From ed020a48ee825df00972035bf2534ba24060eb16 Mon Sep 17 00:00:00 2001 From: mverdy Date: Wed, 14 Oct 2020 14:47:11 +0200 Subject: [PATCH] Initial commit --- .clang-format | 88 + Drivers/BSP/Components/Leds/leds.c | 146 + Drivers/BSP/Components/Leds/leds.h | 126 + .../external_supply/external_supply.c | 135 + .../external_supply/external_supply.h | 132 + .../BSP/Components/hall_effect/hall_effect.c | 134 + .../BSP/Components/hall_effect/hall_effect.h | 112 + Drivers/BSP/Components/lis2de12/lis2de12.c | 2483 ++ Drivers/BSP/Components/lis2de12/lis2de12.h | 731 + Drivers/BSP/Components/rf_switch/pe4259.c | 110 + Drivers/BSP/Components/rf_switch/pe4259.h | 100 + .../BSP/Components/usr_button/usr_button.c | 122 + .../BSP/Components/usr_button/usr_button.h | 91 + .../Device/ST/STM32WBxx/Include/stm32wb30xx.h | 11130 ++++++++ .../Device/ST/STM32WBxx/Include/stm32wb35xx.h | 12767 +++++++++ .../Device/ST/STM32WBxx/Include/stm32wb50xx.h | 11126 ++++++++ .../Device/ST/STM32WBxx/Include/stm32wb55xx.h | 13677 ++++++++++ .../Device/ST/STM32WBxx/Include/stm32wb5mxx.h | 13677 ++++++++++ .../Device/ST/STM32WBxx/Include/stm32wbxx.h | 174 + .../ST/STM32WBxx/Include/system_stm32wbxx.h | 113 + .../Templates/arm/startup_stm32wb30xx_cm4.s | 330 + .../Templates/arm/startup_stm32wb35xx_cm4.s | 364 + .../Templates/arm/startup_stm32wb50xx_cm4.s | 330 + .../Templates/arm/startup_stm32wb55xx_cm4.s | 368 + .../Templates/arm/startup_stm32wb5mxx_cm4.s | 368 + .../Templates/gcc/startup_stm32wb30xx_cm4.s | 388 + .../Templates/gcc/startup_stm32wb35xx_cm4.s | 439 + .../Templates/gcc/startup_stm32wb50xx_cm4.s | 388 + .../Templates/gcc/startup_stm32wb55xx_cm4.s | 445 + .../Templates/gcc/startup_stm32wb5mxx_cm4.s | 445 + .../iar/linker/stm32wb30xx_flash_cm4.icf | 40 + .../iar/linker/stm32wb30xx_sram_cm4.icf | 39 + .../iar/linker/stm32wb35xx_flash_cm4.icf | 40 + .../iar/linker/stm32wb35xx_sram_cm4.icf | 39 + .../iar/linker/stm32wb50xx_flash_cm4.icf | 40 + .../iar/linker/stm32wb50xx_sram_cm4.icf | 39 + .../iar/linker/stm32wb55xx_flash_cm4.icf | 40 + .../iar/linker/stm32wb55xx_sram_cm4.icf | 39 + .../iar/linker/stm32wb5mxx_flash_cm4.icf | 40 + .../iar/linker/stm32wb5mxx_sram_cm4.icf | 39 + .../Templates/iar/startup_stm32wb30xx_cm4.s | 422 + .../Templates/iar/startup_stm32wb35xx_cm4.s | 507 + .../Templates/iar/startup_stm32wb50xx_cm4.s | 422 + .../Templates/iar/startup_stm32wb55xx_cm4.s | 517 + .../Templates/iar/startup_stm32wb5mxx_cm4.s | 517 + .../Source/Templates/system_stm32wbxx.c | 357 + Drivers/CMSIS/Include/cmsis_armcc.h | 865 + Drivers/CMSIS/Include/cmsis_armclang.h | 1869 ++ Drivers/CMSIS/Include/cmsis_compiler.h | 266 + Drivers/CMSIS/Include/cmsis_gcc.h | 2085 ++ Drivers/CMSIS/Include/cmsis_iccarm.h | 935 + Drivers/CMSIS/Include/cmsis_version.h | 39 + Drivers/CMSIS/Include/core_armv8mbl.h | 1918 ++ Drivers/CMSIS/Include/core_armv8mml.h | 2927 ++ Drivers/CMSIS/Include/core_cm0.h | 949 + Drivers/CMSIS/Include/core_cm0plus.h | 1083 + Drivers/CMSIS/Include/core_cm1.h | 976 + Drivers/CMSIS/Include/core_cm23.h | 1993 ++ Drivers/CMSIS/Include/core_cm3.h | 1941 ++ Drivers/CMSIS/Include/core_cm33.h | 3002 +++ Drivers/CMSIS/Include/core_cm4.h | 2129 ++ Drivers/CMSIS/Include/core_cm7.h | 2671 ++ Drivers/CMSIS/Include/core_sc000.h | 1022 + Drivers/CMSIS/Include/core_sc300.h | 1915 ++ Drivers/CMSIS/Include/mpu_armv7.h | 270 + Drivers/CMSIS/Include/mpu_armv8.h | 333 + Drivers/CMSIS/Include/tz_context.h | 70 + .../Inc/Legacy/stm32_hal_legacy.h | 3774 +++ .../Inc/stm32_assert_template.h | 57 + .../STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h | 689 + .../Inc/stm32wbxx_hal_adc.h | 1676 ++ .../Inc/stm32wbxx_hal_adc_ex.h | 765 + .../Inc/stm32wbxx_hal_comp.h | 711 + .../Inc/stm32wbxx_hal_conf_template.h | 353 + .../Inc/stm32wbxx_hal_cortex.h | 419 + .../Inc/stm32wbxx_hal_crc.h | 344 + .../Inc/stm32wbxx_hal_crc_ex.h | 153 + .../Inc/stm32wbxx_hal_cryp.h | 635 + .../Inc/stm32wbxx_hal_cryp_ex.h | 133 + .../Inc/stm32wbxx_hal_def.h | 200 + .../Inc/stm32wbxx_hal_dma.h | 705 + .../Inc/stm32wbxx_hal_dma_ex.h | 265 + .../Inc/stm32wbxx_hal_exti.h | 359 + .../Inc/stm32wbxx_hal_flash.h | 938 + .../Inc/stm32wbxx_hal_flash_ex.h | 115 + .../Inc/stm32wbxx_hal_gpio.h | 301 + .../Inc/stm32wbxx_hal_gpio_ex.h | 652 + .../Inc/stm32wbxx_hal_hsem.h | 210 + .../Inc/stm32wbxx_hal_i2c.h | 782 + .../Inc/stm32wbxx_hal_i2c_ex.h | 159 + .../Inc/stm32wbxx_hal_i2s.h | 546 + .../Inc/stm32wbxx_hal_ipcc.h | 265 + .../Inc/stm32wbxx_hal_irda.h | 954 + .../Inc/stm32wbxx_hal_irda_ex.h | 104 + .../Inc/stm32wbxx_hal_iwdg.h | 242 + .../Inc/stm32wbxx_hal_lcd.h | 772 + .../Inc/stm32wbxx_hal_lptim.h | 853 + .../Inc/stm32wbxx_hal_pcd.h | 941 + .../Inc/stm32wbxx_hal_pcd_ex.h | 93 + .../Inc/stm32wbxx_hal_pka.h | 567 + .../Inc/stm32wbxx_hal_pwr.h | 513 + .../Inc/stm32wbxx_hal_pwr_ex.h | 974 + .../Inc/stm32wbxx_hal_qspi.h | 708 + .../Inc/stm32wbxx_hal_rcc.h | 3219 +++ .../Inc/stm32wbxx_hal_rcc_ex.h | 1698 ++ .../Inc/stm32wbxx_hal_rng.h | 380 + .../Inc/stm32wbxx_hal_rtc.h | 985 + .../Inc/stm32wbxx_hal_rtc_ex.h | 1335 + .../Inc/stm32wbxx_hal_sai.h | 968 + .../Inc/stm32wbxx_hal_sai_ex.h | 108 + .../Inc/stm32wbxx_hal_smartcard.h | 1154 + .../Inc/stm32wbxx_hal_smartcard_ex.h | 343 + .../Inc/stm32wbxx_hal_smbus.h | 743 + .../Inc/stm32wbxx_hal_spi.h | 848 + .../Inc/stm32wbxx_hal_spi_ex.h | 75 + .../Inc/stm32wbxx_hal_tim.h | 2249 ++ .../Inc/stm32wbxx_hal_tim_ex.h | 396 + .../Inc/stm32wbxx_hal_tsc.h | 769 + .../Inc/stm32wbxx_hal_uart.h | 1654 ++ .../Inc/stm32wbxx_hal_uart_ex.h | 387 + .../Inc/stm32wbxx_hal_usart.h | 932 + .../Inc/stm32wbxx_hal_usart_ex.h | 285 + .../Inc/stm32wbxx_hal_wwdg.h | 308 + .../Inc/stm32wbxx_ll_adc.h | 6204 +++++ .../Inc/stm32wbxx_ll_bus.h | 2260 ++ .../Inc/stm32wbxx_ll_comp.h | 770 + .../Inc/stm32wbxx_ll_cortex.h | 639 + .../Inc/stm32wbxx_ll_crc.h | 464 + .../Inc/stm32wbxx_ll_crs.h | 798 + .../Inc/stm32wbxx_ll_dma.h | 2141 ++ .../Inc/stm32wbxx_ll_dmamux.h | 1697 ++ .../Inc/stm32wbxx_ll_exti.h | 1614 ++ .../Inc/stm32wbxx_ll_gpio.h | 991 + .../Inc/stm32wbxx_ll_hsem.h | 879 + .../Inc/stm32wbxx_ll_i2c.h | 2228 ++ .../Inc/stm32wbxx_ll_ipcc.h | 735 + .../Inc/stm32wbxx_ll_iwdg.h | 342 + .../Inc/stm32wbxx_ll_lptim.h | 1465 + .../Inc/stm32wbxx_ll_lpuart.h | 2634 ++ .../Inc/stm32wbxx_ll_pka.h | 537 + .../Inc/stm32wbxx_ll_pwr.h | 2685 ++ .../Inc/stm32wbxx_ll_rcc.h | 4584 ++++ .../Inc/stm32wbxx_ll_rng.h | 401 + .../Inc/stm32wbxx_ll_rtc.h | 3927 +++ .../Inc/stm32wbxx_ll_spi.h | 2286 ++ .../Inc/stm32wbxx_ll_system.h | 2261 ++ .../Inc/stm32wbxx_ll_tim.h | 4808 ++++ .../Inc/stm32wbxx_ll_usart.h | 4377 +++ .../Inc/stm32wbxx_ll_usb.h | 237 + .../Inc/stm32wbxx_ll_utils.h | 318 + .../Inc/stm32wbxx_ll_wwdg.h | 331 + .../STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c | 852 + .../Src/stm32wbxx_hal_adc.c | 3252 +++ .../Src/stm32wbxx_hal_adc_ex.c | 1672 ++ .../Src/stm32wbxx_hal_comp.c | 992 + .../Src/stm32wbxx_hal_cortex.c | 482 + .../Src/stm32wbxx_hal_crc.c | 518 + .../Src/stm32wbxx_hal_crc_ex.c | 225 + .../Src/stm32wbxx_hal_cryp.c | 5375 ++++ .../Src/stm32wbxx_hal_cryp_ex.c | 382 + .../Src/stm32wbxx_hal_dma.c | 1118 + .../Src/stm32wbxx_hal_dma_ex.c | 296 + .../Src/stm32wbxx_hal_exti.c | 641 + .../Src/stm32wbxx_hal_flash.c | 734 + .../Src/stm32wbxx_hal_flash_ex.c | 1029 + .../Src/stm32wbxx_hal_gpio.c | 533 + .../Src/stm32wbxx_hal_hsem.c | 363 + .../Src/stm32wbxx_hal_i2c.c | 6613 +++++ .../Src/stm32wbxx_hal_i2c_ex.c | 325 + .../Src/stm32wbxx_hal_i2s.c | 1802 ++ .../Src/stm32wbxx_hal_ipcc.c | 747 + .../Src/stm32wbxx_hal_irda.c | 2878 ++ .../Src/stm32wbxx_hal_iwdg.c | 264 + .../Src/stm32wbxx_hal_lcd.c | 611 + .../Src/stm32wbxx_hal_lptim.c | 2512 ++ .../Src/stm32wbxx_hal_msp_template.c | 101 + .../Src/stm32wbxx_hal_pcd.c | 1869 ++ .../Src/stm32wbxx_hal_pcd_ex.c | 338 + .../Src/stm32wbxx_hal_pka.c | 2438 ++ .../Src/stm32wbxx_hal_pwr.c | 717 + .../Src/stm32wbxx_hal_pwr_ex.c | 1368 + .../Src/stm32wbxx_hal_qspi.c | 2738 ++ .../Src/stm32wbxx_hal_rcc.c | 1839 ++ .../Src/stm32wbxx_hal_rcc_ex.c | 2424 ++ .../Src/stm32wbxx_hal_rng.c | 833 + .../Src/stm32wbxx_hal_rtc.c | 1864 ++ .../Src/stm32wbxx_hal_rtc_ex.c | 1912 ++ .../Src/stm32wbxx_hal_sai.c | 2746 ++ .../Src/stm32wbxx_hal_sai_ex.c | 135 + .../Src/stm32wbxx_hal_smartcard.c | 3101 +++ .../Src/stm32wbxx_hal_smartcard_ex.c | 494 + .../Src/stm32wbxx_hal_smbus.c | 2673 ++ .../Src/stm32wbxx_hal_spi.c | 4277 +++ .../Src/stm32wbxx_hal_spi_ex.c | 115 + .../Src/stm32wbxx_hal_tim.c | 6926 +++++ .../Src/stm32wbxx_hal_tim_ex.c | 2213 ++ ...tm32wbxx_hal_timebase_rtc_alarm_template.c | 301 + ...m32wbxx_hal_timebase_rtc_wakeup_template.c | 279 + .../Src/stm32wbxx_hal_timebase_tim_template.c | 166 + .../Src/stm32wbxx_hal_tsc.c | 1122 + .../Src/stm32wbxx_hal_uart.c | 4073 +++ .../Src/stm32wbxx_hal_uart_ex.c | 729 + .../Src/stm32wbxx_hal_usart.c | 3654 +++ .../Src/stm32wbxx_hal_usart_ex.c | 538 + .../Src/stm32wbxx_hal_wwdg.c | 413 + .../Src/stm32wbxx_ll_adc.c | 957 + .../Src/stm32wbxx_ll_comp.c | 256 + .../Src/stm32wbxx_ll_crc.c | 107 + .../Src/stm32wbxx_ll_crs.c | 86 + .../Src/stm32wbxx_ll_dma.c | 372 + .../Src/stm32wbxx_ll_exti.c | 299 + .../Src/stm32wbxx_ll_gpio.c | 275 + .../Src/stm32wbxx_ll_i2c.c | 228 + .../Src/stm32wbxx_ll_lptim.c | 318 + .../Src/stm32wbxx_ll_lpuart.c | 283 + .../Src/stm32wbxx_ll_pka.c | 164 + .../Src/stm32wbxx_ll_pwr.c | 151 + .../Src/stm32wbxx_ll_rcc.c | 1412 + .../Src/stm32wbxx_ll_rng.c | 138 + .../Src/stm32wbxx_ll_rtc.c | 879 + .../Src/stm32wbxx_ll_spi.c | 529 + .../Src/stm32wbxx_ll_tim.c | 1304 + .../Src/stm32wbxx_ll_usart.c | 389 + .../Src/stm32wbxx_ll_usb.c | 878 + .../Src/stm32wbxx_ll_utils.c | 741 + .../Class/CDC/Inc/usbd_cdc.h | 179 + .../Class/CDC/Inc/usbd_cdc_if_template.h | 45 + .../Class/CDC/Src/usbd_cdc.c | 945 + .../Class/CDC/Src/usbd_cdc_if_template.c | 223 + .../Core/Inc/usbd_conf_template.h | 162 + .../Core/Inc/usbd_core.h | 161 + .../Core/Inc/usbd_ctlreq.h | 105 + .../Core/Inc/usbd_def.h | 348 + .../Core/Inc/usbd_desc_template.h | 41 + .../Core/Inc/usbd_ioreq.h | 119 + .../Core/Src/usbd_conf_template.c | 201 + .../Core/Src/usbd_core.c | 611 + .../Core/Src/usbd_ctlreq.c | 918 + .../Core/Src/usbd_desc_template.c | 277 + .../Core/Src/usbd_ioreq.c | 216 + Middlewares/ST/STM32_WPAN/ble/ble.h | 75 + Middlewares/ST/STM32_WPAN/ble/ble_common.h | 113 + .../ST/STM32_WPAN/ble/core/auto/ble_events.c | 1862 ++ .../ST/STM32_WPAN/ble/core/auto/ble_events.h | 1185 + .../ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c | 1485 ++ .../ST/STM32_WPAN/ble/core/auto/ble_gap_aci.h | 1329 + .../STM32_WPAN/ble/core/auto/ble_gatt_aci.c | 1622 ++ .../STM32_WPAN/ble/core/auto/ble_gatt_aci.h | 897 + .../ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c | 477 + .../ST/STM32_WPAN/ble/core/auto/ble_hal_aci.h | 305 + .../ST/STM32_WPAN/ble/core/auto/ble_hci_le.c | 1721 ++ .../ST/STM32_WPAN/ble/core/auto/ble_hci_le.h | 1587 ++ .../STM32_WPAN/ble/core/auto/ble_l2cap_aci.c | 109 + .../STM32_WPAN/ble/core/auto/ble_l2cap_aci.h | 108 + .../ST/STM32_WPAN/ble/core/auto/ble_types.h | 2691 ++ .../ST/STM32_WPAN/ble/core/ble_bufsize.h | 161 + Middlewares/ST/STM32_WPAN/ble/core/ble_core.h | 44 + Middlewares/ST/STM32_WPAN/ble/core/ble_defs.h | 582 + .../ST/STM32_WPAN/ble/core/ble_legacy.h | 198 + Middlewares/ST/STM32_WPAN/ble/core/ble_std.h | 121 + .../STM32_WPAN/ble/core/template/ble_const.h | 115 + .../STM32_WPAN/ble/core/template/compiler.h | 164 + .../ST/STM32_WPAN/ble/core/template/osal.c | 51 + .../ST/STM32_WPAN/ble/core/template/osal.h | 66 + Middlewares/ST/STM32_WPAN/ble/svc/Inc/bls.h | 103 + .../ble/svc/Inc/bvopus_service_stm.h | 209 + .../ST/STM32_WPAN/ble/svc/Inc/crs_stm.h | 75 + Middlewares/ST/STM32_WPAN/ble/svc/Inc/dis.h | 53 + .../ST/STM32_WPAN/ble/svc/Inc/eds_stm.h | 80 + Middlewares/ST/STM32_WPAN/ble/svc/Inc/hids.h | 78 + Middlewares/ST/STM32_WPAN/ble/svc/Inc/hrs.h | 100 + Middlewares/ST/STM32_WPAN/ble/svc/Inc/hts.h | 114 + Middlewares/ST/STM32_WPAN/ble/svc/Inc/ias.h | 63 + Middlewares/ST/STM32_WPAN/ble/svc/Inc/lls.h | 64 + Middlewares/ST/STM32_WPAN/ble/svc/Inc/mesh.h | 70 + .../ST/STM32_WPAN/ble/svc/Inc/motenv_stm.h | 168 + .../ble/svc/Inc/opus_interface_stm.h | 212 + .../ST/STM32_WPAN/ble/svc/Inc/otas_stm.h | 109 + .../ST/STM32_WPAN/ble/svc/Inc/p2p_stm.h | 74 + .../ST/STM32_WPAN/ble/svc/Inc/svc_ctl.h | 172 + .../ST/STM32_WPAN/ble/svc/Inc/template_stm.h | 74 + Middlewares/ST/STM32_WPAN/ble/svc/Inc/tps.h | 47 + Middlewares/ST/STM32_WPAN/ble/svc/Inc/uuid.h | 316 + Middlewares/ST/STM32_WPAN/ble/svc/Src/bls.c | 461 + .../ble/svc/Src/bvopus_service_stm.c | 839 + .../ST/STM32_WPAN/ble/svc/Src/common_blesvc.h | 55 + .../ST/STM32_WPAN/ble/svc/Src/crs_stm.c | 310 + Middlewares/ST/STM32_WPAN/ble/svc/Src/dis.c | 503 + .../ST/STM32_WPAN/ble/svc/Src/eds_stm.c | 212 + Middlewares/ST/STM32_WPAN/ble/svc/Src/hids.c | 1192 + Middlewares/ST/STM32_WPAN/ble/svc/Src/hrs.c | 589 + Middlewares/ST/STM32_WPAN/ble/svc/Src/hts.c | 605 + Middlewares/ST/STM32_WPAN/ble/svc/Src/ias.c | 211 + Middlewares/ST/STM32_WPAN/ble/svc/Src/lls.c | 211 + Middlewares/ST/STM32_WPAN/ble/svc/Src/mesh.c | 220 + .../ST/STM32_WPAN/ble/svc/Src/motenv_stm.c | 950 + .../ble/svc/Src/opus_interface_stm.c | 374 + .../ST/STM32_WPAN/ble/svc/Src/otas_stm.c | 295 + .../ST/STM32_WPAN/ble/svc/Src/p2p_stm.c | 302 + .../ST/STM32_WPAN/ble/svc/Src/svc_ctl.c | 317 + .../ST/STM32_WPAN/ble/svc/Src/template_stm.c | 283 + Middlewares/ST/STM32_WPAN/ble/svc/Src/tps.c | 143 + .../interface/patterns/ble_thread/hw.h | 94 + .../interface/patterns/ble_thread/shci/shci.c | 572 + .../interface/patterns/ble_thread/shci/shci.h | 755 + .../interface/patterns/ble_thread/tl/hci_tl.c | 310 + .../interface/patterns/ble_thread/tl/hci_tl.h | 189 + .../patterns/ble_thread/tl/hci_tl_if.c | 32 + .../patterns/ble_thread/tl/mbox_def.h | 239 + .../patterns/ble_thread/tl/shci_tl.c | 257 + .../patterns/ble_thread/tl/shci_tl.h | 175 + .../patterns/ble_thread/tl/shci_tl_if.c | 32 + .../interface/patterns/ble_thread/tl/tl.h | 315 + .../patterns/ble_thread/tl/tl_mac_802_15_4.h | 44 + .../patterns/ble_thread/tl/tl_mbox.c | 564 + .../patterns/ble_thread/tl/tl_thread_hci.c | 51 + .../patterns/ble_thread/tl/tl_thread_hci.h | 37 + .../patterns/ble_thread/tl/tl_zigbee_hci.c | 54 + .../patterns/ble_thread/tl/tl_zigbee_hci.h | 42 + Middlewares/ST/STM32_WPAN/stm32_wpan_common.h | 170 + .../ST/STM32_WPAN/utilities/dbg_trace.c | 332 + .../ST/STM32_WPAN/utilities/dbg_trace.h | 104 + Middlewares/ST/STM32_WPAN/utilities/otp.c | 53 + Middlewares/ST/STM32_WPAN/utilities/otp.h | 66 + .../ST/STM32_WPAN/utilities/stm_list.c | 208 + .../ST/STM32_WPAN/utilities/stm_list.h | 55 + .../ST/STM32_WPAN/utilities/stm_queue.c | 376 + .../ST/STM32_WPAN/utilities/stm_queue.h | 60 + .../STM32_WPAN/utilities/utilities_common.h | 156 + README.md | 114 + Utilities/lpm/tiny_lpm/stm32_lpm.c | 180 + Utilities/lpm/tiny_lpm/stm32_lpm.h | 126 + Utilities/sequencer/stm32_seq.c | 382 + Utilities/sequencer/stm32_seq.h | 234 + bin/BLE_Ota.bin | Bin 0 -> 22412 bytes bin/lr1110_modem_tracker_sdk.bin | Bin 0 -> 82964 bytes bin/manifest.json | 9 + doc/doxyfile | 2494 ++ gcc/Makefile | 391 + gcc/stm32wb55xx_flash_cm4.ld | 187 + hex_merged/lr1110_modem_loramac_EU868.hex | 2313 ++ hex_merged/lr1110_modem_loramac_US915.hex | 2311 ++ hex_merged/lr1110_modem_tracker_EU868.hex | 3484 +++ hex_merged/lr1110_modem_tracker_US915.hex | 3484 +++ .../lr1110_modem_tracker_tx_continuous.hex | 2078 ++ ...10_modem_tracker_update_modem_to_modem.hex | 9775 +++++++ ...1110_modem_tracker_update_modem_to_trx.hex | 9673 +++++++ ...1110_modem_tracker_update_trx_to_modem.hex | 9772 +++++++ smtc_tracker_app/Inc/app_common.h | 115 + smtc_tracker_app/Inc/app_conf.h | 581 + smtc_tracker_app/Inc/app_debug.h | 69 + smtc_tracker_app/Inc/app_entry.h | 68 + smtc_tracker_app/Inc/ble/app/app_ble.h | 89 + smtc_tracker_app/Inc/ble/app/ble_conf.h | 70 + smtc_tracker_app/Inc/ble/app/ble_dbg_conf.h | 199 + smtc_tracker_app/Inc/ble/app/ble_thread.h | 84 + smtc_tracker_app/Inc/ble/app/p2p_server_app.h | 80 + smtc_tracker_app/Inc/boards/board-config.h | 127 + .../Inc/boards/lr1110_tracker_board.h | 195 + smtc_tracker_app/Inc/boards/utilities.h | 151 + smtc_tracker_app/Inc/hw_conf.h | 143 + smtc_tracker_app/Inc/hw_if.h | 250 + smtc_tracker_app/Inc/smtc_hal/smtc_hal.h | 97 + smtc_tracker_app/Inc/smtc_hal/smtc_hal_adc.h | 88 + .../Inc/smtc_hal/smtc_hal_dbg_trace.h | 191 + .../Inc/smtc_hal/smtc_hal_flash.h | 355 + smtc_tracker_app/Inc/smtc_hal/smtc_hal_gpio.h | 216 + .../Inc/smtc_hal/smtc_hal_gpio_pin_names.h | 118 + smtc_tracker_app/Inc/smtc_hal/smtc_hal_i2c.h | 199 + smtc_tracker_app/Inc/smtc_hal/smtc_hal_mcu.h | 225 + .../Inc/smtc_hal/smtc_hal_options.h | 103 + smtc_tracker_app/Inc/smtc_hal/smtc_hal_rng.h | 98 + smtc_tracker_app/Inc/smtc_hal/smtc_hal_rtc.h | 247 + smtc_tracker_app/Inc/smtc_hal/smtc_hal_spi.h | 114 + smtc_tracker_app/Inc/smtc_hal/smtc_hal_tmr.h | 118 + .../Inc/smtc_hal/smtc_hal_tmr_list.h | 187 + smtc_tracker_app/Inc/smtc_hal/smtc_hal_uart.h | 106 + .../Inc/smtc_hal/smtc_hal_watchdog.h | 88 + smtc_tracker_app/Inc/stm32_lpm_if.h | 81 + smtc_tracker_app/Inc/stm32wbxx_hal_conf.h | 359 + smtc_tracker_app/Inc/stm32wbxx_it.h | 75 + smtc_tracker_app/Inc/utilities_conf.h | 68 + smtc_tracker_app/LR1110_e595v03a_layout.pdf | Bin 0 -> 3721181 bytes .../LR1110_e595v03a_schematic.pdf | Bin 0 -> 898960 bytes .../MDK-ARM/EventRecorderStub.scvd | 9 + .../RTE_Components.h | 21 + .../RTE_Components.h | 21 + .../RTE_Components.h | 21 + .../_lr1110_modem_test_gnss/RTE_Components.h | 21 + .../RTE_Components.h | 21 + .../RTE_Components.h | 21 + .../_lr1110_modem_test_wifi/RTE_Components.h | 21 + .../RTE_Components.h | 21 + .../RTE_Components.h | 21 + .../RTE_Components.h | 21 + .../RTE_Components.h | 21 + .../RTE_Components.h | 21 + .../RTE_Components.h | 21 + .../MDK-ARM/lr1110_modem_tracker_sdk.uvoptx | 4224 +++ .../MDK-ARM/lr1110_modem_tracker_sdk.uvprojx | 22163 ++++++++++++++++ smtc_tracker_app/MDK-ARM/srecord/srec_cat.exe | Bin 0 -> 1440782 bytes .../MDK-ARM/startup_stm32wb55xx_cm4.lst | 1531 ++ .../MDK-ARM/startup_stm32wb55xx_cm4.s | 369 + .../MDK-ARM/stm32wb55xx_flash_cm4.sct | 27 + smtc_tracker_app/README.md | 2 + smtc_tracker_app/Src/app_debug.c | 399 + smtc_tracker_app/Src/app_entry.c | 265 + .../Src/apps/LoRaMac/classA/Commissioning.h | 127 + .../Src/apps/LoRaMac/classA/main_loramac_a.c | 916 + .../Src/apps/Tracker/Commissioning_tracker.h | 129 + .../Src/apps/Tracker/main_erase_user_flash.c | 57 + .../Src/apps/Tracker/main_read_internal_log.c | 124 + .../Src/apps/Tracker/main_tracker.c | 1368 + .../Src/apps/Tracker/main_tracker.h | 136 + .../Src/apps/Tracker/tracker_utility.c | 2515 ++ .../Src/apps/Tracker/tracker_utility.h | 442 + .../apps/ble_standalone/main_BLE_standalone.c | 125 + .../Src/apps/gnss_test/main_test_gnss.c | 188 + .../Src/apps/low-power/main_low_power.c | 147 + .../main_test_tx_continuous.c | 148 + .../.lr1110_trx_0303_prod.h.swp | Bin 0 -> 24576 bytes .../apps/update-firmware/lr1110_modem_1.0.7.h | 6887 +++++ .../update-firmware/lr1110_trx_0303_prod.h | 6861 +++++ .../apps/update-firmware/update_firmware.c | 348 + .../Src/apps/wifi_test/main_test_wifi.c | 157 + smtc_tracker_app/Src/ble/app/app_ble.c | 1217 + smtc_tracker_app/Src/ble/app/ble_thread.c | 412 + smtc_tracker_app/Src/ble/app/p2p_server_app.c | 227 + smtc_tracker_app/Src/ble/target/hw_ipcc.c | 523 + .../Src/boards/lr1110_tracker_board.c | 251 + smtc_tracker_app/Src/boards/utilities.c | 91 + smtc_tracker_app/Src/hw_timerserver.c | 893 + smtc_tracker_app/Src/radio/gnss/gnss_scan.c | 301 + smtc_tracker_app/Src/radio/gnss/gnss_scan.h | 194 + smtc_tracker_app/Src/radio/lr1110.c | 223 + smtc_tracker_app/Src/radio/lr1110.h | 236 + .../Src/radio/lr1110_modem/CHANGELOG.md | 5 + .../Src/radio/lr1110_modem/LICENSE | 24 + .../Src/radio/lr1110_modem/README.md | 59 + .../lr1110_modem/src/lr1110_bootloader.c | 334 + .../lr1110_modem/src/lr1110_bootloader.h | 238 + .../src/lr1110_bootloader_types.h | 107 + .../Src/radio/lr1110_modem/src/lr1110_hal.h | 138 + .../lr1110_modem/src/lr1110_modem_common.h | 132 + .../src/lr1110_modem_driver_version.c | 13 + .../src/lr1110_modem_driver_version.h | 60 + .../lr1110_modem/src/lr1110_modem_gnss.c | 558 + .../lr1110_modem/src/lr1110_modem_gnss.h | 581 + .../radio/lr1110_modem/src/lr1110_modem_hal.h | 186 + .../lr1110_modem/src/lr1110_modem_lorawan.c | 1529 ++ .../lr1110_modem/src/lr1110_modem_lorawan.h | 1524 ++ .../lr1110_modem/src/lr1110_modem_system.c | 297 + .../lr1110_modem/src/lr1110_modem_system.h | 298 + .../lr1110_modem/src/lr1110_modem_wifi.c | 415 + .../lr1110_modem/src/lr1110_modem_wifi.h | 524 + .../Src/radio/lr1110_modem/src/lr1110_types.h | 68 + smtc_tracker_app/Src/radio/lr1110_modem_hal.c | 489 + smtc_tracker_app/Src/radio/wifi/wifi_scan.c | 390 + smtc_tracker_app/Src/radio/wifi/wifi_scan.h | 182 + smtc_tracker_app/Src/smtc_hal/smtc_hal_adc.c | 275 + .../Src/smtc_hal/smtc_hal_flash.c | 359 + smtc_tracker_app/Src/smtc_hal/smtc_hal_gpio.c | 413 + smtc_tracker_app/Src/smtc_hal/smtc_hal_i2c.c | 332 + smtc_tracker_app/Src/smtc_hal/smtc_hal_mcu.c | 738 + smtc_tracker_app/Src/smtc_hal/smtc_hal_rng.c | 145 + smtc_tracker_app/Src/smtc_hal/smtc_hal_rtc.c | 583 + smtc_tracker_app/Src/smtc_hal/smtc_hal_spi.c | 185 + smtc_tracker_app/Src/smtc_hal/smtc_hal_tmr.c | 156 + .../Src/smtc_hal/smtc_hal_tmr_list.c | 436 + smtc_tracker_app/Src/smtc_hal/smtc_hal_uart.c | 222 + .../Src/smtc_hal/smtc_hal_watchdog.c | 120 + smtc_tracker_app/Src/stm32_lpm_if.c | 300 + smtc_tracker_app/Src/stm32wbxx_it.c | 191 + smtc_tracker_app/Src/system_stm32wbxx.c | 371 + .../Core/Inc/app_common.h | 118 + .../Core/Inc/app_conf.h | 534 + .../Core/Inc/app_debug.h | 45 + .../Core/Inc/app_entry.h | 44 + .../Core/Inc/hw_conf.h | 246 + smtc_tracker_bootloader_ota/Core/Inc/hw_if.h | 250 + smtc_tracker_bootloader_ota/Core/Inc/main.h | 38 + .../Core/Inc/stm32_lpm_if.h | 81 + .../Core/Inc/stm32wbxx_hal_conf.h | 350 + .../Core/Inc/stm32wbxx_it.h | 62 + .../Core/Inc/utilities_conf.h | 68 + .../Core/Inc/vcp_conf.h | 53 + .../Core/Src/app_debug.c | 349 + .../Core/Src/app_entry.c | 377 + .../Core/Src/hw_timerserver.c | 893 + .../Core/Src/hw_uart.c | 471 + smtc_tracker_bootloader_ota/Core/Src/main.c | 322 + .../Core/Src/stm32_lpm_if.c | 297 + .../Core/Src/stm32wbxx_it.c | 182 + .../Core/Src/system_stm32wbxx.c | 552 + .../MDK-ARM/BLE_Ota.uvoptx | 999 + .../MDK-ARM/BLE_Ota.uvprojx | 732 + .../MDK-ARM/EventRecorderStub.scvd | 9 + .../MDK-ARM/RTE/_BLE_Ota/RTE_Components.h | 21 + .../MDK-ARM/startup_stm32wb55xx_cm4.lst | 1530 ++ .../MDK-ARM/startup_stm32wb55xx_cm4.s | 368 + .../MDK-ARM/stm32wb55xx_flash_cm4.sct | 21 + .../STM32_WPAN/App/app_ble.c | 586 + .../STM32_WPAN/App/app_ble.h | 52 + .../STM32_WPAN/App/ble_conf.h | 66 + .../STM32_WPAN/App/ble_dbg_conf.h | 207 + .../STM32_WPAN/App/otas_app.c | 212 + .../STM32_WPAN/Target/hw_ipcc.c | 519 + smtc_tracker_bootloader_ota/readme.txt | 113 + .../stm32wbxx_tracker/stm32wbxx_tracker.c | 208 + .../stm32wbxx_tracker/stm32wbxx_tracker.h | 106 + 510 files changed, 461326 insertions(+) create mode 100644 .clang-format create mode 100644 Drivers/BSP/Components/Leds/leds.c create mode 100644 Drivers/BSP/Components/Leds/leds.h create mode 100644 Drivers/BSP/Components/external_supply/external_supply.c create mode 100644 Drivers/BSP/Components/external_supply/external_supply.h create mode 100644 Drivers/BSP/Components/hall_effect/hall_effect.c create mode 100644 Drivers/BSP/Components/hall_effect/hall_effect.h create mode 100644 Drivers/BSP/Components/lis2de12/lis2de12.c create mode 100644 Drivers/BSP/Components/lis2de12/lis2de12.h create mode 100644 Drivers/BSP/Components/rf_switch/pe4259.c create mode 100644 Drivers/BSP/Components/rf_switch/pe4259.h create mode 100644 Drivers/BSP/Components/usr_button/usr_button.c create mode 100644 Drivers/BSP/Components/usr_button/usr_button.h create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb30xx.h create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb35xx.h create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb50xx.h create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb55xx.h create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb5mxx.h create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wbxx.h create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb30xx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb35xx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb50xx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb55xx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb5mxx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb30xx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb35xx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb50xx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb55xx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb5mxx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb30xx_flash_cm4.icf create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb30xx_sram_cm4.icf create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb35xx_flash_cm4.icf create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb35xx_sram_cm4.icf create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb50xx_flash_cm4.icf create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb50xx_sram_cm4.icf create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb55xx_flash_cm4.icf create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb55xx_sram_cm4.icf create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb5mxx_flash_cm4.icf create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb5mxx_sram_cm4.icf create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb30xx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb35xx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb50xx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb55xx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb5mxx_cm4.s create mode 100644 Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/system_stm32wbxx.c create mode 100644 Drivers/CMSIS/Include/cmsis_armcc.h create mode 100644 Drivers/CMSIS/Include/cmsis_armclang.h create mode 100644 Drivers/CMSIS/Include/cmsis_compiler.h create mode 100644 Drivers/CMSIS/Include/cmsis_gcc.h create mode 100644 Drivers/CMSIS/Include/cmsis_iccarm.h create mode 100644 Drivers/CMSIS/Include/cmsis_version.h create mode 100644 Drivers/CMSIS/Include/core_armv8mbl.h create mode 100644 Drivers/CMSIS/Include/core_armv8mml.h create mode 100644 Drivers/CMSIS/Include/core_cm0.h create mode 100644 Drivers/CMSIS/Include/core_cm0plus.h create mode 100644 Drivers/CMSIS/Include/core_cm1.h create mode 100644 Drivers/CMSIS/Include/core_cm23.h create mode 100644 Drivers/CMSIS/Include/core_cm3.h create mode 100644 Drivers/CMSIS/Include/core_cm33.h create mode 100644 Drivers/CMSIS/Include/core_cm4.h create mode 100644 Drivers/CMSIS/Include/core_cm7.h create mode 100644 Drivers/CMSIS/Include/core_sc000.h create mode 100644 Drivers/CMSIS/Include/core_sc300.h create mode 100644 Drivers/CMSIS/Include/mpu_armv7.h create mode 100644 Drivers/CMSIS/Include/mpu_armv8.h create mode 100644 Drivers/CMSIS/Include/tz_context.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32_assert_template.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_adc.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_adc_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_comp.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_conf_template.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_cortex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_crc.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_crc_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_cryp.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_cryp_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_dma.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_dma_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_exti.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_gpio.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_gpio_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_hsem.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_i2c.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_i2c_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_i2s.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_ipcc.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_irda.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_irda_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_iwdg.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_lcd.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_lptim.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pcd.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pcd_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pka.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pwr.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pwr_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_qspi.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rng.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rtc.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rtc_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_sai.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_sai_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_smartcard.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_smartcard_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_smbus.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_spi.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_spi_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tim.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tim_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tsc.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_usart.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_usart_ex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_wwdg.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_adc.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_comp.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crc.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_dma.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_dmamux.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_gpio.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_hsem.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_i2c.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_iwdg.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_lptim.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_lpuart.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pka.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rng.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_spi.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_tim.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_usart.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_usb.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_utils.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_wwdg.h create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_comp.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_crc.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_crc_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cryp.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cryp_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2s.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_ipcc.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_irda.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_iwdg.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_lcd.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_lptim.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_msp_template.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pcd.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pcd_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pka.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_qspi.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rng.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_sai.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_sai_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_smartcard.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_smartcard_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_smbus.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_timebase_rtc_alarm_template.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_timebase_rtc_wakeup_template.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_timebase_tim_template.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tsc.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_usart.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_usart_ex.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_wwdg.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_comp.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_crc.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_crs.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_dma.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_exti.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_gpio.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_i2c.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_lptim.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_lpuart.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_pka.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_pwr.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_rcc.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_rng.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_rtc.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_spi.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_tim.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_usart.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_usb.c create mode 100644 Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_utils.c create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc.h create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc_if_template.h create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc.c create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc_if_template.c create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_conf_template.h create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_core.h create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_desc_template.h create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_conf_template.c create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_core.c create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ctlreq.c create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_desc_template.c create mode 100644 Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/ble.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/ble_common.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/auto/ble_events.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/auto/ble_events.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/auto/ble_types.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/ble_bufsize.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/ble_core.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/ble_defs.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/ble_legacy.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/ble_std.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/template/ble_const.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/template/compiler.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/template/osal.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/core/template/osal.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/bls.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/bvopus_service_stm.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/crs_stm.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/dis.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/eds_stm.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/hids.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/hrs.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/hts.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/ias.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/lls.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/mesh.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/motenv_stm.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/opus_interface_stm.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/otas_stm.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/p2p_stm.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/svc_ctl.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/template_stm.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/tps.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Inc/uuid.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/bls.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/bvopus_service_stm.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/common_blesvc.h create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/crs_stm.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/dis.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/eds_stm.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/hids.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/hrs.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/hts.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/ias.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/lls.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/mesh.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/motenv_stm.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/opus_interface_stm.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/otas_stm.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/template_stm.c create mode 100644 Middlewares/ST/STM32_WPAN/ble/svc/Src/tps.c create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/hw.h create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.h create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.h create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/mbox_def.h create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.h create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl.h create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mac_802_15_4.h create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_thread_hci.c create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_thread_hci.h create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_zigbee_hci.c create mode 100644 Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_zigbee_hci.h create mode 100644 Middlewares/ST/STM32_WPAN/stm32_wpan_common.h create mode 100644 Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c create mode 100644 Middlewares/ST/STM32_WPAN/utilities/dbg_trace.h create mode 100644 Middlewares/ST/STM32_WPAN/utilities/otp.c create mode 100644 Middlewares/ST/STM32_WPAN/utilities/otp.h create mode 100644 Middlewares/ST/STM32_WPAN/utilities/stm_list.c create mode 100644 Middlewares/ST/STM32_WPAN/utilities/stm_list.h create mode 100644 Middlewares/ST/STM32_WPAN/utilities/stm_queue.c create mode 100644 Middlewares/ST/STM32_WPAN/utilities/stm_queue.h create mode 100644 Middlewares/ST/STM32_WPAN/utilities/utilities_common.h create mode 100644 README.md create mode 100644 Utilities/lpm/tiny_lpm/stm32_lpm.c create mode 100644 Utilities/lpm/tiny_lpm/stm32_lpm.h create mode 100644 Utilities/sequencer/stm32_seq.c create mode 100644 Utilities/sequencer/stm32_seq.h create mode 100644 bin/BLE_Ota.bin create mode 100644 bin/lr1110_modem_tracker_sdk.bin create mode 100644 bin/manifest.json create mode 100644 doc/doxyfile create mode 100644 gcc/Makefile create mode 100644 gcc/stm32wb55xx_flash_cm4.ld create mode 100644 hex_merged/lr1110_modem_loramac_EU868.hex create mode 100644 hex_merged/lr1110_modem_loramac_US915.hex create mode 100644 hex_merged/lr1110_modem_tracker_EU868.hex create mode 100644 hex_merged/lr1110_modem_tracker_US915.hex create mode 100644 hex_merged/lr1110_modem_tracker_tx_continuous.hex create mode 100644 hex_merged/lr1110_modem_tracker_update_modem_to_modem.hex create mode 100644 hex_merged/lr1110_modem_tracker_update_modem_to_trx.hex create mode 100644 hex_merged/lr1110_modem_tracker_update_trx_to_modem.hex create mode 100644 smtc_tracker_app/Inc/app_common.h create mode 100644 smtc_tracker_app/Inc/app_conf.h create mode 100644 smtc_tracker_app/Inc/app_debug.h create mode 100644 smtc_tracker_app/Inc/app_entry.h create mode 100644 smtc_tracker_app/Inc/ble/app/app_ble.h create mode 100644 smtc_tracker_app/Inc/ble/app/ble_conf.h create mode 100644 smtc_tracker_app/Inc/ble/app/ble_dbg_conf.h create mode 100644 smtc_tracker_app/Inc/ble/app/ble_thread.h create mode 100644 smtc_tracker_app/Inc/ble/app/p2p_server_app.h create mode 100644 smtc_tracker_app/Inc/boards/board-config.h create mode 100644 smtc_tracker_app/Inc/boards/lr1110_tracker_board.h create mode 100644 smtc_tracker_app/Inc/boards/utilities.h create mode 100644 smtc_tracker_app/Inc/hw_conf.h create mode 100644 smtc_tracker_app/Inc/hw_if.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_adc.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_dbg_trace.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_flash.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_gpio.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_gpio_pin_names.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_i2c.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_mcu.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_options.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_rng.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_rtc.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_spi.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_tmr.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_tmr_list.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_uart.h create mode 100644 smtc_tracker_app/Inc/smtc_hal/smtc_hal_watchdog.h create mode 100644 smtc_tracker_app/Inc/stm32_lpm_if.h create mode 100644 smtc_tracker_app/Inc/stm32wbxx_hal_conf.h create mode 100644 smtc_tracker_app/Inc/stm32wbxx_it.h create mode 100644 smtc_tracker_app/Inc/utilities_conf.h create mode 100644 smtc_tracker_app/LR1110_e595v03a_layout.pdf create mode 100644 smtc_tracker_app/LR1110_e595v03a_schematic.pdf create mode 100644 smtc_tracker_app/MDK-ARM/EventRecorderStub.scvd create mode 100644 smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_loramac_EU868/RTE_Components.h create mode 100644 smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_loramac_US915/RTE_Components.h create mode 100644 smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_read_internal_log/RTE_Components.h create mode 100644 smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_gnss/RTE_Components.h create mode 100644 smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_low_power/RTE_Components.h create mode 100644 smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_tx_continuous/RTE_Components.h create mode 100644 smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_wifi/RTE_Components.h create mode 100644 smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_sdk_EU868/RTE_Components.h create mode 100644 smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_sdk_US915/RTE_Components.h create mode 100644 smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110/RTE_Components.h create mode 100644 smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110_modem_to_modem/RTE_Components.h create mode 100644 smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110_modem_to_trx/RTE_Components.h create mode 100644 smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110_trx_to_modem/RTE_Components.h create mode 100644 smtc_tracker_app/MDK-ARM/lr1110_modem_tracker_sdk.uvoptx create mode 100644 smtc_tracker_app/MDK-ARM/lr1110_modem_tracker_sdk.uvprojx create mode 100644 smtc_tracker_app/MDK-ARM/srecord/srec_cat.exe create mode 100644 smtc_tracker_app/MDK-ARM/startup_stm32wb55xx_cm4.lst create mode 100644 smtc_tracker_app/MDK-ARM/startup_stm32wb55xx_cm4.s create mode 100644 smtc_tracker_app/MDK-ARM/stm32wb55xx_flash_cm4.sct create mode 100644 smtc_tracker_app/README.md create mode 100644 smtc_tracker_app/Src/app_debug.c create mode 100644 smtc_tracker_app/Src/app_entry.c create mode 100644 smtc_tracker_app/Src/apps/LoRaMac/classA/Commissioning.h create mode 100644 smtc_tracker_app/Src/apps/LoRaMac/classA/main_loramac_a.c create mode 100644 smtc_tracker_app/Src/apps/Tracker/Commissioning_tracker.h create mode 100644 smtc_tracker_app/Src/apps/Tracker/main_erase_user_flash.c create mode 100644 smtc_tracker_app/Src/apps/Tracker/main_read_internal_log.c create mode 100644 smtc_tracker_app/Src/apps/Tracker/main_tracker.c create mode 100644 smtc_tracker_app/Src/apps/Tracker/main_tracker.h create mode 100644 smtc_tracker_app/Src/apps/Tracker/tracker_utility.c create mode 100644 smtc_tracker_app/Src/apps/Tracker/tracker_utility.h create mode 100644 smtc_tracker_app/Src/apps/ble_standalone/main_BLE_standalone.c create mode 100644 smtc_tracker_app/Src/apps/gnss_test/main_test_gnss.c create mode 100644 smtc_tracker_app/Src/apps/low-power/main_low_power.c create mode 100644 smtc_tracker_app/Src/apps/tx_continuous_test/main_test_tx_continuous.c create mode 100644 smtc_tracker_app/Src/apps/update-firmware/.lr1110_trx_0303_prod.h.swp create mode 100644 smtc_tracker_app/Src/apps/update-firmware/lr1110_modem_1.0.7.h create mode 100644 smtc_tracker_app/Src/apps/update-firmware/lr1110_trx_0303_prod.h create mode 100644 smtc_tracker_app/Src/apps/update-firmware/update_firmware.c create mode 100644 smtc_tracker_app/Src/apps/wifi_test/main_test_wifi.c create mode 100644 smtc_tracker_app/Src/ble/app/app_ble.c create mode 100644 smtc_tracker_app/Src/ble/app/ble_thread.c create mode 100644 smtc_tracker_app/Src/ble/app/p2p_server_app.c create mode 100644 smtc_tracker_app/Src/ble/target/hw_ipcc.c create mode 100644 smtc_tracker_app/Src/boards/lr1110_tracker_board.c create mode 100644 smtc_tracker_app/Src/boards/utilities.c create mode 100644 smtc_tracker_app/Src/hw_timerserver.c create mode 100644 smtc_tracker_app/Src/radio/gnss/gnss_scan.c create mode 100644 smtc_tracker_app/Src/radio/gnss/gnss_scan.h create mode 100644 smtc_tracker_app/Src/radio/lr1110.c create mode 100644 smtc_tracker_app/Src/radio/lr1110.h create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/CHANGELOG.md create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/LICENSE create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/README.md create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_bootloader.c create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_bootloader.h create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_bootloader_types.h create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_hal.h create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_common.h create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_driver_version.c create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_driver_version.h create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_gnss.c create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_gnss.h create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_hal.h create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_lorawan.c create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_lorawan.h create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_system.c create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_system.h create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_wifi.c create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_wifi.h create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_types.h create mode 100644 smtc_tracker_app/Src/radio/lr1110_modem_hal.c create mode 100644 smtc_tracker_app/Src/radio/wifi/wifi_scan.c create mode 100644 smtc_tracker_app/Src/radio/wifi/wifi_scan.h create mode 100644 smtc_tracker_app/Src/smtc_hal/smtc_hal_adc.c create mode 100644 smtc_tracker_app/Src/smtc_hal/smtc_hal_flash.c create mode 100644 smtc_tracker_app/Src/smtc_hal/smtc_hal_gpio.c create mode 100644 smtc_tracker_app/Src/smtc_hal/smtc_hal_i2c.c create mode 100644 smtc_tracker_app/Src/smtc_hal/smtc_hal_mcu.c create mode 100644 smtc_tracker_app/Src/smtc_hal/smtc_hal_rng.c create mode 100644 smtc_tracker_app/Src/smtc_hal/smtc_hal_rtc.c create mode 100644 smtc_tracker_app/Src/smtc_hal/smtc_hal_spi.c create mode 100644 smtc_tracker_app/Src/smtc_hal/smtc_hal_tmr.c create mode 100644 smtc_tracker_app/Src/smtc_hal/smtc_hal_tmr_list.c create mode 100644 smtc_tracker_app/Src/smtc_hal/smtc_hal_uart.c create mode 100644 smtc_tracker_app/Src/smtc_hal/smtc_hal_watchdog.c create mode 100644 smtc_tracker_app/Src/stm32_lpm_if.c create mode 100644 smtc_tracker_app/Src/stm32wbxx_it.c create mode 100644 smtc_tracker_app/Src/system_stm32wbxx.c create mode 100644 smtc_tracker_bootloader_ota/Core/Inc/app_common.h create mode 100644 smtc_tracker_bootloader_ota/Core/Inc/app_conf.h create mode 100644 smtc_tracker_bootloader_ota/Core/Inc/app_debug.h create mode 100644 smtc_tracker_bootloader_ota/Core/Inc/app_entry.h create mode 100644 smtc_tracker_bootloader_ota/Core/Inc/hw_conf.h create mode 100644 smtc_tracker_bootloader_ota/Core/Inc/hw_if.h create mode 100644 smtc_tracker_bootloader_ota/Core/Inc/main.h create mode 100644 smtc_tracker_bootloader_ota/Core/Inc/stm32_lpm_if.h create mode 100644 smtc_tracker_bootloader_ota/Core/Inc/stm32wbxx_hal_conf.h create mode 100644 smtc_tracker_bootloader_ota/Core/Inc/stm32wbxx_it.h create mode 100644 smtc_tracker_bootloader_ota/Core/Inc/utilities_conf.h create mode 100644 smtc_tracker_bootloader_ota/Core/Inc/vcp_conf.h create mode 100644 smtc_tracker_bootloader_ota/Core/Src/app_debug.c create mode 100644 smtc_tracker_bootloader_ota/Core/Src/app_entry.c create mode 100644 smtc_tracker_bootloader_ota/Core/Src/hw_timerserver.c create mode 100644 smtc_tracker_bootloader_ota/Core/Src/hw_uart.c create mode 100644 smtc_tracker_bootloader_ota/Core/Src/main.c create mode 100644 smtc_tracker_bootloader_ota/Core/Src/stm32_lpm_if.c create mode 100644 smtc_tracker_bootloader_ota/Core/Src/stm32wbxx_it.c create mode 100644 smtc_tracker_bootloader_ota/Core/Src/system_stm32wbxx.c create mode 100644 smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota.uvoptx create mode 100644 smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota.uvprojx create mode 100644 smtc_tracker_bootloader_ota/MDK-ARM/EventRecorderStub.scvd create mode 100644 smtc_tracker_bootloader_ota/MDK-ARM/RTE/_BLE_Ota/RTE_Components.h create mode 100644 smtc_tracker_bootloader_ota/MDK-ARM/startup_stm32wb55xx_cm4.lst create mode 100644 smtc_tracker_bootloader_ota/MDK-ARM/startup_stm32wb55xx_cm4.s create mode 100644 smtc_tracker_bootloader_ota/MDK-ARM/stm32wb55xx_flash_cm4.sct create mode 100644 smtc_tracker_bootloader_ota/STM32_WPAN/App/app_ble.c create mode 100644 smtc_tracker_bootloader_ota/STM32_WPAN/App/app_ble.h create mode 100644 smtc_tracker_bootloader_ota/STM32_WPAN/App/ble_conf.h create mode 100644 smtc_tracker_bootloader_ota/STM32_WPAN/App/ble_dbg_conf.h create mode 100644 smtc_tracker_bootloader_ota/STM32_WPAN/App/otas_app.c create mode 100644 smtc_tracker_bootloader_ota/STM32_WPAN/Target/hw_ipcc.c create mode 100644 smtc_tracker_bootloader_ota/readme.txt create mode 100644 smtc_tracker_bootloader_ota/stm32wbxx_tracker/stm32wbxx_tracker.c create mode 100644 smtc_tracker_bootloader_ota/stm32wbxx_tracker/stm32wbxx_tracker.h diff --git a/.clang-format b/.clang-format new file mode 100644 index 0000000..f407932 --- /dev/null +++ b/.clang-format @@ -0,0 +1,88 @@ +--- +Language: Cpp +BasedOnStyle: Google +AccessModifierOffset: -1 +AlignAfterOpenBracket: Align +AlignConsecutiveAssignments: true +AlignConsecutiveDeclarations: true +AlignEscapedNewlinesLeft: true +AlignOperands: true +AlignTrailingComments: true +AllowAllParametersOfDeclarationOnNextLine: true +AllowShortBlocksOnASingleLine: false +AllowShortCaseLabelsOnASingleLine: false +AllowShortFunctionsOnASingleLine: All +AllowShortIfStatementsOnASingleLine: true +AllowShortLoopsOnASingleLine: true +AlwaysBreakAfterDefinitionReturnType: None +AlwaysBreakAfterReturnType: None +AlwaysBreakBeforeMultilineStrings: true +AlwaysBreakTemplateDeclarations: true +BinPackArguments: true +BinPackParameters: true +BreakBeforeBraces: Custom +BraceWrapping: + AfterCaseLabel: true + AfterClass: true + AfterControlStatement: true + AfterEnum: true + AfterFunction: true + AfterNamespace: true + AfterObjCDeclaration: true + AfterStruct: true + AfterUnion: true + BeforeElse: true + IndentBraces: false +BreakBeforeBinaryOperators: None +BreakBeforeTernaryOperators: true +BreakConstructorInitializersBeforeComma: false +ColumnLimit: 120 +CommentPragmas: "^ IWYU pragma:" +ConstructorInitializerAllOnOneLineOrOnePerLine: true +ConstructorInitializerIndentWidth: 4 +ContinuationIndentWidth: 4 +Cpp11BracedListStyle: false +DerivePointerAlignment: false +DisableFormat: false +ExperimentalAutoDetectBinPacking: false +ForEachMacros: [foreach, Q_FOREACH, BOOST_FOREACH] +IncludeCategories: + - Regex: '^<.*\.h>' + Priority: 1 + - Regex: "^<.*" + Priority: 2 + - Regex: ".*" + Priority: 3 +IndentCaseLabels: false +IndentWidth: 4 +IndentWrappedFunctionNames: false +KeepEmptyLinesAtTheStartOfBlocks: false +MacroBlockBegin: "" +MacroBlockEnd: "" +MaxEmptyLinesToKeep: 1 +NamespaceIndentation: None +ObjCBlockIndentWidth: 2 +ObjCSpaceAfterProperty: false +ObjCSpaceBeforeProtocolList: false +PenaltyBreakBeforeFirstCallParameter: 1 +PenaltyBreakComment: 300 +PenaltyBreakFirstLessLess: 120 +PenaltyBreakString: 1000 +PenaltyExcessCharacter: 1000000 +PenaltyReturnTypeOnItsOwnLine: 200 +PointerAlignment: Left +ReflowComments: true +SortIncludes: false +SpaceAfterCStyleCast: true +SpaceBeforeAssignmentOperators: true +SpaceBeforeParens: Never +SpaceInEmptyParentheses: true +SpacesBeforeTrailingComments: 2 +SpacesInAngles: true +SpacesInContainerLiterals: true +SpacesInCStyleCastParentheses: true +SpacesInParentheses: true +SpacesInSquareBrackets: false +Standard: Auto +TabWidth: 4 +UseTab: Never diff --git a/Drivers/BSP/Components/Leds/leds.c b/Drivers/BSP/Components/Leds/leds.c new file mode 100644 index 0000000..5b47946 --- /dev/null +++ b/Drivers/BSP/Components/Leds/leds.c @@ -0,0 +1,146 @@ +/*! + * \file leds.c + * + * \brief leds driver implementation. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "smtc_hal.h" +#include "leds.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void leds_init( void ){ + hal_gpio_init_out( LED_TX, 1 ); + hal_gpio_init_out( LED_RX, 1 ); +} + +void leds_deinit( void ){ + hal_gpio_deinit( LED_TX ); + hal_gpio_deinit( LED_RX ); +} + +void leds_on( uint8_t leds ){ + + if( leds & LED_TX_MASK ) + { + // LED1 + hal_gpio_set_value( LED_TX, GPIO_PIN_RESET ); + } + if( leds & LED_RX_MASK ) + { + // LED2 + hal_gpio_set_value( LED_RX, GPIO_PIN_RESET ); + } +} + +void leds_off( uint8_t leds ){ + + if( leds & LED_TX_MASK ) + { + // LED1 + hal_gpio_set_value( LED_TX, GPIO_PIN_SET ); + } + if( leds & LED_RX_MASK ) + { + // LED2 + hal_gpio_set_value( LED_RX, GPIO_PIN_SET ); + } +} + +void leds_toggle( uint8_t leds ){ + + if( leds & LED_TX_MASK ) + { + // LED1 + hal_gpio_toggle( LED_TX ); + } + if( leds & LED_RX_MASK ) + { + // LED2 + hal_gpio_toggle( LED_RX ); + } +} + +void leds_blink( uint8_t leds, uint32_t delay, uint8_t nb_blink, bool reset_leds ) +{ + uint8_t i=0; + + if(reset_leds == true) + { + leds_off( LED_ALL_MASK ); + } + + while( i < nb_blink ) + { + i++; + leds_on( leds ); + HAL_Delay( delay / 2 ); + leds_off( leds ); + HAL_Delay( delay / 2 ); + } +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/Drivers/BSP/Components/Leds/leds.h b/Drivers/BSP/Components/Leds/leds.h new file mode 100644 index 0000000..fe483e3 --- /dev/null +++ b/Drivers/BSP/Components/Leds/leds.h @@ -0,0 +1,126 @@ +/** + * @file leds.h + * + * @brief Leds driver definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LEDS_H__ +#define __LEDS_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/*! + * \brief LED TX MASK + */ +#define LED_TX_MASK 0x01 + +/*! + * \brief LED RX MASK + */ +#define LED_RX_MASK 0x02 + +/*! + * \brief LED ALL MASK + */ +#define LED_ALL_MASK 0x03 + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Init Leds + */ +void leds_init( void ); + +/*! + * \brief Deinit Leds + */ +void leds_deinit( void ); +/*! + * \brief Select and turn on Leds + * + * \param [in] leds Leds MASK to turn on leds + */ +void leds_on( uint8_t leds ); + +/*! + * \brief Select and turn off Leds + * + * \param [in] leds Leds MASK to turn off leds + */ +void leds_off( uint8_t leds ); + +/*! + * \brief Select and toggle Leds + * + * \param [in] leds Leds MASK to turn off leds + */ +void leds_toggle( uint8_t leds ); + +/*! + * \brief Select and toggle Leds + * + * \param [in] leds Leds MASK to turn off leds + * \param [in] delay Blink delay + * \param [in] nb_blink Number of blink + * \param [in] reset_leds Reset leds at the beginning + */ +void leds_blink( uint8_t leds, uint32_t delay, uint8_t nb_blink, bool reset_leds ); + +#ifdef __cplusplus +} +#endif + +#endif //__LEDS_H__ diff --git a/Drivers/BSP/Components/external_supply/external_supply.c b/Drivers/BSP/Components/external_supply/external_supply.c new file mode 100644 index 0000000..a621181 --- /dev/null +++ b/Drivers/BSP/Components/external_supply/external_supply.c @@ -0,0 +1,135 @@ +/*! + * \file external_supply.c + * + * \brief External supply driver implementation. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "smtc_hal.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void external_supply_init( uint8_t vcc_mask ){ + + if( vcc_mask & VCC_SENSORS_SUPPLY_MASK) + { + hal_gpio_init_out( VCC_SENSORS_MCU, 0 ); + } + if( vcc_mask & LNA_SUPPLY_MASK) + { + hal_gpio_init_out( LNA_PON, 0 ); + } + if( vcc_mask & SPDT_2G4_MASK) + { + hal_gpio_init_out( VCC_SWITCH_WIFI_BLE, 0 ); + } +} + +void external_supply_deinit( uint8_t vcc_mask ){ + + if( vcc_mask & VCC_SENSORS_SUPPLY_MASK) + { + hal_gpio_deinit(VCC_SENSORS_MCU); + } + if( vcc_mask & LNA_SUPPLY_MASK) + { + hal_gpio_deinit(LNA_PON); + } + if( vcc_mask & SPDT_2G4_MASK) + { + hal_gpio_deinit(VCC_SWITCH_WIFI_BLE); + } +} + +void lna_on( void ){ + hal_gpio_set_value(LNA_PON, 1); +} + + +void lna_off( void ){ + hal_gpio_set_value(LNA_PON, 0); +} + +void spdt_2g4_on( void ){ + + hal_gpio_set_value(VCC_SWITCH_WIFI_BLE, 1); +} + +void spdt_2g4_off( void ){ + + hal_gpio_set_value(VCC_SWITCH_WIFI_BLE, 0); +} + +void vcc_sensors_on( void ){ + + hal_gpio_set_value(VCC_SENSORS_MCU, 1); +} + +void vcc_sensors_off( void ){ + + hal_gpio_set_value(VCC_SENSORS_MCU, 0); +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/Drivers/BSP/Components/external_supply/external_supply.h b/Drivers/BSP/Components/external_supply/external_supply.h new file mode 100644 index 0000000..fdf7822 --- /dev/null +++ b/Drivers/BSP/Components/external_supply/external_supply.h @@ -0,0 +1,132 @@ +/** + * @file external_supply.h + * + * @brief External supply driver definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __EXTERNAL_SUPPLY_H__ +#define __EXTERNAL_SUPPLY_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/*! + * \brief LNA SUPPLY MASK + */ +#define LNA_SUPPLY_MASK 0x01 + +/*! + * \brief 2G4 SPDT SUPPLY MASK + */ +#define SPDT_2G4_MASK 0x02 + +/*! + * \brief VCC SENSORS SUPPLY MASK + */ +#define VCC_SENSORS_SUPPLY_MASK 0x04 + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Init External supply + * + * \param [in] vcc_mask Supply MASK to turn on supply + */ +void external_supply_init( uint8_t vcc_mask ); + +/*! + * \brief Deinit External supply + * + * \param [in] vcc_mask Supply MASK to turn off supply + */ +void external_supply_deinit( uint8_t vcc_mask ); + +/*! + * \brief Turn ON the LNA + */ +void lna_on( void ); + +/*! + * \brief Turn Off the LNA + */ +void lna_off( void ); + +/*! + * \brief Turn ON the VCC sensors + */ +void vcc_sensors_on( void ); + +/*! + * \brief Turn Off the VCC sensors + */ +void vcc_sensors_off( void ); + +/*! + * \brief Turn ON the 2G4 SPDT + */ +void spdt_2g4_on( void ); + +/*! + * \brief Turn OFF the 2G4 SPDT + */ +void spdt_2g4_off( void ); + +#ifdef __cplusplus +} +#endif + +#endif //__EXTERNAL_SUPPLY_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/Drivers/BSP/Components/hall_effect/hall_effect.c b/Drivers/BSP/Components/hall_effect/hall_effect.c new file mode 100644 index 0000000..b30546e --- /dev/null +++ b/Drivers/BSP/Components/hall_effect/hall_effect.c @@ -0,0 +1,134 @@ +/*! + * \file hall_effect.c + * + * \brief Hall effect sensor driver implementation. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "smtc_hal.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + + /* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Hardware INT IRQ callback initialization + */ +void hall_effect_irq_handler( void* obj ); + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + + /*! + * \brief Hall Effect interrupt flag state + */ +static bool hall_effect_irq_state = false; + +/*! + * \brief Hall Effect gpio irq definition + */ +hal_gpio_irq_t hall_effect= +{ + .pin = EFFECT_HALL_OUT, + .callback = hall_effect_irq_handler, + .context = NULL, +}; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void hall_effect_init( bool irq_enable ){ + + if( irq_enable == true ) + { + hal_gpio_init_in( hall_effect.pin , HAL_GPIO_PULL_MODE_UP, HAL_GPIO_IRQ_MODE_FALLING, &hall_effect ); + } + else + { + hal_gpio_init_in( hall_effect.pin, HAL_GPIO_PULL_MODE_UP, HAL_GPIO_IRQ_MODE_OFF, NULL ); + } +} + +void hall_effect_deinit( void ){ + + hal_gpio_irq_deatach( &hall_effect ); + hal_gpio_deinit( hall_effect.pin ); +} + +uint8_t read_hall_effect_output( void ){ + + return hal_gpio_get_value( hall_effect.pin ); +} + +bool get_hall_effect_irq_state ( void ) +{ + return hall_effect_irq_state; +} + +void clear_hall_effect_irq_state ( void ) +{ + leds_off( LED_RX_MASK ); + hall_effect_irq_state = false; +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +void hall_effect_irq_handler ( void* context ) +{ + leds_on( LED_RX_MASK ); + hall_effect_irq_state = true; +} + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/Drivers/BSP/Components/hall_effect/hall_effect.h b/Drivers/BSP/Components/hall_effect/hall_effect.h new file mode 100644 index 0000000..100ae26 --- /dev/null +++ b/Drivers/BSP/Components/hall_effect/hall_effect.h @@ -0,0 +1,112 @@ +/** + * @file hall_effect.h + * + * @brief Hall effect sensor driver definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __HALL_EFFECT_H__ +#define __HALL_EFFECT_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/*! + * \brief Active the MCU IRQ coming from the hall effect sensor + */ +#define HALL_EFFECT_IRQ_ON 1 + +/*! + * \brief Deactive the MCU IRQ coming from the hall effect sensor + */ +#define HALL_EFFECT_IRQ_OFF 0 + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Init Hall Effect + * + * \param [in] irq_enable active the IRQ or not + */ +void hall_effect_init( bool irq_enable ); + +/*! + * \brief Deinit Hall Effect + */ +void hall_effect_deinit( void ); + +/*! + * \brief Read Hall Effect output + */ +uint8_t read_hall_effect_output( void ); + +/*! + * \brief Get the Hall Effect IRQ state + * + */ +bool get_hall_effect_irq_state ( void ); + + /*! + * \brief Get the Hall Effect button IRQ state + * + */ +void clear_hall_effect_irq_state ( void ); + +#ifdef __cplusplus +} +#endif + +#endif //__HALL_EFFECT_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/Drivers/BSP/Components/lis2de12/lis2de12.c b/Drivers/BSP/Components/lis2de12/lis2de12.c new file mode 100644 index 0000000..9829e76 --- /dev/null +++ b/Drivers/BSP/Components/lis2de12/lis2de12.c @@ -0,0 +1,2483 @@ +/* + ****************************************************************************** + * @file lis2de12_reg.c + * @author Sensors Software Solution Team + * @brief LIS2DE12 driver file + ****************************************************************************** + * @attention + * + *

© COPYRIGHT(c) 2018 STMicroelectronics

+ * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions + * are met: + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * 3. Neither the name of STMicroelectronics nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE + * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + * POSSIBILITY OF SUCH DAMAGE. + * + */ +#include "lis2de12.h" +#include "lr1110_tracker_board.h" + +/***************************************************************************\ + * RAM data +\***************************************************************************/ + +// The I2C instance of the LIS2DE12. +extern hal_i2c_t i2c1_instance; + +static bool accelerometer_irq1_state = false; + +static uint8_t who_am_i; +axis3bit16_t data_raw_acceleration; +float acceleration_mg[3]; + +static void accelerometer_irq1_init( void ); + +/*! + * \brief INT1 interrupt callback + */ +void lis2de12_int1_irq_handler( void* obj ); + +/*! + * Hardware IRQ INT1 callback initialization + */ +static hal_gpio_irq_t lis2de12_int1 = { + .pin = ACC_INT1, + .callback = lis2de12_int1_irq_handler, + .context = NULL, +}; + +/** + * @defgroup LIS2DE12 + * @brief This file provides a set of functions needed to drive the + * lis2de12 enanced inertial module. + * @{ + * + */ + +/** + * @defgroup LIS2DE12_Interfaces_Functions + * @brief This section provide a set of functions used to read and + * write a generic register of the device. + * MANDATORY: return 0 -> no Error. + * @{ + * + */ + + /*! + * \brief Initializes the hardware and variables associated with the lis2de12. + * + * \param [in] irq_active Interupt MASK to activate int1 or not + * \retval Status SUCCESS(1) or FAIL(0) + */ +uint8_t accelerometer_init( uint8_t irq_active ) +{ + int i=0; + lis2de12_int1_cfg_t lis2de12_int1_cfg; + lis2de12_ctrl_reg1_t ctrl_reg1; + lis2de12_ctrl_reg3_t ctrl_reg3; + + /* Check device ID */ + while( (i <= 5) && (who_am_i != LIS2DE12_ID)) + { + lis2de12_device_id_get(&who_am_i); + if (who_am_i != LIS2DE12_ID) + { + if(i == 5) + { + return 0; + } + } + i++; + } + + /* Set Output Data Rate to 10Hz */ + lis2de12_data_rate_set(LIS2DE12_ODR_10Hz); + + /* Tempature measurement init */ + lis2de12_temperature_meas_set(LIS2DE12_TEMP_ENABLE); + + /* Enable Block Data Update */ + lis2de12_block_data_update_set(PROPERTY_DISABLE); + + /* Enable Fifo mode */ + lis2de12_fifo_mode_set(LIS2DE12_BYPASS_MODE); + + /* Set full scale to 2g */ + lis2de12_full_scale_set(LIS2DE12_2g); + + /* Motion detection setup */ + lis2de12_read_reg(LIS2DE12_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1); + ctrl_reg1.xen= 1; + ctrl_reg1.yen= 1; + ctrl_reg1.zen= 1; + ctrl_reg1.lpen = 1; + lis2de12_write_reg(LIS2DE12_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1); + + lis2de12_high_pass_int_conf_set(LIS2DE12_ON_INT1_GEN); + + ctrl_reg3.i1_zyxda = 0; + ctrl_reg3.i1_ia1 = 1; + ctrl_reg3.i1_ia2 = 0; + ctrl_reg3.i1_click = 0; + ctrl_reg3.i1_overrun = 0; + ctrl_reg3.i1_wtm = 0; + ctrl_reg3.not_used_01 = 0; + ctrl_reg3.not_used_02 = 0; + lis2de12_pin_int1_config_set(&ctrl_reg3); + + lis2de12_int1_pin_notification_mode_set(LIS2DE12_INT1_LATCHED); + + lis2de12_int1_cfg.xhie=1; + lis2de12_int1_cfg.yhie=1; + lis2de12_int1_cfg.zhie=1; + lis2de12_int1_gen_conf_set(&lis2de12_int1_cfg); + + lis2de12_int1_gen_threshold_set(4); + + lis2de12_int1_gen_duration_set(3); + + if( irq_active & 0x01) + { + accelerometer_irq1_init( ); + } + + return SUCCESS; +} + +uint8_t is_accelerometer_detected_moved(void) +{ + lis2de12_int1_src_t int1_gen_source; + + lis2de12_int1_gen_source_get(&int1_gen_source); + + if((int1_gen_source.xh == 1) || (int1_gen_source.yh == 1) || (int1_gen_source.zh == 1)) + { + accelerometer_irq1_state = false; + + return 1; + } + return 0; +} + +/*! + * \brief Get the accelerometer IRQ state + */ +bool get_accelerometer_irq1_state ( void ) +{ + return accelerometer_irq1_state; +} + +uint8_t is_accelerometer_double_tap_detected(void) +{ + lis2de12_click_src_t click_src; + + lis2de12_tap_source_get(&click_src); + + if((click_src.dclick == 1) || (click_src.ia == 1) || (click_src.z == 1)) + { + return 1; + } + return 0; +} + +void acc_read_raw_data( void ) +{ + lis2de12_reg_t reg; + bool DataRead=false; + + while(DataRead == false) + { + lis2de12_xl_data_ready_get(®.byte); + if (reg.byte) + { + /* Read accelerometer data */ + memset(data_raw_acceleration.u8bit, 0x00, 3*sizeof(int16_t)); + lis2de12_acceleration_raw_get(data_raw_acceleration.u8bit); + + lis2de12_acceleration_raw_get_x(data_raw_acceleration.u8bit); + lis2de12_acceleration_raw_get_y(data_raw_acceleration.u8bit+2); + lis2de12_acceleration_raw_get_z(data_raw_acceleration.u8bit+4); + + acceleration_mg[0] = lis2de12_from_fs2_to_mg(data_raw_acceleration.i16bit[0]); + acceleration_mg[1] = lis2de12_from_fs2_to_mg(data_raw_acceleration.i16bit[1]); + acceleration_mg[2] = lis2de12_from_fs2_to_mg(data_raw_acceleration.i16bit[2]); + + DataRead = true; + } + } +} + +int16_t acc_get_raw_x( void ) +{ + return acceleration_mg[0]; +} + +int16_t acc_get_raw_y( void ) +{ + return acceleration_mg[1]; +} + +int16_t acc_get_raw_z( void ) +{ + return acceleration_mg[2]; +} + +int16_t acc_get_temperature( void ) +{ + uint16_t temperature; + uint8_t is_ready = 0; + + lis2de12_temp_data_ready_get(&is_ready); + + lis2de12_temperature_raw_get( &temperature ); + + /* Build the raw tmp */ + return (int16_t)temperature; +} + +/** + * @brief Read generic device register + * + * @param reg register to read + * @param data pointer to buffer that store the data read(ptr) + * @param len number of consecutive register to read + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_read_reg(uint8_t reg, uint8_t* data, + uint16_t len) +{ + int32_t ret; + ret = hal_i2c_read_buffer( 1, LIS2DE12_I2C_ADD_H, reg, data, len ); + return !ret; +} + +/** + * @brief Write generic device register + * + * @param reg register to write + * @param data pointer to data to write in register reg(ptr) + * @param len number of consecutive register to write + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_write_reg(uint8_t reg, uint8_t* data, + uint16_t len) +{ + int32_t ret; + ret = hal_i2c_write_buffer( 1, LIS2DE12_I2C_ADD_H , reg, data, len ); + return !ret; +} + +/** + * @} + * + */ + + /** + * @defgroup LIS2DE12_Sensitivity + * @brief These functions convert raw-data into engineering units. + * @{ + * + */ + +float_t lis2de12_from_fs2_to_mg(int16_t lsb) +{ + return ( (float_t)lsb / 256.0f ) * 16.0f; +} + +float_t lis2de12_from_fs4_to_mg(int16_t lsb) +{ + return ( (float_t)lsb / 256.0f ) * 32.0f; +} + +float_t lis2de12_from_fs8_to_mg(int16_t lsb) +{ + return ( (float_t)lsb / 256.0f ) * 64.0f; +} + +float_t lis2de12_from_fs16_to_mg(int16_t lsb) +{ + return ( (float_t)lsb / 256.0f ) * 192.0f; +} + +float_t lis2de12_from_lsb_to_celsius(int16_t lsb) +{ + return ( ( (float_t)lsb / 256.0f ) * 1.0f ) + 25.0f; +} + +/** + * @} + * + */ + +/** + * @defgroup LIS2DE12_Data_generation + * @brief This section group all the functions concerning data generation. + * @{ + * + */ + +/** + * @brief Temperature status register.[get] + * + + * @param buff buffer that stores data read + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_temp_status_reg_get(uint8_t *buff) +{ + int32_t ret; + ret = lis2de12_read_reg(LIS2DE12_STATUS_REG_AUX, buff, 1); + return ret; +} +/** + * @brief Temperature data available.[get] + * + + * @param val change the values of tda in reg STATUS_REG_AUX + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_temp_data_ready_get(uint8_t *val) +{ + lis2de12_status_reg_aux_t status_reg_aux; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_STATUS_REG_AUX, + (uint8_t*)&status_reg_aux, 1); + *val = status_reg_aux.tda; + + return ret; +} +/** + * @brief Temperature data overrun.[get] + * + + * @param val change the values of tor in reg STATUS_REG_AUX + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_temp_data_ovr_get(uint8_t *val) +{ + lis2de12_status_reg_aux_t status_reg_aux; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_STATUS_REG_AUX, + (uint8_t*)&status_reg_aux, 1); + *val = status_reg_aux.tor; + + return ret; +} +/** + * @brief Temperature output value.[get] + * + + * @param buff buffer that stores data read + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_temperature_raw_get(uint16_t *raw_temp) +{ + int32_t ret; + uint8_t buf_tmp; + + ret = lis2de12_read_reg(LIS2DE12_OUT_TEMP_L, &buf_tmp, 1); + *raw_temp = buf_tmp; + + ret = lis2de12_read_reg(LIS2DE12_OUT_TEMP_H, &buf_tmp, 1); + *raw_temp += buf_tmp << 8; + + return ret; +} +/** + * @brief Temperature sensor enable.[set] + * + + * @param val change the values of temp_en in reg TEMP_CFG_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_temperature_meas_set(lis2de12_temp_en_t val) +{ + lis2de12_temp_cfg_reg_t temp_cfg_reg; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_TEMP_CFG_REG, (uint8_t*)&temp_cfg_reg, 1); + if (ret == 0) { + temp_cfg_reg.temp_en = (uint8_t) val; + ret = lis2de12_write_reg(LIS2DE12_TEMP_CFG_REG, (uint8_t*)&temp_cfg_reg, 1); + } + return ret; +} + +/** + * @brief Temperature sensor enable.[get] + * + + * @param val get the values of temp_en in reg TEMP_CFG_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_temperature_meas_get( + lis2de12_temp_en_t *val) +{ + lis2de12_temp_cfg_reg_t temp_cfg_reg; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_TEMP_CFG_REG, (uint8_t*)&temp_cfg_reg, 1); + switch (temp_cfg_reg.temp_en) { + case LIS2DE12_TEMP_DISABLE: + *val = LIS2DE12_TEMP_DISABLE; + break; + case LIS2DE12_TEMP_ENABLE: + *val = LIS2DE12_TEMP_ENABLE; + break; + default: + *val = LIS2DE12_TEMP_DISABLE; + break; + } + return ret; +} + +/** + * @brief Output data rate selection.[set] + * + + * @param val change the values of odr in reg CTRL_REG1 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_data_rate_set(lis2de12_odr_t val) +{ + lis2de12_ctrl_reg1_t ctrl_reg1; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1); + if (ret == 0) { + ctrl_reg1.lpen = PROPERTY_ENABLE; + ctrl_reg1.odr = (uint8_t)val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1); + } + return ret; +} + +/** + * @brief Output data rate selection.[get] + * + + * @param val get the values of odr in reg CTRL_REG1 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_data_rate_get(lis2de12_odr_t *val) +{ + lis2de12_ctrl_reg1_t ctrl_reg1; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG1, (uint8_t*)&ctrl_reg1, 1); + switch (ctrl_reg1.odr) { + case LIS2DE12_POWER_DOWN: + *val = LIS2DE12_POWER_DOWN; + break; + case LIS2DE12_ODR_1Hz: + *val = LIS2DE12_ODR_1Hz; + break; + case LIS2DE12_ODR_10Hz: + *val = LIS2DE12_ODR_10Hz; + break; + case LIS2DE12_ODR_25Hz: + *val = LIS2DE12_ODR_25Hz; + break; + case LIS2DE12_ODR_50Hz: + *val = LIS2DE12_ODR_50Hz; + break; + case LIS2DE12_ODR_100Hz: + *val = LIS2DE12_ODR_100Hz; + break; + case LIS2DE12_ODR_200Hz: + *val = LIS2DE12_ODR_200Hz; + break; + case LIS2DE12_ODR_400Hz: + *val = LIS2DE12_ODR_400Hz; + break; + case LIS2DE12_ODR_1kHz620_LP: + *val = LIS2DE12_ODR_1kHz620_LP; + break; + case LIS2DE12_ODR_5kHz376_LP_1kHz344_NM_HP: + *val = LIS2DE12_ODR_5kHz376_LP_1kHz344_NM_HP; + break; + default: + *val = LIS2DE12_POWER_DOWN; + break; + } + return ret; +} + +/** + * @brief High pass data from internal filter sent to output register + * and FIFO. + * + + * @param val change the values of fds in reg CTRL_REG2 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_high_pass_on_outputs_set(uint8_t val) +{ + lis2de12_ctrl_reg2_t ctrl_reg2; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1); + if (ret == 0) { + ctrl_reg2.fds = val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1); + } + return ret; +} + +/** + * @brief High pass data from internal filter sent to output register + * and FIFO.[get] + * + + * @param val change the values of fds in reg CTRL_REG2 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_high_pass_on_outputs_get(uint8_t *val) +{ + lis2de12_ctrl_reg2_t ctrl_reg2; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1); + *val = (uint8_t)ctrl_reg2.fds; + + return ret; +} + +/** + * @brief High-pass filter cutoff frequency selection.[set] + * + * HPCF[2:1]\ft @1Hz @10Hz @25Hz @50Hz @100Hz @200Hz @400Hz @1kHz6 ft@5kHz + * AGGRESSIVE 0.02Hz 0.2Hz 0.5Hz 1Hz 2Hz 4Hz 8Hz 32Hz 100Hz + * STRONG 0.008Hz 0.08Hz 0.2Hz 0.5Hz 1Hz 2Hz 4Hz 16Hz 50Hz + * MEDIUM 0.004Hz 0.04Hz 0.1Hz 0.2Hz 0.5Hz 1Hz 2Hz 8Hz 25Hz + * LIGHT 0.002Hz 0.02Hz 0.05Hz 0.1Hz 0.2Hz 0.5Hz 1Hz 4Hz 12Hz + * + + * @param val change the values of hpcf in reg CTRL_REG2 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_high_pass_bandwidth_set( + lis2de12_hpcf_t val) +{ + lis2de12_ctrl_reg2_t ctrl_reg2; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1); + if (ret == 0) { + ctrl_reg2.hpcf = (uint8_t)val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1); + } + return ret; +} + +/** + * @brief High-pass filter cutoff frequency selection.[get] + * + * HPCF[2:1]\ft @1Hz @10Hz @25Hz @50Hz @100Hz @200Hz @400Hz @1kHz6 ft@5kHz + * AGGRESSIVE 0.02Hz 0.2Hz 0.5Hz 1Hz 2Hz 4Hz 8Hz 32Hz 100Hz + * STRONG 0.008Hz 0.08Hz 0.2Hz 0.5Hz 1Hz 2Hz 4Hz 16Hz 50Hz + * MEDIUM 0.004Hz 0.04Hz 0.1Hz 0.2Hz 0.5Hz 1Hz 2Hz 8Hz 25Hz + * LIGHT 0.002Hz 0.02Hz 0.05Hz 0.1Hz 0.2Hz 0.5Hz 1Hz 4Hz 12Hz + * + + * @param val get the values of hpcf in reg CTRL_REG2 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_high_pass_bandwidth_get( + lis2de12_hpcf_t *val) +{ + lis2de12_ctrl_reg2_t ctrl_reg2; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1); + switch (ctrl_reg2.hpcf) { + case LIS2DE12_AGGRESSIVE: + *val = LIS2DE12_AGGRESSIVE; + break; + case LIS2DE12_STRONG: + *val = LIS2DE12_STRONG; + break; + case LIS2DE12_MEDIUM: + *val = LIS2DE12_MEDIUM; + break; + case LIS2DE12_LIGHT: + *val = LIS2DE12_LIGHT; + break; + default: + *val = LIS2DE12_LIGHT; + break; + } + return ret; +} + +/** + * @brief High-pass filter mode selection.[set] + * + + * @param val change the values of hpm in reg CTRL_REG2 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_high_pass_mode_set(lis2de12_hpm_t val) +{ + lis2de12_ctrl_reg2_t ctrl_reg2; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1); + if (ret == 0) { + ctrl_reg2.hpm = (uint8_t)val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1); + } + return ret; +} + +/** + * @brief High-pass filter mode selection.[get] + * + + * @param val get the values of hpm in reg CTRL_REG2 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_high_pass_mode_get(lis2de12_hpm_t *val) +{ + lis2de12_ctrl_reg2_t ctrl_reg2; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1); + switch (ctrl_reg2.hpm) { + case LIS2DE12_NORMAL_WITH_RST: + *val = LIS2DE12_NORMAL_WITH_RST; + break; + case LIS2DE12_REFERENCE_MODE: + *val = LIS2DE12_REFERENCE_MODE; + break; + case LIS2DE12_NORMAL: + *val = LIS2DE12_NORMAL; + break; + case LIS2DE12_AUTORST_ON_INT: + *val = LIS2DE12_AUTORST_ON_INT; + break; + default: + *val = LIS2DE12_NORMAL_WITH_RST; + break; + } + return ret; +} + +/** + * @brief Full-scale configuration.[set] + * + + * @param val change the values of fs in reg CTRL_REG4 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_full_scale_set(lis2de12_fs_t val) +{ + lis2de12_ctrl_reg4_t ctrl_reg4; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1); + if (ret == 0) { + ctrl_reg4.fs = (uint8_t)val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1); + } + return ret; +} + +/** + * @brief Full-scale configuration.[get] + * + + * @param val get the values of fs in reg CTRL_REG4 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_full_scale_get(lis2de12_fs_t *val) +{ + lis2de12_ctrl_reg4_t ctrl_reg4; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1); + switch (ctrl_reg4.fs) { + case LIS2DE12_2g: + *val = LIS2DE12_2g; + break; + case LIS2DE12_4g: + *val = LIS2DE12_4g; + break; + case LIS2DE12_8g: + *val = LIS2DE12_8g; + break; + case LIS2DE12_16g: + *val = LIS2DE12_16g; + break; + default: + *val = LIS2DE12_2g; + break; + } + return ret; +} + +/** + * @brief Block Data Update.[set] + * + + * @param val change the values of bdu in reg CTRL_REG4 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_block_data_update_set(uint8_t val) +{ + lis2de12_ctrl_reg4_t ctrl_reg4; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1); + if (ret == 0) { + ctrl_reg4.bdu = !val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1); + } + return ret; +} + +/** + * @brief Block Data Update.[get] + * + + * @param val change the values of bdu in reg CTRL_REG4 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_block_data_update_get(uint8_t *val) +{ + lis2de12_ctrl_reg4_t ctrl_reg4; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1); + *val = (uint8_t)ctrl_reg4.bdu; + + return ret; +} + +/** + * @brief Reference value for interrupt generation.[set] + * LSB = ~16@2g / ~31@4g / ~63@8g / ~127@16g + * + + * @param buff buffer that contains data to write + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_filter_reference_set(uint8_t *buff) +{ + int32_t ret; + ret = lis2de12_write_reg(LIS2DE12_REFERENCE, buff, 1); + return ret; +} + +/** + * @brief Reference value for interrupt generation.[get] + * LSB = ~16@2g / ~31@4g / ~63@8g / ~127@16g + * + + * @param buff buffer that stores data read + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_filter_reference_get(uint8_t *buff) +{ + int32_t ret; + ret = lis2de12_read_reg(LIS2DE12_REFERENCE, buff, 1); + return ret; +} +/** + * @brief Acceleration set of data available.[get] + * + + * @param val change the values of zyxda in reg STATUS_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_xl_data_ready_get(uint8_t *val) +{ + lis2de12_status_reg_t status_reg; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_STATUS_REG, (uint8_t*)&status_reg, 1); + *val = status_reg.zyxda; + + return ret; +} +/** + * @brief Acceleration set of data overrun.[get] + * + + * @param val change the values of zyxor in reg STATUS_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_xl_data_ovr_get(uint8_t *val) +{ + lis2de12_status_reg_t status_reg; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_STATUS_REG, (uint8_t*)&status_reg, 1); + *val = status_reg.zyxor; + + return ret; +} +/** + * @brief Acceleration output value.[get] + * + + * @param buff buffer that stores data read + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_acceleration_raw_get(uint8_t *buff) +{ + int32_t ret; + ret = lis2de12_read_reg( 0x08 | LIS2DE12_FIFO_READ_START, buff, 6); + return ret; +} + +/** + * @brief Acceleration output x value.[get] + * + + * @param buff buffer that stores data read + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_acceleration_raw_get_x(uint8_t *buff) +{ + int32_t ret; + ret = lis2de12_read_reg(0x08 | LIS2DE12_OUT_X_H, buff, 2); + return ret; +} + +/** + * @brief Acceleration output y value.[get] + * + + * @param buff buffer that stores data read + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_acceleration_raw_get_y(uint8_t *buff) +{ + int32_t ret; + ret = lis2de12_read_reg(0x08 | LIS2DE12_OUT_Y_H, buff, 2); + return ret; +} + +/** + * @brief Acceleration output z value.[get] + * + + * @param buff buffer that stores data read + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_acceleration_raw_get_z(uint8_t *buff) +{ + int32_t ret; + ret = lis2de12_read_reg(0x08 | LIS2DE12_OUT_Z_H, buff, 2); + return ret; +} +/** + * @} + * + */ + +/** + * @defgroup LIS2DE12_Common + * @brief This section group common usefull functions + * @{ + * + */ + +/** + * @brief DeviceWhoamI .[get] + * + + * @param buff buffer that stores data read + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_device_id_get(uint8_t *buff) +{ + int32_t ret; + ret = lis2de12_read_reg(LIS2DE12_WHO_AM_I, buff, 1); + return ret; +} +/** + * @brief Self Test.[set] + * + + * @param val change the values of st in reg CTRL_REG4 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_self_test_set(lis2de12_st_t val) +{ + lis2de12_ctrl_reg4_t ctrl_reg4; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1); + if (ret == 0) { + ctrl_reg4.st = (uint8_t)val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1); + } + return ret; +} + +/** + * @brief Self Test.[get] + * + + * @param val Get the values of st in reg CTRL_REG4 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_self_test_get(lis2de12_st_t *val) +{ + lis2de12_ctrl_reg4_t ctrl_reg4; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1); + switch (ctrl_reg4.st) { + case LIS2DE12_ST_DISABLE: + *val = LIS2DE12_ST_DISABLE; + break; + case LIS2DE12_ST_POSITIVE: + *val = LIS2DE12_ST_POSITIVE; + break; + case LIS2DE12_ST_NEGATIVE: + *val = LIS2DE12_ST_NEGATIVE; + break; + default: + *val = LIS2DE12_ST_DISABLE; + break; + } + return ret; +} + +/** + * @brief Reboot memory content. Reload the calibration parameters.[set] + * + + * @param val change the values of boot in reg CTRL_REG5 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_boot_set(uint8_t val) +{ + lis2de12_ctrl_reg5_t ctrl_reg5; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + if (ret == 0) { + ctrl_reg5.boot = val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + } + return ret; +} + +/** + * @brief Reboot memory content. Reload the calibration parameters.[get] + * + + * @param val change the values of boot in reg CTRL_REG5 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_boot_get(uint8_t *val) +{ + lis2de12_ctrl_reg5_t ctrl_reg5; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + *val = (uint8_t)ctrl_reg5.boot; + + return ret; +} + +/** + * @brief Info about device status.[get] + * + + * @param val register STATUS_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_status_get(lis2de12_status_reg_t *val) +{ + int32_t ret; + ret = lis2de12_read_reg(LIS2DE12_STATUS_REG, (uint8_t*) val, 1); + return ret; +} +/** + * @} + * + */ + +/** + * @defgroup LIS2DE12_Interrupts_generator_1 + * @brief This section group all the functions that manage the first + * interrupts generator + * @{ + * + */ + +/** + * @brief Interrupt generator 1 configuration register.[set] + * + + * @param val register INT1_CFG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int1_gen_conf_set( + lis2de12_int1_cfg_t *val) +{ + int32_t ret; + ret = lis2de12_write_reg(LIS2DE12_INT1_CFG, (uint8_t*) val, 1); + return ret; +} + +/** + * @brief Interrupt generator 1 configuration register.[get] + * + + * @param val register INT1_CFG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int1_gen_conf_get( + lis2de12_int1_cfg_t *val) +{ + int32_t ret; + ret = lis2de12_read_reg(LIS2DE12_INT1_CFG, (uint8_t*) val, 1); + return ret; +} + +/** + * @brief Interrupt generator 1 source register.[get] + * + + * @param val Registers INT1_SRC + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int1_gen_source_get( + lis2de12_int1_src_t *val) +{ + int32_t ret; + ret = lis2de12_read_reg(LIS2DE12_INT1_SRC, (uint8_t*) val, 1); + return ret; +} +/** + * @brief User-defined threshold value for xl interrupt event on + * generator 1.[set] + * LSb = 16mg@2g / 32mg@4g / 62mg@8g / 186mg@16g + * + + * @param val change the values of ths in reg INT1_THS + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int1_gen_threshold_set(uint8_t val) +{ + lis2de12_int1_ths_t int1_ths; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_INT1_THS, (uint8_t*)&int1_ths, 1); + if (ret == 0) { + int1_ths.ths = val; + ret = lis2de12_write_reg(LIS2DE12_INT1_THS, (uint8_t*)&int1_ths, 1); + } + return ret; +} + +/** + * @brief User-defined threshold value for xl interrupt event on + * generator 1.[get] + * LSb = 16mg@2g / 32mg@4g / 62mg@8g / 186mg@16g + * + + * @param val change the values of ths in reg INT1_THS + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int1_gen_threshold_get(uint8_t *val) +{ + lis2de12_int1_ths_t int1_ths; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_INT1_THS, (uint8_t*)&int1_ths, 1); + *val = (uint8_t)int1_ths.ths; + + return ret; +} + +/** + * @brief The minimum duration (LSb = 1/ODR) of the Interrupt 1 event to be + * recognized.[set] + * + + * @param val change the values of d in reg INT1_DURATION + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int1_gen_duration_set(uint8_t val) +{ + lis2de12_int1_duration_t int1_duration; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_INT1_DURATION, (uint8_t*)&int1_duration, 1); + if (ret == 0) { + int1_duration.d = val; + ret = lis2de12_write_reg(LIS2DE12_INT1_DURATION, (uint8_t*)&int1_duration, 1); + } + return ret; +} + +/** + * @brief The minimum duration (LSb = 1/ODR) of the Interrupt 1 event to be + * recognized.[get] + * + + * @param val change the values of d in reg INT1_DURATION + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int1_gen_duration_get(uint8_t *val) +{ + lis2de12_int1_duration_t int1_duration; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_INT1_DURATION, (uint8_t*)&int1_duration, 1); + *val = (uint8_t)int1_duration.d; + + return ret; +} + +/** + * @} + * + */ + +/** + * @defgroup LIS2DE12_Interrupts_generator_2 + * @brief This section group all the functions that manage the second + * interrupts generator + * @{ + * + */ + +/** + * @brief Interrupt generator 2 configuration register.[set] + * + + * @param val registers INT2_CFG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int2_gen_conf_set( + lis2de12_int2_cfg_t *val) +{ + int32_t ret; + ret = lis2de12_write_reg(LIS2DE12_INT2_CFG, (uint8_t*) val, 1); + return ret; +} + +/** + * @brief Interrupt generator 2 configuration register.[get] + * + + * @param val registers INT2_CFG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int2_gen_conf_get( + lis2de12_int2_cfg_t *val) +{ + int32_t ret; + ret = lis2de12_read_reg(LIS2DE12_INT2_CFG, (uint8_t*) val, 1); + return ret; +} +/** + * @brief Interrupt generator 2 source register.[get] + * + + * @param val registers INT2_SRC + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int2_gen_source_get( + lis2de12_int2_src_t *val) +{ + int32_t ret; + ret = lis2de12_read_reg(LIS2DE12_INT2_SRC, (uint8_t*) val, 1); + return ret; +} +/** + * @brief User-defined threshold value for xl interrupt event on + * generator 2.[set] + * LSb = 16mg@2g / 32mg@4g / 62mg@8g / 186mg@16g + * + + * @param val change the values of ths in reg INT2_THS + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int2_gen_threshold_set(uint8_t val) +{ + lis2de12_int2_ths_t int2_ths; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_INT2_THS, (uint8_t*)&int2_ths, 1); + if (ret == 0) { + int2_ths.ths = val; + ret = lis2de12_write_reg(LIS2DE12_INT2_THS, (uint8_t*)&int2_ths, 1); + } + return ret; +} + +/** + * @brief User-defined threshold value for xl interrupt event on + * generator 2.[get] + * LSb = 16mg@2g / 32mg@4g / 62mg@8g / 186mg@16g + * + + * @param val change the values of ths in reg INT2_THS + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int2_gen_threshold_get(uint8_t *val) +{ + lis2de12_int2_ths_t int2_ths; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_INT2_THS, (uint8_t*)&int2_ths, 1); + *val = (uint8_t)int2_ths.ths; + + return ret; +} + +/** + * @brief The minimum duration (LSb = 1/ODR) of the Interrupt 1 event to be + * recognized .[set] + * + + * @param val change the values of d in reg INT2_DURATION + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int2_gen_duration_set(uint8_t val) +{ + lis2de12_int2_duration_t int2_duration; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_INT2_DURATION, (uint8_t*)&int2_duration, 1); + if (ret == 0) { + int2_duration.d = val; + ret = lis2de12_write_reg(LIS2DE12_INT2_DURATION, (uint8_t*)&int2_duration, 1); + } + return ret; +} + +/** + * @brief The minimum duration (LSb = 1/ODR) of the Interrupt 1 event to be + * recognized.[get] + * + + * @param val change the values of d in reg INT2_DURATION + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int2_gen_duration_get(uint8_t *val) +{ + lis2de12_int2_duration_t int2_duration; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_INT2_DURATION, (uint8_t*)&int2_duration, 1); + *val = (uint8_t)int2_duration.d; + + return ret; +} + +/** + * @} + * + */ + +/** + * @defgroup LIS2DE12_Interrupt_pins + * @brief This section group all the functions that manage interrup pins + * @{ + * + */ + +/** + * @brief High-pass filter on interrupts/tap generator.[set] + * + + * @param val change the values of hp in reg CTRL_REG2 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_high_pass_int_conf_set( + lis2de12_hp_t val) +{ + lis2de12_ctrl_reg2_t ctrl_reg2; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1); + if (ret == 0) { + ctrl_reg2.hp = (uint8_t)val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1); + } + return ret; +} + +/** + * @brief High-pass filter on interrupts/tap generator.[get] + * + + * @param val Get the values of hp in reg CTRL_REG2 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_high_pass_int_conf_get( + lis2de12_hp_t *val) +{ + lis2de12_ctrl_reg2_t ctrl_reg2; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG2, (uint8_t*)&ctrl_reg2, 1); + switch (ctrl_reg2.hp) { + case LIS2DE12_DISC_FROM_INT_GENERATOR: + *val = LIS2DE12_DISC_FROM_INT_GENERATOR; + break; + case LIS2DE12_ON_INT1_GEN: + *val = LIS2DE12_ON_INT1_GEN; + break; + case LIS2DE12_ON_INT2_GEN: + *val = LIS2DE12_ON_INT2_GEN; + break; + case LIS2DE12_ON_TAP_GEN: + *val = LIS2DE12_ON_TAP_GEN; + break; + case LIS2DE12_ON_INT1_INT2_GEN: + *val = LIS2DE12_ON_INT1_INT2_GEN; + break; + case LIS2DE12_ON_INT1_TAP_GEN: + *val = LIS2DE12_ON_INT1_TAP_GEN; + break; + case LIS2DE12_ON_INT2_TAP_GEN: + *val = LIS2DE12_ON_INT2_TAP_GEN; + break; + case LIS2DE12_ON_INT1_INT2_TAP_GEN: + *val = LIS2DE12_ON_INT1_INT2_TAP_GEN; + break; + default: + *val = LIS2DE12_DISC_FROM_INT_GENERATOR; + break; + } + return ret; +} + +/** + * @brief Int1 pin routing configuration register.[set] + * + + * @param val registers CTRL_REG3 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_pin_int1_config_set( + lis2de12_ctrl_reg3_t *val) +{ + int32_t ret; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG3, (uint8_t*) val, 1); + return ret; +} + +/** + * @brief Int1 pin routing configuration register.[get] + * + + * @param val registers CTRL_REG3 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_pin_int1_config_get( + lis2de12_ctrl_reg3_t *val) +{ + int32_t ret; + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG3, (uint8_t*) val, 1); + return ret; +} +/** + * @brief int2_pin_detect_4d: [set] 4D enable: 4D detection is enabled + * on INT2 pin when 6D bit on + * INT2_CFG (34h) is set to 1. + * + + * @param val change the values of d4d_int2 in reg CTRL_REG5 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int2_pin_detect_4d_set(uint8_t val) +{ + lis2de12_ctrl_reg5_t ctrl_reg5; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + if (ret == 0) { + ctrl_reg5.d4d_int2 = val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + } + return ret; +} + +/** + * @brief 4D enable: 4D detection is enabled on INT2 pin when 6D bit on + * INT2_CFG (34h) is set to 1.[get] + * + + * @param val change the values of d4d_int2 in reg CTRL_REG5 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int2_pin_detect_4d_get(uint8_t *val) +{ + lis2de12_ctrl_reg5_t ctrl_reg5; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + *val = (uint8_t)ctrl_reg5.d4d_int2; + + return ret; +} + +/** + * @brief Latch interrupt request on INT2_SRC (35h) register, with + * INT2_SRC (35h) register cleared by reading INT2_SRC(35h) + * itself.[set] + * + + * @param val change the values of lir_int2 in reg CTRL_REG5 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int2_pin_notification_mode_set( + lis2de12_lir_int2_t val) +{ + lis2de12_ctrl_reg5_t ctrl_reg5; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + if (ret == 0) { + ctrl_reg5.lir_int2 = (uint8_t)val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + } + return ret; +} + +/** + * @brief Latch interrupt request on INT2_SRC (35h) register, with + * INT2_SRC (35h) register cleared by reading INT2_SRC(35h) + * itself.[get] + * + + * @param val Get the values of lir_int2 in reg CTRL_REG5 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int2_pin_notification_mode_get( + lis2de12_lir_int2_t *val) +{ + lis2de12_ctrl_reg5_t ctrl_reg5; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + switch (ctrl_reg5.lir_int2) { + case LIS2DE12_INT2_PULSED: + *val = LIS2DE12_INT2_PULSED; + break; + case LIS2DE12_INT2_LATCHED: + *val = LIS2DE12_INT2_LATCHED; + break; + default: + *val = LIS2DE12_INT2_PULSED; + break; + } + return ret; +} + +/** + * @brief 4D enable: 4D detection is enabled on INT1 pin when 6D bit + * on INT1_CFG(30h) is set to 1.[set] + * + + * @param val change the values of d4d_int1 in reg CTRL_REG5 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int1_pin_detect_4d_set(uint8_t val) +{ + lis2de12_ctrl_reg5_t ctrl_reg5; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + if (ret == 0) { + ctrl_reg5.d4d_int1 = val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + } + return ret; +} + +/** + * @brief 4D enable: 4D detection is enabled on INT1 pin when 6D bit on + * INT1_CFG(30h) is set to 1.[get] + * + + * @param val change the values of d4d_int1 in reg CTRL_REG5 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int1_pin_detect_4d_get(uint8_t *val) +{ + lis2de12_ctrl_reg5_t ctrl_reg5; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + *val = (uint8_t)ctrl_reg5.d4d_int1; + + return ret; +} + +/** + * @brief Latch interrupt request on INT1_SRC (31h), with INT1_SRC(31h) + * register cleared by reading INT1_SRC (31h) itself.[set] + * + + * @param val change the values of lir_int1 in reg CTRL_REG5 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int1_pin_notification_mode_set( + lis2de12_lir_int1_t val) +{ + lis2de12_ctrl_reg5_t ctrl_reg5; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + if (ret == 0) { + ctrl_reg5.lir_int1 = (uint8_t)val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + } + return ret; +} + +/** + * @brief Latch interrupt request on INT1_SRC (31h), with INT1_SRC(31h) + * register cleared by reading INT1_SRC (31h) itself.[get] + * + + * @param val Get the values of lir_int1 in reg CTRL_REG5 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_int1_pin_notification_mode_get( + lis2de12_lir_int1_t *val) +{ + lis2de12_ctrl_reg5_t ctrl_reg5; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + switch (ctrl_reg5.lir_int1) { + case LIS2DE12_INT1_PULSED: + *val = LIS2DE12_INT1_PULSED; + break; + case LIS2DE12_INT1_LATCHED: + *val = LIS2DE12_INT1_LATCHED; + break; + default: + *val = LIS2DE12_INT1_PULSED; + break; + } + return ret; +} + +/** + * @brief Int2 pin routing configuration register.[set] + * + + * @param val registers CTRL_REG6 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_pin_int2_config_set( + lis2de12_ctrl_reg6_t *val) +{ + int32_t ret; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG6, (uint8_t*) val, 1); + return ret; +} + +/** + * @brief Int2 pin routing configuration register.[get] + * + + * @param val registers CTRL_REG6 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_pin_int2_config_get( + lis2de12_ctrl_reg6_t *val) +{ + int32_t ret; + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG6, (uint8_t*) val, 1); + return ret; +} +/** + * @} + * + */ + +/** + * @defgroup LIS2DE12_Fifo + * @brief This section group all the functions concerning the fifo usage + * @{ + * + */ + +/** + * @brief FIFO enable.[set] + * + + * @param val change the values of fifo_en in reg CTRL_REG5 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_fifo_set(uint8_t val) +{ + lis2de12_ctrl_reg5_t ctrl_reg5; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + if (ret == 0) { + ctrl_reg5.fifo_en = val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + } + return ret; +} + +/** + * @brief FIFO enable.[get] + * + + * @param val change the values of fifo_en in reg CTRL_REG5 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_fifo_get(uint8_t *val) +{ + lis2de12_ctrl_reg5_t ctrl_reg5; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG5, (uint8_t*)&ctrl_reg5, 1); + *val = (uint8_t)ctrl_reg5.fifo_en; + + return ret; +} + +/** + * @brief FIFO watermark level selection.[set] + * + + * @param val change the values of fth in reg FIFO_CTRL_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_fifo_watermark_set(uint8_t val) +{ + lis2de12_fifo_ctrl_reg_t fifo_ctrl_reg; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_FIFO_CTRL_REG, (uint8_t*)&fifo_ctrl_reg, 1); + if (ret == 0) { + fifo_ctrl_reg.fth = val; + ret = lis2de12_write_reg(LIS2DE12_FIFO_CTRL_REG, (uint8_t*)&fifo_ctrl_reg, 1); + } + return ret; +} + +/** + * @brief FIFO watermark level selection.[get] + * + + * @param val change the values of fth in reg FIFO_CTRL_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_fifo_watermark_get(uint8_t *val) +{ + lis2de12_fifo_ctrl_reg_t fifo_ctrl_reg; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_FIFO_CTRL_REG, (uint8_t*)&fifo_ctrl_reg, 1); + *val = (uint8_t)fifo_ctrl_reg.fth; + + return ret; +} + +/** + * @brief Trigger FIFO selection.[set] + * + + * @param val change the values of tr in reg FIFO_CTRL_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_fifo_trigger_event_set( + lis2de12_tr_t val) +{ + lis2de12_fifo_ctrl_reg_t fifo_ctrl_reg; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_FIFO_CTRL_REG, (uint8_t*)&fifo_ctrl_reg, 1); + if (ret == 0) { + fifo_ctrl_reg.tr = (uint8_t)val; + ret = lis2de12_write_reg(LIS2DE12_FIFO_CTRL_REG, (uint8_t*)&fifo_ctrl_reg, 1); + } + return ret; +} + +/** + * @brief Trigger FIFO selection.[get] + * + + * @param val Get the values of tr in reg FIFO_CTRL_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_fifo_trigger_event_get( + lis2de12_tr_t *val) +{ + lis2de12_fifo_ctrl_reg_t fifo_ctrl_reg; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_FIFO_CTRL_REG, (uint8_t*)&fifo_ctrl_reg, 1); + switch (fifo_ctrl_reg.tr) { + case LIS2DE12_INT1_GEN: + *val = LIS2DE12_INT1_GEN; + break; + case LIS2DE12_INT2_GEN: + *val = LIS2DE12_INT2_GEN; + break; + default: + *val = LIS2DE12_INT1_GEN; + break; + } + return ret; +} + +/** + * @brief FIFO mode selection.[set] + * + + * @param val change the values of fm in reg FIFO_CTRL_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_fifo_mode_set(lis2de12_fm_t val) +{ + lis2de12_fifo_ctrl_reg_t fifo_ctrl_reg; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_FIFO_CTRL_REG, (uint8_t*)&fifo_ctrl_reg, 1); + if (ret == 0) { + fifo_ctrl_reg.fm = (uint8_t)val; + ret = lis2de12_write_reg(LIS2DE12_FIFO_CTRL_REG, (uint8_t*)&fifo_ctrl_reg, 1); + } + return ret; +} + +/** + * @brief FIFO mode selection.[get] + * + + * @param val Get the values of fm in reg FIFO_CTRL_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_fifo_mode_get(lis2de12_fm_t *val) +{ + lis2de12_fifo_ctrl_reg_t fifo_ctrl_reg; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_FIFO_CTRL_REG, (uint8_t*)&fifo_ctrl_reg, 1); + switch (fifo_ctrl_reg.fm) { + case LIS2DE12_BYPASS_MODE: + *val = LIS2DE12_BYPASS_MODE; + break; + case LIS2DE12_FIFO_MODE: + *val = LIS2DE12_FIFO_MODE; + break; + case LIS2DE12_DYNAMIC_STREAM_MODE: + *val = LIS2DE12_DYNAMIC_STREAM_MODE; + break; + case LIS2DE12_STREAM_TO_FIFO_MODE: + *val = LIS2DE12_STREAM_TO_FIFO_MODE; + break; + default: + *val = LIS2DE12_BYPASS_MODE; + break; + } + return ret; +} + +/** + * @brief FIFO status register.[get] + * + + * @param val registers FIFO_SRC_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_fifo_status_get( + lis2de12_fifo_src_reg_t *val) +{ + int32_t ret; + ret = lis2de12_read_reg(LIS2DE12_FIFO_SRC_REG, (uint8_t*) val, 1); + return ret; +} +/** + * @brief FIFO stored data level.[get] + * + + * @param val change the values of fss in reg FIFO_SRC_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_fifo_data_level_get(uint8_t *val) +{ + lis2de12_fifo_src_reg_t fifo_src_reg; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_FIFO_SRC_REG, (uint8_t*)&fifo_src_reg, 1); + *val = (uint8_t)fifo_src_reg.fss; + + return ret; +} +/** + * @brief Empty FIFO status flag.[get] + * + + * @param val change the values of empty in reg FIFO_SRC_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_fifo_empty_flag_get(uint8_t *val) +{ + lis2de12_fifo_src_reg_t fifo_src_reg; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_FIFO_SRC_REG, (uint8_t*)&fifo_src_reg, 1); + *val = (uint8_t)fifo_src_reg.empty; + + return ret; +} +/** + * @brief FIFO overrun status flag.[get] + * + + * @param val change the values of ovrn_fifo in reg FIFO_SRC_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_fifo_ovr_flag_get(uint8_t *val) +{ + lis2de12_fifo_src_reg_t fifo_src_reg; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_FIFO_SRC_REG, (uint8_t*)&fifo_src_reg, 1); + *val = (uint8_t)fifo_src_reg.ovrn_fifo; + + return ret; +} +/** + * @brief FIFO watermark status.[get] + * + + * @param val change the values of wtm in reg FIFO_SRC_REG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_fifo_fth_flag_get(uint8_t *val) +{ + lis2de12_fifo_src_reg_t fifo_src_reg; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_FIFO_SRC_REG, (uint8_t*)&fifo_src_reg, 1); + *val = (uint8_t)fifo_src_reg.wtm; + + return ret; +} +/** + * @} + * + */ + +/** + * @defgroup LIS2DE12_Tap_generator + * @brief This section group all the functions that manage the tap and + * double tap event generation + * @{ + * + */ + +/** + * @brief Tap/Double Tap generator configuration register.[set] + * + + * @param val registers CLICK_CFG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_tap_conf_set(lis2de12_click_cfg_t *val) +{ + int32_t ret; + ret = lis2de12_write_reg(LIS2DE12_CLICK_CFG, (uint8_t*) val, 1); + return ret; +} + +/** + * @brief Tap/Double Tap generator configuration register.[get] + * + + * @param val registers CLICK_CFG + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_tap_conf_get(lis2de12_click_cfg_t *val) +{ + int32_t ret; + ret = lis2de12_read_reg(LIS2DE12_CLICK_CFG, (uint8_t*) val, 1); + return ret; +} +/** + * @brief Tap/Double Tap generator source register.[get] + * + + * @param val registers CLICK_SRC + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_tap_source_get(lis2de12_click_src_t *val) +{ + int32_t ret; + ret = lis2de12_read_reg(LIS2DE12_CLICK_SRC, (uint8_t*) val, 1); + return ret; +} +/** + * @brief User-defined threshold value for Tap/Double Tap event.[set] + * 1 LSB = full scale/128 + * + + * @param val change the values of ths in reg CLICK_THS + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_tap_threshold_set(uint8_t val) +{ + lis2de12_click_ths_t click_ths; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CLICK_THS, (uint8_t*)&click_ths, 1); + if (ret == 0) { + click_ths.ths = val; + ret = lis2de12_write_reg(LIS2DE12_CLICK_THS, (uint8_t*)&click_ths, 1); + } + return ret; +} + +/** + * @brief User-defined threshold value for Tap/Double Tap event.[get] + * 1 LSB = full scale/128 + * + + * @param val change the values of ths in reg CLICK_THS + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_tap_threshold_get(uint8_t *val) +{ + lis2de12_click_ths_t click_ths; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CLICK_THS, (uint8_t*)&click_ths, 1); + *val = (uint8_t)click_ths.ths; + + return ret; +} + +/** + * @brief If the LIR_Click bit is not set, the interrupt is kept high + * for the duration of the latency window. + * If the LIR_Click bit is set, the interrupt is kept high until the + * CLICK_SRC(39h) register is read.[set] + * + + * @param val change the values of lir_click in reg CLICK_THS + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_tap_notification_mode_set( + lis2de12_lir_click_t val) +{ + lis2de12_click_ths_t click_ths; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CLICK_THS, (uint8_t*)&click_ths, 1); + if (ret == 0) { + click_ths.lir_click = (uint8_t)val; + ret = lis2de12_write_reg(LIS2DE12_CLICK_THS, (uint8_t*)&click_ths, 1); + } + return ret; +} + +/** + * @brief If the LIR_Click bit is not set, the interrupt is kept high + * for the duration of the latency window. + * If the LIR_Click bit is set, the interrupt is kept high until the + * CLICK_SRC(39h) register is read.[get] + * + + * @param val Get the values of lir_click in reg CLICK_THS + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_tap_notification_mode_get( + lis2de12_lir_click_t *val) +{ + lis2de12_click_ths_t click_ths; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CLICK_THS, (uint8_t*)&click_ths, 1); + switch (click_ths.lir_click) { + case LIS2DE12_TAP_PULSED: + *val = LIS2DE12_TAP_PULSED; + break; + case LIS2DE12_TAP_LATCHED: + *val = LIS2DE12_TAP_LATCHED; + break; + default: + *val = LIS2DE12_TAP_PULSED; + break; + } + return ret; +} + +/** + * @brief The maximum time (1 LSB = 1/ODR) interval that can elapse + * between the start of the click-detection procedure and when the + * acceleration falls back below the threshold.[set] + * + + * @param val change the values of tli in reg TIME_LIMIT + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_shock_dur_set(uint8_t val) +{ + lis2de12_time_limit_t time_limit; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_TIME_LIMIT, (uint8_t*)&time_limit, 1); + if (ret == 0) { + time_limit.tli = val; + ret = lis2de12_write_reg(LIS2DE12_TIME_LIMIT, (uint8_t*)&time_limit, 1); + } + return ret; +} + +/** + * @brief The maximum time (1 LSB = 1/ODR) interval that can elapse between + * the start of the click-detection procedure and when the + * acceleration falls back below the threshold.[get] + * + + * @param val change the values of tli in reg TIME_LIMIT + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_shock_dur_get(uint8_t *val) +{ + lis2de12_time_limit_t time_limit; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_TIME_LIMIT, (uint8_t*)&time_limit, 1); + *val = (uint8_t)time_limit.tli; + + return ret; +} + +/** + * @brief The time (1 LSB = 1/ODR) interval that starts after the first + * click detection where the click-detection procedure is + * disabled, in cases where the device is configured for + * double-click detection.[set] + * + + * @param val change the values of tla in reg TIME_LATENCY + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_quiet_dur_set(uint8_t val) +{ + lis2de12_time_latency_t time_latency; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_TIME_LATENCY, (uint8_t*)&time_latency, 1); + if (ret == 0) { + time_latency.tla = val; + ret = lis2de12_write_reg(LIS2DE12_TIME_LATENCY, (uint8_t*)&time_latency, 1); + } + return ret; +} + +/** + * @brief The time (1 LSB = 1/ODR) interval that starts after the first + * click detection where the click-detection procedure is + * disabled, in cases where the device is configured for + * double-click detection.[get] + * + + * @param val change the values of tla in reg TIME_LATENCY + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_quiet_dur_get(uint8_t *val) +{ + lis2de12_time_latency_t time_latency; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_TIME_LATENCY, (uint8_t*)&time_latency, 1); + *val = (uint8_t)time_latency.tla; + + return ret; +} + +/** + * @brief The maximum interval of time (1 LSB = 1/ODR) that can elapse + * after the end of the latency interval in which the click-detection + * procedure can start, in cases where the device is configured + * for double-click detection.[set] + * + + * @param val change the values of tw in reg TIME_WINDOW + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_double_tap_timeout_set(uint8_t val) +{ + lis2de12_time_window_t time_window; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_TIME_WINDOW, (uint8_t*)&time_window, 1); + if (ret == 0) { + time_window.tw = val; + ret = lis2de12_write_reg(LIS2DE12_TIME_WINDOW, (uint8_t*)&time_window, 1); + } + return ret; +} + +/** + * @brief The maximum interval of time (1 LSB = 1/ODR) that can elapse + * after the end of the latency interval in which the + * click-detection procedure can start, in cases where the device + * is configured for double-click detection.[get] + * + + * @param val change the values of tw in reg TIME_WINDOW + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_double_tap_timeout_get(uint8_t *val) +{ + lis2de12_time_window_t time_window; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_TIME_WINDOW, (uint8_t*)&time_window, 1); + *val = (uint8_t)time_window.tw; + + return ret; +} + +/** + * @} + * + */ + +/** + * @defgroup LIS2DE12_Activity_inactivity + * @brief This section group all the functions concerning activity + * inactivity functionality + * @{ + * + */ + +/** + * @brief Sleep-to-wake, return-to-sleep activation threshold in + * low-power mode.[set] + * 1 LSb = 16mg@2g / 32mg@4g / 62mg@8g / 186mg@16g + * + + * @param val change the values of acth in reg ACT_THS + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_act_threshold_set(uint8_t val) +{ + lis2de12_act_ths_t act_ths; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_ACT_THS, (uint8_t*)&act_ths, 1); + if (ret == 0) { + act_ths.acth = val; + ret = lis2de12_write_reg(LIS2DE12_ACT_THS, (uint8_t*)&act_ths, 1); + } + return ret; +} + +/** + * @brief Sleep-to-wake, return-to-sleep activation threshold in low-power + * mode.[get] + * 1 LSb = 16mg@2g / 32mg@4g / 62mg@8g / 186mg@16g + * + + * @param val change the values of acth in reg ACT_THS + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_act_threshold_get(uint8_t *val) +{ + lis2de12_act_ths_t act_ths; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_ACT_THS, (uint8_t*)&act_ths, 1); + *val = (uint8_t)act_ths.acth; + + return ret; +} + +/** + * @brief Sleep-to-wake, return-to-sleep.[set] + * duration = (8*1[LSb]+1)/ODR + * + + * @param val change the values of actd in reg ACT_DUR + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_act_timeout_set(uint8_t val) +{ + lis2de12_act_dur_t act_dur; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_ACT_DUR, (uint8_t*)&act_dur, 1); + if (ret == 0) { + act_dur.actd = val; + ret = lis2de12_write_reg(LIS2DE12_ACT_DUR, (uint8_t*)&act_dur, 1); + } + return ret; +} + +/** + * @brief Sleep-to-wake, return-to-sleep.[get] + * duration = (8*1[LSb]+1)/ODR + * + + * @param val change the values of actd in reg ACT_DUR + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_act_timeout_get(uint8_t *val) +{ + lis2de12_act_dur_t act_dur; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_ACT_DUR, (uint8_t*)&act_dur, 1); + *val = (uint8_t)act_dur.actd; + + return ret; +} + +/** + * @} + * + */ + +/** + * @defgroup LIS2DE12_Serial_interface + * @brief This section group all the functions concerning serial + * interface management + * @{ + * + */ + +/** + * @brief Connect/Disconnect SDO/SA0 internal pull-up.[set] + * + + * @param val change the values of sdo_pu_disc in reg CTRL_REG0 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_pin_sdo_sa0_mode_set(lis2de12_sdo_pu_disc_t val) +{ + lis2de12_ctrl_reg0_t ctrl_reg0; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG0, (uint8_t*)&ctrl_reg0, 1); + if (ret == 0) { + ctrl_reg0.sdo_pu_disc = (uint8_t)val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG0, (uint8_t*)&ctrl_reg0, 1); + } + return ret; +} + +/** + * @brief Connect/Disconnect SDO/SA0 internal pull-up.[get] + * + + * @param val Get the values of sdo_pu_disc in reg CTRL_REG0 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_pin_sdo_sa0_mode_get(lis2de12_sdo_pu_disc_t *val) +{ + lis2de12_ctrl_reg0_t ctrl_reg0; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG0, (uint8_t*)&ctrl_reg0, 1); + switch (ctrl_reg0.sdo_pu_disc) { + case LIS2DE12_PULL_UP_DISCONNECT: + *val = LIS2DE12_PULL_UP_DISCONNECT; + break; + case LIS2DE12_PULL_UP_CONNECT: + *val = LIS2DE12_PULL_UP_CONNECT; + break; + default: + *val = LIS2DE12_PULL_UP_DISCONNECT; + break; + } + return ret; +} + +/** + * @brief SPI Serial Interface Mode selection.[set] + * + + * @param val change the values of sim in reg CTRL_REG4 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_spi_mode_set(lis2de12_sim_t val) +{ + lis2de12_ctrl_reg4_t ctrl_reg4; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1); + if (ret == 0) { + ctrl_reg4.sim = (uint8_t)val; + ret = lis2de12_write_reg(LIS2DE12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1); + } + return ret; +} + +/** + * @brief SPI Serial Interface Mode selection.[get] + * + + * @param val Get the values of sim in reg CTRL_REG4 + * @retval interface status (MANDATORY: return 0 -> no Error) + * + */ +int32_t lis2de12_spi_mode_get(lis2de12_sim_t *val) +{ + lis2de12_ctrl_reg4_t ctrl_reg4; + int32_t ret; + + ret = lis2de12_read_reg(LIS2DE12_CTRL_REG4, (uint8_t*)&ctrl_reg4, 1); + switch (ctrl_reg4.sim) { + case LIS2DE12_SPI_4_WIRE: + *val = LIS2DE12_SPI_4_WIRE; + break; + case LIS2DE12_SPI_3_WIRE: + *val = LIS2DE12_SPI_3_WIRE; + break; + default: + *val = LIS2DE12_SPI_4_WIRE; + break; + } + return ret; +} + +/***************************************************************************\ + * Local Function Definition +\***************************************************************************/ + +static void accelerometer_irq1_init( void ) +{ + hal_gpio_init_in( lis2de12_int1.pin, HAL_GPIO_PULL_MODE_NONE, HAL_GPIO_IRQ_MODE_RISING, &lis2de12_int1 ); +} + +void lis2de12_int1_irq_handler( void* obj ) +{ + accelerometer_irq1_state = true; +} + + diff --git a/Drivers/BSP/Components/lis2de12/lis2de12.h b/Drivers/BSP/Components/lis2de12/lis2de12.h new file mode 100644 index 0000000..8428a31 --- /dev/null +++ b/Drivers/BSP/Components/lis2de12/lis2de12.h @@ -0,0 +1,731 @@ +/* + ****************************************************************************** + * @file lis2de12_reg.h + * @author Sensors Software Solution Team + * @brief This file contains all the functions prototypes for the + * lis2de12_reg.c driver. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT(c) 2018 STMicroelectronics

+ * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions + * are met: + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * 2. Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * 3. Neither the name of STMicroelectronics nor the names of its + * contributors may be used to endorse or promote products derived from + * this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE + * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR + * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF + * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS + * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN + * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) + * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE + * POSSIBILITY OF SUCH DAMAGE. + * + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef LIS2DE12_REGS_H +#define LIS2DE12_REGS_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include +#include +#include + +#define INT_NONE 0x00 +#define INT_1 0x01 + +/** @addtogroup LIS2DE12 + * @{ + * + */ + +/** @defgroup LIS2DE12_sensors_common_types + * @{ + * + */ + +#ifndef MEMS_SHARED_TYPES +#define MEMS_SHARED_TYPES + +/** + * @defgroup axisXbitXX_t + * @brief These unions are useful to represent different sensors data type. + * These unions are not need by the driver. + * + * REMOVING the unions you are compliant with: + * MISRA-C 2012 [Rule 19.2] -> " Union are not allowed " + * + * @{ + * + */ + +typedef union{ + int16_t i16bit[3]; + uint8_t u8bit[6]; +} axis3bit16_t; + +typedef union{ + int16_t i16bit; + uint8_t u8bit[2]; +} axis1bit16_t; + +typedef union{ + int32_t i32bit[3]; + uint8_t u8bit[12]; +} axis3bit32_t; + +typedef union{ + int32_t i32bit; + uint8_t u8bit[4]; +} axis1bit32_t; + +/** + * @} + * + */ + +typedef struct{ + uint8_t bit0 : 1; + uint8_t bit1 : 1; + uint8_t bit2 : 1; + uint8_t bit3 : 1; + uint8_t bit4 : 1; + uint8_t bit5 : 1; + uint8_t bit6 : 1; + uint8_t bit7 : 1; +} bitwise_t; + +#define PROPERTY_DISABLE (0U) +#define PROPERTY_ENABLE (1U) + +#endif /* MEMS_SHARED_TYPES */ + +/** + * @} + * + */ + +/** @addtogroup LIS3MDL_Interfaces_Functions + * @brief This section provide a set of functions used to read and + * write a generic register of the device. + * MANDATORY: return 0 -> no Error. + * @{ + * + */ + +typedef int32_t (*lis2de12_write_ptr)(void *, uint8_t, uint8_t*, uint16_t); +typedef int32_t (*lis2de12_read_ptr) (void *, uint8_t, uint8_t*, uint16_t); + +//typedef struct { +// /** Component mandatory fields **/ +// lis2de12_write_ptr write_reg; +// lis2de12_read_ptr read_reg; +// /** Customizable optional pointer **/ +// void *handle; +//} lis2de12_ctx_t; + + +/** + * @} + * + */ + +/** @defgroup LIS2DE12_Infos + * @{ + * + */ + +/** I2C Device Address 8 bit format if SA0=0 -> 31 if SA0=1 -> 33 **/ +#define LIS2DE12_I2C_ADD 0x32U +#define LIS2DE12_I2C_ADD_L 0x31U +#define LIS2DE12_I2C_ADD_H 0x33U + +/** Device Identification (Who am I) **/ +#define LIS2DE12_ID 0x33U + +/** + * @} + * + */ + +#define LIS2DE12_STATUS_REG_AUX 0x07U +typedef struct { + uint8_t not_used_01 : 2; + uint8_t tda : 1; + uint8_t not_used_02 : 3; + uint8_t tor : 1; + uint8_t not_used_03 : 1; +} lis2de12_status_reg_aux_t; + +#define LIS2DE12_OUT_TEMP_L 0x0CU +#define LIS2DE12_OUT_TEMP_H 0x0DU +#define LIS2DE12_WHO_AM_I 0x0FU + +#define LIS2DE12_CTRL_REG0 0x1EU +typedef struct { + uint8_t not_used_01 : 7; + uint8_t sdo_pu_disc : 1; +} lis2de12_ctrl_reg0_t; + +#define LIS2DE12_TEMP_CFG_REG 0x1FU +typedef struct { + uint8_t not_used_01 : 6; + uint8_t temp_en : 2; +} lis2de12_temp_cfg_reg_t; + +#define LIS2DE12_CTRL_REG1 0x20U +typedef struct { + uint8_t xen : 1; + uint8_t yen : 1; + uint8_t zen : 1; + uint8_t lpen : 1; + uint8_t odr : 4; +} lis2de12_ctrl_reg1_t; + +#define LIS2DE12_CTRL_REG2 0x21U +typedef struct { + uint8_t hp : 3; /* HPCLICK + HP_IA2 + HP_IA1 -> HP */ + uint8_t fds : 1; + uint8_t hpcf : 2; + uint8_t hpm : 2; +} lis2de12_ctrl_reg2_t; + +#define LIS2DE12_CTRL_REG3 0x22U +typedef struct { + uint8_t not_used_01 : 1; + uint8_t i1_overrun : 1; + uint8_t i1_wtm : 1; + uint8_t not_used_02 : 1; + uint8_t i1_zyxda : 1; + uint8_t i1_ia2 : 1; + uint8_t i1_ia1 : 1; + uint8_t i1_click : 1; +} lis2de12_ctrl_reg3_t; + +#define LIS2DE12_CTRL_REG4 0x23U +typedef struct { + uint8_t sim : 1; + uint8_t st : 2; + uint8_t not_used_01 : 1; + uint8_t fs : 2; + uint8_t not_used_02 : 1; + uint8_t bdu : 1; +} lis2de12_ctrl_reg4_t; + +#define LIS2DE12_CTRL_REG5 0x24U +typedef struct { + uint8_t d4d_int2 : 1; + uint8_t lir_int2 : 1; + uint8_t d4d_int1 : 1; + uint8_t lir_int1 : 1; + uint8_t not_used_01 : 2; + uint8_t fifo_en : 1; + uint8_t boot : 1; +} lis2de12_ctrl_reg5_t; + +#define LIS2DE12_CTRL_REG6 0x25U +typedef struct { + uint8_t not_used_01 : 1; + uint8_t int_polarity : 1; + uint8_t not_used_02 : 1; + uint8_t i2_act : 1; + uint8_t i2_boot : 1; + uint8_t i2_ia2 : 1; + uint8_t i2_ia1 : 1; + uint8_t i2_click : 1; +} lis2de12_ctrl_reg6_t; + +#define LIS2DE12_REFERENCE 0x26U +#define LIS2DE12_STATUS_REG 0x27U +typedef struct { + uint8_t xda : 1; + uint8_t yda : 1; + uint8_t zda : 1; + uint8_t zyxda : 1; + uint8_t _xor : 1; + uint8_t yor : 1; + uint8_t zor : 1; + uint8_t zyxor : 1; +} lis2de12_status_reg_t; + +#define LIS2DE12_FIFO_READ_START 0x28U +#define LIS2DE12_OUT_X_H 0x29U +#define LIS2DE12_OUT_Y_H 0x2BU +#define LIS2DE12_OUT_Z_H 0x2DU +#define LIS2DE12_FIFO_CTRL_REG 0x2EU +typedef struct { + uint8_t fth : 5; + uint8_t tr : 1; + uint8_t fm : 2; +} lis2de12_fifo_ctrl_reg_t; + +#define LIS2DE12_FIFO_SRC_REG 0x2FU +typedef struct { + uint8_t fss : 5; + uint8_t empty : 1; + uint8_t ovrn_fifo : 1; + uint8_t wtm : 1; +} lis2de12_fifo_src_reg_t; + +#define LIS2DE12_INT1_CFG 0x30U +typedef struct { + uint8_t xlie : 1; + uint8_t xhie : 1; + uint8_t ylie : 1; + uint8_t yhie : 1; + uint8_t zlie : 1; + uint8_t zhie : 1; + uint8_t _6d : 1; + uint8_t aoi : 1; +} lis2de12_int1_cfg_t; + +#define LIS2DE12_INT1_SRC 0x31U +typedef struct { + uint8_t xl : 1; + uint8_t xh : 1; + uint8_t yl : 1; + uint8_t yh : 1; + uint8_t zl : 1; + uint8_t zh : 1; + uint8_t ia : 1; + uint8_t not_used_01 : 1; +} lis2de12_int1_src_t; + +#define LIS2DE12_INT1_THS 0x32U +typedef struct { + uint8_t ths : 7; + uint8_t not_used_01 : 1; +} lis2de12_int1_ths_t; + +#define LIS2DE12_INT1_DURATION 0x33U +typedef struct { + uint8_t d : 7; + uint8_t not_used_01 : 1; +} lis2de12_int1_duration_t; + +#define LIS2DE12_INT2_CFG 0x34U +typedef struct { + uint8_t xlie : 1; + uint8_t xhie : 1; + uint8_t ylie : 1; + uint8_t yhie : 1; + uint8_t zlie : 1; + uint8_t zhie : 1; + uint8_t _6d : 1; + uint8_t aoi : 1; +} lis2de12_int2_cfg_t; + +#define LIS2DE12_INT2_SRC 0x35U +typedef struct { + uint8_t xl : 1; + uint8_t xh : 1; + uint8_t yl : 1; + uint8_t yh : 1; + uint8_t zl : 1; + uint8_t zh : 1; + uint8_t ia : 1; + uint8_t not_used_01 : 1; +} lis2de12_int2_src_t; + +#define LIS2DE12_INT2_THS 0x36U +typedef struct { + uint8_t ths : 7; + uint8_t not_used_01 : 1; +} lis2de12_int2_ths_t; + +#define LIS2DE12_INT2_DURATION 0x37U +typedef struct { + uint8_t d : 7; + uint8_t not_used_01 : 1; +} lis2de12_int2_duration_t; + +#define LIS2DE12_CLICK_CFG 0x38U +typedef struct { + uint8_t xs : 1; + uint8_t xd : 1; + uint8_t ys : 1; + uint8_t yd : 1; + uint8_t zs : 1; + uint8_t zd : 1; + uint8_t not_used_01 : 2; +} lis2de12_click_cfg_t; + +#define LIS2DE12_CLICK_SRC 0x39U +typedef struct { + uint8_t x : 1; + uint8_t y : 1; + uint8_t z : 1; + uint8_t sign : 1; + uint8_t sclick : 1; + uint8_t dclick : 1; + uint8_t ia : 1; + uint8_t not_used_01 : 1; +} lis2de12_click_src_t; + +#define LIS2DE12_CLICK_THS 0x3AU +typedef struct { + uint8_t ths : 7; + uint8_t lir_click : 1; +} lis2de12_click_ths_t; + +#define LIS2DE12_TIME_LIMIT 0x3BU +typedef struct { + uint8_t tli : 7; + uint8_t not_used_01 : 1; +} lis2de12_time_limit_t; + +#define LIS2DE12_TIME_LATENCY 0x3CU +typedef struct { + uint8_t tla : 8; +} lis2de12_time_latency_t; + +#define LIS2DE12_TIME_WINDOW 0x3DU +typedef struct { + uint8_t tw : 8; +} lis2de12_time_window_t; + +#define LIS2DE12_ACT_THS 0x3EU +typedef struct { + uint8_t acth : 7; + uint8_t not_used_01 : 1; +} lis2de12_act_ths_t; + +#define LIS2DE12_ACT_DUR 0x3FU +typedef struct { + uint8_t actd : 8; +} lis2de12_act_dur_t; + +/** + * @defgroup LIS2DE12_Register_Union + * @brief This union group all the registers that has a bitfield + * description. + * This union is usefull but not need by the driver. + * + * REMOVING this union you are complient with: + * MISRA-C 2012 [Rule 19.2] -> " Union are not allowed " + * + * @{ + * + */ +typedef union{ + lis2de12_status_reg_aux_t status_reg_aux; + lis2de12_ctrl_reg0_t ctrl_reg0; + lis2de12_temp_cfg_reg_t temp_cfg_reg; + lis2de12_ctrl_reg1_t ctrl_reg1; + lis2de12_ctrl_reg2_t ctrl_reg2; + lis2de12_ctrl_reg3_t ctrl_reg3; + lis2de12_ctrl_reg4_t ctrl_reg4; + lis2de12_ctrl_reg5_t ctrl_reg5; + lis2de12_ctrl_reg6_t ctrl_reg6; + lis2de12_status_reg_t status_reg; + lis2de12_fifo_ctrl_reg_t fifo_ctrl_reg; + lis2de12_fifo_src_reg_t fifo_src_reg; + lis2de12_int1_cfg_t int1_cfg; + lis2de12_int1_src_t int1_src; + lis2de12_int1_ths_t int1_ths; + lis2de12_int1_duration_t int1_duration; + lis2de12_int2_cfg_t int2_cfg; + lis2de12_int2_src_t int2_src; + lis2de12_int2_ths_t int2_ths; + lis2de12_int2_duration_t int2_duration; + lis2de12_click_cfg_t click_cfg; + lis2de12_click_src_t click_src; + lis2de12_click_ths_t click_ths; + lis2de12_time_limit_t time_limit; + lis2de12_time_latency_t time_latency; + lis2de12_time_window_t time_window; + lis2de12_act_ths_t act_ths; + lis2de12_act_dur_t act_dur; + bitwise_t bitwise; + uint8_t byte; +} lis2de12_reg_t; + +/** + * @} + * + */ +uint8_t accelerometer_init( uint8_t irq_active ); + +uint8_t is_accelerometer_detected_moved( void ); + +bool get_accelerometer_irq1_state ( void ); + +uint8_t is_accelerometer_double_tap_detected( void ); + +void acc_read_raw_data( void ); + +int16_t acc_get_raw_x( void ); + +int16_t acc_get_raw_y( void ); + +int16_t acc_get_raw_z( void ); + +int16_t acc_get_temperature( void ); + +int32_t lis2de12_read_reg(uint8_t reg, uint8_t* data, + uint16_t len); +int32_t lis2de12_write_reg(uint8_t reg, uint8_t* data, + uint16_t len); + +extern float_t lis2de12_from_fs2_to_mg(int16_t lsb); +extern float_t lis2de12_from_fs4_to_mg(int16_t lsb); +extern float_t lis2de12_from_fs8_to_mg(int16_t lsb); +extern float_t lis2de12_from_fs16_to_mg(int16_t lsb); +extern float_t lis2de12_from_lsb_to_celsius(int16_t lsb); + +int32_t lis2de12_temp_status_reg_get(uint8_t *buff); +int32_t lis2de12_temp_data_ready_get(uint8_t *val); + +int32_t lis2de12_temp_data_ovr_get(uint8_t *val); + +int32_t lis2de12_temperature_raw_get(uint16_t *raw_temp); + +typedef enum { + LIS2DE12_TEMP_DISABLE = 0, + LIS2DE12_TEMP_ENABLE = 3, +} lis2de12_temp_en_t; +int32_t lis2de12_temperature_meas_set(lis2de12_temp_en_t val); +int32_t lis2de12_temperature_meas_get(lis2de12_temp_en_t *val); + +typedef enum { + LIS2DE12_POWER_DOWN = 0x00, + LIS2DE12_ODR_1Hz = 0x01, + LIS2DE12_ODR_10Hz = 0x02, + LIS2DE12_ODR_25Hz = 0x03, + LIS2DE12_ODR_50Hz = 0x04, + LIS2DE12_ODR_100Hz = 0x05, + LIS2DE12_ODR_200Hz = 0x06, + LIS2DE12_ODR_400Hz = 0x07, + LIS2DE12_ODR_1kHz620_LP = 0x08, + LIS2DE12_ODR_5kHz376_LP_1kHz344_NM_HP = 0x09, +} lis2de12_odr_t; +int32_t lis2de12_data_rate_set(lis2de12_odr_t val); +int32_t lis2de12_data_rate_get(lis2de12_odr_t *val); + +int32_t lis2de12_high_pass_on_outputs_set(uint8_t val); +int32_t lis2de12_high_pass_on_outputs_get(uint8_t *val); + +typedef enum { + LIS2DE12_AGGRESSIVE = 0, + LIS2DE12_STRONG = 1, + LIS2DE12_MEDIUM = 2, + LIS2DE12_LIGHT = 3, +} lis2de12_hpcf_t; +int32_t lis2de12_high_pass_bandwidth_set(lis2de12_hpcf_t val); +int32_t lis2de12_high_pass_bandwidth_get(lis2de12_hpcf_t *val); + +typedef enum { + LIS2DE12_NORMAL_WITH_RST = 0, + LIS2DE12_REFERENCE_MODE = 1, + LIS2DE12_NORMAL = 2, + LIS2DE12_AUTORST_ON_INT = 3, +} lis2de12_hpm_t; +int32_t lis2de12_high_pass_mode_set(lis2de12_hpm_t val); +int32_t lis2de12_high_pass_mode_get(lis2de12_hpm_t *val); + +typedef enum { + LIS2DE12_2g = 0, + LIS2DE12_4g = 1, + LIS2DE12_8g = 2, + LIS2DE12_16g = 3, +} lis2de12_fs_t; +int32_t lis2de12_full_scale_set(lis2de12_fs_t val); +int32_t lis2de12_full_scale_get(lis2de12_fs_t *val); + +int32_t lis2de12_block_data_update_set(uint8_t val); +int32_t lis2de12_block_data_update_get(uint8_t *val); + +int32_t lis2de12_filter_reference_set(uint8_t *buff); +int32_t lis2de12_filter_reference_get(uint8_t *buff); + +int32_t lis2de12_xl_data_ready_get(uint8_t *val); + +int32_t lis2de12_xl_data_ovr_get(uint8_t *val); + +int32_t lis2de12_acceleration_raw_get(uint8_t *buff); + +int32_t lis2de12_acceleration_raw_get_x(uint8_t *buff); +int32_t lis2de12_acceleration_raw_get_y(uint8_t *buff); +int32_t lis2de12_acceleration_raw_get_z(uint8_t *buff); + +int32_t lis2de12_device_id_get(uint8_t *buff); + +typedef enum { + LIS2DE12_ST_DISABLE = 0, + LIS2DE12_ST_POSITIVE = 1, + LIS2DE12_ST_NEGATIVE = 2, +} lis2de12_st_t; +int32_t lis2de12_self_test_set(lis2de12_st_t val); +int32_t lis2de12_self_test_get(lis2de12_st_t *val); + +int32_t lis2de12_boot_set(uint8_t val); +int32_t lis2de12_boot_get(uint8_t *val); + +int32_t lis2de12_status_get(lis2de12_status_reg_t *val); + +int32_t lis2de12_int1_gen_conf_set(lis2de12_int1_cfg_t *val); +int32_t lis2de12_int1_gen_conf_get(lis2de12_int1_cfg_t *val); + +int32_t lis2de12_int1_gen_source_get(lis2de12_int1_src_t *val); + +int32_t lis2de12_int1_gen_threshold_set(uint8_t val); +int32_t lis2de12_int1_gen_threshold_get(uint8_t *val); + +int32_t lis2de12_int1_gen_duration_set(uint8_t val); +int32_t lis2de12_int1_gen_duration_get(uint8_t *val); + +int32_t lis2de12_int2_gen_conf_set(lis2de12_int2_cfg_t *val); +int32_t lis2de12_int2_gen_conf_get(lis2de12_int2_cfg_t *val); + +int32_t lis2de12_int2_gen_source_get(lis2de12_int2_src_t *val); + +int32_t lis2de12_int2_gen_threshold_set(uint8_t val); +int32_t lis2de12_int2_gen_threshold_get(uint8_t *val); + +int32_t lis2de12_int2_gen_duration_set(uint8_t val); +int32_t lis2de12_int2_gen_duration_get(uint8_t *val); + +typedef enum { + LIS2DE12_DISC_FROM_INT_GENERATOR = 0, + LIS2DE12_ON_INT1_GEN = 1, + LIS2DE12_ON_INT2_GEN = 2, + LIS2DE12_ON_TAP_GEN = 4, + LIS2DE12_ON_INT1_INT2_GEN = 3, + LIS2DE12_ON_INT1_TAP_GEN = 5, + LIS2DE12_ON_INT2_TAP_GEN = 6, + LIS2DE12_ON_INT1_INT2_TAP_GEN = 7, +} lis2de12_hp_t; +int32_t lis2de12_high_pass_int_conf_set(lis2de12_hp_t val); +int32_t lis2de12_high_pass_int_conf_get(lis2de12_hp_t *val); + +int32_t lis2de12_pin_int1_config_set(lis2de12_ctrl_reg3_t *val); +int32_t lis2de12_pin_int1_config_get(lis2de12_ctrl_reg3_t *val); + +int32_t lis2de12_int2_pin_detect_4d_set(uint8_t val); +int32_t lis2de12_int2_pin_detect_4d_get(uint8_t *val); + +typedef enum { + LIS2DE12_INT2_PULSED = 0, + LIS2DE12_INT2_LATCHED = 1, +} lis2de12_lir_int2_t; +int32_t lis2de12_int2_pin_notification_mode_set(lis2de12_lir_int2_t val); +int32_t lis2de12_int2_pin_notification_mode_get(lis2de12_lir_int2_t *val); + +int32_t lis2de12_int1_pin_detect_4d_set(uint8_t val); +int32_t lis2de12_int1_pin_detect_4d_get(uint8_t *val); + +typedef enum { + LIS2DE12_INT1_PULSED = 0, + LIS2DE12_INT1_LATCHED = 1, +} lis2de12_lir_int1_t; +int32_t lis2de12_int1_pin_notification_mode_set(lis2de12_lir_int1_t val); +int32_t lis2de12_int1_pin_notification_mode_get(lis2de12_lir_int1_t *val); + +int32_t lis2de12_pin_int2_config_set(lis2de12_ctrl_reg6_t *val); +int32_t lis2de12_pin_int2_config_get(lis2de12_ctrl_reg6_t *val); + +int32_t lis2de12_fifo_set(uint8_t val); +int32_t lis2de12_fifo_get(uint8_t *val); + +int32_t lis2de12_fifo_watermark_set(uint8_t val); +int32_t lis2de12_fifo_watermark_get(uint8_t *val); + +typedef enum { + LIS2DE12_INT1_GEN = 0, + LIS2DE12_INT2_GEN = 1, +} lis2de12_tr_t; +int32_t lis2de12_fifo_trigger_event_set(lis2de12_tr_t val); +int32_t lis2de12_fifo_trigger_event_get(lis2de12_tr_t *val); + +typedef enum { + LIS2DE12_BYPASS_MODE = 0, + LIS2DE12_FIFO_MODE = 1, + LIS2DE12_DYNAMIC_STREAM_MODE = 2, + LIS2DE12_STREAM_TO_FIFO_MODE = 3, +} lis2de12_fm_t; +int32_t lis2de12_fifo_mode_set(lis2de12_fm_t val); +int32_t lis2de12_fifo_mode_get(lis2de12_fm_t *val); + +int32_t lis2de12_fifo_status_get(lis2de12_fifo_src_reg_t *val); + +int32_t lis2de12_fifo_data_level_get(uint8_t *val); + +int32_t lis2de12_fifo_empty_flag_get(uint8_t *val); + +int32_t lis2de12_fifo_ovr_flag_get(uint8_t *val); + +int32_t lis2de12_fifo_fth_flag_get(uint8_t *val); + +int32_t lis2de12_tap_conf_set(lis2de12_click_cfg_t *val); +int32_t lis2de12_tap_conf_get(lis2de12_click_cfg_t *val); + +int32_t lis2de12_tap_source_get(lis2de12_click_src_t *val); + +int32_t lis2de12_tap_threshold_set(uint8_t val); +int32_t lis2de12_tap_threshold_get(uint8_t *val); + +typedef enum { + LIS2DE12_TAP_PULSED = 0, + LIS2DE12_TAP_LATCHED = 1, +} lis2de12_lir_click_t; +int32_t lis2de12_tap_notification_mode_set(lis2de12_lir_click_t val); +int32_t lis2de12_tap_notification_mode_get(lis2de12_lir_click_t *val); + +int32_t lis2de12_shock_dur_set(uint8_t val); +int32_t lis2de12_shock_dur_get(uint8_t *val); + +int32_t lis2de12_quiet_dur_set(uint8_t val); +int32_t lis2de12_quiet_dur_get(uint8_t *val); + +int32_t lis2de12_double_tap_timeout_set(uint8_t val); +int32_t lis2de12_double_tap_timeout_get(uint8_t *val); + +int32_t lis2de12_act_threshold_set(uint8_t val); +int32_t lis2de12_act_threshold_get(uint8_t *val); + +int32_t lis2de12_act_timeout_set(uint8_t val); +int32_t lis2de12_act_timeout_get(uint8_t *val); + +typedef enum { + LIS2DE12_PULL_UP_DISCONNECT = 0, + LIS2DE12_PULL_UP_CONNECT = 1, +} lis2de12_sdo_pu_disc_t; +int32_t lis2de12_pin_sdo_sa0_mode_set(lis2de12_sdo_pu_disc_t val); +int32_t lis2de12_pin_sdo_sa0_mode_get(lis2de12_sdo_pu_disc_t *val); + +typedef enum { + LIS2DE12_SPI_4_WIRE = 0, + LIS2DE12_SPI_3_WIRE = 1, +} lis2de12_sim_t; +int32_t lis2de12_spi_mode_set(lis2de12_sim_t val); +int32_t lis2de12_spi_mode_get(lis2de12_sim_t *val); + +/** + * @} + * + */ + +#ifdef __cplusplus +} +#endif + +#endif /* LIS2DE12_REGS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/BSP/Components/rf_switch/pe4259.c b/Drivers/BSP/Components/rf_switch/pe4259.c new file mode 100644 index 0000000..e2b7c2b --- /dev/null +++ b/Drivers/BSP/Components/rf_switch/pe4259.c @@ -0,0 +1,110 @@ +/*! + * \file pe4259.c + * + * \brief rf switch pe4259 driver implementation. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "smtc_hal.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void pe4259_wifi_ble_init( void ){ + + hal_gpio_init_out( SWITCH_WIFI_BLE, 1 );// Wi-Fi by default + hal_gpio_init_out( GPS_SWITCH, 1 ); // Antenna Patch by default +} + +void pe4259_wifi_ble_deinit( void ){ + + hal_gpio_deinit( SWITCH_WIFI_BLE ); + hal_gpio_deinit( GPS_SWITCH ); +} + +void set_wifi_antenna( void ){ + + // SWITCH_WIFI_BLE_Pin = 1 ==> Wi-Fi + hal_gpio_set_value( SWITCH_WIFI_BLE, 1 ); +} + +void set_ble_antenna( void ){ + + // SWITCH_WIFI_BLE_Pin = 0 ==> BLE + hal_gpio_set_value( SWITCH_WIFI_BLE, 0 ); +} + +void set_gnss_patch_antenna( void ){ + + // GPS_SWITCH = 1 ==> PATCH + hal_gpio_set_value( GPS_SWITCH, 1 ); +} + +void set_gnss_pcb_antenna( void ){ + + // GPS_SWITCH = 0 ==> PCB + hal_gpio_set_value( GPS_SWITCH, 0 ); +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/Drivers/BSP/Components/rf_switch/pe4259.h b/Drivers/BSP/Components/rf_switch/pe4259.h new file mode 100644 index 0000000..3209e52 --- /dev/null +++ b/Drivers/BSP/Components/rf_switch/pe4259.h @@ -0,0 +1,100 @@ +/*! + * \file pe4259.h + * + * \brief rf switch PE4259 driver definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __PE4259_H__ +#define __PE4259_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Init RF Switch + */ +void pe4259_wifi_ble_init( void ); + +/*! + * \brief Deinit RF Switch + */ +void pe4259_wifi_ble_deinit( void ); + +/*! + * \brief Enable WiFi path + */ +void set_wifi_antenna( void ); + +/*! + * \brief Enable BLE path + */ +void set_ble_antenna( void ); + +/*! + * \brief Enable GNSS patch antenna + */ +void set_gnss_patch_antenna( void ); + +/*! + * \brief Enable GNSS PCB antenna + */ +void set_gnss_pcb_antenna( void ); + +#ifdef __cplusplus +} +#endif + +#endif //__PE4259_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/Drivers/BSP/Components/usr_button/usr_button.c b/Drivers/BSP/Components/usr_button/usr_button.c new file mode 100644 index 0000000..c1205e5 --- /dev/null +++ b/Drivers/BSP/Components/usr_button/usr_button.c @@ -0,0 +1,122 @@ +/*! + * \file usr_button.c + * + * \brief User button implementation. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "smtc_hal.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Hardware INT IRQ callback initialization + * + * \param [in] obj void* object + */ +void usr_button_irq_handler( void* obj ); + + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + + /*! + * \brief User button interrupt flag state + */ +static bool usr_button_irq_state = false; + + /*! + * \brief User button gpio irq definition + */ +hal_gpio_irq_t usr_button= +{ + .pin = USER_BUTTON, + .callback = usr_button_irq_handler, + .context = NULL, +}; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void usr_button_init( void ){ + + hal_gpio_init_in( usr_button.pin , HAL_GPIO_PULL_MODE_DOWN, HAL_GPIO_IRQ_MODE_RISING, &usr_button ); +} + +void usr_button_deinit( void ){ + + hal_gpio_irq_deatach( &usr_button ) ; + hal_gpio_deinit( usr_button.pin ); +} + +bool get_usr_button_irq_state ( void ) +{ + return usr_button_irq_state; +} + +void clear_usr_button_irq_state ( void ) +{ + usr_button_irq_state = false; +} + +/***************************************************************************\ + * Local Function Definition +\***************************************************************************/ + +void usr_button_irq_handler ( void* obj ) +{ + leds_on( LED_RX_MASK ); + usr_button_irq_state = true; +} + diff --git a/Drivers/BSP/Components/usr_button/usr_button.h b/Drivers/BSP/Components/usr_button/usr_button.h new file mode 100644 index 0000000..2131985 --- /dev/null +++ b/Drivers/BSP/Components/usr_button/usr_button.h @@ -0,0 +1,91 @@ +/*! + * \file usr_button.h + * + * \brief User button driver definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ +#ifndef __USR_BUTTON_H__ +#define __USR_BUTTON_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Init Switch + */ +void usr_button_init( void ); + +/*! + * \brief Deinit Switchs + */ +void usr_button_deinit( void ); + +/*! + * \brief Get the accelerometer IRQ state + */ +bool get_usr_button_irq_state ( void ); + +/*! + * \brief Clear the accelerometer IRQ state + */ +void clear_usr_button_irq_state ( void ); + + +#ifdef __cplusplus +} +#endif + +#endif //__USR_BUTTON_H__ diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb30xx.h b/Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb30xx.h new file mode 100644 index 0000000..f393c9a --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Include/stm32wb30xx.h @@ -0,0 +1,11130 @@ +/** + ****************************************************************************** + * @file stm32wb30xx.h + * @author MCD Application Team + * @brief CMSIS Cortex Device Peripheral Access Layer Header File. + * This file contains all the peripheral register's definitions, bits + * definitions and memory mapping for stm32wb30xx devices. + * + * This file contains: + * - Data structures and the address mapping for all peripherals + * - Peripheral's registers declarations and bits definition + * - Macros to access peripheral's registers hardware + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS_Device + * @{ + */ + +/** @addtogroup stm32wb30xx + * @{ + */ + +#ifndef __STM32WB30xx_H +#define __STM32WB30xx_H + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/** @addtogroup Configuration_section_for_CMSIS + * @{ + */ +/** + * @brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ +#define __CM4_REV 1U /*!< Core Revision r0p1 */ +#define __MPU_PRESENT 1U /*!< M4 provides an MPU */ +#define __VTOR_PRESENT 1U /*!< Vector Table Register supported */ +#define __NVIC_PRIO_BITS 4U /*!< STM32WBxx uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */ +#define __FPU_PRESENT 1U /*!< FPU present */ +/** + * @} + */ + +/** @addtogroup Peripheral_interrupt_number_definition + * @{ + */ + +/** + * @brief stm32wb30xx Interrupt Number Definition, according to the selected device + * in @ref Library_configuration_section + */ +/*!< Interrupt Number Definition for M4 */ +typedef enum +{ +/****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/ + NonMaskableInt_IRQn = -14, /*!< Non Maskable Interrupt */ + HardFault_IRQn = -13, /*!< Cortex-M4 Hard Fault Interrupt */ + MemoryManagement_IRQn = -12, /*!< Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /*!< Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /*!< Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /*!< Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /*!< Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /*!< Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /*!< Cortex-M4 System Tick Interrupt */ + +/************* STM32WBxx specific Interrupt Numbers on M4 core ************************************************/ + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + PVD_PVM_IRQn = 1, /*!< PVD and PVM detector */ + TAMP_STAMP_LSECSS_IRQn = 2, /*!< RTC Tamper and TimeStamp Interrupts and LSECSS Interrupts */ + RTC_WKUP_IRQn = 3, /*!< RTC Wakeup Interrupt */ + FLASH_IRQn = 4, /*!< FLASH (CFI) global Interrupt */ + RCC_IRQn = 5, /*!< RCC Interrupt */ + EXTI0_IRQn = 6, /*!< EXTI Line 0 Interrupt */ + EXTI1_IRQn = 7, /*!< EXTI Line 1 Interrupt */ + EXTI2_IRQn = 8, /*!< EXTI Line 2 Interrupt */ + EXTI3_IRQn = 9, /*!< EXTI Line 3 Interrupt */ + EXTI4_IRQn = 10, /*!< EXTI Line 4 Interrupt */ + DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 Interrupt */ + DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 Interrupt */ + DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 Interrupt */ + DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 Interrupt */ + DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 Interrupt */ + DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 Interrupt */ + ADC1_IRQn = 18, /*!< ADC1 Interrupt */ + C2SEV_PWR_C2H_IRQn = 21, /*!< CPU2 SEV Interrupt */ + EXTI9_5_IRQn = 23, /*!< EXTI Lines [9:5] Interrupt */ + TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */ + TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update and TIM16 global Interrupts */ + TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 Trigger and Communication and TIM17 global Interrupts */ + TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 28, /*!< TIM2 Global Interrupt */ + PKA_IRQn = 29, /*!< PKA Interrupt */ + I2C1_EV_IRQn = 30, /*!< I2C1 Event Interrupt */ + I2C1_ER_IRQn = 31, /*!< I2C1 Error Interrupt */ + SPI1_IRQn = 34, /*!< SPI1 Interrupt */ + USART1_IRQn = 36, /*!< USART1 Interrupt */ + TSC_IRQn = 39, /*!< TSC Interrupt */ + EXTI15_10_IRQn = 40, /*!< EXTI Lines1[15:10 ]Interrupts */ + RTC_Alarm_IRQn = 41, /*!< RTC Alarms (A and B) Interrupt */ + PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn = 43, /*!< PWR switching on the fly interrupt + PWR end of BLE activity interrupt + PWR end of 802.15.4 (Zigbee) activity interrupt + PWR end of critical radio phase interrupt */ + IPCC_C1_RX_IRQn = 44, /*!< IPCC RX Occupied Interrupt */ + IPCC_C1_TX_IRQn = 45, /*!< IPCC TX Free Interrupt */ + HSEM_IRQn = 46, /*!< HSEM Interrupt */ + LPTIM1_IRQn = 47, /*!< LPTIM1 Interrupt */ + LPTIM2_IRQn = 48, /*!< LPTIM2 Interrupt */ + AES2_IRQn = 52, /*!< AES2 Interrupt */ + RNG_IRQn = 53, /*!< RNG Interrupt */ + FPU_IRQn = 54, /*!< FPU Interrupt */ + DMAMUX1_OVR_IRQn = 62 /*!< DMAMUX1 overrun Interrupt */ +} IRQn_Type; +/** + * @} + */ + +#include "core_cm4.h" /* Cortex-M4 processor and core peripherals */ +#include "system_stm32wbxx.h" +#include + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR1; /*!< ADC sampling time register 1, Address offset: 0x14 */ + __IO uint32_t SMPR2; /*!< ADC sampling time register 2, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, 0x1C */ + __IO uint32_t TR1; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t TR2; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t TR3; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x28 */ + uint32_t RESERVED2; /*!< Reserved, 0x2C */ + __IO uint32_t SQR1; /*!< ADC group regular sequencer register 1, Address offset: 0x30 */ + __IO uint32_t SQR2; /*!< ADC group regular sequencer register 2, Address offset: 0x34 */ + __IO uint32_t SQR3; /*!< ADC group regular sequencer register 3, Address offset: 0x38 */ + __IO uint32_t SQR4; /*!< ADC group regular sequencer register 4, Address offset: 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, 0x44 */ + uint32_t RESERVED4; /*!< Reserved, 0x48 */ + __IO uint32_t JSQR; /*!< ADC group injected sequencer register, Address offset: 0x4C */ + uint32_t RESERVED5[4]; /*!< Reserved, 0x50 - 0x5C */ + __IO uint32_t OFR1; /*!< ADC offset register 1, Address offset: 0x60 */ + __IO uint32_t OFR2; /*!< ADC offset register 2, Address offset: 0x64 */ + __IO uint32_t OFR3; /*!< ADC offset register 3, Address offset: 0x68 */ + __IO uint32_t OFR4; /*!< ADC offset register 4, Address offset: 0x6C */ + uint32_t RESERVED6[4]; /*!< Reserved, 0x70 - 0x7C */ + __IO uint32_t JDR1; /*!< ADC group injected rank 1 data register, Address offset: 0x80 */ + __IO uint32_t JDR2; /*!< ADC group injected rank 2 data register, Address offset: 0x84 */ + __IO uint32_t JDR3; /*!< ADC group injected rank 3 data register, Address offset: 0x88 */ + __IO uint32_t JDR4; /*!< ADC group injected rank 4 data register, Address offset: 0x8C */ + uint32_t RESERVED7[4]; /*!< Reserved, 0x090 - 0x09C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 1 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 Configuration Register, Address offset: 0xA4 */ + uint32_t RESERVED8; /*!< Reserved, 0x0A8 */ + uint32_t RESERVED9; /*!< Reserved, 0x0AC */ + __IO uint32_t DIFSEL; /*!< ADC differential mode selection register, Address offset: 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC calibration factors, Address offset: 0xB4 */ + +} ADC_TypeDef; + +typedef struct +{ + uint32_t RESERVED1; /*!< Reserved, Address offset: ADC1 base address + 0x300 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: ADC1 base address + 0x304 */ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: ADC1 base address + 0x30C */ +} ADC_Common_TypeDef; + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED2; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ + uint32_t RESERVED1[13]; /*!< Reserved, 0x08-0x38 */ + __IO uint32_t APB1FZR1; /*!< Debug MCU CPU1 APB1 freeze register, Address offset: 0x3C */ + __IO uint32_t C2APB1FZR1; /*!< Debug MCU CPU2 APB1 freeze register, Address offset: 0x40 */ + __IO uint32_t APB1FZR2; /*!< Debug MCU CPU1 APB1 freeze register, Address offset: 0x44 */ + __IO uint32_t C2APB1FZR2; /*!< Debug MCU CPU2 APB1 freeze register, Address offset: 0x48 */ + __IO uint32_t APB2FZR; /*!< Debug MCU CPU1 APB2 freeze register, Address offset: 0x4C */ + __IO uint32_t C2APB2FZR; /*!< Debug MCU CPU2 APB2 freeze register, Address offset: 0x50 */ +} DBGMCU_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register 0x00 */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register 0x04 */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register 0x08 */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register 0x0C */ + uint32_t RESERVED; /*!< Reserved, 0x10 */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access control register, Address offset: 0x00 */ + __IO uint32_t RESERVED; /*!< Reserved, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + __IO uint32_t PCROP1ASR; /*!< FLASH Bank 1 PCROP area A Start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1AER; /*!< FLASH Bank 1 PCROP area A End address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank 1 WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank 1 WRP area B address register, Address offset: 0x30 */ + __IO uint32_t PCROP1BSR; /*!< FLASH Bank 1 PCROP area B Start address register, Address offset: 0x34 */ + __IO uint32_t PCROP1BER; /*!< FLASH Bank 1 PCROP area B End address register, Address offset: 0x38 */ + __IO uint32_t IPCCBR; /*!< FLASH IPCC data buffer address, Address offset: 0x3C */ + uint32_t RESERVED2[7]; /*!< Reserved, Address offset: 0x40-0x58 */ + __IO uint32_t C2ACR; /*!< FLASH Core MO+ Access Control Register , Address offset: 0x5C */ + __IO uint32_t C2SR; /*!< FLASH Core MO+ Status Register, Address offset: 0x60 */ + __IO uint32_t C2CR; /*!< FLASH Core MO+ Control register, Address offset: 0x64 */ + uint32_t RESERVED3[6]; /*!< Reserved, Address offset: 0x68-0x7C */ + __IO uint32_t SFR; /*!< FLASH secure start address, Address offset: 0x80 */ + __IO uint32_t SRRVR; /*!< FlASH secure SRAM2 start addr and CPU2 reset vector Address offset: 0x84 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + +/** + * @brief LPTIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + __IO uint32_t OR; /*!< LPTIM Option register, Address offset: 0x20 */ +} LPTIM_TypeDef; + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< PWR Power Control Register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Reset Register, Address offset: 0x18 */ + __IO uint32_t CR5; /*!< PWR Power Control Register 5, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + uint32_t RESERVED2[2]; /*!< Reserved, Address offset: 0x38-0x3C */ + __IO uint32_t PUCRE; /*!< PWR Pull-Up Control Register of port E, Address offset: 0x40 */ + __IO uint32_t PDCRE; /*!< PWR Pull-Down Control Register of port E, Address offset: 0x44 */ + uint32_t RESERVED0[4]; /*!< Reserved, Address offset: 0x48-0x54 */ + __IO uint32_t PUCRH; /*!< PWR Pull-Up Control Register of port H, Address offset: 0x58 */ + __IO uint32_t PDCRH; /*!< PWR Pull-Down Control Register of port H, Address offset: 0x5C */ + uint32_t RESERVED1[8]; /*!< Reserved, Address offset: 0x60-0x7C */ + __IO uint32_t C2CR1; /*!< PWR Power Control Register 1 for CPU2, Address offset: 0x80 */ + __IO uint32_t C2CR3; /*!< PWR Power Control Register 3 for CPU2, Address offset: 0x84 */ + __IO uint32_t EXTSCR; /*!< PWR Power Status Reset Register for CPU2, Address offset: 0x88 */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC clock Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ +uint32_t RESERVED0[2]; /*!< Reserved, Address offset: 0x10-0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ +uint32_t RESERVED11; /*!< Reserved, Address offset: 0x24 */ + __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x28 */ + __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x2C */ + __IO uint32_t AHB3RSTR; /*!< RCC AHB3 & AHB4 peripheral reset register, Address offset: 0x30 */ +uint32_t RESERVED1; /*!< Reserved, Address offset: 0x34 */ + __IO uint32_t APB1RSTR1; /*!< RCC APB1 peripheral reset register 1, Address offset: 0x38 */ + __IO uint32_t APB1RSTR2; /*!< RCC APB1 peripheral reset register 2, Address offset: 0x3C */ + __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x40 */ + __IO uint32_t APB3RSTR; /*!< RCC APB3 peripheral reset register, Address offset: 0x44 */ + __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clocks enable register, Address offset: 0x48 */ + __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clocks enable register, Address offset: 0x4C */ + __IO uint32_t AHB3ENR; /*!< RCC AHB3 & AHB4 peripheral clocks enable register, Address offset: 0x50 */ +uint32_t RESERVED2; /*!< Reserved, Address offset: 0x54 */ + __IO uint32_t APB1ENR1; /*!< RCC APB1 peripheral clocks enable register 1, Address offset: 0x58 */ + __IO uint32_t APB1ENR2; /*!< RCC APB1 peripheral clocks enable register 2, Address offset: 0x5C */ + __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clocks enable register, Address offset: 0x60 */ +uint32_t RESERVED3; /*!< Reserved, Address offset: 0x64 */ + __IO uint32_t AHB1SMENR; /*!< RCC AHB1 peripheral clocks enable in sleep and stop modes register, Address offset: 0x68 */ + __IO uint32_t AHB2SMENR; /*!< RCC AHB2 peripheral clocks enable in sleep and stop modes register, Address offset: 0x6C */ + __IO uint32_t AHB3SMENR; /*!< RCC AHB3 & AHB4 peripheral clocks enable in sleep and stop modes register, Address offset: 0x70 */ +uint32_t RESERVED4; /*!< Reserved, Address offset: 0x74 */ + __IO uint32_t APB1SMENR1; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1, Address offset: 0x78 */ + __IO uint32_t APB1SMENR2; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2, Address offset: 0x7C */ + __IO uint32_t APB2SMENR; /*!< RCC APB2 peripheral clocks enable in sleep mode and stop modes register, Address offset: 0x80 */ +uint32_t RESERVED5; /*!< Reserved, Address offset: 0x84 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Clock Configuration Independent Register, Address offset: 0x88 */ +uint32_t RESERVED6; /*!< Reserved, Address offset: 0x8C */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x90 */ + __IO uint32_t CSR; /*!< RCC Control and Status Register, Address offset: 0x94 */ + __IO uint32_t CRRCR; /*!< RCC Clock Recovery RC Register, Address offset: 0x98 */ + __IO uint32_t HSECR; /*!< RCC HSE Clock Register, Address offset: 0x9C */ +uint32_t RESERVED7[26]; /*!< Reserved, Address offset: 0xA0-0x104 */ + __IO uint32_t EXTCFGR; /*!< RCC Extended Clock Recovery Register, Address offset: 0x108 */ +uint32_t RESERVED8[15]; /*!< Reserved, Address offset: 0x10C-0x144 */ + __IO uint32_t C2AHB1ENR; /*!< RRCC AHB1 peripheral CPU2 clocks enable register, Address offset: 0x148 */ + __IO uint32_t C2AHB2ENR; /*!< RCC AHB2 peripheral CPU2 clocks enable register, Address offset: 0x14C */ + __IO uint32_t C2AHB3ENR; /*!< RCC AHB3 & AHB4 peripheral CPU2 clocks enable register,, Address offset: 0x150 */ +uint32_t RESERVED9; /*!< Reserved, Address offset: 0x154 */ + __IO uint32_t C2APB1ENR1; /*!< RCC APB1 peripheral CPU2 clocks enable register 1, Address offset: 0x158 */ + __IO uint32_t C2APB1ENR2; /*!< RCC APB1 peripheral CPU2 clocks enable register 2, Address offset: 0x15C */ + __IO uint32_t C2APB2ENR; /*!< RCC APB2 peripheral CPU2 clocks enable register 1, Address offset: 0x160 */ + __IO uint32_t C2APB3ENR; /*!< RCC APB3 peripheral CPU2 clocks enable register 1, Address offset: 0x164 */ + __IO uint32_t C2AHB1SMENR; /*!< RCC AHB1 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x168 */ + __IO uint32_t C2AHB2SMENR; /*!< RCC AHB2 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x16C */ + __IO uint32_t C2AHB3SMENR; /*!< RCC AHB3 & AHB4 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x170 */ +uint32_t RESERVED10; /*!< Reserved, */ + __IO uint32_t C2APB1SMENR1; /*!< RCC APB1 peripheral CPU2 clocks enable in sleep mode and stop modes register 1, Address offset: 0x178 */ + __IO uint32_t C2APB1SMENR2; /*!< RCC APB1 peripheral CPU2 clocks enable in sleep mode and stop modes register 2, Address offset: 0x17C */ + __IO uint32_t C2APB2SMENR; /*!< RCC APB2 peripheral CPU2 clocks enable in sleep mode and stop modes register, Address offset: 0x180 */ + __IO uint32_t C2APB3SMENR; /*!< RCC APB3 peripheral CPU2 clocks enable in sleep mode and stop modes register, Address offset: 0x184 */ +} RCC_TypeDef; + + + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */ + __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + uint32_t RESERVED; /*!< Reserved, Address offset: 0x18 */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */ + __IO uint32_t TAMPCR; /*!< RTC tamper configuration register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */ + __IO uint32_t OR; /*!< RTC option register, Address offset 0x4C */ + __IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */ + __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */ + __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */ + __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */ + __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */ + __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */ + __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */ + __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */ + __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */ + __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */ + __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */ + __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */ + __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */ + __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */ + __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */ + __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */ + __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */ + __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */ + __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */ + __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */ +} RTC_TypeDef; + + + + +/** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register, Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register, Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register, Address offset: 0x18 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register Address offset: 0x00 */ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x04 */ + __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */ + __IO uint32_t SCSR; /*!< SYSCFG SRAM2 control and status register, Address offset: 0x18 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x1C */ + __IO uint32_t SWPR1; /*!< SYSCFG SRAM2 write protection register part 1, Address offset: 0x20 */ + __IO uint32_t SKR; /*!< SYSCFG SRAM2 key register, Address offset: 0x24 */ + __IO uint32_t SWPR2; /*!< SYSCFG write protection register part 2, Address offset: 0x28 */ + uint32_t RESERVED1[53]; /*!< Reserved, Address offset: 0x2C-0xFC */ + __IO uint32_t IMR1; /*!< SYSCFG CPU1 (CORTEX M4) interrupt masks control-status register part 1, Address offset: 0x100 */ + __IO uint32_t IMR2; /*!< SYSCFG CPU1 (CORTEX M4) interrupt masks control-status register part 2, Address offset: 0x104 */ + __IO uint32_t C2IMR1; /*!< SYSCFG CPU2 (CORTEX M0) interrupt masks control-status register part 1, Address offset: 0x108 */ + __IO uint32_t C2IMR2; /*!< SYSCFG CPU2 (CORTEX M0) interrupt masks control-status register part 2, Address offset: 0x10C */ + __IO uint32_t SIPCR; /*!< SYSCFG secure IP control register, Address offset: 0x110 */ + +} SYSCFG_TypeDef; + +/** + * @brief VREFBUF + */ +typedef struct +{ + __IO uint32_t CSR; /*!< VREFBUF control and status register, Address offset: 0x00 */ + __IO uint32_t CCR; /*!< VREFBUF calibration and control register, Address offset: 0x04 */ +} VREFBUF_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR; /*!< TIM option register Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM Alternate function option register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM Alternate function option register 2, Address offset: 0x64 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + + +/** + * @brief Window WATCHDOG + */ +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + + +/** + * @brief AES hardware accelerator + */ +typedef struct +{ + __IO uint32_t CR; /*!< AES control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< AES status register, Address offset: 0x04 */ + __IO uint32_t DINR; /*!< AES data input register, Address offset: 0x08 */ + __IO uint32_t DOUTR; /*!< AES data output register, Address offset: 0x0C */ + __IO uint32_t KEYR0; /*!< AES key register 0, Address offset: 0x10 */ + __IO uint32_t KEYR1; /*!< AES key register 1, Address offset: 0x14 */ + __IO uint32_t KEYR2; /*!< AES key register 2, Address offset: 0x18 */ + __IO uint32_t KEYR3; /*!< AES key register 3, Address offset: 0x1C */ + __IO uint32_t IVR0; /*!< AES initialization vector register 0, Address offset: 0x20 */ + __IO uint32_t IVR1; /*!< AES initialization vector register 1, Address offset: 0x24 */ + __IO uint32_t IVR2; /*!< AES initialization vector register 2, Address offset: 0x28 */ + __IO uint32_t IVR3; /*!< AES initialization vector register 3, Address offset: 0x2C */ + __IO uint32_t KEYR4; /*!< AES key register 4, Address offset: 0x30 */ + __IO uint32_t KEYR5; /*!< AES key register 5, Address offset: 0x34 */ + __IO uint32_t KEYR6; /*!< AES key register 6, Address offset: 0x38 */ + __IO uint32_t KEYR7; /*!< AES key register 7, Address offset: 0x3C */ + __IO uint32_t SUSP0R; /*!< AES Suspend register 0, Address offset: 0x40 */ + __IO uint32_t SUSP1R; /*!< AES Suspend register 1, Address offset: 0x44 */ + __IO uint32_t SUSP2R; /*!< AES Suspend register 2, Address offset: 0x48 */ + __IO uint32_t SUSP3R; /*!< AES Suspend register 3, Address offset: 0x4C */ + __IO uint32_t SUSP4R; /*!< AES Suspend register 4, Address offset: 0x50 */ + __IO uint32_t SUSP5R; /*!< AES Suspend register 5, Address offset: 0x54 */ + __IO uint32_t SUSP6R; /*!< AES Suspend register 6, Address offset: 0x58 */ + __IO uint32_t SUSP7R; /*!< AES Suspend register 7, Address offset: 0x6C */ +} AES_TypeDef; + +/** + * @brief RNG + */ +typedef struct +{ + __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */ + __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */ +} RNG_TypeDef; + +/** + * @brief Inter-Processor Communication + */ +typedef struct +{ + __IO uint32_t C1CR; /*!< Inter-Processor Communication: C1 control register, Address offset: 0x000 */ + __IO uint32_t C1MR ; /*!< Inter-Processor Communication: C1 mask register, Address offset: 0x004 */ + __IO uint32_t C1SCR; /*!< Inter-Processor Communication: C1 status set clear register, Address offset: 0x008 */ + __IO uint32_t C1TOC2SR; /*!< Inter-Processor Communication: C1 to processor M4 status register, Address offset: 0x00C */ + __IO uint32_t C2CR; /*!< Inter-Processor Communication: C2 control register, Address offset: 0x010 */ + __IO uint32_t C2MR ; /*!< Inter-Processor Communication: C2 mask register, Address offset: 0x014 */ + __IO uint32_t C2SCR; /*!< Inter-Processor Communication: C2 status set clear register, Address offset: 0x018 */ + __IO uint32_t C2TOC1SR; /*!< Inter-Processor Communication: C2 to processor M4 status register, Address offset: 0x01C */ +} IPCC_TypeDef; + +typedef struct +{ + __IO uint32_t CR; /*!< Control register, Address offset: 0x000 */ + __IO uint32_t MR; /*!< Mask register, Address offset: 0x004 */ + __IO uint32_t SCR; /*!< Status set clear register, Address offset: 0x008 */ + __IO uint32_t SR; /*!< Status register, Address offset: 0x00C */ +} IPCC_CommonTypeDef; + +/** + * @brief Async Interrupts and Events Controller + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI rising trigger selection register [31:0], Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI falling trigger selection register [31:0], Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI software interrupt event register [31:0], Address offset: 0x08 */ + __IO uint32_t PR1; /*!< EXTI pending register [31:0], Address offset: 0x0C */ + __IO uint32_t RESERVED1[4]; /*!< Reserved, Address offset: 0x10 - 0x1C */ + __IO uint32_t RTSR2; /*!< EXTI rising trigger selection register [31:0], Address offset: 0x20 */ + __IO uint32_t FTSR2; /*!< EXTI falling trigger selection register [31:0], Address offset: 0x24 */ + __IO uint32_t SWIER2; /*!< EXTI software interrupt event register [31:0], Address offset: 0x28 */ + __IO uint32_t PR2; /*!< EXTI pending register [31:0], Address offset: 0x2C */ + __IO uint32_t RESERVED2[4]; /*!< Reserved, Address offset: 0x30 - 0x3C */ + __IO uint32_t RESERVED3[8]; /*!< Reserved, Address offset: 0x40 - 0x5C */ + __IO uint32_t RESERVED4[8]; /*!< Reserved, Address offset: 0x60 - 0x7C */ + __IO uint32_t IMR1; /*!< EXTI wakeup with interrupt mask register for cpu1 [31:0], Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI wakeup with event mask register for cpu1 [31:0], Address offset: 0x84 */ + __IO uint32_t RESERVED5[2]; /*!< Reserved, Address offset: 0x88 - 0x8C */ + __IO uint32_t IMR2; /*!< EXTI wakeup with interrupt mask register for cpu1 [31:0], Address offset: 0x90 */ + __IO uint32_t EMR2; /*!< EXTI wakeup with event mask register for cpu1 [31:0], Address offset: 0x94 */ + __IO uint32_t RESERVED8[10]; /*!< Reserved, Address offset: 0x98 - 0xBC */ + __IO uint32_t C2IMR1; /*!< EXTI wakeup with interrupt mask register for cpu2 [31:0], Address offset: 0xC0 */ + __IO uint32_t C2EMR1; /*!< EXTI wakeup with event mask register for cpu2 [31:0], Address offset: 0xC4 */ + __IO uint32_t RESERVED9[2]; /*!< Reserved, Address offset: 0xC8 - 0xCC */ + __IO uint32_t C2IMR2; /*!< EXTI wakeup with interrupt mask register for cpu2 [31:0], Address offset: 0xD0 */ + __IO uint32_t C2EMR2; /*!< EXTI wakeup with event mask register for cpu2 [31:0], Address offset: 0xD4 */ +}EXTI_TypeDef; + +/** + * @brief Public Key Accelerator (PKA) + */ +typedef struct +{ + __IO uint32_t CR; /*!< PKA control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< PKA status register, Address offset: 0x04 */ + __IO uint32_t CLRFR; /*!< PKA clear flag register, Address offset: 0x08 */ + uint32_t Reserved1[253]; /*!< Reserved Address offset: 0x000C-0x03FC*/ + __IO uint32_t RAM[894]; /*!< PKA RAM, Address offset: 0x0400-0x11F4 */ +} PKA_TypeDef; + +/** + * @brief HW Semaphore HSEM + */ +typedef struct +{ + __IO uint32_t R[32]; /*!< HSEM 2-step write lock and read back registers, Address offset: 00h-7Ch */ + __IO uint32_t RLR[32]; /*!< HSEM 1-step read lock registers, Address offset: 80h-FCh */ + __IO uint32_t C1IER; /*!< HSEM CPU1 interrupt enable register , Address offset: 100h */ + __IO uint32_t C1ICR; /*!< HSEM CPU1 interrupt clear register , Address offset: 104h */ + __IO uint32_t C1ISR; /*!< HSEM CPU1 interrupt status register , Address offset: 108h */ + __IO uint32_t C1MISR; /*!< HSEM CPU1 masked interrupt status register , Address offset: 10Ch */ + __IO uint32_t C2IER; /*!< HSEM CPU2 interrupt enable register , Address offset: 110h */ + __IO uint32_t C2ICR; /*!< HSEM CPU2 interrupt clear register , Address offset: 114h */ + __IO uint32_t C2ISR; /*!< HSEM CPU2 interrupt status register , Address offset: 118h */ + __IO uint32_t C2MISR; /*!< HSEM CPU2 masked interrupt status register , Address offset: 11Ch */ + uint32_t Reserved[8]; /*!< Reserved Address offset: 120h-13Ch*/ + __IO uint32_t CR; /*!< HSEM Semaphore clear register , Address offset: 140h */ + __IO uint32_t KEYR; /*!< HSEM Semaphore clear key register , Address offset: 144h */ +} HSEM_TypeDef; + +typedef struct +{ + __IO uint32_t IER; /*!< HSEM interrupt enable register , Address offset: 0h */ + __IO uint32_t ICR; /*!< HSEM interrupt clear register , Address offset: 4h */ + __IO uint32_t ISR; /*!< HSEM interrupt status register , Address offset: 8h */ + __IO uint32_t MISR; /*!< HSEM masked interrupt status register , Address offset: Ch */ +} HSEM_Common_TypeDef; + +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ + +/*!< Boundary memory map */ +#define FLASH_BASE (0x08000000UL)/*!< FLASH(up to 1 MB) base address */ +#define SRAM_BASE (0x20000000UL)/*!< SRAM(up to 256 KB) base address */ +#define PERIPH_BASE (0x40000000UL)/*!< Peripheral base address */ + +/*!< Memory, OTP and Option bytes */ + +/* Base addresses */ +#define SYSTEM_MEMORY_BASE (0x1FFF0000UL) /*!< System Memory : 28Kb (0x1FFF0000 – 0x1FFF6FFF) */ +#define OTP_AREA_BASE (0x1FFF7000UL) /*!< OTP area : 1kB (0x1FFF7000 – 0x1FFF73FF) */ +#define OPTION_BYTE_BASE (0x1FFF8000UL) /*!< Option Bytes : 4kB (0x1FFF8000 – 0x1FFF8FFF) */ +#define ENGI_BYTE_BASE (0x1FFF7400UL) /*!< Engi Bytes : 3kB (0x1FFF7400 – 0x1FFF7FFF) */ + +#define SRAM1_BASE SRAM_BASE /*!< SRAM1(up to 32 KB) base address */ +#define SRAM2A_BASE (SRAM_BASE + 0x00008000UL)/*!< SRAM2A(32 KB) base address */ +#define SRAM2B_BASE (SRAM_BASE + 0x00010000UL)/*!< SRAM2B(32 KB) base address */ + +/* Memory Size */ +#define FLASH_SIZE (((uint32_t)(*((uint16_t *)FLASHSIZE_BASE)) & (0x07FFUL)) << 10U) +#define SRAM1_SIZE 0x00008000UL /*!< SRAM1 default size : 32 kB */ +#define SRAM2A_SIZE 0x00008000UL /*!< SRAM2a default size : 32 kB */ +#define SRAM2B_SIZE 0x00008000UL /*!< SRAM2b default size : 32 kB */ + +/* End addresses */ +#define SRAM1_END_ADDR (0x20007FFFUL) /*!< SRAM1 : 32KB (0x20000000 – 0x20007FFF) */ +#define SRAM2A_END_ADDR (0x2000FFFFUL) /*!< SRAM2a (backup) : 32KB (0x20008000 – 0x2000FFFF) */ +#define SRAM2B_END_ADDR (0x20017FFFUL) /*!< SRAM2b (non-backup) : 32KB (0x20010000 – 0x20017FFF) */ + +#define SYSTEM_MEMORY_END_ADDR (0x1FFF6FFFUL) /*!< System Memory : 28KB (0x1FFF0000 – 0x1FFF6FFF) */ +#define OTP_AREA_END_ADDR (0x1FFF73FFUL) /*!< OTP area : 1KB (0x1FFF7000 – 0x1FFF73FF) */ +#define OPTION_BYTE_END_ADDR (0x1FFF8FFFUL) /*!< Option Bytes : 4KB (0x1FFF8000 – 0x1FFF8FFF) */ +#define ENGI_BYTE_END_ADDR (0x1FFF7FFFUL) /*!< Engi Bytes : 3kB (0x1FFF7400 – 0x1FFF7FFF) */ + +/*!< Peripheral memory map */ +#define APB1PERIPH_BASE PERIPH_BASE +#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) +#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) +#define AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000UL) +#define AHB4PERIPH_BASE (PERIPH_BASE + 0x18000000UL) +#define APB3PERIPH_BASE (PERIPH_BASE + 0x20000000UL) +#define AHB3PERIPH_BASE (PERIPH_BASE + 0x50000000UL) + +/*!< APB1 peripherals */ +#define TIM2_BASE (APB1PERIPH_BASE + 0x00000000UL) +#define RTC_BASE (APB1PERIPH_BASE + 0x00002800UL) +#define WWDG_BASE (APB1PERIPH_BASE + 0x00002C00UL) +#define IWDG_BASE (APB1PERIPH_BASE + 0x00003000UL) +#define I2C1_BASE (APB1PERIPH_BASE + 0x00005400UL) +#define LPTIM1_BASE (APB1PERIPH_BASE + 0x00007C00UL) +#define LPTIM2_BASE (APB1PERIPH_BASE + 0x00009400UL) + +/*!< APB2 peripherals */ +#define SYSCFG_BASE (APB2PERIPH_BASE + 0x00000000UL) +#define VREFBUF_BASE (APB2PERIPH_BASE + 0x00000030UL) +#define TIM1_BASE (APB2PERIPH_BASE + 0x00002C00UL) +#define SPI1_BASE (APB2PERIPH_BASE + 0x00003000UL) +#define USART1_BASE (APB2PERIPH_BASE + 0x00003800UL) +#define TIM16_BASE (APB2PERIPH_BASE + 0x00004400UL) +#define TIM17_BASE (APB2PERIPH_BASE + 0x00004800UL) + +/*!< AHB1 peripherals */ +#define DMA1_BASE (AHB1PERIPH_BASE + 0x00000000UL) +#define DMAMUX1_BASE (AHB1PERIPH_BASE + 0x00000800UL) +#define CRC_BASE (AHB1PERIPH_BASE + 0x00003000UL) + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) +#define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) +#define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x00000004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x00000008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x0000000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x00000010UL) +#define DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x00000014UL) +#define DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x00000018UL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x00000100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x00000104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x00000108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x0000010CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x00000080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x00000140UL) + +/*!< AHB2 peripherals */ +#define IOPORT_BASE (AHB2PERIPH_BASE + 0x00000000UL) +#define GPIOA_BASE (IOPORT_BASE + 0x00000000UL) +#define GPIOB_BASE (IOPORT_BASE + 0x00000400UL) +#define GPIOC_BASE (IOPORT_BASE + 0x00000800UL) +#define GPIOE_BASE (IOPORT_BASE + 0x00001000UL) +#define GPIOH_BASE (IOPORT_BASE + 0x00001C00UL) + +#define ADC1_BASE (AHB2PERIPH_BASE + 0x08040000UL) +#define ADC1_COMMON_BASE (AHB2PERIPH_BASE + 0x08040300UL) + + +/*!< AHB Shared peripherals */ +#define RCC_BASE (AHB4PERIPH_BASE + 0x00000000UL) +#define PWR_BASE (AHB4PERIPH_BASE + 0x00000400UL) +#define EXTI_BASE (AHB4PERIPH_BASE + 0x00000800UL) +#define IPCC_BASE (AHB4PERIPH_BASE + 0x00000C00UL) +#define RNG_BASE (AHB4PERIPH_BASE + 0x00001000UL) +#define HSEM_BASE (AHB4PERIPH_BASE + 0x00001400UL) +#define AES2_BASE (AHB4PERIPH_BASE + 0x00001800UL) +#define PKA_BASE (AHB4PERIPH_BASE + 0x00002000UL) +#define FLASH_REG_BASE (AHB4PERIPH_BASE + 0x00004000UL) + +/* Debug MCU registers base address */ +#define DBGMCU_BASE (0xE0042000UL) + + +/*!< AHB3 peripherals */ + +/*!< Device Electronic Signature */ +#define PACKAGE_BASE ((uint32_t)0x1FFF7500UL) /*!< Package data register base address */ +#define UID64_BASE ((uint32_t)0x1FFF7580UL) /*!< 64-bit Unique device Identification */ +#define UID_BASE ((uint32_t)0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE ((uint32_t)0x1FFF75E0UL) /*!< Flash size data register base address */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ + +/* Peripherals available on APB1 bus */ +#define TIM2 ((TIM_TypeDef *) TIM2_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) +#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) + +/* Peripherals available on APB2 bus */ +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) + +/* Peripherals available on AHB1 bus */ +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) +#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) + +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) +#define DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE) +#define DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + +#define CRC ((CRC_TypeDef *) CRC_BASE) + +/* Peripherals available on AHB2 bus */ +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE) +#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE) + +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) + + +/* Peripherals available on AHB shared bus */ +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define IPCC ((IPCC_TypeDef *) IPCC_BASE) +#define IPCC_C1 ((IPCC_CommonTypeDef *) IPCC_BASE) +#define IPCC_C2 ((IPCC_CommonTypeDef *) (IPCC_BASE + 0x10U)) +#define RNG ((RNG_TypeDef *) RNG_BASE) +#define HSEM ((HSEM_TypeDef *) HSEM_BASE) +#define HSEM_COMMON ((HSEM_Common_TypeDef *) (HSEM_BASE + 0x100U)) +#define AES2 ((AES_TypeDef *) AES2_BASE) +#define PKA ((PKA_TypeDef *) PKA_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_REG_BASE) + +/* Peripherals available on AHB3 bus */ + +#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + +/** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter (ADC) */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_JEOC_Pos (5U) +#define ADC_ISR_JEOC_Msk (0x1UL << ADC_ISR_JEOC_Pos) /*!< 0x00000020 */ +#define ADC_ISR_JEOC ADC_ISR_JEOC_Msk /*!< ADC group injected end of unitary conversion flag */ +#define ADC_ISR_JEOS_Pos (6U) +#define ADC_ISR_JEOS_Msk (0x1UL << ADC_ISR_JEOS_Pos) /*!< 0x00000040 */ +#define ADC_ISR_JEOS ADC_ISR_JEOS_Msk /*!< ADC group injected end of sequence conversions flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_JQOVF_Pos (10U) +#define ADC_ISR_JQOVF_Msk (0x1UL << ADC_ISR_JQOVF_Pos) /*!< 0x00000400 */ +#define ADC_ISR_JQOVF ADC_ISR_JQOVF_Msk /*!< ADC group injected contexts queue overflow flag */ + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_JEOCIE_Pos (5U) +#define ADC_IER_JEOCIE_Msk (0x1UL << ADC_IER_JEOCIE_Pos) /*!< 0x00000020 */ +#define ADC_IER_JEOCIE ADC_IER_JEOCIE_Msk /*!< ADC group injected end of unitary conversion interrupt */ +#define ADC_IER_JEOSIE_Pos (6U) +#define ADC_IER_JEOSIE_Msk (0x1UL << ADC_IER_JEOSIE_Pos) /*!< 0x00000040 */ +#define ADC_IER_JEOSIE ADC_IER_JEOSIE_Msk /*!< ADC group injected end of sequence conversions interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_JQOVFIE_Pos (10U) +#define ADC_IER_JQOVFIE_Msk (0x1UL << ADC_IER_JQOVFIE_Pos) /*!< 0x00000400 */ +#define ADC_IER_JQOVFIE ADC_IER_JQOVFIE_Msk /*!< ADC group injected contexts queue overflow interrupt */ + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_JADSTART_Pos (3U) +#define ADC_CR_JADSTART_Msk (0x1UL << ADC_CR_JADSTART_Pos) /*!< 0x00000008 */ +#define ADC_CR_JADSTART ADC_CR_JADSTART_Msk /*!< ADC group injected conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_JADSTP_Pos (5U) +#define ADC_CR_JADSTP_Msk (0x1UL << ADC_CR_JADSTP_Pos) /*!< 0x00000020 */ +#define ADC_CR_JADSTP ADC_CR_JADSTP_Msk /*!< ADC group injected conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_DEEPPWD_Pos (29U) +#define ADC_CR_DEEPPWD_Msk (0x1UL << ADC_CR_DEEPPWD_Pos) /*!< 0x20000000 */ +#define ADC_CR_DEEPPWD ADC_CR_DEEPPWD_Msk /*!< ADC deep power down enable */ +#define ADC_CR_ADCALDIF_Pos (30U) +#define ADC_CR_ADCALDIF_Msk (0x1UL << ADC_CR_ADCALDIF_Pos) /*!< 0x40000000 */ +#define ADC_CR_ADCALDIF ADC_CR_ADCALDIF_Msk /*!< ADC differential mode for calibration */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR1 register *****************/ +#define ADC_CFGR_DMAEN_Pos (0U) +#define ADC_CFGR_DMAEN_Msk (0x1UL << ADC_CFGR_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR_DMAEN ADC_CFGR_DMAEN_Msk /*!< ADC DMA enable */ +#define ADC_CFGR_DMACFG_Pos (1U) +#define ADC_CFGR_DMACFG_Msk (0x1UL << ADC_CFGR_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR_DMACFG ADC_CFGR_DMACFG_Msk /*!< ADC DMA configuration */ + +#define ADC_CFGR_RES_Pos (3U) +#define ADC_CFGR_RES_Msk (0x3UL << ADC_CFGR_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR_RES ADC_CFGR_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR_RES_0 (0x1UL << ADC_CFGR_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR_RES_1 (0x2UL << ADC_CFGR_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR_ALIGN_Pos (5U) +#define ADC_CFGR_ALIGN_Msk (0x1UL << ADC_CFGR_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR_ALIGN ADC_CFGR_ALIGN_Msk /*!< ADC data alignement */ + +#define ADC_CFGR_EXTSEL_Pos (6U) +#define ADC_CFGR_EXTSEL_Msk (0xFUL << ADC_CFGR_EXTSEL_Pos) /*!< 0x000003C0 */ +#define ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR_EXTSEL_0 (0x1UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR_EXTSEL_1 (0x2UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR_EXTSEL_2 (0x4UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000100 */ +#define ADC_CFGR_EXTSEL_3 (0x8UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000200 */ + +#define ADC_CFGR_EXTEN_Pos (10U) +#define ADC_CFGR_EXTEN_Msk (0x3UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR_EXTEN ADC_CFGR_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR_EXTEN_0 (0x1UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR_EXTEN_1 (0x2UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR_OVRMOD_Pos (12U) +#define ADC_CFGR_OVRMOD_Msk (0x1UL << ADC_CFGR_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR_OVRMOD ADC_CFGR_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR_CONT_Pos (13U) +#define ADC_CFGR_CONT_Msk (0x1UL << ADC_CFGR_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR_CONT ADC_CFGR_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR_AUTDLY_Pos (14U) +#define ADC_CFGR_AUTDLY_Msk (0x1UL << ADC_CFGR_AUTDLY_Pos) /*!< 0x00004000 */ +#define ADC_CFGR_AUTDLY ADC_CFGR_AUTDLY_Msk /*!< ADC low power auto wait */ + +#define ADC_CFGR_DISCEN_Pos (16U) +#define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR_DISCEN ADC_CFGR_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ + +#define ADC_CFGR_DISCNUM_Pos (17U) +#define ADC_CFGR_DISCNUM_Msk (0x7UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x000E0000 */ +#define ADC_CFGR_DISCNUM ADC_CFGR_DISCNUM_Msk /*!< ADC Discontinuous mode channel count */ +#define ADC_CFGR_DISCNUM_0 (0x1UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00020000 */ +#define ADC_CFGR_DISCNUM_1 (0x2UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00040000 */ +#define ADC_CFGR_DISCNUM_2 (0x4UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00080000 */ + +#define ADC_CFGR_JDISCEN_Pos (20U) +#define ADC_CFGR_JDISCEN_Msk (0x1UL << ADC_CFGR_JDISCEN_Pos) /*!< 0x00100000 */ +#define ADC_CFGR_JDISCEN ADC_CFGR_JDISCEN_Msk /*!< ADC Discontinuous mode on injected channels */ +#define ADC_CFGR_JQM_Pos (21U) +#define ADC_CFGR_JQM_Msk (0x1UL << ADC_CFGR_JQM_Pos) /*!< 0x00200000 */ +#define ADC_CFGR_JQM ADC_CFGR_JQM_Msk /*!< ADC group injected contexts queue mode */ +#define ADC_CFGR_AWD1SGL_Pos (22U) +#define ADC_CFGR_AWD1SGL_Msk (0x1UL << ADC_CFGR_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR_AWD1SGL ADC_CFGR_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR_AWD1EN_Pos (23U) +#define ADC_CFGR_AWD1EN_Msk (0x1UL << ADC_CFGR_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR_AWD1EN ADC_CFGR_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ +#define ADC_CFGR_JAWD1EN_Pos (24U) +#define ADC_CFGR_JAWD1EN_Msk (0x1UL << ADC_CFGR_JAWD1EN_Pos) /*!< 0x01000000 */ +#define ADC_CFGR_JAWD1EN ADC_CFGR_JAWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group injected */ +#define ADC_CFGR_JAUTO_Pos (25U) +#define ADC_CFGR_JAUTO_Msk (0x1UL << ADC_CFGR_JAUTO_Pos) /*!< 0x02000000 */ +#define ADC_CFGR_JAUTO ADC_CFGR_JAUTO_Msk /*!< ADC group injected automatic trigger mode */ + +#define ADC_CFGR_AWD1CH_Pos (26U) +#define ADC_CFGR_AWD1CH_Msk (0x1FUL << ADC_CFGR_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR_AWD1CH_0 (0x01UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR_AWD1CH_1 (0x02UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR_AWD1CH_2 (0x04UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR_AWD1CH_3 (0x08UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ + +#define ADC_CFGR_JQDIS_Pos (31U) +#define ADC_CFGR_JQDIS_Msk (0x1UL << ADC_CFGR_JQDIS_Pos) /*!< 0x00800000 */ +#define ADC_CFGR_JQDIS ADC_CFGR_JQDIS_Msk /*!< ADC group injected contexts queue disable */ + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_ROVSE_Pos (0U) +#define ADC_CFGR2_ROVSE_Msk (0x1UL << ADC_CFGR2_ROVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_ROVSE ADC_CFGR2_ROVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ + +#define ADC_CFGR2_JOVSE_Pos (1U) +#define ADC_CFGR2_JOVSE_Msk (0x1UL << ADC_CFGR2_JOVSE_Pos) /*!< 0x00000002 */ +#define ADC_CFGR2_JOVSE ADC_CFGR2_JOVSE_Msk /*!< ADC oversampler enable on scope ADC group injected */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TROVS_Pos (9U) +#define ADC_CFGR2_TROVS_Msk (0x1UL << ADC_CFGR2_TROVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TROVS ADC_CFGR2_TROVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ + +#define ADC_CFGR2_ROVSM_Pos (10U) +#define ADC_CFGR2_ROVSM_Msk (0x1UL << ADC_CFGR2_ROVSM_Pos) /*!< 0x00000400 */ +#define ADC_CFGR2_ROVSM ADC_CFGR2_ROVSM_Msk /*!< ADC oversampling mode managing interlaced conversions of ADC group regular and group injected */ + +/******************** Bit definition for ADC_SMPR1 register *****************/ +#define ADC_SMPR1_SMP0_Pos (0U) +#define ADC_SMPR1_SMP0_Msk (0x7UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000007 */ +#define ADC_SMPR1_SMP0 ADC_SMPR1_SMP0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR1_SMP0_0 (0x1UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000001 */ +#define ADC_SMPR1_SMP0_1 (0x2UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000002 */ +#define ADC_SMPR1_SMP0_2 (0x4UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR1_SMP1_Pos (3U) +#define ADC_SMPR1_SMP1_Msk (0x7UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000038 */ +#define ADC_SMPR1_SMP1 ADC_SMPR1_SMP1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR1_SMP1_0 (0x1UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000008 */ +#define ADC_SMPR1_SMP1_1 (0x2UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000010 */ +#define ADC_SMPR1_SMP1_2 (0x4UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000020 */ + +#define ADC_SMPR1_SMP2_Pos (6U) +#define ADC_SMPR1_SMP2_Msk (0x7UL << ADC_SMPR1_SMP2_Pos) /*!< 0x000001C0 */ +#define ADC_SMPR1_SMP2 ADC_SMPR1_SMP2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR1_SMP2_0 (0x1UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000040 */ +#define ADC_SMPR1_SMP2_1 (0x2UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000080 */ +#define ADC_SMPR1_SMP2_2 (0x4UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000100 */ + +#define ADC_SMPR1_SMP3_Pos (9U) +#define ADC_SMPR1_SMP3_Msk (0x7UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000E00 */ +#define ADC_SMPR1_SMP3 ADC_SMPR1_SMP3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR1_SMP3_0 (0x1UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000200 */ +#define ADC_SMPR1_SMP3_1 (0x2UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000400 */ +#define ADC_SMPR1_SMP3_2 (0x4UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000800 */ + +#define ADC_SMPR1_SMP4_Pos (12U) +#define ADC_SMPR1_SMP4_Msk (0x7UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00007000 */ +#define ADC_SMPR1_SMP4 ADC_SMPR1_SMP4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR1_SMP4_0 (0x1UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR1_SMP4_1 (0x2UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00002000 */ +#define ADC_SMPR1_SMP4_2 (0x4UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00004000 */ + +#define ADC_SMPR1_SMP5_Pos (15U) +#define ADC_SMPR1_SMP5_Msk (0x7UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00038000 */ +#define ADC_SMPR1_SMP5 ADC_SMPR1_SMP5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR1_SMP5_0 (0x1UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00008000 */ +#define ADC_SMPR1_SMP5_1 (0x2UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00010000 */ +#define ADC_SMPR1_SMP5_2 (0x4UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00020000 */ + +#define ADC_SMPR1_SMP6_Pos (18U) +#define ADC_SMPR1_SMP6_Msk (0x7UL << ADC_SMPR1_SMP6_Pos) /*!< 0x001C0000 */ +#define ADC_SMPR1_SMP6 ADC_SMPR1_SMP6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR1_SMP6_0 (0x1UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00040000 */ +#define ADC_SMPR1_SMP6_1 (0x2UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00080000 */ +#define ADC_SMPR1_SMP6_2 (0x4UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00100000 */ + +#define ADC_SMPR1_SMP7_Pos (21U) +#define ADC_SMPR1_SMP7_Msk (0x7UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00E00000 */ +#define ADC_SMPR1_SMP7 ADC_SMPR1_SMP7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR1_SMP7_0 (0x1UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00200000 */ +#define ADC_SMPR1_SMP7_1 (0x2UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00400000 */ +#define ADC_SMPR1_SMP7_2 (0x4UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00800000 */ + +#define ADC_SMPR1_SMP8_Pos (24U) +#define ADC_SMPR1_SMP8_Msk (0x7UL << ADC_SMPR1_SMP8_Pos) /*!< 0x07000000 */ +#define ADC_SMPR1_SMP8 ADC_SMPR1_SMP8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR1_SMP8_0 (0x1UL << ADC_SMPR1_SMP8_Pos) /*!< 0x01000000 */ +#define ADC_SMPR1_SMP8_1 (0x2UL << ADC_SMPR1_SMP8_Pos) /*!< 0x02000000 */ +#define ADC_SMPR1_SMP8_2 (0x4UL << ADC_SMPR1_SMP8_Pos) /*!< 0x04000000 */ + +#define ADC_SMPR1_SMP9_Pos (27U) +#define ADC_SMPR1_SMP9_Msk (0x7UL << ADC_SMPR1_SMP9_Pos) /*!< 0x38000000 */ +#define ADC_SMPR1_SMP9 ADC_SMPR1_SMP9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR1_SMP9_0 (0x1UL << ADC_SMPR1_SMP9_Pos) /*!< 0x08000000 */ +#define ADC_SMPR1_SMP9_1 (0x2UL << ADC_SMPR1_SMP9_Pos) /*!< 0x10000000 */ +#define ADC_SMPR1_SMP9_2 (0x4UL << ADC_SMPR1_SMP9_Pos) /*!< 0x20000000 */ + +/******************** Bit definition for ADC_SMPR2 register *****************/ +#define ADC_SMPR2_SMP10_Pos (0U) +#define ADC_SMPR2_SMP10_Msk (0x7UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000007 */ +#define ADC_SMPR2_SMP10 ADC_SMPR2_SMP10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR2_SMP10_0 (0x1UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000001 */ +#define ADC_SMPR2_SMP10_1 (0x2UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000002 */ +#define ADC_SMPR2_SMP10_2 (0x4UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR2_SMP11_Pos (3U) +#define ADC_SMPR2_SMP11_Msk (0x7UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000038 */ +#define ADC_SMPR2_SMP11 ADC_SMPR2_SMP11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR2_SMP11_0 (0x1UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000008 */ +#define ADC_SMPR2_SMP11_1 (0x2UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000010 */ +#define ADC_SMPR2_SMP11_2 (0x4UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000020 */ + +#define ADC_SMPR2_SMP12_Pos (6U) +#define ADC_SMPR2_SMP12_Msk (0x7UL << ADC_SMPR2_SMP12_Pos) /*!< 0x000001C0 */ +#define ADC_SMPR2_SMP12 ADC_SMPR2_SMP12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR2_SMP12_0 (0x1UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000040 */ +#define ADC_SMPR2_SMP12_1 (0x2UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000080 */ +#define ADC_SMPR2_SMP12_2 (0x4UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000100 */ + +#define ADC_SMPR2_SMP13_Pos (9U) +#define ADC_SMPR2_SMP13_Msk (0x7UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000E00 */ +#define ADC_SMPR2_SMP13 ADC_SMPR2_SMP13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR2_SMP13_0 (0x1UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000200 */ +#define ADC_SMPR2_SMP13_1 (0x2UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000400 */ +#define ADC_SMPR2_SMP13_2 (0x4UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000800 */ + +#define ADC_SMPR2_SMP14_Pos (12U) +#define ADC_SMPR2_SMP14_Msk (0x7UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00007000 */ +#define ADC_SMPR2_SMP14 ADC_SMPR2_SMP14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR2_SMP14_0 (0x1UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00001000 */ +#define ADC_SMPR2_SMP14_1 (0x2UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00002000 */ +#define ADC_SMPR2_SMP14_2 (0x4UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00004000 */ + +#define ADC_SMPR2_SMP15_Pos (15U) +#define ADC_SMPR2_SMP15_Msk (0x7UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00038000 */ +#define ADC_SMPR2_SMP15 ADC_SMPR2_SMP15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR2_SMP15_0 (0x1UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00008000 */ +#define ADC_SMPR2_SMP15_1 (0x2UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00010000 */ +#define ADC_SMPR2_SMP15_2 (0x4UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00020000 */ + +#define ADC_SMPR2_SMP16_Pos (18U) +#define ADC_SMPR2_SMP16_Msk (0x7UL << ADC_SMPR2_SMP16_Pos) /*!< 0x001C0000 */ +#define ADC_SMPR2_SMP16 ADC_SMPR2_SMP16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR2_SMP16_0 (0x1UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00040000 */ +#define ADC_SMPR2_SMP16_1 (0x2UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00080000 */ +#define ADC_SMPR2_SMP16_2 (0x4UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00100000 */ + +#define ADC_SMPR2_SMP17_Pos (21U) +#define ADC_SMPR2_SMP17_Msk (0x7UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00E00000 */ +#define ADC_SMPR2_SMP17 ADC_SMPR2_SMP17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR2_SMP17_0 (0x1UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00200000 */ +#define ADC_SMPR2_SMP17_1 (0x2UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00400000 */ +#define ADC_SMPR2_SMP17_2 (0x4UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00800000 */ + +#define ADC_SMPR2_SMP18_Pos (24U) +#define ADC_SMPR2_SMP18_Msk (0x7UL << ADC_SMPR2_SMP18_Pos) /*!< 0x07000000 */ +#define ADC_SMPR2_SMP18 ADC_SMPR2_SMP18_Msk /*!< ADC channel 18 sampling time selection */ +#define ADC_SMPR2_SMP18_0 (0x1UL << ADC_SMPR2_SMP18_Pos) /*!< 0x01000000 */ +#define ADC_SMPR2_SMP18_1 (0x2UL << ADC_SMPR2_SMP18_Pos) /*!< 0x02000000 */ +#define ADC_SMPR2_SMP18_2 (0x4UL << ADC_SMPR2_SMP18_Pos) /*!< 0x04000000 */ + +/******************** Bit definition for ADC_TR1 register *******************/ +#define ADC_TR1_LT1_Pos (0U) +#define ADC_TR1_LT1_Msk (0xFFFUL << ADC_TR1_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_TR1_LT1 ADC_TR1_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_TR1_LT1_0 (0x001UL << ADC_TR1_LT1_Pos) /*!< 0x00000001 */ +#define ADC_TR1_LT1_1 (0x002UL << ADC_TR1_LT1_Pos) /*!< 0x00000002 */ +#define ADC_TR1_LT1_2 (0x004UL << ADC_TR1_LT1_Pos) /*!< 0x00000004 */ +#define ADC_TR1_LT1_3 (0x008UL << ADC_TR1_LT1_Pos) /*!< 0x00000008 */ +#define ADC_TR1_LT1_4 (0x010UL << ADC_TR1_LT1_Pos) /*!< 0x00000010 */ +#define ADC_TR1_LT1_5 (0x020UL << ADC_TR1_LT1_Pos) /*!< 0x00000020 */ +#define ADC_TR1_LT1_6 (0x040UL << ADC_TR1_LT1_Pos) /*!< 0x00000040 */ +#define ADC_TR1_LT1_7 (0x080UL << ADC_TR1_LT1_Pos) /*!< 0x00000080 */ +#define ADC_TR1_LT1_8 (0x100UL << ADC_TR1_LT1_Pos) /*!< 0x00000100 */ +#define ADC_TR1_LT1_9 (0x200UL << ADC_TR1_LT1_Pos) /*!< 0x00000200 */ +#define ADC_TR1_LT1_10 (0x400UL << ADC_TR1_LT1_Pos) /*!< 0x00000400 */ +#define ADC_TR1_LT1_11 (0x800UL << ADC_TR1_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_TR1_HT1_Pos (16U) +#define ADC_TR1_HT1_Msk (0xFFFUL << ADC_TR1_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_TR1_HT1 ADC_TR1_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_TR1_HT1_0 (0x001UL << ADC_TR1_HT1_Pos) /*!< 0x00010000 */ +#define ADC_TR1_HT1_1 (0x002UL << ADC_TR1_HT1_Pos) /*!< 0x00020000 */ +#define ADC_TR1_HT1_2 (0x004UL << ADC_TR1_HT1_Pos) /*!< 0x00040000 */ +#define ADC_TR1_HT1_3 (0x008UL << ADC_TR1_HT1_Pos) /*!< 0x00080000 */ +#define ADC_TR1_HT1_4 (0x010UL << ADC_TR1_HT1_Pos) /*!< 0x00100000 */ +#define ADC_TR1_HT1_5 (0x020UL << ADC_TR1_HT1_Pos) /*!< 0x00200000 */ +#define ADC_TR1_HT1_6 (0x040UL << ADC_TR1_HT1_Pos) /*!< 0x00400000 */ +#define ADC_TR1_HT1_7 (0x080UL << ADC_TR1_HT1_Pos) /*!< 0x00800000 */ +#define ADC_TR1_HT1_8 (0x100UL << ADC_TR1_HT1_Pos) /*!< 0x01000000 */ +#define ADC_TR1_HT1_9 (0x200UL << ADC_TR1_HT1_Pos) /*!< 0x02000000 */ +#define ADC_TR1_HT1_10 (0x400UL << ADC_TR1_HT1_Pos) /*!< 0x04000000 */ +#define ADC_TR1_HT1_11 (0x800UL << ADC_TR1_HT1_Pos) /*!< 0x08000000 */ + +/******************** Bit definition for ADC_TR2 register *******************/ +#define ADC_TR2_LT2_Pos (0U) +#define ADC_TR2_LT2_Msk (0xFFUL << ADC_TR2_LT2_Pos) /*!< 0x000000FF */ +#define ADC_TR2_LT2 ADC_TR2_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_TR2_LT2_0 (0x01UL << ADC_TR2_LT2_Pos) /*!< 0x00000001 */ +#define ADC_TR2_LT2_1 (0x02UL << ADC_TR2_LT2_Pos) /*!< 0x00000002 */ +#define ADC_TR2_LT2_2 (0x04UL << ADC_TR2_LT2_Pos) /*!< 0x00000004 */ +#define ADC_TR2_LT2_3 (0x08UL << ADC_TR2_LT2_Pos) /*!< 0x00000008 */ +#define ADC_TR2_LT2_4 (0x10UL << ADC_TR2_LT2_Pos) /*!< 0x00000010 */ +#define ADC_TR2_LT2_5 (0x20UL << ADC_TR2_LT2_Pos) /*!< 0x00000020 */ +#define ADC_TR2_LT2_6 (0x40UL << ADC_TR2_LT2_Pos) /*!< 0x00000040 */ +#define ADC_TR2_LT2_7 (0x80UL << ADC_TR2_LT2_Pos) /*!< 0x00000080 */ + +#define ADC_TR2_HT2_Pos (16U) +#define ADC_TR2_HT2_Msk (0xFFUL << ADC_TR2_HT2_Pos) /*!< 0x00FF0000 */ +#define ADC_TR2_HT2 ADC_TR2_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_TR2_HT2_0 (0x01UL << ADC_TR2_HT2_Pos) /*!< 0x00010000 */ +#define ADC_TR2_HT2_1 (0x02UL << ADC_TR2_HT2_Pos) /*!< 0x00020000 */ +#define ADC_TR2_HT2_2 (0x04UL << ADC_TR2_HT2_Pos) /*!< 0x00040000 */ +#define ADC_TR2_HT2_3 (0x08UL << ADC_TR2_HT2_Pos) /*!< 0x00080000 */ +#define ADC_TR2_HT2_4 (0x10UL << ADC_TR2_HT2_Pos) /*!< 0x00100000 */ +#define ADC_TR2_HT2_5 (0x20UL << ADC_TR2_HT2_Pos) /*!< 0x00200000 */ +#define ADC_TR2_HT2_6 (0x40UL << ADC_TR2_HT2_Pos) /*!< 0x00400000 */ +#define ADC_TR2_HT2_7 (0x80UL << ADC_TR2_HT2_Pos) /*!< 0x00800000 */ + +/******************** Bit definition for ADC_TR3 register *******************/ +#define ADC_TR3_LT3_Pos (0U) +#define ADC_TR3_LT3_Msk (0xFFUL << ADC_TR3_LT3_Pos) /*!< 0x000000FF */ +#define ADC_TR3_LT3 ADC_TR3_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_TR3_LT3_0 (0x01UL << ADC_TR3_LT3_Pos) /*!< 0x00000001 */ +#define ADC_TR3_LT3_1 (0x02UL << ADC_TR3_LT3_Pos) /*!< 0x00000002 */ +#define ADC_TR3_LT3_2 (0x04UL << ADC_TR3_LT3_Pos) /*!< 0x00000004 */ +#define ADC_TR3_LT3_3 (0x08UL << ADC_TR3_LT3_Pos) /*!< 0x00000008 */ +#define ADC_TR3_LT3_4 (0x10UL << ADC_TR3_LT3_Pos) /*!< 0x00000010 */ +#define ADC_TR3_LT3_5 (0x20UL << ADC_TR3_LT3_Pos) /*!< 0x00000020 */ +#define ADC_TR3_LT3_6 (0x40UL << ADC_TR3_LT3_Pos) /*!< 0x00000040 */ +#define ADC_TR3_LT3_7 (0x80UL << ADC_TR3_LT3_Pos) /*!< 0x00000080 */ + +#define ADC_TR3_HT3_Pos (16U) +#define ADC_TR3_HT3_Msk (0xFFUL << ADC_TR3_HT3_Pos) /*!< 0x00FF0000 */ +#define ADC_TR3_HT3 ADC_TR3_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_TR3_HT3_0 (0x01UL << ADC_TR3_HT3_Pos) /*!< 0x00010000 */ +#define ADC_TR3_HT3_1 (0x02UL << ADC_TR3_HT3_Pos) /*!< 0x00020000 */ +#define ADC_TR3_HT3_2 (0x04UL << ADC_TR3_HT3_Pos) /*!< 0x00040000 */ +#define ADC_TR3_HT3_3 (0x08UL << ADC_TR3_HT3_Pos) /*!< 0x00080000 */ +#define ADC_TR3_HT3_4 (0x10UL << ADC_TR3_HT3_Pos) /*!< 0x00100000 */ +#define ADC_TR3_HT3_5 (0x20UL << ADC_TR3_HT3_Pos) /*!< 0x00200000 */ +#define ADC_TR3_HT3_6 (0x40UL << ADC_TR3_HT3_Pos) /*!< 0x00400000 */ +#define ADC_TR3_HT3_7 (0x80UL << ADC_TR3_HT3_Pos) /*!< 0x00800000 */ + +/******************** Bit definition for ADC_SQR1 register ******************/ +#define ADC_SQR1_L_Pos (0U) +#define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) /*!< 0x0000000F */ +#define ADC_SQR1_L ADC_SQR1_L_Msk /*!< ADC group regular sequencer scan length */ +#define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) /*!< 0x00000001 */ +#define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) /*!< 0x00000002 */ +#define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) /*!< 0x00000004 */ +#define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) /*!< 0x00000008 */ + +#define ADC_SQR1_SQ1_Pos (6U) +#define ADC_SQR1_SQ1_Msk (0x1FUL << ADC_SQR1_SQ1_Pos) /*!< 0x000007C0 */ +#define ADC_SQR1_SQ1 ADC_SQR1_SQ1_Msk /*!< ADC group regular sequencer rank 1 */ +#define ADC_SQR1_SQ1_0 (0x01UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000040 */ +#define ADC_SQR1_SQ1_1 (0x02UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000080 */ +#define ADC_SQR1_SQ1_2 (0x04UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000100 */ +#define ADC_SQR1_SQ1_3 (0x08UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000200 */ +#define ADC_SQR1_SQ1_4 (0x10UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000400 */ + +#define ADC_SQR1_SQ2_Pos (12U) +#define ADC_SQR1_SQ2_Msk (0x1FUL << ADC_SQR1_SQ2_Pos) /*!< 0x0001F000 */ +#define ADC_SQR1_SQ2 ADC_SQR1_SQ2_Msk /*!< ADC group regular sequencer rank 2 */ +#define ADC_SQR1_SQ2_0 (0x01UL << ADC_SQR1_SQ2_Pos) /*!< 0x00001000 */ +#define ADC_SQR1_SQ2_1 (0x02UL << ADC_SQR1_SQ2_Pos) /*!< 0x00002000 */ +#define ADC_SQR1_SQ2_2 (0x04UL << ADC_SQR1_SQ2_Pos) /*!< 0x00004000 */ +#define ADC_SQR1_SQ2_3 (0x08UL << ADC_SQR1_SQ2_Pos) /*!< 0x00008000 */ +#define ADC_SQR1_SQ2_4 (0x10UL << ADC_SQR1_SQ2_Pos) /*!< 0x00010000 */ + +#define ADC_SQR1_SQ3_Pos (18U) +#define ADC_SQR1_SQ3_Msk (0x1FUL << ADC_SQR1_SQ3_Pos) /*!< 0x007C0000 */ +#define ADC_SQR1_SQ3 ADC_SQR1_SQ3_Msk /*!< ADC group regular sequencer rank 3 */ +#define ADC_SQR1_SQ3_0 (0x01UL << ADC_SQR1_SQ3_Pos) /*!< 0x00040000 */ +#define ADC_SQR1_SQ3_1 (0x02UL << ADC_SQR1_SQ3_Pos) /*!< 0x00080000 */ +#define ADC_SQR1_SQ3_2 (0x04UL << ADC_SQR1_SQ3_Pos) /*!< 0x00100000 */ +#define ADC_SQR1_SQ3_3 (0x08UL << ADC_SQR1_SQ3_Pos) /*!< 0x00200000 */ +#define ADC_SQR1_SQ3_4 (0x10UL << ADC_SQR1_SQ3_Pos) /*!< 0x00400000 */ + +#define ADC_SQR1_SQ4_Pos (24U) +#define ADC_SQR1_SQ4_Msk (0x1FUL << ADC_SQR1_SQ4_Pos) /*!< 0x1F000000 */ +#define ADC_SQR1_SQ4 ADC_SQR1_SQ4_Msk /*!< ADC group regular sequencer rank 4 */ +#define ADC_SQR1_SQ4_0 (0x01UL << ADC_SQR1_SQ4_Pos) /*!< 0x01000000 */ +#define ADC_SQR1_SQ4_1 (0x02UL << ADC_SQR1_SQ4_Pos) /*!< 0x02000000 */ +#define ADC_SQR1_SQ4_2 (0x04UL << ADC_SQR1_SQ4_Pos) /*!< 0x04000000 */ +#define ADC_SQR1_SQ4_3 (0x08UL << ADC_SQR1_SQ4_Pos) /*!< 0x08000000 */ +#define ADC_SQR1_SQ4_4 (0x10UL << ADC_SQR1_SQ4_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR2 register ******************/ +#define ADC_SQR2_SQ5_Pos (0U) +#define ADC_SQR2_SQ5_Msk (0x1FUL << ADC_SQR2_SQ5_Pos) /*!< 0x0000001F */ +#define ADC_SQR2_SQ5 ADC_SQR2_SQ5_Msk /*!< ADC group regular sequencer rank 5 */ +#define ADC_SQR2_SQ5_0 (0x01UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000001 */ +#define ADC_SQR2_SQ5_1 (0x02UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000002 */ +#define ADC_SQR2_SQ5_2 (0x04UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000004 */ +#define ADC_SQR2_SQ5_3 (0x08UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000008 */ +#define ADC_SQR2_SQ5_4 (0x10UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000010 */ + +#define ADC_SQR2_SQ6_Pos (6U) +#define ADC_SQR2_SQ6_Msk (0x1FUL << ADC_SQR2_SQ6_Pos) /*!< 0x000007C0 */ +#define ADC_SQR2_SQ6 ADC_SQR2_SQ6_Msk /*!< ADC group regular sequencer rank 6 */ +#define ADC_SQR2_SQ6_0 (0x01UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000040 */ +#define ADC_SQR2_SQ6_1 (0x02UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000080 */ +#define ADC_SQR2_SQ6_2 (0x04UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000100 */ +#define ADC_SQR2_SQ6_3 (0x08UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000200 */ +#define ADC_SQR2_SQ6_4 (0x10UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000400 */ + +#define ADC_SQR2_SQ7_Pos (12U) +#define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) /*!< 0x0001F000 */ +#define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!< ADC group regular sequencer rank 7 */ +#define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) /*!< 0x00001000 */ +#define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) /*!< 0x00002000 */ +#define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) /*!< 0x00004000 */ +#define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) /*!< 0x00008000 */ +#define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) /*!< 0x00010000 */ + +#define ADC_SQR2_SQ8_Pos (18U) +#define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) /*!< 0x007C0000 */ +#define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!< ADC group regular sequencer rank 8 */ +#define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) /*!< 0x00040000 */ +#define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) /*!< 0x00080000 */ +#define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) /*!< 0x00100000 */ +#define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) /*!< 0x00200000 */ +#define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) /*!< 0x00400000 */ + +#define ADC_SQR2_SQ9_Pos (24U) +#define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) /*!< 0x1F000000 */ +#define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!< ADC group regular sequencer rank 9 */ +#define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) /*!< 0x01000000 */ +#define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) /*!< 0x02000000 */ +#define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) /*!< 0x04000000 */ +#define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) /*!< 0x08000000 */ +#define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR3 register ******************/ +#define ADC_SQR3_SQ10_Pos (0U) +#define ADC_SQR3_SQ10_Msk (0x1FUL << ADC_SQR3_SQ10_Pos) /*!< 0x0000001F */ +#define ADC_SQR3_SQ10 ADC_SQR3_SQ10_Msk /*!< ADC group regular sequencer rank 10 */ +#define ADC_SQR3_SQ10_0 (0x01UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000001 */ +#define ADC_SQR3_SQ10_1 (0x02UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000002 */ +#define ADC_SQR3_SQ10_2 (0x04UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000004 */ +#define ADC_SQR3_SQ10_3 (0x08UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000008 */ +#define ADC_SQR3_SQ10_4 (0x10UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000010 */ + +#define ADC_SQR3_SQ11_Pos (6U) +#define ADC_SQR3_SQ11_Msk (0x1FUL << ADC_SQR3_SQ11_Pos) /*!< 0x000007C0 */ +#define ADC_SQR3_SQ11 ADC_SQR3_SQ11_Msk /*!< ADC group regular sequencer rank 11 */ +#define ADC_SQR3_SQ11_0 (0x01UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000040 */ +#define ADC_SQR3_SQ11_1 (0x02UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000080 */ +#define ADC_SQR3_SQ11_2 (0x04UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000100 */ +#define ADC_SQR3_SQ11_3 (0x08UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000200 */ +#define ADC_SQR3_SQ11_4 (0x10UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000400 */ + +#define ADC_SQR3_SQ12_Pos (12U) +#define ADC_SQR3_SQ12_Msk (0x1FUL << ADC_SQR3_SQ12_Pos) /*!< 0x0001F000 */ +#define ADC_SQR3_SQ12 ADC_SQR3_SQ12_Msk /*!< ADC group regular sequencer rank 12 */ +#define ADC_SQR3_SQ12_0 (0x01UL << ADC_SQR3_SQ12_Pos) /*!< 0x00001000 */ +#define ADC_SQR3_SQ12_1 (0x02UL << ADC_SQR3_SQ12_Pos) /*!< 0x00002000 */ +#define ADC_SQR3_SQ12_2 (0x04UL << ADC_SQR3_SQ12_Pos) /*!< 0x00004000 */ +#define ADC_SQR3_SQ12_3 (0x08UL << ADC_SQR3_SQ12_Pos) /*!< 0x00008000 */ +#define ADC_SQR3_SQ12_4 (0x10UL << ADC_SQR3_SQ12_Pos) /*!< 0x00010000 */ + +#define ADC_SQR3_SQ13_Pos (18U) +#define ADC_SQR3_SQ13_Msk (0x1FUL << ADC_SQR3_SQ13_Pos) /*!< 0x007C0000 */ +#define ADC_SQR3_SQ13 ADC_SQR3_SQ13_Msk /*!< ADC group regular sequencer rank 13 */ +#define ADC_SQR3_SQ13_0 (0x01UL << ADC_SQR3_SQ13_Pos) /*!< 0x00040000 */ +#define ADC_SQR3_SQ13_1 (0x02UL << ADC_SQR3_SQ13_Pos) /*!< 0x00080000 */ +#define ADC_SQR3_SQ13_2 (0x04UL << ADC_SQR3_SQ13_Pos) /*!< 0x00100000 */ +#define ADC_SQR3_SQ13_3 (0x08UL << ADC_SQR3_SQ13_Pos) /*!< 0x00200000 */ +#define ADC_SQR3_SQ13_4 (0x10UL << ADC_SQR3_SQ13_Pos) /*!< 0x00400000 */ + +#define ADC_SQR3_SQ14_Pos (24U) +#define ADC_SQR3_SQ14_Msk (0x1FUL << ADC_SQR3_SQ14_Pos) /*!< 0x1F000000 */ +#define ADC_SQR3_SQ14 ADC_SQR3_SQ14_Msk /*!< ADC group regular sequencer rank 14 */ +#define ADC_SQR3_SQ14_0 (0x01UL << ADC_SQR3_SQ14_Pos) /*!< 0x01000000 */ +#define ADC_SQR3_SQ14_1 (0x02UL << ADC_SQR3_SQ14_Pos) /*!< 0x02000000 */ +#define ADC_SQR3_SQ14_2 (0x04UL << ADC_SQR3_SQ14_Pos) /*!< 0x04000000 */ +#define ADC_SQR3_SQ14_3 (0x08UL << ADC_SQR3_SQ14_Pos) /*!< 0x08000000 */ +#define ADC_SQR3_SQ14_4 (0x10UL << ADC_SQR3_SQ14_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR4 register ******************/ +#define ADC_SQR4_SQ15_Pos (0U) +#define ADC_SQR4_SQ15_Msk (0x1FUL << ADC_SQR4_SQ15_Pos) /*!< 0x0000001F */ +#define ADC_SQR4_SQ15 ADC_SQR4_SQ15_Msk /*!< ADC group regular sequencer rank 15 */ +#define ADC_SQR4_SQ15_0 (0x01UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000001 */ +#define ADC_SQR4_SQ15_1 (0x02UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000002 */ +#define ADC_SQR4_SQ15_2 (0x04UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000004 */ +#define ADC_SQR4_SQ15_3 (0x08UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000008 */ +#define ADC_SQR4_SQ15_4 (0x10UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000010 */ + +#define ADC_SQR4_SQ16_Pos (6U) +#define ADC_SQR4_SQ16_Msk (0x1FUL << ADC_SQR4_SQ16_Pos) /*!< 0x000007C0 */ +#define ADC_SQR4_SQ16 ADC_SQR4_SQ16_Msk /*!< ADC group regular sequencer rank 16 */ +#define ADC_SQR4_SQ16_0 (0x01UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000040 */ +#define ADC_SQR4_SQ16_1 (0x02UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000080 */ +#define ADC_SQR4_SQ16_2 (0x04UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000100 */ +#define ADC_SQR4_SQ16_3 (0x08UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000200 */ +#define ADC_SQR4_SQ16_4 (0x10UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000400 */ + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_RDATA_Pos (0U) +#define ADC_DR_RDATA_Msk (0xFFFFUL << ADC_DR_RDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_RDATA ADC_DR_RDATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_RDATA_0 (0x0001UL << ADC_DR_RDATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_RDATA_1 (0x0002UL << ADC_DR_RDATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_RDATA_2 (0x0004UL << ADC_DR_RDATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_RDATA_3 (0x0008UL << ADC_DR_RDATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_RDATA_4 (0x0010UL << ADC_DR_RDATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_RDATA_5 (0x0020UL << ADC_DR_RDATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_RDATA_6 (0x0040UL << ADC_DR_RDATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_RDATA_7 (0x0080UL << ADC_DR_RDATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_RDATA_8 (0x0100UL << ADC_DR_RDATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_RDATA_9 (0x0200UL << ADC_DR_RDATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_RDATA_10 (0x0400UL << ADC_DR_RDATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_RDATA_11 (0x0800UL << ADC_DR_RDATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_RDATA_12 (0x1000UL << ADC_DR_RDATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_RDATA_13 (0x2000UL << ADC_DR_RDATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_RDATA_14 (0x4000UL << ADC_DR_RDATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_RDATA_15 (0x8000UL << ADC_DR_RDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JSQR register ******************/ +#define ADC_JSQR_JL_Pos (0U) +#define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) /*!< 0x00000003 */ +#define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!< ADC group injected sequencer scan length */ +#define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) /*!< 0x00000001 */ +#define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) /*!< 0x00000002 */ + +#define ADC_JSQR_JEXTSEL_Pos (2U) +#define ADC_JSQR_JEXTSEL_Msk (0xFUL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x0000003C */ +#define ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_Msk /*!< ADC group injected external trigger source */ +#define ADC_JSQR_JEXTSEL_0 (0x1UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000004 */ +#define ADC_JSQR_JEXTSEL_1 (0x2UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000008 */ +#define ADC_JSQR_JEXTSEL_2 (0x4UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000010 */ +#define ADC_JSQR_JEXTSEL_3 (0x8UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000020 */ + +#define ADC_JSQR_JEXTEN_Pos (6U) +#define ADC_JSQR_JEXTEN_Msk (0x3UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x000000C0 */ +#define ADC_JSQR_JEXTEN ADC_JSQR_JEXTEN_Msk /*!< ADC group injected external trigger polarity */ +#define ADC_JSQR_JEXTEN_0 (0x1UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000040 */ +#define ADC_JSQR_JEXTEN_1 (0x2UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000080 */ + +#define ADC_JSQR_JSQ1_Pos (8U) +#define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) /*!< 0x00001F00 */ +#define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!< ADC group injected sequencer rank 1 */ +#define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000100 */ +#define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000200 */ +#define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000400 */ +#define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000800 */ +#define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00001000 */ + +#define ADC_JSQR_JSQ2_Pos (14U) +#define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) /*!< 0x0007C000 */ +#define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!< ADC group injected sequencer rank 2 */ +#define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00004000 */ +#define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00008000 */ +#define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00010000 */ +#define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00020000 */ +#define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00040000 */ + +#define ADC_JSQR_JSQ3_Pos (20U) +#define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) /*!< 0x01F00000 */ +#define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!< ADC group injected sequencer rank 3 */ +#define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00100000 */ +#define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00200000 */ +#define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00400000 */ +#define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00800000 */ +#define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) /*!< 0x01000000 */ + +#define ADC_JSQR_JSQ4_Pos (26U) +#define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) /*!< 0x7C000000 */ +#define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!< ADC group injected sequencer rank 4 */ +#define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) /*!< 0x04000000 */ +#define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) /*!< 0x08000000 */ +#define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) /*!< 0x10000000 */ +#define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) /*!< 0x20000000 */ +#define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_OFR1 register ******************/ +#define ADC_OFR1_OFFSET1_Pos (0U) +#define ADC_OFR1_OFFSET1_Msk (0xFFFUL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000FFF */ +#define ADC_OFR1_OFFSET1 ADC_OFR1_OFFSET1_Msk /*!< ADC offset number 1 offset level */ +#define ADC_OFR1_OFFSET1_0 (0x001UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000001 */ +#define ADC_OFR1_OFFSET1_1 (0x002UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000002 */ +#define ADC_OFR1_OFFSET1_2 (0x004UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000004 */ +#define ADC_OFR1_OFFSET1_3 (0x008UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000008 */ +#define ADC_OFR1_OFFSET1_4 (0x010UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000010 */ +#define ADC_OFR1_OFFSET1_5 (0x020UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000020 */ +#define ADC_OFR1_OFFSET1_6 (0x040UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000040 */ +#define ADC_OFR1_OFFSET1_7 (0x080UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000080 */ +#define ADC_OFR1_OFFSET1_8 (0x100UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000100 */ +#define ADC_OFR1_OFFSET1_9 (0x200UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000200 */ +#define ADC_OFR1_OFFSET1_10 (0x400UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000400 */ +#define ADC_OFR1_OFFSET1_11 (0x800UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000800 */ + +#define ADC_OFR1_OFFSET1_CH_Pos (26U) +#define ADC_OFR1_OFFSET1_CH_Msk (0x1FUL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR1_OFFSET1_CH ADC_OFR1_OFFSET1_CH_Msk /*!< ADC offset number 1 channel selection */ +#define ADC_OFR1_OFFSET1_CH_0 (0x01UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR1_OFFSET1_CH_1 (0x02UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR1_OFFSET1_CH_2 (0x04UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR1_OFFSET1_CH_3 (0x08UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR1_OFFSET1_CH_4 (0x10UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR1_OFFSET1_EN_Pos (31U) +#define ADC_OFR1_OFFSET1_EN_Msk (0x1UL << ADC_OFR1_OFFSET1_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR1_OFFSET1_EN ADC_OFR1_OFFSET1_EN_Msk /*!< ADC offset number 1 enable */ + +/******************** Bit definition for ADC_OFR2 register ******************/ +#define ADC_OFR2_OFFSET2_Pos (0U) +#define ADC_OFR2_OFFSET2_Msk (0xFFFUL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000FFF */ +#define ADC_OFR2_OFFSET2 ADC_OFR2_OFFSET2_Msk /*!< ADC offset number 2 offset level */ +#define ADC_OFR2_OFFSET2_0 (0x001UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000001 */ +#define ADC_OFR2_OFFSET2_1 (0x002UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000002 */ +#define ADC_OFR2_OFFSET2_2 (0x004UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000004 */ +#define ADC_OFR2_OFFSET2_3 (0x008UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000008 */ +#define ADC_OFR2_OFFSET2_4 (0x010UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000010 */ +#define ADC_OFR2_OFFSET2_5 (0x020UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000020 */ +#define ADC_OFR2_OFFSET2_6 (0x040UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000040 */ +#define ADC_OFR2_OFFSET2_7 (0x080UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000080 */ +#define ADC_OFR2_OFFSET2_8 (0x100UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000100 */ +#define ADC_OFR2_OFFSET2_9 (0x200UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000200 */ +#define ADC_OFR2_OFFSET2_10 (0x400UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000400 */ +#define ADC_OFR2_OFFSET2_11 (0x800UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000800 */ + +#define ADC_OFR2_OFFSET2_CH_Pos (26U) +#define ADC_OFR2_OFFSET2_CH_Msk (0x1FUL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR2_OFFSET2_CH ADC_OFR2_OFFSET2_CH_Msk /*!< ADC offset number 2 channel selection */ +#define ADC_OFR2_OFFSET2_CH_0 (0x01UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR2_OFFSET2_CH_1 (0x02UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR2_OFFSET2_CH_2 (0x04UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR2_OFFSET2_CH_3 (0x08UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR2_OFFSET2_CH_4 (0x10UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR2_OFFSET2_EN_Pos (31U) +#define ADC_OFR2_OFFSET2_EN_Msk (0x1UL << ADC_OFR2_OFFSET2_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR2_OFFSET2_EN ADC_OFR2_OFFSET2_EN_Msk /*!< ADC offset number 2 enable */ + +/******************** Bit definition for ADC_OFR3 register ******************/ +#define ADC_OFR3_OFFSET3_Pos (0U) +#define ADC_OFR3_OFFSET3_Msk (0xFFFUL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000FFF */ +#define ADC_OFR3_OFFSET3 ADC_OFR3_OFFSET3_Msk /*!< ADC offset number 3 offset level */ +#define ADC_OFR3_OFFSET3_0 (0x001UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000001 */ +#define ADC_OFR3_OFFSET3_1 (0x002UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000002 */ +#define ADC_OFR3_OFFSET3_2 (0x004UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000004 */ +#define ADC_OFR3_OFFSET3_3 (0x008UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000008 */ +#define ADC_OFR3_OFFSET3_4 (0x010UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000010 */ +#define ADC_OFR3_OFFSET3_5 (0x020UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000020 */ +#define ADC_OFR3_OFFSET3_6 (0x040UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000040 */ +#define ADC_OFR3_OFFSET3_7 (0x080UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000080 */ +#define ADC_OFR3_OFFSET3_8 (0x100UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000100 */ +#define ADC_OFR3_OFFSET3_9 (0x200UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000200 */ +#define ADC_OFR3_OFFSET3_10 (0x400UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000400 */ +#define ADC_OFR3_OFFSET3_11 (0x800UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000800 */ + +#define ADC_OFR3_OFFSET3_CH_Pos (26U) +#define ADC_OFR3_OFFSET3_CH_Msk (0x1FUL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR3_OFFSET3_CH ADC_OFR3_OFFSET3_CH_Msk /*!< ADC offset number 3 channel selection */ +#define ADC_OFR3_OFFSET3_CH_0 (0x01UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR3_OFFSET3_CH_1 (0x02UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR3_OFFSET3_CH_2 (0x04UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR3_OFFSET3_CH_3 (0x08UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR3_OFFSET3_CH_4 (0x10UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR3_OFFSET3_EN_Pos (31U) +#define ADC_OFR3_OFFSET3_EN_Msk (0x1UL << ADC_OFR3_OFFSET3_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR3_OFFSET3_EN ADC_OFR3_OFFSET3_EN_Msk /*!< ADC offset number 3 enable */ + +/******************** Bit definition for ADC_OFR4 register ******************/ +#define ADC_OFR4_OFFSET4_Pos (0U) +#define ADC_OFR4_OFFSET4_Msk (0xFFFUL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000FFF */ +#define ADC_OFR4_OFFSET4 ADC_OFR4_OFFSET4_Msk /*!< ADC offset number 4 offset level */ +#define ADC_OFR4_OFFSET4_0 (0x001UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000001 */ +#define ADC_OFR4_OFFSET4_1 (0x002UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000002 */ +#define ADC_OFR4_OFFSET4_2 (0x004UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000004 */ +#define ADC_OFR4_OFFSET4_3 (0x008UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000008 */ +#define ADC_OFR4_OFFSET4_4 (0x010UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000010 */ +#define ADC_OFR4_OFFSET4_5 (0x020UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000020 */ +#define ADC_OFR4_OFFSET4_6 (0x040UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000040 */ +#define ADC_OFR4_OFFSET4_7 (0x080UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000080 */ +#define ADC_OFR4_OFFSET4_8 (0x100UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000100 */ +#define ADC_OFR4_OFFSET4_9 (0x200UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000200 */ +#define ADC_OFR4_OFFSET4_10 (0x400UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000400 */ +#define ADC_OFR4_OFFSET4_11 (0x800UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000800 */ + +#define ADC_OFR4_OFFSET4_CH_Pos (26U) +#define ADC_OFR4_OFFSET4_CH_Msk (0x1FUL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR4_OFFSET4_CH ADC_OFR4_OFFSET4_CH_Msk /*!< ADC offset number 4 channel selection */ +#define ADC_OFR4_OFFSET4_CH_0 (0x01UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR4_OFFSET4_CH_1 (0x02UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR4_OFFSET4_CH_2 (0x04UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR4_OFFSET4_CH_3 (0x08UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR4_OFFSET4_CH_4 (0x10UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR4_OFFSET4_EN_Pos (31U) +#define ADC_OFR4_OFFSET4_EN_Msk (0x1UL << ADC_OFR4_OFFSET4_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR4_OFFSET4_EN ADC_OFR4_OFFSET4_EN_Msk /*!< ADC offset number 4 enable */ + +/******************** Bit definition for ADC_JDR1 register ******************/ +#define ADC_JDR1_JDATA_Pos (0U) +#define ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!< ADC group injected sequencer rank 1 conversion data */ +#define ADC_JDR1_JDATA_0 (0x0001UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR1_JDATA_1 (0x0002UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR1_JDATA_2 (0x0004UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR1_JDATA_3 (0x0008UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR1_JDATA_4 (0x0010UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR1_JDATA_5 (0x0020UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR1_JDATA_6 (0x0040UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR1_JDATA_7 (0x0080UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR1_JDATA_8 (0x0100UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR1_JDATA_9 (0x0200UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR1_JDATA_10 (0x0400UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR1_JDATA_11 (0x0800UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR1_JDATA_12 (0x1000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR1_JDATA_13 (0x2000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR1_JDATA_14 (0x4000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR1_JDATA_15 (0x8000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR2 register ******************/ +#define ADC_JDR2_JDATA_Pos (0U) +#define ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!< ADC group injected sequencer rank 2 conversion data */ +#define ADC_JDR2_JDATA_0 (0x0001UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR2_JDATA_1 (0x0002UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR2_JDATA_2 (0x0004UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR2_JDATA_3 (0x0008UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR2_JDATA_4 (0x0010UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR2_JDATA_5 (0x0020UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR2_JDATA_6 (0x0040UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR2_JDATA_7 (0x0080UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR2_JDATA_8 (0x0100UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR2_JDATA_9 (0x0200UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR2_JDATA_10 (0x0400UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR2_JDATA_11 (0x0800UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR2_JDATA_12 (0x1000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR2_JDATA_13 (0x2000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR2_JDATA_14 (0x4000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR2_JDATA_15 (0x8000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR3 register ******************/ +#define ADC_JDR3_JDATA_Pos (0U) +#define ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!< ADC group injected sequencer rank 3 conversion data */ +#define ADC_JDR3_JDATA_0 (0x0001UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR3_JDATA_1 (0x0002UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR3_JDATA_2 (0x0004UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR3_JDATA_3 (0x0008UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR3_JDATA_4 (0x0010UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR3_JDATA_5 (0x0020UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR3_JDATA_6 (0x0040UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR3_JDATA_7 (0x0080UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR3_JDATA_8 (0x0100UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR3_JDATA_9 (0x0200UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR3_JDATA_10 (0x0400UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR3_JDATA_11 (0x0800UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR3_JDATA_12 (0x1000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR3_JDATA_13 (0x2000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR3_JDATA_14 (0x4000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR3_JDATA_15 (0x8000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR4 register ******************/ +#define ADC_JDR4_JDATA_Pos (0U) +#define ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!< ADC group injected sequencer rank 4 conversion data */ +#define ADC_JDR4_JDATA_0 (0x0001UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR4_JDATA_1 (0x0002UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR4_JDATA_2 (0x0004UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR4_JDATA_3 (0x0008UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR4_JDATA_4 (0x0010UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR4_JDATA_5 (0x0020UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR4_JDATA_6 (0x0040UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR4_JDATA_7 (0x0080UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR4_JDATA_8 (0x0100UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR4_JDATA_9 (0x0200UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR4_JDATA_10 (0x0400UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR4_JDATA_11 (0x0800UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR4_JDATA_12 (0x1000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR4_JDATA_13 (0x2000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR4_JDATA_14 (0x4000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR4_JDATA_15 (0x8000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_DIFSEL register ****************/ +#define ADC_DIFSEL_DIFSEL_Pos (0U) +#define ADC_DIFSEL_DIFSEL_Msk (0x7FFFFUL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_DIFSEL_DIFSEL ADC_DIFSEL_DIFSEL_Msk /*!< ADC channel differential or single-ended mode */ +#define ADC_DIFSEL_DIFSEL_0 (0x00001UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000001 */ +#define ADC_DIFSEL_DIFSEL_1 (0x00002UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000002 */ +#define ADC_DIFSEL_DIFSEL_2 (0x00004UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000004 */ +#define ADC_DIFSEL_DIFSEL_3 (0x00008UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000008 */ +#define ADC_DIFSEL_DIFSEL_4 (0x00010UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000010 */ +#define ADC_DIFSEL_DIFSEL_5 (0x00020UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000020 */ +#define ADC_DIFSEL_DIFSEL_6 (0x00040UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000040 */ +#define ADC_DIFSEL_DIFSEL_7 (0x00080UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000080 */ +#define ADC_DIFSEL_DIFSEL_8 (0x00100UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000100 */ +#define ADC_DIFSEL_DIFSEL_9 (0x00200UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000200 */ +#define ADC_DIFSEL_DIFSEL_10 (0x00400UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000400 */ +#define ADC_DIFSEL_DIFSEL_11 (0x00800UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000800 */ +#define ADC_DIFSEL_DIFSEL_12 (0x01000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00001000 */ +#define ADC_DIFSEL_DIFSEL_13 (0x02000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00002000 */ +#define ADC_DIFSEL_DIFSEL_14 (0x04000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00004000 */ +#define ADC_DIFSEL_DIFSEL_15 (0x08000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00008000 */ +#define ADC_DIFSEL_DIFSEL_16 (0x10000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00010000 */ +#define ADC_DIFSEL_DIFSEL_17 (0x20000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00020000 */ +#define ADC_DIFSEL_DIFSEL_18 (0x40000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_S_Pos (0U) +#define ADC_CALFACT_CALFACT_S_Msk (0x7FUL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT_S ADC_CALFACT_CALFACT_S_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_S_0 (0x01UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_S_1 (0x02UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_S_2 (0x04UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_S_3 (0x08UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_S_4 (0x10UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_S_5 (0x20UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_S_6 (0x40UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000040 */ + +#define ADC_CALFACT_CALFACT_D_Pos (16U) +#define ADC_CALFACT_CALFACT_D_Msk (0x7FUL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x007F0000 */ +#define ADC_CALFACT_CALFACT_D ADC_CALFACT_CALFACT_D_Msk /*!< ADC calibration factor in differential mode */ +#define ADC_CALFACT_CALFACT_D_0 (0x01UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00010000 */ +#define ADC_CALFACT_CALFACT_D_1 (0x02UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00020000 */ +#define ADC_CALFACT_CALFACT_D_2 (0x04UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00040000 */ +#define ADC_CALFACT_CALFACT_D_3 (0x08UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00080000 */ +#define ADC_CALFACT_CALFACT_D_4 (0x10UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00100000 */ +#define ADC_CALFACT_CALFACT_D_5 (0x20UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00200000 */ +#define ADC_CALFACT_CALFACT_D_6 (0x40UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00400000 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_DUAL_Pos (0U) +#define ADC_CCR_DUAL_Msk (0x1FUL << ADC_CCR_DUAL_Pos) /*!< 0x0000001F */ +#define ADC_CCR_DUAL ADC_CCR_DUAL_Msk /*!< ADC multimode mode selection */ +#define ADC_CCR_DUAL_0 (0x01UL << ADC_CCR_DUAL_Pos) /*!< 0x00000001 */ +#define ADC_CCR_DUAL_1 (0x02UL << ADC_CCR_DUAL_Pos) /*!< 0x00000002 */ +#define ADC_CCR_DUAL_2 (0x04UL << ADC_CCR_DUAL_Pos) /*!< 0x00000004 */ +#define ADC_CCR_DUAL_3 (0x08UL << ADC_CCR_DUAL_Pos) /*!< 0x00000008 */ +#define ADC_CCR_DUAL_4 (0x10UL << ADC_CCR_DUAL_Pos) /*!< 0x00000010 */ + +#define ADC_CCR_DELAY_Pos (8U) +#define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */ +#define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!< ADC multimode delay between 2 sampling phases */ +#define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */ +#define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */ +#define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */ +#define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */ + +#define ADC_CCR_DMACFG_Pos (13U) +#define ADC_CCR_DMACFG_Msk (0x1UL << ADC_CCR_DMACFG_Pos) /*!< 0x00002000 */ +#define ADC_CCR_DMACFG ADC_CCR_DMACFG_Msk /*!< ADC multimode DMA transfer configuration */ + +#define ADC_CCR_MDMA_Pos (14U) +#define ADC_CCR_MDMA_Msk (0x3UL << ADC_CCR_MDMA_Pos) /*!< 0x0000C000 */ +#define ADC_CCR_MDMA ADC_CCR_MDMA_Msk /*!< ADC multimode DMA transfer enable */ +#define ADC_CCR_MDMA_0 (0x1UL << ADC_CCR_MDMA_Pos) /*!< 0x00004000 */ +#define ADC_CCR_MDMA_1 (0x2UL << ADC_CCR_MDMA_Pos) /*!< 0x00008000 */ + +#define ADC_CCR_CKMODE_Pos (16U) +#define ADC_CCR_CKMODE_Msk (0x3UL << ADC_CCR_CKMODE_Pos) /*!< 0x00030000 */ +#define ADC_CCR_CKMODE ADC_CCR_CKMODE_Msk /*!< ADC common clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CCR_CKMODE_0 (0x1UL << ADC_CCR_CKMODE_Pos) /*!< 0x00010000 */ +#define ADC_CCR_CKMODE_1 (0x2UL << ADC_CCR_CKMODE_Pos) /*!< 0x00020000 */ + +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003A0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00000100 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00000200 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00000400 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00000800 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/* Legacy defines */ +#define ADC_CCR_MULTI (ADC_CCR_DUAL) +#define ADC_CCR_MULTI_0 (ADC_CCR_DUAL_0) +#define ADC_CCR_MULTI_1 (ADC_CCR_DUAL_1) +#define ADC_CCR_MULTI_2 (ADC_CCR_DUAL_2) +#define ADC_CCR_MULTI_3 (ADC_CCR_DUAL_3) +#define ADC_CCR_MULTI_4 (ADC_CCR_DUAL_4) + +/******************************************************************************/ +/* */ +/* CRC calculation unit */ +/* */ +/******************************************************************************/ +/******************* Bit definition for CRC_DR register *********************/ +#define CRC_DR_DR_Pos (0U) +#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ + +/******************* Bit definition for CRC_IDR register ********************/ +#define CRC_IDR_IDR_Pos (0U) +#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0x000000FF */ +#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bits data register bits */ + +/******************** Bit definition for CRC_CR register ********************/ +#define CRC_CR_RESET_Pos (0U) +#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ +#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ +#define CRC_CR_POLYSIZE_Pos (3U) +#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ +#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ +#define CRC_CR_POLYSIZE_0 (0x1U << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ +#define CRC_CR_POLYSIZE_1 (0x2U << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ +#define CRC_CR_REV_IN_Pos (5U) +#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ +#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ +#define CRC_CR_REV_IN_0 (0x1U << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ +#define CRC_CR_REV_IN_1 (0x2U << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ +#define CRC_CR_REV_OUT_Pos (7U) +#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ +#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ + +/******************* Bit definition for CRC_INIT register *******************/ +#define CRC_INIT_INIT_Pos (0U) +#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ +#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ + +/******************* Bit definition for CRC_POL register ********************/ +#define CRC_POL_POL_Pos (0U) +#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ +#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ + +/******************************************************************************/ +/* */ +/* Advanced Encryption Standard (AES) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for AES_CR register *********************/ +#define AES_CR_EN_Pos (0U) +#define AES_CR_EN_Msk (0x1UL << AES_CR_EN_Pos) /*!< 0x00000001 */ +#define AES_CR_EN AES_CR_EN_Msk /*!< AES Enable */ +#define AES_CR_DATATYPE_Pos (1U) +#define AES_CR_DATATYPE_Msk (0x3UL << AES_CR_DATATYPE_Pos) /*!< 0x00000006 */ +#define AES_CR_DATATYPE AES_CR_DATATYPE_Msk /*!< Data type selection */ +#define AES_CR_DATATYPE_0 (0x1U << AES_CR_DATATYPE_Pos) /*!< 0x00000002 */ +#define AES_CR_DATATYPE_1 (0x2U << AES_CR_DATATYPE_Pos) /*!< 0x00000004 */ + +#define AES_CR_MODE_Pos (3U) +#define AES_CR_MODE_Msk (0x3UL << AES_CR_MODE_Pos) /*!< 0x00000018 */ +#define AES_CR_MODE AES_CR_MODE_Msk /*!< AES Mode Of Operation */ +#define AES_CR_MODE_0 (0x1U << AES_CR_MODE_Pos) /*!< 0x00000008 */ +#define AES_CR_MODE_1 (0x2U << AES_CR_MODE_Pos) /*!< 0x00000010 */ + +#define AES_CR_CHMOD_Pos (5U) +#define AES_CR_CHMOD_Msk (0x803UL << AES_CR_CHMOD_Pos) /*!< 0x00010060 */ +#define AES_CR_CHMOD AES_CR_CHMOD_Msk /*!< AES Chaining Mode */ +#define AES_CR_CHMOD_0 (0x001U << AES_CR_CHMOD_Pos) /*!< 0x00000020 */ +#define AES_CR_CHMOD_1 (0x002U << AES_CR_CHMOD_Pos) /*!< 0x00000040 */ +#define AES_CR_CHMOD_2 (0x800U << AES_CR_CHMOD_Pos) /*!< 0x00010000 */ + +#define AES_CR_CCFC_Pos (7U) +#define AES_CR_CCFC_Msk (0x1UL << AES_CR_CCFC_Pos) /*!< 0x00000080 */ +#define AES_CR_CCFC AES_CR_CCFC_Msk /*!< Computation Complete Flag Clear */ +#define AES_CR_ERRC_Pos (8U) +#define AES_CR_ERRC_Msk (0x1UL << AES_CR_ERRC_Pos) /*!< 0x00000100 */ +#define AES_CR_ERRC AES_CR_ERRC_Msk /*!< Error Clear */ +#define AES_CR_CCFIE_Pos (9U) +#define AES_CR_CCFIE_Msk (0x1UL << AES_CR_CCFIE_Pos) /*!< 0x00000200 */ +#define AES_CR_CCFIE AES_CR_CCFIE_Msk /*!< Computation Complete Flag Interrupt Enable */ +#define AES_CR_ERRIE_Pos (10U) +#define AES_CR_ERRIE_Msk (0x1UL << AES_CR_ERRIE_Pos) /*!< 0x00000400 */ +#define AES_CR_ERRIE AES_CR_ERRIE_Msk /*!< Error Interrupt Enable */ +#define AES_CR_DMAINEN_Pos (11U) +#define AES_CR_DMAINEN_Msk (0x1UL << AES_CR_DMAINEN_Pos) /*!< 0x00000800 */ +#define AES_CR_DMAINEN AES_CR_DMAINEN_Msk /*!< Enable data input phase DMA management */ +#define AES_CR_DMAOUTEN_Pos (12U) +#define AES_CR_DMAOUTEN_Msk (0x1UL << AES_CR_DMAOUTEN_Pos) /*!< 0x00001000 */ +#define AES_CR_DMAOUTEN AES_CR_DMAOUTEN_Msk /*!< Enable data output phase DMA management */ + +#define AES_CR_GCMPH_Pos (13U) +#define AES_CR_GCMPH_Msk (0x3UL << AES_CR_GCMPH_Pos) /*!< 0x00006000 */ +#define AES_CR_GCMPH AES_CR_GCMPH_Msk /*!< GCM Phase */ +#define AES_CR_GCMPH_0 (0x1U << AES_CR_GCMPH_Pos) /*!< 0x00002000 */ +#define AES_CR_GCMPH_1 (0x2U << AES_CR_GCMPH_Pos) /*!< 0x00004000 */ + +#define AES_CR_KEYSIZE_Pos (18U) +#define AES_CR_KEYSIZE_Msk (0x1UL << AES_CR_KEYSIZE_Pos) /*!< 0x00040000 */ +#define AES_CR_KEYSIZE AES_CR_KEYSIZE_Msk /*!< Key size selection */ + +#define AES_CR_NPBLB_Pos (20U) +#define AES_CR_NPBLB_Msk (0xFUL << AES_CR_NPBLB_Pos) /*!< 0x00F00000 */ +#define AES_CR_NPBLB AES_CR_NPBLB_Msk /*!< Number of padding bytes in last payload block */ +#define AES_CR_NPBLB_0 (0x1U << AES_CR_NPBLB_Pos) /*!< 0x00100000 */ +#define AES_CR_NPBLB_1 (0x2U << AES_CR_NPBLB_Pos) /*!< 0x00200000 */ +#define AES_CR_NPBLB_2 (0x4U << AES_CR_NPBLB_Pos) /*!< 0x00400000 */ +#define AES_CR_NPBLB_3 (0x8U << AES_CR_NPBLB_Pos) /*!< 0x00800000 */ + +/******************* Bit definition for AES_SR register *********************/ +#define AES_SR_CCF_Pos (0U) +#define AES_SR_CCF_Msk (0x1UL << AES_SR_CCF_Pos) /*!< 0x00000001 */ +#define AES_SR_CCF AES_SR_CCF_Msk /*!< Computation Complete Flag */ +#define AES_SR_RDERR_Pos (1U) +#define AES_SR_RDERR_Msk (0x1UL << AES_SR_RDERR_Pos) /*!< 0x00000002 */ +#define AES_SR_RDERR AES_SR_RDERR_Msk /*!< Read Error Flag */ +#define AES_SR_WRERR_Pos (2U) +#define AES_SR_WRERR_Msk (0x1UL << AES_SR_WRERR_Pos) /*!< 0x00000004 */ +#define AES_SR_WRERR AES_SR_WRERR_Msk /*!< Write Error Flag */ +#define AES_SR_BUSY_Pos (3U) +#define AES_SR_BUSY_Msk (0x1UL << AES_SR_BUSY_Pos) /*!< 0x00000008 */ +#define AES_SR_BUSY AES_SR_BUSY_Msk /*!< Busy Flag */ + +/******************* Bit definition for AES_DINR register *******************/ +#define AES_DINR_Pos (0U) +#define AES_DINR_Msk (0xFFFFFFFFUL << AES_DINR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DINR AES_DINR_Msk /*!< AES Data Input Register */ + +/******************* Bit definition for AES_DOUTR register ******************/ +#define AES_DOUTR_Pos (0U) +#define AES_DOUTR_Msk (0xFFFFFFFFUL << AES_DOUTR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DOUTR AES_DOUTR_Msk /*!< AES Data Output Register */ + +/******************* Bit definition for AES_KEYR0 register ******************/ +#define AES_KEYR0_Pos (0U) +#define AES_KEYR0_Msk (0xFFFFFFFFUL << AES_KEYR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR0 AES_KEYR0_Msk /*!< AES Key Register 0 */ + +/******************* Bit definition for AES_KEYR1 register ******************/ +#define AES_KEYR1_Pos (0U) +#define AES_KEYR1_Msk (0xFFFFFFFFUL << AES_KEYR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR1 AES_KEYR1_Msk /*!< AES Key Register 1 */ + +/******************* Bit definition for AES_KEYR2 register ******************/ +#define AES_KEYR2_Pos (0U) +#define AES_KEYR2_Msk (0xFFFFFFFFUL << AES_KEYR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR2 AES_KEYR2_Msk /*!< AES Key Register 2 */ + +/******************* Bit definition for AES_KEYR3 register ******************/ +#define AES_KEYR3_Pos (0U) +#define AES_KEYR3_Msk (0xFFFFFFFFUL << AES_KEYR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR3 AES_KEYR3_Msk /*!< AES Key Register 3 */ + +/******************* Bit definition for AES_KEYR4 register ******************/ +#define AES_KEYR4_Pos (0U) +#define AES_KEYR4_Msk (0xFFFFFFFFUL << AES_KEYR4_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR4 AES_KEYR4_Msk /*!< AES Key Register 4 */ + +/******************* Bit definition for AES_KEYR5 register ******************/ +#define AES_KEYR5_Pos (0U) +#define AES_KEYR5_Msk (0xFFFFFFFFUL << AES_KEYR5_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR5 AES_KEYR5_Msk /*!< AES Key Register 5 */ + +/******************* Bit definition for AES_KEYR6 register ******************/ +#define AES_KEYR6_Pos (0U) +#define AES_KEYR6_Msk (0xFFFFFFFFUL << AES_KEYR6_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR6 AES_KEYR6_Msk /*!< AES Key Register 6 */ + +/******************* Bit definition for AES_KEYR7 register ******************/ +#define AES_KEYR7_Pos (0U) +#define AES_KEYR7_Msk (0xFFFFFFFFUL << AES_KEYR7_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR7 AES_KEYR7_Msk /*!< AES Key Register 7 */ + +/******************* Bit definition for AES_IVR0 register ******************/ +#define AES_IVR0_Pos (0U) +#define AES_IVR0_Msk (0xFFFFFFFFUL << AES_IVR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR0 AES_IVR0_Msk /*!< AES Initialization Vector Register 0 */ + +/******************* Bit definition for AES_IVR1 register ******************/ +#define AES_IVR1_Pos (0U) +#define AES_IVR1_Msk (0xFFFFFFFFUL << AES_IVR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR1 AES_IVR1_Msk /*!< AES Initialization Vector Register 1 */ + +/******************* Bit definition for AES_IVR2 register ******************/ +#define AES_IVR2_Pos (0U) +#define AES_IVR2_Msk (0xFFFFFFFFUL << AES_IVR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR2 AES_IVR2_Msk /*!< AES Initialization Vector Register 2 */ + +/******************* Bit definition for AES_IVR3 register ******************/ +#define AES_IVR3_Pos (0U) +#define AES_IVR3_Msk (0xFFFFFFFFUL << AES_IVR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR3 AES_IVR3_Msk /*!< AES Initialization Vector Register 3 */ + +/******************* Bit definition for AES_SUSP0R register ******************/ +#define AES_SUSP0R_Pos (0U) +#define AES_SUSP0R_Msk (0xFFFFFFFFUL << AES_SUSP0R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP0R AES_SUSP0R_Msk /*!< AES Suspend registers 0 */ + +/******************* Bit definition for AES_SUSP1R register ******************/ +#define AES_SUSP1R_Pos (0U) +#define AES_SUSP1R_Msk (0xFFFFFFFFUL << AES_SUSP1R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP1R AES_SUSP1R_Msk /*!< AES Suspend registers 1 */ + +/******************* Bit definition for AES_SUSP2R register ******************/ +#define AES_SUSP2R_Pos (0U) +#define AES_SUSP2R_Msk (0xFFFFFFFFUL << AES_SUSP2R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP2R AES_SUSP2R_Msk /*!< AES Suspend registers 2 */ + +/******************* Bit definition for AES_SUSP3R register ******************/ +#define AES_SUSP3R_Pos (0U) +#define AES_SUSP3R_Msk (0xFFFFFFFFUL << AES_SUSP3R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP3R AES_SUSP3R_Msk /*!< AES Suspend registers 3 */ + +/******************* Bit definition for AES_SUSP4R register ******************/ +#define AES_SUSP4R_Pos (0U) +#define AES_SUSP4R_Msk (0xFFFFFFFFUL << AES_SUSP4R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP4R AES_SUSP4R_Msk /*!< AES Suspend registers 4 */ + +/******************* Bit definition for AES_SUSP5R register ******************/ +#define AES_SUSP5R_Pos (0U) +#define AES_SUSP5R_Msk (0xFFFFFFFFUL << AES_SUSP5R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP5R AES_SUSP5R_Msk /*!< AES Suspend registers 5 */ + +/******************* Bit definition for AES_SUSP6R register ******************/ +#define AES_SUSP6R_Pos (0U) +#define AES_SUSP6R_Msk (0xFFFFFFFFUL << AES_SUSP6R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP6R AES_SUSP6R_Msk /*!< AES Suspend registers 6 */ + +/******************* Bit definition for AES_SUSP7R register ******************/ +#define AES_SUSP7R_Pos (0U) +#define AES_SUSP7R_Msk (0xFFFFFFFFUL << AES_SUSP7R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP7R AES_SUSP7R_Msk /*!< AES Suspend registers 7 */ + +/******************************************************************************/ +/* */ +/* DMA Controller (DMA) */ +/* */ +/******************************************************************************/ + +/******************* Bit definition for DMA_ISR register ********************/ +#define DMA_ISR_GIF1_Pos (0U) +#define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */ +#define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */ +#define DMA_ISR_TCIF1_Pos (1U) +#define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */ +#define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */ +#define DMA_ISR_HTIF1_Pos (2U) +#define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */ +#define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */ +#define DMA_ISR_TEIF1_Pos (3U) +#define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */ +#define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */ +#define DMA_ISR_GIF2_Pos (4U) +#define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */ +#define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */ +#define DMA_ISR_TCIF2_Pos (5U) +#define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */ +#define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */ +#define DMA_ISR_HTIF2_Pos (6U) +#define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */ +#define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */ +#define DMA_ISR_TEIF2_Pos (7U) +#define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */ +#define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */ +#define DMA_ISR_GIF3_Pos (8U) +#define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */ +#define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */ +#define DMA_ISR_TCIF3_Pos (9U) +#define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */ +#define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */ +#define DMA_ISR_HTIF3_Pos (10U) +#define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */ +#define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */ +#define DMA_ISR_TEIF3_Pos (11U) +#define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */ +#define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */ +#define DMA_ISR_GIF4_Pos (12U) +#define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */ +#define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */ +#define DMA_ISR_TCIF4_Pos (13U) +#define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */ +#define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */ +#define DMA_ISR_HTIF4_Pos (14U) +#define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */ +#define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */ +#define DMA_ISR_TEIF4_Pos (15U) +#define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */ +#define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */ +#define DMA_ISR_GIF5_Pos (16U) +#define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */ +#define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */ +#define DMA_ISR_TCIF5_Pos (17U) +#define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */ +#define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */ +#define DMA_ISR_HTIF5_Pos (18U) +#define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */ +#define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */ +#define DMA_ISR_TEIF5_Pos (19U) +#define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */ +#define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */ +#define DMA_ISR_GIF6_Pos (20U) +#define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */ +#define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */ +#define DMA_ISR_TCIF6_Pos (21U) +#define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */ +#define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */ +#define DMA_ISR_HTIF6_Pos (22U) +#define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */ +#define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */ +#define DMA_ISR_TEIF6_Pos (23U) +#define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */ +#define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */ +#define DMA_ISR_GIF7_Pos (24U) +#define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */ +#define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */ +#define DMA_ISR_TCIF7_Pos (25U) +#define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */ +#define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */ +#define DMA_ISR_HTIF7_Pos (26U) +#define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */ +#define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */ +#define DMA_ISR_TEIF7_Pos (27U) +#define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */ +#define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */ + +/******************* Bit definition for DMA_IFCR register *******************/ +#define DMA_IFCR_CGIF1_Pos (0U) +#define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */ +#define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clear */ +#define DMA_IFCR_CTCIF1_Pos (1U) +#define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */ +#define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */ +#define DMA_IFCR_CHTIF1_Pos (2U) +#define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */ +#define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */ +#define DMA_IFCR_CTEIF1_Pos (3U) +#define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */ +#define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */ +#define DMA_IFCR_CGIF2_Pos (4U) +#define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */ +#define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */ +#define DMA_IFCR_CTCIF2_Pos (5U) +#define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */ +#define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */ +#define DMA_IFCR_CHTIF2_Pos (6U) +#define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */ +#define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */ +#define DMA_IFCR_CTEIF2_Pos (7U) +#define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */ +#define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */ +#define DMA_IFCR_CGIF3_Pos (8U) +#define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */ +#define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */ +#define DMA_IFCR_CTCIF3_Pos (9U) +#define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */ +#define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */ +#define DMA_IFCR_CHTIF3_Pos (10U) +#define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */ +#define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */ +#define DMA_IFCR_CTEIF3_Pos (11U) +#define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */ +#define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */ +#define DMA_IFCR_CGIF4_Pos (12U) +#define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */ +#define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */ +#define DMA_IFCR_CTCIF4_Pos (13U) +#define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */ +#define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */ +#define DMA_IFCR_CHTIF4_Pos (14U) +#define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */ +#define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */ +#define DMA_IFCR_CTEIF4_Pos (15U) +#define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */ +#define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */ +#define DMA_IFCR_CGIF5_Pos (16U) +#define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */ +#define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */ +#define DMA_IFCR_CTCIF5_Pos (17U) +#define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */ +#define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */ +#define DMA_IFCR_CHTIF5_Pos (18U) +#define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */ +#define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */ +#define DMA_IFCR_CTEIF5_Pos (19U) +#define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */ +#define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */ +#define DMA_IFCR_CGIF6_Pos (20U) +#define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */ +#define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */ +#define DMA_IFCR_CTCIF6_Pos (21U) +#define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */ +#define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */ +#define DMA_IFCR_CHTIF6_Pos (22U) +#define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */ +#define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */ +#define DMA_IFCR_CTEIF6_Pos (23U) +#define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */ +#define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */ +#define DMA_IFCR_CGIF7_Pos (24U) +#define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */ +#define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */ +#define DMA_IFCR_CTCIF7_Pos (25U) +#define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */ +#define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */ +#define DMA_IFCR_CHTIF7_Pos (26U) +#define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */ +#define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */ +#define DMA_IFCR_CTEIF7_Pos (27U) +#define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */ +#define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */ + +/******************* Bit definition for DMA_CCR register ********************/ +#define DMA_CCR_EN_Pos (0U) +#define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */ +#define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */ +#define DMA_CCR_TCIE_Pos (1U) +#define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */ +#define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define DMA_CCR_HTIE_Pos (2U) +#define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */ +#define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */ +#define DMA_CCR_TEIE_Pos (3U) +#define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */ +#define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */ +#define DMA_CCR_DIR_Pos (4U) +#define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */ +#define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */ +#define DMA_CCR_CIRC_Pos (5U) +#define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */ +#define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */ +#define DMA_CCR_PINC_Pos (6U) +#define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */ +#define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */ +#define DMA_CCR_MINC_Pos (7U) +#define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */ +#define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */ + +#define DMA_CCR_PSIZE_Pos (8U) +#define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */ +#define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */ +#define DMA_CCR_PSIZE_0 (0x1U << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */ +#define DMA_CCR_PSIZE_1 (0x2U << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */ + +#define DMA_CCR_MSIZE_Pos (10U) +#define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */ +#define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */ +#define DMA_CCR_MSIZE_0 (0x1U << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ +#define DMA_CCR_MSIZE_1 (0x2U << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */ + +#define DMA_CCR_PL_Pos (12U) +#define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */ +#define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/ +#define DMA_CCR_PL_0 (0x1U << DMA_CCR_PL_Pos) /*!< 0x00001000 */ +#define DMA_CCR_PL_1 (0x2U << DMA_CCR_PL_Pos) /*!< 0x00002000 */ + +#define DMA_CCR_MEM2MEM_Pos (14U) +#define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */ +#define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */ + +/****************** Bit definition for DMA_CNDTR register *******************/ +#define DMA_CNDTR_NDT_Pos (0U) +#define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */ +#define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */ + +/****************** Bit definition for DMA_CPAR register ********************/ +#define DMA_CPAR_PA_Pos (0U) +#define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */ + +/****************** Bit definition for DMA_CMAR register ********************/ +#define DMA_CMAR_MA_Pos (0U) +#define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */ + +/******************************************************************************/ +/* */ +/* DMAMUX Controller */ +/* */ +/******************************************************************************/ +/******************** Bits definition for DMAMUX_CxCR register **************/ +#define DMAMUX_CxCR_DMAREQ_ID_Pos (0U) +#define DMAMUX_CxCR_DMAREQ_ID_Msk (0xFFUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x000000FF */ +#define DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk /*!< DMA Request ID */ +#define DMAMUX_CxCR_DMAREQ_ID_0 (0x01U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_CxCR_DMAREQ_ID_1 (0x02U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_CxCR_DMAREQ_ID_2 (0x04U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_CxCR_DMAREQ_ID_3 (0x08U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_CxCR_DMAREQ_ID_4 (0x10U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_CxCR_DMAREQ_ID_5 (0x20U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */ +#define DMAMUX_CxCR_DMAREQ_ID_6 (0x40U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */ +#define DMAMUX_CxCR_DMAREQ_ID_7 (0x80U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000080 */ +#define DMAMUX_CxCR_SOIE_Pos (8U) +#define DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk /*!< Synchro overrun interrupt enable */ +#define DMAMUX_CxCR_EGE_Pos (9U) +#define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */ +#define DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk /*!< Event generation interrupt enable */ +#define DMAMUX_CxCR_SE_Pos (16U) +#define DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos) /*!< 0x00010000 */ +#define DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk /*!< Synchronization enable */ +#define DMAMUX_CxCR_SPOL_Pos (17U) +#define DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk /*!< Synchronization polarity */ +#define DMAMUX_CxCR_SPOL_0 (0x1U << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_CxCR_SPOL_1 (0x2U << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_CxCR_NBREQ_Pos (19U) +#define DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk /*!< Number of request */ +#define DMAMUX_CxCR_NBREQ_0 (0x01U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_CxCR_NBREQ_1 (0x02U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_CxCR_NBREQ_2 (0x04U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_CxCR_NBREQ_3 (0x08U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_CxCR_NBREQ_4 (0x10U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */ +#define DMAMUX_CxCR_SYNC_ID_Pos (24U) +#define DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */ +#define DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk /*!< Synchronization ID */ +#define DMAMUX_CxCR_SYNC_ID_0 (0x01U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */ +#define DMAMUX_CxCR_SYNC_ID_1 (0x02U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */ +#define DMAMUX_CxCR_SYNC_ID_2 (0x04U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */ +#define DMAMUX_CxCR_SYNC_ID_3 (0x08U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */ +#define DMAMUX_CxCR_SYNC_ID_4 (0x10U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */ + +/******************* Bits definition for DMAMUX_CSR register **************/ +#define DMAMUX_CSR_SOF0_Pos (0U) +#define DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk /*!< Synchronization Overrun Flag 0 */ +#define DMAMUX_CSR_SOF1_Pos (1U) +#define DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk /*!< Synchronization Overrun Flag 1 */ +#define DMAMUX_CSR_SOF2_Pos (2U) +#define DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk /*!< Synchronization Overrun Flag 2 */ +#define DMAMUX_CSR_SOF3_Pos (3U) +#define DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk /*!< Synchronization Overrun Flag 3 */ +#define DMAMUX_CSR_SOF4_Pos (4U) +#define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk /*!< Synchronization Overrun Flag 4 */ +#define DMAMUX_CSR_SOF5_Pos (5U) +#define DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk /*!< Synchronization Overrun Flag 5 */ +#define DMAMUX_CSR_SOF6_Pos (6U) +#define DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk /*!< Synchronization Overrun Flag 6 */ +#define DMAMUX_CSR_SOF7_Pos (7U) +#define DMAMUX_CSR_SOF7_Msk (0x1UL << DMAMUX_CSR_SOF7_Pos) /*!< 0x00000080 */ +#define DMAMUX_CSR_SOF7 DMAMUX_CSR_SOF7_Msk /*!< Synchronization Overrun Flag 7 */ +#define DMAMUX_CSR_SOF8_Pos (8U) +#define DMAMUX_CSR_SOF8_Msk (0x1UL << DMAMUX_CSR_SOF8_Pos) /*!< 0x00000100 */ +#define DMAMUX_CSR_SOF8 DMAMUX_CSR_SOF8_Msk /*!< Synchronization Overrun Flag 8 */ +#define DMAMUX_CSR_SOF9_Pos (9U) +#define DMAMUX_CSR_SOF9_Msk (0x1UL << DMAMUX_CSR_SOF9_Pos) /*!< 0x00000200 */ +#define DMAMUX_CSR_SOF9 DMAMUX_CSR_SOF9_Msk /*!< Synchronization Overrun Flag 9 */ +#define DMAMUX_CSR_SOF10_Pos (10U) +#define DMAMUX_CSR_SOF10_Msk (0x1UL << DMAMUX_CSR_SOF10_Pos) /*!< 0x00000400 */ +#define DMAMUX_CSR_SOF10 DMAMUX_CSR_SOF10_Msk /*!< Synchronization Overrun Flag 10 */ +#define DMAMUX_CSR_SOF11_Pos (11U) +#define DMAMUX_CSR_SOF11_Msk (0x1UL << DMAMUX_CSR_SOF11_Pos) /*!< 0x00000800 */ +#define DMAMUX_CSR_SOF11 DMAMUX_CSR_SOF11_Msk /*!< Synchronization Overrun Flag 11 */ +#define DMAMUX_CSR_SOF12_Pos (12U) +#define DMAMUX_CSR_SOF12_Msk (0x1UL << DMAMUX_CSR_SOF12_Pos) /*!< 0x00001000 */ +#define DMAMUX_CSR_SOF12 DMAMUX_CSR_SOF12_Msk /*!< Synchronization Overrun Flag 12 */ +#define DMAMUX_CSR_SOF13_Pos (13U) +#define DMAMUX_CSR_SOF13_Msk (0x1UL << DMAMUX_CSR_SOF13_Pos) /*!< 0x00002000 */ +#define DMAMUX_CSR_SOF13 DMAMUX_CSR_SOF13_Msk /*!< Synchronization Overrun Flag 13 */ + +/******************** Bits definition for DMAMUX_CFR register **************/ +#define DMAMUX_CFR_CSOF0_Pos (0U) +#define DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk /*!< Clear Overrun Flag 0 */ +#define DMAMUX_CFR_CSOF1_Pos (1U) +#define DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk /*!< Clear Overrun Flag 1 */ +#define DMAMUX_CFR_CSOF2_Pos (2U) +#define DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk /*!< Clear Overrun Flag 2 */ +#define DMAMUX_CFR_CSOF3_Pos (3U) +#define DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk /*!< Clear Overrun Flag 3 */ +#define DMAMUX_CFR_CSOF4_Pos (4U) +#define DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk /*!< Clear Overrun Flag 4 */ +#define DMAMUX_CFR_CSOF5_Pos (5U) +#define DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk /*!< Clear Overrun Flag 5 */ +#define DMAMUX_CFR_CSOF6_Pos (6U) +#define DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk /*!< Clear Overrun Flag 6 */ +#define DMAMUX_CFR_CSOF7_Pos (7U) +#define DMAMUX_CFR_CSOF7_Msk (0x1UL << DMAMUX_CFR_CSOF7_Pos) /*!< 0x00000080 */ +#define DMAMUX_CFR_CSOF7 DMAMUX_CFR_CSOF7_Msk /*!< Clear Overrun Flag 7 */ +#define DMAMUX_CFR_CSOF8_Pos (8U) +#define DMAMUX_CFR_CSOF8_Msk (0x1UL << DMAMUX_CFR_CSOF8_Pos) /*!< 0x00000100 */ +#define DMAMUX_CFR_CSOF8 DMAMUX_CFR_CSOF8_Msk /*!< Clear Overrun Flag 8 */ +#define DMAMUX_CFR_CSOF9_Pos (9U) +#define DMAMUX_CFR_CSOF9_Msk (0x1UL << DMAMUX_CFR_CSOF9_Pos) /*!< 0x00000200 */ +#define DMAMUX_CFR_CSOF9 DMAMUX_CFR_CSOF9_Msk /*!< Clear Overrun Flag 9 */ +#define DMAMUX_CFR_CSOF10_Pos (10U) +#define DMAMUX_CFR_CSOF10_Msk (0x1UL << DMAMUX_CFR_CSOF10_Pos) /*!< 0x00000400 */ +#define DMAMUX_CFR_CSOF10 DMAMUX_CFR_CSOF10_Msk /*!< Clear Overrun Flag 10 */ +#define DMAMUX_CFR_CSOF11_Pos (11U) +#define DMAMUX_CFR_CSOF11_Msk (0x1UL << DMAMUX_CFR_CSOF11_Pos) /*!< 0x00000800 */ +#define DMAMUX_CFR_CSOF11 DMAMUX_CFR_CSOF11_Msk /*!< Clear Overrun Flag 11 */ +#define DMAMUX_CFR_CSOF12_Pos (12U) +#define DMAMUX_CFR_CSOF12_Msk (0x1UL << DMAMUX_CFR_CSOF12_Pos) /*!< 0x00001000 */ +#define DMAMUX_CFR_CSOF12 DMAMUX_CFR_CSOF12_Msk /*!< Clear Overrun Flag 12 */ +#define DMAMUX_CFR_CSOF13_Pos (13U) +#define DMAMUX_CFR_CSOF13_Msk (0x1UL << DMAMUX_CFR_CSOF13_Pos) /*!< 0x00002000 */ +#define DMAMUX_CFR_CSOF13 DMAMUX_CFR_CSOF13_Msk /*!< Clear Overrun Flag 13 */ + +/******************** Bits definition for DMAMUX_RGxCR register ************/ +#define DMAMUX_RGxCR_SIG_ID_Pos (0U) +#define DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */ +#define DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk /*!< Signal ID */ +#define DMAMUX_RGxCR_SIG_ID_0 (0x01U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGxCR_SIG_ID_1 (0x02U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGxCR_SIG_ID_2 (0x04U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGxCR_SIG_ID_3 (0x08U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGxCR_SIG_ID_4 (0x10U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_RGxCR_OIE_Pos (8U) +#define DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk /*!< Overrun interrupt enable */ +#define DMAMUX_RGxCR_GE_Pos (16U) +#define DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos) /*!< 0x00010000 */ +#define DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk /*!< Generation enable */ +#define DMAMUX_RGxCR_GPOL_Pos (17U) +#define DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk /*!< Generation polarity */ +#define DMAMUX_RGxCR_GPOL_0 (0x1U << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_RGxCR_GPOL_1 (0x2U << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_RGxCR_GNBREQ_Pos (19U) +#define DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk /*!< Number of request */ +#define DMAMUX_RGxCR_GNBREQ_0 (0x01U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_RGxCR_GNBREQ_1 (0x02U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_RGxCR_GNBREQ_2 (0x04U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_RGxCR_GNBREQ_3 (0x08U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_RGxCR_GNBREQ_4 (0x10U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */ + +/******************** Bits definition for DMAMUX_RGSR register **************/ +#define DMAMUX_RGSR_OF0_Pos (0U) +#define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk /*!< Overrun flag 0 */ +#define DMAMUX_RGSR_OF1_Pos (1U) +#define DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk /*!< Overrun flag 1 */ +#define DMAMUX_RGSR_OF2_Pos (2U) +#define DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk /*!< Overrun flag 2 */ +#define DMAMUX_RGSR_OF3_Pos (3U) +#define DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk /*!< Overrun flag 3 */ + +/******************** Bits definition for DMAMUX_RGCFR register **************/ +#define DMAMUX_RGCFR_COF0_Pos (0U) +#define DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk /*!< Clear Overrun flag 0 */ +#define DMAMUX_RGCFR_COF1_Pos (1U) +#define DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk /*!< Clear Overrun flag 1 */ +#define DMAMUX_RGCFR_COF2_Pos (2U) +#define DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk /*!< Clear Overrun flag 2 */ +#define DMAMUX_RGCFR_COF3_Pos (3U) +#define DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk /*!< Clear Overrun flag 3 */ + +/******************************************************************************/ +/* */ +/* External Interrupt/Event Controller */ +/* */ +/******************************************************************************/ + +/****************** Bit definition for EXTI_RTSR1 register ******************/ +#define EXTI_RTSR1_RT_Pos (0U) +#define EXTI_RTSR1_RT_Msk (0x803FFFFFUL << EXTI_RTSR1_RT_Pos) /*!< 0x803FFFFF */ +#define EXTI_RTSR1_RT EXTI_RTSR1_RT_Msk /*!< Rising trigger event configuration bit */ +#define EXTI_RTSR1_RT0_Pos (0U) +#define EXTI_RTSR1_RT0_Msk (0x1UL << EXTI_RTSR1_RT0_Pos) /*!< 0x00000001 */ +#define EXTI_RTSR1_RT0 EXTI_RTSR1_RT0_Msk /*!< Rising trigger event configuration bit of line 0 */ +#define EXTI_RTSR1_RT1_Pos (1U) +#define EXTI_RTSR1_RT1_Msk (0x1UL << EXTI_RTSR1_RT1_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR1_RT1 EXTI_RTSR1_RT1_Msk /*!< Rising trigger event configuration bit of line 1 */ +#define EXTI_RTSR1_RT2_Pos (2U) +#define EXTI_RTSR1_RT2_Msk (0x1UL << EXTI_RTSR1_RT2_Pos) /*!< 0x00000004 */ +#define EXTI_RTSR1_RT2 EXTI_RTSR1_RT2_Msk /*!< Rising trigger event configuration bit of line 2 */ +#define EXTI_RTSR1_RT3_Pos (3U) +#define EXTI_RTSR1_RT3_Msk (0x1UL << EXTI_RTSR1_RT3_Pos) /*!< 0x00000008 */ +#define EXTI_RTSR1_RT3 EXTI_RTSR1_RT3_Msk /*!< Rising trigger event configuration bit of line 3 */ +#define EXTI_RTSR1_RT4_Pos (4U) +#define EXTI_RTSR1_RT4_Msk (0x1UL << EXTI_RTSR1_RT4_Pos) /*!< 0x00000010 */ +#define EXTI_RTSR1_RT4 EXTI_RTSR1_RT4_Msk /*!< Rising trigger event configuration bit of line 4 */ +#define EXTI_RTSR1_RT5_Pos (5U) +#define EXTI_RTSR1_RT5_Msk (0x1UL << EXTI_RTSR1_RT5_Pos) /*!< 0x00000020 */ +#define EXTI_RTSR1_RT5 EXTI_RTSR1_RT5_Msk /*!< Rising trigger event configuration bit of line 5 */ +#define EXTI_RTSR1_RT6_Pos (6U) +#define EXTI_RTSR1_RT6_Msk (0x1UL << EXTI_RTSR1_RT6_Pos) /*!< 0x00000040 */ +#define EXTI_RTSR1_RT6 EXTI_RTSR1_RT6_Msk /*!< Rising trigger event configuration bit of line 6 */ +#define EXTI_RTSR1_RT7_Pos (7U) +#define EXTI_RTSR1_RT7_Msk (0x1UL << EXTI_RTSR1_RT7_Pos) /*!< 0x00000080 */ +#define EXTI_RTSR1_RT7 EXTI_RTSR1_RT7_Msk /*!< Rising trigger event configuration bit of line 7 */ +#define EXTI_RTSR1_RT8_Pos (8U) +#define EXTI_RTSR1_RT8_Msk (0x1UL << EXTI_RTSR1_RT8_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR1_RT8 EXTI_RTSR1_RT8_Msk /*!< Rising trigger event configuration bit of line 8 */ +#define EXTI_RTSR1_RT9_Pos (9U) +#define EXTI_RTSR1_RT9_Msk (0x1UL << EXTI_RTSR1_RT9_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR1_RT9 EXTI_RTSR1_RT9_Msk /*!< Rising trigger event configuration bit of line 9 */ +#define EXTI_RTSR1_RT10_Pos (10U) +#define EXTI_RTSR1_RT10_Msk (0x1UL << EXTI_RTSR1_RT10_Pos) /*!< 0x00000400 */ +#define EXTI_RTSR1_RT10 EXTI_RTSR1_RT10_Msk /*!< Rising trigger event configuration bit of line 10 */ +#define EXTI_RTSR1_RT11_Pos (11U) +#define EXTI_RTSR1_RT11_Msk (0x1UL << EXTI_RTSR1_RT11_Pos) /*!< 0x00000800 */ +#define EXTI_RTSR1_RT11 EXTI_RTSR1_RT11_Msk /*!< Rising trigger event configuration bit of line 11 */ +#define EXTI_RTSR1_RT12_Pos (12U) +#define EXTI_RTSR1_RT12_Msk (0x1UL << EXTI_RTSR1_RT12_Pos) /*!< 0x00001000 */ +#define EXTI_RTSR1_RT12 EXTI_RTSR1_RT12_Msk /*!< Rising trigger event configuration bit of line 12 */ +#define EXTI_RTSR1_RT13_Pos (13U) +#define EXTI_RTSR1_RT13_Msk (0x1UL << EXTI_RTSR1_RT13_Pos) /*!< 0x00002000 */ +#define EXTI_RTSR1_RT13 EXTI_RTSR1_RT13_Msk /*!< Rising trigger event configuration bit of line 13 */ +#define EXTI_RTSR1_RT14_Pos (14U) +#define EXTI_RTSR1_RT14_Msk (0x1UL << EXTI_RTSR1_RT14_Pos) /*!< 0x00004000 */ +#define EXTI_RTSR1_RT14 EXTI_RTSR1_RT14_Msk /*!< Rising trigger event configuration bit of line 14 */ +#define EXTI_RTSR1_RT15_Pos (15U) +#define EXTI_RTSR1_RT15_Msk (0x1UL << EXTI_RTSR1_RT15_Pos) /*!< 0x00008000 */ +#define EXTI_RTSR1_RT15 EXTI_RTSR1_RT15_Msk /*!< Rising trigger event configuration bit of line 15 */ +#define EXTI_RTSR1_RT16_Pos (16U) +#define EXTI_RTSR1_RT16_Msk (0x1UL << EXTI_RTSR1_RT16_Pos) /*!< 0x00010000 */ +#define EXTI_RTSR1_RT16 EXTI_RTSR1_RT16_Msk /*!< Rising trigger event configuration bit of line 16 */ +#define EXTI_RTSR1_RT17_Pos (17U) +#define EXTI_RTSR1_RT17_Msk (0x1UL << EXTI_RTSR1_RT17_Pos) /*!< 0x00020000 */ +#define EXTI_RTSR1_RT17 EXTI_RTSR1_RT17_Msk /*!< Rising trigger event configuration bit of line 17 */ +#define EXTI_RTSR1_RT18_Pos (18U) +#define EXTI_RTSR1_RT18_Msk (0x1UL << EXTI_RTSR1_RT18_Pos) /*!< 0x00040000 */ +#define EXTI_RTSR1_RT18 EXTI_RTSR1_RT18_Msk /*!< Rising trigger event configuration bit of line 18 */ +#define EXTI_RTSR1_RT19_Pos (19U) +#define EXTI_RTSR1_RT19_Msk (0x1UL << EXTI_RTSR1_RT19_Pos) /*!< 0x00080000 */ +#define EXTI_RTSR1_RT19 EXTI_RTSR1_RT19_Msk /*!< Rising trigger event configuration bit of line 19 */ +#define EXTI_RTSR1_RT20_Pos (20U) +#define EXTI_RTSR1_RT20_Msk (0x1UL << EXTI_RTSR1_RT20_Pos) /*!< 0x00100000 */ +#define EXTI_RTSR1_RT20 EXTI_RTSR1_RT20_Msk /*!< Rising trigger event configuration bit of line 20 */ +#define EXTI_RTSR1_RT21_Pos (21U) +#define EXTI_RTSR1_RT21_Msk (0x1UL << EXTI_RTSR1_RT21_Pos) /*!< 0x00200000 */ +#define EXTI_RTSR1_RT21 EXTI_RTSR1_RT21_Msk /*!< Rising trigger event configuration bit of line 21 */ +#define EXTI_RTSR1_RT31_Pos (31U) +#define EXTI_RTSR1_RT31_Msk (0x1UL << EXTI_RTSR1_RT31_Pos) /*!< 0x80000000 */ +#define EXTI_RTSR1_RT31 EXTI_RTSR1_RT31_Msk /*!< Rising trigger event configuration bit of line 31 */ + +/****************** Bit definition for EXTI_FTSR1 register ******************/ +#define EXTI_FTSR1_FT_Pos (0U) +#define EXTI_FTSR1_FT_Msk (0x803FFFFFUL << EXTI_FTSR1_FT_Pos) /*!< 0x803FFFFF */ +#define EXTI_FTSR1_FT EXTI_FTSR1_FT_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_FTSR1_FT0_Pos (0U) +#define EXTI_FTSR1_FT0_Msk (0x1UL << EXTI_FTSR1_FT0_Pos) /*!< 0x00000001 */ +#define EXTI_FTSR1_FT0 EXTI_FTSR1_FT0_Msk /*!< Falling trigger event configuration bit of line 0 */ +#define EXTI_FTSR1_FT1_Pos (1U) +#define EXTI_FTSR1_FT1_Msk (0x1UL << EXTI_FTSR1_FT1_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR1_FT1 EXTI_FTSR1_FT1_Msk /*!< Falling trigger event configuration bit of line 1 */ +#define EXTI_FTSR1_FT2_Pos (2U) +#define EXTI_FTSR1_FT2_Msk (0x1UL << EXTI_FTSR1_FT2_Pos) /*!< 0x00000004 */ +#define EXTI_FTSR1_FT2 EXTI_FTSR1_FT2_Msk /*!< Falling trigger event configuration bit of line 2 */ +#define EXTI_FTSR1_FT3_Pos (3U) +#define EXTI_FTSR1_FT3_Msk (0x1UL << EXTI_FTSR1_FT3_Pos) /*!< 0x00000008 */ +#define EXTI_FTSR1_FT3 EXTI_FTSR1_FT3_Msk /*!< Falling trigger event configuration bit of line 3 */ +#define EXTI_FTSR1_FT4_Pos (4U) +#define EXTI_FTSR1_FT4_Msk (0x1UL << EXTI_FTSR1_FT4_Pos) /*!< 0x00000010 */ +#define EXTI_FTSR1_FT4 EXTI_FTSR1_FT4_Msk /*!< Falling trigger event configuration bit of line 4 */ +#define EXTI_FTSR1_FT5_Pos (5U) +#define EXTI_FTSR1_FT5_Msk (0x1UL << EXTI_FTSR1_FT5_Pos) /*!< 0x00000020 */ +#define EXTI_FTSR1_FT5 EXTI_FTSR1_FT5_Msk /*!< Falling trigger event configuration bit of line 5 */ +#define EXTI_FTSR1_FT6_Pos (6U) +#define EXTI_FTSR1_FT6_Msk (0x1UL << EXTI_FTSR1_FT6_Pos) /*!< 0x00000040 */ +#define EXTI_FTSR1_FT6 EXTI_FTSR1_FT6_Msk /*!< Falling trigger event configuration bit of line 6 */ +#define EXTI_FTSR1_FT7_Pos (7U) +#define EXTI_FTSR1_FT7_Msk (0x1UL << EXTI_FTSR1_FT7_Pos) /*!< 0x00000080 */ +#define EXTI_FTSR1_FT7 EXTI_FTSR1_FT7_Msk /*!< Falling trigger event configuration bit of line 7 */ +#define EXTI_FTSR1_FT8_Pos (8U) +#define EXTI_FTSR1_FT8_Msk (0x1UL << EXTI_FTSR1_FT8_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR1_FT8 EXTI_FTSR1_FT8_Msk /*!< Falling trigger event configuration bit of line 8 */ +#define EXTI_FTSR1_FT9_Pos (9U) +#define EXTI_FTSR1_FT9_Msk (0x1UL << EXTI_FTSR1_FT9_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR1_FT9 EXTI_FTSR1_FT9_Msk /*!< Falling trigger event configuration bit of line 9 */ +#define EXTI_FTSR1_FT10_Pos (10U) +#define EXTI_FTSR1_FT10_Msk (0x1UL << EXTI_FTSR1_FT10_Pos) /*!< 0x00000400 */ +#define EXTI_FTSR1_FT10 EXTI_FTSR1_FT10_Msk /*!< Falling trigger event configuration bit of line 10 */ +#define EXTI_FTSR1_FT11_Pos (11U) +#define EXTI_FTSR1_FT11_Msk (0x1UL << EXTI_FTSR1_FT11_Pos) /*!< 0x00000800 */ +#define EXTI_FTSR1_FT11 EXTI_FTSR1_FT11_Msk /*!< Falling trigger event configuration bit of line 11 */ +#define EXTI_FTSR1_FT12_Pos (12U) +#define EXTI_FTSR1_FT12_Msk (0x1UL << EXTI_FTSR1_FT12_Pos) /*!< 0x00001000 */ +#define EXTI_FTSR1_FT12 EXTI_FTSR1_FT12_Msk /*!< Falling trigger event configuration bit of line 12 */ +#define EXTI_FTSR1_FT13_Pos (13U) +#define EXTI_FTSR1_FT13_Msk (0x1UL << EXTI_FTSR1_FT13_Pos) /*!< 0x00002000 */ +#define EXTI_FTSR1_FT13 EXTI_FTSR1_FT13_Msk /*!< Falling trigger event configuration bit of line 13 */ +#define EXTI_FTSR1_FT14_Pos (14U) +#define EXTI_FTSR1_FT14_Msk (0x1UL << EXTI_FTSR1_FT14_Pos) /*!< 0x00004000 */ +#define EXTI_FTSR1_FT14 EXTI_FTSR1_FT14_Msk /*!< Falling trigger event configuration bit of line 14 */ +#define EXTI_FTSR1_FT15_Pos (15U) +#define EXTI_FTSR1_FT15_Msk (0x1UL << EXTI_FTSR1_FT15_Pos) /*!< 0x00008000 */ +#define EXTI_FTSR1_FT15 EXTI_FTSR1_FT15_Msk /*!< Falling trigger event configuration bit of line 15 */ +#define EXTI_FTSR1_FT16_Pos (16U) +#define EXTI_FTSR1_FT16_Msk (0x1UL << EXTI_FTSR1_FT16_Pos) /*!< 0x00010000 */ +#define EXTI_FTSR1_FT16 EXTI_FTSR1_FT16_Msk /*!< Falling trigger event configuration bit of line 16 */ +#define EXTI_FTSR1_FT17_Pos (17U) +#define EXTI_FTSR1_FT17_Msk (0x1UL << EXTI_FTSR1_FT17_Pos) /*!< 0x00020000 */ +#define EXTI_FTSR1_FT17 EXTI_FTSR1_FT17_Msk /*!< Falling trigger event configuration bit of line 17 */ +#define EXTI_FTSR1_FT18_Pos (18U) +#define EXTI_FTSR1_FT18_Msk (0x1UL << EXTI_FTSR1_FT18_Pos) /*!< 0x00040000 */ +#define EXTI_FTSR1_FT18 EXTI_FTSR1_FT18_Msk /*!< Falling trigger event configuration bit of line 18 */ +#define EXTI_FTSR1_FT19_Pos (19U) +#define EXTI_FTSR1_FT19_Msk (0x1UL << EXTI_FTSR1_FT19_Pos) /*!< 0x00080000 */ +#define EXTI_FTSR1_FT19 EXTI_FTSR1_FT19_Msk /*!< Falling trigger event configuration bit of line 19 */ + +/****************** Bit definition for EXTI_SWIER1 register *****************/ +#define EXTI_SWIER1_SWI_Pos (0U) +#define EXTI_SWIER1_SWI_Msk (0x803FFFFFUL << EXTI_SWIER1_SWI_Pos) /*!< 0x803FFFFF */ +#define EXTI_SWIER1_SWI EXTI_SWIER1_SWI_Msk /*!< Software interrupt */ +#define EXTI_SWIER1_SWI0_Pos (0U) +#define EXTI_SWIER1_SWI0_Msk (0x1UL << EXTI_SWIER1_SWI0_Pos) /*!< 0x00000001 */ +#define EXTI_SWIER1_SWI0 EXTI_SWIER1_SWI0_Msk /*!< Software Interrupt on line 0 */ +#define EXTI_SWIER1_SWI1_Pos (1U) +#define EXTI_SWIER1_SWI1_Msk (0x1UL << EXTI_SWIER1_SWI1_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER1_SWI1 EXTI_SWIER1_SWI1_Msk /*!< Software Interrupt on line 1 */ +#define EXTI_SWIER1_SWI2_Pos (2U) +#define EXTI_SWIER1_SWI2_Msk (0x1UL << EXTI_SWIER1_SWI2_Pos) /*!< 0x00000004 */ +#define EXTI_SWIER1_SWI2 EXTI_SWIER1_SWI2_Msk /*!< Software Interrupt on line 2 */ +#define EXTI_SWIER1_SWI3_Pos (3U) +#define EXTI_SWIER1_SWI3_Msk (0x1UL << EXTI_SWIER1_SWI3_Pos) /*!< 0x00000008 */ +#define EXTI_SWIER1_SWI3 EXTI_SWIER1_SWI3_Msk /*!< Software Interrupt on line 3 */ +#define EXTI_SWIER1_SWI4_Pos (4U) +#define EXTI_SWIER1_SWI4_Msk (0x1UL << EXTI_SWIER1_SWI4_Pos) /*!< 0x00000010 */ +#define EXTI_SWIER1_SWI4 EXTI_SWIER1_SWI4_Msk /*!< Software Interrupt on line 4 */ +#define EXTI_SWIER1_SWI5_Pos (5U) +#define EXTI_SWIER1_SWI5_Msk (0x1UL << EXTI_SWIER1_SWI5_Pos) /*!< 0x00000020 */ +#define EXTI_SWIER1_SWI5 EXTI_SWIER1_SWI5_Msk /*!< Software Interrupt on line 5 */ +#define EXTI_SWIER1_SWI6_Pos (6U) +#define EXTI_SWIER1_SWI6_Msk (0x1UL << EXTI_SWIER1_SWI6_Pos) /*!< 0x00000040 */ +#define EXTI_SWIER1_SWI6 EXTI_SWIER1_SWI6_Msk /*!< Software Interrupt on line 6 */ +#define EXTI_SWIER1_SWI7_Pos (7U) +#define EXTI_SWIER1_SWI7_Msk (0x1UL << EXTI_SWIER1_SWI7_Pos) /*!< 0x00000080 */ +#define EXTI_SWIER1_SWI7 EXTI_SWIER1_SWI7_Msk /*!< Software Interrupt on line 7 */ +#define EXTI_SWIER1_SWI8_Pos (8U) +#define EXTI_SWIER1_SWI8_Msk (0x1UL << EXTI_SWIER1_SWI8_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER1_SWI8 EXTI_SWIER1_SWI8_Msk /*!< Software Interrupt on line 8 */ +#define EXTI_SWIER1_SWI9_Pos (9U) +#define EXTI_SWIER1_SWI9_Msk (0x1UL << EXTI_SWIER1_SWI9_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER1_SWI9 EXTI_SWIER1_SWI9_Msk /*!< Software Interrupt on line 9 */ +#define EXTI_SWIER1_SWI10_Pos (10U) +#define EXTI_SWIER1_SWI10_Msk (0x1UL << EXTI_SWIER1_SWI10_Pos) /*!< 0x00000400 */ +#define EXTI_SWIER1_SWI10 EXTI_SWIER1_SWI10_Msk /*!< Software Interrupt on line 10 */ +#define EXTI_SWIER1_SWI11_Pos (11U) +#define EXTI_SWIER1_SWI11_Msk (0x1UL << EXTI_SWIER1_SWI11_Pos) /*!< 0x00000800 */ +#define EXTI_SWIER1_SWI11 EXTI_SWIER1_SWI11_Msk /*!< Software Interrupt on line 11 */ +#define EXTI_SWIER1_SWI12_Pos (12U) +#define EXTI_SWIER1_SWI12_Msk (0x1UL << EXTI_SWIER1_SWI12_Pos) /*!< 0x00001000 */ +#define EXTI_SWIER1_SWI12 EXTI_SWIER1_SWI12_Msk /*!< Software Interrupt on line 12 */ +#define EXTI_SWIER1_SWI13_Pos (13U) +#define EXTI_SWIER1_SWI13_Msk (0x1UL << EXTI_SWIER1_SWI13_Pos) /*!< 0x00002000 */ +#define EXTI_SWIER1_SWI13 EXTI_SWIER1_SWI13_Msk /*!< Software Interrupt on line 13 */ +#define EXTI_SWIER1_SWI14_Pos (14U) +#define EXTI_SWIER1_SWI14_Msk (0x1UL << EXTI_SWIER1_SWI14_Pos) /*!< 0x00004000 */ +#define EXTI_SWIER1_SWI14 EXTI_SWIER1_SWI14_Msk /*!< Software Interrupt on line 14 */ +#define EXTI_SWIER1_SWI15_Pos (15U) +#define EXTI_SWIER1_SWI15_Msk (0x1UL << EXTI_SWIER1_SWI15_Pos) /*!< 0x00008000 */ +#define EXTI_SWIER1_SWI15 EXTI_SWIER1_SWI15_Msk /*!< Software Interrupt on line 15 */ +#define EXTI_SWIER1_SWI16_Pos (16U) +#define EXTI_SWIER1_SWI16_Msk (0x1UL << EXTI_SWIER1_SWI16_Pos) /*!< 0x00010000 */ +#define EXTI_SWIER1_SWI16 EXTI_SWIER1_SWI16_Msk /*!< Software Interrupt on line 16 */ +#define EXTI_SWIER1_SWI17_Pos (17U) +#define EXTI_SWIER1_SWI17_Msk (0x1UL << EXTI_SWIER1_SWI17_Pos) /*!< 0x00020000 */ +#define EXTI_SWIER1_SWI17 EXTI_SWIER1_SWI17_Msk /*!< Software Interrupt on line 17 */ +#define EXTI_SWIER1_SWI18_Pos (18U) +#define EXTI_SWIER1_SWI18_Msk (0x1UL << EXTI_SWIER1_SWI18_Pos) /*!< 0x00040000 */ +#define EXTI_SWIER1_SWI18 EXTI_SWIER1_SWI18_Msk /*!< Software Interrupt on line 18 */ +#define EXTI_SWIER1_SWI19_Pos (19U) +#define EXTI_SWIER1_SWI19_Msk (0x1UL << EXTI_SWIER1_SWI19_Pos) /*!< 0x00080000 */ +#define EXTI_SWIER1_SWI19 EXTI_SWIER1_SWI19_Msk /*!< Software Interrupt on line 19 */ + +/******************* Bit definition for EXTI_PR1 register *******************/ +#define EXTI_PR1_PIF_Pos (0U) +#define EXTI_PR1_PIF_Msk (0x803FFFFFUL << EXTI_PR1_PIF_Pos) /*!< 0x803FFFFF */ +#define EXTI_PR1_PIF EXTI_PR1_PIF_Msk /*!< Pending bit */ +#define EXTI_PR1_PIF0_Pos (0U) +#define EXTI_PR1_PIF0_Msk (0x1UL << EXTI_PR1_PIF0_Pos) /*!< 0x00000001 */ +#define EXTI_PR1_PIF0 EXTI_PR1_PIF0_Msk /*!< Pending bit for line 0 */ +#define EXTI_PR1_PIF1_Pos (1U) +#define EXTI_PR1_PIF1_Msk (0x1UL << EXTI_PR1_PIF1_Pos) /*!< 0x00000002 */ +#define EXTI_PR1_PIF1 EXTI_PR1_PIF1_Msk /*!< Pending bit for line 1 */ +#define EXTI_PR1_PIF2_Pos (2U) +#define EXTI_PR1_PIF2_Msk (0x1UL << EXTI_PR1_PIF2_Pos) /*!< 0x00000004 */ +#define EXTI_PR1_PIF2 EXTI_PR1_PIF2_Msk /*!< Pending bit for line 2 */ +#define EXTI_PR1_PIF3_Pos (3U) +#define EXTI_PR1_PIF3_Msk (0x1UL << EXTI_PR1_PIF3_Pos) /*!< 0x00000008 */ +#define EXTI_PR1_PIF3 EXTI_PR1_PIF3_Msk /*!< Pending bit for line 3 */ +#define EXTI_PR1_PIF4_Pos (4U) +#define EXTI_PR1_PIF4_Msk (0x1UL << EXTI_PR1_PIF4_Pos) /*!< 0x00000010 */ +#define EXTI_PR1_PIF4 EXTI_PR1_PIF4_Msk /*!< Pending bit for line 4 */ +#define EXTI_PR1_PIF5_Pos (5U) +#define EXTI_PR1_PIF5_Msk (0x1UL << EXTI_PR1_PIF5_Pos) /*!< 0x00000020 */ +#define EXTI_PR1_PIF5 EXTI_PR1_PIF5_Msk /*!< Pending bit for line 5 */ +#define EXTI_PR1_PIF6_Pos (6U) +#define EXTI_PR1_PIF6_Msk (0x1UL << EXTI_PR1_PIF6_Pos) /*!< 0x00000040 */ +#define EXTI_PR1_PIF6 EXTI_PR1_PIF6_Msk /*!< Pending bit for line 6 */ +#define EXTI_PR1_PIF7_Pos (7U) +#define EXTI_PR1_PIF7_Msk (0x1UL << EXTI_PR1_PIF7_Pos) /*!< 0x00000080 */ +#define EXTI_PR1_PIF7 EXTI_PR1_PIF7_Msk /*!< Pending bit for line 7 */ +#define EXTI_PR1_PIF8_Pos (8U) +#define EXTI_PR1_PIF8_Msk (0x1UL << EXTI_PR1_PIF8_Pos) /*!< 0x00000100 */ +#define EXTI_PR1_PIF8 EXTI_PR1_PIF8_Msk /*!< Pending bit for line 8 */ +#define EXTI_PR1_PIF9_Pos (9U) +#define EXTI_PR1_PIF9_Msk (0x1UL << EXTI_PR1_PIF9_Pos) /*!< 0x00000200 */ +#define EXTI_PR1_PIF9 EXTI_PR1_PIF9_Msk /*!< Pending bit for line 9 */ +#define EXTI_PR1_PIF10_Pos (10U) +#define EXTI_PR1_PIF10_Msk (0x1UL << EXTI_PR1_PIF10_Pos) /*!< 0x00000400 */ +#define EXTI_PR1_PIF10 EXTI_PR1_PIF10_Msk /*!< Pending bit for line 10 */ +#define EXTI_PR1_PIF11_Pos (11U) +#define EXTI_PR1_PIF11_Msk (0x1UL << EXTI_PR1_PIF11_Pos) /*!< 0x00000800 */ +#define EXTI_PR1_PIF11 EXTI_PR1_PIF11_Msk /*!< Pending bit for line 11 */ +#define EXTI_PR1_PIF12_Pos (12U) +#define EXTI_PR1_PIF12_Msk (0x1UL << EXTI_PR1_PIF12_Pos) /*!< 0x00001000 */ +#define EXTI_PR1_PIF12 EXTI_PR1_PIF12_Msk /*!< Pending bit for line 12 */ +#define EXTI_PR1_PIF13_Pos (13U) +#define EXTI_PR1_PIF13_Msk (0x1UL << EXTI_PR1_PIF13_Pos) /*!< 0x00002000 */ +#define EXTI_PR1_PIF13 EXTI_PR1_PIF13_Msk /*!< Pending bit for line 13 */ +#define EXTI_PR1_PIF14_Pos (14U) +#define EXTI_PR1_PIF14_Msk (0x1UL << EXTI_PR1_PIF14_Pos) /*!< 0x00004000 */ +#define EXTI_PR1_PIF14 EXTI_PR1_PIF14_Msk /*!< Pending bit for line 14 */ +#define EXTI_PR1_PIF15_Pos (15U) +#define EXTI_PR1_PIF15_Msk (0x1UL << EXTI_PR1_PIF15_Pos) /*!< 0x00008000 */ +#define EXTI_PR1_PIF15 EXTI_PR1_PIF15_Msk /*!< Pending bit for line 15 */ +#define EXTI_PR1_PIF16_Pos (16U) +#define EXTI_PR1_PIF16_Msk (0x1UL << EXTI_PR1_PIF16_Pos) /*!< 0x00010000 */ +#define EXTI_PR1_PIF16 EXTI_PR1_PIF16_Msk /*!< Pending bit for line 16 */ +#define EXTI_PR1_PIF17_Pos (17U) +#define EXTI_PR1_PIF17_Msk (0x1UL << EXTI_PR1_PIF17_Pos) /*!< 0x00020000 */ +#define EXTI_PR1_PIF17 EXTI_PR1_PIF17_Msk /*!< Pending bit for line 17 */ +#define EXTI_PR1_PIF18_Pos (18U) +#define EXTI_PR1_PIF18_Msk (0x1UL << EXTI_PR1_PIF18_Pos) /*!< 0x00040000 */ +#define EXTI_PR1_PIF18 EXTI_PR1_PIF18_Msk /*!< Pending bit for line 18 */ +#define EXTI_PR1_PIF19_Pos (19U) +#define EXTI_PR1_PIF19_Msk (0x1UL << EXTI_PR1_PIF19_Pos) /*!< 0x00080000 */ +#define EXTI_PR1_PIF19 EXTI_PR1_PIF19_Msk /*!< Pending bit for line 19 */ + +/****************** Bit definition for EXTI_RTSR2 register ******************/ +#define EXTI_RTSR2_RT_Pos (0U) +#define EXTI_RTSR2_RT_Msk (0x302UL << EXTI_RTSR2_RT_Pos) /*!< 0x00000302 */ +#define EXTI_RTSR2_RT EXTI_RTSR2_RT_Msk /*!< Rising trigger event configuration bit */ +#define EXTI_RTSR2_RT33_Pos (1U) +#define EXTI_RTSR2_RT33_Msk (0x1UL << EXTI_RTSR2_RT33_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR2_RT33 EXTI_RTSR2_RT33_Msk /*!< Rising trigger event configuration bit of line 33 */ +#define EXTI_RTSR2_RT40_Pos (8U) +#define EXTI_RTSR2_RT40_Msk (0x1UL << EXTI_RTSR2_RT40_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR2_RT40 EXTI_RTSR2_RT40_Msk /*!< Rising trigger event configuration bit of line 40 */ +#define EXTI_RTSR2_RT41_Pos (9U) +#define EXTI_RTSR2_RT41_Msk (0x1UL << EXTI_RTSR2_RT41_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR2_RT41 EXTI_RTSR2_RT41_Msk /*!< Rising trigger event configuration bit of line 41 */ + +/****************** Bit definition for EXTI_FTSR2 register ******************/ +#define EXTI_FTSR2_FT_Pos (0U) +#define EXTI_FTSR2_FT_Msk (0x302UL << EXTI_FTSR2_FT_Pos) /*!< 0x00000302 */ +#define EXTI_FTSR2_FT EXTI_FTSR2_FT_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_FTSR2_FT33_Pos (1U) +#define EXTI_FTSR2_FT33_Msk (0x1UL << EXTI_FTSR2_FT33_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR2_FT33 EXTI_FTSR2_FT33_Msk /*!< Falling trigger event configuration bit of line 33 */ +#define EXTI_FTSR2_FT40_Pos (8U) +#define EXTI_FTSR2_FT40_Msk (0x1UL << EXTI_FTSR2_FT40_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR2_FT40 EXTI_FTSR2_FT40_Msk /*!< Falling trigger event configuration bit of line 40 */ +#define EXTI_FTSR2_FT41_Pos (9U) +#define EXTI_FTSR2_FT41_Msk (0x1UL << EXTI_FTSR2_FT41_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR2_FT41 EXTI_FTSR2_FT41_Msk /*!< Falling trigger event configuration bit of line 41 */ + +/****************** Bit definition for EXTI_SWIER2 register *****************/ +#define EXTI_SWIER2_SWI_Pos (0U) +#define EXTI_SWIER2_SWI_Msk (0x302UL << EXTI_SWIER2_SWI_Pos) /*!< 0x00000302 */ +#define EXTI_SWIER2_SWI EXTI_SWIER2_SWI_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_SWIER2_SWI33_Pos (1U) +#define EXTI_SWIER2_SWI33_Msk (0x1UL << EXTI_SWIER2_SWI33_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER2_SWI33 EXTI_SWIER2_SWI33_Msk /*!< Software Interrupt on line 33 */ +#define EXTI_SWIER2_SWI40_Pos (8U) +#define EXTI_SWIER2_SWI40_Msk (0x1UL << EXTI_SWIER2_SWI40_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER2_SWI40 EXTI_SWIER2_SWI40_Msk /*!< Software Interrupt on line 40 */ +#define EXTI_SWIER2_SWI41_Pos (9U) +#define EXTI_SWIER2_SWI41_Msk (0x1UL << EXTI_SWIER2_SWI41_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER2_SWI41 EXTI_SWIER2_SWI41_Msk /*!< Software Interrupt on line 41 */ + +/******************* Bit definition for EXTI_PR2 register *******************/ +#define EXTI_PR2_PIF_Pos (0U) +#define EXTI_PR2_PIF_Msk (0x302UL << EXTI_PR2_PIF_Pos) /*!< 0x00000302 */ +#define EXTI_PR2_PIF EXTI_PR2_PIF_Msk /*!< Pending bit */ +#define EXTI_PR2_PIF33_Pos (1U) +#define EXTI_PR2_PIF33_Msk (0x1UL << EXTI_PR2_PIF33_Pos) /*!< 0x00000002 */ +#define EXTI_PR2_PIF33 EXTI_PR2_PIF33_Msk /*!< Pending bit for line 33 */ +#define EXTI_PR2_PIF40_Pos (8U) +#define EXTI_PR2_PIF40_Msk (0x1UL << EXTI_PR2_PIF40_Pos) /*!< 0x00000100 */ +#define EXTI_PR2_PIF40 EXTI_PR2_PIF40_Msk /*!< Pending bit for line 40 */ +#define EXTI_PR2_PIF41_Pos (9U) +#define EXTI_PR2_PIF41_Msk (0x1UL << EXTI_PR2_PIF41_Pos) /*!< 0x00000200 */ +#define EXTI_PR2_PIF41 EXTI_PR2_PIF41_Msk /*!< Pending bit for line 41 */ + +/******************** Bits definition for EXTI_IMR1 register ****************/ +#define EXTI_IMR1_Pos (0U) +#define EXTI_IMR1_Msk (0xFFFFFFFFUL << EXTI_IMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_IMR1_IM EXTI_IMR1_Msk /*!< CPU1 wakeup with interrupt Mask on Event */ +#define EXTI_IMR1_IM0_Pos (0U) +#define EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk /*!< CPU1 Interrupt Mask on line 0 */ +#define EXTI_IMR1_IM1_Pos (1U) +#define EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk /*!< CPU1 Interrupt Mask on line 1 */ +#define EXTI_IMR1_IM2_Pos (2U) +#define EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk /*!< CPU1 Interrupt Mask on line 2 */ +#define EXTI_IMR1_IM3_Pos (3U) +#define EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk /*!< CPU1 Interrupt Mask on line 3 */ +#define EXTI_IMR1_IM4_Pos (4U) +#define EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk /*!< CPU1 Interrupt Mask on line 4 */ +#define EXTI_IMR1_IM5_Pos (5U) +#define EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk /*!< CPU1 Interrupt Mask on line 5 */ +#define EXTI_IMR1_IM6_Pos (6U) +#define EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk /*!< CPU1 Interrupt Mask on line 6 */ +#define EXTI_IMR1_IM7_Pos (7U) +#define EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk /*!< CPU1 Interrupt Mask on line 7 */ +#define EXTI_IMR1_IM8_Pos (8U) +#define EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk /*!< CPU1 Interrupt Mask on line 8 */ +#define EXTI_IMR1_IM9_Pos (9U) +#define EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk /*!< CPU1 Interrupt Mask on line 9 */ +#define EXTI_IMR1_IM10_Pos (10U) +#define EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk /*!< CPU1 Interrupt Mask on line 10 */ +#define EXTI_IMR1_IM11_Pos (11U) +#define EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk /*!< CPU1 Interrupt Mask on line 11 */ +#define EXTI_IMR1_IM12_Pos (12U) +#define EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk /*!< CPU1 Interrupt Mask on line 12 */ +#define EXTI_IMR1_IM13_Pos (13U) +#define EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk /*!< CPU1 Interrupt Mask on line 13 */ +#define EXTI_IMR1_IM14_Pos (14U) +#define EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk /*!< CPU1 Interrupt Mask on line 14 */ +#define EXTI_IMR1_IM15_Pos (15U) +#define EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk /*!< CPU1 Interrupt Mask on line 15 */ +#define EXTI_IMR1_IM16_Pos (16U) +#define EXTI_IMR1_IM16_Msk (0x1UL << EXTI_IMR1_IM16_Pos) /*!< 0x00010000 */ +#define EXTI_IMR1_IM16 EXTI_IMR1_IM16_Msk /*!< CPU1 Interrupt Mask on line 16 */ +#define EXTI_IMR1_IM17_Pos (17U) +#define EXTI_IMR1_IM17_Msk (0x1UL << EXTI_IMR1_IM17_Pos) /*!< 0x00020000 */ +#define EXTI_IMR1_IM17 EXTI_IMR1_IM17_Msk /*!< CPU1 Interrupt Mask on line 17 */ +#define EXTI_IMR1_IM18_Pos (18U) +#define EXTI_IMR1_IM18_Msk (0x1UL << EXTI_IMR1_IM18_Pos) /*!< 0x00040000 */ +#define EXTI_IMR1_IM18 EXTI_IMR1_IM18_Msk /*!< CPU1 Interrupt Mask on line 18 */ +#define EXTI_IMR1_IM19_Pos (19U) +#define EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk /*!< CPU1 Interrupt Mask on line 19 */ +#define EXTI_IMR1_IM22_Pos (22U) +#define EXTI_IMR1_IM22_Msk (0x1UL << EXTI_IMR1_IM22_Pos) /*!< 0x00400000 */ +#define EXTI_IMR1_IM22 EXTI_IMR1_IM22_Msk /*!< CPU1 Interrupt Mask on line 22 */ +#define EXTI_IMR1_IM24_Pos (24U) +#define EXTI_IMR1_IM24_Msk (0x1UL << EXTI_IMR1_IM24_Pos) /*!< 0x01000000 */ +#define EXTI_IMR1_IM24 EXTI_IMR1_IM24_Msk /*!< CPU1 Interrupt Mask on line 24 */ +#define EXTI_IMR1_IM29_Pos (29U) +#define EXTI_IMR1_IM29_Msk (0x1UL << EXTI_IMR1_IM29_Pos) /*!< 0x20000000 */ +#define EXTI_IMR1_IM29 EXTI_IMR1_IM29_Msk /*!< CPU1 Interrupt Mask on line 29 */ +#define EXTI_IMR1_IM30_Pos (30U) +#define EXTI_IMR1_IM30_Msk (0x1UL << EXTI_IMR1_IM30_Pos) /*!< 0x40000000 */ +#define EXTI_IMR1_IM30 EXTI_IMR1_IM30_Msk /*!< CPU1 Interrupt Mask on line 30 */ + +/******************** Bits definition for EXTI_EMR1 register ****************/ +#define EXTI_EMR1_Pos (0U) +#define EXTI_EMR1_Msk (0x003EFFFFUL << EXTI_EMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_EMR1_EM EXTI_EMR1_Msk /*!< CPU1 Event Mask */ +#define EXTI_EMR1_EM0_Pos (0U) +#define EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk /*!< CPU1 Event Mask on line 0 */ +#define EXTI_EMR1_EM1_Pos (1U) +#define EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk /*!< CPU1 Event Mask on line 1 */ +#define EXTI_EMR1_EM2_Pos (2U) +#define EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk /*!< CPU1 Event Mask on line 2 */ +#define EXTI_EMR1_EM3_Pos (3U) +#define EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk /*!< CPU1 Event Mask on line 3 */ +#define EXTI_EMR1_EM4_Pos (4U) +#define EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk /*!< CPU1 Event Mask on line 4 */ +#define EXTI_EMR1_EM5_Pos (5U) +#define EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk /*!< CPU1 Event Mask on line 5 */ +#define EXTI_EMR1_EM6_Pos (6U) +#define EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk /*!< CPU1 Event Mask on line 6 */ +#define EXTI_EMR1_EM7_Pos (7U) +#define EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk /*!< CPU1 Event Mask on line 7 */ +#define EXTI_EMR1_EM8_Pos (8U) +#define EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk /*!< CPU1 Event Mask on line 8 */ +#define EXTI_EMR1_EM9_Pos (9U) +#define EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk /*!< CPU1 Event Mask on line 9 */ +#define EXTI_EMR1_EM10_Pos (10U) +#define EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk /*!< CPU1 Event Mask on line 10 */ +#define EXTI_EMR1_EM11_Pos (11U) +#define EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk /*!< CPU1 Event Mask on line 11 */ +#define EXTI_EMR1_EM12_Pos (12U) +#define EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk /*!< CPU1 Event Mask on line 12 */ +#define EXTI_EMR1_EM13_Pos (13U) +#define EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk /*!< CPU1 Event Mask on line 13 */ +#define EXTI_EMR1_EM14_Pos (14U) +#define EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk /*!< CPU1 Event Mask on line 14 */ +#define EXTI_EMR1_EM15_Pos (15U) +#define EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk /*!< CPU1 Event Mask on line 15 */ +#define EXTI_EMR1_EM17_Pos (17U) +#define EXTI_EMR1_EM17_Msk (0x1UL << EXTI_EMR1_EM17_Pos) /*!< 0x00020000 */ +#define EXTI_EMR1_EM17 EXTI_EMR1_EM17_Msk /*!< CPU1 Event Mask on line 17 */ +#define EXTI_EMR1_EM18_Pos (18U) +#define EXTI_EMR1_EM18_Msk (0x1UL << EXTI_EMR1_EM18_Pos) /*!< 0x00040000 */ +#define EXTI_EMR1_EM18 EXTI_EMR1_EM18_Msk /*!< CPU1 Event Mask on line 18 */ +#define EXTI_EMR1_EM19_Pos (19U) +#define EXTI_EMR1_EM19_Msk (0x1UL << EXTI_EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_EMR1_EM19 EXTI_EMR1_EM19_Msk /*!< CPU1 Event Mask on line 19 */ + +/******************** Bits definition for EXTI_IMR2 register ****************/ +#define EXTI_IMR2_Pos (0U) +#define EXTI_IMR2_Msk (0x0001FFFFUL << EXTI_IMR2_Pos) /*!< 0x0001FFFF */ +#define EXTI_IMR2_IM EXTI_IMR2_Msk /*!< CPU1 Interrupt Mask */ +#define EXTI_IMR2_IM33_Pos (1U) +#define EXTI_IMR2_IM33_Msk (0x1UL << EXTI_IMR2_IM33_Pos) /*!< 0x00000002 */ +#define EXTI_IMR2_IM33 EXTI_IMR2_IM33_Msk /*!< CPU1 Interrupt Mask on line 33 */ +#define EXTI_IMR2_IM36_Pos (4U) +#define EXTI_IMR2_IM36_Msk (0x1UL << EXTI_IMR2_IM36_Pos) /*!< 0x00000010 */ +#define EXTI_IMR2_IM36 EXTI_IMR2_IM36_Msk /*!< CPU1 Interrupt Mask on line 36 */ +#define EXTI_IMR2_IM37_Pos (5U) +#define EXTI_IMR2_IM37_Msk (0x1UL << EXTI_IMR2_IM37_Pos) /*!< 0x00000020 */ +#define EXTI_IMR2_IM37 EXTI_IMR2_IM37_Msk /*!< CPU1 Interrupt Mask on line 37 */ +#define EXTI_IMR2_IM38_Pos (6U) +#define EXTI_IMR2_IM38_Msk (0x1UL << EXTI_IMR2_IM38_Pos) /*!< 0x00000040 */ +#define EXTI_IMR2_IM38 EXTI_IMR2_IM38_Msk /*!< CPU1 Interrupt Mask on line 38 */ +#define EXTI_IMR2_IM39_Pos (7U) +#define EXTI_IMR2_IM39_Msk (0x1UL << EXTI_IMR2_IM39_Pos) /*!< 0x00000080 */ +#define EXTI_IMR2_IM39 EXTI_IMR2_IM39_Msk /*!< CPU1 Interrupt Mask on line 39 */ +#define EXTI_IMR2_IM40_Pos (8U) +#define EXTI_IMR2_IM40_Msk (0x1UL << EXTI_IMR2_IM40_Pos) /*!< 0x00000100 */ +#define EXTI_IMR2_IM40 EXTI_IMR2_IM40_Msk /*!< CPU1 Interrupt Mask on line 40 */ +#define EXTI_IMR2_IM41_Pos (9U) +#define EXTI_IMR2_IM41_Msk (0x1UL << EXTI_IMR2_IM41_Pos) /*!< 0x00000200 */ +#define EXTI_IMR2_IM41 EXTI_IMR2_IM41_Msk /*!< CPU1 Interrupt Mask on line 41 */ +#define EXTI_IMR2_IM42_Pos (10U) +#define EXTI_IMR2_IM42_Msk (0x1UL << EXTI_IMR2_IM42_Pos) /*!< 0x00000400 */ +#define EXTI_IMR2_IM42 EXTI_IMR2_IM42_Msk /*!< CPU1 Interrupt Mask on line 42 */ +#define EXTI_IMR2_IM44_Pos (12U) +#define EXTI_IMR2_IM44_Msk (0x1UL << EXTI_IMR2_IM44_Pos) /*!< 0x00001000 */ +#define EXTI_IMR2_IM44 EXTI_IMR2_IM44_Msk /*!< CPU1 Interrupt Mask on line 44 */ +#define EXTI_IMR2_IM45_Pos (13U) +#define EXTI_IMR2_IM45_Msk (0x1UL << EXTI_IMR2_IM45_Pos) /*!< 0x00002000 */ +#define EXTI_IMR2_IM45 EXTI_IMR2_IM45_Msk /*!< CPU1 Interrupt Mask on line 45 */ +#define EXTI_IMR2_IM46_Pos (14U) +#define EXTI_IMR2_IM46_Msk (0x1UL << EXTI_IMR2_IM46_Pos) /*!< 0x00004000 */ +#define EXTI_IMR2_IM46 EXTI_IMR2_IM46_Msk /*!< CPU1 Interrupt Mask on line 46 */ +#define EXTI_IMR2_IM48_Pos (16U) +#define EXTI_IMR2_IM48_Msk (0x1UL << EXTI_IMR2_IM48_Pos) /*!< 0x00010000 */ +#define EXTI_IMR2_IM48 EXTI_IMR2_IM48_Msk /*!< CPU1 Interrupt Mask on line 48 */ + +/******************** Bits definition for EXTI_EMR2 register ****************/ +#define EXTI_EMR2_Pos (0U) +#define EXTI_EMR2_Msk (0x00000300UL << EXTI_EMR2_Pos) /*!< 0x000003000 */ +#define EXTI_EMR2_EM EXTI_EMR2_Msk /*!< CPU1 Interrupt Mask */ +#define EXTI_EMR2_EM40_Pos (8U) +#define EXTI_EMR2_EM40_Msk (0x1UL << EXTI_EMR2_EM40_Pos) /*!< 0x00000100 */ +#define EXTI_EMR2_EM40 EXTI_EMR2_EM40_Msk /*!< CPU1 Event Mask on line 40 */ +#define EXTI_EMR2_EM41_Pos (9U) +#define EXTI_EMR2_EM41_Msk (0x1UL << EXTI_EMR2_EM41_Pos) /*!< 0x00000200 */ +#define EXTI_EMR2_EM41 EXTI_EMR2_EM41_Msk /*!< CPU1 Event Mask on line 41 */ + +/******************** Bits definition for EXTI_C2IMR1 register **************/ +#define EXTI_C2IMR1_Pos (0U) +#define EXTI_C2IMR1_Msk (0xFFFFFFFFUL << EXTI_C2IMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_C2IMR1_IM EXTI_C2IMR1_Msk /*!< CPU2 wakeup with interrupt Mask on Event */ +#define EXTI_C2IMR1_IM0_Pos (0U) +#define EXTI_C2IMR1_IM0_Msk (0x1UL << EXTI_C2IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_C2IMR1_IM0 EXTI_C2IMR1_IM0_Msk /*!< CPU2 Interrupt Mask on line 0 */ +#define EXTI_C2IMR1_IM1_Pos (1U) +#define EXTI_C2IMR1_IM1_Msk (0x1UL << EXTI_C2IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_C2IMR1_IM1 EXTI_C2IMR1_IM1_Msk /*!< CPU2 Interrupt Mask on line 1 */ +#define EXTI_C2IMR1_IM2_Pos (2U) +#define EXTI_C2IMR1_IM2_Msk (0x1UL << EXTI_C2IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_C2IMR1_IM2 EXTI_C2IMR1_IM2_Msk /*!< CPU2 Interrupt Mask on line 2 */ +#define EXTI_C2IMR1_IM3_Pos (3U) +#define EXTI_C2IMR1_IM3_Msk (0x1UL << EXTI_C2IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_C2IMR1_IM3 EXTI_C2IMR1_IM3_Msk /*!< CPU2 Interrupt Mask on line 3 */ +#define EXTI_C2IMR1_IM4_Pos (4U) +#define EXTI_C2IMR1_IM4_Msk (0x1UL << EXTI_C2IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_C2IMR1_IM4 EXTI_C2IMR1_IM4_Msk /*!< CPU2 Interrupt Mask on line 4 */ +#define EXTI_C2IMR1_IM5_Pos (5U) +#define EXTI_C2IMR1_IM5_Msk (0x1UL << EXTI_C2IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_C2IMR1_IM5 EXTI_C2IMR1_IM5_Msk /*!< CPU2 Interrupt Mask on line 5 */ +#define EXTI_C2IMR1_IM6_Pos (6U) +#define EXTI_C2IMR1_IM6_Msk (0x1UL << EXTI_C2IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_C2IMR1_IM6 EXTI_C2IMR1_IM6_Msk /*!< CPU2 Interrupt Mask on line 6 */ +#define EXTI_C2IMR1_IM7_Pos (7U) +#define EXTI_C2IMR1_IM7_Msk (0x1UL << EXTI_C2IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_C2IMR1_IM7 EXTI_C2IMR1_IM7_Msk /*!< CPU2 Interrupt Mask on line 7 */ +#define EXTI_C2IMR1_IM8_Pos (8U) +#define EXTI_C2IMR1_IM8_Msk (0x1UL << EXTI_C2IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_C2IMR1_IM8 EXTI_C2IMR1_IM8_Msk /*!< CPU2 Interrupt Mask on line 8 */ +#define EXTI_C2IMR1_IM9_Pos (9U) +#define EXTI_C2IMR1_IM9_Msk (0x1UL << EXTI_C2IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_C2IMR1_IM9 EXTI_C2IMR1_IM9_Msk /*!< CPU2 Interrupt Mask on line 9 */ +#define EXTI_C2IMR1_IM10_Pos (10U) +#define EXTI_C2IMR1_IM10_Msk (0x1UL << EXTI_C2IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_C2IMR1_IM10 EXTI_C2IMR1_IM10_Msk /*!< CPU2 Interrupt Mask on line 10 */ +#define EXTI_C2IMR1_IM11_Pos (11U) +#define EXTI_C2IMR1_IM11_Msk (0x1UL << EXTI_C2IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_C2IMR1_IM11 EXTI_C2IMR1_IM11_Msk /*!< CPU2 Interrupt Mask on line 11 */ +#define EXTI_C2IMR1_IM12_Pos (12U) +#define EXTI_C2IMR1_IM12_Msk (0x1UL << EXTI_C2IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_C2IMR1_IM12 EXTI_C2IMR1_IM12_Msk /*!< CPU2 Interrupt Mask on line 12 */ +#define EXTI_C2IMR1_IM13_Pos (13U) +#define EXTI_C2IMR1_IM13_Msk (0x1UL << EXTI_C2IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_C2IMR1_IM13 EXTI_C2IMR1_IM13_Msk /*!< CPU2 Interrupt Mask on line 13 */ +#define EXTI_C2IMR1_IM14_Pos (14U) +#define EXTI_C2IMR1_IM14_Msk (0x1UL << EXTI_C2IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_C2IMR1_IM14 EXTI_C2IMR1_IM14_Msk /*!< CPU2 Interrupt Mask on line 14 */ +#define EXTI_C2IMR1_IM15_Pos (15U) +#define EXTI_C2IMR1_IM15_Msk (0x1UL << EXTI_C2IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_C2IMR1_IM15 EXTI_C2IMR1_IM15_Msk /*!< CPU2 Interrupt Mask on line 15 */ +#define EXTI_C2IMR1_IM16_Pos (16U) +#define EXTI_C2IMR1_IM16_Msk (0x1UL << EXTI_C2IMR1_IM16_Pos) /*!< 0x00010000 */ +#define EXTI_C2IMR1_IM16 EXTI_C2IMR1_IM16_Msk /*!< CPU2 Interrupt Mask on line 16 */ +#define EXTI_C2IMR1_IM17_Pos (17U) +#define EXTI_C2IMR1_IM17_Msk (0x1UL << EXTI_C2IMR1_IM17_Pos) /*!< 0x00020000 */ +#define EXTI_C2IMR1_IM17 EXTI_C2IMR1_IM17_Msk /*!< CPU2 Interrupt Mask on line 17 */ +#define EXTI_C2IMR1_IM18_Pos (18U) +#define EXTI_C2IMR1_IM18_Msk (0x1UL << EXTI_C2IMR1_IM18_Pos) /*!< 0x00040000 */ +#define EXTI_C2IMR1_IM18 EXTI_C2IMR1_IM18_Msk /*!< CPU2 Interrupt Mask on line 18 */ +#define EXTI_C2IMR1_IM19_Pos (19U) +#define EXTI_C2IMR1_IM19_Msk (0x1UL << EXTI_C2IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_C2IMR1_IM19 EXTI_C2IMR1_IM19_Msk /*!< CPU2 Interrupt Mask on line 19 */ +#define EXTI_C2IMR1_IM22_Pos (22U) +#define EXTI_C2IMR1_IM22_Msk (0x1UL << EXTI_C2IMR1_IM22_Pos) /*!< 0x00400000 */ +#define EXTI_C2IMR1_IM22 EXTI_C2IMR1_IM22_Msk /*!< CPU2 Interrupt Mask on line 22 */ +#define EXTI_C2IMR1_IM24_Pos (24U) +#define EXTI_C2IMR1_IM24_Msk (0x1UL << EXTI_C2IMR1_IM24_Pos) /*!< 0x01000000 */ +#define EXTI_C2IMR1_IM24 EXTI_C2IMR1_IM24_Msk /*!< CPU2 Interrupt Mask on line 24 */ +#define EXTI_C2IMR1_IM29_Pos (29U) +#define EXTI_C2IMR1_IM29_Msk (0x1UL << EXTI_C2IMR1_IM29_Pos) /*!< 0x20000000 */ +#define EXTI_C2IMR1_IM29 EXTI_C2IMR1_IM29_Msk /*!< CPU2 Interrupt Mask on line 29 */ +#define EXTI_C2IMR1_IM30_Pos (30U) +#define EXTI_C2IMR1_IM30_Msk (0x1UL << EXTI_C2IMR1_IM30_Pos) /*!< 0x40000000 */ +#define EXTI_C2IMR1_IM30 EXTI_C2IMR1_IM30_Msk /*!< CPU2 Interrupt Mask on line 30 */ +/******************** Bits definition for EXTI_C2EMR1 register **************/ +#define EXTI_C2EMR1_Pos (0U) +#define EXTI_C2EMR1_Msk (0x003EFFFFUL << EXTI_C2EMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_C2EMR1_EM EXTI_C2EMR1_Msk /*!< CPU2 Event Mask */ +#define EXTI_C2EMR1_EM0_Pos (0U) +#define EXTI_C2EMR1_EM0_Msk (0x1UL << EXTI_C2EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_C2EMR1_EM0 EXTI_C2EMR1_EM0_Msk /*!< CPU2 Event Mask on line 0 */ +#define EXTI_C2EMR1_EM1_Pos (1U) +#define EXTI_C2EMR1_EM1_Msk (0x1UL << EXTI_C2EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_C2EMR1_EM1 EXTI_C2EMR1_EM1_Msk /*!< CPU2 Event Mask on line 1 */ +#define EXTI_C2EMR1_EM2_Pos (2U) +#define EXTI_C2EMR1_EM2_Msk (0x1UL << EXTI_C2EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_C2EMR1_EM2 EXTI_C2EMR1_EM2_Msk /*!< CPU2 Event Mask on line 2 */ +#define EXTI_C2EMR1_EM3_Pos (3U) +#define EXTI_C2EMR1_EM3_Msk (0x1UL << EXTI_C2EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_C2EMR1_EM3 EXTI_C2EMR1_EM3_Msk /*!< CPU2 Event Mask on line 3 */ +#define EXTI_C2EMR1_EM4_Pos (4U) +#define EXTI_C2EMR1_EM4_Msk (0x1UL << EXTI_C2EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_C2EMR1_EM4 EXTI_C2EMR1_EM4_Msk /*!< CPU2 Event Mask on line 4 */ +#define EXTI_C2EMR1_EM5_Pos (5U) +#define EXTI_C2EMR1_EM5_Msk (0x1UL << EXTI_C2EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_C2EMR1_EM5 EXTI_C2EMR1_EM5_Msk /*!< CPU2 Event Mask on line 5 */ +#define EXTI_C2EMR1_EM6_Pos (6U) +#define EXTI_C2EMR1_EM6_Msk (0x1UL << EXTI_C2EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_C2EMR1_EM6 EXTI_C2EMR1_EM6_Msk /*!< CPU2 Event Mask on line 6 */ +#define EXTI_C2EMR1_EM7_Pos (7U) +#define EXTI_C2EMR1_EM7_Msk (0x1UL << EXTI_C2EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_C2EMR1_EM7 EXTI_C2EMR1_EM7_Msk /*!< CPU2 Event Mask on line 7 */ +#define EXTI_C2EMR1_EM8_Pos (8U) +#define EXTI_C2EMR1_EM8_Msk (0x1UL << EXTI_C2EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_C2EMR1_EM8 EXTI_C2EMR1_EM8_Msk /*!< CPU2 Event Mask on line 8 */ +#define EXTI_C2EMR1_EM9_Pos (9U) +#define EXTI_C2EMR1_EM9_Msk (0x1UL << EXTI_C2EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_C2EMR1_EM9 EXTI_C2EMR1_EM9_Msk /*!< CPU2 Event Mask on line 9 */ +#define EXTI_C2EMR1_EM10_Pos (10U) +#define EXTI_C2EMR1_EM10_Msk (0x1UL << EXTI_C2EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_C2EMR1_EM10 EXTI_C2EMR1_EM10_Msk /*!< CPU2 Event Mask on line 10 */ +#define EXTI_C2EMR1_EM11_Pos (11U) +#define EXTI_C2EMR1_EM11_Msk (0x1UL << EXTI_C2EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_C2EMR1_EM11 EXTI_C2EMR1_EM11_Msk /*!< CPU2 Event Mask on line 11 */ +#define EXTI_C2EMR1_EM12_Pos (12U) +#define EXTI_C2EMR1_EM12_Msk (0x1UL << EXTI_C2EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_C2EMR1_EM12 EXTI_C2EMR1_EM12_Msk /*!< CPU2 Event Mask on line 12 */ +#define EXTI_C2EMR1_EM13_Pos (13U) +#define EXTI_C2EMR1_EM13_Msk (0x1UL << EXTI_C2EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_C2EMR1_EM13 EXTI_C2EMR1_EM13_Msk /*!< CPU2 Event Mask on line 13 */ +#define EXTI_C2EMR1_EM14_Pos (14U) +#define EXTI_C2EMR1_EM14_Msk (0x1UL << EXTI_C2EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_C2EMR1_EM14 EXTI_C2EMR1_EM14_Msk /*!< CPU2 Event Mask on line 14 */ +#define EXTI_C2EMR1_EM15_Pos (15U) +#define EXTI_C2EMR1_EM15_Msk (0x1UL << EXTI_C2EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_C2EMR1_EM15 EXTI_C2EMR1_EM15_Msk /*!< CPU2 Event Mask on line 15 */ +#define EXTI_C2EMR1_EM17_Pos (17U) +#define EXTI_C2EMR1_EM17_Msk (0x1UL << EXTI_C2EMR1_EM17_Pos) /*!< 0x00020000 */ +#define EXTI_C2EMR1_EM17 EXTI_C2EMR1_EM17_Msk /*!< CPU2 Event Mask on line 17 */ +#define EXTI_C2EMR1_EM18_Pos (18U) +#define EXTI_C2EMR1_EM18_Msk (0x1UL << EXTI_C2EMR1_EM18_Pos) /*!< 0x00040000 */ +#define EXTI_C2EMR1_EM18 EXTI_C2EMR1_EM18_Msk /*!< CPU2 Event Mask on line 18 */ +#define EXTI_C2EMR1_EM19_Pos (19U) +#define EXTI_C2EMR1_EM19_Msk (0x1UL << EXTI_C2EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_C2EMR1_EM19 EXTI_C2EMR1_EM19_Msk /*!< CPU2 Event Mask on line 19 */ + +/******************** Bits definition for EXTI_C2IMR2 register **************/ +#define EXTI_C2IMR2_Pos (0U) +#define EXTI_C2IMR2_Msk (0x0001FFFFUL << EXTI_C2IMR2_Pos) /*!< 0x0001FFFF */ +#define EXTI_C2IMR2_IM EXTI_C2IMR2_Msk /*!< CPU2 Interrupt Mask */ +#define EXTI_C2IMR2_IM33_Pos (1U) +#define EXTI_C2IMR2_IM33_Msk (0x1UL << EXTI_C2IMR2_IM33_Pos) /*!< 0x00000002 */ +#define EXTI_C2IMR2_IM33 EXTI_C2IMR2_IM33_Msk /*!< CPU2 Interrupt Mask on line 33 */ +#define EXTI_C2IMR2_IM36_Pos (4U) +#define EXTI_C2IMR2_IM36_Msk (0x1UL << EXTI_C2IMR2_IM36_Pos) /*!< 0x00000010 */ +#define EXTI_C2IMR2_IM36 EXTI_C2IMR2_IM36_Msk /*!< CPU2 Interrupt Mask on line 36 */ +#define EXTI_C2IMR2_IM37_Pos (5U) +#define EXTI_C2IMR2_IM37_Msk (0x1UL << EXTI_C2IMR2_IM37_Pos) /*!< 0x00000020 */ +#define EXTI_C2IMR2_IM37 EXTI_C2IMR2_IM37_Msk /*!< CPU2 Interrupt Mask on line 37 */ +#define EXTI_C2IMR2_IM38_Pos (6U) +#define EXTI_C2IMR2_IM38_Msk (0x1UL << EXTI_C2IMR2_IM38_Pos) /*!< 0x00000040 */ +#define EXTI_C2IMR2_IM38 EXTI_C2IMR2_IM38_Msk /*!< CPU2 Interrupt Mask on line 38 */ +#define EXTI_C2IMR2_IM39_Pos (7U) +#define EXTI_C2IMR2_IM39_Msk (0x1UL << EXTI_C2IMR2_IM39_Pos) /*!< 0x00000080 */ +#define EXTI_C2IMR2_IM39 EXTI_C2IMR2_IM39_Msk /*!< CPU2 Interrupt Mask on line 39 */ +#define EXTI_C2IMR2_IM40_Pos (8U) +#define EXTI_C2IMR2_IM40_Msk (0x1UL << EXTI_C2IMR2_IM40_Pos) /*!< 0x00000100 */ +#define EXTI_C2IMR2_IM40 EXTI_C2IMR2_IM40_Msk /*!< CPU2 Interrupt Mask on line 40 */ +#define EXTI_C2IMR2_IM41_Pos (9U) +#define EXTI_C2IMR2_IM41_Msk (0x1UL << EXTI_C2IMR2_IM41_Pos) /*!< 0x00000200 */ +#define EXTI_C2IMR2_IM41 EXTI_C2IMR2_IM41_Msk /*!< CPU2 Interrupt Mask on line 41 */ +#define EXTI_C2IMR2_IM42_Pos (10U) +#define EXTI_C2IMR2_IM42_Msk (0x1UL << EXTI_C2IMR2_IM42_Pos) /*!< 0x00000400 */ +#define EXTI_C2IMR2_IM42 EXTI_C2IMR2_IM42_Msk /*!< CPU2 Interrupt Mask on line 42 */ +#define EXTI_C2IMR2_IM44_Pos (12U) +#define EXTI_C2IMR2_IM44_Msk (0x1UL << EXTI_C2IMR2_IM44_Pos) /*!< 0x00001000 */ +#define EXTI_C2IMR2_IM44 EXTI_C2IMR2_IM44_Msk /*!< CPU2 Interrupt Mask on line 44 */ +#define EXTI_C2IMR2_IM45_Pos (13U) +#define EXTI_C2IMR2_IM45_Msk (0x1UL << EXTI_C2IMR2_IM45_Pos) /*!< 0x00002000 */ +#define EXTI_C2IMR2_IM45 EXTI_C2IMR2_IM45_Msk /*!< CPU2 Interrupt Mask on line 45 */ +#define EXTI_C2IMR2_IM46_Pos (14U) +#define EXTI_C2IMR2_IM46_Msk (0x1UL << EXTI_C2IMR2_IM46_Pos) /*!< 0x00004000 */ +#define EXTI_C2IMR2_IM46 EXTI_C2IMR2_IM46_Msk /*!< CPU2 Interrupt Mask on line 46 */ +#define EXTI_C2IMR2_IM48_Pos (16U) +#define EXTI_C2IMR2_IM48_Msk (0x1UL << EXTI_C2IMR2_IM48_Pos) /*!< 0x00010000 */ +#define EXTI_C2IMR2_IM48 EXTI_C2IMR2_IM48_Msk /*!< CPU2 Interrupt Mask on line 48 */ + +/******************** Bits definition for EXTI_C2EMR2 register **************/ +#define EXTI_C2EMR2_Pos (8U) +#define EXTI_C2EMR2_Msk (0x00000300UL << EXTI_C2EMR2_Pos) /*!< 0x000003000 */ +#define EXTI_C2EMR2_EM EXTI_C2EMR2_Msk /*!< CPU2 Interrupt Mask */ +#define EXTI_C2EMR2_EM40_Pos (8U) +#define EXTI_C2EMR2_EM40_Msk (0x1UL << EXTI_C2EMR2_EM40_Pos) /*!< 0x00000100 */ +#define EXTI_C2EMR2_EM40 EXTI_C2EMR2_EM40_Msk /*!< CPU2 Event Mask on line 40 */ +#define EXTI_C2EMR2_EM41_Pos (9U) +#define EXTI_C2EMR2_EM41_Msk (0x1UL << EXTI_C2EMR2_EM41_Pos) /*!< 0x00000200 */ +#define EXTI_C2EMR2_EM41 EXTI_C2EMR2_EM41_Msk /*!< CPU2 Event Mask on line 41 */ + +/******************************************************************************/ +/* */ +/* Public Key Accelerator (PKA) */ +/* */ +/******************************************************************************/ + +/******************* Bits definition for PKA_CR register **************/ +#define PKA_CR_EN_Pos (0U) +#define PKA_CR_EN_Msk (0x1UL << PKA_CR_EN_Pos) /*!< 0x00000001 */ +#define PKA_CR_EN PKA_CR_EN_Msk /*!< PKA enable */ +#define PKA_CR_START_Pos (1U) +#define PKA_CR_START_Msk (0x1UL << PKA_CR_START_Pos) /*!< 0x00000002 */ +#define PKA_CR_START PKA_CR_START_Msk /*!< Start operation */ +#define PKA_CR_MODE_Pos (8U) +#define PKA_CR_MODE_Msk (0x3FUL << PKA_CR_MODE_Pos) /*!< 0x00003F00 */ +#define PKA_CR_MODE PKA_CR_MODE_Msk /*!< MODE[5:0] PKA operation code */ +#define PKA_CR_MODE_0 (0x01U << PKA_CR_MODE_Pos) /*!< 0x00000100 */ +#define PKA_CR_MODE_1 (0x02U << PKA_CR_MODE_Pos) /*!< 0x00000200 */ +#define PKA_CR_MODE_2 (0x04U << PKA_CR_MODE_Pos) /*!< 0x00000400 */ +#define PKA_CR_MODE_3 (0x08U << PKA_CR_MODE_Pos) /*!< 0x00000800 */ +#define PKA_CR_MODE_4 (0x10U << PKA_CR_MODE_Pos) /*!< 0x00001000 */ +#define PKA_CR_MODE_5 (0x20U << PKA_CR_MODE_Pos) /*!< 0x00002000 */ +#define PKA_CR_PROCENDIE_Pos (17U) +#define PKA_CR_PROCENDIE_Msk (0x1UL << PKA_CR_PROCENDIE_Pos) /*!< 0x00020000 */ +#define PKA_CR_PROCENDIE PKA_CR_PROCENDIE_Msk /*!< End of operation interrupt enable */ +#define PKA_CR_RAMERRIE_Pos (19U) +#define PKA_CR_RAMERRIE_Msk (0x1UL << PKA_CR_RAMERRIE_Pos) /*!< 0x00080000 */ +#define PKA_CR_RAMERRIE PKA_CR_RAMERRIE_Msk /*!< RAM error interrupt enable */ +#define PKA_CR_ADDRERRIE_Pos (20U) +#define PKA_CR_ADDRERRIE_Msk (0x1UL << PKA_CR_ADDRERRIE_Pos) /*!< 0x00100000 */ +#define PKA_CR_ADDRERRIE PKA_CR_ADDRERRIE_Msk /*!< RAM error interrupt enable */ + +/******************* Bits definition for PKA_SR register **************/ +#define PKA_SR_BUSY_Pos (16U) +#define PKA_SR_BUSY_Msk (0x1UL << PKA_SR_BUSY_Pos) /*!< 0x00010000 */ +#define PKA_SR_BUSY PKA_SR_BUSY_Msk /*!< PKA operation is in progress */ +#define PKA_SR_PROCENDF_Pos (17U) +#define PKA_SR_PROCENDF_Msk (0x1UL << PKA_SR_PROCENDF_Pos) /*!< 0x00020000 */ +#define PKA_SR_PROCENDF PKA_SR_PROCENDF_Msk /*!< PKA end of operation flag */ +#define PKA_SR_RAMERRF_Pos (19U) +#define PKA_SR_RAMERRF_Msk (0x1UL << PKA_SR_RAMERRF_Pos) /*!< 0x00080000 */ +#define PKA_SR_RAMERRF PKA_SR_RAMERRF_Msk /*!< PKA RAM error flag */ +#define PKA_SR_ADDRERRF_Pos (20U) +#define PKA_SR_ADDRERRF_Msk (0x1UL << PKA_SR_ADDRERRF_Pos) /*!< 0x00100000 */ +#define PKA_SR_ADDRERRF PKA_SR_ADDRERRF_Msk /*!< Address error flag */ + +/******************* Bits definition for PKA_CLRFR register **************/ +#define PKA_CLRFR_PROCENDFC_Pos (17U) +#define PKA_CLRFR_PROCENDFC_Msk (0x1UL << PKA_CLRFR_PROCENDFC_Pos) /*!< 0x00020000 */ +#define PKA_CLRFR_PROCENDFC PKA_CLRFR_PROCENDFC_Msk /*!< Clear PKA end of operation flag */ +#define PKA_CLRFR_RAMERRFC_Pos (19U) +#define PKA_CLRFR_RAMERRFC_Msk (0x1UL << PKA_CLRFR_RAMERRFC_Pos) /*!< 0x00080000 */ +#define PKA_CLRFR_RAMERRFC PKA_CLRFR_RAMERRFC_Msk /*!< Clear PKA RAM error flag */ +#define PKA_CLRFR_ADDRERRFC_Pos (20U) +#define PKA_CLRFR_ADDRERRFC_Msk (0x1UL << PKA_CLRFR_ADDRERRFC_Pos) /*!< 0x00100000 */ +#define PKA_CLRFR_ADDRERRFC PKA_CLRFR_ADDRERRFC_Msk /*!< Clear address error flag */ + +/******************* Bits definition for PKA RAM *************************/ +#define PKA_RAM_OFFSET 0x400U /*!< PKA RAM address offset */ + +/* Compute Montgomery parameter input data */ +#define PKA_MONTGOMERY_PARAM_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_MONTGOMERY_PARAM_IN_MODULUS ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Compute Montgomery parameter output data */ +#define PKA_MONTGOMERY_PARAM_OUT_PARAMETER ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Output Montgomery parameter */ + +/* Compute modular exponentiation input data */ +#define PKA_MODULAR_EXP_IN_EXP_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input exponent number of bits */ +#define PKA_MODULAR_EXP_IN_OP_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_EXP_IN_MONTGOMERY_PARAM ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Input storage area for Montgomery parameter */ +#define PKA_MODULAR_EXP_IN_EXPONENT_BASE ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input base of the exponentiation */ +#define PKA_MODULAR_EXP_IN_EXPONENT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Input exponent to process */ +#define PKA_MODULAR_EXP_IN_MODULUS ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Compute modular exponentiation output data */ +#define PKA_MODULAR_EXP_OUT_MONTGOMERY_PARAM ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Output storage area for Montgomery parameter */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC1 ((0x724U - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 1 */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC2 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 2 */ +#define PKA_MODULAR_EXP_OUT_EXPONENT_BASE ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Output base of the exponentiation */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC3 ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 3 */ + +/* Compute ECC scalar multiplication input data */ +#define PKA_ECC_SCALAR_MUL_IN_EXP_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input exponent number of bits */ +#define PKA_ECC_SCALAR_MUL_IN_OP_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ECC_SCALAR_MUL_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECC_SCALAR_MUL_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECC_SCALAR_MUL_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECC_SCALAR_MUL_IN_MONTGOMERY_PARAM ((0x4B4U - PKA_RAM_OFFSET)>>2) /*!< Input storage area for Montgomery parameter */ +#define PKA_ECC_SCALAR_MUL_IN_K ((0x508U - PKA_RAM_OFFSET)>>2) /*!< Input 'k' of KP */ +#define PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ + +/* Compute ECC scalar multiplication output data */ +#define PKA_ECC_SCALAR_MUL_OUT_RESULT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Output result X coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_RESULT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Output result Y coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_X1 ((0xDE8U - PKA_RAM_OFFSET)>>2) /*!< Output last double X1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_Y1 ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Output last double Y1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_Z1 ((0xE90U - PKA_RAM_OFFSET)>>2) /*!< Output last double Z1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_X2 ((0xEE4U - PKA_RAM_OFFSET)>>2) /*!< Output check point X2 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_Y2 ((0xF38U - PKA_RAM_OFFSET)>>2) /*!< Output check point Y2 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_Z2 ((0xF8CU - PKA_RAM_OFFSET)>>2) /*!< Output check point Z2 coordinate */ + +/* Point check input data */ +#define PKA_POINT_CHECK_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_POINT_CHECK_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_POINT_CHECK_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_POINT_CHECK_IN_B_COEFF ((0x7FCU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'b' coefficient */ +#define PKA_POINT_CHECK_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_POINT_CHECK_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_POINT_CHECK_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ + +/* Point check output data */ +#define PKA_POINT_CHECK_OUT_ERROR ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Output error */ + +/* ECDSA signature input data */ +#define PKA_ECDSA_SIGN_IN_ORDER_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input order number of bits */ +#define PKA_ECDSA_SIGN_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_ECDSA_SIGN_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECDSA_SIGN_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECDSA_SIGN_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECDSA_SIGN_IN_K ((0x508U - PKA_RAM_OFFSET)>>2) /*!< Input k value of the ECDSA */ +#define PKA_ECDSA_SIGN_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECDSA_SIGN_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ +#define PKA_ECDSA_SIGN_IN_HASH_E ((0xDE8U - PKA_RAM_OFFSET)>>2) /*!< Input e, hash of the message */ +#define PKA_ECDSA_SIGN_IN_PRIVATE_KEY_D ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Input d, private key */ +#define PKA_ECDSA_SIGN_IN_ORDER_N ((0xE94U - PKA_RAM_OFFSET)>>2) /*!< Input n, order of the curve */ + +/* ECDSA signature output data */ +#define PKA_ECDSA_SIGN_OUT_ERROR ((0xEE8U - PKA_RAM_OFFSET)>>2) /*!< Output error */ +#define PKA_ECDSA_SIGN_OUT_SIGNATURE_R ((0x700U - PKA_RAM_OFFSET)>>2) /*!< Output signature r */ +#define PKA_ECDSA_SIGN_OUT_SIGNATURE_S ((0x754U - PKA_RAM_OFFSET)>>2) /*!< Output signature s */ +#define PKA_ECDSA_SIGN_OUT_FINAL_POINT_X ((0x103CU - PKA_RAM_OFFSET)>>2) /*!< Output final point kP X coordinate */ +#define PKA_ECDSA_SIGN_OUT_FINAL_POINT_Y ((0x1090U - PKA_RAM_OFFSET)>>2) /*!< Output final point kP Y coordinate */ + +/* ECDSA verification input data */ +#define PKA_ECDSA_VERIF_IN_ORDER_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input order number of bits */ +#define PKA_ECDSA_VERIF_IN_MOD_NB_BITS ((0x4B4U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_ECDSA_VERIF_IN_A_COEFF_SIGN ((0x45CU - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECDSA_VERIF_IN_A_COEFF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECDSA_VERIF_IN_MOD_GF ((0x4B8U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECDSA_VERIF_IN_INITIAL_POINT_X ((0x5E8U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECDSA_VERIF_IN_INITIAL_POINT_Y ((0x63CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ +#define PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_X ((0xF40U - PKA_RAM_OFFSET)>>2) /*!< Input public key point X coordinate */ +#define PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_Y ((0xF94U - PKA_RAM_OFFSET)>>2) /*!< Input public key point Y coordinate */ +#define PKA_ECDSA_VERIF_IN_SIGNATURE_R ((0x1098U - PKA_RAM_OFFSET)>>2) /*!< Input r, part of the signature */ +#define PKA_ECDSA_VERIF_IN_SIGNATURE_S ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input s, part of the signature */ +#define PKA_ECDSA_VERIF_IN_HASH_E ((0xFE8U - PKA_RAM_OFFSET)>>2) /*!< Input e, hash of the message */ +#define PKA_ECDSA_VERIF_IN_ORDER_N ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input n, order of the curve */ + +/* ECDSA verification output data */ +#define PKA_ECDSA_VERIF_OUT_RESULT ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* RSA CRT exponentiation input data */ +#define PKA_RSA_CRT_EXP_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operands number of bits */ +#define PKA_RSA_CRT_EXP_IN_DP_CRT ((0x65CU - PKA_RAM_OFFSET)>>2) /*!< Input Dp CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_DQ_CRT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Input Dq CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_QINV_CRT ((0x7ECU - PKA_RAM_OFFSET)>>2) /*!< Input qInv CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_PRIME_P ((0x97CU - PKA_RAM_OFFSET)>>2) /*!< Input Prime p */ +#define PKA_RSA_CRT_EXP_IN_PRIME_Q ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input Prime q */ +#define PKA_RSA_CRT_EXP_IN_EXPONENT_BASE ((0xEECU - PKA_RAM_OFFSET)>>2) /*!< Input base of the exponentiation */ + +/* RSA CRT exponentiation output data */ +#define PKA_RSA_CRT_EXP_OUT_RESULT ((0x724U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular reduction input data */ +#define PKA_MODULAR_REDUC_IN_OP_LENGTH ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input operand length */ +#define PKA_MODULAR_REDUC_IN_OPERAND ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand */ +#define PKA_MODULAR_REDUC_IN_MOD_LENGTH ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus length */ +#define PKA_MODULAR_REDUC_IN_MODULUS ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Modular reduction output data */ +#define PKA_MODULAR_REDUC_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic addition input data */ +#define PKA_ARITHMETIC_ADD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_ADD_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_ADD_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic addition output data */ +#define PKA_ARITHMETIC_ADD_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic substraction input data */ +#define PKA_ARITHMETIC_SUB_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_SUB_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_SUB_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic substraction output data */ +#define PKA_ARITHMETIC_SUB_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic multiplication input data */ +#define PKA_ARITHMETIC_MUL_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_MUL_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_MUL_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic multiplication output data */ +#define PKA_ARITHMETIC_MUL_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Comparison input data */ +#define PKA_COMPARISON_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_COMPARISON_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_COMPARISON_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Comparison output data */ +#define PKA_COMPARISON_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular addition input data */ +#define PKA_MODULAR_ADD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_ADD_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_ADD_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MODULAR_ADD_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op3 (modulus) */ + +/* Modular addition output data */ +#define PKA_MODULAR_ADD_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular inversion input data */ +#define PKA_MODULAR_INV_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_INV_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_INV_IN_OP2_MOD ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 (modulus) */ + +/* Modular inversion output data */ +#define PKA_MODULAR_INV_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular substraction input data */ +#define PKA_MODULAR_SUB_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_SUB_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_SUB_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MODULAR_SUB_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op3 */ + +/* Modular substraction output data */ +#define PKA_MODULAR_SUB_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Montgomery multiplication input data */ +#define PKA_MONTGOMERY_MUL_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MONTGOMERY_MUL_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MONTGOMERY_MUL_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MONTGOMERY_MUL_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Montgomery multiplication output data */ +#define PKA_MONTGOMERY_MUL_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Generic Arithmetic input data */ +#define PKA_ARITHMETIC_ALL_OPS_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP3 ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Generic Arithmetic output data */ +#define PKA_ARITHMETIC_ALL_OPS_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/******************************************************************************/ +/* */ +/* FLASH */ +/* */ +/******************************************************************************/ +/******************* Bits definition for FLASH_ACR register *****************/ +#define FLASH_ACR_LATENCY_Pos (0U) +#define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */ +#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk /*!< Latency */ +#define FLASH_ACR_LATENCY_0 (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */ +#define FLASH_ACR_LATENCY_1 (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */ +#define FLASH_ACR_LATENCY_2 (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */ +#define FLASH_ACR_PRFTEN_Pos (8U) +#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk /*!< Prefetch enable */ +#define FLASH_ACR_ICEN_Pos (9U) +#define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk /*!< Instruction cache enable */ +#define FLASH_ACR_DCEN_Pos (10U) +#define FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos) /*!< 0x00000400 */ +#define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk /*!< Data cache enable */ +#define FLASH_ACR_ICRST_Pos (11U) +#define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk /*!< Instruction cache reset */ +#define FLASH_ACR_DCRST_Pos (12U) +#define FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos) /*!< 0x00001000 */ +#define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk /*!< Data cache reset */ +#define FLASH_ACR_PES_Pos (15U) +#define FLASH_ACR_PES_Msk (0x1UL << FLASH_ACR_PES_Pos) /*!< 0x00008000 */ +#define FLASH_ACR_PES FLASH_ACR_PES_Msk /*!< Program/erase suspend request */ +#define FLASH_ACR_EMPTY_Pos (16U) +#define FLASH_ACR_EMPTY_Msk (0x1UL << FLASH_ACR_EMPTY_Pos) /*!< 0x00010000 */ +#define FLASH_ACR_EMPTY FLASH_ACR_EMPTY_Msk /*!< Flash use area empty */ + +#define FLASH_ACR_LATENCY_0WS (0x0UL << FLASH_ACR_LATENCY_Pos) /*!< FLASH Zero wait state */ +#define FLASH_ACR_LATENCY_1WS (FLASH_ACR_LATENCY_0 << FLASH_ACR_LATENCY_Pos) /*!< FLASH One wait state */ +#define FLASH_ACR_LATENCY_2WS (FLASH_ACR_LATENCY_1 << FLASH_ACR_LATENCY_Pos) /*!< FLASH Two wait states */ +#define FLASH_ACR_LATENCY_3WS ((FLASH_ACR_LATENCY_1 | FLASH_ACR_LATENCY_0) << FLASH_ACR_LATENCY_Pos) /*!< FLASH Three wait states */ + +/******************* Bits definition for FLASH_SR register ******************/ +#define FLASH_SR_EOP_Pos (0U) +#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_SR_EOP FLASH_SR_EOP_Msk /*!< End of Operation */ +#define FLASH_SR_OPERR_Pos (1U) +#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk /*!< Operation error */ +#define FLASH_SR_PROGERR_Pos (3U) +#define FLASH_SR_PROGERR_Msk (0x1UL << FLASH_SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_SR_PROGERR FLASH_SR_PROGERR_Msk /*!< Programming error */ +#define FLASH_SR_WRPERR_Pos (4U) +#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk /*!< Write protection error */ +#define FLASH_SR_PGAERR_Pos (5U) +#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk /*!< Programming alignment error */ +#define FLASH_SR_SIZERR_Pos (6U) +#define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk /*!< Size error */ +#define FLASH_SR_PGSERR_Pos (7U) +#define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk /*!< Programming sequence error */ +#define FLASH_SR_MISERR_Pos (8U) +#define FLASH_SR_MISERR_Msk (0x1UL << FLASH_SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_SR_MISERR FLASH_SR_MISERR_Msk /*!< Fast programming data miss error */ +#define FLASH_SR_FASTERR_Pos (9U) +#define FLASH_SR_FASTERR_Msk (0x1UL << FLASH_SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_SR_FASTERR FLASH_SR_FASTERR_Msk /*!< Fast programming error */ +#define FLASH_SR_OPTNV_Pos (13U) +#define FLASH_SR_OPTNV_Msk (0x1UL << FLASH_SR_OPTNV_Pos) /*!< 0x00002000 */ +#define FLASH_SR_OPTNV FLASH_SR_OPTNV_Msk /*!< User option OPTVAL indication */ +#define FLASH_SR_RDERR_Pos (14U) +#define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00004000 */ +#define FLASH_SR_RDERR FLASH_SR_RDERR_Msk /*!< PCROP read error */ +#define FLASH_SR_OPTVERR_Pos (15U) +#define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00008000 */ +#define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk /*!< Option validity error */ +#define FLASH_SR_BSY_Pos (16U) +#define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00010000 */ +#define FLASH_SR_BSY FLASH_SR_BSY_Msk /*!< Flash Busy */ +#define FLASH_SR_CFGBSY_Pos (18U) +#define FLASH_SR_CFGBSY_Msk (0x1UL << FLASH_SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_SR_CFGBSY FLASH_SR_CFGBSY_Msk /*!< Programming or erase configuration busy */ +#define FLASH_SR_PESD_Pos (19U) +#define FLASH_SR_PESD_Msk (0x1UL << FLASH_SR_PESD_Pos) /*!< 0x00080000 */ +#define FLASH_SR_PESD FLASH_SR_PESD_Msk /*!< Programming/erase operation suspended */ + +/******************* Bits definition for FLASH_CR register ******************/ +#define FLASH_CR_PG_Pos (0U) +#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_CR_PG FLASH_CR_PG_Msk /*!< Flash programming */ +#define FLASH_CR_PER_Pos (1U) +#define FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_CR_PER FLASH_CR_PER_Msk /*!< Page erase */ +#define FLASH_CR_MER_Pos (2U) +#define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos) /*!< 0x00000004 */ +#define FLASH_CR_MER FLASH_CR_MER_Msk /*!< Mass erase */ +#define FLASH_CR_PNB_Pos (3U) +#define FLASH_CR_PNB_Msk (0xFFUL << FLASH_CR_PNB_Pos) /*!< 0x000007F8 */ +#define FLASH_CR_PNB FLASH_CR_PNB_Msk /*!< Page number selection mask */ +#define FLASH_CR_STRT_Pos (16U) +#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_CR_STRT FLASH_CR_STRT_Msk /*!< Start an erase operation */ +#define FLASH_CR_OPTSTRT_Pos (17U) +#define FLASH_CR_OPTSTRT_Msk (0x1UL << FLASH_CR_OPTSTRT_Pos) /*!< 0x00020000 */ +#define FLASH_CR_OPTSTRT FLASH_CR_OPTSTRT_Msk /*!< Options modification start */ +#define FLASH_CR_FSTPG_Pos (18U) +#define FLASH_CR_FSTPG_Msk (0x1UL << FLASH_CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_CR_FSTPG FLASH_CR_FSTPG_Msk /*!< Fast programming */ +#define FLASH_CR_EOPIE_Pos (24U) +#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk /*!< End of operation interrupt enable */ +#define FLASH_CR_ERRIE_Pos (25U) +#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk /*!< Error interrupt enable */ +#define FLASH_CR_RDERRIE_Pos (26U) +#define FLASH_CR_RDERRIE_Msk (0x1UL << FLASH_CR_RDERRIE_Pos) /*!< 0x04000000 */ +#define FLASH_CR_RDERRIE FLASH_CR_RDERRIE_Msk /*!< PCROP read error interrupt enable */ +#define FLASH_CR_OBL_LAUNCH_Pos (27U) +#define FLASH_CR_OBL_LAUNCH_Msk (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */ +#define FLASH_CR_OBL_LAUNCH FLASH_CR_OBL_LAUNCH_Msk /*!< Force the option byte loading */ +#define FLASH_CR_OPTLOCK_Pos (30U) +#define FLASH_CR_OPTLOCK_Msk (0x1UL << FLASH_CR_OPTLOCK_Pos) /*!< 0x40000000 */ +#define FLASH_CR_OPTLOCK FLASH_CR_OPTLOCK_Msk /*!< Options lock */ +#define FLASH_CR_LOCK_Pos (31U) +#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */ +#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk /*!< Flash control register lock */ + +/******************* Bits definition for FLASH_ECCR register ****************/ +#define FLASH_ECCR_ADDR_ECC_Pos (0U) +#define FLASH_ECCR_ADDR_ECC_Msk (0x1FFFFUL << FLASH_ECCR_ADDR_ECC_Pos) /*!< 0x0001FFFF */ +#define FLASH_ECCR_ADDR_ECC FLASH_ECCR_ADDR_ECC_Msk /*!< double-word address ECC fail */ +#define FLASH_ECCR_SYSF_ECC_Pos (20U) +#define FLASH_ECCR_SYSF_ECC_Msk (0x1UL << FLASH_ECCR_SYSF_ECC_Pos) /*!< 0x00100000 */ +#define FLASH_ECCR_SYSF_ECC FLASH_ECCR_SYSF_ECC_Msk /*!< System flash ECC fail */ +#define FLASH_ECCR_ECCCIE_Pos (24U) +#define FLASH_ECCR_ECCCIE_Msk (0x1UL << FLASH_ECCR_ECCCIE_Pos) /*!< 0x01000000 */ +#define FLASH_ECCR_ECCCIE FLASH_ECCR_ECCCIE_Msk /*!< ECC correction interrupt enable */ +#define FLASH_ECCR_CPUID_Pos (26U) +#define FLASH_ECCR_CPUID_Msk (0x7UL << FLASH_ECCR_CPUID_Pos) /*!< 0x1C000000 */ +#define FLASH_ECCR_CPUID FLASH_ECCR_CPUID_Msk /*!< CPU identification */ +#define FLASH_ECCR_ECCC_Pos (30U) +#define FLASH_ECCR_ECCC_Msk (0x1UL << FLASH_ECCR_ECCC_Pos) /*!< 0x40000000 */ +#define FLASH_ECCR_ECCC FLASH_ECCR_ECCC_Msk /*!< ECC correction */ +#define FLASH_ECCR_ECCD_Pos (31U) +#define FLASH_ECCR_ECCD_Msk (0x1UL << FLASH_ECCR_ECCD_Pos) /*!< 0x80000000 */ +#define FLASH_ECCR_ECCD FLASH_ECCR_ECCD_Msk /*!< ECC detection */ + +/******************* Bits definition for FLASH_OPTR register ****************/ +#define FLASH_OPTR_RDP_Pos (0U) +#define FLASH_OPTR_RDP_Msk (0xFFUL << FLASH_OPTR_RDP_Pos) /*!< 0x000000FF */ +#define FLASH_OPTR_RDP FLASH_OPTR_RDP_Msk /*!< Read protection level */ +#define FLASH_OPTR_ESE_Pos (8U) +#define FLASH_OPTR_ESE_Msk (0x1UL << FLASH_OPTR_ESE_Pos) /*!< 0x00000100 */ +#define FLASH_OPTR_ESE FLASH_OPTR_ESE_Msk /*!< Security enable */ +#define FLASH_OPTR_BOR_LEV_Pos (9U) +#define FLASH_OPTR_BOR_LEV_Msk (0x7UL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000E00 */ +#define FLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk /*!< BOR reset level mask */ +#define FLASH_OPTR_BOR_LEV_0 (0x1U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000200 */ +#define FLASH_OPTR_BOR_LEV_1 (0x2U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000400 */ +#define FLASH_OPTR_BOR_LEV_2 (0x4U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000800 */ +#define FLASH_OPTR_nRST_STOP_Pos (12U) +#define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00001000 */ +#define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk /*!< Reset option in Stop mode */ +#define FLASH_OPTR_nRST_STDBY_Pos (13U) +#define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00002000 */ +#define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk /*!< Reset option in Standby mode */ +#define FLASH_OPTR_nRST_SHDW_Pos (14U) +#define FLASH_OPTR_nRST_SHDW_Msk (0x1UL << FLASH_OPTR_nRST_SHDW_Pos) /*!< 0x00004000 */ +#define FLASH_OPTR_nRST_SHDW FLASH_OPTR_nRST_SHDW_Msk /*!< Reset option in Shutdown mode */ +#define FLASH_OPTR_IWDG_SW_Pos (16U) +#define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00010000 */ +#define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk /*!< Independent watchdog selection */ +#define FLASH_OPTR_IWDG_STOP_Pos (17U) +#define FLASH_OPTR_IWDG_STOP_Msk (0x1UL << FLASH_OPTR_IWDG_STOP_Pos) /*!< 0x00020000 */ +#define FLASH_OPTR_IWDG_STOP FLASH_OPTR_IWDG_STOP_Msk /*!< Independent watchdog counter option in Stop mode */ +#define FLASH_OPTR_IWDG_STDBY_Pos (18U) +#define FLASH_OPTR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos) /*!< 0x00040000 */ +#define FLASH_OPTR_IWDG_STDBY FLASH_OPTR_IWDG_STDBY_Msk /*!< Independent watchdog counter option in Standby mode */ +#define FLASH_OPTR_WWDG_SW_Pos (19U) +#define FLASH_OPTR_WWDG_SW_Msk (0x1UL << FLASH_OPTR_WWDG_SW_Pos) /*!< 0x00080000 */ +#define FLASH_OPTR_WWDG_SW FLASH_OPTR_WWDG_SW_Msk /*!< Window watchdog selection */ +#define FLASH_OPTR_nBOOT1_Pos (23U) +#define FLASH_OPTR_nBOOT1_Msk (0x1UL << FLASH_OPTR_nBOOT1_Pos) /*!< 0x00800000 */ +#define FLASH_OPTR_nBOOT1 FLASH_OPTR_nBOOT1_Msk /*!< Boot Configuration */ +#define FLASH_OPTR_SRAM2PE_Pos (24U) +#define FLASH_OPTR_SRAM2PE_Msk (0x1UL << FLASH_OPTR_SRAM2PE_Pos) /*!< 0x01000000 */ +#define FLASH_OPTR_SRAM2PE FLASH_OPTR_SRAM2PE_Msk /*!< SRAM2 parity check enable */ +#define FLASH_OPTR_SRAM2RST_Pos (25U) +#define FLASH_OPTR_SRAM2RST_Msk (0x1UL << FLASH_OPTR_SRAM2RST_Pos) /*!< 0x02000000 */ +#define FLASH_OPTR_SRAM2RST FLASH_OPTR_SRAM2RST_Msk /*!< SRAM2 erase option when system reset */ +#define FLASH_OPTR_nSWBOOT0_Pos (26U) +#define FLASH_OPTR_nSWBOOT0_Msk (0x1UL << FLASH_OPTR_nSWBOOT0_Pos) /*!< 0x04000000 */ +#define FLASH_OPTR_nSWBOOT0 FLASH_OPTR_nSWBOOT0_Msk /*!< Software BOOT0 */ +#define FLASH_OPTR_nBOOT0_Pos (27U) +#define FLASH_OPTR_nBOOT0_Msk (0x1UL << FLASH_OPTR_nBOOT0_Pos) /*!< 0x08000000 */ +#define FLASH_OPTR_nBOOT0 FLASH_OPTR_nBOOT0_Msk /*!< BOOT0 option bit */ +#define FLASH_OPTR_AGC_TRIM_Pos (29U) +#define FLASH_OPTR_AGC_TRIM_Msk (0x7UL << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0xE0000000 */ +#define FLASH_OPTR_AGC_TRIM FLASH_OPTR_AGC_TRIM_Msk /*!< Automatic Gain Control trimming mask */ +#define FLASH_OPTR_AGC_TRIM_0 (0x1U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x20000000 */ +#define FLASH_OPTR_AGC_TRIM_1 (0x2U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x40000000 */ +#define FLASH_OPTR_AGC_TRIM_2 (0x4U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for FLASH_PCROP1ASR register ************/ +#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos (0U) +#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk (0x1FFUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1ASR_PCROP1A_STRT FLASH_PCROP1ASR_PCROP1A_STRT_Msk /*!< PCROP area A start offset */ + +/****************** Bits definition for FLASH_PCROP1AER register ************/ +#define FLASH_PCROP1AER_PCROP1A_END_Pos (0U) +#define FLASH_PCROP1AER_PCROP1A_END_Msk (0x1FFUL << FLASH_PCROP1AER_PCROP1A_END_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1AER_PCROP1A_END FLASH_PCROP1AER_PCROP1A_END_Msk /*!< PCROP area A end offset */ +#define FLASH_PCROP1AER_PCROP_RDP_Pos (31U) +#define FLASH_PCROP1AER_PCROP_RDP_Msk (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos) /*!< 0x80000000 */ +#define FLASH_PCROP1AER_PCROP_RDP FLASH_PCROP1AER_PCROP_RDP_Msk /*!< PCROP area preserved when RDP level decreased */ + +/****************** Bits definition for FLASH_WRP1AR register ***************/ +#define FLASH_WRP1AR_WRP1A_STRT_Pos (0U) +#define FLASH_WRP1AR_WRP1A_STRT_Msk (0xFFUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x000000FF */ +#define FLASH_WRP1AR_WRP1A_STRT FLASH_WRP1AR_WRP1A_STRT_Msk /*!< WRP area A start offset */ +#define FLASH_WRP1AR_WRP1A_END_Pos (16U) +#define FLASH_WRP1AR_WRP1A_END_Msk (0xFFUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x00FF0000 */ +#define FLASH_WRP1AR_WRP1A_END FLASH_WRP1AR_WRP1A_END_Msk /*!< WRP area A end offset */ + +/****************** Bits definition for FLASH_WRP1BR register ***************/ +#define FLASH_WRP1BR_WRP1B_STRT_Pos (0U) +#define FLASH_WRP1BR_WRP1B_STRT_Msk (0xFFUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x000000FF */ +#define FLASH_WRP1BR_WRP1B_STRT FLASH_WRP1BR_WRP1B_STRT_Msk /*!< WRP area B start offset */ +#define FLASH_WRP1BR_WRP1B_END_Pos (16U) +#define FLASH_WRP1BR_WRP1B_END_Msk (0xFFUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x00FF0000 */ +#define FLASH_WRP1BR_WRP1B_END FLASH_WRP1BR_WRP1B_END_Msk /*!< WRP area B end offset */ + +/****************** Bits definition for FLASH_PCROP1BSR register ************/ +#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos (0U) +#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk (0x1FFUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1BSR_PCROP1B_STRT FLASH_PCROP1BSR_PCROP1B_STRT_Msk /*!< PCROP area B start offset */ + +/****************** Bits definition for FLASH_PCROP1BER register ************/ +#define FLASH_PCROP1BER_PCROP1B_END_Pos (0U) +#define FLASH_PCROP1BER_PCROP1B_END_Msk (0x1FFUL << FLASH_PCROP1BER_PCROP1B_END_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1BER_PCROP1B_END FLASH_PCROP1BER_PCROP1B_END_Msk /*!< PCROP area B end offset */ + +/****************** Bits definition for FLASH_IPCCBR register ************/ +#define FLASH_IPCCBR_IPCCDBA_Pos (0U) +#define FLASH_IPCCBR_IPCCDBA_Msk (0x3FFFUL << FLASH_IPCCBR_IPCCDBA_Pos) /*!< 0x00003FFF */ +#define FLASH_IPCCBR_IPCCDBA FLASH_IPCCBR_IPCCDBA_Msk /*!< IPCC data buffer base address */ + +/****************** Bits definition for FLASH_SFR register ************/ +#define FLASH_SFR_SFSA_Pos (0U) +#define FLASH_SFR_SFSA_Msk (0xFFUL << FLASH_SFR_SFSA_Pos) /*!< 0x000000FF */ +#define FLASH_SFR_SFSA FLASH_SFR_SFSA_Msk /* Secure flash start address */ +#define FLASH_SFR_FSD_Pos (8U) +#define FLASH_SFR_FSD_Msk (0x1UL << FLASH_SFR_FSD_Pos) /*!< 0x00000100 */ +#define FLASH_SFR_FSD FLASH_SFR_FSD_Msk /* Flash mode secure */ +#define FLASH_SFR_DDS_Pos (12U) +#define FLASH_SFR_DDS_Msk (0x1UL << FLASH_SFR_DDS_Pos) /*!< 0x00001000 */ +#define FLASH_SFR_DDS FLASH_SFR_DDS_Msk /* Enabling and disabling CPU2 Debug access */ + +/****************** Bits definition for FLASH_SRRVR register ************/ +#define FLASH_SRRVR_SBRV_Pos (0U) +#define FLASH_SRRVR_SBRV_Msk (0x3FFFFUL << FLASH_SRRVR_SBRV_Pos) /*!< 0x0003FFFF */ +#define FLASH_SRRVR_SBRV FLASH_SRRVR_SBRV_Msk /* SCPU2 boot reset vector memory offset */ + +#define FLASH_SRRVR_SBRSA_Pos (18U) +#define FLASH_SRRVR_SBRSA_Msk (0x1FUL << FLASH_SRRVR_SBRSA_Pos) /*!< 0x007C0000 */ +#define FLASH_SRRVR_SBRSA FLASH_SRRVR_SBRSA_Msk /* Secure backup SRAM2a start address */ +#define FLASH_SRRVR_BRSD_Pos (23U) +#define FLASH_SRRVR_BRSD_Msk (0x1UL << FLASH_SRRVR_BRSD_Pos) /*!< 0x00800000 */ +#define FLASH_SRRVR_BRSD FLASH_SRRVR_BRSD_Msk /* Backup SRAM2A secure mode */ + +#define FLASH_SRRVR_SNBRSA_Pos (25U) +#define FLASH_SRRVR_SNBRSA_Msk (0x1FUL << FLASH_SRRVR_SNBRSA_Pos) /*!< 0x3E000000 */ +#define FLASH_SRRVR_SNBRSA FLASH_SRRVR_SNBRSA_Msk /* Secure non-backup SRAM2b start address */ +#define FLASH_SRRVR_NBRSD_Pos (30U) +#define FLASH_SRRVR_NBRSD_Msk (0x1UL << FLASH_SRRVR_NBRSD_Pos) /*!< 0x40000000 */ +#define FLASH_SRRVR_NBRSD FLASH_SRRVR_NBRSD_Msk /* Non-backup SRAM2B secure mode */ +#define FLASH_SRRVR_C2OPT_Pos (31U) +#define FLASH_SRRVR_C2OPT_Msk (0x1UL << FLASH_SRRVR_C2OPT_Pos) /*!< 0x80000000 */ +#define FLASH_SRRVR_C2OPT FLASH_SRRVR_C2OPT_Msk /* SCPU2 boot reset vector memory selection */ + +/****************** Bits definition for FLASH_C2ACR register ************/ +#define FLASH_C2ACR_PRFTEN_Pos (8U) +#define FLASH_C2ACR_PRFTEN_Msk (0x1UL << FLASH_C2ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_C2ACR_PRFTEN FLASH_C2ACR_PRFTEN_Msk /*!< CPU2 Prefetch enable */ +#define FLASH_C2ACR_ICEN_Pos (9U) +#define FLASH_C2ACR_ICEN_Msk (0x1UL << FLASH_C2ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_C2ACR_ICEN FLASH_C2ACR_ICEN_Msk /*!< CPU2 Instruction cache enable */ +#define FLASH_C2ACR_ICRST_Pos (11U) +#define FLASH_C2ACR_ICRST_Msk (0x1UL << FLASH_C2ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_C2ACR_ICRST FLASH_C2ACR_ICRST_Msk /*!< CPU2 Instruction cache reset */ +#define FLASH_C2ACR_PES_Pos (15U) +#define FLASH_C2ACR_PES_Msk (0x1UL << FLASH_C2ACR_PES_Pos) /*!< 0x00008000 */ +#define FLASH_C2ACR_PES FLASH_C2ACR_PES_Msk /*!< CPU2 Program/erase suspend request */ + +/****************** Bits definition for FLASH_C2SR register ************/ +#define FLASH_C2SR_EOP_Pos (0U) +#define FLASH_C2SR_EOP_Msk (0x1UL << FLASH_C2SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_C2SR_EOP FLASH_C2SR_EOP_Msk /*!< CPU2 End of operation */ +#define FLASH_C2SR_OPERR_Pos (1U) +#define FLASH_C2SR_OPERR_Msk (0x1UL << FLASH_C2SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_C2SR_OPERR FLASH_C2SR_OPERR_Msk /*!< CPU2 Operation error */ +#define FLASH_C2SR_PROGERR_Pos (3U) +#define FLASH_C2SR_PROGERR_Msk (0x1UL << FLASH_C2SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_C2SR_PROGERR FLASH_C2SR_PROGERR_Msk /*!< CPU2 Programming error */ +#define FLASH_C2SR_WRPERR_Pos (4U) +#define FLASH_C2SR_WRPERR_Msk (0x1UL << FLASH_C2SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_C2SR_WRPERR FLASH_C2SR_WRPERR_Msk /*!< CPU2 Write protection error */ +#define FLASH_C2SR_PGAERR_Pos (5U) +#define FLASH_C2SR_PGAERR_Msk (0x1UL << FLASH_C2SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_C2SR_PGAERR FLASH_C2SR_PGAERR_Msk /*!< CPU2 Programming alignment error */ +#define FLASH_C2SR_SIZERR_Pos (6U) +#define FLASH_C2SR_SIZERR_Msk (0x1UL << FLASH_C2SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_C2SR_SIZERR FLASH_C2SR_SIZERR_Msk /*!< CPU2 Size error */ +#define FLASH_C2SR_PGSERR_Pos (7U) +#define FLASH_C2SR_PGSERR_Msk (0x1UL << FLASH_C2SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_C2SR_PGSERR FLASH_C2SR_PGSERR_Msk /*!< CPU2 Programming sequence error */ +#define FLASH_C2SR_MISERR_Pos (8U) +#define FLASH_C2SR_MISERR_Msk (0x1UL << FLASH_C2SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_C2SR_MISERR FLASH_C2SR_MISERR_Msk /*!< CPU2 Fast programming data miss error */ +#define FLASH_C2SR_FASTERR_Pos (9U) +#define FLASH_C2SR_FASTERR_Msk (0x1UL << FLASH_C2SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_C2SR_FASTERR FLASH_C2SR_FASTERR_Msk /*!< CPU2 Fast programming error */ +#define FLASH_C2SR_RDERR_Pos (14U) +#define FLASH_C2SR_RDERR_Msk (0x1UL << FLASH_C2SR_RDERR_Pos) /*!< 0x00004000 */ +#define FLASH_C2SR_RDERR FLASH_C2SR_RDERR_Msk /*!< CPU2 PCROP read error */ +#define FLASH_C2SR_BSY_Pos (16U) +#define FLASH_C2SR_BSY_Msk (0x1UL << FLASH_C2SR_BSY_Pos) /*!< 0x00010000 */ +#define FLASH_C2SR_BSY FLASH_C2SR_BSY_Msk /*!< CPU2 Flash busy */ +#define FLASH_C2SR_CFGBSY_Pos (18U) +#define FLASH_C2SR_CFGBSY_Msk (0x1UL << FLASH_C2SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_C2SR_CFGBSY FLASH_C2SR_CFGBSY_Msk /*!< CPU2 Programming or erase configuration busy */ +#define FLASH_C2SR_PESD_Pos (19U) +#define FLASH_C2SR_PESD_Msk (0x1UL << FLASH_C2SR_PESD_Pos) /*!< 0x00080000 */ +#define FLASH_C2SR_PESD FLASH_C2SR_PESD_Msk /*!< CPU2 Programming/erase operation suspended */ + +/****************** Bits definition for FLASH_C2CR register ************/ +#define FLASH_C2CR_PG_Pos (0U) +#define FLASH_C2CR_PG_Msk (0x1UL << FLASH_C2CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_C2CR_PG FLASH_C2CR_PG_Msk /*!< CPU2 Flash programming */ +#define FLASH_C2CR_PER_Pos (1U) +#define FLASH_C2CR_PER_Msk (0x1UL << FLASH_C2CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_C2CR_PER FLASH_C2CR_PER_Msk /*!< CPU2 Page erase */ +#define FLASH_C2CR_MER_Pos (2U) +#define FLASH_C2CR_MER_Msk (0x1UL << FLASH_C2CR_MER_Pos) /*!< 0x00000004 */ +#define FLASH_C2CR_MER FLASH_C2CR_MER_Msk /*!< CPU2 Mass erase */ +#define FLASH_C2CR_PNB_Pos (3U) +#define FLASH_C2CR_PNB_Msk (0xFFUL << FLASH_C2CR_PNB_Pos) /*!< 0x000007F8 */ +#define FLASH_C2CR_PNB FLASH_C2CR_PNB_Msk /*!< CPU2 Page number selection mask */ +#define FLASH_C2CR_STRT_Pos (16U) +#define FLASH_C2CR_STRT_Msk (0x1UL << FLASH_C2CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_C2CR_STRT FLASH_C2CR_STRT_Msk /*!< CPU2 Start an erase operation */ +#define FLASH_C2CR_FSTPG_Pos (18U) +#define FLASH_C2CR_FSTPG_Msk (0x1UL << FLASH_C2CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_C2CR_FSTPG FLASH_C2CR_FSTPG_Msk /*!< CPU2 Fast programming */ +#define FLASH_C2CR_EOPIE_Pos (24U) +#define FLASH_C2CR_EOPIE_Msk (0x1UL << FLASH_C2CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_C2CR_EOPIE FLASH_C2CR_EOPIE_Msk /*!< CPU2 End of operation interrupt enable */ +#define FLASH_C2CR_ERRIE_Pos (25U) +#define FLASH_C2CR_ERRIE_Msk (0x1UL << FLASH_C2CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_C2CR_ERRIE FLASH_C2CR_ERRIE_Msk /*!< CPU2 Error interrupt enable */ +#define FLASH_C2CR_RDERRIE_Pos (26U) +#define FLASH_C2CR_RDERRIE_Msk (0x1UL << FLASH_C2CR_RDERRIE_Pos) /*!< 0x04000000 */ +#define FLASH_C2CR_RDERRIE FLASH_C2CR_RDERRIE_Msk /*!< CPU2 PCROP read error interrupt enable */ + +/******************************************************************************/ +/* */ +/* General Purpose I/O */ +/* */ +/******************************************************************************/ +/****************** Bits definition for GPIO_MODER register *****************/ +#define GPIO_MODER_MODE0_Pos (0U) +#define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */ +#define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk +#define GPIO_MODER_MODE0_0 (0x1U << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */ +#define GPIO_MODER_MODE0_1 (0x2U << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */ +#define GPIO_MODER_MODE1_Pos (2U) +#define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */ +#define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk +#define GPIO_MODER_MODE1_0 (0x1U << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */ +#define GPIO_MODER_MODE1_1 (0x2U << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */ +#define GPIO_MODER_MODE2_Pos (4U) +#define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */ +#define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk +#define GPIO_MODER_MODE2_0 (0x1U << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */ +#define GPIO_MODER_MODE2_1 (0x2U << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */ +#define GPIO_MODER_MODE3_Pos (6U) +#define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */ +#define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk +#define GPIO_MODER_MODE3_0 (0x1U << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */ +#define GPIO_MODER_MODE3_1 (0x2U << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */ +#define GPIO_MODER_MODE4_Pos (8U) +#define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */ +#define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk +#define GPIO_MODER_MODE4_0 (0x1U << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */ +#define GPIO_MODER_MODE4_1 (0x2U << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */ +#define GPIO_MODER_MODE5_Pos (10U) +#define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */ +#define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk +#define GPIO_MODER_MODE5_0 (0x1U << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */ +#define GPIO_MODER_MODE5_1 (0x2U << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */ +#define GPIO_MODER_MODE6_Pos (12U) +#define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */ +#define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk +#define GPIO_MODER_MODE6_0 (0x1U << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */ +#define GPIO_MODER_MODE6_1 (0x2U << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */ +#define GPIO_MODER_MODE7_Pos (14U) +#define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */ +#define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk +#define GPIO_MODER_MODE7_0 (0x1U << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */ +#define GPIO_MODER_MODE7_1 (0x2U << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */ +#define GPIO_MODER_MODE8_Pos (16U) +#define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */ +#define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk +#define GPIO_MODER_MODE8_0 (0x1U << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */ +#define GPIO_MODER_MODE8_1 (0x2U << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */ +#define GPIO_MODER_MODE9_Pos (18U) +#define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */ +#define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk +#define GPIO_MODER_MODE9_0 (0x1U << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */ +#define GPIO_MODER_MODE9_1 (0x2U << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */ +#define GPIO_MODER_MODE10_Pos (20U) +#define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */ +#define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk +#define GPIO_MODER_MODE10_0 (0x1U << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */ +#define GPIO_MODER_MODE10_1 (0x2U << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */ +#define GPIO_MODER_MODE11_Pos (22U) +#define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */ +#define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk +#define GPIO_MODER_MODE11_0 (0x1U << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */ +#define GPIO_MODER_MODE11_1 (0x2U << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */ +#define GPIO_MODER_MODE12_Pos (24U) +#define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */ +#define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk +#define GPIO_MODER_MODE12_0 (0x1U << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */ +#define GPIO_MODER_MODE12_1 (0x2U << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */ +#define GPIO_MODER_MODE13_Pos (26U) +#define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */ +#define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk +#define GPIO_MODER_MODE13_0 (0x1U << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */ +#define GPIO_MODER_MODE13_1 (0x2U << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */ +#define GPIO_MODER_MODE14_Pos (28U) +#define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */ +#define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk +#define GPIO_MODER_MODE14_0 (0x1U << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */ +#define GPIO_MODER_MODE14_1 (0x2U << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */ +#define GPIO_MODER_MODE15_Pos (30U) +#define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */ +#define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk +#define GPIO_MODER_MODE15_0 (0x1U << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */ +#define GPIO_MODER_MODE15_1 (0x2U << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_OTYPER register ****************/ +#define GPIO_OTYPER_OT0_Pos (0U) +#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */ +#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk +#define GPIO_OTYPER_OT1_Pos (1U) +#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */ +#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk +#define GPIO_OTYPER_OT2_Pos (2U) +#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */ +#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk +#define GPIO_OTYPER_OT3_Pos (3U) +#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */ +#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk +#define GPIO_OTYPER_OT4_Pos (4U) +#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */ +#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk +#define GPIO_OTYPER_OT5_Pos (5U) +#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */ +#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk +#define GPIO_OTYPER_OT6_Pos (6U) +#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */ +#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk +#define GPIO_OTYPER_OT7_Pos (7U) +#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */ +#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk +#define GPIO_OTYPER_OT8_Pos (8U) +#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */ +#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk +#define GPIO_OTYPER_OT9_Pos (9U) +#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */ +#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk +#define GPIO_OTYPER_OT10_Pos (10U) +#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */ +#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk +#define GPIO_OTYPER_OT11_Pos (11U) +#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */ +#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk +#define GPIO_OTYPER_OT12_Pos (12U) +#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */ +#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk +#define GPIO_OTYPER_OT13_Pos (13U) +#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */ +#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk +#define GPIO_OTYPER_OT14_Pos (14U) +#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */ +#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk +#define GPIO_OTYPER_OT15_Pos (15U) +#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */ +#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk + +/****************** Bits definition for GPIO_OSPEEDR register ***************/ +#define GPIO_OSPEEDR_OSPEED0_Pos (0U) +#define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */ +#define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk +#define GPIO_OSPEEDR_OSPEED0_0 (0x1U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */ +#define GPIO_OSPEEDR_OSPEED0_1 (0x2U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */ +#define GPIO_OSPEEDR_OSPEED1_Pos (2U) +#define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */ +#define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk +#define GPIO_OSPEEDR_OSPEED1_0 (0x1U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */ +#define GPIO_OSPEEDR_OSPEED1_1 (0x2U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */ +#define GPIO_OSPEEDR_OSPEED2_Pos (4U) +#define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */ +#define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk +#define GPIO_OSPEEDR_OSPEED2_0 (0x1U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */ +#define GPIO_OSPEEDR_OSPEED2_1 (0x2U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */ +#define GPIO_OSPEEDR_OSPEED3_Pos (6U) +#define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */ +#define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk +#define GPIO_OSPEEDR_OSPEED3_0 (0x1U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */ +#define GPIO_OSPEEDR_OSPEED3_1 (0x2U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */ +#define GPIO_OSPEEDR_OSPEED4_Pos (8U) +#define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */ +#define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk +#define GPIO_OSPEEDR_OSPEED4_0 (0x1U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */ +#define GPIO_OSPEEDR_OSPEED4_1 (0x2U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */ +#define GPIO_OSPEEDR_OSPEED5_Pos (10U) +#define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */ +#define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk +#define GPIO_OSPEEDR_OSPEED5_0 (0x1U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */ +#define GPIO_OSPEEDR_OSPEED5_1 (0x2U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */ +#define GPIO_OSPEEDR_OSPEED6_Pos (12U) +#define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */ +#define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk +#define GPIO_OSPEEDR_OSPEED6_0 (0x1U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */ +#define GPIO_OSPEEDR_OSPEED6_1 (0x2U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */ +#define GPIO_OSPEEDR_OSPEED7_Pos (14U) +#define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */ +#define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk +#define GPIO_OSPEEDR_OSPEED7_0 (0x1U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */ +#define GPIO_OSPEEDR_OSPEED7_1 (0x2U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */ +#define GPIO_OSPEEDR_OSPEED8_Pos (16U) +#define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */ +#define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk +#define GPIO_OSPEEDR_OSPEED8_0 (0x1U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */ +#define GPIO_OSPEEDR_OSPEED8_1 (0x2U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */ +#define GPIO_OSPEEDR_OSPEED9_Pos (18U) +#define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */ +#define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk +#define GPIO_OSPEEDR_OSPEED9_0 (0x1U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */ +#define GPIO_OSPEEDR_OSPEED9_1 (0x2U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */ +#define GPIO_OSPEEDR_OSPEED10_Pos (20U) +#define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */ +#define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk +#define GPIO_OSPEEDR_OSPEED10_0 (0x1U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */ +#define GPIO_OSPEEDR_OSPEED10_1 (0x2U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */ +#define GPIO_OSPEEDR_OSPEED11_Pos (22U) +#define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */ +#define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk +#define GPIO_OSPEEDR_OSPEED11_0 (0x1U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */ +#define GPIO_OSPEEDR_OSPEED11_1 (0x2U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */ +#define GPIO_OSPEEDR_OSPEED12_Pos (24U) +#define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */ +#define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk +#define GPIO_OSPEEDR_OSPEED12_0 (0x1U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */ +#define GPIO_OSPEEDR_OSPEED12_1 (0x2U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */ +#define GPIO_OSPEEDR_OSPEED13_Pos (26U) +#define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */ +#define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk +#define GPIO_OSPEEDR_OSPEED13_0 (0x1U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */ +#define GPIO_OSPEEDR_OSPEED13_1 (0x2U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */ +#define GPIO_OSPEEDR_OSPEED14_Pos (28U) +#define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */ +#define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk +#define GPIO_OSPEEDR_OSPEED14_0 (0x1U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */ +#define GPIO_OSPEEDR_OSPEED14_1 (0x2U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */ +#define GPIO_OSPEEDR_OSPEED15_Pos (30U) +#define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */ +#define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk +#define GPIO_OSPEEDR_OSPEED15_0 (0x1U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */ +#define GPIO_OSPEEDR_OSPEED15_1 (0x2U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_PUPDR register *****************/ +#define GPIO_PUPDR_PUPD0_Pos (0U) +#define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ +#define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk +#define GPIO_PUPDR_PUPD0_0 (0x1U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ +#define GPIO_PUPDR_PUPD0_1 (0x2U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ +#define GPIO_PUPDR_PUPD1_Pos (2U) +#define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ +#define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk +#define GPIO_PUPDR_PUPD1_0 (0x1U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ +#define GPIO_PUPDR_PUPD1_1 (0x2U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ +#define GPIO_PUPDR_PUPD2_Pos (4U) +#define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ +#define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk +#define GPIO_PUPDR_PUPD2_0 (0x1U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ +#define GPIO_PUPDR_PUPD2_1 (0x2U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ +#define GPIO_PUPDR_PUPD3_Pos (6U) +#define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ +#define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk +#define GPIO_PUPDR_PUPD3_0 (0x1U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ +#define GPIO_PUPDR_PUPD3_1 (0x2U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ +#define GPIO_PUPDR_PUPD4_Pos (8U) +#define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ +#define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk +#define GPIO_PUPDR_PUPD4_0 (0x1U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ +#define GPIO_PUPDR_PUPD4_1 (0x2U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ +#define GPIO_PUPDR_PUPD5_Pos (10U) +#define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ +#define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk +#define GPIO_PUPDR_PUPD5_0 (0x1U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ +#define GPIO_PUPDR_PUPD5_1 (0x2U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ +#define GPIO_PUPDR_PUPD6_Pos (12U) +#define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ +#define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk +#define GPIO_PUPDR_PUPD6_0 (0x1U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ +#define GPIO_PUPDR_PUPD6_1 (0x2U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ +#define GPIO_PUPDR_PUPD7_Pos (14U) +#define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ +#define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk +#define GPIO_PUPDR_PUPD7_0 (0x1U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ +#define GPIO_PUPDR_PUPD7_1 (0x2U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ +#define GPIO_PUPDR_PUPD8_Pos (16U) +#define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ +#define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk +#define GPIO_PUPDR_PUPD8_0 (0x1U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ +#define GPIO_PUPDR_PUPD8_1 (0x2U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ +#define GPIO_PUPDR_PUPD9_Pos (18U) +#define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ +#define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk +#define GPIO_PUPDR_PUPD9_0 (0x1U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ +#define GPIO_PUPDR_PUPD9_1 (0x2U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ +#define GPIO_PUPDR_PUPD10_Pos (20U) +#define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ +#define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk +#define GPIO_PUPDR_PUPD10_0 (0x1U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ +#define GPIO_PUPDR_PUPD10_1 (0x2U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ +#define GPIO_PUPDR_PUPD11_Pos (22U) +#define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ +#define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk +#define GPIO_PUPDR_PUPD11_0 (0x1U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ +#define GPIO_PUPDR_PUPD11_1 (0x2U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ +#define GPIO_PUPDR_PUPD12_Pos (24U) +#define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ +#define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk +#define GPIO_PUPDR_PUPD12_0 (0x1U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ +#define GPIO_PUPDR_PUPD12_1 (0x2U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ +#define GPIO_PUPDR_PUPD13_Pos (26U) +#define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ +#define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk +#define GPIO_PUPDR_PUPD13_0 (0x1U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ +#define GPIO_PUPDR_PUPD13_1 (0x2U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ +#define GPIO_PUPDR_PUPD14_Pos (28U) +#define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ +#define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk +#define GPIO_PUPDR_PUPD14_0 (0x1U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ +#define GPIO_PUPDR_PUPD14_1 (0x2U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ +#define GPIO_PUPDR_PUPD15_Pos (30U) +#define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ +#define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk +#define GPIO_PUPDR_PUPD15_0 (0x1U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ +#define GPIO_PUPDR_PUPD15_1 (0x2U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_IDR register *******************/ +#define GPIO_IDR_ID0_Pos (0U) +#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ +#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk +#define GPIO_IDR_ID1_Pos (1U) +#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ +#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk +#define GPIO_IDR_ID2_Pos (2U) +#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ +#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk +#define GPIO_IDR_ID3_Pos (3U) +#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ +#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk +#define GPIO_IDR_ID4_Pos (4U) +#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ +#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk +#define GPIO_IDR_ID5_Pos (5U) +#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ +#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk +#define GPIO_IDR_ID6_Pos (6U) +#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ +#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk +#define GPIO_IDR_ID7_Pos (7U) +#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ +#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk +#define GPIO_IDR_ID8_Pos (8U) +#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ +#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk +#define GPIO_IDR_ID9_Pos (9U) +#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ +#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk +#define GPIO_IDR_ID10_Pos (10U) +#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ +#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk +#define GPIO_IDR_ID11_Pos (11U) +#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ +#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk +#define GPIO_IDR_ID12_Pos (12U) +#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ +#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk +#define GPIO_IDR_ID13_Pos (13U) +#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ +#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk +#define GPIO_IDR_ID14_Pos (14U) +#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ +#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk +#define GPIO_IDR_ID15_Pos (15U) +#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ +#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk + +/****************** Bits definition for GPIO_ODR register *******************/ +#define GPIO_ODR_OD0_Pos (0U) +#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ +#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk +#define GPIO_ODR_OD1_Pos (1U) +#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ +#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk +#define GPIO_ODR_OD2_Pos (2U) +#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ +#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk +#define GPIO_ODR_OD3_Pos (3U) +#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ +#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk +#define GPIO_ODR_OD4_Pos (4U) +#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ +#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk +#define GPIO_ODR_OD5_Pos (5U) +#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ +#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk +#define GPIO_ODR_OD6_Pos (6U) +#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ +#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk +#define GPIO_ODR_OD7_Pos (7U) +#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ +#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk +#define GPIO_ODR_OD8_Pos (8U) +#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ +#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk +#define GPIO_ODR_OD9_Pos (9U) +#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ +#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk +#define GPIO_ODR_OD10_Pos (10U) +#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ +#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk +#define GPIO_ODR_OD11_Pos (11U) +#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ +#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk +#define GPIO_ODR_OD12_Pos (12U) +#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ +#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk +#define GPIO_ODR_OD13_Pos (13U) +#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ +#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk +#define GPIO_ODR_OD14_Pos (14U) +#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ +#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk +#define GPIO_ODR_OD15_Pos (15U) +#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ +#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk + +/****************** Bits definition for GPIO_BSRR register ******************/ +#define GPIO_BSRR_BS0_Pos (0U) +#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */ +#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk +#define GPIO_BSRR_BS1_Pos (1U) +#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */ +#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk +#define GPIO_BSRR_BS2_Pos (2U) +#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */ +#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk +#define GPIO_BSRR_BS3_Pos (3U) +#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */ +#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk +#define GPIO_BSRR_BS4_Pos (4U) +#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */ +#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk +#define GPIO_BSRR_BS5_Pos (5U) +#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */ +#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk +#define GPIO_BSRR_BS6_Pos (6U) +#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */ +#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk +#define GPIO_BSRR_BS7_Pos (7U) +#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */ +#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk +#define GPIO_BSRR_BS8_Pos (8U) +#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */ +#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk +#define GPIO_BSRR_BS9_Pos (9U) +#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */ +#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk +#define GPIO_BSRR_BS10_Pos (10U) +#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */ +#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk +#define GPIO_BSRR_BS11_Pos (11U) +#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */ +#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk +#define GPIO_BSRR_BS12_Pos (12U) +#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */ +#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk +#define GPIO_BSRR_BS13_Pos (13U) +#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */ +#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk +#define GPIO_BSRR_BS14_Pos (14U) +#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */ +#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk +#define GPIO_BSRR_BS15_Pos (15U) +#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */ +#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk +#define GPIO_BSRR_BR0_Pos (16U) +#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */ +#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk +#define GPIO_BSRR_BR1_Pos (17U) +#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */ +#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk +#define GPIO_BSRR_BR2_Pos (18U) +#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */ +#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk +#define GPIO_BSRR_BR3_Pos (19U) +#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */ +#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk +#define GPIO_BSRR_BR4_Pos (20U) +#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */ +#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk +#define GPIO_BSRR_BR5_Pos (21U) +#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */ +#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk +#define GPIO_BSRR_BR6_Pos (22U) +#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */ +#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk +#define GPIO_BSRR_BR7_Pos (23U) +#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */ +#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk +#define GPIO_BSRR_BR8_Pos (24U) +#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */ +#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk +#define GPIO_BSRR_BR9_Pos (25U) +#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */ +#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk +#define GPIO_BSRR_BR10_Pos (26U) +#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */ +#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk +#define GPIO_BSRR_BR11_Pos (27U) +#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */ +#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk +#define GPIO_BSRR_BR12_Pos (28U) +#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */ +#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk +#define GPIO_BSRR_BR13_Pos (29U) +#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */ +#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk +#define GPIO_BSRR_BR14_Pos (30U) +#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */ +#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk +#define GPIO_BSRR_BR15_Pos (31U) +#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */ +#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk + +/****************** Bit definition for GPIO_LCKR register *********************/ +#define GPIO_LCKR_LCK0_Pos (0U) +#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ +#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk +#define GPIO_LCKR_LCK1_Pos (1U) +#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ +#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk +#define GPIO_LCKR_LCK2_Pos (2U) +#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ +#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk +#define GPIO_LCKR_LCK3_Pos (3U) +#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ +#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk +#define GPIO_LCKR_LCK4_Pos (4U) +#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ +#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk +#define GPIO_LCKR_LCK5_Pos (5U) +#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ +#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk +#define GPIO_LCKR_LCK6_Pos (6U) +#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ +#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk +#define GPIO_LCKR_LCK7_Pos (7U) +#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ +#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk +#define GPIO_LCKR_LCK8_Pos (8U) +#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ +#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk +#define GPIO_LCKR_LCK9_Pos (9U) +#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ +#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk +#define GPIO_LCKR_LCK10_Pos (10U) +#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ +#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk +#define GPIO_LCKR_LCK11_Pos (11U) +#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ +#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk +#define GPIO_LCKR_LCK12_Pos (12U) +#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ +#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk +#define GPIO_LCKR_LCK13_Pos (13U) +#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ +#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk +#define GPIO_LCKR_LCK14_Pos (14U) +#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ +#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk +#define GPIO_LCKR_LCK15_Pos (15U) +#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ +#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk +#define GPIO_LCKR_LCKK_Pos (16U) +#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ +#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk + +/****************** Bit definition for GPIO_AFRL register *********************/ +#define GPIO_AFRL_AFSEL0_Pos (0U) +#define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ +#define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk +#define GPIO_AFRL_AFSEL0_0 (0x1U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */ +#define GPIO_AFRL_AFSEL0_1 (0x2U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */ +#define GPIO_AFRL_AFSEL0_2 (0x4U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */ +#define GPIO_AFRL_AFSEL0_3 (0x8U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */ +#define GPIO_AFRL_AFSEL1_Pos (4U) +#define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk +#define GPIO_AFRL_AFSEL1_0 (0x1U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */ +#define GPIO_AFRL_AFSEL1_1 (0x2U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */ +#define GPIO_AFRL_AFSEL1_2 (0x4U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */ +#define GPIO_AFRL_AFSEL1_3 (0x8U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */ +#define GPIO_AFRL_AFSEL2_Pos (8U) +#define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk +#define GPIO_AFRL_AFSEL2_0 (0x1U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */ +#define GPIO_AFRL_AFSEL2_1 (0x2U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */ +#define GPIO_AFRL_AFSEL2_2 (0x4U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */ +#define GPIO_AFRL_AFSEL2_3 (0x8U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */ +#define GPIO_AFRL_AFSEL3_Pos (12U) +#define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk +#define GPIO_AFRL_AFSEL3_0 (0x1U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */ +#define GPIO_AFRL_AFSEL3_1 (0x2U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */ +#define GPIO_AFRL_AFSEL3_2 (0x4U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */ +#define GPIO_AFRL_AFSEL3_3 (0x8U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */ +#define GPIO_AFRL_AFSEL4_Pos (16U) +#define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk +#define GPIO_AFRL_AFSEL4_0 (0x1U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */ +#define GPIO_AFRL_AFSEL4_1 (0x2U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */ +#define GPIO_AFRL_AFSEL4_2 (0x4U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */ +#define GPIO_AFRL_AFSEL4_3 (0x8U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */ +#define GPIO_AFRL_AFSEL5_Pos (20U) +#define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk +#define GPIO_AFRL_AFSEL5_0 (0x1U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */ +#define GPIO_AFRL_AFSEL5_1 (0x2U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */ +#define GPIO_AFRL_AFSEL5_2 (0x4U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */ +#define GPIO_AFRL_AFSEL5_3 (0x8U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */ +#define GPIO_AFRL_AFSEL6_Pos (24U) +#define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk +#define GPIO_AFRL_AFSEL6_0 (0x1U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */ +#define GPIO_AFRL_AFSEL6_1 (0x2U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */ +#define GPIO_AFRL_AFSEL6_2 (0x4U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */ +#define GPIO_AFRL_AFSEL6_3 (0x8U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */ +#define GPIO_AFRL_AFSEL7_Pos (28U) +#define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk +#define GPIO_AFRL_AFSEL7_0 (0x1U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */ +#define GPIO_AFRL_AFSEL7_1 (0x2U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */ +#define GPIO_AFRL_AFSEL7_2 (0x4U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */ +#define GPIO_AFRL_AFSEL7_3 (0x8U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */ + +/****************** Bit definition for GPIO_AFRH register *********************/ +#define GPIO_AFRH_AFSEL8_Pos (0U) +#define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ +#define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk +#define GPIO_AFRH_AFSEL8_0 (0x1U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */ +#define GPIO_AFRH_AFSEL8_1 (0x2U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */ +#define GPIO_AFRH_AFSEL8_2 (0x4U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */ +#define GPIO_AFRH_AFSEL8_3 (0x8U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */ +#define GPIO_AFRH_AFSEL9_Pos (4U) +#define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk +#define GPIO_AFRH_AFSEL9_0 (0x1U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */ +#define GPIO_AFRH_AFSEL9_1 (0x2U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */ +#define GPIO_AFRH_AFSEL9_2 (0x4U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */ +#define GPIO_AFRH_AFSEL9_3 (0x8U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */ +#define GPIO_AFRH_AFSEL10_Pos (8U) +#define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk +#define GPIO_AFRH_AFSEL10_0 (0x1U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */ +#define GPIO_AFRH_AFSEL10_1 (0x2U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */ +#define GPIO_AFRH_AFSEL10_2 (0x4U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */ +#define GPIO_AFRH_AFSEL10_3 (0x8U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */ +#define GPIO_AFRH_AFSEL11_Pos (12U) +#define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk +#define GPIO_AFRH_AFSEL11_0 (0x1U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */ +#define GPIO_AFRH_AFSEL11_1 (0x2U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */ +#define GPIO_AFRH_AFSEL11_2 (0x4U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */ +#define GPIO_AFRH_AFSEL11_3 (0x8U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */ +#define GPIO_AFRH_AFSEL12_Pos (16U) +#define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk +#define GPIO_AFRH_AFSEL12_0 (0x1U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */ +#define GPIO_AFRH_AFSEL12_1 (0x2U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */ +#define GPIO_AFRH_AFSEL12_2 (0x4U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */ +#define GPIO_AFRH_AFSEL12_3 (0x8U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */ +#define GPIO_AFRH_AFSEL13_Pos (20U) +#define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk +#define GPIO_AFRH_AFSEL13_0 (0x1U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */ +#define GPIO_AFRH_AFSEL13_1 (0x2U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */ +#define GPIO_AFRH_AFSEL13_2 (0x4U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */ +#define GPIO_AFRH_AFSEL13_3 (0x8U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */ +#define GPIO_AFRH_AFSEL14_Pos (24U) +#define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk +#define GPIO_AFRH_AFSEL14_0 (0x1U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */ +#define GPIO_AFRH_AFSEL14_1 (0x2U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */ +#define GPIO_AFRH_AFSEL14_2 (0x4U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */ +#define GPIO_AFRH_AFSEL14_3 (0x8U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */ +#define GPIO_AFRH_AFSEL15_Pos (28U) +#define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk +#define GPIO_AFRH_AFSEL15_0 (0x1U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */ +#define GPIO_AFRH_AFSEL15_1 (0x2U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */ +#define GPIO_AFRH_AFSEL15_2 (0x4U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */ +#define GPIO_AFRH_AFSEL15_3 (0x8U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_BRR register ******************/ +#define GPIO_BRR_BR0_Pos (0U) +#define GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */ +#define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk +#define GPIO_BRR_BR1_Pos (1U) +#define GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */ +#define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk +#define GPIO_BRR_BR2_Pos (2U) +#define GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */ +#define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk +#define GPIO_BRR_BR3_Pos (3U) +#define GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */ +#define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk +#define GPIO_BRR_BR4_Pos (4U) +#define GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */ +#define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk +#define GPIO_BRR_BR5_Pos (5U) +#define GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */ +#define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk +#define GPIO_BRR_BR6_Pos (6U) +#define GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */ +#define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk +#define GPIO_BRR_BR7_Pos (7U) +#define GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */ +#define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk +#define GPIO_BRR_BR8_Pos (8U) +#define GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */ +#define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk +#define GPIO_BRR_BR9_Pos (9U) +#define GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */ +#define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk +#define GPIO_BRR_BR10_Pos (10U) +#define GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */ +#define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk +#define GPIO_BRR_BR11_Pos (11U) +#define GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */ +#define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk +#define GPIO_BRR_BR12_Pos (12U) +#define GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */ +#define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk +#define GPIO_BRR_BR13_Pos (13U) +#define GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */ +#define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk +#define GPIO_BRR_BR14_Pos (14U) +#define GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */ +#define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk +#define GPIO_BRR_BR15_Pos (15U) +#define GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */ +#define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk + +/******************************************************************************/ +/* */ +/* HSEM HW Semaphore */ +/* */ +/******************************************************************************/ +/******************** Bit definition for HSEM_R register ********************/ +#define HSEM_R_PROCID_Pos (0U) +#define HSEM_R_PROCID_Msk (0xFFUL << HSEM_R_PROCID_Pos) /*!< 0x000000FF */ +#define HSEM_R_PROCID HSEM_R_PROCID_Msk /*!
© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.
+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS_Device + * @{ + */ + +/** @addtogroup stm32wb35xx + * @{ + */ + +#ifndef __STM32WB35xx_H +#define __STM32WB35xx_H + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/** @addtogroup Configuration_section_for_CMSIS + * @{ + */ +/** + * @brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ +#define __CM4_REV 1U /*!< Core Revision r0p1 */ +#define __MPU_PRESENT 1U /*!< M4 provides an MPU */ +#define __VTOR_PRESENT 1U /*!< Vector Table Register supported */ +#define __NVIC_PRIO_BITS 4U /*!< STM32WBxx uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */ +#define __FPU_PRESENT 1U /*!< FPU present */ +/** + * @} + */ + +/** @addtogroup Peripheral_interrupt_number_definition + * @{ + */ + +/** + * @brief stm32wb35xx Interrupt Number Definition, according to the selected device + * in @ref Library_configuration_section + */ +/*!< Interrupt Number Definition for M4 */ +typedef enum +{ +/****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/ + NonMaskableInt_IRQn = -14, /*!< Non Maskable Interrupt */ + HardFault_IRQn = -13, /*!< Cortex-M4 Hard Fault Interrupt */ + MemoryManagement_IRQn = -12, /*!< Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /*!< Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /*!< Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /*!< Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /*!< Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /*!< Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /*!< Cortex-M4 System Tick Interrupt */ + +/************* STM32WBxx specific Interrupt Numbers on M4 core ************************************************/ + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + PVD_PVM_IRQn = 1, /*!< PVD and PVM detector */ + TAMP_STAMP_LSECSS_IRQn = 2, /*!< RTC Tamper and TimeStamp Interrupts and LSECSS Interrupts */ + RTC_WKUP_IRQn = 3, /*!< RTC Wakeup Interrupt */ + FLASH_IRQn = 4, /*!< FLASH (CFI) global Interrupt */ + RCC_IRQn = 5, /*!< RCC Interrupt */ + EXTI0_IRQn = 6, /*!< EXTI Line 0 Interrupt */ + EXTI1_IRQn = 7, /*!< EXTI Line 1 Interrupt */ + EXTI2_IRQn = 8, /*!< EXTI Line 2 Interrupt */ + EXTI3_IRQn = 9, /*!< EXTI Line 3 Interrupt */ + EXTI4_IRQn = 10, /*!< EXTI Line 4 Interrupt */ + DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 Interrupt */ + DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 Interrupt */ + DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 Interrupt */ + DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 Interrupt */ + DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 Interrupt */ + DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 Interrupt */ + ADC1_IRQn = 18, /*!< ADC1 Interrupt */ + USB_HP_IRQn = 19, /*!< USB High Priority Interrupt */ + USB_LP_IRQn = 20, /*!< USB Low Priority Interrupt (including USB wakeup) */ + C2SEV_PWR_C2H_IRQn = 21, /*!< CPU2 SEV Interrupt */ + COMP_IRQn = 22, /*!< COMP1 and COMP2 Interrupts */ + EXTI9_5_IRQn = 23, /*!< EXTI Lines [9:5] Interrupt */ + TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */ + TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update and TIM16 global Interrupts */ + TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 Trigger and Communication and TIM17 global Interrupts */ + TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 28, /*!< TIM2 Global Interrupt */ + PKA_IRQn = 29, /*!< PKA Interrupt */ + I2C1_EV_IRQn = 30, /*!< I2C1 Event Interrupt */ + I2C1_ER_IRQn = 31, /*!< I2C1 Error Interrupt */ + I2C3_EV_IRQn = 32, /*!< I2C3 Event Interrupt */ + I2C3_ER_IRQn = 33, /*!< I2C3 Error Interrupt */ + SPI1_IRQn = 34, /*!< SPI1 Interrupt */ + SPI2_IRQn = 35, /*!< SPI2 Interrupt */ + USART1_IRQn = 36, /*!< USART1 Interrupt */ + LPUART1_IRQn = 37, /*!< LPUART1 Interrupt */ + TSC_IRQn = 39, /*!< TSC Interrupt */ + EXTI15_10_IRQn = 40, /*!< EXTI Lines1[15:10 ]Interrupts */ + RTC_Alarm_IRQn = 41, /*!< RTC Alarms (A and B) Interrupt */ + CRS_IRQn = 42, /*!< CRS interrupt */ + PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn = 43, /*!< PWR switching on the fly interrupt + PWR end of BLE activity interrupt + PWR end of 802.15.4 (Zigbee) activity interrupt + PWR end of critical radio phase interrupt */ + IPCC_C1_RX_IRQn = 44, /*!< IPCC RX Occupied Interrupt */ + IPCC_C1_TX_IRQn = 45, /*!< IPCC TX Free Interrupt */ + HSEM_IRQn = 46, /*!< HSEM Interrupt */ + LPTIM1_IRQn = 47, /*!< LPTIM1 Interrupt */ + LPTIM2_IRQn = 48, /*!< LPTIM2 Interrupt */ + QUADSPI_IRQn = 50, /*!< QUADSPI Interrupt */ + AES1_IRQn = 51, /*!< AES1 Interrupt */ + AES2_IRQn = 52, /*!< AES2 Interrupt */ + RNG_IRQn = 53, /*!< RNG Interrupt */ + FPU_IRQn = 54, /*!< FPU Interrupt */ + DMA2_Channel1_IRQn = 55, /*!< DMA2 Channel 1 Interrupt */ + DMA2_Channel2_IRQn = 56, /*!< DMA2 Channel 2 Interrupt */ + DMA2_Channel3_IRQn = 57, /*!< DMA2 Channel 3 Interrupt */ + DMA2_Channel4_IRQn = 58, /*!< DMA2 Channel 4 Interrupt */ + DMA2_Channel5_IRQn = 59, /*!< DMA2 Channel 5 Interrupt */ + DMA2_Channel6_IRQn = 60, /*!< DMA2 Channel 6 Interrupt */ + DMA2_Channel7_IRQn = 61, /*!< DMA2 Channel 7 Interrupt */ + DMAMUX1_OVR_IRQn = 62 /*!< DMAMUX1 overrun Interrupt */ +} IRQn_Type; +/** + * @} + */ + +#include "core_cm4.h" /* Cortex-M4 processor and core peripherals */ +#include "system_stm32wbxx.h" +#include + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR1; /*!< ADC sampling time register 1, Address offset: 0x14 */ + __IO uint32_t SMPR2; /*!< ADC sampling time register 2, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, 0x1C */ + __IO uint32_t TR1; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t TR2; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t TR3; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x28 */ + uint32_t RESERVED2; /*!< Reserved, 0x2C */ + __IO uint32_t SQR1; /*!< ADC group regular sequencer register 1, Address offset: 0x30 */ + __IO uint32_t SQR2; /*!< ADC group regular sequencer register 2, Address offset: 0x34 */ + __IO uint32_t SQR3; /*!< ADC group regular sequencer register 3, Address offset: 0x38 */ + __IO uint32_t SQR4; /*!< ADC group regular sequencer register 4, Address offset: 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, 0x44 */ + uint32_t RESERVED4; /*!< Reserved, 0x48 */ + __IO uint32_t JSQR; /*!< ADC group injected sequencer register, Address offset: 0x4C */ + uint32_t RESERVED5[4]; /*!< Reserved, 0x50 - 0x5C */ + __IO uint32_t OFR1; /*!< ADC offset register 1, Address offset: 0x60 */ + __IO uint32_t OFR2; /*!< ADC offset register 2, Address offset: 0x64 */ + __IO uint32_t OFR3; /*!< ADC offset register 3, Address offset: 0x68 */ + __IO uint32_t OFR4; /*!< ADC offset register 4, Address offset: 0x6C */ + uint32_t RESERVED6[4]; /*!< Reserved, 0x70 - 0x7C */ + __IO uint32_t JDR1; /*!< ADC group injected rank 1 data register, Address offset: 0x80 */ + __IO uint32_t JDR2; /*!< ADC group injected rank 2 data register, Address offset: 0x84 */ + __IO uint32_t JDR3; /*!< ADC group injected rank 3 data register, Address offset: 0x88 */ + __IO uint32_t JDR4; /*!< ADC group injected rank 4 data register, Address offset: 0x8C */ + uint32_t RESERVED7[4]; /*!< Reserved, 0x090 - 0x09C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 1 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 Configuration Register, Address offset: 0xA4 */ + uint32_t RESERVED8; /*!< Reserved, 0x0A8 */ + uint32_t RESERVED9; /*!< Reserved, 0x0AC */ + __IO uint32_t DIFSEL; /*!< ADC differential mode selection register, Address offset: 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC calibration factors, Address offset: 0xB4 */ + +} ADC_TypeDef; + +typedef struct +{ + uint32_t RESERVED1; /*!< Reserved, Address offset: ADC1 base address + 0x300 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: ADC1 base address + 0x304 */ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: ADC1 base address + 0x30C */ +} ADC_Common_TypeDef; + +/** + * @brief Comparator + */ +typedef struct +{ + __IO uint32_t CSR; /*!< COMP control and status register, Address offset: 0x00 */ +} COMP_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 */ +} COMP_Common_TypeDef; + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED2; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ + uint32_t RESERVED1[13]; /*!< Reserved, 0x08-0x38 */ + __IO uint32_t APB1FZR1; /*!< Debug MCU CPU1 APB1 freeze register, Address offset: 0x3C */ + __IO uint32_t C2APB1FZR1; /*!< Debug MCU CPU2 APB1 freeze register, Address offset: 0x40 */ + __IO uint32_t APB1FZR2; /*!< Debug MCU CPU1 APB1 freeze register, Address offset: 0x44 */ + __IO uint32_t C2APB1FZR2; /*!< Debug MCU CPU2 APB1 freeze register, Address offset: 0x48 */ + __IO uint32_t APB2FZR; /*!< Debug MCU CPU1 APB2 freeze register, Address offset: 0x4C */ + __IO uint32_t C2APB2FZR; /*!< Debug MCU CPU2 APB2 freeze register, Address offset: 0x50 */ +} DBGMCU_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register 0x00 */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register 0x04 */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register 0x08 */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register 0x0C */ + uint32_t RESERVED; /*!< Reserved, 0x10 */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access control register, Address offset: 0x00 */ + __IO uint32_t RESERVED; /*!< Reserved, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + __IO uint32_t PCROP1ASR; /*!< FLASH Bank 1 PCROP area A Start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1AER; /*!< FLASH Bank 1 PCROP area A End address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank 1 WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank 1 WRP area B address register, Address offset: 0x30 */ + __IO uint32_t PCROP1BSR; /*!< FLASH Bank 1 PCROP area B Start address register, Address offset: 0x34 */ + __IO uint32_t PCROP1BER; /*!< FLASH Bank 1 PCROP area B End address register, Address offset: 0x38 */ + __IO uint32_t IPCCBR; /*!< FLASH IPCC data buffer address, Address offset: 0x3C */ + uint32_t RESERVED2[7]; /*!< Reserved, Address offset: 0x40-0x58 */ + __IO uint32_t C2ACR; /*!< FLASH Core MO+ Access Control Register , Address offset: 0x5C */ + __IO uint32_t C2SR; /*!< FLASH Core MO+ Status Register, Address offset: 0x60 */ + __IO uint32_t C2CR; /*!< FLASH Core MO+ Control register, Address offset: 0x64 */ + uint32_t RESERVED3[6]; /*!< Reserved, Address offset: 0x68-0x7C */ + __IO uint32_t SFR; /*!< FLASH secure start address, Address offset: 0x80 */ + __IO uint32_t SRRVR; /*!< FlASH secure SRAM2 start addr and CPU2 reset vector Address offset: 0x84 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + +/** + * @brief LPTIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + __IO uint32_t OR; /*!< LPTIM Option register, Address offset: 0x20 */ +} LPTIM_TypeDef; + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< PWR Power Control Register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Reset Register, Address offset: 0x18 */ + __IO uint32_t CR5; /*!< PWR Power Control Register 5, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + __IO uint32_t PUCRE; /*!< PWR Pull-Up Control Register of port E, Address offset: 0x40 */ + __IO uint32_t PDCRE; /*!< PWR Pull-Down Control Register of port E, Address offset: 0x44 */ + uint32_t RESERVED0[4]; /*!< Reserved, Address offset: 0x48-0x54 */ + __IO uint32_t PUCRH; /*!< PWR Pull-Up Control Register of port H, Address offset: 0x58 */ + __IO uint32_t PDCRH; /*!< PWR Pull-Down Control Register of port H, Address offset: 0x5C */ + uint32_t RESERVED1[8]; /*!< Reserved, Address offset: 0x60-0x7C */ + __IO uint32_t C2CR1; /*!< PWR Power Control Register 1 for CPU2, Address offset: 0x80 */ + __IO uint32_t C2CR3; /*!< PWR Power Control Register 3 for CPU2, Address offset: 0x84 */ + __IO uint32_t EXTSCR; /*!< PWR Power Status Reset Register for CPU2, Address offset: 0x88 */ +} PWR_TypeDef; + +/** + * @brief QUAD Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR; /*!< QUADSPI Control register, Address offset: 0x00 */ + __IO uint32_t DCR; /*!< QUADSPI Device Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< QUADSPI Status register, Address offset: 0x08 */ + __IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0x0C */ + __IO uint32_t DLR; /*!< QUADSPI Data Length register, Address offset: 0x10 */ + __IO uint32_t CCR; /*!< QUADSPI Communication Configuration register, Address offset: 0x14 */ + __IO uint32_t AR; /*!< QUADSPI Address register, Address offset: 0x18 */ + __IO uint32_t ABR; /*!< QUADSPI Alternate Bytes register, Address offset: 0x1C */ + __IO uint32_t DR; /*!< QUADSPI Data register, Address offset: 0x20 */ + __IO uint32_t PSMKR; /*!< QUADSPI Polling Status Mask register, Address offset: 0x24 */ + __IO uint32_t PSMAR; /*!< QUADSPI Polling Status Match register, Address offset: 0x28 */ + __IO uint32_t PIR; /*!< QUADSPI Polling Interval register, Address offset: 0x2C */ + __IO uint32_t LPTR; /*!< QUADSPI Low Power Timeout register, Address offset: 0x30 */ +} QUADSPI_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC clock Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ +uint32_t RESERVED0[2]; /*!< Reserved, Address offset: 0x10-0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t SMPSCR; /*!< RCC SMPS step-down converter control register, Address offset: 0x24 */ + __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x28 */ + __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x2C */ + __IO uint32_t AHB3RSTR; /*!< RCC AHB3 & AHB4 peripheral reset register, Address offset: 0x30 */ +uint32_t RESERVED1; /*!< Reserved, Address offset: 0x34 */ + __IO uint32_t APB1RSTR1; /*!< RCC APB1 peripheral reset register 1, Address offset: 0x38 */ + __IO uint32_t APB1RSTR2; /*!< RCC APB1 peripheral reset register 2, Address offset: 0x3C */ + __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x40 */ + __IO uint32_t APB3RSTR; /*!< RCC APB3 peripheral reset register, Address offset: 0x44 */ + __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clocks enable register, Address offset: 0x48 */ + __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clocks enable register, Address offset: 0x4C */ + __IO uint32_t AHB3ENR; /*!< RCC AHB3 & AHB4 peripheral clocks enable register, Address offset: 0x50 */ +uint32_t RESERVED2; /*!< Reserved, Address offset: 0x54 */ + __IO uint32_t APB1ENR1; /*!< RCC APB1 peripheral clocks enable register 1, Address offset: 0x58 */ + __IO uint32_t APB1ENR2; /*!< RCC APB1 peripheral clocks enable register 2, Address offset: 0x5C */ + __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clocks enable register, Address offset: 0x60 */ +uint32_t RESERVED3; /*!< Reserved, Address offset: 0x64 */ + __IO uint32_t AHB1SMENR; /*!< RCC AHB1 peripheral clocks enable in sleep and stop modes register, Address offset: 0x68 */ + __IO uint32_t AHB2SMENR; /*!< RCC AHB2 peripheral clocks enable in sleep and stop modes register, Address offset: 0x6C */ + __IO uint32_t AHB3SMENR; /*!< RCC AHB3 & AHB4 peripheral clocks enable in sleep and stop modes register, Address offset: 0x70 */ +uint32_t RESERVED4; /*!< Reserved, Address offset: 0x74 */ + __IO uint32_t APB1SMENR1; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1, Address offset: 0x78 */ + __IO uint32_t APB1SMENR2; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2, Address offset: 0x7C */ + __IO uint32_t APB2SMENR; /*!< RCC APB2 peripheral clocks enable in sleep mode and stop modes register, Address offset: 0x80 */ +uint32_t RESERVED5; /*!< Reserved, Address offset: 0x84 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Clock Configuration Independent Register, Address offset: 0x88 */ +uint32_t RESERVED6; /*!< Reserved, Address offset: 0x8C */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x90 */ + __IO uint32_t CSR; /*!< RCC Control and Status Register, Address offset: 0x94 */ + __IO uint32_t CRRCR; /*!< RCC Clock Recovery RC Register, Address offset: 0x98 */ + __IO uint32_t HSECR; /*!< RCC HSE Clock Register, Address offset: 0x9C */ +uint32_t RESERVED7[26]; /*!< Reserved, Address offset: 0xA0-0x104 */ + __IO uint32_t EXTCFGR; /*!< RCC Extended Clock Recovery Register, Address offset: 0x108 */ +uint32_t RESERVED8[15]; /*!< Reserved, Address offset: 0x10C-0x144 */ + __IO uint32_t C2AHB1ENR; /*!< RRCC AHB1 peripheral CPU2 clocks enable register, Address offset: 0x148 */ + __IO uint32_t C2AHB2ENR; /*!< RCC AHB2 peripheral CPU2 clocks enable register, Address offset: 0x14C */ + __IO uint32_t C2AHB3ENR; /*!< RCC AHB3 & AHB4 peripheral CPU2 clocks enable register,, Address offset: 0x150 */ +uint32_t RESERVED9; /*!< Reserved, Address offset: 0x154 */ + __IO uint32_t C2APB1ENR1; /*!< RCC APB1 peripheral CPU2 clocks enable register 1, Address offset: 0x158 */ + __IO uint32_t C2APB1ENR2; /*!< RCC APB1 peripheral CPU2 clocks enable register 2, Address offset: 0x15C */ + __IO uint32_t C2APB2ENR; /*!< RCC APB2 peripheral CPU2 clocks enable register 1, Address offset: 0x160 */ + __IO uint32_t C2APB3ENR; /*!< RCC APB3 peripheral CPU2 clocks enable register 1, Address offset: 0x164 */ + __IO uint32_t C2AHB1SMENR; /*!< RCC AHB1 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x168 */ + __IO uint32_t C2AHB2SMENR; /*!< RCC AHB2 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x16C */ + __IO uint32_t C2AHB3SMENR; /*!< RCC AHB3 & AHB4 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x170 */ +uint32_t RESERVED10; /*!< Reserved, */ + __IO uint32_t C2APB1SMENR1; /*!< RCC APB1 peripheral CPU2 clocks enable in sleep mode and stop modes register 1, Address offset: 0x178 */ + __IO uint32_t C2APB1SMENR2; /*!< RCC APB1 peripheral CPU2 clocks enable in sleep mode and stop modes register 2, Address offset: 0x17C */ + __IO uint32_t C2APB2SMENR; /*!< RCC APB2 peripheral CPU2 clocks enable in sleep mode and stop modes register, Address offset: 0x180 */ + __IO uint32_t C2APB3SMENR; /*!< RCC APB3 peripheral CPU2 clocks enable in sleep mode and stop modes register, Address offset: 0x184 */ +} RCC_TypeDef; + + + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */ + __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + uint32_t RESERVED; /*!< Reserved, Address offset: 0x18 */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */ + __IO uint32_t TAMPCR; /*!< RTC tamper configuration register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */ + __IO uint32_t OR; /*!< RTC option register, Address offset 0x4C */ + __IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */ + __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */ + __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */ + __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */ + __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */ + __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */ + __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */ + __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */ + __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */ + __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */ + __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */ + __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */ + __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */ + __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */ + __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */ + __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */ + __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */ + __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */ + __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */ + __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */ +} RTC_TypeDef; + + + + +/** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1 (not used in I2S mode), Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register (not used in I2S mode), Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register (not used in I2S mode), Address offset: 0x18 */ + __IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */ + __IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register Address offset: 0x00 */ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x04 */ + __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */ + __IO uint32_t SCSR; /*!< SYSCFG SRAM2 control and status register, Address offset: 0x18 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x1C */ + __IO uint32_t SWPR1; /*!< SYSCFG SRAM2 write protection register part 1, Address offset: 0x20 */ + __IO uint32_t SKR; /*!< SYSCFG SRAM2 key register, Address offset: 0x24 */ + __IO uint32_t SWPR2; /*!< SYSCFG write protection register part 2, Address offset: 0x28 */ + uint32_t RESERVED1[53]; /*!< Reserved, Address offset: 0x2C-0xFC */ + __IO uint32_t IMR1; /*!< SYSCFG CPU1 (CORTEX M4) interrupt masks control-status register part 1, Address offset: 0x100 */ + __IO uint32_t IMR2; /*!< SYSCFG CPU1 (CORTEX M4) interrupt masks control-status register part 2, Address offset: 0x104 */ + __IO uint32_t C2IMR1; /*!< SYSCFG CPU2 (CORTEX M0) interrupt masks control-status register part 1, Address offset: 0x108 */ + __IO uint32_t C2IMR2; /*!< SYSCFG CPU2 (CORTEX M0) interrupt masks control-status register part 2, Address offset: 0x10C */ + __IO uint32_t SIPCR; /*!< SYSCFG secure IP control register, Address offset: 0x110 */ + +} SYSCFG_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR; /*!< TIM option register Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM Alternate function option register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM Alternate function option register 2, Address offset: 0x64 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + + +/** + * @brief Window WATCHDOG + */ +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + + +/** + * @brief AES hardware accelerator + */ +typedef struct +{ + __IO uint32_t CR; /*!< AES control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< AES status register, Address offset: 0x04 */ + __IO uint32_t DINR; /*!< AES data input register, Address offset: 0x08 */ + __IO uint32_t DOUTR; /*!< AES data output register, Address offset: 0x0C */ + __IO uint32_t KEYR0; /*!< AES key register 0, Address offset: 0x10 */ + __IO uint32_t KEYR1; /*!< AES key register 1, Address offset: 0x14 */ + __IO uint32_t KEYR2; /*!< AES key register 2, Address offset: 0x18 */ + __IO uint32_t KEYR3; /*!< AES key register 3, Address offset: 0x1C */ + __IO uint32_t IVR0; /*!< AES initialization vector register 0, Address offset: 0x20 */ + __IO uint32_t IVR1; /*!< AES initialization vector register 1, Address offset: 0x24 */ + __IO uint32_t IVR2; /*!< AES initialization vector register 2, Address offset: 0x28 */ + __IO uint32_t IVR3; /*!< AES initialization vector register 3, Address offset: 0x2C */ + __IO uint32_t KEYR4; /*!< AES key register 4, Address offset: 0x30 */ + __IO uint32_t KEYR5; /*!< AES key register 5, Address offset: 0x34 */ + __IO uint32_t KEYR6; /*!< AES key register 6, Address offset: 0x38 */ + __IO uint32_t KEYR7; /*!< AES key register 7, Address offset: 0x3C */ + __IO uint32_t SUSP0R; /*!< AES Suspend register 0, Address offset: 0x40 */ + __IO uint32_t SUSP1R; /*!< AES Suspend register 1, Address offset: 0x44 */ + __IO uint32_t SUSP2R; /*!< AES Suspend register 2, Address offset: 0x48 */ + __IO uint32_t SUSP3R; /*!< AES Suspend register 3, Address offset: 0x4C */ + __IO uint32_t SUSP4R; /*!< AES Suspend register 4, Address offset: 0x50 */ + __IO uint32_t SUSP5R; /*!< AES Suspend register 5, Address offset: 0x54 */ + __IO uint32_t SUSP6R; /*!< AES Suspend register 6, Address offset: 0x58 */ + __IO uint32_t SUSP7R; /*!< AES Suspend register 7, Address offset: 0x6C */ +} AES_TypeDef; + +/** + * @brief RNG + */ +typedef struct +{ + __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */ + __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */ +} RNG_TypeDef; + +/** + * @brief Touch Sensing Controller (TSC) + */ +typedef struct +{ + __IO uint32_t CR; /*!< TSC control register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< TSC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t ICR; /*!< TSC interrupt clear register, Address offset: 0x08 */ + __IO uint32_t ISR; /*!< TSC interrupt status register, Address offset: 0x0C */ + __IO uint32_t IOHCR; /*!< TSC I/O hysteresis control register, Address offset: 0x10 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t IOASCR; /*!< TSC I/O analog switch control register, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t IOSCR; /*!< TSC I/O sampling control register, Address offset: 0x20 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x24 */ + __IO uint32_t IOCCR; /*!< TSC I/O channel control register, Address offset: 0x28 */ + uint32_t RESERVED4; /*!< Reserved, Address offset: 0x2C */ + __IO uint32_t IOGCSR; /*!< TSC I/O group control status register, Address offset: 0x30 */ + __IO uint32_t IOGXCR[7]; /*!< TSC I/O group x counter register, Address offset: 0x34-4C */ +} TSC_TypeDef; + +/** + * @brief Universal Serial Bus Full Speed Device + */ +typedef struct +{ + __IO uint16_t EP0R; /*!< USB Endpoint 0 register, Address offset: 0x00 */ + __IO uint16_t RESERVED0; /*!< Reserved */ + __IO uint16_t EP1R; /*!< USB Endpoint 1 register, Address offset: 0x04 */ + __IO uint16_t RESERVED1; /*!< Reserved */ + __IO uint16_t EP2R; /*!< USB Endpoint 2 register, Address offset: 0x08 */ + __IO uint16_t RESERVED2; /*!< Reserved */ + __IO uint16_t EP3R; /*!< USB Endpoint 3 register, Address offset: 0x0C */ + __IO uint16_t RESERVED3; /*!< Reserved */ + __IO uint16_t EP4R; /*!< USB Endpoint 4 register, Address offset: 0x10 */ + __IO uint16_t RESERVED4; /*!< Reserved */ + __IO uint16_t EP5R; /*!< USB Endpoint 5 register, Address offset: 0x14 */ + __IO uint16_t RESERVED5; /*!< Reserved */ + __IO uint16_t EP6R; /*!< USB Endpoint 6 register, Address offset: 0x18 */ + __IO uint16_t RESERVED6; /*!< Reserved */ + __IO uint16_t EP7R; /*!< USB Endpoint 7 register, Address offset: 0x1C */ + __IO uint16_t RESERVED7[17]; /*!< Reserved */ + __IO uint16_t CNTR; /*!< Control register, Address offset: 0x40 */ + __IO uint16_t RESERVED8; /*!< Reserved */ + __IO uint16_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */ + __IO uint16_t RESERVED9; /*!< Reserved */ + __IO uint16_t FNR; /*!< Frame number register, Address offset: 0x48 */ + __IO uint16_t RESERVEDA; /*!< Reserved */ + __IO uint16_t DADDR; /*!< Device address register, Address offset: 0x4C */ + __IO uint16_t RESERVEDB; /*!< Reserved */ + __IO uint16_t BTABLE; /*!< Buffer Table address register, Address offset: 0x50 */ + __IO uint16_t RESERVEDC; /*!< Reserved */ + __IO uint16_t LPMCSR; /*!< LPM Control and Status register, Address offset: 0x54 */ + __IO uint16_t RESERVEDD; /*!< Reserved */ + __IO uint16_t BCDR; /*!< Battery Charging detector register, Address offset: 0x58 */ + __IO uint16_t RESERVEDE; /*!< Reserved */ +} USB_TypeDef; + +/** + * @brief Clock Recovery System + */ +typedef struct +{ + __IO uint32_t CR; /*!< CRS control register, Address offset: 0x00 */ + __IO uint32_t CFGR; /*!< CRS configuration register, Address offset: 0x04 */ + __IO uint32_t ISR; /*!< CRS interrupt and status register, Address offset: 0x08 */ + __IO uint32_t ICR; /*!< CRS interrupt flag clear register, Address offset: 0x0C */ +} CRS_TypeDef; + +/** + * @brief Inter-Processor Communication + */ +typedef struct +{ + __IO uint32_t C1CR; /*!< Inter-Processor Communication: C1 control register, Address offset: 0x000 */ + __IO uint32_t C1MR ; /*!< Inter-Processor Communication: C1 mask register, Address offset: 0x004 */ + __IO uint32_t C1SCR; /*!< Inter-Processor Communication: C1 status set clear register, Address offset: 0x008 */ + __IO uint32_t C1TOC2SR; /*!< Inter-Processor Communication: C1 to processor M4 status register, Address offset: 0x00C */ + __IO uint32_t C2CR; /*!< Inter-Processor Communication: C2 control register, Address offset: 0x010 */ + __IO uint32_t C2MR ; /*!< Inter-Processor Communication: C2 mask register, Address offset: 0x014 */ + __IO uint32_t C2SCR; /*!< Inter-Processor Communication: C2 status set clear register, Address offset: 0x018 */ + __IO uint32_t C2TOC1SR; /*!< Inter-Processor Communication: C2 to processor M4 status register, Address offset: 0x01C */ +} IPCC_TypeDef; + +typedef struct +{ + __IO uint32_t CR; /*!< Control register, Address offset: 0x000 */ + __IO uint32_t MR; /*!< Mask register, Address offset: 0x004 */ + __IO uint32_t SCR; /*!< Status set clear register, Address offset: 0x008 */ + __IO uint32_t SR; /*!< Status register, Address offset: 0x00C */ +} IPCC_CommonTypeDef; + +/** + * @brief Async Interrupts and Events Controller + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI rising trigger selection register [31:0], Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI falling trigger selection register [31:0], Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI software interrupt event register [31:0], Address offset: 0x08 */ + __IO uint32_t PR1; /*!< EXTI pending register [31:0], Address offset: 0x0C */ + __IO uint32_t RESERVED1[4]; /*!< Reserved, Address offset: 0x10 - 0x1C */ + __IO uint32_t RTSR2; /*!< EXTI rising trigger selection register [31:0], Address offset: 0x20 */ + __IO uint32_t FTSR2; /*!< EXTI falling trigger selection register [31:0], Address offset: 0x24 */ + __IO uint32_t SWIER2; /*!< EXTI software interrupt event register [31:0], Address offset: 0x28 */ + __IO uint32_t PR2; /*!< EXTI pending register [31:0], Address offset: 0x2C */ + __IO uint32_t RESERVED2[4]; /*!< Reserved, Address offset: 0x30 - 0x3C */ + __IO uint32_t RESERVED3[8]; /*!< Reserved, Address offset: 0x40 - 0x5C */ + __IO uint32_t RESERVED4[8]; /*!< Reserved, Address offset: 0x60 - 0x7C */ + __IO uint32_t IMR1; /*!< EXTI wakeup with interrupt mask register for cpu1 [31:0], Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI wakeup with event mask register for cpu1 [31:0], Address offset: 0x84 */ + __IO uint32_t RESERVED5[2]; /*!< Reserved, Address offset: 0x88 - 0x8C */ + __IO uint32_t IMR2; /*!< EXTI wakeup with interrupt mask register for cpu1 [31:0], Address offset: 0x90 */ + __IO uint32_t EMR2; /*!< EXTI wakeup with event mask register for cpu1 [31:0], Address offset: 0x94 */ + __IO uint32_t RESERVED8[10]; /*!< Reserved, Address offset: 0x98 - 0xBC */ + __IO uint32_t C2IMR1; /*!< EXTI wakeup with interrupt mask register for cpu2 [31:0], Address offset: 0xC0 */ + __IO uint32_t C2EMR1; /*!< EXTI wakeup with event mask register for cpu2 [31:0], Address offset: 0xC4 */ + __IO uint32_t RESERVED9[2]; /*!< Reserved, Address offset: 0xC8 - 0xCC */ + __IO uint32_t C2IMR2; /*!< EXTI wakeup with interrupt mask register for cpu2 [31:0], Address offset: 0xD0 */ + __IO uint32_t C2EMR2; /*!< EXTI wakeup with event mask register for cpu2 [31:0], Address offset: 0xD4 */ +}EXTI_TypeDef; + +/** + * @brief Public Key Accelerator (PKA) + */ +typedef struct +{ + __IO uint32_t CR; /*!< PKA control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< PKA status register, Address offset: 0x04 */ + __IO uint32_t CLRFR; /*!< PKA clear flag register, Address offset: 0x08 */ + uint32_t Reserved1[253]; /*!< Reserved Address offset: 0x000C-0x03FC*/ + __IO uint32_t RAM[894]; /*!< PKA RAM, Address offset: 0x0400-0x11F4 */ +} PKA_TypeDef; + +/** + * @brief HW Semaphore HSEM + */ +typedef struct +{ + __IO uint32_t R[32]; /*!< HSEM 2-step write lock and read back registers, Address offset: 00h-7Ch */ + __IO uint32_t RLR[32]; /*!< HSEM 1-step read lock registers, Address offset: 80h-FCh */ + __IO uint32_t C1IER; /*!< HSEM CPU1 interrupt enable register , Address offset: 100h */ + __IO uint32_t C1ICR; /*!< HSEM CPU1 interrupt clear register , Address offset: 104h */ + __IO uint32_t C1ISR; /*!< HSEM CPU1 interrupt status register , Address offset: 108h */ + __IO uint32_t C1MISR; /*!< HSEM CPU1 masked interrupt status register , Address offset: 10Ch */ + __IO uint32_t C2IER; /*!< HSEM CPU2 interrupt enable register , Address offset: 110h */ + __IO uint32_t C2ICR; /*!< HSEM CPU2 interrupt clear register , Address offset: 114h */ + __IO uint32_t C2ISR; /*!< HSEM CPU2 interrupt status register , Address offset: 118h */ + __IO uint32_t C2MISR; /*!< HSEM CPU2 masked interrupt status register , Address offset: 11Ch */ + uint32_t Reserved[8]; /*!< Reserved Address offset: 120h-13Ch*/ + __IO uint32_t CR; /*!< HSEM Semaphore clear register , Address offset: 140h */ + __IO uint32_t KEYR; /*!< HSEM Semaphore clear key register , Address offset: 144h */ +} HSEM_TypeDef; + +typedef struct +{ + __IO uint32_t IER; /*!< HSEM interrupt enable register , Address offset: 0h */ + __IO uint32_t ICR; /*!< HSEM interrupt clear register , Address offset: 4h */ + __IO uint32_t ISR; /*!< HSEM interrupt status register , Address offset: 8h */ + __IO uint32_t MISR; /*!< HSEM masked interrupt status register , Address offset: Ch */ +} HSEM_Common_TypeDef; + +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ + +/*!< Boundary memory map */ +#define FLASH_BASE (0x08000000UL)/*!< FLASH(up to 1 MB) base address */ +#define SRAM_BASE (0x20000000UL)/*!< SRAM(up to 256 KB) base address */ +#define PERIPH_BASE (0x40000000UL)/*!< Peripheral base address */ + +/*!< Memory, OTP and Option bytes */ + +/* Base addresses */ +#define SYSTEM_MEMORY_BASE (0x1FFF0000UL) /*!< System Memory : 28Kb (0x1FFF0000 – 0x1FFF6FFF) */ +#define OTP_AREA_BASE (0x1FFF7000UL) /*!< OTP area : 1kB (0x1FFF7000 – 0x1FFF73FF) */ +#define OPTION_BYTE_BASE (0x1FFF8000UL) /*!< Option Bytes : 4kB (0x1FFF8000 – 0x1FFF8FFF) */ +#define ENGI_BYTE_BASE (0x1FFF7400UL) /*!< Engi Bytes : 3kB (0x1FFF7400 – 0x1FFF7FFF) */ + +#define SRAM1_BASE SRAM_BASE /*!< SRAM1(up to 32 KB) base address */ +#define SRAM2A_BASE (SRAM_BASE + 0x00008000UL)/*!< SRAM2A(32 KB) base address */ +#define SRAM2B_BASE (SRAM_BASE + 0x00010000UL)/*!< SRAM2B(32 KB) base address */ + +/* Memory Size */ +#define FLASH_SIZE (((uint32_t)(*((uint16_t *)FLASHSIZE_BASE)) & (0x07FFUL)) << 10U) +#define SRAM1_SIZE 0x00008000UL /*!< SRAM1 default size : 32 kB */ +#define SRAM2A_SIZE 0x00008000UL /*!< SRAM2a default size : 32 kB */ +#define SRAM2B_SIZE 0x00008000UL /*!< SRAM2b default size : 32 kB */ + +/* End addresses */ +#define SRAM1_END_ADDR (0x20007FFFUL) /*!< SRAM1 : 32KB (0x20000000 – 0x20007FFF) */ +#define SRAM2A_END_ADDR (0x2000FFFFUL) /*!< SRAM2a (backup) : 32KB (0x20008000 – 0x2000FFFF) */ +#define SRAM2B_END_ADDR (0x20017FFFUL) /*!< SRAM2b (non-backup) : 32KB (0x20010000 – 0x20017FFF) */ + +#define SYSTEM_MEMORY_END_ADDR (0x1FFF6FFFUL) /*!< System Memory : 28KB (0x1FFF0000 – 0x1FFF6FFF) */ +#define OTP_AREA_END_ADDR (0x1FFF73FFUL) /*!< OTP area : 1KB (0x1FFF7000 – 0x1FFF73FF) */ +#define OPTION_BYTE_END_ADDR (0x1FFF8FFFUL) /*!< Option Bytes : 4KB (0x1FFF8000 – 0x1FFF8FFF) */ +#define ENGI_BYTE_END_ADDR (0x1FFF7FFFUL) /*!< Engi Bytes : 3kB (0x1FFF7400 – 0x1FFF7FFF) */ + +/*!< Peripheral memory map */ +#define APB1PERIPH_BASE PERIPH_BASE +#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) +#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) +#define AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000UL) +#define AHB4PERIPH_BASE (PERIPH_BASE + 0x18000000UL) +#define APB3PERIPH_BASE (PERIPH_BASE + 0x20000000UL) +#define AHB3PERIPH_BASE (PERIPH_BASE + 0x50000000UL) + +/*!< APB1 peripherals */ +#define TIM2_BASE (APB1PERIPH_BASE + 0x00000000UL) +#define RTC_BASE (APB1PERIPH_BASE + 0x00002800UL) +#define WWDG_BASE (APB1PERIPH_BASE + 0x00002C00UL) +#define IWDG_BASE (APB1PERIPH_BASE + 0x00003000UL) +#define SPI2_BASE (APB1PERIPH_BASE + 0x00003800UL) +#define I2C1_BASE (APB1PERIPH_BASE + 0x00005400UL) +#define I2C3_BASE (APB1PERIPH_BASE + 0x00005C00UL) +#define CRS_BASE (APB1PERIPH_BASE + 0x00006000UL) +#define USB1_BASE (APB1PERIPH_BASE + 0x00006800UL) +#define USB1_PMAADDR (APB1PERIPH_BASE + 0x00006C00UL) +#define LPTIM1_BASE (APB1PERIPH_BASE + 0x00007C00UL) +#define LPUART1_BASE (APB1PERIPH_BASE + 0x00008000UL) +#define LPTIM2_BASE (APB1PERIPH_BASE + 0x00009400UL) + +/*!< APB2 peripherals */ +#define SYSCFG_BASE (APB2PERIPH_BASE + 0x00000000UL) +#define COMP1_BASE (APB2PERIPH_BASE + 0x00000200UL) +#define COMP2_BASE (APB2PERIPH_BASE + 0x00000204UL) +#define TIM1_BASE (APB2PERIPH_BASE + 0x00002C00UL) +#define SPI1_BASE (APB2PERIPH_BASE + 0x00003000UL) +#define USART1_BASE (APB2PERIPH_BASE + 0x00003800UL) +#define TIM16_BASE (APB2PERIPH_BASE + 0x00004400UL) +#define TIM17_BASE (APB2PERIPH_BASE + 0x00004800UL) + +/*!< AHB1 peripherals */ +#define DMA1_BASE (AHB1PERIPH_BASE + 0x00000000UL) +#define DMA2_BASE (AHB1PERIPH_BASE + 0x00000400UL) +#define DMAMUX1_BASE (AHB1PERIPH_BASE + 0x00000800UL) +#define CRC_BASE (AHB1PERIPH_BASE + 0x00003000UL) +#define TSC_BASE (AHB1PERIPH_BASE + 0x00004000UL) + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) +#define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) +#define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) + +#define DMA2_Channel1_BASE (DMA2_BASE + 0x00000008UL) +#define DMA2_Channel2_BASE (DMA2_BASE + 0x0000001CUL) +#define DMA2_Channel3_BASE (DMA2_BASE + 0x00000030UL) +#define DMA2_Channel4_BASE (DMA2_BASE + 0x00000044UL) +#define DMA2_Channel5_BASE (DMA2_BASE + 0x00000058UL) +#define DMA2_Channel6_BASE (DMA2_BASE + 0x0000006CUL) +#define DMA2_Channel7_BASE (DMA2_BASE + 0x00000080UL) + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x00000004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x00000008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x0000000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x00000010UL) +#define DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x00000014UL) +#define DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x00000018UL) +#define DMAMUX1_Channel7_BASE (DMAMUX1_BASE + 0x0000001CUL) +#define DMAMUX1_Channel8_BASE (DMAMUX1_BASE + 0x00000020UL) +#define DMAMUX1_Channel9_BASE (DMAMUX1_BASE + 0x00000024UL) +#define DMAMUX1_Channel10_BASE (DMAMUX1_BASE + 0x00000028UL) +#define DMAMUX1_Channel11_BASE (DMAMUX1_BASE + 0x0000002CUL) +#define DMAMUX1_Channel12_BASE (DMAMUX1_BASE + 0x00000030UL) +#define DMAMUX1_Channel13_BASE (DMAMUX1_BASE + 0x00000034UL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x00000100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x00000104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x00000108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x0000010CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x00000080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x00000140UL) + +/*!< AHB2 peripherals */ +#define IOPORT_BASE (AHB2PERIPH_BASE + 0x00000000UL) +#define GPIOA_BASE (IOPORT_BASE + 0x00000000UL) +#define GPIOB_BASE (IOPORT_BASE + 0x00000400UL) +#define GPIOC_BASE (IOPORT_BASE + 0x00000800UL) +#define GPIOE_BASE (IOPORT_BASE + 0x00001000UL) +#define GPIOH_BASE (IOPORT_BASE + 0x00001C00UL) + +#define ADC1_BASE (AHB2PERIPH_BASE + 0x08040000UL) +#define ADC1_COMMON_BASE (AHB2PERIPH_BASE + 0x08040300UL) + +#define AES1_BASE (AHB2PERIPH_BASE + 0x08060000UL) + +/*!< AHB Shared peripherals */ +#define RCC_BASE (AHB4PERIPH_BASE + 0x00000000UL) +#define PWR_BASE (AHB4PERIPH_BASE + 0x00000400UL) +#define EXTI_BASE (AHB4PERIPH_BASE + 0x00000800UL) +#define IPCC_BASE (AHB4PERIPH_BASE + 0x00000C00UL) +#define RNG_BASE (AHB4PERIPH_BASE + 0x00001000UL) +#define HSEM_BASE (AHB4PERIPH_BASE + 0x00001400UL) +#define AES2_BASE (AHB4PERIPH_BASE + 0x00001800UL) +#define PKA_BASE (AHB4PERIPH_BASE + 0x00002000UL) +#define FLASH_REG_BASE (AHB4PERIPH_BASE + 0x00004000UL) + +/* Debug MCU registers base address */ +#define DBGMCU_BASE (0xE0042000UL) + + +/*!< AHB3 peripherals */ +#define QUADSPI_BASE (AHB3PERIPH_BASE + 0x00000000UL) /*!< QUADSPI memories accessible over AHB base address */ +#define QUADSPI_R_BASE (AHB3PERIPH_BASE + 0x10001000UL) /*!< QUADSPI control registers base address */ + +/*!< Device Electronic Signature */ +#define PACKAGE_BASE ((uint32_t)0x1FFF7500UL) /*!< Package data register base address */ +#define UID64_BASE ((uint32_t)0x1FFF7580UL) /*!< 64-bit Unique device Identification */ +#define UID_BASE ((uint32_t)0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE ((uint32_t)0x1FFF75E0UL) /*!< Flash size data register base address */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ + +/* Peripherals available on APB1 bus */ +#define TIM2 ((TIM_TypeDef *) TIM2_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C3 ((I2C_TypeDef *) I2C3_BASE) +#define USB ((USB_TypeDef *) USB1_BASE) +#define CRS ((CRS_TypeDef *) CRS_BASE) +#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) +#define LPUART1 ((USART_TypeDef *) LPUART1_BASE) +#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) + +/* Peripherals available on APB2 bus */ +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define COMP1 ((COMP_TypeDef *) COMP1_BASE) +#define COMP2 ((COMP_TypeDef *) COMP2_BASE) +#define COMP12_COMMON ((COMP_Common_TypeDef *) COMP2_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) + +/* Peripherals available on AHB1 bus */ +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) +#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) + +#define DMA2 ((DMA_TypeDef *) DMA2_BASE) +#define DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE) +#define DMA2_Channel2 ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE) +#define DMA2_Channel3 ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE) +#define DMA2_Channel4 ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE) +#define DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE) +#define DMA2_Channel6 ((DMA_Channel_TypeDef *) DMA2_Channel6_BASE) +#define DMA2_Channel7 ((DMA_Channel_TypeDef *) DMA2_Channel7_BASE) + +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) +#define DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE) +#define DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE) +#define DMAMUX1_Channel7 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel7_BASE) +#define DMAMUX1_Channel8 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel8_BASE) +#define DMAMUX1_Channel9 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel9_BASE) +#define DMAMUX1_Channel10 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel10_BASE) +#define DMAMUX1_Channel11 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel11_BASE) +#define DMAMUX1_Channel12 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel12_BASE) +#define DMAMUX1_Channel13 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel13_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + +#define CRC ((CRC_TypeDef *) CRC_BASE) +#define TSC ((TSC_TypeDef *) TSC_BASE) + +/* Peripherals available on AHB2 bus */ +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE) +#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE) + +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) + +#define AES1 ((AES_TypeDef *) AES1_BASE) + +/* Peripherals available on AHB shared bus */ +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define IPCC ((IPCC_TypeDef *) IPCC_BASE) +#define IPCC_C1 ((IPCC_CommonTypeDef *) IPCC_BASE) +#define IPCC_C2 ((IPCC_CommonTypeDef *) (IPCC_BASE + 0x10U)) +#define RNG ((RNG_TypeDef *) RNG_BASE) +#define HSEM ((HSEM_TypeDef *) HSEM_BASE) +#define HSEM_COMMON ((HSEM_Common_TypeDef *) (HSEM_BASE + 0x100U)) +#define AES2 ((AES_TypeDef *) AES2_BASE) +#define PKA ((PKA_TypeDef *) PKA_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_REG_BASE) + +/* Peripherals available on AHB3 bus */ +#define QUADSPI ((QUADSPI_TypeDef *) QUADSPI_R_BASE) + +#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + +/** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter (ADC) */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_JEOC_Pos (5U) +#define ADC_ISR_JEOC_Msk (0x1UL << ADC_ISR_JEOC_Pos) /*!< 0x00000020 */ +#define ADC_ISR_JEOC ADC_ISR_JEOC_Msk /*!< ADC group injected end of unitary conversion flag */ +#define ADC_ISR_JEOS_Pos (6U) +#define ADC_ISR_JEOS_Msk (0x1UL << ADC_ISR_JEOS_Pos) /*!< 0x00000040 */ +#define ADC_ISR_JEOS ADC_ISR_JEOS_Msk /*!< ADC group injected end of sequence conversions flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_JQOVF_Pos (10U) +#define ADC_ISR_JQOVF_Msk (0x1UL << ADC_ISR_JQOVF_Pos) /*!< 0x00000400 */ +#define ADC_ISR_JQOVF ADC_ISR_JQOVF_Msk /*!< ADC group injected contexts queue overflow flag */ + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_JEOCIE_Pos (5U) +#define ADC_IER_JEOCIE_Msk (0x1UL << ADC_IER_JEOCIE_Pos) /*!< 0x00000020 */ +#define ADC_IER_JEOCIE ADC_IER_JEOCIE_Msk /*!< ADC group injected end of unitary conversion interrupt */ +#define ADC_IER_JEOSIE_Pos (6U) +#define ADC_IER_JEOSIE_Msk (0x1UL << ADC_IER_JEOSIE_Pos) /*!< 0x00000040 */ +#define ADC_IER_JEOSIE ADC_IER_JEOSIE_Msk /*!< ADC group injected end of sequence conversions interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_JQOVFIE_Pos (10U) +#define ADC_IER_JQOVFIE_Msk (0x1UL << ADC_IER_JQOVFIE_Pos) /*!< 0x00000400 */ +#define ADC_IER_JQOVFIE ADC_IER_JQOVFIE_Msk /*!< ADC group injected contexts queue overflow interrupt */ + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_JADSTART_Pos (3U) +#define ADC_CR_JADSTART_Msk (0x1UL << ADC_CR_JADSTART_Pos) /*!< 0x00000008 */ +#define ADC_CR_JADSTART ADC_CR_JADSTART_Msk /*!< ADC group injected conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_JADSTP_Pos (5U) +#define ADC_CR_JADSTP_Msk (0x1UL << ADC_CR_JADSTP_Pos) /*!< 0x00000020 */ +#define ADC_CR_JADSTP ADC_CR_JADSTP_Msk /*!< ADC group injected conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_DEEPPWD_Pos (29U) +#define ADC_CR_DEEPPWD_Msk (0x1UL << ADC_CR_DEEPPWD_Pos) /*!< 0x20000000 */ +#define ADC_CR_DEEPPWD ADC_CR_DEEPPWD_Msk /*!< ADC deep power down enable */ +#define ADC_CR_ADCALDIF_Pos (30U) +#define ADC_CR_ADCALDIF_Msk (0x1UL << ADC_CR_ADCALDIF_Pos) /*!< 0x40000000 */ +#define ADC_CR_ADCALDIF ADC_CR_ADCALDIF_Msk /*!< ADC differential mode for calibration */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR1 register *****************/ +#define ADC_CFGR_DMAEN_Pos (0U) +#define ADC_CFGR_DMAEN_Msk (0x1UL << ADC_CFGR_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR_DMAEN ADC_CFGR_DMAEN_Msk /*!< ADC DMA enable */ +#define ADC_CFGR_DMACFG_Pos (1U) +#define ADC_CFGR_DMACFG_Msk (0x1UL << ADC_CFGR_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR_DMACFG ADC_CFGR_DMACFG_Msk /*!< ADC DMA configuration */ + +#define ADC_CFGR_RES_Pos (3U) +#define ADC_CFGR_RES_Msk (0x3UL << ADC_CFGR_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR_RES ADC_CFGR_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR_RES_0 (0x1UL << ADC_CFGR_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR_RES_1 (0x2UL << ADC_CFGR_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR_ALIGN_Pos (5U) +#define ADC_CFGR_ALIGN_Msk (0x1UL << ADC_CFGR_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR_ALIGN ADC_CFGR_ALIGN_Msk /*!< ADC data alignement */ + +#define ADC_CFGR_EXTSEL_Pos (6U) +#define ADC_CFGR_EXTSEL_Msk (0xFUL << ADC_CFGR_EXTSEL_Pos) /*!< 0x000003C0 */ +#define ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR_EXTSEL_0 (0x1UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR_EXTSEL_1 (0x2UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR_EXTSEL_2 (0x4UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000100 */ +#define ADC_CFGR_EXTSEL_3 (0x8UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000200 */ + +#define ADC_CFGR_EXTEN_Pos (10U) +#define ADC_CFGR_EXTEN_Msk (0x3UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR_EXTEN ADC_CFGR_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR_EXTEN_0 (0x1UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR_EXTEN_1 (0x2UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR_OVRMOD_Pos (12U) +#define ADC_CFGR_OVRMOD_Msk (0x1UL << ADC_CFGR_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR_OVRMOD ADC_CFGR_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR_CONT_Pos (13U) +#define ADC_CFGR_CONT_Msk (0x1UL << ADC_CFGR_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR_CONT ADC_CFGR_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR_AUTDLY_Pos (14U) +#define ADC_CFGR_AUTDLY_Msk (0x1UL << ADC_CFGR_AUTDLY_Pos) /*!< 0x00004000 */ +#define ADC_CFGR_AUTDLY ADC_CFGR_AUTDLY_Msk /*!< ADC low power auto wait */ + +#define ADC_CFGR_DISCEN_Pos (16U) +#define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR_DISCEN ADC_CFGR_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ + +#define ADC_CFGR_DISCNUM_Pos (17U) +#define ADC_CFGR_DISCNUM_Msk (0x7UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x000E0000 */ +#define ADC_CFGR_DISCNUM ADC_CFGR_DISCNUM_Msk /*!< ADC Discontinuous mode channel count */ +#define ADC_CFGR_DISCNUM_0 (0x1UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00020000 */ +#define ADC_CFGR_DISCNUM_1 (0x2UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00040000 */ +#define ADC_CFGR_DISCNUM_2 (0x4UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00080000 */ + +#define ADC_CFGR_JDISCEN_Pos (20U) +#define ADC_CFGR_JDISCEN_Msk (0x1UL << ADC_CFGR_JDISCEN_Pos) /*!< 0x00100000 */ +#define ADC_CFGR_JDISCEN ADC_CFGR_JDISCEN_Msk /*!< ADC Discontinuous mode on injected channels */ +#define ADC_CFGR_JQM_Pos (21U) +#define ADC_CFGR_JQM_Msk (0x1UL << ADC_CFGR_JQM_Pos) /*!< 0x00200000 */ +#define ADC_CFGR_JQM ADC_CFGR_JQM_Msk /*!< ADC group injected contexts queue mode */ +#define ADC_CFGR_AWD1SGL_Pos (22U) +#define ADC_CFGR_AWD1SGL_Msk (0x1UL << ADC_CFGR_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR_AWD1SGL ADC_CFGR_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR_AWD1EN_Pos (23U) +#define ADC_CFGR_AWD1EN_Msk (0x1UL << ADC_CFGR_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR_AWD1EN ADC_CFGR_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ +#define ADC_CFGR_JAWD1EN_Pos (24U) +#define ADC_CFGR_JAWD1EN_Msk (0x1UL << ADC_CFGR_JAWD1EN_Pos) /*!< 0x01000000 */ +#define ADC_CFGR_JAWD1EN ADC_CFGR_JAWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group injected */ +#define ADC_CFGR_JAUTO_Pos (25U) +#define ADC_CFGR_JAUTO_Msk (0x1UL << ADC_CFGR_JAUTO_Pos) /*!< 0x02000000 */ +#define ADC_CFGR_JAUTO ADC_CFGR_JAUTO_Msk /*!< ADC group injected automatic trigger mode */ + +#define ADC_CFGR_AWD1CH_Pos (26U) +#define ADC_CFGR_AWD1CH_Msk (0x1FUL << ADC_CFGR_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR_AWD1CH_0 (0x01UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR_AWD1CH_1 (0x02UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR_AWD1CH_2 (0x04UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR_AWD1CH_3 (0x08UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ + +#define ADC_CFGR_JQDIS_Pos (31U) +#define ADC_CFGR_JQDIS_Msk (0x1UL << ADC_CFGR_JQDIS_Pos) /*!< 0x00800000 */ +#define ADC_CFGR_JQDIS ADC_CFGR_JQDIS_Msk /*!< ADC group injected contexts queue disable */ + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_ROVSE_Pos (0U) +#define ADC_CFGR2_ROVSE_Msk (0x1UL << ADC_CFGR2_ROVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_ROVSE ADC_CFGR2_ROVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ + +#define ADC_CFGR2_JOVSE_Pos (1U) +#define ADC_CFGR2_JOVSE_Msk (0x1UL << ADC_CFGR2_JOVSE_Pos) /*!< 0x00000002 */ +#define ADC_CFGR2_JOVSE ADC_CFGR2_JOVSE_Msk /*!< ADC oversampler enable on scope ADC group injected */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TROVS_Pos (9U) +#define ADC_CFGR2_TROVS_Msk (0x1UL << ADC_CFGR2_TROVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TROVS ADC_CFGR2_TROVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ + +#define ADC_CFGR2_ROVSM_Pos (10U) +#define ADC_CFGR2_ROVSM_Msk (0x1UL << ADC_CFGR2_ROVSM_Pos) /*!< 0x00000400 */ +#define ADC_CFGR2_ROVSM ADC_CFGR2_ROVSM_Msk /*!< ADC oversampling mode managing interlaced conversions of ADC group regular and group injected */ + +/******************** Bit definition for ADC_SMPR1 register *****************/ +#define ADC_SMPR1_SMP0_Pos (0U) +#define ADC_SMPR1_SMP0_Msk (0x7UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000007 */ +#define ADC_SMPR1_SMP0 ADC_SMPR1_SMP0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR1_SMP0_0 (0x1UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000001 */ +#define ADC_SMPR1_SMP0_1 (0x2UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000002 */ +#define ADC_SMPR1_SMP0_2 (0x4UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR1_SMP1_Pos (3U) +#define ADC_SMPR1_SMP1_Msk (0x7UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000038 */ +#define ADC_SMPR1_SMP1 ADC_SMPR1_SMP1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR1_SMP1_0 (0x1UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000008 */ +#define ADC_SMPR1_SMP1_1 (0x2UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000010 */ +#define ADC_SMPR1_SMP1_2 (0x4UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000020 */ + +#define ADC_SMPR1_SMP2_Pos (6U) +#define ADC_SMPR1_SMP2_Msk (0x7UL << ADC_SMPR1_SMP2_Pos) /*!< 0x000001C0 */ +#define ADC_SMPR1_SMP2 ADC_SMPR1_SMP2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR1_SMP2_0 (0x1UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000040 */ +#define ADC_SMPR1_SMP2_1 (0x2UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000080 */ +#define ADC_SMPR1_SMP2_2 (0x4UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000100 */ + +#define ADC_SMPR1_SMP3_Pos (9U) +#define ADC_SMPR1_SMP3_Msk (0x7UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000E00 */ +#define ADC_SMPR1_SMP3 ADC_SMPR1_SMP3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR1_SMP3_0 (0x1UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000200 */ +#define ADC_SMPR1_SMP3_1 (0x2UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000400 */ +#define ADC_SMPR1_SMP3_2 (0x4UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000800 */ + +#define ADC_SMPR1_SMP4_Pos (12U) +#define ADC_SMPR1_SMP4_Msk (0x7UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00007000 */ +#define ADC_SMPR1_SMP4 ADC_SMPR1_SMP4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR1_SMP4_0 (0x1UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR1_SMP4_1 (0x2UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00002000 */ +#define ADC_SMPR1_SMP4_2 (0x4UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00004000 */ + +#define ADC_SMPR1_SMP5_Pos (15U) +#define ADC_SMPR1_SMP5_Msk (0x7UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00038000 */ +#define ADC_SMPR1_SMP5 ADC_SMPR1_SMP5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR1_SMP5_0 (0x1UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00008000 */ +#define ADC_SMPR1_SMP5_1 (0x2UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00010000 */ +#define ADC_SMPR1_SMP5_2 (0x4UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00020000 */ + +#define ADC_SMPR1_SMP6_Pos (18U) +#define ADC_SMPR1_SMP6_Msk (0x7UL << ADC_SMPR1_SMP6_Pos) /*!< 0x001C0000 */ +#define ADC_SMPR1_SMP6 ADC_SMPR1_SMP6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR1_SMP6_0 (0x1UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00040000 */ +#define ADC_SMPR1_SMP6_1 (0x2UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00080000 */ +#define ADC_SMPR1_SMP6_2 (0x4UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00100000 */ + +#define ADC_SMPR1_SMP7_Pos (21U) +#define ADC_SMPR1_SMP7_Msk (0x7UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00E00000 */ +#define ADC_SMPR1_SMP7 ADC_SMPR1_SMP7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR1_SMP7_0 (0x1UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00200000 */ +#define ADC_SMPR1_SMP7_1 (0x2UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00400000 */ +#define ADC_SMPR1_SMP7_2 (0x4UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00800000 */ + +#define ADC_SMPR1_SMP8_Pos (24U) +#define ADC_SMPR1_SMP8_Msk (0x7UL << ADC_SMPR1_SMP8_Pos) /*!< 0x07000000 */ +#define ADC_SMPR1_SMP8 ADC_SMPR1_SMP8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR1_SMP8_0 (0x1UL << ADC_SMPR1_SMP8_Pos) /*!< 0x01000000 */ +#define ADC_SMPR1_SMP8_1 (0x2UL << ADC_SMPR1_SMP8_Pos) /*!< 0x02000000 */ +#define ADC_SMPR1_SMP8_2 (0x4UL << ADC_SMPR1_SMP8_Pos) /*!< 0x04000000 */ + +#define ADC_SMPR1_SMP9_Pos (27U) +#define ADC_SMPR1_SMP9_Msk (0x7UL << ADC_SMPR1_SMP9_Pos) /*!< 0x38000000 */ +#define ADC_SMPR1_SMP9 ADC_SMPR1_SMP9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR1_SMP9_0 (0x1UL << ADC_SMPR1_SMP9_Pos) /*!< 0x08000000 */ +#define ADC_SMPR1_SMP9_1 (0x2UL << ADC_SMPR1_SMP9_Pos) /*!< 0x10000000 */ +#define ADC_SMPR1_SMP9_2 (0x4UL << ADC_SMPR1_SMP9_Pos) /*!< 0x20000000 */ + +/******************** Bit definition for ADC_SMPR2 register *****************/ +#define ADC_SMPR2_SMP10_Pos (0U) +#define ADC_SMPR2_SMP10_Msk (0x7UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000007 */ +#define ADC_SMPR2_SMP10 ADC_SMPR2_SMP10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR2_SMP10_0 (0x1UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000001 */ +#define ADC_SMPR2_SMP10_1 (0x2UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000002 */ +#define ADC_SMPR2_SMP10_2 (0x4UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR2_SMP11_Pos (3U) +#define ADC_SMPR2_SMP11_Msk (0x7UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000038 */ +#define ADC_SMPR2_SMP11 ADC_SMPR2_SMP11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR2_SMP11_0 (0x1UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000008 */ +#define ADC_SMPR2_SMP11_1 (0x2UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000010 */ +#define ADC_SMPR2_SMP11_2 (0x4UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000020 */ + +#define ADC_SMPR2_SMP12_Pos (6U) +#define ADC_SMPR2_SMP12_Msk (0x7UL << ADC_SMPR2_SMP12_Pos) /*!< 0x000001C0 */ +#define ADC_SMPR2_SMP12 ADC_SMPR2_SMP12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR2_SMP12_0 (0x1UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000040 */ +#define ADC_SMPR2_SMP12_1 (0x2UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000080 */ +#define ADC_SMPR2_SMP12_2 (0x4UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000100 */ + +#define ADC_SMPR2_SMP13_Pos (9U) +#define ADC_SMPR2_SMP13_Msk (0x7UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000E00 */ +#define ADC_SMPR2_SMP13 ADC_SMPR2_SMP13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR2_SMP13_0 (0x1UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000200 */ +#define ADC_SMPR2_SMP13_1 (0x2UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000400 */ +#define ADC_SMPR2_SMP13_2 (0x4UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000800 */ + +#define ADC_SMPR2_SMP14_Pos (12U) +#define ADC_SMPR2_SMP14_Msk (0x7UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00007000 */ +#define ADC_SMPR2_SMP14 ADC_SMPR2_SMP14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR2_SMP14_0 (0x1UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00001000 */ +#define ADC_SMPR2_SMP14_1 (0x2UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00002000 */ +#define ADC_SMPR2_SMP14_2 (0x4UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00004000 */ + +#define ADC_SMPR2_SMP15_Pos (15U) +#define ADC_SMPR2_SMP15_Msk (0x7UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00038000 */ +#define ADC_SMPR2_SMP15 ADC_SMPR2_SMP15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR2_SMP15_0 (0x1UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00008000 */ +#define ADC_SMPR2_SMP15_1 (0x2UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00010000 */ +#define ADC_SMPR2_SMP15_2 (0x4UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00020000 */ + +#define ADC_SMPR2_SMP16_Pos (18U) +#define ADC_SMPR2_SMP16_Msk (0x7UL << ADC_SMPR2_SMP16_Pos) /*!< 0x001C0000 */ +#define ADC_SMPR2_SMP16 ADC_SMPR2_SMP16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR2_SMP16_0 (0x1UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00040000 */ +#define ADC_SMPR2_SMP16_1 (0x2UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00080000 */ +#define ADC_SMPR2_SMP16_2 (0x4UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00100000 */ + +#define ADC_SMPR2_SMP17_Pos (21U) +#define ADC_SMPR2_SMP17_Msk (0x7UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00E00000 */ +#define ADC_SMPR2_SMP17 ADC_SMPR2_SMP17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR2_SMP17_0 (0x1UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00200000 */ +#define ADC_SMPR2_SMP17_1 (0x2UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00400000 */ +#define ADC_SMPR2_SMP17_2 (0x4UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00800000 */ + +#define ADC_SMPR2_SMP18_Pos (24U) +#define ADC_SMPR2_SMP18_Msk (0x7UL << ADC_SMPR2_SMP18_Pos) /*!< 0x07000000 */ +#define ADC_SMPR2_SMP18 ADC_SMPR2_SMP18_Msk /*!< ADC channel 18 sampling time selection */ +#define ADC_SMPR2_SMP18_0 (0x1UL << ADC_SMPR2_SMP18_Pos) /*!< 0x01000000 */ +#define ADC_SMPR2_SMP18_1 (0x2UL << ADC_SMPR2_SMP18_Pos) /*!< 0x02000000 */ +#define ADC_SMPR2_SMP18_2 (0x4UL << ADC_SMPR2_SMP18_Pos) /*!< 0x04000000 */ + +/******************** Bit definition for ADC_TR1 register *******************/ +#define ADC_TR1_LT1_Pos (0U) +#define ADC_TR1_LT1_Msk (0xFFFUL << ADC_TR1_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_TR1_LT1 ADC_TR1_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_TR1_LT1_0 (0x001UL << ADC_TR1_LT1_Pos) /*!< 0x00000001 */ +#define ADC_TR1_LT1_1 (0x002UL << ADC_TR1_LT1_Pos) /*!< 0x00000002 */ +#define ADC_TR1_LT1_2 (0x004UL << ADC_TR1_LT1_Pos) /*!< 0x00000004 */ +#define ADC_TR1_LT1_3 (0x008UL << ADC_TR1_LT1_Pos) /*!< 0x00000008 */ +#define ADC_TR1_LT1_4 (0x010UL << ADC_TR1_LT1_Pos) /*!< 0x00000010 */ +#define ADC_TR1_LT1_5 (0x020UL << ADC_TR1_LT1_Pos) /*!< 0x00000020 */ +#define ADC_TR1_LT1_6 (0x040UL << ADC_TR1_LT1_Pos) /*!< 0x00000040 */ +#define ADC_TR1_LT1_7 (0x080UL << ADC_TR1_LT1_Pos) /*!< 0x00000080 */ +#define ADC_TR1_LT1_8 (0x100UL << ADC_TR1_LT1_Pos) /*!< 0x00000100 */ +#define ADC_TR1_LT1_9 (0x200UL << ADC_TR1_LT1_Pos) /*!< 0x00000200 */ +#define ADC_TR1_LT1_10 (0x400UL << ADC_TR1_LT1_Pos) /*!< 0x00000400 */ +#define ADC_TR1_LT1_11 (0x800UL << ADC_TR1_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_TR1_HT1_Pos (16U) +#define ADC_TR1_HT1_Msk (0xFFFUL << ADC_TR1_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_TR1_HT1 ADC_TR1_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_TR1_HT1_0 (0x001UL << ADC_TR1_HT1_Pos) /*!< 0x00010000 */ +#define ADC_TR1_HT1_1 (0x002UL << ADC_TR1_HT1_Pos) /*!< 0x00020000 */ +#define ADC_TR1_HT1_2 (0x004UL << ADC_TR1_HT1_Pos) /*!< 0x00040000 */ +#define ADC_TR1_HT1_3 (0x008UL << ADC_TR1_HT1_Pos) /*!< 0x00080000 */ +#define ADC_TR1_HT1_4 (0x010UL << ADC_TR1_HT1_Pos) /*!< 0x00100000 */ +#define ADC_TR1_HT1_5 (0x020UL << ADC_TR1_HT1_Pos) /*!< 0x00200000 */ +#define ADC_TR1_HT1_6 (0x040UL << ADC_TR1_HT1_Pos) /*!< 0x00400000 */ +#define ADC_TR1_HT1_7 (0x080UL << ADC_TR1_HT1_Pos) /*!< 0x00800000 */ +#define ADC_TR1_HT1_8 (0x100UL << ADC_TR1_HT1_Pos) /*!< 0x01000000 */ +#define ADC_TR1_HT1_9 (0x200UL << ADC_TR1_HT1_Pos) /*!< 0x02000000 */ +#define ADC_TR1_HT1_10 (0x400UL << ADC_TR1_HT1_Pos) /*!< 0x04000000 */ +#define ADC_TR1_HT1_11 (0x800UL << ADC_TR1_HT1_Pos) /*!< 0x08000000 */ + +/******************** Bit definition for ADC_TR2 register *******************/ +#define ADC_TR2_LT2_Pos (0U) +#define ADC_TR2_LT2_Msk (0xFFUL << ADC_TR2_LT2_Pos) /*!< 0x000000FF */ +#define ADC_TR2_LT2 ADC_TR2_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_TR2_LT2_0 (0x01UL << ADC_TR2_LT2_Pos) /*!< 0x00000001 */ +#define ADC_TR2_LT2_1 (0x02UL << ADC_TR2_LT2_Pos) /*!< 0x00000002 */ +#define ADC_TR2_LT2_2 (0x04UL << ADC_TR2_LT2_Pos) /*!< 0x00000004 */ +#define ADC_TR2_LT2_3 (0x08UL << ADC_TR2_LT2_Pos) /*!< 0x00000008 */ +#define ADC_TR2_LT2_4 (0x10UL << ADC_TR2_LT2_Pos) /*!< 0x00000010 */ +#define ADC_TR2_LT2_5 (0x20UL << ADC_TR2_LT2_Pos) /*!< 0x00000020 */ +#define ADC_TR2_LT2_6 (0x40UL << ADC_TR2_LT2_Pos) /*!< 0x00000040 */ +#define ADC_TR2_LT2_7 (0x80UL << ADC_TR2_LT2_Pos) /*!< 0x00000080 */ + +#define ADC_TR2_HT2_Pos (16U) +#define ADC_TR2_HT2_Msk (0xFFUL << ADC_TR2_HT2_Pos) /*!< 0x00FF0000 */ +#define ADC_TR2_HT2 ADC_TR2_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_TR2_HT2_0 (0x01UL << ADC_TR2_HT2_Pos) /*!< 0x00010000 */ +#define ADC_TR2_HT2_1 (0x02UL << ADC_TR2_HT2_Pos) /*!< 0x00020000 */ +#define ADC_TR2_HT2_2 (0x04UL << ADC_TR2_HT2_Pos) /*!< 0x00040000 */ +#define ADC_TR2_HT2_3 (0x08UL << ADC_TR2_HT2_Pos) /*!< 0x00080000 */ +#define ADC_TR2_HT2_4 (0x10UL << ADC_TR2_HT2_Pos) /*!< 0x00100000 */ +#define ADC_TR2_HT2_5 (0x20UL << ADC_TR2_HT2_Pos) /*!< 0x00200000 */ +#define ADC_TR2_HT2_6 (0x40UL << ADC_TR2_HT2_Pos) /*!< 0x00400000 */ +#define ADC_TR2_HT2_7 (0x80UL << ADC_TR2_HT2_Pos) /*!< 0x00800000 */ + +/******************** Bit definition for ADC_TR3 register *******************/ +#define ADC_TR3_LT3_Pos (0U) +#define ADC_TR3_LT3_Msk (0xFFUL << ADC_TR3_LT3_Pos) /*!< 0x000000FF */ +#define ADC_TR3_LT3 ADC_TR3_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_TR3_LT3_0 (0x01UL << ADC_TR3_LT3_Pos) /*!< 0x00000001 */ +#define ADC_TR3_LT3_1 (0x02UL << ADC_TR3_LT3_Pos) /*!< 0x00000002 */ +#define ADC_TR3_LT3_2 (0x04UL << ADC_TR3_LT3_Pos) /*!< 0x00000004 */ +#define ADC_TR3_LT3_3 (0x08UL << ADC_TR3_LT3_Pos) /*!< 0x00000008 */ +#define ADC_TR3_LT3_4 (0x10UL << ADC_TR3_LT3_Pos) /*!< 0x00000010 */ +#define ADC_TR3_LT3_5 (0x20UL << ADC_TR3_LT3_Pos) /*!< 0x00000020 */ +#define ADC_TR3_LT3_6 (0x40UL << ADC_TR3_LT3_Pos) /*!< 0x00000040 */ +#define ADC_TR3_LT3_7 (0x80UL << ADC_TR3_LT3_Pos) /*!< 0x00000080 */ + +#define ADC_TR3_HT3_Pos (16U) +#define ADC_TR3_HT3_Msk (0xFFUL << ADC_TR3_HT3_Pos) /*!< 0x00FF0000 */ +#define ADC_TR3_HT3 ADC_TR3_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_TR3_HT3_0 (0x01UL << ADC_TR3_HT3_Pos) /*!< 0x00010000 */ +#define ADC_TR3_HT3_1 (0x02UL << ADC_TR3_HT3_Pos) /*!< 0x00020000 */ +#define ADC_TR3_HT3_2 (0x04UL << ADC_TR3_HT3_Pos) /*!< 0x00040000 */ +#define ADC_TR3_HT3_3 (0x08UL << ADC_TR3_HT3_Pos) /*!< 0x00080000 */ +#define ADC_TR3_HT3_4 (0x10UL << ADC_TR3_HT3_Pos) /*!< 0x00100000 */ +#define ADC_TR3_HT3_5 (0x20UL << ADC_TR3_HT3_Pos) /*!< 0x00200000 */ +#define ADC_TR3_HT3_6 (0x40UL << ADC_TR3_HT3_Pos) /*!< 0x00400000 */ +#define ADC_TR3_HT3_7 (0x80UL << ADC_TR3_HT3_Pos) /*!< 0x00800000 */ + +/******************** Bit definition for ADC_SQR1 register ******************/ +#define ADC_SQR1_L_Pos (0U) +#define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) /*!< 0x0000000F */ +#define ADC_SQR1_L ADC_SQR1_L_Msk /*!< ADC group regular sequencer scan length */ +#define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) /*!< 0x00000001 */ +#define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) /*!< 0x00000002 */ +#define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) /*!< 0x00000004 */ +#define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) /*!< 0x00000008 */ + +#define ADC_SQR1_SQ1_Pos (6U) +#define ADC_SQR1_SQ1_Msk (0x1FUL << ADC_SQR1_SQ1_Pos) /*!< 0x000007C0 */ +#define ADC_SQR1_SQ1 ADC_SQR1_SQ1_Msk /*!< ADC group regular sequencer rank 1 */ +#define ADC_SQR1_SQ1_0 (0x01UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000040 */ +#define ADC_SQR1_SQ1_1 (0x02UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000080 */ +#define ADC_SQR1_SQ1_2 (0x04UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000100 */ +#define ADC_SQR1_SQ1_3 (0x08UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000200 */ +#define ADC_SQR1_SQ1_4 (0x10UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000400 */ + +#define ADC_SQR1_SQ2_Pos (12U) +#define ADC_SQR1_SQ2_Msk (0x1FUL << ADC_SQR1_SQ2_Pos) /*!< 0x0001F000 */ +#define ADC_SQR1_SQ2 ADC_SQR1_SQ2_Msk /*!< ADC group regular sequencer rank 2 */ +#define ADC_SQR1_SQ2_0 (0x01UL << ADC_SQR1_SQ2_Pos) /*!< 0x00001000 */ +#define ADC_SQR1_SQ2_1 (0x02UL << ADC_SQR1_SQ2_Pos) /*!< 0x00002000 */ +#define ADC_SQR1_SQ2_2 (0x04UL << ADC_SQR1_SQ2_Pos) /*!< 0x00004000 */ +#define ADC_SQR1_SQ2_3 (0x08UL << ADC_SQR1_SQ2_Pos) /*!< 0x00008000 */ +#define ADC_SQR1_SQ2_4 (0x10UL << ADC_SQR1_SQ2_Pos) /*!< 0x00010000 */ + +#define ADC_SQR1_SQ3_Pos (18U) +#define ADC_SQR1_SQ3_Msk (0x1FUL << ADC_SQR1_SQ3_Pos) /*!< 0x007C0000 */ +#define ADC_SQR1_SQ3 ADC_SQR1_SQ3_Msk /*!< ADC group regular sequencer rank 3 */ +#define ADC_SQR1_SQ3_0 (0x01UL << ADC_SQR1_SQ3_Pos) /*!< 0x00040000 */ +#define ADC_SQR1_SQ3_1 (0x02UL << ADC_SQR1_SQ3_Pos) /*!< 0x00080000 */ +#define ADC_SQR1_SQ3_2 (0x04UL << ADC_SQR1_SQ3_Pos) /*!< 0x00100000 */ +#define ADC_SQR1_SQ3_3 (0x08UL << ADC_SQR1_SQ3_Pos) /*!< 0x00200000 */ +#define ADC_SQR1_SQ3_4 (0x10UL << ADC_SQR1_SQ3_Pos) /*!< 0x00400000 */ + +#define ADC_SQR1_SQ4_Pos (24U) +#define ADC_SQR1_SQ4_Msk (0x1FUL << ADC_SQR1_SQ4_Pos) /*!< 0x1F000000 */ +#define ADC_SQR1_SQ4 ADC_SQR1_SQ4_Msk /*!< ADC group regular sequencer rank 4 */ +#define ADC_SQR1_SQ4_0 (0x01UL << ADC_SQR1_SQ4_Pos) /*!< 0x01000000 */ +#define ADC_SQR1_SQ4_1 (0x02UL << ADC_SQR1_SQ4_Pos) /*!< 0x02000000 */ +#define ADC_SQR1_SQ4_2 (0x04UL << ADC_SQR1_SQ4_Pos) /*!< 0x04000000 */ +#define ADC_SQR1_SQ4_3 (0x08UL << ADC_SQR1_SQ4_Pos) /*!< 0x08000000 */ +#define ADC_SQR1_SQ4_4 (0x10UL << ADC_SQR1_SQ4_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR2 register ******************/ +#define ADC_SQR2_SQ5_Pos (0U) +#define ADC_SQR2_SQ5_Msk (0x1FUL << ADC_SQR2_SQ5_Pos) /*!< 0x0000001F */ +#define ADC_SQR2_SQ5 ADC_SQR2_SQ5_Msk /*!< ADC group regular sequencer rank 5 */ +#define ADC_SQR2_SQ5_0 (0x01UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000001 */ +#define ADC_SQR2_SQ5_1 (0x02UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000002 */ +#define ADC_SQR2_SQ5_2 (0x04UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000004 */ +#define ADC_SQR2_SQ5_3 (0x08UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000008 */ +#define ADC_SQR2_SQ5_4 (0x10UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000010 */ + +#define ADC_SQR2_SQ6_Pos (6U) +#define ADC_SQR2_SQ6_Msk (0x1FUL << ADC_SQR2_SQ6_Pos) /*!< 0x000007C0 */ +#define ADC_SQR2_SQ6 ADC_SQR2_SQ6_Msk /*!< ADC group regular sequencer rank 6 */ +#define ADC_SQR2_SQ6_0 (0x01UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000040 */ +#define ADC_SQR2_SQ6_1 (0x02UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000080 */ +#define ADC_SQR2_SQ6_2 (0x04UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000100 */ +#define ADC_SQR2_SQ6_3 (0x08UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000200 */ +#define ADC_SQR2_SQ6_4 (0x10UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000400 */ + +#define ADC_SQR2_SQ7_Pos (12U) +#define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) /*!< 0x0001F000 */ +#define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!< ADC group regular sequencer rank 7 */ +#define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) /*!< 0x00001000 */ +#define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) /*!< 0x00002000 */ +#define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) /*!< 0x00004000 */ +#define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) /*!< 0x00008000 */ +#define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) /*!< 0x00010000 */ + +#define ADC_SQR2_SQ8_Pos (18U) +#define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) /*!< 0x007C0000 */ +#define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!< ADC group regular sequencer rank 8 */ +#define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) /*!< 0x00040000 */ +#define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) /*!< 0x00080000 */ +#define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) /*!< 0x00100000 */ +#define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) /*!< 0x00200000 */ +#define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) /*!< 0x00400000 */ + +#define ADC_SQR2_SQ9_Pos (24U) +#define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) /*!< 0x1F000000 */ +#define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!< ADC group regular sequencer rank 9 */ +#define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) /*!< 0x01000000 */ +#define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) /*!< 0x02000000 */ +#define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) /*!< 0x04000000 */ +#define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) /*!< 0x08000000 */ +#define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR3 register ******************/ +#define ADC_SQR3_SQ10_Pos (0U) +#define ADC_SQR3_SQ10_Msk (0x1FUL << ADC_SQR3_SQ10_Pos) /*!< 0x0000001F */ +#define ADC_SQR3_SQ10 ADC_SQR3_SQ10_Msk /*!< ADC group regular sequencer rank 10 */ +#define ADC_SQR3_SQ10_0 (0x01UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000001 */ +#define ADC_SQR3_SQ10_1 (0x02UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000002 */ +#define ADC_SQR3_SQ10_2 (0x04UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000004 */ +#define ADC_SQR3_SQ10_3 (0x08UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000008 */ +#define ADC_SQR3_SQ10_4 (0x10UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000010 */ + +#define ADC_SQR3_SQ11_Pos (6U) +#define ADC_SQR3_SQ11_Msk (0x1FUL << ADC_SQR3_SQ11_Pos) /*!< 0x000007C0 */ +#define ADC_SQR3_SQ11 ADC_SQR3_SQ11_Msk /*!< ADC group regular sequencer rank 11 */ +#define ADC_SQR3_SQ11_0 (0x01UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000040 */ +#define ADC_SQR3_SQ11_1 (0x02UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000080 */ +#define ADC_SQR3_SQ11_2 (0x04UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000100 */ +#define ADC_SQR3_SQ11_3 (0x08UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000200 */ +#define ADC_SQR3_SQ11_4 (0x10UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000400 */ + +#define ADC_SQR3_SQ12_Pos (12U) +#define ADC_SQR3_SQ12_Msk (0x1FUL << ADC_SQR3_SQ12_Pos) /*!< 0x0001F000 */ +#define ADC_SQR3_SQ12 ADC_SQR3_SQ12_Msk /*!< ADC group regular sequencer rank 12 */ +#define ADC_SQR3_SQ12_0 (0x01UL << ADC_SQR3_SQ12_Pos) /*!< 0x00001000 */ +#define ADC_SQR3_SQ12_1 (0x02UL << ADC_SQR3_SQ12_Pos) /*!< 0x00002000 */ +#define ADC_SQR3_SQ12_2 (0x04UL << ADC_SQR3_SQ12_Pos) /*!< 0x00004000 */ +#define ADC_SQR3_SQ12_3 (0x08UL << ADC_SQR3_SQ12_Pos) /*!< 0x00008000 */ +#define ADC_SQR3_SQ12_4 (0x10UL << ADC_SQR3_SQ12_Pos) /*!< 0x00010000 */ + +#define ADC_SQR3_SQ13_Pos (18U) +#define ADC_SQR3_SQ13_Msk (0x1FUL << ADC_SQR3_SQ13_Pos) /*!< 0x007C0000 */ +#define ADC_SQR3_SQ13 ADC_SQR3_SQ13_Msk /*!< ADC group regular sequencer rank 13 */ +#define ADC_SQR3_SQ13_0 (0x01UL << ADC_SQR3_SQ13_Pos) /*!< 0x00040000 */ +#define ADC_SQR3_SQ13_1 (0x02UL << ADC_SQR3_SQ13_Pos) /*!< 0x00080000 */ +#define ADC_SQR3_SQ13_2 (0x04UL << ADC_SQR3_SQ13_Pos) /*!< 0x00100000 */ +#define ADC_SQR3_SQ13_3 (0x08UL << ADC_SQR3_SQ13_Pos) /*!< 0x00200000 */ +#define ADC_SQR3_SQ13_4 (0x10UL << ADC_SQR3_SQ13_Pos) /*!< 0x00400000 */ + +#define ADC_SQR3_SQ14_Pos (24U) +#define ADC_SQR3_SQ14_Msk (0x1FUL << ADC_SQR3_SQ14_Pos) /*!< 0x1F000000 */ +#define ADC_SQR3_SQ14 ADC_SQR3_SQ14_Msk /*!< ADC group regular sequencer rank 14 */ +#define ADC_SQR3_SQ14_0 (0x01UL << ADC_SQR3_SQ14_Pos) /*!< 0x01000000 */ +#define ADC_SQR3_SQ14_1 (0x02UL << ADC_SQR3_SQ14_Pos) /*!< 0x02000000 */ +#define ADC_SQR3_SQ14_2 (0x04UL << ADC_SQR3_SQ14_Pos) /*!< 0x04000000 */ +#define ADC_SQR3_SQ14_3 (0x08UL << ADC_SQR3_SQ14_Pos) /*!< 0x08000000 */ +#define ADC_SQR3_SQ14_4 (0x10UL << ADC_SQR3_SQ14_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR4 register ******************/ +#define ADC_SQR4_SQ15_Pos (0U) +#define ADC_SQR4_SQ15_Msk (0x1FUL << ADC_SQR4_SQ15_Pos) /*!< 0x0000001F */ +#define ADC_SQR4_SQ15 ADC_SQR4_SQ15_Msk /*!< ADC group regular sequencer rank 15 */ +#define ADC_SQR4_SQ15_0 (0x01UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000001 */ +#define ADC_SQR4_SQ15_1 (0x02UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000002 */ +#define ADC_SQR4_SQ15_2 (0x04UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000004 */ +#define ADC_SQR4_SQ15_3 (0x08UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000008 */ +#define ADC_SQR4_SQ15_4 (0x10UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000010 */ + +#define ADC_SQR4_SQ16_Pos (6U) +#define ADC_SQR4_SQ16_Msk (0x1FUL << ADC_SQR4_SQ16_Pos) /*!< 0x000007C0 */ +#define ADC_SQR4_SQ16 ADC_SQR4_SQ16_Msk /*!< ADC group regular sequencer rank 16 */ +#define ADC_SQR4_SQ16_0 (0x01UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000040 */ +#define ADC_SQR4_SQ16_1 (0x02UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000080 */ +#define ADC_SQR4_SQ16_2 (0x04UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000100 */ +#define ADC_SQR4_SQ16_3 (0x08UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000200 */ +#define ADC_SQR4_SQ16_4 (0x10UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000400 */ + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_RDATA_Pos (0U) +#define ADC_DR_RDATA_Msk (0xFFFFUL << ADC_DR_RDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_RDATA ADC_DR_RDATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_RDATA_0 (0x0001UL << ADC_DR_RDATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_RDATA_1 (0x0002UL << ADC_DR_RDATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_RDATA_2 (0x0004UL << ADC_DR_RDATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_RDATA_3 (0x0008UL << ADC_DR_RDATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_RDATA_4 (0x0010UL << ADC_DR_RDATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_RDATA_5 (0x0020UL << ADC_DR_RDATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_RDATA_6 (0x0040UL << ADC_DR_RDATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_RDATA_7 (0x0080UL << ADC_DR_RDATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_RDATA_8 (0x0100UL << ADC_DR_RDATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_RDATA_9 (0x0200UL << ADC_DR_RDATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_RDATA_10 (0x0400UL << ADC_DR_RDATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_RDATA_11 (0x0800UL << ADC_DR_RDATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_RDATA_12 (0x1000UL << ADC_DR_RDATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_RDATA_13 (0x2000UL << ADC_DR_RDATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_RDATA_14 (0x4000UL << ADC_DR_RDATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_RDATA_15 (0x8000UL << ADC_DR_RDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JSQR register ******************/ +#define ADC_JSQR_JL_Pos (0U) +#define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) /*!< 0x00000003 */ +#define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!< ADC group injected sequencer scan length */ +#define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) /*!< 0x00000001 */ +#define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) /*!< 0x00000002 */ + +#define ADC_JSQR_JEXTSEL_Pos (2U) +#define ADC_JSQR_JEXTSEL_Msk (0xFUL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x0000003C */ +#define ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_Msk /*!< ADC group injected external trigger source */ +#define ADC_JSQR_JEXTSEL_0 (0x1UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000004 */ +#define ADC_JSQR_JEXTSEL_1 (0x2UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000008 */ +#define ADC_JSQR_JEXTSEL_2 (0x4UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000010 */ +#define ADC_JSQR_JEXTSEL_3 (0x8UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000020 */ + +#define ADC_JSQR_JEXTEN_Pos (6U) +#define ADC_JSQR_JEXTEN_Msk (0x3UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x000000C0 */ +#define ADC_JSQR_JEXTEN ADC_JSQR_JEXTEN_Msk /*!< ADC group injected external trigger polarity */ +#define ADC_JSQR_JEXTEN_0 (0x1UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000040 */ +#define ADC_JSQR_JEXTEN_1 (0x2UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000080 */ + +#define ADC_JSQR_JSQ1_Pos (8U) +#define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) /*!< 0x00001F00 */ +#define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!< ADC group injected sequencer rank 1 */ +#define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000100 */ +#define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000200 */ +#define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000400 */ +#define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000800 */ +#define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00001000 */ + +#define ADC_JSQR_JSQ2_Pos (14U) +#define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) /*!< 0x0007C000 */ +#define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!< ADC group injected sequencer rank 2 */ +#define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00004000 */ +#define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00008000 */ +#define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00010000 */ +#define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00020000 */ +#define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00040000 */ + +#define ADC_JSQR_JSQ3_Pos (20U) +#define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) /*!< 0x01F00000 */ +#define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!< ADC group injected sequencer rank 3 */ +#define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00100000 */ +#define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00200000 */ +#define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00400000 */ +#define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00800000 */ +#define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) /*!< 0x01000000 */ + +#define ADC_JSQR_JSQ4_Pos (26U) +#define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) /*!< 0x7C000000 */ +#define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!< ADC group injected sequencer rank 4 */ +#define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) /*!< 0x04000000 */ +#define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) /*!< 0x08000000 */ +#define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) /*!< 0x10000000 */ +#define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) /*!< 0x20000000 */ +#define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_OFR1 register ******************/ +#define ADC_OFR1_OFFSET1_Pos (0U) +#define ADC_OFR1_OFFSET1_Msk (0xFFFUL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000FFF */ +#define ADC_OFR1_OFFSET1 ADC_OFR1_OFFSET1_Msk /*!< ADC offset number 1 offset level */ +#define ADC_OFR1_OFFSET1_0 (0x001UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000001 */ +#define ADC_OFR1_OFFSET1_1 (0x002UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000002 */ +#define ADC_OFR1_OFFSET1_2 (0x004UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000004 */ +#define ADC_OFR1_OFFSET1_3 (0x008UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000008 */ +#define ADC_OFR1_OFFSET1_4 (0x010UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000010 */ +#define ADC_OFR1_OFFSET1_5 (0x020UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000020 */ +#define ADC_OFR1_OFFSET1_6 (0x040UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000040 */ +#define ADC_OFR1_OFFSET1_7 (0x080UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000080 */ +#define ADC_OFR1_OFFSET1_8 (0x100UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000100 */ +#define ADC_OFR1_OFFSET1_9 (0x200UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000200 */ +#define ADC_OFR1_OFFSET1_10 (0x400UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000400 */ +#define ADC_OFR1_OFFSET1_11 (0x800UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000800 */ + +#define ADC_OFR1_OFFSET1_CH_Pos (26U) +#define ADC_OFR1_OFFSET1_CH_Msk (0x1FUL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR1_OFFSET1_CH ADC_OFR1_OFFSET1_CH_Msk /*!< ADC offset number 1 channel selection */ +#define ADC_OFR1_OFFSET1_CH_0 (0x01UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR1_OFFSET1_CH_1 (0x02UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR1_OFFSET1_CH_2 (0x04UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR1_OFFSET1_CH_3 (0x08UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR1_OFFSET1_CH_4 (0x10UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR1_OFFSET1_EN_Pos (31U) +#define ADC_OFR1_OFFSET1_EN_Msk (0x1UL << ADC_OFR1_OFFSET1_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR1_OFFSET1_EN ADC_OFR1_OFFSET1_EN_Msk /*!< ADC offset number 1 enable */ + +/******************** Bit definition for ADC_OFR2 register ******************/ +#define ADC_OFR2_OFFSET2_Pos (0U) +#define ADC_OFR2_OFFSET2_Msk (0xFFFUL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000FFF */ +#define ADC_OFR2_OFFSET2 ADC_OFR2_OFFSET2_Msk /*!< ADC offset number 2 offset level */ +#define ADC_OFR2_OFFSET2_0 (0x001UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000001 */ +#define ADC_OFR2_OFFSET2_1 (0x002UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000002 */ +#define ADC_OFR2_OFFSET2_2 (0x004UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000004 */ +#define ADC_OFR2_OFFSET2_3 (0x008UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000008 */ +#define ADC_OFR2_OFFSET2_4 (0x010UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000010 */ +#define ADC_OFR2_OFFSET2_5 (0x020UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000020 */ +#define ADC_OFR2_OFFSET2_6 (0x040UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000040 */ +#define ADC_OFR2_OFFSET2_7 (0x080UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000080 */ +#define ADC_OFR2_OFFSET2_8 (0x100UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000100 */ +#define ADC_OFR2_OFFSET2_9 (0x200UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000200 */ +#define ADC_OFR2_OFFSET2_10 (0x400UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000400 */ +#define ADC_OFR2_OFFSET2_11 (0x800UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000800 */ + +#define ADC_OFR2_OFFSET2_CH_Pos (26U) +#define ADC_OFR2_OFFSET2_CH_Msk (0x1FUL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR2_OFFSET2_CH ADC_OFR2_OFFSET2_CH_Msk /*!< ADC offset number 2 channel selection */ +#define ADC_OFR2_OFFSET2_CH_0 (0x01UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR2_OFFSET2_CH_1 (0x02UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR2_OFFSET2_CH_2 (0x04UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR2_OFFSET2_CH_3 (0x08UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR2_OFFSET2_CH_4 (0x10UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR2_OFFSET2_EN_Pos (31U) +#define ADC_OFR2_OFFSET2_EN_Msk (0x1UL << ADC_OFR2_OFFSET2_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR2_OFFSET2_EN ADC_OFR2_OFFSET2_EN_Msk /*!< ADC offset number 2 enable */ + +/******************** Bit definition for ADC_OFR3 register ******************/ +#define ADC_OFR3_OFFSET3_Pos (0U) +#define ADC_OFR3_OFFSET3_Msk (0xFFFUL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000FFF */ +#define ADC_OFR3_OFFSET3 ADC_OFR3_OFFSET3_Msk /*!< ADC offset number 3 offset level */ +#define ADC_OFR3_OFFSET3_0 (0x001UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000001 */ +#define ADC_OFR3_OFFSET3_1 (0x002UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000002 */ +#define ADC_OFR3_OFFSET3_2 (0x004UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000004 */ +#define ADC_OFR3_OFFSET3_3 (0x008UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000008 */ +#define ADC_OFR3_OFFSET3_4 (0x010UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000010 */ +#define ADC_OFR3_OFFSET3_5 (0x020UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000020 */ +#define ADC_OFR3_OFFSET3_6 (0x040UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000040 */ +#define ADC_OFR3_OFFSET3_7 (0x080UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000080 */ +#define ADC_OFR3_OFFSET3_8 (0x100UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000100 */ +#define ADC_OFR3_OFFSET3_9 (0x200UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000200 */ +#define ADC_OFR3_OFFSET3_10 (0x400UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000400 */ +#define ADC_OFR3_OFFSET3_11 (0x800UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000800 */ + +#define ADC_OFR3_OFFSET3_CH_Pos (26U) +#define ADC_OFR3_OFFSET3_CH_Msk (0x1FUL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR3_OFFSET3_CH ADC_OFR3_OFFSET3_CH_Msk /*!< ADC offset number 3 channel selection */ +#define ADC_OFR3_OFFSET3_CH_0 (0x01UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR3_OFFSET3_CH_1 (0x02UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR3_OFFSET3_CH_2 (0x04UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR3_OFFSET3_CH_3 (0x08UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR3_OFFSET3_CH_4 (0x10UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR3_OFFSET3_EN_Pos (31U) +#define ADC_OFR3_OFFSET3_EN_Msk (0x1UL << ADC_OFR3_OFFSET3_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR3_OFFSET3_EN ADC_OFR3_OFFSET3_EN_Msk /*!< ADC offset number 3 enable */ + +/******************** Bit definition for ADC_OFR4 register ******************/ +#define ADC_OFR4_OFFSET4_Pos (0U) +#define ADC_OFR4_OFFSET4_Msk (0xFFFUL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000FFF */ +#define ADC_OFR4_OFFSET4 ADC_OFR4_OFFSET4_Msk /*!< ADC offset number 4 offset level */ +#define ADC_OFR4_OFFSET4_0 (0x001UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000001 */ +#define ADC_OFR4_OFFSET4_1 (0x002UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000002 */ +#define ADC_OFR4_OFFSET4_2 (0x004UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000004 */ +#define ADC_OFR4_OFFSET4_3 (0x008UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000008 */ +#define ADC_OFR4_OFFSET4_4 (0x010UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000010 */ +#define ADC_OFR4_OFFSET4_5 (0x020UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000020 */ +#define ADC_OFR4_OFFSET4_6 (0x040UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000040 */ +#define ADC_OFR4_OFFSET4_7 (0x080UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000080 */ +#define ADC_OFR4_OFFSET4_8 (0x100UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000100 */ +#define ADC_OFR4_OFFSET4_9 (0x200UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000200 */ +#define ADC_OFR4_OFFSET4_10 (0x400UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000400 */ +#define ADC_OFR4_OFFSET4_11 (0x800UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000800 */ + +#define ADC_OFR4_OFFSET4_CH_Pos (26U) +#define ADC_OFR4_OFFSET4_CH_Msk (0x1FUL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR4_OFFSET4_CH ADC_OFR4_OFFSET4_CH_Msk /*!< ADC offset number 4 channel selection */ +#define ADC_OFR4_OFFSET4_CH_0 (0x01UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR4_OFFSET4_CH_1 (0x02UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR4_OFFSET4_CH_2 (0x04UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR4_OFFSET4_CH_3 (0x08UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR4_OFFSET4_CH_4 (0x10UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR4_OFFSET4_EN_Pos (31U) +#define ADC_OFR4_OFFSET4_EN_Msk (0x1UL << ADC_OFR4_OFFSET4_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR4_OFFSET4_EN ADC_OFR4_OFFSET4_EN_Msk /*!< ADC offset number 4 enable */ + +/******************** Bit definition for ADC_JDR1 register ******************/ +#define ADC_JDR1_JDATA_Pos (0U) +#define ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!< ADC group injected sequencer rank 1 conversion data */ +#define ADC_JDR1_JDATA_0 (0x0001UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR1_JDATA_1 (0x0002UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR1_JDATA_2 (0x0004UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR1_JDATA_3 (0x0008UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR1_JDATA_4 (0x0010UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR1_JDATA_5 (0x0020UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR1_JDATA_6 (0x0040UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR1_JDATA_7 (0x0080UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR1_JDATA_8 (0x0100UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR1_JDATA_9 (0x0200UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR1_JDATA_10 (0x0400UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR1_JDATA_11 (0x0800UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR1_JDATA_12 (0x1000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR1_JDATA_13 (0x2000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR1_JDATA_14 (0x4000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR1_JDATA_15 (0x8000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR2 register ******************/ +#define ADC_JDR2_JDATA_Pos (0U) +#define ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!< ADC group injected sequencer rank 2 conversion data */ +#define ADC_JDR2_JDATA_0 (0x0001UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR2_JDATA_1 (0x0002UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR2_JDATA_2 (0x0004UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR2_JDATA_3 (0x0008UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR2_JDATA_4 (0x0010UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR2_JDATA_5 (0x0020UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR2_JDATA_6 (0x0040UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR2_JDATA_7 (0x0080UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR2_JDATA_8 (0x0100UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR2_JDATA_9 (0x0200UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR2_JDATA_10 (0x0400UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR2_JDATA_11 (0x0800UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR2_JDATA_12 (0x1000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR2_JDATA_13 (0x2000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR2_JDATA_14 (0x4000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR2_JDATA_15 (0x8000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR3 register ******************/ +#define ADC_JDR3_JDATA_Pos (0U) +#define ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!< ADC group injected sequencer rank 3 conversion data */ +#define ADC_JDR3_JDATA_0 (0x0001UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR3_JDATA_1 (0x0002UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR3_JDATA_2 (0x0004UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR3_JDATA_3 (0x0008UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR3_JDATA_4 (0x0010UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR3_JDATA_5 (0x0020UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR3_JDATA_6 (0x0040UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR3_JDATA_7 (0x0080UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR3_JDATA_8 (0x0100UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR3_JDATA_9 (0x0200UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR3_JDATA_10 (0x0400UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR3_JDATA_11 (0x0800UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR3_JDATA_12 (0x1000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR3_JDATA_13 (0x2000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR3_JDATA_14 (0x4000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR3_JDATA_15 (0x8000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR4 register ******************/ +#define ADC_JDR4_JDATA_Pos (0U) +#define ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!< ADC group injected sequencer rank 4 conversion data */ +#define ADC_JDR4_JDATA_0 (0x0001UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR4_JDATA_1 (0x0002UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR4_JDATA_2 (0x0004UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR4_JDATA_3 (0x0008UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR4_JDATA_4 (0x0010UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR4_JDATA_5 (0x0020UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR4_JDATA_6 (0x0040UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR4_JDATA_7 (0x0080UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR4_JDATA_8 (0x0100UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR4_JDATA_9 (0x0200UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR4_JDATA_10 (0x0400UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR4_JDATA_11 (0x0800UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR4_JDATA_12 (0x1000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR4_JDATA_13 (0x2000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR4_JDATA_14 (0x4000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR4_JDATA_15 (0x8000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_DIFSEL register ****************/ +#define ADC_DIFSEL_DIFSEL_Pos (0U) +#define ADC_DIFSEL_DIFSEL_Msk (0x7FFFFUL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_DIFSEL_DIFSEL ADC_DIFSEL_DIFSEL_Msk /*!< ADC channel differential or single-ended mode */ +#define ADC_DIFSEL_DIFSEL_0 (0x00001UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000001 */ +#define ADC_DIFSEL_DIFSEL_1 (0x00002UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000002 */ +#define ADC_DIFSEL_DIFSEL_2 (0x00004UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000004 */ +#define ADC_DIFSEL_DIFSEL_3 (0x00008UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000008 */ +#define ADC_DIFSEL_DIFSEL_4 (0x00010UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000010 */ +#define ADC_DIFSEL_DIFSEL_5 (0x00020UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000020 */ +#define ADC_DIFSEL_DIFSEL_6 (0x00040UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000040 */ +#define ADC_DIFSEL_DIFSEL_7 (0x00080UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000080 */ +#define ADC_DIFSEL_DIFSEL_8 (0x00100UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000100 */ +#define ADC_DIFSEL_DIFSEL_9 (0x00200UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000200 */ +#define ADC_DIFSEL_DIFSEL_10 (0x00400UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000400 */ +#define ADC_DIFSEL_DIFSEL_11 (0x00800UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000800 */ +#define ADC_DIFSEL_DIFSEL_12 (0x01000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00001000 */ +#define ADC_DIFSEL_DIFSEL_13 (0x02000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00002000 */ +#define ADC_DIFSEL_DIFSEL_14 (0x04000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00004000 */ +#define ADC_DIFSEL_DIFSEL_15 (0x08000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00008000 */ +#define ADC_DIFSEL_DIFSEL_16 (0x10000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00010000 */ +#define ADC_DIFSEL_DIFSEL_17 (0x20000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00020000 */ +#define ADC_DIFSEL_DIFSEL_18 (0x40000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_S_Pos (0U) +#define ADC_CALFACT_CALFACT_S_Msk (0x7FUL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT_S ADC_CALFACT_CALFACT_S_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_S_0 (0x01UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_S_1 (0x02UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_S_2 (0x04UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_S_3 (0x08UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_S_4 (0x10UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_S_5 (0x20UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_S_6 (0x40UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000040 */ + +#define ADC_CALFACT_CALFACT_D_Pos (16U) +#define ADC_CALFACT_CALFACT_D_Msk (0x7FUL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x007F0000 */ +#define ADC_CALFACT_CALFACT_D ADC_CALFACT_CALFACT_D_Msk /*!< ADC calibration factor in differential mode */ +#define ADC_CALFACT_CALFACT_D_0 (0x01UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00010000 */ +#define ADC_CALFACT_CALFACT_D_1 (0x02UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00020000 */ +#define ADC_CALFACT_CALFACT_D_2 (0x04UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00040000 */ +#define ADC_CALFACT_CALFACT_D_3 (0x08UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00080000 */ +#define ADC_CALFACT_CALFACT_D_4 (0x10UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00100000 */ +#define ADC_CALFACT_CALFACT_D_5 (0x20UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00200000 */ +#define ADC_CALFACT_CALFACT_D_6 (0x40UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00400000 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_DUAL_Pos (0U) +#define ADC_CCR_DUAL_Msk (0x1FUL << ADC_CCR_DUAL_Pos) /*!< 0x0000001F */ +#define ADC_CCR_DUAL ADC_CCR_DUAL_Msk /*!< ADC multimode mode selection */ +#define ADC_CCR_DUAL_0 (0x01UL << ADC_CCR_DUAL_Pos) /*!< 0x00000001 */ +#define ADC_CCR_DUAL_1 (0x02UL << ADC_CCR_DUAL_Pos) /*!< 0x00000002 */ +#define ADC_CCR_DUAL_2 (0x04UL << ADC_CCR_DUAL_Pos) /*!< 0x00000004 */ +#define ADC_CCR_DUAL_3 (0x08UL << ADC_CCR_DUAL_Pos) /*!< 0x00000008 */ +#define ADC_CCR_DUAL_4 (0x10UL << ADC_CCR_DUAL_Pos) /*!< 0x00000010 */ + +#define ADC_CCR_DELAY_Pos (8U) +#define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */ +#define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!< ADC multimode delay between 2 sampling phases */ +#define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */ +#define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */ +#define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */ +#define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */ + +#define ADC_CCR_DMACFG_Pos (13U) +#define ADC_CCR_DMACFG_Msk (0x1UL << ADC_CCR_DMACFG_Pos) /*!< 0x00002000 */ +#define ADC_CCR_DMACFG ADC_CCR_DMACFG_Msk /*!< ADC multimode DMA transfer configuration */ + +#define ADC_CCR_MDMA_Pos (14U) +#define ADC_CCR_MDMA_Msk (0x3UL << ADC_CCR_MDMA_Pos) /*!< 0x0000C000 */ +#define ADC_CCR_MDMA ADC_CCR_MDMA_Msk /*!< ADC multimode DMA transfer enable */ +#define ADC_CCR_MDMA_0 (0x1UL << ADC_CCR_MDMA_Pos) /*!< 0x00004000 */ +#define ADC_CCR_MDMA_1 (0x2UL << ADC_CCR_MDMA_Pos) /*!< 0x00008000 */ + +#define ADC_CCR_CKMODE_Pos (16U) +#define ADC_CCR_CKMODE_Msk (0x3UL << ADC_CCR_CKMODE_Pos) /*!< 0x00030000 */ +#define ADC_CCR_CKMODE ADC_CCR_CKMODE_Msk /*!< ADC common clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CCR_CKMODE_0 (0x1UL << ADC_CCR_CKMODE_Pos) /*!< 0x00010000 */ +#define ADC_CCR_CKMODE_1 (0x2UL << ADC_CCR_CKMODE_Pos) /*!< 0x00020000 */ + +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003A0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00000100 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00000200 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00000400 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00000800 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/* Legacy defines */ +#define ADC_CCR_MULTI (ADC_CCR_DUAL) +#define ADC_CCR_MULTI_0 (ADC_CCR_DUAL_0) +#define ADC_CCR_MULTI_1 (ADC_CCR_DUAL_1) +#define ADC_CCR_MULTI_2 (ADC_CCR_DUAL_2) +#define ADC_CCR_MULTI_3 (ADC_CCR_DUAL_3) +#define ADC_CCR_MULTI_4 (ADC_CCR_DUAL_4) + +/******************************************************************************/ +/* */ +/* Analog Comparators (COMP) */ +/* */ +/******************************************************************************/ +/********************** Bit definition for COMP_CSR register ***************/ +#define COMP_CSR_EN_Pos (0U) +#define COMP_CSR_EN_Msk (0x1UL << COMP_CSR_EN_Pos) /*!< 0x00000001 */ +#define COMP_CSR_EN COMP_CSR_EN_Msk /*!< Comparator enable */ +#define COMP_CSR_PWRMODE_Pos (2U) +#define COMP_CSR_PWRMODE_Msk (0x3UL << COMP_CSR_PWRMODE_Pos) /*!< 0x0000000C */ +#define COMP_CSR_PWRMODE COMP_CSR_PWRMODE_Msk /*!< Comparator power mode */ +#define COMP_CSR_PWRMODE_0 (0x1UL << COMP_CSR_PWRMODE_Pos) /*!< 0x00000004 */ +#define COMP_CSR_PWRMODE_1 (0x2UL << COMP_CSR_PWRMODE_Pos) /*!< 0x00000008 */ +#define COMP_CSR_INMSEL_Pos (4U) +#define COMP_CSR_INMSEL_Msk (0x7UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000070 */ +#define COMP_CSR_INMSEL COMP_CSR_INMSEL_Msk /*!< Comparator input minus selection */ +#define COMP_CSR_INMSEL_0 (0x1UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000010 */ +#define COMP_CSR_INMSEL_1 (0x2UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000020 */ +#define COMP_CSR_INMSEL_2 (0x4UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000040 */ +#define COMP_CSR_INPSEL_Pos (7U) +#define COMP_CSR_INPSEL_Msk (0x3UL << COMP_CSR_INPSEL_Pos) /*!< 0x00000180 */ +#define COMP_CSR_INPSEL COMP_CSR_INPSEL_Msk /*!< Comparator input plus selection */ +#define COMP_CSR_INPSEL_0 (0x1UL << COMP_CSR_INPSEL_Pos) /*!< 0x00000080 */ +#define COMP_CSR_INPSEL_1 (0x2UL << COMP_CSR_INPSEL_Pos) /*!< 0x00000100 */ +#define COMP_CSR_WINMODE_Pos (9U) +#define COMP_CSR_WINMODE_Msk (0x1UL << COMP_CSR_WINMODE_Pos) /*!< 0x00000200 */ +#define COMP_CSR_WINMODE COMP_CSR_WINMODE_Msk /*!< Pair of comparators window mode. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */ +#define COMP_CSR_POLARITY_Pos (15U) +#define COMP_CSR_POLARITY_Msk (0x1UL << COMP_CSR_POLARITY_Pos) /*!< 0x00008000 */ +#define COMP_CSR_POLARITY COMP_CSR_POLARITY_Msk /*!< Comparator output polarity */ +#define COMP_CSR_HYST_Pos (16U) +#define COMP_CSR_HYST_Msk (0x3UL << COMP_CSR_HYST_Pos) /*!< 0x00030000 */ +#define COMP_CSR_HYST COMP_CSR_HYST_Msk /*!< Comparator hysteresis */ +#define COMP_CSR_HYST_0 (0x1UL << COMP_CSR_HYST_Pos) /*!< 0x00010000 */ +#define COMP_CSR_HYST_1 (0x2UL << COMP_CSR_HYST_Pos) /*!< 0x00020000 */ +#define COMP_CSR_BLANKING_Pos (18U) +#define COMP_CSR_BLANKING_Msk (0x7UL << COMP_CSR_BLANKING_Pos) /*!< 0x001C0000 */ +#define COMP_CSR_BLANKING COMP_CSR_BLANKING_Msk /*!< Comparator blanking source */ +#define COMP_CSR_BLANKING_0 (0x1UL << COMP_CSR_BLANKING_Pos) /*!< 0x00040000 */ +#define COMP_CSR_BLANKING_1 (0x2UL << COMP_CSR_BLANKING_Pos) /*!< 0x00080000 */ +#define COMP_CSR_BLANKING_2 (0x4UL << COMP_CSR_BLANKING_Pos) /*!< 0x00100000 */ +#define COMP_CSR_BRGEN_Pos (22U) +#define COMP_CSR_BRGEN_Msk (0x1UL << COMP_CSR_BRGEN_Pos) /*!< 0x00400000 */ +#define COMP_CSR_BRGEN COMP_CSR_BRGEN_Msk /*!< Comparator voltage scaler enable */ +#define COMP_CSR_SCALEN_Pos (23U) +#define COMP_CSR_SCALEN_Msk (0x1UL << COMP_CSR_SCALEN_Pos) /*!< 0x00800000 */ +#define COMP_CSR_SCALEN COMP_CSR_SCALEN_Msk /*!< Comparator scaler bridge enable */ +#define COMP_CSR_INMESEL_Pos (25U) +#define COMP_CSR_INMESEL_Msk (0x3UL << COMP_CSR_INMESEL_Pos) /*!< 0x06000000 */ +#define COMP_CSR_INMESEL COMP_CSR_INMESEL_Msk /*!< Comparator input minus extended selection */ +#define COMP_CSR_INMESEL_0 (0x1UL << COMP_CSR_INMESEL_Pos) /*!< 0x02000000 */ +#define COMP_CSR_INMESEL_1 (0x2UL << COMP_CSR_INMESEL_Pos) /*!< 0x04000000 */ +#define COMP_CSR_VALUE_Pos (30U) +#define COMP_CSR_VALUE_Msk (0x1UL << COMP_CSR_VALUE_Pos) /*!< 0x40000000 */ +#define COMP_CSR_VALUE COMP_CSR_VALUE_Msk /*!< Comparator output level */ +#define COMP_CSR_LOCK_Pos (31U) +#define COMP_CSR_LOCK_Msk (0x1UL << COMP_CSR_LOCK_Pos) /*!< 0x80000000 */ +#define COMP_CSR_LOCK COMP_CSR_LOCK_Msk /*!< Comparator lock */ + +/******************************************************************************/ +/* */ +/* CRC calculation unit */ +/* */ +/******************************************************************************/ +/******************* Bit definition for CRC_DR register *********************/ +#define CRC_DR_DR_Pos (0U) +#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ + +/******************* Bit definition for CRC_IDR register ********************/ +#define CRC_IDR_IDR_Pos (0U) +#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0x000000FF */ +#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bits data register bits */ + +/******************** Bit definition for CRC_CR register ********************/ +#define CRC_CR_RESET_Pos (0U) +#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ +#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ +#define CRC_CR_POLYSIZE_Pos (3U) +#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ +#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ +#define CRC_CR_POLYSIZE_0 (0x1U << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ +#define CRC_CR_POLYSIZE_1 (0x2U << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ +#define CRC_CR_REV_IN_Pos (5U) +#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ +#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ +#define CRC_CR_REV_IN_0 (0x1U << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ +#define CRC_CR_REV_IN_1 (0x2U << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ +#define CRC_CR_REV_OUT_Pos (7U) +#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ +#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ + +/******************* Bit definition for CRC_INIT register *******************/ +#define CRC_INIT_INIT_Pos (0U) +#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ +#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ + +/******************* Bit definition for CRC_POL register ********************/ +#define CRC_POL_POL_Pos (0U) +#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ +#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ + +/******************************************************************************/ +/* */ +/* Advanced Encryption Standard (AES) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for AES_CR register *********************/ +#define AES_CR_EN_Pos (0U) +#define AES_CR_EN_Msk (0x1UL << AES_CR_EN_Pos) /*!< 0x00000001 */ +#define AES_CR_EN AES_CR_EN_Msk /*!< AES Enable */ +#define AES_CR_DATATYPE_Pos (1U) +#define AES_CR_DATATYPE_Msk (0x3UL << AES_CR_DATATYPE_Pos) /*!< 0x00000006 */ +#define AES_CR_DATATYPE AES_CR_DATATYPE_Msk /*!< Data type selection */ +#define AES_CR_DATATYPE_0 (0x1U << AES_CR_DATATYPE_Pos) /*!< 0x00000002 */ +#define AES_CR_DATATYPE_1 (0x2U << AES_CR_DATATYPE_Pos) /*!< 0x00000004 */ + +#define AES_CR_MODE_Pos (3U) +#define AES_CR_MODE_Msk (0x3UL << AES_CR_MODE_Pos) /*!< 0x00000018 */ +#define AES_CR_MODE AES_CR_MODE_Msk /*!< AES Mode Of Operation */ +#define AES_CR_MODE_0 (0x1U << AES_CR_MODE_Pos) /*!< 0x00000008 */ +#define AES_CR_MODE_1 (0x2U << AES_CR_MODE_Pos) /*!< 0x00000010 */ + +#define AES_CR_CHMOD_Pos (5U) +#define AES_CR_CHMOD_Msk (0x803UL << AES_CR_CHMOD_Pos) /*!< 0x00010060 */ +#define AES_CR_CHMOD AES_CR_CHMOD_Msk /*!< AES Chaining Mode */ +#define AES_CR_CHMOD_0 (0x001U << AES_CR_CHMOD_Pos) /*!< 0x00000020 */ +#define AES_CR_CHMOD_1 (0x002U << AES_CR_CHMOD_Pos) /*!< 0x00000040 */ +#define AES_CR_CHMOD_2 (0x800U << AES_CR_CHMOD_Pos) /*!< 0x00010000 */ + +#define AES_CR_CCFC_Pos (7U) +#define AES_CR_CCFC_Msk (0x1UL << AES_CR_CCFC_Pos) /*!< 0x00000080 */ +#define AES_CR_CCFC AES_CR_CCFC_Msk /*!< Computation Complete Flag Clear */ +#define AES_CR_ERRC_Pos (8U) +#define AES_CR_ERRC_Msk (0x1UL << AES_CR_ERRC_Pos) /*!< 0x00000100 */ +#define AES_CR_ERRC AES_CR_ERRC_Msk /*!< Error Clear */ +#define AES_CR_CCFIE_Pos (9U) +#define AES_CR_CCFIE_Msk (0x1UL << AES_CR_CCFIE_Pos) /*!< 0x00000200 */ +#define AES_CR_CCFIE AES_CR_CCFIE_Msk /*!< Computation Complete Flag Interrupt Enable */ +#define AES_CR_ERRIE_Pos (10U) +#define AES_CR_ERRIE_Msk (0x1UL << AES_CR_ERRIE_Pos) /*!< 0x00000400 */ +#define AES_CR_ERRIE AES_CR_ERRIE_Msk /*!< Error Interrupt Enable */ +#define AES_CR_DMAINEN_Pos (11U) +#define AES_CR_DMAINEN_Msk (0x1UL << AES_CR_DMAINEN_Pos) /*!< 0x00000800 */ +#define AES_CR_DMAINEN AES_CR_DMAINEN_Msk /*!< Enable data input phase DMA management */ +#define AES_CR_DMAOUTEN_Pos (12U) +#define AES_CR_DMAOUTEN_Msk (0x1UL << AES_CR_DMAOUTEN_Pos) /*!< 0x00001000 */ +#define AES_CR_DMAOUTEN AES_CR_DMAOUTEN_Msk /*!< Enable data output phase DMA management */ + +#define AES_CR_GCMPH_Pos (13U) +#define AES_CR_GCMPH_Msk (0x3UL << AES_CR_GCMPH_Pos) /*!< 0x00006000 */ +#define AES_CR_GCMPH AES_CR_GCMPH_Msk /*!< GCM Phase */ +#define AES_CR_GCMPH_0 (0x1U << AES_CR_GCMPH_Pos) /*!< 0x00002000 */ +#define AES_CR_GCMPH_1 (0x2U << AES_CR_GCMPH_Pos) /*!< 0x00004000 */ + +#define AES_CR_KEYSIZE_Pos (18U) +#define AES_CR_KEYSIZE_Msk (0x1UL << AES_CR_KEYSIZE_Pos) /*!< 0x00040000 */ +#define AES_CR_KEYSIZE AES_CR_KEYSIZE_Msk /*!< Key size selection */ + +#define AES_CR_NPBLB_Pos (20U) +#define AES_CR_NPBLB_Msk (0xFUL << AES_CR_NPBLB_Pos) /*!< 0x00F00000 */ +#define AES_CR_NPBLB AES_CR_NPBLB_Msk /*!< Number of padding bytes in last payload block */ +#define AES_CR_NPBLB_0 (0x1U << AES_CR_NPBLB_Pos) /*!< 0x00100000 */ +#define AES_CR_NPBLB_1 (0x2U << AES_CR_NPBLB_Pos) /*!< 0x00200000 */ +#define AES_CR_NPBLB_2 (0x4U << AES_CR_NPBLB_Pos) /*!< 0x00400000 */ +#define AES_CR_NPBLB_3 (0x8U << AES_CR_NPBLB_Pos) /*!< 0x00800000 */ + +/******************* Bit definition for AES_SR register *********************/ +#define AES_SR_CCF_Pos (0U) +#define AES_SR_CCF_Msk (0x1UL << AES_SR_CCF_Pos) /*!< 0x00000001 */ +#define AES_SR_CCF AES_SR_CCF_Msk /*!< Computation Complete Flag */ +#define AES_SR_RDERR_Pos (1U) +#define AES_SR_RDERR_Msk (0x1UL << AES_SR_RDERR_Pos) /*!< 0x00000002 */ +#define AES_SR_RDERR AES_SR_RDERR_Msk /*!< Read Error Flag */ +#define AES_SR_WRERR_Pos (2U) +#define AES_SR_WRERR_Msk (0x1UL << AES_SR_WRERR_Pos) /*!< 0x00000004 */ +#define AES_SR_WRERR AES_SR_WRERR_Msk /*!< Write Error Flag */ +#define AES_SR_BUSY_Pos (3U) +#define AES_SR_BUSY_Msk (0x1UL << AES_SR_BUSY_Pos) /*!< 0x00000008 */ +#define AES_SR_BUSY AES_SR_BUSY_Msk /*!< Busy Flag */ + +/******************* Bit definition for AES_DINR register *******************/ +#define AES_DINR_Pos (0U) +#define AES_DINR_Msk (0xFFFFFFFFUL << AES_DINR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DINR AES_DINR_Msk /*!< AES Data Input Register */ + +/******************* Bit definition for AES_DOUTR register ******************/ +#define AES_DOUTR_Pos (0U) +#define AES_DOUTR_Msk (0xFFFFFFFFUL << AES_DOUTR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DOUTR AES_DOUTR_Msk /*!< AES Data Output Register */ + +/******************* Bit definition for AES_KEYR0 register ******************/ +#define AES_KEYR0_Pos (0U) +#define AES_KEYR0_Msk (0xFFFFFFFFUL << AES_KEYR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR0 AES_KEYR0_Msk /*!< AES Key Register 0 */ + +/******************* Bit definition for AES_KEYR1 register ******************/ +#define AES_KEYR1_Pos (0U) +#define AES_KEYR1_Msk (0xFFFFFFFFUL << AES_KEYR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR1 AES_KEYR1_Msk /*!< AES Key Register 1 */ + +/******************* Bit definition for AES_KEYR2 register ******************/ +#define AES_KEYR2_Pos (0U) +#define AES_KEYR2_Msk (0xFFFFFFFFUL << AES_KEYR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR2 AES_KEYR2_Msk /*!< AES Key Register 2 */ + +/******************* Bit definition for AES_KEYR3 register ******************/ +#define AES_KEYR3_Pos (0U) +#define AES_KEYR3_Msk (0xFFFFFFFFUL << AES_KEYR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR3 AES_KEYR3_Msk /*!< AES Key Register 3 */ + +/******************* Bit definition for AES_KEYR4 register ******************/ +#define AES_KEYR4_Pos (0U) +#define AES_KEYR4_Msk (0xFFFFFFFFUL << AES_KEYR4_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR4 AES_KEYR4_Msk /*!< AES Key Register 4 */ + +/******************* Bit definition for AES_KEYR5 register ******************/ +#define AES_KEYR5_Pos (0U) +#define AES_KEYR5_Msk (0xFFFFFFFFUL << AES_KEYR5_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR5 AES_KEYR5_Msk /*!< AES Key Register 5 */ + +/******************* Bit definition for AES_KEYR6 register ******************/ +#define AES_KEYR6_Pos (0U) +#define AES_KEYR6_Msk (0xFFFFFFFFUL << AES_KEYR6_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR6 AES_KEYR6_Msk /*!< AES Key Register 6 */ + +/******************* Bit definition for AES_KEYR7 register ******************/ +#define AES_KEYR7_Pos (0U) +#define AES_KEYR7_Msk (0xFFFFFFFFUL << AES_KEYR7_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR7 AES_KEYR7_Msk /*!< AES Key Register 7 */ + +/******************* Bit definition for AES_IVR0 register ******************/ +#define AES_IVR0_Pos (0U) +#define AES_IVR0_Msk (0xFFFFFFFFUL << AES_IVR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR0 AES_IVR0_Msk /*!< AES Initialization Vector Register 0 */ + +/******************* Bit definition for AES_IVR1 register ******************/ +#define AES_IVR1_Pos (0U) +#define AES_IVR1_Msk (0xFFFFFFFFUL << AES_IVR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR1 AES_IVR1_Msk /*!< AES Initialization Vector Register 1 */ + +/******************* Bit definition for AES_IVR2 register ******************/ +#define AES_IVR2_Pos (0U) +#define AES_IVR2_Msk (0xFFFFFFFFUL << AES_IVR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR2 AES_IVR2_Msk /*!< AES Initialization Vector Register 2 */ + +/******************* Bit definition for AES_IVR3 register ******************/ +#define AES_IVR3_Pos (0U) +#define AES_IVR3_Msk (0xFFFFFFFFUL << AES_IVR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR3 AES_IVR3_Msk /*!< AES Initialization Vector Register 3 */ + +/******************* Bit definition for AES_SUSP0R register ******************/ +#define AES_SUSP0R_Pos (0U) +#define AES_SUSP0R_Msk (0xFFFFFFFFUL << AES_SUSP0R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP0R AES_SUSP0R_Msk /*!< AES Suspend registers 0 */ + +/******************* Bit definition for AES_SUSP1R register ******************/ +#define AES_SUSP1R_Pos (0U) +#define AES_SUSP1R_Msk (0xFFFFFFFFUL << AES_SUSP1R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP1R AES_SUSP1R_Msk /*!< AES Suspend registers 1 */ + +/******************* Bit definition for AES_SUSP2R register ******************/ +#define AES_SUSP2R_Pos (0U) +#define AES_SUSP2R_Msk (0xFFFFFFFFUL << AES_SUSP2R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP2R AES_SUSP2R_Msk /*!< AES Suspend registers 2 */ + +/******************* Bit definition for AES_SUSP3R register ******************/ +#define AES_SUSP3R_Pos (0U) +#define AES_SUSP3R_Msk (0xFFFFFFFFUL << AES_SUSP3R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP3R AES_SUSP3R_Msk /*!< AES Suspend registers 3 */ + +/******************* Bit definition for AES_SUSP4R register ******************/ +#define AES_SUSP4R_Pos (0U) +#define AES_SUSP4R_Msk (0xFFFFFFFFUL << AES_SUSP4R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP4R AES_SUSP4R_Msk /*!< AES Suspend registers 4 */ + +/******************* Bit definition for AES_SUSP5R register ******************/ +#define AES_SUSP5R_Pos (0U) +#define AES_SUSP5R_Msk (0xFFFFFFFFUL << AES_SUSP5R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP5R AES_SUSP5R_Msk /*!< AES Suspend registers 5 */ + +/******************* Bit definition for AES_SUSP6R register ******************/ +#define AES_SUSP6R_Pos (0U) +#define AES_SUSP6R_Msk (0xFFFFFFFFUL << AES_SUSP6R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP6R AES_SUSP6R_Msk /*!< AES Suspend registers 6 */ + +/******************* Bit definition for AES_SUSP7R register ******************/ +#define AES_SUSP7R_Pos (0U) +#define AES_SUSP7R_Msk (0xFFFFFFFFUL << AES_SUSP7R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP7R AES_SUSP7R_Msk /*!< AES Suspend registers 7 */ + +/******************************************************************************/ +/* */ +/* DMA Controller (DMA) */ +/* */ +/******************************************************************************/ + +/******************* Bit definition for DMA_ISR register ********************/ +#define DMA_ISR_GIF1_Pos (0U) +#define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */ +#define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */ +#define DMA_ISR_TCIF1_Pos (1U) +#define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */ +#define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */ +#define DMA_ISR_HTIF1_Pos (2U) +#define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */ +#define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */ +#define DMA_ISR_TEIF1_Pos (3U) +#define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */ +#define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */ +#define DMA_ISR_GIF2_Pos (4U) +#define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */ +#define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */ +#define DMA_ISR_TCIF2_Pos (5U) +#define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */ +#define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */ +#define DMA_ISR_HTIF2_Pos (6U) +#define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */ +#define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */ +#define DMA_ISR_TEIF2_Pos (7U) +#define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */ +#define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */ +#define DMA_ISR_GIF3_Pos (8U) +#define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */ +#define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */ +#define DMA_ISR_TCIF3_Pos (9U) +#define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */ +#define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */ +#define DMA_ISR_HTIF3_Pos (10U) +#define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */ +#define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */ +#define DMA_ISR_TEIF3_Pos (11U) +#define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */ +#define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */ +#define DMA_ISR_GIF4_Pos (12U) +#define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */ +#define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */ +#define DMA_ISR_TCIF4_Pos (13U) +#define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */ +#define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */ +#define DMA_ISR_HTIF4_Pos (14U) +#define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */ +#define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */ +#define DMA_ISR_TEIF4_Pos (15U) +#define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */ +#define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */ +#define DMA_ISR_GIF5_Pos (16U) +#define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */ +#define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */ +#define DMA_ISR_TCIF5_Pos (17U) +#define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */ +#define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */ +#define DMA_ISR_HTIF5_Pos (18U) +#define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */ +#define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */ +#define DMA_ISR_TEIF5_Pos (19U) +#define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */ +#define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */ +#define DMA_ISR_GIF6_Pos (20U) +#define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */ +#define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */ +#define DMA_ISR_TCIF6_Pos (21U) +#define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */ +#define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */ +#define DMA_ISR_HTIF6_Pos (22U) +#define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */ +#define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */ +#define DMA_ISR_TEIF6_Pos (23U) +#define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */ +#define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */ +#define DMA_ISR_GIF7_Pos (24U) +#define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */ +#define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */ +#define DMA_ISR_TCIF7_Pos (25U) +#define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */ +#define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */ +#define DMA_ISR_HTIF7_Pos (26U) +#define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */ +#define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */ +#define DMA_ISR_TEIF7_Pos (27U) +#define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */ +#define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */ + +/******************* Bit definition for DMA_IFCR register *******************/ +#define DMA_IFCR_CGIF1_Pos (0U) +#define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */ +#define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clear */ +#define DMA_IFCR_CTCIF1_Pos (1U) +#define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */ +#define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */ +#define DMA_IFCR_CHTIF1_Pos (2U) +#define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */ +#define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */ +#define DMA_IFCR_CTEIF1_Pos (3U) +#define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */ +#define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */ +#define DMA_IFCR_CGIF2_Pos (4U) +#define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */ +#define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */ +#define DMA_IFCR_CTCIF2_Pos (5U) +#define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */ +#define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */ +#define DMA_IFCR_CHTIF2_Pos (6U) +#define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */ +#define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */ +#define DMA_IFCR_CTEIF2_Pos (7U) +#define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */ +#define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */ +#define DMA_IFCR_CGIF3_Pos (8U) +#define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */ +#define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */ +#define DMA_IFCR_CTCIF3_Pos (9U) +#define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */ +#define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */ +#define DMA_IFCR_CHTIF3_Pos (10U) +#define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */ +#define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */ +#define DMA_IFCR_CTEIF3_Pos (11U) +#define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */ +#define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */ +#define DMA_IFCR_CGIF4_Pos (12U) +#define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */ +#define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */ +#define DMA_IFCR_CTCIF4_Pos (13U) +#define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */ +#define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */ +#define DMA_IFCR_CHTIF4_Pos (14U) +#define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */ +#define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */ +#define DMA_IFCR_CTEIF4_Pos (15U) +#define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */ +#define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */ +#define DMA_IFCR_CGIF5_Pos (16U) +#define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */ +#define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */ +#define DMA_IFCR_CTCIF5_Pos (17U) +#define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */ +#define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */ +#define DMA_IFCR_CHTIF5_Pos (18U) +#define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */ +#define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */ +#define DMA_IFCR_CTEIF5_Pos (19U) +#define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */ +#define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */ +#define DMA_IFCR_CGIF6_Pos (20U) +#define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */ +#define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */ +#define DMA_IFCR_CTCIF6_Pos (21U) +#define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */ +#define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */ +#define DMA_IFCR_CHTIF6_Pos (22U) +#define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */ +#define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */ +#define DMA_IFCR_CTEIF6_Pos (23U) +#define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */ +#define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */ +#define DMA_IFCR_CGIF7_Pos (24U) +#define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */ +#define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */ +#define DMA_IFCR_CTCIF7_Pos (25U) +#define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */ +#define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */ +#define DMA_IFCR_CHTIF7_Pos (26U) +#define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */ +#define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */ +#define DMA_IFCR_CTEIF7_Pos (27U) +#define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */ +#define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */ + +/******************* Bit definition for DMA_CCR register ********************/ +#define DMA_CCR_EN_Pos (0U) +#define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */ +#define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */ +#define DMA_CCR_TCIE_Pos (1U) +#define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */ +#define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define DMA_CCR_HTIE_Pos (2U) +#define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */ +#define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */ +#define DMA_CCR_TEIE_Pos (3U) +#define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */ +#define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */ +#define DMA_CCR_DIR_Pos (4U) +#define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */ +#define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */ +#define DMA_CCR_CIRC_Pos (5U) +#define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */ +#define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */ +#define DMA_CCR_PINC_Pos (6U) +#define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */ +#define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */ +#define DMA_CCR_MINC_Pos (7U) +#define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */ +#define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */ + +#define DMA_CCR_PSIZE_Pos (8U) +#define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */ +#define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */ +#define DMA_CCR_PSIZE_0 (0x1U << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */ +#define DMA_CCR_PSIZE_1 (0x2U << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */ + +#define DMA_CCR_MSIZE_Pos (10U) +#define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */ +#define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */ +#define DMA_CCR_MSIZE_0 (0x1U << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ +#define DMA_CCR_MSIZE_1 (0x2U << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */ + +#define DMA_CCR_PL_Pos (12U) +#define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */ +#define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/ +#define DMA_CCR_PL_0 (0x1U << DMA_CCR_PL_Pos) /*!< 0x00001000 */ +#define DMA_CCR_PL_1 (0x2U << DMA_CCR_PL_Pos) /*!< 0x00002000 */ + +#define DMA_CCR_MEM2MEM_Pos (14U) +#define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */ +#define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */ + +/****************** Bit definition for DMA_CNDTR register *******************/ +#define DMA_CNDTR_NDT_Pos (0U) +#define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */ +#define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */ + +/****************** Bit definition for DMA_CPAR register ********************/ +#define DMA_CPAR_PA_Pos (0U) +#define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */ + +/****************** Bit definition for DMA_CMAR register ********************/ +#define DMA_CMAR_MA_Pos (0U) +#define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */ + +/******************************************************************************/ +/* */ +/* DMAMUX Controller */ +/* */ +/******************************************************************************/ +/******************** Bits definition for DMAMUX_CxCR register **************/ +#define DMAMUX_CxCR_DMAREQ_ID_Pos (0U) +#define DMAMUX_CxCR_DMAREQ_ID_Msk (0xFFUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x000000FF */ +#define DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk /*!< DMA Request ID */ +#define DMAMUX_CxCR_DMAREQ_ID_0 (0x01U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_CxCR_DMAREQ_ID_1 (0x02U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_CxCR_DMAREQ_ID_2 (0x04U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_CxCR_DMAREQ_ID_3 (0x08U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_CxCR_DMAREQ_ID_4 (0x10U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_CxCR_DMAREQ_ID_5 (0x20U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */ +#define DMAMUX_CxCR_DMAREQ_ID_6 (0x40U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */ +#define DMAMUX_CxCR_DMAREQ_ID_7 (0x80U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000080 */ +#define DMAMUX_CxCR_SOIE_Pos (8U) +#define DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk /*!< Synchro overrun interrupt enable */ +#define DMAMUX_CxCR_EGE_Pos (9U) +#define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */ +#define DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk /*!< Event generation interrupt enable */ +#define DMAMUX_CxCR_SE_Pos (16U) +#define DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos) /*!< 0x00010000 */ +#define DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk /*!< Synchronization enable */ +#define DMAMUX_CxCR_SPOL_Pos (17U) +#define DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk /*!< Synchronization polarity */ +#define DMAMUX_CxCR_SPOL_0 (0x1U << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_CxCR_SPOL_1 (0x2U << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_CxCR_NBREQ_Pos (19U) +#define DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk /*!< Number of request */ +#define DMAMUX_CxCR_NBREQ_0 (0x01U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_CxCR_NBREQ_1 (0x02U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_CxCR_NBREQ_2 (0x04U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_CxCR_NBREQ_3 (0x08U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_CxCR_NBREQ_4 (0x10U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */ +#define DMAMUX_CxCR_SYNC_ID_Pos (24U) +#define DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */ +#define DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk /*!< Synchronization ID */ +#define DMAMUX_CxCR_SYNC_ID_0 (0x01U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */ +#define DMAMUX_CxCR_SYNC_ID_1 (0x02U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */ +#define DMAMUX_CxCR_SYNC_ID_2 (0x04U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */ +#define DMAMUX_CxCR_SYNC_ID_3 (0x08U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */ +#define DMAMUX_CxCR_SYNC_ID_4 (0x10U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */ + +/******************* Bits definition for DMAMUX_CSR register **************/ +#define DMAMUX_CSR_SOF0_Pos (0U) +#define DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk /*!< Synchronization Overrun Flag 0 */ +#define DMAMUX_CSR_SOF1_Pos (1U) +#define DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk /*!< Synchronization Overrun Flag 1 */ +#define DMAMUX_CSR_SOF2_Pos (2U) +#define DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk /*!< Synchronization Overrun Flag 2 */ +#define DMAMUX_CSR_SOF3_Pos (3U) +#define DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk /*!< Synchronization Overrun Flag 3 */ +#define DMAMUX_CSR_SOF4_Pos (4U) +#define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk /*!< Synchronization Overrun Flag 4 */ +#define DMAMUX_CSR_SOF5_Pos (5U) +#define DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk /*!< Synchronization Overrun Flag 5 */ +#define DMAMUX_CSR_SOF6_Pos (6U) +#define DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk /*!< Synchronization Overrun Flag 6 */ +#define DMAMUX_CSR_SOF7_Pos (7U) +#define DMAMUX_CSR_SOF7_Msk (0x1UL << DMAMUX_CSR_SOF7_Pos) /*!< 0x00000080 */ +#define DMAMUX_CSR_SOF7 DMAMUX_CSR_SOF7_Msk /*!< Synchronization Overrun Flag 7 */ +#define DMAMUX_CSR_SOF8_Pos (8U) +#define DMAMUX_CSR_SOF8_Msk (0x1UL << DMAMUX_CSR_SOF8_Pos) /*!< 0x00000100 */ +#define DMAMUX_CSR_SOF8 DMAMUX_CSR_SOF8_Msk /*!< Synchronization Overrun Flag 8 */ +#define DMAMUX_CSR_SOF9_Pos (9U) +#define DMAMUX_CSR_SOF9_Msk (0x1UL << DMAMUX_CSR_SOF9_Pos) /*!< 0x00000200 */ +#define DMAMUX_CSR_SOF9 DMAMUX_CSR_SOF9_Msk /*!< Synchronization Overrun Flag 9 */ +#define DMAMUX_CSR_SOF10_Pos (10U) +#define DMAMUX_CSR_SOF10_Msk (0x1UL << DMAMUX_CSR_SOF10_Pos) /*!< 0x00000400 */ +#define DMAMUX_CSR_SOF10 DMAMUX_CSR_SOF10_Msk /*!< Synchronization Overrun Flag 10 */ +#define DMAMUX_CSR_SOF11_Pos (11U) +#define DMAMUX_CSR_SOF11_Msk (0x1UL << DMAMUX_CSR_SOF11_Pos) /*!< 0x00000800 */ +#define DMAMUX_CSR_SOF11 DMAMUX_CSR_SOF11_Msk /*!< Synchronization Overrun Flag 11 */ +#define DMAMUX_CSR_SOF12_Pos (12U) +#define DMAMUX_CSR_SOF12_Msk (0x1UL << DMAMUX_CSR_SOF12_Pos) /*!< 0x00001000 */ +#define DMAMUX_CSR_SOF12 DMAMUX_CSR_SOF12_Msk /*!< Synchronization Overrun Flag 12 */ +#define DMAMUX_CSR_SOF13_Pos (13U) +#define DMAMUX_CSR_SOF13_Msk (0x1UL << DMAMUX_CSR_SOF13_Pos) /*!< 0x00002000 */ +#define DMAMUX_CSR_SOF13 DMAMUX_CSR_SOF13_Msk /*!< Synchronization Overrun Flag 13 */ + +/******************** Bits definition for DMAMUX_CFR register **************/ +#define DMAMUX_CFR_CSOF0_Pos (0U) +#define DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk /*!< Clear Overrun Flag 0 */ +#define DMAMUX_CFR_CSOF1_Pos (1U) +#define DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk /*!< Clear Overrun Flag 1 */ +#define DMAMUX_CFR_CSOF2_Pos (2U) +#define DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk /*!< Clear Overrun Flag 2 */ +#define DMAMUX_CFR_CSOF3_Pos (3U) +#define DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk /*!< Clear Overrun Flag 3 */ +#define DMAMUX_CFR_CSOF4_Pos (4U) +#define DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk /*!< Clear Overrun Flag 4 */ +#define DMAMUX_CFR_CSOF5_Pos (5U) +#define DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk /*!< Clear Overrun Flag 5 */ +#define DMAMUX_CFR_CSOF6_Pos (6U) +#define DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk /*!< Clear Overrun Flag 6 */ +#define DMAMUX_CFR_CSOF7_Pos (7U) +#define DMAMUX_CFR_CSOF7_Msk (0x1UL << DMAMUX_CFR_CSOF7_Pos) /*!< 0x00000080 */ +#define DMAMUX_CFR_CSOF7 DMAMUX_CFR_CSOF7_Msk /*!< Clear Overrun Flag 7 */ +#define DMAMUX_CFR_CSOF8_Pos (8U) +#define DMAMUX_CFR_CSOF8_Msk (0x1UL << DMAMUX_CFR_CSOF8_Pos) /*!< 0x00000100 */ +#define DMAMUX_CFR_CSOF8 DMAMUX_CFR_CSOF8_Msk /*!< Clear Overrun Flag 8 */ +#define DMAMUX_CFR_CSOF9_Pos (9U) +#define DMAMUX_CFR_CSOF9_Msk (0x1UL << DMAMUX_CFR_CSOF9_Pos) /*!< 0x00000200 */ +#define DMAMUX_CFR_CSOF9 DMAMUX_CFR_CSOF9_Msk /*!< Clear Overrun Flag 9 */ +#define DMAMUX_CFR_CSOF10_Pos (10U) +#define DMAMUX_CFR_CSOF10_Msk (0x1UL << DMAMUX_CFR_CSOF10_Pos) /*!< 0x00000400 */ +#define DMAMUX_CFR_CSOF10 DMAMUX_CFR_CSOF10_Msk /*!< Clear Overrun Flag 10 */ +#define DMAMUX_CFR_CSOF11_Pos (11U) +#define DMAMUX_CFR_CSOF11_Msk (0x1UL << DMAMUX_CFR_CSOF11_Pos) /*!< 0x00000800 */ +#define DMAMUX_CFR_CSOF11 DMAMUX_CFR_CSOF11_Msk /*!< Clear Overrun Flag 11 */ +#define DMAMUX_CFR_CSOF12_Pos (12U) +#define DMAMUX_CFR_CSOF12_Msk (0x1UL << DMAMUX_CFR_CSOF12_Pos) /*!< 0x00001000 */ +#define DMAMUX_CFR_CSOF12 DMAMUX_CFR_CSOF12_Msk /*!< Clear Overrun Flag 12 */ +#define DMAMUX_CFR_CSOF13_Pos (13U) +#define DMAMUX_CFR_CSOF13_Msk (0x1UL << DMAMUX_CFR_CSOF13_Pos) /*!< 0x00002000 */ +#define DMAMUX_CFR_CSOF13 DMAMUX_CFR_CSOF13_Msk /*!< Clear Overrun Flag 13 */ + +/******************** Bits definition for DMAMUX_RGxCR register ************/ +#define DMAMUX_RGxCR_SIG_ID_Pos (0U) +#define DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */ +#define DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk /*!< Signal ID */ +#define DMAMUX_RGxCR_SIG_ID_0 (0x01U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGxCR_SIG_ID_1 (0x02U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGxCR_SIG_ID_2 (0x04U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGxCR_SIG_ID_3 (0x08U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGxCR_SIG_ID_4 (0x10U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_RGxCR_OIE_Pos (8U) +#define DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk /*!< Overrun interrupt enable */ +#define DMAMUX_RGxCR_GE_Pos (16U) +#define DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos) /*!< 0x00010000 */ +#define DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk /*!< Generation enable */ +#define DMAMUX_RGxCR_GPOL_Pos (17U) +#define DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk /*!< Generation polarity */ +#define DMAMUX_RGxCR_GPOL_0 (0x1U << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_RGxCR_GPOL_1 (0x2U << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_RGxCR_GNBREQ_Pos (19U) +#define DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk /*!< Number of request */ +#define DMAMUX_RGxCR_GNBREQ_0 (0x01U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_RGxCR_GNBREQ_1 (0x02U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_RGxCR_GNBREQ_2 (0x04U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_RGxCR_GNBREQ_3 (0x08U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_RGxCR_GNBREQ_4 (0x10U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */ + +/******************** Bits definition for DMAMUX_RGSR register **************/ +#define DMAMUX_RGSR_OF0_Pos (0U) +#define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk /*!< Overrun flag 0 */ +#define DMAMUX_RGSR_OF1_Pos (1U) +#define DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk /*!< Overrun flag 1 */ +#define DMAMUX_RGSR_OF2_Pos (2U) +#define DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk /*!< Overrun flag 2 */ +#define DMAMUX_RGSR_OF3_Pos (3U) +#define DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk /*!< Overrun flag 3 */ + +/******************** Bits definition for DMAMUX_RGCFR register **************/ +#define DMAMUX_RGCFR_COF0_Pos (0U) +#define DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk /*!< Clear Overrun flag 0 */ +#define DMAMUX_RGCFR_COF1_Pos (1U) +#define DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk /*!< Clear Overrun flag 1 */ +#define DMAMUX_RGCFR_COF2_Pos (2U) +#define DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk /*!< Clear Overrun flag 2 */ +#define DMAMUX_RGCFR_COF3_Pos (3U) +#define DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk /*!< Clear Overrun flag 3 */ + +/******************************************************************************/ +/* */ +/* External Interrupt/Event Controller */ +/* */ +/******************************************************************************/ + +/****************** Bit definition for EXTI_RTSR1 register ******************/ +#define EXTI_RTSR1_RT_Pos (0U) +#define EXTI_RTSR1_RT_Msk (0x803FFFFFUL << EXTI_RTSR1_RT_Pos) /*!< 0x803FFFFF */ +#define EXTI_RTSR1_RT EXTI_RTSR1_RT_Msk /*!< Rising trigger event configuration bit */ +#define EXTI_RTSR1_RT0_Pos (0U) +#define EXTI_RTSR1_RT0_Msk (0x1UL << EXTI_RTSR1_RT0_Pos) /*!< 0x00000001 */ +#define EXTI_RTSR1_RT0 EXTI_RTSR1_RT0_Msk /*!< Rising trigger event configuration bit of line 0 */ +#define EXTI_RTSR1_RT1_Pos (1U) +#define EXTI_RTSR1_RT1_Msk (0x1UL << EXTI_RTSR1_RT1_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR1_RT1 EXTI_RTSR1_RT1_Msk /*!< Rising trigger event configuration bit of line 1 */ +#define EXTI_RTSR1_RT2_Pos (2U) +#define EXTI_RTSR1_RT2_Msk (0x1UL << EXTI_RTSR1_RT2_Pos) /*!< 0x00000004 */ +#define EXTI_RTSR1_RT2 EXTI_RTSR1_RT2_Msk /*!< Rising trigger event configuration bit of line 2 */ +#define EXTI_RTSR1_RT3_Pos (3U) +#define EXTI_RTSR1_RT3_Msk (0x1UL << EXTI_RTSR1_RT3_Pos) /*!< 0x00000008 */ +#define EXTI_RTSR1_RT3 EXTI_RTSR1_RT3_Msk /*!< Rising trigger event configuration bit of line 3 */ +#define EXTI_RTSR1_RT4_Pos (4U) +#define EXTI_RTSR1_RT4_Msk (0x1UL << EXTI_RTSR1_RT4_Pos) /*!< 0x00000010 */ +#define EXTI_RTSR1_RT4 EXTI_RTSR1_RT4_Msk /*!< Rising trigger event configuration bit of line 4 */ +#define EXTI_RTSR1_RT5_Pos (5U) +#define EXTI_RTSR1_RT5_Msk (0x1UL << EXTI_RTSR1_RT5_Pos) /*!< 0x00000020 */ +#define EXTI_RTSR1_RT5 EXTI_RTSR1_RT5_Msk /*!< Rising trigger event configuration bit of line 5 */ +#define EXTI_RTSR1_RT6_Pos (6U) +#define EXTI_RTSR1_RT6_Msk (0x1UL << EXTI_RTSR1_RT6_Pos) /*!< 0x00000040 */ +#define EXTI_RTSR1_RT6 EXTI_RTSR1_RT6_Msk /*!< Rising trigger event configuration bit of line 6 */ +#define EXTI_RTSR1_RT7_Pos (7U) +#define EXTI_RTSR1_RT7_Msk (0x1UL << EXTI_RTSR1_RT7_Pos) /*!< 0x00000080 */ +#define EXTI_RTSR1_RT7 EXTI_RTSR1_RT7_Msk /*!< Rising trigger event configuration bit of line 7 */ +#define EXTI_RTSR1_RT8_Pos (8U) +#define EXTI_RTSR1_RT8_Msk (0x1UL << EXTI_RTSR1_RT8_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR1_RT8 EXTI_RTSR1_RT8_Msk /*!< Rising trigger event configuration bit of line 8 */ +#define EXTI_RTSR1_RT9_Pos (9U) +#define EXTI_RTSR1_RT9_Msk (0x1UL << EXTI_RTSR1_RT9_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR1_RT9 EXTI_RTSR1_RT9_Msk /*!< Rising trigger event configuration bit of line 9 */ +#define EXTI_RTSR1_RT10_Pos (10U) +#define EXTI_RTSR1_RT10_Msk (0x1UL << EXTI_RTSR1_RT10_Pos) /*!< 0x00000400 */ +#define EXTI_RTSR1_RT10 EXTI_RTSR1_RT10_Msk /*!< Rising trigger event configuration bit of line 10 */ +#define EXTI_RTSR1_RT11_Pos (11U) +#define EXTI_RTSR1_RT11_Msk (0x1UL << EXTI_RTSR1_RT11_Pos) /*!< 0x00000800 */ +#define EXTI_RTSR1_RT11 EXTI_RTSR1_RT11_Msk /*!< Rising trigger event configuration bit of line 11 */ +#define EXTI_RTSR1_RT12_Pos (12U) +#define EXTI_RTSR1_RT12_Msk (0x1UL << EXTI_RTSR1_RT12_Pos) /*!< 0x00001000 */ +#define EXTI_RTSR1_RT12 EXTI_RTSR1_RT12_Msk /*!< Rising trigger event configuration bit of line 12 */ +#define EXTI_RTSR1_RT13_Pos (13U) +#define EXTI_RTSR1_RT13_Msk (0x1UL << EXTI_RTSR1_RT13_Pos) /*!< 0x00002000 */ +#define EXTI_RTSR1_RT13 EXTI_RTSR1_RT13_Msk /*!< Rising trigger event configuration bit of line 13 */ +#define EXTI_RTSR1_RT14_Pos (14U) +#define EXTI_RTSR1_RT14_Msk (0x1UL << EXTI_RTSR1_RT14_Pos) /*!< 0x00004000 */ +#define EXTI_RTSR1_RT14 EXTI_RTSR1_RT14_Msk /*!< Rising trigger event configuration bit of line 14 */ +#define EXTI_RTSR1_RT15_Pos (15U) +#define EXTI_RTSR1_RT15_Msk (0x1UL << EXTI_RTSR1_RT15_Pos) /*!< 0x00008000 */ +#define EXTI_RTSR1_RT15 EXTI_RTSR1_RT15_Msk /*!< Rising trigger event configuration bit of line 15 */ +#define EXTI_RTSR1_RT16_Pos (16U) +#define EXTI_RTSR1_RT16_Msk (0x1UL << EXTI_RTSR1_RT16_Pos) /*!< 0x00010000 */ +#define EXTI_RTSR1_RT16 EXTI_RTSR1_RT16_Msk /*!< Rising trigger event configuration bit of line 16 */ +#define EXTI_RTSR1_RT17_Pos (17U) +#define EXTI_RTSR1_RT17_Msk (0x1UL << EXTI_RTSR1_RT17_Pos) /*!< 0x00020000 */ +#define EXTI_RTSR1_RT17 EXTI_RTSR1_RT17_Msk /*!< Rising trigger event configuration bit of line 17 */ +#define EXTI_RTSR1_RT18_Pos (18U) +#define EXTI_RTSR1_RT18_Msk (0x1UL << EXTI_RTSR1_RT18_Pos) /*!< 0x00040000 */ +#define EXTI_RTSR1_RT18 EXTI_RTSR1_RT18_Msk /*!< Rising trigger event configuration bit of line 18 */ +#define EXTI_RTSR1_RT19_Pos (19U) +#define EXTI_RTSR1_RT19_Msk (0x1UL << EXTI_RTSR1_RT19_Pos) /*!< 0x00080000 */ +#define EXTI_RTSR1_RT19 EXTI_RTSR1_RT19_Msk /*!< Rising trigger event configuration bit of line 19 */ +#define EXTI_RTSR1_RT20_Pos (20U) +#define EXTI_RTSR1_RT20_Msk (0x1UL << EXTI_RTSR1_RT20_Pos) /*!< 0x00100000 */ +#define EXTI_RTSR1_RT20 EXTI_RTSR1_RT20_Msk /*!< Rising trigger event configuration bit of line 20 */ +#define EXTI_RTSR1_RT21_Pos (21U) +#define EXTI_RTSR1_RT21_Msk (0x1UL << EXTI_RTSR1_RT21_Pos) /*!< 0x00200000 */ +#define EXTI_RTSR1_RT21 EXTI_RTSR1_RT21_Msk /*!< Rising trigger event configuration bit of line 21 */ +#define EXTI_RTSR1_RT31_Pos (31U) +#define EXTI_RTSR1_RT31_Msk (0x1UL << EXTI_RTSR1_RT31_Pos) /*!< 0x80000000 */ +#define EXTI_RTSR1_RT31 EXTI_RTSR1_RT31_Msk /*!< Rising trigger event configuration bit of line 31 */ + +/****************** Bit definition for EXTI_FTSR1 register ******************/ +#define EXTI_FTSR1_FT_Pos (0U) +#define EXTI_FTSR1_FT_Msk (0x803FFFFFUL << EXTI_FTSR1_FT_Pos) /*!< 0x803FFFFF */ +#define EXTI_FTSR1_FT EXTI_FTSR1_FT_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_FTSR1_FT0_Pos (0U) +#define EXTI_FTSR1_FT0_Msk (0x1UL << EXTI_FTSR1_FT0_Pos) /*!< 0x00000001 */ +#define EXTI_FTSR1_FT0 EXTI_FTSR1_FT0_Msk /*!< Falling trigger event configuration bit of line 0 */ +#define EXTI_FTSR1_FT1_Pos (1U) +#define EXTI_FTSR1_FT1_Msk (0x1UL << EXTI_FTSR1_FT1_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR1_FT1 EXTI_FTSR1_FT1_Msk /*!< Falling trigger event configuration bit of line 1 */ +#define EXTI_FTSR1_FT2_Pos (2U) +#define EXTI_FTSR1_FT2_Msk (0x1UL << EXTI_FTSR1_FT2_Pos) /*!< 0x00000004 */ +#define EXTI_FTSR1_FT2 EXTI_FTSR1_FT2_Msk /*!< Falling trigger event configuration bit of line 2 */ +#define EXTI_FTSR1_FT3_Pos (3U) +#define EXTI_FTSR1_FT3_Msk (0x1UL << EXTI_FTSR1_FT3_Pos) /*!< 0x00000008 */ +#define EXTI_FTSR1_FT3 EXTI_FTSR1_FT3_Msk /*!< Falling trigger event configuration bit of line 3 */ +#define EXTI_FTSR1_FT4_Pos (4U) +#define EXTI_FTSR1_FT4_Msk (0x1UL << EXTI_FTSR1_FT4_Pos) /*!< 0x00000010 */ +#define EXTI_FTSR1_FT4 EXTI_FTSR1_FT4_Msk /*!< Falling trigger event configuration bit of line 4 */ +#define EXTI_FTSR1_FT5_Pos (5U) +#define EXTI_FTSR1_FT5_Msk (0x1UL << EXTI_FTSR1_FT5_Pos) /*!< 0x00000020 */ +#define EXTI_FTSR1_FT5 EXTI_FTSR1_FT5_Msk /*!< Falling trigger event configuration bit of line 5 */ +#define EXTI_FTSR1_FT6_Pos (6U) +#define EXTI_FTSR1_FT6_Msk (0x1UL << EXTI_FTSR1_FT6_Pos) /*!< 0x00000040 */ +#define EXTI_FTSR1_FT6 EXTI_FTSR1_FT6_Msk /*!< Falling trigger event configuration bit of line 6 */ +#define EXTI_FTSR1_FT7_Pos (7U) +#define EXTI_FTSR1_FT7_Msk (0x1UL << EXTI_FTSR1_FT7_Pos) /*!< 0x00000080 */ +#define EXTI_FTSR1_FT7 EXTI_FTSR1_FT7_Msk /*!< Falling trigger event configuration bit of line 7 */ +#define EXTI_FTSR1_FT8_Pos (8U) +#define EXTI_FTSR1_FT8_Msk (0x1UL << EXTI_FTSR1_FT8_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR1_FT8 EXTI_FTSR1_FT8_Msk /*!< Falling trigger event configuration bit of line 8 */ +#define EXTI_FTSR1_FT9_Pos (9U) +#define EXTI_FTSR1_FT9_Msk (0x1UL << EXTI_FTSR1_FT9_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR1_FT9 EXTI_FTSR1_FT9_Msk /*!< Falling trigger event configuration bit of line 9 */ +#define EXTI_FTSR1_FT10_Pos (10U) +#define EXTI_FTSR1_FT10_Msk (0x1UL << EXTI_FTSR1_FT10_Pos) /*!< 0x00000400 */ +#define EXTI_FTSR1_FT10 EXTI_FTSR1_FT10_Msk /*!< Falling trigger event configuration bit of line 10 */ +#define EXTI_FTSR1_FT11_Pos (11U) +#define EXTI_FTSR1_FT11_Msk (0x1UL << EXTI_FTSR1_FT11_Pos) /*!< 0x00000800 */ +#define EXTI_FTSR1_FT11 EXTI_FTSR1_FT11_Msk /*!< Falling trigger event configuration bit of line 11 */ +#define EXTI_FTSR1_FT12_Pos (12U) +#define EXTI_FTSR1_FT12_Msk (0x1UL << EXTI_FTSR1_FT12_Pos) /*!< 0x00001000 */ +#define EXTI_FTSR1_FT12 EXTI_FTSR1_FT12_Msk /*!< Falling trigger event configuration bit of line 12 */ +#define EXTI_FTSR1_FT13_Pos (13U) +#define EXTI_FTSR1_FT13_Msk (0x1UL << EXTI_FTSR1_FT13_Pos) /*!< 0x00002000 */ +#define EXTI_FTSR1_FT13 EXTI_FTSR1_FT13_Msk /*!< Falling trigger event configuration bit of line 13 */ +#define EXTI_FTSR1_FT14_Pos (14U) +#define EXTI_FTSR1_FT14_Msk (0x1UL << EXTI_FTSR1_FT14_Pos) /*!< 0x00004000 */ +#define EXTI_FTSR1_FT14 EXTI_FTSR1_FT14_Msk /*!< Falling trigger event configuration bit of line 14 */ +#define EXTI_FTSR1_FT15_Pos (15U) +#define EXTI_FTSR1_FT15_Msk (0x1UL << EXTI_FTSR1_FT15_Pos) /*!< 0x00008000 */ +#define EXTI_FTSR1_FT15 EXTI_FTSR1_FT15_Msk /*!< Falling trigger event configuration bit of line 15 */ +#define EXTI_FTSR1_FT16_Pos (16U) +#define EXTI_FTSR1_FT16_Msk (0x1UL << EXTI_FTSR1_FT16_Pos) /*!< 0x00010000 */ +#define EXTI_FTSR1_FT16 EXTI_FTSR1_FT16_Msk /*!< Falling trigger event configuration bit of line 16 */ +#define EXTI_FTSR1_FT17_Pos (17U) +#define EXTI_FTSR1_FT17_Msk (0x1UL << EXTI_FTSR1_FT17_Pos) /*!< 0x00020000 */ +#define EXTI_FTSR1_FT17 EXTI_FTSR1_FT17_Msk /*!< Falling trigger event configuration bit of line 17 */ +#define EXTI_FTSR1_FT18_Pos (18U) +#define EXTI_FTSR1_FT18_Msk (0x1UL << EXTI_FTSR1_FT18_Pos) /*!< 0x00040000 */ +#define EXTI_FTSR1_FT18 EXTI_FTSR1_FT18_Msk /*!< Falling trigger event configuration bit of line 18 */ +#define EXTI_FTSR1_FT19_Pos (19U) +#define EXTI_FTSR1_FT19_Msk (0x1UL << EXTI_FTSR1_FT19_Pos) /*!< 0x00080000 */ +#define EXTI_FTSR1_FT19 EXTI_FTSR1_FT19_Msk /*!< Falling trigger event configuration bit of line 19 */ +#define EXTI_FTSR1_FT20_Pos (20U) +#define EXTI_FTSR1_FT20_Msk (0x1UL << EXTI_FTSR1_FT20_Pos) /*!< 0x00100000 */ +#define EXTI_FTSR1_FT20 EXTI_FTSR1_FT20_Msk /*!< Falling trigger event configuration bit of line 20 */ +#define EXTI_FTSR1_FT21_Pos (21U) +#define EXTI_FTSR1_FT21_Msk (0x1UL << EXTI_FTSR1_FT21_Pos) /*!< 0x00200000 */ +#define EXTI_FTSR1_FT21 EXTI_FTSR1_FT21_Msk /*!< Falling trigger event configuration bit of line 21 */ +#define EXTI_FTSR1_FT31_Pos (31U) +#define EXTI_FTSR1_FT31_Msk (0x1UL << EXTI_FTSR1_FT31_Pos) /*!< 0x80000000 */ +#define EXTI_FTSR1_FT31 EXTI_FTSR1_FT31_Msk /*!< Falling trigger event configuration bit of line 31 */ + +/****************** Bit definition for EXTI_SWIER1 register *****************/ +#define EXTI_SWIER1_SWI_Pos (0U) +#define EXTI_SWIER1_SWI_Msk (0x803FFFFFUL << EXTI_SWIER1_SWI_Pos) /*!< 0x803FFFFF */ +#define EXTI_SWIER1_SWI EXTI_SWIER1_SWI_Msk /*!< Software interrupt */ +#define EXTI_SWIER1_SWI0_Pos (0U) +#define EXTI_SWIER1_SWI0_Msk (0x1UL << EXTI_SWIER1_SWI0_Pos) /*!< 0x00000001 */ +#define EXTI_SWIER1_SWI0 EXTI_SWIER1_SWI0_Msk /*!< Software Interrupt on line 0 */ +#define EXTI_SWIER1_SWI1_Pos (1U) +#define EXTI_SWIER1_SWI1_Msk (0x1UL << EXTI_SWIER1_SWI1_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER1_SWI1 EXTI_SWIER1_SWI1_Msk /*!< Software Interrupt on line 1 */ +#define EXTI_SWIER1_SWI2_Pos (2U) +#define EXTI_SWIER1_SWI2_Msk (0x1UL << EXTI_SWIER1_SWI2_Pos) /*!< 0x00000004 */ +#define EXTI_SWIER1_SWI2 EXTI_SWIER1_SWI2_Msk /*!< Software Interrupt on line 2 */ +#define EXTI_SWIER1_SWI3_Pos (3U) +#define EXTI_SWIER1_SWI3_Msk (0x1UL << EXTI_SWIER1_SWI3_Pos) /*!< 0x00000008 */ +#define EXTI_SWIER1_SWI3 EXTI_SWIER1_SWI3_Msk /*!< Software Interrupt on line 3 */ +#define EXTI_SWIER1_SWI4_Pos (4U) +#define EXTI_SWIER1_SWI4_Msk (0x1UL << EXTI_SWIER1_SWI4_Pos) /*!< 0x00000010 */ +#define EXTI_SWIER1_SWI4 EXTI_SWIER1_SWI4_Msk /*!< Software Interrupt on line 4 */ +#define EXTI_SWIER1_SWI5_Pos (5U) +#define EXTI_SWIER1_SWI5_Msk (0x1UL << EXTI_SWIER1_SWI5_Pos) /*!< 0x00000020 */ +#define EXTI_SWIER1_SWI5 EXTI_SWIER1_SWI5_Msk /*!< Software Interrupt on line 5 */ +#define EXTI_SWIER1_SWI6_Pos (6U) +#define EXTI_SWIER1_SWI6_Msk (0x1UL << EXTI_SWIER1_SWI6_Pos) /*!< 0x00000040 */ +#define EXTI_SWIER1_SWI6 EXTI_SWIER1_SWI6_Msk /*!< Software Interrupt on line 6 */ +#define EXTI_SWIER1_SWI7_Pos (7U) +#define EXTI_SWIER1_SWI7_Msk (0x1UL << EXTI_SWIER1_SWI7_Pos) /*!< 0x00000080 */ +#define EXTI_SWIER1_SWI7 EXTI_SWIER1_SWI7_Msk /*!< Software Interrupt on line 7 */ +#define EXTI_SWIER1_SWI8_Pos (8U) +#define EXTI_SWIER1_SWI8_Msk (0x1UL << EXTI_SWIER1_SWI8_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER1_SWI8 EXTI_SWIER1_SWI8_Msk /*!< Software Interrupt on line 8 */ +#define EXTI_SWIER1_SWI9_Pos (9U) +#define EXTI_SWIER1_SWI9_Msk (0x1UL << EXTI_SWIER1_SWI9_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER1_SWI9 EXTI_SWIER1_SWI9_Msk /*!< Software Interrupt on line 9 */ +#define EXTI_SWIER1_SWI10_Pos (10U) +#define EXTI_SWIER1_SWI10_Msk (0x1UL << EXTI_SWIER1_SWI10_Pos) /*!< 0x00000400 */ +#define EXTI_SWIER1_SWI10 EXTI_SWIER1_SWI10_Msk /*!< Software Interrupt on line 10 */ +#define EXTI_SWIER1_SWI11_Pos (11U) +#define EXTI_SWIER1_SWI11_Msk (0x1UL << EXTI_SWIER1_SWI11_Pos) /*!< 0x00000800 */ +#define EXTI_SWIER1_SWI11 EXTI_SWIER1_SWI11_Msk /*!< Software Interrupt on line 11 */ +#define EXTI_SWIER1_SWI12_Pos (12U) +#define EXTI_SWIER1_SWI12_Msk (0x1UL << EXTI_SWIER1_SWI12_Pos) /*!< 0x00001000 */ +#define EXTI_SWIER1_SWI12 EXTI_SWIER1_SWI12_Msk /*!< Software Interrupt on line 12 */ +#define EXTI_SWIER1_SWI13_Pos (13U) +#define EXTI_SWIER1_SWI13_Msk (0x1UL << EXTI_SWIER1_SWI13_Pos) /*!< 0x00002000 */ +#define EXTI_SWIER1_SWI13 EXTI_SWIER1_SWI13_Msk /*!< Software Interrupt on line 13 */ +#define EXTI_SWIER1_SWI14_Pos (14U) +#define EXTI_SWIER1_SWI14_Msk (0x1UL << EXTI_SWIER1_SWI14_Pos) /*!< 0x00004000 */ +#define EXTI_SWIER1_SWI14 EXTI_SWIER1_SWI14_Msk /*!< Software Interrupt on line 14 */ +#define EXTI_SWIER1_SWI15_Pos (15U) +#define EXTI_SWIER1_SWI15_Msk (0x1UL << EXTI_SWIER1_SWI15_Pos) /*!< 0x00008000 */ +#define EXTI_SWIER1_SWI15 EXTI_SWIER1_SWI15_Msk /*!< Software Interrupt on line 15 */ +#define EXTI_SWIER1_SWI16_Pos (16U) +#define EXTI_SWIER1_SWI16_Msk (0x1UL << EXTI_SWIER1_SWI16_Pos) /*!< 0x00010000 */ +#define EXTI_SWIER1_SWI16 EXTI_SWIER1_SWI16_Msk /*!< Software Interrupt on line 16 */ +#define EXTI_SWIER1_SWI17_Pos (17U) +#define EXTI_SWIER1_SWI17_Msk (0x1UL << EXTI_SWIER1_SWI17_Pos) /*!< 0x00020000 */ +#define EXTI_SWIER1_SWI17 EXTI_SWIER1_SWI17_Msk /*!< Software Interrupt on line 17 */ +#define EXTI_SWIER1_SWI18_Pos (18U) +#define EXTI_SWIER1_SWI18_Msk (0x1UL << EXTI_SWIER1_SWI18_Pos) /*!< 0x00040000 */ +#define EXTI_SWIER1_SWI18 EXTI_SWIER1_SWI18_Msk /*!< Software Interrupt on line 18 */ +#define EXTI_SWIER1_SWI19_Pos (19U) +#define EXTI_SWIER1_SWI19_Msk (0x1UL << EXTI_SWIER1_SWI19_Pos) /*!< 0x00080000 */ +#define EXTI_SWIER1_SWI19 EXTI_SWIER1_SWI19_Msk /*!< Software Interrupt on line 19 */ +#define EXTI_SWIER1_SWI20_Pos (20U) +#define EXTI_SWIER1_SWI20_Msk (0x1UL << EXTI_SWIER1_SWI20_Pos) /*!< 0x00100000 */ +#define EXTI_SWIER1_SWI20 EXTI_SWIER1_SWI20_Msk /*!< Software Interrupt on line 20 */ +#define EXTI_SWIER1_SWI21_Pos (21U) +#define EXTI_SWIER1_SWI21_Msk (0x1UL << EXTI_SWIER1_SWI21_Pos) /*!< 0x00200000 */ +#define EXTI_SWIER1_SWI21 EXTI_SWIER1_SWI21_Msk /*!< Software Interrupt on line 21 */ +#define EXTI_SWIER1_SWI31_Pos (31U) +#define EXTI_SWIER1_SWI31_Msk (0x1UL << EXTI_SWIER1_SWI31_Pos) /*!< 0x80000000 */ +#define EXTI_SWIER1_SWI31 EXTI_SWIER1_SWI31_Msk /*!< Software Interrupt on line 31 */ + +/******************* Bit definition for EXTI_PR1 register *******************/ +#define EXTI_PR1_PIF_Pos (0U) +#define EXTI_PR1_PIF_Msk (0x803FFFFFUL << EXTI_PR1_PIF_Pos) /*!< 0x803FFFFF */ +#define EXTI_PR1_PIF EXTI_PR1_PIF_Msk /*!< Pending bit */ +#define EXTI_PR1_PIF0_Pos (0U) +#define EXTI_PR1_PIF0_Msk (0x1UL << EXTI_PR1_PIF0_Pos) /*!< 0x00000001 */ +#define EXTI_PR1_PIF0 EXTI_PR1_PIF0_Msk /*!< Pending bit for line 0 */ +#define EXTI_PR1_PIF1_Pos (1U) +#define EXTI_PR1_PIF1_Msk (0x1UL << EXTI_PR1_PIF1_Pos) /*!< 0x00000002 */ +#define EXTI_PR1_PIF1 EXTI_PR1_PIF1_Msk /*!< Pending bit for line 1 */ +#define EXTI_PR1_PIF2_Pos (2U) +#define EXTI_PR1_PIF2_Msk (0x1UL << EXTI_PR1_PIF2_Pos) /*!< 0x00000004 */ +#define EXTI_PR1_PIF2 EXTI_PR1_PIF2_Msk /*!< Pending bit for line 2 */ +#define EXTI_PR1_PIF3_Pos (3U) +#define EXTI_PR1_PIF3_Msk (0x1UL << EXTI_PR1_PIF3_Pos) /*!< 0x00000008 */ +#define EXTI_PR1_PIF3 EXTI_PR1_PIF3_Msk /*!< Pending bit for line 3 */ +#define EXTI_PR1_PIF4_Pos (4U) +#define EXTI_PR1_PIF4_Msk (0x1UL << EXTI_PR1_PIF4_Pos) /*!< 0x00000010 */ +#define EXTI_PR1_PIF4 EXTI_PR1_PIF4_Msk /*!< Pending bit for line 4 */ +#define EXTI_PR1_PIF5_Pos (5U) +#define EXTI_PR1_PIF5_Msk (0x1UL << EXTI_PR1_PIF5_Pos) /*!< 0x00000020 */ +#define EXTI_PR1_PIF5 EXTI_PR1_PIF5_Msk /*!< Pending bit for line 5 */ +#define EXTI_PR1_PIF6_Pos (6U) +#define EXTI_PR1_PIF6_Msk (0x1UL << EXTI_PR1_PIF6_Pos) /*!< 0x00000040 */ +#define EXTI_PR1_PIF6 EXTI_PR1_PIF6_Msk /*!< Pending bit for line 6 */ +#define EXTI_PR1_PIF7_Pos (7U) +#define EXTI_PR1_PIF7_Msk (0x1UL << EXTI_PR1_PIF7_Pos) /*!< 0x00000080 */ +#define EXTI_PR1_PIF7 EXTI_PR1_PIF7_Msk /*!< Pending bit for line 7 */ +#define EXTI_PR1_PIF8_Pos (8U) +#define EXTI_PR1_PIF8_Msk (0x1UL << EXTI_PR1_PIF8_Pos) /*!< 0x00000100 */ +#define EXTI_PR1_PIF8 EXTI_PR1_PIF8_Msk /*!< Pending bit for line 8 */ +#define EXTI_PR1_PIF9_Pos (9U) +#define EXTI_PR1_PIF9_Msk (0x1UL << EXTI_PR1_PIF9_Pos) /*!< 0x00000200 */ +#define EXTI_PR1_PIF9 EXTI_PR1_PIF9_Msk /*!< Pending bit for line 9 */ +#define EXTI_PR1_PIF10_Pos (10U) +#define EXTI_PR1_PIF10_Msk (0x1UL << EXTI_PR1_PIF10_Pos) /*!< 0x00000400 */ +#define EXTI_PR1_PIF10 EXTI_PR1_PIF10_Msk /*!< Pending bit for line 10 */ +#define EXTI_PR1_PIF11_Pos (11U) +#define EXTI_PR1_PIF11_Msk (0x1UL << EXTI_PR1_PIF11_Pos) /*!< 0x00000800 */ +#define EXTI_PR1_PIF11 EXTI_PR1_PIF11_Msk /*!< Pending bit for line 11 */ +#define EXTI_PR1_PIF12_Pos (12U) +#define EXTI_PR1_PIF12_Msk (0x1UL << EXTI_PR1_PIF12_Pos) /*!< 0x00001000 */ +#define EXTI_PR1_PIF12 EXTI_PR1_PIF12_Msk /*!< Pending bit for line 12 */ +#define EXTI_PR1_PIF13_Pos (13U) +#define EXTI_PR1_PIF13_Msk (0x1UL << EXTI_PR1_PIF13_Pos) /*!< 0x00002000 */ +#define EXTI_PR1_PIF13 EXTI_PR1_PIF13_Msk /*!< Pending bit for line 13 */ +#define EXTI_PR1_PIF14_Pos (14U) +#define EXTI_PR1_PIF14_Msk (0x1UL << EXTI_PR1_PIF14_Pos) /*!< 0x00004000 */ +#define EXTI_PR1_PIF14 EXTI_PR1_PIF14_Msk /*!< Pending bit for line 14 */ +#define EXTI_PR1_PIF15_Pos (15U) +#define EXTI_PR1_PIF15_Msk (0x1UL << EXTI_PR1_PIF15_Pos) /*!< 0x00008000 */ +#define EXTI_PR1_PIF15 EXTI_PR1_PIF15_Msk /*!< Pending bit for line 15 */ +#define EXTI_PR1_PIF16_Pos (16U) +#define EXTI_PR1_PIF16_Msk (0x1UL << EXTI_PR1_PIF16_Pos) /*!< 0x00010000 */ +#define EXTI_PR1_PIF16 EXTI_PR1_PIF16_Msk /*!< Pending bit for line 16 */ +#define EXTI_PR1_PIF17_Pos (17U) +#define EXTI_PR1_PIF17_Msk (0x1UL << EXTI_PR1_PIF17_Pos) /*!< 0x00020000 */ +#define EXTI_PR1_PIF17 EXTI_PR1_PIF17_Msk /*!< Pending bit for line 17 */ +#define EXTI_PR1_PIF18_Pos (18U) +#define EXTI_PR1_PIF18_Msk (0x1UL << EXTI_PR1_PIF18_Pos) /*!< 0x00040000 */ +#define EXTI_PR1_PIF18 EXTI_PR1_PIF18_Msk /*!< Pending bit for line 18 */ +#define EXTI_PR1_PIF19_Pos (19U) +#define EXTI_PR1_PIF19_Msk (0x1UL << EXTI_PR1_PIF19_Pos) /*!< 0x00080000 */ +#define EXTI_PR1_PIF19 EXTI_PR1_PIF19_Msk /*!< Pending bit for line 19 */ +#define EXTI_PR1_PIF20_Pos (20U) +#define EXTI_PR1_PIF20_Msk (0x1UL << EXTI_PR1_PIF20_Pos) /*!< 0x00100000 */ +#define EXTI_PR1_PIF20 EXTI_PR1_PIF20_Msk /*!< Pending bit for line 20 */ +#define EXTI_PR1_PIF21_Pos (21U) +#define EXTI_PR1_PIF21_Msk (0x1UL << EXTI_PR1_PIF21_Pos) /*!< 0x00200000 */ +#define EXTI_PR1_PIF21 EXTI_PR1_PIF21_Msk /*!< Pending bit for line 21 */ +#define EXTI_PR1_PIF31_Pos (31U) +#define EXTI_PR1_PIF31_Msk (0x1UL << EXTI_PR1_PIF31_Pos) /*!< 0x80000000 */ +#define EXTI_PR1_PIF31 EXTI_PR1_PIF31_Msk /*!< Pending bit for line 31 */ + +/****************** Bit definition for EXTI_RTSR2 register ******************/ +#define EXTI_RTSR2_RT_Pos (0U) +#define EXTI_RTSR2_RT_Msk (0x302UL << EXTI_RTSR2_RT_Pos) /*!< 0x00000302 */ +#define EXTI_RTSR2_RT EXTI_RTSR2_RT_Msk /*!< Rising trigger event configuration bit */ +#define EXTI_RTSR2_RT33_Pos (1U) +#define EXTI_RTSR2_RT33_Msk (0x1UL << EXTI_RTSR2_RT33_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR2_RT33 EXTI_RTSR2_RT33_Msk /*!< Rising trigger event configuration bit of line 33 */ +#define EXTI_RTSR2_RT40_Pos (8U) +#define EXTI_RTSR2_RT40_Msk (0x1UL << EXTI_RTSR2_RT40_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR2_RT40 EXTI_RTSR2_RT40_Msk /*!< Rising trigger event configuration bit of line 40 */ +#define EXTI_RTSR2_RT41_Pos (9U) +#define EXTI_RTSR2_RT41_Msk (0x1UL << EXTI_RTSR2_RT41_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR2_RT41 EXTI_RTSR2_RT41_Msk /*!< Rising trigger event configuration bit of line 41 */ + +/****************** Bit definition for EXTI_FTSR2 register ******************/ +#define EXTI_FTSR2_FT_Pos (0U) +#define EXTI_FTSR2_FT_Msk (0x302UL << EXTI_FTSR2_FT_Pos) /*!< 0x00000302 */ +#define EXTI_FTSR2_FT EXTI_FTSR2_FT_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_FTSR2_FT33_Pos (1U) +#define EXTI_FTSR2_FT33_Msk (0x1UL << EXTI_FTSR2_FT33_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR2_FT33 EXTI_FTSR2_FT33_Msk /*!< Falling trigger event configuration bit of line 33 */ +#define EXTI_FTSR2_FT40_Pos (8U) +#define EXTI_FTSR2_FT40_Msk (0x1UL << EXTI_FTSR2_FT40_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR2_FT40 EXTI_FTSR2_FT40_Msk /*!< Falling trigger event configuration bit of line 40 */ +#define EXTI_FTSR2_FT41_Pos (9U) +#define EXTI_FTSR2_FT41_Msk (0x1UL << EXTI_FTSR2_FT41_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR2_FT41 EXTI_FTSR2_FT41_Msk /*!< Falling trigger event configuration bit of line 41 */ + +/****************** Bit definition for EXTI_SWIER2 register *****************/ +#define EXTI_SWIER2_SWI_Pos (0U) +#define EXTI_SWIER2_SWI_Msk (0x302UL << EXTI_SWIER2_SWI_Pos) /*!< 0x00000302 */ +#define EXTI_SWIER2_SWI EXTI_SWIER2_SWI_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_SWIER2_SWI33_Pos (1U) +#define EXTI_SWIER2_SWI33_Msk (0x1UL << EXTI_SWIER2_SWI33_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER2_SWI33 EXTI_SWIER2_SWI33_Msk /*!< Software Interrupt on line 33 */ +#define EXTI_SWIER2_SWI40_Pos (8U) +#define EXTI_SWIER2_SWI40_Msk (0x1UL << EXTI_SWIER2_SWI40_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER2_SWI40 EXTI_SWIER2_SWI40_Msk /*!< Software Interrupt on line 40 */ +#define EXTI_SWIER2_SWI41_Pos (9U) +#define EXTI_SWIER2_SWI41_Msk (0x1UL << EXTI_SWIER2_SWI41_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER2_SWI41 EXTI_SWIER2_SWI41_Msk /*!< Software Interrupt on line 41 */ + +/******************* Bit definition for EXTI_PR2 register *******************/ +#define EXTI_PR2_PIF_Pos (0U) +#define EXTI_PR2_PIF_Msk (0x302UL << EXTI_PR2_PIF_Pos) /*!< 0x00000302 */ +#define EXTI_PR2_PIF EXTI_PR2_PIF_Msk /*!< Pending bit */ +#define EXTI_PR2_PIF33_Pos (1U) +#define EXTI_PR2_PIF33_Msk (0x1UL << EXTI_PR2_PIF33_Pos) /*!< 0x00000002 */ +#define EXTI_PR2_PIF33 EXTI_PR2_PIF33_Msk /*!< Pending bit for line 33 */ +#define EXTI_PR2_PIF40_Pos (8U) +#define EXTI_PR2_PIF40_Msk (0x1UL << EXTI_PR2_PIF40_Pos) /*!< 0x00000100 */ +#define EXTI_PR2_PIF40 EXTI_PR2_PIF40_Msk /*!< Pending bit for line 40 */ +#define EXTI_PR2_PIF41_Pos (9U) +#define EXTI_PR2_PIF41_Msk (0x1UL << EXTI_PR2_PIF41_Pos) /*!< 0x00000200 */ +#define EXTI_PR2_PIF41 EXTI_PR2_PIF41_Msk /*!< Pending bit for line 41 */ + +/******************** Bits definition for EXTI_IMR1 register ****************/ +#define EXTI_IMR1_Pos (0U) +#define EXTI_IMR1_Msk (0xFFFFFFFFUL << EXTI_IMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_IMR1_IM EXTI_IMR1_Msk /*!< CPU1 wakeup with interrupt Mask on Event */ +#define EXTI_IMR1_IM0_Pos (0U) +#define EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk /*!< CPU1 Interrupt Mask on line 0 */ +#define EXTI_IMR1_IM1_Pos (1U) +#define EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk /*!< CPU1 Interrupt Mask on line 1 */ +#define EXTI_IMR1_IM2_Pos (2U) +#define EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk /*!< CPU1 Interrupt Mask on line 2 */ +#define EXTI_IMR1_IM3_Pos (3U) +#define EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk /*!< CPU1 Interrupt Mask on line 3 */ +#define EXTI_IMR1_IM4_Pos (4U) +#define EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk /*!< CPU1 Interrupt Mask on line 4 */ +#define EXTI_IMR1_IM5_Pos (5U) +#define EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk /*!< CPU1 Interrupt Mask on line 5 */ +#define EXTI_IMR1_IM6_Pos (6U) +#define EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk /*!< CPU1 Interrupt Mask on line 6 */ +#define EXTI_IMR1_IM7_Pos (7U) +#define EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk /*!< CPU1 Interrupt Mask on line 7 */ +#define EXTI_IMR1_IM8_Pos (8U) +#define EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk /*!< CPU1 Interrupt Mask on line 8 */ +#define EXTI_IMR1_IM9_Pos (9U) +#define EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk /*!< CPU1 Interrupt Mask on line 9 */ +#define EXTI_IMR1_IM10_Pos (10U) +#define EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk /*!< CPU1 Interrupt Mask on line 10 */ +#define EXTI_IMR1_IM11_Pos (11U) +#define EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk /*!< CPU1 Interrupt Mask on line 11 */ +#define EXTI_IMR1_IM12_Pos (12U) +#define EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk /*!< CPU1 Interrupt Mask on line 12 */ +#define EXTI_IMR1_IM13_Pos (13U) +#define EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk /*!< CPU1 Interrupt Mask on line 13 */ +#define EXTI_IMR1_IM14_Pos (14U) +#define EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk /*!< CPU1 Interrupt Mask on line 14 */ +#define EXTI_IMR1_IM15_Pos (15U) +#define EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk /*!< CPU1 Interrupt Mask on line 15 */ +#define EXTI_IMR1_IM16_Pos (16U) +#define EXTI_IMR1_IM16_Msk (0x1UL << EXTI_IMR1_IM16_Pos) /*!< 0x00010000 */ +#define EXTI_IMR1_IM16 EXTI_IMR1_IM16_Msk /*!< CPU1 Interrupt Mask on line 16 */ +#define EXTI_IMR1_IM17_Pos (17U) +#define EXTI_IMR1_IM17_Msk (0x1UL << EXTI_IMR1_IM17_Pos) /*!< 0x00020000 */ +#define EXTI_IMR1_IM17 EXTI_IMR1_IM17_Msk /*!< CPU1 Interrupt Mask on line 17 */ +#define EXTI_IMR1_IM18_Pos (18U) +#define EXTI_IMR1_IM18_Msk (0x1UL << EXTI_IMR1_IM18_Pos) /*!< 0x00040000 */ +#define EXTI_IMR1_IM18 EXTI_IMR1_IM18_Msk /*!< CPU1 Interrupt Mask on line 18 */ +#define EXTI_IMR1_IM19_Pos (19U) +#define EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk /*!< CPU1 Interrupt Mask on line 19 */ +#define EXTI_IMR1_IM20_Pos (20U) +#define EXTI_IMR1_IM20_Msk (0x1UL << EXTI_IMR1_IM20_Pos) /*!< 0x00100000 */ +#define EXTI_IMR1_IM20 EXTI_IMR1_IM20_Msk /*!< CPU1 Interrupt Mask on line 20 */ +#define EXTI_IMR1_IM21_Pos (21U) +#define EXTI_IMR1_IM21_Msk (0x1UL << EXTI_IMR1_IM21_Pos) /*!< 0x00200000 */ +#define EXTI_IMR1_IM21 EXTI_IMR1_IM21_Msk /*!< CPU1 Interrupt Mask on line 21 */ +#define EXTI_IMR1_IM22_Pos (22U) +#define EXTI_IMR1_IM22_Msk (0x1UL << EXTI_IMR1_IM22_Pos) /*!< 0x00400000 */ +#define EXTI_IMR1_IM22 EXTI_IMR1_IM22_Msk /*!< CPU1 Interrupt Mask on line 22 */ +#define EXTI_IMR1_IM23_Pos (23U) +#define EXTI_IMR1_IM23_Msk (0x1UL << EXTI_IMR1_IM23_Pos) /*!< 0x00800000 */ +#define EXTI_IMR1_IM23 EXTI_IMR1_IM23_Msk /*!< CPU1 Interrupt Mask on line 23 */ +#define EXTI_IMR1_IM24_Pos (24U) +#define EXTI_IMR1_IM24_Msk (0x1UL << EXTI_IMR1_IM24_Pos) /*!< 0x01000000 */ +#define EXTI_IMR1_IM24 EXTI_IMR1_IM24_Msk /*!< CPU1 Interrupt Mask on line 24 */ +#define EXTI_IMR1_IM25_Pos (25U) +#define EXTI_IMR1_IM25_Msk (0x1UL << EXTI_IMR1_IM25_Pos) /*!< 0x02000000 */ +#define EXTI_IMR1_IM25 EXTI_IMR1_IM25_Msk /*!< CPU1 Interrupt Mask on line 25 */ +#define EXTI_IMR1_IM28_Pos (28U) +#define EXTI_IMR1_IM28_Msk (0x1UL << EXTI_IMR1_IM28_Pos) /*!< 0x10000000 */ +#define EXTI_IMR1_IM28 EXTI_IMR1_IM28_Msk /*!< CPU1 Interrupt Mask on line 28 */ +#define EXTI_IMR1_IM29_Pos (29U) +#define EXTI_IMR1_IM29_Msk (0x1UL << EXTI_IMR1_IM29_Pos) /*!< 0x20000000 */ +#define EXTI_IMR1_IM29 EXTI_IMR1_IM29_Msk /*!< CPU1 Interrupt Mask on line 29 */ +#define EXTI_IMR1_IM30_Pos (30U) +#define EXTI_IMR1_IM30_Msk (0x1UL << EXTI_IMR1_IM30_Pos) /*!< 0x40000000 */ +#define EXTI_IMR1_IM30 EXTI_IMR1_IM30_Msk /*!< CPU1 Interrupt Mask on line 30 */ +#define EXTI_IMR1_IM31_Pos (31U) +#define EXTI_IMR1_IM31_Msk (0x1UL << EXTI_IMR1_IM31_Pos) /*!< 0x80000000 */ +#define EXTI_IMR1_IM31 EXTI_IMR1_IM31_Msk /*!< CPU1 Interrupt Mask on line 31 */ + +/******************** Bits definition for EXTI_EMR1 register ****************/ +#define EXTI_EMR1_Pos (0U) +#define EXTI_EMR1_Msk (0x003EFFFFUL << EXTI_EMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_EMR1_EM EXTI_EMR1_Msk /*!< CPU1 Event Mask */ +#define EXTI_EMR1_EM0_Pos (0U) +#define EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk /*!< CPU1 Event Mask on line 0 */ +#define EXTI_EMR1_EM1_Pos (1U) +#define EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk /*!< CPU1 Event Mask on line 1 */ +#define EXTI_EMR1_EM2_Pos (2U) +#define EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk /*!< CPU1 Event Mask on line 2 */ +#define EXTI_EMR1_EM3_Pos (3U) +#define EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk /*!< CPU1 Event Mask on line 3 */ +#define EXTI_EMR1_EM4_Pos (4U) +#define EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk /*!< CPU1 Event Mask on line 4 */ +#define EXTI_EMR1_EM5_Pos (5U) +#define EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk /*!< CPU1 Event Mask on line 5 */ +#define EXTI_EMR1_EM6_Pos (6U) +#define EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk /*!< CPU1 Event Mask on line 6 */ +#define EXTI_EMR1_EM7_Pos (7U) +#define EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk /*!< CPU1 Event Mask on line 7 */ +#define EXTI_EMR1_EM8_Pos (8U) +#define EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk /*!< CPU1 Event Mask on line 8 */ +#define EXTI_EMR1_EM9_Pos (9U) +#define EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk /*!< CPU1 Event Mask on line 9 */ +#define EXTI_EMR1_EM10_Pos (10U) +#define EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk /*!< CPU1 Event Mask on line 10 */ +#define EXTI_EMR1_EM11_Pos (11U) +#define EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk /*!< CPU1 Event Mask on line 11 */ +#define EXTI_EMR1_EM12_Pos (12U) +#define EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk /*!< CPU1 Event Mask on line 12 */ +#define EXTI_EMR1_EM13_Pos (13U) +#define EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk /*!< CPU1 Event Mask on line 13 */ +#define EXTI_EMR1_EM14_Pos (14U) +#define EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk /*!< CPU1 Event Mask on line 14 */ +#define EXTI_EMR1_EM15_Pos (15U) +#define EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk /*!< CPU1 Event Mask on line 15 */ +#define EXTI_EMR1_EM17_Pos (17U) +#define EXTI_EMR1_EM17_Msk (0x1UL << EXTI_EMR1_EM17_Pos) /*!< 0x00020000 */ +#define EXTI_EMR1_EM17 EXTI_EMR1_EM17_Msk /*!< CPU1 Event Mask on line 17 */ +#define EXTI_EMR1_EM18_Pos (18U) +#define EXTI_EMR1_EM18_Msk (0x1UL << EXTI_EMR1_EM18_Pos) /*!< 0x00040000 */ +#define EXTI_EMR1_EM18 EXTI_EMR1_EM18_Msk /*!< CPU1 Event Mask on line 18 */ +#define EXTI_EMR1_EM19_Pos (19U) +#define EXTI_EMR1_EM19_Msk (0x1UL << EXTI_EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_EMR1_EM19 EXTI_EMR1_EM19_Msk /*!< CPU1 Event Mask on line 19 */ +#define EXTI_EMR1_EM20_Pos (20U) +#define EXTI_EMR1_EM20_Msk (0x1UL << EXTI_EMR1_EM20_Pos) /*!< 0x00100000 */ +#define EXTI_EMR1_EM20 EXTI_EMR1_EM20_Msk /*!< CPU1 Event Mask on line 20 */ +#define EXTI_EMR1_EM21_Pos (21U) +#define EXTI_EMR1_EM21_Msk (0x1UL << EXTI_EMR1_EM21_Pos) /*!< 0x00200000 */ +#define EXTI_EMR1_EM21 EXTI_EMR1_EM21_Msk /*!< CPU1 Event Mask on line 21 */ + +/******************** Bits definition for EXTI_IMR2 register ****************/ +#define EXTI_IMR2_Pos (0U) +#define EXTI_IMR2_Msk (0x0001FFFFUL << EXTI_IMR2_Pos) /*!< 0x0001FFFF */ +#define EXTI_IMR2_IM EXTI_IMR2_Msk /*!< CPU1 Interrupt Mask */ +#define EXTI_IMR2_IM33_Pos (1U) +#define EXTI_IMR2_IM33_Msk (0x1UL << EXTI_IMR2_IM33_Pos) /*!< 0x00000002 */ +#define EXTI_IMR2_IM33 EXTI_IMR2_IM33_Msk /*!< CPU1 Interrupt Mask on line 33 */ +#define EXTI_IMR2_IM36_Pos (4U) +#define EXTI_IMR2_IM36_Msk (0x1UL << EXTI_IMR2_IM36_Pos) /*!< 0x00000010 */ +#define EXTI_IMR2_IM36 EXTI_IMR2_IM36_Msk /*!< CPU1 Interrupt Mask on line 36 */ +#define EXTI_IMR2_IM37_Pos (5U) +#define EXTI_IMR2_IM37_Msk (0x1UL << EXTI_IMR2_IM37_Pos) /*!< 0x00000020 */ +#define EXTI_IMR2_IM37 EXTI_IMR2_IM37_Msk /*!< CPU1 Interrupt Mask on line 37 */ +#define EXTI_IMR2_IM38_Pos (6U) +#define EXTI_IMR2_IM38_Msk (0x1UL << EXTI_IMR2_IM38_Pos) /*!< 0x00000040 */ +#define EXTI_IMR2_IM38 EXTI_IMR2_IM38_Msk /*!< CPU1 Interrupt Mask on line 38 */ +#define EXTI_IMR2_IM39_Pos (7U) +#define EXTI_IMR2_IM39_Msk (0x1UL << EXTI_IMR2_IM39_Pos) /*!< 0x00000080 */ +#define EXTI_IMR2_IM39 EXTI_IMR2_IM39_Msk /*!< CPU1 Interrupt Mask on line 39 */ +#define EXTI_IMR2_IM40_Pos (8U) +#define EXTI_IMR2_IM40_Msk (0x1UL << EXTI_IMR2_IM40_Pos) /*!< 0x00000100 */ +#define EXTI_IMR2_IM40 EXTI_IMR2_IM40_Msk /*!< CPU1 Interrupt Mask on line 40 */ +#define EXTI_IMR2_IM41_Pos (9U) +#define EXTI_IMR2_IM41_Msk (0x1UL << EXTI_IMR2_IM41_Pos) /*!< 0x00000200 */ +#define EXTI_IMR2_IM41 EXTI_IMR2_IM41_Msk /*!< CPU1 Interrupt Mask on line 41 */ +#define EXTI_IMR2_IM42_Pos (10U) +#define EXTI_IMR2_IM42_Msk (0x1UL << EXTI_IMR2_IM42_Pos) /*!< 0x00000400 */ +#define EXTI_IMR2_IM42 EXTI_IMR2_IM42_Msk /*!< CPU1 Interrupt Mask on line 42 */ +#define EXTI_IMR2_IM44_Pos (12U) +#define EXTI_IMR2_IM44_Msk (0x1UL << EXTI_IMR2_IM44_Pos) /*!< 0x00001000 */ +#define EXTI_IMR2_IM44 EXTI_IMR2_IM44_Msk /*!< CPU1 Interrupt Mask on line 44 */ +#define EXTI_IMR2_IM45_Pos (13U) +#define EXTI_IMR2_IM45_Msk (0x1UL << EXTI_IMR2_IM45_Pos) /*!< 0x00002000 */ +#define EXTI_IMR2_IM45 EXTI_IMR2_IM45_Msk /*!< CPU1 Interrupt Mask on line 45 */ +#define EXTI_IMR2_IM46_Pos (14U) +#define EXTI_IMR2_IM46_Msk (0x1UL << EXTI_IMR2_IM46_Pos) /*!< 0x00004000 */ +#define EXTI_IMR2_IM46 EXTI_IMR2_IM46_Msk /*!< CPU1 Interrupt Mask on line 46 */ +#define EXTI_IMR2_IM48_Pos (16U) +#define EXTI_IMR2_IM48_Msk (0x1UL << EXTI_IMR2_IM48_Pos) /*!< 0x00010000 */ +#define EXTI_IMR2_IM48 EXTI_IMR2_IM48_Msk /*!< CPU1 Interrupt Mask on line 48 */ + +/******************** Bits definition for EXTI_EMR2 register ****************/ +#define EXTI_EMR2_Pos (0U) +#define EXTI_EMR2_Msk (0x00000300UL << EXTI_EMR2_Pos) /*!< 0x000003000 */ +#define EXTI_EMR2_EM EXTI_EMR2_Msk /*!< CPU1 Interrupt Mask */ +#define EXTI_EMR2_EM40_Pos (8U) +#define EXTI_EMR2_EM40_Msk (0x1UL << EXTI_EMR2_EM40_Pos) /*!< 0x00000100 */ +#define EXTI_EMR2_EM40 EXTI_EMR2_EM40_Msk /*!< CPU1 Event Mask on line 40 */ +#define EXTI_EMR2_EM41_Pos (9U) +#define EXTI_EMR2_EM41_Msk (0x1UL << EXTI_EMR2_EM41_Pos) /*!< 0x00000200 */ +#define EXTI_EMR2_EM41 EXTI_EMR2_EM41_Msk /*!< CPU1 Event Mask on line 41 */ + +/******************** Bits definition for EXTI_C2IMR1 register **************/ +#define EXTI_C2IMR1_Pos (0U) +#define EXTI_C2IMR1_Msk (0xFFFFFFFFUL << EXTI_C2IMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_C2IMR1_IM EXTI_C2IMR1_Msk /*!< CPU2 wakeup with interrupt Mask on Event */ +#define EXTI_C2IMR1_IM0_Pos (0U) +#define EXTI_C2IMR1_IM0_Msk (0x1UL << EXTI_C2IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_C2IMR1_IM0 EXTI_C2IMR1_IM0_Msk /*!< CPU2 Interrupt Mask on line 0 */ +#define EXTI_C2IMR1_IM1_Pos (1U) +#define EXTI_C2IMR1_IM1_Msk (0x1UL << EXTI_C2IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_C2IMR1_IM1 EXTI_C2IMR1_IM1_Msk /*!< CPU2 Interrupt Mask on line 1 */ +#define EXTI_C2IMR1_IM2_Pos (2U) +#define EXTI_C2IMR1_IM2_Msk (0x1UL << EXTI_C2IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_C2IMR1_IM2 EXTI_C2IMR1_IM2_Msk /*!< CPU2 Interrupt Mask on line 2 */ +#define EXTI_C2IMR1_IM3_Pos (3U) +#define EXTI_C2IMR1_IM3_Msk (0x1UL << EXTI_C2IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_C2IMR1_IM3 EXTI_C2IMR1_IM3_Msk /*!< CPU2 Interrupt Mask on line 3 */ +#define EXTI_C2IMR1_IM4_Pos (4U) +#define EXTI_C2IMR1_IM4_Msk (0x1UL << EXTI_C2IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_C2IMR1_IM4 EXTI_C2IMR1_IM4_Msk /*!< CPU2 Interrupt Mask on line 4 */ +#define EXTI_C2IMR1_IM5_Pos (5U) +#define EXTI_C2IMR1_IM5_Msk (0x1UL << EXTI_C2IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_C2IMR1_IM5 EXTI_C2IMR1_IM5_Msk /*!< CPU2 Interrupt Mask on line 5 */ +#define EXTI_C2IMR1_IM6_Pos (6U) +#define EXTI_C2IMR1_IM6_Msk (0x1UL << EXTI_C2IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_C2IMR1_IM6 EXTI_C2IMR1_IM6_Msk /*!< CPU2 Interrupt Mask on line 6 */ +#define EXTI_C2IMR1_IM7_Pos (7U) +#define EXTI_C2IMR1_IM7_Msk (0x1UL << EXTI_C2IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_C2IMR1_IM7 EXTI_C2IMR1_IM7_Msk /*!< CPU2 Interrupt Mask on line 7 */ +#define EXTI_C2IMR1_IM8_Pos (8U) +#define EXTI_C2IMR1_IM8_Msk (0x1UL << EXTI_C2IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_C2IMR1_IM8 EXTI_C2IMR1_IM8_Msk /*!< CPU2 Interrupt Mask on line 8 */ +#define EXTI_C2IMR1_IM9_Pos (9U) +#define EXTI_C2IMR1_IM9_Msk (0x1UL << EXTI_C2IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_C2IMR1_IM9 EXTI_C2IMR1_IM9_Msk /*!< CPU2 Interrupt Mask on line 9 */ +#define EXTI_C2IMR1_IM10_Pos (10U) +#define EXTI_C2IMR1_IM10_Msk (0x1UL << EXTI_C2IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_C2IMR1_IM10 EXTI_C2IMR1_IM10_Msk /*!< CPU2 Interrupt Mask on line 10 */ +#define EXTI_C2IMR1_IM11_Pos (11U) +#define EXTI_C2IMR1_IM11_Msk (0x1UL << EXTI_C2IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_C2IMR1_IM11 EXTI_C2IMR1_IM11_Msk /*!< CPU2 Interrupt Mask on line 11 */ +#define EXTI_C2IMR1_IM12_Pos (12U) +#define EXTI_C2IMR1_IM12_Msk (0x1UL << EXTI_C2IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_C2IMR1_IM12 EXTI_C2IMR1_IM12_Msk /*!< CPU2 Interrupt Mask on line 12 */ +#define EXTI_C2IMR1_IM13_Pos (13U) +#define EXTI_C2IMR1_IM13_Msk (0x1UL << EXTI_C2IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_C2IMR1_IM13 EXTI_C2IMR1_IM13_Msk /*!< CPU2 Interrupt Mask on line 13 */ +#define EXTI_C2IMR1_IM14_Pos (14U) +#define EXTI_C2IMR1_IM14_Msk (0x1UL << EXTI_C2IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_C2IMR1_IM14 EXTI_C2IMR1_IM14_Msk /*!< CPU2 Interrupt Mask on line 14 */ +#define EXTI_C2IMR1_IM15_Pos (15U) +#define EXTI_C2IMR1_IM15_Msk (0x1UL << EXTI_C2IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_C2IMR1_IM15 EXTI_C2IMR1_IM15_Msk /*!< CPU2 Interrupt Mask on line 15 */ +#define EXTI_C2IMR1_IM16_Pos (16U) +#define EXTI_C2IMR1_IM16_Msk (0x1UL << EXTI_C2IMR1_IM16_Pos) /*!< 0x00010000 */ +#define EXTI_C2IMR1_IM16 EXTI_C2IMR1_IM16_Msk /*!< CPU2 Interrupt Mask on line 16 */ +#define EXTI_C2IMR1_IM17_Pos (17U) +#define EXTI_C2IMR1_IM17_Msk (0x1UL << EXTI_C2IMR1_IM17_Pos) /*!< 0x00020000 */ +#define EXTI_C2IMR1_IM17 EXTI_C2IMR1_IM17_Msk /*!< CPU2 Interrupt Mask on line 17 */ +#define EXTI_C2IMR1_IM18_Pos (18U) +#define EXTI_C2IMR1_IM18_Msk (0x1UL << EXTI_C2IMR1_IM18_Pos) /*!< 0x00040000 */ +#define EXTI_C2IMR1_IM18 EXTI_C2IMR1_IM18_Msk /*!< CPU2 Interrupt Mask on line 18 */ +#define EXTI_C2IMR1_IM19_Pos (19U) +#define EXTI_C2IMR1_IM19_Msk (0x1UL << EXTI_C2IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_C2IMR1_IM19 EXTI_C2IMR1_IM19_Msk /*!< CPU2 Interrupt Mask on line 19 */ +#define EXTI_C2IMR1_IM20_Pos (20U) +#define EXTI_C2IMR1_IM20_Msk (0x1UL << EXTI_C2IMR1_IM20_Pos) /*!< 0x00100000 */ +#define EXTI_C2IMR1_IM20 EXTI_C2IMR1_IM20_Msk /*!< CPU2 Interrupt Mask on line 20 */ +#define EXTI_C2IMR1_IM21_Pos (21U) +#define EXTI_C2IMR1_IM21_Msk (0x1UL << EXTI_C2IMR1_IM21_Pos) /*!< 0x00200000 */ +#define EXTI_C2IMR1_IM21 EXTI_C2IMR1_IM21_Msk /*!< CPU2 Interrupt Mask on line 21 */ +#define EXTI_C2IMR1_IM22_Pos (22U) +#define EXTI_C2IMR1_IM22_Msk (0x1UL << EXTI_C2IMR1_IM22_Pos) /*!< 0x00400000 */ +#define EXTI_C2IMR1_IM22 EXTI_C2IMR1_IM22_Msk /*!< CPU2 Interrupt Mask on line 22 */ +#define EXTI_C2IMR1_IM23_Pos (23U) +#define EXTI_C2IMR1_IM23_Msk (0x1UL << EXTI_C2IMR1_IM23_Pos) /*!< 0x00800000 */ +#define EXTI_C2IMR1_IM23 EXTI_C2IMR1_IM23_Msk /*!< CPU2 Interrupt Mask on line 23 */ +#define EXTI_C2IMR1_IM24_Pos (24U) +#define EXTI_C2IMR1_IM24_Msk (0x1UL << EXTI_C2IMR1_IM24_Pos) /*!< 0x01000000 */ +#define EXTI_C2IMR1_IM24 EXTI_C2IMR1_IM24_Msk /*!< CPU2 Interrupt Mask on line 24 */ +#define EXTI_C2IMR1_IM25_Pos (25U) +#define EXTI_C2IMR1_IM25_Msk (0x1UL << EXTI_C2IMR1_IM25_Pos) /*!< 0x02000000 */ +#define EXTI_C2IMR1_IM25 EXTI_C2IMR1_IM25_Msk /*!< CPU2 Interrupt Mask on line 25 */ +#define EXTI_C2IMR1_IM28_Pos (28U) +#define EXTI_C2IMR1_IM28_Msk (0x1UL << EXTI_C2IMR1_IM28_Pos) /*!< 0x10000000 */ +#define EXTI_C2IMR1_IM28 EXTI_C2IMR1_IM28_Msk /*!< CPU2 Interrupt Mask on line 28 */ +#define EXTI_C2IMR1_IM29_Pos (29U) +#define EXTI_C2IMR1_IM29_Msk (0x1UL << EXTI_C2IMR1_IM29_Pos) /*!< 0x20000000 */ +#define EXTI_C2IMR1_IM29 EXTI_C2IMR1_IM29_Msk /*!< CPU2 Interrupt Mask on line 29 */ +#define EXTI_C2IMR1_IM30_Pos (30U) +#define EXTI_C2IMR1_IM30_Msk (0x1UL << EXTI_C2IMR1_IM30_Pos) /*!< 0x40000000 */ +#define EXTI_C2IMR1_IM30 EXTI_C2IMR1_IM30_Msk /*!< CPU2 Interrupt Mask on line 30 */ +#define EXTI_C2IMR1_IM31_Pos (31U) +#define EXTI_C2IMR1_IM31_Msk (0x1UL << EXTI_C2IMR1_IM31_Pos) /*!< 0x80000000 */ +#define EXTI_C2IMR1_IM31 EXTI_C2IMR1_IM31_Msk /*!< CPU2 Interrupt Mask on line 31 */ +/******************** Bits definition for EXTI_C2EMR1 register **************/ +#define EXTI_C2EMR1_Pos (0U) +#define EXTI_C2EMR1_Msk (0x003EFFFFUL << EXTI_C2EMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_C2EMR1_EM EXTI_C2EMR1_Msk /*!< CPU2 Event Mask */ +#define EXTI_C2EMR1_EM0_Pos (0U) +#define EXTI_C2EMR1_EM0_Msk (0x1UL << EXTI_C2EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_C2EMR1_EM0 EXTI_C2EMR1_EM0_Msk /*!< CPU2 Event Mask on line 0 */ +#define EXTI_C2EMR1_EM1_Pos (1U) +#define EXTI_C2EMR1_EM1_Msk (0x1UL << EXTI_C2EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_C2EMR1_EM1 EXTI_C2EMR1_EM1_Msk /*!< CPU2 Event Mask on line 1 */ +#define EXTI_C2EMR1_EM2_Pos (2U) +#define EXTI_C2EMR1_EM2_Msk (0x1UL << EXTI_C2EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_C2EMR1_EM2 EXTI_C2EMR1_EM2_Msk /*!< CPU2 Event Mask on line 2 */ +#define EXTI_C2EMR1_EM3_Pos (3U) +#define EXTI_C2EMR1_EM3_Msk (0x1UL << EXTI_C2EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_C2EMR1_EM3 EXTI_C2EMR1_EM3_Msk /*!< CPU2 Event Mask on line 3 */ +#define EXTI_C2EMR1_EM4_Pos (4U) +#define EXTI_C2EMR1_EM4_Msk (0x1UL << EXTI_C2EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_C2EMR1_EM4 EXTI_C2EMR1_EM4_Msk /*!< CPU2 Event Mask on line 4 */ +#define EXTI_C2EMR1_EM5_Pos (5U) +#define EXTI_C2EMR1_EM5_Msk (0x1UL << EXTI_C2EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_C2EMR1_EM5 EXTI_C2EMR1_EM5_Msk /*!< CPU2 Event Mask on line 5 */ +#define EXTI_C2EMR1_EM6_Pos (6U) +#define EXTI_C2EMR1_EM6_Msk (0x1UL << EXTI_C2EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_C2EMR1_EM6 EXTI_C2EMR1_EM6_Msk /*!< CPU2 Event Mask on line 6 */ +#define EXTI_C2EMR1_EM7_Pos (7U) +#define EXTI_C2EMR1_EM7_Msk (0x1UL << EXTI_C2EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_C2EMR1_EM7 EXTI_C2EMR1_EM7_Msk /*!< CPU2 Event Mask on line 7 */ +#define EXTI_C2EMR1_EM8_Pos (8U) +#define EXTI_C2EMR1_EM8_Msk (0x1UL << EXTI_C2EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_C2EMR1_EM8 EXTI_C2EMR1_EM8_Msk /*!< CPU2 Event Mask on line 8 */ +#define EXTI_C2EMR1_EM9_Pos (9U) +#define EXTI_C2EMR1_EM9_Msk (0x1UL << EXTI_C2EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_C2EMR1_EM9 EXTI_C2EMR1_EM9_Msk /*!< CPU2 Event Mask on line 9 */ +#define EXTI_C2EMR1_EM10_Pos (10U) +#define EXTI_C2EMR1_EM10_Msk (0x1UL << EXTI_C2EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_C2EMR1_EM10 EXTI_C2EMR1_EM10_Msk /*!< CPU2 Event Mask on line 10 */ +#define EXTI_C2EMR1_EM11_Pos (11U) +#define EXTI_C2EMR1_EM11_Msk (0x1UL << EXTI_C2EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_C2EMR1_EM11 EXTI_C2EMR1_EM11_Msk /*!< CPU2 Event Mask on line 11 */ +#define EXTI_C2EMR1_EM12_Pos (12U) +#define EXTI_C2EMR1_EM12_Msk (0x1UL << EXTI_C2EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_C2EMR1_EM12 EXTI_C2EMR1_EM12_Msk /*!< CPU2 Event Mask on line 12 */ +#define EXTI_C2EMR1_EM13_Pos (13U) +#define EXTI_C2EMR1_EM13_Msk (0x1UL << EXTI_C2EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_C2EMR1_EM13 EXTI_C2EMR1_EM13_Msk /*!< CPU2 Event Mask on line 13 */ +#define EXTI_C2EMR1_EM14_Pos (14U) +#define EXTI_C2EMR1_EM14_Msk (0x1UL << EXTI_C2EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_C2EMR1_EM14 EXTI_C2EMR1_EM14_Msk /*!< CPU2 Event Mask on line 14 */ +#define EXTI_C2EMR1_EM15_Pos (15U) +#define EXTI_C2EMR1_EM15_Msk (0x1UL << EXTI_C2EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_C2EMR1_EM15 EXTI_C2EMR1_EM15_Msk /*!< CPU2 Event Mask on line 15 */ +#define EXTI_C2EMR1_EM17_Pos (17U) +#define EXTI_C2EMR1_EM17_Msk (0x1UL << EXTI_C2EMR1_EM17_Pos) /*!< 0x00020000 */ +#define EXTI_C2EMR1_EM17 EXTI_C2EMR1_EM17_Msk /*!< CPU2 Event Mask on line 17 */ +#define EXTI_C2EMR1_EM18_Pos (18U) +#define EXTI_C2EMR1_EM18_Msk (0x1UL << EXTI_C2EMR1_EM18_Pos) /*!< 0x00040000 */ +#define EXTI_C2EMR1_EM18 EXTI_C2EMR1_EM18_Msk /*!< CPU2 Event Mask on line 18 */ +#define EXTI_C2EMR1_EM19_Pos (19U) +#define EXTI_C2EMR1_EM19_Msk (0x1UL << EXTI_C2EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_C2EMR1_EM19 EXTI_C2EMR1_EM19_Msk /*!< CPU2 Event Mask on line 19 */ +#define EXTI_C2EMR1_EM20_Pos (20U) +#define EXTI_C2EMR1_EM20_Msk (0x1UL << EXTI_C2EMR1_EM20_Pos) /*!< 0x00100000 */ +#define EXTI_C2EMR1_EM20 EXTI_C2EMR1_EM20_Msk /*!< CPU2 Event Mask on line 20 */ +#define EXTI_C2EMR1_EM21_Pos (21U) +#define EXTI_C2EMR1_EM21_Msk (0x1UL << EXTI_C2EMR1_EM21_Pos) /*!< 0x00200000 */ +#define EXTI_C2EMR1_EM21 EXTI_C2EMR1_EM21_Msk /*!< CPU2 Event Mask on line 21 */ + +/******************** Bits definition for EXTI_C2IMR2 register **************/ +#define EXTI_C2IMR2_Pos (0U) +#define EXTI_C2IMR2_Msk (0x0001FFFFUL << EXTI_C2IMR2_Pos) /*!< 0x0001FFFF */ +#define EXTI_C2IMR2_IM EXTI_C2IMR2_Msk /*!< CPU2 Interrupt Mask */ +#define EXTI_C2IMR2_IM33_Pos (1U) +#define EXTI_C2IMR2_IM33_Msk (0x1UL << EXTI_C2IMR2_IM33_Pos) /*!< 0x00000002 */ +#define EXTI_C2IMR2_IM33 EXTI_C2IMR2_IM33_Msk /*!< CPU2 Interrupt Mask on line 33 */ +#define EXTI_C2IMR2_IM36_Pos (4U) +#define EXTI_C2IMR2_IM36_Msk (0x1UL << EXTI_C2IMR2_IM36_Pos) /*!< 0x00000010 */ +#define EXTI_C2IMR2_IM36 EXTI_C2IMR2_IM36_Msk /*!< CPU2 Interrupt Mask on line 36 */ +#define EXTI_C2IMR2_IM37_Pos (5U) +#define EXTI_C2IMR2_IM37_Msk (0x1UL << EXTI_C2IMR2_IM37_Pos) /*!< 0x00000020 */ +#define EXTI_C2IMR2_IM37 EXTI_C2IMR2_IM37_Msk /*!< CPU2 Interrupt Mask on line 37 */ +#define EXTI_C2IMR2_IM38_Pos (6U) +#define EXTI_C2IMR2_IM38_Msk (0x1UL << EXTI_C2IMR2_IM38_Pos) /*!< 0x00000040 */ +#define EXTI_C2IMR2_IM38 EXTI_C2IMR2_IM38_Msk /*!< CPU2 Interrupt Mask on line 38 */ +#define EXTI_C2IMR2_IM39_Pos (7U) +#define EXTI_C2IMR2_IM39_Msk (0x1UL << EXTI_C2IMR2_IM39_Pos) /*!< 0x00000080 */ +#define EXTI_C2IMR2_IM39 EXTI_C2IMR2_IM39_Msk /*!< CPU2 Interrupt Mask on line 39 */ +#define EXTI_C2IMR2_IM40_Pos (8U) +#define EXTI_C2IMR2_IM40_Msk (0x1UL << EXTI_C2IMR2_IM40_Pos) /*!< 0x00000100 */ +#define EXTI_C2IMR2_IM40 EXTI_C2IMR2_IM40_Msk /*!< CPU2 Interrupt Mask on line 40 */ +#define EXTI_C2IMR2_IM41_Pos (9U) +#define EXTI_C2IMR2_IM41_Msk (0x1UL << EXTI_C2IMR2_IM41_Pos) /*!< 0x00000200 */ +#define EXTI_C2IMR2_IM41 EXTI_C2IMR2_IM41_Msk /*!< CPU2 Interrupt Mask on line 41 */ +#define EXTI_C2IMR2_IM42_Pos (10U) +#define EXTI_C2IMR2_IM42_Msk (0x1UL << EXTI_C2IMR2_IM42_Pos) /*!< 0x00000400 */ +#define EXTI_C2IMR2_IM42 EXTI_C2IMR2_IM42_Msk /*!< CPU2 Interrupt Mask on line 42 */ +#define EXTI_C2IMR2_IM44_Pos (12U) +#define EXTI_C2IMR2_IM44_Msk (0x1UL << EXTI_C2IMR2_IM44_Pos) /*!< 0x00001000 */ +#define EXTI_C2IMR2_IM44 EXTI_C2IMR2_IM44_Msk /*!< CPU2 Interrupt Mask on line 44 */ +#define EXTI_C2IMR2_IM45_Pos (13U) +#define EXTI_C2IMR2_IM45_Msk (0x1UL << EXTI_C2IMR2_IM45_Pos) /*!< 0x00002000 */ +#define EXTI_C2IMR2_IM45 EXTI_C2IMR2_IM45_Msk /*!< CPU2 Interrupt Mask on line 45 */ +#define EXTI_C2IMR2_IM46_Pos (14U) +#define EXTI_C2IMR2_IM46_Msk (0x1UL << EXTI_C2IMR2_IM46_Pos) /*!< 0x00004000 */ +#define EXTI_C2IMR2_IM46 EXTI_C2IMR2_IM46_Msk /*!< CPU2 Interrupt Mask on line 46 */ +#define EXTI_C2IMR2_IM48_Pos (16U) +#define EXTI_C2IMR2_IM48_Msk (0x1UL << EXTI_C2IMR2_IM48_Pos) /*!< 0x00010000 */ +#define EXTI_C2IMR2_IM48 EXTI_C2IMR2_IM48_Msk /*!< CPU2 Interrupt Mask on line 48 */ + +/******************** Bits definition for EXTI_C2EMR2 register **************/ +#define EXTI_C2EMR2_Pos (8U) +#define EXTI_C2EMR2_Msk (0x00000300UL << EXTI_C2EMR2_Pos) /*!< 0x000003000 */ +#define EXTI_C2EMR2_EM EXTI_C2EMR2_Msk /*!< CPU2 Interrupt Mask */ +#define EXTI_C2EMR2_EM40_Pos (8U) +#define EXTI_C2EMR2_EM40_Msk (0x1UL << EXTI_C2EMR2_EM40_Pos) /*!< 0x00000100 */ +#define EXTI_C2EMR2_EM40 EXTI_C2EMR2_EM40_Msk /*!< CPU2 Event Mask on line 40 */ +#define EXTI_C2EMR2_EM41_Pos (9U) +#define EXTI_C2EMR2_EM41_Msk (0x1UL << EXTI_C2EMR2_EM41_Pos) /*!< 0x00000200 */ +#define EXTI_C2EMR2_EM41 EXTI_C2EMR2_EM41_Msk /*!< CPU2 Event Mask on line 41 */ + +/******************************************************************************/ +/* */ +/* Public Key Accelerator (PKA) */ +/* */ +/******************************************************************************/ + +/******************* Bits definition for PKA_CR register **************/ +#define PKA_CR_EN_Pos (0U) +#define PKA_CR_EN_Msk (0x1UL << PKA_CR_EN_Pos) /*!< 0x00000001 */ +#define PKA_CR_EN PKA_CR_EN_Msk /*!< PKA enable */ +#define PKA_CR_START_Pos (1U) +#define PKA_CR_START_Msk (0x1UL << PKA_CR_START_Pos) /*!< 0x00000002 */ +#define PKA_CR_START PKA_CR_START_Msk /*!< Start operation */ +#define PKA_CR_MODE_Pos (8U) +#define PKA_CR_MODE_Msk (0x3FUL << PKA_CR_MODE_Pos) /*!< 0x00003F00 */ +#define PKA_CR_MODE PKA_CR_MODE_Msk /*!< MODE[5:0] PKA operation code */ +#define PKA_CR_MODE_0 (0x01U << PKA_CR_MODE_Pos) /*!< 0x00000100 */ +#define PKA_CR_MODE_1 (0x02U << PKA_CR_MODE_Pos) /*!< 0x00000200 */ +#define PKA_CR_MODE_2 (0x04U << PKA_CR_MODE_Pos) /*!< 0x00000400 */ +#define PKA_CR_MODE_3 (0x08U << PKA_CR_MODE_Pos) /*!< 0x00000800 */ +#define PKA_CR_MODE_4 (0x10U << PKA_CR_MODE_Pos) /*!< 0x00001000 */ +#define PKA_CR_MODE_5 (0x20U << PKA_CR_MODE_Pos) /*!< 0x00002000 */ +#define PKA_CR_PROCENDIE_Pos (17U) +#define PKA_CR_PROCENDIE_Msk (0x1UL << PKA_CR_PROCENDIE_Pos) /*!< 0x00020000 */ +#define PKA_CR_PROCENDIE PKA_CR_PROCENDIE_Msk /*!< End of operation interrupt enable */ +#define PKA_CR_RAMERRIE_Pos (19U) +#define PKA_CR_RAMERRIE_Msk (0x1UL << PKA_CR_RAMERRIE_Pos) /*!< 0x00080000 */ +#define PKA_CR_RAMERRIE PKA_CR_RAMERRIE_Msk /*!< RAM error interrupt enable */ +#define PKA_CR_ADDRERRIE_Pos (20U) +#define PKA_CR_ADDRERRIE_Msk (0x1UL << PKA_CR_ADDRERRIE_Pos) /*!< 0x00100000 */ +#define PKA_CR_ADDRERRIE PKA_CR_ADDRERRIE_Msk /*!< RAM error interrupt enable */ + +/******************* Bits definition for PKA_SR register **************/ +#define PKA_SR_BUSY_Pos (16U) +#define PKA_SR_BUSY_Msk (0x1UL << PKA_SR_BUSY_Pos) /*!< 0x00010000 */ +#define PKA_SR_BUSY PKA_SR_BUSY_Msk /*!< PKA operation is in progress */ +#define PKA_SR_PROCENDF_Pos (17U) +#define PKA_SR_PROCENDF_Msk (0x1UL << PKA_SR_PROCENDF_Pos) /*!< 0x00020000 */ +#define PKA_SR_PROCENDF PKA_SR_PROCENDF_Msk /*!< PKA end of operation flag */ +#define PKA_SR_RAMERRF_Pos (19U) +#define PKA_SR_RAMERRF_Msk (0x1UL << PKA_SR_RAMERRF_Pos) /*!< 0x00080000 */ +#define PKA_SR_RAMERRF PKA_SR_RAMERRF_Msk /*!< PKA RAM error flag */ +#define PKA_SR_ADDRERRF_Pos (20U) +#define PKA_SR_ADDRERRF_Msk (0x1UL << PKA_SR_ADDRERRF_Pos) /*!< 0x00100000 */ +#define PKA_SR_ADDRERRF PKA_SR_ADDRERRF_Msk /*!< Address error flag */ + +/******************* Bits definition for PKA_CLRFR register **************/ +#define PKA_CLRFR_PROCENDFC_Pos (17U) +#define PKA_CLRFR_PROCENDFC_Msk (0x1UL << PKA_CLRFR_PROCENDFC_Pos) /*!< 0x00020000 */ +#define PKA_CLRFR_PROCENDFC PKA_CLRFR_PROCENDFC_Msk /*!< Clear PKA end of operation flag */ +#define PKA_CLRFR_RAMERRFC_Pos (19U) +#define PKA_CLRFR_RAMERRFC_Msk (0x1UL << PKA_CLRFR_RAMERRFC_Pos) /*!< 0x00080000 */ +#define PKA_CLRFR_RAMERRFC PKA_CLRFR_RAMERRFC_Msk /*!< Clear PKA RAM error flag */ +#define PKA_CLRFR_ADDRERRFC_Pos (20U) +#define PKA_CLRFR_ADDRERRFC_Msk (0x1UL << PKA_CLRFR_ADDRERRFC_Pos) /*!< 0x00100000 */ +#define PKA_CLRFR_ADDRERRFC PKA_CLRFR_ADDRERRFC_Msk /*!< Clear address error flag */ + +/******************* Bits definition for PKA RAM *************************/ +#define PKA_RAM_OFFSET 0x400U /*!< PKA RAM address offset */ + +/* Compute Montgomery parameter input data */ +#define PKA_MONTGOMERY_PARAM_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_MONTGOMERY_PARAM_IN_MODULUS ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Compute Montgomery parameter output data */ +#define PKA_MONTGOMERY_PARAM_OUT_PARAMETER ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Output Montgomery parameter */ + +/* Compute modular exponentiation input data */ +#define PKA_MODULAR_EXP_IN_EXP_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input exponent number of bits */ +#define PKA_MODULAR_EXP_IN_OP_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_EXP_IN_MONTGOMERY_PARAM ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Input storage area for Montgomery parameter */ +#define PKA_MODULAR_EXP_IN_EXPONENT_BASE ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input base of the exponentiation */ +#define PKA_MODULAR_EXP_IN_EXPONENT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Input exponent to process */ +#define PKA_MODULAR_EXP_IN_MODULUS ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Compute modular exponentiation output data */ +#define PKA_MODULAR_EXP_OUT_MONTGOMERY_PARAM ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Output storage area for Montgomery parameter */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC1 ((0x724U - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 1 */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC2 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 2 */ +#define PKA_MODULAR_EXP_OUT_EXPONENT_BASE ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Output base of the exponentiation */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC3 ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 3 */ + +/* Compute ECC scalar multiplication input data */ +#define PKA_ECC_SCALAR_MUL_IN_EXP_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input exponent number of bits */ +#define PKA_ECC_SCALAR_MUL_IN_OP_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ECC_SCALAR_MUL_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECC_SCALAR_MUL_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECC_SCALAR_MUL_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECC_SCALAR_MUL_IN_MONTGOMERY_PARAM ((0x4B4U - PKA_RAM_OFFSET)>>2) /*!< Input storage area for Montgomery parameter */ +#define PKA_ECC_SCALAR_MUL_IN_K ((0x508U - PKA_RAM_OFFSET)>>2) /*!< Input 'k' of KP */ +#define PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ + +/* Compute ECC scalar multiplication output data */ +#define PKA_ECC_SCALAR_MUL_OUT_RESULT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Output result X coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_RESULT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Output result Y coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_X1 ((0xDE8U - PKA_RAM_OFFSET)>>2) /*!< Output last double X1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_Y1 ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Output last double Y1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_Z1 ((0xE90U - PKA_RAM_OFFSET)>>2) /*!< Output last double Z1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_X2 ((0xEE4U - PKA_RAM_OFFSET)>>2) /*!< Output check point X2 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_Y2 ((0xF38U - PKA_RAM_OFFSET)>>2) /*!< Output check point Y2 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_Z2 ((0xF8CU - PKA_RAM_OFFSET)>>2) /*!< Output check point Z2 coordinate */ + +/* Point check input data */ +#define PKA_POINT_CHECK_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_POINT_CHECK_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_POINT_CHECK_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_POINT_CHECK_IN_B_COEFF ((0x7FCU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'b' coefficient */ +#define PKA_POINT_CHECK_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_POINT_CHECK_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_POINT_CHECK_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ + +/* Point check output data */ +#define PKA_POINT_CHECK_OUT_ERROR ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Output error */ + +/* ECDSA signature input data */ +#define PKA_ECDSA_SIGN_IN_ORDER_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input order number of bits */ +#define PKA_ECDSA_SIGN_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_ECDSA_SIGN_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECDSA_SIGN_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECDSA_SIGN_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECDSA_SIGN_IN_K ((0x508U - PKA_RAM_OFFSET)>>2) /*!< Input k value of the ECDSA */ +#define PKA_ECDSA_SIGN_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECDSA_SIGN_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ +#define PKA_ECDSA_SIGN_IN_HASH_E ((0xDE8U - PKA_RAM_OFFSET)>>2) /*!< Input e, hash of the message */ +#define PKA_ECDSA_SIGN_IN_PRIVATE_KEY_D ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Input d, private key */ +#define PKA_ECDSA_SIGN_IN_ORDER_N ((0xE94U - PKA_RAM_OFFSET)>>2) /*!< Input n, order of the curve */ + +/* ECDSA signature output data */ +#define PKA_ECDSA_SIGN_OUT_ERROR ((0xEE8U - PKA_RAM_OFFSET)>>2) /*!< Output error */ +#define PKA_ECDSA_SIGN_OUT_SIGNATURE_R ((0x700U - PKA_RAM_OFFSET)>>2) /*!< Output signature r */ +#define PKA_ECDSA_SIGN_OUT_SIGNATURE_S ((0x754U - PKA_RAM_OFFSET)>>2) /*!< Output signature s */ +#define PKA_ECDSA_SIGN_OUT_FINAL_POINT_X ((0x103CU - PKA_RAM_OFFSET)>>2) /*!< Output final point kP X coordinate */ +#define PKA_ECDSA_SIGN_OUT_FINAL_POINT_Y ((0x1090U - PKA_RAM_OFFSET)>>2) /*!< Output final point kP Y coordinate */ + +/* ECDSA verification input data */ +#define PKA_ECDSA_VERIF_IN_ORDER_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input order number of bits */ +#define PKA_ECDSA_VERIF_IN_MOD_NB_BITS ((0x4B4U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_ECDSA_VERIF_IN_A_COEFF_SIGN ((0x45CU - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECDSA_VERIF_IN_A_COEFF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECDSA_VERIF_IN_MOD_GF ((0x4B8U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECDSA_VERIF_IN_INITIAL_POINT_X ((0x5E8U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECDSA_VERIF_IN_INITIAL_POINT_Y ((0x63CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ +#define PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_X ((0xF40U - PKA_RAM_OFFSET)>>2) /*!< Input public key point X coordinate */ +#define PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_Y ((0xF94U - PKA_RAM_OFFSET)>>2) /*!< Input public key point Y coordinate */ +#define PKA_ECDSA_VERIF_IN_SIGNATURE_R ((0x1098U - PKA_RAM_OFFSET)>>2) /*!< Input r, part of the signature */ +#define PKA_ECDSA_VERIF_IN_SIGNATURE_S ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input s, part of the signature */ +#define PKA_ECDSA_VERIF_IN_HASH_E ((0xFE8U - PKA_RAM_OFFSET)>>2) /*!< Input e, hash of the message */ +#define PKA_ECDSA_VERIF_IN_ORDER_N ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input n, order of the curve */ + +/* ECDSA verification output data */ +#define PKA_ECDSA_VERIF_OUT_RESULT ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* RSA CRT exponentiation input data */ +#define PKA_RSA_CRT_EXP_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operands number of bits */ +#define PKA_RSA_CRT_EXP_IN_DP_CRT ((0x65CU - PKA_RAM_OFFSET)>>2) /*!< Input Dp CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_DQ_CRT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Input Dq CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_QINV_CRT ((0x7ECU - PKA_RAM_OFFSET)>>2) /*!< Input qInv CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_PRIME_P ((0x97CU - PKA_RAM_OFFSET)>>2) /*!< Input Prime p */ +#define PKA_RSA_CRT_EXP_IN_PRIME_Q ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input Prime q */ +#define PKA_RSA_CRT_EXP_IN_EXPONENT_BASE ((0xEECU - PKA_RAM_OFFSET)>>2) /*!< Input base of the exponentiation */ + +/* RSA CRT exponentiation output data */ +#define PKA_RSA_CRT_EXP_OUT_RESULT ((0x724U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular reduction input data */ +#define PKA_MODULAR_REDUC_IN_OP_LENGTH ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input operand length */ +#define PKA_MODULAR_REDUC_IN_OPERAND ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand */ +#define PKA_MODULAR_REDUC_IN_MOD_LENGTH ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus length */ +#define PKA_MODULAR_REDUC_IN_MODULUS ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Modular reduction output data */ +#define PKA_MODULAR_REDUC_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic addition input data */ +#define PKA_ARITHMETIC_ADD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_ADD_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_ADD_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic addition output data */ +#define PKA_ARITHMETIC_ADD_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic substraction input data */ +#define PKA_ARITHMETIC_SUB_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_SUB_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_SUB_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic substraction output data */ +#define PKA_ARITHMETIC_SUB_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic multiplication input data */ +#define PKA_ARITHMETIC_MUL_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_MUL_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_MUL_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic multiplication output data */ +#define PKA_ARITHMETIC_MUL_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Comparison input data */ +#define PKA_COMPARISON_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_COMPARISON_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_COMPARISON_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Comparison output data */ +#define PKA_COMPARISON_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular addition input data */ +#define PKA_MODULAR_ADD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_ADD_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_ADD_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MODULAR_ADD_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op3 (modulus) */ + +/* Modular addition output data */ +#define PKA_MODULAR_ADD_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular inversion input data */ +#define PKA_MODULAR_INV_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_INV_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_INV_IN_OP2_MOD ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 (modulus) */ + +/* Modular inversion output data */ +#define PKA_MODULAR_INV_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular substraction input data */ +#define PKA_MODULAR_SUB_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_SUB_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_SUB_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MODULAR_SUB_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op3 */ + +/* Modular substraction output data */ +#define PKA_MODULAR_SUB_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Montgomery multiplication input data */ +#define PKA_MONTGOMERY_MUL_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MONTGOMERY_MUL_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MONTGOMERY_MUL_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MONTGOMERY_MUL_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Montgomery multiplication output data */ +#define PKA_MONTGOMERY_MUL_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Generic Arithmetic input data */ +#define PKA_ARITHMETIC_ALL_OPS_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP3 ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Generic Arithmetic output data */ +#define PKA_ARITHMETIC_ALL_OPS_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/******************************************************************************/ +/* */ +/* FLASH */ +/* */ +/******************************************************************************/ +/******************* Bits definition for FLASH_ACR register *****************/ +#define FLASH_ACR_LATENCY_Pos (0U) +#define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */ +#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk /*!< Latency */ +#define FLASH_ACR_LATENCY_0 (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */ +#define FLASH_ACR_LATENCY_1 (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */ +#define FLASH_ACR_LATENCY_2 (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */ +#define FLASH_ACR_PRFTEN_Pos (8U) +#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk /*!< Prefetch enable */ +#define FLASH_ACR_ICEN_Pos (9U) +#define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk /*!< Instruction cache enable */ +#define FLASH_ACR_DCEN_Pos (10U) +#define FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos) /*!< 0x00000400 */ +#define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk /*!< Data cache enable */ +#define FLASH_ACR_ICRST_Pos (11U) +#define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk /*!< Instruction cache reset */ +#define FLASH_ACR_DCRST_Pos (12U) +#define FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos) /*!< 0x00001000 */ +#define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk /*!< Data cache reset */ +#define FLASH_ACR_PES_Pos (15U) +#define FLASH_ACR_PES_Msk (0x1UL << FLASH_ACR_PES_Pos) /*!< 0x00008000 */ +#define FLASH_ACR_PES FLASH_ACR_PES_Msk /*!< Program/erase suspend request */ +#define FLASH_ACR_EMPTY_Pos (16U) +#define FLASH_ACR_EMPTY_Msk (0x1UL << FLASH_ACR_EMPTY_Pos) /*!< 0x00010000 */ +#define FLASH_ACR_EMPTY FLASH_ACR_EMPTY_Msk /*!< Flash use area empty */ + +#define FLASH_ACR_LATENCY_0WS (0x0UL << FLASH_ACR_LATENCY_Pos) /*!< FLASH Zero wait state */ +#define FLASH_ACR_LATENCY_1WS (FLASH_ACR_LATENCY_0 << FLASH_ACR_LATENCY_Pos) /*!< FLASH One wait state */ +#define FLASH_ACR_LATENCY_2WS (FLASH_ACR_LATENCY_1 << FLASH_ACR_LATENCY_Pos) /*!< FLASH Two wait states */ +#define FLASH_ACR_LATENCY_3WS ((FLASH_ACR_LATENCY_1 | FLASH_ACR_LATENCY_0) << FLASH_ACR_LATENCY_Pos) /*!< FLASH Three wait states */ + +/******************* Bits definition for FLASH_SR register ******************/ +#define FLASH_SR_EOP_Pos (0U) +#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_SR_EOP FLASH_SR_EOP_Msk /*!< End of Operation */ +#define FLASH_SR_OPERR_Pos (1U) +#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk /*!< Operation error */ +#define FLASH_SR_PROGERR_Pos (3U) +#define FLASH_SR_PROGERR_Msk (0x1UL << FLASH_SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_SR_PROGERR FLASH_SR_PROGERR_Msk /*!< Programming error */ +#define FLASH_SR_WRPERR_Pos (4U) +#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk /*!< Write protection error */ +#define FLASH_SR_PGAERR_Pos (5U) +#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk /*!< Programming alignment error */ +#define FLASH_SR_SIZERR_Pos (6U) +#define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk /*!< Size error */ +#define FLASH_SR_PGSERR_Pos (7U) +#define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk /*!< Programming sequence error */ +#define FLASH_SR_MISERR_Pos (8U) +#define FLASH_SR_MISERR_Msk (0x1UL << FLASH_SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_SR_MISERR FLASH_SR_MISERR_Msk /*!< Fast programming data miss error */ +#define FLASH_SR_FASTERR_Pos (9U) +#define FLASH_SR_FASTERR_Msk (0x1UL << FLASH_SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_SR_FASTERR FLASH_SR_FASTERR_Msk /*!< Fast programming error */ +#define FLASH_SR_OPTNV_Pos (13U) +#define FLASH_SR_OPTNV_Msk (0x1UL << FLASH_SR_OPTNV_Pos) /*!< 0x00002000 */ +#define FLASH_SR_OPTNV FLASH_SR_OPTNV_Msk /*!< User option OPTVAL indication */ +#define FLASH_SR_RDERR_Pos (14U) +#define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00004000 */ +#define FLASH_SR_RDERR FLASH_SR_RDERR_Msk /*!< PCROP read error */ +#define FLASH_SR_OPTVERR_Pos (15U) +#define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00008000 */ +#define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk /*!< Option validity error */ +#define FLASH_SR_BSY_Pos (16U) +#define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00010000 */ +#define FLASH_SR_BSY FLASH_SR_BSY_Msk /*!< Flash Busy */ +#define FLASH_SR_CFGBSY_Pos (18U) +#define FLASH_SR_CFGBSY_Msk (0x1UL << FLASH_SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_SR_CFGBSY FLASH_SR_CFGBSY_Msk /*!< Programming or erase configuration busy */ +#define FLASH_SR_PESD_Pos (19U) +#define FLASH_SR_PESD_Msk (0x1UL << FLASH_SR_PESD_Pos) /*!< 0x00080000 */ +#define FLASH_SR_PESD FLASH_SR_PESD_Msk /*!< Programming/erase operation suspended */ + +/******************* Bits definition for FLASH_CR register ******************/ +#define FLASH_CR_PG_Pos (0U) +#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_CR_PG FLASH_CR_PG_Msk /*!< Flash programming */ +#define FLASH_CR_PER_Pos (1U) +#define FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_CR_PER FLASH_CR_PER_Msk /*!< Page erase */ +#define FLASH_CR_MER_Pos (2U) +#define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos) /*!< 0x00000004 */ +#define FLASH_CR_MER FLASH_CR_MER_Msk /*!< Mass erase */ +#define FLASH_CR_PNB_Pos (3U) +#define FLASH_CR_PNB_Msk (0x7FUL << FLASH_CR_PNB_Pos) /*!< 0x000003F8 */ +#define FLASH_CR_PNB FLASH_CR_PNB_Msk /*!< Page number selection mask */ +#define FLASH_CR_STRT_Pos (16U) +#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_CR_STRT FLASH_CR_STRT_Msk /*!< Start an erase operation */ +#define FLASH_CR_OPTSTRT_Pos (17U) +#define FLASH_CR_OPTSTRT_Msk (0x1UL << FLASH_CR_OPTSTRT_Pos) /*!< 0x00020000 */ +#define FLASH_CR_OPTSTRT FLASH_CR_OPTSTRT_Msk /*!< Options modification start */ +#define FLASH_CR_FSTPG_Pos (18U) +#define FLASH_CR_FSTPG_Msk (0x1UL << FLASH_CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_CR_FSTPG FLASH_CR_FSTPG_Msk /*!< Fast programming */ +#define FLASH_CR_EOPIE_Pos (24U) +#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk /*!< End of operation interrupt enable */ +#define FLASH_CR_ERRIE_Pos (25U) +#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk /*!< Error interrupt enable */ +#define FLASH_CR_RDERRIE_Pos (26U) +#define FLASH_CR_RDERRIE_Msk (0x1UL << FLASH_CR_RDERRIE_Pos) /*!< 0x04000000 */ +#define FLASH_CR_RDERRIE FLASH_CR_RDERRIE_Msk /*!< PCROP read error interrupt enable */ +#define FLASH_CR_OBL_LAUNCH_Pos (27U) +#define FLASH_CR_OBL_LAUNCH_Msk (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */ +#define FLASH_CR_OBL_LAUNCH FLASH_CR_OBL_LAUNCH_Msk /*!< Force the option byte loading */ +#define FLASH_CR_OPTLOCK_Pos (30U) +#define FLASH_CR_OPTLOCK_Msk (0x1UL << FLASH_CR_OPTLOCK_Pos) /*!< 0x40000000 */ +#define FLASH_CR_OPTLOCK FLASH_CR_OPTLOCK_Msk /*!< Options lock */ +#define FLASH_CR_LOCK_Pos (31U) +#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */ +#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk /*!< Flash control register lock */ + +/******************* Bits definition for FLASH_ECCR register ****************/ +#define FLASH_ECCR_ADDR_ECC_Pos (0U) +#define FLASH_ECCR_ADDR_ECC_Msk (0x1FFFFUL << FLASH_ECCR_ADDR_ECC_Pos) /*!< 0x0001FFFF */ +#define FLASH_ECCR_ADDR_ECC FLASH_ECCR_ADDR_ECC_Msk /*!< double-word address ECC fail */ +#define FLASH_ECCR_SYSF_ECC_Pos (20U) +#define FLASH_ECCR_SYSF_ECC_Msk (0x1UL << FLASH_ECCR_SYSF_ECC_Pos) /*!< 0x00100000 */ +#define FLASH_ECCR_SYSF_ECC FLASH_ECCR_SYSF_ECC_Msk /*!< System flash ECC fail */ +#define FLASH_ECCR_ECCCIE_Pos (24U) +#define FLASH_ECCR_ECCCIE_Msk (0x1UL << FLASH_ECCR_ECCCIE_Pos) /*!< 0x01000000 */ +#define FLASH_ECCR_ECCCIE FLASH_ECCR_ECCCIE_Msk /*!< ECC correction interrupt enable */ +#define FLASH_ECCR_CPUID_Pos (26U) +#define FLASH_ECCR_CPUID_Msk (0x7UL << FLASH_ECCR_CPUID_Pos) /*!< 0x1C000000 */ +#define FLASH_ECCR_CPUID FLASH_ECCR_CPUID_Msk /*!< CPU identification */ +#define FLASH_ECCR_ECCC_Pos (30U) +#define FLASH_ECCR_ECCC_Msk (0x1UL << FLASH_ECCR_ECCC_Pos) /*!< 0x40000000 */ +#define FLASH_ECCR_ECCC FLASH_ECCR_ECCC_Msk /*!< ECC correction */ +#define FLASH_ECCR_ECCD_Pos (31U) +#define FLASH_ECCR_ECCD_Msk (0x1UL << FLASH_ECCR_ECCD_Pos) /*!< 0x80000000 */ +#define FLASH_ECCR_ECCD FLASH_ECCR_ECCD_Msk /*!< ECC detection */ + +/******************* Bits definition for FLASH_OPTR register ****************/ +#define FLASH_OPTR_RDP_Pos (0U) +#define FLASH_OPTR_RDP_Msk (0xFFUL << FLASH_OPTR_RDP_Pos) /*!< 0x000000FF */ +#define FLASH_OPTR_RDP FLASH_OPTR_RDP_Msk /*!< Read protection level */ +#define FLASH_OPTR_ESE_Pos (8U) +#define FLASH_OPTR_ESE_Msk (0x1UL << FLASH_OPTR_ESE_Pos) /*!< 0x00000100 */ +#define FLASH_OPTR_ESE FLASH_OPTR_ESE_Msk /*!< Security enable */ +#define FLASH_OPTR_BOR_LEV_Pos (9U) +#define FLASH_OPTR_BOR_LEV_Msk (0x7UL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000E00 */ +#define FLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk /*!< BOR reset level mask */ +#define FLASH_OPTR_BOR_LEV_0 (0x1U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000200 */ +#define FLASH_OPTR_BOR_LEV_1 (0x2U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000400 */ +#define FLASH_OPTR_BOR_LEV_2 (0x4U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000800 */ +#define FLASH_OPTR_nRST_STOP_Pos (12U) +#define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00001000 */ +#define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk /*!< Reset option in Stop mode */ +#define FLASH_OPTR_nRST_STDBY_Pos (13U) +#define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00002000 */ +#define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk /*!< Reset option in Standby mode */ +#define FLASH_OPTR_nRST_SHDW_Pos (14U) +#define FLASH_OPTR_nRST_SHDW_Msk (0x1UL << FLASH_OPTR_nRST_SHDW_Pos) /*!< 0x00004000 */ +#define FLASH_OPTR_nRST_SHDW FLASH_OPTR_nRST_SHDW_Msk /*!< Reset option in Shutdown mode */ +#define FLASH_OPTR_IWDG_SW_Pos (16U) +#define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00010000 */ +#define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk /*!< Independent watchdog selection */ +#define FLASH_OPTR_IWDG_STOP_Pos (17U) +#define FLASH_OPTR_IWDG_STOP_Msk (0x1UL << FLASH_OPTR_IWDG_STOP_Pos) /*!< 0x00020000 */ +#define FLASH_OPTR_IWDG_STOP FLASH_OPTR_IWDG_STOP_Msk /*!< Independent watchdog counter option in Stop mode */ +#define FLASH_OPTR_IWDG_STDBY_Pos (18U) +#define FLASH_OPTR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos) /*!< 0x00040000 */ +#define FLASH_OPTR_IWDG_STDBY FLASH_OPTR_IWDG_STDBY_Msk /*!< Independent watchdog counter option in Standby mode */ +#define FLASH_OPTR_WWDG_SW_Pos (19U) +#define FLASH_OPTR_WWDG_SW_Msk (0x1UL << FLASH_OPTR_WWDG_SW_Pos) /*!< 0x00080000 */ +#define FLASH_OPTR_WWDG_SW FLASH_OPTR_WWDG_SW_Msk /*!< Window watchdog selection */ +#define FLASH_OPTR_nBOOT1_Pos (23U) +#define FLASH_OPTR_nBOOT1_Msk (0x1UL << FLASH_OPTR_nBOOT1_Pos) /*!< 0x00800000 */ +#define FLASH_OPTR_nBOOT1 FLASH_OPTR_nBOOT1_Msk /*!< Boot Configuration */ +#define FLASH_OPTR_SRAM2PE_Pos (24U) +#define FLASH_OPTR_SRAM2PE_Msk (0x1UL << FLASH_OPTR_SRAM2PE_Pos) /*!< 0x01000000 */ +#define FLASH_OPTR_SRAM2PE FLASH_OPTR_SRAM2PE_Msk /*!< SRAM2 parity check enable */ +#define FLASH_OPTR_SRAM2RST_Pos (25U) +#define FLASH_OPTR_SRAM2RST_Msk (0x1UL << FLASH_OPTR_SRAM2RST_Pos) /*!< 0x02000000 */ +#define FLASH_OPTR_SRAM2RST FLASH_OPTR_SRAM2RST_Msk /*!< SRAM2 erase option when system reset */ +#define FLASH_OPTR_nSWBOOT0_Pos (26U) +#define FLASH_OPTR_nSWBOOT0_Msk (0x1UL << FLASH_OPTR_nSWBOOT0_Pos) /*!< 0x04000000 */ +#define FLASH_OPTR_nSWBOOT0 FLASH_OPTR_nSWBOOT0_Msk /*!< Software BOOT0 */ +#define FLASH_OPTR_nBOOT0_Pos (27U) +#define FLASH_OPTR_nBOOT0_Msk (0x1UL << FLASH_OPTR_nBOOT0_Pos) /*!< 0x08000000 */ +#define FLASH_OPTR_nBOOT0 FLASH_OPTR_nBOOT0_Msk /*!< BOOT0 option bit */ +#define FLASH_OPTR_AGC_TRIM_Pos (29U) +#define FLASH_OPTR_AGC_TRIM_Msk (0x7UL << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0xE0000000 */ +#define FLASH_OPTR_AGC_TRIM FLASH_OPTR_AGC_TRIM_Msk /*!< Automatic Gain Control trimming mask */ +#define FLASH_OPTR_AGC_TRIM_0 (0x1U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x20000000 */ +#define FLASH_OPTR_AGC_TRIM_1 (0x2U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x40000000 */ +#define FLASH_OPTR_AGC_TRIM_2 (0x4U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for FLASH_PCROP1ASR register ************/ +#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos (0U) +#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk (0xFFUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos) /*!< 0x000000FF */ +#define FLASH_PCROP1ASR_PCROP1A_STRT FLASH_PCROP1ASR_PCROP1A_STRT_Msk /*!< PCROP area A start offset */ + +/****************** Bits definition for FLASH_PCROP1AER register ************/ +#define FLASH_PCROP1AER_PCROP1A_END_Pos (0U) +#define FLASH_PCROP1AER_PCROP1A_END_Msk (0xFFUL << FLASH_PCROP1AER_PCROP1A_END_Pos) /*!< 0x000000FF */ +#define FLASH_PCROP1AER_PCROP1A_END FLASH_PCROP1AER_PCROP1A_END_Msk /*!< PCROP area A end offset */ +#define FLASH_PCROP1AER_PCROP_RDP_Pos (31U) +#define FLASH_PCROP1AER_PCROP_RDP_Msk (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos) /*!< 0x80000000 */ +#define FLASH_PCROP1AER_PCROP_RDP FLASH_PCROP1AER_PCROP_RDP_Msk /*!< PCROP area preserved when RDP level decreased */ + +/****************** Bits definition for FLASH_WRP1AR register ***************/ +#define FLASH_WRP1AR_WRP1A_STRT_Pos (0U) +#define FLASH_WRP1AR_WRP1A_STRT_Msk (0x7FUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x0000007F */ +#define FLASH_WRP1AR_WRP1A_STRT FLASH_WRP1AR_WRP1A_STRT_Msk /*!< WRP area A start offset */ +#define FLASH_WRP1AR_WRP1A_END_Pos (16U) +#define FLASH_WRP1AR_WRP1A_END_Msk (0x7FUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x007F0000 */ +#define FLASH_WRP1AR_WRP1A_END FLASH_WRP1AR_WRP1A_END_Msk /*!< WRP area A end offset */ + +/****************** Bits definition for FLASH_WRP1BR register ***************/ +#define FLASH_WRP1BR_WRP1B_STRT_Pos (0U) +#define FLASH_WRP1BR_WRP1B_STRT_Msk (0x7FUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x0000007F */ +#define FLASH_WRP1BR_WRP1B_STRT FLASH_WRP1BR_WRP1B_STRT_Msk /*!< WRP area B start offset */ +#define FLASH_WRP1BR_WRP1B_END_Pos (16U) +#define FLASH_WRP1BR_WRP1B_END_Msk (0x7FUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x007F0000 */ +#define FLASH_WRP1BR_WRP1B_END FLASH_WRP1BR_WRP1B_END_Msk /*!< WRP area B end offset */ + +/****************** Bits definition for FLASH_PCROP1BSR register ************/ +#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos (0U) +#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk (0xFFUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos) /*!< 0x000000FF */ +#define FLASH_PCROP1BSR_PCROP1B_STRT FLASH_PCROP1BSR_PCROP1B_STRT_Msk /*!< PCROP area B start offset */ + +/****************** Bits definition for FLASH_PCROP1BER register ************/ +#define FLASH_PCROP1BER_PCROP1B_END_Pos (0U) +#define FLASH_PCROP1BER_PCROP1B_END_Msk (0xFFUL << FLASH_PCROP1BER_PCROP1B_END_Pos) /*!< 0x000000FF */ +#define FLASH_PCROP1BER_PCROP1B_END FLASH_PCROP1BER_PCROP1B_END_Msk /*!< PCROP area B end offset */ + +/****************** Bits definition for FLASH_IPCCBR register ************/ +#define FLASH_IPCCBR_IPCCDBA_Pos (0U) +#define FLASH_IPCCBR_IPCCDBA_Msk (0x3FFFUL << FLASH_IPCCBR_IPCCDBA_Pos) /*!< 0x00003FFF */ +#define FLASH_IPCCBR_IPCCDBA FLASH_IPCCBR_IPCCDBA_Msk /*!< IPCC data buffer base address */ + +/****************** Bits definition for FLASH_SFR register ************/ +#define FLASH_SFR_SFSA_Pos (0U) +#define FLASH_SFR_SFSA_Msk (0x7FUL << FLASH_SFR_SFSA_Pos) /*!< 0x0000007F */ +#define FLASH_SFR_SFSA FLASH_SFR_SFSA_Msk /* Secure flash start address */ +#define FLASH_SFR_FSD_Pos (7U) +#define FLASH_SFR_FSD_Msk (0x1UL << FLASH_SFR_FSD_Pos) /*!< 0x00000100 */ +#define FLASH_SFR_FSD FLASH_SFR_FSD_Msk /* Flash mode secure */ +#define FLASH_SFR_DDS_Pos (12U) +#define FLASH_SFR_DDS_Msk (0x1UL << FLASH_SFR_DDS_Pos) /*!< 0x00001000 */ +#define FLASH_SFR_DDS FLASH_SFR_DDS_Msk /* Enabling and disabling CPU2 Debug access */ + +/****************** Bits definition for FLASH_SRRVR register ************/ +#define FLASH_SRRVR_SBRV_Pos (0U) +#define FLASH_SRRVR_SBRV_Msk (0x1FFFFUL << FLASH_SRRVR_SBRV_Pos) /*!< 0x0001FFFF */ +#define FLASH_SRRVR_SBRV FLASH_SRRVR_SBRV_Msk /* SCPU2 boot reset vector memory offset */ + +#define FLASH_SRRVR_SBRSA_Pos (18U) +#define FLASH_SRRVR_SBRSA_Msk (0x1FUL << FLASH_SRRVR_SBRSA_Pos) /*!< 0x007C0000 */ +#define FLASH_SRRVR_SBRSA FLASH_SRRVR_SBRSA_Msk /* Secure backup SRAM2a start address */ +#define FLASH_SRRVR_BRSD_Pos (23U) +#define FLASH_SRRVR_BRSD_Msk (0x1UL << FLASH_SRRVR_BRSD_Pos) /*!< 0x00800000 */ +#define FLASH_SRRVR_BRSD FLASH_SRRVR_BRSD_Msk /* Backup SRAM2A secure mode */ + +#define FLASH_SRRVR_SNBRSA_Pos (25U) +#define FLASH_SRRVR_SNBRSA_Msk (0x1FUL << FLASH_SRRVR_SNBRSA_Pos) /*!< 0x3E000000 */ +#define FLASH_SRRVR_SNBRSA FLASH_SRRVR_SNBRSA_Msk /* Secure non-backup SRAM2b start address */ +#define FLASH_SRRVR_NBRSD_Pos (30U) +#define FLASH_SRRVR_NBRSD_Msk (0x1UL << FLASH_SRRVR_NBRSD_Pos) /*!< 0x40000000 */ +#define FLASH_SRRVR_NBRSD FLASH_SRRVR_NBRSD_Msk /* Non-backup SRAM2B secure mode */ +#define FLASH_SRRVR_C2OPT_Pos (31U) +#define FLASH_SRRVR_C2OPT_Msk (0x1UL << FLASH_SRRVR_C2OPT_Pos) /*!< 0x80000000 */ +#define FLASH_SRRVR_C2OPT FLASH_SRRVR_C2OPT_Msk /* SCPU2 boot reset vector memory selection */ + +/****************** Bits definition for FLASH_C2ACR register ************/ +#define FLASH_C2ACR_PRFTEN_Pos (8U) +#define FLASH_C2ACR_PRFTEN_Msk (0x1UL << FLASH_C2ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_C2ACR_PRFTEN FLASH_C2ACR_PRFTEN_Msk /*!< CPU2 Prefetch enable */ +#define FLASH_C2ACR_ICEN_Pos (9U) +#define FLASH_C2ACR_ICEN_Msk (0x1UL << FLASH_C2ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_C2ACR_ICEN FLASH_C2ACR_ICEN_Msk /*!< CPU2 Instruction cache enable */ +#define FLASH_C2ACR_ICRST_Pos (11U) +#define FLASH_C2ACR_ICRST_Msk (0x1UL << FLASH_C2ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_C2ACR_ICRST FLASH_C2ACR_ICRST_Msk /*!< CPU2 Instruction cache reset */ +#define FLASH_C2ACR_PES_Pos (15U) +#define FLASH_C2ACR_PES_Msk (0x1UL << FLASH_C2ACR_PES_Pos) /*!< 0x00008000 */ +#define FLASH_C2ACR_PES FLASH_C2ACR_PES_Msk /*!< CPU2 Program/erase suspend request */ + +/****************** Bits definition for FLASH_C2SR register ************/ +#define FLASH_C2SR_EOP_Pos (0U) +#define FLASH_C2SR_EOP_Msk (0x1UL << FLASH_C2SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_C2SR_EOP FLASH_C2SR_EOP_Msk /*!< CPU2 End of operation */ +#define FLASH_C2SR_OPERR_Pos (1U) +#define FLASH_C2SR_OPERR_Msk (0x1UL << FLASH_C2SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_C2SR_OPERR FLASH_C2SR_OPERR_Msk /*!< CPU2 Operation error */ +#define FLASH_C2SR_PROGERR_Pos (3U) +#define FLASH_C2SR_PROGERR_Msk (0x1UL << FLASH_C2SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_C2SR_PROGERR FLASH_C2SR_PROGERR_Msk /*!< CPU2 Programming error */ +#define FLASH_C2SR_WRPERR_Pos (4U) +#define FLASH_C2SR_WRPERR_Msk (0x1UL << FLASH_C2SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_C2SR_WRPERR FLASH_C2SR_WRPERR_Msk /*!< CPU2 Write protection error */ +#define FLASH_C2SR_PGAERR_Pos (5U) +#define FLASH_C2SR_PGAERR_Msk (0x1UL << FLASH_C2SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_C2SR_PGAERR FLASH_C2SR_PGAERR_Msk /*!< CPU2 Programming alignment error */ +#define FLASH_C2SR_SIZERR_Pos (6U) +#define FLASH_C2SR_SIZERR_Msk (0x1UL << FLASH_C2SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_C2SR_SIZERR FLASH_C2SR_SIZERR_Msk /*!< CPU2 Size error */ +#define FLASH_C2SR_PGSERR_Pos (7U) +#define FLASH_C2SR_PGSERR_Msk (0x1UL << FLASH_C2SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_C2SR_PGSERR FLASH_C2SR_PGSERR_Msk /*!< CPU2 Programming sequence error */ +#define FLASH_C2SR_MISERR_Pos (8U) +#define FLASH_C2SR_MISERR_Msk (0x1UL << FLASH_C2SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_C2SR_MISERR FLASH_C2SR_MISERR_Msk /*!< CPU2 Fast programming data miss error */ +#define FLASH_C2SR_FASTERR_Pos (9U) +#define FLASH_C2SR_FASTERR_Msk (0x1UL << FLASH_C2SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_C2SR_FASTERR FLASH_C2SR_FASTERR_Msk /*!< CPU2 Fast programming error */ +#define FLASH_C2SR_RDERR_Pos (14U) +#define FLASH_C2SR_RDERR_Msk (0x1UL << FLASH_C2SR_RDERR_Pos) /*!< 0x00004000 */ +#define FLASH_C2SR_RDERR FLASH_C2SR_RDERR_Msk /*!< CPU2 PCROP read error */ +#define FLASH_C2SR_BSY_Pos (16U) +#define FLASH_C2SR_BSY_Msk (0x1UL << FLASH_C2SR_BSY_Pos) /*!< 0x00010000 */ +#define FLASH_C2SR_BSY FLASH_C2SR_BSY_Msk /*!< CPU2 Flash busy */ +#define FLASH_C2SR_CFGBSY_Pos (18U) +#define FLASH_C2SR_CFGBSY_Msk (0x1UL << FLASH_C2SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_C2SR_CFGBSY FLASH_C2SR_CFGBSY_Msk /*!< CPU2 Programming or erase configuration busy */ +#define FLASH_C2SR_PESD_Pos (19U) +#define FLASH_C2SR_PESD_Msk (0x1UL << FLASH_C2SR_PESD_Pos) /*!< 0x00080000 */ +#define FLASH_C2SR_PESD FLASH_C2SR_PESD_Msk /*!< CPU2 Programming/erase operation suspended */ + +/****************** Bits definition for FLASH_C2CR register ************/ +#define FLASH_C2CR_PG_Pos (0U) +#define FLASH_C2CR_PG_Msk (0x1UL << FLASH_C2CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_C2CR_PG FLASH_C2CR_PG_Msk /*!< CPU2 Flash programming */ +#define FLASH_C2CR_PER_Pos (1U) +#define FLASH_C2CR_PER_Msk (0x1UL << FLASH_C2CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_C2CR_PER FLASH_C2CR_PER_Msk /*!< CPU2 Page erase */ +#define FLASH_C2CR_MER_Pos (2U) +#define FLASH_C2CR_MER_Msk (0x1UL << FLASH_C2CR_MER_Pos) /*!< 0x00000004 */ +#define FLASH_C2CR_MER FLASH_C2CR_MER_Msk /*!< CPU2 Mass erase */ +#define FLASH_C2CR_PNB_Pos (3U) +#define FLASH_C2CR_PNB_Msk (0x7FUL << FLASH_C2CR_PNB_Pos) /*!< 0x000003F8 */ +#define FLASH_C2CR_PNB FLASH_C2CR_PNB_Msk /*!< CPU2 Page number selection mask */ +#define FLASH_C2CR_STRT_Pos (16U) +#define FLASH_C2CR_STRT_Msk (0x1UL << FLASH_C2CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_C2CR_STRT FLASH_C2CR_STRT_Msk /*!< CPU2 Start an erase operation */ +#define FLASH_C2CR_FSTPG_Pos (18U) +#define FLASH_C2CR_FSTPG_Msk (0x1UL << FLASH_C2CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_C2CR_FSTPG FLASH_C2CR_FSTPG_Msk /*!< CPU2 Fast programming */ +#define FLASH_C2CR_EOPIE_Pos (24U) +#define FLASH_C2CR_EOPIE_Msk (0x1UL << FLASH_C2CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_C2CR_EOPIE FLASH_C2CR_EOPIE_Msk /*!< CPU2 End of operation interrupt enable */ +#define FLASH_C2CR_ERRIE_Pos (25U) +#define FLASH_C2CR_ERRIE_Msk (0x1UL << FLASH_C2CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_C2CR_ERRIE FLASH_C2CR_ERRIE_Msk /*!< CPU2 Error interrupt enable */ +#define FLASH_C2CR_RDERRIE_Pos (26U) +#define FLASH_C2CR_RDERRIE_Msk (0x1UL << FLASH_C2CR_RDERRIE_Pos) /*!< 0x04000000 */ +#define FLASH_C2CR_RDERRIE FLASH_C2CR_RDERRIE_Msk /*!< CPU2 PCROP read error interrupt enable */ + +/******************************************************************************/ +/* */ +/* General Purpose I/O */ +/* */ +/******************************************************************************/ +/****************** Bits definition for GPIO_MODER register *****************/ +#define GPIO_MODER_MODE0_Pos (0U) +#define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */ +#define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk +#define GPIO_MODER_MODE0_0 (0x1U << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */ +#define GPIO_MODER_MODE0_1 (0x2U << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */ +#define GPIO_MODER_MODE1_Pos (2U) +#define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */ +#define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk +#define GPIO_MODER_MODE1_0 (0x1U << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */ +#define GPIO_MODER_MODE1_1 (0x2U << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */ +#define GPIO_MODER_MODE2_Pos (4U) +#define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */ +#define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk +#define GPIO_MODER_MODE2_0 (0x1U << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */ +#define GPIO_MODER_MODE2_1 (0x2U << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */ +#define GPIO_MODER_MODE3_Pos (6U) +#define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */ +#define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk +#define GPIO_MODER_MODE3_0 (0x1U << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */ +#define GPIO_MODER_MODE3_1 (0x2U << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */ +#define GPIO_MODER_MODE4_Pos (8U) +#define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */ +#define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk +#define GPIO_MODER_MODE4_0 (0x1U << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */ +#define GPIO_MODER_MODE4_1 (0x2U << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */ +#define GPIO_MODER_MODE5_Pos (10U) +#define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */ +#define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk +#define GPIO_MODER_MODE5_0 (0x1U << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */ +#define GPIO_MODER_MODE5_1 (0x2U << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */ +#define GPIO_MODER_MODE6_Pos (12U) +#define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */ +#define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk +#define GPIO_MODER_MODE6_0 (0x1U << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */ +#define GPIO_MODER_MODE6_1 (0x2U << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */ +#define GPIO_MODER_MODE7_Pos (14U) +#define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */ +#define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk +#define GPIO_MODER_MODE7_0 (0x1U << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */ +#define GPIO_MODER_MODE7_1 (0x2U << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */ +#define GPIO_MODER_MODE8_Pos (16U) +#define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */ +#define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk +#define GPIO_MODER_MODE8_0 (0x1U << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */ +#define GPIO_MODER_MODE8_1 (0x2U << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */ +#define GPIO_MODER_MODE9_Pos (18U) +#define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */ +#define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk +#define GPIO_MODER_MODE9_0 (0x1U << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */ +#define GPIO_MODER_MODE9_1 (0x2U << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */ +#define GPIO_MODER_MODE10_Pos (20U) +#define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */ +#define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk +#define GPIO_MODER_MODE10_0 (0x1U << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */ +#define GPIO_MODER_MODE10_1 (0x2U << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */ +#define GPIO_MODER_MODE11_Pos (22U) +#define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */ +#define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk +#define GPIO_MODER_MODE11_0 (0x1U << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */ +#define GPIO_MODER_MODE11_1 (0x2U << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */ +#define GPIO_MODER_MODE12_Pos (24U) +#define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */ +#define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk +#define GPIO_MODER_MODE12_0 (0x1U << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */ +#define GPIO_MODER_MODE12_1 (0x2U << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */ +#define GPIO_MODER_MODE13_Pos (26U) +#define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */ +#define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk +#define GPIO_MODER_MODE13_0 (0x1U << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */ +#define GPIO_MODER_MODE13_1 (0x2U << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */ +#define GPIO_MODER_MODE14_Pos (28U) +#define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */ +#define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk +#define GPIO_MODER_MODE14_0 (0x1U << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */ +#define GPIO_MODER_MODE14_1 (0x2U << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */ +#define GPIO_MODER_MODE15_Pos (30U) +#define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */ +#define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk +#define GPIO_MODER_MODE15_0 (0x1U << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */ +#define GPIO_MODER_MODE15_1 (0x2U << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_OTYPER register ****************/ +#define GPIO_OTYPER_OT0_Pos (0U) +#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */ +#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk +#define GPIO_OTYPER_OT1_Pos (1U) +#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */ +#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk +#define GPIO_OTYPER_OT2_Pos (2U) +#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */ +#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk +#define GPIO_OTYPER_OT3_Pos (3U) +#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */ +#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk +#define GPIO_OTYPER_OT4_Pos (4U) +#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */ +#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk +#define GPIO_OTYPER_OT5_Pos (5U) +#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */ +#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk +#define GPIO_OTYPER_OT6_Pos (6U) +#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */ +#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk +#define GPIO_OTYPER_OT7_Pos (7U) +#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */ +#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk +#define GPIO_OTYPER_OT8_Pos (8U) +#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */ +#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk +#define GPIO_OTYPER_OT9_Pos (9U) +#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */ +#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk +#define GPIO_OTYPER_OT10_Pos (10U) +#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */ +#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk +#define GPIO_OTYPER_OT11_Pos (11U) +#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */ +#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk +#define GPIO_OTYPER_OT12_Pos (12U) +#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */ +#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk +#define GPIO_OTYPER_OT13_Pos (13U) +#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */ +#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk +#define GPIO_OTYPER_OT14_Pos (14U) +#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */ +#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk +#define GPIO_OTYPER_OT15_Pos (15U) +#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */ +#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk + +/****************** Bits definition for GPIO_OSPEEDR register ***************/ +#define GPIO_OSPEEDR_OSPEED0_Pos (0U) +#define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */ +#define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk +#define GPIO_OSPEEDR_OSPEED0_0 (0x1U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */ +#define GPIO_OSPEEDR_OSPEED0_1 (0x2U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */ +#define GPIO_OSPEEDR_OSPEED1_Pos (2U) +#define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */ +#define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk +#define GPIO_OSPEEDR_OSPEED1_0 (0x1U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */ +#define GPIO_OSPEEDR_OSPEED1_1 (0x2U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */ +#define GPIO_OSPEEDR_OSPEED2_Pos (4U) +#define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */ +#define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk +#define GPIO_OSPEEDR_OSPEED2_0 (0x1U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */ +#define GPIO_OSPEEDR_OSPEED2_1 (0x2U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */ +#define GPIO_OSPEEDR_OSPEED3_Pos (6U) +#define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */ +#define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk +#define GPIO_OSPEEDR_OSPEED3_0 (0x1U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */ +#define GPIO_OSPEEDR_OSPEED3_1 (0x2U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */ +#define GPIO_OSPEEDR_OSPEED4_Pos (8U) +#define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */ +#define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk +#define GPIO_OSPEEDR_OSPEED4_0 (0x1U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */ +#define GPIO_OSPEEDR_OSPEED4_1 (0x2U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */ +#define GPIO_OSPEEDR_OSPEED5_Pos (10U) +#define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */ +#define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk +#define GPIO_OSPEEDR_OSPEED5_0 (0x1U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */ +#define GPIO_OSPEEDR_OSPEED5_1 (0x2U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */ +#define GPIO_OSPEEDR_OSPEED6_Pos (12U) +#define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */ +#define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk +#define GPIO_OSPEEDR_OSPEED6_0 (0x1U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */ +#define GPIO_OSPEEDR_OSPEED6_1 (0x2U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */ +#define GPIO_OSPEEDR_OSPEED7_Pos (14U) +#define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */ +#define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk +#define GPIO_OSPEEDR_OSPEED7_0 (0x1U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */ +#define GPIO_OSPEEDR_OSPEED7_1 (0x2U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */ +#define GPIO_OSPEEDR_OSPEED8_Pos (16U) +#define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */ +#define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk +#define GPIO_OSPEEDR_OSPEED8_0 (0x1U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */ +#define GPIO_OSPEEDR_OSPEED8_1 (0x2U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */ +#define GPIO_OSPEEDR_OSPEED9_Pos (18U) +#define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */ +#define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk +#define GPIO_OSPEEDR_OSPEED9_0 (0x1U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */ +#define GPIO_OSPEEDR_OSPEED9_1 (0x2U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */ +#define GPIO_OSPEEDR_OSPEED10_Pos (20U) +#define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */ +#define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk +#define GPIO_OSPEEDR_OSPEED10_0 (0x1U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */ +#define GPIO_OSPEEDR_OSPEED10_1 (0x2U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */ +#define GPIO_OSPEEDR_OSPEED11_Pos (22U) +#define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */ +#define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk +#define GPIO_OSPEEDR_OSPEED11_0 (0x1U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */ +#define GPIO_OSPEEDR_OSPEED11_1 (0x2U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */ +#define GPIO_OSPEEDR_OSPEED12_Pos (24U) +#define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */ +#define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk +#define GPIO_OSPEEDR_OSPEED12_0 (0x1U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */ +#define GPIO_OSPEEDR_OSPEED12_1 (0x2U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */ +#define GPIO_OSPEEDR_OSPEED13_Pos (26U) +#define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */ +#define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk +#define GPIO_OSPEEDR_OSPEED13_0 (0x1U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */ +#define GPIO_OSPEEDR_OSPEED13_1 (0x2U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */ +#define GPIO_OSPEEDR_OSPEED14_Pos (28U) +#define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */ +#define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk +#define GPIO_OSPEEDR_OSPEED14_0 (0x1U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */ +#define GPIO_OSPEEDR_OSPEED14_1 (0x2U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */ +#define GPIO_OSPEEDR_OSPEED15_Pos (30U) +#define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */ +#define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk +#define GPIO_OSPEEDR_OSPEED15_0 (0x1U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */ +#define GPIO_OSPEEDR_OSPEED15_1 (0x2U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_PUPDR register *****************/ +#define GPIO_PUPDR_PUPD0_Pos (0U) +#define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ +#define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk +#define GPIO_PUPDR_PUPD0_0 (0x1U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ +#define GPIO_PUPDR_PUPD0_1 (0x2U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ +#define GPIO_PUPDR_PUPD1_Pos (2U) +#define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ +#define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk +#define GPIO_PUPDR_PUPD1_0 (0x1U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ +#define GPIO_PUPDR_PUPD1_1 (0x2U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ +#define GPIO_PUPDR_PUPD2_Pos (4U) +#define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ +#define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk +#define GPIO_PUPDR_PUPD2_0 (0x1U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ +#define GPIO_PUPDR_PUPD2_1 (0x2U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ +#define GPIO_PUPDR_PUPD3_Pos (6U) +#define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ +#define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk +#define GPIO_PUPDR_PUPD3_0 (0x1U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ +#define GPIO_PUPDR_PUPD3_1 (0x2U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ +#define GPIO_PUPDR_PUPD4_Pos (8U) +#define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ +#define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk +#define GPIO_PUPDR_PUPD4_0 (0x1U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ +#define GPIO_PUPDR_PUPD4_1 (0x2U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ +#define GPIO_PUPDR_PUPD5_Pos (10U) +#define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ +#define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk +#define GPIO_PUPDR_PUPD5_0 (0x1U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ +#define GPIO_PUPDR_PUPD5_1 (0x2U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ +#define GPIO_PUPDR_PUPD6_Pos (12U) +#define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ +#define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk +#define GPIO_PUPDR_PUPD6_0 (0x1U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ +#define GPIO_PUPDR_PUPD6_1 (0x2U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ +#define GPIO_PUPDR_PUPD7_Pos (14U) +#define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ +#define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk +#define GPIO_PUPDR_PUPD7_0 (0x1U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ +#define GPIO_PUPDR_PUPD7_1 (0x2U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ +#define GPIO_PUPDR_PUPD8_Pos (16U) +#define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ +#define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk +#define GPIO_PUPDR_PUPD8_0 (0x1U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ +#define GPIO_PUPDR_PUPD8_1 (0x2U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ +#define GPIO_PUPDR_PUPD9_Pos (18U) +#define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ +#define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk +#define GPIO_PUPDR_PUPD9_0 (0x1U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ +#define GPIO_PUPDR_PUPD9_1 (0x2U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ +#define GPIO_PUPDR_PUPD10_Pos (20U) +#define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ +#define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk +#define GPIO_PUPDR_PUPD10_0 (0x1U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ +#define GPIO_PUPDR_PUPD10_1 (0x2U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ +#define GPIO_PUPDR_PUPD11_Pos (22U) +#define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ +#define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk +#define GPIO_PUPDR_PUPD11_0 (0x1U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ +#define GPIO_PUPDR_PUPD11_1 (0x2U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ +#define GPIO_PUPDR_PUPD12_Pos (24U) +#define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ +#define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk +#define GPIO_PUPDR_PUPD12_0 (0x1U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ +#define GPIO_PUPDR_PUPD12_1 (0x2U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ +#define GPIO_PUPDR_PUPD13_Pos (26U) +#define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ +#define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk +#define GPIO_PUPDR_PUPD13_0 (0x1U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ +#define GPIO_PUPDR_PUPD13_1 (0x2U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ +#define GPIO_PUPDR_PUPD14_Pos (28U) +#define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ +#define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk +#define GPIO_PUPDR_PUPD14_0 (0x1U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ +#define GPIO_PUPDR_PUPD14_1 (0x2U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ +#define GPIO_PUPDR_PUPD15_Pos (30U) +#define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ +#define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk +#define GPIO_PUPDR_PUPD15_0 (0x1U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ +#define GPIO_PUPDR_PUPD15_1 (0x2U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_IDR register *******************/ +#define GPIO_IDR_ID0_Pos (0U) +#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ +#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk +#define GPIO_IDR_ID1_Pos (1U) +#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ +#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk +#define GPIO_IDR_ID2_Pos (2U) +#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ +#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk +#define GPIO_IDR_ID3_Pos (3U) +#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ +#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk +#define GPIO_IDR_ID4_Pos (4U) +#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ +#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk +#define GPIO_IDR_ID5_Pos (5U) +#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ +#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk +#define GPIO_IDR_ID6_Pos (6U) +#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ +#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk +#define GPIO_IDR_ID7_Pos (7U) +#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ +#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk +#define GPIO_IDR_ID8_Pos (8U) +#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ +#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk +#define GPIO_IDR_ID9_Pos (9U) +#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ +#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk +#define GPIO_IDR_ID10_Pos (10U) +#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ +#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk +#define GPIO_IDR_ID11_Pos (11U) +#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ +#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk +#define GPIO_IDR_ID12_Pos (12U) +#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ +#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk +#define GPIO_IDR_ID13_Pos (13U) +#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ +#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk +#define GPIO_IDR_ID14_Pos (14U) +#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ +#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk +#define GPIO_IDR_ID15_Pos (15U) +#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ +#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk + +/****************** Bits definition for GPIO_ODR register *******************/ +#define GPIO_ODR_OD0_Pos (0U) +#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ +#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk +#define GPIO_ODR_OD1_Pos (1U) +#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ +#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk +#define GPIO_ODR_OD2_Pos (2U) +#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ +#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk +#define GPIO_ODR_OD3_Pos (3U) +#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ +#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk +#define GPIO_ODR_OD4_Pos (4U) +#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ +#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk +#define GPIO_ODR_OD5_Pos (5U) +#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ +#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk +#define GPIO_ODR_OD6_Pos (6U) +#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ +#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk +#define GPIO_ODR_OD7_Pos (7U) +#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ +#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk +#define GPIO_ODR_OD8_Pos (8U) +#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ +#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk +#define GPIO_ODR_OD9_Pos (9U) +#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ +#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk +#define GPIO_ODR_OD10_Pos (10U) +#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ +#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk +#define GPIO_ODR_OD11_Pos (11U) +#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ +#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk +#define GPIO_ODR_OD12_Pos (12U) +#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ +#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk +#define GPIO_ODR_OD13_Pos (13U) +#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ +#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk +#define GPIO_ODR_OD14_Pos (14U) +#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ +#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk +#define GPIO_ODR_OD15_Pos (15U) +#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ +#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk + +/****************** Bits definition for GPIO_BSRR register ******************/ +#define GPIO_BSRR_BS0_Pos (0U) +#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */ +#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk +#define GPIO_BSRR_BS1_Pos (1U) +#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */ +#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk +#define GPIO_BSRR_BS2_Pos (2U) +#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */ +#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk +#define GPIO_BSRR_BS3_Pos (3U) +#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */ +#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk +#define GPIO_BSRR_BS4_Pos (4U) +#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */ +#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk +#define GPIO_BSRR_BS5_Pos (5U) +#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */ +#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk +#define GPIO_BSRR_BS6_Pos (6U) +#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */ +#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk +#define GPIO_BSRR_BS7_Pos (7U) +#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */ +#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk +#define GPIO_BSRR_BS8_Pos (8U) +#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */ +#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk +#define GPIO_BSRR_BS9_Pos (9U) +#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */ +#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk +#define GPIO_BSRR_BS10_Pos (10U) +#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */ +#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk +#define GPIO_BSRR_BS11_Pos (11U) +#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */ +#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk +#define GPIO_BSRR_BS12_Pos (12U) +#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */ +#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk +#define GPIO_BSRR_BS13_Pos (13U) +#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */ +#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk +#define GPIO_BSRR_BS14_Pos (14U) +#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */ +#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk +#define GPIO_BSRR_BS15_Pos (15U) +#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */ +#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk +#define GPIO_BSRR_BR0_Pos (16U) +#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */ +#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk +#define GPIO_BSRR_BR1_Pos (17U) +#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */ +#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk +#define GPIO_BSRR_BR2_Pos (18U) +#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */ +#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk +#define GPIO_BSRR_BR3_Pos (19U) +#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */ +#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk +#define GPIO_BSRR_BR4_Pos (20U) +#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */ +#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk +#define GPIO_BSRR_BR5_Pos (21U) +#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */ +#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk +#define GPIO_BSRR_BR6_Pos (22U) +#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */ +#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk +#define GPIO_BSRR_BR7_Pos (23U) +#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */ +#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk +#define GPIO_BSRR_BR8_Pos (24U) +#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */ +#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk +#define GPIO_BSRR_BR9_Pos (25U) +#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */ +#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk +#define GPIO_BSRR_BR10_Pos (26U) +#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */ +#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk +#define GPIO_BSRR_BR11_Pos (27U) +#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */ +#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk +#define GPIO_BSRR_BR12_Pos (28U) +#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */ +#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk +#define GPIO_BSRR_BR13_Pos (29U) +#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */ +#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk +#define GPIO_BSRR_BR14_Pos (30U) +#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */ +#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk +#define GPIO_BSRR_BR15_Pos (31U) +#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */ +#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk + +/****************** Bit definition for GPIO_LCKR register *********************/ +#define GPIO_LCKR_LCK0_Pos (0U) +#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ +#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk +#define GPIO_LCKR_LCK1_Pos (1U) +#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ +#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk +#define GPIO_LCKR_LCK2_Pos (2U) +#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ +#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk +#define GPIO_LCKR_LCK3_Pos (3U) +#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ +#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk +#define GPIO_LCKR_LCK4_Pos (4U) +#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ +#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk +#define GPIO_LCKR_LCK5_Pos (5U) +#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ +#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk +#define GPIO_LCKR_LCK6_Pos (6U) +#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ +#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk +#define GPIO_LCKR_LCK7_Pos (7U) +#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ +#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk +#define GPIO_LCKR_LCK8_Pos (8U) +#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ +#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk +#define GPIO_LCKR_LCK9_Pos (9U) +#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ +#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk +#define GPIO_LCKR_LCK10_Pos (10U) +#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ +#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk +#define GPIO_LCKR_LCK11_Pos (11U) +#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ +#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk +#define GPIO_LCKR_LCK12_Pos (12U) +#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ +#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk +#define GPIO_LCKR_LCK13_Pos (13U) +#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ +#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk +#define GPIO_LCKR_LCK14_Pos (14U) +#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ +#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk +#define GPIO_LCKR_LCK15_Pos (15U) +#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ +#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk +#define GPIO_LCKR_LCKK_Pos (16U) +#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ +#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk + +/****************** Bit definition for GPIO_AFRL register *********************/ +#define GPIO_AFRL_AFSEL0_Pos (0U) +#define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ +#define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk +#define GPIO_AFRL_AFSEL0_0 (0x1U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */ +#define GPIO_AFRL_AFSEL0_1 (0x2U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */ +#define GPIO_AFRL_AFSEL0_2 (0x4U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */ +#define GPIO_AFRL_AFSEL0_3 (0x8U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */ +#define GPIO_AFRL_AFSEL1_Pos (4U) +#define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk +#define GPIO_AFRL_AFSEL1_0 (0x1U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */ +#define GPIO_AFRL_AFSEL1_1 (0x2U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */ +#define GPIO_AFRL_AFSEL1_2 (0x4U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */ +#define GPIO_AFRL_AFSEL1_3 (0x8U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */ +#define GPIO_AFRL_AFSEL2_Pos (8U) +#define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk +#define GPIO_AFRL_AFSEL2_0 (0x1U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */ +#define GPIO_AFRL_AFSEL2_1 (0x2U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */ +#define GPIO_AFRL_AFSEL2_2 (0x4U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */ +#define GPIO_AFRL_AFSEL2_3 (0x8U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */ +#define GPIO_AFRL_AFSEL3_Pos (12U) +#define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk +#define GPIO_AFRL_AFSEL3_0 (0x1U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */ +#define GPIO_AFRL_AFSEL3_1 (0x2U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */ +#define GPIO_AFRL_AFSEL3_2 (0x4U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */ +#define GPIO_AFRL_AFSEL3_3 (0x8U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */ +#define GPIO_AFRL_AFSEL4_Pos (16U) +#define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk +#define GPIO_AFRL_AFSEL4_0 (0x1U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */ +#define GPIO_AFRL_AFSEL4_1 (0x2U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */ +#define GPIO_AFRL_AFSEL4_2 (0x4U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */ +#define GPIO_AFRL_AFSEL4_3 (0x8U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */ +#define GPIO_AFRL_AFSEL5_Pos (20U) +#define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk +#define GPIO_AFRL_AFSEL5_0 (0x1U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */ +#define GPIO_AFRL_AFSEL5_1 (0x2U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */ +#define GPIO_AFRL_AFSEL5_2 (0x4U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */ +#define GPIO_AFRL_AFSEL5_3 (0x8U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */ +#define GPIO_AFRL_AFSEL6_Pos (24U) +#define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk +#define GPIO_AFRL_AFSEL6_0 (0x1U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */ +#define GPIO_AFRL_AFSEL6_1 (0x2U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */ +#define GPIO_AFRL_AFSEL6_2 (0x4U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */ +#define GPIO_AFRL_AFSEL6_3 (0x8U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */ +#define GPIO_AFRL_AFSEL7_Pos (28U) +#define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk +#define GPIO_AFRL_AFSEL7_0 (0x1U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */ +#define GPIO_AFRL_AFSEL7_1 (0x2U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */ +#define GPIO_AFRL_AFSEL7_2 (0x4U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */ +#define GPIO_AFRL_AFSEL7_3 (0x8U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */ + +/****************** Bit definition for GPIO_AFRH register *********************/ +#define GPIO_AFRH_AFSEL8_Pos (0U) +#define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ +#define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk +#define GPIO_AFRH_AFSEL8_0 (0x1U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */ +#define GPIO_AFRH_AFSEL8_1 (0x2U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */ +#define GPIO_AFRH_AFSEL8_2 (0x4U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */ +#define GPIO_AFRH_AFSEL8_3 (0x8U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */ +#define GPIO_AFRH_AFSEL9_Pos (4U) +#define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk +#define GPIO_AFRH_AFSEL9_0 (0x1U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */ +#define GPIO_AFRH_AFSEL9_1 (0x2U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */ +#define GPIO_AFRH_AFSEL9_2 (0x4U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */ +#define GPIO_AFRH_AFSEL9_3 (0x8U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */ +#define GPIO_AFRH_AFSEL10_Pos (8U) +#define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk +#define GPIO_AFRH_AFSEL10_0 (0x1U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */ +#define GPIO_AFRH_AFSEL10_1 (0x2U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */ +#define GPIO_AFRH_AFSEL10_2 (0x4U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */ +#define GPIO_AFRH_AFSEL10_3 (0x8U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */ +#define GPIO_AFRH_AFSEL11_Pos (12U) +#define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk +#define GPIO_AFRH_AFSEL11_0 (0x1U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */ +#define GPIO_AFRH_AFSEL11_1 (0x2U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */ +#define GPIO_AFRH_AFSEL11_2 (0x4U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */ +#define GPIO_AFRH_AFSEL11_3 (0x8U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */ +#define GPIO_AFRH_AFSEL12_Pos (16U) +#define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk +#define GPIO_AFRH_AFSEL12_0 (0x1U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */ +#define GPIO_AFRH_AFSEL12_1 (0x2U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */ +#define GPIO_AFRH_AFSEL12_2 (0x4U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */ +#define GPIO_AFRH_AFSEL12_3 (0x8U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */ +#define GPIO_AFRH_AFSEL13_Pos (20U) +#define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk +#define GPIO_AFRH_AFSEL13_0 (0x1U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */ +#define GPIO_AFRH_AFSEL13_1 (0x2U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */ +#define GPIO_AFRH_AFSEL13_2 (0x4U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */ +#define GPIO_AFRH_AFSEL13_3 (0x8U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */ +#define GPIO_AFRH_AFSEL14_Pos (24U) +#define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk +#define GPIO_AFRH_AFSEL14_0 (0x1U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */ +#define GPIO_AFRH_AFSEL14_1 (0x2U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */ +#define GPIO_AFRH_AFSEL14_2 (0x4U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */ +#define GPIO_AFRH_AFSEL14_3 (0x8U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */ +#define GPIO_AFRH_AFSEL15_Pos (28U) +#define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk +#define GPIO_AFRH_AFSEL15_0 (0x1U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */ +#define GPIO_AFRH_AFSEL15_1 (0x2U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */ +#define GPIO_AFRH_AFSEL15_2 (0x4U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */ +#define GPIO_AFRH_AFSEL15_3 (0x8U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_BRR register ******************/ +#define GPIO_BRR_BR0_Pos (0U) +#define GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */ +#define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk +#define GPIO_BRR_BR1_Pos (1U) +#define GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */ +#define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk +#define GPIO_BRR_BR2_Pos (2U) +#define GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */ +#define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk +#define GPIO_BRR_BR3_Pos (3U) +#define GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */ +#define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk +#define GPIO_BRR_BR4_Pos (4U) +#define GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */ +#define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk +#define GPIO_BRR_BR5_Pos (5U) +#define GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */ +#define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk +#define GPIO_BRR_BR6_Pos (6U) +#define GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */ +#define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk +#define GPIO_BRR_BR7_Pos (7U) +#define GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */ +#define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk +#define GPIO_BRR_BR8_Pos (8U) +#define GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */ +#define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk +#define GPIO_BRR_BR9_Pos (9U) +#define GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */ +#define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk +#define GPIO_BRR_BR10_Pos (10U) +#define GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */ +#define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk +#define GPIO_BRR_BR11_Pos (11U) +#define GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */ +#define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk +#define GPIO_BRR_BR12_Pos (12U) +#define GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */ +#define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk +#define GPIO_BRR_BR13_Pos (13U) +#define GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */ +#define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk +#define GPIO_BRR_BR14_Pos (14U) +#define GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */ +#define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk +#define GPIO_BRR_BR15_Pos (15U) +#define GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */ +#define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk + +/******************************************************************************/ +/* */ +/* HSEM HW Semaphore */ +/* */ +/******************************************************************************/ +/******************** Bit definition for HSEM_R register ********************/ +#define HSEM_R_PROCID_Pos (0U) +#define HSEM_R_PROCID_Msk (0xFFUL << HSEM_R_PROCID_Pos) /*!< 0x000000FF */ +#define HSEM_R_PROCID HSEM_R_PROCID_Msk /*!
© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.
+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS_Device + * @{ + */ + +/** @addtogroup stm32wb50xx + * @{ + */ + +#ifndef __STM32WB50xx_H +#define __STM32WB50xx_H + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/** @addtogroup Configuration_section_for_CMSIS + * @{ + */ +/** + * @brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ +#define __CM4_REV 1U /*!< Core Revision r0p1 */ +#define __MPU_PRESENT 1U /*!< M4 provides an MPU */ +#define __VTOR_PRESENT 1U /*!< Vector Table Register supported */ +#define __NVIC_PRIO_BITS 4U /*!< STM32WBxx uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */ +#define __FPU_PRESENT 1U /*!< FPU present */ +/** + * @} + */ + +/** @addtogroup Peripheral_interrupt_number_definition + * @{ + */ + +/** + * @brief stm32wb50xx Interrupt Number Definition, according to the selected device + * in @ref Library_configuration_section + */ +/*!< Interrupt Number Definition for M4 */ +typedef enum +{ +/****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/ + NonMaskableInt_IRQn = -14, /*!< Non Maskable Interrupt */ + HardFault_IRQn = -13, /*!< Cortex-M4 Hard Fault Interrupt */ + MemoryManagement_IRQn = -12, /*!< Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /*!< Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /*!< Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /*!< Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /*!< Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /*!< Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /*!< Cortex-M4 System Tick Interrupt */ + +/************* STM32WBxx specific Interrupt Numbers on M4 core ************************************************/ + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + PVD_PVM_IRQn = 1, /*!< PVD and PVM detector */ + TAMP_STAMP_LSECSS_IRQn = 2, /*!< RTC Tamper and TimeStamp Interrupts and LSECSS Interrupts */ + RTC_WKUP_IRQn = 3, /*!< RTC Wakeup Interrupt */ + FLASH_IRQn = 4, /*!< FLASH (CFI) global Interrupt */ + RCC_IRQn = 5, /*!< RCC Interrupt */ + EXTI0_IRQn = 6, /*!< EXTI Line 0 Interrupt */ + EXTI1_IRQn = 7, /*!< EXTI Line 1 Interrupt */ + EXTI2_IRQn = 8, /*!< EXTI Line 2 Interrupt */ + EXTI3_IRQn = 9, /*!< EXTI Line 3 Interrupt */ + EXTI4_IRQn = 10, /*!< EXTI Line 4 Interrupt */ + DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 Interrupt */ + DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 Interrupt */ + DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 Interrupt */ + DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 Interrupt */ + DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 Interrupt */ + DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 Interrupt */ + ADC1_IRQn = 18, /*!< ADC1 Interrupt */ + C2SEV_PWR_C2H_IRQn = 21, /*!< CPU2 SEV Interrupt */ + EXTI9_5_IRQn = 23, /*!< EXTI Lines [9:5] Interrupt */ + TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */ + TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update and TIM16 global Interrupts */ + TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 Trigger and Communication and TIM17 global Interrupts */ + TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 28, /*!< TIM2 Global Interrupt */ + PKA_IRQn = 29, /*!< PKA Interrupt */ + I2C1_EV_IRQn = 30, /*!< I2C1 Event Interrupt */ + I2C1_ER_IRQn = 31, /*!< I2C1 Error Interrupt */ + SPI1_IRQn = 34, /*!< SPI1 Interrupt */ + USART1_IRQn = 36, /*!< USART1 Interrupt */ + TSC_IRQn = 39, /*!< TSC Interrupt */ + EXTI15_10_IRQn = 40, /*!< EXTI Lines1[15:10 ]Interrupts */ + RTC_Alarm_IRQn = 41, /*!< RTC Alarms (A and B) Interrupt */ + PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn = 43, /*!< PWR switching on the fly interrupt + PWR end of BLE activity interrupt + PWR end of 802.15.4 (Zigbee) activity interrupt + PWR end of critical radio phase interrupt */ + IPCC_C1_RX_IRQn = 44, /*!< IPCC RX Occupied Interrupt */ + IPCC_C1_TX_IRQn = 45, /*!< IPCC TX Free Interrupt */ + HSEM_IRQn = 46, /*!< HSEM Interrupt */ + LPTIM1_IRQn = 47, /*!< LPTIM1 Interrupt */ + LPTIM2_IRQn = 48, /*!< LPTIM2 Interrupt */ + AES2_IRQn = 52, /*!< AES2 Interrupt */ + RNG_IRQn = 53, /*!< RNG Interrupt */ + FPU_IRQn = 54, /*!< FPU Interrupt */ + DMAMUX1_OVR_IRQn = 62 /*!< DMAMUX1 overrun Interrupt */ +} IRQn_Type; +/** + * @} + */ + +#include "core_cm4.h" /* Cortex-M4 processor and core peripherals */ +#include "system_stm32wbxx.h" +#include + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR1; /*!< ADC sampling time register 1, Address offset: 0x14 */ + __IO uint32_t SMPR2; /*!< ADC sampling time register 2, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, 0x1C */ + __IO uint32_t TR1; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t TR2; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t TR3; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x28 */ + uint32_t RESERVED2; /*!< Reserved, 0x2C */ + __IO uint32_t SQR1; /*!< ADC group regular sequencer register 1, Address offset: 0x30 */ + __IO uint32_t SQR2; /*!< ADC group regular sequencer register 2, Address offset: 0x34 */ + __IO uint32_t SQR3; /*!< ADC group regular sequencer register 3, Address offset: 0x38 */ + __IO uint32_t SQR4; /*!< ADC group regular sequencer register 4, Address offset: 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, 0x44 */ + uint32_t RESERVED4; /*!< Reserved, 0x48 */ + __IO uint32_t JSQR; /*!< ADC group injected sequencer register, Address offset: 0x4C */ + uint32_t RESERVED5[4]; /*!< Reserved, 0x50 - 0x5C */ + __IO uint32_t OFR1; /*!< ADC offset register 1, Address offset: 0x60 */ + __IO uint32_t OFR2; /*!< ADC offset register 2, Address offset: 0x64 */ + __IO uint32_t OFR3; /*!< ADC offset register 3, Address offset: 0x68 */ + __IO uint32_t OFR4; /*!< ADC offset register 4, Address offset: 0x6C */ + uint32_t RESERVED6[4]; /*!< Reserved, 0x70 - 0x7C */ + __IO uint32_t JDR1; /*!< ADC group injected rank 1 data register, Address offset: 0x80 */ + __IO uint32_t JDR2; /*!< ADC group injected rank 2 data register, Address offset: 0x84 */ + __IO uint32_t JDR3; /*!< ADC group injected rank 3 data register, Address offset: 0x88 */ + __IO uint32_t JDR4; /*!< ADC group injected rank 4 data register, Address offset: 0x8C */ + uint32_t RESERVED7[4]; /*!< Reserved, 0x090 - 0x09C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 1 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 Configuration Register, Address offset: 0xA4 */ + uint32_t RESERVED8; /*!< Reserved, 0x0A8 */ + uint32_t RESERVED9; /*!< Reserved, 0x0AC */ + __IO uint32_t DIFSEL; /*!< ADC differential mode selection register, Address offset: 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC calibration factors, Address offset: 0xB4 */ + +} ADC_TypeDef; + +typedef struct +{ + uint32_t RESERVED1; /*!< Reserved, Address offset: ADC1 base address + 0x300 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: ADC1 base address + 0x304 */ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: ADC1 base address + 0x30C */ +} ADC_Common_TypeDef; + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED2; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ + uint32_t RESERVED1[13]; /*!< Reserved, 0x08-0x38 */ + __IO uint32_t APB1FZR1; /*!< Debug MCU CPU1 APB1 freeze register, Address offset: 0x3C */ + __IO uint32_t C2APB1FZR1; /*!< Debug MCU CPU2 APB1 freeze register, Address offset: 0x40 */ + __IO uint32_t APB1FZR2; /*!< Debug MCU CPU1 APB1 freeze register, Address offset: 0x44 */ + __IO uint32_t C2APB1FZR2; /*!< Debug MCU CPU2 APB1 freeze register, Address offset: 0x48 */ + __IO uint32_t APB2FZR; /*!< Debug MCU CPU1 APB2 freeze register, Address offset: 0x4C */ + __IO uint32_t C2APB2FZR; /*!< Debug MCU CPU2 APB2 freeze register, Address offset: 0x50 */ +} DBGMCU_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register 0x00 */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register 0x04 */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register 0x08 */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register 0x0C */ + uint32_t RESERVED; /*!< Reserved, 0x10 */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access control register, Address offset: 0x00 */ + __IO uint32_t RESERVED; /*!< Reserved, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + __IO uint32_t PCROP1ASR; /*!< FLASH Bank 1 PCROP area A Start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1AER; /*!< FLASH Bank 1 PCROP area A End address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank 1 WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank 1 WRP area B address register, Address offset: 0x30 */ + __IO uint32_t PCROP1BSR; /*!< FLASH Bank 1 PCROP area B Start address register, Address offset: 0x34 */ + __IO uint32_t PCROP1BER; /*!< FLASH Bank 1 PCROP area B End address register, Address offset: 0x38 */ + __IO uint32_t IPCCBR; /*!< FLASH IPCC data buffer address, Address offset: 0x3C */ + uint32_t RESERVED2[7]; /*!< Reserved, Address offset: 0x40-0x58 */ + __IO uint32_t C2ACR; /*!< FLASH Core MO+ Access Control Register , Address offset: 0x5C */ + __IO uint32_t C2SR; /*!< FLASH Core MO+ Status Register, Address offset: 0x60 */ + __IO uint32_t C2CR; /*!< FLASH Core MO+ Control register, Address offset: 0x64 */ + uint32_t RESERVED3[6]; /*!< Reserved, Address offset: 0x68-0x7C */ + __IO uint32_t SFR; /*!< FLASH secure start address, Address offset: 0x80 */ + __IO uint32_t SRRVR; /*!< FlASH secure SRAM2 start addr and CPU2 reset vector Address offset: 0x84 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + +/** + * @brief LPTIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + __IO uint32_t OR; /*!< LPTIM Option register, Address offset: 0x20 */ +} LPTIM_TypeDef; + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< PWR Power Control Register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Reset Register, Address offset: 0x18 */ + __IO uint32_t CR5; /*!< PWR Power Control Register 5, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + uint32_t RESERVED2[2]; /*!< Reserved, Address offset: 0x38-0x3C */ + __IO uint32_t PUCRE; /*!< PWR Pull-Up Control Register of port E, Address offset: 0x40 */ + __IO uint32_t PDCRE; /*!< PWR Pull-Down Control Register of port E, Address offset: 0x44 */ + uint32_t RESERVED0[4]; /*!< Reserved, Address offset: 0x48-0x54 */ + __IO uint32_t PUCRH; /*!< PWR Pull-Up Control Register of port H, Address offset: 0x58 */ + __IO uint32_t PDCRH; /*!< PWR Pull-Down Control Register of port H, Address offset: 0x5C */ + uint32_t RESERVED1[8]; /*!< Reserved, Address offset: 0x60-0x7C */ + __IO uint32_t C2CR1; /*!< PWR Power Control Register 1 for CPU2, Address offset: 0x80 */ + __IO uint32_t C2CR3; /*!< PWR Power Control Register 3 for CPU2, Address offset: 0x84 */ + __IO uint32_t EXTSCR; /*!< PWR Power Status Reset Register for CPU2, Address offset: 0x88 */ +} PWR_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC clock Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ +uint32_t RESERVED0[2]; /*!< Reserved, Address offset: 0x10-0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ +uint32_t RESERVED11; /*!< Reserved, Address offset: 0x24 */ + __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x28 */ + __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x2C */ + __IO uint32_t AHB3RSTR; /*!< RCC AHB3 & AHB4 peripheral reset register, Address offset: 0x30 */ +uint32_t RESERVED1; /*!< Reserved, Address offset: 0x34 */ + __IO uint32_t APB1RSTR1; /*!< RCC APB1 peripheral reset register 1, Address offset: 0x38 */ + __IO uint32_t APB1RSTR2; /*!< RCC APB1 peripheral reset register 2, Address offset: 0x3C */ + __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x40 */ + __IO uint32_t APB3RSTR; /*!< RCC APB3 peripheral reset register, Address offset: 0x44 */ + __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clocks enable register, Address offset: 0x48 */ + __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clocks enable register, Address offset: 0x4C */ + __IO uint32_t AHB3ENR; /*!< RCC AHB3 & AHB4 peripheral clocks enable register, Address offset: 0x50 */ +uint32_t RESERVED2; /*!< Reserved, Address offset: 0x54 */ + __IO uint32_t APB1ENR1; /*!< RCC APB1 peripheral clocks enable register 1, Address offset: 0x58 */ + __IO uint32_t APB1ENR2; /*!< RCC APB1 peripheral clocks enable register 2, Address offset: 0x5C */ + __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clocks enable register, Address offset: 0x60 */ +uint32_t RESERVED3; /*!< Reserved, Address offset: 0x64 */ + __IO uint32_t AHB1SMENR; /*!< RCC AHB1 peripheral clocks enable in sleep and stop modes register, Address offset: 0x68 */ + __IO uint32_t AHB2SMENR; /*!< RCC AHB2 peripheral clocks enable in sleep and stop modes register, Address offset: 0x6C */ + __IO uint32_t AHB3SMENR; /*!< RCC AHB3 & AHB4 peripheral clocks enable in sleep and stop modes register, Address offset: 0x70 */ +uint32_t RESERVED4; /*!< Reserved, Address offset: 0x74 */ + __IO uint32_t APB1SMENR1; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1, Address offset: 0x78 */ + __IO uint32_t APB1SMENR2; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2, Address offset: 0x7C */ + __IO uint32_t APB2SMENR; /*!< RCC APB2 peripheral clocks enable in sleep mode and stop modes register, Address offset: 0x80 */ +uint32_t RESERVED5; /*!< Reserved, Address offset: 0x84 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Clock Configuration Independent Register, Address offset: 0x88 */ +uint32_t RESERVED6; /*!< Reserved, Address offset: 0x8C */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x90 */ + __IO uint32_t CSR; /*!< RCC Control and Status Register, Address offset: 0x94 */ + __IO uint32_t CRRCR; /*!< RCC Clock Recovery RC Register, Address offset: 0x98 */ + __IO uint32_t HSECR; /*!< RCC HSE Clock Register, Address offset: 0x9C */ +uint32_t RESERVED7[26]; /*!< Reserved, Address offset: 0xA0-0x104 */ + __IO uint32_t EXTCFGR; /*!< RCC Extended Clock Recovery Register, Address offset: 0x108 */ +uint32_t RESERVED8[15]; /*!< Reserved, Address offset: 0x10C-0x144 */ + __IO uint32_t C2AHB1ENR; /*!< RRCC AHB1 peripheral CPU2 clocks enable register, Address offset: 0x148 */ + __IO uint32_t C2AHB2ENR; /*!< RCC AHB2 peripheral CPU2 clocks enable register, Address offset: 0x14C */ + __IO uint32_t C2AHB3ENR; /*!< RCC AHB3 & AHB4 peripheral CPU2 clocks enable register,, Address offset: 0x150 */ +uint32_t RESERVED9; /*!< Reserved, Address offset: 0x154 */ + __IO uint32_t C2APB1ENR1; /*!< RCC APB1 peripheral CPU2 clocks enable register 1, Address offset: 0x158 */ + __IO uint32_t C2APB1ENR2; /*!< RCC APB1 peripheral CPU2 clocks enable register 2, Address offset: 0x15C */ + __IO uint32_t C2APB2ENR; /*!< RCC APB2 peripheral CPU2 clocks enable register 1, Address offset: 0x160 */ + __IO uint32_t C2APB3ENR; /*!< RCC APB3 peripheral CPU2 clocks enable register 1, Address offset: 0x164 */ + __IO uint32_t C2AHB1SMENR; /*!< RCC AHB1 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x168 */ + __IO uint32_t C2AHB2SMENR; /*!< RCC AHB2 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x16C */ + __IO uint32_t C2AHB3SMENR; /*!< RCC AHB3 & AHB4 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x170 */ +uint32_t RESERVED10; /*!< Reserved, */ + __IO uint32_t C2APB1SMENR1; /*!< RCC APB1 peripheral CPU2 clocks enable in sleep mode and stop modes register 1, Address offset: 0x178 */ + __IO uint32_t C2APB1SMENR2; /*!< RCC APB1 peripheral CPU2 clocks enable in sleep mode and stop modes register 2, Address offset: 0x17C */ + __IO uint32_t C2APB2SMENR; /*!< RCC APB2 peripheral CPU2 clocks enable in sleep mode and stop modes register, Address offset: 0x180 */ + __IO uint32_t C2APB3SMENR; /*!< RCC APB3 peripheral CPU2 clocks enable in sleep mode and stop modes register, Address offset: 0x184 */ +} RCC_TypeDef; + + + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */ + __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + uint32_t RESERVED; /*!< Reserved, Address offset: 0x18 */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */ + __IO uint32_t TAMPCR; /*!< RTC tamper configuration register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */ + __IO uint32_t OR; /*!< RTC option register, Address offset 0x4C */ + __IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */ + __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */ + __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */ + __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */ + __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */ + __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */ + __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */ + __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */ + __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */ + __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */ + __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */ + __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */ + __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */ + __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */ + __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */ + __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */ + __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */ + __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */ + __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */ + __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */ +} RTC_TypeDef; + + + + +/** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register, Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register, Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register, Address offset: 0x18 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register Address offset: 0x00 */ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x04 */ + __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */ + __IO uint32_t SCSR; /*!< SYSCFG SRAM2 control and status register, Address offset: 0x18 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x1C */ + __IO uint32_t SWPR1; /*!< SYSCFG SRAM2 write protection register part 1, Address offset: 0x20 */ + __IO uint32_t SKR; /*!< SYSCFG SRAM2 key register, Address offset: 0x24 */ + __IO uint32_t SWPR2; /*!< SYSCFG write protection register part 2, Address offset: 0x28 */ + uint32_t RESERVED1[53]; /*!< Reserved, Address offset: 0x2C-0xFC */ + __IO uint32_t IMR1; /*!< SYSCFG CPU1 (CORTEX M4) interrupt masks control-status register part 1, Address offset: 0x100 */ + __IO uint32_t IMR2; /*!< SYSCFG CPU1 (CORTEX M4) interrupt masks control-status register part 2, Address offset: 0x104 */ + __IO uint32_t C2IMR1; /*!< SYSCFG CPU2 (CORTEX M0) interrupt masks control-status register part 1, Address offset: 0x108 */ + __IO uint32_t C2IMR2; /*!< SYSCFG CPU2 (CORTEX M0) interrupt masks control-status register part 2, Address offset: 0x10C */ + __IO uint32_t SIPCR; /*!< SYSCFG secure IP control register, Address offset: 0x110 */ + +} SYSCFG_TypeDef; + +/** + * @brief VREFBUF + */ +typedef struct +{ + __IO uint32_t CSR; /*!< VREFBUF control and status register, Address offset: 0x00 */ + __IO uint32_t CCR; /*!< VREFBUF calibration and control register, Address offset: 0x04 */ +} VREFBUF_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR; /*!< TIM option register Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM Alternate function option register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM Alternate function option register 2, Address offset: 0x64 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + + +/** + * @brief Window WATCHDOG + */ +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + + +/** + * @brief AES hardware accelerator + */ +typedef struct +{ + __IO uint32_t CR; /*!< AES control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< AES status register, Address offset: 0x04 */ + __IO uint32_t DINR; /*!< AES data input register, Address offset: 0x08 */ + __IO uint32_t DOUTR; /*!< AES data output register, Address offset: 0x0C */ + __IO uint32_t KEYR0; /*!< AES key register 0, Address offset: 0x10 */ + __IO uint32_t KEYR1; /*!< AES key register 1, Address offset: 0x14 */ + __IO uint32_t KEYR2; /*!< AES key register 2, Address offset: 0x18 */ + __IO uint32_t KEYR3; /*!< AES key register 3, Address offset: 0x1C */ + __IO uint32_t IVR0; /*!< AES initialization vector register 0, Address offset: 0x20 */ + __IO uint32_t IVR1; /*!< AES initialization vector register 1, Address offset: 0x24 */ + __IO uint32_t IVR2; /*!< AES initialization vector register 2, Address offset: 0x28 */ + __IO uint32_t IVR3; /*!< AES initialization vector register 3, Address offset: 0x2C */ + __IO uint32_t KEYR4; /*!< AES key register 4, Address offset: 0x30 */ + __IO uint32_t KEYR5; /*!< AES key register 5, Address offset: 0x34 */ + __IO uint32_t KEYR6; /*!< AES key register 6, Address offset: 0x38 */ + __IO uint32_t KEYR7; /*!< AES key register 7, Address offset: 0x3C */ + __IO uint32_t SUSP0R; /*!< AES Suspend register 0, Address offset: 0x40 */ + __IO uint32_t SUSP1R; /*!< AES Suspend register 1, Address offset: 0x44 */ + __IO uint32_t SUSP2R; /*!< AES Suspend register 2, Address offset: 0x48 */ + __IO uint32_t SUSP3R; /*!< AES Suspend register 3, Address offset: 0x4C */ + __IO uint32_t SUSP4R; /*!< AES Suspend register 4, Address offset: 0x50 */ + __IO uint32_t SUSP5R; /*!< AES Suspend register 5, Address offset: 0x54 */ + __IO uint32_t SUSP6R; /*!< AES Suspend register 6, Address offset: 0x58 */ + __IO uint32_t SUSP7R; /*!< AES Suspend register 7, Address offset: 0x6C */ +} AES_TypeDef; + +/** + * @brief RNG + */ +typedef struct +{ + __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */ + __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */ +} RNG_TypeDef; + +/** + * @brief Inter-Processor Communication + */ +typedef struct +{ + __IO uint32_t C1CR; /*!< Inter-Processor Communication: C1 control register, Address offset: 0x000 */ + __IO uint32_t C1MR ; /*!< Inter-Processor Communication: C1 mask register, Address offset: 0x004 */ + __IO uint32_t C1SCR; /*!< Inter-Processor Communication: C1 status set clear register, Address offset: 0x008 */ + __IO uint32_t C1TOC2SR; /*!< Inter-Processor Communication: C1 to processor M4 status register, Address offset: 0x00C */ + __IO uint32_t C2CR; /*!< Inter-Processor Communication: C2 control register, Address offset: 0x010 */ + __IO uint32_t C2MR ; /*!< Inter-Processor Communication: C2 mask register, Address offset: 0x014 */ + __IO uint32_t C2SCR; /*!< Inter-Processor Communication: C2 status set clear register, Address offset: 0x018 */ + __IO uint32_t C2TOC1SR; /*!< Inter-Processor Communication: C2 to processor M4 status register, Address offset: 0x01C */ +} IPCC_TypeDef; + +typedef struct +{ + __IO uint32_t CR; /*!< Control register, Address offset: 0x000 */ + __IO uint32_t MR; /*!< Mask register, Address offset: 0x004 */ + __IO uint32_t SCR; /*!< Status set clear register, Address offset: 0x008 */ + __IO uint32_t SR; /*!< Status register, Address offset: 0x00C */ +} IPCC_CommonTypeDef; + +/** + * @brief Async Interrupts and Events Controller + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI rising trigger selection register [31:0], Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI falling trigger selection register [31:0], Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI software interrupt event register [31:0], Address offset: 0x08 */ + __IO uint32_t PR1; /*!< EXTI pending register [31:0], Address offset: 0x0C */ + __IO uint32_t RESERVED1[4]; /*!< Reserved, Address offset: 0x10 - 0x1C */ + __IO uint32_t RTSR2; /*!< EXTI rising trigger selection register [31:0], Address offset: 0x20 */ + __IO uint32_t FTSR2; /*!< EXTI falling trigger selection register [31:0], Address offset: 0x24 */ + __IO uint32_t SWIER2; /*!< EXTI software interrupt event register [31:0], Address offset: 0x28 */ + __IO uint32_t PR2; /*!< EXTI pending register [31:0], Address offset: 0x2C */ + __IO uint32_t RESERVED2[4]; /*!< Reserved, Address offset: 0x30 - 0x3C */ + __IO uint32_t RESERVED3[8]; /*!< Reserved, Address offset: 0x40 - 0x5C */ + __IO uint32_t RESERVED4[8]; /*!< Reserved, Address offset: 0x60 - 0x7C */ + __IO uint32_t IMR1; /*!< EXTI wakeup with interrupt mask register for cpu1 [31:0], Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI wakeup with event mask register for cpu1 [31:0], Address offset: 0x84 */ + __IO uint32_t RESERVED5[2]; /*!< Reserved, Address offset: 0x88 - 0x8C */ + __IO uint32_t IMR2; /*!< EXTI wakeup with interrupt mask register for cpu1 [31:0], Address offset: 0x90 */ + __IO uint32_t EMR2; /*!< EXTI wakeup with event mask register for cpu1 [31:0], Address offset: 0x94 */ + __IO uint32_t RESERVED8[10]; /*!< Reserved, Address offset: 0x98 - 0xBC */ + __IO uint32_t C2IMR1; /*!< EXTI wakeup with interrupt mask register for cpu2 [31:0], Address offset: 0xC0 */ + __IO uint32_t C2EMR1; /*!< EXTI wakeup with event mask register for cpu2 [31:0], Address offset: 0xC4 */ + __IO uint32_t RESERVED9[2]; /*!< Reserved, Address offset: 0xC8 - 0xCC */ + __IO uint32_t C2IMR2; /*!< EXTI wakeup with interrupt mask register for cpu2 [31:0], Address offset: 0xD0 */ + __IO uint32_t C2EMR2; /*!< EXTI wakeup with event mask register for cpu2 [31:0], Address offset: 0xD4 */ +}EXTI_TypeDef; + +/** + * @brief Public Key Accelerator (PKA) + */ +typedef struct +{ + __IO uint32_t CR; /*!< PKA control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< PKA status register, Address offset: 0x04 */ + __IO uint32_t CLRFR; /*!< PKA clear flag register, Address offset: 0x08 */ + uint32_t Reserved1[253]; /*!< Reserved Address offset: 0x000C-0x03FC*/ + __IO uint32_t RAM[894]; /*!< PKA RAM, Address offset: 0x0400-0x11F4 */ +} PKA_TypeDef; + +/** + * @brief HW Semaphore HSEM + */ +typedef struct +{ + __IO uint32_t R[32]; /*!< HSEM 2-step write lock and read back registers, Address offset: 00h-7Ch */ + __IO uint32_t RLR[32]; /*!< HSEM 1-step read lock registers, Address offset: 80h-FCh */ + __IO uint32_t C1IER; /*!< HSEM CPU1 interrupt enable register , Address offset: 100h */ + __IO uint32_t C1ICR; /*!< HSEM CPU1 interrupt clear register , Address offset: 104h */ + __IO uint32_t C1ISR; /*!< HSEM CPU1 interrupt status register , Address offset: 108h */ + __IO uint32_t C1MISR; /*!< HSEM CPU1 masked interrupt status register , Address offset: 10Ch */ + __IO uint32_t C2IER; /*!< HSEM CPU2 interrupt enable register , Address offset: 110h */ + __IO uint32_t C2ICR; /*!< HSEM CPU2 interrupt clear register , Address offset: 114h */ + __IO uint32_t C2ISR; /*!< HSEM CPU2 interrupt status register , Address offset: 118h */ + __IO uint32_t C2MISR; /*!< HSEM CPU2 masked interrupt status register , Address offset: 11Ch */ + uint32_t Reserved[8]; /*!< Reserved Address offset: 120h-13Ch*/ + __IO uint32_t CR; /*!< HSEM Semaphore clear register , Address offset: 140h */ + __IO uint32_t KEYR; /*!< HSEM Semaphore clear key register , Address offset: 144h */ +} HSEM_TypeDef; + +typedef struct +{ + __IO uint32_t IER; /*!< HSEM interrupt enable register , Address offset: 0h */ + __IO uint32_t ICR; /*!< HSEM interrupt clear register , Address offset: 4h */ + __IO uint32_t ISR; /*!< HSEM interrupt status register , Address offset: 8h */ + __IO uint32_t MISR; /*!< HSEM masked interrupt status register , Address offset: Ch */ +} HSEM_Common_TypeDef; + +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ + +/*!< Boundary memory map */ +#define FLASH_BASE (0x08000000UL)/*!< FLASH(up to 1 MB) base address */ +#define SRAM_BASE (0x20000000UL)/*!< SRAM(up to 256 KB) base address */ +#define PERIPH_BASE (0x40000000UL)/*!< Peripheral base address */ + +/*!< Memory, OTP and Option bytes */ + +/* Base addresses */ +#define SYSTEM_MEMORY_BASE (0x1FFF0000UL) /*!< System Memory : 28Kb (0x1FFF0000 – 0x1FFF6FFF) */ +#define OTP_AREA_BASE (0x1FFF7000UL) /*!< OTP area : 1kB (0x1FFF7000 – 0x1FFF73FF) */ +#define OPTION_BYTE_BASE (0x1FFF8000UL) /*!< Option Bytes : 4kB (0x1FFF8000 – 0x1FFF8FFF) */ +#define ENGI_BYTE_BASE (0x1FFF7400UL) /*!< Engi Bytes : 3kB (0x1FFF7400 – 0x1FFF7FFF) */ + +#define SRAM1_BASE SRAM_BASE /*!< SRAM1(up to 64 KB) base address */ +#define SRAM2A_BASE (SRAM_BASE + 0x00030000UL)/*!< SRAM2A(32 KB) base address */ +#define SRAM2B_BASE (SRAM_BASE + 0x00038000UL)/*!< SRAM2B(32 KB) base address */ + +/* Memory Size */ +#define FLASH_SIZE (((uint32_t)(*((uint16_t *)FLASHSIZE_BASE)) & (0x07FFUL)) << 10U) +#define SRAM1_SIZE 0x00010000UL /*!< SRAM1 default size : 64 kB */ +#define SRAM2A_SIZE 0x00008000UL /*!< SRAM2a default size : 32 kB */ +#define SRAM2B_SIZE 0x00008000UL /*!< SRAM2b default size : 32 kB */ + +/* End addresses */ +#define SRAM1_END_ADDR (0x2000FFFFUL) /*!< SRAM1 : 64KB (0x20000000 – 0x2000FFFF) */ +#define SRAM2A_END_ADDR (0x20037FFFUL) /*!< SRAM2a (backup) : 32KB (0x20030000 – 0x20037FFF) */ +#define SRAM2B_END_ADDR (0x2003FFFFUL) /*!< SRAM2b (non-backup) : 32KB (0x20038000 – 0x2003FFFF) */ + +#define SYSTEM_MEMORY_END_ADDR (0x1FFF6FFFUL) /*!< System Memory : 28KB (0x1FFF0000 – 0x1FFF6FFF) */ +#define OTP_AREA_END_ADDR (0x1FFF73FFUL) /*!< OTP area : 1KB (0x1FFF7000 – 0x1FFF73FF) */ +#define OPTION_BYTE_END_ADDR (0x1FFF8FFFUL) /*!< Option Bytes : 4KB (0x1FFF8000 – 0x1FFF8FFF) */ +#define ENGI_BYTE_END_ADDR (0x1FFF7FFFUL) /*!< Engi Bytes : 3kB (0x1FFF7400 – 0x1FFF7FFF) */ + +/*!< Peripheral memory map */ +#define APB1PERIPH_BASE PERIPH_BASE +#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) +#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) +#define AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000UL) +#define AHB4PERIPH_BASE (PERIPH_BASE + 0x18000000UL) +#define APB3PERIPH_BASE (PERIPH_BASE + 0x20000000UL) +#define AHB3PERIPH_BASE (PERIPH_BASE + 0x50000000UL) + +/*!< APB1 peripherals */ +#define TIM2_BASE (APB1PERIPH_BASE + 0x00000000UL) +#define RTC_BASE (APB1PERIPH_BASE + 0x00002800UL) +#define WWDG_BASE (APB1PERIPH_BASE + 0x00002C00UL) +#define IWDG_BASE (APB1PERIPH_BASE + 0x00003000UL) +#define I2C1_BASE (APB1PERIPH_BASE + 0x00005400UL) +#define LPTIM1_BASE (APB1PERIPH_BASE + 0x00007C00UL) +#define LPTIM2_BASE (APB1PERIPH_BASE + 0x00009400UL) + +/*!< APB2 peripherals */ +#define SYSCFG_BASE (APB2PERIPH_BASE + 0x00000000UL) +#define VREFBUF_BASE (APB2PERIPH_BASE + 0x00000030UL) +#define TIM1_BASE (APB2PERIPH_BASE + 0x00002C00UL) +#define SPI1_BASE (APB2PERIPH_BASE + 0x00003000UL) +#define USART1_BASE (APB2PERIPH_BASE + 0x00003800UL) +#define TIM16_BASE (APB2PERIPH_BASE + 0x00004400UL) +#define TIM17_BASE (APB2PERIPH_BASE + 0x00004800UL) + +/*!< AHB1 peripherals */ +#define DMA1_BASE (AHB1PERIPH_BASE + 0x00000000UL) +#define DMAMUX1_BASE (AHB1PERIPH_BASE + 0x00000800UL) +#define CRC_BASE (AHB1PERIPH_BASE + 0x00003000UL) + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) +#define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) +#define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x00000004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x00000008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x0000000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x00000010UL) +#define DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x00000014UL) +#define DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x00000018UL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x00000100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x00000104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x00000108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x0000010CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x00000080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x00000140UL) + +/*!< AHB2 peripherals */ +#define IOPORT_BASE (AHB2PERIPH_BASE + 0x00000000UL) +#define GPIOA_BASE (IOPORT_BASE + 0x00000000UL) +#define GPIOB_BASE (IOPORT_BASE + 0x00000400UL) +#define GPIOC_BASE (IOPORT_BASE + 0x00000800UL) +#define GPIOE_BASE (IOPORT_BASE + 0x00001000UL) +#define GPIOH_BASE (IOPORT_BASE + 0x00001C00UL) + +#define ADC1_BASE (AHB2PERIPH_BASE + 0x08040000UL) +#define ADC1_COMMON_BASE (AHB2PERIPH_BASE + 0x08040300UL) + + +/*!< AHB Shared peripherals */ +#define RCC_BASE (AHB4PERIPH_BASE + 0x00000000UL) +#define PWR_BASE (AHB4PERIPH_BASE + 0x00000400UL) +#define EXTI_BASE (AHB4PERIPH_BASE + 0x00000800UL) +#define IPCC_BASE (AHB4PERIPH_BASE + 0x00000C00UL) +#define RNG_BASE (AHB4PERIPH_BASE + 0x00001000UL) +#define HSEM_BASE (AHB4PERIPH_BASE + 0x00001400UL) +#define AES2_BASE (AHB4PERIPH_BASE + 0x00001800UL) +#define PKA_BASE (AHB4PERIPH_BASE + 0x00002000UL) +#define FLASH_REG_BASE (AHB4PERIPH_BASE + 0x00004000UL) + +/* Debug MCU registers base address */ +#define DBGMCU_BASE (0xE0042000UL) + + +/*!< AHB3 peripherals */ + +/*!< Device Electronic Signature */ +#define PACKAGE_BASE ((uint32_t)0x1FFF7500UL) /*!< Package data register base address */ +#define UID64_BASE ((uint32_t)0x1FFF7580UL) /*!< 64-bit Unique device Identification */ +#define UID_BASE ((uint32_t)0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE ((uint32_t)0x1FFF75E0UL) /*!< Flash size data register base address */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ + +/* Peripherals available on APB1 bus */ +#define TIM2 ((TIM_TypeDef *) TIM2_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) +#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) + +/* Peripherals available on APB2 bus */ +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) + +/* Peripherals available on AHB1 bus */ +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) +#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) + +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) +#define DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE) +#define DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + +#define CRC ((CRC_TypeDef *) CRC_BASE) + +/* Peripherals available on AHB2 bus */ +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE) +#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE) + +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) + + +/* Peripherals available on AHB shared bus */ +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define IPCC ((IPCC_TypeDef *) IPCC_BASE) +#define IPCC_C1 ((IPCC_CommonTypeDef *) IPCC_BASE) +#define IPCC_C2 ((IPCC_CommonTypeDef *) (IPCC_BASE + 0x10U)) +#define RNG ((RNG_TypeDef *) RNG_BASE) +#define HSEM ((HSEM_TypeDef *) HSEM_BASE) +#define HSEM_COMMON ((HSEM_Common_TypeDef *) (HSEM_BASE + 0x100U)) +#define AES2 ((AES_TypeDef *) AES2_BASE) +#define PKA ((PKA_TypeDef *) PKA_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_REG_BASE) + +/* Peripherals available on AHB3 bus */ + +#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + +/** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter (ADC) */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_JEOC_Pos (5U) +#define ADC_ISR_JEOC_Msk (0x1UL << ADC_ISR_JEOC_Pos) /*!< 0x00000020 */ +#define ADC_ISR_JEOC ADC_ISR_JEOC_Msk /*!< ADC group injected end of unitary conversion flag */ +#define ADC_ISR_JEOS_Pos (6U) +#define ADC_ISR_JEOS_Msk (0x1UL << ADC_ISR_JEOS_Pos) /*!< 0x00000040 */ +#define ADC_ISR_JEOS ADC_ISR_JEOS_Msk /*!< ADC group injected end of sequence conversions flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_JQOVF_Pos (10U) +#define ADC_ISR_JQOVF_Msk (0x1UL << ADC_ISR_JQOVF_Pos) /*!< 0x00000400 */ +#define ADC_ISR_JQOVF ADC_ISR_JQOVF_Msk /*!< ADC group injected contexts queue overflow flag */ + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_JEOCIE_Pos (5U) +#define ADC_IER_JEOCIE_Msk (0x1UL << ADC_IER_JEOCIE_Pos) /*!< 0x00000020 */ +#define ADC_IER_JEOCIE ADC_IER_JEOCIE_Msk /*!< ADC group injected end of unitary conversion interrupt */ +#define ADC_IER_JEOSIE_Pos (6U) +#define ADC_IER_JEOSIE_Msk (0x1UL << ADC_IER_JEOSIE_Pos) /*!< 0x00000040 */ +#define ADC_IER_JEOSIE ADC_IER_JEOSIE_Msk /*!< ADC group injected end of sequence conversions interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_JQOVFIE_Pos (10U) +#define ADC_IER_JQOVFIE_Msk (0x1UL << ADC_IER_JQOVFIE_Pos) /*!< 0x00000400 */ +#define ADC_IER_JQOVFIE ADC_IER_JQOVFIE_Msk /*!< ADC group injected contexts queue overflow interrupt */ + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_JADSTART_Pos (3U) +#define ADC_CR_JADSTART_Msk (0x1UL << ADC_CR_JADSTART_Pos) /*!< 0x00000008 */ +#define ADC_CR_JADSTART ADC_CR_JADSTART_Msk /*!< ADC group injected conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_JADSTP_Pos (5U) +#define ADC_CR_JADSTP_Msk (0x1UL << ADC_CR_JADSTP_Pos) /*!< 0x00000020 */ +#define ADC_CR_JADSTP ADC_CR_JADSTP_Msk /*!< ADC group injected conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_DEEPPWD_Pos (29U) +#define ADC_CR_DEEPPWD_Msk (0x1UL << ADC_CR_DEEPPWD_Pos) /*!< 0x20000000 */ +#define ADC_CR_DEEPPWD ADC_CR_DEEPPWD_Msk /*!< ADC deep power down enable */ +#define ADC_CR_ADCALDIF_Pos (30U) +#define ADC_CR_ADCALDIF_Msk (0x1UL << ADC_CR_ADCALDIF_Pos) /*!< 0x40000000 */ +#define ADC_CR_ADCALDIF ADC_CR_ADCALDIF_Msk /*!< ADC differential mode for calibration */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR1 register *****************/ +#define ADC_CFGR_DMAEN_Pos (0U) +#define ADC_CFGR_DMAEN_Msk (0x1UL << ADC_CFGR_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR_DMAEN ADC_CFGR_DMAEN_Msk /*!< ADC DMA enable */ +#define ADC_CFGR_DMACFG_Pos (1U) +#define ADC_CFGR_DMACFG_Msk (0x1UL << ADC_CFGR_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR_DMACFG ADC_CFGR_DMACFG_Msk /*!< ADC DMA configuration */ + +#define ADC_CFGR_RES_Pos (3U) +#define ADC_CFGR_RES_Msk (0x3UL << ADC_CFGR_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR_RES ADC_CFGR_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR_RES_0 (0x1UL << ADC_CFGR_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR_RES_1 (0x2UL << ADC_CFGR_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR_ALIGN_Pos (5U) +#define ADC_CFGR_ALIGN_Msk (0x1UL << ADC_CFGR_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR_ALIGN ADC_CFGR_ALIGN_Msk /*!< ADC data alignement */ + +#define ADC_CFGR_EXTSEL_Pos (6U) +#define ADC_CFGR_EXTSEL_Msk (0xFUL << ADC_CFGR_EXTSEL_Pos) /*!< 0x000003C0 */ +#define ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR_EXTSEL_0 (0x1UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR_EXTSEL_1 (0x2UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR_EXTSEL_2 (0x4UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000100 */ +#define ADC_CFGR_EXTSEL_3 (0x8UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000200 */ + +#define ADC_CFGR_EXTEN_Pos (10U) +#define ADC_CFGR_EXTEN_Msk (0x3UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR_EXTEN ADC_CFGR_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR_EXTEN_0 (0x1UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR_EXTEN_1 (0x2UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR_OVRMOD_Pos (12U) +#define ADC_CFGR_OVRMOD_Msk (0x1UL << ADC_CFGR_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR_OVRMOD ADC_CFGR_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR_CONT_Pos (13U) +#define ADC_CFGR_CONT_Msk (0x1UL << ADC_CFGR_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR_CONT ADC_CFGR_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR_AUTDLY_Pos (14U) +#define ADC_CFGR_AUTDLY_Msk (0x1UL << ADC_CFGR_AUTDLY_Pos) /*!< 0x00004000 */ +#define ADC_CFGR_AUTDLY ADC_CFGR_AUTDLY_Msk /*!< ADC low power auto wait */ + +#define ADC_CFGR_DISCEN_Pos (16U) +#define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR_DISCEN ADC_CFGR_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ + +#define ADC_CFGR_DISCNUM_Pos (17U) +#define ADC_CFGR_DISCNUM_Msk (0x7UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x000E0000 */ +#define ADC_CFGR_DISCNUM ADC_CFGR_DISCNUM_Msk /*!< ADC Discontinuous mode channel count */ +#define ADC_CFGR_DISCNUM_0 (0x1UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00020000 */ +#define ADC_CFGR_DISCNUM_1 (0x2UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00040000 */ +#define ADC_CFGR_DISCNUM_2 (0x4UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00080000 */ + +#define ADC_CFGR_JDISCEN_Pos (20U) +#define ADC_CFGR_JDISCEN_Msk (0x1UL << ADC_CFGR_JDISCEN_Pos) /*!< 0x00100000 */ +#define ADC_CFGR_JDISCEN ADC_CFGR_JDISCEN_Msk /*!< ADC Discontinuous mode on injected channels */ +#define ADC_CFGR_JQM_Pos (21U) +#define ADC_CFGR_JQM_Msk (0x1UL << ADC_CFGR_JQM_Pos) /*!< 0x00200000 */ +#define ADC_CFGR_JQM ADC_CFGR_JQM_Msk /*!< ADC group injected contexts queue mode */ +#define ADC_CFGR_AWD1SGL_Pos (22U) +#define ADC_CFGR_AWD1SGL_Msk (0x1UL << ADC_CFGR_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR_AWD1SGL ADC_CFGR_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR_AWD1EN_Pos (23U) +#define ADC_CFGR_AWD1EN_Msk (0x1UL << ADC_CFGR_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR_AWD1EN ADC_CFGR_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ +#define ADC_CFGR_JAWD1EN_Pos (24U) +#define ADC_CFGR_JAWD1EN_Msk (0x1UL << ADC_CFGR_JAWD1EN_Pos) /*!< 0x01000000 */ +#define ADC_CFGR_JAWD1EN ADC_CFGR_JAWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group injected */ +#define ADC_CFGR_JAUTO_Pos (25U) +#define ADC_CFGR_JAUTO_Msk (0x1UL << ADC_CFGR_JAUTO_Pos) /*!< 0x02000000 */ +#define ADC_CFGR_JAUTO ADC_CFGR_JAUTO_Msk /*!< ADC group injected automatic trigger mode */ + +#define ADC_CFGR_AWD1CH_Pos (26U) +#define ADC_CFGR_AWD1CH_Msk (0x1FUL << ADC_CFGR_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR_AWD1CH_0 (0x01UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR_AWD1CH_1 (0x02UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR_AWD1CH_2 (0x04UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR_AWD1CH_3 (0x08UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ + +#define ADC_CFGR_JQDIS_Pos (31U) +#define ADC_CFGR_JQDIS_Msk (0x1UL << ADC_CFGR_JQDIS_Pos) /*!< 0x00800000 */ +#define ADC_CFGR_JQDIS ADC_CFGR_JQDIS_Msk /*!< ADC group injected contexts queue disable */ + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_ROVSE_Pos (0U) +#define ADC_CFGR2_ROVSE_Msk (0x1UL << ADC_CFGR2_ROVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_ROVSE ADC_CFGR2_ROVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ + +#define ADC_CFGR2_JOVSE_Pos (1U) +#define ADC_CFGR2_JOVSE_Msk (0x1UL << ADC_CFGR2_JOVSE_Pos) /*!< 0x00000002 */ +#define ADC_CFGR2_JOVSE ADC_CFGR2_JOVSE_Msk /*!< ADC oversampler enable on scope ADC group injected */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TROVS_Pos (9U) +#define ADC_CFGR2_TROVS_Msk (0x1UL << ADC_CFGR2_TROVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TROVS ADC_CFGR2_TROVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ + +#define ADC_CFGR2_ROVSM_Pos (10U) +#define ADC_CFGR2_ROVSM_Msk (0x1UL << ADC_CFGR2_ROVSM_Pos) /*!< 0x00000400 */ +#define ADC_CFGR2_ROVSM ADC_CFGR2_ROVSM_Msk /*!< ADC oversampling mode managing interlaced conversions of ADC group regular and group injected */ + +/******************** Bit definition for ADC_SMPR1 register *****************/ +#define ADC_SMPR1_SMP0_Pos (0U) +#define ADC_SMPR1_SMP0_Msk (0x7UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000007 */ +#define ADC_SMPR1_SMP0 ADC_SMPR1_SMP0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR1_SMP0_0 (0x1UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000001 */ +#define ADC_SMPR1_SMP0_1 (0x2UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000002 */ +#define ADC_SMPR1_SMP0_2 (0x4UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR1_SMP1_Pos (3U) +#define ADC_SMPR1_SMP1_Msk (0x7UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000038 */ +#define ADC_SMPR1_SMP1 ADC_SMPR1_SMP1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR1_SMP1_0 (0x1UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000008 */ +#define ADC_SMPR1_SMP1_1 (0x2UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000010 */ +#define ADC_SMPR1_SMP1_2 (0x4UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000020 */ + +#define ADC_SMPR1_SMP2_Pos (6U) +#define ADC_SMPR1_SMP2_Msk (0x7UL << ADC_SMPR1_SMP2_Pos) /*!< 0x000001C0 */ +#define ADC_SMPR1_SMP2 ADC_SMPR1_SMP2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR1_SMP2_0 (0x1UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000040 */ +#define ADC_SMPR1_SMP2_1 (0x2UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000080 */ +#define ADC_SMPR1_SMP2_2 (0x4UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000100 */ + +#define ADC_SMPR1_SMP3_Pos (9U) +#define ADC_SMPR1_SMP3_Msk (0x7UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000E00 */ +#define ADC_SMPR1_SMP3 ADC_SMPR1_SMP3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR1_SMP3_0 (0x1UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000200 */ +#define ADC_SMPR1_SMP3_1 (0x2UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000400 */ +#define ADC_SMPR1_SMP3_2 (0x4UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000800 */ + +#define ADC_SMPR1_SMP4_Pos (12U) +#define ADC_SMPR1_SMP4_Msk (0x7UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00007000 */ +#define ADC_SMPR1_SMP4 ADC_SMPR1_SMP4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR1_SMP4_0 (0x1UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR1_SMP4_1 (0x2UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00002000 */ +#define ADC_SMPR1_SMP4_2 (0x4UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00004000 */ + +#define ADC_SMPR1_SMP5_Pos (15U) +#define ADC_SMPR1_SMP5_Msk (0x7UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00038000 */ +#define ADC_SMPR1_SMP5 ADC_SMPR1_SMP5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR1_SMP5_0 (0x1UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00008000 */ +#define ADC_SMPR1_SMP5_1 (0x2UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00010000 */ +#define ADC_SMPR1_SMP5_2 (0x4UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00020000 */ + +#define ADC_SMPR1_SMP6_Pos (18U) +#define ADC_SMPR1_SMP6_Msk (0x7UL << ADC_SMPR1_SMP6_Pos) /*!< 0x001C0000 */ +#define ADC_SMPR1_SMP6 ADC_SMPR1_SMP6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR1_SMP6_0 (0x1UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00040000 */ +#define ADC_SMPR1_SMP6_1 (0x2UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00080000 */ +#define ADC_SMPR1_SMP6_2 (0x4UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00100000 */ + +#define ADC_SMPR1_SMP7_Pos (21U) +#define ADC_SMPR1_SMP7_Msk (0x7UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00E00000 */ +#define ADC_SMPR1_SMP7 ADC_SMPR1_SMP7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR1_SMP7_0 (0x1UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00200000 */ +#define ADC_SMPR1_SMP7_1 (0x2UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00400000 */ +#define ADC_SMPR1_SMP7_2 (0x4UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00800000 */ + +#define ADC_SMPR1_SMP8_Pos (24U) +#define ADC_SMPR1_SMP8_Msk (0x7UL << ADC_SMPR1_SMP8_Pos) /*!< 0x07000000 */ +#define ADC_SMPR1_SMP8 ADC_SMPR1_SMP8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR1_SMP8_0 (0x1UL << ADC_SMPR1_SMP8_Pos) /*!< 0x01000000 */ +#define ADC_SMPR1_SMP8_1 (0x2UL << ADC_SMPR1_SMP8_Pos) /*!< 0x02000000 */ +#define ADC_SMPR1_SMP8_2 (0x4UL << ADC_SMPR1_SMP8_Pos) /*!< 0x04000000 */ + +#define ADC_SMPR1_SMP9_Pos (27U) +#define ADC_SMPR1_SMP9_Msk (0x7UL << ADC_SMPR1_SMP9_Pos) /*!< 0x38000000 */ +#define ADC_SMPR1_SMP9 ADC_SMPR1_SMP9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR1_SMP9_0 (0x1UL << ADC_SMPR1_SMP9_Pos) /*!< 0x08000000 */ +#define ADC_SMPR1_SMP9_1 (0x2UL << ADC_SMPR1_SMP9_Pos) /*!< 0x10000000 */ +#define ADC_SMPR1_SMP9_2 (0x4UL << ADC_SMPR1_SMP9_Pos) /*!< 0x20000000 */ + +/******************** Bit definition for ADC_SMPR2 register *****************/ +#define ADC_SMPR2_SMP10_Pos (0U) +#define ADC_SMPR2_SMP10_Msk (0x7UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000007 */ +#define ADC_SMPR2_SMP10 ADC_SMPR2_SMP10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR2_SMP10_0 (0x1UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000001 */ +#define ADC_SMPR2_SMP10_1 (0x2UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000002 */ +#define ADC_SMPR2_SMP10_2 (0x4UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR2_SMP11_Pos (3U) +#define ADC_SMPR2_SMP11_Msk (0x7UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000038 */ +#define ADC_SMPR2_SMP11 ADC_SMPR2_SMP11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR2_SMP11_0 (0x1UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000008 */ +#define ADC_SMPR2_SMP11_1 (0x2UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000010 */ +#define ADC_SMPR2_SMP11_2 (0x4UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000020 */ + +#define ADC_SMPR2_SMP12_Pos (6U) +#define ADC_SMPR2_SMP12_Msk (0x7UL << ADC_SMPR2_SMP12_Pos) /*!< 0x000001C0 */ +#define ADC_SMPR2_SMP12 ADC_SMPR2_SMP12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR2_SMP12_0 (0x1UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000040 */ +#define ADC_SMPR2_SMP12_1 (0x2UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000080 */ +#define ADC_SMPR2_SMP12_2 (0x4UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000100 */ + +#define ADC_SMPR2_SMP13_Pos (9U) +#define ADC_SMPR2_SMP13_Msk (0x7UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000E00 */ +#define ADC_SMPR2_SMP13 ADC_SMPR2_SMP13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR2_SMP13_0 (0x1UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000200 */ +#define ADC_SMPR2_SMP13_1 (0x2UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000400 */ +#define ADC_SMPR2_SMP13_2 (0x4UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000800 */ + +#define ADC_SMPR2_SMP14_Pos (12U) +#define ADC_SMPR2_SMP14_Msk (0x7UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00007000 */ +#define ADC_SMPR2_SMP14 ADC_SMPR2_SMP14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR2_SMP14_0 (0x1UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00001000 */ +#define ADC_SMPR2_SMP14_1 (0x2UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00002000 */ +#define ADC_SMPR2_SMP14_2 (0x4UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00004000 */ + +#define ADC_SMPR2_SMP15_Pos (15U) +#define ADC_SMPR2_SMP15_Msk (0x7UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00038000 */ +#define ADC_SMPR2_SMP15 ADC_SMPR2_SMP15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR2_SMP15_0 (0x1UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00008000 */ +#define ADC_SMPR2_SMP15_1 (0x2UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00010000 */ +#define ADC_SMPR2_SMP15_2 (0x4UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00020000 */ + +#define ADC_SMPR2_SMP16_Pos (18U) +#define ADC_SMPR2_SMP16_Msk (0x7UL << ADC_SMPR2_SMP16_Pos) /*!< 0x001C0000 */ +#define ADC_SMPR2_SMP16 ADC_SMPR2_SMP16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR2_SMP16_0 (0x1UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00040000 */ +#define ADC_SMPR2_SMP16_1 (0x2UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00080000 */ +#define ADC_SMPR2_SMP16_2 (0x4UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00100000 */ + +#define ADC_SMPR2_SMP17_Pos (21U) +#define ADC_SMPR2_SMP17_Msk (0x7UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00E00000 */ +#define ADC_SMPR2_SMP17 ADC_SMPR2_SMP17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR2_SMP17_0 (0x1UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00200000 */ +#define ADC_SMPR2_SMP17_1 (0x2UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00400000 */ +#define ADC_SMPR2_SMP17_2 (0x4UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00800000 */ + +#define ADC_SMPR2_SMP18_Pos (24U) +#define ADC_SMPR2_SMP18_Msk (0x7UL << ADC_SMPR2_SMP18_Pos) /*!< 0x07000000 */ +#define ADC_SMPR2_SMP18 ADC_SMPR2_SMP18_Msk /*!< ADC channel 18 sampling time selection */ +#define ADC_SMPR2_SMP18_0 (0x1UL << ADC_SMPR2_SMP18_Pos) /*!< 0x01000000 */ +#define ADC_SMPR2_SMP18_1 (0x2UL << ADC_SMPR2_SMP18_Pos) /*!< 0x02000000 */ +#define ADC_SMPR2_SMP18_2 (0x4UL << ADC_SMPR2_SMP18_Pos) /*!< 0x04000000 */ + +/******************** Bit definition for ADC_TR1 register *******************/ +#define ADC_TR1_LT1_Pos (0U) +#define ADC_TR1_LT1_Msk (0xFFFUL << ADC_TR1_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_TR1_LT1 ADC_TR1_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_TR1_LT1_0 (0x001UL << ADC_TR1_LT1_Pos) /*!< 0x00000001 */ +#define ADC_TR1_LT1_1 (0x002UL << ADC_TR1_LT1_Pos) /*!< 0x00000002 */ +#define ADC_TR1_LT1_2 (0x004UL << ADC_TR1_LT1_Pos) /*!< 0x00000004 */ +#define ADC_TR1_LT1_3 (0x008UL << ADC_TR1_LT1_Pos) /*!< 0x00000008 */ +#define ADC_TR1_LT1_4 (0x010UL << ADC_TR1_LT1_Pos) /*!< 0x00000010 */ +#define ADC_TR1_LT1_5 (0x020UL << ADC_TR1_LT1_Pos) /*!< 0x00000020 */ +#define ADC_TR1_LT1_6 (0x040UL << ADC_TR1_LT1_Pos) /*!< 0x00000040 */ +#define ADC_TR1_LT1_7 (0x080UL << ADC_TR1_LT1_Pos) /*!< 0x00000080 */ +#define ADC_TR1_LT1_8 (0x100UL << ADC_TR1_LT1_Pos) /*!< 0x00000100 */ +#define ADC_TR1_LT1_9 (0x200UL << ADC_TR1_LT1_Pos) /*!< 0x00000200 */ +#define ADC_TR1_LT1_10 (0x400UL << ADC_TR1_LT1_Pos) /*!< 0x00000400 */ +#define ADC_TR1_LT1_11 (0x800UL << ADC_TR1_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_TR1_HT1_Pos (16U) +#define ADC_TR1_HT1_Msk (0xFFFUL << ADC_TR1_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_TR1_HT1 ADC_TR1_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_TR1_HT1_0 (0x001UL << ADC_TR1_HT1_Pos) /*!< 0x00010000 */ +#define ADC_TR1_HT1_1 (0x002UL << ADC_TR1_HT1_Pos) /*!< 0x00020000 */ +#define ADC_TR1_HT1_2 (0x004UL << ADC_TR1_HT1_Pos) /*!< 0x00040000 */ +#define ADC_TR1_HT1_3 (0x008UL << ADC_TR1_HT1_Pos) /*!< 0x00080000 */ +#define ADC_TR1_HT1_4 (0x010UL << ADC_TR1_HT1_Pos) /*!< 0x00100000 */ +#define ADC_TR1_HT1_5 (0x020UL << ADC_TR1_HT1_Pos) /*!< 0x00200000 */ +#define ADC_TR1_HT1_6 (0x040UL << ADC_TR1_HT1_Pos) /*!< 0x00400000 */ +#define ADC_TR1_HT1_7 (0x080UL << ADC_TR1_HT1_Pos) /*!< 0x00800000 */ +#define ADC_TR1_HT1_8 (0x100UL << ADC_TR1_HT1_Pos) /*!< 0x01000000 */ +#define ADC_TR1_HT1_9 (0x200UL << ADC_TR1_HT1_Pos) /*!< 0x02000000 */ +#define ADC_TR1_HT1_10 (0x400UL << ADC_TR1_HT1_Pos) /*!< 0x04000000 */ +#define ADC_TR1_HT1_11 (0x800UL << ADC_TR1_HT1_Pos) /*!< 0x08000000 */ + +/******************** Bit definition for ADC_TR2 register *******************/ +#define ADC_TR2_LT2_Pos (0U) +#define ADC_TR2_LT2_Msk (0xFFUL << ADC_TR2_LT2_Pos) /*!< 0x000000FF */ +#define ADC_TR2_LT2 ADC_TR2_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_TR2_LT2_0 (0x01UL << ADC_TR2_LT2_Pos) /*!< 0x00000001 */ +#define ADC_TR2_LT2_1 (0x02UL << ADC_TR2_LT2_Pos) /*!< 0x00000002 */ +#define ADC_TR2_LT2_2 (0x04UL << ADC_TR2_LT2_Pos) /*!< 0x00000004 */ +#define ADC_TR2_LT2_3 (0x08UL << ADC_TR2_LT2_Pos) /*!< 0x00000008 */ +#define ADC_TR2_LT2_4 (0x10UL << ADC_TR2_LT2_Pos) /*!< 0x00000010 */ +#define ADC_TR2_LT2_5 (0x20UL << ADC_TR2_LT2_Pos) /*!< 0x00000020 */ +#define ADC_TR2_LT2_6 (0x40UL << ADC_TR2_LT2_Pos) /*!< 0x00000040 */ +#define ADC_TR2_LT2_7 (0x80UL << ADC_TR2_LT2_Pos) /*!< 0x00000080 */ + +#define ADC_TR2_HT2_Pos (16U) +#define ADC_TR2_HT2_Msk (0xFFUL << ADC_TR2_HT2_Pos) /*!< 0x00FF0000 */ +#define ADC_TR2_HT2 ADC_TR2_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_TR2_HT2_0 (0x01UL << ADC_TR2_HT2_Pos) /*!< 0x00010000 */ +#define ADC_TR2_HT2_1 (0x02UL << ADC_TR2_HT2_Pos) /*!< 0x00020000 */ +#define ADC_TR2_HT2_2 (0x04UL << ADC_TR2_HT2_Pos) /*!< 0x00040000 */ +#define ADC_TR2_HT2_3 (0x08UL << ADC_TR2_HT2_Pos) /*!< 0x00080000 */ +#define ADC_TR2_HT2_4 (0x10UL << ADC_TR2_HT2_Pos) /*!< 0x00100000 */ +#define ADC_TR2_HT2_5 (0x20UL << ADC_TR2_HT2_Pos) /*!< 0x00200000 */ +#define ADC_TR2_HT2_6 (0x40UL << ADC_TR2_HT2_Pos) /*!< 0x00400000 */ +#define ADC_TR2_HT2_7 (0x80UL << ADC_TR2_HT2_Pos) /*!< 0x00800000 */ + +/******************** Bit definition for ADC_TR3 register *******************/ +#define ADC_TR3_LT3_Pos (0U) +#define ADC_TR3_LT3_Msk (0xFFUL << ADC_TR3_LT3_Pos) /*!< 0x000000FF */ +#define ADC_TR3_LT3 ADC_TR3_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_TR3_LT3_0 (0x01UL << ADC_TR3_LT3_Pos) /*!< 0x00000001 */ +#define ADC_TR3_LT3_1 (0x02UL << ADC_TR3_LT3_Pos) /*!< 0x00000002 */ +#define ADC_TR3_LT3_2 (0x04UL << ADC_TR3_LT3_Pos) /*!< 0x00000004 */ +#define ADC_TR3_LT3_3 (0x08UL << ADC_TR3_LT3_Pos) /*!< 0x00000008 */ +#define ADC_TR3_LT3_4 (0x10UL << ADC_TR3_LT3_Pos) /*!< 0x00000010 */ +#define ADC_TR3_LT3_5 (0x20UL << ADC_TR3_LT3_Pos) /*!< 0x00000020 */ +#define ADC_TR3_LT3_6 (0x40UL << ADC_TR3_LT3_Pos) /*!< 0x00000040 */ +#define ADC_TR3_LT3_7 (0x80UL << ADC_TR3_LT3_Pos) /*!< 0x00000080 */ + +#define ADC_TR3_HT3_Pos (16U) +#define ADC_TR3_HT3_Msk (0xFFUL << ADC_TR3_HT3_Pos) /*!< 0x00FF0000 */ +#define ADC_TR3_HT3 ADC_TR3_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_TR3_HT3_0 (0x01UL << ADC_TR3_HT3_Pos) /*!< 0x00010000 */ +#define ADC_TR3_HT3_1 (0x02UL << ADC_TR3_HT3_Pos) /*!< 0x00020000 */ +#define ADC_TR3_HT3_2 (0x04UL << ADC_TR3_HT3_Pos) /*!< 0x00040000 */ +#define ADC_TR3_HT3_3 (0x08UL << ADC_TR3_HT3_Pos) /*!< 0x00080000 */ +#define ADC_TR3_HT3_4 (0x10UL << ADC_TR3_HT3_Pos) /*!< 0x00100000 */ +#define ADC_TR3_HT3_5 (0x20UL << ADC_TR3_HT3_Pos) /*!< 0x00200000 */ +#define ADC_TR3_HT3_6 (0x40UL << ADC_TR3_HT3_Pos) /*!< 0x00400000 */ +#define ADC_TR3_HT3_7 (0x80UL << ADC_TR3_HT3_Pos) /*!< 0x00800000 */ + +/******************** Bit definition for ADC_SQR1 register ******************/ +#define ADC_SQR1_L_Pos (0U) +#define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) /*!< 0x0000000F */ +#define ADC_SQR1_L ADC_SQR1_L_Msk /*!< ADC group regular sequencer scan length */ +#define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) /*!< 0x00000001 */ +#define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) /*!< 0x00000002 */ +#define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) /*!< 0x00000004 */ +#define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) /*!< 0x00000008 */ + +#define ADC_SQR1_SQ1_Pos (6U) +#define ADC_SQR1_SQ1_Msk (0x1FUL << ADC_SQR1_SQ1_Pos) /*!< 0x000007C0 */ +#define ADC_SQR1_SQ1 ADC_SQR1_SQ1_Msk /*!< ADC group regular sequencer rank 1 */ +#define ADC_SQR1_SQ1_0 (0x01UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000040 */ +#define ADC_SQR1_SQ1_1 (0x02UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000080 */ +#define ADC_SQR1_SQ1_2 (0x04UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000100 */ +#define ADC_SQR1_SQ1_3 (0x08UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000200 */ +#define ADC_SQR1_SQ1_4 (0x10UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000400 */ + +#define ADC_SQR1_SQ2_Pos (12U) +#define ADC_SQR1_SQ2_Msk (0x1FUL << ADC_SQR1_SQ2_Pos) /*!< 0x0001F000 */ +#define ADC_SQR1_SQ2 ADC_SQR1_SQ2_Msk /*!< ADC group regular sequencer rank 2 */ +#define ADC_SQR1_SQ2_0 (0x01UL << ADC_SQR1_SQ2_Pos) /*!< 0x00001000 */ +#define ADC_SQR1_SQ2_1 (0x02UL << ADC_SQR1_SQ2_Pos) /*!< 0x00002000 */ +#define ADC_SQR1_SQ2_2 (0x04UL << ADC_SQR1_SQ2_Pos) /*!< 0x00004000 */ +#define ADC_SQR1_SQ2_3 (0x08UL << ADC_SQR1_SQ2_Pos) /*!< 0x00008000 */ +#define ADC_SQR1_SQ2_4 (0x10UL << ADC_SQR1_SQ2_Pos) /*!< 0x00010000 */ + +#define ADC_SQR1_SQ3_Pos (18U) +#define ADC_SQR1_SQ3_Msk (0x1FUL << ADC_SQR1_SQ3_Pos) /*!< 0x007C0000 */ +#define ADC_SQR1_SQ3 ADC_SQR1_SQ3_Msk /*!< ADC group regular sequencer rank 3 */ +#define ADC_SQR1_SQ3_0 (0x01UL << ADC_SQR1_SQ3_Pos) /*!< 0x00040000 */ +#define ADC_SQR1_SQ3_1 (0x02UL << ADC_SQR1_SQ3_Pos) /*!< 0x00080000 */ +#define ADC_SQR1_SQ3_2 (0x04UL << ADC_SQR1_SQ3_Pos) /*!< 0x00100000 */ +#define ADC_SQR1_SQ3_3 (0x08UL << ADC_SQR1_SQ3_Pos) /*!< 0x00200000 */ +#define ADC_SQR1_SQ3_4 (0x10UL << ADC_SQR1_SQ3_Pos) /*!< 0x00400000 */ + +#define ADC_SQR1_SQ4_Pos (24U) +#define ADC_SQR1_SQ4_Msk (0x1FUL << ADC_SQR1_SQ4_Pos) /*!< 0x1F000000 */ +#define ADC_SQR1_SQ4 ADC_SQR1_SQ4_Msk /*!< ADC group regular sequencer rank 4 */ +#define ADC_SQR1_SQ4_0 (0x01UL << ADC_SQR1_SQ4_Pos) /*!< 0x01000000 */ +#define ADC_SQR1_SQ4_1 (0x02UL << ADC_SQR1_SQ4_Pos) /*!< 0x02000000 */ +#define ADC_SQR1_SQ4_2 (0x04UL << ADC_SQR1_SQ4_Pos) /*!< 0x04000000 */ +#define ADC_SQR1_SQ4_3 (0x08UL << ADC_SQR1_SQ4_Pos) /*!< 0x08000000 */ +#define ADC_SQR1_SQ4_4 (0x10UL << ADC_SQR1_SQ4_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR2 register ******************/ +#define ADC_SQR2_SQ5_Pos (0U) +#define ADC_SQR2_SQ5_Msk (0x1FUL << ADC_SQR2_SQ5_Pos) /*!< 0x0000001F */ +#define ADC_SQR2_SQ5 ADC_SQR2_SQ5_Msk /*!< ADC group regular sequencer rank 5 */ +#define ADC_SQR2_SQ5_0 (0x01UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000001 */ +#define ADC_SQR2_SQ5_1 (0x02UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000002 */ +#define ADC_SQR2_SQ5_2 (0x04UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000004 */ +#define ADC_SQR2_SQ5_3 (0x08UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000008 */ +#define ADC_SQR2_SQ5_4 (0x10UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000010 */ + +#define ADC_SQR2_SQ6_Pos (6U) +#define ADC_SQR2_SQ6_Msk (0x1FUL << ADC_SQR2_SQ6_Pos) /*!< 0x000007C0 */ +#define ADC_SQR2_SQ6 ADC_SQR2_SQ6_Msk /*!< ADC group regular sequencer rank 6 */ +#define ADC_SQR2_SQ6_0 (0x01UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000040 */ +#define ADC_SQR2_SQ6_1 (0x02UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000080 */ +#define ADC_SQR2_SQ6_2 (0x04UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000100 */ +#define ADC_SQR2_SQ6_3 (0x08UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000200 */ +#define ADC_SQR2_SQ6_4 (0x10UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000400 */ + +#define ADC_SQR2_SQ7_Pos (12U) +#define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) /*!< 0x0001F000 */ +#define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!< ADC group regular sequencer rank 7 */ +#define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) /*!< 0x00001000 */ +#define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) /*!< 0x00002000 */ +#define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) /*!< 0x00004000 */ +#define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) /*!< 0x00008000 */ +#define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) /*!< 0x00010000 */ + +#define ADC_SQR2_SQ8_Pos (18U) +#define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) /*!< 0x007C0000 */ +#define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!< ADC group regular sequencer rank 8 */ +#define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) /*!< 0x00040000 */ +#define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) /*!< 0x00080000 */ +#define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) /*!< 0x00100000 */ +#define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) /*!< 0x00200000 */ +#define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) /*!< 0x00400000 */ + +#define ADC_SQR2_SQ9_Pos (24U) +#define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) /*!< 0x1F000000 */ +#define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!< ADC group regular sequencer rank 9 */ +#define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) /*!< 0x01000000 */ +#define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) /*!< 0x02000000 */ +#define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) /*!< 0x04000000 */ +#define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) /*!< 0x08000000 */ +#define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR3 register ******************/ +#define ADC_SQR3_SQ10_Pos (0U) +#define ADC_SQR3_SQ10_Msk (0x1FUL << ADC_SQR3_SQ10_Pos) /*!< 0x0000001F */ +#define ADC_SQR3_SQ10 ADC_SQR3_SQ10_Msk /*!< ADC group regular sequencer rank 10 */ +#define ADC_SQR3_SQ10_0 (0x01UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000001 */ +#define ADC_SQR3_SQ10_1 (0x02UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000002 */ +#define ADC_SQR3_SQ10_2 (0x04UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000004 */ +#define ADC_SQR3_SQ10_3 (0x08UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000008 */ +#define ADC_SQR3_SQ10_4 (0x10UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000010 */ + +#define ADC_SQR3_SQ11_Pos (6U) +#define ADC_SQR3_SQ11_Msk (0x1FUL << ADC_SQR3_SQ11_Pos) /*!< 0x000007C0 */ +#define ADC_SQR3_SQ11 ADC_SQR3_SQ11_Msk /*!< ADC group regular sequencer rank 11 */ +#define ADC_SQR3_SQ11_0 (0x01UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000040 */ +#define ADC_SQR3_SQ11_1 (0x02UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000080 */ +#define ADC_SQR3_SQ11_2 (0x04UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000100 */ +#define ADC_SQR3_SQ11_3 (0x08UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000200 */ +#define ADC_SQR3_SQ11_4 (0x10UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000400 */ + +#define ADC_SQR3_SQ12_Pos (12U) +#define ADC_SQR3_SQ12_Msk (0x1FUL << ADC_SQR3_SQ12_Pos) /*!< 0x0001F000 */ +#define ADC_SQR3_SQ12 ADC_SQR3_SQ12_Msk /*!< ADC group regular sequencer rank 12 */ +#define ADC_SQR3_SQ12_0 (0x01UL << ADC_SQR3_SQ12_Pos) /*!< 0x00001000 */ +#define ADC_SQR3_SQ12_1 (0x02UL << ADC_SQR3_SQ12_Pos) /*!< 0x00002000 */ +#define ADC_SQR3_SQ12_2 (0x04UL << ADC_SQR3_SQ12_Pos) /*!< 0x00004000 */ +#define ADC_SQR3_SQ12_3 (0x08UL << ADC_SQR3_SQ12_Pos) /*!< 0x00008000 */ +#define ADC_SQR3_SQ12_4 (0x10UL << ADC_SQR3_SQ12_Pos) /*!< 0x00010000 */ + +#define ADC_SQR3_SQ13_Pos (18U) +#define ADC_SQR3_SQ13_Msk (0x1FUL << ADC_SQR3_SQ13_Pos) /*!< 0x007C0000 */ +#define ADC_SQR3_SQ13 ADC_SQR3_SQ13_Msk /*!< ADC group regular sequencer rank 13 */ +#define ADC_SQR3_SQ13_0 (0x01UL << ADC_SQR3_SQ13_Pos) /*!< 0x00040000 */ +#define ADC_SQR3_SQ13_1 (0x02UL << ADC_SQR3_SQ13_Pos) /*!< 0x00080000 */ +#define ADC_SQR3_SQ13_2 (0x04UL << ADC_SQR3_SQ13_Pos) /*!< 0x00100000 */ +#define ADC_SQR3_SQ13_3 (0x08UL << ADC_SQR3_SQ13_Pos) /*!< 0x00200000 */ +#define ADC_SQR3_SQ13_4 (0x10UL << ADC_SQR3_SQ13_Pos) /*!< 0x00400000 */ + +#define ADC_SQR3_SQ14_Pos (24U) +#define ADC_SQR3_SQ14_Msk (0x1FUL << ADC_SQR3_SQ14_Pos) /*!< 0x1F000000 */ +#define ADC_SQR3_SQ14 ADC_SQR3_SQ14_Msk /*!< ADC group regular sequencer rank 14 */ +#define ADC_SQR3_SQ14_0 (0x01UL << ADC_SQR3_SQ14_Pos) /*!< 0x01000000 */ +#define ADC_SQR3_SQ14_1 (0x02UL << ADC_SQR3_SQ14_Pos) /*!< 0x02000000 */ +#define ADC_SQR3_SQ14_2 (0x04UL << ADC_SQR3_SQ14_Pos) /*!< 0x04000000 */ +#define ADC_SQR3_SQ14_3 (0x08UL << ADC_SQR3_SQ14_Pos) /*!< 0x08000000 */ +#define ADC_SQR3_SQ14_4 (0x10UL << ADC_SQR3_SQ14_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR4 register ******************/ +#define ADC_SQR4_SQ15_Pos (0U) +#define ADC_SQR4_SQ15_Msk (0x1FUL << ADC_SQR4_SQ15_Pos) /*!< 0x0000001F */ +#define ADC_SQR4_SQ15 ADC_SQR4_SQ15_Msk /*!< ADC group regular sequencer rank 15 */ +#define ADC_SQR4_SQ15_0 (0x01UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000001 */ +#define ADC_SQR4_SQ15_1 (0x02UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000002 */ +#define ADC_SQR4_SQ15_2 (0x04UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000004 */ +#define ADC_SQR4_SQ15_3 (0x08UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000008 */ +#define ADC_SQR4_SQ15_4 (0x10UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000010 */ + +#define ADC_SQR4_SQ16_Pos (6U) +#define ADC_SQR4_SQ16_Msk (0x1FUL << ADC_SQR4_SQ16_Pos) /*!< 0x000007C0 */ +#define ADC_SQR4_SQ16 ADC_SQR4_SQ16_Msk /*!< ADC group regular sequencer rank 16 */ +#define ADC_SQR4_SQ16_0 (0x01UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000040 */ +#define ADC_SQR4_SQ16_1 (0x02UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000080 */ +#define ADC_SQR4_SQ16_2 (0x04UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000100 */ +#define ADC_SQR4_SQ16_3 (0x08UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000200 */ +#define ADC_SQR4_SQ16_4 (0x10UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000400 */ + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_RDATA_Pos (0U) +#define ADC_DR_RDATA_Msk (0xFFFFUL << ADC_DR_RDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_RDATA ADC_DR_RDATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_RDATA_0 (0x0001UL << ADC_DR_RDATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_RDATA_1 (0x0002UL << ADC_DR_RDATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_RDATA_2 (0x0004UL << ADC_DR_RDATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_RDATA_3 (0x0008UL << ADC_DR_RDATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_RDATA_4 (0x0010UL << ADC_DR_RDATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_RDATA_5 (0x0020UL << ADC_DR_RDATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_RDATA_6 (0x0040UL << ADC_DR_RDATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_RDATA_7 (0x0080UL << ADC_DR_RDATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_RDATA_8 (0x0100UL << ADC_DR_RDATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_RDATA_9 (0x0200UL << ADC_DR_RDATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_RDATA_10 (0x0400UL << ADC_DR_RDATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_RDATA_11 (0x0800UL << ADC_DR_RDATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_RDATA_12 (0x1000UL << ADC_DR_RDATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_RDATA_13 (0x2000UL << ADC_DR_RDATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_RDATA_14 (0x4000UL << ADC_DR_RDATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_RDATA_15 (0x8000UL << ADC_DR_RDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JSQR register ******************/ +#define ADC_JSQR_JL_Pos (0U) +#define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) /*!< 0x00000003 */ +#define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!< ADC group injected sequencer scan length */ +#define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) /*!< 0x00000001 */ +#define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) /*!< 0x00000002 */ + +#define ADC_JSQR_JEXTSEL_Pos (2U) +#define ADC_JSQR_JEXTSEL_Msk (0xFUL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x0000003C */ +#define ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_Msk /*!< ADC group injected external trigger source */ +#define ADC_JSQR_JEXTSEL_0 (0x1UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000004 */ +#define ADC_JSQR_JEXTSEL_1 (0x2UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000008 */ +#define ADC_JSQR_JEXTSEL_2 (0x4UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000010 */ +#define ADC_JSQR_JEXTSEL_3 (0x8UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000020 */ + +#define ADC_JSQR_JEXTEN_Pos (6U) +#define ADC_JSQR_JEXTEN_Msk (0x3UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x000000C0 */ +#define ADC_JSQR_JEXTEN ADC_JSQR_JEXTEN_Msk /*!< ADC group injected external trigger polarity */ +#define ADC_JSQR_JEXTEN_0 (0x1UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000040 */ +#define ADC_JSQR_JEXTEN_1 (0x2UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000080 */ + +#define ADC_JSQR_JSQ1_Pos (8U) +#define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) /*!< 0x00001F00 */ +#define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!< ADC group injected sequencer rank 1 */ +#define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000100 */ +#define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000200 */ +#define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000400 */ +#define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000800 */ +#define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00001000 */ + +#define ADC_JSQR_JSQ2_Pos (14U) +#define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) /*!< 0x0007C000 */ +#define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!< ADC group injected sequencer rank 2 */ +#define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00004000 */ +#define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00008000 */ +#define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00010000 */ +#define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00020000 */ +#define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00040000 */ + +#define ADC_JSQR_JSQ3_Pos (20U) +#define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) /*!< 0x01F00000 */ +#define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!< ADC group injected sequencer rank 3 */ +#define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00100000 */ +#define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00200000 */ +#define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00400000 */ +#define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00800000 */ +#define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) /*!< 0x01000000 */ + +#define ADC_JSQR_JSQ4_Pos (26U) +#define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) /*!< 0x7C000000 */ +#define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!< ADC group injected sequencer rank 4 */ +#define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) /*!< 0x04000000 */ +#define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) /*!< 0x08000000 */ +#define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) /*!< 0x10000000 */ +#define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) /*!< 0x20000000 */ +#define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_OFR1 register ******************/ +#define ADC_OFR1_OFFSET1_Pos (0U) +#define ADC_OFR1_OFFSET1_Msk (0xFFFUL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000FFF */ +#define ADC_OFR1_OFFSET1 ADC_OFR1_OFFSET1_Msk /*!< ADC offset number 1 offset level */ +#define ADC_OFR1_OFFSET1_0 (0x001UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000001 */ +#define ADC_OFR1_OFFSET1_1 (0x002UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000002 */ +#define ADC_OFR1_OFFSET1_2 (0x004UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000004 */ +#define ADC_OFR1_OFFSET1_3 (0x008UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000008 */ +#define ADC_OFR1_OFFSET1_4 (0x010UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000010 */ +#define ADC_OFR1_OFFSET1_5 (0x020UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000020 */ +#define ADC_OFR1_OFFSET1_6 (0x040UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000040 */ +#define ADC_OFR1_OFFSET1_7 (0x080UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000080 */ +#define ADC_OFR1_OFFSET1_8 (0x100UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000100 */ +#define ADC_OFR1_OFFSET1_9 (0x200UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000200 */ +#define ADC_OFR1_OFFSET1_10 (0x400UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000400 */ +#define ADC_OFR1_OFFSET1_11 (0x800UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000800 */ + +#define ADC_OFR1_OFFSET1_CH_Pos (26U) +#define ADC_OFR1_OFFSET1_CH_Msk (0x1FUL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR1_OFFSET1_CH ADC_OFR1_OFFSET1_CH_Msk /*!< ADC offset number 1 channel selection */ +#define ADC_OFR1_OFFSET1_CH_0 (0x01UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR1_OFFSET1_CH_1 (0x02UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR1_OFFSET1_CH_2 (0x04UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR1_OFFSET1_CH_3 (0x08UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR1_OFFSET1_CH_4 (0x10UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR1_OFFSET1_EN_Pos (31U) +#define ADC_OFR1_OFFSET1_EN_Msk (0x1UL << ADC_OFR1_OFFSET1_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR1_OFFSET1_EN ADC_OFR1_OFFSET1_EN_Msk /*!< ADC offset number 1 enable */ + +/******************** Bit definition for ADC_OFR2 register ******************/ +#define ADC_OFR2_OFFSET2_Pos (0U) +#define ADC_OFR2_OFFSET2_Msk (0xFFFUL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000FFF */ +#define ADC_OFR2_OFFSET2 ADC_OFR2_OFFSET2_Msk /*!< ADC offset number 2 offset level */ +#define ADC_OFR2_OFFSET2_0 (0x001UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000001 */ +#define ADC_OFR2_OFFSET2_1 (0x002UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000002 */ +#define ADC_OFR2_OFFSET2_2 (0x004UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000004 */ +#define ADC_OFR2_OFFSET2_3 (0x008UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000008 */ +#define ADC_OFR2_OFFSET2_4 (0x010UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000010 */ +#define ADC_OFR2_OFFSET2_5 (0x020UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000020 */ +#define ADC_OFR2_OFFSET2_6 (0x040UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000040 */ +#define ADC_OFR2_OFFSET2_7 (0x080UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000080 */ +#define ADC_OFR2_OFFSET2_8 (0x100UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000100 */ +#define ADC_OFR2_OFFSET2_9 (0x200UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000200 */ +#define ADC_OFR2_OFFSET2_10 (0x400UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000400 */ +#define ADC_OFR2_OFFSET2_11 (0x800UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000800 */ + +#define ADC_OFR2_OFFSET2_CH_Pos (26U) +#define ADC_OFR2_OFFSET2_CH_Msk (0x1FUL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR2_OFFSET2_CH ADC_OFR2_OFFSET2_CH_Msk /*!< ADC offset number 2 channel selection */ +#define ADC_OFR2_OFFSET2_CH_0 (0x01UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR2_OFFSET2_CH_1 (0x02UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR2_OFFSET2_CH_2 (0x04UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR2_OFFSET2_CH_3 (0x08UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR2_OFFSET2_CH_4 (0x10UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR2_OFFSET2_EN_Pos (31U) +#define ADC_OFR2_OFFSET2_EN_Msk (0x1UL << ADC_OFR2_OFFSET2_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR2_OFFSET2_EN ADC_OFR2_OFFSET2_EN_Msk /*!< ADC offset number 2 enable */ + +/******************** Bit definition for ADC_OFR3 register ******************/ +#define ADC_OFR3_OFFSET3_Pos (0U) +#define ADC_OFR3_OFFSET3_Msk (0xFFFUL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000FFF */ +#define ADC_OFR3_OFFSET3 ADC_OFR3_OFFSET3_Msk /*!< ADC offset number 3 offset level */ +#define ADC_OFR3_OFFSET3_0 (0x001UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000001 */ +#define ADC_OFR3_OFFSET3_1 (0x002UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000002 */ +#define ADC_OFR3_OFFSET3_2 (0x004UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000004 */ +#define ADC_OFR3_OFFSET3_3 (0x008UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000008 */ +#define ADC_OFR3_OFFSET3_4 (0x010UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000010 */ +#define ADC_OFR3_OFFSET3_5 (0x020UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000020 */ +#define ADC_OFR3_OFFSET3_6 (0x040UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000040 */ +#define ADC_OFR3_OFFSET3_7 (0x080UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000080 */ +#define ADC_OFR3_OFFSET3_8 (0x100UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000100 */ +#define ADC_OFR3_OFFSET3_9 (0x200UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000200 */ +#define ADC_OFR3_OFFSET3_10 (0x400UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000400 */ +#define ADC_OFR3_OFFSET3_11 (0x800UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000800 */ + +#define ADC_OFR3_OFFSET3_CH_Pos (26U) +#define ADC_OFR3_OFFSET3_CH_Msk (0x1FUL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR3_OFFSET3_CH ADC_OFR3_OFFSET3_CH_Msk /*!< ADC offset number 3 channel selection */ +#define ADC_OFR3_OFFSET3_CH_0 (0x01UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR3_OFFSET3_CH_1 (0x02UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR3_OFFSET3_CH_2 (0x04UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR3_OFFSET3_CH_3 (0x08UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR3_OFFSET3_CH_4 (0x10UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR3_OFFSET3_EN_Pos (31U) +#define ADC_OFR3_OFFSET3_EN_Msk (0x1UL << ADC_OFR3_OFFSET3_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR3_OFFSET3_EN ADC_OFR3_OFFSET3_EN_Msk /*!< ADC offset number 3 enable */ + +/******************** Bit definition for ADC_OFR4 register ******************/ +#define ADC_OFR4_OFFSET4_Pos (0U) +#define ADC_OFR4_OFFSET4_Msk (0xFFFUL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000FFF */ +#define ADC_OFR4_OFFSET4 ADC_OFR4_OFFSET4_Msk /*!< ADC offset number 4 offset level */ +#define ADC_OFR4_OFFSET4_0 (0x001UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000001 */ +#define ADC_OFR4_OFFSET4_1 (0x002UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000002 */ +#define ADC_OFR4_OFFSET4_2 (0x004UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000004 */ +#define ADC_OFR4_OFFSET4_3 (0x008UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000008 */ +#define ADC_OFR4_OFFSET4_4 (0x010UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000010 */ +#define ADC_OFR4_OFFSET4_5 (0x020UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000020 */ +#define ADC_OFR4_OFFSET4_6 (0x040UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000040 */ +#define ADC_OFR4_OFFSET4_7 (0x080UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000080 */ +#define ADC_OFR4_OFFSET4_8 (0x100UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000100 */ +#define ADC_OFR4_OFFSET4_9 (0x200UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000200 */ +#define ADC_OFR4_OFFSET4_10 (0x400UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000400 */ +#define ADC_OFR4_OFFSET4_11 (0x800UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000800 */ + +#define ADC_OFR4_OFFSET4_CH_Pos (26U) +#define ADC_OFR4_OFFSET4_CH_Msk (0x1FUL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR4_OFFSET4_CH ADC_OFR4_OFFSET4_CH_Msk /*!< ADC offset number 4 channel selection */ +#define ADC_OFR4_OFFSET4_CH_0 (0x01UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR4_OFFSET4_CH_1 (0x02UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR4_OFFSET4_CH_2 (0x04UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR4_OFFSET4_CH_3 (0x08UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR4_OFFSET4_CH_4 (0x10UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR4_OFFSET4_EN_Pos (31U) +#define ADC_OFR4_OFFSET4_EN_Msk (0x1UL << ADC_OFR4_OFFSET4_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR4_OFFSET4_EN ADC_OFR4_OFFSET4_EN_Msk /*!< ADC offset number 4 enable */ + +/******************** Bit definition for ADC_JDR1 register ******************/ +#define ADC_JDR1_JDATA_Pos (0U) +#define ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!< ADC group injected sequencer rank 1 conversion data */ +#define ADC_JDR1_JDATA_0 (0x0001UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR1_JDATA_1 (0x0002UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR1_JDATA_2 (0x0004UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR1_JDATA_3 (0x0008UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR1_JDATA_4 (0x0010UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR1_JDATA_5 (0x0020UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR1_JDATA_6 (0x0040UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR1_JDATA_7 (0x0080UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR1_JDATA_8 (0x0100UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR1_JDATA_9 (0x0200UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR1_JDATA_10 (0x0400UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR1_JDATA_11 (0x0800UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR1_JDATA_12 (0x1000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR1_JDATA_13 (0x2000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR1_JDATA_14 (0x4000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR1_JDATA_15 (0x8000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR2 register ******************/ +#define ADC_JDR2_JDATA_Pos (0U) +#define ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!< ADC group injected sequencer rank 2 conversion data */ +#define ADC_JDR2_JDATA_0 (0x0001UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR2_JDATA_1 (0x0002UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR2_JDATA_2 (0x0004UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR2_JDATA_3 (0x0008UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR2_JDATA_4 (0x0010UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR2_JDATA_5 (0x0020UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR2_JDATA_6 (0x0040UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR2_JDATA_7 (0x0080UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR2_JDATA_8 (0x0100UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR2_JDATA_9 (0x0200UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR2_JDATA_10 (0x0400UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR2_JDATA_11 (0x0800UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR2_JDATA_12 (0x1000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR2_JDATA_13 (0x2000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR2_JDATA_14 (0x4000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR2_JDATA_15 (0x8000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR3 register ******************/ +#define ADC_JDR3_JDATA_Pos (0U) +#define ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!< ADC group injected sequencer rank 3 conversion data */ +#define ADC_JDR3_JDATA_0 (0x0001UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR3_JDATA_1 (0x0002UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR3_JDATA_2 (0x0004UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR3_JDATA_3 (0x0008UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR3_JDATA_4 (0x0010UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR3_JDATA_5 (0x0020UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR3_JDATA_6 (0x0040UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR3_JDATA_7 (0x0080UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR3_JDATA_8 (0x0100UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR3_JDATA_9 (0x0200UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR3_JDATA_10 (0x0400UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR3_JDATA_11 (0x0800UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR3_JDATA_12 (0x1000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR3_JDATA_13 (0x2000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR3_JDATA_14 (0x4000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR3_JDATA_15 (0x8000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR4 register ******************/ +#define ADC_JDR4_JDATA_Pos (0U) +#define ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!< ADC group injected sequencer rank 4 conversion data */ +#define ADC_JDR4_JDATA_0 (0x0001UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR4_JDATA_1 (0x0002UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR4_JDATA_2 (0x0004UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR4_JDATA_3 (0x0008UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR4_JDATA_4 (0x0010UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR4_JDATA_5 (0x0020UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR4_JDATA_6 (0x0040UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR4_JDATA_7 (0x0080UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR4_JDATA_8 (0x0100UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR4_JDATA_9 (0x0200UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR4_JDATA_10 (0x0400UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR4_JDATA_11 (0x0800UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR4_JDATA_12 (0x1000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR4_JDATA_13 (0x2000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR4_JDATA_14 (0x4000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR4_JDATA_15 (0x8000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_DIFSEL register ****************/ +#define ADC_DIFSEL_DIFSEL_Pos (0U) +#define ADC_DIFSEL_DIFSEL_Msk (0x7FFFFUL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_DIFSEL_DIFSEL ADC_DIFSEL_DIFSEL_Msk /*!< ADC channel differential or single-ended mode */ +#define ADC_DIFSEL_DIFSEL_0 (0x00001UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000001 */ +#define ADC_DIFSEL_DIFSEL_1 (0x00002UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000002 */ +#define ADC_DIFSEL_DIFSEL_2 (0x00004UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000004 */ +#define ADC_DIFSEL_DIFSEL_3 (0x00008UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000008 */ +#define ADC_DIFSEL_DIFSEL_4 (0x00010UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000010 */ +#define ADC_DIFSEL_DIFSEL_5 (0x00020UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000020 */ +#define ADC_DIFSEL_DIFSEL_6 (0x00040UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000040 */ +#define ADC_DIFSEL_DIFSEL_7 (0x00080UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000080 */ +#define ADC_DIFSEL_DIFSEL_8 (0x00100UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000100 */ +#define ADC_DIFSEL_DIFSEL_9 (0x00200UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000200 */ +#define ADC_DIFSEL_DIFSEL_10 (0x00400UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000400 */ +#define ADC_DIFSEL_DIFSEL_11 (0x00800UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000800 */ +#define ADC_DIFSEL_DIFSEL_12 (0x01000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00001000 */ +#define ADC_DIFSEL_DIFSEL_13 (0x02000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00002000 */ +#define ADC_DIFSEL_DIFSEL_14 (0x04000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00004000 */ +#define ADC_DIFSEL_DIFSEL_15 (0x08000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00008000 */ +#define ADC_DIFSEL_DIFSEL_16 (0x10000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00010000 */ +#define ADC_DIFSEL_DIFSEL_17 (0x20000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00020000 */ +#define ADC_DIFSEL_DIFSEL_18 (0x40000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_S_Pos (0U) +#define ADC_CALFACT_CALFACT_S_Msk (0x7FUL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT_S ADC_CALFACT_CALFACT_S_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_S_0 (0x01UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_S_1 (0x02UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_S_2 (0x04UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_S_3 (0x08UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_S_4 (0x10UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_S_5 (0x20UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_S_6 (0x40UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000040 */ + +#define ADC_CALFACT_CALFACT_D_Pos (16U) +#define ADC_CALFACT_CALFACT_D_Msk (0x7FUL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x007F0000 */ +#define ADC_CALFACT_CALFACT_D ADC_CALFACT_CALFACT_D_Msk /*!< ADC calibration factor in differential mode */ +#define ADC_CALFACT_CALFACT_D_0 (0x01UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00010000 */ +#define ADC_CALFACT_CALFACT_D_1 (0x02UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00020000 */ +#define ADC_CALFACT_CALFACT_D_2 (0x04UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00040000 */ +#define ADC_CALFACT_CALFACT_D_3 (0x08UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00080000 */ +#define ADC_CALFACT_CALFACT_D_4 (0x10UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00100000 */ +#define ADC_CALFACT_CALFACT_D_5 (0x20UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00200000 */ +#define ADC_CALFACT_CALFACT_D_6 (0x40UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00400000 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_DUAL_Pos (0U) +#define ADC_CCR_DUAL_Msk (0x1FUL << ADC_CCR_DUAL_Pos) /*!< 0x0000001F */ +#define ADC_CCR_DUAL ADC_CCR_DUAL_Msk /*!< ADC multimode mode selection */ +#define ADC_CCR_DUAL_0 (0x01UL << ADC_CCR_DUAL_Pos) /*!< 0x00000001 */ +#define ADC_CCR_DUAL_1 (0x02UL << ADC_CCR_DUAL_Pos) /*!< 0x00000002 */ +#define ADC_CCR_DUAL_2 (0x04UL << ADC_CCR_DUAL_Pos) /*!< 0x00000004 */ +#define ADC_CCR_DUAL_3 (0x08UL << ADC_CCR_DUAL_Pos) /*!< 0x00000008 */ +#define ADC_CCR_DUAL_4 (0x10UL << ADC_CCR_DUAL_Pos) /*!< 0x00000010 */ + +#define ADC_CCR_DELAY_Pos (8U) +#define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */ +#define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!< ADC multimode delay between 2 sampling phases */ +#define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */ +#define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */ +#define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */ +#define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */ + +#define ADC_CCR_DMACFG_Pos (13U) +#define ADC_CCR_DMACFG_Msk (0x1UL << ADC_CCR_DMACFG_Pos) /*!< 0x00002000 */ +#define ADC_CCR_DMACFG ADC_CCR_DMACFG_Msk /*!< ADC multimode DMA transfer configuration */ + +#define ADC_CCR_MDMA_Pos (14U) +#define ADC_CCR_MDMA_Msk (0x3UL << ADC_CCR_MDMA_Pos) /*!< 0x0000C000 */ +#define ADC_CCR_MDMA ADC_CCR_MDMA_Msk /*!< ADC multimode DMA transfer enable */ +#define ADC_CCR_MDMA_0 (0x1UL << ADC_CCR_MDMA_Pos) /*!< 0x00004000 */ +#define ADC_CCR_MDMA_1 (0x2UL << ADC_CCR_MDMA_Pos) /*!< 0x00008000 */ + +#define ADC_CCR_CKMODE_Pos (16U) +#define ADC_CCR_CKMODE_Msk (0x3UL << ADC_CCR_CKMODE_Pos) /*!< 0x00030000 */ +#define ADC_CCR_CKMODE ADC_CCR_CKMODE_Msk /*!< ADC common clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CCR_CKMODE_0 (0x1UL << ADC_CCR_CKMODE_Pos) /*!< 0x00010000 */ +#define ADC_CCR_CKMODE_1 (0x2UL << ADC_CCR_CKMODE_Pos) /*!< 0x00020000 */ + +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003A0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00000100 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00000200 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00000400 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00000800 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/* Legacy defines */ +#define ADC_CCR_MULTI (ADC_CCR_DUAL) +#define ADC_CCR_MULTI_0 (ADC_CCR_DUAL_0) +#define ADC_CCR_MULTI_1 (ADC_CCR_DUAL_1) +#define ADC_CCR_MULTI_2 (ADC_CCR_DUAL_2) +#define ADC_CCR_MULTI_3 (ADC_CCR_DUAL_3) +#define ADC_CCR_MULTI_4 (ADC_CCR_DUAL_4) + +/******************************************************************************/ +/* */ +/* CRC calculation unit */ +/* */ +/******************************************************************************/ +/******************* Bit definition for CRC_DR register *********************/ +#define CRC_DR_DR_Pos (0U) +#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ + +/******************* Bit definition for CRC_IDR register ********************/ +#define CRC_IDR_IDR_Pos (0U) +#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0x000000FF */ +#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bits data register bits */ + +/******************** Bit definition for CRC_CR register ********************/ +#define CRC_CR_RESET_Pos (0U) +#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ +#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ +#define CRC_CR_POLYSIZE_Pos (3U) +#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ +#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ +#define CRC_CR_POLYSIZE_0 (0x1U << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ +#define CRC_CR_POLYSIZE_1 (0x2U << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ +#define CRC_CR_REV_IN_Pos (5U) +#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ +#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ +#define CRC_CR_REV_IN_0 (0x1U << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ +#define CRC_CR_REV_IN_1 (0x2U << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ +#define CRC_CR_REV_OUT_Pos (7U) +#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ +#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ + +/******************* Bit definition for CRC_INIT register *******************/ +#define CRC_INIT_INIT_Pos (0U) +#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ +#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ + +/******************* Bit definition for CRC_POL register ********************/ +#define CRC_POL_POL_Pos (0U) +#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ +#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ + +/******************************************************************************/ +/* */ +/* Advanced Encryption Standard (AES) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for AES_CR register *********************/ +#define AES_CR_EN_Pos (0U) +#define AES_CR_EN_Msk (0x1UL << AES_CR_EN_Pos) /*!< 0x00000001 */ +#define AES_CR_EN AES_CR_EN_Msk /*!< AES Enable */ +#define AES_CR_DATATYPE_Pos (1U) +#define AES_CR_DATATYPE_Msk (0x3UL << AES_CR_DATATYPE_Pos) /*!< 0x00000006 */ +#define AES_CR_DATATYPE AES_CR_DATATYPE_Msk /*!< Data type selection */ +#define AES_CR_DATATYPE_0 (0x1U << AES_CR_DATATYPE_Pos) /*!< 0x00000002 */ +#define AES_CR_DATATYPE_1 (0x2U << AES_CR_DATATYPE_Pos) /*!< 0x00000004 */ + +#define AES_CR_MODE_Pos (3U) +#define AES_CR_MODE_Msk (0x3UL << AES_CR_MODE_Pos) /*!< 0x00000018 */ +#define AES_CR_MODE AES_CR_MODE_Msk /*!< AES Mode Of Operation */ +#define AES_CR_MODE_0 (0x1U << AES_CR_MODE_Pos) /*!< 0x00000008 */ +#define AES_CR_MODE_1 (0x2U << AES_CR_MODE_Pos) /*!< 0x00000010 */ + +#define AES_CR_CHMOD_Pos (5U) +#define AES_CR_CHMOD_Msk (0x803UL << AES_CR_CHMOD_Pos) /*!< 0x00010060 */ +#define AES_CR_CHMOD AES_CR_CHMOD_Msk /*!< AES Chaining Mode */ +#define AES_CR_CHMOD_0 (0x001U << AES_CR_CHMOD_Pos) /*!< 0x00000020 */ +#define AES_CR_CHMOD_1 (0x002U << AES_CR_CHMOD_Pos) /*!< 0x00000040 */ +#define AES_CR_CHMOD_2 (0x800U << AES_CR_CHMOD_Pos) /*!< 0x00010000 */ + +#define AES_CR_CCFC_Pos (7U) +#define AES_CR_CCFC_Msk (0x1UL << AES_CR_CCFC_Pos) /*!< 0x00000080 */ +#define AES_CR_CCFC AES_CR_CCFC_Msk /*!< Computation Complete Flag Clear */ +#define AES_CR_ERRC_Pos (8U) +#define AES_CR_ERRC_Msk (0x1UL << AES_CR_ERRC_Pos) /*!< 0x00000100 */ +#define AES_CR_ERRC AES_CR_ERRC_Msk /*!< Error Clear */ +#define AES_CR_CCFIE_Pos (9U) +#define AES_CR_CCFIE_Msk (0x1UL << AES_CR_CCFIE_Pos) /*!< 0x00000200 */ +#define AES_CR_CCFIE AES_CR_CCFIE_Msk /*!< Computation Complete Flag Interrupt Enable */ +#define AES_CR_ERRIE_Pos (10U) +#define AES_CR_ERRIE_Msk (0x1UL << AES_CR_ERRIE_Pos) /*!< 0x00000400 */ +#define AES_CR_ERRIE AES_CR_ERRIE_Msk /*!< Error Interrupt Enable */ +#define AES_CR_DMAINEN_Pos (11U) +#define AES_CR_DMAINEN_Msk (0x1UL << AES_CR_DMAINEN_Pos) /*!< 0x00000800 */ +#define AES_CR_DMAINEN AES_CR_DMAINEN_Msk /*!< Enable data input phase DMA management */ +#define AES_CR_DMAOUTEN_Pos (12U) +#define AES_CR_DMAOUTEN_Msk (0x1UL << AES_CR_DMAOUTEN_Pos) /*!< 0x00001000 */ +#define AES_CR_DMAOUTEN AES_CR_DMAOUTEN_Msk /*!< Enable data output phase DMA management */ + +#define AES_CR_GCMPH_Pos (13U) +#define AES_CR_GCMPH_Msk (0x3UL << AES_CR_GCMPH_Pos) /*!< 0x00006000 */ +#define AES_CR_GCMPH AES_CR_GCMPH_Msk /*!< GCM Phase */ +#define AES_CR_GCMPH_0 (0x1U << AES_CR_GCMPH_Pos) /*!< 0x00002000 */ +#define AES_CR_GCMPH_1 (0x2U << AES_CR_GCMPH_Pos) /*!< 0x00004000 */ + +#define AES_CR_KEYSIZE_Pos (18U) +#define AES_CR_KEYSIZE_Msk (0x1UL << AES_CR_KEYSIZE_Pos) /*!< 0x00040000 */ +#define AES_CR_KEYSIZE AES_CR_KEYSIZE_Msk /*!< Key size selection */ + +#define AES_CR_NPBLB_Pos (20U) +#define AES_CR_NPBLB_Msk (0xFUL << AES_CR_NPBLB_Pos) /*!< 0x00F00000 */ +#define AES_CR_NPBLB AES_CR_NPBLB_Msk /*!< Number of padding bytes in last payload block */ +#define AES_CR_NPBLB_0 (0x1U << AES_CR_NPBLB_Pos) /*!< 0x00100000 */ +#define AES_CR_NPBLB_1 (0x2U << AES_CR_NPBLB_Pos) /*!< 0x00200000 */ +#define AES_CR_NPBLB_2 (0x4U << AES_CR_NPBLB_Pos) /*!< 0x00400000 */ +#define AES_CR_NPBLB_3 (0x8U << AES_CR_NPBLB_Pos) /*!< 0x00800000 */ + +/******************* Bit definition for AES_SR register *********************/ +#define AES_SR_CCF_Pos (0U) +#define AES_SR_CCF_Msk (0x1UL << AES_SR_CCF_Pos) /*!< 0x00000001 */ +#define AES_SR_CCF AES_SR_CCF_Msk /*!< Computation Complete Flag */ +#define AES_SR_RDERR_Pos (1U) +#define AES_SR_RDERR_Msk (0x1UL << AES_SR_RDERR_Pos) /*!< 0x00000002 */ +#define AES_SR_RDERR AES_SR_RDERR_Msk /*!< Read Error Flag */ +#define AES_SR_WRERR_Pos (2U) +#define AES_SR_WRERR_Msk (0x1UL << AES_SR_WRERR_Pos) /*!< 0x00000004 */ +#define AES_SR_WRERR AES_SR_WRERR_Msk /*!< Write Error Flag */ +#define AES_SR_BUSY_Pos (3U) +#define AES_SR_BUSY_Msk (0x1UL << AES_SR_BUSY_Pos) /*!< 0x00000008 */ +#define AES_SR_BUSY AES_SR_BUSY_Msk /*!< Busy Flag */ + +/******************* Bit definition for AES_DINR register *******************/ +#define AES_DINR_Pos (0U) +#define AES_DINR_Msk (0xFFFFFFFFUL << AES_DINR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DINR AES_DINR_Msk /*!< AES Data Input Register */ + +/******************* Bit definition for AES_DOUTR register ******************/ +#define AES_DOUTR_Pos (0U) +#define AES_DOUTR_Msk (0xFFFFFFFFUL << AES_DOUTR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DOUTR AES_DOUTR_Msk /*!< AES Data Output Register */ + +/******************* Bit definition for AES_KEYR0 register ******************/ +#define AES_KEYR0_Pos (0U) +#define AES_KEYR0_Msk (0xFFFFFFFFUL << AES_KEYR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR0 AES_KEYR0_Msk /*!< AES Key Register 0 */ + +/******************* Bit definition for AES_KEYR1 register ******************/ +#define AES_KEYR1_Pos (0U) +#define AES_KEYR1_Msk (0xFFFFFFFFUL << AES_KEYR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR1 AES_KEYR1_Msk /*!< AES Key Register 1 */ + +/******************* Bit definition for AES_KEYR2 register ******************/ +#define AES_KEYR2_Pos (0U) +#define AES_KEYR2_Msk (0xFFFFFFFFUL << AES_KEYR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR2 AES_KEYR2_Msk /*!< AES Key Register 2 */ + +/******************* Bit definition for AES_KEYR3 register ******************/ +#define AES_KEYR3_Pos (0U) +#define AES_KEYR3_Msk (0xFFFFFFFFUL << AES_KEYR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR3 AES_KEYR3_Msk /*!< AES Key Register 3 */ + +/******************* Bit definition for AES_KEYR4 register ******************/ +#define AES_KEYR4_Pos (0U) +#define AES_KEYR4_Msk (0xFFFFFFFFUL << AES_KEYR4_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR4 AES_KEYR4_Msk /*!< AES Key Register 4 */ + +/******************* Bit definition for AES_KEYR5 register ******************/ +#define AES_KEYR5_Pos (0U) +#define AES_KEYR5_Msk (0xFFFFFFFFUL << AES_KEYR5_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR5 AES_KEYR5_Msk /*!< AES Key Register 5 */ + +/******************* Bit definition for AES_KEYR6 register ******************/ +#define AES_KEYR6_Pos (0U) +#define AES_KEYR6_Msk (0xFFFFFFFFUL << AES_KEYR6_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR6 AES_KEYR6_Msk /*!< AES Key Register 6 */ + +/******************* Bit definition for AES_KEYR7 register ******************/ +#define AES_KEYR7_Pos (0U) +#define AES_KEYR7_Msk (0xFFFFFFFFUL << AES_KEYR7_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR7 AES_KEYR7_Msk /*!< AES Key Register 7 */ + +/******************* Bit definition for AES_IVR0 register ******************/ +#define AES_IVR0_Pos (0U) +#define AES_IVR0_Msk (0xFFFFFFFFUL << AES_IVR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR0 AES_IVR0_Msk /*!< AES Initialization Vector Register 0 */ + +/******************* Bit definition for AES_IVR1 register ******************/ +#define AES_IVR1_Pos (0U) +#define AES_IVR1_Msk (0xFFFFFFFFUL << AES_IVR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR1 AES_IVR1_Msk /*!< AES Initialization Vector Register 1 */ + +/******************* Bit definition for AES_IVR2 register ******************/ +#define AES_IVR2_Pos (0U) +#define AES_IVR2_Msk (0xFFFFFFFFUL << AES_IVR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR2 AES_IVR2_Msk /*!< AES Initialization Vector Register 2 */ + +/******************* Bit definition for AES_IVR3 register ******************/ +#define AES_IVR3_Pos (0U) +#define AES_IVR3_Msk (0xFFFFFFFFUL << AES_IVR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR3 AES_IVR3_Msk /*!< AES Initialization Vector Register 3 */ + +/******************* Bit definition for AES_SUSP0R register ******************/ +#define AES_SUSP0R_Pos (0U) +#define AES_SUSP0R_Msk (0xFFFFFFFFUL << AES_SUSP0R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP0R AES_SUSP0R_Msk /*!< AES Suspend registers 0 */ + +/******************* Bit definition for AES_SUSP1R register ******************/ +#define AES_SUSP1R_Pos (0U) +#define AES_SUSP1R_Msk (0xFFFFFFFFUL << AES_SUSP1R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP1R AES_SUSP1R_Msk /*!< AES Suspend registers 1 */ + +/******************* Bit definition for AES_SUSP2R register ******************/ +#define AES_SUSP2R_Pos (0U) +#define AES_SUSP2R_Msk (0xFFFFFFFFUL << AES_SUSP2R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP2R AES_SUSP2R_Msk /*!< AES Suspend registers 2 */ + +/******************* Bit definition for AES_SUSP3R register ******************/ +#define AES_SUSP3R_Pos (0U) +#define AES_SUSP3R_Msk (0xFFFFFFFFUL << AES_SUSP3R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP3R AES_SUSP3R_Msk /*!< AES Suspend registers 3 */ + +/******************* Bit definition for AES_SUSP4R register ******************/ +#define AES_SUSP4R_Pos (0U) +#define AES_SUSP4R_Msk (0xFFFFFFFFUL << AES_SUSP4R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP4R AES_SUSP4R_Msk /*!< AES Suspend registers 4 */ + +/******************* Bit definition for AES_SUSP5R register ******************/ +#define AES_SUSP5R_Pos (0U) +#define AES_SUSP5R_Msk (0xFFFFFFFFUL << AES_SUSP5R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP5R AES_SUSP5R_Msk /*!< AES Suspend registers 5 */ + +/******************* Bit definition for AES_SUSP6R register ******************/ +#define AES_SUSP6R_Pos (0U) +#define AES_SUSP6R_Msk (0xFFFFFFFFUL << AES_SUSP6R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP6R AES_SUSP6R_Msk /*!< AES Suspend registers 6 */ + +/******************* Bit definition for AES_SUSP7R register ******************/ +#define AES_SUSP7R_Pos (0U) +#define AES_SUSP7R_Msk (0xFFFFFFFFUL << AES_SUSP7R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP7R AES_SUSP7R_Msk /*!< AES Suspend registers 7 */ + +/******************************************************************************/ +/* */ +/* DMA Controller (DMA) */ +/* */ +/******************************************************************************/ + +/******************* Bit definition for DMA_ISR register ********************/ +#define DMA_ISR_GIF1_Pos (0U) +#define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */ +#define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */ +#define DMA_ISR_TCIF1_Pos (1U) +#define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */ +#define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */ +#define DMA_ISR_HTIF1_Pos (2U) +#define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */ +#define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */ +#define DMA_ISR_TEIF1_Pos (3U) +#define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */ +#define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */ +#define DMA_ISR_GIF2_Pos (4U) +#define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */ +#define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */ +#define DMA_ISR_TCIF2_Pos (5U) +#define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */ +#define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */ +#define DMA_ISR_HTIF2_Pos (6U) +#define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */ +#define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */ +#define DMA_ISR_TEIF2_Pos (7U) +#define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */ +#define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */ +#define DMA_ISR_GIF3_Pos (8U) +#define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */ +#define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */ +#define DMA_ISR_TCIF3_Pos (9U) +#define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */ +#define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */ +#define DMA_ISR_HTIF3_Pos (10U) +#define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */ +#define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */ +#define DMA_ISR_TEIF3_Pos (11U) +#define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */ +#define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */ +#define DMA_ISR_GIF4_Pos (12U) +#define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */ +#define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */ +#define DMA_ISR_TCIF4_Pos (13U) +#define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */ +#define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */ +#define DMA_ISR_HTIF4_Pos (14U) +#define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */ +#define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */ +#define DMA_ISR_TEIF4_Pos (15U) +#define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */ +#define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */ +#define DMA_ISR_GIF5_Pos (16U) +#define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */ +#define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */ +#define DMA_ISR_TCIF5_Pos (17U) +#define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */ +#define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */ +#define DMA_ISR_HTIF5_Pos (18U) +#define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */ +#define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */ +#define DMA_ISR_TEIF5_Pos (19U) +#define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */ +#define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */ +#define DMA_ISR_GIF6_Pos (20U) +#define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */ +#define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */ +#define DMA_ISR_TCIF6_Pos (21U) +#define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */ +#define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */ +#define DMA_ISR_HTIF6_Pos (22U) +#define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */ +#define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */ +#define DMA_ISR_TEIF6_Pos (23U) +#define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */ +#define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */ +#define DMA_ISR_GIF7_Pos (24U) +#define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */ +#define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */ +#define DMA_ISR_TCIF7_Pos (25U) +#define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */ +#define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */ +#define DMA_ISR_HTIF7_Pos (26U) +#define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */ +#define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */ +#define DMA_ISR_TEIF7_Pos (27U) +#define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */ +#define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */ + +/******************* Bit definition for DMA_IFCR register *******************/ +#define DMA_IFCR_CGIF1_Pos (0U) +#define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */ +#define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clear */ +#define DMA_IFCR_CTCIF1_Pos (1U) +#define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */ +#define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */ +#define DMA_IFCR_CHTIF1_Pos (2U) +#define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */ +#define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */ +#define DMA_IFCR_CTEIF1_Pos (3U) +#define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */ +#define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */ +#define DMA_IFCR_CGIF2_Pos (4U) +#define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */ +#define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */ +#define DMA_IFCR_CTCIF2_Pos (5U) +#define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */ +#define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */ +#define DMA_IFCR_CHTIF2_Pos (6U) +#define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */ +#define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */ +#define DMA_IFCR_CTEIF2_Pos (7U) +#define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */ +#define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */ +#define DMA_IFCR_CGIF3_Pos (8U) +#define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */ +#define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */ +#define DMA_IFCR_CTCIF3_Pos (9U) +#define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */ +#define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */ +#define DMA_IFCR_CHTIF3_Pos (10U) +#define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */ +#define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */ +#define DMA_IFCR_CTEIF3_Pos (11U) +#define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */ +#define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */ +#define DMA_IFCR_CGIF4_Pos (12U) +#define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */ +#define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */ +#define DMA_IFCR_CTCIF4_Pos (13U) +#define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */ +#define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */ +#define DMA_IFCR_CHTIF4_Pos (14U) +#define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */ +#define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */ +#define DMA_IFCR_CTEIF4_Pos (15U) +#define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */ +#define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */ +#define DMA_IFCR_CGIF5_Pos (16U) +#define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */ +#define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */ +#define DMA_IFCR_CTCIF5_Pos (17U) +#define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */ +#define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */ +#define DMA_IFCR_CHTIF5_Pos (18U) +#define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */ +#define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */ +#define DMA_IFCR_CTEIF5_Pos (19U) +#define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */ +#define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */ +#define DMA_IFCR_CGIF6_Pos (20U) +#define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */ +#define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */ +#define DMA_IFCR_CTCIF6_Pos (21U) +#define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */ +#define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */ +#define DMA_IFCR_CHTIF6_Pos (22U) +#define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */ +#define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */ +#define DMA_IFCR_CTEIF6_Pos (23U) +#define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */ +#define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */ +#define DMA_IFCR_CGIF7_Pos (24U) +#define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */ +#define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */ +#define DMA_IFCR_CTCIF7_Pos (25U) +#define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */ +#define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */ +#define DMA_IFCR_CHTIF7_Pos (26U) +#define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */ +#define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */ +#define DMA_IFCR_CTEIF7_Pos (27U) +#define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */ +#define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */ + +/******************* Bit definition for DMA_CCR register ********************/ +#define DMA_CCR_EN_Pos (0U) +#define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */ +#define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */ +#define DMA_CCR_TCIE_Pos (1U) +#define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */ +#define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define DMA_CCR_HTIE_Pos (2U) +#define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */ +#define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */ +#define DMA_CCR_TEIE_Pos (3U) +#define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */ +#define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */ +#define DMA_CCR_DIR_Pos (4U) +#define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */ +#define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */ +#define DMA_CCR_CIRC_Pos (5U) +#define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */ +#define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */ +#define DMA_CCR_PINC_Pos (6U) +#define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */ +#define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */ +#define DMA_CCR_MINC_Pos (7U) +#define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */ +#define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */ + +#define DMA_CCR_PSIZE_Pos (8U) +#define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */ +#define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */ +#define DMA_CCR_PSIZE_0 (0x1U << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */ +#define DMA_CCR_PSIZE_1 (0x2U << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */ + +#define DMA_CCR_MSIZE_Pos (10U) +#define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */ +#define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */ +#define DMA_CCR_MSIZE_0 (0x1U << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ +#define DMA_CCR_MSIZE_1 (0x2U << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */ + +#define DMA_CCR_PL_Pos (12U) +#define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */ +#define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/ +#define DMA_CCR_PL_0 (0x1U << DMA_CCR_PL_Pos) /*!< 0x00001000 */ +#define DMA_CCR_PL_1 (0x2U << DMA_CCR_PL_Pos) /*!< 0x00002000 */ + +#define DMA_CCR_MEM2MEM_Pos (14U) +#define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */ +#define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */ + +/****************** Bit definition for DMA_CNDTR register *******************/ +#define DMA_CNDTR_NDT_Pos (0U) +#define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */ +#define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */ + +/****************** Bit definition for DMA_CPAR register ********************/ +#define DMA_CPAR_PA_Pos (0U) +#define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */ + +/****************** Bit definition for DMA_CMAR register ********************/ +#define DMA_CMAR_MA_Pos (0U) +#define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */ + +/******************************************************************************/ +/* */ +/* DMAMUX Controller */ +/* */ +/******************************************************************************/ +/******************** Bits definition for DMAMUX_CxCR register **************/ +#define DMAMUX_CxCR_DMAREQ_ID_Pos (0U) +#define DMAMUX_CxCR_DMAREQ_ID_Msk (0xFFUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x000000FF */ +#define DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk /*!< DMA Request ID */ +#define DMAMUX_CxCR_DMAREQ_ID_0 (0x01U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_CxCR_DMAREQ_ID_1 (0x02U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_CxCR_DMAREQ_ID_2 (0x04U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_CxCR_DMAREQ_ID_3 (0x08U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_CxCR_DMAREQ_ID_4 (0x10U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_CxCR_DMAREQ_ID_5 (0x20U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */ +#define DMAMUX_CxCR_DMAREQ_ID_6 (0x40U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */ +#define DMAMUX_CxCR_DMAREQ_ID_7 (0x80U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000080 */ +#define DMAMUX_CxCR_SOIE_Pos (8U) +#define DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk /*!< Synchro overrun interrupt enable */ +#define DMAMUX_CxCR_EGE_Pos (9U) +#define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */ +#define DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk /*!< Event generation interrupt enable */ +#define DMAMUX_CxCR_SE_Pos (16U) +#define DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos) /*!< 0x00010000 */ +#define DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk /*!< Synchronization enable */ +#define DMAMUX_CxCR_SPOL_Pos (17U) +#define DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk /*!< Synchronization polarity */ +#define DMAMUX_CxCR_SPOL_0 (0x1U << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_CxCR_SPOL_1 (0x2U << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_CxCR_NBREQ_Pos (19U) +#define DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk /*!< Number of request */ +#define DMAMUX_CxCR_NBREQ_0 (0x01U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_CxCR_NBREQ_1 (0x02U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_CxCR_NBREQ_2 (0x04U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_CxCR_NBREQ_3 (0x08U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_CxCR_NBREQ_4 (0x10U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */ +#define DMAMUX_CxCR_SYNC_ID_Pos (24U) +#define DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */ +#define DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk /*!< Synchronization ID */ +#define DMAMUX_CxCR_SYNC_ID_0 (0x01U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */ +#define DMAMUX_CxCR_SYNC_ID_1 (0x02U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */ +#define DMAMUX_CxCR_SYNC_ID_2 (0x04U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */ +#define DMAMUX_CxCR_SYNC_ID_3 (0x08U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */ +#define DMAMUX_CxCR_SYNC_ID_4 (0x10U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */ + +/******************* Bits definition for DMAMUX_CSR register **************/ +#define DMAMUX_CSR_SOF0_Pos (0U) +#define DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk /*!< Synchronization Overrun Flag 0 */ +#define DMAMUX_CSR_SOF1_Pos (1U) +#define DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk /*!< Synchronization Overrun Flag 1 */ +#define DMAMUX_CSR_SOF2_Pos (2U) +#define DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk /*!< Synchronization Overrun Flag 2 */ +#define DMAMUX_CSR_SOF3_Pos (3U) +#define DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk /*!< Synchronization Overrun Flag 3 */ +#define DMAMUX_CSR_SOF4_Pos (4U) +#define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk /*!< Synchronization Overrun Flag 4 */ +#define DMAMUX_CSR_SOF5_Pos (5U) +#define DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk /*!< Synchronization Overrun Flag 5 */ +#define DMAMUX_CSR_SOF6_Pos (6U) +#define DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk /*!< Synchronization Overrun Flag 6 */ +#define DMAMUX_CSR_SOF7_Pos (7U) +#define DMAMUX_CSR_SOF7_Msk (0x1UL << DMAMUX_CSR_SOF7_Pos) /*!< 0x00000080 */ +#define DMAMUX_CSR_SOF7 DMAMUX_CSR_SOF7_Msk /*!< Synchronization Overrun Flag 7 */ +#define DMAMUX_CSR_SOF8_Pos (8U) +#define DMAMUX_CSR_SOF8_Msk (0x1UL << DMAMUX_CSR_SOF8_Pos) /*!< 0x00000100 */ +#define DMAMUX_CSR_SOF8 DMAMUX_CSR_SOF8_Msk /*!< Synchronization Overrun Flag 8 */ +#define DMAMUX_CSR_SOF9_Pos (9U) +#define DMAMUX_CSR_SOF9_Msk (0x1UL << DMAMUX_CSR_SOF9_Pos) /*!< 0x00000200 */ +#define DMAMUX_CSR_SOF9 DMAMUX_CSR_SOF9_Msk /*!< Synchronization Overrun Flag 9 */ +#define DMAMUX_CSR_SOF10_Pos (10U) +#define DMAMUX_CSR_SOF10_Msk (0x1UL << DMAMUX_CSR_SOF10_Pos) /*!< 0x00000400 */ +#define DMAMUX_CSR_SOF10 DMAMUX_CSR_SOF10_Msk /*!< Synchronization Overrun Flag 10 */ +#define DMAMUX_CSR_SOF11_Pos (11U) +#define DMAMUX_CSR_SOF11_Msk (0x1UL << DMAMUX_CSR_SOF11_Pos) /*!< 0x00000800 */ +#define DMAMUX_CSR_SOF11 DMAMUX_CSR_SOF11_Msk /*!< Synchronization Overrun Flag 11 */ +#define DMAMUX_CSR_SOF12_Pos (12U) +#define DMAMUX_CSR_SOF12_Msk (0x1UL << DMAMUX_CSR_SOF12_Pos) /*!< 0x00001000 */ +#define DMAMUX_CSR_SOF12 DMAMUX_CSR_SOF12_Msk /*!< Synchronization Overrun Flag 12 */ +#define DMAMUX_CSR_SOF13_Pos (13U) +#define DMAMUX_CSR_SOF13_Msk (0x1UL << DMAMUX_CSR_SOF13_Pos) /*!< 0x00002000 */ +#define DMAMUX_CSR_SOF13 DMAMUX_CSR_SOF13_Msk /*!< Synchronization Overrun Flag 13 */ + +/******************** Bits definition for DMAMUX_CFR register **************/ +#define DMAMUX_CFR_CSOF0_Pos (0U) +#define DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk /*!< Clear Overrun Flag 0 */ +#define DMAMUX_CFR_CSOF1_Pos (1U) +#define DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk /*!< Clear Overrun Flag 1 */ +#define DMAMUX_CFR_CSOF2_Pos (2U) +#define DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk /*!< Clear Overrun Flag 2 */ +#define DMAMUX_CFR_CSOF3_Pos (3U) +#define DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk /*!< Clear Overrun Flag 3 */ +#define DMAMUX_CFR_CSOF4_Pos (4U) +#define DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk /*!< Clear Overrun Flag 4 */ +#define DMAMUX_CFR_CSOF5_Pos (5U) +#define DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk /*!< Clear Overrun Flag 5 */ +#define DMAMUX_CFR_CSOF6_Pos (6U) +#define DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk /*!< Clear Overrun Flag 6 */ +#define DMAMUX_CFR_CSOF7_Pos (7U) +#define DMAMUX_CFR_CSOF7_Msk (0x1UL << DMAMUX_CFR_CSOF7_Pos) /*!< 0x00000080 */ +#define DMAMUX_CFR_CSOF7 DMAMUX_CFR_CSOF7_Msk /*!< Clear Overrun Flag 7 */ +#define DMAMUX_CFR_CSOF8_Pos (8U) +#define DMAMUX_CFR_CSOF8_Msk (0x1UL << DMAMUX_CFR_CSOF8_Pos) /*!< 0x00000100 */ +#define DMAMUX_CFR_CSOF8 DMAMUX_CFR_CSOF8_Msk /*!< Clear Overrun Flag 8 */ +#define DMAMUX_CFR_CSOF9_Pos (9U) +#define DMAMUX_CFR_CSOF9_Msk (0x1UL << DMAMUX_CFR_CSOF9_Pos) /*!< 0x00000200 */ +#define DMAMUX_CFR_CSOF9 DMAMUX_CFR_CSOF9_Msk /*!< Clear Overrun Flag 9 */ +#define DMAMUX_CFR_CSOF10_Pos (10U) +#define DMAMUX_CFR_CSOF10_Msk (0x1UL << DMAMUX_CFR_CSOF10_Pos) /*!< 0x00000400 */ +#define DMAMUX_CFR_CSOF10 DMAMUX_CFR_CSOF10_Msk /*!< Clear Overrun Flag 10 */ +#define DMAMUX_CFR_CSOF11_Pos (11U) +#define DMAMUX_CFR_CSOF11_Msk (0x1UL << DMAMUX_CFR_CSOF11_Pos) /*!< 0x00000800 */ +#define DMAMUX_CFR_CSOF11 DMAMUX_CFR_CSOF11_Msk /*!< Clear Overrun Flag 11 */ +#define DMAMUX_CFR_CSOF12_Pos (12U) +#define DMAMUX_CFR_CSOF12_Msk (0x1UL << DMAMUX_CFR_CSOF12_Pos) /*!< 0x00001000 */ +#define DMAMUX_CFR_CSOF12 DMAMUX_CFR_CSOF12_Msk /*!< Clear Overrun Flag 12 */ +#define DMAMUX_CFR_CSOF13_Pos (13U) +#define DMAMUX_CFR_CSOF13_Msk (0x1UL << DMAMUX_CFR_CSOF13_Pos) /*!< 0x00002000 */ +#define DMAMUX_CFR_CSOF13 DMAMUX_CFR_CSOF13_Msk /*!< Clear Overrun Flag 13 */ + +/******************** Bits definition for DMAMUX_RGxCR register ************/ +#define DMAMUX_RGxCR_SIG_ID_Pos (0U) +#define DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */ +#define DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk /*!< Signal ID */ +#define DMAMUX_RGxCR_SIG_ID_0 (0x01U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGxCR_SIG_ID_1 (0x02U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGxCR_SIG_ID_2 (0x04U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGxCR_SIG_ID_3 (0x08U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGxCR_SIG_ID_4 (0x10U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_RGxCR_OIE_Pos (8U) +#define DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk /*!< Overrun interrupt enable */ +#define DMAMUX_RGxCR_GE_Pos (16U) +#define DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos) /*!< 0x00010000 */ +#define DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk /*!< Generation enable */ +#define DMAMUX_RGxCR_GPOL_Pos (17U) +#define DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk /*!< Generation polarity */ +#define DMAMUX_RGxCR_GPOL_0 (0x1U << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_RGxCR_GPOL_1 (0x2U << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_RGxCR_GNBREQ_Pos (19U) +#define DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk /*!< Number of request */ +#define DMAMUX_RGxCR_GNBREQ_0 (0x01U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_RGxCR_GNBREQ_1 (0x02U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_RGxCR_GNBREQ_2 (0x04U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_RGxCR_GNBREQ_3 (0x08U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_RGxCR_GNBREQ_4 (0x10U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */ + +/******************** Bits definition for DMAMUX_RGSR register **************/ +#define DMAMUX_RGSR_OF0_Pos (0U) +#define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk /*!< Overrun flag 0 */ +#define DMAMUX_RGSR_OF1_Pos (1U) +#define DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk /*!< Overrun flag 1 */ +#define DMAMUX_RGSR_OF2_Pos (2U) +#define DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk /*!< Overrun flag 2 */ +#define DMAMUX_RGSR_OF3_Pos (3U) +#define DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk /*!< Overrun flag 3 */ + +/******************** Bits definition for DMAMUX_RGCFR register **************/ +#define DMAMUX_RGCFR_COF0_Pos (0U) +#define DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk /*!< Clear Overrun flag 0 */ +#define DMAMUX_RGCFR_COF1_Pos (1U) +#define DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk /*!< Clear Overrun flag 1 */ +#define DMAMUX_RGCFR_COF2_Pos (2U) +#define DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk /*!< Clear Overrun flag 2 */ +#define DMAMUX_RGCFR_COF3_Pos (3U) +#define DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk /*!< Clear Overrun flag 3 */ + +/******************************************************************************/ +/* */ +/* External Interrupt/Event Controller */ +/* */ +/******************************************************************************/ + +/****************** Bit definition for EXTI_RTSR1 register ******************/ +#define EXTI_RTSR1_RT_Pos (0U) +#define EXTI_RTSR1_RT_Msk (0x803FFFFFUL << EXTI_RTSR1_RT_Pos) /*!< 0x803FFFFF */ +#define EXTI_RTSR1_RT EXTI_RTSR1_RT_Msk /*!< Rising trigger event configuration bit */ +#define EXTI_RTSR1_RT0_Pos (0U) +#define EXTI_RTSR1_RT0_Msk (0x1UL << EXTI_RTSR1_RT0_Pos) /*!< 0x00000001 */ +#define EXTI_RTSR1_RT0 EXTI_RTSR1_RT0_Msk /*!< Rising trigger event configuration bit of line 0 */ +#define EXTI_RTSR1_RT1_Pos (1U) +#define EXTI_RTSR1_RT1_Msk (0x1UL << EXTI_RTSR1_RT1_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR1_RT1 EXTI_RTSR1_RT1_Msk /*!< Rising trigger event configuration bit of line 1 */ +#define EXTI_RTSR1_RT2_Pos (2U) +#define EXTI_RTSR1_RT2_Msk (0x1UL << EXTI_RTSR1_RT2_Pos) /*!< 0x00000004 */ +#define EXTI_RTSR1_RT2 EXTI_RTSR1_RT2_Msk /*!< Rising trigger event configuration bit of line 2 */ +#define EXTI_RTSR1_RT3_Pos (3U) +#define EXTI_RTSR1_RT3_Msk (0x1UL << EXTI_RTSR1_RT3_Pos) /*!< 0x00000008 */ +#define EXTI_RTSR1_RT3 EXTI_RTSR1_RT3_Msk /*!< Rising trigger event configuration bit of line 3 */ +#define EXTI_RTSR1_RT4_Pos (4U) +#define EXTI_RTSR1_RT4_Msk (0x1UL << EXTI_RTSR1_RT4_Pos) /*!< 0x00000010 */ +#define EXTI_RTSR1_RT4 EXTI_RTSR1_RT4_Msk /*!< Rising trigger event configuration bit of line 4 */ +#define EXTI_RTSR1_RT5_Pos (5U) +#define EXTI_RTSR1_RT5_Msk (0x1UL << EXTI_RTSR1_RT5_Pos) /*!< 0x00000020 */ +#define EXTI_RTSR1_RT5 EXTI_RTSR1_RT5_Msk /*!< Rising trigger event configuration bit of line 5 */ +#define EXTI_RTSR1_RT6_Pos (6U) +#define EXTI_RTSR1_RT6_Msk (0x1UL << EXTI_RTSR1_RT6_Pos) /*!< 0x00000040 */ +#define EXTI_RTSR1_RT6 EXTI_RTSR1_RT6_Msk /*!< Rising trigger event configuration bit of line 6 */ +#define EXTI_RTSR1_RT7_Pos (7U) +#define EXTI_RTSR1_RT7_Msk (0x1UL << EXTI_RTSR1_RT7_Pos) /*!< 0x00000080 */ +#define EXTI_RTSR1_RT7 EXTI_RTSR1_RT7_Msk /*!< Rising trigger event configuration bit of line 7 */ +#define EXTI_RTSR1_RT8_Pos (8U) +#define EXTI_RTSR1_RT8_Msk (0x1UL << EXTI_RTSR1_RT8_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR1_RT8 EXTI_RTSR1_RT8_Msk /*!< Rising trigger event configuration bit of line 8 */ +#define EXTI_RTSR1_RT9_Pos (9U) +#define EXTI_RTSR1_RT9_Msk (0x1UL << EXTI_RTSR1_RT9_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR1_RT9 EXTI_RTSR1_RT9_Msk /*!< Rising trigger event configuration bit of line 9 */ +#define EXTI_RTSR1_RT10_Pos (10U) +#define EXTI_RTSR1_RT10_Msk (0x1UL << EXTI_RTSR1_RT10_Pos) /*!< 0x00000400 */ +#define EXTI_RTSR1_RT10 EXTI_RTSR1_RT10_Msk /*!< Rising trigger event configuration bit of line 10 */ +#define EXTI_RTSR1_RT11_Pos (11U) +#define EXTI_RTSR1_RT11_Msk (0x1UL << EXTI_RTSR1_RT11_Pos) /*!< 0x00000800 */ +#define EXTI_RTSR1_RT11 EXTI_RTSR1_RT11_Msk /*!< Rising trigger event configuration bit of line 11 */ +#define EXTI_RTSR1_RT12_Pos (12U) +#define EXTI_RTSR1_RT12_Msk (0x1UL << EXTI_RTSR1_RT12_Pos) /*!< 0x00001000 */ +#define EXTI_RTSR1_RT12 EXTI_RTSR1_RT12_Msk /*!< Rising trigger event configuration bit of line 12 */ +#define EXTI_RTSR1_RT13_Pos (13U) +#define EXTI_RTSR1_RT13_Msk (0x1UL << EXTI_RTSR1_RT13_Pos) /*!< 0x00002000 */ +#define EXTI_RTSR1_RT13 EXTI_RTSR1_RT13_Msk /*!< Rising trigger event configuration bit of line 13 */ +#define EXTI_RTSR1_RT14_Pos (14U) +#define EXTI_RTSR1_RT14_Msk (0x1UL << EXTI_RTSR1_RT14_Pos) /*!< 0x00004000 */ +#define EXTI_RTSR1_RT14 EXTI_RTSR1_RT14_Msk /*!< Rising trigger event configuration bit of line 14 */ +#define EXTI_RTSR1_RT15_Pos (15U) +#define EXTI_RTSR1_RT15_Msk (0x1UL << EXTI_RTSR1_RT15_Pos) /*!< 0x00008000 */ +#define EXTI_RTSR1_RT15 EXTI_RTSR1_RT15_Msk /*!< Rising trigger event configuration bit of line 15 */ +#define EXTI_RTSR1_RT16_Pos (16U) +#define EXTI_RTSR1_RT16_Msk (0x1UL << EXTI_RTSR1_RT16_Pos) /*!< 0x00010000 */ +#define EXTI_RTSR1_RT16 EXTI_RTSR1_RT16_Msk /*!< Rising trigger event configuration bit of line 16 */ +#define EXTI_RTSR1_RT17_Pos (17U) +#define EXTI_RTSR1_RT17_Msk (0x1UL << EXTI_RTSR1_RT17_Pos) /*!< 0x00020000 */ +#define EXTI_RTSR1_RT17 EXTI_RTSR1_RT17_Msk /*!< Rising trigger event configuration bit of line 17 */ +#define EXTI_RTSR1_RT18_Pos (18U) +#define EXTI_RTSR1_RT18_Msk (0x1UL << EXTI_RTSR1_RT18_Pos) /*!< 0x00040000 */ +#define EXTI_RTSR1_RT18 EXTI_RTSR1_RT18_Msk /*!< Rising trigger event configuration bit of line 18 */ +#define EXTI_RTSR1_RT19_Pos (19U) +#define EXTI_RTSR1_RT19_Msk (0x1UL << EXTI_RTSR1_RT19_Pos) /*!< 0x00080000 */ +#define EXTI_RTSR1_RT19 EXTI_RTSR1_RT19_Msk /*!< Rising trigger event configuration bit of line 19 */ +#define EXTI_RTSR1_RT20_Pos (20U) +#define EXTI_RTSR1_RT20_Msk (0x1UL << EXTI_RTSR1_RT20_Pos) /*!< 0x00100000 */ +#define EXTI_RTSR1_RT20 EXTI_RTSR1_RT20_Msk /*!< Rising trigger event configuration bit of line 20 */ +#define EXTI_RTSR1_RT21_Pos (21U) +#define EXTI_RTSR1_RT21_Msk (0x1UL << EXTI_RTSR1_RT21_Pos) /*!< 0x00200000 */ +#define EXTI_RTSR1_RT21 EXTI_RTSR1_RT21_Msk /*!< Rising trigger event configuration bit of line 21 */ +#define EXTI_RTSR1_RT31_Pos (31U) +#define EXTI_RTSR1_RT31_Msk (0x1UL << EXTI_RTSR1_RT31_Pos) /*!< 0x80000000 */ +#define EXTI_RTSR1_RT31 EXTI_RTSR1_RT31_Msk /*!< Rising trigger event configuration bit of line 31 */ + +/****************** Bit definition for EXTI_FTSR1 register ******************/ +#define EXTI_FTSR1_FT_Pos (0U) +#define EXTI_FTSR1_FT_Msk (0x803FFFFFUL << EXTI_FTSR1_FT_Pos) /*!< 0x803FFFFF */ +#define EXTI_FTSR1_FT EXTI_FTSR1_FT_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_FTSR1_FT0_Pos (0U) +#define EXTI_FTSR1_FT0_Msk (0x1UL << EXTI_FTSR1_FT0_Pos) /*!< 0x00000001 */ +#define EXTI_FTSR1_FT0 EXTI_FTSR1_FT0_Msk /*!< Falling trigger event configuration bit of line 0 */ +#define EXTI_FTSR1_FT1_Pos (1U) +#define EXTI_FTSR1_FT1_Msk (0x1UL << EXTI_FTSR1_FT1_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR1_FT1 EXTI_FTSR1_FT1_Msk /*!< Falling trigger event configuration bit of line 1 */ +#define EXTI_FTSR1_FT2_Pos (2U) +#define EXTI_FTSR1_FT2_Msk (0x1UL << EXTI_FTSR1_FT2_Pos) /*!< 0x00000004 */ +#define EXTI_FTSR1_FT2 EXTI_FTSR1_FT2_Msk /*!< Falling trigger event configuration bit of line 2 */ +#define EXTI_FTSR1_FT3_Pos (3U) +#define EXTI_FTSR1_FT3_Msk (0x1UL << EXTI_FTSR1_FT3_Pos) /*!< 0x00000008 */ +#define EXTI_FTSR1_FT3 EXTI_FTSR1_FT3_Msk /*!< Falling trigger event configuration bit of line 3 */ +#define EXTI_FTSR1_FT4_Pos (4U) +#define EXTI_FTSR1_FT4_Msk (0x1UL << EXTI_FTSR1_FT4_Pos) /*!< 0x00000010 */ +#define EXTI_FTSR1_FT4 EXTI_FTSR1_FT4_Msk /*!< Falling trigger event configuration bit of line 4 */ +#define EXTI_FTSR1_FT5_Pos (5U) +#define EXTI_FTSR1_FT5_Msk (0x1UL << EXTI_FTSR1_FT5_Pos) /*!< 0x00000020 */ +#define EXTI_FTSR1_FT5 EXTI_FTSR1_FT5_Msk /*!< Falling trigger event configuration bit of line 5 */ +#define EXTI_FTSR1_FT6_Pos (6U) +#define EXTI_FTSR1_FT6_Msk (0x1UL << EXTI_FTSR1_FT6_Pos) /*!< 0x00000040 */ +#define EXTI_FTSR1_FT6 EXTI_FTSR1_FT6_Msk /*!< Falling trigger event configuration bit of line 6 */ +#define EXTI_FTSR1_FT7_Pos (7U) +#define EXTI_FTSR1_FT7_Msk (0x1UL << EXTI_FTSR1_FT7_Pos) /*!< 0x00000080 */ +#define EXTI_FTSR1_FT7 EXTI_FTSR1_FT7_Msk /*!< Falling trigger event configuration bit of line 7 */ +#define EXTI_FTSR1_FT8_Pos (8U) +#define EXTI_FTSR1_FT8_Msk (0x1UL << EXTI_FTSR1_FT8_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR1_FT8 EXTI_FTSR1_FT8_Msk /*!< Falling trigger event configuration bit of line 8 */ +#define EXTI_FTSR1_FT9_Pos (9U) +#define EXTI_FTSR1_FT9_Msk (0x1UL << EXTI_FTSR1_FT9_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR1_FT9 EXTI_FTSR1_FT9_Msk /*!< Falling trigger event configuration bit of line 9 */ +#define EXTI_FTSR1_FT10_Pos (10U) +#define EXTI_FTSR1_FT10_Msk (0x1UL << EXTI_FTSR1_FT10_Pos) /*!< 0x00000400 */ +#define EXTI_FTSR1_FT10 EXTI_FTSR1_FT10_Msk /*!< Falling trigger event configuration bit of line 10 */ +#define EXTI_FTSR1_FT11_Pos (11U) +#define EXTI_FTSR1_FT11_Msk (0x1UL << EXTI_FTSR1_FT11_Pos) /*!< 0x00000800 */ +#define EXTI_FTSR1_FT11 EXTI_FTSR1_FT11_Msk /*!< Falling trigger event configuration bit of line 11 */ +#define EXTI_FTSR1_FT12_Pos (12U) +#define EXTI_FTSR1_FT12_Msk (0x1UL << EXTI_FTSR1_FT12_Pos) /*!< 0x00001000 */ +#define EXTI_FTSR1_FT12 EXTI_FTSR1_FT12_Msk /*!< Falling trigger event configuration bit of line 12 */ +#define EXTI_FTSR1_FT13_Pos (13U) +#define EXTI_FTSR1_FT13_Msk (0x1UL << EXTI_FTSR1_FT13_Pos) /*!< 0x00002000 */ +#define EXTI_FTSR1_FT13 EXTI_FTSR1_FT13_Msk /*!< Falling trigger event configuration bit of line 13 */ +#define EXTI_FTSR1_FT14_Pos (14U) +#define EXTI_FTSR1_FT14_Msk (0x1UL << EXTI_FTSR1_FT14_Pos) /*!< 0x00004000 */ +#define EXTI_FTSR1_FT14 EXTI_FTSR1_FT14_Msk /*!< Falling trigger event configuration bit of line 14 */ +#define EXTI_FTSR1_FT15_Pos (15U) +#define EXTI_FTSR1_FT15_Msk (0x1UL << EXTI_FTSR1_FT15_Pos) /*!< 0x00008000 */ +#define EXTI_FTSR1_FT15 EXTI_FTSR1_FT15_Msk /*!< Falling trigger event configuration bit of line 15 */ +#define EXTI_FTSR1_FT16_Pos (16U) +#define EXTI_FTSR1_FT16_Msk (0x1UL << EXTI_FTSR1_FT16_Pos) /*!< 0x00010000 */ +#define EXTI_FTSR1_FT16 EXTI_FTSR1_FT16_Msk /*!< Falling trigger event configuration bit of line 16 */ +#define EXTI_FTSR1_FT17_Pos (17U) +#define EXTI_FTSR1_FT17_Msk (0x1UL << EXTI_FTSR1_FT17_Pos) /*!< 0x00020000 */ +#define EXTI_FTSR1_FT17 EXTI_FTSR1_FT17_Msk /*!< Falling trigger event configuration bit of line 17 */ +#define EXTI_FTSR1_FT18_Pos (18U) +#define EXTI_FTSR1_FT18_Msk (0x1UL << EXTI_FTSR1_FT18_Pos) /*!< 0x00040000 */ +#define EXTI_FTSR1_FT18 EXTI_FTSR1_FT18_Msk /*!< Falling trigger event configuration bit of line 18 */ +#define EXTI_FTSR1_FT19_Pos (19U) +#define EXTI_FTSR1_FT19_Msk (0x1UL << EXTI_FTSR1_FT19_Pos) /*!< 0x00080000 */ +#define EXTI_FTSR1_FT19 EXTI_FTSR1_FT19_Msk /*!< Falling trigger event configuration bit of line 19 */ + +/****************** Bit definition for EXTI_SWIER1 register *****************/ +#define EXTI_SWIER1_SWI_Pos (0U) +#define EXTI_SWIER1_SWI_Msk (0x803FFFFFUL << EXTI_SWIER1_SWI_Pos) /*!< 0x803FFFFF */ +#define EXTI_SWIER1_SWI EXTI_SWIER1_SWI_Msk /*!< Software interrupt */ +#define EXTI_SWIER1_SWI0_Pos (0U) +#define EXTI_SWIER1_SWI0_Msk (0x1UL << EXTI_SWIER1_SWI0_Pos) /*!< 0x00000001 */ +#define EXTI_SWIER1_SWI0 EXTI_SWIER1_SWI0_Msk /*!< Software Interrupt on line 0 */ +#define EXTI_SWIER1_SWI1_Pos (1U) +#define EXTI_SWIER1_SWI1_Msk (0x1UL << EXTI_SWIER1_SWI1_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER1_SWI1 EXTI_SWIER1_SWI1_Msk /*!< Software Interrupt on line 1 */ +#define EXTI_SWIER1_SWI2_Pos (2U) +#define EXTI_SWIER1_SWI2_Msk (0x1UL << EXTI_SWIER1_SWI2_Pos) /*!< 0x00000004 */ +#define EXTI_SWIER1_SWI2 EXTI_SWIER1_SWI2_Msk /*!< Software Interrupt on line 2 */ +#define EXTI_SWIER1_SWI3_Pos (3U) +#define EXTI_SWIER1_SWI3_Msk (0x1UL << EXTI_SWIER1_SWI3_Pos) /*!< 0x00000008 */ +#define EXTI_SWIER1_SWI3 EXTI_SWIER1_SWI3_Msk /*!< Software Interrupt on line 3 */ +#define EXTI_SWIER1_SWI4_Pos (4U) +#define EXTI_SWIER1_SWI4_Msk (0x1UL << EXTI_SWIER1_SWI4_Pos) /*!< 0x00000010 */ +#define EXTI_SWIER1_SWI4 EXTI_SWIER1_SWI4_Msk /*!< Software Interrupt on line 4 */ +#define EXTI_SWIER1_SWI5_Pos (5U) +#define EXTI_SWIER1_SWI5_Msk (0x1UL << EXTI_SWIER1_SWI5_Pos) /*!< 0x00000020 */ +#define EXTI_SWIER1_SWI5 EXTI_SWIER1_SWI5_Msk /*!< Software Interrupt on line 5 */ +#define EXTI_SWIER1_SWI6_Pos (6U) +#define EXTI_SWIER1_SWI6_Msk (0x1UL << EXTI_SWIER1_SWI6_Pos) /*!< 0x00000040 */ +#define EXTI_SWIER1_SWI6 EXTI_SWIER1_SWI6_Msk /*!< Software Interrupt on line 6 */ +#define EXTI_SWIER1_SWI7_Pos (7U) +#define EXTI_SWIER1_SWI7_Msk (0x1UL << EXTI_SWIER1_SWI7_Pos) /*!< 0x00000080 */ +#define EXTI_SWIER1_SWI7 EXTI_SWIER1_SWI7_Msk /*!< Software Interrupt on line 7 */ +#define EXTI_SWIER1_SWI8_Pos (8U) +#define EXTI_SWIER1_SWI8_Msk (0x1UL << EXTI_SWIER1_SWI8_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER1_SWI8 EXTI_SWIER1_SWI8_Msk /*!< Software Interrupt on line 8 */ +#define EXTI_SWIER1_SWI9_Pos (9U) +#define EXTI_SWIER1_SWI9_Msk (0x1UL << EXTI_SWIER1_SWI9_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER1_SWI9 EXTI_SWIER1_SWI9_Msk /*!< Software Interrupt on line 9 */ +#define EXTI_SWIER1_SWI10_Pos (10U) +#define EXTI_SWIER1_SWI10_Msk (0x1UL << EXTI_SWIER1_SWI10_Pos) /*!< 0x00000400 */ +#define EXTI_SWIER1_SWI10 EXTI_SWIER1_SWI10_Msk /*!< Software Interrupt on line 10 */ +#define EXTI_SWIER1_SWI11_Pos (11U) +#define EXTI_SWIER1_SWI11_Msk (0x1UL << EXTI_SWIER1_SWI11_Pos) /*!< 0x00000800 */ +#define EXTI_SWIER1_SWI11 EXTI_SWIER1_SWI11_Msk /*!< Software Interrupt on line 11 */ +#define EXTI_SWIER1_SWI12_Pos (12U) +#define EXTI_SWIER1_SWI12_Msk (0x1UL << EXTI_SWIER1_SWI12_Pos) /*!< 0x00001000 */ +#define EXTI_SWIER1_SWI12 EXTI_SWIER1_SWI12_Msk /*!< Software Interrupt on line 12 */ +#define EXTI_SWIER1_SWI13_Pos (13U) +#define EXTI_SWIER1_SWI13_Msk (0x1UL << EXTI_SWIER1_SWI13_Pos) /*!< 0x00002000 */ +#define EXTI_SWIER1_SWI13 EXTI_SWIER1_SWI13_Msk /*!< Software Interrupt on line 13 */ +#define EXTI_SWIER1_SWI14_Pos (14U) +#define EXTI_SWIER1_SWI14_Msk (0x1UL << EXTI_SWIER1_SWI14_Pos) /*!< 0x00004000 */ +#define EXTI_SWIER1_SWI14 EXTI_SWIER1_SWI14_Msk /*!< Software Interrupt on line 14 */ +#define EXTI_SWIER1_SWI15_Pos (15U) +#define EXTI_SWIER1_SWI15_Msk (0x1UL << EXTI_SWIER1_SWI15_Pos) /*!< 0x00008000 */ +#define EXTI_SWIER1_SWI15 EXTI_SWIER1_SWI15_Msk /*!< Software Interrupt on line 15 */ +#define EXTI_SWIER1_SWI16_Pos (16U) +#define EXTI_SWIER1_SWI16_Msk (0x1UL << EXTI_SWIER1_SWI16_Pos) /*!< 0x00010000 */ +#define EXTI_SWIER1_SWI16 EXTI_SWIER1_SWI16_Msk /*!< Software Interrupt on line 16 */ +#define EXTI_SWIER1_SWI17_Pos (17U) +#define EXTI_SWIER1_SWI17_Msk (0x1UL << EXTI_SWIER1_SWI17_Pos) /*!< 0x00020000 */ +#define EXTI_SWIER1_SWI17 EXTI_SWIER1_SWI17_Msk /*!< Software Interrupt on line 17 */ +#define EXTI_SWIER1_SWI18_Pos (18U) +#define EXTI_SWIER1_SWI18_Msk (0x1UL << EXTI_SWIER1_SWI18_Pos) /*!< 0x00040000 */ +#define EXTI_SWIER1_SWI18 EXTI_SWIER1_SWI18_Msk /*!< Software Interrupt on line 18 */ +#define EXTI_SWIER1_SWI19_Pos (19U) +#define EXTI_SWIER1_SWI19_Msk (0x1UL << EXTI_SWIER1_SWI19_Pos) /*!< 0x00080000 */ +#define EXTI_SWIER1_SWI19 EXTI_SWIER1_SWI19_Msk /*!< Software Interrupt on line 19 */ + +/******************* Bit definition for EXTI_PR1 register *******************/ +#define EXTI_PR1_PIF_Pos (0U) +#define EXTI_PR1_PIF_Msk (0x803FFFFFUL << EXTI_PR1_PIF_Pos) /*!< 0x803FFFFF */ +#define EXTI_PR1_PIF EXTI_PR1_PIF_Msk /*!< Pending bit */ +#define EXTI_PR1_PIF0_Pos (0U) +#define EXTI_PR1_PIF0_Msk (0x1UL << EXTI_PR1_PIF0_Pos) /*!< 0x00000001 */ +#define EXTI_PR1_PIF0 EXTI_PR1_PIF0_Msk /*!< Pending bit for line 0 */ +#define EXTI_PR1_PIF1_Pos (1U) +#define EXTI_PR1_PIF1_Msk (0x1UL << EXTI_PR1_PIF1_Pos) /*!< 0x00000002 */ +#define EXTI_PR1_PIF1 EXTI_PR1_PIF1_Msk /*!< Pending bit for line 1 */ +#define EXTI_PR1_PIF2_Pos (2U) +#define EXTI_PR1_PIF2_Msk (0x1UL << EXTI_PR1_PIF2_Pos) /*!< 0x00000004 */ +#define EXTI_PR1_PIF2 EXTI_PR1_PIF2_Msk /*!< Pending bit for line 2 */ +#define EXTI_PR1_PIF3_Pos (3U) +#define EXTI_PR1_PIF3_Msk (0x1UL << EXTI_PR1_PIF3_Pos) /*!< 0x00000008 */ +#define EXTI_PR1_PIF3 EXTI_PR1_PIF3_Msk /*!< Pending bit for line 3 */ +#define EXTI_PR1_PIF4_Pos (4U) +#define EXTI_PR1_PIF4_Msk (0x1UL << EXTI_PR1_PIF4_Pos) /*!< 0x00000010 */ +#define EXTI_PR1_PIF4 EXTI_PR1_PIF4_Msk /*!< Pending bit for line 4 */ +#define EXTI_PR1_PIF5_Pos (5U) +#define EXTI_PR1_PIF5_Msk (0x1UL << EXTI_PR1_PIF5_Pos) /*!< 0x00000020 */ +#define EXTI_PR1_PIF5 EXTI_PR1_PIF5_Msk /*!< Pending bit for line 5 */ +#define EXTI_PR1_PIF6_Pos (6U) +#define EXTI_PR1_PIF6_Msk (0x1UL << EXTI_PR1_PIF6_Pos) /*!< 0x00000040 */ +#define EXTI_PR1_PIF6 EXTI_PR1_PIF6_Msk /*!< Pending bit for line 6 */ +#define EXTI_PR1_PIF7_Pos (7U) +#define EXTI_PR1_PIF7_Msk (0x1UL << EXTI_PR1_PIF7_Pos) /*!< 0x00000080 */ +#define EXTI_PR1_PIF7 EXTI_PR1_PIF7_Msk /*!< Pending bit for line 7 */ +#define EXTI_PR1_PIF8_Pos (8U) +#define EXTI_PR1_PIF8_Msk (0x1UL << EXTI_PR1_PIF8_Pos) /*!< 0x00000100 */ +#define EXTI_PR1_PIF8 EXTI_PR1_PIF8_Msk /*!< Pending bit for line 8 */ +#define EXTI_PR1_PIF9_Pos (9U) +#define EXTI_PR1_PIF9_Msk (0x1UL << EXTI_PR1_PIF9_Pos) /*!< 0x00000200 */ +#define EXTI_PR1_PIF9 EXTI_PR1_PIF9_Msk /*!< Pending bit for line 9 */ +#define EXTI_PR1_PIF10_Pos (10U) +#define EXTI_PR1_PIF10_Msk (0x1UL << EXTI_PR1_PIF10_Pos) /*!< 0x00000400 */ +#define EXTI_PR1_PIF10 EXTI_PR1_PIF10_Msk /*!< Pending bit for line 10 */ +#define EXTI_PR1_PIF11_Pos (11U) +#define EXTI_PR1_PIF11_Msk (0x1UL << EXTI_PR1_PIF11_Pos) /*!< 0x00000800 */ +#define EXTI_PR1_PIF11 EXTI_PR1_PIF11_Msk /*!< Pending bit for line 11 */ +#define EXTI_PR1_PIF12_Pos (12U) +#define EXTI_PR1_PIF12_Msk (0x1UL << EXTI_PR1_PIF12_Pos) /*!< 0x00001000 */ +#define EXTI_PR1_PIF12 EXTI_PR1_PIF12_Msk /*!< Pending bit for line 12 */ +#define EXTI_PR1_PIF13_Pos (13U) +#define EXTI_PR1_PIF13_Msk (0x1UL << EXTI_PR1_PIF13_Pos) /*!< 0x00002000 */ +#define EXTI_PR1_PIF13 EXTI_PR1_PIF13_Msk /*!< Pending bit for line 13 */ +#define EXTI_PR1_PIF14_Pos (14U) +#define EXTI_PR1_PIF14_Msk (0x1UL << EXTI_PR1_PIF14_Pos) /*!< 0x00004000 */ +#define EXTI_PR1_PIF14 EXTI_PR1_PIF14_Msk /*!< Pending bit for line 14 */ +#define EXTI_PR1_PIF15_Pos (15U) +#define EXTI_PR1_PIF15_Msk (0x1UL << EXTI_PR1_PIF15_Pos) /*!< 0x00008000 */ +#define EXTI_PR1_PIF15 EXTI_PR1_PIF15_Msk /*!< Pending bit for line 15 */ +#define EXTI_PR1_PIF16_Pos (16U) +#define EXTI_PR1_PIF16_Msk (0x1UL << EXTI_PR1_PIF16_Pos) /*!< 0x00010000 */ +#define EXTI_PR1_PIF16 EXTI_PR1_PIF16_Msk /*!< Pending bit for line 16 */ +#define EXTI_PR1_PIF17_Pos (17U) +#define EXTI_PR1_PIF17_Msk (0x1UL << EXTI_PR1_PIF17_Pos) /*!< 0x00020000 */ +#define EXTI_PR1_PIF17 EXTI_PR1_PIF17_Msk /*!< Pending bit for line 17 */ +#define EXTI_PR1_PIF18_Pos (18U) +#define EXTI_PR1_PIF18_Msk (0x1UL << EXTI_PR1_PIF18_Pos) /*!< 0x00040000 */ +#define EXTI_PR1_PIF18 EXTI_PR1_PIF18_Msk /*!< Pending bit for line 18 */ +#define EXTI_PR1_PIF19_Pos (19U) +#define EXTI_PR1_PIF19_Msk (0x1UL << EXTI_PR1_PIF19_Pos) /*!< 0x00080000 */ +#define EXTI_PR1_PIF19 EXTI_PR1_PIF19_Msk /*!< Pending bit for line 19 */ + +/****************** Bit definition for EXTI_RTSR2 register ******************/ +#define EXTI_RTSR2_RT_Pos (0U) +#define EXTI_RTSR2_RT_Msk (0x302UL << EXTI_RTSR2_RT_Pos) /*!< 0x00000302 */ +#define EXTI_RTSR2_RT EXTI_RTSR2_RT_Msk /*!< Rising trigger event configuration bit */ +#define EXTI_RTSR2_RT33_Pos (1U) +#define EXTI_RTSR2_RT33_Msk (0x1UL << EXTI_RTSR2_RT33_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR2_RT33 EXTI_RTSR2_RT33_Msk /*!< Rising trigger event configuration bit of line 33 */ +#define EXTI_RTSR2_RT40_Pos (8U) +#define EXTI_RTSR2_RT40_Msk (0x1UL << EXTI_RTSR2_RT40_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR2_RT40 EXTI_RTSR2_RT40_Msk /*!< Rising trigger event configuration bit of line 40 */ +#define EXTI_RTSR2_RT41_Pos (9U) +#define EXTI_RTSR2_RT41_Msk (0x1UL << EXTI_RTSR2_RT41_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR2_RT41 EXTI_RTSR2_RT41_Msk /*!< Rising trigger event configuration bit of line 41 */ + +/****************** Bit definition for EXTI_FTSR2 register ******************/ +#define EXTI_FTSR2_FT_Pos (0U) +#define EXTI_FTSR2_FT_Msk (0x302UL << EXTI_FTSR2_FT_Pos) /*!< 0x00000302 */ +#define EXTI_FTSR2_FT EXTI_FTSR2_FT_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_FTSR2_FT33_Pos (1U) +#define EXTI_FTSR2_FT33_Msk (0x1UL << EXTI_FTSR2_FT33_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR2_FT33 EXTI_FTSR2_FT33_Msk /*!< Falling trigger event configuration bit of line 33 */ +#define EXTI_FTSR2_FT40_Pos (8U) +#define EXTI_FTSR2_FT40_Msk (0x1UL << EXTI_FTSR2_FT40_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR2_FT40 EXTI_FTSR2_FT40_Msk /*!< Falling trigger event configuration bit of line 40 */ +#define EXTI_FTSR2_FT41_Pos (9U) +#define EXTI_FTSR2_FT41_Msk (0x1UL << EXTI_FTSR2_FT41_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR2_FT41 EXTI_FTSR2_FT41_Msk /*!< Falling trigger event configuration bit of line 41 */ + +/****************** Bit definition for EXTI_SWIER2 register *****************/ +#define EXTI_SWIER2_SWI_Pos (0U) +#define EXTI_SWIER2_SWI_Msk (0x302UL << EXTI_SWIER2_SWI_Pos) /*!< 0x00000302 */ +#define EXTI_SWIER2_SWI EXTI_SWIER2_SWI_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_SWIER2_SWI33_Pos (1U) +#define EXTI_SWIER2_SWI33_Msk (0x1UL << EXTI_SWIER2_SWI33_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER2_SWI33 EXTI_SWIER2_SWI33_Msk /*!< Software Interrupt on line 33 */ +#define EXTI_SWIER2_SWI40_Pos (8U) +#define EXTI_SWIER2_SWI40_Msk (0x1UL << EXTI_SWIER2_SWI40_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER2_SWI40 EXTI_SWIER2_SWI40_Msk /*!< Software Interrupt on line 40 */ +#define EXTI_SWIER2_SWI41_Pos (9U) +#define EXTI_SWIER2_SWI41_Msk (0x1UL << EXTI_SWIER2_SWI41_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER2_SWI41 EXTI_SWIER2_SWI41_Msk /*!< Software Interrupt on line 41 */ + +/******************* Bit definition for EXTI_PR2 register *******************/ +#define EXTI_PR2_PIF_Pos (0U) +#define EXTI_PR2_PIF_Msk (0x302UL << EXTI_PR2_PIF_Pos) /*!< 0x00000302 */ +#define EXTI_PR2_PIF EXTI_PR2_PIF_Msk /*!< Pending bit */ +#define EXTI_PR2_PIF33_Pos (1U) +#define EXTI_PR2_PIF33_Msk (0x1UL << EXTI_PR2_PIF33_Pos) /*!< 0x00000002 */ +#define EXTI_PR2_PIF33 EXTI_PR2_PIF33_Msk /*!< Pending bit for line 33 */ +#define EXTI_PR2_PIF40_Pos (8U) +#define EXTI_PR2_PIF40_Msk (0x1UL << EXTI_PR2_PIF40_Pos) /*!< 0x00000100 */ +#define EXTI_PR2_PIF40 EXTI_PR2_PIF40_Msk /*!< Pending bit for line 40 */ +#define EXTI_PR2_PIF41_Pos (9U) +#define EXTI_PR2_PIF41_Msk (0x1UL << EXTI_PR2_PIF41_Pos) /*!< 0x00000200 */ +#define EXTI_PR2_PIF41 EXTI_PR2_PIF41_Msk /*!< Pending bit for line 41 */ + +/******************** Bits definition for EXTI_IMR1 register ****************/ +#define EXTI_IMR1_Pos (0U) +#define EXTI_IMR1_Msk (0xFFFFFFFFUL << EXTI_IMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_IMR1_IM EXTI_IMR1_Msk /*!< CPU1 wakeup with interrupt Mask on Event */ +#define EXTI_IMR1_IM0_Pos (0U) +#define EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk /*!< CPU1 Interrupt Mask on line 0 */ +#define EXTI_IMR1_IM1_Pos (1U) +#define EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk /*!< CPU1 Interrupt Mask on line 1 */ +#define EXTI_IMR1_IM2_Pos (2U) +#define EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk /*!< CPU1 Interrupt Mask on line 2 */ +#define EXTI_IMR1_IM3_Pos (3U) +#define EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk /*!< CPU1 Interrupt Mask on line 3 */ +#define EXTI_IMR1_IM4_Pos (4U) +#define EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk /*!< CPU1 Interrupt Mask on line 4 */ +#define EXTI_IMR1_IM5_Pos (5U) +#define EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk /*!< CPU1 Interrupt Mask on line 5 */ +#define EXTI_IMR1_IM6_Pos (6U) +#define EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk /*!< CPU1 Interrupt Mask on line 6 */ +#define EXTI_IMR1_IM7_Pos (7U) +#define EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk /*!< CPU1 Interrupt Mask on line 7 */ +#define EXTI_IMR1_IM8_Pos (8U) +#define EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk /*!< CPU1 Interrupt Mask on line 8 */ +#define EXTI_IMR1_IM9_Pos (9U) +#define EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk /*!< CPU1 Interrupt Mask on line 9 */ +#define EXTI_IMR1_IM10_Pos (10U) +#define EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk /*!< CPU1 Interrupt Mask on line 10 */ +#define EXTI_IMR1_IM11_Pos (11U) +#define EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk /*!< CPU1 Interrupt Mask on line 11 */ +#define EXTI_IMR1_IM12_Pos (12U) +#define EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk /*!< CPU1 Interrupt Mask on line 12 */ +#define EXTI_IMR1_IM13_Pos (13U) +#define EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk /*!< CPU1 Interrupt Mask on line 13 */ +#define EXTI_IMR1_IM14_Pos (14U) +#define EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk /*!< CPU1 Interrupt Mask on line 14 */ +#define EXTI_IMR1_IM15_Pos (15U) +#define EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk /*!< CPU1 Interrupt Mask on line 15 */ +#define EXTI_IMR1_IM16_Pos (16U) +#define EXTI_IMR1_IM16_Msk (0x1UL << EXTI_IMR1_IM16_Pos) /*!< 0x00010000 */ +#define EXTI_IMR1_IM16 EXTI_IMR1_IM16_Msk /*!< CPU1 Interrupt Mask on line 16 */ +#define EXTI_IMR1_IM17_Pos (17U) +#define EXTI_IMR1_IM17_Msk (0x1UL << EXTI_IMR1_IM17_Pos) /*!< 0x00020000 */ +#define EXTI_IMR1_IM17 EXTI_IMR1_IM17_Msk /*!< CPU1 Interrupt Mask on line 17 */ +#define EXTI_IMR1_IM18_Pos (18U) +#define EXTI_IMR1_IM18_Msk (0x1UL << EXTI_IMR1_IM18_Pos) /*!< 0x00040000 */ +#define EXTI_IMR1_IM18 EXTI_IMR1_IM18_Msk /*!< CPU1 Interrupt Mask on line 18 */ +#define EXTI_IMR1_IM19_Pos (19U) +#define EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk /*!< CPU1 Interrupt Mask on line 19 */ +#define EXTI_IMR1_IM22_Pos (22U) +#define EXTI_IMR1_IM22_Msk (0x1UL << EXTI_IMR1_IM22_Pos) /*!< 0x00400000 */ +#define EXTI_IMR1_IM22 EXTI_IMR1_IM22_Msk /*!< CPU1 Interrupt Mask on line 22 */ +#define EXTI_IMR1_IM24_Pos (24U) +#define EXTI_IMR1_IM24_Msk (0x1UL << EXTI_IMR1_IM24_Pos) /*!< 0x01000000 */ +#define EXTI_IMR1_IM24 EXTI_IMR1_IM24_Msk /*!< CPU1 Interrupt Mask on line 24 */ +#define EXTI_IMR1_IM29_Pos (29U) +#define EXTI_IMR1_IM29_Msk (0x1UL << EXTI_IMR1_IM29_Pos) /*!< 0x20000000 */ +#define EXTI_IMR1_IM29 EXTI_IMR1_IM29_Msk /*!< CPU1 Interrupt Mask on line 29 */ +#define EXTI_IMR1_IM30_Pos (30U) +#define EXTI_IMR1_IM30_Msk (0x1UL << EXTI_IMR1_IM30_Pos) /*!< 0x40000000 */ +#define EXTI_IMR1_IM30 EXTI_IMR1_IM30_Msk /*!< CPU1 Interrupt Mask on line 30 */ + +/******************** Bits definition for EXTI_EMR1 register ****************/ +#define EXTI_EMR1_Pos (0U) +#define EXTI_EMR1_Msk (0x003EFFFFUL << EXTI_EMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_EMR1_EM EXTI_EMR1_Msk /*!< CPU1 Event Mask */ +#define EXTI_EMR1_EM0_Pos (0U) +#define EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk /*!< CPU1 Event Mask on line 0 */ +#define EXTI_EMR1_EM1_Pos (1U) +#define EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk /*!< CPU1 Event Mask on line 1 */ +#define EXTI_EMR1_EM2_Pos (2U) +#define EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk /*!< CPU1 Event Mask on line 2 */ +#define EXTI_EMR1_EM3_Pos (3U) +#define EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk /*!< CPU1 Event Mask on line 3 */ +#define EXTI_EMR1_EM4_Pos (4U) +#define EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk /*!< CPU1 Event Mask on line 4 */ +#define EXTI_EMR1_EM5_Pos (5U) +#define EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk /*!< CPU1 Event Mask on line 5 */ +#define EXTI_EMR1_EM6_Pos (6U) +#define EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk /*!< CPU1 Event Mask on line 6 */ +#define EXTI_EMR1_EM7_Pos (7U) +#define EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk /*!< CPU1 Event Mask on line 7 */ +#define EXTI_EMR1_EM8_Pos (8U) +#define EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk /*!< CPU1 Event Mask on line 8 */ +#define EXTI_EMR1_EM9_Pos (9U) +#define EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk /*!< CPU1 Event Mask on line 9 */ +#define EXTI_EMR1_EM10_Pos (10U) +#define EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk /*!< CPU1 Event Mask on line 10 */ +#define EXTI_EMR1_EM11_Pos (11U) +#define EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk /*!< CPU1 Event Mask on line 11 */ +#define EXTI_EMR1_EM12_Pos (12U) +#define EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk /*!< CPU1 Event Mask on line 12 */ +#define EXTI_EMR1_EM13_Pos (13U) +#define EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk /*!< CPU1 Event Mask on line 13 */ +#define EXTI_EMR1_EM14_Pos (14U) +#define EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk /*!< CPU1 Event Mask on line 14 */ +#define EXTI_EMR1_EM15_Pos (15U) +#define EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk /*!< CPU1 Event Mask on line 15 */ +#define EXTI_EMR1_EM17_Pos (17U) +#define EXTI_EMR1_EM17_Msk (0x1UL << EXTI_EMR1_EM17_Pos) /*!< 0x00020000 */ +#define EXTI_EMR1_EM17 EXTI_EMR1_EM17_Msk /*!< CPU1 Event Mask on line 17 */ +#define EXTI_EMR1_EM18_Pos (18U) +#define EXTI_EMR1_EM18_Msk (0x1UL << EXTI_EMR1_EM18_Pos) /*!< 0x00040000 */ +#define EXTI_EMR1_EM18 EXTI_EMR1_EM18_Msk /*!< CPU1 Event Mask on line 18 */ +#define EXTI_EMR1_EM19_Pos (19U) +#define EXTI_EMR1_EM19_Msk (0x1UL << EXTI_EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_EMR1_EM19 EXTI_EMR1_EM19_Msk /*!< CPU1 Event Mask on line 19 */ + +/******************** Bits definition for EXTI_IMR2 register ****************/ +#define EXTI_IMR2_Pos (0U) +#define EXTI_IMR2_Msk (0x0001FFFFUL << EXTI_IMR2_Pos) /*!< 0x0001FFFF */ +#define EXTI_IMR2_IM EXTI_IMR2_Msk /*!< CPU1 Interrupt Mask */ +#define EXTI_IMR2_IM33_Pos (1U) +#define EXTI_IMR2_IM33_Msk (0x1UL << EXTI_IMR2_IM33_Pos) /*!< 0x00000002 */ +#define EXTI_IMR2_IM33 EXTI_IMR2_IM33_Msk /*!< CPU1 Interrupt Mask on line 33 */ +#define EXTI_IMR2_IM36_Pos (4U) +#define EXTI_IMR2_IM36_Msk (0x1UL << EXTI_IMR2_IM36_Pos) /*!< 0x00000010 */ +#define EXTI_IMR2_IM36 EXTI_IMR2_IM36_Msk /*!< CPU1 Interrupt Mask on line 36 */ +#define EXTI_IMR2_IM37_Pos (5U) +#define EXTI_IMR2_IM37_Msk (0x1UL << EXTI_IMR2_IM37_Pos) /*!< 0x00000020 */ +#define EXTI_IMR2_IM37 EXTI_IMR2_IM37_Msk /*!< CPU1 Interrupt Mask on line 37 */ +#define EXTI_IMR2_IM38_Pos (6U) +#define EXTI_IMR2_IM38_Msk (0x1UL << EXTI_IMR2_IM38_Pos) /*!< 0x00000040 */ +#define EXTI_IMR2_IM38 EXTI_IMR2_IM38_Msk /*!< CPU1 Interrupt Mask on line 38 */ +#define EXTI_IMR2_IM39_Pos (7U) +#define EXTI_IMR2_IM39_Msk (0x1UL << EXTI_IMR2_IM39_Pos) /*!< 0x00000080 */ +#define EXTI_IMR2_IM39 EXTI_IMR2_IM39_Msk /*!< CPU1 Interrupt Mask on line 39 */ +#define EXTI_IMR2_IM40_Pos (8U) +#define EXTI_IMR2_IM40_Msk (0x1UL << EXTI_IMR2_IM40_Pos) /*!< 0x00000100 */ +#define EXTI_IMR2_IM40 EXTI_IMR2_IM40_Msk /*!< CPU1 Interrupt Mask on line 40 */ +#define EXTI_IMR2_IM41_Pos (9U) +#define EXTI_IMR2_IM41_Msk (0x1UL << EXTI_IMR2_IM41_Pos) /*!< 0x00000200 */ +#define EXTI_IMR2_IM41 EXTI_IMR2_IM41_Msk /*!< CPU1 Interrupt Mask on line 41 */ +#define EXTI_IMR2_IM42_Pos (10U) +#define EXTI_IMR2_IM42_Msk (0x1UL << EXTI_IMR2_IM42_Pos) /*!< 0x00000400 */ +#define EXTI_IMR2_IM42 EXTI_IMR2_IM42_Msk /*!< CPU1 Interrupt Mask on line 42 */ +#define EXTI_IMR2_IM44_Pos (12U) +#define EXTI_IMR2_IM44_Msk (0x1UL << EXTI_IMR2_IM44_Pos) /*!< 0x00001000 */ +#define EXTI_IMR2_IM44 EXTI_IMR2_IM44_Msk /*!< CPU1 Interrupt Mask on line 44 */ +#define EXTI_IMR2_IM45_Pos (13U) +#define EXTI_IMR2_IM45_Msk (0x1UL << EXTI_IMR2_IM45_Pos) /*!< 0x00002000 */ +#define EXTI_IMR2_IM45 EXTI_IMR2_IM45_Msk /*!< CPU1 Interrupt Mask on line 45 */ +#define EXTI_IMR2_IM46_Pos (14U) +#define EXTI_IMR2_IM46_Msk (0x1UL << EXTI_IMR2_IM46_Pos) /*!< 0x00004000 */ +#define EXTI_IMR2_IM46 EXTI_IMR2_IM46_Msk /*!< CPU1 Interrupt Mask on line 46 */ +#define EXTI_IMR2_IM48_Pos (16U) +#define EXTI_IMR2_IM48_Msk (0x1UL << EXTI_IMR2_IM48_Pos) /*!< 0x00010000 */ +#define EXTI_IMR2_IM48 EXTI_IMR2_IM48_Msk /*!< CPU1 Interrupt Mask on line 48 */ + +/******************** Bits definition for EXTI_EMR2 register ****************/ +#define EXTI_EMR2_Pos (0U) +#define EXTI_EMR2_Msk (0x00000300UL << EXTI_EMR2_Pos) /*!< 0x000003000 */ +#define EXTI_EMR2_EM EXTI_EMR2_Msk /*!< CPU1 Interrupt Mask */ +#define EXTI_EMR2_EM40_Pos (8U) +#define EXTI_EMR2_EM40_Msk (0x1UL << EXTI_EMR2_EM40_Pos) /*!< 0x00000100 */ +#define EXTI_EMR2_EM40 EXTI_EMR2_EM40_Msk /*!< CPU1 Event Mask on line 40 */ +#define EXTI_EMR2_EM41_Pos (9U) +#define EXTI_EMR2_EM41_Msk (0x1UL << EXTI_EMR2_EM41_Pos) /*!< 0x00000200 */ +#define EXTI_EMR2_EM41 EXTI_EMR2_EM41_Msk /*!< CPU1 Event Mask on line 41 */ + +/******************** Bits definition for EXTI_C2IMR1 register **************/ +#define EXTI_C2IMR1_Pos (0U) +#define EXTI_C2IMR1_Msk (0xFFFFFFFFUL << EXTI_C2IMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_C2IMR1_IM EXTI_C2IMR1_Msk /*!< CPU2 wakeup with interrupt Mask on Event */ +#define EXTI_C2IMR1_IM0_Pos (0U) +#define EXTI_C2IMR1_IM0_Msk (0x1UL << EXTI_C2IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_C2IMR1_IM0 EXTI_C2IMR1_IM0_Msk /*!< CPU2 Interrupt Mask on line 0 */ +#define EXTI_C2IMR1_IM1_Pos (1U) +#define EXTI_C2IMR1_IM1_Msk (0x1UL << EXTI_C2IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_C2IMR1_IM1 EXTI_C2IMR1_IM1_Msk /*!< CPU2 Interrupt Mask on line 1 */ +#define EXTI_C2IMR1_IM2_Pos (2U) +#define EXTI_C2IMR1_IM2_Msk (0x1UL << EXTI_C2IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_C2IMR1_IM2 EXTI_C2IMR1_IM2_Msk /*!< CPU2 Interrupt Mask on line 2 */ +#define EXTI_C2IMR1_IM3_Pos (3U) +#define EXTI_C2IMR1_IM3_Msk (0x1UL << EXTI_C2IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_C2IMR1_IM3 EXTI_C2IMR1_IM3_Msk /*!< CPU2 Interrupt Mask on line 3 */ +#define EXTI_C2IMR1_IM4_Pos (4U) +#define EXTI_C2IMR1_IM4_Msk (0x1UL << EXTI_C2IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_C2IMR1_IM4 EXTI_C2IMR1_IM4_Msk /*!< CPU2 Interrupt Mask on line 4 */ +#define EXTI_C2IMR1_IM5_Pos (5U) +#define EXTI_C2IMR1_IM5_Msk (0x1UL << EXTI_C2IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_C2IMR1_IM5 EXTI_C2IMR1_IM5_Msk /*!< CPU2 Interrupt Mask on line 5 */ +#define EXTI_C2IMR1_IM6_Pos (6U) +#define EXTI_C2IMR1_IM6_Msk (0x1UL << EXTI_C2IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_C2IMR1_IM6 EXTI_C2IMR1_IM6_Msk /*!< CPU2 Interrupt Mask on line 6 */ +#define EXTI_C2IMR1_IM7_Pos (7U) +#define EXTI_C2IMR1_IM7_Msk (0x1UL << EXTI_C2IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_C2IMR1_IM7 EXTI_C2IMR1_IM7_Msk /*!< CPU2 Interrupt Mask on line 7 */ +#define EXTI_C2IMR1_IM8_Pos (8U) +#define EXTI_C2IMR1_IM8_Msk (0x1UL << EXTI_C2IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_C2IMR1_IM8 EXTI_C2IMR1_IM8_Msk /*!< CPU2 Interrupt Mask on line 8 */ +#define EXTI_C2IMR1_IM9_Pos (9U) +#define EXTI_C2IMR1_IM9_Msk (0x1UL << EXTI_C2IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_C2IMR1_IM9 EXTI_C2IMR1_IM9_Msk /*!< CPU2 Interrupt Mask on line 9 */ +#define EXTI_C2IMR1_IM10_Pos (10U) +#define EXTI_C2IMR1_IM10_Msk (0x1UL << EXTI_C2IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_C2IMR1_IM10 EXTI_C2IMR1_IM10_Msk /*!< CPU2 Interrupt Mask on line 10 */ +#define EXTI_C2IMR1_IM11_Pos (11U) +#define EXTI_C2IMR1_IM11_Msk (0x1UL << EXTI_C2IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_C2IMR1_IM11 EXTI_C2IMR1_IM11_Msk /*!< CPU2 Interrupt Mask on line 11 */ +#define EXTI_C2IMR1_IM12_Pos (12U) +#define EXTI_C2IMR1_IM12_Msk (0x1UL << EXTI_C2IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_C2IMR1_IM12 EXTI_C2IMR1_IM12_Msk /*!< CPU2 Interrupt Mask on line 12 */ +#define EXTI_C2IMR1_IM13_Pos (13U) +#define EXTI_C2IMR1_IM13_Msk (0x1UL << EXTI_C2IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_C2IMR1_IM13 EXTI_C2IMR1_IM13_Msk /*!< CPU2 Interrupt Mask on line 13 */ +#define EXTI_C2IMR1_IM14_Pos (14U) +#define EXTI_C2IMR1_IM14_Msk (0x1UL << EXTI_C2IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_C2IMR1_IM14 EXTI_C2IMR1_IM14_Msk /*!< CPU2 Interrupt Mask on line 14 */ +#define EXTI_C2IMR1_IM15_Pos (15U) +#define EXTI_C2IMR1_IM15_Msk (0x1UL << EXTI_C2IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_C2IMR1_IM15 EXTI_C2IMR1_IM15_Msk /*!< CPU2 Interrupt Mask on line 15 */ +#define EXTI_C2IMR1_IM16_Pos (16U) +#define EXTI_C2IMR1_IM16_Msk (0x1UL << EXTI_C2IMR1_IM16_Pos) /*!< 0x00010000 */ +#define EXTI_C2IMR1_IM16 EXTI_C2IMR1_IM16_Msk /*!< CPU2 Interrupt Mask on line 16 */ +#define EXTI_C2IMR1_IM17_Pos (17U) +#define EXTI_C2IMR1_IM17_Msk (0x1UL << EXTI_C2IMR1_IM17_Pos) /*!< 0x00020000 */ +#define EXTI_C2IMR1_IM17 EXTI_C2IMR1_IM17_Msk /*!< CPU2 Interrupt Mask on line 17 */ +#define EXTI_C2IMR1_IM18_Pos (18U) +#define EXTI_C2IMR1_IM18_Msk (0x1UL << EXTI_C2IMR1_IM18_Pos) /*!< 0x00040000 */ +#define EXTI_C2IMR1_IM18 EXTI_C2IMR1_IM18_Msk /*!< CPU2 Interrupt Mask on line 18 */ +#define EXTI_C2IMR1_IM19_Pos (19U) +#define EXTI_C2IMR1_IM19_Msk (0x1UL << EXTI_C2IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_C2IMR1_IM19 EXTI_C2IMR1_IM19_Msk /*!< CPU2 Interrupt Mask on line 19 */ +#define EXTI_C2IMR1_IM22_Pos (22U) +#define EXTI_C2IMR1_IM22_Msk (0x1UL << EXTI_C2IMR1_IM22_Pos) /*!< 0x00400000 */ +#define EXTI_C2IMR1_IM22 EXTI_C2IMR1_IM22_Msk /*!< CPU2 Interrupt Mask on line 22 */ +#define EXTI_C2IMR1_IM24_Pos (24U) +#define EXTI_C2IMR1_IM24_Msk (0x1UL << EXTI_C2IMR1_IM24_Pos) /*!< 0x01000000 */ +#define EXTI_C2IMR1_IM24 EXTI_C2IMR1_IM24_Msk /*!< CPU2 Interrupt Mask on line 24 */ +#define EXTI_C2IMR1_IM29_Pos (29U) +#define EXTI_C2IMR1_IM29_Msk (0x1UL << EXTI_C2IMR1_IM29_Pos) /*!< 0x20000000 */ +#define EXTI_C2IMR1_IM29 EXTI_C2IMR1_IM29_Msk /*!< CPU2 Interrupt Mask on line 29 */ +#define EXTI_C2IMR1_IM30_Pos (30U) +#define EXTI_C2IMR1_IM30_Msk (0x1UL << EXTI_C2IMR1_IM30_Pos) /*!< 0x40000000 */ +#define EXTI_C2IMR1_IM30 EXTI_C2IMR1_IM30_Msk /*!< CPU2 Interrupt Mask on line 30 */ +/******************** Bits definition for EXTI_C2EMR1 register **************/ +#define EXTI_C2EMR1_Pos (0U) +#define EXTI_C2EMR1_Msk (0x003EFFFFUL << EXTI_C2EMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_C2EMR1_EM EXTI_C2EMR1_Msk /*!< CPU2 Event Mask */ +#define EXTI_C2EMR1_EM0_Pos (0U) +#define EXTI_C2EMR1_EM0_Msk (0x1UL << EXTI_C2EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_C2EMR1_EM0 EXTI_C2EMR1_EM0_Msk /*!< CPU2 Event Mask on line 0 */ +#define EXTI_C2EMR1_EM1_Pos (1U) +#define EXTI_C2EMR1_EM1_Msk (0x1UL << EXTI_C2EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_C2EMR1_EM1 EXTI_C2EMR1_EM1_Msk /*!< CPU2 Event Mask on line 1 */ +#define EXTI_C2EMR1_EM2_Pos (2U) +#define EXTI_C2EMR1_EM2_Msk (0x1UL << EXTI_C2EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_C2EMR1_EM2 EXTI_C2EMR1_EM2_Msk /*!< CPU2 Event Mask on line 2 */ +#define EXTI_C2EMR1_EM3_Pos (3U) +#define EXTI_C2EMR1_EM3_Msk (0x1UL << EXTI_C2EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_C2EMR1_EM3 EXTI_C2EMR1_EM3_Msk /*!< CPU2 Event Mask on line 3 */ +#define EXTI_C2EMR1_EM4_Pos (4U) +#define EXTI_C2EMR1_EM4_Msk (0x1UL << EXTI_C2EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_C2EMR1_EM4 EXTI_C2EMR1_EM4_Msk /*!< CPU2 Event Mask on line 4 */ +#define EXTI_C2EMR1_EM5_Pos (5U) +#define EXTI_C2EMR1_EM5_Msk (0x1UL << EXTI_C2EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_C2EMR1_EM5 EXTI_C2EMR1_EM5_Msk /*!< CPU2 Event Mask on line 5 */ +#define EXTI_C2EMR1_EM6_Pos (6U) +#define EXTI_C2EMR1_EM6_Msk (0x1UL << EXTI_C2EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_C2EMR1_EM6 EXTI_C2EMR1_EM6_Msk /*!< CPU2 Event Mask on line 6 */ +#define EXTI_C2EMR1_EM7_Pos (7U) +#define EXTI_C2EMR1_EM7_Msk (0x1UL << EXTI_C2EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_C2EMR1_EM7 EXTI_C2EMR1_EM7_Msk /*!< CPU2 Event Mask on line 7 */ +#define EXTI_C2EMR1_EM8_Pos (8U) +#define EXTI_C2EMR1_EM8_Msk (0x1UL << EXTI_C2EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_C2EMR1_EM8 EXTI_C2EMR1_EM8_Msk /*!< CPU2 Event Mask on line 8 */ +#define EXTI_C2EMR1_EM9_Pos (9U) +#define EXTI_C2EMR1_EM9_Msk (0x1UL << EXTI_C2EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_C2EMR1_EM9 EXTI_C2EMR1_EM9_Msk /*!< CPU2 Event Mask on line 9 */ +#define EXTI_C2EMR1_EM10_Pos (10U) +#define EXTI_C2EMR1_EM10_Msk (0x1UL << EXTI_C2EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_C2EMR1_EM10 EXTI_C2EMR1_EM10_Msk /*!< CPU2 Event Mask on line 10 */ +#define EXTI_C2EMR1_EM11_Pos (11U) +#define EXTI_C2EMR1_EM11_Msk (0x1UL << EXTI_C2EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_C2EMR1_EM11 EXTI_C2EMR1_EM11_Msk /*!< CPU2 Event Mask on line 11 */ +#define EXTI_C2EMR1_EM12_Pos (12U) +#define EXTI_C2EMR1_EM12_Msk (0x1UL << EXTI_C2EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_C2EMR1_EM12 EXTI_C2EMR1_EM12_Msk /*!< CPU2 Event Mask on line 12 */ +#define EXTI_C2EMR1_EM13_Pos (13U) +#define EXTI_C2EMR1_EM13_Msk (0x1UL << EXTI_C2EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_C2EMR1_EM13 EXTI_C2EMR1_EM13_Msk /*!< CPU2 Event Mask on line 13 */ +#define EXTI_C2EMR1_EM14_Pos (14U) +#define EXTI_C2EMR1_EM14_Msk (0x1UL << EXTI_C2EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_C2EMR1_EM14 EXTI_C2EMR1_EM14_Msk /*!< CPU2 Event Mask on line 14 */ +#define EXTI_C2EMR1_EM15_Pos (15U) +#define EXTI_C2EMR1_EM15_Msk (0x1UL << EXTI_C2EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_C2EMR1_EM15 EXTI_C2EMR1_EM15_Msk /*!< CPU2 Event Mask on line 15 */ +#define EXTI_C2EMR1_EM17_Pos (17U) +#define EXTI_C2EMR1_EM17_Msk (0x1UL << EXTI_C2EMR1_EM17_Pos) /*!< 0x00020000 */ +#define EXTI_C2EMR1_EM17 EXTI_C2EMR1_EM17_Msk /*!< CPU2 Event Mask on line 17 */ +#define EXTI_C2EMR1_EM18_Pos (18U) +#define EXTI_C2EMR1_EM18_Msk (0x1UL << EXTI_C2EMR1_EM18_Pos) /*!< 0x00040000 */ +#define EXTI_C2EMR1_EM18 EXTI_C2EMR1_EM18_Msk /*!< CPU2 Event Mask on line 18 */ +#define EXTI_C2EMR1_EM19_Pos (19U) +#define EXTI_C2EMR1_EM19_Msk (0x1UL << EXTI_C2EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_C2EMR1_EM19 EXTI_C2EMR1_EM19_Msk /*!< CPU2 Event Mask on line 19 */ + +/******************** Bits definition for EXTI_C2IMR2 register **************/ +#define EXTI_C2IMR2_Pos (0U) +#define EXTI_C2IMR2_Msk (0x0001FFFFUL << EXTI_C2IMR2_Pos) /*!< 0x0001FFFF */ +#define EXTI_C2IMR2_IM EXTI_C2IMR2_Msk /*!< CPU2 Interrupt Mask */ +#define EXTI_C2IMR2_IM33_Pos (1U) +#define EXTI_C2IMR2_IM33_Msk (0x1UL << EXTI_C2IMR2_IM33_Pos) /*!< 0x00000002 */ +#define EXTI_C2IMR2_IM33 EXTI_C2IMR2_IM33_Msk /*!< CPU2 Interrupt Mask on line 33 */ +#define EXTI_C2IMR2_IM36_Pos (4U) +#define EXTI_C2IMR2_IM36_Msk (0x1UL << EXTI_C2IMR2_IM36_Pos) /*!< 0x00000010 */ +#define EXTI_C2IMR2_IM36 EXTI_C2IMR2_IM36_Msk /*!< CPU2 Interrupt Mask on line 36 */ +#define EXTI_C2IMR2_IM37_Pos (5U) +#define EXTI_C2IMR2_IM37_Msk (0x1UL << EXTI_C2IMR2_IM37_Pos) /*!< 0x00000020 */ +#define EXTI_C2IMR2_IM37 EXTI_C2IMR2_IM37_Msk /*!< CPU2 Interrupt Mask on line 37 */ +#define EXTI_C2IMR2_IM38_Pos (6U) +#define EXTI_C2IMR2_IM38_Msk (0x1UL << EXTI_C2IMR2_IM38_Pos) /*!< 0x00000040 */ +#define EXTI_C2IMR2_IM38 EXTI_C2IMR2_IM38_Msk /*!< CPU2 Interrupt Mask on line 38 */ +#define EXTI_C2IMR2_IM39_Pos (7U) +#define EXTI_C2IMR2_IM39_Msk (0x1UL << EXTI_C2IMR2_IM39_Pos) /*!< 0x00000080 */ +#define EXTI_C2IMR2_IM39 EXTI_C2IMR2_IM39_Msk /*!< CPU2 Interrupt Mask on line 39 */ +#define EXTI_C2IMR2_IM40_Pos (8U) +#define EXTI_C2IMR2_IM40_Msk (0x1UL << EXTI_C2IMR2_IM40_Pos) /*!< 0x00000100 */ +#define EXTI_C2IMR2_IM40 EXTI_C2IMR2_IM40_Msk /*!< CPU2 Interrupt Mask on line 40 */ +#define EXTI_C2IMR2_IM41_Pos (9U) +#define EXTI_C2IMR2_IM41_Msk (0x1UL << EXTI_C2IMR2_IM41_Pos) /*!< 0x00000200 */ +#define EXTI_C2IMR2_IM41 EXTI_C2IMR2_IM41_Msk /*!< CPU2 Interrupt Mask on line 41 */ +#define EXTI_C2IMR2_IM42_Pos (10U) +#define EXTI_C2IMR2_IM42_Msk (0x1UL << EXTI_C2IMR2_IM42_Pos) /*!< 0x00000400 */ +#define EXTI_C2IMR2_IM42 EXTI_C2IMR2_IM42_Msk /*!< CPU2 Interrupt Mask on line 42 */ +#define EXTI_C2IMR2_IM44_Pos (12U) +#define EXTI_C2IMR2_IM44_Msk (0x1UL << EXTI_C2IMR2_IM44_Pos) /*!< 0x00001000 */ +#define EXTI_C2IMR2_IM44 EXTI_C2IMR2_IM44_Msk /*!< CPU2 Interrupt Mask on line 44 */ +#define EXTI_C2IMR2_IM45_Pos (13U) +#define EXTI_C2IMR2_IM45_Msk (0x1UL << EXTI_C2IMR2_IM45_Pos) /*!< 0x00002000 */ +#define EXTI_C2IMR2_IM45 EXTI_C2IMR2_IM45_Msk /*!< CPU2 Interrupt Mask on line 45 */ +#define EXTI_C2IMR2_IM46_Pos (14U) +#define EXTI_C2IMR2_IM46_Msk (0x1UL << EXTI_C2IMR2_IM46_Pos) /*!< 0x00004000 */ +#define EXTI_C2IMR2_IM46 EXTI_C2IMR2_IM46_Msk /*!< CPU2 Interrupt Mask on line 46 */ +#define EXTI_C2IMR2_IM48_Pos (16U) +#define EXTI_C2IMR2_IM48_Msk (0x1UL << EXTI_C2IMR2_IM48_Pos) /*!< 0x00010000 */ +#define EXTI_C2IMR2_IM48 EXTI_C2IMR2_IM48_Msk /*!< CPU2 Interrupt Mask on line 48 */ + +/******************** Bits definition for EXTI_C2EMR2 register **************/ +#define EXTI_C2EMR2_Pos (8U) +#define EXTI_C2EMR2_Msk (0x00000300UL << EXTI_C2EMR2_Pos) /*!< 0x000003000 */ +#define EXTI_C2EMR2_EM EXTI_C2EMR2_Msk /*!< CPU2 Interrupt Mask */ +#define EXTI_C2EMR2_EM40_Pos (8U) +#define EXTI_C2EMR2_EM40_Msk (0x1UL << EXTI_C2EMR2_EM40_Pos) /*!< 0x00000100 */ +#define EXTI_C2EMR2_EM40 EXTI_C2EMR2_EM40_Msk /*!< CPU2 Event Mask on line 40 */ +#define EXTI_C2EMR2_EM41_Pos (9U) +#define EXTI_C2EMR2_EM41_Msk (0x1UL << EXTI_C2EMR2_EM41_Pos) /*!< 0x00000200 */ +#define EXTI_C2EMR2_EM41 EXTI_C2EMR2_EM41_Msk /*!< CPU2 Event Mask on line 41 */ + +/******************************************************************************/ +/* */ +/* Public Key Accelerator (PKA) */ +/* */ +/******************************************************************************/ + +/******************* Bits definition for PKA_CR register **************/ +#define PKA_CR_EN_Pos (0U) +#define PKA_CR_EN_Msk (0x1UL << PKA_CR_EN_Pos) /*!< 0x00000001 */ +#define PKA_CR_EN PKA_CR_EN_Msk /*!< PKA enable */ +#define PKA_CR_START_Pos (1U) +#define PKA_CR_START_Msk (0x1UL << PKA_CR_START_Pos) /*!< 0x00000002 */ +#define PKA_CR_START PKA_CR_START_Msk /*!< Start operation */ +#define PKA_CR_MODE_Pos (8U) +#define PKA_CR_MODE_Msk (0x3FUL << PKA_CR_MODE_Pos) /*!< 0x00003F00 */ +#define PKA_CR_MODE PKA_CR_MODE_Msk /*!< MODE[5:0] PKA operation code */ +#define PKA_CR_MODE_0 (0x01U << PKA_CR_MODE_Pos) /*!< 0x00000100 */ +#define PKA_CR_MODE_1 (0x02U << PKA_CR_MODE_Pos) /*!< 0x00000200 */ +#define PKA_CR_MODE_2 (0x04U << PKA_CR_MODE_Pos) /*!< 0x00000400 */ +#define PKA_CR_MODE_3 (0x08U << PKA_CR_MODE_Pos) /*!< 0x00000800 */ +#define PKA_CR_MODE_4 (0x10U << PKA_CR_MODE_Pos) /*!< 0x00001000 */ +#define PKA_CR_MODE_5 (0x20U << PKA_CR_MODE_Pos) /*!< 0x00002000 */ +#define PKA_CR_PROCENDIE_Pos (17U) +#define PKA_CR_PROCENDIE_Msk (0x1UL << PKA_CR_PROCENDIE_Pos) /*!< 0x00020000 */ +#define PKA_CR_PROCENDIE PKA_CR_PROCENDIE_Msk /*!< End of operation interrupt enable */ +#define PKA_CR_RAMERRIE_Pos (19U) +#define PKA_CR_RAMERRIE_Msk (0x1UL << PKA_CR_RAMERRIE_Pos) /*!< 0x00080000 */ +#define PKA_CR_RAMERRIE PKA_CR_RAMERRIE_Msk /*!< RAM error interrupt enable */ +#define PKA_CR_ADDRERRIE_Pos (20U) +#define PKA_CR_ADDRERRIE_Msk (0x1UL << PKA_CR_ADDRERRIE_Pos) /*!< 0x00100000 */ +#define PKA_CR_ADDRERRIE PKA_CR_ADDRERRIE_Msk /*!< RAM error interrupt enable */ + +/******************* Bits definition for PKA_SR register **************/ +#define PKA_SR_BUSY_Pos (16U) +#define PKA_SR_BUSY_Msk (0x1UL << PKA_SR_BUSY_Pos) /*!< 0x00010000 */ +#define PKA_SR_BUSY PKA_SR_BUSY_Msk /*!< PKA operation is in progress */ +#define PKA_SR_PROCENDF_Pos (17U) +#define PKA_SR_PROCENDF_Msk (0x1UL << PKA_SR_PROCENDF_Pos) /*!< 0x00020000 */ +#define PKA_SR_PROCENDF PKA_SR_PROCENDF_Msk /*!< PKA end of operation flag */ +#define PKA_SR_RAMERRF_Pos (19U) +#define PKA_SR_RAMERRF_Msk (0x1UL << PKA_SR_RAMERRF_Pos) /*!< 0x00080000 */ +#define PKA_SR_RAMERRF PKA_SR_RAMERRF_Msk /*!< PKA RAM error flag */ +#define PKA_SR_ADDRERRF_Pos (20U) +#define PKA_SR_ADDRERRF_Msk (0x1UL << PKA_SR_ADDRERRF_Pos) /*!< 0x00100000 */ +#define PKA_SR_ADDRERRF PKA_SR_ADDRERRF_Msk /*!< Address error flag */ + +/******************* Bits definition for PKA_CLRFR register **************/ +#define PKA_CLRFR_PROCENDFC_Pos (17U) +#define PKA_CLRFR_PROCENDFC_Msk (0x1UL << PKA_CLRFR_PROCENDFC_Pos) /*!< 0x00020000 */ +#define PKA_CLRFR_PROCENDFC PKA_CLRFR_PROCENDFC_Msk /*!< Clear PKA end of operation flag */ +#define PKA_CLRFR_RAMERRFC_Pos (19U) +#define PKA_CLRFR_RAMERRFC_Msk (0x1UL << PKA_CLRFR_RAMERRFC_Pos) /*!< 0x00080000 */ +#define PKA_CLRFR_RAMERRFC PKA_CLRFR_RAMERRFC_Msk /*!< Clear PKA RAM error flag */ +#define PKA_CLRFR_ADDRERRFC_Pos (20U) +#define PKA_CLRFR_ADDRERRFC_Msk (0x1UL << PKA_CLRFR_ADDRERRFC_Pos) /*!< 0x00100000 */ +#define PKA_CLRFR_ADDRERRFC PKA_CLRFR_ADDRERRFC_Msk /*!< Clear address error flag */ + +/******************* Bits definition for PKA RAM *************************/ +#define PKA_RAM_OFFSET 0x400U /*!< PKA RAM address offset */ + +/* Compute Montgomery parameter input data */ +#define PKA_MONTGOMERY_PARAM_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_MONTGOMERY_PARAM_IN_MODULUS ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Compute Montgomery parameter output data */ +#define PKA_MONTGOMERY_PARAM_OUT_PARAMETER ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Output Montgomery parameter */ + +/* Compute modular exponentiation input data */ +#define PKA_MODULAR_EXP_IN_EXP_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input exponent number of bits */ +#define PKA_MODULAR_EXP_IN_OP_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_EXP_IN_MONTGOMERY_PARAM ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Input storage area for Montgomery parameter */ +#define PKA_MODULAR_EXP_IN_EXPONENT_BASE ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input base of the exponentiation */ +#define PKA_MODULAR_EXP_IN_EXPONENT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Input exponent to process */ +#define PKA_MODULAR_EXP_IN_MODULUS ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Compute modular exponentiation output data */ +#define PKA_MODULAR_EXP_OUT_MONTGOMERY_PARAM ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Output storage area for Montgomery parameter */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC1 ((0x724U - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 1 */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC2 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 2 */ +#define PKA_MODULAR_EXP_OUT_EXPONENT_BASE ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Output base of the exponentiation */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC3 ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 3 */ + +/* Compute ECC scalar multiplication input data */ +#define PKA_ECC_SCALAR_MUL_IN_EXP_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input exponent number of bits */ +#define PKA_ECC_SCALAR_MUL_IN_OP_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ECC_SCALAR_MUL_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECC_SCALAR_MUL_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECC_SCALAR_MUL_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECC_SCALAR_MUL_IN_MONTGOMERY_PARAM ((0x4B4U - PKA_RAM_OFFSET)>>2) /*!< Input storage area for Montgomery parameter */ +#define PKA_ECC_SCALAR_MUL_IN_K ((0x508U - PKA_RAM_OFFSET)>>2) /*!< Input 'k' of KP */ +#define PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ + +/* Compute ECC scalar multiplication output data */ +#define PKA_ECC_SCALAR_MUL_OUT_RESULT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Output result X coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_RESULT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Output result Y coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_X1 ((0xDE8U - PKA_RAM_OFFSET)>>2) /*!< Output last double X1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_Y1 ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Output last double Y1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_Z1 ((0xE90U - PKA_RAM_OFFSET)>>2) /*!< Output last double Z1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_X2 ((0xEE4U - PKA_RAM_OFFSET)>>2) /*!< Output check point X2 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_Y2 ((0xF38U - PKA_RAM_OFFSET)>>2) /*!< Output check point Y2 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_Z2 ((0xF8CU - PKA_RAM_OFFSET)>>2) /*!< Output check point Z2 coordinate */ + +/* Point check input data */ +#define PKA_POINT_CHECK_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_POINT_CHECK_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_POINT_CHECK_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_POINT_CHECK_IN_B_COEFF ((0x7FCU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'b' coefficient */ +#define PKA_POINT_CHECK_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_POINT_CHECK_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_POINT_CHECK_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ + +/* Point check output data */ +#define PKA_POINT_CHECK_OUT_ERROR ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Output error */ + +/* ECDSA signature input data */ +#define PKA_ECDSA_SIGN_IN_ORDER_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input order number of bits */ +#define PKA_ECDSA_SIGN_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_ECDSA_SIGN_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECDSA_SIGN_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECDSA_SIGN_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECDSA_SIGN_IN_K ((0x508U - PKA_RAM_OFFSET)>>2) /*!< Input k value of the ECDSA */ +#define PKA_ECDSA_SIGN_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECDSA_SIGN_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ +#define PKA_ECDSA_SIGN_IN_HASH_E ((0xDE8U - PKA_RAM_OFFSET)>>2) /*!< Input e, hash of the message */ +#define PKA_ECDSA_SIGN_IN_PRIVATE_KEY_D ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Input d, private key */ +#define PKA_ECDSA_SIGN_IN_ORDER_N ((0xE94U - PKA_RAM_OFFSET)>>2) /*!< Input n, order of the curve */ + +/* ECDSA signature output data */ +#define PKA_ECDSA_SIGN_OUT_ERROR ((0xEE8U - PKA_RAM_OFFSET)>>2) /*!< Output error */ +#define PKA_ECDSA_SIGN_OUT_SIGNATURE_R ((0x700U - PKA_RAM_OFFSET)>>2) /*!< Output signature r */ +#define PKA_ECDSA_SIGN_OUT_SIGNATURE_S ((0x754U - PKA_RAM_OFFSET)>>2) /*!< Output signature s */ +#define PKA_ECDSA_SIGN_OUT_FINAL_POINT_X ((0x103CU - PKA_RAM_OFFSET)>>2) /*!< Output final point kP X coordinate */ +#define PKA_ECDSA_SIGN_OUT_FINAL_POINT_Y ((0x1090U - PKA_RAM_OFFSET)>>2) /*!< Output final point kP Y coordinate */ + +/* ECDSA verification input data */ +#define PKA_ECDSA_VERIF_IN_ORDER_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input order number of bits */ +#define PKA_ECDSA_VERIF_IN_MOD_NB_BITS ((0x4B4U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_ECDSA_VERIF_IN_A_COEFF_SIGN ((0x45CU - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECDSA_VERIF_IN_A_COEFF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECDSA_VERIF_IN_MOD_GF ((0x4B8U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECDSA_VERIF_IN_INITIAL_POINT_X ((0x5E8U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECDSA_VERIF_IN_INITIAL_POINT_Y ((0x63CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ +#define PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_X ((0xF40U - PKA_RAM_OFFSET)>>2) /*!< Input public key point X coordinate */ +#define PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_Y ((0xF94U - PKA_RAM_OFFSET)>>2) /*!< Input public key point Y coordinate */ +#define PKA_ECDSA_VERIF_IN_SIGNATURE_R ((0x1098U - PKA_RAM_OFFSET)>>2) /*!< Input r, part of the signature */ +#define PKA_ECDSA_VERIF_IN_SIGNATURE_S ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input s, part of the signature */ +#define PKA_ECDSA_VERIF_IN_HASH_E ((0xFE8U - PKA_RAM_OFFSET)>>2) /*!< Input e, hash of the message */ +#define PKA_ECDSA_VERIF_IN_ORDER_N ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input n, order of the curve */ + +/* ECDSA verification output data */ +#define PKA_ECDSA_VERIF_OUT_RESULT ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* RSA CRT exponentiation input data */ +#define PKA_RSA_CRT_EXP_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operands number of bits */ +#define PKA_RSA_CRT_EXP_IN_DP_CRT ((0x65CU - PKA_RAM_OFFSET)>>2) /*!< Input Dp CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_DQ_CRT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Input Dq CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_QINV_CRT ((0x7ECU - PKA_RAM_OFFSET)>>2) /*!< Input qInv CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_PRIME_P ((0x97CU - PKA_RAM_OFFSET)>>2) /*!< Input Prime p */ +#define PKA_RSA_CRT_EXP_IN_PRIME_Q ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input Prime q */ +#define PKA_RSA_CRT_EXP_IN_EXPONENT_BASE ((0xEECU - PKA_RAM_OFFSET)>>2) /*!< Input base of the exponentiation */ + +/* RSA CRT exponentiation output data */ +#define PKA_RSA_CRT_EXP_OUT_RESULT ((0x724U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular reduction input data */ +#define PKA_MODULAR_REDUC_IN_OP_LENGTH ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input operand length */ +#define PKA_MODULAR_REDUC_IN_OPERAND ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand */ +#define PKA_MODULAR_REDUC_IN_MOD_LENGTH ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus length */ +#define PKA_MODULAR_REDUC_IN_MODULUS ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Modular reduction output data */ +#define PKA_MODULAR_REDUC_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic addition input data */ +#define PKA_ARITHMETIC_ADD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_ADD_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_ADD_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic addition output data */ +#define PKA_ARITHMETIC_ADD_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic substraction input data */ +#define PKA_ARITHMETIC_SUB_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_SUB_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_SUB_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic substraction output data */ +#define PKA_ARITHMETIC_SUB_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic multiplication input data */ +#define PKA_ARITHMETIC_MUL_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_MUL_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_MUL_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic multiplication output data */ +#define PKA_ARITHMETIC_MUL_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Comparison input data */ +#define PKA_COMPARISON_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_COMPARISON_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_COMPARISON_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Comparison output data */ +#define PKA_COMPARISON_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular addition input data */ +#define PKA_MODULAR_ADD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_ADD_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_ADD_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MODULAR_ADD_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op3 (modulus) */ + +/* Modular addition output data */ +#define PKA_MODULAR_ADD_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular inversion input data */ +#define PKA_MODULAR_INV_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_INV_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_INV_IN_OP2_MOD ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 (modulus) */ + +/* Modular inversion output data */ +#define PKA_MODULAR_INV_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular substraction input data */ +#define PKA_MODULAR_SUB_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_SUB_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_SUB_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MODULAR_SUB_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op3 */ + +/* Modular substraction output data */ +#define PKA_MODULAR_SUB_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Montgomery multiplication input data */ +#define PKA_MONTGOMERY_MUL_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MONTGOMERY_MUL_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MONTGOMERY_MUL_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MONTGOMERY_MUL_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Montgomery multiplication output data */ +#define PKA_MONTGOMERY_MUL_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Generic Arithmetic input data */ +#define PKA_ARITHMETIC_ALL_OPS_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP3 ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Generic Arithmetic output data */ +#define PKA_ARITHMETIC_ALL_OPS_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/******************************************************************************/ +/* */ +/* FLASH */ +/* */ +/******************************************************************************/ +/******************* Bits definition for FLASH_ACR register *****************/ +#define FLASH_ACR_LATENCY_Pos (0U) +#define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */ +#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk /*!< Latency */ +#define FLASH_ACR_LATENCY_0 (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */ +#define FLASH_ACR_LATENCY_1 (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */ +#define FLASH_ACR_LATENCY_2 (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */ +#define FLASH_ACR_PRFTEN_Pos (8U) +#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk /*!< Prefetch enable */ +#define FLASH_ACR_ICEN_Pos (9U) +#define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk /*!< Instruction cache enable */ +#define FLASH_ACR_DCEN_Pos (10U) +#define FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos) /*!< 0x00000400 */ +#define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk /*!< Data cache enable */ +#define FLASH_ACR_ICRST_Pos (11U) +#define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk /*!< Instruction cache reset */ +#define FLASH_ACR_DCRST_Pos (12U) +#define FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos) /*!< 0x00001000 */ +#define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk /*!< Data cache reset */ +#define FLASH_ACR_PES_Pos (15U) +#define FLASH_ACR_PES_Msk (0x1UL << FLASH_ACR_PES_Pos) /*!< 0x00008000 */ +#define FLASH_ACR_PES FLASH_ACR_PES_Msk /*!< Program/erase suspend request */ +#define FLASH_ACR_EMPTY_Pos (16U) +#define FLASH_ACR_EMPTY_Msk (0x1UL << FLASH_ACR_EMPTY_Pos) /*!< 0x00010000 */ +#define FLASH_ACR_EMPTY FLASH_ACR_EMPTY_Msk /*!< Flash use area empty */ + +#define FLASH_ACR_LATENCY_0WS (0x0UL << FLASH_ACR_LATENCY_Pos) /*!< FLASH Zero wait state */ +#define FLASH_ACR_LATENCY_1WS (FLASH_ACR_LATENCY_0 << FLASH_ACR_LATENCY_Pos) /*!< FLASH One wait state */ +#define FLASH_ACR_LATENCY_2WS (FLASH_ACR_LATENCY_1 << FLASH_ACR_LATENCY_Pos) /*!< FLASH Two wait states */ +#define FLASH_ACR_LATENCY_3WS ((FLASH_ACR_LATENCY_1 | FLASH_ACR_LATENCY_0) << FLASH_ACR_LATENCY_Pos) /*!< FLASH Three wait states */ + +/******************* Bits definition for FLASH_SR register ******************/ +#define FLASH_SR_EOP_Pos (0U) +#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_SR_EOP FLASH_SR_EOP_Msk /*!< End of Operation */ +#define FLASH_SR_OPERR_Pos (1U) +#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk /*!< Operation error */ +#define FLASH_SR_PROGERR_Pos (3U) +#define FLASH_SR_PROGERR_Msk (0x1UL << FLASH_SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_SR_PROGERR FLASH_SR_PROGERR_Msk /*!< Programming error */ +#define FLASH_SR_WRPERR_Pos (4U) +#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk /*!< Write protection error */ +#define FLASH_SR_PGAERR_Pos (5U) +#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk /*!< Programming alignment error */ +#define FLASH_SR_SIZERR_Pos (6U) +#define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk /*!< Size error */ +#define FLASH_SR_PGSERR_Pos (7U) +#define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk /*!< Programming sequence error */ +#define FLASH_SR_MISERR_Pos (8U) +#define FLASH_SR_MISERR_Msk (0x1UL << FLASH_SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_SR_MISERR FLASH_SR_MISERR_Msk /*!< Fast programming data miss error */ +#define FLASH_SR_FASTERR_Pos (9U) +#define FLASH_SR_FASTERR_Msk (0x1UL << FLASH_SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_SR_FASTERR FLASH_SR_FASTERR_Msk /*!< Fast programming error */ +#define FLASH_SR_OPTNV_Pos (13U) +#define FLASH_SR_OPTNV_Msk (0x1UL << FLASH_SR_OPTNV_Pos) /*!< 0x00002000 */ +#define FLASH_SR_OPTNV FLASH_SR_OPTNV_Msk /*!< User option OPTVAL indication */ +#define FLASH_SR_RDERR_Pos (14U) +#define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00004000 */ +#define FLASH_SR_RDERR FLASH_SR_RDERR_Msk /*!< PCROP read error */ +#define FLASH_SR_OPTVERR_Pos (15U) +#define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00008000 */ +#define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk /*!< Option validity error */ +#define FLASH_SR_BSY_Pos (16U) +#define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00010000 */ +#define FLASH_SR_BSY FLASH_SR_BSY_Msk /*!< Flash Busy */ +#define FLASH_SR_CFGBSY_Pos (18U) +#define FLASH_SR_CFGBSY_Msk (0x1UL << FLASH_SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_SR_CFGBSY FLASH_SR_CFGBSY_Msk /*!< Programming or erase configuration busy */ +#define FLASH_SR_PESD_Pos (19U) +#define FLASH_SR_PESD_Msk (0x1UL << FLASH_SR_PESD_Pos) /*!< 0x00080000 */ +#define FLASH_SR_PESD FLASH_SR_PESD_Msk /*!< Programming/erase operation suspended */ + +/******************* Bits definition for FLASH_CR register ******************/ +#define FLASH_CR_PG_Pos (0U) +#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_CR_PG FLASH_CR_PG_Msk /*!< Flash programming */ +#define FLASH_CR_PER_Pos (1U) +#define FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_CR_PER FLASH_CR_PER_Msk /*!< Page erase */ +#define FLASH_CR_MER_Pos (2U) +#define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos) /*!< 0x00000004 */ +#define FLASH_CR_MER FLASH_CR_MER_Msk /*!< Mass erase */ +#define FLASH_CR_PNB_Pos (3U) +#define FLASH_CR_PNB_Msk (0xFFUL << FLASH_CR_PNB_Pos) /*!< 0x000007F8 */ +#define FLASH_CR_PNB FLASH_CR_PNB_Msk /*!< Page number selection mask */ +#define FLASH_CR_STRT_Pos (16U) +#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_CR_STRT FLASH_CR_STRT_Msk /*!< Start an erase operation */ +#define FLASH_CR_OPTSTRT_Pos (17U) +#define FLASH_CR_OPTSTRT_Msk (0x1UL << FLASH_CR_OPTSTRT_Pos) /*!< 0x00020000 */ +#define FLASH_CR_OPTSTRT FLASH_CR_OPTSTRT_Msk /*!< Options modification start */ +#define FLASH_CR_FSTPG_Pos (18U) +#define FLASH_CR_FSTPG_Msk (0x1UL << FLASH_CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_CR_FSTPG FLASH_CR_FSTPG_Msk /*!< Fast programming */ +#define FLASH_CR_EOPIE_Pos (24U) +#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk /*!< End of operation interrupt enable */ +#define FLASH_CR_ERRIE_Pos (25U) +#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk /*!< Error interrupt enable */ +#define FLASH_CR_RDERRIE_Pos (26U) +#define FLASH_CR_RDERRIE_Msk (0x1UL << FLASH_CR_RDERRIE_Pos) /*!< 0x04000000 */ +#define FLASH_CR_RDERRIE FLASH_CR_RDERRIE_Msk /*!< PCROP read error interrupt enable */ +#define FLASH_CR_OBL_LAUNCH_Pos (27U) +#define FLASH_CR_OBL_LAUNCH_Msk (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */ +#define FLASH_CR_OBL_LAUNCH FLASH_CR_OBL_LAUNCH_Msk /*!< Force the option byte loading */ +#define FLASH_CR_OPTLOCK_Pos (30U) +#define FLASH_CR_OPTLOCK_Msk (0x1UL << FLASH_CR_OPTLOCK_Pos) /*!< 0x40000000 */ +#define FLASH_CR_OPTLOCK FLASH_CR_OPTLOCK_Msk /*!< Options lock */ +#define FLASH_CR_LOCK_Pos (31U) +#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */ +#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk /*!< Flash control register lock */ + +/******************* Bits definition for FLASH_ECCR register ****************/ +#define FLASH_ECCR_ADDR_ECC_Pos (0U) +#define FLASH_ECCR_ADDR_ECC_Msk (0x1FFFFUL << FLASH_ECCR_ADDR_ECC_Pos) /*!< 0x0001FFFF */ +#define FLASH_ECCR_ADDR_ECC FLASH_ECCR_ADDR_ECC_Msk /*!< double-word address ECC fail */ +#define FLASH_ECCR_SYSF_ECC_Pos (20U) +#define FLASH_ECCR_SYSF_ECC_Msk (0x1UL << FLASH_ECCR_SYSF_ECC_Pos) /*!< 0x00100000 */ +#define FLASH_ECCR_SYSF_ECC FLASH_ECCR_SYSF_ECC_Msk /*!< System flash ECC fail */ +#define FLASH_ECCR_ECCCIE_Pos (24U) +#define FLASH_ECCR_ECCCIE_Msk (0x1UL << FLASH_ECCR_ECCCIE_Pos) /*!< 0x01000000 */ +#define FLASH_ECCR_ECCCIE FLASH_ECCR_ECCCIE_Msk /*!< ECC correction interrupt enable */ +#define FLASH_ECCR_CPUID_Pos (26U) +#define FLASH_ECCR_CPUID_Msk (0x7UL << FLASH_ECCR_CPUID_Pos) /*!< 0x1C000000 */ +#define FLASH_ECCR_CPUID FLASH_ECCR_CPUID_Msk /*!< CPU identification */ +#define FLASH_ECCR_ECCC_Pos (30U) +#define FLASH_ECCR_ECCC_Msk (0x1UL << FLASH_ECCR_ECCC_Pos) /*!< 0x40000000 */ +#define FLASH_ECCR_ECCC FLASH_ECCR_ECCC_Msk /*!< ECC correction */ +#define FLASH_ECCR_ECCD_Pos (31U) +#define FLASH_ECCR_ECCD_Msk (0x1UL << FLASH_ECCR_ECCD_Pos) /*!< 0x80000000 */ +#define FLASH_ECCR_ECCD FLASH_ECCR_ECCD_Msk /*!< ECC detection */ + +/******************* Bits definition for FLASH_OPTR register ****************/ +#define FLASH_OPTR_RDP_Pos (0U) +#define FLASH_OPTR_RDP_Msk (0xFFUL << FLASH_OPTR_RDP_Pos) /*!< 0x000000FF */ +#define FLASH_OPTR_RDP FLASH_OPTR_RDP_Msk /*!< Read protection level */ +#define FLASH_OPTR_ESE_Pos (8U) +#define FLASH_OPTR_ESE_Msk (0x1UL << FLASH_OPTR_ESE_Pos) /*!< 0x00000100 */ +#define FLASH_OPTR_ESE FLASH_OPTR_ESE_Msk /*!< Security enable */ +#define FLASH_OPTR_BOR_LEV_Pos (9U) +#define FLASH_OPTR_BOR_LEV_Msk (0x7UL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000E00 */ +#define FLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk /*!< BOR reset level mask */ +#define FLASH_OPTR_BOR_LEV_0 (0x1U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000200 */ +#define FLASH_OPTR_BOR_LEV_1 (0x2U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000400 */ +#define FLASH_OPTR_BOR_LEV_2 (0x4U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000800 */ +#define FLASH_OPTR_nRST_STOP_Pos (12U) +#define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00001000 */ +#define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk /*!< Reset option in Stop mode */ +#define FLASH_OPTR_nRST_STDBY_Pos (13U) +#define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00002000 */ +#define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk /*!< Reset option in Standby mode */ +#define FLASH_OPTR_nRST_SHDW_Pos (14U) +#define FLASH_OPTR_nRST_SHDW_Msk (0x1UL << FLASH_OPTR_nRST_SHDW_Pos) /*!< 0x00004000 */ +#define FLASH_OPTR_nRST_SHDW FLASH_OPTR_nRST_SHDW_Msk /*!< Reset option in Shutdown mode */ +#define FLASH_OPTR_IWDG_SW_Pos (16U) +#define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00010000 */ +#define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk /*!< Independent watchdog selection */ +#define FLASH_OPTR_IWDG_STOP_Pos (17U) +#define FLASH_OPTR_IWDG_STOP_Msk (0x1UL << FLASH_OPTR_IWDG_STOP_Pos) /*!< 0x00020000 */ +#define FLASH_OPTR_IWDG_STOP FLASH_OPTR_IWDG_STOP_Msk /*!< Independent watchdog counter option in Stop mode */ +#define FLASH_OPTR_IWDG_STDBY_Pos (18U) +#define FLASH_OPTR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos) /*!< 0x00040000 */ +#define FLASH_OPTR_IWDG_STDBY FLASH_OPTR_IWDG_STDBY_Msk /*!< Independent watchdog counter option in Standby mode */ +#define FLASH_OPTR_WWDG_SW_Pos (19U) +#define FLASH_OPTR_WWDG_SW_Msk (0x1UL << FLASH_OPTR_WWDG_SW_Pos) /*!< 0x00080000 */ +#define FLASH_OPTR_WWDG_SW FLASH_OPTR_WWDG_SW_Msk /*!< Window watchdog selection */ +#define FLASH_OPTR_nBOOT1_Pos (23U) +#define FLASH_OPTR_nBOOT1_Msk (0x1UL << FLASH_OPTR_nBOOT1_Pos) /*!< 0x00800000 */ +#define FLASH_OPTR_nBOOT1 FLASH_OPTR_nBOOT1_Msk /*!< Boot Configuration */ +#define FLASH_OPTR_SRAM2PE_Pos (24U) +#define FLASH_OPTR_SRAM2PE_Msk (0x1UL << FLASH_OPTR_SRAM2PE_Pos) /*!< 0x01000000 */ +#define FLASH_OPTR_SRAM2PE FLASH_OPTR_SRAM2PE_Msk /*!< SRAM2 parity check enable */ +#define FLASH_OPTR_SRAM2RST_Pos (25U) +#define FLASH_OPTR_SRAM2RST_Msk (0x1UL << FLASH_OPTR_SRAM2RST_Pos) /*!< 0x02000000 */ +#define FLASH_OPTR_SRAM2RST FLASH_OPTR_SRAM2RST_Msk /*!< SRAM2 erase option when system reset */ +#define FLASH_OPTR_nSWBOOT0_Pos (26U) +#define FLASH_OPTR_nSWBOOT0_Msk (0x1UL << FLASH_OPTR_nSWBOOT0_Pos) /*!< 0x04000000 */ +#define FLASH_OPTR_nSWBOOT0 FLASH_OPTR_nSWBOOT0_Msk /*!< Software BOOT0 */ +#define FLASH_OPTR_nBOOT0_Pos (27U) +#define FLASH_OPTR_nBOOT0_Msk (0x1UL << FLASH_OPTR_nBOOT0_Pos) /*!< 0x08000000 */ +#define FLASH_OPTR_nBOOT0 FLASH_OPTR_nBOOT0_Msk /*!< BOOT0 option bit */ +#define FLASH_OPTR_AGC_TRIM_Pos (29U) +#define FLASH_OPTR_AGC_TRIM_Msk (0x7UL << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0xE0000000 */ +#define FLASH_OPTR_AGC_TRIM FLASH_OPTR_AGC_TRIM_Msk /*!< Automatic Gain Control trimming mask */ +#define FLASH_OPTR_AGC_TRIM_0 (0x1U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x20000000 */ +#define FLASH_OPTR_AGC_TRIM_1 (0x2U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x40000000 */ +#define FLASH_OPTR_AGC_TRIM_2 (0x4U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for FLASH_PCROP1ASR register ************/ +#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos (0U) +#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk (0x1FFUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1ASR_PCROP1A_STRT FLASH_PCROP1ASR_PCROP1A_STRT_Msk /*!< PCROP area A start offset */ + +/****************** Bits definition for FLASH_PCROP1AER register ************/ +#define FLASH_PCROP1AER_PCROP1A_END_Pos (0U) +#define FLASH_PCROP1AER_PCROP1A_END_Msk (0x1FFUL << FLASH_PCROP1AER_PCROP1A_END_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1AER_PCROP1A_END FLASH_PCROP1AER_PCROP1A_END_Msk /*!< PCROP area A end offset */ +#define FLASH_PCROP1AER_PCROP_RDP_Pos (31U) +#define FLASH_PCROP1AER_PCROP_RDP_Msk (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos) /*!< 0x80000000 */ +#define FLASH_PCROP1AER_PCROP_RDP FLASH_PCROP1AER_PCROP_RDP_Msk /*!< PCROP area preserved when RDP level decreased */ + +/****************** Bits definition for FLASH_WRP1AR register ***************/ +#define FLASH_WRP1AR_WRP1A_STRT_Pos (0U) +#define FLASH_WRP1AR_WRP1A_STRT_Msk (0xFFUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x000000FF */ +#define FLASH_WRP1AR_WRP1A_STRT FLASH_WRP1AR_WRP1A_STRT_Msk /*!< WRP area A start offset */ +#define FLASH_WRP1AR_WRP1A_END_Pos (16U) +#define FLASH_WRP1AR_WRP1A_END_Msk (0xFFUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x00FF0000 */ +#define FLASH_WRP1AR_WRP1A_END FLASH_WRP1AR_WRP1A_END_Msk /*!< WRP area A end offset */ + +/****************** Bits definition for FLASH_WRP1BR register ***************/ +#define FLASH_WRP1BR_WRP1B_STRT_Pos (0U) +#define FLASH_WRP1BR_WRP1B_STRT_Msk (0xFFUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x000000FF */ +#define FLASH_WRP1BR_WRP1B_STRT FLASH_WRP1BR_WRP1B_STRT_Msk /*!< WRP area B start offset */ +#define FLASH_WRP1BR_WRP1B_END_Pos (16U) +#define FLASH_WRP1BR_WRP1B_END_Msk (0xFFUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x00FF0000 */ +#define FLASH_WRP1BR_WRP1B_END FLASH_WRP1BR_WRP1B_END_Msk /*!< WRP area B end offset */ + +/****************** Bits definition for FLASH_PCROP1BSR register ************/ +#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos (0U) +#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk (0x1FFUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1BSR_PCROP1B_STRT FLASH_PCROP1BSR_PCROP1B_STRT_Msk /*!< PCROP area B start offset */ + +/****************** Bits definition for FLASH_PCROP1BER register ************/ +#define FLASH_PCROP1BER_PCROP1B_END_Pos (0U) +#define FLASH_PCROP1BER_PCROP1B_END_Msk (0x1FFUL << FLASH_PCROP1BER_PCROP1B_END_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1BER_PCROP1B_END FLASH_PCROP1BER_PCROP1B_END_Msk /*!< PCROP area B end offset */ + +/****************** Bits definition for FLASH_IPCCBR register ************/ +#define FLASH_IPCCBR_IPCCDBA_Pos (0U) +#define FLASH_IPCCBR_IPCCDBA_Msk (0x3FFFUL << FLASH_IPCCBR_IPCCDBA_Pos) /*!< 0x00003FFF */ +#define FLASH_IPCCBR_IPCCDBA FLASH_IPCCBR_IPCCDBA_Msk /*!< IPCC data buffer base address */ + +/****************** Bits definition for FLASH_SFR register ************/ +#define FLASH_SFR_SFSA_Pos (0U) +#define FLASH_SFR_SFSA_Msk (0xFFUL << FLASH_SFR_SFSA_Pos) /*!< 0x000000FF */ +#define FLASH_SFR_SFSA FLASH_SFR_SFSA_Msk /* Secure flash start address */ +#define FLASH_SFR_FSD_Pos (8U) +#define FLASH_SFR_FSD_Msk (0x1UL << FLASH_SFR_FSD_Pos) /*!< 0x00000100 */ +#define FLASH_SFR_FSD FLASH_SFR_FSD_Msk /* Flash mode secure */ +#define FLASH_SFR_DDS_Pos (12U) +#define FLASH_SFR_DDS_Msk (0x1UL << FLASH_SFR_DDS_Pos) /*!< 0x00001000 */ +#define FLASH_SFR_DDS FLASH_SFR_DDS_Msk /* Enabling and disabling CPU2 Debug access */ + +/****************** Bits definition for FLASH_SRRVR register ************/ +#define FLASH_SRRVR_SBRV_Pos (0U) +#define FLASH_SRRVR_SBRV_Msk (0x3FFFFUL << FLASH_SRRVR_SBRV_Pos) /*!< 0x0003FFFF */ +#define FLASH_SRRVR_SBRV FLASH_SRRVR_SBRV_Msk /* SCPU2 boot reset vector memory offset */ + +#define FLASH_SRRVR_SBRSA_Pos (18U) +#define FLASH_SRRVR_SBRSA_Msk (0x1FUL << FLASH_SRRVR_SBRSA_Pos) /*!< 0x007C0000 */ +#define FLASH_SRRVR_SBRSA FLASH_SRRVR_SBRSA_Msk /* Secure backup SRAM2a start address */ +#define FLASH_SRRVR_BRSD_Pos (23U) +#define FLASH_SRRVR_BRSD_Msk (0x1UL << FLASH_SRRVR_BRSD_Pos) /*!< 0x00800000 */ +#define FLASH_SRRVR_BRSD FLASH_SRRVR_BRSD_Msk /* Backup SRAM2A secure mode */ + +#define FLASH_SRRVR_SNBRSA_Pos (25U) +#define FLASH_SRRVR_SNBRSA_Msk (0x1FUL << FLASH_SRRVR_SNBRSA_Pos) /*!< 0x3E000000 */ +#define FLASH_SRRVR_SNBRSA FLASH_SRRVR_SNBRSA_Msk /* Secure non-backup SRAM2b start address */ +#define FLASH_SRRVR_NBRSD_Pos (30U) +#define FLASH_SRRVR_NBRSD_Msk (0x1UL << FLASH_SRRVR_NBRSD_Pos) /*!< 0x40000000 */ +#define FLASH_SRRVR_NBRSD FLASH_SRRVR_NBRSD_Msk /* Non-backup SRAM2B secure mode */ +#define FLASH_SRRVR_C2OPT_Pos (31U) +#define FLASH_SRRVR_C2OPT_Msk (0x1UL << FLASH_SRRVR_C2OPT_Pos) /*!< 0x80000000 */ +#define FLASH_SRRVR_C2OPT FLASH_SRRVR_C2OPT_Msk /* SCPU2 boot reset vector memory selection */ + +/****************** Bits definition for FLASH_C2ACR register ************/ +#define FLASH_C2ACR_PRFTEN_Pos (8U) +#define FLASH_C2ACR_PRFTEN_Msk (0x1UL << FLASH_C2ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_C2ACR_PRFTEN FLASH_C2ACR_PRFTEN_Msk /*!< CPU2 Prefetch enable */ +#define FLASH_C2ACR_ICEN_Pos (9U) +#define FLASH_C2ACR_ICEN_Msk (0x1UL << FLASH_C2ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_C2ACR_ICEN FLASH_C2ACR_ICEN_Msk /*!< CPU2 Instruction cache enable */ +#define FLASH_C2ACR_ICRST_Pos (11U) +#define FLASH_C2ACR_ICRST_Msk (0x1UL << FLASH_C2ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_C2ACR_ICRST FLASH_C2ACR_ICRST_Msk /*!< CPU2 Instruction cache reset */ +#define FLASH_C2ACR_PES_Pos (15U) +#define FLASH_C2ACR_PES_Msk (0x1UL << FLASH_C2ACR_PES_Pos) /*!< 0x00008000 */ +#define FLASH_C2ACR_PES FLASH_C2ACR_PES_Msk /*!< CPU2 Program/erase suspend request */ + +/****************** Bits definition for FLASH_C2SR register ************/ +#define FLASH_C2SR_EOP_Pos (0U) +#define FLASH_C2SR_EOP_Msk (0x1UL << FLASH_C2SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_C2SR_EOP FLASH_C2SR_EOP_Msk /*!< CPU2 End of operation */ +#define FLASH_C2SR_OPERR_Pos (1U) +#define FLASH_C2SR_OPERR_Msk (0x1UL << FLASH_C2SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_C2SR_OPERR FLASH_C2SR_OPERR_Msk /*!< CPU2 Operation error */ +#define FLASH_C2SR_PROGERR_Pos (3U) +#define FLASH_C2SR_PROGERR_Msk (0x1UL << FLASH_C2SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_C2SR_PROGERR FLASH_C2SR_PROGERR_Msk /*!< CPU2 Programming error */ +#define FLASH_C2SR_WRPERR_Pos (4U) +#define FLASH_C2SR_WRPERR_Msk (0x1UL << FLASH_C2SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_C2SR_WRPERR FLASH_C2SR_WRPERR_Msk /*!< CPU2 Write protection error */ +#define FLASH_C2SR_PGAERR_Pos (5U) +#define FLASH_C2SR_PGAERR_Msk (0x1UL << FLASH_C2SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_C2SR_PGAERR FLASH_C2SR_PGAERR_Msk /*!< CPU2 Programming alignment error */ +#define FLASH_C2SR_SIZERR_Pos (6U) +#define FLASH_C2SR_SIZERR_Msk (0x1UL << FLASH_C2SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_C2SR_SIZERR FLASH_C2SR_SIZERR_Msk /*!< CPU2 Size error */ +#define FLASH_C2SR_PGSERR_Pos (7U) +#define FLASH_C2SR_PGSERR_Msk (0x1UL << FLASH_C2SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_C2SR_PGSERR FLASH_C2SR_PGSERR_Msk /*!< CPU2 Programming sequence error */ +#define FLASH_C2SR_MISERR_Pos (8U) +#define FLASH_C2SR_MISERR_Msk (0x1UL << FLASH_C2SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_C2SR_MISERR FLASH_C2SR_MISERR_Msk /*!< CPU2 Fast programming data miss error */ +#define FLASH_C2SR_FASTERR_Pos (9U) +#define FLASH_C2SR_FASTERR_Msk (0x1UL << FLASH_C2SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_C2SR_FASTERR FLASH_C2SR_FASTERR_Msk /*!< CPU2 Fast programming error */ +#define FLASH_C2SR_RDERR_Pos (14U) +#define FLASH_C2SR_RDERR_Msk (0x1UL << FLASH_C2SR_RDERR_Pos) /*!< 0x00004000 */ +#define FLASH_C2SR_RDERR FLASH_C2SR_RDERR_Msk /*!< CPU2 PCROP read error */ +#define FLASH_C2SR_BSY_Pos (16U) +#define FLASH_C2SR_BSY_Msk (0x1UL << FLASH_C2SR_BSY_Pos) /*!< 0x00010000 */ +#define FLASH_C2SR_BSY FLASH_C2SR_BSY_Msk /*!< CPU2 Flash busy */ +#define FLASH_C2SR_CFGBSY_Pos (18U) +#define FLASH_C2SR_CFGBSY_Msk (0x1UL << FLASH_C2SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_C2SR_CFGBSY FLASH_C2SR_CFGBSY_Msk /*!< CPU2 Programming or erase configuration busy */ +#define FLASH_C2SR_PESD_Pos (19U) +#define FLASH_C2SR_PESD_Msk (0x1UL << FLASH_C2SR_PESD_Pos) /*!< 0x00080000 */ +#define FLASH_C2SR_PESD FLASH_C2SR_PESD_Msk /*!< CPU2 Programming/erase operation suspended */ + +/****************** Bits definition for FLASH_C2CR register ************/ +#define FLASH_C2CR_PG_Pos (0U) +#define FLASH_C2CR_PG_Msk (0x1UL << FLASH_C2CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_C2CR_PG FLASH_C2CR_PG_Msk /*!< CPU2 Flash programming */ +#define FLASH_C2CR_PER_Pos (1U) +#define FLASH_C2CR_PER_Msk (0x1UL << FLASH_C2CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_C2CR_PER FLASH_C2CR_PER_Msk /*!< CPU2 Page erase */ +#define FLASH_C2CR_MER_Pos (2U) +#define FLASH_C2CR_MER_Msk (0x1UL << FLASH_C2CR_MER_Pos) /*!< 0x00000004 */ +#define FLASH_C2CR_MER FLASH_C2CR_MER_Msk /*!< CPU2 Mass erase */ +#define FLASH_C2CR_PNB_Pos (3U) +#define FLASH_C2CR_PNB_Msk (0xFFUL << FLASH_C2CR_PNB_Pos) /*!< 0x000007F8 */ +#define FLASH_C2CR_PNB FLASH_C2CR_PNB_Msk /*!< CPU2 Page number selection mask */ +#define FLASH_C2CR_STRT_Pos (16U) +#define FLASH_C2CR_STRT_Msk (0x1UL << FLASH_C2CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_C2CR_STRT FLASH_C2CR_STRT_Msk /*!< CPU2 Start an erase operation */ +#define FLASH_C2CR_FSTPG_Pos (18U) +#define FLASH_C2CR_FSTPG_Msk (0x1UL << FLASH_C2CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_C2CR_FSTPG FLASH_C2CR_FSTPG_Msk /*!< CPU2 Fast programming */ +#define FLASH_C2CR_EOPIE_Pos (24U) +#define FLASH_C2CR_EOPIE_Msk (0x1UL << FLASH_C2CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_C2CR_EOPIE FLASH_C2CR_EOPIE_Msk /*!< CPU2 End of operation interrupt enable */ +#define FLASH_C2CR_ERRIE_Pos (25U) +#define FLASH_C2CR_ERRIE_Msk (0x1UL << FLASH_C2CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_C2CR_ERRIE FLASH_C2CR_ERRIE_Msk /*!< CPU2 Error interrupt enable */ +#define FLASH_C2CR_RDERRIE_Pos (26U) +#define FLASH_C2CR_RDERRIE_Msk (0x1UL << FLASH_C2CR_RDERRIE_Pos) /*!< 0x04000000 */ +#define FLASH_C2CR_RDERRIE FLASH_C2CR_RDERRIE_Msk /*!< CPU2 PCROP read error interrupt enable */ + +/******************************************************************************/ +/* */ +/* General Purpose I/O */ +/* */ +/******************************************************************************/ +/****************** Bits definition for GPIO_MODER register *****************/ +#define GPIO_MODER_MODE0_Pos (0U) +#define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */ +#define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk +#define GPIO_MODER_MODE0_0 (0x1U << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */ +#define GPIO_MODER_MODE0_1 (0x2U << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */ +#define GPIO_MODER_MODE1_Pos (2U) +#define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */ +#define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk +#define GPIO_MODER_MODE1_0 (0x1U << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */ +#define GPIO_MODER_MODE1_1 (0x2U << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */ +#define GPIO_MODER_MODE2_Pos (4U) +#define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */ +#define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk +#define GPIO_MODER_MODE2_0 (0x1U << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */ +#define GPIO_MODER_MODE2_1 (0x2U << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */ +#define GPIO_MODER_MODE3_Pos (6U) +#define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */ +#define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk +#define GPIO_MODER_MODE3_0 (0x1U << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */ +#define GPIO_MODER_MODE3_1 (0x2U << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */ +#define GPIO_MODER_MODE4_Pos (8U) +#define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */ +#define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk +#define GPIO_MODER_MODE4_0 (0x1U << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */ +#define GPIO_MODER_MODE4_1 (0x2U << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */ +#define GPIO_MODER_MODE5_Pos (10U) +#define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */ +#define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk +#define GPIO_MODER_MODE5_0 (0x1U << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */ +#define GPIO_MODER_MODE5_1 (0x2U << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */ +#define GPIO_MODER_MODE6_Pos (12U) +#define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */ +#define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk +#define GPIO_MODER_MODE6_0 (0x1U << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */ +#define GPIO_MODER_MODE6_1 (0x2U << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */ +#define GPIO_MODER_MODE7_Pos (14U) +#define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */ +#define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk +#define GPIO_MODER_MODE7_0 (0x1U << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */ +#define GPIO_MODER_MODE7_1 (0x2U << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */ +#define GPIO_MODER_MODE8_Pos (16U) +#define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */ +#define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk +#define GPIO_MODER_MODE8_0 (0x1U << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */ +#define GPIO_MODER_MODE8_1 (0x2U << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */ +#define GPIO_MODER_MODE9_Pos (18U) +#define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */ +#define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk +#define GPIO_MODER_MODE9_0 (0x1U << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */ +#define GPIO_MODER_MODE9_1 (0x2U << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */ +#define GPIO_MODER_MODE10_Pos (20U) +#define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */ +#define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk +#define GPIO_MODER_MODE10_0 (0x1U << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */ +#define GPIO_MODER_MODE10_1 (0x2U << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */ +#define GPIO_MODER_MODE11_Pos (22U) +#define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */ +#define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk +#define GPIO_MODER_MODE11_0 (0x1U << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */ +#define GPIO_MODER_MODE11_1 (0x2U << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */ +#define GPIO_MODER_MODE12_Pos (24U) +#define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */ +#define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk +#define GPIO_MODER_MODE12_0 (0x1U << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */ +#define GPIO_MODER_MODE12_1 (0x2U << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */ +#define GPIO_MODER_MODE13_Pos (26U) +#define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */ +#define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk +#define GPIO_MODER_MODE13_0 (0x1U << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */ +#define GPIO_MODER_MODE13_1 (0x2U << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */ +#define GPIO_MODER_MODE14_Pos (28U) +#define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */ +#define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk +#define GPIO_MODER_MODE14_0 (0x1U << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */ +#define GPIO_MODER_MODE14_1 (0x2U << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */ +#define GPIO_MODER_MODE15_Pos (30U) +#define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */ +#define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk +#define GPIO_MODER_MODE15_0 (0x1U << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */ +#define GPIO_MODER_MODE15_1 (0x2U << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_OTYPER register ****************/ +#define GPIO_OTYPER_OT0_Pos (0U) +#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */ +#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk +#define GPIO_OTYPER_OT1_Pos (1U) +#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */ +#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk +#define GPIO_OTYPER_OT2_Pos (2U) +#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */ +#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk +#define GPIO_OTYPER_OT3_Pos (3U) +#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */ +#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk +#define GPIO_OTYPER_OT4_Pos (4U) +#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */ +#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk +#define GPIO_OTYPER_OT5_Pos (5U) +#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */ +#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk +#define GPIO_OTYPER_OT6_Pos (6U) +#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */ +#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk +#define GPIO_OTYPER_OT7_Pos (7U) +#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */ +#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk +#define GPIO_OTYPER_OT8_Pos (8U) +#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */ +#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk +#define GPIO_OTYPER_OT9_Pos (9U) +#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */ +#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk +#define GPIO_OTYPER_OT10_Pos (10U) +#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */ +#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk +#define GPIO_OTYPER_OT11_Pos (11U) +#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */ +#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk +#define GPIO_OTYPER_OT12_Pos (12U) +#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */ +#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk +#define GPIO_OTYPER_OT13_Pos (13U) +#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */ +#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk +#define GPIO_OTYPER_OT14_Pos (14U) +#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */ +#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk +#define GPIO_OTYPER_OT15_Pos (15U) +#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */ +#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk + +/****************** Bits definition for GPIO_OSPEEDR register ***************/ +#define GPIO_OSPEEDR_OSPEED0_Pos (0U) +#define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */ +#define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk +#define GPIO_OSPEEDR_OSPEED0_0 (0x1U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */ +#define GPIO_OSPEEDR_OSPEED0_1 (0x2U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */ +#define GPIO_OSPEEDR_OSPEED1_Pos (2U) +#define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */ +#define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk +#define GPIO_OSPEEDR_OSPEED1_0 (0x1U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */ +#define GPIO_OSPEEDR_OSPEED1_1 (0x2U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */ +#define GPIO_OSPEEDR_OSPEED2_Pos (4U) +#define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */ +#define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk +#define GPIO_OSPEEDR_OSPEED2_0 (0x1U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */ +#define GPIO_OSPEEDR_OSPEED2_1 (0x2U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */ +#define GPIO_OSPEEDR_OSPEED3_Pos (6U) +#define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */ +#define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk +#define GPIO_OSPEEDR_OSPEED3_0 (0x1U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */ +#define GPIO_OSPEEDR_OSPEED3_1 (0x2U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */ +#define GPIO_OSPEEDR_OSPEED4_Pos (8U) +#define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */ +#define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk +#define GPIO_OSPEEDR_OSPEED4_0 (0x1U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */ +#define GPIO_OSPEEDR_OSPEED4_1 (0x2U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */ +#define GPIO_OSPEEDR_OSPEED5_Pos (10U) +#define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */ +#define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk +#define GPIO_OSPEEDR_OSPEED5_0 (0x1U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */ +#define GPIO_OSPEEDR_OSPEED5_1 (0x2U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */ +#define GPIO_OSPEEDR_OSPEED6_Pos (12U) +#define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */ +#define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk +#define GPIO_OSPEEDR_OSPEED6_0 (0x1U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */ +#define GPIO_OSPEEDR_OSPEED6_1 (0x2U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */ +#define GPIO_OSPEEDR_OSPEED7_Pos (14U) +#define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */ +#define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk +#define GPIO_OSPEEDR_OSPEED7_0 (0x1U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */ +#define GPIO_OSPEEDR_OSPEED7_1 (0x2U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */ +#define GPIO_OSPEEDR_OSPEED8_Pos (16U) +#define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */ +#define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk +#define GPIO_OSPEEDR_OSPEED8_0 (0x1U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */ +#define GPIO_OSPEEDR_OSPEED8_1 (0x2U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */ +#define GPIO_OSPEEDR_OSPEED9_Pos (18U) +#define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */ +#define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk +#define GPIO_OSPEEDR_OSPEED9_0 (0x1U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */ +#define GPIO_OSPEEDR_OSPEED9_1 (0x2U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */ +#define GPIO_OSPEEDR_OSPEED10_Pos (20U) +#define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */ +#define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk +#define GPIO_OSPEEDR_OSPEED10_0 (0x1U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */ +#define GPIO_OSPEEDR_OSPEED10_1 (0x2U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */ +#define GPIO_OSPEEDR_OSPEED11_Pos (22U) +#define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */ +#define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk +#define GPIO_OSPEEDR_OSPEED11_0 (0x1U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */ +#define GPIO_OSPEEDR_OSPEED11_1 (0x2U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */ +#define GPIO_OSPEEDR_OSPEED12_Pos (24U) +#define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */ +#define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk +#define GPIO_OSPEEDR_OSPEED12_0 (0x1U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */ +#define GPIO_OSPEEDR_OSPEED12_1 (0x2U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */ +#define GPIO_OSPEEDR_OSPEED13_Pos (26U) +#define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */ +#define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk +#define GPIO_OSPEEDR_OSPEED13_0 (0x1U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */ +#define GPIO_OSPEEDR_OSPEED13_1 (0x2U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */ +#define GPIO_OSPEEDR_OSPEED14_Pos (28U) +#define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */ +#define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk +#define GPIO_OSPEEDR_OSPEED14_0 (0x1U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */ +#define GPIO_OSPEEDR_OSPEED14_1 (0x2U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */ +#define GPIO_OSPEEDR_OSPEED15_Pos (30U) +#define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */ +#define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk +#define GPIO_OSPEEDR_OSPEED15_0 (0x1U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */ +#define GPIO_OSPEEDR_OSPEED15_1 (0x2U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_PUPDR register *****************/ +#define GPIO_PUPDR_PUPD0_Pos (0U) +#define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ +#define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk +#define GPIO_PUPDR_PUPD0_0 (0x1U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ +#define GPIO_PUPDR_PUPD0_1 (0x2U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ +#define GPIO_PUPDR_PUPD1_Pos (2U) +#define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ +#define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk +#define GPIO_PUPDR_PUPD1_0 (0x1U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ +#define GPIO_PUPDR_PUPD1_1 (0x2U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ +#define GPIO_PUPDR_PUPD2_Pos (4U) +#define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ +#define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk +#define GPIO_PUPDR_PUPD2_0 (0x1U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ +#define GPIO_PUPDR_PUPD2_1 (0x2U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ +#define GPIO_PUPDR_PUPD3_Pos (6U) +#define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ +#define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk +#define GPIO_PUPDR_PUPD3_0 (0x1U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ +#define GPIO_PUPDR_PUPD3_1 (0x2U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ +#define GPIO_PUPDR_PUPD4_Pos (8U) +#define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ +#define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk +#define GPIO_PUPDR_PUPD4_0 (0x1U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ +#define GPIO_PUPDR_PUPD4_1 (0x2U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ +#define GPIO_PUPDR_PUPD5_Pos (10U) +#define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ +#define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk +#define GPIO_PUPDR_PUPD5_0 (0x1U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ +#define GPIO_PUPDR_PUPD5_1 (0x2U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ +#define GPIO_PUPDR_PUPD6_Pos (12U) +#define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ +#define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk +#define GPIO_PUPDR_PUPD6_0 (0x1U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ +#define GPIO_PUPDR_PUPD6_1 (0x2U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ +#define GPIO_PUPDR_PUPD7_Pos (14U) +#define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ +#define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk +#define GPIO_PUPDR_PUPD7_0 (0x1U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ +#define GPIO_PUPDR_PUPD7_1 (0x2U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ +#define GPIO_PUPDR_PUPD8_Pos (16U) +#define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ +#define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk +#define GPIO_PUPDR_PUPD8_0 (0x1U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ +#define GPIO_PUPDR_PUPD8_1 (0x2U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ +#define GPIO_PUPDR_PUPD9_Pos (18U) +#define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ +#define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk +#define GPIO_PUPDR_PUPD9_0 (0x1U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ +#define GPIO_PUPDR_PUPD9_1 (0x2U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ +#define GPIO_PUPDR_PUPD10_Pos (20U) +#define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ +#define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk +#define GPIO_PUPDR_PUPD10_0 (0x1U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ +#define GPIO_PUPDR_PUPD10_1 (0x2U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ +#define GPIO_PUPDR_PUPD11_Pos (22U) +#define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ +#define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk +#define GPIO_PUPDR_PUPD11_0 (0x1U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ +#define GPIO_PUPDR_PUPD11_1 (0x2U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ +#define GPIO_PUPDR_PUPD12_Pos (24U) +#define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ +#define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk +#define GPIO_PUPDR_PUPD12_0 (0x1U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ +#define GPIO_PUPDR_PUPD12_1 (0x2U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ +#define GPIO_PUPDR_PUPD13_Pos (26U) +#define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ +#define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk +#define GPIO_PUPDR_PUPD13_0 (0x1U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ +#define GPIO_PUPDR_PUPD13_1 (0x2U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ +#define GPIO_PUPDR_PUPD14_Pos (28U) +#define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ +#define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk +#define GPIO_PUPDR_PUPD14_0 (0x1U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ +#define GPIO_PUPDR_PUPD14_1 (0x2U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ +#define GPIO_PUPDR_PUPD15_Pos (30U) +#define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ +#define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk +#define GPIO_PUPDR_PUPD15_0 (0x1U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ +#define GPIO_PUPDR_PUPD15_1 (0x2U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_IDR register *******************/ +#define GPIO_IDR_ID0_Pos (0U) +#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ +#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk +#define GPIO_IDR_ID1_Pos (1U) +#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ +#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk +#define GPIO_IDR_ID2_Pos (2U) +#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ +#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk +#define GPIO_IDR_ID3_Pos (3U) +#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ +#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk +#define GPIO_IDR_ID4_Pos (4U) +#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ +#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk +#define GPIO_IDR_ID5_Pos (5U) +#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ +#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk +#define GPIO_IDR_ID6_Pos (6U) +#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ +#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk +#define GPIO_IDR_ID7_Pos (7U) +#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ +#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk +#define GPIO_IDR_ID8_Pos (8U) +#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ +#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk +#define GPIO_IDR_ID9_Pos (9U) +#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ +#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk +#define GPIO_IDR_ID10_Pos (10U) +#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ +#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk +#define GPIO_IDR_ID11_Pos (11U) +#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ +#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk +#define GPIO_IDR_ID12_Pos (12U) +#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ +#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk +#define GPIO_IDR_ID13_Pos (13U) +#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ +#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk +#define GPIO_IDR_ID14_Pos (14U) +#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ +#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk +#define GPIO_IDR_ID15_Pos (15U) +#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ +#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk + +/****************** Bits definition for GPIO_ODR register *******************/ +#define GPIO_ODR_OD0_Pos (0U) +#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ +#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk +#define GPIO_ODR_OD1_Pos (1U) +#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ +#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk +#define GPIO_ODR_OD2_Pos (2U) +#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ +#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk +#define GPIO_ODR_OD3_Pos (3U) +#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ +#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk +#define GPIO_ODR_OD4_Pos (4U) +#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ +#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk +#define GPIO_ODR_OD5_Pos (5U) +#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ +#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk +#define GPIO_ODR_OD6_Pos (6U) +#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ +#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk +#define GPIO_ODR_OD7_Pos (7U) +#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ +#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk +#define GPIO_ODR_OD8_Pos (8U) +#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ +#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk +#define GPIO_ODR_OD9_Pos (9U) +#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ +#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk +#define GPIO_ODR_OD10_Pos (10U) +#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ +#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk +#define GPIO_ODR_OD11_Pos (11U) +#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ +#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk +#define GPIO_ODR_OD12_Pos (12U) +#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ +#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk +#define GPIO_ODR_OD13_Pos (13U) +#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ +#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk +#define GPIO_ODR_OD14_Pos (14U) +#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ +#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk +#define GPIO_ODR_OD15_Pos (15U) +#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ +#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk + +/****************** Bits definition for GPIO_BSRR register ******************/ +#define GPIO_BSRR_BS0_Pos (0U) +#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */ +#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk +#define GPIO_BSRR_BS1_Pos (1U) +#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */ +#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk +#define GPIO_BSRR_BS2_Pos (2U) +#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */ +#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk +#define GPIO_BSRR_BS3_Pos (3U) +#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */ +#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk +#define GPIO_BSRR_BS4_Pos (4U) +#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */ +#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk +#define GPIO_BSRR_BS5_Pos (5U) +#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */ +#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk +#define GPIO_BSRR_BS6_Pos (6U) +#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */ +#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk +#define GPIO_BSRR_BS7_Pos (7U) +#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */ +#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk +#define GPIO_BSRR_BS8_Pos (8U) +#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */ +#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk +#define GPIO_BSRR_BS9_Pos (9U) +#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */ +#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk +#define GPIO_BSRR_BS10_Pos (10U) +#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */ +#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk +#define GPIO_BSRR_BS11_Pos (11U) +#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */ +#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk +#define GPIO_BSRR_BS12_Pos (12U) +#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */ +#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk +#define GPIO_BSRR_BS13_Pos (13U) +#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */ +#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk +#define GPIO_BSRR_BS14_Pos (14U) +#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */ +#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk +#define GPIO_BSRR_BS15_Pos (15U) +#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */ +#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk +#define GPIO_BSRR_BR0_Pos (16U) +#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */ +#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk +#define GPIO_BSRR_BR1_Pos (17U) +#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */ +#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk +#define GPIO_BSRR_BR2_Pos (18U) +#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */ +#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk +#define GPIO_BSRR_BR3_Pos (19U) +#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */ +#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk +#define GPIO_BSRR_BR4_Pos (20U) +#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */ +#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk +#define GPIO_BSRR_BR5_Pos (21U) +#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */ +#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk +#define GPIO_BSRR_BR6_Pos (22U) +#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */ +#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk +#define GPIO_BSRR_BR7_Pos (23U) +#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */ +#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk +#define GPIO_BSRR_BR8_Pos (24U) +#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */ +#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk +#define GPIO_BSRR_BR9_Pos (25U) +#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */ +#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk +#define GPIO_BSRR_BR10_Pos (26U) +#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */ +#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk +#define GPIO_BSRR_BR11_Pos (27U) +#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */ +#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk +#define GPIO_BSRR_BR12_Pos (28U) +#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */ +#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk +#define GPIO_BSRR_BR13_Pos (29U) +#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */ +#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk +#define GPIO_BSRR_BR14_Pos (30U) +#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */ +#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk +#define GPIO_BSRR_BR15_Pos (31U) +#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */ +#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk + +/****************** Bit definition for GPIO_LCKR register *********************/ +#define GPIO_LCKR_LCK0_Pos (0U) +#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ +#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk +#define GPIO_LCKR_LCK1_Pos (1U) +#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ +#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk +#define GPIO_LCKR_LCK2_Pos (2U) +#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ +#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk +#define GPIO_LCKR_LCK3_Pos (3U) +#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ +#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk +#define GPIO_LCKR_LCK4_Pos (4U) +#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ +#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk +#define GPIO_LCKR_LCK5_Pos (5U) +#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ +#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk +#define GPIO_LCKR_LCK6_Pos (6U) +#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ +#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk +#define GPIO_LCKR_LCK7_Pos (7U) +#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ +#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk +#define GPIO_LCKR_LCK8_Pos (8U) +#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ +#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk +#define GPIO_LCKR_LCK9_Pos (9U) +#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ +#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk +#define GPIO_LCKR_LCK10_Pos (10U) +#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ +#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk +#define GPIO_LCKR_LCK11_Pos (11U) +#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ +#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk +#define GPIO_LCKR_LCK12_Pos (12U) +#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ +#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk +#define GPIO_LCKR_LCK13_Pos (13U) +#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ +#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk +#define GPIO_LCKR_LCK14_Pos (14U) +#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ +#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk +#define GPIO_LCKR_LCK15_Pos (15U) +#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ +#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk +#define GPIO_LCKR_LCKK_Pos (16U) +#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ +#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk + +/****************** Bit definition for GPIO_AFRL register *********************/ +#define GPIO_AFRL_AFSEL0_Pos (0U) +#define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ +#define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk +#define GPIO_AFRL_AFSEL0_0 (0x1U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */ +#define GPIO_AFRL_AFSEL0_1 (0x2U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */ +#define GPIO_AFRL_AFSEL0_2 (0x4U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */ +#define GPIO_AFRL_AFSEL0_3 (0x8U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */ +#define GPIO_AFRL_AFSEL1_Pos (4U) +#define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk +#define GPIO_AFRL_AFSEL1_0 (0x1U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */ +#define GPIO_AFRL_AFSEL1_1 (0x2U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */ +#define GPIO_AFRL_AFSEL1_2 (0x4U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */ +#define GPIO_AFRL_AFSEL1_3 (0x8U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */ +#define GPIO_AFRL_AFSEL2_Pos (8U) +#define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk +#define GPIO_AFRL_AFSEL2_0 (0x1U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */ +#define GPIO_AFRL_AFSEL2_1 (0x2U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */ +#define GPIO_AFRL_AFSEL2_2 (0x4U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */ +#define GPIO_AFRL_AFSEL2_3 (0x8U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */ +#define GPIO_AFRL_AFSEL3_Pos (12U) +#define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk +#define GPIO_AFRL_AFSEL3_0 (0x1U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */ +#define GPIO_AFRL_AFSEL3_1 (0x2U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */ +#define GPIO_AFRL_AFSEL3_2 (0x4U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */ +#define GPIO_AFRL_AFSEL3_3 (0x8U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */ +#define GPIO_AFRL_AFSEL4_Pos (16U) +#define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk +#define GPIO_AFRL_AFSEL4_0 (0x1U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */ +#define GPIO_AFRL_AFSEL4_1 (0x2U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */ +#define GPIO_AFRL_AFSEL4_2 (0x4U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */ +#define GPIO_AFRL_AFSEL4_3 (0x8U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */ +#define GPIO_AFRL_AFSEL5_Pos (20U) +#define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk +#define GPIO_AFRL_AFSEL5_0 (0x1U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */ +#define GPIO_AFRL_AFSEL5_1 (0x2U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */ +#define GPIO_AFRL_AFSEL5_2 (0x4U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */ +#define GPIO_AFRL_AFSEL5_3 (0x8U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */ +#define GPIO_AFRL_AFSEL6_Pos (24U) +#define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk +#define GPIO_AFRL_AFSEL6_0 (0x1U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */ +#define GPIO_AFRL_AFSEL6_1 (0x2U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */ +#define GPIO_AFRL_AFSEL6_2 (0x4U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */ +#define GPIO_AFRL_AFSEL6_3 (0x8U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */ +#define GPIO_AFRL_AFSEL7_Pos (28U) +#define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk +#define GPIO_AFRL_AFSEL7_0 (0x1U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */ +#define GPIO_AFRL_AFSEL7_1 (0x2U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */ +#define GPIO_AFRL_AFSEL7_2 (0x4U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */ +#define GPIO_AFRL_AFSEL7_3 (0x8U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */ + +/****************** Bit definition for GPIO_AFRH register *********************/ +#define GPIO_AFRH_AFSEL8_Pos (0U) +#define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ +#define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk +#define GPIO_AFRH_AFSEL8_0 (0x1U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */ +#define GPIO_AFRH_AFSEL8_1 (0x2U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */ +#define GPIO_AFRH_AFSEL8_2 (0x4U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */ +#define GPIO_AFRH_AFSEL8_3 (0x8U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */ +#define GPIO_AFRH_AFSEL9_Pos (4U) +#define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk +#define GPIO_AFRH_AFSEL9_0 (0x1U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */ +#define GPIO_AFRH_AFSEL9_1 (0x2U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */ +#define GPIO_AFRH_AFSEL9_2 (0x4U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */ +#define GPIO_AFRH_AFSEL9_3 (0x8U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */ +#define GPIO_AFRH_AFSEL10_Pos (8U) +#define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk +#define GPIO_AFRH_AFSEL10_0 (0x1U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */ +#define GPIO_AFRH_AFSEL10_1 (0x2U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */ +#define GPIO_AFRH_AFSEL10_2 (0x4U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */ +#define GPIO_AFRH_AFSEL10_3 (0x8U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */ +#define GPIO_AFRH_AFSEL11_Pos (12U) +#define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk +#define GPIO_AFRH_AFSEL11_0 (0x1U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */ +#define GPIO_AFRH_AFSEL11_1 (0x2U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */ +#define GPIO_AFRH_AFSEL11_2 (0x4U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */ +#define GPIO_AFRH_AFSEL11_3 (0x8U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */ +#define GPIO_AFRH_AFSEL12_Pos (16U) +#define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk +#define GPIO_AFRH_AFSEL12_0 (0x1U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */ +#define GPIO_AFRH_AFSEL12_1 (0x2U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */ +#define GPIO_AFRH_AFSEL12_2 (0x4U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */ +#define GPIO_AFRH_AFSEL12_3 (0x8U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */ +#define GPIO_AFRH_AFSEL13_Pos (20U) +#define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk +#define GPIO_AFRH_AFSEL13_0 (0x1U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */ +#define GPIO_AFRH_AFSEL13_1 (0x2U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */ +#define GPIO_AFRH_AFSEL13_2 (0x4U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */ +#define GPIO_AFRH_AFSEL13_3 (0x8U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */ +#define GPIO_AFRH_AFSEL14_Pos (24U) +#define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk +#define GPIO_AFRH_AFSEL14_0 (0x1U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */ +#define GPIO_AFRH_AFSEL14_1 (0x2U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */ +#define GPIO_AFRH_AFSEL14_2 (0x4U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */ +#define GPIO_AFRH_AFSEL14_3 (0x8U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */ +#define GPIO_AFRH_AFSEL15_Pos (28U) +#define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk +#define GPIO_AFRH_AFSEL15_0 (0x1U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */ +#define GPIO_AFRH_AFSEL15_1 (0x2U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */ +#define GPIO_AFRH_AFSEL15_2 (0x4U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */ +#define GPIO_AFRH_AFSEL15_3 (0x8U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_BRR register ******************/ +#define GPIO_BRR_BR0_Pos (0U) +#define GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */ +#define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk +#define GPIO_BRR_BR1_Pos (1U) +#define GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */ +#define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk +#define GPIO_BRR_BR2_Pos (2U) +#define GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */ +#define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk +#define GPIO_BRR_BR3_Pos (3U) +#define GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */ +#define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk +#define GPIO_BRR_BR4_Pos (4U) +#define GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */ +#define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk +#define GPIO_BRR_BR5_Pos (5U) +#define GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */ +#define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk +#define GPIO_BRR_BR6_Pos (6U) +#define GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */ +#define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk +#define GPIO_BRR_BR7_Pos (7U) +#define GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */ +#define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk +#define GPIO_BRR_BR8_Pos (8U) +#define GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */ +#define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk +#define GPIO_BRR_BR9_Pos (9U) +#define GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */ +#define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk +#define GPIO_BRR_BR10_Pos (10U) +#define GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */ +#define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk +#define GPIO_BRR_BR11_Pos (11U) +#define GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */ +#define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk +#define GPIO_BRR_BR12_Pos (12U) +#define GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */ +#define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk +#define GPIO_BRR_BR13_Pos (13U) +#define GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */ +#define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk +#define GPIO_BRR_BR14_Pos (14U) +#define GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */ +#define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk +#define GPIO_BRR_BR15_Pos (15U) +#define GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */ +#define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk + +/******************************************************************************/ +/* */ +/* HSEM HW Semaphore */ +/* */ +/******************************************************************************/ +/******************** Bit definition for HSEM_R register ********************/ +#define HSEM_R_PROCID_Pos (0U) +#define HSEM_R_PROCID_Msk (0xFFUL << HSEM_R_PROCID_Pos) /*!< 0x000000FF */ +#define HSEM_R_PROCID HSEM_R_PROCID_Msk /*!
© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.
+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS_Device + * @{ + */ + +/** @addtogroup stm32wb55xx + * @{ + */ + +#ifndef __STM32WB55xx_H +#define __STM32WB55xx_H + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/** @addtogroup Configuration_section_for_CMSIS + * @{ + */ +/** + * @brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ +#define __CM4_REV 1U /*!< Core Revision r0p1 */ +#define __MPU_PRESENT 1U /*!< M4 provides an MPU */ +#define __VTOR_PRESENT 1U /*!< Vector Table Register supported */ +#define __NVIC_PRIO_BITS 4U /*!< STM32WBxx uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */ +#define __FPU_PRESENT 1U /*!< FPU present */ +/** + * @} + */ + +/** @addtogroup Peripheral_interrupt_number_definition + * @{ + */ + +/** + * @brief stm32wb55xx Interrupt Number Definition, according to the selected device + * in @ref Library_configuration_section + */ +/*!< Interrupt Number Definition for M4 */ +typedef enum +{ +/****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/ + NonMaskableInt_IRQn = -14, /*!< Non Maskable Interrupt */ + HardFault_IRQn = -13, /*!< Cortex-M4 Hard Fault Interrupt */ + MemoryManagement_IRQn = -12, /*!< Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /*!< Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /*!< Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /*!< Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /*!< Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /*!< Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /*!< Cortex-M4 System Tick Interrupt */ + +/************* STM32WBxx specific Interrupt Numbers on M4 core ************************************************/ + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + PVD_PVM_IRQn = 1, /*!< PVD and PVM detector */ + TAMP_STAMP_LSECSS_IRQn = 2, /*!< RTC Tamper and TimeStamp Interrupts and LSECSS Interrupts */ + RTC_WKUP_IRQn = 3, /*!< RTC Wakeup Interrupt */ + FLASH_IRQn = 4, /*!< FLASH (CFI) global Interrupt */ + RCC_IRQn = 5, /*!< RCC Interrupt */ + EXTI0_IRQn = 6, /*!< EXTI Line 0 Interrupt */ + EXTI1_IRQn = 7, /*!< EXTI Line 1 Interrupt */ + EXTI2_IRQn = 8, /*!< EXTI Line 2 Interrupt */ + EXTI3_IRQn = 9, /*!< EXTI Line 3 Interrupt */ + EXTI4_IRQn = 10, /*!< EXTI Line 4 Interrupt */ + DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 Interrupt */ + DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 Interrupt */ + DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 Interrupt */ + DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 Interrupt */ + DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 Interrupt */ + DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 Interrupt */ + ADC1_IRQn = 18, /*!< ADC1 Interrupt */ + USB_HP_IRQn = 19, /*!< USB High Priority Interrupt */ + USB_LP_IRQn = 20, /*!< USB Low Priority Interrupt (including USB wakeup) */ + C2SEV_PWR_C2H_IRQn = 21, /*!< CPU2 SEV Interrupt */ + COMP_IRQn = 22, /*!< COMP1 and COMP2 Interrupts */ + EXTI9_5_IRQn = 23, /*!< EXTI Lines [9:5] Interrupt */ + TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */ + TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update and TIM16 global Interrupts */ + TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 Trigger and Communication and TIM17 global Interrupts */ + TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 28, /*!< TIM2 Global Interrupt */ + PKA_IRQn = 29, /*!< PKA Interrupt */ + I2C1_EV_IRQn = 30, /*!< I2C1 Event Interrupt */ + I2C1_ER_IRQn = 31, /*!< I2C1 Error Interrupt */ + I2C3_EV_IRQn = 32, /*!< I2C3 Event Interrupt */ + I2C3_ER_IRQn = 33, /*!< I2C3 Error Interrupt */ + SPI1_IRQn = 34, /*!< SPI1 Interrupt */ + SPI2_IRQn = 35, /*!< SPI2 Interrupt */ + USART1_IRQn = 36, /*!< USART1 Interrupt */ + LPUART1_IRQn = 37, /*!< LPUART1 Interrupt */ + SAI1_IRQn = 38, /*!< SAI1 A and B global interrupt */ + TSC_IRQn = 39, /*!< TSC Interrupt */ + EXTI15_10_IRQn = 40, /*!< EXTI Lines1[15:10 ]Interrupts */ + RTC_Alarm_IRQn = 41, /*!< RTC Alarms (A and B) Interrupt */ + CRS_IRQn = 42, /*!< CRS interrupt */ + PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn = 43, /*!< PWR switching on the fly interrupt + PWR end of BLE activity interrupt + PWR end of 802.15.4 (Zigbee) activity interrupt + PWR end of critical radio phase interrupt */ + IPCC_C1_RX_IRQn = 44, /*!< IPCC RX Occupied Interrupt */ + IPCC_C1_TX_IRQn = 45, /*!< IPCC TX Free Interrupt */ + HSEM_IRQn = 46, /*!< HSEM Interrupt */ + LPTIM1_IRQn = 47, /*!< LPTIM1 Interrupt */ + LPTIM2_IRQn = 48, /*!< LPTIM2 Interrupt */ + LCD_IRQn = 49, /*!< LCD Interrupt */ + QUADSPI_IRQn = 50, /*!< QUADSPI Interrupt */ + AES1_IRQn = 51, /*!< AES1 Interrupt */ + AES2_IRQn = 52, /*!< AES2 Interrupt */ + RNG_IRQn = 53, /*!< RNG Interrupt */ + FPU_IRQn = 54, /*!< FPU Interrupt */ + DMA2_Channel1_IRQn = 55, /*!< DMA2 Channel 1 Interrupt */ + DMA2_Channel2_IRQn = 56, /*!< DMA2 Channel 2 Interrupt */ + DMA2_Channel3_IRQn = 57, /*!< DMA2 Channel 3 Interrupt */ + DMA2_Channel4_IRQn = 58, /*!< DMA2 Channel 4 Interrupt */ + DMA2_Channel5_IRQn = 59, /*!< DMA2 Channel 5 Interrupt */ + DMA2_Channel6_IRQn = 60, /*!< DMA2 Channel 6 Interrupt */ + DMA2_Channel7_IRQn = 61, /*!< DMA2 Channel 7 Interrupt */ + DMAMUX1_OVR_IRQn = 62 /*!< DMAMUX1 overrun Interrupt */ +} IRQn_Type; +/** + * @} + */ + +#include "core_cm4.h" /* Cortex-M4 processor and core peripherals */ +#include "system_stm32wbxx.h" +#include + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR1; /*!< ADC sampling time register 1, Address offset: 0x14 */ + __IO uint32_t SMPR2; /*!< ADC sampling time register 2, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, 0x1C */ + __IO uint32_t TR1; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t TR2; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t TR3; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x28 */ + uint32_t RESERVED2; /*!< Reserved, 0x2C */ + __IO uint32_t SQR1; /*!< ADC group regular sequencer register 1, Address offset: 0x30 */ + __IO uint32_t SQR2; /*!< ADC group regular sequencer register 2, Address offset: 0x34 */ + __IO uint32_t SQR3; /*!< ADC group regular sequencer register 3, Address offset: 0x38 */ + __IO uint32_t SQR4; /*!< ADC group regular sequencer register 4, Address offset: 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, 0x44 */ + uint32_t RESERVED4; /*!< Reserved, 0x48 */ + __IO uint32_t JSQR; /*!< ADC group injected sequencer register, Address offset: 0x4C */ + uint32_t RESERVED5[4]; /*!< Reserved, 0x50 - 0x5C */ + __IO uint32_t OFR1; /*!< ADC offset register 1, Address offset: 0x60 */ + __IO uint32_t OFR2; /*!< ADC offset register 2, Address offset: 0x64 */ + __IO uint32_t OFR3; /*!< ADC offset register 3, Address offset: 0x68 */ + __IO uint32_t OFR4; /*!< ADC offset register 4, Address offset: 0x6C */ + uint32_t RESERVED6[4]; /*!< Reserved, 0x70 - 0x7C */ + __IO uint32_t JDR1; /*!< ADC group injected rank 1 data register, Address offset: 0x80 */ + __IO uint32_t JDR2; /*!< ADC group injected rank 2 data register, Address offset: 0x84 */ + __IO uint32_t JDR3; /*!< ADC group injected rank 3 data register, Address offset: 0x88 */ + __IO uint32_t JDR4; /*!< ADC group injected rank 4 data register, Address offset: 0x8C */ + uint32_t RESERVED7[4]; /*!< Reserved, 0x090 - 0x09C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 1 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 Configuration Register, Address offset: 0xA4 */ + uint32_t RESERVED8; /*!< Reserved, 0x0A8 */ + uint32_t RESERVED9; /*!< Reserved, 0x0AC */ + __IO uint32_t DIFSEL; /*!< ADC differential mode selection register, Address offset: 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC calibration factors, Address offset: 0xB4 */ + +} ADC_TypeDef; + +typedef struct +{ + uint32_t RESERVED1; /*!< Reserved, Address offset: ADC1 base address + 0x300 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: ADC1 base address + 0x304 */ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: ADC1 base address + 0x30C */ +} ADC_Common_TypeDef; + +/** + * @brief Comparator + */ +typedef struct +{ + __IO uint32_t CSR; /*!< COMP control and status register, Address offset: 0x00 */ +} COMP_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 */ +} COMP_Common_TypeDef; + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED2; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ + uint32_t RESERVED1[13]; /*!< Reserved, 0x08-0x38 */ + __IO uint32_t APB1FZR1; /*!< Debug MCU CPU1 APB1 freeze register, Address offset: 0x3C */ + __IO uint32_t C2APB1FZR1; /*!< Debug MCU CPU2 APB1 freeze register, Address offset: 0x40 */ + __IO uint32_t APB1FZR2; /*!< Debug MCU CPU1 APB1 freeze register, Address offset: 0x44 */ + __IO uint32_t C2APB1FZR2; /*!< Debug MCU CPU2 APB1 freeze register, Address offset: 0x48 */ + __IO uint32_t APB2FZR; /*!< Debug MCU CPU1 APB2 freeze register, Address offset: 0x4C */ + __IO uint32_t C2APB2FZR; /*!< Debug MCU CPU2 APB2 freeze register, Address offset: 0x50 */ +} DBGMCU_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register 0x00 */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register 0x04 */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register 0x08 */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register 0x0C */ + uint32_t RESERVED; /*!< Reserved, 0x10 */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access control register, Address offset: 0x00 */ + __IO uint32_t RESERVED; /*!< Reserved, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + __IO uint32_t PCROP1ASR; /*!< FLASH Bank 1 PCROP area A Start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1AER; /*!< FLASH Bank 1 PCROP area A End address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank 1 WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank 1 WRP area B address register, Address offset: 0x30 */ + __IO uint32_t PCROP1BSR; /*!< FLASH Bank 1 PCROP area B Start address register, Address offset: 0x34 */ + __IO uint32_t PCROP1BER; /*!< FLASH Bank 1 PCROP area B End address register, Address offset: 0x38 */ + __IO uint32_t IPCCBR; /*!< FLASH IPCC data buffer address, Address offset: 0x3C */ + uint32_t RESERVED2[7]; /*!< Reserved, Address offset: 0x40-0x58 */ + __IO uint32_t C2ACR; /*!< FLASH Core MO+ Access Control Register , Address offset: 0x5C */ + __IO uint32_t C2SR; /*!< FLASH Core MO+ Status Register, Address offset: 0x60 */ + __IO uint32_t C2CR; /*!< FLASH Core MO+ Control register, Address offset: 0x64 */ + uint32_t RESERVED3[6]; /*!< Reserved, Address offset: 0x68-0x7C */ + __IO uint32_t SFR; /*!< FLASH secure start address, Address offset: 0x80 */ + __IO uint32_t SRRVR; /*!< FlASH secure SRAM2 start addr and CPU2 reset vector Address offset: 0x84 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + +/** + * @brief LPTIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + __IO uint32_t OR; /*!< LPTIM Option register, Address offset: 0x20 */ +} LPTIM_TypeDef; + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< PWR Power Control Register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Reset Register, Address offset: 0x18 */ + __IO uint32_t CR5; /*!< PWR Power Control Register 5, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + __IO uint32_t PUCRE; /*!< PWR Pull-Up Control Register of port E, Address offset: 0x40 */ + __IO uint32_t PDCRE; /*!< PWR Pull-Down Control Register of port E, Address offset: 0x44 */ + uint32_t RESERVED0[4]; /*!< Reserved, Address offset: 0x48-0x54 */ + __IO uint32_t PUCRH; /*!< PWR Pull-Up Control Register of port H, Address offset: 0x58 */ + __IO uint32_t PDCRH; /*!< PWR Pull-Down Control Register of port H, Address offset: 0x5C */ + uint32_t RESERVED1[8]; /*!< Reserved, Address offset: 0x60-0x7C */ + __IO uint32_t C2CR1; /*!< PWR Power Control Register 1 for CPU2, Address offset: 0x80 */ + __IO uint32_t C2CR3; /*!< PWR Power Control Register 3 for CPU2, Address offset: 0x84 */ + __IO uint32_t EXTSCR; /*!< PWR Power Status Reset Register for CPU2, Address offset: 0x88 */ +} PWR_TypeDef; + +/** + * @brief QUAD Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR; /*!< QUADSPI Control register, Address offset: 0x00 */ + __IO uint32_t DCR; /*!< QUADSPI Device Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< QUADSPI Status register, Address offset: 0x08 */ + __IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0x0C */ + __IO uint32_t DLR; /*!< QUADSPI Data Length register, Address offset: 0x10 */ + __IO uint32_t CCR; /*!< QUADSPI Communication Configuration register, Address offset: 0x14 */ + __IO uint32_t AR; /*!< QUADSPI Address register, Address offset: 0x18 */ + __IO uint32_t ABR; /*!< QUADSPI Alternate Bytes register, Address offset: 0x1C */ + __IO uint32_t DR; /*!< QUADSPI Data register, Address offset: 0x20 */ + __IO uint32_t PSMKR; /*!< QUADSPI Polling Status Mask register, Address offset: 0x24 */ + __IO uint32_t PSMAR; /*!< QUADSPI Polling Status Match register, Address offset: 0x28 */ + __IO uint32_t PIR; /*!< QUADSPI Polling Interval register, Address offset: 0x2C */ + __IO uint32_t LPTR; /*!< QUADSPI Low Power Timeout register, Address offset: 0x30 */ +} QUADSPI_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC clock Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ + __IO uint32_t PLLSAI1CFGR; /*!< RCC PLL SAI1 configuration Register, Address offset: 0x10 */ +uint32_t RESERVED0; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t SMPSCR; /*!< RCC SMPS step-down converter control register, Address offset: 0x24 */ + __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x28 */ + __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x2C */ + __IO uint32_t AHB3RSTR; /*!< RCC AHB3 & AHB4 peripheral reset register, Address offset: 0x30 */ +uint32_t RESERVED1; /*!< Reserved, Address offset: 0x34 */ + __IO uint32_t APB1RSTR1; /*!< RCC APB1 peripheral reset register 1, Address offset: 0x38 */ + __IO uint32_t APB1RSTR2; /*!< RCC APB1 peripheral reset register 2, Address offset: 0x3C */ + __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x40 */ + __IO uint32_t APB3RSTR; /*!< RCC APB3 peripheral reset register, Address offset: 0x44 */ + __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clocks enable register, Address offset: 0x48 */ + __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clocks enable register, Address offset: 0x4C */ + __IO uint32_t AHB3ENR; /*!< RCC AHB3 & AHB4 peripheral clocks enable register, Address offset: 0x50 */ +uint32_t RESERVED2; /*!< Reserved, Address offset: 0x54 */ + __IO uint32_t APB1ENR1; /*!< RCC APB1 peripheral clocks enable register 1, Address offset: 0x58 */ + __IO uint32_t APB1ENR2; /*!< RCC APB1 peripheral clocks enable register 2, Address offset: 0x5C */ + __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clocks enable register, Address offset: 0x60 */ +uint32_t RESERVED3; /*!< Reserved, Address offset: 0x64 */ + __IO uint32_t AHB1SMENR; /*!< RCC AHB1 peripheral clocks enable in sleep and stop modes register, Address offset: 0x68 */ + __IO uint32_t AHB2SMENR; /*!< RCC AHB2 peripheral clocks enable in sleep and stop modes register, Address offset: 0x6C */ + __IO uint32_t AHB3SMENR; /*!< RCC AHB3 & AHB4 peripheral clocks enable in sleep and stop modes register, Address offset: 0x70 */ +uint32_t RESERVED4; /*!< Reserved, Address offset: 0x74 */ + __IO uint32_t APB1SMENR1; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1, Address offset: 0x78 */ + __IO uint32_t APB1SMENR2; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2, Address offset: 0x7C */ + __IO uint32_t APB2SMENR; /*!< RCC APB2 peripheral clocks enable in sleep mode and stop modes register, Address offset: 0x80 */ +uint32_t RESERVED5; /*!< Reserved, Address offset: 0x84 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Clock Configuration Independent Register, Address offset: 0x88 */ +uint32_t RESERVED6; /*!< Reserved, Address offset: 0x8C */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x90 */ + __IO uint32_t CSR; /*!< RCC Control and Status Register, Address offset: 0x94 */ + __IO uint32_t CRRCR; /*!< RCC Clock Recovery RC Register, Address offset: 0x98 */ + __IO uint32_t HSECR; /*!< RCC HSE Clock Register, Address offset: 0x9C */ +uint32_t RESERVED7[26]; /*!< Reserved, Address offset: 0xA0-0x104 */ + __IO uint32_t EXTCFGR; /*!< RCC Extended Clock Recovery Register, Address offset: 0x108 */ +uint32_t RESERVED8[15]; /*!< Reserved, Address offset: 0x10C-0x144 */ + __IO uint32_t C2AHB1ENR; /*!< RRCC AHB1 peripheral CPU2 clocks enable register, Address offset: 0x148 */ + __IO uint32_t C2AHB2ENR; /*!< RCC AHB2 peripheral CPU2 clocks enable register, Address offset: 0x14C */ + __IO uint32_t C2AHB3ENR; /*!< RCC AHB3 & AHB4 peripheral CPU2 clocks enable register,, Address offset: 0x150 */ +uint32_t RESERVED9; /*!< Reserved, Address offset: 0x154 */ + __IO uint32_t C2APB1ENR1; /*!< RCC APB1 peripheral CPU2 clocks enable register 1, Address offset: 0x158 */ + __IO uint32_t C2APB1ENR2; /*!< RCC APB1 peripheral CPU2 clocks enable register 2, Address offset: 0x15C */ + __IO uint32_t C2APB2ENR; /*!< RCC APB2 peripheral CPU2 clocks enable register 1, Address offset: 0x160 */ + __IO uint32_t C2APB3ENR; /*!< RCC APB3 peripheral CPU2 clocks enable register 1, Address offset: 0x164 */ + __IO uint32_t C2AHB1SMENR; /*!< RCC AHB1 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x168 */ + __IO uint32_t C2AHB2SMENR; /*!< RCC AHB2 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x16C */ + __IO uint32_t C2AHB3SMENR; /*!< RCC AHB3 & AHB4 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x170 */ +uint32_t RESERVED10; /*!< Reserved, */ + __IO uint32_t C2APB1SMENR1; /*!< RCC APB1 peripheral CPU2 clocks enable in sleep mode and stop modes register 1, Address offset: 0x178 */ + __IO uint32_t C2APB1SMENR2; /*!< RCC APB1 peripheral CPU2 clocks enable in sleep mode and stop modes register 2, Address offset: 0x17C */ + __IO uint32_t C2APB2SMENR; /*!< RCC APB2 peripheral CPU2 clocks enable in sleep mode and stop modes register, Address offset: 0x180 */ + __IO uint32_t C2APB3SMENR; /*!< RCC APB3 peripheral CPU2 clocks enable in sleep mode and stop modes register, Address offset: 0x184 */ +} RCC_TypeDef; + + + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */ + __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + uint32_t RESERVED; /*!< Reserved, Address offset: 0x18 */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */ + __IO uint32_t TAMPCR; /*!< RTC tamper configuration register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */ + __IO uint32_t OR; /*!< RTC option register, Address offset 0x4C */ + __IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */ + __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */ + __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */ + __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */ + __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */ + __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */ + __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */ + __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */ + __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */ + __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */ + __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */ + __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */ + __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */ + __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */ + __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */ + __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */ + __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */ + __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */ + __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */ + __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */ +} RTC_TypeDef; + + + + +/** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register, Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register, Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register, Address offset: 0x18 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register Address offset: 0x00 */ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x04 */ + __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */ + __IO uint32_t SCSR; /*!< SYSCFG SRAM2 control and status register, Address offset: 0x18 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x1C */ + __IO uint32_t SWPR1; /*!< SYSCFG SRAM2 write protection register part 1, Address offset: 0x20 */ + __IO uint32_t SKR; /*!< SYSCFG SRAM2 key register, Address offset: 0x24 */ + __IO uint32_t SWPR2; /*!< SYSCFG write protection register part 2, Address offset: 0x28 */ + uint32_t RESERVED1[53]; /*!< Reserved, Address offset: 0x2C-0xFC */ + __IO uint32_t IMR1; /*!< SYSCFG CPU1 (CORTEX M4) interrupt masks control-status register part 1, Address offset: 0x100 */ + __IO uint32_t IMR2; /*!< SYSCFG CPU1 (CORTEX M4) interrupt masks control-status register part 2, Address offset: 0x104 */ + __IO uint32_t C2IMR1; /*!< SYSCFG CPU2 (CORTEX M0) interrupt masks control-status register part 1, Address offset: 0x108 */ + __IO uint32_t C2IMR2; /*!< SYSCFG CPU2 (CORTEX M0) interrupt masks control-status register part 2, Address offset: 0x10C */ + __IO uint32_t SIPCR; /*!< SYSCFG secure IP control register, Address offset: 0x110 */ + +} SYSCFG_TypeDef; + +/** + * @brief VREFBUF + */ +typedef struct +{ + __IO uint32_t CSR; /*!< VREFBUF control and status register, Address offset: 0x00 */ + __IO uint32_t CCR; /*!< VREFBUF calibration and control register, Address offset: 0x04 */ +} VREFBUF_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR; /*!< TIM option register Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM Alternate function option register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM Alternate function option register 2, Address offset: 0x64 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + + +/** + * @brief Window WATCHDOG + */ +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + + +/** + * @brief AES hardware accelerator + */ +typedef struct +{ + __IO uint32_t CR; /*!< AES control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< AES status register, Address offset: 0x04 */ + __IO uint32_t DINR; /*!< AES data input register, Address offset: 0x08 */ + __IO uint32_t DOUTR; /*!< AES data output register, Address offset: 0x0C */ + __IO uint32_t KEYR0; /*!< AES key register 0, Address offset: 0x10 */ + __IO uint32_t KEYR1; /*!< AES key register 1, Address offset: 0x14 */ + __IO uint32_t KEYR2; /*!< AES key register 2, Address offset: 0x18 */ + __IO uint32_t KEYR3; /*!< AES key register 3, Address offset: 0x1C */ + __IO uint32_t IVR0; /*!< AES initialization vector register 0, Address offset: 0x20 */ + __IO uint32_t IVR1; /*!< AES initialization vector register 1, Address offset: 0x24 */ + __IO uint32_t IVR2; /*!< AES initialization vector register 2, Address offset: 0x28 */ + __IO uint32_t IVR3; /*!< AES initialization vector register 3, Address offset: 0x2C */ + __IO uint32_t KEYR4; /*!< AES key register 4, Address offset: 0x30 */ + __IO uint32_t KEYR5; /*!< AES key register 5, Address offset: 0x34 */ + __IO uint32_t KEYR6; /*!< AES key register 6, Address offset: 0x38 */ + __IO uint32_t KEYR7; /*!< AES key register 7, Address offset: 0x3C */ + __IO uint32_t SUSP0R; /*!< AES Suspend register 0, Address offset: 0x40 */ + __IO uint32_t SUSP1R; /*!< AES Suspend register 1, Address offset: 0x44 */ + __IO uint32_t SUSP2R; /*!< AES Suspend register 2, Address offset: 0x48 */ + __IO uint32_t SUSP3R; /*!< AES Suspend register 3, Address offset: 0x4C */ + __IO uint32_t SUSP4R; /*!< AES Suspend register 4, Address offset: 0x50 */ + __IO uint32_t SUSP5R; /*!< AES Suspend register 5, Address offset: 0x54 */ + __IO uint32_t SUSP6R; /*!< AES Suspend register 6, Address offset: 0x58 */ + __IO uint32_t SUSP7R; /*!< AES Suspend register 7, Address offset: 0x6C */ +} AES_TypeDef; + +/** + * @brief RNG + */ +typedef struct +{ + __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */ + __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */ +} RNG_TypeDef; + +/** + * @brief Touch Sensing Controller (TSC) + */ +typedef struct +{ + __IO uint32_t CR; /*!< TSC control register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< TSC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t ICR; /*!< TSC interrupt clear register, Address offset: 0x08 */ + __IO uint32_t ISR; /*!< TSC interrupt status register, Address offset: 0x0C */ + __IO uint32_t IOHCR; /*!< TSC I/O hysteresis control register, Address offset: 0x10 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t IOASCR; /*!< TSC I/O analog switch control register, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t IOSCR; /*!< TSC I/O sampling control register, Address offset: 0x20 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x24 */ + __IO uint32_t IOCCR; /*!< TSC I/O channel control register, Address offset: 0x28 */ + uint32_t RESERVED4; /*!< Reserved, Address offset: 0x2C */ + __IO uint32_t IOGCSR; /*!< TSC I/O group control status register, Address offset: 0x30 */ + __IO uint32_t IOGXCR[7]; /*!< TSC I/O group x counter register, Address offset: 0x34-4C */ +} TSC_TypeDef; + +/** + * @brief LCD + */ +typedef struct +{ + __IO uint32_t CR; /*!< LCD control register, Address offset: 0x00 */ + __IO uint32_t FCR; /*!< LCD frame control register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< LCD status register, Address offset: 0x08 */ + __IO uint32_t CLR; /*!< LCD clear register, Address offset: 0x0C */ + uint32_t RESERVED; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t RAM[16]; /*!< LCD display memory, Address offset: 0x14-0x50 */ +} LCD_TypeDef; + +/** + * @brief Universal Serial Bus Full Speed Device + */ +typedef struct +{ + __IO uint16_t EP0R; /*!< USB Endpoint 0 register, Address offset: 0x00 */ + __IO uint16_t RESERVED0; /*!< Reserved */ + __IO uint16_t EP1R; /*!< USB Endpoint 1 register, Address offset: 0x04 */ + __IO uint16_t RESERVED1; /*!< Reserved */ + __IO uint16_t EP2R; /*!< USB Endpoint 2 register, Address offset: 0x08 */ + __IO uint16_t RESERVED2; /*!< Reserved */ + __IO uint16_t EP3R; /*!< USB Endpoint 3 register, Address offset: 0x0C */ + __IO uint16_t RESERVED3; /*!< Reserved */ + __IO uint16_t EP4R; /*!< USB Endpoint 4 register, Address offset: 0x10 */ + __IO uint16_t RESERVED4; /*!< Reserved */ + __IO uint16_t EP5R; /*!< USB Endpoint 5 register, Address offset: 0x14 */ + __IO uint16_t RESERVED5; /*!< Reserved */ + __IO uint16_t EP6R; /*!< USB Endpoint 6 register, Address offset: 0x18 */ + __IO uint16_t RESERVED6; /*!< Reserved */ + __IO uint16_t EP7R; /*!< USB Endpoint 7 register, Address offset: 0x1C */ + __IO uint16_t RESERVED7[17]; /*!< Reserved */ + __IO uint16_t CNTR; /*!< Control register, Address offset: 0x40 */ + __IO uint16_t RESERVED8; /*!< Reserved */ + __IO uint16_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */ + __IO uint16_t RESERVED9; /*!< Reserved */ + __IO uint16_t FNR; /*!< Frame number register, Address offset: 0x48 */ + __IO uint16_t RESERVEDA; /*!< Reserved */ + __IO uint16_t DADDR; /*!< Device address register, Address offset: 0x4C */ + __IO uint16_t RESERVEDB; /*!< Reserved */ + __IO uint16_t BTABLE; /*!< Buffer Table address register, Address offset: 0x50 */ + __IO uint16_t RESERVEDC; /*!< Reserved */ + __IO uint16_t LPMCSR; /*!< LPM Control and Status register, Address offset: 0x54 */ + __IO uint16_t RESERVEDD; /*!< Reserved */ + __IO uint16_t BCDR; /*!< Battery Charging detector register, Address offset: 0x58 */ + __IO uint16_t RESERVEDE; /*!< Reserved */ +} USB_TypeDef; + +/** + * @brief Clock Recovery System + */ +typedef struct +{ + __IO uint32_t CR; /*!< CRS control register, Address offset: 0x00 */ + __IO uint32_t CFGR; /*!< CRS configuration register, Address offset: 0x04 */ + __IO uint32_t ISR; /*!< CRS interrupt and status register, Address offset: 0x08 */ + __IO uint32_t ICR; /*!< CRS interrupt flag clear register, Address offset: 0x0C */ +} CRS_TypeDef; + +/** + * @brief Inter-Processor Communication + */ +typedef struct +{ + __IO uint32_t C1CR; /*!< Inter-Processor Communication: C1 control register, Address offset: 0x000 */ + __IO uint32_t C1MR ; /*!< Inter-Processor Communication: C1 mask register, Address offset: 0x004 */ + __IO uint32_t C1SCR; /*!< Inter-Processor Communication: C1 status set clear register, Address offset: 0x008 */ + __IO uint32_t C1TOC2SR; /*!< Inter-Processor Communication: C1 to processor M4 status register, Address offset: 0x00C */ + __IO uint32_t C2CR; /*!< Inter-Processor Communication: C2 control register, Address offset: 0x010 */ + __IO uint32_t C2MR ; /*!< Inter-Processor Communication: C2 mask register, Address offset: 0x014 */ + __IO uint32_t C2SCR; /*!< Inter-Processor Communication: C2 status set clear register, Address offset: 0x018 */ + __IO uint32_t C2TOC1SR; /*!< Inter-Processor Communication: C2 to processor M4 status register, Address offset: 0x01C */ +} IPCC_TypeDef; + +typedef struct +{ + __IO uint32_t CR; /*!< Control register, Address offset: 0x000 */ + __IO uint32_t MR; /*!< Mask register, Address offset: 0x004 */ + __IO uint32_t SCR; /*!< Status set clear register, Address offset: 0x008 */ + __IO uint32_t SR; /*!< Status register, Address offset: 0x00C */ +} IPCC_CommonTypeDef; + +/** + * @brief Async Interrupts and Events Controller + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI rising trigger selection register [31:0], Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI falling trigger selection register [31:0], Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI software interrupt event register [31:0], Address offset: 0x08 */ + __IO uint32_t PR1; /*!< EXTI pending register [31:0], Address offset: 0x0C */ + __IO uint32_t RESERVED1[4]; /*!< Reserved, Address offset: 0x10 - 0x1C */ + __IO uint32_t RTSR2; /*!< EXTI rising trigger selection register [31:0], Address offset: 0x20 */ + __IO uint32_t FTSR2; /*!< EXTI falling trigger selection register [31:0], Address offset: 0x24 */ + __IO uint32_t SWIER2; /*!< EXTI software interrupt event register [31:0], Address offset: 0x28 */ + __IO uint32_t PR2; /*!< EXTI pending register [31:0], Address offset: 0x2C */ + __IO uint32_t RESERVED2[4]; /*!< Reserved, Address offset: 0x30 - 0x3C */ + __IO uint32_t RESERVED3[8]; /*!< Reserved, Address offset: 0x40 - 0x5C */ + __IO uint32_t RESERVED4[8]; /*!< Reserved, Address offset: 0x60 - 0x7C */ + __IO uint32_t IMR1; /*!< EXTI wakeup with interrupt mask register for cpu1 [31:0], Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI wakeup with event mask register for cpu1 [31:0], Address offset: 0x84 */ + __IO uint32_t RESERVED5[2]; /*!< Reserved, Address offset: 0x88 - 0x8C */ + __IO uint32_t IMR2; /*!< EXTI wakeup with interrupt mask register for cpu1 [31:0], Address offset: 0x90 */ + __IO uint32_t EMR2; /*!< EXTI wakeup with event mask register for cpu1 [31:0], Address offset: 0x94 */ + __IO uint32_t RESERVED8[10]; /*!< Reserved, Address offset: 0x98 - 0xBC */ + __IO uint32_t C2IMR1; /*!< EXTI wakeup with interrupt mask register for cpu2 [31:0], Address offset: 0xC0 */ + __IO uint32_t C2EMR1; /*!< EXTI wakeup with event mask register for cpu2 [31:0], Address offset: 0xC4 */ + __IO uint32_t RESERVED9[2]; /*!< Reserved, Address offset: 0xC8 - 0xCC */ + __IO uint32_t C2IMR2; /*!< EXTI wakeup with interrupt mask register for cpu2 [31:0], Address offset: 0xD0 */ + __IO uint32_t C2EMR2; /*!< EXTI wakeup with event mask register for cpu2 [31:0], Address offset: 0xD4 */ +}EXTI_TypeDef; + +/** + * @brief Serial Audio Interface + */ +typedef struct +{ + __IO uint32_t GCR; /*!< SAI global configuration register, Address offset: 0x00 */ + uint32_t RESERVED[16]; /*!< Reserved, Address offset: 0x04 to 0x40 */ + __IO uint32_t PDMCR; /*!< SAI PDM control register, Address offset: 0x44 */ + __IO uint32_t PDMDLY; /*!< SAI PDM delay register, Address offset: 0x48 */ +} SAI_TypeDef; + +typedef struct +{ + __IO uint32_t CR1; /*!< SAI block x configuration register 1, Address offset: 0x04 */ + __IO uint32_t CR2; /*!< SAI block x configuration register 2, Address offset: 0x08 */ + __IO uint32_t FRCR; /*!< SAI block x frame configuration register, Address offset: 0x0C */ + __IO uint32_t SLOTR; /*!< SAI block x slot register, Address offset: 0x10 */ + __IO uint32_t IMR; /*!< SAI block x interrupt mask register, Address offset: 0x14 */ + __IO uint32_t SR; /*!< SAI block x status register, Address offset: 0x18 */ + __IO uint32_t CLRFR; /*!< SAI block x clear flag register, Address offset: 0x1C */ + __IO uint32_t DR; /*!< SAI block x data register, Address offset: 0x20 */ +} SAI_Block_TypeDef; + +/** + * @brief Public Key Accelerator (PKA) + */ +typedef struct +{ + __IO uint32_t CR; /*!< PKA control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< PKA status register, Address offset: 0x04 */ + __IO uint32_t CLRFR; /*!< PKA clear flag register, Address offset: 0x08 */ + uint32_t Reserved1[253]; /*!< Reserved Address offset: 0x000C-0x03FC*/ + __IO uint32_t RAM[894]; /*!< PKA RAM, Address offset: 0x0400-0x11F4 */ +} PKA_TypeDef; + +/** + * @brief HW Semaphore HSEM + */ +typedef struct +{ + __IO uint32_t R[32]; /*!< HSEM 2-step write lock and read back registers, Address offset: 00h-7Ch */ + __IO uint32_t RLR[32]; /*!< HSEM 1-step read lock registers, Address offset: 80h-FCh */ + __IO uint32_t C1IER; /*!< HSEM CPU1 interrupt enable register , Address offset: 100h */ + __IO uint32_t C1ICR; /*!< HSEM CPU1 interrupt clear register , Address offset: 104h */ + __IO uint32_t C1ISR; /*!< HSEM CPU1 interrupt status register , Address offset: 108h */ + __IO uint32_t C1MISR; /*!< HSEM CPU1 masked interrupt status register , Address offset: 10Ch */ + __IO uint32_t C2IER; /*!< HSEM CPU2 interrupt enable register , Address offset: 110h */ + __IO uint32_t C2ICR; /*!< HSEM CPU2 interrupt clear register , Address offset: 114h */ + __IO uint32_t C2ISR; /*!< HSEM CPU2 interrupt status register , Address offset: 118h */ + __IO uint32_t C2MISR; /*!< HSEM CPU2 masked interrupt status register , Address offset: 11Ch */ + uint32_t Reserved[8]; /*!< Reserved Address offset: 120h-13Ch*/ + __IO uint32_t CR; /*!< HSEM Semaphore clear register , Address offset: 140h */ + __IO uint32_t KEYR; /*!< HSEM Semaphore clear key register , Address offset: 144h */ +} HSEM_TypeDef; + +typedef struct +{ + __IO uint32_t IER; /*!< HSEM interrupt enable register , Address offset: 0h */ + __IO uint32_t ICR; /*!< HSEM interrupt clear register , Address offset: 4h */ + __IO uint32_t ISR; /*!< HSEM interrupt status register , Address offset: 8h */ + __IO uint32_t MISR; /*!< HSEM masked interrupt status register , Address offset: Ch */ +} HSEM_Common_TypeDef; + +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ + +/*!< Boundary memory map */ +#define FLASH_BASE (0x08000000UL)/*!< FLASH(up to 1 MB) base address */ +#define SRAM_BASE (0x20000000UL)/*!< SRAM(up to 256 KB) base address */ +#define PERIPH_BASE (0x40000000UL)/*!< Peripheral base address */ + +/*!< Memory, OTP and Option bytes */ + +/* Base addresses */ +#define SYSTEM_MEMORY_BASE (0x1FFF0000UL) /*!< System Memory : 28Kb (0x1FFF0000 – 0x1FFF6FFF) */ +#define OTP_AREA_BASE (0x1FFF7000UL) /*!< OTP area : 1kB (0x1FFF7000 – 0x1FFF73FF) */ +#define OPTION_BYTE_BASE (0x1FFF8000UL) /*!< Option Bytes : 4kB (0x1FFF8000 – 0x1FFF8FFF) */ +#define ENGI_BYTE_BASE (0x1FFF7400UL) /*!< Engi Bytes : 3kB (0x1FFF7400 – 0x1FFF7FFF) */ + +#define SRAM1_BASE SRAM_BASE /*!< SRAM1(up to 192 KB) base address */ +#define SRAM2A_BASE (SRAM_BASE + 0x00030000UL)/*!< SRAM2A(32 KB) base address */ +#define SRAM2B_BASE (SRAM_BASE + 0x00038000UL)/*!< SRAM2B(32 KB) base address */ + +/* Memory Size */ +#define FLASH_SIZE (((uint32_t)(*((uint16_t *)FLASHSIZE_BASE)) & (0x07FFUL)) << 10U) +#define SRAM1_SIZE 0x00030000UL /*!< SRAM1 default size : 192 kB */ +#define SRAM2A_SIZE 0x00008000UL /*!< SRAM2a default size : 32 kB */ +#define SRAM2B_SIZE 0x00008000UL /*!< SRAM2b default size : 32 kB */ + +/* End addresses */ +#define SRAM1_END_ADDR (0x2002FFFFUL) /*!< SRAM1 : 192KB (0x20000000 – 0x2002FFFF) */ +#define SRAM2A_END_ADDR (0x20037FFFUL) /*!< SRAM2a (backup) : 32KB (0x20030000 – 0x20037FFF) */ +#define SRAM2B_END_ADDR (0x2003FFFFUL) /*!< SRAM2b (non-backup) : 32KB (0x20038000 – 0x2003FFFF) */ + +#define SYSTEM_MEMORY_END_ADDR (0x1FFF6FFFUL) /*!< System Memory : 28KB (0x1FFF0000 – 0x1FFF6FFF) */ +#define OTP_AREA_END_ADDR (0x1FFF73FFUL) /*!< OTP area : 1KB (0x1FFF7000 – 0x1FFF73FF) */ +#define OPTION_BYTE_END_ADDR (0x1FFF8FFFUL) /*!< Option Bytes : 4KB (0x1FFF8000 – 0x1FFF8FFF) */ +#define ENGI_BYTE_END_ADDR (0x1FFF7FFFUL) /*!< Engi Bytes : 3kB (0x1FFF7400 – 0x1FFF7FFF) */ + +/*!< Peripheral memory map */ +#define APB1PERIPH_BASE PERIPH_BASE +#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) +#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) +#define AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000UL) +#define AHB4PERIPH_BASE (PERIPH_BASE + 0x18000000UL) +#define APB3PERIPH_BASE (PERIPH_BASE + 0x20000000UL) +#define AHB3PERIPH_BASE (PERIPH_BASE + 0x50000000UL) + +/*!< APB1 peripherals */ +#define TIM2_BASE (APB1PERIPH_BASE + 0x00000000UL) +#define LCD_BASE (APB1PERIPH_BASE + 0x00002400UL) +#define RTC_BASE (APB1PERIPH_BASE + 0x00002800UL) +#define WWDG_BASE (APB1PERIPH_BASE + 0x00002C00UL) +#define IWDG_BASE (APB1PERIPH_BASE + 0x00003000UL) +#define SPI2_BASE (APB1PERIPH_BASE + 0x00003800UL) +#define I2C1_BASE (APB1PERIPH_BASE + 0x00005400UL) +#define I2C3_BASE (APB1PERIPH_BASE + 0x00005C00UL) +#define CRS_BASE (APB1PERIPH_BASE + 0x00006000UL) +#define USB1_BASE (APB1PERIPH_BASE + 0x00006800UL) +#define USB1_PMAADDR (APB1PERIPH_BASE + 0x00006C00UL) +#define LPTIM1_BASE (APB1PERIPH_BASE + 0x00007C00UL) +#define LPUART1_BASE (APB1PERIPH_BASE + 0x00008000UL) +#define LPTIM2_BASE (APB1PERIPH_BASE + 0x00009400UL) + +/*!< APB2 peripherals */ +#define SYSCFG_BASE (APB2PERIPH_BASE + 0x00000000UL) +#define VREFBUF_BASE (APB2PERIPH_BASE + 0x00000030UL) +#define COMP1_BASE (APB2PERIPH_BASE + 0x00000200UL) +#define COMP2_BASE (APB2PERIPH_BASE + 0x00000204UL) +#define TIM1_BASE (APB2PERIPH_BASE + 0x00002C00UL) +#define SPI1_BASE (APB2PERIPH_BASE + 0x00003000UL) +#define USART1_BASE (APB2PERIPH_BASE + 0x00003800UL) +#define TIM16_BASE (APB2PERIPH_BASE + 0x00004400UL) +#define TIM17_BASE (APB2PERIPH_BASE + 0x00004800UL) +#define SAI1_BASE (APB2PERIPH_BASE + 0x00005400UL) +#define SAI1_Block_A_BASE (SAI1_BASE + 0x0000004UL) +#define SAI1_Block_B_BASE (SAI1_BASE + 0x0000024UL) + +/*!< AHB1 peripherals */ +#define DMA1_BASE (AHB1PERIPH_BASE + 0x00000000UL) +#define DMA2_BASE (AHB1PERIPH_BASE + 0x00000400UL) +#define DMAMUX1_BASE (AHB1PERIPH_BASE + 0x00000800UL) +#define CRC_BASE (AHB1PERIPH_BASE + 0x00003000UL) +#define TSC_BASE (AHB1PERIPH_BASE + 0x00004000UL) + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) +#define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) +#define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) + +#define DMA2_Channel1_BASE (DMA2_BASE + 0x00000008UL) +#define DMA2_Channel2_BASE (DMA2_BASE + 0x0000001CUL) +#define DMA2_Channel3_BASE (DMA2_BASE + 0x00000030UL) +#define DMA2_Channel4_BASE (DMA2_BASE + 0x00000044UL) +#define DMA2_Channel5_BASE (DMA2_BASE + 0x00000058UL) +#define DMA2_Channel6_BASE (DMA2_BASE + 0x0000006CUL) +#define DMA2_Channel7_BASE (DMA2_BASE + 0x00000080UL) + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x00000004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x00000008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x0000000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x00000010UL) +#define DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x00000014UL) +#define DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x00000018UL) +#define DMAMUX1_Channel7_BASE (DMAMUX1_BASE + 0x0000001CUL) +#define DMAMUX1_Channel8_BASE (DMAMUX1_BASE + 0x00000020UL) +#define DMAMUX1_Channel9_BASE (DMAMUX1_BASE + 0x00000024UL) +#define DMAMUX1_Channel10_BASE (DMAMUX1_BASE + 0x00000028UL) +#define DMAMUX1_Channel11_BASE (DMAMUX1_BASE + 0x0000002CUL) +#define DMAMUX1_Channel12_BASE (DMAMUX1_BASE + 0x00000030UL) +#define DMAMUX1_Channel13_BASE (DMAMUX1_BASE + 0x00000034UL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x00000100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x00000104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x00000108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x0000010CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x00000080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x00000140UL) + +/*!< AHB2 peripherals */ +#define IOPORT_BASE (AHB2PERIPH_BASE + 0x00000000UL) +#define GPIOA_BASE (IOPORT_BASE + 0x00000000UL) +#define GPIOB_BASE (IOPORT_BASE + 0x00000400UL) +#define GPIOC_BASE (IOPORT_BASE + 0x00000800UL) +#define GPIOD_BASE (IOPORT_BASE + 0x00000C00UL) +#define GPIOE_BASE (IOPORT_BASE + 0x00001000UL) +#define GPIOH_BASE (IOPORT_BASE + 0x00001C00UL) + +#define ADC1_BASE (AHB2PERIPH_BASE + 0x08040000UL) +#define ADC1_COMMON_BASE (AHB2PERIPH_BASE + 0x08040300UL) + +#define AES1_BASE (AHB2PERIPH_BASE + 0x08060000UL) + +/*!< AHB Shared peripherals */ +#define RCC_BASE (AHB4PERIPH_BASE + 0x00000000UL) +#define PWR_BASE (AHB4PERIPH_BASE + 0x00000400UL) +#define EXTI_BASE (AHB4PERIPH_BASE + 0x00000800UL) +#define IPCC_BASE (AHB4PERIPH_BASE + 0x00000C00UL) +#define RNG_BASE (AHB4PERIPH_BASE + 0x00001000UL) +#define HSEM_BASE (AHB4PERIPH_BASE + 0x00001400UL) +#define AES2_BASE (AHB4PERIPH_BASE + 0x00001800UL) +#define PKA_BASE (AHB4PERIPH_BASE + 0x00002000UL) +#define FLASH_REG_BASE (AHB4PERIPH_BASE + 0x00004000UL) + +/* Debug MCU registers base address */ +#define DBGMCU_BASE (0xE0042000UL) + + +/*!< AHB3 peripherals */ +#define QUADSPI_BASE (AHB3PERIPH_BASE + 0x00000000UL) /*!< QUADSPI memories accessible over AHB base address */ +#define QUADSPI_R_BASE (AHB3PERIPH_BASE + 0x10001000UL) /*!< QUADSPI control registers base address */ + +/*!< Device Electronic Signature */ +#define PACKAGE_BASE ((uint32_t)0x1FFF7500UL) /*!< Package data register base address */ +#define UID64_BASE ((uint32_t)0x1FFF7580UL) /*!< 64-bit Unique device Identification */ +#define UID_BASE ((uint32_t)0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE ((uint32_t)0x1FFF75E0UL) /*!< Flash size data register base address */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ + +/* Peripherals available on APB1 bus */ +#define TIM2 ((TIM_TypeDef *) TIM2_BASE) +#define LCD ((LCD_TypeDef *) LCD_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C3 ((I2C_TypeDef *) I2C3_BASE) +#define USB ((USB_TypeDef *) USB1_BASE) +#define CRS ((CRS_TypeDef *) CRS_BASE) +#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) +#define LPUART1 ((USART_TypeDef *) LPUART1_BASE) +#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) + +/* Peripherals available on APB2 bus */ +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE) +#define COMP1 ((COMP_TypeDef *) COMP1_BASE) +#define COMP2 ((COMP_TypeDef *) COMP2_BASE) +#define COMP12_COMMON ((COMP_Common_TypeDef *) COMP2_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) +#define SAI1 ((SAI_TypeDef *) SAI1_BASE) +#define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE) +#define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE) + +/* Peripherals available on AHB1 bus */ +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) +#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) + +#define DMA2 ((DMA_TypeDef *) DMA2_BASE) +#define DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE) +#define DMA2_Channel2 ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE) +#define DMA2_Channel3 ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE) +#define DMA2_Channel4 ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE) +#define DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE) +#define DMA2_Channel6 ((DMA_Channel_TypeDef *) DMA2_Channel6_BASE) +#define DMA2_Channel7 ((DMA_Channel_TypeDef *) DMA2_Channel7_BASE) + +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) +#define DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE) +#define DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE) +#define DMAMUX1_Channel7 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel7_BASE) +#define DMAMUX1_Channel8 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel8_BASE) +#define DMAMUX1_Channel9 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel9_BASE) +#define DMAMUX1_Channel10 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel10_BASE) +#define DMAMUX1_Channel11 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel11_BASE) +#define DMAMUX1_Channel12 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel12_BASE) +#define DMAMUX1_Channel13 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel13_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + +#define CRC ((CRC_TypeDef *) CRC_BASE) +#define TSC ((TSC_TypeDef *) TSC_BASE) + +/* Peripherals available on AHB2 bus */ +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) +#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE) +#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE) + +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) + +#define AES1 ((AES_TypeDef *) AES1_BASE) + +/* Peripherals available on AHB shared bus */ +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define IPCC ((IPCC_TypeDef *) IPCC_BASE) +#define IPCC_C1 ((IPCC_CommonTypeDef *) IPCC_BASE) +#define IPCC_C2 ((IPCC_CommonTypeDef *) (IPCC_BASE + 0x10U)) +#define RNG ((RNG_TypeDef *) RNG_BASE) +#define HSEM ((HSEM_TypeDef *) HSEM_BASE) +#define HSEM_COMMON ((HSEM_Common_TypeDef *) (HSEM_BASE + 0x100U)) +#define AES2 ((AES_TypeDef *) AES2_BASE) +#define PKA ((PKA_TypeDef *) PKA_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_REG_BASE) + +/* Peripherals available on AHB3 bus */ +#define QUADSPI ((QUADSPI_TypeDef *) QUADSPI_R_BASE) + +#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + +/** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter (ADC) */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_JEOC_Pos (5U) +#define ADC_ISR_JEOC_Msk (0x1UL << ADC_ISR_JEOC_Pos) /*!< 0x00000020 */ +#define ADC_ISR_JEOC ADC_ISR_JEOC_Msk /*!< ADC group injected end of unitary conversion flag */ +#define ADC_ISR_JEOS_Pos (6U) +#define ADC_ISR_JEOS_Msk (0x1UL << ADC_ISR_JEOS_Pos) /*!< 0x00000040 */ +#define ADC_ISR_JEOS ADC_ISR_JEOS_Msk /*!< ADC group injected end of sequence conversions flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_JQOVF_Pos (10U) +#define ADC_ISR_JQOVF_Msk (0x1UL << ADC_ISR_JQOVF_Pos) /*!< 0x00000400 */ +#define ADC_ISR_JQOVF ADC_ISR_JQOVF_Msk /*!< ADC group injected contexts queue overflow flag */ + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_JEOCIE_Pos (5U) +#define ADC_IER_JEOCIE_Msk (0x1UL << ADC_IER_JEOCIE_Pos) /*!< 0x00000020 */ +#define ADC_IER_JEOCIE ADC_IER_JEOCIE_Msk /*!< ADC group injected end of unitary conversion interrupt */ +#define ADC_IER_JEOSIE_Pos (6U) +#define ADC_IER_JEOSIE_Msk (0x1UL << ADC_IER_JEOSIE_Pos) /*!< 0x00000040 */ +#define ADC_IER_JEOSIE ADC_IER_JEOSIE_Msk /*!< ADC group injected end of sequence conversions interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_JQOVFIE_Pos (10U) +#define ADC_IER_JQOVFIE_Msk (0x1UL << ADC_IER_JQOVFIE_Pos) /*!< 0x00000400 */ +#define ADC_IER_JQOVFIE ADC_IER_JQOVFIE_Msk /*!< ADC group injected contexts queue overflow interrupt */ + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_JADSTART_Pos (3U) +#define ADC_CR_JADSTART_Msk (0x1UL << ADC_CR_JADSTART_Pos) /*!< 0x00000008 */ +#define ADC_CR_JADSTART ADC_CR_JADSTART_Msk /*!< ADC group injected conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_JADSTP_Pos (5U) +#define ADC_CR_JADSTP_Msk (0x1UL << ADC_CR_JADSTP_Pos) /*!< 0x00000020 */ +#define ADC_CR_JADSTP ADC_CR_JADSTP_Msk /*!< ADC group injected conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_DEEPPWD_Pos (29U) +#define ADC_CR_DEEPPWD_Msk (0x1UL << ADC_CR_DEEPPWD_Pos) /*!< 0x20000000 */ +#define ADC_CR_DEEPPWD ADC_CR_DEEPPWD_Msk /*!< ADC deep power down enable */ +#define ADC_CR_ADCALDIF_Pos (30U) +#define ADC_CR_ADCALDIF_Msk (0x1UL << ADC_CR_ADCALDIF_Pos) /*!< 0x40000000 */ +#define ADC_CR_ADCALDIF ADC_CR_ADCALDIF_Msk /*!< ADC differential mode for calibration */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR1 register *****************/ +#define ADC_CFGR_DMAEN_Pos (0U) +#define ADC_CFGR_DMAEN_Msk (0x1UL << ADC_CFGR_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR_DMAEN ADC_CFGR_DMAEN_Msk /*!< ADC DMA enable */ +#define ADC_CFGR_DMACFG_Pos (1U) +#define ADC_CFGR_DMACFG_Msk (0x1UL << ADC_CFGR_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR_DMACFG ADC_CFGR_DMACFG_Msk /*!< ADC DMA configuration */ + +#define ADC_CFGR_RES_Pos (3U) +#define ADC_CFGR_RES_Msk (0x3UL << ADC_CFGR_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR_RES ADC_CFGR_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR_RES_0 (0x1UL << ADC_CFGR_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR_RES_1 (0x2UL << ADC_CFGR_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR_ALIGN_Pos (5U) +#define ADC_CFGR_ALIGN_Msk (0x1UL << ADC_CFGR_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR_ALIGN ADC_CFGR_ALIGN_Msk /*!< ADC data alignement */ + +#define ADC_CFGR_EXTSEL_Pos (6U) +#define ADC_CFGR_EXTSEL_Msk (0xFUL << ADC_CFGR_EXTSEL_Pos) /*!< 0x000003C0 */ +#define ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR_EXTSEL_0 (0x1UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR_EXTSEL_1 (0x2UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR_EXTSEL_2 (0x4UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000100 */ +#define ADC_CFGR_EXTSEL_3 (0x8UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000200 */ + +#define ADC_CFGR_EXTEN_Pos (10U) +#define ADC_CFGR_EXTEN_Msk (0x3UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR_EXTEN ADC_CFGR_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR_EXTEN_0 (0x1UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR_EXTEN_1 (0x2UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR_OVRMOD_Pos (12U) +#define ADC_CFGR_OVRMOD_Msk (0x1UL << ADC_CFGR_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR_OVRMOD ADC_CFGR_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR_CONT_Pos (13U) +#define ADC_CFGR_CONT_Msk (0x1UL << ADC_CFGR_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR_CONT ADC_CFGR_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR_AUTDLY_Pos (14U) +#define ADC_CFGR_AUTDLY_Msk (0x1UL << ADC_CFGR_AUTDLY_Pos) /*!< 0x00004000 */ +#define ADC_CFGR_AUTDLY ADC_CFGR_AUTDLY_Msk /*!< ADC low power auto wait */ + +#define ADC_CFGR_DISCEN_Pos (16U) +#define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR_DISCEN ADC_CFGR_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ + +#define ADC_CFGR_DISCNUM_Pos (17U) +#define ADC_CFGR_DISCNUM_Msk (0x7UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x000E0000 */ +#define ADC_CFGR_DISCNUM ADC_CFGR_DISCNUM_Msk /*!< ADC Discontinuous mode channel count */ +#define ADC_CFGR_DISCNUM_0 (0x1UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00020000 */ +#define ADC_CFGR_DISCNUM_1 (0x2UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00040000 */ +#define ADC_CFGR_DISCNUM_2 (0x4UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00080000 */ + +#define ADC_CFGR_JDISCEN_Pos (20U) +#define ADC_CFGR_JDISCEN_Msk (0x1UL << ADC_CFGR_JDISCEN_Pos) /*!< 0x00100000 */ +#define ADC_CFGR_JDISCEN ADC_CFGR_JDISCEN_Msk /*!< ADC Discontinuous mode on injected channels */ +#define ADC_CFGR_JQM_Pos (21U) +#define ADC_CFGR_JQM_Msk (0x1UL << ADC_CFGR_JQM_Pos) /*!< 0x00200000 */ +#define ADC_CFGR_JQM ADC_CFGR_JQM_Msk /*!< ADC group injected contexts queue mode */ +#define ADC_CFGR_AWD1SGL_Pos (22U) +#define ADC_CFGR_AWD1SGL_Msk (0x1UL << ADC_CFGR_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR_AWD1SGL ADC_CFGR_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR_AWD1EN_Pos (23U) +#define ADC_CFGR_AWD1EN_Msk (0x1UL << ADC_CFGR_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR_AWD1EN ADC_CFGR_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ +#define ADC_CFGR_JAWD1EN_Pos (24U) +#define ADC_CFGR_JAWD1EN_Msk (0x1UL << ADC_CFGR_JAWD1EN_Pos) /*!< 0x01000000 */ +#define ADC_CFGR_JAWD1EN ADC_CFGR_JAWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group injected */ +#define ADC_CFGR_JAUTO_Pos (25U) +#define ADC_CFGR_JAUTO_Msk (0x1UL << ADC_CFGR_JAUTO_Pos) /*!< 0x02000000 */ +#define ADC_CFGR_JAUTO ADC_CFGR_JAUTO_Msk /*!< ADC group injected automatic trigger mode */ + +#define ADC_CFGR_AWD1CH_Pos (26U) +#define ADC_CFGR_AWD1CH_Msk (0x1FUL << ADC_CFGR_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR_AWD1CH_0 (0x01UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR_AWD1CH_1 (0x02UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR_AWD1CH_2 (0x04UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR_AWD1CH_3 (0x08UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ + +#define ADC_CFGR_JQDIS_Pos (31U) +#define ADC_CFGR_JQDIS_Msk (0x1UL << ADC_CFGR_JQDIS_Pos) /*!< 0x00800000 */ +#define ADC_CFGR_JQDIS ADC_CFGR_JQDIS_Msk /*!< ADC group injected contexts queue disable */ + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_ROVSE_Pos (0U) +#define ADC_CFGR2_ROVSE_Msk (0x1UL << ADC_CFGR2_ROVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_ROVSE ADC_CFGR2_ROVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ + +#define ADC_CFGR2_JOVSE_Pos (1U) +#define ADC_CFGR2_JOVSE_Msk (0x1UL << ADC_CFGR2_JOVSE_Pos) /*!< 0x00000002 */ +#define ADC_CFGR2_JOVSE ADC_CFGR2_JOVSE_Msk /*!< ADC oversampler enable on scope ADC group injected */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TROVS_Pos (9U) +#define ADC_CFGR2_TROVS_Msk (0x1UL << ADC_CFGR2_TROVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TROVS ADC_CFGR2_TROVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ + +#define ADC_CFGR2_ROVSM_Pos (10U) +#define ADC_CFGR2_ROVSM_Msk (0x1UL << ADC_CFGR2_ROVSM_Pos) /*!< 0x00000400 */ +#define ADC_CFGR2_ROVSM ADC_CFGR2_ROVSM_Msk /*!< ADC oversampling mode managing interlaced conversions of ADC group regular and group injected */ + +/******************** Bit definition for ADC_SMPR1 register *****************/ +#define ADC_SMPR1_SMP0_Pos (0U) +#define ADC_SMPR1_SMP0_Msk (0x7UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000007 */ +#define ADC_SMPR1_SMP0 ADC_SMPR1_SMP0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR1_SMP0_0 (0x1UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000001 */ +#define ADC_SMPR1_SMP0_1 (0x2UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000002 */ +#define ADC_SMPR1_SMP0_2 (0x4UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR1_SMP1_Pos (3U) +#define ADC_SMPR1_SMP1_Msk (0x7UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000038 */ +#define ADC_SMPR1_SMP1 ADC_SMPR1_SMP1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR1_SMP1_0 (0x1UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000008 */ +#define ADC_SMPR1_SMP1_1 (0x2UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000010 */ +#define ADC_SMPR1_SMP1_2 (0x4UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000020 */ + +#define ADC_SMPR1_SMP2_Pos (6U) +#define ADC_SMPR1_SMP2_Msk (0x7UL << ADC_SMPR1_SMP2_Pos) /*!< 0x000001C0 */ +#define ADC_SMPR1_SMP2 ADC_SMPR1_SMP2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR1_SMP2_0 (0x1UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000040 */ +#define ADC_SMPR1_SMP2_1 (0x2UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000080 */ +#define ADC_SMPR1_SMP2_2 (0x4UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000100 */ + +#define ADC_SMPR1_SMP3_Pos (9U) +#define ADC_SMPR1_SMP3_Msk (0x7UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000E00 */ +#define ADC_SMPR1_SMP3 ADC_SMPR1_SMP3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR1_SMP3_0 (0x1UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000200 */ +#define ADC_SMPR1_SMP3_1 (0x2UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000400 */ +#define ADC_SMPR1_SMP3_2 (0x4UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000800 */ + +#define ADC_SMPR1_SMP4_Pos (12U) +#define ADC_SMPR1_SMP4_Msk (0x7UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00007000 */ +#define ADC_SMPR1_SMP4 ADC_SMPR1_SMP4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR1_SMP4_0 (0x1UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR1_SMP4_1 (0x2UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00002000 */ +#define ADC_SMPR1_SMP4_2 (0x4UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00004000 */ + +#define ADC_SMPR1_SMP5_Pos (15U) +#define ADC_SMPR1_SMP5_Msk (0x7UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00038000 */ +#define ADC_SMPR1_SMP5 ADC_SMPR1_SMP5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR1_SMP5_0 (0x1UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00008000 */ +#define ADC_SMPR1_SMP5_1 (0x2UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00010000 */ +#define ADC_SMPR1_SMP5_2 (0x4UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00020000 */ + +#define ADC_SMPR1_SMP6_Pos (18U) +#define ADC_SMPR1_SMP6_Msk (0x7UL << ADC_SMPR1_SMP6_Pos) /*!< 0x001C0000 */ +#define ADC_SMPR1_SMP6 ADC_SMPR1_SMP6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR1_SMP6_0 (0x1UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00040000 */ +#define ADC_SMPR1_SMP6_1 (0x2UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00080000 */ +#define ADC_SMPR1_SMP6_2 (0x4UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00100000 */ + +#define ADC_SMPR1_SMP7_Pos (21U) +#define ADC_SMPR1_SMP7_Msk (0x7UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00E00000 */ +#define ADC_SMPR1_SMP7 ADC_SMPR1_SMP7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR1_SMP7_0 (0x1UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00200000 */ +#define ADC_SMPR1_SMP7_1 (0x2UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00400000 */ +#define ADC_SMPR1_SMP7_2 (0x4UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00800000 */ + +#define ADC_SMPR1_SMP8_Pos (24U) +#define ADC_SMPR1_SMP8_Msk (0x7UL << ADC_SMPR1_SMP8_Pos) /*!< 0x07000000 */ +#define ADC_SMPR1_SMP8 ADC_SMPR1_SMP8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR1_SMP8_0 (0x1UL << ADC_SMPR1_SMP8_Pos) /*!< 0x01000000 */ +#define ADC_SMPR1_SMP8_1 (0x2UL << ADC_SMPR1_SMP8_Pos) /*!< 0x02000000 */ +#define ADC_SMPR1_SMP8_2 (0x4UL << ADC_SMPR1_SMP8_Pos) /*!< 0x04000000 */ + +#define ADC_SMPR1_SMP9_Pos (27U) +#define ADC_SMPR1_SMP9_Msk (0x7UL << ADC_SMPR1_SMP9_Pos) /*!< 0x38000000 */ +#define ADC_SMPR1_SMP9 ADC_SMPR1_SMP9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR1_SMP9_0 (0x1UL << ADC_SMPR1_SMP9_Pos) /*!< 0x08000000 */ +#define ADC_SMPR1_SMP9_1 (0x2UL << ADC_SMPR1_SMP9_Pos) /*!< 0x10000000 */ +#define ADC_SMPR1_SMP9_2 (0x4UL << ADC_SMPR1_SMP9_Pos) /*!< 0x20000000 */ + +/******************** Bit definition for ADC_SMPR2 register *****************/ +#define ADC_SMPR2_SMP10_Pos (0U) +#define ADC_SMPR2_SMP10_Msk (0x7UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000007 */ +#define ADC_SMPR2_SMP10 ADC_SMPR2_SMP10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR2_SMP10_0 (0x1UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000001 */ +#define ADC_SMPR2_SMP10_1 (0x2UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000002 */ +#define ADC_SMPR2_SMP10_2 (0x4UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR2_SMP11_Pos (3U) +#define ADC_SMPR2_SMP11_Msk (0x7UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000038 */ +#define ADC_SMPR2_SMP11 ADC_SMPR2_SMP11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR2_SMP11_0 (0x1UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000008 */ +#define ADC_SMPR2_SMP11_1 (0x2UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000010 */ +#define ADC_SMPR2_SMP11_2 (0x4UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000020 */ + +#define ADC_SMPR2_SMP12_Pos (6U) +#define ADC_SMPR2_SMP12_Msk (0x7UL << ADC_SMPR2_SMP12_Pos) /*!< 0x000001C0 */ +#define ADC_SMPR2_SMP12 ADC_SMPR2_SMP12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR2_SMP12_0 (0x1UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000040 */ +#define ADC_SMPR2_SMP12_1 (0x2UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000080 */ +#define ADC_SMPR2_SMP12_2 (0x4UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000100 */ + +#define ADC_SMPR2_SMP13_Pos (9U) +#define ADC_SMPR2_SMP13_Msk (0x7UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000E00 */ +#define ADC_SMPR2_SMP13 ADC_SMPR2_SMP13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR2_SMP13_0 (0x1UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000200 */ +#define ADC_SMPR2_SMP13_1 (0x2UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000400 */ +#define ADC_SMPR2_SMP13_2 (0x4UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000800 */ + +#define ADC_SMPR2_SMP14_Pos (12U) +#define ADC_SMPR2_SMP14_Msk (0x7UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00007000 */ +#define ADC_SMPR2_SMP14 ADC_SMPR2_SMP14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR2_SMP14_0 (0x1UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00001000 */ +#define ADC_SMPR2_SMP14_1 (0x2UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00002000 */ +#define ADC_SMPR2_SMP14_2 (0x4UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00004000 */ + +#define ADC_SMPR2_SMP15_Pos (15U) +#define ADC_SMPR2_SMP15_Msk (0x7UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00038000 */ +#define ADC_SMPR2_SMP15 ADC_SMPR2_SMP15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR2_SMP15_0 (0x1UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00008000 */ +#define ADC_SMPR2_SMP15_1 (0x2UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00010000 */ +#define ADC_SMPR2_SMP15_2 (0x4UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00020000 */ + +#define ADC_SMPR2_SMP16_Pos (18U) +#define ADC_SMPR2_SMP16_Msk (0x7UL << ADC_SMPR2_SMP16_Pos) /*!< 0x001C0000 */ +#define ADC_SMPR2_SMP16 ADC_SMPR2_SMP16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR2_SMP16_0 (0x1UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00040000 */ +#define ADC_SMPR2_SMP16_1 (0x2UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00080000 */ +#define ADC_SMPR2_SMP16_2 (0x4UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00100000 */ + +#define ADC_SMPR2_SMP17_Pos (21U) +#define ADC_SMPR2_SMP17_Msk (0x7UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00E00000 */ +#define ADC_SMPR2_SMP17 ADC_SMPR2_SMP17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR2_SMP17_0 (0x1UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00200000 */ +#define ADC_SMPR2_SMP17_1 (0x2UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00400000 */ +#define ADC_SMPR2_SMP17_2 (0x4UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00800000 */ + +#define ADC_SMPR2_SMP18_Pos (24U) +#define ADC_SMPR2_SMP18_Msk (0x7UL << ADC_SMPR2_SMP18_Pos) /*!< 0x07000000 */ +#define ADC_SMPR2_SMP18 ADC_SMPR2_SMP18_Msk /*!< ADC channel 18 sampling time selection */ +#define ADC_SMPR2_SMP18_0 (0x1UL << ADC_SMPR2_SMP18_Pos) /*!< 0x01000000 */ +#define ADC_SMPR2_SMP18_1 (0x2UL << ADC_SMPR2_SMP18_Pos) /*!< 0x02000000 */ +#define ADC_SMPR2_SMP18_2 (0x4UL << ADC_SMPR2_SMP18_Pos) /*!< 0x04000000 */ + +/******************** Bit definition for ADC_TR1 register *******************/ +#define ADC_TR1_LT1_Pos (0U) +#define ADC_TR1_LT1_Msk (0xFFFUL << ADC_TR1_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_TR1_LT1 ADC_TR1_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_TR1_LT1_0 (0x001UL << ADC_TR1_LT1_Pos) /*!< 0x00000001 */ +#define ADC_TR1_LT1_1 (0x002UL << ADC_TR1_LT1_Pos) /*!< 0x00000002 */ +#define ADC_TR1_LT1_2 (0x004UL << ADC_TR1_LT1_Pos) /*!< 0x00000004 */ +#define ADC_TR1_LT1_3 (0x008UL << ADC_TR1_LT1_Pos) /*!< 0x00000008 */ +#define ADC_TR1_LT1_4 (0x010UL << ADC_TR1_LT1_Pos) /*!< 0x00000010 */ +#define ADC_TR1_LT1_5 (0x020UL << ADC_TR1_LT1_Pos) /*!< 0x00000020 */ +#define ADC_TR1_LT1_6 (0x040UL << ADC_TR1_LT1_Pos) /*!< 0x00000040 */ +#define ADC_TR1_LT1_7 (0x080UL << ADC_TR1_LT1_Pos) /*!< 0x00000080 */ +#define ADC_TR1_LT1_8 (0x100UL << ADC_TR1_LT1_Pos) /*!< 0x00000100 */ +#define ADC_TR1_LT1_9 (0x200UL << ADC_TR1_LT1_Pos) /*!< 0x00000200 */ +#define ADC_TR1_LT1_10 (0x400UL << ADC_TR1_LT1_Pos) /*!< 0x00000400 */ +#define ADC_TR1_LT1_11 (0x800UL << ADC_TR1_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_TR1_HT1_Pos (16U) +#define ADC_TR1_HT1_Msk (0xFFFUL << ADC_TR1_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_TR1_HT1 ADC_TR1_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_TR1_HT1_0 (0x001UL << ADC_TR1_HT1_Pos) /*!< 0x00010000 */ +#define ADC_TR1_HT1_1 (0x002UL << ADC_TR1_HT1_Pos) /*!< 0x00020000 */ +#define ADC_TR1_HT1_2 (0x004UL << ADC_TR1_HT1_Pos) /*!< 0x00040000 */ +#define ADC_TR1_HT1_3 (0x008UL << ADC_TR1_HT1_Pos) /*!< 0x00080000 */ +#define ADC_TR1_HT1_4 (0x010UL << ADC_TR1_HT1_Pos) /*!< 0x00100000 */ +#define ADC_TR1_HT1_5 (0x020UL << ADC_TR1_HT1_Pos) /*!< 0x00200000 */ +#define ADC_TR1_HT1_6 (0x040UL << ADC_TR1_HT1_Pos) /*!< 0x00400000 */ +#define ADC_TR1_HT1_7 (0x080UL << ADC_TR1_HT1_Pos) /*!< 0x00800000 */ +#define ADC_TR1_HT1_8 (0x100UL << ADC_TR1_HT1_Pos) /*!< 0x01000000 */ +#define ADC_TR1_HT1_9 (0x200UL << ADC_TR1_HT1_Pos) /*!< 0x02000000 */ +#define ADC_TR1_HT1_10 (0x400UL << ADC_TR1_HT1_Pos) /*!< 0x04000000 */ +#define ADC_TR1_HT1_11 (0x800UL << ADC_TR1_HT1_Pos) /*!< 0x08000000 */ + +/******************** Bit definition for ADC_TR2 register *******************/ +#define ADC_TR2_LT2_Pos (0U) +#define ADC_TR2_LT2_Msk (0xFFUL << ADC_TR2_LT2_Pos) /*!< 0x000000FF */ +#define ADC_TR2_LT2 ADC_TR2_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_TR2_LT2_0 (0x01UL << ADC_TR2_LT2_Pos) /*!< 0x00000001 */ +#define ADC_TR2_LT2_1 (0x02UL << ADC_TR2_LT2_Pos) /*!< 0x00000002 */ +#define ADC_TR2_LT2_2 (0x04UL << ADC_TR2_LT2_Pos) /*!< 0x00000004 */ +#define ADC_TR2_LT2_3 (0x08UL << ADC_TR2_LT2_Pos) /*!< 0x00000008 */ +#define ADC_TR2_LT2_4 (0x10UL << ADC_TR2_LT2_Pos) /*!< 0x00000010 */ +#define ADC_TR2_LT2_5 (0x20UL << ADC_TR2_LT2_Pos) /*!< 0x00000020 */ +#define ADC_TR2_LT2_6 (0x40UL << ADC_TR2_LT2_Pos) /*!< 0x00000040 */ +#define ADC_TR2_LT2_7 (0x80UL << ADC_TR2_LT2_Pos) /*!< 0x00000080 */ + +#define ADC_TR2_HT2_Pos (16U) +#define ADC_TR2_HT2_Msk (0xFFUL << ADC_TR2_HT2_Pos) /*!< 0x00FF0000 */ +#define ADC_TR2_HT2 ADC_TR2_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_TR2_HT2_0 (0x01UL << ADC_TR2_HT2_Pos) /*!< 0x00010000 */ +#define ADC_TR2_HT2_1 (0x02UL << ADC_TR2_HT2_Pos) /*!< 0x00020000 */ +#define ADC_TR2_HT2_2 (0x04UL << ADC_TR2_HT2_Pos) /*!< 0x00040000 */ +#define ADC_TR2_HT2_3 (0x08UL << ADC_TR2_HT2_Pos) /*!< 0x00080000 */ +#define ADC_TR2_HT2_4 (0x10UL << ADC_TR2_HT2_Pos) /*!< 0x00100000 */ +#define ADC_TR2_HT2_5 (0x20UL << ADC_TR2_HT2_Pos) /*!< 0x00200000 */ +#define ADC_TR2_HT2_6 (0x40UL << ADC_TR2_HT2_Pos) /*!< 0x00400000 */ +#define ADC_TR2_HT2_7 (0x80UL << ADC_TR2_HT2_Pos) /*!< 0x00800000 */ + +/******************** Bit definition for ADC_TR3 register *******************/ +#define ADC_TR3_LT3_Pos (0U) +#define ADC_TR3_LT3_Msk (0xFFUL << ADC_TR3_LT3_Pos) /*!< 0x000000FF */ +#define ADC_TR3_LT3 ADC_TR3_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_TR3_LT3_0 (0x01UL << ADC_TR3_LT3_Pos) /*!< 0x00000001 */ +#define ADC_TR3_LT3_1 (0x02UL << ADC_TR3_LT3_Pos) /*!< 0x00000002 */ +#define ADC_TR3_LT3_2 (0x04UL << ADC_TR3_LT3_Pos) /*!< 0x00000004 */ +#define ADC_TR3_LT3_3 (0x08UL << ADC_TR3_LT3_Pos) /*!< 0x00000008 */ +#define ADC_TR3_LT3_4 (0x10UL << ADC_TR3_LT3_Pos) /*!< 0x00000010 */ +#define ADC_TR3_LT3_5 (0x20UL << ADC_TR3_LT3_Pos) /*!< 0x00000020 */ +#define ADC_TR3_LT3_6 (0x40UL << ADC_TR3_LT3_Pos) /*!< 0x00000040 */ +#define ADC_TR3_LT3_7 (0x80UL << ADC_TR3_LT3_Pos) /*!< 0x00000080 */ + +#define ADC_TR3_HT3_Pos (16U) +#define ADC_TR3_HT3_Msk (0xFFUL << ADC_TR3_HT3_Pos) /*!< 0x00FF0000 */ +#define ADC_TR3_HT3 ADC_TR3_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_TR3_HT3_0 (0x01UL << ADC_TR3_HT3_Pos) /*!< 0x00010000 */ +#define ADC_TR3_HT3_1 (0x02UL << ADC_TR3_HT3_Pos) /*!< 0x00020000 */ +#define ADC_TR3_HT3_2 (0x04UL << ADC_TR3_HT3_Pos) /*!< 0x00040000 */ +#define ADC_TR3_HT3_3 (0x08UL << ADC_TR3_HT3_Pos) /*!< 0x00080000 */ +#define ADC_TR3_HT3_4 (0x10UL << ADC_TR3_HT3_Pos) /*!< 0x00100000 */ +#define ADC_TR3_HT3_5 (0x20UL << ADC_TR3_HT3_Pos) /*!< 0x00200000 */ +#define ADC_TR3_HT3_6 (0x40UL << ADC_TR3_HT3_Pos) /*!< 0x00400000 */ +#define ADC_TR3_HT3_7 (0x80UL << ADC_TR3_HT3_Pos) /*!< 0x00800000 */ + +/******************** Bit definition for ADC_SQR1 register ******************/ +#define ADC_SQR1_L_Pos (0U) +#define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) /*!< 0x0000000F */ +#define ADC_SQR1_L ADC_SQR1_L_Msk /*!< ADC group regular sequencer scan length */ +#define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) /*!< 0x00000001 */ +#define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) /*!< 0x00000002 */ +#define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) /*!< 0x00000004 */ +#define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) /*!< 0x00000008 */ + +#define ADC_SQR1_SQ1_Pos (6U) +#define ADC_SQR1_SQ1_Msk (0x1FUL << ADC_SQR1_SQ1_Pos) /*!< 0x000007C0 */ +#define ADC_SQR1_SQ1 ADC_SQR1_SQ1_Msk /*!< ADC group regular sequencer rank 1 */ +#define ADC_SQR1_SQ1_0 (0x01UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000040 */ +#define ADC_SQR1_SQ1_1 (0x02UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000080 */ +#define ADC_SQR1_SQ1_2 (0x04UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000100 */ +#define ADC_SQR1_SQ1_3 (0x08UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000200 */ +#define ADC_SQR1_SQ1_4 (0x10UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000400 */ + +#define ADC_SQR1_SQ2_Pos (12U) +#define ADC_SQR1_SQ2_Msk (0x1FUL << ADC_SQR1_SQ2_Pos) /*!< 0x0001F000 */ +#define ADC_SQR1_SQ2 ADC_SQR1_SQ2_Msk /*!< ADC group regular sequencer rank 2 */ +#define ADC_SQR1_SQ2_0 (0x01UL << ADC_SQR1_SQ2_Pos) /*!< 0x00001000 */ +#define ADC_SQR1_SQ2_1 (0x02UL << ADC_SQR1_SQ2_Pos) /*!< 0x00002000 */ +#define ADC_SQR1_SQ2_2 (0x04UL << ADC_SQR1_SQ2_Pos) /*!< 0x00004000 */ +#define ADC_SQR1_SQ2_3 (0x08UL << ADC_SQR1_SQ2_Pos) /*!< 0x00008000 */ +#define ADC_SQR1_SQ2_4 (0x10UL << ADC_SQR1_SQ2_Pos) /*!< 0x00010000 */ + +#define ADC_SQR1_SQ3_Pos (18U) +#define ADC_SQR1_SQ3_Msk (0x1FUL << ADC_SQR1_SQ3_Pos) /*!< 0x007C0000 */ +#define ADC_SQR1_SQ3 ADC_SQR1_SQ3_Msk /*!< ADC group regular sequencer rank 3 */ +#define ADC_SQR1_SQ3_0 (0x01UL << ADC_SQR1_SQ3_Pos) /*!< 0x00040000 */ +#define ADC_SQR1_SQ3_1 (0x02UL << ADC_SQR1_SQ3_Pos) /*!< 0x00080000 */ +#define ADC_SQR1_SQ3_2 (0x04UL << ADC_SQR1_SQ3_Pos) /*!< 0x00100000 */ +#define ADC_SQR1_SQ3_3 (0x08UL << ADC_SQR1_SQ3_Pos) /*!< 0x00200000 */ +#define ADC_SQR1_SQ3_4 (0x10UL << ADC_SQR1_SQ3_Pos) /*!< 0x00400000 */ + +#define ADC_SQR1_SQ4_Pos (24U) +#define ADC_SQR1_SQ4_Msk (0x1FUL << ADC_SQR1_SQ4_Pos) /*!< 0x1F000000 */ +#define ADC_SQR1_SQ4 ADC_SQR1_SQ4_Msk /*!< ADC group regular sequencer rank 4 */ +#define ADC_SQR1_SQ4_0 (0x01UL << ADC_SQR1_SQ4_Pos) /*!< 0x01000000 */ +#define ADC_SQR1_SQ4_1 (0x02UL << ADC_SQR1_SQ4_Pos) /*!< 0x02000000 */ +#define ADC_SQR1_SQ4_2 (0x04UL << ADC_SQR1_SQ4_Pos) /*!< 0x04000000 */ +#define ADC_SQR1_SQ4_3 (0x08UL << ADC_SQR1_SQ4_Pos) /*!< 0x08000000 */ +#define ADC_SQR1_SQ4_4 (0x10UL << ADC_SQR1_SQ4_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR2 register ******************/ +#define ADC_SQR2_SQ5_Pos (0U) +#define ADC_SQR2_SQ5_Msk (0x1FUL << ADC_SQR2_SQ5_Pos) /*!< 0x0000001F */ +#define ADC_SQR2_SQ5 ADC_SQR2_SQ5_Msk /*!< ADC group regular sequencer rank 5 */ +#define ADC_SQR2_SQ5_0 (0x01UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000001 */ +#define ADC_SQR2_SQ5_1 (0x02UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000002 */ +#define ADC_SQR2_SQ5_2 (0x04UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000004 */ +#define ADC_SQR2_SQ5_3 (0x08UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000008 */ +#define ADC_SQR2_SQ5_4 (0x10UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000010 */ + +#define ADC_SQR2_SQ6_Pos (6U) +#define ADC_SQR2_SQ6_Msk (0x1FUL << ADC_SQR2_SQ6_Pos) /*!< 0x000007C0 */ +#define ADC_SQR2_SQ6 ADC_SQR2_SQ6_Msk /*!< ADC group regular sequencer rank 6 */ +#define ADC_SQR2_SQ6_0 (0x01UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000040 */ +#define ADC_SQR2_SQ6_1 (0x02UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000080 */ +#define ADC_SQR2_SQ6_2 (0x04UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000100 */ +#define ADC_SQR2_SQ6_3 (0x08UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000200 */ +#define ADC_SQR2_SQ6_4 (0x10UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000400 */ + +#define ADC_SQR2_SQ7_Pos (12U) +#define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) /*!< 0x0001F000 */ +#define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!< ADC group regular sequencer rank 7 */ +#define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) /*!< 0x00001000 */ +#define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) /*!< 0x00002000 */ +#define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) /*!< 0x00004000 */ +#define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) /*!< 0x00008000 */ +#define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) /*!< 0x00010000 */ + +#define ADC_SQR2_SQ8_Pos (18U) +#define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) /*!< 0x007C0000 */ +#define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!< ADC group regular sequencer rank 8 */ +#define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) /*!< 0x00040000 */ +#define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) /*!< 0x00080000 */ +#define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) /*!< 0x00100000 */ +#define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) /*!< 0x00200000 */ +#define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) /*!< 0x00400000 */ + +#define ADC_SQR2_SQ9_Pos (24U) +#define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) /*!< 0x1F000000 */ +#define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!< ADC group regular sequencer rank 9 */ +#define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) /*!< 0x01000000 */ +#define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) /*!< 0x02000000 */ +#define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) /*!< 0x04000000 */ +#define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) /*!< 0x08000000 */ +#define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR3 register ******************/ +#define ADC_SQR3_SQ10_Pos (0U) +#define ADC_SQR3_SQ10_Msk (0x1FUL << ADC_SQR3_SQ10_Pos) /*!< 0x0000001F */ +#define ADC_SQR3_SQ10 ADC_SQR3_SQ10_Msk /*!< ADC group regular sequencer rank 10 */ +#define ADC_SQR3_SQ10_0 (0x01UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000001 */ +#define ADC_SQR3_SQ10_1 (0x02UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000002 */ +#define ADC_SQR3_SQ10_2 (0x04UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000004 */ +#define ADC_SQR3_SQ10_3 (0x08UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000008 */ +#define ADC_SQR3_SQ10_4 (0x10UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000010 */ + +#define ADC_SQR3_SQ11_Pos (6U) +#define ADC_SQR3_SQ11_Msk (0x1FUL << ADC_SQR3_SQ11_Pos) /*!< 0x000007C0 */ +#define ADC_SQR3_SQ11 ADC_SQR3_SQ11_Msk /*!< ADC group regular sequencer rank 11 */ +#define ADC_SQR3_SQ11_0 (0x01UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000040 */ +#define ADC_SQR3_SQ11_1 (0x02UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000080 */ +#define ADC_SQR3_SQ11_2 (0x04UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000100 */ +#define ADC_SQR3_SQ11_3 (0x08UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000200 */ +#define ADC_SQR3_SQ11_4 (0x10UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000400 */ + +#define ADC_SQR3_SQ12_Pos (12U) +#define ADC_SQR3_SQ12_Msk (0x1FUL << ADC_SQR3_SQ12_Pos) /*!< 0x0001F000 */ +#define ADC_SQR3_SQ12 ADC_SQR3_SQ12_Msk /*!< ADC group regular sequencer rank 12 */ +#define ADC_SQR3_SQ12_0 (0x01UL << ADC_SQR3_SQ12_Pos) /*!< 0x00001000 */ +#define ADC_SQR3_SQ12_1 (0x02UL << ADC_SQR3_SQ12_Pos) /*!< 0x00002000 */ +#define ADC_SQR3_SQ12_2 (0x04UL << ADC_SQR3_SQ12_Pos) /*!< 0x00004000 */ +#define ADC_SQR3_SQ12_3 (0x08UL << ADC_SQR3_SQ12_Pos) /*!< 0x00008000 */ +#define ADC_SQR3_SQ12_4 (0x10UL << ADC_SQR3_SQ12_Pos) /*!< 0x00010000 */ + +#define ADC_SQR3_SQ13_Pos (18U) +#define ADC_SQR3_SQ13_Msk (0x1FUL << ADC_SQR3_SQ13_Pos) /*!< 0x007C0000 */ +#define ADC_SQR3_SQ13 ADC_SQR3_SQ13_Msk /*!< ADC group regular sequencer rank 13 */ +#define ADC_SQR3_SQ13_0 (0x01UL << ADC_SQR3_SQ13_Pos) /*!< 0x00040000 */ +#define ADC_SQR3_SQ13_1 (0x02UL << ADC_SQR3_SQ13_Pos) /*!< 0x00080000 */ +#define ADC_SQR3_SQ13_2 (0x04UL << ADC_SQR3_SQ13_Pos) /*!< 0x00100000 */ +#define ADC_SQR3_SQ13_3 (0x08UL << ADC_SQR3_SQ13_Pos) /*!< 0x00200000 */ +#define ADC_SQR3_SQ13_4 (0x10UL << ADC_SQR3_SQ13_Pos) /*!< 0x00400000 */ + +#define ADC_SQR3_SQ14_Pos (24U) +#define ADC_SQR3_SQ14_Msk (0x1FUL << ADC_SQR3_SQ14_Pos) /*!< 0x1F000000 */ +#define ADC_SQR3_SQ14 ADC_SQR3_SQ14_Msk /*!< ADC group regular sequencer rank 14 */ +#define ADC_SQR3_SQ14_0 (0x01UL << ADC_SQR3_SQ14_Pos) /*!< 0x01000000 */ +#define ADC_SQR3_SQ14_1 (0x02UL << ADC_SQR3_SQ14_Pos) /*!< 0x02000000 */ +#define ADC_SQR3_SQ14_2 (0x04UL << ADC_SQR3_SQ14_Pos) /*!< 0x04000000 */ +#define ADC_SQR3_SQ14_3 (0x08UL << ADC_SQR3_SQ14_Pos) /*!< 0x08000000 */ +#define ADC_SQR3_SQ14_4 (0x10UL << ADC_SQR3_SQ14_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR4 register ******************/ +#define ADC_SQR4_SQ15_Pos (0U) +#define ADC_SQR4_SQ15_Msk (0x1FUL << ADC_SQR4_SQ15_Pos) /*!< 0x0000001F */ +#define ADC_SQR4_SQ15 ADC_SQR4_SQ15_Msk /*!< ADC group regular sequencer rank 15 */ +#define ADC_SQR4_SQ15_0 (0x01UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000001 */ +#define ADC_SQR4_SQ15_1 (0x02UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000002 */ +#define ADC_SQR4_SQ15_2 (0x04UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000004 */ +#define ADC_SQR4_SQ15_3 (0x08UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000008 */ +#define ADC_SQR4_SQ15_4 (0x10UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000010 */ + +#define ADC_SQR4_SQ16_Pos (6U) +#define ADC_SQR4_SQ16_Msk (0x1FUL << ADC_SQR4_SQ16_Pos) /*!< 0x000007C0 */ +#define ADC_SQR4_SQ16 ADC_SQR4_SQ16_Msk /*!< ADC group regular sequencer rank 16 */ +#define ADC_SQR4_SQ16_0 (0x01UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000040 */ +#define ADC_SQR4_SQ16_1 (0x02UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000080 */ +#define ADC_SQR4_SQ16_2 (0x04UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000100 */ +#define ADC_SQR4_SQ16_3 (0x08UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000200 */ +#define ADC_SQR4_SQ16_4 (0x10UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000400 */ + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_RDATA_Pos (0U) +#define ADC_DR_RDATA_Msk (0xFFFFUL << ADC_DR_RDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_RDATA ADC_DR_RDATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_RDATA_0 (0x0001UL << ADC_DR_RDATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_RDATA_1 (0x0002UL << ADC_DR_RDATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_RDATA_2 (0x0004UL << ADC_DR_RDATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_RDATA_3 (0x0008UL << ADC_DR_RDATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_RDATA_4 (0x0010UL << ADC_DR_RDATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_RDATA_5 (0x0020UL << ADC_DR_RDATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_RDATA_6 (0x0040UL << ADC_DR_RDATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_RDATA_7 (0x0080UL << ADC_DR_RDATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_RDATA_8 (0x0100UL << ADC_DR_RDATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_RDATA_9 (0x0200UL << ADC_DR_RDATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_RDATA_10 (0x0400UL << ADC_DR_RDATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_RDATA_11 (0x0800UL << ADC_DR_RDATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_RDATA_12 (0x1000UL << ADC_DR_RDATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_RDATA_13 (0x2000UL << ADC_DR_RDATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_RDATA_14 (0x4000UL << ADC_DR_RDATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_RDATA_15 (0x8000UL << ADC_DR_RDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JSQR register ******************/ +#define ADC_JSQR_JL_Pos (0U) +#define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) /*!< 0x00000003 */ +#define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!< ADC group injected sequencer scan length */ +#define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) /*!< 0x00000001 */ +#define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) /*!< 0x00000002 */ + +#define ADC_JSQR_JEXTSEL_Pos (2U) +#define ADC_JSQR_JEXTSEL_Msk (0xFUL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x0000003C */ +#define ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_Msk /*!< ADC group injected external trigger source */ +#define ADC_JSQR_JEXTSEL_0 (0x1UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000004 */ +#define ADC_JSQR_JEXTSEL_1 (0x2UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000008 */ +#define ADC_JSQR_JEXTSEL_2 (0x4UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000010 */ +#define ADC_JSQR_JEXTSEL_3 (0x8UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000020 */ + +#define ADC_JSQR_JEXTEN_Pos (6U) +#define ADC_JSQR_JEXTEN_Msk (0x3UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x000000C0 */ +#define ADC_JSQR_JEXTEN ADC_JSQR_JEXTEN_Msk /*!< ADC group injected external trigger polarity */ +#define ADC_JSQR_JEXTEN_0 (0x1UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000040 */ +#define ADC_JSQR_JEXTEN_1 (0x2UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000080 */ + +#define ADC_JSQR_JSQ1_Pos (8U) +#define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) /*!< 0x00001F00 */ +#define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!< ADC group injected sequencer rank 1 */ +#define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000100 */ +#define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000200 */ +#define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000400 */ +#define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000800 */ +#define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00001000 */ + +#define ADC_JSQR_JSQ2_Pos (14U) +#define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) /*!< 0x0007C000 */ +#define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!< ADC group injected sequencer rank 2 */ +#define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00004000 */ +#define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00008000 */ +#define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00010000 */ +#define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00020000 */ +#define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00040000 */ + +#define ADC_JSQR_JSQ3_Pos (20U) +#define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) /*!< 0x01F00000 */ +#define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!< ADC group injected sequencer rank 3 */ +#define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00100000 */ +#define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00200000 */ +#define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00400000 */ +#define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00800000 */ +#define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) /*!< 0x01000000 */ + +#define ADC_JSQR_JSQ4_Pos (26U) +#define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) /*!< 0x7C000000 */ +#define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!< ADC group injected sequencer rank 4 */ +#define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) /*!< 0x04000000 */ +#define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) /*!< 0x08000000 */ +#define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) /*!< 0x10000000 */ +#define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) /*!< 0x20000000 */ +#define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_OFR1 register ******************/ +#define ADC_OFR1_OFFSET1_Pos (0U) +#define ADC_OFR1_OFFSET1_Msk (0xFFFUL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000FFF */ +#define ADC_OFR1_OFFSET1 ADC_OFR1_OFFSET1_Msk /*!< ADC offset number 1 offset level */ +#define ADC_OFR1_OFFSET1_0 (0x001UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000001 */ +#define ADC_OFR1_OFFSET1_1 (0x002UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000002 */ +#define ADC_OFR1_OFFSET1_2 (0x004UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000004 */ +#define ADC_OFR1_OFFSET1_3 (0x008UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000008 */ +#define ADC_OFR1_OFFSET1_4 (0x010UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000010 */ +#define ADC_OFR1_OFFSET1_5 (0x020UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000020 */ +#define ADC_OFR1_OFFSET1_6 (0x040UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000040 */ +#define ADC_OFR1_OFFSET1_7 (0x080UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000080 */ +#define ADC_OFR1_OFFSET1_8 (0x100UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000100 */ +#define ADC_OFR1_OFFSET1_9 (0x200UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000200 */ +#define ADC_OFR1_OFFSET1_10 (0x400UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000400 */ +#define ADC_OFR1_OFFSET1_11 (0x800UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000800 */ + +#define ADC_OFR1_OFFSET1_CH_Pos (26U) +#define ADC_OFR1_OFFSET1_CH_Msk (0x1FUL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR1_OFFSET1_CH ADC_OFR1_OFFSET1_CH_Msk /*!< ADC offset number 1 channel selection */ +#define ADC_OFR1_OFFSET1_CH_0 (0x01UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR1_OFFSET1_CH_1 (0x02UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR1_OFFSET1_CH_2 (0x04UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR1_OFFSET1_CH_3 (0x08UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR1_OFFSET1_CH_4 (0x10UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR1_OFFSET1_EN_Pos (31U) +#define ADC_OFR1_OFFSET1_EN_Msk (0x1UL << ADC_OFR1_OFFSET1_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR1_OFFSET1_EN ADC_OFR1_OFFSET1_EN_Msk /*!< ADC offset number 1 enable */ + +/******************** Bit definition for ADC_OFR2 register ******************/ +#define ADC_OFR2_OFFSET2_Pos (0U) +#define ADC_OFR2_OFFSET2_Msk (0xFFFUL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000FFF */ +#define ADC_OFR2_OFFSET2 ADC_OFR2_OFFSET2_Msk /*!< ADC offset number 2 offset level */ +#define ADC_OFR2_OFFSET2_0 (0x001UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000001 */ +#define ADC_OFR2_OFFSET2_1 (0x002UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000002 */ +#define ADC_OFR2_OFFSET2_2 (0x004UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000004 */ +#define ADC_OFR2_OFFSET2_3 (0x008UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000008 */ +#define ADC_OFR2_OFFSET2_4 (0x010UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000010 */ +#define ADC_OFR2_OFFSET2_5 (0x020UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000020 */ +#define ADC_OFR2_OFFSET2_6 (0x040UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000040 */ +#define ADC_OFR2_OFFSET2_7 (0x080UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000080 */ +#define ADC_OFR2_OFFSET2_8 (0x100UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000100 */ +#define ADC_OFR2_OFFSET2_9 (0x200UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000200 */ +#define ADC_OFR2_OFFSET2_10 (0x400UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000400 */ +#define ADC_OFR2_OFFSET2_11 (0x800UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000800 */ + +#define ADC_OFR2_OFFSET2_CH_Pos (26U) +#define ADC_OFR2_OFFSET2_CH_Msk (0x1FUL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR2_OFFSET2_CH ADC_OFR2_OFFSET2_CH_Msk /*!< ADC offset number 2 channel selection */ +#define ADC_OFR2_OFFSET2_CH_0 (0x01UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR2_OFFSET2_CH_1 (0x02UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR2_OFFSET2_CH_2 (0x04UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR2_OFFSET2_CH_3 (0x08UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR2_OFFSET2_CH_4 (0x10UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR2_OFFSET2_EN_Pos (31U) +#define ADC_OFR2_OFFSET2_EN_Msk (0x1UL << ADC_OFR2_OFFSET2_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR2_OFFSET2_EN ADC_OFR2_OFFSET2_EN_Msk /*!< ADC offset number 2 enable */ + +/******************** Bit definition for ADC_OFR3 register ******************/ +#define ADC_OFR3_OFFSET3_Pos (0U) +#define ADC_OFR3_OFFSET3_Msk (0xFFFUL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000FFF */ +#define ADC_OFR3_OFFSET3 ADC_OFR3_OFFSET3_Msk /*!< ADC offset number 3 offset level */ +#define ADC_OFR3_OFFSET3_0 (0x001UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000001 */ +#define ADC_OFR3_OFFSET3_1 (0x002UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000002 */ +#define ADC_OFR3_OFFSET3_2 (0x004UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000004 */ +#define ADC_OFR3_OFFSET3_3 (0x008UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000008 */ +#define ADC_OFR3_OFFSET3_4 (0x010UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000010 */ +#define ADC_OFR3_OFFSET3_5 (0x020UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000020 */ +#define ADC_OFR3_OFFSET3_6 (0x040UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000040 */ +#define ADC_OFR3_OFFSET3_7 (0x080UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000080 */ +#define ADC_OFR3_OFFSET3_8 (0x100UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000100 */ +#define ADC_OFR3_OFFSET3_9 (0x200UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000200 */ +#define ADC_OFR3_OFFSET3_10 (0x400UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000400 */ +#define ADC_OFR3_OFFSET3_11 (0x800UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000800 */ + +#define ADC_OFR3_OFFSET3_CH_Pos (26U) +#define ADC_OFR3_OFFSET3_CH_Msk (0x1FUL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR3_OFFSET3_CH ADC_OFR3_OFFSET3_CH_Msk /*!< ADC offset number 3 channel selection */ +#define ADC_OFR3_OFFSET3_CH_0 (0x01UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR3_OFFSET3_CH_1 (0x02UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR3_OFFSET3_CH_2 (0x04UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR3_OFFSET3_CH_3 (0x08UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR3_OFFSET3_CH_4 (0x10UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR3_OFFSET3_EN_Pos (31U) +#define ADC_OFR3_OFFSET3_EN_Msk (0x1UL << ADC_OFR3_OFFSET3_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR3_OFFSET3_EN ADC_OFR3_OFFSET3_EN_Msk /*!< ADC offset number 3 enable */ + +/******************** Bit definition for ADC_OFR4 register ******************/ +#define ADC_OFR4_OFFSET4_Pos (0U) +#define ADC_OFR4_OFFSET4_Msk (0xFFFUL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000FFF */ +#define ADC_OFR4_OFFSET4 ADC_OFR4_OFFSET4_Msk /*!< ADC offset number 4 offset level */ +#define ADC_OFR4_OFFSET4_0 (0x001UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000001 */ +#define ADC_OFR4_OFFSET4_1 (0x002UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000002 */ +#define ADC_OFR4_OFFSET4_2 (0x004UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000004 */ +#define ADC_OFR4_OFFSET4_3 (0x008UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000008 */ +#define ADC_OFR4_OFFSET4_4 (0x010UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000010 */ +#define ADC_OFR4_OFFSET4_5 (0x020UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000020 */ +#define ADC_OFR4_OFFSET4_6 (0x040UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000040 */ +#define ADC_OFR4_OFFSET4_7 (0x080UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000080 */ +#define ADC_OFR4_OFFSET4_8 (0x100UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000100 */ +#define ADC_OFR4_OFFSET4_9 (0x200UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000200 */ +#define ADC_OFR4_OFFSET4_10 (0x400UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000400 */ +#define ADC_OFR4_OFFSET4_11 (0x800UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000800 */ + +#define ADC_OFR4_OFFSET4_CH_Pos (26U) +#define ADC_OFR4_OFFSET4_CH_Msk (0x1FUL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR4_OFFSET4_CH ADC_OFR4_OFFSET4_CH_Msk /*!< ADC offset number 4 channel selection */ +#define ADC_OFR4_OFFSET4_CH_0 (0x01UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR4_OFFSET4_CH_1 (0x02UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR4_OFFSET4_CH_2 (0x04UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR4_OFFSET4_CH_3 (0x08UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR4_OFFSET4_CH_4 (0x10UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR4_OFFSET4_EN_Pos (31U) +#define ADC_OFR4_OFFSET4_EN_Msk (0x1UL << ADC_OFR4_OFFSET4_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR4_OFFSET4_EN ADC_OFR4_OFFSET4_EN_Msk /*!< ADC offset number 4 enable */ + +/******************** Bit definition for ADC_JDR1 register ******************/ +#define ADC_JDR1_JDATA_Pos (0U) +#define ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!< ADC group injected sequencer rank 1 conversion data */ +#define ADC_JDR1_JDATA_0 (0x0001UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR1_JDATA_1 (0x0002UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR1_JDATA_2 (0x0004UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR1_JDATA_3 (0x0008UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR1_JDATA_4 (0x0010UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR1_JDATA_5 (0x0020UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR1_JDATA_6 (0x0040UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR1_JDATA_7 (0x0080UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR1_JDATA_8 (0x0100UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR1_JDATA_9 (0x0200UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR1_JDATA_10 (0x0400UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR1_JDATA_11 (0x0800UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR1_JDATA_12 (0x1000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR1_JDATA_13 (0x2000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR1_JDATA_14 (0x4000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR1_JDATA_15 (0x8000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR2 register ******************/ +#define ADC_JDR2_JDATA_Pos (0U) +#define ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!< ADC group injected sequencer rank 2 conversion data */ +#define ADC_JDR2_JDATA_0 (0x0001UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR2_JDATA_1 (0x0002UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR2_JDATA_2 (0x0004UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR2_JDATA_3 (0x0008UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR2_JDATA_4 (0x0010UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR2_JDATA_5 (0x0020UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR2_JDATA_6 (0x0040UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR2_JDATA_7 (0x0080UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR2_JDATA_8 (0x0100UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR2_JDATA_9 (0x0200UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR2_JDATA_10 (0x0400UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR2_JDATA_11 (0x0800UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR2_JDATA_12 (0x1000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR2_JDATA_13 (0x2000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR2_JDATA_14 (0x4000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR2_JDATA_15 (0x8000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR3 register ******************/ +#define ADC_JDR3_JDATA_Pos (0U) +#define ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!< ADC group injected sequencer rank 3 conversion data */ +#define ADC_JDR3_JDATA_0 (0x0001UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR3_JDATA_1 (0x0002UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR3_JDATA_2 (0x0004UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR3_JDATA_3 (0x0008UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR3_JDATA_4 (0x0010UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR3_JDATA_5 (0x0020UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR3_JDATA_6 (0x0040UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR3_JDATA_7 (0x0080UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR3_JDATA_8 (0x0100UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR3_JDATA_9 (0x0200UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR3_JDATA_10 (0x0400UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR3_JDATA_11 (0x0800UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR3_JDATA_12 (0x1000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR3_JDATA_13 (0x2000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR3_JDATA_14 (0x4000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR3_JDATA_15 (0x8000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR4 register ******************/ +#define ADC_JDR4_JDATA_Pos (0U) +#define ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!< ADC group injected sequencer rank 4 conversion data */ +#define ADC_JDR4_JDATA_0 (0x0001UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR4_JDATA_1 (0x0002UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR4_JDATA_2 (0x0004UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR4_JDATA_3 (0x0008UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR4_JDATA_4 (0x0010UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR4_JDATA_5 (0x0020UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR4_JDATA_6 (0x0040UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR4_JDATA_7 (0x0080UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR4_JDATA_8 (0x0100UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR4_JDATA_9 (0x0200UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR4_JDATA_10 (0x0400UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR4_JDATA_11 (0x0800UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR4_JDATA_12 (0x1000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR4_JDATA_13 (0x2000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR4_JDATA_14 (0x4000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR4_JDATA_15 (0x8000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_DIFSEL register ****************/ +#define ADC_DIFSEL_DIFSEL_Pos (0U) +#define ADC_DIFSEL_DIFSEL_Msk (0x7FFFFUL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_DIFSEL_DIFSEL ADC_DIFSEL_DIFSEL_Msk /*!< ADC channel differential or single-ended mode */ +#define ADC_DIFSEL_DIFSEL_0 (0x00001UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000001 */ +#define ADC_DIFSEL_DIFSEL_1 (0x00002UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000002 */ +#define ADC_DIFSEL_DIFSEL_2 (0x00004UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000004 */ +#define ADC_DIFSEL_DIFSEL_3 (0x00008UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000008 */ +#define ADC_DIFSEL_DIFSEL_4 (0x00010UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000010 */ +#define ADC_DIFSEL_DIFSEL_5 (0x00020UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000020 */ +#define ADC_DIFSEL_DIFSEL_6 (0x00040UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000040 */ +#define ADC_DIFSEL_DIFSEL_7 (0x00080UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000080 */ +#define ADC_DIFSEL_DIFSEL_8 (0x00100UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000100 */ +#define ADC_DIFSEL_DIFSEL_9 (0x00200UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000200 */ +#define ADC_DIFSEL_DIFSEL_10 (0x00400UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000400 */ +#define ADC_DIFSEL_DIFSEL_11 (0x00800UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000800 */ +#define ADC_DIFSEL_DIFSEL_12 (0x01000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00001000 */ +#define ADC_DIFSEL_DIFSEL_13 (0x02000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00002000 */ +#define ADC_DIFSEL_DIFSEL_14 (0x04000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00004000 */ +#define ADC_DIFSEL_DIFSEL_15 (0x08000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00008000 */ +#define ADC_DIFSEL_DIFSEL_16 (0x10000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00010000 */ +#define ADC_DIFSEL_DIFSEL_17 (0x20000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00020000 */ +#define ADC_DIFSEL_DIFSEL_18 (0x40000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_S_Pos (0U) +#define ADC_CALFACT_CALFACT_S_Msk (0x7FUL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT_S ADC_CALFACT_CALFACT_S_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_S_0 (0x01UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_S_1 (0x02UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_S_2 (0x04UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_S_3 (0x08UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_S_4 (0x10UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_S_5 (0x20UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_S_6 (0x40UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000040 */ + +#define ADC_CALFACT_CALFACT_D_Pos (16U) +#define ADC_CALFACT_CALFACT_D_Msk (0x7FUL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x007F0000 */ +#define ADC_CALFACT_CALFACT_D ADC_CALFACT_CALFACT_D_Msk /*!< ADC calibration factor in differential mode */ +#define ADC_CALFACT_CALFACT_D_0 (0x01UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00010000 */ +#define ADC_CALFACT_CALFACT_D_1 (0x02UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00020000 */ +#define ADC_CALFACT_CALFACT_D_2 (0x04UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00040000 */ +#define ADC_CALFACT_CALFACT_D_3 (0x08UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00080000 */ +#define ADC_CALFACT_CALFACT_D_4 (0x10UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00100000 */ +#define ADC_CALFACT_CALFACT_D_5 (0x20UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00200000 */ +#define ADC_CALFACT_CALFACT_D_6 (0x40UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00400000 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_DUAL_Pos (0U) +#define ADC_CCR_DUAL_Msk (0x1FUL << ADC_CCR_DUAL_Pos) /*!< 0x0000001F */ +#define ADC_CCR_DUAL ADC_CCR_DUAL_Msk /*!< ADC multimode mode selection */ +#define ADC_CCR_DUAL_0 (0x01UL << ADC_CCR_DUAL_Pos) /*!< 0x00000001 */ +#define ADC_CCR_DUAL_1 (0x02UL << ADC_CCR_DUAL_Pos) /*!< 0x00000002 */ +#define ADC_CCR_DUAL_2 (0x04UL << ADC_CCR_DUAL_Pos) /*!< 0x00000004 */ +#define ADC_CCR_DUAL_3 (0x08UL << ADC_CCR_DUAL_Pos) /*!< 0x00000008 */ +#define ADC_CCR_DUAL_4 (0x10UL << ADC_CCR_DUAL_Pos) /*!< 0x00000010 */ + +#define ADC_CCR_DELAY_Pos (8U) +#define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */ +#define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!< ADC multimode delay between 2 sampling phases */ +#define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */ +#define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */ +#define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */ +#define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */ + +#define ADC_CCR_DMACFG_Pos (13U) +#define ADC_CCR_DMACFG_Msk (0x1UL << ADC_CCR_DMACFG_Pos) /*!< 0x00002000 */ +#define ADC_CCR_DMACFG ADC_CCR_DMACFG_Msk /*!< ADC multimode DMA transfer configuration */ + +#define ADC_CCR_MDMA_Pos (14U) +#define ADC_CCR_MDMA_Msk (0x3UL << ADC_CCR_MDMA_Pos) /*!< 0x0000C000 */ +#define ADC_CCR_MDMA ADC_CCR_MDMA_Msk /*!< ADC multimode DMA transfer enable */ +#define ADC_CCR_MDMA_0 (0x1UL << ADC_CCR_MDMA_Pos) /*!< 0x00004000 */ +#define ADC_CCR_MDMA_1 (0x2UL << ADC_CCR_MDMA_Pos) /*!< 0x00008000 */ + +#define ADC_CCR_CKMODE_Pos (16U) +#define ADC_CCR_CKMODE_Msk (0x3UL << ADC_CCR_CKMODE_Pos) /*!< 0x00030000 */ +#define ADC_CCR_CKMODE ADC_CCR_CKMODE_Msk /*!< ADC common clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CCR_CKMODE_0 (0x1UL << ADC_CCR_CKMODE_Pos) /*!< 0x00010000 */ +#define ADC_CCR_CKMODE_1 (0x2UL << ADC_CCR_CKMODE_Pos) /*!< 0x00020000 */ + +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003A0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00000100 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00000200 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00000400 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00000800 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/* Legacy defines */ +#define ADC_CCR_MULTI (ADC_CCR_DUAL) +#define ADC_CCR_MULTI_0 (ADC_CCR_DUAL_0) +#define ADC_CCR_MULTI_1 (ADC_CCR_DUAL_1) +#define ADC_CCR_MULTI_2 (ADC_CCR_DUAL_2) +#define ADC_CCR_MULTI_3 (ADC_CCR_DUAL_3) +#define ADC_CCR_MULTI_4 (ADC_CCR_DUAL_4) + +/******************************************************************************/ +/* */ +/* Analog Comparators (COMP) */ +/* */ +/******************************************************************************/ +/********************** Bit definition for COMP_CSR register ***************/ +#define COMP_CSR_EN_Pos (0U) +#define COMP_CSR_EN_Msk (0x1UL << COMP_CSR_EN_Pos) /*!< 0x00000001 */ +#define COMP_CSR_EN COMP_CSR_EN_Msk /*!< Comparator enable */ +#define COMP_CSR_PWRMODE_Pos (2U) +#define COMP_CSR_PWRMODE_Msk (0x3UL << COMP_CSR_PWRMODE_Pos) /*!< 0x0000000C */ +#define COMP_CSR_PWRMODE COMP_CSR_PWRMODE_Msk /*!< Comparator power mode */ +#define COMP_CSR_PWRMODE_0 (0x1UL << COMP_CSR_PWRMODE_Pos) /*!< 0x00000004 */ +#define COMP_CSR_PWRMODE_1 (0x2UL << COMP_CSR_PWRMODE_Pos) /*!< 0x00000008 */ +#define COMP_CSR_INMSEL_Pos (4U) +#define COMP_CSR_INMSEL_Msk (0x7UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000070 */ +#define COMP_CSR_INMSEL COMP_CSR_INMSEL_Msk /*!< Comparator input minus selection */ +#define COMP_CSR_INMSEL_0 (0x1UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000010 */ +#define COMP_CSR_INMSEL_1 (0x2UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000020 */ +#define COMP_CSR_INMSEL_2 (0x4UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000040 */ +#define COMP_CSR_INPSEL_Pos (7U) +#define COMP_CSR_INPSEL_Msk (0x3UL << COMP_CSR_INPSEL_Pos) /*!< 0x00000180 */ +#define COMP_CSR_INPSEL COMP_CSR_INPSEL_Msk /*!< Comparator input plus selection */ +#define COMP_CSR_INPSEL_0 (0x1UL << COMP_CSR_INPSEL_Pos) /*!< 0x00000080 */ +#define COMP_CSR_INPSEL_1 (0x2UL << COMP_CSR_INPSEL_Pos) /*!< 0x00000100 */ +#define COMP_CSR_WINMODE_Pos (9U) +#define COMP_CSR_WINMODE_Msk (0x1UL << COMP_CSR_WINMODE_Pos) /*!< 0x00000200 */ +#define COMP_CSR_WINMODE COMP_CSR_WINMODE_Msk /*!< Pair of comparators window mode. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */ +#define COMP_CSR_POLARITY_Pos (15U) +#define COMP_CSR_POLARITY_Msk (0x1UL << COMP_CSR_POLARITY_Pos) /*!< 0x00008000 */ +#define COMP_CSR_POLARITY COMP_CSR_POLARITY_Msk /*!< Comparator output polarity */ +#define COMP_CSR_HYST_Pos (16U) +#define COMP_CSR_HYST_Msk (0x3UL << COMP_CSR_HYST_Pos) /*!< 0x00030000 */ +#define COMP_CSR_HYST COMP_CSR_HYST_Msk /*!< Comparator hysteresis */ +#define COMP_CSR_HYST_0 (0x1UL << COMP_CSR_HYST_Pos) /*!< 0x00010000 */ +#define COMP_CSR_HYST_1 (0x2UL << COMP_CSR_HYST_Pos) /*!< 0x00020000 */ +#define COMP_CSR_BLANKING_Pos (18U) +#define COMP_CSR_BLANKING_Msk (0x7UL << COMP_CSR_BLANKING_Pos) /*!< 0x001C0000 */ +#define COMP_CSR_BLANKING COMP_CSR_BLANKING_Msk /*!< Comparator blanking source */ +#define COMP_CSR_BLANKING_0 (0x1UL << COMP_CSR_BLANKING_Pos) /*!< 0x00040000 */ +#define COMP_CSR_BLANKING_1 (0x2UL << COMP_CSR_BLANKING_Pos) /*!< 0x00080000 */ +#define COMP_CSR_BLANKING_2 (0x4UL << COMP_CSR_BLANKING_Pos) /*!< 0x00100000 */ +#define COMP_CSR_BRGEN_Pos (22U) +#define COMP_CSR_BRGEN_Msk (0x1UL << COMP_CSR_BRGEN_Pos) /*!< 0x00400000 */ +#define COMP_CSR_BRGEN COMP_CSR_BRGEN_Msk /*!< Comparator voltage scaler enable */ +#define COMP_CSR_SCALEN_Pos (23U) +#define COMP_CSR_SCALEN_Msk (0x1UL << COMP_CSR_SCALEN_Pos) /*!< 0x00800000 */ +#define COMP_CSR_SCALEN COMP_CSR_SCALEN_Msk /*!< Comparator scaler bridge enable */ +#define COMP_CSR_INMESEL_Pos (25U) +#define COMP_CSR_INMESEL_Msk (0x3UL << COMP_CSR_INMESEL_Pos) /*!< 0x06000000 */ +#define COMP_CSR_INMESEL COMP_CSR_INMESEL_Msk /*!< Comparator input minus extended selection */ +#define COMP_CSR_INMESEL_0 (0x1UL << COMP_CSR_INMESEL_Pos) /*!< 0x02000000 */ +#define COMP_CSR_INMESEL_1 (0x2UL << COMP_CSR_INMESEL_Pos) /*!< 0x04000000 */ +#define COMP_CSR_VALUE_Pos (30U) +#define COMP_CSR_VALUE_Msk (0x1UL << COMP_CSR_VALUE_Pos) /*!< 0x40000000 */ +#define COMP_CSR_VALUE COMP_CSR_VALUE_Msk /*!< Comparator output level */ +#define COMP_CSR_LOCK_Pos (31U) +#define COMP_CSR_LOCK_Msk (0x1UL << COMP_CSR_LOCK_Pos) /*!< 0x80000000 */ +#define COMP_CSR_LOCK COMP_CSR_LOCK_Msk /*!< Comparator lock */ + +/******************************************************************************/ +/* */ +/* CRC calculation unit */ +/* */ +/******************************************************************************/ +/******************* Bit definition for CRC_DR register *********************/ +#define CRC_DR_DR_Pos (0U) +#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ + +/******************* Bit definition for CRC_IDR register ********************/ +#define CRC_IDR_IDR_Pos (0U) +#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0x000000FF */ +#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bits data register bits */ + +/******************** Bit definition for CRC_CR register ********************/ +#define CRC_CR_RESET_Pos (0U) +#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ +#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ +#define CRC_CR_POLYSIZE_Pos (3U) +#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ +#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ +#define CRC_CR_POLYSIZE_0 (0x1U << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ +#define CRC_CR_POLYSIZE_1 (0x2U << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ +#define CRC_CR_REV_IN_Pos (5U) +#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ +#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ +#define CRC_CR_REV_IN_0 (0x1U << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ +#define CRC_CR_REV_IN_1 (0x2U << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ +#define CRC_CR_REV_OUT_Pos (7U) +#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ +#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ + +/******************* Bit definition for CRC_INIT register *******************/ +#define CRC_INIT_INIT_Pos (0U) +#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ +#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ + +/******************* Bit definition for CRC_POL register ********************/ +#define CRC_POL_POL_Pos (0U) +#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ +#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ + +/******************************************************************************/ +/* */ +/* Advanced Encryption Standard (AES) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for AES_CR register *********************/ +#define AES_CR_EN_Pos (0U) +#define AES_CR_EN_Msk (0x1UL << AES_CR_EN_Pos) /*!< 0x00000001 */ +#define AES_CR_EN AES_CR_EN_Msk /*!< AES Enable */ +#define AES_CR_DATATYPE_Pos (1U) +#define AES_CR_DATATYPE_Msk (0x3UL << AES_CR_DATATYPE_Pos) /*!< 0x00000006 */ +#define AES_CR_DATATYPE AES_CR_DATATYPE_Msk /*!< Data type selection */ +#define AES_CR_DATATYPE_0 (0x1U << AES_CR_DATATYPE_Pos) /*!< 0x00000002 */ +#define AES_CR_DATATYPE_1 (0x2U << AES_CR_DATATYPE_Pos) /*!< 0x00000004 */ + +#define AES_CR_MODE_Pos (3U) +#define AES_CR_MODE_Msk (0x3UL << AES_CR_MODE_Pos) /*!< 0x00000018 */ +#define AES_CR_MODE AES_CR_MODE_Msk /*!< AES Mode Of Operation */ +#define AES_CR_MODE_0 (0x1U << AES_CR_MODE_Pos) /*!< 0x00000008 */ +#define AES_CR_MODE_1 (0x2U << AES_CR_MODE_Pos) /*!< 0x00000010 */ + +#define AES_CR_CHMOD_Pos (5U) +#define AES_CR_CHMOD_Msk (0x803UL << AES_CR_CHMOD_Pos) /*!< 0x00010060 */ +#define AES_CR_CHMOD AES_CR_CHMOD_Msk /*!< AES Chaining Mode */ +#define AES_CR_CHMOD_0 (0x001U << AES_CR_CHMOD_Pos) /*!< 0x00000020 */ +#define AES_CR_CHMOD_1 (0x002U << AES_CR_CHMOD_Pos) /*!< 0x00000040 */ +#define AES_CR_CHMOD_2 (0x800U << AES_CR_CHMOD_Pos) /*!< 0x00010000 */ + +#define AES_CR_CCFC_Pos (7U) +#define AES_CR_CCFC_Msk (0x1UL << AES_CR_CCFC_Pos) /*!< 0x00000080 */ +#define AES_CR_CCFC AES_CR_CCFC_Msk /*!< Computation Complete Flag Clear */ +#define AES_CR_ERRC_Pos (8U) +#define AES_CR_ERRC_Msk (0x1UL << AES_CR_ERRC_Pos) /*!< 0x00000100 */ +#define AES_CR_ERRC AES_CR_ERRC_Msk /*!< Error Clear */ +#define AES_CR_CCFIE_Pos (9U) +#define AES_CR_CCFIE_Msk (0x1UL << AES_CR_CCFIE_Pos) /*!< 0x00000200 */ +#define AES_CR_CCFIE AES_CR_CCFIE_Msk /*!< Computation Complete Flag Interrupt Enable */ +#define AES_CR_ERRIE_Pos (10U) +#define AES_CR_ERRIE_Msk (0x1UL << AES_CR_ERRIE_Pos) /*!< 0x00000400 */ +#define AES_CR_ERRIE AES_CR_ERRIE_Msk /*!< Error Interrupt Enable */ +#define AES_CR_DMAINEN_Pos (11U) +#define AES_CR_DMAINEN_Msk (0x1UL << AES_CR_DMAINEN_Pos) /*!< 0x00000800 */ +#define AES_CR_DMAINEN AES_CR_DMAINEN_Msk /*!< Enable data input phase DMA management */ +#define AES_CR_DMAOUTEN_Pos (12U) +#define AES_CR_DMAOUTEN_Msk (0x1UL << AES_CR_DMAOUTEN_Pos) /*!< 0x00001000 */ +#define AES_CR_DMAOUTEN AES_CR_DMAOUTEN_Msk /*!< Enable data output phase DMA management */ + +#define AES_CR_GCMPH_Pos (13U) +#define AES_CR_GCMPH_Msk (0x3UL << AES_CR_GCMPH_Pos) /*!< 0x00006000 */ +#define AES_CR_GCMPH AES_CR_GCMPH_Msk /*!< GCM Phase */ +#define AES_CR_GCMPH_0 (0x1U << AES_CR_GCMPH_Pos) /*!< 0x00002000 */ +#define AES_CR_GCMPH_1 (0x2U << AES_CR_GCMPH_Pos) /*!< 0x00004000 */ + +#define AES_CR_KEYSIZE_Pos (18U) +#define AES_CR_KEYSIZE_Msk (0x1UL << AES_CR_KEYSIZE_Pos) /*!< 0x00040000 */ +#define AES_CR_KEYSIZE AES_CR_KEYSIZE_Msk /*!< Key size selection */ + +#define AES_CR_NPBLB_Pos (20U) +#define AES_CR_NPBLB_Msk (0xFUL << AES_CR_NPBLB_Pos) /*!< 0x00F00000 */ +#define AES_CR_NPBLB AES_CR_NPBLB_Msk /*!< Number of padding bytes in last payload block */ +#define AES_CR_NPBLB_0 (0x1U << AES_CR_NPBLB_Pos) /*!< 0x00100000 */ +#define AES_CR_NPBLB_1 (0x2U << AES_CR_NPBLB_Pos) /*!< 0x00200000 */ +#define AES_CR_NPBLB_2 (0x4U << AES_CR_NPBLB_Pos) /*!< 0x00400000 */ +#define AES_CR_NPBLB_3 (0x8U << AES_CR_NPBLB_Pos) /*!< 0x00800000 */ + +/******************* Bit definition for AES_SR register *********************/ +#define AES_SR_CCF_Pos (0U) +#define AES_SR_CCF_Msk (0x1UL << AES_SR_CCF_Pos) /*!< 0x00000001 */ +#define AES_SR_CCF AES_SR_CCF_Msk /*!< Computation Complete Flag */ +#define AES_SR_RDERR_Pos (1U) +#define AES_SR_RDERR_Msk (0x1UL << AES_SR_RDERR_Pos) /*!< 0x00000002 */ +#define AES_SR_RDERR AES_SR_RDERR_Msk /*!< Read Error Flag */ +#define AES_SR_WRERR_Pos (2U) +#define AES_SR_WRERR_Msk (0x1UL << AES_SR_WRERR_Pos) /*!< 0x00000004 */ +#define AES_SR_WRERR AES_SR_WRERR_Msk /*!< Write Error Flag */ +#define AES_SR_BUSY_Pos (3U) +#define AES_SR_BUSY_Msk (0x1UL << AES_SR_BUSY_Pos) /*!< 0x00000008 */ +#define AES_SR_BUSY AES_SR_BUSY_Msk /*!< Busy Flag */ + +/******************* Bit definition for AES_DINR register *******************/ +#define AES_DINR_Pos (0U) +#define AES_DINR_Msk (0xFFFFFFFFUL << AES_DINR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DINR AES_DINR_Msk /*!< AES Data Input Register */ + +/******************* Bit definition for AES_DOUTR register ******************/ +#define AES_DOUTR_Pos (0U) +#define AES_DOUTR_Msk (0xFFFFFFFFUL << AES_DOUTR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DOUTR AES_DOUTR_Msk /*!< AES Data Output Register */ + +/******************* Bit definition for AES_KEYR0 register ******************/ +#define AES_KEYR0_Pos (0U) +#define AES_KEYR0_Msk (0xFFFFFFFFUL << AES_KEYR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR0 AES_KEYR0_Msk /*!< AES Key Register 0 */ + +/******************* Bit definition for AES_KEYR1 register ******************/ +#define AES_KEYR1_Pos (0U) +#define AES_KEYR1_Msk (0xFFFFFFFFUL << AES_KEYR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR1 AES_KEYR1_Msk /*!< AES Key Register 1 */ + +/******************* Bit definition for AES_KEYR2 register ******************/ +#define AES_KEYR2_Pos (0U) +#define AES_KEYR2_Msk (0xFFFFFFFFUL << AES_KEYR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR2 AES_KEYR2_Msk /*!< AES Key Register 2 */ + +/******************* Bit definition for AES_KEYR3 register ******************/ +#define AES_KEYR3_Pos (0U) +#define AES_KEYR3_Msk (0xFFFFFFFFUL << AES_KEYR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR3 AES_KEYR3_Msk /*!< AES Key Register 3 */ + +/******************* Bit definition for AES_KEYR4 register ******************/ +#define AES_KEYR4_Pos (0U) +#define AES_KEYR4_Msk (0xFFFFFFFFUL << AES_KEYR4_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR4 AES_KEYR4_Msk /*!< AES Key Register 4 */ + +/******************* Bit definition for AES_KEYR5 register ******************/ +#define AES_KEYR5_Pos (0U) +#define AES_KEYR5_Msk (0xFFFFFFFFUL << AES_KEYR5_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR5 AES_KEYR5_Msk /*!< AES Key Register 5 */ + +/******************* Bit definition for AES_KEYR6 register ******************/ +#define AES_KEYR6_Pos (0U) +#define AES_KEYR6_Msk (0xFFFFFFFFUL << AES_KEYR6_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR6 AES_KEYR6_Msk /*!< AES Key Register 6 */ + +/******************* Bit definition for AES_KEYR7 register ******************/ +#define AES_KEYR7_Pos (0U) +#define AES_KEYR7_Msk (0xFFFFFFFFUL << AES_KEYR7_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR7 AES_KEYR7_Msk /*!< AES Key Register 7 */ + +/******************* Bit definition for AES_IVR0 register ******************/ +#define AES_IVR0_Pos (0U) +#define AES_IVR0_Msk (0xFFFFFFFFUL << AES_IVR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR0 AES_IVR0_Msk /*!< AES Initialization Vector Register 0 */ + +/******************* Bit definition for AES_IVR1 register ******************/ +#define AES_IVR1_Pos (0U) +#define AES_IVR1_Msk (0xFFFFFFFFUL << AES_IVR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR1 AES_IVR1_Msk /*!< AES Initialization Vector Register 1 */ + +/******************* Bit definition for AES_IVR2 register ******************/ +#define AES_IVR2_Pos (0U) +#define AES_IVR2_Msk (0xFFFFFFFFUL << AES_IVR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR2 AES_IVR2_Msk /*!< AES Initialization Vector Register 2 */ + +/******************* Bit definition for AES_IVR3 register ******************/ +#define AES_IVR3_Pos (0U) +#define AES_IVR3_Msk (0xFFFFFFFFUL << AES_IVR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR3 AES_IVR3_Msk /*!< AES Initialization Vector Register 3 */ + +/******************* Bit definition for AES_SUSP0R register ******************/ +#define AES_SUSP0R_Pos (0U) +#define AES_SUSP0R_Msk (0xFFFFFFFFUL << AES_SUSP0R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP0R AES_SUSP0R_Msk /*!< AES Suspend registers 0 */ + +/******************* Bit definition for AES_SUSP1R register ******************/ +#define AES_SUSP1R_Pos (0U) +#define AES_SUSP1R_Msk (0xFFFFFFFFUL << AES_SUSP1R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP1R AES_SUSP1R_Msk /*!< AES Suspend registers 1 */ + +/******************* Bit definition for AES_SUSP2R register ******************/ +#define AES_SUSP2R_Pos (0U) +#define AES_SUSP2R_Msk (0xFFFFFFFFUL << AES_SUSP2R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP2R AES_SUSP2R_Msk /*!< AES Suspend registers 2 */ + +/******************* Bit definition for AES_SUSP3R register ******************/ +#define AES_SUSP3R_Pos (0U) +#define AES_SUSP3R_Msk (0xFFFFFFFFUL << AES_SUSP3R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP3R AES_SUSP3R_Msk /*!< AES Suspend registers 3 */ + +/******************* Bit definition for AES_SUSP4R register ******************/ +#define AES_SUSP4R_Pos (0U) +#define AES_SUSP4R_Msk (0xFFFFFFFFUL << AES_SUSP4R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP4R AES_SUSP4R_Msk /*!< AES Suspend registers 4 */ + +/******************* Bit definition for AES_SUSP5R register ******************/ +#define AES_SUSP5R_Pos (0U) +#define AES_SUSP5R_Msk (0xFFFFFFFFUL << AES_SUSP5R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP5R AES_SUSP5R_Msk /*!< AES Suspend registers 5 */ + +/******************* Bit definition for AES_SUSP6R register ******************/ +#define AES_SUSP6R_Pos (0U) +#define AES_SUSP6R_Msk (0xFFFFFFFFUL << AES_SUSP6R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP6R AES_SUSP6R_Msk /*!< AES Suspend registers 6 */ + +/******************* Bit definition for AES_SUSP7R register ******************/ +#define AES_SUSP7R_Pos (0U) +#define AES_SUSP7R_Msk (0xFFFFFFFFUL << AES_SUSP7R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP7R AES_SUSP7R_Msk /*!< AES Suspend registers 7 */ + +/******************************************************************************/ +/* */ +/* DMA Controller (DMA) */ +/* */ +/******************************************************************************/ + +/******************* Bit definition for DMA_ISR register ********************/ +#define DMA_ISR_GIF1_Pos (0U) +#define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */ +#define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */ +#define DMA_ISR_TCIF1_Pos (1U) +#define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */ +#define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */ +#define DMA_ISR_HTIF1_Pos (2U) +#define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */ +#define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */ +#define DMA_ISR_TEIF1_Pos (3U) +#define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */ +#define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */ +#define DMA_ISR_GIF2_Pos (4U) +#define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */ +#define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */ +#define DMA_ISR_TCIF2_Pos (5U) +#define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */ +#define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */ +#define DMA_ISR_HTIF2_Pos (6U) +#define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */ +#define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */ +#define DMA_ISR_TEIF2_Pos (7U) +#define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */ +#define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */ +#define DMA_ISR_GIF3_Pos (8U) +#define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */ +#define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */ +#define DMA_ISR_TCIF3_Pos (9U) +#define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */ +#define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */ +#define DMA_ISR_HTIF3_Pos (10U) +#define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */ +#define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */ +#define DMA_ISR_TEIF3_Pos (11U) +#define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */ +#define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */ +#define DMA_ISR_GIF4_Pos (12U) +#define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */ +#define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */ +#define DMA_ISR_TCIF4_Pos (13U) +#define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */ +#define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */ +#define DMA_ISR_HTIF4_Pos (14U) +#define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */ +#define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */ +#define DMA_ISR_TEIF4_Pos (15U) +#define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */ +#define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */ +#define DMA_ISR_GIF5_Pos (16U) +#define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */ +#define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */ +#define DMA_ISR_TCIF5_Pos (17U) +#define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */ +#define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */ +#define DMA_ISR_HTIF5_Pos (18U) +#define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */ +#define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */ +#define DMA_ISR_TEIF5_Pos (19U) +#define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */ +#define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */ +#define DMA_ISR_GIF6_Pos (20U) +#define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */ +#define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */ +#define DMA_ISR_TCIF6_Pos (21U) +#define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */ +#define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */ +#define DMA_ISR_HTIF6_Pos (22U) +#define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */ +#define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */ +#define DMA_ISR_TEIF6_Pos (23U) +#define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */ +#define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */ +#define DMA_ISR_GIF7_Pos (24U) +#define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */ +#define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */ +#define DMA_ISR_TCIF7_Pos (25U) +#define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */ +#define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */ +#define DMA_ISR_HTIF7_Pos (26U) +#define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */ +#define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */ +#define DMA_ISR_TEIF7_Pos (27U) +#define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */ +#define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */ + +/******************* Bit definition for DMA_IFCR register *******************/ +#define DMA_IFCR_CGIF1_Pos (0U) +#define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */ +#define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clear */ +#define DMA_IFCR_CTCIF1_Pos (1U) +#define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */ +#define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */ +#define DMA_IFCR_CHTIF1_Pos (2U) +#define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */ +#define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */ +#define DMA_IFCR_CTEIF1_Pos (3U) +#define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */ +#define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */ +#define DMA_IFCR_CGIF2_Pos (4U) +#define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */ +#define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */ +#define DMA_IFCR_CTCIF2_Pos (5U) +#define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */ +#define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */ +#define DMA_IFCR_CHTIF2_Pos (6U) +#define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */ +#define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */ +#define DMA_IFCR_CTEIF2_Pos (7U) +#define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */ +#define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */ +#define DMA_IFCR_CGIF3_Pos (8U) +#define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */ +#define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */ +#define DMA_IFCR_CTCIF3_Pos (9U) +#define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */ +#define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */ +#define DMA_IFCR_CHTIF3_Pos (10U) +#define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */ +#define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */ +#define DMA_IFCR_CTEIF3_Pos (11U) +#define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */ +#define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */ +#define DMA_IFCR_CGIF4_Pos (12U) +#define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */ +#define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */ +#define DMA_IFCR_CTCIF4_Pos (13U) +#define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */ +#define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */ +#define DMA_IFCR_CHTIF4_Pos (14U) +#define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */ +#define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */ +#define DMA_IFCR_CTEIF4_Pos (15U) +#define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */ +#define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */ +#define DMA_IFCR_CGIF5_Pos (16U) +#define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */ +#define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */ +#define DMA_IFCR_CTCIF5_Pos (17U) +#define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */ +#define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */ +#define DMA_IFCR_CHTIF5_Pos (18U) +#define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */ +#define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */ +#define DMA_IFCR_CTEIF5_Pos (19U) +#define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */ +#define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */ +#define DMA_IFCR_CGIF6_Pos (20U) +#define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */ +#define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */ +#define DMA_IFCR_CTCIF6_Pos (21U) +#define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */ +#define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */ +#define DMA_IFCR_CHTIF6_Pos (22U) +#define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */ +#define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */ +#define DMA_IFCR_CTEIF6_Pos (23U) +#define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */ +#define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */ +#define DMA_IFCR_CGIF7_Pos (24U) +#define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */ +#define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */ +#define DMA_IFCR_CTCIF7_Pos (25U) +#define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */ +#define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */ +#define DMA_IFCR_CHTIF7_Pos (26U) +#define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */ +#define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */ +#define DMA_IFCR_CTEIF7_Pos (27U) +#define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */ +#define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */ + +/******************* Bit definition for DMA_CCR register ********************/ +#define DMA_CCR_EN_Pos (0U) +#define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */ +#define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */ +#define DMA_CCR_TCIE_Pos (1U) +#define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */ +#define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define DMA_CCR_HTIE_Pos (2U) +#define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */ +#define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */ +#define DMA_CCR_TEIE_Pos (3U) +#define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */ +#define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */ +#define DMA_CCR_DIR_Pos (4U) +#define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */ +#define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */ +#define DMA_CCR_CIRC_Pos (5U) +#define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */ +#define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */ +#define DMA_CCR_PINC_Pos (6U) +#define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */ +#define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */ +#define DMA_CCR_MINC_Pos (7U) +#define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */ +#define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */ + +#define DMA_CCR_PSIZE_Pos (8U) +#define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */ +#define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */ +#define DMA_CCR_PSIZE_0 (0x1U << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */ +#define DMA_CCR_PSIZE_1 (0x2U << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */ + +#define DMA_CCR_MSIZE_Pos (10U) +#define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */ +#define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */ +#define DMA_CCR_MSIZE_0 (0x1U << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ +#define DMA_CCR_MSIZE_1 (0x2U << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */ + +#define DMA_CCR_PL_Pos (12U) +#define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */ +#define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/ +#define DMA_CCR_PL_0 (0x1U << DMA_CCR_PL_Pos) /*!< 0x00001000 */ +#define DMA_CCR_PL_1 (0x2U << DMA_CCR_PL_Pos) /*!< 0x00002000 */ + +#define DMA_CCR_MEM2MEM_Pos (14U) +#define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */ +#define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */ + +/****************** Bit definition for DMA_CNDTR register *******************/ +#define DMA_CNDTR_NDT_Pos (0U) +#define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */ +#define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */ + +/****************** Bit definition for DMA_CPAR register ********************/ +#define DMA_CPAR_PA_Pos (0U) +#define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */ + +/****************** Bit definition for DMA_CMAR register ********************/ +#define DMA_CMAR_MA_Pos (0U) +#define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */ + +/******************************************************************************/ +/* */ +/* DMAMUX Controller */ +/* */ +/******************************************************************************/ +/******************** Bits definition for DMAMUX_CxCR register **************/ +#define DMAMUX_CxCR_DMAREQ_ID_Pos (0U) +#define DMAMUX_CxCR_DMAREQ_ID_Msk (0xFFUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x000000FF */ +#define DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk /*!< DMA Request ID */ +#define DMAMUX_CxCR_DMAREQ_ID_0 (0x01U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_CxCR_DMAREQ_ID_1 (0x02U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_CxCR_DMAREQ_ID_2 (0x04U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_CxCR_DMAREQ_ID_3 (0x08U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_CxCR_DMAREQ_ID_4 (0x10U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_CxCR_DMAREQ_ID_5 (0x20U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */ +#define DMAMUX_CxCR_DMAREQ_ID_6 (0x40U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */ +#define DMAMUX_CxCR_DMAREQ_ID_7 (0x80U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000080 */ +#define DMAMUX_CxCR_SOIE_Pos (8U) +#define DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk /*!< Synchro overrun interrupt enable */ +#define DMAMUX_CxCR_EGE_Pos (9U) +#define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */ +#define DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk /*!< Event generation interrupt enable */ +#define DMAMUX_CxCR_SE_Pos (16U) +#define DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos) /*!< 0x00010000 */ +#define DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk /*!< Synchronization enable */ +#define DMAMUX_CxCR_SPOL_Pos (17U) +#define DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk /*!< Synchronization polarity */ +#define DMAMUX_CxCR_SPOL_0 (0x1U << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_CxCR_SPOL_1 (0x2U << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_CxCR_NBREQ_Pos (19U) +#define DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk /*!< Number of request */ +#define DMAMUX_CxCR_NBREQ_0 (0x01U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_CxCR_NBREQ_1 (0x02U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_CxCR_NBREQ_2 (0x04U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_CxCR_NBREQ_3 (0x08U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_CxCR_NBREQ_4 (0x10U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */ +#define DMAMUX_CxCR_SYNC_ID_Pos (24U) +#define DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */ +#define DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk /*!< Synchronization ID */ +#define DMAMUX_CxCR_SYNC_ID_0 (0x01U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */ +#define DMAMUX_CxCR_SYNC_ID_1 (0x02U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */ +#define DMAMUX_CxCR_SYNC_ID_2 (0x04U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */ +#define DMAMUX_CxCR_SYNC_ID_3 (0x08U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */ +#define DMAMUX_CxCR_SYNC_ID_4 (0x10U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */ + +/******************* Bits definition for DMAMUX_CSR register **************/ +#define DMAMUX_CSR_SOF0_Pos (0U) +#define DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk /*!< Synchronization Overrun Flag 0 */ +#define DMAMUX_CSR_SOF1_Pos (1U) +#define DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk /*!< Synchronization Overrun Flag 1 */ +#define DMAMUX_CSR_SOF2_Pos (2U) +#define DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk /*!< Synchronization Overrun Flag 2 */ +#define DMAMUX_CSR_SOF3_Pos (3U) +#define DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk /*!< Synchronization Overrun Flag 3 */ +#define DMAMUX_CSR_SOF4_Pos (4U) +#define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk /*!< Synchronization Overrun Flag 4 */ +#define DMAMUX_CSR_SOF5_Pos (5U) +#define DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk /*!< Synchronization Overrun Flag 5 */ +#define DMAMUX_CSR_SOF6_Pos (6U) +#define DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk /*!< Synchronization Overrun Flag 6 */ +#define DMAMUX_CSR_SOF7_Pos (7U) +#define DMAMUX_CSR_SOF7_Msk (0x1UL << DMAMUX_CSR_SOF7_Pos) /*!< 0x00000080 */ +#define DMAMUX_CSR_SOF7 DMAMUX_CSR_SOF7_Msk /*!< Synchronization Overrun Flag 7 */ +#define DMAMUX_CSR_SOF8_Pos (8U) +#define DMAMUX_CSR_SOF8_Msk (0x1UL << DMAMUX_CSR_SOF8_Pos) /*!< 0x00000100 */ +#define DMAMUX_CSR_SOF8 DMAMUX_CSR_SOF8_Msk /*!< Synchronization Overrun Flag 8 */ +#define DMAMUX_CSR_SOF9_Pos (9U) +#define DMAMUX_CSR_SOF9_Msk (0x1UL << DMAMUX_CSR_SOF9_Pos) /*!< 0x00000200 */ +#define DMAMUX_CSR_SOF9 DMAMUX_CSR_SOF9_Msk /*!< Synchronization Overrun Flag 9 */ +#define DMAMUX_CSR_SOF10_Pos (10U) +#define DMAMUX_CSR_SOF10_Msk (0x1UL << DMAMUX_CSR_SOF10_Pos) /*!< 0x00000400 */ +#define DMAMUX_CSR_SOF10 DMAMUX_CSR_SOF10_Msk /*!< Synchronization Overrun Flag 10 */ +#define DMAMUX_CSR_SOF11_Pos (11U) +#define DMAMUX_CSR_SOF11_Msk (0x1UL << DMAMUX_CSR_SOF11_Pos) /*!< 0x00000800 */ +#define DMAMUX_CSR_SOF11 DMAMUX_CSR_SOF11_Msk /*!< Synchronization Overrun Flag 11 */ +#define DMAMUX_CSR_SOF12_Pos (12U) +#define DMAMUX_CSR_SOF12_Msk (0x1UL << DMAMUX_CSR_SOF12_Pos) /*!< 0x00001000 */ +#define DMAMUX_CSR_SOF12 DMAMUX_CSR_SOF12_Msk /*!< Synchronization Overrun Flag 12 */ +#define DMAMUX_CSR_SOF13_Pos (13U) +#define DMAMUX_CSR_SOF13_Msk (0x1UL << DMAMUX_CSR_SOF13_Pos) /*!< 0x00002000 */ +#define DMAMUX_CSR_SOF13 DMAMUX_CSR_SOF13_Msk /*!< Synchronization Overrun Flag 13 */ + +/******************** Bits definition for DMAMUX_CFR register **************/ +#define DMAMUX_CFR_CSOF0_Pos (0U) +#define DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk /*!< Clear Overrun Flag 0 */ +#define DMAMUX_CFR_CSOF1_Pos (1U) +#define DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk /*!< Clear Overrun Flag 1 */ +#define DMAMUX_CFR_CSOF2_Pos (2U) +#define DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk /*!< Clear Overrun Flag 2 */ +#define DMAMUX_CFR_CSOF3_Pos (3U) +#define DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk /*!< Clear Overrun Flag 3 */ +#define DMAMUX_CFR_CSOF4_Pos (4U) +#define DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk /*!< Clear Overrun Flag 4 */ +#define DMAMUX_CFR_CSOF5_Pos (5U) +#define DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk /*!< Clear Overrun Flag 5 */ +#define DMAMUX_CFR_CSOF6_Pos (6U) +#define DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk /*!< Clear Overrun Flag 6 */ +#define DMAMUX_CFR_CSOF7_Pos (7U) +#define DMAMUX_CFR_CSOF7_Msk (0x1UL << DMAMUX_CFR_CSOF7_Pos) /*!< 0x00000080 */ +#define DMAMUX_CFR_CSOF7 DMAMUX_CFR_CSOF7_Msk /*!< Clear Overrun Flag 7 */ +#define DMAMUX_CFR_CSOF8_Pos (8U) +#define DMAMUX_CFR_CSOF8_Msk (0x1UL << DMAMUX_CFR_CSOF8_Pos) /*!< 0x00000100 */ +#define DMAMUX_CFR_CSOF8 DMAMUX_CFR_CSOF8_Msk /*!< Clear Overrun Flag 8 */ +#define DMAMUX_CFR_CSOF9_Pos (9U) +#define DMAMUX_CFR_CSOF9_Msk (0x1UL << DMAMUX_CFR_CSOF9_Pos) /*!< 0x00000200 */ +#define DMAMUX_CFR_CSOF9 DMAMUX_CFR_CSOF9_Msk /*!< Clear Overrun Flag 9 */ +#define DMAMUX_CFR_CSOF10_Pos (10U) +#define DMAMUX_CFR_CSOF10_Msk (0x1UL << DMAMUX_CFR_CSOF10_Pos) /*!< 0x00000400 */ +#define DMAMUX_CFR_CSOF10 DMAMUX_CFR_CSOF10_Msk /*!< Clear Overrun Flag 10 */ +#define DMAMUX_CFR_CSOF11_Pos (11U) +#define DMAMUX_CFR_CSOF11_Msk (0x1UL << DMAMUX_CFR_CSOF11_Pos) /*!< 0x00000800 */ +#define DMAMUX_CFR_CSOF11 DMAMUX_CFR_CSOF11_Msk /*!< Clear Overrun Flag 11 */ +#define DMAMUX_CFR_CSOF12_Pos (12U) +#define DMAMUX_CFR_CSOF12_Msk (0x1UL << DMAMUX_CFR_CSOF12_Pos) /*!< 0x00001000 */ +#define DMAMUX_CFR_CSOF12 DMAMUX_CFR_CSOF12_Msk /*!< Clear Overrun Flag 12 */ +#define DMAMUX_CFR_CSOF13_Pos (13U) +#define DMAMUX_CFR_CSOF13_Msk (0x1UL << DMAMUX_CFR_CSOF13_Pos) /*!< 0x00002000 */ +#define DMAMUX_CFR_CSOF13 DMAMUX_CFR_CSOF13_Msk /*!< Clear Overrun Flag 13 */ + +/******************** Bits definition for DMAMUX_RGxCR register ************/ +#define DMAMUX_RGxCR_SIG_ID_Pos (0U) +#define DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */ +#define DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk /*!< Signal ID */ +#define DMAMUX_RGxCR_SIG_ID_0 (0x01U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGxCR_SIG_ID_1 (0x02U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGxCR_SIG_ID_2 (0x04U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGxCR_SIG_ID_3 (0x08U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGxCR_SIG_ID_4 (0x10U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_RGxCR_OIE_Pos (8U) +#define DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk /*!< Overrun interrupt enable */ +#define DMAMUX_RGxCR_GE_Pos (16U) +#define DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos) /*!< 0x00010000 */ +#define DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk /*!< Generation enable */ +#define DMAMUX_RGxCR_GPOL_Pos (17U) +#define DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk /*!< Generation polarity */ +#define DMAMUX_RGxCR_GPOL_0 (0x1U << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_RGxCR_GPOL_1 (0x2U << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_RGxCR_GNBREQ_Pos (19U) +#define DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk /*!< Number of request */ +#define DMAMUX_RGxCR_GNBREQ_0 (0x01U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_RGxCR_GNBREQ_1 (0x02U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_RGxCR_GNBREQ_2 (0x04U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_RGxCR_GNBREQ_3 (0x08U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_RGxCR_GNBREQ_4 (0x10U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */ + +/******************** Bits definition for DMAMUX_RGSR register **************/ +#define DMAMUX_RGSR_OF0_Pos (0U) +#define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk /*!< Overrun flag 0 */ +#define DMAMUX_RGSR_OF1_Pos (1U) +#define DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk /*!< Overrun flag 1 */ +#define DMAMUX_RGSR_OF2_Pos (2U) +#define DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk /*!< Overrun flag 2 */ +#define DMAMUX_RGSR_OF3_Pos (3U) +#define DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk /*!< Overrun flag 3 */ + +/******************** Bits definition for DMAMUX_RGCFR register **************/ +#define DMAMUX_RGCFR_COF0_Pos (0U) +#define DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk /*!< Clear Overrun flag 0 */ +#define DMAMUX_RGCFR_COF1_Pos (1U) +#define DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk /*!< Clear Overrun flag 1 */ +#define DMAMUX_RGCFR_COF2_Pos (2U) +#define DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk /*!< Clear Overrun flag 2 */ +#define DMAMUX_RGCFR_COF3_Pos (3U) +#define DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk /*!< Clear Overrun flag 3 */ + +/******************************************************************************/ +/* */ +/* External Interrupt/Event Controller */ +/* */ +/******************************************************************************/ + +/****************** Bit definition for EXTI_RTSR1 register ******************/ +#define EXTI_RTSR1_RT_Pos (0U) +#define EXTI_RTSR1_RT_Msk (0x803FFFFFUL << EXTI_RTSR1_RT_Pos) /*!< 0x803FFFFF */ +#define EXTI_RTSR1_RT EXTI_RTSR1_RT_Msk /*!< Rising trigger event configuration bit */ +#define EXTI_RTSR1_RT0_Pos (0U) +#define EXTI_RTSR1_RT0_Msk (0x1UL << EXTI_RTSR1_RT0_Pos) /*!< 0x00000001 */ +#define EXTI_RTSR1_RT0 EXTI_RTSR1_RT0_Msk /*!< Rising trigger event configuration bit of line 0 */ +#define EXTI_RTSR1_RT1_Pos (1U) +#define EXTI_RTSR1_RT1_Msk (0x1UL << EXTI_RTSR1_RT1_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR1_RT1 EXTI_RTSR1_RT1_Msk /*!< Rising trigger event configuration bit of line 1 */ +#define EXTI_RTSR1_RT2_Pos (2U) +#define EXTI_RTSR1_RT2_Msk (0x1UL << EXTI_RTSR1_RT2_Pos) /*!< 0x00000004 */ +#define EXTI_RTSR1_RT2 EXTI_RTSR1_RT2_Msk /*!< Rising trigger event configuration bit of line 2 */ +#define EXTI_RTSR1_RT3_Pos (3U) +#define EXTI_RTSR1_RT3_Msk (0x1UL << EXTI_RTSR1_RT3_Pos) /*!< 0x00000008 */ +#define EXTI_RTSR1_RT3 EXTI_RTSR1_RT3_Msk /*!< Rising trigger event configuration bit of line 3 */ +#define EXTI_RTSR1_RT4_Pos (4U) +#define EXTI_RTSR1_RT4_Msk (0x1UL << EXTI_RTSR1_RT4_Pos) /*!< 0x00000010 */ +#define EXTI_RTSR1_RT4 EXTI_RTSR1_RT4_Msk /*!< Rising trigger event configuration bit of line 4 */ +#define EXTI_RTSR1_RT5_Pos (5U) +#define EXTI_RTSR1_RT5_Msk (0x1UL << EXTI_RTSR1_RT5_Pos) /*!< 0x00000020 */ +#define EXTI_RTSR1_RT5 EXTI_RTSR1_RT5_Msk /*!< Rising trigger event configuration bit of line 5 */ +#define EXTI_RTSR1_RT6_Pos (6U) +#define EXTI_RTSR1_RT6_Msk (0x1UL << EXTI_RTSR1_RT6_Pos) /*!< 0x00000040 */ +#define EXTI_RTSR1_RT6 EXTI_RTSR1_RT6_Msk /*!< Rising trigger event configuration bit of line 6 */ +#define EXTI_RTSR1_RT7_Pos (7U) +#define EXTI_RTSR1_RT7_Msk (0x1UL << EXTI_RTSR1_RT7_Pos) /*!< 0x00000080 */ +#define EXTI_RTSR1_RT7 EXTI_RTSR1_RT7_Msk /*!< Rising trigger event configuration bit of line 7 */ +#define EXTI_RTSR1_RT8_Pos (8U) +#define EXTI_RTSR1_RT8_Msk (0x1UL << EXTI_RTSR1_RT8_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR1_RT8 EXTI_RTSR1_RT8_Msk /*!< Rising trigger event configuration bit of line 8 */ +#define EXTI_RTSR1_RT9_Pos (9U) +#define EXTI_RTSR1_RT9_Msk (0x1UL << EXTI_RTSR1_RT9_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR1_RT9 EXTI_RTSR1_RT9_Msk /*!< Rising trigger event configuration bit of line 9 */ +#define EXTI_RTSR1_RT10_Pos (10U) +#define EXTI_RTSR1_RT10_Msk (0x1UL << EXTI_RTSR1_RT10_Pos) /*!< 0x00000400 */ +#define EXTI_RTSR1_RT10 EXTI_RTSR1_RT10_Msk /*!< Rising trigger event configuration bit of line 10 */ +#define EXTI_RTSR1_RT11_Pos (11U) +#define EXTI_RTSR1_RT11_Msk (0x1UL << EXTI_RTSR1_RT11_Pos) /*!< 0x00000800 */ +#define EXTI_RTSR1_RT11 EXTI_RTSR1_RT11_Msk /*!< Rising trigger event configuration bit of line 11 */ +#define EXTI_RTSR1_RT12_Pos (12U) +#define EXTI_RTSR1_RT12_Msk (0x1UL << EXTI_RTSR1_RT12_Pos) /*!< 0x00001000 */ +#define EXTI_RTSR1_RT12 EXTI_RTSR1_RT12_Msk /*!< Rising trigger event configuration bit of line 12 */ +#define EXTI_RTSR1_RT13_Pos (13U) +#define EXTI_RTSR1_RT13_Msk (0x1UL << EXTI_RTSR1_RT13_Pos) /*!< 0x00002000 */ +#define EXTI_RTSR1_RT13 EXTI_RTSR1_RT13_Msk /*!< Rising trigger event configuration bit of line 13 */ +#define EXTI_RTSR1_RT14_Pos (14U) +#define EXTI_RTSR1_RT14_Msk (0x1UL << EXTI_RTSR1_RT14_Pos) /*!< 0x00004000 */ +#define EXTI_RTSR1_RT14 EXTI_RTSR1_RT14_Msk /*!< Rising trigger event configuration bit of line 14 */ +#define EXTI_RTSR1_RT15_Pos (15U) +#define EXTI_RTSR1_RT15_Msk (0x1UL << EXTI_RTSR1_RT15_Pos) /*!< 0x00008000 */ +#define EXTI_RTSR1_RT15 EXTI_RTSR1_RT15_Msk /*!< Rising trigger event configuration bit of line 15 */ +#define EXTI_RTSR1_RT16_Pos (16U) +#define EXTI_RTSR1_RT16_Msk (0x1UL << EXTI_RTSR1_RT16_Pos) /*!< 0x00010000 */ +#define EXTI_RTSR1_RT16 EXTI_RTSR1_RT16_Msk /*!< Rising trigger event configuration bit of line 16 */ +#define EXTI_RTSR1_RT17_Pos (17U) +#define EXTI_RTSR1_RT17_Msk (0x1UL << EXTI_RTSR1_RT17_Pos) /*!< 0x00020000 */ +#define EXTI_RTSR1_RT17 EXTI_RTSR1_RT17_Msk /*!< Rising trigger event configuration bit of line 17 */ +#define EXTI_RTSR1_RT18_Pos (18U) +#define EXTI_RTSR1_RT18_Msk (0x1UL << EXTI_RTSR1_RT18_Pos) /*!< 0x00040000 */ +#define EXTI_RTSR1_RT18 EXTI_RTSR1_RT18_Msk /*!< Rising trigger event configuration bit of line 18 */ +#define EXTI_RTSR1_RT19_Pos (19U) +#define EXTI_RTSR1_RT19_Msk (0x1UL << EXTI_RTSR1_RT19_Pos) /*!< 0x00080000 */ +#define EXTI_RTSR1_RT19 EXTI_RTSR1_RT19_Msk /*!< Rising trigger event configuration bit of line 19 */ +#define EXTI_RTSR1_RT20_Pos (20U) +#define EXTI_RTSR1_RT20_Msk (0x1UL << EXTI_RTSR1_RT20_Pos) /*!< 0x00100000 */ +#define EXTI_RTSR1_RT20 EXTI_RTSR1_RT20_Msk /*!< Rising trigger event configuration bit of line 20 */ +#define EXTI_RTSR1_RT21_Pos (21U) +#define EXTI_RTSR1_RT21_Msk (0x1UL << EXTI_RTSR1_RT21_Pos) /*!< 0x00200000 */ +#define EXTI_RTSR1_RT21 EXTI_RTSR1_RT21_Msk /*!< Rising trigger event configuration bit of line 21 */ +#define EXTI_RTSR1_RT31_Pos (31U) +#define EXTI_RTSR1_RT31_Msk (0x1UL << EXTI_RTSR1_RT31_Pos) /*!< 0x80000000 */ +#define EXTI_RTSR1_RT31 EXTI_RTSR1_RT31_Msk /*!< Rising trigger event configuration bit of line 31 */ + +/****************** Bit definition for EXTI_FTSR1 register ******************/ +#define EXTI_FTSR1_FT_Pos (0U) +#define EXTI_FTSR1_FT_Msk (0x803FFFFFUL << EXTI_FTSR1_FT_Pos) /*!< 0x803FFFFF */ +#define EXTI_FTSR1_FT EXTI_FTSR1_FT_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_FTSR1_FT0_Pos (0U) +#define EXTI_FTSR1_FT0_Msk (0x1UL << EXTI_FTSR1_FT0_Pos) /*!< 0x00000001 */ +#define EXTI_FTSR1_FT0 EXTI_FTSR1_FT0_Msk /*!< Falling trigger event configuration bit of line 0 */ +#define EXTI_FTSR1_FT1_Pos (1U) +#define EXTI_FTSR1_FT1_Msk (0x1UL << EXTI_FTSR1_FT1_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR1_FT1 EXTI_FTSR1_FT1_Msk /*!< Falling trigger event configuration bit of line 1 */ +#define EXTI_FTSR1_FT2_Pos (2U) +#define EXTI_FTSR1_FT2_Msk (0x1UL << EXTI_FTSR1_FT2_Pos) /*!< 0x00000004 */ +#define EXTI_FTSR1_FT2 EXTI_FTSR1_FT2_Msk /*!< Falling trigger event configuration bit of line 2 */ +#define EXTI_FTSR1_FT3_Pos (3U) +#define EXTI_FTSR1_FT3_Msk (0x1UL << EXTI_FTSR1_FT3_Pos) /*!< 0x00000008 */ +#define EXTI_FTSR1_FT3 EXTI_FTSR1_FT3_Msk /*!< Falling trigger event configuration bit of line 3 */ +#define EXTI_FTSR1_FT4_Pos (4U) +#define EXTI_FTSR1_FT4_Msk (0x1UL << EXTI_FTSR1_FT4_Pos) /*!< 0x00000010 */ +#define EXTI_FTSR1_FT4 EXTI_FTSR1_FT4_Msk /*!< Falling trigger event configuration bit of line 4 */ +#define EXTI_FTSR1_FT5_Pos (5U) +#define EXTI_FTSR1_FT5_Msk (0x1UL << EXTI_FTSR1_FT5_Pos) /*!< 0x00000020 */ +#define EXTI_FTSR1_FT5 EXTI_FTSR1_FT5_Msk /*!< Falling trigger event configuration bit of line 5 */ +#define EXTI_FTSR1_FT6_Pos (6U) +#define EXTI_FTSR1_FT6_Msk (0x1UL << EXTI_FTSR1_FT6_Pos) /*!< 0x00000040 */ +#define EXTI_FTSR1_FT6 EXTI_FTSR1_FT6_Msk /*!< Falling trigger event configuration bit of line 6 */ +#define EXTI_FTSR1_FT7_Pos (7U) +#define EXTI_FTSR1_FT7_Msk (0x1UL << EXTI_FTSR1_FT7_Pos) /*!< 0x00000080 */ +#define EXTI_FTSR1_FT7 EXTI_FTSR1_FT7_Msk /*!< Falling trigger event configuration bit of line 7 */ +#define EXTI_FTSR1_FT8_Pos (8U) +#define EXTI_FTSR1_FT8_Msk (0x1UL << EXTI_FTSR1_FT8_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR1_FT8 EXTI_FTSR1_FT8_Msk /*!< Falling trigger event configuration bit of line 8 */ +#define EXTI_FTSR1_FT9_Pos (9U) +#define EXTI_FTSR1_FT9_Msk (0x1UL << EXTI_FTSR1_FT9_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR1_FT9 EXTI_FTSR1_FT9_Msk /*!< Falling trigger event configuration bit of line 9 */ +#define EXTI_FTSR1_FT10_Pos (10U) +#define EXTI_FTSR1_FT10_Msk (0x1UL << EXTI_FTSR1_FT10_Pos) /*!< 0x00000400 */ +#define EXTI_FTSR1_FT10 EXTI_FTSR1_FT10_Msk /*!< Falling trigger event configuration bit of line 10 */ +#define EXTI_FTSR1_FT11_Pos (11U) +#define EXTI_FTSR1_FT11_Msk (0x1UL << EXTI_FTSR1_FT11_Pos) /*!< 0x00000800 */ +#define EXTI_FTSR1_FT11 EXTI_FTSR1_FT11_Msk /*!< Falling trigger event configuration bit of line 11 */ +#define EXTI_FTSR1_FT12_Pos (12U) +#define EXTI_FTSR1_FT12_Msk (0x1UL << EXTI_FTSR1_FT12_Pos) /*!< 0x00001000 */ +#define EXTI_FTSR1_FT12 EXTI_FTSR1_FT12_Msk /*!< Falling trigger event configuration bit of line 12 */ +#define EXTI_FTSR1_FT13_Pos (13U) +#define EXTI_FTSR1_FT13_Msk (0x1UL << EXTI_FTSR1_FT13_Pos) /*!< 0x00002000 */ +#define EXTI_FTSR1_FT13 EXTI_FTSR1_FT13_Msk /*!< Falling trigger event configuration bit of line 13 */ +#define EXTI_FTSR1_FT14_Pos (14U) +#define EXTI_FTSR1_FT14_Msk (0x1UL << EXTI_FTSR1_FT14_Pos) /*!< 0x00004000 */ +#define EXTI_FTSR1_FT14 EXTI_FTSR1_FT14_Msk /*!< Falling trigger event configuration bit of line 14 */ +#define EXTI_FTSR1_FT15_Pos (15U) +#define EXTI_FTSR1_FT15_Msk (0x1UL << EXTI_FTSR1_FT15_Pos) /*!< 0x00008000 */ +#define EXTI_FTSR1_FT15 EXTI_FTSR1_FT15_Msk /*!< Falling trigger event configuration bit of line 15 */ +#define EXTI_FTSR1_FT16_Pos (16U) +#define EXTI_FTSR1_FT16_Msk (0x1UL << EXTI_FTSR1_FT16_Pos) /*!< 0x00010000 */ +#define EXTI_FTSR1_FT16 EXTI_FTSR1_FT16_Msk /*!< Falling trigger event configuration bit of line 16 */ +#define EXTI_FTSR1_FT17_Pos (17U) +#define EXTI_FTSR1_FT17_Msk (0x1UL << EXTI_FTSR1_FT17_Pos) /*!< 0x00020000 */ +#define EXTI_FTSR1_FT17 EXTI_FTSR1_FT17_Msk /*!< Falling trigger event configuration bit of line 17 */ +#define EXTI_FTSR1_FT18_Pos (18U) +#define EXTI_FTSR1_FT18_Msk (0x1UL << EXTI_FTSR1_FT18_Pos) /*!< 0x00040000 */ +#define EXTI_FTSR1_FT18 EXTI_FTSR1_FT18_Msk /*!< Falling trigger event configuration bit of line 18 */ +#define EXTI_FTSR1_FT19_Pos (19U) +#define EXTI_FTSR1_FT19_Msk (0x1UL << EXTI_FTSR1_FT19_Pos) /*!< 0x00080000 */ +#define EXTI_FTSR1_FT19 EXTI_FTSR1_FT19_Msk /*!< Falling trigger event configuration bit of line 19 */ +#define EXTI_FTSR1_FT20_Pos (20U) +#define EXTI_FTSR1_FT20_Msk (0x1UL << EXTI_FTSR1_FT20_Pos) /*!< 0x00100000 */ +#define EXTI_FTSR1_FT20 EXTI_FTSR1_FT20_Msk /*!< Falling trigger event configuration bit of line 20 */ +#define EXTI_FTSR1_FT21_Pos (21U) +#define EXTI_FTSR1_FT21_Msk (0x1UL << EXTI_FTSR1_FT21_Pos) /*!< 0x00200000 */ +#define EXTI_FTSR1_FT21 EXTI_FTSR1_FT21_Msk /*!< Falling trigger event configuration bit of line 21 */ +#define EXTI_FTSR1_FT31_Pos (31U) +#define EXTI_FTSR1_FT31_Msk (0x1UL << EXTI_FTSR1_FT31_Pos) /*!< 0x80000000 */ +#define EXTI_FTSR1_FT31 EXTI_FTSR1_FT31_Msk /*!< Falling trigger event configuration bit of line 31 */ + +/****************** Bit definition for EXTI_SWIER1 register *****************/ +#define EXTI_SWIER1_SWI_Pos (0U) +#define EXTI_SWIER1_SWI_Msk (0x803FFFFFUL << EXTI_SWIER1_SWI_Pos) /*!< 0x803FFFFF */ +#define EXTI_SWIER1_SWI EXTI_SWIER1_SWI_Msk /*!< Software interrupt */ +#define EXTI_SWIER1_SWI0_Pos (0U) +#define EXTI_SWIER1_SWI0_Msk (0x1UL << EXTI_SWIER1_SWI0_Pos) /*!< 0x00000001 */ +#define EXTI_SWIER1_SWI0 EXTI_SWIER1_SWI0_Msk /*!< Software Interrupt on line 0 */ +#define EXTI_SWIER1_SWI1_Pos (1U) +#define EXTI_SWIER1_SWI1_Msk (0x1UL << EXTI_SWIER1_SWI1_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER1_SWI1 EXTI_SWIER1_SWI1_Msk /*!< Software Interrupt on line 1 */ +#define EXTI_SWIER1_SWI2_Pos (2U) +#define EXTI_SWIER1_SWI2_Msk (0x1UL << EXTI_SWIER1_SWI2_Pos) /*!< 0x00000004 */ +#define EXTI_SWIER1_SWI2 EXTI_SWIER1_SWI2_Msk /*!< Software Interrupt on line 2 */ +#define EXTI_SWIER1_SWI3_Pos (3U) +#define EXTI_SWIER1_SWI3_Msk (0x1UL << EXTI_SWIER1_SWI3_Pos) /*!< 0x00000008 */ +#define EXTI_SWIER1_SWI3 EXTI_SWIER1_SWI3_Msk /*!< Software Interrupt on line 3 */ +#define EXTI_SWIER1_SWI4_Pos (4U) +#define EXTI_SWIER1_SWI4_Msk (0x1UL << EXTI_SWIER1_SWI4_Pos) /*!< 0x00000010 */ +#define EXTI_SWIER1_SWI4 EXTI_SWIER1_SWI4_Msk /*!< Software Interrupt on line 4 */ +#define EXTI_SWIER1_SWI5_Pos (5U) +#define EXTI_SWIER1_SWI5_Msk (0x1UL << EXTI_SWIER1_SWI5_Pos) /*!< 0x00000020 */ +#define EXTI_SWIER1_SWI5 EXTI_SWIER1_SWI5_Msk /*!< Software Interrupt on line 5 */ +#define EXTI_SWIER1_SWI6_Pos (6U) +#define EXTI_SWIER1_SWI6_Msk (0x1UL << EXTI_SWIER1_SWI6_Pos) /*!< 0x00000040 */ +#define EXTI_SWIER1_SWI6 EXTI_SWIER1_SWI6_Msk /*!< Software Interrupt on line 6 */ +#define EXTI_SWIER1_SWI7_Pos (7U) +#define EXTI_SWIER1_SWI7_Msk (0x1UL << EXTI_SWIER1_SWI7_Pos) /*!< 0x00000080 */ +#define EXTI_SWIER1_SWI7 EXTI_SWIER1_SWI7_Msk /*!< Software Interrupt on line 7 */ +#define EXTI_SWIER1_SWI8_Pos (8U) +#define EXTI_SWIER1_SWI8_Msk (0x1UL << EXTI_SWIER1_SWI8_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER1_SWI8 EXTI_SWIER1_SWI8_Msk /*!< Software Interrupt on line 8 */ +#define EXTI_SWIER1_SWI9_Pos (9U) +#define EXTI_SWIER1_SWI9_Msk (0x1UL << EXTI_SWIER1_SWI9_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER1_SWI9 EXTI_SWIER1_SWI9_Msk /*!< Software Interrupt on line 9 */ +#define EXTI_SWIER1_SWI10_Pos (10U) +#define EXTI_SWIER1_SWI10_Msk (0x1UL << EXTI_SWIER1_SWI10_Pos) /*!< 0x00000400 */ +#define EXTI_SWIER1_SWI10 EXTI_SWIER1_SWI10_Msk /*!< Software Interrupt on line 10 */ +#define EXTI_SWIER1_SWI11_Pos (11U) +#define EXTI_SWIER1_SWI11_Msk (0x1UL << EXTI_SWIER1_SWI11_Pos) /*!< 0x00000800 */ +#define EXTI_SWIER1_SWI11 EXTI_SWIER1_SWI11_Msk /*!< Software Interrupt on line 11 */ +#define EXTI_SWIER1_SWI12_Pos (12U) +#define EXTI_SWIER1_SWI12_Msk (0x1UL << EXTI_SWIER1_SWI12_Pos) /*!< 0x00001000 */ +#define EXTI_SWIER1_SWI12 EXTI_SWIER1_SWI12_Msk /*!< Software Interrupt on line 12 */ +#define EXTI_SWIER1_SWI13_Pos (13U) +#define EXTI_SWIER1_SWI13_Msk (0x1UL << EXTI_SWIER1_SWI13_Pos) /*!< 0x00002000 */ +#define EXTI_SWIER1_SWI13 EXTI_SWIER1_SWI13_Msk /*!< Software Interrupt on line 13 */ +#define EXTI_SWIER1_SWI14_Pos (14U) +#define EXTI_SWIER1_SWI14_Msk (0x1UL << EXTI_SWIER1_SWI14_Pos) /*!< 0x00004000 */ +#define EXTI_SWIER1_SWI14 EXTI_SWIER1_SWI14_Msk /*!< Software Interrupt on line 14 */ +#define EXTI_SWIER1_SWI15_Pos (15U) +#define EXTI_SWIER1_SWI15_Msk (0x1UL << EXTI_SWIER1_SWI15_Pos) /*!< 0x00008000 */ +#define EXTI_SWIER1_SWI15 EXTI_SWIER1_SWI15_Msk /*!< Software Interrupt on line 15 */ +#define EXTI_SWIER1_SWI16_Pos (16U) +#define EXTI_SWIER1_SWI16_Msk (0x1UL << EXTI_SWIER1_SWI16_Pos) /*!< 0x00010000 */ +#define EXTI_SWIER1_SWI16 EXTI_SWIER1_SWI16_Msk /*!< Software Interrupt on line 16 */ +#define EXTI_SWIER1_SWI17_Pos (17U) +#define EXTI_SWIER1_SWI17_Msk (0x1UL << EXTI_SWIER1_SWI17_Pos) /*!< 0x00020000 */ +#define EXTI_SWIER1_SWI17 EXTI_SWIER1_SWI17_Msk /*!< Software Interrupt on line 17 */ +#define EXTI_SWIER1_SWI18_Pos (18U) +#define EXTI_SWIER1_SWI18_Msk (0x1UL << EXTI_SWIER1_SWI18_Pos) /*!< 0x00040000 */ +#define EXTI_SWIER1_SWI18 EXTI_SWIER1_SWI18_Msk /*!< Software Interrupt on line 18 */ +#define EXTI_SWIER1_SWI19_Pos (19U) +#define EXTI_SWIER1_SWI19_Msk (0x1UL << EXTI_SWIER1_SWI19_Pos) /*!< 0x00080000 */ +#define EXTI_SWIER1_SWI19 EXTI_SWIER1_SWI19_Msk /*!< Software Interrupt on line 19 */ +#define EXTI_SWIER1_SWI20_Pos (20U) +#define EXTI_SWIER1_SWI20_Msk (0x1UL << EXTI_SWIER1_SWI20_Pos) /*!< 0x00100000 */ +#define EXTI_SWIER1_SWI20 EXTI_SWIER1_SWI20_Msk /*!< Software Interrupt on line 20 */ +#define EXTI_SWIER1_SWI21_Pos (21U) +#define EXTI_SWIER1_SWI21_Msk (0x1UL << EXTI_SWIER1_SWI21_Pos) /*!< 0x00200000 */ +#define EXTI_SWIER1_SWI21 EXTI_SWIER1_SWI21_Msk /*!< Software Interrupt on line 21 */ +#define EXTI_SWIER1_SWI31_Pos (31U) +#define EXTI_SWIER1_SWI31_Msk (0x1UL << EXTI_SWIER1_SWI31_Pos) /*!< 0x80000000 */ +#define EXTI_SWIER1_SWI31 EXTI_SWIER1_SWI31_Msk /*!< Software Interrupt on line 31 */ + +/******************* Bit definition for EXTI_PR1 register *******************/ +#define EXTI_PR1_PIF_Pos (0U) +#define EXTI_PR1_PIF_Msk (0x803FFFFFUL << EXTI_PR1_PIF_Pos) /*!< 0x803FFFFF */ +#define EXTI_PR1_PIF EXTI_PR1_PIF_Msk /*!< Pending bit */ +#define EXTI_PR1_PIF0_Pos (0U) +#define EXTI_PR1_PIF0_Msk (0x1UL << EXTI_PR1_PIF0_Pos) /*!< 0x00000001 */ +#define EXTI_PR1_PIF0 EXTI_PR1_PIF0_Msk /*!< Pending bit for line 0 */ +#define EXTI_PR1_PIF1_Pos (1U) +#define EXTI_PR1_PIF1_Msk (0x1UL << EXTI_PR1_PIF1_Pos) /*!< 0x00000002 */ +#define EXTI_PR1_PIF1 EXTI_PR1_PIF1_Msk /*!< Pending bit for line 1 */ +#define EXTI_PR1_PIF2_Pos (2U) +#define EXTI_PR1_PIF2_Msk (0x1UL << EXTI_PR1_PIF2_Pos) /*!< 0x00000004 */ +#define EXTI_PR1_PIF2 EXTI_PR1_PIF2_Msk /*!< Pending bit for line 2 */ +#define EXTI_PR1_PIF3_Pos (3U) +#define EXTI_PR1_PIF3_Msk (0x1UL << EXTI_PR1_PIF3_Pos) /*!< 0x00000008 */ +#define EXTI_PR1_PIF3 EXTI_PR1_PIF3_Msk /*!< Pending bit for line 3 */ +#define EXTI_PR1_PIF4_Pos (4U) +#define EXTI_PR1_PIF4_Msk (0x1UL << EXTI_PR1_PIF4_Pos) /*!< 0x00000010 */ +#define EXTI_PR1_PIF4 EXTI_PR1_PIF4_Msk /*!< Pending bit for line 4 */ +#define EXTI_PR1_PIF5_Pos (5U) +#define EXTI_PR1_PIF5_Msk (0x1UL << EXTI_PR1_PIF5_Pos) /*!< 0x00000020 */ +#define EXTI_PR1_PIF5 EXTI_PR1_PIF5_Msk /*!< Pending bit for line 5 */ +#define EXTI_PR1_PIF6_Pos (6U) +#define EXTI_PR1_PIF6_Msk (0x1UL << EXTI_PR1_PIF6_Pos) /*!< 0x00000040 */ +#define EXTI_PR1_PIF6 EXTI_PR1_PIF6_Msk /*!< Pending bit for line 6 */ +#define EXTI_PR1_PIF7_Pos (7U) +#define EXTI_PR1_PIF7_Msk (0x1UL << EXTI_PR1_PIF7_Pos) /*!< 0x00000080 */ +#define EXTI_PR1_PIF7 EXTI_PR1_PIF7_Msk /*!< Pending bit for line 7 */ +#define EXTI_PR1_PIF8_Pos (8U) +#define EXTI_PR1_PIF8_Msk (0x1UL << EXTI_PR1_PIF8_Pos) /*!< 0x00000100 */ +#define EXTI_PR1_PIF8 EXTI_PR1_PIF8_Msk /*!< Pending bit for line 8 */ +#define EXTI_PR1_PIF9_Pos (9U) +#define EXTI_PR1_PIF9_Msk (0x1UL << EXTI_PR1_PIF9_Pos) /*!< 0x00000200 */ +#define EXTI_PR1_PIF9 EXTI_PR1_PIF9_Msk /*!< Pending bit for line 9 */ +#define EXTI_PR1_PIF10_Pos (10U) +#define EXTI_PR1_PIF10_Msk (0x1UL << EXTI_PR1_PIF10_Pos) /*!< 0x00000400 */ +#define EXTI_PR1_PIF10 EXTI_PR1_PIF10_Msk /*!< Pending bit for line 10 */ +#define EXTI_PR1_PIF11_Pos (11U) +#define EXTI_PR1_PIF11_Msk (0x1UL << EXTI_PR1_PIF11_Pos) /*!< 0x00000800 */ +#define EXTI_PR1_PIF11 EXTI_PR1_PIF11_Msk /*!< Pending bit for line 11 */ +#define EXTI_PR1_PIF12_Pos (12U) +#define EXTI_PR1_PIF12_Msk (0x1UL << EXTI_PR1_PIF12_Pos) /*!< 0x00001000 */ +#define EXTI_PR1_PIF12 EXTI_PR1_PIF12_Msk /*!< Pending bit for line 12 */ +#define EXTI_PR1_PIF13_Pos (13U) +#define EXTI_PR1_PIF13_Msk (0x1UL << EXTI_PR1_PIF13_Pos) /*!< 0x00002000 */ +#define EXTI_PR1_PIF13 EXTI_PR1_PIF13_Msk /*!< Pending bit for line 13 */ +#define EXTI_PR1_PIF14_Pos (14U) +#define EXTI_PR1_PIF14_Msk (0x1UL << EXTI_PR1_PIF14_Pos) /*!< 0x00004000 */ +#define EXTI_PR1_PIF14 EXTI_PR1_PIF14_Msk /*!< Pending bit for line 14 */ +#define EXTI_PR1_PIF15_Pos (15U) +#define EXTI_PR1_PIF15_Msk (0x1UL << EXTI_PR1_PIF15_Pos) /*!< 0x00008000 */ +#define EXTI_PR1_PIF15 EXTI_PR1_PIF15_Msk /*!< Pending bit for line 15 */ +#define EXTI_PR1_PIF16_Pos (16U) +#define EXTI_PR1_PIF16_Msk (0x1UL << EXTI_PR1_PIF16_Pos) /*!< 0x00010000 */ +#define EXTI_PR1_PIF16 EXTI_PR1_PIF16_Msk /*!< Pending bit for line 16 */ +#define EXTI_PR1_PIF17_Pos (17U) +#define EXTI_PR1_PIF17_Msk (0x1UL << EXTI_PR1_PIF17_Pos) /*!< 0x00020000 */ +#define EXTI_PR1_PIF17 EXTI_PR1_PIF17_Msk /*!< Pending bit for line 17 */ +#define EXTI_PR1_PIF18_Pos (18U) +#define EXTI_PR1_PIF18_Msk (0x1UL << EXTI_PR1_PIF18_Pos) /*!< 0x00040000 */ +#define EXTI_PR1_PIF18 EXTI_PR1_PIF18_Msk /*!< Pending bit for line 18 */ +#define EXTI_PR1_PIF19_Pos (19U) +#define EXTI_PR1_PIF19_Msk (0x1UL << EXTI_PR1_PIF19_Pos) /*!< 0x00080000 */ +#define EXTI_PR1_PIF19 EXTI_PR1_PIF19_Msk /*!< Pending bit for line 19 */ +#define EXTI_PR1_PIF20_Pos (20U) +#define EXTI_PR1_PIF20_Msk (0x1UL << EXTI_PR1_PIF20_Pos) /*!< 0x00100000 */ +#define EXTI_PR1_PIF20 EXTI_PR1_PIF20_Msk /*!< Pending bit for line 20 */ +#define EXTI_PR1_PIF21_Pos (21U) +#define EXTI_PR1_PIF21_Msk (0x1UL << EXTI_PR1_PIF21_Pos) /*!< 0x00200000 */ +#define EXTI_PR1_PIF21 EXTI_PR1_PIF21_Msk /*!< Pending bit for line 21 */ +#define EXTI_PR1_PIF31_Pos (31U) +#define EXTI_PR1_PIF31_Msk (0x1UL << EXTI_PR1_PIF31_Pos) /*!< 0x80000000 */ +#define EXTI_PR1_PIF31 EXTI_PR1_PIF31_Msk /*!< Pending bit for line 31 */ + +/****************** Bit definition for EXTI_RTSR2 register ******************/ +#define EXTI_RTSR2_RT_Pos (0U) +#define EXTI_RTSR2_RT_Msk (0x302UL << EXTI_RTSR2_RT_Pos) /*!< 0x00000302 */ +#define EXTI_RTSR2_RT EXTI_RTSR2_RT_Msk /*!< Rising trigger event configuration bit */ +#define EXTI_RTSR2_RT33_Pos (1U) +#define EXTI_RTSR2_RT33_Msk (0x1UL << EXTI_RTSR2_RT33_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR2_RT33 EXTI_RTSR2_RT33_Msk /*!< Rising trigger event configuration bit of line 33 */ +#define EXTI_RTSR2_RT40_Pos (8U) +#define EXTI_RTSR2_RT40_Msk (0x1UL << EXTI_RTSR2_RT40_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR2_RT40 EXTI_RTSR2_RT40_Msk /*!< Rising trigger event configuration bit of line 40 */ +#define EXTI_RTSR2_RT41_Pos (9U) +#define EXTI_RTSR2_RT41_Msk (0x1UL << EXTI_RTSR2_RT41_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR2_RT41 EXTI_RTSR2_RT41_Msk /*!< Rising trigger event configuration bit of line 41 */ + +/****************** Bit definition for EXTI_FTSR2 register ******************/ +#define EXTI_FTSR2_FT_Pos (0U) +#define EXTI_FTSR2_FT_Msk (0x302UL << EXTI_FTSR2_FT_Pos) /*!< 0x00000302 */ +#define EXTI_FTSR2_FT EXTI_FTSR2_FT_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_FTSR2_FT33_Pos (1U) +#define EXTI_FTSR2_FT33_Msk (0x1UL << EXTI_FTSR2_FT33_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR2_FT33 EXTI_FTSR2_FT33_Msk /*!< Falling trigger event configuration bit of line 33 */ +#define EXTI_FTSR2_FT40_Pos (8U) +#define EXTI_FTSR2_FT40_Msk (0x1UL << EXTI_FTSR2_FT40_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR2_FT40 EXTI_FTSR2_FT40_Msk /*!< Falling trigger event configuration bit of line 40 */ +#define EXTI_FTSR2_FT41_Pos (9U) +#define EXTI_FTSR2_FT41_Msk (0x1UL << EXTI_FTSR2_FT41_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR2_FT41 EXTI_FTSR2_FT41_Msk /*!< Falling trigger event configuration bit of line 41 */ + +/****************** Bit definition for EXTI_SWIER2 register *****************/ +#define EXTI_SWIER2_SWI_Pos (0U) +#define EXTI_SWIER2_SWI_Msk (0x302UL << EXTI_SWIER2_SWI_Pos) /*!< 0x00000302 */ +#define EXTI_SWIER2_SWI EXTI_SWIER2_SWI_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_SWIER2_SWI33_Pos (1U) +#define EXTI_SWIER2_SWI33_Msk (0x1UL << EXTI_SWIER2_SWI33_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER2_SWI33 EXTI_SWIER2_SWI33_Msk /*!< Software Interrupt on line 33 */ +#define EXTI_SWIER2_SWI40_Pos (8U) +#define EXTI_SWIER2_SWI40_Msk (0x1UL << EXTI_SWIER2_SWI40_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER2_SWI40 EXTI_SWIER2_SWI40_Msk /*!< Software Interrupt on line 40 */ +#define EXTI_SWIER2_SWI41_Pos (9U) +#define EXTI_SWIER2_SWI41_Msk (0x1UL << EXTI_SWIER2_SWI41_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER2_SWI41 EXTI_SWIER2_SWI41_Msk /*!< Software Interrupt on line 41 */ + +/******************* Bit definition for EXTI_PR2 register *******************/ +#define EXTI_PR2_PIF_Pos (0U) +#define EXTI_PR2_PIF_Msk (0x302UL << EXTI_PR2_PIF_Pos) /*!< 0x00000302 */ +#define EXTI_PR2_PIF EXTI_PR2_PIF_Msk /*!< Pending bit */ +#define EXTI_PR2_PIF33_Pos (1U) +#define EXTI_PR2_PIF33_Msk (0x1UL << EXTI_PR2_PIF33_Pos) /*!< 0x00000002 */ +#define EXTI_PR2_PIF33 EXTI_PR2_PIF33_Msk /*!< Pending bit for line 33 */ +#define EXTI_PR2_PIF40_Pos (8U) +#define EXTI_PR2_PIF40_Msk (0x1UL << EXTI_PR2_PIF40_Pos) /*!< 0x00000100 */ +#define EXTI_PR2_PIF40 EXTI_PR2_PIF40_Msk /*!< Pending bit for line 40 */ +#define EXTI_PR2_PIF41_Pos (9U) +#define EXTI_PR2_PIF41_Msk (0x1UL << EXTI_PR2_PIF41_Pos) /*!< 0x00000200 */ +#define EXTI_PR2_PIF41 EXTI_PR2_PIF41_Msk /*!< Pending bit for line 41 */ + +/******************** Bits definition for EXTI_IMR1 register ****************/ +#define EXTI_IMR1_Pos (0U) +#define EXTI_IMR1_Msk (0xFFFFFFFFUL << EXTI_IMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_IMR1_IM EXTI_IMR1_Msk /*!< CPU1 wakeup with interrupt Mask on Event */ +#define EXTI_IMR1_IM0_Pos (0U) +#define EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk /*!< CPU1 Interrupt Mask on line 0 */ +#define EXTI_IMR1_IM1_Pos (1U) +#define EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk /*!< CPU1 Interrupt Mask on line 1 */ +#define EXTI_IMR1_IM2_Pos (2U) +#define EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk /*!< CPU1 Interrupt Mask on line 2 */ +#define EXTI_IMR1_IM3_Pos (3U) +#define EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk /*!< CPU1 Interrupt Mask on line 3 */ +#define EXTI_IMR1_IM4_Pos (4U) +#define EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk /*!< CPU1 Interrupt Mask on line 4 */ +#define EXTI_IMR1_IM5_Pos (5U) +#define EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk /*!< CPU1 Interrupt Mask on line 5 */ +#define EXTI_IMR1_IM6_Pos (6U) +#define EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk /*!< CPU1 Interrupt Mask on line 6 */ +#define EXTI_IMR1_IM7_Pos (7U) +#define EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk /*!< CPU1 Interrupt Mask on line 7 */ +#define EXTI_IMR1_IM8_Pos (8U) +#define EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk /*!< CPU1 Interrupt Mask on line 8 */ +#define EXTI_IMR1_IM9_Pos (9U) +#define EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk /*!< CPU1 Interrupt Mask on line 9 */ +#define EXTI_IMR1_IM10_Pos (10U) +#define EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk /*!< CPU1 Interrupt Mask on line 10 */ +#define EXTI_IMR1_IM11_Pos (11U) +#define EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk /*!< CPU1 Interrupt Mask on line 11 */ +#define EXTI_IMR1_IM12_Pos (12U) +#define EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk /*!< CPU1 Interrupt Mask on line 12 */ +#define EXTI_IMR1_IM13_Pos (13U) +#define EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk /*!< CPU1 Interrupt Mask on line 13 */ +#define EXTI_IMR1_IM14_Pos (14U) +#define EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk /*!< CPU1 Interrupt Mask on line 14 */ +#define EXTI_IMR1_IM15_Pos (15U) +#define EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk /*!< CPU1 Interrupt Mask on line 15 */ +#define EXTI_IMR1_IM16_Pos (16U) +#define EXTI_IMR1_IM16_Msk (0x1UL << EXTI_IMR1_IM16_Pos) /*!< 0x00010000 */ +#define EXTI_IMR1_IM16 EXTI_IMR1_IM16_Msk /*!< CPU1 Interrupt Mask on line 16 */ +#define EXTI_IMR1_IM17_Pos (17U) +#define EXTI_IMR1_IM17_Msk (0x1UL << EXTI_IMR1_IM17_Pos) /*!< 0x00020000 */ +#define EXTI_IMR1_IM17 EXTI_IMR1_IM17_Msk /*!< CPU1 Interrupt Mask on line 17 */ +#define EXTI_IMR1_IM18_Pos (18U) +#define EXTI_IMR1_IM18_Msk (0x1UL << EXTI_IMR1_IM18_Pos) /*!< 0x00040000 */ +#define EXTI_IMR1_IM18 EXTI_IMR1_IM18_Msk /*!< CPU1 Interrupt Mask on line 18 */ +#define EXTI_IMR1_IM19_Pos (19U) +#define EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk /*!< CPU1 Interrupt Mask on line 19 */ +#define EXTI_IMR1_IM20_Pos (20U) +#define EXTI_IMR1_IM20_Msk (0x1UL << EXTI_IMR1_IM20_Pos) /*!< 0x00100000 */ +#define EXTI_IMR1_IM20 EXTI_IMR1_IM20_Msk /*!< CPU1 Interrupt Mask on line 20 */ +#define EXTI_IMR1_IM21_Pos (21U) +#define EXTI_IMR1_IM21_Msk (0x1UL << EXTI_IMR1_IM21_Pos) /*!< 0x00200000 */ +#define EXTI_IMR1_IM21 EXTI_IMR1_IM21_Msk /*!< CPU1 Interrupt Mask on line 21 */ +#define EXTI_IMR1_IM22_Pos (22U) +#define EXTI_IMR1_IM22_Msk (0x1UL << EXTI_IMR1_IM22_Pos) /*!< 0x00400000 */ +#define EXTI_IMR1_IM22 EXTI_IMR1_IM22_Msk /*!< CPU1 Interrupt Mask on line 22 */ +#define EXTI_IMR1_IM23_Pos (23U) +#define EXTI_IMR1_IM23_Msk (0x1UL << EXTI_IMR1_IM23_Pos) /*!< 0x00800000 */ +#define EXTI_IMR1_IM23 EXTI_IMR1_IM23_Msk /*!< CPU1 Interrupt Mask on line 23 */ +#define EXTI_IMR1_IM24_Pos (24U) +#define EXTI_IMR1_IM24_Msk (0x1UL << EXTI_IMR1_IM24_Pos) /*!< 0x01000000 */ +#define EXTI_IMR1_IM24 EXTI_IMR1_IM24_Msk /*!< CPU1 Interrupt Mask on line 24 */ +#define EXTI_IMR1_IM25_Pos (25U) +#define EXTI_IMR1_IM25_Msk (0x1UL << EXTI_IMR1_IM25_Pos) /*!< 0x02000000 */ +#define EXTI_IMR1_IM25 EXTI_IMR1_IM25_Msk /*!< CPU1 Interrupt Mask on line 25 */ +#define EXTI_IMR1_IM28_Pos (28U) +#define EXTI_IMR1_IM28_Msk (0x1UL << EXTI_IMR1_IM28_Pos) /*!< 0x10000000 */ +#define EXTI_IMR1_IM28 EXTI_IMR1_IM28_Msk /*!< CPU1 Interrupt Mask on line 28 */ +#define EXTI_IMR1_IM29_Pos (29U) +#define EXTI_IMR1_IM29_Msk (0x1UL << EXTI_IMR1_IM29_Pos) /*!< 0x20000000 */ +#define EXTI_IMR1_IM29 EXTI_IMR1_IM29_Msk /*!< CPU1 Interrupt Mask on line 29 */ +#define EXTI_IMR1_IM30_Pos (30U) +#define EXTI_IMR1_IM30_Msk (0x1UL << EXTI_IMR1_IM30_Pos) /*!< 0x40000000 */ +#define EXTI_IMR1_IM30 EXTI_IMR1_IM30_Msk /*!< CPU1 Interrupt Mask on line 30 */ +#define EXTI_IMR1_IM31_Pos (31U) +#define EXTI_IMR1_IM31_Msk (0x1UL << EXTI_IMR1_IM31_Pos) /*!< 0x80000000 */ +#define EXTI_IMR1_IM31 EXTI_IMR1_IM31_Msk /*!< CPU1 Interrupt Mask on line 31 */ + +/******************** Bits definition for EXTI_EMR1 register ****************/ +#define EXTI_EMR1_Pos (0U) +#define EXTI_EMR1_Msk (0x003EFFFFUL << EXTI_EMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_EMR1_EM EXTI_EMR1_Msk /*!< CPU1 Event Mask */ +#define EXTI_EMR1_EM0_Pos (0U) +#define EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk /*!< CPU1 Event Mask on line 0 */ +#define EXTI_EMR1_EM1_Pos (1U) +#define EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk /*!< CPU1 Event Mask on line 1 */ +#define EXTI_EMR1_EM2_Pos (2U) +#define EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk /*!< CPU1 Event Mask on line 2 */ +#define EXTI_EMR1_EM3_Pos (3U) +#define EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk /*!< CPU1 Event Mask on line 3 */ +#define EXTI_EMR1_EM4_Pos (4U) +#define EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk /*!< CPU1 Event Mask on line 4 */ +#define EXTI_EMR1_EM5_Pos (5U) +#define EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk /*!< CPU1 Event Mask on line 5 */ +#define EXTI_EMR1_EM6_Pos (6U) +#define EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk /*!< CPU1 Event Mask on line 6 */ +#define EXTI_EMR1_EM7_Pos (7U) +#define EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk /*!< CPU1 Event Mask on line 7 */ +#define EXTI_EMR1_EM8_Pos (8U) +#define EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk /*!< CPU1 Event Mask on line 8 */ +#define EXTI_EMR1_EM9_Pos (9U) +#define EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk /*!< CPU1 Event Mask on line 9 */ +#define EXTI_EMR1_EM10_Pos (10U) +#define EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk /*!< CPU1 Event Mask on line 10 */ +#define EXTI_EMR1_EM11_Pos (11U) +#define EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk /*!< CPU1 Event Mask on line 11 */ +#define EXTI_EMR1_EM12_Pos (12U) +#define EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk /*!< CPU1 Event Mask on line 12 */ +#define EXTI_EMR1_EM13_Pos (13U) +#define EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk /*!< CPU1 Event Mask on line 13 */ +#define EXTI_EMR1_EM14_Pos (14U) +#define EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk /*!< CPU1 Event Mask on line 14 */ +#define EXTI_EMR1_EM15_Pos (15U) +#define EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk /*!< CPU1 Event Mask on line 15 */ +#define EXTI_EMR1_EM17_Pos (17U) +#define EXTI_EMR1_EM17_Msk (0x1UL << EXTI_EMR1_EM17_Pos) /*!< 0x00020000 */ +#define EXTI_EMR1_EM17 EXTI_EMR1_EM17_Msk /*!< CPU1 Event Mask on line 17 */ +#define EXTI_EMR1_EM18_Pos (18U) +#define EXTI_EMR1_EM18_Msk (0x1UL << EXTI_EMR1_EM18_Pos) /*!< 0x00040000 */ +#define EXTI_EMR1_EM18 EXTI_EMR1_EM18_Msk /*!< CPU1 Event Mask on line 18 */ +#define EXTI_EMR1_EM19_Pos (19U) +#define EXTI_EMR1_EM19_Msk (0x1UL << EXTI_EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_EMR1_EM19 EXTI_EMR1_EM19_Msk /*!< CPU1 Event Mask on line 19 */ +#define EXTI_EMR1_EM20_Pos (20U) +#define EXTI_EMR1_EM20_Msk (0x1UL << EXTI_EMR1_EM20_Pos) /*!< 0x00100000 */ +#define EXTI_EMR1_EM20 EXTI_EMR1_EM20_Msk /*!< CPU1 Event Mask on line 20 */ +#define EXTI_EMR1_EM21_Pos (21U) +#define EXTI_EMR1_EM21_Msk (0x1UL << EXTI_EMR1_EM21_Pos) /*!< 0x00200000 */ +#define EXTI_EMR1_EM21 EXTI_EMR1_EM21_Msk /*!< CPU1 Event Mask on line 21 */ + +/******************** Bits definition for EXTI_IMR2 register ****************/ +#define EXTI_IMR2_Pos (0U) +#define EXTI_IMR2_Msk (0x0001FFFFUL << EXTI_IMR2_Pos) /*!< 0x0001FFFF */ +#define EXTI_IMR2_IM EXTI_IMR2_Msk /*!< CPU1 Interrupt Mask */ +#define EXTI_IMR2_IM33_Pos (1U) +#define EXTI_IMR2_IM33_Msk (0x1UL << EXTI_IMR2_IM33_Pos) /*!< 0x00000002 */ +#define EXTI_IMR2_IM33 EXTI_IMR2_IM33_Msk /*!< CPU1 Interrupt Mask on line 33 */ +#define EXTI_IMR2_IM36_Pos (4U) +#define EXTI_IMR2_IM36_Msk (0x1UL << EXTI_IMR2_IM36_Pos) /*!< 0x00000010 */ +#define EXTI_IMR2_IM36 EXTI_IMR2_IM36_Msk /*!< CPU1 Interrupt Mask on line 36 */ +#define EXTI_IMR2_IM37_Pos (5U) +#define EXTI_IMR2_IM37_Msk (0x1UL << EXTI_IMR2_IM37_Pos) /*!< 0x00000020 */ +#define EXTI_IMR2_IM37 EXTI_IMR2_IM37_Msk /*!< CPU1 Interrupt Mask on line 37 */ +#define EXTI_IMR2_IM38_Pos (6U) +#define EXTI_IMR2_IM38_Msk (0x1UL << EXTI_IMR2_IM38_Pos) /*!< 0x00000040 */ +#define EXTI_IMR2_IM38 EXTI_IMR2_IM38_Msk /*!< CPU1 Interrupt Mask on line 38 */ +#define EXTI_IMR2_IM39_Pos (7U) +#define EXTI_IMR2_IM39_Msk (0x1UL << EXTI_IMR2_IM39_Pos) /*!< 0x00000080 */ +#define EXTI_IMR2_IM39 EXTI_IMR2_IM39_Msk /*!< CPU1 Interrupt Mask on line 39 */ +#define EXTI_IMR2_IM40_Pos (8U) +#define EXTI_IMR2_IM40_Msk (0x1UL << EXTI_IMR2_IM40_Pos) /*!< 0x00000100 */ +#define EXTI_IMR2_IM40 EXTI_IMR2_IM40_Msk /*!< CPU1 Interrupt Mask on line 40 */ +#define EXTI_IMR2_IM41_Pos (9U) +#define EXTI_IMR2_IM41_Msk (0x1UL << EXTI_IMR2_IM41_Pos) /*!< 0x00000200 */ +#define EXTI_IMR2_IM41 EXTI_IMR2_IM41_Msk /*!< CPU1 Interrupt Mask on line 41 */ +#define EXTI_IMR2_IM42_Pos (10U) +#define EXTI_IMR2_IM42_Msk (0x1UL << EXTI_IMR2_IM42_Pos) /*!< 0x00000400 */ +#define EXTI_IMR2_IM42 EXTI_IMR2_IM42_Msk /*!< CPU1 Interrupt Mask on line 42 */ +#define EXTI_IMR2_IM43_Pos (11U) +#define EXTI_IMR2_IM43_Msk (0x1UL << EXTI_IMR2_IM43_Pos) /*!< 0x00000800 */ +#define EXTI_IMR2_IM43 EXTI_IMR2_IM43_Msk /*!< CPU1 Interrupt Mask on line 43 */ +#define EXTI_IMR2_IM44_Pos (12U) +#define EXTI_IMR2_IM44_Msk (0x1UL << EXTI_IMR2_IM44_Pos) /*!< 0x00001000 */ +#define EXTI_IMR2_IM44 EXTI_IMR2_IM44_Msk /*!< CPU1 Interrupt Mask on line 44 */ +#define EXTI_IMR2_IM45_Pos (13U) +#define EXTI_IMR2_IM45_Msk (0x1UL << EXTI_IMR2_IM45_Pos) /*!< 0x00002000 */ +#define EXTI_IMR2_IM45 EXTI_IMR2_IM45_Msk /*!< CPU1 Interrupt Mask on line 45 */ +#define EXTI_IMR2_IM46_Pos (14U) +#define EXTI_IMR2_IM46_Msk (0x1UL << EXTI_IMR2_IM46_Pos) /*!< 0x00004000 */ +#define EXTI_IMR2_IM46 EXTI_IMR2_IM46_Msk /*!< CPU1 Interrupt Mask on line 46 */ +#define EXTI_IMR2_IM48_Pos (16U) +#define EXTI_IMR2_IM48_Msk (0x1UL << EXTI_IMR2_IM48_Pos) /*!< 0x00010000 */ +#define EXTI_IMR2_IM48 EXTI_IMR2_IM48_Msk /*!< CPU1 Interrupt Mask on line 48 */ + +/******************** Bits definition for EXTI_EMR2 register ****************/ +#define EXTI_EMR2_Pos (0U) +#define EXTI_EMR2_Msk (0x00000300UL << EXTI_EMR2_Pos) /*!< 0x000003000 */ +#define EXTI_EMR2_EM EXTI_EMR2_Msk /*!< CPU1 Interrupt Mask */ +#define EXTI_EMR2_EM40_Pos (8U) +#define EXTI_EMR2_EM40_Msk (0x1UL << EXTI_EMR2_EM40_Pos) /*!< 0x00000100 */ +#define EXTI_EMR2_EM40 EXTI_EMR2_EM40_Msk /*!< CPU1 Event Mask on line 40 */ +#define EXTI_EMR2_EM41_Pos (9U) +#define EXTI_EMR2_EM41_Msk (0x1UL << EXTI_EMR2_EM41_Pos) /*!< 0x00000200 */ +#define EXTI_EMR2_EM41 EXTI_EMR2_EM41_Msk /*!< CPU1 Event Mask on line 41 */ + +/******************** Bits definition for EXTI_C2IMR1 register **************/ +#define EXTI_C2IMR1_Pos (0U) +#define EXTI_C2IMR1_Msk (0xFFFFFFFFUL << EXTI_C2IMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_C2IMR1_IM EXTI_C2IMR1_Msk /*!< CPU2 wakeup with interrupt Mask on Event */ +#define EXTI_C2IMR1_IM0_Pos (0U) +#define EXTI_C2IMR1_IM0_Msk (0x1UL << EXTI_C2IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_C2IMR1_IM0 EXTI_C2IMR1_IM0_Msk /*!< CPU2 Interrupt Mask on line 0 */ +#define EXTI_C2IMR1_IM1_Pos (1U) +#define EXTI_C2IMR1_IM1_Msk (0x1UL << EXTI_C2IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_C2IMR1_IM1 EXTI_C2IMR1_IM1_Msk /*!< CPU2 Interrupt Mask on line 1 */ +#define EXTI_C2IMR1_IM2_Pos (2U) +#define EXTI_C2IMR1_IM2_Msk (0x1UL << EXTI_C2IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_C2IMR1_IM2 EXTI_C2IMR1_IM2_Msk /*!< CPU2 Interrupt Mask on line 2 */ +#define EXTI_C2IMR1_IM3_Pos (3U) +#define EXTI_C2IMR1_IM3_Msk (0x1UL << EXTI_C2IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_C2IMR1_IM3 EXTI_C2IMR1_IM3_Msk /*!< CPU2 Interrupt Mask on line 3 */ +#define EXTI_C2IMR1_IM4_Pos (4U) +#define EXTI_C2IMR1_IM4_Msk (0x1UL << EXTI_C2IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_C2IMR1_IM4 EXTI_C2IMR1_IM4_Msk /*!< CPU2 Interrupt Mask on line 4 */ +#define EXTI_C2IMR1_IM5_Pos (5U) +#define EXTI_C2IMR1_IM5_Msk (0x1UL << EXTI_C2IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_C2IMR1_IM5 EXTI_C2IMR1_IM5_Msk /*!< CPU2 Interrupt Mask on line 5 */ +#define EXTI_C2IMR1_IM6_Pos (6U) +#define EXTI_C2IMR1_IM6_Msk (0x1UL << EXTI_C2IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_C2IMR1_IM6 EXTI_C2IMR1_IM6_Msk /*!< CPU2 Interrupt Mask on line 6 */ +#define EXTI_C2IMR1_IM7_Pos (7U) +#define EXTI_C2IMR1_IM7_Msk (0x1UL << EXTI_C2IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_C2IMR1_IM7 EXTI_C2IMR1_IM7_Msk /*!< CPU2 Interrupt Mask on line 7 */ +#define EXTI_C2IMR1_IM8_Pos (8U) +#define EXTI_C2IMR1_IM8_Msk (0x1UL << EXTI_C2IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_C2IMR1_IM8 EXTI_C2IMR1_IM8_Msk /*!< CPU2 Interrupt Mask on line 8 */ +#define EXTI_C2IMR1_IM9_Pos (9U) +#define EXTI_C2IMR1_IM9_Msk (0x1UL << EXTI_C2IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_C2IMR1_IM9 EXTI_C2IMR1_IM9_Msk /*!< CPU2 Interrupt Mask on line 9 */ +#define EXTI_C2IMR1_IM10_Pos (10U) +#define EXTI_C2IMR1_IM10_Msk (0x1UL << EXTI_C2IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_C2IMR1_IM10 EXTI_C2IMR1_IM10_Msk /*!< CPU2 Interrupt Mask on line 10 */ +#define EXTI_C2IMR1_IM11_Pos (11U) +#define EXTI_C2IMR1_IM11_Msk (0x1UL << EXTI_C2IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_C2IMR1_IM11 EXTI_C2IMR1_IM11_Msk /*!< CPU2 Interrupt Mask on line 11 */ +#define EXTI_C2IMR1_IM12_Pos (12U) +#define EXTI_C2IMR1_IM12_Msk (0x1UL << EXTI_C2IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_C2IMR1_IM12 EXTI_C2IMR1_IM12_Msk /*!< CPU2 Interrupt Mask on line 12 */ +#define EXTI_C2IMR1_IM13_Pos (13U) +#define EXTI_C2IMR1_IM13_Msk (0x1UL << EXTI_C2IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_C2IMR1_IM13 EXTI_C2IMR1_IM13_Msk /*!< CPU2 Interrupt Mask on line 13 */ +#define EXTI_C2IMR1_IM14_Pos (14U) +#define EXTI_C2IMR1_IM14_Msk (0x1UL << EXTI_C2IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_C2IMR1_IM14 EXTI_C2IMR1_IM14_Msk /*!< CPU2 Interrupt Mask on line 14 */ +#define EXTI_C2IMR1_IM15_Pos (15U) +#define EXTI_C2IMR1_IM15_Msk (0x1UL << EXTI_C2IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_C2IMR1_IM15 EXTI_C2IMR1_IM15_Msk /*!< CPU2 Interrupt Mask on line 15 */ +#define EXTI_C2IMR1_IM16_Pos (16U) +#define EXTI_C2IMR1_IM16_Msk (0x1UL << EXTI_C2IMR1_IM16_Pos) /*!< 0x00010000 */ +#define EXTI_C2IMR1_IM16 EXTI_C2IMR1_IM16_Msk /*!< CPU2 Interrupt Mask on line 16 */ +#define EXTI_C2IMR1_IM17_Pos (17U) +#define EXTI_C2IMR1_IM17_Msk (0x1UL << EXTI_C2IMR1_IM17_Pos) /*!< 0x00020000 */ +#define EXTI_C2IMR1_IM17 EXTI_C2IMR1_IM17_Msk /*!< CPU2 Interrupt Mask on line 17 */ +#define EXTI_C2IMR1_IM18_Pos (18U) +#define EXTI_C2IMR1_IM18_Msk (0x1UL << EXTI_C2IMR1_IM18_Pos) /*!< 0x00040000 */ +#define EXTI_C2IMR1_IM18 EXTI_C2IMR1_IM18_Msk /*!< CPU2 Interrupt Mask on line 18 */ +#define EXTI_C2IMR1_IM19_Pos (19U) +#define EXTI_C2IMR1_IM19_Msk (0x1UL << EXTI_C2IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_C2IMR1_IM19 EXTI_C2IMR1_IM19_Msk /*!< CPU2 Interrupt Mask on line 19 */ +#define EXTI_C2IMR1_IM20_Pos (20U) +#define EXTI_C2IMR1_IM20_Msk (0x1UL << EXTI_C2IMR1_IM20_Pos) /*!< 0x00100000 */ +#define EXTI_C2IMR1_IM20 EXTI_C2IMR1_IM20_Msk /*!< CPU2 Interrupt Mask on line 20 */ +#define EXTI_C2IMR1_IM21_Pos (21U) +#define EXTI_C2IMR1_IM21_Msk (0x1UL << EXTI_C2IMR1_IM21_Pos) /*!< 0x00200000 */ +#define EXTI_C2IMR1_IM21 EXTI_C2IMR1_IM21_Msk /*!< CPU2 Interrupt Mask on line 21 */ +#define EXTI_C2IMR1_IM22_Pos (22U) +#define EXTI_C2IMR1_IM22_Msk (0x1UL << EXTI_C2IMR1_IM22_Pos) /*!< 0x00400000 */ +#define EXTI_C2IMR1_IM22 EXTI_C2IMR1_IM22_Msk /*!< CPU2 Interrupt Mask on line 22 */ +#define EXTI_C2IMR1_IM23_Pos (23U) +#define EXTI_C2IMR1_IM23_Msk (0x1UL << EXTI_C2IMR1_IM23_Pos) /*!< 0x00800000 */ +#define EXTI_C2IMR1_IM23 EXTI_C2IMR1_IM23_Msk /*!< CPU2 Interrupt Mask on line 23 */ +#define EXTI_C2IMR1_IM24_Pos (24U) +#define EXTI_C2IMR1_IM24_Msk (0x1UL << EXTI_C2IMR1_IM24_Pos) /*!< 0x01000000 */ +#define EXTI_C2IMR1_IM24 EXTI_C2IMR1_IM24_Msk /*!< CPU2 Interrupt Mask on line 24 */ +#define EXTI_C2IMR1_IM25_Pos (25U) +#define EXTI_C2IMR1_IM25_Msk (0x1UL << EXTI_C2IMR1_IM25_Pos) /*!< 0x02000000 */ +#define EXTI_C2IMR1_IM25 EXTI_C2IMR1_IM25_Msk /*!< CPU2 Interrupt Mask on line 25 */ +#define EXTI_C2IMR1_IM28_Pos (28U) +#define EXTI_C2IMR1_IM28_Msk (0x1UL << EXTI_C2IMR1_IM28_Pos) /*!< 0x10000000 */ +#define EXTI_C2IMR1_IM28 EXTI_C2IMR1_IM28_Msk /*!< CPU2 Interrupt Mask on line 28 */ +#define EXTI_C2IMR1_IM29_Pos (29U) +#define EXTI_C2IMR1_IM29_Msk (0x1UL << EXTI_C2IMR1_IM29_Pos) /*!< 0x20000000 */ +#define EXTI_C2IMR1_IM29 EXTI_C2IMR1_IM29_Msk /*!< CPU2 Interrupt Mask on line 29 */ +#define EXTI_C2IMR1_IM30_Pos (30U) +#define EXTI_C2IMR1_IM30_Msk (0x1UL << EXTI_C2IMR1_IM30_Pos) /*!< 0x40000000 */ +#define EXTI_C2IMR1_IM30 EXTI_C2IMR1_IM30_Msk /*!< CPU2 Interrupt Mask on line 30 */ +#define EXTI_C2IMR1_IM31_Pos (31U) +#define EXTI_C2IMR1_IM31_Msk (0x1UL << EXTI_C2IMR1_IM31_Pos) /*!< 0x80000000 */ +#define EXTI_C2IMR1_IM31 EXTI_C2IMR1_IM31_Msk /*!< CPU2 Interrupt Mask on line 31 */ +/******************** Bits definition for EXTI_C2EMR1 register **************/ +#define EXTI_C2EMR1_Pos (0U) +#define EXTI_C2EMR1_Msk (0x003EFFFFUL << EXTI_C2EMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_C2EMR1_EM EXTI_C2EMR1_Msk /*!< CPU2 Event Mask */ +#define EXTI_C2EMR1_EM0_Pos (0U) +#define EXTI_C2EMR1_EM0_Msk (0x1UL << EXTI_C2EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_C2EMR1_EM0 EXTI_C2EMR1_EM0_Msk /*!< CPU2 Event Mask on line 0 */ +#define EXTI_C2EMR1_EM1_Pos (1U) +#define EXTI_C2EMR1_EM1_Msk (0x1UL << EXTI_C2EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_C2EMR1_EM1 EXTI_C2EMR1_EM1_Msk /*!< CPU2 Event Mask on line 1 */ +#define EXTI_C2EMR1_EM2_Pos (2U) +#define EXTI_C2EMR1_EM2_Msk (0x1UL << EXTI_C2EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_C2EMR1_EM2 EXTI_C2EMR1_EM2_Msk /*!< CPU2 Event Mask on line 2 */ +#define EXTI_C2EMR1_EM3_Pos (3U) +#define EXTI_C2EMR1_EM3_Msk (0x1UL << EXTI_C2EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_C2EMR1_EM3 EXTI_C2EMR1_EM3_Msk /*!< CPU2 Event Mask on line 3 */ +#define EXTI_C2EMR1_EM4_Pos (4U) +#define EXTI_C2EMR1_EM4_Msk (0x1UL << EXTI_C2EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_C2EMR1_EM4 EXTI_C2EMR1_EM4_Msk /*!< CPU2 Event Mask on line 4 */ +#define EXTI_C2EMR1_EM5_Pos (5U) +#define EXTI_C2EMR1_EM5_Msk (0x1UL << EXTI_C2EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_C2EMR1_EM5 EXTI_C2EMR1_EM5_Msk /*!< CPU2 Event Mask on line 5 */ +#define EXTI_C2EMR1_EM6_Pos (6U) +#define EXTI_C2EMR1_EM6_Msk (0x1UL << EXTI_C2EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_C2EMR1_EM6 EXTI_C2EMR1_EM6_Msk /*!< CPU2 Event Mask on line 6 */ +#define EXTI_C2EMR1_EM7_Pos (7U) +#define EXTI_C2EMR1_EM7_Msk (0x1UL << EXTI_C2EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_C2EMR1_EM7 EXTI_C2EMR1_EM7_Msk /*!< CPU2 Event Mask on line 7 */ +#define EXTI_C2EMR1_EM8_Pos (8U) +#define EXTI_C2EMR1_EM8_Msk (0x1UL << EXTI_C2EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_C2EMR1_EM8 EXTI_C2EMR1_EM8_Msk /*!< CPU2 Event Mask on line 8 */ +#define EXTI_C2EMR1_EM9_Pos (9U) +#define EXTI_C2EMR1_EM9_Msk (0x1UL << EXTI_C2EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_C2EMR1_EM9 EXTI_C2EMR1_EM9_Msk /*!< CPU2 Event Mask on line 9 */ +#define EXTI_C2EMR1_EM10_Pos (10U) +#define EXTI_C2EMR1_EM10_Msk (0x1UL << EXTI_C2EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_C2EMR1_EM10 EXTI_C2EMR1_EM10_Msk /*!< CPU2 Event Mask on line 10 */ +#define EXTI_C2EMR1_EM11_Pos (11U) +#define EXTI_C2EMR1_EM11_Msk (0x1UL << EXTI_C2EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_C2EMR1_EM11 EXTI_C2EMR1_EM11_Msk /*!< CPU2 Event Mask on line 11 */ +#define EXTI_C2EMR1_EM12_Pos (12U) +#define EXTI_C2EMR1_EM12_Msk (0x1UL << EXTI_C2EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_C2EMR1_EM12 EXTI_C2EMR1_EM12_Msk /*!< CPU2 Event Mask on line 12 */ +#define EXTI_C2EMR1_EM13_Pos (13U) +#define EXTI_C2EMR1_EM13_Msk (0x1UL << EXTI_C2EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_C2EMR1_EM13 EXTI_C2EMR1_EM13_Msk /*!< CPU2 Event Mask on line 13 */ +#define EXTI_C2EMR1_EM14_Pos (14U) +#define EXTI_C2EMR1_EM14_Msk (0x1UL << EXTI_C2EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_C2EMR1_EM14 EXTI_C2EMR1_EM14_Msk /*!< CPU2 Event Mask on line 14 */ +#define EXTI_C2EMR1_EM15_Pos (15U) +#define EXTI_C2EMR1_EM15_Msk (0x1UL << EXTI_C2EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_C2EMR1_EM15 EXTI_C2EMR1_EM15_Msk /*!< CPU2 Event Mask on line 15 */ +#define EXTI_C2EMR1_EM17_Pos (17U) +#define EXTI_C2EMR1_EM17_Msk (0x1UL << EXTI_C2EMR1_EM17_Pos) /*!< 0x00020000 */ +#define EXTI_C2EMR1_EM17 EXTI_C2EMR1_EM17_Msk /*!< CPU2 Event Mask on line 17 */ +#define EXTI_C2EMR1_EM18_Pos (18U) +#define EXTI_C2EMR1_EM18_Msk (0x1UL << EXTI_C2EMR1_EM18_Pos) /*!< 0x00040000 */ +#define EXTI_C2EMR1_EM18 EXTI_C2EMR1_EM18_Msk /*!< CPU2 Event Mask on line 18 */ +#define EXTI_C2EMR1_EM19_Pos (19U) +#define EXTI_C2EMR1_EM19_Msk (0x1UL << EXTI_C2EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_C2EMR1_EM19 EXTI_C2EMR1_EM19_Msk /*!< CPU2 Event Mask on line 19 */ +#define EXTI_C2EMR1_EM20_Pos (20U) +#define EXTI_C2EMR1_EM20_Msk (0x1UL << EXTI_C2EMR1_EM20_Pos) /*!< 0x00100000 */ +#define EXTI_C2EMR1_EM20 EXTI_C2EMR1_EM20_Msk /*!< CPU2 Event Mask on line 20 */ +#define EXTI_C2EMR1_EM21_Pos (21U) +#define EXTI_C2EMR1_EM21_Msk (0x1UL << EXTI_C2EMR1_EM21_Pos) /*!< 0x00200000 */ +#define EXTI_C2EMR1_EM21 EXTI_C2EMR1_EM21_Msk /*!< CPU2 Event Mask on line 21 */ + +/******************** Bits definition for EXTI_C2IMR2 register **************/ +#define EXTI_C2IMR2_Pos (0U) +#define EXTI_C2IMR2_Msk (0x0001FFFFUL << EXTI_C2IMR2_Pos) /*!< 0x0001FFFF */ +#define EXTI_C2IMR2_IM EXTI_C2IMR2_Msk /*!< CPU2 Interrupt Mask */ +#define EXTI_C2IMR2_IM33_Pos (1U) +#define EXTI_C2IMR2_IM33_Msk (0x1UL << EXTI_C2IMR2_IM33_Pos) /*!< 0x00000002 */ +#define EXTI_C2IMR2_IM33 EXTI_C2IMR2_IM33_Msk /*!< CPU2 Interrupt Mask on line 33 */ +#define EXTI_C2IMR2_IM36_Pos (4U) +#define EXTI_C2IMR2_IM36_Msk (0x1UL << EXTI_C2IMR2_IM36_Pos) /*!< 0x00000010 */ +#define EXTI_C2IMR2_IM36 EXTI_C2IMR2_IM36_Msk /*!< CPU2 Interrupt Mask on line 36 */ +#define EXTI_C2IMR2_IM37_Pos (5U) +#define EXTI_C2IMR2_IM37_Msk (0x1UL << EXTI_C2IMR2_IM37_Pos) /*!< 0x00000020 */ +#define EXTI_C2IMR2_IM37 EXTI_C2IMR2_IM37_Msk /*!< CPU2 Interrupt Mask on line 37 */ +#define EXTI_C2IMR2_IM38_Pos (6U) +#define EXTI_C2IMR2_IM38_Msk (0x1UL << EXTI_C2IMR2_IM38_Pos) /*!< 0x00000040 */ +#define EXTI_C2IMR2_IM38 EXTI_C2IMR2_IM38_Msk /*!< CPU2 Interrupt Mask on line 38 */ +#define EXTI_C2IMR2_IM39_Pos (7U) +#define EXTI_C2IMR2_IM39_Msk (0x1UL << EXTI_C2IMR2_IM39_Pos) /*!< 0x00000080 */ +#define EXTI_C2IMR2_IM39 EXTI_C2IMR2_IM39_Msk /*!< CPU2 Interrupt Mask on line 39 */ +#define EXTI_C2IMR2_IM40_Pos (8U) +#define EXTI_C2IMR2_IM40_Msk (0x1UL << EXTI_C2IMR2_IM40_Pos) /*!< 0x00000100 */ +#define EXTI_C2IMR2_IM40 EXTI_C2IMR2_IM40_Msk /*!< CPU2 Interrupt Mask on line 40 */ +#define EXTI_C2IMR2_IM41_Pos (9U) +#define EXTI_C2IMR2_IM41_Msk (0x1UL << EXTI_C2IMR2_IM41_Pos) /*!< 0x00000200 */ +#define EXTI_C2IMR2_IM41 EXTI_C2IMR2_IM41_Msk /*!< CPU2 Interrupt Mask on line 41 */ +#define EXTI_C2IMR2_IM42_Pos (10U) +#define EXTI_C2IMR2_IM42_Msk (0x1UL << EXTI_C2IMR2_IM42_Pos) /*!< 0x00000400 */ +#define EXTI_C2IMR2_IM42 EXTI_C2IMR2_IM42_Msk /*!< CPU2 Interrupt Mask on line 42 */ +#define EXTI_C2IMR2_IM43_Pos (11U) +#define EXTI_C2IMR2_IM43_Msk (0x1UL << EXTI_C2IMR2_IM43_Pos) /*!< 0x00000800 */ +#define EXTI_C2IMR2_IM43 EXTI_C2IMR2_IM43_Msk /*!< CPU2 Interrupt Mask on line 43 */ +#define EXTI_C2IMR2_IM44_Pos (12U) +#define EXTI_C2IMR2_IM44_Msk (0x1UL << EXTI_C2IMR2_IM44_Pos) /*!< 0x00001000 */ +#define EXTI_C2IMR2_IM44 EXTI_C2IMR2_IM44_Msk /*!< CPU2 Interrupt Mask on line 44 */ +#define EXTI_C2IMR2_IM45_Pos (13U) +#define EXTI_C2IMR2_IM45_Msk (0x1UL << EXTI_C2IMR2_IM45_Pos) /*!< 0x00002000 */ +#define EXTI_C2IMR2_IM45 EXTI_C2IMR2_IM45_Msk /*!< CPU2 Interrupt Mask on line 45 */ +#define EXTI_C2IMR2_IM46_Pos (14U) +#define EXTI_C2IMR2_IM46_Msk (0x1UL << EXTI_C2IMR2_IM46_Pos) /*!< 0x00004000 */ +#define EXTI_C2IMR2_IM46 EXTI_C2IMR2_IM46_Msk /*!< CPU2 Interrupt Mask on line 46 */ +#define EXTI_C2IMR2_IM48_Pos (16U) +#define EXTI_C2IMR2_IM48_Msk (0x1UL << EXTI_C2IMR2_IM48_Pos) /*!< 0x00010000 */ +#define EXTI_C2IMR2_IM48 EXTI_C2IMR2_IM48_Msk /*!< CPU2 Interrupt Mask on line 48 */ + +/******************** Bits definition for EXTI_C2EMR2 register **************/ +#define EXTI_C2EMR2_Pos (8U) +#define EXTI_C2EMR2_Msk (0x00000300UL << EXTI_C2EMR2_Pos) /*!< 0x000003000 */ +#define EXTI_C2EMR2_EM EXTI_C2EMR2_Msk /*!< CPU2 Interrupt Mask */ +#define EXTI_C2EMR2_EM40_Pos (8U) +#define EXTI_C2EMR2_EM40_Msk (0x1UL << EXTI_C2EMR2_EM40_Pos) /*!< 0x00000100 */ +#define EXTI_C2EMR2_EM40 EXTI_C2EMR2_EM40_Msk /*!< CPU2 Event Mask on line 40 */ +#define EXTI_C2EMR2_EM41_Pos (9U) +#define EXTI_C2EMR2_EM41_Msk (0x1UL << EXTI_C2EMR2_EM41_Pos) /*!< 0x00000200 */ +#define EXTI_C2EMR2_EM41 EXTI_C2EMR2_EM41_Msk /*!< CPU2 Event Mask on line 41 */ + +/******************************************************************************/ +/* */ +/* Public Key Accelerator (PKA) */ +/* */ +/******************************************************************************/ + +/******************* Bits definition for PKA_CR register **************/ +#define PKA_CR_EN_Pos (0U) +#define PKA_CR_EN_Msk (0x1UL << PKA_CR_EN_Pos) /*!< 0x00000001 */ +#define PKA_CR_EN PKA_CR_EN_Msk /*!< PKA enable */ +#define PKA_CR_START_Pos (1U) +#define PKA_CR_START_Msk (0x1UL << PKA_CR_START_Pos) /*!< 0x00000002 */ +#define PKA_CR_START PKA_CR_START_Msk /*!< Start operation */ +#define PKA_CR_MODE_Pos (8U) +#define PKA_CR_MODE_Msk (0x3FUL << PKA_CR_MODE_Pos) /*!< 0x00003F00 */ +#define PKA_CR_MODE PKA_CR_MODE_Msk /*!< MODE[5:0] PKA operation code */ +#define PKA_CR_MODE_0 (0x01U << PKA_CR_MODE_Pos) /*!< 0x00000100 */ +#define PKA_CR_MODE_1 (0x02U << PKA_CR_MODE_Pos) /*!< 0x00000200 */ +#define PKA_CR_MODE_2 (0x04U << PKA_CR_MODE_Pos) /*!< 0x00000400 */ +#define PKA_CR_MODE_3 (0x08U << PKA_CR_MODE_Pos) /*!< 0x00000800 */ +#define PKA_CR_MODE_4 (0x10U << PKA_CR_MODE_Pos) /*!< 0x00001000 */ +#define PKA_CR_MODE_5 (0x20U << PKA_CR_MODE_Pos) /*!< 0x00002000 */ +#define PKA_CR_PROCENDIE_Pos (17U) +#define PKA_CR_PROCENDIE_Msk (0x1UL << PKA_CR_PROCENDIE_Pos) /*!< 0x00020000 */ +#define PKA_CR_PROCENDIE PKA_CR_PROCENDIE_Msk /*!< End of operation interrupt enable */ +#define PKA_CR_RAMERRIE_Pos (19U) +#define PKA_CR_RAMERRIE_Msk (0x1UL << PKA_CR_RAMERRIE_Pos) /*!< 0x00080000 */ +#define PKA_CR_RAMERRIE PKA_CR_RAMERRIE_Msk /*!< RAM error interrupt enable */ +#define PKA_CR_ADDRERRIE_Pos (20U) +#define PKA_CR_ADDRERRIE_Msk (0x1UL << PKA_CR_ADDRERRIE_Pos) /*!< 0x00100000 */ +#define PKA_CR_ADDRERRIE PKA_CR_ADDRERRIE_Msk /*!< RAM error interrupt enable */ + +/******************* Bits definition for PKA_SR register **************/ +#define PKA_SR_BUSY_Pos (16U) +#define PKA_SR_BUSY_Msk (0x1UL << PKA_SR_BUSY_Pos) /*!< 0x00010000 */ +#define PKA_SR_BUSY PKA_SR_BUSY_Msk /*!< PKA operation is in progress */ +#define PKA_SR_PROCENDF_Pos (17U) +#define PKA_SR_PROCENDF_Msk (0x1UL << PKA_SR_PROCENDF_Pos) /*!< 0x00020000 */ +#define PKA_SR_PROCENDF PKA_SR_PROCENDF_Msk /*!< PKA end of operation flag */ +#define PKA_SR_RAMERRF_Pos (19U) +#define PKA_SR_RAMERRF_Msk (0x1UL << PKA_SR_RAMERRF_Pos) /*!< 0x00080000 */ +#define PKA_SR_RAMERRF PKA_SR_RAMERRF_Msk /*!< PKA RAM error flag */ +#define PKA_SR_ADDRERRF_Pos (20U) +#define PKA_SR_ADDRERRF_Msk (0x1UL << PKA_SR_ADDRERRF_Pos) /*!< 0x00100000 */ +#define PKA_SR_ADDRERRF PKA_SR_ADDRERRF_Msk /*!< Address error flag */ + +/******************* Bits definition for PKA_CLRFR register **************/ +#define PKA_CLRFR_PROCENDFC_Pos (17U) +#define PKA_CLRFR_PROCENDFC_Msk (0x1UL << PKA_CLRFR_PROCENDFC_Pos) /*!< 0x00020000 */ +#define PKA_CLRFR_PROCENDFC PKA_CLRFR_PROCENDFC_Msk /*!< Clear PKA end of operation flag */ +#define PKA_CLRFR_RAMERRFC_Pos (19U) +#define PKA_CLRFR_RAMERRFC_Msk (0x1UL << PKA_CLRFR_RAMERRFC_Pos) /*!< 0x00080000 */ +#define PKA_CLRFR_RAMERRFC PKA_CLRFR_RAMERRFC_Msk /*!< Clear PKA RAM error flag */ +#define PKA_CLRFR_ADDRERRFC_Pos (20U) +#define PKA_CLRFR_ADDRERRFC_Msk (0x1UL << PKA_CLRFR_ADDRERRFC_Pos) /*!< 0x00100000 */ +#define PKA_CLRFR_ADDRERRFC PKA_CLRFR_ADDRERRFC_Msk /*!< Clear address error flag */ + +/******************* Bits definition for PKA RAM *************************/ +#define PKA_RAM_OFFSET 0x400U /*!< PKA RAM address offset */ + +/* Compute Montgomery parameter input data */ +#define PKA_MONTGOMERY_PARAM_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_MONTGOMERY_PARAM_IN_MODULUS ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Compute Montgomery parameter output data */ +#define PKA_MONTGOMERY_PARAM_OUT_PARAMETER ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Output Montgomery parameter */ + +/* Compute modular exponentiation input data */ +#define PKA_MODULAR_EXP_IN_EXP_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input exponent number of bits */ +#define PKA_MODULAR_EXP_IN_OP_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_EXP_IN_MONTGOMERY_PARAM ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Input storage area for Montgomery parameter */ +#define PKA_MODULAR_EXP_IN_EXPONENT_BASE ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input base of the exponentiation */ +#define PKA_MODULAR_EXP_IN_EXPONENT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Input exponent to process */ +#define PKA_MODULAR_EXP_IN_MODULUS ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Compute modular exponentiation output data */ +#define PKA_MODULAR_EXP_OUT_MONTGOMERY_PARAM ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Output storage area for Montgomery parameter */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC1 ((0x724U - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 1 */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC2 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 2 */ +#define PKA_MODULAR_EXP_OUT_EXPONENT_BASE ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Output base of the exponentiation */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC3 ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 3 */ + +/* Compute ECC scalar multiplication input data */ +#define PKA_ECC_SCALAR_MUL_IN_EXP_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input exponent number of bits */ +#define PKA_ECC_SCALAR_MUL_IN_OP_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ECC_SCALAR_MUL_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECC_SCALAR_MUL_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECC_SCALAR_MUL_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECC_SCALAR_MUL_IN_MONTGOMERY_PARAM ((0x4B4U - PKA_RAM_OFFSET)>>2) /*!< Input storage area for Montgomery parameter */ +#define PKA_ECC_SCALAR_MUL_IN_K ((0x508U - PKA_RAM_OFFSET)>>2) /*!< Input 'k' of KP */ +#define PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ + +/* Compute ECC scalar multiplication output data */ +#define PKA_ECC_SCALAR_MUL_OUT_RESULT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Output result X coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_RESULT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Output result Y coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_X1 ((0xDE8U - PKA_RAM_OFFSET)>>2) /*!< Output last double X1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_Y1 ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Output last double Y1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_Z1 ((0xE90U - PKA_RAM_OFFSET)>>2) /*!< Output last double Z1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_X2 ((0xEE4U - PKA_RAM_OFFSET)>>2) /*!< Output check point X2 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_Y2 ((0xF38U - PKA_RAM_OFFSET)>>2) /*!< Output check point Y2 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_Z2 ((0xF8CU - PKA_RAM_OFFSET)>>2) /*!< Output check point Z2 coordinate */ + +/* Point check input data */ +#define PKA_POINT_CHECK_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_POINT_CHECK_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_POINT_CHECK_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_POINT_CHECK_IN_B_COEFF ((0x7FCU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'b' coefficient */ +#define PKA_POINT_CHECK_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_POINT_CHECK_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_POINT_CHECK_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ + +/* Point check output data */ +#define PKA_POINT_CHECK_OUT_ERROR ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Output error */ + +/* ECDSA signature input data */ +#define PKA_ECDSA_SIGN_IN_ORDER_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input order number of bits */ +#define PKA_ECDSA_SIGN_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_ECDSA_SIGN_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECDSA_SIGN_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECDSA_SIGN_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECDSA_SIGN_IN_K ((0x508U - PKA_RAM_OFFSET)>>2) /*!< Input k value of the ECDSA */ +#define PKA_ECDSA_SIGN_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECDSA_SIGN_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ +#define PKA_ECDSA_SIGN_IN_HASH_E ((0xDE8U - PKA_RAM_OFFSET)>>2) /*!< Input e, hash of the message */ +#define PKA_ECDSA_SIGN_IN_PRIVATE_KEY_D ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Input d, private key */ +#define PKA_ECDSA_SIGN_IN_ORDER_N ((0xE94U - PKA_RAM_OFFSET)>>2) /*!< Input n, order of the curve */ + +/* ECDSA signature output data */ +#define PKA_ECDSA_SIGN_OUT_ERROR ((0xEE8U - PKA_RAM_OFFSET)>>2) /*!< Output error */ +#define PKA_ECDSA_SIGN_OUT_SIGNATURE_R ((0x700U - PKA_RAM_OFFSET)>>2) /*!< Output signature r */ +#define PKA_ECDSA_SIGN_OUT_SIGNATURE_S ((0x754U - PKA_RAM_OFFSET)>>2) /*!< Output signature s */ +#define PKA_ECDSA_SIGN_OUT_FINAL_POINT_X ((0x103CU - PKA_RAM_OFFSET)>>2) /*!< Output final point kP X coordinate */ +#define PKA_ECDSA_SIGN_OUT_FINAL_POINT_Y ((0x1090U - PKA_RAM_OFFSET)>>2) /*!< Output final point kP Y coordinate */ + +/* ECDSA verification input data */ +#define PKA_ECDSA_VERIF_IN_ORDER_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input order number of bits */ +#define PKA_ECDSA_VERIF_IN_MOD_NB_BITS ((0x4B4U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_ECDSA_VERIF_IN_A_COEFF_SIGN ((0x45CU - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECDSA_VERIF_IN_A_COEFF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECDSA_VERIF_IN_MOD_GF ((0x4B8U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECDSA_VERIF_IN_INITIAL_POINT_X ((0x5E8U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECDSA_VERIF_IN_INITIAL_POINT_Y ((0x63CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ +#define PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_X ((0xF40U - PKA_RAM_OFFSET)>>2) /*!< Input public key point X coordinate */ +#define PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_Y ((0xF94U - PKA_RAM_OFFSET)>>2) /*!< Input public key point Y coordinate */ +#define PKA_ECDSA_VERIF_IN_SIGNATURE_R ((0x1098U - PKA_RAM_OFFSET)>>2) /*!< Input r, part of the signature */ +#define PKA_ECDSA_VERIF_IN_SIGNATURE_S ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input s, part of the signature */ +#define PKA_ECDSA_VERIF_IN_HASH_E ((0xFE8U - PKA_RAM_OFFSET)>>2) /*!< Input e, hash of the message */ +#define PKA_ECDSA_VERIF_IN_ORDER_N ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input n, order of the curve */ + +/* ECDSA verification output data */ +#define PKA_ECDSA_VERIF_OUT_RESULT ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* RSA CRT exponentiation input data */ +#define PKA_RSA_CRT_EXP_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operands number of bits */ +#define PKA_RSA_CRT_EXP_IN_DP_CRT ((0x65CU - PKA_RAM_OFFSET)>>2) /*!< Input Dp CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_DQ_CRT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Input Dq CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_QINV_CRT ((0x7ECU - PKA_RAM_OFFSET)>>2) /*!< Input qInv CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_PRIME_P ((0x97CU - PKA_RAM_OFFSET)>>2) /*!< Input Prime p */ +#define PKA_RSA_CRT_EXP_IN_PRIME_Q ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input Prime q */ +#define PKA_RSA_CRT_EXP_IN_EXPONENT_BASE ((0xEECU - PKA_RAM_OFFSET)>>2) /*!< Input base of the exponentiation */ + +/* RSA CRT exponentiation output data */ +#define PKA_RSA_CRT_EXP_OUT_RESULT ((0x724U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular reduction input data */ +#define PKA_MODULAR_REDUC_IN_OP_LENGTH ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input operand length */ +#define PKA_MODULAR_REDUC_IN_OPERAND ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand */ +#define PKA_MODULAR_REDUC_IN_MOD_LENGTH ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus length */ +#define PKA_MODULAR_REDUC_IN_MODULUS ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Modular reduction output data */ +#define PKA_MODULAR_REDUC_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic addition input data */ +#define PKA_ARITHMETIC_ADD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_ADD_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_ADD_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic addition output data */ +#define PKA_ARITHMETIC_ADD_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic substraction input data */ +#define PKA_ARITHMETIC_SUB_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_SUB_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_SUB_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic substraction output data */ +#define PKA_ARITHMETIC_SUB_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic multiplication input data */ +#define PKA_ARITHMETIC_MUL_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_MUL_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_MUL_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic multiplication output data */ +#define PKA_ARITHMETIC_MUL_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Comparison input data */ +#define PKA_COMPARISON_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_COMPARISON_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_COMPARISON_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Comparison output data */ +#define PKA_COMPARISON_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular addition input data */ +#define PKA_MODULAR_ADD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_ADD_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_ADD_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MODULAR_ADD_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op3 (modulus) */ + +/* Modular addition output data */ +#define PKA_MODULAR_ADD_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular inversion input data */ +#define PKA_MODULAR_INV_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_INV_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_INV_IN_OP2_MOD ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 (modulus) */ + +/* Modular inversion output data */ +#define PKA_MODULAR_INV_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular substraction input data */ +#define PKA_MODULAR_SUB_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_SUB_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_SUB_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MODULAR_SUB_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op3 */ + +/* Modular substraction output data */ +#define PKA_MODULAR_SUB_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Montgomery multiplication input data */ +#define PKA_MONTGOMERY_MUL_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MONTGOMERY_MUL_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MONTGOMERY_MUL_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MONTGOMERY_MUL_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Montgomery multiplication output data */ +#define PKA_MONTGOMERY_MUL_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Generic Arithmetic input data */ +#define PKA_ARITHMETIC_ALL_OPS_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP3 ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Generic Arithmetic output data */ +#define PKA_ARITHMETIC_ALL_OPS_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/******************************************************************************/ +/* */ +/* FLASH */ +/* */ +/******************************************************************************/ +/******************* Bits definition for FLASH_ACR register *****************/ +#define FLASH_ACR_LATENCY_Pos (0U) +#define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */ +#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk /*!< Latency */ +#define FLASH_ACR_LATENCY_0 (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */ +#define FLASH_ACR_LATENCY_1 (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */ +#define FLASH_ACR_LATENCY_2 (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */ +#define FLASH_ACR_PRFTEN_Pos (8U) +#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk /*!< Prefetch enable */ +#define FLASH_ACR_ICEN_Pos (9U) +#define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk /*!< Instruction cache enable */ +#define FLASH_ACR_DCEN_Pos (10U) +#define FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos) /*!< 0x00000400 */ +#define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk /*!< Data cache enable */ +#define FLASH_ACR_ICRST_Pos (11U) +#define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk /*!< Instruction cache reset */ +#define FLASH_ACR_DCRST_Pos (12U) +#define FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos) /*!< 0x00001000 */ +#define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk /*!< Data cache reset */ +#define FLASH_ACR_PES_Pos (15U) +#define FLASH_ACR_PES_Msk (0x1UL << FLASH_ACR_PES_Pos) /*!< 0x00008000 */ +#define FLASH_ACR_PES FLASH_ACR_PES_Msk /*!< Program/erase suspend request */ +#define FLASH_ACR_EMPTY_Pos (16U) +#define FLASH_ACR_EMPTY_Msk (0x1UL << FLASH_ACR_EMPTY_Pos) /*!< 0x00010000 */ +#define FLASH_ACR_EMPTY FLASH_ACR_EMPTY_Msk /*!< Flash use area empty */ + +#define FLASH_ACR_LATENCY_0WS (0x0UL << FLASH_ACR_LATENCY_Pos) /*!< FLASH Zero wait state */ +#define FLASH_ACR_LATENCY_1WS (FLASH_ACR_LATENCY_0 << FLASH_ACR_LATENCY_Pos) /*!< FLASH One wait state */ +#define FLASH_ACR_LATENCY_2WS (FLASH_ACR_LATENCY_1 << FLASH_ACR_LATENCY_Pos) /*!< FLASH Two wait states */ +#define FLASH_ACR_LATENCY_3WS ((FLASH_ACR_LATENCY_1 | FLASH_ACR_LATENCY_0) << FLASH_ACR_LATENCY_Pos) /*!< FLASH Three wait states */ + +/******************* Bits definition for FLASH_SR register ******************/ +#define FLASH_SR_EOP_Pos (0U) +#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_SR_EOP FLASH_SR_EOP_Msk /*!< End of Operation */ +#define FLASH_SR_OPERR_Pos (1U) +#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk /*!< Operation error */ +#define FLASH_SR_PROGERR_Pos (3U) +#define FLASH_SR_PROGERR_Msk (0x1UL << FLASH_SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_SR_PROGERR FLASH_SR_PROGERR_Msk /*!< Programming error */ +#define FLASH_SR_WRPERR_Pos (4U) +#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk /*!< Write protection error */ +#define FLASH_SR_PGAERR_Pos (5U) +#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk /*!< Programming alignment error */ +#define FLASH_SR_SIZERR_Pos (6U) +#define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk /*!< Size error */ +#define FLASH_SR_PGSERR_Pos (7U) +#define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk /*!< Programming sequence error */ +#define FLASH_SR_MISERR_Pos (8U) +#define FLASH_SR_MISERR_Msk (0x1UL << FLASH_SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_SR_MISERR FLASH_SR_MISERR_Msk /*!< Fast programming data miss error */ +#define FLASH_SR_FASTERR_Pos (9U) +#define FLASH_SR_FASTERR_Msk (0x1UL << FLASH_SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_SR_FASTERR FLASH_SR_FASTERR_Msk /*!< Fast programming error */ +#define FLASH_SR_OPTNV_Pos (13U) +#define FLASH_SR_OPTNV_Msk (0x1UL << FLASH_SR_OPTNV_Pos) /*!< 0x00002000 */ +#define FLASH_SR_OPTNV FLASH_SR_OPTNV_Msk /*!< User option OPTVAL indication */ +#define FLASH_SR_RDERR_Pos (14U) +#define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00004000 */ +#define FLASH_SR_RDERR FLASH_SR_RDERR_Msk /*!< PCROP read error */ +#define FLASH_SR_OPTVERR_Pos (15U) +#define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00008000 */ +#define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk /*!< Option validity error */ +#define FLASH_SR_BSY_Pos (16U) +#define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00010000 */ +#define FLASH_SR_BSY FLASH_SR_BSY_Msk /*!< Flash Busy */ +#define FLASH_SR_CFGBSY_Pos (18U) +#define FLASH_SR_CFGBSY_Msk (0x1UL << FLASH_SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_SR_CFGBSY FLASH_SR_CFGBSY_Msk /*!< Programming or erase configuration busy */ +#define FLASH_SR_PESD_Pos (19U) +#define FLASH_SR_PESD_Msk (0x1UL << FLASH_SR_PESD_Pos) /*!< 0x00080000 */ +#define FLASH_SR_PESD FLASH_SR_PESD_Msk /*!< Programming/erase operation suspended */ + +/******************* Bits definition for FLASH_CR register ******************/ +#define FLASH_CR_PG_Pos (0U) +#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_CR_PG FLASH_CR_PG_Msk /*!< Flash programming */ +#define FLASH_CR_PER_Pos (1U) +#define FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_CR_PER FLASH_CR_PER_Msk /*!< Page erase */ +#define FLASH_CR_MER_Pos (2U) +#define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos) /*!< 0x00000004 */ +#define FLASH_CR_MER FLASH_CR_MER_Msk /*!< Mass erase */ +#define FLASH_CR_PNB_Pos (3U) +#define FLASH_CR_PNB_Msk (0xFFUL << FLASH_CR_PNB_Pos) /*!< 0x000007F8 */ +#define FLASH_CR_PNB FLASH_CR_PNB_Msk /*!< Page number selection mask */ +#define FLASH_CR_STRT_Pos (16U) +#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_CR_STRT FLASH_CR_STRT_Msk /*!< Start an erase operation */ +#define FLASH_CR_OPTSTRT_Pos (17U) +#define FLASH_CR_OPTSTRT_Msk (0x1UL << FLASH_CR_OPTSTRT_Pos) /*!< 0x00020000 */ +#define FLASH_CR_OPTSTRT FLASH_CR_OPTSTRT_Msk /*!< Options modification start */ +#define FLASH_CR_FSTPG_Pos (18U) +#define FLASH_CR_FSTPG_Msk (0x1UL << FLASH_CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_CR_FSTPG FLASH_CR_FSTPG_Msk /*!< Fast programming */ +#define FLASH_CR_EOPIE_Pos (24U) +#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk /*!< End of operation interrupt enable */ +#define FLASH_CR_ERRIE_Pos (25U) +#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk /*!< Error interrupt enable */ +#define FLASH_CR_RDERRIE_Pos (26U) +#define FLASH_CR_RDERRIE_Msk (0x1UL << FLASH_CR_RDERRIE_Pos) /*!< 0x04000000 */ +#define FLASH_CR_RDERRIE FLASH_CR_RDERRIE_Msk /*!< PCROP read error interrupt enable */ +#define FLASH_CR_OBL_LAUNCH_Pos (27U) +#define FLASH_CR_OBL_LAUNCH_Msk (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */ +#define FLASH_CR_OBL_LAUNCH FLASH_CR_OBL_LAUNCH_Msk /*!< Force the option byte loading */ +#define FLASH_CR_OPTLOCK_Pos (30U) +#define FLASH_CR_OPTLOCK_Msk (0x1UL << FLASH_CR_OPTLOCK_Pos) /*!< 0x40000000 */ +#define FLASH_CR_OPTLOCK FLASH_CR_OPTLOCK_Msk /*!< Options lock */ +#define FLASH_CR_LOCK_Pos (31U) +#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */ +#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk /*!< Flash control register lock */ + +/******************* Bits definition for FLASH_ECCR register ****************/ +#define FLASH_ECCR_ADDR_ECC_Pos (0U) +#define FLASH_ECCR_ADDR_ECC_Msk (0x1FFFFUL << FLASH_ECCR_ADDR_ECC_Pos) /*!< 0x0001FFFF */ +#define FLASH_ECCR_ADDR_ECC FLASH_ECCR_ADDR_ECC_Msk /*!< double-word address ECC fail */ +#define FLASH_ECCR_SYSF_ECC_Pos (20U) +#define FLASH_ECCR_SYSF_ECC_Msk (0x1UL << FLASH_ECCR_SYSF_ECC_Pos) /*!< 0x00100000 */ +#define FLASH_ECCR_SYSF_ECC FLASH_ECCR_SYSF_ECC_Msk /*!< System flash ECC fail */ +#define FLASH_ECCR_ECCCIE_Pos (24U) +#define FLASH_ECCR_ECCCIE_Msk (0x1UL << FLASH_ECCR_ECCCIE_Pos) /*!< 0x01000000 */ +#define FLASH_ECCR_ECCCIE FLASH_ECCR_ECCCIE_Msk /*!< ECC correction interrupt enable */ +#define FLASH_ECCR_CPUID_Pos (26U) +#define FLASH_ECCR_CPUID_Msk (0x7UL << FLASH_ECCR_CPUID_Pos) /*!< 0x1C000000 */ +#define FLASH_ECCR_CPUID FLASH_ECCR_CPUID_Msk /*!< CPU identification */ +#define FLASH_ECCR_ECCC_Pos (30U) +#define FLASH_ECCR_ECCC_Msk (0x1UL << FLASH_ECCR_ECCC_Pos) /*!< 0x40000000 */ +#define FLASH_ECCR_ECCC FLASH_ECCR_ECCC_Msk /*!< ECC correction */ +#define FLASH_ECCR_ECCD_Pos (31U) +#define FLASH_ECCR_ECCD_Msk (0x1UL << FLASH_ECCR_ECCD_Pos) /*!< 0x80000000 */ +#define FLASH_ECCR_ECCD FLASH_ECCR_ECCD_Msk /*!< ECC detection */ + +/******************* Bits definition for FLASH_OPTR register ****************/ +#define FLASH_OPTR_RDP_Pos (0U) +#define FLASH_OPTR_RDP_Msk (0xFFUL << FLASH_OPTR_RDP_Pos) /*!< 0x000000FF */ +#define FLASH_OPTR_RDP FLASH_OPTR_RDP_Msk /*!< Read protection level */ +#define FLASH_OPTR_ESE_Pos (8U) +#define FLASH_OPTR_ESE_Msk (0x1UL << FLASH_OPTR_ESE_Pos) /*!< 0x00000100 */ +#define FLASH_OPTR_ESE FLASH_OPTR_ESE_Msk /*!< Security enable */ +#define FLASH_OPTR_BOR_LEV_Pos (9U) +#define FLASH_OPTR_BOR_LEV_Msk (0x7UL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000E00 */ +#define FLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk /*!< BOR reset level mask */ +#define FLASH_OPTR_BOR_LEV_0 (0x1U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000200 */ +#define FLASH_OPTR_BOR_LEV_1 (0x2U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000400 */ +#define FLASH_OPTR_BOR_LEV_2 (0x4U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000800 */ +#define FLASH_OPTR_nRST_STOP_Pos (12U) +#define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00001000 */ +#define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk /*!< Reset option in Stop mode */ +#define FLASH_OPTR_nRST_STDBY_Pos (13U) +#define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00002000 */ +#define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk /*!< Reset option in Standby mode */ +#define FLASH_OPTR_nRST_SHDW_Pos (14U) +#define FLASH_OPTR_nRST_SHDW_Msk (0x1UL << FLASH_OPTR_nRST_SHDW_Pos) /*!< 0x00004000 */ +#define FLASH_OPTR_nRST_SHDW FLASH_OPTR_nRST_SHDW_Msk /*!< Reset option in Shutdown mode */ +#define FLASH_OPTR_IWDG_SW_Pos (16U) +#define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00010000 */ +#define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk /*!< Independent watchdog selection */ +#define FLASH_OPTR_IWDG_STOP_Pos (17U) +#define FLASH_OPTR_IWDG_STOP_Msk (0x1UL << FLASH_OPTR_IWDG_STOP_Pos) /*!< 0x00020000 */ +#define FLASH_OPTR_IWDG_STOP FLASH_OPTR_IWDG_STOP_Msk /*!< Independent watchdog counter option in Stop mode */ +#define FLASH_OPTR_IWDG_STDBY_Pos (18U) +#define FLASH_OPTR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos) /*!< 0x00040000 */ +#define FLASH_OPTR_IWDG_STDBY FLASH_OPTR_IWDG_STDBY_Msk /*!< Independent watchdog counter option in Standby mode */ +#define FLASH_OPTR_WWDG_SW_Pos (19U) +#define FLASH_OPTR_WWDG_SW_Msk (0x1UL << FLASH_OPTR_WWDG_SW_Pos) /*!< 0x00080000 */ +#define FLASH_OPTR_WWDG_SW FLASH_OPTR_WWDG_SW_Msk /*!< Window watchdog selection */ +#define FLASH_OPTR_nBOOT1_Pos (23U) +#define FLASH_OPTR_nBOOT1_Msk (0x1UL << FLASH_OPTR_nBOOT1_Pos) /*!< 0x00800000 */ +#define FLASH_OPTR_nBOOT1 FLASH_OPTR_nBOOT1_Msk /*!< Boot Configuration */ +#define FLASH_OPTR_SRAM2PE_Pos (24U) +#define FLASH_OPTR_SRAM2PE_Msk (0x1UL << FLASH_OPTR_SRAM2PE_Pos) /*!< 0x01000000 */ +#define FLASH_OPTR_SRAM2PE FLASH_OPTR_SRAM2PE_Msk /*!< SRAM2 parity check enable */ +#define FLASH_OPTR_SRAM2RST_Pos (25U) +#define FLASH_OPTR_SRAM2RST_Msk (0x1UL << FLASH_OPTR_SRAM2RST_Pos) /*!< 0x02000000 */ +#define FLASH_OPTR_SRAM2RST FLASH_OPTR_SRAM2RST_Msk /*!< SRAM2 erase option when system reset */ +#define FLASH_OPTR_nSWBOOT0_Pos (26U) +#define FLASH_OPTR_nSWBOOT0_Msk (0x1UL << FLASH_OPTR_nSWBOOT0_Pos) /*!< 0x04000000 */ +#define FLASH_OPTR_nSWBOOT0 FLASH_OPTR_nSWBOOT0_Msk /*!< Software BOOT0 */ +#define FLASH_OPTR_nBOOT0_Pos (27U) +#define FLASH_OPTR_nBOOT0_Msk (0x1UL << FLASH_OPTR_nBOOT0_Pos) /*!< 0x08000000 */ +#define FLASH_OPTR_nBOOT0 FLASH_OPTR_nBOOT0_Msk /*!< BOOT0 option bit */ +#define FLASH_OPTR_AGC_TRIM_Pos (29U) +#define FLASH_OPTR_AGC_TRIM_Msk (0x7UL << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0xE0000000 */ +#define FLASH_OPTR_AGC_TRIM FLASH_OPTR_AGC_TRIM_Msk /*!< Automatic Gain Control trimming mask */ +#define FLASH_OPTR_AGC_TRIM_0 (0x1U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x20000000 */ +#define FLASH_OPTR_AGC_TRIM_1 (0x2U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x40000000 */ +#define FLASH_OPTR_AGC_TRIM_2 (0x4U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for FLASH_PCROP1ASR register ************/ +#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos (0U) +#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk (0x1FFUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1ASR_PCROP1A_STRT FLASH_PCROP1ASR_PCROP1A_STRT_Msk /*!< PCROP area A start offset */ + +/****************** Bits definition for FLASH_PCROP1AER register ************/ +#define FLASH_PCROP1AER_PCROP1A_END_Pos (0U) +#define FLASH_PCROP1AER_PCROP1A_END_Msk (0x1FFUL << FLASH_PCROP1AER_PCROP1A_END_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1AER_PCROP1A_END FLASH_PCROP1AER_PCROP1A_END_Msk /*!< PCROP area A end offset */ +#define FLASH_PCROP1AER_PCROP_RDP_Pos (31U) +#define FLASH_PCROP1AER_PCROP_RDP_Msk (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos) /*!< 0x80000000 */ +#define FLASH_PCROP1AER_PCROP_RDP FLASH_PCROP1AER_PCROP_RDP_Msk /*!< PCROP area preserved when RDP level decreased */ + +/****************** Bits definition for FLASH_WRP1AR register ***************/ +#define FLASH_WRP1AR_WRP1A_STRT_Pos (0U) +#define FLASH_WRP1AR_WRP1A_STRT_Msk (0xFFUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x000000FF */ +#define FLASH_WRP1AR_WRP1A_STRT FLASH_WRP1AR_WRP1A_STRT_Msk /*!< WRP area A start offset */ +#define FLASH_WRP1AR_WRP1A_END_Pos (16U) +#define FLASH_WRP1AR_WRP1A_END_Msk (0xFFUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x00FF0000 */ +#define FLASH_WRP1AR_WRP1A_END FLASH_WRP1AR_WRP1A_END_Msk /*!< WRP area A end offset */ + +/****************** Bits definition for FLASH_WRP1BR register ***************/ +#define FLASH_WRP1BR_WRP1B_STRT_Pos (0U) +#define FLASH_WRP1BR_WRP1B_STRT_Msk (0xFFUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x000000FF */ +#define FLASH_WRP1BR_WRP1B_STRT FLASH_WRP1BR_WRP1B_STRT_Msk /*!< WRP area B start offset */ +#define FLASH_WRP1BR_WRP1B_END_Pos (16U) +#define FLASH_WRP1BR_WRP1B_END_Msk (0xFFUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x00FF0000 */ +#define FLASH_WRP1BR_WRP1B_END FLASH_WRP1BR_WRP1B_END_Msk /*!< WRP area B end offset */ + +/****************** Bits definition for FLASH_PCROP1BSR register ************/ +#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos (0U) +#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk (0x1FFUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1BSR_PCROP1B_STRT FLASH_PCROP1BSR_PCROP1B_STRT_Msk /*!< PCROP area B start offset */ + +/****************** Bits definition for FLASH_PCROP1BER register ************/ +#define FLASH_PCROP1BER_PCROP1B_END_Pos (0U) +#define FLASH_PCROP1BER_PCROP1B_END_Msk (0x1FFUL << FLASH_PCROP1BER_PCROP1B_END_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1BER_PCROP1B_END FLASH_PCROP1BER_PCROP1B_END_Msk /*!< PCROP area B end offset */ + +/****************** Bits definition for FLASH_IPCCBR register ************/ +#define FLASH_IPCCBR_IPCCDBA_Pos (0U) +#define FLASH_IPCCBR_IPCCDBA_Msk (0x3FFFUL << FLASH_IPCCBR_IPCCDBA_Pos) /*!< 0x00003FFF */ +#define FLASH_IPCCBR_IPCCDBA FLASH_IPCCBR_IPCCDBA_Msk /*!< IPCC data buffer base address */ + +/****************** Bits definition for FLASH_SFR register ************/ +#define FLASH_SFR_SFSA_Pos (0U) +#define FLASH_SFR_SFSA_Msk (0xFFUL << FLASH_SFR_SFSA_Pos) /*!< 0x000000FF */ +#define FLASH_SFR_SFSA FLASH_SFR_SFSA_Msk /* Secure flash start address */ +#define FLASH_SFR_FSD_Pos (8U) +#define FLASH_SFR_FSD_Msk (0x1UL << FLASH_SFR_FSD_Pos) /*!< 0x00000100 */ +#define FLASH_SFR_FSD FLASH_SFR_FSD_Msk /* Flash mode secure */ +#define FLASH_SFR_DDS_Pos (12U) +#define FLASH_SFR_DDS_Msk (0x1UL << FLASH_SFR_DDS_Pos) /*!< 0x00001000 */ +#define FLASH_SFR_DDS FLASH_SFR_DDS_Msk /* Enabling and disabling CPU2 Debug access */ + +/****************** Bits definition for FLASH_SRRVR register ************/ +#define FLASH_SRRVR_SBRV_Pos (0U) +#define FLASH_SRRVR_SBRV_Msk (0x3FFFFUL << FLASH_SRRVR_SBRV_Pos) /*!< 0x0003FFFF */ +#define FLASH_SRRVR_SBRV FLASH_SRRVR_SBRV_Msk /* SCPU2 boot reset vector memory offset */ + +#define FLASH_SRRVR_SBRSA_Pos (18U) +#define FLASH_SRRVR_SBRSA_Msk (0x1FUL << FLASH_SRRVR_SBRSA_Pos) /*!< 0x007C0000 */ +#define FLASH_SRRVR_SBRSA FLASH_SRRVR_SBRSA_Msk /* Secure backup SRAM2a start address */ +#define FLASH_SRRVR_BRSD_Pos (23U) +#define FLASH_SRRVR_BRSD_Msk (0x1UL << FLASH_SRRVR_BRSD_Pos) /*!< 0x00800000 */ +#define FLASH_SRRVR_BRSD FLASH_SRRVR_BRSD_Msk /* Backup SRAM2A secure mode */ + +#define FLASH_SRRVR_SNBRSA_Pos (25U) +#define FLASH_SRRVR_SNBRSA_Msk (0x1FUL << FLASH_SRRVR_SNBRSA_Pos) /*!< 0x3E000000 */ +#define FLASH_SRRVR_SNBRSA FLASH_SRRVR_SNBRSA_Msk /* Secure non-backup SRAM2b start address */ +#define FLASH_SRRVR_NBRSD_Pos (30U) +#define FLASH_SRRVR_NBRSD_Msk (0x1UL << FLASH_SRRVR_NBRSD_Pos) /*!< 0x40000000 */ +#define FLASH_SRRVR_NBRSD FLASH_SRRVR_NBRSD_Msk /* Non-backup SRAM2B secure mode */ +#define FLASH_SRRVR_C2OPT_Pos (31U) +#define FLASH_SRRVR_C2OPT_Msk (0x1UL << FLASH_SRRVR_C2OPT_Pos) /*!< 0x80000000 */ +#define FLASH_SRRVR_C2OPT FLASH_SRRVR_C2OPT_Msk /* SCPU2 boot reset vector memory selection */ + +/****************** Bits definition for FLASH_C2ACR register ************/ +#define FLASH_C2ACR_PRFTEN_Pos (8U) +#define FLASH_C2ACR_PRFTEN_Msk (0x1UL << FLASH_C2ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_C2ACR_PRFTEN FLASH_C2ACR_PRFTEN_Msk /*!< CPU2 Prefetch enable */ +#define FLASH_C2ACR_ICEN_Pos (9U) +#define FLASH_C2ACR_ICEN_Msk (0x1UL << FLASH_C2ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_C2ACR_ICEN FLASH_C2ACR_ICEN_Msk /*!< CPU2 Instruction cache enable */ +#define FLASH_C2ACR_ICRST_Pos (11U) +#define FLASH_C2ACR_ICRST_Msk (0x1UL << FLASH_C2ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_C2ACR_ICRST FLASH_C2ACR_ICRST_Msk /*!< CPU2 Instruction cache reset */ +#define FLASH_C2ACR_PES_Pos (15U) +#define FLASH_C2ACR_PES_Msk (0x1UL << FLASH_C2ACR_PES_Pos) /*!< 0x00008000 */ +#define FLASH_C2ACR_PES FLASH_C2ACR_PES_Msk /*!< CPU2 Program/erase suspend request */ + +/****************** Bits definition for FLASH_C2SR register ************/ +#define FLASH_C2SR_EOP_Pos (0U) +#define FLASH_C2SR_EOP_Msk (0x1UL << FLASH_C2SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_C2SR_EOP FLASH_C2SR_EOP_Msk /*!< CPU2 End of operation */ +#define FLASH_C2SR_OPERR_Pos (1U) +#define FLASH_C2SR_OPERR_Msk (0x1UL << FLASH_C2SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_C2SR_OPERR FLASH_C2SR_OPERR_Msk /*!< CPU2 Operation error */ +#define FLASH_C2SR_PROGERR_Pos (3U) +#define FLASH_C2SR_PROGERR_Msk (0x1UL << FLASH_C2SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_C2SR_PROGERR FLASH_C2SR_PROGERR_Msk /*!< CPU2 Programming error */ +#define FLASH_C2SR_WRPERR_Pos (4U) +#define FLASH_C2SR_WRPERR_Msk (0x1UL << FLASH_C2SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_C2SR_WRPERR FLASH_C2SR_WRPERR_Msk /*!< CPU2 Write protection error */ +#define FLASH_C2SR_PGAERR_Pos (5U) +#define FLASH_C2SR_PGAERR_Msk (0x1UL << FLASH_C2SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_C2SR_PGAERR FLASH_C2SR_PGAERR_Msk /*!< CPU2 Programming alignment error */ +#define FLASH_C2SR_SIZERR_Pos (6U) +#define FLASH_C2SR_SIZERR_Msk (0x1UL << FLASH_C2SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_C2SR_SIZERR FLASH_C2SR_SIZERR_Msk /*!< CPU2 Size error */ +#define FLASH_C2SR_PGSERR_Pos (7U) +#define FLASH_C2SR_PGSERR_Msk (0x1UL << FLASH_C2SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_C2SR_PGSERR FLASH_C2SR_PGSERR_Msk /*!< CPU2 Programming sequence error */ +#define FLASH_C2SR_MISERR_Pos (8U) +#define FLASH_C2SR_MISERR_Msk (0x1UL << FLASH_C2SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_C2SR_MISERR FLASH_C2SR_MISERR_Msk /*!< CPU2 Fast programming data miss error */ +#define FLASH_C2SR_FASTERR_Pos (9U) +#define FLASH_C2SR_FASTERR_Msk (0x1UL << FLASH_C2SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_C2SR_FASTERR FLASH_C2SR_FASTERR_Msk /*!< CPU2 Fast programming error */ +#define FLASH_C2SR_RDERR_Pos (14U) +#define FLASH_C2SR_RDERR_Msk (0x1UL << FLASH_C2SR_RDERR_Pos) /*!< 0x00004000 */ +#define FLASH_C2SR_RDERR FLASH_C2SR_RDERR_Msk /*!< CPU2 PCROP read error */ +#define FLASH_C2SR_BSY_Pos (16U) +#define FLASH_C2SR_BSY_Msk (0x1UL << FLASH_C2SR_BSY_Pos) /*!< 0x00010000 */ +#define FLASH_C2SR_BSY FLASH_C2SR_BSY_Msk /*!< CPU2 Flash busy */ +#define FLASH_C2SR_CFGBSY_Pos (18U) +#define FLASH_C2SR_CFGBSY_Msk (0x1UL << FLASH_C2SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_C2SR_CFGBSY FLASH_C2SR_CFGBSY_Msk /*!< CPU2 Programming or erase configuration busy */ +#define FLASH_C2SR_PESD_Pos (19U) +#define FLASH_C2SR_PESD_Msk (0x1UL << FLASH_C2SR_PESD_Pos) /*!< 0x00080000 */ +#define FLASH_C2SR_PESD FLASH_C2SR_PESD_Msk /*!< CPU2 Programming/erase operation suspended */ + +/****************** Bits definition for FLASH_C2CR register ************/ +#define FLASH_C2CR_PG_Pos (0U) +#define FLASH_C2CR_PG_Msk (0x1UL << FLASH_C2CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_C2CR_PG FLASH_C2CR_PG_Msk /*!< CPU2 Flash programming */ +#define FLASH_C2CR_PER_Pos (1U) +#define FLASH_C2CR_PER_Msk (0x1UL << FLASH_C2CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_C2CR_PER FLASH_C2CR_PER_Msk /*!< CPU2 Page erase */ +#define FLASH_C2CR_MER_Pos (2U) +#define FLASH_C2CR_MER_Msk (0x1UL << FLASH_C2CR_MER_Pos) /*!< 0x00000004 */ +#define FLASH_C2CR_MER FLASH_C2CR_MER_Msk /*!< CPU2 Mass erase */ +#define FLASH_C2CR_PNB_Pos (3U) +#define FLASH_C2CR_PNB_Msk (0xFFUL << FLASH_C2CR_PNB_Pos) /*!< 0x000007F8 */ +#define FLASH_C2CR_PNB FLASH_C2CR_PNB_Msk /*!< CPU2 Page number selection mask */ +#define FLASH_C2CR_STRT_Pos (16U) +#define FLASH_C2CR_STRT_Msk (0x1UL << FLASH_C2CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_C2CR_STRT FLASH_C2CR_STRT_Msk /*!< CPU2 Start an erase operation */ +#define FLASH_C2CR_FSTPG_Pos (18U) +#define FLASH_C2CR_FSTPG_Msk (0x1UL << FLASH_C2CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_C2CR_FSTPG FLASH_C2CR_FSTPG_Msk /*!< CPU2 Fast programming */ +#define FLASH_C2CR_EOPIE_Pos (24U) +#define FLASH_C2CR_EOPIE_Msk (0x1UL << FLASH_C2CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_C2CR_EOPIE FLASH_C2CR_EOPIE_Msk /*!< CPU2 End of operation interrupt enable */ +#define FLASH_C2CR_ERRIE_Pos (25U) +#define FLASH_C2CR_ERRIE_Msk (0x1UL << FLASH_C2CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_C2CR_ERRIE FLASH_C2CR_ERRIE_Msk /*!< CPU2 Error interrupt enable */ +#define FLASH_C2CR_RDERRIE_Pos (26U) +#define FLASH_C2CR_RDERRIE_Msk (0x1UL << FLASH_C2CR_RDERRIE_Pos) /*!< 0x04000000 */ +#define FLASH_C2CR_RDERRIE FLASH_C2CR_RDERRIE_Msk /*!< CPU2 PCROP read error interrupt enable */ + +/******************************************************************************/ +/* */ +/* General Purpose I/O */ +/* */ +/******************************************************************************/ +/****************** Bits definition for GPIO_MODER register *****************/ +#define GPIO_MODER_MODE0_Pos (0U) +#define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */ +#define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk +#define GPIO_MODER_MODE0_0 (0x1U << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */ +#define GPIO_MODER_MODE0_1 (0x2U << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */ +#define GPIO_MODER_MODE1_Pos (2U) +#define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */ +#define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk +#define GPIO_MODER_MODE1_0 (0x1U << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */ +#define GPIO_MODER_MODE1_1 (0x2U << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */ +#define GPIO_MODER_MODE2_Pos (4U) +#define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */ +#define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk +#define GPIO_MODER_MODE2_0 (0x1U << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */ +#define GPIO_MODER_MODE2_1 (0x2U << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */ +#define GPIO_MODER_MODE3_Pos (6U) +#define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */ +#define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk +#define GPIO_MODER_MODE3_0 (0x1U << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */ +#define GPIO_MODER_MODE3_1 (0x2U << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */ +#define GPIO_MODER_MODE4_Pos (8U) +#define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */ +#define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk +#define GPIO_MODER_MODE4_0 (0x1U << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */ +#define GPIO_MODER_MODE4_1 (0x2U << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */ +#define GPIO_MODER_MODE5_Pos (10U) +#define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */ +#define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk +#define GPIO_MODER_MODE5_0 (0x1U << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */ +#define GPIO_MODER_MODE5_1 (0x2U << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */ +#define GPIO_MODER_MODE6_Pos (12U) +#define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */ +#define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk +#define GPIO_MODER_MODE6_0 (0x1U << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */ +#define GPIO_MODER_MODE6_1 (0x2U << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */ +#define GPIO_MODER_MODE7_Pos (14U) +#define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */ +#define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk +#define GPIO_MODER_MODE7_0 (0x1U << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */ +#define GPIO_MODER_MODE7_1 (0x2U << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */ +#define GPIO_MODER_MODE8_Pos (16U) +#define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */ +#define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk +#define GPIO_MODER_MODE8_0 (0x1U << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */ +#define GPIO_MODER_MODE8_1 (0x2U << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */ +#define GPIO_MODER_MODE9_Pos (18U) +#define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */ +#define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk +#define GPIO_MODER_MODE9_0 (0x1U << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */ +#define GPIO_MODER_MODE9_1 (0x2U << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */ +#define GPIO_MODER_MODE10_Pos (20U) +#define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */ +#define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk +#define GPIO_MODER_MODE10_0 (0x1U << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */ +#define GPIO_MODER_MODE10_1 (0x2U << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */ +#define GPIO_MODER_MODE11_Pos (22U) +#define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */ +#define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk +#define GPIO_MODER_MODE11_0 (0x1U << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */ +#define GPIO_MODER_MODE11_1 (0x2U << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */ +#define GPIO_MODER_MODE12_Pos (24U) +#define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */ +#define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk +#define GPIO_MODER_MODE12_0 (0x1U << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */ +#define GPIO_MODER_MODE12_1 (0x2U << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */ +#define GPIO_MODER_MODE13_Pos (26U) +#define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */ +#define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk +#define GPIO_MODER_MODE13_0 (0x1U << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */ +#define GPIO_MODER_MODE13_1 (0x2U << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */ +#define GPIO_MODER_MODE14_Pos (28U) +#define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */ +#define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk +#define GPIO_MODER_MODE14_0 (0x1U << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */ +#define GPIO_MODER_MODE14_1 (0x2U << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */ +#define GPIO_MODER_MODE15_Pos (30U) +#define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */ +#define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk +#define GPIO_MODER_MODE15_0 (0x1U << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */ +#define GPIO_MODER_MODE15_1 (0x2U << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_OTYPER register ****************/ +#define GPIO_OTYPER_OT0_Pos (0U) +#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */ +#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk +#define GPIO_OTYPER_OT1_Pos (1U) +#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */ +#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk +#define GPIO_OTYPER_OT2_Pos (2U) +#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */ +#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk +#define GPIO_OTYPER_OT3_Pos (3U) +#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */ +#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk +#define GPIO_OTYPER_OT4_Pos (4U) +#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */ +#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk +#define GPIO_OTYPER_OT5_Pos (5U) +#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */ +#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk +#define GPIO_OTYPER_OT6_Pos (6U) +#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */ +#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk +#define GPIO_OTYPER_OT7_Pos (7U) +#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */ +#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk +#define GPIO_OTYPER_OT8_Pos (8U) +#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */ +#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk +#define GPIO_OTYPER_OT9_Pos (9U) +#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */ +#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk +#define GPIO_OTYPER_OT10_Pos (10U) +#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */ +#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk +#define GPIO_OTYPER_OT11_Pos (11U) +#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */ +#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk +#define GPIO_OTYPER_OT12_Pos (12U) +#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */ +#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk +#define GPIO_OTYPER_OT13_Pos (13U) +#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */ +#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk +#define GPIO_OTYPER_OT14_Pos (14U) +#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */ +#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk +#define GPIO_OTYPER_OT15_Pos (15U) +#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */ +#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk + +/****************** Bits definition for GPIO_OSPEEDR register ***************/ +#define GPIO_OSPEEDR_OSPEED0_Pos (0U) +#define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */ +#define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk +#define GPIO_OSPEEDR_OSPEED0_0 (0x1U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */ +#define GPIO_OSPEEDR_OSPEED0_1 (0x2U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */ +#define GPIO_OSPEEDR_OSPEED1_Pos (2U) +#define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */ +#define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk +#define GPIO_OSPEEDR_OSPEED1_0 (0x1U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */ +#define GPIO_OSPEEDR_OSPEED1_1 (0x2U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */ +#define GPIO_OSPEEDR_OSPEED2_Pos (4U) +#define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */ +#define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk +#define GPIO_OSPEEDR_OSPEED2_0 (0x1U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */ +#define GPIO_OSPEEDR_OSPEED2_1 (0x2U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */ +#define GPIO_OSPEEDR_OSPEED3_Pos (6U) +#define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */ +#define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk +#define GPIO_OSPEEDR_OSPEED3_0 (0x1U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */ +#define GPIO_OSPEEDR_OSPEED3_1 (0x2U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */ +#define GPIO_OSPEEDR_OSPEED4_Pos (8U) +#define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */ +#define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk +#define GPIO_OSPEEDR_OSPEED4_0 (0x1U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */ +#define GPIO_OSPEEDR_OSPEED4_1 (0x2U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */ +#define GPIO_OSPEEDR_OSPEED5_Pos (10U) +#define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */ +#define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk +#define GPIO_OSPEEDR_OSPEED5_0 (0x1U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */ +#define GPIO_OSPEEDR_OSPEED5_1 (0x2U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */ +#define GPIO_OSPEEDR_OSPEED6_Pos (12U) +#define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */ +#define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk +#define GPIO_OSPEEDR_OSPEED6_0 (0x1U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */ +#define GPIO_OSPEEDR_OSPEED6_1 (0x2U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */ +#define GPIO_OSPEEDR_OSPEED7_Pos (14U) +#define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */ +#define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk +#define GPIO_OSPEEDR_OSPEED7_0 (0x1U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */ +#define GPIO_OSPEEDR_OSPEED7_1 (0x2U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */ +#define GPIO_OSPEEDR_OSPEED8_Pos (16U) +#define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */ +#define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk +#define GPIO_OSPEEDR_OSPEED8_0 (0x1U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */ +#define GPIO_OSPEEDR_OSPEED8_1 (0x2U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */ +#define GPIO_OSPEEDR_OSPEED9_Pos (18U) +#define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */ +#define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk +#define GPIO_OSPEEDR_OSPEED9_0 (0x1U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */ +#define GPIO_OSPEEDR_OSPEED9_1 (0x2U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */ +#define GPIO_OSPEEDR_OSPEED10_Pos (20U) +#define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */ +#define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk +#define GPIO_OSPEEDR_OSPEED10_0 (0x1U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */ +#define GPIO_OSPEEDR_OSPEED10_1 (0x2U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */ +#define GPIO_OSPEEDR_OSPEED11_Pos (22U) +#define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */ +#define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk +#define GPIO_OSPEEDR_OSPEED11_0 (0x1U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */ +#define GPIO_OSPEEDR_OSPEED11_1 (0x2U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */ +#define GPIO_OSPEEDR_OSPEED12_Pos (24U) +#define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */ +#define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk +#define GPIO_OSPEEDR_OSPEED12_0 (0x1U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */ +#define GPIO_OSPEEDR_OSPEED12_1 (0x2U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */ +#define GPIO_OSPEEDR_OSPEED13_Pos (26U) +#define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */ +#define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk +#define GPIO_OSPEEDR_OSPEED13_0 (0x1U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */ +#define GPIO_OSPEEDR_OSPEED13_1 (0x2U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */ +#define GPIO_OSPEEDR_OSPEED14_Pos (28U) +#define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */ +#define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk +#define GPIO_OSPEEDR_OSPEED14_0 (0x1U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */ +#define GPIO_OSPEEDR_OSPEED14_1 (0x2U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */ +#define GPIO_OSPEEDR_OSPEED15_Pos (30U) +#define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */ +#define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk +#define GPIO_OSPEEDR_OSPEED15_0 (0x1U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */ +#define GPIO_OSPEEDR_OSPEED15_1 (0x2U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_PUPDR register *****************/ +#define GPIO_PUPDR_PUPD0_Pos (0U) +#define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ +#define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk +#define GPIO_PUPDR_PUPD0_0 (0x1U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ +#define GPIO_PUPDR_PUPD0_1 (0x2U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ +#define GPIO_PUPDR_PUPD1_Pos (2U) +#define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ +#define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk +#define GPIO_PUPDR_PUPD1_0 (0x1U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ +#define GPIO_PUPDR_PUPD1_1 (0x2U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ +#define GPIO_PUPDR_PUPD2_Pos (4U) +#define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ +#define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk +#define GPIO_PUPDR_PUPD2_0 (0x1U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ +#define GPIO_PUPDR_PUPD2_1 (0x2U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ +#define GPIO_PUPDR_PUPD3_Pos (6U) +#define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ +#define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk +#define GPIO_PUPDR_PUPD3_0 (0x1U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ +#define GPIO_PUPDR_PUPD3_1 (0x2U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ +#define GPIO_PUPDR_PUPD4_Pos (8U) +#define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ +#define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk +#define GPIO_PUPDR_PUPD4_0 (0x1U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ +#define GPIO_PUPDR_PUPD4_1 (0x2U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ +#define GPIO_PUPDR_PUPD5_Pos (10U) +#define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ +#define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk +#define GPIO_PUPDR_PUPD5_0 (0x1U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ +#define GPIO_PUPDR_PUPD5_1 (0x2U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ +#define GPIO_PUPDR_PUPD6_Pos (12U) +#define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ +#define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk +#define GPIO_PUPDR_PUPD6_0 (0x1U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ +#define GPIO_PUPDR_PUPD6_1 (0x2U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ +#define GPIO_PUPDR_PUPD7_Pos (14U) +#define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ +#define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk +#define GPIO_PUPDR_PUPD7_0 (0x1U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ +#define GPIO_PUPDR_PUPD7_1 (0x2U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ +#define GPIO_PUPDR_PUPD8_Pos (16U) +#define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ +#define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk +#define GPIO_PUPDR_PUPD8_0 (0x1U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ +#define GPIO_PUPDR_PUPD8_1 (0x2U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ +#define GPIO_PUPDR_PUPD9_Pos (18U) +#define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ +#define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk +#define GPIO_PUPDR_PUPD9_0 (0x1U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ +#define GPIO_PUPDR_PUPD9_1 (0x2U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ +#define GPIO_PUPDR_PUPD10_Pos (20U) +#define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ +#define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk +#define GPIO_PUPDR_PUPD10_0 (0x1U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ +#define GPIO_PUPDR_PUPD10_1 (0x2U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ +#define GPIO_PUPDR_PUPD11_Pos (22U) +#define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ +#define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk +#define GPIO_PUPDR_PUPD11_0 (0x1U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ +#define GPIO_PUPDR_PUPD11_1 (0x2U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ +#define GPIO_PUPDR_PUPD12_Pos (24U) +#define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ +#define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk +#define GPIO_PUPDR_PUPD12_0 (0x1U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ +#define GPIO_PUPDR_PUPD12_1 (0x2U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ +#define GPIO_PUPDR_PUPD13_Pos (26U) +#define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ +#define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk +#define GPIO_PUPDR_PUPD13_0 (0x1U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ +#define GPIO_PUPDR_PUPD13_1 (0x2U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ +#define GPIO_PUPDR_PUPD14_Pos (28U) +#define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ +#define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk +#define GPIO_PUPDR_PUPD14_0 (0x1U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ +#define GPIO_PUPDR_PUPD14_1 (0x2U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ +#define GPIO_PUPDR_PUPD15_Pos (30U) +#define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ +#define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk +#define GPIO_PUPDR_PUPD15_0 (0x1U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ +#define GPIO_PUPDR_PUPD15_1 (0x2U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_IDR register *******************/ +#define GPIO_IDR_ID0_Pos (0U) +#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ +#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk +#define GPIO_IDR_ID1_Pos (1U) +#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ +#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk +#define GPIO_IDR_ID2_Pos (2U) +#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ +#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk +#define GPIO_IDR_ID3_Pos (3U) +#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ +#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk +#define GPIO_IDR_ID4_Pos (4U) +#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ +#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk +#define GPIO_IDR_ID5_Pos (5U) +#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ +#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk +#define GPIO_IDR_ID6_Pos (6U) +#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ +#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk +#define GPIO_IDR_ID7_Pos (7U) +#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ +#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk +#define GPIO_IDR_ID8_Pos (8U) +#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ +#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk +#define GPIO_IDR_ID9_Pos (9U) +#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ +#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk +#define GPIO_IDR_ID10_Pos (10U) +#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ +#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk +#define GPIO_IDR_ID11_Pos (11U) +#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ +#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk +#define GPIO_IDR_ID12_Pos (12U) +#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ +#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk +#define GPIO_IDR_ID13_Pos (13U) +#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ +#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk +#define GPIO_IDR_ID14_Pos (14U) +#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ +#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk +#define GPIO_IDR_ID15_Pos (15U) +#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ +#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk + +/****************** Bits definition for GPIO_ODR register *******************/ +#define GPIO_ODR_OD0_Pos (0U) +#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ +#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk +#define GPIO_ODR_OD1_Pos (1U) +#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ +#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk +#define GPIO_ODR_OD2_Pos (2U) +#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ +#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk +#define GPIO_ODR_OD3_Pos (3U) +#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ +#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk +#define GPIO_ODR_OD4_Pos (4U) +#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ +#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk +#define GPIO_ODR_OD5_Pos (5U) +#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ +#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk +#define GPIO_ODR_OD6_Pos (6U) +#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ +#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk +#define GPIO_ODR_OD7_Pos (7U) +#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ +#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk +#define GPIO_ODR_OD8_Pos (8U) +#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ +#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk +#define GPIO_ODR_OD9_Pos (9U) +#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ +#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk +#define GPIO_ODR_OD10_Pos (10U) +#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ +#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk +#define GPIO_ODR_OD11_Pos (11U) +#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ +#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk +#define GPIO_ODR_OD12_Pos (12U) +#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ +#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk +#define GPIO_ODR_OD13_Pos (13U) +#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ +#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk +#define GPIO_ODR_OD14_Pos (14U) +#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ +#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk +#define GPIO_ODR_OD15_Pos (15U) +#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ +#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk + +/****************** Bits definition for GPIO_BSRR register ******************/ +#define GPIO_BSRR_BS0_Pos (0U) +#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */ +#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk +#define GPIO_BSRR_BS1_Pos (1U) +#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */ +#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk +#define GPIO_BSRR_BS2_Pos (2U) +#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */ +#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk +#define GPIO_BSRR_BS3_Pos (3U) +#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */ +#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk +#define GPIO_BSRR_BS4_Pos (4U) +#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */ +#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk +#define GPIO_BSRR_BS5_Pos (5U) +#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */ +#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk +#define GPIO_BSRR_BS6_Pos (6U) +#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */ +#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk +#define GPIO_BSRR_BS7_Pos (7U) +#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */ +#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk +#define GPIO_BSRR_BS8_Pos (8U) +#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */ +#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk +#define GPIO_BSRR_BS9_Pos (9U) +#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */ +#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk +#define GPIO_BSRR_BS10_Pos (10U) +#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */ +#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk +#define GPIO_BSRR_BS11_Pos (11U) +#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */ +#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk +#define GPIO_BSRR_BS12_Pos (12U) +#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */ +#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk +#define GPIO_BSRR_BS13_Pos (13U) +#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */ +#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk +#define GPIO_BSRR_BS14_Pos (14U) +#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */ +#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk +#define GPIO_BSRR_BS15_Pos (15U) +#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */ +#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk +#define GPIO_BSRR_BR0_Pos (16U) +#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */ +#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk +#define GPIO_BSRR_BR1_Pos (17U) +#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */ +#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk +#define GPIO_BSRR_BR2_Pos (18U) +#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */ +#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk +#define GPIO_BSRR_BR3_Pos (19U) +#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */ +#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk +#define GPIO_BSRR_BR4_Pos (20U) +#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */ +#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk +#define GPIO_BSRR_BR5_Pos (21U) +#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */ +#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk +#define GPIO_BSRR_BR6_Pos (22U) +#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */ +#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk +#define GPIO_BSRR_BR7_Pos (23U) +#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */ +#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk +#define GPIO_BSRR_BR8_Pos (24U) +#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */ +#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk +#define GPIO_BSRR_BR9_Pos (25U) +#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */ +#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk +#define GPIO_BSRR_BR10_Pos (26U) +#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */ +#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk +#define GPIO_BSRR_BR11_Pos (27U) +#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */ +#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk +#define GPIO_BSRR_BR12_Pos (28U) +#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */ +#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk +#define GPIO_BSRR_BR13_Pos (29U) +#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */ +#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk +#define GPIO_BSRR_BR14_Pos (30U) +#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */ +#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk +#define GPIO_BSRR_BR15_Pos (31U) +#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */ +#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk + +/****************** Bit definition for GPIO_LCKR register *********************/ +#define GPIO_LCKR_LCK0_Pos (0U) +#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ +#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk +#define GPIO_LCKR_LCK1_Pos (1U) +#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ +#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk +#define GPIO_LCKR_LCK2_Pos (2U) +#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ +#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk +#define GPIO_LCKR_LCK3_Pos (3U) +#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ +#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk +#define GPIO_LCKR_LCK4_Pos (4U) +#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ +#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk +#define GPIO_LCKR_LCK5_Pos (5U) +#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ +#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk +#define GPIO_LCKR_LCK6_Pos (6U) +#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ +#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk +#define GPIO_LCKR_LCK7_Pos (7U) +#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ +#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk +#define GPIO_LCKR_LCK8_Pos (8U) +#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ +#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk +#define GPIO_LCKR_LCK9_Pos (9U) +#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ +#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk +#define GPIO_LCKR_LCK10_Pos (10U) +#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ +#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk +#define GPIO_LCKR_LCK11_Pos (11U) +#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ +#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk +#define GPIO_LCKR_LCK12_Pos (12U) +#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ +#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk +#define GPIO_LCKR_LCK13_Pos (13U) +#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ +#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk +#define GPIO_LCKR_LCK14_Pos (14U) +#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ +#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk +#define GPIO_LCKR_LCK15_Pos (15U) +#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ +#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk +#define GPIO_LCKR_LCKK_Pos (16U) +#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ +#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk + +/****************** Bit definition for GPIO_AFRL register *********************/ +#define GPIO_AFRL_AFSEL0_Pos (0U) +#define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ +#define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk +#define GPIO_AFRL_AFSEL0_0 (0x1U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */ +#define GPIO_AFRL_AFSEL0_1 (0x2U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */ +#define GPIO_AFRL_AFSEL0_2 (0x4U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */ +#define GPIO_AFRL_AFSEL0_3 (0x8U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */ +#define GPIO_AFRL_AFSEL1_Pos (4U) +#define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk +#define GPIO_AFRL_AFSEL1_0 (0x1U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */ +#define GPIO_AFRL_AFSEL1_1 (0x2U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */ +#define GPIO_AFRL_AFSEL1_2 (0x4U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */ +#define GPIO_AFRL_AFSEL1_3 (0x8U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */ +#define GPIO_AFRL_AFSEL2_Pos (8U) +#define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk +#define GPIO_AFRL_AFSEL2_0 (0x1U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */ +#define GPIO_AFRL_AFSEL2_1 (0x2U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */ +#define GPIO_AFRL_AFSEL2_2 (0x4U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */ +#define GPIO_AFRL_AFSEL2_3 (0x8U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */ +#define GPIO_AFRL_AFSEL3_Pos (12U) +#define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk +#define GPIO_AFRL_AFSEL3_0 (0x1U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */ +#define GPIO_AFRL_AFSEL3_1 (0x2U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */ +#define GPIO_AFRL_AFSEL3_2 (0x4U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */ +#define GPIO_AFRL_AFSEL3_3 (0x8U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */ +#define GPIO_AFRL_AFSEL4_Pos (16U) +#define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk +#define GPIO_AFRL_AFSEL4_0 (0x1U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */ +#define GPIO_AFRL_AFSEL4_1 (0x2U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */ +#define GPIO_AFRL_AFSEL4_2 (0x4U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */ +#define GPIO_AFRL_AFSEL4_3 (0x8U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */ +#define GPIO_AFRL_AFSEL5_Pos (20U) +#define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk +#define GPIO_AFRL_AFSEL5_0 (0x1U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */ +#define GPIO_AFRL_AFSEL5_1 (0x2U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */ +#define GPIO_AFRL_AFSEL5_2 (0x4U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */ +#define GPIO_AFRL_AFSEL5_3 (0x8U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */ +#define GPIO_AFRL_AFSEL6_Pos (24U) +#define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk +#define GPIO_AFRL_AFSEL6_0 (0x1U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */ +#define GPIO_AFRL_AFSEL6_1 (0x2U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */ +#define GPIO_AFRL_AFSEL6_2 (0x4U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */ +#define GPIO_AFRL_AFSEL6_3 (0x8U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */ +#define GPIO_AFRL_AFSEL7_Pos (28U) +#define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk +#define GPIO_AFRL_AFSEL7_0 (0x1U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */ +#define GPIO_AFRL_AFSEL7_1 (0x2U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */ +#define GPIO_AFRL_AFSEL7_2 (0x4U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */ +#define GPIO_AFRL_AFSEL7_3 (0x8U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */ + +/****************** Bit definition for GPIO_AFRH register *********************/ +#define GPIO_AFRH_AFSEL8_Pos (0U) +#define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ +#define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk +#define GPIO_AFRH_AFSEL8_0 (0x1U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */ +#define GPIO_AFRH_AFSEL8_1 (0x2U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */ +#define GPIO_AFRH_AFSEL8_2 (0x4U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */ +#define GPIO_AFRH_AFSEL8_3 (0x8U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */ +#define GPIO_AFRH_AFSEL9_Pos (4U) +#define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk +#define GPIO_AFRH_AFSEL9_0 (0x1U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */ +#define GPIO_AFRH_AFSEL9_1 (0x2U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */ +#define GPIO_AFRH_AFSEL9_2 (0x4U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */ +#define GPIO_AFRH_AFSEL9_3 (0x8U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */ +#define GPIO_AFRH_AFSEL10_Pos (8U) +#define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk +#define GPIO_AFRH_AFSEL10_0 (0x1U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */ +#define GPIO_AFRH_AFSEL10_1 (0x2U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */ +#define GPIO_AFRH_AFSEL10_2 (0x4U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */ +#define GPIO_AFRH_AFSEL10_3 (0x8U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */ +#define GPIO_AFRH_AFSEL11_Pos (12U) +#define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk +#define GPIO_AFRH_AFSEL11_0 (0x1U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */ +#define GPIO_AFRH_AFSEL11_1 (0x2U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */ +#define GPIO_AFRH_AFSEL11_2 (0x4U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */ +#define GPIO_AFRH_AFSEL11_3 (0x8U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */ +#define GPIO_AFRH_AFSEL12_Pos (16U) +#define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk +#define GPIO_AFRH_AFSEL12_0 (0x1U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */ +#define GPIO_AFRH_AFSEL12_1 (0x2U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */ +#define GPIO_AFRH_AFSEL12_2 (0x4U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */ +#define GPIO_AFRH_AFSEL12_3 (0x8U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */ +#define GPIO_AFRH_AFSEL13_Pos (20U) +#define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk +#define GPIO_AFRH_AFSEL13_0 (0x1U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */ +#define GPIO_AFRH_AFSEL13_1 (0x2U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */ +#define GPIO_AFRH_AFSEL13_2 (0x4U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */ +#define GPIO_AFRH_AFSEL13_3 (0x8U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */ +#define GPIO_AFRH_AFSEL14_Pos (24U) +#define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk +#define GPIO_AFRH_AFSEL14_0 (0x1U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */ +#define GPIO_AFRH_AFSEL14_1 (0x2U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */ +#define GPIO_AFRH_AFSEL14_2 (0x4U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */ +#define GPIO_AFRH_AFSEL14_3 (0x8U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */ +#define GPIO_AFRH_AFSEL15_Pos (28U) +#define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk +#define GPIO_AFRH_AFSEL15_0 (0x1U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */ +#define GPIO_AFRH_AFSEL15_1 (0x2U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */ +#define GPIO_AFRH_AFSEL15_2 (0x4U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */ +#define GPIO_AFRH_AFSEL15_3 (0x8U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_BRR register ******************/ +#define GPIO_BRR_BR0_Pos (0U) +#define GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */ +#define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk +#define GPIO_BRR_BR1_Pos (1U) +#define GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */ +#define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk +#define GPIO_BRR_BR2_Pos (2U) +#define GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */ +#define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk +#define GPIO_BRR_BR3_Pos (3U) +#define GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */ +#define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk +#define GPIO_BRR_BR4_Pos (4U) +#define GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */ +#define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk +#define GPIO_BRR_BR5_Pos (5U) +#define GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */ +#define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk +#define GPIO_BRR_BR6_Pos (6U) +#define GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */ +#define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk +#define GPIO_BRR_BR7_Pos (7U) +#define GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */ +#define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk +#define GPIO_BRR_BR8_Pos (8U) +#define GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */ +#define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk +#define GPIO_BRR_BR9_Pos (9U) +#define GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */ +#define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk +#define GPIO_BRR_BR10_Pos (10U) +#define GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */ +#define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk +#define GPIO_BRR_BR11_Pos (11U) +#define GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */ +#define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk +#define GPIO_BRR_BR12_Pos (12U) +#define GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */ +#define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk +#define GPIO_BRR_BR13_Pos (13U) +#define GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */ +#define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk +#define GPIO_BRR_BR14_Pos (14U) +#define GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */ +#define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk +#define GPIO_BRR_BR15_Pos (15U) +#define GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */ +#define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk + +/******************************************************************************/ +/* */ +/* HSEM HW Semaphore */ +/* */ +/******************************************************************************/ +/******************** Bit definition for HSEM_R register ********************/ +#define HSEM_R_PROCID_Pos (0U) +#define HSEM_R_PROCID_Msk (0xFFUL << HSEM_R_PROCID_Pos) /*!< 0x000000FF */ +#define HSEM_R_PROCID HSEM_R_PROCID_Msk /*!
© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.
+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS_Device + * @{ + */ + +/** @addtogroup stm32wb5mxx + * @{ + */ + +#ifndef __STM32WB5Mxx_H +#define __STM32WB5Mxx_H + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/** @addtogroup Configuration_section_for_CMSIS + * @{ + */ +/** + * @brief Configuration of the Cortex-M4 Processor and Core Peripherals + */ +#define __CM4_REV 1U /*!< Core Revision r0p1 */ +#define __MPU_PRESENT 1U /*!< M4 provides an MPU */ +#define __VTOR_PRESENT 1U /*!< Vector Table Register supported */ +#define __NVIC_PRIO_BITS 4U /*!< STM32WBxx uses 4 Bits for the Priority Levels */ +#define __Vendor_SysTickConfig 0U /*!< Set to 1 if different SysTick Config is used */ +#define __FPU_PRESENT 1U /*!< FPU present */ +/** + * @} + */ + +/** @addtogroup Peripheral_interrupt_number_definition + * @{ + */ + +/** + * @brief stm32wb5mxx Interrupt Number Definition, according to the selected device + * in @ref Library_configuration_section + */ +/*!< Interrupt Number Definition for M4 */ +typedef enum +{ +/****** Cortex-M4 Processor Exceptions Numbers ****************************************************************/ + NonMaskableInt_IRQn = -14, /*!< Non Maskable Interrupt */ + HardFault_IRQn = -13, /*!< Cortex-M4 Hard Fault Interrupt */ + MemoryManagement_IRQn = -12, /*!< Cortex-M4 Memory Management Interrupt */ + BusFault_IRQn = -11, /*!< Cortex-M4 Bus Fault Interrupt */ + UsageFault_IRQn = -10, /*!< Cortex-M4 Usage Fault Interrupt */ + SVCall_IRQn = -5, /*!< Cortex-M4 SV Call Interrupt */ + DebugMonitor_IRQn = -4, /*!< Cortex-M4 Debug Monitor Interrupt */ + PendSV_IRQn = -2, /*!< Cortex-M4 Pend SV Interrupt */ + SysTick_IRQn = -1, /*!< Cortex-M4 System Tick Interrupt */ + +/************* STM32WBxx specific Interrupt Numbers on M4 core ************************************************/ + WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */ + PVD_PVM_IRQn = 1, /*!< PVD and PVM detector */ + TAMP_STAMP_LSECSS_IRQn = 2, /*!< RTC Tamper and TimeStamp Interrupts and LSECSS Interrupts */ + RTC_WKUP_IRQn = 3, /*!< RTC Wakeup Interrupt */ + FLASH_IRQn = 4, /*!< FLASH (CFI) global Interrupt */ + RCC_IRQn = 5, /*!< RCC Interrupt */ + EXTI0_IRQn = 6, /*!< EXTI Line 0 Interrupt */ + EXTI1_IRQn = 7, /*!< EXTI Line 1 Interrupt */ + EXTI2_IRQn = 8, /*!< EXTI Line 2 Interrupt */ + EXTI3_IRQn = 9, /*!< EXTI Line 3 Interrupt */ + EXTI4_IRQn = 10, /*!< EXTI Line 4 Interrupt */ + DMA1_Channel1_IRQn = 11, /*!< DMA1 Channel 1 Interrupt */ + DMA1_Channel2_IRQn = 12, /*!< DMA1 Channel 2 Interrupt */ + DMA1_Channel3_IRQn = 13, /*!< DMA1 Channel 3 Interrupt */ + DMA1_Channel4_IRQn = 14, /*!< DMA1 Channel 4 Interrupt */ + DMA1_Channel5_IRQn = 15, /*!< DMA1 Channel 5 Interrupt */ + DMA1_Channel6_IRQn = 16, /*!< DMA1 Channel 6 Interrupt */ + DMA1_Channel7_IRQn = 17, /*!< DMA1 Channel 7 Interrupt */ + ADC1_IRQn = 18, /*!< ADC1 Interrupt */ + USB_HP_IRQn = 19, /*!< USB High Priority Interrupt */ + USB_LP_IRQn = 20, /*!< USB Low Priority Interrupt (including USB wakeup) */ + C2SEV_PWR_C2H_IRQn = 21, /*!< CPU2 SEV Interrupt */ + COMP_IRQn = 22, /*!< COMP1 and COMP2 Interrupts */ + EXTI9_5_IRQn = 23, /*!< EXTI Lines [9:5] Interrupt */ + TIM1_BRK_IRQn = 24, /*!< TIM1 Break Interrupt */ + TIM1_UP_TIM16_IRQn = 25, /*!< TIM1 Update and TIM16 global Interrupts */ + TIM1_TRG_COM_TIM17_IRQn = 26, /*!< TIM1 Trigger and Communication and TIM17 global Interrupts */ + TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */ + TIM2_IRQn = 28, /*!< TIM2 Global Interrupt */ + PKA_IRQn = 29, /*!< PKA Interrupt */ + I2C1_EV_IRQn = 30, /*!< I2C1 Event Interrupt */ + I2C1_ER_IRQn = 31, /*!< I2C1 Error Interrupt */ + I2C3_EV_IRQn = 32, /*!< I2C3 Event Interrupt */ + I2C3_ER_IRQn = 33, /*!< I2C3 Error Interrupt */ + SPI1_IRQn = 34, /*!< SPI1 Interrupt */ + SPI2_IRQn = 35, /*!< SPI2 Interrupt */ + USART1_IRQn = 36, /*!< USART1 Interrupt */ + LPUART1_IRQn = 37, /*!< LPUART1 Interrupt */ + SAI1_IRQn = 38, /*!< SAI1 A and B global interrupt */ + TSC_IRQn = 39, /*!< TSC Interrupt */ + EXTI15_10_IRQn = 40, /*!< EXTI Lines1[15:10 ]Interrupts */ + RTC_Alarm_IRQn = 41, /*!< RTC Alarms (A and B) Interrupt */ + CRS_IRQn = 42, /*!< CRS interrupt */ + PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQn = 43, /*!< PWR switching on the fly interrupt + PWR end of BLE activity interrupt + PWR end of 802.15.4 (Zigbee) activity interrupt + PWR end of critical radio phase interrupt */ + IPCC_C1_RX_IRQn = 44, /*!< IPCC RX Occupied Interrupt */ + IPCC_C1_TX_IRQn = 45, /*!< IPCC TX Free Interrupt */ + HSEM_IRQn = 46, /*!< HSEM Interrupt */ + LPTIM1_IRQn = 47, /*!< LPTIM1 Interrupt */ + LPTIM2_IRQn = 48, /*!< LPTIM2 Interrupt */ + LCD_IRQn = 49, /*!< LCD Interrupt */ + QUADSPI_IRQn = 50, /*!< QUADSPI Interrupt */ + AES1_IRQn = 51, /*!< AES1 Interrupt */ + AES2_IRQn = 52, /*!< AES2 Interrupt */ + RNG_IRQn = 53, /*!< RNG Interrupt */ + FPU_IRQn = 54, /*!< FPU Interrupt */ + DMA2_Channel1_IRQn = 55, /*!< DMA2 Channel 1 Interrupt */ + DMA2_Channel2_IRQn = 56, /*!< DMA2 Channel 2 Interrupt */ + DMA2_Channel3_IRQn = 57, /*!< DMA2 Channel 3 Interrupt */ + DMA2_Channel4_IRQn = 58, /*!< DMA2 Channel 4 Interrupt */ + DMA2_Channel5_IRQn = 59, /*!< DMA2 Channel 5 Interrupt */ + DMA2_Channel6_IRQn = 60, /*!< DMA2 Channel 6 Interrupt */ + DMA2_Channel7_IRQn = 61, /*!< DMA2 Channel 7 Interrupt */ + DMAMUX1_OVR_IRQn = 62 /*!< DMAMUX1 overrun Interrupt */ +} IRQn_Type; +/** + * @} + */ + +#include "core_cm4.h" /* Cortex-M4 processor and core peripherals */ +#include "system_stm32wbxx.h" +#include + +/** @addtogroup Peripheral_registers_structures + * @{ + */ + +/** + * @brief Analog to Digital Converter + */ +typedef struct +{ + __IO uint32_t ISR; /*!< ADC interrupt and status register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< ADC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< ADC control register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< ADC configuration register 1, Address offset: 0x0C */ + __IO uint32_t CFGR2; /*!< ADC configuration register 2, Address offset: 0x10 */ + __IO uint32_t SMPR1; /*!< ADC sampling time register 1, Address offset: 0x14 */ + __IO uint32_t SMPR2; /*!< ADC sampling time register 2, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, 0x1C */ + __IO uint32_t TR1; /*!< ADC analog watchdog 1 threshold register, Address offset: 0x20 */ + __IO uint32_t TR2; /*!< ADC analog watchdog 2 threshold register, Address offset: 0x24 */ + __IO uint32_t TR3; /*!< ADC analog watchdog 3 threshold register, Address offset: 0x28 */ + uint32_t RESERVED2; /*!< Reserved, 0x2C */ + __IO uint32_t SQR1; /*!< ADC group regular sequencer register 1, Address offset: 0x30 */ + __IO uint32_t SQR2; /*!< ADC group regular sequencer register 2, Address offset: 0x34 */ + __IO uint32_t SQR3; /*!< ADC group regular sequencer register 3, Address offset: 0x38 */ + __IO uint32_t SQR4; /*!< ADC group regular sequencer register 4, Address offset: 0x3C */ + __IO uint32_t DR; /*!< ADC group regular data register, Address offset: 0x40 */ + uint32_t RESERVED3; /*!< Reserved, 0x44 */ + uint32_t RESERVED4; /*!< Reserved, 0x48 */ + __IO uint32_t JSQR; /*!< ADC group injected sequencer register, Address offset: 0x4C */ + uint32_t RESERVED5[4]; /*!< Reserved, 0x50 - 0x5C */ + __IO uint32_t OFR1; /*!< ADC offset register 1, Address offset: 0x60 */ + __IO uint32_t OFR2; /*!< ADC offset register 2, Address offset: 0x64 */ + __IO uint32_t OFR3; /*!< ADC offset register 3, Address offset: 0x68 */ + __IO uint32_t OFR4; /*!< ADC offset register 4, Address offset: 0x6C */ + uint32_t RESERVED6[4]; /*!< Reserved, 0x70 - 0x7C */ + __IO uint32_t JDR1; /*!< ADC group injected rank 1 data register, Address offset: 0x80 */ + __IO uint32_t JDR2; /*!< ADC group injected rank 2 data register, Address offset: 0x84 */ + __IO uint32_t JDR3; /*!< ADC group injected rank 3 data register, Address offset: 0x88 */ + __IO uint32_t JDR4; /*!< ADC group injected rank 4 data register, Address offset: 0x8C */ + uint32_t RESERVED7[4]; /*!< Reserved, 0x090 - 0x09C */ + __IO uint32_t AWD2CR; /*!< ADC analog watchdog 1 configuration register, Address offset: 0xA0 */ + __IO uint32_t AWD3CR; /*!< ADC analog watchdog 3 Configuration Register, Address offset: 0xA4 */ + uint32_t RESERVED8; /*!< Reserved, 0x0A8 */ + uint32_t RESERVED9; /*!< Reserved, 0x0AC */ + __IO uint32_t DIFSEL; /*!< ADC differential mode selection register, Address offset: 0xB0 */ + __IO uint32_t CALFACT; /*!< ADC calibration factors, Address offset: 0xB4 */ + +} ADC_TypeDef; + +typedef struct +{ + uint32_t RESERVED1; /*!< Reserved, Address offset: ADC1 base address + 0x300 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: ADC1 base address + 0x304 */ + __IO uint32_t CCR; /*!< ADC common configuration register, Address offset: ADC1 base address + 0x308 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: ADC1 base address + 0x30C */ +} ADC_Common_TypeDef; + +/** + * @brief Comparator + */ +typedef struct +{ + __IO uint32_t CSR; /*!< COMP control and status register, Address offset: 0x00 */ +} COMP_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 */ +} COMP_Common_TypeDef; + +/** + * @brief CRC calculation unit + */ +typedef struct +{ + __IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */ + __IO uint32_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */ + uint32_t RESERVED2; /*!< Reserved, 0x0C */ + __IO uint32_t INIT; /*!< Initial CRC value register, Address offset: 0x10 */ + __IO uint32_t POL; /*!< CRC polynomial register, Address offset: 0x14 */ +} CRC_TypeDef; + +/** + * @brief Debug MCU + */ +typedef struct +{ + __IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */ + __IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */ + uint32_t RESERVED1[13]; /*!< Reserved, 0x08-0x38 */ + __IO uint32_t APB1FZR1; /*!< Debug MCU CPU1 APB1 freeze register, Address offset: 0x3C */ + __IO uint32_t C2APB1FZR1; /*!< Debug MCU CPU2 APB1 freeze register, Address offset: 0x40 */ + __IO uint32_t APB1FZR2; /*!< Debug MCU CPU1 APB1 freeze register, Address offset: 0x44 */ + __IO uint32_t C2APB1FZR2; /*!< Debug MCU CPU2 APB1 freeze register, Address offset: 0x48 */ + __IO uint32_t APB2FZR; /*!< Debug MCU CPU1 APB2 freeze register, Address offset: 0x4C */ + __IO uint32_t C2APB2FZR; /*!< Debug MCU CPU2 APB2 freeze register, Address offset: 0x50 */ +} DBGMCU_TypeDef; + +/** + * @brief DMA Controller + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA channel x configuration register 0x00 */ + __IO uint32_t CNDTR; /*!< DMA channel x number of data register 0x04 */ + __IO uint32_t CPAR; /*!< DMA channel x peripheral address register 0x08 */ + __IO uint32_t CMAR; /*!< DMA channel x memory address register 0x0C */ + uint32_t RESERVED; /*!< Reserved, 0x10 */ +} DMA_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t ISR; /*!< DMA interrupt status register, Address offset: 0x00 */ + __IO uint32_t IFCR; /*!< DMA interrupt flag clear register, Address offset: 0x04 */ +} DMA_TypeDef; + +/** + * @brief DMA Multiplexer + */ +typedef struct +{ + __IO uint32_t CCR; /*!< DMA Multiplexer Channel x Control Register Address offset: 0x0004 * (channel x) */ +}DMAMUX_Channel_TypeDef; + +typedef struct +{ + __IO uint32_t CSR; /*!< DMA Channel Status Register Address offset: 0x0080 */ + __IO uint32_t CFR; /*!< DMA Channel Clear Flag Register Address offset: 0x0084 */ +}DMAMUX_ChannelStatus_TypeDef; + +typedef struct +{ + __IO uint32_t RGCR; /*!< DMA Request Generator x Control Register Address offset: 0x0100 + 0x0004 * (Req Gen x) */ +}DMAMUX_RequestGen_TypeDef; + +typedef struct +{ + __IO uint32_t RGSR; /*!< DMA Request Generator Status Register Address offset: 0x0140 */ + __IO uint32_t RGCFR; /*!< DMA Request Generator Clear Flag Register Address offset: 0x0144 */ +}DMAMUX_RequestGenStatus_TypeDef; + +/** + * @brief FLASH Registers + */ +typedef struct +{ + __IO uint32_t ACR; /*!< FLASH Access control register, Address offset: 0x00 */ + __IO uint32_t RESERVED; /*!< Reserved, Address offset: 0x04 */ + __IO uint32_t KEYR; /*!< FLASH Key register, Address offset: 0x08 */ + __IO uint32_t OPTKEYR; /*!< FLASH Option Key register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< FLASH Status register, Address offset: 0x10 */ + __IO uint32_t CR; /*!< FLASH Control register, Address offset: 0x14 */ + __IO uint32_t ECCR; /*!< FLASH ECC register, Address offset: 0x18 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t OPTR; /*!< FLASH Option register, Address offset: 0x20 */ + __IO uint32_t PCROP1ASR; /*!< FLASH Bank 1 PCROP area A Start address register, Address offset: 0x24 */ + __IO uint32_t PCROP1AER; /*!< FLASH Bank 1 PCROP area A End address register, Address offset: 0x28 */ + __IO uint32_t WRP1AR; /*!< FLASH Bank 1 WRP area A address register, Address offset: 0x2C */ + __IO uint32_t WRP1BR; /*!< FLASH Bank 1 WRP area B address register, Address offset: 0x30 */ + __IO uint32_t PCROP1BSR; /*!< FLASH Bank 1 PCROP area B Start address register, Address offset: 0x34 */ + __IO uint32_t PCROP1BER; /*!< FLASH Bank 1 PCROP area B End address register, Address offset: 0x38 */ + __IO uint32_t IPCCBR; /*!< FLASH IPCC data buffer address, Address offset: 0x3C */ + uint32_t RESERVED2[7]; /*!< Reserved, Address offset: 0x40-0x58 */ + __IO uint32_t C2ACR; /*!< FLASH Core MO+ Access Control Register , Address offset: 0x5C */ + __IO uint32_t C2SR; /*!< FLASH Core MO+ Status Register, Address offset: 0x60 */ + __IO uint32_t C2CR; /*!< FLASH Core MO+ Control register, Address offset: 0x64 */ + uint32_t RESERVED3[6]; /*!< Reserved, Address offset: 0x68-0x7C */ + __IO uint32_t SFR; /*!< FLASH secure start address, Address offset: 0x80 */ + __IO uint32_t SRRVR; /*!< FlASH secure SRAM2 start addr and CPU2 reset vector Address offset: 0x84 */ +} FLASH_TypeDef; + +/** + * @brief General Purpose I/O + */ +typedef struct +{ + __IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */ + __IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */ + __IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */ + __IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */ + __IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */ + __IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */ + __IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */ + __IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */ + __IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */ + __IO uint32_t BRR; /*!< GPIO Bit Reset register, Address offset: 0x28 */ +} GPIO_TypeDef; + +/** + * @brief Inter-integrated Circuit Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */ + __IO uint32_t OAR1; /*!< I2C Own address 1 register, Address offset: 0x08 */ + __IO uint32_t OAR2; /*!< I2C Own address 2 register, Address offset: 0x0C */ + __IO uint32_t TIMINGR; /*!< I2C Timing register, Address offset: 0x10 */ + __IO uint32_t TIMEOUTR; /*!< I2C Timeout register, Address offset: 0x14 */ + __IO uint32_t ISR; /*!< I2C Interrupt and status register, Address offset: 0x18 */ + __IO uint32_t ICR; /*!< I2C Interrupt clear register, Address offset: 0x1C */ + __IO uint32_t PECR; /*!< I2C PEC register, Address offset: 0x20 */ + __IO uint32_t RXDR; /*!< I2C Receive data register, Address offset: 0x24 */ + __IO uint32_t TXDR; /*!< I2C Transmit data register, Address offset: 0x28 */ +} I2C_TypeDef; + +/** + * @brief Independent WATCHDOG + */ +typedef struct +{ + __IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */ + __IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */ + __IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */ + __IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */ + __IO uint32_t WINR; /*!< IWDG Window register, Address offset: 0x10 */ +} IWDG_TypeDef; + +/** + * @brief LPTIMER + */ +typedef struct +{ + __IO uint32_t ISR; /*!< LPTIM Interrupt and Status register, Address offset: 0x00 */ + __IO uint32_t ICR; /*!< LPTIM Interrupt Clear register, Address offset: 0x04 */ + __IO uint32_t IER; /*!< LPTIM Interrupt Enable register, Address offset: 0x08 */ + __IO uint32_t CFGR; /*!< LPTIM Configuration register, Address offset: 0x0C */ + __IO uint32_t CR; /*!< LPTIM Control register, Address offset: 0x10 */ + __IO uint32_t CMP; /*!< LPTIM Compare register, Address offset: 0x14 */ + __IO uint32_t ARR; /*!< LPTIM Autoreload register, Address offset: 0x18 */ + __IO uint32_t CNT; /*!< LPTIM Counter register, Address offset: 0x1C */ + __IO uint32_t OR; /*!< LPTIM Option register, Address offset: 0x20 */ +} LPTIM_TypeDef; + +/** + * @brief Power Control + */ +typedef struct +{ + __IO uint32_t CR1; /*!< PWR Power Control Register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< PWR Power Control Register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< PWR Power Control Register 3, Address offset: 0x08 */ + __IO uint32_t CR4; /*!< PWR Power Control Register 4, Address offset: 0x0C */ + __IO uint32_t SR1; /*!< PWR Power Status Register 1, Address offset: 0x10 */ + __IO uint32_t SR2; /*!< PWR Power Status Register 2, Address offset: 0x14 */ + __IO uint32_t SCR; /*!< PWR Power Status Reset Register, Address offset: 0x18 */ + __IO uint32_t CR5; /*!< PWR Power Control Register 5, Address offset: 0x1C */ + __IO uint32_t PUCRA; /*!< PWR Pull-Up Control Register of port A, Address offset: 0x20 */ + __IO uint32_t PDCRA; /*!< PWR Pull-Down Control Register of port A, Address offset: 0x24 */ + __IO uint32_t PUCRB; /*!< PWR Pull-Up Control Register of port B, Address offset: 0x28 */ + __IO uint32_t PDCRB; /*!< PWR Pull-Down Control Register of port B, Address offset: 0x2C */ + __IO uint32_t PUCRC; /*!< PWR Pull-Up Control Register of port C, Address offset: 0x30 */ + __IO uint32_t PDCRC; /*!< PWR Pull-Down Control Register of port C, Address offset: 0x34 */ + __IO uint32_t PUCRD; /*!< PWR Pull-Up Control Register of port D, Address offset: 0x38 */ + __IO uint32_t PDCRD; /*!< PWR Pull-Down Control Register of port D, Address offset: 0x3C */ + __IO uint32_t PUCRE; /*!< PWR Pull-Up Control Register of port E, Address offset: 0x40 */ + __IO uint32_t PDCRE; /*!< PWR Pull-Down Control Register of port E, Address offset: 0x44 */ + uint32_t RESERVED0[4]; /*!< Reserved, Address offset: 0x48-0x54 */ + __IO uint32_t PUCRH; /*!< PWR Pull-Up Control Register of port H, Address offset: 0x58 */ + __IO uint32_t PDCRH; /*!< PWR Pull-Down Control Register of port H, Address offset: 0x5C */ + uint32_t RESERVED1[8]; /*!< Reserved, Address offset: 0x60-0x7C */ + __IO uint32_t C2CR1; /*!< PWR Power Control Register 1 for CPU2, Address offset: 0x80 */ + __IO uint32_t C2CR3; /*!< PWR Power Control Register 3 for CPU2, Address offset: 0x84 */ + __IO uint32_t EXTSCR; /*!< PWR Power Status Reset Register for CPU2, Address offset: 0x88 */ +} PWR_TypeDef; + +/** + * @brief QUAD Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR; /*!< QUADSPI Control register, Address offset: 0x00 */ + __IO uint32_t DCR; /*!< QUADSPI Device Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< QUADSPI Status register, Address offset: 0x08 */ + __IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0x0C */ + __IO uint32_t DLR; /*!< QUADSPI Data Length register, Address offset: 0x10 */ + __IO uint32_t CCR; /*!< QUADSPI Communication Configuration register, Address offset: 0x14 */ + __IO uint32_t AR; /*!< QUADSPI Address register, Address offset: 0x18 */ + __IO uint32_t ABR; /*!< QUADSPI Alternate Bytes register, Address offset: 0x1C */ + __IO uint32_t DR; /*!< QUADSPI Data register, Address offset: 0x20 */ + __IO uint32_t PSMKR; /*!< QUADSPI Polling Status Mask register, Address offset: 0x24 */ + __IO uint32_t PSMAR; /*!< QUADSPI Polling Status Match register, Address offset: 0x28 */ + __IO uint32_t PIR; /*!< QUADSPI Polling Interval register, Address offset: 0x2C */ + __IO uint32_t LPTR; /*!< QUADSPI Low Power Timeout register, Address offset: 0x30 */ +} QUADSPI_TypeDef; + +/** + * @brief Reset and Clock Control + */ +typedef struct +{ + __IO uint32_t CR; /*!< RCC clock Control Register, Address offset: 0x00 */ + __IO uint32_t ICSCR; /*!< RCC Internal Clock Sources Calibration Register, Address offset: 0x04 */ + __IO uint32_t CFGR; /*!< RCC Clocks Configuration Register, Address offset: 0x08 */ + __IO uint32_t PLLCFGR; /*!< RCC System PLL configuration Register, Address offset: 0x0C */ + __IO uint32_t PLLSAI1CFGR; /*!< RCC PLL SAI1 configuration Register, Address offset: 0x10 */ +uint32_t RESERVED0; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t CIER; /*!< RCC Clock Interrupt Enable Register, Address offset: 0x18 */ + __IO uint32_t CIFR; /*!< RCC Clock Interrupt Flag Register, Address offset: 0x1C */ + __IO uint32_t CICR; /*!< RCC Clock Interrupt Clear Register, Address offset: 0x20 */ + __IO uint32_t SMPSCR; /*!< RCC SMPS step-down converter control register, Address offset: 0x24 */ + __IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x28 */ + __IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x2C */ + __IO uint32_t AHB3RSTR; /*!< RCC AHB3 & AHB4 peripheral reset register, Address offset: 0x30 */ +uint32_t RESERVED1; /*!< Reserved, Address offset: 0x34 */ + __IO uint32_t APB1RSTR1; /*!< RCC APB1 peripheral reset register 1, Address offset: 0x38 */ + __IO uint32_t APB1RSTR2; /*!< RCC APB1 peripheral reset register 2, Address offset: 0x3C */ + __IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x40 */ + __IO uint32_t APB3RSTR; /*!< RCC APB3 peripheral reset register, Address offset: 0x44 */ + __IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clocks enable register, Address offset: 0x48 */ + __IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clocks enable register, Address offset: 0x4C */ + __IO uint32_t AHB3ENR; /*!< RCC AHB3 & AHB4 peripheral clocks enable register, Address offset: 0x50 */ +uint32_t RESERVED2; /*!< Reserved, Address offset: 0x54 */ + __IO uint32_t APB1ENR1; /*!< RCC APB1 peripheral clocks enable register 1, Address offset: 0x58 */ + __IO uint32_t APB1ENR2; /*!< RCC APB1 peripheral clocks enable register 2, Address offset: 0x5C */ + __IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clocks enable register, Address offset: 0x60 */ +uint32_t RESERVED3; /*!< Reserved, Address offset: 0x64 */ + __IO uint32_t AHB1SMENR; /*!< RCC AHB1 peripheral clocks enable in sleep and stop modes register, Address offset: 0x68 */ + __IO uint32_t AHB2SMENR; /*!< RCC AHB2 peripheral clocks enable in sleep and stop modes register, Address offset: 0x6C */ + __IO uint32_t AHB3SMENR; /*!< RCC AHB3 & AHB4 peripheral clocks enable in sleep and stop modes register, Address offset: 0x70 */ +uint32_t RESERVED4; /*!< Reserved, Address offset: 0x74 */ + __IO uint32_t APB1SMENR1; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1, Address offset: 0x78 */ + __IO uint32_t APB1SMENR2; /*!< RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2, Address offset: 0x7C */ + __IO uint32_t APB2SMENR; /*!< RCC APB2 peripheral clocks enable in sleep mode and stop modes register, Address offset: 0x80 */ +uint32_t RESERVED5; /*!< Reserved, Address offset: 0x84 */ + __IO uint32_t CCIPR; /*!< RCC Peripherals Clock Configuration Independent Register, Address offset: 0x88 */ +uint32_t RESERVED6; /*!< Reserved, Address offset: 0x8C */ + __IO uint32_t BDCR; /*!< RCC Backup Domain Control Register, Address offset: 0x90 */ + __IO uint32_t CSR; /*!< RCC Control and Status Register, Address offset: 0x94 */ + __IO uint32_t CRRCR; /*!< RCC Clock Recovery RC Register, Address offset: 0x98 */ + __IO uint32_t HSECR; /*!< RCC HSE Clock Register, Address offset: 0x9C */ +uint32_t RESERVED7[26]; /*!< Reserved, Address offset: 0xA0-0x104 */ + __IO uint32_t EXTCFGR; /*!< RCC Extended Clock Recovery Register, Address offset: 0x108 */ +uint32_t RESERVED8[15]; /*!< Reserved, Address offset: 0x10C-0x144 */ + __IO uint32_t C2AHB1ENR; /*!< RRCC AHB1 peripheral CPU2 clocks enable register, Address offset: 0x148 */ + __IO uint32_t C2AHB2ENR; /*!< RCC AHB2 peripheral CPU2 clocks enable register, Address offset: 0x14C */ + __IO uint32_t C2AHB3ENR; /*!< RCC AHB3 & AHB4 peripheral CPU2 clocks enable register,, Address offset: 0x150 */ +uint32_t RESERVED9; /*!< Reserved, Address offset: 0x154 */ + __IO uint32_t C2APB1ENR1; /*!< RCC APB1 peripheral CPU2 clocks enable register 1, Address offset: 0x158 */ + __IO uint32_t C2APB1ENR2; /*!< RCC APB1 peripheral CPU2 clocks enable register 2, Address offset: 0x15C */ + __IO uint32_t C2APB2ENR; /*!< RCC APB2 peripheral CPU2 clocks enable register 1, Address offset: 0x160 */ + __IO uint32_t C2APB3ENR; /*!< RCC APB3 peripheral CPU2 clocks enable register 1, Address offset: 0x164 */ + __IO uint32_t C2AHB1SMENR; /*!< RCC AHB1 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x168 */ + __IO uint32_t C2AHB2SMENR; /*!< RCC AHB2 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x16C */ + __IO uint32_t C2AHB3SMENR; /*!< RCC AHB3 & AHB4 peripheral CPU2 clocks enable in sleep and stop modes register, Address offset: 0x170 */ +uint32_t RESERVED10; /*!< Reserved, */ + __IO uint32_t C2APB1SMENR1; /*!< RCC APB1 peripheral CPU2 clocks enable in sleep mode and stop modes register 1, Address offset: 0x178 */ + __IO uint32_t C2APB1SMENR2; /*!< RCC APB1 peripheral CPU2 clocks enable in sleep mode and stop modes register 2, Address offset: 0x17C */ + __IO uint32_t C2APB2SMENR; /*!< RCC APB2 peripheral CPU2 clocks enable in sleep mode and stop modes register, Address offset: 0x180 */ + __IO uint32_t C2APB3SMENR; /*!< RCC APB3 peripheral CPU2 clocks enable in sleep mode and stop modes register, Address offset: 0x184 */ +} RCC_TypeDef; + + + +/** + * @brief Real-Time Clock + */ +typedef struct +{ + __IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */ + __IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */ + __IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */ + __IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */ + __IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */ + __IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */ + uint32_t RESERVED; /*!< Reserved, Address offset: 0x18 */ + __IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */ + __IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */ + __IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */ + __IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */ + __IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */ + __IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */ + __IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */ + __IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */ + __IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */ + __IO uint32_t TAMPCR; /*!< RTC tamper configuration register, Address offset: 0x40 */ + __IO uint32_t ALRMASSR; /*!< RTC alarm A sub second register, Address offset: 0x44 */ + __IO uint32_t ALRMBSSR; /*!< RTC alarm B sub second register, Address offset: 0x48 */ + __IO uint32_t OR; /*!< RTC option register, Address offset 0x4C */ + __IO uint32_t BKP0R; /*!< RTC backup register 0, Address offset: 0x50 */ + __IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */ + __IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */ + __IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */ + __IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */ + __IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */ + __IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */ + __IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */ + __IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */ + __IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */ + __IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */ + __IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */ + __IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */ + __IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */ + __IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */ + __IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */ + __IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */ + __IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */ + __IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */ + __IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */ +} RTC_TypeDef; + + + + +/** + * @brief Serial Peripheral Interface + */ +typedef struct +{ + __IO uint32_t CR1; /*!< SPI Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< SPI Control register 2, Address offset: 0x04 */ + __IO uint32_t SR; /*!< SPI Status register, Address offset: 0x08 */ + __IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */ + __IO uint32_t CRCPR; /*!< SPI CRC polynomial register, Address offset: 0x10 */ + __IO uint32_t RXCRCR; /*!< SPI Rx CRC register, Address offset: 0x14 */ + __IO uint32_t TXCRCR; /*!< SPI Tx CRC register, Address offset: 0x18 */ +} SPI_TypeDef; + +/** + * @brief System configuration controller + */ +typedef struct +{ + __IO uint32_t MEMRMP; /*!< SYSCFG memory remap register Address offset: 0x00 */ + __IO uint32_t CFGR1; /*!< SYSCFG configuration register 1, Address offset: 0x04 */ + __IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */ + __IO uint32_t SCSR; /*!< SYSCFG SRAM2 control and status register, Address offset: 0x18 */ + __IO uint32_t CFGR2; /*!< SYSCFG configuration register 2, Address offset: 0x1C */ + __IO uint32_t SWPR1; /*!< SYSCFG SRAM2 write protection register part 1, Address offset: 0x20 */ + __IO uint32_t SKR; /*!< SYSCFG SRAM2 key register, Address offset: 0x24 */ + __IO uint32_t SWPR2; /*!< SYSCFG write protection register part 2, Address offset: 0x28 */ + uint32_t RESERVED1[53]; /*!< Reserved, Address offset: 0x2C-0xFC */ + __IO uint32_t IMR1; /*!< SYSCFG CPU1 (CORTEX M4) interrupt masks control-status register part 1, Address offset: 0x100 */ + __IO uint32_t IMR2; /*!< SYSCFG CPU1 (CORTEX M4) interrupt masks control-status register part 2, Address offset: 0x104 */ + __IO uint32_t C2IMR1; /*!< SYSCFG CPU2 (CORTEX M0) interrupt masks control-status register part 1, Address offset: 0x108 */ + __IO uint32_t C2IMR2; /*!< SYSCFG CPU2 (CORTEX M0) interrupt masks control-status register part 2, Address offset: 0x10C */ + __IO uint32_t SIPCR; /*!< SYSCFG secure IP control register, Address offset: 0x110 */ + +} SYSCFG_TypeDef; + +/** + * @brief VREFBUF + */ +typedef struct +{ + __IO uint32_t CSR; /*!< VREFBUF control and status register, Address offset: 0x00 */ + __IO uint32_t CCR; /*!< VREFBUF calibration and control register, Address offset: 0x04 */ +} VREFBUF_TypeDef; + +/** + * @brief TIM + */ +typedef struct +{ + __IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */ + __IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */ + __IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */ + __IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */ + __IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */ + __IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */ + __IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */ + __IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */ + __IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */ + __IO uint32_t PSC; /*!< TIM prescaler register, Address offset: 0x28 */ + __IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */ + __IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */ + __IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */ + __IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */ + __IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */ + __IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */ + __IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */ + __IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */ + __IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */ + __IO uint32_t OR; /*!< TIM option register Address offset: 0x50 */ + __IO uint32_t CCMR3; /*!< TIM capture/compare mode register 3, Address offset: 0x54 */ + __IO uint32_t CCR5; /*!< TIM capture/compare register5, Address offset: 0x58 */ + __IO uint32_t CCR6; /*!< TIM capture/compare register6, Address offset: 0x5C */ + __IO uint32_t AF1; /*!< TIM Alternate function option register 1, Address offset: 0x60 */ + __IO uint32_t AF2; /*!< TIM Alternate function option register 2, Address offset: 0x64 */ +} TIM_TypeDef; + +/** + * @brief Universal Synchronous Asynchronous Receiver Transmitter + */ +typedef struct +{ + __IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x00 */ + __IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x04 */ + __IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x08 */ + __IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x0C */ + __IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x10 */ + __IO uint32_t RTOR; /*!< USART Receiver Time Out register, Address offset: 0x14 */ + __IO uint32_t RQR; /*!< USART Request register, Address offset: 0x18 */ + __IO uint32_t ISR; /*!< USART Interrupt and status register, Address offset: 0x1C */ + __IO uint32_t ICR; /*!< USART Interrupt flag Clear register, Address offset: 0x20 */ + __IO uint32_t RDR; /*!< USART Receive Data register, Address offset: 0x24 */ + __IO uint32_t TDR; /*!< USART Transmit Data register, Address offset: 0x28 */ + __IO uint32_t PRESC; /*!< USART Prescaler register, Address offset: 0x2C */ +} USART_TypeDef; + + +/** + * @brief Window WATCHDOG + */ +typedef struct +{ + __IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */ + __IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */ +} WWDG_TypeDef; + + +/** + * @brief AES hardware accelerator + */ +typedef struct +{ + __IO uint32_t CR; /*!< AES control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< AES status register, Address offset: 0x04 */ + __IO uint32_t DINR; /*!< AES data input register, Address offset: 0x08 */ + __IO uint32_t DOUTR; /*!< AES data output register, Address offset: 0x0C */ + __IO uint32_t KEYR0; /*!< AES key register 0, Address offset: 0x10 */ + __IO uint32_t KEYR1; /*!< AES key register 1, Address offset: 0x14 */ + __IO uint32_t KEYR2; /*!< AES key register 2, Address offset: 0x18 */ + __IO uint32_t KEYR3; /*!< AES key register 3, Address offset: 0x1C */ + __IO uint32_t IVR0; /*!< AES initialization vector register 0, Address offset: 0x20 */ + __IO uint32_t IVR1; /*!< AES initialization vector register 1, Address offset: 0x24 */ + __IO uint32_t IVR2; /*!< AES initialization vector register 2, Address offset: 0x28 */ + __IO uint32_t IVR3; /*!< AES initialization vector register 3, Address offset: 0x2C */ + __IO uint32_t KEYR4; /*!< AES key register 4, Address offset: 0x30 */ + __IO uint32_t KEYR5; /*!< AES key register 5, Address offset: 0x34 */ + __IO uint32_t KEYR6; /*!< AES key register 6, Address offset: 0x38 */ + __IO uint32_t KEYR7; /*!< AES key register 7, Address offset: 0x3C */ + __IO uint32_t SUSP0R; /*!< AES Suspend register 0, Address offset: 0x40 */ + __IO uint32_t SUSP1R; /*!< AES Suspend register 1, Address offset: 0x44 */ + __IO uint32_t SUSP2R; /*!< AES Suspend register 2, Address offset: 0x48 */ + __IO uint32_t SUSP3R; /*!< AES Suspend register 3, Address offset: 0x4C */ + __IO uint32_t SUSP4R; /*!< AES Suspend register 4, Address offset: 0x50 */ + __IO uint32_t SUSP5R; /*!< AES Suspend register 5, Address offset: 0x54 */ + __IO uint32_t SUSP6R; /*!< AES Suspend register 6, Address offset: 0x58 */ + __IO uint32_t SUSP7R; /*!< AES Suspend register 7, Address offset: 0x6C */ +} AES_TypeDef; + +/** + * @brief RNG + */ +typedef struct +{ + __IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */ + __IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */ +} RNG_TypeDef; + +/** + * @brief Touch Sensing Controller (TSC) + */ +typedef struct +{ + __IO uint32_t CR; /*!< TSC control register, Address offset: 0x00 */ + __IO uint32_t IER; /*!< TSC interrupt enable register, Address offset: 0x04 */ + __IO uint32_t ICR; /*!< TSC interrupt clear register, Address offset: 0x08 */ + __IO uint32_t ISR; /*!< TSC interrupt status register, Address offset: 0x0C */ + __IO uint32_t IOHCR; /*!< TSC I/O hysteresis control register, Address offset: 0x10 */ + uint32_t RESERVED1; /*!< Reserved, Address offset: 0x14 */ + __IO uint32_t IOASCR; /*!< TSC I/O analog switch control register, Address offset: 0x18 */ + uint32_t RESERVED2; /*!< Reserved, Address offset: 0x1C */ + __IO uint32_t IOSCR; /*!< TSC I/O sampling control register, Address offset: 0x20 */ + uint32_t RESERVED3; /*!< Reserved, Address offset: 0x24 */ + __IO uint32_t IOCCR; /*!< TSC I/O channel control register, Address offset: 0x28 */ + uint32_t RESERVED4; /*!< Reserved, Address offset: 0x2C */ + __IO uint32_t IOGCSR; /*!< TSC I/O group control status register, Address offset: 0x30 */ + __IO uint32_t IOGXCR[7]; /*!< TSC I/O group x counter register, Address offset: 0x34-4C */ +} TSC_TypeDef; + +/** + * @brief LCD + */ +typedef struct +{ + __IO uint32_t CR; /*!< LCD control register, Address offset: 0x00 */ + __IO uint32_t FCR; /*!< LCD frame control register, Address offset: 0x04 */ + __IO uint32_t SR; /*!< LCD status register, Address offset: 0x08 */ + __IO uint32_t CLR; /*!< LCD clear register, Address offset: 0x0C */ + uint32_t RESERVED; /*!< Reserved, Address offset: 0x10 */ + __IO uint32_t RAM[16]; /*!< LCD display memory, Address offset: 0x14-0x50 */ +} LCD_TypeDef; + +/** + * @brief Universal Serial Bus Full Speed Device + */ +typedef struct +{ + __IO uint16_t EP0R; /*!< USB Endpoint 0 register, Address offset: 0x00 */ + __IO uint16_t RESERVED0; /*!< Reserved */ + __IO uint16_t EP1R; /*!< USB Endpoint 1 register, Address offset: 0x04 */ + __IO uint16_t RESERVED1; /*!< Reserved */ + __IO uint16_t EP2R; /*!< USB Endpoint 2 register, Address offset: 0x08 */ + __IO uint16_t RESERVED2; /*!< Reserved */ + __IO uint16_t EP3R; /*!< USB Endpoint 3 register, Address offset: 0x0C */ + __IO uint16_t RESERVED3; /*!< Reserved */ + __IO uint16_t EP4R; /*!< USB Endpoint 4 register, Address offset: 0x10 */ + __IO uint16_t RESERVED4; /*!< Reserved */ + __IO uint16_t EP5R; /*!< USB Endpoint 5 register, Address offset: 0x14 */ + __IO uint16_t RESERVED5; /*!< Reserved */ + __IO uint16_t EP6R; /*!< USB Endpoint 6 register, Address offset: 0x18 */ + __IO uint16_t RESERVED6; /*!< Reserved */ + __IO uint16_t EP7R; /*!< USB Endpoint 7 register, Address offset: 0x1C */ + __IO uint16_t RESERVED7[17]; /*!< Reserved */ + __IO uint16_t CNTR; /*!< Control register, Address offset: 0x40 */ + __IO uint16_t RESERVED8; /*!< Reserved */ + __IO uint16_t ISTR; /*!< Interrupt status register, Address offset: 0x44 */ + __IO uint16_t RESERVED9; /*!< Reserved */ + __IO uint16_t FNR; /*!< Frame number register, Address offset: 0x48 */ + __IO uint16_t RESERVEDA; /*!< Reserved */ + __IO uint16_t DADDR; /*!< Device address register, Address offset: 0x4C */ + __IO uint16_t RESERVEDB; /*!< Reserved */ + __IO uint16_t BTABLE; /*!< Buffer Table address register, Address offset: 0x50 */ + __IO uint16_t RESERVEDC; /*!< Reserved */ + __IO uint16_t LPMCSR; /*!< LPM Control and Status register, Address offset: 0x54 */ + __IO uint16_t RESERVEDD; /*!< Reserved */ + __IO uint16_t BCDR; /*!< Battery Charging detector register, Address offset: 0x58 */ + __IO uint16_t RESERVEDE; /*!< Reserved */ +} USB_TypeDef; + +/** + * @brief Clock Recovery System + */ +typedef struct +{ + __IO uint32_t CR; /*!< CRS control register, Address offset: 0x00 */ + __IO uint32_t CFGR; /*!< CRS configuration register, Address offset: 0x04 */ + __IO uint32_t ISR; /*!< CRS interrupt and status register, Address offset: 0x08 */ + __IO uint32_t ICR; /*!< CRS interrupt flag clear register, Address offset: 0x0C */ +} CRS_TypeDef; + +/** + * @brief Inter-Processor Communication + */ +typedef struct +{ + __IO uint32_t C1CR; /*!< Inter-Processor Communication: C1 control register, Address offset: 0x000 */ + __IO uint32_t C1MR ; /*!< Inter-Processor Communication: C1 mask register, Address offset: 0x004 */ + __IO uint32_t C1SCR; /*!< Inter-Processor Communication: C1 status set clear register, Address offset: 0x008 */ + __IO uint32_t C1TOC2SR; /*!< Inter-Processor Communication: C1 to processor M4 status register, Address offset: 0x00C */ + __IO uint32_t C2CR; /*!< Inter-Processor Communication: C2 control register, Address offset: 0x010 */ + __IO uint32_t C2MR ; /*!< Inter-Processor Communication: C2 mask register, Address offset: 0x014 */ + __IO uint32_t C2SCR; /*!< Inter-Processor Communication: C2 status set clear register, Address offset: 0x018 */ + __IO uint32_t C2TOC1SR; /*!< Inter-Processor Communication: C2 to processor M4 status register, Address offset: 0x01C */ +} IPCC_TypeDef; + +typedef struct +{ + __IO uint32_t CR; /*!< Control register, Address offset: 0x000 */ + __IO uint32_t MR; /*!< Mask register, Address offset: 0x004 */ + __IO uint32_t SCR; /*!< Status set clear register, Address offset: 0x008 */ + __IO uint32_t SR; /*!< Status register, Address offset: 0x00C */ +} IPCC_CommonTypeDef; + +/** + * @brief Async Interrupts and Events Controller + */ +typedef struct +{ + __IO uint32_t RTSR1; /*!< EXTI rising trigger selection register [31:0], Address offset: 0x00 */ + __IO uint32_t FTSR1; /*!< EXTI falling trigger selection register [31:0], Address offset: 0x04 */ + __IO uint32_t SWIER1; /*!< EXTI software interrupt event register [31:0], Address offset: 0x08 */ + __IO uint32_t PR1; /*!< EXTI pending register [31:0], Address offset: 0x0C */ + __IO uint32_t RESERVED1[4]; /*!< Reserved, Address offset: 0x10 - 0x1C */ + __IO uint32_t RTSR2; /*!< EXTI rising trigger selection register [31:0], Address offset: 0x20 */ + __IO uint32_t FTSR2; /*!< EXTI falling trigger selection register [31:0], Address offset: 0x24 */ + __IO uint32_t SWIER2; /*!< EXTI software interrupt event register [31:0], Address offset: 0x28 */ + __IO uint32_t PR2; /*!< EXTI pending register [31:0], Address offset: 0x2C */ + __IO uint32_t RESERVED2[4]; /*!< Reserved, Address offset: 0x30 - 0x3C */ + __IO uint32_t RESERVED3[8]; /*!< Reserved, Address offset: 0x40 - 0x5C */ + __IO uint32_t RESERVED4[8]; /*!< Reserved, Address offset: 0x60 - 0x7C */ + __IO uint32_t IMR1; /*!< EXTI wakeup with interrupt mask register for cpu1 [31:0], Address offset: 0x80 */ + __IO uint32_t EMR1; /*!< EXTI wakeup with event mask register for cpu1 [31:0], Address offset: 0x84 */ + __IO uint32_t RESERVED5[2]; /*!< Reserved, Address offset: 0x88 - 0x8C */ + __IO uint32_t IMR2; /*!< EXTI wakeup with interrupt mask register for cpu1 [31:0], Address offset: 0x90 */ + __IO uint32_t EMR2; /*!< EXTI wakeup with event mask register for cpu1 [31:0], Address offset: 0x94 */ + __IO uint32_t RESERVED8[10]; /*!< Reserved, Address offset: 0x98 - 0xBC */ + __IO uint32_t C2IMR1; /*!< EXTI wakeup with interrupt mask register for cpu2 [31:0], Address offset: 0xC0 */ + __IO uint32_t C2EMR1; /*!< EXTI wakeup with event mask register for cpu2 [31:0], Address offset: 0xC4 */ + __IO uint32_t RESERVED9[2]; /*!< Reserved, Address offset: 0xC8 - 0xCC */ + __IO uint32_t C2IMR2; /*!< EXTI wakeup with interrupt mask register for cpu2 [31:0], Address offset: 0xD0 */ + __IO uint32_t C2EMR2; /*!< EXTI wakeup with event mask register for cpu2 [31:0], Address offset: 0xD4 */ +}EXTI_TypeDef; + +/** + * @brief Serial Audio Interface + */ +typedef struct +{ + __IO uint32_t GCR; /*!< SAI global configuration register, Address offset: 0x00 */ + uint32_t RESERVED[16]; /*!< Reserved, Address offset: 0x04 to 0x40 */ + __IO uint32_t PDMCR; /*!< SAI PDM control register, Address offset: 0x44 */ + __IO uint32_t PDMDLY; /*!< SAI PDM delay register, Address offset: 0x48 */ +} SAI_TypeDef; + +typedef struct +{ + __IO uint32_t CR1; /*!< SAI block x configuration register 1, Address offset: 0x04 */ + __IO uint32_t CR2; /*!< SAI block x configuration register 2, Address offset: 0x08 */ + __IO uint32_t FRCR; /*!< SAI block x frame configuration register, Address offset: 0x0C */ + __IO uint32_t SLOTR; /*!< SAI block x slot register, Address offset: 0x10 */ + __IO uint32_t IMR; /*!< SAI block x interrupt mask register, Address offset: 0x14 */ + __IO uint32_t SR; /*!< SAI block x status register, Address offset: 0x18 */ + __IO uint32_t CLRFR; /*!< SAI block x clear flag register, Address offset: 0x1C */ + __IO uint32_t DR; /*!< SAI block x data register, Address offset: 0x20 */ +} SAI_Block_TypeDef; + +/** + * @brief Public Key Accelerator (PKA) + */ +typedef struct +{ + __IO uint32_t CR; /*!< PKA control register, Address offset: 0x00 */ + __IO uint32_t SR; /*!< PKA status register, Address offset: 0x04 */ + __IO uint32_t CLRFR; /*!< PKA clear flag register, Address offset: 0x08 */ + uint32_t Reserved1[253]; /*!< Reserved Address offset: 0x000C-0x03FC*/ + __IO uint32_t RAM[894]; /*!< PKA RAM, Address offset: 0x0400-0x11F4 */ +} PKA_TypeDef; + +/** + * @brief HW Semaphore HSEM + */ +typedef struct +{ + __IO uint32_t R[32]; /*!< HSEM 2-step write lock and read back registers, Address offset: 00h-7Ch */ + __IO uint32_t RLR[32]; /*!< HSEM 1-step read lock registers, Address offset: 80h-FCh */ + __IO uint32_t C1IER; /*!< HSEM CPU1 interrupt enable register , Address offset: 100h */ + __IO uint32_t C1ICR; /*!< HSEM CPU1 interrupt clear register , Address offset: 104h */ + __IO uint32_t C1ISR; /*!< HSEM CPU1 interrupt status register , Address offset: 108h */ + __IO uint32_t C1MISR; /*!< HSEM CPU1 masked interrupt status register , Address offset: 10Ch */ + __IO uint32_t C2IER; /*!< HSEM CPU2 interrupt enable register , Address offset: 110h */ + __IO uint32_t C2ICR; /*!< HSEM CPU2 interrupt clear register , Address offset: 114h */ + __IO uint32_t C2ISR; /*!< HSEM CPU2 interrupt status register , Address offset: 118h */ + __IO uint32_t C2MISR; /*!< HSEM CPU2 masked interrupt status register , Address offset: 11Ch */ + uint32_t Reserved[8]; /*!< Reserved Address offset: 120h-13Ch*/ + __IO uint32_t CR; /*!< HSEM Semaphore clear register , Address offset: 140h */ + __IO uint32_t KEYR; /*!< HSEM Semaphore clear key register , Address offset: 144h */ +} HSEM_TypeDef; + +typedef struct +{ + __IO uint32_t IER; /*!< HSEM interrupt enable register , Address offset: 0h */ + __IO uint32_t ICR; /*!< HSEM interrupt clear register , Address offset: 4h */ + __IO uint32_t ISR; /*!< HSEM interrupt status register , Address offset: 8h */ + __IO uint32_t MISR; /*!< HSEM masked interrupt status register , Address offset: Ch */ +} HSEM_Common_TypeDef; + +/** + * @} + */ + +/** @addtogroup Peripheral_memory_map + * @{ + */ + +/*!< Boundary memory map */ +#define FLASH_BASE (0x08000000UL)/*!< FLASH(up to 1 MB) base address */ +#define SRAM_BASE (0x20000000UL)/*!< SRAM(up to 256 KB) base address */ +#define PERIPH_BASE (0x40000000UL)/*!< Peripheral base address */ + +/*!< Memory, OTP and Option bytes */ + +/* Base addresses */ +#define SYSTEM_MEMORY_BASE (0x1FFF0000UL) /*!< System Memory : 28Kb (0x1FFF0000 – 0x1FFF6FFF) */ +#define OTP_AREA_BASE (0x1FFF7000UL) /*!< OTP area : 1kB (0x1FFF7000 – 0x1FFF73FF) */ +#define OPTION_BYTE_BASE (0x1FFF8000UL) /*!< Option Bytes : 4kB (0x1FFF8000 – 0x1FFF8FFF) */ +#define ENGI_BYTE_BASE (0x1FFF7400UL) /*!< Engi Bytes : 3kB (0x1FFF7400 – 0x1FFF7FFF) */ + +#define SRAM1_BASE SRAM_BASE /*!< SRAM1(up to 192 KB) base address */ +#define SRAM2A_BASE (SRAM_BASE + 0x00030000UL)/*!< SRAM2A(32 KB) base address */ +#define SRAM2B_BASE (SRAM_BASE + 0x00038000UL)/*!< SRAM2B(32 KB) base address */ + +/* Memory Size */ +#define FLASH_SIZE (((uint32_t)(*((uint16_t *)FLASHSIZE_BASE)) & (0x07FFUL)) << 10U) +#define SRAM1_SIZE 0x00030000UL /*!< SRAM1 default size : 192 kB */ +#define SRAM2A_SIZE 0x00008000UL /*!< SRAM2a default size : 32 kB */ +#define SRAM2B_SIZE 0x00008000UL /*!< SRAM2b default size : 32 kB */ + +/* End addresses */ +#define SRAM1_END_ADDR (0x2002FFFFUL) /*!< SRAM1 : 192KB (0x20000000 – 0x2002FFFF) */ +#define SRAM2A_END_ADDR (0x20037FFFUL) /*!< SRAM2a (backup) : 32KB (0x20030000 – 0x20037FFF) */ +#define SRAM2B_END_ADDR (0x2003FFFFUL) /*!< SRAM2b (non-backup) : 32KB (0x20038000 – 0x2003FFFF) */ + +#define SYSTEM_MEMORY_END_ADDR (0x1FFF6FFFUL) /*!< System Memory : 28KB (0x1FFF0000 – 0x1FFF6FFF) */ +#define OTP_AREA_END_ADDR (0x1FFF73FFUL) /*!< OTP area : 1KB (0x1FFF7000 – 0x1FFF73FF) */ +#define OPTION_BYTE_END_ADDR (0x1FFF8FFFUL) /*!< Option Bytes : 4KB (0x1FFF8000 – 0x1FFF8FFF) */ +#define ENGI_BYTE_END_ADDR (0x1FFF7FFFUL) /*!< Engi Bytes : 3kB (0x1FFF7400 – 0x1FFF7FFF) */ + +/*!< Peripheral memory map */ +#define APB1PERIPH_BASE PERIPH_BASE +#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL) +#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL) +#define AHB2PERIPH_BASE (PERIPH_BASE + 0x08000000UL) +#define AHB4PERIPH_BASE (PERIPH_BASE + 0x18000000UL) +#define APB3PERIPH_BASE (PERIPH_BASE + 0x20000000UL) +#define AHB3PERIPH_BASE (PERIPH_BASE + 0x50000000UL) + +/*!< APB1 peripherals */ +#define TIM2_BASE (APB1PERIPH_BASE + 0x00000000UL) +#define LCD_BASE (APB1PERIPH_BASE + 0x00002400UL) +#define RTC_BASE (APB1PERIPH_BASE + 0x00002800UL) +#define WWDG_BASE (APB1PERIPH_BASE + 0x00002C00UL) +#define IWDG_BASE (APB1PERIPH_BASE + 0x00003000UL) +#define SPI2_BASE (APB1PERIPH_BASE + 0x00003800UL) +#define I2C1_BASE (APB1PERIPH_BASE + 0x00005400UL) +#define I2C3_BASE (APB1PERIPH_BASE + 0x00005C00UL) +#define CRS_BASE (APB1PERIPH_BASE + 0x00006000UL) +#define USB1_BASE (APB1PERIPH_BASE + 0x00006800UL) +#define USB1_PMAADDR (APB1PERIPH_BASE + 0x00006C00UL) +#define LPTIM1_BASE (APB1PERIPH_BASE + 0x00007C00UL) +#define LPUART1_BASE (APB1PERIPH_BASE + 0x00008000UL) +#define LPTIM2_BASE (APB1PERIPH_BASE + 0x00009400UL) + +/*!< APB2 peripherals */ +#define SYSCFG_BASE (APB2PERIPH_BASE + 0x00000000UL) +#define VREFBUF_BASE (APB2PERIPH_BASE + 0x00000030UL) +#define COMP1_BASE (APB2PERIPH_BASE + 0x00000200UL) +#define COMP2_BASE (APB2PERIPH_BASE + 0x00000204UL) +#define TIM1_BASE (APB2PERIPH_BASE + 0x00002C00UL) +#define SPI1_BASE (APB2PERIPH_BASE + 0x00003000UL) +#define USART1_BASE (APB2PERIPH_BASE + 0x00003800UL) +#define TIM16_BASE (APB2PERIPH_BASE + 0x00004400UL) +#define TIM17_BASE (APB2PERIPH_BASE + 0x00004800UL) +#define SAI1_BASE (APB2PERIPH_BASE + 0x00005400UL) +#define SAI1_Block_A_BASE (SAI1_BASE + 0x0000004UL) +#define SAI1_Block_B_BASE (SAI1_BASE + 0x0000024UL) + +/*!< AHB1 peripherals */ +#define DMA1_BASE (AHB1PERIPH_BASE + 0x00000000UL) +#define DMA2_BASE (AHB1PERIPH_BASE + 0x00000400UL) +#define DMAMUX1_BASE (AHB1PERIPH_BASE + 0x00000800UL) +#define CRC_BASE (AHB1PERIPH_BASE + 0x00003000UL) +#define TSC_BASE (AHB1PERIPH_BASE + 0x00004000UL) + +#define DMA1_Channel1_BASE (DMA1_BASE + 0x00000008UL) +#define DMA1_Channel2_BASE (DMA1_BASE + 0x0000001CUL) +#define DMA1_Channel3_BASE (DMA1_BASE + 0x00000030UL) +#define DMA1_Channel4_BASE (DMA1_BASE + 0x00000044UL) +#define DMA1_Channel5_BASE (DMA1_BASE + 0x00000058UL) +#define DMA1_Channel6_BASE (DMA1_BASE + 0x0000006CUL) +#define DMA1_Channel7_BASE (DMA1_BASE + 0x00000080UL) + +#define DMA2_Channel1_BASE (DMA2_BASE + 0x00000008UL) +#define DMA2_Channel2_BASE (DMA2_BASE + 0x0000001CUL) +#define DMA2_Channel3_BASE (DMA2_BASE + 0x00000030UL) +#define DMA2_Channel4_BASE (DMA2_BASE + 0x00000044UL) +#define DMA2_Channel5_BASE (DMA2_BASE + 0x00000058UL) +#define DMA2_Channel6_BASE (DMA2_BASE + 0x0000006CUL) +#define DMA2_Channel7_BASE (DMA2_BASE + 0x00000080UL) + +#define DMAMUX1_Channel0_BASE (DMAMUX1_BASE) +#define DMAMUX1_Channel1_BASE (DMAMUX1_BASE + 0x00000004UL) +#define DMAMUX1_Channel2_BASE (DMAMUX1_BASE + 0x00000008UL) +#define DMAMUX1_Channel3_BASE (DMAMUX1_BASE + 0x0000000CUL) +#define DMAMUX1_Channel4_BASE (DMAMUX1_BASE + 0x00000010UL) +#define DMAMUX1_Channel5_BASE (DMAMUX1_BASE + 0x00000014UL) +#define DMAMUX1_Channel6_BASE (DMAMUX1_BASE + 0x00000018UL) +#define DMAMUX1_Channel7_BASE (DMAMUX1_BASE + 0x0000001CUL) +#define DMAMUX1_Channel8_BASE (DMAMUX1_BASE + 0x00000020UL) +#define DMAMUX1_Channel9_BASE (DMAMUX1_BASE + 0x00000024UL) +#define DMAMUX1_Channel10_BASE (DMAMUX1_BASE + 0x00000028UL) +#define DMAMUX1_Channel11_BASE (DMAMUX1_BASE + 0x0000002CUL) +#define DMAMUX1_Channel12_BASE (DMAMUX1_BASE + 0x00000030UL) +#define DMAMUX1_Channel13_BASE (DMAMUX1_BASE + 0x00000034UL) + +#define DMAMUX1_RequestGenerator0_BASE (DMAMUX1_BASE + 0x00000100UL) +#define DMAMUX1_RequestGenerator1_BASE (DMAMUX1_BASE + 0x00000104UL) +#define DMAMUX1_RequestGenerator2_BASE (DMAMUX1_BASE + 0x00000108UL) +#define DMAMUX1_RequestGenerator3_BASE (DMAMUX1_BASE + 0x0000010CUL) + +#define DMAMUX1_ChannelStatus_BASE (DMAMUX1_BASE + 0x00000080UL) +#define DMAMUX1_RequestGenStatus_BASE (DMAMUX1_BASE + 0x00000140UL) + +/*!< AHB2 peripherals */ +#define IOPORT_BASE (AHB2PERIPH_BASE + 0x00000000UL) +#define GPIOA_BASE (IOPORT_BASE + 0x00000000UL) +#define GPIOB_BASE (IOPORT_BASE + 0x00000400UL) +#define GPIOC_BASE (IOPORT_BASE + 0x00000800UL) +#define GPIOD_BASE (IOPORT_BASE + 0x00000C00UL) +#define GPIOE_BASE (IOPORT_BASE + 0x00001000UL) +#define GPIOH_BASE (IOPORT_BASE + 0x00001C00UL) + +#define ADC1_BASE (AHB2PERIPH_BASE + 0x08040000UL) +#define ADC1_COMMON_BASE (AHB2PERIPH_BASE + 0x08040300UL) + +#define AES1_BASE (AHB2PERIPH_BASE + 0x08060000UL) + +/*!< AHB Shared peripherals */ +#define RCC_BASE (AHB4PERIPH_BASE + 0x00000000UL) +#define PWR_BASE (AHB4PERIPH_BASE + 0x00000400UL) +#define EXTI_BASE (AHB4PERIPH_BASE + 0x00000800UL) +#define IPCC_BASE (AHB4PERIPH_BASE + 0x00000C00UL) +#define RNG_BASE (AHB4PERIPH_BASE + 0x00001000UL) +#define HSEM_BASE (AHB4PERIPH_BASE + 0x00001400UL) +#define AES2_BASE (AHB4PERIPH_BASE + 0x00001800UL) +#define PKA_BASE (AHB4PERIPH_BASE + 0x00002000UL) +#define FLASH_REG_BASE (AHB4PERIPH_BASE + 0x00004000UL) + +/* Debug MCU registers base address */ +#define DBGMCU_BASE (0xE0042000UL) + + +/*!< AHB3 peripherals */ +#define QUADSPI_BASE (AHB3PERIPH_BASE + 0x00000000UL) /*!< QUADSPI memories accessible over AHB base address */ +#define QUADSPI_R_BASE (AHB3PERIPH_BASE + 0x10001000UL) /*!< QUADSPI control registers base address */ + +/*!< Device Electronic Signature */ +#define PACKAGE_BASE ((uint32_t)0x1FFF7500UL) /*!< Package data register base address */ +#define UID64_BASE ((uint32_t)0x1FFF7580UL) /*!< 64-bit Unique device Identification */ +#define UID_BASE ((uint32_t)0x1FFF7590UL) /*!< Unique device ID register base address */ +#define FLASHSIZE_BASE ((uint32_t)0x1FFF75E0UL) /*!< Flash size data register base address */ + +/** + * @} + */ + +/** @addtogroup Peripheral_declaration + * @{ + */ + +/* Peripherals available on APB1 bus */ +#define TIM2 ((TIM_TypeDef *) TIM2_BASE) +#define LCD ((LCD_TypeDef *) LCD_BASE) +#define RTC ((RTC_TypeDef *) RTC_BASE) +#define WWDG ((WWDG_TypeDef *) WWDG_BASE) +#define IWDG ((IWDG_TypeDef *) IWDG_BASE) +#define SPI2 ((SPI_TypeDef *) SPI2_BASE) +#define I2C1 ((I2C_TypeDef *) I2C1_BASE) +#define I2C3 ((I2C_TypeDef *) I2C3_BASE) +#define USB ((USB_TypeDef *) USB1_BASE) +#define CRS ((CRS_TypeDef *) CRS_BASE) +#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE) +#define LPUART1 ((USART_TypeDef *) LPUART1_BASE) +#define LPTIM2 ((LPTIM_TypeDef *) LPTIM2_BASE) + +/* Peripherals available on APB2 bus */ +#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE) +#define VREFBUF ((VREFBUF_TypeDef *) VREFBUF_BASE) +#define COMP1 ((COMP_TypeDef *) COMP1_BASE) +#define COMP2 ((COMP_TypeDef *) COMP2_BASE) +#define COMP12_COMMON ((COMP_Common_TypeDef *) COMP2_BASE) +#define TIM1 ((TIM_TypeDef *) TIM1_BASE) +#define SPI1 ((SPI_TypeDef *) SPI1_BASE) +#define USART1 ((USART_TypeDef *) USART1_BASE) +#define TIM16 ((TIM_TypeDef *) TIM16_BASE) +#define TIM17 ((TIM_TypeDef *) TIM17_BASE) +#define SAI1 ((SAI_TypeDef *) SAI1_BASE) +#define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE) +#define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE) + +/* Peripherals available on AHB1 bus */ +#define DMA1 ((DMA_TypeDef *) DMA1_BASE) +#define DMA1_Channel1 ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE) +#define DMA1_Channel2 ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE) +#define DMA1_Channel3 ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE) +#define DMA1_Channel4 ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE) +#define DMA1_Channel5 ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE) +#define DMA1_Channel6 ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE) +#define DMA1_Channel7 ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE) + +#define DMA2 ((DMA_TypeDef *) DMA2_BASE) +#define DMA2_Channel1 ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE) +#define DMA2_Channel2 ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE) +#define DMA2_Channel3 ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE) +#define DMA2_Channel4 ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE) +#define DMA2_Channel5 ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE) +#define DMA2_Channel6 ((DMA_Channel_TypeDef *) DMA2_Channel6_BASE) +#define DMA2_Channel7 ((DMA_Channel_TypeDef *) DMA2_Channel7_BASE) + +#define DMAMUX1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_BASE) +#define DMAMUX1_Channel0 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel0_BASE) +#define DMAMUX1_Channel1 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel1_BASE) +#define DMAMUX1_Channel2 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel2_BASE) +#define DMAMUX1_Channel3 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel3_BASE) +#define DMAMUX1_Channel4 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel4_BASE) +#define DMAMUX1_Channel5 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel5_BASE) +#define DMAMUX1_Channel6 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel6_BASE) +#define DMAMUX1_Channel7 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel7_BASE) +#define DMAMUX1_Channel8 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel8_BASE) +#define DMAMUX1_Channel9 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel9_BASE) +#define DMAMUX1_Channel10 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel10_BASE) +#define DMAMUX1_Channel11 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel11_BASE) +#define DMAMUX1_Channel12 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel12_BASE) +#define DMAMUX1_Channel13 ((DMAMUX_Channel_TypeDef *) DMAMUX1_Channel13_BASE) + +#define DMAMUX1_RequestGenerator0 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator0_BASE) +#define DMAMUX1_RequestGenerator1 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator1_BASE) +#define DMAMUX1_RequestGenerator2 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator2_BASE) +#define DMAMUX1_RequestGenerator3 ((DMAMUX_RequestGen_TypeDef *) DMAMUX1_RequestGenerator3_BASE) + +#define DMAMUX1_ChannelStatus ((DMAMUX_ChannelStatus_TypeDef *) DMAMUX1_ChannelStatus_BASE) +#define DMAMUX1_RequestGenStatus ((DMAMUX_RequestGenStatus_TypeDef *) DMAMUX1_RequestGenStatus_BASE) + +#define CRC ((CRC_TypeDef *) CRC_BASE) +#define TSC ((TSC_TypeDef *) TSC_BASE) + +/* Peripherals available on AHB2 bus */ +#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE) +#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE) +#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE) +#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE) +#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE) +#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE) + +#define ADC1 ((ADC_TypeDef *) ADC1_BASE) +#define ADC1_COMMON ((ADC_Common_TypeDef *) ADC1_COMMON_BASE) + +#define AES1 ((AES_TypeDef *) AES1_BASE) + +/* Peripherals available on AHB shared bus */ +#define RCC ((RCC_TypeDef *) RCC_BASE) +#define PWR ((PWR_TypeDef *) PWR_BASE) +#define EXTI ((EXTI_TypeDef *) EXTI_BASE) +#define IPCC ((IPCC_TypeDef *) IPCC_BASE) +#define IPCC_C1 ((IPCC_CommonTypeDef *) IPCC_BASE) +#define IPCC_C2 ((IPCC_CommonTypeDef *) (IPCC_BASE + 0x10U)) +#define RNG ((RNG_TypeDef *) RNG_BASE) +#define HSEM ((HSEM_TypeDef *) HSEM_BASE) +#define HSEM_COMMON ((HSEM_Common_TypeDef *) (HSEM_BASE + 0x100U)) +#define AES2 ((AES_TypeDef *) AES2_BASE) +#define PKA ((PKA_TypeDef *) PKA_BASE) +#define FLASH ((FLASH_TypeDef *) FLASH_REG_BASE) + +/* Peripherals available on AHB3 bus */ +#define QUADSPI ((QUADSPI_TypeDef *) QUADSPI_R_BASE) + +#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE) +/** + * @} + */ + +/** @addtogroup Exported_constants + * @{ + */ + +/** @addtogroup Peripheral_Registers_Bits_Definition + * @{ + */ + +/******************************************************************************/ +/* Peripheral Registers Bits Definition */ +/******************************************************************************/ + +/******************************************************************************/ +/* */ +/* Analog to Digital Converter (ADC) */ +/* */ +/******************************************************************************/ +/******************** Bit definition for ADC_ISR register *******************/ +#define ADC_ISR_ADRDY_Pos (0U) +#define ADC_ISR_ADRDY_Msk (0x1UL << ADC_ISR_ADRDY_Pos) /*!< 0x00000001 */ +#define ADC_ISR_ADRDY ADC_ISR_ADRDY_Msk /*!< ADC ready flag */ +#define ADC_ISR_EOSMP_Pos (1U) +#define ADC_ISR_EOSMP_Msk (0x1UL << ADC_ISR_EOSMP_Pos) /*!< 0x00000002 */ +#define ADC_ISR_EOSMP ADC_ISR_EOSMP_Msk /*!< ADC group regular end of sampling flag */ +#define ADC_ISR_EOC_Pos (2U) +#define ADC_ISR_EOC_Msk (0x1UL << ADC_ISR_EOC_Pos) /*!< 0x00000004 */ +#define ADC_ISR_EOC ADC_ISR_EOC_Msk /*!< ADC group regular end of unitary conversion flag */ +#define ADC_ISR_EOS_Pos (3U) +#define ADC_ISR_EOS_Msk (0x1UL << ADC_ISR_EOS_Pos) /*!< 0x00000008 */ +#define ADC_ISR_EOS ADC_ISR_EOS_Msk /*!< ADC group regular end of sequence conversions flag */ +#define ADC_ISR_OVR_Pos (4U) +#define ADC_ISR_OVR_Msk (0x1UL << ADC_ISR_OVR_Pos) /*!< 0x00000010 */ +#define ADC_ISR_OVR ADC_ISR_OVR_Msk /*!< ADC group regular overrun flag */ +#define ADC_ISR_JEOC_Pos (5U) +#define ADC_ISR_JEOC_Msk (0x1UL << ADC_ISR_JEOC_Pos) /*!< 0x00000020 */ +#define ADC_ISR_JEOC ADC_ISR_JEOC_Msk /*!< ADC group injected end of unitary conversion flag */ +#define ADC_ISR_JEOS_Pos (6U) +#define ADC_ISR_JEOS_Msk (0x1UL << ADC_ISR_JEOS_Pos) /*!< 0x00000040 */ +#define ADC_ISR_JEOS ADC_ISR_JEOS_Msk /*!< ADC group injected end of sequence conversions flag */ +#define ADC_ISR_AWD1_Pos (7U) +#define ADC_ISR_AWD1_Msk (0x1UL << ADC_ISR_AWD1_Pos) /*!< 0x00000080 */ +#define ADC_ISR_AWD1 ADC_ISR_AWD1_Msk /*!< ADC analog watchdog 1 flag */ +#define ADC_ISR_AWD2_Pos (8U) +#define ADC_ISR_AWD2_Msk (0x1UL << ADC_ISR_AWD2_Pos) /*!< 0x00000100 */ +#define ADC_ISR_AWD2 ADC_ISR_AWD2_Msk /*!< ADC analog watchdog 2 flag */ +#define ADC_ISR_AWD3_Pos (9U) +#define ADC_ISR_AWD3_Msk (0x1UL << ADC_ISR_AWD3_Pos) /*!< 0x00000200 */ +#define ADC_ISR_AWD3 ADC_ISR_AWD3_Msk /*!< ADC analog watchdog 3 flag */ +#define ADC_ISR_JQOVF_Pos (10U) +#define ADC_ISR_JQOVF_Msk (0x1UL << ADC_ISR_JQOVF_Pos) /*!< 0x00000400 */ +#define ADC_ISR_JQOVF ADC_ISR_JQOVF_Msk /*!< ADC group injected contexts queue overflow flag */ + +/******************** Bit definition for ADC_IER register *******************/ +#define ADC_IER_ADRDYIE_Pos (0U) +#define ADC_IER_ADRDYIE_Msk (0x1UL << ADC_IER_ADRDYIE_Pos) /*!< 0x00000001 */ +#define ADC_IER_ADRDYIE ADC_IER_ADRDYIE_Msk /*!< ADC ready interrupt */ +#define ADC_IER_EOSMPIE_Pos (1U) +#define ADC_IER_EOSMPIE_Msk (0x1UL << ADC_IER_EOSMPIE_Pos) /*!< 0x00000002 */ +#define ADC_IER_EOSMPIE ADC_IER_EOSMPIE_Msk /*!< ADC group regular end of sampling interrupt */ +#define ADC_IER_EOCIE_Pos (2U) +#define ADC_IER_EOCIE_Msk (0x1UL << ADC_IER_EOCIE_Pos) /*!< 0x00000004 */ +#define ADC_IER_EOCIE ADC_IER_EOCIE_Msk /*!< ADC group regular end of unitary conversion interrupt */ +#define ADC_IER_EOSIE_Pos (3U) +#define ADC_IER_EOSIE_Msk (0x1UL << ADC_IER_EOSIE_Pos) /*!< 0x00000008 */ +#define ADC_IER_EOSIE ADC_IER_EOSIE_Msk /*!< ADC group regular end of sequence conversions interrupt */ +#define ADC_IER_OVRIE_Pos (4U) +#define ADC_IER_OVRIE_Msk (0x1UL << ADC_IER_OVRIE_Pos) /*!< 0x00000010 */ +#define ADC_IER_OVRIE ADC_IER_OVRIE_Msk /*!< ADC group regular overrun interrupt */ +#define ADC_IER_JEOCIE_Pos (5U) +#define ADC_IER_JEOCIE_Msk (0x1UL << ADC_IER_JEOCIE_Pos) /*!< 0x00000020 */ +#define ADC_IER_JEOCIE ADC_IER_JEOCIE_Msk /*!< ADC group injected end of unitary conversion interrupt */ +#define ADC_IER_JEOSIE_Pos (6U) +#define ADC_IER_JEOSIE_Msk (0x1UL << ADC_IER_JEOSIE_Pos) /*!< 0x00000040 */ +#define ADC_IER_JEOSIE ADC_IER_JEOSIE_Msk /*!< ADC group injected end of sequence conversions interrupt */ +#define ADC_IER_AWD1IE_Pos (7U) +#define ADC_IER_AWD1IE_Msk (0x1UL << ADC_IER_AWD1IE_Pos) /*!< 0x00000080 */ +#define ADC_IER_AWD1IE ADC_IER_AWD1IE_Msk /*!< ADC analog watchdog 1 interrupt */ +#define ADC_IER_AWD2IE_Pos (8U) +#define ADC_IER_AWD2IE_Msk (0x1UL << ADC_IER_AWD2IE_Pos) /*!< 0x00000100 */ +#define ADC_IER_AWD2IE ADC_IER_AWD2IE_Msk /*!< ADC analog watchdog 2 interrupt */ +#define ADC_IER_AWD3IE_Pos (9U) +#define ADC_IER_AWD3IE_Msk (0x1UL << ADC_IER_AWD3IE_Pos) /*!< 0x00000200 */ +#define ADC_IER_AWD3IE ADC_IER_AWD3IE_Msk /*!< ADC analog watchdog 3 interrupt */ +#define ADC_IER_JQOVFIE_Pos (10U) +#define ADC_IER_JQOVFIE_Msk (0x1UL << ADC_IER_JQOVFIE_Pos) /*!< 0x00000400 */ +#define ADC_IER_JQOVFIE ADC_IER_JQOVFIE_Msk /*!< ADC group injected contexts queue overflow interrupt */ + +/******************** Bit definition for ADC_CR register ********************/ +#define ADC_CR_ADEN_Pos (0U) +#define ADC_CR_ADEN_Msk (0x1UL << ADC_CR_ADEN_Pos) /*!< 0x00000001 */ +#define ADC_CR_ADEN ADC_CR_ADEN_Msk /*!< ADC enable */ +#define ADC_CR_ADDIS_Pos (1U) +#define ADC_CR_ADDIS_Msk (0x1UL << ADC_CR_ADDIS_Pos) /*!< 0x00000002 */ +#define ADC_CR_ADDIS ADC_CR_ADDIS_Msk /*!< ADC disable */ +#define ADC_CR_ADSTART_Pos (2U) +#define ADC_CR_ADSTART_Msk (0x1UL << ADC_CR_ADSTART_Pos) /*!< 0x00000004 */ +#define ADC_CR_ADSTART ADC_CR_ADSTART_Msk /*!< ADC group regular conversion start */ +#define ADC_CR_JADSTART_Pos (3U) +#define ADC_CR_JADSTART_Msk (0x1UL << ADC_CR_JADSTART_Pos) /*!< 0x00000008 */ +#define ADC_CR_JADSTART ADC_CR_JADSTART_Msk /*!< ADC group injected conversion start */ +#define ADC_CR_ADSTP_Pos (4U) +#define ADC_CR_ADSTP_Msk (0x1UL << ADC_CR_ADSTP_Pos) /*!< 0x00000010 */ +#define ADC_CR_ADSTP ADC_CR_ADSTP_Msk /*!< ADC group regular conversion stop */ +#define ADC_CR_JADSTP_Pos (5U) +#define ADC_CR_JADSTP_Msk (0x1UL << ADC_CR_JADSTP_Pos) /*!< 0x00000020 */ +#define ADC_CR_JADSTP ADC_CR_JADSTP_Msk /*!< ADC group injected conversion stop */ +#define ADC_CR_ADVREGEN_Pos (28U) +#define ADC_CR_ADVREGEN_Msk (0x1UL << ADC_CR_ADVREGEN_Pos) /*!< 0x10000000 */ +#define ADC_CR_ADVREGEN ADC_CR_ADVREGEN_Msk /*!< ADC voltage regulator enable */ +#define ADC_CR_DEEPPWD_Pos (29U) +#define ADC_CR_DEEPPWD_Msk (0x1UL << ADC_CR_DEEPPWD_Pos) /*!< 0x20000000 */ +#define ADC_CR_DEEPPWD ADC_CR_DEEPPWD_Msk /*!< ADC deep power down enable */ +#define ADC_CR_ADCALDIF_Pos (30U) +#define ADC_CR_ADCALDIF_Msk (0x1UL << ADC_CR_ADCALDIF_Pos) /*!< 0x40000000 */ +#define ADC_CR_ADCALDIF ADC_CR_ADCALDIF_Msk /*!< ADC differential mode for calibration */ +#define ADC_CR_ADCAL_Pos (31U) +#define ADC_CR_ADCAL_Msk (0x1UL << ADC_CR_ADCAL_Pos) /*!< 0x80000000 */ +#define ADC_CR_ADCAL ADC_CR_ADCAL_Msk /*!< ADC calibration */ + +/******************** Bit definition for ADC_CFGR1 register *****************/ +#define ADC_CFGR_DMAEN_Pos (0U) +#define ADC_CFGR_DMAEN_Msk (0x1UL << ADC_CFGR_DMAEN_Pos) /*!< 0x00000001 */ +#define ADC_CFGR_DMAEN ADC_CFGR_DMAEN_Msk /*!< ADC DMA enable */ +#define ADC_CFGR_DMACFG_Pos (1U) +#define ADC_CFGR_DMACFG_Msk (0x1UL << ADC_CFGR_DMACFG_Pos) /*!< 0x00000002 */ +#define ADC_CFGR_DMACFG ADC_CFGR_DMACFG_Msk /*!< ADC DMA configuration */ + +#define ADC_CFGR_RES_Pos (3U) +#define ADC_CFGR_RES_Msk (0x3UL << ADC_CFGR_RES_Pos) /*!< 0x00000018 */ +#define ADC_CFGR_RES ADC_CFGR_RES_Msk /*!< ADC data resolution */ +#define ADC_CFGR_RES_0 (0x1UL << ADC_CFGR_RES_Pos) /*!< 0x00000008 */ +#define ADC_CFGR_RES_1 (0x2UL << ADC_CFGR_RES_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR_ALIGN_Pos (5U) +#define ADC_CFGR_ALIGN_Msk (0x1UL << ADC_CFGR_ALIGN_Pos) /*!< 0x00000020 */ +#define ADC_CFGR_ALIGN ADC_CFGR_ALIGN_Msk /*!< ADC data alignement */ + +#define ADC_CFGR_EXTSEL_Pos (6U) +#define ADC_CFGR_EXTSEL_Msk (0xFUL << ADC_CFGR_EXTSEL_Pos) /*!< 0x000003C0 */ +#define ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_Msk /*!< ADC group regular external trigger source */ +#define ADC_CFGR_EXTSEL_0 (0x1UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000040 */ +#define ADC_CFGR_EXTSEL_1 (0x2UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000080 */ +#define ADC_CFGR_EXTSEL_2 (0x4UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000100 */ +#define ADC_CFGR_EXTSEL_3 (0x8UL << ADC_CFGR_EXTSEL_Pos) /*!< 0x00000200 */ + +#define ADC_CFGR_EXTEN_Pos (10U) +#define ADC_CFGR_EXTEN_Msk (0x3UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000C00 */ +#define ADC_CFGR_EXTEN ADC_CFGR_EXTEN_Msk /*!< ADC group regular external trigger polarity */ +#define ADC_CFGR_EXTEN_0 (0x1UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000400 */ +#define ADC_CFGR_EXTEN_1 (0x2UL << ADC_CFGR_EXTEN_Pos) /*!< 0x00000800 */ + +#define ADC_CFGR_OVRMOD_Pos (12U) +#define ADC_CFGR_OVRMOD_Msk (0x1UL << ADC_CFGR_OVRMOD_Pos) /*!< 0x00001000 */ +#define ADC_CFGR_OVRMOD ADC_CFGR_OVRMOD_Msk /*!< ADC group regular overrun configuration */ +#define ADC_CFGR_CONT_Pos (13U) +#define ADC_CFGR_CONT_Msk (0x1UL << ADC_CFGR_CONT_Pos) /*!< 0x00002000 */ +#define ADC_CFGR_CONT ADC_CFGR_CONT_Msk /*!< ADC group regular continuous conversion mode */ +#define ADC_CFGR_AUTDLY_Pos (14U) +#define ADC_CFGR_AUTDLY_Msk (0x1UL << ADC_CFGR_AUTDLY_Pos) /*!< 0x00004000 */ +#define ADC_CFGR_AUTDLY ADC_CFGR_AUTDLY_Msk /*!< ADC low power auto wait */ + +#define ADC_CFGR_DISCEN_Pos (16U) +#define ADC_CFGR_DISCEN_Msk (0x1UL << ADC_CFGR_DISCEN_Pos) /*!< 0x00010000 */ +#define ADC_CFGR_DISCEN ADC_CFGR_DISCEN_Msk /*!< ADC group regular sequencer discontinuous mode */ + +#define ADC_CFGR_DISCNUM_Pos (17U) +#define ADC_CFGR_DISCNUM_Msk (0x7UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x000E0000 */ +#define ADC_CFGR_DISCNUM ADC_CFGR_DISCNUM_Msk /*!< ADC Discontinuous mode channel count */ +#define ADC_CFGR_DISCNUM_0 (0x1UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00020000 */ +#define ADC_CFGR_DISCNUM_1 (0x2UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00040000 */ +#define ADC_CFGR_DISCNUM_2 (0x4UL << ADC_CFGR_DISCNUM_Pos) /*!< 0x00080000 */ + +#define ADC_CFGR_JDISCEN_Pos (20U) +#define ADC_CFGR_JDISCEN_Msk (0x1UL << ADC_CFGR_JDISCEN_Pos) /*!< 0x00100000 */ +#define ADC_CFGR_JDISCEN ADC_CFGR_JDISCEN_Msk /*!< ADC Discontinuous mode on injected channels */ +#define ADC_CFGR_JQM_Pos (21U) +#define ADC_CFGR_JQM_Msk (0x1UL << ADC_CFGR_JQM_Pos) /*!< 0x00200000 */ +#define ADC_CFGR_JQM ADC_CFGR_JQM_Msk /*!< ADC group injected contexts queue mode */ +#define ADC_CFGR_AWD1SGL_Pos (22U) +#define ADC_CFGR_AWD1SGL_Msk (0x1UL << ADC_CFGR_AWD1SGL_Pos) /*!< 0x00400000 */ +#define ADC_CFGR_AWD1SGL ADC_CFGR_AWD1SGL_Msk /*!< ADC analog watchdog 1 monitoring a single channel or all channels */ +#define ADC_CFGR_AWD1EN_Pos (23U) +#define ADC_CFGR_AWD1EN_Msk (0x1UL << ADC_CFGR_AWD1EN_Pos) /*!< 0x00800000 */ +#define ADC_CFGR_AWD1EN ADC_CFGR_AWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group regular */ +#define ADC_CFGR_JAWD1EN_Pos (24U) +#define ADC_CFGR_JAWD1EN_Msk (0x1UL << ADC_CFGR_JAWD1EN_Pos) /*!< 0x01000000 */ +#define ADC_CFGR_JAWD1EN ADC_CFGR_JAWD1EN_Msk /*!< ADC analog watchdog 1 enable on scope ADC group injected */ +#define ADC_CFGR_JAUTO_Pos (25U) +#define ADC_CFGR_JAUTO_Msk (0x1UL << ADC_CFGR_JAUTO_Pos) /*!< 0x02000000 */ +#define ADC_CFGR_JAUTO ADC_CFGR_JAUTO_Msk /*!< ADC group injected automatic trigger mode */ + +#define ADC_CFGR_AWD1CH_Pos (26U) +#define ADC_CFGR_AWD1CH_Msk (0x1FUL << ADC_CFGR_AWD1CH_Pos) /*!< 0x7C000000 */ +#define ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_Msk /*!< ADC analog watchdog 1 monitored channel selection */ +#define ADC_CFGR_AWD1CH_0 (0x01UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x04000000 */ +#define ADC_CFGR_AWD1CH_1 (0x02UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x08000000 */ +#define ADC_CFGR_AWD1CH_2 (0x04UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x10000000 */ +#define ADC_CFGR_AWD1CH_3 (0x08UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x20000000 */ +#define ADC_CFGR_AWD1CH_4 (0x10UL << ADC_CFGR_AWD1CH_Pos) /*!< 0x40000000 */ + +#define ADC_CFGR_JQDIS_Pos (31U) +#define ADC_CFGR_JQDIS_Msk (0x1UL << ADC_CFGR_JQDIS_Pos) /*!< 0x00800000 */ +#define ADC_CFGR_JQDIS ADC_CFGR_JQDIS_Msk /*!< ADC group injected contexts queue disable */ + +/******************** Bit definition for ADC_CFGR2 register *****************/ +#define ADC_CFGR2_ROVSE_Pos (0U) +#define ADC_CFGR2_ROVSE_Msk (0x1UL << ADC_CFGR2_ROVSE_Pos) /*!< 0x00000001 */ +#define ADC_CFGR2_ROVSE ADC_CFGR2_ROVSE_Msk /*!< ADC oversampler enable on scope ADC group regular */ + +#define ADC_CFGR2_JOVSE_Pos (1U) +#define ADC_CFGR2_JOVSE_Msk (0x1UL << ADC_CFGR2_JOVSE_Pos) /*!< 0x00000002 */ +#define ADC_CFGR2_JOVSE ADC_CFGR2_JOVSE_Msk /*!< ADC oversampler enable on scope ADC group injected */ + +#define ADC_CFGR2_OVSR_Pos (2U) +#define ADC_CFGR2_OVSR_Msk (0x7UL << ADC_CFGR2_OVSR_Pos) /*!< 0x0000001C */ +#define ADC_CFGR2_OVSR ADC_CFGR2_OVSR_Msk /*!< ADC oversampling ratio */ +#define ADC_CFGR2_OVSR_0 (0x1UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000004 */ +#define ADC_CFGR2_OVSR_1 (0x2UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000008 */ +#define ADC_CFGR2_OVSR_2 (0x4UL << ADC_CFGR2_OVSR_Pos) /*!< 0x00000010 */ + +#define ADC_CFGR2_OVSS_Pos (5U) +#define ADC_CFGR2_OVSS_Msk (0xFUL << ADC_CFGR2_OVSS_Pos) /*!< 0x000001E0 */ +#define ADC_CFGR2_OVSS ADC_CFGR2_OVSS_Msk /*!< ADC oversampling shift */ +#define ADC_CFGR2_OVSS_0 (0x1UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000020 */ +#define ADC_CFGR2_OVSS_1 (0x2UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000040 */ +#define ADC_CFGR2_OVSS_2 (0x4UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000080 */ +#define ADC_CFGR2_OVSS_3 (0x8UL << ADC_CFGR2_OVSS_Pos) /*!< 0x00000100 */ + +#define ADC_CFGR2_TROVS_Pos (9U) +#define ADC_CFGR2_TROVS_Msk (0x1UL << ADC_CFGR2_TROVS_Pos) /*!< 0x00000200 */ +#define ADC_CFGR2_TROVS ADC_CFGR2_TROVS_Msk /*!< ADC oversampling discontinuous mode (triggered mode) for ADC group regular */ + +#define ADC_CFGR2_ROVSM_Pos (10U) +#define ADC_CFGR2_ROVSM_Msk (0x1UL << ADC_CFGR2_ROVSM_Pos) /*!< 0x00000400 */ +#define ADC_CFGR2_ROVSM ADC_CFGR2_ROVSM_Msk /*!< ADC oversampling mode managing interlaced conversions of ADC group regular and group injected */ + +/******************** Bit definition for ADC_SMPR1 register *****************/ +#define ADC_SMPR1_SMP0_Pos (0U) +#define ADC_SMPR1_SMP0_Msk (0x7UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000007 */ +#define ADC_SMPR1_SMP0 ADC_SMPR1_SMP0_Msk /*!< ADC channel 0 sampling time selection */ +#define ADC_SMPR1_SMP0_0 (0x1UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000001 */ +#define ADC_SMPR1_SMP0_1 (0x2UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000002 */ +#define ADC_SMPR1_SMP0_2 (0x4UL << ADC_SMPR1_SMP0_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR1_SMP1_Pos (3U) +#define ADC_SMPR1_SMP1_Msk (0x7UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000038 */ +#define ADC_SMPR1_SMP1 ADC_SMPR1_SMP1_Msk /*!< ADC channel 1 sampling time selection */ +#define ADC_SMPR1_SMP1_0 (0x1UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000008 */ +#define ADC_SMPR1_SMP1_1 (0x2UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000010 */ +#define ADC_SMPR1_SMP1_2 (0x4UL << ADC_SMPR1_SMP1_Pos) /*!< 0x00000020 */ + +#define ADC_SMPR1_SMP2_Pos (6U) +#define ADC_SMPR1_SMP2_Msk (0x7UL << ADC_SMPR1_SMP2_Pos) /*!< 0x000001C0 */ +#define ADC_SMPR1_SMP2 ADC_SMPR1_SMP2_Msk /*!< ADC channel 2 sampling time selection */ +#define ADC_SMPR1_SMP2_0 (0x1UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000040 */ +#define ADC_SMPR1_SMP2_1 (0x2UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000080 */ +#define ADC_SMPR1_SMP2_2 (0x4UL << ADC_SMPR1_SMP2_Pos) /*!< 0x00000100 */ + +#define ADC_SMPR1_SMP3_Pos (9U) +#define ADC_SMPR1_SMP3_Msk (0x7UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000E00 */ +#define ADC_SMPR1_SMP3 ADC_SMPR1_SMP3_Msk /*!< ADC channel 3 sampling time selection */ +#define ADC_SMPR1_SMP3_0 (0x1UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000200 */ +#define ADC_SMPR1_SMP3_1 (0x2UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000400 */ +#define ADC_SMPR1_SMP3_2 (0x4UL << ADC_SMPR1_SMP3_Pos) /*!< 0x00000800 */ + +#define ADC_SMPR1_SMP4_Pos (12U) +#define ADC_SMPR1_SMP4_Msk (0x7UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00007000 */ +#define ADC_SMPR1_SMP4 ADC_SMPR1_SMP4_Msk /*!< ADC channel 4 sampling time selection */ +#define ADC_SMPR1_SMP4_0 (0x1UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00001000 */ +#define ADC_SMPR1_SMP4_1 (0x2UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00002000 */ +#define ADC_SMPR1_SMP4_2 (0x4UL << ADC_SMPR1_SMP4_Pos) /*!< 0x00004000 */ + +#define ADC_SMPR1_SMP5_Pos (15U) +#define ADC_SMPR1_SMP5_Msk (0x7UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00038000 */ +#define ADC_SMPR1_SMP5 ADC_SMPR1_SMP5_Msk /*!< ADC channel 5 sampling time selection */ +#define ADC_SMPR1_SMP5_0 (0x1UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00008000 */ +#define ADC_SMPR1_SMP5_1 (0x2UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00010000 */ +#define ADC_SMPR1_SMP5_2 (0x4UL << ADC_SMPR1_SMP5_Pos) /*!< 0x00020000 */ + +#define ADC_SMPR1_SMP6_Pos (18U) +#define ADC_SMPR1_SMP6_Msk (0x7UL << ADC_SMPR1_SMP6_Pos) /*!< 0x001C0000 */ +#define ADC_SMPR1_SMP6 ADC_SMPR1_SMP6_Msk /*!< ADC channel 6 sampling time selection */ +#define ADC_SMPR1_SMP6_0 (0x1UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00040000 */ +#define ADC_SMPR1_SMP6_1 (0x2UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00080000 */ +#define ADC_SMPR1_SMP6_2 (0x4UL << ADC_SMPR1_SMP6_Pos) /*!< 0x00100000 */ + +#define ADC_SMPR1_SMP7_Pos (21U) +#define ADC_SMPR1_SMP7_Msk (0x7UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00E00000 */ +#define ADC_SMPR1_SMP7 ADC_SMPR1_SMP7_Msk /*!< ADC channel 7 sampling time selection */ +#define ADC_SMPR1_SMP7_0 (0x1UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00200000 */ +#define ADC_SMPR1_SMP7_1 (0x2UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00400000 */ +#define ADC_SMPR1_SMP7_2 (0x4UL << ADC_SMPR1_SMP7_Pos) /*!< 0x00800000 */ + +#define ADC_SMPR1_SMP8_Pos (24U) +#define ADC_SMPR1_SMP8_Msk (0x7UL << ADC_SMPR1_SMP8_Pos) /*!< 0x07000000 */ +#define ADC_SMPR1_SMP8 ADC_SMPR1_SMP8_Msk /*!< ADC channel 8 sampling time selection */ +#define ADC_SMPR1_SMP8_0 (0x1UL << ADC_SMPR1_SMP8_Pos) /*!< 0x01000000 */ +#define ADC_SMPR1_SMP8_1 (0x2UL << ADC_SMPR1_SMP8_Pos) /*!< 0x02000000 */ +#define ADC_SMPR1_SMP8_2 (0x4UL << ADC_SMPR1_SMP8_Pos) /*!< 0x04000000 */ + +#define ADC_SMPR1_SMP9_Pos (27U) +#define ADC_SMPR1_SMP9_Msk (0x7UL << ADC_SMPR1_SMP9_Pos) /*!< 0x38000000 */ +#define ADC_SMPR1_SMP9 ADC_SMPR1_SMP9_Msk /*!< ADC channel 9 sampling time selection */ +#define ADC_SMPR1_SMP9_0 (0x1UL << ADC_SMPR1_SMP9_Pos) /*!< 0x08000000 */ +#define ADC_SMPR1_SMP9_1 (0x2UL << ADC_SMPR1_SMP9_Pos) /*!< 0x10000000 */ +#define ADC_SMPR1_SMP9_2 (0x4UL << ADC_SMPR1_SMP9_Pos) /*!< 0x20000000 */ + +/******************** Bit definition for ADC_SMPR2 register *****************/ +#define ADC_SMPR2_SMP10_Pos (0U) +#define ADC_SMPR2_SMP10_Msk (0x7UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000007 */ +#define ADC_SMPR2_SMP10 ADC_SMPR2_SMP10_Msk /*!< ADC channel 10 sampling time selection */ +#define ADC_SMPR2_SMP10_0 (0x1UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000001 */ +#define ADC_SMPR2_SMP10_1 (0x2UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000002 */ +#define ADC_SMPR2_SMP10_2 (0x4UL << ADC_SMPR2_SMP10_Pos) /*!< 0x00000004 */ + +#define ADC_SMPR2_SMP11_Pos (3U) +#define ADC_SMPR2_SMP11_Msk (0x7UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000038 */ +#define ADC_SMPR2_SMP11 ADC_SMPR2_SMP11_Msk /*!< ADC channel 11 sampling time selection */ +#define ADC_SMPR2_SMP11_0 (0x1UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000008 */ +#define ADC_SMPR2_SMP11_1 (0x2UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000010 */ +#define ADC_SMPR2_SMP11_2 (0x4UL << ADC_SMPR2_SMP11_Pos) /*!< 0x00000020 */ + +#define ADC_SMPR2_SMP12_Pos (6U) +#define ADC_SMPR2_SMP12_Msk (0x7UL << ADC_SMPR2_SMP12_Pos) /*!< 0x000001C0 */ +#define ADC_SMPR2_SMP12 ADC_SMPR2_SMP12_Msk /*!< ADC channel 12 sampling time selection */ +#define ADC_SMPR2_SMP12_0 (0x1UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000040 */ +#define ADC_SMPR2_SMP12_1 (0x2UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000080 */ +#define ADC_SMPR2_SMP12_2 (0x4UL << ADC_SMPR2_SMP12_Pos) /*!< 0x00000100 */ + +#define ADC_SMPR2_SMP13_Pos (9U) +#define ADC_SMPR2_SMP13_Msk (0x7UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000E00 */ +#define ADC_SMPR2_SMP13 ADC_SMPR2_SMP13_Msk /*!< ADC channel 13 sampling time selection */ +#define ADC_SMPR2_SMP13_0 (0x1UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000200 */ +#define ADC_SMPR2_SMP13_1 (0x2UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000400 */ +#define ADC_SMPR2_SMP13_2 (0x4UL << ADC_SMPR2_SMP13_Pos) /*!< 0x00000800 */ + +#define ADC_SMPR2_SMP14_Pos (12U) +#define ADC_SMPR2_SMP14_Msk (0x7UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00007000 */ +#define ADC_SMPR2_SMP14 ADC_SMPR2_SMP14_Msk /*!< ADC channel 14 sampling time selection */ +#define ADC_SMPR2_SMP14_0 (0x1UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00001000 */ +#define ADC_SMPR2_SMP14_1 (0x2UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00002000 */ +#define ADC_SMPR2_SMP14_2 (0x4UL << ADC_SMPR2_SMP14_Pos) /*!< 0x00004000 */ + +#define ADC_SMPR2_SMP15_Pos (15U) +#define ADC_SMPR2_SMP15_Msk (0x7UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00038000 */ +#define ADC_SMPR2_SMP15 ADC_SMPR2_SMP15_Msk /*!< ADC channel 15 sampling time selection */ +#define ADC_SMPR2_SMP15_0 (0x1UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00008000 */ +#define ADC_SMPR2_SMP15_1 (0x2UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00010000 */ +#define ADC_SMPR2_SMP15_2 (0x4UL << ADC_SMPR2_SMP15_Pos) /*!< 0x00020000 */ + +#define ADC_SMPR2_SMP16_Pos (18U) +#define ADC_SMPR2_SMP16_Msk (0x7UL << ADC_SMPR2_SMP16_Pos) /*!< 0x001C0000 */ +#define ADC_SMPR2_SMP16 ADC_SMPR2_SMP16_Msk /*!< ADC channel 16 sampling time selection */ +#define ADC_SMPR2_SMP16_0 (0x1UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00040000 */ +#define ADC_SMPR2_SMP16_1 (0x2UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00080000 */ +#define ADC_SMPR2_SMP16_2 (0x4UL << ADC_SMPR2_SMP16_Pos) /*!< 0x00100000 */ + +#define ADC_SMPR2_SMP17_Pos (21U) +#define ADC_SMPR2_SMP17_Msk (0x7UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00E00000 */ +#define ADC_SMPR2_SMP17 ADC_SMPR2_SMP17_Msk /*!< ADC channel 17 sampling time selection */ +#define ADC_SMPR2_SMP17_0 (0x1UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00200000 */ +#define ADC_SMPR2_SMP17_1 (0x2UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00400000 */ +#define ADC_SMPR2_SMP17_2 (0x4UL << ADC_SMPR2_SMP17_Pos) /*!< 0x00800000 */ + +#define ADC_SMPR2_SMP18_Pos (24U) +#define ADC_SMPR2_SMP18_Msk (0x7UL << ADC_SMPR2_SMP18_Pos) /*!< 0x07000000 */ +#define ADC_SMPR2_SMP18 ADC_SMPR2_SMP18_Msk /*!< ADC channel 18 sampling time selection */ +#define ADC_SMPR2_SMP18_0 (0x1UL << ADC_SMPR2_SMP18_Pos) /*!< 0x01000000 */ +#define ADC_SMPR2_SMP18_1 (0x2UL << ADC_SMPR2_SMP18_Pos) /*!< 0x02000000 */ +#define ADC_SMPR2_SMP18_2 (0x4UL << ADC_SMPR2_SMP18_Pos) /*!< 0x04000000 */ + +/******************** Bit definition for ADC_TR1 register *******************/ +#define ADC_TR1_LT1_Pos (0U) +#define ADC_TR1_LT1_Msk (0xFFFUL << ADC_TR1_LT1_Pos) /*!< 0x00000FFF */ +#define ADC_TR1_LT1 ADC_TR1_LT1_Msk /*!< ADC analog watchdog 1 threshold low */ +#define ADC_TR1_LT1_0 (0x001UL << ADC_TR1_LT1_Pos) /*!< 0x00000001 */ +#define ADC_TR1_LT1_1 (0x002UL << ADC_TR1_LT1_Pos) /*!< 0x00000002 */ +#define ADC_TR1_LT1_2 (0x004UL << ADC_TR1_LT1_Pos) /*!< 0x00000004 */ +#define ADC_TR1_LT1_3 (0x008UL << ADC_TR1_LT1_Pos) /*!< 0x00000008 */ +#define ADC_TR1_LT1_4 (0x010UL << ADC_TR1_LT1_Pos) /*!< 0x00000010 */ +#define ADC_TR1_LT1_5 (0x020UL << ADC_TR1_LT1_Pos) /*!< 0x00000020 */ +#define ADC_TR1_LT1_6 (0x040UL << ADC_TR1_LT1_Pos) /*!< 0x00000040 */ +#define ADC_TR1_LT1_7 (0x080UL << ADC_TR1_LT1_Pos) /*!< 0x00000080 */ +#define ADC_TR1_LT1_8 (0x100UL << ADC_TR1_LT1_Pos) /*!< 0x00000100 */ +#define ADC_TR1_LT1_9 (0x200UL << ADC_TR1_LT1_Pos) /*!< 0x00000200 */ +#define ADC_TR1_LT1_10 (0x400UL << ADC_TR1_LT1_Pos) /*!< 0x00000400 */ +#define ADC_TR1_LT1_11 (0x800UL << ADC_TR1_LT1_Pos) /*!< 0x00000800 */ + +#define ADC_TR1_HT1_Pos (16U) +#define ADC_TR1_HT1_Msk (0xFFFUL << ADC_TR1_HT1_Pos) /*!< 0x0FFF0000 */ +#define ADC_TR1_HT1 ADC_TR1_HT1_Msk /*!< ADC Analog watchdog 1 threshold high */ +#define ADC_TR1_HT1_0 (0x001UL << ADC_TR1_HT1_Pos) /*!< 0x00010000 */ +#define ADC_TR1_HT1_1 (0x002UL << ADC_TR1_HT1_Pos) /*!< 0x00020000 */ +#define ADC_TR1_HT1_2 (0x004UL << ADC_TR1_HT1_Pos) /*!< 0x00040000 */ +#define ADC_TR1_HT1_3 (0x008UL << ADC_TR1_HT1_Pos) /*!< 0x00080000 */ +#define ADC_TR1_HT1_4 (0x010UL << ADC_TR1_HT1_Pos) /*!< 0x00100000 */ +#define ADC_TR1_HT1_5 (0x020UL << ADC_TR1_HT1_Pos) /*!< 0x00200000 */ +#define ADC_TR1_HT1_6 (0x040UL << ADC_TR1_HT1_Pos) /*!< 0x00400000 */ +#define ADC_TR1_HT1_7 (0x080UL << ADC_TR1_HT1_Pos) /*!< 0x00800000 */ +#define ADC_TR1_HT1_8 (0x100UL << ADC_TR1_HT1_Pos) /*!< 0x01000000 */ +#define ADC_TR1_HT1_9 (0x200UL << ADC_TR1_HT1_Pos) /*!< 0x02000000 */ +#define ADC_TR1_HT1_10 (0x400UL << ADC_TR1_HT1_Pos) /*!< 0x04000000 */ +#define ADC_TR1_HT1_11 (0x800UL << ADC_TR1_HT1_Pos) /*!< 0x08000000 */ + +/******************** Bit definition for ADC_TR2 register *******************/ +#define ADC_TR2_LT2_Pos (0U) +#define ADC_TR2_LT2_Msk (0xFFUL << ADC_TR2_LT2_Pos) /*!< 0x000000FF */ +#define ADC_TR2_LT2 ADC_TR2_LT2_Msk /*!< ADC analog watchdog 2 threshold low */ +#define ADC_TR2_LT2_0 (0x01UL << ADC_TR2_LT2_Pos) /*!< 0x00000001 */ +#define ADC_TR2_LT2_1 (0x02UL << ADC_TR2_LT2_Pos) /*!< 0x00000002 */ +#define ADC_TR2_LT2_2 (0x04UL << ADC_TR2_LT2_Pos) /*!< 0x00000004 */ +#define ADC_TR2_LT2_3 (0x08UL << ADC_TR2_LT2_Pos) /*!< 0x00000008 */ +#define ADC_TR2_LT2_4 (0x10UL << ADC_TR2_LT2_Pos) /*!< 0x00000010 */ +#define ADC_TR2_LT2_5 (0x20UL << ADC_TR2_LT2_Pos) /*!< 0x00000020 */ +#define ADC_TR2_LT2_6 (0x40UL << ADC_TR2_LT2_Pos) /*!< 0x00000040 */ +#define ADC_TR2_LT2_7 (0x80UL << ADC_TR2_LT2_Pos) /*!< 0x00000080 */ + +#define ADC_TR2_HT2_Pos (16U) +#define ADC_TR2_HT2_Msk (0xFFUL << ADC_TR2_HT2_Pos) /*!< 0x00FF0000 */ +#define ADC_TR2_HT2 ADC_TR2_HT2_Msk /*!< ADC analog watchdog 2 threshold high */ +#define ADC_TR2_HT2_0 (0x01UL << ADC_TR2_HT2_Pos) /*!< 0x00010000 */ +#define ADC_TR2_HT2_1 (0x02UL << ADC_TR2_HT2_Pos) /*!< 0x00020000 */ +#define ADC_TR2_HT2_2 (0x04UL << ADC_TR2_HT2_Pos) /*!< 0x00040000 */ +#define ADC_TR2_HT2_3 (0x08UL << ADC_TR2_HT2_Pos) /*!< 0x00080000 */ +#define ADC_TR2_HT2_4 (0x10UL << ADC_TR2_HT2_Pos) /*!< 0x00100000 */ +#define ADC_TR2_HT2_5 (0x20UL << ADC_TR2_HT2_Pos) /*!< 0x00200000 */ +#define ADC_TR2_HT2_6 (0x40UL << ADC_TR2_HT2_Pos) /*!< 0x00400000 */ +#define ADC_TR2_HT2_7 (0x80UL << ADC_TR2_HT2_Pos) /*!< 0x00800000 */ + +/******************** Bit definition for ADC_TR3 register *******************/ +#define ADC_TR3_LT3_Pos (0U) +#define ADC_TR3_LT3_Msk (0xFFUL << ADC_TR3_LT3_Pos) /*!< 0x000000FF */ +#define ADC_TR3_LT3 ADC_TR3_LT3_Msk /*!< ADC analog watchdog 3 threshold low */ +#define ADC_TR3_LT3_0 (0x01UL << ADC_TR3_LT3_Pos) /*!< 0x00000001 */ +#define ADC_TR3_LT3_1 (0x02UL << ADC_TR3_LT3_Pos) /*!< 0x00000002 */ +#define ADC_TR3_LT3_2 (0x04UL << ADC_TR3_LT3_Pos) /*!< 0x00000004 */ +#define ADC_TR3_LT3_3 (0x08UL << ADC_TR3_LT3_Pos) /*!< 0x00000008 */ +#define ADC_TR3_LT3_4 (0x10UL << ADC_TR3_LT3_Pos) /*!< 0x00000010 */ +#define ADC_TR3_LT3_5 (0x20UL << ADC_TR3_LT3_Pos) /*!< 0x00000020 */ +#define ADC_TR3_LT3_6 (0x40UL << ADC_TR3_LT3_Pos) /*!< 0x00000040 */ +#define ADC_TR3_LT3_7 (0x80UL << ADC_TR3_LT3_Pos) /*!< 0x00000080 */ + +#define ADC_TR3_HT3_Pos (16U) +#define ADC_TR3_HT3_Msk (0xFFUL << ADC_TR3_HT3_Pos) /*!< 0x00FF0000 */ +#define ADC_TR3_HT3 ADC_TR3_HT3_Msk /*!< ADC analog watchdog 3 threshold high */ +#define ADC_TR3_HT3_0 (0x01UL << ADC_TR3_HT3_Pos) /*!< 0x00010000 */ +#define ADC_TR3_HT3_1 (0x02UL << ADC_TR3_HT3_Pos) /*!< 0x00020000 */ +#define ADC_TR3_HT3_2 (0x04UL << ADC_TR3_HT3_Pos) /*!< 0x00040000 */ +#define ADC_TR3_HT3_3 (0x08UL << ADC_TR3_HT3_Pos) /*!< 0x00080000 */ +#define ADC_TR3_HT3_4 (0x10UL << ADC_TR3_HT3_Pos) /*!< 0x00100000 */ +#define ADC_TR3_HT3_5 (0x20UL << ADC_TR3_HT3_Pos) /*!< 0x00200000 */ +#define ADC_TR3_HT3_6 (0x40UL << ADC_TR3_HT3_Pos) /*!< 0x00400000 */ +#define ADC_TR3_HT3_7 (0x80UL << ADC_TR3_HT3_Pos) /*!< 0x00800000 */ + +/******************** Bit definition for ADC_SQR1 register ******************/ +#define ADC_SQR1_L_Pos (0U) +#define ADC_SQR1_L_Msk (0xFUL << ADC_SQR1_L_Pos) /*!< 0x0000000F */ +#define ADC_SQR1_L ADC_SQR1_L_Msk /*!< ADC group regular sequencer scan length */ +#define ADC_SQR1_L_0 (0x1UL << ADC_SQR1_L_Pos) /*!< 0x00000001 */ +#define ADC_SQR1_L_1 (0x2UL << ADC_SQR1_L_Pos) /*!< 0x00000002 */ +#define ADC_SQR1_L_2 (0x4UL << ADC_SQR1_L_Pos) /*!< 0x00000004 */ +#define ADC_SQR1_L_3 (0x8UL << ADC_SQR1_L_Pos) /*!< 0x00000008 */ + +#define ADC_SQR1_SQ1_Pos (6U) +#define ADC_SQR1_SQ1_Msk (0x1FUL << ADC_SQR1_SQ1_Pos) /*!< 0x000007C0 */ +#define ADC_SQR1_SQ1 ADC_SQR1_SQ1_Msk /*!< ADC group regular sequencer rank 1 */ +#define ADC_SQR1_SQ1_0 (0x01UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000040 */ +#define ADC_SQR1_SQ1_1 (0x02UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000080 */ +#define ADC_SQR1_SQ1_2 (0x04UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000100 */ +#define ADC_SQR1_SQ1_3 (0x08UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000200 */ +#define ADC_SQR1_SQ1_4 (0x10UL << ADC_SQR1_SQ1_Pos) /*!< 0x00000400 */ + +#define ADC_SQR1_SQ2_Pos (12U) +#define ADC_SQR1_SQ2_Msk (0x1FUL << ADC_SQR1_SQ2_Pos) /*!< 0x0001F000 */ +#define ADC_SQR1_SQ2 ADC_SQR1_SQ2_Msk /*!< ADC group regular sequencer rank 2 */ +#define ADC_SQR1_SQ2_0 (0x01UL << ADC_SQR1_SQ2_Pos) /*!< 0x00001000 */ +#define ADC_SQR1_SQ2_1 (0x02UL << ADC_SQR1_SQ2_Pos) /*!< 0x00002000 */ +#define ADC_SQR1_SQ2_2 (0x04UL << ADC_SQR1_SQ2_Pos) /*!< 0x00004000 */ +#define ADC_SQR1_SQ2_3 (0x08UL << ADC_SQR1_SQ2_Pos) /*!< 0x00008000 */ +#define ADC_SQR1_SQ2_4 (0x10UL << ADC_SQR1_SQ2_Pos) /*!< 0x00010000 */ + +#define ADC_SQR1_SQ3_Pos (18U) +#define ADC_SQR1_SQ3_Msk (0x1FUL << ADC_SQR1_SQ3_Pos) /*!< 0x007C0000 */ +#define ADC_SQR1_SQ3 ADC_SQR1_SQ3_Msk /*!< ADC group regular sequencer rank 3 */ +#define ADC_SQR1_SQ3_0 (0x01UL << ADC_SQR1_SQ3_Pos) /*!< 0x00040000 */ +#define ADC_SQR1_SQ3_1 (0x02UL << ADC_SQR1_SQ3_Pos) /*!< 0x00080000 */ +#define ADC_SQR1_SQ3_2 (0x04UL << ADC_SQR1_SQ3_Pos) /*!< 0x00100000 */ +#define ADC_SQR1_SQ3_3 (0x08UL << ADC_SQR1_SQ3_Pos) /*!< 0x00200000 */ +#define ADC_SQR1_SQ3_4 (0x10UL << ADC_SQR1_SQ3_Pos) /*!< 0x00400000 */ + +#define ADC_SQR1_SQ4_Pos (24U) +#define ADC_SQR1_SQ4_Msk (0x1FUL << ADC_SQR1_SQ4_Pos) /*!< 0x1F000000 */ +#define ADC_SQR1_SQ4 ADC_SQR1_SQ4_Msk /*!< ADC group regular sequencer rank 4 */ +#define ADC_SQR1_SQ4_0 (0x01UL << ADC_SQR1_SQ4_Pos) /*!< 0x01000000 */ +#define ADC_SQR1_SQ4_1 (0x02UL << ADC_SQR1_SQ4_Pos) /*!< 0x02000000 */ +#define ADC_SQR1_SQ4_2 (0x04UL << ADC_SQR1_SQ4_Pos) /*!< 0x04000000 */ +#define ADC_SQR1_SQ4_3 (0x08UL << ADC_SQR1_SQ4_Pos) /*!< 0x08000000 */ +#define ADC_SQR1_SQ4_4 (0x10UL << ADC_SQR1_SQ4_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR2 register ******************/ +#define ADC_SQR2_SQ5_Pos (0U) +#define ADC_SQR2_SQ5_Msk (0x1FUL << ADC_SQR2_SQ5_Pos) /*!< 0x0000001F */ +#define ADC_SQR2_SQ5 ADC_SQR2_SQ5_Msk /*!< ADC group regular sequencer rank 5 */ +#define ADC_SQR2_SQ5_0 (0x01UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000001 */ +#define ADC_SQR2_SQ5_1 (0x02UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000002 */ +#define ADC_SQR2_SQ5_2 (0x04UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000004 */ +#define ADC_SQR2_SQ5_3 (0x08UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000008 */ +#define ADC_SQR2_SQ5_4 (0x10UL << ADC_SQR2_SQ5_Pos) /*!< 0x00000010 */ + +#define ADC_SQR2_SQ6_Pos (6U) +#define ADC_SQR2_SQ6_Msk (0x1FUL << ADC_SQR2_SQ6_Pos) /*!< 0x000007C0 */ +#define ADC_SQR2_SQ6 ADC_SQR2_SQ6_Msk /*!< ADC group regular sequencer rank 6 */ +#define ADC_SQR2_SQ6_0 (0x01UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000040 */ +#define ADC_SQR2_SQ6_1 (0x02UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000080 */ +#define ADC_SQR2_SQ6_2 (0x04UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000100 */ +#define ADC_SQR2_SQ6_3 (0x08UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000200 */ +#define ADC_SQR2_SQ6_4 (0x10UL << ADC_SQR2_SQ6_Pos) /*!< 0x00000400 */ + +#define ADC_SQR2_SQ7_Pos (12U) +#define ADC_SQR2_SQ7_Msk (0x1FUL << ADC_SQR2_SQ7_Pos) /*!< 0x0001F000 */ +#define ADC_SQR2_SQ7 ADC_SQR2_SQ7_Msk /*!< ADC group regular sequencer rank 7 */ +#define ADC_SQR2_SQ7_0 (0x01UL << ADC_SQR2_SQ7_Pos) /*!< 0x00001000 */ +#define ADC_SQR2_SQ7_1 (0x02UL << ADC_SQR2_SQ7_Pos) /*!< 0x00002000 */ +#define ADC_SQR2_SQ7_2 (0x04UL << ADC_SQR2_SQ7_Pos) /*!< 0x00004000 */ +#define ADC_SQR2_SQ7_3 (0x08UL << ADC_SQR2_SQ7_Pos) /*!< 0x00008000 */ +#define ADC_SQR2_SQ7_4 (0x10UL << ADC_SQR2_SQ7_Pos) /*!< 0x00010000 */ + +#define ADC_SQR2_SQ8_Pos (18U) +#define ADC_SQR2_SQ8_Msk (0x1FUL << ADC_SQR2_SQ8_Pos) /*!< 0x007C0000 */ +#define ADC_SQR2_SQ8 ADC_SQR2_SQ8_Msk /*!< ADC group regular sequencer rank 8 */ +#define ADC_SQR2_SQ8_0 (0x01UL << ADC_SQR2_SQ8_Pos) /*!< 0x00040000 */ +#define ADC_SQR2_SQ8_1 (0x02UL << ADC_SQR2_SQ8_Pos) /*!< 0x00080000 */ +#define ADC_SQR2_SQ8_2 (0x04UL << ADC_SQR2_SQ8_Pos) /*!< 0x00100000 */ +#define ADC_SQR2_SQ8_3 (0x08UL << ADC_SQR2_SQ8_Pos) /*!< 0x00200000 */ +#define ADC_SQR2_SQ8_4 (0x10UL << ADC_SQR2_SQ8_Pos) /*!< 0x00400000 */ + +#define ADC_SQR2_SQ9_Pos (24U) +#define ADC_SQR2_SQ9_Msk (0x1FUL << ADC_SQR2_SQ9_Pos) /*!< 0x1F000000 */ +#define ADC_SQR2_SQ9 ADC_SQR2_SQ9_Msk /*!< ADC group regular sequencer rank 9 */ +#define ADC_SQR2_SQ9_0 (0x01UL << ADC_SQR2_SQ9_Pos) /*!< 0x01000000 */ +#define ADC_SQR2_SQ9_1 (0x02UL << ADC_SQR2_SQ9_Pos) /*!< 0x02000000 */ +#define ADC_SQR2_SQ9_2 (0x04UL << ADC_SQR2_SQ9_Pos) /*!< 0x04000000 */ +#define ADC_SQR2_SQ9_3 (0x08UL << ADC_SQR2_SQ9_Pos) /*!< 0x08000000 */ +#define ADC_SQR2_SQ9_4 (0x10UL << ADC_SQR2_SQ9_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR3 register ******************/ +#define ADC_SQR3_SQ10_Pos (0U) +#define ADC_SQR3_SQ10_Msk (0x1FUL << ADC_SQR3_SQ10_Pos) /*!< 0x0000001F */ +#define ADC_SQR3_SQ10 ADC_SQR3_SQ10_Msk /*!< ADC group regular sequencer rank 10 */ +#define ADC_SQR3_SQ10_0 (0x01UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000001 */ +#define ADC_SQR3_SQ10_1 (0x02UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000002 */ +#define ADC_SQR3_SQ10_2 (0x04UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000004 */ +#define ADC_SQR3_SQ10_3 (0x08UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000008 */ +#define ADC_SQR3_SQ10_4 (0x10UL << ADC_SQR3_SQ10_Pos) /*!< 0x00000010 */ + +#define ADC_SQR3_SQ11_Pos (6U) +#define ADC_SQR3_SQ11_Msk (0x1FUL << ADC_SQR3_SQ11_Pos) /*!< 0x000007C0 */ +#define ADC_SQR3_SQ11 ADC_SQR3_SQ11_Msk /*!< ADC group regular sequencer rank 11 */ +#define ADC_SQR3_SQ11_0 (0x01UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000040 */ +#define ADC_SQR3_SQ11_1 (0x02UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000080 */ +#define ADC_SQR3_SQ11_2 (0x04UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000100 */ +#define ADC_SQR3_SQ11_3 (0x08UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000200 */ +#define ADC_SQR3_SQ11_4 (0x10UL << ADC_SQR3_SQ11_Pos) /*!< 0x00000400 */ + +#define ADC_SQR3_SQ12_Pos (12U) +#define ADC_SQR3_SQ12_Msk (0x1FUL << ADC_SQR3_SQ12_Pos) /*!< 0x0001F000 */ +#define ADC_SQR3_SQ12 ADC_SQR3_SQ12_Msk /*!< ADC group regular sequencer rank 12 */ +#define ADC_SQR3_SQ12_0 (0x01UL << ADC_SQR3_SQ12_Pos) /*!< 0x00001000 */ +#define ADC_SQR3_SQ12_1 (0x02UL << ADC_SQR3_SQ12_Pos) /*!< 0x00002000 */ +#define ADC_SQR3_SQ12_2 (0x04UL << ADC_SQR3_SQ12_Pos) /*!< 0x00004000 */ +#define ADC_SQR3_SQ12_3 (0x08UL << ADC_SQR3_SQ12_Pos) /*!< 0x00008000 */ +#define ADC_SQR3_SQ12_4 (0x10UL << ADC_SQR3_SQ12_Pos) /*!< 0x00010000 */ + +#define ADC_SQR3_SQ13_Pos (18U) +#define ADC_SQR3_SQ13_Msk (0x1FUL << ADC_SQR3_SQ13_Pos) /*!< 0x007C0000 */ +#define ADC_SQR3_SQ13 ADC_SQR3_SQ13_Msk /*!< ADC group regular sequencer rank 13 */ +#define ADC_SQR3_SQ13_0 (0x01UL << ADC_SQR3_SQ13_Pos) /*!< 0x00040000 */ +#define ADC_SQR3_SQ13_1 (0x02UL << ADC_SQR3_SQ13_Pos) /*!< 0x00080000 */ +#define ADC_SQR3_SQ13_2 (0x04UL << ADC_SQR3_SQ13_Pos) /*!< 0x00100000 */ +#define ADC_SQR3_SQ13_3 (0x08UL << ADC_SQR3_SQ13_Pos) /*!< 0x00200000 */ +#define ADC_SQR3_SQ13_4 (0x10UL << ADC_SQR3_SQ13_Pos) /*!< 0x00400000 */ + +#define ADC_SQR3_SQ14_Pos (24U) +#define ADC_SQR3_SQ14_Msk (0x1FUL << ADC_SQR3_SQ14_Pos) /*!< 0x1F000000 */ +#define ADC_SQR3_SQ14 ADC_SQR3_SQ14_Msk /*!< ADC group regular sequencer rank 14 */ +#define ADC_SQR3_SQ14_0 (0x01UL << ADC_SQR3_SQ14_Pos) /*!< 0x01000000 */ +#define ADC_SQR3_SQ14_1 (0x02UL << ADC_SQR3_SQ14_Pos) /*!< 0x02000000 */ +#define ADC_SQR3_SQ14_2 (0x04UL << ADC_SQR3_SQ14_Pos) /*!< 0x04000000 */ +#define ADC_SQR3_SQ14_3 (0x08UL << ADC_SQR3_SQ14_Pos) /*!< 0x08000000 */ +#define ADC_SQR3_SQ14_4 (0x10UL << ADC_SQR3_SQ14_Pos) /*!< 0x10000000 */ + +/******************** Bit definition for ADC_SQR4 register ******************/ +#define ADC_SQR4_SQ15_Pos (0U) +#define ADC_SQR4_SQ15_Msk (0x1FUL << ADC_SQR4_SQ15_Pos) /*!< 0x0000001F */ +#define ADC_SQR4_SQ15 ADC_SQR4_SQ15_Msk /*!< ADC group regular sequencer rank 15 */ +#define ADC_SQR4_SQ15_0 (0x01UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000001 */ +#define ADC_SQR4_SQ15_1 (0x02UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000002 */ +#define ADC_SQR4_SQ15_2 (0x04UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000004 */ +#define ADC_SQR4_SQ15_3 (0x08UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000008 */ +#define ADC_SQR4_SQ15_4 (0x10UL << ADC_SQR4_SQ15_Pos) /*!< 0x00000010 */ + +#define ADC_SQR4_SQ16_Pos (6U) +#define ADC_SQR4_SQ16_Msk (0x1FUL << ADC_SQR4_SQ16_Pos) /*!< 0x000007C0 */ +#define ADC_SQR4_SQ16 ADC_SQR4_SQ16_Msk /*!< ADC group regular sequencer rank 16 */ +#define ADC_SQR4_SQ16_0 (0x01UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000040 */ +#define ADC_SQR4_SQ16_1 (0x02UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000080 */ +#define ADC_SQR4_SQ16_2 (0x04UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000100 */ +#define ADC_SQR4_SQ16_3 (0x08UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000200 */ +#define ADC_SQR4_SQ16_4 (0x10UL << ADC_SQR4_SQ16_Pos) /*!< 0x00000400 */ + +/******************** Bit definition for ADC_DR register ********************/ +#define ADC_DR_RDATA_Pos (0U) +#define ADC_DR_RDATA_Msk (0xFFFFUL << ADC_DR_RDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_DR_RDATA ADC_DR_RDATA_Msk /*!< ADC group regular conversion data */ +#define ADC_DR_RDATA_0 (0x0001UL << ADC_DR_RDATA_Pos) /*!< 0x00000001 */ +#define ADC_DR_RDATA_1 (0x0002UL << ADC_DR_RDATA_Pos) /*!< 0x00000002 */ +#define ADC_DR_RDATA_2 (0x0004UL << ADC_DR_RDATA_Pos) /*!< 0x00000004 */ +#define ADC_DR_RDATA_3 (0x0008UL << ADC_DR_RDATA_Pos) /*!< 0x00000008 */ +#define ADC_DR_RDATA_4 (0x0010UL << ADC_DR_RDATA_Pos) /*!< 0x00000010 */ +#define ADC_DR_RDATA_5 (0x0020UL << ADC_DR_RDATA_Pos) /*!< 0x00000020 */ +#define ADC_DR_RDATA_6 (0x0040UL << ADC_DR_RDATA_Pos) /*!< 0x00000040 */ +#define ADC_DR_RDATA_7 (0x0080UL << ADC_DR_RDATA_Pos) /*!< 0x00000080 */ +#define ADC_DR_RDATA_8 (0x0100UL << ADC_DR_RDATA_Pos) /*!< 0x00000100 */ +#define ADC_DR_RDATA_9 (0x0200UL << ADC_DR_RDATA_Pos) /*!< 0x00000200 */ +#define ADC_DR_RDATA_10 (0x0400UL << ADC_DR_RDATA_Pos) /*!< 0x00000400 */ +#define ADC_DR_RDATA_11 (0x0800UL << ADC_DR_RDATA_Pos) /*!< 0x00000800 */ +#define ADC_DR_RDATA_12 (0x1000UL << ADC_DR_RDATA_Pos) /*!< 0x00001000 */ +#define ADC_DR_RDATA_13 (0x2000UL << ADC_DR_RDATA_Pos) /*!< 0x00002000 */ +#define ADC_DR_RDATA_14 (0x4000UL << ADC_DR_RDATA_Pos) /*!< 0x00004000 */ +#define ADC_DR_RDATA_15 (0x8000UL << ADC_DR_RDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JSQR register ******************/ +#define ADC_JSQR_JL_Pos (0U) +#define ADC_JSQR_JL_Msk (0x3UL << ADC_JSQR_JL_Pos) /*!< 0x00000003 */ +#define ADC_JSQR_JL ADC_JSQR_JL_Msk /*!< ADC group injected sequencer scan length */ +#define ADC_JSQR_JL_0 (0x1UL << ADC_JSQR_JL_Pos) /*!< 0x00000001 */ +#define ADC_JSQR_JL_1 (0x2UL << ADC_JSQR_JL_Pos) /*!< 0x00000002 */ + +#define ADC_JSQR_JEXTSEL_Pos (2U) +#define ADC_JSQR_JEXTSEL_Msk (0xFUL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x0000003C */ +#define ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_Msk /*!< ADC group injected external trigger source */ +#define ADC_JSQR_JEXTSEL_0 (0x1UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000004 */ +#define ADC_JSQR_JEXTSEL_1 (0x2UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000008 */ +#define ADC_JSQR_JEXTSEL_2 (0x4UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000010 */ +#define ADC_JSQR_JEXTSEL_3 (0x8UL << ADC_JSQR_JEXTSEL_Pos) /*!< 0x00000020 */ + +#define ADC_JSQR_JEXTEN_Pos (6U) +#define ADC_JSQR_JEXTEN_Msk (0x3UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x000000C0 */ +#define ADC_JSQR_JEXTEN ADC_JSQR_JEXTEN_Msk /*!< ADC group injected external trigger polarity */ +#define ADC_JSQR_JEXTEN_0 (0x1UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000040 */ +#define ADC_JSQR_JEXTEN_1 (0x2UL << ADC_JSQR_JEXTEN_Pos) /*!< 0x00000080 */ + +#define ADC_JSQR_JSQ1_Pos (8U) +#define ADC_JSQR_JSQ1_Msk (0x1FUL << ADC_JSQR_JSQ1_Pos) /*!< 0x00001F00 */ +#define ADC_JSQR_JSQ1 ADC_JSQR_JSQ1_Msk /*!< ADC group injected sequencer rank 1 */ +#define ADC_JSQR_JSQ1_0 (0x01UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000100 */ +#define ADC_JSQR_JSQ1_1 (0x02UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000200 */ +#define ADC_JSQR_JSQ1_2 (0x04UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000400 */ +#define ADC_JSQR_JSQ1_3 (0x08UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00000800 */ +#define ADC_JSQR_JSQ1_4 (0x10UL << ADC_JSQR_JSQ1_Pos) /*!< 0x00001000 */ + +#define ADC_JSQR_JSQ2_Pos (14U) +#define ADC_JSQR_JSQ2_Msk (0x1FUL << ADC_JSQR_JSQ2_Pos) /*!< 0x0007C000 */ +#define ADC_JSQR_JSQ2 ADC_JSQR_JSQ2_Msk /*!< ADC group injected sequencer rank 2 */ +#define ADC_JSQR_JSQ2_0 (0x01UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00004000 */ +#define ADC_JSQR_JSQ2_1 (0x02UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00008000 */ +#define ADC_JSQR_JSQ2_2 (0x04UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00010000 */ +#define ADC_JSQR_JSQ2_3 (0x08UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00020000 */ +#define ADC_JSQR_JSQ2_4 (0x10UL << ADC_JSQR_JSQ2_Pos) /*!< 0x00040000 */ + +#define ADC_JSQR_JSQ3_Pos (20U) +#define ADC_JSQR_JSQ3_Msk (0x1FUL << ADC_JSQR_JSQ3_Pos) /*!< 0x01F00000 */ +#define ADC_JSQR_JSQ3 ADC_JSQR_JSQ3_Msk /*!< ADC group injected sequencer rank 3 */ +#define ADC_JSQR_JSQ3_0 (0x01UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00100000 */ +#define ADC_JSQR_JSQ3_1 (0x02UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00200000 */ +#define ADC_JSQR_JSQ3_2 (0x04UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00400000 */ +#define ADC_JSQR_JSQ3_3 (0x08UL << ADC_JSQR_JSQ3_Pos) /*!< 0x00800000 */ +#define ADC_JSQR_JSQ3_4 (0x10UL << ADC_JSQR_JSQ3_Pos) /*!< 0x01000000 */ + +#define ADC_JSQR_JSQ4_Pos (26U) +#define ADC_JSQR_JSQ4_Msk (0x1FUL << ADC_JSQR_JSQ4_Pos) /*!< 0x7C000000 */ +#define ADC_JSQR_JSQ4 ADC_JSQR_JSQ4_Msk /*!< ADC group injected sequencer rank 4 */ +#define ADC_JSQR_JSQ4_0 (0x01UL << ADC_JSQR_JSQ4_Pos) /*!< 0x04000000 */ +#define ADC_JSQR_JSQ4_1 (0x02UL << ADC_JSQR_JSQ4_Pos) /*!< 0x08000000 */ +#define ADC_JSQR_JSQ4_2 (0x04UL << ADC_JSQR_JSQ4_Pos) /*!< 0x10000000 */ +#define ADC_JSQR_JSQ4_3 (0x08UL << ADC_JSQR_JSQ4_Pos) /*!< 0x20000000 */ +#define ADC_JSQR_JSQ4_4 (0x10UL << ADC_JSQR_JSQ4_Pos) /*!< 0x40000000 */ + +/******************** Bit definition for ADC_OFR1 register ******************/ +#define ADC_OFR1_OFFSET1_Pos (0U) +#define ADC_OFR1_OFFSET1_Msk (0xFFFUL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000FFF */ +#define ADC_OFR1_OFFSET1 ADC_OFR1_OFFSET1_Msk /*!< ADC offset number 1 offset level */ +#define ADC_OFR1_OFFSET1_0 (0x001UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000001 */ +#define ADC_OFR1_OFFSET1_1 (0x002UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000002 */ +#define ADC_OFR1_OFFSET1_2 (0x004UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000004 */ +#define ADC_OFR1_OFFSET1_3 (0x008UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000008 */ +#define ADC_OFR1_OFFSET1_4 (0x010UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000010 */ +#define ADC_OFR1_OFFSET1_5 (0x020UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000020 */ +#define ADC_OFR1_OFFSET1_6 (0x040UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000040 */ +#define ADC_OFR1_OFFSET1_7 (0x080UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000080 */ +#define ADC_OFR1_OFFSET1_8 (0x100UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000100 */ +#define ADC_OFR1_OFFSET1_9 (0x200UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000200 */ +#define ADC_OFR1_OFFSET1_10 (0x400UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000400 */ +#define ADC_OFR1_OFFSET1_11 (0x800UL << ADC_OFR1_OFFSET1_Pos) /*!< 0x00000800 */ + +#define ADC_OFR1_OFFSET1_CH_Pos (26U) +#define ADC_OFR1_OFFSET1_CH_Msk (0x1FUL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR1_OFFSET1_CH ADC_OFR1_OFFSET1_CH_Msk /*!< ADC offset number 1 channel selection */ +#define ADC_OFR1_OFFSET1_CH_0 (0x01UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR1_OFFSET1_CH_1 (0x02UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR1_OFFSET1_CH_2 (0x04UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR1_OFFSET1_CH_3 (0x08UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR1_OFFSET1_CH_4 (0x10UL << ADC_OFR1_OFFSET1_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR1_OFFSET1_EN_Pos (31U) +#define ADC_OFR1_OFFSET1_EN_Msk (0x1UL << ADC_OFR1_OFFSET1_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR1_OFFSET1_EN ADC_OFR1_OFFSET1_EN_Msk /*!< ADC offset number 1 enable */ + +/******************** Bit definition for ADC_OFR2 register ******************/ +#define ADC_OFR2_OFFSET2_Pos (0U) +#define ADC_OFR2_OFFSET2_Msk (0xFFFUL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000FFF */ +#define ADC_OFR2_OFFSET2 ADC_OFR2_OFFSET2_Msk /*!< ADC offset number 2 offset level */ +#define ADC_OFR2_OFFSET2_0 (0x001UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000001 */ +#define ADC_OFR2_OFFSET2_1 (0x002UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000002 */ +#define ADC_OFR2_OFFSET2_2 (0x004UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000004 */ +#define ADC_OFR2_OFFSET2_3 (0x008UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000008 */ +#define ADC_OFR2_OFFSET2_4 (0x010UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000010 */ +#define ADC_OFR2_OFFSET2_5 (0x020UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000020 */ +#define ADC_OFR2_OFFSET2_6 (0x040UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000040 */ +#define ADC_OFR2_OFFSET2_7 (0x080UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000080 */ +#define ADC_OFR2_OFFSET2_8 (0x100UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000100 */ +#define ADC_OFR2_OFFSET2_9 (0x200UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000200 */ +#define ADC_OFR2_OFFSET2_10 (0x400UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000400 */ +#define ADC_OFR2_OFFSET2_11 (0x800UL << ADC_OFR2_OFFSET2_Pos) /*!< 0x00000800 */ + +#define ADC_OFR2_OFFSET2_CH_Pos (26U) +#define ADC_OFR2_OFFSET2_CH_Msk (0x1FUL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR2_OFFSET2_CH ADC_OFR2_OFFSET2_CH_Msk /*!< ADC offset number 2 channel selection */ +#define ADC_OFR2_OFFSET2_CH_0 (0x01UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR2_OFFSET2_CH_1 (0x02UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR2_OFFSET2_CH_2 (0x04UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR2_OFFSET2_CH_3 (0x08UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR2_OFFSET2_CH_4 (0x10UL << ADC_OFR2_OFFSET2_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR2_OFFSET2_EN_Pos (31U) +#define ADC_OFR2_OFFSET2_EN_Msk (0x1UL << ADC_OFR2_OFFSET2_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR2_OFFSET2_EN ADC_OFR2_OFFSET2_EN_Msk /*!< ADC offset number 2 enable */ + +/******************** Bit definition for ADC_OFR3 register ******************/ +#define ADC_OFR3_OFFSET3_Pos (0U) +#define ADC_OFR3_OFFSET3_Msk (0xFFFUL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000FFF */ +#define ADC_OFR3_OFFSET3 ADC_OFR3_OFFSET3_Msk /*!< ADC offset number 3 offset level */ +#define ADC_OFR3_OFFSET3_0 (0x001UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000001 */ +#define ADC_OFR3_OFFSET3_1 (0x002UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000002 */ +#define ADC_OFR3_OFFSET3_2 (0x004UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000004 */ +#define ADC_OFR3_OFFSET3_3 (0x008UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000008 */ +#define ADC_OFR3_OFFSET3_4 (0x010UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000010 */ +#define ADC_OFR3_OFFSET3_5 (0x020UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000020 */ +#define ADC_OFR3_OFFSET3_6 (0x040UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000040 */ +#define ADC_OFR3_OFFSET3_7 (0x080UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000080 */ +#define ADC_OFR3_OFFSET3_8 (0x100UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000100 */ +#define ADC_OFR3_OFFSET3_9 (0x200UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000200 */ +#define ADC_OFR3_OFFSET3_10 (0x400UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000400 */ +#define ADC_OFR3_OFFSET3_11 (0x800UL << ADC_OFR3_OFFSET3_Pos) /*!< 0x00000800 */ + +#define ADC_OFR3_OFFSET3_CH_Pos (26U) +#define ADC_OFR3_OFFSET3_CH_Msk (0x1FUL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR3_OFFSET3_CH ADC_OFR3_OFFSET3_CH_Msk /*!< ADC offset number 3 channel selection */ +#define ADC_OFR3_OFFSET3_CH_0 (0x01UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR3_OFFSET3_CH_1 (0x02UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR3_OFFSET3_CH_2 (0x04UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR3_OFFSET3_CH_3 (0x08UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR3_OFFSET3_CH_4 (0x10UL << ADC_OFR3_OFFSET3_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR3_OFFSET3_EN_Pos (31U) +#define ADC_OFR3_OFFSET3_EN_Msk (0x1UL << ADC_OFR3_OFFSET3_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR3_OFFSET3_EN ADC_OFR3_OFFSET3_EN_Msk /*!< ADC offset number 3 enable */ + +/******************** Bit definition for ADC_OFR4 register ******************/ +#define ADC_OFR4_OFFSET4_Pos (0U) +#define ADC_OFR4_OFFSET4_Msk (0xFFFUL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000FFF */ +#define ADC_OFR4_OFFSET4 ADC_OFR4_OFFSET4_Msk /*!< ADC offset number 4 offset level */ +#define ADC_OFR4_OFFSET4_0 (0x001UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000001 */ +#define ADC_OFR4_OFFSET4_1 (0x002UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000002 */ +#define ADC_OFR4_OFFSET4_2 (0x004UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000004 */ +#define ADC_OFR4_OFFSET4_3 (0x008UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000008 */ +#define ADC_OFR4_OFFSET4_4 (0x010UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000010 */ +#define ADC_OFR4_OFFSET4_5 (0x020UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000020 */ +#define ADC_OFR4_OFFSET4_6 (0x040UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000040 */ +#define ADC_OFR4_OFFSET4_7 (0x080UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000080 */ +#define ADC_OFR4_OFFSET4_8 (0x100UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000100 */ +#define ADC_OFR4_OFFSET4_9 (0x200UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000200 */ +#define ADC_OFR4_OFFSET4_10 (0x400UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000400 */ +#define ADC_OFR4_OFFSET4_11 (0x800UL << ADC_OFR4_OFFSET4_Pos) /*!< 0x00000800 */ + +#define ADC_OFR4_OFFSET4_CH_Pos (26U) +#define ADC_OFR4_OFFSET4_CH_Msk (0x1FUL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x7C000000 */ +#define ADC_OFR4_OFFSET4_CH ADC_OFR4_OFFSET4_CH_Msk /*!< ADC offset number 4 channel selection */ +#define ADC_OFR4_OFFSET4_CH_0 (0x01UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x04000000 */ +#define ADC_OFR4_OFFSET4_CH_1 (0x02UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x08000000 */ +#define ADC_OFR4_OFFSET4_CH_2 (0x04UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x10000000 */ +#define ADC_OFR4_OFFSET4_CH_3 (0x08UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x20000000 */ +#define ADC_OFR4_OFFSET4_CH_4 (0x10UL << ADC_OFR4_OFFSET4_CH_Pos) /*!< 0x40000000 */ + +#define ADC_OFR4_OFFSET4_EN_Pos (31U) +#define ADC_OFR4_OFFSET4_EN_Msk (0x1UL << ADC_OFR4_OFFSET4_EN_Pos) /*!< 0x80000000 */ +#define ADC_OFR4_OFFSET4_EN ADC_OFR4_OFFSET4_EN_Msk /*!< ADC offset number 4 enable */ + +/******************** Bit definition for ADC_JDR1 register ******************/ +#define ADC_JDR1_JDATA_Pos (0U) +#define ADC_JDR1_JDATA_Msk (0xFFFFUL << ADC_JDR1_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR1_JDATA ADC_JDR1_JDATA_Msk /*!< ADC group injected sequencer rank 1 conversion data */ +#define ADC_JDR1_JDATA_0 (0x0001UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR1_JDATA_1 (0x0002UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR1_JDATA_2 (0x0004UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR1_JDATA_3 (0x0008UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR1_JDATA_4 (0x0010UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR1_JDATA_5 (0x0020UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR1_JDATA_6 (0x0040UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR1_JDATA_7 (0x0080UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR1_JDATA_8 (0x0100UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR1_JDATA_9 (0x0200UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR1_JDATA_10 (0x0400UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR1_JDATA_11 (0x0800UL << ADC_JDR1_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR1_JDATA_12 (0x1000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR1_JDATA_13 (0x2000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR1_JDATA_14 (0x4000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR1_JDATA_15 (0x8000UL << ADC_JDR1_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR2 register ******************/ +#define ADC_JDR2_JDATA_Pos (0U) +#define ADC_JDR2_JDATA_Msk (0xFFFFUL << ADC_JDR2_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR2_JDATA ADC_JDR2_JDATA_Msk /*!< ADC group injected sequencer rank 2 conversion data */ +#define ADC_JDR2_JDATA_0 (0x0001UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR2_JDATA_1 (0x0002UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR2_JDATA_2 (0x0004UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR2_JDATA_3 (0x0008UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR2_JDATA_4 (0x0010UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR2_JDATA_5 (0x0020UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR2_JDATA_6 (0x0040UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR2_JDATA_7 (0x0080UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR2_JDATA_8 (0x0100UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR2_JDATA_9 (0x0200UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR2_JDATA_10 (0x0400UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR2_JDATA_11 (0x0800UL << ADC_JDR2_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR2_JDATA_12 (0x1000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR2_JDATA_13 (0x2000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR2_JDATA_14 (0x4000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR2_JDATA_15 (0x8000UL << ADC_JDR2_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR3 register ******************/ +#define ADC_JDR3_JDATA_Pos (0U) +#define ADC_JDR3_JDATA_Msk (0xFFFFUL << ADC_JDR3_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR3_JDATA ADC_JDR3_JDATA_Msk /*!< ADC group injected sequencer rank 3 conversion data */ +#define ADC_JDR3_JDATA_0 (0x0001UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR3_JDATA_1 (0x0002UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR3_JDATA_2 (0x0004UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR3_JDATA_3 (0x0008UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR3_JDATA_4 (0x0010UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR3_JDATA_5 (0x0020UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR3_JDATA_6 (0x0040UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR3_JDATA_7 (0x0080UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR3_JDATA_8 (0x0100UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR3_JDATA_9 (0x0200UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR3_JDATA_10 (0x0400UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR3_JDATA_11 (0x0800UL << ADC_JDR3_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR3_JDATA_12 (0x1000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR3_JDATA_13 (0x2000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR3_JDATA_14 (0x4000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR3_JDATA_15 (0x8000UL << ADC_JDR3_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_JDR4 register ******************/ +#define ADC_JDR4_JDATA_Pos (0U) +#define ADC_JDR4_JDATA_Msk (0xFFFFUL << ADC_JDR4_JDATA_Pos) /*!< 0x0000FFFF */ +#define ADC_JDR4_JDATA ADC_JDR4_JDATA_Msk /*!< ADC group injected sequencer rank 4 conversion data */ +#define ADC_JDR4_JDATA_0 (0x0001UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000001 */ +#define ADC_JDR4_JDATA_1 (0x0002UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000002 */ +#define ADC_JDR4_JDATA_2 (0x0004UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000004 */ +#define ADC_JDR4_JDATA_3 (0x0008UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000008 */ +#define ADC_JDR4_JDATA_4 (0x0010UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000010 */ +#define ADC_JDR4_JDATA_5 (0x0020UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000020 */ +#define ADC_JDR4_JDATA_6 (0x0040UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000040 */ +#define ADC_JDR4_JDATA_7 (0x0080UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000080 */ +#define ADC_JDR4_JDATA_8 (0x0100UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000100 */ +#define ADC_JDR4_JDATA_9 (0x0200UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000200 */ +#define ADC_JDR4_JDATA_10 (0x0400UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000400 */ +#define ADC_JDR4_JDATA_11 (0x0800UL << ADC_JDR4_JDATA_Pos) /*!< 0x00000800 */ +#define ADC_JDR4_JDATA_12 (0x1000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00001000 */ +#define ADC_JDR4_JDATA_13 (0x2000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00002000 */ +#define ADC_JDR4_JDATA_14 (0x4000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00004000 */ +#define ADC_JDR4_JDATA_15 (0x8000UL << ADC_JDR4_JDATA_Pos) /*!< 0x00008000 */ + +/******************** Bit definition for ADC_AWD2CR register ****************/ +#define ADC_AWD2CR_AWD2CH_Pos (0U) +#define ADC_AWD2CR_AWD2CH_Msk (0x7FFFFUL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD2CR_AWD2CH ADC_AWD2CR_AWD2CH_Msk /*!< ADC analog watchdog 2 monitored channel selection */ +#define ADC_AWD2CR_AWD2CH_0 (0x00001UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD2CR_AWD2CH_1 (0x00002UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD2CR_AWD2CH_2 (0x00004UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD2CR_AWD2CH_3 (0x00008UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD2CR_AWD2CH_4 (0x00010UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD2CR_AWD2CH_5 (0x00020UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD2CR_AWD2CH_6 (0x00040UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD2CR_AWD2CH_7 (0x00080UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD2CR_AWD2CH_8 (0x00100UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD2CR_AWD2CH_9 (0x00200UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD2CR_AWD2CH_10 (0x00400UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD2CR_AWD2CH_11 (0x00800UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD2CR_AWD2CH_12 (0x01000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD2CR_AWD2CH_13 (0x02000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD2CR_AWD2CH_14 (0x04000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD2CR_AWD2CH_15 (0x08000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD2CR_AWD2CH_16 (0x10000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD2CR_AWD2CH_17 (0x20000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD2CR_AWD2CH_18 (0x40000UL << ADC_AWD2CR_AWD2CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_AWD3CR register ****************/ +#define ADC_AWD3CR_AWD3CH_Pos (0U) +#define ADC_AWD3CR_AWD3CH_Msk (0x7FFFFUL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x0007FFFF */ +#define ADC_AWD3CR_AWD3CH ADC_AWD3CR_AWD3CH_Msk /*!< ADC analog watchdog 3 monitored channel selection */ +#define ADC_AWD3CR_AWD3CH_0 (0x00001UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000001 */ +#define ADC_AWD3CR_AWD3CH_1 (0x00002UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000002 */ +#define ADC_AWD3CR_AWD3CH_2 (0x00004UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000004 */ +#define ADC_AWD3CR_AWD3CH_3 (0x00008UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000008 */ +#define ADC_AWD3CR_AWD3CH_4 (0x00010UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000010 */ +#define ADC_AWD3CR_AWD3CH_5 (0x00020UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000020 */ +#define ADC_AWD3CR_AWD3CH_6 (0x00040UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000040 */ +#define ADC_AWD3CR_AWD3CH_7 (0x00080UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000080 */ +#define ADC_AWD3CR_AWD3CH_8 (0x00100UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000100 */ +#define ADC_AWD3CR_AWD3CH_9 (0x00200UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000200 */ +#define ADC_AWD3CR_AWD3CH_10 (0x00400UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000400 */ +#define ADC_AWD3CR_AWD3CH_11 (0x00800UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00000800 */ +#define ADC_AWD3CR_AWD3CH_12 (0x01000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00001000 */ +#define ADC_AWD3CR_AWD3CH_13 (0x02000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00002000 */ +#define ADC_AWD3CR_AWD3CH_14 (0x04000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00004000 */ +#define ADC_AWD3CR_AWD3CH_15 (0x08000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00008000 */ +#define ADC_AWD3CR_AWD3CH_16 (0x10000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00010000 */ +#define ADC_AWD3CR_AWD3CH_17 (0x20000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00020000 */ +#define ADC_AWD3CR_AWD3CH_18 (0x40000UL << ADC_AWD3CR_AWD3CH_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_DIFSEL register ****************/ +#define ADC_DIFSEL_DIFSEL_Pos (0U) +#define ADC_DIFSEL_DIFSEL_Msk (0x7FFFFUL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x0007FFFF */ +#define ADC_DIFSEL_DIFSEL ADC_DIFSEL_DIFSEL_Msk /*!< ADC channel differential or single-ended mode */ +#define ADC_DIFSEL_DIFSEL_0 (0x00001UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000001 */ +#define ADC_DIFSEL_DIFSEL_1 (0x00002UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000002 */ +#define ADC_DIFSEL_DIFSEL_2 (0x00004UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000004 */ +#define ADC_DIFSEL_DIFSEL_3 (0x00008UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000008 */ +#define ADC_DIFSEL_DIFSEL_4 (0x00010UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000010 */ +#define ADC_DIFSEL_DIFSEL_5 (0x00020UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000020 */ +#define ADC_DIFSEL_DIFSEL_6 (0x00040UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000040 */ +#define ADC_DIFSEL_DIFSEL_7 (0x00080UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000080 */ +#define ADC_DIFSEL_DIFSEL_8 (0x00100UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000100 */ +#define ADC_DIFSEL_DIFSEL_9 (0x00200UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000200 */ +#define ADC_DIFSEL_DIFSEL_10 (0x00400UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000400 */ +#define ADC_DIFSEL_DIFSEL_11 (0x00800UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00000800 */ +#define ADC_DIFSEL_DIFSEL_12 (0x01000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00001000 */ +#define ADC_DIFSEL_DIFSEL_13 (0x02000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00002000 */ +#define ADC_DIFSEL_DIFSEL_14 (0x04000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00004000 */ +#define ADC_DIFSEL_DIFSEL_15 (0x08000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00008000 */ +#define ADC_DIFSEL_DIFSEL_16 (0x10000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00010000 */ +#define ADC_DIFSEL_DIFSEL_17 (0x20000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00020000 */ +#define ADC_DIFSEL_DIFSEL_18 (0x40000UL << ADC_DIFSEL_DIFSEL_Pos) /*!< 0x00040000 */ + +/******************** Bit definition for ADC_CALFACT register ***************/ +#define ADC_CALFACT_CALFACT_S_Pos (0U) +#define ADC_CALFACT_CALFACT_S_Msk (0x7FUL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x0000007F */ +#define ADC_CALFACT_CALFACT_S ADC_CALFACT_CALFACT_S_Msk /*!< ADC calibration factor in single-ended mode */ +#define ADC_CALFACT_CALFACT_S_0 (0x01UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000001 */ +#define ADC_CALFACT_CALFACT_S_1 (0x02UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000002 */ +#define ADC_CALFACT_CALFACT_S_2 (0x04UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000004 */ +#define ADC_CALFACT_CALFACT_S_3 (0x08UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000008 */ +#define ADC_CALFACT_CALFACT_S_4 (0x10UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000010 */ +#define ADC_CALFACT_CALFACT_S_5 (0x20UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000020 */ +#define ADC_CALFACT_CALFACT_S_6 (0x40UL << ADC_CALFACT_CALFACT_S_Pos) /*!< 0x00000040 */ + +#define ADC_CALFACT_CALFACT_D_Pos (16U) +#define ADC_CALFACT_CALFACT_D_Msk (0x7FUL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x007F0000 */ +#define ADC_CALFACT_CALFACT_D ADC_CALFACT_CALFACT_D_Msk /*!< ADC calibration factor in differential mode */ +#define ADC_CALFACT_CALFACT_D_0 (0x01UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00010000 */ +#define ADC_CALFACT_CALFACT_D_1 (0x02UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00020000 */ +#define ADC_CALFACT_CALFACT_D_2 (0x04UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00040000 */ +#define ADC_CALFACT_CALFACT_D_3 (0x08UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00080000 */ +#define ADC_CALFACT_CALFACT_D_4 (0x10UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00100000 */ +#define ADC_CALFACT_CALFACT_D_5 (0x20UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00200000 */ +#define ADC_CALFACT_CALFACT_D_6 (0x40UL << ADC_CALFACT_CALFACT_D_Pos) /*!< 0x00400000 */ + +/************************* ADC Common registers *****************************/ +/******************** Bit definition for ADC_CCR register *******************/ +#define ADC_CCR_DUAL_Pos (0U) +#define ADC_CCR_DUAL_Msk (0x1FUL << ADC_CCR_DUAL_Pos) /*!< 0x0000001F */ +#define ADC_CCR_DUAL ADC_CCR_DUAL_Msk /*!< ADC multimode mode selection */ +#define ADC_CCR_DUAL_0 (0x01UL << ADC_CCR_DUAL_Pos) /*!< 0x00000001 */ +#define ADC_CCR_DUAL_1 (0x02UL << ADC_CCR_DUAL_Pos) /*!< 0x00000002 */ +#define ADC_CCR_DUAL_2 (0x04UL << ADC_CCR_DUAL_Pos) /*!< 0x00000004 */ +#define ADC_CCR_DUAL_3 (0x08UL << ADC_CCR_DUAL_Pos) /*!< 0x00000008 */ +#define ADC_CCR_DUAL_4 (0x10UL << ADC_CCR_DUAL_Pos) /*!< 0x00000010 */ + +#define ADC_CCR_DELAY_Pos (8U) +#define ADC_CCR_DELAY_Msk (0xFUL << ADC_CCR_DELAY_Pos) /*!< 0x00000F00 */ +#define ADC_CCR_DELAY ADC_CCR_DELAY_Msk /*!< ADC multimode delay between 2 sampling phases */ +#define ADC_CCR_DELAY_0 (0x1UL << ADC_CCR_DELAY_Pos) /*!< 0x00000100 */ +#define ADC_CCR_DELAY_1 (0x2UL << ADC_CCR_DELAY_Pos) /*!< 0x00000200 */ +#define ADC_CCR_DELAY_2 (0x4UL << ADC_CCR_DELAY_Pos) /*!< 0x00000400 */ +#define ADC_CCR_DELAY_3 (0x8UL << ADC_CCR_DELAY_Pos) /*!< 0x00000800 */ + +#define ADC_CCR_DMACFG_Pos (13U) +#define ADC_CCR_DMACFG_Msk (0x1UL << ADC_CCR_DMACFG_Pos) /*!< 0x00002000 */ +#define ADC_CCR_DMACFG ADC_CCR_DMACFG_Msk /*!< ADC multimode DMA transfer configuration */ + +#define ADC_CCR_MDMA_Pos (14U) +#define ADC_CCR_MDMA_Msk (0x3UL << ADC_CCR_MDMA_Pos) /*!< 0x0000C000 */ +#define ADC_CCR_MDMA ADC_CCR_MDMA_Msk /*!< ADC multimode DMA transfer enable */ +#define ADC_CCR_MDMA_0 (0x1UL << ADC_CCR_MDMA_Pos) /*!< 0x00004000 */ +#define ADC_CCR_MDMA_1 (0x2UL << ADC_CCR_MDMA_Pos) /*!< 0x00008000 */ + +#define ADC_CCR_CKMODE_Pos (16U) +#define ADC_CCR_CKMODE_Msk (0x3UL << ADC_CCR_CKMODE_Pos) /*!< 0x00030000 */ +#define ADC_CCR_CKMODE ADC_CCR_CKMODE_Msk /*!< ADC common clock source and prescaler (prescaler only for clock source synchronous) */ +#define ADC_CCR_CKMODE_0 (0x1UL << ADC_CCR_CKMODE_Pos) /*!< 0x00010000 */ +#define ADC_CCR_CKMODE_1 (0x2UL << ADC_CCR_CKMODE_Pos) /*!< 0x00020000 */ + +#define ADC_CCR_PRESC_Pos (18U) +#define ADC_CCR_PRESC_Msk (0xFUL << ADC_CCR_PRESC_Pos) /*!< 0x003A0000 */ +#define ADC_CCR_PRESC ADC_CCR_PRESC_Msk /*!< ADC common clock prescaler, only for clock source asynchronous */ +#define ADC_CCR_PRESC_0 (0x1UL << ADC_CCR_PRESC_Pos) /*!< 0x00000100 */ +#define ADC_CCR_PRESC_1 (0x2UL << ADC_CCR_PRESC_Pos) /*!< 0x00000200 */ +#define ADC_CCR_PRESC_2 (0x4UL << ADC_CCR_PRESC_Pos) /*!< 0x00000400 */ +#define ADC_CCR_PRESC_3 (0x8UL << ADC_CCR_PRESC_Pos) /*!< 0x00000800 */ + +#define ADC_CCR_VREFEN_Pos (22U) +#define ADC_CCR_VREFEN_Msk (0x1UL << ADC_CCR_VREFEN_Pos) /*!< 0x00400000 */ +#define ADC_CCR_VREFEN ADC_CCR_VREFEN_Msk /*!< ADC internal path to VrefInt enable */ +#define ADC_CCR_TSEN_Pos (23U) +#define ADC_CCR_TSEN_Msk (0x1UL << ADC_CCR_TSEN_Pos) /*!< 0x00800000 */ +#define ADC_CCR_TSEN ADC_CCR_TSEN_Msk /*!< ADC internal path to temperature sensor enable */ +#define ADC_CCR_VBATEN_Pos (24U) +#define ADC_CCR_VBATEN_Msk (0x1UL << ADC_CCR_VBATEN_Pos) /*!< 0x01000000 */ +#define ADC_CCR_VBATEN ADC_CCR_VBATEN_Msk /*!< ADC internal path to battery voltage enable */ + +/* Legacy defines */ +#define ADC_CCR_MULTI (ADC_CCR_DUAL) +#define ADC_CCR_MULTI_0 (ADC_CCR_DUAL_0) +#define ADC_CCR_MULTI_1 (ADC_CCR_DUAL_1) +#define ADC_CCR_MULTI_2 (ADC_CCR_DUAL_2) +#define ADC_CCR_MULTI_3 (ADC_CCR_DUAL_3) +#define ADC_CCR_MULTI_4 (ADC_CCR_DUAL_4) + +/******************************************************************************/ +/* */ +/* Analog Comparators (COMP) */ +/* */ +/******************************************************************************/ +/********************** Bit definition for COMP_CSR register ***************/ +#define COMP_CSR_EN_Pos (0U) +#define COMP_CSR_EN_Msk (0x1UL << COMP_CSR_EN_Pos) /*!< 0x00000001 */ +#define COMP_CSR_EN COMP_CSR_EN_Msk /*!< Comparator enable */ +#define COMP_CSR_PWRMODE_Pos (2U) +#define COMP_CSR_PWRMODE_Msk (0x3UL << COMP_CSR_PWRMODE_Pos) /*!< 0x0000000C */ +#define COMP_CSR_PWRMODE COMP_CSR_PWRMODE_Msk /*!< Comparator power mode */ +#define COMP_CSR_PWRMODE_0 (0x1UL << COMP_CSR_PWRMODE_Pos) /*!< 0x00000004 */ +#define COMP_CSR_PWRMODE_1 (0x2UL << COMP_CSR_PWRMODE_Pos) /*!< 0x00000008 */ +#define COMP_CSR_INMSEL_Pos (4U) +#define COMP_CSR_INMSEL_Msk (0x7UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000070 */ +#define COMP_CSR_INMSEL COMP_CSR_INMSEL_Msk /*!< Comparator input minus selection */ +#define COMP_CSR_INMSEL_0 (0x1UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000010 */ +#define COMP_CSR_INMSEL_1 (0x2UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000020 */ +#define COMP_CSR_INMSEL_2 (0x4UL << COMP_CSR_INMSEL_Pos) /*!< 0x00000040 */ +#define COMP_CSR_INPSEL_Pos (7U) +#define COMP_CSR_INPSEL_Msk (0x3UL << COMP_CSR_INPSEL_Pos) /*!< 0x00000180 */ +#define COMP_CSR_INPSEL COMP_CSR_INPSEL_Msk /*!< Comparator input plus selection */ +#define COMP_CSR_INPSEL_0 (0x1UL << COMP_CSR_INPSEL_Pos) /*!< 0x00000080 */ +#define COMP_CSR_INPSEL_1 (0x2UL << COMP_CSR_INPSEL_Pos) /*!< 0x00000100 */ +#define COMP_CSR_WINMODE_Pos (9U) +#define COMP_CSR_WINMODE_Msk (0x1UL << COMP_CSR_WINMODE_Pos) /*!< 0x00000200 */ +#define COMP_CSR_WINMODE COMP_CSR_WINMODE_Msk /*!< Pair of comparators window mode. Bit intended to be used with COMP common instance (COMP_Common_TypeDef) */ +#define COMP_CSR_POLARITY_Pos (15U) +#define COMP_CSR_POLARITY_Msk (0x1UL << COMP_CSR_POLARITY_Pos) /*!< 0x00008000 */ +#define COMP_CSR_POLARITY COMP_CSR_POLARITY_Msk /*!< Comparator output polarity */ +#define COMP_CSR_HYST_Pos (16U) +#define COMP_CSR_HYST_Msk (0x3UL << COMP_CSR_HYST_Pos) /*!< 0x00030000 */ +#define COMP_CSR_HYST COMP_CSR_HYST_Msk /*!< Comparator hysteresis */ +#define COMP_CSR_HYST_0 (0x1UL << COMP_CSR_HYST_Pos) /*!< 0x00010000 */ +#define COMP_CSR_HYST_1 (0x2UL << COMP_CSR_HYST_Pos) /*!< 0x00020000 */ +#define COMP_CSR_BLANKING_Pos (18U) +#define COMP_CSR_BLANKING_Msk (0x7UL << COMP_CSR_BLANKING_Pos) /*!< 0x001C0000 */ +#define COMP_CSR_BLANKING COMP_CSR_BLANKING_Msk /*!< Comparator blanking source */ +#define COMP_CSR_BLANKING_0 (0x1UL << COMP_CSR_BLANKING_Pos) /*!< 0x00040000 */ +#define COMP_CSR_BLANKING_1 (0x2UL << COMP_CSR_BLANKING_Pos) /*!< 0x00080000 */ +#define COMP_CSR_BLANKING_2 (0x4UL << COMP_CSR_BLANKING_Pos) /*!< 0x00100000 */ +#define COMP_CSR_BRGEN_Pos (22U) +#define COMP_CSR_BRGEN_Msk (0x1UL << COMP_CSR_BRGEN_Pos) /*!< 0x00400000 */ +#define COMP_CSR_BRGEN COMP_CSR_BRGEN_Msk /*!< Comparator voltage scaler enable */ +#define COMP_CSR_SCALEN_Pos (23U) +#define COMP_CSR_SCALEN_Msk (0x1UL << COMP_CSR_SCALEN_Pos) /*!< 0x00800000 */ +#define COMP_CSR_SCALEN COMP_CSR_SCALEN_Msk /*!< Comparator scaler bridge enable */ +#define COMP_CSR_INMESEL_Pos (25U) +#define COMP_CSR_INMESEL_Msk (0x3UL << COMP_CSR_INMESEL_Pos) /*!< 0x06000000 */ +#define COMP_CSR_INMESEL COMP_CSR_INMESEL_Msk /*!< Comparator input minus extended selection */ +#define COMP_CSR_INMESEL_0 (0x1UL << COMP_CSR_INMESEL_Pos) /*!< 0x02000000 */ +#define COMP_CSR_INMESEL_1 (0x2UL << COMP_CSR_INMESEL_Pos) /*!< 0x04000000 */ +#define COMP_CSR_VALUE_Pos (30U) +#define COMP_CSR_VALUE_Msk (0x1UL << COMP_CSR_VALUE_Pos) /*!< 0x40000000 */ +#define COMP_CSR_VALUE COMP_CSR_VALUE_Msk /*!< Comparator output level */ +#define COMP_CSR_LOCK_Pos (31U) +#define COMP_CSR_LOCK_Msk (0x1UL << COMP_CSR_LOCK_Pos) /*!< 0x80000000 */ +#define COMP_CSR_LOCK COMP_CSR_LOCK_Msk /*!< Comparator lock */ + +/******************************************************************************/ +/* */ +/* CRC calculation unit */ +/* */ +/******************************************************************************/ +/******************* Bit definition for CRC_DR register *********************/ +#define CRC_DR_DR_Pos (0U) +#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos) /*!< 0xFFFFFFFF */ +#define CRC_DR_DR CRC_DR_DR_Msk /*!< Data register bits */ + +/******************* Bit definition for CRC_IDR register ********************/ +#define CRC_IDR_IDR_Pos (0U) +#define CRC_IDR_IDR_Msk (0xFFFFFFFFUL << CRC_IDR_IDR_Pos) /*!< 0x000000FF */ +#define CRC_IDR_IDR CRC_IDR_IDR_Msk /*!< General-purpose 8-bits data register bits */ + +/******************** Bit definition for CRC_CR register ********************/ +#define CRC_CR_RESET_Pos (0U) +#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos) /*!< 0x00000001 */ +#define CRC_CR_RESET CRC_CR_RESET_Msk /*!< RESET the CRC computation unit bit */ +#define CRC_CR_POLYSIZE_Pos (3U) +#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos) /*!< 0x00000018 */ +#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk /*!< Polynomial size bits */ +#define CRC_CR_POLYSIZE_0 (0x1U << CRC_CR_POLYSIZE_Pos) /*!< 0x00000008 */ +#define CRC_CR_POLYSIZE_1 (0x2U << CRC_CR_POLYSIZE_Pos) /*!< 0x00000010 */ +#define CRC_CR_REV_IN_Pos (5U) +#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos) /*!< 0x00000060 */ +#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk /*!< REV_IN Reverse Input Data bits */ +#define CRC_CR_REV_IN_0 (0x1U << CRC_CR_REV_IN_Pos) /*!< 0x00000020 */ +#define CRC_CR_REV_IN_1 (0x2U << CRC_CR_REV_IN_Pos) /*!< 0x00000040 */ +#define CRC_CR_REV_OUT_Pos (7U) +#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos) /*!< 0x00000080 */ +#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk /*!< REV_OUT Reverse Output Data bits */ + +/******************* Bit definition for CRC_INIT register *******************/ +#define CRC_INIT_INIT_Pos (0U) +#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos) /*!< 0xFFFFFFFF */ +#define CRC_INIT_INIT CRC_INIT_INIT_Msk /*!< Initial CRC value bits */ + +/******************* Bit definition for CRC_POL register ********************/ +#define CRC_POL_POL_Pos (0U) +#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos) /*!< 0xFFFFFFFF */ +#define CRC_POL_POL CRC_POL_POL_Msk /*!< Coefficients of the polynomial */ + +/******************************************************************************/ +/* */ +/* Advanced Encryption Standard (AES) */ +/* */ +/******************************************************************************/ +/******************* Bit definition for AES_CR register *********************/ +#define AES_CR_EN_Pos (0U) +#define AES_CR_EN_Msk (0x1UL << AES_CR_EN_Pos) /*!< 0x00000001 */ +#define AES_CR_EN AES_CR_EN_Msk /*!< AES Enable */ +#define AES_CR_DATATYPE_Pos (1U) +#define AES_CR_DATATYPE_Msk (0x3UL << AES_CR_DATATYPE_Pos) /*!< 0x00000006 */ +#define AES_CR_DATATYPE AES_CR_DATATYPE_Msk /*!< Data type selection */ +#define AES_CR_DATATYPE_0 (0x1U << AES_CR_DATATYPE_Pos) /*!< 0x00000002 */ +#define AES_CR_DATATYPE_1 (0x2U << AES_CR_DATATYPE_Pos) /*!< 0x00000004 */ + +#define AES_CR_MODE_Pos (3U) +#define AES_CR_MODE_Msk (0x3UL << AES_CR_MODE_Pos) /*!< 0x00000018 */ +#define AES_CR_MODE AES_CR_MODE_Msk /*!< AES Mode Of Operation */ +#define AES_CR_MODE_0 (0x1U << AES_CR_MODE_Pos) /*!< 0x00000008 */ +#define AES_CR_MODE_1 (0x2U << AES_CR_MODE_Pos) /*!< 0x00000010 */ + +#define AES_CR_CHMOD_Pos (5U) +#define AES_CR_CHMOD_Msk (0x803UL << AES_CR_CHMOD_Pos) /*!< 0x00010060 */ +#define AES_CR_CHMOD AES_CR_CHMOD_Msk /*!< AES Chaining Mode */ +#define AES_CR_CHMOD_0 (0x001U << AES_CR_CHMOD_Pos) /*!< 0x00000020 */ +#define AES_CR_CHMOD_1 (0x002U << AES_CR_CHMOD_Pos) /*!< 0x00000040 */ +#define AES_CR_CHMOD_2 (0x800U << AES_CR_CHMOD_Pos) /*!< 0x00010000 */ + +#define AES_CR_CCFC_Pos (7U) +#define AES_CR_CCFC_Msk (0x1UL << AES_CR_CCFC_Pos) /*!< 0x00000080 */ +#define AES_CR_CCFC AES_CR_CCFC_Msk /*!< Computation Complete Flag Clear */ +#define AES_CR_ERRC_Pos (8U) +#define AES_CR_ERRC_Msk (0x1UL << AES_CR_ERRC_Pos) /*!< 0x00000100 */ +#define AES_CR_ERRC AES_CR_ERRC_Msk /*!< Error Clear */ +#define AES_CR_CCFIE_Pos (9U) +#define AES_CR_CCFIE_Msk (0x1UL << AES_CR_CCFIE_Pos) /*!< 0x00000200 */ +#define AES_CR_CCFIE AES_CR_CCFIE_Msk /*!< Computation Complete Flag Interrupt Enable */ +#define AES_CR_ERRIE_Pos (10U) +#define AES_CR_ERRIE_Msk (0x1UL << AES_CR_ERRIE_Pos) /*!< 0x00000400 */ +#define AES_CR_ERRIE AES_CR_ERRIE_Msk /*!< Error Interrupt Enable */ +#define AES_CR_DMAINEN_Pos (11U) +#define AES_CR_DMAINEN_Msk (0x1UL << AES_CR_DMAINEN_Pos) /*!< 0x00000800 */ +#define AES_CR_DMAINEN AES_CR_DMAINEN_Msk /*!< Enable data input phase DMA management */ +#define AES_CR_DMAOUTEN_Pos (12U) +#define AES_CR_DMAOUTEN_Msk (0x1UL << AES_CR_DMAOUTEN_Pos) /*!< 0x00001000 */ +#define AES_CR_DMAOUTEN AES_CR_DMAOUTEN_Msk /*!< Enable data output phase DMA management */ + +#define AES_CR_GCMPH_Pos (13U) +#define AES_CR_GCMPH_Msk (0x3UL << AES_CR_GCMPH_Pos) /*!< 0x00006000 */ +#define AES_CR_GCMPH AES_CR_GCMPH_Msk /*!< GCM Phase */ +#define AES_CR_GCMPH_0 (0x1U << AES_CR_GCMPH_Pos) /*!< 0x00002000 */ +#define AES_CR_GCMPH_1 (0x2U << AES_CR_GCMPH_Pos) /*!< 0x00004000 */ + +#define AES_CR_KEYSIZE_Pos (18U) +#define AES_CR_KEYSIZE_Msk (0x1UL << AES_CR_KEYSIZE_Pos) /*!< 0x00040000 */ +#define AES_CR_KEYSIZE AES_CR_KEYSIZE_Msk /*!< Key size selection */ + +#define AES_CR_NPBLB_Pos (20U) +#define AES_CR_NPBLB_Msk (0xFUL << AES_CR_NPBLB_Pos) /*!< 0x00F00000 */ +#define AES_CR_NPBLB AES_CR_NPBLB_Msk /*!< Number of padding bytes in last payload block */ +#define AES_CR_NPBLB_0 (0x1U << AES_CR_NPBLB_Pos) /*!< 0x00100000 */ +#define AES_CR_NPBLB_1 (0x2U << AES_CR_NPBLB_Pos) /*!< 0x00200000 */ +#define AES_CR_NPBLB_2 (0x4U << AES_CR_NPBLB_Pos) /*!< 0x00400000 */ +#define AES_CR_NPBLB_3 (0x8U << AES_CR_NPBLB_Pos) /*!< 0x00800000 */ + +/******************* Bit definition for AES_SR register *********************/ +#define AES_SR_CCF_Pos (0U) +#define AES_SR_CCF_Msk (0x1UL << AES_SR_CCF_Pos) /*!< 0x00000001 */ +#define AES_SR_CCF AES_SR_CCF_Msk /*!< Computation Complete Flag */ +#define AES_SR_RDERR_Pos (1U) +#define AES_SR_RDERR_Msk (0x1UL << AES_SR_RDERR_Pos) /*!< 0x00000002 */ +#define AES_SR_RDERR AES_SR_RDERR_Msk /*!< Read Error Flag */ +#define AES_SR_WRERR_Pos (2U) +#define AES_SR_WRERR_Msk (0x1UL << AES_SR_WRERR_Pos) /*!< 0x00000004 */ +#define AES_SR_WRERR AES_SR_WRERR_Msk /*!< Write Error Flag */ +#define AES_SR_BUSY_Pos (3U) +#define AES_SR_BUSY_Msk (0x1UL << AES_SR_BUSY_Pos) /*!< 0x00000008 */ +#define AES_SR_BUSY AES_SR_BUSY_Msk /*!< Busy Flag */ + +/******************* Bit definition for AES_DINR register *******************/ +#define AES_DINR_Pos (0U) +#define AES_DINR_Msk (0xFFFFFFFFUL << AES_DINR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DINR AES_DINR_Msk /*!< AES Data Input Register */ + +/******************* Bit definition for AES_DOUTR register ******************/ +#define AES_DOUTR_Pos (0U) +#define AES_DOUTR_Msk (0xFFFFFFFFUL << AES_DOUTR_Pos) /*!< 0xFFFFFFFF */ +#define AES_DOUTR AES_DOUTR_Msk /*!< AES Data Output Register */ + +/******************* Bit definition for AES_KEYR0 register ******************/ +#define AES_KEYR0_Pos (0U) +#define AES_KEYR0_Msk (0xFFFFFFFFUL << AES_KEYR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR0 AES_KEYR0_Msk /*!< AES Key Register 0 */ + +/******************* Bit definition for AES_KEYR1 register ******************/ +#define AES_KEYR1_Pos (0U) +#define AES_KEYR1_Msk (0xFFFFFFFFUL << AES_KEYR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR1 AES_KEYR1_Msk /*!< AES Key Register 1 */ + +/******************* Bit definition for AES_KEYR2 register ******************/ +#define AES_KEYR2_Pos (0U) +#define AES_KEYR2_Msk (0xFFFFFFFFUL << AES_KEYR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR2 AES_KEYR2_Msk /*!< AES Key Register 2 */ + +/******************* Bit definition for AES_KEYR3 register ******************/ +#define AES_KEYR3_Pos (0U) +#define AES_KEYR3_Msk (0xFFFFFFFFUL << AES_KEYR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR3 AES_KEYR3_Msk /*!< AES Key Register 3 */ + +/******************* Bit definition for AES_KEYR4 register ******************/ +#define AES_KEYR4_Pos (0U) +#define AES_KEYR4_Msk (0xFFFFFFFFUL << AES_KEYR4_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR4 AES_KEYR4_Msk /*!< AES Key Register 4 */ + +/******************* Bit definition for AES_KEYR5 register ******************/ +#define AES_KEYR5_Pos (0U) +#define AES_KEYR5_Msk (0xFFFFFFFFUL << AES_KEYR5_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR5 AES_KEYR5_Msk /*!< AES Key Register 5 */ + +/******************* Bit definition for AES_KEYR6 register ******************/ +#define AES_KEYR6_Pos (0U) +#define AES_KEYR6_Msk (0xFFFFFFFFUL << AES_KEYR6_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR6 AES_KEYR6_Msk /*!< AES Key Register 6 */ + +/******************* Bit definition for AES_KEYR7 register ******************/ +#define AES_KEYR7_Pos (0U) +#define AES_KEYR7_Msk (0xFFFFFFFFUL << AES_KEYR7_Pos) /*!< 0xFFFFFFFF */ +#define AES_KEYR7 AES_KEYR7_Msk /*!< AES Key Register 7 */ + +/******************* Bit definition for AES_IVR0 register ******************/ +#define AES_IVR0_Pos (0U) +#define AES_IVR0_Msk (0xFFFFFFFFUL << AES_IVR0_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR0 AES_IVR0_Msk /*!< AES Initialization Vector Register 0 */ + +/******************* Bit definition for AES_IVR1 register ******************/ +#define AES_IVR1_Pos (0U) +#define AES_IVR1_Msk (0xFFFFFFFFUL << AES_IVR1_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR1 AES_IVR1_Msk /*!< AES Initialization Vector Register 1 */ + +/******************* Bit definition for AES_IVR2 register ******************/ +#define AES_IVR2_Pos (0U) +#define AES_IVR2_Msk (0xFFFFFFFFUL << AES_IVR2_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR2 AES_IVR2_Msk /*!< AES Initialization Vector Register 2 */ + +/******************* Bit definition for AES_IVR3 register ******************/ +#define AES_IVR3_Pos (0U) +#define AES_IVR3_Msk (0xFFFFFFFFUL << AES_IVR3_Pos) /*!< 0xFFFFFFFF */ +#define AES_IVR3 AES_IVR3_Msk /*!< AES Initialization Vector Register 3 */ + +/******************* Bit definition for AES_SUSP0R register ******************/ +#define AES_SUSP0R_Pos (0U) +#define AES_SUSP0R_Msk (0xFFFFFFFFUL << AES_SUSP0R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP0R AES_SUSP0R_Msk /*!< AES Suspend registers 0 */ + +/******************* Bit definition for AES_SUSP1R register ******************/ +#define AES_SUSP1R_Pos (0U) +#define AES_SUSP1R_Msk (0xFFFFFFFFUL << AES_SUSP1R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP1R AES_SUSP1R_Msk /*!< AES Suspend registers 1 */ + +/******************* Bit definition for AES_SUSP2R register ******************/ +#define AES_SUSP2R_Pos (0U) +#define AES_SUSP2R_Msk (0xFFFFFFFFUL << AES_SUSP2R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP2R AES_SUSP2R_Msk /*!< AES Suspend registers 2 */ + +/******************* Bit definition for AES_SUSP3R register ******************/ +#define AES_SUSP3R_Pos (0U) +#define AES_SUSP3R_Msk (0xFFFFFFFFUL << AES_SUSP3R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP3R AES_SUSP3R_Msk /*!< AES Suspend registers 3 */ + +/******************* Bit definition for AES_SUSP4R register ******************/ +#define AES_SUSP4R_Pos (0U) +#define AES_SUSP4R_Msk (0xFFFFFFFFUL << AES_SUSP4R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP4R AES_SUSP4R_Msk /*!< AES Suspend registers 4 */ + +/******************* Bit definition for AES_SUSP5R register ******************/ +#define AES_SUSP5R_Pos (0U) +#define AES_SUSP5R_Msk (0xFFFFFFFFUL << AES_SUSP5R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP5R AES_SUSP5R_Msk /*!< AES Suspend registers 5 */ + +/******************* Bit definition for AES_SUSP6R register ******************/ +#define AES_SUSP6R_Pos (0U) +#define AES_SUSP6R_Msk (0xFFFFFFFFUL << AES_SUSP6R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP6R AES_SUSP6R_Msk /*!< AES Suspend registers 6 */ + +/******************* Bit definition for AES_SUSP7R register ******************/ +#define AES_SUSP7R_Pos (0U) +#define AES_SUSP7R_Msk (0xFFFFFFFFUL << AES_SUSP7R_Pos) /*!< 0xFFFFFFFF */ +#define AES_SUSP7R AES_SUSP7R_Msk /*!< AES Suspend registers 7 */ + +/******************************************************************************/ +/* */ +/* DMA Controller (DMA) */ +/* */ +/******************************************************************************/ + +/******************* Bit definition for DMA_ISR register ********************/ +#define DMA_ISR_GIF1_Pos (0U) +#define DMA_ISR_GIF1_Msk (0x1UL << DMA_ISR_GIF1_Pos) /*!< 0x00000001 */ +#define DMA_ISR_GIF1 DMA_ISR_GIF1_Msk /*!< Channel 1 Global interrupt flag */ +#define DMA_ISR_TCIF1_Pos (1U) +#define DMA_ISR_TCIF1_Msk (0x1UL << DMA_ISR_TCIF1_Pos) /*!< 0x00000002 */ +#define DMA_ISR_TCIF1 DMA_ISR_TCIF1_Msk /*!< Channel 1 Transfer Complete flag */ +#define DMA_ISR_HTIF1_Pos (2U) +#define DMA_ISR_HTIF1_Msk (0x1UL << DMA_ISR_HTIF1_Pos) /*!< 0x00000004 */ +#define DMA_ISR_HTIF1 DMA_ISR_HTIF1_Msk /*!< Channel 1 Half Transfer flag */ +#define DMA_ISR_TEIF1_Pos (3U) +#define DMA_ISR_TEIF1_Msk (0x1UL << DMA_ISR_TEIF1_Pos) /*!< 0x00000008 */ +#define DMA_ISR_TEIF1 DMA_ISR_TEIF1_Msk /*!< Channel 1 Transfer Error flag */ +#define DMA_ISR_GIF2_Pos (4U) +#define DMA_ISR_GIF2_Msk (0x1UL << DMA_ISR_GIF2_Pos) /*!< 0x00000010 */ +#define DMA_ISR_GIF2 DMA_ISR_GIF2_Msk /*!< Channel 2 Global interrupt flag */ +#define DMA_ISR_TCIF2_Pos (5U) +#define DMA_ISR_TCIF2_Msk (0x1UL << DMA_ISR_TCIF2_Pos) /*!< 0x00000020 */ +#define DMA_ISR_TCIF2 DMA_ISR_TCIF2_Msk /*!< Channel 2 Transfer Complete flag */ +#define DMA_ISR_HTIF2_Pos (6U) +#define DMA_ISR_HTIF2_Msk (0x1UL << DMA_ISR_HTIF2_Pos) /*!< 0x00000040 */ +#define DMA_ISR_HTIF2 DMA_ISR_HTIF2_Msk /*!< Channel 2 Half Transfer flag */ +#define DMA_ISR_TEIF2_Pos (7U) +#define DMA_ISR_TEIF2_Msk (0x1UL << DMA_ISR_TEIF2_Pos) /*!< 0x00000080 */ +#define DMA_ISR_TEIF2 DMA_ISR_TEIF2_Msk /*!< Channel 2 Transfer Error flag */ +#define DMA_ISR_GIF3_Pos (8U) +#define DMA_ISR_GIF3_Msk (0x1UL << DMA_ISR_GIF3_Pos) /*!< 0x00000100 */ +#define DMA_ISR_GIF3 DMA_ISR_GIF3_Msk /*!< Channel 3 Global interrupt flag */ +#define DMA_ISR_TCIF3_Pos (9U) +#define DMA_ISR_TCIF3_Msk (0x1UL << DMA_ISR_TCIF3_Pos) /*!< 0x00000200 */ +#define DMA_ISR_TCIF3 DMA_ISR_TCIF3_Msk /*!< Channel 3 Transfer Complete flag */ +#define DMA_ISR_HTIF3_Pos (10U) +#define DMA_ISR_HTIF3_Msk (0x1UL << DMA_ISR_HTIF3_Pos) /*!< 0x00000400 */ +#define DMA_ISR_HTIF3 DMA_ISR_HTIF3_Msk /*!< Channel 3 Half Transfer flag */ +#define DMA_ISR_TEIF3_Pos (11U) +#define DMA_ISR_TEIF3_Msk (0x1UL << DMA_ISR_TEIF3_Pos) /*!< 0x00000800 */ +#define DMA_ISR_TEIF3 DMA_ISR_TEIF3_Msk /*!< Channel 3 Transfer Error flag */ +#define DMA_ISR_GIF4_Pos (12U) +#define DMA_ISR_GIF4_Msk (0x1UL << DMA_ISR_GIF4_Pos) /*!< 0x00001000 */ +#define DMA_ISR_GIF4 DMA_ISR_GIF4_Msk /*!< Channel 4 Global interrupt flag */ +#define DMA_ISR_TCIF4_Pos (13U) +#define DMA_ISR_TCIF4_Msk (0x1UL << DMA_ISR_TCIF4_Pos) /*!< 0x00002000 */ +#define DMA_ISR_TCIF4 DMA_ISR_TCIF4_Msk /*!< Channel 4 Transfer Complete flag */ +#define DMA_ISR_HTIF4_Pos (14U) +#define DMA_ISR_HTIF4_Msk (0x1UL << DMA_ISR_HTIF4_Pos) /*!< 0x00004000 */ +#define DMA_ISR_HTIF4 DMA_ISR_HTIF4_Msk /*!< Channel 4 Half Transfer flag */ +#define DMA_ISR_TEIF4_Pos (15U) +#define DMA_ISR_TEIF4_Msk (0x1UL << DMA_ISR_TEIF4_Pos) /*!< 0x00008000 */ +#define DMA_ISR_TEIF4 DMA_ISR_TEIF4_Msk /*!< Channel 4 Transfer Error flag */ +#define DMA_ISR_GIF5_Pos (16U) +#define DMA_ISR_GIF5_Msk (0x1UL << DMA_ISR_GIF5_Pos) /*!< 0x00010000 */ +#define DMA_ISR_GIF5 DMA_ISR_GIF5_Msk /*!< Channel 5 Global interrupt flag */ +#define DMA_ISR_TCIF5_Pos (17U) +#define DMA_ISR_TCIF5_Msk (0x1UL << DMA_ISR_TCIF5_Pos) /*!< 0x00020000 */ +#define DMA_ISR_TCIF5 DMA_ISR_TCIF5_Msk /*!< Channel 5 Transfer Complete flag */ +#define DMA_ISR_HTIF5_Pos (18U) +#define DMA_ISR_HTIF5_Msk (0x1UL << DMA_ISR_HTIF5_Pos) /*!< 0x00040000 */ +#define DMA_ISR_HTIF5 DMA_ISR_HTIF5_Msk /*!< Channel 5 Half Transfer flag */ +#define DMA_ISR_TEIF5_Pos (19U) +#define DMA_ISR_TEIF5_Msk (0x1UL << DMA_ISR_TEIF5_Pos) /*!< 0x00080000 */ +#define DMA_ISR_TEIF5 DMA_ISR_TEIF5_Msk /*!< Channel 5 Transfer Error flag */ +#define DMA_ISR_GIF6_Pos (20U) +#define DMA_ISR_GIF6_Msk (0x1UL << DMA_ISR_GIF6_Pos) /*!< 0x00100000 */ +#define DMA_ISR_GIF6 DMA_ISR_GIF6_Msk /*!< Channel 6 Global interrupt flag */ +#define DMA_ISR_TCIF6_Pos (21U) +#define DMA_ISR_TCIF6_Msk (0x1UL << DMA_ISR_TCIF6_Pos) /*!< 0x00200000 */ +#define DMA_ISR_TCIF6 DMA_ISR_TCIF6_Msk /*!< Channel 6 Transfer Complete flag */ +#define DMA_ISR_HTIF6_Pos (22U) +#define DMA_ISR_HTIF6_Msk (0x1UL << DMA_ISR_HTIF6_Pos) /*!< 0x00400000 */ +#define DMA_ISR_HTIF6 DMA_ISR_HTIF6_Msk /*!< Channel 6 Half Transfer flag */ +#define DMA_ISR_TEIF6_Pos (23U) +#define DMA_ISR_TEIF6_Msk (0x1UL << DMA_ISR_TEIF6_Pos) /*!< 0x00800000 */ +#define DMA_ISR_TEIF6 DMA_ISR_TEIF6_Msk /*!< Channel 6 Transfer Error flag */ +#define DMA_ISR_GIF7_Pos (24U) +#define DMA_ISR_GIF7_Msk (0x1UL << DMA_ISR_GIF7_Pos) /*!< 0x01000000 */ +#define DMA_ISR_GIF7 DMA_ISR_GIF7_Msk /*!< Channel 7 Global interrupt flag */ +#define DMA_ISR_TCIF7_Pos (25U) +#define DMA_ISR_TCIF7_Msk (0x1UL << DMA_ISR_TCIF7_Pos) /*!< 0x02000000 */ +#define DMA_ISR_TCIF7 DMA_ISR_TCIF7_Msk /*!< Channel 7 Transfer Complete flag */ +#define DMA_ISR_HTIF7_Pos (26U) +#define DMA_ISR_HTIF7_Msk (0x1UL << DMA_ISR_HTIF7_Pos) /*!< 0x04000000 */ +#define DMA_ISR_HTIF7 DMA_ISR_HTIF7_Msk /*!< Channel 7 Half Transfer flag */ +#define DMA_ISR_TEIF7_Pos (27U) +#define DMA_ISR_TEIF7_Msk (0x1UL << DMA_ISR_TEIF7_Pos) /*!< 0x08000000 */ +#define DMA_ISR_TEIF7 DMA_ISR_TEIF7_Msk /*!< Channel 7 Transfer Error flag */ + +/******************* Bit definition for DMA_IFCR register *******************/ +#define DMA_IFCR_CGIF1_Pos (0U) +#define DMA_IFCR_CGIF1_Msk (0x1UL << DMA_IFCR_CGIF1_Pos) /*!< 0x00000001 */ +#define DMA_IFCR_CGIF1 DMA_IFCR_CGIF1_Msk /*!< Channel 1 Global interrupt clear */ +#define DMA_IFCR_CTCIF1_Pos (1U) +#define DMA_IFCR_CTCIF1_Msk (0x1UL << DMA_IFCR_CTCIF1_Pos) /*!< 0x00000002 */ +#define DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1_Msk /*!< Channel 1 Transfer Complete clear */ +#define DMA_IFCR_CHTIF1_Pos (2U) +#define DMA_IFCR_CHTIF1_Msk (0x1UL << DMA_IFCR_CHTIF1_Pos) /*!< 0x00000004 */ +#define DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1_Msk /*!< Channel 1 Half Transfer clear */ +#define DMA_IFCR_CTEIF1_Pos (3U) +#define DMA_IFCR_CTEIF1_Msk (0x1UL << DMA_IFCR_CTEIF1_Pos) /*!< 0x00000008 */ +#define DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1_Msk /*!< Channel 1 Transfer Error clear */ +#define DMA_IFCR_CGIF2_Pos (4U) +#define DMA_IFCR_CGIF2_Msk (0x1UL << DMA_IFCR_CGIF2_Pos) /*!< 0x00000010 */ +#define DMA_IFCR_CGIF2 DMA_IFCR_CGIF2_Msk /*!< Channel 2 Global interrupt clear */ +#define DMA_IFCR_CTCIF2_Pos (5U) +#define DMA_IFCR_CTCIF2_Msk (0x1UL << DMA_IFCR_CTCIF2_Pos) /*!< 0x00000020 */ +#define DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2_Msk /*!< Channel 2 Transfer Complete clear */ +#define DMA_IFCR_CHTIF2_Pos (6U) +#define DMA_IFCR_CHTIF2_Msk (0x1UL << DMA_IFCR_CHTIF2_Pos) /*!< 0x00000040 */ +#define DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2_Msk /*!< Channel 2 Half Transfer clear */ +#define DMA_IFCR_CTEIF2_Pos (7U) +#define DMA_IFCR_CTEIF2_Msk (0x1UL << DMA_IFCR_CTEIF2_Pos) /*!< 0x00000080 */ +#define DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2_Msk /*!< Channel 2 Transfer Error clear */ +#define DMA_IFCR_CGIF3_Pos (8U) +#define DMA_IFCR_CGIF3_Msk (0x1UL << DMA_IFCR_CGIF3_Pos) /*!< 0x00000100 */ +#define DMA_IFCR_CGIF3 DMA_IFCR_CGIF3_Msk /*!< Channel 3 Global interrupt clear */ +#define DMA_IFCR_CTCIF3_Pos (9U) +#define DMA_IFCR_CTCIF3_Msk (0x1UL << DMA_IFCR_CTCIF3_Pos) /*!< 0x00000200 */ +#define DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3_Msk /*!< Channel 3 Transfer Complete clear */ +#define DMA_IFCR_CHTIF3_Pos (10U) +#define DMA_IFCR_CHTIF3_Msk (0x1UL << DMA_IFCR_CHTIF3_Pos) /*!< 0x00000400 */ +#define DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3_Msk /*!< Channel 3 Half Transfer clear */ +#define DMA_IFCR_CTEIF3_Pos (11U) +#define DMA_IFCR_CTEIF3_Msk (0x1UL << DMA_IFCR_CTEIF3_Pos) /*!< 0x00000800 */ +#define DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3_Msk /*!< Channel 3 Transfer Error clear */ +#define DMA_IFCR_CGIF4_Pos (12U) +#define DMA_IFCR_CGIF4_Msk (0x1UL << DMA_IFCR_CGIF4_Pos) /*!< 0x00001000 */ +#define DMA_IFCR_CGIF4 DMA_IFCR_CGIF4_Msk /*!< Channel 4 Global interrupt clear */ +#define DMA_IFCR_CTCIF4_Pos (13U) +#define DMA_IFCR_CTCIF4_Msk (0x1UL << DMA_IFCR_CTCIF4_Pos) /*!< 0x00002000 */ +#define DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4_Msk /*!< Channel 4 Transfer Complete clear */ +#define DMA_IFCR_CHTIF4_Pos (14U) +#define DMA_IFCR_CHTIF4_Msk (0x1UL << DMA_IFCR_CHTIF4_Pos) /*!< 0x00004000 */ +#define DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4_Msk /*!< Channel 4 Half Transfer clear */ +#define DMA_IFCR_CTEIF4_Pos (15U) +#define DMA_IFCR_CTEIF4_Msk (0x1UL << DMA_IFCR_CTEIF4_Pos) /*!< 0x00008000 */ +#define DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4_Msk /*!< Channel 4 Transfer Error clear */ +#define DMA_IFCR_CGIF5_Pos (16U) +#define DMA_IFCR_CGIF5_Msk (0x1UL << DMA_IFCR_CGIF5_Pos) /*!< 0x00010000 */ +#define DMA_IFCR_CGIF5 DMA_IFCR_CGIF5_Msk /*!< Channel 5 Global interrupt clear */ +#define DMA_IFCR_CTCIF5_Pos (17U) +#define DMA_IFCR_CTCIF5_Msk (0x1UL << DMA_IFCR_CTCIF5_Pos) /*!< 0x00020000 */ +#define DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5_Msk /*!< Channel 5 Transfer Complete clear */ +#define DMA_IFCR_CHTIF5_Pos (18U) +#define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */ +#define DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5_Msk /*!< Channel 5 Half Transfer clear */ +#define DMA_IFCR_CTEIF5_Pos (19U) +#define DMA_IFCR_CTEIF5_Msk (0x1UL << DMA_IFCR_CTEIF5_Pos) /*!< 0x00080000 */ +#define DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5_Msk /*!< Channel 5 Transfer Error clear */ +#define DMA_IFCR_CGIF6_Pos (20U) +#define DMA_IFCR_CGIF6_Msk (0x1UL << DMA_IFCR_CGIF6_Pos) /*!< 0x00100000 */ +#define DMA_IFCR_CGIF6 DMA_IFCR_CGIF6_Msk /*!< Channel 6 Global interrupt clear */ +#define DMA_IFCR_CTCIF6_Pos (21U) +#define DMA_IFCR_CTCIF6_Msk (0x1UL << DMA_IFCR_CTCIF6_Pos) /*!< 0x00200000 */ +#define DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6_Msk /*!< Channel 6 Transfer Complete clear */ +#define DMA_IFCR_CHTIF6_Pos (22U) +#define DMA_IFCR_CHTIF6_Msk (0x1UL << DMA_IFCR_CHTIF6_Pos) /*!< 0x00400000 */ +#define DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6_Msk /*!< Channel 6 Half Transfer clear */ +#define DMA_IFCR_CTEIF6_Pos (23U) +#define DMA_IFCR_CTEIF6_Msk (0x1UL << DMA_IFCR_CTEIF6_Pos) /*!< 0x00800000 */ +#define DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6_Msk /*!< Channel 6 Transfer Error clear */ +#define DMA_IFCR_CGIF7_Pos (24U) +#define DMA_IFCR_CGIF7_Msk (0x1UL << DMA_IFCR_CGIF7_Pos) /*!< 0x01000000 */ +#define DMA_IFCR_CGIF7 DMA_IFCR_CGIF7_Msk /*!< Channel 7 Global interrupt clear */ +#define DMA_IFCR_CTCIF7_Pos (25U) +#define DMA_IFCR_CTCIF7_Msk (0x1UL << DMA_IFCR_CTCIF7_Pos) /*!< 0x02000000 */ +#define DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7_Msk /*!< Channel 7 Transfer Complete clear */ +#define DMA_IFCR_CHTIF7_Pos (26U) +#define DMA_IFCR_CHTIF7_Msk (0x1UL << DMA_IFCR_CHTIF7_Pos) /*!< 0x04000000 */ +#define DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7_Msk /*!< Channel 7 Half Transfer clear */ +#define DMA_IFCR_CTEIF7_Pos (27U) +#define DMA_IFCR_CTEIF7_Msk (0x1UL << DMA_IFCR_CTEIF7_Pos) /*!< 0x08000000 */ +#define DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7_Msk /*!< Channel 7 Transfer Error clear */ + +/******************* Bit definition for DMA_CCR register ********************/ +#define DMA_CCR_EN_Pos (0U) +#define DMA_CCR_EN_Msk (0x1UL << DMA_CCR_EN_Pos) /*!< 0x00000001 */ +#define DMA_CCR_EN DMA_CCR_EN_Msk /*!< Channel enable */ +#define DMA_CCR_TCIE_Pos (1U) +#define DMA_CCR_TCIE_Msk (0x1UL << DMA_CCR_TCIE_Pos) /*!< 0x00000002 */ +#define DMA_CCR_TCIE DMA_CCR_TCIE_Msk /*!< Transfer complete interrupt enable */ +#define DMA_CCR_HTIE_Pos (2U) +#define DMA_CCR_HTIE_Msk (0x1UL << DMA_CCR_HTIE_Pos) /*!< 0x00000004 */ +#define DMA_CCR_HTIE DMA_CCR_HTIE_Msk /*!< Half Transfer interrupt enable */ +#define DMA_CCR_TEIE_Pos (3U) +#define DMA_CCR_TEIE_Msk (0x1UL << DMA_CCR_TEIE_Pos) /*!< 0x00000008 */ +#define DMA_CCR_TEIE DMA_CCR_TEIE_Msk /*!< Transfer error interrupt enable */ +#define DMA_CCR_DIR_Pos (4U) +#define DMA_CCR_DIR_Msk (0x1UL << DMA_CCR_DIR_Pos) /*!< 0x00000010 */ +#define DMA_CCR_DIR DMA_CCR_DIR_Msk /*!< Data transfer direction */ +#define DMA_CCR_CIRC_Pos (5U) +#define DMA_CCR_CIRC_Msk (0x1UL << DMA_CCR_CIRC_Pos) /*!< 0x00000020 */ +#define DMA_CCR_CIRC DMA_CCR_CIRC_Msk /*!< Circular mode */ +#define DMA_CCR_PINC_Pos (6U) +#define DMA_CCR_PINC_Msk (0x1UL << DMA_CCR_PINC_Pos) /*!< 0x00000040 */ +#define DMA_CCR_PINC DMA_CCR_PINC_Msk /*!< Peripheral increment mode */ +#define DMA_CCR_MINC_Pos (7U) +#define DMA_CCR_MINC_Msk (0x1UL << DMA_CCR_MINC_Pos) /*!< 0x00000080 */ +#define DMA_CCR_MINC DMA_CCR_MINC_Msk /*!< Memory increment mode */ + +#define DMA_CCR_PSIZE_Pos (8U) +#define DMA_CCR_PSIZE_Msk (0x3UL << DMA_CCR_PSIZE_Pos) /*!< 0x00000300 */ +#define DMA_CCR_PSIZE DMA_CCR_PSIZE_Msk /*!< PSIZE[1:0] bits (Peripheral size) */ +#define DMA_CCR_PSIZE_0 (0x1U << DMA_CCR_PSIZE_Pos) /*!< 0x00000100 */ +#define DMA_CCR_PSIZE_1 (0x2U << DMA_CCR_PSIZE_Pos) /*!< 0x00000200 */ + +#define DMA_CCR_MSIZE_Pos (10U) +#define DMA_CCR_MSIZE_Msk (0x3UL << DMA_CCR_MSIZE_Pos) /*!< 0x00000C00 */ +#define DMA_CCR_MSIZE DMA_CCR_MSIZE_Msk /*!< MSIZE[1:0] bits (Memory size) */ +#define DMA_CCR_MSIZE_0 (0x1U << DMA_CCR_MSIZE_Pos) /*!< 0x00000400 */ +#define DMA_CCR_MSIZE_1 (0x2U << DMA_CCR_MSIZE_Pos) /*!< 0x00000800 */ + +#define DMA_CCR_PL_Pos (12U) +#define DMA_CCR_PL_Msk (0x3UL << DMA_CCR_PL_Pos) /*!< 0x00003000 */ +#define DMA_CCR_PL DMA_CCR_PL_Msk /*!< PL[1:0] bits(Channel Priority level)*/ +#define DMA_CCR_PL_0 (0x1U << DMA_CCR_PL_Pos) /*!< 0x00001000 */ +#define DMA_CCR_PL_1 (0x2U << DMA_CCR_PL_Pos) /*!< 0x00002000 */ + +#define DMA_CCR_MEM2MEM_Pos (14U) +#define DMA_CCR_MEM2MEM_Msk (0x1UL << DMA_CCR_MEM2MEM_Pos) /*!< 0x00004000 */ +#define DMA_CCR_MEM2MEM DMA_CCR_MEM2MEM_Msk /*!< Memory to memory mode */ + +/****************** Bit definition for DMA_CNDTR register *******************/ +#define DMA_CNDTR_NDT_Pos (0U) +#define DMA_CNDTR_NDT_Msk (0xFFFFUL << DMA_CNDTR_NDT_Pos) /*!< 0x0000FFFF */ +#define DMA_CNDTR_NDT DMA_CNDTR_NDT_Msk /*!< Number of data to Transfer */ + +/****************** Bit definition for DMA_CPAR register ********************/ +#define DMA_CPAR_PA_Pos (0U) +#define DMA_CPAR_PA_Msk (0xFFFFFFFFUL << DMA_CPAR_PA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CPAR_PA DMA_CPAR_PA_Msk /*!< Peripheral Address */ + +/****************** Bit definition for DMA_CMAR register ********************/ +#define DMA_CMAR_MA_Pos (0U) +#define DMA_CMAR_MA_Msk (0xFFFFFFFFUL << DMA_CMAR_MA_Pos) /*!< 0xFFFFFFFF */ +#define DMA_CMAR_MA DMA_CMAR_MA_Msk /*!< Memory Address */ + +/******************************************************************************/ +/* */ +/* DMAMUX Controller */ +/* */ +/******************************************************************************/ +/******************** Bits definition for DMAMUX_CxCR register **************/ +#define DMAMUX_CxCR_DMAREQ_ID_Pos (0U) +#define DMAMUX_CxCR_DMAREQ_ID_Msk (0xFFUL << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x000000FF */ +#define DMAMUX_CxCR_DMAREQ_ID DMAMUX_CxCR_DMAREQ_ID_Msk /*!< DMA Request ID */ +#define DMAMUX_CxCR_DMAREQ_ID_0 (0x01U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_CxCR_DMAREQ_ID_1 (0x02U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_CxCR_DMAREQ_ID_2 (0x04U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_CxCR_DMAREQ_ID_3 (0x08U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_CxCR_DMAREQ_ID_4 (0x10U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_CxCR_DMAREQ_ID_5 (0x20U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000020 */ +#define DMAMUX_CxCR_DMAREQ_ID_6 (0x40U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000040 */ +#define DMAMUX_CxCR_DMAREQ_ID_7 (0x80U << DMAMUX_CxCR_DMAREQ_ID_Pos) /*!< 0x00000080 */ +#define DMAMUX_CxCR_SOIE_Pos (8U) +#define DMAMUX_CxCR_SOIE_Msk (0x1UL << DMAMUX_CxCR_SOIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_CxCR_SOIE DMAMUX_CxCR_SOIE_Msk /*!< Synchro overrun interrupt enable */ +#define DMAMUX_CxCR_EGE_Pos (9U) +#define DMAMUX_CxCR_EGE_Msk (0x1UL << DMAMUX_CxCR_EGE_Pos) /*!< 0x00000200 */ +#define DMAMUX_CxCR_EGE DMAMUX_CxCR_EGE_Msk /*!< Event generation interrupt enable */ +#define DMAMUX_CxCR_SE_Pos (16U) +#define DMAMUX_CxCR_SE_Msk (0x1UL << DMAMUX_CxCR_SE_Pos) /*!< 0x00010000 */ +#define DMAMUX_CxCR_SE DMAMUX_CxCR_SE_Msk /*!< Synchronization enable */ +#define DMAMUX_CxCR_SPOL_Pos (17U) +#define DMAMUX_CxCR_SPOL_Msk (0x3UL << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_CxCR_SPOL DMAMUX_CxCR_SPOL_Msk /*!< Synchronization polarity */ +#define DMAMUX_CxCR_SPOL_0 (0x1U << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_CxCR_SPOL_1 (0x2U << DMAMUX_CxCR_SPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_CxCR_NBREQ_Pos (19U) +#define DMAMUX_CxCR_NBREQ_Msk (0x1FUL << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_CxCR_NBREQ DMAMUX_CxCR_NBREQ_Msk /*!< Number of request */ +#define DMAMUX_CxCR_NBREQ_0 (0x01U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_CxCR_NBREQ_1 (0x02U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_CxCR_NBREQ_2 (0x04U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_CxCR_NBREQ_3 (0x08U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_CxCR_NBREQ_4 (0x10U << DMAMUX_CxCR_NBREQ_Pos) /*!< 0x00800000 */ +#define DMAMUX_CxCR_SYNC_ID_Pos (24U) +#define DMAMUX_CxCR_SYNC_ID_Msk (0x1FUL << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x1F000000 */ +#define DMAMUX_CxCR_SYNC_ID DMAMUX_CxCR_SYNC_ID_Msk /*!< Synchronization ID */ +#define DMAMUX_CxCR_SYNC_ID_0 (0x01U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x01000000 */ +#define DMAMUX_CxCR_SYNC_ID_1 (0x02U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x02000000 */ +#define DMAMUX_CxCR_SYNC_ID_2 (0x04U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x04000000 */ +#define DMAMUX_CxCR_SYNC_ID_3 (0x08U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x08000000 */ +#define DMAMUX_CxCR_SYNC_ID_4 (0x10U << DMAMUX_CxCR_SYNC_ID_Pos) /*!< 0x10000000 */ + +/******************* Bits definition for DMAMUX_CSR register **************/ +#define DMAMUX_CSR_SOF0_Pos (0U) +#define DMAMUX_CSR_SOF0_Msk (0x1UL << DMAMUX_CSR_SOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0_Msk /*!< Synchronization Overrun Flag 0 */ +#define DMAMUX_CSR_SOF1_Pos (1U) +#define DMAMUX_CSR_SOF1_Msk (0x1UL << DMAMUX_CSR_SOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1_Msk /*!< Synchronization Overrun Flag 1 */ +#define DMAMUX_CSR_SOF2_Pos (2U) +#define DMAMUX_CSR_SOF2_Msk (0x1UL << DMAMUX_CSR_SOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2_Msk /*!< Synchronization Overrun Flag 2 */ +#define DMAMUX_CSR_SOF3_Pos (3U) +#define DMAMUX_CSR_SOF3_Msk (0x1UL << DMAMUX_CSR_SOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3_Msk /*!< Synchronization Overrun Flag 3 */ +#define DMAMUX_CSR_SOF4_Pos (4U) +#define DMAMUX_CSR_SOF4_Msk (0x1UL << DMAMUX_CSR_SOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4_Msk /*!< Synchronization Overrun Flag 4 */ +#define DMAMUX_CSR_SOF5_Pos (5U) +#define DMAMUX_CSR_SOF5_Msk (0x1UL << DMAMUX_CSR_SOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5_Msk /*!< Synchronization Overrun Flag 5 */ +#define DMAMUX_CSR_SOF6_Pos (6U) +#define DMAMUX_CSR_SOF6_Msk (0x1UL << DMAMUX_CSR_SOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6_Msk /*!< Synchronization Overrun Flag 6 */ +#define DMAMUX_CSR_SOF7_Pos (7U) +#define DMAMUX_CSR_SOF7_Msk (0x1UL << DMAMUX_CSR_SOF7_Pos) /*!< 0x00000080 */ +#define DMAMUX_CSR_SOF7 DMAMUX_CSR_SOF7_Msk /*!< Synchronization Overrun Flag 7 */ +#define DMAMUX_CSR_SOF8_Pos (8U) +#define DMAMUX_CSR_SOF8_Msk (0x1UL << DMAMUX_CSR_SOF8_Pos) /*!< 0x00000100 */ +#define DMAMUX_CSR_SOF8 DMAMUX_CSR_SOF8_Msk /*!< Synchronization Overrun Flag 8 */ +#define DMAMUX_CSR_SOF9_Pos (9U) +#define DMAMUX_CSR_SOF9_Msk (0x1UL << DMAMUX_CSR_SOF9_Pos) /*!< 0x00000200 */ +#define DMAMUX_CSR_SOF9 DMAMUX_CSR_SOF9_Msk /*!< Synchronization Overrun Flag 9 */ +#define DMAMUX_CSR_SOF10_Pos (10U) +#define DMAMUX_CSR_SOF10_Msk (0x1UL << DMAMUX_CSR_SOF10_Pos) /*!< 0x00000400 */ +#define DMAMUX_CSR_SOF10 DMAMUX_CSR_SOF10_Msk /*!< Synchronization Overrun Flag 10 */ +#define DMAMUX_CSR_SOF11_Pos (11U) +#define DMAMUX_CSR_SOF11_Msk (0x1UL << DMAMUX_CSR_SOF11_Pos) /*!< 0x00000800 */ +#define DMAMUX_CSR_SOF11 DMAMUX_CSR_SOF11_Msk /*!< Synchronization Overrun Flag 11 */ +#define DMAMUX_CSR_SOF12_Pos (12U) +#define DMAMUX_CSR_SOF12_Msk (0x1UL << DMAMUX_CSR_SOF12_Pos) /*!< 0x00001000 */ +#define DMAMUX_CSR_SOF12 DMAMUX_CSR_SOF12_Msk /*!< Synchronization Overrun Flag 12 */ +#define DMAMUX_CSR_SOF13_Pos (13U) +#define DMAMUX_CSR_SOF13_Msk (0x1UL << DMAMUX_CSR_SOF13_Pos) /*!< 0x00002000 */ +#define DMAMUX_CSR_SOF13 DMAMUX_CSR_SOF13_Msk /*!< Synchronization Overrun Flag 13 */ + +/******************** Bits definition for DMAMUX_CFR register **************/ +#define DMAMUX_CFR_CSOF0_Pos (0U) +#define DMAMUX_CFR_CSOF0_Msk (0x1UL << DMAMUX_CFR_CSOF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0_Msk /*!< Clear Overrun Flag 0 */ +#define DMAMUX_CFR_CSOF1_Pos (1U) +#define DMAMUX_CFR_CSOF1_Msk (0x1UL << DMAMUX_CFR_CSOF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1_Msk /*!< Clear Overrun Flag 1 */ +#define DMAMUX_CFR_CSOF2_Pos (2U) +#define DMAMUX_CFR_CSOF2_Msk (0x1UL << DMAMUX_CFR_CSOF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2_Msk /*!< Clear Overrun Flag 2 */ +#define DMAMUX_CFR_CSOF3_Pos (3U) +#define DMAMUX_CFR_CSOF3_Msk (0x1UL << DMAMUX_CFR_CSOF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3_Msk /*!< Clear Overrun Flag 3 */ +#define DMAMUX_CFR_CSOF4_Pos (4U) +#define DMAMUX_CFR_CSOF4_Msk (0x1UL << DMAMUX_CFR_CSOF4_Pos) /*!< 0x00000010 */ +#define DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4_Msk /*!< Clear Overrun Flag 4 */ +#define DMAMUX_CFR_CSOF5_Pos (5U) +#define DMAMUX_CFR_CSOF5_Msk (0x1UL << DMAMUX_CFR_CSOF5_Pos) /*!< 0x00000020 */ +#define DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5_Msk /*!< Clear Overrun Flag 5 */ +#define DMAMUX_CFR_CSOF6_Pos (6U) +#define DMAMUX_CFR_CSOF6_Msk (0x1UL << DMAMUX_CFR_CSOF6_Pos) /*!< 0x00000040 */ +#define DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6_Msk /*!< Clear Overrun Flag 6 */ +#define DMAMUX_CFR_CSOF7_Pos (7U) +#define DMAMUX_CFR_CSOF7_Msk (0x1UL << DMAMUX_CFR_CSOF7_Pos) /*!< 0x00000080 */ +#define DMAMUX_CFR_CSOF7 DMAMUX_CFR_CSOF7_Msk /*!< Clear Overrun Flag 7 */ +#define DMAMUX_CFR_CSOF8_Pos (8U) +#define DMAMUX_CFR_CSOF8_Msk (0x1UL << DMAMUX_CFR_CSOF8_Pos) /*!< 0x00000100 */ +#define DMAMUX_CFR_CSOF8 DMAMUX_CFR_CSOF8_Msk /*!< Clear Overrun Flag 8 */ +#define DMAMUX_CFR_CSOF9_Pos (9U) +#define DMAMUX_CFR_CSOF9_Msk (0x1UL << DMAMUX_CFR_CSOF9_Pos) /*!< 0x00000200 */ +#define DMAMUX_CFR_CSOF9 DMAMUX_CFR_CSOF9_Msk /*!< Clear Overrun Flag 9 */ +#define DMAMUX_CFR_CSOF10_Pos (10U) +#define DMAMUX_CFR_CSOF10_Msk (0x1UL << DMAMUX_CFR_CSOF10_Pos) /*!< 0x00000400 */ +#define DMAMUX_CFR_CSOF10 DMAMUX_CFR_CSOF10_Msk /*!< Clear Overrun Flag 10 */ +#define DMAMUX_CFR_CSOF11_Pos (11U) +#define DMAMUX_CFR_CSOF11_Msk (0x1UL << DMAMUX_CFR_CSOF11_Pos) /*!< 0x00000800 */ +#define DMAMUX_CFR_CSOF11 DMAMUX_CFR_CSOF11_Msk /*!< Clear Overrun Flag 11 */ +#define DMAMUX_CFR_CSOF12_Pos (12U) +#define DMAMUX_CFR_CSOF12_Msk (0x1UL << DMAMUX_CFR_CSOF12_Pos) /*!< 0x00001000 */ +#define DMAMUX_CFR_CSOF12 DMAMUX_CFR_CSOF12_Msk /*!< Clear Overrun Flag 12 */ +#define DMAMUX_CFR_CSOF13_Pos (13U) +#define DMAMUX_CFR_CSOF13_Msk (0x1UL << DMAMUX_CFR_CSOF13_Pos) /*!< 0x00002000 */ +#define DMAMUX_CFR_CSOF13 DMAMUX_CFR_CSOF13_Msk /*!< Clear Overrun Flag 13 */ + +/******************** Bits definition for DMAMUX_RGxCR register ************/ +#define DMAMUX_RGxCR_SIG_ID_Pos (0U) +#define DMAMUX_RGxCR_SIG_ID_Msk (0x1FUL << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x0000001F */ +#define DMAMUX_RGxCR_SIG_ID DMAMUX_RGxCR_SIG_ID_Msk /*!< Signal ID */ +#define DMAMUX_RGxCR_SIG_ID_0 (0x01U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGxCR_SIG_ID_1 (0x02U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGxCR_SIG_ID_2 (0x04U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGxCR_SIG_ID_3 (0x08U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGxCR_SIG_ID_4 (0x10U << DMAMUX_RGxCR_SIG_ID_Pos) /*!< 0x00000010 */ +#define DMAMUX_RGxCR_OIE_Pos (8U) +#define DMAMUX_RGxCR_OIE_Msk (0x1UL << DMAMUX_RGxCR_OIE_Pos) /*!< 0x00000100 */ +#define DMAMUX_RGxCR_OIE DMAMUX_RGxCR_OIE_Msk /*!< Overrun interrupt enable */ +#define DMAMUX_RGxCR_GE_Pos (16U) +#define DMAMUX_RGxCR_GE_Msk (0x1UL << DMAMUX_RGxCR_GE_Pos) /*!< 0x00010000 */ +#define DMAMUX_RGxCR_GE DMAMUX_RGxCR_GE_Msk /*!< Generation enable */ +#define DMAMUX_RGxCR_GPOL_Pos (17U) +#define DMAMUX_RGxCR_GPOL_Msk (0x3UL << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00060000 */ +#define DMAMUX_RGxCR_GPOL DMAMUX_RGxCR_GPOL_Msk /*!< Generation polarity */ +#define DMAMUX_RGxCR_GPOL_0 (0x1U << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00020000 */ +#define DMAMUX_RGxCR_GPOL_1 (0x2U << DMAMUX_RGxCR_GPOL_Pos) /*!< 0x00040000 */ +#define DMAMUX_RGxCR_GNBREQ_Pos (19U) +#define DMAMUX_RGxCR_GNBREQ_Msk (0x1FUL << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00F80000 */ +#define DMAMUX_RGxCR_GNBREQ DMAMUX_RGxCR_GNBREQ_Msk /*!< Number of request */ +#define DMAMUX_RGxCR_GNBREQ_0 (0x01U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00080000 */ +#define DMAMUX_RGxCR_GNBREQ_1 (0x02U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00100000 */ +#define DMAMUX_RGxCR_GNBREQ_2 (0x04U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00200000 */ +#define DMAMUX_RGxCR_GNBREQ_3 (0x08U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00400000 */ +#define DMAMUX_RGxCR_GNBREQ_4 (0x10U << DMAMUX_RGxCR_GNBREQ_Pos) /*!< 0x00800000 */ + +/******************** Bits definition for DMAMUX_RGSR register **************/ +#define DMAMUX_RGSR_OF0_Pos (0U) +#define DMAMUX_RGSR_OF0_Msk (0x1UL << DMAMUX_RGSR_OF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGSR_OF0 DMAMUX_RGSR_OF0_Msk /*!< Overrun flag 0 */ +#define DMAMUX_RGSR_OF1_Pos (1U) +#define DMAMUX_RGSR_OF1_Msk (0x1UL << DMAMUX_RGSR_OF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGSR_OF1 DMAMUX_RGSR_OF1_Msk /*!< Overrun flag 1 */ +#define DMAMUX_RGSR_OF2_Pos (2U) +#define DMAMUX_RGSR_OF2_Msk (0x1UL << DMAMUX_RGSR_OF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGSR_OF2 DMAMUX_RGSR_OF2_Msk /*!< Overrun flag 2 */ +#define DMAMUX_RGSR_OF3_Pos (3U) +#define DMAMUX_RGSR_OF3_Msk (0x1UL << DMAMUX_RGSR_OF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGSR_OF3 DMAMUX_RGSR_OF3_Msk /*!< Overrun flag 3 */ + +/******************** Bits definition for DMAMUX_RGCFR register **************/ +#define DMAMUX_RGCFR_COF0_Pos (0U) +#define DMAMUX_RGCFR_COF0_Msk (0x1UL << DMAMUX_RGCFR_COF0_Pos) /*!< 0x00000001 */ +#define DMAMUX_RGCFR_COF0 DMAMUX_RGCFR_COF0_Msk /*!< Clear Overrun flag 0 */ +#define DMAMUX_RGCFR_COF1_Pos (1U) +#define DMAMUX_RGCFR_COF1_Msk (0x1UL << DMAMUX_RGCFR_COF1_Pos) /*!< 0x00000002 */ +#define DMAMUX_RGCFR_COF1 DMAMUX_RGCFR_COF1_Msk /*!< Clear Overrun flag 1 */ +#define DMAMUX_RGCFR_COF2_Pos (2U) +#define DMAMUX_RGCFR_COF2_Msk (0x1UL << DMAMUX_RGCFR_COF2_Pos) /*!< 0x00000004 */ +#define DMAMUX_RGCFR_COF2 DMAMUX_RGCFR_COF2_Msk /*!< Clear Overrun flag 2 */ +#define DMAMUX_RGCFR_COF3_Pos (3U) +#define DMAMUX_RGCFR_COF3_Msk (0x1UL << DMAMUX_RGCFR_COF3_Pos) /*!< 0x00000008 */ +#define DMAMUX_RGCFR_COF3 DMAMUX_RGCFR_COF3_Msk /*!< Clear Overrun flag 3 */ + +/******************************************************************************/ +/* */ +/* External Interrupt/Event Controller */ +/* */ +/******************************************************************************/ + +/****************** Bit definition for EXTI_RTSR1 register ******************/ +#define EXTI_RTSR1_RT_Pos (0U) +#define EXTI_RTSR1_RT_Msk (0x803FFFFFUL << EXTI_RTSR1_RT_Pos) /*!< 0x803FFFFF */ +#define EXTI_RTSR1_RT EXTI_RTSR1_RT_Msk /*!< Rising trigger event configuration bit */ +#define EXTI_RTSR1_RT0_Pos (0U) +#define EXTI_RTSR1_RT0_Msk (0x1UL << EXTI_RTSR1_RT0_Pos) /*!< 0x00000001 */ +#define EXTI_RTSR1_RT0 EXTI_RTSR1_RT0_Msk /*!< Rising trigger event configuration bit of line 0 */ +#define EXTI_RTSR1_RT1_Pos (1U) +#define EXTI_RTSR1_RT1_Msk (0x1UL << EXTI_RTSR1_RT1_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR1_RT1 EXTI_RTSR1_RT1_Msk /*!< Rising trigger event configuration bit of line 1 */ +#define EXTI_RTSR1_RT2_Pos (2U) +#define EXTI_RTSR1_RT2_Msk (0x1UL << EXTI_RTSR1_RT2_Pos) /*!< 0x00000004 */ +#define EXTI_RTSR1_RT2 EXTI_RTSR1_RT2_Msk /*!< Rising trigger event configuration bit of line 2 */ +#define EXTI_RTSR1_RT3_Pos (3U) +#define EXTI_RTSR1_RT3_Msk (0x1UL << EXTI_RTSR1_RT3_Pos) /*!< 0x00000008 */ +#define EXTI_RTSR1_RT3 EXTI_RTSR1_RT3_Msk /*!< Rising trigger event configuration bit of line 3 */ +#define EXTI_RTSR1_RT4_Pos (4U) +#define EXTI_RTSR1_RT4_Msk (0x1UL << EXTI_RTSR1_RT4_Pos) /*!< 0x00000010 */ +#define EXTI_RTSR1_RT4 EXTI_RTSR1_RT4_Msk /*!< Rising trigger event configuration bit of line 4 */ +#define EXTI_RTSR1_RT5_Pos (5U) +#define EXTI_RTSR1_RT5_Msk (0x1UL << EXTI_RTSR1_RT5_Pos) /*!< 0x00000020 */ +#define EXTI_RTSR1_RT5 EXTI_RTSR1_RT5_Msk /*!< Rising trigger event configuration bit of line 5 */ +#define EXTI_RTSR1_RT6_Pos (6U) +#define EXTI_RTSR1_RT6_Msk (0x1UL << EXTI_RTSR1_RT6_Pos) /*!< 0x00000040 */ +#define EXTI_RTSR1_RT6 EXTI_RTSR1_RT6_Msk /*!< Rising trigger event configuration bit of line 6 */ +#define EXTI_RTSR1_RT7_Pos (7U) +#define EXTI_RTSR1_RT7_Msk (0x1UL << EXTI_RTSR1_RT7_Pos) /*!< 0x00000080 */ +#define EXTI_RTSR1_RT7 EXTI_RTSR1_RT7_Msk /*!< Rising trigger event configuration bit of line 7 */ +#define EXTI_RTSR1_RT8_Pos (8U) +#define EXTI_RTSR1_RT8_Msk (0x1UL << EXTI_RTSR1_RT8_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR1_RT8 EXTI_RTSR1_RT8_Msk /*!< Rising trigger event configuration bit of line 8 */ +#define EXTI_RTSR1_RT9_Pos (9U) +#define EXTI_RTSR1_RT9_Msk (0x1UL << EXTI_RTSR1_RT9_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR1_RT9 EXTI_RTSR1_RT9_Msk /*!< Rising trigger event configuration bit of line 9 */ +#define EXTI_RTSR1_RT10_Pos (10U) +#define EXTI_RTSR1_RT10_Msk (0x1UL << EXTI_RTSR1_RT10_Pos) /*!< 0x00000400 */ +#define EXTI_RTSR1_RT10 EXTI_RTSR1_RT10_Msk /*!< Rising trigger event configuration bit of line 10 */ +#define EXTI_RTSR1_RT11_Pos (11U) +#define EXTI_RTSR1_RT11_Msk (0x1UL << EXTI_RTSR1_RT11_Pos) /*!< 0x00000800 */ +#define EXTI_RTSR1_RT11 EXTI_RTSR1_RT11_Msk /*!< Rising trigger event configuration bit of line 11 */ +#define EXTI_RTSR1_RT12_Pos (12U) +#define EXTI_RTSR1_RT12_Msk (0x1UL << EXTI_RTSR1_RT12_Pos) /*!< 0x00001000 */ +#define EXTI_RTSR1_RT12 EXTI_RTSR1_RT12_Msk /*!< Rising trigger event configuration bit of line 12 */ +#define EXTI_RTSR1_RT13_Pos (13U) +#define EXTI_RTSR1_RT13_Msk (0x1UL << EXTI_RTSR1_RT13_Pos) /*!< 0x00002000 */ +#define EXTI_RTSR1_RT13 EXTI_RTSR1_RT13_Msk /*!< Rising trigger event configuration bit of line 13 */ +#define EXTI_RTSR1_RT14_Pos (14U) +#define EXTI_RTSR1_RT14_Msk (0x1UL << EXTI_RTSR1_RT14_Pos) /*!< 0x00004000 */ +#define EXTI_RTSR1_RT14 EXTI_RTSR1_RT14_Msk /*!< Rising trigger event configuration bit of line 14 */ +#define EXTI_RTSR1_RT15_Pos (15U) +#define EXTI_RTSR1_RT15_Msk (0x1UL << EXTI_RTSR1_RT15_Pos) /*!< 0x00008000 */ +#define EXTI_RTSR1_RT15 EXTI_RTSR1_RT15_Msk /*!< Rising trigger event configuration bit of line 15 */ +#define EXTI_RTSR1_RT16_Pos (16U) +#define EXTI_RTSR1_RT16_Msk (0x1UL << EXTI_RTSR1_RT16_Pos) /*!< 0x00010000 */ +#define EXTI_RTSR1_RT16 EXTI_RTSR1_RT16_Msk /*!< Rising trigger event configuration bit of line 16 */ +#define EXTI_RTSR1_RT17_Pos (17U) +#define EXTI_RTSR1_RT17_Msk (0x1UL << EXTI_RTSR1_RT17_Pos) /*!< 0x00020000 */ +#define EXTI_RTSR1_RT17 EXTI_RTSR1_RT17_Msk /*!< Rising trigger event configuration bit of line 17 */ +#define EXTI_RTSR1_RT18_Pos (18U) +#define EXTI_RTSR1_RT18_Msk (0x1UL << EXTI_RTSR1_RT18_Pos) /*!< 0x00040000 */ +#define EXTI_RTSR1_RT18 EXTI_RTSR1_RT18_Msk /*!< Rising trigger event configuration bit of line 18 */ +#define EXTI_RTSR1_RT19_Pos (19U) +#define EXTI_RTSR1_RT19_Msk (0x1UL << EXTI_RTSR1_RT19_Pos) /*!< 0x00080000 */ +#define EXTI_RTSR1_RT19 EXTI_RTSR1_RT19_Msk /*!< Rising trigger event configuration bit of line 19 */ +#define EXTI_RTSR1_RT20_Pos (20U) +#define EXTI_RTSR1_RT20_Msk (0x1UL << EXTI_RTSR1_RT20_Pos) /*!< 0x00100000 */ +#define EXTI_RTSR1_RT20 EXTI_RTSR1_RT20_Msk /*!< Rising trigger event configuration bit of line 20 */ +#define EXTI_RTSR1_RT21_Pos (21U) +#define EXTI_RTSR1_RT21_Msk (0x1UL << EXTI_RTSR1_RT21_Pos) /*!< 0x00200000 */ +#define EXTI_RTSR1_RT21 EXTI_RTSR1_RT21_Msk /*!< Rising trigger event configuration bit of line 21 */ +#define EXTI_RTSR1_RT31_Pos (31U) +#define EXTI_RTSR1_RT31_Msk (0x1UL << EXTI_RTSR1_RT31_Pos) /*!< 0x80000000 */ +#define EXTI_RTSR1_RT31 EXTI_RTSR1_RT31_Msk /*!< Rising trigger event configuration bit of line 31 */ + +/****************** Bit definition for EXTI_FTSR1 register ******************/ +#define EXTI_FTSR1_FT_Pos (0U) +#define EXTI_FTSR1_FT_Msk (0x803FFFFFUL << EXTI_FTSR1_FT_Pos) /*!< 0x803FFFFF */ +#define EXTI_FTSR1_FT EXTI_FTSR1_FT_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_FTSR1_FT0_Pos (0U) +#define EXTI_FTSR1_FT0_Msk (0x1UL << EXTI_FTSR1_FT0_Pos) /*!< 0x00000001 */ +#define EXTI_FTSR1_FT0 EXTI_FTSR1_FT0_Msk /*!< Falling trigger event configuration bit of line 0 */ +#define EXTI_FTSR1_FT1_Pos (1U) +#define EXTI_FTSR1_FT1_Msk (0x1UL << EXTI_FTSR1_FT1_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR1_FT1 EXTI_FTSR1_FT1_Msk /*!< Falling trigger event configuration bit of line 1 */ +#define EXTI_FTSR1_FT2_Pos (2U) +#define EXTI_FTSR1_FT2_Msk (0x1UL << EXTI_FTSR1_FT2_Pos) /*!< 0x00000004 */ +#define EXTI_FTSR1_FT2 EXTI_FTSR1_FT2_Msk /*!< Falling trigger event configuration bit of line 2 */ +#define EXTI_FTSR1_FT3_Pos (3U) +#define EXTI_FTSR1_FT3_Msk (0x1UL << EXTI_FTSR1_FT3_Pos) /*!< 0x00000008 */ +#define EXTI_FTSR1_FT3 EXTI_FTSR1_FT3_Msk /*!< Falling trigger event configuration bit of line 3 */ +#define EXTI_FTSR1_FT4_Pos (4U) +#define EXTI_FTSR1_FT4_Msk (0x1UL << EXTI_FTSR1_FT4_Pos) /*!< 0x00000010 */ +#define EXTI_FTSR1_FT4 EXTI_FTSR1_FT4_Msk /*!< Falling trigger event configuration bit of line 4 */ +#define EXTI_FTSR1_FT5_Pos (5U) +#define EXTI_FTSR1_FT5_Msk (0x1UL << EXTI_FTSR1_FT5_Pos) /*!< 0x00000020 */ +#define EXTI_FTSR1_FT5 EXTI_FTSR1_FT5_Msk /*!< Falling trigger event configuration bit of line 5 */ +#define EXTI_FTSR1_FT6_Pos (6U) +#define EXTI_FTSR1_FT6_Msk (0x1UL << EXTI_FTSR1_FT6_Pos) /*!< 0x00000040 */ +#define EXTI_FTSR1_FT6 EXTI_FTSR1_FT6_Msk /*!< Falling trigger event configuration bit of line 6 */ +#define EXTI_FTSR1_FT7_Pos (7U) +#define EXTI_FTSR1_FT7_Msk (0x1UL << EXTI_FTSR1_FT7_Pos) /*!< 0x00000080 */ +#define EXTI_FTSR1_FT7 EXTI_FTSR1_FT7_Msk /*!< Falling trigger event configuration bit of line 7 */ +#define EXTI_FTSR1_FT8_Pos (8U) +#define EXTI_FTSR1_FT8_Msk (0x1UL << EXTI_FTSR1_FT8_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR1_FT8 EXTI_FTSR1_FT8_Msk /*!< Falling trigger event configuration bit of line 8 */ +#define EXTI_FTSR1_FT9_Pos (9U) +#define EXTI_FTSR1_FT9_Msk (0x1UL << EXTI_FTSR1_FT9_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR1_FT9 EXTI_FTSR1_FT9_Msk /*!< Falling trigger event configuration bit of line 9 */ +#define EXTI_FTSR1_FT10_Pos (10U) +#define EXTI_FTSR1_FT10_Msk (0x1UL << EXTI_FTSR1_FT10_Pos) /*!< 0x00000400 */ +#define EXTI_FTSR1_FT10 EXTI_FTSR1_FT10_Msk /*!< Falling trigger event configuration bit of line 10 */ +#define EXTI_FTSR1_FT11_Pos (11U) +#define EXTI_FTSR1_FT11_Msk (0x1UL << EXTI_FTSR1_FT11_Pos) /*!< 0x00000800 */ +#define EXTI_FTSR1_FT11 EXTI_FTSR1_FT11_Msk /*!< Falling trigger event configuration bit of line 11 */ +#define EXTI_FTSR1_FT12_Pos (12U) +#define EXTI_FTSR1_FT12_Msk (0x1UL << EXTI_FTSR1_FT12_Pos) /*!< 0x00001000 */ +#define EXTI_FTSR1_FT12 EXTI_FTSR1_FT12_Msk /*!< Falling trigger event configuration bit of line 12 */ +#define EXTI_FTSR1_FT13_Pos (13U) +#define EXTI_FTSR1_FT13_Msk (0x1UL << EXTI_FTSR1_FT13_Pos) /*!< 0x00002000 */ +#define EXTI_FTSR1_FT13 EXTI_FTSR1_FT13_Msk /*!< Falling trigger event configuration bit of line 13 */ +#define EXTI_FTSR1_FT14_Pos (14U) +#define EXTI_FTSR1_FT14_Msk (0x1UL << EXTI_FTSR1_FT14_Pos) /*!< 0x00004000 */ +#define EXTI_FTSR1_FT14 EXTI_FTSR1_FT14_Msk /*!< Falling trigger event configuration bit of line 14 */ +#define EXTI_FTSR1_FT15_Pos (15U) +#define EXTI_FTSR1_FT15_Msk (0x1UL << EXTI_FTSR1_FT15_Pos) /*!< 0x00008000 */ +#define EXTI_FTSR1_FT15 EXTI_FTSR1_FT15_Msk /*!< Falling trigger event configuration bit of line 15 */ +#define EXTI_FTSR1_FT16_Pos (16U) +#define EXTI_FTSR1_FT16_Msk (0x1UL << EXTI_FTSR1_FT16_Pos) /*!< 0x00010000 */ +#define EXTI_FTSR1_FT16 EXTI_FTSR1_FT16_Msk /*!< Falling trigger event configuration bit of line 16 */ +#define EXTI_FTSR1_FT17_Pos (17U) +#define EXTI_FTSR1_FT17_Msk (0x1UL << EXTI_FTSR1_FT17_Pos) /*!< 0x00020000 */ +#define EXTI_FTSR1_FT17 EXTI_FTSR1_FT17_Msk /*!< Falling trigger event configuration bit of line 17 */ +#define EXTI_FTSR1_FT18_Pos (18U) +#define EXTI_FTSR1_FT18_Msk (0x1UL << EXTI_FTSR1_FT18_Pos) /*!< 0x00040000 */ +#define EXTI_FTSR1_FT18 EXTI_FTSR1_FT18_Msk /*!< Falling trigger event configuration bit of line 18 */ +#define EXTI_FTSR1_FT19_Pos (19U) +#define EXTI_FTSR1_FT19_Msk (0x1UL << EXTI_FTSR1_FT19_Pos) /*!< 0x00080000 */ +#define EXTI_FTSR1_FT19 EXTI_FTSR1_FT19_Msk /*!< Falling trigger event configuration bit of line 19 */ +#define EXTI_FTSR1_FT20_Pos (20U) +#define EXTI_FTSR1_FT20_Msk (0x1UL << EXTI_FTSR1_FT20_Pos) /*!< 0x00100000 */ +#define EXTI_FTSR1_FT20 EXTI_FTSR1_FT20_Msk /*!< Falling trigger event configuration bit of line 20 */ +#define EXTI_FTSR1_FT21_Pos (21U) +#define EXTI_FTSR1_FT21_Msk (0x1UL << EXTI_FTSR1_FT21_Pos) /*!< 0x00200000 */ +#define EXTI_FTSR1_FT21 EXTI_FTSR1_FT21_Msk /*!< Falling trigger event configuration bit of line 21 */ +#define EXTI_FTSR1_FT31_Pos (31U) +#define EXTI_FTSR1_FT31_Msk (0x1UL << EXTI_FTSR1_FT31_Pos) /*!< 0x80000000 */ +#define EXTI_FTSR1_FT31 EXTI_FTSR1_FT31_Msk /*!< Falling trigger event configuration bit of line 31 */ + +/****************** Bit definition for EXTI_SWIER1 register *****************/ +#define EXTI_SWIER1_SWI_Pos (0U) +#define EXTI_SWIER1_SWI_Msk (0x803FFFFFUL << EXTI_SWIER1_SWI_Pos) /*!< 0x803FFFFF */ +#define EXTI_SWIER1_SWI EXTI_SWIER1_SWI_Msk /*!< Software interrupt */ +#define EXTI_SWIER1_SWI0_Pos (0U) +#define EXTI_SWIER1_SWI0_Msk (0x1UL << EXTI_SWIER1_SWI0_Pos) /*!< 0x00000001 */ +#define EXTI_SWIER1_SWI0 EXTI_SWIER1_SWI0_Msk /*!< Software Interrupt on line 0 */ +#define EXTI_SWIER1_SWI1_Pos (1U) +#define EXTI_SWIER1_SWI1_Msk (0x1UL << EXTI_SWIER1_SWI1_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER1_SWI1 EXTI_SWIER1_SWI1_Msk /*!< Software Interrupt on line 1 */ +#define EXTI_SWIER1_SWI2_Pos (2U) +#define EXTI_SWIER1_SWI2_Msk (0x1UL << EXTI_SWIER1_SWI2_Pos) /*!< 0x00000004 */ +#define EXTI_SWIER1_SWI2 EXTI_SWIER1_SWI2_Msk /*!< Software Interrupt on line 2 */ +#define EXTI_SWIER1_SWI3_Pos (3U) +#define EXTI_SWIER1_SWI3_Msk (0x1UL << EXTI_SWIER1_SWI3_Pos) /*!< 0x00000008 */ +#define EXTI_SWIER1_SWI3 EXTI_SWIER1_SWI3_Msk /*!< Software Interrupt on line 3 */ +#define EXTI_SWIER1_SWI4_Pos (4U) +#define EXTI_SWIER1_SWI4_Msk (0x1UL << EXTI_SWIER1_SWI4_Pos) /*!< 0x00000010 */ +#define EXTI_SWIER1_SWI4 EXTI_SWIER1_SWI4_Msk /*!< Software Interrupt on line 4 */ +#define EXTI_SWIER1_SWI5_Pos (5U) +#define EXTI_SWIER1_SWI5_Msk (0x1UL << EXTI_SWIER1_SWI5_Pos) /*!< 0x00000020 */ +#define EXTI_SWIER1_SWI5 EXTI_SWIER1_SWI5_Msk /*!< Software Interrupt on line 5 */ +#define EXTI_SWIER1_SWI6_Pos (6U) +#define EXTI_SWIER1_SWI6_Msk (0x1UL << EXTI_SWIER1_SWI6_Pos) /*!< 0x00000040 */ +#define EXTI_SWIER1_SWI6 EXTI_SWIER1_SWI6_Msk /*!< Software Interrupt on line 6 */ +#define EXTI_SWIER1_SWI7_Pos (7U) +#define EXTI_SWIER1_SWI7_Msk (0x1UL << EXTI_SWIER1_SWI7_Pos) /*!< 0x00000080 */ +#define EXTI_SWIER1_SWI7 EXTI_SWIER1_SWI7_Msk /*!< Software Interrupt on line 7 */ +#define EXTI_SWIER1_SWI8_Pos (8U) +#define EXTI_SWIER1_SWI8_Msk (0x1UL << EXTI_SWIER1_SWI8_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER1_SWI8 EXTI_SWIER1_SWI8_Msk /*!< Software Interrupt on line 8 */ +#define EXTI_SWIER1_SWI9_Pos (9U) +#define EXTI_SWIER1_SWI9_Msk (0x1UL << EXTI_SWIER1_SWI9_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER1_SWI9 EXTI_SWIER1_SWI9_Msk /*!< Software Interrupt on line 9 */ +#define EXTI_SWIER1_SWI10_Pos (10U) +#define EXTI_SWIER1_SWI10_Msk (0x1UL << EXTI_SWIER1_SWI10_Pos) /*!< 0x00000400 */ +#define EXTI_SWIER1_SWI10 EXTI_SWIER1_SWI10_Msk /*!< Software Interrupt on line 10 */ +#define EXTI_SWIER1_SWI11_Pos (11U) +#define EXTI_SWIER1_SWI11_Msk (0x1UL << EXTI_SWIER1_SWI11_Pos) /*!< 0x00000800 */ +#define EXTI_SWIER1_SWI11 EXTI_SWIER1_SWI11_Msk /*!< Software Interrupt on line 11 */ +#define EXTI_SWIER1_SWI12_Pos (12U) +#define EXTI_SWIER1_SWI12_Msk (0x1UL << EXTI_SWIER1_SWI12_Pos) /*!< 0x00001000 */ +#define EXTI_SWIER1_SWI12 EXTI_SWIER1_SWI12_Msk /*!< Software Interrupt on line 12 */ +#define EXTI_SWIER1_SWI13_Pos (13U) +#define EXTI_SWIER1_SWI13_Msk (0x1UL << EXTI_SWIER1_SWI13_Pos) /*!< 0x00002000 */ +#define EXTI_SWIER1_SWI13 EXTI_SWIER1_SWI13_Msk /*!< Software Interrupt on line 13 */ +#define EXTI_SWIER1_SWI14_Pos (14U) +#define EXTI_SWIER1_SWI14_Msk (0x1UL << EXTI_SWIER1_SWI14_Pos) /*!< 0x00004000 */ +#define EXTI_SWIER1_SWI14 EXTI_SWIER1_SWI14_Msk /*!< Software Interrupt on line 14 */ +#define EXTI_SWIER1_SWI15_Pos (15U) +#define EXTI_SWIER1_SWI15_Msk (0x1UL << EXTI_SWIER1_SWI15_Pos) /*!< 0x00008000 */ +#define EXTI_SWIER1_SWI15 EXTI_SWIER1_SWI15_Msk /*!< Software Interrupt on line 15 */ +#define EXTI_SWIER1_SWI16_Pos (16U) +#define EXTI_SWIER1_SWI16_Msk (0x1UL << EXTI_SWIER1_SWI16_Pos) /*!< 0x00010000 */ +#define EXTI_SWIER1_SWI16 EXTI_SWIER1_SWI16_Msk /*!< Software Interrupt on line 16 */ +#define EXTI_SWIER1_SWI17_Pos (17U) +#define EXTI_SWIER1_SWI17_Msk (0x1UL << EXTI_SWIER1_SWI17_Pos) /*!< 0x00020000 */ +#define EXTI_SWIER1_SWI17 EXTI_SWIER1_SWI17_Msk /*!< Software Interrupt on line 17 */ +#define EXTI_SWIER1_SWI18_Pos (18U) +#define EXTI_SWIER1_SWI18_Msk (0x1UL << EXTI_SWIER1_SWI18_Pos) /*!< 0x00040000 */ +#define EXTI_SWIER1_SWI18 EXTI_SWIER1_SWI18_Msk /*!< Software Interrupt on line 18 */ +#define EXTI_SWIER1_SWI19_Pos (19U) +#define EXTI_SWIER1_SWI19_Msk (0x1UL << EXTI_SWIER1_SWI19_Pos) /*!< 0x00080000 */ +#define EXTI_SWIER1_SWI19 EXTI_SWIER1_SWI19_Msk /*!< Software Interrupt on line 19 */ +#define EXTI_SWIER1_SWI20_Pos (20U) +#define EXTI_SWIER1_SWI20_Msk (0x1UL << EXTI_SWIER1_SWI20_Pos) /*!< 0x00100000 */ +#define EXTI_SWIER1_SWI20 EXTI_SWIER1_SWI20_Msk /*!< Software Interrupt on line 20 */ +#define EXTI_SWIER1_SWI21_Pos (21U) +#define EXTI_SWIER1_SWI21_Msk (0x1UL << EXTI_SWIER1_SWI21_Pos) /*!< 0x00200000 */ +#define EXTI_SWIER1_SWI21 EXTI_SWIER1_SWI21_Msk /*!< Software Interrupt on line 21 */ +#define EXTI_SWIER1_SWI31_Pos (31U) +#define EXTI_SWIER1_SWI31_Msk (0x1UL << EXTI_SWIER1_SWI31_Pos) /*!< 0x80000000 */ +#define EXTI_SWIER1_SWI31 EXTI_SWIER1_SWI31_Msk /*!< Software Interrupt on line 31 */ + +/******************* Bit definition for EXTI_PR1 register *******************/ +#define EXTI_PR1_PIF_Pos (0U) +#define EXTI_PR1_PIF_Msk (0x803FFFFFUL << EXTI_PR1_PIF_Pos) /*!< 0x803FFFFF */ +#define EXTI_PR1_PIF EXTI_PR1_PIF_Msk /*!< Pending bit */ +#define EXTI_PR1_PIF0_Pos (0U) +#define EXTI_PR1_PIF0_Msk (0x1UL << EXTI_PR1_PIF0_Pos) /*!< 0x00000001 */ +#define EXTI_PR1_PIF0 EXTI_PR1_PIF0_Msk /*!< Pending bit for line 0 */ +#define EXTI_PR1_PIF1_Pos (1U) +#define EXTI_PR1_PIF1_Msk (0x1UL << EXTI_PR1_PIF1_Pos) /*!< 0x00000002 */ +#define EXTI_PR1_PIF1 EXTI_PR1_PIF1_Msk /*!< Pending bit for line 1 */ +#define EXTI_PR1_PIF2_Pos (2U) +#define EXTI_PR1_PIF2_Msk (0x1UL << EXTI_PR1_PIF2_Pos) /*!< 0x00000004 */ +#define EXTI_PR1_PIF2 EXTI_PR1_PIF2_Msk /*!< Pending bit for line 2 */ +#define EXTI_PR1_PIF3_Pos (3U) +#define EXTI_PR1_PIF3_Msk (0x1UL << EXTI_PR1_PIF3_Pos) /*!< 0x00000008 */ +#define EXTI_PR1_PIF3 EXTI_PR1_PIF3_Msk /*!< Pending bit for line 3 */ +#define EXTI_PR1_PIF4_Pos (4U) +#define EXTI_PR1_PIF4_Msk (0x1UL << EXTI_PR1_PIF4_Pos) /*!< 0x00000010 */ +#define EXTI_PR1_PIF4 EXTI_PR1_PIF4_Msk /*!< Pending bit for line 4 */ +#define EXTI_PR1_PIF5_Pos (5U) +#define EXTI_PR1_PIF5_Msk (0x1UL << EXTI_PR1_PIF5_Pos) /*!< 0x00000020 */ +#define EXTI_PR1_PIF5 EXTI_PR1_PIF5_Msk /*!< Pending bit for line 5 */ +#define EXTI_PR1_PIF6_Pos (6U) +#define EXTI_PR1_PIF6_Msk (0x1UL << EXTI_PR1_PIF6_Pos) /*!< 0x00000040 */ +#define EXTI_PR1_PIF6 EXTI_PR1_PIF6_Msk /*!< Pending bit for line 6 */ +#define EXTI_PR1_PIF7_Pos (7U) +#define EXTI_PR1_PIF7_Msk (0x1UL << EXTI_PR1_PIF7_Pos) /*!< 0x00000080 */ +#define EXTI_PR1_PIF7 EXTI_PR1_PIF7_Msk /*!< Pending bit for line 7 */ +#define EXTI_PR1_PIF8_Pos (8U) +#define EXTI_PR1_PIF8_Msk (0x1UL << EXTI_PR1_PIF8_Pos) /*!< 0x00000100 */ +#define EXTI_PR1_PIF8 EXTI_PR1_PIF8_Msk /*!< Pending bit for line 8 */ +#define EXTI_PR1_PIF9_Pos (9U) +#define EXTI_PR1_PIF9_Msk (0x1UL << EXTI_PR1_PIF9_Pos) /*!< 0x00000200 */ +#define EXTI_PR1_PIF9 EXTI_PR1_PIF9_Msk /*!< Pending bit for line 9 */ +#define EXTI_PR1_PIF10_Pos (10U) +#define EXTI_PR1_PIF10_Msk (0x1UL << EXTI_PR1_PIF10_Pos) /*!< 0x00000400 */ +#define EXTI_PR1_PIF10 EXTI_PR1_PIF10_Msk /*!< Pending bit for line 10 */ +#define EXTI_PR1_PIF11_Pos (11U) +#define EXTI_PR1_PIF11_Msk (0x1UL << EXTI_PR1_PIF11_Pos) /*!< 0x00000800 */ +#define EXTI_PR1_PIF11 EXTI_PR1_PIF11_Msk /*!< Pending bit for line 11 */ +#define EXTI_PR1_PIF12_Pos (12U) +#define EXTI_PR1_PIF12_Msk (0x1UL << EXTI_PR1_PIF12_Pos) /*!< 0x00001000 */ +#define EXTI_PR1_PIF12 EXTI_PR1_PIF12_Msk /*!< Pending bit for line 12 */ +#define EXTI_PR1_PIF13_Pos (13U) +#define EXTI_PR1_PIF13_Msk (0x1UL << EXTI_PR1_PIF13_Pos) /*!< 0x00002000 */ +#define EXTI_PR1_PIF13 EXTI_PR1_PIF13_Msk /*!< Pending bit for line 13 */ +#define EXTI_PR1_PIF14_Pos (14U) +#define EXTI_PR1_PIF14_Msk (0x1UL << EXTI_PR1_PIF14_Pos) /*!< 0x00004000 */ +#define EXTI_PR1_PIF14 EXTI_PR1_PIF14_Msk /*!< Pending bit for line 14 */ +#define EXTI_PR1_PIF15_Pos (15U) +#define EXTI_PR1_PIF15_Msk (0x1UL << EXTI_PR1_PIF15_Pos) /*!< 0x00008000 */ +#define EXTI_PR1_PIF15 EXTI_PR1_PIF15_Msk /*!< Pending bit for line 15 */ +#define EXTI_PR1_PIF16_Pos (16U) +#define EXTI_PR1_PIF16_Msk (0x1UL << EXTI_PR1_PIF16_Pos) /*!< 0x00010000 */ +#define EXTI_PR1_PIF16 EXTI_PR1_PIF16_Msk /*!< Pending bit for line 16 */ +#define EXTI_PR1_PIF17_Pos (17U) +#define EXTI_PR1_PIF17_Msk (0x1UL << EXTI_PR1_PIF17_Pos) /*!< 0x00020000 */ +#define EXTI_PR1_PIF17 EXTI_PR1_PIF17_Msk /*!< Pending bit for line 17 */ +#define EXTI_PR1_PIF18_Pos (18U) +#define EXTI_PR1_PIF18_Msk (0x1UL << EXTI_PR1_PIF18_Pos) /*!< 0x00040000 */ +#define EXTI_PR1_PIF18 EXTI_PR1_PIF18_Msk /*!< Pending bit for line 18 */ +#define EXTI_PR1_PIF19_Pos (19U) +#define EXTI_PR1_PIF19_Msk (0x1UL << EXTI_PR1_PIF19_Pos) /*!< 0x00080000 */ +#define EXTI_PR1_PIF19 EXTI_PR1_PIF19_Msk /*!< Pending bit for line 19 */ +#define EXTI_PR1_PIF20_Pos (20U) +#define EXTI_PR1_PIF20_Msk (0x1UL << EXTI_PR1_PIF20_Pos) /*!< 0x00100000 */ +#define EXTI_PR1_PIF20 EXTI_PR1_PIF20_Msk /*!< Pending bit for line 20 */ +#define EXTI_PR1_PIF21_Pos (21U) +#define EXTI_PR1_PIF21_Msk (0x1UL << EXTI_PR1_PIF21_Pos) /*!< 0x00200000 */ +#define EXTI_PR1_PIF21 EXTI_PR1_PIF21_Msk /*!< Pending bit for line 21 */ +#define EXTI_PR1_PIF31_Pos (31U) +#define EXTI_PR1_PIF31_Msk (0x1UL << EXTI_PR1_PIF31_Pos) /*!< 0x80000000 */ +#define EXTI_PR1_PIF31 EXTI_PR1_PIF31_Msk /*!< Pending bit for line 31 */ + +/****************** Bit definition for EXTI_RTSR2 register ******************/ +#define EXTI_RTSR2_RT_Pos (0U) +#define EXTI_RTSR2_RT_Msk (0x302UL << EXTI_RTSR2_RT_Pos) /*!< 0x00000302 */ +#define EXTI_RTSR2_RT EXTI_RTSR2_RT_Msk /*!< Rising trigger event configuration bit */ +#define EXTI_RTSR2_RT33_Pos (1U) +#define EXTI_RTSR2_RT33_Msk (0x1UL << EXTI_RTSR2_RT33_Pos) /*!< 0x00000002 */ +#define EXTI_RTSR2_RT33 EXTI_RTSR2_RT33_Msk /*!< Rising trigger event configuration bit of line 33 */ +#define EXTI_RTSR2_RT40_Pos (8U) +#define EXTI_RTSR2_RT40_Msk (0x1UL << EXTI_RTSR2_RT40_Pos) /*!< 0x00000100 */ +#define EXTI_RTSR2_RT40 EXTI_RTSR2_RT40_Msk /*!< Rising trigger event configuration bit of line 40 */ +#define EXTI_RTSR2_RT41_Pos (9U) +#define EXTI_RTSR2_RT41_Msk (0x1UL << EXTI_RTSR2_RT41_Pos) /*!< 0x00000200 */ +#define EXTI_RTSR2_RT41 EXTI_RTSR2_RT41_Msk /*!< Rising trigger event configuration bit of line 41 */ + +/****************** Bit definition for EXTI_FTSR2 register ******************/ +#define EXTI_FTSR2_FT_Pos (0U) +#define EXTI_FTSR2_FT_Msk (0x302UL << EXTI_FTSR2_FT_Pos) /*!< 0x00000302 */ +#define EXTI_FTSR2_FT EXTI_FTSR2_FT_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_FTSR2_FT33_Pos (1U) +#define EXTI_FTSR2_FT33_Msk (0x1UL << EXTI_FTSR2_FT33_Pos) /*!< 0x00000002 */ +#define EXTI_FTSR2_FT33 EXTI_FTSR2_FT33_Msk /*!< Falling trigger event configuration bit of line 33 */ +#define EXTI_FTSR2_FT40_Pos (8U) +#define EXTI_FTSR2_FT40_Msk (0x1UL << EXTI_FTSR2_FT40_Pos) /*!< 0x00000100 */ +#define EXTI_FTSR2_FT40 EXTI_FTSR2_FT40_Msk /*!< Falling trigger event configuration bit of line 40 */ +#define EXTI_FTSR2_FT41_Pos (9U) +#define EXTI_FTSR2_FT41_Msk (0x1UL << EXTI_FTSR2_FT41_Pos) /*!< 0x00000200 */ +#define EXTI_FTSR2_FT41 EXTI_FTSR2_FT41_Msk /*!< Falling trigger event configuration bit of line 41 */ + +/****************** Bit definition for EXTI_SWIER2 register *****************/ +#define EXTI_SWIER2_SWI_Pos (0U) +#define EXTI_SWIER2_SWI_Msk (0x302UL << EXTI_SWIER2_SWI_Pos) /*!< 0x00000302 */ +#define EXTI_SWIER2_SWI EXTI_SWIER2_SWI_Msk /*!< Falling trigger event configuration bit */ +#define EXTI_SWIER2_SWI33_Pos (1U) +#define EXTI_SWIER2_SWI33_Msk (0x1UL << EXTI_SWIER2_SWI33_Pos) /*!< 0x00000002 */ +#define EXTI_SWIER2_SWI33 EXTI_SWIER2_SWI33_Msk /*!< Software Interrupt on line 33 */ +#define EXTI_SWIER2_SWI40_Pos (8U) +#define EXTI_SWIER2_SWI40_Msk (0x1UL << EXTI_SWIER2_SWI40_Pos) /*!< 0x00000100 */ +#define EXTI_SWIER2_SWI40 EXTI_SWIER2_SWI40_Msk /*!< Software Interrupt on line 40 */ +#define EXTI_SWIER2_SWI41_Pos (9U) +#define EXTI_SWIER2_SWI41_Msk (0x1UL << EXTI_SWIER2_SWI41_Pos) /*!< 0x00000200 */ +#define EXTI_SWIER2_SWI41 EXTI_SWIER2_SWI41_Msk /*!< Software Interrupt on line 41 */ + +/******************* Bit definition for EXTI_PR2 register *******************/ +#define EXTI_PR2_PIF_Pos (0U) +#define EXTI_PR2_PIF_Msk (0x302UL << EXTI_PR2_PIF_Pos) /*!< 0x00000302 */ +#define EXTI_PR2_PIF EXTI_PR2_PIF_Msk /*!< Pending bit */ +#define EXTI_PR2_PIF33_Pos (1U) +#define EXTI_PR2_PIF33_Msk (0x1UL << EXTI_PR2_PIF33_Pos) /*!< 0x00000002 */ +#define EXTI_PR2_PIF33 EXTI_PR2_PIF33_Msk /*!< Pending bit for line 33 */ +#define EXTI_PR2_PIF40_Pos (8U) +#define EXTI_PR2_PIF40_Msk (0x1UL << EXTI_PR2_PIF40_Pos) /*!< 0x00000100 */ +#define EXTI_PR2_PIF40 EXTI_PR2_PIF40_Msk /*!< Pending bit for line 40 */ +#define EXTI_PR2_PIF41_Pos (9U) +#define EXTI_PR2_PIF41_Msk (0x1UL << EXTI_PR2_PIF41_Pos) /*!< 0x00000200 */ +#define EXTI_PR2_PIF41 EXTI_PR2_PIF41_Msk /*!< Pending bit for line 41 */ + +/******************** Bits definition for EXTI_IMR1 register ****************/ +#define EXTI_IMR1_Pos (0U) +#define EXTI_IMR1_Msk (0xFFFFFFFFUL << EXTI_IMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_IMR1_IM EXTI_IMR1_Msk /*!< CPU1 wakeup with interrupt Mask on Event */ +#define EXTI_IMR1_IM0_Pos (0U) +#define EXTI_IMR1_IM0_Msk (0x1UL << EXTI_IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_IMR1_IM0 EXTI_IMR1_IM0_Msk /*!< CPU1 Interrupt Mask on line 0 */ +#define EXTI_IMR1_IM1_Pos (1U) +#define EXTI_IMR1_IM1_Msk (0x1UL << EXTI_IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_IMR1_IM1 EXTI_IMR1_IM1_Msk /*!< CPU1 Interrupt Mask on line 1 */ +#define EXTI_IMR1_IM2_Pos (2U) +#define EXTI_IMR1_IM2_Msk (0x1UL << EXTI_IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_IMR1_IM2 EXTI_IMR1_IM2_Msk /*!< CPU1 Interrupt Mask on line 2 */ +#define EXTI_IMR1_IM3_Pos (3U) +#define EXTI_IMR1_IM3_Msk (0x1UL << EXTI_IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_IMR1_IM3 EXTI_IMR1_IM3_Msk /*!< CPU1 Interrupt Mask on line 3 */ +#define EXTI_IMR1_IM4_Pos (4U) +#define EXTI_IMR1_IM4_Msk (0x1UL << EXTI_IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_IMR1_IM4 EXTI_IMR1_IM4_Msk /*!< CPU1 Interrupt Mask on line 4 */ +#define EXTI_IMR1_IM5_Pos (5U) +#define EXTI_IMR1_IM5_Msk (0x1UL << EXTI_IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_IMR1_IM5 EXTI_IMR1_IM5_Msk /*!< CPU1 Interrupt Mask on line 5 */ +#define EXTI_IMR1_IM6_Pos (6U) +#define EXTI_IMR1_IM6_Msk (0x1UL << EXTI_IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_IMR1_IM6 EXTI_IMR1_IM6_Msk /*!< CPU1 Interrupt Mask on line 6 */ +#define EXTI_IMR1_IM7_Pos (7U) +#define EXTI_IMR1_IM7_Msk (0x1UL << EXTI_IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_IMR1_IM7 EXTI_IMR1_IM7_Msk /*!< CPU1 Interrupt Mask on line 7 */ +#define EXTI_IMR1_IM8_Pos (8U) +#define EXTI_IMR1_IM8_Msk (0x1UL << EXTI_IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_IMR1_IM8 EXTI_IMR1_IM8_Msk /*!< CPU1 Interrupt Mask on line 8 */ +#define EXTI_IMR1_IM9_Pos (9U) +#define EXTI_IMR1_IM9_Msk (0x1UL << EXTI_IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_IMR1_IM9 EXTI_IMR1_IM9_Msk /*!< CPU1 Interrupt Mask on line 9 */ +#define EXTI_IMR1_IM10_Pos (10U) +#define EXTI_IMR1_IM10_Msk (0x1UL << EXTI_IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_IMR1_IM10 EXTI_IMR1_IM10_Msk /*!< CPU1 Interrupt Mask on line 10 */ +#define EXTI_IMR1_IM11_Pos (11U) +#define EXTI_IMR1_IM11_Msk (0x1UL << EXTI_IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_IMR1_IM11 EXTI_IMR1_IM11_Msk /*!< CPU1 Interrupt Mask on line 11 */ +#define EXTI_IMR1_IM12_Pos (12U) +#define EXTI_IMR1_IM12_Msk (0x1UL << EXTI_IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_IMR1_IM12 EXTI_IMR1_IM12_Msk /*!< CPU1 Interrupt Mask on line 12 */ +#define EXTI_IMR1_IM13_Pos (13U) +#define EXTI_IMR1_IM13_Msk (0x1UL << EXTI_IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_IMR1_IM13 EXTI_IMR1_IM13_Msk /*!< CPU1 Interrupt Mask on line 13 */ +#define EXTI_IMR1_IM14_Pos (14U) +#define EXTI_IMR1_IM14_Msk (0x1UL << EXTI_IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_IMR1_IM14 EXTI_IMR1_IM14_Msk /*!< CPU1 Interrupt Mask on line 14 */ +#define EXTI_IMR1_IM15_Pos (15U) +#define EXTI_IMR1_IM15_Msk (0x1UL << EXTI_IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_IMR1_IM15 EXTI_IMR1_IM15_Msk /*!< CPU1 Interrupt Mask on line 15 */ +#define EXTI_IMR1_IM16_Pos (16U) +#define EXTI_IMR1_IM16_Msk (0x1UL << EXTI_IMR1_IM16_Pos) /*!< 0x00010000 */ +#define EXTI_IMR1_IM16 EXTI_IMR1_IM16_Msk /*!< CPU1 Interrupt Mask on line 16 */ +#define EXTI_IMR1_IM17_Pos (17U) +#define EXTI_IMR1_IM17_Msk (0x1UL << EXTI_IMR1_IM17_Pos) /*!< 0x00020000 */ +#define EXTI_IMR1_IM17 EXTI_IMR1_IM17_Msk /*!< CPU1 Interrupt Mask on line 17 */ +#define EXTI_IMR1_IM18_Pos (18U) +#define EXTI_IMR1_IM18_Msk (0x1UL << EXTI_IMR1_IM18_Pos) /*!< 0x00040000 */ +#define EXTI_IMR1_IM18 EXTI_IMR1_IM18_Msk /*!< CPU1 Interrupt Mask on line 18 */ +#define EXTI_IMR1_IM19_Pos (19U) +#define EXTI_IMR1_IM19_Msk (0x1UL << EXTI_IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_IMR1_IM19 EXTI_IMR1_IM19_Msk /*!< CPU1 Interrupt Mask on line 19 */ +#define EXTI_IMR1_IM20_Pos (20U) +#define EXTI_IMR1_IM20_Msk (0x1UL << EXTI_IMR1_IM20_Pos) /*!< 0x00100000 */ +#define EXTI_IMR1_IM20 EXTI_IMR1_IM20_Msk /*!< CPU1 Interrupt Mask on line 20 */ +#define EXTI_IMR1_IM21_Pos (21U) +#define EXTI_IMR1_IM21_Msk (0x1UL << EXTI_IMR1_IM21_Pos) /*!< 0x00200000 */ +#define EXTI_IMR1_IM21 EXTI_IMR1_IM21_Msk /*!< CPU1 Interrupt Mask on line 21 */ +#define EXTI_IMR1_IM22_Pos (22U) +#define EXTI_IMR1_IM22_Msk (0x1UL << EXTI_IMR1_IM22_Pos) /*!< 0x00400000 */ +#define EXTI_IMR1_IM22 EXTI_IMR1_IM22_Msk /*!< CPU1 Interrupt Mask on line 22 */ +#define EXTI_IMR1_IM23_Pos (23U) +#define EXTI_IMR1_IM23_Msk (0x1UL << EXTI_IMR1_IM23_Pos) /*!< 0x00800000 */ +#define EXTI_IMR1_IM23 EXTI_IMR1_IM23_Msk /*!< CPU1 Interrupt Mask on line 23 */ +#define EXTI_IMR1_IM24_Pos (24U) +#define EXTI_IMR1_IM24_Msk (0x1UL << EXTI_IMR1_IM24_Pos) /*!< 0x01000000 */ +#define EXTI_IMR1_IM24 EXTI_IMR1_IM24_Msk /*!< CPU1 Interrupt Mask on line 24 */ +#define EXTI_IMR1_IM25_Pos (25U) +#define EXTI_IMR1_IM25_Msk (0x1UL << EXTI_IMR1_IM25_Pos) /*!< 0x02000000 */ +#define EXTI_IMR1_IM25 EXTI_IMR1_IM25_Msk /*!< CPU1 Interrupt Mask on line 25 */ +#define EXTI_IMR1_IM28_Pos (28U) +#define EXTI_IMR1_IM28_Msk (0x1UL << EXTI_IMR1_IM28_Pos) /*!< 0x10000000 */ +#define EXTI_IMR1_IM28 EXTI_IMR1_IM28_Msk /*!< CPU1 Interrupt Mask on line 28 */ +#define EXTI_IMR1_IM29_Pos (29U) +#define EXTI_IMR1_IM29_Msk (0x1UL << EXTI_IMR1_IM29_Pos) /*!< 0x20000000 */ +#define EXTI_IMR1_IM29 EXTI_IMR1_IM29_Msk /*!< CPU1 Interrupt Mask on line 29 */ +#define EXTI_IMR1_IM30_Pos (30U) +#define EXTI_IMR1_IM30_Msk (0x1UL << EXTI_IMR1_IM30_Pos) /*!< 0x40000000 */ +#define EXTI_IMR1_IM30 EXTI_IMR1_IM30_Msk /*!< CPU1 Interrupt Mask on line 30 */ +#define EXTI_IMR1_IM31_Pos (31U) +#define EXTI_IMR1_IM31_Msk (0x1UL << EXTI_IMR1_IM31_Pos) /*!< 0x80000000 */ +#define EXTI_IMR1_IM31 EXTI_IMR1_IM31_Msk /*!< CPU1 Interrupt Mask on line 31 */ + +/******************** Bits definition for EXTI_EMR1 register ****************/ +#define EXTI_EMR1_Pos (0U) +#define EXTI_EMR1_Msk (0x003EFFFFUL << EXTI_EMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_EMR1_EM EXTI_EMR1_Msk /*!< CPU1 Event Mask */ +#define EXTI_EMR1_EM0_Pos (0U) +#define EXTI_EMR1_EM0_Msk (0x1UL << EXTI_EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_EMR1_EM0 EXTI_EMR1_EM0_Msk /*!< CPU1 Event Mask on line 0 */ +#define EXTI_EMR1_EM1_Pos (1U) +#define EXTI_EMR1_EM1_Msk (0x1UL << EXTI_EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_EMR1_EM1 EXTI_EMR1_EM1_Msk /*!< CPU1 Event Mask on line 1 */ +#define EXTI_EMR1_EM2_Pos (2U) +#define EXTI_EMR1_EM2_Msk (0x1UL << EXTI_EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_EMR1_EM2 EXTI_EMR1_EM2_Msk /*!< CPU1 Event Mask on line 2 */ +#define EXTI_EMR1_EM3_Pos (3U) +#define EXTI_EMR1_EM3_Msk (0x1UL << EXTI_EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_EMR1_EM3 EXTI_EMR1_EM3_Msk /*!< CPU1 Event Mask on line 3 */ +#define EXTI_EMR1_EM4_Pos (4U) +#define EXTI_EMR1_EM4_Msk (0x1UL << EXTI_EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_EMR1_EM4 EXTI_EMR1_EM4_Msk /*!< CPU1 Event Mask on line 4 */ +#define EXTI_EMR1_EM5_Pos (5U) +#define EXTI_EMR1_EM5_Msk (0x1UL << EXTI_EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_EMR1_EM5 EXTI_EMR1_EM5_Msk /*!< CPU1 Event Mask on line 5 */ +#define EXTI_EMR1_EM6_Pos (6U) +#define EXTI_EMR1_EM6_Msk (0x1UL << EXTI_EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_EMR1_EM6 EXTI_EMR1_EM6_Msk /*!< CPU1 Event Mask on line 6 */ +#define EXTI_EMR1_EM7_Pos (7U) +#define EXTI_EMR1_EM7_Msk (0x1UL << EXTI_EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_EMR1_EM7 EXTI_EMR1_EM7_Msk /*!< CPU1 Event Mask on line 7 */ +#define EXTI_EMR1_EM8_Pos (8U) +#define EXTI_EMR1_EM8_Msk (0x1UL << EXTI_EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_EMR1_EM8 EXTI_EMR1_EM8_Msk /*!< CPU1 Event Mask on line 8 */ +#define EXTI_EMR1_EM9_Pos (9U) +#define EXTI_EMR1_EM9_Msk (0x1UL << EXTI_EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_EMR1_EM9 EXTI_EMR1_EM9_Msk /*!< CPU1 Event Mask on line 9 */ +#define EXTI_EMR1_EM10_Pos (10U) +#define EXTI_EMR1_EM10_Msk (0x1UL << EXTI_EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_EMR1_EM10 EXTI_EMR1_EM10_Msk /*!< CPU1 Event Mask on line 10 */ +#define EXTI_EMR1_EM11_Pos (11U) +#define EXTI_EMR1_EM11_Msk (0x1UL << EXTI_EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_EMR1_EM11 EXTI_EMR1_EM11_Msk /*!< CPU1 Event Mask on line 11 */ +#define EXTI_EMR1_EM12_Pos (12U) +#define EXTI_EMR1_EM12_Msk (0x1UL << EXTI_EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_EMR1_EM12 EXTI_EMR1_EM12_Msk /*!< CPU1 Event Mask on line 12 */ +#define EXTI_EMR1_EM13_Pos (13U) +#define EXTI_EMR1_EM13_Msk (0x1UL << EXTI_EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_EMR1_EM13 EXTI_EMR1_EM13_Msk /*!< CPU1 Event Mask on line 13 */ +#define EXTI_EMR1_EM14_Pos (14U) +#define EXTI_EMR1_EM14_Msk (0x1UL << EXTI_EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_EMR1_EM14 EXTI_EMR1_EM14_Msk /*!< CPU1 Event Mask on line 14 */ +#define EXTI_EMR1_EM15_Pos (15U) +#define EXTI_EMR1_EM15_Msk (0x1UL << EXTI_EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_EMR1_EM15 EXTI_EMR1_EM15_Msk /*!< CPU1 Event Mask on line 15 */ +#define EXTI_EMR1_EM17_Pos (17U) +#define EXTI_EMR1_EM17_Msk (0x1UL << EXTI_EMR1_EM17_Pos) /*!< 0x00020000 */ +#define EXTI_EMR1_EM17 EXTI_EMR1_EM17_Msk /*!< CPU1 Event Mask on line 17 */ +#define EXTI_EMR1_EM18_Pos (18U) +#define EXTI_EMR1_EM18_Msk (0x1UL << EXTI_EMR1_EM18_Pos) /*!< 0x00040000 */ +#define EXTI_EMR1_EM18 EXTI_EMR1_EM18_Msk /*!< CPU1 Event Mask on line 18 */ +#define EXTI_EMR1_EM19_Pos (19U) +#define EXTI_EMR1_EM19_Msk (0x1UL << EXTI_EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_EMR1_EM19 EXTI_EMR1_EM19_Msk /*!< CPU1 Event Mask on line 19 */ +#define EXTI_EMR1_EM20_Pos (20U) +#define EXTI_EMR1_EM20_Msk (0x1UL << EXTI_EMR1_EM20_Pos) /*!< 0x00100000 */ +#define EXTI_EMR1_EM20 EXTI_EMR1_EM20_Msk /*!< CPU1 Event Mask on line 20 */ +#define EXTI_EMR1_EM21_Pos (21U) +#define EXTI_EMR1_EM21_Msk (0x1UL << EXTI_EMR1_EM21_Pos) /*!< 0x00200000 */ +#define EXTI_EMR1_EM21 EXTI_EMR1_EM21_Msk /*!< CPU1 Event Mask on line 21 */ + +/******************** Bits definition for EXTI_IMR2 register ****************/ +#define EXTI_IMR2_Pos (0U) +#define EXTI_IMR2_Msk (0x0001FFFFUL << EXTI_IMR2_Pos) /*!< 0x0001FFFF */ +#define EXTI_IMR2_IM EXTI_IMR2_Msk /*!< CPU1 Interrupt Mask */ +#define EXTI_IMR2_IM33_Pos (1U) +#define EXTI_IMR2_IM33_Msk (0x1UL << EXTI_IMR2_IM33_Pos) /*!< 0x00000002 */ +#define EXTI_IMR2_IM33 EXTI_IMR2_IM33_Msk /*!< CPU1 Interrupt Mask on line 33 */ +#define EXTI_IMR2_IM36_Pos (4U) +#define EXTI_IMR2_IM36_Msk (0x1UL << EXTI_IMR2_IM36_Pos) /*!< 0x00000010 */ +#define EXTI_IMR2_IM36 EXTI_IMR2_IM36_Msk /*!< CPU1 Interrupt Mask on line 36 */ +#define EXTI_IMR2_IM37_Pos (5U) +#define EXTI_IMR2_IM37_Msk (0x1UL << EXTI_IMR2_IM37_Pos) /*!< 0x00000020 */ +#define EXTI_IMR2_IM37 EXTI_IMR2_IM37_Msk /*!< CPU1 Interrupt Mask on line 37 */ +#define EXTI_IMR2_IM38_Pos (6U) +#define EXTI_IMR2_IM38_Msk (0x1UL << EXTI_IMR2_IM38_Pos) /*!< 0x00000040 */ +#define EXTI_IMR2_IM38 EXTI_IMR2_IM38_Msk /*!< CPU1 Interrupt Mask on line 38 */ +#define EXTI_IMR2_IM39_Pos (7U) +#define EXTI_IMR2_IM39_Msk (0x1UL << EXTI_IMR2_IM39_Pos) /*!< 0x00000080 */ +#define EXTI_IMR2_IM39 EXTI_IMR2_IM39_Msk /*!< CPU1 Interrupt Mask on line 39 */ +#define EXTI_IMR2_IM40_Pos (8U) +#define EXTI_IMR2_IM40_Msk (0x1UL << EXTI_IMR2_IM40_Pos) /*!< 0x00000100 */ +#define EXTI_IMR2_IM40 EXTI_IMR2_IM40_Msk /*!< CPU1 Interrupt Mask on line 40 */ +#define EXTI_IMR2_IM41_Pos (9U) +#define EXTI_IMR2_IM41_Msk (0x1UL << EXTI_IMR2_IM41_Pos) /*!< 0x00000200 */ +#define EXTI_IMR2_IM41 EXTI_IMR2_IM41_Msk /*!< CPU1 Interrupt Mask on line 41 */ +#define EXTI_IMR2_IM42_Pos (10U) +#define EXTI_IMR2_IM42_Msk (0x1UL << EXTI_IMR2_IM42_Pos) /*!< 0x00000400 */ +#define EXTI_IMR2_IM42 EXTI_IMR2_IM42_Msk /*!< CPU1 Interrupt Mask on line 42 */ +#define EXTI_IMR2_IM43_Pos (11U) +#define EXTI_IMR2_IM43_Msk (0x1UL << EXTI_IMR2_IM43_Pos) /*!< 0x00000800 */ +#define EXTI_IMR2_IM43 EXTI_IMR2_IM43_Msk /*!< CPU1 Interrupt Mask on line 43 */ +#define EXTI_IMR2_IM44_Pos (12U) +#define EXTI_IMR2_IM44_Msk (0x1UL << EXTI_IMR2_IM44_Pos) /*!< 0x00001000 */ +#define EXTI_IMR2_IM44 EXTI_IMR2_IM44_Msk /*!< CPU1 Interrupt Mask on line 44 */ +#define EXTI_IMR2_IM45_Pos (13U) +#define EXTI_IMR2_IM45_Msk (0x1UL << EXTI_IMR2_IM45_Pos) /*!< 0x00002000 */ +#define EXTI_IMR2_IM45 EXTI_IMR2_IM45_Msk /*!< CPU1 Interrupt Mask on line 45 */ +#define EXTI_IMR2_IM46_Pos (14U) +#define EXTI_IMR2_IM46_Msk (0x1UL << EXTI_IMR2_IM46_Pos) /*!< 0x00004000 */ +#define EXTI_IMR2_IM46 EXTI_IMR2_IM46_Msk /*!< CPU1 Interrupt Mask on line 46 */ +#define EXTI_IMR2_IM48_Pos (16U) +#define EXTI_IMR2_IM48_Msk (0x1UL << EXTI_IMR2_IM48_Pos) /*!< 0x00010000 */ +#define EXTI_IMR2_IM48 EXTI_IMR2_IM48_Msk /*!< CPU1 Interrupt Mask on line 48 */ + +/******************** Bits definition for EXTI_EMR2 register ****************/ +#define EXTI_EMR2_Pos (0U) +#define EXTI_EMR2_Msk (0x00000300UL << EXTI_EMR2_Pos) /*!< 0x000003000 */ +#define EXTI_EMR2_EM EXTI_EMR2_Msk /*!< CPU1 Interrupt Mask */ +#define EXTI_EMR2_EM40_Pos (8U) +#define EXTI_EMR2_EM40_Msk (0x1UL << EXTI_EMR2_EM40_Pos) /*!< 0x00000100 */ +#define EXTI_EMR2_EM40 EXTI_EMR2_EM40_Msk /*!< CPU1 Event Mask on line 40 */ +#define EXTI_EMR2_EM41_Pos (9U) +#define EXTI_EMR2_EM41_Msk (0x1UL << EXTI_EMR2_EM41_Pos) /*!< 0x00000200 */ +#define EXTI_EMR2_EM41 EXTI_EMR2_EM41_Msk /*!< CPU1 Event Mask on line 41 */ + +/******************** Bits definition for EXTI_C2IMR1 register **************/ +#define EXTI_C2IMR1_Pos (0U) +#define EXTI_C2IMR1_Msk (0xFFFFFFFFUL << EXTI_C2IMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_C2IMR1_IM EXTI_C2IMR1_Msk /*!< CPU2 wakeup with interrupt Mask on Event */ +#define EXTI_C2IMR1_IM0_Pos (0U) +#define EXTI_C2IMR1_IM0_Msk (0x1UL << EXTI_C2IMR1_IM0_Pos) /*!< 0x00000001 */ +#define EXTI_C2IMR1_IM0 EXTI_C2IMR1_IM0_Msk /*!< CPU2 Interrupt Mask on line 0 */ +#define EXTI_C2IMR1_IM1_Pos (1U) +#define EXTI_C2IMR1_IM1_Msk (0x1UL << EXTI_C2IMR1_IM1_Pos) /*!< 0x00000002 */ +#define EXTI_C2IMR1_IM1 EXTI_C2IMR1_IM1_Msk /*!< CPU2 Interrupt Mask on line 1 */ +#define EXTI_C2IMR1_IM2_Pos (2U) +#define EXTI_C2IMR1_IM2_Msk (0x1UL << EXTI_C2IMR1_IM2_Pos) /*!< 0x00000004 */ +#define EXTI_C2IMR1_IM2 EXTI_C2IMR1_IM2_Msk /*!< CPU2 Interrupt Mask on line 2 */ +#define EXTI_C2IMR1_IM3_Pos (3U) +#define EXTI_C2IMR1_IM3_Msk (0x1UL << EXTI_C2IMR1_IM3_Pos) /*!< 0x00000008 */ +#define EXTI_C2IMR1_IM3 EXTI_C2IMR1_IM3_Msk /*!< CPU2 Interrupt Mask on line 3 */ +#define EXTI_C2IMR1_IM4_Pos (4U) +#define EXTI_C2IMR1_IM4_Msk (0x1UL << EXTI_C2IMR1_IM4_Pos) /*!< 0x00000010 */ +#define EXTI_C2IMR1_IM4 EXTI_C2IMR1_IM4_Msk /*!< CPU2 Interrupt Mask on line 4 */ +#define EXTI_C2IMR1_IM5_Pos (5U) +#define EXTI_C2IMR1_IM5_Msk (0x1UL << EXTI_C2IMR1_IM5_Pos) /*!< 0x00000020 */ +#define EXTI_C2IMR1_IM5 EXTI_C2IMR1_IM5_Msk /*!< CPU2 Interrupt Mask on line 5 */ +#define EXTI_C2IMR1_IM6_Pos (6U) +#define EXTI_C2IMR1_IM6_Msk (0x1UL << EXTI_C2IMR1_IM6_Pos) /*!< 0x00000040 */ +#define EXTI_C2IMR1_IM6 EXTI_C2IMR1_IM6_Msk /*!< CPU2 Interrupt Mask on line 6 */ +#define EXTI_C2IMR1_IM7_Pos (7U) +#define EXTI_C2IMR1_IM7_Msk (0x1UL << EXTI_C2IMR1_IM7_Pos) /*!< 0x00000080 */ +#define EXTI_C2IMR1_IM7 EXTI_C2IMR1_IM7_Msk /*!< CPU2 Interrupt Mask on line 7 */ +#define EXTI_C2IMR1_IM8_Pos (8U) +#define EXTI_C2IMR1_IM8_Msk (0x1UL << EXTI_C2IMR1_IM8_Pos) /*!< 0x00000100 */ +#define EXTI_C2IMR1_IM8 EXTI_C2IMR1_IM8_Msk /*!< CPU2 Interrupt Mask on line 8 */ +#define EXTI_C2IMR1_IM9_Pos (9U) +#define EXTI_C2IMR1_IM9_Msk (0x1UL << EXTI_C2IMR1_IM9_Pos) /*!< 0x00000200 */ +#define EXTI_C2IMR1_IM9 EXTI_C2IMR1_IM9_Msk /*!< CPU2 Interrupt Mask on line 9 */ +#define EXTI_C2IMR1_IM10_Pos (10U) +#define EXTI_C2IMR1_IM10_Msk (0x1UL << EXTI_C2IMR1_IM10_Pos) /*!< 0x00000400 */ +#define EXTI_C2IMR1_IM10 EXTI_C2IMR1_IM10_Msk /*!< CPU2 Interrupt Mask on line 10 */ +#define EXTI_C2IMR1_IM11_Pos (11U) +#define EXTI_C2IMR1_IM11_Msk (0x1UL << EXTI_C2IMR1_IM11_Pos) /*!< 0x00000800 */ +#define EXTI_C2IMR1_IM11 EXTI_C2IMR1_IM11_Msk /*!< CPU2 Interrupt Mask on line 11 */ +#define EXTI_C2IMR1_IM12_Pos (12U) +#define EXTI_C2IMR1_IM12_Msk (0x1UL << EXTI_C2IMR1_IM12_Pos) /*!< 0x00001000 */ +#define EXTI_C2IMR1_IM12 EXTI_C2IMR1_IM12_Msk /*!< CPU2 Interrupt Mask on line 12 */ +#define EXTI_C2IMR1_IM13_Pos (13U) +#define EXTI_C2IMR1_IM13_Msk (0x1UL << EXTI_C2IMR1_IM13_Pos) /*!< 0x00002000 */ +#define EXTI_C2IMR1_IM13 EXTI_C2IMR1_IM13_Msk /*!< CPU2 Interrupt Mask on line 13 */ +#define EXTI_C2IMR1_IM14_Pos (14U) +#define EXTI_C2IMR1_IM14_Msk (0x1UL << EXTI_C2IMR1_IM14_Pos) /*!< 0x00004000 */ +#define EXTI_C2IMR1_IM14 EXTI_C2IMR1_IM14_Msk /*!< CPU2 Interrupt Mask on line 14 */ +#define EXTI_C2IMR1_IM15_Pos (15U) +#define EXTI_C2IMR1_IM15_Msk (0x1UL << EXTI_C2IMR1_IM15_Pos) /*!< 0x00008000 */ +#define EXTI_C2IMR1_IM15 EXTI_C2IMR1_IM15_Msk /*!< CPU2 Interrupt Mask on line 15 */ +#define EXTI_C2IMR1_IM16_Pos (16U) +#define EXTI_C2IMR1_IM16_Msk (0x1UL << EXTI_C2IMR1_IM16_Pos) /*!< 0x00010000 */ +#define EXTI_C2IMR1_IM16 EXTI_C2IMR1_IM16_Msk /*!< CPU2 Interrupt Mask on line 16 */ +#define EXTI_C2IMR1_IM17_Pos (17U) +#define EXTI_C2IMR1_IM17_Msk (0x1UL << EXTI_C2IMR1_IM17_Pos) /*!< 0x00020000 */ +#define EXTI_C2IMR1_IM17 EXTI_C2IMR1_IM17_Msk /*!< CPU2 Interrupt Mask on line 17 */ +#define EXTI_C2IMR1_IM18_Pos (18U) +#define EXTI_C2IMR1_IM18_Msk (0x1UL << EXTI_C2IMR1_IM18_Pos) /*!< 0x00040000 */ +#define EXTI_C2IMR1_IM18 EXTI_C2IMR1_IM18_Msk /*!< CPU2 Interrupt Mask on line 18 */ +#define EXTI_C2IMR1_IM19_Pos (19U) +#define EXTI_C2IMR1_IM19_Msk (0x1UL << EXTI_C2IMR1_IM19_Pos) /*!< 0x00080000 */ +#define EXTI_C2IMR1_IM19 EXTI_C2IMR1_IM19_Msk /*!< CPU2 Interrupt Mask on line 19 */ +#define EXTI_C2IMR1_IM20_Pos (20U) +#define EXTI_C2IMR1_IM20_Msk (0x1UL << EXTI_C2IMR1_IM20_Pos) /*!< 0x00100000 */ +#define EXTI_C2IMR1_IM20 EXTI_C2IMR1_IM20_Msk /*!< CPU2 Interrupt Mask on line 20 */ +#define EXTI_C2IMR1_IM21_Pos (21U) +#define EXTI_C2IMR1_IM21_Msk (0x1UL << EXTI_C2IMR1_IM21_Pos) /*!< 0x00200000 */ +#define EXTI_C2IMR1_IM21 EXTI_C2IMR1_IM21_Msk /*!< CPU2 Interrupt Mask on line 21 */ +#define EXTI_C2IMR1_IM22_Pos (22U) +#define EXTI_C2IMR1_IM22_Msk (0x1UL << EXTI_C2IMR1_IM22_Pos) /*!< 0x00400000 */ +#define EXTI_C2IMR1_IM22 EXTI_C2IMR1_IM22_Msk /*!< CPU2 Interrupt Mask on line 22 */ +#define EXTI_C2IMR1_IM23_Pos (23U) +#define EXTI_C2IMR1_IM23_Msk (0x1UL << EXTI_C2IMR1_IM23_Pos) /*!< 0x00800000 */ +#define EXTI_C2IMR1_IM23 EXTI_C2IMR1_IM23_Msk /*!< CPU2 Interrupt Mask on line 23 */ +#define EXTI_C2IMR1_IM24_Pos (24U) +#define EXTI_C2IMR1_IM24_Msk (0x1UL << EXTI_C2IMR1_IM24_Pos) /*!< 0x01000000 */ +#define EXTI_C2IMR1_IM24 EXTI_C2IMR1_IM24_Msk /*!< CPU2 Interrupt Mask on line 24 */ +#define EXTI_C2IMR1_IM25_Pos (25U) +#define EXTI_C2IMR1_IM25_Msk (0x1UL << EXTI_C2IMR1_IM25_Pos) /*!< 0x02000000 */ +#define EXTI_C2IMR1_IM25 EXTI_C2IMR1_IM25_Msk /*!< CPU2 Interrupt Mask on line 25 */ +#define EXTI_C2IMR1_IM28_Pos (28U) +#define EXTI_C2IMR1_IM28_Msk (0x1UL << EXTI_C2IMR1_IM28_Pos) /*!< 0x10000000 */ +#define EXTI_C2IMR1_IM28 EXTI_C2IMR1_IM28_Msk /*!< CPU2 Interrupt Mask on line 28 */ +#define EXTI_C2IMR1_IM29_Pos (29U) +#define EXTI_C2IMR1_IM29_Msk (0x1UL << EXTI_C2IMR1_IM29_Pos) /*!< 0x20000000 */ +#define EXTI_C2IMR1_IM29 EXTI_C2IMR1_IM29_Msk /*!< CPU2 Interrupt Mask on line 29 */ +#define EXTI_C2IMR1_IM30_Pos (30U) +#define EXTI_C2IMR1_IM30_Msk (0x1UL << EXTI_C2IMR1_IM30_Pos) /*!< 0x40000000 */ +#define EXTI_C2IMR1_IM30 EXTI_C2IMR1_IM30_Msk /*!< CPU2 Interrupt Mask on line 30 */ +#define EXTI_C2IMR1_IM31_Pos (31U) +#define EXTI_C2IMR1_IM31_Msk (0x1UL << EXTI_C2IMR1_IM31_Pos) /*!< 0x80000000 */ +#define EXTI_C2IMR1_IM31 EXTI_C2IMR1_IM31_Msk /*!< CPU2 Interrupt Mask on line 31 */ +/******************** Bits definition for EXTI_C2EMR1 register **************/ +#define EXTI_C2EMR1_Pos (0U) +#define EXTI_C2EMR1_Msk (0x003EFFFFUL << EXTI_C2EMR1_Pos) /*!< 0xFFFFFFFF */ +#define EXTI_C2EMR1_EM EXTI_C2EMR1_Msk /*!< CPU2 Event Mask */ +#define EXTI_C2EMR1_EM0_Pos (0U) +#define EXTI_C2EMR1_EM0_Msk (0x1UL << EXTI_C2EMR1_EM0_Pos) /*!< 0x00000001 */ +#define EXTI_C2EMR1_EM0 EXTI_C2EMR1_EM0_Msk /*!< CPU2 Event Mask on line 0 */ +#define EXTI_C2EMR1_EM1_Pos (1U) +#define EXTI_C2EMR1_EM1_Msk (0x1UL << EXTI_C2EMR1_EM1_Pos) /*!< 0x00000002 */ +#define EXTI_C2EMR1_EM1 EXTI_C2EMR1_EM1_Msk /*!< CPU2 Event Mask on line 1 */ +#define EXTI_C2EMR1_EM2_Pos (2U) +#define EXTI_C2EMR1_EM2_Msk (0x1UL << EXTI_C2EMR1_EM2_Pos) /*!< 0x00000004 */ +#define EXTI_C2EMR1_EM2 EXTI_C2EMR1_EM2_Msk /*!< CPU2 Event Mask on line 2 */ +#define EXTI_C2EMR1_EM3_Pos (3U) +#define EXTI_C2EMR1_EM3_Msk (0x1UL << EXTI_C2EMR1_EM3_Pos) /*!< 0x00000008 */ +#define EXTI_C2EMR1_EM3 EXTI_C2EMR1_EM3_Msk /*!< CPU2 Event Mask on line 3 */ +#define EXTI_C2EMR1_EM4_Pos (4U) +#define EXTI_C2EMR1_EM4_Msk (0x1UL << EXTI_C2EMR1_EM4_Pos) /*!< 0x00000010 */ +#define EXTI_C2EMR1_EM4 EXTI_C2EMR1_EM4_Msk /*!< CPU2 Event Mask on line 4 */ +#define EXTI_C2EMR1_EM5_Pos (5U) +#define EXTI_C2EMR1_EM5_Msk (0x1UL << EXTI_C2EMR1_EM5_Pos) /*!< 0x00000020 */ +#define EXTI_C2EMR1_EM5 EXTI_C2EMR1_EM5_Msk /*!< CPU2 Event Mask on line 5 */ +#define EXTI_C2EMR1_EM6_Pos (6U) +#define EXTI_C2EMR1_EM6_Msk (0x1UL << EXTI_C2EMR1_EM6_Pos) /*!< 0x00000040 */ +#define EXTI_C2EMR1_EM6 EXTI_C2EMR1_EM6_Msk /*!< CPU2 Event Mask on line 6 */ +#define EXTI_C2EMR1_EM7_Pos (7U) +#define EXTI_C2EMR1_EM7_Msk (0x1UL << EXTI_C2EMR1_EM7_Pos) /*!< 0x00000080 */ +#define EXTI_C2EMR1_EM7 EXTI_C2EMR1_EM7_Msk /*!< CPU2 Event Mask on line 7 */ +#define EXTI_C2EMR1_EM8_Pos (8U) +#define EXTI_C2EMR1_EM8_Msk (0x1UL << EXTI_C2EMR1_EM8_Pos) /*!< 0x00000100 */ +#define EXTI_C2EMR1_EM8 EXTI_C2EMR1_EM8_Msk /*!< CPU2 Event Mask on line 8 */ +#define EXTI_C2EMR1_EM9_Pos (9U) +#define EXTI_C2EMR1_EM9_Msk (0x1UL << EXTI_C2EMR1_EM9_Pos) /*!< 0x00000200 */ +#define EXTI_C2EMR1_EM9 EXTI_C2EMR1_EM9_Msk /*!< CPU2 Event Mask on line 9 */ +#define EXTI_C2EMR1_EM10_Pos (10U) +#define EXTI_C2EMR1_EM10_Msk (0x1UL << EXTI_C2EMR1_EM10_Pos) /*!< 0x00000400 */ +#define EXTI_C2EMR1_EM10 EXTI_C2EMR1_EM10_Msk /*!< CPU2 Event Mask on line 10 */ +#define EXTI_C2EMR1_EM11_Pos (11U) +#define EXTI_C2EMR1_EM11_Msk (0x1UL << EXTI_C2EMR1_EM11_Pos) /*!< 0x00000800 */ +#define EXTI_C2EMR1_EM11 EXTI_C2EMR1_EM11_Msk /*!< CPU2 Event Mask on line 11 */ +#define EXTI_C2EMR1_EM12_Pos (12U) +#define EXTI_C2EMR1_EM12_Msk (0x1UL << EXTI_C2EMR1_EM12_Pos) /*!< 0x00001000 */ +#define EXTI_C2EMR1_EM12 EXTI_C2EMR1_EM12_Msk /*!< CPU2 Event Mask on line 12 */ +#define EXTI_C2EMR1_EM13_Pos (13U) +#define EXTI_C2EMR1_EM13_Msk (0x1UL << EXTI_C2EMR1_EM13_Pos) /*!< 0x00002000 */ +#define EXTI_C2EMR1_EM13 EXTI_C2EMR1_EM13_Msk /*!< CPU2 Event Mask on line 13 */ +#define EXTI_C2EMR1_EM14_Pos (14U) +#define EXTI_C2EMR1_EM14_Msk (0x1UL << EXTI_C2EMR1_EM14_Pos) /*!< 0x00004000 */ +#define EXTI_C2EMR1_EM14 EXTI_C2EMR1_EM14_Msk /*!< CPU2 Event Mask on line 14 */ +#define EXTI_C2EMR1_EM15_Pos (15U) +#define EXTI_C2EMR1_EM15_Msk (0x1UL << EXTI_C2EMR1_EM15_Pos) /*!< 0x00008000 */ +#define EXTI_C2EMR1_EM15 EXTI_C2EMR1_EM15_Msk /*!< CPU2 Event Mask on line 15 */ +#define EXTI_C2EMR1_EM17_Pos (17U) +#define EXTI_C2EMR1_EM17_Msk (0x1UL << EXTI_C2EMR1_EM17_Pos) /*!< 0x00020000 */ +#define EXTI_C2EMR1_EM17 EXTI_C2EMR1_EM17_Msk /*!< CPU2 Event Mask on line 17 */ +#define EXTI_C2EMR1_EM18_Pos (18U) +#define EXTI_C2EMR1_EM18_Msk (0x1UL << EXTI_C2EMR1_EM18_Pos) /*!< 0x00040000 */ +#define EXTI_C2EMR1_EM18 EXTI_C2EMR1_EM18_Msk /*!< CPU2 Event Mask on line 18 */ +#define EXTI_C2EMR1_EM19_Pos (19U) +#define EXTI_C2EMR1_EM19_Msk (0x1UL << EXTI_C2EMR1_EM19_Pos) /*!< 0x00080000 */ +#define EXTI_C2EMR1_EM19 EXTI_C2EMR1_EM19_Msk /*!< CPU2 Event Mask on line 19 */ +#define EXTI_C2EMR1_EM20_Pos (20U) +#define EXTI_C2EMR1_EM20_Msk (0x1UL << EXTI_C2EMR1_EM20_Pos) /*!< 0x00100000 */ +#define EXTI_C2EMR1_EM20 EXTI_C2EMR1_EM20_Msk /*!< CPU2 Event Mask on line 20 */ +#define EXTI_C2EMR1_EM21_Pos (21U) +#define EXTI_C2EMR1_EM21_Msk (0x1UL << EXTI_C2EMR1_EM21_Pos) /*!< 0x00200000 */ +#define EXTI_C2EMR1_EM21 EXTI_C2EMR1_EM21_Msk /*!< CPU2 Event Mask on line 21 */ + +/******************** Bits definition for EXTI_C2IMR2 register **************/ +#define EXTI_C2IMR2_Pos (0U) +#define EXTI_C2IMR2_Msk (0x0001FFFFUL << EXTI_C2IMR2_Pos) /*!< 0x0001FFFF */ +#define EXTI_C2IMR2_IM EXTI_C2IMR2_Msk /*!< CPU2 Interrupt Mask */ +#define EXTI_C2IMR2_IM33_Pos (1U) +#define EXTI_C2IMR2_IM33_Msk (0x1UL << EXTI_C2IMR2_IM33_Pos) /*!< 0x00000002 */ +#define EXTI_C2IMR2_IM33 EXTI_C2IMR2_IM33_Msk /*!< CPU2 Interrupt Mask on line 33 */ +#define EXTI_C2IMR2_IM36_Pos (4U) +#define EXTI_C2IMR2_IM36_Msk (0x1UL << EXTI_C2IMR2_IM36_Pos) /*!< 0x00000010 */ +#define EXTI_C2IMR2_IM36 EXTI_C2IMR2_IM36_Msk /*!< CPU2 Interrupt Mask on line 36 */ +#define EXTI_C2IMR2_IM37_Pos (5U) +#define EXTI_C2IMR2_IM37_Msk (0x1UL << EXTI_C2IMR2_IM37_Pos) /*!< 0x00000020 */ +#define EXTI_C2IMR2_IM37 EXTI_C2IMR2_IM37_Msk /*!< CPU2 Interrupt Mask on line 37 */ +#define EXTI_C2IMR2_IM38_Pos (6U) +#define EXTI_C2IMR2_IM38_Msk (0x1UL << EXTI_C2IMR2_IM38_Pos) /*!< 0x00000040 */ +#define EXTI_C2IMR2_IM38 EXTI_C2IMR2_IM38_Msk /*!< CPU2 Interrupt Mask on line 38 */ +#define EXTI_C2IMR2_IM39_Pos (7U) +#define EXTI_C2IMR2_IM39_Msk (0x1UL << EXTI_C2IMR2_IM39_Pos) /*!< 0x00000080 */ +#define EXTI_C2IMR2_IM39 EXTI_C2IMR2_IM39_Msk /*!< CPU2 Interrupt Mask on line 39 */ +#define EXTI_C2IMR2_IM40_Pos (8U) +#define EXTI_C2IMR2_IM40_Msk (0x1UL << EXTI_C2IMR2_IM40_Pos) /*!< 0x00000100 */ +#define EXTI_C2IMR2_IM40 EXTI_C2IMR2_IM40_Msk /*!< CPU2 Interrupt Mask on line 40 */ +#define EXTI_C2IMR2_IM41_Pos (9U) +#define EXTI_C2IMR2_IM41_Msk (0x1UL << EXTI_C2IMR2_IM41_Pos) /*!< 0x00000200 */ +#define EXTI_C2IMR2_IM41 EXTI_C2IMR2_IM41_Msk /*!< CPU2 Interrupt Mask on line 41 */ +#define EXTI_C2IMR2_IM42_Pos (10U) +#define EXTI_C2IMR2_IM42_Msk (0x1UL << EXTI_C2IMR2_IM42_Pos) /*!< 0x00000400 */ +#define EXTI_C2IMR2_IM42 EXTI_C2IMR2_IM42_Msk /*!< CPU2 Interrupt Mask on line 42 */ +#define EXTI_C2IMR2_IM43_Pos (11U) +#define EXTI_C2IMR2_IM43_Msk (0x1UL << EXTI_C2IMR2_IM43_Pos) /*!< 0x00000800 */ +#define EXTI_C2IMR2_IM43 EXTI_C2IMR2_IM43_Msk /*!< CPU2 Interrupt Mask on line 43 */ +#define EXTI_C2IMR2_IM44_Pos (12U) +#define EXTI_C2IMR2_IM44_Msk (0x1UL << EXTI_C2IMR2_IM44_Pos) /*!< 0x00001000 */ +#define EXTI_C2IMR2_IM44 EXTI_C2IMR2_IM44_Msk /*!< CPU2 Interrupt Mask on line 44 */ +#define EXTI_C2IMR2_IM45_Pos (13U) +#define EXTI_C2IMR2_IM45_Msk (0x1UL << EXTI_C2IMR2_IM45_Pos) /*!< 0x00002000 */ +#define EXTI_C2IMR2_IM45 EXTI_C2IMR2_IM45_Msk /*!< CPU2 Interrupt Mask on line 45 */ +#define EXTI_C2IMR2_IM46_Pos (14U) +#define EXTI_C2IMR2_IM46_Msk (0x1UL << EXTI_C2IMR2_IM46_Pos) /*!< 0x00004000 */ +#define EXTI_C2IMR2_IM46 EXTI_C2IMR2_IM46_Msk /*!< CPU2 Interrupt Mask on line 46 */ +#define EXTI_C2IMR2_IM48_Pos (16U) +#define EXTI_C2IMR2_IM48_Msk (0x1UL << EXTI_C2IMR2_IM48_Pos) /*!< 0x00010000 */ +#define EXTI_C2IMR2_IM48 EXTI_C2IMR2_IM48_Msk /*!< CPU2 Interrupt Mask on line 48 */ + +/******************** Bits definition for EXTI_C2EMR2 register **************/ +#define EXTI_C2EMR2_Pos (8U) +#define EXTI_C2EMR2_Msk (0x00000300UL << EXTI_C2EMR2_Pos) /*!< 0x000003000 */ +#define EXTI_C2EMR2_EM EXTI_C2EMR2_Msk /*!< CPU2 Interrupt Mask */ +#define EXTI_C2EMR2_EM40_Pos (8U) +#define EXTI_C2EMR2_EM40_Msk (0x1UL << EXTI_C2EMR2_EM40_Pos) /*!< 0x00000100 */ +#define EXTI_C2EMR2_EM40 EXTI_C2EMR2_EM40_Msk /*!< CPU2 Event Mask on line 40 */ +#define EXTI_C2EMR2_EM41_Pos (9U) +#define EXTI_C2EMR2_EM41_Msk (0x1UL << EXTI_C2EMR2_EM41_Pos) /*!< 0x00000200 */ +#define EXTI_C2EMR2_EM41 EXTI_C2EMR2_EM41_Msk /*!< CPU2 Event Mask on line 41 */ + +/******************************************************************************/ +/* */ +/* Public Key Accelerator (PKA) */ +/* */ +/******************************************************************************/ + +/******************* Bits definition for PKA_CR register **************/ +#define PKA_CR_EN_Pos (0U) +#define PKA_CR_EN_Msk (0x1UL << PKA_CR_EN_Pos) /*!< 0x00000001 */ +#define PKA_CR_EN PKA_CR_EN_Msk /*!< PKA enable */ +#define PKA_CR_START_Pos (1U) +#define PKA_CR_START_Msk (0x1UL << PKA_CR_START_Pos) /*!< 0x00000002 */ +#define PKA_CR_START PKA_CR_START_Msk /*!< Start operation */ +#define PKA_CR_MODE_Pos (8U) +#define PKA_CR_MODE_Msk (0x3FUL << PKA_CR_MODE_Pos) /*!< 0x00003F00 */ +#define PKA_CR_MODE PKA_CR_MODE_Msk /*!< MODE[5:0] PKA operation code */ +#define PKA_CR_MODE_0 (0x01U << PKA_CR_MODE_Pos) /*!< 0x00000100 */ +#define PKA_CR_MODE_1 (0x02U << PKA_CR_MODE_Pos) /*!< 0x00000200 */ +#define PKA_CR_MODE_2 (0x04U << PKA_CR_MODE_Pos) /*!< 0x00000400 */ +#define PKA_CR_MODE_3 (0x08U << PKA_CR_MODE_Pos) /*!< 0x00000800 */ +#define PKA_CR_MODE_4 (0x10U << PKA_CR_MODE_Pos) /*!< 0x00001000 */ +#define PKA_CR_MODE_5 (0x20U << PKA_CR_MODE_Pos) /*!< 0x00002000 */ +#define PKA_CR_PROCENDIE_Pos (17U) +#define PKA_CR_PROCENDIE_Msk (0x1UL << PKA_CR_PROCENDIE_Pos) /*!< 0x00020000 */ +#define PKA_CR_PROCENDIE PKA_CR_PROCENDIE_Msk /*!< End of operation interrupt enable */ +#define PKA_CR_RAMERRIE_Pos (19U) +#define PKA_CR_RAMERRIE_Msk (0x1UL << PKA_CR_RAMERRIE_Pos) /*!< 0x00080000 */ +#define PKA_CR_RAMERRIE PKA_CR_RAMERRIE_Msk /*!< RAM error interrupt enable */ +#define PKA_CR_ADDRERRIE_Pos (20U) +#define PKA_CR_ADDRERRIE_Msk (0x1UL << PKA_CR_ADDRERRIE_Pos) /*!< 0x00100000 */ +#define PKA_CR_ADDRERRIE PKA_CR_ADDRERRIE_Msk /*!< RAM error interrupt enable */ + +/******************* Bits definition for PKA_SR register **************/ +#define PKA_SR_BUSY_Pos (16U) +#define PKA_SR_BUSY_Msk (0x1UL << PKA_SR_BUSY_Pos) /*!< 0x00010000 */ +#define PKA_SR_BUSY PKA_SR_BUSY_Msk /*!< PKA operation is in progress */ +#define PKA_SR_PROCENDF_Pos (17U) +#define PKA_SR_PROCENDF_Msk (0x1UL << PKA_SR_PROCENDF_Pos) /*!< 0x00020000 */ +#define PKA_SR_PROCENDF PKA_SR_PROCENDF_Msk /*!< PKA end of operation flag */ +#define PKA_SR_RAMERRF_Pos (19U) +#define PKA_SR_RAMERRF_Msk (0x1UL << PKA_SR_RAMERRF_Pos) /*!< 0x00080000 */ +#define PKA_SR_RAMERRF PKA_SR_RAMERRF_Msk /*!< PKA RAM error flag */ +#define PKA_SR_ADDRERRF_Pos (20U) +#define PKA_SR_ADDRERRF_Msk (0x1UL << PKA_SR_ADDRERRF_Pos) /*!< 0x00100000 */ +#define PKA_SR_ADDRERRF PKA_SR_ADDRERRF_Msk /*!< Address error flag */ + +/******************* Bits definition for PKA_CLRFR register **************/ +#define PKA_CLRFR_PROCENDFC_Pos (17U) +#define PKA_CLRFR_PROCENDFC_Msk (0x1UL << PKA_CLRFR_PROCENDFC_Pos) /*!< 0x00020000 */ +#define PKA_CLRFR_PROCENDFC PKA_CLRFR_PROCENDFC_Msk /*!< Clear PKA end of operation flag */ +#define PKA_CLRFR_RAMERRFC_Pos (19U) +#define PKA_CLRFR_RAMERRFC_Msk (0x1UL << PKA_CLRFR_RAMERRFC_Pos) /*!< 0x00080000 */ +#define PKA_CLRFR_RAMERRFC PKA_CLRFR_RAMERRFC_Msk /*!< Clear PKA RAM error flag */ +#define PKA_CLRFR_ADDRERRFC_Pos (20U) +#define PKA_CLRFR_ADDRERRFC_Msk (0x1UL << PKA_CLRFR_ADDRERRFC_Pos) /*!< 0x00100000 */ +#define PKA_CLRFR_ADDRERRFC PKA_CLRFR_ADDRERRFC_Msk /*!< Clear address error flag */ + +/******************* Bits definition for PKA RAM *************************/ +#define PKA_RAM_OFFSET 0x400U /*!< PKA RAM address offset */ + +/* Compute Montgomery parameter input data */ +#define PKA_MONTGOMERY_PARAM_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_MONTGOMERY_PARAM_IN_MODULUS ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Compute Montgomery parameter output data */ +#define PKA_MONTGOMERY_PARAM_OUT_PARAMETER ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Output Montgomery parameter */ + +/* Compute modular exponentiation input data */ +#define PKA_MODULAR_EXP_IN_EXP_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input exponent number of bits */ +#define PKA_MODULAR_EXP_IN_OP_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_EXP_IN_MONTGOMERY_PARAM ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Input storage area for Montgomery parameter */ +#define PKA_MODULAR_EXP_IN_EXPONENT_BASE ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input base of the exponentiation */ +#define PKA_MODULAR_EXP_IN_EXPONENT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Input exponent to process */ +#define PKA_MODULAR_EXP_IN_MODULUS ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Compute modular exponentiation output data */ +#define PKA_MODULAR_EXP_OUT_MONTGOMERY_PARAM ((0x594U - PKA_RAM_OFFSET)>>2) /*!< Output storage area for Montgomery parameter */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC1 ((0x724U - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 1 */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC2 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 2 */ +#define PKA_MODULAR_EXP_OUT_EXPONENT_BASE ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Output base of the exponentiation */ +#define PKA_MODULAR_EXP_OUT_SM_ALGO_ACC3 ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Output SM algorithm accumulator 3 */ + +/* Compute ECC scalar multiplication input data */ +#define PKA_ECC_SCALAR_MUL_IN_EXP_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input exponent number of bits */ +#define PKA_ECC_SCALAR_MUL_IN_OP_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ECC_SCALAR_MUL_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECC_SCALAR_MUL_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECC_SCALAR_MUL_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECC_SCALAR_MUL_IN_MONTGOMERY_PARAM ((0x4B4U - PKA_RAM_OFFSET)>>2) /*!< Input storage area for Montgomery parameter */ +#define PKA_ECC_SCALAR_MUL_IN_K ((0x508U - PKA_RAM_OFFSET)>>2) /*!< Input 'k' of KP */ +#define PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECC_SCALAR_MUL_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ + +/* Compute ECC scalar multiplication output data */ +#define PKA_ECC_SCALAR_MUL_OUT_RESULT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Output result X coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_RESULT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Output result Y coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_X1 ((0xDE8U - PKA_RAM_OFFSET)>>2) /*!< Output last double X1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_Y1 ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Output last double Y1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_LAST_DOUBLE_Z1 ((0xE90U - PKA_RAM_OFFSET)>>2) /*!< Output last double Z1 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_X2 ((0xEE4U - PKA_RAM_OFFSET)>>2) /*!< Output check point X2 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_Y2 ((0xF38U - PKA_RAM_OFFSET)>>2) /*!< Output check point Y2 coordinate */ +#define PKA_ECC_SCALAR_MUL_OUT_CHECK_POINT_Z2 ((0xF8CU - PKA_RAM_OFFSET)>>2) /*!< Output check point Z2 coordinate */ + +/* Point check input data */ +#define PKA_POINT_CHECK_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_POINT_CHECK_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_POINT_CHECK_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_POINT_CHECK_IN_B_COEFF ((0x7FCU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'b' coefficient */ +#define PKA_POINT_CHECK_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_POINT_CHECK_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_POINT_CHECK_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ + +/* Point check output data */ +#define PKA_POINT_CHECK_OUT_ERROR ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Output error */ + +/* ECDSA signature input data */ +#define PKA_ECDSA_SIGN_IN_ORDER_NB_BITS ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input order number of bits */ +#define PKA_ECDSA_SIGN_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_ECDSA_SIGN_IN_A_COEFF_SIGN ((0x408U - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECDSA_SIGN_IN_A_COEFF ((0x40CU - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECDSA_SIGN_IN_MOD_GF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECDSA_SIGN_IN_K ((0x508U - PKA_RAM_OFFSET)>>2) /*!< Input k value of the ECDSA */ +#define PKA_ECDSA_SIGN_IN_INITIAL_POINT_X ((0x55CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECDSA_SIGN_IN_INITIAL_POINT_Y ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ +#define PKA_ECDSA_SIGN_IN_HASH_E ((0xDE8U - PKA_RAM_OFFSET)>>2) /*!< Input e, hash of the message */ +#define PKA_ECDSA_SIGN_IN_PRIVATE_KEY_D ((0xE3CU - PKA_RAM_OFFSET)>>2) /*!< Input d, private key */ +#define PKA_ECDSA_SIGN_IN_ORDER_N ((0xE94U - PKA_RAM_OFFSET)>>2) /*!< Input n, order of the curve */ + +/* ECDSA signature output data */ +#define PKA_ECDSA_SIGN_OUT_ERROR ((0xEE8U - PKA_RAM_OFFSET)>>2) /*!< Output error */ +#define PKA_ECDSA_SIGN_OUT_SIGNATURE_R ((0x700U - PKA_RAM_OFFSET)>>2) /*!< Output signature r */ +#define PKA_ECDSA_SIGN_OUT_SIGNATURE_S ((0x754U - PKA_RAM_OFFSET)>>2) /*!< Output signature s */ +#define PKA_ECDSA_SIGN_OUT_FINAL_POINT_X ((0x103CU - PKA_RAM_OFFSET)>>2) /*!< Output final point kP X coordinate */ +#define PKA_ECDSA_SIGN_OUT_FINAL_POINT_Y ((0x1090U - PKA_RAM_OFFSET)>>2) /*!< Output final point kP Y coordinate */ + +/* ECDSA verification input data */ +#define PKA_ECDSA_VERIF_IN_ORDER_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input order number of bits */ +#define PKA_ECDSA_VERIF_IN_MOD_NB_BITS ((0x4B4U - PKA_RAM_OFFSET)>>2) /*!< Input modulus number of bits */ +#define PKA_ECDSA_VERIF_IN_A_COEFF_SIGN ((0x45CU - PKA_RAM_OFFSET)>>2) /*!< Input sign of the 'a' coefficient */ +#define PKA_ECDSA_VERIF_IN_A_COEFF ((0x460U - PKA_RAM_OFFSET)>>2) /*!< Input ECC curve 'a' coefficient */ +#define PKA_ECDSA_VERIF_IN_MOD_GF ((0x4B8U - PKA_RAM_OFFSET)>>2) /*!< Input modulus GF(p) */ +#define PKA_ECDSA_VERIF_IN_INITIAL_POINT_X ((0x5E8U - PKA_RAM_OFFSET)>>2) /*!< Input initial point P X coordinate */ +#define PKA_ECDSA_VERIF_IN_INITIAL_POINT_Y ((0x63CU - PKA_RAM_OFFSET)>>2) /*!< Input initial point P Y coordinate */ +#define PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_X ((0xF40U - PKA_RAM_OFFSET)>>2) /*!< Input public key point X coordinate */ +#define PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_Y ((0xF94U - PKA_RAM_OFFSET)>>2) /*!< Input public key point Y coordinate */ +#define PKA_ECDSA_VERIF_IN_SIGNATURE_R ((0x1098U - PKA_RAM_OFFSET)>>2) /*!< Input r, part of the signature */ +#define PKA_ECDSA_VERIF_IN_SIGNATURE_S ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input s, part of the signature */ +#define PKA_ECDSA_VERIF_IN_HASH_E ((0xFE8U - PKA_RAM_OFFSET)>>2) /*!< Input e, hash of the message */ +#define PKA_ECDSA_VERIF_IN_ORDER_N ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input n, order of the curve */ + +/* ECDSA verification output data */ +#define PKA_ECDSA_VERIF_OUT_RESULT ((0x5B0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* RSA CRT exponentiation input data */ +#define PKA_RSA_CRT_EXP_IN_MOD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operands number of bits */ +#define PKA_RSA_CRT_EXP_IN_DP_CRT ((0x65CU - PKA_RAM_OFFSET)>>2) /*!< Input Dp CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_DQ_CRT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Input Dq CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_QINV_CRT ((0x7ECU - PKA_RAM_OFFSET)>>2) /*!< Input qInv CRT parameter */ +#define PKA_RSA_CRT_EXP_IN_PRIME_P ((0x97CU - PKA_RAM_OFFSET)>>2) /*!< Input Prime p */ +#define PKA_RSA_CRT_EXP_IN_PRIME_Q ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input Prime q */ +#define PKA_RSA_CRT_EXP_IN_EXPONENT_BASE ((0xEECU - PKA_RAM_OFFSET)>>2) /*!< Input base of the exponentiation */ + +/* RSA CRT exponentiation output data */ +#define PKA_RSA_CRT_EXP_OUT_RESULT ((0x724U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular reduction input data */ +#define PKA_MODULAR_REDUC_IN_OP_LENGTH ((0x400U - PKA_RAM_OFFSET)>>2) /*!< Input operand length */ +#define PKA_MODULAR_REDUC_IN_OPERAND ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand */ +#define PKA_MODULAR_REDUC_IN_MOD_LENGTH ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input modulus length */ +#define PKA_MODULAR_REDUC_IN_MODULUS ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Modular reduction output data */ +#define PKA_MODULAR_REDUC_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic addition input data */ +#define PKA_ARITHMETIC_ADD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_ADD_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_ADD_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic addition output data */ +#define PKA_ARITHMETIC_ADD_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic substraction input data */ +#define PKA_ARITHMETIC_SUB_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_SUB_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_SUB_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic substraction output data */ +#define PKA_ARITHMETIC_SUB_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Arithmetic multiplication input data */ +#define PKA_ARITHMETIC_MUL_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_MUL_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_MUL_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Arithmetic multiplication output data */ +#define PKA_ARITHMETIC_MUL_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Comparison input data */ +#define PKA_COMPARISON_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_COMPARISON_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_COMPARISON_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Comparison output data */ +#define PKA_COMPARISON_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular addition input data */ +#define PKA_MODULAR_ADD_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_ADD_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_ADD_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MODULAR_ADD_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op3 (modulus) */ + +/* Modular addition output data */ +#define PKA_MODULAR_ADD_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular inversion input data */ +#define PKA_MODULAR_INV_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_INV_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_INV_IN_OP2_MOD ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 (modulus) */ + +/* Modular inversion output data */ +#define PKA_MODULAR_INV_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Modular substraction input data */ +#define PKA_MODULAR_SUB_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MODULAR_SUB_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MODULAR_SUB_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MODULAR_SUB_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op3 */ + +/* Modular substraction output data */ +#define PKA_MODULAR_SUB_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Montgomery multiplication input data */ +#define PKA_MONTGOMERY_MUL_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_MONTGOMERY_MUL_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_MONTGOMERY_MUL_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_MONTGOMERY_MUL_IN_OP3_MOD ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input modulus */ + +/* Montgomery multiplication output data */ +#define PKA_MONTGOMERY_MUL_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/* Generic Arithmetic input data */ +#define PKA_ARITHMETIC_ALL_OPS_NB_BITS ((0x404U - PKA_RAM_OFFSET)>>2) /*!< Input operand number of bits */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP1 ((0x8B4U - PKA_RAM_OFFSET)>>2) /*!< Input operand op1 */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP2 ((0xA44U - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ +#define PKA_ARITHMETIC_ALL_OPS_IN_OP3 ((0xD5CU - PKA_RAM_OFFSET)>>2) /*!< Input operand op2 */ + +/* Generic Arithmetic output data */ +#define PKA_ARITHMETIC_ALL_OPS_OUT_RESULT ((0xBD0U - PKA_RAM_OFFSET)>>2) /*!< Output result */ + +/******************************************************************************/ +/* */ +/* FLASH */ +/* */ +/******************************************************************************/ +/******************* Bits definition for FLASH_ACR register *****************/ +#define FLASH_ACR_LATENCY_Pos (0U) +#define FLASH_ACR_LATENCY_Msk (0x7UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000007 */ +#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk /*!< Latency */ +#define FLASH_ACR_LATENCY_0 (0x1UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000001 */ +#define FLASH_ACR_LATENCY_1 (0x2UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000002 */ +#define FLASH_ACR_LATENCY_2 (0x4UL << FLASH_ACR_LATENCY_Pos) /*!< 0x00000004 */ +#define FLASH_ACR_PRFTEN_Pos (8U) +#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk /*!< Prefetch enable */ +#define FLASH_ACR_ICEN_Pos (9U) +#define FLASH_ACR_ICEN_Msk (0x1UL << FLASH_ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_ACR_ICEN FLASH_ACR_ICEN_Msk /*!< Instruction cache enable */ +#define FLASH_ACR_DCEN_Pos (10U) +#define FLASH_ACR_DCEN_Msk (0x1UL << FLASH_ACR_DCEN_Pos) /*!< 0x00000400 */ +#define FLASH_ACR_DCEN FLASH_ACR_DCEN_Msk /*!< Data cache enable */ +#define FLASH_ACR_ICRST_Pos (11U) +#define FLASH_ACR_ICRST_Msk (0x1UL << FLASH_ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_ACR_ICRST FLASH_ACR_ICRST_Msk /*!< Instruction cache reset */ +#define FLASH_ACR_DCRST_Pos (12U) +#define FLASH_ACR_DCRST_Msk (0x1UL << FLASH_ACR_DCRST_Pos) /*!< 0x00001000 */ +#define FLASH_ACR_DCRST FLASH_ACR_DCRST_Msk /*!< Data cache reset */ +#define FLASH_ACR_PES_Pos (15U) +#define FLASH_ACR_PES_Msk (0x1UL << FLASH_ACR_PES_Pos) /*!< 0x00008000 */ +#define FLASH_ACR_PES FLASH_ACR_PES_Msk /*!< Program/erase suspend request */ +#define FLASH_ACR_EMPTY_Pos (16U) +#define FLASH_ACR_EMPTY_Msk (0x1UL << FLASH_ACR_EMPTY_Pos) /*!< 0x00010000 */ +#define FLASH_ACR_EMPTY FLASH_ACR_EMPTY_Msk /*!< Flash use area empty */ + +#define FLASH_ACR_LATENCY_0WS (0x0UL << FLASH_ACR_LATENCY_Pos) /*!< FLASH Zero wait state */ +#define FLASH_ACR_LATENCY_1WS (FLASH_ACR_LATENCY_0 << FLASH_ACR_LATENCY_Pos) /*!< FLASH One wait state */ +#define FLASH_ACR_LATENCY_2WS (FLASH_ACR_LATENCY_1 << FLASH_ACR_LATENCY_Pos) /*!< FLASH Two wait states */ +#define FLASH_ACR_LATENCY_3WS ((FLASH_ACR_LATENCY_1 | FLASH_ACR_LATENCY_0) << FLASH_ACR_LATENCY_Pos) /*!< FLASH Three wait states */ + +/******************* Bits definition for FLASH_SR register ******************/ +#define FLASH_SR_EOP_Pos (0U) +#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_SR_EOP FLASH_SR_EOP_Msk /*!< End of Operation */ +#define FLASH_SR_OPERR_Pos (1U) +#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk /*!< Operation error */ +#define FLASH_SR_PROGERR_Pos (3U) +#define FLASH_SR_PROGERR_Msk (0x1UL << FLASH_SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_SR_PROGERR FLASH_SR_PROGERR_Msk /*!< Programming error */ +#define FLASH_SR_WRPERR_Pos (4U) +#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk /*!< Write protection error */ +#define FLASH_SR_PGAERR_Pos (5U) +#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk /*!< Programming alignment error */ +#define FLASH_SR_SIZERR_Pos (6U) +#define FLASH_SR_SIZERR_Msk (0x1UL << FLASH_SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_SR_SIZERR FLASH_SR_SIZERR_Msk /*!< Size error */ +#define FLASH_SR_PGSERR_Pos (7U) +#define FLASH_SR_PGSERR_Msk (0x1UL << FLASH_SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_SR_PGSERR FLASH_SR_PGSERR_Msk /*!< Programming sequence error */ +#define FLASH_SR_MISERR_Pos (8U) +#define FLASH_SR_MISERR_Msk (0x1UL << FLASH_SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_SR_MISERR FLASH_SR_MISERR_Msk /*!< Fast programming data miss error */ +#define FLASH_SR_FASTERR_Pos (9U) +#define FLASH_SR_FASTERR_Msk (0x1UL << FLASH_SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_SR_FASTERR FLASH_SR_FASTERR_Msk /*!< Fast programming error */ +#define FLASH_SR_OPTNV_Pos (13U) +#define FLASH_SR_OPTNV_Msk (0x1UL << FLASH_SR_OPTNV_Pos) /*!< 0x00002000 */ +#define FLASH_SR_OPTNV FLASH_SR_OPTNV_Msk /*!< User option OPTVAL indication */ +#define FLASH_SR_RDERR_Pos (14U) +#define FLASH_SR_RDERR_Msk (0x1UL << FLASH_SR_RDERR_Pos) /*!< 0x00004000 */ +#define FLASH_SR_RDERR FLASH_SR_RDERR_Msk /*!< PCROP read error */ +#define FLASH_SR_OPTVERR_Pos (15U) +#define FLASH_SR_OPTVERR_Msk (0x1UL << FLASH_SR_OPTVERR_Pos) /*!< 0x00008000 */ +#define FLASH_SR_OPTVERR FLASH_SR_OPTVERR_Msk /*!< Option validity error */ +#define FLASH_SR_BSY_Pos (16U) +#define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos) /*!< 0x00010000 */ +#define FLASH_SR_BSY FLASH_SR_BSY_Msk /*!< Flash Busy */ +#define FLASH_SR_CFGBSY_Pos (18U) +#define FLASH_SR_CFGBSY_Msk (0x1UL << FLASH_SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_SR_CFGBSY FLASH_SR_CFGBSY_Msk /*!< Programming or erase configuration busy */ +#define FLASH_SR_PESD_Pos (19U) +#define FLASH_SR_PESD_Msk (0x1UL << FLASH_SR_PESD_Pos) /*!< 0x00080000 */ +#define FLASH_SR_PESD FLASH_SR_PESD_Msk /*!< Programming/erase operation suspended */ + +/******************* Bits definition for FLASH_CR register ******************/ +#define FLASH_CR_PG_Pos (0U) +#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_CR_PG FLASH_CR_PG_Msk /*!< Flash programming */ +#define FLASH_CR_PER_Pos (1U) +#define FLASH_CR_PER_Msk (0x1UL << FLASH_CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_CR_PER FLASH_CR_PER_Msk /*!< Page erase */ +#define FLASH_CR_MER_Pos (2U) +#define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos) /*!< 0x00000004 */ +#define FLASH_CR_MER FLASH_CR_MER_Msk /*!< Mass erase */ +#define FLASH_CR_PNB_Pos (3U) +#define FLASH_CR_PNB_Msk (0xFFUL << FLASH_CR_PNB_Pos) /*!< 0x000007F8 */ +#define FLASH_CR_PNB FLASH_CR_PNB_Msk /*!< Page number selection mask */ +#define FLASH_CR_STRT_Pos (16U) +#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_CR_STRT FLASH_CR_STRT_Msk /*!< Start an erase operation */ +#define FLASH_CR_OPTSTRT_Pos (17U) +#define FLASH_CR_OPTSTRT_Msk (0x1UL << FLASH_CR_OPTSTRT_Pos) /*!< 0x00020000 */ +#define FLASH_CR_OPTSTRT FLASH_CR_OPTSTRT_Msk /*!< Options modification start */ +#define FLASH_CR_FSTPG_Pos (18U) +#define FLASH_CR_FSTPG_Msk (0x1UL << FLASH_CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_CR_FSTPG FLASH_CR_FSTPG_Msk /*!< Fast programming */ +#define FLASH_CR_EOPIE_Pos (24U) +#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk /*!< End of operation interrupt enable */ +#define FLASH_CR_ERRIE_Pos (25U) +#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk /*!< Error interrupt enable */ +#define FLASH_CR_RDERRIE_Pos (26U) +#define FLASH_CR_RDERRIE_Msk (0x1UL << FLASH_CR_RDERRIE_Pos) /*!< 0x04000000 */ +#define FLASH_CR_RDERRIE FLASH_CR_RDERRIE_Msk /*!< PCROP read error interrupt enable */ +#define FLASH_CR_OBL_LAUNCH_Pos (27U) +#define FLASH_CR_OBL_LAUNCH_Msk (0x1UL << FLASH_CR_OBL_LAUNCH_Pos) /*!< 0x08000000 */ +#define FLASH_CR_OBL_LAUNCH FLASH_CR_OBL_LAUNCH_Msk /*!< Force the option byte loading */ +#define FLASH_CR_OPTLOCK_Pos (30U) +#define FLASH_CR_OPTLOCK_Msk (0x1UL << FLASH_CR_OPTLOCK_Pos) /*!< 0x40000000 */ +#define FLASH_CR_OPTLOCK FLASH_CR_OPTLOCK_Msk /*!< Options lock */ +#define FLASH_CR_LOCK_Pos (31U) +#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos) /*!< 0x80000000 */ +#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk /*!< Flash control register lock */ + +/******************* Bits definition for FLASH_ECCR register ****************/ +#define FLASH_ECCR_ADDR_ECC_Pos (0U) +#define FLASH_ECCR_ADDR_ECC_Msk (0x1FFFFUL << FLASH_ECCR_ADDR_ECC_Pos) /*!< 0x0001FFFF */ +#define FLASH_ECCR_ADDR_ECC FLASH_ECCR_ADDR_ECC_Msk /*!< double-word address ECC fail */ +#define FLASH_ECCR_SYSF_ECC_Pos (20U) +#define FLASH_ECCR_SYSF_ECC_Msk (0x1UL << FLASH_ECCR_SYSF_ECC_Pos) /*!< 0x00100000 */ +#define FLASH_ECCR_SYSF_ECC FLASH_ECCR_SYSF_ECC_Msk /*!< System flash ECC fail */ +#define FLASH_ECCR_ECCCIE_Pos (24U) +#define FLASH_ECCR_ECCCIE_Msk (0x1UL << FLASH_ECCR_ECCCIE_Pos) /*!< 0x01000000 */ +#define FLASH_ECCR_ECCCIE FLASH_ECCR_ECCCIE_Msk /*!< ECC correction interrupt enable */ +#define FLASH_ECCR_CPUID_Pos (26U) +#define FLASH_ECCR_CPUID_Msk (0x7UL << FLASH_ECCR_CPUID_Pos) /*!< 0x1C000000 */ +#define FLASH_ECCR_CPUID FLASH_ECCR_CPUID_Msk /*!< CPU identification */ +#define FLASH_ECCR_ECCC_Pos (30U) +#define FLASH_ECCR_ECCC_Msk (0x1UL << FLASH_ECCR_ECCC_Pos) /*!< 0x40000000 */ +#define FLASH_ECCR_ECCC FLASH_ECCR_ECCC_Msk /*!< ECC correction */ +#define FLASH_ECCR_ECCD_Pos (31U) +#define FLASH_ECCR_ECCD_Msk (0x1UL << FLASH_ECCR_ECCD_Pos) /*!< 0x80000000 */ +#define FLASH_ECCR_ECCD FLASH_ECCR_ECCD_Msk /*!< ECC detection */ + +/******************* Bits definition for FLASH_OPTR register ****************/ +#define FLASH_OPTR_RDP_Pos (0U) +#define FLASH_OPTR_RDP_Msk (0xFFUL << FLASH_OPTR_RDP_Pos) /*!< 0x000000FF */ +#define FLASH_OPTR_RDP FLASH_OPTR_RDP_Msk /*!< Read protection level */ +#define FLASH_OPTR_ESE_Pos (8U) +#define FLASH_OPTR_ESE_Msk (0x1UL << FLASH_OPTR_ESE_Pos) /*!< 0x00000100 */ +#define FLASH_OPTR_ESE FLASH_OPTR_ESE_Msk /*!< Security enable */ +#define FLASH_OPTR_BOR_LEV_Pos (9U) +#define FLASH_OPTR_BOR_LEV_Msk (0x7UL << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000E00 */ +#define FLASH_OPTR_BOR_LEV FLASH_OPTR_BOR_LEV_Msk /*!< BOR reset level mask */ +#define FLASH_OPTR_BOR_LEV_0 (0x1U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000200 */ +#define FLASH_OPTR_BOR_LEV_1 (0x2U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000400 */ +#define FLASH_OPTR_BOR_LEV_2 (0x4U << FLASH_OPTR_BOR_LEV_Pos) /*!< 0x00000800 */ +#define FLASH_OPTR_nRST_STOP_Pos (12U) +#define FLASH_OPTR_nRST_STOP_Msk (0x1UL << FLASH_OPTR_nRST_STOP_Pos) /*!< 0x00001000 */ +#define FLASH_OPTR_nRST_STOP FLASH_OPTR_nRST_STOP_Msk /*!< Reset option in Stop mode */ +#define FLASH_OPTR_nRST_STDBY_Pos (13U) +#define FLASH_OPTR_nRST_STDBY_Msk (0x1UL << FLASH_OPTR_nRST_STDBY_Pos) /*!< 0x00002000 */ +#define FLASH_OPTR_nRST_STDBY FLASH_OPTR_nRST_STDBY_Msk /*!< Reset option in Standby mode */ +#define FLASH_OPTR_nRST_SHDW_Pos (14U) +#define FLASH_OPTR_nRST_SHDW_Msk (0x1UL << FLASH_OPTR_nRST_SHDW_Pos) /*!< 0x00004000 */ +#define FLASH_OPTR_nRST_SHDW FLASH_OPTR_nRST_SHDW_Msk /*!< Reset option in Shutdown mode */ +#define FLASH_OPTR_IWDG_SW_Pos (16U) +#define FLASH_OPTR_IWDG_SW_Msk (0x1UL << FLASH_OPTR_IWDG_SW_Pos) /*!< 0x00010000 */ +#define FLASH_OPTR_IWDG_SW FLASH_OPTR_IWDG_SW_Msk /*!< Independent watchdog selection */ +#define FLASH_OPTR_IWDG_STOP_Pos (17U) +#define FLASH_OPTR_IWDG_STOP_Msk (0x1UL << FLASH_OPTR_IWDG_STOP_Pos) /*!< 0x00020000 */ +#define FLASH_OPTR_IWDG_STOP FLASH_OPTR_IWDG_STOP_Msk /*!< Independent watchdog counter option in Stop mode */ +#define FLASH_OPTR_IWDG_STDBY_Pos (18U) +#define FLASH_OPTR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTR_IWDG_STDBY_Pos) /*!< 0x00040000 */ +#define FLASH_OPTR_IWDG_STDBY FLASH_OPTR_IWDG_STDBY_Msk /*!< Independent watchdog counter option in Standby mode */ +#define FLASH_OPTR_WWDG_SW_Pos (19U) +#define FLASH_OPTR_WWDG_SW_Msk (0x1UL << FLASH_OPTR_WWDG_SW_Pos) /*!< 0x00080000 */ +#define FLASH_OPTR_WWDG_SW FLASH_OPTR_WWDG_SW_Msk /*!< Window watchdog selection */ +#define FLASH_OPTR_nBOOT1_Pos (23U) +#define FLASH_OPTR_nBOOT1_Msk (0x1UL << FLASH_OPTR_nBOOT1_Pos) /*!< 0x00800000 */ +#define FLASH_OPTR_nBOOT1 FLASH_OPTR_nBOOT1_Msk /*!< Boot Configuration */ +#define FLASH_OPTR_SRAM2PE_Pos (24U) +#define FLASH_OPTR_SRAM2PE_Msk (0x1UL << FLASH_OPTR_SRAM2PE_Pos) /*!< 0x01000000 */ +#define FLASH_OPTR_SRAM2PE FLASH_OPTR_SRAM2PE_Msk /*!< SRAM2 parity check enable */ +#define FLASH_OPTR_SRAM2RST_Pos (25U) +#define FLASH_OPTR_SRAM2RST_Msk (0x1UL << FLASH_OPTR_SRAM2RST_Pos) /*!< 0x02000000 */ +#define FLASH_OPTR_SRAM2RST FLASH_OPTR_SRAM2RST_Msk /*!< SRAM2 erase option when system reset */ +#define FLASH_OPTR_nSWBOOT0_Pos (26U) +#define FLASH_OPTR_nSWBOOT0_Msk (0x1UL << FLASH_OPTR_nSWBOOT0_Pos) /*!< 0x04000000 */ +#define FLASH_OPTR_nSWBOOT0 FLASH_OPTR_nSWBOOT0_Msk /*!< Software BOOT0 */ +#define FLASH_OPTR_nBOOT0_Pos (27U) +#define FLASH_OPTR_nBOOT0_Msk (0x1UL << FLASH_OPTR_nBOOT0_Pos) /*!< 0x08000000 */ +#define FLASH_OPTR_nBOOT0 FLASH_OPTR_nBOOT0_Msk /*!< BOOT0 option bit */ +#define FLASH_OPTR_AGC_TRIM_Pos (29U) +#define FLASH_OPTR_AGC_TRIM_Msk (0x7UL << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0xE0000000 */ +#define FLASH_OPTR_AGC_TRIM FLASH_OPTR_AGC_TRIM_Msk /*!< Automatic Gain Control trimming mask */ +#define FLASH_OPTR_AGC_TRIM_0 (0x1U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x20000000 */ +#define FLASH_OPTR_AGC_TRIM_1 (0x2U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x40000000 */ +#define FLASH_OPTR_AGC_TRIM_2 (0x4U << FLASH_OPTR_AGC_TRIM_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for FLASH_PCROP1ASR register ************/ +#define FLASH_PCROP1ASR_PCROP1A_STRT_Pos (0U) +#define FLASH_PCROP1ASR_PCROP1A_STRT_Msk (0x1FFUL << FLASH_PCROP1ASR_PCROP1A_STRT_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1ASR_PCROP1A_STRT FLASH_PCROP1ASR_PCROP1A_STRT_Msk /*!< PCROP area A start offset */ + +/****************** Bits definition for FLASH_PCROP1AER register ************/ +#define FLASH_PCROP1AER_PCROP1A_END_Pos (0U) +#define FLASH_PCROP1AER_PCROP1A_END_Msk (0x1FFUL << FLASH_PCROP1AER_PCROP1A_END_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1AER_PCROP1A_END FLASH_PCROP1AER_PCROP1A_END_Msk /*!< PCROP area A end offset */ +#define FLASH_PCROP1AER_PCROP_RDP_Pos (31U) +#define FLASH_PCROP1AER_PCROP_RDP_Msk (0x1UL << FLASH_PCROP1AER_PCROP_RDP_Pos) /*!< 0x80000000 */ +#define FLASH_PCROP1AER_PCROP_RDP FLASH_PCROP1AER_PCROP_RDP_Msk /*!< PCROP area preserved when RDP level decreased */ + +/****************** Bits definition for FLASH_WRP1AR register ***************/ +#define FLASH_WRP1AR_WRP1A_STRT_Pos (0U) +#define FLASH_WRP1AR_WRP1A_STRT_Msk (0xFFUL << FLASH_WRP1AR_WRP1A_STRT_Pos) /*!< 0x000000FF */ +#define FLASH_WRP1AR_WRP1A_STRT FLASH_WRP1AR_WRP1A_STRT_Msk /*!< WRP area A start offset */ +#define FLASH_WRP1AR_WRP1A_END_Pos (16U) +#define FLASH_WRP1AR_WRP1A_END_Msk (0xFFUL << FLASH_WRP1AR_WRP1A_END_Pos) /*!< 0x00FF0000 */ +#define FLASH_WRP1AR_WRP1A_END FLASH_WRP1AR_WRP1A_END_Msk /*!< WRP area A end offset */ + +/****************** Bits definition for FLASH_WRP1BR register ***************/ +#define FLASH_WRP1BR_WRP1B_STRT_Pos (0U) +#define FLASH_WRP1BR_WRP1B_STRT_Msk (0xFFUL << FLASH_WRP1BR_WRP1B_STRT_Pos) /*!< 0x000000FF */ +#define FLASH_WRP1BR_WRP1B_STRT FLASH_WRP1BR_WRP1B_STRT_Msk /*!< WRP area B start offset */ +#define FLASH_WRP1BR_WRP1B_END_Pos (16U) +#define FLASH_WRP1BR_WRP1B_END_Msk (0xFFUL << FLASH_WRP1BR_WRP1B_END_Pos) /*!< 0x00FF0000 */ +#define FLASH_WRP1BR_WRP1B_END FLASH_WRP1BR_WRP1B_END_Msk /*!< WRP area B end offset */ + +/****************** Bits definition for FLASH_PCROP1BSR register ************/ +#define FLASH_PCROP1BSR_PCROP1B_STRT_Pos (0U) +#define FLASH_PCROP1BSR_PCROP1B_STRT_Msk (0x1FFUL << FLASH_PCROP1BSR_PCROP1B_STRT_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1BSR_PCROP1B_STRT FLASH_PCROP1BSR_PCROP1B_STRT_Msk /*!< PCROP area B start offset */ + +/****************** Bits definition for FLASH_PCROP1BER register ************/ +#define FLASH_PCROP1BER_PCROP1B_END_Pos (0U) +#define FLASH_PCROP1BER_PCROP1B_END_Msk (0x1FFUL << FLASH_PCROP1BER_PCROP1B_END_Pos) /*!< 0x000001FF */ +#define FLASH_PCROP1BER_PCROP1B_END FLASH_PCROP1BER_PCROP1B_END_Msk /*!< PCROP area B end offset */ + +/****************** Bits definition for FLASH_IPCCBR register ************/ +#define FLASH_IPCCBR_IPCCDBA_Pos (0U) +#define FLASH_IPCCBR_IPCCDBA_Msk (0x3FFFUL << FLASH_IPCCBR_IPCCDBA_Pos) /*!< 0x00003FFF */ +#define FLASH_IPCCBR_IPCCDBA FLASH_IPCCBR_IPCCDBA_Msk /*!< IPCC data buffer base address */ + +/****************** Bits definition for FLASH_SFR register ************/ +#define FLASH_SFR_SFSA_Pos (0U) +#define FLASH_SFR_SFSA_Msk (0xFFUL << FLASH_SFR_SFSA_Pos) /*!< 0x000000FF */ +#define FLASH_SFR_SFSA FLASH_SFR_SFSA_Msk /* Secure flash start address */ +#define FLASH_SFR_FSD_Pos (8U) +#define FLASH_SFR_FSD_Msk (0x1UL << FLASH_SFR_FSD_Pos) /*!< 0x00000100 */ +#define FLASH_SFR_FSD FLASH_SFR_FSD_Msk /* Flash mode secure */ +#define FLASH_SFR_DDS_Pos (12U) +#define FLASH_SFR_DDS_Msk (0x1UL << FLASH_SFR_DDS_Pos) /*!< 0x00001000 */ +#define FLASH_SFR_DDS FLASH_SFR_DDS_Msk /* Enabling and disabling CPU2 Debug access */ + +/****************** Bits definition for FLASH_SRRVR register ************/ +#define FLASH_SRRVR_SBRV_Pos (0U) +#define FLASH_SRRVR_SBRV_Msk (0x3FFFFUL << FLASH_SRRVR_SBRV_Pos) /*!< 0x0003FFFF */ +#define FLASH_SRRVR_SBRV FLASH_SRRVR_SBRV_Msk /* SCPU2 boot reset vector memory offset */ + +#define FLASH_SRRVR_SBRSA_Pos (18U) +#define FLASH_SRRVR_SBRSA_Msk (0x1FUL << FLASH_SRRVR_SBRSA_Pos) /*!< 0x007C0000 */ +#define FLASH_SRRVR_SBRSA FLASH_SRRVR_SBRSA_Msk /* Secure backup SRAM2a start address */ +#define FLASH_SRRVR_BRSD_Pos (23U) +#define FLASH_SRRVR_BRSD_Msk (0x1UL << FLASH_SRRVR_BRSD_Pos) /*!< 0x00800000 */ +#define FLASH_SRRVR_BRSD FLASH_SRRVR_BRSD_Msk /* Backup SRAM2A secure mode */ + +#define FLASH_SRRVR_SNBRSA_Pos (25U) +#define FLASH_SRRVR_SNBRSA_Msk (0x1FUL << FLASH_SRRVR_SNBRSA_Pos) /*!< 0x3E000000 */ +#define FLASH_SRRVR_SNBRSA FLASH_SRRVR_SNBRSA_Msk /* Secure non-backup SRAM2b start address */ +#define FLASH_SRRVR_NBRSD_Pos (30U) +#define FLASH_SRRVR_NBRSD_Msk (0x1UL << FLASH_SRRVR_NBRSD_Pos) /*!< 0x40000000 */ +#define FLASH_SRRVR_NBRSD FLASH_SRRVR_NBRSD_Msk /* Non-backup SRAM2B secure mode */ +#define FLASH_SRRVR_C2OPT_Pos (31U) +#define FLASH_SRRVR_C2OPT_Msk (0x1UL << FLASH_SRRVR_C2OPT_Pos) /*!< 0x80000000 */ +#define FLASH_SRRVR_C2OPT FLASH_SRRVR_C2OPT_Msk /* SCPU2 boot reset vector memory selection */ + +/****************** Bits definition for FLASH_C2ACR register ************/ +#define FLASH_C2ACR_PRFTEN_Pos (8U) +#define FLASH_C2ACR_PRFTEN_Msk (0x1UL << FLASH_C2ACR_PRFTEN_Pos) /*!< 0x00000100 */ +#define FLASH_C2ACR_PRFTEN FLASH_C2ACR_PRFTEN_Msk /*!< CPU2 Prefetch enable */ +#define FLASH_C2ACR_ICEN_Pos (9U) +#define FLASH_C2ACR_ICEN_Msk (0x1UL << FLASH_C2ACR_ICEN_Pos) /*!< 0x00000200 */ +#define FLASH_C2ACR_ICEN FLASH_C2ACR_ICEN_Msk /*!< CPU2 Instruction cache enable */ +#define FLASH_C2ACR_ICRST_Pos (11U) +#define FLASH_C2ACR_ICRST_Msk (0x1UL << FLASH_C2ACR_ICRST_Pos) /*!< 0x00000800 */ +#define FLASH_C2ACR_ICRST FLASH_C2ACR_ICRST_Msk /*!< CPU2 Instruction cache reset */ +#define FLASH_C2ACR_PES_Pos (15U) +#define FLASH_C2ACR_PES_Msk (0x1UL << FLASH_C2ACR_PES_Pos) /*!< 0x00008000 */ +#define FLASH_C2ACR_PES FLASH_C2ACR_PES_Msk /*!< CPU2 Program/erase suspend request */ + +/****************** Bits definition for FLASH_C2SR register ************/ +#define FLASH_C2SR_EOP_Pos (0U) +#define FLASH_C2SR_EOP_Msk (0x1UL << FLASH_C2SR_EOP_Pos) /*!< 0x00000001 */ +#define FLASH_C2SR_EOP FLASH_C2SR_EOP_Msk /*!< CPU2 End of operation */ +#define FLASH_C2SR_OPERR_Pos (1U) +#define FLASH_C2SR_OPERR_Msk (0x1UL << FLASH_C2SR_OPERR_Pos) /*!< 0x00000002 */ +#define FLASH_C2SR_OPERR FLASH_C2SR_OPERR_Msk /*!< CPU2 Operation error */ +#define FLASH_C2SR_PROGERR_Pos (3U) +#define FLASH_C2SR_PROGERR_Msk (0x1UL << FLASH_C2SR_PROGERR_Pos) /*!< 0x00000008 */ +#define FLASH_C2SR_PROGERR FLASH_C2SR_PROGERR_Msk /*!< CPU2 Programming error */ +#define FLASH_C2SR_WRPERR_Pos (4U) +#define FLASH_C2SR_WRPERR_Msk (0x1UL << FLASH_C2SR_WRPERR_Pos) /*!< 0x00000010 */ +#define FLASH_C2SR_WRPERR FLASH_C2SR_WRPERR_Msk /*!< CPU2 Write protection error */ +#define FLASH_C2SR_PGAERR_Pos (5U) +#define FLASH_C2SR_PGAERR_Msk (0x1UL << FLASH_C2SR_PGAERR_Pos) /*!< 0x00000020 */ +#define FLASH_C2SR_PGAERR FLASH_C2SR_PGAERR_Msk /*!< CPU2 Programming alignment error */ +#define FLASH_C2SR_SIZERR_Pos (6U) +#define FLASH_C2SR_SIZERR_Msk (0x1UL << FLASH_C2SR_SIZERR_Pos) /*!< 0x00000040 */ +#define FLASH_C2SR_SIZERR FLASH_C2SR_SIZERR_Msk /*!< CPU2 Size error */ +#define FLASH_C2SR_PGSERR_Pos (7U) +#define FLASH_C2SR_PGSERR_Msk (0x1UL << FLASH_C2SR_PGSERR_Pos) /*!< 0x00000080 */ +#define FLASH_C2SR_PGSERR FLASH_C2SR_PGSERR_Msk /*!< CPU2 Programming sequence error */ +#define FLASH_C2SR_MISERR_Pos (8U) +#define FLASH_C2SR_MISERR_Msk (0x1UL << FLASH_C2SR_MISERR_Pos) /*!< 0x00000100 */ +#define FLASH_C2SR_MISERR FLASH_C2SR_MISERR_Msk /*!< CPU2 Fast programming data miss error */ +#define FLASH_C2SR_FASTERR_Pos (9U) +#define FLASH_C2SR_FASTERR_Msk (0x1UL << FLASH_C2SR_FASTERR_Pos) /*!< 0x00000200 */ +#define FLASH_C2SR_FASTERR FLASH_C2SR_FASTERR_Msk /*!< CPU2 Fast programming error */ +#define FLASH_C2SR_RDERR_Pos (14U) +#define FLASH_C2SR_RDERR_Msk (0x1UL << FLASH_C2SR_RDERR_Pos) /*!< 0x00004000 */ +#define FLASH_C2SR_RDERR FLASH_C2SR_RDERR_Msk /*!< CPU2 PCROP read error */ +#define FLASH_C2SR_BSY_Pos (16U) +#define FLASH_C2SR_BSY_Msk (0x1UL << FLASH_C2SR_BSY_Pos) /*!< 0x00010000 */ +#define FLASH_C2SR_BSY FLASH_C2SR_BSY_Msk /*!< CPU2 Flash busy */ +#define FLASH_C2SR_CFGBSY_Pos (18U) +#define FLASH_C2SR_CFGBSY_Msk (0x1UL << FLASH_C2SR_CFGBSY_Pos) /*!< 0x00040000 */ +#define FLASH_C2SR_CFGBSY FLASH_C2SR_CFGBSY_Msk /*!< CPU2 Programming or erase configuration busy */ +#define FLASH_C2SR_PESD_Pos (19U) +#define FLASH_C2SR_PESD_Msk (0x1UL << FLASH_C2SR_PESD_Pos) /*!< 0x00080000 */ +#define FLASH_C2SR_PESD FLASH_C2SR_PESD_Msk /*!< CPU2 Programming/erase operation suspended */ + +/****************** Bits definition for FLASH_C2CR register ************/ +#define FLASH_C2CR_PG_Pos (0U) +#define FLASH_C2CR_PG_Msk (0x1UL << FLASH_C2CR_PG_Pos) /*!< 0x00000001 */ +#define FLASH_C2CR_PG FLASH_C2CR_PG_Msk /*!< CPU2 Flash programming */ +#define FLASH_C2CR_PER_Pos (1U) +#define FLASH_C2CR_PER_Msk (0x1UL << FLASH_C2CR_PER_Pos) /*!< 0x00000002 */ +#define FLASH_C2CR_PER FLASH_C2CR_PER_Msk /*!< CPU2 Page erase */ +#define FLASH_C2CR_MER_Pos (2U) +#define FLASH_C2CR_MER_Msk (0x1UL << FLASH_C2CR_MER_Pos) /*!< 0x00000004 */ +#define FLASH_C2CR_MER FLASH_C2CR_MER_Msk /*!< CPU2 Mass erase */ +#define FLASH_C2CR_PNB_Pos (3U) +#define FLASH_C2CR_PNB_Msk (0xFFUL << FLASH_C2CR_PNB_Pos) /*!< 0x000007F8 */ +#define FLASH_C2CR_PNB FLASH_C2CR_PNB_Msk /*!< CPU2 Page number selection mask */ +#define FLASH_C2CR_STRT_Pos (16U) +#define FLASH_C2CR_STRT_Msk (0x1UL << FLASH_C2CR_STRT_Pos) /*!< 0x00010000 */ +#define FLASH_C2CR_STRT FLASH_C2CR_STRT_Msk /*!< CPU2 Start an erase operation */ +#define FLASH_C2CR_FSTPG_Pos (18U) +#define FLASH_C2CR_FSTPG_Msk (0x1UL << FLASH_C2CR_FSTPG_Pos) /*!< 0x00040000 */ +#define FLASH_C2CR_FSTPG FLASH_C2CR_FSTPG_Msk /*!< CPU2 Fast programming */ +#define FLASH_C2CR_EOPIE_Pos (24U) +#define FLASH_C2CR_EOPIE_Msk (0x1UL << FLASH_C2CR_EOPIE_Pos) /*!< 0x01000000 */ +#define FLASH_C2CR_EOPIE FLASH_C2CR_EOPIE_Msk /*!< CPU2 End of operation interrupt enable */ +#define FLASH_C2CR_ERRIE_Pos (25U) +#define FLASH_C2CR_ERRIE_Msk (0x1UL << FLASH_C2CR_ERRIE_Pos) /*!< 0x02000000 */ +#define FLASH_C2CR_ERRIE FLASH_C2CR_ERRIE_Msk /*!< CPU2 Error interrupt enable */ +#define FLASH_C2CR_RDERRIE_Pos (26U) +#define FLASH_C2CR_RDERRIE_Msk (0x1UL << FLASH_C2CR_RDERRIE_Pos) /*!< 0x04000000 */ +#define FLASH_C2CR_RDERRIE FLASH_C2CR_RDERRIE_Msk /*!< CPU2 PCROP read error interrupt enable */ + +/******************************************************************************/ +/* */ +/* General Purpose I/O */ +/* */ +/******************************************************************************/ +/****************** Bits definition for GPIO_MODER register *****************/ +#define GPIO_MODER_MODE0_Pos (0U) +#define GPIO_MODER_MODE0_Msk (0x3UL << GPIO_MODER_MODE0_Pos) /*!< 0x00000003 */ +#define GPIO_MODER_MODE0 GPIO_MODER_MODE0_Msk +#define GPIO_MODER_MODE0_0 (0x1U << GPIO_MODER_MODE0_Pos) /*!< 0x00000001 */ +#define GPIO_MODER_MODE0_1 (0x2U << GPIO_MODER_MODE0_Pos) /*!< 0x00000002 */ +#define GPIO_MODER_MODE1_Pos (2U) +#define GPIO_MODER_MODE1_Msk (0x3UL << GPIO_MODER_MODE1_Pos) /*!< 0x0000000C */ +#define GPIO_MODER_MODE1 GPIO_MODER_MODE1_Msk +#define GPIO_MODER_MODE1_0 (0x1U << GPIO_MODER_MODE1_Pos) /*!< 0x00000004 */ +#define GPIO_MODER_MODE1_1 (0x2U << GPIO_MODER_MODE1_Pos) /*!< 0x00000008 */ +#define GPIO_MODER_MODE2_Pos (4U) +#define GPIO_MODER_MODE2_Msk (0x3UL << GPIO_MODER_MODE2_Pos) /*!< 0x00000030 */ +#define GPIO_MODER_MODE2 GPIO_MODER_MODE2_Msk +#define GPIO_MODER_MODE2_0 (0x1U << GPIO_MODER_MODE2_Pos) /*!< 0x00000010 */ +#define GPIO_MODER_MODE2_1 (0x2U << GPIO_MODER_MODE2_Pos) /*!< 0x00000020 */ +#define GPIO_MODER_MODE3_Pos (6U) +#define GPIO_MODER_MODE3_Msk (0x3UL << GPIO_MODER_MODE3_Pos) /*!< 0x000000C0 */ +#define GPIO_MODER_MODE3 GPIO_MODER_MODE3_Msk +#define GPIO_MODER_MODE3_0 (0x1U << GPIO_MODER_MODE3_Pos) /*!< 0x00000040 */ +#define GPIO_MODER_MODE3_1 (0x2U << GPIO_MODER_MODE3_Pos) /*!< 0x00000080 */ +#define GPIO_MODER_MODE4_Pos (8U) +#define GPIO_MODER_MODE4_Msk (0x3UL << GPIO_MODER_MODE4_Pos) /*!< 0x00000300 */ +#define GPIO_MODER_MODE4 GPIO_MODER_MODE4_Msk +#define GPIO_MODER_MODE4_0 (0x1U << GPIO_MODER_MODE4_Pos) /*!< 0x00000100 */ +#define GPIO_MODER_MODE4_1 (0x2U << GPIO_MODER_MODE4_Pos) /*!< 0x00000200 */ +#define GPIO_MODER_MODE5_Pos (10U) +#define GPIO_MODER_MODE5_Msk (0x3UL << GPIO_MODER_MODE5_Pos) /*!< 0x00000C00 */ +#define GPIO_MODER_MODE5 GPIO_MODER_MODE5_Msk +#define GPIO_MODER_MODE5_0 (0x1U << GPIO_MODER_MODE5_Pos) /*!< 0x00000400 */ +#define GPIO_MODER_MODE5_1 (0x2U << GPIO_MODER_MODE5_Pos) /*!< 0x00000800 */ +#define GPIO_MODER_MODE6_Pos (12U) +#define GPIO_MODER_MODE6_Msk (0x3UL << GPIO_MODER_MODE6_Pos) /*!< 0x00003000 */ +#define GPIO_MODER_MODE6 GPIO_MODER_MODE6_Msk +#define GPIO_MODER_MODE6_0 (0x1U << GPIO_MODER_MODE6_Pos) /*!< 0x00001000 */ +#define GPIO_MODER_MODE6_1 (0x2U << GPIO_MODER_MODE6_Pos) /*!< 0x00002000 */ +#define GPIO_MODER_MODE7_Pos (14U) +#define GPIO_MODER_MODE7_Msk (0x3UL << GPIO_MODER_MODE7_Pos) /*!< 0x0000C000 */ +#define GPIO_MODER_MODE7 GPIO_MODER_MODE7_Msk +#define GPIO_MODER_MODE7_0 (0x1U << GPIO_MODER_MODE7_Pos) /*!< 0x00004000 */ +#define GPIO_MODER_MODE7_1 (0x2U << GPIO_MODER_MODE7_Pos) /*!< 0x00008000 */ +#define GPIO_MODER_MODE8_Pos (16U) +#define GPIO_MODER_MODE8_Msk (0x3UL << GPIO_MODER_MODE8_Pos) /*!< 0x00030000 */ +#define GPIO_MODER_MODE8 GPIO_MODER_MODE8_Msk +#define GPIO_MODER_MODE8_0 (0x1U << GPIO_MODER_MODE8_Pos) /*!< 0x00010000 */ +#define GPIO_MODER_MODE8_1 (0x2U << GPIO_MODER_MODE8_Pos) /*!< 0x00020000 */ +#define GPIO_MODER_MODE9_Pos (18U) +#define GPIO_MODER_MODE9_Msk (0x3UL << GPIO_MODER_MODE9_Pos) /*!< 0x000C0000 */ +#define GPIO_MODER_MODE9 GPIO_MODER_MODE9_Msk +#define GPIO_MODER_MODE9_0 (0x1U << GPIO_MODER_MODE9_Pos) /*!< 0x00040000 */ +#define GPIO_MODER_MODE9_1 (0x2U << GPIO_MODER_MODE9_Pos) /*!< 0x00080000 */ +#define GPIO_MODER_MODE10_Pos (20U) +#define GPIO_MODER_MODE10_Msk (0x3UL << GPIO_MODER_MODE10_Pos) /*!< 0x00300000 */ +#define GPIO_MODER_MODE10 GPIO_MODER_MODE10_Msk +#define GPIO_MODER_MODE10_0 (0x1U << GPIO_MODER_MODE10_Pos) /*!< 0x00100000 */ +#define GPIO_MODER_MODE10_1 (0x2U << GPIO_MODER_MODE10_Pos) /*!< 0x00200000 */ +#define GPIO_MODER_MODE11_Pos (22U) +#define GPIO_MODER_MODE11_Msk (0x3UL << GPIO_MODER_MODE11_Pos) /*!< 0x00C00000 */ +#define GPIO_MODER_MODE11 GPIO_MODER_MODE11_Msk +#define GPIO_MODER_MODE11_0 (0x1U << GPIO_MODER_MODE11_Pos) /*!< 0x00400000 */ +#define GPIO_MODER_MODE11_1 (0x2U << GPIO_MODER_MODE11_Pos) /*!< 0x00800000 */ +#define GPIO_MODER_MODE12_Pos (24U) +#define GPIO_MODER_MODE12_Msk (0x3UL << GPIO_MODER_MODE12_Pos) /*!< 0x03000000 */ +#define GPIO_MODER_MODE12 GPIO_MODER_MODE12_Msk +#define GPIO_MODER_MODE12_0 (0x1U << GPIO_MODER_MODE12_Pos) /*!< 0x01000000 */ +#define GPIO_MODER_MODE12_1 (0x2U << GPIO_MODER_MODE12_Pos) /*!< 0x02000000 */ +#define GPIO_MODER_MODE13_Pos (26U) +#define GPIO_MODER_MODE13_Msk (0x3UL << GPIO_MODER_MODE13_Pos) /*!< 0x0C000000 */ +#define GPIO_MODER_MODE13 GPIO_MODER_MODE13_Msk +#define GPIO_MODER_MODE13_0 (0x1U << GPIO_MODER_MODE13_Pos) /*!< 0x04000000 */ +#define GPIO_MODER_MODE13_1 (0x2U << GPIO_MODER_MODE13_Pos) /*!< 0x08000000 */ +#define GPIO_MODER_MODE14_Pos (28U) +#define GPIO_MODER_MODE14_Msk (0x3UL << GPIO_MODER_MODE14_Pos) /*!< 0x30000000 */ +#define GPIO_MODER_MODE14 GPIO_MODER_MODE14_Msk +#define GPIO_MODER_MODE14_0 (0x1U << GPIO_MODER_MODE14_Pos) /*!< 0x10000000 */ +#define GPIO_MODER_MODE14_1 (0x2U << GPIO_MODER_MODE14_Pos) /*!< 0x20000000 */ +#define GPIO_MODER_MODE15_Pos (30U) +#define GPIO_MODER_MODE15_Msk (0x3UL << GPIO_MODER_MODE15_Pos) /*!< 0xC0000000 */ +#define GPIO_MODER_MODE15 GPIO_MODER_MODE15_Msk +#define GPIO_MODER_MODE15_0 (0x1U << GPIO_MODER_MODE15_Pos) /*!< 0x40000000 */ +#define GPIO_MODER_MODE15_1 (0x2U << GPIO_MODER_MODE15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_OTYPER register ****************/ +#define GPIO_OTYPER_OT0_Pos (0U) +#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos) /*!< 0x00000001 */ +#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk +#define GPIO_OTYPER_OT1_Pos (1U) +#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos) /*!< 0x00000002 */ +#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk +#define GPIO_OTYPER_OT2_Pos (2U) +#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos) /*!< 0x00000004 */ +#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk +#define GPIO_OTYPER_OT3_Pos (3U) +#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos) /*!< 0x00000008 */ +#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk +#define GPIO_OTYPER_OT4_Pos (4U) +#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos) /*!< 0x00000010 */ +#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk +#define GPIO_OTYPER_OT5_Pos (5U) +#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos) /*!< 0x00000020 */ +#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk +#define GPIO_OTYPER_OT6_Pos (6U) +#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos) /*!< 0x00000040 */ +#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk +#define GPIO_OTYPER_OT7_Pos (7U) +#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos) /*!< 0x00000080 */ +#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk +#define GPIO_OTYPER_OT8_Pos (8U) +#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos) /*!< 0x00000100 */ +#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk +#define GPIO_OTYPER_OT9_Pos (9U) +#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos) /*!< 0x00000200 */ +#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk +#define GPIO_OTYPER_OT10_Pos (10U) +#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos) /*!< 0x00000400 */ +#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk +#define GPIO_OTYPER_OT11_Pos (11U) +#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos) /*!< 0x00000800 */ +#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk +#define GPIO_OTYPER_OT12_Pos (12U) +#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos) /*!< 0x00001000 */ +#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk +#define GPIO_OTYPER_OT13_Pos (13U) +#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos) /*!< 0x00002000 */ +#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk +#define GPIO_OTYPER_OT14_Pos (14U) +#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos) /*!< 0x00004000 */ +#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk +#define GPIO_OTYPER_OT15_Pos (15U) +#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos) /*!< 0x00008000 */ +#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk + +/****************** Bits definition for GPIO_OSPEEDR register ***************/ +#define GPIO_OSPEEDR_OSPEED0_Pos (0U) +#define GPIO_OSPEEDR_OSPEED0_Msk (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000003 */ +#define GPIO_OSPEEDR_OSPEED0 GPIO_OSPEEDR_OSPEED0_Msk +#define GPIO_OSPEEDR_OSPEED0_0 (0x1U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000001 */ +#define GPIO_OSPEEDR_OSPEED0_1 (0x2U << GPIO_OSPEEDR_OSPEED0_Pos) /*!< 0x00000002 */ +#define GPIO_OSPEEDR_OSPEED1_Pos (2U) +#define GPIO_OSPEEDR_OSPEED1_Msk (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x0000000C */ +#define GPIO_OSPEEDR_OSPEED1 GPIO_OSPEEDR_OSPEED1_Msk +#define GPIO_OSPEEDR_OSPEED1_0 (0x1U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000004 */ +#define GPIO_OSPEEDR_OSPEED1_1 (0x2U << GPIO_OSPEEDR_OSPEED1_Pos) /*!< 0x00000008 */ +#define GPIO_OSPEEDR_OSPEED2_Pos (4U) +#define GPIO_OSPEEDR_OSPEED2_Msk (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000030 */ +#define GPIO_OSPEEDR_OSPEED2 GPIO_OSPEEDR_OSPEED2_Msk +#define GPIO_OSPEEDR_OSPEED2_0 (0x1U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000010 */ +#define GPIO_OSPEEDR_OSPEED2_1 (0x2U << GPIO_OSPEEDR_OSPEED2_Pos) /*!< 0x00000020 */ +#define GPIO_OSPEEDR_OSPEED3_Pos (6U) +#define GPIO_OSPEEDR_OSPEED3_Msk (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x000000C0 */ +#define GPIO_OSPEEDR_OSPEED3 GPIO_OSPEEDR_OSPEED3_Msk +#define GPIO_OSPEEDR_OSPEED3_0 (0x1U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000040 */ +#define GPIO_OSPEEDR_OSPEED3_1 (0x2U << GPIO_OSPEEDR_OSPEED3_Pos) /*!< 0x00000080 */ +#define GPIO_OSPEEDR_OSPEED4_Pos (8U) +#define GPIO_OSPEEDR_OSPEED4_Msk (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000300 */ +#define GPIO_OSPEEDR_OSPEED4 GPIO_OSPEEDR_OSPEED4_Msk +#define GPIO_OSPEEDR_OSPEED4_0 (0x1U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000100 */ +#define GPIO_OSPEEDR_OSPEED4_1 (0x2U << GPIO_OSPEEDR_OSPEED4_Pos) /*!< 0x00000200 */ +#define GPIO_OSPEEDR_OSPEED5_Pos (10U) +#define GPIO_OSPEEDR_OSPEED5_Msk (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000C00 */ +#define GPIO_OSPEEDR_OSPEED5 GPIO_OSPEEDR_OSPEED5_Msk +#define GPIO_OSPEEDR_OSPEED5_0 (0x1U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000400 */ +#define GPIO_OSPEEDR_OSPEED5_1 (0x2U << GPIO_OSPEEDR_OSPEED5_Pos) /*!< 0x00000800 */ +#define GPIO_OSPEEDR_OSPEED6_Pos (12U) +#define GPIO_OSPEEDR_OSPEED6_Msk (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00003000 */ +#define GPIO_OSPEEDR_OSPEED6 GPIO_OSPEEDR_OSPEED6_Msk +#define GPIO_OSPEEDR_OSPEED6_0 (0x1U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00001000 */ +#define GPIO_OSPEEDR_OSPEED6_1 (0x2U << GPIO_OSPEEDR_OSPEED6_Pos) /*!< 0x00002000 */ +#define GPIO_OSPEEDR_OSPEED7_Pos (14U) +#define GPIO_OSPEEDR_OSPEED7_Msk (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x0000C000 */ +#define GPIO_OSPEEDR_OSPEED7 GPIO_OSPEEDR_OSPEED7_Msk +#define GPIO_OSPEEDR_OSPEED7_0 (0x1U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00004000 */ +#define GPIO_OSPEEDR_OSPEED7_1 (0x2U << GPIO_OSPEEDR_OSPEED7_Pos) /*!< 0x00008000 */ +#define GPIO_OSPEEDR_OSPEED8_Pos (16U) +#define GPIO_OSPEEDR_OSPEED8_Msk (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00030000 */ +#define GPIO_OSPEEDR_OSPEED8 GPIO_OSPEEDR_OSPEED8_Msk +#define GPIO_OSPEEDR_OSPEED8_0 (0x1U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00010000 */ +#define GPIO_OSPEEDR_OSPEED8_1 (0x2U << GPIO_OSPEEDR_OSPEED8_Pos) /*!< 0x00020000 */ +#define GPIO_OSPEEDR_OSPEED9_Pos (18U) +#define GPIO_OSPEEDR_OSPEED9_Msk (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x000C0000 */ +#define GPIO_OSPEEDR_OSPEED9 GPIO_OSPEEDR_OSPEED9_Msk +#define GPIO_OSPEEDR_OSPEED9_0 (0x1U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00040000 */ +#define GPIO_OSPEEDR_OSPEED9_1 (0x2U << GPIO_OSPEEDR_OSPEED9_Pos) /*!< 0x00080000 */ +#define GPIO_OSPEEDR_OSPEED10_Pos (20U) +#define GPIO_OSPEEDR_OSPEED10_Msk (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00300000 */ +#define GPIO_OSPEEDR_OSPEED10 GPIO_OSPEEDR_OSPEED10_Msk +#define GPIO_OSPEEDR_OSPEED10_0 (0x1U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00100000 */ +#define GPIO_OSPEEDR_OSPEED10_1 (0x2U << GPIO_OSPEEDR_OSPEED10_Pos) /*!< 0x00200000 */ +#define GPIO_OSPEEDR_OSPEED11_Pos (22U) +#define GPIO_OSPEEDR_OSPEED11_Msk (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00C00000 */ +#define GPIO_OSPEEDR_OSPEED11 GPIO_OSPEEDR_OSPEED11_Msk +#define GPIO_OSPEEDR_OSPEED11_0 (0x1U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00400000 */ +#define GPIO_OSPEEDR_OSPEED11_1 (0x2U << GPIO_OSPEEDR_OSPEED11_Pos) /*!< 0x00800000 */ +#define GPIO_OSPEEDR_OSPEED12_Pos (24U) +#define GPIO_OSPEEDR_OSPEED12_Msk (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x03000000 */ +#define GPIO_OSPEEDR_OSPEED12 GPIO_OSPEEDR_OSPEED12_Msk +#define GPIO_OSPEEDR_OSPEED12_0 (0x1U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x01000000 */ +#define GPIO_OSPEEDR_OSPEED12_1 (0x2U << GPIO_OSPEEDR_OSPEED12_Pos) /*!< 0x02000000 */ +#define GPIO_OSPEEDR_OSPEED13_Pos (26U) +#define GPIO_OSPEEDR_OSPEED13_Msk (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x0C000000 */ +#define GPIO_OSPEEDR_OSPEED13 GPIO_OSPEEDR_OSPEED13_Msk +#define GPIO_OSPEEDR_OSPEED13_0 (0x1U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x04000000 */ +#define GPIO_OSPEEDR_OSPEED13_1 (0x2U << GPIO_OSPEEDR_OSPEED13_Pos) /*!< 0x08000000 */ +#define GPIO_OSPEEDR_OSPEED14_Pos (28U) +#define GPIO_OSPEEDR_OSPEED14_Msk (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x30000000 */ +#define GPIO_OSPEEDR_OSPEED14 GPIO_OSPEEDR_OSPEED14_Msk +#define GPIO_OSPEEDR_OSPEED14_0 (0x1U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x10000000 */ +#define GPIO_OSPEEDR_OSPEED14_1 (0x2U << GPIO_OSPEEDR_OSPEED14_Pos) /*!< 0x20000000 */ +#define GPIO_OSPEEDR_OSPEED15_Pos (30U) +#define GPIO_OSPEEDR_OSPEED15_Msk (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0xC0000000 */ +#define GPIO_OSPEEDR_OSPEED15 GPIO_OSPEEDR_OSPEED15_Msk +#define GPIO_OSPEEDR_OSPEED15_0 (0x1U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x40000000 */ +#define GPIO_OSPEEDR_OSPEED15_1 (0x2U << GPIO_OSPEEDR_OSPEED15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_PUPDR register *****************/ +#define GPIO_PUPDR_PUPD0_Pos (0U) +#define GPIO_PUPDR_PUPD0_Msk (0x3UL << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000003 */ +#define GPIO_PUPDR_PUPD0 GPIO_PUPDR_PUPD0_Msk +#define GPIO_PUPDR_PUPD0_0 (0x1U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000001 */ +#define GPIO_PUPDR_PUPD0_1 (0x2U << GPIO_PUPDR_PUPD0_Pos) /*!< 0x00000002 */ +#define GPIO_PUPDR_PUPD1_Pos (2U) +#define GPIO_PUPDR_PUPD1_Msk (0x3UL << GPIO_PUPDR_PUPD1_Pos) /*!< 0x0000000C */ +#define GPIO_PUPDR_PUPD1 GPIO_PUPDR_PUPD1_Msk +#define GPIO_PUPDR_PUPD1_0 (0x1U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000004 */ +#define GPIO_PUPDR_PUPD1_1 (0x2U << GPIO_PUPDR_PUPD1_Pos) /*!< 0x00000008 */ +#define GPIO_PUPDR_PUPD2_Pos (4U) +#define GPIO_PUPDR_PUPD2_Msk (0x3UL << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000030 */ +#define GPIO_PUPDR_PUPD2 GPIO_PUPDR_PUPD2_Msk +#define GPIO_PUPDR_PUPD2_0 (0x1U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000010 */ +#define GPIO_PUPDR_PUPD2_1 (0x2U << GPIO_PUPDR_PUPD2_Pos) /*!< 0x00000020 */ +#define GPIO_PUPDR_PUPD3_Pos (6U) +#define GPIO_PUPDR_PUPD3_Msk (0x3UL << GPIO_PUPDR_PUPD3_Pos) /*!< 0x000000C0 */ +#define GPIO_PUPDR_PUPD3 GPIO_PUPDR_PUPD3_Msk +#define GPIO_PUPDR_PUPD3_0 (0x1U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000040 */ +#define GPIO_PUPDR_PUPD3_1 (0x2U << GPIO_PUPDR_PUPD3_Pos) /*!< 0x00000080 */ +#define GPIO_PUPDR_PUPD4_Pos (8U) +#define GPIO_PUPDR_PUPD4_Msk (0x3UL << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000300 */ +#define GPIO_PUPDR_PUPD4 GPIO_PUPDR_PUPD4_Msk +#define GPIO_PUPDR_PUPD4_0 (0x1U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000100 */ +#define GPIO_PUPDR_PUPD4_1 (0x2U << GPIO_PUPDR_PUPD4_Pos) /*!< 0x00000200 */ +#define GPIO_PUPDR_PUPD5_Pos (10U) +#define GPIO_PUPDR_PUPD5_Msk (0x3UL << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000C00 */ +#define GPIO_PUPDR_PUPD5 GPIO_PUPDR_PUPD5_Msk +#define GPIO_PUPDR_PUPD5_0 (0x1U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000400 */ +#define GPIO_PUPDR_PUPD5_1 (0x2U << GPIO_PUPDR_PUPD5_Pos) /*!< 0x00000800 */ +#define GPIO_PUPDR_PUPD6_Pos (12U) +#define GPIO_PUPDR_PUPD6_Msk (0x3UL << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00003000 */ +#define GPIO_PUPDR_PUPD6 GPIO_PUPDR_PUPD6_Msk +#define GPIO_PUPDR_PUPD6_0 (0x1U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00001000 */ +#define GPIO_PUPDR_PUPD6_1 (0x2U << GPIO_PUPDR_PUPD6_Pos) /*!< 0x00002000 */ +#define GPIO_PUPDR_PUPD7_Pos (14U) +#define GPIO_PUPDR_PUPD7_Msk (0x3UL << GPIO_PUPDR_PUPD7_Pos) /*!< 0x0000C000 */ +#define GPIO_PUPDR_PUPD7 GPIO_PUPDR_PUPD7_Msk +#define GPIO_PUPDR_PUPD7_0 (0x1U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00004000 */ +#define GPIO_PUPDR_PUPD7_1 (0x2U << GPIO_PUPDR_PUPD7_Pos) /*!< 0x00008000 */ +#define GPIO_PUPDR_PUPD8_Pos (16U) +#define GPIO_PUPDR_PUPD8_Msk (0x3UL << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00030000 */ +#define GPIO_PUPDR_PUPD8 GPIO_PUPDR_PUPD8_Msk +#define GPIO_PUPDR_PUPD8_0 (0x1U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00010000 */ +#define GPIO_PUPDR_PUPD8_1 (0x2U << GPIO_PUPDR_PUPD8_Pos) /*!< 0x00020000 */ +#define GPIO_PUPDR_PUPD9_Pos (18U) +#define GPIO_PUPDR_PUPD9_Msk (0x3UL << GPIO_PUPDR_PUPD9_Pos) /*!< 0x000C0000 */ +#define GPIO_PUPDR_PUPD9 GPIO_PUPDR_PUPD9_Msk +#define GPIO_PUPDR_PUPD9_0 (0x1U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00040000 */ +#define GPIO_PUPDR_PUPD9_1 (0x2U << GPIO_PUPDR_PUPD9_Pos) /*!< 0x00080000 */ +#define GPIO_PUPDR_PUPD10_Pos (20U) +#define GPIO_PUPDR_PUPD10_Msk (0x3UL << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00300000 */ +#define GPIO_PUPDR_PUPD10 GPIO_PUPDR_PUPD10_Msk +#define GPIO_PUPDR_PUPD10_0 (0x1U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00100000 */ +#define GPIO_PUPDR_PUPD10_1 (0x2U << GPIO_PUPDR_PUPD10_Pos) /*!< 0x00200000 */ +#define GPIO_PUPDR_PUPD11_Pos (22U) +#define GPIO_PUPDR_PUPD11_Msk (0x3UL << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00C00000 */ +#define GPIO_PUPDR_PUPD11 GPIO_PUPDR_PUPD11_Msk +#define GPIO_PUPDR_PUPD11_0 (0x1U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00400000 */ +#define GPIO_PUPDR_PUPD11_1 (0x2U << GPIO_PUPDR_PUPD11_Pos) /*!< 0x00800000 */ +#define GPIO_PUPDR_PUPD12_Pos (24U) +#define GPIO_PUPDR_PUPD12_Msk (0x3UL << GPIO_PUPDR_PUPD12_Pos) /*!< 0x03000000 */ +#define GPIO_PUPDR_PUPD12 GPIO_PUPDR_PUPD12_Msk +#define GPIO_PUPDR_PUPD12_0 (0x1U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x01000000 */ +#define GPIO_PUPDR_PUPD12_1 (0x2U << GPIO_PUPDR_PUPD12_Pos) /*!< 0x02000000 */ +#define GPIO_PUPDR_PUPD13_Pos (26U) +#define GPIO_PUPDR_PUPD13_Msk (0x3UL << GPIO_PUPDR_PUPD13_Pos) /*!< 0x0C000000 */ +#define GPIO_PUPDR_PUPD13 GPIO_PUPDR_PUPD13_Msk +#define GPIO_PUPDR_PUPD13_0 (0x1U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x04000000 */ +#define GPIO_PUPDR_PUPD13_1 (0x2U << GPIO_PUPDR_PUPD13_Pos) /*!< 0x08000000 */ +#define GPIO_PUPDR_PUPD14_Pos (28U) +#define GPIO_PUPDR_PUPD14_Msk (0x3UL << GPIO_PUPDR_PUPD14_Pos) /*!< 0x30000000 */ +#define GPIO_PUPDR_PUPD14 GPIO_PUPDR_PUPD14_Msk +#define GPIO_PUPDR_PUPD14_0 (0x1U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x10000000 */ +#define GPIO_PUPDR_PUPD14_1 (0x2U << GPIO_PUPDR_PUPD14_Pos) /*!< 0x20000000 */ +#define GPIO_PUPDR_PUPD15_Pos (30U) +#define GPIO_PUPDR_PUPD15_Msk (0x3UL << GPIO_PUPDR_PUPD15_Pos) /*!< 0xC0000000 */ +#define GPIO_PUPDR_PUPD15 GPIO_PUPDR_PUPD15_Msk +#define GPIO_PUPDR_PUPD15_0 (0x1U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x40000000 */ +#define GPIO_PUPDR_PUPD15_1 (0x2U << GPIO_PUPDR_PUPD15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_IDR register *******************/ +#define GPIO_IDR_ID0_Pos (0U) +#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos) /*!< 0x00000001 */ +#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk +#define GPIO_IDR_ID1_Pos (1U) +#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos) /*!< 0x00000002 */ +#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk +#define GPIO_IDR_ID2_Pos (2U) +#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos) /*!< 0x00000004 */ +#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk +#define GPIO_IDR_ID3_Pos (3U) +#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos) /*!< 0x00000008 */ +#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk +#define GPIO_IDR_ID4_Pos (4U) +#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos) /*!< 0x00000010 */ +#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk +#define GPIO_IDR_ID5_Pos (5U) +#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos) /*!< 0x00000020 */ +#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk +#define GPIO_IDR_ID6_Pos (6U) +#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos) /*!< 0x00000040 */ +#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk +#define GPIO_IDR_ID7_Pos (7U) +#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos) /*!< 0x00000080 */ +#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk +#define GPIO_IDR_ID8_Pos (8U) +#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos) /*!< 0x00000100 */ +#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk +#define GPIO_IDR_ID9_Pos (9U) +#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos) /*!< 0x00000200 */ +#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk +#define GPIO_IDR_ID10_Pos (10U) +#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos) /*!< 0x00000400 */ +#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk +#define GPIO_IDR_ID11_Pos (11U) +#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos) /*!< 0x00000800 */ +#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk +#define GPIO_IDR_ID12_Pos (12U) +#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos) /*!< 0x00001000 */ +#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk +#define GPIO_IDR_ID13_Pos (13U) +#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos) /*!< 0x00002000 */ +#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk +#define GPIO_IDR_ID14_Pos (14U) +#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos) /*!< 0x00004000 */ +#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk +#define GPIO_IDR_ID15_Pos (15U) +#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos) /*!< 0x00008000 */ +#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk + +/****************** Bits definition for GPIO_ODR register *******************/ +#define GPIO_ODR_OD0_Pos (0U) +#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos) /*!< 0x00000001 */ +#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk +#define GPIO_ODR_OD1_Pos (1U) +#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos) /*!< 0x00000002 */ +#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk +#define GPIO_ODR_OD2_Pos (2U) +#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos) /*!< 0x00000004 */ +#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk +#define GPIO_ODR_OD3_Pos (3U) +#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos) /*!< 0x00000008 */ +#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk +#define GPIO_ODR_OD4_Pos (4U) +#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos) /*!< 0x00000010 */ +#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk +#define GPIO_ODR_OD5_Pos (5U) +#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos) /*!< 0x00000020 */ +#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk +#define GPIO_ODR_OD6_Pos (6U) +#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos) /*!< 0x00000040 */ +#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk +#define GPIO_ODR_OD7_Pos (7U) +#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos) /*!< 0x00000080 */ +#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk +#define GPIO_ODR_OD8_Pos (8U) +#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos) /*!< 0x00000100 */ +#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk +#define GPIO_ODR_OD9_Pos (9U) +#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos) /*!< 0x00000200 */ +#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk +#define GPIO_ODR_OD10_Pos (10U) +#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos) /*!< 0x00000400 */ +#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk +#define GPIO_ODR_OD11_Pos (11U) +#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos) /*!< 0x00000800 */ +#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk +#define GPIO_ODR_OD12_Pos (12U) +#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos) /*!< 0x00001000 */ +#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk +#define GPIO_ODR_OD13_Pos (13U) +#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos) /*!< 0x00002000 */ +#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk +#define GPIO_ODR_OD14_Pos (14U) +#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos) /*!< 0x00004000 */ +#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk +#define GPIO_ODR_OD15_Pos (15U) +#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos) /*!< 0x00008000 */ +#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk + +/****************** Bits definition for GPIO_BSRR register ******************/ +#define GPIO_BSRR_BS0_Pos (0U) +#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos) /*!< 0x00000001 */ +#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk +#define GPIO_BSRR_BS1_Pos (1U) +#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos) /*!< 0x00000002 */ +#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk +#define GPIO_BSRR_BS2_Pos (2U) +#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos) /*!< 0x00000004 */ +#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk +#define GPIO_BSRR_BS3_Pos (3U) +#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos) /*!< 0x00000008 */ +#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk +#define GPIO_BSRR_BS4_Pos (4U) +#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos) /*!< 0x00000010 */ +#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk +#define GPIO_BSRR_BS5_Pos (5U) +#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos) /*!< 0x00000020 */ +#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk +#define GPIO_BSRR_BS6_Pos (6U) +#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos) /*!< 0x00000040 */ +#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk +#define GPIO_BSRR_BS7_Pos (7U) +#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos) /*!< 0x00000080 */ +#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk +#define GPIO_BSRR_BS8_Pos (8U) +#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos) /*!< 0x00000100 */ +#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk +#define GPIO_BSRR_BS9_Pos (9U) +#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos) /*!< 0x00000200 */ +#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk +#define GPIO_BSRR_BS10_Pos (10U) +#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos) /*!< 0x00000400 */ +#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk +#define GPIO_BSRR_BS11_Pos (11U) +#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos) /*!< 0x00000800 */ +#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk +#define GPIO_BSRR_BS12_Pos (12U) +#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos) /*!< 0x00001000 */ +#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk +#define GPIO_BSRR_BS13_Pos (13U) +#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos) /*!< 0x00002000 */ +#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk +#define GPIO_BSRR_BS14_Pos (14U) +#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos) /*!< 0x00004000 */ +#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk +#define GPIO_BSRR_BS15_Pos (15U) +#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos) /*!< 0x00008000 */ +#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk +#define GPIO_BSRR_BR0_Pos (16U) +#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos) /*!< 0x00010000 */ +#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk +#define GPIO_BSRR_BR1_Pos (17U) +#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos) /*!< 0x00020000 */ +#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk +#define GPIO_BSRR_BR2_Pos (18U) +#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos) /*!< 0x00040000 */ +#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk +#define GPIO_BSRR_BR3_Pos (19U) +#define GPIO_BSRR_BR3_Msk (0x1UL << GPIO_BSRR_BR3_Pos) /*!< 0x00080000 */ +#define GPIO_BSRR_BR3 GPIO_BSRR_BR3_Msk +#define GPIO_BSRR_BR4_Pos (20U) +#define GPIO_BSRR_BR4_Msk (0x1UL << GPIO_BSRR_BR4_Pos) /*!< 0x00100000 */ +#define GPIO_BSRR_BR4 GPIO_BSRR_BR4_Msk +#define GPIO_BSRR_BR5_Pos (21U) +#define GPIO_BSRR_BR5_Msk (0x1UL << GPIO_BSRR_BR5_Pos) /*!< 0x00200000 */ +#define GPIO_BSRR_BR5 GPIO_BSRR_BR5_Msk +#define GPIO_BSRR_BR6_Pos (22U) +#define GPIO_BSRR_BR6_Msk (0x1UL << GPIO_BSRR_BR6_Pos) /*!< 0x00400000 */ +#define GPIO_BSRR_BR6 GPIO_BSRR_BR6_Msk +#define GPIO_BSRR_BR7_Pos (23U) +#define GPIO_BSRR_BR7_Msk (0x1UL << GPIO_BSRR_BR7_Pos) /*!< 0x00800000 */ +#define GPIO_BSRR_BR7 GPIO_BSRR_BR7_Msk +#define GPIO_BSRR_BR8_Pos (24U) +#define GPIO_BSRR_BR8_Msk (0x1UL << GPIO_BSRR_BR8_Pos) /*!< 0x01000000 */ +#define GPIO_BSRR_BR8 GPIO_BSRR_BR8_Msk +#define GPIO_BSRR_BR9_Pos (25U) +#define GPIO_BSRR_BR9_Msk (0x1UL << GPIO_BSRR_BR9_Pos) /*!< 0x02000000 */ +#define GPIO_BSRR_BR9 GPIO_BSRR_BR9_Msk +#define GPIO_BSRR_BR10_Pos (26U) +#define GPIO_BSRR_BR10_Msk (0x1UL << GPIO_BSRR_BR10_Pos) /*!< 0x04000000 */ +#define GPIO_BSRR_BR10 GPIO_BSRR_BR10_Msk +#define GPIO_BSRR_BR11_Pos (27U) +#define GPIO_BSRR_BR11_Msk (0x1UL << GPIO_BSRR_BR11_Pos) /*!< 0x08000000 */ +#define GPIO_BSRR_BR11 GPIO_BSRR_BR11_Msk +#define GPIO_BSRR_BR12_Pos (28U) +#define GPIO_BSRR_BR12_Msk (0x1UL << GPIO_BSRR_BR12_Pos) /*!< 0x10000000 */ +#define GPIO_BSRR_BR12 GPIO_BSRR_BR12_Msk +#define GPIO_BSRR_BR13_Pos (29U) +#define GPIO_BSRR_BR13_Msk (0x1UL << GPIO_BSRR_BR13_Pos) /*!< 0x20000000 */ +#define GPIO_BSRR_BR13 GPIO_BSRR_BR13_Msk +#define GPIO_BSRR_BR14_Pos (30U) +#define GPIO_BSRR_BR14_Msk (0x1UL << GPIO_BSRR_BR14_Pos) /*!< 0x40000000 */ +#define GPIO_BSRR_BR14 GPIO_BSRR_BR14_Msk +#define GPIO_BSRR_BR15_Pos (31U) +#define GPIO_BSRR_BR15_Msk (0x1UL << GPIO_BSRR_BR15_Pos) /*!< 0x80000000 */ +#define GPIO_BSRR_BR15 GPIO_BSRR_BR15_Msk + +/****************** Bit definition for GPIO_LCKR register *********************/ +#define GPIO_LCKR_LCK0_Pos (0U) +#define GPIO_LCKR_LCK0_Msk (0x1UL << GPIO_LCKR_LCK0_Pos) /*!< 0x00000001 */ +#define GPIO_LCKR_LCK0 GPIO_LCKR_LCK0_Msk +#define GPIO_LCKR_LCK1_Pos (1U) +#define GPIO_LCKR_LCK1_Msk (0x1UL << GPIO_LCKR_LCK1_Pos) /*!< 0x00000002 */ +#define GPIO_LCKR_LCK1 GPIO_LCKR_LCK1_Msk +#define GPIO_LCKR_LCK2_Pos (2U) +#define GPIO_LCKR_LCK2_Msk (0x1UL << GPIO_LCKR_LCK2_Pos) /*!< 0x00000004 */ +#define GPIO_LCKR_LCK2 GPIO_LCKR_LCK2_Msk +#define GPIO_LCKR_LCK3_Pos (3U) +#define GPIO_LCKR_LCK3_Msk (0x1UL << GPIO_LCKR_LCK3_Pos) /*!< 0x00000008 */ +#define GPIO_LCKR_LCK3 GPIO_LCKR_LCK3_Msk +#define GPIO_LCKR_LCK4_Pos (4U) +#define GPIO_LCKR_LCK4_Msk (0x1UL << GPIO_LCKR_LCK4_Pos) /*!< 0x00000010 */ +#define GPIO_LCKR_LCK4 GPIO_LCKR_LCK4_Msk +#define GPIO_LCKR_LCK5_Pos (5U) +#define GPIO_LCKR_LCK5_Msk (0x1UL << GPIO_LCKR_LCK5_Pos) /*!< 0x00000020 */ +#define GPIO_LCKR_LCK5 GPIO_LCKR_LCK5_Msk +#define GPIO_LCKR_LCK6_Pos (6U) +#define GPIO_LCKR_LCK6_Msk (0x1UL << GPIO_LCKR_LCK6_Pos) /*!< 0x00000040 */ +#define GPIO_LCKR_LCK6 GPIO_LCKR_LCK6_Msk +#define GPIO_LCKR_LCK7_Pos (7U) +#define GPIO_LCKR_LCK7_Msk (0x1UL << GPIO_LCKR_LCK7_Pos) /*!< 0x00000080 */ +#define GPIO_LCKR_LCK7 GPIO_LCKR_LCK7_Msk +#define GPIO_LCKR_LCK8_Pos (8U) +#define GPIO_LCKR_LCK8_Msk (0x1UL << GPIO_LCKR_LCK8_Pos) /*!< 0x00000100 */ +#define GPIO_LCKR_LCK8 GPIO_LCKR_LCK8_Msk +#define GPIO_LCKR_LCK9_Pos (9U) +#define GPIO_LCKR_LCK9_Msk (0x1UL << GPIO_LCKR_LCK9_Pos) /*!< 0x00000200 */ +#define GPIO_LCKR_LCK9 GPIO_LCKR_LCK9_Msk +#define GPIO_LCKR_LCK10_Pos (10U) +#define GPIO_LCKR_LCK10_Msk (0x1UL << GPIO_LCKR_LCK10_Pos) /*!< 0x00000400 */ +#define GPIO_LCKR_LCK10 GPIO_LCKR_LCK10_Msk +#define GPIO_LCKR_LCK11_Pos (11U) +#define GPIO_LCKR_LCK11_Msk (0x1UL << GPIO_LCKR_LCK11_Pos) /*!< 0x00000800 */ +#define GPIO_LCKR_LCK11 GPIO_LCKR_LCK11_Msk +#define GPIO_LCKR_LCK12_Pos (12U) +#define GPIO_LCKR_LCK12_Msk (0x1UL << GPIO_LCKR_LCK12_Pos) /*!< 0x00001000 */ +#define GPIO_LCKR_LCK12 GPIO_LCKR_LCK12_Msk +#define GPIO_LCKR_LCK13_Pos (13U) +#define GPIO_LCKR_LCK13_Msk (0x1UL << GPIO_LCKR_LCK13_Pos) /*!< 0x00002000 */ +#define GPIO_LCKR_LCK13 GPIO_LCKR_LCK13_Msk +#define GPIO_LCKR_LCK14_Pos (14U) +#define GPIO_LCKR_LCK14_Msk (0x1UL << GPIO_LCKR_LCK14_Pos) /*!< 0x00004000 */ +#define GPIO_LCKR_LCK14 GPIO_LCKR_LCK14_Msk +#define GPIO_LCKR_LCK15_Pos (15U) +#define GPIO_LCKR_LCK15_Msk (0x1UL << GPIO_LCKR_LCK15_Pos) /*!< 0x00008000 */ +#define GPIO_LCKR_LCK15 GPIO_LCKR_LCK15_Msk +#define GPIO_LCKR_LCKK_Pos (16U) +#define GPIO_LCKR_LCKK_Msk (0x1UL << GPIO_LCKR_LCKK_Pos) /*!< 0x00010000 */ +#define GPIO_LCKR_LCKK GPIO_LCKR_LCKK_Msk + +/****************** Bit definition for GPIO_AFRL register *********************/ +#define GPIO_AFRL_AFSEL0_Pos (0U) +#define GPIO_AFRL_AFSEL0_Msk (0xFUL << GPIO_AFRL_AFSEL0_Pos) /*!< 0x0000000F */ +#define GPIO_AFRL_AFSEL0 GPIO_AFRL_AFSEL0_Msk +#define GPIO_AFRL_AFSEL0_0 (0x1U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000001 */ +#define GPIO_AFRL_AFSEL0_1 (0x2U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000002 */ +#define GPIO_AFRL_AFSEL0_2 (0x4U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000004 */ +#define GPIO_AFRL_AFSEL0_3 (0x8U << GPIO_AFRL_AFSEL0_Pos) /*!< 0x00000008 */ +#define GPIO_AFRL_AFSEL1_Pos (4U) +#define GPIO_AFRL_AFSEL1_Msk (0xFUL << GPIO_AFRL_AFSEL1_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRL_AFSEL1 GPIO_AFRL_AFSEL1_Msk +#define GPIO_AFRL_AFSEL1_0 (0x1U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000010 */ +#define GPIO_AFRL_AFSEL1_1 (0x2U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000020 */ +#define GPIO_AFRL_AFSEL1_2 (0x4U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000040 */ +#define GPIO_AFRL_AFSEL1_3 (0x8U << GPIO_AFRL_AFSEL1_Pos) /*!< 0x00000080 */ +#define GPIO_AFRL_AFSEL2_Pos (8U) +#define GPIO_AFRL_AFSEL2_Msk (0xFUL << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRL_AFSEL2 GPIO_AFRL_AFSEL2_Msk +#define GPIO_AFRL_AFSEL2_0 (0x1U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000100 */ +#define GPIO_AFRL_AFSEL2_1 (0x2U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000200 */ +#define GPIO_AFRL_AFSEL2_2 (0x4U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000400 */ +#define GPIO_AFRL_AFSEL2_3 (0x8U << GPIO_AFRL_AFSEL2_Pos) /*!< 0x00000800 */ +#define GPIO_AFRL_AFSEL3_Pos (12U) +#define GPIO_AFRL_AFSEL3_Msk (0xFUL << GPIO_AFRL_AFSEL3_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRL_AFSEL3 GPIO_AFRL_AFSEL3_Msk +#define GPIO_AFRL_AFSEL3_0 (0x1U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00001000 */ +#define GPIO_AFRL_AFSEL3_1 (0x2U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00002000 */ +#define GPIO_AFRL_AFSEL3_2 (0x4U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00004000 */ +#define GPIO_AFRL_AFSEL3_3 (0x8U << GPIO_AFRL_AFSEL3_Pos) /*!< 0x00008000 */ +#define GPIO_AFRL_AFSEL4_Pos (16U) +#define GPIO_AFRL_AFSEL4_Msk (0xFUL << GPIO_AFRL_AFSEL4_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRL_AFSEL4 GPIO_AFRL_AFSEL4_Msk +#define GPIO_AFRL_AFSEL4_0 (0x1U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00010000 */ +#define GPIO_AFRL_AFSEL4_1 (0x2U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00020000 */ +#define GPIO_AFRL_AFSEL4_2 (0x4U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00040000 */ +#define GPIO_AFRL_AFSEL4_3 (0x8U << GPIO_AFRL_AFSEL4_Pos) /*!< 0x00080000 */ +#define GPIO_AFRL_AFSEL5_Pos (20U) +#define GPIO_AFRL_AFSEL5_Msk (0xFUL << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRL_AFSEL5 GPIO_AFRL_AFSEL5_Msk +#define GPIO_AFRL_AFSEL5_0 (0x1U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00100000 */ +#define GPIO_AFRL_AFSEL5_1 (0x2U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00200000 */ +#define GPIO_AFRL_AFSEL5_2 (0x4U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00400000 */ +#define GPIO_AFRL_AFSEL5_3 (0x8U << GPIO_AFRL_AFSEL5_Pos) /*!< 0x00800000 */ +#define GPIO_AFRL_AFSEL6_Pos (24U) +#define GPIO_AFRL_AFSEL6_Msk (0xFUL << GPIO_AFRL_AFSEL6_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRL_AFSEL6 GPIO_AFRL_AFSEL6_Msk +#define GPIO_AFRL_AFSEL6_0 (0x1U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x01000000 */ +#define GPIO_AFRL_AFSEL6_1 (0x2U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x02000000 */ +#define GPIO_AFRL_AFSEL6_2 (0x4U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x04000000 */ +#define GPIO_AFRL_AFSEL6_3 (0x8U << GPIO_AFRL_AFSEL6_Pos) /*!< 0x08000000 */ +#define GPIO_AFRL_AFSEL7_Pos (28U) +#define GPIO_AFRL_AFSEL7_Msk (0xFUL << GPIO_AFRL_AFSEL7_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRL_AFSEL7 GPIO_AFRL_AFSEL7_Msk +#define GPIO_AFRL_AFSEL7_0 (0x1U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x10000000 */ +#define GPIO_AFRL_AFSEL7_1 (0x2U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x20000000 */ +#define GPIO_AFRL_AFSEL7_2 (0x4U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x40000000 */ +#define GPIO_AFRL_AFSEL7_3 (0x8U << GPIO_AFRL_AFSEL7_Pos) /*!< 0x80000000 */ + +/****************** Bit definition for GPIO_AFRH register *********************/ +#define GPIO_AFRH_AFSEL8_Pos (0U) +#define GPIO_AFRH_AFSEL8_Msk (0xFUL << GPIO_AFRH_AFSEL8_Pos) /*!< 0x0000000F */ +#define GPIO_AFRH_AFSEL8 GPIO_AFRH_AFSEL8_Msk +#define GPIO_AFRH_AFSEL8_0 (0x1U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000001 */ +#define GPIO_AFRH_AFSEL8_1 (0x2U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000002 */ +#define GPIO_AFRH_AFSEL8_2 (0x4U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000004 */ +#define GPIO_AFRH_AFSEL8_3 (0x8U << GPIO_AFRH_AFSEL8_Pos) /*!< 0x00000008 */ +#define GPIO_AFRH_AFSEL9_Pos (4U) +#define GPIO_AFRH_AFSEL9_Msk (0xFUL << GPIO_AFRH_AFSEL9_Pos) /*!< 0x000000F0 */ +#define GPIO_AFRH_AFSEL9 GPIO_AFRH_AFSEL9_Msk +#define GPIO_AFRH_AFSEL9_0 (0x1U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000010 */ +#define GPIO_AFRH_AFSEL9_1 (0x2U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000020 */ +#define GPIO_AFRH_AFSEL9_2 (0x4U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000040 */ +#define GPIO_AFRH_AFSEL9_3 (0x8U << GPIO_AFRH_AFSEL9_Pos) /*!< 0x00000080 */ +#define GPIO_AFRH_AFSEL10_Pos (8U) +#define GPIO_AFRH_AFSEL10_Msk (0xFUL << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000F00 */ +#define GPIO_AFRH_AFSEL10 GPIO_AFRH_AFSEL10_Msk +#define GPIO_AFRH_AFSEL10_0 (0x1U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000100 */ +#define GPIO_AFRH_AFSEL10_1 (0x2U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000200 */ +#define GPIO_AFRH_AFSEL10_2 (0x4U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000400 */ +#define GPIO_AFRH_AFSEL10_3 (0x8U << GPIO_AFRH_AFSEL10_Pos) /*!< 0x00000800 */ +#define GPIO_AFRH_AFSEL11_Pos (12U) +#define GPIO_AFRH_AFSEL11_Msk (0xFUL << GPIO_AFRH_AFSEL11_Pos) /*!< 0x0000F000 */ +#define GPIO_AFRH_AFSEL11 GPIO_AFRH_AFSEL11_Msk +#define GPIO_AFRH_AFSEL11_0 (0x1U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00001000 */ +#define GPIO_AFRH_AFSEL11_1 (0x2U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00002000 */ +#define GPIO_AFRH_AFSEL11_2 (0x4U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00004000 */ +#define GPIO_AFRH_AFSEL11_3 (0x8U << GPIO_AFRH_AFSEL11_Pos) /*!< 0x00008000 */ +#define GPIO_AFRH_AFSEL12_Pos (16U) +#define GPIO_AFRH_AFSEL12_Msk (0xFUL << GPIO_AFRH_AFSEL12_Pos) /*!< 0x000F0000 */ +#define GPIO_AFRH_AFSEL12 GPIO_AFRH_AFSEL12_Msk +#define GPIO_AFRH_AFSEL12_0 (0x1U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00010000 */ +#define GPIO_AFRH_AFSEL12_1 (0x2U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00020000 */ +#define GPIO_AFRH_AFSEL12_2 (0x4U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00040000 */ +#define GPIO_AFRH_AFSEL12_3 (0x8U << GPIO_AFRH_AFSEL12_Pos) /*!< 0x00080000 */ +#define GPIO_AFRH_AFSEL13_Pos (20U) +#define GPIO_AFRH_AFSEL13_Msk (0xFUL << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00F00000 */ +#define GPIO_AFRH_AFSEL13 GPIO_AFRH_AFSEL13_Msk +#define GPIO_AFRH_AFSEL13_0 (0x1U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00100000 */ +#define GPIO_AFRH_AFSEL13_1 (0x2U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00200000 */ +#define GPIO_AFRH_AFSEL13_2 (0x4U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00400000 */ +#define GPIO_AFRH_AFSEL13_3 (0x8U << GPIO_AFRH_AFSEL13_Pos) /*!< 0x00800000 */ +#define GPIO_AFRH_AFSEL14_Pos (24U) +#define GPIO_AFRH_AFSEL14_Msk (0xFUL << GPIO_AFRH_AFSEL14_Pos) /*!< 0x0F000000 */ +#define GPIO_AFRH_AFSEL14 GPIO_AFRH_AFSEL14_Msk +#define GPIO_AFRH_AFSEL14_0 (0x1U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x01000000 */ +#define GPIO_AFRH_AFSEL14_1 (0x2U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x02000000 */ +#define GPIO_AFRH_AFSEL14_2 (0x4U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x04000000 */ +#define GPIO_AFRH_AFSEL14_3 (0x8U << GPIO_AFRH_AFSEL14_Pos) /*!< 0x08000000 */ +#define GPIO_AFRH_AFSEL15_Pos (28U) +#define GPIO_AFRH_AFSEL15_Msk (0xFUL << GPIO_AFRH_AFSEL15_Pos) /*!< 0xF0000000 */ +#define GPIO_AFRH_AFSEL15 GPIO_AFRH_AFSEL15_Msk +#define GPIO_AFRH_AFSEL15_0 (0x1U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x10000000 */ +#define GPIO_AFRH_AFSEL15_1 (0x2U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x20000000 */ +#define GPIO_AFRH_AFSEL15_2 (0x4U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x40000000 */ +#define GPIO_AFRH_AFSEL15_3 (0x8U << GPIO_AFRH_AFSEL15_Pos) /*!< 0x80000000 */ + +/****************** Bits definition for GPIO_BRR register ******************/ +#define GPIO_BRR_BR0_Pos (0U) +#define GPIO_BRR_BR0_Msk (0x1UL << GPIO_BRR_BR0_Pos) /*!< 0x00000001 */ +#define GPIO_BRR_BR0 GPIO_BRR_BR0_Msk +#define GPIO_BRR_BR1_Pos (1U) +#define GPIO_BRR_BR1_Msk (0x1UL << GPIO_BRR_BR1_Pos) /*!< 0x00000002 */ +#define GPIO_BRR_BR1 GPIO_BRR_BR1_Msk +#define GPIO_BRR_BR2_Pos (2U) +#define GPIO_BRR_BR2_Msk (0x1UL << GPIO_BRR_BR2_Pos) /*!< 0x00000004 */ +#define GPIO_BRR_BR2 GPIO_BRR_BR2_Msk +#define GPIO_BRR_BR3_Pos (3U) +#define GPIO_BRR_BR3_Msk (0x1UL << GPIO_BRR_BR3_Pos) /*!< 0x00000008 */ +#define GPIO_BRR_BR3 GPIO_BRR_BR3_Msk +#define GPIO_BRR_BR4_Pos (4U) +#define GPIO_BRR_BR4_Msk (0x1UL << GPIO_BRR_BR4_Pos) /*!< 0x00000010 */ +#define GPIO_BRR_BR4 GPIO_BRR_BR4_Msk +#define GPIO_BRR_BR5_Pos (5U) +#define GPIO_BRR_BR5_Msk (0x1UL << GPIO_BRR_BR5_Pos) /*!< 0x00000020 */ +#define GPIO_BRR_BR5 GPIO_BRR_BR5_Msk +#define GPIO_BRR_BR6_Pos (6U) +#define GPIO_BRR_BR6_Msk (0x1UL << GPIO_BRR_BR6_Pos) /*!< 0x00000040 */ +#define GPIO_BRR_BR6 GPIO_BRR_BR6_Msk +#define GPIO_BRR_BR7_Pos (7U) +#define GPIO_BRR_BR7_Msk (0x1UL << GPIO_BRR_BR7_Pos) /*!< 0x00000080 */ +#define GPIO_BRR_BR7 GPIO_BRR_BR7_Msk +#define GPIO_BRR_BR8_Pos (8U) +#define GPIO_BRR_BR8_Msk (0x1UL << GPIO_BRR_BR8_Pos) /*!< 0x00000100 */ +#define GPIO_BRR_BR8 GPIO_BRR_BR8_Msk +#define GPIO_BRR_BR9_Pos (9U) +#define GPIO_BRR_BR9_Msk (0x1UL << GPIO_BRR_BR9_Pos) /*!< 0x00000200 */ +#define GPIO_BRR_BR9 GPIO_BRR_BR9_Msk +#define GPIO_BRR_BR10_Pos (10U) +#define GPIO_BRR_BR10_Msk (0x1UL << GPIO_BRR_BR10_Pos) /*!< 0x00000400 */ +#define GPIO_BRR_BR10 GPIO_BRR_BR10_Msk +#define GPIO_BRR_BR11_Pos (11U) +#define GPIO_BRR_BR11_Msk (0x1UL << GPIO_BRR_BR11_Pos) /*!< 0x00000800 */ +#define GPIO_BRR_BR11 GPIO_BRR_BR11_Msk +#define GPIO_BRR_BR12_Pos (12U) +#define GPIO_BRR_BR12_Msk (0x1UL << GPIO_BRR_BR12_Pos) /*!< 0x00001000 */ +#define GPIO_BRR_BR12 GPIO_BRR_BR12_Msk +#define GPIO_BRR_BR13_Pos (13U) +#define GPIO_BRR_BR13_Msk (0x1UL << GPIO_BRR_BR13_Pos) /*!< 0x00002000 */ +#define GPIO_BRR_BR13 GPIO_BRR_BR13_Msk +#define GPIO_BRR_BR14_Pos (14U) +#define GPIO_BRR_BR14_Msk (0x1UL << GPIO_BRR_BR14_Pos) /*!< 0x00004000 */ +#define GPIO_BRR_BR14 GPIO_BRR_BR14_Msk +#define GPIO_BRR_BR15_Pos (15U) +#define GPIO_BRR_BR15_Msk (0x1UL << GPIO_BRR_BR15_Pos) /*!< 0x00008000 */ +#define GPIO_BRR_BR15 GPIO_BRR_BR15_Msk + +/******************************************************************************/ +/* */ +/* HSEM HW Semaphore */ +/* */ +/******************************************************************************/ +/******************** Bit definition for HSEM_R register ********************/ +#define HSEM_R_PROCID_Pos (0U) +#define HSEM_R_PROCID_Msk (0xFFUL << HSEM_R_PROCID_Pos) /*!< 0x000000FF */ +#define HSEM_R_PROCID HSEM_R_PROCID_Msk /*!
© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.
+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32wbxx + * @{ + */ + +#ifndef __STM32WBxx_H +#define __STM32WBxx_H + +#ifdef __cplusplus + extern "C" { +#endif /* __cplusplus */ + +/** @addtogroup Library_configuration_section + * @{ + */ + +/** + * @brief STM32 Family + */ +#if !defined (STM32WB) +#define STM32WB +#endif /* STM32WB */ + +/* Tip: To avoid modifying this file each time you need to switch between these + devices, you can define the device in your toolchain compiler preprocessor. + */ +#if !defined (USE_HAL_DRIVER) +/** + * @brief Comment the line below if you will not use the peripherals drivers. + In this case, these drivers will not be included and the application code will + be based on direct access to peripherals registers + */ + /*#define USE_HAL_DRIVER */ +#endif /* USE_HAL_DRIVER */ + +/** + * @brief CMSIS Device version number + */ +#define __STM32WBxx_CMSIS_VERSION_MAIN (0x01U) /*!< [31:24] main version */ +#define __STM32WBxx_CMSIS_VERSION_SUB1 (0x04U) /*!< [23:16] sub1 version */ +#define __STM32WBxx_CMSIS_VERSION_SUB2 (0x00U) /*!< [15:8] sub2 version */ +#define __STM32WBxx_CMSIS_VERSION_RC (0x00U) /*!< [7:0] release candidate */ +#define __STM32WBxx_CMSIS_DEVICE_VERSION ((__STM32WBxx_CMSIS_VERSION_MAIN << 24)\ + |(__STM32WBxx_CMSIS_VERSION_SUB1 << 16)\ + |(__STM32WBxx_CMSIS_VERSION_SUB2 << 8 )\ + |(__STM32WBxx_CMSIS_VERSION_RC)) + +/** + * @} + */ + +/** @addtogroup Device_Included + * @{ + */ + +#if defined(STM32WB55xx) + #include "stm32wb55xx.h" +#elif defined(STM32WB5Mxx) + #include "stm32wb5mxx.h" +#elif defined(STM32WB50xx) + #include "stm32wb50xx.h" +#elif defined(STM32WB35xx) + #include "stm32wb35xx.h" +#elif defined(STM32WB30xx) + #include "stm32wb30xx.h" +#else + #error "Please select first the target STM32WBxx device used in your application, for instance xxx (in stm32wbxx.h file)" +#endif +/** + * @} + */ + +/** @addtogroup Exported_types + * @{ + */ +typedef enum +{ + RESET = 0, + SET = !RESET +} FlagStatus, ITStatus; + +typedef enum +{ + DISABLE = 0, + ENABLE = !DISABLE +} FunctionalState; +#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE)) + +typedef enum +{ + SUCCESS = 0, + ERROR = !SUCCESS +} ErrorStatus; + +/** + * @} + */ + + +/** @addtogroup Exported_macros + * @{ + */ +#define SET_BIT(REG, BIT) ((REG) |= (BIT)) + +#define CLEAR_BIT(REG, BIT) ((REG) &= ~(BIT)) + +#define READ_BIT(REG, BIT) ((REG) & (BIT)) + +#define CLEAR_REG(REG) ((REG) = (0x0)) + +#define WRITE_REG(REG, VAL) ((REG) = (VAL)) + +#define READ_REG(REG) ((REG)) + +#define MODIFY_REG(REG, CLEARMASK, SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK))) + +#define POSITION_VAL(VAL) (__CLZ(__RBIT(VAL))) +/** + * @} + */ + +#if defined (USE_HAL_DRIVER) + #include "stm32wbxx_hal.h" +#endif /* USE_HAL_DRIVER */ + +#ifdef __cplusplus +} +#endif /* __cplusplus */ + +#endif /* __STM32WBxx_H */ +/** + * @} + */ + +/** + * @} + */ + + + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h b/Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h new file mode 100644 index 0000000..d39c164 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h @@ -0,0 +1,113 @@ +/** + ****************************************************************************** + * @file system_stm32wbxx.h + * @author MCD Application Team + * @brief CMSIS Cortex Device System Source File for STM32WBxx devices. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32wbxx_system + * @{ + */ + +/** + * @brief Define to prevent recursive inclusion + */ +#ifndef __SYSTEM_STM32WBXX_H +#define __SYSTEM_STM32WBXX_H + +#ifdef __cplusplus + extern "C" { +#endif + +#include + +/** @addtogroup STM32WBxx_System_Includes + * @{ + */ + +/** + * @} + */ + + +/** @addtogroup STM32WBxx_System_Exported_types + * @{ + */ + /* The SystemCoreClock variable is updated in three ways: + 1) by calling CMSIS function SystemCoreClockUpdate() + 2) by calling HAL API function HAL_RCC_GetSysClockFreq() + 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency + Note: If you use this function to configure the system clock; then there + is no need to call the 2 first functions listed above, since SystemCoreClock + variable is updated automatically. + */ + +extern uint32_t SystemCoreClock; /*!< System Clock Frequency */ + +extern const uint32_t AHBPrescTable[16]; /*!< AHB prescalers table values */ +extern const uint32_t APBPrescTable[8]; /*!< APB prescalers table values */ +extern const uint32_t MSIRangeTable[16]; /*!< MSI ranges table values */ + +#if defined(STM32WB55xx) || defined(STM32WB5Mxx) || defined(STM32WB35xx) +extern const uint32_t SmpsPrescalerTable[4][6]; /*!< SMPS factor ranges table values */ +#endif +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Exported_Constants + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Exported_Macros + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Exported_Functions + * @{ + */ + +extern void SystemInit(void); +extern void SystemCoreClockUpdate(void); +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /*__SYSTEM_STM32WBXX_H */ + +/** + * @} + */ + +/** + * @} + */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb30xx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb30xx_cm4.s new file mode 100644 index 0000000..f1d6733 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb30xx_cm4.s @@ -0,0 +1,330 @@ +;****************************************************************************** +;* File Name : startup_stm32wb30xx_cm4.s +;* Author : MCD Application Team +;* Description : STM32WB30xx devices vector table for MDK-ARM toolchain. +;* This module performs: +;* - Set the initial SP +;* - Set the initial PC == Reset_Handler +;* - Set the vector table entries with the exceptions ISR address +;* - Branches to __main in the C library (which eventually +;* calls main()). +;* After Reset the CortexM4 processor is in Thread mode, +;* priority is Privileged, and the Stack is set to Main. +;* <<< Use Configuration Wizard in Context Menu >>> +;****************************************************************************** +;* @attention +;* +;* Copyright (c) 2019 STMicroelectronics. All rights reserved. +;* +;* This software component is licensed by ST under BSD 3-Clause license, +;* the "License"; You may not use this file except in compliance with the +;* License. You may obtain a copy of the License at: +;* opensource.org/licenses/BSD-3-Clause +;* +;****************************************************************************** + +; Amount of memory (in bytes) allocated for Stack +; Tailor this value to your application needs +; Stack Configuration +; Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Stack_Size EQU 0x00000400 + + AREA STACK, NOINIT, READWRITE, ALIGN=3 +Stack_Mem SPACE Stack_Size +__initial_sp + + +; Heap Configuration +; Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Heap_Size EQU 0x00000200 + + AREA HEAP, NOINIT, READWRITE, ALIGN=3 +__heap_base +Heap_Mem SPACE Heap_Size +__heap_limit + + PRESERVE8 + THUMB + + +; Vector Table Mapped to Address 0 at Reset + AREA RESET, DATA, READONLY + EXPORT __Vectors + EXPORT __Vectors_End + EXPORT __Vectors_Size + +__Vectors DCD __initial_sp ; Top of Stack + DCD Reset_Handler ; Reset Handler + DCD NMI_Handler ; NMI Handler + DCD HardFault_Handler ; Hard Fault Handler + DCD MemManage_Handler ; MPU Fault Handler + DCD BusFault_Handler ; Bus Fault Handler + DCD UsageFault_Handler ; Usage Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; SVCall Handler + DCD DebugMon_Handler ; Debug Monitor Handler + DCD 0 ; Reserved + DCD PendSV_Handler ; PendSV Handler + DCD SysTick_Handler ; SysTick Handler + + ; External Interrupts + DCD WWDG_IRQHandler ; Window WatchDog + DCD PVD_PVM_IRQHandler ; PVD and PVM detector + DCD TAMP_STAMP_LSECSS_IRQHandler ; RTC Tamper and TimeStamp Interrupts and LSECSS Interrupts + DCD RTC_WKUP_IRQHandler ; RTC Wakeup Interrupt + DCD FLASH_IRQHandler ; FLASH global Interrupt + DCD RCC_IRQHandler ; RCC Interrupt + DCD EXTI0_IRQHandler ; EXTI Line 0 Interrupt + DCD EXTI1_IRQHandler ; EXTI Line 1 Interrupt + DCD EXTI2_IRQHandler ; EXTI Line 2 Interrupt + DCD EXTI3_IRQHandler ; EXTI Line 3 Interrup + DCD EXTI4_IRQHandler ; EXTI Line 4 Interrupt + DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 Interrupt + DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 Interrupt + DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 Interrupt + DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 Interrupt + DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 Interrupt + DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 Interrupt + DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 Interrupt + DCD ADC1_IRQHandler ; ADC1 Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD C2SEV_PWR_C2H_IRQHandler ; CPU M0+ SEV Interrupt + DCD 0 ; Reserved + DCD EXTI9_5_IRQHandler ; EXTI Lines [9:5] Interrupt + DCD TIM1_BRK_IRQHandler ; TIM1 Break Interrupt + DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16 global Interrupts + DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Communication and TIM17 global Interrupts + DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare Interrupt + DCD TIM2_IRQHandler ; TIM2 Global Interrupt + DCD PKA_IRQHandler ; PKA Interrupt + DCD I2C1_EV_IRQHandler ; I2C1 Event Interrupt + DCD I2C1_ER_IRQHandler ; I2C1 Error Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SPI1_IRQHandler ; SPI1 Interrupt + DCD 0 ; Reserved + DCD USART1_IRQHandler ; USART1 Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD TSC_IRQHandler ; TSC Interrupt + DCD EXTI15_10_IRQHandler ; EXTI Lines1[15:10 ]Interrupts + DCD RTC_Alarm_IRQHandler ; RTC Alarms (A and B) Interrupt + DCD 0 ; Reserved + DCD PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler ; WKUP Interrupt from PWR + DCD IPCC_C1_RX_IRQHandler ; IPCC CPU1 RX occupied interrupt + DCD IPCC_C1_TX_IRQHandler ; IPCC CPU1 RX free interrupt + DCD HSEM_IRQHandler ; HSEM0 Interrupt + DCD LPTIM1_IRQHandler ; LPTIM1 Interrupt + DCD LPTIM2_IRQHandler ; LPTIM2 Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD AES2_IRQHandler ; AES2 Interrupt + DCD RNG_IRQHandler ; RNG1 Interrupt + DCD FPU_IRQHandler ; FPU Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD DMAMUX1_OVR_IRQHandler ; DMAMUX overrun Interrupt + +__Vectors_End + +__Vectors_Size EQU __Vectors_End - __Vectors + + AREA |.text|, CODE, READONLY + +; Reset handler +Reset_Handler PROC + EXPORT Reset_Handler [WEAK] + IMPORT SystemInit + IMPORT __main + + LDR R0, =SystemInit + BLX R0 + LDR R0, =__main + BX R0 + ENDP + +; Dummy Exception Handlers (infinite loops which can be modified) + +NMI_Handler PROC + EXPORT NMI_Handler [WEAK] + B . + ENDP +HardFault_Handler\ + PROC + EXPORT HardFault_Handler [WEAK] + B . + ENDP +MemManage_Handler\ + PROC + EXPORT MemManage_Handler [WEAK] + B . + ENDP +BusFault_Handler\ + PROC + EXPORT BusFault_Handler [WEAK] + B . + ENDP +UsageFault_Handler\ + PROC + EXPORT UsageFault_Handler [WEAK] + B . + ENDP +SVC_Handler PROC + EXPORT SVC_Handler [WEAK] + B . + ENDP +DebugMon_Handler\ + PROC + EXPORT DebugMon_Handler [WEAK] + B . + ENDP +PendSV_Handler PROC + EXPORT PendSV_Handler [WEAK] + B . + ENDP +SysTick_Handler PROC + EXPORT SysTick_Handler [WEAK] + B . + ENDP + +Default_Handler PROC + + EXPORT WWDG_IRQHandler [WEAK] + EXPORT PVD_PVM_IRQHandler [WEAK] + EXPORT TAMP_STAMP_LSECSS_IRQHandler [WEAK] + EXPORT RTC_WKUP_IRQHandler [WEAK] + EXPORT FLASH_IRQHandler [WEAK] + EXPORT RCC_IRQHandler [WEAK] + EXPORT EXTI0_IRQHandler [WEAK] + EXPORT EXTI1_IRQHandler [WEAK] + EXPORT EXTI2_IRQHandler [WEAK] + EXPORT EXTI3_IRQHandler [WEAK] + EXPORT EXTI4_IRQHandler [WEAK] + EXPORT DMA1_Channel1_IRQHandler [WEAK] + EXPORT DMA1_Channel2_IRQHandler [WEAK] + EXPORT DMA1_Channel3_IRQHandler [WEAK] + EXPORT DMA1_Channel4_IRQHandler [WEAK] + EXPORT DMA1_Channel5_IRQHandler [WEAK] + EXPORT DMA1_Channel6_IRQHandler [WEAK] + EXPORT DMA1_Channel7_IRQHandler [WEAK] + EXPORT ADC1_IRQHandler [WEAK] + EXPORT C2SEV_PWR_C2H_IRQHandler [WEAK] + EXPORT EXTI9_5_IRQHandler [WEAK] + EXPORT TIM1_BRK_IRQHandler [WEAK] + EXPORT TIM1_UP_TIM16_IRQHandler [WEAK] + EXPORT TIM1_TRG_COM_TIM17_IRQHandler [WEAK] + EXPORT TIM1_CC_IRQHandler [WEAK] + EXPORT TIM2_IRQHandler [WEAK] + EXPORT PKA_IRQHandler [WEAK] + EXPORT I2C1_EV_IRQHandler [WEAK] + EXPORT I2C1_ER_IRQHandler [WEAK] + EXPORT SPI1_IRQHandler [WEAK] + EXPORT USART1_IRQHandler [WEAK] + EXPORT TSC_IRQHandler [WEAK] + EXPORT EXTI15_10_IRQHandler [WEAK] + EXPORT RTC_Alarm_IRQHandler [WEAK] + EXPORT PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler [WEAK] + EXPORT IPCC_C1_RX_IRQHandler [WEAK] + EXPORT IPCC_C1_TX_IRQHandler [WEAK] + EXPORT HSEM_IRQHandler [WEAK] + EXPORT LPTIM1_IRQHandler [WEAK] + EXPORT LPTIM2_IRQHandler [WEAK] + EXPORT AES2_IRQHandler [WEAK] + EXPORT RNG_IRQHandler [WEAK] + EXPORT FPU_IRQHandler [WEAK] + EXPORT DMAMUX1_OVR_IRQHandler [WEAK] + +WWDG_IRQHandler +PVD_PVM_IRQHandler +TAMP_STAMP_LSECSS_IRQHandler +RTC_WKUP_IRQHandler +FLASH_IRQHandler +RCC_IRQHandler +EXTI0_IRQHandler +EXTI1_IRQHandler +EXTI2_IRQHandler +EXTI3_IRQHandler +EXTI4_IRQHandler +DMA1_Channel1_IRQHandler +DMA1_Channel2_IRQHandler +DMA1_Channel3_IRQHandler +DMA1_Channel4_IRQHandler +DMA1_Channel5_IRQHandler +DMA1_Channel6_IRQHandler +DMA1_Channel7_IRQHandler +ADC1_IRQHandler +C2SEV_PWR_C2H_IRQHandler +EXTI9_5_IRQHandler +TIM1_BRK_IRQHandler +TIM1_UP_TIM16_IRQHandler +TIM1_TRG_COM_TIM17_IRQHandler +TIM1_CC_IRQHandler +TIM2_IRQHandler +PKA_IRQHandler +I2C1_EV_IRQHandler +I2C1_ER_IRQHandler +SPI1_IRQHandler +USART1_IRQHandler +TSC_IRQHandler +EXTI15_10_IRQHandler +RTC_Alarm_IRQHandler +PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler +IPCC_C1_RX_IRQHandler +IPCC_C1_TX_IRQHandler +HSEM_IRQHandler +LPTIM1_IRQHandler +LPTIM2_IRQHandler +AES2_IRQHandler +RNG_IRQHandler +FPU_IRQHandler +DMAMUX1_OVR_IRQHandler + + B . + + ENDP + + ALIGN + +;******************************************************************************* +; User Stack and Heap initialization +;******************************************************************************* + IF :DEF:__MICROLIB + + EXPORT __initial_sp + EXPORT __heap_base + EXPORT __heap_limit + + ELSE + + IMPORT __use_two_region_memory + EXPORT __user_initial_stackheap + +__user_initial_stackheap + + LDR R0, = Heap_Mem + LDR R1, =(Stack_Mem + Stack_Size) + LDR R2, = (Heap_Mem + Heap_Size) + LDR R3, = Stack_Mem + BX LR + + ALIGN + + ENDIF + + END + +;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb35xx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb35xx_cm4.s new file mode 100644 index 0000000..9233829 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb35xx_cm4.s @@ -0,0 +1,364 @@ +;****************************************************************************** +;* File Name : startup_stm32wb35xx_cm4.s +;* Author : MCD Application Team +;* Description : STM32WB35xx devices vector table for MDK-ARM toolchain. +;* This module performs: +;* - Set the initial SP +;* - Set the initial PC == Reset_Handler +;* - Set the vector table entries with the exceptions ISR address +;* - Branches to __main in the C library (which eventually +;* calls main()). +;* After Reset the CortexM4 processor is in Thread mode, +;* priority is Privileged, and the Stack is set to Main. +;* <<< Use Configuration Wizard in Context Menu >>> +;****************************************************************************** +;* @attention +;* +;* Copyright (c) 2019 STMicroelectronics. All rights reserved. +;* +;* This software component is licensed by ST under BSD 3-Clause license, +;* the "License"; You may not use this file except in compliance with the +;* License. You may obtain a copy of the License at: +;* opensource.org/licenses/BSD-3-Clause +;* +;****************************************************************************** + +; Amount of memory (in bytes) allocated for Stack +; Tailor this value to your application needs +; Stack Configuration +; Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Stack_Size EQU 0x00000400 + + AREA STACK, NOINIT, READWRITE, ALIGN=3 +Stack_Mem SPACE Stack_Size +__initial_sp + + +; Heap Configuration +; Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Heap_Size EQU 0x00000200 + + AREA HEAP, NOINIT, READWRITE, ALIGN=3 +__heap_base +Heap_Mem SPACE Heap_Size +__heap_limit + + PRESERVE8 + THUMB + + +; Vector Table Mapped to Address 0 at Reset + AREA RESET, DATA, READONLY + EXPORT __Vectors + EXPORT __Vectors_End + EXPORT __Vectors_Size + +__Vectors DCD __initial_sp ; Top of Stack + DCD Reset_Handler ; Reset Handler + DCD NMI_Handler ; NMI Handler + DCD HardFault_Handler ; Hard Fault Handler + DCD MemManage_Handler ; MPU Fault Handler + DCD BusFault_Handler ; Bus Fault Handler + DCD UsageFault_Handler ; Usage Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; SVCall Handler + DCD DebugMon_Handler ; Debug Monitor Handler + DCD 0 ; Reserved + DCD PendSV_Handler ; PendSV Handler + DCD SysTick_Handler ; SysTick Handler + + ; External Interrupts + DCD WWDG_IRQHandler ; Window WatchDog + DCD PVD_PVM_IRQHandler ; PVD and PVM detector + DCD TAMP_STAMP_LSECSS_IRQHandler ; RTC Tamper and TimeStamp Interrupts and LSECSS Interrupts + DCD RTC_WKUP_IRQHandler ; RTC Wakeup Interrupt + DCD FLASH_IRQHandler ; FLASH global Interrupt + DCD RCC_IRQHandler ; RCC Interrupt + DCD EXTI0_IRQHandler ; EXTI Line 0 Interrupt + DCD EXTI1_IRQHandler ; EXTI Line 1 Interrupt + DCD EXTI2_IRQHandler ; EXTI Line 2 Interrupt + DCD EXTI3_IRQHandler ; EXTI Line 3 Interrup + DCD EXTI4_IRQHandler ; EXTI Line 4 Interrupt + DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 Interrupt + DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 Interrupt + DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 Interrupt + DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 Interrupt + DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 Interrupt + DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 Interrupt + DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 Interrupt + DCD ADC1_IRQHandler ; ADC1 Interrupt + DCD USB_HP_IRQHandler ; USB High Priority Interrupt + DCD USB_LP_IRQHandler ; USB Low Priority Interrupt + DCD C2SEV_PWR_C2H_IRQHandler ; CPU M0+ SEV Interrupt + DCD COMP_IRQHandler ; COMP1 and COMP2 Interrupts + DCD EXTI9_5_IRQHandler ; EXTI Lines [9:5] Interrupt + DCD TIM1_BRK_IRQHandler ; TIM1 Break Interrupt + DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16 global Interrupts + DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Communication and TIM17 global Interrupts + DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare Interrupt + DCD TIM2_IRQHandler ; TIM2 Global Interrupt + DCD PKA_IRQHandler ; PKA Interrupt + DCD I2C1_EV_IRQHandler ; I2C1 Event Interrupt + DCD I2C1_ER_IRQHandler ; I2C1 Error Interrupt + DCD I2C3_EV_IRQHandler ; I2C3 Event Interrupt + DCD I2C3_ER_IRQHandler ; I2C3 Error Interrupt + DCD SPI1_IRQHandler ; SPI1 Interrupt + DCD SPI2_IRQHandler ; SPI2 Interrupt + DCD USART1_IRQHandler ; USART1 Interrupt + DCD LPUART1_IRQHandler ; LPUART1 Interrupt + DCD 0 ; Reserved + DCD TSC_IRQHandler ; TSC Interrupt + DCD EXTI15_10_IRQHandler ; EXTI Lines1[15:10 ]Interrupts + DCD RTC_Alarm_IRQHandler ; RTC Alarms (A and B) Interrupt + DCD CRS_IRQHandler ; CRS interrupt + DCD PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler ; WKUP Interrupt from PWR + DCD IPCC_C1_RX_IRQHandler ; IPCC CPU1 RX occupied interrupt + DCD IPCC_C1_TX_IRQHandler ; IPCC CPU1 RX free interrupt + DCD HSEM_IRQHandler ; HSEM0 Interrupt + DCD LPTIM1_IRQHandler ; LPTIM1 Interrupt + DCD LPTIM2_IRQHandler ; LPTIM2 Interrupt + DCD 0 ; Reserved + DCD QUADSPI_IRQHandler ; QUADSPI Interrupt + DCD AES1_IRQHandler ; AES1 Interrupt + DCD AES2_IRQHandler ; AES2 Interrupt + DCD RNG_IRQHandler ; RNG1 Interrupt + DCD FPU_IRQHandler ; FPU Interrupt + DCD DMA2_Channel1_IRQHandler ; DMA2 Channel 1 Interrupt + DCD DMA2_Channel2_IRQHandler ; DMA2 Channel 2 Interrupt + DCD DMA2_Channel3_IRQHandler ; DMA2 Channel 3 Interrupt + DCD DMA2_Channel4_IRQHandler ; DMA2 Channel 4 Interrupt + DCD DMA2_Channel5_IRQHandler ; DMA2 Channel 5 Interrupt + DCD DMA2_Channel6_IRQHandler ; DMA2 Channel 6 Interrupt + DCD DMA2_Channel7_IRQHandler ; DMA2 Channel 7 Interrupt + DCD DMAMUX1_OVR_IRQHandler ; DMAMUX overrun Interrupt + +__Vectors_End + +__Vectors_Size EQU __Vectors_End - __Vectors + + AREA |.text|, CODE, READONLY + +; Reset handler +Reset_Handler PROC + EXPORT Reset_Handler [WEAK] + IMPORT SystemInit + IMPORT __main + + LDR R0, =SystemInit + BLX R0 + LDR R0, =__main + BX R0 + ENDP + +; Dummy Exception Handlers (infinite loops which can be modified) + +NMI_Handler PROC + EXPORT NMI_Handler [WEAK] + B . + ENDP +HardFault_Handler\ + PROC + EXPORT HardFault_Handler [WEAK] + B . + ENDP +MemManage_Handler\ + PROC + EXPORT MemManage_Handler [WEAK] + B . + ENDP +BusFault_Handler\ + PROC + EXPORT BusFault_Handler [WEAK] + B . + ENDP +UsageFault_Handler\ + PROC + EXPORT UsageFault_Handler [WEAK] + B . + ENDP +SVC_Handler PROC + EXPORT SVC_Handler [WEAK] + B . + ENDP +DebugMon_Handler\ + PROC + EXPORT DebugMon_Handler [WEAK] + B . + ENDP +PendSV_Handler PROC + EXPORT PendSV_Handler [WEAK] + B . + ENDP +SysTick_Handler PROC + EXPORT SysTick_Handler [WEAK] + B . + ENDP + +Default_Handler PROC + + EXPORT WWDG_IRQHandler [WEAK] + EXPORT PVD_PVM_IRQHandler [WEAK] + EXPORT TAMP_STAMP_LSECSS_IRQHandler [WEAK] + EXPORT RTC_WKUP_IRQHandler [WEAK] + EXPORT FLASH_IRQHandler [WEAK] + EXPORT RCC_IRQHandler [WEAK] + EXPORT EXTI0_IRQHandler [WEAK] + EXPORT EXTI1_IRQHandler [WEAK] + EXPORT EXTI2_IRQHandler [WEAK] + EXPORT EXTI3_IRQHandler [WEAK] + EXPORT EXTI4_IRQHandler [WEAK] + EXPORT DMA1_Channel1_IRQHandler [WEAK] + EXPORT DMA1_Channel2_IRQHandler [WEAK] + EXPORT DMA1_Channel3_IRQHandler [WEAK] + EXPORT DMA1_Channel4_IRQHandler [WEAK] + EXPORT DMA1_Channel5_IRQHandler [WEAK] + EXPORT DMA1_Channel6_IRQHandler [WEAK] + EXPORT DMA1_Channel7_IRQHandler [WEAK] + EXPORT ADC1_IRQHandler [WEAK] + EXPORT USB_HP_IRQHandler [WEAK] + EXPORT USB_LP_IRQHandler [WEAK] + EXPORT C2SEV_PWR_C2H_IRQHandler [WEAK] + EXPORT COMP_IRQHandler [WEAK] + EXPORT EXTI9_5_IRQHandler [WEAK] + EXPORT TIM1_BRK_IRQHandler [WEAK] + EXPORT TIM1_UP_TIM16_IRQHandler [WEAK] + EXPORT TIM1_TRG_COM_TIM17_IRQHandler [WEAK] + EXPORT TIM1_CC_IRQHandler [WEAK] + EXPORT TIM2_IRQHandler [WEAK] + EXPORT PKA_IRQHandler [WEAK] + EXPORT I2C1_EV_IRQHandler [WEAK] + EXPORT I2C1_ER_IRQHandler [WEAK] + EXPORT I2C3_EV_IRQHandler [WEAK] + EXPORT I2C3_ER_IRQHandler [WEAK] + EXPORT SPI1_IRQHandler [WEAK] + EXPORT SPI2_IRQHandler [WEAK] + EXPORT USART1_IRQHandler [WEAK] + EXPORT LPUART1_IRQHandler [WEAK] + EXPORT TSC_IRQHandler [WEAK] + EXPORT EXTI15_10_IRQHandler [WEAK] + EXPORT RTC_Alarm_IRQHandler [WEAK] + EXPORT CRS_IRQHandler [WEAK] + EXPORT PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler [WEAK] + EXPORT IPCC_C1_RX_IRQHandler [WEAK] + EXPORT IPCC_C1_TX_IRQHandler [WEAK] + EXPORT HSEM_IRQHandler [WEAK] + EXPORT LPTIM1_IRQHandler [WEAK] + EXPORT LPTIM2_IRQHandler [WEAK] + EXPORT QUADSPI_IRQHandler [WEAK] + EXPORT AES1_IRQHandler [WEAK] + EXPORT AES2_IRQHandler [WEAK] + EXPORT RNG_IRQHandler [WEAK] + EXPORT FPU_IRQHandler [WEAK] + EXPORT DMA2_Channel1_IRQHandler [WEAK] + EXPORT DMA2_Channel2_IRQHandler [WEAK] + EXPORT DMA2_Channel3_IRQHandler [WEAK] + EXPORT DMA2_Channel4_IRQHandler [WEAK] + EXPORT DMA2_Channel5_IRQHandler [WEAK] + EXPORT DMA2_Channel6_IRQHandler [WEAK] + EXPORT DMA2_Channel7_IRQHandler [WEAK] + EXPORT DMAMUX1_OVR_IRQHandler [WEAK] + +WWDG_IRQHandler +PVD_PVM_IRQHandler +TAMP_STAMP_LSECSS_IRQHandler +RTC_WKUP_IRQHandler +FLASH_IRQHandler +RCC_IRQHandler +EXTI0_IRQHandler +EXTI1_IRQHandler +EXTI2_IRQHandler +EXTI3_IRQHandler +EXTI4_IRQHandler +DMA1_Channel1_IRQHandler +DMA1_Channel2_IRQHandler +DMA1_Channel3_IRQHandler +DMA1_Channel4_IRQHandler +DMA1_Channel5_IRQHandler +DMA1_Channel6_IRQHandler +DMA1_Channel7_IRQHandler +ADC1_IRQHandler +USB_HP_IRQHandler +USB_LP_IRQHandler +C2SEV_PWR_C2H_IRQHandler +COMP_IRQHandler +EXTI9_5_IRQHandler +TIM1_BRK_IRQHandler +TIM1_UP_TIM16_IRQHandler +TIM1_TRG_COM_TIM17_IRQHandler +TIM1_CC_IRQHandler +TIM2_IRQHandler +PKA_IRQHandler +I2C1_EV_IRQHandler +I2C1_ER_IRQHandler +I2C3_EV_IRQHandler +I2C3_ER_IRQHandler +SPI1_IRQHandler +SPI2_IRQHandler +USART1_IRQHandler +LPUART1_IRQHandler +TSC_IRQHandler +EXTI15_10_IRQHandler +RTC_Alarm_IRQHandler +CRS_IRQHandler +PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler +IPCC_C1_RX_IRQHandler +IPCC_C1_TX_IRQHandler +HSEM_IRQHandler +LPTIM1_IRQHandler +LPTIM2_IRQHandler +QUADSPI_IRQHandler +AES1_IRQHandler +AES2_IRQHandler +RNG_IRQHandler +FPU_IRQHandler +DMA2_Channel1_IRQHandler +DMA2_Channel2_IRQHandler +DMA2_Channel3_IRQHandler +DMA2_Channel4_IRQHandler +DMA2_Channel5_IRQHandler +DMA2_Channel6_IRQHandler +DMA2_Channel7_IRQHandler +DMAMUX1_OVR_IRQHandler + + B . + + ENDP + + ALIGN + +;******************************************************************************* +; User Stack and Heap initialization +;******************************************************************************* + IF :DEF:__MICROLIB + + EXPORT __initial_sp + EXPORT __heap_base + EXPORT __heap_limit + + ELSE + + IMPORT __use_two_region_memory + EXPORT __user_initial_stackheap + +__user_initial_stackheap + + LDR R0, = Heap_Mem + LDR R1, =(Stack_Mem + Stack_Size) + LDR R2, = (Heap_Mem + Heap_Size) + LDR R3, = Stack_Mem + BX LR + + ALIGN + + ENDIF + + END + +;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb50xx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb50xx_cm4.s new file mode 100644 index 0000000..de7ee77 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb50xx_cm4.s @@ -0,0 +1,330 @@ +;****************************************************************************** +;* File Name : startup_stm32wb50xx_cm4.s +;* Author : MCD Application Team +;* Description : STM32WB50xx devices vector table for MDK-ARM toolchain. +;* This module performs: +;* - Set the initial SP +;* - Set the initial PC == Reset_Handler +;* - Set the vector table entries with the exceptions ISR address +;* - Branches to __main in the C library (which eventually +;* calls main()). +;* After Reset the CortexM4 processor is in Thread mode, +;* priority is Privileged, and the Stack is set to Main. +;* <<< Use Configuration Wizard in Context Menu >>> +;****************************************************************************** +;* @attention +;* +;* Copyright (c) 2019 STMicroelectronics. All rights reserved. +;* +;* This software component is licensed by ST under BSD 3-Clause license, +;* the "License"; You may not use this file except in compliance with the +;* License. You may obtain a copy of the License at: +;* opensource.org/licenses/BSD-3-Clause +;* +;****************************************************************************** + +; Amount of memory (in bytes) allocated for Stack +; Tailor this value to your application needs +; Stack Configuration +; Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Stack_Size EQU 0x00000400 + + AREA STACK, NOINIT, READWRITE, ALIGN=3 +Stack_Mem SPACE Stack_Size +__initial_sp + + +; Heap Configuration +; Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Heap_Size EQU 0x00000200 + + AREA HEAP, NOINIT, READWRITE, ALIGN=3 +__heap_base +Heap_Mem SPACE Heap_Size +__heap_limit + + PRESERVE8 + THUMB + + +; Vector Table Mapped to Address 0 at Reset + AREA RESET, DATA, READONLY + EXPORT __Vectors + EXPORT __Vectors_End + EXPORT __Vectors_Size + +__Vectors DCD __initial_sp ; Top of Stack + DCD Reset_Handler ; Reset Handler + DCD NMI_Handler ; NMI Handler + DCD HardFault_Handler ; Hard Fault Handler + DCD MemManage_Handler ; MPU Fault Handler + DCD BusFault_Handler ; Bus Fault Handler + DCD UsageFault_Handler ; Usage Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; SVCall Handler + DCD DebugMon_Handler ; Debug Monitor Handler + DCD 0 ; Reserved + DCD PendSV_Handler ; PendSV Handler + DCD SysTick_Handler ; SysTick Handler + + ; External Interrupts + DCD WWDG_IRQHandler ; Window WatchDog + DCD PVD_PVM_IRQHandler ; PVD and PVM detector + DCD TAMP_STAMP_LSECSS_IRQHandler ; RTC Tamper and TimeStamp Interrupts and LSECSS Interrupts + DCD RTC_WKUP_IRQHandler ; RTC Wakeup Interrupt + DCD FLASH_IRQHandler ; FLASH global Interrupt + DCD RCC_IRQHandler ; RCC Interrupt + DCD EXTI0_IRQHandler ; EXTI Line 0 Interrupt + DCD EXTI1_IRQHandler ; EXTI Line 1 Interrupt + DCD EXTI2_IRQHandler ; EXTI Line 2 Interrupt + DCD EXTI3_IRQHandler ; EXTI Line 3 Interrup + DCD EXTI4_IRQHandler ; EXTI Line 4 Interrupt + DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 Interrupt + DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 Interrupt + DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 Interrupt + DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 Interrupt + DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 Interrupt + DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 Interrupt + DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 Interrupt + DCD ADC1_IRQHandler ; ADC1 Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD C2SEV_PWR_C2H_IRQHandler ; CPU M0+ SEV Interrupt + DCD 0 ; Reserved + DCD EXTI9_5_IRQHandler ; EXTI Lines [9:5] Interrupt + DCD TIM1_BRK_IRQHandler ; TIM1 Break Interrupt + DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16 global Interrupts + DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Communication and TIM17 global Interrupts + DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare Interrupt + DCD TIM2_IRQHandler ; TIM2 Global Interrupt + DCD PKA_IRQHandler ; PKA Interrupt + DCD I2C1_EV_IRQHandler ; I2C1 Event Interrupt + DCD I2C1_ER_IRQHandler ; I2C1 Error Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SPI1_IRQHandler ; SPI1 Interrupt + DCD 0 ; Reserved + DCD USART1_IRQHandler ; USART1 Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD TSC_IRQHandler ; TSC Interrupt + DCD EXTI15_10_IRQHandler ; EXTI Lines1[15:10 ]Interrupts + DCD RTC_Alarm_IRQHandler ; RTC Alarms (A and B) Interrupt + DCD 0 ; Reserved + DCD PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler ; WKUP Interrupt from PWR + DCD IPCC_C1_RX_IRQHandler ; IPCC CPU1 RX occupied interrupt + DCD IPCC_C1_TX_IRQHandler ; IPCC CPU1 RX free interrupt + DCD HSEM_IRQHandler ; HSEM0 Interrupt + DCD LPTIM1_IRQHandler ; LPTIM1 Interrupt + DCD LPTIM2_IRQHandler ; LPTIM2 Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD AES2_IRQHandler ; AES2 Interrupt + DCD RNG_IRQHandler ; RNG1 Interrupt + DCD FPU_IRQHandler ; FPU Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD DMAMUX1_OVR_IRQHandler ; DMAMUX overrun Interrupt + +__Vectors_End + +__Vectors_Size EQU __Vectors_End - __Vectors + + AREA |.text|, CODE, READONLY + +; Reset handler +Reset_Handler PROC + EXPORT Reset_Handler [WEAK] + IMPORT SystemInit + IMPORT __main + + LDR R0, =SystemInit + BLX R0 + LDR R0, =__main + BX R0 + ENDP + +; Dummy Exception Handlers (infinite loops which can be modified) + +NMI_Handler PROC + EXPORT NMI_Handler [WEAK] + B . + ENDP +HardFault_Handler\ + PROC + EXPORT HardFault_Handler [WEAK] + B . + ENDP +MemManage_Handler\ + PROC + EXPORT MemManage_Handler [WEAK] + B . + ENDP +BusFault_Handler\ + PROC + EXPORT BusFault_Handler [WEAK] + B . + ENDP +UsageFault_Handler\ + PROC + EXPORT UsageFault_Handler [WEAK] + B . + ENDP +SVC_Handler PROC + EXPORT SVC_Handler [WEAK] + B . + ENDP +DebugMon_Handler\ + PROC + EXPORT DebugMon_Handler [WEAK] + B . + ENDP +PendSV_Handler PROC + EXPORT PendSV_Handler [WEAK] + B . + ENDP +SysTick_Handler PROC + EXPORT SysTick_Handler [WEAK] + B . + ENDP + +Default_Handler PROC + + EXPORT WWDG_IRQHandler [WEAK] + EXPORT PVD_PVM_IRQHandler [WEAK] + EXPORT TAMP_STAMP_LSECSS_IRQHandler [WEAK] + EXPORT RTC_WKUP_IRQHandler [WEAK] + EXPORT FLASH_IRQHandler [WEAK] + EXPORT RCC_IRQHandler [WEAK] + EXPORT EXTI0_IRQHandler [WEAK] + EXPORT EXTI1_IRQHandler [WEAK] + EXPORT EXTI2_IRQHandler [WEAK] + EXPORT EXTI3_IRQHandler [WEAK] + EXPORT EXTI4_IRQHandler [WEAK] + EXPORT DMA1_Channel1_IRQHandler [WEAK] + EXPORT DMA1_Channel2_IRQHandler [WEAK] + EXPORT DMA1_Channel3_IRQHandler [WEAK] + EXPORT DMA1_Channel4_IRQHandler [WEAK] + EXPORT DMA1_Channel5_IRQHandler [WEAK] + EXPORT DMA1_Channel6_IRQHandler [WEAK] + EXPORT DMA1_Channel7_IRQHandler [WEAK] + EXPORT ADC1_IRQHandler [WEAK] + EXPORT C2SEV_PWR_C2H_IRQHandler [WEAK] + EXPORT EXTI9_5_IRQHandler [WEAK] + EXPORT TIM1_BRK_IRQHandler [WEAK] + EXPORT TIM1_UP_TIM16_IRQHandler [WEAK] + EXPORT TIM1_TRG_COM_TIM17_IRQHandler [WEAK] + EXPORT TIM1_CC_IRQHandler [WEAK] + EXPORT TIM2_IRQHandler [WEAK] + EXPORT PKA_IRQHandler [WEAK] + EXPORT I2C1_EV_IRQHandler [WEAK] + EXPORT I2C1_ER_IRQHandler [WEAK] + EXPORT SPI1_IRQHandler [WEAK] + EXPORT USART1_IRQHandler [WEAK] + EXPORT TSC_IRQHandler [WEAK] + EXPORT EXTI15_10_IRQHandler [WEAK] + EXPORT RTC_Alarm_IRQHandler [WEAK] + EXPORT PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler [WEAK] + EXPORT IPCC_C1_RX_IRQHandler [WEAK] + EXPORT IPCC_C1_TX_IRQHandler [WEAK] + EXPORT HSEM_IRQHandler [WEAK] + EXPORT LPTIM1_IRQHandler [WEAK] + EXPORT LPTIM2_IRQHandler [WEAK] + EXPORT AES2_IRQHandler [WEAK] + EXPORT RNG_IRQHandler [WEAK] + EXPORT FPU_IRQHandler [WEAK] + EXPORT DMAMUX1_OVR_IRQHandler [WEAK] + +WWDG_IRQHandler +PVD_PVM_IRQHandler +TAMP_STAMP_LSECSS_IRQHandler +RTC_WKUP_IRQHandler +FLASH_IRQHandler +RCC_IRQHandler +EXTI0_IRQHandler +EXTI1_IRQHandler +EXTI2_IRQHandler +EXTI3_IRQHandler +EXTI4_IRQHandler +DMA1_Channel1_IRQHandler +DMA1_Channel2_IRQHandler +DMA1_Channel3_IRQHandler +DMA1_Channel4_IRQHandler +DMA1_Channel5_IRQHandler +DMA1_Channel6_IRQHandler +DMA1_Channel7_IRQHandler +ADC1_IRQHandler +C2SEV_PWR_C2H_IRQHandler +EXTI9_5_IRQHandler +TIM1_BRK_IRQHandler +TIM1_UP_TIM16_IRQHandler +TIM1_TRG_COM_TIM17_IRQHandler +TIM1_CC_IRQHandler +TIM2_IRQHandler +PKA_IRQHandler +I2C1_EV_IRQHandler +I2C1_ER_IRQHandler +SPI1_IRQHandler +USART1_IRQHandler +TSC_IRQHandler +EXTI15_10_IRQHandler +RTC_Alarm_IRQHandler +PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler +IPCC_C1_RX_IRQHandler +IPCC_C1_TX_IRQHandler +HSEM_IRQHandler +LPTIM1_IRQHandler +LPTIM2_IRQHandler +AES2_IRQHandler +RNG_IRQHandler +FPU_IRQHandler +DMAMUX1_OVR_IRQHandler + + B . + + ENDP + + ALIGN + +;******************************************************************************* +; User Stack and Heap initialization +;******************************************************************************* + IF :DEF:__MICROLIB + + EXPORT __initial_sp + EXPORT __heap_base + EXPORT __heap_limit + + ELSE + + IMPORT __use_two_region_memory + EXPORT __user_initial_stackheap + +__user_initial_stackheap + + LDR R0, = Heap_Mem + LDR R1, =(Stack_Mem + Stack_Size) + LDR R2, = (Heap_Mem + Heap_Size) + LDR R3, = Stack_Mem + BX LR + + ALIGN + + ENDIF + + END + +;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb55xx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb55xx_cm4.s new file mode 100644 index 0000000..821ad3c --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb55xx_cm4.s @@ -0,0 +1,368 @@ +;****************************************************************************** +;* File Name : startup_stm32wb55xx_cm4.s +;* Author : MCD Application Team +;* Description : STM32WB55xx devices vector table for MDK-ARM toolchain. +;* This module performs: +;* - Set the initial SP +;* - Set the initial PC == Reset_Handler +;* - Set the vector table entries with the exceptions ISR address +;* - Branches to __main in the C library (which eventually +;* calls main()). +;* After Reset the CortexM4 processor is in Thread mode, +;* priority is Privileged, and the Stack is set to Main. +;* <<< Use Configuration Wizard in Context Menu >>> +;****************************************************************************** +;* @attention +;* +;* Copyright (c) 2019 STMicroelectronics. All rights reserved. +;* +;* This software component is licensed by ST under BSD 3-Clause license, +;* the "License"; You may not use this file except in compliance with the +;* License. You may obtain a copy of the License at: +;* opensource.org/licenses/BSD-3-Clause +;* +;****************************************************************************** + +; Amount of memory (in bytes) allocated for Stack +; Tailor this value to your application needs +; Stack Configuration +; Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Stack_Size EQU 0x00000400 + + AREA STACK, NOINIT, READWRITE, ALIGN=3 +Stack_Mem SPACE Stack_Size +__initial_sp + + +; Heap Configuration +; Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Heap_Size EQU 0x00000200 + + AREA HEAP, NOINIT, READWRITE, ALIGN=3 +__heap_base +Heap_Mem SPACE Heap_Size +__heap_limit + + PRESERVE8 + THUMB + + +; Vector Table Mapped to Address 0 at Reset + AREA RESET, DATA, READONLY + EXPORT __Vectors + EXPORT __Vectors_End + EXPORT __Vectors_Size + +__Vectors DCD __initial_sp ; Top of Stack + DCD Reset_Handler ; Reset Handler + DCD NMI_Handler ; NMI Handler + DCD HardFault_Handler ; Hard Fault Handler + DCD MemManage_Handler ; MPU Fault Handler + DCD BusFault_Handler ; Bus Fault Handler + DCD UsageFault_Handler ; Usage Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; SVCall Handler + DCD DebugMon_Handler ; Debug Monitor Handler + DCD 0 ; Reserved + DCD PendSV_Handler ; PendSV Handler + DCD SysTick_Handler ; SysTick Handler + + ; External Interrupts + DCD WWDG_IRQHandler ; Window WatchDog + DCD PVD_PVM_IRQHandler ; PVD and PVM detector + DCD TAMP_STAMP_LSECSS_IRQHandler ; RTC Tamper and TimeStamp Interrupts and LSECSS Interrupts + DCD RTC_WKUP_IRQHandler ; RTC Wakeup Interrupt + DCD FLASH_IRQHandler ; FLASH global Interrupt + DCD RCC_IRQHandler ; RCC Interrupt + DCD EXTI0_IRQHandler ; EXTI Line 0 Interrupt + DCD EXTI1_IRQHandler ; EXTI Line 1 Interrupt + DCD EXTI2_IRQHandler ; EXTI Line 2 Interrupt + DCD EXTI3_IRQHandler ; EXTI Line 3 Interrup + DCD EXTI4_IRQHandler ; EXTI Line 4 Interrupt + DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 Interrupt + DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 Interrupt + DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 Interrupt + DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 Interrupt + DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 Interrupt + DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 Interrupt + DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 Interrupt + DCD ADC1_IRQHandler ; ADC1 Interrupt + DCD USB_HP_IRQHandler ; USB High Priority Interrupt + DCD USB_LP_IRQHandler ; USB Low Priority Interrupt + DCD C2SEV_PWR_C2H_IRQHandler ; CPU M0+ SEV Interrupt + DCD COMP_IRQHandler ; COMP1 and COMP2 Interrupts + DCD EXTI9_5_IRQHandler ; EXTI Lines [9:5] Interrupt + DCD TIM1_BRK_IRQHandler ; TIM1 Break Interrupt + DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16 global Interrupts + DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Communication and TIM17 global Interrupts + DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare Interrupt + DCD TIM2_IRQHandler ; TIM2 Global Interrupt + DCD PKA_IRQHandler ; PKA Interrupt + DCD I2C1_EV_IRQHandler ; I2C1 Event Interrupt + DCD I2C1_ER_IRQHandler ; I2C1 Error Interrupt + DCD I2C3_EV_IRQHandler ; I2C3 Event Interrupt + DCD I2C3_ER_IRQHandler ; I2C3 Error Interrupt + DCD SPI1_IRQHandler ; SPI1 Interrupt + DCD SPI2_IRQHandler ; SPI2 Interrupt + DCD USART1_IRQHandler ; USART1 Interrupt + DCD LPUART1_IRQHandler ; LPUART1 Interrupt + DCD SAI1_IRQHandler ; SAI Interrupt + DCD TSC_IRQHandler ; TSC Interrupt + DCD EXTI15_10_IRQHandler ; EXTI Lines1[15:10 ]Interrupts + DCD RTC_Alarm_IRQHandler ; RTC Alarms (A and B) Interrupt + DCD CRS_IRQHandler ; CRS interrupt + DCD PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler ; WKUP Interrupt from PWR + DCD IPCC_C1_RX_IRQHandler ; IPCC CPU1 RX occupied interrupt + DCD IPCC_C1_TX_IRQHandler ; IPCC CPU1 RX free interrupt + DCD HSEM_IRQHandler ; HSEM0 Interrupt + DCD LPTIM1_IRQHandler ; LPTIM1 Interrupt + DCD LPTIM2_IRQHandler ; LPTIM2 Interrupt + DCD LCD_IRQHandler ; LCD Interrupt + DCD QUADSPI_IRQHandler ; QUADSPI Interrupt + DCD AES1_IRQHandler ; AES1 Interrupt + DCD AES2_IRQHandler ; AES2 Interrupt + DCD RNG_IRQHandler ; RNG1 Interrupt + DCD FPU_IRQHandler ; FPU Interrupt + DCD DMA2_Channel1_IRQHandler ; DMA2 Channel 1 Interrupt + DCD DMA2_Channel2_IRQHandler ; DMA2 Channel 2 Interrupt + DCD DMA2_Channel3_IRQHandler ; DMA2 Channel 3 Interrupt + DCD DMA2_Channel4_IRQHandler ; DMA2 Channel 4 Interrupt + DCD DMA2_Channel5_IRQHandler ; DMA2 Channel 5 Interrupt + DCD DMA2_Channel6_IRQHandler ; DMA2 Channel 6 Interrupt + DCD DMA2_Channel7_IRQHandler ; DMA2 Channel 7 Interrupt + DCD DMAMUX1_OVR_IRQHandler ; DMAMUX overrun Interrupt + +__Vectors_End + +__Vectors_Size EQU __Vectors_End - __Vectors + + AREA |.text|, CODE, READONLY + +; Reset handler +Reset_Handler PROC + EXPORT Reset_Handler [WEAK] + IMPORT SystemInit + IMPORT __main + + LDR R0, =SystemInit + BLX R0 + LDR R0, =__main + BX R0 + ENDP + +; Dummy Exception Handlers (infinite loops which can be modified) + +NMI_Handler PROC + EXPORT NMI_Handler [WEAK] + B . + ENDP +HardFault_Handler\ + PROC + EXPORT HardFault_Handler [WEAK] + B . + ENDP +MemManage_Handler\ + PROC + EXPORT MemManage_Handler [WEAK] + B . + ENDP +BusFault_Handler\ + PROC + EXPORT BusFault_Handler [WEAK] + B . + ENDP +UsageFault_Handler\ + PROC + EXPORT UsageFault_Handler [WEAK] + B . + ENDP +SVC_Handler PROC + EXPORT SVC_Handler [WEAK] + B . + ENDP +DebugMon_Handler\ + PROC + EXPORT DebugMon_Handler [WEAK] + B . + ENDP +PendSV_Handler PROC + EXPORT PendSV_Handler [WEAK] + B . + ENDP +SysTick_Handler PROC + EXPORT SysTick_Handler [WEAK] + B . + ENDP + +Default_Handler PROC + + EXPORT WWDG_IRQHandler [WEAK] + EXPORT PVD_PVM_IRQHandler [WEAK] + EXPORT TAMP_STAMP_LSECSS_IRQHandler [WEAK] + EXPORT RTC_WKUP_IRQHandler [WEAK] + EXPORT FLASH_IRQHandler [WEAK] + EXPORT RCC_IRQHandler [WEAK] + EXPORT EXTI0_IRQHandler [WEAK] + EXPORT EXTI1_IRQHandler [WEAK] + EXPORT EXTI2_IRQHandler [WEAK] + EXPORT EXTI3_IRQHandler [WEAK] + EXPORT EXTI4_IRQHandler [WEAK] + EXPORT DMA1_Channel1_IRQHandler [WEAK] + EXPORT DMA1_Channel2_IRQHandler [WEAK] + EXPORT DMA1_Channel3_IRQHandler [WEAK] + EXPORT DMA1_Channel4_IRQHandler [WEAK] + EXPORT DMA1_Channel5_IRQHandler [WEAK] + EXPORT DMA1_Channel6_IRQHandler [WEAK] + EXPORT DMA1_Channel7_IRQHandler [WEAK] + EXPORT ADC1_IRQHandler [WEAK] + EXPORT USB_HP_IRQHandler [WEAK] + EXPORT USB_LP_IRQHandler [WEAK] + EXPORT C2SEV_PWR_C2H_IRQHandler [WEAK] + EXPORT COMP_IRQHandler [WEAK] + EXPORT EXTI9_5_IRQHandler [WEAK] + EXPORT TIM1_BRK_IRQHandler [WEAK] + EXPORT TIM1_UP_TIM16_IRQHandler [WEAK] + EXPORT TIM1_TRG_COM_TIM17_IRQHandler [WEAK] + EXPORT TIM1_CC_IRQHandler [WEAK] + EXPORT TIM2_IRQHandler [WEAK] + EXPORT PKA_IRQHandler [WEAK] + EXPORT I2C1_EV_IRQHandler [WEAK] + EXPORT I2C1_ER_IRQHandler [WEAK] + EXPORT I2C3_EV_IRQHandler [WEAK] + EXPORT I2C3_ER_IRQHandler [WEAK] + EXPORT SPI1_IRQHandler [WEAK] + EXPORT SPI2_IRQHandler [WEAK] + EXPORT USART1_IRQHandler [WEAK] + EXPORT LPUART1_IRQHandler [WEAK] + EXPORT SAI1_IRQHandler [WEAK] + EXPORT TSC_IRQHandler [WEAK] + EXPORT EXTI15_10_IRQHandler [WEAK] + EXPORT RTC_Alarm_IRQHandler [WEAK] + EXPORT CRS_IRQHandler [WEAK] + EXPORT PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler [WEAK] + EXPORT IPCC_C1_RX_IRQHandler [WEAK] + EXPORT IPCC_C1_TX_IRQHandler [WEAK] + EXPORT HSEM_IRQHandler [WEAK] + EXPORT LPTIM1_IRQHandler [WEAK] + EXPORT LPTIM2_IRQHandler [WEAK] + EXPORT LCD_IRQHandler [WEAK] + EXPORT QUADSPI_IRQHandler [WEAK] + EXPORT AES1_IRQHandler [WEAK] + EXPORT AES2_IRQHandler [WEAK] + EXPORT RNG_IRQHandler [WEAK] + EXPORT FPU_IRQHandler [WEAK] + EXPORT DMA2_Channel1_IRQHandler [WEAK] + EXPORT DMA2_Channel2_IRQHandler [WEAK] + EXPORT DMA2_Channel3_IRQHandler [WEAK] + EXPORT DMA2_Channel4_IRQHandler [WEAK] + EXPORT DMA2_Channel5_IRQHandler [WEAK] + EXPORT DMA2_Channel6_IRQHandler [WEAK] + EXPORT DMA2_Channel7_IRQHandler [WEAK] + EXPORT DMAMUX1_OVR_IRQHandler [WEAK] + +WWDG_IRQHandler +PVD_PVM_IRQHandler +TAMP_STAMP_LSECSS_IRQHandler +RTC_WKUP_IRQHandler +FLASH_IRQHandler +RCC_IRQHandler +EXTI0_IRQHandler +EXTI1_IRQHandler +EXTI2_IRQHandler +EXTI3_IRQHandler +EXTI4_IRQHandler +DMA1_Channel1_IRQHandler +DMA1_Channel2_IRQHandler +DMA1_Channel3_IRQHandler +DMA1_Channel4_IRQHandler +DMA1_Channel5_IRQHandler +DMA1_Channel6_IRQHandler +DMA1_Channel7_IRQHandler +ADC1_IRQHandler +USB_HP_IRQHandler +USB_LP_IRQHandler +C2SEV_PWR_C2H_IRQHandler +COMP_IRQHandler +EXTI9_5_IRQHandler +TIM1_BRK_IRQHandler +TIM1_UP_TIM16_IRQHandler +TIM1_TRG_COM_TIM17_IRQHandler +TIM1_CC_IRQHandler +TIM2_IRQHandler +PKA_IRQHandler +I2C1_EV_IRQHandler +I2C1_ER_IRQHandler +I2C3_EV_IRQHandler +I2C3_ER_IRQHandler +SPI1_IRQHandler +SPI2_IRQHandler +USART1_IRQHandler +LPUART1_IRQHandler +SAI1_IRQHandler +TSC_IRQHandler +EXTI15_10_IRQHandler +RTC_Alarm_IRQHandler +CRS_IRQHandler +PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler +IPCC_C1_RX_IRQHandler +IPCC_C1_TX_IRQHandler +HSEM_IRQHandler +LPTIM1_IRQHandler +LPTIM2_IRQHandler +LCD_IRQHandler +QUADSPI_IRQHandler +AES1_IRQHandler +AES2_IRQHandler +RNG_IRQHandler +FPU_IRQHandler +DMA2_Channel1_IRQHandler +DMA2_Channel2_IRQHandler +DMA2_Channel3_IRQHandler +DMA2_Channel4_IRQHandler +DMA2_Channel5_IRQHandler +DMA2_Channel6_IRQHandler +DMA2_Channel7_IRQHandler +DMAMUX1_OVR_IRQHandler + + B . + + ENDP + + ALIGN + +;******************************************************************************* +; User Stack and Heap initialization +;******************************************************************************* + IF :DEF:__MICROLIB + + EXPORT __initial_sp + EXPORT __heap_base + EXPORT __heap_limit + + ELSE + + IMPORT __use_two_region_memory + EXPORT __user_initial_stackheap + +__user_initial_stackheap + + LDR R0, = Heap_Mem + LDR R1, =(Stack_Mem + Stack_Size) + LDR R2, = (Heap_Mem + Heap_Size) + LDR R3, = Stack_Mem + BX LR + + ALIGN + + ENDIF + + END + +;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb5mxx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb5mxx_cm4.s new file mode 100644 index 0000000..ced2754 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/arm/startup_stm32wb5mxx_cm4.s @@ -0,0 +1,368 @@ +;****************************************************************************** +;* File Name : startup_stm32wb5mxx_cm4.s +;* Author : MCD Application Team +;* Description : STM32WB5Mxx devices vector table for MDK-ARM toolchain. +;* This module performs: +;* - Set the initial SP +;* - Set the initial PC == Reset_Handler +;* - Set the vector table entries with the exceptions ISR address +;* - Branches to __main in the C library (which eventually +;* calls main()). +;* After Reset the CortexM4 processor is in Thread mode, +;* priority is Privileged, and the Stack is set to Main. +;* <<< Use Configuration Wizard in Context Menu >>> +;****************************************************************************** +;* @attention +;* +;* Copyright (c) 2019 STMicroelectronics. All rights reserved. +;* +;* This software component is licensed by ST under BSD 3-Clause license, +;* the "License"; You may not use this file except in compliance with the +;* License. You may obtain a copy of the License at: +;* opensource.org/licenses/BSD-3-Clause +;* +;****************************************************************************** + +; Amount of memory (in bytes) allocated for Stack +; Tailor this value to your application needs +; Stack Configuration +; Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Stack_Size EQU 0x00000400 + + AREA STACK, NOINIT, READWRITE, ALIGN=3 +Stack_Mem SPACE Stack_Size +__initial_sp + + +; Heap Configuration +; Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Heap_Size EQU 0x00000200 + + AREA HEAP, NOINIT, READWRITE, ALIGN=3 +__heap_base +Heap_Mem SPACE Heap_Size +__heap_limit + + PRESERVE8 + THUMB + + +; Vector Table Mapped to Address 0 at Reset + AREA RESET, DATA, READONLY + EXPORT __Vectors + EXPORT __Vectors_End + EXPORT __Vectors_Size + +__Vectors DCD __initial_sp ; Top of Stack + DCD Reset_Handler ; Reset Handler + DCD NMI_Handler ; NMI Handler + DCD HardFault_Handler ; Hard Fault Handler + DCD MemManage_Handler ; MPU Fault Handler + DCD BusFault_Handler ; Bus Fault Handler + DCD UsageFault_Handler ; Usage Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; SVCall Handler + DCD DebugMon_Handler ; Debug Monitor Handler + DCD 0 ; Reserved + DCD PendSV_Handler ; PendSV Handler + DCD SysTick_Handler ; SysTick Handler + + ; External Interrupts + DCD WWDG_IRQHandler ; Window WatchDog + DCD PVD_PVM_IRQHandler ; PVD and PVM detector + DCD TAMP_STAMP_LSECSS_IRQHandler ; RTC Tamper and TimeStamp Interrupts and LSECSS Interrupts + DCD RTC_WKUP_IRQHandler ; RTC Wakeup Interrupt + DCD FLASH_IRQHandler ; FLASH global Interrupt + DCD RCC_IRQHandler ; RCC Interrupt + DCD EXTI0_IRQHandler ; EXTI Line 0 Interrupt + DCD EXTI1_IRQHandler ; EXTI Line 1 Interrupt + DCD EXTI2_IRQHandler ; EXTI Line 2 Interrupt + DCD EXTI3_IRQHandler ; EXTI Line 3 Interrup + DCD EXTI4_IRQHandler ; EXTI Line 4 Interrupt + DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 Interrupt + DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 Interrupt + DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 Interrupt + DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 Interrupt + DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 Interrupt + DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 Interrupt + DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 Interrupt + DCD ADC1_IRQHandler ; ADC1 Interrupt + DCD USB_HP_IRQHandler ; USB High Priority Interrupt + DCD USB_LP_IRQHandler ; USB Low Priority Interrupt + DCD C2SEV_PWR_C2H_IRQHandler ; CPU M0+ SEV Interrupt + DCD COMP_IRQHandler ; COMP1 and COMP2 Interrupts + DCD EXTI9_5_IRQHandler ; EXTI Lines [9:5] Interrupt + DCD TIM1_BRK_IRQHandler ; TIM1 Break Interrupt + DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16 global Interrupts + DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Communication and TIM17 global Interrupts + DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare Interrupt + DCD TIM2_IRQHandler ; TIM2 Global Interrupt + DCD PKA_IRQHandler ; PKA Interrupt + DCD I2C1_EV_IRQHandler ; I2C1 Event Interrupt + DCD I2C1_ER_IRQHandler ; I2C1 Error Interrupt + DCD I2C3_EV_IRQHandler ; I2C3 Event Interrupt + DCD I2C3_ER_IRQHandler ; I2C3 Error Interrupt + DCD SPI1_IRQHandler ; SPI1 Interrupt + DCD SPI2_IRQHandler ; SPI2 Interrupt + DCD USART1_IRQHandler ; USART1 Interrupt + DCD LPUART1_IRQHandler ; LPUART1 Interrupt + DCD SAI1_IRQHandler ; SAI Interrupt + DCD TSC_IRQHandler ; TSC Interrupt + DCD EXTI15_10_IRQHandler ; EXTI Lines1[15:10 ]Interrupts + DCD RTC_Alarm_IRQHandler ; RTC Alarms (A and B) Interrupt + DCD CRS_IRQHandler ; CRS interrupt + DCD PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler ; WKUP Interrupt from PWR + DCD IPCC_C1_RX_IRQHandler ; IPCC CPU1 RX occupied interrupt + DCD IPCC_C1_TX_IRQHandler ; IPCC CPU1 RX free interrupt + DCD HSEM_IRQHandler ; HSEM0 Interrupt + DCD LPTIM1_IRQHandler ; LPTIM1 Interrupt + DCD LPTIM2_IRQHandler ; LPTIM2 Interrupt + DCD LCD_IRQHandler ; LCD Interrupt + DCD QUADSPI_IRQHandler ; QUADSPI Interrupt + DCD AES1_IRQHandler ; AES1 Interrupt + DCD AES2_IRQHandler ; AES2 Interrupt + DCD RNG_IRQHandler ; RNG1 Interrupt + DCD FPU_IRQHandler ; FPU Interrupt + DCD DMA2_Channel1_IRQHandler ; DMA2 Channel 1 Interrupt + DCD DMA2_Channel2_IRQHandler ; DMA2 Channel 2 Interrupt + DCD DMA2_Channel3_IRQHandler ; DMA2 Channel 3 Interrupt + DCD DMA2_Channel4_IRQHandler ; DMA2 Channel 4 Interrupt + DCD DMA2_Channel5_IRQHandler ; DMA2 Channel 5 Interrupt + DCD DMA2_Channel6_IRQHandler ; DMA2 Channel 6 Interrupt + DCD DMA2_Channel7_IRQHandler ; DMA2 Channel 7 Interrupt + DCD DMAMUX1_OVR_IRQHandler ; DMAMUX overrun Interrupt + +__Vectors_End + +__Vectors_Size EQU __Vectors_End - __Vectors + + AREA |.text|, CODE, READONLY + +; Reset handler +Reset_Handler PROC + EXPORT Reset_Handler [WEAK] + IMPORT SystemInit + IMPORT __main + + LDR R0, =SystemInit + BLX R0 + LDR R0, =__main + BX R0 + ENDP + +; Dummy Exception Handlers (infinite loops which can be modified) + +NMI_Handler PROC + EXPORT NMI_Handler [WEAK] + B . + ENDP +HardFault_Handler\ + PROC + EXPORT HardFault_Handler [WEAK] + B . + ENDP +MemManage_Handler\ + PROC + EXPORT MemManage_Handler [WEAK] + B . + ENDP +BusFault_Handler\ + PROC + EXPORT BusFault_Handler [WEAK] + B . + ENDP +UsageFault_Handler\ + PROC + EXPORT UsageFault_Handler [WEAK] + B . + ENDP +SVC_Handler PROC + EXPORT SVC_Handler [WEAK] + B . + ENDP +DebugMon_Handler\ + PROC + EXPORT DebugMon_Handler [WEAK] + B . + ENDP +PendSV_Handler PROC + EXPORT PendSV_Handler [WEAK] + B . + ENDP +SysTick_Handler PROC + EXPORT SysTick_Handler [WEAK] + B . + ENDP + +Default_Handler PROC + + EXPORT WWDG_IRQHandler [WEAK] + EXPORT PVD_PVM_IRQHandler [WEAK] + EXPORT TAMP_STAMP_LSECSS_IRQHandler [WEAK] + EXPORT RTC_WKUP_IRQHandler [WEAK] + EXPORT FLASH_IRQHandler [WEAK] + EXPORT RCC_IRQHandler [WEAK] + EXPORT EXTI0_IRQHandler [WEAK] + EXPORT EXTI1_IRQHandler [WEAK] + EXPORT EXTI2_IRQHandler [WEAK] + EXPORT EXTI3_IRQHandler [WEAK] + EXPORT EXTI4_IRQHandler [WEAK] + EXPORT DMA1_Channel1_IRQHandler [WEAK] + EXPORT DMA1_Channel2_IRQHandler [WEAK] + EXPORT DMA1_Channel3_IRQHandler [WEAK] + EXPORT DMA1_Channel4_IRQHandler [WEAK] + EXPORT DMA1_Channel5_IRQHandler [WEAK] + EXPORT DMA1_Channel6_IRQHandler [WEAK] + EXPORT DMA1_Channel7_IRQHandler [WEAK] + EXPORT ADC1_IRQHandler [WEAK] + EXPORT USB_HP_IRQHandler [WEAK] + EXPORT USB_LP_IRQHandler [WEAK] + EXPORT C2SEV_PWR_C2H_IRQHandler [WEAK] + EXPORT COMP_IRQHandler [WEAK] + EXPORT EXTI9_5_IRQHandler [WEAK] + EXPORT TIM1_BRK_IRQHandler [WEAK] + EXPORT TIM1_UP_TIM16_IRQHandler [WEAK] + EXPORT TIM1_TRG_COM_TIM17_IRQHandler [WEAK] + EXPORT TIM1_CC_IRQHandler [WEAK] + EXPORT TIM2_IRQHandler [WEAK] + EXPORT PKA_IRQHandler [WEAK] + EXPORT I2C1_EV_IRQHandler [WEAK] + EXPORT I2C1_ER_IRQHandler [WEAK] + EXPORT I2C3_EV_IRQHandler [WEAK] + EXPORT I2C3_ER_IRQHandler [WEAK] + EXPORT SPI1_IRQHandler [WEAK] + EXPORT SPI2_IRQHandler [WEAK] + EXPORT USART1_IRQHandler [WEAK] + EXPORT LPUART1_IRQHandler [WEAK] + EXPORT SAI1_IRQHandler [WEAK] + EXPORT TSC_IRQHandler [WEAK] + EXPORT EXTI15_10_IRQHandler [WEAK] + EXPORT RTC_Alarm_IRQHandler [WEAK] + EXPORT CRS_IRQHandler [WEAK] + EXPORT PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler [WEAK] + EXPORT IPCC_C1_RX_IRQHandler [WEAK] + EXPORT IPCC_C1_TX_IRQHandler [WEAK] + EXPORT HSEM_IRQHandler [WEAK] + EXPORT LPTIM1_IRQHandler [WEAK] + EXPORT LPTIM2_IRQHandler [WEAK] + EXPORT LCD_IRQHandler [WEAK] + EXPORT QUADSPI_IRQHandler [WEAK] + EXPORT AES1_IRQHandler [WEAK] + EXPORT AES2_IRQHandler [WEAK] + EXPORT RNG_IRQHandler [WEAK] + EXPORT FPU_IRQHandler [WEAK] + EXPORT DMA2_Channel1_IRQHandler [WEAK] + EXPORT DMA2_Channel2_IRQHandler [WEAK] + EXPORT DMA2_Channel3_IRQHandler [WEAK] + EXPORT DMA2_Channel4_IRQHandler [WEAK] + EXPORT DMA2_Channel5_IRQHandler [WEAK] + EXPORT DMA2_Channel6_IRQHandler [WEAK] + EXPORT DMA2_Channel7_IRQHandler [WEAK] + EXPORT DMAMUX1_OVR_IRQHandler [WEAK] + +WWDG_IRQHandler +PVD_PVM_IRQHandler +TAMP_STAMP_LSECSS_IRQHandler +RTC_WKUP_IRQHandler +FLASH_IRQHandler +RCC_IRQHandler +EXTI0_IRQHandler +EXTI1_IRQHandler +EXTI2_IRQHandler +EXTI3_IRQHandler +EXTI4_IRQHandler +DMA1_Channel1_IRQHandler +DMA1_Channel2_IRQHandler +DMA1_Channel3_IRQHandler +DMA1_Channel4_IRQHandler +DMA1_Channel5_IRQHandler +DMA1_Channel6_IRQHandler +DMA1_Channel7_IRQHandler +ADC1_IRQHandler +USB_HP_IRQHandler +USB_LP_IRQHandler +C2SEV_PWR_C2H_IRQHandler +COMP_IRQHandler +EXTI9_5_IRQHandler +TIM1_BRK_IRQHandler +TIM1_UP_TIM16_IRQHandler +TIM1_TRG_COM_TIM17_IRQHandler +TIM1_CC_IRQHandler +TIM2_IRQHandler +PKA_IRQHandler +I2C1_EV_IRQHandler +I2C1_ER_IRQHandler +I2C3_EV_IRQHandler +I2C3_ER_IRQHandler +SPI1_IRQHandler +SPI2_IRQHandler +USART1_IRQHandler +LPUART1_IRQHandler +SAI1_IRQHandler +TSC_IRQHandler +EXTI15_10_IRQHandler +RTC_Alarm_IRQHandler +CRS_IRQHandler +PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler +IPCC_C1_RX_IRQHandler +IPCC_C1_TX_IRQHandler +HSEM_IRQHandler +LPTIM1_IRQHandler +LPTIM2_IRQHandler +LCD_IRQHandler +QUADSPI_IRQHandler +AES1_IRQHandler +AES2_IRQHandler +RNG_IRQHandler +FPU_IRQHandler +DMA2_Channel1_IRQHandler +DMA2_Channel2_IRQHandler +DMA2_Channel3_IRQHandler +DMA2_Channel4_IRQHandler +DMA2_Channel5_IRQHandler +DMA2_Channel6_IRQHandler +DMA2_Channel7_IRQHandler +DMAMUX1_OVR_IRQHandler + + B . + + ENDP + + ALIGN + +;******************************************************************************* +; User Stack and Heap initialization +;******************************************************************************* + IF :DEF:__MICROLIB + + EXPORT __initial_sp + EXPORT __heap_base + EXPORT __heap_limit + + ELSE + + IMPORT __use_two_region_memory + EXPORT __user_initial_stackheap + +__user_initial_stackheap + + LDR R0, = Heap_Mem + LDR R1, =(Stack_Mem + Stack_Size) + LDR R2, = (Heap_Mem + Heap_Size) + LDR R3, = Stack_Mem + BX LR + + ALIGN + + ENDIF + + END + +;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb30xx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb30xx_cm4.s new file mode 100644 index 0000000..69fea67 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb30xx_cm4.s @@ -0,0 +1,388 @@ +/** + ****************************************************************************** + * @file startup_stm32wb30xx_cm4.s + * @author MCD Application Team + * @brief STM32WB30xx devices vector table GCC toolchain. + * This module performs: + * - Set the initial SP + * - Set the initial PC == Reset_Handler, + * - Set the vector table entries with the exceptions ISR address + * - Branches to main in the C library (which eventually + * calls main()). + * After Reset the Cortex-M4 processor is in Thread mode, + * priority is Privileged, and the Stack is set to Main. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + .syntax unified + .cpu cortex-m4 + .fpu softvfp + .thumb + +.global g_pfnVectors +.global Default_Handler + +/* start address for the initialization values of the .data section. +defined in linker script */ +.word _sidata +/* start address for the .data section. defined in linker script */ +.word _sdata +/* end address for the .data section. defined in linker script */ +.word _edata +/* start address for the .bss section. defined in linker script */ +.word _sbss +/* end address for the .bss section. defined in linker script */ +.word _ebss +/* start address for the .MB_MEM2 section. defined in linker script */ +.word _sMB_MEM2 +/* end address for the .MB_MEM2 section. defined in linker script */ +.word _eMB_MEM2 + +/* INIT_BSS macro is used to fill the specified region [start : end] with zeros */ +.macro INIT_BSS start, end + ldr r0, =\start + ldr r1, =\end + movs r3, #0 + bl LoopFillZerobss +.endm + +/* INIT_DATA macro is used to copy data in the region [start : end] starting from 'src' */ +.macro INIT_DATA start, end, src + ldr r0, =\start + ldr r1, =\end + ldr r2, =\src + movs r3, #0 + bl LoopCopyDataInit +.endm + +.section .text.data_initializers +CopyDataInit: + ldr r4, [r2, r3] + str r4, [r0, r3] + adds r3, r3, #4 + +LoopCopyDataInit: + adds r4, r0, r3 + cmp r4, r1 + bcc CopyDataInit + bx lr + +FillZerobss: + str r3, [r0] + adds r0, r0, #4 + +LoopFillZerobss: + cmp r0, r1 + bcc FillZerobss + bx lr + + .section .text.Reset_Handler + .weak Reset_Handler + .type Reset_Handler, %function +Reset_Handler: + ldr r0, =_estack + mov sp, r0 /* set stack pointer */ + +/* Copy the data segment initializers from flash to SRAM */ + INIT_DATA _sdata, _edata, _sidata + +/* Zero fill the bss segments. */ + INIT_BSS _sbss, _ebss + INIT_BSS _sMB_MEM2, _eMB_MEM2 + +/* Call the clock system intitialization function.*/ + bl SystemInit +/* Call static constructors */ + bl __libc_init_array +/* Call the application s entry point.*/ + bl main + +LoopForever: + b LoopForever + +.size Reset_Handler, .-Reset_Handler + +/** + * @brief This is the code that gets called when the processor receives an + * unexpected interrupt. This simply enters an infinite loop, preserving + * the system state for examination by a debugger. + * + * @param None + * @retval None +*/ + .section .text.Default_Handler,"ax",%progbits +Default_Handler: +Infinite_Loop: + b Infinite_Loop + .size Default_Handler, .-Default_Handler +/****************************************************************************** +* +* The minimal vector table for a Cortex-M4. Note that the proper constructs +* must be placed on this to ensure that it ends up at physical address +* 0x0000.0000. +* +******************************************************************************/ + .section .isr_vector,"a",%progbits + .type g_pfnVectors, %object + .size g_pfnVectors, .-g_pfnVectors + + +g_pfnVectors: + .word _estack + .word Reset_Handler + .word NMI_Handler + .word HardFault_Handler + .word MemManage_Handler + .word BusFault_Handler + .word UsageFault_Handler + .word 0 + .word 0 + .word 0 + .word 0 + .word SVC_Handler + .word DebugMon_Handler + .word 0 + .word PendSV_Handler + .word SysTick_Handler + .word WWDG_IRQHandler + .word PVD_PVM_IRQHandler + .word TAMP_STAMP_LSECSS_IRQHandler + .word RTC_WKUP_IRQHandler + .word FLASH_IRQHandler + .word RCC_IRQHandler + .word EXTI0_IRQHandler + .word EXTI1_IRQHandler + .word EXTI2_IRQHandler + .word EXTI3_IRQHandler + .word EXTI4_IRQHandler + .word DMA1_Channel1_IRQHandler + .word DMA1_Channel2_IRQHandler + .word DMA1_Channel3_IRQHandler + .word DMA1_Channel4_IRQHandler + .word DMA1_Channel5_IRQHandler + .word DMA1_Channel6_IRQHandler + .word DMA1_Channel7_IRQHandler + .word ADC1_IRQHandler + .word 0 + .word 0 + .word C2SEV_PWR_C2H_IRQHandler + .word 0 + .word EXTI9_5_IRQHandler + .word TIM1_BRK_IRQHandler + .word TIM1_UP_TIM16_IRQHandler + .word TIM1_TRG_COM_TIM17_IRQHandler + .word TIM1_CC_IRQHandler + .word TIM2_IRQHandler + .word PKA_IRQHandler + .word I2C1_EV_IRQHandler + .word I2C1_ER_IRQHandler + .word 0 + .word 0 + .word SPI1_IRQHandler + .word 0 + .word USART1_IRQHandler + .word 0 + .word 0 + .word TSC_IRQHandler + .word EXTI15_10_IRQHandler + .word RTC_Alarm_IRQHandler + .word 0 + .word PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + .word IPCC_C1_RX_IRQHandler + .word IPCC_C1_TX_IRQHandler + .word HSEM_IRQHandler + .word LPTIM1_IRQHandler + .word LPTIM2_IRQHandler + .word 0 + .word 0 + .word 0 + .word AES2_IRQHandler + .word RNG_IRQHandler + .word FPU_IRQHandler + .word 0 + .word 0 + .word 0 + .word 0 + .word 0 + .word 0 + .word 0 + .word DMAMUX1_OVR_IRQHandler + +/******************************************************************************* +* +* Provide weak aliases for each Exception handler to the Default_Handler. +* As they are weak aliases, any function with the same name will override +* this definition. +* +*******************************************************************************/ + .weak NMI_Handler + .thumb_set NMI_Handler,Default_Handler + + .weak HardFault_Handler + .thumb_set HardFault_Handler,Default_Handler + + .weak MemManage_Handler + .thumb_set MemManage_Handler,Default_Handler + + .weak BusFault_Handler + .thumb_set BusFault_Handler,Default_Handler + + .weak UsageFault_Handler + .thumb_set UsageFault_Handler,Default_Handler + + .weak SVC_Handler + .thumb_set SVC_Handler,Default_Handler + + .weak DebugMon_Handler + .thumb_set DebugMon_Handler,Default_Handler + + .weak PendSV_Handler + .thumb_set PendSV_Handler,Default_Handler + + .weak SysTick_Handler + .thumb_set SysTick_Handler,Default_Handler + + .weak WWDG_IRQHandler + .thumb_set WWDG_IRQHandler,Default_Handler + + .weak PVD_PVM_IRQHandler + .thumb_set PVD_PVM_IRQHandler,Default_Handler + + .weak TAMP_STAMP_LSECSS_IRQHandler + .thumb_set TAMP_STAMP_LSECSS_IRQHandler,Default_Handler + + .weak RTC_WKUP_IRQHandler + .thumb_set RTC_WKUP_IRQHandler,Default_Handler + + .weak FLASH_IRQHandler + .thumb_set FLASH_IRQHandler,Default_Handler + + .weak RCC_IRQHandler + .thumb_set RCC_IRQHandler,Default_Handler + + .weak EXTI0_IRQHandler + .thumb_set EXTI0_IRQHandler,Default_Handler + + .weak EXTI1_IRQHandler + .thumb_set EXTI1_IRQHandler,Default_Handler + + .weak EXTI2_IRQHandler + .thumb_set EXTI2_IRQHandler,Default_Handler + + .weak EXTI3_IRQHandler + .thumb_set EXTI3_IRQHandler,Default_Handler + + .weak EXTI4_IRQHandler + .thumb_set EXTI4_IRQHandler,Default_Handler + + .weak DMA1_Channel1_IRQHandler + .thumb_set DMA1_Channel1_IRQHandler,Default_Handler + + .weak DMA1_Channel2_IRQHandler + .thumb_set DMA1_Channel2_IRQHandler,Default_Handler + + .weak DMA1_Channel3_IRQHandler + .thumb_set DMA1_Channel3_IRQHandler,Default_Handler + + .weak DMA1_Channel4_IRQHandler + .thumb_set DMA1_Channel4_IRQHandler,Default_Handler + + .weak DMA1_Channel5_IRQHandler + .thumb_set DMA1_Channel5_IRQHandler,Default_Handler + + .weak DMA1_Channel6_IRQHandler + .thumb_set DMA1_Channel6_IRQHandler,Default_Handler + + .weak DMA1_Channel7_IRQHandler + .thumb_set DMA1_Channel7_IRQHandler,Default_Handler + + .weak ADC1_IRQHandler + .thumb_set ADC1_IRQHandler,Default_Handler + + .weak C2SEV_PWR_C2H_IRQHandler + .thumb_set C2SEV_PWR_C2H_IRQHandler,Default_Handler + + .weak EXTI9_5_IRQHandler + .thumb_set EXTI9_5_IRQHandler,Default_Handler + + .weak TIM1_BRK_IRQHandler + .thumb_set TIM1_BRK_IRQHandler,Default_Handler + + .weak TIM1_UP_TIM16_IRQHandler + .thumb_set TIM1_UP_TIM16_IRQHandler,Default_Handler + + .weak TIM1_TRG_COM_TIM17_IRQHandler + .thumb_set TIM1_TRG_COM_TIM17_IRQHandler,Default_Handler + + .weak TIM1_CC_IRQHandler + .thumb_set TIM1_CC_IRQHandler,Default_Handler + + .weak TIM2_IRQHandler + .thumb_set TIM2_IRQHandler,Default_Handler + + .weak PKA_IRQHandler + .thumb_set PKA_IRQHandler,Default_Handler + + .weak I2C1_EV_IRQHandler + .thumb_set I2C1_EV_IRQHandler,Default_Handler + + .weak I2C1_ER_IRQHandler + .thumb_set I2C1_ER_IRQHandler,Default_Handler + + .weak SPI1_IRQHandler + .thumb_set SPI1_IRQHandler,Default_Handler + + .weak USART1_IRQHandler + .thumb_set USART1_IRQHandler,Default_Handler + + .weak TSC_IRQHandler + .thumb_set TSC_IRQHandler,Default_Handler + + .weak EXTI15_10_IRQHandler + .thumb_set EXTI15_10_IRQHandler,Default_Handler + + .weak RTC_Alarm_IRQHandler + .thumb_set RTC_Alarm_IRQHandler,Default_Handler + + .weak PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + .thumb_set PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler,Default_Handler + + .weak IPCC_C1_RX_IRQHandler + .thumb_set IPCC_C1_RX_IRQHandler,Default_Handler + + .weak IPCC_C1_TX_IRQHandler + .thumb_set IPCC_C1_TX_IRQHandler,Default_Handler + + .weak HSEM_IRQHandler + .thumb_set HSEM_IRQHandler,Default_Handler + + .weak LPTIM1_IRQHandler + .thumb_set LPTIM1_IRQHandler,Default_Handler + + .weak LPTIM2_IRQHandler + .thumb_set LPTIM2_IRQHandler,Default_Handler + + .weak AES2_IRQHandler + .thumb_set AES2_IRQHandler,Default_Handler + + .weak RNG_IRQHandler + .thumb_set RNG_IRQHandler,Default_Handler + + .weak FPU_IRQHandler + .thumb_set FPU_IRQHandler,Default_Handler + + .weak DMAMUX1_OVR_IRQHandler + .thumb_set DMAMUX1_OVR_IRQHandler,Default_Handler + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb35xx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb35xx_cm4.s new file mode 100644 index 0000000..eea98ff --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb35xx_cm4.s @@ -0,0 +1,439 @@ +/** + ****************************************************************************** + * @file startup_stm32wb35xx_cm4.s + * @author MCD Application Team + * @brief STM32WB35xx devices vector table GCC toolchain. + * This module performs: + * - Set the initial SP + * - Set the initial PC == Reset_Handler, + * - Set the vector table entries with the exceptions ISR address + * - Branches to main in the C library (which eventually + * calls main()). + * After Reset the Cortex-M4 processor is in Thread mode, + * priority is Privileged, and the Stack is set to Main. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + .syntax unified + .cpu cortex-m4 + .fpu softvfp + .thumb + +.global g_pfnVectors +.global Default_Handler + +/* start address for the initialization values of the .data section. +defined in linker script */ +.word _sidata +/* start address for the .data section. defined in linker script */ +.word _sdata +/* end address for the .data section. defined in linker script */ +.word _edata +/* start address for the .bss section. defined in linker script */ +.word _sbss +/* end address for the .bss section. defined in linker script */ +.word _ebss +/* start address for the .MB_MEM2 section. defined in linker script */ +.word _sMB_MEM2 +/* end address for the .MB_MEM2 section. defined in linker script */ +.word _eMB_MEM2 + +/* INIT_BSS macro is used to fill the specified region [start : end] with zeros */ +.macro INIT_BSS start, end + ldr r0, =\start + ldr r1, =\end + movs r3, #0 + bl LoopFillZerobss +.endm + +/* INIT_DATA macro is used to copy data in the region [start : end] starting from 'src' */ +.macro INIT_DATA start, end, src + ldr r0, =\start + ldr r1, =\end + ldr r2, =\src + movs r3, #0 + bl LoopCopyDataInit +.endm + +.section .text.data_initializers +CopyDataInit: + ldr r4, [r2, r3] + str r4, [r0, r3] + adds r3, r3, #4 + +LoopCopyDataInit: + adds r4, r0, r3 + cmp r4, r1 + bcc CopyDataInit + bx lr + +FillZerobss: + str r3, [r0] + adds r0, r0, #4 + +LoopFillZerobss: + cmp r0, r1 + bcc FillZerobss + bx lr + + .section .text.Reset_Handler + .weak Reset_Handler + .type Reset_Handler, %function +Reset_Handler: + ldr r0, =_estack + mov sp, r0 /* set stack pointer */ + +/* Copy the data segment initializers from flash to SRAM */ + INIT_DATA _sdata, _edata, _sidata + +/* Zero fill the bss segments. */ + INIT_BSS _sbss, _ebss + INIT_BSS _sMB_MEM2, _eMB_MEM2 + +/* Call the clock system intitialization function.*/ + bl SystemInit +/* Call static constructors */ + bl __libc_init_array +/* Call the application s entry point.*/ + bl main + +LoopForever: + b LoopForever + +.size Reset_Handler, .-Reset_Handler + +/** + * @brief This is the code that gets called when the processor receives an + * unexpected interrupt. This simply enters an infinite loop, preserving + * the system state for examination by a debugger. + * + * @param None + * @retval None +*/ + .section .text.Default_Handler,"ax",%progbits +Default_Handler: +Infinite_Loop: + b Infinite_Loop + .size Default_Handler, .-Default_Handler +/****************************************************************************** +* +* The minimal vector table for a Cortex-M4. Note that the proper constructs +* must be placed on this to ensure that it ends up at physical address +* 0x0000.0000. +* +******************************************************************************/ + .section .isr_vector,"a",%progbits + .type g_pfnVectors, %object + .size g_pfnVectors, .-g_pfnVectors + + +g_pfnVectors: + .word _estack + .word Reset_Handler + .word NMI_Handler + .word HardFault_Handler + .word MemManage_Handler + .word BusFault_Handler + .word UsageFault_Handler + .word 0 + .word 0 + .word 0 + .word 0 + .word SVC_Handler + .word DebugMon_Handler + .word 0 + .word PendSV_Handler + .word SysTick_Handler + .word WWDG_IRQHandler + .word PVD_PVM_IRQHandler + .word TAMP_STAMP_LSECSS_IRQHandler + .word RTC_WKUP_IRQHandler + .word FLASH_IRQHandler + .word RCC_IRQHandler + .word EXTI0_IRQHandler + .word EXTI1_IRQHandler + .word EXTI2_IRQHandler + .word EXTI3_IRQHandler + .word EXTI4_IRQHandler + .word DMA1_Channel1_IRQHandler + .word DMA1_Channel2_IRQHandler + .word DMA1_Channel3_IRQHandler + .word DMA1_Channel4_IRQHandler + .word DMA1_Channel5_IRQHandler + .word DMA1_Channel6_IRQHandler + .word DMA1_Channel7_IRQHandler + .word ADC1_IRQHandler + .word USB_HP_IRQHandler + .word USB_LP_IRQHandler + .word C2SEV_PWR_C2H_IRQHandler + .word COMP_IRQHandler + .word EXTI9_5_IRQHandler + .word TIM1_BRK_IRQHandler + .word TIM1_UP_TIM16_IRQHandler + .word TIM1_TRG_COM_TIM17_IRQHandler + .word TIM1_CC_IRQHandler + .word TIM2_IRQHandler + .word PKA_IRQHandler + .word I2C1_EV_IRQHandler + .word I2C1_ER_IRQHandler + .word I2C3_EV_IRQHandler + .word I2C3_ER_IRQHandler + .word SPI1_IRQHandler + .word SPI2_IRQHandler + .word USART1_IRQHandler + .word LPUART1_IRQHandler + .word 0 + .word TSC_IRQHandler + .word EXTI15_10_IRQHandler + .word RTC_Alarm_IRQHandler + .word CRS_IRQHandler + .word PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + .word IPCC_C1_RX_IRQHandler + .word IPCC_C1_TX_IRQHandler + .word HSEM_IRQHandler + .word LPTIM1_IRQHandler + .word LPTIM2_IRQHandler + .word 0 + .word QUADSPI_IRQHandler + .word AES1_IRQHandler + .word AES2_IRQHandler + .word RNG_IRQHandler + .word FPU_IRQHandler + .word DMA2_Channel1_IRQHandler + .word DMA2_Channel2_IRQHandler + .word DMA2_Channel3_IRQHandler + .word DMA2_Channel4_IRQHandler + .word DMA2_Channel5_IRQHandler + .word DMA2_Channel6_IRQHandler + .word DMA2_Channel7_IRQHandler + .word DMAMUX1_OVR_IRQHandler + +/******************************************************************************* +* +* Provide weak aliases for each Exception handler to the Default_Handler. +* As they are weak aliases, any function with the same name will override +* this definition. +* +*******************************************************************************/ + .weak NMI_Handler + .thumb_set NMI_Handler,Default_Handler + + .weak HardFault_Handler + .thumb_set HardFault_Handler,Default_Handler + + .weak MemManage_Handler + .thumb_set MemManage_Handler,Default_Handler + + .weak BusFault_Handler + .thumb_set BusFault_Handler,Default_Handler + + .weak UsageFault_Handler + .thumb_set UsageFault_Handler,Default_Handler + + .weak SVC_Handler + .thumb_set SVC_Handler,Default_Handler + + .weak DebugMon_Handler + .thumb_set DebugMon_Handler,Default_Handler + + .weak PendSV_Handler + .thumb_set PendSV_Handler,Default_Handler + + .weak SysTick_Handler + .thumb_set SysTick_Handler,Default_Handler + + .weak WWDG_IRQHandler + .thumb_set WWDG_IRQHandler,Default_Handler + + .weak PVD_PVM_IRQHandler + .thumb_set PVD_PVM_IRQHandler,Default_Handler + + .weak TAMP_STAMP_LSECSS_IRQHandler + .thumb_set TAMP_STAMP_LSECSS_IRQHandler,Default_Handler + + .weak RTC_WKUP_IRQHandler + .thumb_set RTC_WKUP_IRQHandler,Default_Handler + + .weak FLASH_IRQHandler + .thumb_set FLASH_IRQHandler,Default_Handler + + .weak RCC_IRQHandler + .thumb_set RCC_IRQHandler,Default_Handler + + .weak EXTI0_IRQHandler + .thumb_set EXTI0_IRQHandler,Default_Handler + + .weak EXTI1_IRQHandler + .thumb_set EXTI1_IRQHandler,Default_Handler + + .weak EXTI2_IRQHandler + .thumb_set EXTI2_IRQHandler,Default_Handler + + .weak EXTI3_IRQHandler + .thumb_set EXTI3_IRQHandler,Default_Handler + + .weak EXTI4_IRQHandler + .thumb_set EXTI4_IRQHandler,Default_Handler + + .weak DMA1_Channel1_IRQHandler + .thumb_set DMA1_Channel1_IRQHandler,Default_Handler + + .weak DMA1_Channel2_IRQHandler + .thumb_set DMA1_Channel2_IRQHandler,Default_Handler + + .weak DMA1_Channel3_IRQHandler + .thumb_set DMA1_Channel3_IRQHandler,Default_Handler + + .weak DMA1_Channel4_IRQHandler + .thumb_set DMA1_Channel4_IRQHandler,Default_Handler + + .weak DMA1_Channel5_IRQHandler + .thumb_set DMA1_Channel5_IRQHandler,Default_Handler + + .weak DMA1_Channel6_IRQHandler + .thumb_set DMA1_Channel6_IRQHandler,Default_Handler + + .weak DMA1_Channel7_IRQHandler + .thumb_set DMA1_Channel7_IRQHandler,Default_Handler + + .weak ADC1_IRQHandler + .thumb_set ADC1_IRQHandler,Default_Handler + + .weak USB_HP_IRQHandler + .thumb_set USB_HP_IRQHandler,Default_Handler + + .weak USB_LP_IRQHandler + .thumb_set USB_LP_IRQHandler,Default_Handler + + .weak C2SEV_PWR_C2H_IRQHandler + .thumb_set C2SEV_PWR_C2H_IRQHandler,Default_Handler + + .weak COMP_IRQHandler + .thumb_set COMP_IRQHandler,Default_Handler + + .weak EXTI9_5_IRQHandler + .thumb_set EXTI9_5_IRQHandler,Default_Handler + + .weak TIM1_BRK_IRQHandler + .thumb_set TIM1_BRK_IRQHandler,Default_Handler + + .weak TIM1_UP_TIM16_IRQHandler + .thumb_set TIM1_UP_TIM16_IRQHandler,Default_Handler + + .weak TIM1_TRG_COM_TIM17_IRQHandler + .thumb_set TIM1_TRG_COM_TIM17_IRQHandler,Default_Handler + + .weak TIM1_CC_IRQHandler + .thumb_set TIM1_CC_IRQHandler,Default_Handler + + .weak TIM2_IRQHandler + .thumb_set TIM2_IRQHandler,Default_Handler + + .weak PKA_IRQHandler + .thumb_set PKA_IRQHandler,Default_Handler + + .weak I2C1_EV_IRQHandler + .thumb_set I2C1_EV_IRQHandler,Default_Handler + + .weak I2C1_ER_IRQHandler + .thumb_set I2C1_ER_IRQHandler,Default_Handler + + .weak I2C3_EV_IRQHandler + .thumb_set I2C3_EV_IRQHandler,Default_Handler + + .weak I2C3_ER_IRQHandler + .thumb_set I2C3_ER_IRQHandler,Default_Handler + + .weak SPI1_IRQHandler + .thumb_set SPI1_IRQHandler,Default_Handler + + .weak SPI2_IRQHandler + .thumb_set SPI2_IRQHandler,Default_Handler + + .weak USART1_IRQHandler + .thumb_set USART1_IRQHandler,Default_Handler + + .weak LPUART1_IRQHandler + .thumb_set LPUART1_IRQHandler,Default_Handler + + .weak TSC_IRQHandler + .thumb_set TSC_IRQHandler,Default_Handler + + .weak EXTI15_10_IRQHandler + .thumb_set EXTI15_10_IRQHandler,Default_Handler + + .weak RTC_Alarm_IRQHandler + .thumb_set RTC_Alarm_IRQHandler,Default_Handler + + .weak CRS_IRQHandler + .thumb_set CRS_IRQHandler,Default_Handler + + .weak PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + .thumb_set PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler,Default_Handler + + .weak IPCC_C1_RX_IRQHandler + .thumb_set IPCC_C1_RX_IRQHandler,Default_Handler + + .weak IPCC_C1_TX_IRQHandler + .thumb_set IPCC_C1_TX_IRQHandler,Default_Handler + + .weak HSEM_IRQHandler + .thumb_set HSEM_IRQHandler,Default_Handler + + .weak LPTIM1_IRQHandler + .thumb_set LPTIM1_IRQHandler,Default_Handler + + .weak LPTIM2_IRQHandler + .thumb_set LPTIM2_IRQHandler,Default_Handler + + .weak QUADSPI_IRQHandler + .thumb_set QUADSPI_IRQHandler,Default_Handler + + .weak AES1_IRQHandler + .thumb_set AES1_IRQHandler,Default_Handler + + .weak AES2_IRQHandler + .thumb_set AES2_IRQHandler,Default_Handler + + .weak RNG_IRQHandler + .thumb_set RNG_IRQHandler,Default_Handler + + .weak FPU_IRQHandler + .thumb_set FPU_IRQHandler,Default_Handler + + .weak DMA2_Channel1_IRQHandler + .thumb_set DMA2_Channel1_IRQHandler,Default_Handler + + .weak DMA2_Channel2_IRQHandler + .thumb_set DMA2_Channel2_IRQHandler,Default_Handler + + .weak DMA2_Channel3_IRQHandler + .thumb_set DMA2_Channel3_IRQHandler,Default_Handler + + .weak DMA2_Channel4_IRQHandler + .thumb_set DMA2_Channel4_IRQHandler,Default_Handler + + .weak DMA2_Channel5_IRQHandler + .thumb_set DMA2_Channel5_IRQHandler,Default_Handler + + .weak DMA2_Channel6_IRQHandler + .thumb_set DMA2_Channel6_IRQHandler,Default_Handler + + .weak DMA2_Channel7_IRQHandler + .thumb_set DMA2_Channel7_IRQHandler,Default_Handler + + .weak DMAMUX1_OVR_IRQHandler + .thumb_set DMAMUX1_OVR_IRQHandler,Default_Handler + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb50xx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb50xx_cm4.s new file mode 100644 index 0000000..194a4f7 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb50xx_cm4.s @@ -0,0 +1,388 @@ +/** + ****************************************************************************** + * @file startup_stm32wb50xx_cm4.s + * @author MCD Application Team + * @brief STM32WB50xx devices vector table GCC toolchain. + * This module performs: + * - Set the initial SP + * - Set the initial PC == Reset_Handler, + * - Set the vector table entries with the exceptions ISR address + * - Branches to main in the C library (which eventually + * calls main()). + * After Reset the Cortex-M4 processor is in Thread mode, + * priority is Privileged, and the Stack is set to Main. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + .syntax unified + .cpu cortex-m4 + .fpu softvfp + .thumb + +.global g_pfnVectors +.global Default_Handler + +/* start address for the initialization values of the .data section. +defined in linker script */ +.word _sidata +/* start address for the .data section. defined in linker script */ +.word _sdata +/* end address for the .data section. defined in linker script */ +.word _edata +/* start address for the .bss section. defined in linker script */ +.word _sbss +/* end address for the .bss section. defined in linker script */ +.word _ebss +/* start address for the .MB_MEM2 section. defined in linker script */ +.word _sMB_MEM2 +/* end address for the .MB_MEM2 section. defined in linker script */ +.word _eMB_MEM2 + +/* INIT_BSS macro is used to fill the specified region [start : end] with zeros */ +.macro INIT_BSS start, end + ldr r0, =\start + ldr r1, =\end + movs r3, #0 + bl LoopFillZerobss +.endm + +/* INIT_DATA macro is used to copy data in the region [start : end] starting from 'src' */ +.macro INIT_DATA start, end, src + ldr r0, =\start + ldr r1, =\end + ldr r2, =\src + movs r3, #0 + bl LoopCopyDataInit +.endm + +.section .text.data_initializers +CopyDataInit: + ldr r4, [r2, r3] + str r4, [r0, r3] + adds r3, r3, #4 + +LoopCopyDataInit: + adds r4, r0, r3 + cmp r4, r1 + bcc CopyDataInit + bx lr + +FillZerobss: + str r3, [r0] + adds r0, r0, #4 + +LoopFillZerobss: + cmp r0, r1 + bcc FillZerobss + bx lr + + .section .text.Reset_Handler + .weak Reset_Handler + .type Reset_Handler, %function +Reset_Handler: + ldr r0, =_estack + mov sp, r0 /* set stack pointer */ + +/* Copy the data segment initializers from flash to SRAM */ + INIT_DATA _sdata, _edata, _sidata + +/* Zero fill the bss segments. */ + INIT_BSS _sbss, _ebss + INIT_BSS _sMB_MEM2, _eMB_MEM2 + +/* Call the clock system intitialization function.*/ + bl SystemInit +/* Call static constructors */ + bl __libc_init_array +/* Call the application s entry point.*/ + bl main + +LoopForever: + b LoopForever + +.size Reset_Handler, .-Reset_Handler + +/** + * @brief This is the code that gets called when the processor receives an + * unexpected interrupt. This simply enters an infinite loop, preserving + * the system state for examination by a debugger. + * + * @param None + * @retval None +*/ + .section .text.Default_Handler,"ax",%progbits +Default_Handler: +Infinite_Loop: + b Infinite_Loop + .size Default_Handler, .-Default_Handler +/****************************************************************************** +* +* The minimal vector table for a Cortex-M4. Note that the proper constructs +* must be placed on this to ensure that it ends up at physical address +* 0x0000.0000. +* +******************************************************************************/ + .section .isr_vector,"a",%progbits + .type g_pfnVectors, %object + .size g_pfnVectors, .-g_pfnVectors + + +g_pfnVectors: + .word _estack + .word Reset_Handler + .word NMI_Handler + .word HardFault_Handler + .word MemManage_Handler + .word BusFault_Handler + .word UsageFault_Handler + .word 0 + .word 0 + .word 0 + .word 0 + .word SVC_Handler + .word DebugMon_Handler + .word 0 + .word PendSV_Handler + .word SysTick_Handler + .word WWDG_IRQHandler + .word PVD_PVM_IRQHandler + .word TAMP_STAMP_LSECSS_IRQHandler + .word RTC_WKUP_IRQHandler + .word FLASH_IRQHandler + .word RCC_IRQHandler + .word EXTI0_IRQHandler + .word EXTI1_IRQHandler + .word EXTI2_IRQHandler + .word EXTI3_IRQHandler + .word EXTI4_IRQHandler + .word DMA1_Channel1_IRQHandler + .word DMA1_Channel2_IRQHandler + .word DMA1_Channel3_IRQHandler + .word DMA1_Channel4_IRQHandler + .word DMA1_Channel5_IRQHandler + .word DMA1_Channel6_IRQHandler + .word DMA1_Channel7_IRQHandler + .word ADC1_IRQHandler + .word 0 + .word 0 + .word C2SEV_PWR_C2H_IRQHandler + .word 0 + .word EXTI9_5_IRQHandler + .word TIM1_BRK_IRQHandler + .word TIM1_UP_TIM16_IRQHandler + .word TIM1_TRG_COM_TIM17_IRQHandler + .word TIM1_CC_IRQHandler + .word TIM2_IRQHandler + .word PKA_IRQHandler + .word I2C1_EV_IRQHandler + .word I2C1_ER_IRQHandler + .word 0 + .word 0 + .word SPI1_IRQHandler + .word 0 + .word USART1_IRQHandler + .word LPUART1_IRQHandler + .word 0 + .word TSC_IRQHandler + .word EXTI15_10_IRQHandler + .word RTC_Alarm_IRQHandler + .word 0 + .word PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + .word IPCC_C1_RX_IRQHandler + .word IPCC_C1_TX_IRQHandler + .word HSEM_IRQHandler + .word LPTIM1_IRQHandler + .word LPTIM2_IRQHandler + .word 0 + .word 0 + .word 0 + .word AES2_IRQHandler + .word RNG_IRQHandler + .word FPU_IRQHandler + .word 0 + .word 0 + .word 0 + .word 0 + .word 0 + .word 0 + .word 0 + .word DMAMUX1_OVR_IRQHandler + +/******************************************************************************* +* +* Provide weak aliases for each Exception handler to the Default_Handler. +* As they are weak aliases, any function with the same name will override +* this definition. +* +*******************************************************************************/ + .weak NMI_Handler + .thumb_set NMI_Handler,Default_Handler + + .weak HardFault_Handler + .thumb_set HardFault_Handler,Default_Handler + + .weak MemManage_Handler + .thumb_set MemManage_Handler,Default_Handler + + .weak BusFault_Handler + .thumb_set BusFault_Handler,Default_Handler + + .weak UsageFault_Handler + .thumb_set UsageFault_Handler,Default_Handler + + .weak SVC_Handler + .thumb_set SVC_Handler,Default_Handler + + .weak DebugMon_Handler + .thumb_set DebugMon_Handler,Default_Handler + + .weak PendSV_Handler + .thumb_set PendSV_Handler,Default_Handler + + .weak SysTick_Handler + .thumb_set SysTick_Handler,Default_Handler + + .weak WWDG_IRQHandler + .thumb_set WWDG_IRQHandler,Default_Handler + + .weak PVD_PVM_IRQHandler + .thumb_set PVD_PVM_IRQHandler,Default_Handler + + .weak TAMP_STAMP_LSECSS_IRQHandler + .thumb_set TAMP_STAMP_LSECSS_IRQHandler,Default_Handler + + .weak RTC_WKUP_IRQHandler + .thumb_set RTC_WKUP_IRQHandler,Default_Handler + + .weak FLASH_IRQHandler + .thumb_set FLASH_IRQHandler,Default_Handler + + .weak RCC_IRQHandler + .thumb_set RCC_IRQHandler,Default_Handler + + .weak EXTI0_IRQHandler + .thumb_set EXTI0_IRQHandler,Default_Handler + + .weak EXTI1_IRQHandler + .thumb_set EXTI1_IRQHandler,Default_Handler + + .weak EXTI2_IRQHandler + .thumb_set EXTI2_IRQHandler,Default_Handler + + .weak EXTI3_IRQHandler + .thumb_set EXTI3_IRQHandler,Default_Handler + + .weak EXTI4_IRQHandler + .thumb_set EXTI4_IRQHandler,Default_Handler + + .weak DMA1_Channel1_IRQHandler + .thumb_set DMA1_Channel1_IRQHandler,Default_Handler + + .weak DMA1_Channel2_IRQHandler + .thumb_set DMA1_Channel2_IRQHandler,Default_Handler + + .weak DMA1_Channel3_IRQHandler + .thumb_set DMA1_Channel3_IRQHandler,Default_Handler + + .weak DMA1_Channel4_IRQHandler + .thumb_set DMA1_Channel4_IRQHandler,Default_Handler + + .weak DMA1_Channel5_IRQHandler + .thumb_set DMA1_Channel5_IRQHandler,Default_Handler + + .weak DMA1_Channel6_IRQHandler + .thumb_set DMA1_Channel6_IRQHandler,Default_Handler + + .weak DMA1_Channel7_IRQHandler + .thumb_set DMA1_Channel7_IRQHandler,Default_Handler + + .weak ADC1_IRQHandler + .thumb_set ADC1_IRQHandler,Default_Handler + + .weak C2SEV_PWR_C2H_IRQHandler + .thumb_set C2SEV_PWR_C2H_IRQHandler,Default_Handler + + .weak EXTI9_5_IRQHandler + .thumb_set EXTI9_5_IRQHandler,Default_Handler + + .weak TIM1_BRK_IRQHandler + .thumb_set TIM1_BRK_IRQHandler,Default_Handler + + .weak TIM1_UP_TIM16_IRQHandler + .thumb_set TIM1_UP_TIM16_IRQHandler,Default_Handler + + .weak TIM1_TRG_COM_TIM17_IRQHandler + .thumb_set TIM1_TRG_COM_TIM17_IRQHandler,Default_Handler + + .weak TIM1_CC_IRQHandler + .thumb_set TIM1_CC_IRQHandler,Default_Handler + + .weak TIM2_IRQHandler + .thumb_set TIM2_IRQHandler,Default_Handler + + .weak PKA_IRQHandler + .thumb_set PKA_IRQHandler,Default_Handler + + .weak I2C1_EV_IRQHandler + .thumb_set I2C1_EV_IRQHandler,Default_Handler + + .weak I2C1_ER_IRQHandler + .thumb_set I2C1_ER_IRQHandler,Default_Handler + + .weak SPI1_IRQHandler + .thumb_set SPI1_IRQHandler,Default_Handler + + .weak USART1_IRQHandler + .thumb_set USART1_IRQHandler,Default_Handler + + .weak TSC_IRQHandler + .thumb_set TSC_IRQHandler,Default_Handler + + .weak EXTI15_10_IRQHandler + .thumb_set EXTI15_10_IRQHandler,Default_Handler + + .weak RTC_Alarm_IRQHandler + .thumb_set RTC_Alarm_IRQHandler,Default_Handler + + .weak PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + .thumb_set PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler,Default_Handler + + .weak IPCC_C1_RX_IRQHandler + .thumb_set IPCC_C1_RX_IRQHandler,Default_Handler + + .weak IPCC_C1_TX_IRQHandler + .thumb_set IPCC_C1_TX_IRQHandler,Default_Handler + + .weak HSEM_IRQHandler + .thumb_set HSEM_IRQHandler,Default_Handler + + .weak LPTIM1_IRQHandler + .thumb_set LPTIM1_IRQHandler,Default_Handler + + .weak LPTIM2_IRQHandler + .thumb_set LPTIM2_IRQHandler,Default_Handler + + .weak AES2_IRQHandler + .thumb_set AES2_IRQHandler,Default_Handler + + .weak RNG_IRQHandler + .thumb_set RNG_IRQHandler,Default_Handler + + .weak FPU_IRQHandler + .thumb_set FPU_IRQHandler,Default_Handler + + .weak DMAMUX1_OVR_IRQHandler + .thumb_set DMAMUX1_OVR_IRQHandler,Default_Handler + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb55xx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb55xx_cm4.s new file mode 100644 index 0000000..f79eec1 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb55xx_cm4.s @@ -0,0 +1,445 @@ +/** + ****************************************************************************** + * @file startup_stm32wb55xx_cm4.s + * @author MCD Application Team + * @brief STM32WB55xx devices vector table GCC toolchain. + * This module performs: + * - Set the initial SP + * - Set the initial PC == Reset_Handler, + * - Set the vector table entries with the exceptions ISR address + * - Branches to main in the C library (which eventually + * calls main()). + * After Reset the Cortex-M4 processor is in Thread mode, + * priority is Privileged, and the Stack is set to Main. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + .syntax unified + .cpu cortex-m4 + .fpu softvfp + .thumb + +.global g_pfnVectors +.global Default_Handler + +/* start address for the initialization values of the .data section. +defined in linker script */ +.word _sidata +/* start address for the .data section. defined in linker script */ +.word _sdata +/* end address for the .data section. defined in linker script */ +.word _edata +/* start address for the .bss section. defined in linker script */ +.word _sbss +/* end address for the .bss section. defined in linker script */ +.word _ebss +/* start address for the .MB_MEM2 section. defined in linker script */ +.word _sMB_MEM2 +/* end address for the .MB_MEM2 section. defined in linker script */ +.word _eMB_MEM2 + +/* INIT_BSS macro is used to fill the specified region [start : end] with zeros */ +.macro INIT_BSS start, end + ldr r0, =\start + ldr r1, =\end + movs r3, #0 + bl LoopFillZerobss +.endm + +/* INIT_DATA macro is used to copy data in the region [start : end] starting from 'src' */ +.macro INIT_DATA start, end, src + ldr r0, =\start + ldr r1, =\end + ldr r2, =\src + movs r3, #0 + bl LoopCopyDataInit +.endm + +.section .text.data_initializers +CopyDataInit: + ldr r4, [r2, r3] + str r4, [r0, r3] + adds r3, r3, #4 + +LoopCopyDataInit: + adds r4, r0, r3 + cmp r4, r1 + bcc CopyDataInit + bx lr + +FillZerobss: + str r3, [r0] + adds r0, r0, #4 + +LoopFillZerobss: + cmp r0, r1 + bcc FillZerobss + bx lr + + .section .text.Reset_Handler + .weak Reset_Handler + .type Reset_Handler, %function +Reset_Handler: + ldr r0, =_estack + mov sp, r0 /* set stack pointer */ + +/* Copy the data segment initializers from flash to SRAM */ + INIT_DATA _sdata, _edata, _sidata + +/* Zero fill the bss segments. */ + INIT_BSS _sbss, _ebss + INIT_BSS _sMB_MEM2, _eMB_MEM2 + +/* Call the clock system intitialization function.*/ + bl SystemInit +/* Call static constructors */ + bl __libc_init_array +/* Call the application s entry point.*/ + bl main + +LoopForever: + b LoopForever + +.size Reset_Handler, .-Reset_Handler + +/** + * @brief This is the code that gets called when the processor receives an + * unexpected interrupt. This simply enters an infinite loop, preserving + * the system state for examination by a debugger. + * + * @param None + * @retval None +*/ + .section .text.Default_Handler,"ax",%progbits +Default_Handler: +Infinite_Loop: + b Infinite_Loop + .size Default_Handler, .-Default_Handler +/****************************************************************************** +* +* The minimal vector table for a Cortex-M4. Note that the proper constructs +* must be placed on this to ensure that it ends up at physical address +* 0x0000.0000. +* +******************************************************************************/ + .section .isr_vector,"a",%progbits + .type g_pfnVectors, %object + .size g_pfnVectors, .-g_pfnVectors + + +g_pfnVectors: + .word _estack + .word Reset_Handler + .word NMI_Handler + .word HardFault_Handler + .word MemManage_Handler + .word BusFault_Handler + .word UsageFault_Handler + .word 0 + .word 0 + .word 0 + .word 0 + .word SVC_Handler + .word DebugMon_Handler + .word 0 + .word PendSV_Handler + .word SysTick_Handler + .word WWDG_IRQHandler + .word PVD_PVM_IRQHandler + .word TAMP_STAMP_LSECSS_IRQHandler + .word RTC_WKUP_IRQHandler + .word FLASH_IRQHandler + .word RCC_IRQHandler + .word EXTI0_IRQHandler + .word EXTI1_IRQHandler + .word EXTI2_IRQHandler + .word EXTI3_IRQHandler + .word EXTI4_IRQHandler + .word DMA1_Channel1_IRQHandler + .word DMA1_Channel2_IRQHandler + .word DMA1_Channel3_IRQHandler + .word DMA1_Channel4_IRQHandler + .word DMA1_Channel5_IRQHandler + .word DMA1_Channel6_IRQHandler + .word DMA1_Channel7_IRQHandler + .word ADC1_IRQHandler + .word USB_HP_IRQHandler + .word USB_LP_IRQHandler + .word C2SEV_PWR_C2H_IRQHandler + .word COMP_IRQHandler + .word EXTI9_5_IRQHandler + .word TIM1_BRK_IRQHandler + .word TIM1_UP_TIM16_IRQHandler + .word TIM1_TRG_COM_TIM17_IRQHandler + .word TIM1_CC_IRQHandler + .word TIM2_IRQHandler + .word PKA_IRQHandler + .word I2C1_EV_IRQHandler + .word I2C1_ER_IRQHandler + .word I2C3_EV_IRQHandler + .word I2C3_ER_IRQHandler + .word SPI1_IRQHandler + .word SPI2_IRQHandler + .word USART1_IRQHandler + .word LPUART1_IRQHandler + .word SAI1_IRQHandler + .word TSC_IRQHandler + .word EXTI15_10_IRQHandler + .word RTC_Alarm_IRQHandler + .word CRS_IRQHandler + .word PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + .word IPCC_C1_RX_IRQHandler + .word IPCC_C1_TX_IRQHandler + .word HSEM_IRQHandler + .word LPTIM1_IRQHandler + .word LPTIM2_IRQHandler + .word LCD_IRQHandler + .word QUADSPI_IRQHandler + .word AES1_IRQHandler + .word AES2_IRQHandler + .word RNG_IRQHandler + .word FPU_IRQHandler + .word DMA2_Channel1_IRQHandler + .word DMA2_Channel2_IRQHandler + .word DMA2_Channel3_IRQHandler + .word DMA2_Channel4_IRQHandler + .word DMA2_Channel5_IRQHandler + .word DMA2_Channel6_IRQHandler + .word DMA2_Channel7_IRQHandler + .word DMAMUX1_OVR_IRQHandler + +/******************************************************************************* +* +* Provide weak aliases for each Exception handler to the Default_Handler. +* As they are weak aliases, any function with the same name will override +* this definition. +* +*******************************************************************************/ + .weak NMI_Handler + .thumb_set NMI_Handler,Default_Handler + + .weak HardFault_Handler + .thumb_set HardFault_Handler,Default_Handler + + .weak MemManage_Handler + .thumb_set MemManage_Handler,Default_Handler + + .weak BusFault_Handler + .thumb_set BusFault_Handler,Default_Handler + + .weak UsageFault_Handler + .thumb_set UsageFault_Handler,Default_Handler + + .weak SVC_Handler + .thumb_set SVC_Handler,Default_Handler + + .weak DebugMon_Handler + .thumb_set DebugMon_Handler,Default_Handler + + .weak PendSV_Handler + .thumb_set PendSV_Handler,Default_Handler + + .weak SysTick_Handler + .thumb_set SysTick_Handler,Default_Handler + + .weak WWDG_IRQHandler + .thumb_set WWDG_IRQHandler,Default_Handler + + .weak PVD_PVM_IRQHandler + .thumb_set PVD_PVM_IRQHandler,Default_Handler + + .weak TAMP_STAMP_LSECSS_IRQHandler + .thumb_set TAMP_STAMP_LSECSS_IRQHandler,Default_Handler + + .weak RTC_WKUP_IRQHandler + .thumb_set RTC_WKUP_IRQHandler,Default_Handler + + .weak FLASH_IRQHandler + .thumb_set FLASH_IRQHandler,Default_Handler + + .weak RCC_IRQHandler + .thumb_set RCC_IRQHandler,Default_Handler + + .weak EXTI0_IRQHandler + .thumb_set EXTI0_IRQHandler,Default_Handler + + .weak EXTI1_IRQHandler + .thumb_set EXTI1_IRQHandler,Default_Handler + + .weak EXTI2_IRQHandler + .thumb_set EXTI2_IRQHandler,Default_Handler + + .weak EXTI3_IRQHandler + .thumb_set EXTI3_IRQHandler,Default_Handler + + .weak EXTI4_IRQHandler + .thumb_set EXTI4_IRQHandler,Default_Handler + + .weak DMA1_Channel1_IRQHandler + .thumb_set DMA1_Channel1_IRQHandler,Default_Handler + + .weak DMA1_Channel2_IRQHandler + .thumb_set DMA1_Channel2_IRQHandler,Default_Handler + + .weak DMA1_Channel3_IRQHandler + .thumb_set DMA1_Channel3_IRQHandler,Default_Handler + + .weak DMA1_Channel4_IRQHandler + .thumb_set DMA1_Channel4_IRQHandler,Default_Handler + + .weak DMA1_Channel5_IRQHandler + .thumb_set DMA1_Channel5_IRQHandler,Default_Handler + + .weak DMA1_Channel6_IRQHandler + .thumb_set DMA1_Channel6_IRQHandler,Default_Handler + + .weak DMA1_Channel7_IRQHandler + .thumb_set DMA1_Channel7_IRQHandler,Default_Handler + + .weak ADC1_IRQHandler + .thumb_set ADC1_IRQHandler,Default_Handler + + .weak USB_HP_IRQHandler + .thumb_set USB_HP_IRQHandler,Default_Handler + + .weak USB_LP_IRQHandler + .thumb_set USB_LP_IRQHandler,Default_Handler + + .weak C2SEV_PWR_C2H_IRQHandler + .thumb_set C2SEV_PWR_C2H_IRQHandler,Default_Handler + + .weak COMP_IRQHandler + .thumb_set COMP_IRQHandler,Default_Handler + + .weak EXTI9_5_IRQHandler + .thumb_set EXTI9_5_IRQHandler,Default_Handler + + .weak TIM1_BRK_IRQHandler + .thumb_set TIM1_BRK_IRQHandler,Default_Handler + + .weak TIM1_UP_TIM16_IRQHandler + .thumb_set TIM1_UP_TIM16_IRQHandler,Default_Handler + + .weak TIM1_TRG_COM_TIM17_IRQHandler + .thumb_set TIM1_TRG_COM_TIM17_IRQHandler,Default_Handler + + .weak TIM1_CC_IRQHandler + .thumb_set TIM1_CC_IRQHandler,Default_Handler + + .weak TIM2_IRQHandler + .thumb_set TIM2_IRQHandler,Default_Handler + + .weak PKA_IRQHandler + .thumb_set PKA_IRQHandler,Default_Handler + + .weak I2C1_EV_IRQHandler + .thumb_set I2C1_EV_IRQHandler,Default_Handler + + .weak I2C1_ER_IRQHandler + .thumb_set I2C1_ER_IRQHandler,Default_Handler + + .weak I2C3_EV_IRQHandler + .thumb_set I2C3_EV_IRQHandler,Default_Handler + + .weak I2C3_ER_IRQHandler + .thumb_set I2C3_ER_IRQHandler,Default_Handler + + .weak SPI1_IRQHandler + .thumb_set SPI1_IRQHandler,Default_Handler + + .weak SPI2_IRQHandler + .thumb_set SPI2_IRQHandler,Default_Handler + + .weak USART1_IRQHandler + .thumb_set USART1_IRQHandler,Default_Handler + + .weak LPUART1_IRQHandler + .thumb_set LPUART1_IRQHandler,Default_Handler + + .weak SAI1_IRQHandler + .thumb_set SAI1_IRQHandler,Default_Handler + + .weak TSC_IRQHandler + .thumb_set TSC_IRQHandler,Default_Handler + + .weak EXTI15_10_IRQHandler + .thumb_set EXTI15_10_IRQHandler,Default_Handler + + .weak RTC_Alarm_IRQHandler + .thumb_set RTC_Alarm_IRQHandler,Default_Handler + + .weak CRS_IRQHandler + .thumb_set CRS_IRQHandler,Default_Handler + + .weak PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + .thumb_set PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler,Default_Handler + + .weak IPCC_C1_RX_IRQHandler + .thumb_set IPCC_C1_RX_IRQHandler,Default_Handler + + .weak IPCC_C1_TX_IRQHandler + .thumb_set IPCC_C1_TX_IRQHandler,Default_Handler + + .weak HSEM_IRQHandler + .thumb_set HSEM_IRQHandler,Default_Handler + + .weak LPTIM1_IRQHandler + .thumb_set LPTIM1_IRQHandler,Default_Handler + + .weak LPTIM2_IRQHandler + .thumb_set LPTIM2_IRQHandler,Default_Handler + + .weak LCD_IRQHandler + .thumb_set LCD_IRQHandler,Default_Handler + + .weak QUADSPI_IRQHandler + .thumb_set QUADSPI_IRQHandler,Default_Handler + + .weak AES1_IRQHandler + .thumb_set AES1_IRQHandler,Default_Handler + + .weak AES2_IRQHandler + .thumb_set AES2_IRQHandler,Default_Handler + + .weak RNG_IRQHandler + .thumb_set RNG_IRQHandler,Default_Handler + + .weak FPU_IRQHandler + .thumb_set FPU_IRQHandler,Default_Handler + + .weak DMA2_Channel1_IRQHandler + .thumb_set DMA2_Channel1_IRQHandler,Default_Handler + + .weak DMA2_Channel2_IRQHandler + .thumb_set DMA2_Channel2_IRQHandler,Default_Handler + + .weak DMA2_Channel3_IRQHandler + .thumb_set DMA2_Channel3_IRQHandler,Default_Handler + + .weak DMA2_Channel4_IRQHandler + .thumb_set DMA2_Channel4_IRQHandler,Default_Handler + + .weak DMA2_Channel5_IRQHandler + .thumb_set DMA2_Channel5_IRQHandler,Default_Handler + + .weak DMA2_Channel6_IRQHandler + .thumb_set DMA2_Channel6_IRQHandler,Default_Handler + + .weak DMA2_Channel7_IRQHandler + .thumb_set DMA2_Channel7_IRQHandler,Default_Handler + + .weak DMAMUX1_OVR_IRQHandler + .thumb_set DMAMUX1_OVR_IRQHandler,Default_Handler + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb5mxx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb5mxx_cm4.s new file mode 100644 index 0000000..3dd0441 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/startup_stm32wb5mxx_cm4.s @@ -0,0 +1,445 @@ +/** + ****************************************************************************** + * @file startup_stm32wb5mxx_cm4.s + * @author MCD Application Team + * @brief STM32WB5Mxx devices vector table GCC toolchain. + * This module performs: + * - Set the initial SP + * - Set the initial PC == Reset_Handler, + * - Set the vector table entries with the exceptions ISR address + * - Branches to main in the C library (which eventually + * calls main()). + * After Reset the Cortex-M4 processor is in Thread mode, + * priority is Privileged, and the Stack is set to Main. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + .syntax unified + .cpu cortex-m4 + .fpu softvfp + .thumb + +.global g_pfnVectors +.global Default_Handler + +/* start address for the initialization values of the .data section. +defined in linker script */ +.word _sidata +/* start address for the .data section. defined in linker script */ +.word _sdata +/* end address for the .data section. defined in linker script */ +.word _edata +/* start address for the .bss section. defined in linker script */ +.word _sbss +/* end address for the .bss section. defined in linker script */ +.word _ebss +/* start address for the .MB_MEM2 section. defined in linker script */ +.word _sMB_MEM2 +/* end address for the .MB_MEM2 section. defined in linker script */ +.word _eMB_MEM2 + +/* INIT_BSS macro is used to fill the specified region [start : end] with zeros */ +.macro INIT_BSS start, end + ldr r0, =\start + ldr r1, =\end + movs r3, #0 + bl LoopFillZerobss +.endm + +/* INIT_DATA macro is used to copy data in the region [start : end] starting from 'src' */ +.macro INIT_DATA start, end, src + ldr r0, =\start + ldr r1, =\end + ldr r2, =\src + movs r3, #0 + bl LoopCopyDataInit +.endm + +.section .text.data_initializers +CopyDataInit: + ldr r4, [r2, r3] + str r4, [r0, r3] + adds r3, r3, #4 + +LoopCopyDataInit: + adds r4, r0, r3 + cmp r4, r1 + bcc CopyDataInit + bx lr + +FillZerobss: + str r3, [r0] + adds r0, r0, #4 + +LoopFillZerobss: + cmp r0, r1 + bcc FillZerobss + bx lr + + .section .text.Reset_Handler + .weak Reset_Handler + .type Reset_Handler, %function +Reset_Handler: + ldr r0, =_estack + mov sp, r0 /* set stack pointer */ + +/* Copy the data segment initializers from flash to SRAM */ + INIT_DATA _sdata, _edata, _sidata + +/* Zero fill the bss segments. */ + INIT_BSS _sbss, _ebss + INIT_BSS _sMB_MEM2, _eMB_MEM2 + +/* Call the clock system intitialization function.*/ + bl SystemInit +/* Call static constructors */ + bl __libc_init_array +/* Call the application s entry point.*/ + bl main + +LoopForever: + b LoopForever + +.size Reset_Handler, .-Reset_Handler + +/** + * @brief This is the code that gets called when the processor receives an + * unexpected interrupt. This simply enters an infinite loop, preserving + * the system state for examination by a debugger. + * + * @param None + * @retval None +*/ + .section .text.Default_Handler,"ax",%progbits +Default_Handler: +Infinite_Loop: + b Infinite_Loop + .size Default_Handler, .-Default_Handler +/****************************************************************************** +* +* The minimal vector table for a Cortex-M4. Note that the proper constructs +* must be placed on this to ensure that it ends up at physical address +* 0x0000.0000. +* +******************************************************************************/ + .section .isr_vector,"a",%progbits + .type g_pfnVectors, %object + .size g_pfnVectors, .-g_pfnVectors + + +g_pfnVectors: + .word _estack + .word Reset_Handler + .word NMI_Handler + .word HardFault_Handler + .word MemManage_Handler + .word BusFault_Handler + .word UsageFault_Handler + .word 0 + .word 0 + .word 0 + .word 0 + .word SVC_Handler + .word DebugMon_Handler + .word 0 + .word PendSV_Handler + .word SysTick_Handler + .word WWDG_IRQHandler + .word PVD_PVM_IRQHandler + .word TAMP_STAMP_LSECSS_IRQHandler + .word RTC_WKUP_IRQHandler + .word FLASH_IRQHandler + .word RCC_IRQHandler + .word EXTI0_IRQHandler + .word EXTI1_IRQHandler + .word EXTI2_IRQHandler + .word EXTI3_IRQHandler + .word EXTI4_IRQHandler + .word DMA1_Channel1_IRQHandler + .word DMA1_Channel2_IRQHandler + .word DMA1_Channel3_IRQHandler + .word DMA1_Channel4_IRQHandler + .word DMA1_Channel5_IRQHandler + .word DMA1_Channel6_IRQHandler + .word DMA1_Channel7_IRQHandler + .word ADC1_IRQHandler + .word USB_HP_IRQHandler + .word USB_LP_IRQHandler + .word C2SEV_PWR_C2H_IRQHandler + .word COMP_IRQHandler + .word EXTI9_5_IRQHandler + .word TIM1_BRK_IRQHandler + .word TIM1_UP_TIM16_IRQHandler + .word TIM1_TRG_COM_TIM17_IRQHandler + .word TIM1_CC_IRQHandler + .word TIM2_IRQHandler + .word PKA_IRQHandler + .word I2C1_EV_IRQHandler + .word I2C1_ER_IRQHandler + .word I2C3_EV_IRQHandler + .word I2C3_ER_IRQHandler + .word SPI1_IRQHandler + .word SPI2_IRQHandler + .word USART1_IRQHandler + .word LPUART1_IRQHandler + .word SAI1_IRQHandler + .word TSC_IRQHandler + .word EXTI15_10_IRQHandler + .word RTC_Alarm_IRQHandler + .word CRS_IRQHandler + .word PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + .word IPCC_C1_RX_IRQHandler + .word IPCC_C1_TX_IRQHandler + .word HSEM_IRQHandler + .word LPTIM1_IRQHandler + .word LPTIM2_IRQHandler + .word LCD_IRQHandler + .word QUADSPI_IRQHandler + .word AES1_IRQHandler + .word AES2_IRQHandler + .word RNG_IRQHandler + .word FPU_IRQHandler + .word DMA2_Channel1_IRQHandler + .word DMA2_Channel2_IRQHandler + .word DMA2_Channel3_IRQHandler + .word DMA2_Channel4_IRQHandler + .word DMA2_Channel5_IRQHandler + .word DMA2_Channel6_IRQHandler + .word DMA2_Channel7_IRQHandler + .word DMAMUX1_OVR_IRQHandler + +/******************************************************************************* +* +* Provide weak aliases for each Exception handler to the Default_Handler. +* As they are weak aliases, any function with the same name will override +* this definition. +* +*******************************************************************************/ + .weak NMI_Handler + .thumb_set NMI_Handler,Default_Handler + + .weak HardFault_Handler + .thumb_set HardFault_Handler,Default_Handler + + .weak MemManage_Handler + .thumb_set MemManage_Handler,Default_Handler + + .weak BusFault_Handler + .thumb_set BusFault_Handler,Default_Handler + + .weak UsageFault_Handler + .thumb_set UsageFault_Handler,Default_Handler + + .weak SVC_Handler + .thumb_set SVC_Handler,Default_Handler + + .weak DebugMon_Handler + .thumb_set DebugMon_Handler,Default_Handler + + .weak PendSV_Handler + .thumb_set PendSV_Handler,Default_Handler + + .weak SysTick_Handler + .thumb_set SysTick_Handler,Default_Handler + + .weak WWDG_IRQHandler + .thumb_set WWDG_IRQHandler,Default_Handler + + .weak PVD_PVM_IRQHandler + .thumb_set PVD_PVM_IRQHandler,Default_Handler + + .weak TAMP_STAMP_LSECSS_IRQHandler + .thumb_set TAMP_STAMP_LSECSS_IRQHandler,Default_Handler + + .weak RTC_WKUP_IRQHandler + .thumb_set RTC_WKUP_IRQHandler,Default_Handler + + .weak FLASH_IRQHandler + .thumb_set FLASH_IRQHandler,Default_Handler + + .weak RCC_IRQHandler + .thumb_set RCC_IRQHandler,Default_Handler + + .weak EXTI0_IRQHandler + .thumb_set EXTI0_IRQHandler,Default_Handler + + .weak EXTI1_IRQHandler + .thumb_set EXTI1_IRQHandler,Default_Handler + + .weak EXTI2_IRQHandler + .thumb_set EXTI2_IRQHandler,Default_Handler + + .weak EXTI3_IRQHandler + .thumb_set EXTI3_IRQHandler,Default_Handler + + .weak EXTI4_IRQHandler + .thumb_set EXTI4_IRQHandler,Default_Handler + + .weak DMA1_Channel1_IRQHandler + .thumb_set DMA1_Channel1_IRQHandler,Default_Handler + + .weak DMA1_Channel2_IRQHandler + .thumb_set DMA1_Channel2_IRQHandler,Default_Handler + + .weak DMA1_Channel3_IRQHandler + .thumb_set DMA1_Channel3_IRQHandler,Default_Handler + + .weak DMA1_Channel4_IRQHandler + .thumb_set DMA1_Channel4_IRQHandler,Default_Handler + + .weak DMA1_Channel5_IRQHandler + .thumb_set DMA1_Channel5_IRQHandler,Default_Handler + + .weak DMA1_Channel6_IRQHandler + .thumb_set DMA1_Channel6_IRQHandler,Default_Handler + + .weak DMA1_Channel7_IRQHandler + .thumb_set DMA1_Channel7_IRQHandler,Default_Handler + + .weak ADC1_IRQHandler + .thumb_set ADC1_IRQHandler,Default_Handler + + .weak USB_HP_IRQHandler + .thumb_set USB_HP_IRQHandler,Default_Handler + + .weak USB_LP_IRQHandler + .thumb_set USB_LP_IRQHandler,Default_Handler + + .weak C2SEV_PWR_C2H_IRQHandler + .thumb_set C2SEV_PWR_C2H_IRQHandler,Default_Handler + + .weak COMP_IRQHandler + .thumb_set COMP_IRQHandler,Default_Handler + + .weak EXTI9_5_IRQHandler + .thumb_set EXTI9_5_IRQHandler,Default_Handler + + .weak TIM1_BRK_IRQHandler + .thumb_set TIM1_BRK_IRQHandler,Default_Handler + + .weak TIM1_UP_TIM16_IRQHandler + .thumb_set TIM1_UP_TIM16_IRQHandler,Default_Handler + + .weak TIM1_TRG_COM_TIM17_IRQHandler + .thumb_set TIM1_TRG_COM_TIM17_IRQHandler,Default_Handler + + .weak TIM1_CC_IRQHandler + .thumb_set TIM1_CC_IRQHandler,Default_Handler + + .weak TIM2_IRQHandler + .thumb_set TIM2_IRQHandler,Default_Handler + + .weak PKA_IRQHandler + .thumb_set PKA_IRQHandler,Default_Handler + + .weak I2C1_EV_IRQHandler + .thumb_set I2C1_EV_IRQHandler,Default_Handler + + .weak I2C1_ER_IRQHandler + .thumb_set I2C1_ER_IRQHandler,Default_Handler + + .weak I2C3_EV_IRQHandler + .thumb_set I2C3_EV_IRQHandler,Default_Handler + + .weak I2C3_ER_IRQHandler + .thumb_set I2C3_ER_IRQHandler,Default_Handler + + .weak SPI1_IRQHandler + .thumb_set SPI1_IRQHandler,Default_Handler + + .weak SPI2_IRQHandler + .thumb_set SPI2_IRQHandler,Default_Handler + + .weak USART1_IRQHandler + .thumb_set USART1_IRQHandler,Default_Handler + + .weak LPUART1_IRQHandler + .thumb_set LPUART1_IRQHandler,Default_Handler + + .weak SAI1_IRQHandler + .thumb_set SAI1_IRQHandler,Default_Handler + + .weak TSC_IRQHandler + .thumb_set TSC_IRQHandler,Default_Handler + + .weak EXTI15_10_IRQHandler + .thumb_set EXTI15_10_IRQHandler,Default_Handler + + .weak RTC_Alarm_IRQHandler + .thumb_set RTC_Alarm_IRQHandler,Default_Handler + + .weak CRS_IRQHandler + .thumb_set CRS_IRQHandler,Default_Handler + + .weak PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + .thumb_set PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler,Default_Handler + + .weak IPCC_C1_RX_IRQHandler + .thumb_set IPCC_C1_RX_IRQHandler,Default_Handler + + .weak IPCC_C1_TX_IRQHandler + .thumb_set IPCC_C1_TX_IRQHandler,Default_Handler + + .weak HSEM_IRQHandler + .thumb_set HSEM_IRQHandler,Default_Handler + + .weak LPTIM1_IRQHandler + .thumb_set LPTIM1_IRQHandler,Default_Handler + + .weak LPTIM2_IRQHandler + .thumb_set LPTIM2_IRQHandler,Default_Handler + + .weak LCD_IRQHandler + .thumb_set LCD_IRQHandler,Default_Handler + + .weak QUADSPI_IRQHandler + .thumb_set QUADSPI_IRQHandler,Default_Handler + + .weak AES1_IRQHandler + .thumb_set AES1_IRQHandler,Default_Handler + + .weak AES2_IRQHandler + .thumb_set AES2_IRQHandler,Default_Handler + + .weak RNG_IRQHandler + .thumb_set RNG_IRQHandler,Default_Handler + + .weak FPU_IRQHandler + .thumb_set FPU_IRQHandler,Default_Handler + + .weak DMA2_Channel1_IRQHandler + .thumb_set DMA2_Channel1_IRQHandler,Default_Handler + + .weak DMA2_Channel2_IRQHandler + .thumb_set DMA2_Channel2_IRQHandler,Default_Handler + + .weak DMA2_Channel3_IRQHandler + .thumb_set DMA2_Channel3_IRQHandler,Default_Handler + + .weak DMA2_Channel4_IRQHandler + .thumb_set DMA2_Channel4_IRQHandler,Default_Handler + + .weak DMA2_Channel5_IRQHandler + .thumb_set DMA2_Channel5_IRQHandler,Default_Handler + + .weak DMA2_Channel6_IRQHandler + .thumb_set DMA2_Channel6_IRQHandler,Default_Handler + + .weak DMA2_Channel7_IRQHandler + .thumb_set DMA2_Channel7_IRQHandler,Default_Handler + + .weak DMAMUX1_OVR_IRQHandler + .thumb_set DMAMUX1_OVR_IRQHandler,Default_Handler + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb30xx_flash_cm4.icf b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb30xx_flash_cm4.icf new file mode 100644 index 0000000..8f3317a --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb30xx_flash_cm4.icf @@ -0,0 +1,40 @@ +/*###ICF### Section handled by ICF editor, don't touch! ****/ +/*-Editor annotation file-*/ +/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */ +/*-Specials-*/ +define symbol __ICFEDIT_intvec_start__ = 0x08000000; +/*-Memory Regions-*/ +/***** FLASH Part dedicated to M4 *****/ +define symbol __ICFEDIT_region_ROM_start__ = 0x08000000; +define symbol __ICFEDIT_region_ROM_end__ = 0x0803FFFF; +define symbol __ICFEDIT_region_RAM_start__ = 0x20000004; +define symbol __ICFEDIT_region_RAM_end__ = 0x20007FFF; +/*-Sizes-*/ +define symbol __ICFEDIT_size_cstack__ = 0x1000; +define symbol __ICFEDIT_size_heap__ = 0x400; +/**** End of ICF editor section. ###ICF###*/ + +define symbol __ICFEDIT_region_RAM_SHARED_start__ = 0x20008000; +define symbol __ICFEDIT_region_RAM_SHARED_end__ = 0x2000A7FF; + +define memory mem with size = 4G; +define region ROM_region = mem:[from __ICFEDIT_region_ROM_start__ to __ICFEDIT_region_ROM_end__]; +define region RAM_region = mem:[from __ICFEDIT_region_RAM_start__ to __ICFEDIT_region_RAM_end__]; +define region RAM_SHARED_region = mem:[from __ICFEDIT_region_RAM_SHARED_start__ to __ICFEDIT_region_RAM_SHARED_end__]; + +define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { }; +define block HEAP with alignment = 8, size = __ICFEDIT_size_heap__ { }; + +/* MB_MEM1 and MB_MEM2 are sections reserved to mailbox communication. It is placed in the shared memory */ +initialize by copy { readwrite }; +do not initialize { section .noinit, + section MAPPING_TABLE, + section MB_MEM1 }; + +place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec }; + +place in ROM_region { readonly }; +place in RAM_region { readwrite,block CSTACK, block HEAP }; +place in RAM_SHARED_region { first section MAPPING_TABLE}; +place in RAM_SHARED_region { section MB_MEM1}; +place in RAM_SHARED_region { section MB_MEM2}; diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb30xx_sram_cm4.icf b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb30xx_sram_cm4.icf new file mode 100644 index 0000000..181282b --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb30xx_sram_cm4.icf @@ -0,0 +1,39 @@ +/*###ICF### Section handled by ICF editor, don't touch! ****/ +/*-Editor annotation file-*/ +/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */ +/*-Specials-*/ +define symbol __ICFEDIT_intvec_start__ = 0x20000000; +/*-Memory Regions-*/ +/***** RAM dedicated to M4 *****/ +define symbol __ICFEDIT_region_ROM_start__ = 0x20000000; +define symbol __ICFEDIT_region_ROM_end__ = 0x20003FFF; + +define symbol __ICFEDIT_region_RAM_start__ = 0x20004000 ; +define symbol __ICFEDIT_region_RAM_end__ = 0x20007FFF ; + +/***** RAM2a *****/ +define symbol __ICFEDIT_region_RAM_SHARED_start__ = 0x20008000 ; +define symbol __ICFEDIT_region_RAM_SHARED_end__ = 0x2000A800 ; + +/*-Sizes-*/ +define symbol __ICFEDIT_size_cstack__ = 0x400; +define symbol __ICFEDIT_size_heap__ = 0x200; +/**** End of ICF editor section. ###ICF###*/ + + +define memory mem with size = 4G; +define region ROM_region = mem:[from __ICFEDIT_region_ROM_start__ to __ICFEDIT_region_ROM_end__]; +define region RAM_region = mem:[from __ICFEDIT_region_RAM_start__ to __ICFEDIT_region_RAM_end__]; + + +define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { }; +define block HEAP with alignment = 8, size = __ICFEDIT_size_heap__ { }; + +initialize by copy { readwrite }; +do not initialize { section .noinit }; + +place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec }; + +place in ROM_region { readonly }; +place in RAM_region { readwrite, + block CSTACK, block HEAP }; \ No newline at end of file diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb35xx_flash_cm4.icf b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb35xx_flash_cm4.icf new file mode 100644 index 0000000..8f3317a --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb35xx_flash_cm4.icf @@ -0,0 +1,40 @@ +/*###ICF### Section handled by ICF editor, don't touch! ****/ +/*-Editor annotation file-*/ +/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */ +/*-Specials-*/ +define symbol __ICFEDIT_intvec_start__ = 0x08000000; +/*-Memory Regions-*/ +/***** FLASH Part dedicated to M4 *****/ +define symbol __ICFEDIT_region_ROM_start__ = 0x08000000; +define symbol __ICFEDIT_region_ROM_end__ = 0x0803FFFF; +define symbol __ICFEDIT_region_RAM_start__ = 0x20000004; +define symbol __ICFEDIT_region_RAM_end__ = 0x20007FFF; +/*-Sizes-*/ +define symbol __ICFEDIT_size_cstack__ = 0x1000; +define symbol __ICFEDIT_size_heap__ = 0x400; +/**** End of ICF editor section. ###ICF###*/ + +define symbol __ICFEDIT_region_RAM_SHARED_start__ = 0x20008000; +define symbol __ICFEDIT_region_RAM_SHARED_end__ = 0x2000A7FF; + +define memory mem with size = 4G; +define region ROM_region = mem:[from __ICFEDIT_region_ROM_start__ to __ICFEDIT_region_ROM_end__]; +define region RAM_region = mem:[from __ICFEDIT_region_RAM_start__ to __ICFEDIT_region_RAM_end__]; +define region RAM_SHARED_region = mem:[from __ICFEDIT_region_RAM_SHARED_start__ to __ICFEDIT_region_RAM_SHARED_end__]; + +define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { }; +define block HEAP with alignment = 8, size = __ICFEDIT_size_heap__ { }; + +/* MB_MEM1 and MB_MEM2 are sections reserved to mailbox communication. It is placed in the shared memory */ +initialize by copy { readwrite }; +do not initialize { section .noinit, + section MAPPING_TABLE, + section MB_MEM1 }; + +place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec }; + +place in ROM_region { readonly }; +place in RAM_region { readwrite,block CSTACK, block HEAP }; +place in RAM_SHARED_region { first section MAPPING_TABLE}; +place in RAM_SHARED_region { section MB_MEM1}; +place in RAM_SHARED_region { section MB_MEM2}; diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb35xx_sram_cm4.icf b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb35xx_sram_cm4.icf new file mode 100644 index 0000000..181282b --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb35xx_sram_cm4.icf @@ -0,0 +1,39 @@ +/*###ICF### Section handled by ICF editor, don't touch! ****/ +/*-Editor annotation file-*/ +/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */ +/*-Specials-*/ +define symbol __ICFEDIT_intvec_start__ = 0x20000000; +/*-Memory Regions-*/ +/***** RAM dedicated to M4 *****/ +define symbol __ICFEDIT_region_ROM_start__ = 0x20000000; +define symbol __ICFEDIT_region_ROM_end__ = 0x20003FFF; + +define symbol __ICFEDIT_region_RAM_start__ = 0x20004000 ; +define symbol __ICFEDIT_region_RAM_end__ = 0x20007FFF ; + +/***** RAM2a *****/ +define symbol __ICFEDIT_region_RAM_SHARED_start__ = 0x20008000 ; +define symbol __ICFEDIT_region_RAM_SHARED_end__ = 0x2000A800 ; + +/*-Sizes-*/ +define symbol __ICFEDIT_size_cstack__ = 0x400; +define symbol __ICFEDIT_size_heap__ = 0x200; +/**** End of ICF editor section. ###ICF###*/ + + +define memory mem with size = 4G; +define region ROM_region = mem:[from __ICFEDIT_region_ROM_start__ to __ICFEDIT_region_ROM_end__]; +define region RAM_region = mem:[from __ICFEDIT_region_RAM_start__ to __ICFEDIT_region_RAM_end__]; + + +define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { }; +define block HEAP with alignment = 8, size = __ICFEDIT_size_heap__ { }; + +initialize by copy { readwrite }; +do not initialize { section .noinit }; + +place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec }; + +place in ROM_region { readonly }; +place in RAM_region { readwrite, + block CSTACK, block HEAP }; \ No newline at end of file diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb50xx_flash_cm4.icf b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb50xx_flash_cm4.icf new file mode 100644 index 0000000..387a7bb --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb50xx_flash_cm4.icf @@ -0,0 +1,40 @@ +/*###ICF### Section handled by ICF editor, don't touch! ****/ +/*-Editor annotation file-*/ +/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */ +/*-Specials-*/ +define symbol __ICFEDIT_intvec_start__ = 0x08000000; +/*-Memory Regions-*/ +/***** FLASH Part dedicated to M4 *****/ +define symbol __ICFEDIT_region_ROM_start__ = 0x08000000; +define symbol __ICFEDIT_region_ROM_end__ = 0x0807FFFF; +define symbol __ICFEDIT_region_RAM_start__ = 0x20000004; +define symbol __ICFEDIT_region_RAM_end__ = 0x2000FFFF; +/*-Sizes-*/ +define symbol __ICFEDIT_size_cstack__ = 0x1000; +define symbol __ICFEDIT_size_heap__ = 0x400; +/**** End of ICF editor section. ###ICF###*/ + +define symbol __ICFEDIT_region_RAM_SHARED_start__ = 0x20030000; +define symbol __ICFEDIT_region_RAM_SHARED_end__ = 0x200327FF; + +define memory mem with size = 4G; +define region ROM_region = mem:[from __ICFEDIT_region_ROM_start__ to __ICFEDIT_region_ROM_end__]; +define region RAM_region = mem:[from __ICFEDIT_region_RAM_start__ to __ICFEDIT_region_RAM_end__]; +define region RAM_SHARED_region = mem:[from __ICFEDIT_region_RAM_SHARED_start__ to __ICFEDIT_region_RAM_SHARED_end__]; + +define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { }; +define block HEAP with alignment = 8, size = __ICFEDIT_size_heap__ { }; + +/* MB_MEM1 and MB_MEM2 are sections reserved to mailbox communication. It is placed in the shared memory */ +initialize by copy { readwrite }; +do not initialize { section .noinit, + section MAPPING_TABLE, + section MB_MEM1 }; + +place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec }; + +place in ROM_region { readonly }; +place in RAM_region { readwrite,block CSTACK, block HEAP }; +place in RAM_SHARED_region { first section MAPPING_TABLE}; +place in RAM_SHARED_region { section MB_MEM1}; +place in RAM_SHARED_region { section MB_MEM2}; diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb50xx_sram_cm4.icf b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb50xx_sram_cm4.icf new file mode 100644 index 0000000..ae507f9 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb50xx_sram_cm4.icf @@ -0,0 +1,39 @@ +/*###ICF### Section handled by ICF editor, don't touch! ****/ +/*-Editor annotation file-*/ +/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */ +/*-Specials-*/ +define symbol __ICFEDIT_intvec_start__ = 0x20000000; +/*-Memory Regions-*/ +/***** RAM dedicated to M4 *****/ +define symbol __ICFEDIT_region_ROM_start__ = 0x20000000; +define symbol __ICFEDIT_region_ROM_end__ = 0x20007FFF; + +define symbol __ICFEDIT_region_RAM_start__ = 0x20008000 ; +define symbol __ICFEDIT_region_RAM_end__ = 0x2000FFFF ; + +/***** RAM2a *****/ +define symbol __ICFEDIT_region_RAM_SHARED_start__ = 0x20030000 ; +define symbol __ICFEDIT_region_RAM_SHARED_end__ = 0x20037FFF ; + +/*-Sizes-*/ +define symbol __ICFEDIT_size_cstack__ = 0x400; +define symbol __ICFEDIT_size_heap__ = 0x200; +/**** End of ICF editor section. ###ICF###*/ + + +define memory mem with size = 4G; +define region ROM_region = mem:[from __ICFEDIT_region_ROM_start__ to __ICFEDIT_region_ROM_end__]; +define region RAM_region = mem:[from __ICFEDIT_region_RAM_start__ to __ICFEDIT_region_RAM_end__]; + + +define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { }; +define block HEAP with alignment = 8, size = __ICFEDIT_size_heap__ { }; + +initialize by copy { readwrite }; +do not initialize { section .noinit }; + +place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec }; + +place in ROM_region { readonly }; +place in RAM_region { readwrite, + block CSTACK, block HEAP }; \ No newline at end of file diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb55xx_flash_cm4.icf b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb55xx_flash_cm4.icf new file mode 100644 index 0000000..5f36da6 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb55xx_flash_cm4.icf @@ -0,0 +1,40 @@ +/*###ICF### Section handled by ICF editor, don't touch! ****/ +/*-Editor annotation file-*/ +/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */ +/*-Specials-*/ +define symbol __ICFEDIT_intvec_start__ = 0x08000000; +/*-Memory Regions-*/ +/***** FLASH Part dedicated to M4 *****/ +define symbol __ICFEDIT_region_ROM_start__ = 0x08000000; +define symbol __ICFEDIT_region_ROM_end__ = 0x0807FFFF; +define symbol __ICFEDIT_region_RAM_start__ = 0x20000004; +define symbol __ICFEDIT_region_RAM_end__ = 0x2002FFFF; +/*-Sizes-*/ +define symbol __ICFEDIT_size_cstack__ = 0x1000; +define symbol __ICFEDIT_size_heap__ = 0x400; +/**** End of ICF editor section. ###ICF###*/ + +define symbol __ICFEDIT_region_RAM_SHARED_start__ = 0x20030000; +define symbol __ICFEDIT_region_RAM_SHARED_end__ = 0x200327FF; + +define memory mem with size = 4G; +define region ROM_region = mem:[from __ICFEDIT_region_ROM_start__ to __ICFEDIT_region_ROM_end__]; +define region RAM_region = mem:[from __ICFEDIT_region_RAM_start__ to __ICFEDIT_region_RAM_end__]; +define region RAM_SHARED_region = mem:[from __ICFEDIT_region_RAM_SHARED_start__ to __ICFEDIT_region_RAM_SHARED_end__]; + +define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { }; +define block HEAP with alignment = 8, size = __ICFEDIT_size_heap__ { }; + +/* MB_MEM1 and MB_MEM2 are sections reserved to mailbox communication. It is placed in the shared memory */ +initialize by copy { readwrite }; +do not initialize { section .noinit, + section MAPPING_TABLE, + section MB_MEM1 }; + +place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec }; + +place in ROM_region { readonly }; +place in RAM_region { readwrite,block CSTACK, block HEAP }; +place in RAM_SHARED_region { first section MAPPING_TABLE}; +place in RAM_SHARED_region { section MB_MEM1}; +place in RAM_SHARED_region { section MB_MEM2}; diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb55xx_sram_cm4.icf b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb55xx_sram_cm4.icf new file mode 100644 index 0000000..97e3ef2 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb55xx_sram_cm4.icf @@ -0,0 +1,39 @@ +/*###ICF### Section handled by ICF editor, don't touch! ****/ +/*-Editor annotation file-*/ +/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */ +/*-Specials-*/ +define symbol __ICFEDIT_intvec_start__ = 0x20000000; +/*-Memory Regions-*/ +/***** RAM dedicated to M4 *****/ +define symbol __ICFEDIT_region_ROM_start__ = 0x20000000; +define symbol __ICFEDIT_region_ROM_end__ = 0x20017FFF; + +define symbol __ICFEDIT_region_RAM_start__ = 0x20018000 ; +define symbol __ICFEDIT_region_RAM_end__ = 0x2002FFFF ; + +/***** RAM2a *****/ +define symbol __ICFEDIT_region_RAM_SHARED_start__ = 0x20030000 ; +define symbol __ICFEDIT_region_RAM_SHARED_end__ = 0x20037FFF ; + +/*-Sizes-*/ +define symbol __ICFEDIT_size_cstack__ = 0x400; +define symbol __ICFEDIT_size_heap__ = 0x200; +/**** End of ICF editor section. ###ICF###*/ + + +define memory mem with size = 4G; +define region ROM_region = mem:[from __ICFEDIT_region_ROM_start__ to __ICFEDIT_region_ROM_end__]; +define region RAM_region = mem:[from __ICFEDIT_region_RAM_start__ to __ICFEDIT_region_RAM_end__]; + + +define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { }; +define block HEAP with alignment = 8, size = __ICFEDIT_size_heap__ { }; + +initialize by copy { readwrite }; +do not initialize { section .noinit }; + +place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec }; + +place in ROM_region { readonly }; +place in RAM_region { readwrite, + block CSTACK, block HEAP }; \ No newline at end of file diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb5mxx_flash_cm4.icf b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb5mxx_flash_cm4.icf new file mode 100644 index 0000000..5f36da6 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb5mxx_flash_cm4.icf @@ -0,0 +1,40 @@ +/*###ICF### Section handled by ICF editor, don't touch! ****/ +/*-Editor annotation file-*/ +/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */ +/*-Specials-*/ +define symbol __ICFEDIT_intvec_start__ = 0x08000000; +/*-Memory Regions-*/ +/***** FLASH Part dedicated to M4 *****/ +define symbol __ICFEDIT_region_ROM_start__ = 0x08000000; +define symbol __ICFEDIT_region_ROM_end__ = 0x0807FFFF; +define symbol __ICFEDIT_region_RAM_start__ = 0x20000004; +define symbol __ICFEDIT_region_RAM_end__ = 0x2002FFFF; +/*-Sizes-*/ +define symbol __ICFEDIT_size_cstack__ = 0x1000; +define symbol __ICFEDIT_size_heap__ = 0x400; +/**** End of ICF editor section. ###ICF###*/ + +define symbol __ICFEDIT_region_RAM_SHARED_start__ = 0x20030000; +define symbol __ICFEDIT_region_RAM_SHARED_end__ = 0x200327FF; + +define memory mem with size = 4G; +define region ROM_region = mem:[from __ICFEDIT_region_ROM_start__ to __ICFEDIT_region_ROM_end__]; +define region RAM_region = mem:[from __ICFEDIT_region_RAM_start__ to __ICFEDIT_region_RAM_end__]; +define region RAM_SHARED_region = mem:[from __ICFEDIT_region_RAM_SHARED_start__ to __ICFEDIT_region_RAM_SHARED_end__]; + +define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { }; +define block HEAP with alignment = 8, size = __ICFEDIT_size_heap__ { }; + +/* MB_MEM1 and MB_MEM2 are sections reserved to mailbox communication. It is placed in the shared memory */ +initialize by copy { readwrite }; +do not initialize { section .noinit, + section MAPPING_TABLE, + section MB_MEM1 }; + +place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec }; + +place in ROM_region { readonly }; +place in RAM_region { readwrite,block CSTACK, block HEAP }; +place in RAM_SHARED_region { first section MAPPING_TABLE}; +place in RAM_SHARED_region { section MB_MEM1}; +place in RAM_SHARED_region { section MB_MEM2}; diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb5mxx_sram_cm4.icf b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb5mxx_sram_cm4.icf new file mode 100644 index 0000000..97e3ef2 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/linker/stm32wb5mxx_sram_cm4.icf @@ -0,0 +1,39 @@ +/*###ICF### Section handled by ICF editor, don't touch! ****/ +/*-Editor annotation file-*/ +/* IcfEditorFile="$TOOLKIT_DIR$\config\ide\IcfEditor\cortex_v1_0.xml" */ +/*-Specials-*/ +define symbol __ICFEDIT_intvec_start__ = 0x20000000; +/*-Memory Regions-*/ +/***** RAM dedicated to M4 *****/ +define symbol __ICFEDIT_region_ROM_start__ = 0x20000000; +define symbol __ICFEDIT_region_ROM_end__ = 0x20017FFF; + +define symbol __ICFEDIT_region_RAM_start__ = 0x20018000 ; +define symbol __ICFEDIT_region_RAM_end__ = 0x2002FFFF ; + +/***** RAM2a *****/ +define symbol __ICFEDIT_region_RAM_SHARED_start__ = 0x20030000 ; +define symbol __ICFEDIT_region_RAM_SHARED_end__ = 0x20037FFF ; + +/*-Sizes-*/ +define symbol __ICFEDIT_size_cstack__ = 0x400; +define symbol __ICFEDIT_size_heap__ = 0x200; +/**** End of ICF editor section. ###ICF###*/ + + +define memory mem with size = 4G; +define region ROM_region = mem:[from __ICFEDIT_region_ROM_start__ to __ICFEDIT_region_ROM_end__]; +define region RAM_region = mem:[from __ICFEDIT_region_RAM_start__ to __ICFEDIT_region_RAM_end__]; + + +define block CSTACK with alignment = 8, size = __ICFEDIT_size_cstack__ { }; +define block HEAP with alignment = 8, size = __ICFEDIT_size_heap__ { }; + +initialize by copy { readwrite }; +do not initialize { section .noinit }; + +place at address mem:__ICFEDIT_intvec_start__ { readonly section .intvec }; + +place in ROM_region { readonly }; +place in RAM_region { readwrite, + block CSTACK, block HEAP }; \ No newline at end of file diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb30xx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb30xx_cm4.s new file mode 100644 index 0000000..c24fba3 --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb30xx_cm4.s @@ -0,0 +1,422 @@ +;****************************************************************************** +;* File Name : startup_stm32wb30xx_cm4.s +;* Author : MCD Application Team +;* Description : M4 core vector table of the STM32WB30xx devices for the +;* IAR (EWARM) toolchain. +;* +;* This module performs: +;* - Set the initial SP +;* - Set the initial PC == _iar_program_start, +;* - Set the vector table entries with the exceptions ISR +;* address. +;* - Branches to main in the C library (which eventually +;* calls main()). +;* After Reset the Cortex-M4 processor is in Thread mode, +;* priority is Privileged, and the Stack is set to Main. +;****************************************************************************** +;* @attention +;* +;*

© Copyright (c) 2019 STMicroelectronics. +;* All rights reserved.

+;* +;* This software component is licensed by ST under BSD 3-Clause license, +;* the "License"; You may not use this file except in compliance with the +;* License. You may obtain a copy of the License at: +;* opensource.org/licenses/BSD-3-Clause +;* +;****************************************************************************** +; +; +; The modules in this file are included in the libraries, and may be replaced +; by any user-defined modules that define the PUBLIC symbol _program_start or +; a user defined start symbol. +; To override the cstartup defined in the library, simply add your modified +; version to the workbench project. +; +; The vector table is normally located at address 0. +; When debugging in RAM, it can be located in RAM, aligned to at least 2^6. +; The name "__vector_table" has special meaning for C-SPY: +; it is where the SP start value is found, and the NVIC vector +; table register (VTOR) is initialized to this address if != 0. +; +; Cortex-M version +; + + MODULE ?cstartup + + ;; Forward declaration of sections. + SECTION CSTACK:DATA:NOROOT(3) + + SECTION .intvec:CODE:NOROOT(2) + + EXTERN __iar_program_start + EXTERN SystemInit + PUBLIC __vector_table + + DATA +__vector_table + DCD sfe(CSTACK) + DCD Reset_Handler ; Reset Handler + + DCD NMI_Handler ; NMI Handler + DCD HardFault_Handler ; Hard Fault Handler + DCD MemManage_Handler ; MPU Fault Handler + DCD BusFault_Handler ; Bus Fault Handler + DCD UsageFault_Handler ; Usage Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; SVCall Handler + DCD DebugMon_Handler ; Debug Monitor Handler + DCD 0 ; Reserved + DCD PendSV_Handler ; PendSV Handler + DCD SysTick_Handler ; SysTick Handler + + ; External Interrupts + DCD WWDG_IRQHandler ; Window WatchDog + DCD PVD_PVM_IRQHandler ; PVD and PVM Interrupt + DCD TAMP_STAMP_LSECSS_IRQHandler ; RTC Tamper, TimeStamp Interrupts and LSECSS Interrupts + DCD RTC_WKUP_IRQHandler ; RTC Wakeup Interrupt + DCD FLASH_IRQHandler ; FLASH global Interrupt + DCD RCC_IRQHandler ; RCC Interrupt + DCD EXTI0_IRQHandler ; EXTI Line 0 Interrupt + DCD EXTI1_IRQHandler ; EXTI Line 1 Interrupt + DCD EXTI2_IRQHandler ; EXTI Line 2 Interrupt + DCD EXTI3_IRQHandler ; EXTI Line 3 Interrup + DCD EXTI4_IRQHandler ; EXTI Line 4 Interrupt + DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 Interrupt + DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 Interrupt + DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 Interrupt + DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 Interrupt + DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 Interrupt + DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 Interrupt + DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 Interrupt + DCD ADC1_IRQHandler ; ADC1 Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD C2SEV_PWR_C2H_IRQHandler ; CPU M0+ SEV Interrupt + DCD 0 ; Reserved + DCD EXTI9_5_IRQHandler ; EXTI Lines [9:5] Interrupt + DCD TIM1_BRK_IRQHandler ; TIM1 Break Interrupt + DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16 global Interrupts + DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Communication and TIM17 global Interrupts + DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare Interrupt + DCD TIM2_IRQHandler ; TIM2 Global Interrupt + DCD PKA_IRQHandler ; PKA Interrupt + DCD I2C1_EV_IRQHandler ; I2C1 Event Interrupt + DCD I2C1_ER_IRQHandler ; I2C1 Error Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SPI1_IRQHandler ; SPI1 Interrupt + DCD 0 ; Reserved + DCD USART1_IRQHandler ; USART1 Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD TSC_IRQHandler ; TSC Interrupt + DCD EXTI15_10_IRQHandler ; EXTI Lines1[15:10 ]Interrupts + DCD RTC_Alarm_IRQHandler ; RTC Alarms (A and B) Interrupt + DCD 0 ; Reserved + DCD PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler ; WKUP Interrupt from PWR + DCD IPCC_C1_RX_IRQHandler ; IPCC CPU1 RX occupied interrupt + DCD IPCC_C1_TX_IRQHandler ; IPCC CPU1 RX free interrupt + DCD HSEM_IRQHandler ; HSEM0 Interrupt + DCD LPTIM1_IRQHandler ; LPTIM1 Interrupt + DCD LPTIM2_IRQHandler ; LPTIM2 Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD AES2_IRQHandler ; AES2 Interrupt + DCD RNG_IRQHandler ; RNG1 Interrupt + DCD FPU_IRQHandler ; FPU Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD DMAMUX1_OVR_IRQHandler ; DMAMUX overrun Interrupt + +;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; +;; +;; Default interrupt handlers. +;; + THUMB + + PUBWEAK Reset_Handler + SECTION .text:CODE:NOROOT:REORDER(2) +Reset_Handler + LDR R0, =SystemInit + BLX R0 + LDR R0, =__iar_program_start + BX R0 + + PUBWEAK NMI_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +NMI_Handler + B NMI_Handler + + PUBWEAK HardFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +HardFault_Handler + B HardFault_Handler + + PUBWEAK MemManage_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +MemManage_Handler + B MemManage_Handler + + PUBWEAK BusFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +BusFault_Handler + B BusFault_Handler + + PUBWEAK UsageFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +UsageFault_Handler + B UsageFault_Handler + + PUBWEAK SVC_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +SVC_Handler + B SVC_Handler + + PUBWEAK DebugMon_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +DebugMon_Handler + B DebugMon_Handler + + PUBWEAK PendSV_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +PendSV_Handler + B PendSV_Handler + + PUBWEAK SysTick_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +SysTick_Handler + B SysTick_Handler + + PUBWEAK WWDG_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +WWDG_IRQHandler + B WWDG_IRQHandler + + PUBWEAK PVD_PVM_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PVD_PVM_IRQHandler + B PVD_PVM_IRQHandler + + PUBWEAK TAMP_STAMP_LSECSS_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TAMP_STAMP_LSECSS_IRQHandler + B TAMP_STAMP_LSECSS_IRQHandler + + PUBWEAK RTC_WKUP_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RTC_WKUP_IRQHandler + B RTC_WKUP_IRQHandler + + PUBWEAK FLASH_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +FLASH_IRQHandler + B FLASH_IRQHandler + + PUBWEAK RCC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RCC_IRQHandler + B RCC_IRQHandler + + PUBWEAK EXTI0_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI0_IRQHandler + B EXTI0_IRQHandler + + PUBWEAK EXTI1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI1_IRQHandler + B EXTI1_IRQHandler + + PUBWEAK EXTI2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI2_IRQHandler + B EXTI2_IRQHandler + + PUBWEAK EXTI3_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI3_IRQHandler + B EXTI3_IRQHandler + + PUBWEAK EXTI4_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI4_IRQHandler + B EXTI4_IRQHandler + + PUBWEAK DMA1_Channel1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel1_IRQHandler + B DMA1_Channel1_IRQHandler + + PUBWEAK DMA1_Channel2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel2_IRQHandler + B DMA1_Channel2_IRQHandler + + PUBWEAK DMA1_Channel3_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel3_IRQHandler + B DMA1_Channel3_IRQHandler + + PUBWEAK DMA1_Channel4_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel4_IRQHandler + B DMA1_Channel4_IRQHandler + + PUBWEAK DMA1_Channel5_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel5_IRQHandler + B DMA1_Channel5_IRQHandler + + PUBWEAK DMA1_Channel6_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel6_IRQHandler + B DMA1_Channel6_IRQHandler + + PUBWEAK DMA1_Channel7_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel7_IRQHandler + B DMA1_Channel7_IRQHandler + + PUBWEAK ADC1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +ADC1_IRQHandler + B ADC1_IRQHandler + + PUBWEAK C2SEV_PWR_C2H_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +C2SEV_PWR_C2H_IRQHandler + B C2SEV_PWR_C2H_IRQHandler + + PUBWEAK EXTI9_5_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI9_5_IRQHandler + B EXTI9_5_IRQHandler + + PUBWEAK TIM1_BRK_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_BRK_IRQHandler + B TIM1_BRK_IRQHandler + + PUBWEAK TIM1_UP_TIM16_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_UP_TIM16_IRQHandler + B TIM1_UP_TIM16_IRQHandler + + PUBWEAK TIM1_TRG_COM_TIM17_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_TRG_COM_TIM17_IRQHandler + B TIM1_TRG_COM_TIM17_IRQHandler + + PUBWEAK TIM1_CC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_CC_IRQHandler + B TIM1_CC_IRQHandler + + PUBWEAK TIM2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM2_IRQHandler + B TIM2_IRQHandler + + PUBWEAK PKA_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PKA_IRQHandler + B PKA_IRQHandler + + PUBWEAK I2C1_EV_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C1_EV_IRQHandler + B I2C1_EV_IRQHandler + + PUBWEAK I2C1_ER_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C1_ER_IRQHandler + B I2C1_ER_IRQHandler + + PUBWEAK SPI1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +SPI1_IRQHandler + B SPI1_IRQHandler + + PUBWEAK USART1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +USART1_IRQHandler + B USART1_IRQHandler + + PUBWEAK TSC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TSC_IRQHandler + B TSC_IRQHandler + + PUBWEAK EXTI15_10_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI15_10_IRQHandler + B EXTI15_10_IRQHandler + + PUBWEAK RTC_Alarm_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RTC_Alarm_IRQHandler + B RTC_Alarm_IRQHandler + + PUBWEAK PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + B PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + + PUBWEAK IPCC_C1_RX_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +IPCC_C1_RX_IRQHandler + B IPCC_C1_RX_IRQHandler + + PUBWEAK IPCC_C1_TX_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +IPCC_C1_TX_IRQHandler + B IPCC_C1_TX_IRQHandler + + PUBWEAK HSEM_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +HSEM_IRQHandler + B HSEM_IRQHandler + + PUBWEAK LPTIM1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LPTIM1_IRQHandler + B LPTIM1_IRQHandler + + PUBWEAK LPTIM2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LPTIM2_IRQHandler + B LPTIM2_IRQHandler + + PUBWEAK AES2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +AES2_IRQHandler + B AES2_IRQHandler + + PUBWEAK RNG_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RNG_IRQHandler + B RNG_IRQHandler + + PUBWEAK FPU_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +FPU_IRQHandler + B FPU_IRQHandler + + PUBWEAK DMAMUX1_OVR_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMAMUX1_OVR_IRQHandler + B DMAMUX1_OVR_IRQHandler + + END + +;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb35xx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb35xx_cm4.s new file mode 100644 index 0000000..919503d --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb35xx_cm4.s @@ -0,0 +1,507 @@ +;****************************************************************************** +;* File Name : startup_stm32wb35xx_cm4.s +;* Author : MCD Application Team +;* Description : M4 core vector table of the STM32WB35xx devices for the +;* IAR (EWARM) toolchain. +;* +;* This module performs: +;* - Set the initial SP +;* - Set the initial PC == _iar_program_start, +;* - Set the vector table entries with the exceptions ISR +;* address. +;* - Branches to main in the C library (which eventually +;* calls main()). +;* After Reset the Cortex-M4 processor is in Thread mode, +;* priority is Privileged, and the Stack is set to Main. +;****************************************************************************** +;* @attention +;* +;*

© Copyright (c) 2019 STMicroelectronics. +;* All rights reserved.

+;* +;* This software component is licensed by ST under BSD 3-Clause license, +;* the "License"; You may not use this file except in compliance with the +;* License. You may obtain a copy of the License at: +;* opensource.org/licenses/BSD-3-Clause +;* +;****************************************************************************** +; +; +; The modules in this file are included in the libraries, and may be replaced +; by any user-defined modules that define the PUBLIC symbol _program_start or +; a user defined start symbol. +; To override the cstartup defined in the library, simply add your modified +; version to the workbench project. +; +; The vector table is normally located at address 0. +; When debugging in RAM, it can be located in RAM, aligned to at least 2^6. +; The name "__vector_table" has special meaning for C-SPY: +; it is where the SP start value is found, and the NVIC vector +; table register (VTOR) is initialized to this address if != 0. +; +; Cortex-M version +; + + MODULE ?cstartup + + ;; Forward declaration of sections. + SECTION CSTACK:DATA:NOROOT(3) + + SECTION .intvec:CODE:NOROOT(2) + + EXTERN __iar_program_start + EXTERN SystemInit + PUBLIC __vector_table + + DATA +__vector_table + DCD sfe(CSTACK) + DCD Reset_Handler ; Reset Handler + + DCD NMI_Handler ; NMI Handler + DCD HardFault_Handler ; Hard Fault Handler + DCD MemManage_Handler ; MPU Fault Handler + DCD BusFault_Handler ; Bus Fault Handler + DCD UsageFault_Handler ; Usage Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; SVCall Handler + DCD DebugMon_Handler ; Debug Monitor Handler + DCD 0 ; Reserved + DCD PendSV_Handler ; PendSV Handler + DCD SysTick_Handler ; SysTick Handler + + ; External Interrupts + DCD WWDG_IRQHandler ; Window WatchDog + DCD PVD_PVM_IRQHandler ; PVD and PVM Interrupt + DCD TAMP_STAMP_LSECSS_IRQHandler ; RTC Tamper, TimeStamp Interrupts and LSECSS Interrupts + DCD RTC_WKUP_IRQHandler ; RTC Wakeup Interrupt + DCD FLASH_IRQHandler ; FLASH global Interrupt + DCD RCC_IRQHandler ; RCC Interrupt + DCD EXTI0_IRQHandler ; EXTI Line 0 Interrupt + DCD EXTI1_IRQHandler ; EXTI Line 1 Interrupt + DCD EXTI2_IRQHandler ; EXTI Line 2 Interrupt + DCD EXTI3_IRQHandler ; EXTI Line 3 Interrup + DCD EXTI4_IRQHandler ; EXTI Line 4 Interrupt + DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 Interrupt + DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 Interrupt + DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 Interrupt + DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 Interrupt + DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 Interrupt + DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 Interrupt + DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 Interrupt + DCD ADC1_IRQHandler ; ADC1 Interrupt + DCD USB_HP_IRQHandler ; USB High Priority Interrupt + DCD USB_LP_IRQHandler ; USB Low Priority Interrupt + DCD C2SEV_PWR_C2H_IRQHandler ; CPU M0+ SEV Interrupt + DCD COMP_IRQHandler ; COMP1 and COMP2 Interrupts + DCD EXTI9_5_IRQHandler ; EXTI Lines [9:5] Interrupt + DCD TIM1_BRK_IRQHandler ; TIM1 Break Interrupt + DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16 global Interrupts + DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Communication and TIM17 global Interrupts + DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare Interrupt + DCD TIM2_IRQHandler ; TIM2 Global Interrupt + DCD PKA_IRQHandler ; PKA Interrupt + DCD I2C1_EV_IRQHandler ; I2C1 Event Interrupt + DCD I2C1_ER_IRQHandler ; I2C1 Error Interrupt + DCD I2C3_EV_IRQHandler ; I2C3 Event Interrupt + DCD I2C3_ER_IRQHandler ; I2C3 Error Interrupt + DCD SPI1_IRQHandler ; SPI1 Interrupt + DCD SPI2_IRQHandler ; SPI2 Interrupt + DCD USART1_IRQHandler ; USART1 Interrupt + DCD LPUART1_IRQHandler ; LPUART1 Interrupt + DCD 0 ; Reserved + DCD TSC_IRQHandler ; TSC Interrupt + DCD EXTI15_10_IRQHandler ; EXTI Lines1[15:10 ]Interrupts + DCD RTC_Alarm_IRQHandler ; RTC Alarms (A and B) Interrupt + DCD CRS_IRQHandler ; CRS interrupt + DCD PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler ; WKUP Interrupt from PWR + DCD IPCC_C1_RX_IRQHandler ; IPCC CPU1 RX occupied interrupt + DCD IPCC_C1_TX_IRQHandler ; IPCC CPU1 RX free interrupt + DCD HSEM_IRQHandler ; HSEM0 Interrupt + DCD LPTIM1_IRQHandler ; LPTIM1 Interrupt + DCD LPTIM2_IRQHandler ; LPTIM2 Interrupt + DCD 0 ; Reserved + DCD QUADSPI_IRQHandler ; QUADSPI Interrupt + DCD AES1_IRQHandler ; AES1 Interrupt + DCD AES2_IRQHandler ; AES2 Interrupt + DCD RNG_IRQHandler ; RNG1 Interrupt + DCD FPU_IRQHandler ; FPU Interrupt + DCD DMA2_Channel1_IRQHandler ; DMA2 Channel 1 Interrupt + DCD DMA2_Channel2_IRQHandler ; DMA2 Channel 2 Interrupt + DCD DMA2_Channel3_IRQHandler ; DMA2 Channel 3 Interrupt + DCD DMA2_Channel4_IRQHandler ; DMA2 Channel 4 Interrupt + DCD DMA2_Channel5_IRQHandler ; DMA2 Channel 5 Interrupt + DCD DMA2_Channel6_IRQHandler ; DMA2 Channel 6 Interrupt + DCD DMA2_Channel7_IRQHandler ; DMA2 Channel 7 Interrupt + DCD DMAMUX1_OVR_IRQHandler ; DMAMUX overrun Interrupt + +;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; +;; +;; Default interrupt handlers. +;; + THUMB + + PUBWEAK Reset_Handler + SECTION .text:CODE:NOROOT:REORDER(2) +Reset_Handler + LDR R0, =SystemInit + BLX R0 + LDR R0, =__iar_program_start + BX R0 + + PUBWEAK NMI_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +NMI_Handler + B NMI_Handler + + PUBWEAK HardFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +HardFault_Handler + B HardFault_Handler + + PUBWEAK MemManage_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +MemManage_Handler + B MemManage_Handler + + PUBWEAK BusFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +BusFault_Handler + B BusFault_Handler + + PUBWEAK UsageFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +UsageFault_Handler + B UsageFault_Handler + + PUBWEAK SVC_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +SVC_Handler + B SVC_Handler + + PUBWEAK DebugMon_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +DebugMon_Handler + B DebugMon_Handler + + PUBWEAK PendSV_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +PendSV_Handler + B PendSV_Handler + + PUBWEAK SysTick_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +SysTick_Handler + B SysTick_Handler + + PUBWEAK WWDG_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +WWDG_IRQHandler + B WWDG_IRQHandler + + PUBWEAK PVD_PVM_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PVD_PVM_IRQHandler + B PVD_PVM_IRQHandler + + PUBWEAK TAMP_STAMP_LSECSS_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TAMP_STAMP_LSECSS_IRQHandler + B TAMP_STAMP_LSECSS_IRQHandler + + PUBWEAK RTC_WKUP_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RTC_WKUP_IRQHandler + B RTC_WKUP_IRQHandler + + PUBWEAK FLASH_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +FLASH_IRQHandler + B FLASH_IRQHandler + + PUBWEAK RCC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RCC_IRQHandler + B RCC_IRQHandler + + PUBWEAK EXTI0_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI0_IRQHandler + B EXTI0_IRQHandler + + PUBWEAK EXTI1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI1_IRQHandler + B EXTI1_IRQHandler + + PUBWEAK EXTI2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI2_IRQHandler + B EXTI2_IRQHandler + + PUBWEAK EXTI3_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI3_IRQHandler + B EXTI3_IRQHandler + + PUBWEAK EXTI4_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI4_IRQHandler + B EXTI4_IRQHandler + + PUBWEAK DMA1_Channel1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel1_IRQHandler + B DMA1_Channel1_IRQHandler + + PUBWEAK DMA1_Channel2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel2_IRQHandler + B DMA1_Channel2_IRQHandler + + PUBWEAK DMA1_Channel3_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel3_IRQHandler + B DMA1_Channel3_IRQHandler + + PUBWEAK DMA1_Channel4_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel4_IRQHandler + B DMA1_Channel4_IRQHandler + + PUBWEAK DMA1_Channel5_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel5_IRQHandler + B DMA1_Channel5_IRQHandler + + PUBWEAK DMA1_Channel6_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel6_IRQHandler + B DMA1_Channel6_IRQHandler + + PUBWEAK DMA1_Channel7_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel7_IRQHandler + B DMA1_Channel7_IRQHandler + + PUBWEAK ADC1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +ADC1_IRQHandler + B ADC1_IRQHandler + + PUBWEAK USB_HP_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +USB_HP_IRQHandler + B USB_HP_IRQHandler + + PUBWEAK USB_LP_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +USB_LP_IRQHandler + B USB_LP_IRQHandler + + PUBWEAK C2SEV_PWR_C2H_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +C2SEV_PWR_C2H_IRQHandler + B C2SEV_PWR_C2H_IRQHandler + + PUBWEAK COMP_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +COMP_IRQHandler + B COMP_IRQHandler + + PUBWEAK EXTI9_5_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI9_5_IRQHandler + B EXTI9_5_IRQHandler + + PUBWEAK TIM1_BRK_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_BRK_IRQHandler + B TIM1_BRK_IRQHandler + + PUBWEAK TIM1_UP_TIM16_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_UP_TIM16_IRQHandler + B TIM1_UP_TIM16_IRQHandler + + PUBWEAK TIM1_TRG_COM_TIM17_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_TRG_COM_TIM17_IRQHandler + B TIM1_TRG_COM_TIM17_IRQHandler + + PUBWEAK TIM1_CC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_CC_IRQHandler + B TIM1_CC_IRQHandler + + PUBWEAK TIM2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM2_IRQHandler + B TIM2_IRQHandler + + PUBWEAK PKA_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PKA_IRQHandler + B PKA_IRQHandler + + PUBWEAK I2C1_EV_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C1_EV_IRQHandler + B I2C1_EV_IRQHandler + + PUBWEAK I2C1_ER_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C1_ER_IRQHandler + B I2C1_ER_IRQHandler + + PUBWEAK I2C3_EV_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C3_EV_IRQHandler + B I2C3_EV_IRQHandler + + PUBWEAK I2C3_ER_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C3_ER_IRQHandler + B I2C3_ER_IRQHandler + + PUBWEAK SPI1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +SPI1_IRQHandler + B SPI1_IRQHandler + + PUBWEAK SPI2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +SPI2_IRQHandler + B SPI2_IRQHandler + + PUBWEAK USART1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +USART1_IRQHandler + B USART1_IRQHandler + + PUBWEAK LPUART1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LPUART1_IRQHandler + B LPUART1_IRQHandler + + PUBWEAK TSC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TSC_IRQHandler + B TSC_IRQHandler + + PUBWEAK EXTI15_10_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI15_10_IRQHandler + B EXTI15_10_IRQHandler + + PUBWEAK RTC_Alarm_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RTC_Alarm_IRQHandler + B RTC_Alarm_IRQHandler + + PUBWEAK CRS_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +CRS_IRQHandler + B CRS_IRQHandler + + PUBWEAK PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + B PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + + PUBWEAK IPCC_C1_RX_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +IPCC_C1_RX_IRQHandler + B IPCC_C1_RX_IRQHandler + + PUBWEAK IPCC_C1_TX_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +IPCC_C1_TX_IRQHandler + B IPCC_C1_TX_IRQHandler + + PUBWEAK HSEM_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +HSEM_IRQHandler + B HSEM_IRQHandler + + PUBWEAK LPTIM1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LPTIM1_IRQHandler + B LPTIM1_IRQHandler + + PUBWEAK LPTIM2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LPTIM2_IRQHandler + B LPTIM2_IRQHandler + + PUBWEAK QUADSPI_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +QUADSPI_IRQHandler + B QUADSPI_IRQHandler + + PUBWEAK AES1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +AES1_IRQHandler + B AES1_IRQHandler + + PUBWEAK AES2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +AES2_IRQHandler + B AES2_IRQHandler + + PUBWEAK RNG_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RNG_IRQHandler + B RNG_IRQHandler + + PUBWEAK FPU_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +FPU_IRQHandler + B FPU_IRQHandler + + PUBWEAK DMA2_Channel1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel1_IRQHandler + B DMA2_Channel1_IRQHandler + + PUBWEAK DMA2_Channel2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel2_IRQHandler + B DMA2_Channel2_IRQHandler + + PUBWEAK DMA2_Channel3_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel3_IRQHandler + B DMA2_Channel3_IRQHandler + + PUBWEAK DMA2_Channel4_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel4_IRQHandler + B DMA2_Channel4_IRQHandler + + PUBWEAK DMA2_Channel5_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel5_IRQHandler + B DMA2_Channel5_IRQHandler + + PUBWEAK DMA2_Channel6_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel6_IRQHandler + B DMA2_Channel6_IRQHandler + + PUBWEAK DMA2_Channel7_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel7_IRQHandler + B DMA2_Channel7_IRQHandler + + PUBWEAK DMAMUX1_OVR_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMAMUX1_OVR_IRQHandler + B DMAMUX1_OVR_IRQHandler + + END + +;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb50xx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb50xx_cm4.s new file mode 100644 index 0000000..1fd8c3d --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb50xx_cm4.s @@ -0,0 +1,422 @@ +;****************************************************************************** +;* File Name : startup_stm32wb50xx_cm4.s +;* Author : MCD Application Team +;* Description : M4 core vector table of the STM32WB50xx devices for the +;* IAR (EWARM) toolchain. +;* +;* This module performs: +;* - Set the initial SP +;* - Set the initial PC == _iar_program_start, +;* - Set the vector table entries with the exceptions ISR +;* address. +;* - Branches to main in the C library (which eventually +;* calls main()). +;* After Reset the Cortex-M4 processor is in Thread mode, +;* priority is Privileged, and the Stack is set to Main. +;****************************************************************************** +;* @attention +;* +;*

© Copyright (c) 2019 STMicroelectronics. +;* All rights reserved.

+;* +;* This software component is licensed by ST under BSD 3-Clause license, +;* the "License"; You may not use this file except in compliance with the +;* License. You may obtain a copy of the License at: +;* opensource.org/licenses/BSD-3-Clause +;* +;****************************************************************************** +; +; +; The modules in this file are included in the libraries, and may be replaced +; by any user-defined modules that define the PUBLIC symbol _program_start or +; a user defined start symbol. +; To override the cstartup defined in the library, simply add your modified +; version to the workbench project. +; +; The vector table is normally located at address 0. +; When debugging in RAM, it can be located in RAM, aligned to at least 2^6. +; The name "__vector_table" has special meaning for C-SPY: +; it is where the SP start value is found, and the NVIC vector +; table register (VTOR) is initialized to this address if != 0. +; +; Cortex-M version +; + + MODULE ?cstartup + + ;; Forward declaration of sections. + SECTION CSTACK:DATA:NOROOT(3) + + SECTION .intvec:CODE:NOROOT(2) + + EXTERN __iar_program_start + EXTERN SystemInit + PUBLIC __vector_table + + DATA +__vector_table + DCD sfe(CSTACK) + DCD Reset_Handler ; Reset Handler + + DCD NMI_Handler ; NMI Handler + DCD HardFault_Handler ; Hard Fault Handler + DCD MemManage_Handler ; MPU Fault Handler + DCD BusFault_Handler ; Bus Fault Handler + DCD UsageFault_Handler ; Usage Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; SVCall Handler + DCD DebugMon_Handler ; Debug Monitor Handler + DCD 0 ; Reserved + DCD PendSV_Handler ; PendSV Handler + DCD SysTick_Handler ; SysTick Handler + + ; External Interrupts + DCD WWDG_IRQHandler ; Window WatchDog + DCD PVD_PVM_IRQHandler ; PVD and PVM Interrupt + DCD TAMP_STAMP_LSECSS_IRQHandler ; RTC Tamper, TimeStamp Interrupts and LSECSS Interrupts + DCD RTC_WKUP_IRQHandler ; RTC Wakeup Interrupt + DCD FLASH_IRQHandler ; FLASH global Interrupt + DCD RCC_IRQHandler ; RCC Interrupt + DCD EXTI0_IRQHandler ; EXTI Line 0 Interrupt + DCD EXTI1_IRQHandler ; EXTI Line 1 Interrupt + DCD EXTI2_IRQHandler ; EXTI Line 2 Interrupt + DCD EXTI3_IRQHandler ; EXTI Line 3 Interrup + DCD EXTI4_IRQHandler ; EXTI Line 4 Interrupt + DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 Interrupt + DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 Interrupt + DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 Interrupt + DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 Interrupt + DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 Interrupt + DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 Interrupt + DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 Interrupt + DCD ADC1_IRQHandler ; ADC1 Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD C2SEV_PWR_C2H_IRQHandler ; CPU M0+ SEV Interrupt + DCD 0 ; Reserved + DCD EXTI9_5_IRQHandler ; EXTI Lines [9:5] Interrupt + DCD TIM1_BRK_IRQHandler ; TIM1 Break Interrupt + DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16 global Interrupts + DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Communication and TIM17 global Interrupts + DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare Interrupt + DCD TIM2_IRQHandler ; TIM2 Global Interrupt + DCD PKA_IRQHandler ; PKA Interrupt + DCD I2C1_EV_IRQHandler ; I2C1 Event Interrupt + DCD I2C1_ER_IRQHandler ; I2C1 Error Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SPI1_IRQHandler ; SPI1 Interrupt + DCD 0 ; Reserved + DCD USART1_IRQHandler ; USART1 Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD TSC_IRQHandler ; TSC Interrupt + DCD EXTI15_10_IRQHandler ; EXTI Lines1[15:10 ]Interrupts + DCD RTC_Alarm_IRQHandler ; RTC Alarms (A and B) Interrupt + DCD 0 ; Reserved + DCD PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler ; WKUP Interrupt from PWR + DCD IPCC_C1_RX_IRQHandler ; IPCC CPU1 RX occupied interrupt + DCD IPCC_C1_TX_IRQHandler ; IPCC CPU1 RX free interrupt + DCD HSEM_IRQHandler ; HSEM0 Interrupt + DCD LPTIM1_IRQHandler ; LPTIM1 Interrupt + DCD LPTIM2_IRQHandler ; LPTIM2 Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD AES2_IRQHandler ; AES2 Interrupt + DCD RNG_IRQHandler ; RNG1 Interrupt + DCD FPU_IRQHandler ; FPU Interrupt + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD DMAMUX1_OVR_IRQHandler ; DMAMUX overrun Interrupt + +;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; +;; +;; Default interrupt handlers. +;; + THUMB + + PUBWEAK Reset_Handler + SECTION .text:CODE:NOROOT:REORDER(2) +Reset_Handler + LDR R0, =SystemInit + BLX R0 + LDR R0, =__iar_program_start + BX R0 + + PUBWEAK NMI_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +NMI_Handler + B NMI_Handler + + PUBWEAK HardFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +HardFault_Handler + B HardFault_Handler + + PUBWEAK MemManage_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +MemManage_Handler + B MemManage_Handler + + PUBWEAK BusFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +BusFault_Handler + B BusFault_Handler + + PUBWEAK UsageFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +UsageFault_Handler + B UsageFault_Handler + + PUBWEAK SVC_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +SVC_Handler + B SVC_Handler + + PUBWEAK DebugMon_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +DebugMon_Handler + B DebugMon_Handler + + PUBWEAK PendSV_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +PendSV_Handler + B PendSV_Handler + + PUBWEAK SysTick_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +SysTick_Handler + B SysTick_Handler + + PUBWEAK WWDG_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +WWDG_IRQHandler + B WWDG_IRQHandler + + PUBWEAK PVD_PVM_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PVD_PVM_IRQHandler + B PVD_PVM_IRQHandler + + PUBWEAK TAMP_STAMP_LSECSS_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TAMP_STAMP_LSECSS_IRQHandler + B TAMP_STAMP_LSECSS_IRQHandler + + PUBWEAK RTC_WKUP_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RTC_WKUP_IRQHandler + B RTC_WKUP_IRQHandler + + PUBWEAK FLASH_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +FLASH_IRQHandler + B FLASH_IRQHandler + + PUBWEAK RCC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RCC_IRQHandler + B RCC_IRQHandler + + PUBWEAK EXTI0_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI0_IRQHandler + B EXTI0_IRQHandler + + PUBWEAK EXTI1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI1_IRQHandler + B EXTI1_IRQHandler + + PUBWEAK EXTI2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI2_IRQHandler + B EXTI2_IRQHandler + + PUBWEAK EXTI3_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI3_IRQHandler + B EXTI3_IRQHandler + + PUBWEAK EXTI4_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI4_IRQHandler + B EXTI4_IRQHandler + + PUBWEAK DMA1_Channel1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel1_IRQHandler + B DMA1_Channel1_IRQHandler + + PUBWEAK DMA1_Channel2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel2_IRQHandler + B DMA1_Channel2_IRQHandler + + PUBWEAK DMA1_Channel3_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel3_IRQHandler + B DMA1_Channel3_IRQHandler + + PUBWEAK DMA1_Channel4_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel4_IRQHandler + B DMA1_Channel4_IRQHandler + + PUBWEAK DMA1_Channel5_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel5_IRQHandler + B DMA1_Channel5_IRQHandler + + PUBWEAK DMA1_Channel6_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel6_IRQHandler + B DMA1_Channel6_IRQHandler + + PUBWEAK DMA1_Channel7_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel7_IRQHandler + B DMA1_Channel7_IRQHandler + + PUBWEAK ADC1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +ADC1_IRQHandler + B ADC1_IRQHandler + + PUBWEAK C2SEV_PWR_C2H_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +C2SEV_PWR_C2H_IRQHandler + B C2SEV_PWR_C2H_IRQHandler + + PUBWEAK EXTI9_5_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI9_5_IRQHandler + B EXTI9_5_IRQHandler + + PUBWEAK TIM1_BRK_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_BRK_IRQHandler + B TIM1_BRK_IRQHandler + + PUBWEAK TIM1_UP_TIM16_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_UP_TIM16_IRQHandler + B TIM1_UP_TIM16_IRQHandler + + PUBWEAK TIM1_TRG_COM_TIM17_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_TRG_COM_TIM17_IRQHandler + B TIM1_TRG_COM_TIM17_IRQHandler + + PUBWEAK TIM1_CC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_CC_IRQHandler + B TIM1_CC_IRQHandler + + PUBWEAK TIM2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM2_IRQHandler + B TIM2_IRQHandler + + PUBWEAK PKA_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PKA_IRQHandler + B PKA_IRQHandler + + PUBWEAK I2C1_EV_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C1_EV_IRQHandler + B I2C1_EV_IRQHandler + + PUBWEAK I2C1_ER_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C1_ER_IRQHandler + B I2C1_ER_IRQHandler + + PUBWEAK SPI1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +SPI1_IRQHandler + B SPI1_IRQHandler + + PUBWEAK USART1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +USART1_IRQHandler + B USART1_IRQHandler + + PUBWEAK TSC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TSC_IRQHandler + B TSC_IRQHandler + + PUBWEAK EXTI15_10_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI15_10_IRQHandler + B EXTI15_10_IRQHandler + + PUBWEAK RTC_Alarm_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RTC_Alarm_IRQHandler + B RTC_Alarm_IRQHandler + + PUBWEAK PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + B PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + + PUBWEAK IPCC_C1_RX_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +IPCC_C1_RX_IRQHandler + B IPCC_C1_RX_IRQHandler + + PUBWEAK IPCC_C1_TX_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +IPCC_C1_TX_IRQHandler + B IPCC_C1_TX_IRQHandler + + PUBWEAK HSEM_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +HSEM_IRQHandler + B HSEM_IRQHandler + + PUBWEAK LPTIM1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LPTIM1_IRQHandler + B LPTIM1_IRQHandler + + PUBWEAK LPTIM2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LPTIM2_IRQHandler + B LPTIM2_IRQHandler + + PUBWEAK AES2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +AES2_IRQHandler + B AES2_IRQHandler + + PUBWEAK RNG_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RNG_IRQHandler + B RNG_IRQHandler + + PUBWEAK FPU_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +FPU_IRQHandler + B FPU_IRQHandler + + PUBWEAK DMAMUX1_OVR_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMAMUX1_OVR_IRQHandler + B DMAMUX1_OVR_IRQHandler + + END + +;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb55xx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb55xx_cm4.s new file mode 100644 index 0000000..1f886ff --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb55xx_cm4.s @@ -0,0 +1,517 @@ +;****************************************************************************** +;* File Name : startup_stm32wb55xx_cm4.s +;* Author : MCD Application Team +;* Description : M4 core vector table of the STM32WB55xx devices for the +;* IAR (EWARM) toolchain. +;* +;* This module performs: +;* - Set the initial SP +;* - Set the initial PC == _iar_program_start, +;* - Set the vector table entries with the exceptions ISR +;* address. +;* - Branches to main in the C library (which eventually +;* calls main()). +;* After Reset the Cortex-M4 processor is in Thread mode, +;* priority is Privileged, and the Stack is set to Main. +;****************************************************************************** +;* @attention +;* +;*

© Copyright (c) 2019 STMicroelectronics. +;* All rights reserved.

+;* +;* This software component is licensed by ST under BSD 3-Clause license, +;* the "License"; You may not use this file except in compliance with the +;* License. You may obtain a copy of the License at: +;* opensource.org/licenses/BSD-3-Clause +;* +;****************************************************************************** +; +; +; The modules in this file are included in the libraries, and may be replaced +; by any user-defined modules that define the PUBLIC symbol _program_start or +; a user defined start symbol. +; To override the cstartup defined in the library, simply add your modified +; version to the workbench project. +; +; The vector table is normally located at address 0. +; When debugging in RAM, it can be located in RAM, aligned to at least 2^6. +; The name "__vector_table" has special meaning for C-SPY: +; it is where the SP start value is found, and the NVIC vector +; table register (VTOR) is initialized to this address if != 0. +; +; Cortex-M version +; + + MODULE ?cstartup + + ;; Forward declaration of sections. + SECTION CSTACK:DATA:NOROOT(3) + + SECTION .intvec:CODE:NOROOT(2) + + EXTERN __iar_program_start + EXTERN SystemInit + PUBLIC __vector_table + + DATA +__vector_table + DCD sfe(CSTACK) + DCD Reset_Handler ; Reset Handler + + DCD NMI_Handler ; NMI Handler + DCD HardFault_Handler ; Hard Fault Handler + DCD MemManage_Handler ; MPU Fault Handler + DCD BusFault_Handler ; Bus Fault Handler + DCD UsageFault_Handler ; Usage Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; SVCall Handler + DCD DebugMon_Handler ; Debug Monitor Handler + DCD 0 ; Reserved + DCD PendSV_Handler ; PendSV Handler + DCD SysTick_Handler ; SysTick Handler + + ; External Interrupts + DCD WWDG_IRQHandler ; Window WatchDog + DCD PVD_PVM_IRQHandler ; PVD and PVM Interrupt + DCD TAMP_STAMP_LSECSS_IRQHandler ; RTC Tamper, TimeStamp Interrupts and LSECSS Interrupts + DCD RTC_WKUP_IRQHandler ; RTC Wakeup Interrupt + DCD FLASH_IRQHandler ; FLASH global Interrupt + DCD RCC_IRQHandler ; RCC Interrupt + DCD EXTI0_IRQHandler ; EXTI Line 0 Interrupt + DCD EXTI1_IRQHandler ; EXTI Line 1 Interrupt + DCD EXTI2_IRQHandler ; EXTI Line 2 Interrupt + DCD EXTI3_IRQHandler ; EXTI Line 3 Interrup + DCD EXTI4_IRQHandler ; EXTI Line 4 Interrupt + DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 Interrupt + DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 Interrupt + DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 Interrupt + DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 Interrupt + DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 Interrupt + DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 Interrupt + DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 Interrupt + DCD ADC1_IRQHandler ; ADC1 Interrupt + DCD USB_HP_IRQHandler ; USB High Priority Interrupt + DCD USB_LP_IRQHandler ; USB Low Priority Interrupt + DCD C2SEV_PWR_C2H_IRQHandler ; CPU M0+ SEV Interrupt + DCD COMP_IRQHandler ; COMP1 and COMP2 Interrupts + DCD EXTI9_5_IRQHandler ; EXTI Lines [9:5] Interrupt + DCD TIM1_BRK_IRQHandler ; TIM1 Break Interrupt + DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16 global Interrupts + DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Communication and TIM17 global Interrupts + DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare Interrupt + DCD TIM2_IRQHandler ; TIM2 Global Interrupt + DCD PKA_IRQHandler ; PKA Interrupt + DCD I2C1_EV_IRQHandler ; I2C1 Event Interrupt + DCD I2C1_ER_IRQHandler ; I2C1 Error Interrupt + DCD I2C3_EV_IRQHandler ; I2C3 Event Interrupt + DCD I2C3_ER_IRQHandler ; I2C3 Error Interrupt + DCD SPI1_IRQHandler ; SPI1 Interrupt + DCD SPI2_IRQHandler ; SPI2 Interrupt + DCD USART1_IRQHandler ; USART1 Interrupt + DCD LPUART1_IRQHandler ; LPUART1 Interrupt + DCD SAI1_IRQHandler ; SAI Interrupt + DCD TSC_IRQHandler ; TSC Interrupt + DCD EXTI15_10_IRQHandler ; EXTI Lines1[15:10 ]Interrupts + DCD RTC_Alarm_IRQHandler ; RTC Alarms (A and B) Interrupt + DCD CRS_IRQHandler ; CRS interrupt + DCD PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler ; WKUP Interrupt from PWR + DCD IPCC_C1_RX_IRQHandler ; IPCC CPU1 RX occupied interrupt + DCD IPCC_C1_TX_IRQHandler ; IPCC CPU1 RX free interrupt + DCD HSEM_IRQHandler ; HSEM0 Interrupt + DCD LPTIM1_IRQHandler ; LPTIM1 Interrupt + DCD LPTIM2_IRQHandler ; LPTIM2 Interrupt + DCD LCD_IRQHandler ; LCD Interrupt + DCD QUADSPI_IRQHandler ; QUADSPI Interrupt + DCD AES1_IRQHandler ; AES1 Interrupt + DCD AES2_IRQHandler ; AES2 Interrupt + DCD RNG_IRQHandler ; RNG1 Interrupt + DCD FPU_IRQHandler ; FPU Interrupt + DCD DMA2_Channel1_IRQHandler ; DMA2 Channel 1 Interrupt + DCD DMA2_Channel2_IRQHandler ; DMA2 Channel 2 Interrupt + DCD DMA2_Channel3_IRQHandler ; DMA2 Channel 3 Interrupt + DCD DMA2_Channel4_IRQHandler ; DMA2 Channel 4 Interrupt + DCD DMA2_Channel5_IRQHandler ; DMA2 Channel 5 Interrupt + DCD DMA2_Channel6_IRQHandler ; DMA2 Channel 6 Interrupt + DCD DMA2_Channel7_IRQHandler ; DMA2 Channel 7 Interrupt + DCD DMAMUX1_OVR_IRQHandler ; DMAMUX overrun Interrupt + +;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; +;; +;; Default interrupt handlers. +;; + THUMB + + PUBWEAK Reset_Handler + SECTION .text:CODE:NOROOT:REORDER(2) +Reset_Handler + LDR R0, =SystemInit + BLX R0 + LDR R0, =__iar_program_start + BX R0 + + PUBWEAK NMI_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +NMI_Handler + B NMI_Handler + + PUBWEAK HardFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +HardFault_Handler + B HardFault_Handler + + PUBWEAK MemManage_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +MemManage_Handler + B MemManage_Handler + + PUBWEAK BusFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +BusFault_Handler + B BusFault_Handler + + PUBWEAK UsageFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +UsageFault_Handler + B UsageFault_Handler + + PUBWEAK SVC_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +SVC_Handler + B SVC_Handler + + PUBWEAK DebugMon_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +DebugMon_Handler + B DebugMon_Handler + + PUBWEAK PendSV_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +PendSV_Handler + B PendSV_Handler + + PUBWEAK SysTick_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +SysTick_Handler + B SysTick_Handler + + PUBWEAK WWDG_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +WWDG_IRQHandler + B WWDG_IRQHandler + + PUBWEAK PVD_PVM_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PVD_PVM_IRQHandler + B PVD_PVM_IRQHandler + + PUBWEAK TAMP_STAMP_LSECSS_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TAMP_STAMP_LSECSS_IRQHandler + B TAMP_STAMP_LSECSS_IRQHandler + + PUBWEAK RTC_WKUP_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RTC_WKUP_IRQHandler + B RTC_WKUP_IRQHandler + + PUBWEAK FLASH_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +FLASH_IRQHandler + B FLASH_IRQHandler + + PUBWEAK RCC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RCC_IRQHandler + B RCC_IRQHandler + + PUBWEAK EXTI0_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI0_IRQHandler + B EXTI0_IRQHandler + + PUBWEAK EXTI1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI1_IRQHandler + B EXTI1_IRQHandler + + PUBWEAK EXTI2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI2_IRQHandler + B EXTI2_IRQHandler + + PUBWEAK EXTI3_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI3_IRQHandler + B EXTI3_IRQHandler + + PUBWEAK EXTI4_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI4_IRQHandler + B EXTI4_IRQHandler + + PUBWEAK DMA1_Channel1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel1_IRQHandler + B DMA1_Channel1_IRQHandler + + PUBWEAK DMA1_Channel2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel2_IRQHandler + B DMA1_Channel2_IRQHandler + + PUBWEAK DMA1_Channel3_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel3_IRQHandler + B DMA1_Channel3_IRQHandler + + PUBWEAK DMA1_Channel4_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel4_IRQHandler + B DMA1_Channel4_IRQHandler + + PUBWEAK DMA1_Channel5_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel5_IRQHandler + B DMA1_Channel5_IRQHandler + + PUBWEAK DMA1_Channel6_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel6_IRQHandler + B DMA1_Channel6_IRQHandler + + PUBWEAK DMA1_Channel7_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel7_IRQHandler + B DMA1_Channel7_IRQHandler + + PUBWEAK ADC1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +ADC1_IRQHandler + B ADC1_IRQHandler + + PUBWEAK USB_HP_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +USB_HP_IRQHandler + B USB_HP_IRQHandler + + PUBWEAK USB_LP_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +USB_LP_IRQHandler + B USB_LP_IRQHandler + + PUBWEAK C2SEV_PWR_C2H_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +C2SEV_PWR_C2H_IRQHandler + B C2SEV_PWR_C2H_IRQHandler + + PUBWEAK COMP_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +COMP_IRQHandler + B COMP_IRQHandler + + PUBWEAK EXTI9_5_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI9_5_IRQHandler + B EXTI9_5_IRQHandler + + PUBWEAK TIM1_BRK_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_BRK_IRQHandler + B TIM1_BRK_IRQHandler + + PUBWEAK TIM1_UP_TIM16_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_UP_TIM16_IRQHandler + B TIM1_UP_TIM16_IRQHandler + + PUBWEAK TIM1_TRG_COM_TIM17_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_TRG_COM_TIM17_IRQHandler + B TIM1_TRG_COM_TIM17_IRQHandler + + PUBWEAK TIM1_CC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_CC_IRQHandler + B TIM1_CC_IRQHandler + + PUBWEAK TIM2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM2_IRQHandler + B TIM2_IRQHandler + + PUBWEAK PKA_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PKA_IRQHandler + B PKA_IRQHandler + + PUBWEAK I2C1_EV_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C1_EV_IRQHandler + B I2C1_EV_IRQHandler + + PUBWEAK I2C1_ER_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C1_ER_IRQHandler + B I2C1_ER_IRQHandler + + PUBWEAK I2C3_EV_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C3_EV_IRQHandler + B I2C3_EV_IRQHandler + + PUBWEAK I2C3_ER_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C3_ER_IRQHandler + B I2C3_ER_IRQHandler + + PUBWEAK SPI1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +SPI1_IRQHandler + B SPI1_IRQHandler + + PUBWEAK SPI2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +SPI2_IRQHandler + B SPI2_IRQHandler + + PUBWEAK USART1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +USART1_IRQHandler + B USART1_IRQHandler + + PUBWEAK LPUART1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LPUART1_IRQHandler + B LPUART1_IRQHandler + + PUBWEAK SAI1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +SAI1_IRQHandler + B SAI1_IRQHandler + + PUBWEAK TSC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TSC_IRQHandler + B TSC_IRQHandler + + PUBWEAK EXTI15_10_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI15_10_IRQHandler + B EXTI15_10_IRQHandler + + PUBWEAK RTC_Alarm_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RTC_Alarm_IRQHandler + B RTC_Alarm_IRQHandler + + PUBWEAK CRS_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +CRS_IRQHandler + B CRS_IRQHandler + + PUBWEAK PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + B PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + + PUBWEAK IPCC_C1_RX_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +IPCC_C1_RX_IRQHandler + B IPCC_C1_RX_IRQHandler + + PUBWEAK IPCC_C1_TX_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +IPCC_C1_TX_IRQHandler + B IPCC_C1_TX_IRQHandler + + PUBWEAK HSEM_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +HSEM_IRQHandler + B HSEM_IRQHandler + + PUBWEAK LPTIM1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LPTIM1_IRQHandler + B LPTIM1_IRQHandler + + PUBWEAK LPTIM2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LPTIM2_IRQHandler + B LPTIM2_IRQHandler + + PUBWEAK LCD_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LCD_IRQHandler + B LCD_IRQHandler + + PUBWEAK QUADSPI_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +QUADSPI_IRQHandler + B QUADSPI_IRQHandler + + PUBWEAK AES1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +AES1_IRQHandler + B AES1_IRQHandler + + PUBWEAK AES2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +AES2_IRQHandler + B AES2_IRQHandler + + PUBWEAK RNG_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RNG_IRQHandler + B RNG_IRQHandler + + PUBWEAK FPU_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +FPU_IRQHandler + B FPU_IRQHandler + + PUBWEAK DMA2_Channel1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel1_IRQHandler + B DMA2_Channel1_IRQHandler + + PUBWEAK DMA2_Channel2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel2_IRQHandler + B DMA2_Channel2_IRQHandler + + PUBWEAK DMA2_Channel3_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel3_IRQHandler + B DMA2_Channel3_IRQHandler + + PUBWEAK DMA2_Channel4_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel4_IRQHandler + B DMA2_Channel4_IRQHandler + + PUBWEAK DMA2_Channel5_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel5_IRQHandler + B DMA2_Channel5_IRQHandler + + PUBWEAK DMA2_Channel6_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel6_IRQHandler + B DMA2_Channel6_IRQHandler + + PUBWEAK DMA2_Channel7_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel7_IRQHandler + B DMA2_Channel7_IRQHandler + + PUBWEAK DMAMUX1_OVR_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMAMUX1_OVR_IRQHandler + B DMAMUX1_OVR_IRQHandler + + END + +;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb5mxx_cm4.s b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb5mxx_cm4.s new file mode 100644 index 0000000..6d2a51d --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/iar/startup_stm32wb5mxx_cm4.s @@ -0,0 +1,517 @@ +;****************************************************************************** +;* File Name : startup_stm32wb5mxx_cm4.s +;* Author : MCD Application Team +;* Description : M4 core vector table of the STM32WB5Mxx devices for the +;* IAR (EWARM) toolchain. +;* +;* This module performs: +;* - Set the initial SP +;* - Set the initial PC == _iar_program_start, +;* - Set the vector table entries with the exceptions ISR +;* address. +;* - Branches to main in the C library (which eventually +;* calls main()). +;* After Reset the Cortex-M4 processor is in Thread mode, +;* priority is Privileged, and the Stack is set to Main. +;****************************************************************************** +;* @attention +;* +;*

© Copyright (c) 2019 STMicroelectronics. +;* All rights reserved.

+;* +;* This software component is licensed by ST under BSD 3-Clause license, +;* the "License"; You may not use this file except in compliance with the +;* License. You may obtain a copy of the License at: +;* opensource.org/licenses/BSD-3-Clause +;* +;****************************************************************************** +; +; +; The modules in this file are included in the libraries, and may be replaced +; by any user-defined modules that define the PUBLIC symbol _program_start or +; a user defined start symbol. +; To override the cstartup defined in the library, simply add your modified +; version to the workbench project. +; +; The vector table is normally located at address 0. +; When debugging in RAM, it can be located in RAM, aligned to at least 2^6. +; The name "__vector_table" has special meaning for C-SPY: +; it is where the SP start value is found, and the NVIC vector +; table register (VTOR) is initialized to this address if != 0. +; +; Cortex-M version +; + + MODULE ?cstartup + + ;; Forward declaration of sections. + SECTION CSTACK:DATA:NOROOT(3) + + SECTION .intvec:CODE:NOROOT(2) + + EXTERN __iar_program_start + EXTERN SystemInit + PUBLIC __vector_table + + DATA +__vector_table + DCD sfe(CSTACK) + DCD Reset_Handler ; Reset Handler + + DCD NMI_Handler ; NMI Handler + DCD HardFault_Handler ; Hard Fault Handler + DCD MemManage_Handler ; MPU Fault Handler + DCD BusFault_Handler ; Bus Fault Handler + DCD UsageFault_Handler ; Usage Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; SVCall Handler + DCD DebugMon_Handler ; Debug Monitor Handler + DCD 0 ; Reserved + DCD PendSV_Handler ; PendSV Handler + DCD SysTick_Handler ; SysTick Handler + + ; External Interrupts + DCD WWDG_IRQHandler ; Window WatchDog + DCD PVD_PVM_IRQHandler ; PVD and PVM Interrupt + DCD TAMP_STAMP_LSECSS_IRQHandler ; RTC Tamper, TimeStamp Interrupts and LSECSS Interrupts + DCD RTC_WKUP_IRQHandler ; RTC Wakeup Interrupt + DCD FLASH_IRQHandler ; FLASH global Interrupt + DCD RCC_IRQHandler ; RCC Interrupt + DCD EXTI0_IRQHandler ; EXTI Line 0 Interrupt + DCD EXTI1_IRQHandler ; EXTI Line 1 Interrupt + DCD EXTI2_IRQHandler ; EXTI Line 2 Interrupt + DCD EXTI3_IRQHandler ; EXTI Line 3 Interrup + DCD EXTI4_IRQHandler ; EXTI Line 4 Interrupt + DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 Interrupt + DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 Interrupt + DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 Interrupt + DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 Interrupt + DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 Interrupt + DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 Interrupt + DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 Interrupt + DCD ADC1_IRQHandler ; ADC1 Interrupt + DCD USB_HP_IRQHandler ; USB High Priority Interrupt + DCD USB_LP_IRQHandler ; USB Low Priority Interrupt + DCD C2SEV_PWR_C2H_IRQHandler ; CPU M0+ SEV Interrupt + DCD COMP_IRQHandler ; COMP1 and COMP2 Interrupts + DCD EXTI9_5_IRQHandler ; EXTI Lines [9:5] Interrupt + DCD TIM1_BRK_IRQHandler ; TIM1 Break Interrupt + DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16 global Interrupts + DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Communication and TIM17 global Interrupts + DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare Interrupt + DCD TIM2_IRQHandler ; TIM2 Global Interrupt + DCD PKA_IRQHandler ; PKA Interrupt + DCD I2C1_EV_IRQHandler ; I2C1 Event Interrupt + DCD I2C1_ER_IRQHandler ; I2C1 Error Interrupt + DCD I2C3_EV_IRQHandler ; I2C3 Event Interrupt + DCD I2C3_ER_IRQHandler ; I2C3 Error Interrupt + DCD SPI1_IRQHandler ; SPI1 Interrupt + DCD SPI2_IRQHandler ; SPI2 Interrupt + DCD USART1_IRQHandler ; USART1 Interrupt + DCD LPUART1_IRQHandler ; LPUART1 Interrupt + DCD SAI1_IRQHandler ; SAI Interrupt + DCD TSC_IRQHandler ; TSC Interrupt + DCD EXTI15_10_IRQHandler ; EXTI Lines1[15:10 ]Interrupts + DCD RTC_Alarm_IRQHandler ; RTC Alarms (A and B) Interrupt + DCD CRS_IRQHandler ; CRS interrupt + DCD PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler ; WKUP Interrupt from PWR + DCD IPCC_C1_RX_IRQHandler ; IPCC CPU1 RX occupied interrupt + DCD IPCC_C1_TX_IRQHandler ; IPCC CPU1 RX free interrupt + DCD HSEM_IRQHandler ; HSEM0 Interrupt + DCD LPTIM1_IRQHandler ; LPTIM1 Interrupt + DCD LPTIM2_IRQHandler ; LPTIM2 Interrupt + DCD LCD_IRQHandler ; LCD Interrupt + DCD QUADSPI_IRQHandler ; QUADSPI Interrupt + DCD AES1_IRQHandler ; AES1 Interrupt + DCD AES2_IRQHandler ; AES2 Interrupt + DCD RNG_IRQHandler ; RNG1 Interrupt + DCD FPU_IRQHandler ; FPU Interrupt + DCD DMA2_Channel1_IRQHandler ; DMA2 Channel 1 Interrupt + DCD DMA2_Channel2_IRQHandler ; DMA2 Channel 2 Interrupt + DCD DMA2_Channel3_IRQHandler ; DMA2 Channel 3 Interrupt + DCD DMA2_Channel4_IRQHandler ; DMA2 Channel 4 Interrupt + DCD DMA2_Channel5_IRQHandler ; DMA2 Channel 5 Interrupt + DCD DMA2_Channel6_IRQHandler ; DMA2 Channel 6 Interrupt + DCD DMA2_Channel7_IRQHandler ; DMA2 Channel 7 Interrupt + DCD DMAMUX1_OVR_IRQHandler ; DMAMUX overrun Interrupt + +;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;; +;; +;; Default interrupt handlers. +;; + THUMB + + PUBWEAK Reset_Handler + SECTION .text:CODE:NOROOT:REORDER(2) +Reset_Handler + LDR R0, =SystemInit + BLX R0 + LDR R0, =__iar_program_start + BX R0 + + PUBWEAK NMI_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +NMI_Handler + B NMI_Handler + + PUBWEAK HardFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +HardFault_Handler + B HardFault_Handler + + PUBWEAK MemManage_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +MemManage_Handler + B MemManage_Handler + + PUBWEAK BusFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +BusFault_Handler + B BusFault_Handler + + PUBWEAK UsageFault_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +UsageFault_Handler + B UsageFault_Handler + + PUBWEAK SVC_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +SVC_Handler + B SVC_Handler + + PUBWEAK DebugMon_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +DebugMon_Handler + B DebugMon_Handler + + PUBWEAK PendSV_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +PendSV_Handler + B PendSV_Handler + + PUBWEAK SysTick_Handler + SECTION .text:CODE:NOROOT:REORDER(1) +SysTick_Handler + B SysTick_Handler + + PUBWEAK WWDG_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +WWDG_IRQHandler + B WWDG_IRQHandler + + PUBWEAK PVD_PVM_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PVD_PVM_IRQHandler + B PVD_PVM_IRQHandler + + PUBWEAK TAMP_STAMP_LSECSS_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TAMP_STAMP_LSECSS_IRQHandler + B TAMP_STAMP_LSECSS_IRQHandler + + PUBWEAK RTC_WKUP_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RTC_WKUP_IRQHandler + B RTC_WKUP_IRQHandler + + PUBWEAK FLASH_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +FLASH_IRQHandler + B FLASH_IRQHandler + + PUBWEAK RCC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RCC_IRQHandler + B RCC_IRQHandler + + PUBWEAK EXTI0_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI0_IRQHandler + B EXTI0_IRQHandler + + PUBWEAK EXTI1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI1_IRQHandler + B EXTI1_IRQHandler + + PUBWEAK EXTI2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI2_IRQHandler + B EXTI2_IRQHandler + + PUBWEAK EXTI3_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI3_IRQHandler + B EXTI3_IRQHandler + + PUBWEAK EXTI4_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI4_IRQHandler + B EXTI4_IRQHandler + + PUBWEAK DMA1_Channel1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel1_IRQHandler + B DMA1_Channel1_IRQHandler + + PUBWEAK DMA1_Channel2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel2_IRQHandler + B DMA1_Channel2_IRQHandler + + PUBWEAK DMA1_Channel3_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel3_IRQHandler + B DMA1_Channel3_IRQHandler + + PUBWEAK DMA1_Channel4_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel4_IRQHandler + B DMA1_Channel4_IRQHandler + + PUBWEAK DMA1_Channel5_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel5_IRQHandler + B DMA1_Channel5_IRQHandler + + PUBWEAK DMA1_Channel6_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel6_IRQHandler + B DMA1_Channel6_IRQHandler + + PUBWEAK DMA1_Channel7_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA1_Channel7_IRQHandler + B DMA1_Channel7_IRQHandler + + PUBWEAK ADC1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +ADC1_IRQHandler + B ADC1_IRQHandler + + PUBWEAK USB_HP_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +USB_HP_IRQHandler + B USB_HP_IRQHandler + + PUBWEAK USB_LP_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +USB_LP_IRQHandler + B USB_LP_IRQHandler + + PUBWEAK C2SEV_PWR_C2H_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +C2SEV_PWR_C2H_IRQHandler + B C2SEV_PWR_C2H_IRQHandler + + PUBWEAK COMP_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +COMP_IRQHandler + B COMP_IRQHandler + + PUBWEAK EXTI9_5_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI9_5_IRQHandler + B EXTI9_5_IRQHandler + + PUBWEAK TIM1_BRK_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_BRK_IRQHandler + B TIM1_BRK_IRQHandler + + PUBWEAK TIM1_UP_TIM16_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_UP_TIM16_IRQHandler + B TIM1_UP_TIM16_IRQHandler + + PUBWEAK TIM1_TRG_COM_TIM17_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_TRG_COM_TIM17_IRQHandler + B TIM1_TRG_COM_TIM17_IRQHandler + + PUBWEAK TIM1_CC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM1_CC_IRQHandler + B TIM1_CC_IRQHandler + + PUBWEAK TIM2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TIM2_IRQHandler + B TIM2_IRQHandler + + PUBWEAK PKA_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PKA_IRQHandler + B PKA_IRQHandler + + PUBWEAK I2C1_EV_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C1_EV_IRQHandler + B I2C1_EV_IRQHandler + + PUBWEAK I2C1_ER_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C1_ER_IRQHandler + B I2C1_ER_IRQHandler + + PUBWEAK I2C3_EV_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C3_EV_IRQHandler + B I2C3_EV_IRQHandler + + PUBWEAK I2C3_ER_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +I2C3_ER_IRQHandler + B I2C3_ER_IRQHandler + + PUBWEAK SPI1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +SPI1_IRQHandler + B SPI1_IRQHandler + + PUBWEAK SPI2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +SPI2_IRQHandler + B SPI2_IRQHandler + + PUBWEAK USART1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +USART1_IRQHandler + B USART1_IRQHandler + + PUBWEAK LPUART1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LPUART1_IRQHandler + B LPUART1_IRQHandler + + PUBWEAK SAI1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +SAI1_IRQHandler + B SAI1_IRQHandler + + PUBWEAK TSC_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +TSC_IRQHandler + B TSC_IRQHandler + + PUBWEAK EXTI15_10_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +EXTI15_10_IRQHandler + B EXTI15_10_IRQHandler + + PUBWEAK RTC_Alarm_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RTC_Alarm_IRQHandler + B RTC_Alarm_IRQHandler + + PUBWEAK CRS_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +CRS_IRQHandler + B CRS_IRQHandler + + PUBWEAK PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + B PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + + PUBWEAK IPCC_C1_RX_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +IPCC_C1_RX_IRQHandler + B IPCC_C1_RX_IRQHandler + + PUBWEAK IPCC_C1_TX_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +IPCC_C1_TX_IRQHandler + B IPCC_C1_TX_IRQHandler + + PUBWEAK HSEM_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +HSEM_IRQHandler + B HSEM_IRQHandler + + PUBWEAK LPTIM1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LPTIM1_IRQHandler + B LPTIM1_IRQHandler + + PUBWEAK LPTIM2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LPTIM2_IRQHandler + B LPTIM2_IRQHandler + + PUBWEAK LCD_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +LCD_IRQHandler + B LCD_IRQHandler + + PUBWEAK QUADSPI_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +QUADSPI_IRQHandler + B QUADSPI_IRQHandler + + PUBWEAK AES1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +AES1_IRQHandler + B AES1_IRQHandler + + PUBWEAK AES2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +AES2_IRQHandler + B AES2_IRQHandler + + PUBWEAK RNG_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +RNG_IRQHandler + B RNG_IRQHandler + + PUBWEAK FPU_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +FPU_IRQHandler + B FPU_IRQHandler + + PUBWEAK DMA2_Channel1_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel1_IRQHandler + B DMA2_Channel1_IRQHandler + + PUBWEAK DMA2_Channel2_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel2_IRQHandler + B DMA2_Channel2_IRQHandler + + PUBWEAK DMA2_Channel3_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel3_IRQHandler + B DMA2_Channel3_IRQHandler + + PUBWEAK DMA2_Channel4_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel4_IRQHandler + B DMA2_Channel4_IRQHandler + + PUBWEAK DMA2_Channel5_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel5_IRQHandler + B DMA2_Channel5_IRQHandler + + PUBWEAK DMA2_Channel6_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel6_IRQHandler + B DMA2_Channel6_IRQHandler + + PUBWEAK DMA2_Channel7_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMA2_Channel7_IRQHandler + B DMA2_Channel7_IRQHandler + + PUBWEAK DMAMUX1_OVR_IRQHandler + SECTION .text:CODE:NOROOT:REORDER(1) +DMAMUX1_OVR_IRQHandler + B DMAMUX1_OVR_IRQHandler + + END + +;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** diff --git a/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/system_stm32wbxx.c b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/system_stm32wbxx.c new file mode 100644 index 0000000..4cb9e0e --- /dev/null +++ b/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/system_stm32wbxx.c @@ -0,0 +1,357 @@ +/** + ****************************************************************************** + * @file system_stm32wbxx.c + * @author MCD Application Team + * @brief CMSIS Cortex Device Peripheral Access Layer System Source File + * + * This file provides two functions and one global variable to be called from + * user application: + * - SystemInit(): This function is called at startup just after reset and + * before branch to main program. This call is made inside + * the "startup_stm32wbxx.s" file. + * + * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used + * by the user application to setup the SysTick + * timer or configure other parameters. + * + * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must + * be called whenever the core clock is changed + * during program execution. + * + * After each device reset the MSI (4 MHz) is used as system clock source. + * Then SystemInit() function is called, in "startup_stm32wbxx.s" file, to + * configure the system clock before to branch to main program. + * + * This file configures the system clock as follows: + *============================================================================= + *----------------------------------------------------------------------------- + * System Clock source | MSI + *----------------------------------------------------------------------------- + * SYSCLK(Hz) | 4000000 + *----------------------------------------------------------------------------- + * HCLK(Hz) | 4000000 + *----------------------------------------------------------------------------- + * AHB Prescaler | 1 + *----------------------------------------------------------------------------- + * APB1 Prescaler | 1 + *----------------------------------------------------------------------------- + * APB2 Prescaler | 1 + *----------------------------------------------------------------------------- + * PLL_M | 1 + *----------------------------------------------------------------------------- + * PLL_N | 8 + *----------------------------------------------------------------------------- + * PLL_P | 7 + *----------------------------------------------------------------------------- + * PLL_Q | 2 + *----------------------------------------------------------------------------- + * PLL_R | 2 + *----------------------------------------------------------------------------- + * PLLSAI1_P | NA + *----------------------------------------------------------------------------- + * PLLSAI1_Q | NA + *----------------------------------------------------------------------------- + * PLLSAI1_R | NA + *----------------------------------------------------------------------------- + * Require 48MHz for USB OTG FS, | Disabled + * SDIO and RNG clock | + *----------------------------------------------------------------------------- + *============================================================================= + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32WBxx_system + * @{ + */ + +/** @addtogroup stm32WBxx_System_Private_Includes + * @{ + */ + +#include "stm32wbxx.h" + +#if !defined (HSE_VALUE) + #define HSE_VALUE (32000000UL) /*!< Value of the External oscillator in Hz */ +#endif /* HSE_VALUE */ + +#if !defined (MSI_VALUE) + #define MSI_VALUE (4000000UL) /*!< Value of the Internal oscillator in Hz*/ +#endif /* MSI_VALUE */ + +#if !defined (HSI_VALUE) + #define HSI_VALUE (16000000UL) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI_VALUE */ + +#if !defined (LSI_VALUE) + #define LSI_VALUE (32000UL) /*!< Value of LSI in Hz*/ +#endif /* LSI_VALUE */ + +#if !defined (LSE_VALUE) + #define LSE_VALUE (32768UL) /*!< Value of LSE in Hz*/ +#endif /* LSE_VALUE */ + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_TypesDefinitions + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_Defines + * @{ + */ + +/*!< Uncomment the following line if you need to relocate your vector Table in + Internal SRAM. */ +/* #define VECT_TAB_SRAM */ +#define VECT_TAB_OFFSET 0x0U /*!< Vector Table base offset field. + This value must be a multiple of 0x200. */ + +#define VECT_TAB_BASE_ADDRESS SRAM1_BASE /*!< Vector Table base offset field. + This value must be a multiple of 0x200. */ +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_Macros + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_Variables + * @{ + */ + /* The SystemCoreClock variable is updated in three ways: + 1) by calling CMSIS function SystemCoreClockUpdate() + 2) by calling HAL API function HAL_RCC_GetHCLKFreq() + 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency + Note: If you use this function to configure the system clock; then there + is no need to call the 2 first functions listed above, since SystemCoreClock + variable is updated automatically. + */ + uint32_t SystemCoreClock = 4000000UL ; /*CPU1: M4 on MSI clock after startup (4MHz)*/ + + const uint32_t AHBPrescTable[16UL] = {1UL, 3UL, 5UL, 1UL, 1UL, 6UL, 10UL, 32UL, 2UL, 4UL, 8UL, 16UL, 64UL, 128UL, 256UL, 512UL}; + + const uint32_t APBPrescTable[8UL] = {0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL}; + + const uint32_t MSIRangeTable[16UL] = {100000UL, 200000UL, 400000UL, 800000UL, 1000000UL, 2000000UL, \ + 4000000UL, 8000000UL, 16000000UL, 24000000UL, 32000000UL, 48000000UL, 0UL, 0UL, 0UL, 0UL}; /* 0UL values are incorrect cases */ + +#if defined(STM32WB55xx) || defined(STM32WB5Mxx) || defined(STM32WB35xx) + const uint32_t SmpsPrescalerTable[4UL][6UL]={{1UL,3UL,2UL,2UL,1UL,2UL}, \ + {2UL,6UL,4UL,3UL,2UL,4UL}, \ + {4UL,12UL,8UL,6UL,4UL,8UL}, \ + {4UL,12UL,8UL,6UL,4UL,8UL}}; +#endif + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_FunctionPrototypes + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_Functions + * @{ + */ + +/** + * @brief Setup the microcontroller system. + * @param None + * @retval None + */ +void SystemInit(void) +{ + /* Configure the Vector Table location add offset address ------------------*/ +#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS) + /* program in SRAMx */ + SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAMx for CPU1 */ +#else /* program in FLASH */ + SCB->VTOR = VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */ +#endif + + /* FPU settings ------------------------------------------------------------*/ + #if (__FPU_PRESENT == 1) && (__FPU_USED == 1) + SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL))); /* set CP10 and CP11 Full Access */ + #endif + + /* Reset the RCC clock configuration to the default reset state ------------*/ + /* Set MSION bit */ + RCC->CR |= RCC_CR_MSION; + + /* Reset CFGR register */ + RCC->CFGR = 0x00070000U; + + /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */ + RCC->CR &= (uint32_t)0xFAF6FEFBU; + + /*!< Reset LSI1 and LSI2 bits */ + RCC->CSR &= (uint32_t)0xFFFFFFFAU; + + /*!< Reset HSI48ON bit */ + RCC->CRRCR &= (uint32_t)0xFFFFFFFEU; + + /* Reset PLLCFGR register */ + RCC->PLLCFGR = 0x22041000U; + +#if defined(STM32WB55xx) || defined(STM32WB5Mxx) + /* Reset PLLSAI1CFGR register */ + RCC->PLLSAI1CFGR = 0x22041000U; +#endif + + /* Reset HSEBYP bit */ + RCC->CR &= 0xFFFBFFFFU; + + /* Disable all interrupts */ + RCC->CIER = 0x00000000; +} + +/** + * @brief Update SystemCoreClock variable according to Clock Register Values. + * The SystemCoreClock variable contains the core clock (HCLK), it can + * be used by the user application to setup the SysTick timer or configure + * other parameters. + * + * @note Each time the core clock (HCLK) changes, this function must be called + * to update SystemCoreClock variable value. Otherwise, any configuration + * based on this variable will be incorrect. + * + * @note - The system frequency computed by this function is not the real + * frequency in the chip. It is calculated based on the predefined + * constant and the selected clock source: + * + * - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*) + * + * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**) + * + * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***) + * + * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***) + * or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors. + * + * (*) MSI_VALUE is a constant defined in stm32wbxx_hal.h file (default value + * 4 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * + * (**) HSI_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value + * 16 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * + * (***) HSE_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value + * 32 MHz), user has to ensure that HSE_VALUE is same as the real + * frequency of the crystal used. Otherwise, this function may + * have wrong result. + * + * - The result of this function could be not correct when using fractional + * value for HSE crystal. + * + * @param None + * @retval None + */ +void SystemCoreClockUpdate(void) +{ + uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm; + + /* Get MSI Range frequency--------------------------------------------------*/ + + /*MSI frequency range in Hz*/ + msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos]; + + /* Get SYSCLK source -------------------------------------------------------*/ + switch (RCC->CFGR & RCC_CFGR_SWS) + { + case 0x00: /* MSI used as system clock source */ + SystemCoreClock = msirange; + break; + + case 0x04: /* HSI used as system clock source */ + /* HSI used as system clock source */ + SystemCoreClock = HSI_VALUE; + break; + + case 0x08: /* HSE used as system clock source */ + SystemCoreClock = HSE_VALUE; + break; + + case 0x0C: /* PLL used as system clock source */ + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN + SYSCLK = PLL_VCO / PLLR + */ + pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC); + pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ; + + if(pllsource == 0x02UL) /* HSI used as PLL clock source */ + { + pllvco = (HSI_VALUE / pllm); + } + else if(pllsource == 0x03UL) /* HSE used as PLL clock source */ + { + pllvco = (HSE_VALUE / pllm); + } + else /* MSI used as PLL clock source */ + { + pllvco = (msirange / pllm); + } + + pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos); + pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL); + + SystemCoreClock = pllvco/pllr; + break; + + default: + SystemCoreClock = msirange; + break; + } + + /* Compute HCLK clock frequency --------------------------------------------*/ + /* Get HCLK1 prescaler */ + tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)]; + /* HCLK clock frequency */ + SystemCoreClock = SystemCoreClock / tmp; + +} + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/CMSIS/Include/cmsis_armcc.h b/Drivers/CMSIS/Include/cmsis_armcc.h new file mode 100644 index 0000000..4d9d064 --- /dev/null +++ b/Drivers/CMSIS/Include/cmsis_armcc.h @@ -0,0 +1,865 @@ +/**************************************************************************//** + * @file cmsis_armcc.h + * @brief CMSIS compiler ARMCC (Arm Compiler 5) header file + * @version V5.0.4 + * @date 10. January 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_ARMCC_H +#define __CMSIS_ARMCC_H + + +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677) + #error "Please use Arm Compiler Toolchain V4.0.677 or later!" +#endif + +/* CMSIS compiler control architecture macros */ +#if ((defined (__TARGET_ARCH_6_M ) && (__TARGET_ARCH_6_M == 1)) || \ + (defined (__TARGET_ARCH_6S_M ) && (__TARGET_ARCH_6S_M == 1)) ) + #define __ARM_ARCH_6M__ 1 +#endif + +#if (defined (__TARGET_ARCH_7_M ) && (__TARGET_ARCH_7_M == 1)) + #define __ARM_ARCH_7M__ 1 +#endif + +#if (defined (__TARGET_ARCH_7E_M) && (__TARGET_ARCH_7E_M == 1)) + #define __ARM_ARCH_7EM__ 1 +#endif + + /* __ARM_ARCH_8M_BASE__ not applicable */ + /* __ARM_ARCH_8M_MAIN__ not applicable */ + + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE __inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static __inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE static __forceinline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __declspec(noreturn) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed)) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT __packed struct +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION __packed union +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #define __UNALIGNED_UINT32(x) (*((__packed uint32_t *)(x))) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #define __UNALIGNED_UINT16_WRITE(addr, val) ((*((__packed uint16_t *)(addr))) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #define __UNALIGNED_UINT16_READ(addr) (*((const __packed uint16_t *)(addr))) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #define __UNALIGNED_UINT32_WRITE(addr, val) ((*((__packed uint32_t *)(addr))) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #define __UNALIGNED_UINT32_READ(addr) (*((const __packed uint32_t *)(addr))) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __enable_irq(); */ + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __disable_irq(); */ + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_INLINE uint32_t __get_CONTROL(void) +{ + register uint32_t __regControl __ASM("control"); + return(__regControl); +} + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_INLINE void __set_CONTROL(uint32_t control) +{ + register uint32_t __regControl __ASM("control"); + __regControl = control; +} + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_INLINE uint32_t __get_IPSR(void) +{ + register uint32_t __regIPSR __ASM("ipsr"); + return(__regIPSR); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_INLINE uint32_t __get_APSR(void) +{ + register uint32_t __regAPSR __ASM("apsr"); + return(__regAPSR); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_INLINE uint32_t __get_xPSR(void) +{ + register uint32_t __regXPSR __ASM("xpsr"); + return(__regXPSR); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_INLINE uint32_t __get_PSP(void) +{ + register uint32_t __regProcessStackPointer __ASM("psp"); + return(__regProcessStackPointer); +} + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack) +{ + register uint32_t __regProcessStackPointer __ASM("psp"); + __regProcessStackPointer = topOfProcStack; +} + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_INLINE uint32_t __get_MSP(void) +{ + register uint32_t __regMainStackPointer __ASM("msp"); + return(__regMainStackPointer); +} + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack) +{ + register uint32_t __regMainStackPointer __ASM("msp"); + __regMainStackPointer = topOfMainStack; +} + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_INLINE uint32_t __get_PRIMASK(void) +{ + register uint32_t __regPriMask __ASM("primask"); + return(__regPriMask); +} + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_INLINE void __set_PRIMASK(uint32_t priMask) +{ + register uint32_t __regPriMask __ASM("primask"); + __regPriMask = (priMask); +} + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __enable_fault_irq __enable_fiq + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __disable_fault_irq __disable_fiq + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_INLINE uint32_t __get_BASEPRI(void) +{ + register uint32_t __regBasePri __ASM("basepri"); + return(__regBasePri); +} + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_INLINE void __set_BASEPRI(uint32_t basePri) +{ + register uint32_t __regBasePri __ASM("basepri"); + __regBasePri = (basePri & 0xFFU); +} + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + register uint32_t __regBasePriMax __ASM("basepri_max"); + __regBasePriMax = (basePri & 0xFFU); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_INLINE uint32_t __get_FAULTMASK(void) +{ + register uint32_t __regFaultMask __ASM("faultmask"); + return(__regFaultMask); +} + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask) +{ + register uint32_t __regFaultMask __ASM("faultmask"); + __regFaultMask = (faultMask & (uint32_t)1U); +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ + + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +__STATIC_INLINE uint32_t __get_FPSCR(void) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) + register uint32_t __regfpscr __ASM("fpscr"); + return(__regfpscr); +#else + return(0U); +#endif +} + + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +__STATIC_INLINE void __set_FPSCR(uint32_t fpscr) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) + register uint32_t __regfpscr __ASM("fpscr"); + __regfpscr = (fpscr); +#else + (void)fpscr; +#endif +} + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP __nop + + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI __wfi + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE __wfe + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV __sev + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +#define __ISB() do {\ + __schedule_barrier();\ + __isb(0xF);\ + __schedule_barrier();\ + } while (0U) + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +#define __DSB() do {\ + __schedule_barrier();\ + __dsb(0xF);\ + __schedule_barrier();\ + } while (0U) + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +#define __DMB() do {\ + __schedule_barrier();\ + __dmb(0xF);\ + __schedule_barrier();\ + } while (0U) + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV __rev + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value) +{ + rev16 r0, r0 + bx lr +} +#endif + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int16_t __REVSH(int16_t value) +{ + revsh r0, r0 + bx lr +} +#endif + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +#define __ROR __ror + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __breakpoint(value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + #define __RBIT __rbit +#else +__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value) +{ + uint32_t result; + uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */ + + result = value; /* r will be reversed bits of v; first get LSB of v */ + for (value >>= 1U; value != 0U; value >>= 1U) + { + result <<= 1U; + result |= value & 1U; + s--; + } + result <<= s; /* shift when v's highest bits are zero */ + return result; +} +#endif + + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +#define __CLZ __clz + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXB(ptr) ((uint8_t ) __ldrex(ptr)) +#else + #define __LDREXB(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXH(ptr) ((uint16_t) __ldrex(ptr)) +#else + #define __LDREXH(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __LDREXW(ptr) ((uint32_t ) __ldrex(ptr)) +#else + #define __LDREXW(ptr) _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr)) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXB(value, ptr) __strex(value, ptr) +#else + #define __STREXB(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXH(value, ptr) __strex(value, ptr) +#else + #define __STREXH(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020) + #define __STREXW(value, ptr) __strex(value, ptr) +#else + #define __STREXW(value, ptr) _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr) _Pragma("pop") +#endif + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +#define __CLREX __clrex + + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT __ssat + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT __usat + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +#ifndef __NO_EMBEDDED_ASM +__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value) +{ + rrx r0, r0 + bx lr +} +#endif + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDRBT(ptr) ((uint8_t ) __ldrt(ptr)) + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDRHT(ptr) ((uint16_t) __ldrt(ptr)) + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDRT(ptr) ((uint32_t ) __ldrt(ptr)) + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRBT(value, ptr) __strt(value, ptr) + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRHT(value, ptr) __strt(value, ptr) + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +#define __STRT(value, ptr) __strt(value, ptr) + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__attribute__((always_inline)) __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) + +#define __SADD8 __sadd8 +#define __QADD8 __qadd8 +#define __SHADD8 __shadd8 +#define __UADD8 __uadd8 +#define __UQADD8 __uqadd8 +#define __UHADD8 __uhadd8 +#define __SSUB8 __ssub8 +#define __QSUB8 __qsub8 +#define __SHSUB8 __shsub8 +#define __USUB8 __usub8 +#define __UQSUB8 __uqsub8 +#define __UHSUB8 __uhsub8 +#define __SADD16 __sadd16 +#define __QADD16 __qadd16 +#define __SHADD16 __shadd16 +#define __UADD16 __uadd16 +#define __UQADD16 __uqadd16 +#define __UHADD16 __uhadd16 +#define __SSUB16 __ssub16 +#define __QSUB16 __qsub16 +#define __SHSUB16 __shsub16 +#define __USUB16 __usub16 +#define __UQSUB16 __uqsub16 +#define __UHSUB16 __uhsub16 +#define __SASX __sasx +#define __QASX __qasx +#define __SHASX __shasx +#define __UASX __uasx +#define __UQASX __uqasx +#define __UHASX __uhasx +#define __SSAX __ssax +#define __QSAX __qsax +#define __SHSAX __shsax +#define __USAX __usax +#define __UQSAX __uqsax +#define __UHSAX __uhsax +#define __USAD8 __usad8 +#define __USADA8 __usada8 +#define __SSAT16 __ssat16 +#define __USAT16 __usat16 +#define __UXTB16 __uxtb16 +#define __UXTAB16 __uxtab16 +#define __SXTB16 __sxtb16 +#define __SXTAB16 __sxtab16 +#define __SMUAD __smuad +#define __SMUADX __smuadx +#define __SMLAD __smlad +#define __SMLADX __smladx +#define __SMLALD __smlald +#define __SMLALDX __smlaldx +#define __SMUSD __smusd +#define __SMUSDX __smusdx +#define __SMLSD __smlsd +#define __SMLSDX __smlsdx +#define __SMLSLD __smlsld +#define __SMLSLDX __smlsldx +#define __SEL __sel +#define __QADD __qadd +#define __QSUB __qsub + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +#define __SMMLA(ARG1,ARG2,ARG3) ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \ + ((int64_t)(ARG3) << 32U) ) >> 32U)) + +#endif /* ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1)) ) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#endif /* __CMSIS_ARMCC_H */ diff --git a/Drivers/CMSIS/Include/cmsis_armclang.h b/Drivers/CMSIS/Include/cmsis_armclang.h new file mode 100644 index 0000000..162a400 --- /dev/null +++ b/Drivers/CMSIS/Include/cmsis_armclang.h @@ -0,0 +1,1869 @@ +/**************************************************************************//** + * @file cmsis_armclang.h + * @brief CMSIS compiler armclang (Arm Compiler 6) header file + * @version V5.0.4 + * @date 10. January 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */ + +#ifndef __CMSIS_ARMCLANG_H +#define __CMSIS_ARMCLANG_H + +#pragma clang system_header /* treat file as system include file */ + +#ifndef __ARM_COMPAT_H +#include /* Compatibility header for Arm Compiler 5 intrinsics */ +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE __inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static __inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __attribute__((always_inline)) static __inline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __attribute__((__noreturn__)) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed, aligned(1))) +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */ + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */ + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */ + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #pragma clang diagnostic push + #pragma clang diagnostic ignored "-Wpacked" +/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #pragma clang diagnostic pop + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif + + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __enable_irq(); see arm_compat.h */ + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +/* intrinsic void __disable_irq(); see arm_compat.h */ + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); +} +#endif + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Stack Pointer (non-secure) + \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. + \return SP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. + \param [in] topOfStack Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) +{ + __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __enable_fault_irq __enable_fiq /* see arm_compat.h */ + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +#define __disable_fault_irq __disable_fiq /* see arm_compat.h */ + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + +/** + \brief Get Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return result; +#endif +} + +#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +#endif +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + return result; +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +#endif +} +#endif + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#define __get_FPSCR (uint32_t)__builtin_arm_get_fpscr +#else +#define __get_FPSCR() ((uint32_t)0U) +#endif + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#define __set_FPSCR __builtin_arm_set_fpscr +#else +#define __set_FPSCR(x) ((void)(x)) +#endif + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP __builtin_arm_nop + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI __builtin_arm_wfi + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE __builtin_arm_wfe + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV __builtin_arm_sev + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +#define __ISB() __builtin_arm_isb(0xF); + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +#define __DSB() __builtin_arm_dsb(0xF); + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +#define __DMB() __builtin_arm_dmb(0xF); + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV(value) __builtin_bswap32(value) + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REV16(value) __ROR(__REV(value), 16) + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +#define __REVSH(value) (int16_t)__builtin_bswap16(value) + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + op2 %= 32U; + if (op2 == 0U) + { + return op1; + } + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +#define __RBIT __builtin_arm_rbit + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +#define __CLZ (uint8_t)__builtin_clz + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDREXB (uint8_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDREXH (uint16_t)__builtin_arm_ldrex + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDREXW (uint32_t)__builtin_arm_ldrex + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXB (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXH (uint32_t)__builtin_arm_strex + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STREXW (uint32_t)__builtin_arm_strex + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +#define __CLREX __builtin_arm_clrex + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT __builtin_arm_ssat + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT __builtin_arm_usat + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +#define __LDAEXB (uint8_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +#define __LDAEXH (uint16_t)__builtin_arm_ldaex + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +#define __LDAEX (uint32_t)__builtin_arm_ldaex + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXB (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEXH (uint32_t)__builtin_arm_stlex + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +#define __STLEX (uint32_t)__builtin_arm_stlex + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) + +__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SSAT16(ARG1,ARG2) \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +#define __USAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SEL (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QADD( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QSUB( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +#if 0 +#define __PKHBT(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) + +#define __PKHTB(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + if (ARG3 == 0) \ + __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \ + else \ + __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) +#endif + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#endif /* __CMSIS_ARMCLANG_H */ diff --git a/Drivers/CMSIS/Include/cmsis_compiler.h b/Drivers/CMSIS/Include/cmsis_compiler.h new file mode 100644 index 0000000..94212eb --- /dev/null +++ b/Drivers/CMSIS/Include/cmsis_compiler.h @@ -0,0 +1,266 @@ +/**************************************************************************//** + * @file cmsis_compiler.h + * @brief CMSIS compiler generic header file + * @version V5.0.4 + * @date 10. January 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_COMPILER_H +#define __CMSIS_COMPILER_H + +#include + +/* + * Arm Compiler 4/5 + */ +#if defined ( __CC_ARM ) + #include "cmsis_armcc.h" + + +/* + * Arm Compiler 6 (armclang) + */ +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #include "cmsis_armclang.h" + + +/* + * GNU Compiler + */ +#elif defined ( __GNUC__ ) + #include "cmsis_gcc.h" + + +/* + * IAR Compiler + */ +#elif defined ( __ICCARM__ ) + #include + + +/* + * TI Arm Compiler + */ +#elif defined ( __TI_ARM__ ) + #include + + #ifndef __ASM + #define __ASM __asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + #define __NO_RETURN __attribute__((noreturn)) + #endif + #ifndef __USED + #define __USED __attribute__((used)) + #endif + #ifndef __WEAK + #define __WEAK __attribute__((weak)) + #endif + #ifndef __PACKED + #define __PACKED __attribute__((packed)) + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed)) + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed)) + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void*)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + + +/* + * TASKING Compiler + */ +#elif defined ( __TASKING__ ) + /* + * The CMSIS functions have been implemented as intrinsics in the compiler. + * Please use "carm -?i" to get an up to date list of all intrinsics, + * Including the CMSIS ones. + */ + + #ifndef __ASM + #define __ASM __asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + #define __NO_RETURN __attribute__((noreturn)) + #endif + #ifndef __USED + #define __USED __attribute__((used)) + #endif + #ifndef __WEAK + #define __WEAK __attribute__((weak)) + #endif + #ifndef __PACKED + #define __PACKED __packed__ + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __packed__ + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION union __packed__ + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + struct __packed__ T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #define __ALIGNED(x) __align(x) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + + +/* + * COSMIC Compiler + */ +#elif defined ( __CSMC__ ) + #include + + #ifndef __ASM + #define __ASM _asm + #endif + #ifndef __INLINE + #define __INLINE inline + #endif + #ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline + #endif + #ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __STATIC_INLINE + #endif + #ifndef __NO_RETURN + // NO RETURN is automatically detected hence no warning here + #define __NO_RETURN + #endif + #ifndef __USED + #warning No compiler specific solution for __USED. __USED is ignored. + #define __USED + #endif + #ifndef __WEAK + #define __WEAK __weak + #endif + #ifndef __PACKED + #define __PACKED @packed + #endif + #ifndef __PACKED_STRUCT + #define __PACKED_STRUCT @packed struct + #endif + #ifndef __PACKED_UNION + #define __PACKED_UNION @packed union + #endif + #ifndef __UNALIGNED_UINT32 /* deprecated */ + @packed struct T_UINT32 { uint32_t v; }; + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) + #endif + #ifndef __UNALIGNED_UINT16_WRITE + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT16_READ + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) + #endif + #ifndef __UNALIGNED_UINT32_WRITE + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) + #endif + #ifndef __UNALIGNED_UINT32_READ + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) + #endif + #ifndef __ALIGNED + #warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored. + #define __ALIGNED(x) + #endif + #ifndef __RESTRICT + #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored. + #define __RESTRICT + #endif + + +#else + #error Unknown compiler. +#endif + + +#endif /* __CMSIS_COMPILER_H */ + diff --git a/Drivers/CMSIS/Include/cmsis_gcc.h b/Drivers/CMSIS/Include/cmsis_gcc.h new file mode 100644 index 0000000..2d9db15 --- /dev/null +++ b/Drivers/CMSIS/Include/cmsis_gcc.h @@ -0,0 +1,2085 @@ +/**************************************************************************//** + * @file cmsis_gcc.h + * @brief CMSIS compiler GCC header file + * @version V5.0.4 + * @date 09. April 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#ifndef __CMSIS_GCC_H +#define __CMSIS_GCC_H + +/* ignore some GCC warnings */ +#pragma GCC diagnostic push +#pragma GCC diagnostic ignored "-Wsign-conversion" +#pragma GCC diagnostic ignored "-Wconversion" +#pragma GCC diagnostic ignored "-Wunused-parameter" + +/* Fallback for __has_builtin */ +#ifndef __has_builtin + #define __has_builtin(x) (0) +#endif + +/* CMSIS compiler specific defines */ +#ifndef __ASM + #define __ASM __asm +#endif +#ifndef __INLINE + #define __INLINE inline +#endif +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline +#endif +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline +#endif +#ifndef __NO_RETURN + #define __NO_RETURN __attribute__((__noreturn__)) +#endif +#ifndef __USED + #define __USED __attribute__((used)) +#endif +#ifndef __WEAK + #define __WEAK __attribute__((weak)) +#endif +#ifndef __PACKED + #define __PACKED __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_STRUCT + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) +#endif +#ifndef __PACKED_UNION + #define __PACKED_UNION union __attribute__((packed, aligned(1))) +#endif +#ifndef __UNALIGNED_UINT32 /* deprecated */ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + struct __attribute__((packed)) T_UINT32 { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v) +#endif +#ifndef __UNALIGNED_UINT16_WRITE + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT16_WRITE(addr, val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT16_READ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT16_READ { uint16_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v) +#endif +#ifndef __UNALIGNED_UINT32_WRITE + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32_WRITE(addr, val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val)) +#endif +#ifndef __UNALIGNED_UINT32_READ + #pragma GCC diagnostic push + #pragma GCC diagnostic ignored "-Wpacked" + #pragma GCC diagnostic ignored "-Wattributes" + __PACKED_STRUCT T_UINT32_READ { uint32_t v; }; + #pragma GCC diagnostic pop + #define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v) +#endif +#ifndef __ALIGNED + #define __ALIGNED(x) __attribute__((aligned(x))) +#endif +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif + + +/* ########################### Core Function Access ########################### */ +/** \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions + @{ + */ + +/** + \brief Enable IRQ Interrupts + \details Enables IRQ interrupts by clearing the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __enable_irq(void) +{ + __ASM volatile ("cpsie i" : : : "memory"); +} + + +/** + \brief Disable IRQ Interrupts + \details Disables IRQ interrupts by setting the I-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_irq(void) +{ + __ASM volatile ("cpsid i" : : : "memory"); +} + + +/** + \brief Get Control Register + \details Returns the content of the Control Register. + \return Control Register value + */ +__STATIC_FORCEINLINE uint32_t __get_CONTROL(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Control Register (non-secure) + \details Returns the content of the non-secure Control Register when in secure mode. + \return non-secure Control Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, control_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Control Register + \details Writes the given value to the Control Register. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control) +{ + __ASM volatile ("MSR control, %0" : : "r" (control) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Control Register (non-secure) + \details Writes the given value to the non-secure Control Register when in secure state. + \param [in] control Control Register value to set + */ +__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control) +{ + __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory"); +} +#endif + + +/** + \brief Get IPSR Register + \details Returns the content of the IPSR Register. + \return IPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_IPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, ipsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get APSR Register + \details Returns the content of the APSR Register. + \return APSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_APSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, apsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get xPSR Register + \details Returns the content of the xPSR Register. + \return xPSR Register value + */ +__STATIC_FORCEINLINE uint32_t __get_xPSR(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, xpsr" : "=r" (result) ); + return(result); +} + + +/** + \brief Get Process Stack Pointer + \details Returns the current value of the Process Stack Pointer (PSP). + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer (non-secure) + \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state. + \return PSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, psp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Process Stack Pointer + \details Assigns the given value to the Process Stack Pointer (PSP). + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state. + \param [in] topOfProcStack Process Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack) +{ + __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : ); +} +#endif + + +/** + \brief Get Main Stack Pointer + \details Returns the current value of the Main Stack Pointer (MSP). + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSP(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer (non-secure) + \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state. + \return MSP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, msp_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Main Stack Pointer + \details Assigns the given value to the Main Stack Pointer (MSP). + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : ); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state. + \param [in] topOfMainStack Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack) +{ + __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : ); +} +#endif + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Stack Pointer (non-secure) + \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state. + \return SP Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, sp_ns" : "=r" (result) ); + return(result); +} + + +/** + \brief Set Stack Pointer (non-secure) + \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state. + \param [in] topOfStack Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack) +{ + __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : ); +} +#endif + + +/** + \brief Get Priority Mask + \details Returns the current state of the priority mask bit from the Priority Mask Register. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory"); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Priority Mask (non-secure) + \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state. + \return Priority Mask value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory"); + return(result); +} +#endif + + +/** + \brief Set Priority Mask + \details Assigns the given value to the Priority Mask Register. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask) +{ + __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Priority Mask (non-secure) + \details Assigns the given value to the non-secure Priority Mask Register when in secure state. + \param [in] priMask Priority Mask + */ +__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask) +{ + __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory"); +} +#endif + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Enable FIQ + \details Enables FIQ interrupts by clearing the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __enable_fault_irq(void) +{ + __ASM volatile ("cpsie f" : : : "memory"); +} + + +/** + \brief Disable FIQ + \details Disables FIQ interrupts by setting the F-bit in the CPSR. + Can only be executed in Privileged modes. + */ +__STATIC_FORCEINLINE void __disable_fault_irq(void) +{ + __ASM volatile ("cpsid f" : : : "memory"); +} + + +/** + \brief Get Base Priority + \details Returns the current value of the Base Priority register. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Base Priority (non-secure) + \details Returns the current value of the non-secure Base Priority register when in secure state. + \return Base Priority register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Base Priority + \details Assigns the given value to the Base Priority register. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri) +{ + __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Base Priority (non-secure) + \details Assigns the given value to the non-secure Base Priority register when in secure state. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory"); +} +#endif + + +/** + \brief Set Base Priority with condition + \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled, + or the new value increases the BASEPRI priority level. + \param [in] basePri Base Priority value to set + */ +__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri) +{ + __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory"); +} + + +/** + \brief Get Fault Mask + \details Returns the current value of the Fault Mask register. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask" : "=r" (result) ); + return(result); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Fault Mask (non-secure) + \details Returns the current value of the non-secure Fault Mask register when in secure state. + \return Fault Mask register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void) +{ + uint32_t result; + + __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) ); + return(result); +} +#endif + + +/** + \brief Set Fault Mask + \details Assigns the given value to the Fault Mask register. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory"); +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Fault Mask (non-secure) + \details Assigns the given value to the non-secure Fault Mask register when in secure state. + \param [in] faultMask Fault Mask value to set + */ +__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask) +{ + __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory"); +} +#endif + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + +/** + \brief Get Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Process Stack Pointer Limit (PSPLIM). + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim" : "=r" (result) ); + return result; +#endif +} + +#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Process Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \return PSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, psplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Process Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM). + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Process Stack Pointer (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state. + \param [in] ProcStackPtrLimit Process Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)ProcStackPtrLimit; +#else + __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit)); +#endif +} +#endif + + +/** + \brief Get Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always in non-secure + mode. + + \details Returns the current value of the Main Stack Pointer Limit (MSPLIM). + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim" : "=r" (result) ); + return result; +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Get Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence zero is returned always. + + \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state. + \return MSPLIM Register value + */ +__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + return 0U; +#else + uint32_t result; + __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) ); + return result; +#endif +} +#endif + + +/** + \brief Set Main Stack Pointer Limit + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored in non-secure + mode. + + \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM). + \param [in] MainStackPtrLimit Main Stack Pointer Limit value to set + */ +__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit)); +#endif +} + + +#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) +/** + \brief Set Main Stack Pointer Limit (non-secure) + Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure + Stack Pointer Limit register hence the write is silently ignored. + + \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state. + \param [in] MainStackPtrLimit Main Stack Pointer value to set + */ +__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit) +{ +#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)MainStackPtrLimit; +#else + __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit)); +#endif +} +#endif + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +/** + \brief Get FPSCR + \details Returns the current value of the Floating Point Status/Control register. + \return Floating Point Status/Control register value + */ +__STATIC_FORCEINLINE uint32_t __get_FPSCR(void) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#if __has_builtin(__builtin_arm_get_fpscr) +// Re-enable using built-in when GCC has been fixed +// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) + /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ + return __builtin_arm_get_fpscr(); +#else + uint32_t result; + + __ASM volatile ("VMRS %0, fpscr" : "=r" (result) ); + return(result); +#endif +#else + return(0U); +#endif +} + + +/** + \brief Set FPSCR + \details Assigns the given value to the Floating Point Status/Control register. + \param [in] fpscr Floating Point Status/Control value to set + */ +__STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr) +{ +#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) +#if __has_builtin(__builtin_arm_set_fpscr) +// Re-enable using built-in when GCC has been fixed +// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2) + /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */ + __builtin_arm_set_fpscr(fpscr); +#else + __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory"); +#endif +#else + (void)fpscr; +#endif +} + + +/*@} end of CMSIS_Core_RegAccFunctions */ + + +/* ########################## Core Instruction Access ######################### */ +/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface + Access to dedicated instructions + @{ +*/ + +/* Define macros for porting to both thumb1 and thumb2. + * For thumb1, use low register (r0-r7), specified by constraint "l" + * Otherwise, use general registers, specified by constraint "r" */ +#if defined (__thumb__) && !defined (__thumb2__) +#define __CMSIS_GCC_OUT_REG(r) "=l" (r) +#define __CMSIS_GCC_RW_REG(r) "+l" (r) +#define __CMSIS_GCC_USE_REG(r) "l" (r) +#else +#define __CMSIS_GCC_OUT_REG(r) "=r" (r) +#define __CMSIS_GCC_RW_REG(r) "+r" (r) +#define __CMSIS_GCC_USE_REG(r) "r" (r) +#endif + +/** + \brief No Operation + \details No Operation does nothing. This instruction can be used for code alignment purposes. + */ +#define __NOP() __ASM volatile ("nop") + +/** + \brief Wait For Interrupt + \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs. + */ +#define __WFI() __ASM volatile ("wfi") + + +/** + \brief Wait For Event + \details Wait For Event is a hint instruction that permits the processor to enter + a low-power state until one of a number of events occurs. + */ +#define __WFE() __ASM volatile ("wfe") + + +/** + \brief Send Event + \details Send Event is a hint instruction. It causes an event to be signaled to the CPU. + */ +#define __SEV() __ASM volatile ("sev") + + +/** + \brief Instruction Synchronization Barrier + \details Instruction Synchronization Barrier flushes the pipeline in the processor, + so that all instructions following the ISB are fetched from cache or memory, + after the instruction has been completed. + */ +__STATIC_FORCEINLINE void __ISB(void) +{ + __ASM volatile ("isb 0xF":::"memory"); +} + + +/** + \brief Data Synchronization Barrier + \details Acts as a special kind of Data Memory Barrier. + It completes when all explicit memory accesses before this instruction complete. + */ +__STATIC_FORCEINLINE void __DSB(void) +{ + __ASM volatile ("dsb 0xF":::"memory"); +} + + +/** + \brief Data Memory Barrier + \details Ensures the apparent order of the explicit memory operations before + and after the instruction, without ensuring their completion. + */ +__STATIC_FORCEINLINE void __DMB(void) +{ + __ASM volatile ("dmb 0xF":::"memory"); +} + + +/** + \brief Reverse byte order (32 bit) + \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __REV(uint32_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5) + return __builtin_bswap32(value); +#else + uint32_t result; + + __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +#endif +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +} + + +/** + \brief Reverse byte order (16 bit) + \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE int16_t __REVSH(int16_t value) +{ +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + return (int16_t)__builtin_bswap16(value); +#else + int16_t result; + + __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return result; +#endif +} + + +/** + \brief Rotate Right in unsigned value (32 bit) + \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits. + \param [in] op1 Value to rotate + \param [in] op2 Number of Bits to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2) +{ + op2 %= 32U; + if (op2 == 0U) + { + return op1; + } + return (op1 >> op2) | (op1 << (32U - op2)); +} + + +/** + \brief Breakpoint + \details Causes the processor to enter Debug state. + Debug tools can use this to investigate system state when the instruction at a particular address is reached. + \param [in] value is ignored by the processor. + If required, a debugger can use it to store additional information about the breakpoint. + */ +#define __BKPT(value) __ASM volatile ("bkpt "#value) + + +/** + \brief Reverse bit order of value + \details Reverses the bit order of the given value. + \param [in] value Value to reverse + \return Reversed value + */ +__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value) +{ + uint32_t result; + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) + __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) ); +#else + uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */ + + result = value; /* r will be reversed bits of v; first get LSB of v */ + for (value >>= 1U; value != 0U; value >>= 1U) + { + result <<= 1U; + result |= value & 1U; + s--; + } + result <<= s; /* shift when v's highest bits are zero */ +#endif + return result; +} + + +/** + \brief Count leading zeros + \details Counts the number of leading zeros of a data value. + \param [in] value Value to count the leading zeros + \return number of leading zeros in value + */ +#define __CLZ (uint8_t)__builtin_clz + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief LDR Exclusive (8 bit) + \details Executes a exclusive LDR instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (16 bit) + \details Executes a exclusive LDR instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDR Exclusive (32 bit) + \details Executes a exclusive LDR instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) ); + return(result); +} + + +/** + \brief STR Exclusive (8 bit) + \details Executes a exclusive STR instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (16 bit) + \details Executes a exclusive STR instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr) +{ + uint32_t result; + + __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief STR Exclusive (32 bit) + \details Executes a exclusive STR instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr) +{ + uint32_t result; + + __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) ); + return(result); +} + + +/** + \brief Remove the exclusive lock + \details Removes the exclusive lock which is created by LDREX. + */ +__STATIC_FORCEINLINE void __CLREX(void) +{ + __ASM volatile ("clrex" ::: "memory"); +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] ARG1 Value to be saturated + \param [in] ARG2 Bit position to saturate to (1..32) + \return Saturated value + */ +#define __SSAT(ARG1,ARG2) \ +__extension__ \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] ARG1 Value to be saturated + \param [in] ARG2 Bit position to saturate to (0..31) + \return Saturated value + */ +#define __USAT(ARG1,ARG2) \ + __extension__ \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + + +/** + \brief Rotate Right with Extend (32 bit) + \details Moves each bit of a bitstring right by one bit. + The carry input is shifted in at the left end of the bitstring. + \param [in] value Value to rotate + \return Rotated value + */ +__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value) +{ + uint32_t result; + + __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) ); + return(result); +} + + +/** + \brief LDRT Unprivileged (8 bit) + \details Executes a Unprivileged LDRT instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); +#endif + return ((uint8_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (16 bit) + \details Executes a Unprivileged LDRT instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr) +{ + uint32_t result; + +#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8) + __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) ); +#else + /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not + accepted by assembler. So has to use following less efficient pattern. + */ + __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" ); +#endif + return ((uint16_t) result); /* Add explicit type cast here */ +} + + +/** + \brief LDRT Unprivileged (32 bit) + \details Executes a Unprivileged LDRT instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief STRT Unprivileged (8 bit) + \details Executes a Unprivileged STRT instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (16 bit) + \details Executes a Unprivileged STRT instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief STRT Unprivileged (32 bit) + \details Executes a Unprivileged STRT instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) ); +} + +#else /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + +/** + \brief Signed Saturate + \details Saturates a signed value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (1..32) + \return Saturated value + */ +__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat) +{ + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; +} + +/** + \brief Unsigned Saturate + \details Saturates an unsigned value. + \param [in] value Value to be saturated + \param [in] sat Bit position to saturate to (0..31) + \return Saturated value + */ +__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat) +{ + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; +} + +#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__ == 1)) || \ + (defined (__ARM_ARCH_7EM__ ) && (__ARM_ARCH_7EM__ == 1)) || \ + (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) ) */ + + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) +/** + \brief Load-Acquire (8 bit) + \details Executes a LDAB instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire (16 bit) + \details Executes a LDAH instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire (32 bit) + \details Executes a LDA instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release (8 bit) + \details Executes a STLB instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr) +{ + __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (16 bit) + \details Executes a STLH instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr) +{ + __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Store-Release (32 bit) + \details Executes a STL instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + */ +__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr) +{ + __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) ); +} + + +/** + \brief Load-Acquire Exclusive (8 bit) + \details Executes a LDAB exclusive instruction for 8 bit value. + \param [in] ptr Pointer to data + \return value of type uint8_t at (*ptr) + */ +__STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint8_t) result); +} + + +/** + \brief Load-Acquire Exclusive (16 bit) + \details Executes a LDAH exclusive instruction for 16 bit values. + \param [in] ptr Pointer to data + \return value of type uint16_t at (*ptr) + */ +__STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) ); + return ((uint16_t) result); +} + + +/** + \brief Load-Acquire Exclusive (32 bit) + \details Executes a LDA exclusive instruction for 32 bit values. + \param [in] ptr Pointer to data + \return value of type uint32_t at (*ptr) + */ +__STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (8 bit) + \details Executes a STLB exclusive instruction for 8 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (16 bit) + \details Executes a STLH exclusive instruction for 16 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + + +/** + \brief Store-Release Exclusive (32 bit) + \details Executes a STL exclusive instruction for 32 bit values. + \param [in] value Value to store + \param [in] ptr Pointer to location + \return 0 Function succeeded + \return 1 Function failed + */ +__STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr) +{ + uint32_t result; + + __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) ); + return(result); +} + +#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) */ + +/*@}*/ /* end of group CMSIS_Core_InstructionInterface */ + + +/* ################### Compiler specific Intrinsics ########################### */ +/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics + Access to dedicated SIMD instructions + @{ +*/ + +#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1)) + +__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + + +__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#define __SSAT16(ARG1,ARG2) \ +({ \ + int32_t __RES, __ARG1 = (ARG1); \ + __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +#define __USAT16(ARG1,ARG2) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1); \ + __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); \ + __RES; \ + }) + +__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1) +{ + uint32_t result; + + __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1)); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUAD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SMUSD (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3) +{ + uint32_t result; + + __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc) +{ + union llreg_u{ + uint32_t w32[2]; + uint64_t w64; + } llr; + llr.w64 = acc; + +#ifndef __ARMEB__ /* Little endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) ); +#else /* Big endian */ + __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) ); +#endif + + return(llr.w64); +} + +__STATIC_FORCEINLINE uint32_t __SEL (uint32_t op1, uint32_t op2) +{ + uint32_t result; + + __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QADD( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +__STATIC_FORCEINLINE int32_t __QSUB( int32_t op1, int32_t op2) +{ + int32_t result; + + __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) ); + return(result); +} + +#if 0 +#define __PKHBT(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) + +#define __PKHTB(ARG1,ARG2,ARG3) \ +({ \ + uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \ + if (ARG3 == 0) \ + __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2) ); \ + else \ + __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) : "r" (__ARG1), "r" (__ARG2), "I" (ARG3) ); \ + __RES; \ + }) +#endif + +#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | \ + ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) ) + +#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | \ + ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) ) + +__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3) +{ + int32_t result; + + __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r" (op1), "r" (op2), "r" (op3) ); + return(result); +} + +#endif /* (__ARM_FEATURE_DSP == 1) */ +/*@} end of group CMSIS_SIMD_intrinsics */ + + +#pragma GCC diagnostic pop + +#endif /* __CMSIS_GCC_H */ diff --git a/Drivers/CMSIS/Include/cmsis_iccarm.h b/Drivers/CMSIS/Include/cmsis_iccarm.h new file mode 100644 index 0000000..11c4af0 --- /dev/null +++ b/Drivers/CMSIS/Include/cmsis_iccarm.h @@ -0,0 +1,935 @@ +/**************************************************************************//** + * @file cmsis_iccarm.h + * @brief CMSIS compiler ICCARM (IAR Compiler for Arm) header file + * @version V5.0.7 + * @date 19. June 2018 + ******************************************************************************/ + +//------------------------------------------------------------------------------ +// +// Copyright (c) 2017-2018 IAR Systems +// +// Licensed under the Apache License, Version 2.0 (the "License") +// you may not use this file except in compliance with the License. +// You may obtain a copy of the License at +// http://www.apache.org/licenses/LICENSE-2.0 +// +// Unless required by applicable law or agreed to in writing, software +// distributed under the License is distributed on an "AS IS" BASIS, +// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. +// See the License for the specific language governing permissions and +// limitations under the License. +// +//------------------------------------------------------------------------------ + + +#ifndef __CMSIS_ICCARM_H__ +#define __CMSIS_ICCARM_H__ + +#ifndef __ICCARM__ + #error This file should only be compiled by ICCARM +#endif + +#pragma system_include + +#define __IAR_FT _Pragma("inline=forced") __intrinsic + +#if (__VER__ >= 8000000) + #define __ICCARM_V8 1 +#else + #define __ICCARM_V8 0 +#endif + +#ifndef __ALIGNED + #if __ICCARM_V8 + #define __ALIGNED(x) __attribute__((aligned(x))) + #elif (__VER__ >= 7080000) + /* Needs IAR language extensions */ + #define __ALIGNED(x) __attribute__((aligned(x))) + #else + #warning No compiler specific solution for __ALIGNED.__ALIGNED is ignored. + #define __ALIGNED(x) + #endif +#endif + + +/* Define compiler macros for CPU architecture, used in CMSIS 5. + */ +#if __ARM_ARCH_6M__ || __ARM_ARCH_7M__ || __ARM_ARCH_7EM__ || __ARM_ARCH_8M_BASE__ || __ARM_ARCH_8M_MAIN__ +/* Macros already defined */ +#else + #if defined(__ARM8M_MAINLINE__) || defined(__ARM8EM_MAINLINE__) + #define __ARM_ARCH_8M_MAIN__ 1 + #elif defined(__ARM8M_BASELINE__) + #define __ARM_ARCH_8M_BASE__ 1 + #elif defined(__ARM_ARCH_PROFILE) && __ARM_ARCH_PROFILE == 'M' + #if __ARM_ARCH == 6 + #define __ARM_ARCH_6M__ 1 + #elif __ARM_ARCH == 7 + #if __ARM_FEATURE_DSP + #define __ARM_ARCH_7EM__ 1 + #else + #define __ARM_ARCH_7M__ 1 + #endif + #endif /* __ARM_ARCH */ + #endif /* __ARM_ARCH_PROFILE == 'M' */ +#endif + +/* Alternativ core deduction for older ICCARM's */ +#if !defined(__ARM_ARCH_6M__) && !defined(__ARM_ARCH_7M__) && !defined(__ARM_ARCH_7EM__) && \ + !defined(__ARM_ARCH_8M_BASE__) && !defined(__ARM_ARCH_8M_MAIN__) + #if defined(__ARM6M__) && (__CORE__ == __ARM6M__) + #define __ARM_ARCH_6M__ 1 + #elif defined(__ARM7M__) && (__CORE__ == __ARM7M__) + #define __ARM_ARCH_7M__ 1 + #elif defined(__ARM7EM__) && (__CORE__ == __ARM7EM__) + #define __ARM_ARCH_7EM__ 1 + #elif defined(__ARM8M_BASELINE__) && (__CORE == __ARM8M_BASELINE__) + #define __ARM_ARCH_8M_BASE__ 1 + #elif defined(__ARM8M_MAINLINE__) && (__CORE == __ARM8M_MAINLINE__) + #define __ARM_ARCH_8M_MAIN__ 1 + #elif defined(__ARM8EM_MAINLINE__) && (__CORE == __ARM8EM_MAINLINE__) + #define __ARM_ARCH_8M_MAIN__ 1 + #else + #error "Unknown target." + #endif +#endif + + + +#if defined(__ARM_ARCH_6M__) && __ARM_ARCH_6M__==1 + #define __IAR_M0_FAMILY 1 +#elif defined(__ARM_ARCH_8M_BASE__) && __ARM_ARCH_8M_BASE__==1 + #define __IAR_M0_FAMILY 1 +#else + #define __IAR_M0_FAMILY 0 +#endif + + +#ifndef __ASM + #define __ASM __asm +#endif + +#ifndef __INLINE + #define __INLINE inline +#endif + +#ifndef __NO_RETURN + #if __ICCARM_V8 + #define __NO_RETURN __attribute__((__noreturn__)) + #else + #define __NO_RETURN _Pragma("object_attribute=__noreturn") + #endif +#endif + +#ifndef __PACKED + #if __ICCARM_V8 + #define __PACKED __attribute__((packed, aligned(1))) + #else + /* Needs IAR language extensions */ + #define __PACKED __packed + #endif +#endif + +#ifndef __PACKED_STRUCT + #if __ICCARM_V8 + #define __PACKED_STRUCT struct __attribute__((packed, aligned(1))) + #else + /* Needs IAR language extensions */ + #define __PACKED_STRUCT __packed struct + #endif +#endif + +#ifndef __PACKED_UNION + #if __ICCARM_V8 + #define __PACKED_UNION union __attribute__((packed, aligned(1))) + #else + /* Needs IAR language extensions */ + #define __PACKED_UNION __packed union + #endif +#endif + +#ifndef __RESTRICT + #define __RESTRICT __restrict +#endif + +#ifndef __STATIC_INLINE + #define __STATIC_INLINE static inline +#endif + +#ifndef __FORCEINLINE + #define __FORCEINLINE _Pragma("inline=forced") +#endif + +#ifndef __STATIC_FORCEINLINE + #define __STATIC_FORCEINLINE __FORCEINLINE __STATIC_INLINE +#endif + +#ifndef __UNALIGNED_UINT16_READ +#pragma language=save +#pragma language=extended +__IAR_FT uint16_t __iar_uint16_read(void const *ptr) +{ + return *(__packed uint16_t*)(ptr); +} +#pragma language=restore +#define __UNALIGNED_UINT16_READ(PTR) __iar_uint16_read(PTR) +#endif + + +#ifndef __UNALIGNED_UINT16_WRITE +#pragma language=save +#pragma language=extended +__IAR_FT void __iar_uint16_write(void const *ptr, uint16_t val) +{ + *(__packed uint16_t*)(ptr) = val;; +} +#pragma language=restore +#define __UNALIGNED_UINT16_WRITE(PTR,VAL) __iar_uint16_write(PTR,VAL) +#endif + +#ifndef __UNALIGNED_UINT32_READ +#pragma language=save +#pragma language=extended +__IAR_FT uint32_t __iar_uint32_read(void const *ptr) +{ + return *(__packed uint32_t*)(ptr); +} +#pragma language=restore +#define __UNALIGNED_UINT32_READ(PTR) __iar_uint32_read(PTR) +#endif + +#ifndef __UNALIGNED_UINT32_WRITE +#pragma language=save +#pragma language=extended +__IAR_FT void __iar_uint32_write(void const *ptr, uint32_t val) +{ + *(__packed uint32_t*)(ptr) = val;; +} +#pragma language=restore +#define __UNALIGNED_UINT32_WRITE(PTR,VAL) __iar_uint32_write(PTR,VAL) +#endif + +#ifndef __UNALIGNED_UINT32 /* deprecated */ +#pragma language=save +#pragma language=extended +__packed struct __iar_u32 { uint32_t v; }; +#pragma language=restore +#define __UNALIGNED_UINT32(PTR) (((struct __iar_u32 *)(PTR))->v) +#endif + +#ifndef __USED + #if __ICCARM_V8 + #define __USED __attribute__((used)) + #else + #define __USED _Pragma("__root") + #endif +#endif + +#ifndef __WEAK + #if __ICCARM_V8 + #define __WEAK __attribute__((weak)) + #else + #define __WEAK _Pragma("__weak") + #endif +#endif + + +#ifndef __ICCARM_INTRINSICS_VERSION__ + #define __ICCARM_INTRINSICS_VERSION__ 0 +#endif + +#if __ICCARM_INTRINSICS_VERSION__ == 2 + + #if defined(__CLZ) + #undef __CLZ + #endif + #if defined(__REVSH) + #undef __REVSH + #endif + #if defined(__RBIT) + #undef __RBIT + #endif + #if defined(__SSAT) + #undef __SSAT + #endif + #if defined(__USAT) + #undef __USAT + #endif + + #include "iccarm_builtin.h" + + #define __disable_fault_irq __iar_builtin_disable_fiq + #define __disable_irq __iar_builtin_disable_interrupt + #define __enable_fault_irq __iar_builtin_enable_fiq + #define __enable_irq __iar_builtin_enable_interrupt + #define __arm_rsr __iar_builtin_rsr + #define __arm_wsr __iar_builtin_wsr + + + #define __get_APSR() (__arm_rsr("APSR")) + #define __get_BASEPRI() (__arm_rsr("BASEPRI")) + #define __get_CONTROL() (__arm_rsr("CONTROL")) + #define __get_FAULTMASK() (__arm_rsr("FAULTMASK")) + + #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) ) + #define __get_FPSCR() (__arm_rsr("FPSCR")) + #define __set_FPSCR(VALUE) (__arm_wsr("FPSCR", (VALUE))) + #else + #define __get_FPSCR() ( 0 ) + #define __set_FPSCR(VALUE) ((void)VALUE) + #endif + + #define __get_IPSR() (__arm_rsr("IPSR")) + #define __get_MSP() (__arm_rsr("MSP")) + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + #define __get_MSPLIM() (0U) + #else + #define __get_MSPLIM() (__arm_rsr("MSPLIM")) + #endif + #define __get_PRIMASK() (__arm_rsr("PRIMASK")) + #define __get_PSP() (__arm_rsr("PSP")) + + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + #define __get_PSPLIM() (0U) + #else + #define __get_PSPLIM() (__arm_rsr("PSPLIM")) + #endif + + #define __get_xPSR() (__arm_rsr("xPSR")) + + #define __set_BASEPRI(VALUE) (__arm_wsr("BASEPRI", (VALUE))) + #define __set_BASEPRI_MAX(VALUE) (__arm_wsr("BASEPRI_MAX", (VALUE))) + #define __set_CONTROL(VALUE) (__arm_wsr("CONTROL", (VALUE))) + #define __set_FAULTMASK(VALUE) (__arm_wsr("FAULTMASK", (VALUE))) + #define __set_MSP(VALUE) (__arm_wsr("MSP", (VALUE))) + + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + #define __set_MSPLIM(VALUE) ((void)(VALUE)) + #else + #define __set_MSPLIM(VALUE) (__arm_wsr("MSPLIM", (VALUE))) + #endif + #define __set_PRIMASK(VALUE) (__arm_wsr("PRIMASK", (VALUE))) + #define __set_PSP(VALUE) (__arm_wsr("PSP", (VALUE))) + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + #define __set_PSPLIM(VALUE) ((void)(VALUE)) + #else + #define __set_PSPLIM(VALUE) (__arm_wsr("PSPLIM", (VALUE))) + #endif + + #define __TZ_get_CONTROL_NS() (__arm_rsr("CONTROL_NS")) + #define __TZ_set_CONTROL_NS(VALUE) (__arm_wsr("CONTROL_NS", (VALUE))) + #define __TZ_get_PSP_NS() (__arm_rsr("PSP_NS")) + #define __TZ_set_PSP_NS(VALUE) (__arm_wsr("PSP_NS", (VALUE))) + #define __TZ_get_MSP_NS() (__arm_rsr("MSP_NS")) + #define __TZ_set_MSP_NS(VALUE) (__arm_wsr("MSP_NS", (VALUE))) + #define __TZ_get_SP_NS() (__arm_rsr("SP_NS")) + #define __TZ_set_SP_NS(VALUE) (__arm_wsr("SP_NS", (VALUE))) + #define __TZ_get_PRIMASK_NS() (__arm_rsr("PRIMASK_NS")) + #define __TZ_set_PRIMASK_NS(VALUE) (__arm_wsr("PRIMASK_NS", (VALUE))) + #define __TZ_get_BASEPRI_NS() (__arm_rsr("BASEPRI_NS")) + #define __TZ_set_BASEPRI_NS(VALUE) (__arm_wsr("BASEPRI_NS", (VALUE))) + #define __TZ_get_FAULTMASK_NS() (__arm_rsr("FAULTMASK_NS")) + #define __TZ_set_FAULTMASK_NS(VALUE)(__arm_wsr("FAULTMASK_NS", (VALUE))) + + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + #define __TZ_get_PSPLIM_NS() (0U) + #define __TZ_set_PSPLIM_NS(VALUE) ((void)(VALUE)) + #else + #define __TZ_get_PSPLIM_NS() (__arm_rsr("PSPLIM_NS")) + #define __TZ_set_PSPLIM_NS(VALUE) (__arm_wsr("PSPLIM_NS", (VALUE))) + #endif + + #define __TZ_get_MSPLIM_NS() (__arm_rsr("MSPLIM_NS")) + #define __TZ_set_MSPLIM_NS(VALUE) (__arm_wsr("MSPLIM_NS", (VALUE))) + + #define __NOP __iar_builtin_no_operation + + #define __CLZ __iar_builtin_CLZ + #define __CLREX __iar_builtin_CLREX + + #define __DMB __iar_builtin_DMB + #define __DSB __iar_builtin_DSB + #define __ISB __iar_builtin_ISB + + #define __LDREXB __iar_builtin_LDREXB + #define __LDREXH __iar_builtin_LDREXH + #define __LDREXW __iar_builtin_LDREX + + #define __RBIT __iar_builtin_RBIT + #define __REV __iar_builtin_REV + #define __REV16 __iar_builtin_REV16 + + __IAR_FT int16_t __REVSH(int16_t val) + { + return (int16_t) __iar_builtin_REVSH(val); + } + + #define __ROR __iar_builtin_ROR + #define __RRX __iar_builtin_RRX + + #define __SEV __iar_builtin_SEV + + #if !__IAR_M0_FAMILY + #define __SSAT __iar_builtin_SSAT + #endif + + #define __STREXB __iar_builtin_STREXB + #define __STREXH __iar_builtin_STREXH + #define __STREXW __iar_builtin_STREX + + #if !__IAR_M0_FAMILY + #define __USAT __iar_builtin_USAT + #endif + + #define __WFE __iar_builtin_WFE + #define __WFI __iar_builtin_WFI + + #if __ARM_MEDIA__ + #define __SADD8 __iar_builtin_SADD8 + #define __QADD8 __iar_builtin_QADD8 + #define __SHADD8 __iar_builtin_SHADD8 + #define __UADD8 __iar_builtin_UADD8 + #define __UQADD8 __iar_builtin_UQADD8 + #define __UHADD8 __iar_builtin_UHADD8 + #define __SSUB8 __iar_builtin_SSUB8 + #define __QSUB8 __iar_builtin_QSUB8 + #define __SHSUB8 __iar_builtin_SHSUB8 + #define __USUB8 __iar_builtin_USUB8 + #define __UQSUB8 __iar_builtin_UQSUB8 + #define __UHSUB8 __iar_builtin_UHSUB8 + #define __SADD16 __iar_builtin_SADD16 + #define __QADD16 __iar_builtin_QADD16 + #define __SHADD16 __iar_builtin_SHADD16 + #define __UADD16 __iar_builtin_UADD16 + #define __UQADD16 __iar_builtin_UQADD16 + #define __UHADD16 __iar_builtin_UHADD16 + #define __SSUB16 __iar_builtin_SSUB16 + #define __QSUB16 __iar_builtin_QSUB16 + #define __SHSUB16 __iar_builtin_SHSUB16 + #define __USUB16 __iar_builtin_USUB16 + #define __UQSUB16 __iar_builtin_UQSUB16 + #define __UHSUB16 __iar_builtin_UHSUB16 + #define __SASX __iar_builtin_SASX + #define __QASX __iar_builtin_QASX + #define __SHASX __iar_builtin_SHASX + #define __UASX __iar_builtin_UASX + #define __UQASX __iar_builtin_UQASX + #define __UHASX __iar_builtin_UHASX + #define __SSAX __iar_builtin_SSAX + #define __QSAX __iar_builtin_QSAX + #define __SHSAX __iar_builtin_SHSAX + #define __USAX __iar_builtin_USAX + #define __UQSAX __iar_builtin_UQSAX + #define __UHSAX __iar_builtin_UHSAX + #define __USAD8 __iar_builtin_USAD8 + #define __USADA8 __iar_builtin_USADA8 + #define __SSAT16 __iar_builtin_SSAT16 + #define __USAT16 __iar_builtin_USAT16 + #define __UXTB16 __iar_builtin_UXTB16 + #define __UXTAB16 __iar_builtin_UXTAB16 + #define __SXTB16 __iar_builtin_SXTB16 + #define __SXTAB16 __iar_builtin_SXTAB16 + #define __SMUAD __iar_builtin_SMUAD + #define __SMUADX __iar_builtin_SMUADX + #define __SMMLA __iar_builtin_SMMLA + #define __SMLAD __iar_builtin_SMLAD + #define __SMLADX __iar_builtin_SMLADX + #define __SMLALD __iar_builtin_SMLALD + #define __SMLALDX __iar_builtin_SMLALDX + #define __SMUSD __iar_builtin_SMUSD + #define __SMUSDX __iar_builtin_SMUSDX + #define __SMLSD __iar_builtin_SMLSD + #define __SMLSDX __iar_builtin_SMLSDX + #define __SMLSLD __iar_builtin_SMLSLD + #define __SMLSLDX __iar_builtin_SMLSLDX + #define __SEL __iar_builtin_SEL + #define __QADD __iar_builtin_QADD + #define __QSUB __iar_builtin_QSUB + #define __PKHBT __iar_builtin_PKHBT + #define __PKHTB __iar_builtin_PKHTB + #endif + +#else /* __ICCARM_INTRINSICS_VERSION__ == 2 */ + + #if __IAR_M0_FAMILY + /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */ + #define __CLZ __cmsis_iar_clz_not_active + #define __SSAT __cmsis_iar_ssat_not_active + #define __USAT __cmsis_iar_usat_not_active + #define __RBIT __cmsis_iar_rbit_not_active + #define __get_APSR __cmsis_iar_get_APSR_not_active + #endif + + + #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) )) + #define __get_FPSCR __cmsis_iar_get_FPSR_not_active + #define __set_FPSCR __cmsis_iar_set_FPSR_not_active + #endif + + #ifdef __INTRINSICS_INCLUDED + #error intrinsics.h is already included previously! + #endif + + #include + + #if __IAR_M0_FAMILY + /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */ + #undef __CLZ + #undef __SSAT + #undef __USAT + #undef __RBIT + #undef __get_APSR + + __STATIC_INLINE uint8_t __CLZ(uint32_t data) + { + if (data == 0U) { return 32U; } + + uint32_t count = 0U; + uint32_t mask = 0x80000000U; + + while ((data & mask) == 0U) + { + count += 1U; + mask = mask >> 1U; + } + return count; + } + + __STATIC_INLINE uint32_t __RBIT(uint32_t v) + { + uint8_t sc = 31U; + uint32_t r = v; + for (v >>= 1U; v; v >>= 1U) + { + r <<= 1U; + r |= v & 1U; + sc--; + } + return (r << sc); + } + + __STATIC_INLINE uint32_t __get_APSR(void) + { + uint32_t res; + __asm("MRS %0,APSR" : "=r" (res)); + return res; + } + + #endif + + #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \ + (defined (__FPU_USED ) && (__FPU_USED == 1U)) )) + #undef __get_FPSCR + #undef __set_FPSCR + #define __get_FPSCR() (0) + #define __set_FPSCR(VALUE) ((void)VALUE) + #endif + + #pragma diag_suppress=Pe940 + #pragma diag_suppress=Pe177 + + #define __enable_irq __enable_interrupt + #define __disable_irq __disable_interrupt + #define __NOP __no_operation + + #define __get_xPSR __get_PSR + + #if (!defined(__ARM_ARCH_6M__) || __ARM_ARCH_6M__==0) + + __IAR_FT uint32_t __LDREXW(uint32_t volatile *ptr) + { + return __LDREX((unsigned long *)ptr); + } + + __IAR_FT uint32_t __STREXW(uint32_t value, uint32_t volatile *ptr) + { + return __STREX(value, (unsigned long *)ptr); + } + #endif + + + /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */ + #if (__CORTEX_M >= 0x03) + + __IAR_FT uint32_t __RRX(uint32_t value) + { + uint32_t result; + __ASM("RRX %0, %1" : "=r"(result) : "r" (value) : "cc"); + return(result); + } + + __IAR_FT void __set_BASEPRI_MAX(uint32_t value) + { + __asm volatile("MSR BASEPRI_MAX,%0"::"r" (value)); + } + + + #define __enable_fault_irq __enable_fiq + #define __disable_fault_irq __disable_fiq + + + #endif /* (__CORTEX_M >= 0x03) */ + + __IAR_FT uint32_t __ROR(uint32_t op1, uint32_t op2) + { + return (op1 >> op2) | (op1 << ((sizeof(op1)*8)-op2)); + } + + #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + + __IAR_FT uint32_t __get_MSPLIM(void) + { + uint32_t res; + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + res = 0U; + #else + __asm volatile("MRS %0,MSPLIM" : "=r" (res)); + #endif + return res; + } + + __IAR_FT void __set_MSPLIM(uint32_t value) + { + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure MSPLIM is RAZ/WI + (void)value; + #else + __asm volatile("MSR MSPLIM,%0" :: "r" (value)); + #endif + } + + __IAR_FT uint32_t __get_PSPLIM(void) + { + uint32_t res; + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + res = 0U; + #else + __asm volatile("MRS %0,PSPLIM" : "=r" (res)); + #endif + return res; + } + + __IAR_FT void __set_PSPLIM(uint32_t value) + { + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)value; + #else + __asm volatile("MSR PSPLIM,%0" :: "r" (value)); + #endif + } + + __IAR_FT uint32_t __TZ_get_CONTROL_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,CONTROL_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_CONTROL_NS(uint32_t value) + { + __asm volatile("MSR CONTROL_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_PSP_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,PSP_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_PSP_NS(uint32_t value) + { + __asm volatile("MSR PSP_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_MSP_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,MSP_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_MSP_NS(uint32_t value) + { + __asm volatile("MSR MSP_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_SP_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,SP_NS" : "=r" (res)); + return res; + } + __IAR_FT void __TZ_set_SP_NS(uint32_t value) + { + __asm volatile("MSR SP_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_PRIMASK_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,PRIMASK_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_PRIMASK_NS(uint32_t value) + { + __asm volatile("MSR PRIMASK_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_BASEPRI_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,BASEPRI_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_BASEPRI_NS(uint32_t value) + { + __asm volatile("MSR BASEPRI_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_FAULTMASK_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,FAULTMASK_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_FAULTMASK_NS(uint32_t value) + { + __asm volatile("MSR FAULTMASK_NS,%0" :: "r" (value)); + } + + __IAR_FT uint32_t __TZ_get_PSPLIM_NS(void) + { + uint32_t res; + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + res = 0U; + #else + __asm volatile("MRS %0,PSPLIM_NS" : "=r" (res)); + #endif + return res; + } + + __IAR_FT void __TZ_set_PSPLIM_NS(uint32_t value) + { + #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \ + (!defined (__ARM_FEATURE_CMSE ) || (__ARM_FEATURE_CMSE < 3))) + // without main extensions, the non-secure PSPLIM is RAZ/WI + (void)value; + #else + __asm volatile("MSR PSPLIM_NS,%0" :: "r" (value)); + #endif + } + + __IAR_FT uint32_t __TZ_get_MSPLIM_NS(void) + { + uint32_t res; + __asm volatile("MRS %0,MSPLIM_NS" : "=r" (res)); + return res; + } + + __IAR_FT void __TZ_set_MSPLIM_NS(uint32_t value) + { + __asm volatile("MSR MSPLIM_NS,%0" :: "r" (value)); + } + + #endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */ + +#endif /* __ICCARM_INTRINSICS_VERSION__ == 2 */ + +#define __BKPT(value) __asm volatile ("BKPT %0" : : "i"(value)) + +#if __IAR_M0_FAMILY + __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat) + { + if ((sat >= 1U) && (sat <= 32U)) + { + const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U); + const int32_t min = -1 - max ; + if (val > max) + { + return max; + } + else if (val < min) + { + return min; + } + } + return val; + } + + __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat) + { + if (sat <= 31U) + { + const uint32_t max = ((1U << sat) - 1U); + if (val > (int32_t)max) + { + return max; + } + else if (val < 0) + { + return 0U; + } + } + return (uint32_t)val; + } +#endif + +#if (__CORTEX_M >= 0x03) /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */ + + __IAR_FT uint8_t __LDRBT(volatile uint8_t *addr) + { + uint32_t res; + __ASM("LDRBT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); + return ((uint8_t)res); + } + + __IAR_FT uint16_t __LDRHT(volatile uint16_t *addr) + { + uint32_t res; + __ASM("LDRHT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); + return ((uint16_t)res); + } + + __IAR_FT uint32_t __LDRT(volatile uint32_t *addr) + { + uint32_t res; + __ASM("LDRT %0, [%1]" : "=r" (res) : "r" (addr) : "memory"); + return res; + } + + __IAR_FT void __STRBT(uint8_t value, volatile uint8_t *addr) + { + __ASM("STRBT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory"); + } + + __IAR_FT void __STRHT(uint16_t value, volatile uint16_t *addr) + { + __ASM("STRHT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory"); + } + + __IAR_FT void __STRT(uint32_t value, volatile uint32_t *addr) + { + __ASM("STRT %1, [%0]" : : "r" (addr), "r" (value) : "memory"); + } + +#endif /* (__CORTEX_M >= 0x03) */ + +#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \ + (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1)) ) + + + __IAR_FT uint8_t __LDAB(volatile uint8_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint8_t)res); + } + + __IAR_FT uint16_t __LDAH(volatile uint16_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint16_t)res); + } + + __IAR_FT uint32_t __LDA(volatile uint32_t *ptr) + { + uint32_t res; + __ASM volatile ("LDA %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return res; + } + + __IAR_FT void __STLB(uint8_t value, volatile uint8_t *ptr) + { + __ASM volatile ("STLB %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); + } + + __IAR_FT void __STLH(uint16_t value, volatile uint16_t *ptr) + { + __ASM volatile ("STLH %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); + } + + __IAR_FT void __STL(uint32_t value, volatile uint32_t *ptr) + { + __ASM volatile ("STL %1, [%0]" :: "r" (ptr), "r" (value) : "memory"); + } + + __IAR_FT uint8_t __LDAEXB(volatile uint8_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAEXB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint8_t)res); + } + + __IAR_FT uint16_t __LDAEXH(volatile uint16_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAEXH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return ((uint16_t)res); + } + + __IAR_FT uint32_t __LDAEX(volatile uint32_t *ptr) + { + uint32_t res; + __ASM volatile ("LDAEX %0, [%1]" : "=r" (res) : "r" (ptr) : "memory"); + return res; + } + + __IAR_FT uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr) + { + uint32_t res; + __ASM volatile ("STLEXB %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); + return res; + } + + __IAR_FT uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr) + { + uint32_t res; + __ASM volatile ("STLEXH %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); + return res; + } + + __IAR_FT uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr) + { + uint32_t res; + __ASM volatile ("STLEX %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory"); + return res; + } + +#endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */ + +#undef __IAR_FT +#undef __IAR_M0_FAMILY +#undef __ICCARM_V8 + +#pragma diag_default=Pe940 +#pragma diag_default=Pe177 + +#endif /* __CMSIS_ICCARM_H__ */ diff --git a/Drivers/CMSIS/Include/cmsis_version.h b/Drivers/CMSIS/Include/cmsis_version.h new file mode 100644 index 0000000..660f612 --- /dev/null +++ b/Drivers/CMSIS/Include/cmsis_version.h @@ -0,0 +1,39 @@ +/**************************************************************************//** + * @file cmsis_version.h + * @brief CMSIS Core(M) Version definitions + * @version V5.0.2 + * @date 19. April 2017 + ******************************************************************************/ +/* + * Copyright (c) 2009-2017 ARM Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CMSIS_VERSION_H +#define __CMSIS_VERSION_H + +/* CMSIS Version definitions */ +#define __CM_CMSIS_VERSION_MAIN ( 5U) /*!< [31:16] CMSIS Core(M) main version */ +#define __CM_CMSIS_VERSION_SUB ( 1U) /*!< [15:0] CMSIS Core(M) sub version */ +#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | \ + __CM_CMSIS_VERSION_SUB ) /*!< CMSIS Core(M) version number */ +#endif diff --git a/Drivers/CMSIS/Include/core_armv8mbl.h b/Drivers/CMSIS/Include/core_armv8mbl.h new file mode 100644 index 0000000..251e4ed --- /dev/null +++ b/Drivers/CMSIS/Include/core_armv8mbl.h @@ -0,0 +1,1918 @@ +/**************************************************************************//** + * @file core_armv8mbl.h + * @brief CMSIS Armv8-M Baseline Core Peripheral Access Layer Header File + * @version V5.0.7 + * @date 22. June 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_ARMV8MBL_H_GENERIC +#define __CORE_ARMV8MBL_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_ARMv8MBL + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS definitions */ +#define __ARMv8MBL_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __ARMv8MBL_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __ARMv8MBL_CMSIS_VERSION ((__ARMv8MBL_CMSIS_VERSION_MAIN << 16U) | \ + __ARMv8MBL_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M ( 2U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MBL_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_ARMV8MBL_H_DEPENDANT +#define __CORE_ARMV8MBL_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __ARMv8MBL_REV + #define __ARMv8MBL_REV 0x0000U + #warning "__ARMv8MBL_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif + + #ifndef __ETM_PRESENT + #define __ETM_PRESENT 0U + #warning "__ETM_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MTB_PRESENT + #define __MTB_PRESENT 0U + #warning "__MTB_PRESENT not defined in device header file; using default!" + #endif + +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group ARMv8MBL */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint32_t IPR[124U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHPR[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + uint32_t RESERVED0[6U]; + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x3UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Sizes Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[809U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) Software Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) Software Lock Status Register */ + uint32_t RESERVED4[4U]; + __IM uint32_t TYPE; /*!< Offset: 0xFC8 (R/ ) Device Identifier Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_SWOSCALER_Pos 0U /*!< TPI ACPR: SWOSCALER Position */ +#define TPI_ACPR_SWOSCALER_Msk (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/) /*!< TPI ACPR: SWOSCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI Periodic Synchronization Control Register Definitions */ +#define TPI_PSCR_PSCount_Pos 0U /*!< TPI PSCR: PSCount Position */ +#define TPI_PSCR_PSCount_Msk (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/) /*!< TPI PSCR: TPSCount Mask */ + +/* TPI Software Lock Status Register Definitions */ +#define TPI_LSR_nTT_Pos 1U /*!< TPI LSR: Not thirty-two bit. Position */ +#define TPI_LSR_nTT_Msk (0x1UL << TPI_LSR_nTT_Pos) /*!< TPI LSR: Not thirty-two bit. Mask */ + +#define TPI_LSR_SLK_Pos 1U /*!< TPI LSR: Software Lock status Position */ +#define TPI_LSR_SLK_Msk (0x1UL << TPI_LSR_SLK_Pos) /*!< TPI LSR: Software Lock status Mask */ + +#define TPI_LSR_SLI_Pos 0U /*!< TPI LSR: Software Lock implemented Position */ +#define TPI_LSR_SLI_Msk (0x1UL /*<< TPI_LSR_SLI_Pos*/) /*!< TPI LSR: Software Lock implemented Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFO depth Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFO depth Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + uint32_t RESERVED0[7U]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 1U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: EN Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: EN Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#endif +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register */ +#define CoreDebug_DEMCR_DWTENA_Pos 24U /*!< CoreDebug DEMCR: DWTENA Position */ +#define CoreDebug_DEMCR_DWTENA_Msk (1UL << CoreDebug_DEMCR_DWTENA_Pos) /*!< CoreDebug DEMCR: DWTENA Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000002UL) /* bit [1] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + If VTOR is not present address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MBL_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_armv8mml.h b/Drivers/CMSIS/Include/core_armv8mml.h new file mode 100644 index 0000000..3a3148e --- /dev/null +++ b/Drivers/CMSIS/Include/core_armv8mml.h @@ -0,0 +1,2927 @@ +/**************************************************************************//** + * @file core_armv8mml.h + * @brief CMSIS Armv8-M Mainline Core Peripheral Access Layer Header File + * @version V5.0.7 + * @date 06. July 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_ARMV8MML_H_GENERIC +#define __CORE_ARMV8MML_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_ARMv8MML + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS Armv8MML definitions */ +#define __ARMv8MML_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __ARMv8MML_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __ARMv8MML_CMSIS_VERSION ((__ARMv8MML_CMSIS_VERSION_MAIN << 16U) | \ + __ARMv8MML_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (81U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined(__ARM_FEATURE_DSP) + #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MML_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_ARMV8MML_H_DEPENDANT +#define __CORE_ARMV8MML_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __ARMv8MML_REV + #define __ARMv8MML_REV 0x0000U + #warning "__ARMv8MML_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DSP_PRESENT + #define __DSP_PRESENT 0U + #warning "__DSP_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group ARMv8MML */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ + uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ + uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ +#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ + +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED6[580U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ + uint32_t RESERVED3[92U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ + uint32_t RESERVED7[6U]; + __IOM uint32_t ITCMCR; /*!< Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register */ + __IOM uint32_t DTCMCR; /*!< Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers */ + __IOM uint32_t AHBPCR; /*!< Offset: 0x298 (R/W) AHBP Control Register */ + __IOM uint32_t CACR; /*!< Offset: 0x29C (R/W) L1 Cache Control Register */ + __IOM uint32_t AHBSCR; /*!< Offset: 0x2A0 (R/W) AHB Slave Control Register */ + uint32_t RESERVED8[1U]; + __IOM uint32_t ABFSR; /*!< Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ +#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ +#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ + +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ +#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ +#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Non-Secure Access Control Register Definitions */ +#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ +#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ + +#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ +#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ + +#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ +#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/* Instruction Tightly-Coupled Memory Control Register Definitions */ +#define SCB_ITCMCR_SZ_Pos 3U /*!< SCB ITCMCR: SZ Position */ +#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) /*!< SCB ITCMCR: SZ Mask */ + +#define SCB_ITCMCR_RETEN_Pos 2U /*!< SCB ITCMCR: RETEN Position */ +#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) /*!< SCB ITCMCR: RETEN Mask */ + +#define SCB_ITCMCR_RMW_Pos 1U /*!< SCB ITCMCR: RMW Position */ +#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) /*!< SCB ITCMCR: RMW Mask */ + +#define SCB_ITCMCR_EN_Pos 0U /*!< SCB ITCMCR: EN Position */ +#define SCB_ITCMCR_EN_Msk (1UL /*<< SCB_ITCMCR_EN_Pos*/) /*!< SCB ITCMCR: EN Mask */ + +/* Data Tightly-Coupled Memory Control Register Definitions */ +#define SCB_DTCMCR_SZ_Pos 3U /*!< SCB DTCMCR: SZ Position */ +#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) /*!< SCB DTCMCR: SZ Mask */ + +#define SCB_DTCMCR_RETEN_Pos 2U /*!< SCB DTCMCR: RETEN Position */ +#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) /*!< SCB DTCMCR: RETEN Mask */ + +#define SCB_DTCMCR_RMW_Pos 1U /*!< SCB DTCMCR: RMW Position */ +#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) /*!< SCB DTCMCR: RMW Mask */ + +#define SCB_DTCMCR_EN_Pos 0U /*!< SCB DTCMCR: EN Position */ +#define SCB_DTCMCR_EN_Msk (1UL /*<< SCB_DTCMCR_EN_Pos*/) /*!< SCB DTCMCR: EN Mask */ + +/* AHBP Control Register Definitions */ +#define SCB_AHBPCR_SZ_Pos 1U /*!< SCB AHBPCR: SZ Position */ +#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) /*!< SCB AHBPCR: SZ Mask */ + +#define SCB_AHBPCR_EN_Pos 0U /*!< SCB AHBPCR: EN Position */ +#define SCB_AHBPCR_EN_Msk (1UL /*<< SCB_AHBPCR_EN_Pos*/) /*!< SCB AHBPCR: EN Mask */ + +/* L1 Cache Control Register Definitions */ +#define SCB_CACR_FORCEWT_Pos 2U /*!< SCB CACR: FORCEWT Position */ +#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) /*!< SCB CACR: FORCEWT Mask */ + +#define SCB_CACR_ECCEN_Pos 1U /*!< SCB CACR: ECCEN Position */ +#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) /*!< SCB CACR: ECCEN Mask */ + +#define SCB_CACR_SIWT_Pos 0U /*!< SCB CACR: SIWT Position */ +#define SCB_CACR_SIWT_Msk (1UL /*<< SCB_CACR_SIWT_Pos*/) /*!< SCB CACR: SIWT Mask */ + +/* AHBS Control Register Definitions */ +#define SCB_AHBSCR_INITCOUNT_Pos 11U /*!< SCB AHBSCR: INITCOUNT Position */ +#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) /*!< SCB AHBSCR: INITCOUNT Mask */ + +#define SCB_AHBSCR_TPRI_Pos 2U /*!< SCB AHBSCR: TPRI Position */ +#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) /*!< SCB AHBSCR: TPRI Mask */ + +#define SCB_AHBSCR_CTL_Pos 0U /*!< SCB AHBSCR: CTL Position*/ +#define SCB_AHBSCR_CTL_Msk (3UL /*<< SCB_AHBPCR_CTL_Pos*/) /*!< SCB AHBSCR: CTL Mask */ + +/* Auxiliary Bus Fault Status Register Definitions */ +#define SCB_ABFSR_AXIMTYPE_Pos 8U /*!< SCB ABFSR: AXIMTYPE Position*/ +#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) /*!< SCB ABFSR: AXIMTYPE Mask */ + +#define SCB_ABFSR_EPPB_Pos 4U /*!< SCB ABFSR: EPPB Position*/ +#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) /*!< SCB ABFSR: EPPB Mask */ + +#define SCB_ABFSR_AXIM_Pos 3U /*!< SCB ABFSR: AXIM Position*/ +#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) /*!< SCB ABFSR: AXIM Mask */ + +#define SCB_ABFSR_AHBP_Pos 2U /*!< SCB ABFSR: AHBP Position*/ +#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) /*!< SCB ABFSR: AHBP Mask */ + +#define SCB_ABFSR_DTCM_Pos 1U /*!< SCB ABFSR: DTCM Position*/ +#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) /*!< SCB ABFSR: DTCM Mask */ + +#define SCB_ABFSR_ITCM_Pos 0U /*!< SCB ABFSR: ITCM Position*/ +#define SCB_ABFSR_ITCM_Msk (1UL /*<< SCB_ABFSR_ITCM_Pos*/) /*!< SCB ABFSR: ITCM Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ + __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29U]; + __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ + uint32_t RESERVED6[4U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Stimulus Port Register Definitions */ +#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ +#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ + +#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ +#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ +#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ + +#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ +#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ + uint32_t RESERVED32[934U]; + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ + uint32_t RESERVED33[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ +#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Sizes Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Sizes Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[809U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) Software Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) Software Lock Status Register */ + uint32_t RESERVED4[4U]; + __IM uint32_t TYPE; /*!< Offset: 0xFC8 (R/ ) Device Identifier Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_SWOSCALER_Pos 0U /*!< TPI ACPR: SWOSCALER Position */ +#define TPI_ACPR_SWOSCALER_Msk (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/) /*!< TPI ACPR: SWOSCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI Periodic Synchronization Control Register Definitions */ +#define TPI_PSCR_PSCount_Pos 0U /*!< TPI PSCR: PSCount Position */ +#define TPI_PSCR_PSCount_Msk (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/) /*!< TPI PSCR: TPSCount Mask */ + +/* TPI Software Lock Status Register Definitions */ +#define TPI_LSR_nTT_Pos 1U /*!< TPI LSR: Not thirty-two bit. Position */ +#define TPI_LSR_nTT_Msk (0x1UL << TPI_LSR_nTT_Pos) /*!< TPI LSR: Not thirty-two bit. Mask */ + +#define TPI_LSR_SLK_Pos 1U /*!< TPI LSR: Software Lock status Position */ +#define TPI_LSR_SLK_Msk (0x1UL << TPI_LSR_SLK_Pos) /*!< TPI LSR: Software Lock status Mask */ + +#define TPI_LSR_SLI_Pos 0U /*!< TPI LSR: Software Lock implemented Position */ +#define TPI_LSR_SLI_Msk (0x1UL /*<< TPI_LSR_SLI_Pos*/) /*!< TPI LSR: Software Lock implemented Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFO depth Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFO depth Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ + __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ + __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ + __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ + uint32_t RESERVED0[1]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#else + uint32_t RESERVED0[3]; +#endif + __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ + __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/* Secure Fault Status Register Definitions */ +#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ +#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ + +#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ +#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ + +#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ +#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ + +#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ +#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ + +#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ +#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ + +#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ +#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ + +#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ +#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ + +#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ +#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ +#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ + +#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ +#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ + +#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ +#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ + +#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ +#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ + +#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ +#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ + +#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ +#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ +#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ +#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + + #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ + #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000002UL) /* bit [1] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Grouping (non-secure) + \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB_NS->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ + SCB_NS->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping (non-secure) + \details Reads the priority grouping field from the non-secure NVIC when in secure state. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) +{ + return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_ARMV8MML_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm0.h b/Drivers/CMSIS/Include/core_cm0.h new file mode 100644 index 0000000..f929bba --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm0.h @@ -0,0 +1,949 @@ +/**************************************************************************//** + * @file core_cm0.h + * @brief CMSIS Cortex-M0 Core Peripheral Access Layer Header File + * @version V5.0.5 + * @date 28. May 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM0_H_GENERIC +#define __CORE_CM0_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M0 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM0 definitions */ +#define __CM0_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM0_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM0_CMSIS_VERSION ((__CM0_CMSIS_VERSION_MAIN << 16U) | \ + __CM0_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (0U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM0_H_DEPENDANT +#define __CORE_CM0_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM0_REV + #define __CM0_REV 0x0000U + #warning "__CM0_REV not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M0 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t _reserved0:1; /*!< bit: 0 Reserved */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + uint32_t RESERVED0; + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M0 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M0 */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + Address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)0x0U; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)0x0U; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm0plus.h b/Drivers/CMSIS/Include/core_cm0plus.h new file mode 100644 index 0000000..424011a --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm0plus.h @@ -0,0 +1,1083 @@ +/**************************************************************************//** + * @file core_cm0plus.h + * @brief CMSIS Cortex-M0+ Core Peripheral Access Layer Header File + * @version V5.0.6 + * @date 28. May 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM0PLUS_H_GENERIC +#define __CORE_CM0PLUS_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex-M0+ + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM0+ definitions */ +#define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM0PLUS_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM0PLUS_CMSIS_VERSION ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \ + __CM0PLUS_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (0U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0PLUS_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM0PLUS_H_DEPENDANT +#define __CORE_CM0PLUS_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM0PLUS_REV + #define __CM0PLUS_REV 0x0000U + #warning "__CM0PLUS_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex-M0+ */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) +/* SCB Interrupt Control State Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 8U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 1U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 8U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M0+ header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M0+ */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + If VTOR is not present address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; + +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM0PLUS_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm1.h b/Drivers/CMSIS/Include/core_cm1.h new file mode 100644 index 0000000..0ed678e --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm1.h @@ -0,0 +1,976 @@ +/**************************************************************************//** + * @file core_cm1.h + * @brief CMSIS Cortex-M1 Core Peripheral Access Layer Header File + * @version V1.0.0 + * @date 23. July 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM1_H_GENERIC +#define __CORE_CM1_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M1 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM1 definitions */ +#define __CM1_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM1_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM1_CMSIS_VERSION ((__CM1_CMSIS_VERSION_MAIN << 16U) | \ + __CM1_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (1U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM1_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM1_H_DEPENDANT +#define __CORE_CM1_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM1_REV + #define __CM1_REV 0x0100U + #warning "__CM1_REV not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M1 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t _reserved0:1; /*!< bit: 0 Reserved */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + uint32_t RESERVED0; + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_ITCMUAEN_Pos 4U /*!< ACTLR: Instruction TCM Upper Alias Enable Position */ +#define SCnSCB_ACTLR_ITCMUAEN_Msk (1UL << SCnSCB_ACTLR_ITCMUAEN_Pos) /*!< ACTLR: Instruction TCM Upper Alias Enable Mask */ + +#define SCnSCB_ACTLR_ITCMLAEN_Pos 3U /*!< ACTLR: Instruction TCM Lower Alias Enable Position */ +#define SCnSCB_ACTLR_ITCMLAEN_Msk (1UL << SCnSCB_ACTLR_ITCMLAEN_Pos) /*!< ACTLR: Instruction TCM Lower Alias Enable Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Cortex-M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the Cortex-M1 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for Cortex-M1 */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + Address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)0x0U; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)0x0U; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM1_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm23.h b/Drivers/CMSIS/Include/core_cm23.h new file mode 100644 index 0000000..acbc5df --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm23.h @@ -0,0 +1,1993 @@ +/**************************************************************************//** + * @file core_cm23.h + * @brief CMSIS Cortex-M23 Core Peripheral Access Layer Header File + * @version V5.0.7 + * @date 22. June 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM23_H_GENERIC +#define __CORE_CM23_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M23 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS definitions */ +#define __CM23_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM23_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM23_CMSIS_VERSION ((__CM23_CMSIS_VERSION_MAIN << 16U) | \ + __CM23_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (23U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM23_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM23_H_DEPENDANT +#define __CORE_CM23_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM23_REV + #define __CM23_REV 0x0000U + #warning "__CM23_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __VTOR_PRESENT + #define __VTOR_PRESENT 0U + #warning "__VTOR_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif + + #ifndef __ETM_PRESENT + #define __ETM_PRESENT 0U + #warning "__ETM_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MTB_PRESENT + #define __MTB_PRESENT 0U + #warning "__MTB_PRESENT not defined in device header file; using default!" + #endif + +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M23 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint32_t IPR[124U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ +#else + uint32_t RESERVED0; +#endif + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED1; + __IOM uint32_t SHPR[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + uint32_t RESERVED0[6U]; + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x3UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t ITFTTD0; /*!< Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register */ + __IOM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0 */ + __IM uint32_t ITFTTD1; /*!< Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) Device Configuration Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Identifier Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration Test FIFO Test Data 0 Register Definitions */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data2_Pos 16U /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */ +#define TPI_ITFTTD0_ATB_IF1_data2_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data1_Pos 8U /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */ +#define TPI_ITFTTD0_ATB_IF1_data1_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data0_Pos 0U /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */ +#define TPI_ITFTTD0_ATB_IF1_data0_Msk (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */ + +/* TPI Integration Test ATB Control Register 2 Register Definitions */ +#define TPI_ITATBCTR2_AFVALID2S_Pos 1U /*!< TPI ITATBCTR2: AFVALID2S Position */ +#define TPI_ITATBCTR2_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos) /*!< TPI ITATBCTR2: AFVALID2SS Mask */ + +#define TPI_ITATBCTR2_AFVALID1S_Pos 1U /*!< TPI ITATBCTR2: AFVALID1S Position */ +#define TPI_ITATBCTR2_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos) /*!< TPI ITATBCTR2: AFVALID1SS Mask */ + +#define TPI_ITATBCTR2_ATREADY2S_Pos 0U /*!< TPI ITATBCTR2: ATREADY2S Position */ +#define TPI_ITATBCTR2_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/) /*!< TPI ITATBCTR2: ATREADY2S Mask */ + +#define TPI_ITATBCTR2_ATREADY1S_Pos 0U /*!< TPI ITATBCTR2: ATREADY1S Position */ +#define TPI_ITATBCTR2_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/) /*!< TPI ITATBCTR2: ATREADY1S Mask */ + +/* TPI Integration Test FIFO Test Data 1 Register Definitions */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data2_Pos 16U /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */ +#define TPI_ITFTTD1_ATB_IF2_data2_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data1_Pos 8U /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */ +#define TPI_ITFTTD1_ATB_IF2_data1_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data0_Pos 0U /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */ +#define TPI_ITFTTD1_ATB_IF2_data0_Msk (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */ + +/* TPI Integration Test ATB Control Register 0 Definitions */ +#define TPI_ITATBCTR0_AFVALID2S_Pos 1U /*!< TPI ITATBCTR0: AFVALID2S Position */ +#define TPI_ITATBCTR0_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos) /*!< TPI ITATBCTR0: AFVALID2SS Mask */ + +#define TPI_ITATBCTR0_AFVALID1S_Pos 1U /*!< TPI ITATBCTR0: AFVALID1S Position */ +#define TPI_ITATBCTR0_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos) /*!< TPI ITATBCTR0: AFVALID1SS Mask */ + +#define TPI_ITATBCTR0_ATREADY2S_Pos 0U /*!< TPI ITATBCTR0: ATREADY2S Position */ +#define TPI_ITATBCTR0_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/) /*!< TPI ITATBCTR0: ATREADY2S Mask */ + +#define TPI_ITATBCTR0_ATREADY1S_Pos 0U /*!< TPI ITATBCTR0: ATREADY1S Position */ +#define TPI_ITATBCTR0_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/) /*!< TPI ITATBCTR0: ATREADY1S Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFOSZ Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFOSZ Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + uint32_t RESERVED0[7U]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 1U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: EN Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: EN Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#endif +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register */ +#define CoreDebug_DEMCR_DWTENA_Pos 24U /*!< CoreDebug DEMCR: DWTENA Position */ +#define CoreDebug_DEMCR_DWTENA_Msk (1UL << CoreDebug_DEMCR_DWTENA_Pos) /*!< CoreDebug DEMCR: DWTENA Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else +/*#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping not available for Cortex-M23 */ +/*#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping not available for Cortex-M23 */ + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000002UL) /* bit [1] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + +#define __NVIC_SetPriorityGrouping(X) (void)(X) +#define __NVIC_GetPriorityGrouping() (0U) + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + If VTOR is not present address 0 must be mapped to SRAM. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ +#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U) + uint32_t *vectors = (uint32_t *)SCB->VTOR; +#else + uint32_t *vectors = (uint32_t *)0x0U; +#endif + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[_IP_IDX(IRQn)] = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM23_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm3.h b/Drivers/CMSIS/Include/core_cm3.h new file mode 100644 index 0000000..74bff64 --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm3.h @@ -0,0 +1,1941 @@ +/**************************************************************************//** + * @file core_cm3.h + * @brief CMSIS Cortex-M3 Core Peripheral Access Layer Header File + * @version V5.0.8 + * @date 04. June 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM3_H_GENERIC +#define __CORE_CM3_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M3 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM3 definitions */ +#define __CM3_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM3_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM3_CMSIS_VERSION ((__CM3_CMSIS_VERSION_MAIN << 16U) | \ + __CM3_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (3U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM3_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM3_H_DEPENDANT +#define __CORE_CM3_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM3_REV + #define __CM3_REV 0x0200U + #warning "__CM3_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M3 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t _reserved1:8; /*!< bit: 16..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#if defined (__CM3_REV) && (__CM3_REV < 0x0201U) /* core r2p1 */ +#define SCB_VTOR_TBLBASE_Pos 29U /*!< SCB VTOR: TBLBASE Position */ +#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ + +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#else +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ +#endif + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ +#if defined (__CM3_REV) && (__CM3_REV >= 0x200U) + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +#else + uint32_t RESERVED1[1U]; +#endif +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29U]; + __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM3_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm33.h b/Drivers/CMSIS/Include/core_cm33.h new file mode 100644 index 0000000..6cd2db7 --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm33.h @@ -0,0 +1,3002 @@ +/**************************************************************************//** + * @file core_cm33.h + * @brief CMSIS Cortex-M33 Core Peripheral Access Layer Header File + * @version V5.0.9 + * @date 06. July 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM33_H_GENERIC +#define __CORE_CM33_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M33 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM33 definitions */ +#define __CM33_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM33_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM33_CMSIS_VERSION ((__CM33_CMSIS_VERSION_MAIN << 16U) | \ + __CM33_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (33U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined (__TARGET_FPU_VFP) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined (__ARM_PCS_VFP) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined (__ARMVFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + + #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U) + #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U) + #define __DSP_USED 1U + #else + #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)" + #define __DSP_USED 0U + #endif + #else + #define __DSP_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined (__TI_VFP_SUPPORT__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined (__FPU_VFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM33_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM33_H_DEPENDANT +#define __CORE_CM33_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM33_REV + #define __CM33_REV 0x0000U + #warning "__CM33_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __SAUREGION_PRESENT + #define __SAUREGION_PRESENT 0U + #warning "__SAUREGION_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DSP_PRESENT + #define __DSP_PRESENT 0U + #warning "__DSP_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M33 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core SAU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_IT_Pos 25U /*!< xPSR: IT Position */ +#define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack-pointer select */ + uint32_t FPCA:1; /*!< bit: 2 Floating-point context active */ + uint32_t SFPA:1; /*!< bit: 3 Secure floating-point active */ + uint32_t _reserved1:28; /*!< bit: 4..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SFPA_Pos 3U /*!< CONTROL: SFPA Position */ +#define CONTROL_SFPA_Msk (1UL << CONTROL_SFPA_Pos) /*!< CONTROL: SFPA Mask */ + +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[16U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[16U]; + __IOM uint32_t ICER[16U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[16U]; + __IOM uint32_t ISPR[16U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[16U]; + __IOM uint32_t ICPR[16U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[16U]; + __IOM uint32_t IABR[16U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[16U]; + __IOM uint32_t ITNS[16U]; /*!< Offset: 0x280 (R/W) Interrupt Non-Secure State Register */ + uint32_t RESERVED5[16U]; + __IOM uint8_t IPR[496U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED6[580U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[6U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + __IOM uint32_t NSACR; /*!< Offset: 0x08C (R/W) Non-Secure Access Control Register */ + uint32_t RESERVED3[92U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ + uint32_t RESERVED7[6U]; + __IOM uint32_t ITCMCR; /*!< Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register */ + __IOM uint32_t DTCMCR; /*!< Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers */ + __IOM uint32_t AHBPCR; /*!< Offset: 0x298 (R/W) AHBP Control Register */ + __IOM uint32_t CACR; /*!< Offset: 0x29C (R/W) L1 Cache Control Register */ + __IOM uint32_t AHBSCR; /*!< Offset: 0x2A0 (R/W) AHB Slave Control Register */ + uint32_t RESERVED8[1U]; + __IOM uint32_t ABFSR; /*!< Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_PENDNMISET_Pos 31U /*!< SCB ICSR: PENDNMISET Position */ +#define SCB_ICSR_PENDNMISET_Msk (1UL << SCB_ICSR_PENDNMISET_Pos) /*!< SCB ICSR: PENDNMISET Mask */ + +#define SCB_ICSR_NMIPENDSET_Pos SCB_ICSR_PENDNMISET_Pos /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */ +#define SCB_ICSR_NMIPENDSET_Msk SCB_ICSR_PENDNMISET_Msk /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */ + +#define SCB_ICSR_PENDNMICLR_Pos 30U /*!< SCB ICSR: PENDNMICLR Position */ +#define SCB_ICSR_PENDNMICLR_Msk (1UL << SCB_ICSR_PENDNMICLR_Pos) /*!< SCB ICSR: PENDNMICLR Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_STTNS_Pos 24U /*!< SCB ICSR: STTNS Position (Security Extension) */ +#define SCB_ICSR_STTNS_Msk (1UL << SCB_ICSR_STTNS_Pos) /*!< SCB ICSR: STTNS Mask (Security Extension) */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIS_Pos 14U /*!< SCB AIRCR: PRIS Position */ +#define SCB_AIRCR_PRIS_Msk (1UL << SCB_AIRCR_PRIS_Pos) /*!< SCB AIRCR: PRIS Mask */ + +#define SCB_AIRCR_BFHFNMINS_Pos 13U /*!< SCB AIRCR: BFHFNMINS Position */ +#define SCB_AIRCR_BFHFNMINS_Msk (1UL << SCB_AIRCR_BFHFNMINS_Pos) /*!< SCB AIRCR: BFHFNMINS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQS_Pos 3U /*!< SCB AIRCR: SYSRESETREQS Position */ +#define SCB_AIRCR_SYSRESETREQS_Msk (1UL << SCB_AIRCR_SYSRESETREQS_Pos) /*!< SCB AIRCR: SYSRESETREQS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEPS_Pos 3U /*!< SCB SCR: SLEEPDEEPS Position */ +#define SCB_SCR_SLEEPDEEPS_Msk (1UL << SCB_SCR_SLEEPDEEPS_Pos) /*!< SCB SCR: SLEEPDEEPS Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: BP Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: BP Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: IC Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: IC Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: DC Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: DC Mask */ + +#define SCB_CCR_STKOFHFNMIGN_Pos 10U /*!< SCB CCR: STKOFHFNMIGN Position */ +#define SCB_CCR_STKOFHFNMIGN_Msk (1UL << SCB_CCR_STKOFHFNMIGN_Pos) /*!< SCB CCR: STKOFHFNMIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_HARDFAULTPENDED_Pos 21U /*!< SCB SHCSR: HARDFAULTPENDED Position */ +#define SCB_SHCSR_HARDFAULTPENDED_Msk (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos) /*!< SCB SHCSR: HARDFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTPENDED_Pos 20U /*!< SCB SHCSR: SECUREFAULTPENDED Position */ +#define SCB_SHCSR_SECUREFAULTPENDED_Msk (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos) /*!< SCB SHCSR: SECUREFAULTPENDED Mask */ + +#define SCB_SHCSR_SECUREFAULTENA_Pos 19U /*!< SCB SHCSR: SECUREFAULTENA Position */ +#define SCB_SHCSR_SECUREFAULTENA_Msk (1UL << SCB_SHCSR_SECUREFAULTENA_Pos) /*!< SCB SHCSR: SECUREFAULTENA Mask */ + +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_NMIACT_Pos 5U /*!< SCB SHCSR: NMIACT Position */ +#define SCB_SHCSR_NMIACT_Msk (1UL << SCB_SHCSR_NMIACT_Pos) /*!< SCB SHCSR: NMIACT Mask */ + +#define SCB_SHCSR_SECUREFAULTACT_Pos 4U /*!< SCB SHCSR: SECUREFAULTACT Position */ +#define SCB_SHCSR_SECUREFAULTACT_Msk (1UL << SCB_SHCSR_SECUREFAULTACT_Pos) /*!< SCB SHCSR: SECUREFAULTACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_HARDFAULTACT_Pos 2U /*!< SCB SHCSR: HARDFAULTACT Position */ +#define SCB_SHCSR_HARDFAULTACT_Msk (1UL << SCB_SHCSR_HARDFAULTACT_Pos) /*!< SCB SHCSR: HARDFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_STKOF_Pos (SCB_CFSR_USGFAULTSR_Pos + 4U) /*!< SCB CFSR (UFSR): STKOF Position */ +#define SCB_CFSR_STKOF_Msk (1UL << SCB_CFSR_STKOF_Pos) /*!< SCB CFSR (UFSR): STKOF Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Non-Secure Access Control Register Definitions */ +#define SCB_NSACR_CP11_Pos 11U /*!< SCB NSACR: CP11 Position */ +#define SCB_NSACR_CP11_Msk (1UL << SCB_NSACR_CP11_Pos) /*!< SCB NSACR: CP11 Mask */ + +#define SCB_NSACR_CP10_Pos 10U /*!< SCB NSACR: CP10 Position */ +#define SCB_NSACR_CP10_Msk (1UL << SCB_NSACR_CP10_Pos) /*!< SCB NSACR: CP10 Mask */ + +#define SCB_NSACR_CPn_Pos 0U /*!< SCB NSACR: CPn Position */ +#define SCB_NSACR_CPn_Msk (1UL /*<< SCB_NSACR_CPn_Pos*/) /*!< SCB NSACR: CPn Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/* Instruction Tightly-Coupled Memory Control Register Definitions */ +#define SCB_ITCMCR_SZ_Pos 3U /*!< SCB ITCMCR: SZ Position */ +#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) /*!< SCB ITCMCR: SZ Mask */ + +#define SCB_ITCMCR_RETEN_Pos 2U /*!< SCB ITCMCR: RETEN Position */ +#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) /*!< SCB ITCMCR: RETEN Mask */ + +#define SCB_ITCMCR_RMW_Pos 1U /*!< SCB ITCMCR: RMW Position */ +#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) /*!< SCB ITCMCR: RMW Mask */ + +#define SCB_ITCMCR_EN_Pos 0U /*!< SCB ITCMCR: EN Position */ +#define SCB_ITCMCR_EN_Msk (1UL /*<< SCB_ITCMCR_EN_Pos*/) /*!< SCB ITCMCR: EN Mask */ + +/* Data Tightly-Coupled Memory Control Register Definitions */ +#define SCB_DTCMCR_SZ_Pos 3U /*!< SCB DTCMCR: SZ Position */ +#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) /*!< SCB DTCMCR: SZ Mask */ + +#define SCB_DTCMCR_RETEN_Pos 2U /*!< SCB DTCMCR: RETEN Position */ +#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) /*!< SCB DTCMCR: RETEN Mask */ + +#define SCB_DTCMCR_RMW_Pos 1U /*!< SCB DTCMCR: RMW Position */ +#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) /*!< SCB DTCMCR: RMW Mask */ + +#define SCB_DTCMCR_EN_Pos 0U /*!< SCB DTCMCR: EN Position */ +#define SCB_DTCMCR_EN_Msk (1UL /*<< SCB_DTCMCR_EN_Pos*/) /*!< SCB DTCMCR: EN Mask */ + +/* AHBP Control Register Definitions */ +#define SCB_AHBPCR_SZ_Pos 1U /*!< SCB AHBPCR: SZ Position */ +#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) /*!< SCB AHBPCR: SZ Mask */ + +#define SCB_AHBPCR_EN_Pos 0U /*!< SCB AHBPCR: EN Position */ +#define SCB_AHBPCR_EN_Msk (1UL /*<< SCB_AHBPCR_EN_Pos*/) /*!< SCB AHBPCR: EN Mask */ + +/* L1 Cache Control Register Definitions */ +#define SCB_CACR_FORCEWT_Pos 2U /*!< SCB CACR: FORCEWT Position */ +#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) /*!< SCB CACR: FORCEWT Mask */ + +#define SCB_CACR_ECCEN_Pos 1U /*!< SCB CACR: ECCEN Position */ +#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) /*!< SCB CACR: ECCEN Mask */ + +#define SCB_CACR_SIWT_Pos 0U /*!< SCB CACR: SIWT Position */ +#define SCB_CACR_SIWT_Msk (1UL /*<< SCB_CACR_SIWT_Pos*/) /*!< SCB CACR: SIWT Mask */ + +/* AHBS Control Register Definitions */ +#define SCB_AHBSCR_INITCOUNT_Pos 11U /*!< SCB AHBSCR: INITCOUNT Position */ +#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) /*!< SCB AHBSCR: INITCOUNT Mask */ + +#define SCB_AHBSCR_TPRI_Pos 2U /*!< SCB AHBSCR: TPRI Position */ +#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) /*!< SCB AHBSCR: TPRI Mask */ + +#define SCB_AHBSCR_CTL_Pos 0U /*!< SCB AHBSCR: CTL Position*/ +#define SCB_AHBSCR_CTL_Msk (3UL /*<< SCB_AHBPCR_CTL_Pos*/) /*!< SCB AHBSCR: CTL Mask */ + +/* Auxiliary Bus Fault Status Register Definitions */ +#define SCB_ABFSR_AXIMTYPE_Pos 8U /*!< SCB ABFSR: AXIMTYPE Position*/ +#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) /*!< SCB ABFSR: AXIMTYPE Mask */ + +#define SCB_ABFSR_EPPB_Pos 4U /*!< SCB ABFSR: EPPB Position*/ +#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) /*!< SCB ABFSR: EPPB Mask */ + +#define SCB_ABFSR_AXIM_Pos 3U /*!< SCB ABFSR: AXIM Position*/ +#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) /*!< SCB ABFSR: AXIM Mask */ + +#define SCB_ABFSR_AHBP_Pos 2U /*!< SCB ABFSR: AHBP Position*/ +#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) /*!< SCB ABFSR: AHBP Mask */ + +#define SCB_ABFSR_DTCM_Pos 1U /*!< SCB ABFSR: DTCM Position*/ +#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) /*!< SCB ABFSR: DTCM Mask */ + +#define SCB_ABFSR_ITCM_Pos 0U /*!< SCB ABFSR: ITCM Position*/ +#define SCB_ABFSR_ITCM_Msk (1UL /*<< SCB_ABFSR_ITCM_Pos*/) /*!< SCB ABFSR: ITCM Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ + __IOM uint32_t CPPWR; /*!< Offset: 0x00C (R/W) Coprocessor Power Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29U]; + __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) ITM Device Architecture Register */ + uint32_t RESERVED6[4U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Stimulus Port Register Definitions */ +#define ITM_STIM_DISABLED_Pos 1U /*!< ITM STIM: DISABLED Position */ +#define ITM_STIM_DISABLED_Msk (0x1UL << ITM_STIM_DISABLED_Pos) /*!< ITM STIM: DISABLED Mask */ + +#define ITM_STIM_FIFOREADY_Pos 0U /*!< ITM STIM: FIFOREADY Position */ +#define ITM_STIM_FIFOREADY_Msk (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/) /*!< ITM STIM: FIFOREADY Mask */ + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TRACEBUSID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TRACEBUSID_Msk (0x7FUL << ITM_TCR_TRACEBUSID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPRESCALE_Pos 8U /*!< ITM TCR: TSPRESCALE Position */ +#define ITM_TCR_TSPRESCALE_Msk (3UL << ITM_TCR_TSPRESCALE_Pos) /*!< ITM TCR: TSPRESCALE Mask */ + +#define ITM_TCR_STALLENA_Pos 5U /*!< ITM TCR: STALLENA Position */ +#define ITM_TCR_STALLENA_Msk (1UL << ITM_TCR_STALLENA_Pos) /*!< ITM TCR: STALLENA Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + uint32_t RESERVED3[1U]; + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED4[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + uint32_t RESERVED5[1U]; + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED6[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + uint32_t RESERVED7[1U]; + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED8[1U]; + __IOM uint32_t COMP4; /*!< Offset: 0x060 (R/W) Comparator Register 4 */ + uint32_t RESERVED9[1U]; + __IOM uint32_t FUNCTION4; /*!< Offset: 0x068 (R/W) Function Register 4 */ + uint32_t RESERVED10[1U]; + __IOM uint32_t COMP5; /*!< Offset: 0x070 (R/W) Comparator Register 5 */ + uint32_t RESERVED11[1U]; + __IOM uint32_t FUNCTION5; /*!< Offset: 0x078 (R/W) Function Register 5 */ + uint32_t RESERVED12[1U]; + __IOM uint32_t COMP6; /*!< Offset: 0x080 (R/W) Comparator Register 6 */ + uint32_t RESERVED13[1U]; + __IOM uint32_t FUNCTION6; /*!< Offset: 0x088 (R/W) Function Register 6 */ + uint32_t RESERVED14[1U]; + __IOM uint32_t COMP7; /*!< Offset: 0x090 (R/W) Comparator Register 7 */ + uint32_t RESERVED15[1U]; + __IOM uint32_t FUNCTION7; /*!< Offset: 0x098 (R/W) Function Register 7 */ + uint32_t RESERVED16[1U]; + __IOM uint32_t COMP8; /*!< Offset: 0x0A0 (R/W) Comparator Register 8 */ + uint32_t RESERVED17[1U]; + __IOM uint32_t FUNCTION8; /*!< Offset: 0x0A8 (R/W) Function Register 8 */ + uint32_t RESERVED18[1U]; + __IOM uint32_t COMP9; /*!< Offset: 0x0B0 (R/W) Comparator Register 9 */ + uint32_t RESERVED19[1U]; + __IOM uint32_t FUNCTION9; /*!< Offset: 0x0B8 (R/W) Function Register 9 */ + uint32_t RESERVED20[1U]; + __IOM uint32_t COMP10; /*!< Offset: 0x0C0 (R/W) Comparator Register 10 */ + uint32_t RESERVED21[1U]; + __IOM uint32_t FUNCTION10; /*!< Offset: 0x0C8 (R/W) Function Register 10 */ + uint32_t RESERVED22[1U]; + __IOM uint32_t COMP11; /*!< Offset: 0x0D0 (R/W) Comparator Register 11 */ + uint32_t RESERVED23[1U]; + __IOM uint32_t FUNCTION11; /*!< Offset: 0x0D8 (R/W) Function Register 11 */ + uint32_t RESERVED24[1U]; + __IOM uint32_t COMP12; /*!< Offset: 0x0E0 (R/W) Comparator Register 12 */ + uint32_t RESERVED25[1U]; + __IOM uint32_t FUNCTION12; /*!< Offset: 0x0E8 (R/W) Function Register 12 */ + uint32_t RESERVED26[1U]; + __IOM uint32_t COMP13; /*!< Offset: 0x0F0 (R/W) Comparator Register 13 */ + uint32_t RESERVED27[1U]; + __IOM uint32_t FUNCTION13; /*!< Offset: 0x0F8 (R/W) Function Register 13 */ + uint32_t RESERVED28[1U]; + __IOM uint32_t COMP14; /*!< Offset: 0x100 (R/W) Comparator Register 14 */ + uint32_t RESERVED29[1U]; + __IOM uint32_t FUNCTION14; /*!< Offset: 0x108 (R/W) Function Register 14 */ + uint32_t RESERVED30[1U]; + __IOM uint32_t COMP15; /*!< Offset: 0x110 (R/W) Comparator Register 15 */ + uint32_t RESERVED31[1U]; + __IOM uint32_t FUNCTION15; /*!< Offset: 0x118 (R/W) Function Register 15 */ + uint32_t RESERVED32[934U]; + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ + uint32_t RESERVED33[1U]; + __IM uint32_t DEVARCH; /*!< Offset: 0xFBC (R/ ) Device Architecture Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCDISS_Pos 23U /*!< DWT CTRL: CYCDISS Position */ +#define DWT_CTRL_CYCDISS_Msk (0x1UL << DWT_CTRL_CYCDISS_Pos) /*!< DWT CTRL: CYCDISS Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_ID_Pos 27U /*!< DWT FUNCTION: ID Position */ +#define DWT_FUNCTION_ID_Msk (0x1FUL << DWT_FUNCTION_ID_Pos) /*!< DWT FUNCTION: ID Mask */ + +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_ACTION_Pos 4U /*!< DWT FUNCTION: ACTION Position */ +#define DWT_FUNCTION_ACTION_Msk (0x1UL << DWT_FUNCTION_ACTION_Pos) /*!< DWT FUNCTION: ACTION Mask */ + +#define DWT_FUNCTION_MATCH_Pos 0U /*!< DWT FUNCTION: MATCH Position */ +#define DWT_FUNCTION_MATCH_Msk (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/) /*!< DWT FUNCTION: MATCH Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IOM uint32_t PSCR; /*!< Offset: 0x308 (R/W) Periodic Synchronization Control Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t ITFTTD0; /*!< Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register */ + __IOM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0 */ + __IM uint32_t ITFTTD1; /*!< Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) Device Configuration Register */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) Device Type Identifier Register */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_FOnMan_Pos 6U /*!< TPI FFCR: FOnMan Position */ +#define TPI_FFCR_FOnMan_Msk (0x1UL << TPI_FFCR_FOnMan_Pos) /*!< TPI FFCR: FOnMan Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration Test FIFO Test Data 0 Register Definitions */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */ +#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data2_Pos 16U /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */ +#define TPI_ITFTTD0_ATB_IF1_data2_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data1_Pos 8U /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */ +#define TPI_ITFTTD0_ATB_IF1_data1_Msk (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos) /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */ + +#define TPI_ITFTTD0_ATB_IF1_data0_Pos 0U /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */ +#define TPI_ITFTTD0_ATB_IF1_data0_Msk (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */ + +/* TPI Integration Test ATB Control Register 2 Register Definitions */ +#define TPI_ITATBCTR2_AFVALID2S_Pos 1U /*!< TPI ITATBCTR2: AFVALID2S Position */ +#define TPI_ITATBCTR2_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos) /*!< TPI ITATBCTR2: AFVALID2SS Mask */ + +#define TPI_ITATBCTR2_AFVALID1S_Pos 1U /*!< TPI ITATBCTR2: AFVALID1S Position */ +#define TPI_ITATBCTR2_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos) /*!< TPI ITATBCTR2: AFVALID1SS Mask */ + +#define TPI_ITATBCTR2_ATREADY2S_Pos 0U /*!< TPI ITATBCTR2: ATREADY2S Position */ +#define TPI_ITATBCTR2_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/) /*!< TPI ITATBCTR2: ATREADY2S Mask */ + +#define TPI_ITATBCTR2_ATREADY1S_Pos 0U /*!< TPI ITATBCTR2: ATREADY1S Position */ +#define TPI_ITATBCTR2_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/) /*!< TPI ITATBCTR2: ATREADY1S Mask */ + +/* TPI Integration Test FIFO Test Data 1 Register Definitions */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos 29U /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos 27U /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */ +#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */ + +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos 26U /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */ +#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */ + +#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos 24U /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */ +#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data2_Pos 16U /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */ +#define TPI_ITFTTD1_ATB_IF2_data2_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data1_Pos 8U /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */ +#define TPI_ITFTTD1_ATB_IF2_data1_Msk (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos) /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */ + +#define TPI_ITFTTD1_ATB_IF2_data0_Pos 0U /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */ +#define TPI_ITFTTD1_ATB_IF2_data0_Msk (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */ + +/* TPI Integration Test ATB Control Register 0 Definitions */ +#define TPI_ITATBCTR0_AFVALID2S_Pos 1U /*!< TPI ITATBCTR0: AFVALID2S Position */ +#define TPI_ITATBCTR0_AFVALID2S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos) /*!< TPI ITATBCTR0: AFVALID2SS Mask */ + +#define TPI_ITATBCTR0_AFVALID1S_Pos 1U /*!< TPI ITATBCTR0: AFVALID1S Position */ +#define TPI_ITATBCTR0_AFVALID1S_Msk (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos) /*!< TPI ITATBCTR0: AFVALID1SS Mask */ + +#define TPI_ITATBCTR0_ATREADY2S_Pos 0U /*!< TPI ITATBCTR0: ATREADY2S Position */ +#define TPI_ITATBCTR0_ATREADY2S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/) /*!< TPI ITATBCTR0: ATREADY2S Mask */ + +#define TPI_ITATBCTR0_ATREADY1S_Pos 0U /*!< TPI ITATBCTR0: ATREADY1S Position */ +#define TPI_ITATBCTR0_ATREADY1S_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/) /*!< TPI ITATBCTR0: ATREADY1S Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_FIFOSZ_Pos 6U /*!< TPI DEVID: FIFOSZ Position */ +#define TPI_DEVID_FIFOSZ_Msk (0x7UL << TPI_DEVID_FIFOSZ_Pos) /*!< TPI DEVID: FIFOSZ Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) MPU Region Limit Address Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Region Base Address Register Alias 1 */ + __IOM uint32_t RLAR_A1; /*!< Offset: 0x018 (R/W) MPU Region Limit Address Register Alias 1 */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Region Base Address Register Alias 2 */ + __IOM uint32_t RLAR_A2; /*!< Offset: 0x020 (R/W) MPU Region Limit Address Register Alias 2 */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Region Base Address Register Alias 3 */ + __IOM uint32_t RLAR_A3; /*!< Offset: 0x028 (R/W) MPU Region Limit Address Register Alias 3 */ + uint32_t RESERVED0[1]; + union { + __IOM uint32_t MAIR[2]; + struct { + __IOM uint32_t MAIR0; /*!< Offset: 0x030 (R/W) MPU Memory Attribute Indirection Register 0 */ + __IOM uint32_t MAIR1; /*!< Offset: 0x034 (R/W) MPU Memory Attribute Indirection Register 1 */ + }; + }; +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_BASE_Pos 5U /*!< MPU RBAR: BASE Position */ +#define MPU_RBAR_BASE_Msk (0x7FFFFFFUL << MPU_RBAR_BASE_Pos) /*!< MPU RBAR: BASE Mask */ + +#define MPU_RBAR_SH_Pos 3U /*!< MPU RBAR: SH Position */ +#define MPU_RBAR_SH_Msk (0x3UL << MPU_RBAR_SH_Pos) /*!< MPU RBAR: SH Mask */ + +#define MPU_RBAR_AP_Pos 1U /*!< MPU RBAR: AP Position */ +#define MPU_RBAR_AP_Msk (0x3UL << MPU_RBAR_AP_Pos) /*!< MPU RBAR: AP Mask */ + +#define MPU_RBAR_XN_Pos 0U /*!< MPU RBAR: XN Position */ +#define MPU_RBAR_XN_Msk (01UL /*<< MPU_RBAR_XN_Pos*/) /*!< MPU RBAR: XN Mask */ + +/* MPU Region Limit Address Register Definitions */ +#define MPU_RLAR_LIMIT_Pos 5U /*!< MPU RLAR: LIMIT Position */ +#define MPU_RLAR_LIMIT_Msk (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos) /*!< MPU RLAR: LIMIT Mask */ + +#define MPU_RLAR_AttrIndx_Pos 1U /*!< MPU RLAR: AttrIndx Position */ +#define MPU_RLAR_AttrIndx_Msk (0x7UL << MPU_RLAR_AttrIndx_Pos) /*!< MPU RLAR: AttrIndx Mask */ + +#define MPU_RLAR_EN_Pos 0U /*!< MPU RLAR: Region enable bit Position */ +#define MPU_RLAR_EN_Msk (1UL /*<< MPU_RLAR_EN_Pos*/) /*!< MPU RLAR: Region enable bit Disable Mask */ + +/* MPU Memory Attribute Indirection Register 0 Definitions */ +#define MPU_MAIR0_Attr3_Pos 24U /*!< MPU MAIR0: Attr3 Position */ +#define MPU_MAIR0_Attr3_Msk (0xFFUL << MPU_MAIR0_Attr3_Pos) /*!< MPU MAIR0: Attr3 Mask */ + +#define MPU_MAIR0_Attr2_Pos 16U /*!< MPU MAIR0: Attr2 Position */ +#define MPU_MAIR0_Attr2_Msk (0xFFUL << MPU_MAIR0_Attr2_Pos) /*!< MPU MAIR0: Attr2 Mask */ + +#define MPU_MAIR0_Attr1_Pos 8U /*!< MPU MAIR0: Attr1 Position */ +#define MPU_MAIR0_Attr1_Msk (0xFFUL << MPU_MAIR0_Attr1_Pos) /*!< MPU MAIR0: Attr1 Mask */ + +#define MPU_MAIR0_Attr0_Pos 0U /*!< MPU MAIR0: Attr0 Position */ +#define MPU_MAIR0_Attr0_Msk (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/) /*!< MPU MAIR0: Attr0 Mask */ + +/* MPU Memory Attribute Indirection Register 1 Definitions */ +#define MPU_MAIR1_Attr7_Pos 24U /*!< MPU MAIR1: Attr7 Position */ +#define MPU_MAIR1_Attr7_Msk (0xFFUL << MPU_MAIR1_Attr7_Pos) /*!< MPU MAIR1: Attr7 Mask */ + +#define MPU_MAIR1_Attr6_Pos 16U /*!< MPU MAIR1: Attr6 Position */ +#define MPU_MAIR1_Attr6_Msk (0xFFUL << MPU_MAIR1_Attr6_Pos) /*!< MPU MAIR1: Attr6 Mask */ + +#define MPU_MAIR1_Attr5_Pos 8U /*!< MPU MAIR1: Attr5 Position */ +#define MPU_MAIR1_Attr5_Msk (0xFFUL << MPU_MAIR1_Attr5_Pos) /*!< MPU MAIR1: Attr5 Mask */ + +#define MPU_MAIR1_Attr4_Pos 0U /*!< MPU MAIR1: Attr4 Position */ +#define MPU_MAIR1_Attr4_Msk (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/) /*!< MPU MAIR1: Attr4 Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SAU Security Attribution Unit (SAU) + \brief Type definitions for the Security Attribution Unit (SAU) + @{ + */ + +/** + \brief Structure type to access the Security Attribution Unit (SAU). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SAU Control Register */ + __IM uint32_t TYPE; /*!< Offset: 0x004 (R/ ) SAU Type Register */ +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) SAU Region Number Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) SAU Region Base Address Register */ + __IOM uint32_t RLAR; /*!< Offset: 0x010 (R/W) SAU Region Limit Address Register */ +#else + uint32_t RESERVED0[3]; +#endif + __IOM uint32_t SFSR; /*!< Offset: 0x014 (R/W) Secure Fault Status Register */ + __IOM uint32_t SFAR; /*!< Offset: 0x018 (R/W) Secure Fault Address Register */ +} SAU_Type; + +/* SAU Control Register Definitions */ +#define SAU_CTRL_ALLNS_Pos 1U /*!< SAU CTRL: ALLNS Position */ +#define SAU_CTRL_ALLNS_Msk (1UL << SAU_CTRL_ALLNS_Pos) /*!< SAU CTRL: ALLNS Mask */ + +#define SAU_CTRL_ENABLE_Pos 0U /*!< SAU CTRL: ENABLE Position */ +#define SAU_CTRL_ENABLE_Msk (1UL /*<< SAU_CTRL_ENABLE_Pos*/) /*!< SAU CTRL: ENABLE Mask */ + +/* SAU Type Register Definitions */ +#define SAU_TYPE_SREGION_Pos 0U /*!< SAU TYPE: SREGION Position */ +#define SAU_TYPE_SREGION_Msk (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/) /*!< SAU TYPE: SREGION Mask */ + +#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) +/* SAU Region Number Register Definitions */ +#define SAU_RNR_REGION_Pos 0U /*!< SAU RNR: REGION Position */ +#define SAU_RNR_REGION_Msk (0xFFUL /*<< SAU_RNR_REGION_Pos*/) /*!< SAU RNR: REGION Mask */ + +/* SAU Region Base Address Register Definitions */ +#define SAU_RBAR_BADDR_Pos 5U /*!< SAU RBAR: BADDR Position */ +#define SAU_RBAR_BADDR_Msk (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos) /*!< SAU RBAR: BADDR Mask */ + +/* SAU Region Limit Address Register Definitions */ +#define SAU_RLAR_LADDR_Pos 5U /*!< SAU RLAR: LADDR Position */ +#define SAU_RLAR_LADDR_Msk (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos) /*!< SAU RLAR: LADDR Mask */ + +#define SAU_RLAR_NSC_Pos 1U /*!< SAU RLAR: NSC Position */ +#define SAU_RLAR_NSC_Msk (1UL << SAU_RLAR_NSC_Pos) /*!< SAU RLAR: NSC Mask */ + +#define SAU_RLAR_ENABLE_Pos 0U /*!< SAU RLAR: ENABLE Position */ +#define SAU_RLAR_ENABLE_Msk (1UL /*<< SAU_RLAR_ENABLE_Pos*/) /*!< SAU RLAR: ENABLE Mask */ + +#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */ + +/* Secure Fault Status Register Definitions */ +#define SAU_SFSR_LSERR_Pos 7U /*!< SAU SFSR: LSERR Position */ +#define SAU_SFSR_LSERR_Msk (1UL << SAU_SFSR_LSERR_Pos) /*!< SAU SFSR: LSERR Mask */ + +#define SAU_SFSR_SFARVALID_Pos 6U /*!< SAU SFSR: SFARVALID Position */ +#define SAU_SFSR_SFARVALID_Msk (1UL << SAU_SFSR_SFARVALID_Pos) /*!< SAU SFSR: SFARVALID Mask */ + +#define SAU_SFSR_LSPERR_Pos 5U /*!< SAU SFSR: LSPERR Position */ +#define SAU_SFSR_LSPERR_Msk (1UL << SAU_SFSR_LSPERR_Pos) /*!< SAU SFSR: LSPERR Mask */ + +#define SAU_SFSR_INVTRAN_Pos 4U /*!< SAU SFSR: INVTRAN Position */ +#define SAU_SFSR_INVTRAN_Msk (1UL << SAU_SFSR_INVTRAN_Pos) /*!< SAU SFSR: INVTRAN Mask */ + +#define SAU_SFSR_AUVIOL_Pos 3U /*!< SAU SFSR: AUVIOL Position */ +#define SAU_SFSR_AUVIOL_Msk (1UL << SAU_SFSR_AUVIOL_Pos) /*!< SAU SFSR: AUVIOL Mask */ + +#define SAU_SFSR_INVER_Pos 2U /*!< SAU SFSR: INVER Position */ +#define SAU_SFSR_INVER_Msk (1UL << SAU_SFSR_INVER_Pos) /*!< SAU SFSR: INVER Mask */ + +#define SAU_SFSR_INVIS_Pos 1U /*!< SAU SFSR: INVIS Position */ +#define SAU_SFSR_INVIS_Msk (1UL << SAU_SFSR_INVIS_Pos) /*!< SAU SFSR: INVIS Mask */ + +#define SAU_SFSR_INVEP_Pos 0U /*!< SAU SFSR: INVEP Position */ +#define SAU_SFSR_INVEP_Msk (1UL /*<< SAU_SFSR_INVEP_Pos*/) /*!< SAU SFSR: INVEP Mask */ + +/*@} end of group CMSIS_SAU */ +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_LSPENS_Pos 29U /*!< FPCCR: LSPENS Position */ +#define FPU_FPCCR_LSPENS_Msk (1UL << FPU_FPCCR_LSPENS_Pos) /*!< FPCCR: LSPENS bit Mask */ + +#define FPU_FPCCR_CLRONRET_Pos 28U /*!< FPCCR: CLRONRET Position */ +#define FPU_FPCCR_CLRONRET_Msk (1UL << FPU_FPCCR_CLRONRET_Pos) /*!< FPCCR: CLRONRET bit Mask */ + +#define FPU_FPCCR_CLRONRETS_Pos 27U /*!< FPCCR: CLRONRETS Position */ +#define FPU_FPCCR_CLRONRETS_Msk (1UL << FPU_FPCCR_CLRONRETS_Pos) /*!< FPCCR: CLRONRETS bit Mask */ + +#define FPU_FPCCR_TS_Pos 26U /*!< FPCCR: TS Position */ +#define FPU_FPCCR_TS_Msk (1UL << FPU_FPCCR_TS_Pos) /*!< FPCCR: TS bit Mask */ + +#define FPU_FPCCR_UFRDY_Pos 10U /*!< FPCCR: UFRDY Position */ +#define FPU_FPCCR_UFRDY_Msk (1UL << FPU_FPCCR_UFRDY_Pos) /*!< FPCCR: UFRDY bit Mask */ + +#define FPU_FPCCR_SPLIMVIOL_Pos 9U /*!< FPCCR: SPLIMVIOL Position */ +#define FPU_FPCCR_SPLIMVIOL_Msk (1UL << FPU_FPCCR_SPLIMVIOL_Pos) /*!< FPCCR: SPLIMVIOL bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_SFRDY_Pos 7U /*!< FPCCR: SFRDY Position */ +#define FPU_FPCCR_SFRDY_Msk (1UL << FPU_FPCCR_SFRDY_Pos) /*!< FPCCR: SFRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_S_Pos 2U /*!< FPCCR: Security status of the FP context bit Position */ +#define FPU_FPCCR_S_Msk (1UL << FPU_FPCCR_S_Pos) /*!< FPCCR: Security status of the FP context bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ + uint32_t RESERVED4[1U]; + __IOM uint32_t DAUTHCTRL; /*!< Offset: 0x014 (R/W) Debug Authentication Control Register */ + __IOM uint32_t DSCSR; /*!< Offset: 0x018 (R/W) Debug Security Control and Status Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESTART_ST_Pos 26U /*!< CoreDebug DHCSR: S_RESTART_ST Position */ +#define CoreDebug_DHCSR_S_RESTART_ST_Msk (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos) /*!< CoreDebug DHCSR: S_RESTART_ST Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/* Debug Authentication Control Register Definitions */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos 3U /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Position */ +#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */ + +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos 2U /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos) /*!< CoreDebug DAUTHCTRL: SPNIDENSEL Mask */ + +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos 1U /*!< CoreDebug DAUTHCTRL: INTSPIDEN Position */ +#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos) /*!< CoreDebug DAUTHCTRL: INTSPIDEN Mask */ + +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos 0U /*!< CoreDebug DAUTHCTRL: SPIDENSEL Position */ +#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< CoreDebug DAUTHCTRL: SPIDENSEL Mask */ + +/* Debug Security Control and Status Register Definitions */ +#define CoreDebug_DSCSR_CDS_Pos 16U /*!< CoreDebug DSCSR: CDS Position */ +#define CoreDebug_DSCSR_CDS_Msk (1UL << CoreDebug_DSCSR_CDS_Pos) /*!< CoreDebug DSCSR: CDS Mask */ + +#define CoreDebug_DSCSR_SBRSEL_Pos 1U /*!< CoreDebug DSCSR: SBRSEL Position */ +#define CoreDebug_DSCSR_SBRSEL_Msk (1UL << CoreDebug_DSCSR_SBRSEL_Pos) /*!< CoreDebug DSCSR: SBRSEL Mask */ + +#define CoreDebug_DSCSR_SBRSELEN_Pos 0U /*!< CoreDebug DSCSR: SBRSELEN Position */ +#define CoreDebug_DSCSR_SBRSELEN_Msk (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/) /*!< CoreDebug DSCSR: SBRSELEN Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ + #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ + #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ + #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ + #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ + #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ + #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ + #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ + #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + + #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ + #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ + #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ + #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ + #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ + #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ + #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE ) /*!< Core Debug configuration struct */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ + #endif + + #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SAU_BASE (SCS_BASE + 0x0DD0UL) /*!< Security Attribution Unit */ + #define SAU ((SAU_Type *) SAU_BASE ) /*!< Security Attribution Unit */ + #endif + + #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ + #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + #define SCS_BASE_NS (0xE002E000UL) /*!< System Control Space Base Address (non-secure address space) */ + #define CoreDebug_BASE_NS (0xE002EDF0UL) /*!< Core Debug Base Address (non-secure address space) */ + #define SysTick_BASE_NS (SCS_BASE_NS + 0x0010UL) /*!< SysTick Base Address (non-secure address space) */ + #define NVIC_BASE_NS (SCS_BASE_NS + 0x0100UL) /*!< NVIC Base Address (non-secure address space) */ + #define SCB_BASE_NS (SCS_BASE_NS + 0x0D00UL) /*!< System Control Block Base Address (non-secure address space) */ + + #define SCnSCB_NS ((SCnSCB_Type *) SCS_BASE_NS ) /*!< System control Register not in SCB(non-secure address space) */ + #define SCB_NS ((SCB_Type *) SCB_BASE_NS ) /*!< SCB configuration struct (non-secure address space) */ + #define SysTick_NS ((SysTick_Type *) SysTick_BASE_NS ) /*!< SysTick configuration struct (non-secure address space) */ + #define NVIC_NS ((NVIC_Type *) NVIC_BASE_NS ) /*!< NVIC configuration struct (non-secure address space) */ + #define CoreDebug_NS ((CoreDebug_Type *) CoreDebug_BASE_NS) /*!< Core Debug configuration struct (non-secure address space) */ + + #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE_NS (SCS_BASE_NS + 0x0D90UL) /*!< Memory Protection Unit (non-secure address space) */ + #define MPU_NS ((MPU_Type *) MPU_BASE_NS ) /*!< Memory Protection Unit (non-secure address space) */ + #endif + + #define FPU_BASE_NS (SCS_BASE_NS + 0x0F30UL) /*!< Floating Point Unit (non-secure address space) */ + #define FPU_NS ((FPU_Type *) FPU_BASE_NS ) /*!< Floating Point Unit (non-secure address space) */ + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* Special LR values for Secure/Non-Secure call handling and exception handling */ + +/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS */ +#define FNC_RETURN (0xFEFFFFFFUL) /* bit [0] ignored when processing a branch */ + +/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */ +#define EXC_RETURN_PREFIX (0xFF000000UL) /* bits [31:24] set to indicate an EXC_RETURN value */ +#define EXC_RETURN_S (0x00000040UL) /* bit [6] stack used to push registers: 0=Non-secure 1=Secure */ +#define EXC_RETURN_DCRS (0x00000020UL) /* bit [5] stacking rules for called registers: 0=skipped 1=saved */ +#define EXC_RETURN_FTYPE (0x00000010UL) /* bit [4] allocate stack for floating-point context: 0=done 1=skipped */ +#define EXC_RETURN_MODE (0x00000008UL) /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode */ +#define EXC_RETURN_SPSEL (0x00000002UL) /* bit [1] stack pointer used to restore context: 0=MSP 1=PSP */ +#define EXC_RETURN_ES (0x00000001UL) /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */ + +/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking */ +#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) /* Value for processors with floating-point extension: */ +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125AUL) /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE */ +#else +#define EXC_INTEGRITY_SIGNATURE (0xFEFA125BUL) /* Value for processors without floating-point extension */ +#endif + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8U) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Get Interrupt Target State + \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + \return 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Target State + \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |= ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Clear Interrupt Target State + \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 if interrupt is assigned to Secure + 1 if interrupt is assigned to Non Secure + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL))); + return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief Set Priority Grouping (non-secure) + \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB_NS->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB_NS->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping (non-secure) + \details Reads the priority grouping field from the non-secure NVIC when in secure state. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void) +{ + return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt (non-secure) + \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status (non-secure) + \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt (non-secure) + \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Pending Interrupt (non-secure) + \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt (non-secure) + \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt (non-secure) + \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt (non-secure) + \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority (non-secure) + \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every non-secure processor exception. + */ +__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC_NS->IPR[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority (non-secure) + \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} +#endif /* defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv8.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## SAU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SAUFunctions SAU Functions + \brief Functions that configure the SAU. + @{ + */ + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) + +/** + \brief Enable SAU + \details Enables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Enable(void) +{ + SAU->CTRL |= (SAU_CTRL_ENABLE_Msk); +} + + + +/** + \brief Disable SAU + \details Disables the Security Attribution Unit (SAU). + */ +__STATIC_INLINE void TZ_SAU_Disable(void) +{ + SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk); +} + +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +/*@} end of CMSIS_Core_SAUFunctions */ + + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) +/** + \brief System Tick Configuration (non-secure) + \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function TZ_SysTick_Config_NS is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + + */ +__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick_NS->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick_NS->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick_NS->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} +#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */ + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM33_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm4.h b/Drivers/CMSIS/Include/core_cm4.h new file mode 100644 index 0000000..7d56873 --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm4.h @@ -0,0 +1,2129 @@ +/**************************************************************************//** + * @file core_cm4.h + * @brief CMSIS Cortex-M4 Core Peripheral Access Layer Header File + * @version V5.0.8 + * @date 04. June 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM4_H_GENERIC +#define __CORE_CM4_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M4 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM4 definitions */ +#define __CM4_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM4_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM4_CMSIS_VERSION ((__CM4_CMSIS_VERSION_MAIN << 16U) | \ + __CM4_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (4U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM4_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM4_H_DEPENDANT +#define __CORE_CM4_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM4_REV + #define __CM4_REV 0x0000U + #warning "__CM4_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M4 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISOOFP_Pos 9U /*!< ACTLR: DISOOFP Position */ +#define SCnSCB_ACTLR_DISOOFP_Msk (1UL << SCnSCB_ACTLR_DISOOFP_Pos) /*!< ACTLR: DISOOFP Mask */ + +#define SCnSCB_ACTLR_DISFPCA_Pos 8U /*!< ACTLR: DISFPCA Position */ +#define SCnSCB_ACTLR_DISFPCA_Msk (1UL << SCnSCB_ACTLR_DISFPCA_Pos) /*!< ACTLR: DISFPCA Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISDEFWBUF_Pos 1U /*!< ACTLR: DISDEFWBUF Position */ +#define SCnSCB_ACTLR_DISDEFWBUF_Msk (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos) /*!< ACTLR: DISDEFWBUF Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29U]; + __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +#define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ +#define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ +#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) /* return to Handler mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) /* return to Thread mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) /* return to Thread mode, uses PSP after return, restore floating-point state */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = FPU->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM4_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_cm7.h b/Drivers/CMSIS/Include/core_cm7.h new file mode 100644 index 0000000..a14dc62 --- /dev/null +++ b/Drivers/CMSIS/Include/core_cm7.h @@ -0,0 +1,2671 @@ +/**************************************************************************//** + * @file core_cm7.h + * @brief CMSIS Cortex-M7 Core Peripheral Access Layer Header File + * @version V5.0.8 + * @date 04. June 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_CM7_H_GENERIC +#define __CORE_CM7_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup Cortex_M7 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS CM7 definitions */ +#define __CM7_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __CM7_CMSIS_VERSION_SUB ( __CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16U) | \ + __CM7_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_M (7U) /*!< Cortex-M Core */ + +/** __FPU_USED indicates whether an FPU is used or not. + For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions. +*/ +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U) + #define __FPU_USED 1U + #else + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #define __FPU_USED 0U + #endif + #else + #define __FPU_USED 0U + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM7_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_CM7_H_DEPENDANT +#define __CORE_CM7_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __CM7_REV + #define __CM7_REV 0x0000U + #warning "__CM7_REV not defined in device header file; using default!" + #endif + + #ifndef __FPU_PRESENT + #define __FPU_PRESENT 0U + #warning "__FPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __ICACHE_PRESENT + #define __ICACHE_PRESENT 0U + #warning "__ICACHE_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DCACHE_PRESENT + #define __DCACHE_PRESENT 0U + #warning "__DCACHE_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __DTCM_PRESENT + #define __DTCM_PRESENT 0U + #warning "__DTCM_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group Cortex_M7 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + - Core FPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + +#define APSR_GE_Pos 16U /*!< APSR: GE Position */ +#define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */ + uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_GE_Pos 16U /*!< xPSR: GE Position */ +#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */ + uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */ +#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */ + +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ID_AFR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t ID_MFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ID_ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[1U]; + __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */ + __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */ + __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */ + __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */ + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + uint32_t RESERVED3[93U]; + __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */ + uint32_t RESERVED4[15U]; + __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 2 */ + uint32_t RESERVED5[1U]; + __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */ + uint32_t RESERVED6[1U]; + __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */ + __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */ + __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */ + __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */ + __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */ + __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */ + __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */ + __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */ + uint32_t RESERVED7[6U]; + __IOM uint32_t ITCMCR; /*!< Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register */ + __IOM uint32_t DTCMCR; /*!< Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers */ + __IOM uint32_t AHBPCR; /*!< Offset: 0x298 (R/W) AHBP Control Register */ + __IOM uint32_t CACR; /*!< Offset: 0x29C (R/W) L1 Cache Control Register */ + __IOM uint32_t AHBSCR; /*!< Offset: 0x2A0 (R/W) AHB Slave Control Register */ + uint32_t RESERVED8[1U]; + __IOM uint32_t ABFSR; /*!< Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_BP_Pos 18U /*!< SCB CCR: Branch prediction enable bit Position */ +#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: Branch prediction enable bit Mask */ + +#define SCB_CCR_IC_Pos 17U /*!< SCB CCR: Instruction cache enable bit Position */ +#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: Instruction cache enable bit Mask */ + +#define SCB_CCR_DC_Pos 16U /*!< SCB CCR: Cache enable bit Position */ +#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: Cache enable bit Mask */ + +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U) /*!< SCB CFSR (MMFSR): MLSPERR Position */ +#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos) /*!< SCB CFSR (MMFSR): MLSPERR Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U) /*!< SCB CFSR (BFSR): LSPERR Position */ +#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos) /*!< SCB CFSR (BFSR): LSPERR Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/* SCB Cache Level ID Register Definitions */ +#define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */ +#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */ + +#define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */ +#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */ + +/* SCB Cache Type Register Definitions */ +#define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */ +#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */ + +#define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */ +#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */ + +#define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */ +#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */ + +#define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */ +#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */ + +#define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */ +#define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */ + +/* SCB Cache Size ID Register Definitions */ +#define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */ +#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */ + +#define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */ +#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */ + +#define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */ +#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */ + +#define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */ +#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */ + +#define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */ +#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */ + +#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */ +#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */ + +#define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */ +#define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */ + +/* SCB Cache Size Selection Register Definitions */ +#define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */ +#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */ + +#define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */ +#define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */ + +/* SCB Software Triggered Interrupt Register Definitions */ +#define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */ +#define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */ + +/* SCB D-Cache Invalidate by Set-way Register Definitions */ +#define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */ +#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */ + +#define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */ +#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */ + +/* SCB D-Cache Clean by Set-way Register Definitions */ +#define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */ +#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */ + +#define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */ +#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */ + +/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */ +#define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */ +#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */ + +#define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */ +#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */ + +/* Instruction Tightly-Coupled Memory Control Register Definitions */ +#define SCB_ITCMCR_SZ_Pos 3U /*!< SCB ITCMCR: SZ Position */ +#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) /*!< SCB ITCMCR: SZ Mask */ + +#define SCB_ITCMCR_RETEN_Pos 2U /*!< SCB ITCMCR: RETEN Position */ +#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) /*!< SCB ITCMCR: RETEN Mask */ + +#define SCB_ITCMCR_RMW_Pos 1U /*!< SCB ITCMCR: RMW Position */ +#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) /*!< SCB ITCMCR: RMW Mask */ + +#define SCB_ITCMCR_EN_Pos 0U /*!< SCB ITCMCR: EN Position */ +#define SCB_ITCMCR_EN_Msk (1UL /*<< SCB_ITCMCR_EN_Pos*/) /*!< SCB ITCMCR: EN Mask */ + +/* Data Tightly-Coupled Memory Control Register Definitions */ +#define SCB_DTCMCR_SZ_Pos 3U /*!< SCB DTCMCR: SZ Position */ +#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) /*!< SCB DTCMCR: SZ Mask */ + +#define SCB_DTCMCR_RETEN_Pos 2U /*!< SCB DTCMCR: RETEN Position */ +#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) /*!< SCB DTCMCR: RETEN Mask */ + +#define SCB_DTCMCR_RMW_Pos 1U /*!< SCB DTCMCR: RMW Position */ +#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) /*!< SCB DTCMCR: RMW Mask */ + +#define SCB_DTCMCR_EN_Pos 0U /*!< SCB DTCMCR: EN Position */ +#define SCB_DTCMCR_EN_Msk (1UL /*<< SCB_DTCMCR_EN_Pos*/) /*!< SCB DTCMCR: EN Mask */ + +/* AHBP Control Register Definitions */ +#define SCB_AHBPCR_SZ_Pos 1U /*!< SCB AHBPCR: SZ Position */ +#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) /*!< SCB AHBPCR: SZ Mask */ + +#define SCB_AHBPCR_EN_Pos 0U /*!< SCB AHBPCR: EN Position */ +#define SCB_AHBPCR_EN_Msk (1UL /*<< SCB_AHBPCR_EN_Pos*/) /*!< SCB AHBPCR: EN Mask */ + +/* L1 Cache Control Register Definitions */ +#define SCB_CACR_FORCEWT_Pos 2U /*!< SCB CACR: FORCEWT Position */ +#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) /*!< SCB CACR: FORCEWT Mask */ + +#define SCB_CACR_ECCEN_Pos 1U /*!< SCB CACR: ECCEN Position */ +#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) /*!< SCB CACR: ECCEN Mask */ + +#define SCB_CACR_SIWT_Pos 0U /*!< SCB CACR: SIWT Position */ +#define SCB_CACR_SIWT_Msk (1UL /*<< SCB_CACR_SIWT_Pos*/) /*!< SCB CACR: SIWT Mask */ + +/* AHBS Control Register Definitions */ +#define SCB_AHBSCR_INITCOUNT_Pos 11U /*!< SCB AHBSCR: INITCOUNT Position */ +#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) /*!< SCB AHBSCR: INITCOUNT Mask */ + +#define SCB_AHBSCR_TPRI_Pos 2U /*!< SCB AHBSCR: TPRI Position */ +#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) /*!< SCB AHBSCR: TPRI Mask */ + +#define SCB_AHBSCR_CTL_Pos 0U /*!< SCB AHBSCR: CTL Position*/ +#define SCB_AHBSCR_CTL_Msk (3UL /*<< SCB_AHBPCR_CTL_Pos*/) /*!< SCB AHBSCR: CTL Mask */ + +/* Auxiliary Bus Fault Status Register Definitions */ +#define SCB_ABFSR_AXIMTYPE_Pos 8U /*!< SCB ABFSR: AXIMTYPE Position*/ +#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) /*!< SCB ABFSR: AXIMTYPE Mask */ + +#define SCB_ABFSR_EPPB_Pos 4U /*!< SCB ABFSR: EPPB Position*/ +#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) /*!< SCB ABFSR: EPPB Mask */ + +#define SCB_ABFSR_AXIM_Pos 3U /*!< SCB ABFSR: AXIM Position*/ +#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) /*!< SCB ABFSR: AXIM Mask */ + +#define SCB_ABFSR_AHBP_Pos 2U /*!< SCB ABFSR: AHBP Position*/ +#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) /*!< SCB ABFSR: AHBP Mask */ + +#define SCB_ABFSR_DTCM_Pos 1U /*!< SCB ABFSR: DTCM Position*/ +#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) /*!< SCB ABFSR: DTCM Mask */ + +#define SCB_ABFSR_ITCM_Pos 0U /*!< SCB ABFSR: ITCM Position*/ +#define SCB_ABFSR_ITCM_Msk (1UL /*<< SCB_ABFSR_ITCM_Pos*/) /*!< SCB ABFSR: ITCM Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12U /*!< ACTLR: DISITMATBFLUSH Position */ +#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos) /*!< ACTLR: DISITMATBFLUSH Mask */ + +#define SCnSCB_ACTLR_DISRAMODE_Pos 11U /*!< ACTLR: DISRAMODE Position */ +#define SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos) /*!< ACTLR: DISRAMODE Mask */ + +#define SCnSCB_ACTLR_FPEXCODIS_Pos 10U /*!< ACTLR: FPEXCODIS Position */ +#define SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos) /*!< ACTLR: FPEXCODIS Mask */ + +#define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */ +#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */ + +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29U]; + __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ + uint32_t RESERVED3[981U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( W) Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +#define MPU_TYPE_RALIASES 4U + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_FPU Floating Point Unit (FPU) + \brief Type definitions for the Floating Point Unit (FPU) + @{ + */ + +/** + \brief Structure type to access the Floating Point Unit (FPU). + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */ + __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */ + __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */ + __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */ + __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */ + __IM uint32_t MVFR2; /*!< Offset: 0x018 (R/ ) Media and FP Feature Register 2 */ +} FPU_Type; + +/* Floating-Point Context Control Register Definitions */ +#define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */ +#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */ + +#define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */ +#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */ + +#define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */ +#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */ + +#define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */ +#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */ + +#define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */ +#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */ + +#define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */ +#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */ + +#define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */ +#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */ + +#define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */ +#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */ + +#define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */ +#define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */ + +/* Floating-Point Context Address Register Definitions */ +#define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */ +#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */ + +/* Floating-Point Default Status Control Register Definitions */ +#define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */ +#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */ + +#define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */ +#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */ + +#define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */ +#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */ + +#define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */ +#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */ + +/* Media and FP Feature Register 0 Definitions */ +#define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */ +#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */ + +#define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */ +#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */ + +#define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */ +#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */ + +#define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */ +#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */ + +#define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */ +#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */ + +#define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */ +#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */ + +#define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */ +#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */ + +#define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */ +#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */ + +/* Media and FP Feature Register 1 Definitions */ +#define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */ +#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */ + +#define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */ +#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */ + +#define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */ +#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */ + +#define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */ +#define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */ + +/* Media and FP Feature Register 2 Definitions */ + +/*@} end of group CMSIS_FPU */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +#define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */ +#define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */ + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ +#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL) /* return to Handler mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL) /* return to Thread mode, uses MSP after return, restore floating-point state */ +#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL) /* return to Thread mode, uses PSP after return, restore floating-point state */ + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) ); /* Insert write key and priority group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + +/* ########################## MPU functions #################################### */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + +#include "mpu_armv7.h" + +#endif + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + uint32_t mvfr0; + + mvfr0 = SCB->MVFR0; + if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U) + { + return 2U; /* Double + Single precision FPU */ + } + else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U) + { + return 1U; /* Single precision FPU */ + } + else + { + return 0U; /* No FPU */ + } +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ########################## Cache functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_CacheFunctions Cache Functions + \brief Functions that configure Instruction and Data cache. + @{ + */ + +/* Cache Size ID Register Macros */ +#define CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos) +#define CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos ) + + +/** + \brief Enable I-Cache + \details Turns on I-Cache + */ +__STATIC_INLINE void SCB_EnableICache (void) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + __DSB(); + __ISB(); + SCB->ICIALLU = 0UL; /* invalidate I-Cache */ + __DSB(); + __ISB(); + SCB->CCR |= (uint32_t)SCB_CCR_IC_Msk; /* enable I-Cache */ + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Disable I-Cache + \details Turns off I-Cache + */ +__STATIC_INLINE void SCB_DisableICache (void) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + __DSB(); + __ISB(); + SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk; /* disable I-Cache */ + SCB->ICIALLU = 0UL; /* invalidate I-Cache */ + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Invalidate I-Cache + \details Invalidates I-Cache + */ +__STATIC_INLINE void SCB_InvalidateICache (void) +{ + #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U) + __DSB(); + __ISB(); + SCB->ICIALLU = 0UL; + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Enable D-Cache + \details Turns on D-Cache + */ +__STATIC_INLINE void SCB_EnableDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/ /* Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | + ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + __DSB(); + + SCB->CCR |= (uint32_t)SCB_CCR_DC_Msk; /* enable D-Cache */ + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Disable D-Cache + \details Turns off D-Cache + */ +__STATIC_INLINE void SCB_DisableDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/ /* Level 1 data cache */ + __DSB(); + + SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk; /* disable D-Cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* clean & invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Invalidate D-Cache + \details Invalidates D-Cache + */ +__STATIC_INLINE void SCB_InvalidateDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/ /* Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) | + ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Clean D-Cache + \details Cleans D-Cache + */ +__STATIC_INLINE void SCB_CleanDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/ /* Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* clean D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) | + ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief Clean & Invalidate D-Cache + \details Cleans and Invalidates D-Cache + */ +__STATIC_INLINE void SCB_CleanInvalidateDCache (void) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + uint32_t ccsidr; + uint32_t sets; + uint32_t ways; + + SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/ /* Level 1 data cache */ + __DSB(); + + ccsidr = SCB->CCSIDR; + + /* clean & invalidate D-Cache */ + sets = (uint32_t)(CCSIDR_SETS(ccsidr)); + do { + ways = (uint32_t)(CCSIDR_WAYS(ccsidr)); + do { + SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) | + ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) ); + #if defined ( __CC_ARM ) + __schedule_barrier(); + #endif + } while (ways-- != 0U); + } while(sets-- != 0U); + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief D-Cache Invalidate by address + \details Invalidates D-Cache for the given address + \param[in] addr address (aligned to 32-byte boundary) + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + int32_t op_size = dsize; + uint32_t op_addr = (uint32_t)addr; + int32_t linesize = 32; /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */ + + __DSB(); + + while (op_size > 0) { + SCB->DCIMVAC = op_addr; + op_addr += (uint32_t)linesize; + op_size -= linesize; + } + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief D-Cache Clean by address + \details Cleans D-Cache for the given address + \param[in] addr address (aligned to 32-byte boundary) + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + int32_t op_size = dsize; + uint32_t op_addr = (uint32_t) addr; + int32_t linesize = 32; /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */ + + __DSB(); + + while (op_size > 0) { + SCB->DCCMVAC = op_addr; + op_addr += (uint32_t)linesize; + op_size -= linesize; + } + + __DSB(); + __ISB(); + #endif +} + + +/** + \brief D-Cache Clean and Invalidate by address + \details Cleans and invalidates D_Cache for the given address + \param[in] addr address (aligned to 32-byte boundary) + \param[in] dsize size of memory block (in number of bytes) +*/ +__STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize) +{ + #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U) + int32_t op_size = dsize; + uint32_t op_addr = (uint32_t) addr; + int32_t linesize = 32; /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */ + + __DSB(); + + while (op_size > 0) { + SCB->DCCIMVAC = op_addr; + op_addr += (uint32_t)linesize; + op_size -= linesize; + } + + __DSB(); + __ISB(); + #endif +} + + +/*@} end of CMSIS_Core_CacheFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_CM7_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_sc000.h b/Drivers/CMSIS/Include/core_sc000.h new file mode 100644 index 0000000..9b67c92 --- /dev/null +++ b/Drivers/CMSIS/Include/core_sc000.h @@ -0,0 +1,1022 @@ +/**************************************************************************//** + * @file core_sc000.h + * @brief CMSIS SC000 Core Peripheral Access Layer Header File + * @version V5.0.5 + * @date 28. May 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_SC000_H_GENERIC +#define __CORE_SC000_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup SC000 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS SC000 definitions */ +#define __SC000_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __SC000_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __SC000_CMSIS_VERSION ((__SC000_CMSIS_VERSION_MAIN << 16U) | \ + __SC000_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_SC (000U) /*!< Cortex secure core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC000_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_SC000_H_DEPENDANT +#define __CORE_SC000_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __SC000_REV + #define __SC000_REV 0x0000U + #warning "__SC000_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 2U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group SC000 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:28; /*!< bit: 0..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:15; /*!< bit: 9..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */ + uint32_t _reserved1:3; /*!< bit: 25..27 Reserved */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t _reserved0:1; /*!< bit: 0 Reserved */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[1U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[31U]; + __IOM uint32_t ICER[1U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[31U]; + __IOM uint32_t ISPR[1U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[31U]; + __IOM uint32_t ICPR[1U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[31U]; + uint32_t RESERVED4[64U]; + __IOM uint32_t IP[8U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register */ +} NVIC_Type; + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + uint32_t RESERVED0[1U]; + __IOM uint32_t SHP[2U]; /*!< Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + uint32_t RESERVED1[154U]; + __IOM uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */ +} SCnSCB_Type; + +/* Auxiliary Control Register Definitions */ +#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */ +#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 8U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0xFFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. + Therefore they are not covered by the SC000 header file. + @{ + */ +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else +/*#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping not available for SC000 */ +/*#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping not available for SC000 */ + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ +/*#define NVIC_GetActive __NVIC_GetActive not available for SC000 */ + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + +/* Interrupt Priorities are WORD accessible only under Armv6-M */ +/* The following MACROS handle generation of the register offset and byte masks */ +#define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL) +#define _SHP_IDX(IRQn) ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >> 2UL) ) +#define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) ) + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[_IP_IDX(IRQn)] = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } + else + { + SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) | + (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn))); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + SCB_AIRCR_SYSRESETREQ_Msk); + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC000_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/core_sc300.h b/Drivers/CMSIS/Include/core_sc300.h new file mode 100644 index 0000000..3e8a471 --- /dev/null +++ b/Drivers/CMSIS/Include/core_sc300.h @@ -0,0 +1,1915 @@ +/**************************************************************************//** + * @file core_sc300.h + * @brief CMSIS SC300 Core Peripheral Access Layer Header File + * @version V5.0.6 + * @date 04. June 2018 + ******************************************************************************/ +/* + * Copyright (c) 2009-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef __CORE_SC300_H_GENERIC +#define __CORE_SC300_H_GENERIC + +#include + +#ifdef __cplusplus + extern "C" { +#endif + +/** + \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions + CMSIS violates the following MISRA-C:2004 rules: + + \li Required Rule 8.5, object/function definition in header file.
+ Function definitions in header files are used to allow 'inlining'. + + \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.
+ Unions are used for effective representation of core registers. + + \li Advisory Rule 19.7, Function-like macro defined.
+ Function-like macros are used to allow more efficient code. + */ + + +/******************************************************************************* + * CMSIS definitions + ******************************************************************************/ +/** + \ingroup SC3000 + @{ + */ + +#include "cmsis_version.h" + +/* CMSIS SC300 definitions */ +#define __SC300_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN) /*!< \deprecated [31:16] CMSIS HAL main version */ +#define __SC300_CMSIS_VERSION_SUB (__CM_CMSIS_VERSION_SUB) /*!< \deprecated [15:0] CMSIS HAL sub version */ +#define __SC300_CMSIS_VERSION ((__SC300_CMSIS_VERSION_MAIN << 16U) | \ + __SC300_CMSIS_VERSION_SUB ) /*!< \deprecated CMSIS HAL version number */ + +#define __CORTEX_SC (300U) /*!< Cortex secure core */ + +/** __FPU_USED indicates whether an FPU is used or not. + This core does not support an FPU at all +*/ +#define __FPU_USED 0U + +#if defined ( __CC_ARM ) + #if defined __TARGET_FPU_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #if defined __ARM_PCS_VFP + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __GNUC__ ) + #if defined (__VFP_FP__) && !defined(__SOFTFP__) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __ICCARM__ ) + #if defined __ARMVFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TI_ARM__ ) + #if defined __TI_VFP_SUPPORT__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __TASKING__ ) + #if defined __FPU_VFP__ + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#elif defined ( __CSMC__ ) + #if ( __CSMC__ & 0x400U) + #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)" + #endif + +#endif + +#include "cmsis_compiler.h" /* CMSIS compiler specific defines */ + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC300_H_GENERIC */ + +#ifndef __CMSIS_GENERIC + +#ifndef __CORE_SC300_H_DEPENDANT +#define __CORE_SC300_H_DEPENDANT + +#ifdef __cplusplus + extern "C" { +#endif + +/* check device defines and use defaults */ +#if defined __CHECK_DEVICE_DEFINES + #ifndef __SC300_REV + #define __SC300_REV 0x0000U + #warning "__SC300_REV not defined in device header file; using default!" + #endif + + #ifndef __MPU_PRESENT + #define __MPU_PRESENT 0U + #warning "__MPU_PRESENT not defined in device header file; using default!" + #endif + + #ifndef __NVIC_PRIO_BITS + #define __NVIC_PRIO_BITS 3U + #warning "__NVIC_PRIO_BITS not defined in device header file; using default!" + #endif + + #ifndef __Vendor_SysTickConfig + #define __Vendor_SysTickConfig 0U + #warning "__Vendor_SysTickConfig not defined in device header file; using default!" + #endif +#endif + +/* IO definitions (access restrictions to peripheral registers) */ +/** + \defgroup CMSIS_glob_defs CMSIS Global Defines + + IO Type Qualifiers are used + \li to specify the access to peripheral variables. + \li for automatic generation of peripheral register debug information. +*/ +#ifdef __cplusplus + #define __I volatile /*!< Defines 'read only' permissions */ +#else + #define __I volatile const /*!< Defines 'read only' permissions */ +#endif +#define __O volatile /*!< Defines 'write only' permissions */ +#define __IO volatile /*!< Defines 'read / write' permissions */ + +/* following defines should be used for structure members */ +#define __IM volatile const /*! Defines 'read only' structure member permissions */ +#define __OM volatile /*! Defines 'write only' structure member permissions */ +#define __IOM volatile /*! Defines 'read / write' structure member permissions */ + +/*@} end of group SC300 */ + + + +/******************************************************************************* + * Register Abstraction + Core Register contain: + - Core Register + - Core NVIC Register + - Core SCB Register + - Core SysTick Register + - Core Debug Register + - Core MPU Register + ******************************************************************************/ +/** + \defgroup CMSIS_core_register Defines and Type Definitions + \brief Type definitions and defines for Cortex-M processor based devices. +*/ + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CORE Status and Control Registers + \brief Core Register type definitions. + @{ + */ + +/** + \brief Union type to access the Application Program Status Register (APSR). + */ +typedef union +{ + struct + { + uint32_t _reserved0:27; /*!< bit: 0..26 Reserved */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} APSR_Type; + +/* APSR Register Definitions */ +#define APSR_N_Pos 31U /*!< APSR: N Position */ +#define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */ + +#define APSR_Z_Pos 30U /*!< APSR: Z Position */ +#define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */ + +#define APSR_C_Pos 29U /*!< APSR: C Position */ +#define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */ + +#define APSR_V_Pos 28U /*!< APSR: V Position */ +#define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */ + +#define APSR_Q_Pos 27U /*!< APSR: Q Position */ +#define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */ + + +/** + \brief Union type to access the Interrupt Program Status Register (IPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} IPSR_Type; + +/* IPSR Register Definitions */ +#define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */ +#define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */ + + +/** + \brief Union type to access the Special-Purpose Program Status Registers (xPSR). + */ +typedef union +{ + struct + { + uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */ + uint32_t _reserved0:1; /*!< bit: 9 Reserved */ + uint32_t ICI_IT_1:6; /*!< bit: 10..15 ICI/IT part 1 */ + uint32_t _reserved1:8; /*!< bit: 16..23 Reserved */ + uint32_t T:1; /*!< bit: 24 Thumb bit */ + uint32_t ICI_IT_2:2; /*!< bit: 25..26 ICI/IT part 2 */ + uint32_t Q:1; /*!< bit: 27 Saturation condition flag */ + uint32_t V:1; /*!< bit: 28 Overflow condition code flag */ + uint32_t C:1; /*!< bit: 29 Carry condition code flag */ + uint32_t Z:1; /*!< bit: 30 Zero condition code flag */ + uint32_t N:1; /*!< bit: 31 Negative condition code flag */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} xPSR_Type; + +/* xPSR Register Definitions */ +#define xPSR_N_Pos 31U /*!< xPSR: N Position */ +#define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */ + +#define xPSR_Z_Pos 30U /*!< xPSR: Z Position */ +#define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */ + +#define xPSR_C_Pos 29U /*!< xPSR: C Position */ +#define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */ + +#define xPSR_V_Pos 28U /*!< xPSR: V Position */ +#define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */ + +#define xPSR_Q_Pos 27U /*!< xPSR: Q Position */ +#define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */ + +#define xPSR_ICI_IT_2_Pos 25U /*!< xPSR: ICI/IT part 2 Position */ +#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos) /*!< xPSR: ICI/IT part 2 Mask */ + +#define xPSR_T_Pos 24U /*!< xPSR: T Position */ +#define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */ + +#define xPSR_ICI_IT_1_Pos 10U /*!< xPSR: ICI/IT part 1 Position */ +#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos) /*!< xPSR: ICI/IT part 1 Mask */ + +#define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */ +#define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */ + + +/** + \brief Union type to access the Control Registers (CONTROL). + */ +typedef union +{ + struct + { + uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */ + uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */ + uint32_t _reserved1:30; /*!< bit: 2..31 Reserved */ + } b; /*!< Structure used for bit access */ + uint32_t w; /*!< Type used for word access */ +} CONTROL_Type; + +/* CONTROL Register Definitions */ +#define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */ +#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */ + +#define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */ +#define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */ + +/*@} end of group CMSIS_CORE */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC) + \brief Type definitions for the NVIC Registers + @{ + */ + +/** + \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC). + */ +typedef struct +{ + __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */ + uint32_t RESERVED0[24U]; + __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */ + uint32_t RSERVED1[24U]; + __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */ + uint32_t RESERVED2[24U]; + __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */ + uint32_t RESERVED3[24U]; + __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */ + uint32_t RESERVED4[56U]; + __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */ + uint32_t RESERVED5[644U]; + __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */ +} NVIC_Type; + +/* Software Triggered Interrupt Register Definitions */ +#define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */ +#define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_NVIC */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCB System Control Block (SCB) + \brief Type definitions for the System Control Block Registers + @{ + */ + +/** + \brief Structure type to access the System Control Block (SCB). + */ +typedef struct +{ + __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */ + __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */ + __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */ + __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */ + __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */ + __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */ + __IOM uint8_t SHP[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */ + __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */ + __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */ + __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */ + __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */ + __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */ + __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */ + __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */ + __IM uint32_t PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */ + __IM uint32_t DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */ + __IM uint32_t ADR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */ + __IM uint32_t MMFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */ + __IM uint32_t ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */ + uint32_t RESERVED0[5U]; + __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */ + uint32_t RESERVED1[129U]; + __IOM uint32_t SFCR; /*!< Offset: 0x290 (R/W) Security Features Control Register */ +} SCB_Type; + +/* SCB CPUID Register Definitions */ +#define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */ +#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */ + +#define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */ +#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */ + +#define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */ +#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */ + +#define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */ +#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */ + +#define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */ +#define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */ + +/* SCB Interrupt Control State Register Definitions */ +#define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */ +#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */ + +#define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */ +#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */ + +#define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */ +#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */ + +#define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */ +#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */ + +#define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */ +#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */ + +#define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */ +#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */ + +#define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */ +#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */ + +#define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */ +#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */ + +#define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */ +#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */ + +#define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */ +#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */ + +/* SCB Vector Table Offset Register Definitions */ +#define SCB_VTOR_TBLBASE_Pos 29U /*!< SCB VTOR: TBLBASE Position */ +#define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos) /*!< SCB VTOR: TBLBASE Mask */ + +#define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */ +#define SCB_VTOR_TBLOFF_Msk (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */ + +/* SCB Application Interrupt and Reset Control Register Definitions */ +#define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */ +#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */ + +#define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */ +#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */ + +#define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */ +#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */ + +#define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */ +#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */ + +#define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */ +#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */ + +#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */ +#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */ + +#define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */ +#define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */ + +/* SCB System Control Register Definitions */ +#define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */ +#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */ + +#define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */ +#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */ + +#define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */ +#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */ + +/* SCB Configuration Control Register Definitions */ +#define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */ +#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */ + +#define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */ +#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */ + +#define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */ +#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */ + +#define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */ +#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */ + +#define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */ +#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */ + +#define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */ +#define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */ + +/* SCB System Handler Control and State Register Definitions */ +#define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */ +#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */ + +#define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */ +#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */ + +#define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */ +#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */ + +#define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */ +#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */ + +#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */ +#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */ + +#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */ +#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */ + +#define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */ +#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */ + +#define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */ +#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */ + +#define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */ +#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */ + +#define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */ +#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */ + +#define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */ +#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */ + +#define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */ +#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */ + +#define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */ +#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */ + +#define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */ +#define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */ + +/* SCB Configurable Fault Status Register Definitions */ +#define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */ +#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */ + +#define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */ +#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */ + +#define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */ +#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */ + +/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U) /*!< SCB CFSR (MMFSR): MMARVALID Position */ +#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos) /*!< SCB CFSR (MMFSR): MMARVALID Mask */ + +#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U) /*!< SCB CFSR (MMFSR): MSTKERR Position */ +#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos) /*!< SCB CFSR (MMFSR): MSTKERR Mask */ + +#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U) /*!< SCB CFSR (MMFSR): MUNSTKERR Position */ +#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos) /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */ + +#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U) /*!< SCB CFSR (MMFSR): DACCVIOL Position */ +#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos) /*!< SCB CFSR (MMFSR): DACCVIOL Mask */ + +#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U) /*!< SCB CFSR (MMFSR): IACCVIOL Position */ +#define SCB_CFSR_IACCVIOL_Msk (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/) /*!< SCB CFSR (MMFSR): IACCVIOL Mask */ + +/* BusFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U) /*!< SCB CFSR (BFSR): BFARVALID Position */ +#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos) /*!< SCB CFSR (BFSR): BFARVALID Mask */ + +#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U) /*!< SCB CFSR (BFSR): STKERR Position */ +#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos) /*!< SCB CFSR (BFSR): STKERR Mask */ + +#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U) /*!< SCB CFSR (BFSR): UNSTKERR Position */ +#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos) /*!< SCB CFSR (BFSR): UNSTKERR Mask */ + +#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U) /*!< SCB CFSR (BFSR): IMPRECISERR Position */ +#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos) /*!< SCB CFSR (BFSR): IMPRECISERR Mask */ + +#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U) /*!< SCB CFSR (BFSR): PRECISERR Position */ +#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos) /*!< SCB CFSR (BFSR): PRECISERR Mask */ + +#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U) /*!< SCB CFSR (BFSR): IBUSERR Position */ +#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos) /*!< SCB CFSR (BFSR): IBUSERR Mask */ + +/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */ +#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U) /*!< SCB CFSR (UFSR): DIVBYZERO Position */ +#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos) /*!< SCB CFSR (UFSR): DIVBYZERO Mask */ + +#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U) /*!< SCB CFSR (UFSR): UNALIGNED Position */ +#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos) /*!< SCB CFSR (UFSR): UNALIGNED Mask */ + +#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U) /*!< SCB CFSR (UFSR): NOCP Position */ +#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos) /*!< SCB CFSR (UFSR): NOCP Mask */ + +#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U) /*!< SCB CFSR (UFSR): INVPC Position */ +#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos) /*!< SCB CFSR (UFSR): INVPC Mask */ + +#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U) /*!< SCB CFSR (UFSR): INVSTATE Position */ +#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos) /*!< SCB CFSR (UFSR): INVSTATE Mask */ + +#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U) /*!< SCB CFSR (UFSR): UNDEFINSTR Position */ +#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos) /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */ + +/* SCB Hard Fault Status Register Definitions */ +#define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */ +#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */ + +#define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */ +#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */ + +#define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */ +#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */ + +/* SCB Debug Fault Status Register Definitions */ +#define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */ +#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */ + +#define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */ +#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */ + +#define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */ +#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */ + +#define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */ +#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */ + +#define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */ +#define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */ + +/*@} end of group CMSIS_SCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB) + \brief Type definitions for the System Control and ID Register not in the SCB + @{ + */ + +/** + \brief Structure type to access the System Control and ID Register not in the SCB. + */ +typedef struct +{ + uint32_t RESERVED0[1U]; + __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */ + uint32_t RESERVED1[1U]; +} SCnSCB_Type; + +/* Interrupt Controller Type Register Definitions */ +#define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */ +#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */ + +/*@} end of group CMSIS_SCnotSCB */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_SysTick System Tick Timer (SysTick) + \brief Type definitions for the System Timer Registers. + @{ + */ + +/** + \brief Structure type to access the System Timer (SysTick). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */ + __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */ + __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */ + __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */ +} SysTick_Type; + +/* SysTick Control / Status Register Definitions */ +#define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */ +#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */ + +#define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */ +#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */ + +#define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */ +#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */ + +#define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */ +#define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */ + +/* SysTick Reload Register Definitions */ +#define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */ +#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */ + +/* SysTick Current Register Definitions */ +#define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */ +#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */ + +/* SysTick Calibration Register Definitions */ +#define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */ +#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */ + +#define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */ +#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */ + +#define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */ +#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */ + +/*@} end of group CMSIS_SysTick */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM) + \brief Type definitions for the Instrumentation Trace Macrocell (ITM) + @{ + */ + +/** + \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM). + */ +typedef struct +{ + __OM union + { + __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */ + __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */ + __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */ + } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */ + uint32_t RESERVED0[864U]; + __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */ + uint32_t RESERVED1[15U]; + __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */ + uint32_t RESERVED2[15U]; + __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */ + uint32_t RESERVED3[29U]; + __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */ + __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */ + __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */ + uint32_t RESERVED4[43U]; + __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */ + __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */ + uint32_t RESERVED5[6U]; + __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */ + __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */ + __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */ + __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */ + __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */ + __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */ + __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */ + __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */ + __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */ + __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */ + __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */ + __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */ +} ITM_Type; + +/* ITM Trace Privilege Register Definitions */ +#define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */ +#define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */ + +/* ITM Trace Control Register Definitions */ +#define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */ +#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */ + +#define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */ +#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */ + +#define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */ +#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */ + +#define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */ +#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */ + +#define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */ +#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */ + +#define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */ +#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */ + +#define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */ +#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */ + +#define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */ +#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */ + +#define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */ +#define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */ + +/* ITM Integration Write Register Definitions */ +#define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */ +#define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */ + +/* ITM Integration Read Register Definitions */ +#define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */ +#define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */ + +/* ITM Integration Mode Control Register Definitions */ +#define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */ +#define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */ + +/* ITM Lock Status Register Definitions */ +#define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */ +#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */ + +#define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */ +#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */ + +#define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */ +#define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */ + +/*@}*/ /* end of group CMSIS_ITM */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT) + \brief Type definitions for the Data Watchpoint and Trace (DWT) + @{ + */ + +/** + \brief Structure type to access the Data Watchpoint and Trace Register (DWT). + */ +typedef struct +{ + __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */ + __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */ + __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */ + __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */ + __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */ + __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */ + __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */ + __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */ + __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */ + __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */ + __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */ + uint32_t RESERVED0[1U]; + __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */ + __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */ + __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */ + uint32_t RESERVED1[1U]; + __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */ + __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */ + __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */ + uint32_t RESERVED2[1U]; + __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */ + __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */ + __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */ +} DWT_Type; + +/* DWT Control Register Definitions */ +#define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */ +#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */ + +#define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */ +#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */ + +#define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */ +#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */ + +#define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */ +#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */ + +#define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */ +#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */ + +#define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */ +#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */ + +#define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */ +#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */ + +#define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */ +#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */ + +#define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */ +#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */ + +#define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */ +#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */ + +#define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */ +#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */ + +#define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */ +#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */ + +#define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */ +#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */ + +#define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */ +#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */ + +#define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */ +#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */ + +#define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */ +#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */ + +#define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */ +#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */ + +#define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */ +#define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */ + +/* DWT CPI Count Register Definitions */ +#define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */ +#define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */ + +/* DWT Exception Overhead Count Register Definitions */ +#define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */ +#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */ + +/* DWT Sleep Count Register Definitions */ +#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */ +#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */ + +/* DWT LSU Count Register Definitions */ +#define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */ +#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */ + +/* DWT Folded-instruction Count Register Definitions */ +#define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */ +#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */ + +/* DWT Comparator Mask Register Definitions */ +#define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */ +#define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */ + +/* DWT Comparator Function Register Definitions */ +#define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */ +#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */ + +#define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */ +#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */ + +#define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */ +#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */ + +#define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */ +#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */ + +#define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */ +#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */ + +#define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */ +#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */ + +#define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */ +#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */ + +#define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */ +#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */ + +#define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */ +#define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */ + +/*@}*/ /* end of group CMSIS_DWT */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_TPI Trace Port Interface (TPI) + \brief Type definitions for the Trace Port Interface (TPI) + @{ + */ + +/** + \brief Structure type to access the Trace Port Interface Register (TPI). + */ +typedef struct +{ + __IM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */ + __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */ + uint32_t RESERVED0[2U]; + __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */ + uint32_t RESERVED1[55U]; + __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */ + uint32_t RESERVED2[131U]; + __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */ + __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */ + __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */ + uint32_t RESERVED3[759U]; + __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER Register */ + __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */ + __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */ + uint32_t RESERVED4[1U]; + __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */ + __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */ + __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */ + uint32_t RESERVED5[39U]; + __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */ + __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */ + uint32_t RESERVED7[8U]; + __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */ + __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */ +} TPI_Type; + +/* TPI Asynchronous Clock Prescaler Register Definitions */ +#define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */ +#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */ + +/* TPI Selected Pin Protocol Register Definitions */ +#define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */ +#define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */ + +/* TPI Formatter and Flush Status Register Definitions */ +#define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */ +#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */ + +#define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */ +#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */ + +#define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */ +#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */ + +#define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */ +#define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */ + +/* TPI Formatter and Flush Control Register Definitions */ +#define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */ +#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */ + +#define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */ +#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */ + +/* TPI TRIGGER Register Definitions */ +#define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */ +#define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */ + +/* TPI Integration ETM Data Register Definitions (FIFO0) */ +#define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */ +#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */ + +#define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */ +#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */ + +#define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */ +#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */ + +#define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */ +#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */ + +#define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */ +#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */ + +#define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */ +#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */ + +#define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */ +#define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */ + +/* TPI ITATBCTR2 Register Definitions */ +#define TPI_ITATBCTR2_ATREADY2_Pos 0U /*!< TPI ITATBCTR2: ATREADY2 Position */ +#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/) /*!< TPI ITATBCTR2: ATREADY2 Mask */ + +#define TPI_ITATBCTR2_ATREADY1_Pos 0U /*!< TPI ITATBCTR2: ATREADY1 Position */ +#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/) /*!< TPI ITATBCTR2: ATREADY1 Mask */ + +/* TPI Integration ITM Data Register Definitions (FIFO1) */ +#define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */ +#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */ + +#define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */ +#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */ + +#define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */ +#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */ + +#define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */ +#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */ + +#define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */ +#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */ + +#define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */ +#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */ + +#define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */ +#define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */ + +/* TPI ITATBCTR0 Register Definitions */ +#define TPI_ITATBCTR0_ATREADY2_Pos 0U /*!< TPI ITATBCTR0: ATREADY2 Position */ +#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/) /*!< TPI ITATBCTR0: ATREADY2 Mask */ + +#define TPI_ITATBCTR0_ATREADY1_Pos 0U /*!< TPI ITATBCTR0: ATREADY1 Position */ +#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/) /*!< TPI ITATBCTR0: ATREADY1 Mask */ + +/* TPI Integration Mode Control Register Definitions */ +#define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */ +#define TPI_ITCTRL_Mode_Msk (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */ + +/* TPI DEVID Register Definitions */ +#define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */ +#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */ + +#define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */ +#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */ + +#define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */ +#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */ + +#define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */ +#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */ + +#define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */ +#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */ + +#define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */ +#define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */ + +/* TPI DEVTYPE Register Definitions */ +#define TPI_DEVTYPE_SubType_Pos 4U /*!< TPI DEVTYPE: SubType Position */ +#define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */ + +#define TPI_DEVTYPE_MajorType_Pos 0U /*!< TPI DEVTYPE: MajorType Position */ +#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */ + +/*@}*/ /* end of group CMSIS_TPI */ + + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_MPU Memory Protection Unit (MPU) + \brief Type definitions for the Memory Protection Unit (MPU) + @{ + */ + +/** + \brief Structure type to access the Memory Protection Unit (MPU). + */ +typedef struct +{ + __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */ + __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */ + __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */ + __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */ + __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */ + __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */ + __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */ + __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */ + __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */ + __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */ +} MPU_Type; + +/* MPU Type Register Definitions */ +#define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */ +#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */ + +#define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */ +#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */ + +#define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */ +#define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */ + +/* MPU Control Register Definitions */ +#define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */ +#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */ + +#define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */ +#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */ + +#define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */ +#define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */ + +/* MPU Region Number Register Definitions */ +#define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */ +#define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */ + +/* MPU Region Base Address Register Definitions */ +#define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */ +#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */ + +#define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */ +#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */ + +#define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */ +#define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */ + +/* MPU Region Attribute and Size Register Definitions */ +#define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */ +#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */ + +#define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */ +#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */ + +#define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */ +#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */ + +#define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */ +#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */ + +#define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */ +#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */ + +#define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */ +#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */ + +#define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */ +#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */ + +#define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */ +#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */ + +#define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */ +#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */ + +#define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */ +#define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */ + +/*@} end of group CMSIS_MPU */ +#endif + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug) + \brief Type definitions for the Core Debug Registers + @{ + */ + +/** + \brief Structure type to access the Core Debug Register (CoreDebug). + */ +typedef struct +{ + __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */ + __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */ + __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */ + __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */ +} CoreDebug_Type; + +/* Debug Halting Control and Status Register Definitions */ +#define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */ +#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */ + +#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */ +#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */ + +#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */ +#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */ + +#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */ +#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */ + +#define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */ +#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */ + +#define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */ +#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */ + +#define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */ +#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */ + +#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */ +#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */ + +#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */ +#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */ + +#define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */ +#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */ + +#define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */ +#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */ + +#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */ +#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */ + +/* Debug Core Register Selector Register Definitions */ +#define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */ +#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */ + +#define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */ +#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */ + +/* Debug Exception and Monitor Control Register Definitions */ +#define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */ +#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */ + +#define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */ +#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */ + +#define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */ +#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */ + +#define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */ +#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */ + +#define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */ +#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */ + +#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */ +#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */ + +#define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */ +#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */ + +#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */ +#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */ + +#define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */ +#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */ + +#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */ +#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */ + +#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */ +#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */ + +#define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */ +#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */ + +#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */ +#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */ + +/*@} end of group CMSIS_CoreDebug */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_bitfield Core register bit field macros + \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk). + @{ + */ + +/** + \brief Mask and shift a bit field value for use in a register bit range. + \param[in] field Name of the register bit field. + \param[in] value Value of the bit field. This parameter is interpreted as an uint32_t type. + \return Masked and shifted value. +*/ +#define _VAL2FLD(field, value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk) + +/** + \brief Mask and shift a register value to extract a bit filed value. + \param[in] field Name of the register bit field. + \param[in] value Value of register. This parameter is interpreted as an uint32_t type. + \return Masked and shifted bit field value. +*/ +#define _FLD2VAL(field, value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos) + +/*@} end of group CMSIS_core_bitfield */ + + +/** + \ingroup CMSIS_core_register + \defgroup CMSIS_core_base Core Definitions + \brief Definitions for base addresses, unions, and structures. + @{ + */ + +/* Memory mapping of Core Hardware */ +#define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */ +#define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */ +#define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */ +#define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */ +#define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */ +#define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */ +#define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */ +#define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */ + +#define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */ +#define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */ +#define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */ +#define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */ +#define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */ +#define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */ +#define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */ +#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */ + +#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) + #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */ + #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */ +#endif + +/*@} */ + + + +/******************************************************************************* + * Hardware Abstraction Layer + Core Function Interface contains: + - Core NVIC Functions + - Core SysTick Functions + - Core Debug Functions + - Core Register Access Functions + ******************************************************************************/ +/** + \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference +*/ + + + +/* ########################## NVIC functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_NVICFunctions NVIC Functions + \brief Functions that manage interrupts and exceptions via the NVIC. + @{ + */ + +#ifdef CMSIS_NVIC_VIRTUAL + #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE + #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h" + #endif + #include CMSIS_NVIC_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping + #define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping + #define NVIC_EnableIRQ __NVIC_EnableIRQ + #define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ + #define NVIC_DisableIRQ __NVIC_DisableIRQ + #define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ + #define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ + #define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ + #define NVIC_GetActive __NVIC_GetActive + #define NVIC_SetPriority __NVIC_SetPriority + #define NVIC_GetPriority __NVIC_GetPriority + #define NVIC_SystemReset __NVIC_SystemReset +#endif /* CMSIS_NVIC_VIRTUAL */ + +#ifdef CMSIS_VECTAB_VIRTUAL + #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE + #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h" + #endif + #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE +#else + #define NVIC_SetVector __NVIC_SetVector + #define NVIC_GetVector __NVIC_GetVector +#endif /* (CMSIS_VECTAB_VIRTUAL) */ + +#define NVIC_USER_IRQ_OFFSET 16 + + +/* The following EXC_RETURN values are saved the LR on exception entry */ +#define EXC_RETURN_HANDLER (0xFFFFFFF1UL) /* return to Handler mode, uses MSP after return */ +#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL) /* return to Thread mode, uses MSP after return */ +#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL) /* return to Thread mode, uses PSP after return */ + + + +/** + \brief Set Priority Grouping + \details Sets the priority grouping field using the required unlock sequence. + The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. + Only values from 0..7 are used. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Priority grouping field. + */ +__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + uint32_t reg_value; + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + + reg_value = SCB->AIRCR; /* read old register configuration */ + reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */ + reg_value = (reg_value | + ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */ + SCB->AIRCR = reg_value; +} + + +/** + \brief Get Priority Grouping + \details Reads the priority grouping field from the NVIC Interrupt Controller. + \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field). + */ +__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void) +{ + return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos)); +} + + +/** + \brief Enable Interrupt + \details Enables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Interrupt Enable status + \details Returns a device specific interrupt enable status from the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt is not enabled. + \return 1 Interrupt is enabled. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Disable Interrupt + \details Disables a device specific interrupt in the NVIC interrupt controller. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + __DSB(); + __ISB(); + } +} + + +/** + \brief Get Pending Interrupt + \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not pending. + \return 1 Interrupt status is pending. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Pending Interrupt + \details Sets the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Clear Pending Interrupt + \details Clears the pending bit of a device specific interrupt in the NVIC pending register. + \param [in] IRQn Device specific interrupt number. + \note IRQn must not be negative. + */ +__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)); + } +} + + +/** + \brief Get Active Interrupt + \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt. + \param [in] IRQn Device specific interrupt number. + \return 0 Interrupt status is not active. + \return 1 Interrupt status is active. + \note IRQn must not be negative. + */ +__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn) +{ + if ((int32_t)(IRQn) >= 0) + { + return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL)); + } + else + { + return(0U); + } +} + + +/** + \brief Set Interrupt Priority + \details Sets the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \param [in] priority Priority to set. + \note The priority cannot be set for every processor exception. + */ +__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) +{ + if ((int32_t)(IRQn) >= 0) + { + NVIC->IP[((uint32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } + else + { + SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL); + } +} + + +/** + \brief Get Interrupt Priority + \details Reads the priority of a device specific interrupt or a processor exception. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Interrupt Priority. + Value is aligned automatically to the implemented priority bits of the microcontroller. + */ +__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn) +{ + + if ((int32_t)(IRQn) >= 0) + { + return(((uint32_t)NVIC->IP[((uint32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS))); + } + else + { + return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))); + } +} + + +/** + \brief Encode Priority + \details Encodes the priority for an interrupt with the given priority group, + preemptive priority value, and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set. + \param [in] PriorityGroup Used priority group. + \param [in] PreemptPriority Preemptive priority value (starting from 0). + \param [in] SubPriority Subpriority value (starting from 0). + \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority(). + */ +__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + return ( + ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) | + ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL))) + ); +} + + +/** + \brief Decode Priority + \details Decodes an interrupt priority value with a given priority group to + preemptive priority value and subpriority value. + In case of a conflict between priority grouping and available + priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set. + \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority(). + \param [in] PriorityGroup Used priority group. + \param [out] pPreemptPriority Preemptive priority value (starting from 0). + \param [out] pSubPriority Subpriority value (starting from 0). + */ +__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority) +{ + uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */ + uint32_t PreemptPriorityBits; + uint32_t SubPriorityBits; + + PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp); + SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS)); + + *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL); + *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL); +} + + +/** + \brief Set Interrupt Vector + \details Sets an interrupt vector in SRAM based interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + VTOR must been relocated to SRAM before. + \param [in] IRQn Interrupt number + \param [in] vector Address of interrupt handler function + */ +__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; +} + + +/** + \brief Get Interrupt Vector + \details Reads an interrupt vector from interrupt vector table. + The interrupt number can be positive to specify a device specific interrupt, + or negative to specify a processor exception. + \param [in] IRQn Interrupt number. + \return Address of interrupt handler function + */ +__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn) +{ + uint32_t *vectors = (uint32_t *)SCB->VTOR; + return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET]; +} + + +/** + \brief System Reset + \details Initiates a system reset request to reset the MCU. + */ +__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void) +{ + __DSB(); /* Ensure all outstanding memory accesses included + buffered write are completed before reset */ + SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | + (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | + SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */ + __DSB(); /* Ensure completion of memory access */ + + for(;;) /* wait until reset */ + { + __NOP(); + } +} + +/*@} end of CMSIS_Core_NVICFunctions */ + + +/* ########################## FPU functions #################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_FpuFunctions FPU Functions + \brief Function that provides FPU type. + @{ + */ + +/** + \brief get FPU type + \details returns the FPU type + \returns + - \b 0: No FPU + - \b 1: Single precision FPU + - \b 2: Double + Single precision FPU + */ +__STATIC_INLINE uint32_t SCB_GetFPUType(void) +{ + return 0U; /* No FPU */ +} + + +/*@} end of CMSIS_Core_FpuFunctions */ + + + +/* ################################## SysTick function ############################################ */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_Core_SysTickFunctions SysTick Functions + \brief Functions that configure the System. + @{ + */ + +#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U) + +/** + \brief System Tick Configuration + \details Initializes the System Timer and its interrupt, and starts the System Tick Timer. + Counter is in free running mode to generate periodic interrupts. + \param [in] ticks Number of ticks between two interrupts. + \return 0 Function succeeded. + \return 1 Function failed. + \note When the variable __Vendor_SysTickConfig is set to 1, then the + function SysTick_Config is not included. In this case, the file device.h + must contain a vendor-specific implementation of this function. + */ +__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) +{ + if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk) + { + return (1UL); /* Reload value impossible */ + } + + SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */ + NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_TICKINT_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */ + return (0UL); /* Function successful */ +} + +#endif + +/*@} end of CMSIS_Core_SysTickFunctions */ + + + +/* ##################################### Debug In/Output function ########################################### */ +/** + \ingroup CMSIS_Core_FunctionInterface + \defgroup CMSIS_core_DebugFunctions ITM Functions + \brief Functions that access the ITM debug interface. + @{ + */ + +extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */ +#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */ + + +/** + \brief ITM Send Character + \details Transmits a character via the ITM channel 0, and + \li Just returns when no debugger is connected that has booked the output. + \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted. + \param [in] ch Character to transmit. + \returns Character to transmit. + */ +__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch) +{ + if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */ + ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */ + { + while (ITM->PORT[0U].u32 == 0UL) + { + __NOP(); + } + ITM->PORT[0U].u8 = (uint8_t)ch; + } + return (ch); +} + + +/** + \brief ITM Receive Character + \details Inputs a character via the external variable \ref ITM_RxBuffer. + \return Received character. + \return -1 No character pending. + */ +__STATIC_INLINE int32_t ITM_ReceiveChar (void) +{ + int32_t ch = -1; /* no character available */ + + if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY) + { + ch = ITM_RxBuffer; + ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */ + } + + return (ch); +} + + +/** + \brief ITM Check Character + \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer. + \return 0 No character available. + \return 1 Character available. + */ +__STATIC_INLINE int32_t ITM_CheckChar (void) +{ + + if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY) + { + return (0); /* no character available */ + } + else + { + return (1); /* character available */ + } +} + +/*@} end of CMSIS_core_DebugFunctions */ + + + + +#ifdef __cplusplus +} +#endif + +#endif /* __CORE_SC300_H_DEPENDANT */ + +#endif /* __CMSIS_GENERIC */ diff --git a/Drivers/CMSIS/Include/mpu_armv7.h b/Drivers/CMSIS/Include/mpu_armv7.h new file mode 100644 index 0000000..0142203 --- /dev/null +++ b/Drivers/CMSIS/Include/mpu_armv7.h @@ -0,0 +1,270 @@ +/****************************************************************************** + * @file mpu_armv7.h + * @brief CMSIS MPU API for Armv7-M MPU + * @version V5.0.4 + * @date 10. January 2018 + ******************************************************************************/ +/* + * Copyright (c) 2017-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef ARM_MPU_ARMV7_H +#define ARM_MPU_ARMV7_H + +#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U) ///!< MPU Region Size 32 Bytes +#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U) ///!< MPU Region Size 64 Bytes +#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U) ///!< MPU Region Size 128 Bytes +#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U) ///!< MPU Region Size 256 Bytes +#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U) ///!< MPU Region Size 512 Bytes +#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U) ///!< MPU Region Size 1 KByte +#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU) ///!< MPU Region Size 2 KBytes +#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU) ///!< MPU Region Size 4 KBytes +#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU) ///!< MPU Region Size 8 KBytes +#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU) ///!< MPU Region Size 16 KBytes +#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU) ///!< MPU Region Size 32 KBytes +#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU) ///!< MPU Region Size 64 KBytes +#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U) ///!< MPU Region Size 128 KBytes +#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U) ///!< MPU Region Size 256 KBytes +#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U) ///!< MPU Region Size 512 KBytes +#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U) ///!< MPU Region Size 1 MByte +#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U) ///!< MPU Region Size 2 MBytes +#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U) ///!< MPU Region Size 4 MBytes +#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U) ///!< MPU Region Size 8 MBytes +#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U) ///!< MPU Region Size 16 MBytes +#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U) ///!< MPU Region Size 32 MBytes +#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U) ///!< MPU Region Size 64 MBytes +#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU) ///!< MPU Region Size 128 MBytes +#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU) ///!< MPU Region Size 256 MBytes +#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU) ///!< MPU Region Size 512 MBytes +#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU) ///!< MPU Region Size 1 GByte +#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU) ///!< MPU Region Size 2 GBytes +#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU) ///!< MPU Region Size 4 GBytes + +#define ARM_MPU_AP_NONE 0U ///!< MPU Access Permission no access +#define ARM_MPU_AP_PRIV 1U ///!< MPU Access Permission privileged access only +#define ARM_MPU_AP_URO 2U ///!< MPU Access Permission unprivileged access read-only +#define ARM_MPU_AP_FULL 3U ///!< MPU Access Permission full access +#define ARM_MPU_AP_PRO 5U ///!< MPU Access Permission privileged access read-only +#define ARM_MPU_AP_RO 6U ///!< MPU Access Permission read-only access + +/** MPU Region Base Address Register Value +* +* \param Region The region to be configured, number 0 to 15. +* \param BaseAddress The base address for the region. +*/ +#define ARM_MPU_RBAR(Region, BaseAddress) \ + (((BaseAddress) & MPU_RBAR_ADDR_Msk) | \ + ((Region) & MPU_RBAR_REGION_Msk) | \ + (MPU_RBAR_VALID_Msk)) + +/** +* MPU Memory Access Attributes +* +* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. +* \param IsShareable Region is shareable between multiple bus masters. +* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. +* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. +*/ +#define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ + ((((TypeExtField ) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | \ + (((IsShareable ) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | \ + (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \ + (((IsBufferable ) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk)) + +/** +* MPU Region Attribute and Size Register Value +* +* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. +* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. +* \param AccessAttributes Memory access attribution, see \ref ARM_MPU_ACCESS_. +* \param SubRegionDisable Sub-region disable field. +* \param Size Region size of the region to be configured, for example 4K, 8K. +*/ +#define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size) \ + ((((DisableExec ) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | \ + (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | \ + (((AccessAttributes) ) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) + +/** +* MPU Region Attribute and Size Register Value +* +* \param DisableExec Instruction access disable bit, 1= disable instruction fetches. +* \param AccessPermission Data access permissions, allows you to configure read/write access for User and Privileged mode. +* \param TypeExtField Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral. +* \param IsShareable Region is shareable between multiple bus masters. +* \param IsCacheable Region is cacheable, i.e. its value may be kept in cache. +* \param IsBufferable Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy. +* \param SubRegionDisable Sub-region disable field. +* \param Size Region size of the region to be configured, for example 4K, 8K. +*/ +#define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \ + ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size) + +/** +* MPU Memory Access Attribute for strongly ordered memory. +* - TEX: 000b +* - Shareable +* - Non-cacheable +* - Non-bufferable +*/ +#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U) + +/** +* MPU Memory Access Attribute for device memory. +* - TEX: 000b (if non-shareable) or 010b (if shareable) +* - Shareable or non-shareable +* - Non-cacheable +* - Bufferable (if shareable) or non-bufferable (if non-shareable) +* +* \param IsShareable Configures the device memory as shareable or non-shareable. +*/ +#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U)) + +/** +* MPU Memory Access Attribute for normal memory. +* - TEX: 1BBb (reflecting outer cacheability rules) +* - Shareable or non-shareable +* - Cacheable or non-cacheable (reflecting inner cacheability rules) +* - Bufferable or non-bufferable (reflecting inner cacheability rules) +* +* \param OuterCp Configures the outer cache policy. +* \param InnerCp Configures the inner cache policy. +* \param IsShareable Configures the memory as shareable or non-shareable. +*/ +#define ARM_MPU_ACCESS_NORMAL(OuterCp, InnerCp, IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U)) + +/** +* MPU Memory Access Attribute non-cacheable policy. +*/ +#define ARM_MPU_CACHEP_NOCACHE 0U + +/** +* MPU Memory Access Attribute write-back, write and read allocate policy. +*/ +#define ARM_MPU_CACHEP_WB_WRA 1U + +/** +* MPU Memory Access Attribute write-through, no write allocate policy. +*/ +#define ARM_MPU_CACHEP_WT_NWA 2U + +/** +* MPU Memory Access Attribute write-back, no write allocate policy. +*/ +#define ARM_MPU_CACHEP_WB_NWA 3U + + +/** +* Struct for a single MPU Region +*/ +typedef struct { + uint32_t RBAR; //!< The region base address register value (RBAR) + uint32_t RASR; //!< The region attribute and size register value (RASR) \ref MPU_RASR +} ARM_MPU_Region_t; + +/** Enable the MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control) +{ + __DSB(); + __ISB(); + MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif +} + +/** Disable the MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable(void) +{ + __DSB(); + __ISB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; +} + +/** Clear and disable the given MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr) +{ + MPU->RNR = rnr; + MPU->RASR = 0U; +} + +/** Configure an MPU region. +* \param rbar Value for RBAR register. +* \param rsar Value for RSAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr) +{ + MPU->RBAR = rbar; + MPU->RASR = rasr; +} + +/** Configure the given MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rsar Value for RSAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr) +{ + MPU->RNR = rnr; + MPU->RBAR = rbar; + MPU->RASR = rasr; +} + +/** Memcopy with strictly ordered memory access, e.g. for register targets. +* \param dst Destination data is copied to. +* \param src Source data is copied from. +* \param len Amount of data words to be copied. +*/ +__STATIC_INLINE void orderedCpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len) +{ + uint32_t i; + for (i = 0U; i < len; ++i) + { + dst[i] = src[i]; + } +} + +/** Load the given number of MPU regions from a table. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt) +{ + const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U; + while (cnt > MPU_TYPE_RALIASES) { + orderedCpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize); + table += MPU_TYPE_RALIASES; + cnt -= MPU_TYPE_RALIASES; + } + orderedCpy(&(MPU->RBAR), &(table->RBAR), cnt*rowWordSize); +} + +#endif diff --git a/Drivers/CMSIS/Include/mpu_armv8.h b/Drivers/CMSIS/Include/mpu_armv8.h new file mode 100644 index 0000000..62571da --- /dev/null +++ b/Drivers/CMSIS/Include/mpu_armv8.h @@ -0,0 +1,333 @@ +/****************************************************************************** + * @file mpu_armv8.h + * @brief CMSIS MPU API for Armv8-M MPU + * @version V5.0.4 + * @date 10. January 2018 + ******************************************************************************/ +/* + * Copyright (c) 2017-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef ARM_MPU_ARMV8_H +#define ARM_MPU_ARMV8_H + +/** \brief Attribute for device memory (outer only) */ +#define ARM_MPU_ATTR_DEVICE ( 0U ) + +/** \brief Attribute for non-cacheable, normal memory */ +#define ARM_MPU_ATTR_NON_CACHEABLE ( 4U ) + +/** \brief Attribute for normal memory (outer and inner) +* \param NT Non-Transient: Set to 1 for non-transient data. +* \param WB Write-Back: Set to 1 to use write-back update policy. +* \param RA Read Allocation: Set to 1 to use cache allocation on read miss. +* \param WA Write Allocation: Set to 1 to use cache allocation on write miss. +*/ +#define ARM_MPU_ATTR_MEMORY_(NT, WB, RA, WA) \ + (((NT & 1U) << 3U) | ((WB & 1U) << 2U) | ((RA & 1U) << 1U) | (WA & 1U)) + +/** \brief Device memory type non Gathering, non Re-ordering, non Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_nGnRnE (0U) + +/** \brief Device memory type non Gathering, non Re-ordering, Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_nGnRE (1U) + +/** \brief Device memory type non Gathering, Re-ordering, Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_nGRE (2U) + +/** \brief Device memory type Gathering, Re-ordering, Early Write Acknowledgement */ +#define ARM_MPU_ATTR_DEVICE_GRE (3U) + +/** \brief Memory Attribute +* \param O Outer memory attributes +* \param I O == ARM_MPU_ATTR_DEVICE: Device memory attributes, else: Inner memory attributes +*/ +#define ARM_MPU_ATTR(O, I) (((O & 0xFU) << 4U) | (((O & 0xFU) != 0U) ? (I & 0xFU) : ((I & 0x3U) << 2U))) + +/** \brief Normal memory non-shareable */ +#define ARM_MPU_SH_NON (0U) + +/** \brief Normal memory outer shareable */ +#define ARM_MPU_SH_OUTER (2U) + +/** \brief Normal memory inner shareable */ +#define ARM_MPU_SH_INNER (3U) + +/** \brief Memory access permissions +* \param RO Read-Only: Set to 1 for read-only memory. +* \param NP Non-Privileged: Set to 1 for non-privileged memory. +*/ +#define ARM_MPU_AP_(RO, NP) (((RO & 1U) << 1U) | (NP & 1U)) + +/** \brief Region Base Address Register value +* \param BASE The base address bits [31:5] of a memory region. The value is zero extended. Effective address gets 32 byte aligned. +* \param SH Defines the Shareability domain for this memory region. +* \param RO Read-Only: Set to 1 for a read-only memory region. +* \param NP Non-Privileged: Set to 1 for a non-privileged memory region. +* \oaram XN eXecute Never: Set to 1 for a non-executable memory region. +*/ +#define ARM_MPU_RBAR(BASE, SH, RO, NP, XN) \ + ((BASE & MPU_RBAR_BASE_Msk) | \ + ((SH << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk) | \ + ((ARM_MPU_AP_(RO, NP) << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) | \ + ((XN << MPU_RBAR_XN_Pos) & MPU_RBAR_XN_Msk)) + +/** \brief Region Limit Address Register value +* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended. +* \param IDX The attribute index to be associated with this memory region. +*/ +#define ARM_MPU_RLAR(LIMIT, IDX) \ + ((LIMIT & MPU_RLAR_LIMIT_Msk) | \ + ((IDX << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \ + (MPU_RLAR_EN_Msk)) + +/** +* Struct for a single MPU Region +*/ +typedef struct { + uint32_t RBAR; /*!< Region Base Address Register value */ + uint32_t RLAR; /*!< Region Limit Address Register value */ +} ARM_MPU_Region_t; + +/** Enable the MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control) +{ + __DSB(); + __ISB(); + MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif +} + +/** Disable the MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable(void) +{ + __DSB(); + __ISB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk; +} + +#ifdef MPU_NS +/** Enable the Non-secure MPU. +* \param MPU_Control Default access permissions for unconfigured regions. +*/ +__STATIC_INLINE void ARM_MPU_Enable_NS(uint32_t MPU_Control) +{ + __DSB(); + __ISB(); + MPU_NS->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; +#endif +} + +/** Disable the Non-secure MPU. +*/ +__STATIC_INLINE void ARM_MPU_Disable_NS(void) +{ + __DSB(); + __ISB(); +#ifdef SCB_SHCSR_MEMFAULTENA_Msk + SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; +#endif + MPU_NS->CTRL &= ~MPU_CTRL_ENABLE_Msk; +} +#endif + +/** Set the memory attribute encoding to the given MPU. +* \param mpu Pointer to the MPU to be configured. +* \param idx The attribute index to be set [0-7] +* \param attr The attribute value to be set. +*/ +__STATIC_INLINE void ARM_MPU_SetMemAttrEx(MPU_Type* mpu, uint8_t idx, uint8_t attr) +{ + const uint8_t reg = idx / 4U; + const uint32_t pos = ((idx % 4U) * 8U); + const uint32_t mask = 0xFFU << pos; + + if (reg >= (sizeof(mpu->MAIR) / sizeof(mpu->MAIR[0]))) { + return; // invalid index + } + + mpu->MAIR[reg] = ((mpu->MAIR[reg] & ~mask) | ((attr << pos) & mask)); +} + +/** Set the memory attribute encoding. +* \param idx The attribute index to be set [0-7] +* \param attr The attribute value to be set. +*/ +__STATIC_INLINE void ARM_MPU_SetMemAttr(uint8_t idx, uint8_t attr) +{ + ARM_MPU_SetMemAttrEx(MPU, idx, attr); +} + +#ifdef MPU_NS +/** Set the memory attribute encoding to the Non-secure MPU. +* \param idx The attribute index to be set [0-7] +* \param attr The attribute value to be set. +*/ +__STATIC_INLINE void ARM_MPU_SetMemAttr_NS(uint8_t idx, uint8_t attr) +{ + ARM_MPU_SetMemAttrEx(MPU_NS, idx, attr); +} +#endif + +/** Clear and disable the given MPU region of the given MPU. +* \param mpu Pointer to MPU to be used. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr) +{ + mpu->RNR = rnr; + mpu->RLAR = 0U; +} + +/** Clear and disable the given MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr) +{ + ARM_MPU_ClrRegionEx(MPU, rnr); +} + +#ifdef MPU_NS +/** Clear and disable the given Non-secure MPU region. +* \param rnr Region number to be cleared. +*/ +__STATIC_INLINE void ARM_MPU_ClrRegion_NS(uint32_t rnr) +{ + ARM_MPU_ClrRegionEx(MPU_NS, rnr); +} +#endif + +/** Configure the given MPU region of the given MPU. +* \param mpu Pointer to MPU to be used. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rlar Value for RLAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar) +{ + mpu->RNR = rnr; + mpu->RBAR = rbar; + mpu->RLAR = rlar; +} + +/** Configure the given MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rlar Value for RLAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar) +{ + ARM_MPU_SetRegionEx(MPU, rnr, rbar, rlar); +} + +#ifdef MPU_NS +/** Configure the given Non-secure MPU region. +* \param rnr Region number to be configured. +* \param rbar Value for RBAR register. +* \param rlar Value for RLAR register. +*/ +__STATIC_INLINE void ARM_MPU_SetRegion_NS(uint32_t rnr, uint32_t rbar, uint32_t rlar) +{ + ARM_MPU_SetRegionEx(MPU_NS, rnr, rbar, rlar); +} +#endif + +/** Memcopy with strictly ordered memory access, e.g. for register targets. +* \param dst Destination data is copied to. +* \param src Source data is copied from. +* \param len Amount of data words to be copied. +*/ +__STATIC_INLINE void orderedCpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len) +{ + uint32_t i; + for (i = 0U; i < len; ++i) + { + dst[i] = src[i]; + } +} + +/** Load the given number of MPU regions from a table to the given MPU. +* \param mpu Pointer to the MPU registers to be used. +* \param rnr First region number to be configured. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_LoadEx(MPU_Type* mpu, uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) +{ + const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U; + if (cnt == 1U) { + mpu->RNR = rnr; + orderedCpy(&(mpu->RBAR), &(table->RBAR), rowWordSize); + } else { + uint32_t rnrBase = rnr & ~(MPU_TYPE_RALIASES-1U); + uint32_t rnrOffset = rnr % MPU_TYPE_RALIASES; + + mpu->RNR = rnrBase; + while ((rnrOffset + cnt) > MPU_TYPE_RALIASES) { + uint32_t c = MPU_TYPE_RALIASES - rnrOffset; + orderedCpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), c*rowWordSize); + table += c; + cnt -= c; + rnrOffset = 0U; + rnrBase += MPU_TYPE_RALIASES; + mpu->RNR = rnrBase; + } + + orderedCpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), cnt*rowWordSize); + } +} + +/** Load the given number of MPU regions from a table. +* \param rnr First region number to be configured. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) +{ + ARM_MPU_LoadEx(MPU, rnr, table, cnt); +} + +#ifdef MPU_NS +/** Load the given number of MPU regions from a table to the Non-secure MPU. +* \param rnr First region number to be configured. +* \param table Pointer to the MPU configuration table. +* \param cnt Amount of regions to be configured. +*/ +__STATIC_INLINE void ARM_MPU_Load_NS(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) +{ + ARM_MPU_LoadEx(MPU_NS, rnr, table, cnt); +} +#endif + +#endif + diff --git a/Drivers/CMSIS/Include/tz_context.h b/Drivers/CMSIS/Include/tz_context.h new file mode 100644 index 0000000..0d09749 --- /dev/null +++ b/Drivers/CMSIS/Include/tz_context.h @@ -0,0 +1,70 @@ +/****************************************************************************** + * @file tz_context.h + * @brief Context Management for Armv8-M TrustZone + * @version V1.0.1 + * @date 10. January 2018 + ******************************************************************************/ +/* + * Copyright (c) 2017-2018 Arm Limited. All rights reserved. + * + * SPDX-License-Identifier: Apache-2.0 + * + * Licensed under the Apache License, Version 2.0 (the License); you may + * not use this file except in compliance with the License. + * You may obtain a copy of the License at + * + * www.apache.org/licenses/LICENSE-2.0 + * + * Unless required by applicable law or agreed to in writing, software + * distributed under the License is distributed on an AS IS BASIS, WITHOUT + * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. + * See the License for the specific language governing permissions and + * limitations under the License. + */ + +#if defined ( __ICCARM__ ) + #pragma system_include /* treat file as system include file for MISRA check */ +#elif defined (__clang__) + #pragma clang system_header /* treat file as system include file */ +#endif + +#ifndef TZ_CONTEXT_H +#define TZ_CONTEXT_H + +#include + +#ifndef TZ_MODULEID_T +#define TZ_MODULEID_T +/// \details Data type that identifies secure software modules called by a process. +typedef uint32_t TZ_ModuleId_t; +#endif + +/// \details TZ Memory ID identifies an allocated memory slot. +typedef uint32_t TZ_MemoryId_t; + +/// Initialize secure context memory system +/// \return execution status (1: success, 0: error) +uint32_t TZ_InitContextSystem_S (void); + +/// Allocate context memory for calling secure software modules in TrustZone +/// \param[in] module identifies software modules called from non-secure mode +/// \return value != 0 id TrustZone memory slot identifier +/// \return value 0 no memory available or internal error +TZ_MemoryId_t TZ_AllocModuleContext_S (TZ_ModuleId_t module); + +/// Free context memory that was previously allocated with \ref TZ_AllocModuleContext_S +/// \param[in] id TrustZone memory slot identifier +/// \return execution status (1: success, 0: error) +uint32_t TZ_FreeModuleContext_S (TZ_MemoryId_t id); + +/// Load secure context (called on RTOS thread context switch) +/// \param[in] id TrustZone memory slot identifier +/// \return execution status (1: success, 0: error) +uint32_t TZ_LoadContext_S (TZ_MemoryId_t id); + +/// Store secure context (called on RTOS thread context switch) +/// \param[in] id TrustZone memory slot identifier +/// \return execution status (1: success, 0: error) +uint32_t TZ_StoreContext_S (TZ_MemoryId_t id); + +#endif // TZ_CONTEXT_H diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h b/Drivers/STM32WBxx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h new file mode 100644 index 0000000..7d29c4f --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h @@ -0,0 +1,3774 @@ +/** + ****************************************************************************** + * @file stm32_hal_legacy.h + * @author MCD Application Team + * @brief This file contains aliases definition for the STM32Cube HAL constants + * macros and functions maintained for legacy purpose. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32_HAL_LEGACY +#define STM32_HAL_LEGACY + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup HAL_AES_Aliased_Defines HAL CRYP Aliased Defines maintained for legacy purpose + * @{ + */ +#define AES_FLAG_RDERR CRYP_FLAG_RDERR +#define AES_FLAG_WRERR CRYP_FLAG_WRERR +#define AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCF +#define AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR +#define AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERR + +/** + * @} + */ + +/** @defgroup HAL_ADC_Aliased_Defines HAL ADC Aliased Defines maintained for legacy purpose + * @{ + */ +#define ADC_RESOLUTION12b ADC_RESOLUTION_12B +#define ADC_RESOLUTION10b ADC_RESOLUTION_10B +#define ADC_RESOLUTION8b ADC_RESOLUTION_8B +#define ADC_RESOLUTION6b ADC_RESOLUTION_6B +#define OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN +#define OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED +#define EOC_SINGLE_CONV ADC_EOC_SINGLE_CONV +#define EOC_SEQ_CONV ADC_EOC_SEQ_CONV +#define EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV +#define REGULAR_GROUP ADC_REGULAR_GROUP +#define INJECTED_GROUP ADC_INJECTED_GROUP +#define REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP +#define AWD_EVENT ADC_AWD_EVENT +#define AWD1_EVENT ADC_AWD1_EVENT +#define AWD2_EVENT ADC_AWD2_EVENT +#define AWD3_EVENT ADC_AWD3_EVENT +#define OVR_EVENT ADC_OVR_EVENT +#define JQOVF_EVENT ADC_JQOVF_EVENT +#define ALL_CHANNELS ADC_ALL_CHANNELS +#define REGULAR_CHANNELS ADC_REGULAR_CHANNELS +#define INJECTED_CHANNELS ADC_INJECTED_CHANNELS +#define SYSCFG_FLAG_SENSOR_ADC ADC_FLAG_SENSOR +#define SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT +#define ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1 +#define ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2 +#define ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4 +#define ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6 +#define ADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8 +#define ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO +#define ADC_EXTERNALTRIG1_T21_CC2 ADC_EXTERNALTRIGCONV_T21_CC2 +#define ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO +#define ADC_EXTERNALTRIG3_T2_CC4 ADC_EXTERNALTRIGCONV_T2_CC4 +#define ADC_EXTERNALTRIG4_T22_TRGO ADC_EXTERNALTRIGCONV_T22_TRGO +#define ADC_EXTERNALTRIG7_EXT_IT11 ADC_EXTERNALTRIGCONV_EXT_IT11 +#define ADC_CLOCK_ASYNC ADC_CLOCK_ASYNC_DIV1 +#define ADC_EXTERNALTRIG_EDGE_NONE ADC_EXTERNALTRIGCONVEDGE_NONE +#define ADC_EXTERNALTRIG_EDGE_RISING ADC_EXTERNALTRIGCONVEDGE_RISING +#define ADC_EXTERNALTRIG_EDGE_FALLING ADC_EXTERNALTRIGCONVEDGE_FALLING +#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING +#define ADC_SAMPLETIME_2CYCLE_5 ADC_SAMPLETIME_2CYCLES_5 + +#define HAL_ADC_STATE_BUSY_REG HAL_ADC_STATE_REG_BUSY +#define HAL_ADC_STATE_BUSY_INJ HAL_ADC_STATE_INJ_BUSY +#define HAL_ADC_STATE_EOC_REG HAL_ADC_STATE_REG_EOC +#define HAL_ADC_STATE_EOC_INJ HAL_ADC_STATE_INJ_EOC +#define HAL_ADC_STATE_ERROR HAL_ADC_STATE_ERROR_INTERNAL +#define HAL_ADC_STATE_BUSY HAL_ADC_STATE_BUSY_INTERNAL +#define HAL_ADC_STATE_AWD HAL_ADC_STATE_AWD1 + +#if defined(STM32H7) +#define ADC_CHANNEL_VBAT_DIV4 ADC_CHANNEL_VBAT +#endif /* STM32H7 */ +/** + * @} + */ + +/** @defgroup HAL_CEC_Aliased_Defines HAL CEC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG + +/** + * @} + */ + +/** @defgroup HAL_COMP_Aliased_Defines HAL COMP Aliased Defines maintained for legacy purpose + * @{ + */ +#define COMP_WINDOWMODE_DISABLED COMP_WINDOWMODE_DISABLE +#define COMP_WINDOWMODE_ENABLED COMP_WINDOWMODE_ENABLE +#define COMP_EXTI_LINE_COMP1_EVENT COMP_EXTI_LINE_COMP1 +#define COMP_EXTI_LINE_COMP2_EVENT COMP_EXTI_LINE_COMP2 +#define COMP_EXTI_LINE_COMP3_EVENT COMP_EXTI_LINE_COMP3 +#define COMP_EXTI_LINE_COMP4_EVENT COMP_EXTI_LINE_COMP4 +#define COMP_EXTI_LINE_COMP5_EVENT COMP_EXTI_LINE_COMP5 +#define COMP_EXTI_LINE_COMP6_EVENT COMP_EXTI_LINE_COMP6 +#define COMP_EXTI_LINE_COMP7_EVENT COMP_EXTI_LINE_COMP7 +#if defined(STM32L0) +#define COMP_LPTIMCONNECTION_ENABLED ((uint32_t)0x00000003U) /*!< COMPX output generic naming: connected to LPTIM input 1 for COMP1, LPTIM input 2 for COMP2 */ +#endif +#define COMP_OUTPUT_COMP6TIM2OCREFCLR COMP_OUTPUT_COMP6_TIM2OCREFCLR +#if defined(STM32F373xC) || defined(STM32F378xx) +#define COMP_OUTPUT_TIM3IC1 COMP_OUTPUT_COMP1_TIM3IC1 +#define COMP_OUTPUT_TIM3OCREFCLR COMP_OUTPUT_COMP1_TIM3OCREFCLR +#endif /* STM32F373xC || STM32F378xx */ + +#if defined(STM32L0) || defined(STM32L4) +#define COMP_WINDOWMODE_ENABLE COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON + +#define COMP_NONINVERTINGINPUT_IO1 COMP_INPUT_PLUS_IO1 +#define COMP_NONINVERTINGINPUT_IO2 COMP_INPUT_PLUS_IO2 +#define COMP_NONINVERTINGINPUT_IO3 COMP_INPUT_PLUS_IO3 +#define COMP_NONINVERTINGINPUT_IO4 COMP_INPUT_PLUS_IO4 +#define COMP_NONINVERTINGINPUT_IO5 COMP_INPUT_PLUS_IO5 +#define COMP_NONINVERTINGINPUT_IO6 COMP_INPUT_PLUS_IO6 + +#define COMP_INVERTINGINPUT_1_4VREFINT COMP_INPUT_MINUS_1_4VREFINT +#define COMP_INVERTINGINPUT_1_2VREFINT COMP_INPUT_MINUS_1_2VREFINT +#define COMP_INVERTINGINPUT_3_4VREFINT COMP_INPUT_MINUS_3_4VREFINT +#define COMP_INVERTINGINPUT_VREFINT COMP_INPUT_MINUS_VREFINT +#define COMP_INVERTINGINPUT_DAC1_CH1 COMP_INPUT_MINUS_DAC1_CH1 +#define COMP_INVERTINGINPUT_DAC1_CH2 COMP_INPUT_MINUS_DAC1_CH2 +#define COMP_INVERTINGINPUT_DAC1 COMP_INPUT_MINUS_DAC1_CH1 +#define COMP_INVERTINGINPUT_DAC2 COMP_INPUT_MINUS_DAC1_CH2 +#define COMP_INVERTINGINPUT_IO1 COMP_INPUT_MINUS_IO1 +#if defined(STM32L0) +/* Issue fixed on STM32L0 COMP driver: only 2 dedicated IO (IO1 and IO2), */ +/* IO2 was wrongly assigned to IO shared with DAC and IO3 was corresponding */ +/* to the second dedicated IO (only for COMP2). */ +#define COMP_INVERTINGINPUT_IO2 COMP_INPUT_MINUS_DAC1_CH2 +#define COMP_INVERTINGINPUT_IO3 COMP_INPUT_MINUS_IO2 +#else +#define COMP_INVERTINGINPUT_IO2 COMP_INPUT_MINUS_IO2 +#define COMP_INVERTINGINPUT_IO3 COMP_INPUT_MINUS_IO3 +#endif +#define COMP_INVERTINGINPUT_IO4 COMP_INPUT_MINUS_IO4 +#define COMP_INVERTINGINPUT_IO5 COMP_INPUT_MINUS_IO5 + +#define COMP_OUTPUTLEVEL_LOW COMP_OUTPUT_LEVEL_LOW +#define COMP_OUTPUTLEVEL_HIGH COMP_OUTPUT_LEVEL_HIGH + +/* Note: Literal "COMP_FLAG_LOCK" kept for legacy purpose. */ +/* To check COMP lock state, use macro "__HAL_COMP_IS_LOCKED()". */ +#if defined(COMP_CSR_LOCK) +#define COMP_FLAG_LOCK COMP_CSR_LOCK +#elif defined(COMP_CSR_COMP1LOCK) +#define COMP_FLAG_LOCK COMP_CSR_COMP1LOCK +#elif defined(COMP_CSR_COMPxLOCK) +#define COMP_FLAG_LOCK COMP_CSR_COMPxLOCK +#endif + +#if defined(STM32L4) +#define COMP_BLANKINGSRCE_TIM1OC5 COMP_BLANKINGSRC_TIM1_OC5_COMP1 +#define COMP_BLANKINGSRCE_TIM2OC3 COMP_BLANKINGSRC_TIM2_OC3_COMP1 +#define COMP_BLANKINGSRCE_TIM3OC3 COMP_BLANKINGSRC_TIM3_OC3_COMP1 +#define COMP_BLANKINGSRCE_TIM3OC4 COMP_BLANKINGSRC_TIM3_OC4_COMP2 +#define COMP_BLANKINGSRCE_TIM8OC5 COMP_BLANKINGSRC_TIM8_OC5_COMP2 +#define COMP_BLANKINGSRCE_TIM15OC1 COMP_BLANKINGSRC_TIM15_OC1_COMP2 +#define COMP_BLANKINGSRCE_NONE COMP_BLANKINGSRC_NONE +#endif + +#if defined(STM32L0) +#define COMP_MODE_HIGHSPEED COMP_POWERMODE_MEDIUMSPEED +#define COMP_MODE_LOWSPEED COMP_POWERMODE_ULTRALOWPOWER +#else +#define COMP_MODE_HIGHSPEED COMP_POWERMODE_HIGHSPEED +#define COMP_MODE_MEDIUMSPEED COMP_POWERMODE_MEDIUMSPEED +#define COMP_MODE_LOWPOWER COMP_POWERMODE_LOWPOWER +#define COMP_MODE_ULTRALOWPOWER COMP_POWERMODE_ULTRALOWPOWER +#endif + +#endif +/** + * @} + */ + +/** @defgroup HAL_CORTEX_Aliased_Defines HAL CORTEX Aliased Defines maintained for legacy purpose + * @{ + */ +#define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig +/** + * @} + */ + +/** @defgroup HAL_CRC_Aliased_Defines HAL CRC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define CRC_OUTPUTDATA_INVERSION_DISABLED CRC_OUTPUTDATA_INVERSION_DISABLE +#define CRC_OUTPUTDATA_INVERSION_ENABLED CRC_OUTPUTDATA_INVERSION_ENABLE + +/** + * @} + */ + +/** @defgroup HAL_DAC_Aliased_Defines HAL DAC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define DAC1_CHANNEL_1 DAC_CHANNEL_1 +#define DAC1_CHANNEL_2 DAC_CHANNEL_2 +#define DAC2_CHANNEL_1 DAC_CHANNEL_1 +#define DAC_WAVE_NONE 0x00000000U +#define DAC_WAVE_NOISE DAC_CR_WAVE1_0 +#define DAC_WAVE_TRIANGLE DAC_CR_WAVE1_1 +#define DAC_WAVEGENERATION_NONE DAC_WAVE_NONE +#define DAC_WAVEGENERATION_NOISE DAC_WAVE_NOISE +#define DAC_WAVEGENERATION_TRIANGLE DAC_WAVE_TRIANGLE + +#if defined(STM32G4) || defined(STM32H7) +#define DAC_CHIPCONNECT_DISABLE DAC_CHIPCONNECT_EXTERNAL +#define DAC_CHIPCONNECT_ENABLE DAC_CHIPCONNECT_INTERNAL +#endif + +#if defined(STM32L1) || defined(STM32L4) || defined(STM32G0) || defined(STM32L5) || defined(STM32H7) || defined(STM32F4) || defined(STM32G4) +#define HAL_DAC_MSP_INIT_CB_ID HAL_DAC_MSPINIT_CB_ID +#define HAL_DAC_MSP_DEINIT_CB_ID HAL_DAC_MSPDEINIT_CB_ID +#endif + +/** + * @} + */ + +/** @defgroup HAL_DMA_Aliased_Defines HAL DMA Aliased Defines maintained for legacy purpose + * @{ + */ +#define HAL_REMAPDMA_ADC_DMA_CH2 DMA_REMAP_ADC_DMA_CH2 +#define HAL_REMAPDMA_USART1_TX_DMA_CH4 DMA_REMAP_USART1_TX_DMA_CH4 +#define HAL_REMAPDMA_USART1_RX_DMA_CH5 DMA_REMAP_USART1_RX_DMA_CH5 +#define HAL_REMAPDMA_TIM16_DMA_CH4 DMA_REMAP_TIM16_DMA_CH4 +#define HAL_REMAPDMA_TIM17_DMA_CH2 DMA_REMAP_TIM17_DMA_CH2 +#define HAL_REMAPDMA_USART3_DMA_CH32 DMA_REMAP_USART3_DMA_CH32 +#define HAL_REMAPDMA_TIM16_DMA_CH6 DMA_REMAP_TIM16_DMA_CH6 +#define HAL_REMAPDMA_TIM17_DMA_CH7 DMA_REMAP_TIM17_DMA_CH7 +#define HAL_REMAPDMA_SPI2_DMA_CH67 DMA_REMAP_SPI2_DMA_CH67 +#define HAL_REMAPDMA_USART2_DMA_CH67 DMA_REMAP_USART2_DMA_CH67 +#define HAL_REMAPDMA_I2C1_DMA_CH76 DMA_REMAP_I2C1_DMA_CH76 +#define HAL_REMAPDMA_TIM1_DMA_CH6 DMA_REMAP_TIM1_DMA_CH6 +#define HAL_REMAPDMA_TIM2_DMA_CH7 DMA_REMAP_TIM2_DMA_CH7 +#define HAL_REMAPDMA_TIM3_DMA_CH6 DMA_REMAP_TIM3_DMA_CH6 + +#define IS_HAL_REMAPDMA IS_DMA_REMAP +#define __HAL_REMAPDMA_CHANNEL_ENABLE __HAL_DMA_REMAP_CHANNEL_ENABLE +#define __HAL_REMAPDMA_CHANNEL_DISABLE __HAL_DMA_REMAP_CHANNEL_DISABLE + +#if defined(STM32L4) + +#define HAL_DMAMUX1_REQUEST_GEN_EXTI0 HAL_DMAMUX1_REQ_GEN_EXTI0 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI1 HAL_DMAMUX1_REQ_GEN_EXTI1 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI2 HAL_DMAMUX1_REQ_GEN_EXTI2 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI3 HAL_DMAMUX1_REQ_GEN_EXTI3 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI4 HAL_DMAMUX1_REQ_GEN_EXTI4 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI5 HAL_DMAMUX1_REQ_GEN_EXTI5 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI6 HAL_DMAMUX1_REQ_GEN_EXTI6 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI7 HAL_DMAMUX1_REQ_GEN_EXTI7 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI8 HAL_DMAMUX1_REQ_GEN_EXTI8 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI9 HAL_DMAMUX1_REQ_GEN_EXTI9 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI10 HAL_DMAMUX1_REQ_GEN_EXTI10 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI11 HAL_DMAMUX1_REQ_GEN_EXTI11 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI12 HAL_DMAMUX1_REQ_GEN_EXTI12 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI13 HAL_DMAMUX1_REQ_GEN_EXTI13 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI14 HAL_DMAMUX1_REQ_GEN_EXTI14 +#define HAL_DMAMUX1_REQUEST_GEN_EXTI15 HAL_DMAMUX1_REQ_GEN_EXTI15 +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH3_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH3_EVT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT +#define HAL_DMAMUX1_REQUEST_GEN_DSI_TE HAL_DMAMUX1_REQ_GEN_DSI_TE +#define HAL_DMAMUX1_REQUEST_GEN_DSI_EOT HAL_DMAMUX1_REQ_GEN_DSI_EOT +#define HAL_DMAMUX1_REQUEST_GEN_DMA2D_EOT HAL_DMAMUX1_REQ_GEN_DMA2D_EOT +#define HAL_DMAMUX1_REQUEST_GEN_LTDC_IT HAL_DMAMUX1_REQ_GEN_LTDC_IT + +#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT HAL_DMAMUX_REQ_GEN_NO_EVENT +#define HAL_DMAMUX_REQUEST_GEN_RISING HAL_DMAMUX_REQ_GEN_RISING +#define HAL_DMAMUX_REQUEST_GEN_FALLING HAL_DMAMUX_REQ_GEN_FALLING +#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING HAL_DMAMUX_REQ_GEN_RISING_FALLING + +#if defined(STM32L4R5xx) || defined(STM32L4R9xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) +#define DMA_REQUEST_DCMI_PSSI DMA_REQUEST_DCMI +#endif + +#endif /* STM32L4 */ + +#if defined(STM32G0) +#define DMA_REQUEST_DAC1_CHANNEL1 DMA_REQUEST_DAC1_CH1 +#define DMA_REQUEST_DAC1_CHANNEL2 DMA_REQUEST_DAC1_CH2 +#endif + +#if defined(STM32H7) + +#define DMA_REQUEST_DAC1 DMA_REQUEST_DAC1_CH1 +#define DMA_REQUEST_DAC2 DMA_REQUEST_DAC1_CH2 + +#define BDMA_REQUEST_LP_UART1_RX BDMA_REQUEST_LPUART1_RX +#define BDMA_REQUEST_LP_UART1_TX BDMA_REQUEST_LPUART1_TX + +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT +#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT +#define HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT +#define HAL_DMAMUX1_REQUEST_GEN_EXTI0 HAL_DMAMUX1_REQ_GEN_EXTI0 +#define HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO HAL_DMAMUX1_REQ_GEN_TIM12_TRGO + +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT +#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP HAL_DMAMUX2_REQ_GEN_I2C4_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP HAL_DMAMUX2_REQ_GEN_SPI6_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT HAL_DMAMUX2_REQ_GEN_COMP1_OUT +#define HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT HAL_DMAMUX2_REQ_GEN_COMP2_OUT +#define HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP HAL_DMAMUX2_REQ_GEN_RTC_WKUP +#define HAL_DMAMUX2_REQUEST_GEN_EXTI0 HAL_DMAMUX2_REQ_GEN_EXTI0 +#define HAL_DMAMUX2_REQUEST_GEN_EXTI2 HAL_DMAMUX2_REQ_GEN_EXTI2 +#define HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT +#define HAL_DMAMUX2_REQUEST_GEN_SPI6_IT HAL_DMAMUX2_REQ_GEN_SPI6_IT +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT +#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT +#define HAL_DMAMUX2_REQUEST_GEN_ADC3_IT HAL_DMAMUX2_REQ_GEN_ADC3_IT +#define HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT +#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT +#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT + +#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT HAL_DMAMUX_REQ_GEN_NO_EVENT +#define HAL_DMAMUX_REQUEST_GEN_RISING HAL_DMAMUX_REQ_GEN_RISING +#define HAL_DMAMUX_REQUEST_GEN_FALLING HAL_DMAMUX_REQ_GEN_FALLING +#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING HAL_DMAMUX_REQ_GEN_RISING_FALLING + +#define DFSDM_FILTER_EXT_TRIG_LPTIM1 DFSDM_FILTER_EXT_TRIG_LPTIM1_OUT +#define DFSDM_FILTER_EXT_TRIG_LPTIM2 DFSDM_FILTER_EXT_TRIG_LPTIM2_OUT +#define DFSDM_FILTER_EXT_TRIG_LPTIM3 DFSDM_FILTER_EXT_TRIG_LPTIM3_OUT + +#define DAC_TRIGGER_LP1_OUT DAC_TRIGGER_LPTIM1_OUT +#define DAC_TRIGGER_LP2_OUT DAC_TRIGGER_LPTIM2_OUT + +#endif /* STM32H7 */ + +/** + * @} + */ + +/** @defgroup HAL_FLASH_Aliased_Defines HAL FLASH Aliased Defines maintained for legacy purpose + * @{ + */ + +#define TYPEPROGRAM_BYTE FLASH_TYPEPROGRAM_BYTE +#define TYPEPROGRAM_HALFWORD FLASH_TYPEPROGRAM_HALFWORD +#define TYPEPROGRAM_WORD FLASH_TYPEPROGRAM_WORD +#define TYPEPROGRAM_DOUBLEWORD FLASH_TYPEPROGRAM_DOUBLEWORD +#define TYPEERASE_SECTORS FLASH_TYPEERASE_SECTORS +#define TYPEERASE_PAGES FLASH_TYPEERASE_PAGES +#define TYPEERASE_PAGEERASE FLASH_TYPEERASE_PAGES +#define TYPEERASE_MASSERASE FLASH_TYPEERASE_MASSERASE +#define WRPSTATE_DISABLE OB_WRPSTATE_DISABLE +#define WRPSTATE_ENABLE OB_WRPSTATE_ENABLE +#define HAL_FLASH_TIMEOUT_VALUE FLASH_TIMEOUT_VALUE +#define OBEX_PCROP OPTIONBYTE_PCROP +#define OBEX_BOOTCONFIG OPTIONBYTE_BOOTCONFIG +#define PCROPSTATE_DISABLE OB_PCROP_STATE_DISABLE +#define PCROPSTATE_ENABLE OB_PCROP_STATE_ENABLE +#define TYPEERASEDATA_BYTE FLASH_TYPEERASEDATA_BYTE +#define TYPEERASEDATA_HALFWORD FLASH_TYPEERASEDATA_HALFWORD +#define TYPEERASEDATA_WORD FLASH_TYPEERASEDATA_WORD +#define TYPEPROGRAMDATA_BYTE FLASH_TYPEPROGRAMDATA_BYTE +#define TYPEPROGRAMDATA_HALFWORD FLASH_TYPEPROGRAMDATA_HALFWORD +#define TYPEPROGRAMDATA_WORD FLASH_TYPEPROGRAMDATA_WORD +#define TYPEPROGRAMDATA_FASTBYTE FLASH_TYPEPROGRAMDATA_FASTBYTE +#define TYPEPROGRAMDATA_FASTHALFWORD FLASH_TYPEPROGRAMDATA_FASTHALFWORD +#define TYPEPROGRAMDATA_FASTWORD FLASH_TYPEPROGRAMDATA_FASTWORD +#define PAGESIZE FLASH_PAGE_SIZE +#define TYPEPROGRAM_FASTBYTE FLASH_TYPEPROGRAM_BYTE +#define TYPEPROGRAM_FASTHALFWORD FLASH_TYPEPROGRAM_HALFWORD +#define TYPEPROGRAM_FASTWORD FLASH_TYPEPROGRAM_WORD +#define VOLTAGE_RANGE_1 FLASH_VOLTAGE_RANGE_1 +#define VOLTAGE_RANGE_2 FLASH_VOLTAGE_RANGE_2 +#define VOLTAGE_RANGE_3 FLASH_VOLTAGE_RANGE_3 +#define VOLTAGE_RANGE_4 FLASH_VOLTAGE_RANGE_4 +#define TYPEPROGRAM_FAST FLASH_TYPEPROGRAM_FAST +#define TYPEPROGRAM_FAST_AND_LAST FLASH_TYPEPROGRAM_FAST_AND_LAST +#define WRPAREA_BANK1_AREAA OB_WRPAREA_BANK1_AREAA +#define WRPAREA_BANK1_AREAB OB_WRPAREA_BANK1_AREAB +#define WRPAREA_BANK2_AREAA OB_WRPAREA_BANK2_AREAA +#define WRPAREA_BANK2_AREAB OB_WRPAREA_BANK2_AREAB +#define IWDG_STDBY_FREEZE OB_IWDG_STDBY_FREEZE +#define IWDG_STDBY_ACTIVE OB_IWDG_STDBY_RUN +#define IWDG_STOP_FREEZE OB_IWDG_STOP_FREEZE +#define IWDG_STOP_ACTIVE OB_IWDG_STOP_RUN +#define FLASH_ERROR_NONE HAL_FLASH_ERROR_NONE +#define FLASH_ERROR_RD HAL_FLASH_ERROR_RD +#define FLASH_ERROR_PG HAL_FLASH_ERROR_PROG +#define FLASH_ERROR_PGP HAL_FLASH_ERROR_PGS +#define FLASH_ERROR_WRP HAL_FLASH_ERROR_WRP +#define FLASH_ERROR_OPTV HAL_FLASH_ERROR_OPTV +#define FLASH_ERROR_OPTVUSR HAL_FLASH_ERROR_OPTVUSR +#define FLASH_ERROR_PROG HAL_FLASH_ERROR_PROG +#define FLASH_ERROR_OP HAL_FLASH_ERROR_OPERATION +#define FLASH_ERROR_PGA HAL_FLASH_ERROR_PGA +#define FLASH_ERROR_SIZE HAL_FLASH_ERROR_SIZE +#define FLASH_ERROR_SIZ HAL_FLASH_ERROR_SIZE +#define FLASH_ERROR_PGS HAL_FLASH_ERROR_PGS +#define FLASH_ERROR_MIS HAL_FLASH_ERROR_MIS +#define FLASH_ERROR_FAST HAL_FLASH_ERROR_FAST +#define FLASH_ERROR_FWWERR HAL_FLASH_ERROR_FWWERR +#define FLASH_ERROR_NOTZERO HAL_FLASH_ERROR_NOTZERO +#define FLASH_ERROR_OPERATION HAL_FLASH_ERROR_OPERATION +#define FLASH_ERROR_ERS HAL_FLASH_ERROR_ERS +#define OB_WDG_SW OB_IWDG_SW +#define OB_WDG_HW OB_IWDG_HW +#define OB_SDADC12_VDD_MONITOR_SET OB_SDACD_VDD_MONITOR_SET +#define OB_SDADC12_VDD_MONITOR_RESET OB_SDACD_VDD_MONITOR_RESET +#define OB_RAM_PARITY_CHECK_SET OB_SRAM_PARITY_SET +#define OB_RAM_PARITY_CHECK_RESET OB_SRAM_PARITY_RESET +#define IS_OB_SDADC12_VDD_MONITOR IS_OB_SDACD_VDD_MONITOR +#define OB_RDP_LEVEL0 OB_RDP_LEVEL_0 +#define OB_RDP_LEVEL1 OB_RDP_LEVEL_1 +#define OB_RDP_LEVEL2 OB_RDP_LEVEL_2 +#if defined(STM32G0) +#define OB_BOOT_LOCK_DISABLE OB_BOOT_ENTRY_FORCED_NONE +#define OB_BOOT_LOCK_ENABLE OB_BOOT_ENTRY_FORCED_FLASH +#else +#define OB_BOOT_ENTRY_FORCED_NONE OB_BOOT_LOCK_DISABLE +#define OB_BOOT_ENTRY_FORCED_FLASH OB_BOOT_LOCK_ENABLE +#endif +#if defined(STM32H7) +#define FLASH_FLAG_SNECCE_BANK1RR FLASH_FLAG_SNECCERR_BANK1 +#define FLASH_FLAG_DBECCE_BANK1RR FLASH_FLAG_DBECCERR_BANK1 +#define FLASH_FLAG_STRBER_BANK1R FLASH_FLAG_STRBERR_BANK1 +#define FLASH_FLAG_SNECCE_BANK2RR FLASH_FLAG_SNECCERR_BANK2 +#define FLASH_FLAG_DBECCE_BANK2RR FLASH_FLAG_DBECCERR_BANK2 +#define FLASH_FLAG_STRBER_BANK2R FLASH_FLAG_STRBERR_BANK2 +#define FLASH_FLAG_WDW FLASH_FLAG_WBNE +#define OB_WRP_SECTOR_All OB_WRP_SECTOR_ALL +#endif /* STM32H7 */ + +/** + * @} + */ + +/** @defgroup HAL_JPEG_Aliased_Macros HAL JPEG Aliased Macros maintained for legacy purpose + * @{ + */ + +#if defined(STM32H7) +#define __HAL_RCC_JPEG_CLK_ENABLE __HAL_RCC_JPGDECEN_CLK_ENABLE +#define __HAL_RCC_JPEG_CLK_DISABLE __HAL_RCC_JPGDECEN_CLK_DISABLE +#define __HAL_RCC_JPEG_FORCE_RESET __HAL_RCC_JPGDECRST_FORCE_RESET +#define __HAL_RCC_JPEG_RELEASE_RESET __HAL_RCC_JPGDECRST_RELEASE_RESET +#define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE +#define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE +#endif /* STM32H7 */ + +/** + * @} + */ + +/** @defgroup HAL_SYSCFG_Aliased_Defines HAL SYSCFG Aliased Defines maintained for legacy purpose + * @{ + */ + +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9 I2C_FASTMODEPLUS_PA9 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10 I2C_FASTMODEPLUS_PA10 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6 I2C_FASTMODEPLUS_PB6 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7 I2C_FASTMODEPLUS_PB7 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8 I2C_FASTMODEPLUS_PB8 +#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9 I2C_FASTMODEPLUS_PB9 +#define HAL_SYSCFG_FASTMODEPLUS_I2C1 I2C_FASTMODEPLUS_I2C1 +#define HAL_SYSCFG_FASTMODEPLUS_I2C2 I2C_FASTMODEPLUS_I2C2 +#define HAL_SYSCFG_FASTMODEPLUS_I2C3 I2C_FASTMODEPLUS_I2C3 +#if defined(STM32G4) + +#define HAL_SYSCFG_EnableIOAnalogSwitchBooster HAL_SYSCFG_EnableIOSwitchBooster +#define HAL_SYSCFG_DisableIOAnalogSwitchBooster HAL_SYSCFG_DisableIOSwitchBooster +#define HAL_SYSCFG_EnableIOAnalogSwitchVDD HAL_SYSCFG_EnableIOSwitchVDD +#define HAL_SYSCFG_DisableIOAnalogSwitchVDD HAL_SYSCFG_DisableIOSwitchVDD +#endif /* STM32G4 */ +/** + * @} + */ + + +/** @defgroup LL_FMC_Aliased_Defines LL FMC Aliased Defines maintained for compatibility purpose + * @{ + */ +#if defined(STM32L4) || defined(STM32F7) || defined(STM32H7) || defined(STM32G4) +#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE FMC_NAND_WAIT_FEATURE_DISABLE +#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE FMC_NAND_WAIT_FEATURE_ENABLE +#define FMC_NAND_PCC_MEM_BUS_WIDTH_8 FMC_NAND_MEM_BUS_WIDTH_8 +#define FMC_NAND_PCC_MEM_BUS_WIDTH_16 FMC_NAND_MEM_BUS_WIDTH_16 +#elif defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) +#define FMC_NAND_WAIT_FEATURE_DISABLE FMC_NAND_PCC_WAIT_FEATURE_DISABLE +#define FMC_NAND_WAIT_FEATURE_ENABLE FMC_NAND_PCC_WAIT_FEATURE_ENABLE +#define FMC_NAND_MEM_BUS_WIDTH_8 FMC_NAND_PCC_MEM_BUS_WIDTH_8 +#define FMC_NAND_MEM_BUS_WIDTH_16 FMC_NAND_PCC_MEM_BUS_WIDTH_16 +#endif +/** + * @} + */ + +/** @defgroup LL_FSMC_Aliased_Defines LL FSMC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define FSMC_NORSRAM_TYPEDEF FSMC_NORSRAM_TypeDef +#define FSMC_NORSRAM_EXTENDED_TYPEDEF FSMC_NORSRAM_EXTENDED_TypeDef +/** + * @} + */ + +/** @defgroup HAL_GPIO_Aliased_Macros HAL GPIO Aliased Macros maintained for legacy purpose + * @{ + */ +#define GET_GPIO_SOURCE GPIO_GET_INDEX +#define GET_GPIO_INDEX GPIO_GET_INDEX + +#if defined(STM32F4) +#define GPIO_AF12_SDMMC GPIO_AF12_SDIO +#define GPIO_AF12_SDMMC1 GPIO_AF12_SDIO +#endif + +#if defined(STM32F7) +#define GPIO_AF12_SDIO GPIO_AF12_SDMMC1 +#define GPIO_AF12_SDMMC GPIO_AF12_SDMMC1 +#endif + +#if defined(STM32L4) +#define GPIO_AF12_SDIO GPIO_AF12_SDMMC1 +#define GPIO_AF12_SDMMC GPIO_AF12_SDMMC1 +#endif + +#if defined(STM32H7) +#define GPIO_AF7_SDIO1 GPIO_AF7_SDMMC1 +#define GPIO_AF8_SDIO1 GPIO_AF8_SDMMC1 +#define GPIO_AF12_SDIO1 GPIO_AF12_SDMMC1 +#define GPIO_AF9_SDIO2 GPIO_AF9_SDMMC2 +#define GPIO_AF10_SDIO2 GPIO_AF10_SDMMC2 +#define GPIO_AF11_SDIO2 GPIO_AF11_SDMMC2 + +#if defined (STM32H743xx) || defined (STM32H753xx) || defined (STM32H750xx) || defined (STM32H742xx) || defined (STM32H745xx) || defined (STM32H755xx) || defined (STM32H747xx) || defined (STM32H757xx) +#define GPIO_AF10_OTG2_HS GPIO_AF10_OTG2_FS +#define GPIO_AF10_OTG1_FS GPIO_AF10_OTG1_HS +#define GPIO_AF12_OTG2_FS GPIO_AF12_OTG1_FS +#endif /*STM32H743xx || STM32H753xx || STM32H750xx || STM32H742xx || STM32H745xx || STM32H755xx || STM32H747xx || STM32H757xx */ +#endif /* STM32H7 */ + +#define GPIO_AF0_LPTIM GPIO_AF0_LPTIM1 +#define GPIO_AF1_LPTIM GPIO_AF1_LPTIM1 +#define GPIO_AF2_LPTIM GPIO_AF2_LPTIM1 + +#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7) || defined(STM32G4) || defined(STM32H7) +#define GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW +#define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM +#define GPIO_SPEED_FAST GPIO_SPEED_FREQ_HIGH +#define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH +#endif /* STM32L0 || STM32L4 || STM32F4 || STM32F2 || STM32F7 || STM32G4 || STM32H7*/ + +#if defined(STM32L1) + #define GPIO_SPEED_VERY_LOW GPIO_SPEED_FREQ_LOW + #define GPIO_SPEED_LOW GPIO_SPEED_FREQ_MEDIUM + #define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_HIGH + #define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH +#endif /* STM32L1 */ + +#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1) + #define GPIO_SPEED_LOW GPIO_SPEED_FREQ_LOW + #define GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM + #define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_HIGH +#endif /* STM32F0 || STM32F3 || STM32F1 */ + +#define GPIO_AF6_DFSDM GPIO_AF6_DFSDM1 +/** + * @} + */ + +/** @defgroup HAL_HRTIM_Aliased_Macros HAL HRTIM Aliased Macros maintained for legacy purpose + * @{ + */ +#define HRTIM_TIMDELAYEDPROTECTION_DISABLED HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7 +#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7 +#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7 + +#define __HAL_HRTIM_SetCounter __HAL_HRTIM_SETCOUNTER +#define __HAL_HRTIM_GetCounter __HAL_HRTIM_GETCOUNTER +#define __HAL_HRTIM_SetPeriod __HAL_HRTIM_SETPERIOD +#define __HAL_HRTIM_GetPeriod __HAL_HRTIM_GETPERIOD +#define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER +#define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER +#define __HAL_HRTIM_SetCompare __HAL_HRTIM_SETCOMPARE +#define __HAL_HRTIM_GetCompare __HAL_HRTIM_GETCOMPARE + +#if defined(STM32G4) +#define HAL_HRTIM_ExternalEventCounterConfig HAL_HRTIM_ExtEventCounterConfig +#define HAL_HRTIM_ExternalEventCounterEnable HAL_HRTIM_ExtEventCounterEnable +#define HAL_HRTIM_ExternalEventCounterDisable HAL_HRTIM_ExtEventCounterDisable +#define HAL_HRTIM_ExternalEventCounterReset HAL_HRTIM_ExtEventCounterReset +#endif /* STM32G4 */ + +#if defined(STM32H7) +#define HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9 + +#define HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9 +#define HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1 +#define HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2 +#define HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3 +#define HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4 +#define HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5 +#define HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6 +#define HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7 +#define HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8 +#define HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9 +#endif /* STM32H7 */ + +#if defined(STM32F3) +/** @brief Constants defining available sources associated to external events. + */ +#define HRTIM_EVENTSRC_1 (0x00000000U) +#define HRTIM_EVENTSRC_2 (HRTIM_EECR1_EE1SRC_0) +#define HRTIM_EVENTSRC_3 (HRTIM_EECR1_EE1SRC_1) +#define HRTIM_EVENTSRC_4 (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0) + +/** @brief Constants defining the events that can be selected to configure the + * set/reset crossbar of a timer output + */ +#define HRTIM_OUTPUTSET_TIMEV_1 (HRTIM_SET1R_TIMEVNT1) +#define HRTIM_OUTPUTSET_TIMEV_2 (HRTIM_SET1R_TIMEVNT2) +#define HRTIM_OUTPUTSET_TIMEV_3 (HRTIM_SET1R_TIMEVNT3) +#define HRTIM_OUTPUTSET_TIMEV_4 (HRTIM_SET1R_TIMEVNT4) +#define HRTIM_OUTPUTSET_TIMEV_5 (HRTIM_SET1R_TIMEVNT5) +#define HRTIM_OUTPUTSET_TIMEV_6 (HRTIM_SET1R_TIMEVNT6) +#define HRTIM_OUTPUTSET_TIMEV_7 (HRTIM_SET1R_TIMEVNT7) +#define HRTIM_OUTPUTSET_TIMEV_8 (HRTIM_SET1R_TIMEVNT8) +#define HRTIM_OUTPUTSET_TIMEV_9 (HRTIM_SET1R_TIMEVNT9) + +#define HRTIM_OUTPUTRESET_TIMEV_1 (HRTIM_RST1R_TIMEVNT1) +#define HRTIM_OUTPUTRESET_TIMEV_2 (HRTIM_RST1R_TIMEVNT2) +#define HRTIM_OUTPUTRESET_TIMEV_3 (HRTIM_RST1R_TIMEVNT3) +#define HRTIM_OUTPUTRESET_TIMEV_4 (HRTIM_RST1R_TIMEVNT4) +#define HRTIM_OUTPUTRESET_TIMEV_5 (HRTIM_RST1R_TIMEVNT5) +#define HRTIM_OUTPUTRESET_TIMEV_6 (HRTIM_RST1R_TIMEVNT6) +#define HRTIM_OUTPUTRESET_TIMEV_7 (HRTIM_RST1R_TIMEVNT7) +#define HRTIM_OUTPUTRESET_TIMEV_8 (HRTIM_RST1R_TIMEVNT8) +#define HRTIM_OUTPUTRESET_TIMEV_9 (HRTIM_RST1R_TIMEVNT9) + +/** @brief Constants defining the event filtering applied to external events + * by a timer + */ +#define HRTIM_TIMEVENTFILTER_NONE (0x00000000U) +#define HRTIM_TIMEVENTFILTER_BLANKINGCMP1 (HRTIM_EEFR1_EE1FLTR_0) +#define HRTIM_TIMEVENTFILTER_BLANKINGCMP2 (HRTIM_EEFR1_EE1FLTR_1) +#define HRTIM_TIMEVENTFILTER_BLANKINGCMP3 (HRTIM_EEFR1_EE1FLTR_1 | HRTIM_EEFR1_EE1FLTR_0) +#define HRTIM_TIMEVENTFILTER_BLANKINGCMP4 (HRTIM_EEFR1_EE1FLTR_2) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR1 (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_0) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR2 (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_1) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR3 (HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_1 | HRTIM_EEFR1_EE1FLTR_0) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR4 (HRTIM_EEFR1_EE1FLTR_3) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR5 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_0) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR6 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_1) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR7 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_1 | HRTIM_EEFR1_EE1FLTR_0) +#define HRTIM_TIMEVENTFILTER_BLANKINGFLTR8 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_2) +#define HRTIM_TIMEVENTFILTER_WINDOWINGCMP2 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_0) +#define HRTIM_TIMEVENTFILTER_WINDOWINGCMP3 (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_1) +#define HRTIM_TIMEVENTFILTER_WINDOWINGTIM (HRTIM_EEFR1_EE1FLTR_3 | HRTIM_EEFR1_EE1FLTR_2 | HRTIM_EEFR1_EE1FLTR_1 | HRTIM_EEFR1_EE1FLTR_0) + +/** @brief Constants defining the DLL calibration periods (in micro seconds) + */ +#define HRTIM_CALIBRATIONRATE_7300 0x00000000U +#define HRTIM_CALIBRATIONRATE_910 (HRTIM_DLLCR_CALRTE_0) +#define HRTIM_CALIBRATIONRATE_114 (HRTIM_DLLCR_CALRTE_1) +#define HRTIM_CALIBRATIONRATE_14 (HRTIM_DLLCR_CALRTE_1 | HRTIM_DLLCR_CALRTE_0) + +#endif /* STM32F3 */ +/** + * @} + */ + +/** @defgroup HAL_I2C_Aliased_Defines HAL I2C Aliased Defines maintained for legacy purpose + * @{ + */ +#define I2C_DUALADDRESS_DISABLED I2C_DUALADDRESS_DISABLE +#define I2C_DUALADDRESS_ENABLED I2C_DUALADDRESS_ENABLE +#define I2C_GENERALCALL_DISABLED I2C_GENERALCALL_DISABLE +#define I2C_GENERALCALL_ENABLED I2C_GENERALCALL_ENABLE +#define I2C_NOSTRETCH_DISABLED I2C_NOSTRETCH_DISABLE +#define I2C_NOSTRETCH_ENABLED I2C_NOSTRETCH_ENABLE +#define I2C_ANALOGFILTER_ENABLED I2C_ANALOGFILTER_ENABLE +#define I2C_ANALOGFILTER_DISABLED I2C_ANALOGFILTER_DISABLE +#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || defined(STM32L1) || defined(STM32F7) +#define HAL_I2C_STATE_MEM_BUSY_TX HAL_I2C_STATE_BUSY_TX +#define HAL_I2C_STATE_MEM_BUSY_RX HAL_I2C_STATE_BUSY_RX +#define HAL_I2C_STATE_MASTER_BUSY_TX HAL_I2C_STATE_BUSY_TX +#define HAL_I2C_STATE_MASTER_BUSY_RX HAL_I2C_STATE_BUSY_RX +#define HAL_I2C_STATE_SLAVE_BUSY_TX HAL_I2C_STATE_BUSY_TX +#define HAL_I2C_STATE_SLAVE_BUSY_RX HAL_I2C_STATE_BUSY_RX +#endif +/** + * @} + */ + +/** @defgroup HAL_IRDA_Aliased_Defines HAL IRDA Aliased Defines maintained for legacy purpose + * @{ + */ +#define IRDA_ONE_BIT_SAMPLE_DISABLED IRDA_ONE_BIT_SAMPLE_DISABLE +#define IRDA_ONE_BIT_SAMPLE_ENABLED IRDA_ONE_BIT_SAMPLE_ENABLE + +/** + * @} + */ + +/** @defgroup HAL_IWDG_Aliased_Defines HAL IWDG Aliased Defines maintained for legacy purpose + * @{ + */ +#define KR_KEY_RELOAD IWDG_KEY_RELOAD +#define KR_KEY_ENABLE IWDG_KEY_ENABLE +#define KR_KEY_EWA IWDG_KEY_WRITE_ACCESS_ENABLE +#define KR_KEY_DWA IWDG_KEY_WRITE_ACCESS_DISABLE +/** + * @} + */ + +/** @defgroup HAL_LPTIM_Aliased_Defines HAL LPTIM Aliased Defines maintained for legacy purpose + * @{ + */ + +#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION +#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS LPTIM_CLOCKSAMPLETIME_2TRANSITIONS +#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS LPTIM_CLOCKSAMPLETIME_4TRANSITIONS +#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS LPTIM_CLOCKSAMPLETIME_8TRANSITIONS + +#define LPTIM_CLOCKPOLARITY_RISINGEDGE LPTIM_CLOCKPOLARITY_RISING +#define LPTIM_CLOCKPOLARITY_FALLINGEDGE LPTIM_CLOCKPOLARITY_FALLING +#define LPTIM_CLOCKPOLARITY_BOTHEDGES LPTIM_CLOCKPOLARITY_RISING_FALLING + +#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION +#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS LPTIM_TRIGSAMPLETIME_2TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS LPTIM_TRIGSAMPLETIME_4TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS LPTIM_TRIGSAMPLETIME_8TRANSITIONS + +/* The following 3 definition have also been present in a temporary version of lptim.h */ +/* They need to be renamed also to the right name, just in case */ +#define LPTIM_TRIGSAMPLETIME_2TRANSITION LPTIM_TRIGSAMPLETIME_2TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_4TRANSITION LPTIM_TRIGSAMPLETIME_4TRANSITIONS +#define LPTIM_TRIGSAMPLETIME_8TRANSITION LPTIM_TRIGSAMPLETIME_8TRANSITIONS + +/** + * @} + */ + +/** @defgroup HAL_NAND_Aliased_Defines HAL NAND Aliased Defines maintained for legacy purpose + * @{ + */ +#define HAL_NAND_Read_Page HAL_NAND_Read_Page_8b +#define HAL_NAND_Write_Page HAL_NAND_Write_Page_8b +#define HAL_NAND_Read_SpareArea HAL_NAND_Read_SpareArea_8b +#define HAL_NAND_Write_SpareArea HAL_NAND_Write_SpareArea_8b + +#define NAND_AddressTypedef NAND_AddressTypeDef + +#define __ARRAY_ADDRESS ARRAY_ADDRESS +#define __ADDR_1st_CYCLE ADDR_1ST_CYCLE +#define __ADDR_2nd_CYCLE ADDR_2ND_CYCLE +#define __ADDR_3rd_CYCLE ADDR_3RD_CYCLE +#define __ADDR_4th_CYCLE ADDR_4TH_CYCLE +/** + * @} + */ + +/** @defgroup HAL_NOR_Aliased_Defines HAL NOR Aliased Defines maintained for legacy purpose + * @{ + */ +#define NOR_StatusTypedef HAL_NOR_StatusTypeDef +#define NOR_SUCCESS HAL_NOR_STATUS_SUCCESS +#define NOR_ONGOING HAL_NOR_STATUS_ONGOING +#define NOR_ERROR HAL_NOR_STATUS_ERROR +#define NOR_TIMEOUT HAL_NOR_STATUS_TIMEOUT + +#define __NOR_WRITE NOR_WRITE +#define __NOR_ADDR_SHIFT NOR_ADDR_SHIFT +/** + * @} + */ + +/** @defgroup HAL_OPAMP_Aliased_Defines HAL OPAMP Aliased Defines maintained for legacy purpose + * @{ + */ + +#define OPAMP_NONINVERTINGINPUT_VP0 OPAMP_NONINVERTINGINPUT_IO0 +#define OPAMP_NONINVERTINGINPUT_VP1 OPAMP_NONINVERTINGINPUT_IO1 +#define OPAMP_NONINVERTINGINPUT_VP2 OPAMP_NONINVERTINGINPUT_IO2 +#define OPAMP_NONINVERTINGINPUT_VP3 OPAMP_NONINVERTINGINPUT_IO3 + +#define OPAMP_SEC_NONINVERTINGINPUT_VP0 OPAMP_SEC_NONINVERTINGINPUT_IO0 +#define OPAMP_SEC_NONINVERTINGINPUT_VP1 OPAMP_SEC_NONINVERTINGINPUT_IO1 +#define OPAMP_SEC_NONINVERTINGINPUT_VP2 OPAMP_SEC_NONINVERTINGINPUT_IO2 +#define OPAMP_SEC_NONINVERTINGINPUT_VP3 OPAMP_SEC_NONINVERTINGINPUT_IO3 + +#define OPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 +#define OPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 + +#define IOPAMP_INVERTINGINPUT_VM0 OPAMP_INVERTINGINPUT_IO0 +#define IOPAMP_INVERTINGINPUT_VM1 OPAMP_INVERTINGINPUT_IO1 + +#define OPAMP_SEC_INVERTINGINPUT_VM0 OPAMP_SEC_INVERTINGINPUT_IO0 +#define OPAMP_SEC_INVERTINGINPUT_VM1 OPAMP_SEC_INVERTINGINPUT_IO1 + +#define OPAMP_INVERTINGINPUT_VINM OPAMP_SEC_INVERTINGINPUT_IO1 + +#define OPAMP_PGACONNECT_NO OPAMP_PGA_CONNECT_INVERTINGINPUT_NO +#define OPAMP_PGACONNECT_VM0 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0 +#define OPAMP_PGACONNECT_VM1 OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1 + +#if defined(STM32L1) || defined(STM32L4) || defined(STM32L5) || defined(STM32H7) || defined(STM32G4) +#define HAL_OPAMP_MSP_INIT_CB_ID HAL_OPAMP_MSPINIT_CB_ID +#define HAL_OPAMP_MSP_DEINIT_CB_ID HAL_OPAMP_MSPDEINIT_CB_ID +#endif + + +/** + * @} + */ + +/** @defgroup HAL_I2S_Aliased_Defines HAL I2S Aliased Defines maintained for legacy purpose + * @{ + */ +#define I2S_STANDARD_PHILLIPS I2S_STANDARD_PHILIPS + +#if defined(STM32H7) + #define I2S_IT_TXE I2S_IT_TXP + #define I2S_IT_RXNE I2S_IT_RXP + + #define I2S_FLAG_TXE I2S_FLAG_TXP + #define I2S_FLAG_RXNE I2S_FLAG_RXP +#endif + +#if defined(STM32F7) + #define I2S_CLOCK_SYSCLK I2S_CLOCK_PLL +#endif +/** + * @} + */ + +/** @defgroup HAL_PCCARD_Aliased_Defines HAL PCCARD Aliased Defines maintained for legacy purpose + * @{ + */ + +/* Compact Flash-ATA registers description */ +#define CF_DATA ATA_DATA +#define CF_SECTOR_COUNT ATA_SECTOR_COUNT +#define CF_SECTOR_NUMBER ATA_SECTOR_NUMBER +#define CF_CYLINDER_LOW ATA_CYLINDER_LOW +#define CF_CYLINDER_HIGH ATA_CYLINDER_HIGH +#define CF_CARD_HEAD ATA_CARD_HEAD +#define CF_STATUS_CMD ATA_STATUS_CMD +#define CF_STATUS_CMD_ALTERNATE ATA_STATUS_CMD_ALTERNATE +#define CF_COMMON_DATA_AREA ATA_COMMON_DATA_AREA + +/* Compact Flash-ATA commands */ +#define CF_READ_SECTOR_CMD ATA_READ_SECTOR_CMD +#define CF_WRITE_SECTOR_CMD ATA_WRITE_SECTOR_CMD +#define CF_ERASE_SECTOR_CMD ATA_ERASE_SECTOR_CMD +#define CF_IDENTIFY_CMD ATA_IDENTIFY_CMD + +#define PCCARD_StatusTypedef HAL_PCCARD_StatusTypeDef +#define PCCARD_SUCCESS HAL_PCCARD_STATUS_SUCCESS +#define PCCARD_ONGOING HAL_PCCARD_STATUS_ONGOING +#define PCCARD_ERROR HAL_PCCARD_STATUS_ERROR +#define PCCARD_TIMEOUT HAL_PCCARD_STATUS_TIMEOUT +/** + * @} + */ + +/** @defgroup HAL_RTC_Aliased_Defines HAL RTC Aliased Defines maintained for legacy purpose + * @{ + */ + +#define FORMAT_BIN RTC_FORMAT_BIN +#define FORMAT_BCD RTC_FORMAT_BCD + +#define RTC_ALARMSUBSECONDMASK_None RTC_ALARMSUBSECONDMASK_NONE +#define RTC_TAMPERERASEBACKUP_DISABLED RTC_TAMPER_ERASE_BACKUP_DISABLE +#define RTC_TAMPERMASK_FLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE +#define RTC_TAMPERMASK_FLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE + +#define RTC_MASKTAMPERFLAG_DISABLED RTC_TAMPERMASK_FLAG_DISABLE +#define RTC_MASKTAMPERFLAG_ENABLED RTC_TAMPERMASK_FLAG_ENABLE +#define RTC_TAMPERERASEBACKUP_ENABLED RTC_TAMPER_ERASE_BACKUP_ENABLE +#define RTC_TAMPER1_2_INTERRUPT RTC_ALL_TAMPER_INTERRUPT +#define RTC_TAMPER1_2_3_INTERRUPT RTC_ALL_TAMPER_INTERRUPT + +#define RTC_TIMESTAMPPIN_PC13 RTC_TIMESTAMPPIN_DEFAULT +#define RTC_TIMESTAMPPIN_PA0 RTC_TIMESTAMPPIN_POS1 +#define RTC_TIMESTAMPPIN_PI8 RTC_TIMESTAMPPIN_POS1 +#define RTC_TIMESTAMPPIN_PC1 RTC_TIMESTAMPPIN_POS2 + +#define RTC_OUTPUT_REMAP_PC13 RTC_OUTPUT_REMAP_NONE +#define RTC_OUTPUT_REMAP_PB14 RTC_OUTPUT_REMAP_POS1 +#define RTC_OUTPUT_REMAP_PB2 RTC_OUTPUT_REMAP_POS1 + +#define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT +#define RTC_TAMPERPIN_PA0 RTC_TAMPERPIN_POS1 +#define RTC_TAMPERPIN_PI8 RTC_TAMPERPIN_POS1 + +#if defined(STM32H7) +#define RTC_TAMPCR_TAMPXE RTC_TAMPER_X +#define RTC_TAMPCR_TAMPXIE RTC_TAMPER_X_INTERRUPT + +#define RTC_TAMPER1_INTERRUPT RTC_IT_TAMP1 +#define RTC_TAMPER2_INTERRUPT RTC_IT_TAMP2 +#define RTC_TAMPER3_INTERRUPT RTC_IT_TAMP3 +#define RTC_ALL_TAMPER_INTERRUPT RTC_IT_TAMPALL +#endif /* STM32H7 */ + +/** + * @} + */ + + +/** @defgroup HAL_SMARTCARD_Aliased_Defines HAL SMARTCARD Aliased Defines maintained for legacy purpose + * @{ + */ +#define SMARTCARD_NACK_ENABLED SMARTCARD_NACK_ENABLE +#define SMARTCARD_NACK_DISABLED SMARTCARD_NACK_DISABLE + +#define SMARTCARD_ONEBIT_SAMPLING_DISABLED SMARTCARD_ONE_BIT_SAMPLE_DISABLE +#define SMARTCARD_ONEBIT_SAMPLING_ENABLED SMARTCARD_ONE_BIT_SAMPLE_ENABLE +#define SMARTCARD_ONEBIT_SAMPLING_DISABLE SMARTCARD_ONE_BIT_SAMPLE_DISABLE +#define SMARTCARD_ONEBIT_SAMPLING_ENABLE SMARTCARD_ONE_BIT_SAMPLE_ENABLE + +#define SMARTCARD_TIMEOUT_DISABLED SMARTCARD_TIMEOUT_DISABLE +#define SMARTCARD_TIMEOUT_ENABLED SMARTCARD_TIMEOUT_ENABLE + +#define SMARTCARD_LASTBIT_DISABLED SMARTCARD_LASTBIT_DISABLE +#define SMARTCARD_LASTBIT_ENABLED SMARTCARD_LASTBIT_ENABLE +/** + * @} + */ + + +/** @defgroup HAL_SMBUS_Aliased_Defines HAL SMBUS Aliased Defines maintained for legacy purpose + * @{ + */ +#define SMBUS_DUALADDRESS_DISABLED SMBUS_DUALADDRESS_DISABLE +#define SMBUS_DUALADDRESS_ENABLED SMBUS_DUALADDRESS_ENABLE +#define SMBUS_GENERALCALL_DISABLED SMBUS_GENERALCALL_DISABLE +#define SMBUS_GENERALCALL_ENABLED SMBUS_GENERALCALL_ENABLE +#define SMBUS_NOSTRETCH_DISABLED SMBUS_NOSTRETCH_DISABLE +#define SMBUS_NOSTRETCH_ENABLED SMBUS_NOSTRETCH_ENABLE +#define SMBUS_ANALOGFILTER_ENABLED SMBUS_ANALOGFILTER_ENABLE +#define SMBUS_ANALOGFILTER_DISABLED SMBUS_ANALOGFILTER_DISABLE +#define SMBUS_PEC_DISABLED SMBUS_PEC_DISABLE +#define SMBUS_PEC_ENABLED SMBUS_PEC_ENABLE +#define HAL_SMBUS_STATE_SLAVE_LISTEN HAL_SMBUS_STATE_LISTEN +/** + * @} + */ + +/** @defgroup HAL_SPI_Aliased_Defines HAL SPI Aliased Defines maintained for legacy purpose + * @{ + */ +#define SPI_TIMODE_DISABLED SPI_TIMODE_DISABLE +#define SPI_TIMODE_ENABLED SPI_TIMODE_ENABLE + +#define SPI_CRCCALCULATION_DISABLED SPI_CRCCALCULATION_DISABLE +#define SPI_CRCCALCULATION_ENABLED SPI_CRCCALCULATION_ENABLE + +#define SPI_NSS_PULSE_DISABLED SPI_NSS_PULSE_DISABLE +#define SPI_NSS_PULSE_ENABLED SPI_NSS_PULSE_ENABLE + +#if defined(STM32H7) + + #define SPI_FLAG_TXE SPI_FLAG_TXP + #define SPI_FLAG_RXNE SPI_FLAG_RXP + + #define SPI_IT_TXE SPI_IT_TXP + #define SPI_IT_RXNE SPI_IT_RXP + + #define SPI_FRLVL_EMPTY SPI_RX_FIFO_0PACKET + #define SPI_FRLVL_QUARTER_FULL SPI_RX_FIFO_1PACKET + #define SPI_FRLVL_HALF_FULL SPI_RX_FIFO_2PACKET + #define SPI_FRLVL_FULL SPI_RX_FIFO_3PACKET + +#endif /* STM32H7 */ + +/** + * @} + */ + +/** @defgroup HAL_TIM_Aliased_Defines HAL TIM Aliased Defines maintained for legacy purpose + * @{ + */ +#define CCER_CCxE_MASK TIM_CCER_CCxE_MASK +#define CCER_CCxNE_MASK TIM_CCER_CCxNE_MASK + +#define TIM_DMABase_CR1 TIM_DMABASE_CR1 +#define TIM_DMABase_CR2 TIM_DMABASE_CR2 +#define TIM_DMABase_SMCR TIM_DMABASE_SMCR +#define TIM_DMABase_DIER TIM_DMABASE_DIER +#define TIM_DMABase_SR TIM_DMABASE_SR +#define TIM_DMABase_EGR TIM_DMABASE_EGR +#define TIM_DMABase_CCMR1 TIM_DMABASE_CCMR1 +#define TIM_DMABase_CCMR2 TIM_DMABASE_CCMR2 +#define TIM_DMABase_CCER TIM_DMABASE_CCER +#define TIM_DMABase_CNT TIM_DMABASE_CNT +#define TIM_DMABase_PSC TIM_DMABASE_PSC +#define TIM_DMABase_ARR TIM_DMABASE_ARR +#define TIM_DMABase_RCR TIM_DMABASE_RCR +#define TIM_DMABase_CCR1 TIM_DMABASE_CCR1 +#define TIM_DMABase_CCR2 TIM_DMABASE_CCR2 +#define TIM_DMABase_CCR3 TIM_DMABASE_CCR3 +#define TIM_DMABase_CCR4 TIM_DMABASE_CCR4 +#define TIM_DMABase_BDTR TIM_DMABASE_BDTR +#define TIM_DMABase_DCR TIM_DMABASE_DCR +#define TIM_DMABase_DMAR TIM_DMABASE_DMAR +#define TIM_DMABase_OR1 TIM_DMABASE_OR1 +#define TIM_DMABase_CCMR3 TIM_DMABASE_CCMR3 +#define TIM_DMABase_CCR5 TIM_DMABASE_CCR5 +#define TIM_DMABase_CCR6 TIM_DMABASE_CCR6 +#define TIM_DMABase_OR2 TIM_DMABASE_OR2 +#define TIM_DMABase_OR3 TIM_DMABASE_OR3 +#define TIM_DMABase_OR TIM_DMABASE_OR + +#define TIM_EventSource_Update TIM_EVENTSOURCE_UPDATE +#define TIM_EventSource_CC1 TIM_EVENTSOURCE_CC1 +#define TIM_EventSource_CC2 TIM_EVENTSOURCE_CC2 +#define TIM_EventSource_CC3 TIM_EVENTSOURCE_CC3 +#define TIM_EventSource_CC4 TIM_EVENTSOURCE_CC4 +#define TIM_EventSource_COM TIM_EVENTSOURCE_COM +#define TIM_EventSource_Trigger TIM_EVENTSOURCE_TRIGGER +#define TIM_EventSource_Break TIM_EVENTSOURCE_BREAK +#define TIM_EventSource_Break2 TIM_EVENTSOURCE_BREAK2 + +#define TIM_DMABurstLength_1Transfer TIM_DMABURSTLENGTH_1TRANSFER +#define TIM_DMABurstLength_2Transfers TIM_DMABURSTLENGTH_2TRANSFERS +#define TIM_DMABurstLength_3Transfers TIM_DMABURSTLENGTH_3TRANSFERS +#define TIM_DMABurstLength_4Transfers TIM_DMABURSTLENGTH_4TRANSFERS +#define TIM_DMABurstLength_5Transfers TIM_DMABURSTLENGTH_5TRANSFERS +#define TIM_DMABurstLength_6Transfers TIM_DMABURSTLENGTH_6TRANSFERS +#define TIM_DMABurstLength_7Transfers TIM_DMABURSTLENGTH_7TRANSFERS +#define TIM_DMABurstLength_8Transfers TIM_DMABURSTLENGTH_8TRANSFERS +#define TIM_DMABurstLength_9Transfers TIM_DMABURSTLENGTH_9TRANSFERS +#define TIM_DMABurstLength_10Transfers TIM_DMABURSTLENGTH_10TRANSFERS +#define TIM_DMABurstLength_11Transfers TIM_DMABURSTLENGTH_11TRANSFERS +#define TIM_DMABurstLength_12Transfers TIM_DMABURSTLENGTH_12TRANSFERS +#define TIM_DMABurstLength_13Transfers TIM_DMABURSTLENGTH_13TRANSFERS +#define TIM_DMABurstLength_14Transfers TIM_DMABURSTLENGTH_14TRANSFERS +#define TIM_DMABurstLength_15Transfers TIM_DMABURSTLENGTH_15TRANSFERS +#define TIM_DMABurstLength_16Transfers TIM_DMABURSTLENGTH_16TRANSFERS +#define TIM_DMABurstLength_17Transfers TIM_DMABURSTLENGTH_17TRANSFERS +#define TIM_DMABurstLength_18Transfers TIM_DMABURSTLENGTH_18TRANSFERS + +#if defined(STM32L0) +#define TIM22_TI1_GPIO1 TIM22_TI1_GPIO +#define TIM22_TI1_GPIO2 TIM22_TI1_GPIO +#endif + +#if defined(STM32F3) +#define IS_TIM_HALL_INTERFACE_INSTANCE IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE +#endif + +#if defined(STM32H7) +#define TIM_TIM1_ETR_COMP1_OUT TIM_TIM1_ETR_COMP1 +#define TIM_TIM1_ETR_COMP2_OUT TIM_TIM1_ETR_COMP2 +#define TIM_TIM8_ETR_COMP1_OUT TIM_TIM8_ETR_COMP1 +#define TIM_TIM8_ETR_COMP2_OUT TIM_TIM8_ETR_COMP2 +#define TIM_TIM2_ETR_COMP1_OUT TIM_TIM2_ETR_COMP1 +#define TIM_TIM2_ETR_COMP2_OUT TIM_TIM2_ETR_COMP2 +#define TIM_TIM3_ETR_COMP1_OUT TIM_TIM3_ETR_COMP1 +#define TIM_TIM1_TI1_COMP1_OUT TIM_TIM1_TI1_COMP1 +#define TIM_TIM8_TI1_COMP2_OUT TIM_TIM8_TI1_COMP2 +#define TIM_TIM2_TI4_COMP1_OUT TIM_TIM2_TI4_COMP1 +#define TIM_TIM2_TI4_COMP2_OUT TIM_TIM2_TI4_COMP2 +#define TIM_TIM2_TI4_COMP1COMP2_OUT TIM_TIM2_TI4_COMP1_COMP2 +#define TIM_TIM3_TI1_COMP1_OUT TIM_TIM3_TI1_COMP1 +#define TIM_TIM3_TI1_COMP2_OUT TIM_TIM3_TI1_COMP2 +#define TIM_TIM3_TI1_COMP1COMP2_OUT TIM_TIM3_TI1_COMP1_COMP2 +#endif + +/** + * @} + */ + +/** @defgroup HAL_TSC_Aliased_Defines HAL TSC Aliased Defines maintained for legacy purpose + * @{ + */ +#define TSC_SYNC_POL_FALL TSC_SYNC_POLARITY_FALLING +#define TSC_SYNC_POL_RISE_HIGH TSC_SYNC_POLARITY_RISING +/** + * @} + */ + +/** @defgroup HAL_UART_Aliased_Defines HAL UART Aliased Defines maintained for legacy purpose + * @{ + */ +#define UART_ONEBIT_SAMPLING_DISABLED UART_ONE_BIT_SAMPLE_DISABLE +#define UART_ONEBIT_SAMPLING_ENABLED UART_ONE_BIT_SAMPLE_ENABLE +#define UART_ONE_BIT_SAMPLE_DISABLED UART_ONE_BIT_SAMPLE_DISABLE +#define UART_ONE_BIT_SAMPLE_ENABLED UART_ONE_BIT_SAMPLE_ENABLE + +#define __HAL_UART_ONEBIT_ENABLE __HAL_UART_ONE_BIT_SAMPLE_ENABLE +#define __HAL_UART_ONEBIT_DISABLE __HAL_UART_ONE_BIT_SAMPLE_DISABLE + +#define __DIV_SAMPLING16 UART_DIV_SAMPLING16 +#define __DIVMANT_SAMPLING16 UART_DIVMANT_SAMPLING16 +#define __DIVFRAQ_SAMPLING16 UART_DIVFRAQ_SAMPLING16 +#define __UART_BRR_SAMPLING16 UART_BRR_SAMPLING16 + +#define __DIV_SAMPLING8 UART_DIV_SAMPLING8 +#define __DIVMANT_SAMPLING8 UART_DIVMANT_SAMPLING8 +#define __DIVFRAQ_SAMPLING8 UART_DIVFRAQ_SAMPLING8 +#define __UART_BRR_SAMPLING8 UART_BRR_SAMPLING8 + +#define __DIV_LPUART UART_DIV_LPUART + +#define UART_WAKEUPMETHODE_IDLELINE UART_WAKEUPMETHOD_IDLELINE +#define UART_WAKEUPMETHODE_ADDRESSMARK UART_WAKEUPMETHOD_ADDRESSMARK + +/** + * @} + */ + + +/** @defgroup HAL_USART_Aliased_Defines HAL USART Aliased Defines maintained for legacy purpose + * @{ + */ + +#define USART_CLOCK_DISABLED USART_CLOCK_DISABLE +#define USART_CLOCK_ENABLED USART_CLOCK_ENABLE + +#define USARTNACK_ENABLED USART_NACK_ENABLE +#define USARTNACK_DISABLED USART_NACK_DISABLE +/** + * @} + */ + +/** @defgroup HAL_WWDG_Aliased_Defines HAL WWDG Aliased Defines maintained for legacy purpose + * @{ + */ +#define CFR_BASE WWDG_CFR_BASE + +/** + * @} + */ + +/** @defgroup HAL_CAN_Aliased_Defines HAL CAN Aliased Defines maintained for legacy purpose + * @{ + */ +#define CAN_FilterFIFO0 CAN_FILTER_FIFO0 +#define CAN_FilterFIFO1 CAN_FILTER_FIFO1 +#define CAN_IT_RQCP0 CAN_IT_TME +#define CAN_IT_RQCP1 CAN_IT_TME +#define CAN_IT_RQCP2 CAN_IT_TME +#define INAK_TIMEOUT CAN_TIMEOUT_VALUE +#define SLAK_TIMEOUT CAN_TIMEOUT_VALUE +#define CAN_TXSTATUS_FAILED ((uint8_t)0x00U) +#define CAN_TXSTATUS_OK ((uint8_t)0x01U) +#define CAN_TXSTATUS_PENDING ((uint8_t)0x02U) + +/** + * @} + */ + +/** @defgroup HAL_ETH_Aliased_Defines HAL ETH Aliased Defines maintained for legacy purpose + * @{ + */ + +#define VLAN_TAG ETH_VLAN_TAG +#define MIN_ETH_PAYLOAD ETH_MIN_ETH_PAYLOAD +#define MAX_ETH_PAYLOAD ETH_MAX_ETH_PAYLOAD +#define JUMBO_FRAME_PAYLOAD ETH_JUMBO_FRAME_PAYLOAD +#define MACMIIAR_CR_MASK ETH_MACMIIAR_CR_MASK +#define MACCR_CLEAR_MASK ETH_MACCR_CLEAR_MASK +#define MACFCR_CLEAR_MASK ETH_MACFCR_CLEAR_MASK +#define DMAOMR_CLEAR_MASK ETH_DMAOMR_CLEAR_MASK + +#define ETH_MMCCR 0x00000100U +#define ETH_MMCRIR 0x00000104U +#define ETH_MMCTIR 0x00000108U +#define ETH_MMCRIMR 0x0000010CU +#define ETH_MMCTIMR 0x00000110U +#define ETH_MMCTGFSCCR 0x0000014CU +#define ETH_MMCTGFMSCCR 0x00000150U +#define ETH_MMCTGFCR 0x00000168U +#define ETH_MMCRFCECR 0x00000194U +#define ETH_MMCRFAECR 0x00000198U +#define ETH_MMCRGUFCR 0x000001C4U + +#define ETH_MAC_TXFIFO_FULL 0x02000000U /* Tx FIFO full */ +#define ETH_MAC_TXFIFONOT_EMPTY 0x01000000U /* Tx FIFO not empty */ +#define ETH_MAC_TXFIFO_WRITE_ACTIVE 0x00400000U /* Tx FIFO write active */ +#define ETH_MAC_TXFIFO_IDLE 0x00000000U /* Tx FIFO read status: Idle */ +#define ETH_MAC_TXFIFO_READ 0x00100000U /* Tx FIFO read status: Read (transferring data to the MAC transmitter) */ +#define ETH_MAC_TXFIFO_WAITING 0x00200000U /* Tx FIFO read status: Waiting for TxStatus from MAC transmitter */ +#define ETH_MAC_TXFIFO_WRITING 0x00300000U /* Tx FIFO read status: Writing the received TxStatus or flushing the TxFIFO */ +#define ETH_MAC_TRANSMISSION_PAUSE 0x00080000U /* MAC transmitter in pause */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE 0x00000000U /* MAC transmit frame controller: Idle */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING 0x00020000U /* MAC transmit frame controller: Waiting for Status of previous frame or IFG/backoff period to be over */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U /* MAC transmit frame controller: Generating and transmitting a Pause control frame (in full duplex mode) */ +#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING 0x00060000U /* MAC transmit frame controller: Transferring input frame for transmission */ +#define ETH_MAC_MII_TRANSMIT_ACTIVE 0x00010000U /* MAC MII transmit engine active */ +#define ETH_MAC_RXFIFO_EMPTY 0x00000000U /* Rx FIFO fill level: empty */ +#define ETH_MAC_RXFIFO_BELOW_THRESHOLD 0x00000100U /* Rx FIFO fill level: fill-level below flow-control de-activate threshold */ +#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD 0x00000200U /* Rx FIFO fill level: fill-level above flow-control activate threshold */ +#define ETH_MAC_RXFIFO_FULL 0x00000300U /* Rx FIFO fill level: full */ +#if defined(STM32F1) +#else +#define ETH_MAC_READCONTROLLER_IDLE 0x00000000U /* Rx FIFO read controller IDLE state */ +#define ETH_MAC_READCONTROLLER_READING_DATA 0x00000020U /* Rx FIFO read controller Reading frame data */ +#define ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U /* Rx FIFO read controller Reading frame status (or time-stamp) */ +#endif +#define ETH_MAC_READCONTROLLER_FLUSHING 0x00000060U /* Rx FIFO read controller Flushing the frame data and status */ +#define ETH_MAC_RXFIFO_WRITE_ACTIVE 0x00000010U /* Rx FIFO write controller active */ +#define ETH_MAC_SMALL_FIFO_NOTACTIVE 0x00000000U /* MAC small FIFO read / write controllers not active */ +#define ETH_MAC_SMALL_FIFO_READ_ACTIVE 0x00000002U /* MAC small FIFO read controller active */ +#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE 0x00000004U /* MAC small FIFO write controller active */ +#define ETH_MAC_SMALL_FIFO_RW_ACTIVE 0x00000006U /* MAC small FIFO read / write controllers active */ +#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE 0x00000001U /* MAC MII receive protocol engine active */ + +/** + * @} + */ + +/** @defgroup HAL_DCMI_Aliased_Defines HAL DCMI Aliased Defines maintained for legacy purpose + * @{ + */ +#define HAL_DCMI_ERROR_OVF HAL_DCMI_ERROR_OVR +#define DCMI_IT_OVF DCMI_IT_OVR +#define DCMI_FLAG_OVFRI DCMI_FLAG_OVRRI +#define DCMI_FLAG_OVFMI DCMI_FLAG_OVRMI + +#define HAL_DCMI_ConfigCROP HAL_DCMI_ConfigCrop +#define HAL_DCMI_EnableCROP HAL_DCMI_EnableCrop +#define HAL_DCMI_DisableCROP HAL_DCMI_DisableCrop + +/** + * @} + */ + +#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \ + || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) \ + || defined(STM32H7) +/** @defgroup HAL_DMA2D_Aliased_Defines HAL DMA2D Aliased Defines maintained for legacy purpose + * @{ + */ +#define DMA2D_ARGB8888 DMA2D_OUTPUT_ARGB8888 +#define DMA2D_RGB888 DMA2D_OUTPUT_RGB888 +#define DMA2D_RGB565 DMA2D_OUTPUT_RGB565 +#define DMA2D_ARGB1555 DMA2D_OUTPUT_ARGB1555 +#define DMA2D_ARGB4444 DMA2D_OUTPUT_ARGB4444 + +#define CM_ARGB8888 DMA2D_INPUT_ARGB8888 +#define CM_RGB888 DMA2D_INPUT_RGB888 +#define CM_RGB565 DMA2D_INPUT_RGB565 +#define CM_ARGB1555 DMA2D_INPUT_ARGB1555 +#define CM_ARGB4444 DMA2D_INPUT_ARGB4444 +#define CM_L8 DMA2D_INPUT_L8 +#define CM_AL44 DMA2D_INPUT_AL44 +#define CM_AL88 DMA2D_INPUT_AL88 +#define CM_L4 DMA2D_INPUT_L4 +#define CM_A8 DMA2D_INPUT_A8 +#define CM_A4 DMA2D_INPUT_A4 +/** + * @} + */ +#endif /* STM32L4 || STM32F7 || STM32F4 || STM32H7 */ + +/** @defgroup HAL_PPP_Aliased_Defines HAL PPP Aliased Defines maintained for legacy purpose + * @{ + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup HAL_CRYP_Aliased_Functions HAL CRYP Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_CRYP_ComputationCpltCallback HAL_CRYPEx_ComputationCpltCallback +/** + * @} + */ + +/** @defgroup HAL_HASH_Aliased_Functions HAL HASH Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_HASH_STATETypeDef HAL_HASH_StateTypeDef +#define HAL_HASHPhaseTypeDef HAL_HASH_PhaseTypeDef +#define HAL_HMAC_MD5_Finish HAL_HASH_MD5_Finish +#define HAL_HMAC_SHA1_Finish HAL_HASH_SHA1_Finish +#define HAL_HMAC_SHA224_Finish HAL_HASH_SHA224_Finish +#define HAL_HMAC_SHA256_Finish HAL_HASH_SHA256_Finish + +/*HASH Algorithm Selection*/ + +#define HASH_AlgoSelection_SHA1 HASH_ALGOSELECTION_SHA1 +#define HASH_AlgoSelection_SHA224 HASH_ALGOSELECTION_SHA224 +#define HASH_AlgoSelection_SHA256 HASH_ALGOSELECTION_SHA256 +#define HASH_AlgoSelection_MD5 HASH_ALGOSELECTION_MD5 + +#define HASH_AlgoMode_HASH HASH_ALGOMODE_HASH +#define HASH_AlgoMode_HMAC HASH_ALGOMODE_HMAC + +#define HASH_HMACKeyType_ShortKey HASH_HMAC_KEYTYPE_SHORTKEY +#define HASH_HMACKeyType_LongKey HASH_HMAC_KEYTYPE_LONGKEY + +#if defined(STM32L4) || defined(STM32L5) || defined(STM32F4) || defined(STM32F7) || defined(STM32H7) + +#define HAL_HASH_MD5_Accumulate HAL_HASH_MD5_Accmlt +#define HAL_HASH_MD5_Accumulate_End HAL_HASH_MD5_Accmlt_End +#define HAL_HASH_MD5_Accumulate_IT HAL_HASH_MD5_Accmlt_IT +#define HAL_HASH_MD5_Accumulate_End_IT HAL_HASH_MD5_Accmlt_End_IT + +#define HAL_HASH_SHA1_Accumulate HAL_HASH_SHA1_Accmlt +#define HAL_HASH_SHA1_Accumulate_End HAL_HASH_SHA1_Accmlt_End +#define HAL_HASH_SHA1_Accumulate_IT HAL_HASH_SHA1_Accmlt_IT +#define HAL_HASH_SHA1_Accumulate_End_IT HAL_HASH_SHA1_Accmlt_End_IT + +#define HAL_HASHEx_SHA224_Accumulate HAL_HASHEx_SHA224_Accmlt +#define HAL_HASHEx_SHA224_Accumulate_End HAL_HASHEx_SHA224_Accmlt_End +#define HAL_HASHEx_SHA224_Accumulate_IT HAL_HASHEx_SHA224_Accmlt_IT +#define HAL_HASHEx_SHA224_Accumulate_End_IT HAL_HASHEx_SHA224_Accmlt_End_IT + +#define HAL_HASHEx_SHA256_Accumulate HAL_HASHEx_SHA256_Accmlt +#define HAL_HASHEx_SHA256_Accumulate_End HAL_HASHEx_SHA256_Accmlt_End +#define HAL_HASHEx_SHA256_Accumulate_IT HAL_HASHEx_SHA256_Accmlt_IT +#define HAL_HASHEx_SHA256_Accumulate_End_IT HAL_HASHEx_SHA256_Accmlt_End_IT + +#endif /* STM32L4 || STM32L5 || STM32F4 || STM32F7 || STM32H7 */ +/** + * @} + */ + +/** @defgroup HAL_Aliased_Functions HAL Generic Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode +#define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode +#define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode +#define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode +#define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode +#define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode +#define HAL_DBG_LowPowerConfig(Periph, cmd) (((cmd)==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph)) +#define HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelect +#define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT()) +#if defined(STM32L0) +#else +#define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT()) +#endif +#define HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT()) +#define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor()) +#if defined(STM32H7A3xx) || defined(STM32H7B3xx) || defined(STM32H7B0xx) || defined(STM32H7A3xxQ) || defined(STM32H7B3xxQ) || defined(STM32H7B0xxQ) +#define HAL_EnableSRDomainDBGStopMode HAL_EnableDomain3DBGStopMode +#define HAL_DisableSRDomainDBGStopMode HAL_DisableDomain3DBGStopMode +#define HAL_EnableSRDomainDBGStandbyMode HAL_EnableDomain3DBGStandbyMode +#define HAL_DisableSRDomainDBGStandbyMode HAL_DisableDomain3DBGStandbyMode +#endif /* STM32H7A3xx || STM32H7B3xx || STM32H7B0xx || STM32H7A3xxQ || STM32H7B3xxQ || STM32H7B0xxQ */ + +/** + * @} + */ + +/** @defgroup HAL_FLASH_Aliased_Functions HAL FLASH Aliased Functions maintained for legacy purpose + * @{ + */ +#define FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram +#define FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown +#define FLASH_DisableRunPowerDown HAL_FLASHEx_DisableRunPowerDown +#define HAL_DATA_EEPROMEx_Unlock HAL_FLASHEx_DATAEEPROM_Unlock +#define HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock +#define HAL_DATA_EEPROMEx_Erase HAL_FLASHEx_DATAEEPROM_Erase +#define HAL_DATA_EEPROMEx_Program HAL_FLASHEx_DATAEEPROM_Program + + /** + * @} + */ + +/** @defgroup HAL_I2C_Aliased_Functions HAL I2C Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_I2CEx_AnalogFilter_Config HAL_I2CEx_ConfigAnalogFilter +#define HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilter +#define HAL_FMPI2CEx_AnalogFilter_Config HAL_FMPI2CEx_ConfigAnalogFilter +#define HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter + +#define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus, cmd) (((cmd)==ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus)) + +#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4) +#define HAL_I2C_Master_Sequential_Transmit_IT HAL_I2C_Master_Seq_Transmit_IT +#define HAL_I2C_Master_Sequential_Receive_IT HAL_I2C_Master_Seq_Receive_IT +#define HAL_I2C_Slave_Sequential_Transmit_IT HAL_I2C_Slave_Seq_Transmit_IT +#define HAL_I2C_Slave_Sequential_Receive_IT HAL_I2C_Slave_Seq_Receive_IT +#endif /* STM32H7 || STM32WB || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 */ +#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4) +#define HAL_I2C_Master_Sequential_Transmit_DMA HAL_I2C_Master_Seq_Transmit_DMA +#define HAL_I2C_Master_Sequential_Receive_DMA HAL_I2C_Master_Seq_Receive_DMA +#define HAL_I2C_Slave_Sequential_Transmit_DMA HAL_I2C_Slave_Seq_Transmit_DMA +#define HAL_I2C_Slave_Sequential_Receive_DMA HAL_I2C_Slave_Seq_Receive_DMA +#endif /* STM32H7 || STM32WB || STM32G0 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 */ + +#if defined(STM32F4) +#define HAL_FMPI2C_Master_Sequential_Transmit_IT HAL_FMPI2C_Master_Seq_Transmit_IT +#define HAL_FMPI2C_Master_Sequential_Receive_IT HAL_FMPI2C_Master_Seq_Receive_IT +#define HAL_FMPI2C_Slave_Sequential_Transmit_IT HAL_FMPI2C_Slave_Seq_Transmit_IT +#define HAL_FMPI2C_Slave_Sequential_Receive_IT HAL_FMPI2C_Slave_Seq_Receive_IT +#define HAL_FMPI2C_Master_Sequential_Transmit_DMA HAL_FMPI2C_Master_Seq_Transmit_DMA +#define HAL_FMPI2C_Master_Sequential_Receive_DMA HAL_FMPI2C_Master_Seq_Receive_DMA +#define HAL_FMPI2C_Slave_Sequential_Transmit_DMA HAL_FMPI2C_Slave_Seq_Transmit_DMA +#define HAL_FMPI2C_Slave_Sequential_Receive_DMA HAL_FMPI2C_Slave_Seq_Receive_DMA +#endif /* STM32F4 */ + /** + * @} + */ + +/** @defgroup HAL_PWR_Aliased HAL PWR Aliased maintained for legacy purpose + * @{ + */ + +#if defined(STM32G0) +#define HAL_PWR_ConfigPVD HAL_PWREx_ConfigPVD +#define HAL_PWR_EnablePVD HAL_PWREx_EnablePVD +#define HAL_PWR_DisablePVD HAL_PWREx_DisablePVD +#define HAL_PWR_PVD_IRQHandler HAL_PWREx_PVD_IRQHandler +#endif +#define HAL_PWR_PVDConfig HAL_PWR_ConfigPVD +#define HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg +#define HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown +#define HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitor +#define HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpReg +#define HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown +#define HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor +#define HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler +#define HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVD +#define HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandler +#define HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback +#define HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive +#define HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive +#define HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC +#define HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADC +#define HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM + +#define PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL +#define PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING +#define PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLING +#define PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING +#define PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING +#define PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING +#define PWR_MODE_EVENT_RISING_FALLING PWR_PVD_MODE_EVENT_RISING_FALLING + +#define CR_OFFSET_BB PWR_CR_OFFSET_BB +#define CSR_OFFSET_BB PWR_CSR_OFFSET_BB +#define PMODE_BIT_NUMBER VOS_BIT_NUMBER +#define CR_PMODE_BB CR_VOS_BB + +#define DBP_BitNumber DBP_BIT_NUMBER +#define PVDE_BitNumber PVDE_BIT_NUMBER +#define PMODE_BitNumber PMODE_BIT_NUMBER +#define EWUP_BitNumber EWUP_BIT_NUMBER +#define FPDS_BitNumber FPDS_BIT_NUMBER +#define ODEN_BitNumber ODEN_BIT_NUMBER +#define ODSWEN_BitNumber ODSWEN_BIT_NUMBER +#define MRLVDS_BitNumber MRLVDS_BIT_NUMBER +#define LPLVDS_BitNumber LPLVDS_BIT_NUMBER +#define BRE_BitNumber BRE_BIT_NUMBER + +#define PWR_MODE_EVT PWR_PVD_MODE_NORMAL + + /** + * @} + */ + +/** @defgroup HAL_SMBUS_Aliased_Functions HAL SMBUS Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_IT +#define HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback +#define HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback +/** + * @} + */ + +/** @defgroup HAL_SPI_Aliased_Functions HAL SPI Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFifo +/** + * @} + */ + +/** @defgroup HAL_TIM_Aliased_Functions HAL TIM Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt +#define HAL_TIM_DMAError TIM_DMAError +#define HAL_TIM_DMACaptureCplt TIM_DMACaptureCplt +#define HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt +#if defined(STM32H7) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4) +#define HAL_TIM_SlaveConfigSynchronization HAL_TIM_SlaveConfigSynchro +#define HAL_TIM_SlaveConfigSynchronization_IT HAL_TIM_SlaveConfigSynchro_IT +#define HAL_TIMEx_CommutationCallback HAL_TIMEx_CommutCallback +#define HAL_TIMEx_ConfigCommutationEvent HAL_TIMEx_ConfigCommutEvent +#define HAL_TIMEx_ConfigCommutationEvent_IT HAL_TIMEx_ConfigCommutEvent_IT +#define HAL_TIMEx_ConfigCommutationEvent_DMA HAL_TIMEx_ConfigCommutEvent_DMA +#endif /* STM32H7 || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 */ +/** + * @} + */ + +/** @defgroup HAL_UART_Aliased_Functions HAL UART Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback +/** + * @} + */ + +/** @defgroup HAL_LTDC_Aliased_Functions HAL LTDC Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback +#define HAL_LTDC_Relaod HAL_LTDC_Reload +#define HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig +#define HAL_LTDC_StructInitFromAdaptedCommandConfig HAL_LTDCEx_StructInitFromAdaptedCommandConfig +/** + * @} + */ + + +/** @defgroup HAL_PPP_Aliased_Functions HAL PPP Aliased Functions maintained for legacy purpose + * @{ + */ + +/** + * @} + */ + +/* Exported macros ------------------------------------------------------------*/ + +/** @defgroup HAL_AES_Aliased_Macros HAL CRYP Aliased Macros maintained for legacy purpose + * @{ + */ +#define AES_IT_CC CRYP_IT_CC +#define AES_IT_ERR CRYP_IT_ERR +#define AES_FLAG_CCF CRYP_FLAG_CCF +/** + * @} + */ + +/** @defgroup HAL_Aliased_Macros HAL Generic Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODE +#define __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH +#define __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH +#define __HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAM +#define __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC +#define __HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM +#define __HAL_REMAPMEMORY_FSMC __HAL_SYSCFG_REMAPMEMORY_FSMC +#define __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI +#define __HAL_FMC_BANK __HAL_SYSCFG_FMC_BANK +#define __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG +#define __HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAG +#define __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE +#define __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE +#define __HAL_SYSCFG_SRAM2_WRP_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE + +#define SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY +#define SYSCFG_FLAG_RC48 RCC_FLAG_HSI48 +#define IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS +#define UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER +#define CMP_PD_BitNumber CMP_PD_BIT_NUMBER + +/** + * @} + */ + + +/** @defgroup HAL_ADC_Aliased_Macros HAL ADC Aliased Macros maintained for legacy purpose + * @{ + */ +#define __ADC_ENABLE __HAL_ADC_ENABLE +#define __ADC_DISABLE __HAL_ADC_DISABLE +#define __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS +#define __HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONS +#define __HAL_ADC_IS_ENABLED ADC_IS_ENABLE +#define __ADC_IS_ENABLED ADC_IS_ENABLE +#define __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR +#define __HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTED +#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED +#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR ADC_IS_CONVERSION_ONGOING_REGULAR +#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED +#define __HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOING +#define __HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODE + +#define __HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTION +#define __HAL_ADC_JSQR_RK ADC_JSQR_RK +#define __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT +#define __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR +#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION ADC_CFGR_INJECT_AUTO_CONVERSION +#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUE +#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS ADC_CFGR_INJECT_DISCCONTINUOUS +#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUS +#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM +#define __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT +#define __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS +#define __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN +#define __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ +#define __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET +#define __HAL_ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_SET +#define __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL +#define __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL +#define __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET +#define __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET +#define __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD + +#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTION +#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTION +#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION +#define __HAL_ADC_COMMON_REGISTER ADC_COMMON_REGISTER +#define __HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTI +#define __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE +#define __ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE +#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER +#define __HAL_ADC_COMMON_ADC_OTHER ADC_COMMON_ADC_OTHER +#define __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE + +#define __HAL_ADC_SQR1_L ADC_SQR1_L_SHIFT +#define __HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFT +#define __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL +#define __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM +#define __HAL_ADC_CR1_SCAN ADC_CR1_SCAN_SET +#define __HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGE +#define __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE +#define __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER + +#define __HAL_ADC_SQR1 ADC_SQR1 +#define __HAL_ADC_SMPR1 ADC_SMPR1 +#define __HAL_ADC_SMPR2 ADC_SMPR2 +#define __HAL_ADC_SQR3_RK ADC_SQR3_RK +#define __HAL_ADC_SQR2_RK ADC_SQR2_RK +#define __HAL_ADC_SQR1_RK ADC_SQR1_RK +#define __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS +#define __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS +#define __HAL_ADC_CR1_SCANCONV ADC_CR1_SCANCONV +#define __HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelection +#define __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq +#define __HAL_ADC_JSQR ADC_JSQR + +#define __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL +#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUS +#define __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF +#define __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT +#define __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS +#define __HAL_ADC_CFGR1_OVERRUN ADC_CFGR1_OVERRUN +#define __HAL_ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR +#define __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ + +/** + * @} + */ + +/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT +#define __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT +#define __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT +#define IS_DAC_GENERATE_WAVE IS_DAC_WAVE + +/** + * @} + */ + +/** @defgroup HAL_DBGMCU_Aliased_Macros HAL DBGMCU Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1 +#define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1 +#define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2 +#define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2 +#define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3 +#define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3 +#define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4 +#define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4 +#define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5 +#define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5 +#define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6 +#define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6 +#define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7 +#define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7 +#define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8 +#define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8 + +#define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9 +#define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9 +#define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10 +#define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10 +#define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11 +#define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11 +#define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12 +#define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12 +#define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13 +#define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13 +#define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14 +#define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14 +#define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2 +#define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2 + + +#define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15 +#define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15 +#define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16 +#define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16 +#define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17 +#define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17 +#define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC +#define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC +#if defined(STM32H7) + #define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG1 + #define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UnFreeze_WWDG1 + #define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG1 + #define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UnFreeze_IWDG1 +#else + #define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG + #define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG + #define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG + #define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG +#endif /* STM32H7 */ +#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT +#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT +#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT +#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT +#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT +#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT +#define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1 +#define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1 +#define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1 +#define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1 +#define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2 +#define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2 + +/** + * @} + */ + +/** @defgroup HAL_COMP_Aliased_Macros HAL COMP Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined(STM32F3) +#define COMP_START __HAL_COMP_ENABLE +#define COMP_STOP __HAL_COMP_DISABLE +#define COMP_LOCK __HAL_COMP_LOCK + +#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP6_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP6_EXTI_CLEAR_FLAG()) +# endif +# if defined(STM32F302xE) || defined(STM32F302xC) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP6_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP6_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP6_EXTI_CLEAR_FLAG()) +# endif +# if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP7_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_IT() : \ + ((__EXTILINE__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP7_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_GET_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP7_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() : \ + ((__FLAG__) == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP7_EXTI_CLEAR_FLAG()) +# endif +# if defined(STM32F373xC) ||defined(STM32F378xx) +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP2_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) +# endif +#else +#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE()) +#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_ENABLE_IT()) +#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \ + __HAL_COMP_COMP2_EXTI_DISABLE_IT()) +#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \ + __HAL_COMP_COMP2_EXTI_GET_FLAG()) +#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \ + __HAL_COMP_COMP2_EXTI_CLEAR_FLAG()) +#endif + +#define __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE + +#if defined(STM32L0) || defined(STM32L4) +/* Note: On these STM32 families, the only argument of this macro */ +/* is COMP_FLAG_LOCK. */ +/* This macro is replaced by __HAL_COMP_IS_LOCKED with only HAL handle */ +/* argument. */ +#define __HAL_COMP_GET_FLAG(__HANDLE__, __FLAG__) (__HAL_COMP_IS_LOCKED(__HANDLE__)) +#endif +/** + * @} + */ + +#if defined(STM32L0) || defined(STM32L4) +/** @defgroup HAL_COMP_Aliased_Functions HAL COMP Aliased Functions maintained for legacy purpose + * @{ + */ +#define HAL_COMP_Start_IT HAL_COMP_Start /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */ +#define HAL_COMP_Stop_IT HAL_COMP_Stop /* Function considered as legacy as EXTI event or IT configuration is done into HAL_COMP_Init() */ +/** + * @} + */ +#endif + +/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose + * @{ + */ + +#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || \ + ((WAVE) == DAC_WAVE_NOISE)|| \ + ((WAVE) == DAC_WAVE_TRIANGLE)) + +/** + * @} + */ + +/** @defgroup HAL_FLASH_Aliased_Macros HAL FLASH Aliased Macros maintained for legacy purpose + * @{ + */ + +#define IS_WRPAREA IS_OB_WRPAREA +#define IS_TYPEPROGRAM IS_FLASH_TYPEPROGRAM +#define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM +#define IS_TYPEERASE IS_FLASH_TYPEERASE +#define IS_NBSECTORS IS_FLASH_NBSECTORS +#define IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE + +/** + * @} + */ + +/** @defgroup HAL_I2C_Aliased_Macros HAL I2C Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_I2C_RESET_CR2 I2C_RESET_CR2 +#define __HAL_I2C_GENERATE_START I2C_GENERATE_START +#if defined(STM32F1) +#define __HAL_I2C_FREQ_RANGE I2C_FREQRANGE +#else +#define __HAL_I2C_FREQ_RANGE I2C_FREQ_RANGE +#endif /* STM32F1 */ +#define __HAL_I2C_RISE_TIME I2C_RISE_TIME +#define __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD +#define __HAL_I2C_SPEED_FAST I2C_SPEED_FAST +#define __HAL_I2C_SPEED I2C_SPEED +#define __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE +#define __HAL_I2C_7BIT_ADD_READ I2C_7BIT_ADD_READ +#define __HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESS +#define __HAL_I2C_10BIT_HEADER_WRITE I2C_10BIT_HEADER_WRITE +#define __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ +#define __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB +#define __HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSB +#define __HAL_I2C_FREQRANGE I2C_FREQRANGE +/** + * @} + */ + +/** @defgroup HAL_I2S_Aliased_Macros HAL I2S Aliased Macros maintained for legacy purpose + * @{ + */ + +#define IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE +#define IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXT + +#if defined(STM32H7) + #define __HAL_I2S_CLEAR_FREFLAG __HAL_I2S_CLEAR_TIFREFLAG +#endif + +/** + * @} + */ + +/** @defgroup HAL_IRDA_Aliased_Macros HAL IRDA Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __IRDA_DISABLE __HAL_IRDA_DISABLE +#define __IRDA_ENABLE __HAL_IRDA_ENABLE + +#define __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE +#define __HAL_IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION +#define __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE +#define __IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION + +#define IS_IRDA_ONEBIT_SAMPLE IS_IRDA_ONE_BIT_SAMPLE + + +/** + * @} + */ + + +/** @defgroup HAL_IWDG_Aliased_Macros HAL IWDG Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS +#define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS +/** + * @} + */ + + +/** @defgroup HAL_LPTIM_Aliased_Macros HAL LPTIM Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT +#define __HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_IT +#define __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE + +/** + * @} + */ + + +/** @defgroup HAL_OPAMP_Aliased_Macros HAL OPAMP Aliased Macros maintained for legacy purpose + * @{ + */ +#define __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD +#define __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX +#define __OPAMP_CSR_S4SELX OPAMP_CSR_S4SELX +#define __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX +#define __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX +#define __OPAMP_CSR_OPAXCAL_L OPAMP_CSR_OPAXCAL_L +#define __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H +#define __OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPM +#define __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES +#define __OPAMP_CSR_ANAWSELX OPAMP_CSR_ANAWSELX +#define __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT +#define __OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITION +#define __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET + +/** + * @} + */ + + +/** @defgroup HAL_PWR_Aliased_Macros HAL PWR Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT +#define __HAL_PVD_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT +#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE +#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE +#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE +#define __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE +#define __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE +#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE +#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE +#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE +#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE +#define __HAL_PWR_INTERNALWAKEUP_DISABLE HAL_PWREx_DisableInternalWakeUpLine +#define __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine +#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig +#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfig +#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0) +#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT +#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT +#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE +#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE +#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE +#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE +#define __HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2();HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0) +#define __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2();HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0) +#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention +#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE HAL_PWREx_EnableSRAM2ContentRetention +#define __HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2 +#define __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2 +#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE +#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE +#define __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB +#define __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB + +#if defined (STM32F4) +#define __HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_ENABLE_IT() +#define __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_DISABLE_IT() +#define __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GET_FLAG() +#define __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_CLEAR_FLAG() +#define __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD) __HAL_PWR_PVD_EXTI_GENERATE_SWIT() +#else +#define __HAL_PVD_EXTI_CLEAR_FLAG __HAL_PWR_PVD_EXTI_CLEAR_FLAG +#define __HAL_PVD_EXTI_DISABLE_IT __HAL_PWR_PVD_EXTI_DISABLE_IT +#define __HAL_PVD_EXTI_ENABLE_IT __HAL_PWR_PVD_EXTI_ENABLE_IT +#define __HAL_PVD_EXTI_GENERATE_SWIT __HAL_PWR_PVD_EXTI_GENERATE_SWIT +#define __HAL_PVD_EXTI_GET_FLAG __HAL_PWR_PVD_EXTI_GET_FLAG +#endif /* STM32F4 */ +/** + * @} + */ + + +/** @defgroup HAL_RCC_Aliased HAL RCC Aliased maintained for legacy purpose + * @{ + */ + +#define RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI +#define RCC_StopWakeUpClock_HSI RCC_STOP_WAKEUPCLOCK_HSI + +#define HAL_RCC_CCSCallback HAL_RCC_CSSCallback +#define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT()) + +#define __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE +#define __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE +#define __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE +#define __ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLE +#define __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET +#define __ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESET +#define __ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLE +#define __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE +#define __ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESET +#define __ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESET +#define __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE +#define __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE +#define __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE +#define __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE +#define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET +#define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET +#define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE +#define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE +#define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET +#define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET +#define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE +#define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE +#define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE +#define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE +#define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET +#define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET +#define __CRYP_CLK_SLEEP_ENABLE __HAL_RCC_CRYP_CLK_SLEEP_ENABLE +#define __CRYP_CLK_SLEEP_DISABLE __HAL_RCC_CRYP_CLK_SLEEP_DISABLE +#define __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE +#define __CRYP_CLK_DISABLE __HAL_RCC_CRYP_CLK_DISABLE +#define __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET +#define __CRYP_RELEASE_RESET __HAL_RCC_CRYP_RELEASE_RESET +#define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE +#define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE +#define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET +#define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET +#define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET +#define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET +#define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET +#define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET +#define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET +#define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET +#define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET +#define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET +#define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET +#define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET +#define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET +#define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET +#define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE +#define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE +#define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET +#define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET +#define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE +#define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE +#define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE +#define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE +#define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET +#define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET +#define __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE +#define __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE +#define __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET +#define __CAN_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET +#define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE +#define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE +#define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET +#define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET +#define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE +#define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE +#define __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE +#define __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE +#define __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET +#define __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET +#define __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE +#define __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE +#define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET +#define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET +#define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE +#define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE +#define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE +#define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE +#define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET +#define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET +#define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE +#define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE +#define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET +#define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET +#define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE +#define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE +#define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE +#define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE +#define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET +#define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET +#define __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE +#define __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE +#define __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET +#define __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET +#define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE +#define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE +#define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE +#define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE +#define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET +#define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET +#define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE +#define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE +#define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE +#define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE +#define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET +#define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET +#define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE +#define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE +#define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE +#define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE +#define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET +#define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET +#define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE +#define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE +#define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET +#define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET +#define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE +#define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE +#define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE +#define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE +#define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE +#define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE +#define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE +#define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE +#define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE +#define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE +#define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET +#define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET +#define __FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLE +#define __FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLE +#define __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET +#define __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET +#define __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE +#define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE +#define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE +#define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE +#define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE +#define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE +#define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET +#define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET +#define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE +#define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE +#define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE +#define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE +#define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE +#define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE +#define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET +#define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET +#define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE +#define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE +#define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE +#define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE +#define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET +#define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET +#define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE +#define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE +#define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE +#define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE +#define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET +#define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET +#define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE +#define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE +#define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE +#define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE +#define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET +#define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET +#define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE +#define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE +#define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE +#define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE +#define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET +#define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET +#define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE +#define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE +#define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE +#define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE +#define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET +#define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET +#define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE +#define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE +#define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE +#define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE +#define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET +#define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET +#define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE +#define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE +#define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE +#define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE +#define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET +#define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET +#define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE +#define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE +#define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE +#define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE +#define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET +#define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET +#define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE +#define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE +#define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE +#define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE +#define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET +#define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET +#define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE +#define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE +#define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE +#define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE +#define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET +#define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET +#define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE +#define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE +#define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE +#define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE +#define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET +#define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET +#define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE +#define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE +#define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE +#define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE +#define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET +#define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET +#define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE +#define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE +#define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE +#define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE +#define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET +#define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET +#define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE +#define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE +#define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE +#define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE +#define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET +#define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET +#define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE +#define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE +#define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE +#define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE +#define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET +#define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET +#define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE +#define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE +#define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE +#define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE +#define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET +#define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET +#define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE +#define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE +#define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE +#define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE +#define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET +#define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET +#define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE +#define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE +#define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE +#define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE +#define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET +#define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET + +#if defined(STM32WB) +#define __HAL_RCC_QSPI_CLK_DISABLE __HAL_RCC_QUADSPI_CLK_DISABLE +#define __HAL_RCC_QSPI_CLK_ENABLE __HAL_RCC_QUADSPI_CLK_ENABLE +#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QUADSPI_CLK_SLEEP_DISABLE +#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QUADSPI_CLK_SLEEP_ENABLE +#define __HAL_RCC_QSPI_FORCE_RESET __HAL_RCC_QUADSPI_FORCE_RESET +#define __HAL_RCC_QSPI_RELEASE_RESET __HAL_RCC_QUADSPI_RELEASE_RESET +#define __HAL_RCC_QSPI_IS_CLK_ENABLED __HAL_RCC_QUADSPI_IS_CLK_ENABLED +#define __HAL_RCC_QSPI_IS_CLK_DISABLED __HAL_RCC_QUADSPI_IS_CLK_DISABLED +#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_QUADSPI_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_QUADSPI_IS_CLK_SLEEP_DISABLED +#define QSPI_IRQHandler QUADSPI_IRQHandler +#endif /* __HAL_RCC_QUADSPI_CLK_ENABLE */ + +#define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE +#define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE +#define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE +#define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE +#define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET +#define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET +#define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE +#define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE +#define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE +#define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE +#define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET +#define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET +#define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE +#define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE +#define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE +#define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE +#define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET +#define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET +#define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE +#define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE +#define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE +#define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE +#define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE +#define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE +#define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET +#define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET +#define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE +#define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE +#define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE +#define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE +#define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET +#define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET +#define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE +#define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE +#define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE +#define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE +#define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET +#define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET +#define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE +#define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE +#define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE +#define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE +#define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET +#define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET +#define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE +#define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE +#define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE +#define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE +#define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE +#define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE +#define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE +#define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE +#define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE +#define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE +#define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET +#define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET +#define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE +#define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE +#define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE +#define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE +#define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET +#define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET +#define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE +#define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE +#define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE +#define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE +#define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET +#define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET +#define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE +#define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE +#define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET +#define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET +#define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE +#define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE +#define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET +#define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET +#define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE +#define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE +#define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET +#define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET +#define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE +#define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE +#define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET +#define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET +#define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE +#define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE +#define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET +#define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET +#define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE +#define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE +#define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE +#define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE +#define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET +#define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET +#define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE +#define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE +#define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE +#define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE +#define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET +#define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET +#define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE +#define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE +#define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE +#define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE +#define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET +#define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET +#define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE +#define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE +#define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE +#define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE +#define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET +#define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET +#define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE +#define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE +#define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE +#define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE +#define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET +#define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET +#define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE +#define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE +#define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE +#define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE +#define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET +#define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET +#define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE +#define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE +#define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE +#define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE +#define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET +#define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET +#define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE +#define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE +#define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE +#define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE +#define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET +#define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET +#define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE +#define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE +#define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE +#define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE +#define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET +#define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET +#define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE +#define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE +#define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE +#define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE +#define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET +#define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET +#define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE +#define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE +#define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET +#define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET +#define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE +#define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE +#define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE +#define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE +#define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET +#define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET +#define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE +#define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE +#define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE +#define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE +#define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET +#define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET +#define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE +#define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE +#define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE +#define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE +#define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET +#define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET +#define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE +#define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE +#define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE +#define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE +#define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET +#define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET +#define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE +#define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE +#define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE +#define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE +#define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET +#define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET +#define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE +#define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE +#define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE +#define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE +#define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET +#define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET +#define __USART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE +#define __USART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE +#define __USART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE +#define __USART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE +#define __USART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET +#define __USART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET +#define __USART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE +#define __USART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE +#define __USART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE +#define __USART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE +#define __USART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET +#define __USART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET +#define __USART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE +#define __USART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE +#define __USART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET +#define __USART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET +#define __USART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE +#define __USART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE +#define __USART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET +#define __USART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET +#define __USB_CLK_DISABLE __HAL_RCC_USB_CLK_DISABLE +#define __USB_CLK_ENABLE __HAL_RCC_USB_CLK_ENABLE +#define __USB_FORCE_RESET __HAL_RCC_USB_FORCE_RESET +#define __USB_CLK_SLEEP_ENABLE __HAL_RCC_USB_CLK_SLEEP_ENABLE +#define __USB_CLK_SLEEP_DISABLE __HAL_RCC_USB_CLK_SLEEP_DISABLE +#define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE +#define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE +#define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET + +#if defined(STM32H7) +#define __HAL_RCC_WWDG_CLK_DISABLE __HAL_RCC_WWDG1_CLK_DISABLE +#define __HAL_RCC_WWDG_CLK_ENABLE __HAL_RCC_WWDG1_CLK_ENABLE +#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG1_CLK_SLEEP_DISABLE +#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG1_CLK_SLEEP_ENABLE + +#define __HAL_RCC_WWDG_FORCE_RESET ((void)0U) /* Not available on the STM32H7*/ +#define __HAL_RCC_WWDG_RELEASE_RESET ((void)0U) /* Not available on the STM32H7*/ + + +#define __HAL_RCC_WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG1_IS_CLK_ENABLED +#define __HAL_RCC_WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG1_IS_CLK_DISABLED +#endif + +#define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE +#define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE +#define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE +#define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE +#define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET +#define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET + +#define __TIM21_CLK_ENABLE __HAL_RCC_TIM21_CLK_ENABLE +#define __TIM21_CLK_DISABLE __HAL_RCC_TIM21_CLK_DISABLE +#define __TIM21_FORCE_RESET __HAL_RCC_TIM21_FORCE_RESET +#define __TIM21_RELEASE_RESET __HAL_RCC_TIM21_RELEASE_RESET +#define __TIM21_CLK_SLEEP_ENABLE __HAL_RCC_TIM21_CLK_SLEEP_ENABLE +#define __TIM21_CLK_SLEEP_DISABLE __HAL_RCC_TIM21_CLK_SLEEP_DISABLE +#define __TIM22_CLK_ENABLE __HAL_RCC_TIM22_CLK_ENABLE +#define __TIM22_CLK_DISABLE __HAL_RCC_TIM22_CLK_DISABLE +#define __TIM22_FORCE_RESET __HAL_RCC_TIM22_FORCE_RESET +#define __TIM22_RELEASE_RESET __HAL_RCC_TIM22_RELEASE_RESET +#define __TIM22_CLK_SLEEP_ENABLE __HAL_RCC_TIM22_CLK_SLEEP_ENABLE +#define __TIM22_CLK_SLEEP_DISABLE __HAL_RCC_TIM22_CLK_SLEEP_DISABLE +#define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE +#define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE +#define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE +#define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE +#define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET +#define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET +#define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE +#define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE + +#define __USB_OTG_FS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET +#define __USB_OTG_FS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET +#define __USB_OTG_FS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE +#define __USB_OTG_FS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE +#define __USB_OTG_HS_CLK_DISABLE __HAL_RCC_USB_OTG_HS_CLK_DISABLE +#define __USB_OTG_HS_CLK_ENABLE __HAL_RCC_USB_OTG_HS_CLK_ENABLE +#define __USB_OTG_HS_ULPI_CLK_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE +#define __USB_OTG_HS_ULPI_CLK_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE +#define __TIM9_CLK_SLEEP_ENABLE __HAL_RCC_TIM9_CLK_SLEEP_ENABLE +#define __TIM9_CLK_SLEEP_DISABLE __HAL_RCC_TIM9_CLK_SLEEP_DISABLE +#define __TIM10_CLK_SLEEP_ENABLE __HAL_RCC_TIM10_CLK_SLEEP_ENABLE +#define __TIM10_CLK_SLEEP_DISABLE __HAL_RCC_TIM10_CLK_SLEEP_DISABLE +#define __TIM11_CLK_SLEEP_ENABLE __HAL_RCC_TIM11_CLK_SLEEP_ENABLE +#define __TIM11_CLK_SLEEP_DISABLE __HAL_RCC_TIM11_CLK_SLEEP_DISABLE +#define __ETHMACPTP_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE +#define __ETHMACPTP_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE +#define __ETHMACPTP_CLK_ENABLE __HAL_RCC_ETHMACPTP_CLK_ENABLE +#define __ETHMACPTP_CLK_DISABLE __HAL_RCC_ETHMACPTP_CLK_DISABLE +#define __HASH_CLK_ENABLE __HAL_RCC_HASH_CLK_ENABLE +#define __HASH_FORCE_RESET __HAL_RCC_HASH_FORCE_RESET +#define __HASH_RELEASE_RESET __HAL_RCC_HASH_RELEASE_RESET +#define __HASH_CLK_SLEEP_ENABLE __HAL_RCC_HASH_CLK_SLEEP_ENABLE +#define __HASH_CLK_SLEEP_DISABLE __HAL_RCC_HASH_CLK_SLEEP_DISABLE +#define __HASH_CLK_DISABLE __HAL_RCC_HASH_CLK_DISABLE +#define __SPI5_CLK_ENABLE __HAL_RCC_SPI5_CLK_ENABLE +#define __SPI5_CLK_DISABLE __HAL_RCC_SPI5_CLK_DISABLE +#define __SPI5_FORCE_RESET __HAL_RCC_SPI5_FORCE_RESET +#define __SPI5_RELEASE_RESET __HAL_RCC_SPI5_RELEASE_RESET +#define __SPI5_CLK_SLEEP_ENABLE __HAL_RCC_SPI5_CLK_SLEEP_ENABLE +#define __SPI5_CLK_SLEEP_DISABLE __HAL_RCC_SPI5_CLK_SLEEP_DISABLE +#define __SPI6_CLK_ENABLE __HAL_RCC_SPI6_CLK_ENABLE +#define __SPI6_CLK_DISABLE __HAL_RCC_SPI6_CLK_DISABLE +#define __SPI6_FORCE_RESET __HAL_RCC_SPI6_FORCE_RESET +#define __SPI6_RELEASE_RESET __HAL_RCC_SPI6_RELEASE_RESET +#define __SPI6_CLK_SLEEP_ENABLE __HAL_RCC_SPI6_CLK_SLEEP_ENABLE +#define __SPI6_CLK_SLEEP_DISABLE __HAL_RCC_SPI6_CLK_SLEEP_DISABLE +#define __LTDC_CLK_ENABLE __HAL_RCC_LTDC_CLK_ENABLE +#define __LTDC_CLK_DISABLE __HAL_RCC_LTDC_CLK_DISABLE +#define __LTDC_FORCE_RESET __HAL_RCC_LTDC_FORCE_RESET +#define __LTDC_RELEASE_RESET __HAL_RCC_LTDC_RELEASE_RESET +#define __LTDC_CLK_SLEEP_ENABLE __HAL_RCC_LTDC_CLK_SLEEP_ENABLE +#define __ETHMAC_CLK_SLEEP_ENABLE __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE +#define __ETHMAC_CLK_SLEEP_DISABLE __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE +#define __ETHMACTX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE +#define __ETHMACTX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE +#define __ETHMACRX_CLK_SLEEP_ENABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE +#define __ETHMACRX_CLK_SLEEP_DISABLE __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE +#define __TIM12_CLK_SLEEP_ENABLE __HAL_RCC_TIM12_CLK_SLEEP_ENABLE +#define __TIM12_CLK_SLEEP_DISABLE __HAL_RCC_TIM12_CLK_SLEEP_DISABLE +#define __TIM13_CLK_SLEEP_ENABLE __HAL_RCC_TIM13_CLK_SLEEP_ENABLE +#define __TIM13_CLK_SLEEP_DISABLE __HAL_RCC_TIM13_CLK_SLEEP_DISABLE +#define __TIM14_CLK_SLEEP_ENABLE __HAL_RCC_TIM14_CLK_SLEEP_ENABLE +#define __TIM14_CLK_SLEEP_DISABLE __HAL_RCC_TIM14_CLK_SLEEP_DISABLE +#define __BKPSRAM_CLK_ENABLE __HAL_RCC_BKPSRAM_CLK_ENABLE +#define __BKPSRAM_CLK_DISABLE __HAL_RCC_BKPSRAM_CLK_DISABLE +#define __BKPSRAM_CLK_SLEEP_ENABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE +#define __BKPSRAM_CLK_SLEEP_DISABLE __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE +#define __CCMDATARAMEN_CLK_ENABLE __HAL_RCC_CCMDATARAMEN_CLK_ENABLE +#define __CCMDATARAMEN_CLK_DISABLE __HAL_RCC_CCMDATARAMEN_CLK_DISABLE +#define __USART6_CLK_ENABLE __HAL_RCC_USART6_CLK_ENABLE +#define __USART6_CLK_DISABLE __HAL_RCC_USART6_CLK_DISABLE +#define __USART6_FORCE_RESET __HAL_RCC_USART6_FORCE_RESET +#define __USART6_RELEASE_RESET __HAL_RCC_USART6_RELEASE_RESET +#define __USART6_CLK_SLEEP_ENABLE __HAL_RCC_USART6_CLK_SLEEP_ENABLE +#define __USART6_CLK_SLEEP_DISABLE __HAL_RCC_USART6_CLK_SLEEP_DISABLE +#define __SPI4_CLK_ENABLE __HAL_RCC_SPI4_CLK_ENABLE +#define __SPI4_CLK_DISABLE __HAL_RCC_SPI4_CLK_DISABLE +#define __SPI4_FORCE_RESET __HAL_RCC_SPI4_FORCE_RESET +#define __SPI4_RELEASE_RESET __HAL_RCC_SPI4_RELEASE_RESET +#define __SPI4_CLK_SLEEP_ENABLE __HAL_RCC_SPI4_CLK_SLEEP_ENABLE +#define __SPI4_CLK_SLEEP_DISABLE __HAL_RCC_SPI4_CLK_SLEEP_DISABLE +#define __GPIOI_CLK_ENABLE __HAL_RCC_GPIOI_CLK_ENABLE +#define __GPIOI_CLK_DISABLE __HAL_RCC_GPIOI_CLK_DISABLE +#define __GPIOI_FORCE_RESET __HAL_RCC_GPIOI_FORCE_RESET +#define __GPIOI_RELEASE_RESET __HAL_RCC_GPIOI_RELEASE_RESET +#define __GPIOI_CLK_SLEEP_ENABLE __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE +#define __GPIOI_CLK_SLEEP_DISABLE __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE +#define __GPIOJ_CLK_ENABLE __HAL_RCC_GPIOJ_CLK_ENABLE +#define __GPIOJ_CLK_DISABLE __HAL_RCC_GPIOJ_CLK_DISABLE +#define __GPIOJ_FORCE_RESET __HAL_RCC_GPIOJ_FORCE_RESET +#define __GPIOJ_RELEASE_RESET __HAL_RCC_GPIOJ_RELEASE_RESET +#define __GPIOJ_CLK_SLEEP_ENABLE __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE +#define __GPIOJ_CLK_SLEEP_DISABLE __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE +#define __GPIOK_CLK_ENABLE __HAL_RCC_GPIOK_CLK_ENABLE +#define __GPIOK_CLK_DISABLE __HAL_RCC_GPIOK_CLK_DISABLE +#define __GPIOK_RELEASE_RESET __HAL_RCC_GPIOK_RELEASE_RESET +#define __GPIOK_CLK_SLEEP_ENABLE __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE +#define __GPIOK_CLK_SLEEP_DISABLE __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE +#define __ETH_CLK_ENABLE __HAL_RCC_ETH_CLK_ENABLE +#define __ETH_CLK_DISABLE __HAL_RCC_ETH_CLK_DISABLE +#define __DCMI_CLK_ENABLE __HAL_RCC_DCMI_CLK_ENABLE +#define __DCMI_CLK_DISABLE __HAL_RCC_DCMI_CLK_DISABLE +#define __DCMI_FORCE_RESET __HAL_RCC_DCMI_FORCE_RESET +#define __DCMI_RELEASE_RESET __HAL_RCC_DCMI_RELEASE_RESET +#define __DCMI_CLK_SLEEP_ENABLE __HAL_RCC_DCMI_CLK_SLEEP_ENABLE +#define __DCMI_CLK_SLEEP_DISABLE __HAL_RCC_DCMI_CLK_SLEEP_DISABLE +#define __UART7_CLK_ENABLE __HAL_RCC_UART7_CLK_ENABLE +#define __UART7_CLK_DISABLE __HAL_RCC_UART7_CLK_DISABLE +#define __UART7_RELEASE_RESET __HAL_RCC_UART7_RELEASE_RESET +#define __UART7_FORCE_RESET __HAL_RCC_UART7_FORCE_RESET +#define __UART7_CLK_SLEEP_ENABLE __HAL_RCC_UART7_CLK_SLEEP_ENABLE +#define __UART7_CLK_SLEEP_DISABLE __HAL_RCC_UART7_CLK_SLEEP_DISABLE +#define __UART8_CLK_ENABLE __HAL_RCC_UART8_CLK_ENABLE +#define __UART8_CLK_DISABLE __HAL_RCC_UART8_CLK_DISABLE +#define __UART8_FORCE_RESET __HAL_RCC_UART8_FORCE_RESET +#define __UART8_RELEASE_RESET __HAL_RCC_UART8_RELEASE_RESET +#define __UART8_CLK_SLEEP_ENABLE __HAL_RCC_UART8_CLK_SLEEP_ENABLE +#define __UART8_CLK_SLEEP_DISABLE __HAL_RCC_UART8_CLK_SLEEP_DISABLE +#define __OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE +#define __OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE +#define __OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET +#define __OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET +#define __OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE +#define __OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE +#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE +#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE +#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED +#define __HAL_RCC_OTGHS_FORCE_RESET __HAL_RCC_USB_OTG_HS_FORCE_RESET +#define __HAL_RCC_OTGHS_RELEASE_RESET __HAL_RCC_USB_OTG_HS_RELEASE_RESET +#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE +#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE +#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED +#define __SRAM3_CLK_SLEEP_ENABLE __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE +#define __CAN2_CLK_SLEEP_ENABLE __HAL_RCC_CAN2_CLK_SLEEP_ENABLE +#define __CAN2_CLK_SLEEP_DISABLE __HAL_RCC_CAN2_CLK_SLEEP_DISABLE +#define __DAC_CLK_SLEEP_ENABLE __HAL_RCC_DAC_CLK_SLEEP_ENABLE +#define __DAC_CLK_SLEEP_DISABLE __HAL_RCC_DAC_CLK_SLEEP_DISABLE +#define __ADC2_CLK_SLEEP_ENABLE __HAL_RCC_ADC2_CLK_SLEEP_ENABLE +#define __ADC2_CLK_SLEEP_DISABLE __HAL_RCC_ADC2_CLK_SLEEP_DISABLE +#define __ADC3_CLK_SLEEP_ENABLE __HAL_RCC_ADC3_CLK_SLEEP_ENABLE +#define __ADC3_CLK_SLEEP_DISABLE __HAL_RCC_ADC3_CLK_SLEEP_DISABLE +#define __FSMC_FORCE_RESET __HAL_RCC_FSMC_FORCE_RESET +#define __FSMC_RELEASE_RESET __HAL_RCC_FSMC_RELEASE_RESET +#define __FSMC_CLK_SLEEP_ENABLE __HAL_RCC_FSMC_CLK_SLEEP_ENABLE +#define __FSMC_CLK_SLEEP_DISABLE __HAL_RCC_FSMC_CLK_SLEEP_DISABLE +#define __SDIO_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET +#define __SDIO_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET +#define __SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE +#define __SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE +#define __DMA2D_CLK_ENABLE __HAL_RCC_DMA2D_CLK_ENABLE +#define __DMA2D_CLK_DISABLE __HAL_RCC_DMA2D_CLK_DISABLE +#define __DMA2D_FORCE_RESET __HAL_RCC_DMA2D_FORCE_RESET +#define __DMA2D_RELEASE_RESET __HAL_RCC_DMA2D_RELEASE_RESET +#define __DMA2D_CLK_SLEEP_ENABLE __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE +#define __DMA2D_CLK_SLEEP_DISABLE __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE + +/* alias define maintained for legacy */ +#define __HAL_RCC_OTGFS_FORCE_RESET __HAL_RCC_USB_OTG_FS_FORCE_RESET +#define __HAL_RCC_OTGFS_RELEASE_RESET __HAL_RCC_USB_OTG_FS_RELEASE_RESET + +#define __ADC12_CLK_ENABLE __HAL_RCC_ADC12_CLK_ENABLE +#define __ADC12_CLK_DISABLE __HAL_RCC_ADC12_CLK_DISABLE +#define __ADC34_CLK_ENABLE __HAL_RCC_ADC34_CLK_ENABLE +#define __ADC34_CLK_DISABLE __HAL_RCC_ADC34_CLK_DISABLE +#define __DAC2_CLK_ENABLE __HAL_RCC_DAC2_CLK_ENABLE +#define __DAC2_CLK_DISABLE __HAL_RCC_DAC2_CLK_DISABLE +#define __TIM18_CLK_ENABLE __HAL_RCC_TIM18_CLK_ENABLE +#define __TIM18_CLK_DISABLE __HAL_RCC_TIM18_CLK_DISABLE +#define __TIM19_CLK_ENABLE __HAL_RCC_TIM19_CLK_ENABLE +#define __TIM19_CLK_DISABLE __HAL_RCC_TIM19_CLK_DISABLE +#define __TIM20_CLK_ENABLE __HAL_RCC_TIM20_CLK_ENABLE +#define __TIM20_CLK_DISABLE __HAL_RCC_TIM20_CLK_DISABLE +#define __HRTIM1_CLK_ENABLE __HAL_RCC_HRTIM1_CLK_ENABLE +#define __HRTIM1_CLK_DISABLE __HAL_RCC_HRTIM1_CLK_DISABLE +#define __SDADC1_CLK_ENABLE __HAL_RCC_SDADC1_CLK_ENABLE +#define __SDADC2_CLK_ENABLE __HAL_RCC_SDADC2_CLK_ENABLE +#define __SDADC3_CLK_ENABLE __HAL_RCC_SDADC3_CLK_ENABLE +#define __SDADC1_CLK_DISABLE __HAL_RCC_SDADC1_CLK_DISABLE +#define __SDADC2_CLK_DISABLE __HAL_RCC_SDADC2_CLK_DISABLE +#define __SDADC3_CLK_DISABLE __HAL_RCC_SDADC3_CLK_DISABLE + +#define __ADC12_FORCE_RESET __HAL_RCC_ADC12_FORCE_RESET +#define __ADC12_RELEASE_RESET __HAL_RCC_ADC12_RELEASE_RESET +#define __ADC34_FORCE_RESET __HAL_RCC_ADC34_FORCE_RESET +#define __ADC34_RELEASE_RESET __HAL_RCC_ADC34_RELEASE_RESET +#define __DAC2_FORCE_RESET __HAL_RCC_DAC2_FORCE_RESET +#define __DAC2_RELEASE_RESET __HAL_RCC_DAC2_RELEASE_RESET +#define __TIM18_FORCE_RESET __HAL_RCC_TIM18_FORCE_RESET +#define __TIM18_RELEASE_RESET __HAL_RCC_TIM18_RELEASE_RESET +#define __TIM19_FORCE_RESET __HAL_RCC_TIM19_FORCE_RESET +#define __TIM19_RELEASE_RESET __HAL_RCC_TIM19_RELEASE_RESET +#define __TIM20_FORCE_RESET __HAL_RCC_TIM20_FORCE_RESET +#define __TIM20_RELEASE_RESET __HAL_RCC_TIM20_RELEASE_RESET +#define __HRTIM1_FORCE_RESET __HAL_RCC_HRTIM1_FORCE_RESET +#define __HRTIM1_RELEASE_RESET __HAL_RCC_HRTIM1_RELEASE_RESET +#define __SDADC1_FORCE_RESET __HAL_RCC_SDADC1_FORCE_RESET +#define __SDADC2_FORCE_RESET __HAL_RCC_SDADC2_FORCE_RESET +#define __SDADC3_FORCE_RESET __HAL_RCC_SDADC3_FORCE_RESET +#define __SDADC1_RELEASE_RESET __HAL_RCC_SDADC1_RELEASE_RESET +#define __SDADC2_RELEASE_RESET __HAL_RCC_SDADC2_RELEASE_RESET +#define __SDADC3_RELEASE_RESET __HAL_RCC_SDADC3_RELEASE_RESET + +#define __ADC1_IS_CLK_ENABLED __HAL_RCC_ADC1_IS_CLK_ENABLED +#define __ADC1_IS_CLK_DISABLED __HAL_RCC_ADC1_IS_CLK_DISABLED +#define __ADC12_IS_CLK_ENABLED __HAL_RCC_ADC12_IS_CLK_ENABLED +#define __ADC12_IS_CLK_DISABLED __HAL_RCC_ADC12_IS_CLK_DISABLED +#define __ADC34_IS_CLK_ENABLED __HAL_RCC_ADC34_IS_CLK_ENABLED +#define __ADC34_IS_CLK_DISABLED __HAL_RCC_ADC34_IS_CLK_DISABLED +#define __CEC_IS_CLK_ENABLED __HAL_RCC_CEC_IS_CLK_ENABLED +#define __CEC_IS_CLK_DISABLED __HAL_RCC_CEC_IS_CLK_DISABLED +#define __CRC_IS_CLK_ENABLED __HAL_RCC_CRC_IS_CLK_ENABLED +#define __CRC_IS_CLK_DISABLED __HAL_RCC_CRC_IS_CLK_DISABLED +#define __DAC1_IS_CLK_ENABLED __HAL_RCC_DAC1_IS_CLK_ENABLED +#define __DAC1_IS_CLK_DISABLED __HAL_RCC_DAC1_IS_CLK_DISABLED +#define __DAC2_IS_CLK_ENABLED __HAL_RCC_DAC2_IS_CLK_ENABLED +#define __DAC2_IS_CLK_DISABLED __HAL_RCC_DAC2_IS_CLK_DISABLED +#define __DMA1_IS_CLK_ENABLED __HAL_RCC_DMA1_IS_CLK_ENABLED +#define __DMA1_IS_CLK_DISABLED __HAL_RCC_DMA1_IS_CLK_DISABLED +#define __DMA2_IS_CLK_ENABLED __HAL_RCC_DMA2_IS_CLK_ENABLED +#define __DMA2_IS_CLK_DISABLED __HAL_RCC_DMA2_IS_CLK_DISABLED +#define __FLITF_IS_CLK_ENABLED __HAL_RCC_FLITF_IS_CLK_ENABLED +#define __FLITF_IS_CLK_DISABLED __HAL_RCC_FLITF_IS_CLK_DISABLED +#define __FMC_IS_CLK_ENABLED __HAL_RCC_FMC_IS_CLK_ENABLED +#define __FMC_IS_CLK_DISABLED __HAL_RCC_FMC_IS_CLK_DISABLED +#define __GPIOA_IS_CLK_ENABLED __HAL_RCC_GPIOA_IS_CLK_ENABLED +#define __GPIOA_IS_CLK_DISABLED __HAL_RCC_GPIOA_IS_CLK_DISABLED +#define __GPIOB_IS_CLK_ENABLED __HAL_RCC_GPIOB_IS_CLK_ENABLED +#define __GPIOB_IS_CLK_DISABLED __HAL_RCC_GPIOB_IS_CLK_DISABLED +#define __GPIOC_IS_CLK_ENABLED __HAL_RCC_GPIOC_IS_CLK_ENABLED +#define __GPIOC_IS_CLK_DISABLED __HAL_RCC_GPIOC_IS_CLK_DISABLED +#define __GPIOD_IS_CLK_ENABLED __HAL_RCC_GPIOD_IS_CLK_ENABLED +#define __GPIOD_IS_CLK_DISABLED __HAL_RCC_GPIOD_IS_CLK_DISABLED +#define __GPIOE_IS_CLK_ENABLED __HAL_RCC_GPIOE_IS_CLK_ENABLED +#define __GPIOE_IS_CLK_DISABLED __HAL_RCC_GPIOE_IS_CLK_DISABLED +#define __GPIOF_IS_CLK_ENABLED __HAL_RCC_GPIOF_IS_CLK_ENABLED +#define __GPIOF_IS_CLK_DISABLED __HAL_RCC_GPIOF_IS_CLK_DISABLED +#define __GPIOG_IS_CLK_ENABLED __HAL_RCC_GPIOG_IS_CLK_ENABLED +#define __GPIOG_IS_CLK_DISABLED __HAL_RCC_GPIOG_IS_CLK_DISABLED +#define __GPIOH_IS_CLK_ENABLED __HAL_RCC_GPIOH_IS_CLK_ENABLED +#define __GPIOH_IS_CLK_DISABLED __HAL_RCC_GPIOH_IS_CLK_DISABLED +#define __HRTIM1_IS_CLK_ENABLED __HAL_RCC_HRTIM1_IS_CLK_ENABLED +#define __HRTIM1_IS_CLK_DISABLED __HAL_RCC_HRTIM1_IS_CLK_DISABLED +#define __I2C1_IS_CLK_ENABLED __HAL_RCC_I2C1_IS_CLK_ENABLED +#define __I2C1_IS_CLK_DISABLED __HAL_RCC_I2C1_IS_CLK_DISABLED +#define __I2C2_IS_CLK_ENABLED __HAL_RCC_I2C2_IS_CLK_ENABLED +#define __I2C2_IS_CLK_DISABLED __HAL_RCC_I2C2_IS_CLK_DISABLED +#define __I2C3_IS_CLK_ENABLED __HAL_RCC_I2C3_IS_CLK_ENABLED +#define __I2C3_IS_CLK_DISABLED __HAL_RCC_I2C3_IS_CLK_DISABLED +#define __PWR_IS_CLK_ENABLED __HAL_RCC_PWR_IS_CLK_ENABLED +#define __PWR_IS_CLK_DISABLED __HAL_RCC_PWR_IS_CLK_DISABLED +#define __SYSCFG_IS_CLK_ENABLED __HAL_RCC_SYSCFG_IS_CLK_ENABLED +#define __SYSCFG_IS_CLK_DISABLED __HAL_RCC_SYSCFG_IS_CLK_DISABLED +#define __SPI1_IS_CLK_ENABLED __HAL_RCC_SPI1_IS_CLK_ENABLED +#define __SPI1_IS_CLK_DISABLED __HAL_RCC_SPI1_IS_CLK_DISABLED +#define __SPI2_IS_CLK_ENABLED __HAL_RCC_SPI2_IS_CLK_ENABLED +#define __SPI2_IS_CLK_DISABLED __HAL_RCC_SPI2_IS_CLK_DISABLED +#define __SPI3_IS_CLK_ENABLED __HAL_RCC_SPI3_IS_CLK_ENABLED +#define __SPI3_IS_CLK_DISABLED __HAL_RCC_SPI3_IS_CLK_DISABLED +#define __SPI4_IS_CLK_ENABLED __HAL_RCC_SPI4_IS_CLK_ENABLED +#define __SPI4_IS_CLK_DISABLED __HAL_RCC_SPI4_IS_CLK_DISABLED +#define __SDADC1_IS_CLK_ENABLED __HAL_RCC_SDADC1_IS_CLK_ENABLED +#define __SDADC1_IS_CLK_DISABLED __HAL_RCC_SDADC1_IS_CLK_DISABLED +#define __SDADC2_IS_CLK_ENABLED __HAL_RCC_SDADC2_IS_CLK_ENABLED +#define __SDADC2_IS_CLK_DISABLED __HAL_RCC_SDADC2_IS_CLK_DISABLED +#define __SDADC3_IS_CLK_ENABLED __HAL_RCC_SDADC3_IS_CLK_ENABLED +#define __SDADC3_IS_CLK_DISABLED __HAL_RCC_SDADC3_IS_CLK_DISABLED +#define __SRAM_IS_CLK_ENABLED __HAL_RCC_SRAM_IS_CLK_ENABLED +#define __SRAM_IS_CLK_DISABLED __HAL_RCC_SRAM_IS_CLK_DISABLED +#define __TIM1_IS_CLK_ENABLED __HAL_RCC_TIM1_IS_CLK_ENABLED +#define __TIM1_IS_CLK_DISABLED __HAL_RCC_TIM1_IS_CLK_DISABLED +#define __TIM2_IS_CLK_ENABLED __HAL_RCC_TIM2_IS_CLK_ENABLED +#define __TIM2_IS_CLK_DISABLED __HAL_RCC_TIM2_IS_CLK_DISABLED +#define __TIM3_IS_CLK_ENABLED __HAL_RCC_TIM3_IS_CLK_ENABLED +#define __TIM3_IS_CLK_DISABLED __HAL_RCC_TIM3_IS_CLK_DISABLED +#define __TIM4_IS_CLK_ENABLED __HAL_RCC_TIM4_IS_CLK_ENABLED +#define __TIM4_IS_CLK_DISABLED __HAL_RCC_TIM4_IS_CLK_DISABLED +#define __TIM5_IS_CLK_ENABLED __HAL_RCC_TIM5_IS_CLK_ENABLED +#define __TIM5_IS_CLK_DISABLED __HAL_RCC_TIM5_IS_CLK_DISABLED +#define __TIM6_IS_CLK_ENABLED __HAL_RCC_TIM6_IS_CLK_ENABLED +#define __TIM6_IS_CLK_DISABLED __HAL_RCC_TIM6_IS_CLK_DISABLED +#define __TIM7_IS_CLK_ENABLED __HAL_RCC_TIM7_IS_CLK_ENABLED +#define __TIM7_IS_CLK_DISABLED __HAL_RCC_TIM7_IS_CLK_DISABLED +#define __TIM8_IS_CLK_ENABLED __HAL_RCC_TIM8_IS_CLK_ENABLED +#define __TIM8_IS_CLK_DISABLED __HAL_RCC_TIM8_IS_CLK_DISABLED +#define __TIM12_IS_CLK_ENABLED __HAL_RCC_TIM12_IS_CLK_ENABLED +#define __TIM12_IS_CLK_DISABLED __HAL_RCC_TIM12_IS_CLK_DISABLED +#define __TIM13_IS_CLK_ENABLED __HAL_RCC_TIM13_IS_CLK_ENABLED +#define __TIM13_IS_CLK_DISABLED __HAL_RCC_TIM13_IS_CLK_DISABLED +#define __TIM14_IS_CLK_ENABLED __HAL_RCC_TIM14_IS_CLK_ENABLED +#define __TIM14_IS_CLK_DISABLED __HAL_RCC_TIM14_IS_CLK_DISABLED +#define __TIM15_IS_CLK_ENABLED __HAL_RCC_TIM15_IS_CLK_ENABLED +#define __TIM15_IS_CLK_DISABLED __HAL_RCC_TIM15_IS_CLK_DISABLED +#define __TIM16_IS_CLK_ENABLED __HAL_RCC_TIM16_IS_CLK_ENABLED +#define __TIM16_IS_CLK_DISABLED __HAL_RCC_TIM16_IS_CLK_DISABLED +#define __TIM17_IS_CLK_ENABLED __HAL_RCC_TIM17_IS_CLK_ENABLED +#define __TIM17_IS_CLK_DISABLED __HAL_RCC_TIM17_IS_CLK_DISABLED +#define __TIM18_IS_CLK_ENABLED __HAL_RCC_TIM18_IS_CLK_ENABLED +#define __TIM18_IS_CLK_DISABLED __HAL_RCC_TIM18_IS_CLK_DISABLED +#define __TIM19_IS_CLK_ENABLED __HAL_RCC_TIM19_IS_CLK_ENABLED +#define __TIM19_IS_CLK_DISABLED __HAL_RCC_TIM19_IS_CLK_DISABLED +#define __TIM20_IS_CLK_ENABLED __HAL_RCC_TIM20_IS_CLK_ENABLED +#define __TIM20_IS_CLK_DISABLED __HAL_RCC_TIM20_IS_CLK_DISABLED +#define __TSC_IS_CLK_ENABLED __HAL_RCC_TSC_IS_CLK_ENABLED +#define __TSC_IS_CLK_DISABLED __HAL_RCC_TSC_IS_CLK_DISABLED +#define __UART4_IS_CLK_ENABLED __HAL_RCC_UART4_IS_CLK_ENABLED +#define __UART4_IS_CLK_DISABLED __HAL_RCC_UART4_IS_CLK_DISABLED +#define __UART5_IS_CLK_ENABLED __HAL_RCC_UART5_IS_CLK_ENABLED +#define __UART5_IS_CLK_DISABLED __HAL_RCC_UART5_IS_CLK_DISABLED +#define __USART1_IS_CLK_ENABLED __HAL_RCC_USART1_IS_CLK_ENABLED +#define __USART1_IS_CLK_DISABLED __HAL_RCC_USART1_IS_CLK_DISABLED +#define __USART2_IS_CLK_ENABLED __HAL_RCC_USART2_IS_CLK_ENABLED +#define __USART2_IS_CLK_DISABLED __HAL_RCC_USART2_IS_CLK_DISABLED +#define __USART3_IS_CLK_ENABLED __HAL_RCC_USART3_IS_CLK_ENABLED +#define __USART3_IS_CLK_DISABLED __HAL_RCC_USART3_IS_CLK_DISABLED +#define __USB_IS_CLK_ENABLED __HAL_RCC_USB_IS_CLK_ENABLED +#define __USB_IS_CLK_DISABLED __HAL_RCC_USB_IS_CLK_DISABLED +#define __WWDG_IS_CLK_ENABLED __HAL_RCC_WWDG_IS_CLK_ENABLED +#define __WWDG_IS_CLK_DISABLED __HAL_RCC_WWDG_IS_CLK_DISABLED + +#if defined(STM32L1) +#define __HAL_RCC_CRYP_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE +#define __HAL_RCC_CRYP_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE +#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE +#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE +#define __HAL_RCC_CRYP_FORCE_RESET __HAL_RCC_AES_FORCE_RESET +#define __HAL_RCC_CRYP_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET +#endif /* STM32L1 */ + +#if defined(STM32F4) +#define __HAL_RCC_SDMMC1_FORCE_RESET __HAL_RCC_SDIO_FORCE_RESET +#define __HAL_RCC_SDMMC1_RELEASE_RESET __HAL_RCC_SDIO_RELEASE_RESET +#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE __HAL_RCC_SDIO_CLK_SLEEP_ENABLE +#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE +#define __HAL_RCC_SDMMC1_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE +#define __HAL_RCC_SDMMC1_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE +#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED __HAL_RCC_SDIO_IS_CLK_ENABLED +#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED __HAL_RCC_SDIO_IS_CLK_DISABLED +#define Sdmmc1ClockSelection SdioClockSelection +#define RCC_PERIPHCLK_SDMMC1 RCC_PERIPHCLK_SDIO +#define RCC_SDMMC1CLKSOURCE_CLK48 RCC_SDIOCLKSOURCE_CK48 +#define RCC_SDMMC1CLKSOURCE_SYSCLK RCC_SDIOCLKSOURCE_SYSCLK +#define __HAL_RCC_SDMMC1_CONFIG __HAL_RCC_SDIO_CONFIG +#define __HAL_RCC_GET_SDMMC1_SOURCE __HAL_RCC_GET_SDIO_SOURCE +#endif + +#if defined(STM32F7) || defined(STM32L4) +#define __HAL_RCC_SDIO_FORCE_RESET __HAL_RCC_SDMMC1_FORCE_RESET +#define __HAL_RCC_SDIO_RELEASE_RESET __HAL_RCC_SDMMC1_RELEASE_RESET +#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE +#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE +#define __HAL_RCC_SDIO_CLK_ENABLE __HAL_RCC_SDMMC1_CLK_ENABLE +#define __HAL_RCC_SDIO_CLK_DISABLE __HAL_RCC_SDMMC1_CLK_DISABLE +#define __HAL_RCC_SDIO_IS_CLK_ENABLED __HAL_RCC_SDMMC1_IS_CLK_ENABLED +#define __HAL_RCC_SDIO_IS_CLK_DISABLED __HAL_RCC_SDMMC1_IS_CLK_DISABLED +#define SdioClockSelection Sdmmc1ClockSelection +#define RCC_PERIPHCLK_SDIO RCC_PERIPHCLK_SDMMC1 +#define __HAL_RCC_SDIO_CONFIG __HAL_RCC_SDMMC1_CONFIG +#define __HAL_RCC_GET_SDIO_SOURCE __HAL_RCC_GET_SDMMC1_SOURCE +#endif + +#if defined(STM32F7) +#define RCC_SDIOCLKSOURCE_CLK48 RCC_SDMMC1CLKSOURCE_CLK48 +#define RCC_SDIOCLKSOURCE_SYSCLK RCC_SDMMC1CLKSOURCE_SYSCLK +#endif + +#if defined(STM32H7) +#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE() __HAL_RCC_USB1_OTG_HS_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE() __HAL_RCC_USB1_OTG_HS_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_HS_FORCE_RESET() __HAL_RCC_USB1_OTG_HS_FORCE_RESET() +#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET() __HAL_RCC_USB1_OTG_HS_RELEASE_RESET() +#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE() +#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE() + +#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE() __HAL_RCC_USB2_OTG_FS_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE() +#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() __HAL_RCC_USB2_OTG_FS_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE() +#define __HAL_RCC_USB_OTG_FS_FORCE_RESET() __HAL_RCC_USB2_OTG_FS_FORCE_RESET() +#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() __HAL_RCC_USB2_OTG_FS_RELEASE_RESET() +#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE() +#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE() +#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE() +#endif + +#define __HAL_RCC_I2SCLK __HAL_RCC_I2S_CONFIG +#define __HAL_RCC_I2SCLK_CONFIG __HAL_RCC_I2S_CONFIG + +#define __RCC_PLLSRC RCC_GET_PLL_OSCSOURCE + +#define IS_RCC_MSIRANGE IS_RCC_MSI_CLOCK_RANGE +#define IS_RCC_RTCCLK_SOURCE IS_RCC_RTCCLKSOURCE +#define IS_RCC_SYSCLK_DIV IS_RCC_HCLK +#define IS_RCC_HCLK_DIV IS_RCC_PCLK +#define IS_RCC_PERIPHCLK IS_RCC_PERIPHCLOCK + +#define RCC_IT_HSI14 RCC_IT_HSI14RDY + +#define RCC_IT_CSSLSE RCC_IT_LSECSS +#define RCC_IT_CSSHSE RCC_IT_CSS + +#define RCC_PLLMUL_3 RCC_PLL_MUL3 +#define RCC_PLLMUL_4 RCC_PLL_MUL4 +#define RCC_PLLMUL_6 RCC_PLL_MUL6 +#define RCC_PLLMUL_8 RCC_PLL_MUL8 +#define RCC_PLLMUL_12 RCC_PLL_MUL12 +#define RCC_PLLMUL_16 RCC_PLL_MUL16 +#define RCC_PLLMUL_24 RCC_PLL_MUL24 +#define RCC_PLLMUL_32 RCC_PLL_MUL32 +#define RCC_PLLMUL_48 RCC_PLL_MUL48 + +#define RCC_PLLDIV_2 RCC_PLL_DIV2 +#define RCC_PLLDIV_3 RCC_PLL_DIV3 +#define RCC_PLLDIV_4 RCC_PLL_DIV4 + +#define IS_RCC_MCOSOURCE IS_RCC_MCO1SOURCE +#define __HAL_RCC_MCO_CONFIG __HAL_RCC_MCO1_CONFIG +#define RCC_MCO_NODIV RCC_MCODIV_1 +#define RCC_MCO_DIV1 RCC_MCODIV_1 +#define RCC_MCO_DIV2 RCC_MCODIV_2 +#define RCC_MCO_DIV4 RCC_MCODIV_4 +#define RCC_MCO_DIV8 RCC_MCODIV_8 +#define RCC_MCO_DIV16 RCC_MCODIV_16 +#define RCC_MCO_DIV32 RCC_MCODIV_32 +#define RCC_MCO_DIV64 RCC_MCODIV_64 +#define RCC_MCO_DIV128 RCC_MCODIV_128 +#define RCC_MCOSOURCE_NONE RCC_MCO1SOURCE_NOCLOCK +#define RCC_MCOSOURCE_LSI RCC_MCO1SOURCE_LSI +#define RCC_MCOSOURCE_LSE RCC_MCO1SOURCE_LSE +#define RCC_MCOSOURCE_SYSCLK RCC_MCO1SOURCE_SYSCLK +#define RCC_MCOSOURCE_HSI RCC_MCO1SOURCE_HSI +#define RCC_MCOSOURCE_HSI14 RCC_MCO1SOURCE_HSI14 +#define RCC_MCOSOURCE_HSI48 RCC_MCO1SOURCE_HSI48 +#define RCC_MCOSOURCE_HSE RCC_MCO1SOURCE_HSE +#define RCC_MCOSOURCE_PLLCLK_DIV1 RCC_MCO1SOURCE_PLLCLK +#define RCC_MCOSOURCE_PLLCLK_NODIV RCC_MCO1SOURCE_PLLCLK +#define RCC_MCOSOURCE_PLLCLK_DIV2 RCC_MCO1SOURCE_PLLCLK_DIV2 + +#if defined(STM32L4) || defined(STM32WB) || defined(STM32G0) || defined(STM32G4) || defined(STM32L5) || defined(STM32WL) +#define RCC_RTCCLKSOURCE_NO_CLK RCC_RTCCLKSOURCE_NONE +#else +#define RCC_RTCCLKSOURCE_NONE RCC_RTCCLKSOURCE_NO_CLK +#endif + +#define RCC_USBCLK_PLLSAI1 RCC_USBCLKSOURCE_PLLSAI1 +#define RCC_USBCLK_PLL RCC_USBCLKSOURCE_PLL +#define RCC_USBCLK_MSI RCC_USBCLKSOURCE_MSI +#define RCC_USBCLKSOURCE_PLLCLK RCC_USBCLKSOURCE_PLL +#define RCC_USBPLLCLK_DIV1 RCC_USBCLKSOURCE_PLL +#define RCC_USBPLLCLK_DIV1_5 RCC_USBCLKSOURCE_PLL_DIV1_5 +#define RCC_USBPLLCLK_DIV2 RCC_USBCLKSOURCE_PLL_DIV2 +#define RCC_USBPLLCLK_DIV3 RCC_USBCLKSOURCE_PLL_DIV3 + +#define HSION_BitNumber RCC_HSION_BIT_NUMBER +#define HSION_BITNUMBER RCC_HSION_BIT_NUMBER +#define HSEON_BitNumber RCC_HSEON_BIT_NUMBER +#define HSEON_BITNUMBER RCC_HSEON_BIT_NUMBER +#define MSION_BITNUMBER RCC_MSION_BIT_NUMBER +#define CSSON_BitNumber RCC_CSSON_BIT_NUMBER +#define CSSON_BITNUMBER RCC_CSSON_BIT_NUMBER +#define PLLON_BitNumber RCC_PLLON_BIT_NUMBER +#define PLLON_BITNUMBER RCC_PLLON_BIT_NUMBER +#define PLLI2SON_BitNumber RCC_PLLI2SON_BIT_NUMBER +#define I2SSRC_BitNumber RCC_I2SSRC_BIT_NUMBER +#define RTCEN_BitNumber RCC_RTCEN_BIT_NUMBER +#define RTCEN_BITNUMBER RCC_RTCEN_BIT_NUMBER +#define BDRST_BitNumber RCC_BDRST_BIT_NUMBER +#define BDRST_BITNUMBER RCC_BDRST_BIT_NUMBER +#define RTCRST_BITNUMBER RCC_RTCRST_BIT_NUMBER +#define LSION_BitNumber RCC_LSION_BIT_NUMBER +#define LSION_BITNUMBER RCC_LSION_BIT_NUMBER +#define LSEON_BitNumber RCC_LSEON_BIT_NUMBER +#define LSEON_BITNUMBER RCC_LSEON_BIT_NUMBER +#define LSEBYP_BITNUMBER RCC_LSEBYP_BIT_NUMBER +#define PLLSAION_BitNumber RCC_PLLSAION_BIT_NUMBER +#define TIMPRE_BitNumber RCC_TIMPRE_BIT_NUMBER +#define RMVF_BitNumber RCC_RMVF_BIT_NUMBER +#define RMVF_BITNUMBER RCC_RMVF_BIT_NUMBER +#define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER +#define CR_BYTE2_ADDRESS RCC_CR_BYTE2_ADDRESS +#define CIR_BYTE1_ADDRESS RCC_CIR_BYTE1_ADDRESS +#define CIR_BYTE2_ADDRESS RCC_CIR_BYTE2_ADDRESS +#define BDCR_BYTE0_ADDRESS RCC_BDCR_BYTE0_ADDRESS +#define DBP_TIMEOUT_VALUE RCC_DBP_TIMEOUT_VALUE +#define LSE_TIMEOUT_VALUE RCC_LSE_TIMEOUT_VALUE + +#define CR_HSION_BB RCC_CR_HSION_BB +#define CR_CSSON_BB RCC_CR_CSSON_BB +#define CR_PLLON_BB RCC_CR_PLLON_BB +#define CR_PLLI2SON_BB RCC_CR_PLLI2SON_BB +#define CR_MSION_BB RCC_CR_MSION_BB +#define CSR_LSION_BB RCC_CSR_LSION_BB +#define CSR_LSEON_BB RCC_CSR_LSEON_BB +#define CSR_LSEBYP_BB RCC_CSR_LSEBYP_BB +#define CSR_RTCEN_BB RCC_CSR_RTCEN_BB +#define CSR_RTCRST_BB RCC_CSR_RTCRST_BB +#define CFGR_I2SSRC_BB RCC_CFGR_I2SSRC_BB +#define BDCR_RTCEN_BB RCC_BDCR_RTCEN_BB +#define BDCR_BDRST_BB RCC_BDCR_BDRST_BB +#define CR_HSEON_BB RCC_CR_HSEON_BB +#define CSR_RMVF_BB RCC_CSR_RMVF_BB +#define CR_PLLSAION_BB RCC_CR_PLLSAION_BB +#define DCKCFGR_TIMPRE_BB RCC_DCKCFGR_TIMPRE_BB + +#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE +#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE +#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE +#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE +#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE __HAL_RCC_CRS_RELOADVALUE_CALCULATE + +#define __HAL_RCC_GET_IT_SOURCE __HAL_RCC_GET_IT + +#define RCC_CRS_SYNCWARM RCC_CRS_SYNCWARN +#define RCC_CRS_TRIMOV RCC_CRS_TRIMOVF + +#define RCC_PERIPHCLK_CK48 RCC_PERIPHCLK_CLK48 +#define RCC_CK48CLKSOURCE_PLLQ RCC_CLK48CLKSOURCE_PLLQ +#define RCC_CK48CLKSOURCE_PLLSAIP RCC_CLK48CLKSOURCE_PLLSAIP +#define RCC_CK48CLKSOURCE_PLLI2SQ RCC_CLK48CLKSOURCE_PLLI2SQ +#define IS_RCC_CK48CLKSOURCE IS_RCC_CLK48CLKSOURCE +#define RCC_SDIOCLKSOURCE_CK48 RCC_SDIOCLKSOURCE_CLK48 + +#define __HAL_RCC_DFSDM_CLK_ENABLE __HAL_RCC_DFSDM1_CLK_ENABLE +#define __HAL_RCC_DFSDM_CLK_DISABLE __HAL_RCC_DFSDM1_CLK_DISABLE +#define __HAL_RCC_DFSDM_IS_CLK_ENABLED __HAL_RCC_DFSDM1_IS_CLK_ENABLED +#define __HAL_RCC_DFSDM_IS_CLK_DISABLED __HAL_RCC_DFSDM1_IS_CLK_DISABLED +#define __HAL_RCC_DFSDM_FORCE_RESET __HAL_RCC_DFSDM1_FORCE_RESET +#define __HAL_RCC_DFSDM_RELEASE_RESET __HAL_RCC_DFSDM1_RELEASE_RESET +#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE +#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE +#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED +#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED +#define DfsdmClockSelection Dfsdm1ClockSelection +#define RCC_PERIPHCLK_DFSDM RCC_PERIPHCLK_DFSDM1 +#define RCC_DFSDMCLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 +#define RCC_DFSDMCLKSOURCE_SYSCLK RCC_DFSDM1CLKSOURCE_SYSCLK +#define __HAL_RCC_DFSDM_CONFIG __HAL_RCC_DFSDM1_CONFIG +#define __HAL_RCC_GET_DFSDM_SOURCE __HAL_RCC_GET_DFSDM1_SOURCE +#define RCC_DFSDM1CLKSOURCE_PCLK RCC_DFSDM1CLKSOURCE_PCLK2 +#define RCC_SWPMI1CLKSOURCE_PCLK RCC_SWPMI1CLKSOURCE_PCLK1 +#define RCC_LPTIM1CLKSOURCE_PCLK RCC_LPTIM1CLKSOURCE_PCLK1 +#define RCC_LPTIM2CLKSOURCE_PCLK RCC_LPTIM2CLKSOURCE_PCLK1 + +#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM1AUDIOCLKSOURCE_I2S1 +#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM1AUDIOCLKSOURCE_I2S2 +#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1 RCC_DFSDM2AUDIOCLKSOURCE_I2S1 +#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2 RCC_DFSDM2AUDIOCLKSOURCE_I2S2 +#define RCC_DFSDM1CLKSOURCE_APB2 RCC_DFSDM1CLKSOURCE_PCLK2 +#define RCC_DFSDM2CLKSOURCE_APB2 RCC_DFSDM2CLKSOURCE_PCLK2 +#define RCC_FMPI2C1CLKSOURCE_APB RCC_FMPI2C1CLKSOURCE_PCLK1 + +/** + * @} + */ + +/** @defgroup HAL_RNG_Aliased_Macros HAL RNG Aliased Macros maintained for legacy purpose + * @{ + */ +#define HAL_RNG_ReadyCallback(__HANDLE__) HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit) + +/** + * @} + */ + +/** @defgroup HAL_RTC_Aliased_Macros HAL RTC Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined (STM32G0) || defined (STM32L5) || defined (STM32L412xx) || defined (STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32G4) || defined STM32WL +#else +#define __HAL_RTC_CLEAR_FLAG __HAL_RTC_EXTI_CLEAR_FLAG +#endif +#define __HAL_RTC_DISABLE_IT __HAL_RTC_EXTI_DISABLE_IT +#define __HAL_RTC_ENABLE_IT __HAL_RTC_EXTI_ENABLE_IT + +#if defined (STM32F1) +#define __HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() + +#define __HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_ENABLE_IT() + +#define __HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_DISABLE_IT() + +#define __HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_GET_FLAG() + +#define __HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT) __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() +#else +#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG())) +#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT())) +#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT())) +#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG())) +#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__) (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : \ + (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() : \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT())) +#endif /* STM32F1 */ + +#define IS_ALARM IS_RTC_ALARM +#define IS_ALARM_MASK IS_RTC_ALARM_MASK +#define IS_TAMPER IS_RTC_TAMPER +#define IS_TAMPER_ERASE_MODE IS_RTC_TAMPER_ERASE_MODE +#define IS_TAMPER_FILTER IS_RTC_TAMPER_FILTER +#define IS_TAMPER_INTERRUPT IS_RTC_TAMPER_INTERRUPT +#define IS_TAMPER_MASKFLAG_STATE IS_RTC_TAMPER_MASKFLAG_STATE +#define IS_TAMPER_PRECHARGE_DURATION IS_RTC_TAMPER_PRECHARGE_DURATION +#define IS_TAMPER_PULLUP_STATE IS_RTC_TAMPER_PULLUP_STATE +#define IS_TAMPER_SAMPLING_FREQ IS_RTC_TAMPER_SAMPLING_FREQ +#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION +#define IS_TAMPER_TRIGGER IS_RTC_TAMPER_TRIGGER +#define IS_WAKEUP_CLOCK IS_RTC_WAKEUP_CLOCK +#define IS_WAKEUP_COUNTER IS_RTC_WAKEUP_COUNTER + +#define __RTC_WRITEPROTECTION_ENABLE __HAL_RTC_WRITEPROTECTION_ENABLE +#define __RTC_WRITEPROTECTION_DISABLE __HAL_RTC_WRITEPROTECTION_DISABLE + +/** + * @} + */ + +/** @defgroup HAL_SD_Aliased_Macros HAL SD Aliased Macros maintained for legacy purpose + * @{ + */ + +#define SD_OCR_CID_CSD_OVERWRIETE SD_OCR_CID_CSD_OVERWRITE +#define SD_CMD_SD_APP_STAUS SD_CMD_SD_APP_STATUS + +#if defined(STM32F4) || defined(STM32F2) +#define SD_SDMMC_DISABLED SD_SDIO_DISABLED +#define SD_SDMMC_FUNCTION_BUSY SD_SDIO_FUNCTION_BUSY +#define SD_SDMMC_FUNCTION_FAILED SD_SDIO_FUNCTION_FAILED +#define SD_SDMMC_UNKNOWN_FUNCTION SD_SDIO_UNKNOWN_FUNCTION +#define SD_CMD_SDMMC_SEN_OP_COND SD_CMD_SDIO_SEN_OP_COND +#define SD_CMD_SDMMC_RW_DIRECT SD_CMD_SDIO_RW_DIRECT +#define SD_CMD_SDMMC_RW_EXTENDED SD_CMD_SDIO_RW_EXTENDED +#define __HAL_SD_SDMMC_ENABLE __HAL_SD_SDIO_ENABLE +#define __HAL_SD_SDMMC_DISABLE __HAL_SD_SDIO_DISABLE +#define __HAL_SD_SDMMC_DMA_ENABLE __HAL_SD_SDIO_DMA_ENABLE +#define __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL +#define __HAL_SD_SDMMC_ENABLE_IT __HAL_SD_SDIO_ENABLE_IT +#define __HAL_SD_SDMMC_DISABLE_IT __HAL_SD_SDIO_DISABLE_IT +#define __HAL_SD_SDMMC_GET_FLAG __HAL_SD_SDIO_GET_FLAG +#define __HAL_SD_SDMMC_CLEAR_FLAG __HAL_SD_SDIO_CLEAR_FLAG +#define __HAL_SD_SDMMC_GET_IT __HAL_SD_SDIO_GET_IT +#define __HAL_SD_SDMMC_CLEAR_IT __HAL_SD_SDIO_CLEAR_IT +#define SDMMC_STATIC_FLAGS SDIO_STATIC_FLAGS +#define SDMMC_CMD0TIMEOUT SDIO_CMD0TIMEOUT +#define SD_SDMMC_SEND_IF_COND SD_SDIO_SEND_IF_COND +/* alias CMSIS */ +#define SDMMC1_IRQn SDIO_IRQn +#define SDMMC1_IRQHandler SDIO_IRQHandler +#endif + +#if defined(STM32F7) || defined(STM32L4) +#define SD_SDIO_DISABLED SD_SDMMC_DISABLED +#define SD_SDIO_FUNCTION_BUSY SD_SDMMC_FUNCTION_BUSY +#define SD_SDIO_FUNCTION_FAILED SD_SDMMC_FUNCTION_FAILED +#define SD_SDIO_UNKNOWN_FUNCTION SD_SDMMC_UNKNOWN_FUNCTION +#define SD_CMD_SDIO_SEN_OP_COND SD_CMD_SDMMC_SEN_OP_COND +#define SD_CMD_SDIO_RW_DIRECT SD_CMD_SDMMC_RW_DIRECT +#define SD_CMD_SDIO_RW_EXTENDED SD_CMD_SDMMC_RW_EXTENDED +#define __HAL_SD_SDIO_ENABLE __HAL_SD_SDMMC_ENABLE +#define __HAL_SD_SDIO_DISABLE __HAL_SD_SDMMC_DISABLE +#define __HAL_SD_SDIO_DMA_ENABLE __HAL_SD_SDMMC_DMA_ENABLE +#define __HAL_SD_SDIO_DMA_DISABL __HAL_SD_SDMMC_DMA_DISABLE +#define __HAL_SD_SDIO_ENABLE_IT __HAL_SD_SDMMC_ENABLE_IT +#define __HAL_SD_SDIO_DISABLE_IT __HAL_SD_SDMMC_DISABLE_IT +#define __HAL_SD_SDIO_GET_FLAG __HAL_SD_SDMMC_GET_FLAG +#define __HAL_SD_SDIO_CLEAR_FLAG __HAL_SD_SDMMC_CLEAR_FLAG +#define __HAL_SD_SDIO_GET_IT __HAL_SD_SDMMC_GET_IT +#define __HAL_SD_SDIO_CLEAR_IT __HAL_SD_SDMMC_CLEAR_IT +#define SDIO_STATIC_FLAGS SDMMC_STATIC_FLAGS +#define SDIO_CMD0TIMEOUT SDMMC_CMD0TIMEOUT +#define SD_SDIO_SEND_IF_COND SD_SDMMC_SEND_IF_COND +/* alias CMSIS for compatibilities */ +#define SDIO_IRQn SDMMC1_IRQn +#define SDIO_IRQHandler SDMMC1_IRQHandler +#endif + +#if defined(STM32F7) || defined(STM32F4) || defined(STM32F2) || defined(STM32L4) || defined(STM32H7) +#define HAL_SD_CardCIDTypedef HAL_SD_CardCIDTypeDef +#define HAL_SD_CardCSDTypedef HAL_SD_CardCSDTypeDef +#define HAL_SD_CardStatusTypedef HAL_SD_CardStatusTypeDef +#define HAL_SD_CardStateTypedef HAL_SD_CardStateTypeDef +#endif + +#if defined(STM32H7) || defined(STM32L5) +#define HAL_MMCEx_Read_DMADoubleBuffer0CpltCallback HAL_MMCEx_Read_DMADoubleBuf0CpltCallback +#define HAL_MMCEx_Read_DMADoubleBuffer1CpltCallback HAL_MMCEx_Read_DMADoubleBuf1CpltCallback +#define HAL_MMCEx_Write_DMADoubleBuffer0CpltCallback HAL_MMCEx_Write_DMADoubleBuf0CpltCallback +#define HAL_MMCEx_Write_DMADoubleBuffer1CpltCallback HAL_MMCEx_Write_DMADoubleBuf1CpltCallback +#define HAL_SDEx_Read_DMADoubleBuffer0CpltCallback HAL_SDEx_Read_DMADoubleBuf0CpltCallback +#define HAL_SDEx_Read_DMADoubleBuffer1CpltCallback HAL_SDEx_Read_DMADoubleBuf1CpltCallback +#define HAL_SDEx_Write_DMADoubleBuffer0CpltCallback HAL_SDEx_Write_DMADoubleBuf0CpltCallback +#define HAL_SDEx_Write_DMADoubleBuffer1CpltCallback HAL_SDEx_Write_DMADoubleBuf1CpltCallback +#define HAL_SD_DriveTransciver_1_8V_Callback HAL_SD_DriveTransceiver_1_8V_Callback +#endif +/** + * @} + */ + +/** @defgroup HAL_SMARTCARD_Aliased_Macros HAL SMARTCARD Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __SMARTCARD_ENABLE_IT __HAL_SMARTCARD_ENABLE_IT +#define __SMARTCARD_DISABLE_IT __HAL_SMARTCARD_DISABLE_IT +#define __SMARTCARD_ENABLE __HAL_SMARTCARD_ENABLE +#define __SMARTCARD_DISABLE __HAL_SMARTCARD_DISABLE +#define __SMARTCARD_DMA_REQUEST_ENABLE __HAL_SMARTCARD_DMA_REQUEST_ENABLE +#define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE + +#define __HAL_SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE +#define __SMARTCARD_GETCLOCKSOURCE SMARTCARD_GETCLOCKSOURCE + +#define IS_SMARTCARD_ONEBIT_SAMPLING IS_SMARTCARD_ONE_BIT_SAMPLE + +/** + * @} + */ + +/** @defgroup HAL_SMBUS_Aliased_Macros HAL SMBUS Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_SMBUS_RESET_CR1 SMBUS_RESET_CR1 +#define __HAL_SMBUS_RESET_CR2 SMBUS_RESET_CR2 +#define __HAL_SMBUS_GENERATE_START SMBUS_GENERATE_START +#define __HAL_SMBUS_GET_ADDR_MATCH SMBUS_GET_ADDR_MATCH +#define __HAL_SMBUS_GET_DIR SMBUS_GET_DIR +#define __HAL_SMBUS_GET_STOP_MODE SMBUS_GET_STOP_MODE +#define __HAL_SMBUS_GET_PEC_MODE SMBUS_GET_PEC_MODE +#define __HAL_SMBUS_GET_ALERT_ENABLED SMBUS_GET_ALERT_ENABLED +/** + * @} + */ + +/** @defgroup HAL_SPI_Aliased_Macros HAL SPI Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_SPI_1LINE_TX SPI_1LINE_TX +#define __HAL_SPI_1LINE_RX SPI_1LINE_RX +#define __HAL_SPI_RESET_CRC SPI_RESET_CRC + +/** + * @} + */ + +/** @defgroup HAL_UART_Aliased_Macros HAL UART Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE +#define __HAL_UART_MASK_COMPUTATION UART_MASK_COMPUTATION +#define __UART_GETCLOCKSOURCE UART_GETCLOCKSOURCE +#define __UART_MASK_COMPUTATION UART_MASK_COMPUTATION + +#define IS_UART_WAKEUPMETHODE IS_UART_WAKEUPMETHOD + +#define IS_UART_ONEBIT_SAMPLE IS_UART_ONE_BIT_SAMPLE +#define IS_UART_ONEBIT_SAMPLING IS_UART_ONE_BIT_SAMPLE + +/** + * @} + */ + + +/** @defgroup HAL_USART_Aliased_Macros HAL USART Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __USART_ENABLE_IT __HAL_USART_ENABLE_IT +#define __USART_DISABLE_IT __HAL_USART_DISABLE_IT +#define __USART_ENABLE __HAL_USART_ENABLE +#define __USART_DISABLE __HAL_USART_DISABLE + +#define __HAL_USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE +#define __USART_GETCLOCKSOURCE USART_GETCLOCKSOURCE + +/** + * @} + */ + +/** @defgroup HAL_USB_Aliased_Macros HAL USB Aliased Macros maintained for legacy purpose + * @{ + */ +#define USB_EXTI_LINE_WAKEUP USB_WAKEUP_EXTI_LINE + +#define USB_FS_EXTI_TRIGGER_RISING_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE +#define USB_FS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE +#define USB_FS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE +#define USB_FS_EXTI_LINE_WAKEUP USB_OTG_FS_WAKEUP_EXTI_LINE + +#define USB_HS_EXTI_TRIGGER_RISING_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE +#define USB_HS_EXTI_TRIGGER_FALLING_EDGE USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE +#define USB_HS_EXTI_TRIGGER_BOTH_EDGE USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE +#define USB_HS_EXTI_LINE_WAKEUP USB_OTG_HS_WAKEUP_EXTI_LINE + +#define __HAL_USB_EXTI_ENABLE_IT __HAL_USB_WAKEUP_EXTI_ENABLE_IT +#define __HAL_USB_EXTI_DISABLE_IT __HAL_USB_WAKEUP_EXTI_DISABLE_IT +#define __HAL_USB_EXTI_GET_FLAG __HAL_USB_WAKEUP_EXTI_GET_FLAG +#define __HAL_USB_EXTI_CLEAR_FLAG __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE +#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE +#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE + +#define __HAL_USB_FS_EXTI_ENABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT +#define __HAL_USB_FS_EXTI_DISABLE_IT __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT +#define __HAL_USB_FS_EXTI_GET_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG +#define __HAL_USB_FS_EXTI_CLEAR_FLAG __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE +#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE +#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE +#define __HAL_USB_FS_EXTI_GENERATE_SWIT __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT + +#define __HAL_USB_HS_EXTI_ENABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT +#define __HAL_USB_HS_EXTI_DISABLE_IT __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT +#define __HAL_USB_HS_EXTI_GET_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG +#define __HAL_USB_HS_EXTI_CLEAR_FLAG __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE +#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE +#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE +#define __HAL_USB_HS_EXTI_GENERATE_SWIT __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT + +#define HAL_PCD_ActiveRemoteWakeup HAL_PCD_ActivateRemoteWakeup +#define HAL_PCD_DeActiveRemoteWakeup HAL_PCD_DeActivateRemoteWakeup + +#define HAL_PCD_SetTxFiFo HAL_PCDEx_SetTxFiFo +#define HAL_PCD_SetRxFiFo HAL_PCDEx_SetRxFiFo +/** + * @} + */ + +/** @defgroup HAL_TIM_Aliased_Macros HAL TIM Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_TIM_SetICPrescalerValue TIM_SET_ICPRESCALERVALUE +#define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE + +#define TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE +#define TIM_GET_CLEAR_IT __HAL_TIM_CLEAR_IT + +#define __HAL_TIM_GET_ITSTATUS __HAL_TIM_GET_IT_SOURCE + +#define __HAL_TIM_DIRECTION_STATUS __HAL_TIM_IS_TIM_COUNTING_DOWN +#define __HAL_TIM_PRESCALER __HAL_TIM_SET_PRESCALER +#define __HAL_TIM_SetCounter __HAL_TIM_SET_COUNTER +#define __HAL_TIM_GetCounter __HAL_TIM_GET_COUNTER +#define __HAL_TIM_SetAutoreload __HAL_TIM_SET_AUTORELOAD +#define __HAL_TIM_GetAutoreload __HAL_TIM_GET_AUTORELOAD +#define __HAL_TIM_SetClockDivision __HAL_TIM_SET_CLOCKDIVISION +#define __HAL_TIM_GetClockDivision __HAL_TIM_GET_CLOCKDIVISION +#define __HAL_TIM_SetICPrescaler __HAL_TIM_SET_ICPRESCALER +#define __HAL_TIM_GetICPrescaler __HAL_TIM_GET_ICPRESCALER +#define __HAL_TIM_SetCompare __HAL_TIM_SET_COMPARE +#define __HAL_TIM_GetCompare __HAL_TIM_GET_COMPARE + +#define TIM_BREAKINPUTSOURCE_DFSDM TIM_BREAKINPUTSOURCE_DFSDM1 +/** + * @} + */ + +/** @defgroup HAL_ETH_Aliased_Macros HAL ETH Aliased Macros maintained for legacy purpose + * @{ + */ + +#define __HAL_ETH_EXTI_ENABLE_IT __HAL_ETH_WAKEUP_EXTI_ENABLE_IT +#define __HAL_ETH_EXTI_DISABLE_IT __HAL_ETH_WAKEUP_EXTI_DISABLE_IT +#define __HAL_ETH_EXTI_GET_FLAG __HAL_ETH_WAKEUP_EXTI_GET_FLAG +#define __HAL_ETH_EXTI_CLEAR_FLAG __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG +#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER +#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER +#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER + +#define ETH_PROMISCIOUSMODE_ENABLE ETH_PROMISCUOUS_MODE_ENABLE +#define ETH_PROMISCIOUSMODE_DISABLE ETH_PROMISCUOUS_MODE_DISABLE +#define IS_ETH_PROMISCIOUS_MODE IS_ETH_PROMISCUOUS_MODE +/** + * @} + */ + +/** @defgroup HAL_LTDC_Aliased_Macros HAL LTDC Aliased Macros maintained for legacy purpose + * @{ + */ +#define __HAL_LTDC_LAYER LTDC_LAYER +#define __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG +/** + * @} + */ + +/** @defgroup HAL_SAI_Aliased_Macros HAL SAI Aliased Macros maintained for legacy purpose + * @{ + */ +#define SAI_OUTPUTDRIVE_DISABLED SAI_OUTPUTDRIVE_DISABLE +#define SAI_OUTPUTDRIVE_ENABLED SAI_OUTPUTDRIVE_ENABLE +#define SAI_MASTERDIVIDER_ENABLED SAI_MASTERDIVIDER_ENABLE +#define SAI_MASTERDIVIDER_DISABLED SAI_MASTERDIVIDER_DISABLE +#define SAI_STREOMODE SAI_STEREOMODE +#define SAI_FIFOStatus_Empty SAI_FIFOSTATUS_EMPTY +#define SAI_FIFOStatus_Less1QuarterFull SAI_FIFOSTATUS_LESS1QUARTERFULL +#define SAI_FIFOStatus_1QuarterFull SAI_FIFOSTATUS_1QUARTERFULL +#define SAI_FIFOStatus_HalfFull SAI_FIFOSTATUS_HALFFULL +#define SAI_FIFOStatus_3QuartersFull SAI_FIFOSTATUS_3QUARTERFULL +#define SAI_FIFOStatus_Full SAI_FIFOSTATUS_FULL +#define IS_SAI_BLOCK_MONO_STREO_MODE IS_SAI_BLOCK_MONO_STEREO_MODE +#define SAI_SYNCHRONOUS_EXT SAI_SYNCHRONOUS_EXT_SAI1 +#define SAI_SYNCEXT_IN_ENABLE SAI_SYNCEXT_OUTBLOCKA_ENABLE +/** + * @} + */ + +/** @defgroup HAL_SPDIFRX_Aliased_Macros HAL SPDIFRX Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined(STM32H7) +#define HAL_SPDIFRX_ReceiveControlFlow HAL_SPDIFRX_ReceiveCtrlFlow +#define HAL_SPDIFRX_ReceiveControlFlow_IT HAL_SPDIFRX_ReceiveCtrlFlow_IT +#define HAL_SPDIFRX_ReceiveControlFlow_DMA HAL_SPDIFRX_ReceiveCtrlFlow_DMA +#endif +/** + * @} + */ + +/** @defgroup HAL_HRTIM_Aliased_Functions HAL HRTIM Aliased Functions maintained for legacy purpose + * @{ + */ +#if defined (STM32H7) || defined (STM32G4) || defined (STM32F3) +#define HAL_HRTIM_WaveformCounterStart_IT HAL_HRTIM_WaveformCountStart_IT +#define HAL_HRTIM_WaveformCounterStart_DMA HAL_HRTIM_WaveformCountStart_DMA +#define HAL_HRTIM_WaveformCounterStart HAL_HRTIM_WaveformCountStart +#define HAL_HRTIM_WaveformCounterStop_IT HAL_HRTIM_WaveformCountStop_IT +#define HAL_HRTIM_WaveformCounterStop_DMA HAL_HRTIM_WaveformCountStop_DMA +#define HAL_HRTIM_WaveformCounterStop HAL_HRTIM_WaveformCountStop +#endif +/** + * @} + */ + +/** @defgroup HAL_QSPI_Aliased_Macros HAL QSPI Aliased Macros maintained for legacy purpose + * @{ + */ +#if defined (STM32L4) || defined (STM32F4) || defined (STM32F7) || defined(STM32H7) +#define HAL_QPSI_TIMEOUT_DEFAULT_VALUE HAL_QSPI_TIMEOUT_DEFAULT_VALUE +#endif /* STM32L4 || STM32F4 || STM32F7 */ +/** + * @} + */ + +/** @defgroup HAL_PPP_Aliased_Macros HAL PPP Aliased Macros maintained for legacy purpose + * @{ + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32_HAL_LEGACY */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32_assert_template.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32_assert_template.h new file mode 100644 index 0000000..4ebffa1 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32_assert_template.h @@ -0,0 +1,57 @@ +/** + ****************************************************************************** + * @file stm32_assert.h + * @author MCD Application Team + * @brief STM32 assert template file. + * This file should be copied to the application folder and renamed + * to stm32_assert.h. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32_ASSERT_H +#define STM32_ASSERT_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Includes ------------------------------------------------------------------*/ +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT +/** + * @brief The assert_param macro is used for function's parameters check. + * @param expr If expr is false, it calls assert_failed function + * which reports the name of the source file and the source + * line number of the call that failed. + * If expr is true, it returns no value. + * @retval None + */ + #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ + void assert_failed(uint8_t* file, uint32_t line); +#else + #define assert_param(expr) ((void)0U) +#endif /* USE_FULL_ASSERT */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32_ASSERT_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h new file mode 100644 index 0000000..4e130d4 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h @@ -0,0 +1,689 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal.h + * @author MCD Application Team + * @brief This file contains all the functions prototypes for the HAL + * module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_H +#define STM32WBxx_HAL_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_conf.h" +#include "stm32wbxx_ll_system.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup HAL HAL + * @{ + */ + +/** @defgroup HAL_TICK_FREQ Tick Frequency + * @{ + */ +typedef enum +{ + HAL_TICK_FREQ_10HZ = 100U, + HAL_TICK_FREQ_100HZ = 10U, + HAL_TICK_FREQ_1KHZ = 1U, + HAL_TICK_FREQ_DEFAULT = HAL_TICK_FREQ_1KHZ +} HAL_TickFreqTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup HAL_Exported_Constants HAL Exported Constants + * @{ + */ + +/** @defgroup SYSCFG_Exported_Constants SYSCFG Exported Constants + * @{ + */ + +/** @defgroup SYSCFG_BootMode BOOT Mode + * @{ + */ +#define SYSCFG_BOOT_MAINFLASH LL_SYSCFG_REMAP_FLASH /*!< Main Flash memory mapped at 0x00000000 */ +#define SYSCFG_BOOT_SYSTEMFLASH LL_SYSCFG_REMAP_SYSTEMFLASH /*!< System Flash memory mapped at 0x00000000 */ +#define SYSCFG_BOOT_SRAM LL_SYSCFG_REMAP_SRAM /*!< SRAM1 mapped at 0x00000000 */ +#if defined(LL_SYSCFG_REMAP_QUADSPI) +#define SYSCFG_BOOT_QUADSPI LL_SYSCFG_REMAP_QUADSPI /*!< QUADSPI memory mapped at 0x00000000 */ +#endif +/** + * @} + */ + +/** @defgroup SYSCFG_FPU_Interrupts FPU Interrupts + * @{ + */ +#define SYSCFG_IT_FPU_IOC SYSCFG_CFGR1_FPU_IE_0 /*!< Floating Point Unit Invalid operation Interrupt */ +#define SYSCFG_IT_FPU_DZC SYSCFG_CFGR1_FPU_IE_1 /*!< Floating Point Unit Divide-by-zero Interrupt */ +#define SYSCFG_IT_FPU_UFC SYSCFG_CFGR1_FPU_IE_2 /*!< Floating Point Unit Underflow Interrupt */ +#define SYSCFG_IT_FPU_OFC SYSCFG_CFGR1_FPU_IE_3 /*!< Floating Point Unit Overflow Interrupt */ +#define SYSCFG_IT_FPU_IDC SYSCFG_CFGR1_FPU_IE_4 /*!< Floating Point Unit Input denormal Interrupt */ +#define SYSCFG_IT_FPU_IXC SYSCFG_CFGR1_FPU_IE_5 /*!< Floating Point Unit Inexact Interrupt */ + +/** + * @} + */ + +/** @defgroup SYSCFG_SRAM2WRP SRAM2 Page Write protection (0 to 31) + * @{ + */ +#define SYSCFG_SRAM2WRP_PAGE0 LL_SYSCFG_SRAM2WRP_PAGE0 /*!< SRAM2A Write protection page 0 */ +#define SYSCFG_SRAM2WRP_PAGE1 LL_SYSCFG_SRAM2WRP_PAGE1 /*!< SRAM2A Write protection page 1 */ +#define SYSCFG_SRAM2WRP_PAGE2 LL_SYSCFG_SRAM2WRP_PAGE2 /*!< SRAM2A Write protection page 2 */ +#define SYSCFG_SRAM2WRP_PAGE3 LL_SYSCFG_SRAM2WRP_PAGE3 /*!< SRAM2A Write protection page 3 */ +#define SYSCFG_SRAM2WRP_PAGE4 LL_SYSCFG_SRAM2WRP_PAGE4 /*!< SRAM2A Write protection page 4 */ +#define SYSCFG_SRAM2WRP_PAGE5 LL_SYSCFG_SRAM2WRP_PAGE5 /*!< SRAM2A Write protection page 5 */ +#define SYSCFG_SRAM2WRP_PAGE6 LL_SYSCFG_SRAM2WRP_PAGE6 /*!< SRAM2A Write protection page 6 */ +#define SYSCFG_SRAM2WRP_PAGE7 LL_SYSCFG_SRAM2WRP_PAGE7 /*!< SRAM2A Write protection page 7 */ +#define SYSCFG_SRAM2WRP_PAGE8 LL_SYSCFG_SRAM2WRP_PAGE8 /*!< SRAM2A Write protection page 8 */ +#define SYSCFG_SRAM2WRP_PAGE9 LL_SYSCFG_SRAM2WRP_PAGE9 /*!< SRAM2A Write protection page 9 */ +#define SYSCFG_SRAM2WRP_PAGE10 LL_SYSCFG_SRAM2WRP_PAGE10 /*!< SRAM2A Write protection page 10 */ +#define SYSCFG_SRAM2WRP_PAGE11 LL_SYSCFG_SRAM2WRP_PAGE11 /*!< SRAM2A Write protection page 11 */ +#define SYSCFG_SRAM2WRP_PAGE12 LL_SYSCFG_SRAM2WRP_PAGE12 /*!< SRAM2A Write protection page 12 */ +#define SYSCFG_SRAM2WRP_PAGE13 LL_SYSCFG_SRAM2WRP_PAGE13 /*!< SRAM2A Write protection page 13 */ +#define SYSCFG_SRAM2WRP_PAGE14 LL_SYSCFG_SRAM2WRP_PAGE14 /*!< SRAM2A Write protection page 14 */ +#define SYSCFG_SRAM2WRP_PAGE15 LL_SYSCFG_SRAM2WRP_PAGE15 /*!< SRAM2A Write protection page 15 */ +#define SYSCFG_SRAM2WRP_PAGE16 LL_SYSCFG_SRAM2WRP_PAGE16 /*!< SRAM2A Write protection page 16 */ +#define SYSCFG_SRAM2WRP_PAGE17 LL_SYSCFG_SRAM2WRP_PAGE17 /*!< SRAM2A Write protection page 17 */ +#define SYSCFG_SRAM2WRP_PAGE18 LL_SYSCFG_SRAM2WRP_PAGE18 /*!< SRAM2A Write protection page 18 */ +#define SYSCFG_SRAM2WRP_PAGE19 LL_SYSCFG_SRAM2WRP_PAGE19 /*!< SRAM2A Write protection page 19 */ +#define SYSCFG_SRAM2WRP_PAGE20 LL_SYSCFG_SRAM2WRP_PAGE20 /*!< SRAM2A Write protection page 20 */ +#define SYSCFG_SRAM2WRP_PAGE21 LL_SYSCFG_SRAM2WRP_PAGE21 /*!< SRAM2A Write protection page 21 */ +#define SYSCFG_SRAM2WRP_PAGE22 LL_SYSCFG_SRAM2WRP_PAGE22 /*!< SRAM2A Write protection page 22 */ +#define SYSCFG_SRAM2WRP_PAGE23 LL_SYSCFG_SRAM2WRP_PAGE23 /*!< SRAM2A Write protection page 23 */ +#define SYSCFG_SRAM2WRP_PAGE24 LL_SYSCFG_SRAM2WRP_PAGE24 /*!< SRAM2A Write protection page 24 */ +#define SYSCFG_SRAM2WRP_PAGE25 LL_SYSCFG_SRAM2WRP_PAGE25 /*!< SRAM2A Write protection page 25 */ +#define SYSCFG_SRAM2WRP_PAGE26 LL_SYSCFG_SRAM2WRP_PAGE26 /*!< SRAM2A Write protection page 26 */ +#define SYSCFG_SRAM2WRP_PAGE27 LL_SYSCFG_SRAM2WRP_PAGE27 /*!< SRAM2A Write protection page 27 */ +#define SYSCFG_SRAM2WRP_PAGE28 LL_SYSCFG_SRAM2WRP_PAGE28 /*!< SRAM2A Write protection page 28 */ +#define SYSCFG_SRAM2WRP_PAGE29 LL_SYSCFG_SRAM2WRP_PAGE29 /*!< SRAM2A Write protection page 29 */ +#define SYSCFG_SRAM2WRP_PAGE30 LL_SYSCFG_SRAM2WRP_PAGE30 /*!< SRAM2A Write protection page 30 */ +#define SYSCFG_SRAM2WRP_PAGE31 LL_SYSCFG_SRAM2WRP_PAGE31 /*!< SRAM2A Write protection page 31 */ + +/** + * @} + */ + +/** @defgroup SYSCFG_SRAM2WRP_32_63 SRAM2 Page Write protection (32 to 63) + * @{ + */ +#define SYSCFG_SRAM2WRP_PAGE32 LL_SYSCFG_SRAM2WRP_PAGE32 /*!< SRAM2B Write protection page 32 */ +#define SYSCFG_SRAM2WRP_PAGE33 LL_SYSCFG_SRAM2WRP_PAGE33 /*!< SRAM2B Write protection page 33 */ +#define SYSCFG_SRAM2WRP_PAGE34 LL_SYSCFG_SRAM2WRP_PAGE34 /*!< SRAM2B Write protection page 34 */ +#define SYSCFG_SRAM2WRP_PAGE35 LL_SYSCFG_SRAM2WRP_PAGE35 /*!< SRAM2B Write protection page 35 */ +#define SYSCFG_SRAM2WRP_PAGE36 LL_SYSCFG_SRAM2WRP_PAGE36 /*!< SRAM2B Write protection page 36 */ +#define SYSCFG_SRAM2WRP_PAGE37 LL_SYSCFG_SRAM2WRP_PAGE37 /*!< SRAM2B Write protection page 37 */ +#define SYSCFG_SRAM2WRP_PAGE38 LL_SYSCFG_SRAM2WRP_PAGE38 /*!< SRAM2B Write protection page 38 */ +#define SYSCFG_SRAM2WRP_PAGE39 LL_SYSCFG_SRAM2WRP_PAGE39 /*!< SRAM2B Write protection page 39 */ +#define SYSCFG_SRAM2WRP_PAGE40 LL_SYSCFG_SRAM2WRP_PAGE40 /*!< SRAM2B Write protection page 40 */ +#define SYSCFG_SRAM2WRP_PAGE41 LL_SYSCFG_SRAM2WRP_PAGE41 /*!< SRAM2B Write protection page 41 */ +#define SYSCFG_SRAM2WRP_PAGE42 LL_SYSCFG_SRAM2WRP_PAGE42 /*!< SRAM2B Write protection page 42 */ +#define SYSCFG_SRAM2WRP_PAGE43 LL_SYSCFG_SRAM2WRP_PAGE43 /*!< SRAM2B Write protection page 43 */ +#define SYSCFG_SRAM2WRP_PAGE44 LL_SYSCFG_SRAM2WRP_PAGE44 /*!< SRAM2B Write protection page 44 */ +#define SYSCFG_SRAM2WRP_PAGE45 LL_SYSCFG_SRAM2WRP_PAGE45 /*!< SRAM2B Write protection page 45 */ +#define SYSCFG_SRAM2WRP_PAGE46 LL_SYSCFG_SRAM2WRP_PAGE46 /*!< SRAM2B Write protection page 46 */ +#define SYSCFG_SRAM2WRP_PAGE47 LL_SYSCFG_SRAM2WRP_PAGE47 /*!< SRAM2B Write protection page 47 */ +#define SYSCFG_SRAM2WRP_PAGE48 LL_SYSCFG_SRAM2WRP_PAGE48 /*!< SRAM2B Write protection page 48 */ +#define SYSCFG_SRAM2WRP_PAGE49 LL_SYSCFG_SRAM2WRP_PAGE49 /*!< SRAM2B Write protection page 49 */ +#define SYSCFG_SRAM2WRP_PAGE50 LL_SYSCFG_SRAM2WRP_PAGE50 /*!< SRAM2B Write protection page 50 */ +#define SYSCFG_SRAM2WRP_PAGE51 LL_SYSCFG_SRAM2WRP_PAGE51 /*!< SRAM2B Write protection page 51 */ +#define SYSCFG_SRAM2WRP_PAGE52 LL_SYSCFG_SRAM2WRP_PAGE52 /*!< SRAM2B Write protection page 52 */ +#define SYSCFG_SRAM2WRP_PAGE53 LL_SYSCFG_SRAM2WRP_PAGE53 /*!< SRAM2B Write protection page 53 */ +#define SYSCFG_SRAM2WRP_PAGE54 LL_SYSCFG_SRAM2WRP_PAGE54 /*!< SRAM2B Write protection page 54 */ +#define SYSCFG_SRAM2WRP_PAGE55 LL_SYSCFG_SRAM2WRP_PAGE55 /*!< SRAM2B Write protection page 55 */ +#define SYSCFG_SRAM2WRP_PAGE56 LL_SYSCFG_SRAM2WRP_PAGE56 /*!< SRAM2B Write protection page 56 */ +#define SYSCFG_SRAM2WRP_PAGE57 LL_SYSCFG_SRAM2WRP_PAGE57 /*!< SRAM2B Write protection page 57 */ +#define SYSCFG_SRAM2WRP_PAGE58 LL_SYSCFG_SRAM2WRP_PAGE58 /*!< SRAM2B Write protection page 58 */ +#define SYSCFG_SRAM2WRP_PAGE59 LL_SYSCFG_SRAM2WRP_PAGE59 /*!< SRAM2B Write protection page 59 */ +#define SYSCFG_SRAM2WRP_PAGE60 LL_SYSCFG_SRAM2WRP_PAGE60 /*!< SRAM2B Write protection page 60 */ +#define SYSCFG_SRAM2WRP_PAGE61 LL_SYSCFG_SRAM2WRP_PAGE61 /*!< SRAM2B Write protection page 61 */ +#define SYSCFG_SRAM2WRP_PAGE62 LL_SYSCFG_SRAM2WRP_PAGE62 /*!< SRAM2B Write protection page 62 */ +#define SYSCFG_SRAM2WRP_PAGE63 LL_SYSCFG_SRAM2WRP_PAGE63 /*!< SRAM2B Write protection page 63 */ + +/** + * @} + */ + +#if defined(VREFBUF) +/** @defgroup SYSCFG_VREFBUF_VoltageScale VREFBUF Voltage Scale + * @{ + */ +#define SYSCFG_VREFBUF_VOLTAGE_SCALE0 LL_VREFBUF_VOLTAGE_SCALE0 /*!< Voltage reference scale 0 (VREF_OUT1) */ +#define SYSCFG_VREFBUF_VOLTAGE_SCALE1 LL_VREFBUF_VOLTAGE_SCALE1 /*!< Voltage reference scale 1 (VREF_OUT2) */ + +/** + * @} + */ + +/** @defgroup SYSCFG_VREFBUF_HighImpedance VREFBUF High Impedance + * @{ + */ +#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE 0x00000000U /*!< VREF_plus pin is internally connected to Voltage reference buffer output */ +#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE VREFBUF_CSR_HIZ /*!< VREF_plus pin is high impedance */ + +/** + * @} + */ +#endif /* VREFBUF */ + +/** @defgroup SYSCFG_SRAM_flags_definition SRAM Flags + * @{ + */ + +#define SYSCFG_FLAG_SRAM2_PE SYSCFG_CFGR2_SPF /*!< SRAM2 parity error */ +#define SYSCFG_FLAG_SRAM2_BUSY SYSCFG_SCSR_SRAM2BSY /*!< SRAM2 busy by erase operation */ + +/** + * @} + */ + +/** @defgroup SYSCFG_FastModePlus_GPIO Fast-mode Plus on GPIO + * @{ + */ + +/** @brief Fast-mode Plus driving capability on a specific GPIO + */ +#define SYSCFG_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast-mode Plus on PB6 */ +#define SYSCFG_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast-mode Plus on PB7 */ +#define SYSCFG_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast-mode Plus on PB8 */ +#define SYSCFG_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast-mode Plus on PB9 */ + +/** + * @} + */ + +/** @defgroup Secure_IP_Write_Access Secure IP Write Access + * @{ + */ +#if defined(LL_SYSCFG_SECURE_ACCESS_AES1) +#define HAL_SYSCFG_SECURE_ACCESS_AES1 LL_SYSCFG_SECURE_ACCESS_AES1 /*!< Enabling the security access of Advanced Encryption Standard 1 KEY[7:0] */ +#endif +#define HAL_SYSCFG_SECURE_ACCESS_AES2 LL_SYSCFG_SECURE_ACCESS_AES2 /*!< Enabling the security access of Advanced Encryption Standard 2 */ +#define HAL_SYSCFG_SECURE_ACCESS_PKA LL_SYSCFG_SECURE_ACCESS_PKA /*!< Enabling the security access of Public Key Accelerator */ +#define HAL_SYSCFG_SECURE_ACCESS_RNG LL_SYSCFG_SECURE_ACCESS_RNG /*!< Enabling the security access of Random Number Generator */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup HAL_Exported_Macros HAL Exported Macros + * @{ + */ + +/** @defgroup DBGMCU_Exported_Macros DBGMCU Exported Macros + * @{ + */ + +/** @brief Freeze and Unfreeze Peripherals in Debug mode + */ + +/** @defgroup DBGMCU_APBx_GRPx_STOP_IP DBGMCU CPU1 APBx GRPx STOP IP + * @{ + */ +#if defined(LL_DBGMCU_APB1_GRP1_TIM2_STOP) +#define __HAL_DBGMCU_FREEZE_TIM2() LL_DBGMCU_APB1_GRP1_FreezePeriph(LL_DBGMCU_APB1_GRP1_TIM2_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM2() LL_DBGMCU_APB1_GRP1_UnFreezePeriph(LL_DBGMCU_APB1_GRP1_TIM2_STOP) +#endif + +#if defined(LL_DBGMCU_APB1_GRP1_RTC_STOP) +#define __HAL_DBGMCU_FREEZE_RTC() LL_DBGMCU_APB1_GRP1_FreezePeriph(LL_DBGMCU_APB1_GRP1_RTC_STOP) +#define __HAL_DBGMCU_UNFREEZE_RTC() LL_DBGMCU_APB1_GRP1_UnFreezePeriph(LL_DBGMCU_APB1_GRP1_RTC_STOP) +#endif + +#if defined(LL_DBGMCU_APB1_GRP1_WWDG_STOP) +#define __HAL_DBGMCU_FREEZE_WWDG() LL_DBGMCU_APB1_GRP1_FreezePeriph(LL_DBGMCU_APB1_GRP1_WWDG_STOP) +#define __HAL_DBGMCU_UNFREEZE_WWDG() LL_DBGMCU_APB1_GRP1_UnFreezePeriph(LL_DBGMCU_APB1_GRP1_WWDG_STOP) +#endif + +#if defined(LL_DBGMCU_APB1_GRP1_IWDG_STOP) +#define __HAL_DBGMCU_FREEZE_IWDG() LL_DBGMCU_APB1_GRP1_FreezePeriph(LL_DBGMCU_APB1_GRP1_IWDG_STOP) +#define __HAL_DBGMCU_UNFREEZE_IWDG() LL_DBGMCU_APB1_GRP1_UnFreezePeriph(LL_DBGMCU_APB1_GRP1_IWDG_STOP) +#endif + +#if defined(LL_DBGMCU_APB1_GRP1_I2C1_STOP) +#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT() LL_DBGMCU_APB1_GRP1_FreezePeriph(LL_DBGMCU_APB1_GRP1_I2C1_STOP) +#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT() LL_DBGMCU_APB1_GRP1_UnFreezePeriph(LL_DBGMCU_APB1_GRP1_I2C1_STOP) +#endif + +#if defined(LL_DBGMCU_APB1_GRP1_I2C3_STOP) +#define __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT() LL_DBGMCU_APB1_GRP1_FreezePeriph(LL_DBGMCU_APB1_GRP1_I2C3_STOP) +#define __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT() LL_DBGMCU_APB1_GRP1_UnFreezePeriph(LL_DBGMCU_APB1_GRP1_I2C3_STOP) +#endif + +#if defined(LL_DBGMCU_APB1_GRP1_LPTIM1_STOP) +#define __HAL_DBGMCU_FREEZE_LPTIM1() LL_DBGMCU_APB1_GRP1_FreezePeriph(LL_DBGMCU_APB1_GRP1_LPTIM1_STOP) +#define __HAL_DBGMCU_UNFREEZE_LPTIM1() LL_DBGMCU_APB1_GRP1_UnFreezePeriph(LL_DBGMCU_APB1_GRP1_LPTIM1_STOP) +#endif + +#if defined(LL_DBGMCU_APB1_GRP2_LPTIM2_STOP) +#define __HAL_DBGMCU_FREEZE_LPTIM2() LL_DBGMCU_APB1_GRP2_FreezePeriph(LL_DBGMCU_APB1_GRP2_LPTIM2_STOP) +#define __HAL_DBGMCU_UNFREEZE_LPTIM2() LL_DBGMCU_APB1_GRP2_UnFreezePeriph(LL_DBGMCU_APB1_GRP2_LPTIM2_STOP) +#endif + +#if defined(LL_DBGMCU_APB2_GRP1_TIM1_STOP) +#define __HAL_DBGMCU_FREEZE_TIM1() LL_DBGMCU_APB2_GRP1_FreezePeriph(LL_DBGMCU_APB2_GRP1_TIM1_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM1() LL_DBGMCU_APB2_GRP1_UnFreezePeriph(LL_DBGMCU_APB2_GRP1_TIM1_STOP) +#endif + +#if defined(LL_DBGMCU_APB2_GRP1_TIM16_STOP) +#define __HAL_DBGMCU_FREEZE_TIM16() LL_DBGMCU_APB2_GRP1_FreezePeriph(LL_DBGMCU_APB2_GRP1_TIM16_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM16() LL_DBGMCU_APB2_GRP1_UnFreezePeriph(LL_DBGMCU_APB2_GRP1_TIM16_STOP) +#endif + +#if defined(LL_DBGMCU_APB2_GRP1_TIM17_STOP) +#define __HAL_DBGMCU_FREEZE_TIM17() LL_DBGMCU_APB2_GRP1_FreezePeriph(LL_DBGMCU_APB2_GRP1_TIM17_STOP) +#define __HAL_DBGMCU_UNFREEZE_TIM17() LL_DBGMCU_APB2_GRP1_UnFreezePeriph(LL_DBGMCU_APB2_GRP1_TIM17_STOP) +#endif + +/** + * @} + */ + +/** @defgroup DBGMCU_C2_APBx_GRPx_STOP_IP DBGMCU CPU2 APBx GRPx STOP IP + * @{ + */ +#if defined(LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP) +#define __HAL_C2_DBGMCU_FREEZE_TIM2() LL_C2_DBGMCU_APB1_GRP1_FreezePeriph(LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP) +#define __HAL_C2_DBGMCU_UNFREEZE_TIM2() LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph(LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP) +#endif + +#if defined(LL_C2_DBGMCU_APB1_GRP1_RTC_STOP) +#define __HAL_C2_DBGMCU_FREEZE_RTC() LL_C2_DBGMCU_APB1_GRP1_FreezePeriph(LL_C2_DBGMCU_APB1_GRP1_RTC_STOP) +#define __HAL_C2_DBGMCU_UNFREEZE_RTC() LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph(LL_C2_DBGMCU_APB1_GRP1_RTC_STOP) +#endif + +#if defined(LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP) +#define __HAL_C2_DBGMCU_FREEZE_IWDG() LL_C2_DBGMCU_APB1_GRP1_FreezePeriph(LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP) +#define __HAL_C2_DBGMCU_UNFREEZE_IWDG() LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph(LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP) +#endif + +#if defined(LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP) +#define __HAL_C2_DBGMCU_FREEZE_I2C1_TIMEOUT() LL_C2_DBGMCU_APB1_GRP1_FreezePeriph(LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP) +#define __HAL_C2_DBGMCU_UNFREEZE_I2C1_TIMEOUT() LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph(LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP) +#endif + +#if defined(LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP) +#define __HAL_C2_DBGMCU_FREEZE_I2C3_TIMEOUT() LL_C2_DBGMCU_APB1_GRP1_FreezePeriph(LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP) +#define __HAL_C2_DBGMCU_UNFREEZE_I2C3_TIMEOUT() LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph(LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP) +#endif + +#if defined(LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP) +#define __HAL_C2_DBGMCU_FREEZE_LPTIM1() LL_C2_DBGMCU_APB1_GRP1_FreezePeriph(LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP) +#define __HAL_C2_DBGMCU_UNFREEZE_LPTIM1() LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph(LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP) +#endif + +#if defined(LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP) +#define __HAL_C2_DBGMCU_FREEZE_LPTIM2() LL_C2_DBGMCU_APB1_GRP2_FreezePeriph(LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP) +#define __HAL_C2_DBGMCU_UNFREEZE_LPTIM2() LL_C2_DBGMCU_APB1_GRP2_UnFreezePeriph(LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP) +#endif + +#if defined(LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP) +#define __HAL_C2_DBGMCU_FREEZE_TIM1() LL_C2_DBGMCU_APB2_GRP1_FreezePeriph(LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP) +#define __HAL_C2_DBGMCU_UNFREEZE_TIM1() LL_C2_DBGMCU_APB2_GRP1_UnFreezePeriph(LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP) +#endif + +#if defined(LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP) +#define __HAL_C2_DBGMCU_FREEZE_TIM16() LL_C2_DBGMCU_APB2_GRP1_FreezePeriph(LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP) +#define __HAL_C2_DBGMCU_UNFREEZE_TIM16() LL_C2_DBGMCU_APB2_GRP1_UnFreezePeriph(LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP) +#endif + +#if defined(LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP) +#define __HAL_C2_DBGMCU_FREEZE_TIM17() LL_C2_DBGMCU_APB2_GRP1_FreezePeriph(LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP) +#define __HAL_C2_DBGMCU_UNFREEZE_TIM17() LL_C2_DBGMCU_APB2_GRP1_UnFreezePeriph(LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP) +#endif + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup SYSCFG_Exported_Macros SYSCFG Exported Macros + * @{ + */ + +/** @brief Main Flash memory mapped at 0x00000000 + */ +#define __HAL_SYSCFG_REMAPMEMORY_FLASH() LL_SYSCFG_SetRemapMemory(LL_SYSCFG_REMAP_FLASH) + +/** @brief System Flash memory mapped at 0x00000000 + */ +#define __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH() LL_SYSCFG_SetRemapMemory(LL_SYSCFG_REMAP_SYSTEMFLASH) + +/** @brief Embedded SRAM mapped at 0x00000000 + */ +#define __HAL_SYSCFG_REMAPMEMORY_SRAM() LL_SYSCFG_SetRemapMemory(LL_SYSCFG_REMAP_SRAM) + +#if defined(LL_SYSCFG_REMAP_QUADSPI) +/** @brief QUADSPI mapped at 0x00000000. + */ +#define __HAL_SYSCFG_REMAPMEMORY_QUADSPI() LL_SYSCFG_SetRemapMemory(LL_SYSCFG_REMAP_QUADSPI) +#endif + +/** + * @brief Return the boot mode as configured by user. + * @retval The boot mode as configured by user. The returned value can be one + * of the following values: + * @arg @ref SYSCFG_BOOT_MAINFLASH + * @arg @ref SYSCFG_BOOT_SYSTEMFLASH + * @arg @ref SYSCFG_BOOT_SRAM +#if defined(LL_SYSCFG_REMAP_QUADSPI) + * @arg @ref SYSCFG_BOOT_QUADSPI +#endif + */ +#define __HAL_SYSCFG_GET_BOOT_MODE() LL_SYSCFG_GetRemapMemory() + +/** @brief SRAM2 page 0 to 31 write protection enable macro + * @param __SRAM2WRP__ This parameter can be a combination of values of @ref SYSCFG_SRAM2WRP + * @note Write protection can only be disabled by a system reset + */ +/* Legacy define */ +#define __HAL_SYSCFG_SRAM2_WRP_1_31_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE +#define __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE(__SRAM2WRP__) do {assert_param(IS_SYSCFG_SRAM2WRP_PAGE((__SRAM2WRP__)));\ + LL_SYSCFG_EnableSRAM2PageWRP_0_31(__SRAM2WRP__);\ + }while(0) + +/** @brief SRAM2 page 32 to 63 write protection enable macro + * @param __SRAM2WRP__ This parameter can be a combination of values of @ref SYSCFG_SRAM2WRP_32_63 + * @note Write protection can only be disabled by a system reset + */ +#define __HAL_SYSCFG_SRAM2_WRP_32_63_ENABLE(__SRAM2WRP__) do {assert_param(IS_SYSCFG_SRAM2WRP_PAGE((__SRAM2WRP__)));\ + LL_SYSCFG_EnableSRAM2PageWRP_32_63(__SRAM2WRP__);\ + }while(0) + +/** @brief SRAM2 page write protection unlock prior to erase + * @note Writing a wrong key reactivates the write protection + */ +#define __HAL_SYSCFG_SRAM2_WRP_UNLOCK() LL_SYSCFG_UnlockSRAM2WRP() + +/** @brief SRAM2 erase + * @note __SYSCFG_GET_FLAG(SYSCFG_FLAG_SRAM2_BUSY) may be used to check end of erase + */ +#define __HAL_SYSCFG_SRAM2_ERASE() LL_SYSCFG_EnableSRAM2Erase() + +/** @brief Floating Point Unit interrupt enable/disable macros + * @param __INTERRUPT__ This parameter can be a value of @ref SYSCFG_FPU_Interrupts + */ +#define __HAL_SYSCFG_FPU_INTERRUPT_ENABLE(__INTERRUPT__) do {assert_param(IS_SYSCFG_FPU_INTERRUPT((__INTERRUPT__)));\ + SET_BIT(SYSCFG->CFGR1, (__INTERRUPT__));\ + }while(0) + +#define __HAL_SYSCFG_FPU_INTERRUPT_DISABLE(__INTERRUPT__) do {assert_param(IS_SYSCFG_FPU_INTERRUPT((__INTERRUPT__)));\ + CLEAR_BIT(SYSCFG->CFGR1, (__INTERRUPT__));\ + }while(0) + +/** @brief SYSCFG Break ECC lock. + * Enable and lock the connection of Flash ECC error connection to TIM1/16/17 Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + */ +#define __HAL_SYSCFG_BREAK_ECC_LOCK() LL_SYSCFG_SetTIMBreakInputs(LL_SYSCFG_TIMBREAK_ECC) + +/** @brief SYSCFG Break Cortex-M4 Lockup lock. + * Enable and lock the connection of Cortex-M4 LOCKUP (Hardfault) output to TIM1/16/17 Break input. + * @note The selected configuration is locked and can be unlocked only by system reset. + */ +#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK() LL_SYSCFG_SetTIMBreakInputs(LL_SYSCFG_TIMBREAK_LOCKUP) + +/** @brief SYSCFG Break PVD lock. + * Enable and lock the PVD connection to Timer1/16/17 Break input, as well as the PVDE and PLS[2:0] in the PWR_CR2 register. + * @note The selected configuration is locked and can be unlocked only by system reset. + */ +#define __HAL_SYSCFG_BREAK_PVD_LOCK() LL_SYSCFG_SetTIMBreakInputs(LL_SYSCFG_TIMBREAK_PVD) + +/** @brief SYSCFG Break SRAM2 parity lock. + * Enable and lock the SRAM2 parity error signal connection to TIM1/16/17 Break input. + * @note The selected configuration is locked and can be unlocked by system reset. + */ +#define __HAL_SYSCFG_BREAK_SRAM2PARITY_LOCK() LL_SYSCFG_SetTIMBreakInputs(LL_SYSCFG_TIMBREAK_SRAM2_PARITY) + +/** @brief Check SYSCFG flag is set or not. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref SYSCFG_FLAG_SRAM2_PE SRAM2 Parity Error Flag + * @arg @ref SYSCFG_FLAG_SRAM2_BUSY SRAM2 Erase Ongoing + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_SYSCFG_GET_FLAG(__FLAG__) ((((((__FLAG__) == SYSCFG_SCSR_SRAM2BSY)? SYSCFG->SCSR : SYSCFG->CFGR2) & (__FLAG__))!= 0U) ? 1U : 0U) + +/** @brief Set the SPF bit to clear the SRAM Parity Error Flag. + */ +#define __HAL_SYSCFG_CLEAR_FLAG() LL_SYSCFG_ClearFlag_SP() + +/** @brief Fast mode Plus driving capability enable/disable macros + * @param __FASTMODEPLUS__ This parameter can be a value of @ref SYSCFG_FastModePlus_GPIO + */ +#define __HAL_SYSCFG_FASTMODEPLUS_ENABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__))); \ + LL_SYSCFG_EnableFastModePlus(__FASTMODEPLUS__); \ + }while(0) + +#define __HAL_SYSCFG_FASTMODEPLUS_DISABLE(__FASTMODEPLUS__) do {assert_param(IS_SYSCFG_FASTMODEPLUS((__FASTMODEPLUS__))); \ + LL_SYSCFG_DisableFastModePlus(__FASTMODEPLUS__); \ + }while(0) + +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup HAL_Private_Macros HAL Private Macros + * @{ + */ + +/** @defgroup SYSCFG_Private_Macros SYSCFG Private Macros + * @{ + */ + +#define IS_SYSCFG_FPU_INTERRUPT(__INTERRUPT__) ((((__INTERRUPT__) & SYSCFG_IT_FPU_IOC) == SYSCFG_IT_FPU_IOC) || \ + (((__INTERRUPT__) & SYSCFG_IT_FPU_DZC) == SYSCFG_IT_FPU_DZC) || \ + (((__INTERRUPT__) & SYSCFG_IT_FPU_UFC) == SYSCFG_IT_FPU_UFC) || \ + (((__INTERRUPT__) & SYSCFG_IT_FPU_OFC) == SYSCFG_IT_FPU_OFC) || \ + (((__INTERRUPT__) & SYSCFG_IT_FPU_IDC) == SYSCFG_IT_FPU_IDC) || \ + (((__INTERRUPT__) & SYSCFG_IT_FPU_IXC) == SYSCFG_IT_FPU_IXC)) + +#define IS_SYSCFG_SRAM2WRP_PAGE(__PAGE__) (((__PAGE__) > 0U) && ((__PAGE__) <= 0xFFFFFFFFU)) + +#if defined(VREFBUF) +#define IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(__SCALE__) (((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE0) || \ + ((__SCALE__) == SYSCFG_VREFBUF_VOLTAGE_SCALE1)) + +#define IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(__VALUE__) (((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE) || \ + ((__VALUE__) == SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE)) + +#define IS_SYSCFG_VREFBUF_TRIMMING(__VALUE__) (((__VALUE__) > 0U) && ((__VALUE__) <= VREFBUF_CCR_TRIM)) +#endif + +#define IS_SYSCFG_FASTMODEPLUS(__PIN__) ((((__PIN__) & SYSCFG_FASTMODEPLUS_PB6) == SYSCFG_FASTMODEPLUS_PB6) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB7) == SYSCFG_FASTMODEPLUS_PB7) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB8) == SYSCFG_FASTMODEPLUS_PB8) || \ + (((__PIN__) & SYSCFG_FASTMODEPLUS_PB9) == SYSCFG_FASTMODEPLUS_PB9)) + +#if defined(LL_SYSCFG_SECURE_ACCESS_AES1) +#define IS_SYSCFG_SECURITY_ACCESS(__VALUE__) ((((__VALUE__) & HAL_SYSCFG_SECURE_ACCESS_AES1) == HAL_SYSCFG_SECURE_ACCESS_AES1) || \ + (((__VALUE__) & HAL_SYSCFG_SECURE_ACCESS_AES2) == HAL_SYSCFG_SECURE_ACCESS_AES2) || \ + (((__VALUE__) & HAL_SYSCFG_SECURE_ACCESS_PKA) == HAL_SYSCFG_SECURE_ACCESS_PKA) || \ + (((__VALUE__) & HAL_SYSCFG_SECURE_ACCESS_RNG) == HAL_SYSCFG_SECURE_ACCESS_RNG)) +#else +#define IS_SYSCFG_SECURITY_ACCESS(__VALUE__) ((((__VALUE__) & HAL_SYSCFG_SECURE_ACCESS_AES2) == HAL_SYSCFG_SECURE_ACCESS_AES2) || \ + (((__VALUE__) & HAL_SYSCFG_SECURE_ACCESS_PKA) == HAL_SYSCFG_SECURE_ACCESS_PKA) || \ + (((__VALUE__) & HAL_SYSCFG_SECURE_ACCESS_RNG) == HAL_SYSCFG_SECURE_ACCESS_RNG)) +#endif + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup HAL_Private_Macros HAL Private Macros + * @{ + */ +#define IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ) || \ + ((FREQ) == HAL_TICK_FREQ_100HZ) || \ + ((FREQ) == HAL_TICK_FREQ_1KHZ)) +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup HAL_Exported_Functions HAL Exported Functions + * @{ + */ + +/** @defgroup HAL_Exported_Functions_Group1 HAL Initialization and Configuration functions + * @{ + */ + +/* Initialization and Configuration functions ******************************/ +HAL_StatusTypeDef HAL_Init(void); +HAL_StatusTypeDef HAL_DeInit(void); +void HAL_MspInit(void); +void HAL_MspDeInit(void); + +HAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority); + +/** + * @} + */ + +/** @defgroup HAL_Exported_Functions_Group2 HAL Control functions + * @{ + */ + +/* Peripheral Control functions ************************************************/ +void HAL_IncTick(void); +void HAL_Delay(uint32_t Delay); +uint32_t HAL_GetTick(void); +uint32_t HAL_GetTickPrio(void); +HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq); +HAL_TickFreqTypeDef HAL_GetTickFreq(void); +void HAL_SuspendTick(void); +void HAL_ResumeTick(void); +uint32_t HAL_GetHalVersion(void); +uint32_t HAL_GetREVID(void); +uint32_t HAL_GetDEVID(void); +uint32_t HAL_GetUIDw0(void); +uint32_t HAL_GetUIDw1(void); +uint32_t HAL_GetUIDw2(void); + +/** + * @} + */ + +/** @defgroup HAL_Exported_Functions_Group3 HAL Debug functions + * @{ + */ + +/* DBGMCU Peripheral Control functions *****************************************/ +void HAL_DBGMCU_EnableDBGSleepMode(void); +void HAL_DBGMCU_DisableDBGSleepMode(void); +void HAL_DBGMCU_EnableDBGStopMode(void); +void HAL_DBGMCU_DisableDBGStopMode(void); +void HAL_DBGMCU_EnableDBGStandbyMode(void); +void HAL_DBGMCU_DisableDBGStandbyMode(void); +/** + * @} + */ + +/* Exported variables ---------------------------------------------------------*/ +/** @addtogroup HAL_Exported_Variables + * @{ + */ +extern __IO uint32_t uwTick; +extern uint32_t uwTickPrio; +extern HAL_TickFreqTypeDef uwTickFreq; +/** + * @} + */ + +/** @addtogroup HAL_Exported_Functions_Group4 HAL System Configuration functions + * @{ + */ + +/* SYSCFG Control functions ****************************************************/ +void HAL_SYSCFG_SRAM2Erase(void); +void HAL_SYSCFG_DisableSRAMFetch(void); +uint32_t HAL_SYSCFG_IsEnabledSRAMFetch(void); + +#if defined(VREFBUF) +void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling); +void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode); +void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue); +HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void); +void HAL_SYSCFG_DisableVREFBUF(void); +#endif + +void HAL_SYSCFG_EnableIOBooster(void); +void HAL_SYSCFG_DisableIOBooster(void); +void HAL_SYSCFG_EnableIOVdd(void); +void HAL_SYSCFG_DisableIOVdd(void); + +void HAL_SYSCFG_EnableSecurityAccess(uint32_t SecurityAccess); +void HAL_SYSCFG_DisableSecurityAccess(uint32_t SecurityAccess); +uint32_t HAL_SYSCFG_IsEnabledSecurityAccess(uint32_t SecurityAccess); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_adc.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_adc.h new file mode 100644 index 0000000..0968ba9 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_adc.h @@ -0,0 +1,1676 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_adc.h + * @author MCD Application Team + * @brief Header file of ADC HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_ADC_H +#define STM32WBxx_HAL_ADC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/* Include low level driver */ +#include "stm32wbxx_ll_adc.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup ADC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup ADC_Exported_Types ADC Exported Types + * @{ + */ + +/** + * @brief ADC group regular oversampling structure definition + */ +typedef struct +{ + uint32_t Ratio; /*!< Configures the oversampling ratio. + This parameter can be a value of @ref ADC_HAL_EC_OVS_RATIO */ + + uint32_t RightBitShift; /*!< Configures the division coefficient for the Oversampler. + This parameter can be a value of @ref ADC_HAL_EC_OVS_SHIFT */ + + uint32_t TriggeredMode; /*!< Selects the regular triggered oversampling mode. + This parameter can be a value of @ref ADC_HAL_EC_OVS_DISCONT_MODE */ + + uint32_t OversamplingStopReset; /*!< Selects the regular oversampling mode. + The oversampling is either temporary stopped or reset upon an injected + sequence interruption. + If oversampling is enabled on both regular and injected groups, this parameter + is discarded and forced to setting "ADC_REGOVERSAMPLING_RESUMED_MODE" + (the oversampling buffer is zeroed during injection sequence). + This parameter can be a value of @ref ADC_HAL_EC_OVS_SCOPE_REG */ + +} ADC_OversamplingTypeDef; + +/** + * @brief Structure definition of ADC instance and ADC group regular. + * @note Parameters of this structure are shared within 2 scopes: + * - Scope entire ADC (affects ADC groups regular and injected): ClockPrescaler, Resolution, DataAlign, + * ScanConvMode, EOCSelection, LowPowerAutoWait. + * - Scope ADC group regular: ContinuousConvMode, NbrOfConversion, DiscontinuousConvMode, NbrOfDiscConversion, + * ExternalTrigConv, ExternalTrigConvEdge, DMAContinuousRequests, Overrun, OversamplingMode, Oversampling. + * @note The setting of these parameters by function HAL_ADC_Init() is conditioned to ADC state. + * ADC state can be either: + * - For all parameters: ADC disabled + * - For all parameters except 'LowPowerAutoWait', 'DMAContinuousRequests' and 'Oversampling': ADC enabled without conversion on going on group regular. + * - For parameters 'LowPowerAutoWait' and 'DMAContinuousRequests': ADC enabled without conversion on going on groups regular and injected. + * If ADC is not in the appropriate state to modify some parameters, these parameters setting is bypassed + * without error reporting (as it can be the expected behavior in case of intended action to update another parameter + * (which fulfills the ADC state condition) on the fly). + */ +typedef struct +{ + uint32_t ClockPrescaler; /*!< Select ADC clock source (synchronous clock derived from APB clock or asynchronous clock derived from system clock or PLL (Refer to reference manual for list of clocks available)) and clock prescaler. + This parameter can be a value of @ref ADC_HAL_EC_COMMON_CLOCK_SOURCE. + Note: The ADC clock configuration is common to all ADC instances. + Note: ADC clock source and prescaler must be selected in function of system clock to not exceed ADC maximum frequency, depending on devices. + Example: STM32WB55xx ADC maximum frequency is 64MHz (corresponding to 4.27Msmp/s maximum) + Example: STM32WB50xx ADC maximum frequency is 32MHz (corresponding to 2.13Msmp/s maximum) + For ADC maximum frequency, refer to datasheet of the selected device. + Note: In case of usage of channels on injected group, ADC frequency should be lower than AHB clock frequency /4 for resolution 12 or 10 bits, + AHB clock frequency /3 for resolution 8 bits, AHB clock frequency /2 for resolution 6 bits. + Note: In case of synchronous clock mode based on HCLK/1, the configuration must be enabled only + if the system clock has a 50% duty clock cycle (APB prescaler configured inside RCC + must be bypassed and PCLK clock must have 50% duty cycle). Refer to reference manual for details. + Note: In case of usage of asynchronous clock, the selected clock must be preliminarily enabled at RCC top level. + Note: This parameter can be modified only if all ADC instances are disabled. */ + + uint32_t Resolution; /*!< Configure the ADC resolution. + This parameter can be a value of @ref ADC_HAL_EC_RESOLUTION */ + + uint32_t DataAlign; /*!< Specify ADC data alignment in conversion data register (right or left). + Refer to reference manual for alignments formats versus resolutions. + This parameter can be a value of @ref ADC_HAL_EC_DATA_ALIGN */ + + uint32_t ScanConvMode; /*!< Configure the sequencer of ADC groups regular and injected. + This parameter can be associated to parameter 'DiscontinuousConvMode' to have main sequence subdivided in successive parts. + If disabled: Conversion is performed in single mode (one channel converted, the one defined in rank 1). + Parameters 'NbrOfConversion' and 'InjectedNbrOfConversion' are discarded (equivalent to set to 1). + If enabled: Conversions are performed in sequence mode (multiple ranks defined by 'NbrOfConversion' or 'InjectedNbrOfConversion' and rank of each channel in sequencer). + Scan direction is upward: from rank 1 to rank 'n'. + This parameter can be a value of @ref ADC_Scan_mode */ + + uint32_t EOCSelection; /*!< Specify which EOC (End Of Conversion) flag is used for conversion by polling and interruption: end of unitary conversion or end of sequence conversions. + This parameter can be a value of @ref ADC_EOCSelection. */ + + FunctionalState LowPowerAutoWait; /*!< Select the dynamic low power Auto Delay: new conversion start only when the previous + conversion (for ADC group regular) or previous sequence (for ADC group injected) has been retrieved by user software, + using function HAL_ADC_GetValue() or HAL_ADCEx_InjectedGetValue(). + This feature automatically adapts the frequency of ADC conversions triggers to the speed of the system that reads the data. Moreover, this avoids risk of overrun + for low frequency applications. + This parameter can be set to ENABLE or DISABLE. + Note: It is not recommended to use with interruption or DMA (HAL_ADC_Start_IT(), HAL_ADC_Start_DMA()) since these modes have to clear immediately the EOC flag (by CPU to free the IRQ pending event or by DMA). + Auto wait will work but fort a very short time, discarding its intended benefit (except specific case of high load of CPU or DMA transfers which can justify usage of auto wait). + Do use with polling: 1. Start conversion with HAL_ADC_Start(), 2. Later on, when ADC conversion data is needed: + use HAL_ADC_PollForConversion() to ensure that conversion is completed and HAL_ADC_GetValue() to retrieve conversion result and trig another conversion start. + (in case of usage of ADC group injected, use the equivalent functions HAL_ADCExInjected_Start(), HAL_ADCEx_InjectedGetValue(), ...). */ + + FunctionalState ContinuousConvMode; /*!< Specify whether the conversion is performed in single mode (one conversion) or continuous mode for ADC group regular, + after the first ADC conversion start trigger occurred (software start or external trigger). + This parameter can be set to ENABLE or DISABLE. */ + + uint32_t NbrOfConversion; /*!< Specify the number of ranks that will be converted within the regular group sequencer. + To use the regular group sequencer and convert several ranks, parameter 'ScanConvMode' must be enabled. + This parameter must be a number between Min_Data = 1 and Max_Data = 16. + Note: This parameter must be modified when no conversion is on going on regular group (ADC disabled, or ADC enabled without + continuous mode or external trigger that could launch a conversion). */ + + FunctionalState DiscontinuousConvMode; /*!< Specify whether the conversions sequence of ADC group regular is performed in Complete-sequence/Discontinuous-sequence + (main sequence subdivided in successive parts). + Discontinuous mode is used only if sequencer is enabled (parameter 'ScanConvMode'). If sequencer is disabled, this parameter is discarded. + Discontinuous mode can be enabled only if continuous mode is disabled. If continuous mode is enabled, this parameter setting is discarded. + This parameter can be set to ENABLE or DISABLE. */ + + uint32_t NbrOfDiscConversion; /*!< Specifies the number of discontinuous conversions in which the main sequence of ADC group regular (parameter NbrOfConversion) will be subdivided. + If parameter 'DiscontinuousConvMode' is disabled, this parameter is discarded. + This parameter must be a number between Min_Data = 1 and Max_Data = 8. */ + + uint32_t ExternalTrigConv; /*!< Select the external event source used to trigger ADC group regular conversion start. + If set to ADC_SOFTWARE_START, external triggers are disabled and software trigger is used instead. + This parameter can be a value of @ref ADC_regular_external_trigger_source. + Caution: external trigger source is common to all ADC instances. */ + + uint32_t ExternalTrigConvEdge; /*!< Select the external event edge used to trigger ADC group regular conversion start. + If trigger source is set to ADC_SOFTWARE_START, this parameter is discarded. + This parameter can be a value of @ref ADC_regular_external_trigger_edge */ + + FunctionalState DMAContinuousRequests; /*!< Specify whether the DMA requests are performed in one shot mode (DMA transfer stops when number of conversions is reached) + or in continuous mode (DMA transfer unlimited, whatever number of conversions). + This parameter can be set to ENABLE or DISABLE. + Note: In continuous mode, DMA must be configured in circular mode. Otherwise an overrun will be triggered when DMA buffer maximum pointer is reached. */ + + uint32_t Overrun; /*!< Select the behavior in case of overrun: data overwritten or preserved (default). + This parameter applies to ADC group regular only. + This parameter can be a value of @ref ADC_HAL_EC_REG_OVR_DATA_BEHAVIOR. + Note: In case of overrun set to data preserved and usage with programming model with interruption (HAL_Start_IT()): ADC IRQ handler has to clear + end of conversion flags, this induces the release of the preserved data. If needed, this data can be saved in function + HAL_ADC_ConvCpltCallback(), placed in user program code (called before end of conversion flags clear). + Note: Error reporting with respect to the conversion mode: + - Usage with ADC conversion by polling for event or interruption: Error is reported only if overrun is set to data preserved. If overrun is set to data + overwritten, user can willingly not read all the converted data, this is not considered as an erroneous case. + - Usage with ADC conversion by DMA: Error is reported whatever overrun setting (DMA is expected to process all data from data register). */ + + FunctionalState OversamplingMode; /*!< Specify whether the oversampling feature is enabled or disabled. + This parameter can be set to ENABLE or DISABLE. + Note: This parameter can be modified only if there is no conversion is ongoing on ADC groups regular and injected */ + + ADC_OversamplingTypeDef Oversampling; /*!< Specify the Oversampling parameters. + Caution: this setting overwrites the previous oversampling configuration if oversampling is already enabled. */ + +} ADC_InitTypeDef; + +/** + * @brief Structure definition of ADC channel for regular group + * @note The setting of these parameters by function HAL_ADC_ConfigChannel() is conditioned to ADC state. + * ADC state can be either: + * - For all parameters: ADC disabled (this is the only possible ADC state to modify parameter 'SingleDiff') + * - For all except parameters 'SamplingTime', 'Offset', 'OffsetNumber': ADC enabled without conversion on going on regular group. + * - For parameters 'SamplingTime', 'Offset', 'OffsetNumber': ADC enabled without conversion on going on regular and injected groups. + * If ADC is not in the appropriate state to modify some parameters, these parameters setting is bypassed + * without error reporting (as it can be the expected behavior in case of intended action to update another parameter (which fulfills the ADC state condition) + * on the fly). + */ +typedef struct +{ + uint32_t Channel; /*!< Specify the channel to configure into ADC regular group. + This parameter can be a value of @ref ADC_HAL_EC_CHANNEL + Note: Depending on devices and ADC instances, some channels may not be available on device package pins. Refer to device datasheet for channels availability. */ + + uint32_t Rank; /*!< Specify the rank in the regular group sequencer. + This parameter can be a value of @ref ADC_HAL_EC_REG_SEQ_RANKS + Note: to disable a channel or change order of conversion sequencer, rank containing a previous channel setting can be overwritten by + the new channel setting (or parameter number of conversions adjusted) */ + + uint32_t SamplingTime; /*!< Sampling time value to be set for the selected channel. + Unit: ADC clock cycles + Conversion time is the addition of sampling time and processing time + (12.5 ADC clock cycles at ADC resolution 12 bits, 10.5 cycles at 10 bits, 8.5 cycles at 8 bits, 6.5 cycles at 6 bits). + This parameter can be a value of @ref ADC_HAL_EC_CHANNEL_SAMPLINGTIME + Caution: This parameter applies to a channel that can be used into regular and/or injected group. + It overwrites the last setting. + Note: In case of usage of internal measurement channels (VrefInt/Vbat/TempSensor), + sampling time constraints must be respected (sampling time can be adjusted in function of ADC clock frequency and sampling time setting) + Refer to device datasheet for timings values. */ + + uint32_t SingleDiff; /*!< Select single-ended or differential input. + In differential mode: Differential measurement is carried out between the selected channel 'i' (positive input) and channel 'i+1' (negative input). + Only channel 'i' has to be configured, channel 'i+1' is configured automatically. + This parameter must be a value of @ref ADC_HAL_EC_CHANNEL_SINGLE_DIFF_ENDING + Caution: This parameter applies to a channel that can be used in a regular and/or injected group. + It overwrites the last setting. + Note: Refer to Reference Manual to ensure the selected channel is available in differential mode. + Note: When configuring a channel 'i' in differential mode, the channel 'i+1' is not usable separately. + Note: This parameter must be modified when ADC is disabled (before ADC start conversion or after ADC stop conversion). + If ADC is enabled, this parameter setting is bypassed without error reporting (as it can be the expected behavior in case + of another parameter update on the fly) */ + + uint32_t OffsetNumber; /*!< Select the offset number + This parameter can be a value of @ref ADC_HAL_EC_OFFSET_NB + Caution: Only one offset is allowed per channel. This parameter overwrites the last setting. */ + + uint32_t Offset; /*!< Define the offset to be subtracted from the raw converted data. + Offset value must be a positive number. + Depending of ADC resolution selected (12, 10, 8 or 6 bits), this parameter must be a number between Min_Data = 0x000 and Max_Data = 0xFFF, + 0x3FF, 0xFF or 0x3F respectively. + Note: This parameter must be modified when no conversion is on going on both regular and injected groups (ADC disabled, or ADC enabled + without continuous mode or external trigger that could launch a conversion). */ + +} ADC_ChannelConfTypeDef; + +/** + * @brief Structure definition of ADC analog watchdog + * @note The setting of these parameters by function HAL_ADC_AnalogWDGConfig() is conditioned to ADC state. + * ADC state can be either: + * - For all parameters: ADC disabled or ADC enabled without conversion on going on ADC groups regular and injected. + */ +typedef struct +{ + uint32_t WatchdogNumber; /*!< Select which ADC analog watchdog is monitoring the selected channel. + For Analog Watchdog 1: Only 1 channel can be monitored (or overall group of channels by setting parameter 'WatchdogMode') + For Analog Watchdog 2 and 3: Several channels can be monitored (by successive calls of 'HAL_ADC_AnalogWDGConfig()' for each channel) + This parameter can be a value of @ref ADC_HAL_EC_AWD_NUMBER. */ + + uint32_t WatchdogMode; /*!< Configure the ADC analog watchdog mode: single/all/none channels. + For Analog Watchdog 1: Configure the ADC analog watchdog mode: single channel or all channels, ADC groups regular and-or injected. + For Analog Watchdog 2 and 3: Several channels can be monitored by applying successively the AWD init structure. Channels on ADC group regular and injected are not differentiated: Set value 'ADC_ANALOGWATCHDOG_SINGLE_xxx' to monitor 1 channel, value 'ADC_ANALOGWATCHDOG_ALL_xxx' to monitor all channels, 'ADC_ANALOGWATCHDOG_NONE' to monitor no channel. + This parameter can be a value of @ref ADC_analog_watchdog_mode. */ + + uint32_t Channel; /*!< Select which ADC channel to monitor by analog watchdog. + For Analog Watchdog 1: this parameter has an effect only if parameter 'WatchdogMode' is configured on single channel (only 1 channel can be monitored). + For Analog Watchdog 2 and 3: Several channels can be monitored. To use this feature, call successively the function HAL_ADC_AnalogWDGConfig() for each channel to be added (or removed with value 'ADC_ANALOGWATCHDOG_NONE'). + This parameter can be a value of @ref ADC_HAL_EC_CHANNEL. */ + + FunctionalState ITMode; /*!< Specify whether the analog watchdog is configured in interrupt or polling mode. + This parameter can be set to ENABLE or DISABLE */ + + uint32_t HighThreshold; /*!< Configure the ADC analog watchdog High threshold value. + Depending of ADC resolution selected (12, 10, 8 or 6 bits), this parameter must be a number + between Min_Data = 0x000 and Max_Data = 0xFFF, 0x3FF, 0xFF or 0x3F respectively. + Note: Analog watchdog 2 and 3 are limited to a resolution of 8 bits: if ADC resolution is 12 bits + the 4 LSB are ignored, if ADC resolution is 10 bits the 2 LSB are ignored. + Note: If ADC oversampling is enabled, ADC analog watchdog thresholds are + impacted: the comparison of analog watchdog thresholds is done on + oversampling final computation (after ratio and shift application): + ADC data register bitfield [15:4] (12 most significant bits). */ + + uint32_t LowThreshold; /*!< Configures the ADC analog watchdog Low threshold value. + Depending of ADC resolution selected (12, 10, 8 or 6 bits), this parameter must be a number + between Min_Data = 0x000 and Max_Data = 0xFFF, 0x3FF, 0xFF or 0x3F respectively. + Note: Analog watchdog 2 and 3 are limited to a resolution of 8 bits: if ADC resolution is 12 bits + the 4 LSB are ignored, if ADC resolution is 10 bits the 2 LSB are ignored. + Note: If ADC oversampling is enabled, ADC analog watchdog thresholds are + impacted: the comparison of analog watchdog thresholds is done on + oversampling final computation (after ratio and shift application): + ADC data register bitfield [15:4] (12 most significant bits). */ +} ADC_AnalogWDGConfTypeDef; + +/** + * @brief ADC group injected contexts queue configuration + * @note Structure intended to be used only through structure "ADC_HandleTypeDef" + */ +typedef struct +{ + uint32_t ContextQueue; /*!< Injected channel configuration context: build-up over each + HAL_ADCEx_InjectedConfigChannel() call to finally initialize + JSQR register at HAL_ADCEx_InjectedConfigChannel() last call */ + + uint32_t ChannelCount; /*!< Number of channels in the injected sequence */ +} ADC_InjectionConfigTypeDef; + +/** @defgroup ADC_States ADC States + * @{ + */ + +/** + * @brief HAL ADC state machine: ADC states definition (bitfields) + * @note ADC state machine is managed by bitfields, state must be compared + * with bit by bit. + * For example: + * " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) " + * " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD1) != 0UL) " + */ +/* States of ADC global scope */ +#define HAL_ADC_STATE_RESET (0x00000000UL) /*!< ADC not yet initialized or disabled */ +#define HAL_ADC_STATE_READY (0x00000001UL) /*!< ADC peripheral ready for use */ +#define HAL_ADC_STATE_BUSY_INTERNAL (0x00000002UL) /*!< ADC is busy due to an internal process (initialization, calibration) */ +#define HAL_ADC_STATE_TIMEOUT (0x00000004UL) /*!< TimeOut occurrence */ + +/* States of ADC errors */ +#define HAL_ADC_STATE_ERROR_INTERNAL (0x00000010UL) /*!< Internal error occurrence */ +#define HAL_ADC_STATE_ERROR_CONFIG (0x00000020UL) /*!< Configuration error occurrence */ +#define HAL_ADC_STATE_ERROR_DMA (0x00000040UL) /*!< DMA error occurrence */ + +/* States of ADC group regular */ +#define HAL_ADC_STATE_REG_BUSY (0x00000100UL) /*!< A conversion on ADC group regular is ongoing or can occur (either by continuous mode, + external trigger, low power auto power-on (if feature available), multimode ADC master control (if feature available)) */ +#define HAL_ADC_STATE_REG_EOC (0x00000200UL) /*!< Conversion data available on group regular */ +#define HAL_ADC_STATE_REG_OVR (0x00000400UL) /*!< Overrun occurrence */ +#define HAL_ADC_STATE_REG_EOSMP (0x00000800UL) /*!< Not available on this STM32 serie: End Of Sampling flag raised */ + +/* States of ADC group injected */ +#define HAL_ADC_STATE_INJ_BUSY (0x00001000UL) /*!< A conversion on ADC group injected is ongoing or can occur (either by auto-injection mode, + external trigger, low power auto power-on (if feature available), multimode ADC master control (if feature available)) */ +#define HAL_ADC_STATE_INJ_EOC (0x00002000UL) /*!< Conversion data available on group injected */ +#define HAL_ADC_STATE_INJ_JQOVF (0x00004000UL) /*!< Injected queue overflow occurrence */ + +/* States of ADC analog watchdogs */ +#define HAL_ADC_STATE_AWD1 (0x00010000UL) /*!< Out-of-window occurrence of ADC analog watchdog 1 */ +#define HAL_ADC_STATE_AWD2 (0x00020000UL) /*!< Out-of-window occurrence of ADC analog watchdog 2 */ +#define HAL_ADC_STATE_AWD3 (0x00040000UL) /*!< Out-of-window occurrence of ADC analog watchdog 3 */ + +/* States of ADC multi-mode */ +#define HAL_ADC_STATE_MULTIMODE_SLAVE (0x00100000UL) /*!< Not available on this STM32 serie: ADC in multimode slave state, controlled by another ADC master (when feature available) */ + + +/** + * @} + */ + +/** + * @brief ADC handle Structure definition + */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) +typedef struct __ADC_HandleTypeDef +#else +typedef struct +#endif +{ + ADC_TypeDef *Instance; /*!< Register base address */ + ADC_InitTypeDef Init; /*!< ADC initialization parameters and regular conversions setting */ + DMA_HandleTypeDef *DMA_Handle; /*!< Pointer DMA Handler */ + HAL_LockTypeDef Lock; /*!< ADC locking object */ + __IO uint32_t State; /*!< ADC communication state (bitmap of ADC states) */ + __IO uint32_t ErrorCode; /*!< ADC Error code */ + ADC_InjectionConfigTypeDef InjectionConfig ; /*!< ADC injected channel configuration build-up structure */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + void (* ConvCpltCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC conversion complete callback */ + void (* ConvHalfCpltCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC conversion DMA half-transfer callback */ + void (* LevelOutOfWindowCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC analog watchdog 1 callback */ + void (* ErrorCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC error callback */ + void (* InjectedConvCpltCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC group injected conversion complete callback */ + void (* InjectedQueueOverflowCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC group injected context queue overflow callback */ + void (* LevelOutOfWindow2Callback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC analog watchdog 2 callback */ + void (* LevelOutOfWindow3Callback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC analog watchdog 3 callback */ + void (* EndOfSamplingCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC end of sampling callback */ + void (* MspInitCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC Msp Init callback */ + void (* MspDeInitCallback)(struct __ADC_HandleTypeDef *hadc); /*!< ADC Msp DeInit callback */ +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ +} ADC_HandleTypeDef; + +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) +/** + * @brief HAL ADC Callback ID enumeration definition + */ +typedef enum +{ + HAL_ADC_CONVERSION_COMPLETE_CB_ID = 0x00U, /*!< ADC conversion complete callback ID */ + HAL_ADC_CONVERSION_HALF_CB_ID = 0x01U, /*!< ADC conversion DMA half-transfer callback ID */ + HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID = 0x02U, /*!< ADC analog watchdog 1 callback ID */ + HAL_ADC_ERROR_CB_ID = 0x03U, /*!< ADC error callback ID */ + HAL_ADC_INJ_CONVERSION_COMPLETE_CB_ID = 0x04U, /*!< ADC group injected conversion complete callback ID */ + HAL_ADC_INJ_QUEUE_OVEFLOW_CB_ID = 0x05U, /*!< ADC group injected context queue overflow callback ID */ + HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID = 0x06U, /*!< ADC analog watchdog 2 callback ID */ + HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID = 0x07U, /*!< ADC analog watchdog 3 callback ID */ + HAL_ADC_END_OF_SAMPLING_CB_ID = 0x08U, /*!< ADC end of sampling callback ID */ + HAL_ADC_MSPINIT_CB_ID = 0x09U, /*!< ADC Msp Init callback ID */ + HAL_ADC_MSPDEINIT_CB_ID = 0x0AU /*!< ADC Msp DeInit callback ID */ +} HAL_ADC_CallbackIDTypeDef; + +/** + * @brief HAL ADC Callback pointer definition + */ +typedef void (*pADC_CallbackTypeDef)(ADC_HandleTypeDef *hadc); /*!< pointer to a ADC callback function */ + +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + +/** + * @} + */ + + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup ADC_Exported_Constants ADC Exported Constants + * @{ + */ + +/** @defgroup ADC_Error_Code ADC Error Code + * @{ + */ +#define HAL_ADC_ERROR_NONE (0x00U) /*!< No error */ +#define HAL_ADC_ERROR_INTERNAL (0x01U) /*!< ADC peripheral internal error (problem of clocking, + enable/disable, erroneous state, ...) */ +#define HAL_ADC_ERROR_OVR (0x02U) /*!< Overrun error */ +#define HAL_ADC_ERROR_DMA (0x04U) /*!< DMA transfer error */ +#define HAL_ADC_ERROR_JQOVF (0x08U) /*!< Injected context queue overflow error */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) +#define HAL_ADC_ERROR_INVALID_CALLBACK (0x10U) /*!< Invalid Callback error */ +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_COMMON_CLOCK_SOURCE ADC common - Clock source + * @{ + */ +#define ADC_CLOCK_SYNC_PCLK_DIV1 (LL_ADC_CLOCK_SYNC_PCLK_DIV1) /*!< ADC synchronous clock derived from AHB clock without prescaler */ +#define ADC_CLOCK_SYNC_PCLK_DIV2 (LL_ADC_CLOCK_SYNC_PCLK_DIV2) /*!< ADC synchronous clock derived from AHB clock with prescaler division by 2 */ +#define ADC_CLOCK_SYNC_PCLK_DIV4 (LL_ADC_CLOCK_SYNC_PCLK_DIV4) /*!< ADC synchronous clock derived from AHB clock with prescaler division by 4 */ + +#define ADC_CLOCK_ASYNC_DIV1 (LL_ADC_CLOCK_ASYNC_DIV1) /*!< ADC asynchronous clock without prescaler */ +#define ADC_CLOCK_ASYNC_DIV2 (LL_ADC_CLOCK_ASYNC_DIV2) /*!< ADC asynchronous clock with prescaler division by 2 */ +#define ADC_CLOCK_ASYNC_DIV4 (LL_ADC_CLOCK_ASYNC_DIV4) /*!< ADC asynchronous clock with prescaler division by 4 */ +#define ADC_CLOCK_ASYNC_DIV6 (LL_ADC_CLOCK_ASYNC_DIV6) /*!< ADC asynchronous clock with prescaler division by 6 */ +#define ADC_CLOCK_ASYNC_DIV8 (LL_ADC_CLOCK_ASYNC_DIV8) /*!< ADC asynchronous clock with prescaler division by 8 */ +#define ADC_CLOCK_ASYNC_DIV10 (LL_ADC_CLOCK_ASYNC_DIV10) /*!< ADC asynchronous clock with prescaler division by 10 */ +#define ADC_CLOCK_ASYNC_DIV12 (LL_ADC_CLOCK_ASYNC_DIV12) /*!< ADC asynchronous clock with prescaler division by 12 */ +#define ADC_CLOCK_ASYNC_DIV16 (LL_ADC_CLOCK_ASYNC_DIV16) /*!< ADC asynchronous clock with prescaler division by 16 */ +#define ADC_CLOCK_ASYNC_DIV32 (LL_ADC_CLOCK_ASYNC_DIV32) /*!< ADC asynchronous clock with prescaler division by 32 */ +#define ADC_CLOCK_ASYNC_DIV64 (LL_ADC_CLOCK_ASYNC_DIV64) /*!< ADC asynchronous clock with prescaler division by 64 */ +#define ADC_CLOCK_ASYNC_DIV128 (LL_ADC_CLOCK_ASYNC_DIV128) /*!< ADC asynchronous clock with prescaler division by 128 */ +#define ADC_CLOCK_ASYNC_DIV256 (LL_ADC_CLOCK_ASYNC_DIV256) /*!< ADC asynchronous clock with prescaler division by 256 */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_RESOLUTION ADC instance - Resolution + * @{ + */ +#define ADC_RESOLUTION_12B (LL_ADC_RESOLUTION_12B) /*!< ADC resolution 12 bits */ +#define ADC_RESOLUTION_10B (LL_ADC_RESOLUTION_10B) /*!< ADC resolution 10 bits */ +#define ADC_RESOLUTION_8B (LL_ADC_RESOLUTION_8B) /*!< ADC resolution 8 bits */ +#define ADC_RESOLUTION_6B (LL_ADC_RESOLUTION_6B) /*!< ADC resolution 6 bits */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_DATA_ALIGN ADC conversion data alignment + * @{ + */ +#define ADC_DATAALIGN_RIGHT (LL_ADC_DATA_ALIGN_RIGHT)/*!< ADC conversion data alignment: right aligned (alignment on data register LSB bit 0)*/ +#define ADC_DATAALIGN_LEFT (LL_ADC_DATA_ALIGN_LEFT) /*!< ADC conversion data alignment: left aligned (aligment on data register MSB bit 15)*/ +/** + * @} + */ + +/** @defgroup ADC_Scan_mode ADC sequencer scan mode + * @{ + */ +#define ADC_SCAN_DISABLE (0x00000000UL) /*!< Scan mode disabled */ +#define ADC_SCAN_ENABLE (0x00000001UL) /*!< Scan mode enabled */ +/** + * @} + */ + +/** @defgroup ADC_regular_external_trigger_source ADC group regular trigger source + * @{ + */ +/* ADC group regular trigger sources for all ADC instances */ +#define ADC_SOFTWARE_START (LL_ADC_REG_TRIG_SOFTWARE) /*!< ADC group regular conversion trigger internal: SW start. */ +#define ADC_EXTERNALTRIG_T1_TRGO (LL_ADC_REG_TRIG_EXT_TIM1_TRGO) /*!< ADC group regular conversion trigger from external peripheral: TIM1 TRGO. Trigger edge set to rising edge (default setting). */ +#define ADC_EXTERNALTRIG_T1_TRGO2 (LL_ADC_REG_TRIG_EXT_TIM1_TRGO2) /*!< ADC group regular conversion trigger from external peripheral: TIM1 TRGO2. Trigger edge set to rising edge (default setting). */ +#define ADC_EXTERNALTRIG_T1_CC1 (LL_ADC_REG_TRIG_EXT_TIM1_CH1) /*!< ADC group regular conversion trigger from external peripheral: TIM1 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */ +#define ADC_EXTERNALTRIG_T1_CC2 (LL_ADC_REG_TRIG_EXT_TIM1_CH2) /*!< ADC group regular conversion trigger from external peripheral: TIM1 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */ +#define ADC_EXTERNALTRIG_T1_CC3 (LL_ADC_REG_TRIG_EXT_TIM1_CH3) /*!< ADC group regular conversion trigger from external peripheral: TIM1 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */ +#define ADC_EXTERNALTRIG_T2_TRGO (LL_ADC_REG_TRIG_EXT_TIM2_TRGO) /*!< ADC group regular conversion trigger from external peripheral: TIM2 TRGO. Trigger edge set to rising edge (default setting). */ +#define ADC_EXTERNALTRIG_T2_CC2 (LL_ADC_REG_TRIG_EXT_TIM2_CH2) /*!< ADC group regular conversion trigger from external peripheral: TIM2 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */ +#define ADC_EXTERNALTRIG_EXT_IT11 (LL_ADC_REG_TRIG_EXT_EXTI_LINE11) /*!< ADC group regular conversion trigger from external peripheral: external interrupt line 11. Trigger edge set to rising edge (default setting). */ +/** + * @} + */ + +/** @defgroup ADC_regular_external_trigger_edge ADC group regular trigger edge (when external trigger is selected) + * @{ + */ +#define ADC_EXTERNALTRIGCONVEDGE_NONE (0x00000000UL) /*!< Regular conversions hardware trigger detection disabled */ +#define ADC_EXTERNALTRIGCONVEDGE_RISING (LL_ADC_REG_TRIG_EXT_RISING) /*!< ADC group regular conversion trigger polarity set to rising edge */ +#define ADC_EXTERNALTRIGCONVEDGE_FALLING (LL_ADC_REG_TRIG_EXT_FALLING) /*!< ADC group regular conversion trigger polarity set to falling edge */ +#define ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING (LL_ADC_REG_TRIG_EXT_RISINGFALLING) /*!< ADC group regular conversion trigger polarity set to both rising and falling edges */ +/** + * @} + */ + +/** @defgroup ADC_EOCSelection ADC sequencer end of unitary conversion or sequence conversions + * @{ + */ +#define ADC_EOC_SINGLE_CONV (ADC_ISR_EOC) /*!< End of unitary conversion flag */ +#define ADC_EOC_SEQ_CONV (ADC_ISR_EOS) /*!< End of sequence conversions flag */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_REG_OVR_DATA_BEHAVIOR ADC group regular - Overrun behavior on conversion data + * @{ + */ +#define ADC_OVR_DATA_PRESERVED (LL_ADC_REG_OVR_DATA_PRESERVED) /*!< ADC group regular behavior in case of overrun: data preserved */ +#define ADC_OVR_DATA_OVERWRITTEN (LL_ADC_REG_OVR_DATA_OVERWRITTEN) /*!< ADC group regular behavior in case of overrun: data overwritten */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_REG_SEQ_RANKS ADC group regular - Sequencer ranks + * @{ + */ +#define ADC_REGULAR_RANK_1 (LL_ADC_REG_RANK_1) /*!< ADC group regular sequencer rank 1 */ +#define ADC_REGULAR_RANK_2 (LL_ADC_REG_RANK_2) /*!< ADC group regular sequencer rank 2 */ +#define ADC_REGULAR_RANK_3 (LL_ADC_REG_RANK_3) /*!< ADC group regular sequencer rank 3 */ +#define ADC_REGULAR_RANK_4 (LL_ADC_REG_RANK_4) /*!< ADC group regular sequencer rank 4 */ +#define ADC_REGULAR_RANK_5 (LL_ADC_REG_RANK_5) /*!< ADC group regular sequencer rank 5 */ +#define ADC_REGULAR_RANK_6 (LL_ADC_REG_RANK_6) /*!< ADC group regular sequencer rank 6 */ +#define ADC_REGULAR_RANK_7 (LL_ADC_REG_RANK_7) /*!< ADC group regular sequencer rank 7 */ +#define ADC_REGULAR_RANK_8 (LL_ADC_REG_RANK_8) /*!< ADC group regular sequencer rank 8 */ +#define ADC_REGULAR_RANK_9 (LL_ADC_REG_RANK_9) /*!< ADC group regular sequencer rank 9 */ +#define ADC_REGULAR_RANK_10 (LL_ADC_REG_RANK_10) /*!< ADC group regular sequencer rank 10 */ +#define ADC_REGULAR_RANK_11 (LL_ADC_REG_RANK_11) /*!< ADC group regular sequencer rank 11 */ +#define ADC_REGULAR_RANK_12 (LL_ADC_REG_RANK_12) /*!< ADC group regular sequencer rank 12 */ +#define ADC_REGULAR_RANK_13 (LL_ADC_REG_RANK_13) /*!< ADC group regular sequencer rank 13 */ +#define ADC_REGULAR_RANK_14 (LL_ADC_REG_RANK_14) /*!< ADC group regular sequencer rank 14 */ +#define ADC_REGULAR_RANK_15 (LL_ADC_REG_RANK_15) /*!< ADC group regular sequencer rank 15 */ +#define ADC_REGULAR_RANK_16 (LL_ADC_REG_RANK_16) /*!< ADC group regular sequencer rank 16 */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_CHANNEL_SAMPLINGTIME Channel - Sampling time + * @{ + */ +#define ADC_SAMPLETIME_2CYCLES_5 (LL_ADC_SAMPLINGTIME_2CYCLES_5) /*!< Sampling time 2.5 ADC clock cycles */ +#define ADC_SAMPLETIME_6CYCLES_5 (LL_ADC_SAMPLINGTIME_6CYCLES_5) /*!< Sampling time 6.5 ADC clock cycles */ +#define ADC_SAMPLETIME_12CYCLES_5 (LL_ADC_SAMPLINGTIME_12CYCLES_5) /*!< Sampling time 12.5 ADC clock cycles */ +#define ADC_SAMPLETIME_24CYCLES_5 (LL_ADC_SAMPLINGTIME_24CYCLES_5) /*!< Sampling time 24.5 ADC clock cycles */ +#define ADC_SAMPLETIME_47CYCLES_5 (LL_ADC_SAMPLINGTIME_47CYCLES_5) /*!< Sampling time 47.5 ADC clock cycles */ +#define ADC_SAMPLETIME_92CYCLES_5 (LL_ADC_SAMPLINGTIME_92CYCLES_5) /*!< Sampling time 92.5 ADC clock cycles */ +#define ADC_SAMPLETIME_247CYCLES_5 (LL_ADC_SAMPLINGTIME_247CYCLES_5) /*!< Sampling time 247.5 ADC clock cycles */ +#define ADC_SAMPLETIME_640CYCLES_5 (LL_ADC_SAMPLINGTIME_640CYCLES_5) /*!< Sampling time 640.5 ADC clock cycles */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_CHANNEL ADC instance - Channel number + * @{ + */ +/* Note: VrefInt, TempSensor and Vbat internal channels are not available on */ +/* all ADC instances (refer to Reference Manual). */ +#define ADC_CHANNEL_0 (LL_ADC_CHANNEL_0) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN0 */ +#define ADC_CHANNEL_1 (LL_ADC_CHANNEL_1) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN1 */ +#define ADC_CHANNEL_2 (LL_ADC_CHANNEL_2) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN2 */ +#define ADC_CHANNEL_3 (LL_ADC_CHANNEL_3) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN3 */ +#define ADC_CHANNEL_4 (LL_ADC_CHANNEL_4) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN4 */ +#define ADC_CHANNEL_5 (LL_ADC_CHANNEL_5) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN5 */ +#define ADC_CHANNEL_6 (LL_ADC_CHANNEL_6) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN6 */ +#define ADC_CHANNEL_7 (LL_ADC_CHANNEL_7) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN7 */ +#define ADC_CHANNEL_8 (LL_ADC_CHANNEL_8) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN8 */ +#define ADC_CHANNEL_9 (LL_ADC_CHANNEL_9) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN9 */ +#define ADC_CHANNEL_10 (LL_ADC_CHANNEL_10) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN10 */ +#define ADC_CHANNEL_11 (LL_ADC_CHANNEL_11) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN11 */ +#define ADC_CHANNEL_12 (LL_ADC_CHANNEL_12) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN12 */ +#define ADC_CHANNEL_13 (LL_ADC_CHANNEL_13) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN13 */ +#define ADC_CHANNEL_14 (LL_ADC_CHANNEL_14) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN14 */ +#define ADC_CHANNEL_15 (LL_ADC_CHANNEL_15) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN15 */ +#define ADC_CHANNEL_16 (LL_ADC_CHANNEL_16) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN16 */ +#define ADC_CHANNEL_17 (LL_ADC_CHANNEL_17) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN17 */ +#define ADC_CHANNEL_18 (LL_ADC_CHANNEL_18) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN18 */ +#define ADC_CHANNEL_VREFINT (LL_ADC_CHANNEL_VREFINT) /*!< ADC internal channel connected to VrefInt: Internal voltage reference. */ +#define ADC_CHANNEL_TEMPSENSOR (LL_ADC_CHANNEL_TEMPSENSOR) /*!< ADC internal channel connected to Temperature sensor. */ +#define ADC_CHANNEL_VBAT (LL_ADC_CHANNEL_VBAT) /*!< ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda. */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number + * @{ + */ +#define ADC_ANALOGWATCHDOG_1 (LL_ADC_AWD1) /*!< ADC analog watchdog number 1 */ +#define ADC_ANALOGWATCHDOG_2 (LL_ADC_AWD2) /*!< ADC analog watchdog number 2 */ +#define ADC_ANALOGWATCHDOG_3 (LL_ADC_AWD3) /*!< ADC analog watchdog number 3 */ +/** + * @} + */ + +/** @defgroup ADC_analog_watchdog_mode ADC Analog Watchdog Mode + * @{ + */ +#define ADC_ANALOGWATCHDOG_NONE (0x00000000UL) /*!< No analog watchdog selected */ +#define ADC_ANALOGWATCHDOG_SINGLE_REG (ADC_CFGR_AWD1SGL | ADC_CFGR_AWD1EN) /*!< Analog watchdog applied to a regular group single channel */ +#define ADC_ANALOGWATCHDOG_SINGLE_INJEC (ADC_CFGR_AWD1SGL | ADC_CFGR_JAWD1EN) /*!< Analog watchdog applied to an injected group single channel */ +#define ADC_ANALOGWATCHDOG_SINGLE_REGINJEC (ADC_CFGR_AWD1SGL | ADC_CFGR_AWD1EN | ADC_CFGR_JAWD1EN) /*!< Analog watchdog applied to a regular and injected groups single channel */ +#define ADC_ANALOGWATCHDOG_ALL_REG (ADC_CFGR_AWD1EN) /*!< Analog watchdog applied to regular group all channels */ +#define ADC_ANALOGWATCHDOG_ALL_INJEC (ADC_CFGR_JAWD1EN) /*!< Analog watchdog applied to injected group all channels */ +#define ADC_ANALOGWATCHDOG_ALL_REGINJEC (ADC_CFGR_AWD1EN | ADC_CFGR_JAWD1EN) /*!< Analog watchdog applied to regular and injected groups all channels */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_OVS_RATIO Oversampling - Ratio + * @{ + */ +#define ADC_OVERSAMPLING_RATIO_2 (LL_ADC_OVS_RATIO_2) /*!< ADC oversampling ratio of 2 (2 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +#define ADC_OVERSAMPLING_RATIO_4 (LL_ADC_OVS_RATIO_4) /*!< ADC oversampling ratio of 4 (4 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +#define ADC_OVERSAMPLING_RATIO_8 (LL_ADC_OVS_RATIO_8) /*!< ADC oversampling ratio of 8 (8 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +#define ADC_OVERSAMPLING_RATIO_16 (LL_ADC_OVS_RATIO_16) /*!< ADC oversampling ratio of 16 (16 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +#define ADC_OVERSAMPLING_RATIO_32 (LL_ADC_OVS_RATIO_32) /*!< ADC oversampling ratio of 32 (32 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +#define ADC_OVERSAMPLING_RATIO_64 (LL_ADC_OVS_RATIO_64) /*!< ADC oversampling ratio of 64 (64 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +#define ADC_OVERSAMPLING_RATIO_128 (LL_ADC_OVS_RATIO_128) /*!< ADC oversampling ratio of 128 (128 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +#define ADC_OVERSAMPLING_RATIO_256 (LL_ADC_OVS_RATIO_256) /*!< ADC oversampling ratio of 256 (256 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_OVS_SHIFT Oversampling - Data shift + * @{ + */ +#define ADC_RIGHTBITSHIFT_NONE (LL_ADC_OVS_SHIFT_NONE) /*!< ADC oversampling no shift (sum of the ADC conversions data is not divided to result as the ADC oversampling conversion data) */ +#define ADC_RIGHTBITSHIFT_1 (LL_ADC_OVS_SHIFT_RIGHT_1) /*!< ADC oversampling shift of 1 (sum of the ADC conversions data is divided by 2 to result as the ADC oversampling conversion data) */ +#define ADC_RIGHTBITSHIFT_2 (LL_ADC_OVS_SHIFT_RIGHT_2) /*!< ADC oversampling shift of 2 (sum of the ADC conversions data is divided by 4 to result as the ADC oversampling conversion data) */ +#define ADC_RIGHTBITSHIFT_3 (LL_ADC_OVS_SHIFT_RIGHT_3) /*!< ADC oversampling shift of 3 (sum of the ADC conversions data is divided by 8 to result as the ADC oversampling conversion data) */ +#define ADC_RIGHTBITSHIFT_4 (LL_ADC_OVS_SHIFT_RIGHT_4) /*!< ADC oversampling shift of 4 (sum of the ADC conversions data is divided by 16 to result as the ADC oversampling conversion data) */ +#define ADC_RIGHTBITSHIFT_5 (LL_ADC_OVS_SHIFT_RIGHT_5) /*!< ADC oversampling shift of 5 (sum of the ADC conversions data is divided by 32 to result as the ADC oversampling conversion data) */ +#define ADC_RIGHTBITSHIFT_6 (LL_ADC_OVS_SHIFT_RIGHT_6) /*!< ADC oversampling shift of 6 (sum of the ADC conversions data is divided by 64 to result as the ADC oversampling conversion data) */ +#define ADC_RIGHTBITSHIFT_7 (LL_ADC_OVS_SHIFT_RIGHT_7) /*!< ADC oversampling shift of 7 (sum of the ADC conversions data is divided by 128 to result as the ADC oversampling conversion data) */ +#define ADC_RIGHTBITSHIFT_8 (LL_ADC_OVS_SHIFT_RIGHT_8) /*!< ADC oversampling shift of 8 (sum of the ADC conversions data is divided by 256 to result as the ADC oversampling conversion data) */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_OVS_DISCONT_MODE Oversampling - Discontinuous mode + * @{ + */ +#define ADC_TRIGGEREDMODE_SINGLE_TRIGGER (LL_ADC_OVS_REG_CONT) /*!< ADC oversampling discontinuous mode: continuous mode (all conversions of oversampling ratio are done from 1 trigger) */ +#define ADC_TRIGGEREDMODE_MULTI_TRIGGER (LL_ADC_OVS_REG_DISCONT) /*!< ADC oversampling discontinuous mode: discontinuous mode (each conversion of oversampling ratio needs a trigger) */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_OVS_SCOPE_REG Oversampling - Oversampling scope for ADC group regular + * @{ + */ +#define ADC_REGOVERSAMPLING_CONTINUED_MODE (LL_ADC_OVS_GRP_REGULAR_CONTINUED) /*!< Oversampling buffer maintained during injection sequence */ +#define ADC_REGOVERSAMPLING_RESUMED_MODE (LL_ADC_OVS_GRP_REGULAR_RESUMED) /*!< Oversampling buffer zeroed during injection sequence */ +/** + * @} + */ + + +/** @defgroup ADC_Event_type ADC Event type + * @{ + */ +#define ADC_EOSMP_EVENT (ADC_FLAG_EOSMP) /*!< ADC End of Sampling event */ +#define ADC_AWD1_EVENT (ADC_FLAG_AWD1) /*!< ADC Analog watchdog 1 event (main analog watchdog, present on all STM32 series) */ +#define ADC_AWD2_EVENT (ADC_FLAG_AWD2) /*!< ADC Analog watchdog 2 event (additional analog watchdog, not present on all STM32 series) */ +#define ADC_AWD3_EVENT (ADC_FLAG_AWD3) /*!< ADC Analog watchdog 3 event (additional analog watchdog, not present on all STM32 series) */ +#define ADC_OVR_EVENT (ADC_FLAG_OVR) /*!< ADC overrun event */ +#define ADC_JQOVF_EVENT (ADC_FLAG_JQOVF) /*!< ADC Injected Context Queue Overflow event */ +/** + * @} + */ +#define ADC_AWD_EVENT ADC_AWD1_EVENT /*!< ADC Analog watchdog 1 event: Naming for compatibility with other STM32 devices having only one analog watchdog */ + +/** @defgroup ADC_interrupts_definition ADC interrupts definition + * @{ + */ +#define ADC_IT_RDY ADC_IER_ADRDYIE /*!< ADC Ready interrupt source */ +#define ADC_IT_EOSMP ADC_IER_EOSMPIE /*!< ADC End of sampling interrupt source */ +#define ADC_IT_EOC ADC_IER_EOCIE /*!< ADC End of regular conversion interrupt source */ +#define ADC_IT_EOS ADC_IER_EOSIE /*!< ADC End of regular sequence of conversions interrupt source */ +#define ADC_IT_OVR ADC_IER_OVRIE /*!< ADC overrun interrupt source */ +#define ADC_IT_JEOC ADC_IER_JEOCIE /*!< ADC End of injected conversion interrupt source */ +#define ADC_IT_JEOS ADC_IER_JEOSIE /*!< ADC End of injected sequence of conversions interrupt source */ +#define ADC_IT_AWD1 ADC_IER_AWD1IE /*!< ADC Analog watchdog 1 interrupt source (main analog watchdog) */ +#define ADC_IT_AWD2 ADC_IER_AWD2IE /*!< ADC Analog watchdog 2 interrupt source (additional analog watchdog) */ +#define ADC_IT_AWD3 ADC_IER_AWD3IE /*!< ADC Analog watchdog 3 interrupt source (additional analog watchdog) */ +#define ADC_IT_JQOVF ADC_IER_JQOVFIE /*!< ADC Injected Context Queue Overflow interrupt source */ + +#define ADC_IT_AWD ADC_IT_AWD1 /*!< ADC Analog watchdog 1 interrupt source: naming for compatibility with other STM32 devices having only one analog watchdog */ + +/** + * @} + */ + +/** @defgroup ADC_flags_definition ADC flags definition + * @{ + */ +#define ADC_FLAG_RDY ADC_ISR_ADRDY /*!< ADC Ready flag */ +#define ADC_FLAG_EOSMP ADC_ISR_EOSMP /*!< ADC End of Sampling flag */ +#define ADC_FLAG_EOC ADC_ISR_EOC /*!< ADC End of Regular Conversion flag */ +#define ADC_FLAG_EOS ADC_ISR_EOS /*!< ADC End of Regular sequence of Conversions flag */ +#define ADC_FLAG_OVR ADC_ISR_OVR /*!< ADC overrun flag */ +#define ADC_FLAG_JEOC ADC_ISR_JEOC /*!< ADC End of Injected Conversion flag */ +#define ADC_FLAG_JEOS ADC_ISR_JEOS /*!< ADC End of Injected sequence of Conversions flag */ +#define ADC_FLAG_AWD1 ADC_ISR_AWD1 /*!< ADC Analog watchdog 1 flag (main analog watchdog) */ +#define ADC_FLAG_AWD2 ADC_ISR_AWD2 /*!< ADC Analog watchdog 2 flag (additional analog watchdog) */ +#define ADC_FLAG_AWD3 ADC_ISR_AWD3 /*!< ADC Analog watchdog 3 flag (additional analog watchdog) */ +#define ADC_FLAG_JQOVF ADC_ISR_JQOVF /*!< ADC Injected Context Queue Overflow flag */ + +/** + * @} + */ + +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ + +/** @defgroup ADC_Private_Macros ADC Private Macros + * @{ + */ +/* Macro reserved for internal HAL driver usage, not intended to be used in */ +/* code of final user. */ + +/** + * @brief Return resolution bits in CFGR register RES[1:0] field. + * @param __HANDLE__ ADC handle + * @retval Value of bitfield RES in CFGR register. + */ +#define ADC_GET_RESOLUTION(__HANDLE__) \ + (LL_ADC_GetResolution((__HANDLE__)->Instance)) + +/** + * @brief Clear ADC error code (set it to no error code "HAL_ADC_ERROR_NONE"). + * @param __HANDLE__ ADC handle + * @retval None + */ +#define ADC_CLEAR_ERRORCODE(__HANDLE__) ((__HANDLE__)->ErrorCode = HAL_ADC_ERROR_NONE) + +/** + * @brief Simultaneously clear and set specific bits of the handle State. + * @note ADC_STATE_CLR_SET() macro is merely aliased to generic macro MODIFY_REG(), + * the first parameter is the ADC handle State, the second parameter is the + * bit field to clear, the third and last parameter is the bit field to set. + * @retval None + */ +#define ADC_STATE_CLR_SET MODIFY_REG + +/** + * @brief Verify that a given value is aligned with the ADC resolution range. + * @param __RESOLUTION__ ADC resolution (12, 10, 8 or 6 bits). + * @param __ADC_VALUE__ value checked against the resolution. + * @retval SET (__ADC_VALUE__ in line with __RESOLUTION__) or RESET (__ADC_VALUE__ not in line with __RESOLUTION__) + */ +#define IS_ADC_RANGE(__RESOLUTION__, __ADC_VALUE__) \ + ((__ADC_VALUE__) <= __LL_ADC_DIGITAL_SCALE(__RESOLUTION__)) + +/** + * @brief Verify the length of the scheduled regular conversions group. + * @param __LENGTH__ number of programmed conversions. + * @retval SET (__LENGTH__ is within the maximum number of possible programmable regular conversions) or RESET (__LENGTH__ is null or too large) + */ +#define IS_ADC_REGULAR_NB_CONV(__LENGTH__) (((__LENGTH__) >= (1UL)) && ((__LENGTH__) <= (16UL))) + + +/** + * @brief Verify the number of scheduled regular conversions in discontinuous mode. + * @param NUMBER number of scheduled regular conversions in discontinuous mode. + * @retval SET (NUMBER is within the maximum number of regular conversions in discontinuous mode) or RESET (NUMBER is null or too large) + */ +#define IS_ADC_REGULAR_DISCONT_NUMBER(NUMBER) (((NUMBER) >= (1UL)) && ((NUMBER) <= (8UL))) + + +/** + * @brief Verify the ADC clock setting. + * @param __ADC_CLOCK__ programmed ADC clock. + * @retval SET (__ADC_CLOCK__ is a valid value) or RESET (__ADC_CLOCK__ is invalid) + */ +#define IS_ADC_CLOCKPRESCALER(__ADC_CLOCK__) (((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV1) || \ + ((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV2) || \ + ((__ADC_CLOCK__) == ADC_CLOCK_SYNC_PCLK_DIV4) || \ + ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV1) || \ + ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV2) || \ + ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV4) || \ + ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV6) || \ + ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV8) || \ + ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV10) || \ + ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV12) || \ + ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV16) || \ + ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV32) || \ + ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV64) || \ + ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV128) || \ + ((__ADC_CLOCK__) == ADC_CLOCK_ASYNC_DIV256) ) + +/** + * @brief Verify the ADC resolution setting. + * @param __RESOLUTION__ programmed ADC resolution. + * @retval SET (__RESOLUTION__ is a valid value) or RESET (__RESOLUTION__ is invalid) + */ +#define IS_ADC_RESOLUTION(__RESOLUTION__) (((__RESOLUTION__) == ADC_RESOLUTION_12B) || \ + ((__RESOLUTION__) == ADC_RESOLUTION_10B) || \ + ((__RESOLUTION__) == ADC_RESOLUTION_8B) || \ + ((__RESOLUTION__) == ADC_RESOLUTION_6B) ) + +/** + * @brief Verify the ADC resolution setting when limited to 6 or 8 bits. + * @param __RESOLUTION__ programmed ADC resolution when limited to 6 or 8 bits. + * @retval SET (__RESOLUTION__ is a valid value) or RESET (__RESOLUTION__ is invalid) + */ +#define IS_ADC_RESOLUTION_8_6_BITS(__RESOLUTION__) (((__RESOLUTION__) == ADC_RESOLUTION_8B) || \ + ((__RESOLUTION__) == ADC_RESOLUTION_6B) ) + +/** + * @brief Verify the ADC converted data alignment. + * @param __ALIGN__ programmed ADC converted data alignment. + * @retval SET (__ALIGN__ is a valid value) or RESET (__ALIGN__ is invalid) + */ +#define IS_ADC_DATA_ALIGN(__ALIGN__) (((__ALIGN__) == ADC_DATAALIGN_RIGHT) || \ + ((__ALIGN__) == ADC_DATAALIGN_LEFT) ) + +/** + * @brief Verify the ADC scan mode. + * @param __SCAN_MODE__ programmed ADC scan mode. + * @retval SET (__SCAN_MODE__ is valid) or RESET (__SCAN_MODE__ is invalid) + */ +#define IS_ADC_SCAN_MODE(__SCAN_MODE__) (((__SCAN_MODE__) == ADC_SCAN_DISABLE) || \ + ((__SCAN_MODE__) == ADC_SCAN_ENABLE) ) + +/** + * @brief Verify the ADC edge trigger setting for regular group. + * @param __EDGE__ programmed ADC edge trigger setting. + * @retval SET (__EDGE__ is a valid value) or RESET (__EDGE__ is invalid) + */ +#define IS_ADC_EXTTRIG_EDGE(__EDGE__) (((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_NONE) || \ + ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_RISING) || \ + ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_FALLING) || \ + ((__EDGE__) == ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING) ) + +/** + * @brief Verify the ADC regular conversions external trigger. + * @param __HANDLE__ ADC handle + * @param __REGTRIG__ programmed ADC regular conversions external trigger. + * @retval SET (__REGTRIG__ is a valid value) or RESET (__REGTRIG__ is invalid) + */ +#define IS_ADC_EXTTRIG(__HANDLE__, __REGTRIG__) (((__REGTRIG__) == ADC_EXTERNALTRIG_T1_CC1) || \ + ((__REGTRIG__) == ADC_EXTERNALTRIG_T1_CC2) || \ + ((__REGTRIG__) == ADC_EXTERNALTRIG_T1_CC3) || \ + ((__REGTRIG__) == ADC_EXTERNALTRIG_T2_CC2) || \ + ((__REGTRIG__) == ADC_EXTERNALTRIG_EXT_IT11) || \ + ((__REGTRIG__) == ADC_EXTERNALTRIG_T1_TRGO) || \ + ((__REGTRIG__) == ADC_EXTERNALTRIG_T1_TRGO2) || \ + ((__REGTRIG__) == ADC_EXTERNALTRIG_T2_TRGO) || \ + ((__REGTRIG__) == ADC_SOFTWARE_START) ) + +/** + * @brief Verify the ADC regular conversions check for converted data availability. + * @param __EOC_SELECTION__ converted data availability check. + * @retval SET (__EOC_SELECTION__ is a valid value) or RESET (__EOC_SELECTION__ is invalid) + */ +#define IS_ADC_EOC_SELECTION(__EOC_SELECTION__) (((__EOC_SELECTION__) == ADC_EOC_SINGLE_CONV) || \ + ((__EOC_SELECTION__) == ADC_EOC_SEQ_CONV) ) + +/** + * @brief Verify the ADC regular conversions overrun handling. + * @param __OVR__ ADC regular conversions overrun handling. + * @retval SET (__OVR__ is a valid value) or RESET (__OVR__ is invalid) + */ +#define IS_ADC_OVERRUN(__OVR__) (((__OVR__) == ADC_OVR_DATA_PRESERVED) || \ + ((__OVR__) == ADC_OVR_DATA_OVERWRITTEN) ) + +/** + * @brief Verify the ADC conversions sampling time. + * @param __TIME__ ADC conversions sampling time. + * @retval SET (__TIME__ is a valid value) or RESET (__TIME__ is invalid) + */ +#define IS_ADC_SAMPLE_TIME(__TIME__) (((__TIME__) == ADC_SAMPLETIME_2CYCLES_5) || \ + ((__TIME__) == ADC_SAMPLETIME_6CYCLES_5) || \ + ((__TIME__) == ADC_SAMPLETIME_12CYCLES_5) || \ + ((__TIME__) == ADC_SAMPLETIME_24CYCLES_5) || \ + ((__TIME__) == ADC_SAMPLETIME_47CYCLES_5) || \ + ((__TIME__) == ADC_SAMPLETIME_92CYCLES_5) || \ + ((__TIME__) == ADC_SAMPLETIME_247CYCLES_5) || \ + ((__TIME__) == ADC_SAMPLETIME_640CYCLES_5) ) + +/** + * @brief Verify the ADC regular channel setting. + * @param __CHANNEL__ programmed ADC regular channel. + * @retval SET (__CHANNEL__ is valid) or RESET (__CHANNEL__ is invalid) + */ +#define IS_ADC_REGULAR_RANK(__CHANNEL__) (((__CHANNEL__) == ADC_REGULAR_RANK_1 ) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_2 ) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_3 ) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_4 ) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_5 ) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_6 ) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_7 ) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_8 ) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_9 ) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_10) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_11) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_12) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_13) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_14) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_15) || \ + ((__CHANNEL__) == ADC_REGULAR_RANK_16) ) + +/** + * @} + */ + + +/* Private constants ---------------------------------------------------------*/ + +/** @defgroup ADC_Private_Constants ADC Private Constants + * @{ + */ + +/* Fixed timeout values for ADC conversion (including sampling time) */ +/* Maximum sampling time is 640.5 ADC clock cycle (SMPx[2:0] = 0b111 */ +/* Maximum conversion time is 12.5 + Maximum sampling time */ +/* or 12.5 + 640.5 = 653 ADC clock cycles */ +/* Minimum ADC Clock frequency is 0.14 MHz */ +/* Maximum conversion time is */ +/* 653 / 0.14 MHz = 4.66 ms */ +#define ADC_STOP_CONVERSION_TIMEOUT ( 5UL) /*!< ADC stop time-out value */ + +/* Delay for temperature sensor stabilization time. */ +/* Maximum delay is 120us (refer device datasheet, parameter tSTART). */ +/* Unit: us */ +#define ADC_TEMPSENSOR_DELAY_US (LL_ADC_DELAY_TEMPSENSOR_STAB_US) + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/** @defgroup ADC_Exported_Macros ADC Exported Macros + * @{ + */ +/* Macro for internal HAL driver usage, and possibly can be used into code of */ +/* final user. */ + +/** @defgroup ADC_HAL_EM_HANDLE_IT_FLAG HAL ADC macro to manage HAL ADC handle, IT and flags. + * @{ + */ + +/** @brief Reset ADC handle state. + * @param __HANDLE__ ADC handle + * @retval None + */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) +#define __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__) \ + do{ \ + (__HANDLE__)->State = HAL_ADC_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__) \ + ((__HANDLE__)->State = HAL_ADC_STATE_RESET) +#endif + +/** + * @brief Enable ADC interrupt. + * @param __HANDLE__ ADC handle + * @param __INTERRUPT__ ADC Interrupt + * This parameter can be one of the following values: + * @arg @ref ADC_IT_RDY ADC Ready interrupt source + * @arg @ref ADC_IT_EOSMP ADC End of Sampling interrupt source + * @arg @ref ADC_IT_EOC ADC End of Regular Conversion interrupt source + * @arg @ref ADC_IT_EOS ADC End of Regular sequence of Conversions interrupt source + * @arg @ref ADC_IT_OVR ADC overrun interrupt source + * @arg @ref ADC_IT_JEOC ADC End of Injected Conversion interrupt source + * @arg @ref ADC_IT_JEOS ADC End of Injected sequence of Conversions interrupt source + * @arg @ref ADC_IT_AWD1 ADC Analog watchdog 1 interrupt source (main analog watchdog) + * @arg @ref ADC_IT_AWD2 ADC Analog watchdog 2 interrupt source (additional analog watchdog) + * @arg @ref ADC_IT_AWD3 ADC Analog watchdog 3 interrupt source (additional analog watchdog) + * @arg @ref ADC_IT_JQOVF ADC Injected Context Queue Overflow interrupt source. + * @retval None + */ +#define __HAL_ADC_ENABLE_IT(__HANDLE__, __INTERRUPT__) \ + (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__)) + +/** + * @brief Disable ADC interrupt. + * @param __HANDLE__ ADC handle + * @param __INTERRUPT__ ADC Interrupt + * This parameter can be one of the following values: + * @arg @ref ADC_IT_RDY ADC Ready interrupt source + * @arg @ref ADC_IT_EOSMP ADC End of Sampling interrupt source + * @arg @ref ADC_IT_EOC ADC End of Regular Conversion interrupt source + * @arg @ref ADC_IT_EOS ADC End of Regular sequence of Conversions interrupt source + * @arg @ref ADC_IT_OVR ADC overrun interrupt source + * @arg @ref ADC_IT_JEOC ADC End of Injected Conversion interrupt source + * @arg @ref ADC_IT_JEOS ADC End of Injected sequence of Conversions interrupt source + * @arg @ref ADC_IT_AWD1 ADC Analog watchdog 1 interrupt source (main analog watchdog) + * @arg @ref ADC_IT_AWD2 ADC Analog watchdog 2 interrupt source (additional analog watchdog) + * @arg @ref ADC_IT_AWD3 ADC Analog watchdog 3 interrupt source (additional analog watchdog) + * @arg @ref ADC_IT_JQOVF ADC Injected Context Queue Overflow interrupt source. + * @retval None + */ +#define __HAL_ADC_DISABLE_IT(__HANDLE__, __INTERRUPT__) \ + (((__HANDLE__)->Instance->IER) &= ~(__INTERRUPT__)) + +/** @brief Checks if the specified ADC interrupt source is enabled or disabled. + * @param __HANDLE__ ADC handle + * @param __INTERRUPT__ ADC interrupt source to check + * This parameter can be one of the following values: + * @arg @ref ADC_IT_RDY ADC Ready interrupt source + * @arg @ref ADC_IT_EOSMP ADC End of Sampling interrupt source + * @arg @ref ADC_IT_EOC ADC End of Regular Conversion interrupt source + * @arg @ref ADC_IT_EOS ADC End of Regular sequence of Conversions interrupt source + * @arg @ref ADC_IT_OVR ADC overrun interrupt source + * @arg @ref ADC_IT_JEOC ADC End of Injected Conversion interrupt source + * @arg @ref ADC_IT_JEOS ADC End of Injected sequence of Conversions interrupt source + * @arg @ref ADC_IT_AWD1 ADC Analog watchdog 1 interrupt source (main analog watchdog) + * @arg @ref ADC_IT_AWD2 ADC Analog watchdog 2 interrupt source (additional analog watchdog) + * @arg @ref ADC_IT_AWD3 ADC Analog watchdog 3 interrupt source (additional analog watchdog) + * @arg @ref ADC_IT_JQOVF ADC Injected Context Queue Overflow interrupt source. + * @retval State of interruption (SET or RESET) + */ +#define __HAL_ADC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) \ + (((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) + +/** + * @brief Check whether the specified ADC flag is set or not. + * @param __HANDLE__ ADC handle + * @param __FLAG__ ADC flag + * This parameter can be one of the following values: + * @arg @ref ADC_FLAG_RDY ADC Ready flag + * @arg @ref ADC_FLAG_EOSMP ADC End of Sampling flag + * @arg @ref ADC_FLAG_EOC ADC End of Regular Conversion flag + * @arg @ref ADC_FLAG_EOS ADC End of Regular sequence of Conversions flag + * @arg @ref ADC_FLAG_OVR ADC overrun flag + * @arg @ref ADC_FLAG_JEOC ADC End of Injected Conversion flag + * @arg @ref ADC_FLAG_JEOS ADC End of Injected sequence of Conversions flag + * @arg @ref ADC_FLAG_AWD1 ADC Analog watchdog 1 flag (main analog watchdog) + * @arg @ref ADC_FLAG_AWD2 ADC Analog watchdog 2 flag (additional analog watchdog) + * @arg @ref ADC_FLAG_AWD3 ADC Analog watchdog 3 flag (additional analog watchdog) + * @arg @ref ADC_FLAG_JQOVF ADC Injected Context Queue Overflow flag. + * @retval State of flag (TRUE or FALSE). + */ +#define __HAL_ADC_GET_FLAG(__HANDLE__, __FLAG__) \ + ((((__HANDLE__)->Instance->ISR) & (__FLAG__)) == (__FLAG__)) + +/** + * @brief Clear the specified ADC flag. + * @param __HANDLE__ ADC handle + * @param __FLAG__ ADC flag + * This parameter can be one of the following values: + * @arg @ref ADC_FLAG_RDY ADC Ready flag + * @arg @ref ADC_FLAG_EOSMP ADC End of Sampling flag + * @arg @ref ADC_FLAG_EOC ADC End of Regular Conversion flag + * @arg @ref ADC_FLAG_EOS ADC End of Regular sequence of Conversions flag + * @arg @ref ADC_FLAG_OVR ADC overrun flag + * @arg @ref ADC_FLAG_JEOC ADC End of Injected Conversion flag + * @arg @ref ADC_FLAG_JEOS ADC End of Injected sequence of Conversions flag + * @arg @ref ADC_FLAG_AWD1 ADC Analog watchdog 1 flag (main analog watchdog) + * @arg @ref ADC_FLAG_AWD2 ADC Analog watchdog 2 flag (additional analog watchdog) + * @arg @ref ADC_FLAG_AWD3 ADC Analog watchdog 3 flag (additional analog watchdog) + * @arg @ref ADC_FLAG_JQOVF ADC Injected Context Queue Overflow flag. + * @retval None + */ +/* Note: bit cleared bit by writing 1 (writing 0 has no effect on any bit of register ISR) */ +#define __HAL_ADC_CLEAR_FLAG(__HANDLE__, __FLAG__) \ + (((__HANDLE__)->Instance->ISR) = (__FLAG__)) + +/** + * @} + */ + +/** @defgroup ADC_HAL_EM_HELPER_MACRO HAL ADC helper macro + * @{ + */ + +/** + * @brief Helper macro to get ADC channel number in decimal format + * from literals ADC_CHANNEL_x. + * @note Example: + * __HAL_ADC_CHANNEL_TO_DECIMAL_NB(ADC_CHANNEL_4) + * will return decimal number "4". + * @note The input can be a value from functions where a channel + * number is returned, either defined with number + * or with bitfield (only one bit must be set). + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref ADC_CHANNEL_0 + * @arg @ref ADC_CHANNEL_1 (7) + * @arg @ref ADC_CHANNEL_2 (7) + * @arg @ref ADC_CHANNEL_3 (7) + * @arg @ref ADC_CHANNEL_4 (7) + * @arg @ref ADC_CHANNEL_5 (7) + * @arg @ref ADC_CHANNEL_6 + * @arg @ref ADC_CHANNEL_7 + * @arg @ref ADC_CHANNEL_8 + * @arg @ref ADC_CHANNEL_9 + * @arg @ref ADC_CHANNEL_10 + * @arg @ref ADC_CHANNEL_11 + * @arg @ref ADC_CHANNEL_12 + * @arg @ref ADC_CHANNEL_13 + * @arg @ref ADC_CHANNEL_14 + * @arg @ref ADC_CHANNEL_15 + * @arg @ref ADC_CHANNEL_16 + * @arg @ref ADC_CHANNEL_17 + * @arg @ref ADC_CHANNEL_18 + * @arg @ref ADC_CHANNEL_VREFINT + * @arg @ref ADC_CHANNEL_TEMPSENSOR + * @arg @ref ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @retval Value between Min_Data=0 and Max_Data=18 + */ +#define __HAL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__) \ + __LL_ADC_CHANNEL_TO_DECIMAL_NB((__CHANNEL__)) + +/** + * @brief Helper macro to get ADC channel in literal format ADC_CHANNEL_x + * from number in decimal format. + * @note Example: + * __HAL_ADC_DECIMAL_NB_TO_CHANNEL(4) + * will return a data equivalent to "ADC_CHANNEL_4". + * @param __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18 + * @retval Returned value can be one of the following values: + * @arg @ref ADC_CHANNEL_0 + * @arg @ref ADC_CHANNEL_1 (7) + * @arg @ref ADC_CHANNEL_2 (7) + * @arg @ref ADC_CHANNEL_3 (7) + * @arg @ref ADC_CHANNEL_4 (7) + * @arg @ref ADC_CHANNEL_5 (7) + * @arg @ref ADC_CHANNEL_6 + * @arg @ref ADC_CHANNEL_7 + * @arg @ref ADC_CHANNEL_8 + * @arg @ref ADC_CHANNEL_9 + * @arg @ref ADC_CHANNEL_10 + * @arg @ref ADC_CHANNEL_11 + * @arg @ref ADC_CHANNEL_12 + * @arg @ref ADC_CHANNEL_13 + * @arg @ref ADC_CHANNEL_14 + * @arg @ref ADC_CHANNEL_15 + * @arg @ref ADC_CHANNEL_16 + * @arg @ref ADC_CHANNEL_17 + * @arg @ref ADC_CHANNEL_18 + * @arg @ref ADC_CHANNEL_VREFINT (1) + * @arg @ref ADC_CHANNEL_TEMPSENSOR (4) + * @arg @ref ADC_CHANNEL_VBAT (4) + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).\n + * (4) For ADC channel read back from ADC register, + * comparison with internal channel parameter to be done + * using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(). + */ +#define __HAL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__) \ + __LL_ADC_DECIMAL_NB_TO_CHANNEL((__DECIMAL_NB__)) + +/** + * @brief Helper macro to determine whether the selected channel + * corresponds to literal definitions of driver. + * @note The different literal definitions of ADC channels are: + * - ADC internal channel: + * ADC_CHANNEL_VREFINT, ADC_CHANNEL_TEMPSENSOR, ... + * - ADC external channel (channel connected to a GPIO pin): + * ADC_CHANNEL_1, ADC_CHANNEL_2, ... + * @note The channel parameter must be a value defined from literal + * definition of a ADC internal channel (ADC_CHANNEL_VREFINT, + * ADC_CHANNEL_TEMPSENSOR, ...), + * ADC external channel (ADC_CHANNEL_1, ADC_CHANNEL_2, ...), + * must not be a value from functions where a channel number is + * returned from ADC registers, + * because internal and external channels share the same channel + * number in ADC registers. The differentiation is made only with + * parameters definitions of driver. + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref ADC_CHANNEL_0 + * @arg @ref ADC_CHANNEL_1 (7) + * @arg @ref ADC_CHANNEL_2 (7) + * @arg @ref ADC_CHANNEL_3 (7) + * @arg @ref ADC_CHANNEL_4 (7) + * @arg @ref ADC_CHANNEL_5 (7) + * @arg @ref ADC_CHANNEL_6 + * @arg @ref ADC_CHANNEL_7 + * @arg @ref ADC_CHANNEL_8 + * @arg @ref ADC_CHANNEL_9 + * @arg @ref ADC_CHANNEL_10 + * @arg @ref ADC_CHANNEL_11 + * @arg @ref ADC_CHANNEL_12 + * @arg @ref ADC_CHANNEL_13 + * @arg @ref ADC_CHANNEL_14 + * @arg @ref ADC_CHANNEL_15 + * @arg @ref ADC_CHANNEL_16 + * @arg @ref ADC_CHANNEL_17 + * @arg @ref ADC_CHANNEL_18 + * @arg @ref ADC_CHANNEL_VREFINT + * @arg @ref ADC_CHANNEL_TEMPSENSOR + * @arg @ref ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channel (channel connected to a GPIO pin). + * Value "1" if the channel corresponds to a parameter definition of a ADC internal channel. + */ +#define __HAL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__) \ + __LL_ADC_IS_CHANNEL_INTERNAL((__CHANNEL__)) + +/** + * @brief Helper macro to convert a channel defined from parameter + * definition of a ADC internal channel (ADC_CHANNEL_VREFINT, + * ADC_CHANNEL_TEMPSENSOR, ...), + * to its equivalent parameter definition of a ADC external channel + * (ADC_CHANNEL_1, ADC_CHANNEL_2, ...). + * @note The channel parameter can be, additionally to a value + * defined from parameter definition of a ADC internal channel + * (ADC_CHANNEL_VREFINT, ADC_CHANNEL_TEMPSENSOR, ...), + * a value defined from parameter definition of + * ADC external channel (ADC_CHANNEL_1, ADC_CHANNEL_2, ...) + * or a value from functions where a channel number is returned + * from ADC registers. + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref ADC_CHANNEL_0 + * @arg @ref ADC_CHANNEL_1 (7) + * @arg @ref ADC_CHANNEL_2 (7) + * @arg @ref ADC_CHANNEL_3 (7) + * @arg @ref ADC_CHANNEL_4 (7) + * @arg @ref ADC_CHANNEL_5 (7) + * @arg @ref ADC_CHANNEL_6 + * @arg @ref ADC_CHANNEL_7 + * @arg @ref ADC_CHANNEL_8 + * @arg @ref ADC_CHANNEL_9 + * @arg @ref ADC_CHANNEL_10 + * @arg @ref ADC_CHANNEL_11 + * @arg @ref ADC_CHANNEL_12 + * @arg @ref ADC_CHANNEL_13 + * @arg @ref ADC_CHANNEL_14 + * @arg @ref ADC_CHANNEL_15 + * @arg @ref ADC_CHANNEL_16 + * @arg @ref ADC_CHANNEL_17 + * @arg @ref ADC_CHANNEL_18 + * @arg @ref ADC_CHANNEL_VREFINT + * @arg @ref ADC_CHANNEL_TEMPSENSOR + * @arg @ref ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @retval Returned value can be one of the following values: + * @arg @ref ADC_CHANNEL_0 + * @arg @ref ADC_CHANNEL_1 + * @arg @ref ADC_CHANNEL_2 + * @arg @ref ADC_CHANNEL_3 + * @arg @ref ADC_CHANNEL_4 + * @arg @ref ADC_CHANNEL_5 + * @arg @ref ADC_CHANNEL_6 + * @arg @ref ADC_CHANNEL_7 + * @arg @ref ADC_CHANNEL_8 + * @arg @ref ADC_CHANNEL_9 + * @arg @ref ADC_CHANNEL_10 + * @arg @ref ADC_CHANNEL_11 + * @arg @ref ADC_CHANNEL_12 + * @arg @ref ADC_CHANNEL_13 + * @arg @ref ADC_CHANNEL_14 + * @arg @ref ADC_CHANNEL_15 + * @arg @ref ADC_CHANNEL_16 + * @arg @ref ADC_CHANNEL_17 + * @arg @ref ADC_CHANNEL_18 + */ +#define __HAL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__) \ + __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL((__CHANNEL__)) + +/** + * @brief Helper macro to determine whether the internal channel + * selected is available on the ADC instance selected. + * @note The channel parameter must be a value defined from parameter + * definition of a ADC internal channel (ADC_CHANNEL_VREFINT, + * ADC_CHANNEL_TEMPSENSOR, ...), + * must not be a value defined from parameter definition of + * ADC external channel (ADC_CHANNEL_1, ADC_CHANNEL_2, ...) + * or a value from functions where a channel number is + * returned from ADC registers, + * because internal and external channels share the same channel + * number in ADC registers. The differentiation is made only with + * parameters definitions of driver. + * @param __ADC_INSTANCE__ ADC instance + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref ADC_CHANNEL_VREFINT + * @arg @ref ADC_CHANNEL_TEMPSENSOR + * @arg @ref ADC_CHANNEL_VBAT + * @retval Value "0" if the internal channel selected is not available on the ADC instance selected. + * Value "1" if the internal channel selected is available on the ADC instance selected. + */ +#define __HAL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__) \ + __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE((__ADC_INSTANCE__), (__CHANNEL__)) + +/** + * @brief Helper macro to select the ADC common instance + * to which is belonging the selected ADC instance. + * @note ADC common register instance can be used for: + * - Set parameters common to several ADC instances + * - Multimode (for devices with several ADC instances) + * Refer to functions having argument "ADCxy_COMMON" as parameter. + * @param __ADCx__ ADC instance + * @retval ADC common register instance + */ +#define __HAL_ADC_COMMON_INSTANCE(__ADCx__) \ + __LL_ADC_COMMON_INSTANCE((__ADCx__)) + +/** + * @brief Helper macro to check if all ADC instances sharing the same + * ADC common instance are disabled. + * @note This check is required by functions with setting conditioned to + * ADC state: + * All ADC instances of the ADC common group must be disabled. + * Refer to functions having argument "ADCxy_COMMON" as parameter. + * @note On devices with only 1 ADC common instance, parameter of this macro + * is useless and can be ignored (parameter kept for compatibility + * with devices featuring several ADC common instances). + * @param __ADCXY_COMMON__ ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @retval Value "0" if all ADC instances sharing the same ADC common instance + * are disabled. + * Value "1" if at least one ADC instance sharing the same ADC common instance + * is enabled. + */ +#define __HAL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__) \ + __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE((__ADCXY_COMMON__)) + +/** + * @brief Helper macro to define the ADC conversion data full-scale digital + * value corresponding to the selected ADC resolution. + * @note ADC conversion data full-scale corresponds to voltage range + * determined by analog voltage references Vref+ and Vref- + * (refer to reference manual). + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref ADC_RESOLUTION_12B + * @arg @ref ADC_RESOLUTION_10B + * @arg @ref ADC_RESOLUTION_8B + * @arg @ref ADC_RESOLUTION_6B + * @retval ADC conversion data full-scale digital value + */ +#define __HAL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__) \ + __LL_ADC_DIGITAL_SCALE((__ADC_RESOLUTION__)) + +/** + * @brief Helper macro to convert the ADC conversion data from + * a resolution to another resolution. + * @param __DATA__ ADC conversion data to be converted + * @param __ADC_RESOLUTION_CURRENT__ Resolution of to the data to be converted + * This parameter can be one of the following values: + * @arg @ref ADC_RESOLUTION_12B + * @arg @ref ADC_RESOLUTION_10B + * @arg @ref ADC_RESOLUTION_8B + * @arg @ref ADC_RESOLUTION_6B + * @param __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion + * This parameter can be one of the following values: + * @arg @ref ADC_RESOLUTION_12B + * @arg @ref ADC_RESOLUTION_10B + * @arg @ref ADC_RESOLUTION_8B + * @arg @ref ADC_RESOLUTION_6B + * @retval ADC conversion data to the requested resolution + */ +#define __HAL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\ + __ADC_RESOLUTION_CURRENT__,\ + __ADC_RESOLUTION_TARGET__) \ + __LL_ADC_CONVERT_DATA_RESOLUTION((__DATA__), \ + (__ADC_RESOLUTION_CURRENT__), \ + (__ADC_RESOLUTION_TARGET__)) + +/** + * @brief Helper macro to calculate the voltage (unit: mVolt) + * corresponding to a ADC conversion data (unit: digital value). + * @note Analog reference voltage (Vref+) must be either known from + * user board environment or can be calculated using ADC measurement + * and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE(). + * @param __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV) + * @param __ADC_DATA__ ADC conversion data (resolution 12 bits) + * (unit: digital value). + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref ADC_RESOLUTION_12B + * @arg @ref ADC_RESOLUTION_10B + * @arg @ref ADC_RESOLUTION_8B + * @arg @ref ADC_RESOLUTION_6B + * @retval ADC conversion data equivalent voltage value (unit: mVolt) + */ +#define __HAL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\ + __ADC_DATA__,\ + __ADC_RESOLUTION__) \ + __LL_ADC_CALC_DATA_TO_VOLTAGE((__VREFANALOG_VOLTAGE__), \ + (__ADC_DATA__), \ + (__ADC_RESOLUTION__)) + +/** + * @brief Helper macro to calculate analog reference voltage (Vref+) + * (unit: mVolt) from ADC conversion data of internal voltage + * reference VrefInt. + * @note Computation is using VrefInt calibration value + * stored in system memory for each device during production. + * @note This voltage depends on user board environment: voltage level + * connected to pin Vref+. + * On devices with small package, the pin Vref+ is not present + * and internally bonded to pin Vdda. + * @note On this STM32 serie, calibration data of internal voltage reference + * VrefInt corresponds to a resolution of 12 bits, + * this is the recommended ADC resolution to convert voltage of + * internal voltage reference VrefInt. + * Otherwise, this macro performs the processing to scale + * ADC conversion data to 12 bits. + * @param __VREFINT_ADC_DATA__ ADC conversion data (resolution 12 bits) + * of internal voltage reference VrefInt (unit: digital value). + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref ADC_RESOLUTION_12B + * @arg @ref ADC_RESOLUTION_10B + * @arg @ref ADC_RESOLUTION_8B + * @arg @ref ADC_RESOLUTION_6B + * @retval Analog reference voltage (unit: mV) + */ +#define __HAL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\ + __ADC_RESOLUTION__) \ + __LL_ADC_CALC_VREFANALOG_VOLTAGE((__VREFINT_ADC_DATA__), \ + (__ADC_RESOLUTION__)) + +/** + * @brief Helper macro to calculate the temperature (unit: degree Celsius) + * from ADC conversion data of internal temperature sensor. + * @note Computation is using temperature sensor calibration values + * stored in system memory for each device during production. + * @note Calculation formula: + * Temperature = ((TS_ADC_DATA - TS_CAL1) + * * (TS_CAL2_TEMP - TS_CAL1_TEMP)) + * / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP + * with TS_ADC_DATA = temperature sensor raw data measured by ADC + * Avg_Slope = (TS_CAL2 - TS_CAL1) + * / (TS_CAL2_TEMP - TS_CAL1_TEMP) + * TS_CAL1 = equivalent TS_ADC_DATA at temperature + * TEMP_DEGC_CAL1 (calibrated in factory) + * TS_CAL2 = equivalent TS_ADC_DATA at temperature + * TEMP_DEGC_CAL2 (calibrated in factory) + * Caution: Calculation relevancy under reserve that calibration + * parameters are correct (address and data). + * To calculate temperature using temperature sensor + * datasheet typical values (generic values less, therefore + * less accurate than calibrated values), + * use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(). + * @note As calculation input, the analog reference voltage (Vref+) must be + * defined as it impacts the ADC LSB equivalent voltage. + * @note Analog reference voltage (Vref+) must be either known from + * user board environment or can be calculated using ADC measurement + * and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE(). + * @note On this STM32 serie, calibration data of temperature sensor + * corresponds to a resolution of 12 bits, + * this is the recommended ADC resolution to convert voltage of + * temperature sensor. + * Otherwise, this macro performs the processing to scale + * ADC conversion data to 12 bits. + * @param __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV) + * @param __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal + * temperature sensor (unit: digital value). + * @param __ADC_RESOLUTION__ ADC resolution at which internal temperature + * sensor voltage has been measured. + * This parameter can be one of the following values: + * @arg @ref ADC_RESOLUTION_12B + * @arg @ref ADC_RESOLUTION_10B + * @arg @ref ADC_RESOLUTION_8B + * @arg @ref ADC_RESOLUTION_6B + * @retval Temperature (unit: degree Celsius) + */ +#define __HAL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\ + __TEMPSENSOR_ADC_DATA__,\ + __ADC_RESOLUTION__) \ + __LL_ADC_CALC_TEMPERATURE((__VREFANALOG_VOLTAGE__), \ + (__TEMPSENSOR_ADC_DATA__), \ + (__ADC_RESOLUTION__)) + +/** + * @brief Helper macro to calculate the temperature (unit: degree Celsius) + * from ADC conversion data of internal temperature sensor. + * @note Computation is using temperature sensor typical values + * (refer to device datasheet). + * @note Calculation formula: + * Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV) + * / Avg_Slope + CALx_TEMP + * with TS_ADC_DATA = temperature sensor raw data measured by ADC + * (unit: digital value) + * Avg_Slope = temperature sensor slope + * (unit: uV/Degree Celsius) + * TS_TYP_CALx_VOLT = temperature sensor digital value at + * temperature CALx_TEMP (unit: mV) + * Caution: Calculation relevancy under reserve the temperature sensor + * of the current device has characteristics in line with + * datasheet typical values. + * If temperature sensor calibration values are available on + * on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()), + * temperature calculation will be more accurate using + * helper macro @ref __LL_ADC_CALC_TEMPERATURE(). + * @note As calculation input, the analog reference voltage (Vref+) must be + * defined as it impacts the ADC LSB equivalent voltage. + * @note Analog reference voltage (Vref+) must be either known from + * user board environment or can be calculated using ADC measurement + * and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE(). + * @note ADC measurement data must correspond to a resolution of 12bits + * (full scale digital value 4095). If not the case, the data must be + * preliminarily rescaled to an equivalent resolution of 12 bits. + * @param __TEMPSENSOR_TYP_AVGSLOPE__ Device datasheet data: Temperature sensor slope typical value (unit: uV/DegCelsius). + * On STM32WB, refer to device datasheet parameter "Avg_Slope". + * @param __TEMPSENSOR_TYP_CALX_V__ Device datasheet data: Temperature sensor voltage typical value (at temperature and Vref+ defined in parameters below) (unit: mV). + * On STM32WB, refer to device datasheet parameter "V30" (corresponding to TS_CAL1). + * @param __TEMPSENSOR_CALX_TEMP__ Device datasheet data: Temperature at which temperature sensor voltage (see parameter above) is corresponding (unit: mV) + * @param __VREFANALOG_VOLTAGE__ Analog voltage reference (Vref+) voltage (unit: mV) + * @param __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal temperature sensor (unit: digital value). + * @param __ADC_RESOLUTION__ ADC resolution at which internal temperature sensor voltage has been measured. + * This parameter can be one of the following values: + * @arg @ref ADC_RESOLUTION_12B + * @arg @ref ADC_RESOLUTION_10B + * @arg @ref ADC_RESOLUTION_8B + * @arg @ref ADC_RESOLUTION_6B + * @retval Temperature (unit: degree Celsius) + */ +#define __HAL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\ + __TEMPSENSOR_TYP_CALX_V__,\ + __TEMPSENSOR_CALX_TEMP__,\ + __VREFANALOG_VOLTAGE__,\ + __TEMPSENSOR_ADC_DATA__,\ + __ADC_RESOLUTION__) \ + __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS((__TEMPSENSOR_TYP_AVGSLOPE__), \ + (__TEMPSENSOR_TYP_CALX_V__), \ + (__TEMPSENSOR_CALX_TEMP__), \ + (__VREFANALOG_VOLTAGE__), \ + (__TEMPSENSOR_ADC_DATA__), \ + (__ADC_RESOLUTION__)) + +/** + * @} + */ + +/** + * @} + */ + +/* Include ADC HAL Extended module */ +#include "stm32wbxx_hal_adc_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup ADC_Exported_Functions + * @{ + */ + +/** @addtogroup ADC_Exported_Functions_Group1 + * @brief Initialization and Configuration functions + * @{ + */ +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc); +void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc); +void HAL_ADC_MspDeInit(ADC_HandleTypeDef *hadc); + +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) +/* Callbacks Register/UnRegister functions ***********************************/ +HAL_StatusTypeDef HAL_ADC_RegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID, + pADC_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_ADC_UnRegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup ADC_Exported_Functions_Group2 + * @brief IO operation functions + * @{ + */ +/* IO operation functions *****************************************************/ + +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout); +HAL_StatusTypeDef HAL_ADC_PollForEvent(ADC_HandleTypeDef *hadc, uint32_t EventType, uint32_t Timeout); + +/* Non-blocking mode: Interruption */ +HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc); + +/* Non-blocking mode: DMA */ +HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length); +HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc); + +/* ADC retrieve conversion value intended to be used with polling or interruption */ +uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc); + +/* ADC IRQHandler and Callbacks used in non-blocking modes (Interruption and DMA) */ +void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc); +void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc); +void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc); +void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc); +void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc); +/** + * @} + */ + +/** @addtogroup ADC_Exported_Functions_Group3 Peripheral Control functions + * @brief Peripheral Control functions + * @{ + */ +/* Peripheral Control functions ***********************************************/ +HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig); +HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *AnalogWDGConfig); + +/** + * @} + */ + +/* Peripheral State functions *************************************************/ +/** @addtogroup ADC_Exported_Functions_Group4 + * @{ + */ +uint32_t HAL_ADC_GetState(ADC_HandleTypeDef *hadc); +uint32_t HAL_ADC_GetError(ADC_HandleTypeDef *hadc); + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions -----------------------------------------------------------*/ +/** @addtogroup ADC_Private_Functions ADC Private Functions + * @{ + */ +HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup); +HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc); +void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma); +void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma); +void ADC_DMAError(DMA_HandleTypeDef *hdma); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32WBxx_HAL_ADC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_adc_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_adc_ex.h new file mode 100644 index 0000000..2bf99de --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_adc_ex.h @@ -0,0 +1,765 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_adc_ex.h + * @author MCD Application Team + * @brief Header file of ADC HAL extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_ADC_EX_H +#define STM32WBxx_HAL_ADC_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup ADCEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup ADCEx_Exported_Types ADC Extended Exported Types + * @{ + */ + +/** + * @brief ADC Injected Conversion Oversampling structure definition + */ +typedef struct +{ + uint32_t Ratio; /*!< Configures the oversampling ratio. + This parameter can be a value of @ref ADC_HAL_EC_OVS_RATIO */ + + uint32_t RightBitShift; /*!< Configures the division coefficient for the Oversampler. + This parameter can be a value of @ref ADC_HAL_EC_OVS_SHIFT */ +} ADC_InjOversamplingTypeDef; + +/** + * @brief Structure definition of ADC group injected and ADC channel affected to ADC group injected + * @note Parameters of this structure are shared within 2 scopes: + * - Scope channel: InjectedChannel, InjectedRank, InjectedSamplingTime , InjectedSingleDiff, InjectedOffsetNumber, InjectedOffset + * - Scope ADC group injected (affects all channels of injected group): InjectedNbrOfConversion, InjectedDiscontinuousConvMode, + * AutoInjectedConv, QueueInjectedContext, ExternalTrigInjecConv, ExternalTrigInjecConvEdge, InjecOversamplingMode, InjecOversampling. + * @note The setting of these parameters by function HAL_ADCEx_InjectedConfigChannel() is conditioned to ADC state. + * ADC state can be either: + * - For all parameters: ADC disabled (this is the only possible ADC state to modify parameter 'InjectedSingleDiff') + * - For parameters 'InjectedDiscontinuousConvMode', 'QueueInjectedContext', 'InjecOversampling': ADC enabled without conversion on going on injected group. + * - For parameters 'InjectedSamplingTime', 'InjectedOffset', 'InjectedOffsetNumber', 'AutoInjectedConv': ADC enabled without conversion on going on regular and injected groups. + * - For parameters 'InjectedChannel', 'InjectedRank', 'InjectedNbrOfConversion', 'ExternalTrigInjecConv', 'ExternalTrigInjecConvEdge': ADC enabled and while conversion on going + * on ADC groups regular and injected. + * If ADC is not in the appropriate state to modify some parameters, these parameters setting is bypassed + * without error reporting (as it can be the expected behavior in case of intended action to update another parameter (which fulfills the ADC state condition) on the fly). + */ +typedef struct +{ + uint32_t InjectedChannel; /*!< Specifies the channel to configure into ADC group injected. + This parameter can be a value of @ref ADC_HAL_EC_CHANNEL + Note: Depending on devices and ADC instances, some channels may not be available on device package pins. Refer to device datasheet for channels availability. */ + + uint32_t InjectedRank; /*!< Specifies the rank in the ADC group injected sequencer. + This parameter must be a value of @ref ADC_INJ_SEQ_RANKS. + Note: to disable a channel or change order of conversion sequencer, rank containing a previous channel setting can be overwritten by + the new channel setting (or parameter number of conversions adjusted) */ + + uint32_t InjectedSamplingTime; /*!< Sampling time value to be set for the selected channel. + Unit: ADC clock cycles. + Conversion time is the addition of sampling time and processing time + (12.5 ADC clock cycles at ADC resolution 12 bits, 10.5 cycles at 10 bits, 8.5 cycles at 8 bits, 6.5 cycles at 6 bits). + This parameter can be a value of @ref ADC_HAL_EC_CHANNEL_SAMPLINGTIME. + Caution: This parameter applies to a channel that can be used in a regular and/or injected group. + It overwrites the last setting. + Note: In case of usage of internal measurement channels (VrefInt/Vbat/TempSensor), + sampling time constraints must be respected (sampling time can be adjusted in function of ADC clock frequency and sampling time setting) + Refer to device datasheet for timings values. */ + + uint32_t InjectedSingleDiff; /*!< Selection of single-ended or differential input. + In differential mode: Differential measurement is between the selected channel 'i' (positive input) and channel 'i+1' (negative input). + Only channel 'i' has to be configured, channel 'i+1' is configured automatically. + This parameter must be a value of @ref ADC_HAL_EC_CHANNEL_SINGLE_DIFF_ENDING. + Caution: This parameter applies to a channel that can be used in a regular and/or injected group. + It overwrites the last setting. + Note: Refer to Reference Manual to ensure the selected channel is available in differential mode. + Note: When configuring a channel 'i' in differential mode, the channel 'i+1' is not usable separately. + Note: This parameter must be modified when ADC is disabled (before ADC start conversion or after ADC stop conversion). + If ADC is enabled, this parameter setting is bypassed without error reporting (as it can be the expected behavior in case + of another parameter update on the fly) */ + + uint32_t InjectedOffsetNumber; /*!< Selects the offset number. + This parameter can be a value of @ref ADC_HAL_EC_OFFSET_NB. + Caution: Only one offset is allowed per channel. This parameter overwrites the last setting. */ + + uint32_t InjectedOffset; /*!< Defines the offset to be subtracted from the raw converted data. + Offset value must be a positive number. + Depending of ADC resolution selected (12, 10, 8 or 6 bits), this parameter must be a number + between Min_Data = 0x000 and Max_Data = 0xFFF, 0x3FF, 0xFF or 0x3F respectively. + Note: This parameter must be modified when no conversion is on going on both regular and injected groups (ADC disabled, or ADC enabled + without continuous mode or external trigger that could launch a conversion). */ + + uint32_t InjectedNbrOfConversion; /*!< Specifies the number of ranks that will be converted within the ADC group injected sequencer. + To use the injected group sequencer and convert several ranks, parameter 'ScanConvMode' must be enabled. + This parameter must be a number between Min_Data = 1 and Max_Data = 4. + Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to + configure a channel on injected group can impact the configuration of other channels previously set. */ + + FunctionalState InjectedDiscontinuousConvMode; /*!< Specifies whether the conversions sequence of ADC group injected is performed in Complete-sequence/Discontinuous-sequence + (main sequence subdivided in successive parts). + Discontinuous mode is used only if sequencer is enabled (parameter 'ScanConvMode'). If sequencer is disabled, this parameter is discarded. + Discontinuous mode can be enabled only if continuous mode is disabled. + This parameter can be set to ENABLE or DISABLE. + Note: This parameter must be modified when ADC is disabled (before ADC start conversion or after ADC stop conversion). + Note: For injected group, discontinuous mode converts the sequence channel by channel (discontinuous length fixed to 1 rank). + Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to + configure a channel on injected group can impact the configuration of other channels previously set. */ + + FunctionalState AutoInjectedConv; /*!< Enables or disables the selected ADC group injected automatic conversion after regular one + This parameter can be set to ENABLE or DISABLE. + Note: To use Automatic injected conversion, discontinuous mode must be disabled ('DiscontinuousConvMode' and 'InjectedDiscontinuousConvMode' set to DISABLE) + Note: To use Automatic injected conversion, injected group external triggers must be disabled ('ExternalTrigInjecConv' set to ADC_INJECTED_SOFTWARE_START) + Note: In case of DMA used with regular group: if DMA configured in normal mode (single shot) JAUTO will be stopped upon DMA transfer complete. + To maintain JAUTO always enabled, DMA must be configured in circular mode. + Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to + configure a channel on injected group can impact the configuration of other channels previously set. */ + + FunctionalState QueueInjectedContext; /*!< Specifies whether the context queue feature is enabled. + This parameter can be set to ENABLE or DISABLE. + If context queue is enabled, injected sequencer&channels configurations are queued on up to 2 contexts. If a + new injected context is set when queue is full, error is triggered by interruption and through function + 'HAL_ADCEx_InjectedQueueOverflowCallback'. + Caution: This feature request that the sequence is fully configured before injected conversion start. + Therefore, configure channels with as many calls to HAL_ADCEx_InjectedConfigChannel() as the 'InjectedNbrOfConversion' parameter. + Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to + configure a channel on injected group can impact the configuration of other channels previously set. + Note: This parameter must be modified when ADC is disabled (before ADC start conversion or after ADC stop conversion). */ + + uint32_t ExternalTrigInjecConv; /*!< Selects the external event used to trigger the conversion start of injected group. + If set to ADC_INJECTED_SOFTWARE_START, external triggers are disabled and software trigger is used instead. + This parameter can be a value of @ref ADC_injected_external_trigger_source. + Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to + configure a channel on injected group can impact the configuration of other channels previously set. */ + + uint32_t ExternalTrigInjecConvEdge; /*!< Selects the external trigger edge of injected group. + This parameter can be a value of @ref ADC_injected_external_trigger_edge. + If trigger source is set to ADC_INJECTED_SOFTWARE_START, this parameter is discarded. + Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to + configure a channel on injected group can impact the configuration of other channels previously set. */ + + FunctionalState InjecOversamplingMode; /*!< Specifies whether the oversampling feature is enabled or disabled. + This parameter can be set to ENABLE or DISABLE. + Note: This parameter can be modified only if there is no conversion is ongoing (both ADSTART and JADSTART cleared). */ + + ADC_InjOversamplingTypeDef InjecOversampling; /*!< Specifies the Oversampling parameters. + Caution: this setting overwrites the previous oversampling configuration if oversampling already enabled. + Note: This parameter can be modified only if there is no conversion is ongoing (both ADSTART and JADSTART cleared). */ +} ADC_InjectionConfTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup ADCEx_Exported_Constants ADC Extended Exported Constants + * @{ + */ + +/** @defgroup ADC_injected_external_trigger_source ADC group injected trigger source + * @{ + */ +/* ADC group regular trigger sources for all ADC instances */ +#define ADC_INJECTED_SOFTWARE_START (LL_ADC_INJ_TRIG_SOFTWARE) /*!< Software triggers injected group conversion start */ +#define ADC_EXTERNALTRIGINJEC_T1_TRGO (LL_ADC_INJ_TRIG_EXT_TIM1_TRGO) /*!< ADC group injected conversion trigger from external peripheral: TIM1 TRGO. Trigger edge set to rising edge (default setting). */ +#define ADC_EXTERNALTRIGINJEC_T1_TRGO2 (LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2) /*!< ADC group injected conversion trigger from external peripheral: TIM1 TRGO2. Trigger edge set to rising edge (default setting). */ +#define ADC_EXTERNALTRIGINJEC_T1_CC4 (LL_ADC_INJ_TRIG_EXT_TIM1_CH4) /*!< ADC group injected conversion trigger from external peripheral: TIM1 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */ +#define ADC_EXTERNALTRIGINJEC_T2_TRGO (LL_ADC_INJ_TRIG_EXT_TIM2_TRGO) /*!< ADC group injected conversion trigger from external peripheral: TIM2 TRGO. Trigger edge set to rising edge (default setting). */ +#define ADC_EXTERNALTRIGINJEC_T2_CC1 (LL_ADC_INJ_TRIG_EXT_TIM2_CH1) /*!< ADC group injected conversion trigger from external peripheral: TIM2 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */ +#define ADC_EXTERNALTRIGINJEC_EXT_IT15 (LL_ADC_INJ_TRIG_EXT_EXTI_LINE15) /*!< ADC group injected conversion trigger from external peripheral: external interrupt line 15. Trigger edge set to rising edge (default setting). */ +/** + * @} + */ + +/** @defgroup ADC_injected_external_trigger_edge ADC group injected trigger edge (when external trigger is selected) + * @{ + */ +#define ADC_EXTERNALTRIGINJECCONV_EDGE_NONE (0x00000000UL) /*!< Injected conversions hardware trigger detection disabled */ +#define ADC_EXTERNALTRIGINJECCONV_EDGE_RISING (ADC_JSQR_JEXTEN_0) /*!< Injected conversions hardware trigger detection on the rising edge */ +#define ADC_EXTERNALTRIGINJECCONV_EDGE_FALLING (ADC_JSQR_JEXTEN_1) /*!< Injected conversions hardware trigger detection on the falling edge */ +#define ADC_EXTERNALTRIGINJECCONV_EDGE_RISINGFALLING (ADC_JSQR_JEXTEN) /*!< Injected conversions hardware trigger detection on both the rising and falling edges */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_CHANNEL_SINGLE_DIFF_ENDING Channel - Single or differential ending + * @{ + */ +#define ADC_SINGLE_ENDED (LL_ADC_SINGLE_ENDED) /*!< ADC channel ending set to single ended (literal also used to set calibration mode) */ +#define ADC_DIFFERENTIAL_ENDED (LL_ADC_DIFFERENTIAL_ENDED) /*!< ADC channel ending set to differential (literal also used to set calibration mode) */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_OFFSET_NB ADC instance - Offset number + * @{ + */ +#define ADC_OFFSET_NONE (ADC_OFFSET_4 + 1U) /*!< ADC offset disabled: no offset correction for the selected ADC channel */ +#define ADC_OFFSET_1 (LL_ADC_OFFSET_1) /*!< ADC offset number 1: ADC channel and offset level to which the offset programmed will be applied (independently of channel mapped on ADC group regular or group injected) */ +#define ADC_OFFSET_2 (LL_ADC_OFFSET_2) /*!< ADC offset number 2: ADC channel and offset level to which the offset programmed will be applied (independently of channel mapped on ADC group regular or group injected) */ +#define ADC_OFFSET_3 (LL_ADC_OFFSET_3) /*!< ADC offset number 3: ADC channel and offset level to which the offset programmed will be applied (independently of channel mapped on ADC group regular or group injected) */ +#define ADC_OFFSET_4 (LL_ADC_OFFSET_4) /*!< ADC offset number 4: ADC channel and offset level to which the offset programmed will be applied (independently of channel mapped on ADC group regular or group injected) */ +/** + * @} + */ + +/** @defgroup ADC_INJ_SEQ_RANKS ADC group injected - Sequencer ranks + * @{ + */ +#define ADC_INJECTED_RANK_1 (LL_ADC_INJ_RANK_1) /*!< ADC group injected sequencer rank 1 */ +#define ADC_INJECTED_RANK_2 (LL_ADC_INJ_RANK_2) /*!< ADC group injected sequencer rank 2 */ +#define ADC_INJECTED_RANK_3 (LL_ADC_INJ_RANK_3) /*!< ADC group injected sequencer rank 3 */ +#define ADC_INJECTED_RANK_4 (LL_ADC_INJ_RANK_4) /*!< ADC group injected sequencer rank 4 */ +/** + * @} + */ + +/** @defgroup ADC_HAL_EC_GROUPS ADC instance - Groups + * @{ + */ +#define ADC_REGULAR_GROUP (LL_ADC_GROUP_REGULAR) /*!< ADC group regular (available on all STM32 devices) */ +#define ADC_INJECTED_GROUP (LL_ADC_GROUP_INJECTED) /*!< ADC group injected (not available on all STM32 devices)*/ +#define ADC_REGULAR_INJECTED_GROUP (LL_ADC_GROUP_REGULAR_INJECTED) /*!< ADC both groups regular and injected */ +/** + * @} + */ + +/** @defgroup ADC_CFGR_fields ADCx CFGR fields + * @{ + */ +#define ADC_CFGR_FIELDS (ADC_CFGR_AWD1CH | ADC_CFGR_JAUTO | ADC_CFGR_JAWD1EN |\ + ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL | ADC_CFGR_JQM |\ + ADC_CFGR_JDISCEN | ADC_CFGR_DISCNUM | ADC_CFGR_DISCEN |\ + ADC_CFGR_AUTDLY | ADC_CFGR_CONT | ADC_CFGR_OVRMOD |\ + ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL | ADC_CFGR_ALIGN |\ + ADC_CFGR_RES | ADC_CFGR_DMACFG | ADC_CFGR_DMAEN ) +/** + * @} + */ + +/** @defgroup ADC_SMPR1_fields ADCx SMPR1 fields + * @{ + */ +#define ADC_SMPR1_FIELDS (ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 |\ + ADC_SMPR1_SMP6 | ADC_SMPR1_SMP5 | ADC_SMPR1_SMP4 |\ + ADC_SMPR1_SMP3 | ADC_SMPR1_SMP2 | ADC_SMPR1_SMP1 |\ + ADC_SMPR1_SMP0) +/** + * @} + */ + +/** @defgroup ADC_CFGR_fields_2 ADCx CFGR sub fields + * @{ + */ +/* ADC_CFGR fields of parameters that can be updated when no conversion + (neither regular nor injected) is on-going */ +#define ADC_CFGR_FIELDS_2 ((ADC_CFGR_DMACFG | ADC_CFGR_AUTDLY)) +/** + * @} + */ + + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/** @defgroup ADCEx_Private_Macro_internal_HAL_driver ADC Extended Private Macros + * @{ + */ +/* Macro reserved for internal HAL driver usage, not intended to be used in */ +/* code of final user. */ + +/** + * @brief Test if conversion trigger of injected group is software start + * or external trigger. + * @param __HANDLE__ ADC handle. + * @retval SET (software start) or RESET (external trigger). + */ +#define ADC_IS_SOFTWARE_START_INJECTED(__HANDLE__) \ + (((__HANDLE__)->Instance->JSQR & ADC_JSQR_JEXTEN) == 0UL) + +/** + * @brief Check whether or not ADC is independent. + * @param __HANDLE__ ADC handle. + * @note When multimode feature is not available, the macro always returns SET. + * @retval SET (ADC is independent) or RESET (ADC is not). + */ +#define ADC_IS_INDEPENDENT(__HANDLE__) (SET) + +/** + * @brief Set the selected injected Channel rank. + * @param __CHANNELNB__ Channel number. + * @param __RANKNB__ Rank number. + * @retval None + */ +#define ADC_JSQR_RK(__CHANNELNB__, __RANKNB__) ((((__CHANNELNB__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << ((__RANKNB__) & ADC_INJ_RANK_ID_JSQR_MASK)) + +/** + * @brief Configure ADC injected context queue + * @param __INJECT_CONTEXT_QUEUE_MODE__ Injected context queue mode. + * @retval None + */ +#define ADC_CFGR_INJECT_CONTEXT_QUEUE(__INJECT_CONTEXT_QUEUE_MODE__) ((__INJECT_CONTEXT_QUEUE_MODE__) << ADC_CFGR_JQM_Pos) + +/** + * @brief Configure ADC discontinuous conversion mode for injected group + * @param __INJECT_DISCONTINUOUS_MODE__ Injected discontinuous mode. + * @retval None + */ +#define ADC_CFGR_INJECT_DISCCONTINUOUS(__INJECT_DISCONTINUOUS_MODE__) ((__INJECT_DISCONTINUOUS_MODE__) << ADC_CFGR_JDISCEN_Pos) + +/** + * @brief Configure ADC discontinuous conversion mode for regular group + * @param __REG_DISCONTINUOUS_MODE__ Regular discontinuous mode. + * @retval None + */ +#define ADC_CFGR_REG_DISCONTINUOUS(__REG_DISCONTINUOUS_MODE__) ((__REG_DISCONTINUOUS_MODE__) << ADC_CFGR_DISCEN_Pos) + +/** + * @brief Configure the number of discontinuous conversions for regular group. + * @param __NBR_DISCONTINUOUS_CONV__ Number of discontinuous conversions. + * @retval None + */ +#define ADC_CFGR_DISCONTINUOUS_NUM(__NBR_DISCONTINUOUS_CONV__) (((__NBR_DISCONTINUOUS_CONV__) - 1UL) << ADC_CFGR_DISCNUM_Pos) + +/** + * @brief Configure the ADC auto delay mode. + * @param __AUTOWAIT__ Auto delay bit enable or disable. + * @retval None + */ +#define ADC_CFGR_AUTOWAIT(__AUTOWAIT__) ((__AUTOWAIT__) << ADC_CFGR_AUTDLY_Pos) + +/** + * @brief Configure ADC continuous conversion mode. + * @param __CONTINUOUS_MODE__ Continuous mode. + * @retval None + */ +#define ADC_CFGR_CONTINUOUS(__CONTINUOUS_MODE__) ((__CONTINUOUS_MODE__) << ADC_CFGR_CONT_Pos) + +/** + * @brief Configure the ADC DMA continuous request. + * @param __DMACONTREQ_MODE__ DMA continuous request mode. + * @retval None + */ +#define ADC_CFGR_DMACONTREQ(__DMACONTREQ_MODE__) ((__DMACONTREQ_MODE__) << ADC_CFGR_DMACFG_Pos) + + +/** + * @brief Shift the offset with respect to the selected ADC resolution. + * @note Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0. + * If resolution 12 bits, no shift. + * If resolution 10 bits, shift of 2 ranks on the left. + * If resolution 8 bits, shift of 4 ranks on the left. + * If resolution 6 bits, shift of 6 ranks on the left. + * Therefore, shift = (12 - resolution) = 12 - (12- (((RES[1:0]) >> 3)*2)). + * @param __HANDLE__ ADC handle + * @param __OFFSET__ Value to be shifted + * @retval None + */ +#define ADC_OFFSET_SHIFT_RESOLUTION(__HANDLE__, __OFFSET__) \ + ((__OFFSET__) << ((((__HANDLE__)->Instance->CFGR & ADC_CFGR_RES) >> 3UL) * 2UL)) + +/** + * @brief Shift the AWD1 threshold with respect to the selected ADC resolution. + * @note Thresholds have to be left-aligned on bit 11, the LSB (right bits) are set to 0. + * If resolution 12 bits, no shift. + * If resolution 10 bits, shift of 2 ranks on the left. + * If resolution 8 bits, shift of 4 ranks on the left. + * If resolution 6 bits, shift of 6 ranks on the left. + * Therefore, shift = (12 - resolution) = 12 - (12- (((RES[1:0]) >> 3)*2)). + * @param __HANDLE__ ADC handle + * @param __THRESHOLD__ Value to be shifted + * @retval None + */ +#define ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(__HANDLE__, __THRESHOLD__) \ + ((__THRESHOLD__) << ((((__HANDLE__)->Instance->CFGR & ADC_CFGR_RES) >> 3UL) * 2UL)) + +/** + * @brief Shift the AWD2 and AWD3 threshold with respect to the selected ADC resolution. + * @note Thresholds have to be left-aligned on bit 7. + * If resolution 12 bits, shift of 4 ranks on the right (the 4 LSB are discarded). + * If resolution 10 bits, shift of 2 ranks on the right (the 2 LSB are discarded). + * If resolution 8 bits, no shift. + * If resolution 6 bits, shift of 2 ranks on the left (the 2 LSB are set to 0). + * @param __HANDLE__ ADC handle + * @param __THRESHOLD__ Value to be shifted + * @retval None + */ +#define ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(__HANDLE__, __THRESHOLD__) \ + ((((__HANDLE__)->Instance->CFGR & ADC_CFGR_RES) != (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) ? \ + ((__THRESHOLD__) >> ((4UL - ((((__HANDLE__)->Instance->CFGR & ADC_CFGR_RES) >> 3UL) * 2UL)) & 0x1FUL)) : \ + ((__THRESHOLD__) << 2UL) \ + ) + +/** + * @brief Clear Common Control Register. + * @param __HANDLE__ ADC handle. + * @retval None + */ +#define ADC_CLEAR_COMMON_CONTROL_REGISTER(__HANDLE__) CLEAR_BIT(__LL_ADC_COMMON_INSTANCE((__HANDLE__)->Instance)->CCR, ADC_CCR_CKMODE | \ + ADC_CCR_PRESC | \ + ADC_CCR_VBATEN | \ + ADC_CCR_TSEN | \ + ADC_CCR_VREFEN ) + + +/** + * @brief Verify the ADC instance connected to the temperature sensor. + * @param __HANDLE__ ADC handle. + * @retval SET (ADC instance is valid) or RESET (ADC instance is invalid) + */ +#define ADC_TEMPERATURE_SENSOR_INSTANCE(__HANDLE__) (((__HANDLE__)->Instance) == ADC1) + +/** + * @brief Verify the ADC instance connected to the battery voltage VBAT. + * @param __HANDLE__ ADC handle. + * @retval SET (ADC instance is valid) or RESET (ADC instance is invalid) + */ +#define ADC_BATTERY_VOLTAGE_INSTANCE(__HANDLE__) (((__HANDLE__)->Instance) == ADC1) + +/** + * @brief Verify the ADC instance connected to the internal voltage reference VREFINT. + * @param __HANDLE__ ADC handle. + * @retval SET (ADC instance is valid) or RESET (ADC instance is invalid) + */ +#define ADC_VREFINT_INSTANCE(__HANDLE__) (((__HANDLE__)->Instance) == ADC1) + +/** + * @brief Verify the length of scheduled injected conversions group. + * @param __LENGTH__ number of programmed conversions. + * @retval SET (__LENGTH__ is within the maximum number of possible programmable injected conversions) or RESET (__LENGTH__ is null or too large) + */ +#define IS_ADC_INJECTED_NB_CONV(__LENGTH__) (((__LENGTH__) >= (1U)) && ((__LENGTH__) <= (4U))) + +/** + * @brief Calibration factor size verification (7 bits maximum). + * @param __CALIBRATION_FACTOR__ Calibration factor value. + * @retval SET (__CALIBRATION_FACTOR__ is within the authorized size) or RESET (__CALIBRATION_FACTOR__ is too large) + */ +#define IS_ADC_CALFACT(__CALIBRATION_FACTOR__) ((__CALIBRATION_FACTOR__) <= (0x7FU)) + + +/** + * @brief Verify the ADC channel setting. + * @param __HANDLE__ ADC handle. + * @param __CHANNEL__ programmed ADC channel. + * @retval SET (__CHANNEL__ is valid) or RESET (__CHANNEL__ is invalid) + */ +#define IS_ADC_CHANNEL(__HANDLE__, __CHANNEL__) ((((__HANDLE__)->Instance) == ADC1) && \ + (((__CHANNEL__) == ADC_CHANNEL_0) || \ + ((__CHANNEL__) == ADC_CHANNEL_1) || \ + ((__CHANNEL__) == ADC_CHANNEL_2) || \ + ((__CHANNEL__) == ADC_CHANNEL_3) || \ + ((__CHANNEL__) == ADC_CHANNEL_4) || \ + ((__CHANNEL__) == ADC_CHANNEL_5) || \ + ((__CHANNEL__) == ADC_CHANNEL_6) || \ + ((__CHANNEL__) == ADC_CHANNEL_7) || \ + ((__CHANNEL__) == ADC_CHANNEL_8) || \ + ((__CHANNEL__) == ADC_CHANNEL_9) || \ + ((__CHANNEL__) == ADC_CHANNEL_10) || \ + ((__CHANNEL__) == ADC_CHANNEL_11) || \ + ((__CHANNEL__) == ADC_CHANNEL_12) || \ + ((__CHANNEL__) == ADC_CHANNEL_13) || \ + ((__CHANNEL__) == ADC_CHANNEL_14) || \ + ((__CHANNEL__) == ADC_CHANNEL_15) || \ + ((__CHANNEL__) == ADC_CHANNEL_16) || \ + ((__CHANNEL__) == ADC_CHANNEL_17) || \ + ((__CHANNEL__) == ADC_CHANNEL_18) || \ + ((__CHANNEL__) == ADC_CHANNEL_VREFINT) || \ + ((__CHANNEL__) == ADC_CHANNEL_TEMPSENSOR) || \ + ((__CHANNEL__) == ADC_CHANNEL_VBAT))) + +/** + * @brief Verify the ADC channel setting in differential mode. + * @param __HANDLE__ ADC handle. + * @param __CHANNEL__ programmed ADC channel. + * @retval SET (__CHANNEL__ is valid) or RESET (__CHANNEL__ is invalid) + */ +#define IS_ADC_DIFF_CHANNEL(__HANDLE__, __CHANNEL__) (((__CHANNEL__) == ADC_CHANNEL_1) || \ + ((__CHANNEL__) == ADC_CHANNEL_2) || \ + ((__CHANNEL__) == ADC_CHANNEL_3) || \ + ((__CHANNEL__) == ADC_CHANNEL_4) || \ + ((__CHANNEL__) == ADC_CHANNEL_5) || \ + ((__CHANNEL__) == ADC_CHANNEL_6) || \ + ((__CHANNEL__) == ADC_CHANNEL_7) || \ + ((__CHANNEL__) == ADC_CHANNEL_8) || \ + ((__CHANNEL__) == ADC_CHANNEL_9) || \ + ((__CHANNEL__) == ADC_CHANNEL_10) || \ + ((__CHANNEL__) == ADC_CHANNEL_11) || \ + ((__CHANNEL__) == ADC_CHANNEL_12) || \ + ((__CHANNEL__) == ADC_CHANNEL_13) || \ + ((__CHANNEL__) == ADC_CHANNEL_14) || \ + ((__CHANNEL__) == ADC_CHANNEL_15) ) + +/** + * @brief Verify the ADC single-ended input or differential mode setting. + * @param __SING_DIFF__ programmed channel setting. + * @retval SET (__SING_DIFF__ is valid) or RESET (__SING_DIFF__ is invalid) + */ +#define IS_ADC_SINGLE_DIFFERENTIAL(__SING_DIFF__) (((__SING_DIFF__) == ADC_SINGLE_ENDED) || \ + ((__SING_DIFF__) == ADC_DIFFERENTIAL_ENDED) ) + +/** + * @brief Verify the ADC offset management setting. + * @param __OFFSET_NUMBER__ ADC offset management. + * @retval SET (__OFFSET_NUMBER__ is valid) or RESET (__OFFSET_NUMBER__ is invalid) + */ +#define IS_ADC_OFFSET_NUMBER(__OFFSET_NUMBER__) (((__OFFSET_NUMBER__) == ADC_OFFSET_NONE) || \ + ((__OFFSET_NUMBER__) == ADC_OFFSET_1) || \ + ((__OFFSET_NUMBER__) == ADC_OFFSET_2) || \ + ((__OFFSET_NUMBER__) == ADC_OFFSET_3) || \ + ((__OFFSET_NUMBER__) == ADC_OFFSET_4) ) + +/** + * @brief Verify the ADC injected channel setting. + * @param __CHANNEL__ programmed ADC injected channel. + * @retval SET (__CHANNEL__ is valid) or RESET (__CHANNEL__ is invalid) + */ +#define IS_ADC_INJECTED_RANK(__CHANNEL__) (((__CHANNEL__) == ADC_INJECTED_RANK_1) || \ + ((__CHANNEL__) == ADC_INJECTED_RANK_2) || \ + ((__CHANNEL__) == ADC_INJECTED_RANK_3) || \ + ((__CHANNEL__) == ADC_INJECTED_RANK_4) ) + +/** + * @brief Verify the ADC injected conversions external trigger. + * @param __HANDLE__ ADC handle. + * @param __INJTRIG__ programmed ADC injected conversions external trigger. + * @retval SET (__INJTRIG__ is a valid value) or RESET (__INJTRIG__ is invalid) + */ +#define IS_ADC_EXTTRIGINJEC(__HANDLE__, __INJTRIG__) (((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T1_TRGO) || \ + ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T1_CC4) || \ + ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T2_TRGO) || \ + ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T2_CC1) || \ + ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_EXT_IT15) || \ + ((__INJTRIG__) == ADC_EXTERNALTRIGINJEC_T1_TRGO2) || \ + ((__INJTRIG__) == ADC_INJECTED_SOFTWARE_START) ) + +/** + * @brief Verify the ADC edge trigger setting for injected group. + * @param __EDGE__ programmed ADC edge trigger setting. + * @retval SET (__EDGE__ is a valid value) or RESET (__EDGE__ is invalid) + */ +#define IS_ADC_EXTTRIGINJEC_EDGE(__EDGE__) (((__EDGE__) == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE) || \ + ((__EDGE__) == ADC_EXTERNALTRIGINJECCONV_EDGE_RISING) || \ + ((__EDGE__) == ADC_EXTERNALTRIGINJECCONV_EDGE_FALLING) || \ + ((__EDGE__) == ADC_EXTERNALTRIGINJECCONV_EDGE_RISINGFALLING) ) + +/** + * @brief Verify the ADC analog watchdog setting. + * @param __WATCHDOG__ programmed ADC analog watchdog setting. + * @retval SET (__WATCHDOG__ is valid) or RESET (__WATCHDOG__ is invalid) + */ +#define IS_ADC_ANALOG_WATCHDOG_NUMBER(__WATCHDOG__) (((__WATCHDOG__) == ADC_ANALOGWATCHDOG_1) || \ + ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_2) || \ + ((__WATCHDOG__) == ADC_ANALOGWATCHDOG_3) ) + +/** + * @brief Verify the ADC analog watchdog mode setting. + * @param __WATCHDOG_MODE__ programmed ADC analog watchdog mode setting. + * @retval SET (__WATCHDOG_MODE__ is valid) or RESET (__WATCHDOG_MODE__ is invalid) + */ +#define IS_ADC_ANALOG_WATCHDOG_MODE(__WATCHDOG_MODE__) (((__WATCHDOG_MODE__) == ADC_ANALOGWATCHDOG_NONE) || \ + ((__WATCHDOG_MODE__) == ADC_ANALOGWATCHDOG_SINGLE_REG) || \ + ((__WATCHDOG_MODE__) == ADC_ANALOGWATCHDOG_SINGLE_INJEC) || \ + ((__WATCHDOG_MODE__) == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC) || \ + ((__WATCHDOG_MODE__) == ADC_ANALOGWATCHDOG_ALL_REG) || \ + ((__WATCHDOG_MODE__) == ADC_ANALOGWATCHDOG_ALL_INJEC) || \ + ((__WATCHDOG_MODE__) == ADC_ANALOGWATCHDOG_ALL_REGINJEC) ) + +/** + * @brief Verify the ADC conversion (regular or injected or both). + * @param __CONVERSION__ ADC conversion group. + * @retval SET (__CONVERSION__ is valid) or RESET (__CONVERSION__ is invalid) + */ +#define IS_ADC_CONVERSION_GROUP(__CONVERSION__) (((__CONVERSION__) == ADC_REGULAR_GROUP) || \ + ((__CONVERSION__) == ADC_INJECTED_GROUP) || \ + ((__CONVERSION__) == ADC_REGULAR_INJECTED_GROUP) ) + +/** + * @brief Verify the ADC event type. + * @param __EVENT__ ADC event. + * @retval SET (__EVENT__ is valid) or RESET (__EVENT__ is invalid) + */ +#define IS_ADC_EVENT_TYPE(__EVENT__) (((__EVENT__) == ADC_EOSMP_EVENT) || \ + ((__EVENT__) == ADC_AWD_EVENT) || \ + ((__EVENT__) == ADC_AWD2_EVENT) || \ + ((__EVENT__) == ADC_AWD3_EVENT) || \ + ((__EVENT__) == ADC_OVR_EVENT) || \ + ((__EVENT__) == ADC_JQOVF_EVENT) ) + +/** + * @brief Verify the ADC oversampling ratio. + * @param __RATIO__ programmed ADC oversampling ratio. + * @retval SET (__RATIO__ is a valid value) or RESET (__RATIO__ is invalid) + */ +#define IS_ADC_OVERSAMPLING_RATIO(__RATIO__) (((__RATIO__) == ADC_OVERSAMPLING_RATIO_2 ) || \ + ((__RATIO__) == ADC_OVERSAMPLING_RATIO_4 ) || \ + ((__RATIO__) == ADC_OVERSAMPLING_RATIO_8 ) || \ + ((__RATIO__) == ADC_OVERSAMPLING_RATIO_16 ) || \ + ((__RATIO__) == ADC_OVERSAMPLING_RATIO_32 ) || \ + ((__RATIO__) == ADC_OVERSAMPLING_RATIO_64 ) || \ + ((__RATIO__) == ADC_OVERSAMPLING_RATIO_128 ) || \ + ((__RATIO__) == ADC_OVERSAMPLING_RATIO_256 )) + +/** + * @brief Verify the ADC oversampling shift. + * @param __SHIFT__ programmed ADC oversampling shift. + * @retval SET (__SHIFT__ is a valid value) or RESET (__SHIFT__ is invalid) + */ +#define IS_ADC_RIGHT_BIT_SHIFT(__SHIFT__) (((__SHIFT__) == ADC_RIGHTBITSHIFT_NONE) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_1 ) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_2 ) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_3 ) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_4 ) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_5 ) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_6 ) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_7 ) || \ + ((__SHIFT__) == ADC_RIGHTBITSHIFT_8 )) + +/** + * @brief Verify the ADC oversampling triggered mode. + * @param __MODE__ programmed ADC oversampling triggered mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_ADC_TRIGGERED_OVERSAMPLING_MODE(__MODE__) (((__MODE__) == ADC_TRIGGEREDMODE_SINGLE_TRIGGER) || \ + ((__MODE__) == ADC_TRIGGEREDMODE_MULTI_TRIGGER) ) + +/** + * @brief Verify the ADC oversampling regular conversion resumed or continued mode. + * @param __MODE__ programmed ADC oversampling regular conversion resumed or continued mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_ADC_REGOVERSAMPLING_MODE(__MODE__) (((__MODE__) == ADC_REGOVERSAMPLING_CONTINUED_MODE) || \ + ((__MODE__) == ADC_REGOVERSAMPLING_RESUMED_MODE) ) + +/** + * @brief Verify the DFSDM mode configuration. + * @param __HANDLE__ ADC handle. + * @note When DMSDFM configuration is not supported, the macro systematically reports SET. For + * this reason, the input parameter is the ADC handle and not the configuration parameter + * directly. + * @retval SET (DFSDM mode configuration is valid) or RESET (DFSDM mode configuration is invalid) + */ +#define IS_ADC_DFSDMCFG_MODE(__HANDLE__) (SET) + +/** + * @brief Return the DFSDM configuration mode. + * @param __HANDLE__ ADC handle. + * @note When DMSDFM configuration is not supported, the macro systematically reports 0x0 (i.e disabled). + * For this reason, the input parameter is the ADC handle and not the configuration parameter + * directly. + * @retval DFSDM configuration mode + */ +#define ADC_CFGR_DFSDM(__HANDLE__) (0x0UL) + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup ADCEx_Exported_Functions + * @{ + */ + +/** @addtogroup ADCEx_Exported_Functions_Group1 + * @{ + */ +/* IO operation functions *****************************************************/ + +/* ADC calibration */ +HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff); +uint32_t HAL_ADCEx_Calibration_GetValue(ADC_HandleTypeDef *hadc, uint32_t SingleDiff); +HAL_StatusTypeDef HAL_ADCEx_Calibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t SingleDiff, + uint32_t CalibrationFactor); + +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADCEx_InjectedStop(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout); + +/* Non-blocking mode: Interruption */ +HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef *hadc); + +/* ADC retrieve conversion value intended to be used with polling or interruption */ +uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef *hadc, uint32_t InjectedRank); + +/* ADC IRQHandler and Callbacks used in non-blocking modes (Interruption) */ +void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc); +void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc); +void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc); +void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc); +void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc); + +/* ADC group regular conversions stop */ +HAL_StatusTypeDef HAL_ADCEx_RegularStop(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADCEx_RegularStop_IT(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADCEx_RegularStop_DMA(ADC_HandleTypeDef *hadc); +/** + * @} + */ + +/** @addtogroup ADCEx_Exported_Functions_Group2 + * @{ + */ +/* Peripheral Control functions ***********************************************/ +HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,ADC_InjectionConfTypeDef* sConfigInjected); +HAL_StatusTypeDef HAL_ADCEx_EnableInjectedQueue(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADCEx_DisableInjectedQueue(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADCEx_DisableVoltageRegulator(ADC_HandleTypeDef *hadc); +HAL_StatusTypeDef HAL_ADCEx_EnterADCDeepPowerDownMode(ADC_HandleTypeDef *hadc); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_ADC_EX_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_comp.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_comp.h new file mode 100644 index 0000000..59edc5d --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_comp.h @@ -0,0 +1,711 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_comp.h + * @author MCD Application Team + * @brief Header file of COMP HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_COMP_H +#define STM32WBxx_HAL_COMP_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" +#include "stm32wbxx_ll_exti.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ +#if defined (COMP1) || defined (COMP2) + +/** @addtogroup COMP + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup COMP_Exported_Types COMP Exported Types + * @{ + */ + +/** + * @brief COMP Init structure definition + */ +typedef struct +{ + + uint32_t WindowMode; /*!< Set window mode of a pair of comparators instances + (2 consecutive instances odd and even COMP and COMP). + Note: HAL COMP driver allows to set window mode from any COMP instance of the pair of COMP instances composing window mode. + This parameter can be a value of @ref COMP_WindowMode */ + + uint32_t Mode; /*!< Set comparator operating mode to adjust power and speed. + Note: For the characteristics of comparator power modes + (propagation delay and power consumption), refer to device datasheet. + This parameter can be a value of @ref COMP_PowerMode */ + + uint32_t InputPlus; /*!< Set comparator input plus (non-inverting input). + This parameter can be a value of @ref COMP_InputPlus */ + + uint32_t InputMinus; /*!< Set comparator input minus (inverting input). + This parameter can be a value of @ref COMP_InputMinus */ + + uint32_t Hysteresis; /*!< Set comparator hysteresis mode of the input minus. + This parameter can be a value of @ref COMP_Hysteresis */ + + uint32_t OutputPol; /*!< Set comparator output polarity. + This parameter can be a value of @ref COMP_OutputPolarity */ + + uint32_t BlankingSrce; /*!< Set comparator blanking source. + This parameter can be a value of @ref COMP_BlankingSrce */ + + uint32_t TriggerMode; /*!< Set the comparator output triggering External Interrupt Line (EXTI). + This parameter can be a value of @ref COMP_EXTI_TriggerMode */ + +} COMP_InitTypeDef; + +/** + * @brief HAL COMP state machine: HAL COMP states definition + */ +#define COMP_STATE_BITFIELD_LOCK (0x10U) +typedef enum +{ + HAL_COMP_STATE_RESET = 0x00U, /*!< COMP not yet initialized */ + HAL_COMP_STATE_RESET_LOCKED = (HAL_COMP_STATE_RESET | COMP_STATE_BITFIELD_LOCK), /*!< COMP not yet initialized and configuration is locked */ + HAL_COMP_STATE_READY = 0x01U, /*!< COMP initialized and ready for use */ + HAL_COMP_STATE_READY_LOCKED = (HAL_COMP_STATE_READY | COMP_STATE_BITFIELD_LOCK), /*!< COMP initialized but configuration is locked */ + HAL_COMP_STATE_BUSY = 0x02U, /*!< COMP is running */ + HAL_COMP_STATE_BUSY_LOCKED = (HAL_COMP_STATE_BUSY | COMP_STATE_BITFIELD_LOCK) /*!< COMP is running and configuration is locked */ +} HAL_COMP_StateTypeDef; + +/** + * @brief COMP Handle Structure definition + */ +#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1) +typedef struct __COMP_HandleTypeDef +#else +typedef struct +#endif +{ + COMP_TypeDef *Instance; /*!< Register base address */ + COMP_InitTypeDef Init; /*!< COMP required parameters */ + HAL_LockTypeDef Lock; /*!< Locking object */ + __IO HAL_COMP_StateTypeDef State; /*!< COMP communication state */ + __IO uint32_t ErrorCode; /*!< COMP error code */ +#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1) + void (* TriggerCallback)(struct __COMP_HandleTypeDef *hcomp); /*!< COMP trigger callback */ + void (* MspInitCallback)(struct __COMP_HandleTypeDef *hcomp); /*!< COMP Msp Init callback */ + void (* MspDeInitCallback)(struct __COMP_HandleTypeDef *hcomp); /*!< COMP Msp DeInit callback */ +#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */ +} COMP_HandleTypeDef; + +#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1) +/** + * @brief HAL COMP Callback ID enumeration definition + */ +typedef enum +{ + HAL_COMP_TRIGGER_CB_ID = 0x00U, /*!< COMP trigger callback ID */ + HAL_COMP_MSPINIT_CB_ID = 0x01U, /*!< COMP Msp Init callback ID */ + HAL_COMP_MSPDEINIT_CB_ID = 0x02U /*!< COMP Msp DeInit callback ID */ +} HAL_COMP_CallbackIDTypeDef; + +/** + * @brief HAL COMP Callback pointer definition + */ +typedef void (*pCOMP_CallbackTypeDef)(COMP_HandleTypeDef *hcomp); /*!< pointer to a COMP callback function */ + +#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup COMP_Exported_Constants COMP Exported Constants + * @{ + */ + +/** @defgroup COMP_Error_Code COMP Error Code + * @{ + */ +#define HAL_COMP_ERROR_NONE (0x00UL) /*!< No error */ +#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1) +#define HAL_COMP_ERROR_INVALID_CALLBACK (0x01UL) /*!< Invalid Callback error */ +#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup COMP_WindowMode COMP Window Mode + * @{ + */ +#define COMP_WINDOWMODE_DISABLE (0x00000000UL) /*!< Window mode disable: Comparators instances pair COMP1 and COMP2 are independent */ +#define COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON (COMP_CSR_WINMODE) /*!< Window mode enable: Comparators instances pair COMP1 and COMP2 have their input plus connected together. The common input is COMP1 input plus (COMP2 input plus is no more accessible). */ +/** + * @} + */ + +/** @defgroup COMP_PowerMode COMP power mode + * @{ + */ +/* Note: For the characteristics of comparator power modes */ +/* (propagation delay and power consumption), */ +/* refer to device datasheet. */ +#define COMP_POWERMODE_HIGHSPEED (0x00000000UL) /*!< High Speed */ +#define COMP_POWERMODE_MEDIUMSPEED (COMP_CSR_PWRMODE_0) /*!< Medium Speed */ +#define COMP_POWERMODE_ULTRALOWPOWER (COMP_CSR_PWRMODE) /*!< Ultra-low power mode */ +/** + * @} + */ + +/** @defgroup COMP_InputPlus COMP input plus (non-inverting input) + * @{ + */ +#define COMP_INPUT_PLUS_IO1 (0x00000000UL) /*!< Comparator input plus connected to IO1 (pin PC5 for COMP1, pin PB4 for COMP2) */ +#define COMP_INPUT_PLUS_IO2 (COMP_CSR_INPSEL_0) /*!< Comparator input plus connected to IO2 (pin PB2 for COMP1, pin PB6 for COMP2) */ +#if defined(COMP_CSR_INPSEL_1) +#define COMP_INPUT_PLUS_IO3 (COMP_CSR_INPSEL_1) /*!< Comparator input plus connected to IO3 (pin PA1 for COMP1, pin PA3 for COMP2) */ +#endif +/** + * @} + */ + +/** @defgroup COMP_InputMinus COMP input minus (inverting input) + * @{ + */ +#define COMP_INPUT_MINUS_1_4VREFINT ( COMP_CSR_SCALEN | COMP_CSR_BRGEN) /*!< Comparator input minus connected to 1/4 VrefInt */ +#define COMP_INPUT_MINUS_1_2VREFINT ( COMP_CSR_INMSEL_0 | COMP_CSR_SCALEN | COMP_CSR_BRGEN) /*!< Comparator input minus connected to 1/2 VrefInt */ +#define COMP_INPUT_MINUS_3_4VREFINT ( COMP_CSR_INMSEL_1 | COMP_CSR_SCALEN | COMP_CSR_BRGEN) /*!< Comparator input minus connected to 3/4 VrefInt */ +#define COMP_INPUT_MINUS_VREFINT ( COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0 | COMP_CSR_SCALEN ) /*!< Comparator input minus connected to VrefInt */ +#define COMP_INPUT_MINUS_IO1 (COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 ) /*!< Comparator input minus connected to IO1 (pin PB1 for COMP1, pin PB3 for COMP2) */ +#define COMP_INPUT_MINUS_IO2 (COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to IO2 (pin PC4 for COMP1, pin PB7 for COMP2) */ +#define COMP_INPUT_MINUS_IO3 ( COMP_CSR_INMESEL_0 | COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to IO3 (pin PA0 for COMP1, pin PA2 for COMP2) */ +#define COMP_INPUT_MINUS_IO4 (COMP_CSR_INMESEL_1 | COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to IO4 (pin PA4 for COMP1, pin PA4 for COMP2) */ +#define COMP_INPUT_MINUS_IO5 (COMP_CSR_INMESEL_1 | COMP_CSR_INMESEL_0 | COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to IO5 (pin PA5 for COMP1, pin PA5 for COMP2) */ +/** + * @} + */ + +/** @defgroup COMP_Hysteresis COMP hysteresis + * @{ + */ +#define COMP_HYSTERESIS_NONE (0x00000000UL) /*!< No hysteresis */ +#define COMP_HYSTERESIS_LOW ( COMP_CSR_HYST_0) /*!< Hysteresis level low */ +#define COMP_HYSTERESIS_MEDIUM (COMP_CSR_HYST_1 ) /*!< Hysteresis level medium */ +#define COMP_HYSTERESIS_HIGH (COMP_CSR_HYST_1 | COMP_CSR_HYST_0) /*!< Hysteresis level high */ +/** + * @} + */ + +/** @defgroup COMP_OutputPolarity COMP output Polarity + * @{ + */ +#define COMP_OUTPUTPOL_NONINVERTED (0x00000000UL) /*!< COMP output level is not inverted (comparator output is high when the input plus is at a higher voltage than the input minus) */ +#define COMP_OUTPUTPOL_INVERTED (COMP_CSR_POLARITY) /*!< COMP output level is inverted (comparator output is low when the input plus is at a higher voltage than the input minus) */ +/** + * @} + */ + +/** @defgroup COMP_BlankingSrce COMP blanking source + * @{ + */ +#define COMP_BLANKINGSRC_NONE (0x00000000UL) /*!State = HAL_COMP_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_COMP_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_COMP_STATE_RESET) +#endif + +/** + * @brief Clear COMP error code (set it to no error code "HAL_COMP_ERROR_NONE"). + * @param __HANDLE__ COMP handle + * @retval None + */ +#define COMP_CLEAR_ERRORCODE(__HANDLE__) ((__HANDLE__)->ErrorCode = HAL_COMP_ERROR_NONE) + +/** + * @brief Enable the specified comparator. + * @param __HANDLE__ COMP handle + * @retval None + */ +#define __HAL_COMP_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CSR, COMP_CSR_EN) + +/** + * @brief Disable the specified comparator. + * @param __HANDLE__ COMP handle + * @retval None + */ +#define __HAL_COMP_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CSR, COMP_CSR_EN) + +/** + * @brief Lock the specified comparator configuration. + * @note Using this macro induce HAL COMP handle state machine being no + * more in line with COMP instance state. + * To keep HAL COMP handle state machine updated, it is recommended + * to use function "HAL_COMP_Lock')". + * @param __HANDLE__ COMP handle + * @retval None + */ +#define __HAL_COMP_LOCK(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CSR, COMP_CSR_LOCK) + +/** + * @brief Check whether the specified comparator is locked. + * @param __HANDLE__ COMP handle + * @retval Value 0 if COMP instance is not locked, value 1 if COMP instance is locked + */ +#define __HAL_COMP_IS_LOCKED(__HANDLE__) (READ_BIT((__HANDLE__)->Instance->CSR, COMP_CSR_LOCK) == COMP_CSR_LOCK) + +/** + * @} + */ + +/** @defgroup COMP_Exti_Management COMP external interrupt line management + * @{ + */ + +/** + * @brief Enable the COMP1 EXTI line rising edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Disable the COMP1 EXTI line rising edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Enable the COMP1 EXTI line falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Disable the COMP1 EXTI line falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Enable the COMP1 EXTI line rising & falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_ENABLE_RISING_FALLING_EDGE() do { \ + LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP1); \ + LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP1); \ + } while(0) + +/** + * @brief Disable the COMP1 EXTI line rising & falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_DISABLE_RISING_FALLING_EDGE() do { \ + LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP1); \ + LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP1); \ + } while(0) + +/** + * @brief Enable the COMP1 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_ENABLE_IT() LL_EXTI_EnableIT_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Disable the COMP1 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_DISABLE_IT() LL_EXTI_DisableIT_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Generate a software interrupt on the COMP1 EXTI line. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_GENERATE_SWIT() LL_EXTI_GenerateSWI_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Enable the COMP1 EXTI line in event mode. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_ENABLE_EVENT() LL_EXTI_EnableEvent_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Disable the COMP1 EXTI line in event mode. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_DISABLE_EVENT() LL_EXTI_DisableEvent_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Check whether the COMP1 EXTI line flag is set. + * @retval RESET or SET + */ +#define __HAL_COMP_COMP1_EXTI_GET_FLAG() LL_EXTI_IsActiveFlag_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Clear the COMP1 EXTI flag. + * @retval None + */ +#define __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() LL_EXTI_ClearFlag_0_31(COMP_EXTI_LINE_COMP1) + +/** + * @brief Enable the COMP2 EXTI line rising edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Disable the COMP2 EXTI line rising edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Enable the COMP2 EXTI line falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Disable the COMP2 EXTI line falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Enable the COMP2 EXTI line rising & falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_ENABLE_RISING_FALLING_EDGE() do { \ + LL_EXTI_EnableRisingTrig_0_31(COMP_EXTI_LINE_COMP2); \ + LL_EXTI_EnableFallingTrig_0_31(COMP_EXTI_LINE_COMP2); \ + } while(0) + +/** + * @brief Disable the COMP2 EXTI line rising & falling edge trigger. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_DISABLE_RISING_FALLING_EDGE() do { \ + LL_EXTI_DisableRisingTrig_0_31(COMP_EXTI_LINE_COMP2); \ + LL_EXTI_DisableFallingTrig_0_31(COMP_EXTI_LINE_COMP2); \ + } while(0) + +/** + * @brief Enable the COMP2 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_ENABLE_IT() LL_EXTI_EnableIT_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Disable the COMP2 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_DISABLE_IT() LL_EXTI_DisableIT_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Generate a software interrupt on the COMP2 EXTI line. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_GENERATE_SWIT() LL_EXTI_GenerateSWI_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Enable the COMP2 EXTI line in event mode. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_ENABLE_EVENT() LL_EXTI_EnableEvent_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Disable the COMP2 EXTI line in event mode. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_DISABLE_EVENT() LL_EXTI_DisableEvent_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Check whether the COMP2 EXTI line flag is set. + * @retval RESET or SET + */ +#define __HAL_COMP_COMP2_EXTI_GET_FLAG() LL_EXTI_IsActiveFlag_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @brief Clear the COMP2 EXTI flag. + * @retval None + */ +#define __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() LL_EXTI_ClearFlag_0_31(COMP_EXTI_LINE_COMP2) + +/** + * @} + */ + +/** + * @} + */ + + +/* Private types -------------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup COMP_Private_Constants COMP Private Constants + * @{ + */ + +/** @defgroup COMP_ExtiLine COMP EXTI Lines + * @{ + */ +#define COMP_EXTI_LINE_COMP1 (LL_EXTI_LINE_20) /*!< EXTI line 20 connected to COMP1 output */ +#define COMP_EXTI_LINE_COMP2 (LL_EXTI_LINE_21) /*!< EXTI line 21 connected to COMP2 output */ +/** + * @} + */ + +/** @defgroup COMP_ExtiLine COMP EXTI Lines + * @{ + */ +#define COMP_EXTI_IT (0x00000001UL) /*!< EXTI line event with interruption */ +#define COMP_EXTI_EVENT (0x00000002UL) /*!< EXTI line event only (without interruption) */ +#define COMP_EXTI_RISING (0x00000010UL) /*!< EXTI line event on rising edge */ +#define COMP_EXTI_FALLING (0x00000020UL) /*!< EXTI line event on falling edge */ +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup COMP_Private_Macros COMP Private Macros + * @{ + */ + +/** @defgroup COMP_GET_EXTI_LINE COMP private macros to get EXTI line associated with comparators + * @{ + */ +/** + * @brief Get the specified EXTI line for a comparator instance. + * @param __INSTANCE__ specifies the COMP instance. + * @retval value of @ref COMP_ExtiLine + */ +#define COMP_GET_EXTI_LINE(__INSTANCE__) (((__INSTANCE__) == COMP1) ? COMP_EXTI_LINE_COMP1 \ + : COMP_EXTI_LINE_COMP2) +/** + * @} + */ + +/** @defgroup COMP_IS_COMP_Definitions COMP private macros to check input parameters + * @{ + */ +#define IS_COMP_WINDOWMODE(__WINDOWMODE__) (((__WINDOWMODE__) == COMP_WINDOWMODE_DISABLE) || \ + ((__WINDOWMODE__) == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON) ) + +#define IS_COMP_POWERMODE(__POWERMODE__) (((__POWERMODE__) == COMP_POWERMODE_HIGHSPEED) || \ + ((__POWERMODE__) == COMP_POWERMODE_MEDIUMSPEED) || \ + ((__POWERMODE__) == COMP_POWERMODE_ULTRALOWPOWER) ) + +#define IS_COMP_INPUT_PLUS(__COMP_INSTANCE__, __INPUT_PLUS__) (((__INPUT_PLUS__) == COMP_INPUT_PLUS_IO1) || \ + ((__INPUT_PLUS__) == COMP_INPUT_PLUS_IO2) || \ + ((__INPUT_PLUS__) == COMP_INPUT_PLUS_IO3)) + +/* Note: On this STM32 serie, comparator input minus parameters are */ +/* the same on all COMP instances. */ +/* However, comparator instance kept as macro parameter for */ +/* compatibility with other STM32 families. */ +#define IS_COMP_INPUT_MINUS(__COMP_INSTANCE__, __INPUT_MINUS__) (((__INPUT_MINUS__) == COMP_INPUT_MINUS_1_4VREFINT) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_1_2VREFINT) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_3_4VREFINT) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_VREFINT) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_IO1) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_IO2) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_IO3) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_IO4) || \ + ((__INPUT_MINUS__) == COMP_INPUT_MINUS_IO5)) + +#define IS_COMP_HYSTERESIS(__HYSTERESIS__) (((__HYSTERESIS__) == COMP_HYSTERESIS_NONE) || \ + ((__HYSTERESIS__) == COMP_HYSTERESIS_LOW) || \ + ((__HYSTERESIS__) == COMP_HYSTERESIS_MEDIUM) || \ + ((__HYSTERESIS__) == COMP_HYSTERESIS_HIGH)) + +#define IS_COMP_OUTPUTPOL(__POL__) (((__POL__) == COMP_OUTPUTPOL_NONINVERTED) || \ + ((__POL__) == COMP_OUTPUTPOL_INVERTED)) + +#define IS_COMP_BLANKINGSRCE(__OUTPUT_BLANKING_SOURCE__) \ + ( ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_NONE) \ + || ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_TIM1_OC5) \ + || ((__OUTPUT_BLANKING_SOURCE__) == COMP_BLANKINGSRC_TIM2_OC3) \ + ) + +/* Note: Output blanking source common to all COMP instances */ +/* Macro kept for compatibility with other STM32 series */ +#define IS_COMP_BLANKINGSRC_INSTANCE(__INSTANCE__, __OUTPUT_BLANKING_SOURCE__) \ + (IS_COMP_BLANKINGSRCE(__OUTPUT_BLANKING_SOURCE__)) + + +#define IS_COMP_TRIGGERMODE(__MODE__) (((__MODE__) == COMP_TRIGGERMODE_NONE) || \ + ((__MODE__) == COMP_TRIGGERMODE_IT_RISING) || \ + ((__MODE__) == COMP_TRIGGERMODE_IT_FALLING) || \ + ((__MODE__) == COMP_TRIGGERMODE_IT_RISING_FALLING) || \ + ((__MODE__) == COMP_TRIGGERMODE_EVENT_RISING) || \ + ((__MODE__) == COMP_TRIGGERMODE_EVENT_FALLING) || \ + ((__MODE__) == COMP_TRIGGERMODE_EVENT_RISING_FALLING)) + +#define IS_COMP_OUTPUT_LEVEL(__OUTPUT_LEVEL__) (((__OUTPUT_LEVEL__) == COMP_OUTPUT_LEVEL_LOW) || \ + ((__OUTPUT_LEVEL__) == COMP_OUTPUT_LEVEL_HIGH)) + +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup COMP_Exported_Functions + * @{ + */ + +/** @addtogroup COMP_Exported_Functions_Group1 + * @{ + */ + +/* Initialization and de-initialization functions **********************************/ +HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp); +HAL_StatusTypeDef HAL_COMP_DeInit(COMP_HandleTypeDef *hcomp); +void HAL_COMP_MspInit(COMP_HandleTypeDef *hcomp); +void HAL_COMP_MspDeInit(COMP_HandleTypeDef *hcomp); + +#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1) +/* Callbacks Register/UnRegister functions ***********************************/ +HAL_StatusTypeDef HAL_COMP_RegisterCallback(COMP_HandleTypeDef *hcomp, HAL_COMP_CallbackIDTypeDef CallbackID, + pCOMP_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_COMP_UnRegisterCallback(COMP_HandleTypeDef *hcomp, HAL_COMP_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */ +/** + * @} + */ + +/* IO operation functions *****************************************************/ +/** @addtogroup COMP_Exported_Functions_Group2 + * @{ + */ +HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp); +HAL_StatusTypeDef HAL_COMP_Stop(COMP_HandleTypeDef *hcomp); +void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp); +/** + * @} + */ + +/* Peripheral Control functions ************************************************/ +/** @addtogroup COMP_Exported_Functions_Group3 + * @{ + */ +HAL_StatusTypeDef HAL_COMP_Lock(COMP_HandleTypeDef *hcomp); +uint32_t HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp); +/* Callback in interrupt mode */ +void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp); +/** + * @} + */ + +/* Peripheral State functions **************************************************/ +/** @addtogroup COMP_Exported_Functions_Group4 + * @{ + */ +HAL_COMP_StateTypeDef HAL_COMP_GetState(COMP_HandleTypeDef *hcomp); +uint32_t HAL_COMP_GetError(COMP_HandleTypeDef *hcomp); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* COMP1 || COMP2 */ +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_COMP_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_conf_template.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_conf_template.h new file mode 100644 index 0000000..8f947e5 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_conf_template.h @@ -0,0 +1,353 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_conf.h + * @author MCD Application Team + * @brief HAL configuration file. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_CONF_H +#define STM32WBxx_HAL_CONF_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/* ########################## Module Selection ############################## */ +/** + * @brief This is the list of modules to be used in the HAL driver + */ +#define HAL_MODULE_ENABLED +#define HAL_ADC_MODULE_ENABLED +#define HAL_COMP_MODULE_ENABLED +#define HAL_CORTEX_MODULE_ENABLED +#define HAL_CRC_MODULE_ENABLED +#define HAL_CRYP_MODULE_ENABLED +#define HAL_DMA_MODULE_ENABLED +#define HAL_EXTI_MODULE_ENABLED +#define HAL_FLASH_MODULE_ENABLED +#define HAL_GPIO_MODULE_ENABLED +#define HAL_HSEM_MODULE_ENABLED +#define HAL_I2C_MODULE_ENABLED +#define HAL_IPCC_MODULE_ENABLED +#define HAL_IRDA_MODULE_ENABLED +#define HAL_IWDG_MODULE_ENABLED +#define HAL_LCD_MODULE_ENABLED +#define HAL_LPTIM_MODULE_ENABLED +#define HAL_PCD_MODULE_ENABLED +#define HAL_PKA_MODULE_ENABLED +#define HAL_PWR_MODULE_ENABLED +#define HAL_QSPI_MODULE_ENABLED +#define HAL_RCC_MODULE_ENABLED +#define HAL_RNG_MODULE_ENABLED +#define HAL_RTC_MODULE_ENABLED +#define HAL_SAI_MODULE_ENABLED +#define HAL_SMARTCARD_MODULE_ENABLED +#define HAL_SMBUS_MODULE_ENABLED +#define HAL_SPI_MODULE_ENABLED +#define HAL_TIM_MODULE_ENABLED +#define HAL_TSC_MODULE_ENABLED +#define HAL_UART_MODULE_ENABLED +#define HAL_USART_MODULE_ENABLED +#define HAL_WWDG_MODULE_ENABLED + +#define USE_HAL_ADC_REGISTER_CALLBACKS 0u +#define USE_HAL_COMP_REGISTER_CALLBACKS 0u +#define USE_HAL_CRYP_REGISTER_CALLBACKS 0u +#define USE_HAL_I2C_REGISTER_CALLBACKS 0u +#define USE_HAL_IRDA_REGISTER_CALLBACKS 0u +#define USE_HAL_LPTIM_REGISTER_CALLBACKS 0u +#define USE_HAL_PCD_REGISTER_CALLBACKS 0u +#define USE_HAL_PKA_REGISTER_CALLBACKS 0u +#define USE_HAL_QSPI_REGISTER_CALLBACKS 0u +#define USE_HAL_RNG_REGISTER_CALLBACKS 0u +#define USE_HAL_RTC_REGISTER_CALLBACKS 0u +#define USE_HAL_SAI_REGISTER_CALLBACKS 0u +#define USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0u +#define USE_HAL_SMBUS_REGISTER_CALLBACKS 0u +#define USE_HAL_SPI_REGISTER_CALLBACKS 0u +#define USE_HAL_TIM_REGISTER_CALLBACKS 0u +#define USE_HAL_TSC_REGISTER_CALLBACKS 0u +#define USE_HAL_UART_REGISTER_CALLBACKS 0u +#define USE_HAL_USART_REGISTER_CALLBACKS 0u +#define USE_HAL_WWDG_REGISTER_CALLBACKS 0u + +/* ########################## Oscillator Values adaptation ####################*/ +/** + * @brief Adjust the value of External High Speed oscillator (HSE) used in your application. + * This value is used by the RCC HAL module to compute the system frequency + * (when HSE is used as system clock source, directly or through the PLL). + */ + +#if !defined (HSE_VALUE) + #define HSE_VALUE (32000000UL) /*!< Value of the External oscillator in Hz */ +#endif /* HSE_VALUE */ + +#if !defined (HSE_STARTUP_TIMEOUT) + #define HSE_STARTUP_TIMEOUT (100UL) /*!< Time out for HSE start up, in ms */ +#endif /* HSE_STARTUP_TIMEOUT */ + +/** + * @brief Internal Multiple Speed oscillator (MSI) default value. + * This value is the default MSI range value after Reset. + */ +#if !defined (MSI_VALUE) + #define MSI_VALUE (4000000UL) /*!< Value of the Internal oscillator in Hz*/ +#endif /* MSI_VALUE */ + +/** + * @brief Internal High Speed oscillator (HSI) value. + * This value is used by the RCC HAL module to compute the system frequency + * (when HSI is used as system clock source, directly or through the PLL). + */ +#if !defined (HSI_VALUE) + #define HSI_VALUE (16000000UL) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI_VALUE */ + +/** + * @brief Internal Low Speed oscillator (LSI1) value. + */ +#if !defined (LSI1_VALUE) + #define LSI1_VALUE (32000UL) /*!< LSI1 Typical Value in Hz*/ +#endif /* LSI1_VALUE */ /*!< Value of the Internal Low Speed oscillator in Hz + The real value may vary depending on the variations + in voltage and temperature.*/ +/** + * @brief Internal Low Speed oscillator (LSI2) value. + */ +#if !defined (LSI2_VALUE) + #define LSI2_VALUE (32000UL) /*!< LSI2 Typical Value in Hz*/ +#endif /* LSI2_VALUE */ /*!< Value of the Internal Low Speed oscillator in Hz + The real value may vary depending on the variations + in voltage and temperature.*/ + +/** + * @brief External Low Speed oscillator (LSE) value. + * This value is used by the UART, RTC HAL module to compute the system frequency + */ +#if !defined (LSE_VALUE) + #define LSE_VALUE (32768UL) /*!< Value of the External oscillator in Hz*/ +#endif /* LSE_VALUE */ + +/** + * @brief Internal Multiple Speed oscillator (HSI48) default value. + * This value is the default HSI48 range value after Reset. + */ +#if !defined (HSI48_VALUE) + #define HSI48_VALUE (48000000UL) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI48_VALUE */ + +#if !defined (LSE_STARTUP_TIMEOUT) + #define LSE_STARTUP_TIMEOUT (5000UL) /*!< Time out for LSE start up, in ms */ +#endif /* LSE_STARTUP_TIMEOUT */ + +/** + * @brief External clock source for SAI1 peripheral + * This value is used by the RCC HAL module to compute the SAI1 & SAI2 clock source + * frequency. + */ +#if !defined (EXTERNAL_SAI1_CLOCK_VALUE) + #define EXTERNAL_SAI1_CLOCK_VALUE (48000UL) /*!< Value of the SAI1 External clock source in Hz*/ +#endif /* EXTERNAL_SAI1_CLOCK_VALUE */ + +/* Tip: To avoid modifying this file each time you need to use different HSE, + === you can define the HSE value in your toolchain compiler preprocessor. */ + +/* ########################### System Configuration ######################### */ +/** + * @brief This is the HAL system configuration section + */ +#define VDD_VALUE (3300UL) /*!< Value of VDD in mv */ +#define TICK_INT_PRIORITY ((1UL<<__NVIC_PRIO_BITS) - 1UL) /*!< tick interrupt priority (lowest by default) */ +#define USE_RTOS 0U +#define PREFETCH_ENABLE 0U +#define INSTRUCTION_CACHE_ENABLE 1U +#define DATA_CACHE_ENABLE 1U + +/* ########################## Assert Selection ############################## */ +/** + * @brief Uncomment the line below to expanse the "assert_param" macro in the + * HAL drivers code + */ +/* #define USE_FULL_ASSERT 1U */ + +/* ################## SPI peripheral configuration ########################## */ + +/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver + * Activated: CRC code is present inside driver + * Deactivated: CRC code cleaned from driver + */ + +#define USE_SPI_CRC 1U + +/* Includes ------------------------------------------------------------------*/ +/** + * @brief Include module's header file + */ +#ifdef HAL_DMA_MODULE_ENABLED + #include "stm32wbxx_hal_dma.h" +#endif /* HAL_DMA_MODULE_ENABLED */ + +#ifdef HAL_ADC_MODULE_ENABLED + #include "stm32wbxx_hal_adc.h" +#endif /* HAL_ADC_MODULE_ENABLED */ + +#ifdef HAL_COMP_MODULE_ENABLED + #include "stm32wbxx_hal_comp.h" +#endif /* HAL_COMP_MODULE_ENABLED */ + +#ifdef HAL_CORTEX_MODULE_ENABLED + #include "stm32wbxx_hal_cortex.h" +#endif /* HAL_CORTEX_MODULE_ENABLED */ + +#ifdef HAL_CRC_MODULE_ENABLED + #include "stm32wbxx_hal_crc.h" +#endif /* HAL_CRC_MODULE_ENABLED */ + +#ifdef HAL_CRYP_MODULE_ENABLED + #include "stm32wbxx_hal_cryp.h" +#endif /* HAL_CRYP_MODULE_ENABLED */ + +#ifdef HAL_EXTI_MODULE_ENABLED + #include "stm32wbxx_hal_exti.h" +#endif /* HAL_EXTI_MODULE_ENABLED */ + +#ifdef HAL_FLASH_MODULE_ENABLED + #include "stm32wbxx_hal_flash.h" +#endif /* HAL_FLASH_MODULE_ENABLED */ + +#ifdef HAL_GPIO_MODULE_ENABLED + #include "stm32wbxx_hal_gpio.h" +#endif /* HAL_GPIO_MODULE_ENABLED */ + +#ifdef HAL_HSEM_MODULE_ENABLED + #include "stm32wbxx_hal_hsem.h" +#endif /* HAL_HSEM_MODULE_ENABLED */ + +#ifdef HAL_I2C_MODULE_ENABLED + #include "stm32wbxx_hal_i2c.h" +#endif /* HAL_I2C_MODULE_ENABLED */ + +#ifdef HAL_IPCC_MODULE_ENABLED + #include "stm32wbxx_hal_ipcc.h" +#endif /* HAL_IPCC_MODULE_ENABLED */ + +#ifdef HAL_IRDA_MODULE_ENABLED + #include "stm32wbxx_hal_irda.h" +#endif /* HAL_IRDA_MODULE_ENABLED */ + +#ifdef HAL_IWDG_MODULE_ENABLED + #include "stm32wbxx_hal_iwdg.h" +#endif /* HAL_IWDG_MODULE_ENABLED */ + +#ifdef HAL_LCD_MODULE_ENABLED + #include "stm32wbxx_hal_lcd.h" +#endif /* HAL_LCD_MODULE_ENABLED */ + +#ifdef HAL_LPTIM_MODULE_ENABLED + #include "stm32wbxx_hal_lptim.h" +#endif /* HAL_LPTIM_MODULE_ENABLED */ + +#ifdef HAL_PCD_MODULE_ENABLED + #include "stm32wbxx_hal_pcd.h" +#endif /* HAL_PCD_MODULE_ENABLED */ + +#ifdef HAL_PKA_MODULE_ENABLED + #include "stm32wbxx_hal_pka.h" +#endif /* HAL_PKA_MODULE_ENABLED */ + +#ifdef HAL_PWR_MODULE_ENABLED + #include "stm32wbxx_hal_pwr.h" +#endif /* HAL_PWR_MODULE_ENABLED */ + +#ifdef HAL_QSPI_MODULE_ENABLED + #include "stm32wbxx_hal_qspi.h" +#endif /* HAL_QSPI_MODULE_ENABLED */ + +#ifdef HAL_RCC_MODULE_ENABLED + #include "stm32wbxx_hal_rcc.h" +#endif /* HAL_RCC_MODULE_ENABLED */ + +#ifdef HAL_RNG_MODULE_ENABLED + #include "stm32wbxx_hal_rng.h" +#endif /* HAL_RNG_MODULE_ENABLED */ + +#ifdef HAL_RTC_MODULE_ENABLED + #include "stm32wbxx_hal_rtc.h" +#endif /* HAL_RTC_MODULE_ENABLED */ + +#ifdef HAL_SAI_MODULE_ENABLED + #include "stm32wbxx_hal_sai.h" +#endif /* HAL_SAI_MODULE_ENABLED */ + +#ifdef HAL_SMARTCARD_MODULE_ENABLED + #include "stm32wbxx_hal_smartcard.h" +#endif /* HAL_SMARTCARD_MODULE_ENABLED */ + +#ifdef HAL_SMBUS_MODULE_ENABLED + #include "stm32wbxx_hal_smbus.h" +#endif /* HAL_SMBUS_MODULE_ENABLED */ + +#ifdef HAL_SPI_MODULE_ENABLED + #include "stm32wbxx_hal_spi.h" +#endif /* HAL_SPI_MODULE_ENABLED */ + +#ifdef HAL_TIM_MODULE_ENABLED + #include "stm32wbxx_hal_tim.h" +#endif /* HAL_TIM_MODULE_ENABLED */ + +#ifdef HAL_TSC_MODULE_ENABLED + #include "stm32wbxx_hal_tsc.h" +#endif /* HAL_TSC_MODULE_ENABLED */ + +#ifdef HAL_UART_MODULE_ENABLED + #include "stm32wbxx_hal_uart.h" +#endif /* HAL_UART_MODULE_ENABLED */ + +#ifdef HAL_USART_MODULE_ENABLED + #include "stm32wbxx_hal_usart.h" +#endif /* HAL_USART_MODULE_ENABLED */ + +#ifdef HAL_WWDG_MODULE_ENABLED + #include "stm32wbxx_hal_wwdg.h" +#endif /* HAL_WWDG_MODULE_ENABLED */ + +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT +/** + * @brief The assert_param macro is used for function's parameters check. + * @param expr If expr is false, it calls assert_failed function + * which reports the name of the source file and the source + * line number of the call that failed. + * If expr is true, it returns no value. + * @retval None + */ + #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ + void assert_failed(uint8_t* file, uint32_t line); +#else + #define assert_param(expr) ((void)0U) +#endif /* USE_FULL_ASSERT */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_cortex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_cortex.h new file mode 100644 index 0000000..bc0e0ac --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_cortex.h @@ -0,0 +1,419 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_cortex.h + * @author MCD Application Team + * @brief Header file of CORTEX HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_CORTEX_H +#define STM32WBxx_HAL_CORTEX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup CORTEX CORTEX + * @brief CORTEX HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup CORTEX_Exported_Types CORTEX Exported Types + * @{ + */ + +#if (__MPU_PRESENT == 1) +/** @defgroup CORTEX_MPU_Region_Initialization_Structure_definition MPU Region Initialization Structure Definition + * @brief MPU Region initialization structure + * @{ + */ +typedef struct +{ + uint8_t Enable; /*!< Specifies the status of the region. + This parameter can be a value of @ref CORTEX_MPU_Region_Enable */ + uint8_t Number; /*!< Specifies the number of the region to protect. + This parameter can be a value of @ref CORTEX_MPU_Region_Number */ + uint32_t BaseAddress; /*!< Specifies the base address of the region to protect. + */ + uint8_t Size; /*!< Specifies the size of the region to protect. + This parameter can be a value of @ref CORTEX_MPU_Region_Size */ + uint8_t SubRegionDisable; /*!< Specifies the number of the subregion protection to disable. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF */ + uint8_t TypeExtField; /*!< Specifies the TEX field level. + This parameter can be a value of @ref CORTEX_MPU_TEX_Levels */ + uint8_t AccessPermission; /*!< Specifies the region access permission type. + This parameter can be a value of @ref CORTEX_MPU_Region_Permission_Attributes */ + uint8_t DisableExec; /*!< Specifies the instruction access status. + This parameter can be a value of @ref CORTEX_MPU_Instruction_Access */ + uint8_t IsShareable; /*!< Specifies the shareability status of the protected region. + This parameter can be a value of @ref CORTEX_MPU_Access_Shareable */ + uint8_t IsCacheable; /*!< Specifies the cacheable status of the region protected. + This parameter can be a value of @ref CORTEX_MPU_Access_Cacheable */ + uint8_t IsBufferable; /*!< Specifies the bufferable status of the protected region. + This parameter can be a value of @ref CORTEX_MPU_Access_Bufferable */ +}MPU_Region_InitTypeDef; +/** + * @} + */ +#endif /* __MPU_PRESENT */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup CORTEX_Exported_Constants CORTEX Exported Constants + * @{ + */ +/** @defgroup CORTEX_Preemption_Priority_Group CORTEX Preemption Priority Group + * @{ + */ +#define NVIC_PRIORITYGROUP_0 (0x00000007U) /*!< 0 bit for pre-emption priority, + 4 bits for subpriority */ +#define NVIC_PRIORITYGROUP_1 (0x00000006U) /*!< 1 bit for pre-emption priority, + 3 bits for subpriority */ +#define NVIC_PRIORITYGROUP_2 (0x00000005U) /*!< 2 bits for pre-emption priority, + 2 bits for subpriority */ +#define NVIC_PRIORITYGROUP_3 (0x00000004U) /*!< 3 bits for pre-emption priority, + 1 bit for subpriority */ +#define NVIC_PRIORITYGROUP_4 (0x00000003U) /*!< 4 bits for pre-emption priority, + 0 bit for subpriority */ +/** + * @} + */ + +/** @defgroup CORTEX_SysTick_clock_source CORTEX SysTick clock source + * @{ + */ +#define SYSTICK_CLKSOURCE_HCLK_DIV8 0x00000000U +#define SYSTICK_CLKSOURCE_HCLK 0x00000004U + +/** + * @} + */ + +#if (__MPU_PRESENT == 1) +/** @defgroup CORTEX_MPU_HFNMI_PRIVDEF_Control CORTEX MPU HFNMI and PRIVILEGED Access control + * @{ + */ +#define MPU_HFNMI_PRIVDEF_NONE 0x00000000U +#define MPU_HARDFAULT_NMI (MPU_CTRL_HFNMIENA_Msk) +#define MPU_PRIVILEGED_DEFAULT (MPU_CTRL_PRIVDEFENA_Msk) +#define MPU_HFNMI_PRIVDEF (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Enable CORTEX MPU Region Enable + * @{ + */ +#define MPU_REGION_ENABLE ((uint8_t)0x01) +#define MPU_REGION_DISABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Instruction_Access CORTEX MPU Instruction Access + * @{ + */ +#define MPU_INSTRUCTION_ACCESS_ENABLE ((uint8_t)0x00) +#define MPU_INSTRUCTION_ACCESS_DISABLE ((uint8_t)0x01) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Access_Shareable CORTEX MPU Instruction Access Shareable + * @{ + */ +#define MPU_ACCESS_SHAREABLE ((uint8_t)0x01) +#define MPU_ACCESS_NOT_SHAREABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Access_Cacheable CORTEX MPU Instruction Access Cacheable + * @{ + */ +#define MPU_ACCESS_CACHEABLE ((uint8_t)0x01) +#define MPU_ACCESS_NOT_CACHEABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Access_Bufferable CORTEX MPU Instruction Access Bufferable + * @{ + */ +#define MPU_ACCESS_BUFFERABLE ((uint8_t)0x01) +#define MPU_ACCESS_NOT_BUFFERABLE ((uint8_t)0x00) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_TEX_Levels CORTEX MPU TEX Levels + * @{ + */ +#define MPU_TEX_LEVEL0 ((uint8_t)0x00) +#define MPU_TEX_LEVEL1 ((uint8_t)0x01) +#define MPU_TEX_LEVEL2 ((uint8_t)0x02) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Size CORTEX MPU Region Size + * @{ + */ +#define MPU_REGION_SIZE_32B ((uint8_t)0x04) +#define MPU_REGION_SIZE_64B ((uint8_t)0x05) +#define MPU_REGION_SIZE_128B ((uint8_t)0x06) +#define MPU_REGION_SIZE_256B ((uint8_t)0x07) +#define MPU_REGION_SIZE_512B ((uint8_t)0x08) +#define MPU_REGION_SIZE_1KB ((uint8_t)0x09) +#define MPU_REGION_SIZE_2KB ((uint8_t)0x0A) +#define MPU_REGION_SIZE_4KB ((uint8_t)0x0B) +#define MPU_REGION_SIZE_8KB ((uint8_t)0x0C) +#define MPU_REGION_SIZE_16KB ((uint8_t)0x0D) +#define MPU_REGION_SIZE_32KB ((uint8_t)0x0E) +#define MPU_REGION_SIZE_64KB ((uint8_t)0x0F) +#define MPU_REGION_SIZE_128KB ((uint8_t)0x10) +#define MPU_REGION_SIZE_256KB ((uint8_t)0x11) +#define MPU_REGION_SIZE_512KB ((uint8_t)0x12) +#define MPU_REGION_SIZE_1MB ((uint8_t)0x13) +#define MPU_REGION_SIZE_2MB ((uint8_t)0x14) +#define MPU_REGION_SIZE_4MB ((uint8_t)0x15) +#define MPU_REGION_SIZE_8MB ((uint8_t)0x16) +#define MPU_REGION_SIZE_16MB ((uint8_t)0x17) +#define MPU_REGION_SIZE_32MB ((uint8_t)0x18) +#define MPU_REGION_SIZE_64MB ((uint8_t)0x19) +#define MPU_REGION_SIZE_128MB ((uint8_t)0x1A) +#define MPU_REGION_SIZE_256MB ((uint8_t)0x1B) +#define MPU_REGION_SIZE_512MB ((uint8_t)0x1C) +#define MPU_REGION_SIZE_1GB ((uint8_t)0x1D) +#define MPU_REGION_SIZE_2GB ((uint8_t)0x1E) +#define MPU_REGION_SIZE_4GB ((uint8_t)0x1F) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Permission_Attributes CORTEX MPU Region Permission Attributes + * @{ + */ +#define MPU_REGION_NO_ACCESS ((uint8_t)0x00) +#define MPU_REGION_PRIV_RW ((uint8_t)0x01) +#define MPU_REGION_PRIV_RW_URO ((uint8_t)0x02) +#define MPU_REGION_FULL_ACCESS ((uint8_t)0x03) +#define MPU_REGION_PRIV_RO ((uint8_t)0x05) +#define MPU_REGION_PRIV_RO_URO ((uint8_t)0x06) +/** + * @} + */ + +/** @defgroup CORTEX_MPU_Region_Number CORTEX MPU Region Number + * @{ + */ +#define MPU_REGION_NUMBER0 ((uint8_t)0x00) +#define MPU_REGION_NUMBER1 ((uint8_t)0x01) +#define MPU_REGION_NUMBER2 ((uint8_t)0x02) +#define MPU_REGION_NUMBER3 ((uint8_t)0x03) +#define MPU_REGION_NUMBER4 ((uint8_t)0x04) +#define MPU_REGION_NUMBER5 ((uint8_t)0x05) +#define MPU_REGION_NUMBER6 ((uint8_t)0x06) +#define MPU_REGION_NUMBER7 ((uint8_t)0x07) +/** + * @} + */ +#endif /* __MPU_PRESENT */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup CORTEX_Exported_Macros CORTEX Exported Macros + * @{ + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions + * @{ + */ + +/** @defgroup CORTEX_Exported_Functions_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions + * @{ + */ +/* Initialization and Configuration functions *****************************/ +void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup); +void HAL_NVIC_SetPriority(IRQn_Type IRQn,uint32_t PreemptPriority, uint32_t SubPriority); +void HAL_NVIC_EnableIRQ(IRQn_Type IRQn); +void HAL_NVIC_DisableIRQ(IRQn_Type IRQn); +void HAL_NVIC_SystemReset(void); +uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb); +/** + * @} + */ + +/** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions + * @brief Cortex control functions + * @{ + */ +/* Peripheral Control functions *************************************************/ +void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority); +uint32_t HAL_NVIC_GetPriorityGrouping(void); +uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn); +void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn); +void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn); +void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource); +void HAL_SYSTICK_IRQHandler(void); +void HAL_SYSTICK_Callback(void); + +#if (__MPU_PRESENT == 1U) +void HAL_MPU_Enable(uint32_t MPU_Control); +void HAL_MPU_Disable(void); +void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init); +#endif /* __MPU_PRESENT */ +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup CORTEX_Private_Macros CORTEX Private Macros + * @{ + */ +#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || \ + ((GROUP) == NVIC_PRIORITYGROUP_1) || \ + ((GROUP) == NVIC_PRIORITYGROUP_2) || \ + ((GROUP) == NVIC_PRIORITYGROUP_3) || \ + ((GROUP) == NVIC_PRIORITYGROUP_4)) + +#define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U) + +#define IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U) + +#define IS_NVIC_DEVICE_IRQ(IRQ) ((IRQ) > SysTick_IRQn) + +#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || \ + ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8)) + +#if (__MPU_PRESENT == 1) +#define IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || \ + ((STATE) == MPU_REGION_DISABLE)) + +#define IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || \ + ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE)) + +#define IS_MPU_ACCESS_SHAREABLE(STATE) (((STATE) == MPU_ACCESS_SHAREABLE) || \ + ((STATE) == MPU_ACCESS_NOT_SHAREABLE)) + +#define IS_MPU_ACCESS_CACHEABLE(STATE) (((STATE) == MPU_ACCESS_CACHEABLE) || \ + ((STATE) == MPU_ACCESS_NOT_CACHEABLE)) + +#define IS_MPU_ACCESS_BUFFERABLE(STATE) (((STATE) == MPU_ACCESS_BUFFERABLE) || \ + ((STATE) == MPU_ACCESS_NOT_BUFFERABLE)) + +#define IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0) || \ + ((TYPE) == MPU_TEX_LEVEL1) || \ + ((TYPE) == MPU_TEX_LEVEL2)) + +#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS) || \ + ((TYPE) == MPU_REGION_PRIV_RW) || \ + ((TYPE) == MPU_REGION_PRIV_RW_URO) || \ + ((TYPE) == MPU_REGION_FULL_ACCESS) || \ + ((TYPE) == MPU_REGION_PRIV_RO) || \ + ((TYPE) == MPU_REGION_PRIV_RO_URO)) + +#define IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || \ + ((NUMBER) == MPU_REGION_NUMBER1) || \ + ((NUMBER) == MPU_REGION_NUMBER2) || \ + ((NUMBER) == MPU_REGION_NUMBER3) || \ + ((NUMBER) == MPU_REGION_NUMBER4) || \ + ((NUMBER) == MPU_REGION_NUMBER5) || \ + ((NUMBER) == MPU_REGION_NUMBER6) || \ + ((NUMBER) == MPU_REGION_NUMBER7)) + +#define IS_MPU_REGION_SIZE(SIZE) (((SIZE) == MPU_REGION_SIZE_32B) || \ + ((SIZE) == MPU_REGION_SIZE_64B) || \ + ((SIZE) == MPU_REGION_SIZE_128B) || \ + ((SIZE) == MPU_REGION_SIZE_256B) || \ + ((SIZE) == MPU_REGION_SIZE_512B) || \ + ((SIZE) == MPU_REGION_SIZE_1KB) || \ + ((SIZE) == MPU_REGION_SIZE_2KB) || \ + ((SIZE) == MPU_REGION_SIZE_4KB) || \ + ((SIZE) == MPU_REGION_SIZE_8KB) || \ + ((SIZE) == MPU_REGION_SIZE_16KB) || \ + ((SIZE) == MPU_REGION_SIZE_32KB) || \ + ((SIZE) == MPU_REGION_SIZE_64KB) || \ + ((SIZE) == MPU_REGION_SIZE_128KB) || \ + ((SIZE) == MPU_REGION_SIZE_256KB) || \ + ((SIZE) == MPU_REGION_SIZE_512KB) || \ + ((SIZE) == MPU_REGION_SIZE_1MB) || \ + ((SIZE) == MPU_REGION_SIZE_2MB) || \ + ((SIZE) == MPU_REGION_SIZE_4MB) || \ + ((SIZE) == MPU_REGION_SIZE_8MB) || \ + ((SIZE) == MPU_REGION_SIZE_16MB) || \ + ((SIZE) == MPU_REGION_SIZE_32MB) || \ + ((SIZE) == MPU_REGION_SIZE_64MB) || \ + ((SIZE) == MPU_REGION_SIZE_128MB) || \ + ((SIZE) == MPU_REGION_SIZE_256MB) || \ + ((SIZE) == MPU_REGION_SIZE_512MB) || \ + ((SIZE) == MPU_REGION_SIZE_1GB) || \ + ((SIZE) == MPU_REGION_SIZE_2GB) || \ + ((SIZE) == MPU_REGION_SIZE_4GB)) + +#define IS_MPU_SUB_REGION_DISABLE(SUBREGION) ((SUBREGION) < (uint16_t)0x00FFU) +#endif /* __MPU_PRESENT */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_CORTEX_H */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_crc.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_crc.h new file mode 100644 index 0000000..c6c4d6f --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_crc.h @@ -0,0 +1,344 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_crc.h + * @author MCD Application Team + * @brief Header file of CRC HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_CRC_H +#define STM32WBxx_HAL_CRC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup CRC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup CRC_Exported_Types CRC Exported Types + * @{ + */ + +/** + * @brief CRC HAL State Structure definition + */ +typedef enum +{ + HAL_CRC_STATE_RESET = 0x00U, /*!< CRC not yet initialized or disabled */ + HAL_CRC_STATE_READY = 0x01U, /*!< CRC initialized and ready for use */ + HAL_CRC_STATE_BUSY = 0x02U, /*!< CRC internal process is ongoing */ + HAL_CRC_STATE_TIMEOUT = 0x03U, /*!< CRC timeout state */ + HAL_CRC_STATE_ERROR = 0x04U /*!< CRC error state */ +} HAL_CRC_StateTypeDef; + +/** + * @brief CRC Init Structure definition + */ +typedef struct +{ + uint8_t DefaultPolynomialUse; /*!< This parameter is a value of @ref CRC_Default_Polynomial and indicates if default polynomial is used. + If set to DEFAULT_POLYNOMIAL_ENABLE, resort to default + X^32 + X^26 + X^23 + X^22 + X^16 + X^12 + X^11 + X^10 +X^8 + X^7 + X^5 + X^4 + X^2+ X +1. + In that case, there is no need to set GeneratingPolynomial field. + If otherwise set to DEFAULT_POLYNOMIAL_DISABLE, GeneratingPolynomial and CRCLength fields must be set. */ + + uint8_t DefaultInitValueUse; /*!< This parameter is a value of @ref CRC_Default_InitValue_Use and indicates if default init value is used. + If set to DEFAULT_INIT_VALUE_ENABLE, resort to default + 0xFFFFFFFF value. In that case, there is no need to set InitValue field. + If otherwise set to DEFAULT_INIT_VALUE_DISABLE, InitValue field must be set. */ + + uint32_t GeneratingPolynomial; /*!< Set CRC generating polynomial as a 7, 8, 16 or 32-bit long value for a polynomial degree + respectively equal to 7, 8, 16 or 32. This field is written in normal representation, + e.g., for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1 is written 0x65. + No need to specify it if DefaultPolynomialUse is set to DEFAULT_POLYNOMIAL_ENABLE. */ + + uint32_t CRCLength; /*!< This parameter is a value of @ref CRC_Polynomial_Sizes and indicates CRC length. + Value can be either one of + @arg @ref CRC_POLYLENGTH_32B (32-bit CRC), + @arg @ref CRC_POLYLENGTH_16B (16-bit CRC), + @arg @ref CRC_POLYLENGTH_8B (8-bit CRC), + @arg @ref CRC_POLYLENGTH_7B (7-bit CRC). */ + + uint32_t InitValue; /*!< Init value to initiate CRC computation. No need to specify it if DefaultInitValueUse + is set to DEFAULT_INIT_VALUE_ENABLE. */ + + uint32_t InputDataInversionMode; /*!< This parameter is a value of @ref CRCEx_Input_Data_Inversion and specifies input data inversion mode. + Can be either one of the following values + @arg @ref CRC_INPUTDATA_INVERSION_NONE no input data inversion + @arg @ref CRC_INPUTDATA_INVERSION_BYTE byte-wise inversion, 0x1A2B3C4D becomes 0x58D43CB2 + @arg @ref CRC_INPUTDATA_INVERSION_HALFWORD halfword-wise inversion, 0x1A2B3C4D becomes 0xD458B23C + @arg @ref CRC_INPUTDATA_INVERSION_WORD word-wise inversion, 0x1A2B3C4D becomes 0xB23CD458 */ + + uint32_t OutputDataInversionMode; /*!< This parameter is a value of @ref CRCEx_Output_Data_Inversion and specifies output data (i.e. CRC) inversion mode. + Can be either + @arg @ref CRC_OUTPUTDATA_INVERSION_DISABLE no CRC inversion, + @arg @ref CRC_OUTPUTDATA_INVERSION_ENABLE CRC 0x11223344 is converted into 0x22CC4488 */ +} CRC_InitTypeDef; + +/** + * @brief CRC Handle Structure definition + */ +typedef struct +{ + CRC_TypeDef *Instance; /*!< Register base address */ + + CRC_InitTypeDef Init; /*!< CRC configuration parameters */ + + HAL_LockTypeDef Lock; /*!< CRC Locking object */ + + __IO HAL_CRC_StateTypeDef State; /*!< CRC communication state */ + + uint32_t InputDataFormat; /*!< This parameter is a value of @ref CRC_Input_Buffer_Format and specifies input data format. + Can be either + @arg @ref CRC_INPUTDATA_FORMAT_BYTES input data is a stream of bytes (8-bit data) + @arg @ref CRC_INPUTDATA_FORMAT_HALFWORDS input data is a stream of half-words (16-bit data) + @arg @ref CRC_INPUTDATA_FORMAT_WORDS input data is a stream of words (32-bit data) + + Note that constant CRC_INPUT_FORMAT_UNDEFINED is defined but an initialization error + must occur if InputBufferFormat is not one of the three values listed above */ +} CRC_HandleTypeDef; +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRC_Exported_Constants CRC Exported Constants + * @{ + */ + +/** @defgroup CRC_Default_Polynomial_Value Default CRC generating polynomial + * @{ + */ +#define DEFAULT_CRC32_POLY 0x04C11DB7U /*!< X^32 + X^26 + X^23 + X^22 + X^16 + X^12 + X^11 + X^10 +X^8 + X^7 + X^5 + X^4 + X^2+ X +1 */ +/** + * @} + */ + +/** @defgroup CRC_Default_InitValue Default CRC computation initialization value + * @{ + */ +#define DEFAULT_CRC_INITVALUE 0xFFFFFFFFU /*!< Initial CRC default value */ +/** + * @} + */ + +/** @defgroup CRC_Default_Polynomial Indicates whether or not default polynomial is used + * @{ + */ +#define DEFAULT_POLYNOMIAL_ENABLE ((uint8_t)0x00U) /*!< Enable default generating polynomial 0x04C11DB7 */ +#define DEFAULT_POLYNOMIAL_DISABLE ((uint8_t)0x01U) /*!< Disable default generating polynomial 0x04C11DB7 */ +/** + * @} + */ + +/** @defgroup CRC_Default_InitValue_Use Indicates whether or not default init value is used + * @{ + */ +#define DEFAULT_INIT_VALUE_ENABLE ((uint8_t)0x00U) /*!< Enable initial CRC default value */ +#define DEFAULT_INIT_VALUE_DISABLE ((uint8_t)0x01U) /*!< Disable initial CRC default value */ +/** + * @} + */ + +/** @defgroup CRC_Polynomial_Sizes Polynomial sizes to configure the peripheral + * @{ + */ +#define CRC_POLYLENGTH_32B 0x00000000U /*!< Resort to a 32-bit long generating polynomial */ +#define CRC_POLYLENGTH_16B CRC_CR_POLYSIZE_0 /*!< Resort to a 16-bit long generating polynomial */ +#define CRC_POLYLENGTH_8B CRC_CR_POLYSIZE_1 /*!< Resort to a 8-bit long generating polynomial */ +#define CRC_POLYLENGTH_7B CRC_CR_POLYSIZE /*!< Resort to a 7-bit long generating polynomial */ +/** + * @} + */ + +/** @defgroup CRC_Polynomial_Size_Definitions CRC polynomial possible sizes actual definitions + * @{ + */ +#define HAL_CRC_LENGTH_32B 32U /*!< 32-bit long CRC */ +#define HAL_CRC_LENGTH_16B 16U /*!< 16-bit long CRC */ +#define HAL_CRC_LENGTH_8B 8U /*!< 8-bit long CRC */ +#define HAL_CRC_LENGTH_7B 7U /*!< 7-bit long CRC */ +/** + * @} + */ + +/** @defgroup CRC_Input_Buffer_Format Input Buffer Format + * @{ + */ +/* WARNING: CRC_INPUT_FORMAT_UNDEFINED is created for reference purposes but + * an error is triggered in HAL_CRC_Init() if InputDataFormat field is set + * to CRC_INPUT_FORMAT_UNDEFINED: the format MUST be defined by the user for + * the CRC APIs to provide a correct result */ +#define CRC_INPUTDATA_FORMAT_UNDEFINED 0x00000000U /*!< Undefined input data format */ +#define CRC_INPUTDATA_FORMAT_BYTES 0x00000001U /*!< Input data in byte format */ +#define CRC_INPUTDATA_FORMAT_HALFWORDS 0x00000002U /*!< Input data in half-word format */ +#define CRC_INPUTDATA_FORMAT_WORDS 0x00000003U /*!< Input data in word format */ +/** + * @} + */ + +/** @defgroup CRC_Aliases CRC API aliases + * @{ + */ +#define HAL_CRC_Input_Data_Reverse HAL_CRCEx_Input_Data_Reverse /*!< Aliased to HAL_CRCEx_Input_Data_Reverse for inter STM32 series compatibility */ +#define HAL_CRC_Output_Data_Reverse HAL_CRCEx_Output_Data_Reverse /*!< Aliased to HAL_CRCEx_Output_Data_Reverse for inter STM32 series compatibility */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup CRC_Exported_Macros CRC Exported Macros + * @{ + */ + +/** @brief Reset CRC handle state. + * @param __HANDLE__ CRC handle. + * @retval None + */ +#define __HAL_CRC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CRC_STATE_RESET) + +/** + * @brief Reset CRC Data Register. + * @param __HANDLE__ CRC handle + * @retval None + */ +#define __HAL_CRC_DR_RESET(__HANDLE__) ((__HANDLE__)->Instance->CR |= CRC_CR_RESET) + +/** + * @brief Set CRC INIT non-default value + * @param __HANDLE__ CRC handle + * @param __INIT__ 32-bit initial value + * @retval None + */ +#define __HAL_CRC_INITIALCRCVALUE_CONFIG(__HANDLE__, __INIT__) ((__HANDLE__)->Instance->INIT = (__INIT__)) + +/** + * @brief Store data in the Independent Data (ID) register. + * @param __HANDLE__ CRC handle + * @param __VALUE__ Value to be stored in the ID register + * @note Refer to the Reference Manual to get the authorized __VALUE__ length in bits + * @retval None + */ +#define __HAL_CRC_SET_IDR(__HANDLE__, __VALUE__) (WRITE_REG((__HANDLE__)->Instance->IDR, (__VALUE__))) + +/** + * @brief Return the data stored in the Independent Data (ID) register. + * @param __HANDLE__ CRC handle + * @note Refer to the Reference Manual to get the authorized __VALUE__ length in bits + * @retval Value of the ID register + */ +#define __HAL_CRC_GET_IDR(__HANDLE__) (((__HANDLE__)->Instance->IDR) & CRC_IDR_IDR) +/** + * @} + */ + + +/* Private macros --------------------------------------------------------*/ +/** @defgroup CRC_Private_Macros CRC Private Macros + * @{ + */ + +#define IS_DEFAULT_POLYNOMIAL(DEFAULT) (((DEFAULT) == DEFAULT_POLYNOMIAL_ENABLE) || \ + ((DEFAULT) == DEFAULT_POLYNOMIAL_DISABLE)) + + +#define IS_DEFAULT_INIT_VALUE(VALUE) (((VALUE) == DEFAULT_INIT_VALUE_ENABLE) || \ + ((VALUE) == DEFAULT_INIT_VALUE_DISABLE)) + +#define IS_CRC_POL_LENGTH(LENGTH) (((LENGTH) == CRC_POLYLENGTH_32B) || \ + ((LENGTH) == CRC_POLYLENGTH_16B) || \ + ((LENGTH) == CRC_POLYLENGTH_8B) || \ + ((LENGTH) == CRC_POLYLENGTH_7B)) + +#define IS_CRC_INPUTDATA_FORMAT(FORMAT) (((FORMAT) == CRC_INPUTDATA_FORMAT_BYTES) || \ + ((FORMAT) == CRC_INPUTDATA_FORMAT_HALFWORDS) || \ + ((FORMAT) == CRC_INPUTDATA_FORMAT_WORDS)) + +/** + * @} + */ + +/* Include CRC HAL Extended module */ +#include "stm32wbxx_hal_crc_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CRC_Exported_Functions CRC Exported Functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +/** @defgroup CRC_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ +HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc); +HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc); +void HAL_CRC_MspInit(CRC_HandleTypeDef *hcrc); +void HAL_CRC_MspDeInit(CRC_HandleTypeDef *hcrc); +/** + * @} + */ + +/* Peripheral Control functions ***********************************************/ +/** @defgroup CRC_Exported_Functions_Group2 Peripheral Control functions + * @{ + */ +uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength); +uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength); +/** + * @} + */ + +/* Peripheral State and Error functions ***************************************/ +/** @defgroup CRC_Exported_Functions_Group3 Peripheral State functions + * @{ + */ +HAL_CRC_StateTypeDef HAL_CRC_GetState(CRC_HandleTypeDef *hcrc); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_CRC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_crc_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_crc_ex.h new file mode 100644 index 0000000..9c3174c --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_crc_ex.h @@ -0,0 +1,153 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_crc_ex.h + * @author MCD Application Team + * @brief Header file of CRC HAL extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_CRC_EX_H +#define STM32WBxx_HAL_CRC_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup CRCEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRCEx_Exported_Constants CRC Extended Exported Constants + * @{ + */ + +/** @defgroup CRCEx_Input_Data_Inversion Input Data Inversion Modes + * @{ + */ +#define CRC_INPUTDATA_INVERSION_NONE 0x00000000U /*!< No input data inversion */ +#define CRC_INPUTDATA_INVERSION_BYTE CRC_CR_REV_IN_0 /*!< Byte-wise input data inversion */ +#define CRC_INPUTDATA_INVERSION_HALFWORD CRC_CR_REV_IN_1 /*!< HalfWord-wise input data inversion */ +#define CRC_INPUTDATA_INVERSION_WORD CRC_CR_REV_IN /*!< Word-wise input data inversion */ +/** + * @} + */ + +/** @defgroup CRCEx_Output_Data_Inversion Output Data Inversion Modes + * @{ + */ +#define CRC_OUTPUTDATA_INVERSION_DISABLE 0x00000000U /*!< No output data inversion */ +#define CRC_OUTPUTDATA_INVERSION_ENABLE CRC_CR_REV_OUT /*!< Bit-wise output data inversion */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup CRCEx_Exported_Macros CRC Extended Exported Macros + * @{ + */ + +/** + * @brief Set CRC output reversal + * @param __HANDLE__ CRC handle + * @retval None + */ +#define __HAL_CRC_OUTPUTREVERSAL_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= CRC_CR_REV_OUT) + +/** + * @brief Unset CRC output reversal + * @param __HANDLE__ CRC handle + * @retval None + */ +#define __HAL_CRC_OUTPUTREVERSAL_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(CRC_CR_REV_OUT)) + +/** + * @brief Set CRC non-default polynomial + * @param __HANDLE__ CRC handle + * @param __POLYNOMIAL__ 7, 8, 16 or 32-bit polynomial + * @retval None + */ +#define __HAL_CRC_POLYNOMIAL_CONFIG(__HANDLE__, __POLYNOMIAL__) ((__HANDLE__)->Instance->POL = (__POLYNOMIAL__)) + +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/** @defgroup CRCEx_Private_Macros CRC Extended Private Macros + * @{ + */ + +#define IS_CRC_INPUTDATA_INVERSION_MODE(MODE) (((MODE) == CRC_INPUTDATA_INVERSION_NONE) || \ + ((MODE) == CRC_INPUTDATA_INVERSION_BYTE) || \ + ((MODE) == CRC_INPUTDATA_INVERSION_HALFWORD) || \ + ((MODE) == CRC_INPUTDATA_INVERSION_WORD)) + +#define IS_CRC_OUTPUTDATA_INVERSION_MODE(MODE) (((MODE) == CRC_OUTPUTDATA_INVERSION_DISABLE) || \ + ((MODE) == CRC_OUTPUTDATA_INVERSION_ENABLE)) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup CRCEx_Exported_Functions + * @{ + */ + +/** @addtogroup CRCEx_Exported_Functions_Group1 + * @{ + */ +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength); +HAL_StatusTypeDef HAL_CRCEx_Input_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t InputReverseMode); +HAL_StatusTypeDef HAL_CRCEx_Output_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t OutputReverseMode); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_CRC_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_cryp.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_cryp.h new file mode 100644 index 0000000..ec5c1d4 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_cryp.h @@ -0,0 +1,635 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_cryp.h + * @author MCD Application Team + * @brief Header file of CRYP HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_CRYP_H +#define STM32WBxx_HAL_CRYP_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + + + +/** @defgroup CRYP CRYP + * @brief CRYP HAL module driver. + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup CRYP_Exported_Types CRYP Exported Types + * @{ + */ + +/** + * @brief CRYP Init Structure definition + */ + +typedef struct +{ + uint32_t DataType; /*!< 32-bit data, 16-bit data, 8-bit data or 1-bit string. + This parameter can be a value of @ref CRYP_Data_Type */ + uint32_t KeySize; /*!< Used only in AES mode : 128, 192 or 256 bit key length in CRYP1. + 128 or 256 bit key length in TinyAES This parameter can be a value of @ref CRYP_Key_Size */ + uint32_t *pKey; /*!< The key used for encryption/decryption */ + uint32_t *pInitVect; /*!< The initialization vector used also as initialization + counter in CTR mode */ + uint32_t Algorithm; /*!< DES/ TDES Algorithm ECB/CBC + AES Algorithm ECB/CBC/CTR/GCM or CCM + This parameter can be a value of @ref CRYP_Algorithm_Mode */ + uint32_t *Header; /*!< used only in AES GCM and CCM Algorithm for authentication, + GCM : also known as Additional Authentication Data + CCM : named B1 composed of the associated data length and Associated Data. */ + uint32_t HeaderSize; /*!< The size of header buffer in word */ + uint32_t *B0; /*!< B0 is first authentication block used only in AES CCM mode */ + uint32_t DataWidthUnit; /*!< Data With Unit, this parameter can be value of @ref CRYP_Data_Width_Unit*/ + uint32_t KeyIVConfigSkip; /*!< CRYP peripheral Key and IV configuration skip, to config Key and Initialization + Vector only once and to skip configuration for consecutive processings. + This parameter can be a value of @ref CRYP_Configuration_Skip */ + +} CRYP_ConfigTypeDef; + + +/** + * @brief CRYP State Structure definition + */ + +typedef enum +{ + HAL_CRYP_STATE_RESET = 0x00U, /*!< CRYP not yet initialized or disabled */ + HAL_CRYP_STATE_READY = 0x01U, /*!< CRYP initialized and ready for use */ + HAL_CRYP_STATE_BUSY = 0x02U, /*!< CRYP BUSY, internal processing is ongoing */ +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) + HAL_CRYP_STATE_SUSPENDED = 0x03U, /*!< CRYP suspended */ +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ +} HAL_CRYP_STATETypeDef; + +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) +/** + * @brief HAL CRYP mode suspend definitions + */ +typedef enum +{ + HAL_CRYP_SUSPEND_NONE = 0x00U, /*!< CRYP processing suspension not requested */ + HAL_CRYP_SUSPEND = 0x01U /*!< CRYP processing suspension requested */ +}HAL_SuspendTypeDef; +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ + +/** + * @brief CRYP handle Structure definition + */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1) +typedef struct __CRYP_HandleTypeDef +#else +typedef struct +#endif +{ + AES_TypeDef *Instance; /*!< AES Register base address */ + + CRYP_ConfigTypeDef Init; /*!< CRYP required parameters */ + + FunctionalState AutoKeyDerivation; /*!< Used only in TinyAES to allow to bypass or not key write-up before decryption. + This parameter can be a value of ENABLE/DISABLE */ + + uint32_t *pCrypInBuffPtr; /*!< Pointer to CRYP processing (encryption, decryption,...) buffer */ + + uint32_t *pCrypOutBuffPtr; /*!< Pointer to CRYP processing (encryption, decryption,...) buffer */ + + __IO uint16_t CrypHeaderCount; /*!< Counter of header data */ + + __IO uint16_t CrypInCount; /*!< Counter of input data */ + + __IO uint16_t CrypOutCount; /*!< Counter of output data */ + + uint16_t Size; /*!< length of input data in words */ + + uint32_t Phase; /*!< CRYP peripheral phase */ + + DMA_HandleTypeDef *hdmain; /*!< CRYP In DMA handle parameters */ + + DMA_HandleTypeDef *hdmaout; /*!< CRYP Out DMA handle parameters */ + + HAL_LockTypeDef Lock; /*!< CRYP locking object */ + + __IO HAL_CRYP_STATETypeDef State; /*!< CRYP peripheral state */ + + __IO uint32_t ErrorCode; /*!< CRYP peripheral error code */ + + uint32_t KeyIVConfig; /*!< CRYP peripheral Key and IV configuration flag, used when + configuration can be skipped */ + + uint32_t SizesSum; /*!< Sum of successive payloads lengths (in bytes), stored + for a single signature computation after several + messages processing */ + +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + void (*InCpltCallback)(struct __CRYP_HandleTypeDef *hcryp); /*!< CRYP Input FIFO transfer completed callback */ + void (*OutCpltCallback)(struct __CRYP_HandleTypeDef *hcryp); /*!< CRYP Output FIFO transfer completed callback */ + void (*ErrorCallback)(struct __CRYP_HandleTypeDef *hcryp); /*!< CRYP Error callback */ + + void (* MspInitCallback)(struct __CRYP_HandleTypeDef *hcryp); /*!< CRYP Msp Init callback */ + void (* MspDeInitCallback)(struct __CRYP_HandleTypeDef *hcryp); /*!< CRYP Msp DeInit callback */ + +#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */ + +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) + + __IO HAL_SuspendTypeDef SuspendRequest; /*!< CRYP peripheral suspension request flag */ + + CRYP_ConfigTypeDef Init_saved; /*!< copy of CRYP required parameters when processing is suspended */ + + uint32_t *pCrypInBuffPtr_saved; /*!< copy of CRYP input pointer when processing is suspended */ + + uint32_t *pCrypOutBuffPtr_saved; /*!< copy of CRYP output pointer when processing is suspended */ + + uint32_t CrypInCount_saved; /*!< copy of CRYP input data counter when processing is suspended */ + + uint32_t CrypOutCount_saved; /*!< copy of CRYP output data counter when processing is suspended */ + + uint32_t Phase_saved; /*!< copy of CRYP authentication phase when processing is suspended */ + + __IO HAL_CRYP_STATETypeDef State_saved; /*!< copy of CRYP peripheral state when processing is suspended */ + + uint32_t IV_saved[4]; /*!< copy of Initialisation Vector registers */ + + uint32_t SUSPxR_saved[8]; /*!< copy of suspension registers */ + + uint32_t CR_saved; /*!< copy of CRYP control register when processing is suspended*/ + + uint32_t Key_saved[8]; /*!< copy of key registers */ + + uint16_t Size_saved; /*!< copy of input buffer size */ + + uint16_t CrypHeaderCount_saved; /*!< copy of CRYP header data counter when processing is suspended */ + + uint32_t SizesSum_saved; /*!< copy of SizesSum when processing is suspended */ + + uint32_t ResumingFlag; /*!< resumption flag to bypass steps already carried out */ + + FunctionalState AutoKeyDerivation_saved; /*!< copy of CRYP handle auto key derivation parameter */ + +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ + +} CRYP_HandleTypeDef; + +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) +/** @defgroup HAL_CRYP_Callback_ID_enumeration_definition HAL CRYP Callback ID enumeration definition + * @brief HAL CRYP Callback ID enumeration definition + * @{ + */ +typedef enum +{ + HAL_CRYP_MSPINIT_CB_ID = 0x00U, /*!< CRYP MspInit callback ID */ + HAL_CRYP_MSPDEINIT_CB_ID = 0x01U, /*!< CRYP MspDeInit callback ID */ + HAL_CRYP_INPUT_COMPLETE_CB_ID = 0x02U, /*!< CRYP Input FIFO transfer completed callback ID */ + HAL_CRYP_OUTPUT_COMPLETE_CB_ID = 0x03U, /*!< CRYP Output FIFO transfer completed callback ID */ + HAL_CRYP_ERROR_CB_ID = 0x04U, /*!< CRYP Error callback ID */ +} HAL_CRYP_CallbackIDTypeDef; +/** + * @} + */ + +/** @defgroup HAL_CRYP_Callback_pointer_definition HAL CRYP Callback pointer definition + * @brief HAL CRYP Callback pointer definition + * @{ + */ + +typedef void (*pCRYP_CallbackTypeDef)(CRYP_HandleTypeDef *hcryp); /*!< pointer to a common CRYP callback function */ + +/** + * @} + */ + +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRYP_Exported_Constants CRYP Exported Constants + * @{ + */ + +/** @defgroup CRYP_Error_Definition CRYP Error Definition + * @{ + */ +#define HAL_CRYP_ERROR_NONE 0x00000000U /*!< No error */ +#define HAL_CRYP_ERROR_WRITE 0x00000001U /*!< Write error */ +#define HAL_CRYP_ERROR_READ 0x00000002U /*!< Read error */ +#define HAL_CRYP_ERROR_DMA 0x00000004U /*!< DMA error */ +#define HAL_CRYP_ERROR_BUSY 0x00000008U /*!< Busy flag error */ +#define HAL_CRYP_ERROR_TIMEOUT 0x00000010U /*!< Timeout error */ +#define HAL_CRYP_ERROR_NOT_SUPPORTED 0x00000020U /*!< Not supported mode */ +#define HAL_CRYP_ERROR_AUTH_TAG_SEQUENCE 0x00000040U /*!< Sequence are not respected only for GCM or CCM */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) +#define HAL_CRYP_ERROR_INVALID_CALLBACK ((uint32_t)0x00000080U) /*!< Invalid Callback error */ +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup CRYP_Data_Width_Unit CRYP Data Width Unit + * @{ + */ + +#define CRYP_DATAWIDTHUNIT_WORD 0x00000000U /*!< By default, size unit is word */ +#define CRYP_DATAWIDTHUNIT_BYTE 0x00000001U /*!< By default, size unit is byte */ + +/** + * @} + */ + +/** @defgroup CRYP_Algorithm_Mode CRYP Algorithm Mode + * @{ + */ + +#define CRYP_AES_ECB 0x00000000U /*!< Electronic codebook chaining algorithm */ +#define CRYP_AES_CBC AES_CR_CHMOD_0 /*!< Cipher block chaining algorithm */ +#define CRYP_AES_CTR AES_CR_CHMOD_1 /*!< Counter mode chaining algorithm */ +#define CRYP_AES_GCM_GMAC (AES_CR_CHMOD_0 | AES_CR_CHMOD_1) /*!< Galois counter mode - Galois message authentication code */ +#define CRYP_AES_CCM AES_CR_CHMOD_2 /*!< Counter with Cipher Mode */ + +/** + * @} + */ + +/** @defgroup CRYP_Key_Size CRYP Key Size + * @{ + */ + +#define CRYP_KEYSIZE_128B 0x00000000U /*!< 128-bit long key */ +#define CRYP_KEYSIZE_256B AES_CR_KEYSIZE /*!< 256-bit long key */ + +/** + * @} + */ + +/** @defgroup CRYP_Data_Type CRYP Data Type + * @{ + */ + +#define CRYP_DATATYPE_32B 0x00000000U /*!< 32-bit data type (no swapping) */ +#define CRYP_DATATYPE_16B AES_CR_DATATYPE_0 /*!< 16-bit data type (half-word swapping) */ +#define CRYP_DATATYPE_8B AES_CR_DATATYPE_1 /*!< 8-bit data type (byte swapping) */ +#define CRYP_DATATYPE_1B AES_CR_DATATYPE /*!< 1-bit data type (bit swapping) */ + +/** + * @} + */ + +/** @defgroup CRYP_Interrupt CRYP Interrupt + * @{ + */ + +#define CRYP_IT_CCFIE AES_CR_CCFIE /*!< Computation Complete interrupt enable */ +#define CRYP_IT_ERRIE AES_CR_ERRIE /*!< Error interrupt enable */ +#define CRYP_IT_WRERR AES_SR_WRERR /*!< Write Error */ +#define CRYP_IT_RDERR AES_SR_RDERR /*!< Read Error */ +#define CRYP_IT_CCF AES_SR_CCF /*!< Computation completed */ + +/** + * @} + */ + +/** @defgroup CRYP_Flags CRYP Flags + * @{ + */ + +/* status flags */ +#define CRYP_FLAG_BUSY AES_SR_BUSY /*!< GCM process suspension forbidden */ +#define CRYP_FLAG_WRERR AES_SR_WRERR /*!< Write Error */ +#define CRYP_FLAG_RDERR AES_SR_RDERR /*!< Read error */ +#define CRYP_FLAG_CCF AES_SR_CCF /*!< Computation completed */ +/* clearing flags */ +#define CRYP_CCF_CLEAR AES_CR_CCFC /*!< Computation Complete Flag Clear */ +#define CRYP_ERR_CLEAR AES_CR_ERRC /*!< Error Flag Clear */ + +/** + * @} + */ + +/** @defgroup CRYP_Configuration_Skip CRYP Key and IV Configuration Skip Mode + * @{ + */ + +#define CRYP_KEYIVCONFIG_ALWAYS 0x00000000U /*!< Peripheral Key and IV configuration to do systematically */ +#define CRYP_KEYIVCONFIG_ONCE 0x00000001U /*!< Peripheral Key and IV configuration to do only once */ + +/** + * @} + */ + + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup CRYP_Exported_Macros CRYP Exported Macros + * @{ + */ + +/** @brief Reset CRYP handle state + * @param __HANDLE__ specifies the CRYP handle. + * @retval None + */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) +#define __HAL_CRYP_RESET_HANDLE_STATE(__HANDLE__) do{\ + (__HANDLE__)->State = HAL_CRYP_STATE_RESET;\ + (__HANDLE__)->MspInitCallback = NULL;\ + (__HANDLE__)->MspDeInitCallback = NULL;\ + }while(0U) +#else +#define __HAL_CRYP_RESET_HANDLE_STATE(__HANDLE__) ( (__HANDLE__)->State = HAL_CRYP_STATE_RESET) +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + +/** + * @brief Enable/Disable the CRYP peripheral. + * @param __HANDLE__ specifies the CRYP handle. + * @retval None + */ + +#define __HAL_CRYP_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= AES_CR_EN) +#define __HAL_CRYP_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~AES_CR_EN) + + +/** @brief Check whether the specified CRYP status flag is set or not. + * @param __HANDLE__ specifies the CRYP handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values for TinyAES: + * @arg @ref CRYP_FLAG_BUSY GCM process suspension forbidden + * @arg @ref CRYP_IT_WRERR Write Error + * @arg @ref CRYP_IT_RDERR Read Error + * @arg @ref CRYP_IT_CCF Computation Complete + * This parameter can be one of the following values for CRYP: + * @arg CRYP_FLAG_BUSY: The CRYP core is currently processing a block of data + * or a key preparation (for AES decryption). + * @arg CRYP_FLAG_IFEM: Input FIFO is empty + * @arg CRYP_FLAG_IFNF: Input FIFO is not full + * @arg CRYP_FLAG_INRIS: Input FIFO service raw interrupt is pending + * @arg CRYP_FLAG_OFNE: Output FIFO is not empty + * @arg CRYP_FLAG_OFFU: Output FIFO is full + * @arg CRYP_FLAG_OUTRIS: Input FIFO service raw interrupt is pending + * @retval The state of __FLAG__ (TRUE or FALSE). + */ + +#define CRYP_FLAG_MASK 0x0000001FU +#define __HAL_CRYP_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__)) + +/** @brief Clear the CRYP pending status flag. + * @param __HANDLE__ specifies the CRYP handle. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be one of the following values: + * @arg @ref CRYP_ERR_CLEAR Read (RDERR) or Write Error (WRERR) Flag Clear + * @arg @ref CRYP_CCF_CLEAR Computation Complete Flag (CCF) Clear + * @retval None + */ + +#define __HAL_CRYP_CLEAR_FLAG(__HANDLE__, __FLAG__) SET_BIT((__HANDLE__)->Instance->CR, (__FLAG__)) + + +/** @brief Check whether the specified CRYP interrupt source is enabled or not. + * @param __HANDLE__ specifies the CRYP handle. + * @param __INTERRUPT__ CRYP interrupt source to check + * This parameter can be one of the following values for TinyAES: + * @arg @ref CRYP_IT_ERRIE Error interrupt (used for RDERR and WRERR) + * @arg @ref CRYP_IT_CCFIE Computation Complete interrupt + * @retval State of interruption (TRUE or FALSE). + */ + +#define __HAL_CRYP_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR & (__INTERRUPT__)) == (__INTERRUPT__)) + +/** @brief Check whether the specified CRYP interrupt is set or not. + * @param __HANDLE__ specifies the CRYP handle. + * @param __INTERRUPT__ specifies the interrupt to check. + * This parameter can be one of the following values for TinyAES: + * @arg @ref CRYP_IT_WRERR Write Error + * @arg @ref CRYP_IT_RDERR Read Error + * @arg @ref CRYP_IT_CCF Computation Complete + * This parameter can be one of the following values for CRYP: + * @arg CRYP_IT_INI: Input FIFO service masked interrupt status + * @arg CRYP_IT_OUTI: Output FIFO service masked interrupt status + * @retval The state of __INTERRUPT__ (TRUE or FALSE). + */ + +#define __HAL_CRYP_GET_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->SR & (__INTERRUPT__)) == (__INTERRUPT__)) + +/** + * @brief Enable the CRYP interrupt. + * @param __HANDLE__ specifies the CRYP handle. + * @param __INTERRUPT__ CRYP Interrupt. + * This parameter can be one of the following values for TinyAES: + * @arg @ref CRYP_IT_ERRIE Error interrupt (used for RDERR and WRERR) + * @arg @ref CRYP_IT_CCFIE Computation Complete interrupt + * This parameter can be one of the following values for CRYP: + * @ CRYP_IT_INI : Input FIFO service interrupt mask. + * @ CRYP_IT_OUTI : Output FIFO service interrupt mask.CRYP interrupt. + * @retval None + */ + +#define __HAL_CRYP_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR) |= (__INTERRUPT__)) + +/** + * @brief Disable the CRYP interrupt. + * @param __HANDLE__ specifies the CRYP handle. + * @param __INTERRUPT__ CRYP Interrupt. + * This parameter can be one of the following values for TinyAES: + * @arg @ref CRYP_IT_ERRIE Error interrupt (used for RDERR and WRERR) + * @arg @ref CRYP_IT_CCFIE Computation Complete interrupt + * This parameter can be one of the following values for CRYP: + * @ CRYP_IT_INI : Input FIFO service interrupt mask. + * @ CRYP_IT_OUTI : Output FIFO service interrupt mask.CRYP interrupt. + * @retval None + */ + +#define __HAL_CRYP_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR) &= ~(__INTERRUPT__)) + +/** + * @} + */ + +/* Include CRYP HAL Extended module */ +#include "stm32wbxx_hal_cryp_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CRYP_Exported_Functions CRYP Exported Functions + * @{ + */ + +/** @addtogroup CRYP_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp); +HAL_StatusTypeDef HAL_CRYP_DeInit(CRYP_HandleTypeDef *hcryp); +void HAL_CRYP_MspInit(CRYP_HandleTypeDef *hcryp); +void HAL_CRYP_MspDeInit(CRYP_HandleTypeDef *hcryp); +HAL_StatusTypeDef HAL_CRYP_SetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf); +HAL_StatusTypeDef HAL_CRYP_GetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf); +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) +HAL_StatusTypeDef HAL_CRYP_RegisterCallback(CRYP_HandleTypeDef *hcryp, HAL_CRYP_CallbackIDTypeDef CallbackID, pCRYP_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_CRYP_UnRegisterCallback(CRYP_HandleTypeDef *hcryp, HAL_CRYP_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) +void HAL_CRYP_ProcessSuspend(CRYP_HandleTypeDef *hcryp); +HAL_StatusTypeDef HAL_CRYP_Suspend(CRYP_HandleTypeDef *hcryp); +HAL_StatusTypeDef HAL_CRYP_Resume(CRYP_HandleTypeDef *hcryp); +#endif /* defined (USE_HAL_CRYP_SUSPEND_RESUME) */ +/** + * @} + */ + +/** @addtogroup CRYP_Exported_Functions_Group2 + * @{ + */ + +/* encryption/decryption ***********************************/ +HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output, uint32_t Timeout); +HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output, uint32_t Timeout); +HAL_StatusTypeDef HAL_CRYP_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output); +HAL_StatusTypeDef HAL_CRYP_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output); +HAL_StatusTypeDef HAL_CRYP_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output); +HAL_StatusTypeDef HAL_CRYP_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output); + +/** + * @} + */ + + +/** @addtogroup CRYP_Exported_Functions_Group3 + * @{ + */ +/* Interrupt Handler functions **********************************************/ +void HAL_CRYP_IRQHandler(CRYP_HandleTypeDef *hcryp); +HAL_CRYP_STATETypeDef HAL_CRYP_GetState(CRYP_HandleTypeDef *hcryp); +void HAL_CRYP_InCpltCallback(CRYP_HandleTypeDef *hcryp); +void HAL_CRYP_OutCpltCallback(CRYP_HandleTypeDef *hcryp); +void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp); +uint32_t HAL_CRYP_GetError(CRYP_HandleTypeDef *hcryp); + +/** + * @} + */ + +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/** @defgroup CRYP_Private_Macros CRYP Private Macros + * @{ + */ + +/** @defgroup CRYP_IS_CRYP_Definitions CRYP Private macros to check input parameters + * @{ + */ + +#define IS_CRYP_ALGORITHM(ALGORITHM) (((ALGORITHM) == CRYP_AES_ECB) || \ + ((ALGORITHM) == CRYP_AES_CBC) || \ + ((ALGORITHM) == CRYP_AES_CTR) || \ + ((ALGORITHM) == CRYP_AES_GCM_GMAC)|| \ + ((ALGORITHM) == CRYP_AES_CCM)) + + +#define IS_CRYP_KEYSIZE(KEYSIZE)(((KEYSIZE) == CRYP_KEYSIZE_128B) || \ + ((KEYSIZE) == CRYP_KEYSIZE_256B)) + +#define IS_CRYP_DATATYPE(DATATYPE)(((DATATYPE) == CRYP_DATATYPE_32B) || \ + ((DATATYPE) == CRYP_DATATYPE_16B) || \ + ((DATATYPE) == CRYP_DATATYPE_8B) || \ + ((DATATYPE) == CRYP_DATATYPE_1B)) + +#define IS_CRYP_INIT(CONFIG)(((CONFIG) == CRYP_KEYIVCONFIG_ALWAYS) || \ + ((CONFIG) == CRYP_KEYIVCONFIG_ONCE)) + +#define IS_CRYP_BUFFERSIZE(ALGO, DATAWIDTH, SIZE) \ + (((((ALGO) == CRYP_AES_ECB) || ((ALGO) == CRYP_AES_CBC) || ((ALGO) == CRYP_AES_CTR)) && \ + ((((DATAWIDTH) == CRYP_DATAWIDTHUNIT_WORD) && (((SIZE) % 4U) == 0U)) || \ + (((DATAWIDTH) == CRYP_DATAWIDTHUNIT_BYTE) && (((SIZE) % 16U) == 0U)))) || \ + (((ALGO)== CRYP_AES_GCM_GMAC) || ((ALGO) == CRYP_AES_CCM))) + +/** + * @} + */ + +/** + * @} + */ + + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup CRYP_Private_Constants CRYP Private Constants + * @{ + */ + +/** + * @} + */ +/* Private defines -----------------------------------------------------------*/ +/** @defgroup CRYP_Private_Defines CRYP Private Defines + * @{ + */ + +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/** @defgroup CRYP_Private_Variables CRYP Private Variables + * @{ + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup CRYP_Private_Functions CRYP Private Functions + * @{ + */ + +/** + * @} + */ + +/** + * @} + */ + + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_CRYP_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_cryp_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_cryp_ex.h new file mode 100644 index 0000000..a8e430f --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_cryp_ex.h @@ -0,0 +1,133 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_cryp_ex.h + * @author MCD Application Team + * @brief Header file of CRYPEx HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_CRYP_EX_H +#define STM32WBxx_HAL_CRYP_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + + + +/** @defgroup CRYPEx CRYPEx + * @brief CRYP Extension HAL module driver. + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Private types -------------------------------------------------------------*/ +/** @defgroup CRYPEx_Private_Types CRYPEx Private Types + * @{ + */ + +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/** @defgroup CRYPEx_Private_Variables CRYPEx Private Variables + * @{ + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup CRYPEx_Private_Constants CRYPEx Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup CRYPEx_Private_Macros CRYPEx Private Macros + * @{ + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup CRYPEx_Private_Functions CRYPEx Private Functions + * @{ + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CRYPEx_Exported_Functions CRYPEx Exported Functions + * @{ + */ + +/** @addtogroup CRYPEx_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_CRYPEx_AESGCM_GenerateAuthTAG(CRYP_HandleTypeDef *hcryp, uint32_t *AuthTag, uint32_t Timeout); +HAL_StatusTypeDef HAL_CRYPEx_AESCCM_GenerateAuthTAG(CRYP_HandleTypeDef *hcryp, uint32_t *AuthTag, uint32_t Timeout); + +/** + * @} + */ + +/** @addtogroup CRYPEx_Exported_Functions_Group2 + * @{ + */ +void HAL_CRYPEx_EnableAutoKeyDerivation(CRYP_HandleTypeDef *hcryp); +void HAL_CRYPEx_DisableAutoKeyDerivation(CRYP_HandleTypeDef *hcryp); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_CRYP_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h new file mode 100644 index 0000000..7d4af2e --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h @@ -0,0 +1,200 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_def.h + * @author MCD Application Team + * @brief This file contains HAL common defines, enumeration, macros and + * structures definitions. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32WBxx_HAL_DEF +#define __STM32WBxx_HAL_DEF + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" +#include "Legacy/stm32_hal_legacy.h" /* Aliases file for old names compatibility */ +#include + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief HAL Status structures definition + */ +typedef enum +{ + HAL_OK = 0x00, + HAL_ERROR = 0x01, + HAL_BUSY = 0x02, + HAL_TIMEOUT = 0x03 +} HAL_StatusTypeDef; + +/** + * @brief HAL Lock structures definition + */ +typedef enum +{ + HAL_UNLOCKED = 0x00, + HAL_LOCKED = 0x01 +} HAL_LockTypeDef; + +/* Exported macros -----------------------------------------------------------*/ + +#define UNUSED(X) (void)X /* To avoid gcc/g++ warnings */ + +#define HAL_MAX_DELAY 0xFFFFFFFFU + +#define HAL_IS_BIT_SET(REG, BIT) (((REG) & (BIT)) == (BIT)) +#define HAL_IS_BIT_CLR(REG, BIT) (((REG) & (BIT)) == 0U) + +#define __HAL_LINKDMA(__HANDLE__, __PPP_DMA_FIELD__, __DMA_HANDLE__) \ + do{ \ + (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); \ + (__DMA_HANDLE__).Parent = (__HANDLE__); \ + } while(0) + +/** @brief Reset the Handle's State field. + * @param __HANDLE__ specifies the Peripheral Handle. + * @note This macro can be used for the following purpose: + * - When the Handle is declared as local variable; before passing it as parameter + * to HAL_PPP_Init() for the first time, it is mandatory to use this macro + * to set to 0 the Handle's "State" field. + * Otherwise, "State" field may have any random value and the first time the function + * HAL_PPP_Init() is called, the low level hardware initialization will be missed + * (i.e. HAL_PPP_MspInit() will not be executed). + * - When there is a need to reconfigure the low level hardware: instead of calling + * HAL_PPP_DeInit() then HAL_PPP_Init(), user can make a call to this macro then HAL_PPP_Init(). + * In this later function, when the Handle's "State" field is set to 0, it will execute the function + * HAL_PPP_MspInit() which will reconfigure the low level hardware. + * @retval None + */ +#define __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0) + +#if (USE_RTOS == 1) + /* Reserved for future use */ + #error " USE_RTOS should be 0 in the current HAL release " +#else + #define __HAL_LOCK(__HANDLE__) \ + do{ \ + if((__HANDLE__)->Lock == HAL_LOCKED) \ + { \ + return HAL_BUSY; \ + } \ + else \ + { \ + (__HANDLE__)->Lock = HAL_LOCKED; \ + } \ + }while (0) + + #define __HAL_UNLOCK(__HANDLE__) \ + do{ \ + (__HANDLE__)->Lock = HAL_UNLOCKED; \ + }while (0) +#endif /* USE_RTOS */ + +#if defined ( __GNUC__ ) + #ifndef __weak + #define __weak __attribute__((weak)) + #endif /* __weak */ + #ifndef __packed + #define __packed __attribute__((__packed__)) + #endif /* __packed */ +#endif /* __GNUC__ */ + + +/* Macro to get variable aligned on 4-bytes, for __ICCARM__ the directive "#pragma data_alignment=4" must be used instead */ +/* GNU Compiler */ +#if defined (__GNUC__) + #ifndef __ALIGN_END + #define __ALIGN_END __attribute__ ((aligned (4))) + #endif /* __ALIGN_END */ + #ifndef __ALIGN_BEGIN + #define __ALIGN_BEGIN + #endif /* __ALIGN_BEGIN */ +#else + #ifndef __ALIGN_END + #define __ALIGN_END + #endif /* __ALIGN_END */ + #ifndef __ALIGN_BEGIN + /* ARM Compiler */ + #if defined (__CC_ARM) + #define __ALIGN_BEGIN __align(4) + /* IAR Compiler */ + #elif defined (__ICCARM__) + #define __ALIGN_BEGIN + #endif /* __CC_ARM */ + #endif /* __ALIGN_BEGIN */ +#endif /* __GNUC__ */ + +/** + * @brief __RAM_FUNC definition + */ +#if defined ( __CC_ARM ) +/* ARM Compiler + ------------ + RAM functions are defined using the toolchain options. + Functions that are executed in RAM should reside in a separate source module. + Using the 'Options for File' dialog you can simply change the 'Code / Const' + area of a module to a memory space in physical RAM. + Available memory areas are declared in the 'Target' tab of the 'Options for Target' + dialog. +*/ +#define __RAM_FUNC + +#elif defined ( __ICCARM__ ) +/* ICCARM Compiler + --------------- + RAM functions are defined using a specific toolchain keyword "__ramfunc". +*/ +#define __RAM_FUNC __ramfunc + +#elif defined ( __GNUC__ ) +/* GNU Compiler + ------------ + RAM functions are defined using a specific toolchain attribute + "__attribute__((section(".RamFunc")))". +*/ +#define __RAM_FUNC __attribute__((section(".RamFunc"))) + +#endif + +/** + * @brief __NOINLINE definition + */ +#if defined ( __CC_ARM ) || defined ( __GNUC__ ) +/* ARM & GNUCompiler + ---------------- +*/ +#define __NOINLINE __attribute__ ( (noinline) ) + +#elif defined ( __ICCARM__ ) +/* ICCARM Compiler + --------------- +*/ +#define __NOINLINE _Pragma("optimize = no_inline") + +#endif + + +#ifdef __cplusplus +} +#endif + +#endif /* ___STM32WBxx_HAL_DEF */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_dma.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_dma.h new file mode 100644 index 0000000..e575d61 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_dma.h @@ -0,0 +1,705 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_dma.h + * @author MCD Application Team + * @brief Header file of DMA HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_DMA_H +#define STM32WBxx_HAL_DMA_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" +#include "stm32wbxx_ll_dma.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup DMA + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup DMA_Exported_Types DMA Exported Types + * @{ + */ + +/** + * @brief DMA Configuration Structure definition + */ +typedef struct +{ + uint32_t Request; /*!< Specifies the request selected for the specified channel. + This parameter can be a value of @ref DMA_request */ + + uint32_t Direction; /*!< Specifies if the data will be transferred from memory to peripheral, + from memory to memory or from peripheral to memory. + This parameter can be a value of @ref DMA_Data_transfer_direction */ + + uint32_t PeriphInc; /*!< Specifies whether the Peripheral address register should be incremented or not. + This parameter can be a value of @ref DMA_Peripheral_incremented_mode */ + + uint32_t MemInc; /*!< Specifies whether the memory address register should be incremented or not. + This parameter can be a value of @ref DMA_Memory_incremented_mode */ + + uint32_t PeriphDataAlignment; /*!< Specifies the Peripheral data width. + This parameter can be a value of @ref DMA_Peripheral_data_size */ + + uint32_t MemDataAlignment; /*!< Specifies the Memory data width. + This parameter can be a value of @ref DMA_Memory_data_size */ + + uint32_t Mode; /*!< Specifies the operation mode of the DMAy Channelx. + This parameter can be a value of @ref DMA_mode + @note The circular buffer mode cannot be used if the memory-to-memory + data transfer is configured on the selected Channel */ + + uint32_t Priority; /*!< Specifies the software priority for the DMAy Channelx. + This parameter can be a value of @ref DMA_Priority_level */ +} DMA_InitTypeDef; + +/** + * @brief HAL DMA State structures definition + */ +typedef enum +{ + HAL_DMA_STATE_RESET = 0x00U, /*!< DMA not yet initialized or disabled */ + HAL_DMA_STATE_READY = 0x01U, /*!< DMA initialized and ready for use */ + HAL_DMA_STATE_BUSY = 0x02U, /*!< DMA process is ongoing */ + HAL_DMA_STATE_TIMEOUT = 0x03U, /*!< DMA timeout state */ +} HAL_DMA_StateTypeDef; + +/** + * @brief HAL DMA Error Code structure definition + */ +typedef enum +{ + HAL_DMA_FULL_TRANSFER = 0x00U, /*!< Full transfer */ + HAL_DMA_HALF_TRANSFER = 0x01U /*!< Half Transfer */ +} HAL_DMA_LevelCompleteTypeDef; + + +/** + * @brief HAL DMA Callback ID structure definition + */ +typedef enum +{ + HAL_DMA_XFER_CPLT_CB_ID = 0x00U, /*!< Full transfer */ + HAL_DMA_XFER_HALFCPLT_CB_ID = 0x01U, /*!< Half transfer */ + HAL_DMA_XFER_ERROR_CB_ID = 0x02U, /*!< Error */ + HAL_DMA_XFER_ABORT_CB_ID = 0x03U, /*!< Abort */ + HAL_DMA_XFER_ALL_CB_ID = 0x04U /*!< All */ + +} HAL_DMA_CallbackIDTypeDef; + +/** + * @brief DMA handle Structure definition + */ +typedef struct __DMA_HandleTypeDef +{ + DMA_Channel_TypeDef *Instance; /*!< Register base address */ + + DMA_InitTypeDef Init; /*!< DMA communication parameters */ + + HAL_LockTypeDef Lock; /*!< DMA locking object */ + + __IO HAL_DMA_StateTypeDef State; /*!< DMA transfer state */ + + void *Parent; /*!< Parent object state */ + + void (* XferCpltCallback)(struct __DMA_HandleTypeDef *hdma); /*!< DMA transfer complete callback */ + + void (* XferHalfCpltCallback)(struct __DMA_HandleTypeDef *hdma); /*!< DMA Half transfer complete callback */ + + void (* XferErrorCallback)(struct __DMA_HandleTypeDef *hdma); /*!< DMA transfer error callback */ + + void (* XferAbortCallback)(struct __DMA_HandleTypeDef *hdma); /*!< DMA transfer abort callback */ + + __IO uint32_t ErrorCode; /*!< DMA Error code */ + + DMA_TypeDef *DmaBaseAddress; /*!< DMA Channel Base Address */ + + uint32_t ChannelIndex; /*!< DMA Channel Index */ + + DMAMUX_Channel_TypeDef *DMAmuxChannel; /*!< Register base address */ + + DMAMUX_ChannelStatus_TypeDef *DMAmuxChannelStatus; /*!< DMAMUX Channels Status Base Address */ + + uint32_t DMAmuxChannelStatusMask; /*!< DMAMUX Channel Status Mask */ + + DMAMUX_RequestGen_TypeDef *DMAmuxRequestGen; /*!< DMAMUX request generator Base Address */ + + DMAMUX_RequestGenStatus_TypeDef *DMAmuxRequestGenStatus; /*!< DMAMUX request generator Address */ + + uint32_t DMAmuxRequestGenStatusMask; /*!< DMAMUX request generator Status mask */ +} DMA_HandleTypeDef; +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup DMA_Exported_Constants DMA Exported Constants + * @{ + */ + +/** @defgroup DMA_Error_Code DMA Error Code + * @{ + */ +#define HAL_DMA_ERROR_NONE 0x00000000U /*!< No error */ +#define HAL_DMA_ERROR_TE 0x00000001U /*!< Transfer error */ +#define HAL_DMA_ERROR_NO_XFER 0x00000004U /*!< Abort requested with no Xfer ongoing */ +#define HAL_DMA_ERROR_TIMEOUT 0x00000020U /*!< Timeout error */ +#define HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100U /*!< Not supported mode */ +#define HAL_DMA_ERROR_SYNC 0x00000200U /*!< DMAMUX sync overrun error */ +#define HAL_DMA_ERROR_REQGEN 0x00000400U /*!< DMAMUX request generator overrun error */ + +/** + * @} + */ + +/** @defgroup DMA_request DMA request + * @{ + */ + +#define DMA_REQUEST_MEM2MEM LL_DMAMUX_REQ_MEM2MEM /*!< memory to memory transfer */ + +#define DMA_REQUEST_GENERATOR0 LL_DMAMUX_REQ_GENERATOR0 /*!< DMAMUX request generator 0 */ +#define DMA_REQUEST_GENERATOR1 LL_DMAMUX_REQ_GENERATOR1 /*!< DMAMUX request generator 1 */ +#define DMA_REQUEST_GENERATOR2 LL_DMAMUX_REQ_GENERATOR2 /*!< DMAMUX request generator 2 */ +#define DMA_REQUEST_GENERATOR3 LL_DMAMUX_REQ_GENERATOR3 /*!< DMAMUX request generator 3 */ + +#define DMA_REQUEST_ADC1 LL_DMAMUX_REQ_ADC1 /*!< DMAMUX ADC1 request */ + +#define DMA_REQUEST_SPI1_RX LL_DMAMUX_REQ_SPI1_RX /*!< DMAMUX SPI1 RX request */ +#define DMA_REQUEST_SPI1_TX LL_DMAMUX_REQ_SPI1_TX /*!< DMAMUX SPI1 TX request */ +#define DMA_REQUEST_SPI2_RX LL_DMAMUX_REQ_SPI2_RX /*!< DMAMUX SPI2 RX request */ +#define DMA_REQUEST_SPI2_TX LL_DMAMUX_REQ_SPI2_TX /*!< DMAMUX SPI2 TX request */ + +#define DMA_REQUEST_I2C1_RX LL_DMAMUX_REQ_I2C1_RX /*!< DMAMUX I2C1 RX request */ +#define DMA_REQUEST_I2C1_TX LL_DMAMUX_REQ_I2C1_TX /*!< DMAMUX I2C1 TX request */ +#define DMA_REQUEST_I2C3_RX LL_DMAMUX_REQ_I2C3_RX /*!< DMAMUX I2C3 RX request */ +#define DMA_REQUEST_I2C3_TX LL_DMAMUX_REQ_I2C3_TX /*!< DMAMUX I2C3 TX request */ + +#define DMA_REQUEST_USART1_RX LL_DMAMUX_REQ_USART1_RX /*!< DMAMUX USART1 RX request */ +#define DMA_REQUEST_USART1_TX LL_DMAMUX_REQ_USART1_TX /*!< DMAMUX USART1 TX request */ + +#define DMA_REQUEST_LPUART1_RX LL_DMAMUX_REQ_LPUART1_RX /*!< DMAMUX LP_UART1_RX request */ +#define DMA_REQUEST_LPUART1_TX LL_DMAMUX_REQ_LPUART1_TX /*!< DMAMUX LP_UART1_RX request */ + +#if defined (SAI1) +#define DMA_REQUEST_SAI1_A LL_DMAMUX_REQ_SAI1_A /*!< DMAMUX SAI1 A request */ +#define DMA_REQUEST_SAI1_B LL_DMAMUX_REQ_SAI1_B /*!< DMAMUX SAI1 B request */ +#endif /* SAI1 */ + +#define DMA_REQUEST_QUADSPI LL_DMAMUX_REQ_QUADSPI /*!< DMAMUX QUADSPI request */ + +#define DMA_REQUEST_TIM1_CH1 LL_DMAMUX_REQ_TIM1_CH1 /*!< DMAMUX TIM1 CH1 request */ +#define DMA_REQUEST_TIM1_CH2 LL_DMAMUX_REQ_TIM1_CH2 /*!< DMAMUX TIM1 CH2 request */ +#define DMA_REQUEST_TIM1_CH3 LL_DMAMUX_REQ_TIM1_CH3 /*!< DMAMUX TIM1 CH3 request */ +#define DMA_REQUEST_TIM1_CH4 LL_DMAMUX_REQ_TIM1_CH4 /*!< DMAMUX TIM1 CH4 request */ +#define DMA_REQUEST_TIM1_UP LL_DMAMUX_REQ_TIM1_UP /*!< DMAMUX TIM1 UP request */ +#define DMA_REQUEST_TIM1_TRIG LL_DMAMUX_REQ_TIM1_TRIG /*!< DMAMUX TIM1 TRIG request */ +#define DMA_REQUEST_TIM1_COM LL_DMAMUX_REQ_TIM1_COM /*!< DMAMUX TIM1 COM request */ + +#define DMA_REQUEST_TIM2_CH1 LL_DMAMUX_REQ_TIM2_CH1 /*!< DMAMUX TIM2 CH1 request */ +#define DMA_REQUEST_TIM2_CH2 LL_DMAMUX_REQ_TIM2_CH2 /*!< DMAMUX TIM2 CH2 request */ +#define DMA_REQUEST_TIM2_CH3 LL_DMAMUX_REQ_TIM2_CH3 /*!< DMAMUX TIM2 CH3 request */ +#define DMA_REQUEST_TIM2_CH4 LL_DMAMUX_REQ_TIM2_CH4 /*!< DMAMUX TIM2 CH4 request */ +#define DMA_REQUEST_TIM2_UP LL_DMAMUX_REQ_TIM2_UP /*!< DMAMUX TIM2 UP request */ + +#define DMA_REQUEST_TIM16_CH1 LL_DMAMUX_REQ_TIM16_CH1 /*!< DMAMUX TIM16 CH1 request */ +#define DMA_REQUEST_TIM16_UP LL_DMAMUX_REQ_TIM16_UP /*!< DMAMUX TIM16 UP request */ + +#define DMA_REQUEST_TIM17_CH1 LL_DMAMUX_REQ_TIM17_CH1 /*!< DMAMUX TIM17 CH1 request */ +#define DMA_REQUEST_TIM17_UP LL_DMAMUX_REQ_TIM17_UP /*!< DMAMUX TIM17 UP request */ + +#define DMA_REQUEST_AES1_IN LL_DMAMUX_REQ_AES1_IN /*!< DMAMUX AES1 IN request */ +#define DMA_REQUEST_AES1_OUT LL_DMAMUX_REQ_AES1_OUT /*!< DMAMUX AES1 OUT request */ + +#define DMA_REQUEST_AES2_IN LL_DMAMUX_REQ_AES2_IN /*!< DMAMUX AES2 IN request */ +#define DMA_REQUEST_AES2_OUT LL_DMAMUX_REQ_AES2_OUT /*!< DMAMUX AES2 OUT request */ +/** + * @} + */ + +/** @defgroup DMA_Data_transfer_direction DMA Data transfer direction + * @{ + */ +#define DMA_PERIPH_TO_MEMORY LL_DMA_DIRECTION_PERIPH_TO_MEMORY /*!< Peripheral to memory direction */ +#define DMA_MEMORY_TO_PERIPH LL_DMA_DIRECTION_MEMORY_TO_PERIPH /*!< Memory to peripheral direction */ +#define DMA_MEMORY_TO_MEMORY LL_DMA_DIRECTION_MEMORY_TO_MEMORY /*!< Memory to memory direction */ +/** + * @} + */ + +/** @defgroup DMA_Peripheral_incremented_mode DMA Peripheral incremented mode + * @{ + */ +#define DMA_PINC_ENABLE LL_DMA_PERIPH_INCREMENT /*!< Peripheral increment mode Enable */ +#define DMA_PINC_DISABLE LL_DMA_PERIPH_NOINCREMENT /*!< Peripheral increment mode Disable */ +/** + * @} + */ + +/** @defgroup DMA_Memory_incremented_mode DMA Memory incremented mode + * @{ + */ +#define DMA_MINC_ENABLE LL_DMA_MEMORY_INCREMENT /*!< Memory increment mode Enable */ +#define DMA_MINC_DISABLE LL_DMA_MEMORY_NOINCREMENT /*!< Memory increment mode Disable */ +/** + * @} + */ + +/** @defgroup DMA_Peripheral_data_size DMA Peripheral data size + * @{ + */ +#define DMA_PDATAALIGN_BYTE LL_DMA_PDATAALIGN_BYTE /*!< Peripheral data alignment : Byte */ +#define DMA_PDATAALIGN_HALFWORD LL_DMA_PDATAALIGN_HALFWORD /*!< Peripheral data alignment : HalfWord */ +#define DMA_PDATAALIGN_WORD LL_DMA_PDATAALIGN_WORD /*!< Peripheral data alignment : Word */ +/** + * @} + */ + +/** @defgroup DMA_Memory_data_size DMA Memory data size + * @{ + */ +#define DMA_MDATAALIGN_BYTE LL_DMA_MDATAALIGN_BYTE /*!< Memory data alignment : Byte */ +#define DMA_MDATAALIGN_HALFWORD LL_DMA_MDATAALIGN_HALFWORD /*!< Memory data alignment : HalfWord */ +#define DMA_MDATAALIGN_WORD LL_DMA_MDATAALIGN_WORD /*!< Memory data alignment : Word */ +/** + * @} + */ + +/** @defgroup DMA_mode DMA mode + * @{ + */ +#define DMA_NORMAL LL_DMA_MODE_NORMAL /*!< Normal mode */ +#define DMA_CIRCULAR LL_DMA_MODE_CIRCULAR /*!< Circular mode */ +/** + * @} + */ + +/** @defgroup DMA_Priority_level DMA Priority level + * @{ + */ +#define DMA_PRIORITY_LOW LL_DMA_PRIORITY_LOW /*!< Priority level : Low */ +#define DMA_PRIORITY_MEDIUM LL_DMA_PRIORITY_MEDIUM /*!< Priority level : Medium */ +#define DMA_PRIORITY_HIGH LL_DMA_PRIORITY_HIGH /*!< Priority level : High */ +#define DMA_PRIORITY_VERY_HIGH LL_DMA_PRIORITY_VERYHIGH /*!< Priority level : Very_High */ +/** + * @} + */ + + +/** @defgroup DMA_interrupt_enable_definitions DMA interrupt enable definitions + * @{ + */ +#define DMA_IT_TC LL_DMA_CCR_TCIE /*!< Transfer complete interrupt */ +#define DMA_IT_HT LL_DMA_CCR_HTIE /*!< Half Transfer interrupt */ +#define DMA_IT_TE LL_DMA_CCR_TEIE /*!< Transfer error interrupt */ +/** + * @} + */ + +/** @defgroup DMA_flag_definitions DMA flag definitions + * @{ + */ +#define DMA_FLAG_GL1 LL_DMA_ISR_GIF1 /*!< Channel 1 global flag */ +#define DMA_FLAG_TC1 LL_DMA_ISR_TCIF1 /*!< Channel 1 transfer complete flag */ +#define DMA_FLAG_HT1 LL_DMA_ISR_HTIF1 /*!< Channel 1 half transfer flag */ +#define DMA_FLAG_TE1 LL_DMA_ISR_TEIF1 /*!< Channel 1 transfer error flag */ +#define DMA_FLAG_GL2 LL_DMA_ISR_GIF2 /*!< Channel 2 global flag */ +#define DMA_FLAG_TC2 LL_DMA_ISR_TCIF2 /*!< Channel 2 transfer complete flag */ +#define DMA_FLAG_HT2 LL_DMA_ISR_HTIF2 /*!< Channel 2 half transfer flag */ +#define DMA_FLAG_TE2 LL_DMA_ISR_TEIF2 /*!< Channel 2 transfer error flag */ +#define DMA_FLAG_GL3 LL_DMA_ISR_GIF3 /*!< Channel 3 global flag */ +#define DMA_FLAG_TC3 LL_DMA_ISR_TCIF3 /*!< Channel 3 transfer complete flag */ +#define DMA_FLAG_HT3 LL_DMA_ISR_HTIF3 /*!< Channel 3 half transfer flag */ +#define DMA_FLAG_TE3 LL_DMA_ISR_TEIF3 /*!< Channel 3 transfer error flag */ +#define DMA_FLAG_GL4 LL_DMA_ISR_GIF4 /*!< Channel 4 global flag */ +#define DMA_FLAG_TC4 LL_DMA_ISR_TCIF4 /*!< Channel 4 transfer complete flag */ +#define DMA_FLAG_HT4 LL_DMA_ISR_HTIF4 /*!< Channel 4 half transfer flag */ +#define DMA_FLAG_TE4 LL_DMA_ISR_TEIF4 /*!< Channel 4 transfer error flag */ +#define DMA_FLAG_GL5 LL_DMA_ISR_GIF5 /*!< Channel 5 global flag */ +#define DMA_FLAG_TC5 LL_DMA_ISR_TCIF5 /*!< Channel 5 transfer complete flag */ +#define DMA_FLAG_HT5 LL_DMA_ISR_HTIF5 /*!< Channel 5 half transfer flag */ +#define DMA_FLAG_TE5 LL_DMA_ISR_TEIF5 /*!< Channel 5 transfer error flag */ +#define DMA_FLAG_GL6 LL_DMA_ISR_GIF6 /*!< Channel 6 global flag */ +#define DMA_FLAG_TC6 LL_DMA_ISR_TCIF6 /*!< Channel 6 transfer complete flag */ +#define DMA_FLAG_HT6 LL_DMA_ISR_HTIF6 /*!< Channel 6 half transfer flag */ +#define DMA_FLAG_TE6 LL_DMA_ISR_TEIF6 /*!< Channel 6 transfer error flag */ +#define DMA_FLAG_GL7 LL_DMA_ISR_GIF7 /*!< Channel 7 global flag */ +#define DMA_FLAG_TC7 LL_DMA_ISR_TCIF7 /*!< Channel 7 transfer complete flag */ +#define DMA_FLAG_HT7 LL_DMA_ISR_HTIF7 /*!< Channel 7 half transfer flag */ +#define DMA_FLAG_TE7 LL_DMA_ISR_TEIF7 /*!< Channel 7 transfer error flag */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup DMA_Exported_Macros DMA Exported Macros + * @{ + */ + +/** @brief Reset DMA handle state. + * @param __HANDLE__ DMA handle + * @retval None + */ +#define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET) + +/** + * @brief Enable the specified DMA Channel. + * @param __HANDLE__ DMA handle + * @retval None + */ +#define __HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR |= DMA_CCR_EN) + +/** + * @brief Disable the specified DMA Channel. + * @param __HANDLE__ DMA handle + * @retval None + */ +#define __HAL_DMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CCR &= ~DMA_CCR_EN) + + +/* Interrupt & Flag management */ + +/** + * @brief Return the current DMA Channel transfer complete flag. + * @param __HANDLE__ DMA handle + * @retval The specified transfer complete flag index. + */ + +#if defined(DMA2) +#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TC1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TC2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TC3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TC4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_FLAG_TC5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel6))? DMA_FLAG_TC6 :\ + DMA_FLAG_TC7) +#else +#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TC1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TC2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TC3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TC4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TC5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TC6 :\ + DMA_FLAG_TC7) +#endif + +/** + * @brief Return the current DMA Channel half transfer complete flag. + * @param __HANDLE__ DMA handle + * @retval The specified half transfer complete flag index. + */ +#if defined(DMA2) +#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_HT1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_HT2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_HT3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_HT4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_FLAG_HT5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel6))? DMA_FLAG_HT6 :\ + DMA_FLAG_HT7) +#else +#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_HT1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_HT2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_HT3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_HT4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_HT5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_HT6 :\ + DMA_FLAG_HT7) +#endif + +/** + * @brief Return the current DMA Channel transfer error flag. + * @param __HANDLE__ DMA handle + * @retval The specified transfer error flag index. + */ +#if defined(DMA2) +#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_FLAG_TE1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_FLAG_TE2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_FLAG_TE3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_FLAG_TE4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_FLAG_TE5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel6))? DMA_FLAG_TE6 :\ + DMA_FLAG_TE7) +#else +#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_FLAG_TE1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_FLAG_TE2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_FLAG_TE3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_FLAG_TE4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_FLAG_TE5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_FLAG_TE6 :\ + DMA_FLAG_TE7) +#endif + +/** + * @brief Return the current DMA Channel Global interrupt flag. + * @param __HANDLE__ DMA handle + * @retval The specified transfer error flag index. + */ +#if defined(DMA2) +#define __HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_ISR_GIF1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel1))? DMA_ISR_GIF1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_ISR_GIF2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel2))? DMA_ISR_GIF2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_ISR_GIF3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel3))? DMA_ISR_GIF3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_ISR_GIF4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel4))? DMA_ISR_GIF4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_ISR_GIF5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel5))? DMA_ISR_GIF5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_ISR_GIF6 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Channel6))? DMA_ISR_GIF6 :\ + DMA_ISR_GIF7) +#else +#define __HAL_DMA_GET_GI_FLAG_INDEX(__HANDLE__)\ +(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel1))? DMA_ISR_GIF1 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel2))? DMA_ISR_GIF2 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel3))? DMA_ISR_GIF3 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel4))? DMA_ISR_GIF4 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel5))? DMA_ISR_GIF5 :\ + ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Channel6))? DMA_ISR_GIF6 :\ + DMA_ISR_GIF7) +#endif + +/** + * @brief Get the DMA Channel pending flags. + * @param __HANDLE__ DMA handle + * @param __FLAG__ Get the specified flag. + * This parameter can be any combination of the following values: + * @arg DMA_FLAG_TCx: Transfer complete flag + * @arg DMA_FLAG_HTx: Half transfer complete flag + * @arg DMA_FLAG_TEx: Transfer error flag + * @arg DMA_FLAG_GLx: Global interrupt flag + * Where x can be from 1 to 7 to select the DMA Channel x flag. + * @retval The state of FLAG (SET or RESET). + */ +#if defined(DMA2) +#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__) (((uint32_t)((__HANDLE__)->Instance) > ((uint32_t)DMA1_Channel7))? \ + (DMA2->ISR & (__FLAG__)) : (DMA1->ISR & (__FLAG__))) +#else +#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__) (DMA1->ISR & (__FLAG__)) +#endif + +/** + * @brief Clear the DMA Channel pending flags. + * @param __HANDLE__ DMA handle + * @param __FLAG__ specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg DMA_FLAG_TCx: Transfer complete flag + * @arg DMA_FLAG_HTx: Half transfer complete flag + * @arg DMA_FLAG_TEx: Transfer error flag + * @arg DMA_FLAG_GLx: Global interrupt flag + * Where x can be from 1 to 7 to select the DMA Channel x flag. + * @retval None + */ +#if defined(DMA2) +#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) (((uint32_t)((__HANDLE__)->Instance) > ((uint32_t)DMA1_Channel7))? \ + (DMA2->IFCR = (__FLAG__)) : (DMA1->IFCR = (__FLAG__))) +#else +#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) (DMA1->IFCR = (__FLAG__)) +#endif + +/** + * @brief Enable the specified DMA Channel interrupts. + * @param __HANDLE__ DMA handle + * @param __INTERRUPT__ specifies the DMA interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg DMA_IT_TC: Transfer complete interrupt mask + * @arg DMA_IT_HT: Half transfer complete interrupt mask + * @arg DMA_IT_TE: Transfer error interrupt mask + * @retval None + */ +#define __HAL_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CCR |= (__INTERRUPT__)) + +/** + * @brief Disable the specified DMA Channel interrupts. + * @param __HANDLE__ DMA handle + * @param __INTERRUPT__ specifies the DMA interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg DMA_IT_TC: Transfer complete interrupt mask + * @arg DMA_IT_HT: Half transfer complete interrupt mask + * @arg DMA_IT_TE: Transfer error interrupt mask + * @retval None + */ +#define __HAL_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CCR &= ~(__INTERRUPT__)) + +/** + * @brief Check whether the specified DMA Channel interrupt is enabled or not. + * @param __HANDLE__ DMA handle + * @param __INTERRUPT__ specifies the DMA interrupt source to check. + * This parameter can be one of the following values: + * @arg DMA_IT_TC: Transfer complete interrupt mask + * @arg DMA_IT_HT: Half transfer complete interrupt mask + * @arg DMA_IT_TE: Transfer error interrupt mask + * @retval The state of DMA_IT (SET or RESET). + */ +#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CCR & (__INTERRUPT__))) + +/** + * @brief Return the number of remaining data units in the current DMA Channel transfer. + * @param __HANDLE__ DMA handle + * @retval The number of remaining data units in the current DMA Channel transfer. + */ +#define __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNDTR) + +/** + * @} + */ + +/* Include DMA HAL Extension module */ +#include "stm32wbxx_hal_dma_ex.h" + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup DMA_Exported_Functions + * @{ + */ + +/** @addtogroup DMA_Exported_Functions_Group1 + * @{ + */ +/* Initialization and de-initialization functions *****************************/ +HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma); +/** + * @} + */ + +/** @addtogroup DMA_Exported_Functions_Group2 + * @{ + */ +/* IO operation functions *****************************************************/ +HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength); +HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength); +HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout); +void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma)); +HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID); + +/** + * @} + */ + +/** @addtogroup DMA_Exported_Functions_Group3 + * @{ + */ +/* Peripheral State and Error functions ***************************************/ +HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma); +uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma); +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup DMA_Private_Macros DMA Private Macros + * @{ + */ + +#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || \ + ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || \ + ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) + +#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x1U) && ((SIZE) < 0x10000U)) + +#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || \ + ((STATE) == DMA_PINC_DISABLE)) + +#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || \ + ((STATE) == DMA_MINC_DISABLE)) + + +#define IS_DMA_ALL_REQUEST(REQUEST) ((REQUEST) <= DMA_REQUEST_AES2_OUT) + +#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || \ + ((SIZE) == DMA_PDATAALIGN_HALFWORD) || \ + ((SIZE) == DMA_PDATAALIGN_WORD)) + +#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || \ + ((SIZE) == DMA_MDATAALIGN_HALFWORD) || \ + ((SIZE) == DMA_MDATAALIGN_WORD )) + +#define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || \ + ((MODE) == DMA_CIRCULAR)) + +#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || \ + ((PRIORITY) == DMA_PRIORITY_MEDIUM) || \ + ((PRIORITY) == DMA_PRIORITY_HIGH) || \ + ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_DMA_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_dma_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_dma_ex.h new file mode 100644 index 0000000..5c9321e --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_dma_ex.h @@ -0,0 +1,265 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_dma_ex.h + * @author MCD Application Team + * @brief Header file of DMA HAL extension module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_DMA_EX_H +#define STM32WBxx_HAL_DMA_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" +#include "stm32wbxx_ll_dmamux.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup DMAEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup DMAEx_Exported_Types DMAEx Exported Types + * @{ + */ + +/** + * @brief HAL DMA Synchro definition + */ + + +/** + * @brief HAL DMAMUX Synchronization configuration structure definition + */ +typedef struct +{ + uint32_t SyncSignalID; /*!< Specifies the synchronization signal gating the DMA request in periodic mode. + This parameter can be a value of @ref DMAEx_DMAMUX_SyncSignalID_selection */ + + uint32_t SyncPolarity; /*!< Specifies the polarity of the signal on which the DMA request is synchronized. + This parameter can be a value of @ref DMAEx_DMAMUX_SyncPolarity_selection */ + + FunctionalState SyncEnable; /*!< Specifies if the synchronization shall be enabled or disabled + This parameter can take the value ENABLE or DISABLE*/ + + FunctionalState EventEnable; /*!< Specifies if an event shall be generated once the RequestNumber is reached. + This parameter can take the value ENABLE or DISABLE */ + + uint32_t RequestNumber; /*!< Specifies the number of DMA request that will be authorized after a sync event + This parameter must be a number between Min_Data = 1 and Max_Data = 32 */ + + +} HAL_DMA_MuxSyncConfigTypeDef; + + +/** + * @brief HAL DMAMUX request generator parameters structure definition + */ +typedef struct +{ + uint32_t SignalID; /*!< Specifies the ID of the signal used for DMAMUX request generator + This parameter can be a value of @ref DMAEx_DMAMUX_SignalGeneratorID_selection */ + + uint32_t Polarity; /*!< Specifies the polarity of the signal on which the request is generated. + This parameter can be a value of @ref DMAEx_DMAMUX_RequestGeneneratorPolarity_selection */ + + uint32_t RequestNumber; /*!< Specifies the number of DMA request that will be generated after a signal event + This parameter must be a number between Min_Data = 1 and Max_Data = 32 */ + +} HAL_DMA_MuxRequestGeneratorConfigTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup DMAEx_Exported_Constants DMAEx Exported Constants + * @{ + */ + +/** @defgroup DMAEx_DMAMUX_SyncSignalID_selection DMAMUX SyncSignalID selection + * @{ + */ +#define HAL_DMAMUX1_SYNC_EXTI0 LL_DMAMUX_SYNC_EXTI_LINE0 /*!< Synchronization Signal is EXTI0 IT */ +#define HAL_DMAMUX1_SYNC_EXTI1 LL_DMAMUX_SYNC_EXTI_LINE1 /*!< Synchronization Signal is EXTI1 IT */ +#define HAL_DMAMUX1_SYNC_EXTI2 LL_DMAMUX_SYNC_EXTI_LINE2 /*!< Synchronization Signal is EXTI2 IT */ +#define HAL_DMAMUX1_SYNC_EXTI3 LL_DMAMUX_SYNC_EXTI_LINE3 /*!< Synchronization Signal is EXTI3 IT */ +#define HAL_DMAMUX1_SYNC_EXTI4 LL_DMAMUX_SYNC_EXTI_LINE4 /*!< Synchronization Signal is EXTI4 IT */ +#define HAL_DMAMUX1_SYNC_EXTI5 LL_DMAMUX_SYNC_EXTI_LINE5 /*!< Synchronization Signal is EXTI5 IT */ +#define HAL_DMAMUX1_SYNC_EXTI6 LL_DMAMUX_SYNC_EXTI_LINE6 /*!< Synchronization Signal is EXTI6 IT */ +#define HAL_DMAMUX1_SYNC_EXTI7 LL_DMAMUX_SYNC_EXTI_LINE7 /*!< Synchronization Signal is EXTI7 IT */ +#define HAL_DMAMUX1_SYNC_EXTI8 LL_DMAMUX_SYNC_EXTI_LINE8 /*!< Synchronization Signal is EXTI8 IT */ +#define HAL_DMAMUX1_SYNC_EXTI9 LL_DMAMUX_SYNC_EXTI_LINE9 /*!< Synchronization Signal is EXTI9 IT */ +#define HAL_DMAMUX1_SYNC_EXTI10 LL_DMAMUX_SYNC_EXTI_LINE10 /*!< Synchronization Signal is EXTI10 IT */ +#define HAL_DMAMUX1_SYNC_EXTI11 LL_DMAMUX_SYNC_EXTI_LINE11 /*!< Synchronization Signal is EXTI11 IT */ +#define HAL_DMAMUX1_SYNC_EXTI12 LL_DMAMUX_SYNC_EXTI_LINE12 /*!< Synchronization Signal is EXTI12 IT */ +#define HAL_DMAMUX1_SYNC_EXTI13 LL_DMAMUX_SYNC_EXTI_LINE13 /*!< Synchronization Signal is EXTI13 IT */ +#define HAL_DMAMUX1_SYNC_EXTI14 LL_DMAMUX_SYNC_EXTI_LINE14 /*!< Synchronization Signal is EXTI14 IT */ +#define HAL_DMAMUX1_SYNC_EXTI15 LL_DMAMUX_SYNC_EXTI_LINE15 /*!< Synchronization Signal is EXTI15 IT */ +#define HAL_DMAMUX1_SYNC_DMAMUX1_CH0_EVT LL_DMAMUX_SYNC_DMAMUX_CH0 /*!< Synchronization Signal is DMAMUX1 Channel0 Event */ +#define HAL_DMAMUX1_SYNC_DMAMUX1_CH1_EVT LL_DMAMUX_SYNC_DMAMUX_CH1 /*!< Synchronization Signal is DMAMUX1 Channel1 Event */ +#define HAL_DMAMUX1_SYNC_LPTIM1_OUT LL_DMAMUX_SYNC_LPTIM1_OUT /*!< Synchronization Signal is LPTIM1 OUT */ +#define HAL_DMAMUX1_SYNC_LPTIM2_OUT LL_DMAMUX_SYNC_LPTIM2_OUT /*!< Synchronization Signal is LPTIM2 OUT */ + +/** + * @} + */ + +/** @defgroup DMAEx_DMAMUX_SyncPolarity_selection DMAMUX SyncPolarity selection + * @{ + */ +#define HAL_DMAMUX_SYNC_NO_EVENT LL_DMAMUX_SYNC_NO_EVENT /*!< block synchronization events */ +#define HAL_DMAMUX_SYNC_RISING LL_DMAMUX_SYNC_POL_RISING /*!< synchronize with rising edge events */ +#define HAL_DMAMUX_SYNC_FALLING LL_DMAMUX_SYNC_POL_FALLING /*!< synchronize with falling edge events */ +#define HAL_DMAMUX_SYNC_RISING_FALLING LL_DMAMUX_SYNC_POL_RISING_FALLING /*!< synchronize with rising and falling edge events */ + +/** + * @} + */ + +/** @defgroup DMAEx_DMAMUX_SignalGeneratorID_selection DMAMUX SignalGeneratorID selection + * @{ + */ +#define HAL_DMAMUX1_REQ_GEN_EXTI0 LL_DMAMUX_REQ_GEN_EXTI_LINE0 /*!< Request generator Signal is EXTI0 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI1 LL_DMAMUX_REQ_GEN_EXTI_LINE1 /*!< Request generator Signal is EXTI1 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI2 LL_DMAMUX_REQ_GEN_EXTI_LINE2 /*!< Request generator Signal is EXTI2 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI3 LL_DMAMUX_REQ_GEN_EXTI_LINE3 /*!< Request generator Signal is EXTI3 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI4 LL_DMAMUX_REQ_GEN_EXTI_LINE4 /*!< Request generator Signal is EXTI4 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI5 LL_DMAMUX_REQ_GEN_EXTI_LINE5 /*!< Request generator Signal is EXTI5 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI6 LL_DMAMUX_REQ_GEN_EXTI_LINE6 /*!< Request generator Signal is EXTI6 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI7 LL_DMAMUX_REQ_GEN_EXTI_LINE7 /*!< Request generator Signal is EXTI7 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI8 LL_DMAMUX_REQ_GEN_EXTI_LINE8 /*!< Request generator Signal is EXTI8 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI9 LL_DMAMUX_REQ_GEN_EXTI_LINE9 /*!< Request generator Signal is EXTI9 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI10 LL_DMAMUX_REQ_GEN_EXTI_LINE10 /*!< Request generator Signal is EXTI10 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI11 LL_DMAMUX_REQ_GEN_EXTI_LINE11 /*!< Request generator Signal is EXTI11 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI12 LL_DMAMUX_REQ_GEN_EXTI_LINE12 /*!< Request generator Signal is EXTI12 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI13 LL_DMAMUX_REQ_GEN_EXTI_LINE13 /*!< Request generator Signal is EXTI13 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI14 LL_DMAMUX_REQ_GEN_EXTI_LINE14 /*!< Request generator Signal is EXTI14 IT */ +#define HAL_DMAMUX1_REQ_GEN_EXTI15 LL_DMAMUX_REQ_GEN_EXTI_LINE15 /*!< Request generator Signal is EXTI15 IT */ +#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT LL_DMAMUX_REQ_GEN_DMAMUX_CH0 /*!< Request generator Signal is DMAMUX1 Channel0 Event */ +#define HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT LL_DMAMUX_REQ_GEN_DMAMUX_CH1 /*!< Request generator Signal is DMAMUX1 Channel1 Event */ +#define HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT LL_DMAMUX_REQ_GEN_LPTIM1_OUT /*!< Request generator Signal is LPTIM1 OUT */ +#define HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT LL_DMAMUX_REQ_GEN_LPTIM2_OUT /*!< Request generator Signal is LPTIM2 OUT */ + +/** + * @} + */ + +/** @defgroup DMAEx_DMAMUX_RequestGeneneratorPolarity_selection DMAMUX RequestGeneneratorPolarity selection + * @{ + */ +#define HAL_DMAMUX_REQ_GEN_NO_EVENT LL_DMAMUX_REQ_GEN_NO_EVENT /*!< block request generator events */ +#define HAL_DMAMUX_REQ_GEN_RISING LL_DMAMUX_REQ_GEN_POL_RISING /*!< generate request on rising edge events */ +#define HAL_DMAMUX_REQ_GEN_FALLING LL_DMAMUX_REQ_GEN_POL_FALLING /*!< generate request on falling edge events */ +#define HAL_DMAMUX_REQ_GEN_RISING_FALLING LL_DMAMUX_REQ_GEN_POL_RISING_FALLING /*!< generate request on rising and falling edge events */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup DMAEx_Exported_Functions + * @{ + */ + +/* IO operation functions *****************************************************/ +/** @addtogroup DMAEx_Exported_Functions_Group1 + * @{ + */ + +/* ------------------------- REQUEST -----------------------------------------*/ +HAL_StatusTypeDef HAL_DMAEx_ConfigMuxRequestGenerator(DMA_HandleTypeDef *hdma, + HAL_DMA_MuxRequestGeneratorConfigTypeDef *pRequestGeneratorConfig); +HAL_StatusTypeDef HAL_DMAEx_EnableMuxRequestGenerator(DMA_HandleTypeDef *hdma); +HAL_StatusTypeDef HAL_DMAEx_DisableMuxRequestGenerator(DMA_HandleTypeDef *hdma); +/* -------------------------------------------------------------------------- */ + +/* ------------------------- SYNCHRO -----------------------------------------*/ +HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig); +/* -------------------------------------------------------------------------- */ + +void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma); + +/** + * @} + */ + +/** + * @} + */ + + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup DMAEx_Private_Macros DMAEx Private Macros + * @brief DMAEx private macros + * @{ + */ + +#define IS_DMAMUX_SYNC_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX1_SYNC_LPTIM2_OUT) + +#define IS_DMAMUX_SYNC_REQUEST_NUMBER(REQUEST_NUMBER) (((REQUEST_NUMBER) > 0U) && ((REQUEST_NUMBER) <= 32U)) + +#define IS_DMAMUX_SYNC_POLARITY(POLARITY) (((POLARITY) == HAL_DMAMUX_SYNC_NO_EVENT) || \ + ((POLARITY) == HAL_DMAMUX_SYNC_RISING) || \ + ((POLARITY) == HAL_DMAMUX_SYNC_FALLING) || \ + ((POLARITY) == HAL_DMAMUX_SYNC_RISING_FALLING)) + +#define IS_DMAMUX_SYNC_STATE(SYNC) (((SYNC) == DISABLE) || ((SYNC) == ENABLE)) + +#define IS_DMAMUX_SYNC_EVENT(EVENT) (((EVENT) == DISABLE) || \ + ((EVENT) == ENABLE)) + +#define IS_DMAMUX_REQUEST_GEN_SIGNAL_ID(SIGNAL_ID) ((SIGNAL_ID) <= HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT) + +#define IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER(REQUEST_NUMBER) (((REQUEST_NUMBER) > 0U) && ((REQUEST_NUMBER) <= 32U)) + +#define IS_DMAMUX_REQUEST_GEN_POLARITY(POLARITY) (((POLARITY) == HAL_DMAMUX_REQ_GEN_NO_EVENT) || \ + ((POLARITY) == HAL_DMAMUX_REQ_GEN_RISING) || \ + ((POLARITY) == HAL_DMAMUX_REQ_GEN_FALLING) || \ + ((POLARITY) == HAL_DMAMUX_REQ_GEN_RISING_FALLING)) + +/** + * @} + */ + + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_DMA_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_exti.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_exti.h new file mode 100644 index 0000000..a122369 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_exti.h @@ -0,0 +1,359 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_exti.h + * @author MCD Application Team + * @brief Header file of EXTI HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_EXTI_H +#define STM32WBxx_HAL_EXTI_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup EXTI EXTI + * @brief EXTI HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup EXTI_Exported_Types EXTI Exported Types + * @{ + */ +typedef enum +{ + HAL_EXTI_COMMON_CB_ID = 0x00U, +} EXTI_CallbackIDTypeDef; + + +/** + * @brief EXTI Handle structure definition + */ +typedef struct +{ + uint32_t Line; /*!< Exti line number */ + void (* PendingCallback)(void); /*!< Exti pending callback */ +} EXTI_HandleTypeDef; + +/** + * @brief EXTI Configuration structure definition + */ +typedef struct +{ + uint32_t Line; /*!< The Exti line to be configured. This parameter + can be a value of @ref EXTI_Line */ + uint32_t Mode; /*!< The Exit Mode to be configured for a core. + This parameter can be a combination of @ref EXTI_Mode */ + uint32_t Trigger; /*!< The Exti Trigger to be configured. This parameter + can be a value of @ref EXTI_Trigger */ + uint32_t GPIOSel; /*!< The Exti GPIO multiplexer selection to be configured. + This parameter is only possible for line 0 to 15. It + can be a value of @ref EXTI_GPIOSel */ +} EXTI_ConfigTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup EXTI_Exported_Constants EXTI Exported Constants + * @{ + */ + +/** @defgroup EXTI_Line EXTI Line + * @{ + */ +#define EXTI_LINE_0 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x00u) +#define EXTI_LINE_1 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x01u) +#define EXTI_LINE_2 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x02u) +#define EXTI_LINE_3 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x03u) +#define EXTI_LINE_4 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x04u) +#define EXTI_LINE_5 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x05u) +#define EXTI_LINE_6 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x06u) +#define EXTI_LINE_7 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x07u) +#define EXTI_LINE_8 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x08u) +#define EXTI_LINE_9 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x09u) +#define EXTI_LINE_10 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x0Au) +#define EXTI_LINE_11 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x0Bu) +#define EXTI_LINE_12 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x0Cu) +#define EXTI_LINE_13 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x0Du) +#define EXTI_LINE_14 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x0Eu) +#define EXTI_LINE_15 (EXTI_GPIO | EXTI_EVENT | EXTI_REG1 | 0x0Fu) +#define EXTI_LINE_16 (EXTI_CONFIG | EXTI_REG1 | 0x10u) +#define EXTI_LINE_17 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | 0x11u) +#define EXTI_LINE_18 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | 0x12u) +#define EXTI_LINE_19 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | 0x13u) +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) +#define EXTI_LINE_20 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | 0x14u) +#define EXTI_LINE_21 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG1 | 0x15u) +#else +#define EXTI_LINE_20 (EXTI_RESERVED | EXTI_REG1 | 0x14u) +#define EXTI_LINE_21 (EXTI_RESERVED | EXTI_REG1 | 0x15u) +#endif +#define EXTI_LINE_22 (EXTI_DIRECT | EXTI_REG1 | 0x16u) +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) +#define EXTI_LINE_23 (EXTI_DIRECT | EXTI_REG1 | 0x17u) +#else +#define EXTI_LINE_23 (EXTI_RESERVED | EXTI_REG1 | 0x17u) +#endif +#define EXTI_LINE_24 (EXTI_DIRECT | EXTI_REG1 | 0x18u) +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) +#define EXTI_LINE_25 (EXTI_DIRECT | EXTI_REG1 | 0x19u) +#else +#define EXTI_LINE_25 (EXTI_RESERVED | EXTI_REG1 | 0x19u) +#endif +#define EXTI_LINE_26 (EXTI_RESERVED | EXTI_REG1 | 0x1Au) +#define EXTI_LINE_27 (EXTI_RESERVED | EXTI_REG1 | 0x1Bu) +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) +#define EXTI_LINE_28 (EXTI_DIRECT | EXTI_REG1 | 0x1Cu) +#else +#define EXTI_LINE_28 (EXTI_RESERVED | EXTI_REG1 | 0x1Cu) +#endif +#define EXTI_LINE_29 (EXTI_DIRECT | EXTI_REG1 | 0x1Du) +#define EXTI_LINE_30 (EXTI_DIRECT | EXTI_REG1 | 0x1Eu) +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) +#define EXTI_LINE_31 (EXTI_CONFIG | EXTI_REG1 | 0x1Fu) +#else +#define EXTI_LINE_31 (EXTI_RESERVED | EXTI_REG1 | 0x1Fu) +#endif +#define EXTI_LINE_32 (EXTI_RESERVED | EXTI_REG2 | 0x00u) +#define EXTI_LINE_33 (EXTI_CONFIG | EXTI_REG2 | 0x01u) +#define EXTI_LINE_34 (EXTI_RESERVED | EXTI_REG2 | 0x02u) +#define EXTI_LINE_35 (EXTI_RESERVED | EXTI_REG2 | 0x03u) +#define EXTI_LINE_36 (EXTI_DIRECT | EXTI_REG2 | 0x04u) +#define EXTI_LINE_37 (EXTI_DIRECT | EXTI_REG2 | 0x05u) +#define EXTI_LINE_38 (EXTI_DIRECT | EXTI_REG2 | 0x06u) +#define EXTI_LINE_39 (EXTI_DIRECT | EXTI_REG2 | 0x07u) +#define EXTI_LINE_40 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG2 | 0x08u) +#define EXTI_LINE_41 (EXTI_CONFIG | EXTI_EVENT | EXTI_REG2 | 0x09u) +#define EXTI_LINE_42 (EXTI_DIRECT | EXTI_REG2 | 0x0Au) +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) +#define EXTI_LINE_43 (EXTI_DIRECT | EXTI_REG2 | 0x0Bu) +#else +#define EXTI_LINE_43 (EXTI_RESERVED | EXTI_REG2 | 0x0Bu) +#endif +#define EXTI_LINE_44 (EXTI_DIRECT | EXTI_REG2 | 0x0Cu) +#define EXTI_LINE_45 (EXTI_DIRECT | EXTI_REG2 | 0x0Du) +#define EXTI_LINE_46 (EXTI_DIRECT | EXTI_REG2 | 0x0Eu) +#define EXTI_LINE_47 (EXTI_RESERVED | EXTI_REG2 | 0x0Fu) +#define EXTI_LINE_48 (EXTI_DIRECT | EXTI_REG2 | 0x10u) +/** + * @} + */ + +/** @defgroup EXTI_Mode EXTI Mode + * @{ + */ +#define EXTI_MODE_NONE 0x00000000u +#define EXTI_MODE_INTERRUPT 0x00000001u +#define EXTI_MODE_EVENT 0x00000002u +/** + * @} + */ + +/** @defgroup EXTI_Trigger EXTI Trigger + * @{ + */ +#define EXTI_TRIGGER_NONE 0x00000000u +#define EXTI_TRIGGER_RISING 0x00000001u +#define EXTI_TRIGGER_FALLING 0x00000002u +#define EXTI_TRIGGER_RISING_FALLING (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) +/** + * @} + */ + +/** @defgroup EXTI_GPIOSel EXTI GPIOSel + * @brief + * @{ + */ +#define EXTI_GPIOA 0x00000000u +#define EXTI_GPIOB 0x00000001u +#define EXTI_GPIOC 0x00000002u +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) +#define EXTI_GPIOD 0x00000003u +#endif +#define EXTI_GPIOE 0x00000004u +#define EXTI_GPIOH 0x00000007u +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup EXTI_Exported_Macros EXTI Exported Macros + * @{ + */ + +/** + * @} + */ + +/* Private constants --------------------------------------------------------*/ +/** @defgroup EXTI_Private_Constants EXTI Private Constants + * @{ + */ +/** + * @brief EXTI Line property definition + */ +#define EXTI_PROPERTY_SHIFT 24u +#define EXTI_DIRECT (0x01uL << EXTI_PROPERTY_SHIFT) +#define EXTI_CONFIG (0x02uL << EXTI_PROPERTY_SHIFT) +#define EXTI_GPIO ((0x04uL << EXTI_PROPERTY_SHIFT) | EXTI_CONFIG) +#define EXTI_RESERVED (0x08uL << EXTI_PROPERTY_SHIFT) +#define EXTI_PROPERTY_MASK (EXTI_DIRECT | EXTI_CONFIG | EXTI_GPIO) + +/** + * @brief EXTI Event presence definition + */ +#define EXTI_EVENT_PRESENCE_SHIFT 28u +#define EXTI_EVENT (0x01uL << EXTI_EVENT_PRESENCE_SHIFT) +#define EXTI_EVENT_PRESENCE_MASK (EXTI_EVENT) + +/** + * @brief EXTI Register and bit usage + */ +#define EXTI_REG_SHIFT 16u +#define EXTI_REG1 (0x00uL << EXTI_REG_SHIFT) +#define EXTI_REG2 (0x01uL << EXTI_REG_SHIFT) +#define EXTI_REG_MASK (EXTI_REG1 | EXTI_REG2) +#define EXTI_PIN_MASK 0x0000001Fu + +/** + * @brief EXTI Mask for interrupt & event mode + */ +#define EXTI_MODE_MASK (EXTI_MODE_EVENT | EXTI_MODE_INTERRUPT) + +/** + * @brief EXTI Mask for trigger possibilities + */ +#define EXTI_TRIGGER_MASK (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING) + +/** + * @brief EXTI Line number + */ +#define EXTI_LINE_NB 49uL + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup EXTI_Private_Macros EXTI Private Macros + * @{ + */ +#define IS_EXTI_LINE(__LINE__) ((((__LINE__) & ~(EXTI_PROPERTY_MASK | EXTI_EVENT_PRESENCE_MASK | EXTI_REG_MASK | EXTI_PIN_MASK)) == 0x00u) && \ + ((((__LINE__) & EXTI_PROPERTY_MASK) == EXTI_DIRECT) || \ + (((__LINE__) & EXTI_PROPERTY_MASK) == EXTI_CONFIG) || \ + (((__LINE__) & EXTI_PROPERTY_MASK) == EXTI_GPIO)) && \ + (((__LINE__) & (EXTI_REG_MASK | EXTI_PIN_MASK)) < \ + (((EXTI_LINE_NB / 32u) << EXTI_REG_SHIFT) | (EXTI_LINE_NB % 32u)))) + +#define IS_EXTI_MODE(__LINE__) ((((__LINE__) & EXTI_MODE_MASK) != 0x00u) && \ + (((__LINE__) & ~EXTI_MODE_MASK) == 0x00u)) + +#define IS_EXTI_TRIGGER(__LINE__) (((__LINE__) & ~EXTI_TRIGGER_MASK) == 0x00u) + +#define IS_EXTI_PENDING_EDGE(__LINE__) ((__LINE__) == EXTI_TRIGGER_RISING_FALLING) + +#define IS_EXTI_CONFIG_LINE(__LINE__) (((__LINE__) & EXTI_CONFIG) != 0x00u) + +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) +#define IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || \ + ((__PORT__) == EXTI_GPIOB) || \ + ((__PORT__) == EXTI_GPIOC) || \ + ((__PORT__) == EXTI_GPIOD) || \ + ((__PORT__) == EXTI_GPIOE) || \ + ((__PORT__) == EXTI_GPIOH)) +#else +#define IS_EXTI_GPIO_PORT(__PORT__) (((__PORT__) == EXTI_GPIOA) || \ + ((__PORT__) == EXTI_GPIOB) || \ + ((__PORT__) == EXTI_GPIOC) || \ + ((__PORT__) == EXTI_GPIOE) || \ + ((__PORT__) == EXTI_GPIOH)) +#endif + +#define IS_EXTI_GPIO_PIN(__PIN__) ((__PIN__) < 16u) + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup EXTI_Exported_Functions EXTI Exported Functions + * @brief EXTI Exported Functions + * @{ + */ + +/** @defgroup EXTI_Exported_Functions_Group1 Configuration functions + * @brief Configuration functions + * @{ + */ +/* Configuration functions ****************************************************/ +HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig); +HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig); +HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti); +HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void)); +HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine); +/** + * @} + */ + +/** @defgroup EXTI_Exported_Functions_Group2 IO operation functions + * @brief IO operation functions + * @{ + */ +/* IO operation functions *****************************************************/ +void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti); +uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge); +void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge); +void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_EXTI_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash.h new file mode 100644 index 0000000..683e0f2 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash.h @@ -0,0 +1,938 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_flash.h + * @author MCD Application Team + * @brief Header file of FLASH HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_FLASH_H +#define STM32WBxx_HAL_FLASH_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup FLASH + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Types FLASH Exported Types + * @{ + */ + +/** + * @brief FLASH Erase structure definition + */ +typedef struct +{ + uint32_t TypeErase; /*!< Page erase. + This parameter can be a value of @ref FLASH_TYPE_ERASE */ + uint32_t Page; /*!< Initial Flash page to erase when page erase is enabled + This parameter must be a value between 0 and (FLASH_PAGE_NB - 1) */ + uint32_t NbPages; /*!< Number of pages to be erased. + This parameter must be a value between 1 and (FLASH_PAGE_NB - value of initial page)*/ +} FLASH_EraseInitTypeDef; + +/** + * @brief FLASH Option Bytes Program structure definition + */ +typedef struct +{ + uint32_t OptionType; /*!< Option byte to be configured. + This parameter can be a combination of the values of @ref FLASH_OB_TYPE */ + uint32_t WRPArea; /*!< Write protection area to be programmed (used for OPTIONBYTE_WRP). + Only one WRP area could be programmed at the same time. + This parameter can be value of @ref FLASH_OB_WRP_AREA */ + uint32_t WRPStartOffset; /*!< Write protection start offset (used for OPTIONBYTE_WRP). + This parameter must be a value between 0 and (max number of pages - 1) */ + uint32_t WRPEndOffset; /*!< Write protection end offset (used for OPTIONBYTE_WRP). + This parameter must be a value between WRPStartOffset and (max number of pages - 1) */ + uint32_t RDPLevel; /*!< Set the read protection level (used for OPTIONBYTE_RDP). + This parameter can be a value of @ref FLASH_OB_READ_PROTECTION */ + uint32_t UserType; /*!< User option byte(s) to be configured (used for OPTIONBYTE_USER). + This parameter can be a combination of @ref FLASH_OB_USER_TYPE */ + uint32_t UserConfig; /*!< Value of the user option byte (used for OPTIONBYTE_USER). + This parameter can be a combination of the values of + @ref FLASH_OB_USER_AGC_TRIM, @ref FLASH_OB_USER_BOR_LEVEL + @ref FLASH_OB_USER_nRST_STOP, @ref FLASH_OB_USER_nRST_STANDBY, + @ref FLASH_OB_USER_nRST_SHUTDOWN, @ref FLASH_OB_USER_IWDG_SW, + @ref FLASH_OB_USER_IWDG_STOP, @ref FLASH_OB_USER_IWDG_STANDBY, + @ref FLASH_OB_USER_WWDG_SW, @ref FLASH_OB_USER_nBOOT1, + @ref FLASH_OB_USER_SRAM2PE, @ref FLASH_OB_USER_SRAM2RST, + @ref FLASH_OB_USER_nSWBOOT0, @ref FLASH_OB_USER_nBOOT0 */ + uint32_t PCROPConfig; /*!< Configuration of the PCROP (used for OPTIONBYTE_PCROP). + This parameter must be a combination of values of @ref FLASH_OB_PCROP_ZONE + and @ref FLASH_OB_PCROP_RDP */ + uint32_t PCROP1AStartAddr; /*!< PCROP Zone A Start address (used for OPTIONBYTE_PCROP). It represents first address of start block + to protect. Make sure this parameter is multiple of PCROP granularity */ + uint32_t PCROP1AEndAddr; /*!< PCROP Zone A End address (used for OPTIONBYTE_PCROP). It represents first address of end block + to protect. Make sure this parameter is multiple of PCROP granularity */ + uint32_t PCROP1BStartAddr; /*!< PCROP Zone B Start address (used for OPTIONBYTE_PCROP). It represents first address of start block + to protect. Make sure this parameter is multiple of PCROP granularity */ + uint32_t PCROP1BEndAddr; /*!< PCROP Zone B End address (used for OPTIONBYTE_PCROP). It represents first address of end block + to protect. Make sure this parameter is multiple of PCROP granularity */ + uint32_t SecureFlashStartAddr; /*!< Secure Flash start address (used for OPTIONBYTE_SECURE_MODE). + This parameter must be a value between begin and end of Flash bank + => Contains the start address of the first 4kB page of the secure Flash area */ + uint32_t SecureRAM2aStartAddr; /*!< Secure Backup RAM2a start address (used for OPTIONBYTE_SECURE_MODE). + This parameter can be a value of @ref FLASH_SRAM2A_ADDRESS_RANGE */ + uint32_t SecureRAM2bStartAddr; /*!< Secure non-Backup RAM2b start address (used for OPTIONBYTE_SECURE_MODE) + This parameter can be a value of @ref FLASH_SRAM2B_ADDRESS_RANGE */ + uint32_t SecureMode; /*!< Secure mode activated or desactivated. + This parameter can be a value of @ref FLASH_OB_SECURITY_MODE */ + uint32_t C2BootRegion; /*!< CPU2 Secure Boot memory region(used for OPTIONBYTE_C2_BOOT_VECT). + This parameter can be a value of @ref C2_FLASH_OB_BOOT_REGION */ + uint32_t C2SecureBootVectAddr; /*!< CPU2 Secure Boot reset vector (used for OPTIONBYTE_C2_BOOT_VECT). + This parameter contains the CPU2 boot reset start address within + the selected memory region. Make sure this parameter is word aligned. */ + uint32_t IPCCdataBufAddr; /*!< IPCC mailbox data buffer base address (used for OPTIONBYTE_IPCC_BUF_ADDR). + This parameter contains the IPCC mailbox data buffer start address area in SRAM2. + Make sure this parameter is double-word aligned. */ +} FLASH_OBProgramInitTypeDef; + +/** +* @brief FLASH handle Structure definition +*/ +typedef struct +{ + HAL_LockTypeDef Lock; /* FLASH locking object */ + uint32_t ErrorCode; /* FLASH error code */ + uint32_t ProcedureOnGoing; /* Internal variable to indicate which procedure is ongoing or not in IT context */ + uint32_t Address; /* Internal variable to save address selected for program in IT context */ + uint32_t Page; /* Internal variable to define the current page which is erasing in IT context */ + uint32_t NbPagesToErase; /* Internal variable to save the remaining pages to erase in IT context */ +} FLASH_ProcessTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Constants FLASH Exported Constants + * @{ + */ + +/** @defgroup FLASH_KEYS FLASH Keys + * @{ + */ +#define FLASH_KEY1 0x45670123U /*!< Flash key1 */ +#define FLASH_KEY2 0xCDEF89ABU /*!< Flash key2: used with FLASH_KEY1 + to unlock the FLASH registers access */ + +#define FLASH_OPTKEY1 0x08192A3BU /*!< Flash option byte key1 */ +#define FLASH_OPTKEY2 0x4C5D6E7FU /*!< Flash option byte key2: used with FLASH_OPTKEY1 + to allow option bytes operations */ +/** + * @} + */ + +/** @defgroup FLASH_LATENCY FLASH Latency + * @{ + */ +#define FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS /*!< FLASH Zero wait state */ +#define FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS /*!< FLASH One wait state */ +#define FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS /*!< FLASH Two wait states */ +#define FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WS /*!< FLASH Three wait states */ +/** + * @} + */ + +/** @defgroup FLASH_FLAGS FLASH Flags Definition + * @{ + */ +#define FLASH_FLAG_EOP FLASH_SR_EOP /*!< FLASH End of operation flag */ +#define FLASH_FLAG_OPERR FLASH_SR_OPERR /*!< FLASH Operation error flag */ +#define FLASH_FLAG_PROGERR FLASH_SR_PROGERR /*!< FLASH Programming error flag */ +#define FLASH_FLAG_WRPERR FLASH_SR_WRPERR /*!< FLASH Write protection error flag */ +#define FLASH_FLAG_PGAERR FLASH_SR_PGAERR /*!< FLASH Programming alignment error flag */ +#define FLASH_FLAG_SIZERR FLASH_SR_SIZERR /*!< FLASH Size error flag */ +#define FLASH_FLAG_PGSERR FLASH_SR_PGSERR /*!< FLASH Programming sequence error flag */ +#define FLASH_FLAG_MISERR FLASH_SR_MISERR /*!< FLASH Fast programming data miss error flag */ +#define FLASH_FLAG_FASTERR FLASH_SR_FASTERR /*!< FLASH Fast programming error flag */ +#define FLASH_FLAG_OPTNV FLASH_SR_OPTNV /*!< FLASH User Option OPTVAL indication */ +#define FLASH_FLAG_RDERR FLASH_SR_RDERR /*!< FLASH PCROP read error flag */ +#define FLASH_FLAG_OPTVERR FLASH_SR_OPTVERR /*!< FLASH Option validity error flag */ +#define FLASH_FLAG_BSY FLASH_SR_BSY /*!< FLASH Busy flag */ +#define FLASH_FLAG_CFGBSY FLASH_SR_CFGBSY /*!< FLASH Programming/erase configuration busy */ +#define FLASH_FLAG_PESD FLASH_SR_PESD /*!< FLASH Programming/erase operation suspended */ +#define FLASH_FLAG_ECCC FLASH_ECCR_ECCC /*!< FLASH ECC correction */ +#define FLASH_FLAG_ECCD FLASH_ECCR_ECCD /*!< FLASH ECC detection */ + +#define FLASH_FLAG_SR_ERRORS (FLASH_FLAG_OPERR | FLASH_FLAG_PROGERR | FLASH_FLAG_WRPERR | \ + FLASH_FLAG_PGAERR | FLASH_FLAG_SIZERR | FLASH_FLAG_PGSERR | \ + FLASH_FLAG_MISERR | FLASH_FLAG_FASTERR | FLASH_FLAG_RDERR | \ + FLASH_FLAG_OPTVERR) /*!< All SR error flags */ + +#define FLASH_FLAG_ECCR_ERRORS (FLASH_FLAG_ECCC | FLASH_FLAG_ECCD) + +#define FLASH_FLAG_ALL_ERRORS (FLASH_FLAG_SR_ERRORS | FLASH_FLAG_ECCR_ERRORS) + +/** @defgroup FLASH_INTERRUPT_DEFINITION FLASH Interrupts Definition + * @brief FLASH Interrupt definition + * @{ + */ +#define FLASH_IT_EOP FLASH_CR_EOPIE /*!< End of FLASH Operation Interrupt source */ +#define FLASH_IT_OPERR FLASH_CR_ERRIE /*!< Error Interrupt source */ +#define FLASH_IT_RDERR FLASH_CR_RDERRIE /*!< PCROP Read Error Interrupt source */ +#define FLASH_IT_ECCC (FLASH_ECCR_ECCCIE >> FLASH_ECCR_ECCCIE_Pos) /*!< ECC Correction Interrupt source */ +/** + * @} + */ + +/** @defgroup FLASH_ERROR FLASH Error + * @{ + */ +#define HAL_FLASH_ERROR_NONE 0x00000000U +#define HAL_FLASH_ERROR_OP FLASH_FLAG_OPERR +#define HAL_FLASH_ERROR_PROG FLASH_FLAG_PROGERR +#define HAL_FLASH_ERROR_WRP FLASH_FLAG_WRPERR +#define HAL_FLASH_ERROR_PGA FLASH_FLAG_PGAERR +#define HAL_FLASH_ERROR_SIZ FLASH_FLAG_SIZERR +#define HAL_FLASH_ERROR_PGS FLASH_FLAG_PGSERR +#define HAL_FLASH_ERROR_MIS FLASH_FLAG_MISERR +#define HAL_FLASH_ERROR_FAST FLASH_FLAG_FASTERR +#define HAL_FLASH_ERROR_RD FLASH_FLAG_RDERR +#define HAL_FLASH_ERROR_OPTV FLASH_FLAG_OPTVERR +/** + * @} + */ + +/** @defgroup FLASH_TYPE_ERASE FLASH Erase Type + * @{ + */ +#define FLASH_TYPEERASE_PAGES FLASH_CR_PER /*!< Pages erase only*/ +/** + * @} + */ + +/** @defgroup FLASH_TYPE_PROGRAM FLASH Program Type + * @{ + */ +#define FLASH_TYPEPROGRAM_DOUBLEWORD FLASH_CR_PG /*!< Program a double-word (64-bit) at a specified address.*/ +#define FLASH_TYPEPROGRAM_FAST FLASH_CR_FSTPG /*!< Fast program a 64 row double-word (64-bit) at a specified address. + And another 64 row double-word (64-bit) will be programmed */ +/** + * @} + */ + +/** @defgroup FLASH_OB_TYPE FLASH Option Bytes Type + * @{ + */ +#define OPTIONBYTE_WRP 0x00000001U /*!< WRP option byte configuration */ +#define OPTIONBYTE_RDP 0x00000002U /*!< RDP option byte configuration */ +#define OPTIONBYTE_USER 0x00000004U /*!< User option byte configuration */ +#define OPTIONBYTE_PCROP 0x00000008U /*!< PCROP option byte configuration */ +#define OPTIONBYTE_IPCC_BUF_ADDR 0x00000010U /*!< IPCC mailbox buffer address configuration */ +#define OPTIONBYTE_C2_BOOT_VECT 0x00000100U /*!< CPU2 Secure Boot reset vector */ +#define OPTIONBYTE_SECURE_MODE 0x00000200U /*!< Secure mode on activated or not */ +#define OPTIONBYTE_ALL (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | \ + OPTIONBYTE_PCROP | OPTIONBYTE_IPCC_BUF_ADDR | OPTIONBYTE_C2_BOOT_VECT | \ + OPTIONBYTE_SECURE_MODE) /*!< All option byte configuration */ +/** + * @} + */ + +/** @defgroup FLASH_OB_WRP_AREA FLASH WRP Area + * @{ + */ +#define OB_WRPAREA_BANK1_AREAA 0x00000000U /*!< Flash Area A */ +#define OB_WRPAREA_BANK1_AREAB 0x00000001U /*!< Flash Area B */ +/** + * @} + */ + +/** @defgroup FLASH_OB_READ_PROTECTION FLASH Option Bytes Read Protection + * @{ + */ +#define OB_RDP_LEVEL_0 0x000000AAU +#define OB_RDP_LEVEL_1 0x000000BBU +#define OB_RDP_LEVEL_2 0x000000CCU /*!< Warning: When enabling read protection level 2 + it's no more possible to go back to level 1 or 0 */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_TYPE FLASH Option Bytes User Type + * @{ + */ +#define OB_USER_BOR_LEV FLASH_OPTR_BOR_LEV /*!< BOR reset Level */ +#define OB_USER_nRST_STOP FLASH_OPTR_nRST_STOP /*!< Reset generated when entering the stop mode */ +#define OB_USER_nRST_STDBY FLASH_OPTR_nRST_STDBY /*!< Reset generated when entering the standby mode */ +#define OB_USER_nRST_SHDW FLASH_OPTR_nRST_SHDW /*!< Reset generated when entering the shutdown mode */ +#define OB_USER_IWDG_SW FLASH_OPTR_IWDG_SW /*!< Independent watchdog selection */ +#define OB_USER_IWDG_STOP FLASH_OPTR_IWDG_STOP /*!< Independent watchdog counter freeze in stop mode */ +#define OB_USER_IWDG_STDBY FLASH_OPTR_IWDG_STDBY /*!< Independent watchdog counter freeze in standby mode */ +#define OB_USER_WWDG_SW FLASH_OPTR_WWDG_SW /*!< Window watchdog selection */ +#define OB_USER_nBOOT1 FLASH_OPTR_nBOOT1 /*!< Boot configuration */ +#define OB_USER_SRAM2PE FLASH_OPTR_SRAM2PE /*!< SRAM2 parity check enable */ +#define OB_USER_SRAM2RST FLASH_OPTR_SRAM2RST /*!< SRAM2 erase when system reset */ +#define OB_USER_nSWBOOT0 FLASH_OPTR_nSWBOOT0 /*!< Software BOOT0 */ +#define OB_USER_nBOOT0 FLASH_OPTR_nBOOT0 /*!< nBOOT0 option bit */ +#define OB_USER_AGC_TRIM FLASH_OPTR_AGC_TRIM /*!< Automatic Gain Control Trimming */ +#define OB_USER_ALL (OB_USER_BOR_LEV | OB_USER_nRST_STOP | OB_USER_nRST_STDBY | \ + OB_USER_nRST_SHDW | OB_USER_IWDG_SW | OB_USER_IWDG_STOP | \ + OB_USER_IWDG_STDBY | OB_USER_WWDG_SW | OB_USER_nBOOT1 | \ + OB_USER_SRAM2PE | OB_USER_SRAM2RST | OB_USER_nSWBOOT0 | \ + OB_USER_nBOOT0 | OB_USER_AGC_TRIM) /*!< all option bits */ + +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_AGC_TRIM FLASH Option Bytes Automatic Gain Control Trimming + * @{ + */ +#define OB_AGC_TRIM_0 0x00000000U /*!< Automatic Gain Control Trimming Value 0 */ +#define OB_AGC_TRIM_1 FLASH_OPTR_AGC_TRIM_0 /*!< Automatic Gain Control Trimming Value 1 */ +#define OB_AGC_TRIM_2 FLASH_OPTR_AGC_TRIM_1 /*!< Automatic Gain Control Trimming Value 2 */ +#define OB_AGC_TRIM_3 (FLASH_OPTR_AGC_TRIM_1 | FLASH_OPTR_AGC_TRIM_0) /*!< Automatic Gain Control Trimming Value 3 */ +#define OB_AGC_TRIM_4 FLASH_OPTR_AGC_TRIM_2 /*!< Automatic Gain Control Trimming Value 4 */ +#define OB_AGC_TRIM_5 (FLASH_OPTR_AGC_TRIM_2 | FLASH_OPTR_AGC_TRIM_0) /*!< Automatic Gain Control Trimming Value 5 */ +#define OB_AGC_TRIM_6 (FLASH_OPTR_AGC_TRIM_2 | FLASH_OPTR_AGC_TRIM_1) /*!< Automatic Gain Control Trimming Value 6 */ +#define OB_AGC_TRIM_7 (FLASH_OPTR_AGC_TRIM_2 | FLASH_OPTR_AGC_TRIM_1 | FLASH_OPTR_AGC_TRIM_0) /*!< Automatic Gain Control Trimming Value 7 */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_BOR_LEVEL FLASH Option Bytes User BOR Level + * @{ + */ +#define OB_BOR_LEVEL_0 0x00000000U /*!< Reset level threshold is around 1.7V */ +#define OB_BOR_LEVEL_1 FLASH_OPTR_BOR_LEV_0 /*!< Reset level threshold is around 2.0V */ +#define OB_BOR_LEVEL_2 FLASH_OPTR_BOR_LEV_1 /*!< Reset level threshold is around 2.2V */ +#define OB_BOR_LEVEL_3 (FLASH_OPTR_BOR_LEV_0 | FLASH_OPTR_BOR_LEV_1) /*!< Reset level threshold is around 2.5V */ +#define OB_BOR_LEVEL_4 FLASH_OPTR_BOR_LEV_2 /*!< Reset level threshold is around 2.8V */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_nRST_STOP FLASH Option Bytes User Reset On Stop + * @{ + */ +#define OB_STOP_RST 0x00000000U /*!< Reset generated when entering the stop mode */ +#define OB_STOP_NORST FLASH_OPTR_nRST_STOP /*!< No reset generated when entering the stop mode */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_nRST_STANDBY FLASH Option Bytes User Reset On Standby + * @{ + */ +#define OB_STANDBY_RST 0x00000000U /*!< Reset generated when entering the standby mode */ +#define OB_STANDBY_NORST FLASH_OPTR_nRST_STDBY /*!< No reset generated when entering the standby mode */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_nRST_SHUTDOWN FLASH Option Bytes User Reset On Shutdown + * @{ + */ +#define OB_SHUTDOWN_RST 0x00000000U /*!< Reset generated when entering the shutdown mode */ +#define OB_SHUTDOWN_NORST FLASH_OPTR_nRST_SHDW /*!< No reset generated when entering the shutdown mode */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_IWDG_SW FLASH Option Bytes User IWDG Type + * @{ + */ +#define OB_IWDG_HW 0x00000000U /*!< Hardware independent watchdog */ +#define OB_IWDG_SW FLASH_OPTR_IWDG_SW /*!< Software independent watchdog */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_IWDG_STOP FLASH Option Bytes User IWDG Mode On Stop + * @{ + */ +#define OB_IWDG_STOP_FREEZE 0x00000000U /*!< Independent watchdog counter is frozen in Stop mode */ +#define OB_IWDG_STOP_RUN FLASH_OPTR_IWDG_STOP /*!< Independent watchdog counter is running in Stop mode */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_IWDG_STANDBY FLASH Option Bytes User IWDG Mode On Standby + * @{ + */ +#define OB_IWDG_STDBY_FREEZE 0x00000000U /*!< Independent watchdog counter is frozen in Standby mode */ +#define OB_IWDG_STDBY_RUN FLASH_OPTR_IWDG_STDBY /*!< Independent watchdog counter is running in Standby mode */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_WWDG_SW FLASH Option Bytes User WWDG Type + * @{ + */ +#define OB_WWDG_HW 0x00000000U /*!< Hardware window watchdog */ +#define OB_WWDG_SW FLASH_OPTR_WWDG_SW /*!< Software window watchdog */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_SRAM2PE FLASH Option Bytes SRAM2 parity check + * @{ + */ +#define OB_SRAM2_PARITY_ENABLE 0x00000000U /*!< SRAM2 parity check enable */ +#define OB_SRAM2_PARITY_DISABLE FLASH_OPTR_SRAM2PE /*!< SRAM2 parity check disable */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_SRAM2RST FLASH Option Bytes SRAM2 erase when system reset + * @{ + */ +#define OB_SRAM2_RST_ERASE 0x00000000U /*!< SRAM2 erased when a system reset */ +#define OB_SRAM2_RST_NOT_ERASE FLASH_OPTR_SRAM2RST /*!< SRAM2 is not erased when a system reset */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_nBOOT1 FLASH Option Bytes User BOOT1 Type + * @{ + */ +#define OB_BOOT1_SRAM 0x00000000U /*!< Embedded SRAM is selected as boot space (if BOOT0=1) */ +#define OB_BOOT1_SYSTEM FLASH_OPTR_nBOOT1 /*!< System memory is selected as boot space (if BOOT0=1) */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_nSWBOOT0 FLASH Option Bytes User Software BOOT0 + * @{ + */ +#define OB_BOOT0_FROM_OB 0x00000000U /*!< BOOT0 taken from the option bit nBOOT0 */ +#define OB_BOOT0_FROM_PIN FLASH_OPTR_nSWBOOT0 /*!< BOOT0 taken from PH3/BOOT0 pin */ +/** + * @} + */ + +/** @defgroup FLASH_OB_USER_nBOOT0 FLASH Option Bytes User nBOOT0 option bit + * @{ + */ +#define OB_BOOT0_RESET 0x00000000U /*!< nBOOT0 = 0 */ +#define OB_BOOT0_SET FLASH_OPTR_nBOOT0 /*!< nBOOT0 = 1 */ +/** + * @} + */ + +/** @defgroup FLASH_OB_PCROP_ZONE FLASH PCROP ZONE + * @{ + */ +#define OB_PCROP_ZONE_A 0x00000001U /*!< PCROP Zone A */ +#define OB_PCROP_ZONE_B 0x00000002U /*!< PCROP Zone B */ +/** + * @} + */ + +/** @defgroup FLASH_OB_PCROP_RDP FLASH Option Bytes PCROP On RDP Level Type + * @{ + */ +#define OB_PCROP_RDP_NOT_ERASE 0x00000000U /*!< PCROP area is not erased when the RDP level + is decreased from Level 1 to Level 0 */ +#define OB_PCROP_RDP_ERASE FLASH_PCROP1AER_PCROP_RDP /*!< PCROP area is erased when the RDP level is + decreased from Level 1 to Level 0 (full mass erase) */ +/** + * @} + */ + +/** @defgroup FLASH_OB_SECURITY_MODE Option Bytes FLASH Secure mode + * @{ + */ +#define SYSTEM_NOT_IN_SECURE_MODE 0x00000000U /*!< Unsecure mode: Security disabled */ +#define SYSTEM_IN_SECURE_MODE FLASH_OPTR_ESE /*!< Secure mode : Security enabled */ +/** + * @} + */ + +/** @defgroup C2_FLASH_OB_BOOT_REGION CPU2 Option Bytes Reset Boot Vector + * @{ + */ +#define OB_C2_BOOT_FROM_SRAM 0x00000000U /*!< CPU2 boot from Sram */ +#define OB_C2_BOOT_FROM_FLASH FLASH_SRRVR_C2OPT /*!< CPU2 boot from Flash */ +/** + * @} + */ +/** + * @} + */ + +/** @defgroup FLASH_SRAM2A_ADDRESS_RANGE RAM2A address range in secure mode + * @{ + */ + +#define SRAM2A_START_SECURE_ADDR_0 (SRAM2A_BASE + 0x0000U) /* When in secure mode (SRAM2A_BASE + 0x0000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_1 (SRAM2A_BASE + 0x0400U) /* When in secure mode (SRAM2A_BASE + 0x0400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_2 (SRAM2A_BASE + 0x0800U) /* When in secure mode (SRAM2A_BASE + 0x0800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_3 (SRAM2A_BASE + 0x0C00U) /* When in secure mode (SRAM2A_BASE + 0x0C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_4 (SRAM2A_BASE + 0x1000U) /* When in secure mode (SRAM2A_BASE + 0x1000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_5 (SRAM2A_BASE + 0x1400U) /* When in secure mode (SRAM2A_BASE + 0x1400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_6 (SRAM2A_BASE + 0x1800U) /* When in secure mode (SRAM2A_BASE + 0x1800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_7 (SRAM2A_BASE + 0x1C00U) /* When in secure mode (SRAM2A_BASE + 0x1C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_8 (SRAM2A_BASE + 0x2000U) /* When in secure mode (SRAM2A_BASE + 0x2000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_9 (SRAM2A_BASE + 0x2400U) /* When in secure mode (SRAM2A_BASE + 0x2400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_10 (SRAM2A_BASE + 0x2800U) /* When in secure mode (SRAM2A_BASE + 0x2800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_11 (SRAM2A_BASE + 0x2C00U) /* When in secure mode (SRAM2A_BASE + 0x2C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_12 (SRAM2A_BASE + 0x3000U) /* When in secure mode (SRAM2A_BASE + 0x3000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_13 (SRAM2A_BASE + 0x3400U) /* When in secure mode (SRAM2A_BASE + 0x3400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_14 (SRAM2A_BASE + 0x3800U) /* When in secure mode (SRAM2A_BASE + 0x3800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_15 (SRAM2A_BASE + 0x3C00U) /* When in secure mode (SRAM2A_BASE + 0x3C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_16 (SRAM2A_BASE + 0x4000U) /* When in secure mode (SRAM2A_BASE + 0x4000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_17 (SRAM2A_BASE + 0x4400U) /* When in secure mode (SRAM2A_BASE + 0x4400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_18 (SRAM2A_BASE + 0x4800U) /* When in secure mode (SRAM2A_BASE + 0x4800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_19 (SRAM2A_BASE + 0x4C00U) /* When in secure mode (SRAM2A_BASE + 0x4C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_20 (SRAM2A_BASE + 0x5000U) /* When in secure mode (SRAM2A_BASE + 0x5000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_21 (SRAM2A_BASE + 0x5400U) /* When in secure mode (SRAM2A_BASE + 0x5400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_22 (SRAM2A_BASE + 0x5800U) /* When in secure mode (SRAM2A_BASE + 0x5800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_23 (SRAM2A_BASE + 0x5C00U) /* When in secure mode (SRAM2A_BASE + 0x5C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_24 (SRAM2A_BASE + 0x6000U) /* When in secure mode (SRAM2A_BASE + 0x6000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_25 (SRAM2A_BASE + 0x6400U) /* When in secure mode (SRAM2A_BASE + 0x6400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_26 (SRAM2A_BASE + 0x6800U) /* When in secure mode (SRAM2A_BASE + 0x6800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_27 (SRAM2A_BASE + 0x6C00U) /* When in secure mode (SRAM2A_BASE + 0x6C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_28 (SRAM2A_BASE + 0x7000U) /* When in secure mode (SRAM2A_BASE + 0x7000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_29 (SRAM2A_BASE + 0x7400U) /* When in secure mode (SRAM2A_BASE + 0x7400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_30 (SRAM2A_BASE + 0x7800U) /* When in secure mode (SRAM2A_BASE + 0x7800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_START_SECURE_ADDR_31 (SRAM2A_BASE + 0x7C00U) /* When in secure mode (SRAM2A_BASE + 0x7C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2A_FULL_UNSECURE (SRAM2A_BASE + 0x8000U) /* The RAM2A is accessible to M0 Plus and M4 */ + +/** + * @} + */ + +/** @defgroup FLASH_SRAM2B_ADDRESS_RANGE RAM2B address range in secure mode + * @{ + */ + +#define SRAM2B_START_SECURE_ADDR_0 (SRAM2B_BASE + 0x0000U) /* When in secure mode (SRAM2B_BASE + 0x0000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_1 (SRAM2B_BASE + 0x0400U) /* When in secure mode (SRAM2B_BASE + 0x0400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_2 (SRAM2B_BASE + 0x0800U) /* When in secure mode (SRAM2B_BASE + 0x0800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_3 (SRAM2B_BASE + 0x0C00U) /* When in secure mode (SRAM2B_BASE + 0x0C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_4 (SRAM2B_BASE + 0x1000U) /* When in secure mode (SRAM2B_BASE + 0x1000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_5 (SRAM2B_BASE + 0x1400U) /* When in secure mode (SRAM2B_BASE + 0x1400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_6 (SRAM2B_BASE + 0x1800U) /* When in secure mode (SRAM2B_BASE + 0x1800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_7 (SRAM2B_BASE + 0x1C00U) /* When in secure mode (SRAM2B_BASE + 0x1C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_8 (SRAM2B_BASE + 0x2000U) /* When in secure mode (SRAM2B_BASE + 0x2000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_9 (SRAM2B_BASE + 0x2400U) /* When in secure mode (SRAM2B_BASE + 0x2400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_10 (SRAM2B_BASE + 0x2800U) /* When in secure mode (SRAM2B_BASE + 0x2800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_11 (SRAM2B_BASE + 0x2C00U) /* When in secure mode (SRAM2B_BASE + 0x2C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_12 (SRAM2B_BASE + 0x3000U) /* When in secure mode (SRAM2B_BASE + 0x3000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_13 (SRAM2B_BASE + 0x3400U) /* When in secure mode (SRAM2B_BASE + 0x3400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_14 (SRAM2B_BASE + 0x3800U) /* When in secure mode (SRAM2B_BASE + 0x3800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_15 (SRAM2B_BASE + 0x3C00U) /* When in secure mode (SRAM2B_BASE + 0x3C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_16 (SRAM2B_BASE + 0x4000U) /* When in secure mode (SRAM2B_BASE + 0x4000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_17 (SRAM2B_BASE + 0x4400U) /* When in secure mode (SRAM2B_BASE + 0x4400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_18 (SRAM2B_BASE + 0x4800U) /* When in secure mode (SRAM2B_BASE + 0x4800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_19 (SRAM2B_BASE + 0x4C00U) /* When in secure mode (SRAM2B_BASE + 0x4C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_20 (SRAM2B_BASE + 0x5000U) /* When in secure mode (SRAM2B_BASE + 0x5000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_21 (SRAM2B_BASE + 0x5400U) /* When in secure mode (SRAM2B_BASE + 0x5400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_22 (SRAM2B_BASE + 0x5800U) /* When in secure mode (SRAM2B_BASE + 0x5800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_23 (SRAM2B_BASE + 0x5C00U) /* When in secure mode (SRAM2B_BASE + 0x5C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_24 (SRAM2B_BASE + 0x6000U) /* When in secure mode (SRAM2B_BASE + 0x6000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_25 (SRAM2B_BASE + 0x6400U) /* When in secure mode (SRAM2B_BASE + 0x6400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_26 (SRAM2B_BASE + 0x6800U) /* When in secure mode (SRAM2B_BASE + 0x6800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_27 (SRAM2B_BASE + 0x6C00U) /* When in secure mode (SRAM2B_BASE + 0x6C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_28 (SRAM2B_BASE + 0x7000U) /* When in secure mode (SRAM2B_BASE + 0x7000) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_29 (SRAM2B_BASE + 0x7400U) /* When in secure mode (SRAM2B_BASE + 0x7400) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_30 (SRAM2B_BASE + 0x7800U) /* When in secure mode (SRAM2B_BASE + 0x7800) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_START_SECURE_ADDR_31 (SRAM2B_BASE + 0x7C00U) /* When in secure mode (SRAM2B_BASE + 0x7C00) -> SRAM2B_END_ADDR is accessible only by M0 Plus */ +#define SRAM2B_FULL_UNSECURE (SRAM2B_BASE + 0x8000U) /* The RAM2B is accessible to M0 Plus and M4 */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Macros FLASH Exported Macros + * @brief macros to control FLASH features + * @{ + */ + +/** + * @brief Set the FLASH Latency. + * @param __LATENCY__ FLASH Latency + * This parameter can be one of the following values : + * @arg @ref FLASH_LATENCY_0 FLASH Zero wait state + * @arg @ref FLASH_LATENCY_1 FLASH One wait state + * @arg @ref FLASH_LATENCY_2 FLASH Two wait states + * @arg @ref FLASH_LATENCY_3 FLASH Three wait states + * @retval None + */ +#define __HAL_FLASH_SET_LATENCY(__LATENCY__) MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (__LATENCY__)) + +/** + * @brief Get the FLASH Latency. + * @retval FLASH Latency + * Returned value can be one of the following values : + * @arg @ref FLASH_LATENCY_0 FLASH Zero wait state + * @arg @ref FLASH_LATENCY_1 FLASH One wait state + * @arg @ref FLASH_LATENCY_2 FLASH Two wait states + * @arg @ref FLASH_LATENCY_3 FLASH Three wait states + */ +#define __HAL_FLASH_GET_LATENCY() READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY) + +/** + * @brief Enable the FLASH prefetch buffer. + * @retval None + */ +#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE() SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) + +/** + * @brief Disable the FLASH prefetch buffer. + * @retval None + */ +#define __HAL_FLASH_PREFETCH_BUFFER_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) + +/** + * @brief Enable the FLASH instruction cache. + * @retval none + */ +#define __HAL_FLASH_INSTRUCTION_CACHE_ENABLE() SET_BIT(FLASH->ACR, FLASH_ACR_ICEN) + +/** + * @brief Disable the FLASH instruction cache. + * @retval none + */ +#define __HAL_FLASH_INSTRUCTION_CACHE_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICEN) + +/** + * @brief Enable the FLASH data cache. + * @retval none + */ +#define __HAL_FLASH_DATA_CACHE_ENABLE() SET_BIT(FLASH->ACR, FLASH_ACR_DCEN) + +/** + * @brief Disable the FLASH data cache. + * @retval none + */ +#define __HAL_FLASH_DATA_CACHE_DISABLE() CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCEN) + +/** + * @brief Reset the FLASH instruction Cache. + * @note This function must be used only when the Instruction Cache is disabled. + * @retval None + */ +#define __HAL_FLASH_INSTRUCTION_CACHE_RESET() do { SET_BIT(FLASH->ACR, FLASH_ACR_ICRST); \ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICRST); \ + } while (0) + +/** + * @brief Reset the FLASH data Cache. + * @note This function must be used only when the data Cache is disabled. + * @retval None + */ +#define __HAL_FLASH_DATA_CACHE_RESET() do { SET_BIT(FLASH->ACR, FLASH_ACR_DCRST); \ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCRST); \ + } while (0) + +/** + * @} + */ + +/** @defgroup FLASH_Interrupt FLASH Interrupts Macros + * @brief macros to handle FLASH interrupts + * @{ + */ + +/** + * @brief Enable the specified FLASH interrupt. + * @param __INTERRUPT__ FLASH interrupt + * This parameter can be any combination of the following values: + * @arg @ref FLASH_IT_EOP End of FLASH Operation Interrupt + * @arg @ref FLASH_IT_OPERR Error Interrupt + * @arg @ref FLASH_IT_RDERR PCROP Read Error Interrupt + * @arg @ref FLASH_IT_ECCC ECC Correction Interrupt + * @retval none + */ +#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__) do { if(((__INTERRUPT__) & FLASH_IT_ECCC) != 0U) { SET_BIT(FLASH->ECCR, FLASH_ECCR_ECCCIE); }\ + if(((__INTERRUPT__) & (~FLASH_IT_ECCC)) != 0U) { SET_BIT(FLASH->CR, ((__INTERRUPT__) & (~FLASH_IT_ECCC))); }\ + } while(0) + +/** + * @brief Disable the specified FLASH interrupt. + * @param __INTERRUPT__ FLASH interrupt + * This parameter can be any combination of the following values: + * @arg @ref FLASH_IT_EOP End of FLASH Operation Interrupt + * @arg @ref FLASH_IT_OPERR Error Interrupt + * @arg @ref FLASH_IT_RDERR PCROP Read Error Interrupt + * @arg @ref FLASH_IT_ECCC ECC Correction Interrupt + * @retval none + */ +#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__) do { if(((__INTERRUPT__) & FLASH_IT_ECCC) != 0U) { CLEAR_BIT(FLASH->ECCR, FLASH_ECCR_ECCCIE); }\ + if(((__INTERRUPT__) & (~FLASH_IT_ECCC)) != 0U) { CLEAR_BIT(FLASH->CR, ((__INTERRUPT__) & (~FLASH_IT_ECCC))); }\ + } while(0) + +/** + * @brief Check whether the specified FLASH flag is set or not. + * @param __FLAG__ specifies the FLASH flag to check. + * This parameter can be one of the following values: + * @arg @ref FLASH_FLAG_EOP FLASH End of Operation flag + * @arg @ref FLASH_FLAG_OPERR FLASH Operation error flag + * @arg @ref FLASH_FLAG_PROGERR FLASH Programming error flag + * @arg @ref FLASH_FLAG_WRPERR FLASH Write protection error flag + * @arg @ref FLASH_FLAG_PGAERR FLASH Programming alignment error flag + * @arg @ref FLASH_FLAG_SIZERR FLASH Size error flag + * @arg @ref FLASH_FLAG_PGSERR FLASH Programming sequence error flag + * @arg @ref FLASH_FLAG_MISERR FLASH Fast programming data miss error flag + * @arg @ref FLASH_FLAG_FASTERR FLASH Fast programming error flag + * @arg @ref FLASH_FLAG_OPTNV FLASH User Option OPTVAL indication + * @arg @ref FLASH_FLAG_RDERR FLASH PCROP read error flag + * @arg @ref FLASH_FLAG_OPTVERR FLASH Option validity error flag + * @arg @ref FLASH_FLAG_BSY FLASH write/erase operations in progress flag + * @arg @ref FLASH_FLAG_CFGBSY Programming/erase configuration busy + * @arg @ref FLASH_FLAG_PESD FLASH Programming/erase operation suspended + * @arg @ref FLASH_FLAG_ECCC FLASH one ECC error has been detected and corrected + * @arg @ref FLASH_FLAG_ECCD FLASH two ECC errors have been detected + * @retval The new state of FLASH_FLAG (SET or RESET). + */ +#define __HAL_FLASH_GET_FLAG(__FLAG__) ((((__FLAG__) & (FLASH_FLAG_ECCR_ERRORS)) != 0U) ? \ + (READ_BIT(FLASH->ECCR, (__FLAG__)) == (__FLAG__)) : \ + (READ_BIT(FLASH->SR, (__FLAG__)) == (__FLAG__))) +/** + * @brief Clear the FLASH's pending flags. + * @param __FLAG__ specifies the FLASH flags to clear. + * This parameter can be any combination of the following values: + * @arg @ref FLASH_FLAG_EOP FLASH End of Operation flag + * @arg @ref FLASH_FLAG_OPERR FLASH Operation error flag + * @arg @ref FLASH_FLAG_PROGERR FLASH Programming error flag + * @arg @ref FLASH_FLAG_WRPERR FLASH Write protection error flag + * @arg @ref FLASH_FLAG_PGAERR FLASH Programming alignment error flag + * @arg @ref FLASH_FLAG_SIZERR FLASH Size error flag + * @arg @ref FLASH_FLAG_PGSERR FLASH Programming sequence error flag + * @arg @ref FLASH_FLAG_MISERR FLASH Fast programming data miss error flag + * @arg @ref FLASH_FLAG_FASTERR FLASH Fast programming error flag + * @arg @ref FLASH_FLAG_RDERR FLASH PCROP read error flag + * @arg @ref FLASH_FLAG_OPTVERR FLASH Option validity error flag + * @arg @ref FLASH_FLAG_ECCC FLASH one ECC error has been detected and corrected + * @arg @ref FLASH_FLAG_ECCD FLASH two ECC errors have been detected + * @arg @ref FLASH_FLAG_SR_ERRORS FLASH All SR errors flags + * @arg @ref FLASH_FLAG_ECCR_ERRORS FLASH All ECCR errors flags + * @arg @ref FLASH_FLAG_ALL_ERRORS FLASH All errors flags + * @retval None + */ +#define __HAL_FLASH_CLEAR_FLAG(__FLAG__) do { if(((__FLAG__) & (FLASH_FLAG_ECCR_ERRORS)) != 0U) { SET_BIT(FLASH->ECCR, ((__FLAG__) & (FLASH_FLAG_ECCR_ERRORS))); }\ + if(((__FLAG__) & ~(FLASH_FLAG_ECCR_ERRORS)) != 0U) { WRITE_REG(FLASH->SR, ((__FLAG__) & ~(FLASH_FLAG_ECCR_ERRORS))); }\ + } while(0) +/** + * @} + */ + +/* Include FLASH HAL Extended module */ +#include "stm32wbxx_hal_flash_ex.h" +/* Exported variables --------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Variables FLASH Exported Variables + * @{ + */ +extern FLASH_ProcessTypeDef pFlash; +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup FLASH_Exported_Functions + * @{ + */ + +/* Program operation functions ***********************************************/ +/** @addtogroup FLASH_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data); +HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data); +/* FLASH IRQ handler method */ +void HAL_FLASH_IRQHandler(void); +/* Callbacks in non blocking modes */ +void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue); +void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue); +/** + * @} + */ + +/* Peripheral Control functions **********************************************/ +/** @addtogroup FLASH_Exported_Functions_Group2 + * @{ + */ +HAL_StatusTypeDef HAL_FLASH_Unlock(void); +HAL_StatusTypeDef HAL_FLASH_Lock(void); +/* Option bytes control */ +HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void); +HAL_StatusTypeDef HAL_FLASH_OB_Lock(void); +HAL_StatusTypeDef HAL_FLASH_OB_Launch(void); +/** + * @} + */ + +/* Peripheral State functions ************************************************/ +/** @addtogroup FLASH_Exported_Functions_Group3 + * @{ + */ +uint32_t HAL_FLASH_GetError(void); +/** + * @} + */ + +/** + * @} + */ + +/* Private types --------------------------------------------------------*/ +/** @defgroup FLASH_Private_types FLASH Private Types + * @{ + */ +HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout); +/** + * @} + */ + +/* Private constants --------------------------------------------------------*/ +/** @defgroup FLASH_Private_Constants FLASH Private Constants + * @{ + */ +#define FLASH_END_ADDR (FLASH_BASE + FLASH_SIZE - 1U) + +#define FLASH_BANK_SIZE FLASH_SIZE /*!< FLASH Bank Size */ +#define FLASH_PAGE_SIZE 0x00001000U /*!< FLASH Page Size, 4 KBytes */ +#define FLASH_PAGE_NB (FLASH_SIZE / FLASH_PAGE_SIZE) +#define FLASH_TIMEOUT_VALUE 1000U /*!< FLASH Execution Timeout, 1 s */ + +#define FLASH_PCROP_GRANULARITY_OFFSET 11U /*!< FLASH Code Readout Protection granularity offset */ +#define FLASH_PCROP_GRANULARITY (1UL << FLASH_PCROP_GRANULARITY_OFFSET) /*!< FLASH Code Readout Protection granularity, 2 KBytes */ + +#define FLASH_TYPENONE 0x00000000U /*!< No Programmation Procedure On Going */ +/** + * @} + */ + +/** @defgroup SRAM_MEMORY_SIZE SRAM memory size + * @{ + */ +#define SRAM_SECURE_PAGE_GRANULARITY_OFFSET 10U /*!< Secure SRAM2A and SRAM2B Protection granularity offset */ +#define SRAM_SECURE_PAGE_GRANULARITY (1UL << FLASH_PCROP_GRANULARITY_OFFSET) /*!< Secure SRAM2A and SRAM2B Protection granularity, 1KBytes */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup FLASH_Private_Macros FLASH Private Macros + * @{ + */ +#define IS_FLASH_MAIN_MEM_ADDRESS(__VALUE__) (((__VALUE__) >= FLASH_BASE) && ((__VALUE__) <= (FLASH_BASE + FLASH_SIZE - 1UL))) + +#define IS_FLASH_FAST_PROGRAM_ADDRESS(__VALUE__) (((__VALUE__) >= FLASH_BASE) && ((__VALUE__) <= (FLASH_BASE + FLASH_SIZE - 256UL)) && (((__VALUE__) % 256UL) == 0UL)) + +#define IS_FLASH_PROGRAM_MAIN_MEM_ADDRESS(__VALUE__) (((__VALUE__) >= FLASH_BASE) && ((__VALUE__) <= (FLASH_BASE + FLASH_SIZE - 8UL)) && (((__VALUE__) % 8UL) == 0UL)) + +#define IS_FLASH_PROGRAM_OTP_ADDRESS(__VALUE__) (((__VALUE__) >= OTP_AREA_BASE) && ((__VALUE__) <= (OTP_AREA_END_ADDR + 1UL - 8UL)) && (((__VALUE__) % 8UL) == 0UL)) + +#define IS_FLASH_PROGRAM_ADDRESS(__VALUE__) (IS_FLASH_PROGRAM_MAIN_MEM_ADDRESS(__VALUE__) || IS_FLASH_PROGRAM_OTP_ADDRESS(__VALUE__)) + +#define IS_FLASH_PAGE(__VALUE__) ((__VALUE__) < FLASH_PAGE_NB) + +#define IS_ADDR_ALIGNED_64BITS(__VALUE__) (((__VALUE__) & 0x7U) == (0x00UL)) + +#define IS_FLASH_TYPEERASE(__VALUE__) ((__VALUE__) == FLASH_TYPEERASE_PAGES) + +#define IS_FLASH_TYPEPROGRAM(__VALUE__) (((__VALUE__) == FLASH_TYPEPROGRAM_DOUBLEWORD) || \ + ((__VALUE__) == FLASH_TYPEPROGRAM_FAST)) + +#define IS_OB_SFSA_START_ADDR(__VALUE__) (((__VALUE__) >= FLASH_BASE) && ((__VALUE__) <= FLASH_END_ADDR) && (((__VALUE__) & ~(uint32_t)0xFFFU) == (__VALUE__))) +#define IS_OB_SBRSA_START_ADDR(__VALUE__) (((__VALUE__) >= SRAM2A_BASE) && ((__VALUE__) <= (SRAM2A_BASE + SRAM2A_SIZE - 1U)) && (((__VALUE__) & ~0x3FFU) == (__VALUE__))) +#define IS_OB_SNBRSA_START_ADDR(__VALUE__) (((__VALUE__) >= SRAM2B_BASE) && ((__VALUE__) <= (SRAM2B_BASE + SRAM2B_SIZE - 1U)) && (((__VALUE__) & ~0x3FFU) == (__VALUE__))) +#define IS_OB_SECURE_MODE(__VALUE__) (((__VALUE__) == SYSTEM_IN_SECURE_MODE) || ((__VALUE__) == SYSTEM_NOT_IN_SECURE_MODE)) + +#define IS_OPTIONBYTE(__VALUE__) (((__VALUE__) <= (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_PCROP | \ + OPTIONBYTE_IPCC_BUF_ADDR | OPTIONBYTE_C2_BOOT_VECT | OPTIONBYTE_SECURE_MODE))) + +#define IS_OB_WRPAREA(__VALUE__) (((__VALUE__) == OB_WRPAREA_BANK1_AREAA) || ((__VALUE__) == OB_WRPAREA_BANK1_AREAB)) + +#define IS_OB_RDP_LEVEL(__VALUE__) (((__VALUE__) == OB_RDP_LEVEL_0) ||\ + ((__VALUE__) == OB_RDP_LEVEL_1) ||\ + ((__VALUE__) == OB_RDP_LEVEL_2)) + +#define IS_OB_USER_TYPE(__VALUE__) ((((__VALUE__) & OB_USER_ALL) != 0U) && \ + (((__VALUE__) & ~OB_USER_ALL) == 0U)) + +#define IS_OB_USER_CONFIG(__TYPE__, __VALUE__) ((((__TYPE__) & OB_USER_BOR_LEV) == OB_USER_BOR_LEV) \ + ? ((((__VALUE__) & ~(OB_USER_ALL & ~OB_USER_BOR_LEV)) == OB_BOR_LEVEL_0) || \ + (((__VALUE__) & ~(OB_USER_ALL & ~OB_USER_BOR_LEV)) == OB_BOR_LEVEL_1) || \ + (((__VALUE__) & ~(OB_USER_ALL & ~OB_USER_BOR_LEV)) == OB_BOR_LEVEL_2) || \ + (((__VALUE__) & ~(OB_USER_ALL & ~OB_USER_BOR_LEV)) == OB_BOR_LEVEL_3) || \ + (((__VALUE__) & ~(OB_USER_ALL & ~OB_USER_BOR_LEV)) == OB_BOR_LEVEL_4)) \ + : ((((__TYPE__) & OB_USER_AGC_TRIM) == OB_USER_AGC_TRIM) \ + ? ((((__VALUE__) & ~(OB_USER_ALL & ~OB_USER_AGC_TRIM)) == OB_AGC_TRIM_0) || \ + (((__VALUE__) & ~(OB_USER_ALL & ~OB_USER_AGC_TRIM)) == OB_AGC_TRIM_1) || \ + (((__VALUE__) & ~(OB_USER_ALL & ~OB_USER_AGC_TRIM)) == OB_AGC_TRIM_2) || \ + (((__VALUE__) & ~(OB_USER_ALL & ~OB_USER_AGC_TRIM)) == OB_AGC_TRIM_3) || \ + (((__VALUE__) & ~(OB_USER_ALL & ~OB_USER_AGC_TRIM)) == OB_AGC_TRIM_4) || \ + (((__VALUE__) & ~(OB_USER_ALL & ~OB_USER_AGC_TRIM)) == OB_AGC_TRIM_5) || \ + (((__VALUE__) & ~(OB_USER_ALL & ~OB_USER_AGC_TRIM)) == OB_AGC_TRIM_6) || \ + (((__VALUE__) & ~(OB_USER_ALL & ~OB_USER_AGC_TRIM)) == OB_AGC_TRIM_7)) \ + : ((~(__TYPE__) & (__VALUE__)) == 0U))) + +#define IS_OB_USER_AGC_TRIMMING(__VALUE__) (((__VALUE__) == OB_AGC_TRIM_0) || ((__VALUE__) == OB_AGC_TRIM_1) || \ + ((__VALUE__) == OB_AGC_TRIM_2) || ((__VALUE__) == OB_AGC_TRIM_3) || \ + ((__VALUE__) == OB_AGC_TRIM_4) || ((__VALUE__) == OB_AGC_TRIM_5) || \ + ((__VALUE__) == OB_AGC_TRIM_6) || ((__VALUE__) == OB_AGC_TRIM_7)) + +#define IS_OB_USER_BOR_LEVEL(__VALUE__) (((__VALUE__) == OB_BOR_LEVEL_0) || ((__VALUE__) == OB_BOR_LEVEL_1) || \ + ((__VALUE__) == OB_BOR_LEVEL_2) || ((__VALUE__) == OB_BOR_LEVEL_3) || \ + ((__VALUE__) == OB_BOR_LEVEL_4)) + +#define IS_OB_PCROP_CONFIG(__VALUE__) (((__VALUE__) & ~(OB_PCROP_ZONE_A | OB_PCROP_ZONE_B | OB_PCROP_RDP_ERASE)) == 0U) + +#define IS_OB_IPCC_BUF_ADDR(__VALUE__) (IS_OB_SBRSA_START_ADDR(__VALUE__) || IS_OB_SNBRSA_START_ADDR(__VALUE__)) + +#define IS_OB_BOOT_VECTOR_ADDR(__VALUE__) ((((__VALUE__) >= FLASH_BASE) && ((__VALUE__) <= (FLASH_BASE + FLASH_SIZE - 1U))) || \ + (((__VALUE__) >= SRAM1_BASE) && ((__VALUE__) <= (SRAM1_BASE + SRAM1_SIZE - 1U))) || \ + (((__VALUE__) >= SRAM2A_BASE) && ((__VALUE__) <= (SRAM2A_BASE + SRAM2A_SIZE - 1U))) || \ + (((__VALUE__) >= SRAM2B_BASE) && ((__VALUE__) <= (SRAM2B_BASE + SRAM2B_SIZE - 1U)))) + +#define IS_OB_BOOT_REGION(__VALUE__) (((__VALUE__) == OB_C2_BOOT_FROM_FLASH) || ((__VALUE__) == OB_C2_BOOT_FROM_SRAM)) + +#define IS_OB_SECURE_CONFIG(__VALUE__) (((__VALUE__) & ~(OB_SECURE_CONFIG_MEMORY | OB_SECURE_CONFIG_BOOT_RESET)) == 0U) + +#define IS_FLASH_LATENCY(__VALUE__) (((__VALUE__) == FLASH_LATENCY_0) || \ + ((__VALUE__) == FLASH_LATENCY_1) || \ + ((__VALUE__) == FLASH_LATENCY_2) || \ + ((__VALUE__) == FLASH_LATENCY_3)) +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_FLASH_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash_ex.h new file mode 100644 index 0000000..f41e03a --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash_ex.h @@ -0,0 +1,115 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_flash_ex.h + * @author MCD Application Team + * @brief Header file of FLASH HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_FLASH_EX_H +#define STM32WBxx_HAL_FLASH_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup FLASHEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup FLASHEx_Exported_Constants FLASH Exported Constants + * @{ + */ +/** @defgroup FLASHEx_EMPTY_CHECK FLASHEx Empty Check + * @{ + */ +#define FLASH_PROG_NOT_EMPTY 0x00000000U /*!< 1st location in Flash is programmed */ +#define FLASH_PROG_EMPTY FLASH_ACR_EMPTY /*!< 1st location in Flash is empty */ +/** + * @} + */ +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup FLASHEx_Exported_Functions + * @{ + */ + +/* Extended Program operation functions *************************************/ +/** @addtogroup FLASHEx_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError); +HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit); +uint32_t HAL_FLASHEx_FlashEmptyCheck(void); +void HAL_FLASHEx_ForceFlashEmpty(uint32_t FlashEmpty); +HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit); +void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit); +void HAL_FLASHEx_SuspendOperation(void); +void HAL_FLASHEx_AllowOperation(void); +uint32_t HAL_FLASHEx_IsOperationSuspended(void); +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup FLASHEx_Private_Macros FLASHEx Private Macros + * @{ + */ +#define IS_FLASH_EMPTY_CHECK(__VALUE__) (((__VALUE__) == FLASH_PROG_EMPTY) || ((__VALUE__) == FLASH_PROG_NOT_EMPTY)) +/** + * @} + */ + +/* Private Functions ---------------------------------------------------------*/ +/** @defgroup FLASHEx_Private_Functions FLASHEx Private Functions + * @{ + */ +void FLASH_PageErase(uint32_t Page); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_FLASH_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_gpio.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_gpio.h new file mode 100644 index 0000000..9597649 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_gpio.h @@ -0,0 +1,301 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_gpio.h + * @author MCD Application Team + * @brief Header file of GPIO HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_GPIO_H +#define STM32WBxx_HAL_GPIO_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup GPIO GPIO + * @brief GPIO HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup GPIO_Exported_Types GPIO Exported Types + * @{ + */ +/** + * @brief GPIO Init structure definition + */ +typedef struct +{ + uint32_t Pin; /*!< Specifies the GPIO pins to be configured. + This parameter can be any value of @ref GPIO_pins */ + + uint32_t Mode; /*!< Specifies the operating mode for the selected pins. + This parameter can be a value of @ref GPIO_mode */ + + uint32_t Pull; /*!< Specifies the Pull-up or Pull-Down activation for the selected pins. + This parameter can be a value of @ref GPIO_pull */ + + uint32_t Speed; /*!< Specifies the speed for the selected pins. + This parameter can be a value of @ref GPIO_speed */ + + uint32_t Alternate; /*!< Peripheral to be connected to the selected pins + This parameter can be a value of @ref GPIOEx_Alternate_function_selection */ +}GPIO_InitTypeDef; + +/** + * @brief GPIO Bit SET and Bit RESET enumeration + */ +typedef enum +{ + GPIO_PIN_RESET = 0U, + GPIO_PIN_SET +}GPIO_PinState; +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup GPIO_Exported_Constants GPIO Exported Constants + * @{ + */ +/** @defgroup GPIO_pins GPIO pins + * @{ + */ +#define GPIO_PIN_0 ((uint16_t)0x0001) /* Pin 0 selected */ +#define GPIO_PIN_1 ((uint16_t)0x0002) /* Pin 1 selected */ +#define GPIO_PIN_2 ((uint16_t)0x0004) /* Pin 2 selected */ +#define GPIO_PIN_3 ((uint16_t)0x0008) /* Pin 3 selected */ +#define GPIO_PIN_4 ((uint16_t)0x0010) /* Pin 4 selected */ +#define GPIO_PIN_5 ((uint16_t)0x0020) /* Pin 5 selected */ +#define GPIO_PIN_6 ((uint16_t)0x0040) /* Pin 6 selected */ +#define GPIO_PIN_7 ((uint16_t)0x0080) /* Pin 7 selected */ +#define GPIO_PIN_8 ((uint16_t)0x0100) /* Pin 8 selected */ +#define GPIO_PIN_9 ((uint16_t)0x0200) /* Pin 9 selected */ +#define GPIO_PIN_10 ((uint16_t)0x0400) /* Pin 10 selected */ +#define GPIO_PIN_11 ((uint16_t)0x0800) /* Pin 11 selected */ +#define GPIO_PIN_12 ((uint16_t)0x1000) /* Pin 12 selected */ +#define GPIO_PIN_13 ((uint16_t)0x2000) /* Pin 13 selected */ +#define GPIO_PIN_14 ((uint16_t)0x4000) /* Pin 14 selected */ +#define GPIO_PIN_15 ((uint16_t)0x8000) /* Pin 15 selected */ +#define GPIO_PIN_All ((uint16_t)0xFFFF) /* All pins selected */ + +#define GPIO_PIN_MASK ((uint32_t)0x0000FFFF) /* PIN mask for assert test */ +/** + * @} + */ + +/** @defgroup GPIO_mode GPIO mode + * @brief GPIO Configuration Mode + * Elements values convention: 0xX0yz00YZ + * - X : GPIO mode or EXTI Mode + * - y : External IT or Event trigger detection + * - z : IO configuration on External IT or Event + * - Y : Output type (Push Pull or Open Drain) + * - Z : IO Direction mode (Input, Output, Alternate or Analog) + * @{ + */ +#define GPIO_MODE_INPUT (0x00000000u) /*!< Input Floating Mode */ +#define GPIO_MODE_OUTPUT_PP (0x00000001u) /*!< Output Push Pull Mode */ +#define GPIO_MODE_OUTPUT_OD (0x00000011u) /*!< Output Open Drain Mode */ +#define GPIO_MODE_AF_PP (0x00000002u) /*!< Alternate Function Push Pull Mode */ +#define GPIO_MODE_AF_OD (0x00000012u) /*!< Alternate Function Open Drain Mode */ +#define GPIO_MODE_ANALOG (0x00000003u) /*!< Analog Mode */ +#define GPIO_MODE_IT_RISING (0x10110000u) /*!< External Interrupt Mode with Rising edge trigger detection */ +#define GPIO_MODE_IT_FALLING (0x10210000u) /*!< External Interrupt Mode with Falling edge trigger detection */ +#define GPIO_MODE_IT_RISING_FALLING (0x10310000u) /*!< External Interrupt Mode with Rising/Falling edge trigger detection */ +#define GPIO_MODE_EVT_RISING (0x10120000u) /*!< External Event Mode with Rising edge trigger detection */ +#define GPIO_MODE_EVT_FALLING (0x10220000u) /*!< External Event Mode with Falling edge trigger detection */ +#define GPIO_MODE_EVT_RISING_FALLING (0x10320000u) /*!< External Event Mode with Rising/Falling edge trigger detection */ +/** + * @} + */ + +/** @defgroup GPIO_speed GPIO speed + * @brief GPIO Output Maximum frequency + * @{ + */ +#define GPIO_SPEED_FREQ_LOW (0x00000000u) /*!< Low speed */ +#define GPIO_SPEED_FREQ_MEDIUM (0x00000001u) /*!< Medium speed */ +#define GPIO_SPEED_FREQ_HIGH (0x00000002u) /*!< High speed */ +#define GPIO_SPEED_FREQ_VERY_HIGH (0x00000003u) /*!< Very high speed */ +/** + * @} + */ + + /** @defgroup GPIO_pull GPIO pull + * @brief GPIO Pull-Up or Pull-Down Activation + * @{ + */ +#define GPIO_NOPULL (0x00000000u) /*!< No Pull-up or Pull-down activation */ +#define GPIO_PULLUP (0x00000001u) /*!< Pull-up activation */ +#define GPIO_PULLDOWN (0x00000002u) /*!< Pull-down activation */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup GPIO_Exported_Macros GPIO Exported Macros + * @{ + */ + +/** + * @brief Check whether the specified EXTI line flag is set or not. + * @param __EXTI_LINE__ specifies the EXTI line flag to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval The new state of __EXTI_LINE__ (SET or RESET). + */ +#define __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR1 & (__EXTI_LINE__)) + +/** + * @brief Clear the EXTI's line pending flags. + * @param __EXTI_LINE__ specifies the EXTI lines flags to clear. + * This parameter can be any combination of GPIO_PIN_x where x can be (0..15) + * @retval None + */ +#define __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR1 = (__EXTI_LINE__)) + +/** + * @brief Check whether the specified EXTI line is asserted or not. + * @param __EXTI_LINE__ specifies the EXTI line to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval The new state of __EXTI_LINE__ (SET or RESET). + */ +#define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR1 & (__EXTI_LINE__)) + +/** + * @brief Clear the EXTI's line pending bits. + * @param __EXTI_LINE__ specifies the EXTI lines to clear. + * This parameter can be any combination of GPIO_PIN_x where x can be (0..15) + * @retval None + */ +#define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR1 = (__EXTI_LINE__)) + +/** + * @brief Generate a Software interrupt on selected EXTI line. + * @param __EXTI_LINE__ specifies the EXTI line to check. + * This parameter can be GPIO_PIN_x where x can be(0..15) + * @retval None + */ +#define __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER1 |= (__EXTI_LINE__)) + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup GPIO_Private_Macros GPIO Private Macros + * @{ + */ +#define IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET)) + +#define IS_GPIO_PIN(__PIN__) ((((uint32_t)(__PIN__) & GPIO_PIN_MASK) != 0x00u) &&\ + (((uint32_t)(__PIN__) & ~GPIO_PIN_MASK) == 0x00u)) + +#define IS_GPIO_MODE(__MODE__) (((__MODE__) == GPIO_MODE_INPUT) ||\ + ((__MODE__) == GPIO_MODE_OUTPUT_PP) ||\ + ((__MODE__) == GPIO_MODE_OUTPUT_OD) ||\ + ((__MODE__) == GPIO_MODE_AF_PP) ||\ + ((__MODE__) == GPIO_MODE_AF_OD) ||\ + ((__MODE__) == GPIO_MODE_IT_RISING) ||\ + ((__MODE__) == GPIO_MODE_IT_FALLING) ||\ + ((__MODE__) == GPIO_MODE_IT_RISING_FALLING) ||\ + ((__MODE__) == GPIO_MODE_EVT_RISING) ||\ + ((__MODE__) == GPIO_MODE_EVT_FALLING) ||\ + ((__MODE__) == GPIO_MODE_EVT_RISING_FALLING) ||\ + ((__MODE__) == GPIO_MODE_ANALOG)) + +#define IS_GPIO_SPEED(__SPEED__) (((__SPEED__) == GPIO_SPEED_FREQ_LOW) ||\ + ((__SPEED__) == GPIO_SPEED_FREQ_MEDIUM) ||\ + ((__SPEED__) == GPIO_SPEED_FREQ_HIGH) ||\ + ((__SPEED__) == GPIO_SPEED_FREQ_VERY_HIGH)) + +#define IS_GPIO_PULL(__PULL__) (((__PULL__) == GPIO_NOPULL) ||\ + ((__PULL__) == GPIO_PULLUP) || \ + ((__PULL__) == GPIO_PULLDOWN)) +/** + * @} + */ + +/* Include GPIO HAL Extended module */ +#include "stm32wbxx_hal_gpio_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup GPIO_Exported_Functions GPIO Exported Functions + * @brief GPIO Exported Functions + * @{ + */ + +/** @defgroup GPIO_Exported_Functions_Group1 Initialization/de-initialization functions + * @brief Initialization and Configuration functions + * @{ + */ + +/* Initialization and de-initialization functions *****************************/ +void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init); +void HAL_GPIO_DeInit(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin); + +/** + * @} + */ + +/** @defgroup GPIO_Exported_Functions_Group2 IO operation functions + * @brief IO operation functions + * @{ + */ + +/* IO operation functions *****************************************************/ +GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); +void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState); +void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); +HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin); +void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin); +void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_GPIO_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_gpio_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_gpio_ex.h new file mode 100644 index 0000000..3000c6d --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_gpio_ex.h @@ -0,0 +1,652 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_gpio_ex.h + * @author MCD Application Team + * @brief Header file of GPIO HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_GPIO_EX_H +#define STM32WBxx_HAL_GPIO_EX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup GPIOEx GPIOEx + * @brief GPIO Extended HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup GPIOEx_Exported_Constants GPIOEx Exported Constants + * @{ + */ + +/** @defgroup GPIOEx_Alternate_function_selection GPIOEx Alternate function selection + * @{ + */ + + + /* The table below gives an overview of the different alternate functions per port. + * For more details refer yourself to the product data sheet. + * + */ + +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB50xx) + + /* | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 | AF6 | AF7 | + *_____________________________________________________________________________________________ + * |SYS_AF |TIM |TIM |SPI/SAI/TI|I2C | I2C | RF | USART | + *_____________________________________________________________________________________________ + * PA0 | |TIM2_CH1 | | | | |RF_DTB2 | | + * PA1 | |TIM2_CH2 | | |I2C1_SMBA |SPI1_SCK |RF_DTB3 | | + * PA2 | |TIM2_CH3 | | | | |RF_DTB4 | | + * PA3 | |TIM2_CH4 | |SAI1_CK1 | | |RF_DTB5 | | + * PA4 | | | | | |SPI1_NSS |RF_DTB6 | | + * PA5 | |TIM2_CH1 |TIM2_ETR | | |SPI1_SCK |RF_DTB7 | | + * PA6 | |TIM1_BKIN | | | |SPI1_MISO |RF_DTB8 | | + * PA7 | |TIM1_CH1N | | |I2C3_SCL |SPI1_MOSI |RF_DTB9 | | + * PA8 |MCO |TIM1_CH1 | |SAI1_CK2 | | |RF_DTB12 |USART1_CK | + * PA9 | |TIM2_CH2 | |SAI1_DI2 |I2C1_SCL |SPI2_SCK |RF_DTB13 |USART1_TX | + * PA10| |TIM2_CH3 | |SAI1_DI1 |I2C1_SDA | |RF_DTB14 |USART1_RX | + * PA11| |TIM2_CH4 |TIM1_BKIN2| | |SPI1_MISO |RF_DTB15 |USART1_CTS| + * PA12| |TIM2_ETR | | | |SPI1_MOSI |RF_MISO |USART1_RTS| + * PA13|JTMS_SWDIO| | | | | | | | + * PA14|JTCK_SWCLK|LPTIM1_OUT| | |I2C1_SMBA | | | | + * PA15|JTDI |TIM2_CH1 |TIM2_ETR | | |SPI1_NSS | | | + *______________________________________________________________________________________________ + * PB0 | | | | | | | | | + * PB1 | | | | | | | | | + * PB2 |RTC_OUT |LPTIM1_OUT| | |I2C3_SMBA |SPI1_NSS |RF_DTB10 | | + * PB3 |JTDO |TIM2_CH2 | | | |SPI1_SCK | |USART1_RTS| + * PB4 |NJTRST | | | |I2C3_SDA |SPI1_MISO | |USART1_CTS| + * PB5 | |LPTIM1_IN1| | |I2C1_SMBA |SPI1_MOSI |RF_MOSI |USART1_CK | + * PB6 | |LPTIM1_ETR| | |I2C1_SCL | |RF_SCK |USART1_TX | + * PB7 | |LPTIM1_IN2| |TIM1_BKIN |I2C1_SDA | |RF_DTB11 |USART1_RX | + * PB8 | |TIM1_CH2N | |SAI1_CK1 |I2C1_SCL | |RF_DTB16 | | + * PB9 | |TIM1_CH3N | |SAI1_DI2 |I2C1_SDA |SPI2_NSS | | | + * PB10| |TIM2_CH3 | | |I2C3_SCL |SPI2_SCK |RF_DTB18 | | + * PB11| |TIM2_CH4 | | |I2C3_SDA | |RF_DTB17 | | + * PB12| |TIM1_BKIN | |TIM1_BKIN |I2C3_SMBA |SPI2_NSS | | | + * PB13| |TIM1_CH1N | | |I2C3_SCL |SPI2_SCK | | | + * PB14| |TIM1_CH2N | | |I2C3_SDA |SPI2_MISO | | | + * PB15|RTC_REFIN |TIM1_CH3N | | | |SPI2_MOSI | | | + *______________________________________________________________________________________________ + * PC0 | |LPTIM1_IN1| | |I2C3_SCL | | | | + * PC1 | |LPTIM1_OUT| |SPI2_MOSI |I2C3_SDA | | | | + * PC2 | |LPTIM1_IN2| | | |SPI2_MISO | | | + * PC3 | |LPTIM1_ETR| |SAI1_DI1 | |SPI2_MOSI | | | + * PC4 | | | | | | | | | + * PC5 | | | |SAI1_DI3 | | | | | + * PC6 | | | | | | | | | + * PC7 | | | | | | | | | + * PC8 | | | | | | | | | + * PC9 | | | |TIM1_BKIN | | | | | + * PC10|TRACED1 | | | | | | | | + * PC11| | | | | | | | | + * PC12|TRACED3 | | | | | | | | + * PC13| | | | | | | | | + * PC14| | | | | | |RF_DTB0 | | + * PC15| | | | | | |RF_DTB1 | | + *______________________________________________________________________________________________ + * PD0 | | | | | |SPI2_NSS | | | + * PD1 | | | | | |SPI2_SCK | | | + * PD2 |TRACED2 | | | | | | | | + * PD3 | | | |SPI2_SCK | |SPI2_MISO | | | + * PD4 | | | | | |SPI2_MOSI | | | + * PD5 | | | | | | | | | + * PD6 | | | |SAI1_DI1 | | | | | + * PD7 | | | | | | | | | + * PD8 | | |TIM1_BKIN2| | | | | | + * PD9 |TRACED0 | | | | | | | | + * PD10|TRIG_IO | | | | | | | | + * PD11| | | | | | | | | + * PD12| | | | | | | | | + * PD13| | | | | | | | | + * PD14| |TIM1_CH1 | | | | | | | + * PD15| |TIM1_CH2 | | | | | | | + *______________________________________________________________________________________________ + * PE0 | |TIM1_ETR | | | | | | | + * PE1 | | | | | | | | | + * PE2 |TRACED2 | | |SAI1_CK1 | | | | | + * PE3 | | | | | | | | | + * PE4 | | | | | | | | | + *______________________________________________________________________________________________ + * PH0 | | | | | | | | | + * PH1 | | | | | | | | | + * PE2 | | | | | | | | | + * PH3 | | | | | | |RF_NSS | | + *______________________________________________________________________________________________*/ + + + /* | AF8 | AF9 | AF10 | AF11 | AF12 | AF13 | AF14 | AF15 | + *_____________________________________________________________________________________________ + * |LPUART1 |TSC |USB/QUADSP|LCD |COMP/TIM |SAI |TIM |EVENTOUT | + *_____________________________________________________________________________________________ + * PA0 | | | | |COMP1_OUT |SAI1_E_CLK|TIM2_ETR |EVENTOUT | + * PA1 | | | |LCD_SEG0 | | | |EVENTOUT | + * PA2 |LPUART1_TX| |QSPI_NCS |LCD_SEG1 |COMP2_OUT | | |EVENTOUT | + * PA3 |LPUART1_RX| |QSPI_CLK |LCD_SEG2 | |SAI1_CLK_A| |EVENTOUT | + * PA4 | | | | | |SAI1_FS_B |LPTIM2_OUT|EVENTOUT | + * PA5 | | | | | | |LPTIM2_ETR|EVENTOUT | + * PA6 |LPUART1_CT| |QSPI_IO3 |LCD_SEG3 |TIM1_BKIN | |TIM16_CH1 |EVENTOUT | + * PA7 | | |QSPI_IO2 |LCD_SEG4 |COMP2_OUT | |TIM17_CH1 |EVENTOUT | + * PA8 | | | |LCD_COM0 | |SAI1_SCK_A|LPTIM2_OUT|EVENTOUT | + * PA9 | | | |LCD_COM1 | |SAI1_FS_A | |EVENTOUT | + * PA10| | |USB_CRS_SY|LCD_COM2 | |SAI1_SD_A |TIM17_BKIN|EVENTOUT | + * PA11| | |USB_DM | |TIM1_BKIN2| | |EVENTOUT | + * PA12| | |USB_DP | | | | |EVENTOUT | + * PA13|IR_OUT | |USB_NOE | | |SAI1_SD_B | |EVENTOUT | + * PA14| | | | | |SAI1_FS_B | |EVENTOUT | + * PA15| |TSC_G3_IO1| |LCD_SEG17 | | | |EVENTOUT | + *______________________________________________________________________________________________ + * PB0 | | | |LCD_SEG5 |COMP1_OUT | | |EVENTOUT | + * PB1 |LPUART1_RT| | |LCD_SEG6 | | |LPTIM2_IN1|EVENTOUT | + * PB2 | | | |LCD_VLCD | |SAI1_E_CLK| |EVENTOUT | + * PB3 | | | |LCD_SEG7 | |SAI1_SCK_B| |EVENTOUT | + * PB4 | |TSC_G2_IO1| |LCD_SEG8 | |SAI1_CLK_B|TIM17_BKIN|EVENTOUT | + * PB5 | |TSC_G2_IO2| |LCD_SEG9 |COMP2_OUT |SAI1_SD_B |TIM16_BKIN|EVENTOUT | + * PB6 | |TSC_G2_IO3| | | |SAI1_FS_B |TIM16_CH1N|EVENTOUT | + * PB7 | |TSC_G2_IO4| |LCD_SEG21 | | |TIM17_CH1N|EVENTOUT | + * PB8 | | |QSPI_IO1 |LCD_SEG16 | |SAI1_CLK_A|TIM16_CH1 |EVENTOUT | + * PB9 |IR_OUT |TSC_G7_IO4|QSPI_IO0 |LCD_COM3 | |SAI1_FS_A |TIM17_CH1 |EVENTOUT | + * PB10|LPUART1_RX|TSC_SYNC |QSPI_CLK |LCD_SEG10 |COMP1_OUT |SAI1_SCK_A| |EVENTOUT | + * PB11|LPUART1_TX| |QSPI_NCS |LCD_SEG11 |COMP2_OUT | | |EVENTOUT | + * PB12|LPUART1_RT|TSC_G1_IO1| |LCD_SEG12 | |SAI1_FS_A | |EVENTOUT | + * PB13|LPUART1_CT|TSC_G1_IO2| |LCD_SEG13 | |SAI1_SCK_A| |EVENTOUT | + * PB14| |TSC_G1_IO3| |LCD_SEG14 | |SAI1_CLK_A| |EVENTOUT | + * PB15| |TSC_G1_IO4| |LCD_SEG15 | |SAI1_SD_A | |EVENTOUT | + *______________________________________________________________________________________________ + * PC0 |LPUART1_RX| | |LCD_SEG18 | | |LPTIM2_IN1|EVENTOUT | + * PC1 |LPUART1_TX| | |LCD_SEG19 | | | |EVENTOUT | + * PC2 | | | |LCD_SEG20 | | | |EVENTOUT | + * PC3 | | | |LCD_VLCD | |SAI1_SD_A |LPTIM2_ETR|EVENTOUT | + * PC4 | | | |LCD_SEG22 | | | |EVENTOUT | + * PC5 | | | |LCD_SEG23 | | | |EVENTOUT | + * PC6 | |TSC_G4_IO1| |LCD_SEG24 | | | |EVENTOUT | + * PC7 | |TSC_G4_IO2| |LCD_SEG25 | | | |EVENTOUT | + * PC8 | |TSC_G4_IO3| |LCD_SEG26 | | | |EVENTOUT | + * PC9 | |TSC_G4_IO4|USB_NOE |LCD_SEG27 | |SAI1_SCK_B| |EVENTOUT | + * PC10| |TSC_G3_IO2| |LCD_Cx_SEx| | | |EVENTOUT | + * PC11| |TSC_G3_IO3| |LCD_Cx_SEx| | | |EVENTOUT | + * PC12| |TSC_G3_IO4| |LCD_Cx_SEx| | | |EVENTOUT | + * PC13| | | | | | | |EVENTOUT | + * PC14| | | | | | | |EVENTOUT | + * PC15| | | | | | | |EVENTOUT | + *______________________________________________________________________________________________ + * PD0 | | | | | | | |EVENTOUT | + * PD1 | | | | | | | |EVENTOUT | + * PD2 | |TSC_SYNC | |LCD_Cx_SEx| | | |EVENTOUT | + * PD3 | | |QSPI_NCS | | | | |EVENTOUT | + * PD4 | |TSC_G5_IO1|QSPI_IO0 | | | | |EVENTOUT | + * PD5 | |TSC_G5_IO2|QSPI_IO1 | | |SAI1_CLK_B| |EVENTOUT | + * PD6 | |TSC_G5_IO3|QSPI_IO2 | | |SAI1_SD_A | |EVENTOUT | + * PD7 | |TSC_G5_IO4|QSPI_IO3 |LCD_SEG39 | | | |EVENTOUT | + * PD8 | | | |LCD_SEG28 | | | |EVENTOUT | + * PD9 | | | |LCD_SEG29 | | | |EVENTOUT | + * PD10| |TSC_G6_IO1| |LCD_SEG30 | | | |EVENTOUT | + * PD11| |TSC_G6_IO2| |LCD_SEG31 | | |LPTIM2_ETR|EVENTOUT | + * PD12| |TSC_G6_IO3| |LCD_SEG32 | | |LPTIM2_IN1|EVENTOUT | + * PD13| |TSC_G6_IO4| |LCD_SEG33 | | |LPTIM2_OUT|EVENTOUT | + * PD14| | | |LCD_SEG34 | | | |EVENTOUT | + * PD15| | | |LCD_SEG35 | | | |EVENTOUT | + *______________________________________________________________________________________________ + * PE0 | |TSC_G7_IO3| |LCD_SEG36 | | |TIM16_CH1 |EVENTOUT | + * PE1 | |TSC_G7_IO2| |LCD_SEG37 | | |TIM17_CH1 |EVENTOUT | + * PE2 | |TSC_G7_IO1| |LCD_SEG38 | |SAI1_CLK_A| |EVENTOUT | + * PE3 | | | | | | | |EVENTOUT | + * PE4 | | | | | | | |EVENTOUT | + *______________________________________________________________________________________________ + * PH0 | | | | | | | |EVENTOUT | + * PH1 | | | | | | | |EVENTOUT | + * PE2 | | | | | | | |EVENTOUT | + * PH3 | | | | | | | |EVENTOUT | + *______________________________________________________________________________________________*/ + +/** + * @brief AF 0 selection + */ + +#define GPIO_AF0_MCO ((uint8_t)0x00) /*!< MCO Alternate Function mapping */ +#define GPIO_AF0_LSCO ((uint8_t)0x00) /*!< LSCO Alternate Function mapping */ +#define GPIO_AF0_JTMS_SWDIO ((uint8_t)0x00) /*!< JTMS-SWDIO Alternate Function mapping */ +#define GPIO_AF0_JTCK_SWCLK ((uint8_t)0x00) /*!< JTCK-SWCLK Alternate Function mapping */ +#define GPIO_AF0_JTDI ((uint8_t)0x00) /*!< JTDI Alternate Function mapping */ +#define GPIO_AF0_RTC_OUT ((uint8_t)0x00) /*!< RCT_OUT Alternate Function mapping */ +#define GPIO_AF0_JTD_TRACE ((uint8_t)0x00) /*!< JTDO-TRACESWO Alternate Function mapping */ +#define GPIO_AF0_NJTRST ((uint8_t)0x00) /*!< NJTRST Alternate Function mapping */ +#define GPIO_AF0_RTC_REFIN ((uint8_t)0x00) /*!< RTC_REFIN Alternate Function mapping */ +#define GPIO_AF0_TRACED0 ((uint8_t)0x00) /*!< TRACED0 Alternate Function mapping */ +#define GPIO_AF0_TRACED1 ((uint8_t)0x00) /*!< TRACED1 Alternate Function mapping */ +#define GPIO_AF0_TRACED2 ((uint8_t)0x00) /*!< TRACED2 Alternate Function mapping */ +#define GPIO_AF0_TRACED3 ((uint8_t)0x00) /*!< TRACED3 Alternate Function mapping */ +#define GPIO_AF0_TRIG_INOUT ((uint8_t)0x00) /*!< TRIG_INOUT Alternate Function mapping */ +#define GPIO_AF0_TRACECK ((uint8_t)0x00) /*!< TRACECK Alternate Function mapping */ +#define GPIO_AF0_SYS ((uint8_t)0x00) /*!< System Function mapping */ + + /** + * @brief AF 1 selection + */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM2 ((uint8_t)0x01) /*!< TIM2 Alternate Function mapping */ +#define GPIO_AF1_LPTIM1 ((uint8_t)0x01) /*!< LPTIM1 Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ + +#define GPIO_AF2_TIM2 ((uint8_t)0x02) /*!< TIM2 Alternate Function mapping */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /*!< TIM1 Alternate Function mapping */ +/** + * @brief AF 3 selection + */ +#define GPIO_AF3_SAI1 ((uint8_t)0x03) /*!< SAI1_CK1 Alternate Function mapping */ +#define GPIO_AF3_SPI2 ((uint8_t)0x03) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF3_TIM1 ((uint8_t)0x03) /*!< TIM1 Alternate Function mapping */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_I2C1 ((uint8_t)0x04) /*!< I2C1 Alternate Function mapping */ +#define GPIO_AF4_I2C3 ((uint8_t)0x04) /*!< I2C3 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /*!< SPI2 Alternate Function mapping */ +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_MCO ((uint8_t)0x06) /*!< MCO Alternate Function mapping */ +#define GPIO_AF6_LSCO ((uint8_t)0x06) /*!< LSCO Alternate Function mapping */ +#define GPIO_AF6_RF_DTB0 ((uint8_t)0x06) /*!< RF_DTB0 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB1 ((uint8_t)0x06) /*!< RF_DTB1 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB2 ((uint8_t)0x06) /*!< RF_DTB2 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB3 ((uint8_t)0x06) /*!< RF_DTB3 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB4 ((uint8_t)0x06) /*!< RF_DTB4 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB5 ((uint8_t)0x06) /*!< RF_DTB5 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB6 ((uint8_t)0x06) /*!< RF_DTB6 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB7 ((uint8_t)0x06) /*!< RF_DTB7 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB8 ((uint8_t)0x06) /*!< RF_DTB8 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB9 ((uint8_t)0x06) /*!< RF_DTB9 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB10 ((uint8_t)0x06) /*!< RF_DTB10 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB11 ((uint8_t)0x06) /*!< RF_DTB11 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB12 ((uint8_t)0x06) /*!< RF_DTB12 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB13 ((uint8_t)0x06) /*!< RF_DTB13 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB14 ((uint8_t)0x06) /*!< RF_DTB14 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB15 ((uint8_t)0x06) /*!< RF_DTB15 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB16 ((uint8_t)0x06) /*!< RF_DTB16 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB17 ((uint8_t)0x06) /*!< RF_DTB17 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB18 ((uint8_t)0x06) /*!< RF_DTB18 Alternate Function mapping */ +#define GPIO_AF6_RF_MISO ((uint8_t)0x06) /*!< RF_MISO Alternate Function mapping */ +#define GPIO_AF6_RF_MOSI ((uint8_t)0x06) /*!< RF_MOSI Alternate Function mapping */ +#define GPIO_AF6_RF_SCK ((uint8_t)0x06) /*!< RF_SCK Alternate Function mapping */ +#define GPIO_AF6_RF_NSS ((uint8_t)0x06) /*!< RF_NSS Alternate Function mapping */ +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_USART1 ((uint8_t)0x07) /*!< USART1 Alternate Function mapping */ + +/** + * @brief AF 8 selection + */ +#define GPIO_AF8_LPUART1 ((uint8_t)0x08) /*!< LPUART1 Alternate Function mapping */ +#define GPIO_AF8_IR ((uint8_t)0x08) /*!< IR Alternate Function mapping */ + +/** + * @brief AF 9 selection + */ + #define GPIO_AF9_TSC ((uint8_t)0x09) /*!< TSC Alternate Function mapping */ + +/** + * @brief AF 10 selection + */ +#define GPIO_AF10_QUADSPI ((uint8_t)0x0a) /*!< QUADSPI Alternate Function mapping */ +#define GPIO_AF10_USB ((uint8_t)0x0a) /*!< USB Alternate Function mapping */ + +/** + * @brief AF 11 selection + */ +#define GPIO_AF11_LCD ((uint8_t)0x0b) /*!< LCD Alternate Function mapping */ + +/** + * @brief AF 12 selection + */ +#define GPIO_AF12_COMP1 ((uint8_t)0x0c) /*!< COMP1 Alternate Function mapping */ +#define GPIO_AF12_COMP2 ((uint8_t)0x0c) /*!< COMP2 Alternate Function mapping */ +#define GPIO_AF12_TIM1 ((uint8_t)0x0c) /*!< TIM1 Alternate Function mapping */ + +/** + * @brief AF 13 selection + */ +#define GPIO_AF13_SAI1 ((uint8_t)0x0d) /*!< SAI1 Alternate Function mapping */ + +/** + * @brief AF 14 selection + */ +#define GPIO_AF14_TIM2 ((uint8_t)0x0e) /*!< TIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM16 ((uint8_t)0x0e) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF14_TIM17 ((uint8_t)0x0e) /*!< TIM17 Alternate Function mapping */ +#define GPIO_AF14_LPTIM2 ((uint8_t)0x0e) /*!< LPTIM2 Alternate Function mapping */ + + +/** +* @brief AF 15 selection +*/ +#define GPIO_AF15_EVENTOUT ((uint8_t)0x0f) /*!< EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) ((AF) <= (uint8_t)0x0f) + +#endif + + +#if defined (STM32WB35xx) +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /*!< MCO Alternate Function mapping */ +#define GPIO_AF0_LSCO ((uint8_t)0x00) /*!< LSCO Alternate Function mapping */ +#define GPIO_AF0_JTMS_SWDIO ((uint8_t)0x00) /*!< JTMS-SWDIO Alternate Function mapping */ +#define GPIO_AF0_JTCK_SWCLK ((uint8_t)0x00) /*!< JTCK-SWCLK Alternate Function mapping */ +#define GPIO_AF0_JTDI ((uint8_t)0x00) /*!< JTDI Alternate Function mapping */ +#define GPIO_AF0_RTC_OUT ((uint8_t)0x00) /*!< RCT_OUT Alternate Function mapping */ +#define GPIO_AF0_JTD_TRACE ((uint8_t)0x00) /*!< JTDO-TRACESWO Alternate Function mapping */ +#define GPIO_AF0_NJTRST ((uint8_t)0x00) /*!< NJTRST Alternate Function mapping */ +#define GPIO_AF0_TRACED0 ((uint8_t)0x00) /*!< TRACED0 Alternate Function mapping */ +#define GPIO_AF0_TRACED1 ((uint8_t)0x00) /*!< TRACED1 Alternate Function mapping */ +#define GPIO_AF0_TRACED2 ((uint8_t)0x00) /*!< TRACED2 Alternate Function mapping */ +#define GPIO_AF0_TRACED3 ((uint8_t)0x00) /*!< TRACED3 Alternate Function mapping */ + +/** + * @brief AF 1 selection + */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM2 ((uint8_t)0x01) /*!< TIM2 Alternate Function mapping */ +#define GPIO_AF1_LPTIM1 ((uint8_t)0x01) /*!< LPTIM1 Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM2 ((uint8_t)0x02) /*!< TIM2 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ +#define GPIO_AF3_SPI1 ((uint8_t)0x03) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF3_SPI2 ((uint8_t)0x03) /*!< SPI2 Alternate Function mapping */ +#define GPIO_AF3_TIM1 ((uint8_t)0x03) /*!< TIM1 Alternate Function mapping */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_I2C1 ((uint8_t)0x04) /*!< I2C1 Alternate Function mapping */ +#define GPIO_AF4_I2C3 ((uint8_t)0x04) /*!< I2C3 Alternate Function mapping */ +#define GPIO_AF4_SPI1 ((uint8_t)0x04) /*!< SPI1 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /*!< SPI1 Alternate Function mapping */ +#define GPIO_AF5_SPI2 ((uint8_t)0x05) /*!< SPI2 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_MCO ((uint8_t)0x06) /*!< MCO Alternate Function mapping */ +#define GPIO_AF6_RF_DTB0 ((uint8_t)0x06) /*!< RF_DTB0 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB1 ((uint8_t)0x06) /*!< RF_DTB1 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB2 ((uint8_t)0x06) /*!< RF_DTB2 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB3 ((uint8_t)0x06) /*!< RF_DTB3 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB4 ((uint8_t)0x06) /*!< RF_DTB4 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB5 ((uint8_t)0x06) /*!< RF_DTB5 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB6 ((uint8_t)0x06) /*!< RF_DTB6 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB7 ((uint8_t)0x06) /*!< RF_DTB7 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB8 ((uint8_t)0x06) /*!< RF_DTB8 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB9 ((uint8_t)0x06) /*!< RF_DTB9 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB10 ((uint8_t)0x06) /*!< RF_DTB10 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB11 ((uint8_t)0x06) /*!< RF_DTB11 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB12 ((uint8_t)0x06) /*!< RF_DTB12 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB13 ((uint8_t)0x06) /*!< RF_DTB13 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB14 ((uint8_t)0x06) /*!< RF_DTB14 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB15 ((uint8_t)0x06) /*!< RF_DTB15 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB16 ((uint8_t)0x06) /*!< RF_DTB16 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB17 ((uint8_t)0x06) /*!< RF_DTB17 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB18 ((uint8_t)0x06) /*!< RF_DTB18 Alternate Function mapping */ +#define GPIO_AF6_RF_MISO ((uint8_t)0x06) /*!< RF_MISO Alternate Function mapping */ +#define GPIO_AF6_RF_MOSI ((uint8_t)0x06) /*!< RF_MOSI Alternate Function mapping */ +#define GPIO_AF6_RF_SCK ((uint8_t)0x06) /*!< RF_SCK Alternate Function mapping */ +#define GPIO_AF6_RF_NSS ((uint8_t)0x06) /*!< RF_NSS Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_USART1 ((uint8_t)0x07) /*!< USART1 Alternate Function mapping */ + +/** + * @brief AF 8 selection + */ +#define GPIO_AF8_IR ((uint8_t)0x08) /*!< IR Alternate Function mapping */ +#define GPIO_AF8_LPUART1 ((uint8_t)0x08) /*!< LPUART1 Alternate Function mapping */ + +/** + * @brief AF 9 selection + */ + #define GPIO_AF9_TSC ((uint8_t)0x09) /*!< TSC Alternate Function mapping */ + +/** + * @brief AF 10 selection + */ +#define GPIO_AF10_QUADSPI ((uint8_t)0x0A) /*!< QUADSPI Alternate Function mapping */ +#define GPIO_AF10_USB ((uint8_t)0x0A) /*!< USB Alternate Function mapping */ + +/** + * @brief AF 12 selection + */ +#define GPIO_AF12_COMP1 ((uint8_t)0x0C) /*!< COMP1 Alternate Function mapping */ +#define GPIO_AF12_COMP2 ((uint8_t)0x0C) /*!< COMP2 Alternate Function mapping */ +#define GPIO_AF12_TIM1 ((uint8_t)0x0C) /*!< TIM1 Alternate Function mapping */ + +/** + * @brief AF 14 selection + */ +#define GPIO_AF14_LPTIM2 ((uint8_t)0x0E) /*!< LPTIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM2 ((uint8_t)0x0E) /*!< TIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM16 ((uint8_t)0x0E) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF14_TIM17 ((uint8_t)0x0E) /*!< TIM17 Alternate Function mapping */ + +/** + * @brief AF 15 selection + */ +#define GPIO_AF15_EVENTOUT ((uint8_t)0x0F) /*!< EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) (((AF) <= (uint8_t)0x0F) && ((AF) != (uint8_t)0x0B) && ((AF) != (uint8_t)0x0D)) + +#endif + +#if defined (STM32WB30xx) +/** + * @brief AF 0 selection + */ +#define GPIO_AF0_MCO ((uint8_t)0x00) /*!< MCO Alternate Function mapping */ +#define GPIO_AF0_LSCO ((uint8_t)0x00) /*!< LSCO Alternate Function mapping */ +#define GPIO_AF0_JTMS_SWDIO ((uint8_t)0x00) /*!< JTMS-SWDIO Alternate Function mapping */ +#define GPIO_AF0_JTCK_SWCLK ((uint8_t)0x00) /*!< JTCK-SWCLK Alternate Function mapping */ +#define GPIO_AF0_JTDI ((uint8_t)0x00) /*!< JTDI Alternate Function mapping */ +#define GPIO_AF0_RTC_OUT ((uint8_t)0x00) /*!< RCT_OUT Alternate Function mapping */ +#define GPIO_AF0_JTD_TRACE ((uint8_t)0x00) /*!< JTDO-TRACESWO Alternate Function mapping */ +#define GPIO_AF0_NJTRST ((uint8_t)0x00) /*!< NJTRST Alternate Function mapping */ +#define GPIO_AF0_TRACED0 ((uint8_t)0x00) /*!< TRACED0 Alternate Function mapping */ +#define GPIO_AF0_TRACED1 ((uint8_t)0x00) /*!< TRACED1 Alternate Function mapping */ +#define GPIO_AF0_TRACED2 ((uint8_t)0x00) /*!< TRACED2 Alternate Function mapping */ +#define GPIO_AF0_TRACED3 ((uint8_t)0x00) /*!< TRACED3 Alternate Function mapping */ + + /** + * @brief AF 1 selection + */ +#define GPIO_AF1_TIM1 ((uint8_t)0x01) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF1_TIM2 ((uint8_t)0x01) /*!< TIM2 Alternate Function mapping */ +#define GPIO_AF1_LPTIM1 ((uint8_t)0x01) /*!< LPTIM1 Alternate Function mapping */ + +/** + * @brief AF 2 selection + */ +#define GPIO_AF2_TIM1 ((uint8_t)0x02) /*!< TIM1 Alternate Function mapping */ +#define GPIO_AF2_TIM2 ((uint8_t)0x02) /*!< TIM2 Alternate Function mapping */ + +/** + * @brief AF 3 selection + */ +#define GPIO_AF3_TIM1 ((uint8_t)0x03) /*!< TIM1 Alternate Function mapping */ + +/** + * @brief AF 4 selection + */ +#define GPIO_AF4_I2C1 ((uint8_t)0x04) /*!< I2C1 Alternate Function mapping */ +#define GPIO_AF4_SPI1 ((uint8_t)0x04) /*!< SPI1 Alternate Function mapping */ + +/** + * @brief AF 5 selection + */ +#define GPIO_AF5_SPI1 ((uint8_t)0x05) /*!< SPI1 Alternate Function mapping */ + +/** + * @brief AF 6 selection + */ +#define GPIO_AF6_MCO ((uint8_t)0x06) /*!< MCO Alternate Function mapping */ +#define GPIO_AF6_RF_DTB0 ((uint8_t)0x06) /*!< RF_DTB0 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB1 ((uint8_t)0x06) /*!< RF_DTB1 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB2 ((uint8_t)0x06) /*!< RF_DTB2 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB3 ((uint8_t)0x06) /*!< RF_DTB3 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB4 ((uint8_t)0x06) /*!< RF_DTB4 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB5 ((uint8_t)0x06) /*!< RF_DTB5 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB6 ((uint8_t)0x06) /*!< RF_DTB6 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB7 ((uint8_t)0x06) /*!< RF_DTB7 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB8 ((uint8_t)0x06) /*!< RF_DTB8 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB9 ((uint8_t)0x06) /*!< RF_DTB9 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB10 ((uint8_t)0x06) /*!< RF_DTB10 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB11 ((uint8_t)0x06) /*!< RF_DTB11 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB12 ((uint8_t)0x06) /*!< RF_DTB12 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB13 ((uint8_t)0x06) /*!< RF_DTB13 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB14 ((uint8_t)0x06) /*!< RF_DTB14 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB15 ((uint8_t)0x06) /*!< RF_DTB15 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB16 ((uint8_t)0x06) /*!< RF_DTB16 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB17 ((uint8_t)0x06) /*!< RF_DTB17 Alternate Function mapping */ +#define GPIO_AF6_RF_DTB18 ((uint8_t)0x06) /*!< RF_DTB18 Alternate Function mapping */ +#define GPIO_AF6_RF_MISO ((uint8_t)0x06) /*!< RF_MISO Alternate Function mapping */ +#define GPIO_AF6_RF_MOSI ((uint8_t)0x06) /*!< RF_MOSI Alternate Function mapping */ +#define GPIO_AF6_RF_SCK ((uint8_t)0x06) /*!< RF_SCK Alternate Function mapping */ +#define GPIO_AF6_RF_NSS ((uint8_t)0x06) /*!< RF_NSS Alternate Function mapping */ + +/** + * @brief AF 7 selection + */ +#define GPIO_AF7_USART1 ((uint8_t)0x07) /*!< USART1 Alternate Function mapping */ + +/** + * @brief AF 8 selection + */ +#define GPIO_AF8_IR ((uint8_t)0x08) /*!< IR Alternate Function mapping */ + +/** + * @brief AF 9 selection + */ +#define GPIO_AF9_TSC ((uint8_t)0x09) /*!< TSC Alternate Function mapping */ + +/** + * @brief AF 12 selection + */ +#define GPIO_AF12_TIM1 ((uint8_t)0x0C) /*!< TIM1 Alternate Function mapping */ + +/** + * @brief AF 14 selection + */ +#define GPIO_AF14_LPTIM2 ((uint8_t)0x0E) /*!< LPTIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM2 ((uint8_t)0x0E) /*!< TIM2 Alternate Function mapping */ +#define GPIO_AF14_TIM16 ((uint8_t)0x0E) /*!< TIM16 Alternate Function mapping */ +#define GPIO_AF14_TIM17 ((uint8_t)0x0E) /*!< TIM17 Alternate Function mapping */ + +/** + * @brief AF 15 selection + */ +#define GPIO_AF15_EVENTOUT ((uint8_t)0x0F) /*!< EVENTOUT Alternate Function mapping */ + +#define IS_GPIO_AF(AF) (((AF) <= (uint8_t)0x0F) && ((AF) != (uint8_t)0x0A) && ((AF) != (uint8_t)0x0B) && ((AF) != (uint8_t)0x0D)) + +#endif + + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup GPIOEx_Exported_Macros GPIOEx Exported Macros + * @{ + */ + +/** @defgroup GPIOEx_Get_Port_Index GPIOEx Get Port Index +* @{ + */ +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) +#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0uL :\ + ((__GPIOx__) == (GPIOB))? 1uL :\ + ((__GPIOx__) == (GPIOC))? 2uL :\ + ((__GPIOx__) == (GPIOD))? 3uL :\ + ((__GPIOx__) == (GPIOE))? 4uL : 7uL) +#else +#define GPIO_GET_INDEX(__GPIOx__) (((__GPIOx__) == (GPIOA))? 0uL :\ + ((__GPIOx__) == (GPIOB))? 1uL :\ + ((__GPIOx__) == (GPIOC))? 2uL :\ + ((__GPIOx__) == (GPIOE))? 4uL : 7uL) +#endif + /** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_GPIO_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_hsem.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_hsem.h new file mode 100644 index 0000000..8c48164 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_hsem.h @@ -0,0 +1,210 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_hsem.h + * @author MCD Application Team + * @brief Header file of HSEM HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_HSEM_H +#define STM32WBxx_HAL_HSEM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup HSEM + * @{ + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup HSEM_Exported_Macros HSEM Exported Macros + * @{ + */ + +/** + * @brief SemID to mask helper Macro. + * @param __SEMID__: semaphore ID from 0 to 31 + * @retval Semaphore Mask. + */ +#define __HAL_HSEM_SEMID_TO_MASK(__SEMID__) (1 << (__SEMID__)) + +/** + * @brief Enables the specified HSEM interrupts. + * @param __SEM_MASK__: semaphores Mask + * @retval None. + */ +#if defined(DUAL_CORE) +#define __HAL_HSEM_ENABLE_IT(__SEM_MASK__) ((((SCB->CPUID & 0x000000F0) >> 4 )== 0x7) ? \ + (HSEM->C1IER |= (__SEM_MASK__)) : \ + (HSEM->C2IER |= (__SEM_MASK__))) +#else +#define __HAL_HSEM_ENABLE_IT(__SEM_MASK__) (HSEM->IER |= (__SEM_MASK__)) +#endif /* DUAL_CORE */ +/** + * @brief Disables the specified HSEM interrupts. + * @param __SEM_MASK__: semaphores Mask + * @retval None. + */ +#if defined(DUAL_CORE) +#define __HAL_HSEM_DISABLE_IT(__SEM_MASK__) ((((SCB->CPUID & 0x000000F0) >> 4 )== 0x7) ? \ + (HSEM->C1IER &= ~(__SEM_MASK__)) : \ + (HSEM->C2IER &= ~(__SEM_MASK__))) +#else +#define __HAL_HSEM_DISABLE_IT(__SEM_MASK__) (HSEM->IER &= ~(__SEM_MASK__)) +#endif /* DUAL_CORE */ + +/** + * @brief Checks whether interrupt has occurred or not for semaphores specified by a mask. + * @param __SEM_MASK__: semaphores Mask + * @retval semaphores Mask : Semaphores where an interrupt occurred. + */ +#if defined(DUAL_CORE) +#define __HAL_HSEM_GET_IT(__SEM_MASK__) ((((SCB->CPUID & 0x000000F0) >> 4 )== 0x7) ? \ + ((__SEM_MASK__) & HSEM->C1MISR) : \ + ((__SEM_MASK__) & HSEM->C2MISR1)) +#else +#define __HAL_HSEM_GET_IT(__SEM_MASK__) ((__SEM_MASK__) & HSEM->MISR) +#endif /* DUAL_CORE */ + +/** + * @brief Get the semaphores release status flags. + * @param __SEM_MASK__: semaphores Mask + * @retval semaphores Mask : Semaphores where Release flags rise. + */ +#if defined(DUAL_CORE) +#define __HAL_HSEM_GET_FLAG(__SEM_MASK__) ((((SCB->CPUID & 0x000000F0) >> 4 )== 0x7) ? \ + (__SEM_MASK__) & HSEM->C1ISR : \ + (__SEM_MASK__) & HSEM->C2ISR) +#else +#define __HAL_HSEM_GET_FLAG(__SEM_MASK__) ((__SEM_MASK__) & HSEM->ISR) +#endif /* DUAL_CORE */ + +/** + * @brief Clears the HSEM Interrupt flags. + * @param __SEM_MASK__: semaphores Mask + * @retval None. + */ +#if defined(DUAL_CORE) +#define __HAL_HSEM_CLEAR_FLAG(__SEM_MASK__) ((((SCB->CPUID & 0x000000F0) >> 4 )== 0x7) ? \ + (HSEM->C1ICR |= (__SEM_MASK__)) : \ + (HSEM->C2ICR |= (__SEM_MASK__))) +#else +#define __HAL_HSEM_CLEAR_FLAG(__SEM_MASK__) (HSEM->ICR |= (__SEM_MASK__)) +#endif /* DUAL_CORE */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup HSEM_Exported_Functions HSEM Exported Functions + * @{ + */ + +/** @addtogroup HSEM_Exported_Functions_Group1 Take and Release functions + * @brief HSEM Take and Release functions + * @{ + */ + +/* HSEM semaphore take (lock) using 2-Step method ****************************/ +HAL_StatusTypeDef HAL_HSEM_Take(uint32_t SemID, uint32_t ProcessID); +/* HSEM semaphore fast take (lock) using 1-Step method ***********************/ +HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID); +/* HSEM Check semaphore state Taken or not **********************************/ +uint32_t HAL_HSEM_IsSemTaken(uint32_t SemID); +/* HSEM Release **************************************************************/ +void HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID); +/* HSEM Release All************************************************************/ +void HAL_HSEM_ReleaseAll(uint32_t Key, uint32_t CoreID); + +/** + * @} + */ + +/** @addtogroup HSEM_Exported_Functions_Group2 HSEM Set and Get Key functions + * @brief HSEM Set and Get Key functions. + * @{ + */ +/* HSEM Set Clear Key *********************************************************/ +void HAL_HSEM_SetClearKey(uint32_t Key); +/* HSEM Get Clear Key *********************************************************/ +uint32_t HAL_HSEM_GetClearKey(void); +/** + * @} + */ + +/** @addtogroup HSEM_Exported_Functions_Group3 + * @brief HSEM Notification functions + * @{ + */ +/* HSEM Activate HSEM Notification (When a semaphore is released) ) *****************/ +void HAL_HSEM_ActivateNotification(uint32_t SemMask); +/* HSEM Deactivate HSEM Notification (When a semaphore is released) ****************/ +void HAL_HSEM_DeactivateNotification(uint32_t SemMask); +/* HSEM Free Callback (When a semaphore is released) *******************************/ +void HAL_HSEM_FreeCallback(uint32_t SemMask); +/* HSEM IRQ Handler **********************************************************/ +void HAL_HSEM_IRQHandler(void); + +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup HSEM_Private_Macros HSEM Private Macros + * @{ + */ + +#define IS_HSEM_SEMID(__SEMID__) ((__SEMID__) <= HSEM_SEMID_MAX ) + +#define IS_HSEM_PROCESSID(__PROCESSID__) ((__PROCESSID__) <= HSEM_PROCESSID_MAX ) + +#define IS_HSEM_KEY(__KEY__) ((__KEY__) <= HSEM_CLEAR_KEY_MAX ) + +#define IS_HSEM_COREID(__COREID__) (((__COREID__) == HSEM_CPU1_COREID) || \ + ((__COREID__) == HSEM_CPU2_COREID)) + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_HSEM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_i2c.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_i2c.h new file mode 100644 index 0000000..1cd7db9 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_i2c.h @@ -0,0 +1,782 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_i2c.h + * @author MCD Application Team + * @brief Header file of I2C HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_I2C_H +#define STM32WBxx_HAL_I2C_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup I2C + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup I2C_Exported_Types I2C Exported Types + * @{ + */ + +/** @defgroup I2C_Configuration_Structure_definition I2C Configuration Structure definition + * @brief I2C Configuration Structure definition + * @{ + */ +typedef struct +{ + uint32_t Timing; /*!< Specifies the I2C_TIMINGR_register value. + This parameter calculated by referring to I2C initialization + section in Reference manual */ + + uint32_t OwnAddress1; /*!< Specifies the first device own address. + This parameter can be a 7-bit or 10-bit address. */ + + uint32_t AddressingMode; /*!< Specifies if 7-bit or 10-bit addressing mode is selected. + This parameter can be a value of @ref I2C_ADDRESSING_MODE */ + + uint32_t DualAddressMode; /*!< Specifies if dual addressing mode is selected. + This parameter can be a value of @ref I2C_DUAL_ADDRESSING_MODE */ + + uint32_t OwnAddress2; /*!< Specifies the second device own address if dual addressing mode is selected + This parameter can be a 7-bit address. */ + + uint32_t OwnAddress2Masks; /*!< Specifies the acknowledge mask address second device own address if dual addressing mode is selected + This parameter can be a value of @ref I2C_OWN_ADDRESS2_MASKS */ + + uint32_t GeneralCallMode; /*!< Specifies if general call mode is selected. + This parameter can be a value of @ref I2C_GENERAL_CALL_ADDRESSING_MODE */ + + uint32_t NoStretchMode; /*!< Specifies if nostretch mode is selected. + This parameter can be a value of @ref I2C_NOSTRETCH_MODE */ + +} I2C_InitTypeDef; + +/** + * @} + */ + +/** @defgroup HAL_state_structure_definition HAL state structure definition + * @brief HAL State structure definition + * @note HAL I2C State value coding follow below described bitmap :\n + * b7-b6 Error information\n + * 00 : No Error\n + * 01 : Abort (Abort user request on going)\n + * 10 : Timeout\n + * 11 : Error\n + * b5 Peripheral initialization status\n + * 0 : Reset (peripheral not initialized)\n + * 1 : Init done (peripheral initialized and ready to use. HAL I2C Init function called)\n + * b4 (not used)\n + * x : Should be set to 0\n + * b3\n + * 0 : Ready or Busy (No Listen mode ongoing)\n + * 1 : Listen (peripheral in Address Listen Mode)\n + * b2 Intrinsic process state\n + * 0 : Ready\n + * 1 : Busy (peripheral busy with some configuration or internal operations)\n + * b1 Rx state\n + * 0 : Ready (no Rx operation ongoing)\n + * 1 : Busy (Rx operation ongoing)\n + * b0 Tx state\n + * 0 : Ready (no Tx operation ongoing)\n + * 1 : Busy (Tx operation ongoing) + * @{ + */ +typedef enum +{ + HAL_I2C_STATE_RESET = 0x00U, /*!< Peripheral is not yet Initialized */ + HAL_I2C_STATE_READY = 0x20U, /*!< Peripheral Initialized and ready for use */ + HAL_I2C_STATE_BUSY = 0x24U, /*!< An internal process is ongoing */ + HAL_I2C_STATE_BUSY_TX = 0x21U, /*!< Data Transmission process is ongoing */ + HAL_I2C_STATE_BUSY_RX = 0x22U, /*!< Data Reception process is ongoing */ + HAL_I2C_STATE_LISTEN = 0x28U, /*!< Address Listen Mode is ongoing */ + HAL_I2C_STATE_BUSY_TX_LISTEN = 0x29U, /*!< Address Listen Mode and Data Transmission + process is ongoing */ + HAL_I2C_STATE_BUSY_RX_LISTEN = 0x2AU, /*!< Address Listen Mode and Data Reception + process is ongoing */ + HAL_I2C_STATE_ABORT = 0x60U, /*!< Abort user request ongoing */ + HAL_I2C_STATE_TIMEOUT = 0xA0U, /*!< Timeout state */ + HAL_I2C_STATE_ERROR = 0xE0U /*!< Error */ + +} HAL_I2C_StateTypeDef; + +/** + * @} + */ + +/** @defgroup HAL_mode_structure_definition HAL mode structure definition + * @brief HAL Mode structure definition + * @note HAL I2C Mode value coding follow below described bitmap :\n + * b7 (not used)\n + * x : Should be set to 0\n + * b6\n + * 0 : None\n + * 1 : Memory (HAL I2C communication is in Memory Mode)\n + * b5\n + * 0 : None\n + * 1 : Slave (HAL I2C communication is in Slave Mode)\n + * b4\n + * 0 : None\n + * 1 : Master (HAL I2C communication is in Master Mode)\n + * b3-b2-b1-b0 (not used)\n + * xxxx : Should be set to 0000 + * @{ + */ +typedef enum +{ + HAL_I2C_MODE_NONE = 0x00U, /*!< No I2C communication on going */ + HAL_I2C_MODE_MASTER = 0x10U, /*!< I2C communication is in Master Mode */ + HAL_I2C_MODE_SLAVE = 0x20U, /*!< I2C communication is in Slave Mode */ + HAL_I2C_MODE_MEM = 0x40U /*!< I2C communication is in Memory Mode */ + +} HAL_I2C_ModeTypeDef; + +/** + * @} + */ + +/** @defgroup I2C_Error_Code_definition I2C Error Code definition + * @brief I2C Error Code definition + * @{ + */ +#define HAL_I2C_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_I2C_ERROR_BERR (0x00000001U) /*!< BERR error */ +#define HAL_I2C_ERROR_ARLO (0x00000002U) /*!< ARLO error */ +#define HAL_I2C_ERROR_AF (0x00000004U) /*!< ACKF error */ +#define HAL_I2C_ERROR_OVR (0x00000008U) /*!< OVR error */ +#define HAL_I2C_ERROR_DMA (0x00000010U) /*!< DMA transfer error */ +#define HAL_I2C_ERROR_TIMEOUT (0x00000020U) /*!< Timeout error */ +#define HAL_I2C_ERROR_SIZE (0x00000040U) /*!< Size Management error */ +#define HAL_I2C_ERROR_DMA_PARAM (0x00000080U) /*!< DMA Parameter Error */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +#define HAL_I2C_ERROR_INVALID_CALLBACK (0x00000100U) /*!< Invalid Callback error */ +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +#define HAL_I2C_ERROR_INVALID_PARAM (0x00000200U) /*!< Invalid Parameters error */ +/** + * @} + */ + +/** @defgroup I2C_handle_Structure_definition I2C handle Structure definition + * @brief I2C handle Structure definition + * @{ + */ +typedef struct __I2C_HandleTypeDef +{ + I2C_TypeDef *Instance; /*!< I2C registers base address */ + + I2C_InitTypeDef Init; /*!< I2C communication parameters */ + + uint8_t *pBuffPtr; /*!< Pointer to I2C transfer buffer */ + + uint16_t XferSize; /*!< I2C transfer size */ + + __IO uint16_t XferCount; /*!< I2C transfer counter */ + + __IO uint32_t XferOptions; /*!< I2C sequantial transfer options, this parameter can + be a value of @ref I2C_XFEROPTIONS */ + + __IO uint32_t PreviousState; /*!< I2C communication Previous state */ + + HAL_StatusTypeDef(*XferISR)(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources); /*!< I2C transfer IRQ handler function pointer */ + + DMA_HandleTypeDef *hdmatx; /*!< I2C Tx DMA handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< I2C Rx DMA handle parameters */ + + HAL_LockTypeDef Lock; /*!< I2C locking object */ + + __IO HAL_I2C_StateTypeDef State; /*!< I2C communication state */ + + __IO HAL_I2C_ModeTypeDef Mode; /*!< I2C communication mode */ + + __IO uint32_t ErrorCode; /*!< I2C Error code */ + + __IO uint32_t AddrEventCount; /*!< I2C Address Event counter */ + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + void (* MasterTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Master Tx Transfer completed callback */ + void (* MasterRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Master Rx Transfer completed callback */ + void (* SlaveTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Slave Tx Transfer completed callback */ + void (* SlaveRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Slave Rx Transfer completed callback */ + void (* ListenCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Listen Complete callback */ + void (* MemTxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Memory Tx Transfer completed callback */ + void (* MemRxCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Memory Rx Transfer completed callback */ + void (* ErrorCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Error callback */ + void (* AbortCpltCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Abort callback */ + + void (* AddrCallback)(struct __I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode); /*!< I2C Slave Address Match callback */ + + void (* MspInitCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Msp Init callback */ + void (* MspDeInitCallback)(struct __I2C_HandleTypeDef *hi2c); /*!< I2C Msp DeInit callback */ + +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +} I2C_HandleTypeDef; + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +/** + * @brief HAL I2C Callback ID enumeration definition + */ +typedef enum +{ + HAL_I2C_MASTER_TX_COMPLETE_CB_ID = 0x00U, /*!< I2C Master Tx Transfer completed callback ID */ + HAL_I2C_MASTER_RX_COMPLETE_CB_ID = 0x01U, /*!< I2C Master Rx Transfer completed callback ID */ + HAL_I2C_SLAVE_TX_COMPLETE_CB_ID = 0x02U, /*!< I2C Slave Tx Transfer completed callback ID */ + HAL_I2C_SLAVE_RX_COMPLETE_CB_ID = 0x03U, /*!< I2C Slave Rx Transfer completed callback ID */ + HAL_I2C_LISTEN_COMPLETE_CB_ID = 0x04U, /*!< I2C Listen Complete callback ID */ + HAL_I2C_MEM_TX_COMPLETE_CB_ID = 0x05U, /*!< I2C Memory Tx Transfer callback ID */ + HAL_I2C_MEM_RX_COMPLETE_CB_ID = 0x06U, /*!< I2C Memory Rx Transfer completed callback ID */ + HAL_I2C_ERROR_CB_ID = 0x07U, /*!< I2C Error callback ID */ + HAL_I2C_ABORT_CB_ID = 0x08U, /*!< I2C Abort callback ID */ + + HAL_I2C_MSPINIT_CB_ID = 0x09U, /*!< I2C Msp Init callback ID */ + HAL_I2C_MSPDEINIT_CB_ID = 0x0AU /*!< I2C Msp DeInit callback ID */ + +} HAL_I2C_CallbackIDTypeDef; + +/** + * @brief HAL I2C Callback pointer definition + */ +typedef void (*pI2C_CallbackTypeDef)(I2C_HandleTypeDef *hi2c); /*!< pointer to an I2C callback function */ +typedef void (*pI2C_AddrCallbackTypeDef)(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode); /*!< pointer to an I2C Address Match callback function */ + +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** + * @} + */ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup I2C_Exported_Constants I2C Exported Constants + * @{ + */ + +/** @defgroup I2C_XFEROPTIONS I2C Sequential Transfer Options + * @{ + */ +#define I2C_FIRST_FRAME ((uint32_t)I2C_SOFTEND_MODE) +#define I2C_FIRST_AND_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE)) +#define I2C_NEXT_FRAME ((uint32_t)(I2C_RELOAD_MODE | I2C_SOFTEND_MODE)) +#define I2C_FIRST_AND_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE) +#define I2C_LAST_FRAME ((uint32_t)I2C_AUTOEND_MODE) +#define I2C_LAST_FRAME_NO_STOP ((uint32_t)I2C_SOFTEND_MODE) + +/* List of XferOptions in usage of : + * 1- Restart condition in all use cases (direction change or not) + */ +#define I2C_OTHER_FRAME (0x000000AAU) +#define I2C_OTHER_AND_LAST_FRAME (0x0000AA00U) +/** + * @} + */ + +/** @defgroup I2C_ADDRESSING_MODE I2C Addressing Mode + * @{ + */ +#define I2C_ADDRESSINGMODE_7BIT (0x00000001U) +#define I2C_ADDRESSINGMODE_10BIT (0x00000002U) +/** + * @} + */ + +/** @defgroup I2C_DUAL_ADDRESSING_MODE I2C Dual Addressing Mode + * @{ + */ +#define I2C_DUALADDRESS_DISABLE (0x00000000U) +#define I2C_DUALADDRESS_ENABLE I2C_OAR2_OA2EN +/** + * @} + */ + +/** @defgroup I2C_OWN_ADDRESS2_MASKS I2C Own Address2 Masks + * @{ + */ +#define I2C_OA2_NOMASK ((uint8_t)0x00U) +#define I2C_OA2_MASK01 ((uint8_t)0x01U) +#define I2C_OA2_MASK02 ((uint8_t)0x02U) +#define I2C_OA2_MASK03 ((uint8_t)0x03U) +#define I2C_OA2_MASK04 ((uint8_t)0x04U) +#define I2C_OA2_MASK05 ((uint8_t)0x05U) +#define I2C_OA2_MASK06 ((uint8_t)0x06U) +#define I2C_OA2_MASK07 ((uint8_t)0x07U) +/** + * @} + */ + +/** @defgroup I2C_GENERAL_CALL_ADDRESSING_MODE I2C General Call Addressing Mode + * @{ + */ +#define I2C_GENERALCALL_DISABLE (0x00000000U) +#define I2C_GENERALCALL_ENABLE I2C_CR1_GCEN +/** + * @} + */ + +/** @defgroup I2C_NOSTRETCH_MODE I2C No-Stretch Mode + * @{ + */ +#define I2C_NOSTRETCH_DISABLE (0x00000000U) +#define I2C_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH +/** + * @} + */ + +/** @defgroup I2C_MEMORY_ADDRESS_SIZE I2C Memory Address Size + * @{ + */ +#define I2C_MEMADD_SIZE_8BIT (0x00000001U) +#define I2C_MEMADD_SIZE_16BIT (0x00000002U) +/** + * @} + */ + +/** @defgroup I2C_XFERDIRECTION I2C Transfer Direction Master Point of View + * @{ + */ +#define I2C_DIRECTION_TRANSMIT (0x00000000U) +#define I2C_DIRECTION_RECEIVE (0x00000001U) +/** + * @} + */ + +/** @defgroup I2C_RELOAD_END_MODE I2C Reload End Mode + * @{ + */ +#define I2C_RELOAD_MODE I2C_CR2_RELOAD +#define I2C_AUTOEND_MODE I2C_CR2_AUTOEND +#define I2C_SOFTEND_MODE (0x00000000U) +/** + * @} + */ + +/** @defgroup I2C_START_STOP_MODE I2C Start or Stop Mode + * @{ + */ +#define I2C_NO_STARTSTOP (0x00000000U) +#define I2C_GENERATE_STOP (uint32_t)(0x80000000U | I2C_CR2_STOP) +#define I2C_GENERATE_START_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) +#define I2C_GENERATE_START_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) +/** + * @} + */ + +/** @defgroup I2C_Interrupt_configuration_definition I2C Interrupt configuration definition + * @brief I2C Interrupt definition + * Elements values convention: 0xXXXXXXXX + * - XXXXXXXX : Interrupt control mask + * @{ + */ +#define I2C_IT_ERRI I2C_CR1_ERRIE +#define I2C_IT_TCI I2C_CR1_TCIE +#define I2C_IT_STOPI I2C_CR1_STOPIE +#define I2C_IT_NACKI I2C_CR1_NACKIE +#define I2C_IT_ADDRI I2C_CR1_ADDRIE +#define I2C_IT_RXI I2C_CR1_RXIE +#define I2C_IT_TXI I2C_CR1_TXIE +/** + * @} + */ + +/** @defgroup I2C_Flag_definition I2C Flag definition + * @{ + */ +#define I2C_FLAG_TXE I2C_ISR_TXE +#define I2C_FLAG_TXIS I2C_ISR_TXIS +#define I2C_FLAG_RXNE I2C_ISR_RXNE +#define I2C_FLAG_ADDR I2C_ISR_ADDR +#define I2C_FLAG_AF I2C_ISR_NACKF +#define I2C_FLAG_STOPF I2C_ISR_STOPF +#define I2C_FLAG_TC I2C_ISR_TC +#define I2C_FLAG_TCR I2C_ISR_TCR +#define I2C_FLAG_BERR I2C_ISR_BERR +#define I2C_FLAG_ARLO I2C_ISR_ARLO +#define I2C_FLAG_OVR I2C_ISR_OVR +#define I2C_FLAG_PECERR I2C_ISR_PECERR +#define I2C_FLAG_TIMEOUT I2C_ISR_TIMEOUT +#define I2C_FLAG_ALERT I2C_ISR_ALERT +#define I2C_FLAG_BUSY I2C_ISR_BUSY +#define I2C_FLAG_DIR I2C_ISR_DIR +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ + +/** @defgroup I2C_Exported_Macros I2C Exported Macros + * @{ + */ + +/** @brief Reset I2C handle state. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +#define __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_I2C_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_I2C_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2C_STATE_RESET) +#endif + +/** @brief Enable the specified I2C interrupt. + * @param __HANDLE__ specifies the I2C Handle. + * @param __INTERRUPT__ specifies the interrupt source to enable. + * This parameter can be one of the following values: + * @arg @ref I2C_IT_ERRI Errors interrupt enable + * @arg @ref I2C_IT_TCI Transfer complete interrupt enable + * @arg @ref I2C_IT_STOPI STOP detection interrupt enable + * @arg @ref I2C_IT_NACKI NACK received interrupt enable + * @arg @ref I2C_IT_ADDRI Address match interrupt enable + * @arg @ref I2C_IT_RXI RX interrupt enable + * @arg @ref I2C_IT_TXI TX interrupt enable + * + * @retval None + */ +#define __HAL_I2C_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__)) + +/** @brief Disable the specified I2C interrupt. + * @param __HANDLE__ specifies the I2C Handle. + * @param __INTERRUPT__ specifies the interrupt source to disable. + * This parameter can be one of the following values: + * @arg @ref I2C_IT_ERRI Errors interrupt enable + * @arg @ref I2C_IT_TCI Transfer complete interrupt enable + * @arg @ref I2C_IT_STOPI STOP detection interrupt enable + * @arg @ref I2C_IT_NACKI NACK received interrupt enable + * @arg @ref I2C_IT_ADDRI Address match interrupt enable + * @arg @ref I2C_IT_RXI RX interrupt enable + * @arg @ref I2C_IT_TXI TX interrupt enable + * + * @retval None + */ +#define __HAL_I2C_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__))) + +/** @brief Check whether the specified I2C interrupt source is enabled or not. + * @param __HANDLE__ specifies the I2C Handle. + * @param __INTERRUPT__ specifies the I2C interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref I2C_IT_ERRI Errors interrupt enable + * @arg @ref I2C_IT_TCI Transfer complete interrupt enable + * @arg @ref I2C_IT_STOPI STOP detection interrupt enable + * @arg @ref I2C_IT_NACKI NACK received interrupt enable + * @arg @ref I2C_IT_ADDRI Address match interrupt enable + * @arg @ref I2C_IT_RXI RX interrupt enable + * @arg @ref I2C_IT_TXI TX interrupt enable + * + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_I2C_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Check whether the specified I2C flag is set or not. + * @param __HANDLE__ specifies the I2C Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref I2C_FLAG_TXE Transmit data register empty + * @arg @ref I2C_FLAG_TXIS Transmit interrupt status + * @arg @ref I2C_FLAG_RXNE Receive data register not empty + * @arg @ref I2C_FLAG_ADDR Address matched (slave mode) + * @arg @ref I2C_FLAG_AF Acknowledge failure received flag + * @arg @ref I2C_FLAG_STOPF STOP detection flag + * @arg @ref I2C_FLAG_TC Transfer complete (master mode) + * @arg @ref I2C_FLAG_TCR Transfer complete reload + * @arg @ref I2C_FLAG_BERR Bus error + * @arg @ref I2C_FLAG_ARLO Arbitration lost + * @arg @ref I2C_FLAG_OVR Overrun/Underrun + * @arg @ref I2C_FLAG_PECERR PEC error in reception + * @arg @ref I2C_FLAG_TIMEOUT Timeout or Tlow detection flag + * @arg @ref I2C_FLAG_ALERT SMBus alert + * @arg @ref I2C_FLAG_BUSY Bus busy + * @arg @ref I2C_FLAG_DIR Transfer direction (slave mode) + * + * @retval The new state of __FLAG__ (SET or RESET). + */ +#define I2C_FLAG_MASK (0x0001FFFFU) +#define __HAL_I2C_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) == (__FLAG__)) ? SET : RESET) + +/** @brief Clear the I2C pending flags which are cleared by writing 1 in a specific bit. + * @param __HANDLE__ specifies the I2C Handle. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg @ref I2C_FLAG_TXE Transmit data register empty + * @arg @ref I2C_FLAG_ADDR Address matched (slave mode) + * @arg @ref I2C_FLAG_AF Acknowledge failure received flag + * @arg @ref I2C_FLAG_STOPF STOP detection flag + * @arg @ref I2C_FLAG_BERR Bus error + * @arg @ref I2C_FLAG_ARLO Arbitration lost + * @arg @ref I2C_FLAG_OVR Overrun/Underrun + * @arg @ref I2C_FLAG_PECERR PEC error in reception + * @arg @ref I2C_FLAG_TIMEOUT Timeout or Tlow detection flag + * @arg @ref I2C_FLAG_ALERT SMBus alert + * + * @retval None + */ +#define __HAL_I2C_CLEAR_FLAG(__HANDLE__, __FLAG__) (((__FLAG__) == I2C_FLAG_TXE) ? ((__HANDLE__)->Instance->ISR |= (__FLAG__)) \ + : ((__HANDLE__)->Instance->ICR = (__FLAG__))) + +/** @brief Enable the specified I2C peripheral. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#define __HAL_I2C_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) + +/** @brief Disable the specified I2C peripheral. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#define __HAL_I2C_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) + +/** @brief Generate a Non-Acknowledge I2C peripheral in Slave mode. + * @param __HANDLE__ specifies the I2C Handle. + * @retval None + */ +#define __HAL_I2C_GENERATE_NACK(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR2, I2C_CR2_NACK)) +/** + * @} + */ + +/* Include I2C HAL Extended module */ +#include "stm32wbxx_hal_i2c_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup I2C_Exported_Functions + * @{ + */ + +/** @addtogroup I2C_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ +/* Initialization and de-initialization functions******************************/ +HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_I2C_RegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID, pI2C_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_I2C_UnRegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID); + +HAL_StatusTypeDef HAL_I2C_RegisterAddrCallback(I2C_HandleTypeDef *hi2c, pI2C_AddrCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_I2C_UnRegisterAddrCallback(I2C_HandleTypeDef *hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup I2C_Exported_Functions_Group2 Input and Output operation functions + * @{ + */ +/* IO operation functions ****************************************************/ +/******* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout); + +/******* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size); + +HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress); + +/******* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size); + +HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions); +/** + * @} + */ + +/** @addtogroup I2C_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks + * @{ + */ +/******* I2C IRQHandler and Callbacks used in non blocking modes (Interrupt and DMA) */ +void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c); +void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode); +void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c); +void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c); +/** + * @} + */ + +/** @addtogroup I2C_Exported_Functions_Group3 Peripheral State, Mode and Error functions + * @{ + */ +/* Peripheral State, Mode and Error functions *********************************/ +HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c); +HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c); +uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c); + +/** + * @} + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup I2C_Private_Constants I2C Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup I2C_Private_Macro I2C Private Macros + * @{ + */ + +#define IS_I2C_ADDRESSING_MODE(MODE) (((MODE) == I2C_ADDRESSINGMODE_7BIT) || \ + ((MODE) == I2C_ADDRESSINGMODE_10BIT)) + +#define IS_I2C_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == I2C_DUALADDRESS_DISABLE) || \ + ((ADDRESS) == I2C_DUALADDRESS_ENABLE)) + +#define IS_I2C_OWN_ADDRESS2_MASK(MASK) (((MASK) == I2C_OA2_NOMASK) || \ + ((MASK) == I2C_OA2_MASK01) || \ + ((MASK) == I2C_OA2_MASK02) || \ + ((MASK) == I2C_OA2_MASK03) || \ + ((MASK) == I2C_OA2_MASK04) || \ + ((MASK) == I2C_OA2_MASK05) || \ + ((MASK) == I2C_OA2_MASK06) || \ + ((MASK) == I2C_OA2_MASK07)) + +#define IS_I2C_GENERAL_CALL(CALL) (((CALL) == I2C_GENERALCALL_DISABLE) || \ + ((CALL) == I2C_GENERALCALL_ENABLE)) + +#define IS_I2C_NO_STRETCH(STRETCH) (((STRETCH) == I2C_NOSTRETCH_DISABLE) || \ + ((STRETCH) == I2C_NOSTRETCH_ENABLE)) + +#define IS_I2C_MEMADD_SIZE(SIZE) (((SIZE) == I2C_MEMADD_SIZE_8BIT) || \ + ((SIZE) == I2C_MEMADD_SIZE_16BIT)) + +#define IS_TRANSFER_MODE(MODE) (((MODE) == I2C_RELOAD_MODE) || \ + ((MODE) == I2C_AUTOEND_MODE) || \ + ((MODE) == I2C_SOFTEND_MODE)) + +#define IS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == I2C_GENERATE_STOP) || \ + ((REQUEST) == I2C_GENERATE_START_READ) || \ + ((REQUEST) == I2C_GENERATE_START_WRITE) || \ + ((REQUEST) == I2C_NO_STARTSTOP)) + +#define IS_I2C_TRANSFER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_FIRST_FRAME) || \ + ((REQUEST) == I2C_FIRST_AND_NEXT_FRAME) || \ + ((REQUEST) == I2C_NEXT_FRAME) || \ + ((REQUEST) == I2C_FIRST_AND_LAST_FRAME) || \ + ((REQUEST) == I2C_LAST_FRAME) || \ + ((REQUEST) == I2C_LAST_FRAME_NO_STOP) || \ + IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST)) + +#define IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == I2C_OTHER_FRAME) || \ + ((REQUEST) == I2C_OTHER_AND_LAST_FRAME)) + +#define I2C_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_RD_WRN))) + +#define I2C_GET_ADDR_MATCH(__HANDLE__) ((uint16_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) >> 16U)) +#define I2C_GET_DIR(__HANDLE__) ((uint8_t)(((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) >> 16U)) +#define I2C_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND) +#define I2C_GET_OWN_ADDRESS1(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR1 & I2C_OAR1_OA1)) +#define I2C_GET_OWN_ADDRESS2(__HANDLE__) ((uint16_t)((__HANDLE__)->Instance->OAR2 & I2C_OAR2_OA2)) + +#define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x000003FFU) +#define IS_I2C_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FFU) + +#define I2C_MEM_ADD_MSB(__ADDRESS__) ((uint8_t)((uint16_t)(((uint16_t)((__ADDRESS__) & (uint16_t)(0xFF00U))) >> 8U))) +#define I2C_MEM_ADD_LSB(__ADDRESS__) ((uint8_t)((uint16_t)((__ADDRESS__) & (uint16_t)(0x00FFU)))) + +#define I2C_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == I2C_ADDRESSINGMODE_7BIT) ? (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & (~I2C_CR2_RD_WRN)) : \ + (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_ADD10) | (I2C_CR2_START)) & (~I2C_CR2_RD_WRN))) + +#define I2C_CHECK_FLAG(__ISR__, __FLAG__) ((((__ISR__) & ((__FLAG__) & I2C_FLAG_MASK)) == ((__FLAG__) & I2C_FLAG_MASK)) ? SET : RESET) +#define I2C_CHECK_IT_SOURCE(__CR1__, __IT__) ((((__CR1__) & (__IT__)) == (__IT__)) ? SET : RESET) +/** + * @} + */ + +/* Private Functions ---------------------------------------------------------*/ +/** @defgroup I2C_Private_Functions I2C Private Functions + * @{ + */ +/* Private functions are defined in stm32wbxx_hal_i2c.c file */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32WBxx_HAL_I2C_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_i2c_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_i2c_ex.h new file mode 100644 index 0000000..1ae6f86 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_i2c_ex.h @@ -0,0 +1,159 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_i2c_ex.h + * @author MCD Application Team + * @brief Header file of I2C HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_I2C_EX_H +#define STM32WBxx_HAL_I2C_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup I2CEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup I2CEx_Exported_Constants I2C Extended Exported Constants + * @{ + */ + +/** @defgroup I2CEx_Analog_Filter I2C Extended Analog Filter + * @{ + */ +#define I2C_ANALOGFILTER_ENABLE 0x00000000U +#define I2C_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF +/** + * @} + */ + +/** @defgroup I2CEx_FastModePlus I2C Extended Fast Mode Plus + * @{ + */ +#define I2C_FMP_NOT_SUPPORTED 0xAAAA0000U /*!< Fast Mode Plus not supported */ +#define I2C_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast Mode Plus on PB6 */ +#define I2C_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast Mode Plus on PB7 */ +#define I2C_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast Mode Plus on PB8 */ +#define I2C_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast Mode Plus on PB9 */ +#define I2C_FASTMODEPLUS_I2C1 SYSCFG_CFGR1_I2C1_FMP /*!< Enable Fast Mode Plus on I2C1 pins */ +#if defined(SYSCFG_CFGR1_I2C3_FMP) +#define I2C_FASTMODEPLUS_I2C3 SYSCFG_CFGR1_I2C3_FMP /*!< Enable Fast Mode Plus on I2C3 pins */ +#else +#define I2C_FASTMODEPLUS_I2C3 (uint32_t)(0x00000400U | I2C_FMP_NOT_SUPPORTED) /*!< Fast Mode Plus I2C3 not supported */ +#endif +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup I2CEx_Exported_Functions I2C Extended Exported Functions + * @{ + */ + +/** @addtogroup I2CEx_Exported_Functions_Group1 Extended features functions + * @brief Extended features functions + * @{ + */ + +/* Peripheral Control functions ************************************************/ +HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter); +HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter); +HAL_StatusTypeDef HAL_I2CEx_EnableWakeUp(I2C_HandleTypeDef *hi2c); +HAL_StatusTypeDef HAL_I2CEx_DisableWakeUp(I2C_HandleTypeDef *hi2c); +void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus); +void HAL_I2CEx_DisableFastModePlus(uint32_t ConfigFastModePlus); + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup I2CEx_Private_Constants I2C Extended Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup I2CEx_Private_Macro I2C Extended Private Macros + * @{ + */ +#define IS_I2C_ANALOG_FILTER(FILTER) (((FILTER) == I2C_ANALOGFILTER_ENABLE) || \ + ((FILTER) == I2C_ANALOGFILTER_DISABLE)) + +#define IS_I2C_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000FU) + +#define IS_I2C_FASTMODEPLUS(__CONFIG__) ((((__CONFIG__) & (I2C_FASTMODEPLUS_PB6)) == I2C_FASTMODEPLUS_PB6) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_PB7)) == I2C_FASTMODEPLUS_PB7) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_PB8)) == I2C_FASTMODEPLUS_PB8) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_PB9)) == I2C_FASTMODEPLUS_PB9) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_I2C1)) == I2C_FASTMODEPLUS_I2C1) || \ + (((__CONFIG__) & (I2C_FASTMODEPLUS_I2C3)) == I2C_FASTMODEPLUS_I2C3)) + + + +/** + * @} + */ + +/* Private Functions ---------------------------------------------------------*/ +/** @defgroup I2CEx_Private_Functions I2C Extended Private Functions + * @{ + */ +/* Private functions are defined in stm32wbxx_hal_i2c_ex.c file */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_I2C_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_i2s.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_i2s.h new file mode 100644 index 0000000..b1fcb0a --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_i2s.h @@ -0,0 +1,546 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_i2s.h + * @author MCD Application Team + * @brief Header file of I2S HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_I2S_H +#define STM32WBxx_HAL_I2S_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +#if defined(SPI_I2S_SUPPORT) +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup I2S + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup I2S_Exported_Types I2S Exported Types + * @{ + */ + +/** + * @brief I2S Init structure definition + */ +typedef struct +{ + uint32_t Mode; /*!< Specifies the I2S operating mode. + This parameter can be a value of @ref I2S_Mode */ + + uint32_t Standard; /*!< Specifies the standard used for the I2S communication. + This parameter can be a value of @ref I2S_Standard */ + + uint32_t DataFormat; /*!< Specifies the data format for the I2S communication. + This parameter can be a value of @ref I2S_Data_Format */ + + uint32_t MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not. + This parameter can be a value of @ref I2S_MCLK_Output */ + + uint32_t AudioFreq; /*!< Specifies the frequency selected for the I2S communication. + This parameter can be a value of @ref I2S_Audio_Frequency */ + + uint32_t CPOL; /*!< Specifies the idle state of the I2S clock. + This parameter can be a value of @ref I2S_Clock_Polarity */ +} I2S_InitTypeDef; + +/** + * @brief HAL State structures definition + */ +typedef enum +{ + HAL_I2S_STATE_RESET = 0x00U, /*!< I2S not yet initialized or disabled */ + HAL_I2S_STATE_READY = 0x01U, /*!< I2S initialized and ready for use */ + HAL_I2S_STATE_BUSY = 0x02U, /*!< I2S internal process is ongoing */ + HAL_I2S_STATE_BUSY_TX = 0x03U, /*!< Data Transmission process is ongoing */ + HAL_I2S_STATE_BUSY_RX = 0x04U, /*!< Data Reception process is ongoing */ + HAL_I2S_STATE_TIMEOUT = 0x06U, /*!< I2S timeout state */ + HAL_I2S_STATE_ERROR = 0x07U /*!< I2S error state */ +} HAL_I2S_StateTypeDef; + +/** + * @brief I2S handle Structure definition + */ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1) +typedef struct __I2S_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +{ + SPI_TypeDef *Instance; /*!< I2S registers base address */ + + I2S_InitTypeDef Init; /*!< I2S communication parameters */ + + uint16_t *pTxBuffPtr; /*!< Pointer to I2S Tx transfer buffer */ + + __IO uint16_t TxXferSize; /*!< I2S Tx transfer size */ + + __IO uint16_t TxXferCount; /*!< I2S Tx transfer Counter */ + + uint16_t *pRxBuffPtr; /*!< Pointer to I2S Rx transfer buffer */ + + __IO uint16_t RxXferSize; /*!< I2S Rx transfer size */ + + __IO uint16_t RxXferCount; /*!< I2S Rx transfer counter + (This field is initialized at the + same value as transfer size at the + beginning of the transfer and + decremented when a sample is received + NbSamplesReceived = RxBufferSize-RxBufferCount) */ + DMA_HandleTypeDef *hdmatx; /*!< I2S Tx DMA handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< I2S Rx DMA handle parameters */ + + __IO HAL_LockTypeDef Lock; /*!< I2S locking object */ + + __IO HAL_I2S_StateTypeDef State; /*!< I2S communication state */ + + __IO uint32_t ErrorCode; /*!< I2S Error code + This parameter can be a value of @ref I2S_Error */ + +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) + void (* TxCpltCallback)(struct __I2S_HandleTypeDef *hi2s); /*!< I2S Tx Completed callback */ + void (* RxCpltCallback)(struct __I2S_HandleTypeDef *hi2s); /*!< I2S Rx Completed callback */ + void (* TxHalfCpltCallback)(struct __I2S_HandleTypeDef *hi2s); /*!< I2S Tx Half Completed callback */ + void (* RxHalfCpltCallback)(struct __I2S_HandleTypeDef *hi2s); /*!< I2S Rx Half Completed callback */ + void (* ErrorCallback)(struct __I2S_HandleTypeDef *hi2s); /*!< I2S Error callback */ + void (* MspInitCallback)(struct __I2S_HandleTypeDef *hi2s); /*!< I2S Msp Init callback */ + void (* MspDeInitCallback)(struct __I2S_HandleTypeDef *hi2s); /*!< I2S Msp DeInit callback */ + +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +} I2S_HandleTypeDef; + +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) +/** + * @brief HAL I2S Callback ID enumeration definition + */ +typedef enum +{ + HAL_I2S_TX_COMPLETE_CB_ID = 0x00U, /*!< I2S Tx Completed callback ID */ + HAL_I2S_RX_COMPLETE_CB_ID = 0x01U, /*!< I2S Rx Completed callback ID */ + HAL_I2S_TX_HALF_COMPLETE_CB_ID = 0x03U, /*!< I2S Tx Half Completed callback ID */ + HAL_I2S_RX_HALF_COMPLETE_CB_ID = 0x04U, /*!< I2S Rx Half Completed callback ID */ + HAL_I2S_ERROR_CB_ID = 0x06U, /*!< I2S Error callback ID */ + HAL_I2S_MSPINIT_CB_ID = 0x07U, /*!< I2S Msp Init callback ID */ + HAL_I2S_MSPDEINIT_CB_ID = 0x08U /*!< I2S Msp DeInit callback ID */ + +} HAL_I2S_CallbackIDTypeDef; + +/** + * @brief HAL I2S Callback pointer definition + */ +typedef void (*pI2S_CallbackTypeDef)(I2S_HandleTypeDef *hi2s); /*!< pointer to an I2S callback function */ + +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup I2S_Exported_Constants I2S Exported Constants + * @{ + */ +/** @defgroup I2S_Error I2S Error + * @{ + */ +#define HAL_I2S_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_I2S_ERROR_TIMEOUT (0x00000001U) /*!< Timeout error */ +#define HAL_I2S_ERROR_OVR (0x00000002U) /*!< OVR error */ +#define HAL_I2S_ERROR_UDR (0x00000004U) /*!< UDR error */ +#define HAL_I2S_ERROR_DMA (0x00000008U) /*!< DMA transfer error */ +#define HAL_I2S_ERROR_PRESCALER (0x00000010U) /*!< Prescaler Calculation error */ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) +#define HAL_I2S_ERROR_INVALID_CALLBACK (0x00000020U) /*!< Invalid Callback error */ +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup I2S_Mode I2S Mode + * @{ + */ +#define I2S_MODE_SLAVE_TX (0x00000000U) +#define I2S_MODE_SLAVE_RX (SPI_I2SCFGR_I2SCFG_0) +#define I2S_MODE_MASTER_TX (SPI_I2SCFGR_I2SCFG_1) +#define I2S_MODE_MASTER_RX ((SPI_I2SCFGR_I2SCFG_0 | SPI_I2SCFGR_I2SCFG_1)) +/** + * @} + */ + +/** @defgroup I2S_Standard I2S Standard + * @{ + */ +#define I2S_STANDARD_PHILIPS (0x00000000U) +#define I2S_STANDARD_MSB (SPI_I2SCFGR_I2SSTD_0) +#define I2S_STANDARD_LSB (SPI_I2SCFGR_I2SSTD_1) +#define I2S_STANDARD_PCM_SHORT ((SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1)) +#define I2S_STANDARD_PCM_LONG ((SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1 | SPI_I2SCFGR_PCMSYNC)) +/** + * @} + */ + +/** @defgroup I2S_Data_Format I2S Data Format + * @{ + */ +#define I2S_DATAFORMAT_16B (0x00000000U) +#define I2S_DATAFORMAT_16B_EXTENDED (SPI_I2SCFGR_CHLEN) +#define I2S_DATAFORMAT_24B ((SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_0)) +#define I2S_DATAFORMAT_32B ((SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_1)) +/** + * @} + */ + +/** @defgroup I2S_MCLK_Output I2S MCLK Output + * @{ + */ +#define I2S_MCLKOUTPUT_ENABLE (SPI_I2SPR_MCKOE) +#define I2S_MCLKOUTPUT_DISABLE (0x00000000U) +/** + * @} + */ + +/** @defgroup I2S_Audio_Frequency I2S Audio Frequency + * @{ + */ +#define I2S_AUDIOFREQ_192K (192000U) +#define I2S_AUDIOFREQ_96K (96000U) +#define I2S_AUDIOFREQ_48K (48000U) +#define I2S_AUDIOFREQ_44K (44100U) +#define I2S_AUDIOFREQ_32K (32000U) +#define I2S_AUDIOFREQ_22K (22050U) +#define I2S_AUDIOFREQ_16K (16000U) +#define I2S_AUDIOFREQ_11K (11025U) +#define I2S_AUDIOFREQ_8K (8000U) +#define I2S_AUDIOFREQ_DEFAULT (2U) +/** + * @} + */ + +/** @defgroup I2S_Clock_Polarity I2S Clock Polarity + * @{ + */ +#define I2S_CPOL_LOW (0x00000000U) +#define I2S_CPOL_HIGH (SPI_I2SCFGR_CKPOL) +/** + * @} + */ + +/** @defgroup I2S_Interrupts_Definition I2S Interrupts Definition + * @{ + */ +#define I2S_IT_TXE SPI_CR2_TXEIE +#define I2S_IT_RXNE SPI_CR2_RXNEIE +#define I2S_IT_ERR SPI_CR2_ERRIE +/** + * @} + */ + +/** @defgroup I2S_Flags_Definition I2S Flags Definition + * @{ + */ +#define I2S_FLAG_TXE SPI_SR_TXE +#define I2S_FLAG_RXNE SPI_SR_RXNE + +#define I2S_FLAG_UDR SPI_SR_UDR +#define I2S_FLAG_OVR SPI_SR_OVR +#define I2S_FLAG_FRE SPI_SR_FRE + +#define I2S_FLAG_CHSIDE SPI_SR_CHSIDE +#define I2S_FLAG_BSY SPI_SR_BSY + +#define I2S_FLAG_MASK (SPI_SR_RXNE\ + | SPI_SR_TXE | SPI_SR_UDR | SPI_SR_OVR | SPI_SR_FRE | SPI_SR_CHSIDE | SPI_SR_BSY) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup I2S_Exported_macros I2S Exported Macros + * @{ + */ + +/** @brief Reset I2S handle state + * @param __HANDLE__ specifies the I2S Handle. + * @retval None + */ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) +#define __HAL_I2S_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_I2S_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_I2S_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_I2S_STATE_RESET) +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ + +/** @brief Enable the specified SPI peripheral (in I2S mode). + * @param __HANDLE__ specifies the I2S Handle. + * @retval None + */ +#define __HAL_I2S_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->I2SCFGR, SPI_I2SCFGR_I2SE)) + +/** @brief Disable the specified SPI peripheral (in I2S mode). + * @param __HANDLE__ specifies the I2S Handle. + * @retval None + */ +#define __HAL_I2S_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->I2SCFGR, SPI_I2SCFGR_I2SE)) + +/** @brief Enable the specified I2S interrupts. + * @param __HANDLE__ specifies the I2S Handle. + * @param __INTERRUPT__ specifies the interrupt source to enable or disable. + * This parameter can be one of the following values: + * @arg I2S_IT_TXE: Tx buffer empty interrupt enable + * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable + * @arg I2S_IT_ERR: Error interrupt enable + * @retval None + */ +#define __HAL_I2S_ENABLE_IT(__HANDLE__, __INTERRUPT__) (SET_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__))) + +/** @brief Disable the specified I2S interrupts. + * @param __HANDLE__ specifies the I2S Handle. + * @param __INTERRUPT__ specifies the interrupt source to enable or disable. + * This parameter can be one of the following values: + * @arg I2S_IT_TXE: Tx buffer empty interrupt enable + * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable + * @arg I2S_IT_ERR: Error interrupt enable + * @retval None + */ +#define __HAL_I2S_DISABLE_IT(__HANDLE__, __INTERRUPT__) (CLEAR_BIT((__HANDLE__)->Instance->CR2,(__INTERRUPT__))) + +/** @brief Checks if the specified I2S interrupt source is enabled or disabled. + * @param __HANDLE__ specifies the I2S Handle. + * This parameter can be I2S where x: 1, 2, or 3 to select the I2S peripheral. + * @param __INTERRUPT__ specifies the I2S interrupt source to check. + * This parameter can be one of the following values: + * @arg I2S_IT_TXE: Tx buffer empty interrupt enable + * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable + * @arg I2S_IT_ERR: Error interrupt enable + * @retval The new state of __IT__ (TRUE or FALSE). + */ +#define __HAL_I2S_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2\ + & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Checks whether the specified I2S flag is set or not. + * @param __HANDLE__ specifies the I2S Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg I2S_FLAG_RXNE: Receive buffer not empty flag + * @arg I2S_FLAG_TXE: Transmit buffer empty flag + * @arg I2S_FLAG_UDR: Underrun flag + * @arg I2S_FLAG_OVR: Overrun flag + * @arg I2S_FLAG_FRE: Frame error flag + * @arg I2S_FLAG_CHSIDE: Channel Side flag + * @arg I2S_FLAG_BSY: Busy flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_I2S_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__)) + +/** @brief Clears the I2S OVR pending flag. + * @param __HANDLE__ specifies the I2S Handle. + * @retval None + */ +#define __HAL_I2S_CLEAR_OVRFLAG(__HANDLE__) do{ \ + __IO uint32_t tmpreg_ovr = 0x00U; \ + tmpreg_ovr = (__HANDLE__)->Instance->DR; \ + tmpreg_ovr = (__HANDLE__)->Instance->SR; \ + UNUSED(tmpreg_ovr); \ + }while(0U) +/** @brief Clears the I2S UDR pending flag. + * @param __HANDLE__ specifies the I2S Handle. + * @retval None + */ +#define __HAL_I2S_CLEAR_UDRFLAG(__HANDLE__) do{\ + __IO uint32_t tmpreg_udr = 0x00U;\ + tmpreg_udr = ((__HANDLE__)->Instance->SR);\ + UNUSED(tmpreg_udr); \ + }while(0U) +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup I2S_Exported_Functions + * @{ + */ + +/** @addtogroup I2S_Exported_Functions_Group1 + * @{ + */ +/* Initialization/de-initialization functions ********************************/ +HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s); +HAL_StatusTypeDef HAL_I2S_DeInit(I2S_HandleTypeDef *hi2s); +void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s); +void HAL_I2S_MspDeInit(I2S_HandleTypeDef *hi2s); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) +HAL_StatusTypeDef HAL_I2S_RegisterCallback(I2S_HandleTypeDef *hi2s, HAL_I2S_CallbackIDTypeDef CallbackID, + pI2S_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_I2S_UnRegisterCallback(I2S_HandleTypeDef *hi2s, HAL_I2S_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup I2S_Exported_Functions_Group2 + * @{ + */ +/* I/O operation functions ***************************************************/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2S_Receive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size); +void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s); + +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size); + +HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s); +HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s); +HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s); + +/* Callbacks used in non blocking modes (Interrupt and DMA) *******************/ +void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s); +void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s); +void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s); +void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s); +void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s); +/** + * @} + */ + +/** @addtogroup I2S_Exported_Functions_Group3 + * @{ + */ +/* Peripheral Control and State functions ************************************/ +HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s); +uint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup I2S_Private_Macros I2S Private Macros + * @{ + */ + +/** @brief Check whether the specified SPI flag is set or not. + * @param __SR__ copy of I2S SR regsiter. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg I2S_FLAG_RXNE: Receive buffer not empty flag + * @arg I2S_FLAG_TXE: Transmit buffer empty flag + * @arg I2S_FLAG_UDR: Underrun error flag + * @arg I2S_FLAG_OVR: Overrun flag + * @arg I2S_FLAG_CHSIDE: Channel side flag + * @arg I2S_FLAG_BSY: Busy flag + * @retval SET or RESET. + */ +#define I2S_CHECK_FLAG(__SR__, __FLAG__) ((((__SR__)\ + & ((__FLAG__) & I2S_FLAG_MASK)) == ((__FLAG__) & I2S_FLAG_MASK)) ? SET : RESET) + +/** @brief Check whether the specified SPI Interrupt is set or not. + * @param __CR2__ copy of I2S CR2 regsiter. + * @param __INTERRUPT__ specifies the SPI interrupt source to check. + * This parameter can be one of the following values: + * @arg I2S_IT_TXE: Tx buffer empty interrupt enable + * @arg I2S_IT_RXNE: RX buffer not empty interrupt enable + * @arg I2S_IT_ERR: Error interrupt enable + * @retval SET or RESET. + */ +#define I2S_CHECK_IT_SOURCE(__CR2__, __INTERRUPT__) ((((__CR2__)\ + & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Checks if I2S Mode parameter is in allowed range. + * @param __MODE__ specifies the I2S Mode. + * This parameter can be a value of @ref I2S_Mode + * @retval None + */ +#define IS_I2S_MODE(__MODE__) (((__MODE__) == I2S_MODE_SLAVE_TX) || \ + ((__MODE__) == I2S_MODE_SLAVE_RX) || \ + ((__MODE__) == I2S_MODE_MASTER_TX) || \ + ((__MODE__) == I2S_MODE_MASTER_RX)) + +#define IS_I2S_STANDARD(__STANDARD__) (((__STANDARD__) == I2S_STANDARD_PHILIPS) || \ + ((__STANDARD__) == I2S_STANDARD_MSB) || \ + ((__STANDARD__) == I2S_STANDARD_LSB) || \ + ((__STANDARD__) == I2S_STANDARD_PCM_SHORT) || \ + ((__STANDARD__) == I2S_STANDARD_PCM_LONG)) + +#define IS_I2S_DATA_FORMAT(__FORMAT__) (((__FORMAT__) == I2S_DATAFORMAT_16B) || \ + ((__FORMAT__) == I2S_DATAFORMAT_16B_EXTENDED) || \ + ((__FORMAT__) == I2S_DATAFORMAT_24B) || \ + ((__FORMAT__) == I2S_DATAFORMAT_32B)) + +#define IS_I2S_MCLK_OUTPUT(__OUTPUT__) (((__OUTPUT__) == I2S_MCLKOUTPUT_ENABLE) || \ + ((__OUTPUT__) == I2S_MCLKOUTPUT_DISABLE)) + +#define IS_I2S_AUDIO_FREQ(__FREQ__) ((((__FREQ__) >= I2S_AUDIOFREQ_8K) && \ + ((__FREQ__) <= I2S_AUDIOFREQ_192K)) || \ + ((__FREQ__) == I2S_AUDIOFREQ_DEFAULT)) + +/** @brief Checks if I2S Serial clock steady state parameter is in allowed range. + * @param __CPOL__ specifies the I2S serial clock steady state. + * This parameter can be a value of @ref I2S_Clock_Polarity + * @retval None + */ +#define IS_I2S_CPOL(__CPOL__) (((__CPOL__) == I2S_CPOL_LOW) || \ + ((__CPOL__) == I2S_CPOL_HIGH)) + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* SPI_I2S_SUPPORT */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_I2S_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_ipcc.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_ipcc.h new file mode 100644 index 0000000..6088c9e --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_ipcc.h @@ -0,0 +1,265 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_ipcc.h + * @author MCD Application Team + * @brief Header file of Mailbox HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_IPCC_H +#define STM32WBxx_HAL_IPCC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +#if defined(IPCC) + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup IPCC IPCC + * @brief IPCC HAL module driver + * @{ + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup IPCC_Exported_Constants IPCC Exported Constants + * @{ + */ + +/** @defgroup IPCC_Channel IPCC Channel + * @{ + */ +#define IPCC_CHANNEL_1 0x00000000U +#define IPCC_CHANNEL_2 0x00000001U +#define IPCC_CHANNEL_3 0x00000002U +#define IPCC_CHANNEL_4 0x00000003U +#define IPCC_CHANNEL_5 0x00000004U +#define IPCC_CHANNEL_6 0x00000005U +/** + * @} + */ + +/** + * @} + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup IPCC_Exported_Types IPCC Exported Types + * @{ + */ + +/** + * @brief HAL IPCC State structures definition + */ +typedef enum +{ + HAL_IPCC_STATE_RESET = 0x00U, /*!< IPCC not yet initialized or disabled */ + HAL_IPCC_STATE_READY = 0x01U, /*!< IPCC initialized and ready for use */ + HAL_IPCC_STATE_BUSY = 0x02U /*!< IPCC internal processing is ongoing */ +} HAL_IPCC_StateTypeDef; + +/** + * @brief IPCC channel direction structure definition + */ +typedef enum +{ + IPCC_CHANNEL_DIR_TX = 0x00U, /*!< Channel direction Tx is used by an MCU to transmit */ + IPCC_CHANNEL_DIR_RX = 0x01U /*!< Channel direction Rx is used by an MCU to receive */ +} IPCC_CHANNELDirTypeDef; + +/** + * @brief IPCC channel status structure definition + */ +typedef enum +{ + IPCC_CHANNEL_STATUS_FREE = 0x00U, /*!< Means that a new msg can be posted on that channel */ + IPCC_CHANNEL_STATUS_OCCUPIED = 0x01U /*!< An MCU has posted a msg the other MCU hasn't retrieved */ +} IPCC_CHANNELStatusTypeDef; + +/** + * @brief IPCC handle structure definition + */ +typedef struct __IPCC_HandleTypeDef +{ + IPCC_TypeDef *Instance; /*!< IPCC registers base address */ + void (* ChannelCallbackRx[IPCC_CHANNEL_NUMBER])(struct __IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir); /*!< Rx Callback registration table */ + void (* ChannelCallbackTx[IPCC_CHANNEL_NUMBER])(struct __IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir); /*!< Tx Callback registration table */ + uint32_t callbackRequest; /*!< Store information about callback notification by channel */ + __IO HAL_IPCC_StateTypeDef State; /*!< IPCC State: initialized or not */ +} IPCC_HandleTypeDef; + +/** + * @brief IPCC callback typedef + */ +typedef void ChannelCb(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir); + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup IPCC_Exported_Macros IPCC Exported Macros + * @{ + */ + +/** + * @brief Enable the specified interrupt. + * @param __HANDLE__ specifies the IPCC Handle + * @param __CHDIRECTION__ specifies the channels Direction + * This parameter can be one of the following values: + * @arg @ref IPCC_CHANNEL_DIR_TX Transmit channel free interrupt enable + * @arg @ref IPCC_CHANNEL_DIR_RX Receive channel occupied interrupt enable + */ +#define __HAL_IPCC_ENABLE_IT(__HANDLE__, __CHDIRECTION__) \ + (((__CHDIRECTION__) == IPCC_CHANNEL_DIR_RX) ? \ + ((__HANDLE__)->Instance->C1CR |= IPCC_C1CR_RXOIE) : \ + ((__HANDLE__)->Instance->C1CR |= IPCC_C1CR_TXFIE)) + +/** + * @brief Disable the specified interrupt. + * @param __HANDLE__ specifies the IPCC Handle + * @param __CHDIRECTION__ specifies the channels Direction + * This parameter can be one of the following values: + * @arg @ref IPCC_CHANNEL_DIR_TX Transmit channel free interrupt enable + * @arg @ref IPCC_CHANNEL_DIR_RX Receive channel occupied interrupt enable + */ +#define __HAL_IPCC_DISABLE_IT(__HANDLE__, __CHDIRECTION__) \ + (((__CHDIRECTION__) == IPCC_CHANNEL_DIR_RX) ? \ + ((__HANDLE__)->Instance->C1CR &= ~IPCC_C1CR_RXOIE) : \ + ((__HANDLE__)->Instance->C1CR &= ~IPCC_C1CR_TXFIE)) + +/** + * @brief Mask the specified interrupt. + * @param __HANDLE__ specifies the IPCC Handle + * @param __CHDIRECTION__ specifies the channels Direction + * This parameter can be one of the following values: + * @arg @ref IPCC_CHANNEL_DIR_TX Transmit channel free interrupt enable + * @arg @ref IPCC_CHANNEL_DIR_RX Receive channel occupied interrupt enable + * @param __CHINDEX__ specifies the channels number: + * This parameter can be one of the following values: + * @arg IPCC_CHANNEL_1: IPCC Channel 1 + * @arg IPCC_CHANNEL_2: IPCC Channel 2 + * @arg IPCC_CHANNEL_3: IPCC Channel 3 + * @arg IPCC_CHANNEL_4: IPCC Channel 4 + * @arg IPCC_CHANNEL_5: IPCC Channel 5 + * @arg IPCC_CHANNEL_6: IPCC Channel 6 + */ +#define __HAL_IPCC_MASK_CHANNEL_IT(__HANDLE__, __CHDIRECTION__, __CHINDEX__) \ + (((__CHDIRECTION__) == IPCC_CHANNEL_DIR_RX) ? \ + ((__HANDLE__)->Instance->C1MR |= (IPCC_C1MR_CH1OM_Msk << (__CHINDEX__))) : \ + ((__HANDLE__)->Instance->C1MR |= (IPCC_C1MR_CH1FM_Msk << (__CHINDEX__)))) + +/** + * @brief Unmask the specified interrupt. + * @param __HANDLE__ specifies the IPCC Handle + * @param __CHDIRECTION__ specifies the channels Direction + * This parameter can be one of the following values: + * @arg @ref IPCC_CHANNEL_DIR_TX Transmit channel free interrupt enable + * @arg @ref IPCC_CHANNEL_DIR_RX Receive channel occupied interrupt enable + * @param __CHINDEX__ specifies the channels number: + * This parameter can be one of the following values: + * @arg IPCC_CHANNEL_1: IPCC Channel 1 + * @arg IPCC_CHANNEL_2: IPCC Channel 2 + * @arg IPCC_CHANNEL_3: IPCC Channel 3 + * @arg IPCC_CHANNEL_4: IPCC Channel 4 + * @arg IPCC_CHANNEL_5: IPCC Channel 5 + * @arg IPCC_CHANNEL_6: IPCC Channel 6 + */ +#define __HAL_IPCC_UNMASK_CHANNEL_IT(__HANDLE__, __CHDIRECTION__, __CHINDEX__) \ + (((__CHDIRECTION__) == IPCC_CHANNEL_DIR_RX) ? \ + ((__HANDLE__)->Instance->C1MR &= ~(IPCC_C1MR_CH1OM_Msk << (__CHINDEX__))) : \ + ((__HANDLE__)->Instance->C1MR &= ~(IPCC_C1MR_CH1FM_Msk << (__CHINDEX__)))) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup IPCC_Exported_Functions IPCC Exported Functions + * @{ + */ + +/* Initialization and de-initialization functions *******************************/ +/** @defgroup IPCC_Exported_Functions_Group1 Initialization and deinitialization functions + * @{ + */ +HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc); +HAL_StatusTypeDef HAL_IPCC_DeInit(IPCC_HandleTypeDef *hipcc); +void HAL_IPCC_MspInit(IPCC_HandleTypeDef *hipcc); +void HAL_IPCC_MspDeInit(IPCC_HandleTypeDef *hipcc); +/** + * @} + */ + +/** @defgroup IPCC_Exported_Functions_Group2 Communication functions + * @{ + */ +/* IO operation functions *****************************************************/ +HAL_StatusTypeDef HAL_IPCC_ActivateNotification(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir, ChannelCb cb); +HAL_StatusTypeDef HAL_IPCC_DeActivateNotification(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir); +IPCC_CHANNELStatusTypeDef HAL_IPCC_GetChannelStatus(IPCC_HandleTypeDef const *const hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir); +HAL_StatusTypeDef HAL_IPCC_NotifyCPU(IPCC_HandleTypeDef const *const hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir); +/** + * @} + */ + +/** @defgroup IPCC_Exported_Functions_Group3 Peripheral State and Error functions + * @{ + */ +/* Peripheral State and Error functions ****************************************/ +HAL_IPCC_StateTypeDef HAL_IPCC_GetState(IPCC_HandleTypeDef const *const hipcc); +/** + * @} + */ + +/** @defgroup IPCC_IRQ_Handler_and_Callbacks Peripheral IRQ Handler and Callbacks + * @{ + */ +/* IRQHandler and Callbacks used in non blocking modes ************************/ +void HAL_IPCC_TX_IRQHandler(IPCC_HandleTypeDef *const hipcc); +void HAL_IPCC_RX_IRQHandler(IPCC_HandleTypeDef *const hipcc); +void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir); +void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* IPCC */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_IPCC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_irda.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_irda.h new file mode 100644 index 0000000..b22deb5 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_irda.h @@ -0,0 +1,954 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_irda.h + * @author MCD Application Team + * @brief Header file of IRDA HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_IRDA_H +#define STM32WBxx_HAL_IRDA_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup IRDA + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup IRDA_Exported_Types IRDA Exported Types + * @{ + */ + +/** + * @brief IRDA Init Structure definition + */ +typedef struct +{ + uint32_t BaudRate; /*!< This member configures the IRDA communication baud rate. + The baud rate register is computed using the following formula: + Baud Rate Register = ((usart_ker_ckpres) / ((hirda->Init.BaudRate))) + where usart_ker_ckpres is the IRDA input clock divided by a prescaler */ + + uint32_t WordLength; /*!< Specifies the number of data bits transmitted or received in a frame. + This parameter can be a value of @ref IRDA_Word_Length */ + + uint32_t Parity; /*!< Specifies the parity mode. + This parameter can be a value of @ref IRDA_Parity + @note When parity is enabled, the computed parity is inserted + at the MSB position of the transmitted data (9th bit when + the word length is set to 9 data bits; 8th bit when the + word length is set to 8 data bits). */ + + uint32_t Mode; /*!< Specifies whether the Receive or Transmit mode is enabled or disabled. + This parameter can be a value of @ref IRDA_Transfer_Mode */ + + uint8_t Prescaler; /*!< Specifies the Prescaler value for dividing the UART/USART source clock + to achieve low-power frequency. + @note Prescaler value 0 is forbidden */ + + uint16_t PowerMode; /*!< Specifies the IRDA power mode. + This parameter can be a value of @ref IRDA_Low_Power */ + + uint32_t ClockPrescaler; /*!< Specifies the prescaler value used to divide the IRDA clock source. + This parameter can be a value of @ref IRDA_ClockPrescaler. */ + +} IRDA_InitTypeDef; + +/** + * @brief HAL IRDA State definition + * @note HAL IRDA State value is a combination of 2 different substates: gState and RxState (see @ref IRDA_State_Definition). + * - gState contains IRDA state information related to global Handle management + * and also information related to Tx operations. + * gState value coding follow below described bitmap : + * b7-b6 Error information + * 00 : No Error + * 01 : (Not Used) + * 10 : Timeout + * 11 : Error + * b5 IP initilisation status + * 0 : Reset (IP not initialized) + * 1 : Init done (IP not initialized. HAL IRDA Init function already called) + * b4-b3 (not used) + * xx : Should be set to 00 + * b2 Intrinsic process state + * 0 : Ready + * 1 : Busy (IP busy with some configuration or internal operations) + * b1 (not used) + * x : Should be set to 0 + * b0 Tx state + * 0 : Ready (no Tx operation ongoing) + * 1 : Busy (Tx operation ongoing) + * - RxState contains information related to Rx operations. + * RxState value coding follow below described bitmap : + * b7-b6 (not used) + * xx : Should be set to 00 + * b5 IP initilisation status + * 0 : Reset (IP not initialized) + * 1 : Init done (IP not initialized) + * b4-b2 (not used) + * xxx : Should be set to 000 + * b1 Rx state + * 0 : Ready (no Rx operation ongoing) + * 1 : Busy (Rx operation ongoing) + * b0 (not used) + * x : Should be set to 0. + */ +typedef uint32_t HAL_IRDA_StateTypeDef; + +/** + * @brief IRDA clock sources definition + */ +typedef enum +{ + IRDA_CLOCKSOURCE_PCLK2 = 0x01U, /*!< PCLK2 clock source */ + IRDA_CLOCKSOURCE_HSI = 0x02U, /*!< HSI clock source */ + IRDA_CLOCKSOURCE_SYSCLK = 0x04U, /*!< SYSCLK clock source */ + IRDA_CLOCKSOURCE_LSE = 0x10U, /*!< LSE clock source */ + IRDA_CLOCKSOURCE_UNDEFINED = 0x20U /*!< Undefined clock source */ +} IRDA_ClockSourceTypeDef; + +/** + * @brief IRDA handle Structure definition + */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) +typedef struct __IRDA_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ +{ + USART_TypeDef *Instance; /*!< USART registers base address */ + + IRDA_InitTypeDef Init; /*!< IRDA communication parameters */ + + uint8_t *pTxBuffPtr; /*!< Pointer to IRDA Tx transfer Buffer */ + + uint16_t TxXferSize; /*!< IRDA Tx Transfer size */ + + __IO uint16_t TxXferCount; /*!< IRDA Tx Transfer Counter */ + + uint8_t *pRxBuffPtr; /*!< Pointer to IRDA Rx transfer Buffer */ + + uint16_t RxXferSize; /*!< IRDA Rx Transfer size */ + + __IO uint16_t RxXferCount; /*!< IRDA Rx Transfer Counter */ + + uint16_t Mask; /*!< USART RX RDR register mask */ + + DMA_HandleTypeDef *hdmatx; /*!< IRDA Tx DMA Handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< IRDA Rx DMA Handle parameters */ + + HAL_LockTypeDef Lock; /*!< Locking object */ + + __IO HAL_IRDA_StateTypeDef gState; /*!< IRDA state information related to global Handle management + and also related to Tx operations. + This parameter can be a value of @ref HAL_IRDA_StateTypeDef */ + + __IO HAL_IRDA_StateTypeDef RxState; /*!< IRDA state information related to Rx operations. + This parameter can be a value of @ref HAL_IRDA_StateTypeDef */ + + uint32_t ErrorCode; /*!< IRDA Error code */ + +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + void (* TxHalfCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Tx Half Complete Callback */ + + void (* TxCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Tx Complete Callback */ + + void (* RxHalfCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Rx Half Complete Callback */ + + void (* RxCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Rx Complete Callback */ + + void (* ErrorCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Error Callback */ + + void (* AbortCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Abort Complete Callback */ + + void (* AbortTransmitCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Abort Transmit Complete Callback */ + + void (* AbortReceiveCpltCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Abort Receive Complete Callback */ + + + void (* MspInitCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Msp Init callback */ + + void (* MspDeInitCallback)(struct __IRDA_HandleTypeDef *hirda); /*!< IRDA Msp DeInit callback */ +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ + +} IRDA_HandleTypeDef; + +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) +/** + * @brief HAL IRDA Callback ID enumeration definition + */ +typedef enum +{ + HAL_IRDA_TX_HALFCOMPLETE_CB_ID = 0x00U, /*!< IRDA Tx Half Complete Callback ID */ + HAL_IRDA_TX_COMPLETE_CB_ID = 0x01U, /*!< IRDA Tx Complete Callback ID */ + HAL_IRDA_RX_HALFCOMPLETE_CB_ID = 0x02U, /*!< IRDA Rx Half Complete Callback ID */ + HAL_IRDA_RX_COMPLETE_CB_ID = 0x03U, /*!< IRDA Rx Complete Callback ID */ + HAL_IRDA_ERROR_CB_ID = 0x04U, /*!< IRDA Error Callback ID */ + HAL_IRDA_ABORT_COMPLETE_CB_ID = 0x05U, /*!< IRDA Abort Complete Callback ID */ + HAL_IRDA_ABORT_TRANSMIT_COMPLETE_CB_ID = 0x06U, /*!< IRDA Abort Transmit Complete Callback ID */ + HAL_IRDA_ABORT_RECEIVE_COMPLETE_CB_ID = 0x07U, /*!< IRDA Abort Receive Complete Callback ID */ + + HAL_IRDA_MSPINIT_CB_ID = 0x08U, /*!< IRDA MspInit callback ID */ + HAL_IRDA_MSPDEINIT_CB_ID = 0x09U /*!< IRDA MspDeInit callback ID */ + +} HAL_IRDA_CallbackIDTypeDef; + +/** + * @brief HAL IRDA Callback pointer definition + */ +typedef void (*pIRDA_CallbackTypeDef)(IRDA_HandleTypeDef *hirda); /*!< pointer to an IRDA callback function */ + +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup IRDA_Exported_Constants IRDA Exported Constants + * @{ + */ + +/** @defgroup IRDA_State_Definition IRDA State Code Definition + * @{ + */ +#define HAL_IRDA_STATE_RESET 0x00000000U /*!< Peripheral is not initialized + Value is allowed for gState and RxState */ +#define HAL_IRDA_STATE_READY 0x00000020U /*!< Peripheral Initialized and ready for use + Value is allowed for gState and RxState */ +#define HAL_IRDA_STATE_BUSY 0x00000024U /*!< An internal process is ongoing + Value is allowed for gState only */ +#define HAL_IRDA_STATE_BUSY_TX 0x00000021U /*!< Data Transmission process is ongoing + Value is allowed for gState only */ +#define HAL_IRDA_STATE_BUSY_RX 0x00000022U /*!< Data Reception process is ongoing + Value is allowed for RxState only */ +#define HAL_IRDA_STATE_BUSY_TX_RX 0x00000023U /*!< Data Transmission and Reception process is ongoing + Not to be used for neither gState nor RxState. + Value is result of combination (Or) between gState and RxState values */ +#define HAL_IRDA_STATE_TIMEOUT 0x000000A0U /*!< Timeout state + Value is allowed for gState only */ +#define HAL_IRDA_STATE_ERROR 0x000000E0U /*!< Error + Value is allowed for gState only */ +/** + * @} + */ + +/** @defgroup IRDA_Error_Definition IRDA Error Code Definition + * @{ + */ +#define HAL_IRDA_ERROR_NONE ((uint32_t)0x00000000U) /*!< No error */ +#define HAL_IRDA_ERROR_PE ((uint32_t)0x00000001U) /*!< Parity error */ +#define HAL_IRDA_ERROR_NE ((uint32_t)0x00000002U) /*!< Noise error */ +#define HAL_IRDA_ERROR_FE ((uint32_t)0x00000004U) /*!< frame error */ +#define HAL_IRDA_ERROR_ORE ((uint32_t)0x00000008U) /*!< Overrun error */ +#define HAL_IRDA_ERROR_DMA ((uint32_t)0x00000010U) /*!< DMA transfer error */ +#define HAL_IRDA_ERROR_BUSY ((uint32_t)0x00000020U) /*!< Busy Error */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) +#define HAL_IRDA_ERROR_INVALID_CALLBACK ((uint32_t)0x00000040U) /*!< Invalid Callback error */ +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup IRDA_Word_Length IRDA Word Length + * @{ + */ +#define IRDA_WORDLENGTH_7B USART_CR1_M1 /*!< 7-bit long frame */ +#define IRDA_WORDLENGTH_8B 0x00000000U /*!< 8-bit long frame */ +#define IRDA_WORDLENGTH_9B USART_CR1_M0 /*!< 9-bit long frame */ +/** + * @} + */ + +/** @defgroup IRDA_Parity IRDA Parity + * @{ + */ +#define IRDA_PARITY_NONE 0x00000000U /*!< No parity */ +#define IRDA_PARITY_EVEN USART_CR1_PCE /*!< Even parity */ +#define IRDA_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS) /*!< Odd parity */ +/** + * @} + */ + +/** @defgroup IRDA_Transfer_Mode IRDA Transfer Mode + * @{ + */ +#define IRDA_MODE_RX USART_CR1_RE /*!< RX mode */ +#define IRDA_MODE_TX USART_CR1_TE /*!< TX mode */ +#define IRDA_MODE_TX_RX (USART_CR1_TE |USART_CR1_RE) /*!< RX and TX mode */ +/** + * @} + */ + +/** @defgroup IRDA_Low_Power IRDA Low Power + * @{ + */ +#define IRDA_POWERMODE_NORMAL 0x00000000U /*!< IRDA normal power mode */ +#define IRDA_POWERMODE_LOWPOWER USART_CR3_IRLP /*!< IRDA low power mode */ +/** + * @} + */ + +/** @defgroup IRDA_ClockPrescaler Clock Prescaler + * @{ + */ +#define IRDA_PRESCALER_DIV1 0x00000000U /*!< fclk_pres = fclk */ +#define IRDA_PRESCALER_DIV2 0x00000001U /*!< fclk_pres = fclk/2 */ +#define IRDA_PRESCALER_DIV4 0x00000002U /*!< fclk_pres = fclk/4 */ +#define IRDA_PRESCALER_DIV6 0x00000003U /*!< fclk_pres = fclk/6 */ +#define IRDA_PRESCALER_DIV8 0x00000004U /*!< fclk_pres = fclk/8 */ +#define IRDA_PRESCALER_DIV10 0x00000005U /*!< fclk_pres = fclk/10 */ +#define IRDA_PRESCALER_DIV12 0x00000006U /*!< fclk_pres = fclk/12 */ +#define IRDA_PRESCALER_DIV16 0x00000007U /*!< fclk_pres = fclk/16 */ +#define IRDA_PRESCALER_DIV32 0x00000008U /*!< fclk_pres = fclk/32 */ +#define IRDA_PRESCALER_DIV64 0x00000009U /*!< fclk_pres = fclk/64 */ +#define IRDA_PRESCALER_DIV128 0x0000000AU /*!< fclk_pres = fclk/128 */ +#define IRDA_PRESCALER_DIV256 0x0000000BU /*!< fclk_pres = fclk/256 */ +/** + * @} + */ + +/** @defgroup IRDA_State IRDA State + * @{ + */ +#define IRDA_STATE_DISABLE 0x00000000U /*!< IRDA disabled */ +#define IRDA_STATE_ENABLE USART_CR1_UE /*!< IRDA enabled */ +/** + * @} + */ + +/** @defgroup IRDA_Mode IRDA Mode + * @{ + */ +#define IRDA_MODE_DISABLE 0x00000000U /*!< Associated UART disabled in IRDA mode */ +#define IRDA_MODE_ENABLE USART_CR3_IREN /*!< Associated UART enabled in IRDA mode */ +/** + * @} + */ + +/** @defgroup IRDA_One_Bit IRDA One Bit Sampling + * @{ + */ +#define IRDA_ONE_BIT_SAMPLE_DISABLE 0x00000000U /*!< One-bit sampling disabled */ +#define IRDA_ONE_BIT_SAMPLE_ENABLE USART_CR3_ONEBIT /*!< One-bit sampling enabled */ +/** + * @} + */ + +/** @defgroup IRDA_DMA_Tx IRDA DMA Tx + * @{ + */ +#define IRDA_DMA_TX_DISABLE 0x00000000U /*!< IRDA DMA TX disabled */ +#define IRDA_DMA_TX_ENABLE USART_CR3_DMAT /*!< IRDA DMA TX enabled */ +/** + * @} + */ + +/** @defgroup IRDA_DMA_Rx IRDA DMA Rx + * @{ + */ +#define IRDA_DMA_RX_DISABLE 0x00000000U /*!< IRDA DMA RX disabled */ +#define IRDA_DMA_RX_ENABLE USART_CR3_DMAR /*!< IRDA DMA RX enabled */ +/** + * @} + */ + +/** @defgroup IRDA_Request_Parameters IRDA Request Parameters + * @{ + */ +#define IRDA_AUTOBAUD_REQUEST USART_RQR_ABRRQ /*!< Auto-Baud Rate Request */ +#define IRDA_RXDATA_FLUSH_REQUEST USART_RQR_RXFRQ /*!< Receive Data flush Request */ +#define IRDA_TXDATA_FLUSH_REQUEST USART_RQR_TXFRQ /*!< Transmit data flush Request */ +/** + * @} + */ + +/** @defgroup IRDA_Flags IRDA Flags + * Elements values convention: 0xXXXX + * - 0xXXXX : Flag mask in the ISR register + * @{ + */ +#define IRDA_FLAG_REACK USART_ISR_REACK /*!< IRDA receive enable acknowledge flag */ +#define IRDA_FLAG_TEACK USART_ISR_TEACK /*!< IRDA transmit enable acknowledge flag */ +#define IRDA_FLAG_BUSY USART_ISR_BUSY /*!< IRDA busy flag */ +#define IRDA_FLAG_ABRF USART_ISR_ABRF /*!< IRDA auto Baud rate flag */ +#define IRDA_FLAG_ABRE USART_ISR_ABRE /*!< IRDA auto Baud rate error */ +#define IRDA_FLAG_TXE USART_ISR_TXE_TXFNF /*!< IRDA transmit data register empty */ +#define IRDA_FLAG_TC USART_ISR_TC /*!< IRDA transmission complete */ +#define IRDA_FLAG_RXNE USART_ISR_RXNE_RXFNE /*!< IRDA read data register not empty */ +#define IRDA_FLAG_ORE USART_ISR_ORE /*!< IRDA overrun error */ +#define IRDA_FLAG_NE USART_ISR_NE /*!< IRDA noise error */ +#define IRDA_FLAG_FE USART_ISR_FE /*!< IRDA frame error */ +#define IRDA_FLAG_PE USART_ISR_PE /*!< IRDA parity error */ +/** + * @} + */ + +/** @defgroup IRDA_Interrupt_definition IRDA Interrupts Definition + * Elements values convention: 0000ZZZZ0XXYYYYYb + * - YYYYY : Interrupt source position in the XX register (5bits) + * - XX : Interrupt source register (2bits) + * - 01: CR1 register + * - 10: CR2 register + * - 11: CR3 register + * - ZZZZ : Flag position in the ISR register(4bits) + * @{ + */ +#define IRDA_IT_PE 0x0028U /*!< IRDA Parity error interruption */ +#define IRDA_IT_TXE 0x0727U /*!< IRDA Transmit data register empty interruption */ +#define IRDA_IT_TC 0x0626U /*!< IRDA Transmission complete interruption */ +#define IRDA_IT_RXNE 0x0525U /*!< IRDA Read data register not empty interruption */ +#define IRDA_IT_IDLE 0x0424U /*!< IRDA Idle interruption */ + +/* Elements values convention: 000000000XXYYYYYb + - YYYYY : Interrupt source position in the XX register (5bits) + - XX : Interrupt source register (2bits) + - 01: CR1 register + - 10: CR2 register + - 11: CR3 register */ +#define IRDA_IT_ERR 0x0060U /*!< IRDA Error interruption */ + +/* Elements values convention: 0000ZZZZ00000000b + - ZZZZ : Flag position in the ISR register(4bits) */ +#define IRDA_IT_ORE 0x0300U /*!< IRDA Overrun error interruption */ +#define IRDA_IT_NE 0x0200U /*!< IRDA Noise error interruption */ +#define IRDA_IT_FE 0x0100U /*!< IRDA Frame error interruption */ +/** + * @} + */ + +/** @defgroup IRDA_IT_CLEAR_Flags IRDA Interruption Clear Flags + * @{ + */ +#define IRDA_CLEAR_PEF USART_ICR_PECF /*!< Parity Error Clear Flag */ +#define IRDA_CLEAR_FEF USART_ICR_FECF /*!< Framing Error Clear Flag */ +#define IRDA_CLEAR_NEF USART_ICR_NECF /*!< Noise Error detected Clear Flag */ +#define IRDA_CLEAR_OREF USART_ICR_ORECF /*!< OverRun Error Clear Flag */ +#define IRDA_CLEAR_IDLEF USART_ICR_IDLECF /*!< IDLE line detected Clear Flag */ +#define IRDA_CLEAR_TCF USART_ICR_TCCF /*!< Transmission Complete Clear Flag */ +/** + * @} + */ + +/** @defgroup IRDA_Interruption_Mask IRDA interruptions flags mask + * @{ + */ +#define IRDA_IT_MASK 0x001FU /*!< IRDA Interruptions flags mask */ +#define IRDA_CR_MASK 0x00E0U /*!< IRDA control register mask */ +#define IRDA_CR_POS 5U /*!< IRDA control register position */ +#define IRDA_ISR_MASK 0x1F00U /*!< IRDA ISR register mask */ +#define IRDA_ISR_POS 8U /*!< IRDA ISR register position */ +/** + * @} + */ + +/** + * @} + */ + + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup IRDA_Exported_Macros IRDA Exported Macros + * @{ + */ + +/** @brief Reset IRDA handle state. + * @param __HANDLE__ IRDA handle. + * @retval None + */ +#if USE_HAL_IRDA_REGISTER_CALLBACKS == 1 +#define __HAL_IRDA_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->gState = HAL_IRDA_STATE_RESET; \ + (__HANDLE__)->RxState = HAL_IRDA_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_IRDA_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->gState = HAL_IRDA_STATE_RESET; \ + (__HANDLE__)->RxState = HAL_IRDA_STATE_RESET; \ + } while(0) +#endif /*USE_HAL_IRDA_REGISTER_CALLBACKS */ + +/** @brief Flush the IRDA DR register. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_FLUSH_DRREGISTER(__HANDLE__) \ + do{ \ + SET_BIT((__HANDLE__)->Instance->RQR, IRDA_RXDATA_FLUSH_REQUEST); \ + SET_BIT((__HANDLE__)->Instance->RQR, IRDA_TXDATA_FLUSH_REQUEST); \ + } while(0) + +/** @brief Clear the specified IRDA pending flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be any combination of the following values: + * @arg @ref IRDA_CLEAR_PEF + * @arg @ref IRDA_CLEAR_FEF + * @arg @ref IRDA_CLEAR_NEF + * @arg @ref IRDA_CLEAR_OREF + * @arg @ref IRDA_CLEAR_TCF + * @arg @ref IRDA_CLEAR_IDLEF + * @retval None + */ +#define __HAL_IRDA_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) + +/** @brief Clear the IRDA PE pending flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_CLEAR_PEFLAG(__HANDLE__) __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_PEF) + + +/** @brief Clear the IRDA FE pending flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_CLEAR_FEFLAG(__HANDLE__) __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_FEF) + +/** @brief Clear the IRDA NE pending flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_CLEAR_NEFLAG(__HANDLE__) __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_NEF) + +/** @brief Clear the IRDA ORE pending flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_CLEAR_OREFLAG(__HANDLE__) __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_OREF) + +/** @brief Clear the IRDA IDLE pending flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_CLEAR_IDLEFLAG(__HANDLE__) __HAL_IRDA_CLEAR_FLAG((__HANDLE__), IRDA_CLEAR_IDLEF) + +/** @brief Check whether the specified IRDA flag is set or not. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref IRDA_FLAG_REACK Receive enable acknowledge flag + * @arg @ref IRDA_FLAG_TEACK Transmit enable acknowledge flag + * @arg @ref IRDA_FLAG_BUSY Busy flag + * @arg @ref IRDA_FLAG_ABRF Auto Baud rate detection flag + * @arg @ref IRDA_FLAG_ABRE Auto Baud rate detection error flag + * @arg @ref IRDA_FLAG_TXE Transmit data register empty flag + * @arg @ref IRDA_FLAG_TC Transmission Complete flag + * @arg @ref IRDA_FLAG_RXNE Receive data register not empty flag + * @arg @ref IRDA_FLAG_ORE OverRun Error flag + * @arg @ref IRDA_FLAG_NE Noise Error flag + * @arg @ref IRDA_FLAG_FE Framing Error flag + * @arg @ref IRDA_FLAG_PE Parity Error flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_IRDA_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__)) + + +/** @brief Enable the specified IRDA interrupt. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __INTERRUPT__ specifies the IRDA interrupt source to enable. + * This parameter can be one of the following values: + * @arg @ref IRDA_IT_TXE Transmit Data Register empty interrupt + * @arg @ref IRDA_IT_TC Transmission complete interrupt + * @arg @ref IRDA_IT_RXNE Receive Data register not empty interrupt + * @arg @ref IRDA_IT_IDLE Idle line detection interrupt + * @arg @ref IRDA_IT_PE Parity Error interrupt + * @arg @ref IRDA_IT_ERR Error interrupt(Frame error, noise error, overrun error) + * @retval None + */ +#define __HAL_IRDA_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((((__INTERRUPT__) & IRDA_CR_MASK) >> IRDA_CR_POS) == 1)? ((__HANDLE__)->Instance->CR1 |= ((uint32_t)1U << ((__INTERRUPT__) & IRDA_IT_MASK))): \ + ((((__INTERRUPT__) & IRDA_CR_MASK) >> IRDA_CR_POS) == 2)? ((__HANDLE__)->Instance->CR2 |= ((uint32_t)1U << ((__INTERRUPT__) & IRDA_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 |= ((uint32_t)1U << ((__INTERRUPT__) & IRDA_IT_MASK)))) + +/** @brief Disable the specified IRDA interrupt. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __INTERRUPT__ specifies the IRDA interrupt source to disable. + * This parameter can be one of the following values: + * @arg @ref IRDA_IT_TXE Transmit Data Register empty interrupt + * @arg @ref IRDA_IT_TC Transmission complete interrupt + * @arg @ref IRDA_IT_RXNE Receive Data register not empty interrupt + * @arg @ref IRDA_IT_IDLE Idle line detection interrupt + * @arg @ref IRDA_IT_PE Parity Error interrupt + * @arg @ref IRDA_IT_ERR Error interrupt(Frame error, noise error, overrun error) + * @retval None + */ +#define __HAL_IRDA_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((((__INTERRUPT__) & IRDA_CR_MASK) >> IRDA_CR_POS) == 1)? ((__HANDLE__)->Instance->CR1 &= ~ ((uint32_t)1U << ((__INTERRUPT__) & IRDA_IT_MASK))): \ + ((((__INTERRUPT__) & IRDA_CR_MASK) >> IRDA_CR_POS) == 2)? ((__HANDLE__)->Instance->CR2 &= ~ ((uint32_t)1U << ((__INTERRUPT__) & IRDA_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 &= ~ ((uint32_t)1U << ((__INTERRUPT__) & IRDA_IT_MASK)))) + + +/** @brief Check whether the specified IRDA interrupt has occurred or not. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __INTERRUPT__ specifies the IRDA interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref IRDA_IT_TXE Transmit Data Register empty interrupt + * @arg @ref IRDA_IT_TC Transmission complete interrupt + * @arg @ref IRDA_IT_RXNE Receive Data register not empty interrupt + * @arg @ref IRDA_IT_IDLE Idle line detection interrupt + * @arg @ref IRDA_IT_ORE OverRun Error interrupt + * @arg @ref IRDA_IT_NE Noise Error interrupt + * @arg @ref IRDA_IT_FE Framing Error interrupt + * @arg @ref IRDA_IT_PE Parity Error interrupt + * @retval The new state of __IT__ (SET or RESET). + */ +#define __HAL_IRDA_GET_IT(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->ISR & (0x01U << (((__INTERRUPT__) & IRDA_ISR_MASK)>> IRDA_ISR_POS))) != 0U) ? SET : RESET) + +/** @brief Check whether the specified IRDA interrupt source is enabled or not. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __INTERRUPT__ specifies the IRDA interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref IRDA_IT_TXE Transmit Data Register empty interrupt + * @arg @ref IRDA_IT_TC Transmission complete interrupt + * @arg @ref IRDA_IT_RXNE Receive Data register not empty interrupt + * @arg @ref IRDA_IT_IDLE Idle line detection interrupt + * @arg @ref IRDA_IT_ERR Framing, overrun or noise error interrupt + * @arg @ref IRDA_IT_PE Parity Error interrupt + * @retval The new state of __IT__ (SET or RESET). + */ +#define __HAL_IRDA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((((((__INTERRUPT__) & IRDA_CR_MASK) >> IRDA_CR_POS) == 0x01U)? (__HANDLE__)->Instance->CR1 : \ + (((((__INTERRUPT__) & IRDA_CR_MASK) >> IRDA_CR_POS) == 0x02U)? (__HANDLE__)->Instance->CR2 : \ + (__HANDLE__)->Instance->CR3)) & ((uint32_t)0x01U << (((uint16_t)(__INTERRUPT__)) & IRDA_IT_MASK))) != 0U) ? SET : RESET) + +/** @brief Clear the specified IRDA ISR flag, in setting the proper ICR register flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __IT_CLEAR__ specifies the interrupt clear register flag that needs to be set + * to clear the corresponding interrupt + * This parameter can be one of the following values: + * @arg @ref IRDA_CLEAR_PEF Parity Error Clear Flag + * @arg @ref IRDA_CLEAR_FEF Framing Error Clear Flag + * @arg @ref IRDA_CLEAR_NEF Noise detected Clear Flag + * @arg @ref IRDA_CLEAR_OREF OverRun Error Clear Flag + * @arg @ref IRDA_CLEAR_TCF Transmission Complete Clear Flag + * @retval None + */ +#define __HAL_IRDA_CLEAR_IT(__HANDLE__, __IT_CLEAR__) ((__HANDLE__)->Instance->ICR = (uint32_t)(__IT_CLEAR__)) + + +/** @brief Set a specific IRDA request flag. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __REQ__ specifies the request flag to set + * This parameter can be one of the following values: + * @arg @ref IRDA_AUTOBAUD_REQUEST Auto-Baud Rate Request + * @arg @ref IRDA_RXDATA_FLUSH_REQUEST Receive Data flush Request + * @arg @ref IRDA_TXDATA_FLUSH_REQUEST Transmit data flush Request + * + * @retval None + */ +#define __HAL_IRDA_SEND_REQ(__HANDLE__, __REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__)) + +/** @brief Enable the IRDA one bit sample method. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT) + +/** @brief Disable the IRDA one bit sample method. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= (uint32_t)~((uint32_t)USART_CR3_ONEBIT)) + +/** @brief Enable UART/USART associated to IRDA Handle. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE) + +/** @brief Disable UART/USART associated to IRDA Handle. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None + */ +#define __HAL_IRDA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE) + +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/** @addtogroup IRDA_Private_Macros + * @{ + */ + +/** @brief Compute the mask to apply to retrieve the received data + * according to the word length and to the parity bits activation. + * @param __HANDLE__ specifies the IRDA Handle. + * @retval None, the mask to apply to the associated UART RDR register is stored in (__HANDLE__)->Mask field. + */ +#define IRDA_MASK_COMPUTATION(__HANDLE__) \ + do { \ + if ((__HANDLE__)->Init.WordLength == IRDA_WORDLENGTH_9B) \ + { \ + if ((__HANDLE__)->Init.Parity == IRDA_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x01FF ; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x00FF ; \ + } \ + } \ + else if ((__HANDLE__)->Init.WordLength == IRDA_WORDLENGTH_8B) \ + { \ + if ((__HANDLE__)->Init.Parity == IRDA_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x00FF ; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x007F ; \ + } \ + } \ + else if ((__HANDLE__)->Init.WordLength == IRDA_WORDLENGTH_7B) \ + { \ + if ((__HANDLE__)->Init.Parity == IRDA_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x007F ; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x003F ; \ + } \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x0000U; \ + } \ +} while(0) + +/** @brief Ensure that IRDA Baud rate is less or equal to maximum value. + * @param __BAUDRATE__ specifies the IRDA Baudrate set by the user. + * @retval True or False + */ +#define IS_IRDA_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 115201U) + +/** @brief Ensure that IRDA prescaler value is strictly larger than 0. + * @param __PRESCALER__ specifies the IRDA prescaler value set by the user. + * @retval True or False + */ +#define IS_IRDA_PRESCALER(__PRESCALER__) ((__PRESCALER__) > 0U) + +/** + * @brief Ensure that IRDA frame length is valid. + * @param __LENGTH__ IRDA frame length. + * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid) + */ +#define IS_IRDA_WORD_LENGTH(__LENGTH__) (((__LENGTH__) == IRDA_WORDLENGTH_7B) || \ + ((__LENGTH__) == IRDA_WORDLENGTH_8B) || \ + ((__LENGTH__) == IRDA_WORDLENGTH_9B)) + +/** + * @brief Ensure that IRDA frame parity is valid. + * @param __PARITY__ IRDA frame parity. + * @retval SET (__PARITY__ is valid) or RESET (__PARITY__ is invalid) + */ +#define IS_IRDA_PARITY(__PARITY__) (((__PARITY__) == IRDA_PARITY_NONE) || \ + ((__PARITY__) == IRDA_PARITY_EVEN) || \ + ((__PARITY__) == IRDA_PARITY_ODD)) + +/** + * @brief Ensure that IRDA communication mode is valid. + * @param __MODE__ IRDA communication mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_IRDA_TX_RX_MODE(__MODE__) ((((__MODE__) & (~((uint32_t)(IRDA_MODE_TX_RX)))) == 0x00U) && ((__MODE__) != 0x00U)) + +/** + * @brief Ensure that IRDA power mode is valid. + * @param __MODE__ IRDA power mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_IRDA_POWERMODE(__MODE__) (((__MODE__) == IRDA_POWERMODE_LOWPOWER) || \ + ((__MODE__) == IRDA_POWERMODE_NORMAL)) + +/** + * @brief Ensure that IRDA clock Prescaler is valid. + * @param __CLOCKPRESCALER__ IRDA clock Prescaler value. + * @retval SET (__CLOCKPRESCALER__ is valid) or RESET (__CLOCKPRESCALER__ is invalid) + */ +#define IS_IRDA_CLOCKPRESCALER(__CLOCKPRESCALER__) (((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV1) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV2) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV4) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV6) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV8) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV10) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV12) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV16) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV32) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV64) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV128) || \ + ((__CLOCKPRESCALER__) == IRDA_PRESCALER_DIV256)) + +/** + * @brief Ensure that IRDA state is valid. + * @param __STATE__ IRDA state mode. + * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid) + */ +#define IS_IRDA_STATE(__STATE__) (((__STATE__) == IRDA_STATE_DISABLE) || \ + ((__STATE__) == IRDA_STATE_ENABLE)) + +/** + * @brief Ensure that IRDA associated UART/USART mode is valid. + * @param __MODE__ IRDA associated UART/USART mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_IRDA_MODE(__MODE__) (((__MODE__) == IRDA_MODE_DISABLE) || \ + ((__MODE__) == IRDA_MODE_ENABLE)) + +/** + * @brief Ensure that IRDA sampling rate is valid. + * @param __ONEBIT__ IRDA sampling rate. + * @retval SET (__ONEBIT__ is valid) or RESET (__ONEBIT__ is invalid) + */ +#define IS_IRDA_ONE_BIT_SAMPLE(__ONEBIT__) (((__ONEBIT__) == IRDA_ONE_BIT_SAMPLE_DISABLE) || \ + ((__ONEBIT__) == IRDA_ONE_BIT_SAMPLE_ENABLE)) + +/** + * @brief Ensure that IRDA DMA TX mode is valid. + * @param __DMATX__ IRDA DMA TX mode. + * @retval SET (__DMATX__ is valid) or RESET (__DMATX__ is invalid) + */ +#define IS_IRDA_DMA_TX(__DMATX__) (((__DMATX__) == IRDA_DMA_TX_DISABLE) || \ + ((__DMATX__) == IRDA_DMA_TX_ENABLE)) + +/** + * @brief Ensure that IRDA DMA RX mode is valid. + * @param __DMARX__ IRDA DMA RX mode. + * @retval SET (__DMARX__ is valid) or RESET (__DMARX__ is invalid) + */ +#define IS_IRDA_DMA_RX(__DMARX__) (((__DMARX__) == IRDA_DMA_RX_DISABLE) || \ + ((__DMARX__) == IRDA_DMA_RX_ENABLE)) + +/** + * @brief Ensure that IRDA request is valid. + * @param __PARAM__ IRDA request. + * @retval SET (__PARAM__ is valid) or RESET (__PARAM__ is invalid) + */ +#define IS_IRDA_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == IRDA_AUTOBAUD_REQUEST) || \ + ((__PARAM__) == IRDA_RXDATA_FLUSH_REQUEST) || \ + ((__PARAM__) == IRDA_TXDATA_FLUSH_REQUEST)) +/** + * @} + */ + +/* Include IRDA HAL Extended module */ +#include "stm32wbxx_hal_irda_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup IRDA_Exported_Functions IRDA Exported Functions + * @{ + */ + +/** @addtogroup IRDA_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_IRDA_Init(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_DeInit(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_MspInit(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_MspDeInit(IRDA_HandleTypeDef *hirda); + +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) +/* Callbacks Register/UnRegister functions ***********************************/ +HAL_StatusTypeDef HAL_IRDA_RegisterCallback(IRDA_HandleTypeDef *hirda, HAL_IRDA_CallbackIDTypeDef CallbackID, pIRDA_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_IRDA_UnRegisterCallback(IRDA_HandleTypeDef *hirda, HAL_IRDA_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @addtogroup IRDA_Exported_Functions_Group2 IO operation functions + * @{ + */ + +/* IO operation functions *****************************************************/ +HAL_StatusTypeDef HAL_IRDA_Transmit(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_IRDA_Receive(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_IRDA_Receive_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_IRDA_Transmit_DMA(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_IRDA_Receive_DMA(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_IRDA_DMAPause(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_DMAResume(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_DMAStop(IRDA_HandleTypeDef *hirda); +/* Transfer Abort functions */ +HAL_StatusTypeDef HAL_IRDA_Abort(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_AbortTransmit(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_AbortReceive(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_Abort_IT(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_AbortTransmit_IT(IRDA_HandleTypeDef *hirda); +HAL_StatusTypeDef HAL_IRDA_AbortReceive_IT(IRDA_HandleTypeDef *hirda); + +void HAL_IRDA_IRQHandler(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_TxCpltCallback(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_RxCpltCallback(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_TxHalfCpltCallback(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_RxHalfCpltCallback(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_ErrorCallback(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_AbortCpltCallback(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_AbortTransmitCpltCallback(IRDA_HandleTypeDef *hirda); +void HAL_IRDA_AbortReceiveCpltCallback(IRDA_HandleTypeDef *hirda); + +/** + * @} + */ + +/* Peripheral Control functions ************************************************/ + +/** @addtogroup IRDA_Exported_Functions_Group4 Peripheral State and Error functions + * @{ + */ + +/* Peripheral State and Error functions ***************************************/ +HAL_IRDA_StateTypeDef HAL_IRDA_GetState(IRDA_HandleTypeDef *hirda); +uint32_t HAL_IRDA_GetError(IRDA_HandleTypeDef *hirda); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_IRDA_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_irda_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_irda_ex.h new file mode 100644 index 0000000..7ca4efa --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_irda_ex.h @@ -0,0 +1,104 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_irda_ex.h + * @author MCD Application Team + * @brief Header file of IRDA HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_IRDA_EX_H +#define STM32WBxx_HAL_IRDA_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup IRDAEx IRDAEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/** @defgroup IRDAEx_Private_Macros IRDAEx Private Macros + * @{ + */ + +/** @brief Report the IRDA clock source. + * @param __HANDLE__ specifies the IRDA Handle. + * @param __CLOCKSOURCE__ output variable. + * @retval IRDA clocking source, written in __CLOCKSOURCE__. + */ +#define IRDA_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK2: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_PCLK2; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = IRDA_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_IRDA_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_iwdg.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_iwdg.h new file mode 100644 index 0000000..a206d19 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_iwdg.h @@ -0,0 +1,242 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_iwdg.h + * @author MCD Application Team + * @brief Header file of IWDG HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_IWDG_H +#define STM32WBxx_HAL_IWDG_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup IWDG IWDG + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup IWDG_Exported_Types IWDG Exported Types + * @{ + */ + +/** + * @brief IWDG Init structure definition + */ +typedef struct +{ + uint32_t Prescaler; /*!< Select the prescaler of the IWDG. + This parameter can be a value of @ref IWDG_Prescaler */ + + uint32_t Reload; /*!< Specifies the IWDG down-counter reload value. + This parameter must be a number between Min_Data = 0 and Max_Data = 0x0FFF */ + + uint32_t Window; /*!< Specifies the window value to be compared to the down-counter. + This parameter must be a number between Min_Data = 0 and Max_Data = 0x0FFF */ + +} IWDG_InitTypeDef; + +/** + * @brief IWDG Handle Structure definition + */ +typedef struct +{ + IWDG_TypeDef *Instance; /*!< Register base address */ + + IWDG_InitTypeDef Init; /*!< IWDG required parameters */ +} IWDG_HandleTypeDef; + + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup IWDG_Exported_Constants IWDG Exported Constants + * @{ + */ + +/** @defgroup IWDG_Prescaler IWDG Prescaler + * @{ + */ +#define IWDG_PRESCALER_4 0x00000000u /*!< IWDG prescaler set to 4 */ +#define IWDG_PRESCALER_8 IWDG_PR_PR_0 /*!< IWDG prescaler set to 8 */ +#define IWDG_PRESCALER_16 IWDG_PR_PR_1 /*!< IWDG prescaler set to 16 */ +#define IWDG_PRESCALER_32 (IWDG_PR_PR_1 | IWDG_PR_PR_0) /*!< IWDG prescaler set to 32 */ +#define IWDG_PRESCALER_64 IWDG_PR_PR_2 /*!< IWDG prescaler set to 64 */ +#define IWDG_PRESCALER_128 (IWDG_PR_PR_2 | IWDG_PR_PR_0) /*!< IWDG prescaler set to 128 */ +#define IWDG_PRESCALER_256 (IWDG_PR_PR_2 | IWDG_PR_PR_1) /*!< IWDG prescaler set to 256 */ + +/** + * @} + */ + +/** @defgroup IWDG_Window_option IWDG Window option + * @{ + */ +#define IWDG_WINDOW_DISABLE IWDG_WINR_WIN +/** + * @} + */ + + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup IWDG_Exported_Macros IWDG Exported Macros + * @{ + */ + +/** + * @brief Enable the IWDG peripheral. + * @param __HANDLE__ IWDG handle + * @retval None + */ +#define __HAL_IWDG_START(__HANDLE__) WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_ENABLE) + +/** + * @brief Reload IWDG counter with value defined in the reload register + * (write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers disabled). + * @param __HANDLE__ IWDG handle + * @retval None + */ +#define __HAL_IWDG_RELOAD_COUNTER(__HANDLE__) WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_RELOAD) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup IWDG_Exported_Functions IWDG Exported Functions + * @{ + */ + +/** @defgroup IWDG_Exported_Functions_Group1 Initialization and Start functions + * @{ + */ +/* Initialization/Start functions ********************************************/ +HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg); +/** + * @} + */ + +/** @defgroup IWDG_Exported_Functions_Group2 IO operation functions + * @{ + */ +/* I/O operation functions ****************************************************/ +HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg); +/** + * @} + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup IWDG_Private_Constants IWDG Private Constants + * @{ + */ + +/** + * @brief IWDG Key Register BitMask + */ +#define IWDG_KEY_RELOAD 0x0000AAAAu /*!< IWDG Reload Counter Enable */ +#define IWDG_KEY_ENABLE 0x0000CCCCu /*!< IWDG Peripheral Enable */ +#define IWDG_KEY_WRITE_ACCESS_ENABLE 0x00005555u /*!< IWDG KR Write Access Enable */ +#define IWDG_KEY_WRITE_ACCESS_DISABLE 0x00000000u /*!< IWDG KR Write Access Disable */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup IWDG_Private_Macros IWDG Private Macros + * @{ + */ + +/** + * @brief Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers. + * @param __HANDLE__ IWDG handle + * @retval None + */ +#define IWDG_ENABLE_WRITE_ACCESS(__HANDLE__) WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_WRITE_ACCESS_ENABLE) + +/** + * @brief Disable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers. + * @param __HANDLE__ IWDG handle + * @retval None + */ +#define IWDG_DISABLE_WRITE_ACCESS(__HANDLE__) WRITE_REG((__HANDLE__)->Instance->KR, IWDG_KEY_WRITE_ACCESS_DISABLE) + +/** + * @brief Check IWDG prescaler value. + * @param __PRESCALER__ IWDG prescaler value + * @retval None + */ +#define IS_IWDG_PRESCALER(__PRESCALER__) (((__PRESCALER__) == IWDG_PRESCALER_4) || \ + ((__PRESCALER__) == IWDG_PRESCALER_8) || \ + ((__PRESCALER__) == IWDG_PRESCALER_16) || \ + ((__PRESCALER__) == IWDG_PRESCALER_32) || \ + ((__PRESCALER__) == IWDG_PRESCALER_64) || \ + ((__PRESCALER__) == IWDG_PRESCALER_128)|| \ + ((__PRESCALER__) == IWDG_PRESCALER_256)) + +/** + * @brief Check IWDG reload value. + * @param __RELOAD__ IWDG reload value + * @retval None + */ +#define IS_IWDG_RELOAD(__RELOAD__) ((__RELOAD__) <= IWDG_RLR_RL) + +/** + * @brief Check IWDG window value. + * @param __WINDOW__ IWDG window value + * @retval None + */ +#define IS_IWDG_WINDOW(__WINDOW__) ((__WINDOW__) <= IWDG_WINR_WIN) + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_IWDG_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_lcd.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_lcd.h new file mode 100644 index 0000000..86e55f8 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_lcd.h @@ -0,0 +1,772 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_lcd.h + * @author MCD Application Team + * @brief Header file of LCD Controller HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_LCD_H +#define STM32WBxx_HAL_LCD_H + +#ifdef __cplusplus +extern "C" { +#endif + + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +#if defined (LCD) + +/** @addtogroup LCD + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup LCD_Exported_Types LCD Exported Types + * @{ + */ + +/** + * @brief LCD Init structure definition + */ + +typedef struct +{ + uint32_t Prescaler; /*!< Configures the LCD Prescaler. + This parameter can be one value of @ref LCD_Prescaler */ + uint32_t Divider; /*!< Configures the LCD Divider. + This parameter can be one value of @ref LCD_Divider */ + uint32_t Duty; /*!< Configures the LCD Duty. + This parameter can be one value of @ref LCD_Duty */ + uint32_t Bias; /*!< Configures the LCD Bias. + This parameter can be one value of @ref LCD_Bias */ + uint32_t VoltageSource; /*!< Selects the LCD Voltage source. + This parameter can be one value of @ref LCD_Voltage_Source */ + uint32_t Contrast; /*!< Configures the LCD Contrast. + This parameter can be one value of @ref LCD_Contrast */ + uint32_t DeadTime; /*!< Configures the LCD Dead Time. + This parameter can be one value of @ref LCD_DeadTime */ + uint32_t PulseOnDuration; /*!< Configures the LCD Pulse On Duration. + This parameter can be one value of @ref LCD_PulseOnDuration */ + uint32_t HighDrive; /*!< Enable or disable the low resistance divider. + This parameter can be one value of @ref LCD_HighDrive */ + uint32_t BlinkMode; /*!< Configures the LCD Blink Mode. + This parameter can be one value of @ref LCD_BlinkMode */ + uint32_t BlinkFrequency; /*!< Configures the LCD Blink frequency. + This parameter can be one value of @ref LCD_BlinkFrequency */ + uint32_t MuxSegment; /*!< Enable or disable mux segment. + This parameter can be one value of @ref LCD_MuxSegment */ +} LCD_InitTypeDef; + +/** + * @brief HAL LCD State structures definition + */ +typedef enum +{ + HAL_LCD_STATE_RESET = 0x00, /*!< Peripheral is not yet Initialized */ + HAL_LCD_STATE_READY = 0x01, /*!< Peripheral Initialized and ready for use */ + HAL_LCD_STATE_BUSY = 0x02, /*!< an internal process is ongoing */ + HAL_LCD_STATE_TIMEOUT = 0x03, /*!< Timeout state */ + HAL_LCD_STATE_ERROR = 0x04 /*!< Error */ +} HAL_LCD_StateTypeDef; + +/** + * @brief UART handle Structure definition + */ +typedef struct +{ + LCD_TypeDef *Instance; /* LCD registers base address */ + + LCD_InitTypeDef Init; /* LCD communication parameters */ + + HAL_LockTypeDef Lock; /* Locking object */ + + __IO HAL_LCD_StateTypeDef State; /* LCD communication state */ + + __IO uint32_t ErrorCode; /* LCD Error code */ + +} LCD_HandleTypeDef; +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup LCD_Exported_Constants LCD Exported Constants + * @{ + */ + +/** @defgroup LCD_ErrorCode LCD Error Code + * @{ + */ +#define HAL_LCD_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_LCD_ERROR_FCRSF (0x00000001U) /*!< Synchro flag timeout error */ +#define HAL_LCD_ERROR_UDR (0x00000002U) /*!< Update display request flag timeout error */ +#define HAL_LCD_ERROR_UDD (0x00000004U) /*!< Update display done flag timeout error */ +#define HAL_LCD_ERROR_ENS (0x00000008U) /*!< LCD enabled status flag timeout error */ +#define HAL_LCD_ERROR_RDY (0x00000010U) /*!< LCD Booster ready timeout error */ +/** + * @} + */ + +/** @defgroup LCD_Prescaler LCD Prescaler + * @{ + */ +#define LCD_PRESCALER_1 (0x00000000U) /*!< CLKPS = LCDCLK */ +#define LCD_PRESCALER_2 (0x00400000U) /*!< CLKPS = LCDCLK/2 */ +#define LCD_PRESCALER_4 (0x00800000U) /*!< CLKPS = LCDCLK/4 */ +#define LCD_PRESCALER_8 (0x00C00000U) /*!< CLKPS = LCDCLK/8 */ +#define LCD_PRESCALER_16 (0x01000000U) /*!< CLKPS = LCDCLK/16 */ +#define LCD_PRESCALER_32 (0x01400000U) /*!< CLKPS = LCDCLK/32 */ +#define LCD_PRESCALER_64 (0x01800000U) /*!< CLKPS = LCDCLK/64 */ +#define LCD_PRESCALER_128 (0x01C00000U) /*!< CLKPS = LCDCLK/128 */ +#define LCD_PRESCALER_256 (0x02000000U) /*!< CLKPS = LCDCLK/256 */ +#define LCD_PRESCALER_512 (0x02400000U) /*!< CLKPS = LCDCLK/512 */ +#define LCD_PRESCALER_1024 (0x02800000U) /*!< CLKPS = LCDCLK/1024 */ +#define LCD_PRESCALER_2048 (0x02C00000U) /*!< CLKPS = LCDCLK/2048 */ +#define LCD_PRESCALER_4096 (0x03000000U) /*!< CLKPS = LCDCLK/4096 */ +#define LCD_PRESCALER_8192 (0x03400000U) /*!< CLKPS = LCDCLK/8192 */ +#define LCD_PRESCALER_16384 (0x03800000U) /*!< CLKPS = LCDCLK/16384 */ +#define LCD_PRESCALER_32768 (0x03C00000U) /*!< CLKPS = LCDCLK/32768 */ +/** + * @} + */ + +/** @defgroup LCD_Divider LCD Divider + * @{ + */ +#define LCD_DIVIDER_16 (0x00000000U) /*!< LCD frequency = CLKPS/16 */ +#define LCD_DIVIDER_17 (0x00040000U) /*!< LCD frequency = CLKPS/17 */ +#define LCD_DIVIDER_18 (0x00080000U) /*!< LCD frequency = CLKPS/18 */ +#define LCD_DIVIDER_19 (0x000C0000U) /*!< LCD frequency = CLKPS/19 */ +#define LCD_DIVIDER_20 (0x00100000U) /*!< LCD frequency = CLKPS/20 */ +#define LCD_DIVIDER_21 (0x00140000U) /*!< LCD frequency = CLKPS/21 */ +#define LCD_DIVIDER_22 (0x00180000U) /*!< LCD frequency = CLKPS/22 */ +#define LCD_DIVIDER_23 (0x001C0000U) /*!< LCD frequency = CLKPS/23 */ +#define LCD_DIVIDER_24 (0x00200000U) /*!< LCD frequency = CLKPS/24 */ +#define LCD_DIVIDER_25 (0x00240000U) /*!< LCD frequency = CLKPS/25 */ +#define LCD_DIVIDER_26 (0x00280000U) /*!< LCD frequency = CLKPS/26 */ +#define LCD_DIVIDER_27 (0x002C0000U) /*!< LCD frequency = CLKPS/27 */ +#define LCD_DIVIDER_28 (0x00300000U) /*!< LCD frequency = CLKPS/28 */ +#define LCD_DIVIDER_29 (0x00340000U) /*!< LCD frequency = CLKPS/29 */ +#define LCD_DIVIDER_30 (0x00380000U) /*!< LCD frequency = CLKPS/30 */ +#define LCD_DIVIDER_31 (0x003C0000U) /*!< LCD frequency = CLKPS/31 */ +/** + * @} + */ + + +/** @defgroup LCD_Duty LCD Duty + * @{ + */ +#define LCD_DUTY_STATIC (0x00000000U) /*!< Static duty */ +#define LCD_DUTY_1_2 (LCD_CR_DUTY_0) /*!< 1/2 duty */ +#define LCD_DUTY_1_3 (LCD_CR_DUTY_1) /*!< 1/3 duty */ +#define LCD_DUTY_1_4 ((LCD_CR_DUTY_1 | LCD_CR_DUTY_0)) /*!< 1/4 duty */ +#define LCD_DUTY_1_8 (LCD_CR_DUTY_2) /*!< 1/8 duty */ +/** + * @} + */ + + +/** @defgroup LCD_Bias LCD Bias + * @{ + */ +#define LCD_BIAS_1_4 (0x00000000U) /*!< 1/4 Bias */ +#define LCD_BIAS_1_2 LCD_CR_BIAS_0 /*!< 1/2 Bias */ +#define LCD_BIAS_1_3 LCD_CR_BIAS_1 /*!< 1/3 Bias */ +/** + * @} + */ + +/** @defgroup LCD_Voltage_Source LCD Voltage Source + * @{ + */ +#define LCD_VOLTAGESOURCE_INTERNAL (0x00000000U) /*!< Internal voltage source for the LCD */ +#define LCD_VOLTAGESOURCE_EXTERNAL LCD_CR_VSEL /*!< External voltage source for the LCD */ +/** + * @} + */ + +/** @defgroup LCD_Interrupts LCD Interrupts + * @{ + */ +#define LCD_IT_SOF LCD_FCR_SOFIE +#define LCD_IT_UDD LCD_FCR_UDDIE +/** + * @} + */ + +/** @defgroup LCD_PulseOnDuration LCD Pulse On Duration + * @{ + */ +#define LCD_PULSEONDURATION_0 (0x00000000U) /*!< Pulse ON duration = 0 pulse */ +#define LCD_PULSEONDURATION_1 (LCD_FCR_PON_0) /*!< Pulse ON duration = 1/CK_PS */ +#define LCD_PULSEONDURATION_2 (LCD_FCR_PON_1) /*!< Pulse ON duration = 2/CK_PS */ +#define LCD_PULSEONDURATION_3 (LCD_FCR_PON_1 | LCD_FCR_PON_0) /*!< Pulse ON duration = 3/CK_PS */ +#define LCD_PULSEONDURATION_4 (LCD_FCR_PON_2) /*!< Pulse ON duration = 4/CK_PS */ +#define LCD_PULSEONDURATION_5 (LCD_FCR_PON_2 | LCD_FCR_PON_0) /*!< Pulse ON duration = 5/CK_PS */ +#define LCD_PULSEONDURATION_6 (LCD_FCR_PON_2 | LCD_FCR_PON_1) /*!< Pulse ON duration = 6/CK_PS */ +#define LCD_PULSEONDURATION_7 (LCD_FCR_PON) /*!< Pulse ON duration = 7/CK_PS */ +/** + * @} + */ + + +/** @defgroup LCD_DeadTime LCD Dead Time + * @{ + */ +#define LCD_DEADTIME_0 (0x00000000U) /*!< No dead Time */ +#define LCD_DEADTIME_1 (LCD_FCR_DEAD_0) /*!< One Phase between different couple of Frame */ +#define LCD_DEADTIME_2 (LCD_FCR_DEAD_1) /*!< Two Phase between different couple of Frame */ +#define LCD_DEADTIME_3 (LCD_FCR_DEAD_1 | LCD_FCR_DEAD_0) /*!< Three Phase between different couple of Frame */ +#define LCD_DEADTIME_4 (LCD_FCR_DEAD_2) /*!< Four Phase between different couple of Frame */ +#define LCD_DEADTIME_5 (LCD_FCR_DEAD_2 | LCD_FCR_DEAD_0) /*!< Five Phase between different couple of Frame */ +#define LCD_DEADTIME_6 (LCD_FCR_DEAD_2 | LCD_FCR_DEAD_1) /*!< Six Phase between different couple of Frame */ +#define LCD_DEADTIME_7 (LCD_FCR_DEAD) /*!< Seven Phase between different couple of Frame */ +/** + * @} + */ + +/** @defgroup LCD_BlinkMode LCD Blink Mode + * @{ + */ +#define LCD_BLINKMODE_OFF (0x00000000U) /*!< Blink disabled */ +#define LCD_BLINKMODE_SEG0_COM0 (LCD_FCR_BLINK_0) /*!< Blink enabled on SEG[0], COM[0] (1 pixel) */ +#define LCD_BLINKMODE_SEG0_ALLCOM (LCD_FCR_BLINK_1) /*!< Blink enabled on SEG[0], all COM (up to + 8 pixels according to the programmed duty) */ +#define LCD_BLINKMODE_ALLSEG_ALLCOM (LCD_FCR_BLINK) /*!< Blink enabled on all SEG and all COM (all pixels) */ +/** + * @} + */ + +/** @defgroup LCD_BlinkFrequency LCD Blink Frequency + * @{ + */ +#define LCD_BLINKFREQUENCY_DIV8 (0x00000000U) /*!< The Blink frequency = fLCD/8 */ +#define LCD_BLINKFREQUENCY_DIV16 (LCD_FCR_BLINKF_0) /*!< The Blink frequency = fLCD/16 */ +#define LCD_BLINKFREQUENCY_DIV32 (LCD_FCR_BLINKF_1) /*!< The Blink frequency = fLCD/32 */ +#define LCD_BLINKFREQUENCY_DIV64 (LCD_FCR_BLINKF_1 | LCD_FCR_BLINKF_0) /*!< The Blink frequency = fLCD/64 */ +#define LCD_BLINKFREQUENCY_DIV128 (LCD_FCR_BLINKF_2) /*!< The Blink frequency = fLCD/128 */ +#define LCD_BLINKFREQUENCY_DIV256 (LCD_FCR_BLINKF_2 |LCD_FCR_BLINKF_0) /*!< The Blink frequency = fLCD/256 */ +#define LCD_BLINKFREQUENCY_DIV512 (LCD_FCR_BLINKF_2 |LCD_FCR_BLINKF_1) /*!< The Blink frequency = fLCD/512 */ +#define LCD_BLINKFREQUENCY_DIV1024 (LCD_FCR_BLINKF) /*!< The Blink frequency = fLCD/1024 */ +/** + * @} + */ + +/** @defgroup LCD_Contrast LCD Contrast + * @{ + */ +#define LCD_CONTRASTLEVEL_0 (0x00000000U) /*!< Maximum Voltage = 2.60V */ +#define LCD_CONTRASTLEVEL_1 (LCD_FCR_CC_0) /*!< Maximum Voltage = 2.73V */ +#define LCD_CONTRASTLEVEL_2 (LCD_FCR_CC_1) /*!< Maximum Voltage = 2.86V */ +#define LCD_CONTRASTLEVEL_3 (LCD_FCR_CC_1 | LCD_FCR_CC_0) /*!< Maximum Voltage = 2.99V */ +#define LCD_CONTRASTLEVEL_4 (LCD_FCR_CC_2) /*!< Maximum Voltage = 3.12V */ +#define LCD_CONTRASTLEVEL_5 (LCD_FCR_CC_2 | LCD_FCR_CC_0) /*!< Maximum Voltage = 3.26V */ +#define LCD_CONTRASTLEVEL_6 (LCD_FCR_CC_2 | LCD_FCR_CC_1) /*!< Maximum Voltage = 3.40V */ +#define LCD_CONTRASTLEVEL_7 (LCD_FCR_CC) /*!< Maximum Voltage = 3.55V */ +/** + * @} + */ + +/** @defgroup LCD_RAMRegister LCD RAMRegister + * @{ + */ +#define LCD_RAM_REGISTER0 (0x00000000U) /*!< LCD RAM Register 0 */ +#define LCD_RAM_REGISTER1 (0x00000001U) /*!< LCD RAM Register 1 */ +#define LCD_RAM_REGISTER2 (0x00000002U) /*!< LCD RAM Register 2 */ +#define LCD_RAM_REGISTER3 (0x00000003U) /*!< LCD RAM Register 3 */ +#define LCD_RAM_REGISTER4 (0x00000004U) /*!< LCD RAM Register 4 */ +#define LCD_RAM_REGISTER5 (0x00000005U) /*!< LCD RAM Register 5 */ +#define LCD_RAM_REGISTER6 (0x00000006U) /*!< LCD RAM Register 6 */ +#define LCD_RAM_REGISTER7 (0x00000007U) /*!< LCD RAM Register 7 */ +#define LCD_RAM_REGISTER8 (0x00000008U) /*!< LCD RAM Register 8 */ +#define LCD_RAM_REGISTER9 (0x00000009U) /*!< LCD RAM Register 9 */ +#define LCD_RAM_REGISTER10 (0x0000000AU) /*!< LCD RAM Register 10 */ +#define LCD_RAM_REGISTER11 (0x0000000BU) /*!< LCD RAM Register 11 */ +#define LCD_RAM_REGISTER12 (0x0000000CU) /*!< LCD RAM Register 12 */ +#define LCD_RAM_REGISTER13 (0x0000000DU) /*!< LCD RAM Register 13 */ +#define LCD_RAM_REGISTER14 (0x0000000EU) /*!< LCD RAM Register 14 */ +#define LCD_RAM_REGISTER15 (0x0000000FU) /*!< LCD RAM Register 15 */ +/** + * @} + */ + +/** @defgroup LCD_HighDrive LCD High Drive + * @{ + */ + +#define LCD_HIGHDRIVE_DISABLE ((uint32_t)0x00000000) /*!< High drive disabled */ +#define LCD_HIGHDRIVE_ENABLE (LCD_FCR_HD) /*!< High drive enabled */ +/** + * @} + */ + +/** @defgroup LCD_MuxSegment LCD Mux Segment + * @{ + */ + +#define LCD_MUXSEGMENT_DISABLE (0x00000000U) /*!< SEG pin multiplexing disabled */ +#define LCD_MUXSEGMENT_ENABLE (LCD_CR_MUX_SEG) /*!< SEG[31:28] are multiplexed with SEG[43:40] */ +/** + * @} + */ + +/** @defgroup LCD_Flag_Definition LCD Flags Definition + * @{ + */ +#define LCD_FLAG_ENS LCD_SR_ENS /*!< LCD enabled status */ +#define LCD_FLAG_SOF LCD_SR_SOF /*!< Start of frame flag */ +#define LCD_FLAG_UDR LCD_SR_UDR /*!< Update display request */ +#define LCD_FLAG_UDD LCD_SR_UDD /*!< Update display done */ +#define LCD_FLAG_RDY LCD_SR_RDY /*!< Ready flag */ +#define LCD_FLAG_FCRSF LCD_SR_FCRSR /*!< LCD Frame Control Register Synchronization flag */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup LCD_Exported_Macros LCD Exported Macros + * @{ + */ + +/** @brief Reset LCD handle state. + * @param __HANDLE__ specifies the LCD Handle. + * @retval None + */ +#define __HAL_LCD_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_LCD_STATE_RESET) + +/** @brief Enable the LCD peripheral. + * @param __HANDLE__ specifies the LCD Handle. + * @retval None + */ +#define __HAL_LCD_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR, LCD_CR_LCDEN) + +/** @brief Disable the LCD peripheral. + * @param __HANDLE__ specifies the LCD Handle. + * @retval None + */ +#define __HAL_LCD_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR, LCD_CR_LCDEN) + +/** @brief Enable the low resistance divider. + * @param __HANDLE__ specifies the LCD Handle. + * @note Displays with high internal resistance may need a longer drive time to + * achieve satisfactory contrast. This function is useful in this case if + * some additional power consumption can be tolerated. + * @note When this mode is enabled, the PulseOn Duration (PON) have to be + * programmed to 1/CK_PS (LCD_PULSEONDURATION_1). + * @retval None + */ +#define __HAL_LCD_HIGHDRIVER_ENABLE(__HANDLE__) \ + do { \ + SET_BIT((__HANDLE__)->Instance->FCR, LCD_FCR_HD); \ + LCD_WaitForSynchro(__HANDLE__); \ + } while(0) + +/** @brief Disable the low resistance divider. + * @param __HANDLE__ specifies the LCD Handle. + * @retval None + */ +#define __HAL_LCD_HIGHDRIVER_DISABLE(__HANDLE__) \ + do { \ + CLEAR_BIT((__HANDLE__)->Instance->FCR, LCD_FCR_HD); \ + LCD_WaitForSynchro(__HANDLE__); \ + } while(0) + +/** @brief Enable the voltage output buffer for higher driving capability. + * @param __HANDLE__ specifies the LCD Handle. + * @retval None + */ +#define __HAL_LCD_VOLTAGE_BUFFER_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR, LCD_CR_BUFEN) + +/** @brief Disable the voltage output buffer for higher driving capability. + * @param __HANDLE__ specifies the LCD Handle. + * @retval None + */ +#define __HAL_LCD_VOLTAGE_BUFFER_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR, LCD_CR_BUFEN) + +/** + * @brief Configure the LCD pulse on duration. + * @param __HANDLE__ specifies the LCD Handle. + * @param __DURATION__ specifies the LCD pulse on duration in terms of + * CK_PS (prescaled LCD clock period) pulses. + * This parameter can be one of the following values: + * @arg LCD_PULSEONDURATION_0: 0 pulse + * @arg LCD_PULSEONDURATION_1: Pulse ON duration = 1/CK_PS + * @arg LCD_PULSEONDURATION_2: Pulse ON duration = 2/CK_PS + * @arg LCD_PULSEONDURATION_3: Pulse ON duration = 3/CK_PS + * @arg LCD_PULSEONDURATION_4: Pulse ON duration = 4/CK_PS + * @arg LCD_PULSEONDURATION_5: Pulse ON duration = 5/CK_PS + * @arg LCD_PULSEONDURATION_6: Pulse ON duration = 6/CK_PS + * @arg LCD_PULSEONDURATION_7: Pulse ON duration = 7/CK_PS + * @retval None + */ +#define __HAL_LCD_PULSEONDURATION_CONFIG(__HANDLE__, __DURATION__) \ + do { \ + MODIFY_REG((__HANDLE__)->Instance->FCR, LCD_FCR_PON, (__DURATION__)); \ + LCD_WaitForSynchro(__HANDLE__); \ + } while(0) + +/** + * @brief Configure the LCD dead time. + * @param __HANDLE__ specifies the LCD Handle. + * @param __DEADTIME__ specifies the LCD dead time. + * This parameter can be one of the following values: + * @arg LCD_DEADTIME_0: No dead Time + * @arg LCD_DEADTIME_1: One Phase between different couple of Frame + * @arg LCD_DEADTIME_2: Two Phase between different couple of Frame + * @arg LCD_DEADTIME_3: Three Phase between different couple of Frame + * @arg LCD_DEADTIME_4: Four Phase between different couple of Frame + * @arg LCD_DEADTIME_5: Five Phase between different couple of Frame + * @arg LCD_DEADTIME_6: Six Phase between different couple of Frame + * @arg LCD_DEADTIME_7: Seven Phase between different couple of Frame + * @retval None + */ +#define __HAL_LCD_DEADTIME_CONFIG(__HANDLE__, __DEADTIME__) \ + do { \ + MODIFY_REG((__HANDLE__)->Instance->FCR, LCD_FCR_DEAD, (__DEADTIME__)); \ + LCD_WaitForSynchro(__HANDLE__); \ + } while(0) + +/** + * @brief Configure the LCD contrast. + * @param __HANDLE__ specifies the LCD Handle. + * @param __CONTRAST__ specifies the LCD Contrast. + * This parameter can be one of the following values: + * @arg LCD_CONTRASTLEVEL_0: Maximum Voltage = 2.60V + * @arg LCD_CONTRASTLEVEL_1: Maximum Voltage = 2.73V + * @arg LCD_CONTRASTLEVEL_2: Maximum Voltage = 2.86V + * @arg LCD_CONTRASTLEVEL_3: Maximum Voltage = 2.99V + * @arg LCD_CONTRASTLEVEL_4: Maximum Voltage = 3.12V + * @arg LCD_CONTRASTLEVEL_5: Maximum Voltage = 3.25V + * @arg LCD_CONTRASTLEVEL_6: Maximum Voltage = 3.38V + * @arg LCD_CONTRASTLEVEL_7: Maximum Voltage = 3.51V + * @retval None + */ +#define __HAL_LCD_CONTRAST_CONFIG(__HANDLE__, __CONTRAST__) \ + do { \ + MODIFY_REG((__HANDLE__)->Instance->FCR, LCD_FCR_CC, (__CONTRAST__)); \ + LCD_WaitForSynchro(__HANDLE__); \ + } while(0) + +/** + * @brief Configure the LCD Blink mode and Blink frequency. + * @param __HANDLE__ specifies the LCD Handle. + * @param __BLINKMODE__ specifies the LCD blink mode. + * This parameter can be one of the following values: + * @arg LCD_BLINKMODE_OFF: Blink disabled + * @arg LCD_BLINKMODE_SEG0_COM0: Blink enabled on SEG[0], COM[0] (1 pixel) + * @arg LCD_BLINKMODE_SEG0_ALLCOM: Blink enabled on SEG[0], all COM (up to 8 + * pixels according to the programmed duty) + * @arg LCD_BLINKMODE_ALLSEG_ALLCOM: Blink enabled on all SEG and all COM + * (all pixels) + * @param __BLINKFREQUENCY__ specifies the LCD blink frequency. + * @arg LCD_BLINKFREQUENCY_DIV8: The Blink frequency = fLcd/8 + * @arg LCD_BLINKFREQUENCY_DIV16: The Blink frequency = fLcd/16 + * @arg LCD_BLINKFREQUENCY_DIV32: The Blink frequency = fLcd/32 + * @arg LCD_BLINKFREQUENCY_DIV64: The Blink frequency = fLcd/64 + * @arg LCD_BLINKFREQUENCY_DIV128: The Blink frequency = fLcd/128 + * @arg LCD_BLINKFREQUENCY_DIV256: The Blink frequency = fLcd/256 + * @arg LCD_BLINKFREQUENCY_DIV512: The Blink frequency = fLcd/512 + * @arg LCD_BLINKFREQUENCY_DIV1024: The Blink frequency = fLcd/1024 + * @retval None + */ +#define __HAL_LCD_BLINK_CONFIG(__HANDLE__, __BLINKMODE__, __BLINKFREQUENCY__) \ + do { \ + MODIFY_REG((__HANDLE__)->Instance->FCR, (LCD_FCR_BLINKF | LCD_FCR_BLINK), ((__BLINKMODE__) | (__BLINKFREQUENCY__))); \ + LCD_WaitForSynchro(__HANDLE__); \ + } while(0) + +/** @brief Enable the specified LCD interrupt. + * @param __HANDLE__ specifies the LCD Handle. + * @param __INTERRUPT__ specifies the LCD interrupt source to be enabled. + * This parameter can be one of the following values: + * @arg LCD_IT_SOF: Start of Frame Interrupt + * @arg LCD_IT_UDD: Update Display Done Interrupt + * @retval None + */ +#define __HAL_LCD_ENABLE_IT(__HANDLE__, __INTERRUPT__) \ + do { \ + SET_BIT((__HANDLE__)->Instance->FCR, (__INTERRUPT__)); \ + LCD_WaitForSynchro(__HANDLE__); \ + } while(0) + +/** @brief Disable the specified LCD interrupt. + * @param __HANDLE__ specifies the LCD Handle. + * @param __INTERRUPT__ specifies the LCD interrupt source to be disabled. + * This parameter can be one of the following values: + * @arg LCD_IT_SOF: Start of Frame Interrupt + * @arg LCD_IT_UDD: Update Display Done Interrupt + * @retval None + */ +#define __HAL_LCD_DISABLE_IT(__HANDLE__, __INTERRUPT__) \ + do { \ + CLEAR_BIT((__HANDLE__)->Instance->FCR, (__INTERRUPT__)); \ + LCD_WaitForSynchro(__HANDLE__); \ + } while(0) + +/** @brief Check whether the specified LCD interrupt source is enabled or not. + * @param __HANDLE__ specifies the LCD Handle. + * @param __IT__ specifies the LCD interrupt source to check. + * This parameter can be one of the following values: + * @arg LCD_IT_SOF: Start of Frame Interrupt + * @arg LCD_IT_UDD: Update Display Done Interrupt. + * @note If the device is in STOP mode (PCLK not provided) UDD will not + * generate an interrupt even if UDDIE = 1. + * If the display is not enabled the UDD interrupt will never occur. + * @retval The state of __IT__ (TRUE or FALSE). + */ +#define __HAL_LCD_GET_IT_SOURCE(__HANDLE__, __IT__) (((__HANDLE__)->Instance->FCR) & (__IT__)) + +/** @brief Check whether the specified LCD flag is set or not. + * @param __HANDLE__ specifies the LCD Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg LCD_FLAG_ENS: LCD Enabled flag. It indicates the LCD controller status. + * @note The ENS bit is set immediately when the LCDEN bit in the LCD_CR + * goes from 0 to 1. On deactivation it reflects the real status of + * LCD so it becomes 0 at the end of the last displayed frame. + * @arg LCD_FLAG_SOF: Start of Frame flag. This flag is set by hardware at + * the beginning of a new frame, at the same time as the display data is + * updated. + * @arg LCD_FLAG_UDR: Update Display Request flag. + * @arg LCD_FLAG_UDD: Update Display Done flag. + * @arg LCD_FLAG_RDY: Step_up converter Ready flag. It indicates the status + * of the step-up converter. + * @arg LCD_FLAG_FCRSF: LCD Frame Control Register Synchronization Flag. + * This flag is set by hardware each time the LCD_FCR register is updated + * in the LCDCLK domain. + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_LCD_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__)) + +/** @brief Clear the specified LCD pending flag. + * @param __HANDLE__ specifies the LCD Handle. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg LCD_FLAG_SOF: Start of Frame Interrupt + * @arg LCD_FLAG_UDD: Update Display Done Interrupt + * @retval None + */ +#define __HAL_LCD_CLEAR_FLAG(__HANDLE__, __FLAG__) WRITE_REG((__HANDLE__)->Instance->CLR, (__FLAG__)) + +/** + * @} + */ + +/* Exported functions ------------------------------------------------------- */ +/** @addtogroup LCD_Exported_Functions + * @{ + */ + +/* Initialization/de-initialization methods **********************************/ +/** @addtogroup LCD_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_LCD_DeInit(LCD_HandleTypeDef *hlcd); +HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd); +void HAL_LCD_MspInit(LCD_HandleTypeDef *hlcd); +void HAL_LCD_MspDeInit(LCD_HandleTypeDef *hlcd); +/** + * @} + */ + +/* IO operation methods *******************************************************/ +/** @addtogroup LCD_Exported_Functions_Group2 + * @{ + */ +HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data); +HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd); +HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd); +/** + * @} + */ + +/* Peripheral State methods **************************************************/ +/** @addtogroup LCD_Exported_Functions_Group3 + * @{ + */ +HAL_LCD_StateTypeDef HAL_LCD_GetState(LCD_HandleTypeDef *hlcd); +uint32_t HAL_LCD_GetError(LCD_HandleTypeDef *hlcd); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup LCD_Private_Macros LCD Private Macros + * @{ + */ + +#define IS_LCD_PRESCALER(__PRESCALER__) (((__PRESCALER__) == LCD_PRESCALER_1) || \ + ((__PRESCALER__) == LCD_PRESCALER_2) || \ + ((__PRESCALER__) == LCD_PRESCALER_4) || \ + ((__PRESCALER__) == LCD_PRESCALER_8) || \ + ((__PRESCALER__) == LCD_PRESCALER_16) || \ + ((__PRESCALER__) == LCD_PRESCALER_32) || \ + ((__PRESCALER__) == LCD_PRESCALER_64) || \ + ((__PRESCALER__) == LCD_PRESCALER_128) || \ + ((__PRESCALER__) == LCD_PRESCALER_256) || \ + ((__PRESCALER__) == LCD_PRESCALER_512) || \ + ((__PRESCALER__) == LCD_PRESCALER_1024) || \ + ((__PRESCALER__) == LCD_PRESCALER_2048) || \ + ((__PRESCALER__) == LCD_PRESCALER_4096) || \ + ((__PRESCALER__) == LCD_PRESCALER_8192) || \ + ((__PRESCALER__) == LCD_PRESCALER_16384) || \ + ((__PRESCALER__) == LCD_PRESCALER_32768)) + +#define IS_LCD_DIVIDER(__DIVIDER__) (((__DIVIDER__) == LCD_DIVIDER_16) || \ + ((__DIVIDER__) == LCD_DIVIDER_17) || \ + ((__DIVIDER__) == LCD_DIVIDER_18) || \ + ((__DIVIDER__) == LCD_DIVIDER_19) || \ + ((__DIVIDER__) == LCD_DIVIDER_20) || \ + ((__DIVIDER__) == LCD_DIVIDER_21) || \ + ((__DIVIDER__) == LCD_DIVIDER_22) || \ + ((__DIVIDER__) == LCD_DIVIDER_23) || \ + ((__DIVIDER__) == LCD_DIVIDER_24) || \ + ((__DIVIDER__) == LCD_DIVIDER_25) || \ + ((__DIVIDER__) == LCD_DIVIDER_26) || \ + ((__DIVIDER__) == LCD_DIVIDER_27) || \ + ((__DIVIDER__) == LCD_DIVIDER_28) || \ + ((__DIVIDER__) == LCD_DIVIDER_29) || \ + ((__DIVIDER__) == LCD_DIVIDER_30) || \ + ((__DIVIDER__) == LCD_DIVIDER_31)) + +#define IS_LCD_DUTY(__DUTY__) (((__DUTY__) == LCD_DUTY_STATIC) || \ + ((__DUTY__) == LCD_DUTY_1_2) || \ + ((__DUTY__) == LCD_DUTY_1_3) || \ + ((__DUTY__) == LCD_DUTY_1_4) || \ + ((__DUTY__) == LCD_DUTY_1_8)) + +#define IS_LCD_BIAS(__BIAS__) (((__BIAS__) == LCD_BIAS_1_4) || \ + ((__BIAS__) == LCD_BIAS_1_2) || \ + ((__BIAS__) == LCD_BIAS_1_3)) + +#define IS_LCD_VOLTAGE_SOURCE(SOURCE) (((SOURCE) == LCD_VOLTAGESOURCE_INTERNAL) || \ + ((SOURCE) == LCD_VOLTAGESOURCE_EXTERNAL)) + + +#define IS_LCD_PULSE_ON_DURATION(__DURATION__) (((__DURATION__) == LCD_PULSEONDURATION_0) || \ + ((__DURATION__) == LCD_PULSEONDURATION_1) || \ + ((__DURATION__) == LCD_PULSEONDURATION_2) || \ + ((__DURATION__) == LCD_PULSEONDURATION_3) || \ + ((__DURATION__) == LCD_PULSEONDURATION_4) || \ + ((__DURATION__) == LCD_PULSEONDURATION_5) || \ + ((__DURATION__) == LCD_PULSEONDURATION_6) || \ + ((__DURATION__) == LCD_PULSEONDURATION_7)) + +#define IS_LCD_DEAD_TIME(__TIME__) (((__TIME__) == LCD_DEADTIME_0) || \ + ((__TIME__) == LCD_DEADTIME_1) || \ + ((__TIME__) == LCD_DEADTIME_2) || \ + ((__TIME__) == LCD_DEADTIME_3) || \ + ((__TIME__) == LCD_DEADTIME_4) || \ + ((__TIME__) == LCD_DEADTIME_5) || \ + ((__TIME__) == LCD_DEADTIME_6) || \ + ((__TIME__) == LCD_DEADTIME_7)) + +#define IS_LCD_BLINK_MODE(__MODE__) (((__MODE__) == LCD_BLINKMODE_OFF) || \ + ((__MODE__) == LCD_BLINKMODE_SEG0_COM0) || \ + ((__MODE__) == LCD_BLINKMODE_SEG0_ALLCOM) || \ + ((__MODE__) == LCD_BLINKMODE_ALLSEG_ALLCOM)) + +#define IS_LCD_BLINK_FREQUENCY(__FREQUENCY__) (((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV8) || \ + ((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV16) || \ + ((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV32) || \ + ((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV64) || \ + ((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV128) || \ + ((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV256) || \ + ((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV512) || \ + ((__FREQUENCY__) == LCD_BLINKFREQUENCY_DIV1024)) + +#define IS_LCD_CONTRAST(__CONTRAST__) (((__CONTRAST__) == LCD_CONTRASTLEVEL_0) || \ + ((__CONTRAST__) == LCD_CONTRASTLEVEL_1) || \ + ((__CONTRAST__) == LCD_CONTRASTLEVEL_2) || \ + ((__CONTRAST__) == LCD_CONTRASTLEVEL_3) || \ + ((__CONTRAST__) == LCD_CONTRASTLEVEL_4) || \ + ((__CONTRAST__) == LCD_CONTRASTLEVEL_5) || \ + ((__CONTRAST__) == LCD_CONTRASTLEVEL_6) || \ + ((__CONTRAST__) == LCD_CONTRASTLEVEL_7)) + +#define IS_LCD_RAM_REGISTER(__REGISTER__) (((__REGISTER__) == LCD_RAM_REGISTER0) || \ + ((__REGISTER__) == LCD_RAM_REGISTER1) || \ + ((__REGISTER__) == LCD_RAM_REGISTER2) || \ + ((__REGISTER__) == LCD_RAM_REGISTER3) || \ + ((__REGISTER__) == LCD_RAM_REGISTER4) || \ + ((__REGISTER__) == LCD_RAM_REGISTER5) || \ + ((__REGISTER__) == LCD_RAM_REGISTER6) || \ + ((__REGISTER__) == LCD_RAM_REGISTER7) || \ + ((__REGISTER__) == LCD_RAM_REGISTER8) || \ + ((__REGISTER__) == LCD_RAM_REGISTER9) || \ + ((__REGISTER__) == LCD_RAM_REGISTER10) || \ + ((__REGISTER__) == LCD_RAM_REGISTER11) || \ + ((__REGISTER__) == LCD_RAM_REGISTER12) || \ + ((__REGISTER__) == LCD_RAM_REGISTER13) || \ + ((__REGISTER__) == LCD_RAM_REGISTER14) || \ + ((__REGISTER__) == LCD_RAM_REGISTER15)) + +#define IS_LCD_HIGH_DRIVE(__VALUE__) (((__VALUE__) == LCD_HIGHDRIVE_DISABLE) || \ + ((__VALUE__) == LCD_HIGHDRIVE_ENABLE)) + +#define IS_LCD_MUX_SEGMENT(__VALUE__) (((__VALUE__) == LCD_MUXSEGMENT_ENABLE) || \ + ((__VALUE__) == LCD_MUXSEGMENT_DISABLE)) + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @addtogroup LCD_Private_Functions + * @{ + */ + +HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd); + +/** + * @} + */ + +/** + * @} + */ + +#endif /* LCD */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_LCD_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_lptim.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_lptim.h new file mode 100644 index 0000000..60d9091 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_lptim.h @@ -0,0 +1,853 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_lptim.h + * @author MCD Application Team + * @brief Header file of LPTIM HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_LPTIM_H +#define STM32WBxx_HAL_LPTIM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +#if defined (LPTIM1) || defined (LPTIM2) + +/** @addtogroup LPTIM + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup LPTIM_Exported_Types LPTIM Exported Types + * @{ + */ +#define LPTIM_EXTI_LINE_LPTIM1 EXTI_IMR1_IM29 /*!< External interrupt line 29 Connected to the LPTIM1 EXTI Line */ +#define LPTIM_EXTI_LINE_LPTIM2 EXTI_IMR1_IM30 /*!< External interrupt line 30 Connected to the LPTIM2 EXTI Line */ + +/** + * @brief LPTIM Clock configuration definition + */ +typedef struct +{ + uint32_t Source; /*!< Selects the clock source. + This parameter can be a value of @ref LPTIM_Clock_Source */ + + uint32_t Prescaler; /*!< Specifies the counter clock Prescaler. + This parameter can be a value of @ref LPTIM_Clock_Prescaler */ + +} LPTIM_ClockConfigTypeDef; + +/** + * @brief LPTIM Clock configuration definition + */ +typedef struct +{ + uint32_t Polarity; /*!< Selects the polarity of the active edge for the counter unit + if the ULPTIM input is selected. + Note: This parameter is used only when Ultra low power clock source is used. + Note: If the polarity is configured on 'both edges', an auxiliary clock + (one of the Low power oscillator) must be active. + This parameter can be a value of @ref LPTIM_Clock_Polarity */ + + uint32_t SampleTime; /*!< Selects the clock sampling time to configure the clock glitch filter. + Note: This parameter is used only when Ultra low power clock source is used. + This parameter can be a value of @ref LPTIM_Clock_Sample_Time */ + +} LPTIM_ULPClockConfigTypeDef; + +/** + * @brief LPTIM Trigger configuration definition + */ +typedef struct +{ + uint32_t Source; /*!< Selects the Trigger source. + This parameter can be a value of @ref LPTIM_Trigger_Source */ + + uint32_t ActiveEdge; /*!< Selects the Trigger active edge. + Note: This parameter is used only when an external trigger is used. + This parameter can be a value of @ref LPTIM_External_Trigger_Polarity */ + + uint32_t SampleTime; /*!< Selects the trigger sampling time to configure the clock glitch filter. + Note: This parameter is used only when an external trigger is used. + This parameter can be a value of @ref LPTIM_Trigger_Sample_Time */ +} LPTIM_TriggerConfigTypeDef; + +/** + * @brief LPTIM Initialization Structure definition + */ +typedef struct +{ + LPTIM_ClockConfigTypeDef Clock; /*!< Specifies the clock parameters */ + + LPTIM_ULPClockConfigTypeDef UltraLowPowerClock; /*!< Specifies the Ultra Low Power clock parameters */ + + LPTIM_TriggerConfigTypeDef Trigger; /*!< Specifies the Trigger parameters */ + + uint32_t OutputPolarity; /*!< Specifies the Output polarity. + This parameter can be a value of @ref LPTIM_Output_Polarity */ + + uint32_t UpdateMode; /*!< Specifies whether the update of the autoreload and the compare + values is done immediately or after the end of current period. + This parameter can be a value of @ref LPTIM_Updating_Mode */ + + uint32_t CounterSource; /*!< Specifies whether the counter is incremented each internal event + or each external event. + This parameter can be a value of @ref LPTIM_Counter_Source */ + + uint32_t Input1Source; /*!< Specifies source selected for input1 (GPIO or comparator output). + This parameter can be a value of @ref LPTIM_Input1_Source */ + + uint32_t Input2Source; /*!< Specifies source selected for input2 (GPIO or comparator output). + Note: This parameter is used only for encoder feature so is used only + for LPTIM1 instance. + This parameter can be a value of @ref LPTIM_Input2_Source */ +} LPTIM_InitTypeDef; + +/** + * @brief HAL LPTIM State structure definition + */ +typedef enum +{ + HAL_LPTIM_STATE_RESET = 0x00U, /*!< Peripheral not yet initialized or disabled */ + HAL_LPTIM_STATE_READY = 0x01U, /*!< Peripheral Initialized and ready for use */ + HAL_LPTIM_STATE_BUSY = 0x02U, /*!< An internal process is ongoing */ + HAL_LPTIM_STATE_TIMEOUT = 0x03U, /*!< Timeout state */ + HAL_LPTIM_STATE_ERROR = 0x04U /*!< Internal Process is ongoing */ +} HAL_LPTIM_StateTypeDef; + +/** + * @brief LPTIM handle Structure definition + */ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) +typedef struct __LPTIM_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ +{ + LPTIM_TypeDef *Instance; /*!< Register base address */ + + LPTIM_InitTypeDef Init; /*!< LPTIM required parameters */ + + HAL_StatusTypeDef Status; /*!< LPTIM peripheral status */ + + HAL_LockTypeDef Lock; /*!< LPTIM locking object */ + + __IO HAL_LPTIM_StateTypeDef State; /*!< LPTIM peripheral state */ + +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) + void (* MspInitCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< LPTIM Base Msp Init Callback */ + void (* MspDeInitCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< LPTIM Base Msp DeInit Callback */ + void (* CompareMatchCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< Compare match Callback */ + void (* AutoReloadMatchCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< Auto-reload match Callback */ + void (* TriggerCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< External trigger event detection Callback */ + void (* CompareWriteCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< Compare register write complete Callback */ + void (* AutoReloadWriteCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< Auto-reload register write complete Callback */ + void (* DirectionUpCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< Up-counting direction change Callback */ + void (* DirectionDownCallback)(struct __LPTIM_HandleTypeDef *hlptim); /*!< Down-counting direction change Callback */ +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ +} LPTIM_HandleTypeDef; + +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) +/** + * @brief HAL LPTIM Callback ID enumeration definition + */ +typedef enum +{ + HAL_LPTIM_MSPINIT_CB_ID = 0x00U, /*!< LPTIM Base Msp Init Callback ID */ + HAL_LPTIM_MSPDEINIT_CB_ID = 0x01U, /*!< LPTIM Base Msp DeInit Callback ID */ + HAL_LPTIM_COMPARE_MATCH_CB_ID = 0x02U, /*!< Compare match Callback ID */ + HAL_LPTIM_AUTORELOAD_MATCH_CB_ID = 0x03U, /*!< Auto-reload match Callback ID */ + HAL_LPTIM_TRIGGER_CB_ID = 0x04U, /*!< External trigger event detection Callback ID */ + HAL_LPTIM_COMPARE_WRITE_CB_ID = 0x05U, /*!< Compare register write complete Callback ID */ + HAL_LPTIM_AUTORELOAD_WRITE_CB_ID = 0x06U, /*!< Auto-reload register write complete Callback ID */ + HAL_LPTIM_DIRECTION_UP_CB_ID = 0x07U, /*!< Up-counting direction change Callback ID */ + HAL_LPTIM_DIRECTION_DOWN_CB_ID = 0x08U, /*!< Down-counting direction change Callback ID */ +} HAL_LPTIM_CallbackIDTypeDef; + +/** + * @brief HAL TIM Callback pointer definition + */ +typedef void (*pLPTIM_CallbackTypeDef)(LPTIM_HandleTypeDef *hlptim); /*!< pointer to the LPTIM callback function */ + +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup LPTIM_Exported_Constants LPTIM Exported Constants + * @{ + */ + +/** @defgroup LPTIM_Clock_Source LPTIM Clock Source + * @{ + */ +#define LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC 0x00000000U +#define LPTIM_CLOCKSOURCE_ULPTIM LPTIM_CFGR_CKSEL +/** + * @} + */ + +/** @defgroup LPTIM_Clock_Prescaler LPTIM Clock Prescaler + * @{ + */ +#define LPTIM_PRESCALER_DIV1 0x00000000U +#define LPTIM_PRESCALER_DIV2 LPTIM_CFGR_PRESC_0 +#define LPTIM_PRESCALER_DIV4 LPTIM_CFGR_PRESC_1 +#define LPTIM_PRESCALER_DIV8 (LPTIM_CFGR_PRESC_0 | LPTIM_CFGR_PRESC_1) +#define LPTIM_PRESCALER_DIV16 LPTIM_CFGR_PRESC_2 +#define LPTIM_PRESCALER_DIV32 (LPTIM_CFGR_PRESC_0 | LPTIM_CFGR_PRESC_2) +#define LPTIM_PRESCALER_DIV64 (LPTIM_CFGR_PRESC_1 | LPTIM_CFGR_PRESC_2) +#define LPTIM_PRESCALER_DIV128 LPTIM_CFGR_PRESC +/** + * @} + */ + +/** @defgroup LPTIM_Output_Polarity LPTIM Output Polarity + * @{ + */ + +#define LPTIM_OUTPUTPOLARITY_HIGH 0x00000000U +#define LPTIM_OUTPUTPOLARITY_LOW LPTIM_CFGR_WAVPOL +/** + * @} + */ + +/** @defgroup LPTIM_Clock_Sample_Time LPTIM Clock Sample Time + * @{ + */ +#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION 0x00000000U +#define LPTIM_CLOCKSAMPLETIME_2TRANSITIONS LPTIM_CFGR_CKFLT_0 +#define LPTIM_CLOCKSAMPLETIME_4TRANSITIONS LPTIM_CFGR_CKFLT_1 +#define LPTIM_CLOCKSAMPLETIME_8TRANSITIONS LPTIM_CFGR_CKFLT +/** + * @} + */ + +/** @defgroup LPTIM_Clock_Polarity LPTIM Clock Polarity + * @{ + */ +#define LPTIM_CLOCKPOLARITY_RISING 0x00000000U +#define LPTIM_CLOCKPOLARITY_FALLING LPTIM_CFGR_CKPOL_0 +#define LPTIM_CLOCKPOLARITY_RISING_FALLING LPTIM_CFGR_CKPOL_1 +/** + * @} + */ + +/** @defgroup LPTIM_Trigger_Source LPTIM Trigger Source + * @{ + */ +#define LPTIM_TRIGSOURCE_SOFTWARE 0x0000FFFFU +#define LPTIM_TRIGSOURCE_0 0x00000000U +#define LPTIM_TRIGSOURCE_1 LPTIM_CFGR_TRIGSEL_0 +#define LPTIM_TRIGSOURCE_2 LPTIM_CFGR_TRIGSEL_1 +#define LPTIM_TRIGSOURCE_3 (LPTIM_CFGR_TRIGSEL_0 | LPTIM_CFGR_TRIGSEL_1) +#define LPTIM_TRIGSOURCE_4 LPTIM_CFGR_TRIGSEL_2 +#define LPTIM_TRIGSOURCE_5 (LPTIM_CFGR_TRIGSEL_0 | LPTIM_CFGR_TRIGSEL_2) +#define LPTIM_TRIGSOURCE_6 (LPTIM_CFGR_TRIGSEL_1 | LPTIM_CFGR_TRIGSEL_2) +#define LPTIM_TRIGSOURCE_7 LPTIM_CFGR_TRIGSEL +/** + * @} + */ + +/** @defgroup LPTIM_External_Trigger_Polarity LPTIM External Trigger Polarity + * @{ + */ +#define LPTIM_ACTIVEEDGE_RISING LPTIM_CFGR_TRIGEN_0 +#define LPTIM_ACTIVEEDGE_FALLING LPTIM_CFGR_TRIGEN_1 +#define LPTIM_ACTIVEEDGE_RISING_FALLING LPTIM_CFGR_TRIGEN +/** + * @} + */ + +/** @defgroup LPTIM_Trigger_Sample_Time LPTIM Trigger Sample Time + * @{ + */ +#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION 0x00000000U +#define LPTIM_TRIGSAMPLETIME_2TRANSITIONS LPTIM_CFGR_TRGFLT_0 +#define LPTIM_TRIGSAMPLETIME_4TRANSITIONS LPTIM_CFGR_TRGFLT_1 +#define LPTIM_TRIGSAMPLETIME_8TRANSITIONS LPTIM_CFGR_TRGFLT +/** + * @} + */ + +/** @defgroup LPTIM_Updating_Mode LPTIM Updating Mode + * @{ + */ + +#define LPTIM_UPDATE_IMMEDIATE 0x00000000U +#define LPTIM_UPDATE_ENDOFPERIOD LPTIM_CFGR_PRELOAD +/** + * @} + */ + +/** @defgroup LPTIM_Counter_Source LPTIM Counter Source + * @{ + */ + +#define LPTIM_COUNTERSOURCE_INTERNAL 0x00000000U +#define LPTIM_COUNTERSOURCE_EXTERNAL LPTIM_CFGR_COUNTMODE +/** + * @} + */ + +/** @defgroup LPTIM_Input1_Source LPTIM Input1 Source + * @{ + */ + +#define LPTIM_INPUT1SOURCE_GPIO 0x00000000U /*!< For LPTIM1 and LPTIM2 */ +#define LPTIM_INPUT1SOURCE_COMP1 LPTIM_OR_OR_0 /*!< For LPTIM1 and LPTIM2 */ +#define LPTIM_INPUT1SOURCE_COMP2 LPTIM_OR_OR_1 /*!< For LPTIM2 */ +#define LPTIM_INPUT1SOURCE_COMP1_COMP2 LPTIM_OR_OR /*!< For LPTIM2 */ +/** + * @} + */ + +/** @defgroup LPTIM_Input2_Source LPTIM Input2 Source + * @{ + */ + +#define LPTIM_INPUT2SOURCE_GPIO 0x00000000U /*!< For LPTIM1 */ +#define LPTIM_INPUT2SOURCE_COMP2 LPTIM_OR_OR_1 /*!< For LPTIM1 */ +/** + * @} + */ + +/** @defgroup LPTIM_Flag_Definition LPTIM Flags Definition + * @{ + */ + +#define LPTIM_FLAG_DOWN LPTIM_ISR_DOWN +#define LPTIM_FLAG_UP LPTIM_ISR_UP +#define LPTIM_FLAG_ARROK LPTIM_ISR_ARROK +#define LPTIM_FLAG_CMPOK LPTIM_ISR_CMPOK +#define LPTIM_FLAG_EXTTRIG LPTIM_ISR_EXTTRIG +#define LPTIM_FLAG_ARRM LPTIM_ISR_ARRM +#define LPTIM_FLAG_CMPM LPTIM_ISR_CMPM +/** + * @} + */ + +/** @defgroup LPTIM_Interrupts_Definition LPTIM Interrupts Definition + * @{ + */ +#define LPTIM_IT_DOWN LPTIM_IER_DOWNIE +#define LPTIM_IT_UP LPTIM_IER_UPIE +#define LPTIM_IT_ARROK LPTIM_IER_ARROKIE +#define LPTIM_IT_CMPOK LPTIM_IER_CMPOKIE +#define LPTIM_IT_EXTTRIG LPTIM_IER_EXTTRIGIE +#define LPTIM_IT_ARRM LPTIM_IER_ARRMIE +#define LPTIM_IT_CMPM LPTIM_IER_CMPMIE +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup LPTIM_Exported_Macros LPTIM Exported Macros + * @{ + */ + +/** @brief Reset LPTIM handle state. + * @param __HANDLE__ LPTIM handle + * @retval None + */ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) +#define __HAL_LPTIM_RESET_HANDLE_STATE(__HANDLE__) do { \ + (__HANDLE__)->State = HAL_LPTIM_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_LPTIM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_LPTIM_STATE_RESET) +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ + +/** + * @brief Enable the LPTIM peripheral. + * @param __HANDLE__ LPTIM handle + * @retval None + */ +#define __HAL_LPTIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (LPTIM_CR_ENABLE)) + +/** + * @brief Disable the LPTIM peripheral. + * @param __HANDLE__ LPTIM handle + * @note The following sequence is required to solve LPTIM disable HW limitation. + * Please check Errata Sheet ES0335 for more details under "MCU may remain + * stuck in LPTIM interrupt when entering Stop mode" section. + * @note Please call @ref HAL_LPTIM_GetState() after a call to __HAL_LPTIM_DISABLE to + * check for TIMEOUT. + * @retval None + */ +#define __HAL_LPTIM_DISABLE(__HANDLE__) LPTIM_Disable(__HANDLE__) + +/** + * @brief Start the LPTIM peripheral in Continuous mode. + * @param __HANDLE__ LPTIM handle + * @retval None + */ +#define __HAL_LPTIM_START_CONTINUOUS(__HANDLE__) ((__HANDLE__)->Instance->CR |= LPTIM_CR_CNTSTRT) +/** + * @brief Start the LPTIM peripheral in single mode. + * @param __HANDLE__ LPTIM handle + * @retval None + */ +#define __HAL_LPTIM_START_SINGLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= LPTIM_CR_SNGSTRT) + +/** + * @brief Reset the LPTIM Counter register in synchronous mode. + * @param __HANDLE__ LPTIM handle + * @retval None + */ +#define __HAL_LPTIM_RESET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CR |= LPTIM_CR_COUNTRST) + +/** + * @brief Reset after read of the LPTIM Counter register in asynchronous mode. + * @param __HANDLE__ LPTIM handle + * @retval None + */ +#define __HAL_LPTIM_RESET_COUNTER_AFTERREAD(__HANDLE__) ((__HANDLE__)->Instance->CR |= LPTIM_CR_RSTARE) + +/** + * @brief Write the passed parameter in the Autoreload register. + * @param __HANDLE__ LPTIM handle + * @param __VALUE__ Autoreload value + * @retval None + * @note The ARR register can only be modified when the LPTIM instance is enabled. + */ +#define __HAL_LPTIM_AUTORELOAD_SET(__HANDLE__ , __VALUE__) ((__HANDLE__)->Instance->ARR = (__VALUE__)) + +/** + * @brief Write the passed parameter in the Compare register. + * @param __HANDLE__ LPTIM handle + * @param __VALUE__ Compare value + * @retval None + * @note The CMP register can only be modified when the LPTIM instance is enabled. + */ +#define __HAL_LPTIM_COMPARE_SET(__HANDLE__ , __VALUE__) ((__HANDLE__)->Instance->CMP = (__VALUE__)) + +/** + * @brief Check whether the specified LPTIM flag is set or not. + * @param __HANDLE__ LPTIM handle + * @param __FLAG__ LPTIM flag to check + * This parameter can be a value of: + * @arg LPTIM_FLAG_DOWN : Counter direction change up Flag. + * @arg LPTIM_FLAG_UP : Counter direction change down to up Flag. + * @arg LPTIM_FLAG_ARROK : Autoreload register update OK Flag. + * @arg LPTIM_FLAG_CMPOK : Compare register update OK Flag. + * @arg LPTIM_FLAG_EXTTRIG : External trigger edge event Flag. + * @arg LPTIM_FLAG_ARRM : Autoreload match Flag. + * @arg LPTIM_FLAG_CMPM : Compare match Flag. + * @retval The state of the specified flag (SET or RESET). + */ +#define __HAL_LPTIM_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->ISR &(__FLAG__)) == (__FLAG__)) + +/** + * @brief Clear the specified LPTIM flag. + * @param __HANDLE__ LPTIM handle. + * @param __FLAG__ LPTIM flag to clear. + * This parameter can be a value of: + * @arg LPTIM_FLAG_DOWN : Counter direction change up Flag. + * @arg LPTIM_FLAG_UP : Counter direction change down to up Flag. + * @arg LPTIM_FLAG_ARROK : Autoreload register update OK Flag. + * @arg LPTIM_FLAG_CMPOK : Compare register update OK Flag. + * @arg LPTIM_FLAG_EXTTRIG : External trigger edge event Flag. + * @arg LPTIM_FLAG_ARRM : Autoreload match Flag. + * @arg LPTIM_FLAG_CMPM : Compare match Flag. + * @retval None. + */ +#define __HAL_LPTIM_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) + +/** + * @brief Enable the specified LPTIM interrupt. + * @param __HANDLE__ LPTIM handle. + * @param __INTERRUPT__ LPTIM interrupt to set. + * This parameter can be a value of: + * @arg LPTIM_IT_DOWN : Counter direction change up Interrupt. + * @arg LPTIM_IT_UP : Counter direction change down to up Interrupt. + * @arg LPTIM_IT_ARROK : Autoreload register update OK Interrupt. + * @arg LPTIM_IT_CMPOK : Compare register update OK Interrupt. + * @arg LPTIM_IT_EXTTRIG : External trigger edge event Interrupt. + * @arg LPTIM_IT_ARRM : Autoreload match Interrupt. + * @arg LPTIM_IT_CMPM : Compare match Interrupt. + * @retval None. + * @note The LPTIM interrupts can only be enabled when the LPTIM instance is disabled. + */ +#define __HAL_LPTIM_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__)) + +/** + * @brief Disable the specified LPTIM interrupt. + * @param __HANDLE__ LPTIM handle. + * @param __INTERRUPT__ LPTIM interrupt to set. + * This parameter can be a value of: + * @arg LPTIM_IT_DOWN : Counter direction change up Interrupt. + * @arg LPTIM_IT_UP : Counter direction change down to up Interrupt. + * @arg LPTIM_IT_ARROK : Autoreload register update OK Interrupt. + * @arg LPTIM_IT_CMPOK : Compare register update OK Interrupt. + * @arg LPTIM_IT_EXTTRIG : External trigger edge event Interrupt. + * @arg LPTIM_IT_ARRM : Autoreload match Interrupt. + * @arg LPTIM_IT_CMPM : Compare match Interrupt. + * @retval None. + * @note The LPTIM interrupts can only be disabled when the LPTIM instance is disabled. + */ +#define __HAL_LPTIM_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER &= (~(__INTERRUPT__))) + +/** + * @brief Check whether the specified LPTIM interrupt source is enabled or not. + * @param __HANDLE__ LPTIM handle. + * @param __INTERRUPT__ LPTIM interrupt to check. + * This parameter can be a value of: + * @arg LPTIM_IT_DOWN : Counter direction change up Interrupt. + * @arg LPTIM_IT_UP : Counter direction change down to up Interrupt. + * @arg LPTIM_IT_ARROK : Autoreload register update OK Interrupt. + * @arg LPTIM_IT_CMPOK : Compare register update OK Interrupt. + * @arg LPTIM_IT_EXTTRIG : External trigger edge event Interrupt. + * @arg LPTIM_IT_ARRM : Autoreload match Interrupt. + * @arg LPTIM_IT_CMPM : Compare match Interrupt. + * @retval Interrupt status. + */ + +#define __HAL_LPTIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** + * @brief Enable the LPTIM1 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM1_EXTI_ENABLE_IT() (EXTI->IMR1 |= LPTIM_EXTI_LINE_LPTIM1) + +/** + * @brief Disable the LPTIM1 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM1_EXTI_DISABLE_IT() (EXTI->IMR1 &= ~(LPTIM_EXTI_LINE_LPTIM1)) + + +/** + * @brief Enable the LPTIM1 EXTI line in event mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM1_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= LPTIM_EXTI_LINE_LPTIM1) + +/** + * @brief Disable the LPTIM1 EXTI line in event mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM1_EXTI_DISABLE_EVENT() (EXTI->EMR1 &= ~(LPTIM_EXTI_LINE_LPTIM1)) + +/** + * @brief Enable the LPTIM2 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM2_EXTI_ENABLE_IT() (EXTI->IMR1 |= LPTIM_EXTI_LINE_LPTIM2) + +/** + * @brief Disable the LPTIM2 EXTI line in interrupt mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM2_EXTI_DISABLE_IT() (EXTI->IMR1 &= ~(LPTIM_EXTI_LINE_LPTIM2)) + + +/** + * @brief Enable the LPTIM2 EXTI line in event mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM2_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= LPTIM_EXTI_LINE_LPTIM2) + +/** + * @brief Disable the LPTIM2 EXTI line in event mode. + * @retval None + */ +#define __HAL_LPTIM_LPTIM2_EXTI_DISABLE_EVENT() (EXTI->EMR1 &= ~(LPTIM_EXTI_LINE_LPTIM2)) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup LPTIM_Exported_Functions LPTIM Exported Functions + * @{ + */ + +/** @addtogroup LPTIM_Exported_Functions_Group1 + * @brief Initialization and Configuration functions. + * @{ + */ +/* Initialization/de-initialization functions ********************************/ +HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim); +HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim); + +/* MSP functions *************************************************************/ +void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef *hlptim); +void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef *hlptim); +/** + * @} + */ + +/** @addtogroup LPTIM_Exported_Functions_Group2 + * @brief Start-Stop operation functions. + * @{ + */ +/* Start/Stop operation functions *********************************************/ +/* ################################# PWM Mode ################################*/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_LPTIM_PWM_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse); +HAL_StatusTypeDef HAL_LPTIM_PWM_Stop(LPTIM_HandleTypeDef *hlptim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_LPTIM_PWM_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse); +HAL_StatusTypeDef HAL_LPTIM_PWM_Stop_IT(LPTIM_HandleTypeDef *hlptim); + +/* ############################# One Pulse Mode ##############################*/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_LPTIM_OnePulse_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse); +HAL_StatusTypeDef HAL_LPTIM_OnePulse_Stop(LPTIM_HandleTypeDef *hlptim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_LPTIM_OnePulse_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse); +HAL_StatusTypeDef HAL_LPTIM_OnePulse_Stop_IT(LPTIM_HandleTypeDef *hlptim); + +/* ############################## Set once Mode ##############################*/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_LPTIM_SetOnce_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse); +HAL_StatusTypeDef HAL_LPTIM_SetOnce_Stop(LPTIM_HandleTypeDef *hlptim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_LPTIM_SetOnce_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse); +HAL_StatusTypeDef HAL_LPTIM_SetOnce_Stop_IT(LPTIM_HandleTypeDef *hlptim); + +/* ############################### Encoder Mode ##############################*/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period); +HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_LPTIM_Encoder_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period); +HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop_IT(LPTIM_HandleTypeDef *hlptim); + +/* ############################# Time out Mode ##############################*/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Timeout); +HAL_StatusTypeDef HAL_LPTIM_TimeOut_Stop(LPTIM_HandleTypeDef *hlptim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Timeout); +HAL_StatusTypeDef HAL_LPTIM_TimeOut_Stop_IT(LPTIM_HandleTypeDef *hlptim); + +/* ############################## Counter Mode ###############################*/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_LPTIM_Counter_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period); +HAL_StatusTypeDef HAL_LPTIM_Counter_Stop(LPTIM_HandleTypeDef *hlptim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period); +HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim); +/** + * @} + */ + +/** @addtogroup LPTIM_Exported_Functions_Group3 + * @brief Read operation functions. + * @{ + */ +/* Reading operation functions ************************************************/ +uint32_t HAL_LPTIM_ReadCounter(LPTIM_HandleTypeDef *hlptim); +uint32_t HAL_LPTIM_ReadAutoReload(LPTIM_HandleTypeDef *hlptim); +uint32_t HAL_LPTIM_ReadCompare(LPTIM_HandleTypeDef *hlptim); +/** + * @} + */ + +/** @addtogroup LPTIM_Exported_Functions_Group4 + * @brief LPTIM IRQ handler and callback functions. + * @{ + */ +/* LPTIM IRQ functions *******************************************************/ +void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim); + +/* CallBack functions ********************************************************/ +void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim); +void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim); +void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim); +void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim); +void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim); +void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim); +void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_LPTIM_RegisterCallback(LPTIM_HandleTypeDef *lphtim, HAL_LPTIM_CallbackIDTypeDef CallbackID, pLPTIM_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_LPTIM_UnRegisterCallback(LPTIM_HandleTypeDef *lphtim, HAL_LPTIM_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup LPTIM_Group5 + * @brief Peripheral State functions. + * @{ + */ +/* Peripheral State functions ************************************************/ +HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/** @defgroup LPTIM_Private_Types LPTIM Private Types + * @{ + */ + +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/** @defgroup LPTIM_Private_Variables LPTIM Private Variables + * @{ + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup LPTIM_Private_Constants LPTIM Private Constants + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup LPTIM_Private_Macros LPTIM Private Macros + * @{ + */ + +#define IS_LPTIM_CLOCK_SOURCE(__SOURCE__) (((__SOURCE__) == LPTIM_CLOCKSOURCE_ULPTIM) || \ + ((__SOURCE__) == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)) + + +#define IS_LPTIM_CLOCK_PRESCALER(__PRESCALER__) (((__PRESCALER__) == LPTIM_PRESCALER_DIV1 ) || \ + ((__PRESCALER__) == LPTIM_PRESCALER_DIV2 ) || \ + ((__PRESCALER__) == LPTIM_PRESCALER_DIV4 ) || \ + ((__PRESCALER__) == LPTIM_PRESCALER_DIV8 ) || \ + ((__PRESCALER__) == LPTIM_PRESCALER_DIV16 ) || \ + ((__PRESCALER__) == LPTIM_PRESCALER_DIV32 ) || \ + ((__PRESCALER__) == LPTIM_PRESCALER_DIV64 ) || \ + ((__PRESCALER__) == LPTIM_PRESCALER_DIV128)) + +#define IS_LPTIM_CLOCK_PRESCALERDIV1(__PRESCALER__) ((__PRESCALER__) == LPTIM_PRESCALER_DIV1) + +#define IS_LPTIM_OUTPUT_POLARITY(__POLARITY__) (((__POLARITY__) == LPTIM_OUTPUTPOLARITY_LOW ) || \ + ((__POLARITY__) == LPTIM_OUTPUTPOLARITY_HIGH)) + +#define IS_LPTIM_CLOCK_SAMPLE_TIME(__SAMPLETIME__) (((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION) || \ + ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_2TRANSITIONS) || \ + ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_4TRANSITIONS) || \ + ((__SAMPLETIME__) == LPTIM_CLOCKSAMPLETIME_8TRANSITIONS)) + +#define IS_LPTIM_CLOCK_POLARITY(__POLARITY__) (((__POLARITY__) == LPTIM_CLOCKPOLARITY_RISING) || \ + ((__POLARITY__) == LPTIM_CLOCKPOLARITY_FALLING) || \ + ((__POLARITY__) == LPTIM_CLOCKPOLARITY_RISING_FALLING)) + +#define IS_LPTIM_TRG_SOURCE(__TRIG__) (((__TRIG__) == LPTIM_TRIGSOURCE_SOFTWARE) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_0) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_1) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_2) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_3) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_4) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_5) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_6) || \ + ((__TRIG__) == LPTIM_TRIGSOURCE_7)) + +#define IS_LPTIM_EXT_TRG_POLARITY(__POLARITY__) (((__POLARITY__) == LPTIM_ACTIVEEDGE_RISING ) || \ + ((__POLARITY__) == LPTIM_ACTIVEEDGE_FALLING ) || \ + ((__POLARITY__) == LPTIM_ACTIVEEDGE_RISING_FALLING )) + +#define IS_LPTIM_TRIG_SAMPLE_TIME(__SAMPLETIME__) (((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION) || \ + ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_2TRANSITIONS ) || \ + ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_4TRANSITIONS ) || \ + ((__SAMPLETIME__) == LPTIM_TRIGSAMPLETIME_8TRANSITIONS )) + +#define IS_LPTIM_UPDATE_MODE(__MODE__) (((__MODE__) == LPTIM_UPDATE_IMMEDIATE) || \ + ((__MODE__) == LPTIM_UPDATE_ENDOFPERIOD)) + +#define IS_LPTIM_COUNTER_SOURCE(__SOURCE__) (((__SOURCE__) == LPTIM_COUNTERSOURCE_INTERNAL) || \ + ((__SOURCE__) == LPTIM_COUNTERSOURCE_EXTERNAL)) + +#define IS_LPTIM_AUTORELOAD(__AUTORELOAD__) ((__AUTORELOAD__) <= 0x0000FFFFUL) + +#define IS_LPTIM_COMPARE(__COMPARE__) ((__COMPARE__) <= 0x0000FFFFUL) + +#define IS_LPTIM_PERIOD(__PERIOD__) ((__PERIOD__) <= 0x0000FFFFUL) + +#define IS_LPTIM_PULSE(__PULSE__) ((__PULSE__) <= 0x0000FFFFUL) + +#define IS_LPTIM_INPUT1_SOURCE(__INSTANCE__, __SOURCE__) \ + ((((__INSTANCE__) == LPTIM1) && \ + (((__SOURCE__) == LPTIM_INPUT1SOURCE_GPIO) || \ + ((__SOURCE__) == LPTIM_INPUT1SOURCE_COMP1))) \ + || \ + (((__INSTANCE__) == LPTIM2) && \ + (((__SOURCE__) == LPTIM_INPUT1SOURCE_GPIO) || \ + ((__SOURCE__) == LPTIM_INPUT1SOURCE_COMP1) || \ + ((__SOURCE__) == LPTIM_INPUT1SOURCE_COMP2) || \ + ((__SOURCE__) == LPTIM_INPUT1SOURCE_COMP1_COMP2)))) + +#define IS_LPTIM_INPUT2_SOURCE(__INSTANCE__, __SOURCE__) \ + (((__INSTANCE__) == LPTIM1) && \ + (((__SOURCE__) == LPTIM_INPUT2SOURCE_GPIO) || \ + ((__SOURCE__) == LPTIM_INPUT2SOURCE_COMP2))) + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup LPTIM_Private_Functions LPTIM Private Functions + * @{ + */ +void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim); +/** + * @} + */ + +/** + * @} + */ + +#endif /* LPTIM1 || LPTIM2 */ +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_LPTIM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pcd.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pcd.h new file mode 100644 index 0000000..c076705 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pcd.h @@ -0,0 +1,941 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_pcd.h + * @author MCD Application Team + * @brief Header file of PCD HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_PCD_H +#define STM32WBxx_HAL_PCD_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_usb.h" + +#if defined (USB) + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup PCD + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup PCD_Exported_Types PCD Exported Types + * @{ + */ + +/** + * @brief PCD State structure definition + */ +typedef enum +{ + HAL_PCD_STATE_RESET = 0x00, + HAL_PCD_STATE_READY = 0x01, + HAL_PCD_STATE_ERROR = 0x02, + HAL_PCD_STATE_BUSY = 0x03, + HAL_PCD_STATE_TIMEOUT = 0x04 +} PCD_StateTypeDef; + +/* Device LPM suspend state */ +typedef enum +{ + LPM_L0 = 0x00, /* on */ + LPM_L1 = 0x01, /* LPM L1 sleep */ + LPM_L2 = 0x02, /* suspend */ + LPM_L3 = 0x03, /* off */ +} PCD_LPM_StateTypeDef; + +typedef enum +{ + PCD_LPM_L0_ACTIVE = 0x00, /* on */ + PCD_LPM_L1_ACTIVE = 0x01, /* LPM L1 sleep */ +} PCD_LPM_MsgTypeDef; + +typedef enum +{ + PCD_BCD_ERROR = 0xFF, + PCD_BCD_CONTACT_DETECTION = 0xFE, + PCD_BCD_STD_DOWNSTREAM_PORT = 0xFD, + PCD_BCD_CHARGING_DOWNSTREAM_PORT = 0xFC, + PCD_BCD_DEDICATED_CHARGING_PORT = 0xFB, + PCD_BCD_DISCOVERY_COMPLETED = 0x00, + +} PCD_BCD_MsgTypeDef; + + + + + +typedef USB_TypeDef PCD_TypeDef; +typedef USB_CfgTypeDef PCD_InitTypeDef; +typedef USB_EPTypeDef PCD_EPTypeDef; + + +/** + * @brief PCD Handle Structure definition + */ +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) +typedef struct __PCD_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ +{ + PCD_TypeDef *Instance; /*!< Register base address */ + PCD_InitTypeDef Init; /*!< PCD required parameters */ + __IO uint8_t USB_Address; /*!< USB Address */ + PCD_EPTypeDef IN_ep[8]; /*!< IN endpoint parameters */ + PCD_EPTypeDef OUT_ep[8]; /*!< OUT endpoint parameters */ + HAL_LockTypeDef Lock; /*!< PCD peripheral status */ + __IO PCD_StateTypeDef State; /*!< PCD communication state */ + __IO uint32_t ErrorCode; /*!< PCD Error code */ + uint32_t Setup[12]; /*!< Setup packet buffer */ + PCD_LPM_StateTypeDef LPM_State; /*!< LPM State */ + uint32_t BESL; + + + uint32_t lpm_active; /*!< Enable or disable the Link Power Management . + This parameter can be set to ENABLE or DISABLE */ + + uint32_t battery_charging_active; /*!< Enable or disable Battery charging. + This parameter can be set to ENABLE or DISABLE */ + void *pData; /*!< Pointer to upper stack Handler */ + +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + void (* SOFCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD SOF callback */ + void (* SetupStageCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Setup Stage callback */ + void (* ResetCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Reset callback */ + void (* SuspendCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Suspend callback */ + void (* ResumeCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Resume callback */ + void (* ConnectCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Connect callback */ + void (* DisconnectCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Disconnect callback */ + + void (* DataOutStageCallback)(struct __PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< USB OTG PCD Data OUT Stage callback */ + void (* DataInStageCallback)(struct __PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< USB OTG PCD Data IN Stage callback */ + void (* ISOOUTIncompleteCallback)(struct __PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< USB OTG PCD ISO OUT Incomplete callback */ + void (* ISOINIncompleteCallback)(struct __PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< USB OTG PCD ISO IN Incomplete callback */ + void (* BCDCallback)(struct __PCD_HandleTypeDef *hpcd, PCD_BCD_MsgTypeDef msg); /*!< USB OTG PCD BCD callback */ + void (* LPMCallback)(struct __PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg); /*!< USB OTG PCD LPM callback */ + + void (* MspInitCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Msp Init callback */ + void (* MspDeInitCallback)(struct __PCD_HandleTypeDef *hpcd); /*!< USB OTG PCD Msp DeInit callback */ +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ +} PCD_HandleTypeDef; + +/** + * @} + */ + +/* Include PCD HAL Extended module */ +#include "stm32wbxx_hal_pcd_ex.h" + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup PCD_Exported_Constants PCD Exported Constants + * @{ + */ + +/** @defgroup PCD_Speed PCD Speed + * @{ + */ +#define PCD_SPEED_FULL USBD_FS_SPEED +/** + * @} + */ + +/** @defgroup PCD_PHY_Module PCD PHY Module + * @{ + */ +#define PCD_PHY_ULPI 1U +#define PCD_PHY_EMBEDDED 2U +#define PCD_PHY_UTMI 3U +/** + * @} + */ + +/** @defgroup PCD_Error_Code_definition PCD Error Code definition + * @brief PCD Error Code definition + * @{ + */ +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) +#define HAL_PCD_ERROR_INVALID_CALLBACK (0x00000010U) /*!< Invalid Callback error */ +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup PCD_Exported_Macros PCD Exported Macros + * @brief macros to handle interrupts and specific clock configurations + * @{ + */ + + +#define __HAL_PCD_ENABLE(__HANDLE__) (void)USB_EnableGlobalInt ((__HANDLE__)->Instance) +#define __HAL_PCD_DISABLE(__HANDLE__) (void)USB_DisableGlobalInt ((__HANDLE__)->Instance) +#define __HAL_PCD_GET_FLAG(__HANDLE__, __INTERRUPT__) ((USB_ReadInterrupts((__HANDLE__)->Instance) & (__INTERRUPT__)) == (__INTERRUPT__)) +#define __HAL_PCD_CLEAR_FLAG(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->ISTR) &= ~(__INTERRUPT__)) + +#define __HAL_USB_WAKEUP_EXTI_ENABLE_IT() EXTI->IMR1 |= USB_WAKEUP_EXTI_LINE +#define __HAL_USB_WAKEUP_EXTI_DISABLE_IT() EXTI->IMR1 &= ~(USB_WAKEUP_EXTI_LINE) + + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup PCD_Exported_Functions PCD Exported Functions + * @{ + */ + +/* Initialization/de-initialization functions ********************************/ +/** @addtogroup PCD_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ +HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd); +HAL_StatusTypeDef HAL_PCD_DeInit(PCD_HandleTypeDef *hpcd); +void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd); +void HAL_PCD_MspDeInit(PCD_HandleTypeDef *hpcd); + +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) +/** @defgroup HAL_PCD_Callback_ID_enumeration_definition HAL USB OTG PCD Callback ID enumeration definition + * @brief HAL USB OTG PCD Callback ID enumeration definition + * @{ + */ +typedef enum +{ + HAL_PCD_SOF_CB_ID = 0x01, /*!< USB PCD SOF callback ID */ + HAL_PCD_SETUPSTAGE_CB_ID = 0x02, /*!< USB PCD Setup Stage callback ID */ + HAL_PCD_RESET_CB_ID = 0x03, /*!< USB PCD Reset callback ID */ + HAL_PCD_SUSPEND_CB_ID = 0x04, /*!< USB PCD Suspend callback ID */ + HAL_PCD_RESUME_CB_ID = 0x05, /*!< USB PCD Resume callback ID */ + HAL_PCD_CONNECT_CB_ID = 0x06, /*!< USB PCD Connect callback ID */ + HAL_PCD_DISCONNECT_CB_ID = 0x07, /*!< USB PCD Disconnect callback ID */ + + HAL_PCD_MSPINIT_CB_ID = 0x08, /*!< USB PCD MspInit callback ID */ + HAL_PCD_MSPDEINIT_CB_ID = 0x09 /*!< USB PCD MspDeInit callback ID */ + +} HAL_PCD_CallbackIDTypeDef; +/** + * @} + */ + +/** @defgroup HAL_PCD_Callback_pointer_definition HAL USB OTG PCD Callback pointer definition + * @brief HAL USB OTG PCD Callback pointer definition + * @{ + */ + +typedef void (*pPCD_CallbackTypeDef)(PCD_HandleTypeDef *hpcd); /*!< pointer to a common USB OTG PCD callback function */ +typedef void (*pPCD_DataOutStageCallbackTypeDef)(PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< pointer to USB OTG PCD Data OUT Stage callback */ +typedef void (*pPCD_DataInStageCallbackTypeDef)(PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< pointer to USB OTG PCD Data IN Stage callback */ +typedef void (*pPCD_IsoOutIncpltCallbackTypeDef)(PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< pointer to USB OTG PCD ISO OUT Incomplete callback */ +typedef void (*pPCD_IsoInIncpltCallbackTypeDef)(PCD_HandleTypeDef *hpcd, uint8_t epnum); /*!< pointer to USB OTG PCD ISO IN Incomplete callback */ +typedef void (*pPCD_LpmCallbackTypeDef)(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg); /*!< pointer to USB OTG PCD LPM callback */ +typedef void (*pPCD_BcdCallbackTypeDef)(PCD_HandleTypeDef *hpcd, PCD_BCD_MsgTypeDef msg); /*!< pointer to USB OTG PCD BCD callback */ + +/** + * @} + */ + +HAL_StatusTypeDef HAL_PCD_RegisterCallback(PCD_HandleTypeDef *hpcd, HAL_PCD_CallbackIDTypeDef CallbackID, pPCD_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_PCD_UnRegisterCallback(PCD_HandleTypeDef *hpcd, HAL_PCD_CallbackIDTypeDef CallbackID); + +HAL_StatusTypeDef HAL_PCD_RegisterDataOutStageCallback(PCD_HandleTypeDef *hpcd, pPCD_DataOutStageCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_PCD_UnRegisterDataOutStageCallback(PCD_HandleTypeDef *hpcd); + +HAL_StatusTypeDef HAL_PCD_RegisterDataInStageCallback(PCD_HandleTypeDef *hpcd, pPCD_DataInStageCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_PCD_UnRegisterDataInStageCallback(PCD_HandleTypeDef *hpcd); + +HAL_StatusTypeDef HAL_PCD_RegisterIsoOutIncpltCallback(PCD_HandleTypeDef *hpcd, pPCD_IsoOutIncpltCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_PCD_UnRegisterIsoOutIncpltCallback(PCD_HandleTypeDef *hpcd); + +HAL_StatusTypeDef HAL_PCD_RegisterIsoInIncpltCallback(PCD_HandleTypeDef *hpcd, pPCD_IsoInIncpltCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_PCD_UnRegisterIsoInIncpltCallback(PCD_HandleTypeDef *hpcd); + +HAL_StatusTypeDef HAL_PCD_RegisterBcdCallback(PCD_HandleTypeDef *hpcd, pPCD_BcdCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_PCD_UnRegisterBcdCallback(PCD_HandleTypeDef *hpcd); + +HAL_StatusTypeDef HAL_PCD_RegisterLpmCallback(PCD_HandleTypeDef *hpcd, pPCD_LpmCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_PCD_UnRegisterLpmCallback(PCD_HandleTypeDef *hpcd); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ +/** + * @} + */ + +/* I/O operation functions ***************************************************/ +/* Non-Blocking mode: Interrupt */ +/** @addtogroup PCD_Exported_Functions_Group2 Input and Output operation functions + * @{ + */ +HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd); +HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd); +void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd); + +void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd); +void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd); +void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd); +void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd); +void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd); +void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd); +void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd); + +void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum); +void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum); +void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum); +void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum); +/** + * @} + */ + +/* Peripheral Control functions **********************************************/ +/** @addtogroup PCD_Exported_Functions_Group3 Peripheral Control functions + * @{ + */ +HAL_StatusTypeDef HAL_PCD_DevConnect(PCD_HandleTypeDef *hpcd); +HAL_StatusTypeDef HAL_PCD_DevDisconnect(PCD_HandleTypeDef *hpcd); +HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address); +HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type); +HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr); +HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len); +HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len); +uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr); +HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr); +HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr); +HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr); +HAL_StatusTypeDef HAL_PCD_ActivateRemoteWakeup(PCD_HandleTypeDef *hpcd); +HAL_StatusTypeDef HAL_PCD_DeActivateRemoteWakeup(PCD_HandleTypeDef *hpcd); +/** + * @} + */ + +/* Peripheral State functions ************************************************/ +/** @addtogroup PCD_Exported_Functions_Group4 Peripheral State functions + * @{ + */ +PCD_StateTypeDef HAL_PCD_GetState(PCD_HandleTypeDef *hpcd); +/** + * @} + */ + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup PCD_Private_Constants PCD Private Constants + * @{ + */ +/** @defgroup USB_EXTI_Line_Interrupt USB EXTI line interrupt + * @{ + */ + + +#define USB_WAKEUP_EXTI_LINE (0x1U << 28) /*!< USB FS EXTI Line WakeUp Interrupt */ + + +/** + * @} + */ + +/** @defgroup PCD_EP0_MPS PCD EP0 MPS + * @{ + */ +#define PCD_EP0MPS_64 DEP0CTL_MPS_64 +#define PCD_EP0MPS_32 DEP0CTL_MPS_32 +#define PCD_EP0MPS_16 DEP0CTL_MPS_16 +#define PCD_EP0MPS_08 DEP0CTL_MPS_8 +/** + * @} + */ + +/** @defgroup PCD_ENDP PCD ENDP + * @{ + */ +#define PCD_ENDP0 0U +#define PCD_ENDP1 1U +#define PCD_ENDP2 2U +#define PCD_ENDP3 3U +#define PCD_ENDP4 4U +#define PCD_ENDP5 5U +#define PCD_ENDP6 6U +#define PCD_ENDP7 7U +/** + * @} + */ + +/** @defgroup PCD_ENDP_Kind PCD Endpoint Kind + * @{ + */ +#define PCD_SNG_BUF 0U +#define PCD_DBL_BUF 1U +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup PCD_Private_Macros PCD Private Macros + * @{ + */ + +/******************** Bit definition for USB_COUNTn_RX register *************/ +#define USB_CNTRX_NBLK_MSK (0x1FU << 10) +#define USB_CNTRX_BLSIZE (0x1U << 15) + +/* SetENDPOINT */ +#define PCD_SET_ENDPOINT(USBx, bEpNum, wRegValue) (*(__IO uint16_t *)(&(USBx)->EP0R + ((bEpNum) * 2U)) = (uint16_t)(wRegValue)) + +/* GetENDPOINT */ +#define PCD_GET_ENDPOINT(USBx, bEpNum) (*(__IO uint16_t *)(&(USBx)->EP0R + ((bEpNum) * 2U))) + +/* ENDPOINT transfer */ +#define USB_EP0StartXfer USB_EPStartXfer + +/** + * @brief sets the type in the endpoint register(bits EP_TYPE[1:0]) + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param wType Endpoint Type. + * @retval None + */ +#define PCD_SET_EPTYPE(USBx, bEpNum, wType) (PCD_SET_ENDPOINT((USBx), (bEpNum), \ + ((PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EP_T_MASK) | (wType) | USB_EP_CTR_TX | USB_EP_CTR_RX))) + +/** + * @brief gets the type in the endpoint register(bits EP_TYPE[1:0]) + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval Endpoint Type + */ +#define PCD_GET_EPTYPE(USBx, bEpNum) (PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EP_T_FIELD) + +/** + * @brief free buffer used from the application realizing it to the line + * toggles bit SW_BUF in the double buffered endpoint register + * @param USBx USB device. + * @param bEpNum, bDir + * @retval None + */ +#define PCD_FreeUserBuffer(USBx, bEpNum, bDir) do { \ + if ((bDir) == 0U) \ + { \ + /* OUT double buffered endpoint */ \ + PCD_TX_DTOG((USBx), (bEpNum)); \ + } \ + else if ((bDir) == 1U) \ + { \ + /* IN double buffered endpoint */ \ + PCD_RX_DTOG((USBx), (bEpNum)); \ + } \ +} while(0) + +/** + * @brief sets the status for tx transfer (bits STAT_TX[1:0]). + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param wState new state + * @retval None + */ +#define PCD_SET_EP_TX_STATUS(USBx, bEpNum, wState) do { \ + register uint16_t _wRegVal; \ + \ + _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPTX_DTOGMASK; \ + /* toggle first bit ? */ \ + if ((USB_EPTX_DTOG1 & (wState))!= 0U) \ + { \ + _wRegVal ^= USB_EPTX_DTOG1; \ + } \ + /* toggle second bit ? */ \ + if ((USB_EPTX_DTOG2 & (wState))!= 0U) \ + { \ + _wRegVal ^= USB_EPTX_DTOG2; \ + } \ + PCD_SET_ENDPOINT((USBx), (bEpNum), (_wRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX)); \ + } while(0) /* PCD_SET_EP_TX_STATUS */ + +/** + * @brief sets the status for rx transfer (bits STAT_TX[1:0]) + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param wState new state + * @retval None + */ +#define PCD_SET_EP_RX_STATUS(USBx, bEpNum,wState) do { \ + register uint16_t _wRegVal; \ + \ + _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPRX_DTOGMASK; \ + /* toggle first bit ? */ \ + if ((USB_EPRX_DTOG1 & (wState))!= 0U) \ + { \ + _wRegVal ^= USB_EPRX_DTOG1; \ + } \ + /* toggle second bit ? */ \ + if ((USB_EPRX_DTOG2 & (wState))!= 0U) \ + { \ + _wRegVal ^= USB_EPRX_DTOG2; \ + } \ + PCD_SET_ENDPOINT((USBx), (bEpNum), (_wRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX)); \ + } while(0) /* PCD_SET_EP_RX_STATUS */ + +/** + * @brief sets the status for rx & tx (bits STAT_TX[1:0] & STAT_RX[1:0]) + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param wStaterx new state. + * @param wStatetx new state. + * @retval None + */ +#define PCD_SET_EP_TXRX_STATUS(USBx, bEpNum, wStaterx, wStatetx) do { \ + register uint16_t _wRegVal; \ + \ + _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & (USB_EPRX_DTOGMASK | USB_EPTX_STAT); \ + /* toggle first bit ? */ \ + if ((USB_EPRX_DTOG1 & (wStaterx))!= 0U) \ + { \ + _wRegVal ^= USB_EPRX_DTOG1; \ + } \ + /* toggle second bit ? */ \ + if ((USB_EPRX_DTOG2 & (wStaterx))!= 0U) \ + { \ + _wRegVal ^= USB_EPRX_DTOG2; \ + } \ + /* toggle first bit ? */ \ + if ((USB_EPTX_DTOG1 & (wStatetx))!= 0U) \ + { \ + _wRegVal ^= USB_EPTX_DTOG1; \ + } \ + /* toggle second bit ? */ \ + if ((USB_EPTX_DTOG2 & (wStatetx))!= 0U) \ + { \ + _wRegVal ^= USB_EPTX_DTOG2; \ + } \ + \ + PCD_SET_ENDPOINT((USBx), (bEpNum), (_wRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX)); \ + } while(0) /* PCD_SET_EP_TXRX_STATUS */ + +/** + * @brief gets the status for tx/rx transfer (bits STAT_TX[1:0] + * /STAT_RX[1:0]) + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval status + */ +#define PCD_GET_EP_TX_STATUS(USBx, bEpNum) ((uint16_t)PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPTX_STAT) +#define PCD_GET_EP_RX_STATUS(USBx, bEpNum) ((uint16_t)PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPRX_STAT) + +/** + * @brief sets directly the VALID tx/rx-status into the endpoint register + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval None + */ +#define PCD_SET_EP_TX_VALID(USBx, bEpNum) (PCD_SET_EP_TX_STATUS((USBx), (bEpNum), USB_EP_TX_VALID)) +#define PCD_SET_EP_RX_VALID(USBx, bEpNum) (PCD_SET_EP_RX_STATUS((USBx), (bEpNum), USB_EP_RX_VALID)) + +/** + * @brief checks stall condition in an endpoint. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval TRUE = endpoint in stall condition. + */ +#define PCD_GET_EP_TX_STALL_STATUS(USBx, bEpNum) (PCD_GET_EP_TX_STATUS((USBx), (bEpNum)) \ + == USB_EP_TX_STALL) +#define PCD_GET_EP_RX_STALL_STATUS(USBx, bEpNum) (PCD_GET_EP_RX_STATUS((USBx), (bEpNum)) \ + == USB_EP_RX_STALL) + +/** + * @brief set & clear EP_KIND bit. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval None + */ +#define PCD_SET_EP_KIND(USBx, bEpNum) do { \ + register uint16_t _wRegVal; \ + \ + _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPREG_MASK; \ + \ + PCD_SET_ENDPOINT((USBx), (bEpNum), (_wRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX | USB_EP_KIND)); \ + } while(0) /* PCD_SET_EP_KIND */ + +#define PCD_CLEAR_EP_KIND(USBx, bEpNum) do { \ + register uint16_t _wRegVal; \ + \ + _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPKIND_MASK; \ + \ + PCD_SET_ENDPOINT((USBx), (bEpNum), (_wRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX)); \ + } while(0) /* PCD_CLEAR_EP_KIND */ + +/** + * @brief Sets/clears directly STATUS_OUT bit in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval None + */ +#define PCD_SET_OUT_STATUS(USBx, bEpNum) PCD_SET_EP_KIND((USBx), (bEpNum)) +#define PCD_CLEAR_OUT_STATUS(USBx, bEpNum) PCD_CLEAR_EP_KIND((USBx), (bEpNum)) + +/** + * @brief Sets/clears directly EP_KIND bit in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval None + */ +#define PCD_SET_EP_DBUF(USBx, bEpNum) PCD_SET_EP_KIND((USBx), (bEpNum)) +#define PCD_CLEAR_EP_DBUF(USBx, bEpNum) PCD_CLEAR_EP_KIND((USBx), (bEpNum)) + +/** + * @brief Clears bit CTR_RX / CTR_TX in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval None + */ +#define PCD_CLEAR_RX_EP_CTR(USBx, bEpNum) do { \ + register uint16_t _wRegVal; \ + \ + _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & (0x7FFFU & USB_EPREG_MASK); \ + \ + PCD_SET_ENDPOINT((USBx), (bEpNum), (_wRegVal | USB_EP_CTR_TX)); \ + } while(0) /* PCD_CLEAR_RX_EP_CTR */ + +#define PCD_CLEAR_TX_EP_CTR(USBx, bEpNum) do { \ + register uint16_t _wRegVal; \ + \ + _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & (0xFF7FU & USB_EPREG_MASK); \ + \ + PCD_SET_ENDPOINT((USBx), (bEpNum), (_wRegVal | USB_EP_CTR_RX)); \ + } while(0) /* PCD_CLEAR_TX_EP_CTR */ + +/** + * @brief Toggles DTOG_RX / DTOG_TX bit in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval None + */ +#define PCD_RX_DTOG(USBx, bEpNum) do { \ + register uint16_t _wEPVal; \ + \ + _wEPVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPREG_MASK; \ + \ + PCD_SET_ENDPOINT((USBx), (bEpNum), (_wEPVal | USB_EP_CTR_RX | USB_EP_CTR_TX | USB_EP_DTOG_RX)); \ + } while(0) /* PCD_RX_DTOG */ + +#define PCD_TX_DTOG(USBx, bEpNum) do { \ + register uint16_t _wEPVal; \ + \ + _wEPVal = PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPREG_MASK; \ + \ + PCD_SET_ENDPOINT((USBx), (bEpNum), (_wEPVal | USB_EP_CTR_RX | USB_EP_CTR_TX | USB_EP_DTOG_TX)); \ + } while(0) /* PCD_TX_DTOG */ +/** + * @brief Clears DTOG_RX / DTOG_TX bit in the endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval None + */ +#define PCD_CLEAR_RX_DTOG(USBx, bEpNum) do { \ + register uint16_t _wRegVal; \ + \ + _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)); \ + \ + if ((_wRegVal & USB_EP_DTOG_RX) != 0U)\ + { \ + PCD_RX_DTOG((USBx), (bEpNum)); \ + } \ + } while(0) /* PCD_CLEAR_RX_DTOG */ + +#define PCD_CLEAR_TX_DTOG(USBx, bEpNum) do { \ + register uint16_t _wRegVal; \ + \ + _wRegVal = PCD_GET_ENDPOINT((USBx), (bEpNum)); \ + \ + if ((_wRegVal & USB_EP_DTOG_TX) != 0U)\ + { \ + PCD_TX_DTOG((USBx), (bEpNum)); \ + } \ + } while(0) /* PCD_CLEAR_TX_DTOG */ + +/** + * @brief Sets address in an endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param bAddr Address. + * @retval None + */ +#define PCD_SET_EP_ADDRESS(USBx, bEpNum, bAddr) do { \ + register uint16_t _wRegVal; \ + \ + _wRegVal = (PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPREG_MASK) | (bAddr); \ + \ + PCD_SET_ENDPOINT((USBx), (bEpNum), (_wRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX)); \ + } while(0) /* PCD_SET_EP_ADDRESS */ + +/** + * @brief Gets address in an endpoint register. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval None + */ +#define PCD_GET_EP_ADDRESS(USBx, bEpNum) ((uint8_t)(PCD_GET_ENDPOINT((USBx), (bEpNum)) & USB_EPADDR_FIELD)) + +#define PCD_EP_TX_CNT(USBx, bEpNum) ((uint16_t *)((((uint32_t)(USBx)->BTABLE + ((uint32_t)(bEpNum) * 8U) + 2U) * PMA_ACCESS) + ((uint32_t)(USBx) + 0x400U))) +#define PCD_EP_RX_CNT(USBx, bEpNum) ((uint16_t *)((((uint32_t)(USBx)->BTABLE + ((uint32_t)(bEpNum) * 8U) + 6U) * PMA_ACCESS) + ((uint32_t)(USBx) + 0x400U))) + +/** + * @brief sets address of the tx/rx buffer. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param wAddr address to be set (must be word aligned). + * @retval None + */ +#define PCD_SET_EP_TX_ADDRESS(USBx, bEpNum, wAddr) do { \ + register uint16_t *_wRegVal; \ + register uint32_t _wRegBase = (uint32_t)USBx; \ + \ + _wRegBase += (uint32_t)(USBx)->BTABLE; \ + _wRegVal = (uint16_t *)(_wRegBase + 0x400U + (((uint32_t)(bEpNum) * 8U) * PMA_ACCESS)); \ + *_wRegVal = ((wAddr) >> 1) << 1; \ +} while(0) /* PCD_SET_EP_TX_ADDRESS */ + +#define PCD_SET_EP_RX_ADDRESS(USBx, bEpNum, wAddr) do { \ + register uint16_t *_wRegVal; \ + register uint32_t _wRegBase = (uint32_t)USBx; \ + \ + _wRegBase += (uint32_t)(USBx)->BTABLE; \ + _wRegVal = (uint16_t *)(_wRegBase + 0x400U + ((((uint32_t)(bEpNum) * 8U) + 4U) * PMA_ACCESS)); \ + *_wRegVal = ((wAddr) >> 1) << 1; \ +} while(0) /* PCD_SET_EP_RX_ADDRESS */ + +/** + * @brief Gets address of the tx/rx buffer. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval address of the buffer. + */ +#define PCD_GET_EP_TX_ADDRESS(USBx, bEpNum) ((uint16_t)*PCD_EP_TX_ADDRESS((USBx), (bEpNum))) +#define PCD_GET_EP_RX_ADDRESS(USBx, bEpNum) ((uint16_t)*PCD_EP_RX_ADDRESS((USBx), (bEpNum))) + +/** + * @brief Sets counter of rx buffer with no. of blocks. + * @param pdwReg Register pointer + * @param wCount Counter. + * @param wNBlocks no. of Blocks. + * @retval None + */ +#define PCD_CALC_BLK32(pdwReg, wCount, wNBlocks) do { \ + (wNBlocks) = (wCount) >> 5; \ + *(pdwReg) = (uint16_t)(((wNBlocks) << 10) | USB_CNTRX_BLSIZE); \ + } while(0) /* PCD_CALC_BLK32 */ + +#define PCD_CALC_BLK2(pdwReg, wCount, wNBlocks) do { \ + (wNBlocks) = (wCount) >> 1; \ + if (((wCount) & 0x1U) != 0U) \ + { \ + (wNBlocks)++; \ + } \ + *(pdwReg) = (uint16_t)((wNBlocks) << 10); \ + } while(0) /* PCD_CALC_BLK2 */ + +#define PCD_SET_EP_CNT_RX_REG(pdwReg, wCount) do { \ + uint32_t wNBlocks; \ + if ((wCount) == 0U) \ + { \ + *(pdwReg) &= (uint16_t)~USB_CNTRX_NBLK_MSK; \ + *(pdwReg) |= USB_CNTRX_BLSIZE; \ + } \ + else if((wCount) < 62U) \ + { \ + PCD_CALC_BLK2((pdwReg), (wCount), wNBlocks); \ + } \ + else \ + { \ + PCD_CALC_BLK32((pdwReg),(wCount), wNBlocks); \ + } \ + } while(0) /* PCD_SET_EP_CNT_RX_REG */ + +#define PCD_SET_EP_RX_DBUF0_CNT(USBx, bEpNum, wCount) do { \ + register uint32_t _wRegBase = (uint32_t)(USBx); \ + uint16_t *pdwReg; \ + \ + _wRegBase += (uint32_t)(USBx)->BTABLE; \ + pdwReg = (uint16_t *)(_wRegBase + 0x400U + ((((uint32_t)(bEpNum) * 8U) + 2U) * PMA_ACCESS)); \ + PCD_SET_EP_CNT_RX_REG(pdwReg, (wCount)); \ + } while(0) + +/** + * @brief sets counter for the tx/rx buffer. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param wCount Counter value. + * @retval None + */ +#define PCD_SET_EP_TX_CNT(USBx, bEpNum, wCount) do { \ + register uint32_t _wRegBase = (uint32_t)(USBx); \ + uint16_t *_wRegVal; \ + \ + _wRegBase += (uint32_t)(USBx)->BTABLE; \ + _wRegVal = (uint16_t *)(_wRegBase + 0x400U + ((((uint32_t)(bEpNum) * 8U) + 2U) * PMA_ACCESS)); \ + *_wRegVal = (uint16_t)(wCount); \ +} while(0) + +#define PCD_SET_EP_RX_CNT(USBx, bEpNum, wCount) do { \ + register uint32_t _wRegBase = (uint32_t)(USBx); \ + uint16_t *_wRegVal; \ + \ + _wRegBase += (uint32_t)(USBx)->BTABLE; \ + _wRegVal = (uint16_t *)(_wRegBase + 0x400U + ((((uint32_t)(bEpNum) * 8U) + 6U) * PMA_ACCESS)); \ + PCD_SET_EP_CNT_RX_REG(_wRegVal, (wCount)); \ +} while(0) + +/** + * @brief gets counter of the tx buffer. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval Counter value + */ +#define PCD_GET_EP_TX_CNT(USBx, bEpNum) ((uint32_t)(*PCD_EP_TX_CNT((USBx), (bEpNum))) & 0x3ffU) +#define PCD_GET_EP_RX_CNT(USBx, bEpNum) ((uint32_t)(*PCD_EP_RX_CNT((USBx), (bEpNum))) & 0x3ffU) + +/** + * @brief Sets buffer 0/1 address in a double buffer endpoint. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param wBuf0Addr buffer 0 address. + * @retval Counter value + */ +#define PCD_SET_EP_DBUF0_ADDR(USBx, bEpNum, wBuf0Addr) do { \ + PCD_SET_EP_TX_ADDRESS((USBx), (bEpNum), (wBuf0Addr)); \ + } while(0) /* PCD_SET_EP_DBUF0_ADDR */ +#define PCD_SET_EP_DBUF1_ADDR(USBx, bEpNum, wBuf1Addr) do { \ + PCD_SET_EP_RX_ADDRESS((USBx), (bEpNum), (wBuf1Addr)); \ + } while(0) /* PCD_SET_EP_DBUF1_ADDR */ + +/** + * @brief Sets addresses in a double buffer endpoint. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param wBuf0Addr: buffer 0 address. + * @param wBuf1Addr = buffer 1 address. + * @retval None + */ +#define PCD_SET_EP_DBUF_ADDR(USBx, bEpNum, wBuf0Addr, wBuf1Addr) do { \ + PCD_SET_EP_DBUF0_ADDR((USBx), (bEpNum), (wBuf0Addr)); \ + PCD_SET_EP_DBUF1_ADDR((USBx), (bEpNum), (wBuf1Addr)); \ + } while(0) /* PCD_SET_EP_DBUF_ADDR */ + +/** + * @brief Gets buffer 0/1 address of a double buffer endpoint. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval None + */ +#define PCD_GET_EP_DBUF0_ADDR(USBx, bEpNum) (PCD_GET_EP_TX_ADDRESS((USBx), (bEpNum))) +#define PCD_GET_EP_DBUF1_ADDR(USBx, bEpNum) (PCD_GET_EP_RX_ADDRESS((USBx), (bEpNum))) + +/** + * @brief Gets buffer 0/1 address of a double buffer endpoint. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @param bDir endpoint dir EP_DBUF_OUT = OUT + * EP_DBUF_IN = IN + * @param wCount: Counter value + * @retval None + */ +#define PCD_SET_EP_DBUF0_CNT(USBx, bEpNum, bDir, wCount) do { \ + if ((bDir) == 0U) \ + /* OUT endpoint */ \ + { \ + PCD_SET_EP_RX_DBUF0_CNT((USBx), (bEpNum), (wCount)); \ + } \ + else \ + { \ + if ((bDir) == 1U) \ + { \ + /* IN endpoint */ \ + PCD_SET_EP_TX_CNT((USBx), (bEpNum), (wCount)); \ + } \ + } \ + } while(0) /* SetEPDblBuf0Count*/ + +#define PCD_SET_EP_DBUF1_CNT(USBx, bEpNum, bDir, wCount) do { \ + register uint32_t _wBase = (uint32_t)(USBx); \ + uint16_t *_wEPRegVal; \ + \ + if ((bDir) == 0U) \ + { \ + /* OUT endpoint */ \ + PCD_SET_EP_RX_CNT((USBx), (bEpNum), (wCount)); \ + } \ + else \ + { \ + if ((bDir) == 1U) \ + { \ + /* IN endpoint */ \ + _wBase += (uint32_t)(USBx)->BTABLE; \ + _wEPRegVal = (uint16_t *)(_wBase + 0x400U + ((((uint32_t)(bEpNum) * 8U) + 6U) * PMA_ACCESS)); \ + *_wEPRegVal = (uint16_t)(wCount); \ + } \ + } \ + } while(0) /* SetEPDblBuf1Count */ + +#define PCD_SET_EP_DBUF_CNT(USBx, bEpNum, bDir, wCount) do { \ + PCD_SET_EP_DBUF0_CNT((USBx), (bEpNum), (bDir), (wCount)); \ + PCD_SET_EP_DBUF1_CNT((USBx), (bEpNum), (bDir), (wCount)); \ + } while(0) /* PCD_SET_EP_DBUF_CNT */ + +/** + * @brief Gets buffer 0/1 rx/tx counter for double buffering. + * @param USBx USB peripheral instance register address. + * @param bEpNum Endpoint Number. + * @retval None + */ +#define PCD_GET_EP_DBUF0_CNT(USBx, bEpNum) (PCD_GET_EP_TX_CNT((USBx), (bEpNum))) +#define PCD_GET_EP_DBUF1_CNT(USBx, bEpNum) (PCD_GET_EP_RX_CNT((USBx), (bEpNum))) + + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* defined (USB) */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_PCD_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pcd_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pcd_ex.h new file mode 100644 index 0000000..61e4c04 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pcd_ex.h @@ -0,0 +1,93 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_pcd_ex.h + * @author MCD Application Team + * @brief Header file of PCD HAL Extension module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_PCD_EX_H +#define STM32WBxx_HAL_PCD_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +#if defined (USB) +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup PCDEx + * @{ + */ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup PCDEx_Exported_Functions PCDEx Exported Functions + * @{ + */ +/** @addtogroup PCDEx_Exported_Functions_Group1 Peripheral Control functions + * @{ + */ + + + +HAL_StatusTypeDef HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, + uint16_t ep_addr, + uint16_t ep_kind, + uint32_t pmaadress); + + +HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd); +HAL_StatusTypeDef HAL_PCDEx_DeActivateLPM(PCD_HandleTypeDef *hpcd); + + +HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd); +HAL_StatusTypeDef HAL_PCDEx_DeActivateBCD(PCD_HandleTypeDef *hpcd); +void HAL_PCDEx_BCD_VBUSDetect(PCD_HandleTypeDef *hpcd); + +void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg); +void HAL_PCDEx_BCD_Callback(PCD_HandleTypeDef *hpcd, PCD_BCD_MsgTypeDef msg); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* defined (USB) */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32WBxx_HAL_PCD_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pka.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pka.h new file mode 100644 index 0000000..c6dc2d7 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pka.h @@ -0,0 +1,567 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_pka.h + * @author MCD Application Team + * @brief Header file of PKA HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_PKA_H +#define STM32WBxx_HAL_PKA_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +#if defined(PKA) && defined(HAL_PKA_MODULE_ENABLED) + +/** @addtogroup PKA + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup PKA_Exported_Types PKA Exported Types + * @{ + */ + +/** @defgroup HAL_state_structure_definition HAL state structure definition + * @brief HAL State structures definition + * @{ + */ +typedef enum +{ + HAL_PKA_STATE_RESET = 0x00U, /*!< PKA not yet initialized or disabled */ + HAL_PKA_STATE_READY = 0x01U, /*!< PKA initialized and ready for use */ + HAL_PKA_STATE_BUSY = 0x02U, /*!< PKA internal processing is ongoing */ + HAL_PKA_STATE_ERROR = 0x03U, /*!< PKA error state */ +} +HAL_PKA_StateTypeDef; + +/** + * @} + */ + +#if (USE_HAL_PKA_REGISTER_CALLBACKS == 1) +/** @defgroup HAL_callback_id HAL callback ID enumeration + * @{ + */ +typedef enum +{ + HAL_PKA_OPERATION_COMPLETE_CB_ID = 0x00U, /*!< PKA End of operation callback ID */ + HAL_PKA_ERROR_CB_ID = 0x01U, /*!< PKA Error callback ID */ + HAL_PKA_MSPINIT_CB_ID = 0x02U, /*!< PKA Msp Init callback ID */ + HAL_PKA_MSPDEINIT_CB_ID = 0x03U /*!< PKA Msp DeInit callback ID */ +} HAL_PKA_CallbackIDTypeDef; + +/** + * @} + */ + +#endif /* USE_HAL_PKA_REGISTER_CALLBACKS */ + +/** @defgroup PKA_Error_Code_definition PKA Error Code definition + * @brief PKA Error Code definition + * @{ + */ +#define HAL_PKA_ERROR_NONE (0x00000000U) +#define HAL_PKA_ERROR_ADDRERR (0x00000001U) +#define HAL_PKA_ERROR_RAMERR (0x00000002U) +#define HAL_PKA_ERROR_TIMEOUT (0x00000004U) +#define HAL_PKA_ERROR_OPERATION (0x00000008U) +#if (USE_HAL_PKA_REGISTER_CALLBACKS == 1) +#define HAL_PKA_ERROR_INVALID_CALLBACK (0x00000010U) /*!< Invalid Callback error */ +#endif /* USE_HAL_PKA_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup PKA_handle_Structure_definition PKA handle Structure definition + * @brief PKA handle Structure definition + * @{ + */ +#if (USE_HAL_PKA_REGISTER_CALLBACKS == 1) +typedef struct __PKA_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_PKA_REGISTER_CALLBACKS */ +{ + PKA_TypeDef *Instance; /*!< Register base address */ + __IO HAL_PKA_StateTypeDef State; /*!< PKA state */ + __IO uint32_t ErrorCode; /*!< PKA Error code */ +#if (USE_HAL_PKA_REGISTER_CALLBACKS == 1) + void (* OperationCpltCallback)(struct __PKA_HandleTypeDef *hpka); /*!< PKA End of operation callback */ + void (* ErrorCallback)(struct __PKA_HandleTypeDef *hpka); /*!< PKA Error callback */ + void (* MspInitCallback)(struct __PKA_HandleTypeDef *hpka); /*!< PKA Msp Init callback */ + void (* MspDeInitCallback)(struct __PKA_HandleTypeDef *hpka); /*!< PKA Msp DeInit callback */ +#endif /* USE_HAL_PKA_REGISTER_CALLBACKS */ +} PKA_HandleTypeDef; +/** + * @} + */ + +#if (USE_HAL_PKA_REGISTER_CALLBACKS == 1) +/** @defgroup PKA_Callback_definition PKA Callback pointer definition + * @brief PKA Callback pointer definition + * @{ + */ +typedef void (*pPKA_CallbackTypeDef)(PKA_HandleTypeDef *hpka); /*!< Pointer to a PKA callback function */ +/** + * @} + */ +#endif /* USE_HAL_PKA_REGISTER_CALLBACKS */ +/** @defgroup PKA_Operation PKA operation structure definition + * @brief Input and output data definition + * @{ + */ +typedef struct +{ + uint32_t scalarMulSize; /*!< Number of element in scalarMul array */ + uint32_t modulusSize; /*!< Number of element in modulus, coefA, pointX and pointY arrays */ + uint32_t coefSign; /*!< Curve coefficient a sign */ + const uint8_t *coefA; /*!< Pointer to curve coefficient |a| (Array of modulusSize elements) */ + const uint8_t *modulus; /*!< Pointer to curve modulus value p (Array of modulusSize elements) */ + const uint8_t *pointX; /*!< Pointer to point P coordinate xP (Array of modulusSize elements) */ + const uint8_t *pointY; /*!< Pointer to point P coordinate yP (Array of modulusSize elements) */ + const uint8_t *scalarMul; /*!< Pointer to scalar multiplier k (Array of scalarMulSize elements) */ + const uint32_t *pMontgomeryParam; /*!< Pointer to Montgomery parameter (Array of modulusSize/4 elements) */ +} PKA_ECCMulFastModeInTypeDef; + +typedef struct +{ + uint32_t scalarMulSize; /*!< Number of element in scalarMul array */ + uint32_t modulusSize; /*!< Number of element in modulus, coefA, pointX and pointY arrays */ + uint32_t coefSign; /*!< Curve coefficient a sign */ + const uint8_t *coefA; /*!< Pointer to curve coefficient |a| (Array of modulusSize elements) */ + const uint8_t *modulus; /*!< Pointer to curve modulus value p (Array of modulusSize elements) */ + const uint8_t *pointX; /*!< Pointer to point P coordinate xP (Array of modulusSize elements) */ + const uint8_t *pointY; /*!< Pointer to point P coordinate yP (Array of modulusSize elements) */ + const uint8_t *scalarMul; /*!< Pointer to scalar multiplier k (Array of scalarMulSize elements) */ +} PKA_ECCMulInTypeDef; + +typedef struct +{ + uint32_t modulusSize; /*!< Number of element in coefA, coefB, modulus, pointX and pointY arrays */ + uint32_t coefSign; /*!< Curve coefficient a sign */ + const uint8_t *coefA; /*!< Pointer to curve coefficient |a| (Array of modulusSize elements) */ + const uint8_t *coefB; /*!< Pointer to curve coefficient b (Array of modulusSize elements) */ + const uint8_t *modulus; /*!< Pointer to curve modulus value p (Array of modulusSize elements) */ + const uint8_t *pointX; /*!< Pointer to point P coordinate xP (Array of modulusSize elements) */ + const uint8_t *pointY; /*!< Pointer to point P coordinate yP (Array of modulusSize elements) */ +} PKA_PointCheckInTypeDef; + +typedef struct +{ + uint32_t size; /*!< Number of element in popA array */ + const uint8_t *pOpDp; /*!< Pointer to operand dP (Array of size/2 elements) */ + const uint8_t *pOpDq; /*!< Pointer to operand dQ (Array of size/2 elements) */ + const uint8_t *pOpQinv; /*!< Pointer to operand qinv (Array of size/2 elements) */ + const uint8_t *pPrimeP; /*!< Pointer to prime p (Array of size/2 elements) */ + const uint8_t *pPrimeQ; /*!< Pointer to prime Q (Array of size/2 elements) */ + const uint8_t *popA; /*!< Pointer to operand A (Array of size elements) */ +} PKA_RSACRTExpInTypeDef; + +typedef struct +{ + uint32_t primeOrderSize; /*!< Number of element in primeOrder array */ + uint32_t modulusSize; /*!< Number of element in modulus array */ + uint32_t coefSign; /*!< Curve coefficient a sign */ + const uint8_t *coef; /*!< Pointer to curve coefficient |a| (Array of modulusSize elements) */ + const uint8_t *modulus; /*!< Pointer to curve modulus value p (Array of modulusSize elements) */ + const uint8_t *basePointX; /*!< Pointer to curve base point xG (Array of modulusSize elements) */ + const uint8_t *basePointY; /*!< Pointer to curve base point yG (Array of modulusSize elements) */ + const uint8_t *pPubKeyCurvePtX; /*!< Pointer to public-key curve point xQ (Array of modulusSize elements) */ + const uint8_t *pPubKeyCurvePtY; /*!< Pointer to public-key curve point yQ (Array of modulusSize elements) */ + const uint8_t *RSign; /*!< Pointer to signature part r (Array of primeOrderSize elements) */ + const uint8_t *SSign; /*!< Pointer to signature part s (Array of primeOrderSize elements) */ + const uint8_t *hash; /*!< Pointer to hash of the message e (Array of primeOrderSize elements) */ + const uint8_t *primeOrder; /*!< Pointer to order of the curve n (Array of primeOrderSize elements) */ +} PKA_ECDSAVerifInTypeDef; + +typedef struct +{ + uint32_t primeOrderSize; /*!< Number of element in primeOrder array */ + uint32_t modulusSize; /*!< Number of element in modulus array */ + uint32_t coefSign; /*!< Curve coefficient a sign */ + const uint8_t *coef; /*!< Pointer to curve coefficient |a| (Array of modulusSize elements) */ + const uint8_t *modulus; /*!< Pointer to curve modulus value p (Array of modulusSize elements) */ + const uint8_t *integer; /*!< Pointer to random integer k (Array of primeOrderSize elements) */ + const uint8_t *basePointX; /*!< Pointer to curve base point xG (Array of modulusSize elements) */ + const uint8_t *basePointY; /*!< Pointer to curve base point yG (Array of modulusSize elements) */ + const uint8_t *hash; /*!< Pointer to hash of the message (Array of primeOrderSize elements) */ + const uint8_t *privateKey; /*!< Pointer to private key d (Array of primeOrderSize elements) */ + const uint8_t *primeOrder; /*!< Pointer to order of the curve n (Array of primeOrderSize elements) */ +} PKA_ECDSASignInTypeDef; + +typedef struct +{ + uint8_t *RSign; /*!< Pointer to signature part r (Array of modulusSize elements) */ + uint8_t *SSign; /*!< Pointer to signature part s (Array of modulusSize elements) */ +} PKA_ECDSASignOutTypeDef; + +typedef struct +{ + uint8_t *ptX; /*!< Pointer to point P coordinate xP (Array of modulusSize elements) */ + uint8_t *ptY; /*!< Pointer to point P coordinate yP (Array of modulusSize elements) */ +} PKA_ECDSASignOutExtParamTypeDef, PKA_ECCMulOutTypeDef; + + +typedef struct +{ + uint32_t expSize; /*!< Number of element in pExp array */ + uint32_t OpSize; /*!< Number of element in pOp1 and pMod arrays */ + const uint8_t *pExp; /*!< Pointer to Exponent (Array of expSize elements) */ + const uint8_t *pOp1; /*!< Pointer to Operand (Array of OpSize elements) */ + const uint8_t *pMod; /*!< Pointer to modulus (Array of OpSize elements) */ +} PKA_ModExpInTypeDef; + + +typedef struct +{ + uint32_t expSize; /*!< Number of element in pExp and pMontgomeryParam arrays */ + uint32_t OpSize; /*!< Number of element in pOp1 and pMod arrays */ + const uint8_t *pExp; /*!< Pointer to Exponent (Array of expSize elements) */ + const uint8_t *pOp1; /*!< Pointer to Operand (Array of OpSize elements) */ + const uint8_t *pMod; /*!< Pointer to modulus (Array of OpSize elements) */ + const uint32_t *pMontgomeryParam; /*!< Pointer to Montgomery parameter (Array of expSize/4 elements) */ +} PKA_ModExpFastModeInTypeDef; + +typedef struct +{ + uint32_t size; /*!< Number of element in pOp1 array */ + const uint8_t *pOp1; /*!< Pointer to Operand (Array of size elements) */ +} PKA_MontgomeryParamInTypeDef; + +typedef struct +{ + uint32_t size; /*!< Number of element in pOp1 and pOp2 arrays */ + const uint32_t *pOp1; /*!< Pointer to Operand 1 (Array of size elements) */ + const uint32_t *pOp2; /*!< Pointer to Operand 2 (Array of size elements) */ +} PKA_AddInTypeDef, PKA_SubInTypeDef, PKA_MulInTypeDef, PKA_CmpInTypeDef; + +typedef struct +{ + uint32_t size; /*!< Number of element in pOp1 array */ + const uint32_t *pOp1; /*!< Pointer to Operand 1 (Array of size elements) */ + const uint8_t *pMod; /*!< Pointer to modulus value n (Array of size*4 elements) */ +} PKA_ModInvInTypeDef; + +typedef struct +{ + uint32_t OpSize; /*!< Number of element in pOp1 array */ + uint32_t modSize; /*!< Number of element in pMod array */ + const uint32_t *pOp1; /*!< Pointer to Operand 1 (Array of OpSize elements) */ + const uint8_t *pMod; /*!< Pointer to modulus value n (Array of modSize elements) */ +} PKA_ModRedInTypeDef; + +typedef struct +{ + uint32_t size; /*!< Number of element in pOp1 and pOp2 arrays */ + const uint32_t *pOp1; /*!< Pointer to Operand 1 (Array of size elements) */ + const uint32_t *pOp2; /*!< Pointer to Operand 2 (Array of size elements) */ + const uint8_t *pOp3; /*!< Pointer to Operand 3 (Array of size*4 elements) */ +} PKA_ModAddInTypeDef, PKA_ModSubInTypeDef, PKA_MontgomeryMulInTypeDef; + +/** + * @} + */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup PKA_Exported_Constants PKA Exported Constants + * @{ + */ + +/** @defgroup PKA_Mode PKA mode + * @{ + */ +#define PKA_MODE_MONTGOMERY_PARAM (0x00000001U) +#define PKA_MODE_MODULAR_EXP (0x00000000U) +#define PKA_MODE_MODULAR_EXP_FAST_MODE (0x00000002U) +#define PKA_MODE_ECC_MUL (0x00000020U) +#define PKA_MODE_ECC_MUL_FAST_MODE (0x00000022U) +#define PKA_MODE_ECDSA_SIGNATURE (0x00000024U) +#define PKA_MODE_ECDSA_VERIFICATION (0x00000026U) +#define PKA_MODE_POINT_CHECK (0x00000028U) +#define PKA_MODE_RSA_CRT_EXP (0x00000007U) +#define PKA_MODE_MODULAR_INV (0x00000008U) +#define PKA_MODE_ARITHMETIC_ADD (0x00000009U) +#define PKA_MODE_ARITHMETIC_SUB (0x0000000AU) +#define PKA_MODE_ARITHMETIC_MUL (0x0000000BU) +#define PKA_MODE_COMPARISON (0x0000000CU) +#define PKA_MODE_MODULAR_RED (0x0000000DU) +#define PKA_MODE_MODULAR_ADD (0x0000000EU) +#define PKA_MODE_MODULAR_SUB (0x0000000FU) +#define PKA_MODE_MONTGOMERY_MUL (0x00000010U) +/** + * @} + */ + +/** @defgroup PKA_Interrupt_configuration_definition PKA Interrupt configuration definition + * @brief PKA Interrupt definition + * @{ + */ +#define PKA_IT_PROCEND PKA_CR_PROCENDIE +#define PKA_IT_ADDRERR PKA_CR_ADDRERRIE +#define PKA_IT_RAMERR PKA_CR_RAMERRIE + +/** + * @} + */ + +/** @defgroup PKA_Flag_definition PKA Flag definition + * @{ + */ +#define PKA_FLAG_PROCEND PKA_SR_PROCENDF +#define PKA_FLAG_ADDRERR PKA_SR_ADDRERRF +#define PKA_FLAG_RAMERR PKA_SR_RAMERRF + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ + +/** @defgroup PKA_Exported_Macros PKA Exported Macros + * @{ + */ + +/** @brief Reset PKA handle state. + * @param __HANDLE__ specifies the PKA Handle + * @retval None + */ +#if (USE_HAL_PKA_REGISTER_CALLBACKS == 1) +#define __HAL_PKA_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_PKA_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_PKA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_PKA_STATE_RESET) +#endif + +/** @brief Enable the specified PKA interrupt. + * @param __HANDLE__ specifies the PKA Handle + * @param __INTERRUPT__ specifies the interrupt source to enable. + * This parameter can be one of the following values: + * @arg @ref PKA_IT_PROCEND End Of Operation interrupt enable + * @arg @ref PKA_IT_ADDRERR Address error interrupt enable + * @arg @ref PKA_IT_RAMERR RAM error interrupt enable + * @retval None + */ +#define __HAL_PKA_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) + +/** @brief Disable the specified PKA interrupt. + * @param __HANDLE__ specifies the PKA Handle + * @param __INTERRUPT__ specifies the interrupt source to disable. + * This parameter can be one of the following values: + * @arg @ref PKA_IT_PROCEND End Of Operation interrupt enable + * @arg @ref PKA_IT_ADDRERR Address error interrupt enable + * @arg @ref PKA_IT_RAMERR RAM error interrupt enable + * @retval None + */ +#define __HAL_PKA_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= (~(__INTERRUPT__))) + +/** @brief Check whether the specified PKA interrupt source is enabled or not. + * @param __HANDLE__ specifies the PKA Handle + * @param __INTERRUPT__ specifies the PKA interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref PKA_IT_PROCEND End Of Operation interrupt enable + * @arg @ref PKA_IT_ADDRERR Address error interrupt enable + * @arg @ref PKA_IT_RAMERR RAM error interrupt enable + * @retval The new state of __INTERRUPT__ (SET or RESET) + */ +#define __HAL_PKA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Check whether the specified PKA flag is set or not. + * @param __HANDLE__ specifies the PKA Handle + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref PKA_FLAG_PROCEND End Of Operation + * @arg @ref PKA_FLAG_ADDRERR Address error + * @arg @ref PKA_FLAG_RAMERR RAM error + * @retval The new state of __FLAG__ (SET or RESET) + */ +#define __HAL_PKA_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__)) ? SET : RESET) + +/** @brief Clear the PKA pending flags which are cleared by writing 1 in a specific bit. + * @param __HANDLE__ specifies the PKA Handle + * @param __FLAG__ specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg @ref PKA_FLAG_PROCEND End Of Operation + * @arg @ref PKA_FLAG_ADDRERR Address error + * @arg @ref PKA_FLAG_RAMERR RAM error + * @retval None + */ +#define __HAL_PKA_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->CLRFR = (__FLAG__)) + +/** @brief Enable the specified PKA peripheral. + * @param __HANDLE__ specifies the PKA Handle + * @retval None + */ +#define __HAL_PKA_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR, PKA_CR_EN)) + +/** @brief Disable the specified PKA peripheral. + * @param __HANDLE__ specifies the PKA Handle + * @retval None + */ +#define __HAL_PKA_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR, PKA_CR_EN)) + +/** @brief Start a PKA operation. + * @param __HANDLE__ specifies the PKA Handle + * @retval None + */ +#define __HAL_PKA_START(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR, PKA_CR_START)) +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup PKA_Exported_Functions + * @{ + */ + +/** @addtogroup PKA_Exported_Functions_Group1 + * @{ + */ +/* Initialization and de-initialization functions *****************************/ +HAL_StatusTypeDef HAL_PKA_Init(PKA_HandleTypeDef *hpka); +HAL_StatusTypeDef HAL_PKA_DeInit(PKA_HandleTypeDef *hpka); +void HAL_PKA_MspInit(PKA_HandleTypeDef *hpka); +void HAL_PKA_MspDeInit(PKA_HandleTypeDef *hpka); + +#if (USE_HAL_PKA_REGISTER_CALLBACKS == 1) +/* Callbacks Register/UnRegister functions ***********************************/ +HAL_StatusTypeDef HAL_PKA_RegisterCallback(PKA_HandleTypeDef *hpka, HAL_PKA_CallbackIDTypeDef CallbackID, pPKA_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_PKA_UnRegisterCallback(PKA_HandleTypeDef *hpka, HAL_PKA_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_PKA_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @addtogroup PKA_Exported_Functions_Group2 + * @{ + */ +/* IO operation functions *****************************************************/ +/* High Level Functions *******************************************************/ +HAL_StatusTypeDef HAL_PKA_ModExp(PKA_HandleTypeDef *hpka, PKA_ModExpInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_ModExp_IT(PKA_HandleTypeDef *hpka, PKA_ModExpInTypeDef *in); +HAL_StatusTypeDef HAL_PKA_ModExpFastMode(PKA_HandleTypeDef *hpka, PKA_ModExpFastModeInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_ModExpFastMode_IT(PKA_HandleTypeDef *hpka, PKA_ModExpFastModeInTypeDef *in); +void HAL_PKA_ModExp_GetResult(PKA_HandleTypeDef *hpka, uint8_t *pRes); + +HAL_StatusTypeDef HAL_PKA_ECDSASign(PKA_HandleTypeDef *hpka, PKA_ECDSASignInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_ECDSASign_IT(PKA_HandleTypeDef *hpka, PKA_ECDSASignInTypeDef *in); +void HAL_PKA_ECDSASign_GetResult(PKA_HandleTypeDef *hpka, PKA_ECDSASignOutTypeDef *out, PKA_ECDSASignOutExtParamTypeDef *outExt); + +HAL_StatusTypeDef HAL_PKA_ECDSAVerif(PKA_HandleTypeDef *hpka, PKA_ECDSAVerifInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_ECDSAVerif_IT(PKA_HandleTypeDef *hpka, PKA_ECDSAVerifInTypeDef *in); +uint32_t HAL_PKA_ECDSAVerif_IsValidSignature(PKA_HandleTypeDef const *const hpka); + +HAL_StatusTypeDef HAL_PKA_RSACRTExp(PKA_HandleTypeDef *hpka, PKA_RSACRTExpInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_RSACRTExp_IT(PKA_HandleTypeDef *hpka, PKA_RSACRTExpInTypeDef *in); +void HAL_PKA_RSACRTExp_GetResult(PKA_HandleTypeDef *hpka, uint8_t *pRes); + +HAL_StatusTypeDef HAL_PKA_PointCheck(PKA_HandleTypeDef *hpka, PKA_PointCheckInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_PointCheck_IT(PKA_HandleTypeDef *hpka, PKA_PointCheckInTypeDef *in); +uint32_t HAL_PKA_PointCheck_IsOnCurve(PKA_HandleTypeDef const *const hpka); + +HAL_StatusTypeDef HAL_PKA_ECCMul(PKA_HandleTypeDef *hpka, PKA_ECCMulInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_ECCMul_IT(PKA_HandleTypeDef *hpka, PKA_ECCMulInTypeDef *in); +HAL_StatusTypeDef HAL_PKA_ECCMulFastMode(PKA_HandleTypeDef *hpka, PKA_ECCMulFastModeInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_ECCMulFastMode_IT(PKA_HandleTypeDef *hpka, PKA_ECCMulFastModeInTypeDef *in); +void HAL_PKA_ECCMul_GetResult(PKA_HandleTypeDef *hpka, PKA_ECCMulOutTypeDef *out); + +HAL_StatusTypeDef HAL_PKA_Add(PKA_HandleTypeDef *hpka, PKA_AddInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_Add_IT(PKA_HandleTypeDef *hpka, PKA_AddInTypeDef *in); +HAL_StatusTypeDef HAL_PKA_Sub(PKA_HandleTypeDef *hpka, PKA_SubInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_Sub_IT(PKA_HandleTypeDef *hpka, PKA_SubInTypeDef *in); +HAL_StatusTypeDef HAL_PKA_Cmp(PKA_HandleTypeDef *hpka, PKA_CmpInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_Cmp_IT(PKA_HandleTypeDef *hpka, PKA_CmpInTypeDef *in); +HAL_StatusTypeDef HAL_PKA_Mul(PKA_HandleTypeDef *hpka, PKA_MulInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_Mul_IT(PKA_HandleTypeDef *hpka, PKA_MulInTypeDef *in); +HAL_StatusTypeDef HAL_PKA_ModAdd(PKA_HandleTypeDef *hpka, PKA_ModAddInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_ModAdd_IT(PKA_HandleTypeDef *hpka, PKA_ModAddInTypeDef *in); +HAL_StatusTypeDef HAL_PKA_ModSub(PKA_HandleTypeDef *hpka, PKA_ModSubInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_ModSub_IT(PKA_HandleTypeDef *hpka, PKA_ModSubInTypeDef *in); +HAL_StatusTypeDef HAL_PKA_ModInv(PKA_HandleTypeDef *hpka, PKA_ModInvInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_ModInv_IT(PKA_HandleTypeDef *hpka, PKA_ModInvInTypeDef *in); +HAL_StatusTypeDef HAL_PKA_ModRed(PKA_HandleTypeDef *hpka, PKA_ModRedInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_ModRed_IT(PKA_HandleTypeDef *hpka, PKA_ModRedInTypeDef *in); +HAL_StatusTypeDef HAL_PKA_MontgomeryMul(PKA_HandleTypeDef *hpka, PKA_MontgomeryMulInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_MontgomeryMul_IT(PKA_HandleTypeDef *hpka, PKA_MontgomeryMulInTypeDef *in); +void HAL_PKA_Arithmetic_GetResult(PKA_HandleTypeDef *hpka, uint32_t *pRes); + +HAL_StatusTypeDef HAL_PKA_MontgomeryParam(PKA_HandleTypeDef *hpka, PKA_MontgomeryParamInTypeDef *in, uint32_t Timeout); +HAL_StatusTypeDef HAL_PKA_MontgomeryParam_IT(PKA_HandleTypeDef *hpka, PKA_MontgomeryParamInTypeDef *in); +void HAL_PKA_MontgomeryParam_GetResult(PKA_HandleTypeDef *hpka, uint32_t *pRes); + + +HAL_StatusTypeDef HAL_PKA_Abort(PKA_HandleTypeDef *hpka); +void HAL_PKA_RAMReset(PKA_HandleTypeDef *hpka); +void HAL_PKA_OperationCpltCallback(PKA_HandleTypeDef *hpka); +void HAL_PKA_ErrorCallback(PKA_HandleTypeDef *hpka); +void HAL_PKA_IRQHandler(PKA_HandleTypeDef *hpka); +/** + * @} + */ + +/** @addtogroup PKA_Exported_Functions_Group3 + * @{ + */ +/* Peripheral State and Error functions ***************************************/ +HAL_PKA_StateTypeDef HAL_PKA_GetState(PKA_HandleTypeDef *hpka); +uint32_t HAL_PKA_GetError(PKA_HandleTypeDef *hpka); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(PKA) && defined(HAL_PKA_MODULE_ENABLED) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_PKA_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pwr.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pwr.h new file mode 100644 index 0000000..df07fd2 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pwr.h @@ -0,0 +1,513 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_pwr.h + * @author MCD Application Team + * @brief Header file of PWR HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_PWR_H +#define STM32WBxx_HAL_PWR_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/* Include low level driver */ +#include "stm32wbxx_ll_pwr.h" +#include "stm32wbxx_ll_exti.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup PWR PWR + * @brief PWR HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup PWR_Exported_Types PWR Exported Types + * @{ + */ + +/** + * @brief PWR PVD configuration structure definition + */ +typedef struct +{ + uint32_t PVDLevel; /*!< PVDLevel: Specifies the PVD detection level. + This parameter can be a value of @ref PWR_PVD_detection_level. */ + + uint32_t Mode; /*!< Mode: Specifies the operating mode for the selected pins. + This parameter can be a value of @ref PWR_PVD_Mode. */ +}PWR_PVDTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup PWR_Exported_Constants PWR Exported Constants + * @{ + */ + +/** @defgroup PWR_PVD_detection_level Power Voltage Detector Level selection + * @note Refer datasheet for selection voltage value + * @{ + */ +#define PWR_PVDLEVEL_0 (0x00000000U) /*!< PVD threshold around 2.0 V */ +#define PWR_PVDLEVEL_1 ( PWR_CR2_PLS_0) /*!< PVD threshold around 2.2 V */ +#define PWR_PVDLEVEL_2 ( PWR_CR2_PLS_1 ) /*!< PVD threshold around 2.4 V */ +#define PWR_PVDLEVEL_3 ( PWR_CR2_PLS_1 | PWR_CR2_PLS_0) /*!< PVD threshold around 2.5 V */ +#define PWR_PVDLEVEL_4 (PWR_CR2_PLS_2 ) /*!< PVD threshold around 2.6 V */ +#define PWR_PVDLEVEL_5 (PWR_CR2_PLS_2 | PWR_CR2_PLS_0) /*!< PVD threshold around 2.8 V */ +#define PWR_PVDLEVEL_6 (PWR_CR2_PLS_2 | PWR_CR2_PLS_1 ) /*!< PVD threshold around 2.9 V */ +#define PWR_PVDLEVEL_7 (PWR_CR2_PLS_2 | PWR_CR2_PLS_1 | PWR_CR2_PLS_0) /*!< External input analog voltage (compared internally to VREFINT) */ +/** + * @} + */ + +/** @defgroup PWR_PVD_Mode PWR PVD interrupt and event mode + * @{ + */ +/* Note: On STM32WB serie, power PVD event is not available on AIEC lines */ +/* (only interruption is available through AIEC line 16). */ +#define PWR_PVD_MODE_NORMAL (0x00000000U) /*!< Basic mode is used */ + +#define PWR_PVD_MODE_IT_RISING (PVD_MODE_IT | PVD_RISING_EDGE) /*!< External Interrupt Mode with Rising edge trigger detection */ +#define PWR_PVD_MODE_IT_FALLING (PVD_MODE_IT | PVD_FALLING_EDGE) /*!< External Interrupt Mode with Falling edge trigger detection */ +#define PWR_PVD_MODE_IT_RISING_FALLING (PVD_MODE_IT | PVD_RISING_FALLING_EDGE) /*!< External Interrupt Mode with Rising/Falling edge trigger detection */ +/** + * @} + */ + +/* Note: On STM32WB serie, power PVD event is not available on AIEC lines */ +/* (only interruption is available through AIEC line 16). */ + +/** @defgroup PWR_Low_Power_Mode_Selection PWR Low Power Mode Selection + * @{ + */ +#define PWR_LOWPOWERMODE_STOP0 (0x00000000u) /*!< Stop 0: stop mode with main regulator */ +#define PWR_LOWPOWERMODE_STOP1 (PWR_CR1_LPMS_0) /*!< Stop 1: stop mode with low power regulator */ +#define PWR_LOWPOWERMODE_STOP2 (PWR_CR1_LPMS_1) /*!< Stop 2: stop mode with low power regulator and VDD12I interruptible digital core domain supply OFF (less peripherals activated than low power mode stop 1 to reduce power consumption)*/ +#define PWR_LOWPOWERMODE_STANDBY (PWR_CR1_LPMS_0 | PWR_CR1_LPMS_1) /*!< Standby mode */ +#define PWR_LOWPOWERMODE_SHUTDOWN (PWR_CR1_LPMS_2) /*!< Shutdown mode */ +/** + * @} + */ + +/** @defgroup PWR_Regulator_state_in_SLEEP_STOP_mode PWR regulator mode + * @{ + */ +#define PWR_MAINREGULATOR_ON (0x00000000U) /*!< Regulator in main mode */ +#define PWR_LOWPOWERREGULATOR_ON (PWR_CR1_LPR) /*!< Regulator in low-power mode */ +/** + * @} + */ + +/** @defgroup PWR_SLEEP_mode_entry PWR SLEEP mode entry + * @{ + */ +#define PWR_SLEEPENTRY_WFI ((uint8_t)0x01) /*!< Wait For Interruption instruction to enter Sleep mode */ +#define PWR_SLEEPENTRY_WFE ((uint8_t)0x02) /*!< Wait For Event instruction to enter Sleep mode */ +/** + * @} + */ + +/** @defgroup PWR_STOP_mode_entry PWR STOP mode entry + * @{ + */ +#define PWR_STOPENTRY_WFI ((uint8_t)0x01) /*!< Wait For Interruption instruction to enter Stop mode */ +#define PWR_STOPENTRY_WFE ((uint8_t)0x02) /*!< Wait For Event instruction to enter Stop mode */ +/** + * @} + */ + +/** + * @} + */ + +/* Private define ------------------------------------------------------------*/ +/** @defgroup PWR_Private_Defines PWR Private Defines + * @{ + */ + +/** @defgroup PWR_PVD_EXTI_LINE PWR PVD external interrupt line + * @{ + */ +#define PWR_EXTI_LINE_PVD (LL_EXTI_LINE_16) /*!< External interrupt line 16 Connected to the PWR PVD */ +/** + * @} + */ + +/** @defgroup PWR_PVD_Mode_Mask PWR PVD Mode Mask + * @{ + */ +/* Note: On STM32WB serie, power PVD event is not available on AIEC lines */ +/* (only interruption is available through AIEC line 16). */ +#define PVD_MODE_IT (0x00010000U) /*!< Mask for interruption yielded by PVD threshold crossing */ +#define PVD_RISING_EDGE (0x00000001U) /*!< Mask for rising edge set as PVD trigger */ +#define PVD_FALLING_EDGE (0x00000002U) /*!< Mask for falling edge set as PVD trigger */ +#define PVD_RISING_FALLING_EDGE (0x00000003U) /*!< Mask for rising and falling edges set as PVD trigger */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup PWR_Exported_Macros PWR Exported Macros + * @{ + */ +/** @brief Check whether or not a specific PWR flag is set. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * + * /--------------------------------SR1-------------------------------/ + * @arg @ref PWR_FLAG_WUF1 Wake Up Flag 1. Indicates that a wakeup event + * was received from the WKUP pin 1. + * @arg @ref PWR_FLAG_WUF2 Wake Up Flag 2. Indicates that a wakeup event + * was received from the WKUP pin 2. + * @arg @ref PWR_FLAG_WUF3 Wake Up Flag 3. Indicates that a wakeup event + * was received from the WKUP pin 3. + * @arg @ref PWR_FLAG_WUF4 Wake Up Flag 4. Indicates that a wakeup event + * was received from the WKUP pin 4. + * @arg @ref PWR_FLAG_WUF5 Wake Up Flag 5. Indicates that a wakeup event + * was received from the WKUP pin 5. + * + * @arg @ref PWR_FLAG_BHWF BLE_Host WakeUp Flag + * @arg @ref PWR_FLAG_FRCBYPI SMPS Forced in Bypass Interrupt Flag + * @arg @ref PWR_FLAG_RFPHASEI Radio Phase Interrupt Flag + * @arg @ref PWR_FLAG_BLEACTI BLE Activity Interrupt Flag + * @arg @ref PWR_FLAG_802ACTI 802.15.4 Activity Interrupt Flag + * @arg @ref PWR_FLAG_HOLDC2I CPU2 on-Hold Interrupt Flag + * @arg @ref PWR_FLAG_WUFI Wake-Up Flag Internal. Set when a wakeup is detected on + * the internal wakeup line. + * + * @arg @ref PWR_FLAG_SMPSRDYF SMPS Ready Flag + * @arg @ref PWR_FLAG_SMPSBYPF SMPS Bypass Flag + * + * /--------------------------------SR2-------------------------------/ + * @arg @ref PWR_FLAG_REGLPS Low Power Regulator Started. Indicates whether or not the + * low-power regulator is ready. + * @arg @ref PWR_FLAG_REGLPF Low Power Regulator Flag. Indicates whether the + * regulator is ready in main mode or is in low-power mode. + * + * @arg @ref PWR_FLAG_VOSF Voltage Scaling Flag. Indicates whether the regulator is ready + * in the selected voltage range or is still changing to the required voltage level. + * @arg @ref PWR_FLAG_PVDO Power Voltage Detector Output. Indicates whether VDD voltage is + * below or above the selected PVD threshold. + * + * @arg @ref PWR_FLAG_PVMO1 Peripheral Voltage Monitoring Output 1. Indicates whether VDDUSB voltage is + * is below or above PVM1 threshold (applicable when USB feature is supported). + * @arg @ref PWR_FLAG_PVMO3 Peripheral Voltage Monitoring Output 3. Indicates whether VDDA voltage is + * is below or above PVM3 threshold. + * + * /----------------------------EXTSCR--------------------------/ + * @arg @ref PWR_FLAG_STOP System Stop Flag for CPU1. + * @arg @ref PWR_FLAG_SB System Standby Flag for CPU1. + * + * @arg @ref PWR_FLAG_C2STOP System Stop Flag for CPU2. + * @arg @ref PWR_FLAG_C2SB System Standby Flag for CPU2. + * + * @arg @ref PWR_FLAG_CRITICAL_RF_PHASE Critical radio system phase flag. + * + * @arg @ref PWR_FLAG_C1DEEPSLEEP CPU1 DeepSleep Flag. + * @arg @ref PWR_FLAG_C2DEEPSLEEP CPU2 DeepSleep Flag. + * + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_PWR_GET_FLAG(__FLAG__) ((((__FLAG__) & PWR_FLAG_REG_MASK) == PWR_FLAG_REG_SR1) ? \ + ( \ + PWR->SR1 & (1UL << ((__FLAG__) & 31UL)) \ + ) \ + : \ + ( \ + (((__FLAG__) & PWR_FLAG_REG_MASK) == PWR_FLAG_REG_SR2) ? \ + ( \ + PWR->SR2 & (1UL << ((__FLAG__) & 31UL)) \ + ) \ + : \ + ( \ + PWR->EXTSCR & (1UL << ((__FLAG__) & 31UL)) \ + ) \ + ) \ + ) + +/** @brief Clear a specific PWR flag. + * @note Clearing of flags {PWR_FLAG_STOP, PWR_FLAG_SB} + * and flags {PWR_FLAG_C2STOP, PWR_FLAG_C2SB} are grouped: + * clearing of one flag also clears the other one. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be one of the following values: + * + * /--------------------------------SCR (SRR)------------------------------/ + * @arg @ref PWR_FLAG_WUF1 Wake Up Flag 1. Indicates that a wakeup event + * was received from the WKUP pin 1. + * @arg @ref PWR_FLAG_WUF2 Wake Up Flag 2. Indicates that a wakeup event + * was received from the WKUP pin 2. + * @arg @ref PWR_FLAG_WUF3 Wake Up Flag 3. Indicates that a wakeup event + * was received from the WKUP pin 3. + * @arg @ref PWR_FLAG_WUF4 Wake Up Flag 4. Indicates that a wakeup event + * was received from the WKUP pin 4. + * @arg @ref PWR_FLAG_WUF5 Wake Up Flag 5. Indicates that a wakeup event + * was received from the WKUP pin 5. + * @arg @ref PWR_FLAG_WU Encompasses all five Wake Up Flags. + * + * @arg @ref PWR_FLAG_BHWF Clear BLE_Host Wakeup Flag. + * @arg @ref PWR_FLAG_FRCBYPI Clear SMPS Forced in Bypass Interrupt Flag. + * @arg @ref PWR_FLAG_RFPHASEI RF Phase Interrupt Clear. + * @arg @ref PWR_FLAG_BLEACTI BLE Activity Interrupt Clear. + * @arg @ref PWR_FLAG_802ACTI 802.15.4. Activity Interrupt Clear. + * @arg @ref PWR_FLAG_HOLDC2I CPU2 on-Hold Interrupt Clear. + * + * /----------------------------EXTSCR--------------------------/ + * @arg @ref PWR_FLAG_STOP System Stop Flag for CPU1. + * @arg @ref PWR_FLAG_SB System Standby Flag for CPU1. + * + * @arg @ref PWR_FLAG_C2STOP System Stop Flag for CPU2. + * @arg @ref PWR_FLAG_C2SB System Standby Flag for CPU2. + * + * @arg @ref PWR_FLAG_CRITICAL_RF_PHASE RF phase Flag. + * + * @retval None + */ +#define __HAL_PWR_CLEAR_FLAG(__FLAG__) ((((__FLAG__) & PWR_FLAG_REG_MASK) == PWR_FLAG_REG_EXTSCR) ? \ + ( \ + PWR->EXTSCR = (1UL << (((__FLAG__) & PWR_FLAG_EXTSCR_CLR_MASK) >> PWR_FLAG_EXTSCR_CLR_POS)) \ + ) \ + : \ + ( \ + (((__FLAG__)) == PWR_FLAG_WU) ? \ + (PWR->SCR = PWR_SCR_CWUF) : \ + (PWR->SCR = (1UL << ((__FLAG__) & 31UL))) \ + ) \ + ) + +/** + * @brief Enable the PVD Extended Interrupt C1 Line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_IT() LL_EXTI_EnableIT_0_31(PWR_EXTI_LINE_PVD) + +/** + * @brief Enable the PVD Extended Interrupt C2 Line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTIC2_ENABLE_IT() LL_C2_EXTI_EnableIT_0_31(PWR_EXTI_LINE_PVD) + + +/** + * @brief Disable the PVD Extended Interrupt C1 Line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_IT() LL_EXTI_DisableIT_0_31(PWR_EXTI_LINE_PVD) + +/** + * @brief Disable the PVD Extended Interrupt C2 Line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTIC2_DISABLE_IT() LL_C2_EXTI_DisableIT_0_31(PWR_EXTI_LINE_PVD) + +/* Note: On STM32WB serie, power PVD event is not available on AIEC lines */ +/* (only interruption is available through AIEC line 16). */ + +/** + * @brief Enable the PVD Extended Interrupt Rising Trigger. + * @note PVD flag polarity is inverted compared to EXTI line, therefore + * EXTI rising and falling logic edges are inverted versus PVD voltage edges. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE() LL_EXTI_EnableRisingTrig_0_31(PWR_EXTI_LINE_PVD) + +/** + * @brief Disable the PVD Extended Interrupt Rising Trigger. + * @note PVD flag polarity is inverted compared to EXTI line, therefore + * EXTI rising and falling logic edges are inverted versus PVD voltage edges. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE() LL_EXTI_DisableFallingTrig_0_31(PWR_EXTI_LINE_PVD) + +/** + * @brief Enable the PVD Extended Interrupt Falling Trigger. + * @note PVD flag polarity is inverted compared to EXTI line, therefore + * EXTI rising and falling logic edges are inverted versus PVD voltage edges. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE() LL_EXTI_EnableFallingTrig_0_31(PWR_EXTI_LINE_PVD) + + +/** + * @brief Disable the PVD Extended Interrupt Falling Trigger. + * @note PVD flag polarity is inverted compared to EXTI line, therefore + * EXTI rising and falling logic edges are inverted versus PVD voltage edges. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE() LL_EXTI_DisableRisingTrig_0_31(PWR_EXTI_LINE_PVD) + + +/** + * @brief Enable the PVD Extended Interrupt Rising & Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Disable the PVD Extended Interrupt Rising & Falling Trigger. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Generate a Software interrupt on selected EXTI line. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_GENERATE_SWIT() LL_EXTI_GenerateSWI_0_31(PWR_EXTI_LINE_PVD) + +/** + * @brief Check whether or not the PVD EXTI interrupt flag is set. + * @retval EXTI PVD Line Status. + */ +#define __HAL_PWR_PVD_EXTI_GET_FLAG() LL_EXTI_ReadFlag_0_31(PWR_EXTI_LINE_PVD) + +/** + * @brief Clear the PVD EXTI interrupt flag. + * @retval None + */ +#define __HAL_PWR_PVD_EXTI_CLEAR_FLAG() LL_EXTI_ClearFlag_0_31(PWR_EXTI_LINE_PVD) + +/** + * @} + */ + + +/* Private macros --------------------------------------------------------*/ +/** @defgroup PWR_Private_Macros PWR Private Macros + * @{ + */ + +#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| \ + ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| \ + ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| \ + ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7)) + +#define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_NORMAL) ||\ + ((MODE) == PWR_PVD_MODE_IT_RISING) ||\ + ((MODE) == PWR_PVD_MODE_IT_FALLING) ||\ + ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING)) + + + +#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || \ + ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON)) + + +#define IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || \ + ((ENTRY) == PWR_SLEEPENTRY_WFE)) + +#define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || \ + ((ENTRY) == PWR_STOPENTRY_WFE)) +/** + * @} + */ + +/* Include PWR HAL Extended module */ +#include "stm32wbxx_hal_pwr_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup PWR_Exported_Functions PWR Exported Functions + * @{ + */ + +/** @defgroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ + +/* Initialization and de-initialization functions *******************************/ +void HAL_PWR_DeInit(void); + +void HAL_PWR_EnableBkUpAccess(void); +void HAL_PWR_DisableBkUpAccess(void); +/** + * @} + */ + +/** @defgroup PWR_Exported_Functions_Group2 Peripheral Control functions + * @{ + */ +/* Peripheral Control functions ************************************************/ +HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD); +void HAL_PWR_EnablePVD(void); +void HAL_PWR_DisablePVD(void); + +/* WakeUp pins configuration functions ****************************************/ +void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity); +void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx); + +/* Low Power modes configuration functions ************************************/ +void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry); +void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry); +void HAL_PWR_EnterSTANDBYMode(void); + +void HAL_PWR_PVDCallback(void); +void HAL_PWR_EnableSleepOnExit(void); +void HAL_PWR_DisableSleepOnExit(void); + +void HAL_PWR_EnableSEVOnPend(void); +void HAL_PWR_DisableSEVOnPend(void); + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32WBxx_HAL_PWR_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pwr_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pwr_ex.h new file mode 100644 index 0000000..612cfa2 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_pwr_ex.h @@ -0,0 +1,974 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_pwr_ex.h + * @author MCD Application Team + * @brief Header file of PWR HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_PWR_EX_H +#define STM32WBxx_HAL_PWR_EX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup PWREx PWREx + * @brief PWR Extended HAL module driver + * @{ + */ + + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup PWREx_Exported_Types PWR Extended Exported Types + * @{ + */ + +/** + * @brief PWR PVM configuration structure definition + */ +typedef struct +{ + uint32_t PVMType; /*!< PVMType: Specifies which voltage is monitored and against which threshold. + This parameter can be a value of @ref PWREx_PVM_Type. + @arg @ref PWR_PVM_1 Peripheral Voltage Monitoring 1 enable: VDDUSB versus 1.2 V (applicable when USB feature is supported). + @arg @ref PWR_PVM_3 Peripheral Voltage Monitoring 3 enable: VDDA versus 1.62 V. + */ + + uint32_t Mode; /*!< Mode: Specifies the operating mode for the selected pins. + This parameter can be a value of @ref PWREx_PVM_Mode. */ + uint32_t WakeupTarget; /*!< Specifies the Wakeup Target + This parameter can be a value of @ref PWREx_WakeUpTarget_Definition */ +}PWR_PVMTypeDef; + +#if defined(PWR_CR5_SMPSEN) +/** + * @brief PWR SMPS step down configuration structure definition + */ +typedef struct +{ + uint32_t StartupCurrent; /*!< SMPS step down converter supply startup current selection. + This parameter can be a value of @ref PWREx_SMPS_STARTUP_CURRENT. */ + + uint32_t OutputVoltage; /*!< SMPS step down converter output voltage scaling voltage level. + This parameter can be a value of @ref PWREx_SMPS_OUTPUT_VOLTAGE_LEVEL */ +}PWR_SMPSTypeDef; +#endif + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup PWREx_Exported_Constants PWR Extended Exported Constants + * @{ + */ + +/** @defgroup PWREx_WUP_Polarity Shift to apply to retrieve polarity information from PWR_WAKEUP_PINy_xxx constants + * @{ + */ +#define PWR_WUP_POLARITY_SHIFT 0x05U /*!< Internal constant used to retrieve wakeup pin polarity */ +/** + * @} + */ + + +/** @defgroup PWREx_WakeUp_Pins PWR wake-up pins + * @{ + */ +#define PWR_WAKEUP_PIN1_HIGH PWR_CR3_EWUP1 /*!< Wakeup pin 1 (with high level polarity) */ +#if defined(PWR_CR3_EWUP2) +#define PWR_WAKEUP_PIN2_HIGH PWR_CR3_EWUP2 /*!< Wakeup pin 2 (with high level polarity) */ +#endif +#if defined(PWR_CR3_EWUP3) +#define PWR_WAKEUP_PIN3_HIGH PWR_CR3_EWUP3 /*!< Wakeup pin 3 (with high level polarity) */ +#endif +#define PWR_WAKEUP_PIN4_HIGH PWR_CR3_EWUP4 /*!< Wakeup pin 4 (with high level polarity) */ +#if defined(PWR_CR3_EWUP5) +#define PWR_WAKEUP_PIN5_HIGH PWR_CR3_EWUP5 /*!< Wakeup pin 5 (with high level polarity) */ +#endif + +#define PWR_WAKEUP_PIN1_LOW ((PWR_CR4_WP1<CR1, PWR_CR1_VOS, (__REGULATOR__)); \ + /* Delay after an RCC peripheral clock enabling */ \ + tmpreg = READ_BIT(PWR->CR1, PWR_CR1_VOS); \ + UNUSED(tmpreg); \ + } while(0) +#endif + +/** + * @brief Wakeup BLE controller from its sleep mode + * @note This bit is automatically reset when 802.15.4 controller + * exit its sleep mode. + * @retval None + */ +#define __HAL_C2_PWR_WAKEUP_BLE() LL_C2_PWR_WakeUp_BLE() + +/** + * @brief Wakeup 802.15.4 controller from its sleep mode + * @note This bit is automatically reset when 802.15.4 controller + * exit its sleep mode. + * @retval None + */ +#define __HAL_C2_PWR_WAKEUP_802_15_4() LL_C2_PWR_WakeUp_802_15_4() + +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/** @addtogroup PWREx_Private_Macros PWR Extended Private Macros + * @{ + */ +#if defined(PWR_CR3_EWUP2) +#define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1_HIGH) || \ + ((PIN) == PWR_WAKEUP_PIN2_HIGH) || \ + ((PIN) == PWR_WAKEUP_PIN3_HIGH) || \ + ((PIN) == PWR_WAKEUP_PIN4_HIGH) || \ + ((PIN) == PWR_WAKEUP_PIN5_HIGH) || \ + ((PIN) == PWR_WAKEUP_PIN1_LOW) || \ + ((PIN) == PWR_WAKEUP_PIN2_LOW) || \ + ((PIN) == PWR_WAKEUP_PIN3_LOW) || \ + ((PIN) == PWR_WAKEUP_PIN4_LOW) || \ + ((PIN) == PWR_WAKEUP_PIN5_LOW)) +#else +#define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1_HIGH) || \ + ((PIN) == PWR_WAKEUP_PIN4_HIGH) || \ + ((PIN) == PWR_WAKEUP_PIN1_LOW) || \ + ((PIN) == PWR_WAKEUP_PIN4_LOW)) +#endif + +#define IS_PWR_WAKEUP_PIN_POLARITY(POLARITY) (((POLARITY) == PWR_PIN_POLARITY_HIGH) || \ + ((POLARITY) == PWR_PIN_POLARITY_LOW)) + +#if defined(PWR_CR2_PVME1) +#define IS_PWR_PVM_TYPE(TYPE) (((TYPE) == PWR_PVM_1) ||\ + ((TYPE) == PWR_PVM_3)) +#else +#define IS_PWR_PVM_TYPE(TYPE) ((TYPE) == PWR_PVM_3) +#endif + +#define IS_PWR_PVM_MODE(MODE) (((MODE) == PWR_PVM_MODE_NORMAL) ||\ + ((MODE) == PWR_PVM_MODE_IT_RISING) ||\ + ((MODE) == PWR_PVM_MODE_IT_FALLING) ||\ + ((MODE) == PWR_PVM_MODE_IT_RISING_FALLING) ||\ + ((MODE) == PWR_PVM_MODE_EVENT_RISING) ||\ + ((MODE) == PWR_PVM_MODE_EVENT_FALLING) ||\ + ((MODE) == PWR_PVM_MODE_EVENT_RISING_FALLING)) + +#define IS_PWR_FLASH_POWERDOWN(__MODE__) ((((__MODE__) & (PWR_FLASHPD_LPRUN | PWR_FLASHPD_LPSLEEP)) != 0x00u) && \ + (((__MODE__) & ~(PWR_FLASHPD_LPRUN | PWR_FLASHPD_LPSLEEP)) == 0x00u)) + +#if defined(PWR_CR1_VOS) +#define IS_PWR_VOLTAGE_SCALING_RANGE(RANGE) (((RANGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || \ + ((RANGE) == PWR_REGULATOR_VOLTAGE_SCALE2)) +#endif + +#define IS_PWR_BATTERY_RESISTOR_SELECT(RESISTOR) (((RESISTOR) == PWR_BATTERY_CHARGING_RESISTOR_5) ||\ + ((RESISTOR) == PWR_BATTERY_CHARGING_RESISTOR_1_5)) + +#define IS_PWR_BATTERY_CHARGING(CHARGING) (((CHARGING) == PWR_BATTERY_CHARGING_DISABLE) ||\ + ((CHARGING) == PWR_BATTERY_CHARGING_ENABLE)) + + +#define IS_PWR_GPIO_BIT_NUMBER(BIT_NUMBER) (((BIT_NUMBER) & GPIO_PIN_MASK) != (uint32_t)0x00) + +#if defined(GPIOD) +#define IS_PWR_GPIO(GPIO) (((GPIO) == PWR_GPIO_A) ||\ + ((GPIO) == PWR_GPIO_B) ||\ + ((GPIO) == PWR_GPIO_C) ||\ + ((GPIO) == PWR_GPIO_D) ||\ + ((GPIO) == PWR_GPIO_E) ||\ + ((GPIO) == PWR_GPIO_H)) +#else +#define IS_PWR_GPIO(GPIO) (((GPIO) == PWR_GPIO_A) ||\ + ((GPIO) == PWR_GPIO_B) ||\ + ((GPIO) == PWR_GPIO_C) ||\ + ((GPIO) == PWR_GPIO_E) ||\ + ((GPIO) == PWR_GPIO_H)) +#endif + +#if defined(PWR_CR5_SMPSEN) +#define IS_PWR_SMPS_MODE(SMPS_MODE) (((SMPS_MODE) == PWR_SMPS_BYPASS) ||\ + ((SMPS_MODE) == PWR_SMPS_STEP_DOWN)) + +#define IS_PWR_SMPS_STARTUP_CURRENT(SMPS_STARTUP_CURRENT) (((SMPS_STARTUP_CURRENT) == PWR_SMPS_STARTUP_CURRENT_80MA) ||\ + ((SMPS_STARTUP_CURRENT) == PWR_SMPS_STARTUP_CURRENT_100MA) ||\ + ((SMPS_STARTUP_CURRENT) == PWR_SMPS_STARTUP_CURRENT_120MA) ||\ + ((SMPS_STARTUP_CURRENT) == PWR_SMPS_STARTUP_CURRENT_140MA) ||\ + ((SMPS_STARTUP_CURRENT) == PWR_SMPS_STARTUP_CURRENT_160MA) ||\ + ((SMPS_STARTUP_CURRENT) == PWR_SMPS_STARTUP_CURRENT_180MA) ||\ + ((SMPS_STARTUP_CURRENT) == PWR_SMPS_STARTUP_CURRENT_200MA) ||\ + ((SMPS_STARTUP_CURRENT) == PWR_SMPS_STARTUP_CURRENT_220MA)) + +#define IS_PWR_SMPS_OUTPUT_VOLTAGE(SMPS_OUTPUT_VOLTAGE) (((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V20) ||\ + ((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V25) ||\ + ((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V30) ||\ + ((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V35) ||\ + ((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V40) ||\ + ((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V45) ||\ + ((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V50) ||\ + ((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V55) ||\ + ((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V60) ||\ + ((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V65) ||\ + ((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V70) ||\ + ((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V75) ||\ + ((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V80) ||\ + ((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V85) ||\ + ((SMPS_OUTPUT_VOLTAGE) == PWR_SMPS_OUTPUT_VOLTAGE_1V90)) +#endif + +#define IS_PWR_CORE(CPU) (((CPU) == PWR_CORE_CPU1) || ((CPU) == PWR_CORE_CPU2)) + +#define IS_PWR_CORE_HOLD_RELEASE(CPU) ((CPU) == PWR_CORE_CPU2) + +/** + * @} + */ + + +/** @addtogroup PWREx_Exported_Functions PWR Extended Exported Functions + * @{ + */ + +/** @addtogroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions + * @{ + */ + +/* Peripheral Control functions **********************************************/ +uint32_t HAL_PWREx_GetVoltageRange(void); +HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling); + +void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection); +void HAL_PWREx_DisableBatteryCharging(void); + +void HAL_PWREx_EnableVddUSB(void); +void HAL_PWREx_DisableVddUSB(void); + +void HAL_PWREx_EnableInternalWakeUpLine(void); +void HAL_PWREx_DisableInternalWakeUpLine(void); + +#if defined(PWR_CR5_SMPSEN) +void HAL_PWREx_EnableBORH_SMPSBypassIT(void); +void HAL_PWREx_DisableBORH_SMPSBypassIT(void); +#endif +void HAL_PWREx_EnableRFPhaseIT(void); +void HAL_PWREx_DisableRFPhaseIT(void); +void HAL_PWREx_EnableBLEActivityIT(void); +void HAL_PWREx_DisableBLEActivityIT(void); +void HAL_PWREx_Enable802ActivityIT(void); +void HAL_PWREx_Disable802ActivityIT(void); +void HAL_PWREx_EnableHOLDC2IT(void); +void HAL_PWREx_DisableHOLDC2IT(void); + +void HAL_PWREx_HoldCore(uint32_t CPU); +void HAL_PWREx_ReleaseCore(uint32_t CPU); + +HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber); +HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber); +HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber); +HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber); +void HAL_PWREx_EnablePullUpPullDownConfig(void); +void HAL_PWREx_DisablePullUpPullDownConfig(void); + +#if defined(PWR_CR5_SMPSEN) +void HAL_PWREx_SetBORConfig(uint32_t BORConfiguration); +uint32_t HAL_PWREx_GetBORConfig(void); +#endif + +void HAL_PWREx_EnableSRAMRetention(void); +void HAL_PWREx_DisableSRAMRetention(void); + +void HAL_PWREx_EnableFlashPowerDown(uint32_t PowerMode); +void HAL_PWREx_DisableFlashPowerDown(uint32_t PowerMode); + +#if defined(PWR_CR2_PVME1) +void HAL_PWREx_EnablePVM1(void); +void HAL_PWREx_DisablePVM1(void); +#endif + +void HAL_PWREx_EnablePVM3(void); +void HAL_PWREx_DisablePVM3(void); + +HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM); + +#if defined(PWR_CR5_SMPSEN) +HAL_StatusTypeDef HAL_PWREx_ConfigSMPS(PWR_SMPSTypeDef *sConfigSMPS); +void HAL_PWREx_SMPS_SetMode(uint32_t OperatingMode); +uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void); +#endif + +/* WakeUp pins configuration functions ****************************************/ +void HAL_PWREx_EnableWakeUpPin(uint32_t WakeUpPinPolarity, uint32_t wakeupTarget); +uint32_t HAL_PWREx_GetWakeupFlag(uint32_t WakeUpFlag); +HAL_StatusTypeDef HAL_PWREx_ClearWakeupFlag(uint32_t WakeUpFlag); + +/* Low Power modes configuration functions ************************************/ +void HAL_PWREx_EnableLowPowerRunMode(void); +HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void); + +void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry); +void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry); +void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry); +void HAL_PWREx_EnterSHUTDOWNMode(void); + +void HAL_PWREx_PVD_PVM_IRQHandler(void); + +#if defined(PWR_CR2_PVME1) +void HAL_PWREx_PVM1Callback(void); +#endif +void HAL_PWREx_PVM3Callback(void); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32WBxx_HAL_PWR_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_qspi.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_qspi.h new file mode 100644 index 0000000..01ef0e0 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_qspi.h @@ -0,0 +1,708 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_qspi.h + * @author MCD Application Team + * @brief Header file of QSPI HAL module. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT(c) 2019 STMicroelectronics

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_QSPI_H +#define STM32WBxx_HAL_QSPI_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +#if defined(QUADSPI) + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup QSPI + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup QSPI_Exported_Types QSPI Exported Types + * @{ + */ + +/** + * @brief QSPI Init structure definition + */ +typedef struct +{ + uint32_t ClockPrescaler; /* Specifies the prescaler factor for generating clock based on the AHB clock. + This parameter can be a number between 0 and 255 */ + uint32_t FifoThreshold; /* Specifies the threshold number of bytes in the FIFO (used only in indirect mode) + This parameter can be a value between 1 and 16 */ + uint32_t SampleShifting; /* Specifies the Sample Shift. The data is sampled 1/2 clock cycle delay later to + take in account external signal delays. (It should be QSPI_SAMPLE_SHIFTING_NONE in DDR mode) + This parameter can be a value of @ref QSPI_SampleShifting */ + uint32_t FlashSize; /* Specifies the Flash Size. FlashSize+1 is effectively the number of address bits + required to address the flash memory. The flash capacity can be up to 4GB + (addressed using 32 bits) in indirect mode, but the addressable space in + memory-mapped mode is limited to 256MB + This parameter can be a number between 0 and 31 */ + uint32_t ChipSelectHighTime; /* Specifies the Chip Select High Time. ChipSelectHighTime+1 defines the minimum number + of clock cycles which the chip select must remain high between commands. + This parameter can be a value of @ref QSPI_ChipSelectHighTime */ + uint32_t ClockMode; /* Specifies the Clock Mode. It indicates the level that clock takes between commands. + This parameter can be a value of @ref QSPI_ClockMode */ +}QSPI_InitTypeDef; + +/** + * @brief HAL QSPI State structures definition + */ +typedef enum +{ + HAL_QSPI_STATE_RESET = 0x00U, /*!< Peripheral not initialized */ + HAL_QSPI_STATE_READY = 0x01U, /*!< Peripheral initialized and ready for use */ + HAL_QSPI_STATE_BUSY = 0x02U, /*!< Peripheral in indirect mode and busy */ + HAL_QSPI_STATE_BUSY_INDIRECT_TX = 0x12U, /*!< Peripheral in indirect mode with transmission ongoing */ + HAL_QSPI_STATE_BUSY_INDIRECT_RX = 0x22U, /*!< Peripheral in indirect mode with reception ongoing */ + HAL_QSPI_STATE_BUSY_AUTO_POLLING = 0x42U, /*!< Peripheral in auto polling mode ongoing */ + HAL_QSPI_STATE_BUSY_MEM_MAPPED = 0x82U, /*!< Peripheral in memory mapped mode ongoing */ + HAL_QSPI_STATE_ABORT = 0x08U, /*!< Peripheral with abort request ongoing */ + HAL_QSPI_STATE_ERROR = 0x04U /*!< Peripheral in error */ +}HAL_QSPI_StateTypeDef; + +/** + * @brief QSPI Handle Structure definition + */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) +typedef struct __QSPI_HandleTypeDef +#else +typedef struct +#endif +{ + QUADSPI_TypeDef *Instance; /* QSPI registers base address */ + QSPI_InitTypeDef Init; /* QSPI communication parameters */ + uint8_t *pTxBuffPtr; /* Pointer to QSPI Tx transfer Buffer */ + __IO uint32_t TxXferSize; /* QSPI Tx Transfer size */ + __IO uint32_t TxXferCount; /* QSPI Tx Transfer Counter */ + uint8_t *pRxBuffPtr; /* Pointer to QSPI Rx transfer Buffer */ + __IO uint32_t RxXferSize; /* QSPI Rx Transfer size */ + __IO uint32_t RxXferCount; /* QSPI Rx Transfer Counter */ + DMA_HandleTypeDef *hdma; /* QSPI Rx/Tx DMA Handle parameters */ + __IO HAL_LockTypeDef Lock; /* Locking object */ + __IO HAL_QSPI_StateTypeDef State; /* QSPI communication state */ + __IO uint32_t ErrorCode; /* QSPI Error code */ + uint32_t Timeout; /* Timeout for the QSPI memory access */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + void (* ErrorCallback) (struct __QSPI_HandleTypeDef *hqspi); + void (* AbortCpltCallback) (struct __QSPI_HandleTypeDef *hqspi); + void (* FifoThresholdCallback)(struct __QSPI_HandleTypeDef *hqspi); + void (* CmdCpltCallback) (struct __QSPI_HandleTypeDef *hqspi); + void (* RxCpltCallback) (struct __QSPI_HandleTypeDef *hqspi); + void (* TxCpltCallback) (struct __QSPI_HandleTypeDef *hqspi); + void (* RxHalfCpltCallback) (struct __QSPI_HandleTypeDef *hqspi); + void (* TxHalfCpltCallback) (struct __QSPI_HandleTypeDef *hqspi); + void (* StatusMatchCallback) (struct __QSPI_HandleTypeDef *hqspi); + void (* TimeOutCallback) (struct __QSPI_HandleTypeDef *hqspi); + + void (* MspInitCallback) (struct __QSPI_HandleTypeDef *hqspi); + void (* MspDeInitCallback) (struct __QSPI_HandleTypeDef *hqspi); +#endif +}QSPI_HandleTypeDef; + +/** + * @brief QSPI Command structure definition + */ +typedef struct +{ + uint32_t Instruction; /* Specifies the Instruction to be sent + This parameter can be a value (8-bit) between 0x00 and 0xFF */ + uint32_t Address; /* Specifies the Address to be sent (Size from 1 to 4 bytes according AddressSize) + This parameter can be a value (32-bits) between 0x0 and 0xFFFFFFFF */ + uint32_t AlternateBytes; /* Specifies the Alternate Bytes to be sent (Size from 1 to 4 bytes according AlternateBytesSize) + This parameter can be a value (32-bits) between 0x0 and 0xFFFFFFFF */ + uint32_t AddressSize; /* Specifies the Address Size + This parameter can be a value of @ref QSPI_AddressSize */ + uint32_t AlternateBytesSize; /* Specifies the Alternate Bytes Size + This parameter can be a value of @ref QSPI_AlternateBytesSize */ + uint32_t DummyCycles; /* Specifies the Number of Dummy Cycles. + This parameter can be a number between 0 and 31 */ + uint32_t InstructionMode; /* Specifies the Instruction Mode + This parameter can be a value of @ref QSPI_InstructionMode */ + uint32_t AddressMode; /* Specifies the Address Mode + This parameter can be a value of @ref QSPI_AddressMode */ + uint32_t AlternateByteMode; /* Specifies the Alternate Bytes Mode + This parameter can be a value of @ref QSPI_AlternateBytesMode */ + uint32_t DataMode; /* Specifies the Data Mode (used for dummy cycles and data phases) + This parameter can be a value of @ref QSPI_DataMode */ + uint32_t NbData; /* Specifies the number of data to transfer. (This is the number of bytes) + This parameter can be any value between 0 and 0xFFFFFFFF (0 means undefined length + until end of memory)*/ + uint32_t DdrMode; /* Specifies the double data rate mode for address, alternate byte and data phase + This parameter can be a value of @ref QSPI_DdrMode */ + uint32_t SIOOMode; /* Specifies the send instruction only once mode + This parameter can be a value of @ref QSPI_SIOOMode */ +}QSPI_CommandTypeDef; + +/** + * @brief QSPI Auto Polling mode configuration structure definition + */ +typedef struct +{ + uint32_t Match; /* Specifies the value to be compared with the masked status register to get a match. + This parameter can be any value between 0 and 0xFFFFFFFF */ + uint32_t Mask; /* Specifies the mask to be applied to the status bytes received. + This parameter can be any value between 0 and 0xFFFFFFFF */ + uint32_t Interval; /* Specifies the number of clock cycles between two read during automatic polling phases. + This parameter can be any value between 0 and 0xFFFF */ + uint32_t StatusBytesSize; /* Specifies the size of the status bytes received. + This parameter can be any value between 1 and 4 */ + uint32_t MatchMode; /* Specifies the method used for determining a match. + This parameter can be a value of @ref QSPI_MatchMode */ + uint32_t AutomaticStop; /* Specifies if automatic polling is stopped after a match. + This parameter can be a value of @ref QSPI_AutomaticStop */ +}QSPI_AutoPollingTypeDef; + +/** + * @brief QSPI Memory Mapped mode configuration structure definition + */ +typedef struct +{ + uint32_t TimeOutPeriod; /* Specifies the number of clock to wait when the FIFO is full before to release the chip select. + This parameter can be any value between 0 and 0xFFFF */ + uint32_t TimeOutActivation; /* Specifies if the timeout counter is enabled to release the chip select. + This parameter can be a value of @ref QSPI_TimeOutActivation */ +}QSPI_MemoryMappedTypeDef; + +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) +/** + * @brief HAL QSPI Callback ID enumeration definition + */ +typedef enum +{ + HAL_QSPI_ERROR_CB_ID = 0x00U, /*!< QSPI Error Callback ID */ + HAL_QSPI_ABORT_CB_ID = 0x01U, /*!< QSPI Abort Callback ID */ + HAL_QSPI_FIFO_THRESHOLD_CB_ID = 0x02U, /*!< QSPI FIFO Threshold Callback ID */ + HAL_QSPI_CMD_CPLT_CB_ID = 0x03U, /*!< QSPI Command Complete Callback ID */ + HAL_QSPI_RX_CPLT_CB_ID = 0x04U, /*!< QSPI Rx Complete Callback ID */ + HAL_QSPI_TX_CPLT_CB_ID = 0x05U, /*!< QSPI Tx Complete Callback ID */ + HAL_QSPI_RX_HALF_CPLT_CB_ID = 0x06U, /*!< QSPI Rx Half Complete Callback ID */ + HAL_QSPI_TX_HALF_CPLT_CB_ID = 0x07U, /*!< QSPI Tx Half Complete Callback ID */ + HAL_QSPI_STATUS_MATCH_CB_ID = 0x08U, /*!< QSPI Status Match Callback ID */ + HAL_QSPI_TIMEOUT_CB_ID = 0x09U, /*!< QSPI Timeout Callback ID */ + + HAL_QSPI_MSP_INIT_CB_ID = 0x0AU, /*!< QSPI MspInit Callback ID */ + HAL_QSPI_MSP_DEINIT_CB_ID = 0x0B0 /*!< QSPI MspDeInit Callback ID */ +}HAL_QSPI_CallbackIDTypeDef; + +/** + * @brief HAL QSPI Callback pointer definition + */ +typedef void (*pQSPI_CallbackTypeDef)(QSPI_HandleTypeDef *hqspi); +#endif +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup QSPI_Exported_Constants QSPI Exported Constants + * @{ + */ + +/** @defgroup QSPI_ErrorCode QSPI Error Code + * @{ + */ +#define HAL_QSPI_ERROR_NONE 0x00000000U /*!< No error */ +#define HAL_QSPI_ERROR_TIMEOUT 0x00000001U /*!< Timeout error */ +#define HAL_QSPI_ERROR_TRANSFER 0x00000002U /*!< Transfer error */ +#define HAL_QSPI_ERROR_DMA 0x00000004U /*!< DMA transfer error */ +#define HAL_QSPI_ERROR_INVALID_PARAM 0x00000008U /*!< Invalid parameters error */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) +#define HAL_QSPI_ERROR_INVALID_CALLBACK 0x00000010U /*!< Invalid callback error */ +#endif +/** + * @} + */ + +/** @defgroup QSPI_SampleShifting QSPI Sample Shifting + * @{ + */ +#define QSPI_SAMPLE_SHIFTING_NONE 0x00000000U /*!State = HAL_QSPI_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_QSPI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_QSPI_STATE_RESET) +#endif + +/** @brief Enable the QSPI peripheral. + * @param __HANDLE__ : specifies the QSPI Handle. + * @retval None + */ +#define __HAL_QSPI_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR, QUADSPI_CR_EN) + +/** @brief Disable the QSPI peripheral. + * @param __HANDLE__ : specifies the QSPI Handle. + * @retval None + */ +#define __HAL_QSPI_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR, QUADSPI_CR_EN) + +/** @brief Enable the specified QSPI interrupt. + * @param __HANDLE__ : specifies the QSPI Handle. + * @param __INTERRUPT__ : specifies the QSPI interrupt source to enable. + * This parameter can be one of the following values: + * @arg QSPI_IT_TO: QSPI Timeout interrupt + * @arg QSPI_IT_SM: QSPI Status match interrupt + * @arg QSPI_IT_FT: QSPI FIFO threshold interrupt + * @arg QSPI_IT_TC: QSPI Transfer complete interrupt + * @arg QSPI_IT_TE: QSPI Transfer error interrupt + * @retval None + */ +#define __HAL_QSPI_ENABLE_IT(__HANDLE__, __INTERRUPT__) SET_BIT((__HANDLE__)->Instance->CR, (__INTERRUPT__)) + + +/** @brief Disable the specified QSPI interrupt. + * @param __HANDLE__ : specifies the QSPI Handle. + * @param __INTERRUPT__ : specifies the QSPI interrupt source to disable. + * This parameter can be one of the following values: + * @arg QSPI_IT_TO: QSPI Timeout interrupt + * @arg QSPI_IT_SM: QSPI Status match interrupt + * @arg QSPI_IT_FT: QSPI FIFO threshold interrupt + * @arg QSPI_IT_TC: QSPI Transfer complete interrupt + * @arg QSPI_IT_TE: QSPI Transfer error interrupt + * @retval None + */ +#define __HAL_QSPI_DISABLE_IT(__HANDLE__, __INTERRUPT__) CLEAR_BIT((__HANDLE__)->Instance->CR, (__INTERRUPT__)) + +/** @brief Check whether the specified QSPI interrupt source is enabled or not. + * @param __HANDLE__ : specifies the QSPI Handle. + * @param __INTERRUPT__ : specifies the QSPI interrupt source to check. + * This parameter can be one of the following values: + * @arg QSPI_IT_TO: QSPI Timeout interrupt + * @arg QSPI_IT_SM: QSPI Status match interrupt + * @arg QSPI_IT_FT: QSPI FIFO threshold interrupt + * @arg QSPI_IT_TC: QSPI Transfer complete interrupt + * @arg QSPI_IT_TE: QSPI Transfer error interrupt + * @retval The new state of __INTERRUPT__ (TRUE or FALSE). + */ +#define __HAL_QSPI_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (READ_BIT((__HANDLE__)->Instance->CR, (__INTERRUPT__)) == (__INTERRUPT__)) + +/** + * @brief Check whether the selected QSPI flag is set or not. + * @param __HANDLE__ : specifies the QSPI Handle. + * @param __FLAG__ : specifies the QSPI flag to check. + * This parameter can be one of the following values: + * @arg QSPI_FLAG_BUSY: QSPI Busy flag + * @arg QSPI_FLAG_TO: QSPI Timeout flag + * @arg QSPI_FLAG_SM: QSPI Status match flag + * @arg QSPI_FLAG_FT: QSPI FIFO threshold flag + * @arg QSPI_FLAG_TC: QSPI Transfer complete flag + * @arg QSPI_FLAG_TE: QSPI Transfer error flag + * @retval None + */ +#define __HAL_QSPI_GET_FLAG(__HANDLE__, __FLAG__) ((READ_BIT((__HANDLE__)->Instance->SR, (__FLAG__)) != 0U) ? SET : RESET) + +/** @brief Clears the specified QSPI's flag status. + * @param __HANDLE__ : specifies the QSPI Handle. + * @param __FLAG__ : specifies the QSPI clear register flag that needs to be set + * This parameter can be one of the following values: + * @arg QSPI_FLAG_TO: QSPI Timeout flag + * @arg QSPI_FLAG_SM: QSPI Status match flag + * @arg QSPI_FLAG_TC: QSPI Transfer complete flag + * @arg QSPI_FLAG_TE: QSPI Transfer error flag + * @retval None + */ +#define __HAL_QSPI_CLEAR_FLAG(__HANDLE__, __FLAG__) WRITE_REG((__HANDLE__)->Instance->FCR, (__FLAG__)) +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup QSPI_Exported_Functions + * @{ + */ + +/** @addtogroup QSPI_Exported_Functions_Group1 + * @{ + */ +/* Initialization/de-initialization functions ********************************/ +HAL_StatusTypeDef HAL_QSPI_Init (QSPI_HandleTypeDef *hqspi); +HAL_StatusTypeDef HAL_QSPI_DeInit (QSPI_HandleTypeDef *hqspi); +void HAL_QSPI_MspInit (QSPI_HandleTypeDef *hqspi); +void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef *hqspi); +/** + * @} + */ + +/** @addtogroup QSPI_Exported_Functions_Group2 + * @{ + */ +/* IO operation functions *****************************************************/ +/* QSPI IRQ handler method */ +void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi); + +/* QSPI indirect mode */ +HAL_StatusTypeDef HAL_QSPI_Command (QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout); +HAL_StatusTypeDef HAL_QSPI_Transmit (QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout); +HAL_StatusTypeDef HAL_QSPI_Receive (QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout); +HAL_StatusTypeDef HAL_QSPI_Command_IT (QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd); +HAL_StatusTypeDef HAL_QSPI_Transmit_IT (QSPI_HandleTypeDef *hqspi, uint8_t *pData); +HAL_StatusTypeDef HAL_QSPI_Receive_IT (QSPI_HandleTypeDef *hqspi, uint8_t *pData); +HAL_StatusTypeDef HAL_QSPI_Transmit_DMA (QSPI_HandleTypeDef *hqspi, uint8_t *pData); +HAL_StatusTypeDef HAL_QSPI_Receive_DMA (QSPI_HandleTypeDef *hqspi, uint8_t *pData); + +/* QSPI status flag polling mode */ +HAL_StatusTypeDef HAL_QSPI_AutoPolling (QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout); +HAL_StatusTypeDef HAL_QSPI_AutoPolling_IT(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg); + +/* QSPI memory-mapped mode */ +HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg); + +/* Callback functions in non-blocking modes ***********************************/ +void HAL_QSPI_ErrorCallback (QSPI_HandleTypeDef *hqspi); +void HAL_QSPI_AbortCpltCallback (QSPI_HandleTypeDef *hqspi); +void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi); + +/* QSPI indirect mode */ +void HAL_QSPI_CmdCpltCallback (QSPI_HandleTypeDef *hqspi); +void HAL_QSPI_RxCpltCallback (QSPI_HandleTypeDef *hqspi); +void HAL_QSPI_TxCpltCallback (QSPI_HandleTypeDef *hqspi); +void HAL_QSPI_RxHalfCpltCallback (QSPI_HandleTypeDef *hqspi); +void HAL_QSPI_TxHalfCpltCallback (QSPI_HandleTypeDef *hqspi); + +/* QSPI status flag polling mode */ +void HAL_QSPI_StatusMatchCallback (QSPI_HandleTypeDef *hqspi); + +/* QSPI memory-mapped mode */ +void HAL_QSPI_TimeOutCallback (QSPI_HandleTypeDef *hqspi); + +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) +/* QSPI callback registering/unregistering */ +HAL_StatusTypeDef HAL_QSPI_RegisterCallback (QSPI_HandleTypeDef *hqspi, HAL_QSPI_CallbackIDTypeDef CallbackId, pQSPI_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_QSPI_UnRegisterCallback (QSPI_HandleTypeDef *hqspi, HAL_QSPI_CallbackIDTypeDef CallbackId); +#endif +/** + * @} + */ + +/** @addtogroup QSPI_Exported_Functions_Group3 + * @{ + */ +/* Peripheral Control and State functions ************************************/ +HAL_QSPI_StateTypeDef HAL_QSPI_GetState (QSPI_HandleTypeDef *hqspi); +uint32_t HAL_QSPI_GetError (QSPI_HandleTypeDef *hqspi); +HAL_StatusTypeDef HAL_QSPI_Abort (QSPI_HandleTypeDef *hqspi); +HAL_StatusTypeDef HAL_QSPI_Abort_IT (QSPI_HandleTypeDef *hqspi); +void HAL_QSPI_SetTimeout (QSPI_HandleTypeDef *hqspi, uint32_t Timeout); +HAL_StatusTypeDef HAL_QSPI_SetFifoThreshold(QSPI_HandleTypeDef *hqspi, uint32_t Threshold); +uint32_t HAL_QSPI_GetFifoThreshold(QSPI_HandleTypeDef *hqspi); +/** + * @} + */ + +/** + * @} + */ +/* End of exported functions -------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup QSPI_Private_Macros QSPI Private Macros + * @{ + */ +#define IS_QSPI_CLOCK_PRESCALER(PRESCALER) ((PRESCALER) <= 0xFFU) + +#define IS_QSPI_FIFO_THRESHOLD(THR) (((THR) > 0U) && ((THR) <= 16U)) + +#define IS_QSPI_SSHIFT(SSHIFT) (((SSHIFT) == QSPI_SAMPLE_SHIFTING_NONE) || \ + ((SSHIFT) == QSPI_SAMPLE_SHIFTING_HALFCYCLE)) + +#define IS_QSPI_FLASH_SIZE(FSIZE) (((FSIZE) <= 31U)) + +#define IS_QSPI_CS_HIGH_TIME(CSHTIME) (((CSHTIME) == QSPI_CS_HIGH_TIME_1_CYCLE) || \ + ((CSHTIME) == QSPI_CS_HIGH_TIME_2_CYCLE) || \ + ((CSHTIME) == QSPI_CS_HIGH_TIME_3_CYCLE) || \ + ((CSHTIME) == QSPI_CS_HIGH_TIME_4_CYCLE) || \ + ((CSHTIME) == QSPI_CS_HIGH_TIME_5_CYCLE) || \ + ((CSHTIME) == QSPI_CS_HIGH_TIME_6_CYCLE) || \ + ((CSHTIME) == QSPI_CS_HIGH_TIME_7_CYCLE) || \ + ((CSHTIME) == QSPI_CS_HIGH_TIME_8_CYCLE)) + +#define IS_QSPI_CLOCK_MODE(CLKMODE) (((CLKMODE) == QSPI_CLOCK_MODE_0) || \ + ((CLKMODE) == QSPI_CLOCK_MODE_3)) + +#define IS_QSPI_INSTRUCTION(INSTRUCTION) ((INSTRUCTION) <= 0xFFU) + +#define IS_QSPI_ADDRESS_SIZE(ADDR_SIZE) (((ADDR_SIZE) == QSPI_ADDRESS_8_BITS) || \ + ((ADDR_SIZE) == QSPI_ADDRESS_16_BITS) || \ + ((ADDR_SIZE) == QSPI_ADDRESS_24_BITS) || \ + ((ADDR_SIZE) == QSPI_ADDRESS_32_BITS)) + +#define IS_QSPI_ALTERNATE_BYTES_SIZE(SIZE) (((SIZE) == QSPI_ALTERNATE_BYTES_8_BITS) || \ + ((SIZE) == QSPI_ALTERNATE_BYTES_16_BITS) || \ + ((SIZE) == QSPI_ALTERNATE_BYTES_24_BITS) || \ + ((SIZE) == QSPI_ALTERNATE_BYTES_32_BITS)) + +#define IS_QSPI_DUMMY_CYCLES(DCY) ((DCY) <= 31U) + +#define IS_QSPI_INSTRUCTION_MODE(MODE) (((MODE) == QSPI_INSTRUCTION_NONE) || \ + ((MODE) == QSPI_INSTRUCTION_1_LINE) || \ + ((MODE) == QSPI_INSTRUCTION_2_LINES) || \ + ((MODE) == QSPI_INSTRUCTION_4_LINES)) + +#define IS_QSPI_ADDRESS_MODE(MODE) (((MODE) == QSPI_ADDRESS_NONE) || \ + ((MODE) == QSPI_ADDRESS_1_LINE) || \ + ((MODE) == QSPI_ADDRESS_2_LINES) || \ + ((MODE) == QSPI_ADDRESS_4_LINES)) + +#define IS_QSPI_ALTERNATE_BYTES_MODE(MODE) (((MODE) == QSPI_ALTERNATE_BYTES_NONE) || \ + ((MODE) == QSPI_ALTERNATE_BYTES_1_LINE) || \ + ((MODE) == QSPI_ALTERNATE_BYTES_2_LINES) || \ + ((MODE) == QSPI_ALTERNATE_BYTES_4_LINES)) + +#define IS_QSPI_DATA_MODE(MODE) (((MODE) == QSPI_DATA_NONE) || \ + ((MODE) == QSPI_DATA_1_LINE) || \ + ((MODE) == QSPI_DATA_2_LINES) || \ + ((MODE) == QSPI_DATA_4_LINES)) + +#define IS_QSPI_DDR_MODE(DDR_MODE) (((DDR_MODE) == QSPI_DDR_MODE_DISABLE) || \ + ((DDR_MODE) == QSPI_DDR_MODE_ENABLE)) + +#define IS_QSPI_SIOO_MODE(SIOO_MODE) (((SIOO_MODE) == QSPI_SIOO_INST_EVERY_CMD) || \ + ((SIOO_MODE) == QSPI_SIOO_INST_ONLY_FIRST_CMD)) + +#define IS_QSPI_INTERVAL(INTERVAL) ((INTERVAL) <= QUADSPI_PIR_INTERVAL) + +#define IS_QSPI_STATUS_BYTES_SIZE(SIZE) (((SIZE) >= 1U) && ((SIZE) <= 4U)) + +#define IS_QSPI_MATCH_MODE(MODE) (((MODE) == QSPI_MATCH_MODE_AND) || \ + ((MODE) == QSPI_MATCH_MODE_OR)) + +#define IS_QSPI_AUTOMATIC_STOP(APMS) (((APMS) == QSPI_AUTOMATIC_STOP_DISABLE) || \ + ((APMS) == QSPI_AUTOMATIC_STOP_ENABLE)) + +#define IS_QSPI_TIMEOUT_ACTIVATION(TCEN) (((TCEN) == QSPI_TIMEOUT_COUNTER_DISABLE) || \ + ((TCEN) == QSPI_TIMEOUT_COUNTER_ENABLE)) + +#define IS_QSPI_TIMEOUT_PERIOD(PERIOD) ((PERIOD) <= 0xFFFFU) +/** +* @} +*/ +/* End of private macros -----------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(QUADSPI) || defined(QUADSPI1) || defined(QUADSPI2) */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_QSPI_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc.h new file mode 100644 index 0000000..1643d2f --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc.h @@ -0,0 +1,3219 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_rcc.h + * @author MCD Application Team + * @brief Header file of RCC HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_RCC_H +#define STM32WBxx_HAL_RCC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" +#include "stm32wbxx_ll_rcc.h" +#include "stm32wbxx_ll_bus.h" + + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup RCC + * @{ + */ + +/* Private constants ---------------------------------------------------------*/ +/** @addtogroup RCC_Private_Constants + * @{ + */ +/* Defines used for Flags */ +#define CR_REG_INDEX 1U +#define BDCR_REG_INDEX 2U +#define CSR_REG_INDEX 3U +#define CRRCR_REG_INDEX 4U + +#define RCC_FLAG_MASK 0x1FU +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup RCC_Private_Macros + * @{ + */ + +#define IS_RCC_OSCILLATORTYPE(__OSCILLATOR__) (((__OSCILLATOR__) == RCC_OSCILLATORTYPE_NONE) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2) || \ + (((__OSCILLATOR__) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)) + + +#define IS_RCC_HSE(__HSE__) (((__HSE__) == RCC_HSE_OFF) || ((__HSE__) == RCC_HSE_ON) || \ + ((__HSE__) == RCC_HSE_BYPASS)) + +#define IS_RCC_LSE(__LSE__) (((__LSE__) == RCC_LSE_OFF) || ((__LSE__) == RCC_LSE_ON) || \ + ((__LSE__) == RCC_LSE_BYPASS)) + +#define IS_RCC_HSI(__HSI__) (((__HSI__) == RCC_HSI_OFF) || ((__HSI__) == RCC_HSI_ON)) + +#define IS_RCC_HSI_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) <= (uint32_t)127U) + +#define IS_RCC_LSI(__LSI__) (((__LSI__) == RCC_LSI_OFF) || ((__LSI__) == RCC_LSI_ON)) + +#define IS_RCC_LSI2_CALIBRATION_VALUE(__VALUE__) ((__VALUE__) <= (uint32_t)15U) + + +#define IS_RCC_MSI(__MSI__) (((__MSI__) == RCC_MSI_OFF) || ((__MSI__) == RCC_MSI_ON)) + + +#define IS_RCC_MSICALIBRATION_VALUE(__VALUE__) ((__VALUE__) <= (uint32_t)255U) + + +#define IS_RCC_HSI48(__HSI48__) (((__HSI48__) == RCC_HSI48_OFF) || ((__HSI48__) == RCC_HSI48_ON)) + + +#define IS_RCC_PLL(__PLL__) (((__PLL__) == RCC_PLL_NONE) ||((__PLL__) == RCC_PLL_OFF) || \ + ((__PLL__) == RCC_PLL_ON)) + +#define IS_RCC_PLLSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLSOURCE_NONE) || \ + ((__SOURCE__) == RCC_PLLSOURCE_MSI) || \ + ((__SOURCE__) == RCC_PLLSOURCE_HSI) || \ + ((__SOURCE__) == RCC_PLLSOURCE_HSE)) + +#define IS_RCC_PLLM_VALUE(__VALUE__) (((__VALUE__) == RCC_PLLM_DIV1) || \ + ((__VALUE__) == RCC_PLLM_DIV2) || \ + ((__VALUE__) == RCC_PLLM_DIV3) || \ + ((__VALUE__) == RCC_PLLM_DIV4) || \ + ((__VALUE__) == RCC_PLLM_DIV5) || \ + ((__VALUE__) == RCC_PLLM_DIV6) || \ + ((__VALUE__) == RCC_PLLM_DIV7) || \ + ((__VALUE__) == RCC_PLLM_DIV8)) + +#define IS_RCC_PLLN_VALUE(__VALUE__) ((6U <= (__VALUE__)) && ((__VALUE__) <= 127U)) + +#define IS_RCC_PLLP_VALUE(__VALUE__) ((RCC_PLLP_DIV2 <= (__VALUE__)) && ((__VALUE__) <= RCC_PLLP_DIV32)) + +#define IS_RCC_PLLQ_VALUE(__VALUE__) ((RCC_PLLQ_DIV2 <= (__VALUE__)) && ((__VALUE__) <= RCC_PLLQ_DIV8)) + +#define IS_RCC_PLLR_VALUE(__VALUE__) ((RCC_PLLR_DIV2 <= (__VALUE__)) && ((__VALUE__) <= RCC_PLLR_DIV8)) + +#if defined(SAI1) +#define IS_RCC_PLLSAI1CLOCKOUT_VALUE(__VALUE__) (((((__VALUE__) & RCC_PLLSAI1_ADCCLK) == RCC_PLLSAI1_ADCCLK) || \ + (((__VALUE__) & RCC_PLLSAI1_SAI1CLK) == RCC_PLLSAI1_SAI1CLK) || \ + (((__VALUE__) & RCC_PLLSAI1_USBCLK) == RCC_PLLSAI1_USBCLK)) && \ + (((__VALUE__) & ~(RCC_PLLSAI1_ADCCLK | RCC_PLLSAI1_SAI1CLK | RCC_PLLSAI1_USBCLK)) == 0U)) +#endif +#define IS_RCC_MSI_CLOCK_RANGE(__RANGE__) (((__RANGE__) == RCC_MSIRANGE_0) || \ + ((__RANGE__) == RCC_MSIRANGE_1) || \ + ((__RANGE__) == RCC_MSIRANGE_2) || \ + ((__RANGE__) == RCC_MSIRANGE_3) || \ + ((__RANGE__) == RCC_MSIRANGE_4) || \ + ((__RANGE__) == RCC_MSIRANGE_5) || \ + ((__RANGE__) == RCC_MSIRANGE_6) || \ + ((__RANGE__) == RCC_MSIRANGE_7) || \ + ((__RANGE__) == RCC_MSIRANGE_8) || \ + ((__RANGE__) == RCC_MSIRANGE_9) || \ + ((__RANGE__) == RCC_MSIRANGE_10) || \ + ((__RANGE__) == RCC_MSIRANGE_11)) + +#define IS_RCC_CLOCKTYPE(__CLK__) ((1U <= (__CLK__)) && ((__CLK__) <= (RCC_CLOCKTYPE_SYSCLK | \ + RCC_CLOCKTYPE_HCLK | \ + RCC_CLOCKTYPE_PCLK1 | \ + RCC_CLOCKTYPE_PCLK2 | \ + RCC_CLOCKTYPE_HCLK2 | \ + RCC_CLOCKTYPE_HCLK4))) + +#define IS_RCC_SYSCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_SYSCLKSOURCE_MSI) || \ + ((__SOURCE__) == RCC_SYSCLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_SYSCLKSOURCE_HSE) || \ + ((__SOURCE__) == RCC_SYSCLKSOURCE_PLLCLK)) + +#define IS_RCC_HCLKx(__HCLK__) (((__HCLK__) == RCC_SYSCLK_DIV1) || ((__HCLK__) == RCC_SYSCLK_DIV2) || ((__HCLK__) == RCC_SYSCLK_DIV3) || \ + ((__HCLK__) == RCC_SYSCLK_DIV4) || ((__HCLK__) == RCC_SYSCLK_DIV5) || ((__HCLK__) == RCC_SYSCLK_DIV6) || \ + ((__HCLK__) == RCC_SYSCLK_DIV8) || ((__HCLK__) == RCC_SYSCLK_DIV10) || ((__HCLK__) == RCC_SYSCLK_DIV16) || \ + ((__HCLK__) == RCC_SYSCLK_DIV32) || ((__HCLK__) == RCC_SYSCLK_DIV64) || ((__HCLK__) == RCC_SYSCLK_DIV128) || \ + ((__HCLK__) == RCC_SYSCLK_DIV256) || ((__HCLK__) == RCC_SYSCLK_DIV512)) + +#define IS_RCC_PCLKx(__PCLK__) (((__PCLK__) == RCC_HCLK_DIV1) || ((__PCLK__) == RCC_HCLK_DIV2) || \ + ((__PCLK__) == RCC_HCLK_DIV4) || ((__PCLK__) == RCC_HCLK_DIV8) || \ + ((__PCLK__) == RCC_HCLK_DIV16)) + +#define IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \ + ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV32)) + +#if defined(RCC_MCO3_SUPPORT) +#define IS_RCC_MCO(__MCOX__) (((__MCOX__) == RCC_MCO1) || \ + ((__MCOX__) == RCC_MCO2) || \ + ((__MCOX__) == RCC_MCO3)) +#else +#define IS_RCC_MCO(__MCOX__) (((__MCOX__) == RCC_MCO1) || \ + ((__MCOX__) == RCC_MCO2)) +#endif + +#define IS_RCC_MCO1SOURCE(__SOURCE__) (((__SOURCE__) == RCC_MCO1SOURCE_NOCLOCK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_MSI) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSI) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSE) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_PLLCLK) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_LSI1) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_LSI2) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_LSE) || \ + ((__SOURCE__) == RCC_MCO1SOURCE_HSI48)) + +#define IS_RCC_MCO2SOURCE(__SOURCE__) IS_RCC_MCO1SOURCE((__SOURCE__)) +#define IS_RCC_MCO3SOURCE(__SOURCE__) IS_RCC_MCO1SOURCE((__SOURCE__)) + + +#define IS_RCC_MCODIV(__DIV__) (((__DIV__) == RCC_MCODIV_1) || ((__DIV__) == RCC_MCODIV_2) || \ + ((__DIV__) == RCC_MCODIV_4) || ((__DIV__) == RCC_MCODIV_8) || \ + ((__DIV__) == RCC_MCODIV_16)) + + + + +#define IS_RCC_LSE_DRIVE(__DRIVE__) (((__DRIVE__) == RCC_LSEDRIVE_LOW) || \ + ((__DRIVE__) == RCC_LSEDRIVE_MEDIUMLOW) || \ + ((__DRIVE__) == RCC_LSEDRIVE_MEDIUMHIGH) || \ + ((__DRIVE__) == RCC_LSEDRIVE_HIGH)) + +#define IS_RCC_STOP_WAKEUPCLOCK(__SOURCE__) (((__SOURCE__) == RCC_STOP_WAKEUPCLOCK_MSI) || \ + ((__SOURCE__) == RCC_STOP_WAKEUPCLOCK_HSI)) +/** + * @} + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup RCC_Exported_Types RCC Exported Types + * @{ + */ + + +/** + * @brief RCC PLL configuration structure definition + */ +typedef struct +{ + uint32_t PLLState; /*!< The new state of the PLL. + This parameter must be a value of @ref RCC_PLL_Config */ + + uint32_t PLLSource; /*!< RCC_PLLSource: PLL entry clock source. + This parameter must be a value of @ref RCC_PLL_Clock_Source */ + + uint32_t PLLM; /*!< PLLM: Division factor for PLL VCO input clock. + This parameter must be a value of @ref RCC_PLLM_Clock_Divider */ + + uint32_t PLLN; /*!< PLLN: Multiplication factor for PLL VCO output clock. + This parameter must be a number between Min_Data = 6 and Max_Data = 127 */ + + uint32_t PLLP; /*!< PLLP: Division factor for SAI & ADC clock. + This parameter must be a value of @ref RCC_PLLP_Clock_Divider */ + + uint32_t PLLQ; /*!< PLLQ: Division factor for RNG and USB clocks. + This parameter must be a value of @ref RCC_PLLQ_Clock_Divider */ + + uint32_t PLLR; /*!< PLLR: Division for the main system clock. + User have to set the PLLR parameter correctly to not exceed max frequency 64MHZ. + This parameter must be a value of @ref RCC_PLLR_Clock_Divider */ + +} RCC_PLLInitTypeDef; + +/** + * @brief RCC Internal/External Oscillator (HSE, HSI, HSI48, MSI, LSE and LSI) configuration structure definition + */ +typedef struct +{ + uint32_t OscillatorType; /*!< The oscillators to be configured. + This parameter can be a combination of @ref RCC_Oscillator_Type */ + + uint32_t HSEState; /*!< The new state of the HSE. + This parameter can be a value of @ref RCC_HSE_Config */ + + uint32_t LSEState; /*!< The new state of the LSE. + This parameter can be a value of @ref RCC_LSE_Config */ + + uint32_t HSIState; /*!< The new state of the HSI. + This parameter can be a value of @ref RCC_HSI_Config */ + + uint32_t HSICalibrationValue; /*!< The calibration trimming value (default is @ref RCC_HSICALIBRATION_DEFAULT).*/ + + uint32_t LSIState; /*!< The new state of the LSI. + This parameter can be a value of @ref RCC_LSI_Config */ + + uint32_t LSI2CalibrationValue; /*!< The LSI2 calibration trimming value . + This parameter must be a number between Min_Data = 0x0 and Max_Data = 0xF */ + + uint32_t MSIState; /*!< The new state of the MSI. + This parameter can be a value of @ref RCC_MSI_Config */ + + uint32_t MSICalibrationValue; /*!< The calibration trimming value (default is @ref RCC_MSICALIBRATION_DEFAULT). + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF */ + + uint32_t MSIClockRange; /*!< The MSI frequency range. + This parameter can be a value of @ref RCC_MSI_Clock_Range */ + + uint32_t HSI48State; /*!< The new state of the HSI48 . + This parameter can be a value of @ref RCC_HSI48_Config */ + + RCC_PLLInitTypeDef PLL; /*!< Main PLL structure parameters */ + +} RCC_OscInitTypeDef; + +/** + * @brief RCC System, AHB and APB buses clock configuration structure definition + */ +typedef struct +{ + uint32_t ClockType; /*!< The clock to be configured. + This parameter can be a combination of @ref RCC_System_Clock_Type */ + + uint32_t SYSCLKSource; /*!< The clock source used as system clock (SYSCLK). + This parameter can be a value of @ref RCC_System_Clock_Source */ + + uint32_t AHBCLKDivider; /*!< The AHBx clock (HCLK1) divider. This clock is derived from the system clock (SYSCLK). + This parameter can be a value of @ref RCC_AHBx_Clock_Source */ + + uint32_t APB1CLKDivider; /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK). + This parameter can be a value of @ref RCC_APBx_Clock_Source */ + + uint32_t APB2CLKDivider; /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK). + This parameter can be a value of @ref RCC_APBx_Clock_Source */ + + uint32_t AHBCLK2Divider; /*!< The AHB clock (HCLK2) divider. This clock is derived from the system clock (SYSCLK). + This parameter can be a value of @ref RCC_AHBx_Clock_Source */ + + uint32_t AHBCLK4Divider; /*!< The AHB shared clock (HCLK4) divider. This clock is derived from the system clock (SYSCLK). + This parameter can be a value of @ref RCC_AHBx_Clock_Source */ + +} RCC_ClkInitTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RCC_Exported_Constants RCC Exported Constants + * @{ + */ + +/** @defgroup RCC_Timeout_Value Timeout Values + * @{ + */ +#define RCC_DBP_TIMEOUT_VALUE 2U /* 2 ms (minimum Tick + 1) */ +#define RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT /* LSE timeout in ms */ +/** + * @} + */ + +/** @defgroup RCC_Oscillator_Type Oscillator Type + * @{ + */ +#define RCC_OSCILLATORTYPE_NONE 0x00000000U /*!< Oscillator configuration unchanged */ +#define RCC_OSCILLATORTYPE_HSE 0x00000001U /*!< HSE to configure */ +#define RCC_OSCILLATORTYPE_HSI 0x00000002U /*!< HSI to configure */ +#define RCC_OSCILLATORTYPE_LSE 0x00000004U /*!< LSE to configure */ +#define RCC_OSCILLATORTYPE_LSI1 0x00000008U /*!< LSI1 to configure */ +#define RCC_OSCILLATORTYPE_LSI2 0x00000010U /*!< LSI2 to configure */ +#define RCC_OSCILLATORTYPE_MSI 0x00000020U /*!< MSI to configure */ +#define RCC_OSCILLATORTYPE_HSI48 0x00000040U /*!< HSI48 to configure */ +/** + * @} + */ + +/** @defgroup RCC_HSE_Config HSE Config + * @{ + */ +#define RCC_HSE_OFF 0x00000000U /*!< HSE clock deactivation */ +#define RCC_HSE_ON RCC_CR_HSEON /*!< HSE clock activation */ +#define RCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON)) /*!< External clock source for HSE clock */ +/** + * @} + */ + +/** @defgroup RCC_LSE_Config LSE Config + * @{ + */ +#define RCC_LSE_OFF 0x00000000U /*!< LSE clock deactivation */ +#define RCC_LSE_ON RCC_BDCR_LSEON /*!< LSE clock activation */ +#define RCC_LSE_BYPASS ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON)) /*!< External clock source for LSE clock */ +/** + * @} + */ + +/** @defgroup RCC_HSI_Config HSI Config + * @{ + */ +#define RCC_HSI_OFF 0x00000000U /*!< HSI clock deactivation */ +#define RCC_HSI_ON RCC_CR_HSION /*!< HSI clock activation */ + +#define RCC_HSICALIBRATION_DEFAULT 64U /*!< Default HSI calibration trimming value */ +/** + * @} + */ + +/** @defgroup RCC_LSI_Config LSI Config + * @{ + */ +#define RCC_LSI_OFF 0x00000000U /*!< LSI clock deactivation */ +#define RCC_LSI_ON (RCC_CSR_LSI1ON | RCC_CSR_LSI2ON) /*!< LSI1 or LSI2 clock activation */ +/** + * @} + */ + +/** @defgroup RCC_MSI_Config MSI Config + * @{ + */ +#define RCC_MSI_OFF 0x00000000U /*!< MSI clock deactivation */ +#define RCC_MSI_ON RCC_CR_MSION /*!< MSI clock activation */ + +#define RCC_MSICALIBRATION_DEFAULT 0U /*!< Default MSI calibration trimming value */ +/** + * @} + */ + + +/** @defgroup RCC_HSI48_Config HSI48 Config + * @{ + */ +#define RCC_HSI48_OFF 0x00000000U /*!< HSI48 clock deactivation */ +#define RCC_HSI48_ON RCC_CRRCR_HSI48ON /*!< HSI48 clock activation */ +/** + * @} + */ + + +/** @defgroup RCC_PLL_Config PLL Config + * @{ + */ +#define RCC_PLL_NONE 0x00000000U /*!< PLL configuration unchanged */ +#define RCC_PLL_OFF 0x00000001U /*!< PLL deactivation */ +#define RCC_PLL_ON 0x00000002U /*!< PLL activation */ +/** + * @} + */ + +/** @defgroup RCC_PLLM_Clock_Divider PLLM Clock Divider + * @{ + */ +#define RCC_PLLM_DIV1 LL_RCC_PLLM_DIV_1 /*!< PLLM division factor = 1 */ +#define RCC_PLLM_DIV2 LL_RCC_PLLM_DIV_2 /*!< PLLM division factor = 2 */ +#define RCC_PLLM_DIV3 LL_RCC_PLLM_DIV_3 /*!< PLLM division factor = 3 */ +#define RCC_PLLM_DIV4 LL_RCC_PLLM_DIV_4 /*!< PLLM division factor = 4 */ +#define RCC_PLLM_DIV5 LL_RCC_PLLM_DIV_5 /*!< PLLM division factor = 5 */ +#define RCC_PLLM_DIV6 LL_RCC_PLLM_DIV_6 /*!< PLLM division factor = 6 */ +#define RCC_PLLM_DIV7 LL_RCC_PLLM_DIV_7 /*!< PLLM division factor = 7 */ +#define RCC_PLLM_DIV8 LL_RCC_PLLM_DIV_8 /*!< PLLM division factor = 8 */ +/** + * @} + */ + +/** @defgroup RCC_PLLP_Clock_Divider PLLP Clock Divider + * @{ + */ +#define RCC_PLLP_DIV2 LL_RCC_PLLP_DIV_2 /*!< PLLP division factor = 2 */ +#define RCC_PLLP_DIV3 LL_RCC_PLLP_DIV_3 /*!< PLLP division factor = 3 */ +#define RCC_PLLP_DIV4 LL_RCC_PLLP_DIV_4 /*!< PLLP division factor = 4 */ +#define RCC_PLLP_DIV5 LL_RCC_PLLP_DIV_5 /*!< PLLP division factor = 5 */ +#define RCC_PLLP_DIV6 LL_RCC_PLLP_DIV_6 /*!< PLLP division factor = 6 */ +#define RCC_PLLP_DIV7 LL_RCC_PLLP_DIV_7 /*!< PLLP division factor = 7 */ +#define RCC_PLLP_DIV8 LL_RCC_PLLP_DIV_8 /*!< PLLP division factor = 8 */ +#define RCC_PLLP_DIV9 LL_RCC_PLLP_DIV_9 /*!< PLLP division factor = 9 */ +#define RCC_PLLP_DIV10 LL_RCC_PLLP_DIV_10 /*!< PLLP division factor = 10 */ +#define RCC_PLLP_DIV11 LL_RCC_PLLP_DIV_11 /*!< PLLP division factor = 11 */ +#define RCC_PLLP_DIV12 LL_RCC_PLLP_DIV_12 /*!< PLLP division factor = 12 */ +#define RCC_PLLP_DIV13 LL_RCC_PLLP_DIV_13 /*!< PLLP division factor = 13 */ +#define RCC_PLLP_DIV14 LL_RCC_PLLP_DIV_14 /*!< PLLP division factor = 14 */ +#define RCC_PLLP_DIV15 LL_RCC_PLLP_DIV_15 /*!< PLLP division factor = 15 */ +#define RCC_PLLP_DIV16 LL_RCC_PLLP_DIV_16 /*!< PLLP division factor = 16 */ +#define RCC_PLLP_DIV17 LL_RCC_PLLP_DIV_17 /*!< PLLP division factor = 17 */ +#define RCC_PLLP_DIV18 LL_RCC_PLLP_DIV_18 /*!< PLLP division factor = 18 */ +#define RCC_PLLP_DIV19 LL_RCC_PLLP_DIV_19 /*!< PLLP division factor = 19 */ +#define RCC_PLLP_DIV20 LL_RCC_PLLP_DIV_20 /*!< PLLP division factor = 20 */ +#define RCC_PLLP_DIV21 LL_RCC_PLLP_DIV_21 /*!< PLLP division factor = 21 */ +#define RCC_PLLP_DIV22 LL_RCC_PLLP_DIV_22 /*!< PLLP division factor = 22 */ +#define RCC_PLLP_DIV23 LL_RCC_PLLP_DIV_23 /*!< PLLP division factor = 23 */ +#define RCC_PLLP_DIV24 LL_RCC_PLLP_DIV_24 /*!< PLLP division factor = 24 */ +#define RCC_PLLP_DIV25 LL_RCC_PLLP_DIV_25 /*!< PLLP division factor = 25 */ +#define RCC_PLLP_DIV26 LL_RCC_PLLP_DIV_26 /*!< PLLP division factor = 26 */ +#define RCC_PLLP_DIV27 LL_RCC_PLLP_DIV_27 /*!< PLLP division factor = 27 */ +#define RCC_PLLP_DIV28 LL_RCC_PLLP_DIV_28 /*!< PLLP division factor = 28 */ +#define RCC_PLLP_DIV29 LL_RCC_PLLP_DIV_29 /*!< PLLP division factor = 29 */ +#define RCC_PLLP_DIV30 LL_RCC_PLLP_DIV_30 /*!< PLLP division factor = 30 */ +#define RCC_PLLP_DIV31 LL_RCC_PLLP_DIV_31 /*!< PLLP division factor = 31 */ +#define RCC_PLLP_DIV32 LL_RCC_PLLP_DIV_32 /*!< PLLP division factor = 32 */ +/** + * @} + */ + +/** @defgroup RCC_PLLQ_Clock_Divider PLLQ Clock Divider + * @{ + */ +#define RCC_PLLQ_DIV2 LL_RCC_PLLQ_DIV_2 /*!< PLLQ division factor = 2 */ +#define RCC_PLLQ_DIV3 LL_RCC_PLLQ_DIV_3 /*!< PLLQ division factor = 3 */ +#define RCC_PLLQ_DIV4 LL_RCC_PLLQ_DIV_4 /*!< PLLQ division factor = 4 */ +#define RCC_PLLQ_DIV5 LL_RCC_PLLQ_DIV_5 /*!< PLLQ division factor = 5 */ +#define RCC_PLLQ_DIV6 LL_RCC_PLLQ_DIV_6 /*!< PLLQ division factor = 6 */ +#define RCC_PLLQ_DIV7 LL_RCC_PLLQ_DIV_7 /*!< PLLQ division factor = 7 */ +#define RCC_PLLQ_DIV8 LL_RCC_PLLQ_DIV_8 /*!< PLLQ division factor = 8 */ +/** + * @} + */ + +/** @defgroup RCC_PLLR_Clock_Divider PLLR Clock Divider + * @{ + */ +#define RCC_PLLR_DIV2 LL_RCC_PLLR_DIV_2 /*!< PLLR division factor = 2 */ +#define RCC_PLLR_DIV3 LL_RCC_PLLR_DIV_3 /*!< PLLR division factor = 3 */ +#define RCC_PLLR_DIV4 LL_RCC_PLLR_DIV_4 /*!< PLLR division factor = 4 */ +#define RCC_PLLR_DIV5 LL_RCC_PLLR_DIV_5 /*!< PLLR division factor = 5 */ +#define RCC_PLLR_DIV6 LL_RCC_PLLR_DIV_6 /*!< PLLR division factor = 6 */ +#define RCC_PLLR_DIV7 LL_RCC_PLLR_DIV_7 /*!< PLLR division factor = 7 */ +#define RCC_PLLR_DIV8 LL_RCC_PLLR_DIV_8 /*!< PLLR division factor = 8 */ +/** + * @} + */ + +/** @defgroup RCC_PLL_Clock_Source PLL Clock Source + * @{ + */ +#define RCC_PLLSOURCE_NONE LL_RCC_PLLSOURCE_NONE /*!< No clock selected as PLL entry clock source */ +#define RCC_PLLSOURCE_MSI LL_RCC_PLLSOURCE_MSI /*!< MSI clock selected as PLL entry clock source */ +#define RCC_PLLSOURCE_HSI LL_RCC_PLLSOURCE_HSI /*!< HSI clock selected as PLL entry clock source */ +#define RCC_PLLSOURCE_HSE LL_RCC_PLLSOURCE_HSE /*!< HSE clock selected as PLL entry clock source */ +/** + * @} + */ + +/** @defgroup RCC_PLL_Clock_Output PLL Clock Output + * @{ + */ +#define RCC_PLL_SYSCLK RCC_PLLCFGR_PLLREN /*!< PLLCLK selection from main PLL */ +#define RCC_PLL_USBCLK RCC_PLLCFGR_PLLQEN /*!< PLLUSBCLK selection from main PLL */ +#define RCC_PLL_RNGCLK RCC_PLLCFGR_PLLQEN /*!< PLLRNGCLK selection from main PLL */ +#if defined(SAI1) +#define RCC_PLL_SAI1CLK RCC_PLLCFGR_PLLPEN /*!< PLLSAI1CLK selection from main PLL */ +#endif +#define RCC_PLL_ADCCLK RCC_PLLCFGR_PLLPEN /*!< PLLADCCLK selection from main PLL */ +#if defined(SPI_I2S_SUPPORT) +#define RCC_PLL_I2SCLK RCC_PLLCFGR_PLLPEN /*!< PLLI2SCLK selection from main PLL */ +#endif +/** + * @} + */ + +#if defined(SAI1) +/** @defgroup RCC_PLLSAI1_Clock_Output PLLSAI1 Clock Output + * @{ + */ +#define RCC_PLLSAI1_ADCCLK RCC_PLLSAI1CFGR_PLLREN /*!< PLLADCCLK selection from PLLSAI1 */ +#define RCC_PLLSAI1_USBCLK RCC_PLLSAI1CFGR_PLLQEN /*!< USBCLK selection from PLLSAI1 */ +#define RCC_PLLSAI1_SAI1CLK RCC_PLLSAI1CFGR_PLLPEN /*!< PLLSAI1CLK selection from PLLSAI1 */ +/** + * @} + */ +#endif + +/** @defgroup RCC_MSI_Clock_Range MSI Clock Range + * @{ + */ +#define RCC_MSIRANGE_0 LL_RCC_MSIRANGE_0 /*!< MSI = 100 KHz */ +#define RCC_MSIRANGE_1 LL_RCC_MSIRANGE_1 /*!< MSI = 200 KHz */ +#define RCC_MSIRANGE_2 LL_RCC_MSIRANGE_2 /*!< MSI = 400 KHz */ +#define RCC_MSIRANGE_3 LL_RCC_MSIRANGE_3 /*!< MSI = 800 KHz */ +#define RCC_MSIRANGE_4 LL_RCC_MSIRANGE_4 /*!< MSI = 1 MHz */ +#define RCC_MSIRANGE_5 LL_RCC_MSIRANGE_5 /*!< MSI = 2 MHz */ +#define RCC_MSIRANGE_6 LL_RCC_MSIRANGE_6 /*!< MSI = 4 MHz */ +#define RCC_MSIRANGE_7 LL_RCC_MSIRANGE_7 /*!< MSI = 8 MHz */ +#define RCC_MSIRANGE_8 LL_RCC_MSIRANGE_8 /*!< MSI = 16 MHz */ +#define RCC_MSIRANGE_9 LL_RCC_MSIRANGE_9 /*!< MSI = 24 MHz */ +#define RCC_MSIRANGE_10 LL_RCC_MSIRANGE_10 /*!< MSI = 32 MHz */ +#define RCC_MSIRANGE_11 LL_RCC_MSIRANGE_11 /*!< MSI = 48 MHz */ +/** + * @} + */ + +/** @defgroup RCC_System_Clock_Type System Clock Type + * @{ + */ +#define RCC_CLOCKTYPE_SYSCLK 0x00000001U /*!< SYSCLK to configure */ +#define RCC_CLOCKTYPE_HCLK 0x00000002U /*!< HCLK to configure */ +#define RCC_CLOCKTYPE_PCLK1 0x00000004U /*!< PCLK1 to configure */ +#define RCC_CLOCKTYPE_PCLK2 0x00000008U /*!< PCLK2 to configure */ +#define RCC_CLOCKTYPE_HCLK2 0x00000020U /*!< HCLK2 to configure */ +#define RCC_CLOCKTYPE_HCLK4 0x00000040U /*!< HCLK4 to configure */ +/** + * @} + */ + +/** @defgroup RCC_System_Clock_Source System Clock Source + * @{ + */ +#define RCC_SYSCLKSOURCE_MSI LL_RCC_SYS_CLKSOURCE_MSI /*!< MSI selection as system clock */ +#define RCC_SYSCLKSOURCE_HSI LL_RCC_SYS_CLKSOURCE_HSI /*!< HSI selection as system clock */ +#define RCC_SYSCLKSOURCE_HSE LL_RCC_SYS_CLKSOURCE_HSE /*!< HSE selection as system clock */ +#define RCC_SYSCLKSOURCE_PLLCLK LL_RCC_SYS_CLKSOURCE_PLL /*!< PLL selection as system clock */ +/** + * @} + */ + +/** @defgroup RCC_System_Clock_Source_Status System Clock Source Status + * @{ + */ +#define RCC_SYSCLKSOURCE_STATUS_MSI LL_RCC_SYS_CLKSOURCE_STATUS_MSI /*!< MSI used as system clock */ +#define RCC_SYSCLKSOURCE_STATUS_HSI LL_RCC_SYS_CLKSOURCE_STATUS_HSI /*!< HSI used as system clock */ +#define RCC_SYSCLKSOURCE_STATUS_HSE LL_RCC_SYS_CLKSOURCE_STATUS_HSE /*!< HSE used as system clock */ +#define RCC_SYSCLKSOURCE_STATUS_PLLCLK LL_RCC_SYS_CLKSOURCE_STATUS_PLL /*!< PLL used as system clock */ +/** + * @} + */ + +/** @defgroup RCC_AHBx_Clock_Source AHB Clock Source + * @{ + */ +#define RCC_SYSCLK_DIV1 LL_RCC_SYSCLK_DIV_1 /*!< SYSCLK not divided */ +#define RCC_SYSCLK_DIV2 LL_RCC_SYSCLK_DIV_2 /*!< SYSCLK divided by 2 */ +#define RCC_SYSCLK_DIV3 LL_RCC_SYSCLK_DIV_3 /*!< SYSCLK divided by 3 */ +#define RCC_SYSCLK_DIV4 LL_RCC_SYSCLK_DIV_4 /*!< SYSCLK divided by 4 */ +#define RCC_SYSCLK_DIV5 LL_RCC_SYSCLK_DIV_5 /*!< SYSCLK divided by 5 */ +#define RCC_SYSCLK_DIV6 LL_RCC_SYSCLK_DIV_6 /*!< SYSCLK divided by 6 */ +#define RCC_SYSCLK_DIV8 LL_RCC_SYSCLK_DIV_8 /*!< SYSCLK divided by 8 */ +#define RCC_SYSCLK_DIV10 LL_RCC_SYSCLK_DIV_10 /*!< SYSCLK divided by 10 */ +#define RCC_SYSCLK_DIV16 LL_RCC_SYSCLK_DIV_16 /*!< SYSCLK divided by 16 */ +#define RCC_SYSCLK_DIV32 LL_RCC_SYSCLK_DIV_32 /*!< SYSCLK divided by 32 */ +#define RCC_SYSCLK_DIV64 LL_RCC_SYSCLK_DIV_64 /*!< SYSCLK divided by 64 */ +#define RCC_SYSCLK_DIV128 LL_RCC_SYSCLK_DIV_128 /*!< SYSCLK divided by 128 */ +#define RCC_SYSCLK_DIV256 LL_RCC_SYSCLK_DIV_256 /*!< SYSCLK divided by 256 */ +#define RCC_SYSCLK_DIV512 LL_RCC_SYSCLK_DIV_512 /*!< SYSCLK divided by 512 */ +/** + * @} + */ + +/** @defgroup RCC_APBx_Clock_Source APB1 Clock Source +* @{ +*/ +#define RCC_HCLK_DIV1 LL_RCC_APB1_DIV_1 /*!< HCLK not divided */ +#define RCC_HCLK_DIV2 LL_RCC_APB1_DIV_2 /*!< HCLK divided by 2 */ +#define RCC_HCLK_DIV4 LL_RCC_APB1_DIV_4 /*!< HCLK divided by 4 */ +#define RCC_HCLK_DIV8 LL_RCC_APB1_DIV_8 /*!< HCLK divided by 8 */ +#define RCC_HCLK_DIV16 LL_RCC_APB1_DIV_16 /*!< HCLK divided by 16 */ +/** + * @} + */ + +/** @defgroup RCC_RTC_Clock_Source RTC Clock Source + * @{ + */ +#define RCC_RTCCLKSOURCE_NONE LL_RCC_RTC_CLKSOURCE_NONE /*!< No clock used as RTC clock */ +#define RCC_RTCCLKSOURCE_LSE LL_RCC_RTC_CLKSOURCE_LSE /*!< LSE oscillator clock used as RTC clock */ +#define RCC_RTCCLKSOURCE_LSI LL_RCC_RTC_CLKSOURCE_LSI /*!< LSI oscillator clock used as RTC clock */ +#define RCC_RTCCLKSOURCE_HSE_DIV32 LL_RCC_RTC_CLKSOURCE_HSE_DIV32 /*!< HSE oscillator clock divided by 32 used as RTC clock */ +/** + * @} + */ + +/** @defgroup RCC_MCO_Index MCO Index + * @{ + */ +#define RCC_MCO1 0x00000000U /*!< MCO1 index */ +#define RCC_MCO2 0x00000001U /*!< MCO2 index */ +#if defined(RCC_MCO3_SUPPORT) +#define RCC_MCO3 0x00000002U /*!< MCO3 index */ +#endif + +#define RCC_MCO RCC_MCO1 /*!< MCO1 to be compliant with other families with 1 MCO*/ +/** + * @} + */ + +/** @defgroup RCC_MCO1_Clock_Source MCO1 Clock Source + * @{ + */ +#define RCC_MCO1SOURCE_NOCLOCK LL_RCC_MCO1SOURCE_NOCLOCK /*!< MCO1 output disabled, no clock on MCO1 */ +#define RCC_MCO1SOURCE_SYSCLK LL_RCC_MCO1SOURCE_SYSCLK /*!< SYSCLK selection as MCO1 source */ +#define RCC_MCO1SOURCE_MSI LL_RCC_MCO1SOURCE_MSI /*!< MSI selection as MCO1 source */ +#define RCC_MCO1SOURCE_HSI LL_RCC_MCO1SOURCE_HSI /*!< HSI selection as MCO1 source */ +#define RCC_MCO1SOURCE_HSE LL_RCC_MCO1SOURCE_HSE /*!< HSE after stabilization selection as MCO1 source */ +#define RCC_MCO1SOURCE_PLLCLK LL_RCC_MCO1SOURCE_PLLCLK /*!< PLLCLK selection as MCO1 source */ +#define RCC_MCO1SOURCE_LSI1 LL_RCC_MCO1SOURCE_LSI1 /*!< LSI1 selection as MCO1 source */ +#define RCC_MCO1SOURCE_LSI2 LL_RCC_MCO1SOURCE_LSI2 /*!< LSI2 selection as MCO1 source */ +#define RCC_MCO1SOURCE_LSE LL_RCC_MCO1SOURCE_LSE /*!< LSE selection as MCO1 source */ +#define RCC_MCO1SOURCE_HSI48 LL_RCC_MCO1SOURCE_HSI48 /*!< HSI48 selection as MCO1 source */ +#define RCC_MCO1SOURCE_HSE_BEFORE_STAB LL_RCC_MCO1SOURCE_HSE_BEFORE_STAB /*!< HSE before stabilization selection as MCO1 source */ + +/** + * @} + */ + +/** @defgroup RCC_MCOx_Clock_Prescaler MCO Clock Prescaler + * @{ + */ +#define RCC_MCODIV_1 LL_RCC_MCO1_DIV_1 /*!< MCO not divided */ +#define RCC_MCODIV_2 LL_RCC_MCO1_DIV_2 /*!< MCO divided by 2 */ +#define RCC_MCODIV_4 LL_RCC_MCO1_DIV_4 /*!< MCO divided by 4 */ +#define RCC_MCODIV_8 LL_RCC_MCO1_DIV_8 /*!< MCO divided by 8 */ +#define RCC_MCODIV_16 LL_RCC_MCO1_DIV_16 /*!< MCO divided by 16 */ +/** + * @} + */ + +/** @defgroup RCC_HSEAMPTHRESHOLD HSE bias current factor + * @{ + */ +#define RCC_HSEAMPTHRESHOLD_1_2 LL_RCC_HSEAMPTHRESHOLD_1_2 /*!< HSE bias current factor 1/2 */ +#define RCC_HSEAMPTHRESHOLD_3_4 LL_RCC_HSEAMPTHRESHOLD_3_4 /*!< HSE bias current factor 3/4 */ + +/** + * @} + */ + +/** @defgroup RCC_HSE_CURRENTMAX HSE current max limit + * @{ + */ +#define RCC_HSE_CURRENTMAX_0 LL_RCC_HSE_CURRENTMAX_0 /*!< HSE current max limit 0.18 mA/V */ +#define RCC_HSE_CURRENTMAX_1 LL_RCC_HSE_CURRENTMAX_1 /*!< HSE current max limit 0.57 mA/V */ +#define RCC_HSE_CURRENTMAX_2 LL_RCC_HSE_CURRENTMAX_2 /*!< HSE current max limit 0.78 mA/V */ +#define RCC_HSE_CURRENTMAX_3 LL_RCC_HSE_CURRENTMAX_3 /*!< HSE current max limit 1.13 mA/V */ +#define RCC_HSE_CURRENTMAX_4 LL_RCC_HSE_CURRENTMAX_4 /*!< HSE current max limit 0.61 mA/V */ +#define RCC_HSE_CURRENTMAX_5 LL_RCC_HSE_CURRENTMAX_5 /*!< HSE current max limit 1.65 mA/V */ +#define RCC_HSE_CURRENTMAX_6 LL_RCC_HSE_CURRENTMAX_6 /*!< HSE current max limit 2.12 mA/V */ +#define RCC_HSE_CURRENTMAX_7 LL_RCC_HSE_CURRENTMAX_7 /*!< HSE current max limit 2.84 mA/V */ + +/** + * @} + */ + +/** @defgroup RCC_Interrupt Interrupts + * @{ + */ +#define RCC_IT_LSI1RDY LL_RCC_CIFR_LSI1RDYF /*!< LSI1 Ready Interrupt flag */ +#define RCC_IT_LSI2RDY LL_RCC_CIFR_LSI2RDYF /*!< LSI2 Ready Interrupt flag */ +#define RCC_IT_LSERDY LL_RCC_CIFR_LSERDYF /*!< LSE Ready Interrupt flag */ +#define RCC_IT_MSIRDY LL_RCC_CIFR_MSIRDYF /*!< MSI Ready Interrupt flag */ +#define RCC_IT_HSIRDY LL_RCC_CIFR_HSIRDYF /*!< HSI Ready Interrupt flag */ +#define RCC_IT_HSERDY LL_RCC_CIFR_HSERDYF /*!< HSE Ready Interrupt flag */ +#define RCC_IT_PLLRDY LL_RCC_CIFR_PLLRDYF /*!< PLL Ready Interrupt flag */ +#if defined(SAI1) +#define RCC_IT_PLLSAI1RDY LL_RCC_CIFR_PLLSAI1RDYF /*!< PLLSAI1 Ready Interrupt flag */ +#endif +#define RCC_IT_HSECSS LL_RCC_CIFR_CSSF /*!< HSE Clock Security System Interrupt flag */ +#define RCC_IT_LSECSS LL_RCC_CIFR_LSECSSF /*!< LSE Clock Security System Interrupt flag */ +#define RCC_IT_HSI48RDY LL_RCC_CIFR_HSI48RDYF /*!< HSI48 Ready Interrupt flag */ +/** + * @} + */ + + +/** @defgroup RCC_Flag Flags + * Elements values convention: XXXYYYYYb + * - YYYYY : Flag position in the register + * - XXX : Register index + * - 001: CR register + * - 010: BDCR register + * - 011: CSR register + * - 100: CRRCR register + * @{ + */ +/* Flags in the CR register */ +#define RCC_FLAG_MSIRDY ((CR_REG_INDEX << 5U) | RCC_CR_MSIRDY_Pos) /*!< MSI Ready flag */ +#define RCC_FLAG_HSIRDY ((CR_REG_INDEX << 5U) | RCC_CR_HSIRDY_Pos) /*!< HSI Ready flag */ +#define RCC_FLAG_HSERDY ((CR_REG_INDEX << 5U) | RCC_CR_HSERDY_Pos) /*!< HSE Ready flag */ +#define RCC_FLAG_PLLRDY ((CR_REG_INDEX << 5U) | RCC_CR_PLLRDY_Pos) /*!< PLL Ready flag */ +#if defined(SAI1) +#define RCC_FLAG_PLLSAI1RDY ((CR_REG_INDEX << 5U) | RCC_CR_PLLSAI1RDY_Pos) /*!< PLLSAI1 Ready flag */ +#endif + +/* Flags in the BDCR register */ +#define RCC_FLAG_LSERDY ((BDCR_REG_INDEX << 5U) | RCC_BDCR_LSERDY_Pos) /*!< LSE Ready flag */ +#define RCC_FLAG_LSECSSD ((BDCR_REG_INDEX << 5U) | RCC_BDCR_LSECSSD_Pos) /*!< LSE Clock Security System failure detection flag */ + +/* Flags in the CSR register */ +#define RCC_FLAG_LSI1RDY ((CSR_REG_INDEX << 5U) | RCC_CSR_LSI1RDY_Pos) /*!< LSI1 Ready flag */ +#define RCC_FLAG_LSI2RDY ((CSR_REG_INDEX << 5U) | RCC_CSR_LSI2RDY_Pos) /*!< LSI2 Ready flag */ +#define RCC_FLAG_OBLRST ((CSR_REG_INDEX << 5U) | RCC_CSR_OBLRSTF_Pos) /*!< Option Byte Loader reset flag */ +#define RCC_FLAG_PINRST ((CSR_REG_INDEX << 5U) | RCC_CSR_PINRSTF_Pos) /*!< Pin reset flag (NRST pin) */ +#define RCC_FLAG_BORRST ((CSR_REG_INDEX << 5U) | RCC_CSR_BORRSTF_Pos) /*!< BOR reset flag */ +#define RCC_FLAG_SFTRST ((CSR_REG_INDEX << 5U) | RCC_CSR_SFTRSTF_Pos) /*!< Software Reset flag */ +#define RCC_FLAG_IWDGRST ((CSR_REG_INDEX << 5U) | RCC_CSR_IWDGRSTF_Pos) /*!< Watchdog reset flag */ +#define RCC_FLAG_WWDGRST ((CSR_REG_INDEX << 5U) | RCC_CSR_WWDGRSTF_Pos) /*!< Window watchdog reset flag */ +#define RCC_FLAG_LPWRRST ((CSR_REG_INDEX << 5U) | RCC_CSR_LPWRRSTF_Pos) /*!< Low-Power reset flag */ + +/* Flags in the CRRCR register */ +#define RCC_FLAG_HSI48RDY ((CRRCR_REG_INDEX << 5U) | RCC_CRRCR_HSI48RDY_Pos) /*!< HSI48 Ready flag */ + +/** + * @} + */ + +/** @defgroup RCC_LSEDrive_Config LSE Drive Configuration + * @{ + */ +#define RCC_LSEDRIVE_LOW LL_RCC_LSEDRIVE_LOW /*!< LSE low drive capability */ +#define RCC_LSEDRIVE_MEDIUMLOW LL_RCC_LSEDRIVE_MEDIUMLOW /*!< LSE medium low drive capability */ +#define RCC_LSEDRIVE_MEDIUMHIGH LL_RCC_LSEDRIVE_MEDIUMHIGH /*!< LSE medium high drive capability */ +#define RCC_LSEDRIVE_HIGH LL_RCC_LSEDRIVE_HIGH /*!< LSE high drive capability */ +/** + * @} + */ + +/** @defgroup RCC_Stop_WakeUpClock Wake-Up from STOP Clock + * @{ + */ +#define RCC_STOP_WAKEUPCLOCK_MSI LL_RCC_STOP_WAKEUPCLOCK_MSI /*!< MSI selection after wake-up from STOP */ +#define RCC_STOP_WAKEUPCLOCK_HSI LL_RCC_STOP_WAKEUPCLOCK_HSI /*!< HSI selection after wake-up from STOP */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ + +/** @defgroup RCC_Exported_Macros RCC Exported Macros + * @{ + */ + +/** @defgroup RCC_AHB1_Peripheral_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable + * @brief Enable or disable the AHB1 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_DMA1_CLK_ENABLE() LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1) +#if defined(DMA2) +#define __HAL_RCC_DMA2_CLK_ENABLE() LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2) +#endif +#define __HAL_RCC_DMAMUX1_CLK_ENABLE() LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1) +#define __HAL_RCC_CRC_CLK_ENABLE() LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_CRC) +#define __HAL_RCC_TSC_CLK_ENABLE() LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_TSC) + +#define __HAL_RCC_DMA1_CLK_DISABLE() LL_AHB1_GRP1_DisableClock(LL_AHB1_GRP1_PERIPH_DMA1) +#if defined(DMA2) +#define __HAL_RCC_DMA2_CLK_DISABLE() LL_AHB1_GRP1_DisableClock(LL_AHB1_GRP1_PERIPH_DMA2) +#endif +#define __HAL_RCC_DMAMUX1_CLK_DISABLE() LL_AHB1_GRP1_DisableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1) +#define __HAL_RCC_CRC_CLK_DISABLE() LL_AHB1_GRP1_DisableClock(LL_AHB1_GRP1_PERIPH_CRC) +#define __HAL_RCC_TSC_CLK_DISABLE() LL_AHB1_GRP1_DisableClock(LL_AHB1_GRP1_PERIPH_TSC) + +/** + * @} + */ + +/** @defgroup RCC_AHB2_Peripheral_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable + * @brief Enable or disable the AHB2 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_GPIOA_CLK_ENABLE() LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA) +#define __HAL_RCC_GPIOB_CLK_ENABLE() LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB) +#define __HAL_RCC_GPIOC_CLK_ENABLE() LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC) + +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_CLK_ENABLE() LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD) +#endif +#define __HAL_RCC_GPIOE_CLK_ENABLE() LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE) +#define __HAL_RCC_GPIOH_CLK_ENABLE() LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOH) + +#define __HAL_RCC_ADC_CLK_ENABLE() LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC) +#if defined(AES1) +#define __HAL_RCC_AES1_CLK_ENABLE() LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_AES1) +#endif +#define __HAL_RCC_GPIOA_CLK_DISABLE() LL_AHB2_GRP1_DisableClock(LL_AHB2_GRP1_PERIPH_GPIOA) +#define __HAL_RCC_GPIOB_CLK_DISABLE() LL_AHB2_GRP1_DisableClock(LL_AHB2_GRP1_PERIPH_GPIOB) +#define __HAL_RCC_GPIOC_CLK_DISABLE() LL_AHB2_GRP1_DisableClock(LL_AHB2_GRP1_PERIPH_GPIOC) +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_CLK_DISABLE() LL_AHB2_GRP1_DisableClock(LL_AHB2_GRP1_PERIPH_GPIOD) +#endif +#define __HAL_RCC_GPIOE_CLK_DISABLE() LL_AHB2_GRP1_DisableClock(LL_AHB2_GRP1_PERIPH_GPIOE) +#define __HAL_RCC_GPIOH_CLK_DISABLE() LL_AHB2_GRP1_DisableClock(LL_AHB2_GRP1_PERIPH_GPIOH) + +#define __HAL_RCC_ADC_CLK_DISABLE() LL_AHB2_GRP1_DisableClock(LL_AHB2_GRP1_PERIPH_ADC) + +#if defined(AES1) +#define __HAL_RCC_AES1_CLK_DISABLE() LL_AHB2_GRP1_DisableClock(LL_AHB2_GRP1_PERIPH_AES1) +#endif + +/** + * @} + */ + +/** @defgroup RCC_AHB3_Clock_Enable_Disable AHB3 Peripheral Clock Enable Disable + * @brief Enable or disable the AHB3 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#if defined(QUADSPI) +#define __HAL_RCC_QUADSPI_CLK_ENABLE() LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_QUADSPI) +#endif +#define __HAL_RCC_PKA_CLK_ENABLE() LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_PKA) +#define __HAL_RCC_AES2_CLK_ENABLE() LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_AES2) +#define __HAL_RCC_RNG_CLK_ENABLE() LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_RNG) +#define __HAL_RCC_HSEM_CLK_ENABLE() LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_HSEM) +#define __HAL_RCC_IPCC_CLK_ENABLE() LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC) +#define __HAL_RCC_FLASH_CLK_ENABLE() LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_FLASH) + +#if defined(QUADSPI) +#define __HAL_RCC_QUADSPI_CLK_DISABLE() LL_AHB3_GRP1_DisableClock(LL_AHB3_GRP1_PERIPH_QUADSPI) +#endif +#define __HAL_RCC_PKA_CLK_DISABLE() LL_AHB3_GRP1_DisableClock(LL_AHB3_GRP1_PERIPH_PKA) +#define __HAL_RCC_AES2_CLK_DISABLE() LL_AHB3_GRP1_DisableClock(LL_AHB3_GRP1_PERIPH_AES2) +#define __HAL_RCC_RNG_CLK_DISABLE() LL_AHB3_GRP1_DisableClock(LL_AHB3_GRP1_PERIPH_RNG) +#define __HAL_RCC_HSEM_CLK_DISABLE() LL_AHB3_GRP1_DisableClock(LL_AHB3_GRP1_PERIPH_HSEM) +#define __HAL_RCC_IPCC_CLK_DISABLE() LL_AHB3_GRP1_DisableClock(LL_AHB3_GRP1_PERIPH_IPCC) +#define __HAL_RCC_FLASH_CLK_DISABLE() LL_AHB3_GRP1_DisableClock(LL_AHB3_GRP1_PERIPH_FLASH) + +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable + * @brief Enable or disable the APB1 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_RTCAPB_CLK_ENABLE() LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_RTCAPB) +#define __HAL_RCC_WWDG_CLK_ENABLE() LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_WWDG) +#define __HAL_RCC_TIM2_CLK_ENABLE() LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2) +#if defined(LCD) +#define __HAL_RCC_LCD_CLK_ENABLE() LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_LCD) +#endif +#if defined(SPI2) +#define __HAL_RCC_SPI2_CLK_ENABLE() LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2) +#endif +#define __HAL_RCC_I2C1_CLK_ENABLE() LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1) +#if defined(I2C3) +#define __HAL_RCC_I2C3_CLK_ENABLE() LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C3) +#endif +#if defined(CRS) +#define __HAL_RCC_CRS_CLK_ENABLE() LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_CRS) +#endif +#if defined(USB) +#define __HAL_RCC_USB_CLK_ENABLE() LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USB) +#endif +#define __HAL_RCC_LPTIM1_CLK_ENABLE() LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_LPTIM1) +#define __HAL_RCC_LPTIM2_CLK_ENABLE() LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_LPTIM2) +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_CLK_ENABLE() LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_LPUART1) +#endif + +#define __HAL_RCC_RTCAPB_CLK_DISABLE() LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_RTCAPB) +#define __HAL_RCC_TIM2_CLK_DISABLE() LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_TIM2) +#if defined(LCD) +#define __HAL_RCC_LCD_CLK_DISABLE() LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_LCD) +#endif +#if defined(SPI2) +#define __HAL_RCC_SPI2_CLK_DISABLE() LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_SPI2) +#endif +#define __HAL_RCC_I2C1_CLK_DISABLE() LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_I2C1) +#if defined(I2C3) +#define __HAL_RCC_I2C3_CLK_DISABLE() LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_I2C3) +#endif +#if defined(CRS) +#define __HAL_RCC_CRS_CLK_DISABLE() LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_CRS) +#endif +#if defined(USB) +#define __HAL_RCC_USB_CLK_DISABLE() LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_USB) +#endif +#define __HAL_RCC_LPTIM1_CLK_DISABLE() LL_APB1_GRP1_DisableClock(LL_APB1_GRP1_PERIPH_LPTIM1) + +#define __HAL_RCC_LPTIM2_CLK_DISABLE() LL_APB1_GRP2_DisableClock(LL_APB1_GRP2_PERIPH_LPTIM2) +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_CLK_DISABLE() LL_APB1_GRP2_DisableClock(LL_APB1_GRP2_PERIPH_LPUART1) +#endif + +/** + * @} + */ + +/** @defgroup RCC_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable + * @brief Enable or disable the APB2 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_TIM1_CLK_ENABLE() LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1) +#define __HAL_RCC_SPI1_CLK_ENABLE() LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1) +#define __HAL_RCC_USART1_CLK_ENABLE() LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1) +#define __HAL_RCC_TIM16_CLK_ENABLE() LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM16) +#define __HAL_RCC_TIM17_CLK_ENABLE() LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM17) +#if defined(SAI1) +#define __HAL_RCC_SAI1_CLK_ENABLE() LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SAI1) +#endif + +#define __HAL_RCC_TIM1_CLK_DISABLE() LL_APB2_GRP1_DisableClock(LL_APB2_GRP1_PERIPH_TIM1) +#define __HAL_RCC_SPI1_CLK_DISABLE() LL_APB2_GRP1_DisableClock(LL_APB2_GRP1_PERIPH_SPI1) +#define __HAL_RCC_USART1_CLK_DISABLE() LL_APB2_GRP1_DisableClock(LL_APB2_GRP1_PERIPH_USART1) +#define __HAL_RCC_TIM16_CLK_DISABLE() LL_APB2_GRP1_DisableClock(LL_APB2_GRP1_PERIPH_TIM16) +#define __HAL_RCC_TIM17_CLK_DISABLE() LL_APB2_GRP1_DisableClock(LL_APB2_GRP1_PERIPH_TIM17) +#if defined(SAI1) +#define __HAL_RCC_SAI1_CLK_DISABLE() LL_APB2_GRP1_DisableClock(LL_APB2_GRP1_PERIPH_SAI1) +#endif + +/** + * @} + */ + +/** @defgroup RCC_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the AHB1 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_DMA1_IS_CLK_ENABLED() LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_DMA1) +#if defined(DMA2) +#define __HAL_RCC_DMA2_IS_CLK_ENABLED() LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_DMA2) +#endif +#define __HAL_RCC_DMAMUX1_IS_CLK_ENABLED() LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_DMAMUX1) +#define __HAL_RCC_CRC_IS_CLK_ENABLED() LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_CRC) +#define __HAL_RCC_TSC_IS_CLK_ENABLED() LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_TSC) + +#define __HAL_RCC_DMA1_IS_CLK_DISABLED() !(LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_DMA1)) +#if defined(DMA2) +#define __HAL_RCC_DMA2_IS_CLK_DISABLED() !(LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_DMA2)) +#endif +#define __HAL_RCC_DMAMUX1_IS_CLK_DISABLED() !(LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_DMAMUX1)) +#define __HAL_RCC_CRC_IS_CLK_DISABLED() !(LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_CRC)) +#define __HAL_RCC_TSC_IS_CLK_DISABLED() !(LL_AHB1_GRP1_IsEnabledClock(LL_AHB1_GRP1_PERIPH_TSC)) + +/** + * @} + */ + +/** @defgroup RCC_AHB2_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the AHB2 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_GPIOA_IS_CLK_ENABLED() LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOA) +#define __HAL_RCC_GPIOB_IS_CLK_ENABLED() LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOB) +#define __HAL_RCC_GPIOC_IS_CLK_ENABLED() LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOC) +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_IS_CLK_ENABLED() LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOD) +#endif +#define __HAL_RCC_GPIOE_IS_CLK_ENABLED() LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOE) +#define __HAL_RCC_GPIOH_IS_CLK_ENABLED() LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOH) +#define __HAL_RCC_ADC_IS_CLK_ENABLED() LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_ADC) +#if defined(AES1) +#define __HAL_RCC_AES1_IS_CLK_ENABLED() LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_AES1) +#endif + +#define __HAL_RCC_GPIOA_IS_CLK_DISABLED() !(LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOA)) +#define __HAL_RCC_GPIOB_IS_CLK_DISABLED() !(LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOB)) +#define __HAL_RCC_GPIOC_IS_CLK_DISABLED() !(LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOC)) +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_IS_CLK_DISABLED() !(LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOD)) +#endif +#define __HAL_RCC_GPIOE_IS_CLK_DISABLED() !(LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOE)) +#define __HAL_RCC_GPIOH_IS_CLK_DISABLED() !(LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_GPIOH)) +#define __HAL_RCC_ADC_IS_CLK_DISABLED() !(LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_ADC)) +#if defined(AES1) +#define __HAL_RCC_AES1_IS_CLK_DISABLED() !(LL_AHB2_GRP1_IsEnabledClock(LL_AHB2_GRP1_PERIPH_AES1)) +#endif + +/** + * @} + */ + +/** @defgroup RCC_AHB3_Clock_Enable_Disable_Status AHB3 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the AHB3 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#if defined(QUADSPI) +#define __HAL_RCC_QUADSPI_IS_CLK_ENABLED() LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_QUADSPI) +#endif +#define __HAL_RCC_PKA_IS_CLK_ENABLED() LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_PKA) +#define __HAL_RCC_AES2_IS_CLK_ENABLED() LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_AES2) +#define __HAL_RCC_RNG_IS_CLK_ENABLED() LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_RNG) +#define __HAL_RCC_HSEM_IS_CLK_ENABLED() LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_HSEM) +#define __HAL_RCC_IPCC_IS_CLK_ENABLED() LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_IPCC) +#define __HAL_RCC_FLASH_IS_CLK_ENABLED() LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_FLASH) + +#if defined(QUADSPI) +#define __HAL_RCC_QUADSPI_IS_CLK_DISABLED() !(LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_QUADSPI)) +#endif +#define __HAL_RCC_PKA_IS_CLK_DISABLED() !(LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_PKA)) +#define __HAL_RCC_AES2_IS_CLK_DISABLED() !(LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_AES2)) +#define __HAL_RCC_RNG_IS_CLK_DISABLED() !(LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_RNG)) +#define __HAL_RCC_HSEM_IS_CLK_DISABLED() !(LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_HSEM)) +#define __HAL_RCC_IPCC_IS_CLK_DISABLED() !(LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_IPCC)) +#define __HAL_RCC_FLASH_IS_CLK_DISABLED() !(LL_AHB3_GRP1_IsEnabledClock(LL_AHB3_GRP1_PERIPH_FLASH)) + +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Enable_Disable_Status APB1 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the APB1 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED() LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_RTCAPB) +#define __HAL_RCC_WWDG_IS_CLK_ENABLED() LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_WWDG) +#define __HAL_RCC_TIM2_IS_CLK_ENABLED() LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_TIM2) +#if defined(LCD) +#define __HAL_RCC_LCD_IS_CLK_ENABLED() LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_LCD) +#endif +#if defined(SPI2) +#define __HAL_RCC_SPI2_IS_CLK_ENABLED() LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_SPI2) +#endif +#define __HAL_RCC_I2C1_IS_CLK_ENABLED() LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_I2C1) +#if defined(I2C3) +#define __HAL_RCC_I2C3_IS_CLK_ENABLED() LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_I2C3) +#endif +#if defined(CRS) +#define __HAL_RCC_CRS_IS_CLK_ENABLED() LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_CRS) +#endif +#if defined(USB) +#define __HAL_RCC_USB_IS_CLK_ENABLED() LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_USB) +#endif +#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED() LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_LPTIM1) + +#define __HAL_RCC_LPTIM2_IS_CLK_ENABLED() LL_APB1_GRP2_IsEnabledClock(LL_APB1_GRP2_PERIPH_LPTIM2) +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_IS_CLK_ENABLED() LL_APB1_GRP2_IsEnabledClock(LL_APB1_GRP2_PERIPH_LPUART1) +#endif + +#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED() !(LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_RTCAPB)) +#define __HAL_RCC_WWDG_IS_CLK_DISABLED() !(LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_WWDG)) +#define __HAL_RCC_TIM2_IS_CLK_DISABLED() !(LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_TIM2)) +#if defined(LCD) +#define __HAL_RCC_LCD_IS_CLK_DISABLED() !(LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_LCD)) +#endif +#if defined(SPI2) +#define __HAL_RCC_SPI2_IS_CLK_DISABLED() !(LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_SPI2)) +#endif +#define __HAL_RCC_I2C1_IS_CLK_DISABLED() !(LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_I2C1)) +#if defined(I2C3) +#define __HAL_RCC_I2C3_IS_CLK_DISABLED() !(LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_I2C3)) +#endif +#if defined(CRS) +#define __HAL_RCC_CRS_IS_CLK_DISABLED() !(LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_CRS)) +#endif +#if defined(USB) +#define __HAL_RCC_USB_IS_CLK_DISABLED() !(LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_USB)) +#endif +#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED() !(LL_APB1_GRP1_IsEnabledClock(LL_APB1_GRP1_PERIPH_LPTIM1)) + +#define __HAL_RCC_LPTIM2_IS_CLK_DISABLED() !(LL_APB1_GRP2_IsEnabledClock(LL_APB1_GRP2_PERIPH_LPTIM2)) +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_IS_CLK_DISABLED() !(LL_APB1_GRP2_IsEnabledClock(LL_APB1_GRP2_PERIPH_LPUART1)) +#endif + +/** + * @} + */ + +/** @defgroup RCC_APB2_Clock_Enable_Disable_Status APB2 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the APB2 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_TIM1_IS_CLK_ENABLED() LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_TIM1) +#define __HAL_RCC_SPI1_IS_CLK_ENABLED() LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_SPI1) +#define __HAL_RCC_USART1_IS_CLK_ENABLED() LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_USART1) +#define __HAL_RCC_TIM16_IS_CLK_ENABLED() LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_TIM16) +#define __HAL_RCC_TIM17_IS_CLK_ENABLED() LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_TIM17) +#if defined(SAI1) +#define __HAL_RCC_SAI1_IS_CLK_ENABLED() LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_SAI1) +#endif + + +#define __HAL_RCC_TIM1_IS_CLK_DISABLED() !(LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_TIM1)) +#define __HAL_RCC_SPI1_IS_CLK_DISABLED() !(LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_SPI1)) +#define __HAL_RCC_USART1_IS_CLK_DISABLED() !(LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_USART1)) +#define __HAL_RCC_TIM16_IS_CLK_DISABLED() !(LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_TIM16)) +#define __HAL_RCC_TIM17_IS_CLK_DISABLED() !(LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_TIM17)) +#if defined(SAI1) +#define __HAL_RCC_SAI1_IS_CLK_DISABLED() !(LL_APB2_GRP1_IsEnabledClock(LL_APB2_GRP1_PERIPH_SAI1)) +#endif + +/** + * @} + */ + +/** @defgroup RCC_AHB1_Peripheral_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable + * @brief Enable or disable the AHB1 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_C2DMA1_CLK_ENABLE() LL_C2_AHB1_GRP1_EnableClock(LL_C2_AHB1_GRP1_PERIPH_DMA1) +#if defined(DMA2) +#define __HAL_RCC_C2DMA2_CLK_ENABLE() LL_C2_AHB1_GRP1_EnableClock(LL_C2_AHB1_GRP1_PERIPH_DMA2) +#endif +#define __HAL_RCC_C2DMAMUX1_CLK_ENABLE() LL_C2_AHB1_GRP1_EnableClock(LL_C2_AHB1_GRP1_PERIPH_DMAMUX1) +#define __HAL_RCC_C2SRAM1_CLK_ENABLE() LL_C2_AHB1_GRP1_EnableClock(LL_C2_AHB1_GRP1_PERIPH_SRAM1) +#define __HAL_RCC_C2CRC_CLK_ENABLE() LL_C2_AHB1_GRP1_EnableClock(LL_C2_AHB1_GRP1_PERIPH_CRC) +#define __HAL_RCC_C2TSC_CLK_ENABLE() LL_C2_AHB1_GRP1_EnableClock(LL_C2_AHB1_GRP1_PERIPH_TSC) + +#define __HAL_RCC_C2DMA1_CLK_DISABLE() LL_C2_AHB1_GRP1_DisableClock(LL_C2_AHB1_GRP1_PERIPH_DMA1) +#if defined(DMA2) +#define __HAL_RCC_C2DMA2_CLK_DISABLE() LL_C2_AHB1_GRP1_DisableClock(LL_C2_AHB1_GRP1_PERIPH_DMA2) +#endif +#define __HAL_RCC_C2DMAMUX1_CLK_DISABLE() LL_C2_AHB1_GRP1_DisableClock(LL_C2_AHB1_GRP1_PERIPH_DMAMUX1) +#define __HAL_RCC_C2SRAM1_CLK_DISABLE() LL_C2_AHB1_GRP1_DisableClock(LL_C2_AHB1_GRP1_PERIPH_SRAM1) +#define __HAL_RCC_C2CRC_CLK_DISABLE() LL_C2_AHB1_GRP1_DisableClock(LL_C2_AHB1_GRP1_PERIPH_CRC) +#define __HAL_RCC_C2TSC_CLK_DISABLE() LL_C2_AHB1_GRP1_DisableClock(LL_C2_AHB1_GRP1_PERIPH_TSC) + +/** + * @} + */ + +/** @defgroup RCC_AHB2_Peripheral_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable + * @brief Enable or disable the AHB2 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_C2GPIOA_CLK_ENABLE() LL_C2_AHB2_GRP1_EnableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOA) +#define __HAL_RCC_C2GPIOB_CLK_ENABLE() LL_C2_AHB2_GRP1_EnableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOB) +#define __HAL_RCC_C2GPIOC_CLK_ENABLE() LL_C2_AHB2_GRP1_EnableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOC) +#if defined(GPIOD) +#define __HAL_RCC_C2GPIOD_CLK_ENABLE() LL_C2_AHB2_GRP1_EnableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOD) +#endif +#define __HAL_RCC_C2GPIOE_CLK_ENABLE() LL_C2_AHB2_GRP1_EnableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOE) +#define __HAL_RCC_C2GPIOH_CLK_ENABLE() LL_C2_AHB2_GRP1_EnableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOH) +#define __HAL_RCC_C2ADC_CLK_ENABLE() LL_C2_AHB2_GRP1_EnableClock(LL_C2_AHB2_GRP1_PERIPH_ADC) +#if defined(AES1) +#define __HAL_RCC_C2AES1_CLK_ENABLE() LL_C2_AHB2_GRP1_EnableClock(LL_C2_AHB2_GRP1_PERIPH_AES1) +#endif + +#define __HAL_RCC_C2GPIOA_CLK_DISABLE() LL_C2_AHB2_GRP1_DisableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOA) +#define __HAL_RCC_C2GPIOB_CLK_DISABLE() LL_C2_AHB2_GRP1_DisableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOB) +#define __HAL_RCC_C2GPIOC_CLK_DISABLE() LL_C2_AHB2_GRP1_DisableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOC) +#if defined(GPIOD) +#define __HAL_RCC_C2GPIOD_CLK_DISABLE() LL_C2_AHB2_GRP1_DisableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOD) +#endif +#define __HAL_RCC_C2GPIOE_CLK_DISABLE() LL_C2_AHB2_GRP1_DisableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOE) +#define __HAL_RCC_C2GPIOH_CLK_DISABLE() LL_C2_AHB2_GRP1_DisableClock(LL_C2_AHB2_GRP1_PERIPH_GPIOH) +#define __HAL_RCC_C2ADC_CLK_DISABLE() LL_C2_AHB2_GRP1_DisableClock(LL_C2_AHB2_GRP1_PERIPH_ADC) +#if defined(AES1) +#define __HAL_RCC_C2AES1_CLK_DISABLE() LL_C2_AHB2_GRP1_DisableClock(LL_C2_AHB2_GRP1_PERIPH_AES1) +#endif + +/** + * @} + */ + +/** @defgroup RCC_AHB3_Clock_Enable_Disable AHB3 Peripheral Clock Enable Disable + * @brief Enable or disable the AHB3 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_C2PKA_CLK_ENABLE() LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_PKA) +#define __HAL_RCC_C2AES2_CLK_ENABLE() LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_AES2) +#define __HAL_RCC_C2RNG_CLK_ENABLE() LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_RNG) +#define __HAL_RCC_C2HSEM_CLK_ENABLE() LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_HSEM) +#define __HAL_RCC_C2IPCC_CLK_ENABLE() LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC) +#define __HAL_RCC_C2FLASH_CLK_ENABLE() LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_FLASH) + +#define __HAL_RCC_C2PKA_CLK_DISABLE() LL_C2_AHB3_GRP1_DisableClock(LL_C2_AHB3_GRP1_PERIPH_PKA) +#define __HAL_RCC_C2AES2_CLK_DISABLE() LL_C2_AHB3_GRP1_DisableClock(LL_C2_AHB3_GRP1_PERIPH_AES2) +#define __HAL_RCC_C2RNG_CLK_DISABLE() LL_C2_AHB3_GRP1_DisableClock(LL_C2_AHB3_GRP1_PERIPH_RNG) +#define __HAL_RCC_C2HSEM_CLK_DISABLE() LL_C2_AHB3_GRP1_DisableClock(LL_C2_AHB3_GRP1_PERIPH_HSEM) +#define __HAL_RCC_C2IPCC_CLK_DISABLE() LL_C2_AHB3_GRP1_DisableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC) +#define __HAL_RCC_C2FLASH_CLK_DISABLE() LL_C2_AHB3_GRP1_DisableClock(LL_C2_AHB3_GRP1_PERIPH_FLASH) + +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable + * @brief Enable or disable the APB1 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_C2RTCAPB_CLK_ENABLE() LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_RTCAPB) +#define __HAL_RCC_C2TIM2_CLK_ENABLE() LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_TIM2) +#if defined(LCD) +#define __HAL_RCC_C2LCD_CLK_ENABLE() LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_LCD) +#endif +#if defined(SPI2) +#define __HAL_RCC_C2SPI2_CLK_ENABLE() LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_SPI2) +#endif +#define __HAL_RCC_C2I2C1_CLK_ENABLE() LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_I2C1) +#if defined(I2C3) +#define __HAL_RCC_C2I2C3_CLK_ENABLE() LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_I2C3) +#endif +#if defined(CRS) +#define __HAL_RCC_C2CRS_CLK_ENABLE() LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_CRS) +#endif +#if defined(USB) +#define __HAL_RCC_C2USB_CLK_ENABLE() LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_USB) +#endif +#define __HAL_RCC_C2LPTIM1_CLK_ENABLE() LL_C2_APB1_GRP1_EnableClock(LL_C2_APB1_GRP1_PERIPH_LPTIM1) + +#define __HAL_RCC_C2LPTIM2_CLK_ENABLE() LL_C2_APB1_GRP2_EnableClock(LL_C2_APB1_GRP2_PERIPH_LPTIM2) +#if defined(LPUART1) +#define __HAL_RCC_C2LPUART1_CLK_ENABLE() LL_C2_APB1_GRP2_EnableClock(LL_C2_APB1_GRP2_PERIPH_LPUART1) +#endif + +#define __HAL_RCC_C2RTCAPB_CLK_DISABLE() LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_RTCAPB) +#define __HAL_RCC_C2TIM2_CLK_DISABLE() LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_TIM2) +#if defined(LCD) +#define __HAL_RCC_C2LCD_CLK_DISABLE() LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_LCD) +#endif +#if defined(SPI2) +#define __HAL_RCC_C2SPI2_CLK_DISABLE() LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_SPI2) +#endif +#define __HAL_RCC_C2I2C1_CLK_DISABLE() LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_I2C1) +#if defined(I2C3) +#define __HAL_RCC_C2I2C3_CLK_DISABLE() LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_I2C3) +#endif +#if defined(CRS) +#define __HAL_RCC_C2CRS_CLK_DISABLE() LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_CRS) +#endif +#if defined(USB) +#define __HAL_RCC_C2USB_CLK_DISABLE() LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_USB) +#endif +#define __HAL_RCC_C2LPTIM1_CLK_DISABLE() LL_C2_APB1_GRP1_DisableClock(LL_C2_APB1_GRP1_PERIPH_LPTIM1) + +#define __HAL_RCC_C2LPTIM2_CLK_DISABLE() LL_C2_APB1_GRP2_DisableClock(LL_C2_APB1_GRP2_PERIPH_LPTIM2) +#if defined(LPUART1) +#define __HAL_RCC_C2LPUART1_CLK_DISABLE() LL_C2_APB1_GRP2_DisableClock(LL_C2_APB1_GRP2_PERIPH_LPUART1) +#endif + +/** + * @} + */ + +/** @defgroup RCC_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable + * @brief Enable or disable the APB2 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_C2TIM1_CLK_ENABLE() LL_C2_APB2_GRP1_EnableClock(LL_C2_APB2_GRP1_PERIPH_TIM1) +#define __HAL_RCC_C2SPI1_CLK_ENABLE() LL_C2_APB2_GRP1_EnableClock(LL_C2_APB2_GRP1_PERIPH_SPI1) +#define __HAL_RCC_C2USART1_CLK_ENABLE() LL_C2_APB2_GRP1_EnableClock(LL_C2_APB2_GRP1_PERIPH_USART1) +#define __HAL_RCC_C2TIM16_CLK_ENABLE() LL_C2_APB2_GRP1_EnableClock(LL_C2_APB2_GRP1_PERIPH_TIM16) +#define __HAL_RCC_C2TIM17_CLK_ENABLE() LL_C2_APB2_GRP1_EnableClock(LL_C2_APB2_GRP1_PERIPH_TIM17) +#if defined(SAI1) +#define __HAL_RCC_C2SAI1_CLK_ENABLE() LL_C2_APB2_GRP1_EnableClock(LL_C2_APB2_GRP1_PERIPH_SAI1) +#endif + +#define __HAL_RCC_C2TIM1_CLK_DISABLE() LL_C2_APB2_GRP1_DisableClock(LL_C2_APB2_GRP1_PERIPH_TIM1) +#define __HAL_RCC_C2SPI1_CLK_DISABLE() LL_C2_APB2_GRP1_DisableClock(LL_C2_APB2_GRP1_PERIPH_SPI1) +#define __HAL_RCC_C2USART1_CLK_DISABLE() LL_C2_APB2_GRP1_DisableClock(LL_C2_APB2_GRP1_PERIPH_USART1) +#define __HAL_RCC_C2TIM16_CLK_DISABLE() LL_C2_APB2_GRP1_DisableClock(LL_C2_APB2_GRP1_PERIPH_TIM16) +#define __HAL_RCC_C2TIM17_CLK_DISABLE() LL_C2_APB2_GRP1_DisableClock(LL_C2_APB2_GRP1_PERIPH_TIM17) +#if defined(SAI1) +#define __HAL_RCC_C2SAI1_CLK_DISABLE() LL_C2_APB2_GRP1_DisableClock(LL_C2_APB2_GRP1_PERIPH_SAI1) +#endif + +/** + * @} + */ + +/** @defgroup RCC_APB3_Clock_Enable_Disable APB3 Peripheral Clock Enable Disable + * @brief Enable or disable the APB3 peripheral clock. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_C2BLE_CLK_ENABLE() LL_C2_APB3_GRP1_EnableClock(LL_C2_APB3_GRP1_PERIPH_BLE) +#define __HAL_RCC_C2802_CLK_ENABLE() LL_C2_APB3_GRP1_EnableClock(LL_C2_APB3_GRP1_PERIPH_802) + +#define __HAL_RCC_C2BLE_CLK_DISABLE() LL_C2_APB3_GRP1_DisableClock(LL_C2_APB3_GRP1_PERIPH_BLE) +#define __HAL_RCC_C2802_CLK_DISABLE() LL_C2_APB3_GRP1_DisableClock(LL_C2_APB3_GRP1_PERIPH_802) + + +/** + * @} + */ + +/** @defgroup RCC_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the AHB1 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_C2DMA1_IS_CLK_ENABLED() LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_DMA1) +#if defined(DMA2) +#define __HAL_RCC_C2DMA2_IS_CLK_ENABLED() LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_DMA2) +#endif +#define __HAL_RCC_C2DMAMUX1_IS_CLK_ENABLED() LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_DMAMUX1) +#define __HAL_RCC_C2SRAM1_IS_CLK_ENABLED() LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_SRAM1) +#define __HAL_RCC_C2CRC_IS_CLK_ENABLED() LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_CRC) +#define __HAL_RCC_C2TSC_IS_CLK_ENABLED() LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_TSC) + +#define __HAL_RCC_C2DMA1_IS_CLK_DISABLED() !(LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_DMA1)) +#if defined(DMA2) +#define __HAL_RCC_C2DMA2_IS_CLK_DISABLED() !(LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_DMA2)) +#endif +#define __HAL_RCC_C2DMAMUX1_IS_CLK_DISABLED() !(LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_DMAMUX1)) +#define __HAL_RCC_C2SRAM1_IS_CLK_DISABLED() !(LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_SRAM1)) +#define __HAL_RCC_C2CRC_IS_CLK_DISABLED() !(LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_CRC)) +#define __HAL_RCC_C2TSC_IS_CLK_DISABLED() !(LL_C2_AHB1_GRP1_IsEnabledClock(LL_C2_AHB1_GRP1_PERIPH_TSC)) + +/** + * @} + */ + +/** @defgroup RCC_AHB2_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the AHB2 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_C2GPIOA_IS_CLK_ENABLED() LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOA) +#define __HAL_RCC_C2GPIOB_IS_CLK_ENABLED() LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOB) +#define __HAL_RCC_C2GPIOC_IS_CLK_ENABLED() LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOC) +#if defined(GPIOD) +#define __HAL_RCC_C2GPIOD_IS_CLK_ENABLED() LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOD) +#endif +#define __HAL_RCC_C2GPIOE_IS_CLK_ENABLED() LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOE) +#define __HAL_RCC_C2GPIOH_IS_CLK_ENABLED() LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOH) +#define __HAL_RCC_C2ADC_IS_CLK_ENABLED() LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_ADC) +#if defined(AES1) +#define __HAL_RCC_C2AES1_IS_CLK_ENABLED() LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_AES1) +#endif + +#define __HAL_RCC_C2GPIOA_IS_CLK_DISABLED() !(LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOA)) +#define __HAL_RCC_C2GPIOB_IS_CLK_DISABLED() !(LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOB)) +#define __HAL_RCC_C2GPIOC_IS_CLK_DISABLED() !(LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOC)) +#if defined(GPIOD) +#define __HAL_RCC_C2GPIOD_IS_CLK_DISABLED() !(LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOD)) +#endif +#define __HAL_RCC_C2GPIOE_IS_CLK_DISABLED() !(LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOE)) +#define __HAL_RCC_C2GPIOH_IS_CLK_DISABLED() !(LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_GPIOH)) +#define __HAL_RCC_C2ADC_IS_CLK_DISABLED() !(LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_ADC)) +#if defined(AES1) +#define __HAL_RCC_C2AES1_IS_CLK_DISABLED() !(LL_C2_AHB2_GRP1_IsEnabledClock(LL_C2_AHB2_GRP1_PERIPH_AES1)) +#endif + +/** + * @} + */ + +/** @defgroup RCC_AHB3_Clock_Enable_Disable_Status AHB3 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the AHB3 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_C2PKA_IS_CLK_ENABLED() LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_PKA) +#define __HAL_RCC_C2AES2_IS_CLK_ENABLED() LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_AES2) +#define __HAL_RCC_C2RNG_IS_CLK_ENABLED() LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_RNG) +#define __HAL_RCC_C2HSEM_IS_CLK_ENABLED() LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_HSEM) +#define __HAL_RCC_C2IPCC_IS_CLK_ENABLED() LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_IPCC) +#define __HAL_RCC_C2FLASH_IS_CLK_ENABLED() LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_FLASH) + +#define __HAL_RCC_C2PKA_IS_CLK_DISABLED() !(LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_PKA)) +#define __HAL_RCC_C2AES2_IS_CLK_DISABLED() !(LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_AES2)) +#define __HAL_RCC_C2RNG_IS_CLK_DISABLED() !(LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_RNG)) +#define __HAL_RCC_C2HSEM_IS_CLK_DISABLED() !(LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_HSEM)) +#define __HAL_RCC_C2IPCC_IS_CLK_DISABLED() !(LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_IPCC)) +#define __HAL_RCC_C2FLASH_IS_CLK_DISABLED() !(LL_C2_AHB3_GRP1_IsEnabledClock(LL_C2_AHB3_GRP1_PERIPH_FLASH)) + +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Enable_Disable_Status APB1 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the APB1 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_C2RTCAPB_IS_CLK_ENABLED() LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_RTCAPB) +#define __HAL_RCC_C2TIM2_IS_CLK_ENABLED() LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_TIM2) +#if defined(LCD) +#define __HAL_RCC_C2LCD_IS_CLK_ENABLED() LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_LCD) +#endif +#if defined(SPI2) +#define __HAL_RCC_C2SPI2_IS_CLK_ENABLED() LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_SPI2) +#endif +#define __HAL_RCC_C2I2C1_IS_CLK_ENABLED() LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_I2C1) +#if defined(I2C3) +#define __HAL_RCC_C2I2C3_IS_CLK_ENABLED() LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_I2C3) +#endif +#if defined(CRS) +#define __HAL_RCC_C2CRS_IS_CLK_ENABLED() LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_CRS) +#endif +#if defined(USB) +#define __HAL_RCC_C2USB_IS_CLK_ENABLED() LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_USB) +#endif +#define __HAL_RCC_C2LPTIM1_IS_CLK_ENABLED() LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_LPTIM1) + +#define __HAL_RCC_C2LPTIM2_IS_CLK_ENABLED() LL_C2_APB1_GRP2_IsEnabledClock(LL_C2_APB1_GRP2_PERIPH_LPTIM2) +#if defined(LPUART1) +#define __HAL_RCC_C2LPUART1_IS_CLK_ENABLED() LL_C2_APB1_GRP2_IsEnabledClock(LL_C2_APB1_GRP2_PERIPH_LPUART1) +#endif + +#define __HAL_RCC_C2RTCAPB_IS_CLK_DISABLED() !(LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_RTCAPB)) +#define __HAL_RCC_C2TIM2_IS_CLK_DISABLED() !(LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_TIM2)) +#if defined(LCD) +#define __HAL_RCC_C2LCD_IS_CLK_DISABLED() !(LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_LCD)) +#endif +#if defined(SPI2) +#define __HAL_RCC_C2SPI2_IS_CLK_DISABLED() !(LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_SPI2)) +#endif +#define __HAL_RCC_C2I2C1_IS_CLK_DISABLED() !(LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_I2C1)) +#if defined(I2C3) +#define __HAL_RCC_C2I2C3_IS_CLK_DISABLED() !(LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_I2C3)) +#endif +#if defined(CRS) +#define __HAL_RCC_C2CRS_IS_CLK_DISABLED() !(LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_CRS)) +#endif +#if defined(USB) +#define __HAL_RCC_C2USB_IS_CLK_DISABLED() !(LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_USB)) +#endif +#define __HAL_RCC_C2LPTIM1_IS_CLK_DISABLED() !(LL_C2_APB1_GRP1_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_LPTIM1)) + +#define __HAL_RCC_C2LPTIM2_IS_CLK_DISABLED() !(LL_C2_APB1_GRP2_IsEnabledClock(LL_C2_APB1_GRP2_PERIPH_LPTIM2)) +#if defined(LPUART1) +#define __HAL_RCC_C2LPUART1_IS_CLK_DISABLED() !(LL_C2_APB1_GRP2_IsEnabledClock(LL_C2_APB1_GRP1_PERIPH_LPTIM1)) +#endif + +/** + * @} + */ + +/** @defgroup RCC_APB2_Clock_Enable_Disable_Status APB2 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the APB2 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_C2TIM1_IS_CLK_ENABLED() LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_TIM1) +#define __HAL_RCC_C2SPI1_IS_CLK_ENABLED() LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_SPI1) +#define __HAL_RCC_C2USART1_IS_CLK_ENABLED() LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_USART1) +#define __HAL_RCC_C2TIM16_IS_CLK_ENABLED() LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_TIM16) +#define __HAL_RCC_C2TIM17_IS_CLK_ENABLED() LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_TIM17) +#if defined(SAI1) +#define __HAL_RCC_C2SAI1_IS_CLK_ENABLED() LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_SAI1) +#endif + +#define __HAL_RCC_C2TIM1_IS_CLK_DISABLED() !( LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_TIM1)) +#define __HAL_RCC_C2SPI1_IS_CLK_DISABLED() !( LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_SPI1)) +#define __HAL_RCC_C2USART1_IS_CLK_DISABLED() !( LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_USART1)) +#define __HAL_RCC_C2TIM16_IS_CLK_DISABLED() !( LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_TIM16)) +#define __HAL_RCC_C2TIM17_IS_CLK_DISABLED() !( LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_TIM17)) +#if defined(SAI1) +#define __HAL_RCC_C2SAI1_IS_CLK_DISABLED() !( LL_C2_APB2_GRP1_IsEnabledClock(LL_C2_APB2_GRP1_PERIPH_SAI1)) +#endif + +/** + * @} + */ + + +/** @defgroup RCC_APB3_Clock_Enable_Disable_Status APB3 Peripheral Clock Enabled or Disabled Status + * @brief Check whether the APB3 peripheral clock is enabled or not. + * @note After reset, the peripheral clock (used for registers read/write access) + * is disabled and the application software has to enable this clock before + * using it. + * @{ + */ + +#define __HAL_RCC_C2BLE_IS_CLK_ENABLED() LL_C2_APB3_GRP1_IsEnabledClock(LL_C2_APB3_GRP1_PERIPH_BLE) +#define __HAL_RCC_C2802_IS_CLK_ENABLED() LL_C2_APB3_GRP1_IsEnabledClock(LL_C2_APB3_GRP1_PERIPH_802) + +#define __HAL_RCC_C2BLE_IS_CLK_DISABLED() !(LL_C2_APB3_GRP1_IsEnabledClock(LL_C2_APB3_GRP1_PERIPH_BLE)) +#define __HAL_RCC_C2802_IS_CLK_DISABLED() !(LL_C2_APB3_GRP1_IsEnabledClock(LL_C2_APB3_GRP1_PERIPH_802)) + +/** + * @} + */ + + +/** @defgroup RCC_AHB1_Force_Release_Reset AHB1 Peripheral Force Release Reset + * @brief Force or release AHB1 peripheral reset. + * @{ + */ +#define __HAL_RCC_AHB1_FORCE_RESET() LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_ALL) +#define __HAL_RCC_DMA1_FORCE_RESET() LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA1) +#if defined(DMA2) +#define __HAL_RCC_DMA2_FORCE_RESET() LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA2) +#endif +#define __HAL_RCC_DMAMUX1_FORCE_RESET() LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMAMUX1) +#define __HAL_RCC_CRC_FORCE_RESET() LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC) +#define __HAL_RCC_TSC_FORCE_RESET() LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_TSC) + + +#define __HAL_RCC_AHB1_RELEASE_RESET() LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_ALL) +#define __HAL_RCC_DMA1_RELEASE_RESET() LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA1) +#if defined(DMA2) +#define __HAL_RCC_DMA2_RELEASE_RESET() LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA2) +#endif +#define __HAL_RCC_DMAMUX1_RELEASE_RESET() LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMAMUX1) +#define __HAL_RCC_CRC_RELEASE_RESET() LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC) +#define __HAL_RCC_TSC_RELEASE_RESET() LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_TSC) + + +/** + * @} + */ + +/** @defgroup RCC_AHB2_Force_Release_Reset AHB2 Peripheral Force Release Reset + * @brief Force or release AHB2 peripheral reset. + * @{ + */ +#define __HAL_RCC_AHB2_FORCE_RESET() LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_ALL) +#define __HAL_RCC_GPIOA_FORCE_RESET() LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOA) +#define __HAL_RCC_GPIOB_FORCE_RESET() LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOB) +#define __HAL_RCC_GPIOC_FORCE_RESET() LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOC) +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_FORCE_RESET() LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOD) +#endif +#define __HAL_RCC_GPIOE_FORCE_RESET() LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOE) +#define __HAL_RCC_GPIOH_FORCE_RESET() LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOH) +#define __HAL_RCC_ADC_FORCE_RESET() LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_ADC) +#if defined(AES1) +#define __HAL_RCC_AES1_FORCE_RESET() LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_AES1) +#endif + +#define __HAL_RCC_AHB2_RELEASE_RESET() LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_ALL) +#define __HAL_RCC_GPIOA_RELEASE_RESET() LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOA) +#define __HAL_RCC_GPIOB_RELEASE_RESET() LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOB) +#define __HAL_RCC_GPIOC_RELEASE_RESET() LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOC) +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_RELEASE_RESET() LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOD) +#endif +#define __HAL_RCC_GPIOE_RELEASE_RESET() LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOE) +#define __HAL_RCC_GPIOH_RELEASE_RESET() LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOH) +#define __HAL_RCC_ADC_RELEASE_RESET() LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_ADC) +#if defined(AES1) +#define __HAL_RCC_AES1_RELEASE_RESET() LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_AES1) +#endif + +/** + * @} + */ + +/** @defgroup RCC_AHB3_Force_Release_Reset AHB3 Peripheral Force Release Reset + * @brief Force or release AHB3 peripheral reset. + * @{ + */ +#define __HAL_RCC_AHB3_FORCE_RESET() LL_AHB3_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_ALL) +#if defined(QUADSPI) +#define __HAL_RCC_QUADSPI_FORCE_RESET() LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_QUADSPI) +#endif +#define __HAL_RCC_PKA_FORCE_RESET() LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_PKA) +#define __HAL_RCC_AES2_FORCE_RESET() LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_AES2) +#define __HAL_RCC_RNG_FORCE_RESET() LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_RNG) +#define __HAL_RCC_HSEM_FORCE_RESET() LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_HSEM) +#define __HAL_RCC_IPCC_FORCE_RESET() LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_IPCC) +#define __HAL_RCC_FLASH_FORCE_RESET() LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_FLASH) + +#define __HAL_RCC_AHB3_RELEASE_RESET() LL_AHB3_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_ALL) +#if defined(QUADSPI) +#define __HAL_RCC_QUADSPI_RELEASE_RESET() LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_QUADSPI) +#endif +#define __HAL_RCC_PKA_RELEASE_RESET() LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_PKA) +#define __HAL_RCC_AES2_RELEASE_RESET() LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_AES2) +#define __HAL_RCC_RNG_RELEASE_RESET() LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_RNG) +#define __HAL_RCC_HSEM_RELEASE_RESET() LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_HSEM) +#define __HAL_RCC_IPCC_RELEASE_RESET() LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_IPCC) +#define __HAL_RCC_FLASH_RELEASE_RESET() LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_FLASH) +/** + * @} + */ + +/** @defgroup RCC_APB1_Force_Release_Reset APB1 Peripheral Force Release Reset + * @brief Force or release APB1 peripheral reset. + * @{ + */ + +#define __HAL_RCC_APB1L_FORCE_RESET() LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_ALL) +#define __HAL_RCC_TIM2_FORCE_RESET() LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM2) +#if defined(LCD) +#define __HAL_RCC_LCD_FORCE_RESET() LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_LCD) +#endif +#if defined(SPI2) +#define __HAL_RCC_SPI2_FORCE_RESET() LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_SPI2) +#endif +#define __HAL_RCC_I2C1_FORCE_RESET() LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C1) +#if defined(I2C3) +#define __HAL_RCC_I2C3_FORCE_RESET() LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C3) +#endif +#if defined(CRS) +#define __HAL_RCC_CRS_FORCE_RESET() LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_CRS) +#endif +#if defined(USB) +#define __HAL_RCC_USB_FORCE_RESET() LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_USB) +#endif +#define __HAL_RCC_LPTIM1_FORCE_RESET() LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_LPTIM1) + +#define __HAL_RCC_APB1H_FORCE_RESET() LL_APB1_GRP2_ForceReset(LL_APB1_GRP2_PERIPH_ALL) +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_FORCE_RESET() LL_APB1_GRP2_ForceReset(LL_APB1_GRP2_PERIPH_LPUART1) +#endif +#define __HAL_RCC_LPTIM2_FORCE_RESET() LL_APB1_GRP2_ForceReset(LL_APB1_GRP2_PERIPH_LPTIM2) + +#define __HAL_RCC_APB1_FORCE_RESET() do { \ + __HAL_RCC_APB1L_FORCE_RESET();\ + __HAL_RCC_APB1H_FORCE_RESET();\ + } while(0U) + +#define __HAL_RCC_APB1L_RELEASE_RESET() LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_ALL) +#define __HAL_RCC_TIM2_RELEASE_RESET() LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM2) +#if defined(LCD) +#define __HAL_RCC_LCD_RELEASE_RESET() LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_LCD) +#endif +#if defined(SPI2) +#define __HAL_RCC_SPI2_RELEASE_RESET() LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_SPI2) +#endif +#define __HAL_RCC_I2C1_RELEASE_RESET() LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C1) +#if defined(I2C3) +#define __HAL_RCC_I2C3_RELEASE_RESET() LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C3) +#endif +#if defined(CRS) +#define __HAL_RCC_CRS_RELEASE_RESET() LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_CRS) +#endif +#if defined(USB) +#define __HAL_RCC_USB_RELEASE_RESET() LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_USB) +#endif +#define __HAL_RCC_LPTIM1_RELEASE_RESET() LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_LPTIM1) + +#define __HAL_RCC_APB1H_RELEASE_RESET() LL_APB1_GRP2_ReleaseReset(LL_APB1_GRP2_PERIPH_ALL) +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_RELEASE_RESET() LL_APB1_GRP2_ReleaseReset(LL_APB1_GRP2_PERIPH_LPUART1) +#endif +#define __HAL_RCC_LPTIM2_RELEASE_RESET() LL_APB1_GRP2_ReleaseReset(LL_APB1_GRP2_PERIPH_LPTIM2) + +#define __HAL_RCC_APB1_RELEASE_RESET() do { \ + __HAL_RCC_APB1L_RELEASE_RESET();\ + __HAL_RCC_APB1H_RELEASE_RESET();\ + } while(0U) +/** + * @} + */ + +/** @defgroup RCC_APB2_Force_Release_Reset APB2 Peripheral Force Release Reset + * @brief Force or release APB2 peripheral reset. + * @{ + */ +#define __HAL_RCC_APB2_FORCE_RESET() LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_ALL) +#define __HAL_RCC_TIM1_FORCE_RESET() LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM1) +#define __HAL_RCC_SPI1_FORCE_RESET() LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_SPI1) +#define __HAL_RCC_USART1_FORCE_RESET() LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_USART1) +#define __HAL_RCC_TIM16_FORCE_RESET() LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM16) +#define __HAL_RCC_TIM17_FORCE_RESET() LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM17) +#if defined(SAI1) +#define __HAL_RCC_SAI1_FORCE_RESET() LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_SAI1) +#endif + +#define __HAL_RCC_APB2_RELEASE_RESET() LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_ALL) +#define __HAL_RCC_TIM1_RELEASE_RESET() LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM1) +#define __HAL_RCC_SPI1_RELEASE_RESET() LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_SPI1) +#define __HAL_RCC_USART1_RELEASE_RESET() LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_USART1) +#define __HAL_RCC_TIM16_RELEASE_RESET() LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM16) +#define __HAL_RCC_TIM17_RELEASE_RESET() LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM17) +#if defined(SAI1) +#define __HAL_RCC_SAI1_RELEASE_RESET() LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_SAI1) +#endif +/** + * @} + */ + +/** @defgroup RCC_APB3_Force_Release_Reset APB3 Peripheral Force Release Reset + * @brief Force or release APB3 peripheral reset. + * @{ + */ +#define __HAL_RCC_APB3_FORCE_RESET() LL_APB3_GRP1_ForceReset(LL_APB3_GRP1_PERIPH_ALL) +#define __HAL_RCC_RF_FORCE_RESET() LL_APB3_GRP1_ForceReset(LL_APB3_GRP1_PERIPH_RF) + +#define __HAL_RCC_APB3_RELEASE_RESET() LL_APB3_GRP1_ReleaseReset(LL_APB3_GRP1_PERIPH_ALL) +#define __HAL_RCC_RF_RELEASE_RESET() LL_APB3_GRP1_ReleaseReset(LL_APB3_GRP1_PERIPH_RF) + +/** + * @} + */ + +/** @defgroup RCC_AHB1_Clock_Sleep_Enable_Disable AHB1 Peripheral Clock Sleep Enable Disable + * @brief Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ +#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() LL_AHB1_GRP1_EnableClockSleep(LL_AHB1_GRP1_PERIPH_DMA1) +#if defined(DMA2) +#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() LL_AHB1_GRP1_EnableClockSleep(LL_AHB1_GRP1_PERIPH_DMA2) +#endif +#define __HAL_RCC_DMAMUX1_CLK_SLEEP_ENABLE() LL_AHB1_GRP1_EnableClockSleep(LL_AHB1_GRP1_PERIPH_DMAMUX1) +#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE() LL_AHB1_GRP1_EnableClockSleep(LL_AHB1_GRP1_PERIPH_SRAM1) +#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE() LL_AHB1_GRP1_EnableClockSleep(LL_AHB1_GRP1_PERIPH_CRC) +#define __HAL_RCC_TSC_CLK_SLEEP_ENABLE() LL_AHB1_GRP1_EnableClockSleep(LL_AHB1_GRP1_PERIPH_TSC) + +#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE() LL_AHB1_GRP1_DisableClockSleep(LL_AHB1_GRP1_PERIPH_DMA1) +#if defined(DMA2) +#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() LL_AHB1_GRP1_DisableClockSleep(LL_AHB1_GRP1_PERIPH_DMA2) +#endif +#define __HAL_RCC_DMAMUX1_CLK_SLEEP_DISABLE() LL_AHB1_GRP1_DisableClockSleep(LL_AHB1_GRP1_PERIPH_DMAMUX1) +#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE() LL_AHB1_GRP1_DisableClockSleep(LL_AHB1_GRP1_PERIPH_SRAM1) +#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE() LL_AHB1_GRP1_DisableClockSleep(LL_AHB1_GRP1_PERIPH_CRC) +#define __HAL_RCC_TSC_CLK_SLEEP_DISABLE() LL_AHB1_GRP1_DisableClockSleep(LL_AHB1_GRP1_PERIPH_TSC) + +#define __HAL_RCC_C2DMA1_CLK_SLEEP_ENABLE() LL_C2_AHB1_GRP1_EnableClockSleep(LL_C2_AHB1_GRP1_PERIPH_DMA1) +#if defined(DMA2) +#define __HAL_RCC_C2DMA2_CLK_SLEEP_ENABLE() LL_C2_AHB1_GRP1_EnableClockSleep(LL_C2_AHB1_GRP1_PERIPH_DMA2) +#endif +#define __HAL_RCC_C2DMAMUX1_CLK_SLEEP_ENABLE() LL_C2_AHB1_GRP1_EnableClockSleep(LL_C2_AHB1_GRP1_PERIPH_DMAMUX1) +#define __HAL_RCC_C2SRAM1_CLK_SLEEP_ENABLE() LL_C2_AHB1_GRP1_EnableClockSleep(LL_C2_AHB1_GRP1_PERIPH_SRAM1) +#define __HAL_RCC_C2CRC_CLK_SLEEP_ENABLE() LL_C2_AHB1_GRP1_EnableClockSleep(LL_C2_AHB1_GRP1_PERIPH_CRC) +#define __HAL_RCC_C2TSC_CLK_SLEEP_ENABLE() LL_C2_AHB1_GRP1_EnableClockSleep(LL_C2_AHB1_GRP1_PERIPH_TSC) + +#define __HAL_RCC_C2DMA1_CLK_SLEEP_DISABLE() LL_C2_AHB1_GRP1_DisableClockSleep(LL_C2_AHB1_GRP1_PERIPH_DMA1) +#if defined(DMA2) +#define __HAL_RCC_C2DMA2_CLK_SLEEP_DISABLE() LL_C2_AHB1_GRP1_DisableClockSleep(LL_C2_AHB1_GRP1_PERIPH_DMA2) +#endif +#define __HAL_RCC_C2DMAMUX1_CLK_SLEEP_DISABLE() LL_C2_AHB1_GRP1_DisableClockSleep(LL_C2_AHB1_GRP1_PERIPH_DMAMUX1) +#define __HAL_RCC_C2SRAM1_CLK_SLEEP_DISABLE() LL_C2_AHB1_GRP1_DisableClockSleep(LL_C2_AHB1_GRP1_PERIPH_SRAM1) + +#define __HAL_RCC_C2CRC_CLK_SLEEP_DISABLE() LL_C2_AHB1_GRP1_DisableClockSleep(LL_C2_AHB1_GRP1_PERIPH_CRC) +#define __HAL_RCC_C2TSC_CLK_SLEEP_DISABLE() LL_C2_AHB1_GRP1_DisableClockSleep(LL_C2_AHB1_GRP1_PERIPH_TSC) + +/** + * @} + */ + +/** @defgroup RCC_AHB2_Clock_Sleep_Enable_Disable AHB2 Peripheral Clock Sleep Enable Disable + * @brief Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ +#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() LL_AHB2_GRP1_EnableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOA) +#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() LL_AHB2_GRP1_EnableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOB) +#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() LL_AHB2_GRP1_EnableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOC) +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() LL_AHB2_GRP1_EnableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOD) +#endif +#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() LL_AHB2_GRP1_EnableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOE) +#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() LL_AHB2_GRP1_EnableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOH) +#define __HAL_RCC_ADC_CLK_SLEEP_ENABLE() LL_AHB2_GRP1_EnableClockSleep(LL_AHB2_GRP1_PERIPH_ADC) +#if defined(AES1) +#define __HAL_RCC_AES1_CLK_SLEEP_ENABLE() LL_AHB2_GRP1_EnableClockSleep(LL_AHB2_GRP1_PERIPH_AES1) +#endif + +#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() LL_AHB2_GRP1_DisableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOA) +#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() LL_AHB2_GRP1_DisableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOB) +#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() LL_AHB2_GRP1_DisableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOC) +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() LL_AHB2_GRP1_DisableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOD) +#endif +#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() LL_AHB2_GRP1_DisableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOE) +#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() LL_AHB2_GRP1_DisableClockSleep(LL_AHB2_GRP1_PERIPH_GPIOH) +#define __HAL_RCC_ADC_CLK_SLEEP_DISABLE() LL_AHB2_GRP1_DisableClockSleep(LL_AHB2_GRP1_PERIPH_ADC) +#if defined(AES1) +#define __HAL_RCC_AES1_CLK_SLEEP_DISABLE() LL_AHB2_GRP1_DisableClockSleep(LL_AHB2_GRP1_PERIPH_AES1) +#endif + +#define __HAL_RCC_C2GPIOA_CLK_SLEEP_ENABLE() LL_C2_AHB2_GRP1_EnableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOA) +#define __HAL_RCC_C2GPIOB_CLK_SLEEP_ENABLE() LL_C2_AHB2_GRP1_EnableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOB) +#define __HAL_RCC_C2GPIOC_CLK_SLEEP_ENABLE() LL_C2_AHB2_GRP1_EnableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOC) +#if defined(GPIOD) +#define __HAL_RCC_C2GPIOD_CLK_SLEEP_ENABLE() LL_C2_AHB2_GRP1_EnableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOD) +#endif +#define __HAL_RCC_C2GPIOE_CLK_SLEEP_ENABLE() LL_C2_AHB2_GRP1_EnableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOE) +#define __HAL_RCC_C2GPIOH_CLK_SLEEP_ENABLE() LL_C2_AHB2_GRP1_EnableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOH) +#define __HAL_RCC_C2ADC_CLK_SLEEP_ENABLE() LL_C2_AHB2_GRP1_EnableClockSleep(LL_C2_AHB2_GRP1_PERIPH_ADC) +#if defined(AES1) +#define __HAL_RCC_C2AES1_CLK_SLEEP_ENABLE() LL_C2_AHB2_GRP1_EnableClockSleep(LL_C2_AHB2_GRP1_PERIPH_AES1) +#endif + +#define __HAL_RCC_C2GPIOA_CLK_SLEEP_DISABLE() LL_C2_AHB2_GRP1_DisableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOA) +#define __HAL_RCC_C2GPIOB_CLK_SLEEP_DISABLE() LL_C2_AHB2_GRP1_DisableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOB) +#define __HAL_RCC_C2GPIOC_CLK_SLEEP_DISABLE() LL_C2_AHB2_GRP1_DisableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOC) +#if defined(GPIOD) +#define __HAL_RCC_C2GPIOD_CLK_SLEEP_DISABLE() LL_C2_AHB2_GRP1_DisableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOD) +#endif +#define __HAL_RCC_C2GPIOE_CLK_SLEEP_DISABLE() LL_C2_AHB2_GRP1_DisableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOE) +#define __HAL_RCC_C2GPIOH_CLK_SLEEP_DISABLE() LL_C2_AHB2_GRP1_DisableClockSleep(LL_C2_AHB2_GRP1_PERIPH_GPIOH) +#define __HAL_RCC_C2ADC_CLK_SLEEP_DISABLE() LL_C2_AHB2_GRP1_DisableClockSleep(LL_C2_AHB2_GRP1_PERIPH_ADC) +#if defined(AES1) +#define __HAL_RCC_C2AES1_CLK_SLEEP_DISABLE() LL_C2_AHB2_GRP1_DisableClockSleep(LL_C2_AHB2_GRP1_PERIPH_AES1) +#endif + +/** + * @} + */ + +/** @defgroup RCC_AHB3_Clock_Sleep_Enable_Disable AHB3 Peripheral Clock Sleep Enable Disable + * @brief Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ +#if defined(QUADSPI) +#define __HAL_RCC_QUADSPI_CLK_SLEEP_ENABLE() LL_AHB3_GRP1_EnableClockSleep(LL_AHB3_GRP1_PERIPH_QUADSPI) +#endif +#define __HAL_RCC_PKA_CLK_SLEEP_ENABLE() LL_AHB3_GRP1_EnableClockSleep(LL_AHB3_GRP1_PERIPH_PKA) +#define __HAL_RCC_AES2_CLK_SLEEP_ENABLE() LL_AHB3_GRP1_EnableClockSleep(LL_AHB3_GRP1_PERIPH_AES2) +#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE() LL_AHB3_GRP1_EnableClockSleep(LL_AHB3_GRP1_PERIPH_RNG) +#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE() LL_AHB3_GRP1_EnableClockSleep(LL_AHB3_GRP1_PERIPH_SRAM2) +#define __HAL_RCC_FLASH_CLK_SLEEP_ENABLE() LL_AHB3_GRP1_EnableClockSleep(LL_AHB3_GRP1_PERIPH_FLASH) + +#if defined(QUADSPI) +#define __HAL_RCC_QUADSPI_CLK_SLEEP_DISABLE() LL_AHB3_GRP1_DisableClockSleep(LL_AHB3_GRP1_PERIPH_QUADSPI) +#endif +#define __HAL_RCC_PKA_CLK_SLEEP_DISABLE() LL_AHB3_GRP1_DisableClockSleep(LL_AHB3_GRP1_PERIPH_PKA) +#define __HAL_RCC_AES2_CLK_SLEEP_DISABLE() LL_AHB3_GRP1_DisableClockSleep(LL_AHB3_GRP1_PERIPH_AES2) +#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE() LL_AHB3_GRP1_DisableClockSleep(LL_AHB3_GRP1_PERIPH_RNG) +#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE() LL_AHB3_GRP1_DisableClockSleep(LL_AHB3_GRP1_PERIPH_SRAM2) +#define __HAL_RCC_FLASH_CLK_SLEEP_DISABLE() LL_AHB3_GRP1_DisableClockSleep(LL_AHB3_GRP1_PERIPH_FLASH) + +#define __HAL_RCC_C2PKA_CLK_SLEEP_ENABLE() LL_C2_AHB3_GRP1_EnableClockSleep(LL_C2_AHB3_GRP1_PERIPH_PKA) +#define __HAL_RCC_C2AES2_CLK_SLEEP_ENABLE() LL_C2_AHB3_GRP1_EnableClockSleep(LL_C2_AHB3_GRP1_PERIPH_AES2) +#define __HAL_RCC_C2RNG_CLK_SLEEP_ENABLE() LL_C2_AHB3_GRP1_EnableClockSleep(LL_C2_AHB3_GRP1_PERIPH_RNG) +#define __HAL_RCC_C2SRAM2_CLK_SLEEP_ENABLE() LL_C2_AHB3_GRP1_EnableClockSleep(LL_C2_AHB3_GRP1_PERIPH_SRAM2) +#define __HAL_RCC_C2FLASH_CLK_SLEEP_ENABLE() LL_C2_AHB3_GRP1_EnableClockSleep(LL_C2_AHB3_GRP1_PERIPH_FLASH) + +#define __HAL_RCC_C2PKA_CLK_SLEEP_DISABLE() LL_C2_AHB3_GRP1_DisableClockSleep(LL_C2_AHB3_GRP1_PERIPH_PKA) +#define __HAL_RCC_C2AES2_CLK_SLEEP_DISABLE() LL_C2_AHB3_GRP1_DisableClockSleep(LL_C2_AHB3_GRP1_PERIPH_AES2) +#define __HAL_RCC_C2RNG_CLK_SLEEP_DISABLE() LL_C2_AHB3_GRP1_DisableClockSleep(LL_C2_AHB3_GRP1_PERIPH_RNG) +#define __HAL_RCC_C2SRAM2_CLK_SLEEP_DISABLE() LL_C2_AHB3_GRP1_DisableClockSleep(LL_C2_AHB3_GRP1_PERIPH_SRAM2) +#define __HAL_RCC_C2FLASH_CLK_SLEEP_DISABLE() LL_C2_AHB3_GRP1_DisableClockSleep(LL_C2_AHB3_GRP1_PERIPH_FLASH) + +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Sleep_Enable_Disable APB1 Peripheral Clock Sleep Enable Disable + * @brief Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ +#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_TIM2) +#if defined(LCD) +#define __HAL_RCC_LCD_CLK_SLEEP_ENABLE() LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_LCD) +#endif +#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE() LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_RTCAPB) +#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE() LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_WWDG) +#if defined(SPI2) +#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_SPI2) +#endif +#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE() LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_I2C1) +#if defined(I2C3) +#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE() LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_I2C3) +#endif +#if defined(CRS) +#define __HAL_RCC_CRS_CLK_SLEEP_ENABLE() LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_CRS) +#endif +#if defined(USB) +#define __HAL_RCC_USB_CLK_SLEEP_ENABLE() LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_USB) +#endif +#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE() LL_APB1_GRP1_EnableClockSleep(LL_APB1_GRP1_PERIPH_LPTIM1) +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE() LL_APB1_GRP2_EnableClockSleep(LL_APB1_GRP2_PERIPH_LPUART1) +#endif +#define __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE() LL_APB1_GRP2_EnableClockSleep(LL_APB1_GRP2_PERIPH_LPTIM2) + +#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_TIM2) +#if defined(LCD) +#define __HAL_RCC_LCD_CLK_SLEEP_DISABLE() LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_LCD) +#endif +#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE() LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_RTCAPB) +#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE() LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_WWDG) +#if defined(SPI2) +#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_SPI2) +#endif +#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE() LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_I2C1) +#if defined(I2C3) +#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_I2C3) +#endif +#if defined(CRS) +#define __HAL_RCC_CRS_CLK_SLEEP_DISABLE() LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_CRS) +#endif +#if defined(USB) +#define __HAL_RCC_USB_CLK_SLEEP_DISABLE() LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_USB) +#endif +#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE() LL_APB1_GRP1_DisableClockSleep(LL_APB1_GRP1_PERIPH_LPTIM1) +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE() LL_APB1_GRP2_DisableClockSleep(LL_APB1_GRP2_PERIPH_LPUART1) +#endif +#define __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE() LL_APB1_GRP2_DisableClockSleep(LL_APB1_GRP2_PERIPH_LPTIM2) + +#define __HAL_RCC_C2TIM2_CLK_SLEEP_ENABLE() LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_TIM2) +#if defined(LCD) +#define __HAL_RCC_C2LCD_CLK_SLEEP_ENABLE() LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_LCD) +#endif +#define __HAL_RCC_C2RTCAPB_CLK_SLEEP_ENABLE() LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_RTCAPB) +#if defined(SPI2) +#define __HAL_RCC_C2SPI2_CLK_SLEEP_ENABLE() LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_SPI2) +#endif +#define __HAL_RCC_C2I2C1_CLK_SLEEP_ENABLE() LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_I2C1) +#if defined(I2C3) +#define __HAL_RCC_C2I2C3_CLK_SLEEP_ENABLE() LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_I2C3) +#endif +#if defined(CRS) +#define __HAL_RCC_C2CRS_CLK_SLEEP_ENABLE() LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_CRS) +#endif +#if defined(USB) +#define __HAL_RCC_C2USB_CLK_SLEEP_ENABLE() LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_USB) +#endif +#define __HAL_RCC_C2LPTIM1_CLK_SLEEP_ENABLE() LL_C2_APB1_GRP1_EnableClockSleep(LL_C2_APB1_GRP1_PERIPH_LPTIM1) +#if defined(LPUART1) +#define __HAL_RCC_C2LPUART1_CLK_SLEEP_ENABLE() LL_C2_APB1_GRP2_EnableClockSleep(LL_C2_APB1_GRP2_PERIPH_LPUART1) +#endif +#define __HAL_RCC_C2LPTIM2_CLK_SLEEP_ENABLE() LL_C2_APB1_GRP2_EnableClockSleep(LL_C2_APB1_GRP2_PERIPH_LPTIM2) + +#define __HAL_RCC_C2TIM2_CLK_SLEEP_DISABLE() LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_TIM2) +#if defined(LCD) +#define __HAL_RCC_C2LCD_CLK_SLEEP_DISABLE() LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_LCD) +#endif +#define __HAL_RCC_C2RTCAPB_CLK_SLEEP_DISABLE() LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_RTCAPB) +#if defined(SPI2) +#define __HAL_RCC_C2SPI2_CLK_SLEEP_DISABLE() LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_SPI2) +#endif +#define __HAL_RCC_C2I2C1_CLK_SLEEP_DISABLE() LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_I2C1) +#if defined(I2C3) +#define __HAL_RCC_C2I2C3_CLK_SLEEP_DISABLE() LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_I2C3) +#endif +#if defined(CRS) +#define __HAL_RCC_C2CRS_CLK_SLEEP_DISABLE() LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_CRS) +#endif +#if defined(USB) +#define __HAL_RCC_C2USB_CLK_SLEEP_DISABLE() LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_USB) +#endif +#define __HAL_RCC_C2LPTIM1_CLK_SLEEP_DISABLE() LL_C2_APB1_GRP1_DisableClockSleep(LL_C2_APB1_GRP1_PERIPH_LPTIM1) +#if defined(LPUART1) +#define __HAL_RCC_C2LPUART1_CLK_SLEEP_DISABLE() LL_C2_APB1_GRP2_DisableClockSleep(LL_C2_APB1_GRP2_PERIPH_LPUART1) +#endif +#define __HAL_RCC_C2LPTIM2_CLK_SLEEP_DISABLE() LL_C2_APB1_GRP2_DisableClockSleep(LL_C2_APB1_GRP2_PERIPH_LPTIM2) + +/** + * @} + */ + +/** @defgroup RCC_APB2_Clock_Sleep_Enable_Disable APB2 Peripheral Clock Sleep Enable Disable + * @brief Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ +#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE() LL_APB2_GRP1_EnableClockSleep(LL_APB2_GRP1_PERIPH_TIM1) +#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE() LL_APB2_GRP1_EnableClockSleep(LL_APB2_GRP1_PERIPH_SPI1) +#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE() LL_APB2_GRP1_EnableClockSleep(LL_APB2_GRP1_PERIPH_USART1) +#define __HAL_RCC_TIM16_CLK_SLEEP_ENABLE() LL_APB2_GRP1_EnableClockSleep(LL_APB2_GRP1_PERIPH_TIM16) +#define __HAL_RCC_TIM17_CLK_SLEEP_ENABLE() LL_APB2_GRP1_EnableClockSleep(LL_APB2_GRP1_PERIPH_TIM17) +#if defined(SAI1) +#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() LL_APB2_GRP1_EnableClockSleep(LL_APB2_GRP1_PERIPH_SAI1) +#endif + +#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE() LL_APB2_GRP1_DisableClockSleep(LL_APB2_GRP1_PERIPH_TIM1) +#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE() LL_APB2_GRP1_DisableClockSleep(LL_APB2_GRP1_PERIPH_SPI1) +#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE() LL_APB2_GRP1_DisableClockSleep(LL_APB2_GRP1_PERIPH_USART1) +#define __HAL_RCC_TIM16_CLK_SLEEP_DISABLE() LL_APB2_GRP1_DisableClockSleep(LL_APB2_GRP1_PERIPH_TIM16) +#define __HAL_RCC_TIM17_CLK_SLEEP_DISABLE() LL_APB2_GRP1_DisableClockSleep(LL_APB2_GRP1_PERIPH_TIM17) +#if defined(SAI1) +#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() LL_APB2_GRP1_DisableClockSleep(LL_APB2_GRP1_PERIPH_SAI1) +#endif + +#define __HAL_RCC_C2TIM1_CLK_SLEEP_ENABLE() LL_C2_APB2_GRP1_EnableClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM1) +#define __HAL_RCC_C2SPI1_CLK_SLEEP_ENABLE() LL_C2_APB2_GRP1_EnableClockSleep(LL_C2_APB2_GRP1_PERIPH_SPI1) +#define __HAL_RCC_C2USART1_CLK_SLEEP_ENABLE() LL_C2_APB2_GRP1_EnableClockSleep(LL_C2_APB2_GRP1_PERIPH_USART1) +#define __HAL_RCC_C2TIM16_CLK_SLEEP_ENABLE() LL_C2_APB2_GRP1_EnableClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM16) +#define __HAL_RCC_C2TIM17_CLK_SLEEP_ENABLE() LL_C2_APB2_GRP1_EnableClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM17) +#if defined(SAI1) +#define __HAL_RCC_C2SAI1_CLK_SLEEP_ENABLE() LL_C2_APB2_GRP1_EnableClockSleep(LL_C2_APB2_GRP1_PERIPH_SAI1) +#endif + +#define __HAL_RCC_C2TIM1_CLK_SLEEP_DISABLE() LL_C2_APB2_GRP1_DisableClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM1) +#define __HAL_RCC_C2SPI1_CLK_SLEEP_DISABLE() LL_C2_APB2_GRP1_DisableClockSleep(LL_C2_APB2_GRP1_PERIPH_SPI1) +#define __HAL_RCC_C2USART1_CLK_SLEEP_DISABLE() LL_C2_APB2_GRP1_DisableClockSleep(LL_C2_APB2_GRP1_PERIPH_USART1) +#define __HAL_RCC_C2TIM16_CLK_SLEEP_DISABLE() LL_C2_APB2_GRP1_DisableClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM16) +#define __HAL_RCC_C2TIM17_CLK_SLEEP_DISABLE() LL_C2_APB2_GRP1_DisableClockSleep(LL_C2_APB2_GRP1_PERIPH_TIM17) +#if defined(SAI1) +#define __HAL_RCC_C2SAI1_CLK_SLEEP_DISABLE() LL_C2_APB2_GRP1_DisableClockSleep(LL_C2_APB2_GRP1_PERIPH_SAI1) +#endif +/** + * @} + */ + +/** @defgroup RCC_AHB1_Clock_Sleep_Enable_Disable_Status AHB1 Peripheral Clock Sleep Enabled or Disabled Status + * @brief Check whether the AHB1 peripheral clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ +#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA1SMEN) != RESET) +#if defined(DMA2) +#define __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA2SMEN) != RESET) +#endif +#define __HAL_RCC_DMAMUX1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMAMUX1SMEN) != RESET) +#define __HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_SRAM1SMEN) != RESET) +#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_CRCSMEN) != RESET) +#define __HAL_RCC_TSC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_TSCSMEN) != RESET) + +#define __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA1SMEN) == RESET) +#if defined(DMA2) +#define __HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMA2SMEN) == RESET) +#endif +#define __HAL_RCC_DMAMUX1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_DMAMUX1SMEN) == RESET) +#define __HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_SRAM1SMEN) == RESET) +#define __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_CRCSMEN) == RESET) +#define __HAL_RCC_TSC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB1SMENR, RCC_AHB1SMENR_TSCSMEN) == RESET) + +#define __HAL_RCC_C2DMA1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB1SMENR, RCC_C2AHB1SMENR_DMA1SMEN) != RESET) +#if defined(DMA2) +#define __HAL_RCC_C2DMA2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB1SMENR, RCC_C2AHB1SMENR_DMA2SMEN) != RESET) +#endif +#define __HAL_RCC_C2DMAMUX1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB1SMENR, RCC_C2AHB1SMENR_DMAMUX1SMEN) != RESET) +#define __HAL_RCC_C2SRAM1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB1SMENR, RCC_C2AHB1SMENR_SRAM1SMEN) != RESET) +#define __HAL_RCC_C2CRC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB1SMENR, RCC_C2AHB1SMENR_CRCSMEN) != RESET) +#define __HAL_RCC_C2TSC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB1SMENR, RCC_C2AHB1SMENR_TSCSMEN) != RESET) + +#define __HAL_RCC_C2DMA1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB1SMENR, RCC_C2AHB1SMENR_DMA1SMEN) == RESET) +#if defined(DMA2) +#define __HAL_RCC_C2DMA2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB1SMENR, RCC_C2AHB1SMENR_DMA2SMEN) == RESET) +#endif +#define __HAL_RCC_C2DMAMUX1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB1SMENR, RCC_C2AHB1SMENR_DMAMUX1SMEN) == RESET) +#define __HAL_RCC_C2SRAM1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB1SMENR, RCC_C2AHB1SMENR_SRAM1SMEN) == RESET) +#define __HAL_RCC_C2CRC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB1SMENR, RCC_C2AHB1SMENR_CRCSMEN) == RESET) +#define __HAL_RCC_C2TSC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB1SMENR, RCC_C2AHB1SMENR_TSCSMEN) == RESET) +/** + * @} + */ + +/** @defgroup RCC_AHB2_Clock_Sleep_Enable_Disable_Status AHB2 Peripheral Clock Sleep Enabled or Disabled Status + * @brief Check whether the AHB2 peripheral clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ +#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOASMEN) != RESET) +#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOBSMEN) != RESET) +#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOCSMEN) != RESET) +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIODSMEN) != RESET) +#endif +#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOESMEN) != RESET) +#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOHSMEN) != RESET) +#define __HAL_RCC_ADC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_ADCSMEN) != RESET) +#if defined(AES1) +#define __HAL_RCC_AES1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_AES1SMEN) != RESET) +#endif + +#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOASMEN) == RESET) +#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOBSMEN) == RESET) +#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOCSMEN) == RESET) +#if defined(GPIOD) +#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIODSMEN) == RESET) +#endif +#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOESMEN) == RESET) +#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_GPIOHSMEN) == RESET) +#define __HAL_RCC_ADC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_ADCSMEN) == RESET) +#if defined(AES1) +#define __HAL_RCC_AES1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB2SMENR, RCC_AHB2SMENR_AES1SMEN) == RESET) +#endif + +#define __HAL_RCC_C2GPIOA_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_GPIOASMEN) != RESET) +#define __HAL_RCC_C2GPIOB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_GPIOBSMEN) != RESET) +#define __HAL_RCC_C2GPIOC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_GPIOCSMEN) != RESET) +#if defined(GPIOD) +#define __HAL_RCC_C2GPIOD_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_GPIODSMEN) != RESET) +#endif +#define __HAL_RCC_C2GPIOE_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_GPIOESMEN) != RESET) +#define __HAL_RCC_C2GPIOH_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_GPIOHSMEN) != RESET) +#define __HAL_RCC_C2ADC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_ADCSMEN) != RESET) +#if defined(AES1) +#define __HAL_RCC_C2AES1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_AES1SMEN) != RESET) +#endif + +#define __HAL_RCC_C2GPIOA_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_GPIOASMEN) == RESET) +#define __HAL_RCC_C2GPIOB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_GPIOBSMEN) == RESET) +#define __HAL_RCC_C2GPIOC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_GPIOCSMEN) == RESET) +#if defined(GPIOD) +#define __HAL_RCC_C2GPIOD_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_GPIODSMEN) == RESET) +#endif +#define __HAL_RCC_C2GPIOE_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_GPIOESMEN) == RESET) +#define __HAL_RCC_C2GPIOH_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_GPIOHSMEN) == RESET) +#define __HAL_RCC_C2ADC_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_ADCSMEN) == RESET) +#if defined(AES1) +#define __HAL_RCC_C2AES1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB2SMENR, RCC_C2AHB2SMENR_AES1SMEN) == RESET) +#endif +/** + * @} + */ + +/** @defgroup RCC_AHB3_Clock_Sleep_Enable_Disable_Status AHB3 Peripheral Clock Sleep Enabled or Disabled Status + * @brief Check whether the AHB3 peripheral clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ +#if defined(QUADSPI) +#define __HAL_RCC_QUADSPI_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_QUADSPISMEN) != RESET) +#endif +#define __HAL_RCC_PKA_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_PKASMEN) != RESET) +#define __HAL_RCC_AES2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_AES2SMEN) != RESET) +#define __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_RNGSMEN) != RESET) +#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_SRAM2SMEN) != RESET) +#define __HAL_RCC_FLASH_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_FLASHSMEN) != RESET) + +#if defined(QUADSPI) +#define __HAL_RCC_QUADSPI_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_QUADSPISMEN) == RESET) +#endif +#define __HAL_RCC_PKA_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_PKASMEN) == RESET) +#define __HAL_RCC_AES2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_AES2SMEN) == RESET) +#define __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_RNGSMEN) == RESET) +#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_SRAM2SMEN) == RESET) +#define __HAL_RCC_FLASH_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->AHB3SMENR, RCC_AHB3SMENR_FLASHSMEN) == RESET) + +#define __HAL_RCC_C2PKA_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB3SMENR, RCC_C2AHB3SMENR_PKASMEN) != RESET) +#define __HAL_RCC_C2AES2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB3SMENR, RCC_C2AHB3SMENR_AES2SMEN) != RESET) +#define __HAL_RCC_C2RNG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB3SMENR, RCC_C2AHB3SMENR_RNGSMEN) != RESET) +#define __HAL_RCC_C2SRAM2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB3SMENR, RCC_C2AHB3SMENR_SRAM2SMEN) != RESET) +#define __HAL_RCC_C2FLASH_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2AHB3SMENR, RCC_C2AHB3SMENR_FLASHSMEN) != RESET) + +#define __HAL_RCC_C2PKA_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB3SMENR, RCC_C2AHB3SMENR_PKASMEN) == RESET) +#define __HAL_RCC_C2AES2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB3SMENR, RCC_C2AHB3SMENR_AES2SMEN) == RESET) +#define __HAL_RCC_C2RNG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB3SMENR, RCC_C2AHB3SMENR_RNGSMEN) == RESET) +#define __HAL_RCC_C2SRAM2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB3SMENR, RCC_C2AHB3SMENR_SRAM2SMEN) == RESET) +#define __HAL_RCC_C2FLASH_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2AHB3SMENR, RCC_C2AHB3SMENR_FLASHSMEN) == RESET) + +/** + * @} + */ + +/** @defgroup RCC_APB1_Clock_Sleep_Enable_Disable_Status APB1 Peripheral Clock Sleep Enabled or Disabled Status + * @brief Check whether the APB1 peripheral clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ +#define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM2SMEN) != RESET) +#if defined(LCD) +#define __HAL_RCC_LCD_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_LCDSMEN) != RESET) +#endif +#define __HAL_RCC_RTCAPB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_RTCAPBSMEN) != RESET) +#define __HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_WWDGSMEN) != RESET) +#if defined(SPI2) +#define __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_SPI2SMEN) != RESET) +#endif +#define __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C1SMEN) != RESET) +#if defined(I2C3) +#define __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C3SMEN) != RESET) +#endif +#if defined(CRS) +#define __HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_CRSSMEN) != RESET) +#endif +#if defined(USB) +#define __HAL_RCC_USB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_USBSMEN) != RESET) +#endif +#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_LPTIM1SMEN) != RESET) +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_LPUART1SMEN) != RESET) +#endif +#define __HAL_RCC_LPTIM2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_LPTIM2SMEN) != RESET) + +#define __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_TIM2SMEN) == RESET) +#if defined(LCD) +#define __HAL_RCC_LCD_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_LCDSMEN) == RESET) +#endif +#define __HAL_RCC_RTCAPB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_RTCAPBSMEN) == RESET) +#define __HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_WWDGSMEN) == RESET) +#if defined(SPI2) +#define __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_SPI2SMEN) == RESET) +#endif +#define __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C1SMEN) == RESET) +#if defined(I2C3) +#define __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_I2C3SMEN) == RESET) +#endif +#if defined(CRS) +#define __HAL_RCC_CRS_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_CRSSMEN) == RESET) +#endif +#if defined(USB) +#define __HAL_RCC_USB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_USBSMEN) == RESET) +#endif +#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR1, RCC_APB1SMENR1_LPTIM1SMEN) == RESET) +#if defined(LPUART1) +#define __HAL_RCC_LPUART1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_LPUART1SMEN) == RESET) +#endif +#define __HAL_RCC_LPTIM2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB1SMENR2, RCC_APB1SMENR2_LPTIM2SMEN) == RESET) + +#define __HAL_RCC_C2TIM2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_TIM2SMEN) != RESET) +#if defined(LCD) +#define __HAL_RCC_C2LCD_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_LCDSMEN) != RESET) +#endif +#define __HAL_RCC_C2RTCAPB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_RTCAPBSMEN) != RESET) +#if defined(SPI2) +#define __HAL_RCC_C2SPI2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_SPI2SMEN) != RESET) +#endif +#define __HAL_RCC_C2I2C1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_I2C1SMEN) != RESET) +#if defined(I2C3) +#define __HAL_RCC_C2I2C3_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_I2C3SMEN) != RESET) +#endif +#if defined(CRS) +#define __HAL_RCC_C2CRS_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_CRSSMEN) != RESET) +#endif +#if defined(USB) +#define __HAL_RCC_C2USB_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_USBSMEN) != RESET) +#endif +#define __HAL_RCC_C2LPTIM1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_LPTIM1SMEN) != RESET) +#if defined(LPUART1) +#define __HAL_RCC_C2LPUART1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB1SMENR2, RCC_C2APB1SMENR2_LPUART1SMEN) != RESET) +#endif +#define __HAL_RCC_C2LPTIM2_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB1SMENR2, RCC_C2APB1SMENR2_LPTIM2SMEN) != RESET) + +#define __HAL_RCC_C2TIM2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_TIM2SMEN) == RESET) +#if defined(LCD) +#define __HAL_RCC_C2LCD_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_LCDSMEN) == RESET) +#endif +#define __HAL_RCC_C2RTCAPB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_RTCAPBSMEN) == RESET) +#if defined(SPI2) +#define __HAL_RCC_C2SPI2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_SPI2SMEN) == RESET) +#endif +#define __HAL_RCC_C2I2C1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_I2C1SMEN) == RESET) +#if defined(I2C3) +#define __HAL_RCC_C2I2C3_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_I2C3SMEN) == RESET) +#endif +#if defined(CRS) +#define __HAL_RCC_C2CRS_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_CRSSMEN) == RESET) +#endif +#if defined(USB) +#define __HAL_RCC_C2USB_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_USBSMEN) == RESET) +#endif +#define __HAL_RCC_C2LPTIM1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB1SMENR1, RCC_C2APB1SMENR1_LPTIM1SMEN) == RESET) +#if defined(LPUART1) +#define __HAL_RCC_C2LPUART1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB1SMENR2, RCC_C2APB1SMENR2_LPUART1SMEN) == RESET) +#endif +#define __HAL_RCC_C2LPTIM2_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB1SMENR2, RCC_C2APB1SMENR2_LPTIM2SMEN) == RESET) +/** + * @} + */ + +/** @defgroup RCC_APB2_Clock_Sleep_Enable_Disable_Status APB2 Peripheral Clock Sleep Enabled or Disabled Status + * @brief Check whether the APB2 peripheral clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ +#define __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM1SMEN) != RESET) +#define __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SPI1SMEN) != RESET) +#define __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_USART1SMEN) != RESET) +#define __HAL_RCC_TIM16_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM16SMEN) != RESET) +#define __HAL_RCC_TIM17_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM17SMEN) != RESET) +#if defined(SAI1) +#define __HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SAI1SMEN) != RESET) +#endif + +#define __HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM1SMEN) == RESET) +#define __HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SPI1SMEN) == RESET) +#define __HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_USART1SMEN) == RESET) +#define __HAL_RCC_TIM16_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM16SMEN) == RESET) +#define __HAL_RCC_TIM17_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_TIM17SMEN) == RESET) +#if defined(SAI1) +#define __HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->APB2SMENR, RCC_APB2SMENR_SAI1SMEN) == RESET) +#endif + +#define __HAL_RCC_C2TIM1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB2SMENR, RCC_C2APB2SMENR_TIM1SMEN) != RESET) +#define __HAL_RCC_C2SPI1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB2SMENR, RCC_C2APB2SMENR_SPI1SMEN) != RESET) +#define __HAL_RCC_C2USART1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB2SMENR, RCC_C2APB2SMENR_USART1SMEN) != RESET) +#define __HAL_RCC_C2TIM16_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB2SMENR, RCC_C2APB2SMENR_TIM16SMEN) != RESET) +#define __HAL_RCC_C2TIM17_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB2SMENR, RCC_C2APB2SMENR_TIM17SMEN) != RESET) +#if defined(SAI1) +#define __HAL_RCC_C2SAI1_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB2SMENR, RCC_C2APB2SMENR_SAI1SMEN) != RESET) +#endif + +#define __HAL_RCC_C2TIM1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB2SMENR, RCC_C2APB2SMENR_TIM1SMEN) == RESET) +#define __HAL_RCC_C2SPI1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB2SMENR, RCC_C2APB2SMENR_SPI1SMEN) == RESET) +#define __HAL_RCC_C2USART1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB2SMENR, RCC_C2APB2SMENR_USART1SMEN) == RESET) +#define __HAL_RCC_C2TIM16_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB2SMENR, RCC_C2APB2SMENR_TIM16SMEN) == RESET) +#define __HAL_RCC_C2TIM17_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB2SMENR, RCC_C2APB2SMENR_TIM17SMEN) == RESET) +#if defined(SAI1) +#define __HAL_RCC_C2SAI1_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB2SMENR, RCC_C2APB2SMENR_SAI1SMEN) == RESET) +#endif +/** + * @} + */ + +/** @defgroup RCC_C2APB3_Clock_Sleep_Enable_Disable APB3 Peripheral Clock Sleep Enable Disable + * @brief Enable or disable the APB3 peripheral clock during Low Power (Sleep) mode. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ +#define __HAL_RCC_C2BLE_CLK_SLEEP_ENABLE() LL_C2_APB3_GRP1_EnableClockSleep(LL_C2_APB3_GRP1_PERIPH_BLE) +#define __HAL_RCC_C2802_CLK_SLEEP_ENABLE() LL_C2_APB3_GRP1_EnableClockSleep(LL_C2_APB3_GRP1_PERIPH_802) + +#define __HAL_RCC_C2BLE_CLK_SLEEP_DISABLE() LL_C2_APB3_GRP1_DisableClockSleep(LL_C2_APB3_GRP1_PERIPH_BLE) +#define __HAL_RCC_C2802_CLK_SLEEP_DISABLE() LL_C2_APB3_GRP1_DisableClockSleep(LL_C2_APB3_GRP1_PERIPH_802) +/** + * @} + */ + +/** @defgroup RCC_C2APB3_Clock_Sleep_Enable_Disable_Status APB3 Peripheral Clock Sleep Enabled or Disabled Status + * @brief Check whether the APB3 peripheral clock during Low Power (Sleep) mode is enabled or not. + * @note Peripheral clock gating in SLEEP mode can be used to further reduce + * power consumption. + * @note After wakeup from SLEEP mode, the peripheral clock is enabled again. + * @note By default, all peripheral clocks are enabled during SLEEP mode. + * @{ + */ +#define __HAL_RCC_C2BLE_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB3SMENR, RCC_C2APB3SMENR_BLESMEN) != RESET) +#define __HAL_RCC_C2802_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->C2APB3SMENR, RCC_C2APB3SMENR_802SMEN) != RESET) + +#define __HAL_RCC_C2BLE_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB3SMENR, RCC_C2APB3SMENR_BLESMEN) == RESET) +#define __HAL_RCC_C2802_IS_CLK_SLEEP_DISABLED() (READ_BIT(RCC->C2APB3SMENR, RCC_C2APB3SMENR_802SMEN) == RESET) +/** + * @} + */ + +/** @defgroup RCC_Backup_Domain_Reset RCC Backup Domain Reset + * @{ + */ + +/** @brief Macros to force or release the Backup domain reset. + * @note This function resets the RTC peripheral (including the backup registers) + * and the RTC clock source selection in RCC_CSR register. + * @note The BKPSRAM is not affected by this reset. + * @retval None + */ +#define __HAL_RCC_BACKUPRESET_FORCE() LL_RCC_ForceBackupDomainReset() +#define __HAL_RCC_BACKUPRESET_RELEASE() LL_RCC_ReleaseBackupDomainReset() + +/** + * @} + */ + +/** @defgroup RCC_RTC_Clock_Configuration RCC RTC Clock Configuration + * @{ + */ + +/** @brief Macros to enable or disable the RTC clock. + * @note As the RTC is in the Backup domain and write access is denied to + * this domain after reset, you have to enable write access using + * HAL_PWR_EnableBkUpAccess() function before to configure the RTC + * (to be done once after reset). + * @note These macros must be used after the RTC clock source was selected. + * @retval None + */ +#define __HAL_RCC_RTC_ENABLE() LL_RCC_EnableRTC() +#define __HAL_RCC_RTC_DISABLE() LL_RCC_DisableRTC() + +/** + * @} + */ + +/** @brief Macros to enable the Internal High Speed oscillator (HSI). + * @note The HSI is stopped by hardware when entering STOP, STANDBY or SHUTDOWN modes. + * It is enabled by hardware to force the HSI oscillator ON when STOPWUCK=1 + * or HSIASFS = 1 when leaving Stop modes, or in case of failure of the HSE + * crystal oscillator and Security System CSS is enabled. + * @note After enabling the HSI, the application software should wait on HSIRDY + * flag to be set indicating that HSI clock is stable and can be used as + * system clock source. + * @retval None + */ +#define __HAL_RCC_HSI_ENABLE() LL_RCC_HSI_Enable() + +/** @brief Macro to disable the Internal High Speed oscillator (HSI). + * @note HSI can not be stopped if it is used as system clock source. In this case, + * you have to select another source of the system clock then stop the HSI. + * @note When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator + * clock cycles. + * @retval None + */ +#define __HAL_RCC_HSI_DISABLE() LL_RCC_HSI_Disable() + +/** @brief Macro to adjust the Internal High Speed oscillator (HSI) calibration value. + * @note The calibration is used to compensate for the variations in voltage + * and temperature that influence the frequency of the internal HSI RC. + * @param __HSICALIBRATIONVALUE__ specifies the calibration trimming value + * (default is RCC_HSICALIBRATION_DEFAULT). + * This parameter must be a number between Min_data=0 and Max_Data=127. + * @retval None + */ +#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__) LL_RCC_HSI_SetCalibTrimming(__HSICALIBRATIONVALUE__) + +/** + * @brief Macros to enable or disable the wakeup the Internal High Speed oscillator (HSI) + * in parallel to the Internal Multi Speed oscillator (MSI) used at system wakeup. + * @note The enable of this function has not effect on the HSION bit. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +#define __HAL_RCC_HSIAUTOMATIC_START_ENABLE() LL_RCC_HSI_EnableAutoFromStop() +#define __HAL_RCC_HSIAUTOMATIC_START_DISABLE() LL_RCC_HSI_DisableAutoFromStop() + +/** + * @brief Macros to enable or disable the force of the Internal High Speed oscillator (HSI) + * in STOP mode to be quickly available as kernel clock for USARTs and I2Cs. + * @note Keeping the HSI ON in STOP mode allows to avoid slowing down the communication + * speed because of the HSI startup time. + * @note The enable of this function has not effect on the HSION bit. + * @retval None + */ +#define __HAL_RCC_HSISTOP_ENABLE() LL_RCC_HSI_EnableInStopMode() +#define __HAL_RCC_HSISTOP_DISABLE() LL_RCC_HSI_DisableInStopMode() + +/** + * @brief Macros to enable or disable the Internal Multi Speed oscillator (MSI). + * @note The MSI is stopped by hardware when entering STOP and STANDBY modes. + * It is used (enabled by hardware) as system clock source after + * startup from Reset, wakeup from STOP and STANDBY mode, or in case + * of failure of the HSE used directly or indirectly as system clock + * (if the Clock Security System CSS is enabled). + * @note MSI can not be stopped if it is used as system clock source. + * In this case, you have to select another source of the system + * clock then stop the MSI. + * @note After enabling the MSI, the application software should wait on + * MSIRDY flag to be set indicating that MSI clock is stable and can + * be used as system clock source. + * @note When the MSI is stopped, MSIRDY flag goes low after 6 MSI oscillator + * clock cycles. + * @retval None + */ +#define __HAL_RCC_MSI_ENABLE() LL_RCC_MSI_Enable() +#define __HAL_RCC_MSI_DISABLE() LL_RCC_MSI_Disable() + +/** @brief Macro to adjust the Internal Multi Speed oscillator (MSI) calibration value. + * @note The calibration is used to compensate for the variations in voltage + * and temperature that influence the frequency of the internal MSI RC. + * Refer to the Application Note AN3300 for more details on how to + * calibrate the MSI. + * @param __MSICALIBRATIONVALUE__ specifies the calibration trimming value + * (default is @ref RCC_MSICALIBRATION_DEFAULT). + * This parameter must be a number between 0 and 255. + * @retval None + */ +#define __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(__MSICALIBRATIONVALUE__) LL_RCC_MSI_SetCalibTrimming(__MSICALIBRATIONVALUE__) + +/** + * @brief Macro configures the Internal Multi Speed oscillator (MSI) clock range in run mode + * @note After restart from Reset , the MSI clock is around 4 MHz. + * After stop the startup clock can be MSI (at any of its possible + * frequencies, the one that was used before entering stop mode) or HSI. + * After Standby its frequency can be selected between 4 possible values + * (1, 2, 4 or 8 MHz). + * @note MSIRANGE can be modified when MSI is OFF (MSION=0) or when MSI is ready + * (MSIRDY=1). + * @note The MSI clock range after reset can be modified on the fly. + * @param __MSIRANGEVALUE__ specifies the MSI clock range. + * This parameter must be one of the following values: + * @arg @ref RCC_MSIRANGE_0 MSI clock is around 100 KHz + * @arg @ref RCC_MSIRANGE_1 MSI clock is around 200 KHz + * @arg @ref RCC_MSIRANGE_2 MSI clock is around 400 KHz + * @arg @ref RCC_MSIRANGE_3 MSI clock is around 800 KHz + * @arg @ref RCC_MSIRANGE_4 MSI clock is around 1 MHz + * @arg @ref RCC_MSIRANGE_5 MSI clock is around 2MHz + * @arg @ref RCC_MSIRANGE_6 MSI clock is around 4MHz (default after Reset) + * @arg @ref RCC_MSIRANGE_7 MSI clock is around 8 MHz + * @arg @ref RCC_MSIRANGE_8 MSI clock is around 16 MHz + * @arg @ref RCC_MSIRANGE_9 MSI clock is around 24 MHz + * @arg @ref RCC_MSIRANGE_10 MSI clock is around 32 MHz + * @arg @ref RCC_MSIRANGE_11 MSI clock is around 48 MHz + * @retval None + */ +#define __HAL_RCC_MSI_RANGE_CONFIG(__MSIRANGEVALUE__) LL_RCC_MSI_SetRange(__MSIRANGEVALUE__) + + +/** @brief Macro to get the Internal Multi Speed oscillator (MSI) clock range in run mode + * @retval MSI clock range. + * This parameter must be one of the following values: + * @arg @ref RCC_MSIRANGE_0 MSI clock is around 100 KHz + * @arg @ref RCC_MSIRANGE_1 MSI clock is around 200 KHz + * @arg @ref RCC_MSIRANGE_2 MSI clock is around 400 KHz + * @arg @ref RCC_MSIRANGE_3 MSI clock is around 800 KHz + * @arg @ref RCC_MSIRANGE_4 MSI clock is around 1 MHz + * @arg @ref RCC_MSIRANGE_5 MSI clock is around 2 MHz + * @arg @ref RCC_MSIRANGE_6 MSI clock is around 4 MHz (default after Reset) + * @arg @ref RCC_MSIRANGE_7 MSI clock is around 8 MHz + * @arg @ref RCC_MSIRANGE_8 MSI clock is around 16 MHz + * @arg @ref RCC_MSIRANGE_9 MSI clock is around 24 MHz + * @arg @ref RCC_MSIRANGE_10 MSI clock is around 32 MHz + * @arg @ref RCC_MSIRANGE_11 MSI clock is around 48 MHz + */ +#define __HAL_RCC_GET_MSI_RANGE() LL_RCC_MSI_GetRange() + + +/** @brief Macros to enable or disable the Internal Low Speed oscillator (LSI1). + * @note After enabling the LSI1, the application software should wait on + * LSI1RDY flag to be set indicating that LSI1 clock is stable and can + * be used to clock the IWDG and/or the RTC. + * @retval None + */ +#define __HAL_RCC_LSI1_ENABLE() LL_RCC_LSI1_Enable() +#define __HAL_RCC_LSI1_DISABLE() LL_RCC_LSI1_Disable() + +/** @brief Macros to enable or disable the Internal Low Speed oscillator (LSI2). + * @note After enabling the LSI2, the application software should wait on + * LSI2RDY flag to be set indicating that LSI2 clock is stable and can + * be used to clock the IWDG and/or the RTC. + * @retval None + */ +#define __HAL_RCC_LSI2_ENABLE() LL_RCC_LSI2_Enable() +#define __HAL_RCC_LSI2_DISABLE() LL_RCC_LSI2_Disable() + +/** @brief Macro to adjust the Internal Low Speed oscillator (LSI2) calibration value. + * @note The calibration is used to compensate for the variations in voltage + * and temperature that influence the frequency of the internal HSI RC. + * @param __LSI2TRIMMINGVALUE__ specifies the calibration trimming value + * This parameter must be a number between Min_data=0 and Max_Data=15. + * @retval None + */ +#define __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(__LSI2TRIMMINGVALUE__) LL_RCC_LSI2_SetTrimming(__LSI2TRIMMINGVALUE__) + +/** + * @brief Macro to configure the External High Speed oscillator (HSE). + * @note Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not + * supported by this macro. User should request a transition to HSE Off + * first and then HSE On or HSE Bypass. + * @note After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application + * software should wait on HSERDY flag to be set indicating that HSE clock + * is stable and can be used to clock the PLL and/or system clock. + * @note HSE state can not be changed if it is used directly or through the + * PLL as system clock. In this case, you have to select another source + * of the system clock then change the HSE state (ex. disable it). + * @note The HSE is stopped by hardware when entering STOP and STANDBY modes. + * @note This function reset the CSSON bit, so if the clock security system(CSS) + * was previously enabled you have to enable it again after calling this + * function. + * @param __STATE__ specifies the new state of the HSE. + * This parameter can be one of the following values: + * @arg @ref RCC_HSE_OFF Turn OFF the HSE oscillator, HSERDY flag goes low after + * 6 HSE oscillator clock cycles. + * @arg @ref RCC_HSE_ON Turn ON the HSE oscillator. + * @arg @ref RCC_HSE_BYPASS HSE oscillator bypassed with external clock. + * @retval None + */ +#define __HAL_RCC_HSE_CONFIG(__STATE__) \ + do { \ + if((__STATE__) == RCC_HSE_ON) \ + { \ + LL_RCC_HSE_Enable(); \ + } \ + else if((__STATE__) == RCC_HSE_BYPASS) \ + { \ + LL_RCC_HSE_EnableBypass(); \ + LL_RCC_HSE_Enable(); \ + } \ + else \ + { \ + LL_RCC_HSE_Disable(); \ + LL_RCC_HSE_DisableBypass(); \ + } \ + } while(0U) + +/** @brief Macros to enable or disable the HSE Prescaler + * @note HSE div2 could be used as Sysclk or PLL entry in Range2 + * @retval None + */ +#define __HAL_RCC_HSE_DIV2_ENABLE() LL_RCC_HSE_EnableDiv2() +#define __HAL_RCC_HSE_DIV2_DISABLE() LL_RCC_HSE_DisableDiv2() + +/** + * @brief Macro to configure the External Low Speed oscillator (LSE). + * @note Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not + * supported by this macro. User should request a transition to LSE Off + * first and then LSE On or LSE Bypass. + * @note As the LSE is in the Backup domain and write access is denied to + * this domain after reset, you have to enable write access using + * HAL_PWR_EnableBkUpAccess() function before to configure the LSE + * (to be done once after reset). + * @note After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application + * software should wait on LSERDY flag to be set indicating that LSE clock + * is stable and can be used to clock the RTC. + * @param __STATE__ specifies the new state of the LSE. + * This parameter can be one of the following values: + * @arg @ref RCC_LSE_OFF Turn OFF the LSE oscillator, LSERDY flag goes low after + * 6 LSE oscillator clock cycles. + * @arg @ref RCC_LSE_ON Turn ON the LSE oscillator. + * @arg @ref RCC_LSE_BYPASS LSE oscillator bypassed with external clock. + * @retval None + */ +#define __HAL_RCC_LSE_CONFIG(__STATE__) \ + do { \ + if((__STATE__) == RCC_LSE_ON) \ + { \ + LL_RCC_LSE_Enable(); \ + } \ + else if((__STATE__) == RCC_LSE_BYPASS) \ + { \ + LL_RCC_LSE_EnableBypass(); \ + LL_RCC_LSE_Enable(); \ + } \ + else \ + { \ + LL_RCC_LSE_Disable(); \ + LL_RCC_LSE_DisableBypass(); \ + } \ + } while(0U) + + +/** @brief Macros to enable or disable the Internal High Speed 48MHz oscillator (HSI48). + * @note The HSI48 is stopped by hardware when entering STOP and STANDBY modes. + * @note After enabling the HSI48, the application software should wait on HSI48RDY + * flag to be set indicating that HSI48 clock is stable. + * This parameter can be: ENABLE or DISABLE. + * @retval None + */ +#define __HAL_RCC_HSI48_ENABLE() LL_RCC_HSI48_Enable() +#define __HAL_RCC_HSI48_DISABLE() LL_RCC_HSI48_Disable() + +/** @brief Macros to configure HSE sense amplifier threshold. + * @note to configure HSE sense amplifier, first disable HSE + * using @ref __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF) macro. + * + * @param __HSE_AMPTHRES__ specifies the HSE sense amplifier threshold. + * This parameter can be one of the following values: + * @arg @ref RCC_HSEAMPTHRESHOLD_1_2 HSE bias current factor 1/2. + * @arg @ref RCC_HSEAMPTHRESHOLD_3_4 HSE bias current factor 3/4. + * @retval None + */ +#define __HAL_RCC_HSE_AMPCONFIG(__HSE_AMPTHRES__) LL_RCC_HSE_SetSenseAmplifier(__HSE_AMPTHRES__) + +/** @brief Macros to configure HSE current control. + * @note to configure HSE current control, first disable HSE + * using @ref __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF) macro. + * + * @param __HSE_CURRENTMAX__ specifies the HSE current max limit. + * This parameter can be one of the following values: + * @arg @ref RCC_HSE_CURRENTMAX_0 HSE current max limit 0.18 mA/V. + * @arg @ref RCC_HSE_CURRENTMAX_1 HSE current max limit 0.57 mA/V. + * @arg @ref RCC_HSE_CURRENTMAX_2 HSE current max limit 0.78 mA/V. + * @arg @ref RCC_HSE_CURRENTMAX_3 HSE current max limit 1.13 mA/V. + * @arg @ref RCC_HSE_CURRENTMAX_4 HSE current max limit 0.61 mA/V. + * @arg @ref RCC_HSE_CURRENTMAX_5 HSE current max limit 1.65 mA/V. + * @arg @ref RCC_HSE_CURRENTMAX_6 HSE current max limit 2.12 mA/V. + * @arg @ref RCC_HSE_CURRENTMAX_7 HSE current max limit 2.84 mA/V. + * @retval None + */ +#define __HAL_RCC_HSE_CURRENTCONFIG(__HSE_CURRENTMAX__) LL_RCC_HSE_SetCurrentControl(__HSE_CURRENTMAX__) + +/** @brief Macros to configure HSE capacitor tuning. + * @note to configure HSE current control, first disable HSE + * using __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF) macro. + * + * @param __HSE_LOAD_CAPACITANCE__ specifies the HSE capacitor value. + * This Value Between Min_Data = 0 and Max_Data = 63 + * @retval None + */ +#define __HAL_RCC_HSE_CAPACITORTUNING(__HSE_LOAD_CAPACITANCE__) LL_RCC_HSE_SetCapacitorTuning(__HSE_LOAD_CAPACITANCE__) + + +/** @brief Macros to configure the RTC clock (RTCCLK). + * @note As the RTC clock configuration bits are in the Backup domain and write + * access is denied to this domain after reset, you have to enable write + * access using the Power Backup Access macro before to configure + * the RTC clock source (to be done once after reset). + * @note Once the RTC clock is configured it cannot be changed unless the + * Backup domain is reset using @ref __HAL_RCC_BACKUPRESET_FORCE() macro, or by + * a Power On Reset (POR). + * + * @param __RTC_CLKSOURCE__ specifies the RTC clock source. + * This parameter can be one of the following values:* + * @arg @ref RCC_RTCCLKSOURCE_NONE none clock selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_HSE_DIV32 HSE clock divided by 32 selected + * + * @note If the LSE or LSI is used as RTC clock source, the RTC continues to + * work in STOP and STANDBY modes, and can be used as wakeup source. + * However, when the HSE clock is used as RTC clock source, the RTC + * cannot be used in STOP and STANDBY modes. + * @note The maximum input clock frequency for RTC is 1MHz (when using HSE as + * RTC clock source). + * @retval None + */ +#define __HAL_RCC_RTC_CONFIG(__RTC_CLKSOURCE__) LL_RCC_SetRTCClockSource(__RTC_CLKSOURCE__) + + +/** @brief Macro to get the RTC clock source. + * @retval The returned value can be one of the following: + * @arg @ref RCC_RTCCLKSOURCE_NONE none clock selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock. + * @arg @ref RCC_RTCCLKSOURCE_HSE_DIV32 HSE clock divided by 32 selected + */ +#define __HAL_RCC_GET_RTC_SOURCE() LL_RCC_GetRTCClockSource() + +/** @brief Macros to enable or disable the main PLL. + * @note After enabling the main PLL, the application software should wait on + * PLLRDY flag to be set indicating that PLL clock is stable and can + * be used as system clock source. + * @note The main PLL can not be disabled if it is used as system clock source + * @note The main PLL is disabled by hardware when entering STOP and STANDBY modes. + * @retval None + */ +#define __HAL_RCC_PLL_ENABLE() LL_RCC_PLL_Enable() +#define __HAL_RCC_PLL_DISABLE() LL_RCC_PLL_Disable() + +/** @brief Macro to configure the PLL clock source. + * @note This function must be used only when the main PLL is disabled. + * @param __PLLSOURCE__ specifies the PLL entry clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_PLLSOURCE_NONE No clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_MSI MSI oscillator clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_HSI HSI oscillator clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_HSE HSE oscillator clock selected as PLL clock entry + * @note This clock source is common for the main PLL and audio PLL (PLL and PLLSAI1). + * @retval None + * + */ +#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) \ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__)) + +/** @brief Macro to configure the PLL multiplication factor. + * @note This function must be used only when the main PLL is disabled. + * @param __PLLM__ specifies the division factor for PLL VCO input clock + * This parameter must be a value of @ref RCC_PLLM_Clock_Divider. + * @note You have to set the PLLM parameter correctly to ensure that the VCO input + * frequency ranges from 4 to 16 MHz. It is recommended to select a frequency + * of 16 MHz to limit PLL jitter. + * @retval None + * + */ +#define __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) \ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__)) + +/** + * @brief Macro to configure the main PLL clock source, multiplication and division factors. + * @note This function must be used only when the main PLL is disabled. + * + * @param __PLLSOURCE__ specifies the PLL entry clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_PLLSOURCE_NONE No clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_MSI MSI oscillator clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_HSI HSI oscillator clock selected as PLL clock entry + * @arg @ref RCC_PLLSOURCE_HSE HSE oscillator clock selected as PLL clock entry + * @note This clock source is common for the main PLL and audio PLL (PLL and PLLSAI1). + * + * @param __PLLM__ specifies the division factor for PLL VCO input clock. + * This parameter must be a value of @ref RCC_PLLM_Clock_Divider. + * @note You have to set the PLLM parameter correctly to ensure that the VCO input + * frequency ranges from 2.66 to 16 MHz. It is recommended to select a frequency + * of 16 MHz to limit PLL jitter. + * + * @param __PLLN__ specifies the multiplication factor for PLL VCO output clock. + * This parameter must be a number between 6 and 127. + * @note You have to set the PLLN parameter correctly to ensure that the VCO + * output frequency is between 96 and 344 MHz. + * + * @param __PLLP__ specifies the division factor for ADC and SAI1 clock. + * This parameter must be a value of @ref RCC_PLLP_Clock_Divider. + * + * @param __PLLQ__ specifies the division factor for USB and RNG clocks. + * This parameter must be a value of @ref RCC_PLLQ_Clock_Divider + * @note If the USB FS is used in your application, you have to set the + * PLLQ parameter correctly to have 48 MHz clock for the USB. However, + * the RNG need a frequency lower than or equal to 48 MHz to work + * correctly. + * + * @param __PLLR__ specifies the division factor for the main system clock. + * This parameter must be a value of @ref RCC_PLLR_Clock_Divider + * @note You have to set the PLLR parameter correctly to not exceed 48 MHZ. + * @retval None + */ +#define __HAL_RCC_PLL_CONFIG(__PLLSOURCE__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__,__PLLR__ ) \ + MODIFY_REG( RCC->PLLCFGR, \ + (RCC_PLLCFGR_PLLSRC | \ + RCC_PLLCFGR_PLLM | \ + RCC_PLLCFGR_PLLN | \ + RCC_PLLCFGR_PLLP | \ + RCC_PLLCFGR_PLLQ | \ + RCC_PLLCFGR_PLLR), \ + ((uint32_t) (__PLLSOURCE__) | \ + (uint32_t) (__PLLM__) | \ + (uint32_t) ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | \ + (uint32_t) (__PLLP__) | \ + (uint32_t) (__PLLQ__) | \ + (uint32_t) (__PLLR__))) + +/** @brief Macro to get the oscillator used as PLL clock source. + * @retval The oscillator used as PLL clock source. The returned value can be one + * of the following: + * @arg @ref RCC_PLLSOURCE_NONE No oscillator is used as PLL clock source. + * @arg @ref RCC_PLLSOURCE_MSI MSI oscillator is used as PLL clock source. + * @arg @ref RCC_PLLSOURCE_HSI HSI oscillator is used as PLL clock source. + * @arg @ref RCC_PLLSOURCE_HSE HSE oscillator is used as PLL clock source. + */ +#define __HAL_RCC_GET_PLL_OSCSOURCE() LL_RCC_PLL_GetMainSource() + +/** + * @brief Enable or disable each clock output (RCC_PLL_SYSCLK, RCC_PLL_USBCLK, RCC_PLL_SAI1CLK) + * @note Enabling/disabling clock outputs RCC_PLL_SAI1CLK and RCC_PLL_USBCLK can be done at anytime + * without the need to stop the PLL in order to save power. But RCC_PLL_SYSCLK cannot + * be stopped if used as System Clock. + * @param __PLLCLOCKOUT__ specifies the PLL clock to be output. + * This parameter can be one or a combination of the following values: + * @arg @ref RCC_PLL_SAI1CLK This clock is used to generate the clock for SAI + * @arg @ref RCC_PLL_ADCCLK This clock is used to generate the clock for ADC + * @arg @ref RCC_PLL_USBCLK This Clock is used to generate the clock for the USB FS (48 MHz) + * @arg @ref RCC_PLL_RNGCLK This clock is used to generate the clock for RNG + * @arg @ref RCC_PLL_SYSCLK This Clock is used to generate the high speed system clock (up to 64MHz) + * @arg @ref RCC_PLL_I2SCLK This Clock is used to generate the clock for the I2S + * @retval None + */ +#define __HAL_RCC_PLLCLKOUT_ENABLE(__PLLCLOCKOUT__) SET_BIT(RCC->PLLCFGR, (__PLLCLOCKOUT__)) + +#define __HAL_RCC_PLLCLKOUT_DISABLE(__PLLCLOCKOUT__) CLEAR_BIT(RCC->PLLCFGR, (__PLLCLOCKOUT__)) + +/** + * @brief Get clock output enable status (RCC_PLL_SYSCLK, RCC_PLL_USBCLK, RCC_PLL_SAI1CLK) + * @param __PLLCLOCKOUT__ specifies the output PLL clock to be checked. + * This parameter can be one of the following values: + * @arg @ref RCC_PLL_SAI1CLK This clock is used to generate an accurate clock to achieve high-quality audio performance on SAI interface + * @arg @ref RCC_PLL_ADCCLK same + * @arg @ref RCC_PLL_USBCLK This Clock is used to generate the clock for the USB FS (48 MHz) + * @arg @ref RCC_PLL_RNGCLK same + * @arg @ref RCC_PLL_SYSCLK This Clock is used to generate the high speed system clock (up to 64MHz) + * @retval SET / RESET + */ +#define __HAL_RCC_GET_PLLCLKOUT_CONFIG(__PLLCLOCKOUT__) READ_BIT(RCC->PLLCFGR, (__PLLCLOCKOUT__)) + +/** + * @brief Macro to configure the system clock source. + * @param __SYSCLKSOURCE__ specifies the system clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_SYSCLKSOURCE_MSI MSI oscillator is used as system clock source. + * @arg @ref RCC_SYSCLKSOURCE_HSI HSI oscillator is used as system clock source. + * @arg @ref RCC_SYSCLKSOURCE_HSE HSE oscillator is used as system clock source. + * @arg @ref RCC_SYSCLKSOURCE_PLLCLK PLL output is used as system clock source. + * @retval None + */ +#define __HAL_RCC_SYSCLK_CONFIG(__SYSCLKSOURCE__) LL_RCC_SetSysClkSource(__SYSCLKSOURCE__) + +/** @brief Macro to get the clock source used as system clock. + * @retval The clock source used as system clock. The returned value can be one + * of the following: + * @arg @ref RCC_SYSCLKSOURCE_STATUS_MSI MSI used as system clock. + * @arg @ref RCC_SYSCLKSOURCE_STATUS_HSI HSI used as system clock. + * @arg @ref RCC_SYSCLKSOURCE_STATUS_HSE HSE used as system clock. + * @arg @ref RCC_SYSCLKSOURCE_STATUS_PLLCLK PLL used as system clock. + */ +#define __HAL_RCC_GET_SYSCLK_SOURCE() LL_RCC_GetSysClkSource() + +/** + * @brief Macro to configure the External Low Speed oscillator (LSE) drive capability. + * @note As the LSE is in the Backup domain and write access is denied to + * this domain after reset, you have to enable write access using + * HAL_PWR_EnableBkUpAccess() function before to configure the LSE + * (to be done once after reset). + * @param __LSEDRIVE__ specifies the new state of the LSE drive capability. + * This parameter can be one of the following values: + * @arg @ref RCC_LSEDRIVE_LOW LSE oscillator low drive capability. + * @arg @ref RCC_LSEDRIVE_MEDIUMLOW LSE oscillator medium low drive capability. + * @arg @ref RCC_LSEDRIVE_MEDIUMHIGH LSE oscillator medium high drive capability. + * @arg @ref RCC_LSEDRIVE_HIGH LSE oscillator high drive capability. + * @retval None + */ +#define __HAL_RCC_LSEDRIVE_CONFIG(__LSEDRIVE__) LL_RCC_LSE_SetDriveCapability(__LSEDRIVE__) + +/** + * @brief Macro to configure the wake up from stop clock. + * @param __STOPWUCLK__ specifies the clock source used after wake up from stop. + * This parameter can be one of the following values: + * @arg @ref RCC_STOP_WAKEUPCLOCK_MSI MSI selected as system clock source + * @arg @ref RCC_STOP_WAKEUPCLOCK_HSI HSI selected as system clock source + * @retval None + */ +#define __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(__STOPWUCLK__) LL_RCC_SetClkAfterWakeFromStop(__STOPWUCLK__) + + +/** @brief Macro to configure the MCO clock. + * @param __MCOCLKSOURCE__ specifies the MCO clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_MCO1SOURCE_NOCLOCK MCO output disabled + * @arg @ref RCC_MCO1SOURCE_SYSCLK System clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_MSI MSI clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_HSI HSI clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_HSE HSE clock selected as MCO sourcee + * @arg @ref RCC_MCO1SOURCE_PLLCLK Main PLL clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_LSI1 LSI1 clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_LSI2 LSI2 clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_LSE LSE clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_HSI48 HSI48 clock selected as MCO source + + * @param __MCODIV__ specifies the MCO clock prescaler. + * This parameter can be one of the following values: + * @arg @ref RCC_MCODIV_1 MCO clock source is divided by 1 + * @arg @ref RCC_MCODIV_2 MCO clock source is divided by 2 + * @arg @ref RCC_MCODIV_4 MCO clock source is divided by 4 + * @arg @ref RCC_MCODIV_8 MCO clock source is divided by 8 + * @arg @ref RCC_MCODIV_16 MCO clock source is divided by 16 + */ +#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) LL_RCC_ConfigMCO((__MCOCLKSOURCE__), (__MCODIV__)) + + +/** @defgroup RCC_Flags_Interrupts_Management Flags Interrupts Management + * @brief macros to manage the specified RCC Flags and interrupts. + * @{ + */ + +/** @brief Enable RCC interrupt. + * @param __INTERRUPT__ specifies the RCC interrupt sources to be enabled. + * This parameter can be any combination of the following values: + * @arg @ref RCC_IT_LSI1RDY LSI1 ready interrupt enable + * @arg @ref RCC_IT_LSERDY LSE ready interrupt enable + * @arg @ref RCC_IT_MSIRDY HSI ready interrupt enable + * @arg @ref RCC_IT_HSIRDY HSI ready interrupt enable + * @arg @ref RCC_IT_HSERDY HSE ready interrupt enable + * @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt enable + * @arg @ref RCC_IT_PLLSAI1RDY PLLSAI1 ready interrupt enable + * @arg @ref RCC_IT_LSECSS LSE Clock security system interrupt enable + * @arg @ref RCC_IT_HSI48RDY PLLHSI48 ready interrupt enable + * @arg @ref RCC_IT_LSI2RDY LSI2 ready interrupt enable + * @retval None + */ +#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) SET_BIT(RCC->CIER, (__INTERRUPT__)) + +/** @brief Disable RCC interrupt. + * @param __INTERRUPT__ specifies the RCC interrupt sources to be disabled. + * This parameter can be any combination of the following values: + * @arg @ref RCC_IT_LSI1RDY LSI1 ready interrupt enable + * @arg @ref RCC_IT_LSERDY LSE ready interrupt enable + * @arg @ref RCC_IT_MSIRDY HSI ready interrupt enable + * @arg @ref RCC_IT_HSIRDY HSI ready interrupt enable + * @arg @ref RCC_IT_HSERDY HSE ready interrupt enable + * @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt enable + * @arg @ref RCC_IT_PLLSAI1RDY PLLSAI1 ready interrupt enable + * @arg @ref RCC_IT_LSECSS LSE Clock security system interrupt enable + * @arg @ref RCC_IT_HSI48RDY PLLHSI48 ready interrupt enable + * @arg @ref RCC_IT_LSI2RDY LSI2 ready interrupt enable + * @retval None + */ +#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(RCC->CIER, (__INTERRUPT__)) + +/** @brief Clear RCC interrupt pending bits (Perform Byte access to RCC_CICR[17:0] + * bits to clear the selected interrupt pending bits. + * @param __INTERRUPT__ specifies the interrupt pending bit to clear. + * This parameter can be any combination of the following values: + * @arg @ref RCC_IT_LSI1RDY LSI1 ready interrupt clear + * @arg @ref RCC_IT_LSERDY LSE ready interrupt clear + * @arg @ref RCC_IT_MSIRDY HSI ready interrupt clear + * @arg @ref RCC_IT_HSIRDY HSI ready interrupt clear + * @arg @ref RCC_IT_HSERDY HSE ready interrupt clear + * @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt clear + * @arg @ref RCC_IT_PLLRDY PLLSAI1 ready interrupt clear + * @arg @ref RCC_IT_HSECSS HSE Clock security system interrupt clear + * @arg @ref RCC_IT_LSECSS LSE Clock security system interrupt clear + * @arg @ref RCC_IT_HSI48RDY PLLHSI48 ready interrupt clear + * @arg @ref RCC_IT_LSI2RDY LSI2 ready interrupt clear + */ +#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (RCC->CICR = (__INTERRUPT__)) + +/** @brief Check whether the RCC interrupt has occurred or not. + * @param __INTERRUPT__ specifies the RCC interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref RCC_IT_LSI1RDY LSI1 ready interrupt flag + * @arg @ref RCC_IT_LSERDY LSE ready interrupt flag + * @arg @ref RCC_IT_MSIRDY HSI ready interrupt flag + * @arg @ref RCC_IT_HSIRDY HSI ready interrupt flag + * @arg @ref RCC_IT_HSERDY HSE ready interrupt flag + * @arg @ref RCC_IT_PLLRDY Main PLL ready interrupt flag + * @arg @ref RCC_IT_PLLRDY PLLSAI1 ready interrupt flag + * @arg @ref RCC_IT_HSECSS HSE Clock security system interrupt flag + * @arg @ref RCC_IT_LSECSS LSE Clock security system interrupt flag + * @arg @ref RCC_IT_HSI48RDY PLLHSI48 ready interrupt flag + * @arg @ref RCC_IT_LSI2RDY LSI2 ready interrupt flag + * @retval The new state of __INTERRUPT__ (TRUE or FALSE). + */ +#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIFR & (__INTERRUPT__)) == (__INTERRUPT__)) + +/** @brief Set RMVF bit to clear the reset flags. + * The reset flags are: RCC_FLAG_OBLRST, RCC_FLAG_PINRST, RCC_FLAG_BORRST, + * RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST. + * @retval None + */ +#define __HAL_RCC_CLEAR_RESET_FLAGS() LL_RCC_ClearResetFlags() + +/** @brief Check whether the selected RCC flag is set or not. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref RCC_FLAG_MSIRDY MSI oscillator clock ready + * @arg @ref RCC_FLAG_HSIRDY HSI oscillator clock ready + * @arg @ref RCC_FLAG_HSERDY HSE oscillator clock ready + * @arg @ref RCC_FLAG_PLLRDY Main PLL clock ready + * @arg @ref RCC_FLAG_PLLRDY PLLSAI1 clock ready + * @arg @ref RCC_FLAG_HSI48RDY HSI48 clock ready for devices with HSI48 + * @arg @ref RCC_FLAG_LSERDY LSE oscillator clock ready + * @arg @ref RCC_FLAG_LSECSSD Clock security system failure on LSE oscillator detection + * @arg @ref RCC_FLAG_LSI1RDY LSI1 oscillator clock ready + * @arg @ref RCC_FLAG_LSI2RDY LSI2 oscillator clock ready + * @arg @ref RCC_FLAG_BORRST BOR reset + * @arg @ref RCC_FLAG_OBLRST OBLRST reset + * @arg @ref RCC_FLAG_PINRST Pin reset + * @arg @ref RCC_FLAG_SFTRST Software reset + * @arg @ref RCC_FLAG_IWDGRST Independent Watchdog reset + * @arg @ref RCC_FLAG_WWDGRST Window Watchdog reset + * @arg @ref RCC_FLAG_LPWRRST Low Power reset + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U) == CR_REG_INDEX) ? RCC->CR : \ + ((((__FLAG__) >> 5U) == CRRCR_REG_INDEX) ? RCC->CRRCR : \ + ((((__FLAG__) >> 5U) == BDCR_REG_INDEX) ? RCC->BDCR : \ + ((((__FLAG__) >> 5U) == CSR_REG_INDEX) ? RCC->CSR : RCC->CIFR)))) & \ + (1U << ((__FLAG__) & RCC_FLAG_MASK))) != RESET) \ + ? 1U : 0U) + +/** + * @} + */ + +/** + * @} + */ + +/* Include RCC HAL Extended module */ +#include "stm32wbxx_hal_rcc_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup RCC_Exported_Functions + * @{ + */ + + +/** @addtogroup RCC_Exported_Functions_Group1 + * @{ + */ + +/* Initialization and de-initialization functions ******************************/ +HAL_StatusTypeDef HAL_RCC_DeInit(void); +HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct); +HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency); + +/** + * @} + */ + +/** @addtogroup RCC_Exported_Functions_Group2 + * @{ + */ + +/* Peripheral Control functions ************************************************/ +void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv); +void HAL_RCC_EnableCSS(void); +uint32_t HAL_RCC_GetSysClockFreq(void); + +uint32_t HAL_RCC_GetHCLKFreq(void); +uint32_t HAL_RCC_GetHCLK2Freq(void); +uint32_t HAL_RCC_GetHCLK4Freq(void); + +uint32_t HAL_RCC_GetPCLK1Freq(void); +uint32_t HAL_RCC_GetPCLK2Freq(void); + +void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct); +void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency); +/* LSE & HSE CSS NMI IRQ handler */ +void HAL_RCC_NMI_IRQHandler(void); +/* User Callbacks in non blocking mode (IT mode) */ +void HAL_RCC_CSSCallback(void); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_RCC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc_ex.h new file mode 100644 index 0000000..789a288 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rcc_ex.h @@ -0,0 +1,1698 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_rcc_ex.h + * @author MCD Application Team + * @brief Header file of RCC HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_RCC_EX_H +#define STM32WBxx_HAL_RCC_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" +#include "stm32wbxx_ll_crs.h" +#include "stm32wbxx_ll_exti.h" +#include "stm32wbxx_ll_pwr.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup RCCEx + * @{ + */ +/* Private constants ---------------------------------------------------------*/ +/** @addtogroup RCC_Private_Constants + * @{ + */ +/* CRS IT Error Mask */ +#define RCC_CRS_IT_ERROR_MASK ((uint32_t)(RCC_CRS_IT_TRIMOVF | RCC_CRS_IT_SYNCERR | RCC_CRS_IT_SYNCMISS)) + +/* CRS Flag Error Mask */ +#define RCC_CRS_FLAG_ERROR_MASK ((uint32_t)(RCC_CRS_FLAG_TRIMOVF | RCC_CRS_FLAG_SYNCERR | RCC_CRS_FLAG_SYNCMISS)) + +/* RNG closk selection CLK48 clock mask */ +#define CLK48_MASK 0x10000000U +/** + * @} + */ + + +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup RCCEx_Private_Macros + * @{ + */ +#if defined(RCC_LSCO3_SUPPORT) +#define IS_RCC_LSCO(__LSCOX__) (((__LSCOX__) == RCC_LSCO1) || \ + ((__LSCOX__) == RCC_LSCO2) || \ + ((__LSCOX__) == RCC_LSCO3)) +#else +#define IS_RCC_LSCO(__LSCOX__) (((__LSCOX__) == RCC_LSCO1) || \ + ((__LSCOX__) == RCC_LSCO2)) +#endif + +#define IS_RCC_LSCOSOURCE(__SOURCE__) (((__SOURCE__) == RCC_LSCOSOURCE_LSI) || \ + ((__SOURCE__) == RCC_LSCOSOURCE_LSE)) + +#if defined(LPUART1) && defined(I2C3) && defined(SAI1) && defined(USB) && defined(RCC_SMPS_SUPPORT) +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)|| \ + (((__SELECTION__) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)) +#elif defined(LPUART1) && defined(USB) && defined(RCC_SMPS_SUPPORT) && defined(SPI_I2S_SUPPORT) +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)|| \ + (((__SELECTION__) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)) +#else +#define IS_RCC_PERIPHCLOCK(__SELECTION__) \ + ((((__SELECTION__) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || \ + (((__SELECTION__) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG) || \ + (((__SELECTION__) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) || \ + (((__SELECTION__) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)) +#endif + +#define IS_RCC_USART1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_USART1CLKSOURCE_PCLK2) || \ + ((__SOURCE__) == RCC_USART1CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_USART1CLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_USART1CLKSOURCE_HSI)) + +#if defined(LPUART1) +#define IS_RCC_LPUART1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_LPUART1CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_LPUART1CLKSOURCE_SYSCLK) || \ + ((__SOURCE__) == RCC_LPUART1CLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_LPUART1CLKSOURCE_HSI)) +#endif + +#define IS_RCC_I2C1CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_I2C1CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_I2C1CLKSOURCE_SYSCLK)|| \ + ((__SOURCE__) == RCC_I2C1CLKSOURCE_HSI)) + +#if defined(I2C3) +#define IS_RCC_I2C3CLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_I2C3CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_I2C3CLKSOURCE_SYSCLK)|| \ + ((__SOURCE__) == RCC_I2C3CLKSOURCE_HSI)) +#endif + +#if defined(SAI1) +#define IS_RCC_SAI1CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_SAI1CLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_SAI1CLKSOURCE_PIN)) +#endif + +#define IS_RCC_LPTIM1CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_LPTIM1CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_LPTIM1CLKSOURCE_LSI) || \ + ((__SOURCE__) == RCC_LPTIM1CLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_LPTIM1CLKSOURCE_LSE)) + +#define IS_RCC_LPTIM2CLK(__SOURCE__) \ + (((__SOURCE__) == RCC_LPTIM2CLKSOURCE_PCLK1) || \ + ((__SOURCE__) == RCC_LPTIM2CLKSOURCE_LSI) || \ + ((__SOURCE__) == RCC_LPTIM2CLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_LPTIM2CLKSOURCE_LSE)) + +#define IS_RCC_RNGCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_RNGCLKSOURCE_HSI48) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_MSI) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_CLK48) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_LSI) || \ + ((__SOURCE__) == RCC_RNGCLKSOURCE_LSE)) + +#if defined(USB) +#if defined(SAI1) +#define IS_RCC_USBCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_USBCLKSOURCE_HSI48) || \ + ((__SOURCE__) == RCC_USBCLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_USBCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_USBCLKSOURCE_MSI)) +#else +#define IS_RCC_USBCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_USBCLKSOURCE_HSI48) || \ + ((__SOURCE__) == RCC_USBCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_USBCLKSOURCE_MSI)) +#endif +#endif + +#if defined(STM32WB55xx) || defined (STM32WB5Mxx) +#define IS_RCC_ADCCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_ADCCLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_PLLSAI1) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_SYSCLK)) +#elif defined(STM32WB35xx) +#define IS_RCC_ADCCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_ADCCLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_SYSCLK)) +#else +#define IS_RCC_ADCCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_ADCCLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_ADCCLKSOURCE_SYSCLK)) +#endif + +#define IS_RCC_RFWKPCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_RFWKPCLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_RFWKPCLKSOURCE_LSE) || \ + ((__SOURCE__) == RCC_RFWKPCLKSOURCE_LSI) || \ + ((__SOURCE__) == RCC_RFWKPCLKSOURCE_HSE_DIV1024)) + +#if defined(RCC_SMPS_SUPPORT) +#define IS_RCC_SMPSCLKDIV(__DIV__) \ + (((__DIV__) == RCC_SMPSCLKDIV_RANGE0) || \ + ((__DIV__) == RCC_SMPSCLKDIV_RANGE1) || \ + ((__DIV__) == RCC_SMPSCLKDIV_RANGE2) || \ + ((__DIV__) == RCC_SMPSCLKDIV_RANGE3)) + +#define IS_RCC_SMPSCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_SMPSCLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_SMPSCLKSOURCE_MSI) || \ + ((__SOURCE__) == RCC_SMPSCLKSOURCE_HSE)) +#endif + +#if defined(SPI_I2S_SUPPORT) +#define IS_RCC_I2SCLKSOURCE(__SOURCE__) \ + (((__SOURCE__) == RCC_I2SCLKSOURCE_NONE) || \ + ((__SOURCE__) == RCC_I2SCLKSOURCE_HSI) || \ + ((__SOURCE__) == RCC_I2SCLKSOURCE_PLL) || \ + ((__SOURCE__) == RCC_I2SCLKSOURCE_PIN)) +#endif + +#if defined(SAI1) +#define IS_RCC_PLLSAI1N_VALUE(__VALUE__) ((6U <= (__VALUE__)) && ((__VALUE__) <= 127U)) + +#define IS_RCC_PLLSAI1P_VALUE(__VALUE__) ((RCC_PLLP_DIV2 <= (__VALUE__)) && ((__VALUE__) <= RCC_PLLP_DIV32)) + +#define IS_RCC_PLLSAI1Q_VALUE(__VALUE__) ((RCC_PLLQ_DIV2 <= (__VALUE__)) && ((__VALUE__) <= RCC_PLLQ_DIV8)) + +#define IS_RCC_PLLSAI1R_VALUE(__VALUE__) ((RCC_PLLR_DIV2 <= (__VALUE__)) && ((__VALUE__) <= RCC_PLLR_DIV8)) +#endif + +#define IS_RCC_TRIMOSC(__VALUE__) ((__VALUE__) == RCC_OSCILLATORTYPE_LSI2) + +#if defined(CRS) +#define IS_RCC_CRS_SYNC_SOURCE(__SOURCE__) (((__SOURCE__) == RCC_CRS_SYNC_SOURCE_GPIO) || \ + ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_LSE) || \ + ((__SOURCE__) == RCC_CRS_SYNC_SOURCE_USB)) + +#define IS_RCC_CRS_SYNC_DIV(__DIV__) (((__DIV__) == RCC_CRS_SYNC_DIV1) || ((__DIV__) == RCC_CRS_SYNC_DIV2) || \ + ((__DIV__) == RCC_CRS_SYNC_DIV4) || ((__DIV__) == RCC_CRS_SYNC_DIV8) || \ + ((__DIV__) == RCC_CRS_SYNC_DIV16) || ((__DIV__) == RCC_CRS_SYNC_DIV32) || \ + ((__DIV__) == RCC_CRS_SYNC_DIV64) || ((__DIV__) == RCC_CRS_SYNC_DIV128)) + +#define IS_RCC_CRS_SYNC_POLARITY(__POLARITY__) (((__POLARITY__) == RCC_CRS_SYNC_POLARITY_RISING) || \ + ((__POLARITY__) == RCC_CRS_SYNC_POLARITY_FALLING)) + +#define IS_RCC_CRS_RELOADVALUE(__VALUE__) (((__VALUE__) <= 0xFFFFU)) + +#define IS_RCC_CRS_ERRORLIMIT(__VALUE__) (((__VALUE__) <= 0xFFU)) + +#define IS_RCC_CRS_HSI48CALIBRATION(__VALUE__) (((__VALUE__) <= 0x3FU)) + +#define IS_RCC_CRS_FREQERRORDIR(__DIR__) (((__DIR__) == RCC_CRS_FREQERRORDIR_UP) || \ + ((__DIR__) == RCC_CRS_FREQERRORDIR_DOWN)) +#endif +/** + * @} + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup RCCEx_Exported_Types RCCEx Exported Types + * @{ + */ + +#if defined(SAI1) +/** + * @brief PLLSAI1 Clock structure definition + */ +typedef struct +{ + + uint32_t PLLN; /*!< PLLN: specifies the multiplication factor for PLLSAI1 VCO output clock. + This parameter must be a number between Min_Data=6 and Max_Data=127. */ + + uint32_t PLLP; /*!< PLLP: specifies the division factor for SAI clock. + This parameter must be a value of @ref RCC_PLLP_Clock_Divider */ + + uint32_t PLLQ; /*!< PLLQ: specifies the division factor for USB/RNG clock. + This parameter must be a value of @ref RCC_PLLQ_Clock_Divider */ + + uint32_t PLLR; /*!< PLLR: specifies the division factor for ADC clock. + This parameter must be a value of @ref RCC_PLLR_Clock_Divider */ + + uint32_t PLLSAI1ClockOut; /*!< PLLSAI1ClockOut: specifies PLLSAI1 output clock to be enabled. + This parameter must be a value of @ref RCC_PLLSAI1_Clock_Output */ +} RCC_PLLSAI1InitTypeDef; +#endif + +/** + * @brief RCC extended clocks structure definition + */ +typedef struct +{ + uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured. + This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */ + +#if defined(SAI1) + RCC_PLLSAI1InitTypeDef PLLSAI1; /*!< PLLSAI1 structure parameters. + This parameter will be used only when PLLSAI1 is selected as Clock + Source for SAI, USB/RNG or ADC */ +#endif + + uint32_t Usart1ClockSelection; /*!< Specifies USART1 clock source. + This parameter can be a value of @ref RCCEx_USART1_Clock_Source */ + +#if defined(LPUART1) + uint32_t Lpuart1ClockSelection; /*!< Specifies LPUART1 clock source. + This parameter can be a value of @ref RCCEx_LPUART1_Clock_Source */ +#endif + + uint32_t I2c1ClockSelection; /*!< Specifies I2C1 clock source. + This parameter can be a value of @ref RCCEx_I2C1_Clock_Source */ + +#if defined(I2C3) + uint32_t I2c3ClockSelection; /*!< Specifies I2C3 clock source. + This parameter can be a value of @ref RCCEx_I2C3_Clock_Source */ +#endif + + uint32_t Lptim1ClockSelection; /*!< Specifies LPTIM1 clock source. + This parameter can be a value of @ref RCCEx_LPTIM1_Clock_Source */ + + uint32_t Lptim2ClockSelection; /*!< Specifies LPTIM2 clock source. + This parameter can be a value of @ref RCCEx_LPTIM2_Clock_Source */ + +#if defined(SAI1) + uint32_t Sai1ClockSelection; /*!< Specifies SAI1 clock source. + This parameter can be a value of @ref RCCEx_SAI1_Clock_Source */ +#endif + +#if defined(USB) + uint32_t UsbClockSelection; /*!< Specifies USB clock source (warning: same source for RNG). + This parameter can be a value of @ref RCCEx_USB_Clock_Source */ +#endif + + uint32_t RngClockSelection; /*!< Specifies RNG clock source (warning: same source for USB). + This parameter can be a value of @ref RCCEx_RNG_Clock_Source */ + + + uint32_t AdcClockSelection; /*!< Specifies ADC interface clock source. + This parameter can be a value of @ref RCCEx_ADC_Clock_Source */ + + uint32_t RTCClockSelection; /*!< Specifies RTC clock source (also used for LCD). + This parameter can be a value of @ref RCC_RTC_Clock_Source */ + + uint32_t RFWakeUpClockSelection; /*!< Specifies RF Wake-up clock source. + This parameter can be a value of @ref RCCEx_RFWKP_Clock_Source */ + +#if defined(RCC_SMPS_SUPPORT) + uint32_t SmpsClockSelection; /*!< Specifies SMPS clock source. + This parameter can be a value of @ref RCCEx_SMPS_Clock_Source */ + + uint32_t SmpsDivSelection; /*!< Specifies SMPS clock division factor. + This parameter can be a value of @ref RCCEx_SMPS_Clock_Divider */ +#endif + +#if defined(SPI_I2S_SUPPORT) + uint32_t I2sClockSelection; /*!< Specifies I2s clock source. + This parameter can be a value of @ref RCCEx_I2s_Clock_Source */ +#endif +} RCC_PeriphCLKInitTypeDef; + + +#if defined(CRS) +/** + * @brief RCC_CRS Init structure definition + */ +typedef struct +{ + uint32_t Prescaler; /*!< Specifies the division factor of the SYNC signal. + This parameter can be a value of @ref RCCEx_CRS_SynchroDivider */ + + uint32_t Source; /*!< Specifies the SYNC signal source. + This parameter can be a value of @ref RCCEx_CRS_SynchroSource */ + + uint32_t Polarity; /*!< Specifies the input polarity for the SYNC signal source. + This parameter can be a value of @ref RCCEx_CRS_SynchroPolarity */ + + uint32_t ReloadValue; /*!< Specifies the value to be loaded in the frequency error counter with each SYNC event. + It can be calculated in using macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE(__FTARGET__, __FSYNC__) + This parameter must be a number between Min_Data=0 and Max_Data=0xFFFF or a value of @ref RCCEx_CRS_ReloadValueDefault .*/ + + uint32_t ErrorLimitValue; /*!< Specifies the value to be used to evaluate the captured frequency error value. + This parameter must be a number between Min_Data=0 and Max_Data=0xFF or a value of @ref RCCEx_CRS_ErrorLimitDefault */ + + uint32_t HSI48CalibrationValue; /*!< Specifies a user-programmable trimming value to the HSI48 oscillator. + This parameter must be a number between Min_Data=0 and Max_Data=0x3F or a value of @ref RCCEx_CRS_HSI48CalibrationDefault */ + +} RCC_CRSInitTypeDef; + +/** + * @brief RCC_CRS Synchronization structure definition + */ +typedef struct +{ + uint32_t ReloadValue; /*!< Specifies the value loaded in the Counter reload value. + This parameter must be a number between Min_Data=0 and Max_Data=0xFFFF */ + + uint32_t HSI48CalibrationValue; /*!< Specifies value loaded in HSI48 oscillator smooth trimming. + This parameter must be a number between Min_Data=0 and Max_Data=0x3F */ + + uint32_t FreqErrorCapture; /*!< Specifies the value loaded in the .FECAP, the frequency error counter + value latched in the time of the last SYNC event. + This parameter must be a number between Min_Data=0 and Max_Data=0xFFFF */ + + uint32_t FreqErrorDirection; /*!< Specifies the value loaded in the .FEDIR, the counting direction of the + frequency error counter latched in the time of the last SYNC event. + It shows whether the actual frequency is below or above the target. + This parameter must be a value of @ref RCCEx_CRS_FreqErrorDirection*/ + +} RCC_CRSSynchroInfoTypeDef; +#endif + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RCCEx_Exported_Constants RCCEx Exported Constants + * @{ + */ + +/** @defgroup RCC_LSCO_Index LSCO Index + * @{ + */ +#define RCC_LSCO1 0x00000000U /*!< LSCO1 index */ +#define RCC_LSCO2 0x00000001U /*!< LSCO2 index */ +#if defined(RCC_LSCO3_SUPPORT) +#define RCC_LSCO3 0x00000002U /*!< LSCO3 index */ +#endif +/** + * @} + */ + + +/** @defgroup RCCEx_LSCO_Clock_Source Low Speed Clock Source + * @{ + */ +#define RCC_LSCOSOURCE_LSI LL_RCC_LSCO_CLKSOURCE_LSI /*!< LSI selection for low speed clock output */ +#define RCC_LSCOSOURCE_LSE LL_RCC_LSCO_CLKSOURCE_LSE /*!< LSE selection for low speed clock output */ +/** + * @} + */ + +/** @defgroup RCCEx_Periph_Clock_Selection Periph Clock Selection + * @{ + */ +#define RCC_PERIPHCLK_USART1 0x00000001U /*!< USART1 Peripheral Clock Selection */ +#if defined(LPUART1) +#define RCC_PERIPHCLK_LPUART1 0x00000002U /*!< LPUART1 Peripheral Clock Selection */ +#endif +#define RCC_PERIPHCLK_I2C1 0x00000004U /*!< I2C1 Peripheral Clock Selection */ +#if defined(I2C3) +#define RCC_PERIPHCLK_I2C3 0x00000008U /*!< I2C3 Peripheral Clock Selection */ +#endif +#define RCC_PERIPHCLK_LPTIM1 0x00000010U /*!< LPTIM1 Peripheral Clock Selection */ +#define RCC_PERIPHCLK_LPTIM2 0x00000020U /*!< LPTIM2 Peripheral Clock Selection */ +#if defined(SAI1) +#define RCC_PERIPHCLK_SAI1 0x00000040U /*!< SAI1 Peripheral Clock Selection */ +#endif +#define RCC_PERIPHCLK_CLK48SEL 0x00000100U /*!< 48 MHz clock source selection */ +#if defined(USB) +#define RCC_PERIPHCLK_USB RCC_PERIPHCLK_CLK48SEL /*!< USB Peripheral Clock Selection */ +#endif +#define RCC_PERIPHCLK_RNG 0x00000200U /*!< RNG Peripheral Clock Selection */ +#define RCC_PERIPHCLK_ADC 0x00000400U /*!< ADC Peripheral Clock Selection */ +#define RCC_PERIPHCLK_RTC 0x00000800U /*!< RTC Peripheral Clock Selection */ +#define RCC_PERIPHCLK_RFWAKEUP 0x00001000U /*!< RF Wakeup Peripheral Clock Selection */ +#if defined(RCC_SMPS_SUPPORT) +#define RCC_PERIPHCLK_SMPS 0x00002000U /*!< SMPS Peripheral Clock Selection */ +#endif +#if defined(SPI_I2S_SUPPORT) +#define RCC_PERIPHCLK_I2S 0x00004000U /*!< I2S Peripheral Clock Selection */ +#endif +/** + * @} + */ + +/** @defgroup RCCEx_USART1_Clock_Source USART1 Clock Source + * @{ + */ +#define RCC_USART1CLKSOURCE_PCLK2 LL_RCC_USART1_CLKSOURCE_PCLK2 /*!< APB2 clock selected as USART 1 clock*/ +#define RCC_USART1CLKSOURCE_SYSCLK LL_RCC_USART1_CLKSOURCE_SYSCLK /*!< SYSCLK clock selected as USART 1 clock*/ +#define RCC_USART1CLKSOURCE_HSI LL_RCC_USART1_CLKSOURCE_HSI /*!< HSI clock selected as USART 1 clock*/ +#define RCC_USART1CLKSOURCE_LSE LL_RCC_USART1_CLKSOURCE_LSE /*!< LSE clock selected as USART 1 clock*/ +/** + * @} + */ + +#if defined(LPUART1) +/** @defgroup RCCEx_LPUART1_Clock_Source LPUART1 Clock Source + * @{ + */ +#define RCC_LPUART1CLKSOURCE_PCLK1 LL_RCC_LPUART1_CLKSOURCE_PCLK1 /*!< APB1 clock selected as LPUART 1 clock*/ +#define RCC_LPUART1CLKSOURCE_SYSCLK LL_RCC_LPUART1_CLKSOURCE_SYSCLK /*!< SYSCLK clock selected as LPUART 1 clock*/ +#define RCC_LPUART1CLKSOURCE_HSI LL_RCC_LPUART1_CLKSOURCE_HSI /*!< HSI clock selected as LPUART 1 clock*/ +#define RCC_LPUART1CLKSOURCE_LSE LL_RCC_LPUART1_CLKSOURCE_LSE /*!< LSE clock selected as LPUART 1 clock*/ +/** + * @} + */ +#endif + +/** @defgroup RCCEx_I2C1_Clock_Source I2C1 Clock Source + * @{ + */ +#define RCC_I2C1CLKSOURCE_PCLK1 LL_RCC_I2C1_CLKSOURCE_PCLK1 /*!< APB1 clock selected as I2C1 clock */ +#define RCC_I2C1CLKSOURCE_SYSCLK LL_RCC_I2C1_CLKSOURCE_SYSCLK /*!< SYSCLK clock selected as I2C1 clock */ +#define RCC_I2C1CLKSOURCE_HSI LL_RCC_I2C1_CLKSOURCE_HSI /*!< HSI clock selected as I2C1 clock */ +/** + * @} + */ + +#if defined(I2C3) +/** @defgroup RCCEx_I2C3_Clock_Source I2C3 Clock Source + * @{ + */ +#define RCC_I2C3CLKSOURCE_PCLK1 LL_RCC_I2C3_CLKSOURCE_PCLK1 /*!< APB1 clock selected as I2C3 clock */ +#define RCC_I2C3CLKSOURCE_SYSCLK LL_RCC_I2C3_CLKSOURCE_SYSCLK /*!< SYSCLK clock selected as I2C3 clock */ +#define RCC_I2C3CLKSOURCE_HSI LL_RCC_I2C3_CLKSOURCE_HSI /*!< HSI clock selected as I2C3 clock */ +/** + * @} + */ +#endif + +#if defined(SAI1) +/** @defgroup RCCEx_SAI1_Clock_Source SAI1 Clock Source + * @{ + */ +#define RCC_SAI1CLKSOURCE_PLLSAI1 LL_RCC_SAI1_CLKSOURCE_PLLSAI1 /*!< PLLSAI "P" clock selected as SAI1 clock */ +#define RCC_SAI1CLKSOURCE_PLL LL_RCC_SAI1_CLKSOURCE_PLL /*!< PLL "P" clock selected as SAI1 clock */ +#define RCC_SAI1CLKSOURCE_HSI LL_RCC_SAI1_CLKSOURCE_HSI /*!< HSI clock selected as SAI1 clock */ +#define RCC_SAI1CLKSOURCE_PIN LL_RCC_SAI1_CLKSOURCE_PIN /*!< External PIN clock selected as SAI1 clock */ +/** + * @} + */ +#endif + +/** @defgroup RCCEx_LPTIM1_Clock_Source LPTIM1 Clock Source + * @{ + */ +#define RCC_LPTIM1CLKSOURCE_PCLK1 LL_RCC_LPTIM1_CLKSOURCE_PCLK1 /*!< APB1 clock selected as LPTIM1 clock */ +#define RCC_LPTIM1CLKSOURCE_LSI LL_RCC_LPTIM1_CLKSOURCE_LSI /*!< LSI clock selected as LPTIM1 clock */ +#define RCC_LPTIM1CLKSOURCE_HSI LL_RCC_LPTIM1_CLKSOURCE_HSI /*!< HSI clock selected as LPTIM1 clock */ +#define RCC_LPTIM1CLKSOURCE_LSE LL_RCC_LPTIM1_CLKSOURCE_LSE /*!< LSE clock selected as LPTIM1 clock */ +/** + * @} + */ + +/** @defgroup RCCEx_LPTIM2_Clock_Source LPTIM2 Clock Source + * @{ + */ +#define RCC_LPTIM2CLKSOURCE_PCLK1 LL_RCC_LPTIM2_CLKSOURCE_PCLK1 /*!< APB1 clock selected as LPTIM2 clock */ +#define RCC_LPTIM2CLKSOURCE_LSI LL_RCC_LPTIM2_CLKSOURCE_LSI /*!< LSI clock selected as LPTIM2 clock */ +#define RCC_LPTIM2CLKSOURCE_HSI LL_RCC_LPTIM2_CLKSOURCE_HSI /*!< HSI clock selected as LPTIM2 clock */ +#define RCC_LPTIM2CLKSOURCE_LSE LL_RCC_LPTIM2_CLKSOURCE_LSE /*!< LSE clock selected as LPTIM2 clock */ +/** + * @} + */ + +/** @defgroup RCCEx_RNG_Clock_Source RNG Clock Source + * @{ + */ +#define RCC_RNGCLKSOURCE_HSI48 (CLK48_MASK | LL_RCC_CLK48_CLKSOURCE_HSI48) /*!< HSI48 clock divided by 3 selected as RNG clock */ +#define RCC_RNGCLKSOURCE_PLL (CLK48_MASK | LL_RCC_CLK48_CLKSOURCE_PLL) /*!< PLL "Q" clock divided by 3 selected as RNG clock */ +#define RCC_RNGCLKSOURCE_MSI (CLK48_MASK | LL_RCC_CLK48_CLKSOURCE_MSI) /*!< MSI clock divided by 3 selected as RNG clock */ +#define RCC_RNGCLKSOURCE_CLK48 LL_RCC_RNG_CLKSOURCE_CLK48 /*!< CLK48 divided by 3 selected as RNG Clock */ +#define RCC_RNGCLKSOURCE_LSI LL_RCC_RNG_CLKSOURCE_LSI /*!< LSI clock selected as RNG clock */ +#define RCC_RNGCLKSOURCE_LSE LL_RCC_RNG_CLKSOURCE_LSE /*!< LSE clock selected as RNG clock */ +/** + * @} + */ + +#if defined(USB) +/** @defgroup RCCEx_USB_Clock_Source USB Clock Source + * @{ + */ +#define RCC_USBCLKSOURCE_HSI48 LL_RCC_USB_CLKSOURCE_HSI48 /*!< HSI48 clock selected as USB clock */ +#if defined(SAI1) +#define RCC_USBCLKSOURCE_PLLSAI1 LL_RCC_USB_CLKSOURCE_PLLSAI1 /*!< PLLSAI1 "Q" clock selected as USB clock */ +#endif +#define RCC_USBCLKSOURCE_PLL LL_RCC_USB_CLKSOURCE_PLL /*!< PLL "Q" clock selected as USB clock */ +#define RCC_USBCLKSOURCE_MSI LL_RCC_USB_CLKSOURCE_MSI /*!< MSI clock selected as USB clock */ +/** + * @} + */ +#endif + +/** @defgroup RCCEx_ADC_Clock_Source ADC Clock Source + * @{ + */ + +#define RCC_ADCCLKSOURCE_NONE LL_RCC_ADC_CLKSOURCE_NONE /*!< None clock selected as ADC clock */ +#if defined(STM32WB55xx) || defined (STM32WB5Mxx) +#define RCC_ADCCLKSOURCE_PLLSAI1 LL_RCC_ADC_CLKSOURCE_PLLSAI1 /*!< PLLSAI1 "R" clock selected as ADC clock */ +#elif defined(STM32WB35xx) +#define RCC_ADCCLKSOURCE_HSI LL_RCC_ADC_CLKSOURCE_HSI /*!< HSI clock selected as ADC clock */ +#endif +#define RCC_ADCCLKSOURCE_PLL LL_RCC_ADC_CLKSOURCE_PLL /*!< PLL "P" clock selected as ADC clock */ +#define RCC_ADCCLKSOURCE_SYSCLK LL_RCC_ADC_CLKSOURCE_SYSCLK /*!< SYSCLK clock selected as ADC clock */ + +/** + * @} + */ + +/** @defgroup RCCEx_HCLK5_Clock_Source HCLK RF Clock Source + * @{ + */ + +#define RCC_HCLK5SOURCE_HSI 0x00000001U /*!< HSI clock not divided selected as Radio Domain clock */ +#define RCC_HCLK5SOURCE_HSE 0x00000002U /*!< HSE clock divided by 2 selected as Radio Domain clock */ + +/** + * @} + */ + +/** @defgroup RCCEx_RFWKP_Clock_Source RF WKP Clock Source + * @{ + */ + +#define RCC_RFWKPCLKSOURCE_NONE LL_RCC_RFWKP_CLKSOURCE_NONE /*!< None clock selected as RF system wakeup clock */ +#define RCC_RFWKPCLKSOURCE_LSE LL_RCC_RFWKP_CLKSOURCE_LSE /*!< LSE clock selected as RF system wakeup clock */ +#define RCC_RFWKPCLKSOURCE_LSI LL_RCC_RFWKP_CLKSOURCE_LSI /*!< LSI clock selected as RF system wakeup clock */ +#define RCC_RFWKPCLKSOURCE_HSE_DIV1024 LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024 /*!< HSE clock divided by 1024 selected as RF system wakeup clock */ + +/** + * @} + */ + + +#if defined(RCC_SMPS_SUPPORT) +/** @defgroup RCCEx_SMPS_Clock_Source SMPS Clock Source + * @{ + */ +#define RCC_SMPSCLKSOURCE_HSI LL_RCC_SMPS_CLKSOURCE_HSI /*!< HSI selection as smps clock */ +#define RCC_SMPSCLKSOURCE_MSI LL_RCC_SMPS_CLKSOURCE_MSI /*!< MSI selection as smps clock */ +#define RCC_SMPSCLKSOURCE_HSE LL_RCC_SMPS_CLKSOURCE_HSE /*!< HSE selection as smps clock */ +/** + * @} + */ + +/** @defgroup RCC_System_Clock_Source_Status System Clock Source Status + * @{ + */ +#define RCC_SMPSCLKSOURCE_STATUS_HSI LL_RCC_SMPS_CLKSOURCE_STATUS_HSI /*!< HSI selection as smps clock */ +#define RCC_SMPSCLKSOURCE_STATUS_MSI LL_RCC_SMPS_CLKSOURCE_STATUS_MSI /*!< MSI selection as smps clock */ +#define RCC_SMPSCLKSOURCE_STATUS_HSE LL_RCC_SMPS_CLKSOURCE_STATUS_HSE /*!< HSE selection as smps clock */ +/** + * @} + */ + +/** @defgroup RCCEx_SMPS_Clock_Divider SMPS Clock Division Factor + * @{ + */ +#define RCC_SMPSCLKDIV_RANGE0 LL_RCC_SMPS_DIV_0 /*!< PLLM division factor = 0 */ +#define RCC_SMPSCLKDIV_RANGE1 LL_RCC_SMPS_DIV_1 /*!< PLLM division factor = 1 */ +#define RCC_SMPSCLKDIV_RANGE2 LL_RCC_SMPS_DIV_2 /*!< PLLM division factor = 2 */ +#define RCC_SMPSCLKDIV_RANGE3 LL_RCC_SMPS_DIV_3 /*!< PLLM division factor = 3 */ +/** + * @} + */ +#endif + +#if defined(SPI_I2S_SUPPORT) +/** @defgroup RCCEx_I2S_Clock_Source I2S Clock Source + * @{ + */ +#define RCC_I2SCLKSOURCE_NONE LL_RCC_I2S_CLKSOURCE_NONE /*!< No clock selected as I2S clock */ +#define RCC_I2SCLKSOURCE_PLL LL_RCC_I2S_CLKSOURCE_PLL /*!< PLL "Q" clock selected as I2S clock source */ +#define RCC_I2SCLKSOURCE_HSI LL_RCC_I2S_CLKSOURCE_HSI /*!< HSI clock selected as I2S clock */ +#define RCC_I2SCLKSOURCE_PIN LL_RCC_I2S_CLKSOURCE_PIN /*!< External clock selected as I2S clock */ +/** + * @} + */ +#endif + +/** @defgroup RCCEx_EXTI_LINE_LSECSS RCC LSE CSS external interrupt line + * @{ + */ +#define RCC_EXTI_LINE_LSECSS EXTI_IMR1_IM18 /*!< External interrupt line 18 connected to the LSE CSS EXTI Line */ + +/** + * @} + */ + + +#if defined(CRS) +/** @defgroup RCCEx_CRS_Status RCCEx CRS Status + * @{ + */ +#define RCC_CRS_NONE 0x00000000U /*!< CRS status none */ +#define RCC_CRS_TIMEOUT 0x00000001U /*!< CRS status timeout */ +#define RCC_CRS_SYNCOK 0x00000002U /*!< CRS status synchronization success */ +#define RCC_CRS_SYNCWARN 0x00000004U /*!< CRS status synchronization warning */ +#define RCC_CRS_SYNCERR 0x00000008U /*!< CRS status synchronization error */ +#define RCC_CRS_SYNCMISS 0x00000010U /*!< CRS status synchronization missed */ +#define RCC_CRS_TRIMOVF 0x00000020U /*!< CRS status trimming overflow or underflow */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_SynchroSource RCCEx CRS SynchroSource + * @{ + */ +#define RCC_CRS_SYNC_SOURCE_GPIO LL_CRS_SYNC_SOURCE_GPIO /*!< Synchro Signal source GPIO */ +#define RCC_CRS_SYNC_SOURCE_LSE LL_CRS_SYNC_SOURCE_LSE /*!< Synchro Signal source LSE */ +#define RCC_CRS_SYNC_SOURCE_USB LL_CRS_SYNC_SOURCE_USB /*!< Synchro Signal source USB SOF (default)*/ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_SynchroDivider RCCEx CRS SynchroDivider + * @{ + */ +#define RCC_CRS_SYNC_DIV1 LL_CRS_SYNC_DIV_1 /*!< Synchro Signal not divided (default) */ +#define RCC_CRS_SYNC_DIV2 LL_CRS_SYNC_DIV_2 /*!< Synchro Signal divided by 2 */ +#define RCC_CRS_SYNC_DIV4 LL_CRS_SYNC_DIV_4 /*!< Synchro Signal divided by 4 */ +#define RCC_CRS_SYNC_DIV8 LL_CRS_SYNC_DIV_8 /*!< Synchro Signal divided by 8 */ +#define RCC_CRS_SYNC_DIV16 LL_CRS_SYNC_DIV_16 /*!< Synchro Signal divided by 16 */ +#define RCC_CRS_SYNC_DIV32 LL_CRS_SYNC_DIV_32 /*!< Synchro Signal divided by 32 */ +#define RCC_CRS_SYNC_DIV64 LL_CRS_SYNC_DIV_64 /*!< Synchro Signal divided by 64 */ +#define RCC_CRS_SYNC_DIV128 LL_CRS_SYNC_DIV_128 /*!< Synchro Signal divided by 128 */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_SynchroPolarity RCCEx CRS SynchroPolarity + * @{ + */ +#define RCC_CRS_SYNC_POLARITY_RISING LL_CRS_SYNC_POLARITY_RISING /*!< Synchro Active on rising edge (default) */ +#define RCC_CRS_SYNC_POLARITY_FALLING LL_CRS_SYNC_POLARITY_FALLING /*!< Synchro Active on falling edge */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_ReloadValueDefault RCCEx CRS ReloadValueDefault + * @{ + */ +#define RCC_CRS_RELOADVALUE_DEFAULT LL_CRS_RELOADVALUE_DEFAULT /*!< The reset value of the RELOAD field corresponds + to a target frequency of 48 MHz and a synchronization signal frequency of 1 kHz (SOF signal from USB). */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_ErrorLimitDefault RCCEx CRS ErrorLimitDefault + * @{ + */ +#define RCC_CRS_ERRORLIMIT_DEFAULT LL_CRS_ERRORLIMIT_DEFAULT /*!< Default Frequency error limit */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_HSI48CalibrationDefault RCCEx CRS HSI48CalibrationDefault + * @{ + */ +#define RCC_CRS_HSI48CALIBRATION_DEFAULT LL_CRS_HSI48CALIBRATION_DEFAULT /*!< The default value is 32, which corresponds to the middle of the trimming interval. + The trimming step is around 67 kHz between two consecutive TRIM steps. A higher TRIM value + corresponds to a higher output frequency */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_FreqErrorDirection RCCEx CRS FreqErrorDirection + * @{ + */ +#define RCC_CRS_FREQERRORDIR_UP LL_CRS_FREQ_ERROR_DIR_UP /*!< Upcounting direction, the actual frequency is above the target */ +#define RCC_CRS_FREQERRORDIR_DOWN LL_CRS_FREQ_ERROR_DIR_DOWN /*!< Downcounting direction, the actual frequency is below the target */ +/** + * @} + */ + +/** @defgroup RCCEx_CRS_Interrupt_Sources RCCEx CRS Interrupt Sources + * @{ + */ +#define RCC_CRS_IT_SYNCOK LL_CRS_CR_SYNCOKIE /*!< SYNC event OK */ +#define RCC_CRS_IT_SYNCWARN LL_CRS_CR_SYNCWARNIE /*!< SYNC warning */ +#define RCC_CRS_IT_ERR LL_CRS_CR_ERRIE /*!< Error */ +#define RCC_CRS_IT_ESYNC LL_CRS_CR_ESYNCIE /*!< Expected SYNC */ +#define RCC_CRS_IT_SYNCERR LL_CRS_CR_ERRIE /*!< SYNC error */ +#define RCC_CRS_IT_SYNCMISS LL_CRS_CR_ERRIE /*!< SYNC missed */ +#define RCC_CRS_IT_TRIMOVF LL_CRS_CR_ERRIE /*!< Trimming overflow or underflow */ + +/** + * @} + */ + +/** @defgroup RCCEx_CRS_Flags RCCEx CRS Flags + * @{ + */ +#define RCC_CRS_FLAG_SYNCOK LL_CRS_ISR_SYNCOKF /*!< SYNC event OK flag */ +#define RCC_CRS_FLAG_SYNCWARN LL_CRS_ISR_SYNCWARNF /*!< SYNC warning flag */ +#define RCC_CRS_FLAG_ERR LL_CRS_ISR_ERRF /*!< Error flag */ +#define RCC_CRS_FLAG_ESYNC LL_CRS_ISR_ESYNCF /*!< Expected SYNC flag */ +#define RCC_CRS_FLAG_SYNCERR LL_CRS_ISR_SYNCERR /*!< SYNC error */ +#define RCC_CRS_FLAG_SYNCMISS LL_CRS_ISR_SYNCMISS /*!< SYNC missed*/ +#define RCC_CRS_FLAG_TRIMOVF LL_CRS_ISR_TRIMOVF /*!< Trimming overflow or underflow */ + +/** + * @} + */ +#endif + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup RCCEx_Exported_Macros RCCEx Exported Macros + * @{ + */ + +/*================================================================================================================*/ + +#if defined(SAI1) +/** + * @brief Macro to configure the PLLSAI1 clock multiplication and division factors. + * + * @note This function must be used only when the PLLSAI1 is disabled. + * @note PLLSAI1 clock source is common with the main PLL (configured through + * @ref __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLN__ specifies the multiplication factor for PLLSAI1 VCO output clock. + * This parameter must be a number between 6 and 127. + * @note You have to set the PLLN parameter correctly to ensure that the VCO + * output frequency is between 96 and 344 MHz. + * PLLSAI1 clock frequency = f(PLLSAI1) multiplied by PLLN + * + * @param __PLLP__ specifies the division factor for SAI clock. + * This parameter must be a number in the range (RCC_PLLP_DIV2 to RCC_PLLP_DIV32). + * SAI clock frequency = f(PLLSAI1) / PLLP + * + * @param __PLLQ__ specifies the division factor for USB/RNG clock. + * This parameter must be in the range (RCC_PLLQ_DIV2 to RCC_PLLQ_DIV8). + * USB/RNG clock frequency = f(PLLSAI1) / PLLQ + * + * @param __PLLR__ specifies the division factor for SAR ADC clock. + * This parameter must be in the range (RCC_PLLR_DIV2 to RCC_PLLR_DIV8). + * ADC clock frequency = f(PLLSAI1) / PLLR + * + * @retval None + */ +#define __HAL_RCC_PLLSAI1_CONFIG(__PLLN__, __PLLP__, __PLLQ__, __PLLR__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, \ + (RCC_PLLSAI1CFGR_PLLN | RCC_PLLSAI1CFGR_PLLP | RCC_PLLSAI1CFGR_PLLQ | RCC_PLLSAI1CFGR_PLLR), \ + (((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | (__PLLP__) | (__PLLQ__) | (__PLLR__))) + +/** + * @brief Macro to configure the PLLSAI1 clock multiplication factor N. + * + * @note This function must be used only when the PLLSAI1 is disabled. + * @note PLLSAI1 clock source is common with the main PLL (configured through + * @ref __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLN__ specifies the multiplication factor for PLLSAI1 VCO output clock. + * This parameter must be a number between Min_Data=6 and Max_Data=127. + * @note You have to set the PLLN parameter correctly to ensure that the VCO + * output frequency is between 96 and 344 MHz. + * Use to set PLLSAI1 clock frequency = f(PLLSAI1) multiplied by PLLN + * + * @retval None + */ +#define __HAL_RCC_PLLSAI1_MULN_CONFIG(__PLLN__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN, (__PLLN__) << RCC_PLLSAI1CFGR_PLLN_Pos) + + +/** @brief Macro to configure the PLLSAI1 clock division factor P. + * + * @note This function must be used only when the PLLSAI1 is disabled. + * @note PLLSAI1 clock source is common with the main PLL (configured through + * @ref __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLP__ specifies the division factor for SAI clock. + * This parameter must be a number in range (RCC_PLLP_DIV2 to RCC_PLLP_DIV32). + * Use to set SAI clock frequency = f(PLLSAI1) / PLLP + * + * @retval None + */ +#define __HAL_RCC_PLLSAI1_DIVP_CONFIG(__PLLP__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLP, (__PLLP__)) + + +/** @brief Macro to configure the PLLSAI1 clock division factor Q. + * + * @note This function must be used only when the PLLSAI1 is disabled. + * @note PLLSAI1 clock source is common with the main PLL (configured through + * @ref __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLQ__ specifies the division factor for USB clock. + * This parameter must be in the range (RCC_PLLQ_DIV2 to RCC_PLLQ_DIV8). + * Use to set USB clock frequency = f(PLLSAI1) / PLLQ + * + * @retval None + */ +#define __HAL_RCC_PLLSAI1_DIVQ_CONFIG(__PLLQ__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQ, (__PLLQ__)) + +/** @brief Macro to configure the PLLSAI1 clock division factor R. + * + * @note This function must be used only when the PLLSAI1 is disabled. + * @note PLLSAI1 clock source is common with the main PLL (configured through + * @ref __HAL_RCC_PLL_CONFIG() macro) + * + * @param __PLLR__ specifies the division factor for ADC clock. + * This parameter must be in the range (RCC_PLLR_DIV2 to RCC_PLLR_DIV8). + * Use to set ADC clock frequency = f(PLLSAI1) / PLLR + * + * @retval None + */ +#define __HAL_RCC_PLLSAI1_DIVR_CONFIG(__PLLR__) \ + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR, (__PLLR__)) + +/** + * @brief Macros to enable the PLLSAI1. + * @note The PLLSAI1 is disabled by hardware when entering STOP and STANDBY modes. + * @retval None + */ +#define __HAL_RCC_PLLSAI1_ENABLE() LL_RCC_PLLSAI1_Enable() + +/** + * @brief Macros to disable the PLLSAI1. + * @note The PLLSAI1 is disabled by hardware when entering STOP and STANDBY modes. + * @retval None + */ +#define __HAL_RCC_PLLSAI1_DISABLE() LL_RCC_PLLSAI1_Disable() + +/** + * @brief Macros to enable each clock output (RCC_PLLSAI1_SAI1CLK, RCC_PLLSAI1_USBCLK and RCC_PLLSAI1_ADCCLK). + * @note Enabling and disabling those clocks can be done without the need to stop the PLL. + * This is mainly used to save Power. + * @param __PLLSAI1_CLOCKOUT__ specifies the PLLSAI1 clock to be output. + * This parameter can be one or a combination of the following values: + * @arg @ref RCC_PLLSAI1_SAI1CLK This clock is used to generate an accurate clock to achieve high-quality audio performance on SAI interface + * @arg @ref RCC_PLLSAI1_ADCCLK Clock used to clock ADC peripheral + * @arg @ref RCC_PLLSAI1_USBCLK This clock is used to generate the clock for the USB Device (48 MHz) + * + * @retval None + */ +#define __HAL_RCC_PLLSAI1CLKOUT_ENABLE(__PLLSAI1_CLOCKOUT__) SET_BIT(RCC->PLLSAI1CFGR, (__PLLSAI1_CLOCKOUT__)) + +/** + * @brief Macros to disable each clock output (RCC_PLLSAI1_SAI1CLK, RCC_PLLSAI1_USBCLK and RCC_PLLSAI1_ADCCLK). + * @note Enabling and disabling those clocks can be done without the need to stop the PLL. + * This is mainly used to save Power. + * @param __PLLSAI1_CLOCKOUT__ specifies the PLLSAI1 clock to be output. + * This parameter can be one or a combination of the following values: + * @arg @ref RCC_PLLSAI1_SAI1CLK This clock is used to generate an accurate clock to achieve high-quality audio performance on SAI interface + * @arg @ref RCC_PLLSAI1_ADCCLK Clock used to clock ADC peripheral + * @arg @ref RCC_PLLSAI1_USBCLK This clock is used to generate the clock for the USB Device (48 MHz) + * + * @retval None + */ +#define __HAL_RCC_PLLSAI1CLKOUT_DISABLE(__PLLSAI1_CLOCKOUT__) CLEAR_BIT(RCC->PLLSAI1CFGR, (__PLLSAI1_CLOCKOUT__)) + +/** + * @brief Macro to get clock output enable status (RCC_PLLSAI1_SAI1CLK, RCC_PLLSAI1_USBCLK and RCC_PLLSAI1_ADCCLK). + * @param __PLLSAI1_CLOCKOUT__ specifies the PLLSAI1 clock to be output. + * This parameter can be one or a combination of the following values: + * @arg @ref RCC_PLLSAI1_SAI1CLK This clock is used to generate an accurate clock to achieve high-quality audio performance on SAI interface + * @arg @ref RCC_PLLSAI1_ADCCLK Clock used to clock ADC peripheral + * @arg @ref RCC_PLLSAI1_USBCLK This clock is used to generate the clock for the USB Device (48 MHz) + * @retval SET / RESET + */ +#define __HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(__PLLSAI1_CLOCKOUT__) READ_BIT(RCC->PLLSAI1CFGR, (__PLLSAI1_CLOCKOUT__)) + + +/** + * @brief Macro to configure the SAI1 clock source. + * @param __SAI1_CLKSOURCE__ defines the SAI1 clock source. This clock is derived + * from the PLLSAI1, system PLL, HSI or external clock (through a dedicated pin). + * This parameter can be one of the following values: + * @arg @ref RCC_SAI1CLKSOURCE_PLLSAI1 SAI1 clock = PLLSAI1 "P" clock + * @arg @ref RCC_SAI1CLKSOURCE_PLL SAI1 clock = PLL "P" clock + * @arg @ref RCC_SAI1CLKSOURCE_HSI SAI1 clock = HSI clock + * @arg @ref RCC_SAI1CLKSOURCE_PIN SAI1 clock = External Clock (SAI1_EXTCLK) + * + * @retval None + */ +#define __HAL_RCC_SAI1_CONFIG(__SAI1_CLKSOURCE__) LL_RCC_SetSAIClockSource(__SAI1_CLKSOURCE__) + + +/** @brief Macro to get the SAI1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_SAI1CLKSOURCE_PLLSAI1 SAI1 clock = PLLSAI1 "P" clock + * @arg @ref RCC_SAI1CLKSOURCE_PLL SAI1 clock = PLL "P" clock + * @arg @ref RCC_SAI1CLKSOURCE_HSI SAI1 clock = HSI clock + * @arg @ref RCC_SAI1CLKSOURCE_PIN SAI1 clock = External Clock (SAI1_EXTCLK) + * + * @retval None + */ +#define __HAL_RCC_GET_SAI1_SOURCE() LL_RCC_GetSAIClockSource(LL_RCC_SAI1_CLKSOURCE) +#endif + +/** @brief Macro to configure the I2C1 clock (I2C1CLK). + * + * @param __I2C1_CLKSOURCE__ specifies the I2C1 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_I2C1CLKSOURCE_PCLK1 PCLK1 selected as I2C1 clock + * @arg @ref RCC_I2C1CLKSOURCE_HSI HSI selected as I2C1 clock + * @arg @ref RCC_I2C1CLKSOURCE_SYSCLK System Clock selected as I2C1 clock + * @retval None + */ +#define __HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__) LL_RCC_SetI2CClockSource(__I2C1_CLKSOURCE__) + +/** @brief Macro to get the I2C1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_I2C1CLKSOURCE_PCLK1 PCLK1 selected as I2C1 clock + * @arg @ref RCC_I2C1CLKSOURCE_HSI HSI selected as I2C1 clock + * @arg @ref RCC_I2C1CLKSOURCE_SYSCLK System Clock selected as I2C1 clock + */ +#define __HAL_RCC_GET_I2C1_SOURCE() LL_RCC_GetI2CClockSource(LL_RCC_I2C1_CLKSOURCE) + +#if defined(I2C3) +/** @brief Macro to configure the I2C3 clock (I2C3CLK). + * + * @param __I2C3_CLKSOURCE__ specifies the I2C3 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_I2C3CLKSOURCE_PCLK1 PCLK1 selected as I2C3 clock + * @arg @ref RCC_I2C3CLKSOURCE_HSI HSI selected as I2C3 clock + * @arg @ref RCC_I2C3CLKSOURCE_SYSCLK System Clock selected as I2C3 clock + * @retval None + */ +#define __HAL_RCC_I2C3_CONFIG(__I2C3_CLKSOURCE__) LL_RCC_SetI2CClockSource(__I2C3_CLKSOURCE__) + +/** @brief Macro to get the I2C3 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_I2C3CLKSOURCE_PCLK1 PCLK1 selected as I2C3 clock + * @arg @ref RCC_I2C3CLKSOURCE_HSI HSI selected as I2C3 clock + * @arg @ref RCC_I2C3CLKSOURCE_SYSCLK System Clock selected as I2C3 clock + */ +#define __HAL_RCC_GET_I2C3_SOURCE() LL_RCC_GetI2CClockSource(LL_RCC_I2C3_CLKSOURCE) +#endif + +/** @brief Macro to configure the USART1 clock (USART1CLK). + * + * @param __USART1_CLKSOURCE__ specifies the USART1 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_USART1CLKSOURCE_PCLK2 PCLK2 selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_HSI HSI selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_SYSCLK System Clock selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_LSE LSE selected as USART1 clock + * @retval None + */ +#define __HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__) LL_RCC_SetUSARTClockSource(__USART1_CLKSOURCE__) + +/** @brief Macro to get the USART1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_USART1CLKSOURCE_PCLK2 PCLK2 selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_HSI HSI selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_SYSCLK System Clock selected as USART1 clock + * @arg @ref RCC_USART1CLKSOURCE_LSE LSE selected as USART1 clock + */ +#define __HAL_RCC_GET_USART1_SOURCE() LL_RCC_GetUSARTClockSource(LL_RCC_USART1_CLKSOURCE) + +#if defined(LPUART1) +/** @brief Macro to configure the LPUART clock (LPUARTCLK). + * + * @param __LPUART_CLKSOURCE__ specifies the LPUART clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_LPUART1CLKSOURCE_PCLK1 PCLK1 selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_HSI HSI selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_SYSCLK System Clock selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_LSE LSE selected as LPUART1 clock + * @retval None + */ +#define __HAL_RCC_LPUART1_CONFIG(__LPUART_CLKSOURCE__) LL_RCC_SetLPUARTClockSource(__LPUART_CLKSOURCE__) + +/** @brief Macro to get the LPUART clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_LPUART1CLKSOURCE_PCLK1 PCLK1 selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_HSI HSI selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_SYSCLK System Clock selected as LPUART1 clock + * @arg @ref RCC_LPUART1CLKSOURCE_LSE LSE selected as LPUART1 clock + */ +#define __HAL_RCC_GET_LPUART1_SOURCE() LL_RCC_GetLPUARTClockSource(LL_RCC_LPUART1_CLKSOURCE) +#endif + +/** @brief Macro to configure the LPTIM1 clock (LPTIM1CLK). + * + * @param __LPTIM1_CLKSOURCE__ specifies the LPTIM1 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_LPTIM1CLKSOURCE_PCLK1 PCLK selected as LPTIM1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_LSI HSI selected as LPTIM1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_HSI LSI selected as LPTIM1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_LSE LSE selected as LPTIM1 clock + * @retval None + */ +#define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__) LL_RCC_SetLPTIMClockSource(__LPTIM1_CLKSOURCE__) + +/** @brief Macro to get the LPTIM1 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_LPTIM1CLKSOURCE_PCLK1 PCLK selected as LPTIM1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_LSI HSI selected as LPTIM1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_HSI System Clock selected as LPTIM1 clock + * @arg @ref RCC_LPTIM1CLKSOURCE_LSE LSE selected as LPTIM1 clock + */ +#define __HAL_RCC_GET_LPTIM1_SOURCE() LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE) + +/** @brief Macro to configure the LPTIM2 clock (LPTIM2CLK). + * + * @param __LPTIM2_CLKSOURCE__ specifies the LPTIM2 clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_LPTIM2CLKSOURCE_PCLK1 PCLK selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_LSI HSI selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_HSI LSI selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_LSE LSE selected as LPTIM2 clock + * @retval None + */ +#define __HAL_RCC_LPTIM2_CONFIG(__LPTIM2_CLKSOURCE__) LL_RCC_SetLPTIMClockSource(__LPTIM2_CLKSOURCE__) + +/** @brief Macro to get the LPTIM2 clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_LPTIM2CLKSOURCE_PCLK1 PCLK selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_LSI HSI selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_HSI System Clock selected as LPTIM2 clock + * @arg @ref RCC_LPTIM2CLKSOURCE_LSE LSE selected as LPTIM2 clock + */ +#define __HAL_RCC_GET_LPTIM2_SOURCE() LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE) + + +/** @brief Macro to configure the RNG clock. + * + * @note USB and RNG peripherals share the same 48MHz clock source. + * + * @param __RNG_CLKSOURCE__ specifies the RNG clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_RNGCLKSOURCE_HSI48 HSI48 clock divided by 3 selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_PLL PLL "Q" clock divided by 3 selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_MSI MSI clock divided by 3 selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_CLK48 CLK48 divided by 3 selected as RNG Clock (default HSI48) + * @arg @ref RCC_RNGCLKSOURCE_LSI LSI clock selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_LSE LSE clock selected as RNG clock + * @retval None + */ +#define __HAL_RCC_RNG_CONFIG(__RNG_CLKSOURCE__) \ + do { \ + if (((__RNG_CLKSOURCE__) == RCC_RNGCLKSOURCE_LSI) \ + || ((__RNG_CLKSOURCE__) == RCC_RNGCLKSOURCE_LSE) \ + || ((__RNG_CLKSOURCE__) == RCC_RNGCLKSOURCE_CLK48)) \ + { \ + LL_RCC_SetRNGClockSource((__RNG_CLKSOURCE__)); \ + } \ + else \ + { \ + uint32_t tmp = (__RNG_CLKSOURCE__) &(~CLK48_MASK); \ + LL_RCC_SetRNGClockSource(RCC_RNGCLKSOURCE_CLK48); \ + LL_RCC_SetCLK48ClockSource(tmp); \ + } \ + } while(0U) + +/** @brief Macro to get the direct RNG clock. + * @note @ref HAL_RCCEx_GetRngCLKSource can also be called to get direct + * of indirect (48 MHz clock source) RNG clock source. + * @retval The RNG clock source can be one of the following values: + * @arg @ref RCC_RNGCLKSOURCE_CLK48 CLK48 divided by 3 selected as RNG Clock + * @arg @ref RCC_RNGCLKSOURCE_LSI LSI selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_LSE LSE selected as RNG clock + */ +#define __HAL_RCC_GET_RNG_SOURCE() LL_RCC_GetRNGClockSource(LL_RCC_RNG_CLKSOURCE) + +#if defined(USB) +/** @brief Macro to configure the USB clock (USBCLK). + * + * @note USB and RNG peripherals share the same 48MHz clock source. + * + * @param __USB_CLKSOURCE__ specifies the USB clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_USBCLKSOURCE_HSI48 HSI48 selected as 48MHz clock for devices with HSI48 + * @arg @ref RCC_USBCLKSOURCE_MSI MSI selected as USB clock + * @arg @ref RCC_USBCLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as USB clock + * @arg @ref RCC_USBCLKSOURCE_PLL PLL "Q" clock (PLL48M1CLK) selected as USB clock + * @retval None + */ +#define __HAL_RCC_USB_CONFIG(__USB_CLKSOURCE__) LL_RCC_SetUSBClockSource(__USB_CLKSOURCE__) + +/** @brief Macro to get the USB clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_USBCLKSOURCE_HSI48 HSI48 selected as 48MHz clock for devices with HSI48 + * @arg @ref RCC_USBCLKSOURCE_MSI MSI selected as USB clock + * @arg @ref RCC_USBCLKSOURCE_PLLSAI1 PLLSAI1 "Q" clock (PLL48M2CLK) selected as USB clock + * @arg @ref RCC_USBCLKSOURCE_PLL PLL "Q" clock (PLL48M1CLK) selected as USB clock + */ +#define __HAL_RCC_GET_USB_SOURCE() LL_RCC_GetUSBClockSource(LL_RCC_USB_CLKSOURCE) +#endif + +/** @brief Macro to configure the ADC interface clock. + * @param __ADC_CLKSOURCE__ specifies the ADC digital interface clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_ADCCLKSOURCE_NONE No clock selected as ADC clock + * @arg @ref RCC_ADCCLKSOURCE_PLLSAI1 PLLSAI1 Clock selected as ADC clock (*) + * @arg @ref RCC_ADCCLKSOURCE_PLL PLL Clock selected as ADC clock + * @arg @ref RCC_ADCCLKSOURCE_SYSCLK System Clock selected as ADC clock + * @arg @ref RCC_ADCCLKSOURCE_HSI HSI Clock selected as ADC clock (*) + * @note (*) Value not defined for all devices + * @retval None + */ +#define __HAL_RCC_ADC_CONFIG(__ADC_CLKSOURCE__) LL_RCC_SetADCClockSource(__ADC_CLKSOURCE__) + +/** @brief Macro to get the ADC clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_ADCCLKSOURCE_NONE No clock selected as ADC clock + * @arg @ref RCC_ADCCLKSOURCE_PLLSAI1 PLLSAI1 Clock selected as ADC clock (*) + * @arg @ref RCC_ADCCLKSOURCE_PLL PLL Clock selected as ADC clock + * @arg @ref RCC_ADCCLKSOURCE_SYSCLK System Clock selected as ADC clock + * @arg @ref RCC_ADCCLKSOURCE_HSI HSI Clock selected as ADC clock (*) + * @note (*) Value not defined for all devices + */ +#define __HAL_RCC_GET_ADC_SOURCE() LL_RCC_GetADCClockSource(LL_RCC_ADC_CLKSOURCE) + +/** @brief Macro to configure the RFWKP interface clock. + * @param __RFWKP_CLKSOURCE__ specifies the RFWKP digital interface clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_RFWKPCLKSOURCE_NONE No clock selected as RFWKP clock + * @arg @ref RCC_RFWKPCLKSOURCE_LSE LSE Clock selected as RFWKP clock + * @arg @ref RCC_RFWKPCLKSOURCE_LSI LSI Clock selected as RFWKP clock + * @arg @ref RCC_RFWKPCLKSOURCE_HSE_DIV1024 HSE div1024 Clock selected as RFWKP clock + * @retval None + */ +#define __HAL_RCC_RFWAKEUP_CONFIG(__RFWKP_CLKSOURCE__) LL_RCC_SetRFWKPClockSource(__RFWKP_CLKSOURCE__) + +/** @brief Macro to get the RFWKP clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_RFWKPCLKSOURCE_NONE No clock selected as RFWKP clock + * @arg @ref RCC_RFWKPCLKSOURCE_LSE LSE Clock selected as RFWKP clock + * @arg @ref RCC_RFWKPCLKSOURCE_LSI LSI Clock selected as RFWKP clock + * @arg @ref RCC_RFWKPCLKSOURCE_HSE_DIV1024 HSE div1024 Clock selected as RFWKP clock + */ +#define __HAL_RCC_GET_RFWAKEUP_SOURCE() LL_RCC_GetRFWKPClockSource() + +#if defined(RCC_SMPS_SUPPORT) +/** @brief Macro to configure the SMPS clock division factor. + * + * @param __SMPSCLKDIV__ specifies the division factor for SMPS clock. + * This parameter can be one of the following values: + * @arg @ref RCC_SMPSCLKDIV_RANGE0 1st divider factor value + * @arg @ref RCC_SMPSCLKDIV_RANGE1 2nd divider factor value + * @arg @ref RCC_SMPSCLKDIV_RANGE2 3th divider factor value + * @arg @ref RCC_SMPSCLKDIV_RANGE3 4th divider factor value + * + * @note divider value predefined by HW depending of SMPS clock source + * + * @retval None + */ +#define __HAL_RCC_SMPS_DIV_CONFIG(__SMPSCLKDIV__) LL_RCC_SetSMPSPrescaler(__SMPSCLKDIV__) + +/** @brief Macro to get the SMPS clock division factor. + * + * This parameter can be one of the following values: + * @arg @ref RCC_SMPSCLKDIV_RANGE0 1st divider factor value + * @arg @ref RCC_SMPSCLKDIV_RANGE1 2nd divider factor value + * @arg @ref RCC_SMPSCLKDIV_RANGE2 3th divider factor value + * @arg @ref RCC_SMPSCLKDIV_RANGE3 4th divider factor value + * + */ +#define __HAL_RCC_GET_SMPS_DIV() LL_RCC_GetSMPSPrescaler() + +/** @brief Macro to configure the SMPS interface clock. + * @param __SMPS_CLKSOURCE__ specifies the SMPS digital interface clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_SMPSCLKSOURCE_HSI HSI clock selected as SMPS clock + * @arg @ref RCC_SMPSCLKSOURCE_MSI MSI Clock selected as SMPS clock + * @arg @ref RCC_SMPSCLKSOURCE_HSE HSE Clock selected as SMPS clock + * @retval None + */ + +#define __HAL_RCC_SMPS_CONFIG(__SMPS_CLKSOURCE__) LL_RCC_SetSMPSClockSource(__SMPS_CLKSOURCE__) + +/** @brief Macro to get the SMPS clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_SMPSCLKSOURCE_HSI HSI clock selected as SMPS clock + * @arg @ref RCC_SMPSCLKSOURCE_MSI MSI Clock selected as SMPS clock + * @arg @ref RCC_SMPSCLKSOURCE_HSE HSE Clock selected as SMPS clock + */ +#define __HAL_RCC_GET_SMPS_SOURCE() LL_RCC_GetSMPSClockSelection() + +/** @brief Macro to get the SMPS clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_SMPSCLKSOURCE_STATUS_HSI HSI clock selected as SMPS clock + * @arg @ref RCC_SMPSCLKSOURCE_STATUS_MSI MSI Clock selected as SMPS clock + * @arg @ref RCC_SMPSCLKSOURCE_STATUS_HSE HSE Clock selected as SMPS clock + */ +#define __HAL_RCC_GET_SMPS_SOURCE_STATUS() LL_RCC_GetSMPSClockSource() +#endif + +/** @defgroup RCCEx_Flags_Interrupts_Management Flags Interrupts Management + * @brief macros to manage the specified RCC Flags and interrupts. + * @{ + */ + +#if defined(SPI_I2S_SUPPORT) +/** @brief Macro to configure the I2S clock (I2SCLK). + * @param __I2S_CLKSOURCE__ specifies the I2S clock source. + * This parameter can be one of the following values: + * @arg @ref RCC_I2SCLKSOURCE_NONE No clock selected as I2S clock + * @arg @ref RCC_I2SCLKSOURCE_PLL PLL "Q" selected as I2S clock + * @arg @ref RCC_I2SCLKSOURCE_HSI HSI selected as I2S clock + * @arg @ref RCC_I2SCLKSOURCE_PIN External clock selected as I2S clock + * @retval None + */ +#define __HAL_RCC_I2S_CONFIG(__I2S_CLKSOURCE__) LL_RCC_SetI2SClockSource(__I2S_CLKSOURCE__) + +/** @brief Macro to get the I2S clock source. + * @retval The clock source can be one of the following values: + * @arg @ref RCC_I2SCLKSOURCE_NONE No clock selected as I2S clock + * @arg @ref RCC_I2SCLKSOURCE_PLL PLL "Q" selected as I2S clock + * @arg @ref RCC_I2SCLKSOURCE_HSI HSI selected as I2S clock + * @arg @ref RCC_I2SCLKSOURCE_PIN External clock selected as I2S clock + */ +#define __HAL_RCC_GET_I2S_SOURCE() LL_RCC_GetI2SClockSource(LL_RCC_I2S_CLKSOURCE) +#endif + +#if defined(SAI1) +/** @brief Enable PLLSAI1RDY interrupt. + * @retval None + */ +#define __HAL_RCC_PLLSAI1_ENABLE_IT() LL_RCC_EnableIT_PLLSAI1RDY() + +/** @brief Disable PLLSAI1RDY interrupt. + * @retval None + */ +#define __HAL_RCC_PLLSAI1_DISABLE_IT() LL_RCC_DisableIT_PLLSAI1RDY() + +/** @brief Clear the PLLSAI1RDY interrupt pending bit. + * @retval None + */ +#define __HAL_RCC_PLLSAI1_CLEAR_IT() LL_RCC_ClearFlag_PLLSAI1RDY() + +/** @brief Check whether PLLSAI1RDY interrupt has occurred or not. + * @retval TRUE or FALSE. + */ +#define __HAL_RCC_PLLSAI1_GET_IT_SOURCE() LL_RCC_IsActiveFlag_PLLSAI1RDY() + +/** @brief Check whether the PLLSAI1RDY flag is set or not. + * @retval TRUE or FALSE. + */ +#define __HAL_RCC_PLLSAI1_GET_FLAG() LL_RCC_PLLSAI1_IsReady() +#endif + +/** + * @brief Enable the RCC LSE CSS Extended Interrupt C1 Line. + * @retval None + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_IT() LL_EXTI_EnableIT_0_31(RCC_EXTI_LINE_LSECSS) + +/** + * @brief Enable the RCC LSE CSS Extended Interrupt C2 Line. + * @retval None + */ +#define __HAL_C2_RCC_LSECSS_EXTI_ENABLE_IT() LL_C2_EXTI_EnableIT_0_31(RCC_EXTI_LINE_LSECSS) + +/** + * @brief Disable the RCC LSE CSS Extended Interrupt C1 Line. + * @retval None + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_IT() LL_EXTI_DisableIT_0_31(RCC_EXTI_LINE_LSECSS) + +/** + * @brief Disable the RCC LSE CSS Extended Interrupt C2 Line. + * @retval None + */ +#define __HAL_C2_RCC_LSECSS_EXTI_DISABLE_IT() LL_C2_EXTI_DisableIT_0_31(RCC_EXTI_LINE_LSECSS) + +/** + * @brief Enable the RCC LSE CSS Event C1 Line. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_EVENT() LL_EXTI_EnableEvent_0_31(RCC_EXTI_LINE_LSECSS) + +/** + * @brief Enable the RCC LSE CSS Event C2 Line. + * @retval None. + */ +#define __HAL_C2_RCC_LSECSS_EXTI_ENABLE_EVENT() LL_C2_EXTI_EnableEvent_0_31(RCC_EXTI_LINE_LSECSS) + +/** + * @brief Disable the RCC LSE CSS Event C1 Line. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_EVENT() LL_EXTI_DisableEvent_0_31(RCC_EXTI_LINE_LSECSS) + +/** + * @brief Disable the RCC LSE CSS Event C2 Line. + * @retval None. + */ +#define __HAL_C2_RCC_LSECSS_EXTI_DISABLE_EVENT() LL_C2_EXTI_DisableEvent_0_31(RCC_EXTI_LINE_LSECSS) + +/** + * @brief Enable the RCC LSE CSS Extended Interrupt Falling Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE() LL_EXTI_EnableFallingTrig_0_31(RCC_EXTI_LINE_LSECSS) + +/** + * @brief Disable the RCC LSE CSS Extended Interrupt Falling Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE() LL_EXTI_DisableFallingTrig_0_31(RCC_EXTI_LINE_LSECSS) + +/** + * @brief Enable the RCC LSE CSS Extended Interrupt Rising Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE() LL_EXTI_EnableRisingTrig_0_31(RCC_EXTI_LINE_LSECSS) + +/** + * @brief Disable the RCC LSE CSS Extended Interrupt Rising Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE() LL_EXTI_DisableRisingTrig_0_31(RCC_EXTI_LINE_LSECSS) + +/** + * @brief Enable the RCC LSE CSS Extended Interrupt Rising & Falling Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Disable the RCC LSE CSS Extended Interrupt Rising & Falling Trigger. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE() \ + do { \ + __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0) + +/** + * @brief Check whether the specified RCC LSE CSS EXTI interrupt flag is set or not. + * @retval EXTI RCC LSE CSS Line Status. + */ +#define __HAL_RCC_LSECSS_EXTI_GET_FLAG() LL_EXTI_IsActiveFlag_0_31(RCC_EXTI_LINE_LSECSS) + +/** + * @brief Clear the RCC LSE CSS EXTI flag. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_CLEAR_FLAG() LL_EXTI_ClearFlag_0_31(RCC_EXTI_LINE_LSECSS) + +/** + * @brief Generate a Software interrupt on the RCC LSE CSS EXTI line. + * @retval None. + */ +#define __HAL_RCC_LSECSS_EXTI_GENERATE_SWIT() LL_EXTI_GenerateSWI_0_31(RCC_EXTI_LINE_LSECSS) + +#if defined(CRS) +/** + * @brief Enable the specified CRS interrupts. + * @param __INTERRUPT__ specifies the CRS interrupt sources to be enabled. + * This parameter can be any combination of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @retval None + */ +#define __HAL_RCC_CRS_ENABLE_IT(__INTERRUPT__) SET_BIT(CRS->CR, (__INTERRUPT__)) + +/** + * @brief Disable the specified CRS interrupts. + * @param __INTERRUPT__ specifies the CRS interrupt sources to be disabled. + * This parameter can be any combination of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @retval None + */ +#define __HAL_RCC_CRS_DISABLE_IT(__INTERRUPT__) CLEAR_BIT(CRS->CR, (__INTERRUPT__)) + +/** @brief Check whether the CRS interrupt has occurred or not. + * @param __INTERRUPT__ specifies the CRS interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_RCC_CRS_GET_IT_SOURCE(__INTERRUPT__) ((READ_BIT(CRS->CR, (__INTERRUPT__)) != RESET) ? SET : RESET) + +/** @brief Clear the CRS interrupt pending bits + * @param __INTERRUPT__ specifies the interrupt pending bit to clear. + * This parameter can be any combination of the following values: + * @arg @ref RCC_CRS_IT_SYNCOK SYNC event OK interrupt + * @arg @ref RCC_CRS_IT_SYNCWARN SYNC warning interrupt + * @arg @ref RCC_CRS_IT_ERR Synchronization or trimming error interrupt + * @arg @ref RCC_CRS_IT_ESYNC Expected SYNC interrupt + * @arg @ref RCC_CRS_IT_TRIMOVF Trimming overflow or underflow interrupt + * @arg @ref RCC_CRS_IT_SYNCERR SYNC error interrupt + * @arg @ref RCC_CRS_IT_SYNCMISS SYNC missed interrupt + */ +#define __HAL_RCC_CRS_CLEAR_IT(__INTERRUPT__) do { \ + if(((__INTERRUPT__) & RCC_CRS_IT_ERROR_MASK) != RESET) \ + { \ + WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__INTERRUPT__) & ~RCC_CRS_IT_ERROR_MASK)); \ + } \ + else \ + { \ + WRITE_REG(CRS->ICR, (__INTERRUPT__)); \ + } \ + } while(0) + +/** + * @brief Check whether the specified CRS flag is set or not. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref RCC_CRS_FLAG_SYNCOK SYNC event OK + * @arg @ref RCC_CRS_FLAG_SYNCWARN SYNC warning + * @arg @ref RCC_CRS_FLAG_ERR Error + * @arg @ref RCC_CRS_FLAG_ESYNC Expected SYNC + * @arg @ref RCC_CRS_FLAG_TRIMOVF Trimming overflow or underflow + * @arg @ref RCC_CRS_FLAG_SYNCERR SYNC error + * @arg @ref RCC_CRS_FLAG_SYNCMISS SYNC missed + * @retval The new state of _FLAG_ (TRUE or FALSE). + */ +#define __HAL_RCC_CRS_GET_FLAG(__FLAG__) (READ_BIT(CRS->ISR, (__FLAG__)) == (__FLAG__)) + +/** + * @brief Clear the CRS specified FLAG. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be one of the following values: + * @arg @ref RCC_CRS_FLAG_SYNCOK SYNC event OK + * @arg @ref RCC_CRS_FLAG_SYNCWARN SYNC warning + * @arg @ref RCC_CRS_FLAG_ERR Error + * @arg @ref RCC_CRS_FLAG_ESYNC Expected SYNC + * @arg @ref RCC_CRS_FLAG_TRIMOVF Trimming overflow or underflow + * @arg @ref RCC_CRS_FLAG_SYNCERR SYNC error + * @arg @ref RCC_CRS_FLAG_SYNCMISS SYNC missed + * @note RCC_CRS_FLAG_ERR clears RCC_CRS_FLAG_TRIMOVF, RCC_CRS_FLAG_SYNCERR, RCC_CRS_FLAG_SYNCMISS and consequently RCC_CRS_FLAG_ERR + * @retval None + */ +#define __HAL_RCC_CRS_CLEAR_FLAG(__FLAG__) do { \ + if(((__FLAG__) & RCC_CRS_FLAG_ERROR_MASK) != 0U) \ + { \ + WRITE_REG(CRS->ICR, CRS_ICR_ERRC | ((__FLAG__) & ~RCC_CRS_FLAG_ERROR_MASK)); \ + } \ + else \ + { \ + WRITE_REG(CRS->ICR, (__FLAG__)); \ + } \ + } while(0) +#endif +/** + * @} + */ + + +#if defined(CRS) +/** @defgroup RCCEx_CRS_Extended_Features RCCEx CRS Extended Features + * @{ + */ +/** + * @brief Enable the oscillator clock for frequency error counter. + * @note when the CEN bit is set the CRS_CFGR register becomes write-protected. + * @retval None + */ +#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE() LL_CRS_EnableFreqErrorCounter() + +/** + * @brief Disable the oscillator clock for frequency error counter. + * @retval None + */ +#define __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE() LL_CRS_DisableFreqErrorCounter() + +/** + * @brief Enable the automatic hardware adjustement of TRIM bits. + * @note When the AUTOTRIMEN bit is set the CRS_CFGR register becomes write-protected. + * @retval None + */ +#define __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE() LL_CRS_EnableAutoTrimming() + +/** + * @brief Enable or disable the automatic hardware adjustement of TRIM bits. + * @retval None + */ +#define __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE() LL_CRS_DisableAutoTrimming() + +/** + * @brief Macro to calculate reload value to be set in CRS register according to target and sync frequencies + * @note The RELOAD value should be selected according to the ratio between the target frequency and the frequency + * of the synchronization source after prescaling. It is then decreased by one in order to + * reach the expected synchronization on the zero value. The formula is the following: + * RELOAD = (fTARGET / fSYNC) -1 + * @param __FTARGET__ Target frequency (value in Hz) + * @param __FSYNC__ Synchronization signal frequency (value in Hz) + * @retval None + */ +#define __HAL_RCC_CRS_RELOADVALUE_CALCULATE(__FTARGET__, __FSYNC__) __LL_CRS_CALC_CALCULATE_RELOADVALUE((__FTARGET__),(__FSYNC__)) + +/** + * @} + */ +#endif + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup RCCEx_Exported_Functions + * @{ + */ + +/** @addtogroup RCCEx_Exported_Functions_Group1 + * @{ + */ + +HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit); +void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit); +uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk); +uint32_t HAL_RCCEx_GetRngCLKSource(void); + +/** + * @} + */ + +/** @addtogroup RCCEx_Exported_Functions_Group2 + * @{ + */ + +#if defined(SAI1) +HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI1(RCC_PLLSAI1InitTypeDef *PLLSAI1Init); +HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI1(void); +#endif + +void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk); + +void HAL_RCCEx_EnableLSECSS(void); +void HAL_RCCEx_DisableLSECSS(void); +void HAL_RCCEx_EnableLSECSS_IT(void); +void HAL_RCCEx_LSECSS_IRQHandler(void); +void HAL_RCCEx_LSECSS_Callback(void); + +void HAL_RCCEx_LSCOConfig(uint32_t RCC_LSCOx, uint32_t RCC_LSCOSource); +void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource); +void HAL_RCCEx_DisableLSCO(void); + +void HAL_RCCEx_EnableMSIPLLMode(void); +void HAL_RCCEx_DisableMSIPLLMode(void); + +HAL_StatusTypeDef HAL_RCCEx_TrimOsc(uint32_t OscillatorType); + +/** + * @} + */ + + +#if defined(CRS) + +/** @addtogroup RCCEx_Exported_Functions_Group3 + * @{ + */ + +void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit); +void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void); +void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo); +uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout); +void HAL_RCCEx_CRS_IRQHandler(void); +void HAL_RCCEx_CRS_SyncOkCallback(void); +void HAL_RCCEx_CRS_SyncWarnCallback(void); +void HAL_RCCEx_CRS_ExpectedSyncCallback(void); +void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error); + +/** + * @} + */ + +#endif +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_RCC_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rng.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rng.h new file mode 100644 index 0000000..1c170b8 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rng.h @@ -0,0 +1,380 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_rng.h + * @author MCD Application Team + * @brief Header file of RNG HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_RNG_H +#define STM32WBxx_HAL_RNG_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +#if defined (RNG) + +/** @defgroup RNG RNG + * @brief RNG HAL module driver + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup RNG_Exported_Types RNG Exported Types + * @{ + */ + +/** @defgroup RNG_Exported_Types_Group1 RNG Init Structure definition + * @{ + */ +typedef struct +{ + uint32_t ClockErrorDetection; /*!< CED Clock error detection */ +} RNG_InitTypeDef; + +/** + * @} + */ + +/** @defgroup RNG_Exported_Types_Group2 RNG State Structure definition + * @{ + */ +typedef enum +{ + HAL_RNG_STATE_RESET = 0x00U, /*!< RNG not yet initialized or disabled */ + HAL_RNG_STATE_READY = 0x01U, /*!< RNG initialized and ready for use */ + HAL_RNG_STATE_BUSY = 0x02U, /*!< RNG internal process is ongoing */ + HAL_RNG_STATE_TIMEOUT = 0x03U, /*!< RNG timeout state */ + HAL_RNG_STATE_ERROR = 0x04U /*!< RNG error state */ + +} HAL_RNG_StateTypeDef; + +/** + * @} + */ + +/** @defgroup RNG_Exported_Types_Group3 RNG Handle Structure definition + * @{ + */ +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) +typedef struct __RNG_HandleTypeDef +#else +typedef struct +#endif /* (USE_HAL_RNG_REGISTER_CALLBACKS) */ +{ + RNG_TypeDef *Instance; /*!< Register base address */ + + RNG_InitTypeDef Init; /*!< RNG configuration parameters */ + + HAL_LockTypeDef Lock; /*!< RNG locking object */ + + __IO HAL_RNG_StateTypeDef State; /*!< RNG communication state */ + + __IO uint32_t ErrorCode; /*!< RNG Error code */ + + uint32_t RandomNumber; /*!< Last Generated RNG Data */ + +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) + void (* ReadyDataCallback)(struct __RNG_HandleTypeDef *hrng, uint32_t random32bit); /*!< RNG Data Ready Callback */ + void (* ErrorCallback)(struct __RNG_HandleTypeDef *hrng); /*!< RNG Error Callback */ + + void (* MspInitCallback)(struct __RNG_HandleTypeDef *hrng); /*!< RNG Msp Init callback */ + void (* MspDeInitCallback)(struct __RNG_HandleTypeDef *hrng); /*!< RNG Msp DeInit callback */ +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ + +} RNG_HandleTypeDef; + +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) +/** + * @brief HAL RNG Callback ID enumeration definition + */ +typedef enum +{ + HAL_RNG_ERROR_CB_ID = 0x00U, /*!< RNG Error Callback ID */ + + HAL_RNG_MSPINIT_CB_ID = 0x01U, /*!< RNG MspInit callback ID */ + HAL_RNG_MSPDEINIT_CB_ID = 0x02U /*!< RNG MspDeInit callback ID */ + +} HAL_RNG_CallbackIDTypeDef; + +/** + * @brief HAL RNG Callback pointer definition + */ +typedef void (*pRNG_CallbackTypeDef)(RNG_HandleTypeDef *hrng); /*!< pointer to a common RNG callback function */ +typedef void (*pRNG_ReadyDataCallbackTypeDef)(RNG_HandleTypeDef *hrng, uint32_t random32bit); /*!< pointer to an RNG Data Ready specific callback function */ + +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RNG_Exported_Constants RNG Exported Constants + * @{ + */ + +/** @defgroup RNG_Exported_Constants_Group1 RNG Interrupt definition + * @{ + */ +#define RNG_IT_DRDY RNG_SR_DRDY /*!< Data Ready interrupt */ +#define RNG_IT_CEI RNG_SR_CEIS /*!< Clock error interrupt */ +#define RNG_IT_SEI RNG_SR_SEIS /*!< Seed error interrupt */ +/** + * @} + */ + +/** @defgroup RNG_Exported_Constants_Group2 RNG Flag definition + * @{ + */ +#define RNG_FLAG_DRDY RNG_SR_DRDY /*!< Data ready */ +#define RNG_FLAG_CECS RNG_SR_CECS /*!< Clock error current status */ +#define RNG_FLAG_SECS RNG_SR_SECS /*!< Seed error current status */ +/** + * @} + */ + +/** @defgroup RNG_Exported_Constants_Group3 RNG Clock Error Detection + * @{ + */ +#define RNG_CED_ENABLE 0x00000000U /*!< Clock error detection Enabled */ +#define RNG_CED_DISABLE RNG_CR_CED /*!< Clock error detection Disabled */ +/** + * @} + */ + +/** @defgroup RNG_Error_Definition RNG Error Definition + * @{ + */ +#define HAL_RNG_ERROR_NONE 0x00000000U /*!< No error */ +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) +#define HAL_RNG_ERROR_INVALID_CALLBACK 0x00000001U /*!< Invalid Callback error */ +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ +#define HAL_RNG_ERROR_TIMEOUT 0x00000002U /*!< Timeout error */ +#define HAL_RNG_ERROR_BUSY 0x00000004U /*!< Busy error */ +#define HAL_RNG_ERROR_SEED 0x00000008U /*!< Seed error */ +#define HAL_RNG_ERROR_CLOCK 0x00000010U /*!< Clock error */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup RNG_Exported_Macros RNG Exported Macros + * @{ + */ + +/** @brief Reset RNG handle state + * @param __HANDLE__ RNG Handle + * @retval None + */ +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) +#define __HAL_RNG_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_RNG_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0U) +#else +#define __HAL_RNG_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_RNG_STATE_RESET) +#endif /*USE_HAL_RNG_REGISTER_CALLBACKS */ + +/** + * @brief Enables the RNG peripheral. + * @param __HANDLE__ RNG Handle + * @retval None + */ +#define __HAL_RNG_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= RNG_CR_RNGEN) + +/** + * @brief Disables the RNG peripheral. + * @param __HANDLE__ RNG Handle + * @retval None + */ +#define __HAL_RNG_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~RNG_CR_RNGEN) + +/** + * @brief Check the selected RNG flag status. + * @param __HANDLE__ RNG Handle + * @param __FLAG__ RNG flag + * This parameter can be one of the following values: + * @arg RNG_FLAG_DRDY: Data ready + * @arg RNG_FLAG_CECS: Clock error current status + * @arg RNG_FLAG_SECS: Seed error current status + * @retval The new state of __FLAG__ (SET or RESET). + */ +#define __HAL_RNG_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__)) + +/** + * @brief Clears the selected RNG flag status. + * @param __HANDLE__ RNG handle + * @param __FLAG__ RNG flag to clear + * @note WARNING: This is a dummy macro for HAL code alignment, + * flags RNG_FLAG_DRDY, RNG_FLAG_CECS and RNG_FLAG_SECS are read-only. + * @retval None + */ +#define __HAL_RNG_CLEAR_FLAG(__HANDLE__, __FLAG__) /* dummy macro */ + +/** + * @brief Enables the RNG interrupts. + * @param __HANDLE__ RNG Handle + * @retval None + */ +#define __HAL_RNG_ENABLE_IT(__HANDLE__) ((__HANDLE__)->Instance->CR |= RNG_CR_IE) + +/** + * @brief Disables the RNG interrupts. + * @param __HANDLE__ RNG Handle + * @retval None + */ +#define __HAL_RNG_DISABLE_IT(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~RNG_CR_IE) + +/** + * @brief Checks whether the specified RNG interrupt has occurred or not. + * @param __HANDLE__ RNG Handle + * @param __INTERRUPT__ specifies the RNG interrupt status flag to check. + * This parameter can be one of the following values: + * @arg RNG_IT_DRDY: Data ready interrupt + * @arg RNG_IT_CEI: Clock error interrupt + * @arg RNG_IT_SEI: Seed error interrupt + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_RNG_GET_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->SR & (__INTERRUPT__)) == (__INTERRUPT__)) + +/** + * @brief Clear the RNG interrupt status flags. + * @param __HANDLE__ RNG Handle + * @param __INTERRUPT__ specifies the RNG interrupt status flag to clear. + * This parameter can be one of the following values: + * @arg RNG_IT_CEI: Clock error interrupt + * @arg RNG_IT_SEI: Seed error interrupt + * @note RNG_IT_DRDY flag is read-only, reading RNG_DR register automatically clears RNG_IT_DRDY. + * @retval None + */ +#define __HAL_RNG_CLEAR_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->SR) = ~(__INTERRUPT__)) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RNG_Exported_Functions RNG Exported Functions + * @{ + */ + +/** @defgroup RNG_Exported_Functions_Group1 Initialization and configuration functions + * @{ + */ +HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng); +HAL_StatusTypeDef HAL_RNG_DeInit(RNG_HandleTypeDef *hrng); +void HAL_RNG_MspInit(RNG_HandleTypeDef *hrng); +void HAL_RNG_MspDeInit(RNG_HandleTypeDef *hrng); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_RNG_RegisterCallback(RNG_HandleTypeDef *hrng, HAL_RNG_CallbackIDTypeDef CallbackID, pRNG_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_RNG_UnRegisterCallback(RNG_HandleTypeDef *hrng, HAL_RNG_CallbackIDTypeDef CallbackID); + +HAL_StatusTypeDef HAL_RNG_RegisterReadyDataCallback(RNG_HandleTypeDef *hrng, pRNG_ReadyDataCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_RNG_UnRegisterReadyDataCallback(RNG_HandleTypeDef *hrng); +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup RNG_Exported_Functions_Group2 Peripheral Control functions + * @{ + */ +HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit); +HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber_IT(RNG_HandleTypeDef *hrng); +uint32_t HAL_RNG_ReadLastRandomNumber(RNG_HandleTypeDef *hrng); + +void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng); +void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng); +void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit); + +/** + * @} + */ + +/** @defgroup RNG_Exported_Functions_Group3 Peripheral State functions + * @{ + */ +HAL_RNG_StateTypeDef HAL_RNG_GetState(RNG_HandleTypeDef *hrng); +uint32_t HAL_RNG_GetError(RNG_HandleTypeDef *hrng); +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup RNG_Private_Macros RNG Private Macros + * @{ + */ +#define IS_RNG_IT(IT) (((IT) == RNG_IT_CEI) || \ + ((IT) == RNG_IT_SEI)) + +#define IS_RNG_FLAG(FLAG) (((FLAG) == RNG_FLAG_DRDY) || \ + ((FLAG) == RNG_FLAG_CECS) || \ + ((FLAG) == RNG_FLAG_SECS)) + +/** + * @brief Verify the RNG Clock Error Detection mode. + * @param __MODE__ RNG Clock Error Detection mode + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_RNG_CED(__MODE__) (((__MODE__) == RNG_CED_ENABLE) || \ + ((__MODE__) == RNG_CED_DISABLE)) +/** + * @} + */ + +/** + * @} + */ + +#endif /* RNG */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32WBxx_HAL_RNG_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rtc.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rtc.h new file mode 100644 index 0000000..917560f --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rtc.h @@ -0,0 +1,985 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_rtc.h + * @author MCD Application Team + * @brief Header file of RTC HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_RTC_H +#define STM32WBxx_HAL_RTC_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/* Include low level driver */ +#include "stm32wbxx_ll_exti.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup RTC RTC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup RTC_Exported_Types RTC Exported Types + * @{ + */ + +/** + * @brief HAL State structures definition + */ +typedef enum +{ + HAL_RTC_STATE_RESET = 0x00U, /*!< RTC not yet initialized or disabled */ + HAL_RTC_STATE_READY = 0x01U, /*!< RTC initialized and ready for use */ + HAL_RTC_STATE_BUSY = 0x02U, /*!< RTC process is ongoing */ + HAL_RTC_STATE_TIMEOUT = 0x03U, /*!< RTC timeout state */ + HAL_RTC_STATE_ERROR = 0x04U /*!< RTC error state */ + +}HAL_RTCStateTypeDef; + +/** + * @brief RTC Configuration Structure definition + */ +typedef struct +{ + uint32_t HourFormat; /*!< Specifies the RTC Hour Format. + This parameter can be a value of @ref RTC_Hour_Formats */ + + uint32_t AsynchPrediv; /*!< Specifies the RTC Asynchronous Predivider value. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7F */ + + uint32_t SynchPrediv; /*!< Specifies the RTC Synchronous Predivider value. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7FFF */ + + uint32_t OutPut; /*!< Specifies which signal will be routed to the RTC output. + This parameter can be a value of @ref RTCEx_Output_selection_Definitions */ + + uint32_t OutPutRemap; /*!< Specifies the remap for RTC output. + This parameter can be a value of @ref RTC_Output_ALARM_OUT_Remap */ + + uint32_t OutPutPolarity; /*!< Specifies the polarity of the output signal. + This parameter can be a value of @ref RTC_Output_Polarity_Definitions */ + + uint32_t OutPutType; /*!< Specifies the RTC Output Pin mode. + This parameter can be a value of @ref RTC_Output_Type_ALARM_OUT */ +}RTC_InitTypeDef; + +/** + * @brief RTC Time structure definition + */ +typedef struct +{ + uint8_t Hours; /*!< Specifies the RTC Time Hour. + This parameter must be a number between Min_Data = 0 and Max_Data = 12 if the RTC_HourFormat_12 is selected. + This parameter must be a number between Min_Data = 0 and Max_Data = 23 if the RTC_HourFormat_24 is selected */ + + uint8_t Minutes; /*!< Specifies the RTC Time Minutes. + This parameter must be a number between Min_Data = 0 and Max_Data = 59 */ + + uint8_t Seconds; /*!< Specifies the RTC Time Seconds. + This parameter must be a number between Min_Data = 0 and Max_Data = 59 */ + + uint8_t TimeFormat; /*!< Specifies the RTC AM/PM Time. + This parameter can be a value of @ref RTC_AM_PM_Definitions */ + + uint32_t SubSeconds; /*!< Specifies the RTC_SSR RTC Sub Second register content. + This parameter corresponds to a time unit range between [0-1] Second + with [1 Sec / SecondFraction +1] granularity */ + + uint32_t SecondFraction; /*!< Specifies the range or granularity of Sub Second register content + corresponding to Synchronous pre-scaler factor value (PREDIV_S) + This parameter corresponds to a time unit range between [0-1] Second + with [1 Sec / SecondFraction +1] granularity. + This field will be used only by HAL_RTC_GetTime function */ + + uint32_t DayLightSaving; /*!< Specifies RTC_DayLightSaveOperation: the value of hour adjustment. + This parameter can be a value of @ref RTC_DayLightSaving_Definitions */ + + uint32_t StoreOperation; /*!< Specifies RTC_StoreOperation value to be written in the BCK bit + in CR register to store the operation. + This parameter can be a value of @ref RTC_StoreOperation_Definitions */ +}RTC_TimeTypeDef; + +/** + * @brief RTC Date structure definition + */ +typedef struct +{ + uint8_t WeekDay; /*!< Specifies the RTC Date WeekDay. + This parameter can be a value of @ref RTC_WeekDay_Definitions */ + + uint8_t Month; /*!< Specifies the RTC Date Month (in BCD format). + This parameter can be a value of @ref RTC_Month_Date_Definitions */ + + uint8_t Date; /*!< Specifies the RTC Date. + This parameter must be a number between Min_Data = 1 and Max_Data = 31 */ + + uint8_t Year; /*!< Specifies the RTC Date Year. + This parameter must be a number between Min_Data = 0 and Max_Data = 99 */ + +}RTC_DateTypeDef; + +/** + * @brief RTC Alarm structure definition + */ +typedef struct +{ + RTC_TimeTypeDef AlarmTime; /*!< Specifies the RTC Alarm Time members */ + + uint32_t AlarmMask; /*!< Specifies the RTC Alarm Masks. + This parameter can be a value of @ref RTC_AlarmMask_Definitions */ + + uint32_t AlarmSubSecondMask; /*!< Specifies the RTC Alarm SubSeconds Masks. + This parameter can be a value of @ref RTC_Alarm_Sub_Seconds_Masks_Definitions */ + + uint32_t AlarmDateWeekDaySel; /*!< Specifies the RTC Alarm is on Date or WeekDay. + This parameter can be a value of @ref RTC_AlarmDateWeekDay_Definitions */ + + uint8_t AlarmDateWeekDay; /*!< Specifies the RTC Alarm Date/WeekDay. + If the Alarm Date is selected, this parameter must be set to a value in the 1-31 range. + If the Alarm WeekDay is selected, this parameter can be a value of @ref RTC_WeekDay_Definitions */ + + uint32_t Alarm; /*!< Specifies the alarm . + This parameter can be a value of @ref RTC_Alarms_Definitions */ +}RTC_AlarmTypeDef; + +/** + * @brief RTC Handle Structure definition + */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) +typedef struct __RTC_HandleTypeDef +#else +typedef struct +#endif +{ + RTC_TypeDef *Instance; /*!< Register base address */ + + RTC_InitTypeDef Init; /*!< RTC required parameters */ + + HAL_LockTypeDef Lock; /*!< RTC locking object */ + + __IO HAL_RTCStateTypeDef State; /*!< Time communication state */ + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + void (* AlarmAEventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Alarm A Event callback */ + + void (* AlarmBEventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Alarm B Event callback */ + + void (* TimeStampEventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC TimeStamp Event callback */ + + void (* WakeUpTimerEventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC WakeUpTimer Event callback */ + + void (* Tamper1EventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Tamper 1 Event callback */ + + void (* Tamper2EventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Tamper 2 Event callback */ + + void (* Tamper3EventCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Tamper 3 Event callback */ + + void (* MspInitCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Msp Init callback */ + + void (* MspDeInitCallback) ( struct __RTC_HandleTypeDef * hrtc); /*!< RTC Msp DeInit callback */ + +#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */ + +}RTC_HandleTypeDef; + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) +/** + * @brief HAL LPTIM Callback ID enumeration definition + */ +typedef enum +{ + HAL_RTC_ALARM_A_EVENT_CB_ID = 0x00U, /*!< RTC Alarm A Event Callback ID */ + HAL_RTC_ALARM_B_EVENT_CB_ID = 0x01U, /*!< RTC Alarm B Event Callback ID */ + HAL_RTC_TIMESTAMP_EVENT_CB_ID = 0x02U, /*!< RTC TimeStamp Event Callback ID */ + HAL_RTC_WAKEUPTIMER_EVENT_CB_ID = 0x03U, /*!< RTC WakeUp Timer Event Callback ID */ +#if defined(RTC_TAMPER1_SUPPORT) + HAL_RTC_TAMPER1_EVENT_CB_ID = 0x04U, /*!< RTC Tamper 1 Callback ID */ +#endif + HAL_RTC_TAMPER2_EVENT_CB_ID = 0x05U, /*!< RTC Tamper 2 Callback ID */ +#if defined(RTC_TAMPER3_SUPPORT) + HAL_RTC_TAMPER3_EVENT_CB_ID = 0x06U, /*!< RTC Tamper 3 Callback ID */ +#endif + HAL_RTC_MSPINIT_CB_ID = 0x0EU, /*!< RTC Msp Init callback ID */ + HAL_RTC_MSPDEINIT_CB_ID = 0x0FU /*!< RTC Msp DeInit callback ID */ +}HAL_RTC_CallbackIDTypeDef; + +/** + * @brief HAL RTC Callback pointer definition + */ +typedef void (*pRTC_CallbackTypeDef)(RTC_HandleTypeDef * hrtc); /*!< pointer to an RTC callback function */ +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RTC_Exported_Constants RTC Exported Constants + * @{ + */ + +/** @defgroup RTC_Hour_Formats RTC Hour Formats + * @{ + */ +#define RTC_HOURFORMAT_24 ((uint32_t)0x00000000U) +#define RTC_HOURFORMAT_12 ((uint32_t)RTC_CR_FMT) + +/** + * @} + */ + + +/** @defgroup RTC_Output_Polarity_Definitions RTC Output Polarity Definitions + * @{ + */ +#define RTC_OUTPUT_POLARITY_HIGH ((uint32_t)0x00000000U) +#define RTC_OUTPUT_POLARITY_LOW ((uint32_t)RTC_CR_POL) + +/** + * @} + */ + +/** @defgroup RTC_Output_Type_ALARM_OUT RTC Output Type ALARM OUT + * @{ + */ +#define RTC_OUTPUT_TYPE_OPENDRAIN ((uint32_t)0x00000000U) +#define RTC_OUTPUT_TYPE_PUSHPULL ((uint32_t)RTC_OR_ALARMOUTTYPE) + +/** + * @} + */ + +/** @defgroup RTC_Output_ALARM_OUT_Remap RTC Output ALARM OUT Remap + * @{ + */ +#define RTC_OUTPUT_REMAP_NONE ((uint32_t)0x00000000U) +#define RTC_OUTPUT_REMAP_POS1 ((uint32_t)RTC_OR_OUT_RMP) +/** + * @} + */ + +/** @defgroup RTC_AM_PM_Definitions RTC AM PM Definitions + * @{ + */ +#define RTC_HOURFORMAT12_AM ((uint8_t)0x00U) +#define RTC_HOURFORMAT12_PM ((uint8_t)0x40U) + +/** + * @} + */ + +/** @defgroup RTC_DayLightSaving_Definitions RTC DayLightSaving Definitions + * @{ + */ +#define RTC_DAYLIGHTSAVING_SUB1H ((uint32_t)RTC_CR_SUB1H) +#define RTC_DAYLIGHTSAVING_ADD1H ((uint32_t)RTC_CR_ADD1H) +#define RTC_DAYLIGHTSAVING_NONE ((uint32_t)0x00000000U) + +/** + * @} + */ + +/** @defgroup RTC_StoreOperation_Definitions RTC StoreOperation Definitions + * @{ + */ +#define RTC_STOREOPERATION_RESET ((uint32_t)0x00000000U) +#define RTC_STOREOPERATION_SET ((uint32_t)RTC_CR_BKP) + +/** + * @} + */ + +/** @defgroup RTC_Input_parameter_format_definitions RTC Input Parameter Format Definitions + * @{ + */ +#define RTC_FORMAT_BIN ((uint32_t)0x000000000U) +#define RTC_FORMAT_BCD ((uint32_t)0x000000001U) + +/** + * @} + */ + +/** @defgroup RTC_Month_Date_Definitions RTC Month Date Definitions + * @{ + */ + +/* Coded in BCD format */ +#define RTC_MONTH_JANUARY ((uint8_t)0x01U) +#define RTC_MONTH_FEBRUARY ((uint8_t)0x02U) +#define RTC_MONTH_MARCH ((uint8_t)0x03U) +#define RTC_MONTH_APRIL ((uint8_t)0x04U) +#define RTC_MONTH_MAY ((uint8_t)0x05U) +#define RTC_MONTH_JUNE ((uint8_t)0x06U) +#define RTC_MONTH_JULY ((uint8_t)0x07U) +#define RTC_MONTH_AUGUST ((uint8_t)0x08U) +#define RTC_MONTH_SEPTEMBER ((uint8_t)0x09U) +#define RTC_MONTH_OCTOBER ((uint8_t)0x10U) +#define RTC_MONTH_NOVEMBER ((uint8_t)0x11U) +#define RTC_MONTH_DECEMBER ((uint8_t)0x12U) + +/** + * @} + */ + +/** @defgroup RTC_WeekDay_Definitions RTC WeekDay Definitions + * @{ + */ +#define RTC_WEEKDAY_MONDAY ((uint8_t)0x01U) +#define RTC_WEEKDAY_TUESDAY ((uint8_t)0x02U) +#define RTC_WEEKDAY_WEDNESDAY ((uint8_t)0x03U) +#define RTC_WEEKDAY_THURSDAY ((uint8_t)0x04U) +#define RTC_WEEKDAY_FRIDAY ((uint8_t)0x05U) +#define RTC_WEEKDAY_SATURDAY ((uint8_t)0x06U) +#define RTC_WEEKDAY_SUNDAY ((uint8_t)0x07U) + +/** + * @} + */ + +/** @defgroup RTC_AlarmDateWeekDay_Definitions RTC AlarmDateWeekDay Definitions + * @{ + */ +#define RTC_ALARMDATEWEEKDAYSEL_DATE ((uint32_t)0x00000000U) +#define RTC_ALARMDATEWEEKDAYSEL_WEEKDAY RTC_ALRMAR_WDSEL + +/** + * @} + */ + +/** @defgroup RTC_AlarmMask_Definitions RTC AlarmMask Definitions + * @{ + */ +#define RTC_ALARMMASK_NONE ((uint32_t)0x00000000U) +#define RTC_ALARMMASK_DATEWEEKDAY RTC_ALRMAR_MSK4 +#define RTC_ALARMMASK_HOURS RTC_ALRMAR_MSK3 +#define RTC_ALARMMASK_MINUTES RTC_ALRMAR_MSK2 +#define RTC_ALARMMASK_SECONDS RTC_ALRMAR_MSK1 +#define RTC_ALARMMASK_ALL ((uint32_t) (RTC_ALARMMASK_NONE | \ + RTC_ALARMMASK_DATEWEEKDAY | \ + RTC_ALARMMASK_HOURS | \ + RTC_ALARMMASK_MINUTES | \ + RTC_ALARMMASK_SECONDS)) + +/** + * @} + */ + +/** @defgroup RTC_Alarms_Definitions RTC Alarms Definitions + * @{ + */ +#define RTC_ALARM_A RTC_CR_ALRAE +#define RTC_ALARM_B RTC_CR_ALRBE + +/** + * @} + */ + + + /** @defgroup RTC_Alarm_Sub_Seconds_Masks_Definitions RTC Alarm Sub Seconds Masks Definitions + * @{ + */ +#define RTC_ALARMSUBSECONDMASK_ALL ((uint32_t)0x00000000U) /*!< All Alarm SS fields are masked. + There is no comparison on sub seconds + for Alarm */ +#define RTC_ALARMSUBSECONDMASK_SS14_1 RTC_ALRMASSR_MASKSS_0 /*!< SS[14:1] are don't care in Alarm + comparison. Only SS[0] is compared. */ +#define RTC_ALARMSUBSECONDMASK_SS14_2 RTC_ALRMASSR_MASKSS_1 /*!< SS[14:2] are don't care in Alarm + comparison. Only SS[1:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_3 ((uint32_t) (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1)) /*!< SS[14:3] are don't care in Alarm + comparison. Only SS[2:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_4 RTC_ALRMASSR_MASKSS_2 /*!< SS[14:4] are don't care in Alarm + comparison. Only SS[3:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_5 ((uint32_t) (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_2)) /*!< SS[14:5] are don't care in Alarm + comparison. Only SS[4:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_6 ((uint32_t) (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2)) /*!< SS[14:6] are don't care in Alarm + comparison. Only SS[5:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_7 ((uint32_t) (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2)) /*!< SS[14:7] are don't care in Alarm + ` comparison. Only SS[6:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_8 RTC_ALRMASSR_MASKSS_3 /*!< SS[14:8] are don't care in Alarm + comparison. Only SS[7:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_9 ((uint32_t) (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_3)) /*!< SS[14:9] are don't care in Alarm + comparison. Only SS[8:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_10 ((uint32_t) (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_3)) /*!< SS[14:10] are don't care in Alarm + comparison. Only SS[9:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_11 ((uint32_t) (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_3)) /*!< SS[14:11] are don't care in Alarm + comparison. Only SS[10:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_12 ((uint32_t) (RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3)) /*!< SS[14:12] are don't care in Alarm + comparison.Only SS[11:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14_13 ((uint32_t) (RTC_ALRMASSR_MASKSS_0 | RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3)) /*!< SS[14:13] are don't care in Alarm + comparison. Only SS[12:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_SS14 ((uint32_t) (RTC_ALRMASSR_MASKSS_1 | RTC_ALRMASSR_MASKSS_2 | RTC_ALRMASSR_MASKSS_3)) /*!< SS[14] is don't care in Alarm + comparison.Only SS[13:0] are compared */ +#define RTC_ALARMSUBSECONDMASK_NONE RTC_ALRMASSR_MASKSS /*!< SS[14:0] are compared and must match + to activate alarm. */ +/** + * @} + */ + +/** @defgroup RTC_Interrupts_Definitions RTC Interrupts Definitions + * @{ + */ +#define RTC_IT_TS ((uint32_t)RTC_CR_TSIE) /*!< Enable Timestamp Interrupt */ +#define RTC_IT_WUT ((uint32_t)RTC_CR_WUTIE) /*!< Enable Wakeup timer Interrupt */ +#define RTC_IT_ALRA ((uint32_t)RTC_CR_ALRAIE) /*!< Enable Alarm A Interrupt */ +#define RTC_IT_ALRB ((uint32_t)RTC_CR_ALRBIE) /*!< Enable Alarm B Interrupt */ +#define RTC_IT_TAMP ((uint32_t)RTC_TAMPCR_TAMPIE) /*!< Enable all Tamper Interrupt */ +#if defined(RTC_TAMPER1_SUPPORT) +#define RTC_IT_TAMP1 ((uint32_t)RTC_TAMPCR_TAMP1IE) /*!< Enable Tamper 1 Interrupt */ +#endif +#define RTC_IT_TAMP2 ((uint32_t)RTC_TAMPCR_TAMP2IE) /*!< Enable Tamper 2 Interrupt */ + +/** + * @} + */ + +/** @defgroup RTC_Flags_Definitions RTC Flags Definitions + * @{ + */ +#define RTC_FLAG_RECALPF ((uint32_t)RTC_ISR_RECALPF) +#define RTC_FLAG_TAMP2F ((uint32_t)RTC_ISR_TAMP2F) +#if defined(RTC_TAMPER1_SUPPORT) +#define RTC_FLAG_TAMP1F ((uint32_t)RTC_ISR_TAMP1F) +#endif +#define RTC_FLAG_TSOVF ((uint32_t)RTC_ISR_TSOVF) +#define RTC_FLAG_TSF ((uint32_t)RTC_ISR_TSF) +#if defined(RTC_ISR_ITSF) +#define RTC_FLAG_ITSF ((uint32_t)RTC_ISR_ITSF) +#endif +#define RTC_FLAG_WUTF ((uint32_t)RTC_ISR_WUTF) +#define RTC_FLAG_ALRBF ((uint32_t)RTC_ISR_ALRBF) +#define RTC_FLAG_ALRAF ((uint32_t)RTC_ISR_ALRAF) +#define RTC_FLAG_INITF ((uint32_t)RTC_ISR_INITF) +#define RTC_FLAG_RSF ((uint32_t)RTC_ISR_RSF) +#define RTC_FLAG_INITS ((uint32_t)RTC_ISR_INITS) +#define RTC_FLAG_SHPF ((uint32_t)RTC_ISR_SHPF) +#define RTC_FLAG_WUTWF ((uint32_t)RTC_ISR_WUTWF) +#define RTC_FLAG_ALRBWF ((uint32_t)RTC_ISR_ALRBWF) +#define RTC_FLAG_ALRAWF ((uint32_t)RTC_ISR_ALRAWF) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup RTC_Exported_Macros RTC Exported Macros + * @{ + */ + +/** @brief Reset RTC handle state + * @param __HANDLE__ RTC handle. + * @retval None + */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) +#define __HAL_RTC_RESET_HANDLE_STATE(__HANDLE__) do{\ + (__HANDLE__)->State = HAL_RTC_STATE_RESET;\ + (__HANDLE__)->MspInitCallback = NULL;\ + (__HANDLE__)->MspDeInitCallback = NULL;\ + }while(0) +#else +#define __HAL_RTC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_RTC_STATE_RESET) +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + +/** + * @brief Disable the write protection for RTC registers. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_WRITEPROTECTION_DISABLE(__HANDLE__) \ + do{ \ + (__HANDLE__)->Instance->WPR = 0xCAU; \ + (__HANDLE__)->Instance->WPR = 0x53U; \ + } while(0U) + +/** + * @brief Enable the write protection for RTC registers. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_WRITEPROTECTION_ENABLE(__HANDLE__) \ + do{ \ + (__HANDLE__)->Instance->WPR = 0xFFU; \ + } while(0U) + +/** + * @brief Enable the RTC ALARMA peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_ALARMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_ALRAE)) + +/** + * @brief Disable the RTC ALARMA peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_ALARMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ALRAE)) + +/** + * @brief Enable the RTC ALARMB peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_ALARMB_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_ALRBE)) + +/** + * @brief Disable the RTC ALARMB peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_ALARMB_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ALRBE)) + +/** + * @brief Enable the RTC Alarm interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Alarm interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg RTC_IT_ALRA: Alarm A interrupt + * @arg RTC_IT_ALRB: Alarm B interrupt + * @retval None + */ +#define __HAL_RTC_ALARM_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) + +/** + * @brief Disable the RTC Alarm interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Alarm interrupt sources to be enabled or disabled. + * This parameter can be any combination of the following values: + * @arg RTC_IT_ALRA: Alarm A interrupt + * @arg RTC_IT_ALRB: Alarm B interrupt + * @retval None + */ +#define __HAL_RTC_ALARM_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) + +/** + * @brief Check whether the specified RTC Alarm interrupt has occurred or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Alarm interrupt sources to check. + * This parameter can be: + * @arg RTC_IT_ALRA: Alarm A interrupt + * @arg RTC_IT_ALRB: Alarm B interrupt + * @retval None + */ +#define __HAL_RTC_ALARM_GET_IT(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->ISR)& ((__INTERRUPT__)>> 4U)) != 0U)? 1U : 0U) + +/** + * @brief Check whether the specified RTC Alarm interrupt has been enabled or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Alarm interrupt sources to check. + * This parameter can be: + * @arg RTC_IT_ALRA: Alarm A interrupt + * @arg RTC_IT_ALRB: Alarm B interrupt + * @retval None + */ +#define __HAL_RTC_ALARM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) + +/** + * @brief Get the selected RTC Alarm's flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Alarm Flag sources to check. + * This parameter can be: + * @arg RTC_FLAG_ALRAF + * @arg RTC_FLAG_ALRBF + * @arg RTC_FLAG_ALRAWF + * @arg RTC_FLAG_ALRBWF + * @retval None + */ +#define __HAL_RTC_ALARM_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U)? 1U : 0U) + +/** + * @brief Clear the RTC Alarm's pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Alarm Flag sources to clear. + * This parameter can be: + * @arg RTC_FLAG_ALRAF + * @arg RTC_FLAG_ALRBF + * @retval None + */ +#define __HAL_RTC_ALARM_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT) | ((__HANDLE__)->Instance->ISR & RTC_ISR_INIT)) + +/** + * @brief Enable interrupt on the RTC Alarm associated Exti line by core 1. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTI_ENABLE_IT() (EXTI->IMR1 |= RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Enable interrupt on the RTC Alarm associated Exti line by core 2. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTIC2_ENABLE_IT() (EXTI->C2IMR1 |= RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Disable interrupt on the RTC Alarm associated Exti line by core 1. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTI_DISABLE_IT() (EXTI->IMR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) + +/** + * @brief Disable interrupt on the RTC Alarm associated Exti line by core 2. + * @retval None + */ +#define __HAL_RTC_ALARM_EXTIC2_DISABLE_IT() (EXTI->C2IMR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) + + +/** + * @brief Enable event on the RTC Alarm associated Exti line by core 1. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Enable event on the RTC Alarm associated Exti line by core 2. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTIC2_ENABLE_EVENT() (EXTI->C2EMR1 |= RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Disable event on the RTC Alarm associated Exti line by core 1. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTI_DISABLE_EVENT() (EXTI->EMR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) + +/** + * @brief Disable event on the RTC Alarm associated Exti line by core 2. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTIC2_DISABLE_EVENT() (EXTI->C2EMR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) + +/*----------------------------*/ +/** + * @brief Enable falling edge trigger on the RTC Alarm associated Exti line. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE() (EXTI->FTSR1 |= RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Disable falling edge trigger on the RTC Alarm associated Exti line. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE() (EXTI->FTSR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) + +/** + * @brief Enable rising edge trigger on the RTC Alarm associated Exti line. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE() (EXTI->RTSR1 |= RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Disable rising edge trigger on the RTC Alarm associated Exti line. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE() (EXTI->RTSR1 &= ~(RTC_EXTI_LINE_ALARM_EVENT)) + + + +/** + * @brief Enable rising & falling edge trigger on the RTC Alarm associated Exti line. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTI_ENABLE_RISING_FALLING_EDGE() do { \ + __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_RTC_ALARM_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0U) + +/** + * @brief Disable rising & falling edge trigger on the RTC Alarm associated Exti line. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTI_DISABLE_RISING_FALLING_EDGE() do { \ + __HAL_RTC_ALARM_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_RTC_ALARM_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0U) + + +/** + * @brief Check whether the RTC Alarm associated Exti line interrupt flag is set or notby core 1. + * @retval Line Status. + */ +#define __HAL_RTC_ALARM_EXTI_GET_FLAG() (EXTI->PR1 & RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Check whether the RTC Alarm associated Exti line interrupt flag is set or not by core 2. + * @retval Line Status. + */ +#define __HAL_RTC_ALARM_EXTIC2_GET_FLAG() (EXTI->PR2 & RTC_EXTI_LINE_ALARM_EVENT) + +/** + * @brief Clear the RTC Alarm associated Exti line flag. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() (EXTI->PR1 = (RTC_EXTI_LINE_ALARM_EVENT)) + +/** + * @brief Clear the RTC Alarm associated Exti line flag. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTIC2_CLEAR_FLAG() (EXTI->PR2 = (RTC_EXTI_LINE_ALARM_EVENT)) + +/*----------------------------*/ +/** + * @brief Generate a Software interrupt on RTC Alarm associated Exti line. + * @retval None. + */ +#define __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() (EXTI->SWIER1 |= RTC_EXTI_LINE_ALARM_EVENT) +/*----------------------------*/ + + +/** + * @} + */ + +/* Include RTC HAL Extended module */ +#include "stm32wbxx_hal_rtc_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RTC_Exported_Functions RTC Exported Functions + * @{ + */ + +/** @defgroup RTC_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTC_DeInit(RTC_HandleTypeDef *hrtc); + +void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc); +void HAL_RTC_MspDeInit(RTC_HandleTypeDef *hrtc); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_RTC_RegisterCallback(RTC_HandleTypeDef *hrtc, HAL_RTC_CallbackIDTypeDef CallbackID, pRTC_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_RTC_UnRegisterCallback(RTC_HandleTypeDef *hrtc, HAL_RTC_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup RTC_Exported_Functions_Group2 RTC Time and Date functions + * @{ + */ +/* RTC Time and Date functions ************************************************/ +HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format); +/** + * @} + */ + +/** @defgroup RTC_Exported_Functions_Group3 RTC Alarm functions + * @{ + */ +/* RTC Alarm functions ********************************************************/ +HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format); +HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm); +HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format); +void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTC_PollForAlarmAEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc); +/** + * @} + */ + +/** @defgroup RTC_Exported_Functions_Group4 Peripheral Control functions + * @{ + */ +/* Peripheral Control functions ***********************************************/ +HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc); +/** + * @} + */ + +/** @defgroup RTC_Exported_Functions_Group5 Peripheral State functions + * @{ + */ +/* Peripheral State functions *************************************************/ +HAL_RTCStateTypeDef HAL_RTC_GetState(RTC_HandleTypeDef *hrtc); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup RTC_Private_Constants RTC Private Constants + * @{ + */ +/* Masks Definition */ +#define RTC_TR_RESERVED_MASK ((uint32_t) (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | \ + RTC_TR_MNT | RTC_TR_MNU| RTC_TR_ST | \ + RTC_TR_SU)) +#define RTC_DR_RESERVED_MASK ((uint32_t) (RTC_DR_YT | RTC_DR_YU | RTC_DR_WDU | \ + RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | \ + RTC_DR_DU)) +#define RTC_INIT_MASK ((uint32_t)0xFFFFFFFFU) +#define RTC_RSF_MASK ((uint32_t)~(RTC_ISR_INIT | RTC_ISR_RSF)) + +#define RTC_TIMEOUT_VALUE 1000U + +#define RTC_EXTI_LINE_ALARM_EVENT (LL_EXTI_LINE_17) /*!< External interrupt line connected to the RTC Alarm event */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup RTC_Private_Macros RTC Private Macros + * @{ + */ + +/** @defgroup RTC_IS_RTC_Definitions RTC Private macros to check input parameters + * @{ + */ + +#define IS_RTC_HOUR_FORMAT(FORMAT) (((FORMAT) == RTC_HOURFORMAT_12) || \ + ((FORMAT) == RTC_HOURFORMAT_24)) + +#define IS_RTC_OUTPUT_POL(POL) (((POL) == RTC_OUTPUT_POLARITY_HIGH) || \ + ((POL) == RTC_OUTPUT_POLARITY_LOW)) + +#define IS_RTC_OUTPUT_TYPE(TYPE) (((TYPE) == RTC_OUTPUT_TYPE_OPENDRAIN) || \ + ((TYPE) == RTC_OUTPUT_TYPE_PUSHPULL)) + +#define IS_RTC_OUTPUT_REMAP(REMAP) (((REMAP) == RTC_OUTPUT_REMAP_NONE) || \ + ((REMAP) == RTC_OUTPUT_REMAP_POS1)) + +#define IS_RTC_HOURFORMAT12(PM) (((PM) == RTC_HOURFORMAT12_AM) || \ + ((PM) == RTC_HOURFORMAT12_PM)) + +#define IS_RTC_DAYLIGHT_SAVING(SAVE) (((SAVE) == RTC_DAYLIGHTSAVING_SUB1H) || \ + ((SAVE) == RTC_DAYLIGHTSAVING_ADD1H) || \ + ((SAVE) == RTC_DAYLIGHTSAVING_NONE)) + +#define IS_RTC_STORE_OPERATION(OPERATION) (((OPERATION) == RTC_STOREOPERATION_RESET) || \ + ((OPERATION) == RTC_STOREOPERATION_SET)) + +#define IS_RTC_FORMAT(FORMAT) (((FORMAT) == RTC_FORMAT_BIN) || ((FORMAT) == RTC_FORMAT_BCD)) + +#define IS_RTC_YEAR(YEAR) ((YEAR) <= (uint32_t)99U) + +#define IS_RTC_MONTH(MONTH) (((MONTH) >= (uint32_t)1U) && ((MONTH) <= (uint32_t)12U)) + +#define IS_RTC_DATE(DATE) (((DATE) >= (uint32_t)1U) && ((DATE) <= (uint32_t)31U)) + +#define IS_RTC_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_TUESDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_THURSDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_FRIDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_SATURDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_SUNDAY)) + +#define IS_RTC_ALARM_DATE_WEEKDAY_DATE(DATE) (((DATE) >(uint32_t)0U) && ((DATE) <= (uint32_t)31U)) + +#define IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(WEEKDAY) (((WEEKDAY) == RTC_WEEKDAY_MONDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_TUESDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_WEDNESDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_THURSDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_FRIDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_SATURDAY) || \ + ((WEEKDAY) == RTC_WEEKDAY_SUNDAY)) + +#define IS_RTC_ALARM_DATE_WEEKDAY_SEL(SEL) (((SEL) == RTC_ALARMDATEWEEKDAYSEL_DATE) || \ + ((SEL) == RTC_ALARMDATEWEEKDAYSEL_WEEKDAY)) + +#define IS_RTC_ALARM_MASK(MASK) (((MASK) & ~(RTC_ALARMMASK_ALL)) == 0U) + +#define IS_RTC_ALARM(ALARM) (((ALARM) == RTC_ALARM_A) || ((ALARM) == RTC_ALARM_B)) + +#define IS_RTC_ALARM_SUB_SECOND_VALUE(VALUE) ((VALUE) <= RTC_ALRMASSR_SS) + +#define IS_RTC_ALARM_SUB_SECOND_MASK(MASK) (((MASK) == RTC_ALARMSUBSECONDMASK_ALL) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_1) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_2) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_3) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_4) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_5) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_6) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_7) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_8) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_9) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_10) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_11) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_12) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14_13) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_SS14) || \ + ((MASK) == RTC_ALARMSUBSECONDMASK_NONE)) + +#define IS_RTC_ASYNCH_PREDIV(PREDIV) ((PREDIV) <= (uint32_t)0x7FU) + +#define IS_RTC_SYNCH_PREDIV(PREDIV) ((PREDIV) <= (uint32_t)0x7FFFU) + +#define IS_RTC_HOUR12(HOUR) (((HOUR) > (uint32_t)0U) && ((HOUR) <= (uint32_t)12U)) + +#define IS_RTC_HOUR24(HOUR) ((HOUR) <= (uint32_t)23U) + +#define IS_RTC_MINUTES(MINUTES) ((MINUTES) <= (uint32_t)59U) + +#define IS_RTC_SECONDS(SECONDS) ((SECONDS) <= (uint32_t)59U) + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions -------------------------------------------------------------*/ +/** @defgroup RTC_Private_Functions RTC Private Functions + * @{ + */ +HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc); +uint8_t RTC_ByteToBcd2(uint8_t Value); +uint8_t RTC_Bcd2ToByte(uint8_t Value); +/** + * @} + */ + + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_RTC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rtc_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rtc_ex.h new file mode 100644 index 0000000..34aef5a --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_rtc_ex.h @@ -0,0 +1,1335 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_rtc_ex.h + * @author MCD Application Team + * @brief Header file of RTC HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_RTC_EX_H +#define STM32WBxx_HAL_RTC_EX_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup RTCEx RTCEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup RTCEx_Exported_Types RTCEx Exported Types + * @{ + */ + +/** + * @brief RTC Tamper structure definition + */ +typedef struct +{ + uint32_t Tamper; /*!< Specifies the Tamper Pin. + This parameter can be a value of @ref RTCEx_Tamper_Pins_Definitions */ + + uint32_t Interrupt; /*!< Specifies the Tamper Interrupt. + This parameter can be a value of @ref RTCEx_Tamper_Interrupt_Definitions */ + + uint32_t Trigger; /*!< Specifies the Tamper Trigger. + This parameter can be a value of @ref RTCEx_Tamper_Trigger_Definitions */ + + uint32_t NoErase; /*!< Specifies the Tamper no erase mode. + This parameter can be a value of @ref RTCEx_Tamper_EraseBackUp_Definitions */ + + uint32_t MaskFlag; /*!< Specifies the Tamper Flag masking. + This parameter can be a value of @ref RTCEx_Tamper_MaskFlag_Definitions */ + + uint32_t Filter; /*!< Specifies the RTC Filter Tamper. + This parameter can be a value of @ref RTCEx_Tamper_Filter_Definitions */ + + uint32_t SamplingFrequency; /*!< Specifies the sampling frequency. + This parameter can be a value of @ref RTCEx_Tamper_Sampling_Frequencies_Definitions */ + + uint32_t PrechargeDuration; /*!< Specifies the Precharge Duration . + This parameter can be a value of @ref RTCEx_Tamper_Pin_Precharge_Duration_Definitions */ + + uint32_t TamperPullUp; /*!< Specifies the Tamper PullUp . + This parameter can be a value of @ref RTCEx_Tamper_Pull_UP_Definitions */ + + uint32_t TimeStampOnTamperDetection; /*!< Specifies the TimeStampOnTamperDetection. + This parameter can be a value of @ref RTCEx_Tamper_TimeStampOnTamperDetection_Definitions */ +}RTC_TamperTypeDef; +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RTCEx_Exported_Constants RTCEx Exported Constants + * @{ + */ + +/** @defgroup RTCEx_Output_selection_Definitions RTCEx Output Selection Definition + * @{ + */ +#define RTC_OUTPUT_DISABLE ((uint32_t)0x00000000U) +#define RTC_OUTPUT_ALARMA ((uint32_t)RTC_CR_OSEL_0) +#define RTC_OUTPUT_ALARMB ((uint32_t)RTC_CR_OSEL_1) +#define RTC_OUTPUT_WAKEUP ((uint32_t)RTC_CR_OSEL) + +/** + * @} + */ + +/** @defgroup RTCEx_Backup_Registers_Definitions RTCEx Backup Registers Definition + * @{ + */ +#define RTC_BKP_DR0 ((uint32_t)0x00000000U) +#define RTC_BKP_DR1 ((uint32_t)0x00000001U) +#define RTC_BKP_DR2 ((uint32_t)0x00000002U) +#define RTC_BKP_DR3 ((uint32_t)0x00000003U) +#define RTC_BKP_DR4 ((uint32_t)0x00000004U) +#define RTC_BKP_DR5 ((uint32_t)0x00000005U) +#define RTC_BKP_DR6 ((uint32_t)0x00000006U) +#define RTC_BKP_DR7 ((uint32_t)0x00000007U) +#define RTC_BKP_DR8 ((uint32_t)0x00000008U) +#define RTC_BKP_DR9 ((uint32_t)0x00000009U) +#define RTC_BKP_DR10 ((uint32_t)0x0000000AU) +#define RTC_BKP_DR11 ((uint32_t)0x0000000BU) +#define RTC_BKP_DR12 ((uint32_t)0x0000000CU) +#define RTC_BKP_DR13 ((uint32_t)0x0000000DU) +#define RTC_BKP_DR14 ((uint32_t)0x0000000EU) +#define RTC_BKP_DR15 ((uint32_t)0x0000000FU) +#define RTC_BKP_DR16 ((uint32_t)0x00000010U) +#define RTC_BKP_DR17 ((uint32_t)0x00000011U) +#define RTC_BKP_DR18 ((uint32_t)0x00000012U) +#define RTC_BKP_DR19 ((uint32_t)0x00000013U) + +/** + * @} + */ + + +/** @defgroup RTCEx_Time_Stamp_Edges_definitions RTCEx Time Stamp Edges definition + * @{ + */ +#define RTC_TIMESTAMPEDGE_RISING ((uint32_t)0x00000000U) +#define RTC_TIMESTAMPEDGE_FALLING RTC_CR_TSEDGE + +/** + * @} + */ + +/** @defgroup RTCEx_TimeStamp_Pin_Selections RTCEx TimeStamp Pin Selection + * @{ + */ +#define RTC_TIMESTAMPPIN_DEFAULT ((uint32_t)0x00000000U) + +/** + * @} + */ + + +/** @defgroup RTCEx_Tamper_Pins_Definitions RTCEx Tamper Pins Definition + * @{ + */ +#if defined(RTC_TAMPER1_SUPPORT) +#define RTC_TAMPER_1 RTC_TAMPCR_TAMP1E +#endif /* RTC_TAMPER1_SUPPORT */ + +#define RTC_TAMPER_2 RTC_TAMPCR_TAMP2E + +#if defined(RTC_TAMPER3_SUPPORT) +#define RTC_TAMPER_3 RTC_TAMPCR_TAMP3E +#endif /* RTC_TAMPER3_SUPPORT */ +/** + * @} + */ + + +/** @defgroup RTCEx_Tamper_Interrupt_Definitions RTCEx Tamper Interrupt Definitions + * @{ + */ +#if defined(RTC_TAMPER1_SUPPORT) +#define RTC_TAMPER1_INTERRUPT RTC_TAMPCR_TAMP1IE +#endif /* RTC_TAMPER1_SUPPORT */ + + +#define RTC_TAMPER2_INTERRUPT RTC_TAMPCR_TAMP2IE + +#if defined(RTC_TAMPER3_SUPPORT) +#define RTC_TAMPER3_INTERRUPT RTC_TAMPCR_TAMP3IE +#endif /* RTC_TAMPER3_SUPPORT */ +#define RTC_ALL_TAMPER_INTERRUPT RTC_TAMPCR_TAMPIE +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Trigger_Definitions RTCEx Tamper Trigger Definitions + * @{ + */ +#define RTC_TAMPERTRIGGER_RISINGEDGE ((uint32_t)0x00000000U) +#define RTC_TAMPERTRIGGER_FALLINGEDGE ((uint32_t)0x00000002U) +#define RTC_TAMPERTRIGGER_LOWLEVEL RTC_TAMPERTRIGGER_RISINGEDGE +#define RTC_TAMPERTRIGGER_HIGHLEVEL RTC_TAMPERTRIGGER_FALLINGEDGE + +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_EraseBackUp_Definitions RTCEx Tamper EraseBackUp Definitions +* @{ +*/ +#define RTC_TAMPER_ERASE_BACKUP_ENABLE ((uint32_t)0x00000000U) +#define RTC_TAMPER_ERASE_BACKUP_DISABLE ((uint32_t)0x00020000U) +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_MaskFlag_Definitions RTCEx Tamper MaskFlag Definitions +* @{ +*/ +#define RTC_TAMPERMASK_FLAG_DISABLE ((uint32_t)0x00000000U) +#define RTC_TAMPERMASK_FLAG_ENABLE ((uint32_t)0x00040000U) + +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Filter_Definitions RTCEx Tamper Filter Definitions + * @{ + */ +#define RTC_TAMPERFILTER_DISABLE ((uint32_t)0x00000000U) /*!< Tamper filter is disabled */ + +#define RTC_TAMPERFILTER_2SAMPLE RTC_TAMPCR_TAMPFLT_0 /*!< Tamper is activated after 2 + consecutive samples at the active level */ +#define RTC_TAMPERFILTER_4SAMPLE RTC_TAMPCR_TAMPFLT_1 /*!< Tamper is activated after 4 + consecutive samples at the active level */ +#define RTC_TAMPERFILTER_8SAMPLE RTC_TAMPCR_TAMPFLT /*!< Tamper is activated after 8 + consecutive samples at the active leve. */ + +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Sampling_Frequencies_Definitions RTCEx Tamper Sampling Frequencies Definitions + * @{ + */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768 ((uint32_t)0x00000000U) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 32768 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384 RTC_TAMPCR_TAMPFREQ_0 /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 16384 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192 RTC_TAMPCR_TAMPFREQ_1 /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 8192 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096 ((uint32_t) (RTC_TAMPCR_TAMPFREQ_0 | RTC_TAMPCR_TAMPFREQ_1)) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 4096 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048 RTC_TAMPCR_TAMPFREQ_2 /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 2048 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024 ((uint32_t) (RTC_TAMPCR_TAMPFREQ_0 | RTC_TAMPCR_TAMPFREQ_2)) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 1024 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512 ((uint32_t) (RTC_TAMPCR_TAMPFREQ_1 | RTC_TAMPCR_TAMPFREQ_2)) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 512 */ +#define RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256 ((uint32_t) (RTC_TAMPCR_TAMPFREQ_0 | RTC_TAMPCR_TAMPFREQ_1 | \ + RTC_TAMPCR_TAMPFREQ_2)) /*!< Each of the tamper inputs are sampled + with a frequency = RTCCLK / 256 */ + +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Pin_Precharge_Duration_Definitions RTCEx Tamper Pin Precharge Duration Definitions + * @{ + */ +#define RTC_TAMPERPRECHARGEDURATION_1RTCCLK ((uint32_t)0x00000000U) /*!< Tamper pins are pre-charged before + sampling during 1 RTCCLK cycle */ +#define RTC_TAMPERPRECHARGEDURATION_2RTCCLK RTC_TAMPCR_TAMPPRCH_0 /*!< Tamper pins are pre-charged before + sampling during 2 RTCCLK cycles */ +#define RTC_TAMPERPRECHARGEDURATION_4RTCCLK RTC_TAMPCR_TAMPPRCH_1 /*!< Tamper pins are pre-charged before + sampling during 4 RTCCLK cycles */ +#define RTC_TAMPERPRECHARGEDURATION_8RTCCLK ((uint32_t)(RTC_TAMPCR_TAMPPRCH_0 | RTC_TAMPCR_TAMPPRCH_1)) /*!< Tamper pins are pre-charged before + sampling during 8 RTCCLK cycles */ + +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_TimeStampOnTamperDetection_Definitions RTCEx Tamper TimeStampOnTamperDetection Definitions + * @{ + */ +#define RTC_TIMESTAMPONTAMPERDETECTION_ENABLE RTC_TAMPCR_TAMPTS /*!< TimeStamp on Tamper Detection event saved */ +#define RTC_TIMESTAMPONTAMPERDETECTION_DISABLE ((uint32_t)0x00000000U) /*!< TimeStamp on Tamper Detection event is not saved */ + +/** + * @} + */ + +/** @defgroup RTCEx_Tamper_Pull_UP_Definitions RTCEx Tamper Pull UP Definitions + * @{ + */ +#define RTC_TAMPER_PULLUP_ENABLE ((uint32_t)0x00000000U) /*!< Tamper pins are pre-charged before sampling */ +#define RTC_TAMPER_PULLUP_DISABLE RTC_TAMPCR_TAMPPUDIS /*!< Tamper pins pre-charge is disabled */ + +/** + * @} + */ + +/** @defgroup RTCEx_Wakeup_Timer_Definitions RTCEx Wakeup Timer Definitions + * @{ + */ +#define RTC_WAKEUPCLOCK_RTCCLK_DIV16 ((uint32_t)0x00000000U) +#define RTC_WAKEUPCLOCK_RTCCLK_DIV8 RTC_CR_WUCKSEL_0 +#define RTC_WAKEUPCLOCK_RTCCLK_DIV4 RTC_CR_WUCKSEL_1 +#define RTC_WAKEUPCLOCK_RTCCLK_DIV2 ((uint32_t) (RTC_CR_WUCKSEL_0 | RTC_CR_WUCKSEL_1)) +#define RTC_WAKEUPCLOCK_CK_SPRE_16BITS RTC_CR_WUCKSEL_2 +#define RTC_WAKEUPCLOCK_CK_SPRE_17BITS ((uint32_t) (RTC_CR_WUCKSEL_1 | RTC_CR_WUCKSEL_2)) +/** + * @} + */ + +/** @defgroup RTCEx_Smooth_calib_period_Definitions RTCEx Smooth calib period Definitions + * @{ + */ +#define RTC_SMOOTHCALIB_PERIOD_32SEC ((uint32_t)0x00000000U) /*!< If RTCCLK = 32768 Hz, Smooth calibation + period is 32s, else 2exp20 RTCCLK pulses */ +#define RTC_SMOOTHCALIB_PERIOD_16SEC RTC_CALR_CALW16 /*!< If RTCCLK = 32768 Hz, Smooth calibation + period is 16s, else 2exp19 RTCCLK pulses */ +#define RTC_SMOOTHCALIB_PERIOD_8SEC RTC_CALR_CALW8 /*!< If RTCCLK = 32768 Hz, Smooth calibation + period is 8s, else 2exp18 RTCCLK pulses */ + +/** + * @} + */ + +/** @defgroup RTCEx_Smooth_calib_Plus_pulses_Definitions RTCEx Smooth calib Plus pulses Definitions + * @{ + */ +#define RTC_SMOOTHCALIB_PLUSPULSES_SET RTC_CALR_CALP /*!< The number of RTCCLK pulses added + during a X -second window = Y - CALM[8:0] + with Y = 512, 256, 128 when X = 32, 16, 8 */ +#define RTC_SMOOTHCALIB_PLUSPULSES_RESET ((uint32_t)0x00000000U) /*!< The number of RTCCLK pulses subbstited + during a 32-second window = CALM[8:0] */ + +/** + * @} + */ + /** @defgroup RTCEx_Calib_Output_selection_Definitions RTCEx Calib Output selection Definitions + * @{ + */ +#define RTC_CALIBOUTPUT_512HZ ((uint32_t)0x00000000U) +#define RTC_CALIBOUTPUT_1HZ RTC_CR_COSEL + +/** + * @} + */ + + +/** @defgroup RTCEx_Add_1_Second_Parameter_Definition RTCEx Add 1 Second Parameter Definitions + * @{ + */ +#define RTC_SHIFTADD1S_RESET ((uint32_t)0x00000000U) +#define RTC_SHIFTADD1S_SET RTC_SHIFTR_ADD1S +/** + * @} + */ + /** @defgroup RTCEx_Interrupts_Definitions RTCEx Interrupts Definitions + * @{ + */ +#if defined(RTC_TAMPER3_SUPPORT) +#define RTC_IT_TAMP3 ((uint32_t)RTC_TAMPCR_TAMP3IE) /*!< Enable Tamper 3 Interrupt */ +#endif +/** + * @} + */ + +/** @defgroup RTCEx_Flags_Definitions RTCEx Flags Definitions + * @{ + */ +#if defined(RTC_TAMPER3_SUPPORT) +#define RTC_FLAG_TAMP3F ((uint32_t)RTC_ISR_TAMP3F) +#endif +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup RTCEx_Exported_Macros RTCEx Exported Macros + * @{ + */ + +/* ---------------------------------WAKEUPTIMER---------------------------------*/ +/** @defgroup RTCEx_WakeUp_Timer RTC WakeUp Timer + * @{ + */ +/** + * @brief Enable the RTC WakeUp Timer peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_WUTE)) + +/** + * @brief Disable the RTC WakeUp Timer peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_WUTE)) + +/** + * @brief Enable the RTC WakeUpTimer interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC WakeUpTimer interrupt sources to be enabled. + * This parameter can be: + * @arg RTC_IT_WUT: WakeUpTimer interrupt + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) + +/** + * @brief Disable the RTC WakeUpTimer interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC WakeUpTimer interrupt sources to be disabled. + * This parameter can be: + * @arg RTC_IT_WUT: WakeUpTimer interrupt + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) + +/** + * @brief Check whether the specified RTC WakeUpTimer interrupt has occurred or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC WakeUpTimer interrupt to check. + * This parameter can be: + * @arg RTC_IT_WUT: WakeUpTimer interrupt + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_GET_IT(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->ISR) & ((__INTERRUPT__)>> 4U)) != 0U) ? 1U : 0U) + +/** + * @brief Check whether the specified RTC Wake Up timer interrupt has been enabled or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Wake Up timer interrupt sources to check. + * This parameter can be: + * @arg RTC_IT_WUT: WakeUpTimer interrupt + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) + +/** + * @brief Get the selected RTC WakeUpTimer's flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC WakeUpTimer Flag is pending or not. + * This parameter can be: + * @arg RTC_FLAG_WUTF + * @arg RTC_FLAG_WUTWF + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) + +/** + * @brief Clear the RTC Wake Up timer's pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC WakeUpTimer Flag to clear. + * This parameter can be: + * @arg RTC_FLAG_WUTF + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT)) + +/** + * @brief Enable interrupt on the RTC WakeUp Timer associated Exti line of core 1. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() (EXTI->IMR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Disable interrupt on the RTC WakeUp Timer associated Exti line of core 1. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() (EXTI->IMR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) + + +/** + * @brief Enable interrupt on the RTC WakeUp Timer associated Exti line of core 2. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTIC2_ENABLE_IT() (EXTI->C2IMR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Disable interrupt on the RTC WakeUp Timer associated Exti line of core 2. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTIC2_DISABLE_IT() (EXTI->C2IMR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) + + +/** + * @brief Enable event on the RTC WakeUp Timer associated Exti line of core 1. + * @retval None. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Enable event on the RTC WakeUp Timer associated Exti line of core 2. + * @retval None. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTIC2_ENABLE_EVENT() (EXTI->C2EMR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + + +/** + * @brief Disable event on the RTC WakeUp Timer associated Exti line of core 1. + * @retval None. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_EVENT() (EXTI->EMR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) + +/** + * @brief Disable event on the RTC WakeUp Timer associated Exti line of core 2. + * @retval None. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTIC2_DISABLE_EVENT() (EXTI->C2EMR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) + + +/*---------------*/ +/** + * @brief Enable falling edge trigger on the RTC WakeUp Timer associated Exti line. + * @retval None. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE() (EXTI->FTSR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Disable falling edge trigger on the RTC WakeUp Timer associated Exti line. + * @retval None. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE() (EXTI->FTSR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) + +/** + * @brief Enable rising edge trigger on the RTC WakeUp Timer associated Exti line. + * @retval None. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE() (EXTI->RTSR1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Disable rising edge trigger on the RTC WakeUp Timer associated Exti line. + * @retval None. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE() (EXTI->RTSR1 &= ~(RTC_EXTI_LINE_WAKEUPTIMER_EVENT)) + + +/** + * @brief Enable rising & falling edge trigger on the RTC WakeUp Timer associated Exti line. + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_FALLING_EDGE() do { \ + __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0U) + +/** + * @brief Disable rising & falling edge trigger on the RTC WakeUp Timer associated Exti line. + * This parameter can be: + * @retval None + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_FALLING_EDGE() do { \ + __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0U) + +/** + * @brief Check whether the RTC WakeUp Timer associated Exti line interrupt flag is set or not of core 1. + * @retval Line Status. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() (EXTI->PR1 & RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Check whether the RTC WakeUp Timer associated Exti line interrupt flag is set or not of core 2. + * @retval Line Status. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTIC2_GET_FLAG() (EXTI->PR1 & RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + + + +/** + * @brief Clear the RTC WakeUp Timer associated Exti line flag of core 1. + * @retval None. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() (EXTI->PR1 = RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + +/** + * @brief Clear the RTC WakeUp Timer associated Exti line flag of core 2. + * @retval None. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTIC2_CLEAR_FLAG() (EXTI->PR1 = RTC_EXTI_LINE_WAKEUPTIMER_EVENT) + + +/*---------------*/ +/** + * @brief Generate a Software interrupt on the RTC WakeUp Timer associated Exti line. + * @retval None. + */ +#define __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() (EXTI->SWIER1 |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT) +/*---------------*/ + +/** + * @} + */ + +/* ---------------------------------TIMESTAMP---------------------------------*/ +/** @defgroup RTCEx_Timestamp RTC Timestamp + * @{ + */ +/** + * @brief Enable the RTC TimeStamp peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_TSE)) + +/** + * @brief Disable the RTC TimeStamp peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_TSE)) + +/** + * @brief Enable the RTC TimeStamp interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC TimeStamp interrupt source to be enabled. + * This parameter can be: + * @arg RTC_IT_TS: TimeStamp interrupt + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) + +/** + * @brief Disable the RTC TimeStamp interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC TimeStamp interrupt source to be disabled. + * This parameter can be: + * @arg RTC_IT_TS: TimeStamp interrupt + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) + +/** + * @brief Check whether the specified RTC TimeStamp interrupt has occurred or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC TimeStamp interrupt to check. + * This parameter can be: + * @arg RTC_IT_TS: TimeStamp interrupt + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_GET_IT(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->ISR) & ((__INTERRUPT__)>> 4U)) != 0U) ? 1U : 0U) + +/** + * @brief Check whether the specified RTC Time Stamp interrupt has been enabled or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Time Stamp interrupt source to check. + * This parameter can be: + * @arg RTC_IT_TS: TimeStamp interrupt + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->CR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) + +/** + * @brief Get the selected RTC TimeStamp's flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC TimeStamp Flag is pending or not. + * This parameter can be: + * @arg RTC_FLAG_TSF + * @arg RTC_FLAG_TSOVF + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) + +/** + * @brief Clear the RTC Time Stamp's pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC TimeStamp Flag to clear. + * This parameter can be: + * @arg RTC_FLAG_TSF + * @arg RTC_FLAG_TSOVF + * @retval None + */ +#define __HAL_RTC_TIMESTAMP_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT)) + + +/** + * @} + */ + +/* ---------------------------------TAMPER------------------------------------*/ +/** @defgroup RTCEx_Tamper RTC Tamper + * @{ + */ + +#if defined(RTC_TAMPER1_SUPPORT) +/** + * @brief Enable the RTC Tamper1 input detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPER1_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR |= (RTC_TAMPCR_TAMP1E)) + +/** + * @brief Disable the RTC Tamper1 input detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPER1_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR &= ~(RTC_TAMPCR_TAMP1E)) +#endif /* RTC_TAMPER1_SUPPORT */ + +/** + * @brief Enable the RTC Tamper2 input detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPER2_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR |= (RTC_TAMPCR_TAMP2E)) + +/** + * @brief Disable the RTC Tamper2 input detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPER2_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR &= ~(RTC_TAMPCR_TAMP2E)) + +#if defined(RTC_TAMPER3_SUPPORT) +/** + * @brief Enable the RTC Tamper3 input detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPER3_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR |= (RTC_TAMPCR_TAMP3E)) + +/** + * @brief Disable the RTC Tamper3 input detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_TAMPER3_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->TAMPCR &= ~(RTC_TAMPCR_TAMP3E)) +#endif /* RTC_TAMPER3_SUPPORT */ + + +/**************************************************************************************************/ + +/** + * @brief Enable the RTC Tamper interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Tamper interrupt sources to be enabled. + * This parameter can be any combination of the following values: + * @arg RTC_IT_TAMP: All tampers interrupts + * @arg RTC_IT_TAMP1: Tamper1 interrupt (*) + * @arg RTC_IT_TAMP2: Tamper2 interrupt + * @arg RTC_IT_TAMP3: Tamper3 interrupt (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +#define __HAL_RTC_TAMPER_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->TAMPCR |= (__INTERRUPT__)) + +/** + * @brief Disable the RTC Tamper interrupt. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Tamper interrupt sources to be disabled. + * This parameter can be any combination of the following values: + * @arg RTC_IT_TAMP: All tampers interrupts + * @arg RTC_IT_TAMP1: Tamper1 interrupt (*) + * @arg RTC_IT_TAMP2: Tamper2 interrupt + * @arg RTC_IT_TAMP3: Tamper3 interrupt (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +#define __HAL_RTC_TAMPER_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->TAMPCR &= ~(__INTERRUPT__)) + +/**************************************************************************************************/ + +/** + * @brief Check whether the specified RTC Tamper interrupt has occurred or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Tamper interrupt to check. + * This parameter can be: + * @arg RTC_IT_TAMP1: Tamper1 interrupt (*) + * @arg RTC_IT_TAMP2: Tamper2 interrupt + * @arg RTC_IT_TAMP3: Tamper3 interrupt (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +#if defined(RTC_TAMPER1_SUPPORT) && defined(RTC_TAMPER3_SUPPORT) +#define __HAL_RTC_TAMPER_GET_IT(__HANDLE__, __INTERRUPT__) (((__INTERRUPT__) == RTC_IT_TAMP1) ? (((((__HANDLE__)->Instance->ISR) & ((__INTERRUPT__)>> 3U)) != 0U) ? 1U : 0U) : \ + ((__INTERRUPT__) == RTC_IT_TAMP2) ? (((((__HANDLE__)->Instance->ISR) & ((__INTERRUPT__)>> 5U)) != 0U) ? 1U : 0U) : \ + ((__INTERRUPT__) == RTC_IT_TAMP3) ? (((((__HANDLE__)->Instance->ISR) & ((__INTERRUPT__)>> 7U)) != 0U) ? 1U : 0U)) +#else +#define __HAL_RTC_TAMPER_GET_IT(__HANDLE__, __INTERRUPT__) (((__INTERRUPT__) == RTC_IT_TAMP1) ? (((((__HANDLE__)->Instance->ISR) & ((__INTERRUPT__)>> 3U)) != 0U) ? 1U : 0U)) +#endif + +/**************************************************************************************************/ + +/** + * @brief Check whether the specified RTC Tamper interrupt has been enabled or not. + * @param __HANDLE__ specifies the RTC handle. + * @param __INTERRUPT__ specifies the RTC Tamper interrupt source to check. + * This parameter can be: + * @arg RTC_IT_TAMP: All tampers interrupts + * @arg RTC_IT_TAMP1: Tamper1 interrupt (*) + * @arg RTC_IT_TAMP2: Tamper2 interrupt + * @arg RTC_IT_TAMP3: Tamper3 interrupt (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +#define __HAL_RTC_TAMPER_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((((__HANDLE__)->Instance->TAMPCR) & (__INTERRUPT__)) != 0U) ? 1U : 0U) + + +/** + * @brief Get the selected RTC Tamper's flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Tamper Flag is pending or not. + * This parameter can be: + * @arg RTC_FLAG_TAMP1F: Tamper1 flag (*) + * @arg RTC_FLAG_TAMP2F: Tamper2 flag + * @arg RTC_FLAG_TAMP3F: Tamper3 flag (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +#define __HAL_RTC_TAMPER_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) + +/** + * @brief Clear the RTC Tamper's pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Tamper Flag to clear. + * This parameter can be: + * @arg RTC_FLAG_TAMP1F: Tamper1 flag (*) + * @arg RTC_FLAG_TAMP2F: Tamper2 flag + * @arg RTC_FLAG_TAMP3F: Tamper3 flag (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +#define __HAL_RTC_TAMPER_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT)) + + +/**************************************************************************************************/ + + +#if defined(RTC_INTERNALTS_SUPPORT) +/** + * @brief Enable the RTC internal TimeStamp peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_INTERNAL_TIMESTAMP_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_ITSE)) + +/** + * @brief Disable the RTC internal TimeStamp peripheral. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_INTERNAL_TIMESTAMP_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_ITSE)) + +/** + * @brief Get the selected RTC Internal Time Stamp's flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Internal Time Stamp Flag is pending or not. + * This parameter can be: + * @arg RTC_FLAG_ITSF + * @retval None + */ +#define __HAL_RTC_INTERNAL_TIMESTAMP_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U) ? 1U : 0U) + +/** + * @brief Clear the RTC Internal Time Stamp's pending flags. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC Internal Time Stamp Flag source to clear. + * This parameter can be: + * @arg RTC_FLAG_ITSF + * @retval None + */ +#define __HAL_RTC_INTERNAL_TIMESTAMP_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ISR) = (~((__FLAG__) | RTC_ISR_INIT)|((__HANDLE__)->Instance->ISR & RTC_ISR_INIT)) +#endif +/**************************************************************************************************/ + +/** + * @} + */ + +/* --------------------------TAMPER/TIMESTAMP---------------------------------*/ +/** @defgroup RTCEx_Tamper_Timestamp EXTI RTC Tamper Timestamp EXTI + * @{ + */ + +/* TAMPER TIMESTAMP EXTI */ +/* --------------------- */ + +/** + * @brief Enable interrupt on the RTC Tamper and Timestamp associated Exti line of core 1. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT() (EXTI->IMR1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Enable interrupt on the RTC Tamper and Timestamp associated Exti line of core 2. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTIC2_ENABLE_IT() (EXTI->C2IMR1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Disable interrupt on the RTC Tamper and Timestamp associated Exti line of core 1. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT() (EXTI->IMR1 &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)) + +/** + * @brief Disable interrupt on the RTC Tamper and Timestamp associated Exti line of core 2. + * @retval None + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTIC2_DISABLE_IT() (EXTI->C2IMR1 &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)) + +/** + * @brief Enable event on the RTC Tamper and Timestamp associated Exti line of core 1. + * @retval None. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_EVENT() (EXTI->EMR1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Enable event on the RTC Tamper and Timestamp associated Exti line of core 2. + * @retval None. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTIC2_ENABLE_EVENT() (EXTI->C2EMR1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Disable event on the RTC Tamper and Timestamp associated Exti line of core 1. + * @retval None. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_EVENT() (EXTI->EMR1 &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)) + +/** + * @brief Disable event on the RTC Tamper and Timestamp associated Exti line of core 2. + * @retval None. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTIC2_DISABLE_EVENT() (EXTI->C2EMR1 &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)) + +/*-----------------*/ +/** + * @brief Enable falling edge trigger on the RTC Tamper and Timestamp associated Exti line. + * @retval None. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE() (EXTI->FTSR1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Disable falling edge trigger on the RTC Tamper and Timestamp associated Exti line. + * @retval None. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE() (EXTI->FTSR1 &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)) + +/** + * @brief Enable rising edge trigger on the RTC Tamper and Timestamp associated Exti line. + * @retval None. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE() (EXTI->RTSR1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Disable rising edge trigger on the RTC Tamper and Timestamp associated Exti line. + * @retval None. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE() (EXTI->RTSR1 &= ~(RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT)) + + +/** + * @brief Enable rising & falling edge trigger on the RTC Tamper and Timestamp associated Exti line. + * @retval None. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_FALLING_EDGE() do { \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE(); \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_FALLING_EDGE(); \ + } while(0U) + +/** + * @brief Disable rising & falling edge trigger on the RTC Tamper and Timestamp associated Exti line. + * This parameter can be: + * @retval None. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_FALLING_EDGE() do { \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_RISING_EDGE(); \ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_FALLING_EDGE(); \ + } while(0U) + +/** + * @brief Check whether the RTC Tamper and Timestamp associated Exti line interrupt flag is set or not of core 1. + * @retval Line Status. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG() (EXTI->PR1 & RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Check whether the RTC Tamper and Timestamp associated Exti line interrupt flag is set or not of core 2. + * @retval Line Status. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTIC2_GET_FLAG() (EXTI->PR2 & RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Clear the RTC Tamper and Timestamp associated Exti line flag of core 1. + * @retval None. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG() (EXTI->PR1 = RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Clear the RTC Tamper and Timestamp associated Exti line flag of core 2. + * @retval None. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTIC2_CLEAR_FLAG() (EXTI->PR1 = RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + +/** + * @brief Generate a Software interrupt on the RTC Tamper and Timestamp associated Exti line + * @retval None. + */ +#define __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT() (EXTI->SWIER1 |= RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT) + + + +/** + * @} + */ + +/* ------------------------------Calibration----------------------------------*/ +/** @defgroup RTCEx_Calibration RTC Calibration + * @{ + */ + +/** + * @brief Enable the RTC calibration output. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_COE)) + +/** + * @brief Disable the calibration output. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_CALIBRATION_OUTPUT_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_COE)) + + +/** + * @brief Enable the clock reference detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_CLOCKREF_DETECTION_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= (RTC_CR_REFCKON)) + +/** + * @brief Disable the clock reference detection. + * @param __HANDLE__ specifies the RTC handle. + * @retval None + */ +#define __HAL_RTC_CLOCKREF_DETECTION_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~(RTC_CR_REFCKON)) + + +/** + * @brief Get the selected RTC shift operation's flag status. + * @param __HANDLE__ specifies the RTC handle. + * @param __FLAG__ specifies the RTC shift operation Flag is pending or not. + * This parameter can be: + * @arg RTC_FLAG_SHPF + * @retval None + */ +#define __HAL_RTC_SHIFT_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & (__FLAG__)) != 0U)? 1U : 0U) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RTCEx_Exported_Functions RTCEx Exported Functions + * @{ + */ + +/* RTC TimeStamp and Tamper functions *****************************************/ +/** @defgroup RTCEx_Exported_Functions_Group1 Extended RTC TimeStamp and Tamper functions + * @{ + */ + +HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin); +HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp_IT(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin); +HAL_StatusTypeDef HAL_RTCEx_DeactivateTimeStamp(RTC_HandleTypeDef *hrtc); +#if defined(RTC_INTERNALTS_SUPPORT) +HAL_StatusTypeDef HAL_RTCEx_SetInternalTimeStamp(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_DeactivateInternalTimeStamp(RTC_HandleTypeDef *hrtc); +#endif +HAL_StatusTypeDef HAL_RTCEx_GetTimeStamp(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTimeStamp, RTC_DateTypeDef *sTimeStampDate, uint32_t Format); + +HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper); +HAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper); +HAL_StatusTypeDef HAL_RTCEx_DeactivateTamper(RTC_HandleTypeDef *hrtc, uint32_t Tamper); +void HAL_RTCEx_TamperTimeStampIRQHandler(RTC_HandleTypeDef *hrtc); + +#if defined(RTC_TAMPER1_SUPPORT) +void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc); +#endif /* RTC_TAMPER1_SUPPORT */ +void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc); +#if defined(RTC_TAMPER3_SUPPORT) +void HAL_RTCEx_Tamper3EventCallback(RTC_HandleTypeDef *hrtc); +#endif /* RTC_TAMPER3_SUPPORT */ +void HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_PollForTimeStampEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +#if defined(RTC_TAMPER1_SUPPORT) +HAL_StatusTypeDef HAL_RTCEx_PollForTamper1Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +#endif /* RTC_TAMPER1_SUPPORT */ +HAL_StatusTypeDef HAL_RTCEx_PollForTamper2Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +#if defined(RTC_TAMPER3_SUPPORT) +HAL_StatusTypeDef HAL_RTCEx_PollForTamper3Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +#endif /* RTC_TAMPER3_SUPPORT */ +/** + * @} + */ + +/* RTC Wake-up functions ******************************************************/ +/** @defgroup RTCEx_Exported_Functions_Group2 Extended RTC Wake-up functions + * @{ + */ + +HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock); +HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock); +HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc); +uint32_t HAL_RTCEx_GetWakeUpTimer(RTC_HandleTypeDef *hrtc); +void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc); +void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_PollForWakeUpTimerEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +/** + * @} + */ + +/* Extended Control functions ************************************************/ +/** @defgroup RTCEx_Exported_Functions_Group3 Extended Peripheral Control functions + * @{ + */ + +void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data); +uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister); + +HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef *hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue); +HAL_StatusTypeDef HAL_RTCEx_SetSynchroShift(RTC_HandleTypeDef *hrtc, uint32_t ShiftAdd1S, uint32_t ShiftSubFS); +HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef *hrtc, uint32_t CalibOutput); +HAL_StatusTypeDef HAL_RTCEx_DeactivateCalibrationOutPut(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_DeactivateRefClock(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef *hrtc); +/** + * @} + */ + +/* Extended RTC features functions *******************************************/ +/** @defgroup RTCEx_Exported_Functions_Group4 Extended features functions + * @{ + */ +void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc); +HAL_StatusTypeDef HAL_RTCEx_PollForAlarmBEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout); +/** + * @} + */ + +/** + * @} + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup RTCEx_Private_Constants RTCEx Private Constants + * @{ + */ + +/* Masks Definition */ + +#if defined(RTC_TAMPER1_SUPPORT) && defined(RTC_TAMPER3_SUPPORT) + +#define RTC_FLAGS_MASK ((uint32_t) (RTC_FLAG_RECALPF | RTC_FLAG_TAMP3F | RTC_FLAG_TAMP2F | \ + RTC_FLAG_TAMP1F| RTC_FLAG_TSOVF | RTC_FLAG_TSF | \ + RTC_FLAG_WUTF | RTC_FLAG_ALRBF | RTC_FLAG_ALRAF | \ + RTC_FLAG_INITF | RTC_FLAG_RSF | \ + RTC_FLAG_INITS | RTC_FLAG_SHPF | RTC_FLAG_WUTWF | \ + RTC_FLAG_ALRBWF | RTC_FLAG_ALRAWF)) + +#define RTC_TAMPCR_TAMPXE ((uint32_t) (RTC_TAMPCR_TAMP3E | RTC_TAMPCR_TAMP2E | RTC_TAMPCR_TAMP1E)) +#define RTC_TAMPCR_TAMPXIE ((uint32_t) (RTC_TAMPER1_INTERRUPT | RTC_TAMPER2_INTERRUPT | \ + RTC_TAMPER3_INTERRUPT | RTC_ALL_TAMPER_INTERRUPT)) + +#else + +#define RTC_FLAGS_MASK ((uint32_t) (RTC_FLAG_RECALPF | RTC_FLAG_TAMP2F | \ + RTC_FLAG_TSOVF | RTC_FLAG_TSF | RTC_FLAG_WUTF | \ + RTC_FLAG_ALRBF | RTC_FLAG_ALRAF | \ + RTC_FLAG_INITF | RTC_FLAG_RSF | RTC_FLAG_INITS | \ + RTC_FLAG_SHPF | RTC_FLAG_WUTWF |RTC_FLAG_ALRBWF | \ + RTC_FLAG_ALRAWF)) + +#define RTC_TAMPCR_TAMPXE ((uint32_t) (RTC_TAMPCR_TAMP2E)) +#define RTC_TAMPCR_TAMPXIE ((uint32_t) (RTC_TAMPER2_INTERRUPT | RTC_ALL_TAMPER_INTERRUPT)) + +#endif + +#define RTC_EXTI_LINE_TAMPER_TIMESTAMP_EVENT (EXTI_IMR1_IM18) /*!< External interrupt line 18 Connected to the RTC Tamper and Time Stamp events */ +#define RTC_EXTI_LINE_WAKEUPTIMER_EVENT (EXTI_IMR1_IM19) /*!< External interrupt line 19 Connected to the RTC Wakeup event */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup RTCEx_Private_Macros RTCEx Private Macros + * @{ + */ + +/** @defgroup RTCEx_IS_RTC_Definitions Private macros to check input parameters + * @{ + */ + +#define IS_RTC_OUTPUT(OUTPUT) (((OUTPUT) == RTC_OUTPUT_DISABLE) || \ + ((OUTPUT) == RTC_OUTPUT_ALARMA) || \ + ((OUTPUT) == RTC_OUTPUT_ALARMB) || \ + ((OUTPUT) == RTC_OUTPUT_WAKEUP)) + +#define IS_RTC_BKP(BKP) ((BKP) < (uint32_t) RTC_BKP_NUMBER) + +#define IS_TIMESTAMP_EDGE(EDGE) (((EDGE) == RTC_TIMESTAMPEDGE_RISING) || \ + ((EDGE) == RTC_TIMESTAMPEDGE_FALLING)) + +#define IS_RTC_TAMPER(TAMPER) ((((TAMPER) & ((uint32_t)(0xFFFFFFFFU ^ RTC_TAMPCR_TAMPXE))) == 0x00U) && ((TAMPER) != 0U)) + +#define IS_RTC_TAMPER_INTERRUPT(INTERRUPT) ((((INTERRUPT) & (uint32_t)(0xFFFFFFFFU ^ RTC_TAMPCR_TAMPXIE)) == 0x00U) && ((INTERRUPT) != 0U)) + +#define IS_RTC_TIMESTAMP_PIN(PIN) (((PIN) == RTC_TIMESTAMPPIN_DEFAULT)) + +#define IS_RTC_TAMPER_TRIGGER(TRIGGER) (((TRIGGER) == RTC_TAMPERTRIGGER_RISINGEDGE) || \ + ((TRIGGER) == RTC_TAMPERTRIGGER_FALLINGEDGE) || \ + ((TRIGGER) == RTC_TAMPERTRIGGER_LOWLEVEL) || \ + ((TRIGGER) == RTC_TAMPERTRIGGER_HIGHLEVEL)) + +#define IS_RTC_TAMPER_ERASE_MODE(MODE) (((MODE) == RTC_TAMPER_ERASE_BACKUP_ENABLE) || \ + ((MODE) == RTC_TAMPER_ERASE_BACKUP_DISABLE)) + +#define IS_RTC_TAMPER_MASKFLAG_STATE(STATE) (((STATE) == RTC_TAMPERMASK_FLAG_ENABLE) || \ + ((STATE) == RTC_TAMPERMASK_FLAG_DISABLE)) + +#define IS_RTC_TAMPER_FILTER(FILTER) (((FILTER) == RTC_TAMPERFILTER_DISABLE) || \ + ((FILTER) == RTC_TAMPERFILTER_2SAMPLE) || \ + ((FILTER) == RTC_TAMPERFILTER_4SAMPLE) || \ + ((FILTER) == RTC_TAMPERFILTER_8SAMPLE)) + +#define IS_RTC_TAMPER_SAMPLING_FREQ(FREQ) (((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV32768)|| \ + ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV16384)|| \ + ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV8192) || \ + ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV4096) || \ + ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV2048) || \ + ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV1024) || \ + ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV512) || \ + ((FREQ) == RTC_TAMPERSAMPLINGFREQ_RTCCLK_DIV256)) + +#define IS_RTC_TAMPER_PRECHARGE_DURATION(DURATION) (((DURATION) == RTC_TAMPERPRECHARGEDURATION_1RTCCLK) || \ + ((DURATION) == RTC_TAMPERPRECHARGEDURATION_2RTCCLK) || \ + ((DURATION) == RTC_TAMPERPRECHARGEDURATION_4RTCCLK) || \ + ((DURATION) == RTC_TAMPERPRECHARGEDURATION_8RTCCLK)) + +#define IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(DETECTION) (((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_ENABLE) || \ + ((DETECTION) == RTC_TIMESTAMPONTAMPERDETECTION_DISABLE)) + +#define IS_RTC_TAMPER_PULLUP_STATE(STATE) (((STATE) == RTC_TAMPER_PULLUP_ENABLE) || \ + ((STATE) == RTC_TAMPER_PULLUP_DISABLE)) + +#define IS_RTC_WAKEUP_CLOCK(CLOCK) (((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV16) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV8) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV4) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_RTCCLK_DIV2) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_CK_SPRE_16BITS) || \ + ((CLOCK) == RTC_WAKEUPCLOCK_CK_SPRE_17BITS)) + +#define IS_RTC_WAKEUP_COUNTER(COUNTER) ((COUNTER) <= RTC_WUTR_WUT) + +#define IS_RTC_SMOOTH_CALIB_PERIOD(PERIOD) (((PERIOD) == RTC_SMOOTHCALIB_PERIOD_32SEC) || \ + ((PERIOD) == RTC_SMOOTHCALIB_PERIOD_16SEC) || \ + ((PERIOD) == RTC_SMOOTHCALIB_PERIOD_8SEC)) + +#define IS_RTC_SMOOTH_CALIB_PLUS(PLUS) (((PLUS) == RTC_SMOOTHCALIB_PLUSPULSES_SET) || \ + ((PLUS) == RTC_SMOOTHCALIB_PLUSPULSES_RESET)) + + +/** @defgroup RTCEx_Smooth_calib_Minus_pulses_Definitions RTCEx Smooth calib Minus pulses Definitions + * @{ + */ +#define IS_RTC_SMOOTH_CALIB_MINUS(VALUE) ((VALUE) <= RTC_CALR_CALM) +/** + * @} + */ + + +#define IS_RTC_SHIFT_ADD1S(SEL) (((SEL) == RTC_SHIFTADD1S_RESET) || \ + ((SEL) == RTC_SHIFTADD1S_SET)) + + + +/** @defgroup RTCEx_Substract_Fraction_Of_Second_Value RTCEx Substract Fraction Of Second Value + * @{ + */ +#define IS_RTC_SHIFT_SUBFS(FS) ((FS) <= RTC_SHIFTR_SUBFS) +/** + * @} + */ +#define IS_RTC_CALIB_OUTPUT(OUTPUT) (((OUTPUT) == RTC_CALIBOUTPUT_512HZ) || \ + ((OUTPUT) == RTC_CALIBOUTPUT_1HZ)) + +/** + * @} + */ + +/** + * @} + */ + + + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_RTC_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_sai.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_sai.h new file mode 100644 index 0000000..bdcf604 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_sai.h @@ -0,0 +1,968 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_sai.h + * @author MCD Application Team + * @brief Header file of SAI HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_SAI_H +#define STM32WBxx_HAL_SAI_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +#if defined (SAI1) + +/** @addtogroup SAI + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup SAI_Exported_Types SAI Exported Types + * @{ + */ + +/** + * @brief HAL State structures definition + */ +typedef enum +{ + HAL_SAI_STATE_RESET = 0x00U, /*!< SAI not yet initialized or disabled */ + HAL_SAI_STATE_READY = 0x01U, /*!< SAI initialized and ready for use */ + HAL_SAI_STATE_BUSY = 0x02U, /*!< SAI internal process is ongoing */ + HAL_SAI_STATE_BUSY_TX = 0x12U, /*!< Data transmission process is ongoing */ + HAL_SAI_STATE_BUSY_RX = 0x22U, /*!< Data reception process is ongoing */ +} HAL_SAI_StateTypeDef; + +/** + * @brief SAI Callback prototype + */ +typedef void (*SAIcallback)(void); + +/** @defgroup SAI_PDM_Structure_definition SAI PDM Structure definition + * @brief SAI PDM Init structure definition + * @{ + */ +typedef struct +{ + FunctionalState Activation; /*!< Enable/disable PDM interface */ + uint32_t MicPairsNbr; /*!< Specifies the number of microphone pairs used. + This parameter must be a number between Min_Data = 1 and Max_Data = 3. */ + uint32_t ClockEnable; /*!< Specifies which clock must be enabled. + This parameter can be a values combination of @ref SAI_PDM_ClockEnable */ +} SAI_PdmInitTypeDef; +/** + * @} + */ + +/** @defgroup SAI_Init_Structure_definition SAI Init Structure definition + * @brief SAI Init Structure definition + * @{ + */ +typedef struct +{ + uint32_t AudioMode; /*!< Specifies the SAI Block audio Mode. + This parameter can be a value of @ref SAI_Block_Mode */ + + uint32_t Synchro; /*!< Specifies SAI Block synchronization + This parameter can be a value of @ref SAI_Block_Synchronization */ + + uint32_t SynchroExt; /*!< Specifies SAI external output synchronization, this setup is common + for BlockA and BlockB + This parameter can be a value of @ref SAI_Block_SyncExt + @note If both audio blocks of same SAI are used, this parameter has + to be set to the same value for each audio block */ + + uint32_t MckOutput; /*!< Specifies whether master clock output will be generated or not. + This parameter can be a value of @ref SAI_Block_MckOutput */ + + uint32_t OutputDrive; /*!< Specifies when SAI Block outputs are driven. + This parameter can be a value of @ref SAI_Block_Output_Drive + @note This value has to be set before enabling the audio block + but after the audio block configuration. */ + + uint32_t NoDivider; /*!< Specifies whether master clock will be divided or not. + This parameter can be a value of @ref SAI_Block_NoDivider + @note If bit NODIV in the SAI_xCR1 register is cleared, the frame length + should be aligned to a number equal to a power of 2, from 8 to 256. + If bit NODIV in the SAI_xCR1 register is set, the frame length can + take any of the values from 8 to 256. */ + + uint32_t FIFOThreshold; /*!< Specifies SAI Block FIFO threshold. + This parameter can be a value of @ref SAI_Block_Fifo_Threshold */ + + uint32_t AudioFrequency; /*!< Specifies the audio frequency sampling. + This parameter can be a value of @ref SAI_Audio_Frequency */ + + uint32_t Mckdiv; /*!< Specifies the master clock divider. + This parameter must be a number between Min_Data = 0 and Max_Data = 63. + @note This parameter is used only if AudioFrequency is set to + SAI_AUDIO_FREQUENCY_MCKDIV otherwise it is internally computed. */ + + uint32_t MckOverSampling; /*!< Specifies the master clock oversampling. + This parameter can be a value of @ref SAI_Block_Mck_OverSampling */ + + uint32_t MonoStereoMode; /*!< Specifies if the mono or stereo mode is selected. + This parameter can be a value of @ref SAI_Mono_Stereo_Mode */ + + uint32_t CompandingMode; /*!< Specifies the companding mode type. + This parameter can be a value of @ref SAI_Block_Companding_Mode */ + + uint32_t TriState; /*!< Specifies the companding mode type. + This parameter can be a value of @ref SAI_TRIState_Management */ + + SAI_PdmInitTypeDef PdmInit; /*!< Specifies the PDM configuration. */ + + /* This part of the structure is automatically filled if your are using the high level initialisation + function HAL_SAI_InitProtocol */ + + uint32_t Protocol; /*!< Specifies the SAI Block protocol. + This parameter can be a value of @ref SAI_Block_Protocol */ + + uint32_t DataSize; /*!< Specifies the SAI Block data size. + This parameter can be a value of @ref SAI_Block_Data_Size */ + + uint32_t FirstBit; /*!< Specifies whether data transfers start from MSB or LSB bit. + This parameter can be a value of @ref SAI_Block_MSB_LSB_transmission */ + + uint32_t ClockStrobing; /*!< Specifies the SAI Block clock strobing edge sensitivity. + This parameter can be a value of @ref SAI_Block_Clock_Strobing */ +} SAI_InitTypeDef; +/** + * @} + */ + +/** @defgroup SAI_Frame_Structure_definition SAI Frame Structure definition + * @brief SAI Frame Init structure definition + * @note For SPDIF and AC97 protocol, these parameters are not used (set by hardware). + * @{ + */ +typedef struct +{ + + uint32_t FrameLength; /*!< Specifies the Frame length, the number of SCK clocks for each audio frame. + This parameter must be a number between Min_Data = 8 and Max_Data = 256. + @note If master clock MCLK_x pin is declared as an output, the frame length + should be aligned to a number equal to power of 2 in order to keep + in an audio frame, an integer number of MCLK pulses by bit Clock. */ + + uint32_t ActiveFrameLength; /*!< Specifies the Frame synchronization active level length. + This Parameter specifies the length in number of bit clock (SCK + 1) + of the active level of FS signal in audio frame. + This parameter must be a number between Min_Data = 1 and Max_Data = 128 */ + + uint32_t FSDefinition; /*!< Specifies the Frame synchronization definition. + This parameter can be a value of @ref SAI_Block_FS_Definition */ + + uint32_t FSPolarity; /*!< Specifies the Frame synchronization Polarity. + This parameter can be a value of @ref SAI_Block_FS_Polarity */ + + uint32_t FSOffset; /*!< Specifies the Frame synchronization Offset. + This parameter can be a value of @ref SAI_Block_FS_Offset */ + +} SAI_FrameInitTypeDef; +/** + * @} + */ + +/** @defgroup SAI_Slot_Structure_definition SAI Slot Structure definition + * @brief SAI Block Slot Init Structure definition + * @note For SPDIF protocol, these parameters are not used (set by hardware). + * @note For AC97 protocol, only SlotActive parameter is used (the others are set by hardware). + * @{ + */ +typedef struct +{ + uint32_t FirstBitOffset; /*!< Specifies the position of first data transfer bit in the slot. + This parameter must be a number between Min_Data = 0 and Max_Data = 24 */ + + uint32_t SlotSize; /*!< Specifies the Slot Size. + This parameter can be a value of @ref SAI_Block_Slot_Size */ + + uint32_t SlotNumber; /*!< Specifies the number of slot in the audio frame. + This parameter must be a number between Min_Data = 1 and Max_Data = 16 */ + + uint32_t SlotActive; /*!< Specifies the slots in audio frame that will be activated. + This parameter can be a value of @ref SAI_Block_Slot_Active */ +} SAI_SlotInitTypeDef; +/** + * @} + */ + +/** @defgroup SAI_Handle_Structure_definition SAI Handle Structure definition + * @brief SAI handle Structure definition + * @{ + */ +typedef struct __SAI_HandleTypeDef +{ + SAI_Block_TypeDef *Instance; /*!< SAI Blockx registers base address */ + + SAI_InitTypeDef Init; /*!< SAI communication parameters */ + + SAI_FrameInitTypeDef FrameInit; /*!< SAI Frame configuration parameters */ + + SAI_SlotInitTypeDef SlotInit; /*!< SAI Slot configuration parameters */ + + uint8_t *pBuffPtr; /*!< Pointer to SAI transfer Buffer */ + + uint16_t XferSize; /*!< SAI transfer size */ + + uint16_t XferCount; /*!< SAI transfer counter */ + + DMA_HandleTypeDef *hdmatx; /*!< SAI Tx DMA handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< SAI Rx DMA handle parameters */ + + SAIcallback mutecallback; /*!< SAI mute callback */ + + void (*InterruptServiceRoutine)(struct __SAI_HandleTypeDef *hsai); /* function pointer for IRQ handler */ + + HAL_LockTypeDef Lock; /*!< SAI locking object */ + + __IO HAL_SAI_StateTypeDef State; /*!< SAI communication state */ + + __IO uint32_t ErrorCode; /*!< SAI Error code */ + +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + void (*RxCpltCallback)(struct __SAI_HandleTypeDef *hsai); /*!< SAI receive complete callback */ + void (*RxHalfCpltCallback)(struct __SAI_HandleTypeDef *hsai); /*!< SAI receive half complete callback */ + void (*TxCpltCallback)(struct __SAI_HandleTypeDef *hsai); /*!< SAI transmit complete callback */ + void (*TxHalfCpltCallback)(struct __SAI_HandleTypeDef *hsai); /*!< SAI transmit half complete callback */ + void (*ErrorCallback)(struct __SAI_HandleTypeDef *hsai); /*!< SAI error callback */ + void (*MspInitCallback)(struct __SAI_HandleTypeDef *hsai); /*!< SAI MSP init callback */ + void (*MspDeInitCallback)(struct __SAI_HandleTypeDef *hsai); /*!< SAI MSP de-init callback */ +#endif +} SAI_HandleTypeDef; +/** + * @} + */ + +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) +/** + * @brief SAI callback ID enumeration definition + */ +typedef enum +{ + HAL_SAI_RX_COMPLETE_CB_ID = 0x00U, /*!< SAI receive complete callback ID */ + HAL_SAI_RX_HALFCOMPLETE_CB_ID = 0x01U, /*!< SAI receive half complete callback ID */ + HAL_SAI_TX_COMPLETE_CB_ID = 0x02U, /*!< SAI transmit complete callback ID */ + HAL_SAI_TX_HALFCOMPLETE_CB_ID = 0x03U, /*!< SAI transmit half complete callback ID */ + HAL_SAI_ERROR_CB_ID = 0x04U, /*!< SAI error callback ID */ + HAL_SAI_MSPINIT_CB_ID = 0x05U, /*!< SAI MSP init callback ID */ + HAL_SAI_MSPDEINIT_CB_ID = 0x06U /*!< SAI MSP de-init callback ID */ +} HAL_SAI_CallbackIDTypeDef; + +/** + * @brief SAI callback pointer definition + */ +typedef void (*pSAI_CallbackTypeDef)(SAI_HandleTypeDef *hsai); +#endif + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup SAI_Exported_Constants SAI Exported Constants + * @{ + */ + +/** @defgroup SAI_Error_Code SAI Error Code + * @{ + */ +#define HAL_SAI_ERROR_NONE 0x00000000U /*!< No error */ +#define HAL_SAI_ERROR_OVR 0x00000001U /*!< Overrun Error */ +#define HAL_SAI_ERROR_UDR 0x00000002U /*!< Underrun error */ +#define HAL_SAI_ERROR_AFSDET 0x00000004U /*!< Anticipated Frame synchronisation detection */ +#define HAL_SAI_ERROR_LFSDET 0x00000008U /*!< Late Frame synchronisation detection */ +#define HAL_SAI_ERROR_CNREADY 0x00000010U /*!< codec not ready */ +#define HAL_SAI_ERROR_WCKCFG 0x00000020U /*!< Wrong clock configuration */ +#define HAL_SAI_ERROR_TIMEOUT 0x00000040U /*!< Timeout error */ +#define HAL_SAI_ERROR_DMA 0x00000080U /*!< DMA error */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) +#define HAL_SAI_ERROR_INVALID_CALLBACK 0x00000100U /*!< Invalid callback error */ +#endif +/** + * @} + */ + +/** @defgroup SAI_Block_SyncExt SAI External synchronisation + * @{ + */ +#define SAI_SYNCEXT_DISABLE 0U +#define SAI_SYNCEXT_OUTBLOCKA_ENABLE 1U +#define SAI_SYNCEXT_OUTBLOCKB_ENABLE 2U +/** + * @} + */ + +/** @defgroup SAI_Block_MckOutput SAI Block Master Clock Output + * @{ + */ +#define SAI_MCK_OUTPUT_DISABLE 0x00000000U +#define SAI_MCK_OUTPUT_ENABLE SAI_xCR1_MCKEN +/** + * @} + */ + +/** @defgroup SAI_Protocol SAI Supported protocol + * @{ + */ +#define SAI_I2S_STANDARD 0U +#define SAI_I2S_MSBJUSTIFIED 1U +#define SAI_I2S_LSBJUSTIFIED 2U +#define SAI_PCM_LONG 3U +#define SAI_PCM_SHORT 4U +/** + * @} + */ + +/** @defgroup SAI_Protocol_DataSize SAI protocol data size + * @{ + */ +#define SAI_PROTOCOL_DATASIZE_16BIT 0U +#define SAI_PROTOCOL_DATASIZE_16BITEXTENDED 1U +#define SAI_PROTOCOL_DATASIZE_24BIT 2U +#define SAI_PROTOCOL_DATASIZE_32BIT 3U +/** + * @} + */ + +/** @defgroup SAI_Audio_Frequency SAI Audio Frequency + * @{ + */ +#define SAI_AUDIO_FREQUENCY_192K 192000U +#define SAI_AUDIO_FREQUENCY_96K 96000U +#define SAI_AUDIO_FREQUENCY_48K 48000U +#define SAI_AUDIO_FREQUENCY_44K 44100U +#define SAI_AUDIO_FREQUENCY_32K 32000U +#define SAI_AUDIO_FREQUENCY_22K 22050U +#define SAI_AUDIO_FREQUENCY_16K 16000U +#define SAI_AUDIO_FREQUENCY_11K 11025U +#define SAI_AUDIO_FREQUENCY_8K 8000U +#define SAI_AUDIO_FREQUENCY_MCKDIV 0U +/** + * @} + */ + +/** @defgroup SAI_Block_Mck_OverSampling SAI Block Master Clock OverSampling + * @{ + */ +#define SAI_MCK_OVERSAMPLING_DISABLE 0x00000000U +#define SAI_MCK_OVERSAMPLING_ENABLE SAI_xCR1_OSR +/** + * @} + */ + +/** @defgroup SAI_PDM_ClockEnable SAI PDM Clock Enable + * @{ + */ +#define SAI_PDM_CLOCK1_ENABLE SAI_PDMCR_CKEN1 +#define SAI_PDM_CLOCK2_ENABLE SAI_PDMCR_CKEN2 +/** + * @} + */ + +/** @defgroup SAI_Block_Mode SAI Block Mode + * @{ + */ +#define SAI_MODEMASTER_TX 0x00000000U +#define SAI_MODEMASTER_RX SAI_xCR1_MODE_0 +#define SAI_MODESLAVE_TX SAI_xCR1_MODE_1 +#define SAI_MODESLAVE_RX (SAI_xCR1_MODE_1 | SAI_xCR1_MODE_0) + +/** + * @} + */ + +/** @defgroup SAI_Block_Protocol SAI Block Protocol + * @{ + */ +#define SAI_FREE_PROTOCOL 0x00000000U +#define SAI_SPDIF_PROTOCOL SAI_xCR1_PRTCFG_0 +#define SAI_AC97_PROTOCOL SAI_xCR1_PRTCFG_1 +/** + * @} + */ + +/** @defgroup SAI_Block_Data_Size SAI Block Data Size + * @{ + */ +#define SAI_DATASIZE_8 SAI_xCR1_DS_1 +#define SAI_DATASIZE_10 (SAI_xCR1_DS_1 | SAI_xCR1_DS_0) +#define SAI_DATASIZE_16 SAI_xCR1_DS_2 +#define SAI_DATASIZE_20 (SAI_xCR1_DS_2 | SAI_xCR1_DS_0) +#define SAI_DATASIZE_24 (SAI_xCR1_DS_2 | SAI_xCR1_DS_1) +#define SAI_DATASIZE_32 (SAI_xCR1_DS_2 | SAI_xCR1_DS_1 | SAI_xCR1_DS_0) +/** + * @} + */ + +/** @defgroup SAI_Block_MSB_LSB_transmission SAI Block MSB LSB transmission + * @{ + */ +#define SAI_FIRSTBIT_MSB 0x00000000U +#define SAI_FIRSTBIT_LSB SAI_xCR1_LSBFIRST +/** + * @} + */ + +/** @defgroup SAI_Block_Clock_Strobing SAI Block Clock Strobing + * @{ + */ +#define SAI_CLOCKSTROBING_FALLINGEDGE 0U +#define SAI_CLOCKSTROBING_RISINGEDGE 1U +/** + * @} + */ + +/** @defgroup SAI_Block_Synchronization SAI Block Synchronization + * @{ + */ +#define SAI_ASYNCHRONOUS 0U /*!< Asynchronous */ +#define SAI_SYNCHRONOUS 1U /*!< Synchronous with other block of same SAI */ +#define SAI_SYNCHRONOUS_EXT_SAI1 2U /*!< Synchronous with other SAI, SAI1 */ +#define SAI_SYNCHRONOUS_EXT_SAI2 3U /*!< Synchronous with other SAI, SAI2 */ +/** + * @} + */ + +/** @defgroup SAI_Block_Output_Drive SAI Block Output Drive + * @{ + */ +#define SAI_OUTPUTDRIVE_DISABLE 0x00000000U +#define SAI_OUTPUTDRIVE_ENABLE SAI_xCR1_OUTDRIV +/** + * @} + */ + +/** @defgroup SAI_Block_NoDivider SAI Block NoDivider + * @{ + */ +#define SAI_MASTERDIVIDER_ENABLE 0x00000000U +#define SAI_MASTERDIVIDER_DISABLE SAI_xCR1_NODIV +/** + * @} + */ + +/** @defgroup SAI_Block_FS_Definition SAI Block FS Definition + * @{ + */ +#define SAI_FS_STARTFRAME 0x00000000U +#define SAI_FS_CHANNEL_IDENTIFICATION SAI_xFRCR_FSDEF +/** + * @} + */ + +/** @defgroup SAI_Block_FS_Polarity SAI Block FS Polarity + * @{ + */ +#define SAI_FS_ACTIVE_LOW 0x00000000U +#define SAI_FS_ACTIVE_HIGH SAI_xFRCR_FSPOL +/** + * @} + */ + +/** @defgroup SAI_Block_FS_Offset SAI Block FS Offset + * @{ + */ +#define SAI_FS_FIRSTBIT 0x00000000U +#define SAI_FS_BEFOREFIRSTBIT SAI_xFRCR_FSOFF +/** + * @} + */ + +/** @defgroup SAI_Block_Slot_Size SAI Block Slot Size + * @{ + */ +#define SAI_SLOTSIZE_DATASIZE 0x00000000U +#define SAI_SLOTSIZE_16B SAI_xSLOTR_SLOTSZ_0 +#define SAI_SLOTSIZE_32B SAI_xSLOTR_SLOTSZ_1 +/** + * @} + */ + +/** @defgroup SAI_Block_Slot_Active SAI Block Slot Active + * @{ + */ +#define SAI_SLOT_NOTACTIVE 0x00000000U +#define SAI_SLOTACTIVE_0 0x00000001U +#define SAI_SLOTACTIVE_1 0x00000002U +#define SAI_SLOTACTIVE_2 0x00000004U +#define SAI_SLOTACTIVE_3 0x00000008U +#define SAI_SLOTACTIVE_4 0x00000010U +#define SAI_SLOTACTIVE_5 0x00000020U +#define SAI_SLOTACTIVE_6 0x00000040U +#define SAI_SLOTACTIVE_7 0x00000080U +#define SAI_SLOTACTIVE_8 0x00000100U +#define SAI_SLOTACTIVE_9 0x00000200U +#define SAI_SLOTACTIVE_10 0x00000400U +#define SAI_SLOTACTIVE_11 0x00000800U +#define SAI_SLOTACTIVE_12 0x00001000U +#define SAI_SLOTACTIVE_13 0x00002000U +#define SAI_SLOTACTIVE_14 0x00004000U +#define SAI_SLOTACTIVE_15 0x00008000U +#define SAI_SLOTACTIVE_ALL 0x0000FFFFU +/** + * @} + */ + +/** @defgroup SAI_Mono_Stereo_Mode SAI Mono Stereo Mode + * @{ + */ +#define SAI_STEREOMODE 0x00000000U +#define SAI_MONOMODE SAI_xCR1_MONO +/** + * @} + */ + +/** @defgroup SAI_TRIState_Management SAI TRIState Management + * @{ + */ +#define SAI_OUTPUT_NOTRELEASED 0x00000000U +#define SAI_OUTPUT_RELEASED SAI_xCR2_TRIS +/** + * @} + */ + +/** @defgroup SAI_Block_Fifo_Threshold SAI Block Fifo Threshold + * @{ + */ +#define SAI_FIFOTHRESHOLD_EMPTY 0x00000000U +#define SAI_FIFOTHRESHOLD_1QF SAI_xCR2_FTH_0 +#define SAI_FIFOTHRESHOLD_HF SAI_xCR2_FTH_1 +#define SAI_FIFOTHRESHOLD_3QF (SAI_xCR2_FTH_1 | SAI_xCR2_FTH_0) +#define SAI_FIFOTHRESHOLD_FULL SAI_xCR2_FTH_2 +/** + * @} + */ + +/** @defgroup SAI_Block_Companding_Mode SAI Block Companding Mode + * @{ + */ +#define SAI_NOCOMPANDING 0x00000000U +#define SAI_ULAW_1CPL_COMPANDING SAI_xCR2_COMP_1 +#define SAI_ALAW_1CPL_COMPANDING (SAI_xCR2_COMP_1 | SAI_xCR2_COMP_0) +#define SAI_ULAW_2CPL_COMPANDING (SAI_xCR2_COMP_1 | SAI_xCR2_CPL) +#define SAI_ALAW_2CPL_COMPANDING (SAI_xCR2_COMP_1 | SAI_xCR2_COMP_0 | SAI_xCR2_CPL) +/** + * @} + */ + +/** @defgroup SAI_Block_Mute_Value SAI Block Mute Value + * @{ + */ +#define SAI_ZERO_VALUE 0x00000000U +#define SAI_LAST_SENT_VALUE SAI_xCR2_MUTEVAL +/** + * @} + */ + +/** @defgroup SAI_Block_Interrupts_Definition SAI Block Interrupts Definition + * @{ + */ +#define SAI_IT_OVRUDR SAI_xIMR_OVRUDRIE +#define SAI_IT_MUTEDET SAI_xIMR_MUTEDETIE +#define SAI_IT_WCKCFG SAI_xIMR_WCKCFGIE +#define SAI_IT_FREQ SAI_xIMR_FREQIE +#define SAI_IT_CNRDY SAI_xIMR_CNRDYIE +#define SAI_IT_AFSDET SAI_xIMR_AFSDETIE +#define SAI_IT_LFSDET SAI_xIMR_LFSDETIE +/** + * @} + */ + +/** @defgroup SAI_Block_Flags_Definition SAI Block Flags Definition + * @{ + */ +#define SAI_FLAG_OVRUDR SAI_xSR_OVRUDR +#define SAI_FLAG_MUTEDET SAI_xSR_MUTEDET +#define SAI_FLAG_WCKCFG SAI_xSR_WCKCFG +#define SAI_FLAG_FREQ SAI_xSR_FREQ +#define SAI_FLAG_CNRDY SAI_xSR_CNRDY +#define SAI_FLAG_AFSDET SAI_xSR_AFSDET +#define SAI_FLAG_LFSDET SAI_xSR_LFSDET +/** + * @} + */ + +/** @defgroup SAI_Block_Fifo_Status_Level SAI Block Fifo Status Level + * @{ + */ +#define SAI_FIFOSTATUS_EMPTY 0x00000000U +#define SAI_FIFOSTATUS_LESS1QUARTERFULL 0x00010000U +#define SAI_FIFOSTATUS_1QUARTERFULL 0x00020000U +#define SAI_FIFOSTATUS_HALFFULL 0x00030000U +#define SAI_FIFOSTATUS_3QUARTERFULL 0x00040000U +#define SAI_FIFOSTATUS_FULL 0x00050000U +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup SAI_Exported_Macros SAI Exported Macros + * @brief macros to handle interrupts and specific configurations + * @{ + */ + +/** @brief Reset SAI handle state. + * @param __HANDLE__ specifies the SAI Handle. + * @retval None + */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) +#define __HAL_SAI_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_SAI_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_SAI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SAI_STATE_RESET) +#endif + +/** @brief Enable the specified SAI interrupts. + * @param __HANDLE__ specifies the SAI Handle. + * @param __INTERRUPT__ specifies the interrupt source to enable or disable. + * This parameter can be one of the following values: + * @arg SAI_IT_OVRUDR: Overrun underrun interrupt enable + * @arg SAI_IT_MUTEDET: Mute detection interrupt enable + * @arg SAI_IT_WCKCFG: Wrong Clock Configuration interrupt enable + * @arg SAI_IT_FREQ: FIFO request interrupt enable + * @arg SAI_IT_CNRDY: Codec not ready interrupt enable + * @arg SAI_IT_AFSDET: Anticipated frame synchronization detection interrupt enable + * @arg SAI_IT_LFSDET: Late frame synchronization detection interrupt enable + * @retval None + */ +#define __HAL_SAI_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IMR |= (__INTERRUPT__)) + +/** @brief Disable the specified SAI interrupts. + * @param __HANDLE__ specifies the SAI Handle. + * @param __INTERRUPT__ specifies the interrupt source to enable or disable. + * This parameter can be one of the following values: + * @arg SAI_IT_OVRUDR: Overrun underrun interrupt enable + * @arg SAI_IT_MUTEDET: Mute detection interrupt enable + * @arg SAI_IT_WCKCFG: Wrong Clock Configuration interrupt enable + * @arg SAI_IT_FREQ: FIFO request interrupt enable + * @arg SAI_IT_CNRDY: Codec not ready interrupt enable + * @arg SAI_IT_AFSDET: Anticipated frame synchronization detection interrupt enable + * @arg SAI_IT_LFSDET: Late frame synchronization detection interrupt enable + * @retval None + */ +#define __HAL_SAI_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IMR &= (~(__INTERRUPT__))) + +/** @brief Check whether the specified SAI interrupt source is enabled or not. + * @param __HANDLE__ specifies the SAI Handle. + * @param __INTERRUPT__ specifies the SAI interrupt source to check. + * This parameter can be one of the following values: + * @arg SAI_IT_OVRUDR: Overrun underrun interrupt enable + * @arg SAI_IT_MUTEDET: Mute detection interrupt enable + * @arg SAI_IT_WCKCFG: Wrong Clock Configuration interrupt enable + * @arg SAI_IT_FREQ: FIFO request interrupt enable + * @arg SAI_IT_CNRDY: Codec not ready interrupt enable + * @arg SAI_IT_AFSDET: Anticipated frame synchronization detection interrupt enable + * @arg SAI_IT_LFSDET: Late frame synchronization detection interrupt enable + * @retval The new state of __INTERRUPT__ (TRUE or FALSE). + */ +#define __HAL_SAI_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->IMR & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Check whether the specified SAI flag is set or not. + * @param __HANDLE__ specifies the SAI Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg SAI_FLAG_OVRUDR: Overrun underrun flag. + * @arg SAI_FLAG_MUTEDET: Mute detection flag. + * @arg SAI_FLAG_WCKCFG: Wrong Clock Configuration flag. + * @arg SAI_FLAG_FREQ: FIFO request flag. + * @arg SAI_FLAG_CNRDY: Codec not ready flag. + * @arg SAI_FLAG_AFSDET: Anticipated frame synchronization detection flag. + * @arg SAI_FLAG_LFSDET: Late frame synchronization detection flag. + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_SAI_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__)) + +/** @brief Clear the specified SAI pending flag. + * @param __HANDLE__ specifies the SAI Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be any combination of the following values: + * @arg SAI_FLAG_OVRUDR: Clear Overrun underrun + * @arg SAI_FLAG_MUTEDET: Clear Mute detection + * @arg SAI_FLAG_WCKCFG: Clear Wrong Clock Configuration + * @arg SAI_FLAG_FREQ: Clear FIFO request + * @arg SAI_FLAG_CNRDY: Clear Codec not ready + * @arg SAI_FLAG_AFSDET: Clear Anticipated frame synchronization detection + * @arg SAI_FLAG_LFSDET: Clear Late frame synchronization detection + * + * @retval None + */ +#define __HAL_SAI_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->CLRFR = (__FLAG__)) + +/** @brief Enable SAI. + * @param __HANDLE__ specifies the SAI Handle. + * @retval None + */ +#define __HAL_SAI_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= SAI_xCR1_SAIEN) + +/** @brief Disable SAI. + * @param __HANDLE__ specifies the SAI Handle. + * @retval None + */ +#define __HAL_SAI_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~SAI_xCR1_SAIEN) + +/** + * @} + */ + +/* Include SAI HAL Extension module */ +#include "stm32wbxx_hal_sai_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SAI_Exported_Functions + * @{ + */ + +/* Initialization/de-initialization functions ********************************/ +/** @addtogroup SAI_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot); +HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai); +HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai); +void HAL_SAI_MspInit(SAI_HandleTypeDef *hsai); +void HAL_SAI_MspDeInit(SAI_HandleTypeDef *hsai); + +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) +/* SAI callbacks register/unregister functions ********************************/ +HAL_StatusTypeDef HAL_SAI_RegisterCallback(SAI_HandleTypeDef *hsai, + HAL_SAI_CallbackIDTypeDef CallbackID, + pSAI_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_SAI_UnRegisterCallback(SAI_HandleTypeDef *hsai, + HAL_SAI_CallbackIDTypeDef CallbackID); +#endif +/** + * @} + */ + +/* I/O operation functions ***************************************************/ +/** @addtogroup SAI_Exported_Functions_Group2 + * @{ + */ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_SAI_Transmit(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_SAI_Receive(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size, uint32_t Timeout); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_SAI_Transmit_IT(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SAI_Receive_IT(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size); + +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SAI_DMAPause(SAI_HandleTypeDef *hsai); +HAL_StatusTypeDef HAL_SAI_DMAResume(SAI_HandleTypeDef *hsai); +HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai); + +/* Abort function */ +HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai); + +/* Mute management */ +HAL_StatusTypeDef HAL_SAI_EnableTxMuteMode(SAI_HandleTypeDef *hsai, uint16_t val); +HAL_StatusTypeDef HAL_SAI_DisableTxMuteMode(SAI_HandleTypeDef *hsai); +HAL_StatusTypeDef HAL_SAI_EnableRxMuteMode(SAI_HandleTypeDef *hsai, SAIcallback callback, uint16_t counter); +HAL_StatusTypeDef HAL_SAI_DisableRxMuteMode(SAI_HandleTypeDef *hsai); + +/* SAI IRQHandler and Callbacks used in non blocking modes (Interrupt and DMA) */ +void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai); +void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai); +void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai); +void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai); +void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai); +void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai); +/** + * @} + */ + +/** @addtogroup SAI_Exported_Functions_Group3 + * @{ + */ +/* Peripheral State functions ************************************************/ +HAL_SAI_StateTypeDef HAL_SAI_GetState(SAI_HandleTypeDef *hsai); +uint32_t HAL_SAI_GetError(SAI_HandleTypeDef *hsai); +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup SAI_Private_Macros SAI Private Macros + * @{ + */ +#define IS_SAI_BLOCK_SYNCEXT(STATE) (((STATE) == SAI_SYNCEXT_DISABLE) ||\ + ((STATE) == SAI_SYNCEXT_OUTBLOCKA_ENABLE) ||\ + ((STATE) == SAI_SYNCEXT_OUTBLOCKB_ENABLE)) + +#define IS_SAI_SUPPORTED_PROTOCOL(PROTOCOL) (((PROTOCOL) == SAI_I2S_STANDARD) ||\ + ((PROTOCOL) == SAI_I2S_MSBJUSTIFIED) ||\ + ((PROTOCOL) == SAI_I2S_LSBJUSTIFIED) ||\ + ((PROTOCOL) == SAI_PCM_LONG) ||\ + ((PROTOCOL) == SAI_PCM_SHORT)) + +#define IS_SAI_PROTOCOL_DATASIZE(DATASIZE) (((DATASIZE) == SAI_PROTOCOL_DATASIZE_16BIT) ||\ + ((DATASIZE) == SAI_PROTOCOL_DATASIZE_16BITEXTENDED) ||\ + ((DATASIZE) == SAI_PROTOCOL_DATASIZE_24BIT) ||\ + ((DATASIZE) == SAI_PROTOCOL_DATASIZE_32BIT)) + +#define IS_SAI_AUDIO_FREQUENCY(AUDIO) (((AUDIO) == SAI_AUDIO_FREQUENCY_192K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_96K) || \ + ((AUDIO) == SAI_AUDIO_FREQUENCY_48K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_44K) || \ + ((AUDIO) == SAI_AUDIO_FREQUENCY_32K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_22K) || \ + ((AUDIO) == SAI_AUDIO_FREQUENCY_16K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_11K) || \ + ((AUDIO) == SAI_AUDIO_FREQUENCY_8K) || ((AUDIO) == SAI_AUDIO_FREQUENCY_MCKDIV)) + +#define IS_SAI_BLOCK_MCK_OVERSAMPLING(VALUE) (((VALUE) == SAI_MCK_OVERSAMPLING_DISABLE) || \ + ((VALUE) == SAI_MCK_OVERSAMPLING_ENABLE)) + +#define IS_SAI_PDM_MIC_PAIRS_NUMBER(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 3U)) + +#define IS_SAI_PDM_CLOCK_ENABLE(CLOCK) (((CLOCK) != 0U) && \ + (((CLOCK) & ~(SAI_PDM_CLOCK1_ENABLE | SAI_PDM_CLOCK2_ENABLE)) == 0U)) + +#define IS_SAI_BLOCK_MODE(MODE) (((MODE) == SAI_MODEMASTER_TX) || \ + ((MODE) == SAI_MODEMASTER_RX) || \ + ((MODE) == SAI_MODESLAVE_TX) || \ + ((MODE) == SAI_MODESLAVE_RX)) + +#define IS_SAI_BLOCK_PROTOCOL(PROTOCOL) (((PROTOCOL) == SAI_FREE_PROTOCOL) || \ + ((PROTOCOL) == SAI_AC97_PROTOCOL) || \ + ((PROTOCOL) == SAI_SPDIF_PROTOCOL)) + +#define IS_SAI_BLOCK_DATASIZE(DATASIZE) (((DATASIZE) == SAI_DATASIZE_8) || \ + ((DATASIZE) == SAI_DATASIZE_10) || \ + ((DATASIZE) == SAI_DATASIZE_16) || \ + ((DATASIZE) == SAI_DATASIZE_20) || \ + ((DATASIZE) == SAI_DATASIZE_24) || \ + ((DATASIZE) == SAI_DATASIZE_32)) + +#define IS_SAI_BLOCK_FIRST_BIT(BIT) (((BIT) == SAI_FIRSTBIT_MSB) || \ + ((BIT) == SAI_FIRSTBIT_LSB)) + +#define IS_SAI_BLOCK_CLOCK_STROBING(CLOCK) (((CLOCK) == SAI_CLOCKSTROBING_FALLINGEDGE) || \ + ((CLOCK) == SAI_CLOCKSTROBING_RISINGEDGE)) + +#define IS_SAI_BLOCK_SYNCHRO(SYNCHRO) (((SYNCHRO) == SAI_ASYNCHRONOUS) || \ + ((SYNCHRO) == SAI_SYNCHRONOUS) || \ + ((SYNCHRO) == SAI_SYNCHRONOUS_EXT_SAI1) || \ + ((SYNCHRO) == SAI_SYNCHRONOUS_EXT_SAI2)) + +#define IS_SAI_BLOCK_MCK_OUTPUT(VALUE) (((VALUE) == SAI_MCK_OUTPUT_ENABLE) || \ + ((VALUE) == SAI_MCK_OUTPUT_DISABLE)) + +#define IS_SAI_BLOCK_OUTPUT_DRIVE(DRIVE) (((DRIVE) == SAI_OUTPUTDRIVE_DISABLE) || \ + ((DRIVE) == SAI_OUTPUTDRIVE_ENABLE)) + +#define IS_SAI_BLOCK_NODIVIDER(NODIVIDER) (((NODIVIDER) == SAI_MASTERDIVIDER_ENABLE) || \ + ((NODIVIDER) == SAI_MASTERDIVIDER_DISABLE)) + +#define IS_SAI_BLOCK_MUTE_COUNTER(COUNTER) ((COUNTER) <= 63U) + +#define IS_SAI_BLOCK_MUTE_VALUE(VALUE) (((VALUE) == SAI_ZERO_VALUE) || \ + ((VALUE) == SAI_LAST_SENT_VALUE)) + +#define IS_SAI_BLOCK_COMPANDING_MODE(MODE) (((MODE) == SAI_NOCOMPANDING) || \ + ((MODE) == SAI_ULAW_1CPL_COMPANDING) || \ + ((MODE) == SAI_ALAW_1CPL_COMPANDING) || \ + ((MODE) == SAI_ULAW_2CPL_COMPANDING) || \ + ((MODE) == SAI_ALAW_2CPL_COMPANDING)) + +#define IS_SAI_BLOCK_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == SAI_FIFOTHRESHOLD_EMPTY) || \ + ((THRESHOLD) == SAI_FIFOTHRESHOLD_1QF) || \ + ((THRESHOLD) == SAI_FIFOTHRESHOLD_HF) || \ + ((THRESHOLD) == SAI_FIFOTHRESHOLD_3QF) || \ + ((THRESHOLD) == SAI_FIFOTHRESHOLD_FULL)) + +#define IS_SAI_BLOCK_TRISTATE_MANAGEMENT(STATE) (((STATE) == SAI_OUTPUT_NOTRELEASED) ||\ + ((STATE) == SAI_OUTPUT_RELEASED)) + +#define IS_SAI_MONO_STEREO_MODE(MODE) (((MODE) == SAI_MONOMODE) ||\ + ((MODE) == SAI_STEREOMODE)) + +#define IS_SAI_SLOT_ACTIVE(ACTIVE) ((ACTIVE) <= SAI_SLOTACTIVE_ALL) + +#define IS_SAI_BLOCK_SLOT_NUMBER(NUMBER) ((1U <= (NUMBER)) && ((NUMBER) <= 16U)) + +#define IS_SAI_BLOCK_SLOT_SIZE(SIZE) (((SIZE) == SAI_SLOTSIZE_DATASIZE) || \ + ((SIZE) == SAI_SLOTSIZE_16B) || \ + ((SIZE) == SAI_SLOTSIZE_32B)) + +#define IS_SAI_BLOCK_FIRSTBIT_OFFSET(OFFSET) ((OFFSET) <= 24U) + +#define IS_SAI_BLOCK_FS_OFFSET(OFFSET) (((OFFSET) == SAI_FS_FIRSTBIT) || \ + ((OFFSET) == SAI_FS_BEFOREFIRSTBIT)) + +#define IS_SAI_BLOCK_FS_POLARITY(POLARITY) (((POLARITY) == SAI_FS_ACTIVE_LOW) || \ + ((POLARITY) == SAI_FS_ACTIVE_HIGH)) + +#define IS_SAI_BLOCK_FS_DEFINITION(DEFINITION) (((DEFINITION) == SAI_FS_STARTFRAME) || \ + ((DEFINITION) == SAI_FS_CHANNEL_IDENTIFICATION)) + +#define IS_SAI_BLOCK_MASTER_DIVIDER(DIVIDER) ((DIVIDER) <= 63U) + +#define IS_SAI_BLOCK_FRAME_LENGTH(LENGTH) ((8U <= (LENGTH)) && ((LENGTH) <= 256U)) + +#define IS_SAI_BLOCK_ACTIVE_FRAME(LENGTH) ((1U <= (LENGTH)) && ((LENGTH) <= 128U)) + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup SAI_Private_Functions SAI Private Functions + * @{ + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* SAI1 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_SAI_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_sai_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_sai_ex.h new file mode 100644 index 0000000..7a9d931 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_sai_ex.h @@ -0,0 +1,108 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_sai_ex.h + * @author MCD Application Team + * @brief Header file of SAI HAL extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_SAI_EX_H +#define STM32WBxx_HAL_SAI_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +#if defined (SAI1) + +/** @addtogroup SAIEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup SAIEx_Exported_Types SAIEx Exported Types + * @{ + */ + +/** + * @brief PDM microphone delay structure definition + */ +typedef struct +{ + uint32_t MicPair; /*!< Specifies which pair of microphones is selected. + This parameter must be a number between Min_Data = 1 and Max_Data = 3. */ + + uint32_t LeftDelay; /*!< Specifies the delay in PDM clock unit to apply on left microphone. + This parameter must be a number between Min_Data = 0 and Max_Data = 7. */ + + uint32_t RightDelay; /*!< Specifies the delay in PDM clock unit to apply on right microphone. + This parameter must be a number between Min_Data = 0 and Max_Data = 7. */ +} SAIEx_PdmMicDelayParamTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SAIEx_Exported_Functions SAIEx Extended Exported Functions + * @{ + */ + +/** @addtogroup SAIEx_Exported_Functions_Group1 Peripheral Control functions + * @{ + */ +HAL_StatusTypeDef HAL_SAIEx_ConfigPdmMicDelay(SAI_HandleTypeDef *hsai, SAIEx_PdmMicDelayParamTypeDef *pdmMicDelay); +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup SAIEx_Private_Macros SAIEx Extended Private Macros + * @{ + */ +#define IS_SAI_PDM_MIC_DELAY(VALUE) ((VALUE) <= 7U) +/** + * @} + */ + +/** + * @} + */ + +#endif /* SAI1 */ + +/** + * @} + */ +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_SAI_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_smartcard.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_smartcard.h new file mode 100644 index 0000000..b732c25 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_smartcard.h @@ -0,0 +1,1154 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_smartcard.h + * @author MCD Application Team + * @brief Header file of SMARTCARD HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_SMARTCARD_H +#define STM32WBxx_HAL_SMARTCARD_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup SMARTCARD + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup SMARTCARD_Exported_Types SMARTCARD Exported Types + * @{ + */ + +/** + * @brief SMARTCARD Init Structure definition + */ +typedef struct +{ + uint32_t BaudRate; /*!< Configures the SmartCard communication baud rate. + The baud rate register is computed using the following formula: + Baud Rate Register = ((usart_ker_ckpres) / ((hsmartcard->Init.BaudRate))) + where usart_ker_ckpres is the USART input clock divided by a prescaler */ + + uint32_t WordLength; /*!< Specifies the number of data bits transmitted or received in a frame. + This parameter @ref SMARTCARD_Word_Length can only be set to 9 (8 data + 1 parity bits). */ + + uint32_t StopBits; /*!< Specifies the number of stop bits. + This parameter can be a value of @ref SMARTCARD_Stop_Bits. */ + + uint16_t Parity; /*!< Specifies the parity mode. + This parameter can be a value of @ref SMARTCARD_Parity + @note The parity is enabled by default (PCE is forced to 1). + Since the WordLength is forced to 8 bits + parity, M is + forced to 1 and the parity bit is the 9th bit. */ + + uint16_t Mode; /*!< Specifies whether the Receive or Transmit mode is enabled or disabled. + This parameter can be a value of @ref SMARTCARD_Mode */ + + uint16_t CLKPolarity; /*!< Specifies the steady state of the serial clock. + This parameter can be a value of @ref SMARTCARD_Clock_Polarity */ + + uint16_t CLKPhase; /*!< Specifies the clock transition on which the bit capture is made. + This parameter can be a value of @ref SMARTCARD_Clock_Phase */ + + uint16_t CLKLastBit; /*!< Specifies whether the clock pulse corresponding to the last transmitted + data bit (MSB) has to be output on the SCLK pin in synchronous mode. + This parameter can be a value of @ref SMARTCARD_Last_Bit */ + + uint16_t OneBitSampling; /*!< Specifies whether a single sample or three samples' majority vote is selected. + Selecting the single sample method increases the receiver tolerance to clock + deviations. This parameter can be a value of @ref SMARTCARD_OneBit_Sampling. */ + + uint8_t Prescaler; /*!< Specifies the SmartCard Prescaler. + This parameter can be any value from 0x01 to 0x1F. Prescaler value is multiplied + by 2 to give the division factor of the source clock frequency */ + + uint8_t GuardTime; /*!< Specifies the SmartCard Guard Time applied after stop bits. */ + + uint16_t NACKEnable; /*!< Specifies whether the SmartCard NACK transmission is enabled + in case of parity error. + This parameter can be a value of @ref SMARTCARD_NACK_Enable */ + + uint32_t TimeOutEnable; /*!< Specifies whether the receiver timeout is enabled. + This parameter can be a value of @ref SMARTCARD_Timeout_Enable*/ + + uint32_t TimeOutValue; /*!< Specifies the receiver time out value in number of baud blocks: + it is used to implement the Character Wait Time (CWT) and + Block Wait Time (BWT). It is coded over 24 bits. */ + + uint8_t BlockLength; /*!< Specifies the SmartCard Block Length in T=1 Reception mode. + This parameter can be any value from 0x0 to 0xFF */ + + uint8_t AutoRetryCount; /*!< Specifies the SmartCard auto-retry count (number of retries in + receive and transmit mode). When set to 0, retransmission is + disabled. Otherwise, its maximum value is 7 (before signalling + an error) */ + + uint32_t ClockPrescaler; /*!< Specifies the prescaler value used to divide the USART clock source. + This parameter can be a value of @ref SMARTCARD_ClockPrescaler. */ + +} SMARTCARD_InitTypeDef; + +/** + * @brief SMARTCARD advanced features initalization structure definition + */ +typedef struct +{ + uint32_t AdvFeatureInit; /*!< Specifies which advanced SMARTCARD features is initialized. Several + advanced features may be initialized at the same time. This parameter + can be a value of @ref SMARTCARDEx_Advanced_Features_Initialization_Type */ + + uint32_t TxPinLevelInvert; /*!< Specifies whether the TX pin active level is inverted. + This parameter can be a value of @ref SMARTCARD_Tx_Inv */ + + uint32_t RxPinLevelInvert; /*!< Specifies whether the RX pin active level is inverted. + This parameter can be a value of @ref SMARTCARD_Rx_Inv */ + + uint32_t DataInvert; /*!< Specifies whether data are inverted (positive/direct logic + vs negative/inverted logic). + This parameter can be a value of @ref SMARTCARD_Data_Inv */ + + uint32_t Swap; /*!< Specifies whether TX and RX pins are swapped. + This parameter can be a value of @ref SMARTCARD_Rx_Tx_Swap */ + + uint32_t OverrunDisable; /*!< Specifies whether the reception overrun detection is disabled. + This parameter can be a value of @ref SMARTCARD_Overrun_Disable */ + + uint32_t DMADisableonRxError; /*!< Specifies whether the DMA is disabled in case of reception error. + This parameter can be a value of @ref SMARTCARD_DMA_Disable_on_Rx_Error */ + + uint32_t MSBFirst; /*!< Specifies whether MSB is sent first on UART line. + This parameter can be a value of @ref SMARTCARD_MSB_First */ + + uint16_t TxCompletionIndication; /*!< Specifies which transmission completion indication is used: before (when + relevant flag is available) or once guard time period has elapsed. + This parameter can be a value of @ref SMARTCARDEx_Transmission_Completion_Indication. */ +} SMARTCARD_AdvFeatureInitTypeDef; + +/** + * @brief HAL SMARTCARD State definition + * @note HAL SMARTCARD State value is a combination of 2 different substates: gState and RxState (see @ref SMARTCARD_State_Definition). + * - gState contains SMARTCARD state information related to global Handle management + * and also information related to Tx operations. + * gState value coding follow below described bitmap : + * b7-b6 Error information + * 00 : No Error + * 01 : (Not Used) + * 10 : Timeout + * 11 : Error + * b5 IP initilisation status + * 0 : Reset (IP not initialized) + * 1 : Init done (IP not initialized. HAL SMARTCARD Init function already called) + * b4-b3 (not used) + * xx : Should be set to 00 + * b2 Intrinsic process state + * 0 : Ready + * 1 : Busy (IP busy with some configuration or internal operations) + * b1 (not used) + * x : Should be set to 0 + * b0 Tx state + * 0 : Ready (no Tx operation ongoing) + * 1 : Busy (Tx operation ongoing) + * - RxState contains information related to Rx operations. + * RxState value coding follow below described bitmap : + * b7-b6 (not used) + * xx : Should be set to 00 + * b5 IP initilisation status + * 0 : Reset (IP not initialized) + * 1 : Init done (IP not initialized) + * b4-b2 (not used) + * xxx : Should be set to 000 + * b1 Rx state + * 0 : Ready (no Rx operation ongoing) + * 1 : Busy (Rx operation ongoing) + * b0 (not used) + * x : Should be set to 0. + */ +typedef uint32_t HAL_SMARTCARD_StateTypeDef; + +/** + * @brief SMARTCARD handle Structure definition + */ +typedef struct __SMARTCARD_HandleTypeDef +{ + USART_TypeDef *Instance; /*!< USART registers base address */ + + SMARTCARD_InitTypeDef Init; /*!< SmartCard communication parameters */ + + SMARTCARD_AdvFeatureInitTypeDef AdvancedInit; /*!< SmartCard advanced features initialization parameters */ + + uint8_t *pTxBuffPtr; /*!< Pointer to SmartCard Tx transfer Buffer */ + + uint16_t TxXferSize; /*!< SmartCard Tx Transfer size */ + + __IO uint16_t TxXferCount; /*!< SmartCard Tx Transfer Counter */ + + uint8_t *pRxBuffPtr; /*!< Pointer to SmartCard Rx transfer Buffer */ + + uint16_t RxXferSize; /*!< SmartCard Rx Transfer size */ + + __IO uint16_t RxXferCount; /*!< SmartCard Rx Transfer Counter */ + + uint16_t NbRxDataToProcess; /*!< Number of data to process during RX ISR execution */ + + uint16_t NbTxDataToProcess; /*!< Number of data to process during TX ISR execution */ + + uint32_t FifoMode; /*!< Specifies if the FIFO mode will be used. + This parameter can be a value of @ref SMARTCARDEx_FIFO_mode. */ + + void (*RxISR)(struct __SMARTCARD_HandleTypeDef *huart); /*!< Function pointer on Rx IRQ handler */ + + void (*TxISR)(struct __SMARTCARD_HandleTypeDef *huart); /*!< Function pointer on Tx IRQ handler */ + + DMA_HandleTypeDef *hdmatx; /*!< SmartCard Tx DMA Handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< SmartCard Rx DMA Handle parameters */ + + HAL_LockTypeDef Lock; /*!< Locking object */ + + __IO HAL_SMARTCARD_StateTypeDef gState; /*!< SmartCard state information related to global Handle management + and also related to Tx operations. + This parameter can be a value of @ref HAL_SMARTCARD_StateTypeDef */ + + __IO HAL_SMARTCARD_StateTypeDef RxState; /*!< SmartCard state information related to Rx operations. + This parameter can be a value of @ref HAL_SMARTCARD_StateTypeDef */ + + uint32_t ErrorCode; /*!< SmartCard Error code */ + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + void (* TxCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Tx Complete Callback */ + + void (* RxCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Rx Complete Callback */ + + void (* ErrorCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Error Callback */ + + void (* AbortCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Abort Complete Callback */ + + void (* AbortTransmitCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Abort Transmit Complete Callback */ + + void (* AbortReceiveCpltCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Abort Receive Complete Callback */ + + void (* RxFifoFullCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Rx Fifo Full Callback */ + + void (* TxFifoEmptyCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Tx Fifo Empty Callback */ + + + void (* MspInitCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Msp Init callback */ + + void (* MspDeInitCallback)(struct __SMARTCARD_HandleTypeDef *hsmartcard); /*!< SMARTCARD Msp DeInit callback */ +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ + +} SMARTCARD_HandleTypeDef; + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) +/** + * @brief HAL SMARTCARD Callback ID enumeration definition + */ +typedef enum +{ + HAL_SMARTCARD_TX_COMPLETE_CB_ID = 0x00U, /*!< SMARTCARD Tx Complete Callback ID */ + HAL_SMARTCARD_RX_COMPLETE_CB_ID = 0x01U, /*!< SMARTCARD Rx Complete Callback ID */ + HAL_SMARTCARD_ERROR_CB_ID = 0x02U, /*!< SMARTCARD Error Callback ID */ + HAL_SMARTCARD_ABORT_COMPLETE_CB_ID = 0x03U, /*!< SMARTCARD Abort Complete Callback ID */ + HAL_SMARTCARD_ABORT_TRANSMIT_COMPLETE_CB_ID = 0x04U, /*!< SMARTCARD Abort Transmit Complete Callback ID */ + HAL_SMARTCARD_ABORT_RECEIVE_COMPLETE_CB_ID = 0x05U, /*!< SMARTCARD Abort Receive Complete Callback ID */ + HAL_SMARTCARD_RX_FIFO_FULL_CB_ID = 0x06U, /*!< SMARTCARD Rx Fifo Full Callback ID */ + HAL_SMARTCARD_TX_FIFO_EMPTY_CB_ID = 0x07U, /*!< SMARTCARD Tx Fifo Empty Callback ID */ + + HAL_SMARTCARD_MSPINIT_CB_ID = 0x08U, /*!< SMARTCARD MspInit callback ID */ + HAL_SMARTCARD_MSPDEINIT_CB_ID = 0x09U /*!< SMARTCARD MspDeInit callback ID */ + +} HAL_SMARTCARD_CallbackIDTypeDef; + +/** + * @brief HAL SMARTCARD Callback pointer definition + */ +typedef void (*pSMARTCARD_CallbackTypeDef)(SMARTCARD_HandleTypeDef *hsmartcard); /*!< pointer to an SMARTCARD callback function */ + +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ + +/** + * @brief SMARTCARD clock sources + */ +typedef enum +{ + SMARTCARD_CLOCKSOURCE_PCLK2 = 0x01, /*!< PCLK2 clock source */ + SMARTCARD_CLOCKSOURCE_HSI = 0x02, /*!< HSI clock source */ + SMARTCARD_CLOCKSOURCE_SYSCLK = 0x04, /*!< SYSCLK clock source */ + SMARTCARD_CLOCKSOURCE_LSE = 0x08, /*!< LSE clock source */ + SMARTCARD_CLOCKSOURCE_UNDEFINED = 0x10 /*!< undefined clock source */ +} SMARTCARD_ClockSourceTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup SMARTCARD_Exported_Constants SMARTCARD Exported Constants + * @{ + */ + +/** @defgroup SMARTCARD_State_Definition SMARTCARD State Code Definition + * @{ + */ +#define HAL_SMARTCARD_STATE_RESET 0x00000000U /*!< Peripheral is not initialized + Value is allowed for gState and RxState */ +#define HAL_SMARTCARD_STATE_READY 0x00000020U /*!< Peripheral Initialized and ready for use + Value is allowed for gState and RxState */ +#define HAL_SMARTCARD_STATE_BUSY 0x00000024U /*!< an internal process is ongoing + Value is allowed for gState only */ +#define HAL_SMARTCARD_STATE_BUSY_TX 0x00000021U /*!< Data Transmission process is ongoing + Value is allowed for gState only */ +#define HAL_SMARTCARD_STATE_BUSY_RX 0x00000022U /*!< Data Reception process is ongoing + Value is allowed for RxState only */ +#define HAL_SMARTCARD_STATE_BUSY_TX_RX 0x00000023U /*!< Data Transmission and Reception process is ongoing + Not to be used for neither gState nor RxState. + Value is result of combination (Or) between gState and RxState values */ +#define HAL_SMARTCARD_STATE_TIMEOUT 0x000000A0U /*!< Timeout state + Value is allowed for gState only */ +#define HAL_SMARTCARD_STATE_ERROR 0x000000E0U /*!< Error + Value is allowed for gState only */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Error_Definition SMARTCARD Error Code Definition + * @{ + */ +#define HAL_SMARTCARD_ERROR_NONE ((uint32_t)0x00000000U) /*!< No error */ +#define HAL_SMARTCARD_ERROR_PE ((uint32_t)0x00000001U) /*!< Parity error */ +#define HAL_SMARTCARD_ERROR_NE ((uint32_t)0x00000002U) /*!< Noise error */ +#define HAL_SMARTCARD_ERROR_FE ((uint32_t)0x00000004U) /*!< frame error */ +#define HAL_SMARTCARD_ERROR_ORE ((uint32_t)0x00000008U) /*!< Overrun error */ +#define HAL_SMARTCARD_ERROR_DMA ((uint32_t)0x00000010U) /*!< DMA transfer error */ +#define HAL_SMARTCARD_ERROR_RTO ((uint32_t)0x00000020U) /*!< Receiver TimeOut error */ +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) +#define HAL_SMARTCARD_ERROR_INVALID_CALLBACK ((uint32_t)0x00000040U) /*!< Invalid Callback error */ +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Word_Length SMARTCARD Word Length + * @{ + */ +#define SMARTCARD_WORDLENGTH_9B USART_CR1_M0 /*!< SMARTCARD frame length */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Stop_Bits SMARTCARD Number of Stop Bits + * @{ + */ +#define SMARTCARD_STOPBITS_0_5 USART_CR2_STOP_0 /*!< SMARTCARD frame with 0.5 stop bit */ +#define SMARTCARD_STOPBITS_1_5 USART_CR2_STOP /*!< SMARTCARD frame with 1.5 stop bits */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Parity SMARTCARD Parity + * @{ + */ +#define SMARTCARD_PARITY_EVEN USART_CR1_PCE /*!< SMARTCARD frame even parity */ +#define SMARTCARD_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS) /*!< SMARTCARD frame odd parity */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Mode SMARTCARD Transfer Mode + * @{ + */ +#define SMARTCARD_MODE_RX USART_CR1_RE /*!< SMARTCARD RX mode */ +#define SMARTCARD_MODE_TX USART_CR1_TE /*!< SMARTCARD TX mode */ +#define SMARTCARD_MODE_TX_RX (USART_CR1_TE |USART_CR1_RE) /*!< SMARTCARD RX and TX mode */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Clock_Polarity SMARTCARD Clock Polarity + * @{ + */ +#define SMARTCARD_POLARITY_LOW 0x00000000U /*!< SMARTCARD frame low polarity */ +#define SMARTCARD_POLARITY_HIGH USART_CR2_CPOL /*!< SMARTCARD frame high polarity */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Clock_Phase SMARTCARD Clock Phase + * @{ + */ +#define SMARTCARD_PHASE_1EDGE 0x00000000U /*!< SMARTCARD frame phase on first clock transition */ +#define SMARTCARD_PHASE_2EDGE USART_CR2_CPHA /*!< SMARTCARD frame phase on second clock transition */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Last_Bit SMARTCARD Last Bit + * @{ + */ +#define SMARTCARD_LASTBIT_DISABLE 0x00000000U /*!< SMARTCARD frame last data bit clock pulse not output to SCLK pin */ +#define SMARTCARD_LASTBIT_ENABLE USART_CR2_LBCL /*!< SMARTCARD frame last data bit clock pulse output to SCLK pin */ +/** + * @} + */ + +/** @defgroup SMARTCARD_OneBit_Sampling SMARTCARD One Bit Sampling Method + * @{ + */ +#define SMARTCARD_ONE_BIT_SAMPLE_DISABLE 0x00000000U /*!< SMARTCARD frame one-bit sample disabled */ +#define SMARTCARD_ONE_BIT_SAMPLE_ENABLE USART_CR3_ONEBIT /*!< SMARTCARD frame one-bit sample enabled */ +/** + * @} + */ + + +/** @defgroup SMARTCARD_NACK_Enable SMARTCARD NACK Enable + * @{ + */ +#define SMARTCARD_NACK_DISABLE 0x00000000U /*!< SMARTCARD NACK transmission disabled */ +#define SMARTCARD_NACK_ENABLE USART_CR3_NACK /*!< SMARTCARD NACK transmission enabled */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Timeout_Enable SMARTCARD Timeout Enable + * @{ + */ +#define SMARTCARD_TIMEOUT_DISABLE 0x00000000U /*!< SMARTCARD receiver timeout disabled */ +#define SMARTCARD_TIMEOUT_ENABLE USART_CR2_RTOEN /*!< SMARTCARD receiver timeout enabled */ +/** + * @} + */ + +/** @defgroup SMARTCARD_ClockPrescaler Clock Prescaler + * @{ + */ +#define SMARTCARD_PRESCALER_DIV1 0x00000000U /*!< fclk_pres = fclk */ +#define SMARTCARD_PRESCALER_DIV2 0x00000001U /*!< fclk_pres = fclk/2 */ +#define SMARTCARD_PRESCALER_DIV4 0x00000002U /*!< fclk_pres = fclk/4 */ +#define SMARTCARD_PRESCALER_DIV6 0x00000003U /*!< fclk_pres = fclk/6 */ +#define SMARTCARD_PRESCALER_DIV8 0x00000004U /*!< fclk_pres = fclk/8 */ +#define SMARTCARD_PRESCALER_DIV10 0x00000005U /*!< fclk_pres = fclk/10 */ +#define SMARTCARD_PRESCALER_DIV12 0x00000006U /*!< fclk_pres = fclk/12 */ +#define SMARTCARD_PRESCALER_DIV16 0x00000007U /*!< fclk_pres = fclk/16 */ +#define SMARTCARD_PRESCALER_DIV32 0x00000008U /*!< fclk_pres = fclk/32 */ +#define SMARTCARD_PRESCALER_DIV64 0x00000009U /*!< fclk_pres = fclk/64 */ +#define SMARTCARD_PRESCALER_DIV128 0x0000000AU /*!< fclk_pres = fclk/128 */ +#define SMARTCARD_PRESCALER_DIV256 0x0000000BU /*!< fclk_pres = fclk/256 */ + +/** + * @} + */ + +/** @defgroup SMARTCARD_Tx_Inv SMARTCARD advanced feature TX pin active level inversion + * @{ + */ +#define SMARTCARD_ADVFEATURE_TXINV_DISABLE 0x00000000U /*!< TX pin active level inversion disable */ +#define SMARTCARD_ADVFEATURE_TXINV_ENABLE USART_CR2_TXINV /*!< TX pin active level inversion enable */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Rx_Inv SMARTCARD advanced feature RX pin active level inversion + * @{ + */ +#define SMARTCARD_ADVFEATURE_RXINV_DISABLE 0x00000000U /*!< RX pin active level inversion disable */ +#define SMARTCARD_ADVFEATURE_RXINV_ENABLE USART_CR2_RXINV /*!< RX pin active level inversion enable */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Data_Inv SMARTCARD advanced feature Binary Data inversion + * @{ + */ +#define SMARTCARD_ADVFEATURE_DATAINV_DISABLE 0x00000000U /*!< Binary data inversion disable */ +#define SMARTCARD_ADVFEATURE_DATAINV_ENABLE USART_CR2_DATAINV /*!< Binary data inversion enable */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Rx_Tx_Swap SMARTCARD advanced feature RX TX pins swap + * @{ + */ +#define SMARTCARD_ADVFEATURE_SWAP_DISABLE 0x00000000U /*!< TX/RX pins swap disable */ +#define SMARTCARD_ADVFEATURE_SWAP_ENABLE USART_CR2_SWAP /*!< TX/RX pins swap enable */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Overrun_Disable SMARTCARD advanced feature Overrun Disable + * @{ + */ +#define SMARTCARD_ADVFEATURE_OVERRUN_ENABLE 0x00000000U /*!< RX overrun enable */ +#define SMARTCARD_ADVFEATURE_OVERRUN_DISABLE USART_CR3_OVRDIS /*!< RX overrun disable */ +/** + * @} + */ + +/** @defgroup SMARTCARD_DMA_Disable_on_Rx_Error SMARTCARD advanced feature DMA Disable on Rx Error + * @{ + */ +#define SMARTCARD_ADVFEATURE_DMA_ENABLEONRXERROR 0x00000000U /*!< DMA enable on Reception Error */ +#define SMARTCARD_ADVFEATURE_DMA_DISABLEONRXERROR USART_CR3_DDRE /*!< DMA disable on Reception Error */ +/** + * @} + */ + +/** @defgroup SMARTCARD_MSB_First SMARTCARD advanced feature MSB first + * @{ + */ +#define SMARTCARD_ADVFEATURE_MSBFIRST_DISABLE 0x00000000U /*!< Most significant bit sent/received first disable */ +#define SMARTCARD_ADVFEATURE_MSBFIRST_ENABLE USART_CR2_MSBFIRST /*!< Most significant bit sent/received first enable */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Request_Parameters SMARTCARD Request Parameters + * @{ + */ +#define SMARTCARD_RXDATA_FLUSH_REQUEST USART_RQR_RXFRQ /*!< Receive data flush request */ +#define SMARTCARD_TXDATA_FLUSH_REQUEST USART_RQR_TXFRQ /*!< Transmit data flush request */ +/** + * @} + */ + +/** @defgroup SMARTCARD_Interruption_Mask SMARTCARD interruptions flags mask + * @{ + */ +#define SMARTCARD_IT_MASK 0x001FU /*!< SMARTCARD interruptions flags mask */ +#define SMARTCARD_CR_MASK 0x00E0U /*!< SMARTCARD control register mask */ +#define SMARTCARD_CR_POS 5U /*!< SMARTCARD control register position */ +#define SMARTCARD_ISR_MASK 0x1F00U /*!< SMARTCARD ISR register mask */ +#define SMARTCARD_ISR_POS 8U /*!< SMARTCARD ISR register position */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup SMARTCARD_Exported_Macros SMARTCARD Exported Macros + * @{ + */ + +/** @brief Reset SMARTCARD handle states. + * @param __HANDLE__ SMARTCARD handle. + * @retval None + */ +#if USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1 +#define __HAL_SMARTCARD_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->gState = HAL_SMARTCARD_STATE_RESET; \ + (__HANDLE__)->RxState = HAL_SMARTCARD_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0U) +#else +#define __HAL_SMARTCARD_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->gState = HAL_SMARTCARD_STATE_RESET; \ + (__HANDLE__)->RxState = HAL_SMARTCARD_STATE_RESET; \ + } while(0U) +#endif /*USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ + +/** @brief Flush the Smartcard Data registers. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_FLUSH_DRREGISTER(__HANDLE__) \ + do{ \ + SET_BIT((__HANDLE__)->Instance->RQR, SMARTCARD_RXDATA_FLUSH_REQUEST); \ + SET_BIT((__HANDLE__)->Instance->RQR, SMARTCARD_TXDATA_FLUSH_REQUEST); \ + } while(0U) + +/** @brief Clear the specified SMARTCARD pending flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be any combination of the following values: + * @arg @ref SMARTCARD_CLEAR_PEF Parity error clear flag + * @arg @ref SMARTCARD_CLEAR_FEF Framing error clear flag + * @arg @ref SMARTCARD_CLEAR_NEF Noise detected clear flag + * @arg @ref SMARTCARD_CLEAR_OREF OverRun error clear flag + * @arg @ref SMARTCARD_CLEAR_IDLEF Idle line detected clear flag + * @arg @ref SMARTCARD_CLEAR_TCF Transmission complete clear flag + * @arg @ref SMARTCARD_CLEAR_TCBGTF Transmission complete before guard time clear flag + * @arg @ref SMARTCARD_CLEAR_RTOF Receiver timeout clear flag + * @arg @ref SMARTCARD_CLEAR_EOBF End of block clear flag + * @arg @ref SMARTCARD_CLEAR_TXFECF TXFIFO empty Clear flag + * @retval None + */ +#define __HAL_SMARTCARD_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) + +/** @brief Clear the SMARTCARD PE pending flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_CLEAR_PEFLAG(__HANDLE__) __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_PEF) + + +/** @brief Clear the SMARTCARD FE pending flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_CLEAR_FEFLAG(__HANDLE__) __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_FEF) + +/** @brief Clear the SMARTCARD NE pending flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_CLEAR_NEFLAG(__HANDLE__) __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_NEF) + +/** @brief Clear the SMARTCARD ORE pending flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_CLEAR_OREFLAG(__HANDLE__) __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_OREF) + +/** @brief Clear the SMARTCARD IDLE pending flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_CLEAR_IDLEFLAG(__HANDLE__) __HAL_SMARTCARD_CLEAR_FLAG((__HANDLE__), SMARTCARD_CLEAR_IDLEF) + +/** @brief Check whether the specified Smartcard flag is set or not. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_FLAG_TCBGT Transmission complete before guard time flag (when flag available) + * @arg @ref SMARTCARD_FLAG_REACK Receive enable acknowledge flag + * @arg @ref SMARTCARD_FLAG_TEACK Transmit enable acknowledge flag + * @arg @ref SMARTCARD_FLAG_BUSY Busy flag + * @arg @ref SMARTCARD_FLAG_EOBF End of block flag + * @arg @ref SMARTCARD_FLAG_RTOF Receiver timeout flag + * @arg @ref SMARTCARD_FLAG_TXE Transmit data register empty flag + * @arg @ref SMARTCARD_FLAG_TXFNF TXFIFO not full flag + * @arg @ref SMARTCARD_FLAG_TC Transmission complete flag + * @arg @ref SMARTCARD_FLAG_RXNE Receive data register not empty flag + * @arg @ref SMARTCARD_FLAG_RXFNE RXFIFO not empty flag + * @arg @ref SMARTCARD_FLAG_IDLE Idle line detection flag + * @arg @ref SMARTCARD_FLAG_ORE Overrun error flag + * @arg @ref SMARTCARD_FLAG_NE Noise error flag + * @arg @ref SMARTCARD_FLAG_FE Framing error flag + * @arg @ref SMARTCARD_FLAG_PE Parity error flag + * @arg @ref SMARTCARD_FLAG_TXFE TXFIFO Empty flag + * @arg @ref SMARTCARD_FLAG_RXFF RXFIFO Full flag + * @arg @ref SMARTCARD_FLAG_RXFT SMARTCARD RXFIFO threshold flag + * @arg @ref SMARTCARD_FLAG_TXFT SMARTCARD TXFIFO threshold flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_SMARTCARD_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__)) + +/** @brief Enable the specified SmartCard interrupt. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __INTERRUPT__ specifies the SMARTCARD interrupt to enable. + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_IT_EOB End of block interrupt + * @arg @ref SMARTCARD_IT_RTO Receive timeout interrupt + * @arg @ref SMARTCARD_IT_TXE Transmit data register empty interrupt + * @arg @ref SMARTCARD_IT_TXFNF TX FIFO not full interruption + * @arg @ref SMARTCARD_IT_TC Transmission complete interrupt + * @arg @ref SMARTCARD_IT_TCBGT Transmission complete before guard time interrupt (when interruption available) + * @arg @ref SMARTCARD_IT_RXNE Receive data register not empty interrupt + * @arg @ref SMARTCARD_IT_RXFNE RXFIFO not empty interruption + * @arg @ref SMARTCARD_IT_IDLE Idle line detection interrupt + * @arg @ref SMARTCARD_IT_PE Parity error interrupt + * @arg @ref SMARTCARD_IT_ERR Error interrupt(frame error, noise error, overrun error) + * @arg @ref SMARTCARD_IT_RXFF RXFIFO full interruption + * @arg @ref SMARTCARD_IT_TXFE TXFIFO empty interruption + * @arg @ref SMARTCARD_IT_RXFT RXFIFO threshold reached interruption + * @arg @ref SMARTCARD_IT_TXFT TXFIFO threshold reached interruption + * @retval None + */ +#define __HAL_SMARTCARD_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((((__INTERRUPT__) & SMARTCARD_CR_MASK) >> SMARTCARD_CR_POS) == 1U)? ((__HANDLE__)->Instance->CR1 |= ((uint32_t)1U << ((__INTERRUPT__) & SMARTCARD_IT_MASK))): \ + ((((__INTERRUPT__) & SMARTCARD_CR_MASK) >> SMARTCARD_CR_POS) == 2U)? ((__HANDLE__)->Instance->CR2 |= ((uint32_t)1U << ((__INTERRUPT__) & SMARTCARD_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 |= ((uint32_t)1U << ((__INTERRUPT__) & SMARTCARD_IT_MASK)))) + +/** @brief Disable the specified SmartCard interrupt. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __INTERRUPT__ specifies the SMARTCARD interrupt to disable. + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_IT_EOB End of block interrupt + * @arg @ref SMARTCARD_IT_RTO Receive timeout interrupt + * @arg @ref SMARTCARD_IT_TXE Transmit data register empty interrupt + * @arg @ref SMARTCARD_IT_TXFNF TX FIFO not full interruption + * @arg @ref SMARTCARD_IT_TC Transmission complete interrupt + * @arg @ref SMARTCARD_IT_TCBGT Transmission complete before guard time interrupt (when interruption available) + * @arg @ref SMARTCARD_IT_RXNE Receive data register not empty interrupt + * @arg @ref SMARTCARD_IT_RXFNE RXFIFO not empty interruption + * @arg @ref SMARTCARD_IT_IDLE Idle line detection interrupt + * @arg @ref SMARTCARD_IT_PE Parity error interrupt + * @arg @ref SMARTCARD_IT_ERR Error interrupt(frame error, noise error, overrun error) + * @arg @ref SMARTCARD_IT_RXFF RXFIFO full interruption + * @arg @ref SMARTCARD_IT_TXFE TXFIFO empty interruption + * @arg @ref SMARTCARD_IT_RXFT RXFIFO threshold reached interruption + * @arg @ref SMARTCARD_IT_TXFT TXFIFO threshold reached interruption + * @retval None + */ +#define __HAL_SMARTCARD_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((((__INTERRUPT__) & SMARTCARD_CR_MASK) >> SMARTCARD_CR_POS) == 1U)? ((__HANDLE__)->Instance->CR1 &= ~ ((uint32_t)1U << ((__INTERRUPT__) & SMARTCARD_IT_MASK))): \ + ((((__INTERRUPT__) & SMARTCARD_CR_MASK) >> SMARTCARD_CR_POS) == 2U)? ((__HANDLE__)->Instance->CR2 &= ~ ((uint32_t)1U << ((__INTERRUPT__) & SMARTCARD_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 &= ~ ((uint32_t)1U << ((__INTERRUPT__) & SMARTCARD_IT_MASK)))) + + +/** @brief Check whether the specified SmartCard interrupt has occurred or not. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __INTERRUPT__ specifies the SMARTCARD interrupt to check. + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_IT_EOB End of block interrupt + * @arg @ref SMARTCARD_IT_RTO Receive timeout interrupt + * @arg @ref SMARTCARD_IT_TXE Transmit data register empty interrupt + * @arg @ref SMARTCARD_IT_TXFNF TX FIFO not full interruption + * @arg @ref SMARTCARD_IT_TC Transmission complete interrupt + * @arg @ref SMARTCARD_IT_TCBGT Transmission complete before guard time interrupt (when interruption available) + * @arg @ref SMARTCARD_IT_RXNE Receive data register not empty interrupt + * @arg @ref SMARTCARD_IT_RXFNE RXFIFO not empty interruption + * @arg @ref SMARTCARD_IT_IDLE Idle line detection interrupt + * @arg @ref SMARTCARD_IT_PE Parity error interrupt + * @arg @ref SMARTCARD_IT_ERR Error interrupt(frame error, noise error, overrun error) + * @arg @ref SMARTCARD_IT_RXFF RXFIFO full interruption + * @arg @ref SMARTCARD_IT_TXFE TXFIFO empty interruption + * @arg @ref SMARTCARD_IT_RXFT RXFIFO threshold reached interruption + * @arg @ref SMARTCARD_IT_TXFT TXFIFO threshold reached interruption + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_SMARTCARD_GET_IT(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->ISR & ((uint32_t)0x01U << (((__INTERRUPT__) & SMARTCARD_ISR_MASK)>> SMARTCARD_ISR_POS))) != 0U) ? SET : RESET) + +/** @brief Check whether the specified SmartCard interrupt source is enabled or not. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __INTERRUPT__ specifies the SMARTCARD interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_IT_EOB End of block interrupt + * @arg @ref SMARTCARD_IT_RTO Receive timeout interrupt + * @arg @ref SMARTCARD_IT_TXE Transmit data register empty interrupt + * @arg @ref SMARTCARD_IT_TXFNF TX FIFO not full interruption + * @arg @ref SMARTCARD_IT_TC Transmission complete interrupt + * @arg @ref SMARTCARD_IT_TCBGT Transmission complete before guard time interrupt (when interruption available) + * @arg @ref SMARTCARD_IT_RXNE Receive data register not empty interrupt + * @arg @ref SMARTCARD_IT_RXFNE RXFIFO not empty interruption + * @arg @ref SMARTCARD_IT_IDLE Idle line detection interrupt + * @arg @ref SMARTCARD_IT_PE Parity error interrupt + * @arg @ref SMARTCARD_IT_ERR Error interrupt(frame error, noise error, overrun error) + * @arg @ref SMARTCARD_IT_RXFF RXFIFO full interruption + * @arg @ref SMARTCARD_IT_TXFE TXFIFO empty interruption + * @arg @ref SMARTCARD_IT_RXFT RXFIFO threshold reached interruption + * @arg @ref SMARTCARD_IT_TXFT TXFIFO threshold reached interruption + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_SMARTCARD_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((((((__INTERRUPT__) & SMARTCARD_CR_MASK) >> SMARTCARD_CR_POS) == 0x01U)? (__HANDLE__)->Instance->CR1 : \ + (((((__INTERRUPT__) & SMARTCARD_CR_MASK) >> SMARTCARD_CR_POS) == 0x02U)? (__HANDLE__)->Instance->CR2 : \ + (__HANDLE__)->Instance->CR3)) & ((uint32_t)0x01U << (((uint16_t)(__INTERRUPT__)) & SMARTCARD_IT_MASK))) != 0U) ? SET : RESET) + + +/** @brief Clear the specified SMARTCARD ISR flag, in setting the proper ICR register flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __IT_CLEAR__ specifies the interrupt clear register flag that needs to be set + * to clear the corresponding interrupt. + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_CLEAR_PEF Parity error clear flag + * @arg @ref SMARTCARD_CLEAR_FEF Framing error clear flag + * @arg @ref SMARTCARD_CLEAR_NEF Noise detected clear flag + * @arg @ref SMARTCARD_CLEAR_OREF OverRun error clear flag + * @arg @ref SMARTCARD_CLEAR_IDLEF Idle line detection clear flag + * @arg @ref SMARTCARD_CLEAR_TXFECF TXFIFO empty Clear Flag + * @arg @ref SMARTCARD_CLEAR_TCF Transmission complete clear flag + * @arg @ref SMARTCARD_CLEAR_TCBGTF Transmission complete before guard time clear flag (when flag available) + * @arg @ref SMARTCARD_CLEAR_RTOF Receiver timeout clear flag + * @arg @ref SMARTCARD_CLEAR_EOBF End of block clear flag + * @retval None + */ +#define __HAL_SMARTCARD_CLEAR_IT(__HANDLE__, __IT_CLEAR__) ((__HANDLE__)->Instance->ICR |= (uint32_t)(__IT_CLEAR__)) + +/** @brief Set a specific SMARTCARD request flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __REQ__ specifies the request flag to set + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_RXDATA_FLUSH_REQUEST Receive data flush Request + * @arg @ref SMARTCARD_TXDATA_FLUSH_REQUEST Transmit data flush Request + * + * @retval None + */ +#define __HAL_SMARTCARD_SEND_REQ(__HANDLE__, __REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__)) + +/** @brief Enable the SMARTCARD one bit sample method. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT) + +/** @brief Disable the SMARTCARD one bit sample method. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= (uint32_t)~((uint32_t)USART_CR3_ONEBIT)) + +/** @brief Enable the USART associated to the SMARTCARD Handle. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE) + +/** @brief Disable the USART associated to the SMARTCARD Handle + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @retval None + */ +#define __HAL_SMARTCARD_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE) + +/** + * @} + */ + +/* Private macros -------------------------------------------------------------*/ +/** @defgroup SMARTCARD_Private_Macros SMARTCARD Private Macros + * @{ + */ + +/** @brief Report the SMARTCARD clock source. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @param __CLOCKSOURCE__ output variable. + * @retval the SMARTCARD clocking source, written in __CLOCKSOURCE__. + */ +#define SMARTCARD_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK2: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_PCLK2; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = SMARTCARD_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) + +/** @brief Check the Baud rate range. + * @note The maximum Baud Rate is derived from the maximum clock on WB (64 MHz) + * divided by the oversampling used on the SMARTCARD (i.e. 16). + * @param __BAUDRATE__ Baud rate set by the configuration function. + * @retval Test result (TRUE or FALSE) + */ +#define IS_SMARTCARD_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 4000001U) + +/** @brief Check the block length range. + * @note The maximum SMARTCARD block length is 0xFF. + * @param __LENGTH__ block length. + * @retval Test result (TRUE or FALSE) + */ +#define IS_SMARTCARD_BLOCKLENGTH(__LENGTH__) ((__LENGTH__) <= 0xFFU) + +/** @brief Check the receiver timeout value. + * @note The maximum SMARTCARD receiver timeout value is 0xFFFFFF. + * @param __TIMEOUTVALUE__ receiver timeout value. + * @retval Test result (TRUE or FALSE) + */ +#define IS_SMARTCARD_TIMEOUT_VALUE(__TIMEOUTVALUE__) ((__TIMEOUTVALUE__) <= 0xFFFFFFU) + +/** @brief Check the SMARTCARD autoretry counter value. + * @note The maximum number of retransmissions is 0x7. + * @param __COUNT__ number of retransmissions. + * @retval Test result (TRUE or FALSE) + */ +#define IS_SMARTCARD_AUTORETRY_COUNT(__COUNT__) ((__COUNT__) <= 0x7U) + +/** + * @brief Ensure that SMARTCARD frame length is valid. + * @param __LENGTH__ SMARTCARD frame length. + * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid) + */ +#define IS_SMARTCARD_WORD_LENGTH(__LENGTH__) ((__LENGTH__) == SMARTCARD_WORDLENGTH_9B) + +/** + * @brief Ensure that SMARTCARD frame number of stop bits is valid. + * @param __STOPBITS__ SMARTCARD frame number of stop bits. + * @retval SET (__STOPBITS__ is valid) or RESET (__STOPBITS__ is invalid) + */ +#define IS_SMARTCARD_STOPBITS(__STOPBITS__) (((__STOPBITS__) == SMARTCARD_STOPBITS_0_5) ||\ + ((__STOPBITS__) == SMARTCARD_STOPBITS_1_5)) + +/** + * @brief Ensure that SMARTCARD frame parity is valid. + * @param __PARITY__ SMARTCARD frame parity. + * @retval SET (__PARITY__ is valid) or RESET (__PARITY__ is invalid) + */ +#define IS_SMARTCARD_PARITY(__PARITY__) (((__PARITY__) == SMARTCARD_PARITY_EVEN) || \ + ((__PARITY__) == SMARTCARD_PARITY_ODD)) + +/** + * @brief Ensure that SMARTCARD communication mode is valid. + * @param __MODE__ SMARTCARD communication mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_SMARTCARD_MODE(__MODE__) ((((__MODE__) & 0xFFF3U) == 0x00U) && ((__MODE__) != 0x00U)) + +/** + * @brief Ensure that SMARTCARD frame polarity is valid. + * @param __CPOL__ SMARTCARD frame polarity. + * @retval SET (__CPOL__ is valid) or RESET (__CPOL__ is invalid) + */ +#define IS_SMARTCARD_POLARITY(__CPOL__) (((__CPOL__) == SMARTCARD_POLARITY_LOW) || ((__CPOL__) == SMARTCARD_POLARITY_HIGH)) + +/** + * @brief Ensure that SMARTCARD frame phase is valid. + * @param __CPHA__ SMARTCARD frame phase. + * @retval SET (__CPHA__ is valid) or RESET (__CPHA__ is invalid) + */ +#define IS_SMARTCARD_PHASE(__CPHA__) (((__CPHA__) == SMARTCARD_PHASE_1EDGE) || ((__CPHA__) == SMARTCARD_PHASE_2EDGE)) + +/** + * @brief Ensure that SMARTCARD frame last bit clock pulse setting is valid. + * @param __LASTBIT__ SMARTCARD frame last bit clock pulse setting. + * @retval SET (__LASTBIT__ is valid) or RESET (__LASTBIT__ is invalid) + */ +#define IS_SMARTCARD_LASTBIT(__LASTBIT__) (((__LASTBIT__) == SMARTCARD_LASTBIT_DISABLE) || \ + ((__LASTBIT__) == SMARTCARD_LASTBIT_ENABLE)) + +/** + * @brief Ensure that SMARTCARD frame sampling is valid. + * @param __ONEBIT__ SMARTCARD frame sampling. + * @retval SET (__ONEBIT__ is valid) or RESET (__ONEBIT__ is invalid) + */ +#define IS_SMARTCARD_ONE_BIT_SAMPLE(__ONEBIT__) (((__ONEBIT__) == SMARTCARD_ONE_BIT_SAMPLE_DISABLE) || \ + ((__ONEBIT__) == SMARTCARD_ONE_BIT_SAMPLE_ENABLE)) + +/** + * @brief Ensure that SMARTCARD NACK transmission setting is valid. + * @param __NACK__ SMARTCARD NACK transmission setting. + * @retval SET (__NACK__ is valid) or RESET (__NACK__ is invalid) + */ +#define IS_SMARTCARD_NACK(__NACK__) (((__NACK__) == SMARTCARD_NACK_ENABLE) || \ + ((__NACK__) == SMARTCARD_NACK_DISABLE)) + +/** + * @brief Ensure that SMARTCARD receiver timeout setting is valid. + * @param __TIMEOUT__ SMARTCARD receiver timeout setting. + * @retval SET (__TIMEOUT__ is valid) or RESET (__TIMEOUT__ is invalid) + */ +#define IS_SMARTCARD_TIMEOUT(__TIMEOUT__) (((__TIMEOUT__) == SMARTCARD_TIMEOUT_DISABLE) || \ + ((__TIMEOUT__) == SMARTCARD_TIMEOUT_ENABLE)) + +/** + * @brief Ensure that SMARTCARD clock Prescaler is valid. + * @param __CLOCKPRESCALER__ SMARTCARD clock Prescaler value. + * @retval SET (__CLOCKPRESCALER__ is valid) or RESET (__CLOCKPRESCALER__ is invalid) + */ +#define IS_SMARTCARD_CLOCKPRESCALER(__CLOCKPRESCALER__) (((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV1) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV2) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV4) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV6) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV8) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV10) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV12) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV16) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV32) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV64) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV128) || \ + ((__CLOCKPRESCALER__) == SMARTCARD_PRESCALER_DIV256)) + +/** + * @brief Ensure that SMARTCARD advanced features initialization is valid. + * @param __INIT__ SMARTCARD advanced features initialization. + * @retval SET (__INIT__ is valid) or RESET (__INIT__ is invalid) + */ +#define IS_SMARTCARD_ADVFEATURE_INIT(__INIT__) ((__INIT__) <= (SMARTCARD_ADVFEATURE_NO_INIT | \ + SMARTCARD_ADVFEATURE_TXINVERT_INIT | \ + SMARTCARD_ADVFEATURE_RXINVERT_INIT | \ + SMARTCARD_ADVFEATURE_DATAINVERT_INIT | \ + SMARTCARD_ADVFEATURE_SWAP_INIT | \ + SMARTCARD_ADVFEATURE_RXOVERRUNDISABLE_INIT | \ + SMARTCARD_ADVFEATURE_DMADISABLEONERROR_INIT | \ + SMARTCARD_ADVFEATURE_MSBFIRST_INIT)) + +/** + * @brief Ensure that SMARTCARD frame TX inversion setting is valid. + * @param __TXINV__ SMARTCARD frame TX inversion setting. + * @retval SET (__TXINV__ is valid) or RESET (__TXINV__ is invalid) + */ +#define IS_SMARTCARD_ADVFEATURE_TXINV(__TXINV__) (((__TXINV__) == SMARTCARD_ADVFEATURE_TXINV_DISABLE) || \ + ((__TXINV__) == SMARTCARD_ADVFEATURE_TXINV_ENABLE)) + +/** + * @brief Ensure that SMARTCARD frame RX inversion setting is valid. + * @param __RXINV__ SMARTCARD frame RX inversion setting. + * @retval SET (__RXINV__ is valid) or RESET (__RXINV__ is invalid) + */ +#define IS_SMARTCARD_ADVFEATURE_RXINV(__RXINV__) (((__RXINV__) == SMARTCARD_ADVFEATURE_RXINV_DISABLE) || \ + ((__RXINV__) == SMARTCARD_ADVFEATURE_RXINV_ENABLE)) + +/** + * @brief Ensure that SMARTCARD frame data inversion setting is valid. + * @param __DATAINV__ SMARTCARD frame data inversion setting. + * @retval SET (__DATAINV__ is valid) or RESET (__DATAINV__ is invalid) + */ +#define IS_SMARTCARD_ADVFEATURE_DATAINV(__DATAINV__) (((__DATAINV__) == SMARTCARD_ADVFEATURE_DATAINV_DISABLE) || \ + ((__DATAINV__) == SMARTCARD_ADVFEATURE_DATAINV_ENABLE)) + +/** + * @brief Ensure that SMARTCARD frame RX/TX pins swap setting is valid. + * @param __SWAP__ SMARTCARD frame RX/TX pins swap setting. + * @retval SET (__SWAP__ is valid) or RESET (__SWAP__ is invalid) + */ +#define IS_SMARTCARD_ADVFEATURE_SWAP(__SWAP__) (((__SWAP__) == SMARTCARD_ADVFEATURE_SWAP_DISABLE) || \ + ((__SWAP__) == SMARTCARD_ADVFEATURE_SWAP_ENABLE)) + +/** + * @brief Ensure that SMARTCARD frame overrun setting is valid. + * @param __OVERRUN__ SMARTCARD frame overrun setting. + * @retval SET (__OVERRUN__ is valid) or RESET (__OVERRUN__ is invalid) + */ +#define IS_SMARTCARD_OVERRUN(__OVERRUN__) (((__OVERRUN__) == SMARTCARD_ADVFEATURE_OVERRUN_ENABLE) || \ + ((__OVERRUN__) == SMARTCARD_ADVFEATURE_OVERRUN_DISABLE)) + +/** + * @brief Ensure that SMARTCARD DMA enabling or disabling on error setting is valid. + * @param __DMA__ SMARTCARD DMA enabling or disabling on error setting. + * @retval SET (__DMA__ is valid) or RESET (__DMA__ is invalid) + */ +#define IS_SMARTCARD_ADVFEATURE_DMAONRXERROR(__DMA__) (((__DMA__) == SMARTCARD_ADVFEATURE_DMA_ENABLEONRXERROR) || \ + ((__DMA__) == SMARTCARD_ADVFEATURE_DMA_DISABLEONRXERROR)) + +/** + * @brief Ensure that SMARTCARD frame MSB first setting is valid. + * @param __MSBFIRST__ SMARTCARD frame MSB first setting. + * @retval SET (__MSBFIRST__ is valid) or RESET (__MSBFIRST__ is invalid) + */ +#define IS_SMARTCARD_ADVFEATURE_MSBFIRST(__MSBFIRST__) (((__MSBFIRST__) == SMARTCARD_ADVFEATURE_MSBFIRST_DISABLE) || \ + ((__MSBFIRST__) == SMARTCARD_ADVFEATURE_MSBFIRST_ENABLE)) + +/** + * @brief Ensure that SMARTCARD request parameter is valid. + * @param __PARAM__ SMARTCARD request parameter. + * @retval SET (__PARAM__ is valid) or RESET (__PARAM__ is invalid) + */ +#define IS_SMARTCARD_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == SMARTCARD_RXDATA_FLUSH_REQUEST) || \ + ((__PARAM__) == SMARTCARD_TXDATA_FLUSH_REQUEST)) + +/** + * @} + */ + +/* Include SMARTCARD HAL Extended module */ +#include "stm32wbxx_hal_smartcard_ex.h" + + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SMARTCARD_Exported_Functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +/** @addtogroup SMARTCARD_Exported_Functions_Group1 + * @{ + */ + +HAL_StatusTypeDef HAL_SMARTCARD_Init(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARD_DeInit(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_MspInit(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_MspDeInit(SMARTCARD_HandleTypeDef *hsmartcard); + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) +/* Callbacks Register/UnRegister functions ***********************************/ +HAL_StatusTypeDef HAL_SMARTCARD_RegisterCallback(SMARTCARD_HandleTypeDef *hsmartcard, HAL_SMARTCARD_CallbackIDTypeDef CallbackID, pSMARTCARD_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_SMARTCARD_UnRegisterCallback(SMARTCARD_HandleTypeDef *hsmartcard, HAL_SMARTCARD_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* IO operation functions *****************************************************/ +/** @addtogroup SMARTCARD_Exported_Functions_Group2 + * @{ + */ + +HAL_StatusTypeDef HAL_SMARTCARD_Transmit(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_SMARTCARD_Receive(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_SMARTCARD_Transmit_IT(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SMARTCARD_Receive_IT(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SMARTCARD_Transmit_DMA(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SMARTCARD_Receive_DMA(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size); +/* Transfer Abort functions */ +HAL_StatusTypeDef HAL_SMARTCARD_Abort(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARD_AbortTransmit(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARD_AbortReceive(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARD_Abort_IT(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARD_AbortTransmit_IT(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARD_AbortReceive_IT(SMARTCARD_HandleTypeDef *hsmartcard); + +void HAL_SMARTCARD_IRQHandler(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_TxCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_RxCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_ErrorCallback(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_AbortCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_AbortTransmitCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARD_AbortReceiveCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard); + +/** + * @} + */ + +/* Peripheral State and Error functions ***************************************/ +/** @addtogroup SMARTCARD_Exported_Functions_Group4 + * @{ + */ + +HAL_SMARTCARD_StateTypeDef HAL_SMARTCARD_GetState(SMARTCARD_HandleTypeDef *hsmartcard); +uint32_t HAL_SMARTCARD_GetError(SMARTCARD_HandleTypeDef *hsmartcard); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_SMARTCARD_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_smartcard_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_smartcard_ex.h new file mode 100644 index 0000000..1df86a7 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_smartcard_ex.h @@ -0,0 +1,343 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_smartcard_ex.h + * @author MCD Application Team + * @brief Header file of SMARTCARD HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_SMARTCARD_EX_H +#define STM32WBxx_HAL_SMARTCARD_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup SMARTCARDEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @addtogroup SMARTCARDEx_Exported_Constants SMARTCARD Extended Exported Constants + * @{ + */ + +/** @defgroup SMARTCARDEx_Transmission_Completion_Indication SMARTCARD Transmission Completion Indication + * @{ + */ +#define SMARTCARD_TCBGT SMARTCARD_IT_TCBGT /*!< SMARTCARD transmission complete before guard time */ +#define SMARTCARD_TC SMARTCARD_IT_TC /*!< SMARTCARD transmission complete (flag raised when guard time has elapsed) */ +/** + * @} + */ + +/** @defgroup SMARTCARDEx_Advanced_Features_Initialization_Type SMARTCARD advanced feature initialization type + * @{ + */ +#define SMARTCARD_ADVFEATURE_NO_INIT 0x00000000U /*!< No advanced feature initialization */ +#define SMARTCARD_ADVFEATURE_TXINVERT_INIT 0x00000001U /*!< TX pin active level inversion */ +#define SMARTCARD_ADVFEATURE_RXINVERT_INIT 0x00000002U /*!< RX pin active level inversion */ +#define SMARTCARD_ADVFEATURE_DATAINVERT_INIT 0x00000004U /*!< Binary data inversion */ +#define SMARTCARD_ADVFEATURE_SWAP_INIT 0x00000008U /*!< TX/RX pins swap */ +#define SMARTCARD_ADVFEATURE_RXOVERRUNDISABLE_INIT 0x00000010U /*!< RX overrun disable */ +#define SMARTCARD_ADVFEATURE_DMADISABLEONERROR_INIT 0x00000020U /*!< DMA disable on Reception Error */ +#define SMARTCARD_ADVFEATURE_MSBFIRST_INIT 0x00000080U /*!< Most significant bit sent/received first */ +#define SMARTCARD_ADVFEATURE_TXCOMPLETION 0x00000100U /*!< TX completion indication before of after guard time */ +/** + * @} + */ + +/** @defgroup SMARTCARDEx_FIFO_mode SMARTCARDEx FIFO mode + * @brief SMARTCARD FIFO mode + * @{ + */ +#define SMARTCARD_FIFOMODE_DISABLE 0x00000000U /*!< FIFO mode disable */ +#define SMARTCARD_FIFOMODE_ENABLE USART_CR1_FIFOEN /*!< FIFO mode enable */ +/** + * @} + */ + +/** @defgroup SMARTCARDEx_TXFIFO_threshold_level SMARTCARDEx TXFIFO threshold level + * @brief SMARTCARD TXFIFO level + * @{ + */ +#define SMARTCARD_TXFIFO_THRESHOLD_1_8 0x00000000U /*!< TXFIFO reaches 1/8 of its depth */ +#define SMARTCARD_TXFIFO_THRESHOLD_1_4 USART_CR3_TXFTCFG_0 /*!< TXFIFO reaches 1/4 of its depth */ +#define SMARTCARD_TXFIFO_THRESHOLD_1_2 USART_CR3_TXFTCFG_1 /*!< TXFIFO reaches 1/2 of its depth */ +#define SMARTCARD_TXFIFO_THRESHOLD_3_4 (USART_CR3_TXFTCFG_0|USART_CR3_TXFTCFG_1) /*!< TXFIFO reaches 3/4 of its depth */ +#define SMARTCARD_TXFIFO_THRESHOLD_7_8 USART_CR3_TXFTCFG_2 /*!< TXFIFO reaches 7/8 of its depth */ +#define SMARTCARD_TXFIFO_THRESHOLD_8_8 (USART_CR3_TXFTCFG_2|USART_CR3_TXFTCFG_0) /*!< TXFIFO becomes empty */ +/** + * @} + */ + +/** @defgroup SMARTCARDEx_RXFIFO_threshold_level SMARTCARDEx RXFIFO threshold level + * @brief SMARTCARD RXFIFO level + * @{ + */ +#define SMARTCARD_RXFIFO_THRESHOLD_1_8 0x00000000U /*!< RXFIFO FIFO reaches 1/8 of its depth */ +#define SMARTCARD_RXFIFO_THRESHOLD_1_4 USART_CR3_RXFTCFG_0 /*!< RXFIFO FIFO reaches 1/4 of its depth */ +#define SMARTCARD_RXFIFO_THRESHOLD_1_2 USART_CR3_RXFTCFG_1 /*!< RXFIFO FIFO reaches 1/2 of its depth */ +#define SMARTCARD_RXFIFO_THRESHOLD_3_4 (USART_CR3_RXFTCFG_0|USART_CR3_RXFTCFG_1) /*!< RXFIFO FIFO reaches 3/4 of its depth */ +#define SMARTCARD_RXFIFO_THRESHOLD_7_8 USART_CR3_RXFTCFG_2 /*!< RXFIFO FIFO reaches 7/8 of its depth */ +#define SMARTCARD_RXFIFO_THRESHOLD_8_8 (USART_CR3_RXFTCFG_2|USART_CR3_RXFTCFG_0) /*!< RXFIFO FIFO becomes full */ +/** + * @} + */ + +/** @defgroup SMARTCARDEx_Flags SMARTCARD Flags + * Elements values convention: 0xXXXX + * - 0xXXXX : Flag mask in the ISR register + * @{ + */ +#define SMARTCARD_FLAG_TCBGT USART_ISR_TCBGT /*!< SMARTCARD transmission complete before guard time completion */ +#define SMARTCARD_FLAG_REACK USART_ISR_REACK /*!< SMARTCARD receive enable acknowledge flag */ +#define SMARTCARD_FLAG_TEACK USART_ISR_TEACK /*!< SMARTCARD transmit enable acknowledge flag */ +#define SMARTCARD_FLAG_BUSY USART_ISR_BUSY /*!< SMARTCARD busy flag */ +#define SMARTCARD_FLAG_EOBF USART_ISR_EOBF /*!< SMARTCARD end of block flag */ +#define SMARTCARD_FLAG_RTOF USART_ISR_RTOF /*!< SMARTCARD receiver timeout flag */ +#define SMARTCARD_FLAG_TXE USART_ISR_TXE_TXFNF /*!< SMARTCARD transmit data register empty */ +#define SMARTCARD_FLAG_TXFNF USART_ISR_TXE_TXFNF /*!< SMARTCARD TXFIFO not full */ +#define SMARTCARD_FLAG_TC USART_ISR_TC /*!< SMARTCARD transmission complete */ +#define SMARTCARD_FLAG_RXNE USART_ISR_RXNE_RXFNE /*!< SMARTCARD read data register not empty */ +#define SMARTCARD_FLAG_RXFNE USART_ISR_RXNE_RXFNE /*!< SMARTCARD RXFIFO not empty */ +#define SMARTCARD_FLAG_IDLE USART_ISR_IDLE /*!< SMARTCARD idle line detection */ +#define SMARTCARD_FLAG_ORE USART_ISR_ORE /*!< SMARTCARD overrun error */ +#define SMARTCARD_FLAG_NE USART_ISR_NE /*!< SMARTCARD noise error */ +#define SMARTCARD_FLAG_FE USART_ISR_FE /*!< SMARTCARD frame error */ +#define SMARTCARD_FLAG_PE USART_ISR_PE /*!< SMARTCARD parity error */ +#define SMARTCARD_FLAG_TXFE USART_ISR_TXFE /*!< SMARTCARD TXFIFO Empty flag */ +#define SMARTCARD_FLAG_RXFF USART_ISR_RXFF /*!< SMARTCARD RXFIFO Full flag */ +#define SMARTCARD_FLAG_RXFT USART_ISR_RXFT /*!< SMARTCARD RXFIFO threshold flag */ +#define SMARTCARD_FLAG_TXFT USART_ISR_TXFT /*!< SMARTCARD TXFIFO threshold flag */ +/** + * @} + */ + +/** @defgroup SMARTCARDEx_Interrupt_definition SMARTCARD Interrupts Definition + * Elements values convention: 000ZZZZZ0XXYYYYYb + * - YYYYY : Interrupt source position in the XX register (5 bits) + * - XX : Interrupt source register (2 bits) + * - 01: CR1 register + * - 10: CR2 register + * - 11: CR3 register + * - ZZZZZ : Flag position in the ISR register(5 bits) + * @{ + */ +#define SMARTCARD_IT_PE 0x0028U /*!< SMARTCARD parity error interruption */ +#define SMARTCARD_IT_TXE 0x0727U /*!< SMARTCARD transmit data register empty interruption */ +#define SMARTCARD_IT_TXFNF 0x0727U /*!< SMARTCARD TX FIFO not full interruption */ +#define SMARTCARD_IT_TC 0x0626U /*!< SMARTCARD transmission complete interruption */ +#define SMARTCARD_IT_RXNE 0x0525U /*!< SMARTCARD read data register not empty interruption */ +#define SMARTCARD_IT_RXFNE 0x0525U /*!< SMARTCARD RXFIFO not empty interruption */ +#define SMARTCARD_IT_IDLE 0x0424U /*!< SMARTCARD idle line detection interruption */ + +#define SMARTCARD_IT_ERR 0x0060U /*!< SMARTCARD error interruption */ +#define SMARTCARD_IT_ORE 0x0300U /*!< SMARTCARD overrun error interruption */ +#define SMARTCARD_IT_NE 0x0200U /*!< SMARTCARD noise error interruption */ +#define SMARTCARD_IT_FE 0x0100U /*!< SMARTCARD frame error interruption */ + +#define SMARTCARD_IT_EOB 0x0C3BU /*!< SMARTCARD end of block interruption */ +#define SMARTCARD_IT_RTO 0x0B3AU /*!< SMARTCARD receiver timeout interruption */ +#define SMARTCARD_IT_TCBGT 0x1978U /*!< SMARTCARD transmission complete before guard time completion interruption */ + +#define SMARTCARD_IT_RXFF 0x183FU /*!< SMARTCARD RXFIFO full interruption */ +#define SMARTCARD_IT_TXFE 0x173EU /*!< SMARTCARD TXFIFO empty interruption */ +#define SMARTCARD_IT_RXFT 0x1A7CU /*!< SMARTCARD RXFIFO threshold reached interruption */ +#define SMARTCARD_IT_TXFT 0x1B77U /*!< SMARTCARD TXFIFO threshold reached interruption */ +/** + * @} + */ + +/** @defgroup SMARTCARDEx_IT_CLEAR_Flags SMARTCARD Interruption Clear Flags + * @{ + */ +#define SMARTCARD_CLEAR_PEF USART_ICR_PECF /*!< SMARTCARD parity error clear flag */ +#define SMARTCARD_CLEAR_FEF USART_ICR_FECF /*!< SMARTCARD framing error clear flag */ +#define SMARTCARD_CLEAR_NEF USART_ICR_NECF /*!< SMARTCARD noise error detected clear flag */ +#define SMARTCARD_CLEAR_OREF USART_ICR_ORECF /*!< SMARTCARD overrun error clear flag */ +#define SMARTCARD_CLEAR_IDLEF USART_ICR_IDLECF /*!< SMARTCARD idle line detected clear flag */ +#define SMARTCARD_CLEAR_TXFECF USART_ICR_TXFECF /*!< TXFIFO empty Clear Flag */ +#define SMARTCARD_CLEAR_TCF USART_ICR_TCCF /*!< SMARTCARD transmission complete clear flag */ +#define SMARTCARD_CLEAR_TCBGTF USART_ICR_TCBGTCF /*!< SMARTCARD transmission complete before guard time completion clear flag */ +#define SMARTCARD_CLEAR_RTOF USART_ICR_RTOCF /*!< SMARTCARD receiver time out clear flag */ +#define SMARTCARD_CLEAR_EOBF USART_ICR_EOBCF /*!< SMARTCARD end of block clear flag */ +/** + * @} + */ + +/** + * @} + */ +/* Exported macros -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup SMARTCARDEx_Private_Macros SMARTCARD Extended Private Macros + * @{ + */ + +/** @brief Set the Transmission Completion flag + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @note If TCBGT (Transmission Complete Before Guard Time) flag is not available or if + * AdvancedInit.TxCompletionIndication is not already filled, the latter is forced + * to SMARTCARD_TC (transmission completion indication when guard time has elapsed). + * @retval None + */ +#define SMARTCARD_TRANSMISSION_COMPLETION_SETTING(__HANDLE__) \ + do { \ + if (HAL_IS_BIT_CLR((__HANDLE__)->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_TXCOMPLETION)) \ + { \ + (__HANDLE__)->AdvancedInit.TxCompletionIndication = SMARTCARD_TC; \ + } \ + else \ + { \ + assert_param(IS_SMARTCARD_TRANSMISSION_COMPLETION((__HANDLE__)->AdvancedInit.TxCompletionIndication)); \ + } \ + } while(0U) + +/** @brief Return the transmission completion flag. + * @param __HANDLE__ specifies the SMARTCARD Handle. + * @note Based on AdvancedInit.TxCompletionIndication setting, return TC or TCBGT flag. + * When TCBGT flag (Transmission Complete Before Guard Time) is not available, TC flag is + * reported. + * @retval Transmission completion flag + */ +#define SMARTCARD_TRANSMISSION_COMPLETION_FLAG(__HANDLE__) \ + (((__HANDLE__)->AdvancedInit.TxCompletionIndication == SMARTCARD_TC) ? (SMARTCARD_FLAG_TC) : (SMARTCARD_FLAG_TCBGT)) + + +/** + * @brief Ensure that SMARTCARD frame transmission completion used flag is valid. + * @param __TXCOMPLETE__ SMARTCARD frame transmission completion used flag. + * @retval SET (__TXCOMPLETE__ is valid) or RESET (__TXCOMPLETE__ is invalid) + */ +#define IS_SMARTCARD_TRANSMISSION_COMPLETION(__TXCOMPLETE__) (((__TXCOMPLETE__) == SMARTCARD_TCBGT) ||\ + ((__TXCOMPLETE__) == SMARTCARD_TC)) + +/** + * @brief Ensure that SMARTCARD FIFO mode is valid. + * @param __STATE__ SMARTCARD FIFO mode. + * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid) + */ +#define IS_SMARTCARD_FIFOMODE_STATE(__STATE__) (((__STATE__) == SMARTCARD_FIFOMODE_DISABLE ) || \ + ((__STATE__) == SMARTCARD_FIFOMODE_ENABLE)) + +/** + * @brief Ensure that SMARTCARD TXFIFO threshold level is valid. + * @param __THRESHOLD__ SMARTCARD TXFIFO threshold level. + * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid) + */ +#define IS_SMARTCARD_TXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_1_8) || \ + ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_1_4) || \ + ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_1_2) || \ + ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_3_4) || \ + ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_7_8) || \ + ((__THRESHOLD__) == SMARTCARD_TXFIFO_THRESHOLD_8_8)) + +/** + * @brief Ensure that SMARTCARD RXFIFO threshold level is valid. + * @param __THRESHOLD__ SMARTCARD RXFIFO threshold level. + * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid) + */ +#define IS_SMARTCARD_RXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_1_8) || \ + ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_1_4) || \ + ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_1_2) || \ + ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_3_4) || \ + ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_7_8) || \ + ((__THRESHOLD__) == SMARTCARD_RXFIFO_THRESHOLD_8_8)) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SMARTCARDEx_Exported_Functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +/* IO operation methods *******************************************************/ + +/** @addtogroup SMARTCARDEx_Exported_Functions_Group1 + * @{ + */ + +/* Peripheral Control functions ***********************************************/ +void HAL_SMARTCARDEx_BlockLength_Config(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t BlockLength); +void HAL_SMARTCARDEx_TimeOut_Config(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t TimeOutValue); +HAL_StatusTypeDef HAL_SMARTCARDEx_EnableReceiverTimeOut(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARDEx_DisableReceiverTimeOut(SMARTCARD_HandleTypeDef *hsmartcard); + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SMARTCARDEx_Exported_Functions_Group2 + * @{ + */ + +/* IO operation functions *****************************************************/ +void HAL_SMARTCARDEx_RxFifoFullCallback(SMARTCARD_HandleTypeDef *hsmartcard); +void HAL_SMARTCARDEx_TxFifoEmptyCallback(SMARTCARD_HandleTypeDef *hsmartcard); + +/** + * @} + */ + +/** @addtogroup SMARTCARDEx_Exported_Functions_Group3 + * @{ + */ + +/* Peripheral Control functions ***********************************************/ +HAL_StatusTypeDef HAL_SMARTCARDEx_EnableFifoMode(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARDEx_DisableFifoMode(SMARTCARD_HandleTypeDef *hsmartcard); +HAL_StatusTypeDef HAL_SMARTCARDEx_SetTxFifoThreshold(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t Threshold); +HAL_StatusTypeDef HAL_SMARTCARDEx_SetRxFifoThreshold(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t Threshold); + +/** + * @} + */ + +/** + * @} + */ + + +/* Private functions ---------------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_SMARTCARD_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_smbus.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_smbus.h new file mode 100644 index 0000000..c67c0c4 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_smbus.h @@ -0,0 +1,743 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_smbus.h + * @author MCD Application Team + * @brief Header file of SMBUS HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_SMBUS_H +#define STM32WBxx_HAL_SMBUS_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup SMBUS + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup SMBUS_Exported_Types SMBUS Exported Types + * @{ + */ + +/** @defgroup SMBUS_Configuration_Structure_definition SMBUS Configuration Structure definition + * @brief SMBUS Configuration Structure definition + * @{ + */ +typedef struct +{ + uint32_t Timing; /*!< Specifies the SMBUS_TIMINGR_register value. + This parameter calculated by referring to SMBUS initialization + section in Reference manual */ + uint32_t AnalogFilter; /*!< Specifies if Analog Filter is enable or not. + This parameter can be a value of @ref SMBUS_Analog_Filter */ + + uint32_t OwnAddress1; /*!< Specifies the first device own address. + This parameter can be a 7-bit or 10-bit address. */ + + uint32_t AddressingMode; /*!< Specifies if 7-bit or 10-bit addressing mode for master is selected. + This parameter can be a value of @ref SMBUS_addressing_mode */ + + uint32_t DualAddressMode; /*!< Specifies if dual addressing mode is selected. + This parameter can be a value of @ref SMBUS_dual_addressing_mode */ + + uint32_t OwnAddress2; /*!< Specifies the second device own address if dual addressing mode is selected + This parameter can be a 7-bit address. */ + + uint32_t OwnAddress2Masks; /*!< Specifies the acknoledge mask address second device own address if dual addressing mode is selected + This parameter can be a value of @ref SMBUS_own_address2_masks. */ + + uint32_t GeneralCallMode; /*!< Specifies if general call mode is selected. + This parameter can be a value of @ref SMBUS_general_call_addressing_mode. */ + + uint32_t NoStretchMode; /*!< Specifies if nostretch mode is selected. + This parameter can be a value of @ref SMBUS_nostretch_mode */ + + uint32_t PacketErrorCheckMode; /*!< Specifies if Packet Error Check mode is selected. + This parameter can be a value of @ref SMBUS_packet_error_check_mode */ + + uint32_t PeripheralMode; /*!< Specifies which mode of Periphal is selected. + This parameter can be a value of @ref SMBUS_peripheral_mode */ + + uint32_t SMBusTimeout; /*!< Specifies the content of the 32 Bits SMBUS_TIMEOUT_register value. + (Enable bits and different timeout values) + This parameter calculated by referring to SMBUS initialization + section in Reference manual */ +} SMBUS_InitTypeDef; +/** + * @} + */ + +/** @defgroup HAL_state_definition HAL state definition + * @brief HAL State definition + * @{ + */ +#define HAL_SMBUS_STATE_RESET (0x00000000U) /*!< SMBUS not yet initialized or disabled */ +#define HAL_SMBUS_STATE_READY (0x00000001U) /*!< SMBUS initialized and ready for use */ +#define HAL_SMBUS_STATE_BUSY (0x00000002U) /*!< SMBUS internal process is ongoing */ +#define HAL_SMBUS_STATE_MASTER_BUSY_TX (0x00000012U) /*!< Master Data Transmission process is ongoing */ +#define HAL_SMBUS_STATE_MASTER_BUSY_RX (0x00000022U) /*!< Master Data Reception process is ongoing */ +#define HAL_SMBUS_STATE_SLAVE_BUSY_TX (0x00000032U) /*!< Slave Data Transmission process is ongoing */ +#define HAL_SMBUS_STATE_SLAVE_BUSY_RX (0x00000042U) /*!< Slave Data Reception process is ongoing */ +#define HAL_SMBUS_STATE_TIMEOUT (0x00000003U) /*!< Timeout state */ +#define HAL_SMBUS_STATE_ERROR (0x00000004U) /*!< Reception process is ongoing */ +#define HAL_SMBUS_STATE_LISTEN (0x00000008U) /*!< Address Listen Mode is ongoing */ +/** + * @} + */ + +/** @defgroup SMBUS_Error_Code_definition SMBUS Error Code definition + * @brief SMBUS Error Code definition + * @{ + */ +#define HAL_SMBUS_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_SMBUS_ERROR_BERR (0x00000001U) /*!< BERR error */ +#define HAL_SMBUS_ERROR_ARLO (0x00000002U) /*!< ARLO error */ +#define HAL_SMBUS_ERROR_ACKF (0x00000004U) /*!< ACKF error */ +#define HAL_SMBUS_ERROR_OVR (0x00000008U) /*!< OVR error */ +#define HAL_SMBUS_ERROR_HALTIMEOUT (0x00000010U) /*!< Timeout error */ +#define HAL_SMBUS_ERROR_BUSTIMEOUT (0x00000020U) /*!< Bus Timeout error */ +#define HAL_SMBUS_ERROR_ALERT (0x00000040U) /*!< Alert error */ +#define HAL_SMBUS_ERROR_PECERR (0x00000080U) /*!< PEC error */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) +#define HAL_SMBUS_ERROR_INVALID_CALLBACK (0x00000100U) /*!< Invalid Callback error */ +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ +#define HAL_SMBUS_ERROR_INVALID_PARAM (0x00000200U) /*!< Invalid Parameters error */ +/** + * @} + */ + +/** @defgroup SMBUS_handle_Structure_definition SMBUS handle Structure definition + * @brief SMBUS handle Structure definition + * @{ + */ +typedef struct __SMBUS_HandleTypeDef +{ + I2C_TypeDef *Instance; /*!< SMBUS registers base address */ + + SMBUS_InitTypeDef Init; /*!< SMBUS communication parameters */ + + uint8_t *pBuffPtr; /*!< Pointer to SMBUS transfer buffer */ + + uint16_t XferSize; /*!< SMBUS transfer size */ + + __IO uint16_t XferCount; /*!< SMBUS transfer counter */ + + __IO uint32_t XferOptions; /*!< SMBUS transfer options */ + + __IO uint32_t PreviousState; /*!< SMBUS communication Previous state */ + + HAL_LockTypeDef Lock; /*!< SMBUS locking object */ + + __IO uint32_t State; /*!< SMBUS communication state */ + + __IO uint32_t ErrorCode; /*!< SMBUS Error code */ + +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + void (* MasterTxCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus); /*!< SMBUS Master Tx Transfer completed callback */ + void (* MasterRxCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus); /*!< SMBUS Master Rx Transfer completed callback */ + void (* SlaveTxCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus); /*!< SMBUS Slave Tx Transfer completed callback */ + void (* SlaveRxCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus); /*!< SMBUS Slave Rx Transfer completed callback */ + void (* ListenCpltCallback)(struct __SMBUS_HandleTypeDef *hsmbus); /*!< SMBUS Listen Complete callback */ + void (* ErrorCallback)(struct __SMBUS_HandleTypeDef *hsmbus); /*!< SMBUS Error callback */ + + void (* AddrCallback)(struct __SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection, uint16_t AddrMatchCode); /*!< SMBUS Slave Address Match callback */ + + void (* MspInitCallback)(struct __SMBUS_HandleTypeDef *hsmbus); /*!< SMBUS Msp Init callback */ + void (* MspDeInitCallback)(struct __SMBUS_HandleTypeDef *hsmbus); /*!< SMBUS Msp DeInit callback */ + +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ +} SMBUS_HandleTypeDef; + +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) +/** + * @brief HAL SMBUS Callback ID enumeration definition + */ +typedef enum +{ + HAL_SMBUS_MASTER_TX_COMPLETE_CB_ID = 0x00U, /*!< SMBUS Master Tx Transfer completed callback ID */ + HAL_SMBUS_MASTER_RX_COMPLETE_CB_ID = 0x01U, /*!< SMBUS Master Rx Transfer completed callback ID */ + HAL_SMBUS_SLAVE_TX_COMPLETE_CB_ID = 0x02U, /*!< SMBUS Slave Tx Transfer completed callback ID */ + HAL_SMBUS_SLAVE_RX_COMPLETE_CB_ID = 0x03U, /*!< SMBUS Slave Rx Transfer completed callback ID */ + HAL_SMBUS_LISTEN_COMPLETE_CB_ID = 0x04U, /*!< SMBUS Listen Complete callback ID */ + HAL_SMBUS_ERROR_CB_ID = 0x05U, /*!< SMBUS Error callback ID */ + + HAL_SMBUS_MSPINIT_CB_ID = 0x06U, /*!< SMBUS Msp Init callback ID */ + HAL_SMBUS_MSPDEINIT_CB_ID = 0x07U /*!< SMBUS Msp DeInit callback ID */ + +} HAL_SMBUS_CallbackIDTypeDef; + +/** + * @brief HAL SMBUS Callback pointer definition + */ +typedef void (*pSMBUS_CallbackTypeDef)(SMBUS_HandleTypeDef *hsmbus); /*!< pointer to an SMBUS callback function */ +typedef void (*pSMBUS_AddrCallbackTypeDef)(SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection, uint16_t AddrMatchCode); /*!< pointer to an SMBUS Address Match callback function */ + +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** + * @} + */ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup SMBUS_Exported_Constants SMBUS Exported Constants + * @{ + */ + +/** @defgroup SMBUS_Analog_Filter SMBUS Analog Filter + * @{ + */ +#define SMBUS_ANALOGFILTER_ENABLE (0x00000000U) +#define SMBUS_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF +/** + * @} + */ + +/** @defgroup SMBUS_addressing_mode SMBUS addressing mode + * @{ + */ +#define SMBUS_ADDRESSINGMODE_7BIT (0x00000001U) +#define SMBUS_ADDRESSINGMODE_10BIT (0x00000002U) +/** + * @} + */ + +/** @defgroup SMBUS_dual_addressing_mode SMBUS dual addressing mode + * @{ + */ + +#define SMBUS_DUALADDRESS_DISABLE (0x00000000U) +#define SMBUS_DUALADDRESS_ENABLE I2C_OAR2_OA2EN +/** + * @} + */ + +/** @defgroup SMBUS_own_address2_masks SMBUS ownaddress2 masks + * @{ + */ + +#define SMBUS_OA2_NOMASK ((uint8_t)0x00U) +#define SMBUS_OA2_MASK01 ((uint8_t)0x01U) +#define SMBUS_OA2_MASK02 ((uint8_t)0x02U) +#define SMBUS_OA2_MASK03 ((uint8_t)0x03U) +#define SMBUS_OA2_MASK04 ((uint8_t)0x04U) +#define SMBUS_OA2_MASK05 ((uint8_t)0x05U) +#define SMBUS_OA2_MASK06 ((uint8_t)0x06U) +#define SMBUS_OA2_MASK07 ((uint8_t)0x07U) +/** + * @} + */ + + +/** @defgroup SMBUS_general_call_addressing_mode SMBUS general call addressing mode + * @{ + */ +#define SMBUS_GENERALCALL_DISABLE (0x00000000U) +#define SMBUS_GENERALCALL_ENABLE I2C_CR1_GCEN +/** + * @} + */ + +/** @defgroup SMBUS_nostretch_mode SMBUS nostretch mode + * @{ + */ +#define SMBUS_NOSTRETCH_DISABLE (0x00000000U) +#define SMBUS_NOSTRETCH_ENABLE I2C_CR1_NOSTRETCH +/** + * @} + */ + +/** @defgroup SMBUS_packet_error_check_mode SMBUS packet error check mode + * @{ + */ +#define SMBUS_PEC_DISABLE (0x00000000U) +#define SMBUS_PEC_ENABLE I2C_CR1_PECEN +/** + * @} + */ + +/** @defgroup SMBUS_peripheral_mode SMBUS peripheral mode + * @{ + */ +#define SMBUS_PERIPHERAL_MODE_SMBUS_HOST I2C_CR1_SMBHEN +#define SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE (0x00000000U) +#define SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP I2C_CR1_SMBDEN +/** + * @} + */ + +/** @defgroup SMBUS_ReloadEndMode_definition SMBUS ReloadEndMode definition + * @{ + */ + +#define SMBUS_SOFTEND_MODE (0x00000000U) +#define SMBUS_RELOAD_MODE I2C_CR2_RELOAD +#define SMBUS_AUTOEND_MODE I2C_CR2_AUTOEND +#define SMBUS_SENDPEC_MODE I2C_CR2_PECBYTE +/** + * @} + */ + +/** @defgroup SMBUS_StartStopMode_definition SMBUS StartStopMode definition + * @{ + */ + +#define SMBUS_NO_STARTSTOP (0x00000000U) +#define SMBUS_GENERATE_STOP (uint32_t)(0x80000000U | I2C_CR2_STOP) +#define SMBUS_GENERATE_START_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) +#define SMBUS_GENERATE_START_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) +/** + * @} + */ + +/** @defgroup SMBUS_XferOptions_definition SMBUS XferOptions definition + * @{ + */ + +/* List of XferOptions in usage of : + * 1- Restart condition when direction change + * 2- No Restart condition in other use cases + */ +#define SMBUS_FIRST_FRAME SMBUS_SOFTEND_MODE +#define SMBUS_NEXT_FRAME ((uint32_t)(SMBUS_RELOAD_MODE | SMBUS_SOFTEND_MODE)) +#define SMBUS_FIRST_AND_LAST_FRAME_NO_PEC SMBUS_AUTOEND_MODE +#define SMBUS_LAST_FRAME_NO_PEC SMBUS_AUTOEND_MODE +#define SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC ((uint32_t)(SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) +#define SMBUS_LAST_FRAME_WITH_PEC ((uint32_t)(SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) + +/* List of XferOptions in usage of : + * 1- Restart condition in all use cases (direction change or not) + */ +#define SMBUS_OTHER_FRAME_NO_PEC (0x000000AAU) +#define SMBUS_OTHER_FRAME_WITH_PEC (0x0000AA00U) +#define SMBUS_OTHER_AND_LAST_FRAME_NO_PEC (0x00AA0000U) +#define SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC (0xAA000000U) +/** + * @} + */ + +/** @defgroup SMBUS_Interrupt_configuration_definition SMBUS Interrupt configuration definition + * @brief SMBUS Interrupt definition + * Elements values convention: 0xXXXXXXXX + * - XXXXXXXX : Interrupt control mask + * @{ + */ +#define SMBUS_IT_ERRI I2C_CR1_ERRIE +#define SMBUS_IT_TCI I2C_CR1_TCIE +#define SMBUS_IT_STOPI I2C_CR1_STOPIE +#define SMBUS_IT_NACKI I2C_CR1_NACKIE +#define SMBUS_IT_ADDRI I2C_CR1_ADDRIE +#define SMBUS_IT_RXI I2C_CR1_RXIE +#define SMBUS_IT_TXI I2C_CR1_TXIE +#define SMBUS_IT_TX (SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_TXI) +#define SMBUS_IT_RX (SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_NACKI | SMBUS_IT_RXI) +#define SMBUS_IT_ALERT (SMBUS_IT_ERRI) +#define SMBUS_IT_ADDR (SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI) +/** + * @} + */ + +/** @defgroup SMBUS_Flag_definition SMBUS Flag definition + * @brief Flag definition + * Elements values convention: 0xXXXXYYYY + * - XXXXXXXX : Flag mask + * @{ + */ + +#define SMBUS_FLAG_TXE I2C_ISR_TXE +#define SMBUS_FLAG_TXIS I2C_ISR_TXIS +#define SMBUS_FLAG_RXNE I2C_ISR_RXNE +#define SMBUS_FLAG_ADDR I2C_ISR_ADDR +#define SMBUS_FLAG_AF I2C_ISR_NACKF +#define SMBUS_FLAG_STOPF I2C_ISR_STOPF +#define SMBUS_FLAG_TC I2C_ISR_TC +#define SMBUS_FLAG_TCR I2C_ISR_TCR +#define SMBUS_FLAG_BERR I2C_ISR_BERR +#define SMBUS_FLAG_ARLO I2C_ISR_ARLO +#define SMBUS_FLAG_OVR I2C_ISR_OVR +#define SMBUS_FLAG_PECERR I2C_ISR_PECERR +#define SMBUS_FLAG_TIMEOUT I2C_ISR_TIMEOUT +#define SMBUS_FLAG_ALERT I2C_ISR_ALERT +#define SMBUS_FLAG_BUSY I2C_ISR_BUSY +#define SMBUS_FLAG_DIR I2C_ISR_DIR +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros ------------------------------------------------------------*/ +/** @defgroup SMBUS_Exported_Macros SMBUS Exported Macros + * @{ + */ + +/** @brief Reset SMBUS handle state. + * @param __HANDLE__ specifies the SMBUS Handle. + * @retval None + */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) +#define __HAL_SMBUS_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_SMBUS_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_SMBUS_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SMBUS_STATE_RESET) +#endif + +/** @brief Enable the specified SMBUS interrupts. + * @param __HANDLE__ specifies the SMBUS Handle. + * @param __INTERRUPT__ specifies the interrupt source to enable. + * This parameter can be one of the following values: + * @arg @ref SMBUS_IT_ERRI Errors interrupt enable + * @arg @ref SMBUS_IT_TCI Transfer complete interrupt enable + * @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable + * @arg @ref SMBUS_IT_NACKI NACK received interrupt enable + * @arg @ref SMBUS_IT_ADDRI Address match interrupt enable + * @arg @ref SMBUS_IT_RXI RX interrupt enable + * @arg @ref SMBUS_IT_TXI TX interrupt enable + * + * @retval None + */ +#define __HAL_SMBUS_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 |= (__INTERRUPT__)) + +/** @brief Disable the specified SMBUS interrupts. + * @param __HANDLE__ specifies the SMBUS Handle. + * @param __INTERRUPT__ specifies the interrupt source to disable. + * This parameter can be one of the following values: + * @arg @ref SMBUS_IT_ERRI Errors interrupt enable + * @arg @ref SMBUS_IT_TCI Transfer complete interrupt enable + * @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable + * @arg @ref SMBUS_IT_NACKI NACK received interrupt enable + * @arg @ref SMBUS_IT_ADDRI Address match interrupt enable + * @arg @ref SMBUS_IT_RXI RX interrupt enable + * @arg @ref SMBUS_IT_TXI TX interrupt enable + * + * @retval None + */ +#define __HAL_SMBUS_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->CR1 &= (~(__INTERRUPT__))) + +/** @brief Check whether the specified SMBUS interrupt source is enabled or not. + * @param __HANDLE__ specifies the SMBUS Handle. + * @param __INTERRUPT__ specifies the SMBUS interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref SMBUS_IT_ERRI Errors interrupt enable + * @arg @ref SMBUS_IT_TCI Transfer complete interrupt enable + * @arg @ref SMBUS_IT_STOPI STOP detection interrupt enable + * @arg @ref SMBUS_IT_NACKI NACK received interrupt enable + * @arg @ref SMBUS_IT_ADDRI Address match interrupt enable + * @arg @ref SMBUS_IT_RXI RX interrupt enable + * @arg @ref SMBUS_IT_TXI TX interrupt enable + * + * @retval The new state of __IT__ (SET or RESET). + */ +#define __HAL_SMBUS_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Check whether the specified SMBUS flag is set or not. + * @param __HANDLE__ specifies the SMBUS Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref SMBUS_FLAG_TXE Transmit data register empty + * @arg @ref SMBUS_FLAG_TXIS Transmit interrupt status + * @arg @ref SMBUS_FLAG_RXNE Receive data register not empty + * @arg @ref SMBUS_FLAG_ADDR Address matched (slave mode) + * @arg @ref SMBUS_FLAG_AF NACK received flag + * @arg @ref SMBUS_FLAG_STOPF STOP detection flag + * @arg @ref SMBUS_FLAG_TC Transfer complete (master mode) + * @arg @ref SMBUS_FLAG_TCR Transfer complete reload + * @arg @ref SMBUS_FLAG_BERR Bus error + * @arg @ref SMBUS_FLAG_ARLO Arbitration lost + * @arg @ref SMBUS_FLAG_OVR Overrun/Underrun + * @arg @ref SMBUS_FLAG_PECERR PEC error in reception + * @arg @ref SMBUS_FLAG_TIMEOUT Timeout or Tlow detection flag + * @arg @ref SMBUS_FLAG_ALERT SMBus alert + * @arg @ref SMBUS_FLAG_BUSY Bus busy + * @arg @ref SMBUS_FLAG_DIR Transfer direction (slave mode) + * + * @retval The new state of __FLAG__ (SET or RESET). + */ +#define SMBUS_FLAG_MASK (0x0001FFFFU) +#define __HAL_SMBUS_GET_FLAG(__HANDLE__, __FLAG__) (((((__HANDLE__)->Instance->ISR) & ((__FLAG__) & SMBUS_FLAG_MASK)) == ((__FLAG__) & SMBUS_FLAG_MASK)) ? SET : RESET) + +/** @brief Clear the SMBUS pending flags which are cleared by writing 1 in a specific bit. + * @param __HANDLE__ specifies the SMBUS Handle. + * @param __FLAG__ specifies the flag to clear. + * This parameter can be any combination of the following values: + * @arg @ref SMBUS_FLAG_ADDR Address matched (slave mode) + * @arg @ref SMBUS_FLAG_AF NACK received flag + * @arg @ref SMBUS_FLAG_STOPF STOP detection flag + * @arg @ref SMBUS_FLAG_BERR Bus error + * @arg @ref SMBUS_FLAG_ARLO Arbitration lost + * @arg @ref SMBUS_FLAG_OVR Overrun/Underrun + * @arg @ref SMBUS_FLAG_PECERR PEC error in reception + * @arg @ref SMBUS_FLAG_TIMEOUT Timeout or Tlow detection flag + * @arg @ref SMBUS_FLAG_ALERT SMBus alert + * + * @retval None + */ +#define __HAL_SMBUS_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) + +/** @brief Enable the specified SMBUS peripheral. + * @param __HANDLE__ specifies the SMBUS Handle. + * @retval None + */ +#define __HAL_SMBUS_ENABLE(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) + +/** @brief Disable the specified SMBUS peripheral. + * @param __HANDLE__ specifies the SMBUS Handle. + * @retval None + */ +#define __HAL_SMBUS_DISABLE(__HANDLE__) (CLEAR_BIT((__HANDLE__)->Instance->CR1, I2C_CR1_PE)) + +/** @brief Generate a Non-Acknowledge SMBUS peripheral in Slave mode. + * @param __HANDLE__ specifies the SMBUS Handle. + * @retval None + */ +#define __HAL_SMBUS_GENERATE_NACK(__HANDLE__) (SET_BIT((__HANDLE__)->Instance->CR2, I2C_CR2_NACK)) + +/** + * @} + */ + + +/* Private constants ---------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup SMBUS_Private_Macro SMBUS Private Macros + * @{ + */ + +#define IS_SMBUS_ANALOG_FILTER(FILTER) (((FILTER) == SMBUS_ANALOGFILTER_ENABLE) || \ + ((FILTER) == SMBUS_ANALOGFILTER_DISABLE)) + +#define IS_SMBUS_DIGITAL_FILTER(FILTER) ((FILTER) <= 0x0000000FU) + +#define IS_SMBUS_ADDRESSING_MODE(MODE) (((MODE) == SMBUS_ADDRESSINGMODE_7BIT) || \ + ((MODE) == SMBUS_ADDRESSINGMODE_10BIT)) + +#define IS_SMBUS_DUAL_ADDRESS(ADDRESS) (((ADDRESS) == SMBUS_DUALADDRESS_DISABLE) || \ + ((ADDRESS) == SMBUS_DUALADDRESS_ENABLE)) + +#define IS_SMBUS_OWN_ADDRESS2_MASK(MASK) (((MASK) == SMBUS_OA2_NOMASK) || \ + ((MASK) == SMBUS_OA2_MASK01) || \ + ((MASK) == SMBUS_OA2_MASK02) || \ + ((MASK) == SMBUS_OA2_MASK03) || \ + ((MASK) == SMBUS_OA2_MASK04) || \ + ((MASK) == SMBUS_OA2_MASK05) || \ + ((MASK) == SMBUS_OA2_MASK06) || \ + ((MASK) == SMBUS_OA2_MASK07)) + +#define IS_SMBUS_GENERAL_CALL(CALL) (((CALL) == SMBUS_GENERALCALL_DISABLE) || \ + ((CALL) == SMBUS_GENERALCALL_ENABLE)) + +#define IS_SMBUS_NO_STRETCH(STRETCH) (((STRETCH) == SMBUS_NOSTRETCH_DISABLE) || \ + ((STRETCH) == SMBUS_NOSTRETCH_ENABLE)) + +#define IS_SMBUS_PEC(PEC) (((PEC) == SMBUS_PEC_DISABLE) || \ + ((PEC) == SMBUS_PEC_ENABLE)) + +#define IS_SMBUS_PERIPHERAL_MODE(MODE) (((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_HOST) || \ + ((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || \ + ((MODE) == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP)) + +#define IS_SMBUS_TRANSFER_MODE(MODE) (((MODE) == SMBUS_RELOAD_MODE) || \ + ((MODE) == SMBUS_AUTOEND_MODE) || \ + ((MODE) == SMBUS_SOFTEND_MODE) || \ + ((MODE) == SMBUS_SENDPEC_MODE) || \ + ((MODE) == (SMBUS_RELOAD_MODE | SMBUS_SENDPEC_MODE)) || \ + ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE)) || \ + ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_RELOAD_MODE)) || \ + ((MODE) == (SMBUS_AUTOEND_MODE | SMBUS_SENDPEC_MODE | SMBUS_RELOAD_MODE ))) + + +#define IS_SMBUS_TRANSFER_REQUEST(REQUEST) (((REQUEST) == SMBUS_GENERATE_STOP) || \ + ((REQUEST) == SMBUS_GENERATE_START_READ) || \ + ((REQUEST) == SMBUS_GENERATE_START_WRITE) || \ + ((REQUEST) == SMBUS_NO_STARTSTOP)) + + +#define IS_SMBUS_TRANSFER_OPTIONS_REQUEST(REQUEST) (IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) || \ + ((REQUEST) == SMBUS_FIRST_FRAME) || \ + ((REQUEST) == SMBUS_NEXT_FRAME) || \ + ((REQUEST) == SMBUS_FIRST_AND_LAST_FRAME_NO_PEC) || \ + ((REQUEST) == SMBUS_LAST_FRAME_NO_PEC) || \ + ((REQUEST) == SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC) || \ + ((REQUEST) == SMBUS_LAST_FRAME_WITH_PEC)) + +#define IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST(REQUEST) (((REQUEST) == SMBUS_OTHER_FRAME_NO_PEC) || \ + ((REQUEST) == SMBUS_OTHER_AND_LAST_FRAME_NO_PEC) || \ + ((REQUEST) == SMBUS_OTHER_FRAME_WITH_PEC) || \ + ((REQUEST) == SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC)) + +#define SMBUS_RESET_CR1(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= (uint32_t)~((uint32_t)(I2C_CR1_SMBHEN | I2C_CR1_SMBDEN | I2C_CR1_PECEN))) +#define SMBUS_RESET_CR2(__HANDLE__) ((__HANDLE__)->Instance->CR2 &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_HEAD10R | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_RD_WRN))) + +#define SMBUS_GENERATE_START(__ADDMODE__,__ADDRESS__) (((__ADDMODE__) == SMBUS_ADDRESSINGMODE_7BIT) ? (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_START) | (I2C_CR2_AUTOEND)) & (~I2C_CR2_RD_WRN)) : \ + (uint32_t)((((uint32_t)(__ADDRESS__) & (I2C_CR2_SADD)) | (I2C_CR2_ADD10) | (I2C_CR2_START)) & (~I2C_CR2_RD_WRN))) + +#define SMBUS_GET_ADDR_MATCH(__HANDLE__) (((__HANDLE__)->Instance->ISR & I2C_ISR_ADDCODE) >> 17U) +#define SMBUS_GET_DIR(__HANDLE__) (((__HANDLE__)->Instance->ISR & I2C_ISR_DIR) >> 16U) +#define SMBUS_GET_STOP_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_AUTOEND) +#define SMBUS_GET_PEC_MODE(__HANDLE__) ((__HANDLE__)->Instance->CR2 & I2C_CR2_PECBYTE) +#define SMBUS_GET_ALERT_ENABLED(__HANDLE__) ((__HANDLE__)->Instance->CR1 & I2C_CR1_ALERTEN) + +#define SMBUS_CHECK_FLAG(__ISR__, __FLAG__) ((((__ISR__) & ((__FLAG__) & SMBUS_FLAG_MASK)) == ((__FLAG__) & SMBUS_FLAG_MASK)) ? SET : RESET) +#define SMBUS_CHECK_IT_SOURCE(__CR1__, __IT__) ((((__CR1__) & (__IT__)) == (__IT__)) ? SET : RESET) + +#define IS_SMBUS_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x000003FFU) +#define IS_SMBUS_OWN_ADDRESS2(ADDRESS2) ((ADDRESS2) <= (uint16_t)0x00FFU) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SMBUS_Exported_Functions SMBUS Exported Functions + * @{ + */ + +/** @addtogroup SMBUS_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus); +HAL_StatusTypeDef HAL_SMBUS_DeInit(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_MspDeInit(SMBUS_HandleTypeDef *hsmbus); +HAL_StatusTypeDef HAL_SMBUS_ConfigAnalogFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t AnalogFilter); +HAL_StatusTypeDef HAL_SMBUS_ConfigDigitalFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t DigitalFilter); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_SMBUS_RegisterCallback(SMBUS_HandleTypeDef *hsmbus, HAL_SMBUS_CallbackIDTypeDef CallbackID, pSMBUS_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_SMBUS_UnRegisterCallback(SMBUS_HandleTypeDef *hsmbus, HAL_SMBUS_CallbackIDTypeDef CallbackID); + +HAL_StatusTypeDef HAL_SMBUS_RegisterAddrCallback(SMBUS_HandleTypeDef *hsmbus, pSMBUS_AddrCallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_SMBUS_UnRegisterAddrCallback(SMBUS_HandleTypeDef *hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup SMBUS_Exported_Functions_Group2 Input and Output operation functions + * @{ + */ + +/* IO operation functions *****************************************************/ +/** @addtogroup Blocking_mode_Polling Blocking mode Polling + * @{ + */ +/******* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_SMBUS_IsDeviceReady(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout); +/** + * @} + */ + +/** @addtogroup Non-Blocking_mode_Interrupt Non-Blocking mode Interrupt + * @{ + */ +/******* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_SMBUS_Master_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_SMBUS_Master_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_SMBUS_Master_Abort_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress); +HAL_StatusTypeDef HAL_SMBUS_Slave_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size, uint32_t XferOptions); +HAL_StatusTypeDef HAL_SMBUS_Slave_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size, uint32_t XferOptions); + +HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus); +HAL_StatusTypeDef HAL_SMBUS_DisableAlert_IT(SMBUS_HandleTypeDef *hsmbus); +HAL_StatusTypeDef HAL_SMBUS_EnableListen_IT(SMBUS_HandleTypeDef *hsmbus); +HAL_StatusTypeDef HAL_SMBUS_DisableListen_IT(SMBUS_HandleTypeDef *hsmbus); +/** + * @} + */ + +/** @addtogroup SMBUS_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks + * @{ + */ +/******* SMBUS IRQHandler and Callbacks used in non blocking modes (Interrupt) */ +void HAL_SMBUS_EV_IRQHandler(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_ER_IRQHandler(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_MasterTxCpltCallback(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_MasterRxCpltCallback(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_SlaveTxCpltCallback(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_SlaveRxCpltCallback(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_AddrCallback(SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection, uint16_t AddrMatchCode); +void HAL_SMBUS_ListenCpltCallback(SMBUS_HandleTypeDef *hsmbus); +void HAL_SMBUS_ErrorCallback(SMBUS_HandleTypeDef *hsmbus); + +/** + * @} + */ + +/** @addtogroup SMBUS_Exported_Functions_Group3 Peripheral State and Errors functions + * @{ + */ + +/* Peripheral State and Errors functions **************************************************/ +uint32_t HAL_SMBUS_GetState(SMBUS_HandleTypeDef *hsmbus); +uint32_t HAL_SMBUS_GetError(SMBUS_HandleTypeDef *hsmbus); + +/** + * @} + */ + +/** + * @} + */ + +/* Private Functions ---------------------------------------------------------*/ +/** @defgroup SMBUS_Private_Functions SMBUS Private Functions + * @{ + */ +/* Private functions are defined in stm32wbxx_hal_smbus.c file */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32WBxx_HAL_SMBUS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_spi.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_spi.h new file mode 100644 index 0000000..7b2a571 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_spi.h @@ -0,0 +1,848 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_spi.h + * @author MCD Application Team + * @brief Header file of SPI HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_SPI_H +#define STM32WBxx_HAL_SPI_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup SPI + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup SPI_Exported_Types SPI Exported Types + * @{ + */ + +/** + * @brief SPI Configuration Structure definition + */ +typedef struct +{ + uint32_t Mode; /*!< Specifies the SPI operating mode. + This parameter can be a value of @ref SPI_Mode */ + + uint32_t Direction; /*!< Specifies the SPI bidirectional mode state. + This parameter can be a value of @ref SPI_Direction */ + + uint32_t DataSize; /*!< Specifies the SPI data size. + This parameter can be a value of @ref SPI_Data_Size */ + + uint32_t CLKPolarity; /*!< Specifies the serial clock steady state. + This parameter can be a value of @ref SPI_Clock_Polarity */ + + uint32_t CLKPhase; /*!< Specifies the clock active edge for the bit capture. + This parameter can be a value of @ref SPI_Clock_Phase */ + + uint32_t NSS; /*!< Specifies whether the NSS signal is managed by + hardware (NSS pin) or by software using the SSI bit. + This parameter can be a value of @ref SPI_Slave_Select_management */ + + uint32_t BaudRatePrescaler; /*!< Specifies the Baud Rate prescaler value which will be + used to configure the transmit and receive SCK clock. + This parameter can be a value of @ref SPI_BaudRate_Prescaler + @note The communication clock is derived from the master + clock. The slave clock does not need to be set. */ + + uint32_t FirstBit; /*!< Specifies whether data transfers start from MSB or LSB bit. + This parameter can be a value of @ref SPI_MSB_LSB_transmission */ + + uint32_t TIMode; /*!< Specifies if the TI mode is enabled or not. + This parameter can be a value of @ref SPI_TI_mode */ + + uint32_t CRCCalculation; /*!< Specifies if the CRC calculation is enabled or not. + This parameter can be a value of @ref SPI_CRC_Calculation */ + + uint32_t CRCPolynomial; /*!< Specifies the polynomial used for the CRC calculation. + This parameter must be an odd number between Min_Data = 1 and Max_Data = 65535 */ + + uint32_t CRCLength; /*!< Specifies the CRC Length used for the CRC calculation. + CRC Length is only used with Data8 and Data16, not other data size + This parameter can be a value of @ref SPI_CRC_length */ + + uint32_t NSSPMode; /*!< Specifies whether the NSSP signal is enabled or not . + This parameter can be a value of @ref SPI_NSSP_Mode + This mode is activated by the NSSP bit in the SPIx_CR2 register and + it takes effect only if the SPI interface is configured as Motorola SPI + master (FRF=0) with capture on the first edge (SPIx_CR1 CPHA = 0, + CPOL setting is ignored).. */ +} SPI_InitTypeDef; + +/** + * @brief HAL SPI State structure definition + */ +typedef enum +{ + HAL_SPI_STATE_RESET = 0x00U, /*!< Peripheral not Initialized */ + HAL_SPI_STATE_READY = 0x01U, /*!< Peripheral Initialized and ready for use */ + HAL_SPI_STATE_BUSY = 0x02U, /*!< an internal process is ongoing */ + HAL_SPI_STATE_BUSY_TX = 0x03U, /*!< Data Transmission process is ongoing */ + HAL_SPI_STATE_BUSY_RX = 0x04U, /*!< Data Reception process is ongoing */ + HAL_SPI_STATE_BUSY_TX_RX = 0x05U, /*!< Data Transmission and Reception process is ongoing */ + HAL_SPI_STATE_ERROR = 0x06U, /*!< SPI error state */ + HAL_SPI_STATE_ABORT = 0x07U /*!< SPI abort is ongoing */ +} HAL_SPI_StateTypeDef; + +/** + * @brief SPI handle Structure definition + */ +typedef struct __SPI_HandleTypeDef +{ + SPI_TypeDef *Instance; /*!< SPI registers base address */ + + SPI_InitTypeDef Init; /*!< SPI communication parameters */ + + uint8_t *pTxBuffPtr; /*!< Pointer to SPI Tx transfer Buffer */ + + uint16_t TxXferSize; /*!< SPI Tx Transfer size */ + + __IO uint16_t TxXferCount; /*!< SPI Tx Transfer Counter */ + + uint8_t *pRxBuffPtr; /*!< Pointer to SPI Rx transfer Buffer */ + + uint16_t RxXferSize; /*!< SPI Rx Transfer size */ + + __IO uint16_t RxXferCount; /*!< SPI Rx Transfer Counter */ + + uint32_t CRCSize; /*!< SPI CRC size used for the transfer */ + + void (*RxISR)(struct __SPI_HandleTypeDef *hspi); /*!< function pointer on Rx ISR */ + + void (*TxISR)(struct __SPI_HandleTypeDef *hspi); /*!< function pointer on Tx ISR */ + + DMA_HandleTypeDef *hdmatx; /*!< SPI Tx DMA Handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< SPI Rx DMA Handle parameters */ + + HAL_LockTypeDef Lock; /*!< Locking object */ + + __IO HAL_SPI_StateTypeDef State; /*!< SPI communication state */ + + __IO uint32_t ErrorCode; /*!< SPI Error code */ + +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + void (* TxCpltCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Tx Completed callback */ + void (* RxCpltCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Rx Completed callback */ + void (* TxRxCpltCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI TxRx Completed callback */ + void (* TxHalfCpltCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Tx Half Completed callback */ + void (* RxHalfCpltCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Rx Half Completed callback */ + void (* TxRxHalfCpltCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI TxRx Half Completed callback */ + void (* ErrorCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Error callback */ + void (* AbortCpltCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Abort callback */ + void (* MspInitCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Msp Init callback */ + void (* MspDeInitCallback)(struct __SPI_HandleTypeDef *hspi); /*!< SPI Msp DeInit callback */ + +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +} SPI_HandleTypeDef; + +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) +/** + * @brief HAL SPI Callback ID enumeration definition + */ +typedef enum +{ + HAL_SPI_TX_COMPLETE_CB_ID = 0x00U, /*!< SPI Tx Completed callback ID */ + HAL_SPI_RX_COMPLETE_CB_ID = 0x01U, /*!< SPI Rx Completed callback ID */ + HAL_SPI_TX_RX_COMPLETE_CB_ID = 0x02U, /*!< SPI TxRx Completed callback ID */ + HAL_SPI_TX_HALF_COMPLETE_CB_ID = 0x03U, /*!< SPI Tx Half Completed callback ID */ + HAL_SPI_RX_HALF_COMPLETE_CB_ID = 0x04U, /*!< SPI Rx Half Completed callback ID */ + HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID = 0x05U, /*!< SPI TxRx Half Completed callback ID */ + HAL_SPI_ERROR_CB_ID = 0x06U, /*!< SPI Error callback ID */ + HAL_SPI_ABORT_CB_ID = 0x07U, /*!< SPI Abort callback ID */ + HAL_SPI_MSPINIT_CB_ID = 0x08U, /*!< SPI Msp Init callback ID */ + HAL_SPI_MSPDEINIT_CB_ID = 0x09U /*!< SPI Msp DeInit callback ID */ + +} HAL_SPI_CallbackIDTypeDef; + +/** + * @brief HAL SPI Callback pointer definition + */ +typedef void (*pSPI_CallbackTypeDef)(SPI_HandleTypeDef *hspi); /*!< pointer to an SPI callback function */ + +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup SPI_Exported_Constants SPI Exported Constants + * @{ + */ + +/** @defgroup SPI_Error_Code SPI Error Code + * @{ + */ +#define HAL_SPI_ERROR_NONE (0x00000000U) /*!< No error */ +#define HAL_SPI_ERROR_MODF (0x00000001U) /*!< MODF error */ +#define HAL_SPI_ERROR_CRC (0x00000002U) /*!< CRC error */ +#define HAL_SPI_ERROR_OVR (0x00000004U) /*!< OVR error */ +#define HAL_SPI_ERROR_FRE (0x00000008U) /*!< FRE error */ +#define HAL_SPI_ERROR_DMA (0x00000010U) /*!< DMA transfer error */ +#define HAL_SPI_ERROR_FLAG (0x00000020U) /*!< Error on RXNE/TXE/BSY/FTLVL/FRLVL Flag */ +#define HAL_SPI_ERROR_ABORT (0x00000040U) /*!< Error during SPI Abort procedure */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) +#define HAL_SPI_ERROR_INVALID_CALLBACK (0x00000080U) /*!< Invalid Callback error */ +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup SPI_Mode SPI Mode + * @{ + */ +#define SPI_MODE_SLAVE (0x00000000U) +#define SPI_MODE_MASTER (SPI_CR1_MSTR | SPI_CR1_SSI) +/** + * @} + */ + +/** @defgroup SPI_Direction SPI Direction Mode + * @{ + */ +#define SPI_DIRECTION_2LINES (0x00000000U) +#define SPI_DIRECTION_2LINES_RXONLY SPI_CR1_RXONLY +#define SPI_DIRECTION_1LINE SPI_CR1_BIDIMODE +/** + * @} + */ + +/** @defgroup SPI_Data_Size SPI Data Size + * @{ + */ +#define SPI_DATASIZE_4BIT (0x00000300U) +#define SPI_DATASIZE_5BIT (0x00000400U) +#define SPI_DATASIZE_6BIT (0x00000500U) +#define SPI_DATASIZE_7BIT (0x00000600U) +#define SPI_DATASIZE_8BIT (0x00000700U) +#define SPI_DATASIZE_9BIT (0x00000800U) +#define SPI_DATASIZE_10BIT (0x00000900U) +#define SPI_DATASIZE_11BIT (0x00000A00U) +#define SPI_DATASIZE_12BIT (0x00000B00U) +#define SPI_DATASIZE_13BIT (0x00000C00U) +#define SPI_DATASIZE_14BIT (0x00000D00U) +#define SPI_DATASIZE_15BIT (0x00000E00U) +#define SPI_DATASIZE_16BIT (0x00000F00U) +/** + * @} + */ + +/** @defgroup SPI_Clock_Polarity SPI Clock Polarity + * @{ + */ +#define SPI_POLARITY_LOW (0x00000000U) +#define SPI_POLARITY_HIGH SPI_CR1_CPOL +/** + * @} + */ + +/** @defgroup SPI_Clock_Phase SPI Clock Phase + * @{ + */ +#define SPI_PHASE_1EDGE (0x00000000U) +#define SPI_PHASE_2EDGE SPI_CR1_CPHA +/** + * @} + */ + +/** @defgroup SPI_Slave_Select_management SPI Slave Select Management + * @{ + */ +#define SPI_NSS_SOFT SPI_CR1_SSM +#define SPI_NSS_HARD_INPUT (0x00000000U) +#define SPI_NSS_HARD_OUTPUT (SPI_CR2_SSOE << 16U) +/** + * @} + */ + +/** @defgroup SPI_NSSP_Mode SPI NSS Pulse Mode + * @{ + */ +#define SPI_NSS_PULSE_ENABLE SPI_CR2_NSSP +#define SPI_NSS_PULSE_DISABLE (0x00000000U) +/** + * @} + */ + +/** @defgroup SPI_BaudRate_Prescaler SPI BaudRate Prescaler + * @{ + */ +#define SPI_BAUDRATEPRESCALER_2 (0x00000000U) +#define SPI_BAUDRATEPRESCALER_4 (SPI_CR1_BR_0) +#define SPI_BAUDRATEPRESCALER_8 (SPI_CR1_BR_1) +#define SPI_BAUDRATEPRESCALER_16 (SPI_CR1_BR_1 | SPI_CR1_BR_0) +#define SPI_BAUDRATEPRESCALER_32 (SPI_CR1_BR_2) +#define SPI_BAUDRATEPRESCALER_64 (SPI_CR1_BR_2 | SPI_CR1_BR_0) +#define SPI_BAUDRATEPRESCALER_128 (SPI_CR1_BR_2 | SPI_CR1_BR_1) +#define SPI_BAUDRATEPRESCALER_256 (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0) +/** + * @} + */ + +/** @defgroup SPI_MSB_LSB_transmission SPI MSB LSB Transmission + * @{ + */ +#define SPI_FIRSTBIT_MSB (0x00000000U) +#define SPI_FIRSTBIT_LSB SPI_CR1_LSBFIRST +/** + * @} + */ + +/** @defgroup SPI_TI_mode SPI TI Mode + * @{ + */ +#define SPI_TIMODE_DISABLE (0x00000000U) +#define SPI_TIMODE_ENABLE SPI_CR2_FRF +/** + * @} + */ + +/** @defgroup SPI_CRC_Calculation SPI CRC Calculation + * @{ + */ +#define SPI_CRCCALCULATION_DISABLE (0x00000000U) +#define SPI_CRCCALCULATION_ENABLE SPI_CR1_CRCEN +/** + * @} + */ + +/** @defgroup SPI_CRC_length SPI CRC Length + * @{ + * This parameter can be one of the following values: + * SPI_CRC_LENGTH_DATASIZE: aligned with the data size + * SPI_CRC_LENGTH_8BIT : CRC 8bit + * SPI_CRC_LENGTH_16BIT : CRC 16bit + */ +#define SPI_CRC_LENGTH_DATASIZE (0x00000000U) +#define SPI_CRC_LENGTH_8BIT (0x00000001U) +#define SPI_CRC_LENGTH_16BIT (0x00000002U) +/** + * @} + */ + +/** @defgroup SPI_FIFO_reception_threshold SPI FIFO Reception Threshold + * @{ + * This parameter can be one of the following values: + * SPI_RXFIFO_THRESHOLD or SPI_RXFIFO_THRESHOLD_QF : + * RXNE event is generated if the FIFO + * level is greater or equal to 1/4(8-bits). + * SPI_RXFIFO_THRESHOLD_HF: RXNE event is generated if the FIFO + * level is greater or equal to 1/2(16 bits). */ +#define SPI_RXFIFO_THRESHOLD SPI_CR2_FRXTH +#define SPI_RXFIFO_THRESHOLD_QF SPI_CR2_FRXTH +#define SPI_RXFIFO_THRESHOLD_HF (0x00000000U) +/** + * @} + */ + +/** @defgroup SPI_Interrupt_definition SPI Interrupt Definition + * @{ + */ +#define SPI_IT_TXE SPI_CR2_TXEIE +#define SPI_IT_RXNE SPI_CR2_RXNEIE +#define SPI_IT_ERR SPI_CR2_ERRIE +/** + * @} + */ + +/** @defgroup SPI_Flags_definition SPI Flags Definition + * @{ + */ +#define SPI_FLAG_RXNE SPI_SR_RXNE /* SPI status flag: Rx buffer not empty flag */ +#define SPI_FLAG_TXE SPI_SR_TXE /* SPI status flag: Tx buffer empty flag */ +#define SPI_FLAG_BSY SPI_SR_BSY /* SPI status flag: Busy flag */ +#define SPI_FLAG_CRCERR SPI_SR_CRCERR /* SPI Error flag: CRC error flag */ +#define SPI_FLAG_MODF SPI_SR_MODF /* SPI Error flag: Mode fault flag */ +#define SPI_FLAG_OVR SPI_SR_OVR /* SPI Error flag: Overrun flag */ +#define SPI_FLAG_FRE SPI_SR_FRE /* SPI Error flag: TI mode frame format error flag */ +#define SPI_FLAG_FTLVL SPI_SR_FTLVL /* SPI fifo transmission level */ +#define SPI_FLAG_FRLVL SPI_SR_FRLVL /* SPI fifo reception level */ +#define SPI_FLAG_MASK (SPI_SR_RXNE | SPI_SR_TXE | SPI_SR_BSY | SPI_SR_CRCERR\ + | SPI_SR_MODF | SPI_SR_OVR | SPI_SR_FRE | SPI_SR_FTLVL | SPI_SR_FRLVL) +/** + * @} + */ + +/** @defgroup SPI_transmission_fifo_status_level SPI Transmission FIFO Status Level + * @{ + */ +#define SPI_FTLVL_EMPTY (0x00000000U) +#define SPI_FTLVL_QUARTER_FULL (0x00000800U) +#define SPI_FTLVL_HALF_FULL (0x00001000U) +#define SPI_FTLVL_FULL (0x00001800U) + +/** + * @} + */ + +/** @defgroup SPI_reception_fifo_status_level SPI Reception FIFO Status Level + * @{ + */ +#define SPI_FRLVL_EMPTY (0x00000000U) +#define SPI_FRLVL_QUARTER_FULL (0x00000200U) +#define SPI_FRLVL_HALF_FULL (0x00000400U) +#define SPI_FRLVL_FULL (0x00000600U) +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup SPI_Exported_Macros SPI Exported Macros + * @{ + */ + +/** @brief Reset SPI handle state. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) +#define __HAL_SPI_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_SPI_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_SPI_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_SPI_STATE_RESET) +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + +/** @brief Enable the specified SPI interrupts. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @param __INTERRUPT__ specifies the interrupt source to enable. + * This parameter can be one of the following values: + * @arg SPI_IT_TXE: Tx buffer empty interrupt enable + * @arg SPI_IT_RXNE: RX buffer not empty interrupt enable + * @arg SPI_IT_ERR: Error interrupt enable + * @retval None + */ +#define __HAL_SPI_ENABLE_IT(__HANDLE__, __INTERRUPT__) SET_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__)) + +/** @brief Disable the specified SPI interrupts. + * @param __HANDLE__ specifies the SPI handle. + * This parameter can be SPIx where x: 1, 2, or 3 to select the SPI peripheral. + * @param __INTERRUPT__ specifies the interrupt source to disable. + * This parameter can be one of the following values: + * @arg SPI_IT_TXE: Tx buffer empty interrupt enable + * @arg SPI_IT_RXNE: RX buffer not empty interrupt enable + * @arg SPI_IT_ERR: Error interrupt enable + * @retval None + */ +#define __HAL_SPI_DISABLE_IT(__HANDLE__, __INTERRUPT__) CLEAR_BIT((__HANDLE__)->Instance->CR2, (__INTERRUPT__)) + +/** @brief Check whether the specified SPI interrupt source is enabled or not. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @param __INTERRUPT__ specifies the SPI interrupt source to check. + * This parameter can be one of the following values: + * @arg SPI_IT_TXE: Tx buffer empty interrupt enable + * @arg SPI_IT_RXNE: RX buffer not empty interrupt enable + * @arg SPI_IT_ERR: Error interrupt enable + * @retval The new state of __IT__ (TRUE or FALSE). + */ +#define __HAL_SPI_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->CR2\ + & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Check whether the specified SPI flag is set or not. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg SPI_FLAG_RXNE: Receive buffer not empty flag + * @arg SPI_FLAG_TXE: Transmit buffer empty flag + * @arg SPI_FLAG_CRCERR: CRC error flag + * @arg SPI_FLAG_MODF: Mode fault flag + * @arg SPI_FLAG_OVR: Overrun flag + * @arg SPI_FLAG_BSY: Busy flag + * @arg SPI_FLAG_FRE: Frame format error flag + * @arg SPI_FLAG_FTLVL: SPI fifo transmission level + * @arg SPI_FLAG_FRLVL: SPI fifo reception level + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_SPI_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__)) + +/** @brief Clear the SPI CRCERR pending flag. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define __HAL_SPI_CLEAR_CRCERRFLAG(__HANDLE__) ((__HANDLE__)->Instance->SR = (uint16_t)(~SPI_FLAG_CRCERR)) + +/** @brief Clear the SPI MODF pending flag. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define __HAL_SPI_CLEAR_MODFFLAG(__HANDLE__) \ + do{ \ + __IO uint32_t tmpreg_modf = 0x00U; \ + tmpreg_modf = (__HANDLE__)->Instance->SR; \ + CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE); \ + UNUSED(tmpreg_modf); \ + } while(0U) + +/** @brief Clear the SPI OVR pending flag. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define __HAL_SPI_CLEAR_OVRFLAG(__HANDLE__) \ + do{ \ + __IO uint32_t tmpreg_ovr = 0x00U; \ + tmpreg_ovr = (__HANDLE__)->Instance->DR; \ + tmpreg_ovr = (__HANDLE__)->Instance->SR; \ + UNUSED(tmpreg_ovr); \ + } while(0U) + +/** @brief Clear the SPI FRE pending flag. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define __HAL_SPI_CLEAR_FREFLAG(__HANDLE__) \ + do{ \ + __IO uint32_t tmpreg_fre = 0x00U; \ + tmpreg_fre = (__HANDLE__)->Instance->SR; \ + UNUSED(tmpreg_fre); \ + }while(0U) + +/** @brief Enable the SPI peripheral. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define __HAL_SPI_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE) + +/** @brief Disable the SPI peripheral. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define __HAL_SPI_DISABLE(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_SPE) + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup SPI_Private_Macros SPI Private Macros + * @{ + */ + +/** @brief Set the SPI transmit-only mode. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define SPI_1LINE_TX(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_BIDIOE) + +/** @brief Set the SPI receive-only mode. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define SPI_1LINE_RX(__HANDLE__) CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_BIDIOE) + +/** @brief Reset the CRC calculation of the SPI. + * @param __HANDLE__ specifies the SPI Handle. + * This parameter can be SPI where x: 1, 2, or 3 to select the SPI peripheral. + * @retval None + */ +#define SPI_RESET_CRC(__HANDLE__) do{CLEAR_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN);\ + SET_BIT((__HANDLE__)->Instance->CR1, SPI_CR1_CRCEN);}while(0U) + +/** @brief Check whether the specified SPI flag is set or not. + * @param __SR__ copy of SPI SR regsiter. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg SPI_FLAG_RXNE: Receive buffer not empty flag + * @arg SPI_FLAG_TXE: Transmit buffer empty flag + * @arg SPI_FLAG_CRCERR: CRC error flag + * @arg SPI_FLAG_MODF: Mode fault flag + * @arg SPI_FLAG_OVR: Overrun flag + * @arg SPI_FLAG_BSY: Busy flag + * @arg SPI_FLAG_FRE: Frame format error flag + * @arg SPI_FLAG_FTLVL: SPI fifo transmission level + * @arg SPI_FLAG_FRLVL: SPI fifo reception level + * @retval SET or RESET. + */ +#define SPI_CHECK_FLAG(__SR__, __FLAG__) ((((__SR__) & ((__FLAG__) & SPI_FLAG_MASK)) == ((__FLAG__) & SPI_FLAG_MASK)) ? SET : RESET) + +/** @brief Check whether the specified SPI Interrupt is set or not. + * @param __CR2__ copy of SPI CR2 regsiter. + * @param __INTERRUPT__ specifies the SPI interrupt source to check. + * This parameter can be one of the following values: + * @arg SPI_IT_TXE: Tx buffer empty interrupt enable + * @arg SPI_IT_RXNE: RX buffer not empty interrupt enable + * @arg SPI_IT_ERR: Error interrupt enable + * @retval SET or RESET. + */ +#define SPI_CHECK_IT_SOURCE(__CR2__, __INTERRUPT__) ((((__CR2__) & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Checks if SPI Mode parameter is in allowed range. + * @param __MODE__ specifies the SPI Mode. + * This parameter can be a value of @ref SPI_Mode + * @retval None + */ +#define IS_SPI_MODE(__MODE__) (((__MODE__) == SPI_MODE_SLAVE) || \ + ((__MODE__) == SPI_MODE_MASTER)) + +/** @brief Checks if SPI Direction Mode parameter is in allowed range. + * @param __MODE__ specifies the SPI Direction Mode. + * This parameter can be a value of @ref SPI_Direction + * @retval None + */ +#define IS_SPI_DIRECTION(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES) || \ + ((__MODE__) == SPI_DIRECTION_2LINES_RXONLY) || \ + ((__MODE__) == SPI_DIRECTION_1LINE)) + +/** @brief Checks if SPI Direction Mode parameter is 2 lines. + * @param __MODE__ specifies the SPI Direction Mode. + * @retval None + */ +#define IS_SPI_DIRECTION_2LINES(__MODE__) ((__MODE__) == SPI_DIRECTION_2LINES) + +/** @brief Checks if SPI Direction Mode parameter is 1 or 2 lines. + * @param __MODE__ specifies the SPI Direction Mode. + * @retval None + */ +#define IS_SPI_DIRECTION_2LINES_OR_1LINE(__MODE__) (((__MODE__) == SPI_DIRECTION_2LINES) || \ + ((__MODE__) == SPI_DIRECTION_1LINE)) + +/** @brief Checks if SPI Data Size parameter is in allowed range. + * @param __DATASIZE__ specifies the SPI Data Size. + * This parameter can be a value of @ref SPI_Data_Size + * @retval None + */ +#define IS_SPI_DATASIZE(__DATASIZE__) (((__DATASIZE__) == SPI_DATASIZE_16BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_15BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_14BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_13BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_12BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_11BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_10BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_9BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_8BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_7BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_6BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_5BIT) || \ + ((__DATASIZE__) == SPI_DATASIZE_4BIT)) + +/** @brief Checks if SPI Serial clock steady state parameter is in allowed range. + * @param __CPOL__ specifies the SPI serial clock steady state. + * This parameter can be a value of @ref SPI_Clock_Polarity + * @retval None + */ +#define IS_SPI_CPOL(__CPOL__) (((__CPOL__) == SPI_POLARITY_LOW) || \ + ((__CPOL__) == SPI_POLARITY_HIGH)) + +/** @brief Checks if SPI Clock Phase parameter is in allowed range. + * @param __CPHA__ specifies the SPI Clock Phase. + * This parameter can be a value of @ref SPI_Clock_Phase + * @retval None + */ +#define IS_SPI_CPHA(__CPHA__) (((__CPHA__) == SPI_PHASE_1EDGE) || \ + ((__CPHA__) == SPI_PHASE_2EDGE)) + +/** @brief Checks if SPI Slave Select parameter is in allowed range. + * @param __NSS__ specifies the SPI Slave Select management parameter. + * This parameter can be a value of @ref SPI_Slave_Select_management + * @retval None + */ +#define IS_SPI_NSS(__NSS__) (((__NSS__) == SPI_NSS_SOFT) || \ + ((__NSS__) == SPI_NSS_HARD_INPUT) || \ + ((__NSS__) == SPI_NSS_HARD_OUTPUT)) + +/** @brief Checks if SPI NSS Pulse parameter is in allowed range. + * @param __NSSP__ specifies the SPI NSS Pulse Mode parameter. + * This parameter can be a value of @ref SPI_NSSP_Mode + * @retval None + */ +#define IS_SPI_NSSP(__NSSP__) (((__NSSP__) == SPI_NSS_PULSE_ENABLE) || \ + ((__NSSP__) == SPI_NSS_PULSE_DISABLE)) + +/** @brief Checks if SPI Baudrate prescaler parameter is in allowed range. + * @param __PRESCALER__ specifies the SPI Baudrate prescaler. + * This parameter can be a value of @ref SPI_BaudRate_Prescaler + * @retval None + */ +#define IS_SPI_BAUDRATE_PRESCALER(__PRESCALER__) (((__PRESCALER__) == SPI_BAUDRATEPRESCALER_2) || \ + ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_4) || \ + ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_8) || \ + ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_16) || \ + ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_32) || \ + ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_64) || \ + ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_128) || \ + ((__PRESCALER__) == SPI_BAUDRATEPRESCALER_256)) + +/** @brief Checks if SPI MSB LSB transmission parameter is in allowed range. + * @param __BIT__ specifies the SPI MSB LSB transmission (whether data transfer starts from MSB or LSB bit). + * This parameter can be a value of @ref SPI_MSB_LSB_transmission + * @retval None + */ +#define IS_SPI_FIRST_BIT(__BIT__) (((__BIT__) == SPI_FIRSTBIT_MSB) || \ + ((__BIT__) == SPI_FIRSTBIT_LSB)) + +/** @brief Checks if SPI TI mode parameter is in allowed range. + * @param __MODE__ specifies the SPI TI mode. + * This parameter can be a value of @ref SPI_TI_mode + * @retval None + */ +#define IS_SPI_TIMODE(__MODE__) (((__MODE__) == SPI_TIMODE_DISABLE) || \ + ((__MODE__) == SPI_TIMODE_ENABLE)) + +/** @brief Checks if SPI CRC calculation enabled state is in allowed range. + * @param __CALCULATION__ specifies the SPI CRC calculation enable state. + * This parameter can be a value of @ref SPI_CRC_Calculation + * @retval None + */ +#define IS_SPI_CRC_CALCULATION(__CALCULATION__) (((__CALCULATION__) == SPI_CRCCALCULATION_DISABLE) || \ + ((__CALCULATION__) == SPI_CRCCALCULATION_ENABLE)) + +/** @brief Checks if SPI CRC length is in allowed range. + * @param __LENGTH__ specifies the SPI CRC length. + * This parameter can be a value of @ref SPI_CRC_length + * @retval None + */ +#define IS_SPI_CRC_LENGTH(__LENGTH__) (((__LENGTH__) == SPI_CRC_LENGTH_DATASIZE) ||\ + ((__LENGTH__) == SPI_CRC_LENGTH_8BIT) || \ + ((__LENGTH__) == SPI_CRC_LENGTH_16BIT)) + +/** @brief Checks if SPI polynomial value to be used for the CRC calculation, is in allowed range. + * @param __POLYNOMIAL__ specifies the SPI polynomial value to be used for the CRC calculation. + * This parameter must be a number between Min_Data = 0 and Max_Data = 65535 + * @retval None + */ +#define IS_SPI_CRC_POLYNOMIAL(__POLYNOMIAL__) (((__POLYNOMIAL__) >= 0x1U) && ((__POLYNOMIAL__) <= 0xFFFFU) && (((__POLYNOMIAL__)&0x1U) != 0U)) + +/** @brief Checks if DMA handle is valid. + * @param __HANDLE__ specifies a DMA Handle. + * @retval None + */ +#define IS_SPI_DMA_HANDLE(__HANDLE__) ((__HANDLE__) != NULL) + +/** + * @} + */ + +/* Include SPI HAL Extended module */ +#include "stm32wbxx_hal_spi_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SPI_Exported_Functions + * @{ + */ + +/** @addtogroup SPI_Exported_Functions_Group1 + * @{ + */ +/* Initialization/de-initialization functions ********************************/ +HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi); +HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi); +void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi); +void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) +HAL_StatusTypeDef HAL_SPI_RegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID, pSPI_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_SPI_UnRegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup SPI_Exported_Functions_Group2 + * @{ + */ +/* I/O operation functions ***************************************************/ +HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, + uint32_t Timeout); +HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, + uint16_t Size); +HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, + uint16_t Size); +HAL_StatusTypeDef HAL_SPI_DMAPause(SPI_HandleTypeDef *hspi); +HAL_StatusTypeDef HAL_SPI_DMAResume(SPI_HandleTypeDef *hspi); +HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi); +/* Transfer Abort functions */ +HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi); +HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi); + +void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi); +void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi); +void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi); +void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi); +void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi); +void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi); +void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi); +void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi); +void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi); +/** + * @} + */ + +/** @addtogroup SPI_Exported_Functions_Group3 + * @{ + */ +/* Peripheral State and Error functions ***************************************/ +HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi); +uint32_t HAL_SPI_GetError(SPI_HandleTypeDef *hspi); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_SPI_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_spi_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_spi_ex.h new file mode 100644 index 0000000..3327041 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_spi_ex.h @@ -0,0 +1,75 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_spi_ex.h + * @author MCD Application Team + * @brief Header file of SPI HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_SPI_EX_H +#define STM32WBxx_HAL_SPI_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup SPIEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SPIEx_Exported_Functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +/* IO operation functions *****************************************************/ +/** @addtogroup SPIEx_Exported_Functions_Group1 + * @{ + */ +HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(SPI_HandleTypeDef *hspi); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_SPI_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tim.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tim.h new file mode 100644 index 0000000..bf05e3b --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tim.h @@ -0,0 +1,2249 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_tim.h + * @author MCD Application Team + * @brief Header file of TIM HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_TIM_H +#define STM32WBxx_HAL_TIM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup TIM + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup TIM_Exported_Types TIM Exported Types + * @{ + */ + +/** + * @brief TIM Time base Configuration Structure definition + */ +typedef struct +{ + uint32_t Prescaler; /*!< Specifies the prescaler value used to divide the TIM clock. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ + + uint32_t CounterMode; /*!< Specifies the counter mode. + This parameter can be a value of @ref TIM_Counter_Mode */ + + uint32_t Period; /*!< Specifies the period value to be loaded into the active + Auto-Reload Register at the next update event. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. */ + + uint32_t ClockDivision; /*!< Specifies the clock division. + This parameter can be a value of @ref TIM_ClockDivision */ + + uint32_t RepetitionCounter; /*!< Specifies the repetition counter value. Each time the RCR downcounter + reaches zero, an update event is generated and counting restarts + from the RCR value (N). + This means in PWM mode that (N+1) corresponds to: + - the number of PWM periods in edge-aligned mode + - the number of half PWM period in center-aligned mode + GP timers: this parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. + Advanced timers: this parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. */ + + uint32_t AutoReloadPreload; /*!< Specifies the auto-reload preload. + This parameter can be a value of @ref TIM_AutoReloadPreload */ +} TIM_Base_InitTypeDef; + +/** + * @brief TIM Output Compare Configuration Structure definition + */ +typedef struct +{ + uint32_t OCMode; /*!< Specifies the TIM mode. + This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */ + + uint32_t Pulse; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ + + uint32_t OCPolarity; /*!< Specifies the output polarity. + This parameter can be a value of @ref TIM_Output_Compare_Polarity */ + + uint32_t OCNPolarity; /*!< Specifies the complementary output polarity. + This parameter can be a value of @ref TIM_Output_Compare_N_Polarity + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCFastMode; /*!< Specifies the Fast mode state. + This parameter can be a value of @ref TIM_Output_Fast_State + @note This parameter is valid only in PWM1 and PWM2 mode. */ + + + uint32_t OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ +} TIM_OC_InitTypeDef; + +/** + * @brief TIM One Pulse Mode Configuration Structure definition + */ +typedef struct +{ + uint32_t OCMode; /*!< Specifies the TIM mode. + This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */ + + uint32_t Pulse; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ + + uint32_t OCPolarity; /*!< Specifies the output polarity. + This parameter can be a value of @ref TIM_Output_Compare_Polarity */ + + uint32_t OCNPolarity; /*!< Specifies the complementary output polarity. + This parameter can be a value of @ref TIM_Output_Compare_N_Polarity + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State + @note This parameter is valid only for timer instances supporting break feature. */ + + uint32_t ICPolarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Input_Capture_Polarity */ + + uint32_t ICSelection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t ICFilter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_OnePulse_InitTypeDef; + +/** + * @brief TIM Input Capture Configuration Structure definition + */ +typedef struct +{ + uint32_t ICPolarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Input_Capture_Polarity */ + + uint32_t ICSelection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t ICPrescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t ICFilter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_IC_InitTypeDef; + +/** + * @brief TIM Encoder Configuration Structure definition + */ +typedef struct +{ + uint32_t EncoderMode; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Encoder_Mode */ + + uint32_t IC1Polarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Encoder_Input_Polarity */ + + uint32_t IC1Selection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t IC1Prescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t IC1Filter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + + uint32_t IC2Polarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Encoder_Input_Polarity */ + + uint32_t IC2Selection; /*!< Specifies the input. + This parameter can be a value of @ref TIM_Input_Capture_Selection */ + + uint32_t IC2Prescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t IC2Filter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_Encoder_InitTypeDef; + +/** + * @brief Clock Configuration Handle Structure definition + */ +typedef struct +{ + uint32_t ClockSource; /*!< TIM clock sources + This parameter can be a value of @ref TIM_Clock_Source */ + uint32_t ClockPolarity; /*!< TIM clock polarity + This parameter can be a value of @ref TIM_Clock_Polarity */ + uint32_t ClockPrescaler; /*!< TIM clock prescaler + This parameter can be a value of @ref TIM_Clock_Prescaler */ + uint32_t ClockFilter; /*!< TIM clock filter + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_ClockConfigTypeDef; + +/** + * @brief TIM Clear Input Configuration Handle Structure definition + */ +typedef struct +{ + uint32_t ClearInputState; /*!< TIM clear Input state + This parameter can be ENABLE or DISABLE */ + uint32_t ClearInputSource; /*!< TIM clear Input sources + This parameter can be a value of @ref TIM_ClearInput_Source */ + uint32_t ClearInputPolarity; /*!< TIM Clear Input polarity + This parameter can be a value of @ref TIM_ClearInput_Polarity */ + uint32_t ClearInputPrescaler; /*!< TIM Clear Input prescaler + This parameter must be 0: When OCRef clear feature is used with ETR source, ETR prescaler must be off */ + uint32_t ClearInputFilter; /*!< TIM Clear Input filter + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ +} TIM_ClearInputConfigTypeDef; + +/** + * @brief TIM Master configuration Structure definition + * @note Advanced timers provide TRGO2 internal line which is redirected + * to the ADC + */ +typedef struct +{ + uint32_t MasterOutputTrigger; /*!< Trigger output (TRGO) selection + This parameter can be a value of @ref TIM_Master_Mode_Selection */ + uint32_t MasterOutputTrigger2; /*!< Trigger output2 (TRGO2) selection + This parameter can be a value of @ref TIM_Master_Mode_Selection_2 */ + uint32_t MasterSlaveMode; /*!< Master/slave mode selection + This parameter can be a value of @ref TIM_Master_Slave_Mode + @note When the Master/slave mode is enabled, the effect of + an event on the trigger input (TRGI) is delayed to allow a + perfect synchronization between the current timer and its + slaves (through TRGO). It is not mandatory in case of timer + synchronization mode. */ +} TIM_MasterConfigTypeDef; + +/** + * @brief TIM Slave configuration Structure definition + */ +typedef struct +{ + uint32_t SlaveMode; /*!< Slave mode selection + This parameter can be a value of @ref TIM_Slave_Mode */ + uint32_t InputTrigger; /*!< Input Trigger source + This parameter can be a value of @ref TIM_Trigger_Selection */ + uint32_t TriggerPolarity; /*!< Input Trigger polarity + This parameter can be a value of @ref TIM_Trigger_Polarity */ + uint32_t TriggerPrescaler; /*!< Input trigger prescaler + This parameter can be a value of @ref TIM_Trigger_Prescaler */ + uint32_t TriggerFilter; /*!< Input trigger filter + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + +} TIM_SlaveConfigTypeDef; + +/** + * @brief TIM Break input(s) and Dead time configuration Structure definition + * @note 2 break inputs can be configured (BKIN and BKIN2) with configurable + * filter and polarity. + */ +typedef struct +{ + uint32_t OffStateRunMode; /*!< TIM off state in run mode + This parameter can be a value of @ref TIM_OSSR_Off_State_Selection_for_Run_mode_state */ + uint32_t OffStateIDLEMode; /*!< TIM off state in IDLE mode + This parameter can be a value of @ref TIM_OSSI_Off_State_Selection_for_Idle_mode_state */ + uint32_t LockLevel; /*!< TIM Lock level + This parameter can be a value of @ref TIM_Lock_level */ + uint32_t DeadTime; /*!< TIM dead Time + This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF */ + uint32_t BreakState; /*!< TIM Break State + This parameter can be a value of @ref TIM_Break_Input_enable_disable */ + uint32_t BreakPolarity; /*!< TIM Break input polarity + This parameter can be a value of @ref TIM_Break_Polarity */ + uint32_t BreakFilter; /*!< Specifies the break input filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + uint32_t Break2State; /*!< TIM Break2 State + This parameter can be a value of @ref TIM_Break2_Input_enable_disable */ + uint32_t Break2Polarity; /*!< TIM Break2 input polarity + This parameter can be a value of @ref TIM_Break2_Polarity */ + uint32_t Break2Filter; /*!< TIM break2 input filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + uint32_t AutomaticOutput; /*!< TIM Automatic Output Enable state + This parameter can be a value of @ref TIM_AOE_Bit_Set_Reset */ +} TIM_BreakDeadTimeConfigTypeDef; + +/** + * @brief HAL State structures definition + */ +typedef enum +{ + HAL_TIM_STATE_RESET = 0x00U, /*!< Peripheral not yet initialized or disabled */ + HAL_TIM_STATE_READY = 0x01U, /*!< Peripheral Initialized and ready for use */ + HAL_TIM_STATE_BUSY = 0x02U, /*!< An internal process is ongoing */ + HAL_TIM_STATE_TIMEOUT = 0x03U, /*!< Timeout state */ + HAL_TIM_STATE_ERROR = 0x04U /*!< Reception process is ongoing */ +} HAL_TIM_StateTypeDef; + +/** + * @brief HAL Active channel structures definition + */ +typedef enum +{ + HAL_TIM_ACTIVE_CHANNEL_1 = 0x01U, /*!< The active channel is 1 */ + HAL_TIM_ACTIVE_CHANNEL_2 = 0x02U, /*!< The active channel is 2 */ + HAL_TIM_ACTIVE_CHANNEL_3 = 0x04U, /*!< The active channel is 3 */ + HAL_TIM_ACTIVE_CHANNEL_4 = 0x08U, /*!< The active channel is 4 */ + HAL_TIM_ACTIVE_CHANNEL_5 = 0x10U, /*!< The active channel is 5 */ + HAL_TIM_ACTIVE_CHANNEL_6 = 0x20U, /*!< The active channel is 6 */ + HAL_TIM_ACTIVE_CHANNEL_CLEARED = 0x00U /*!< All active channels cleared */ +} HAL_TIM_ActiveChannel; + +/** + * @brief TIM Time Base Handle Structure definition + */ +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +typedef struct __TIM_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +{ + TIM_TypeDef *Instance; /*!< Register base address */ + TIM_Base_InitTypeDef Init; /*!< TIM Time Base required parameters */ + HAL_TIM_ActiveChannel Channel; /*!< Active channel */ + DMA_HandleTypeDef *hdma[7]; /*!< DMA Handlers array + This array is accessed by a @ref DMA_Handle_index */ + HAL_LockTypeDef Lock; /*!< Locking object */ + __IO HAL_TIM_StateTypeDef State; /*!< TIM operation state */ + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + void (* Base_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Base Msp Init Callback */ + void (* Base_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Base Msp DeInit Callback */ + void (* IC_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM IC Msp Init Callback */ + void (* IC_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM IC Msp DeInit Callback */ + void (* OC_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM OC Msp Init Callback */ + void (* OC_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM OC Msp DeInit Callback */ + void (* PWM_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Msp Init Callback */ + void (* PWM_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Msp DeInit Callback */ + void (* OnePulse_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM One Pulse Msp Init Callback */ + void (* OnePulse_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM One Pulse Msp DeInit Callback */ + void (* Encoder_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Encoder Msp Init Callback */ + void (* Encoder_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Encoder Msp DeInit Callback */ + void (* HallSensor_MspInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Hall Sensor Msp Init Callback */ + void (* HallSensor_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Hall Sensor Msp DeInit Callback */ + void (* PeriodElapsedCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Period Elapsed Callback */ + void (* PeriodElapsedHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Period Elapsed half complete Callback */ + void (* TriggerCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Trigger Callback */ + void (* TriggerHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Trigger half complete Callback */ + void (* IC_CaptureCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Input Capture Callback */ + void (* IC_CaptureHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Input Capture half complete Callback */ + void (* OC_DelayElapsedCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Output Compare Delay Elapsed Callback */ + void (* PWM_PulseFinishedCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Pulse Finished Callback */ + void (* PWM_PulseFinishedHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Pulse Finished half complete Callback */ + void (* ErrorCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Error Callback */ + void (* CommutationCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Commutation Callback */ + void (* CommutationHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Commutation half complete Callback */ + void (* BreakCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Break Callback */ + void (* Break2Callback)(struct __TIM_HandleTypeDef *htim); /*!< TIM Break2 Callback */ +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} TIM_HandleTypeDef; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +/** + * @brief HAL TIM Callback ID enumeration definition + */ +typedef enum +{ + HAL_TIM_BASE_MSPINIT_CB_ID = 0x00U /*!< TIM Base MspInit Callback ID */ + ,HAL_TIM_BASE_MSPDEINIT_CB_ID = 0x01U /*!< TIM Base MspDeInit Callback ID */ + ,HAL_TIM_IC_MSPINIT_CB_ID = 0x02U /*!< TIM IC MspInit Callback ID */ + ,HAL_TIM_IC_MSPDEINIT_CB_ID = 0x03U /*!< TIM IC MspDeInit Callback ID */ + ,HAL_TIM_OC_MSPINIT_CB_ID = 0x04U /*!< TIM OC MspInit Callback ID */ + ,HAL_TIM_OC_MSPDEINIT_CB_ID = 0x05U /*!< TIM OC MspDeInit Callback ID */ + ,HAL_TIM_PWM_MSPINIT_CB_ID = 0x06U /*!< TIM PWM MspInit Callback ID */ + ,HAL_TIM_PWM_MSPDEINIT_CB_ID = 0x07U /*!< TIM PWM MspDeInit Callback ID */ + ,HAL_TIM_ONE_PULSE_MSPINIT_CB_ID = 0x08U /*!< TIM One Pulse MspInit Callback ID */ + ,HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID = 0x09U /*!< TIM One Pulse MspDeInit Callback ID */ + ,HAL_TIM_ENCODER_MSPINIT_CB_ID = 0x0AU /*!< TIM Encoder MspInit Callback ID */ + ,HAL_TIM_ENCODER_MSPDEINIT_CB_ID = 0x0BU /*!< TIM Encoder MspDeInit Callback ID */ + ,HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID = 0x0CU /*!< TIM Hall Sensor MspDeInit Callback ID */ + ,HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID = 0x0DU /*!< TIM Hall Sensor MspDeInit Callback ID */ + ,HAL_TIM_PERIOD_ELAPSED_CB_ID = 0x0EU /*!< TIM Period Elapsed Callback ID */ + ,HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID = 0x0FU /*!< TIM Period Elapsed half complete Callback ID */ + ,HAL_TIM_TRIGGER_CB_ID = 0x10U /*!< TIM Trigger Callback ID */ + ,HAL_TIM_TRIGGER_HALF_CB_ID = 0x11U /*!< TIM Trigger half complete Callback ID */ + + ,HAL_TIM_IC_CAPTURE_CB_ID = 0x12U /*!< TIM Input Capture Callback ID */ + ,HAL_TIM_IC_CAPTURE_HALF_CB_ID = 0x13U /*!< TIM Input Capture half complete Callback ID */ + ,HAL_TIM_OC_DELAY_ELAPSED_CB_ID = 0x14U /*!< TIM Output Compare Delay Elapsed Callback ID */ + ,HAL_TIM_PWM_PULSE_FINISHED_CB_ID = 0x15U /*!< TIM PWM Pulse Finished Callback ID */ + ,HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID = 0x16U /*!< TIM PWM Pulse Finished half complete Callback ID */ + ,HAL_TIM_ERROR_CB_ID = 0x17U /*!< TIM Error Callback ID */ + ,HAL_TIM_COMMUTATION_CB_ID = 0x18U /*!< TIM Commutation Callback ID */ + ,HAL_TIM_COMMUTATION_HALF_CB_ID = 0x19U /*!< TIM Commutation half complete Callback ID */ + ,HAL_TIM_BREAK_CB_ID = 0x1AU /*!< TIM Break Callback ID */ + ,HAL_TIM_BREAK2_CB_ID = 0x1BU /*!< TIM Break2 Callback ID */ +} HAL_TIM_CallbackIDTypeDef; + +/** + * @brief HAL TIM Callback pointer definition + */ +typedef void (*pTIM_CallbackTypeDef)(TIM_HandleTypeDef *htim); /*!< pointer to the TIM callback function */ + +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ +/* End of exported types -----------------------------------------------------*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup TIM_Exported_Constants TIM Exported Constants + * @{ + */ + +/** @defgroup TIM_ClearInput_Source TIM Clear Input Source + * @{ + */ +#define TIM_CLEARINPUTSOURCE_NONE 0x00000000U /*!< OCREF_CLR is disabled */ +#define TIM_CLEARINPUTSOURCE_ETR 0x00000001U /*!< OCREF_CLR is connected to ETRF input */ +#define TIM_CLEARINPUTSOURCE_COMP1 TIM1_AF1_ETRSEL_0 /*!< OCREF_CLR_INT is connected to COMP1 output */ +#define TIM_CLEARINPUTSOURCE_COMP2 TIM1_AF1_ETRSEL_1 /*!< OCREF_CLR_INT is connected to COMP2 output */ +/** + * @} + */ + +/** @defgroup TIM_DMA_Base_address TIM DMA Base Address + * @{ + */ +#define TIM_DMABASE_CR1 0x00000000U +#define TIM_DMABASE_CR2 0x00000001U +#define TIM_DMABASE_SMCR 0x00000002U +#define TIM_DMABASE_DIER 0x00000003U +#define TIM_DMABASE_SR 0x00000004U +#define TIM_DMABASE_EGR 0x00000005U +#define TIM_DMABASE_CCMR1 0x00000006U +#define TIM_DMABASE_CCMR2 0x00000007U +#define TIM_DMABASE_CCER 0x00000008U +#define TIM_DMABASE_CNT 0x00000009U +#define TIM_DMABASE_PSC 0x0000000AU +#define TIM_DMABASE_ARR 0x0000000BU +#define TIM_DMABASE_RCR 0x0000000CU +#define TIM_DMABASE_CCR1 0x0000000DU +#define TIM_DMABASE_CCR2 0x0000000EU +#define TIM_DMABASE_CCR3 0x0000000FU +#define TIM_DMABASE_CCR4 0x00000010U +#define TIM_DMABASE_BDTR 0x00000011U +#define TIM_DMABASE_DCR 0x00000012U +#define TIM_DMABASE_DMAR 0x00000013U +#define TIM_DMABASE_OR 0x00000014U +#define TIM_DMABASE_CCMR3 0x00000015U +#define TIM_DMABASE_CCR5 0x00000016U +#define TIM_DMABASE_CCR6 0x00000017U +#define TIM_DMABASE_AF1 0x00000018U +#define TIM_DMABASE_AF2 0x00000019U +/** + * @} + */ + +/** @defgroup TIM_Event_Source TIM Event Source + * @{ + */ +#define TIM_EVENTSOURCE_UPDATE TIM_EGR_UG /*!< Reinitialize the counter and generates an update of the registers */ +#define TIM_EVENTSOURCE_CC1 TIM_EGR_CC1G /*!< A capture/compare event is generated on channel 1 */ +#define TIM_EVENTSOURCE_CC2 TIM_EGR_CC2G /*!< A capture/compare event is generated on channel 2 */ +#define TIM_EVENTSOURCE_CC3 TIM_EGR_CC3G /*!< A capture/compare event is generated on channel 3 */ +#define TIM_EVENTSOURCE_CC4 TIM_EGR_CC4G /*!< A capture/compare event is generated on channel 4 */ +#define TIM_EVENTSOURCE_COM TIM_EGR_COMG /*!< A commutation event is generated */ +#define TIM_EVENTSOURCE_TRIGGER TIM_EGR_TG /*!< A trigger event is generated */ +#define TIM_EVENTSOURCE_BREAK TIM_EGR_BG /*!< A break event is generated */ +#define TIM_EVENTSOURCE_BREAK2 TIM_EGR_B2G /*!< A break 2 event is generated */ +/** + * @} + */ + +/** @defgroup TIM_Input_Channel_Polarity TIM Input Channel polarity + * @{ + */ +#define TIM_INPUTCHANNELPOLARITY_RISING 0x00000000U /*!< Polarity for TIx source */ +#define TIM_INPUTCHANNELPOLARITY_FALLING TIM_CCER_CC1P /*!< Polarity for TIx source */ +#define TIM_INPUTCHANNELPOLARITY_BOTHEDGE (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< Polarity for TIx source */ +/** + * @} + */ + +/** @defgroup TIM_ETR_Polarity TIM ETR Polarity + * @{ + */ +#define TIM_ETRPOLARITY_INVERTED TIM_SMCR_ETP /*!< Polarity for ETR source */ +#define TIM_ETRPOLARITY_NONINVERTED 0x00000000U /*!< Polarity for ETR source */ +/** + * @} + */ + +/** @defgroup TIM_ETR_Prescaler TIM ETR Prescaler + * @{ + */ +#define TIM_ETRPRESCALER_DIV1 0x00000000U /*!< No prescaler is used */ +#define TIM_ETRPRESCALER_DIV2 TIM_SMCR_ETPS_0 /*!< ETR input source is divided by 2 */ +#define TIM_ETRPRESCALER_DIV4 TIM_SMCR_ETPS_1 /*!< ETR input source is divided by 4 */ +#define TIM_ETRPRESCALER_DIV8 TIM_SMCR_ETPS /*!< ETR input source is divided by 8 */ +/** + * @} + */ + +/** @defgroup TIM_Counter_Mode TIM Counter Mode + * @{ + */ +#define TIM_COUNTERMODE_UP 0x00000000U /*!< Counter used as up-counter */ +#define TIM_COUNTERMODE_DOWN TIM_CR1_DIR /*!< Counter used as down-counter */ +#define TIM_COUNTERMODE_CENTERALIGNED1 TIM_CR1_CMS_0 /*!< Center-aligned mode 1 */ +#define TIM_COUNTERMODE_CENTERALIGNED2 TIM_CR1_CMS_1 /*!< Center-aligned mode 2 */ +#define TIM_COUNTERMODE_CENTERALIGNED3 TIM_CR1_CMS /*!< Center-aligned mode 3 */ +/** + * @} + */ + +/** @defgroup TIM_Update_Interrupt_Flag_Remap TIM Update Interrupt Flag Remap + * @{ + */ +#define TIM_UIFREMAP_DISABLE 0x00000000U /*!< Update interrupt flag remap disabled */ +#define TIM_UIFREMAP_ENABLE TIM_CR1_UIFREMAP /*!< Update interrupt flag remap enabled */ +/** + * @} + */ + +/** @defgroup TIM_ClockDivision TIM Clock Division + * @{ + */ +#define TIM_CLOCKDIVISION_DIV1 0x00000000U /*!< Clock division: tDTS=tCK_INT */ +#define TIM_CLOCKDIVISION_DIV2 TIM_CR1_CKD_0 /*!< Clock division: tDTS=2*tCK_INT */ +#define TIM_CLOCKDIVISION_DIV4 TIM_CR1_CKD_1 /*!< Clock division: tDTS=4*tCK_INT */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_State TIM Output Compare State + * @{ + */ +#define TIM_OUTPUTSTATE_DISABLE 0x00000000U /*!< Capture/Compare 1 output disabled */ +#define TIM_OUTPUTSTATE_ENABLE TIM_CCER_CC1E /*!< Capture/Compare 1 output enabled */ +/** + * @} + */ + +/** @defgroup TIM_AutoReloadPreload TIM Auto-Reload Preload + * @{ + */ +#define TIM_AUTORELOAD_PRELOAD_DISABLE 0x00000000U /*!< TIMx_ARR register is not buffered */ +#define TIM_AUTORELOAD_PRELOAD_ENABLE TIM_CR1_ARPE /*!< TIMx_ARR register is buffered */ + +/** + * @} + */ + +/** @defgroup TIM_Output_Fast_State TIM Output Fast State + * @{ + */ +#define TIM_OCFAST_DISABLE 0x00000000U /*!< Output Compare fast disable */ +#define TIM_OCFAST_ENABLE TIM_CCMR1_OC1FE /*!< Output Compare fast enable */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_State TIM Complementary Output Compare State + * @{ + */ +#define TIM_OUTPUTNSTATE_DISABLE 0x00000000U /*!< OCxN is disabled */ +#define TIM_OUTPUTNSTATE_ENABLE TIM_CCER_CC1NE /*!< OCxN is enabled */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Polarity TIM Output Compare Polarity + * @{ + */ +#define TIM_OCPOLARITY_HIGH 0x00000000U /*!< Capture/Compare output polarity */ +#define TIM_OCPOLARITY_LOW TIM_CCER_CC1P /*!< Capture/Compare output polarity */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_Polarity TIM Complementary Output Compare Polarity + * @{ + */ +#define TIM_OCNPOLARITY_HIGH 0x00000000U /*!< Capture/Compare complementary output polarity */ +#define TIM_OCNPOLARITY_LOW TIM_CCER_CC1NP /*!< Capture/Compare complementary output polarity */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_Idle_State TIM Output Compare Idle State + * @{ + */ +#define TIM_OCIDLESTATE_SET TIM_CR2_OIS1 /*!< Output Idle state: OCx=1 when MOE=0 */ +#define TIM_OCIDLESTATE_RESET 0x00000000U /*!< Output Idle state: OCx=0 when MOE=0 */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_N_Idle_State TIM Complementary Output Compare Idle State + * @{ + */ +#define TIM_OCNIDLESTATE_SET TIM_CR2_OIS1N /*!< Complementary output Idle state: OCxN=1 when MOE=0 */ +#define TIM_OCNIDLESTATE_RESET 0x00000000U /*!< Complementary output Idle state: OCxN=0 when MOE=0 */ +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Polarity TIM Input Capture Polarity + * @{ + */ +#define TIM_ICPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Capture triggered by rising edge on timer input */ +#define TIM_ICPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Capture triggered by falling edge on timer input */ +#define TIM_ICPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE /*!< Capture triggered by both rising and falling edges on timer input*/ +/** + * @} + */ + +/** @defgroup TIM_Encoder_Input_Polarity TIM Encoder Input Polarity + * @{ + */ +#define TIM_ENCODERINPUTPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Encoder input with rising edge polarity */ +#define TIM_ENCODERINPUTPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Encoder input with falling edge polarity */ +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Selection TIM Input Capture Selection + * @{ + */ +#define TIM_ICSELECTION_DIRECTTI TIM_CCMR1_CC1S_0 /*!< TIM Input 1, 2, 3 or 4 is selected to be + connected to IC1, IC2, IC3 or IC4, respectively */ +#define TIM_ICSELECTION_INDIRECTTI TIM_CCMR1_CC1S_1 /*!< TIM Input 1, 2, 3 or 4 is selected to be + connected to IC2, IC1, IC4 or IC3, respectively */ +#define TIM_ICSELECTION_TRC TIM_CCMR1_CC1S /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to TRC */ +/** + * @} + */ + +/** @defgroup TIM_Input_Capture_Prescaler TIM Input Capture Prescaler + * @{ + */ +#define TIM_ICPSC_DIV1 0x00000000U /*!< Capture performed each time an edge is detected on the capture input */ +#define TIM_ICPSC_DIV2 TIM_CCMR1_IC1PSC_0 /*!< Capture performed once every 2 events */ +#define TIM_ICPSC_DIV4 TIM_CCMR1_IC1PSC_1 /*!< Capture performed once every 4 events */ +#define TIM_ICPSC_DIV8 TIM_CCMR1_IC1PSC /*!< Capture performed once every 8 events */ +/** + * @} + */ + +/** @defgroup TIM_One_Pulse_Mode TIM One Pulse Mode + * @{ + */ +#define TIM_OPMODE_SINGLE TIM_CR1_OPM /*!< Counter stops counting at the next update event */ +#define TIM_OPMODE_REPETITIVE 0x00000000U /*!< Counter is not stopped at update event */ +/** + * @} + */ + +/** @defgroup TIM_Encoder_Mode TIM Encoder Mode + * @{ + */ +#define TIM_ENCODERMODE_TI1 TIM_SMCR_SMS_0 /*!< Quadrature encoder mode 1, x2 mode, counts up/down on TI1FP1 edge depending on TI2FP2 level */ +#define TIM_ENCODERMODE_TI2 TIM_SMCR_SMS_1 /*!< Quadrature encoder mode 2, x2 mode, counts up/down on TI2FP2 edge depending on TI1FP1 level. */ +#define TIM_ENCODERMODE_TI12 (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) /*!< Quadrature encoder mode 3, x4 mode, counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input. */ +/** + * @} + */ + +/** @defgroup TIM_Interrupt_definition TIM interrupt Definition + * @{ + */ +#define TIM_IT_UPDATE TIM_DIER_UIE /*!< Update interrupt */ +#define TIM_IT_CC1 TIM_DIER_CC1IE /*!< Capture/Compare 1 interrupt */ +#define TIM_IT_CC2 TIM_DIER_CC2IE /*!< Capture/Compare 2 interrupt */ +#define TIM_IT_CC3 TIM_DIER_CC3IE /*!< Capture/Compare 3 interrupt */ +#define TIM_IT_CC4 TIM_DIER_CC4IE /*!< Capture/Compare 4 interrupt */ +#define TIM_IT_COM TIM_DIER_COMIE /*!< Commutation interrupt */ +#define TIM_IT_TRIGGER TIM_DIER_TIE /*!< Trigger interrupt */ +#define TIM_IT_BREAK TIM_DIER_BIE /*!< Break interrupt */ +/** + * @} + */ + +/** @defgroup TIM_Commutation_Source TIM Commutation Source + * @{ + */ +#define TIM_COMMUTATION_TRGI TIM_CR2_CCUS /*!< When Capture/compare control bits are preloaded, they are updated by setting the COMG bit or when an rising edge occurs on trigger input */ +#define TIM_COMMUTATION_SOFTWARE 0x00000000U /*!< When Capture/compare control bits are preloaded, they are updated by setting the COMG bit */ +/** + * @} + */ + +/** @defgroup TIM_DMA_sources TIM DMA Sources + * @{ + */ +#define TIM_DMA_UPDATE TIM_DIER_UDE /*!< DMA request is triggered by the update event */ +#define TIM_DMA_CC1 TIM_DIER_CC1DE /*!< DMA request is triggered by the capture/compare macth 1 event */ +#define TIM_DMA_CC2 TIM_DIER_CC2DE /*!< DMA request is triggered by the capture/compare macth 2 event event */ +#define TIM_DMA_CC3 TIM_DIER_CC3DE /*!< DMA request is triggered by the capture/compare macth 3 event event */ +#define TIM_DMA_CC4 TIM_DIER_CC4DE /*!< DMA request is triggered by the capture/compare macth 4 event event */ +#define TIM_DMA_COM TIM_DIER_COMDE /*!< DMA request is triggered by the commutation event */ +#define TIM_DMA_TRIGGER TIM_DIER_TDE /*!< DMA request is triggered by the trigger event */ +/** + * @} + */ + +/** @defgroup TIM_Flag_definition TIM Flag Definition + * @{ + */ +#define TIM_FLAG_UPDATE TIM_SR_UIF /*!< Update interrupt flag */ +#define TIM_FLAG_CC1 TIM_SR_CC1IF /*!< Capture/Compare 1 interrupt flag */ +#define TIM_FLAG_CC2 TIM_SR_CC2IF /*!< Capture/Compare 2 interrupt flag */ +#define TIM_FLAG_CC3 TIM_SR_CC3IF /*!< Capture/Compare 3 interrupt flag */ +#define TIM_FLAG_CC4 TIM_SR_CC4IF /*!< Capture/Compare 4 interrupt flag */ +#define TIM_FLAG_CC5 TIM_SR_CC5IF /*!< Capture/Compare 5 interrupt flag */ +#define TIM_FLAG_CC6 TIM_SR_CC6IF /*!< Capture/Compare 6 interrupt flag */ +#define TIM_FLAG_COM TIM_SR_COMIF /*!< Commutation interrupt flag */ +#define TIM_FLAG_TRIGGER TIM_SR_TIF /*!< Trigger interrupt flag */ +#define TIM_FLAG_BREAK TIM_SR_BIF /*!< Break interrupt flag */ +#define TIM_FLAG_BREAK2 TIM_SR_B2IF /*!< Break 2 interrupt flag */ +#define TIM_FLAG_SYSTEM_BREAK TIM_SR_SBIF /*!< System Break interrupt flag */ +#define TIM_FLAG_CC1OF TIM_SR_CC1OF /*!< Capture 1 overcapture flag */ +#define TIM_FLAG_CC2OF TIM_SR_CC2OF /*!< Capture 2 overcapture flag */ +#define TIM_FLAG_CC3OF TIM_SR_CC3OF /*!< Capture 3 overcapture flag */ +#define TIM_FLAG_CC4OF TIM_SR_CC4OF /*!< Capture 4 overcapture flag */ +/** + * @} + */ + +/** @defgroup TIM_Channel TIM Channel + * @{ + */ +#define TIM_CHANNEL_1 0x00000000U /*!< Capture/compare channel 1 identifier */ +#define TIM_CHANNEL_2 0x00000004U /*!< Capture/compare channel 2 identifier */ +#define TIM_CHANNEL_3 0x00000008U /*!< Capture/compare channel 3 identifier */ +#define TIM_CHANNEL_4 0x0000000CU /*!< Capture/compare channel 4 identifier */ +#define TIM_CHANNEL_5 0x00000010U /*!< Compare channel 5 identifier */ +#define TIM_CHANNEL_6 0x00000014U /*!< Compare channel 6 identifier */ +#define TIM_CHANNEL_ALL 0x0000003CU /*!< Global Capture/compare channel identifier */ +/** + * @} + */ + +/** @defgroup TIM_Clock_Source TIM Clock Source + * @{ + */ +#define TIM_CLOCKSOURCE_ETRMODE2 TIM_SMCR_ETPS_1 /*!< External clock source mode 2 */ +#define TIM_CLOCKSOURCE_INTERNAL TIM_SMCR_ETPS_0 /*!< Internal clock source */ +#define TIM_CLOCKSOURCE_ITR0 TIM_TS_ITR0 /*!< External clock source mode 1 (ITR0) */ +#define TIM_CLOCKSOURCE_ITR1 TIM_TS_ITR1 /*!< External clock source mode 1 (ITR1) */ +#define TIM_CLOCKSOURCE_ITR2 TIM_TS_ITR2 /*!< External clock source mode 1 (ITR2) */ +#define TIM_CLOCKSOURCE_ITR3 TIM_TS_ITR3 /*!< External clock source mode 1 (ITR3) */ +#define TIM_CLOCKSOURCE_TI1ED TIM_TS_TI1F_ED /*!< External clock source mode 1 (TTI1FP1 + edge detect.) */ +#define TIM_CLOCKSOURCE_TI1 TIM_TS_TI1FP1 /*!< External clock source mode 1 (TTI1FP1) */ +#define TIM_CLOCKSOURCE_TI2 TIM_TS_TI2FP2 /*!< External clock source mode 1 (TTI2FP2) */ +#define TIM_CLOCKSOURCE_ETRMODE1 TIM_TS_ETRF /*!< External clock source mode 1 (ETRF) */ +/** + * @} + */ + +/** @defgroup TIM_Clock_Polarity TIM Clock Polarity + * @{ + */ +#define TIM_CLOCKPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /*!< Polarity for ETRx clock sources */ +#define TIM_CLOCKPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /*!< Polarity for ETRx clock sources */ +#define TIM_CLOCKPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Polarity for TIx clock sources */ +#define TIM_CLOCKPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Polarity for TIx clock sources */ +#define TIM_CLOCKPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE /*!< Polarity for TIx clock sources */ +/** + * @} + */ + +/** @defgroup TIM_Clock_Prescaler TIM Clock Prescaler + * @{ + */ +#define TIM_CLOCKPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /*!< No prescaler is used */ +#define TIM_CLOCKPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /*!< Prescaler for External ETR Clock: Capture performed once every 2 events. */ +#define TIM_CLOCKPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /*!< Prescaler for External ETR Clock: Capture performed once every 4 events. */ +#define TIM_CLOCKPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /*!< Prescaler for External ETR Clock: Capture performed once every 8 events. */ +/** + * @} + */ + +/** @defgroup TIM_ClearInput_Polarity TIM Clear Input Polarity + * @{ + */ +#define TIM_CLEARINPUTPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /*!< Polarity for ETRx pin */ +#define TIM_CLEARINPUTPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /*!< Polarity for ETRx pin */ +/** + * @} + */ + +/** @defgroup TIM_ClearInput_Prescaler TIM Clear Input Prescaler + * @{ + */ +#define TIM_CLEARINPUTPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /*!< No prescaler is used */ +#define TIM_CLEARINPUTPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /*!< Prescaler for External ETR pin: Capture performed once every 2 events. */ +#define TIM_CLEARINPUTPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /*!< Prescaler for External ETR pin: Capture performed once every 4 events. */ +#define TIM_CLEARINPUTPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /*!< Prescaler for External ETR pin: Capture performed once every 8 events. */ +/** + * @} + */ + +/** @defgroup TIM_OSSR_Off_State_Selection_for_Run_mode_state TIM OSSR OffState Selection for Run mode state + * @{ + */ +#define TIM_OSSR_ENABLE TIM_BDTR_OSSR /*!< When inactive, OC/OCN outputs are enabled (still controlled by the timer) */ +#define TIM_OSSR_DISABLE 0x00000000U /*!< When inactive, OC/OCN outputs are disabled (not controlled any longer by the timer) */ +/** + * @} + */ + +/** @defgroup TIM_OSSI_Off_State_Selection_for_Idle_mode_state TIM OSSI OffState Selection for Idle mode state + * @{ + */ +#define TIM_OSSI_ENABLE TIM_BDTR_OSSI /*!< When inactive, OC/OCN outputs are enabled (still controlled by the timer) */ +#define TIM_OSSI_DISABLE 0x00000000U /*!< When inactive, OC/OCN outputs are disabled (not controlled any longer by the timer) */ +/** + * @} + */ +/** @defgroup TIM_Lock_level TIM Lock level + * @{ + */ +#define TIM_LOCKLEVEL_OFF 0x00000000U /*!< LOCK OFF */ +#define TIM_LOCKLEVEL_1 TIM_BDTR_LOCK_0 /*!< LOCK Level 1 */ +#define TIM_LOCKLEVEL_2 TIM_BDTR_LOCK_1 /*!< LOCK Level 2 */ +#define TIM_LOCKLEVEL_3 TIM_BDTR_LOCK /*!< LOCK Level 3 */ +/** + * @} + */ + +/** @defgroup TIM_Break_Input_enable_disable TIM Break Input Enable + * @{ + */ +#define TIM_BREAK_ENABLE TIM_BDTR_BKE /*!< Break input BRK is enabled */ +#define TIM_BREAK_DISABLE 0x00000000U /*!< Break input BRK is disabled */ +/** + * @} + */ + +/** @defgroup TIM_Break_Polarity TIM Break Input Polarity + * @{ + */ +#define TIM_BREAKPOLARITY_LOW 0x00000000U /*!< Break input BRK is active low */ +#define TIM_BREAKPOLARITY_HIGH TIM_BDTR_BKP /*!< Break input BRK is active high */ +/** + * @} + */ + +/** @defgroup TIM_Break2_Input_enable_disable TIM Break input 2 Enable + * @{ + */ +#define TIM_BREAK2_DISABLE 0x00000000U /*!< Break input BRK2 is disabled */ +#define TIM_BREAK2_ENABLE TIM_BDTR_BK2E /*!< Break input BRK2 is enabled */ +/** + * @} + */ + +/** @defgroup TIM_Break2_Polarity TIM Break Input 2 Polarity + * @{ + */ +#define TIM_BREAK2POLARITY_LOW 0x00000000U /*!< Break input BRK2 is active low */ +#define TIM_BREAK2POLARITY_HIGH TIM_BDTR_BK2P /*!< Break input BRK2 is active high */ +/** + * @} + */ + +/** @defgroup TIM_AOE_Bit_Set_Reset TIM Automatic Output Enable + * @{ + */ +#define TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U /*!< MOE can be set only by software */ +#define TIM_AUTOMATICOUTPUT_ENABLE TIM_BDTR_AOE /*!< MOE can be set by software or automatically at the next update event + (if none of the break inputs BRK and BRK2 is active) */ +/** + * @} + */ + +/** @defgroup TIM_Group_Channel5 Group Channel 5 and Channel 1, 2 or 3 + * @{ + */ +#define TIM_GROUPCH5_NONE 0x00000000U /* !< No effect of OC5REF on OC1REFC, OC2REFC and OC3REFC */ +#define TIM_GROUPCH5_OC1REFC TIM_CCR5_GC5C1 /* !< OC1REFC is the logical AND of OC1REFC and OC5REF */ +#define TIM_GROUPCH5_OC2REFC TIM_CCR5_GC5C2 /* !< OC2REFC is the logical AND of OC2REFC and OC5REF */ +#define TIM_GROUPCH5_OC3REFC TIM_CCR5_GC5C3 /* !< OC3REFC is the logical AND of OC3REFC and OC5REF */ +/** + * @} + */ + +/** @defgroup TIM_Master_Mode_Selection TIM Master Mode Selection + * @{ + */ +#define TIM_TRGO_RESET 0x00000000U /*!< TIMx_EGR.UG bit is used as trigger output (TRGO) */ +#define TIM_TRGO_ENABLE TIM_CR2_MMS_0 /*!< TIMx_CR1.CEN bit is used as trigger output (TRGO) */ +#define TIM_TRGO_UPDATE TIM_CR2_MMS_1 /*!< Update event is used as trigger output (TRGO) */ +#define TIM_TRGO_OC1 (TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!< Capture or a compare match 1 is used as trigger output (TRGO) */ +#define TIM_TRGO_OC1REF TIM_CR2_MMS_2 /*!< OC1REF signal is used as trigger output (TRGO) */ +#define TIM_TRGO_OC2REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_0) /*!< OC2REF signal is used as trigger output(TRGO) */ +#define TIM_TRGO_OC3REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1) /*!< OC3REF signal is used as trigger output(TRGO) */ +#define TIM_TRGO_OC4REF (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!< OC4REF signal is used as trigger output(TRGO) */ +/** + * @} + */ + +/** @defgroup TIM_Master_Mode_Selection_2 TIM Master Mode Selection 2 (TRGO2) + * @{ + */ +#define TIM_TRGO2_RESET 0x00000000U /*!< TIMx_EGR.UG bit is used as trigger output (TRGO2) */ +#define TIM_TRGO2_ENABLE TIM_CR2_MMS2_0 /*!< TIMx_CR1.CEN bit is used as trigger output (TRGO2) */ +#define TIM_TRGO2_UPDATE TIM_CR2_MMS2_1 /*!< Update event is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC1 (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< Capture or a compare match 1 is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC1REF TIM_CR2_MMS2_2 /*!< OC1REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC2REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0) /*!< OC2REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC3REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1) /*!< OC3REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC4REF (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< OC4REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC5REF TIM_CR2_MMS2_3 /*!< OC5REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC6REF (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0) /*!< OC6REF signal is used as trigger output (TRGO2) */ +#define TIM_TRGO2_OC4REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1) /*!< OC4REF rising or falling edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC6REF_RISINGFALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< OC6REF rising or falling edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC4REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2) /*!< OC4REF or OC6REF rising edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0) /*!< OC4REF rising or OC6REF falling edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC5REF_RISING_OC6REF_RISING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1) /*!< OC5REF or OC6REF rising edges generate pulses on TRGO2 */ +#define TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) /*!< OC5REF or OC6REF rising edges generate pulses on TRGO2 */ +/** + * @} + */ + +/** @defgroup TIM_Master_Slave_Mode TIM Master/Slave Mode + * @{ + */ +#define TIM_MASTERSLAVEMODE_ENABLE TIM_SMCR_MSM /*!< No action */ +#define TIM_MASTERSLAVEMODE_DISABLE 0x00000000U /*!< Master/slave mode is selected */ +/** + * @} + */ + +/** @defgroup TIM_Slave_Mode TIM Slave mode + * @{ + */ +#define TIM_SLAVEMODE_DISABLE 0x00000000U /*!< Slave mode disabled */ +#define TIM_SLAVEMODE_RESET TIM_SMCR_SMS_2 /*!< Reset Mode */ +#define TIM_SLAVEMODE_GATED (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0) /*!< Gated Mode */ +#define TIM_SLAVEMODE_TRIGGER (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1) /*!< Trigger Mode */ +#define TIM_SLAVEMODE_EXTERNAL1 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) /*!< External Clock Mode 1 */ +#define TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3 /*!< Combined reset + trigger mode */ +/** + * @} + */ + +/** @defgroup TIM_Output_Compare_and_PWM_modes TIM Output Compare and PWM Modes + * @{ + */ +#define TIM_OCMODE_TIMING 0x00000000U /*!< Frozen */ +#define TIM_OCMODE_ACTIVE TIM_CCMR1_OC1M_0 /*!< Set channel to active level on match */ +#define TIM_OCMODE_INACTIVE TIM_CCMR1_OC1M_1 /*!< Set channel to inactive level on match */ +#define TIM_OCMODE_TOGGLE (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!< Toggle */ +#define TIM_OCMODE_PWM1 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1) /*!< PWM mode 1 */ +#define TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!< PWM mode 2 */ +#define TIM_OCMODE_FORCED_ACTIVE (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0) /*!< Force active level */ +#define TIM_OCMODE_FORCED_INACTIVE TIM_CCMR1_OC1M_2 /*!< Force inactive level */ +#define TIM_OCMODE_RETRIGERRABLE_OPM1 TIM_CCMR1_OC1M_3 /*!< Retrigerrable OPM mode 1 */ +#define TIM_OCMODE_RETRIGERRABLE_OPM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0) /*!< Retrigerrable OPM mode 2 */ +#define TIM_OCMODE_COMBINED_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2) /*!< Combined PWM mode 1 */ +#define TIM_OCMODE_COMBINED_PWM2 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) /*!< Combined PWM mode 2 */ +#define TIM_OCMODE_ASSYMETRIC_PWM1 (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) /*!< Asymmetric PWM mode 1 */ +#define TIM_OCMODE_ASSYMETRIC_PWM2 TIM_CCMR1_OC1M /*!< Asymmetric PWM mode 2 */ +/** + * @} + */ + +/** @defgroup TIM_Trigger_Selection TIM Trigger Selection + * @{ + */ +#define TIM_TS_ITR0 0x00000000U /*!< Internal Trigger 0 (ITR0) */ +#define TIM_TS_ITR1 TIM_SMCR_TS_0 /*!< Internal Trigger 1 (ITR1) */ +#define TIM_TS_ITR2 TIM_SMCR_TS_1 /*!< Internal Trigger 2 (ITR2) */ +#define TIM_TS_ITR3 (TIM_SMCR_TS_0 | TIM_SMCR_TS_1) /*!< Internal Trigger 3 (ITR3) */ +#define TIM_TS_TI1F_ED TIM_SMCR_TS_2 /*!< TI1 Edge Detector (TI1F_ED) */ +#define TIM_TS_TI1FP1 (TIM_SMCR_TS_0 | TIM_SMCR_TS_2) /*!< Filtered Timer Input 1 (TI1FP1) */ +#define TIM_TS_TI2FP2 (TIM_SMCR_TS_1 | TIM_SMCR_TS_2) /*!< Filtered Timer Input 2 (TI2FP2) */ +#define TIM_TS_ETRF (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2) /*!< Filtered External Trigger input (ETRF) */ +#define TIM_TS_NONE 0x0000FFFFU /*!< No trigger selected */ +/** + * @} + */ + +/** @defgroup TIM_Trigger_Polarity TIM Trigger Polarity + * @{ + */ +#define TIM_TRIGGERPOLARITY_INVERTED TIM_ETRPOLARITY_INVERTED /*!< Polarity for ETRx trigger sources */ +#define TIM_TRIGGERPOLARITY_NONINVERTED TIM_ETRPOLARITY_NONINVERTED /*!< Polarity for ETRx trigger sources */ +#define TIM_TRIGGERPOLARITY_RISING TIM_INPUTCHANNELPOLARITY_RISING /*!< Polarity for TIxFPx or TI1_ED trigger sources */ +#define TIM_TRIGGERPOLARITY_FALLING TIM_INPUTCHANNELPOLARITY_FALLING /*!< Polarity for TIxFPx or TI1_ED trigger sources */ +#define TIM_TRIGGERPOLARITY_BOTHEDGE TIM_INPUTCHANNELPOLARITY_BOTHEDGE /*!< Polarity for TIxFPx or TI1_ED trigger sources */ +/** + * @} + */ + +/** @defgroup TIM_Trigger_Prescaler TIM Trigger Prescaler + * @{ + */ +#define TIM_TRIGGERPRESCALER_DIV1 TIM_ETRPRESCALER_DIV1 /*!< No prescaler is used */ +#define TIM_TRIGGERPRESCALER_DIV2 TIM_ETRPRESCALER_DIV2 /*!< Prescaler for External ETR Trigger: Capture performed once every 2 events. */ +#define TIM_TRIGGERPRESCALER_DIV4 TIM_ETRPRESCALER_DIV4 /*!< Prescaler for External ETR Trigger: Capture performed once every 4 events. */ +#define TIM_TRIGGERPRESCALER_DIV8 TIM_ETRPRESCALER_DIV8 /*!< Prescaler for External ETR Trigger: Capture performed once every 8 events. */ +/** + * @} + */ + +/** @defgroup TIM_TI1_Selection TIM TI1 Input Selection + * @{ + */ +#define TIM_TI1SELECTION_CH1 0x00000000U /*!< The TIMx_CH1 pin is connected to TI1 input */ +#define TIM_TI1SELECTION_XORCOMBINATION TIM_CR2_TI1S /*!< The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination) */ +/** + * @} + */ + +/** @defgroup TIM_DMA_Burst_Length TIM DMA Burst Length + * @{ + */ +#define TIM_DMABURSTLENGTH_1TRANSFER 0x00000000U /*!< The transfer is done to 1 register starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_2TRANSFERS 0x00000100U /*!< The transfer is done to 2 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_3TRANSFERS 0x00000200U /*!< The transfer is done to 3 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_4TRANSFERS 0x00000300U /*!< The transfer is done to 4 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_5TRANSFERS 0x00000400U /*!< The transfer is done to 5 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_6TRANSFERS 0x00000500U /*!< The transfer is done to 6 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_7TRANSFERS 0x00000600U /*!< The transfer is done to 7 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_8TRANSFERS 0x00000700U /*!< The transfer is done to 8 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_9TRANSFERS 0x00000800U /*!< The transfer is done to 9 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_10TRANSFERS 0x00000900U /*!< The transfer is done to 10 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_11TRANSFERS 0x00000A00U /*!< The transfer is done to 11 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_12TRANSFERS 0x00000B00U /*!< The transfer is done to 12 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_13TRANSFERS 0x00000C00U /*!< The transfer is done to 13 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_14TRANSFERS 0x00000D00U /*!< The transfer is done to 14 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_15TRANSFERS 0x00000E00U /*!< The transfer is done to 15 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_16TRANSFERS 0x00000F00U /*!< The transfer is done to 16 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_17TRANSFERS 0x00001000U /*!< The transfer is done to 17 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +#define TIM_DMABURSTLENGTH_18TRANSFERS 0x00001100U /*!< The transfer is done to 18 registers starting trom TIMx_CR1 + TIMx_DCR.DBA */ +/** + * @} + */ + +/** @defgroup DMA_Handle_index TIM DMA Handle Index + * @{ + */ +#define TIM_DMA_ID_UPDATE ((uint16_t) 0x0000) /*!< Index of the DMA handle used for Update DMA requests */ +#define TIM_DMA_ID_CC1 ((uint16_t) 0x0001) /*!< Index of the DMA handle used for Capture/Compare 1 DMA requests */ +#define TIM_DMA_ID_CC2 ((uint16_t) 0x0002) /*!< Index of the DMA handle used for Capture/Compare 2 DMA requests */ +#define TIM_DMA_ID_CC3 ((uint16_t) 0x0003) /*!< Index of the DMA handle used for Capture/Compare 3 DMA requests */ +#define TIM_DMA_ID_CC4 ((uint16_t) 0x0004) /*!< Index of the DMA handle used for Capture/Compare 4 DMA requests */ +#define TIM_DMA_ID_COMMUTATION ((uint16_t) 0x0005) /*!< Index of the DMA handle used for Commutation DMA requests */ +#define TIM_DMA_ID_TRIGGER ((uint16_t) 0x0006) /*!< Index of the DMA handle used for Trigger DMA requests */ +/** + * @} + */ + +/** @defgroup Channel_CC_State TIM Capture/Compare Channel State + * @{ + */ +#define TIM_CCx_ENABLE 0x00000001U /*!< Input or output channel is enabled */ +#define TIM_CCx_DISABLE 0x00000000U /*!< Input or output channel is disabled */ +#define TIM_CCxN_ENABLE 0x00000004U /*!< Complementary output channel is enabled */ +#define TIM_CCxN_DISABLE 0x00000000U /*!< Complementary output channel is enabled */ +/** + * @} + */ + +/** @defgroup TIM_Break_System TIM Break System + * @{ + */ +#define TIM_BREAK_SYSTEM_ECC SYSCFG_CFGR2_ECCL /*!< Enables and locks the ECC error signal with Break Input of TIM1/8/15/16/17 */ +#define TIM_BREAK_SYSTEM_PVD SYSCFG_CFGR2_PVDL /*!< Enables and locks the PVD connection with TIM1/8/15/16/17 Break Input and also the PVDE and PLS bits of the Power Control Interface */ +#define TIM_BREAK_SYSTEM_SRAM2_PARITY_ERROR SYSCFG_CFGR2_SPL /*!< Enables and locks the SRAM2_PARITY error signal with Break Input of TIM1/8/15/16/17 */ +#define TIM_BREAK_SYSTEM_LOCKUP SYSCFG_CFGR2_CLL /*!< Enables and locks the LOCKUP output of CortexM4 with Break Input of TIM1/8/15/16/17 */ +/** + * @} + */ + +/** + * @} + */ +/* End of exported constants -------------------------------------------------*/ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup TIM_Exported_Macros TIM Exported Macros + * @{ + */ + +/** @brief Reset TIM handle state. + * @param __HANDLE__ TIM handle. + * @retval None + */ +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do { \ + (__HANDLE__)->State = HAL_TIM_STATE_RESET; \ + (__HANDLE__)->Base_MspInitCallback = NULL; \ + (__HANDLE__)->Base_MspDeInitCallback = NULL; \ + (__HANDLE__)->IC_MspInitCallback = NULL; \ + (__HANDLE__)->IC_MspDeInitCallback = NULL; \ + (__HANDLE__)->OC_MspInitCallback = NULL; \ + (__HANDLE__)->OC_MspDeInitCallback = NULL; \ + (__HANDLE__)->PWM_MspInitCallback = NULL; \ + (__HANDLE__)->PWM_MspDeInitCallback = NULL; \ + (__HANDLE__)->OnePulse_MspInitCallback = NULL; \ + (__HANDLE__)->OnePulse_MspDeInitCallback = NULL; \ + (__HANDLE__)->Encoder_MspInitCallback = NULL; \ + (__HANDLE__)->Encoder_MspDeInitCallback = NULL; \ + (__HANDLE__)->HallSensor_MspInitCallback = NULL; \ + (__HANDLE__)->HallSensor_MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_TIM_STATE_RESET) +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @brief Enable the TIM peripheral. + * @param __HANDLE__ TIM handle + * @retval None + */ +#define __HAL_TIM_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN)) + +/** + * @brief Enable the TIM main Output. + * @param __HANDLE__ TIM handle + * @retval None + */ +#define __HAL_TIM_MOE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE)) + +/** + * @brief Disable the TIM peripheral. + * @param __HANDLE__ TIM handle + * @retval None + */ +#define __HAL_TIM_DISABLE(__HANDLE__) \ + do { \ + if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) \ + { \ + if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) \ + { \ + (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); \ + } \ + } \ + } while(0) + +/** + * @brief Disable the TIM main Output. + * @param __HANDLE__ TIM handle + * @retval None + * @note The Main Output Enable of a timer instance is disabled only if all the CCx and CCxN channels have been disabled + */ +#define __HAL_TIM_MOE_DISABLE(__HANDLE__) \ + do { \ + if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) \ + { \ + if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) \ + { \ + (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); \ + } \ + } \ + } while(0) + +/** + * @brief Disable the TIM main Output. + * @param __HANDLE__ TIM handle + * @retval None + * @note The Main Output Enable of a timer instance is disabled unconditionally + */ +#define __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__) (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE) + +/** @brief Enable the specified TIM interrupt. + * @param __HANDLE__ specifies the TIM Handle. + * @param __INTERRUPT__ specifies the TIM interrupt source to enable. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval None + */ +#define __HAL_TIM_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__)) + +/** @brief Disable the specified TIM interrupt. + * @param __HANDLE__ specifies the TIM Handle. + * @param __INTERRUPT__ specifies the TIM interrupt source to disable. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval None + */ +#define __HAL_TIM_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__)) + +/** @brief Enable the specified DMA request. + * @param __HANDLE__ specifies the TIM Handle. + * @param __DMA__ specifies the TIM DMA request to enable. + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: Update DMA request + * @arg TIM_DMA_CC1: Capture/Compare 1 DMA request + * @arg TIM_DMA_CC2: Capture/Compare 2 DMA request + * @arg TIM_DMA_CC3: Capture/Compare 3 DMA request + * @arg TIM_DMA_CC4: Capture/Compare 4 DMA request + * @arg TIM_DMA_COM: Commutation DMA request + * @arg TIM_DMA_TRIGGER: Trigger DMA request + * @retval None + */ +#define __HAL_TIM_ENABLE_DMA(__HANDLE__, __DMA__) ((__HANDLE__)->Instance->DIER |= (__DMA__)) + +/** @brief Disable the specified DMA request. + * @param __HANDLE__ specifies the TIM Handle. + * @param __DMA__ specifies the TIM DMA request to disable. + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: Update DMA request + * @arg TIM_DMA_CC1: Capture/Compare 1 DMA request + * @arg TIM_DMA_CC2: Capture/Compare 2 DMA request + * @arg TIM_DMA_CC3: Capture/Compare 3 DMA request + * @arg TIM_DMA_CC4: Capture/Compare 4 DMA request + * @arg TIM_DMA_COM: Commutation DMA request + * @arg TIM_DMA_TRIGGER: Trigger DMA request + * @retval None + */ +#define __HAL_TIM_DISABLE_DMA(__HANDLE__, __DMA__) ((__HANDLE__)->Instance->DIER &= ~(__DMA__)) + +/** @brief Check whether the specified TIM interrupt flag is set or not. + * @param __HANDLE__ specifies the TIM Handle. + * @param __FLAG__ specifies the TIM interrupt flag to check. + * This parameter can be one of the following values: + * @arg TIM_FLAG_UPDATE: Update interrupt flag + * @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag + * @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag + * @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag + * @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag + * @arg TIM_FLAG_CC5: Compare 5 interrupt flag + * @arg TIM_FLAG_CC6: Compare 6 interrupt flag + * @arg TIM_FLAG_COM: Commutation interrupt flag + * @arg TIM_FLAG_TRIGGER: Trigger interrupt flag + * @arg TIM_FLAG_BREAK: Break interrupt flag + * @arg TIM_FLAG_BREAK2: Break 2 interrupt flag + * @arg TIM_FLAG_SYSTEM_BREAK: System Break interrupt flag + * @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag + * @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag + * @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag + * @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_TIM_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__)) + +/** @brief Clear the specified TIM interrupt flag. + * @param __HANDLE__ specifies the TIM Handle. + * @param __FLAG__ specifies the TIM interrupt flag to clear. + * This parameter can be one of the following values: + * @arg TIM_FLAG_UPDATE: Update interrupt flag + * @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag + * @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag + * @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag + * @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag + * @arg TIM_FLAG_CC5: Compare 5 interrupt flag + * @arg TIM_FLAG_CC6: Compare 6 interrupt flag + * @arg TIM_FLAG_COM: Commutation interrupt flag + * @arg TIM_FLAG_TRIGGER: Trigger interrupt flag + * @arg TIM_FLAG_BREAK: Break interrupt flag + * @arg TIM_FLAG_BREAK2: Break 2 interrupt flag + * @arg TIM_FLAG_SYSTEM_BREAK: System Break interrupt flag + * @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag + * @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag + * @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag + * @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_TIM_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) + +/** + * @brief Check whether the specified TIM interrupt source is enabled or not. + * @param __HANDLE__ TIM handle + * @param __INTERRUPT__ specifies the TIM interrupt source to check. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval The state of TIM_IT (SET or RESET). + */ +#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) \ + == (__INTERRUPT__)) ? SET : RESET) + +/** @brief Clear the TIM interrupt pending bits. + * @param __HANDLE__ TIM handle + * @param __INTERRUPT__ specifies the interrupt pending bit to clear. + * This parameter can be one of the following values: + * @arg TIM_IT_UPDATE: Update interrupt + * @arg TIM_IT_CC1: Capture/Compare 1 interrupt + * @arg TIM_IT_CC2: Capture/Compare 2 interrupt + * @arg TIM_IT_CC3: Capture/Compare 3 interrupt + * @arg TIM_IT_CC4: Capture/Compare 4 interrupt + * @arg TIM_IT_COM: Commutation interrupt + * @arg TIM_IT_TRIGGER: Trigger interrupt + * @arg TIM_IT_BREAK: Break interrupt + * @retval None + */ +#define __HAL_TIM_CLEAR_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__)) + +/** + * @brief Force a continuous copy of the update interrupt flag (UIF) into the timer counter register (bit 31). + * @note This allows both the counter value and a potential roll-over condition signalled by the UIFCPY flag to be read in an atomic way. + * @param __HANDLE__ TIM handle. + * @retval None +mode. + */ +#define __HAL_TIM_UIFREMAP_ENABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 |= TIM_CR1_UIFREMAP)) + +/** + * @brief Disable update interrupt flag (UIF) remapping. + * @param __HANDLE__ TIM handle. + * @retval None +mode. + */ +#define __HAL_TIM_UIFREMAP_DISABLE(__HANDLE__) (((__HANDLE__)->Instance->CR1 &= ~TIM_CR1_UIFREMAP)) + +/** + * @brief Get update interrupt flag (UIF) copy status. + * @param __COUNTER__ Counter value. + * @retval The state of UIFCPY (TRUE or FALSE). +mode. + */ +#define __HAL_TIM_GET_UIFCPY(__COUNTER__) (((__COUNTER__) & (TIM_CNT_UIFCPY)) == (TIM_CNT_UIFCPY)) + +/** + * @brief Indicates whether or not the TIM Counter is used as downcounter. + * @param __HANDLE__ TIM handle. + * @retval False (Counter used as upcounter) or True (Counter used as downcounter) + * @note This macro is particularly useful to get the counting mode when the timer operates in Center-aligned mode or Encoder +mode. + */ +#define __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__) (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR)) + +/** + * @brief Set the TIM Prescaler on runtime. + * @param __HANDLE__ TIM handle. + * @param __PRESC__ specifies the Prescaler new value. + * @retval None + */ +#define __HAL_TIM_SET_PRESCALER(__HANDLE__, __PRESC__) ((__HANDLE__)->Instance->PSC = (__PRESC__)) + +/** + * @brief Set the TIM Counter Register value on runtime. + * Note Please check if the bit 31 of CNT register is used as UIF copy or not, this may affect the counter range in case of 32 bits counter TIM instance. + * Bit 31 of CNT can be enabled/disabled using __HAL_TIM_UIFREMAP_ENABLE()/__HAL_TIM_UIFREMAP_DISABLE() macros. + * @param __HANDLE__ TIM handle. + * @param __COUNTER__ specifies the Counter register new value. + * @retval None + */ +#define __HAL_TIM_SET_COUNTER(__HANDLE__, __COUNTER__) ((__HANDLE__)->Instance->CNT = (__COUNTER__)) + +/** + * @brief Get the TIM Counter Register value on runtime. + * @param __HANDLE__ TIM handle. + * @retval 16-bit or 32-bit value of the timer counter register (TIMx_CNT) + */ +#define __HAL_TIM_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->CNT) + +/** + * @brief Set the TIM Autoreload Register value on runtime without calling another time any Init function. + * @param __HANDLE__ TIM handle. + * @param __AUTORELOAD__ specifies the Counter register new value. + * @retval None + */ +#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__, __AUTORELOAD__) \ + do{ \ + (__HANDLE__)->Instance->ARR = (__AUTORELOAD__); \ + (__HANDLE__)->Init.Period = (__AUTORELOAD__); \ + } while(0) + +/** + * @brief Get the TIM Autoreload Register value on runtime. + * @param __HANDLE__ TIM handle. + * @retval 16-bit or 32-bit value of the timer auto-reload register(TIMx_ARR) + */ +#define __HAL_TIM_GET_AUTORELOAD(__HANDLE__) ((__HANDLE__)->Instance->ARR) + +/** + * @brief Set the TIM Clock Division value on runtime without calling another time any Init function. + * @param __HANDLE__ TIM handle. + * @param __CKD__ specifies the clock division value. + * This parameter can be one of the following value: + * @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT + * @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT + * @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT + * @retval None + */ +#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__, __CKD__) \ + do{ \ + (__HANDLE__)->Instance->CR1 &= (~TIM_CR1_CKD); \ + (__HANDLE__)->Instance->CR1 |= (__CKD__); \ + (__HANDLE__)->Init.ClockDivision = (__CKD__); \ + } while(0) + +/** + * @brief Get the TIM Clock Division value on runtime. + * @param __HANDLE__ TIM handle. + * @retval The clock division can be one of the following values: + * @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT + * @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT + * @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT + */ +#define __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__) ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD) + +/** + * @brief Set the TIM Input Capture prescaler on runtime without calling another time HAL_TIM_IC_ConfigChannel() function. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param __ICPSC__ specifies the Input Capture4 prescaler new value. + * This parameter can be one of the following values: + * @arg TIM_ICPSC_DIV1: no prescaler + * @arg TIM_ICPSC_DIV2: capture is done once every 2 events + * @arg TIM_ICPSC_DIV4: capture is done once every 4 events + * @arg TIM_ICPSC_DIV8: capture is done once every 8 events + * @retval None + */ +#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__, __CHANNEL__, __ICPSC__) \ + do{ \ + TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__)); \ + TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); \ + } while(0) + +/** + * @brief Get the TIM Input Capture prescaler on runtime. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: get input capture 1 prescaler value + * @arg TIM_CHANNEL_2: get input capture 2 prescaler value + * @arg TIM_CHANNEL_3: get input capture 3 prescaler value + * @arg TIM_CHANNEL_4: get input capture 4 prescaler value + * @retval The input capture prescaler can be one of the following values: + * @arg TIM_ICPSC_DIV1: no prescaler + * @arg TIM_ICPSC_DIV2: capture is done once every 2 events + * @arg TIM_ICPSC_DIV4: capture is done once every 4 events + * @arg TIM_ICPSC_DIV8: capture is done once every 8 events + */ +#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) :\ + (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U) + +/** + * @brief Set the TIM Capture Compare Register value on runtime without calling another time ConfigChannel function. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @param __COMPARE__ specifies the Capture Compare register new value. + * @retval None + */ +#define __HAL_TIM_SET_COMPARE(__HANDLE__, __CHANNEL__, __COMPARE__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4 = (__COMPARE__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5 = (__COMPARE__)) :\ + ((__HANDLE__)->Instance->CCR6 = (__COMPARE__))) + +/** + * @brief Get the TIM Capture Compare Register value on runtime. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channel associated with the capture compare register + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: get capture/compare 1 register value + * @arg TIM_CHANNEL_2: get capture/compare 2 register value + * @arg TIM_CHANNEL_3: get capture/compare 3 register value + * @arg TIM_CHANNEL_4: get capture/compare 4 register value + * @arg TIM_CHANNEL_5: get capture/compare 5 register value + * @arg TIM_CHANNEL_6: get capture/compare 6 register value + * @retval 16-bit or 32-bit value of the capture/compare register (TIMx_CCRy) + */ +#define __HAL_TIM_GET_COMPARE(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCR4) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCR5) :\ + ((__HANDLE__)->Instance->CCR6)) + +/** + * @brief Set the TIM Output compare preload. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval None + */ +#define __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5PE) :\ + ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6PE)) + +/** + * @brief Reset the TIM Output compare preload. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval None + */ +#define __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4PE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5PE) :\ + ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6PE)) + +/** + * @brief Enable fast mode for a given channel. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @note When fast mode is enabled an active edge on the trigger input acts + * like a compare match on CCx output. Delay to sample the trigger + * input and to activate CCx output is reduced to 3 clock cycles. + * @note Fast mode acts only if the channel is configured in PWM1 or PWM2 mode. + * @retval None + */ +#define __HAL_TIM_ENABLE_OCxFAST(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC5FE) :\ + ((__HANDLE__)->Instance->CCMR3 |= TIM_CCMR3_OC6FE)) + +/** + * @brief Disable fast mode for a given channel. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @note When fast mode is disabled CCx output behaves normally depending + * on counter and CCRx values even when the trigger is ON. The minimum + * delay to activate CCx output when an active edge occurs on the + * trigger input is 5 clock cycles. + * @retval None + */ +#define __HAL_TIM_DISABLE_OCxFAST(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_4) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE) :\ + ((__CHANNEL__) == TIM_CHANNEL_5) ? ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE) :\ + ((__HANDLE__)->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE)) + +/** + * @brief Set the Update Request Source (URS) bit of the TIMx_CR1 register. + * @param __HANDLE__ TIM handle. + * @note When the URS bit of the TIMx_CR1 register is set, only counter + * overflow/underflow generates an update interrupt or DMA request (if + * enabled) + * @retval None + */ +#define __HAL_TIM_URS_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1|= TIM_CR1_URS) + +/** + * @brief Reset the Update Request Source (URS) bit of the TIMx_CR1 register. + * @param __HANDLE__ TIM handle. + * @note When the URS bit of the TIMx_CR1 register is reset, any of the + * following events generate an update interrupt or DMA request (if + * enabled): + * _ Counter overflow underflow + * _ Setting the UG bit + * _ Update generation through the slave mode controller + * @retval None + */ +#define __HAL_TIM_URS_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1&=~TIM_CR1_URS) + +/** + * @brief Set the TIM Capture x input polarity on runtime. + * @param __HANDLE__ TIM handle. + * @param __CHANNEL__ TIM Channels to be configured. + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param __POLARITY__ Polarity for TIx source + * @arg TIM_INPUTCHANNELPOLARITY_RISING: Rising Edge + * @arg TIM_INPUTCHANNELPOLARITY_FALLING: Falling Edge + * @arg TIM_INPUTCHANNELPOLARITY_BOTHEDGE: Rising and Falling Edge + * @retval None + */ +#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) \ + do{ \ + TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__)); \ + TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); \ + }while(0) + +/** + * @} + */ +/* End of exported macros ----------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup TIM_Private_Constants TIM Private Constants + * @{ + */ +/* The counter of a timer instance is disabled only if all the CCx and CCxN + channels have been disabled */ +#define TIM_CCER_CCxE_MASK ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E)) +#define TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) +/** + * @} + */ +/* End of private constants --------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup TIM_Private_Macros TIM Private Macros + * @{ + */ +#define IS_TIM_CLEARINPUT_SOURCE(__MODE__) (((__MODE__) == TIM_CLEARINPUTSOURCE_ETR) || \ + ((__MODE__) == TIM_CLEARINPUTSOURCE_COMP1) || \ + ((__MODE__) == TIM_CLEARINPUTSOURCE_COMP2) || \ + ((__MODE__) == TIM_CLEARINPUTSOURCE_NONE)) + +#define IS_TIM_DMA_BASE(__BASE__) (((__BASE__) == TIM_DMABASE_CR1) || \ + ((__BASE__) == TIM_DMABASE_CR2) || \ + ((__BASE__) == TIM_DMABASE_SMCR) || \ + ((__BASE__) == TIM_DMABASE_DIER) || \ + ((__BASE__) == TIM_DMABASE_SR) || \ + ((__BASE__) == TIM_DMABASE_EGR) || \ + ((__BASE__) == TIM_DMABASE_CCMR1) || \ + ((__BASE__) == TIM_DMABASE_CCMR2) || \ + ((__BASE__) == TIM_DMABASE_CCER) || \ + ((__BASE__) == TIM_DMABASE_CNT) || \ + ((__BASE__) == TIM_DMABASE_PSC) || \ + ((__BASE__) == TIM_DMABASE_ARR) || \ + ((__BASE__) == TIM_DMABASE_RCR) || \ + ((__BASE__) == TIM_DMABASE_CCR1) || \ + ((__BASE__) == TIM_DMABASE_CCR2) || \ + ((__BASE__) == TIM_DMABASE_CCR3) || \ + ((__BASE__) == TIM_DMABASE_CCR4) || \ + ((__BASE__) == TIM_DMABASE_BDTR) || \ + ((__BASE__) == TIM_DMABASE_OR) || \ + ((__BASE__) == TIM_DMABASE_CCMR3) || \ + ((__BASE__) == TIM_DMABASE_CCR5) || \ + ((__BASE__) == TIM_DMABASE_CCR6) || \ + ((__BASE__) == TIM_DMABASE_AF1) || \ + ((__BASE__) == TIM_DMABASE_AF2)) + +#define IS_TIM_EVENT_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFFE00U) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) + +#define IS_TIM_COUNTER_MODE(__MODE__) (((__MODE__) == TIM_COUNTERMODE_UP) || \ + ((__MODE__) == TIM_COUNTERMODE_DOWN) || \ + ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED1) || \ + ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED2) || \ + ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED3)) + +#define IS_TIM_UIFREMAP_MODE(__MODE__) (((__MODE__) == TIM_UIFREMAP_DISABLE) || \ + ((__MODE__) == TIM_UIFREMAP_ENALE)) + +#define IS_TIM_CLOCKDIVISION_DIV(__DIV__) (((__DIV__) == TIM_CLOCKDIVISION_DIV1) || \ + ((__DIV__) == TIM_CLOCKDIVISION_DIV2) || \ + ((__DIV__) == TIM_CLOCKDIVISION_DIV4)) + +#define IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || \ + ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE)) + +#define IS_TIM_FAST_STATE(__STATE__) (((__STATE__) == TIM_OCFAST_DISABLE) || \ + ((__STATE__) == TIM_OCFAST_ENABLE)) + +#define IS_TIM_OC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCPOLARITY_HIGH) || \ + ((__POLARITY__) == TIM_OCPOLARITY_LOW)) + +#define IS_TIM_OCN_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_OCNPOLARITY_HIGH) || \ + ((__POLARITY__) == TIM_OCNPOLARITY_LOW)) + +#define IS_TIM_OCIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCIDLESTATE_SET) || \ + ((__STATE__) == TIM_OCIDLESTATE_RESET)) + +#define IS_TIM_OCNIDLE_STATE(__STATE__) (((__STATE__) == TIM_OCNIDLESTATE_SET) || \ + ((__STATE__) == TIM_OCNIDLESTATE_RESET)) + +#define IS_TIM_ENCODERINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_RISING) || \ + ((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_FALLING)) + +#define IS_TIM_IC_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_ICPOLARITY_RISING) || \ + ((__POLARITY__) == TIM_ICPOLARITY_FALLING) || \ + ((__POLARITY__) == TIM_ICPOLARITY_BOTHEDGE)) + +#define IS_TIM_IC_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_ICSELECTION_DIRECTTI) || \ + ((__SELECTION__) == TIM_ICSELECTION_INDIRECTTI) || \ + ((__SELECTION__) == TIM_ICSELECTION_TRC)) + +#define IS_TIM_IC_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_ICPSC_DIV1) || \ + ((__PRESCALER__) == TIM_ICPSC_DIV2) || \ + ((__PRESCALER__) == TIM_ICPSC_DIV4) || \ + ((__PRESCALER__) == TIM_ICPSC_DIV8)) + +#define IS_TIM_OPM_MODE(__MODE__) (((__MODE__) == TIM_OPMODE_SINGLE) || \ + ((__MODE__) == TIM_OPMODE_REPETITIVE)) + +#define IS_TIM_ENCODER_MODE(__MODE__) (((__MODE__) == TIM_ENCODERMODE_TI1) || \ + ((__MODE__) == TIM_ENCODERMODE_TI2) || \ + ((__MODE__) == TIM_ENCODERMODE_TI12)) + +#define IS_TIM_DMA_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFF80FFU) == 0x00000000U) && ((__SOURCE__) != 0x00000000U)) + +#define IS_TIM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || \ + ((__CHANNEL__) == TIM_CHANNEL_2) || \ + ((__CHANNEL__) == TIM_CHANNEL_3) || \ + ((__CHANNEL__) == TIM_CHANNEL_4) || \ + ((__CHANNEL__) == TIM_CHANNEL_5) || \ + ((__CHANNEL__) == TIM_CHANNEL_6) || \ + ((__CHANNEL__) == TIM_CHANNEL_ALL)) + +#define IS_TIM_OPM_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || \ + ((__CHANNEL__) == TIM_CHANNEL_2)) + +#define IS_TIM_COMPLEMENTARY_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || \ + ((__CHANNEL__) == TIM_CHANNEL_2) || \ + ((__CHANNEL__) == TIM_CHANNEL_3)) + +#define IS_TIM_CLOCKSOURCE(__CLOCK__) (((__CLOCK__) == TIM_CLOCKSOURCE_INTERNAL) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE2) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR0) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR1) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR2) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ITR3) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_TI1ED) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_TI1) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_TI2) || \ + ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE1)) + +#define IS_TIM_CLOCKPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLOCKPOLARITY_INVERTED) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_NONINVERTED) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_RISING) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_FALLING) || \ + ((__POLARITY__) == TIM_CLOCKPOLARITY_BOTHEDGE)) + +#define IS_TIM_CLOCKPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV1) || \ + ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV2) || \ + ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV4) || \ + ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV8)) + +#define IS_TIM_CLOCKFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_CLEARINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLEARINPUTPOLARITY_INVERTED) || \ + ((__POLARITY__) == TIM_CLEARINPUTPOLARITY_NONINVERTED)) + +#define IS_TIM_CLEARINPUT_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV1) || \ + ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV2) || \ + ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV4) || \ + ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV8)) + +#define IS_TIM_CLEARINPUT_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_OSSR_STATE(__STATE__) (((__STATE__) == TIM_OSSR_ENABLE) || \ + ((__STATE__) == TIM_OSSR_DISABLE)) + +#define IS_TIM_OSSI_STATE(__STATE__) (((__STATE__) == TIM_OSSI_ENABLE) || \ + ((__STATE__) == TIM_OSSI_DISABLE)) + +#define IS_TIM_LOCK_LEVEL(__LEVEL__) (((__LEVEL__) == TIM_LOCKLEVEL_OFF) || \ + ((__LEVEL__) == TIM_LOCKLEVEL_1) || \ + ((__LEVEL__) == TIM_LOCKLEVEL_2) || \ + ((__LEVEL__) == TIM_LOCKLEVEL_3)) + +#define IS_TIM_BREAK_FILTER(__BRKFILTER__) ((__BRKFILTER__) <= 0xFUL) + + +#define IS_TIM_BREAK_STATE(__STATE__) (((__STATE__) == TIM_BREAK_ENABLE) || \ + ((__STATE__) == TIM_BREAK_DISABLE)) + +#define IS_TIM_BREAK_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKPOLARITY_LOW) || \ + ((__POLARITY__) == TIM_BREAKPOLARITY_HIGH)) + +#define IS_TIM_BREAK2_STATE(__STATE__) (((__STATE__) == TIM_BREAK2_ENABLE) || \ + ((__STATE__) == TIM_BREAK2_DISABLE)) + +#define IS_TIM_BREAK2_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAK2POLARITY_LOW) || \ + ((__POLARITY__) == TIM_BREAK2POLARITY_HIGH)) + +#define IS_TIM_AUTOMATIC_OUTPUT_STATE(__STATE__) (((__STATE__) == TIM_AUTOMATICOUTPUT_ENABLE) || \ + ((__STATE__) == TIM_AUTOMATICOUTPUT_DISABLE)) + +#define IS_TIM_GROUPCH5(__OCREF__) ((((__OCREF__) & 0x1FFFFFFFU) == 0x00000000U)) + +#define IS_TIM_TRGO_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO_RESET) || \ + ((__SOURCE__) == TIM_TRGO_ENABLE) || \ + ((__SOURCE__) == TIM_TRGO_UPDATE) || \ + ((__SOURCE__) == TIM_TRGO_OC1) || \ + ((__SOURCE__) == TIM_TRGO_OC1REF) || \ + ((__SOURCE__) == TIM_TRGO_OC2REF) || \ + ((__SOURCE__) == TIM_TRGO_OC3REF) || \ + ((__SOURCE__) == TIM_TRGO_OC4REF)) + +#define IS_TIM_TRGO2_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO2_RESET) || \ + ((__SOURCE__) == TIM_TRGO2_ENABLE) || \ + ((__SOURCE__) == TIM_TRGO2_UPDATE) || \ + ((__SOURCE__) == TIM_TRGO2_OC1) || \ + ((__SOURCE__) == TIM_TRGO2_OC1REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC2REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC3REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC3REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC5REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC6REF) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF_RISINGFALLING) || \ + ((__SOURCE__) == TIM_TRGO2_OC6REF_RISINGFALLING) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_RISING) || \ + ((__SOURCE__) == TIM_TRGO2_OC4REF_RISING_OC6REF_FALLING) || \ + ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_RISING) || \ + ((__SOURCE__) == TIM_TRGO2_OC5REF_RISING_OC6REF_FALLING)) + +#define IS_TIM_MSM_STATE(__STATE__) (((__STATE__) == TIM_MASTERSLAVEMODE_ENABLE) || \ + ((__STATE__) == TIM_MASTERSLAVEMODE_DISABLE)) + +#define IS_TIM_SLAVE_MODE(__MODE__) (((__MODE__) == TIM_SLAVEMODE_DISABLE) || \ + ((__MODE__) == TIM_SLAVEMODE_RESET) || \ + ((__MODE__) == TIM_SLAVEMODE_GATED) || \ + ((__MODE__) == TIM_SLAVEMODE_TRIGGER) || \ + ((__MODE__) == TIM_SLAVEMODE_EXTERNAL1) || \ + ((__MODE__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER)) + +#define IS_TIM_PWM_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_PWM1) || \ + ((__MODE__) == TIM_OCMODE_PWM2) || \ + ((__MODE__) == TIM_OCMODE_COMBINED_PWM1) || \ + ((__MODE__) == TIM_OCMODE_COMBINED_PWM2) || \ + ((__MODE__) == TIM_OCMODE_ASSYMETRIC_PWM1) || \ + ((__MODE__) == TIM_OCMODE_ASSYMETRIC_PWM2)) + +#define IS_TIM_OC_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_TIMING) || \ + ((__MODE__) == TIM_OCMODE_ACTIVE) || \ + ((__MODE__) == TIM_OCMODE_INACTIVE) || \ + ((__MODE__) == TIM_OCMODE_TOGGLE) || \ + ((__MODE__) == TIM_OCMODE_FORCED_ACTIVE) || \ + ((__MODE__) == TIM_OCMODE_FORCED_INACTIVE) || \ + ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM1) || \ + ((__MODE__) == TIM_OCMODE_RETRIGERRABLE_OPM2)) + +#define IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || \ + ((__SELECTION__) == TIM_TS_ITR1) || \ + ((__SELECTION__) == TIM_TS_ITR2) || \ + ((__SELECTION__) == TIM_TS_ITR3) || \ + ((__SELECTION__) == TIM_TS_TI1F_ED) || \ + ((__SELECTION__) == TIM_TS_TI1FP1) || \ + ((__SELECTION__) == TIM_TS_TI2FP2) || \ + ((__SELECTION__) == TIM_TS_ETRF)) + +#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || \ + ((__SELECTION__) == TIM_TS_ITR1) || \ + ((__SELECTION__) == TIM_TS_ITR2) || \ + ((__SELECTION__) == TIM_TS_ITR3) || \ + ((__SELECTION__) == TIM_TS_NONE)) + +#define IS_TIM_TRIGGERPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_TRIGGERPOLARITY_INVERTED ) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_NONINVERTED) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_RISING ) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_FALLING ) || \ + ((__POLARITY__) == TIM_TRIGGERPOLARITY_BOTHEDGE )) + +#define IS_TIM_TRIGGERPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV1) || \ + ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV2) || \ + ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV4) || \ + ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV8)) + +#define IS_TIM_TRIGGERFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_TI1SELECTION(__TI1SELECTION__) (((__TI1SELECTION__) == TIM_TI1SELECTION_CH1) || \ + ((__TI1SELECTION__) == TIM_TI1SELECTION_XORCOMBINATION)) + +#define IS_TIM_DMA_LENGTH(__LENGTH__) (((__LENGTH__) == TIM_DMABURSTLENGTH_1TRANSFER) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_2TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_3TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_4TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_5TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_6TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_7TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_8TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_9TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_10TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_11TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_12TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_13TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_14TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_15TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_16TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_17TRANSFERS) || \ + ((__LENGTH__) == TIM_DMABURSTLENGTH_18TRANSFERS)) + +#define IS_TIM_IC_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU) + +#define IS_TIM_DEADTIME(__DEADTIME__) ((__DEADTIME__) <= 0xFFU) + +#define IS_TIM_BREAK_SYSTEM(__CONFIG__) (((__CONFIG__) == TIM_BREAK_SYSTEM_ECC) || \ + ((__CONFIG__) == TIM_BREAK_SYSTEM_PVD) || \ + ((__CONFIG__) == TIM_BREAK_SYSTEM_SRAM2_PARITY_ERROR) || \ + ((__CONFIG__) == TIM_BREAK_SYSTEM_LOCKUP)) + +#define IS_TIM_SLAVEMODE_TRIGGER_ENABLED(__TRIGGER__) (((__TRIGGER__) == TIM_SLAVEMODE_TRIGGER) || \ + ((__TRIGGER__) == TIM_SLAVEMODE_COMBINED_RESETTRIGGER)) + +#define TIM_SET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__, __ICPSC__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) :\ + ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U))) + +#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) :\ + ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC)) + +#define TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) :\ + ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U)))) + +#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__) \ + (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) :\ + ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) :\ + ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) :\ + ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP))) + +/** + * @} + */ +/* End of private macros -----------------------------------------------------*/ + +/* Include TIM HAL Extended module */ +#include "stm32wbxx_hal_tim_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup TIM_Exported_Functions TIM Exported Functions + * @{ + */ + +/** @addtogroup TIM_Exported_Functions_Group1 TIM Time Base functions + * @brief Time Base functions + * @{ + */ +/* Time Base functions ********************************************************/ +HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group2 TIM Output Compare functions + * @brief TIM Output Compare functions + * @{ + */ +/* Timer Output Compare functions *********************************************/ +HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group3 TIM PWM functions + * @brief TIM PWM functions + * @{ + */ +/* Timer PWM functions ********************************************************/ +HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group4 TIM Input Capture functions + * @brief TIM Input Capture functions + * @{ + */ +/* Timer Input Capture functions **********************************************/ +HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group5 TIM One Pulse functions + * @brief TIM One Pulse functions + * @{ + */ +/* Timer One Pulse functions **************************************************/ +HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode); +HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group6 TIM Encoder functions + * @brief TIM Encoder functions + * @{ + */ +/* Timer Encoder functions ****************************************************/ +HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, TIM_Encoder_InitTypeDef *sConfig); +HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim); +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, + uint32_t *pData2, uint16_t Length); +HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIM_Exported_Functions_Group7 TIM IRQ handler management + * @brief IRQ handler management + * @{ + */ +/* Interrupt Handler functions ***********************************************/ +void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions + * @brief Peripheral Control functions + * @{ + */ +/* Control functions *********************************************************/ +HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef *sConfig, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef *sConfig, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef *sConfig, + uint32_t OutputChannel, uint32_t InputChannel); +HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, TIM_ClearInputConfigTypeDef *sClearInputConfig, + uint32_t Channel); +HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig); +HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection); +HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig); +HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig); +HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength); +HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc); +HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength); +HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc); +HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource); +uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions + * @brief TIM Callbacks functions + * @{ + */ +/* Callback in non blocking modes (Interrupt and DMA) *************************/ +void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID, + pTIM_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group10 TIM Peripheral State functions + * @brief Peripheral State functions + * @{ + */ +/* Peripheral State functions ************************************************/ +HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim); +HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** + * @} + */ +/* End of exported functions -------------------------------------------------*/ + +/* Private functions----------------------------------------------------------*/ +/** @defgroup TIM_Private_Functions TIM Private Functions + * @{ + */ +void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure); +void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, uint32_t TIM_ICFilter); +void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler, + uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter); + +void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma); +void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma); +void TIM_DMAError(DMA_HandleTypeDef *hdma); +void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma); +void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma); +void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +void TIM_ResetCallback(TIM_HandleTypeDef *htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ +/* End of private functions --------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_TIM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tim_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tim_ex.h new file mode 100644 index 0000000..0c53871 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tim_ex.h @@ -0,0 +1,396 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_tim_ex.h + * @author MCD Application Team + * @brief Header file of TIM HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_TIM_EX_H +#define STM32WBxx_HAL_TIM_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup TIMEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Types TIM Extended Exported Types + * @{ + */ + +/** + * @brief TIM Hall sensor Configuration Structure definition + */ + +typedef struct +{ + uint32_t IC1Polarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_Input_Capture_Polarity */ + + uint32_t IC1Prescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_Input_Capture_Prescaler */ + + uint32_t IC1Filter; /*!< Specifies the input capture filter. + This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */ + + uint32_t Commutation_Delay; /*!< Specifies the pulse value to be loaded into the Capture Compare Register. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */ +} TIM_HallSensor_InitTypeDef; + +/** + * @brief TIM Break/Break2 input configuration + */ +typedef struct +{ + uint32_t Source; /*!< Specifies the source of the timer break input. + This parameter can be a value of @ref TIMEx_Break_Input_Source */ + uint32_t Enable; /*!< Specifies whether or not the break input source is enabled. + This parameter can be a value of @ref TIMEx_Break_Input_Source_Enable */ + uint32_t Polarity; /*!< Specifies the break input source polarity. + This parameter can be a value of @ref TIMEx_Break_Input_Source_Polarity */ +} +TIMEx_BreakInputConfigTypeDef; + +/** + * @} + */ +/* End of exported types -----------------------------------------------------*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Constants TIM Extended Exported Constants + * @{ + */ + +/** @defgroup TIMEx_Remap TIM Extended Remapping + * @{ + */ +#define TIM_TIM1_ETR_GPIO 0x00000000U /* !< TIM1_ETR is not connected to I/O */ +#define TIM_TIM1_ETR_ADC1_AWD1 TIM1_OR_ETR_ADC1_RMP_0 /* !< TIM1_ETR is connected to ADC1 AWD1 */ +#define TIM_TIM1_ETR_ADC1_AWD2 TIM1_OR_ETR_ADC1_RMP_1 /* !< TIM1_ETR is connected to ADC1 AWD2 */ +#define TIM_TIM1_ETR_ADC1_AWD3 (TIM1_OR_ETR_ADC1_RMP_0 | TIM1_OR_ETR_ADC1_RMP_1) /* !< TIM1_ETR is connected to ADC1 AWD3 */ +#if defined(COMP1) +#define TIM_TIM1_ETR_COMP1 TIM1_AF1_ETRSEL_0 /* !< TIM1_ETR is connected to COMP1 output */ +#endif /* COMP1 */ +#if defined(COMP2) +#define TIM_TIM1_ETR_COMP2 TIM1_AF1_ETRSEL_1 /* !< TIM1_ETR is connected to COMP2 output */ +#endif /* COMP2 */ + +#define TIM_TIM1_TI1_GPIO 0x00000000U /* !< TIM1 Input capture 1 is connected to I/0 */ +#define TIM_TIM1_TI1_COMP1 TIM1_OR_TI1_RMP /* !< TIM1 Input capture 1is connected to COMP1 OUT */ + +#define TIM_TIM2_ITR_NC 0x00000000U /* !< TIM2 Internal trigger ITR is not connected */ +#if defined(USB) +#define TIM_TIM2_ITR_USB TIM2_OR_ITR1_RMP /* !< TIM2 Internal trigger ITR is connected to USBFS SOF */ +#endif /* USB */ + +#define TIM_TIM2_ETR_GPIO 0x00000000U /* !< TIM2 External trigger ETR is connected to I/O */ +#define TIM_TIM2_ETR_LSE TIM2_OR_ETR_RMP /* !< TIM2 External trigger ETR is connected to LSE */ +#if defined(COMP1) +#define TIM_TIM2_ETR_COMP1 TIM2_AF1_ETRSEL_0 /* !< TIM2_ETR is connected to COMP1 output */ +#endif /* COMP1 */ +#if defined(COMP2) +#define TIM_TIM2_ETR_COMP2 TIM2_AF1_ETRSEL_1 /* !< TIM2_ETR is connected to COMP2 output */ +#endif /* COMP2 */ + +#define TIM_TIM2_TI4_GPIO 0x00000000U /* !< TIM2_TI4 is connected to I/O */ +#if defined(COMP1) +#define TIM_TIM2_TI4_COMP1 TIM2_OR_TI4_RMP_0 /* !< TIM2_TI4 is connected to COMP1 OUT */ +#endif /* COMP1 */ +#if defined(COMP2) +#define TIM_TIM2_TI4_COMP2 TIM2_OR_TI4_RMP_1 /* !< TIM2_TI4 is connected to COMP1 OUT */ +#endif /* COMP2 */ +#if defined(COMP1) && defined(COMP2) +#define TIM_TIM2_TI4_COMP1_COMP2 (TIM2_OR_TI4_RMP_0 | TIM2_OR_TI4_RMP_1) /* !< TIM2_TI4 is connected to COMP1 and COMP2 OUT */ +#endif /* COMP1 && COMP2 */ + +#define TIM_TIM16_TI1_GPIO 0x00000000U /* !< TIM16_TI1 is connected to I/O */ +#define TIM_TIM16_TI1_LSI TIM16_OR_TI1_RMP_0 /* !< TIM16_TI1 is connected to LSI Clock */ +#define TIM_TIM16_TI1_LSE TIM16_OR_TI1_RMP_1 /* !< TIM16_TI1 is connected to LSE Clock */ +#define TIM_TIM16_TI1_RTC (TIM16_OR_TI1_RMP_0 | TIM16_OR_TI1_RMP_1) /* !< TIM16_TI1 is connected to RTC */ + +#define TIM_TIM17_TI1_GPIO 0x00000000U /* !< TIM17_TI1 is connected to I/O */ +#define TIM_TIM17_TI1_MSI TIM17_OR_TI1_RMP_0 /* !< TIM17_TI1 is connected to MSI */ +#define TIM_TIM17_TI1_HSE TIM17_OR_TI1_RMP_1 /* !< TIM17_TI1 is connected to HSE/32 */ +#define TIM_TIM17_TI1_MCO (TIM17_OR_TI1_RMP_0 | TIM17_OR_TI1_RMP_1) /* !< TIM17_TI1 is connected to MCO */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input TIM Extended Break input + * @{ + */ +#define TIM_BREAKINPUT_BRK 0x00000001U /* !< Timer break input */ +#define TIM_BREAKINPUT_BRK2 0x00000002U /* !< Timer break2 input */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input_Source TIM Extended Break input source + * @{ + */ +#define TIM_BREAKINPUTSOURCE_BKIN 0x00000001U /* !< An external source (GPIO) is connected to the BKIN pin */ +#if defined(COMP1) +#define TIM_BREAKINPUTSOURCE_COMP1 0x00000002U /* !< The COMP1 output is connected to the break input */ +#endif /* COMP1 */ +#if defined(COMP2) +#define TIM_BREAKINPUTSOURCE_COMP2 0x00000004U /* !< The COMP2 output is connected to the break input */ +#endif /* COMP2 */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input_Source_Enable TIM Extended Break input source enabling + * @{ + */ +#define TIM_BREAKINPUTSOURCE_DISABLE 0x00000000U /* !< Break input source is disabled */ +#define TIM_BREAKINPUTSOURCE_ENABLE 0x00000001U /* !< Break input source is enabled */ +/** + * @} + */ + +/** @defgroup TIMEx_Break_Input_Source_Polarity TIM Extended Break input polarity + * @{ + */ +#define TIM_BREAKINPUTSOURCE_POLARITY_LOW 0x00000001U /* !< Break input source is active low */ +#define TIM_BREAKINPUTSOURCE_POLARITY_HIGH 0x00000000U /* !< Break input source is active_high */ +/** + * @} + */ + +/** + * @} + */ +/* End of exported constants -------------------------------------------------*/ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Macros TIM Extended Exported Macros + * @{ + */ + +/** + * @} + */ +/* End of exported macro -----------------------------------------------------*/ + +/* Private macro -------------------------------------------------------------*/ +/** @defgroup TIMEx_Private_Macros TIM Extended Private Macros + * @{ + */ +#define IS_TIM_REMAP(__INSTANCE__, __REMAP__) \ + ((((__INSTANCE__) == TIM1) && ((((__REMAP__) & 0xFFFE3FECU) == 0x00000000U))) \ + || (((__INSTANCE__) == TIM2) && ((((__REMAP__) & 0xFFFE3FF0U) == 0x00000000U))) \ + || (((__INSTANCE__) == TIM16) && ((((__REMAP__) & 0xFFFFFFFCU) == 0x00000000U))) \ + || (((__INSTANCE__) == TIM17) && ((((__REMAP__) & 0xFFFFFFFCU) == 0x00000000U)))) + +#define IS_TIM_BREAKINPUT(__BREAKINPUT__) \ + (((__BREAKINPUT__) == TIM_BREAKINPUT_BRK) || \ + ((__BREAKINPUT__) == TIM_BREAKINPUT_BRK2)) + +#if defined(COMP1) && defined(COMP2) +#define IS_TIM_BREAKINPUTSOURCE(__SOURCE__) \ + (((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP1) || \ + ((__SOURCE__) == TIM_BREAKINPUTSOURCE_COMP2)) +#else +#define IS_TIM_BREAKINPUTSOURCE(__SOURCE__) \ + (((__SOURCE__) == TIM_BREAKINPUTSOURCE_BKIN)) +#endif + +#define IS_TIM_BREAKINPUTSOURCE_STATE(__STATE__) \ + (((__STATE__) == TIM_BREAKINPUTSOURCE_DISABLE) || \ + ((__STATE__) == TIM_BREAKINPUTSOURCE_ENABLE)) + +#define IS_TIM_BREAKINPUTSOURCE_POLARITY(__POLARITY__) \ + (((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_LOW) || \ + ((__POLARITY__) == TIM_BREAKINPUTSOURCE_POLARITY_HIGH)) + +/** + * @} + */ +/* End of private macro ------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup TIMEx_Exported_Functions TIM Extended Exported Functions + * @{ + */ + +/** @addtogroup TIMEx_Exported_Functions_Group1 Extended Timer Hall Sensor functions + * @brief Timer Hall Sensor functions + * @{ + */ +/* Timer Hall Sensor functions **********************************************/ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim); + +void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim); +void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim); + +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group2 Extended Timer Complementary Output Compare functions + * @brief Timer Complementary Output Compare functions + * @{ + */ +/* Timer Complementary Output Compare functions *****************************/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); + +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group3 Extended Timer Complementary PWM functions + * @brief Timer Complementary PWM functions + * @{ + */ +/* Timer Complementary PWM functions ****************************************/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel); +/* Non-Blocking mode: DMA */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length); +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group4 Extended Timer Complementary One Pulse functions + * @brief Timer Complementary One Pulse functions + * @{ + */ +/* Timer Complementary One Pulse functions **********************************/ +/* Blocking mode: Polling */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel); + +/* Non-Blocking mode: Interrupt */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group5 Extended Peripheral Control functions + * @brief Peripheral Control functions + * @{ + */ +/* Extended Control functions ************************************************/ +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource); +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource); +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource); +HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, + TIM_MasterConfigTypeDef *sMasterConfig); +HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, + TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig); +HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim, uint32_t BreakInput, + TIMEx_BreakInputConfigTypeDef *sBreakInputConfig); +HAL_StatusTypeDef HAL_TIMEx_GroupChannel5(TIM_HandleTypeDef *htim, uint32_t Channels); +HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group6 Extended Callbacks functions + * @brief Extended Callbacks functions + * @{ + */ +/* Extended Callback **********************************************************/ +void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim); +void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim); +void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim); +void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** @addtogroup TIMEx_Exported_Functions_Group7 Extended Peripheral State functions + * @brief Extended Peripheral State functions + * @{ + */ +/* Extended Peripheral State functions ***************************************/ +HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim); +/** + * @} + */ + +/** + * @} + */ +/* End of exported functions -------------------------------------------------*/ + +/* Private functions----------------------------------------------------------*/ +/** @addtogroup TIMEx_Private_Functions TIMEx Private Functions + * @{ + */ +void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma); +void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma); +/** + * @} + */ +/* End of private functions --------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32WBxx_HAL_TIM_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tsc.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tsc.h new file mode 100644 index 0000000..1629e91 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_tsc.h @@ -0,0 +1,769 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_tsc.h + * @author MCD Application Team + * @brief Header file of TSC HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_TSC_H +#define STM32WBxx_HAL_TSC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +#if defined(TSC) + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup TSC + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup TSC_Exported_Types TSC Exported Types + * @{ + */ + +/** + * @brief TSC state structure definition + */ +typedef enum +{ + HAL_TSC_STATE_RESET = 0x00UL, /*!< TSC registers have their reset value */ + HAL_TSC_STATE_READY = 0x01UL, /*!< TSC registers are initialized or acquisition is completed with success */ + HAL_TSC_STATE_BUSY = 0x02UL, /*!< TSC initialization or acquisition is on-going */ + HAL_TSC_STATE_ERROR = 0x03UL /*!< Acquisition is completed with max count error */ +} HAL_TSC_StateTypeDef; + +/** + * @brief TSC group status structure definition + */ +typedef enum +{ + TSC_GROUP_ONGOING = 0x00UL, /*!< Acquisition on group is on-going or not started */ + TSC_GROUP_COMPLETED = 0x01UL /*!< Acquisition on group is completed with success (no max count error) */ +} TSC_GroupStatusTypeDef; + +/** + * @brief TSC init structure definition + */ +typedef struct +{ + uint32_t CTPulseHighLength; /*!< Charge-transfer high pulse length + This parameter can be a value of @ref TSC_CTPulseHL_Config */ + uint32_t CTPulseLowLength; /*!< Charge-transfer low pulse length + This parameter can be a value of @ref TSC_CTPulseLL_Config */ + FunctionalState SpreadSpectrum; /*!< Spread spectrum activation + This parameter can be set to ENABLE or DISABLE. */ + uint32_t SpreadSpectrumDeviation; /*!< Spread spectrum deviation + This parameter must be a number between Min_Data = 0 and Max_Data = 127 */ + uint32_t SpreadSpectrumPrescaler; /*!< Spread spectrum prescaler + This parameter can be a value of @ref TSC_SpreadSpec_Prescaler */ + uint32_t PulseGeneratorPrescaler; /*!< Pulse generator prescaler + This parameter can be a value of @ref TSC_PulseGenerator_Prescaler */ + uint32_t MaxCountValue; /*!< Max count value + This parameter can be a value of @ref TSC_MaxCount_Value */ + uint32_t IODefaultMode; /*!< IO default mode + This parameter can be a value of @ref TSC_IO_Default_Mode */ + uint32_t SynchroPinPolarity; /*!< Synchro pin polarity + This parameter can be a value of @ref TSC_Synchro_Pin_Polarity */ + uint32_t AcquisitionMode; /*!< Acquisition mode + This parameter can be a value of @ref TSC_Acquisition_Mode */ + FunctionalState MaxCountInterrupt;/*!< Max count interrupt activation + This parameter can be set to ENABLE or DISABLE. */ + uint32_t ChannelIOs; /*!< Channel IOs mask */ + uint32_t ShieldIOs; /*!< Shield IOs mask */ + uint32_t SamplingIOs; /*!< Sampling IOs mask */ +} TSC_InitTypeDef; + +/** + * @brief TSC IOs configuration structure definition + */ +typedef struct +{ + uint32_t ChannelIOs; /*!< Channel IOs mask */ + uint32_t ShieldIOs; /*!< Shield IOs mask */ + uint32_t SamplingIOs; /*!< Sampling IOs mask */ +} TSC_IOConfigTypeDef; + +/** + * @brief TSC handle Structure definition + */ +#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1) +typedef struct __TSC_HandleTypeDef +#else +typedef struct +#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */ +{ + TSC_TypeDef *Instance; /*!< Register base address */ + TSC_InitTypeDef Init; /*!< Initialization parameters */ + __IO HAL_TSC_StateTypeDef State; /*!< Peripheral state */ + HAL_LockTypeDef Lock; /*!< Lock feature */ + __IO uint32_t ErrorCode; /*!< TSC Error code */ + +#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1) + void (* ConvCpltCallback)(struct __TSC_HandleTypeDef *htsc); /*!< TSC Conversion complete callback */ + void (* ErrorCallback)(struct __TSC_HandleTypeDef *htsc); /*!< TSC Error callback */ + + void (* MspInitCallback)(struct __TSC_HandleTypeDef *htsc); /*!< TSC Msp Init callback */ + void (* MspDeInitCallback)(struct __TSC_HandleTypeDef *htsc); /*!< TSC Msp DeInit callback */ + +#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */ +} TSC_HandleTypeDef; + +enum +{ + TSC_GROUP1_IDX = 0x00UL, + TSC_GROUP2_IDX, + TSC_GROUP3_IDX, + TSC_GROUP4_IDX, + TSC_GROUP5_IDX, + TSC_GROUP6_IDX, + TSC_GROUP7_IDX, + TSC_NB_OF_GROUPS +}; + +#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1) +/** + * @brief HAL TSC Callback ID enumeration definition + */ +typedef enum +{ + HAL_TSC_CONV_COMPLETE_CB_ID = 0x00UL, /*!< TSC Conversion completed callback ID */ + HAL_TSC_ERROR_CB_ID = 0x01UL, /*!< TSC Error callback ID */ + + HAL_TSC_MSPINIT_CB_ID = 0x02UL, /*!< TSC Msp Init callback ID */ + HAL_TSC_MSPDEINIT_CB_ID = 0x03UL /*!< TSC Msp DeInit callback ID */ + +} HAL_TSC_CallbackIDTypeDef; + +/** + * @brief HAL TSC Callback pointer definition + */ +typedef void (*pTSC_CallbackTypeDef)(TSC_HandleTypeDef *htsc); /*!< pointer to an TSC callback function */ + +#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup TSC_Exported_Constants TSC Exported Constants + * @{ + */ + +/** @defgroup TSC_Error_Code_definition TSC Error Code definition + * @brief TSC Error Code definition + * @{ + */ +#define HAL_TSC_ERROR_NONE 0x00000000UL /*!< No error */ +#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1) +#define HAL_TSC_ERROR_INVALID_CALLBACK 0x00000001UL /*!< Invalid Callback error */ +#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup TSC_CTPulseHL_Config CTPulse High Length + * @{ + */ +#define TSC_CTPH_1CYCLE 0x00000000UL /*!< Charge transfer pulse high during 1 cycle (PGCLK) */ +#define TSC_CTPH_2CYCLES TSC_CR_CTPH_0 /*!< Charge transfer pulse high during 2 cycles (PGCLK) */ +#define TSC_CTPH_3CYCLES TSC_CR_CTPH_1 /*!< Charge transfer pulse high during 3 cycles (PGCLK) */ +#define TSC_CTPH_4CYCLES (TSC_CR_CTPH_1 | TSC_CR_CTPH_0) /*!< Charge transfer pulse high during 4 cycles (PGCLK) */ +#define TSC_CTPH_5CYCLES TSC_CR_CTPH_2 /*!< Charge transfer pulse high during 5 cycles (PGCLK) */ +#define TSC_CTPH_6CYCLES (TSC_CR_CTPH_2 | TSC_CR_CTPH_0) /*!< Charge transfer pulse high during 6 cycles (PGCLK) */ +#define TSC_CTPH_7CYCLES (TSC_CR_CTPH_2 | TSC_CR_CTPH_1) /*!< Charge transfer pulse high during 7 cycles (PGCLK) */ +#define TSC_CTPH_8CYCLES (TSC_CR_CTPH_2 | TSC_CR_CTPH_1 | TSC_CR_CTPH_0) /*!< Charge transfer pulse high during 8 cycles (PGCLK) */ +#define TSC_CTPH_9CYCLES TSC_CR_CTPH_3 /*!< Charge transfer pulse high during 9 cycles (PGCLK) */ +#define TSC_CTPH_10CYCLES (TSC_CR_CTPH_3 | TSC_CR_CTPH_0) /*!< Charge transfer pulse high during 10 cycles (PGCLK) */ +#define TSC_CTPH_11CYCLES (TSC_CR_CTPH_3 | TSC_CR_CTPH_1) /*!< Charge transfer pulse high during 11 cycles (PGCLK) */ +#define TSC_CTPH_12CYCLES (TSC_CR_CTPH_3 | TSC_CR_CTPH_1 | TSC_CR_CTPH_0) /*!< Charge transfer pulse high during 12 cycles (PGCLK) */ +#define TSC_CTPH_13CYCLES (TSC_CR_CTPH_3 | TSC_CR_CTPH_2) /*!< Charge transfer pulse high during 13 cycles (PGCLK) */ +#define TSC_CTPH_14CYCLES (TSC_CR_CTPH_3 | TSC_CR_CTPH_2 | TSC_CR_CTPH_0) /*!< Charge transfer pulse high during 14 cycles (PGCLK) */ +#define TSC_CTPH_15CYCLES (TSC_CR_CTPH_3 | TSC_CR_CTPH_2 | TSC_CR_CTPH_1) /*!< Charge transfer pulse high during 15 cycles (PGCLK) */ +#define TSC_CTPH_16CYCLES (TSC_CR_CTPH_3 | TSC_CR_CTPH_2 | TSC_CR_CTPH_1 | TSC_CR_CTPH_0) /*!< Charge transfer pulse high during 16 cycles (PGCLK) */ +/** + * @} + */ + +/** @defgroup TSC_CTPulseLL_Config CTPulse Low Length + * @{ + */ +#define TSC_CTPL_1CYCLE 0x00000000UL /*!< Charge transfer pulse low during 1 cycle (PGCLK) */ +#define TSC_CTPL_2CYCLES TSC_CR_CTPL_0 /*!< Charge transfer pulse low during 2 cycles (PGCLK) */ +#define TSC_CTPL_3CYCLES TSC_CR_CTPL_1 /*!< Charge transfer pulse low during 3 cycles (PGCLK) */ +#define TSC_CTPL_4CYCLES (TSC_CR_CTPL_1 | TSC_CR_CTPL_0) /*!< Charge transfer pulse low during 4 cycles (PGCLK) */ +#define TSC_CTPL_5CYCLES TSC_CR_CTPL_2 /*!< Charge transfer pulse low during 5 cycles (PGCLK) */ +#define TSC_CTPL_6CYCLES (TSC_CR_CTPL_2 | TSC_CR_CTPL_0) /*!< Charge transfer pulse low during 6 cycles (PGCLK) */ +#define TSC_CTPL_7CYCLES (TSC_CR_CTPL_2 | TSC_CR_CTPL_1) /*!< Charge transfer pulse low during 7 cycles (PGCLK) */ +#define TSC_CTPL_8CYCLES (TSC_CR_CTPL_2 | TSC_CR_CTPL_1 | TSC_CR_CTPL_0) /*!< Charge transfer pulse low during 8 cycles (PGCLK) */ +#define TSC_CTPL_9CYCLES TSC_CR_CTPL_3 /*!< Charge transfer pulse low during 9 cycles (PGCLK) */ +#define TSC_CTPL_10CYCLES (TSC_CR_CTPL_3 | TSC_CR_CTPL_0) /*!< Charge transfer pulse low during 10 cycles (PGCLK) */ +#define TSC_CTPL_11CYCLES (TSC_CR_CTPL_3 | TSC_CR_CTPL_1) /*!< Charge transfer pulse low during 11 cycles (PGCLK) */ +#define TSC_CTPL_12CYCLES (TSC_CR_CTPL_3 | TSC_CR_CTPL_1 | TSC_CR_CTPL_0) /*!< Charge transfer pulse low during 12 cycles (PGCLK) */ +#define TSC_CTPL_13CYCLES (TSC_CR_CTPL_3 | TSC_CR_CTPL_2) /*!< Charge transfer pulse low during 13 cycles (PGCLK) */ +#define TSC_CTPL_14CYCLES (TSC_CR_CTPL_3 | TSC_CR_CTPL_2 | TSC_CR_CTPL_0) /*!< Charge transfer pulse low during 14 cycles (PGCLK) */ +#define TSC_CTPL_15CYCLES (TSC_CR_CTPL_3 | TSC_CR_CTPL_2 | TSC_CR_CTPL_1) /*!< Charge transfer pulse low during 15 cycles (PGCLK) */ +#define TSC_CTPL_16CYCLES (TSC_CR_CTPL_3 | TSC_CR_CTPL_2 | TSC_CR_CTPL_1 | TSC_CR_CTPL_0) /*!< Charge transfer pulse low during 16 cycles (PGCLK) */ +/** + * @} + */ + +/** @defgroup TSC_SpreadSpec_Prescaler Spread Spectrum Prescaler + * @{ + */ +#define TSC_SS_PRESC_DIV1 0x00000000UL /*!< Spread Spectrum Prescaler Div1 */ +#define TSC_SS_PRESC_DIV2 TSC_CR_SSPSC /*!< Spread Spectrum Prescaler Div2 */ +/** + * @} + */ + +/** @defgroup TSC_PulseGenerator_Prescaler Pulse Generator Prescaler + * @{ + */ +#define TSC_PG_PRESC_DIV1 0x00000000UL /*!< Pulse Generator HCLK Div1 */ +#define TSC_PG_PRESC_DIV2 TSC_CR_PGPSC_0 /*!< Pulse Generator HCLK Div2 */ +#define TSC_PG_PRESC_DIV4 TSC_CR_PGPSC_1 /*!< Pulse Generator HCLK Div4 */ +#define TSC_PG_PRESC_DIV8 (TSC_CR_PGPSC_1 | TSC_CR_PGPSC_0) /*!< Pulse Generator HCLK Div8 */ +#define TSC_PG_PRESC_DIV16 TSC_CR_PGPSC_2 /*!< Pulse Generator HCLK Div16 */ +#define TSC_PG_PRESC_DIV32 (TSC_CR_PGPSC_2 | TSC_CR_PGPSC_0) /*!< Pulse Generator HCLK Div32 */ +#define TSC_PG_PRESC_DIV64 (TSC_CR_PGPSC_2 | TSC_CR_PGPSC_1) /*!< Pulse Generator HCLK Div64 */ +#define TSC_PG_PRESC_DIV128 (TSC_CR_PGPSC_2 | TSC_CR_PGPSC_1 | TSC_CR_PGPSC_0) /*!< Pulse Generator HCLK Div128 */ +/** + * @} + */ + +/** @defgroup TSC_MaxCount_Value Max Count Value + * @{ + */ +#define TSC_MCV_255 0x00000000UL /*!< 255 maximum number of charge transfer pulses */ +#define TSC_MCV_511 TSC_CR_MCV_0 /*!< 511 maximum number of charge transfer pulses */ +#define TSC_MCV_1023 TSC_CR_MCV_1 /*!< 1023 maximum number of charge transfer pulses */ +#define TSC_MCV_2047 (TSC_CR_MCV_1 | TSC_CR_MCV_0) /*!< 2047 maximum number of charge transfer pulses */ +#define TSC_MCV_4095 TSC_CR_MCV_2 /*!< 4095 maximum number of charge transfer pulses */ +#define TSC_MCV_8191 (TSC_CR_MCV_2 | TSC_CR_MCV_0) /*!< 8191 maximum number of charge transfer pulses */ +#define TSC_MCV_16383 (TSC_CR_MCV_2 | TSC_CR_MCV_1) /*!< 16383 maximum number of charge transfer pulses */ +/** + * @} + */ + +/** @defgroup TSC_IO_Default_Mode IO Default Mode + * @{ + */ +#define TSC_IODEF_OUT_PP_LOW 0x00000000UL /*!< I/Os are forced to output push-pull low */ +#define TSC_IODEF_IN_FLOAT TSC_CR_IODEF /*!< I/Os are in input floating */ +/** + * @} + */ + +/** @defgroup TSC_Synchro_Pin_Polarity Synchro Pin Polarity + * @{ + */ +#define TSC_SYNC_POLARITY_FALLING 0x00000000UL /*!< Falling edge only */ +#define TSC_SYNC_POLARITY_RISING TSC_CR_SYNCPOL /*!< Rising edge and high level */ +/** + * @} + */ + +/** @defgroup TSC_Acquisition_Mode Acquisition Mode + * @{ + */ +#define TSC_ACQ_MODE_NORMAL 0x00000000UL /*!< Normal acquisition mode (acquisition starts as soon as START bit is set) */ +#define TSC_ACQ_MODE_SYNCHRO TSC_CR_AM /*!< Synchronized acquisition mode (acquisition starts if START bit is set and when the selected signal is detected on the SYNC input pin) */ +/** + * @} + */ + +/** @defgroup TSC_interrupts_definition Interrupts definition + * @{ + */ +#define TSC_IT_EOA TSC_IER_EOAIE /*!< End of acquisition interrupt enable */ +#define TSC_IT_MCE TSC_IER_MCEIE /*!< Max count error interrupt enable */ +/** + * @} + */ + +/** @defgroup TSC_flags_definition Flags definition + * @{ + */ +#define TSC_FLAG_EOA TSC_ISR_EOAF /*!< End of acquisition flag */ +#define TSC_FLAG_MCE TSC_ISR_MCEF /*!< Max count error flag */ +/** + * @} + */ + +/** @defgroup TSC_Group_definition Group definition + * @{ + */ +#define TSC_GROUP1 (0x1UL << TSC_GROUP1_IDX) +#define TSC_GROUP2 (0x1UL << TSC_GROUP2_IDX) +#define TSC_GROUP3 (0x1UL << TSC_GROUP3_IDX) +#define TSC_GROUP4 (0x1UL << TSC_GROUP4_IDX) +#define TSC_GROUP5 (0x1UL << TSC_GROUP5_IDX) +#define TSC_GROUP6 (0x1UL << TSC_GROUP6_IDX) +#define TSC_GROUP7 (0x1UL << TSC_GROUP7_IDX) + +#define TSC_GROUP1_IO1 TSC_IOCCR_G1_IO1 /*!< TSC Group1 IO1 */ +#define TSC_GROUP1_IO2 TSC_IOCCR_G1_IO2 /*!< TSC Group1 IO2 */ +#define TSC_GROUP1_IO3 TSC_IOCCR_G1_IO3 /*!< TSC Group1 IO3 */ +#define TSC_GROUP1_IO4 TSC_IOCCR_G1_IO4 /*!< TSC Group1 IO4 */ + +#define TSC_GROUP2_IO1 TSC_IOCCR_G2_IO1 /*!< TSC Group2 IO1 */ +#define TSC_GROUP2_IO2 TSC_IOCCR_G2_IO2 /*!< TSC Group2 IO2 */ +#define TSC_GROUP2_IO3 TSC_IOCCR_G2_IO3 /*!< TSC Group2 IO3 */ +#define TSC_GROUP2_IO4 TSC_IOCCR_G2_IO4 /*!< TSC Group2 IO4 */ + +#define TSC_GROUP3_IO1 TSC_IOCCR_G3_IO1 /*!< TSC Group3 IO1 */ +#define TSC_GROUP3_IO2 TSC_IOCCR_G3_IO2 /*!< TSC Group3 IO2 */ +#define TSC_GROUP3_IO3 TSC_IOCCR_G3_IO3 /*!< TSC Group3 IO3 */ +#define TSC_GROUP3_IO4 TSC_IOCCR_G3_IO4 /*!< TSC Group3 IO4 */ + +#define TSC_GROUP4_IO1 TSC_IOCCR_G4_IO1 /*!< TSC Group4 IO1 */ +#define TSC_GROUP4_IO2 TSC_IOCCR_G4_IO2 /*!< TSC Group4 IO2 */ +#define TSC_GROUP4_IO3 TSC_IOCCR_G4_IO3 /*!< TSC Group4 IO3 */ +#define TSC_GROUP4_IO4 TSC_IOCCR_G4_IO4 /*!< TSC Group4 IO4 */ + +#define TSC_GROUP5_IO1 TSC_IOCCR_G5_IO1 /*!< TSC Group5 IO1 */ +#define TSC_GROUP5_IO2 TSC_IOCCR_G5_IO2 /*!< TSC Group5 IO2 */ +#define TSC_GROUP5_IO3 TSC_IOCCR_G5_IO3 /*!< TSC Group5 IO3 */ +#define TSC_GROUP5_IO4 TSC_IOCCR_G5_IO4 /*!< TSC Group5 IO4 */ + +#define TSC_GROUP6_IO1 TSC_IOCCR_G6_IO1 /*!< TSC Group6 IO1 */ +#define TSC_GROUP6_IO2 TSC_IOCCR_G6_IO2 /*!< TSC Group6 IO2 */ +#define TSC_GROUP6_IO3 TSC_IOCCR_G6_IO3 /*!< TSC Group6 IO3 */ +#define TSC_GROUP6_IO4 TSC_IOCCR_G6_IO4 /*!< TSC Group6 IO4 */ + +#define TSC_GROUP7_IO1 TSC_IOCCR_G7_IO1 /*!< TSC Group7 IO1 */ +#define TSC_GROUP7_IO2 TSC_IOCCR_G7_IO2 /*!< TSC Group7 IO2 */ +#define TSC_GROUP7_IO3 TSC_IOCCR_G7_IO3 /*!< TSC Group7 IO3 */ +#define TSC_GROUP7_IO4 TSC_IOCCR_G7_IO4 /*!< TSC Group7 IO4 */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ + +/** @defgroup TSC_Exported_Macros TSC Exported Macros + * @{ + */ + +/** @brief Reset TSC handle state. + * @param __HANDLE__ TSC handle + * @retval None + */ +#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1) +#define __HAL_TSC_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_TSC_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0) +#else +#define __HAL_TSC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_TSC_STATE_RESET) +#endif + +/** + * @brief Enable the TSC peripheral. + * @param __HANDLE__ TSC handle + * @retval None + */ +#define __HAL_TSC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= TSC_CR_TSCE) + +/** + * @brief Disable the TSC peripheral. + * @param __HANDLE__ TSC handle + * @retval None + */ +#define __HAL_TSC_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= (~TSC_CR_TSCE)) + +/** + * @brief Start acquisition. + * @param __HANDLE__ TSC handle + * @retval None + */ +#define __HAL_TSC_START_ACQ(__HANDLE__) ((__HANDLE__)->Instance->CR |= TSC_CR_START) + +/** + * @brief Stop acquisition. + * @param __HANDLE__ TSC handle + * @retval None + */ +#define __HAL_TSC_STOP_ACQ(__HANDLE__) ((__HANDLE__)->Instance->CR &= (~TSC_CR_START)) + +/** + * @brief Set IO default mode to output push-pull low. + * @param __HANDLE__ TSC handle + * @retval None + */ +#define __HAL_TSC_SET_IODEF_OUTPPLOW(__HANDLE__) ((__HANDLE__)->Instance->CR &= (~TSC_CR_IODEF)) + +/** + * @brief Set IO default mode to input floating. + * @param __HANDLE__ TSC handle + * @retval None + */ +#define __HAL_TSC_SET_IODEF_INFLOAT(__HANDLE__) ((__HANDLE__)->Instance->CR |= TSC_CR_IODEF) + +/** + * @brief Set synchronization polarity to falling edge. + * @param __HANDLE__ TSC handle + * @retval None + */ +#define __HAL_TSC_SET_SYNC_POL_FALL(__HANDLE__) ((__HANDLE__)->Instance->CR &= (~TSC_CR_SYNCPOL)) + +/** + * @brief Set synchronization polarity to rising edge and high level. + * @param __HANDLE__ TSC handle + * @retval None + */ +#define __HAL_TSC_SET_SYNC_POL_RISE_HIGH(__HANDLE__) ((__HANDLE__)->Instance->CR |= TSC_CR_SYNCPOL) + +/** + * @brief Enable TSC interrupt. + * @param __HANDLE__ TSC handle + * @param __INTERRUPT__ TSC interrupt + * @retval None + */ +#define __HAL_TSC_ENABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER |= (__INTERRUPT__)) + +/** + * @brief Disable TSC interrupt. + * @param __HANDLE__ TSC handle + * @param __INTERRUPT__ TSC interrupt + * @retval None + */ +#define __HAL_TSC_DISABLE_IT(__HANDLE__, __INTERRUPT__) ((__HANDLE__)->Instance->IER &= (~(__INTERRUPT__))) + +/** @brief Check whether the specified TSC interrupt source is enabled or not. + * @param __HANDLE__ TSC Handle + * @param __INTERRUPT__ TSC interrupt + * @retval SET or RESET + */ +#define __HAL_TSC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET) + +/** + * @brief Check whether the specified TSC flag is set or not. + * @param __HANDLE__ TSC handle + * @param __FLAG__ TSC flag + * @retval SET or RESET + */ +#define __HAL_TSC_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__)) ? SET : RESET) + +/** + * @brief Clear the TSC's pending flag. + * @param __HANDLE__ TSC handle + * @param __FLAG__ TSC flag + * @retval None + */ +#define __HAL_TSC_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) + +/** + * @brief Enable schmitt trigger hysteresis on a group of IOs. + * @param __HANDLE__ TSC handle + * @param __GX_IOY_MASK__ IOs mask + * @retval None + */ +#define __HAL_TSC_ENABLE_HYSTERESIS(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOHCR |= (__GX_IOY_MASK__)) + +/** + * @brief Disable schmitt trigger hysteresis on a group of IOs. + * @param __HANDLE__ TSC handle + * @param __GX_IOY_MASK__ IOs mask + * @retval None + */ +#define __HAL_TSC_DISABLE_HYSTERESIS(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOHCR &= (~(__GX_IOY_MASK__))) + +/** + * @brief Open analog switch on a group of IOs. + * @param __HANDLE__ TSC handle + * @param __GX_IOY_MASK__ IOs mask + * @retval None + */ +#define __HAL_TSC_OPEN_ANALOG_SWITCH(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOASCR &= (~(__GX_IOY_MASK__))) + +/** + * @brief Close analog switch on a group of IOs. + * @param __HANDLE__ TSC handle + * @param __GX_IOY_MASK__ IOs mask + * @retval None + */ +#define __HAL_TSC_CLOSE_ANALOG_SWITCH(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOASCR |= (__GX_IOY_MASK__)) + +/** + * @brief Enable a group of IOs in channel mode. + * @param __HANDLE__ TSC handle + * @param __GX_IOY_MASK__ IOs mask + * @retval None + */ +#define __HAL_TSC_ENABLE_CHANNEL(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOCCR |= (__GX_IOY_MASK__)) + +/** + * @brief Disable a group of channel IOs. + * @param __HANDLE__ TSC handle + * @param __GX_IOY_MASK__ IOs mask + * @retval None + */ +#define __HAL_TSC_DISABLE_CHANNEL(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOCCR &= (~(__GX_IOY_MASK__))) + +/** + * @brief Enable a group of IOs in sampling mode. + * @param __HANDLE__ TSC handle + * @param __GX_IOY_MASK__ IOs mask + * @retval None + */ +#define __HAL_TSC_ENABLE_SAMPLING(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOSCR |= (__GX_IOY_MASK__)) + +/** + * @brief Disable a group of sampling IOs. + * @param __HANDLE__ TSC handle + * @param __GX_IOY_MASK__ IOs mask + * @retval None + */ +#define __HAL_TSC_DISABLE_SAMPLING(__HANDLE__, __GX_IOY_MASK__) ((__HANDLE__)->Instance->IOSCR &= (~(__GX_IOY_MASK__))) + +/** + * @brief Enable acquisition groups. + * @param __HANDLE__ TSC handle + * @param __GX_MASK__ Groups mask + * @retval None + */ +#define __HAL_TSC_ENABLE_GROUP(__HANDLE__, __GX_MASK__) ((__HANDLE__)->Instance->IOGCSR |= (__GX_MASK__)) + +/** + * @brief Disable acquisition groups. + * @param __HANDLE__ TSC handle + * @param __GX_MASK__ Groups mask + * @retval None + */ +#define __HAL_TSC_DISABLE_GROUP(__HANDLE__, __GX_MASK__) ((__HANDLE__)->Instance->IOGCSR &= (~(__GX_MASK__))) + +/** @brief Gets acquisition group status. + * @param __HANDLE__ TSC Handle + * @param __GX_INDEX__ Group index + * @retval SET or RESET + */ +#define __HAL_TSC_GET_GROUP_STATUS(__HANDLE__, __GX_INDEX__) \ +((((__HANDLE__)->Instance->IOGCSR & (uint32_t)(1UL << (((__GX_INDEX__) & 0xFUL) + 16UL))) == (uint32_t)(1UL << (((__GX_INDEX__) & 0xFUL) + 16UL))) ? TSC_GROUP_COMPLETED : TSC_GROUP_ONGOING) + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/** @defgroup TSC_Private_Macros TSC Private Macros + * @{ + */ + +#define IS_TSC_CTPH(__VALUE__) (((__VALUE__) == TSC_CTPH_1CYCLE) || \ + ((__VALUE__) == TSC_CTPH_2CYCLES) || \ + ((__VALUE__) == TSC_CTPH_3CYCLES) || \ + ((__VALUE__) == TSC_CTPH_4CYCLES) || \ + ((__VALUE__) == TSC_CTPH_5CYCLES) || \ + ((__VALUE__) == TSC_CTPH_6CYCLES) || \ + ((__VALUE__) == TSC_CTPH_7CYCLES) || \ + ((__VALUE__) == TSC_CTPH_8CYCLES) || \ + ((__VALUE__) == TSC_CTPH_9CYCLES) || \ + ((__VALUE__) == TSC_CTPH_10CYCLES) || \ + ((__VALUE__) == TSC_CTPH_11CYCLES) || \ + ((__VALUE__) == TSC_CTPH_12CYCLES) || \ + ((__VALUE__) == TSC_CTPH_13CYCLES) || \ + ((__VALUE__) == TSC_CTPH_14CYCLES) || \ + ((__VALUE__) == TSC_CTPH_15CYCLES) || \ + ((__VALUE__) == TSC_CTPH_16CYCLES)) + +#define IS_TSC_CTPL(__VALUE__) (((__VALUE__) == TSC_CTPL_1CYCLE) || \ + ((__VALUE__) == TSC_CTPL_2CYCLES) || \ + ((__VALUE__) == TSC_CTPL_3CYCLES) || \ + ((__VALUE__) == TSC_CTPL_4CYCLES) || \ + ((__VALUE__) == TSC_CTPL_5CYCLES) || \ + ((__VALUE__) == TSC_CTPL_6CYCLES) || \ + ((__VALUE__) == TSC_CTPL_7CYCLES) || \ + ((__VALUE__) == TSC_CTPL_8CYCLES) || \ + ((__VALUE__) == TSC_CTPL_9CYCLES) || \ + ((__VALUE__) == TSC_CTPL_10CYCLES) || \ + ((__VALUE__) == TSC_CTPL_11CYCLES) || \ + ((__VALUE__) == TSC_CTPL_12CYCLES) || \ + ((__VALUE__) == TSC_CTPL_13CYCLES) || \ + ((__VALUE__) == TSC_CTPL_14CYCLES) || \ + ((__VALUE__) == TSC_CTPL_15CYCLES) || \ + ((__VALUE__) == TSC_CTPL_16CYCLES)) + +#define IS_TSC_SS(__VALUE__) (((FunctionalState)(__VALUE__) == DISABLE) || ((FunctionalState)(__VALUE__) == ENABLE)) + +#define IS_TSC_SSD(__VALUE__) (((__VALUE__) == 0UL) || (((__VALUE__) > 0UL) && ((__VALUE__) < 128UL))) + +#define IS_TSC_SS_PRESC(__VALUE__) (((__VALUE__) == TSC_SS_PRESC_DIV1) || ((__VALUE__) == TSC_SS_PRESC_DIV2)) + +#define IS_TSC_PG_PRESC(__VALUE__) (((__VALUE__) == TSC_PG_PRESC_DIV1) || \ + ((__VALUE__) == TSC_PG_PRESC_DIV2) || \ + ((__VALUE__) == TSC_PG_PRESC_DIV4) || \ + ((__VALUE__) == TSC_PG_PRESC_DIV8) || \ + ((__VALUE__) == TSC_PG_PRESC_DIV16) || \ + ((__VALUE__) == TSC_PG_PRESC_DIV32) || \ + ((__VALUE__) == TSC_PG_PRESC_DIV64) || \ + ((__VALUE__) == TSC_PG_PRESC_DIV128)) + +#define IS_TSC_MCV(__VALUE__) (((__VALUE__) == TSC_MCV_255) || \ + ((__VALUE__) == TSC_MCV_511) || \ + ((__VALUE__) == TSC_MCV_1023) || \ + ((__VALUE__) == TSC_MCV_2047) || \ + ((__VALUE__) == TSC_MCV_4095) || \ + ((__VALUE__) == TSC_MCV_8191) || \ + ((__VALUE__) == TSC_MCV_16383)) + +#define IS_TSC_IODEF(__VALUE__) (((__VALUE__) == TSC_IODEF_OUT_PP_LOW) || ((__VALUE__) == TSC_IODEF_IN_FLOAT)) + +#define IS_TSC_SYNC_POL(__VALUE__) (((__VALUE__) == TSC_SYNC_POLARITY_FALLING) || ((__VALUE__) == TSC_SYNC_POLARITY_RISING)) + +#define IS_TSC_ACQ_MODE(__VALUE__) (((__VALUE__) == TSC_ACQ_MODE_NORMAL) || ((__VALUE__) == TSC_ACQ_MODE_SYNCHRO)) + +#define IS_TSC_MCE_IT(__VALUE__) (((FunctionalState)(__VALUE__) == DISABLE) || ((FunctionalState)(__VALUE__) == ENABLE)) + +#define IS_TSC_GROUP_INDEX(__VALUE__) (((__VALUE__) == 0UL) || (((__VALUE__) > 0UL) && ((__VALUE__) < (uint32_t)TSC_NB_OF_GROUPS))) + +#define IS_TSC_GROUP(__VALUE__) (((__VALUE__) == 0UL) ||\ + (((__VALUE__) & TSC_GROUP1_IO1) == TSC_GROUP1_IO1) ||\ + (((__VALUE__) & TSC_GROUP1_IO2) == TSC_GROUP1_IO2) ||\ + (((__VALUE__) & TSC_GROUP1_IO3) == TSC_GROUP1_IO3) ||\ + (((__VALUE__) & TSC_GROUP1_IO4) == TSC_GROUP1_IO4) ||\ + (((__VALUE__) & TSC_GROUP2_IO1) == TSC_GROUP2_IO1) ||\ + (((__VALUE__) & TSC_GROUP2_IO2) == TSC_GROUP2_IO2) ||\ + (((__VALUE__) & TSC_GROUP2_IO3) == TSC_GROUP2_IO3) ||\ + (((__VALUE__) & TSC_GROUP2_IO4) == TSC_GROUP2_IO4) ||\ + (((__VALUE__) & TSC_GROUP3_IO1) == TSC_GROUP3_IO1) ||\ + (((__VALUE__) & TSC_GROUP3_IO2) == TSC_GROUP3_IO2) ||\ + (((__VALUE__) & TSC_GROUP3_IO3) == TSC_GROUP3_IO3) ||\ + (((__VALUE__) & TSC_GROUP3_IO4) == TSC_GROUP3_IO4) ||\ + (((__VALUE__) & TSC_GROUP4_IO1) == TSC_GROUP4_IO1) ||\ + (((__VALUE__) & TSC_GROUP4_IO2) == TSC_GROUP4_IO2) ||\ + (((__VALUE__) & TSC_GROUP4_IO3) == TSC_GROUP4_IO3) ||\ + (((__VALUE__) & TSC_GROUP4_IO4) == TSC_GROUP4_IO4) ||\ + (((__VALUE__) & TSC_GROUP5_IO1) == TSC_GROUP5_IO1) ||\ + (((__VALUE__) & TSC_GROUP5_IO2) == TSC_GROUP5_IO2) ||\ + (((__VALUE__) & TSC_GROUP5_IO3) == TSC_GROUP5_IO3) ||\ + (((__VALUE__) & TSC_GROUP5_IO4) == TSC_GROUP5_IO4) ||\ + (((__VALUE__) & TSC_GROUP6_IO1) == TSC_GROUP6_IO1) ||\ + (((__VALUE__) & TSC_GROUP6_IO2) == TSC_GROUP6_IO2) ||\ + (((__VALUE__) & TSC_GROUP6_IO3) == TSC_GROUP6_IO3) ||\ + (((__VALUE__) & TSC_GROUP6_IO4) == TSC_GROUP6_IO4) ||\ + (((__VALUE__) & TSC_GROUP7_IO1) == TSC_GROUP7_IO1) ||\ + (((__VALUE__) & TSC_GROUP7_IO2) == TSC_GROUP7_IO2) ||\ + (((__VALUE__) & TSC_GROUP7_IO3) == TSC_GROUP7_IO3) ||\ + (((__VALUE__) & TSC_GROUP7_IO4) == TSC_GROUP7_IO4)) +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup TSC_Exported_Functions + * @{ + */ + +/** @addtogroup TSC_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ +/* Initialization and de-initialization functions *****************************/ +HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc); +HAL_StatusTypeDef HAL_TSC_DeInit(TSC_HandleTypeDef *htsc); +void HAL_TSC_MspInit(TSC_HandleTypeDef *htsc); +void HAL_TSC_MspDeInit(TSC_HandleTypeDef *htsc); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_TSC_RegisterCallback(TSC_HandleTypeDef *htsc, HAL_TSC_CallbackIDTypeDef CallbackID, pTSC_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_TSC_UnRegisterCallback(TSC_HandleTypeDef *htsc, HAL_TSC_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @addtogroup TSC_Exported_Functions_Group2 Input and Output operation functions + * @{ + */ +/* IO operation functions *****************************************************/ +HAL_StatusTypeDef HAL_TSC_Start(TSC_HandleTypeDef *htsc); +HAL_StatusTypeDef HAL_TSC_Start_IT(TSC_HandleTypeDef *htsc); +HAL_StatusTypeDef HAL_TSC_Stop(TSC_HandleTypeDef *htsc); +HAL_StatusTypeDef HAL_TSC_Stop_IT(TSC_HandleTypeDef *htsc); +HAL_StatusTypeDef HAL_TSC_PollForAcquisition(TSC_HandleTypeDef *htsc); +TSC_GroupStatusTypeDef HAL_TSC_GroupGetStatus(TSC_HandleTypeDef *htsc, uint32_t gx_index); +uint32_t HAL_TSC_GroupGetValue(TSC_HandleTypeDef *htsc, uint32_t gx_index); +/** + * @} + */ + +/** @addtogroup TSC_Exported_Functions_Group3 Peripheral Control functions + * @{ + */ +/* Peripheral Control functions ***********************************************/ +HAL_StatusTypeDef HAL_TSC_IOConfig(TSC_HandleTypeDef *htsc, TSC_IOConfigTypeDef *config); +HAL_StatusTypeDef HAL_TSC_IODischarge(TSC_HandleTypeDef *htsc, FunctionalState choice); +/** + * @} + */ + +/** @addtogroup TSC_Exported_Functions_Group4 Peripheral State and Errors functions + * @{ + */ +/* Peripheral State and Error functions ***************************************/ +HAL_TSC_StateTypeDef HAL_TSC_GetState(TSC_HandleTypeDef *htsc); +/** + * @} + */ + +/** @addtogroup TSC_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks + * @{ + */ +/******* TSC IRQHandler and Callbacks used in Interrupt mode */ +void HAL_TSC_IRQHandler(TSC_HandleTypeDef *htsc); +void HAL_TSC_ConvCpltCallback(TSC_HandleTypeDef *htsc); +void HAL_TSC_ErrorCallback(TSC_HandleTypeDef *htsc); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* TSC */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_TSC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart.h new file mode 100644 index 0000000..47f158b --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart.h @@ -0,0 +1,1654 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_uart.h + * @author MCD Application Team + * @brief Header file of UART HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_UART_H +#define STM32WBxx_HAL_UART_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup UART + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup UART_Exported_Types UART Exported Types + * @{ + */ + +/** + * @brief UART Init Structure definition + */ +typedef struct +{ + uint32_t BaudRate; /*!< This member configures the UART communication baud rate. + The baud rate register is computed using the following formula: +#if defined(LPUART1) + LPUART: + ======= + Baud Rate Register = ((256 * lpuart_ker_ckpres) / ((huart->Init.BaudRate))) + where lpuart_ker_ck_pres is the UART input clock divided by a prescaler + UART: + ===== +#endif + - If oversampling is 16 or in LIN mode, + Baud Rate Register = ((uart_ker_ckpres) / ((huart->Init.BaudRate))) + - If oversampling is 8, + Baud Rate Register[15:4] = ((2 * uart_ker_ckpres) / ((huart->Init.BaudRate)))[15:4] + Baud Rate Register[3] = 0 + Baud Rate Register[2:0] = (((2 * uart_ker_ckpres) / ((huart->Init.BaudRate)))[3:0]) >> 1 + where uart_ker_ck_pres is the UART input clock divided by a prescaler */ + + uint32_t WordLength; /*!< Specifies the number of data bits transmitted or received in a frame. + This parameter can be a value of @ref UARTEx_Word_Length. */ + + uint32_t StopBits; /*!< Specifies the number of stop bits transmitted. + This parameter can be a value of @ref UART_Stop_Bits. */ + + uint32_t Parity; /*!< Specifies the parity mode. + This parameter can be a value of @ref UART_Parity + @note When parity is enabled, the computed parity is inserted + at the MSB position of the transmitted data (9th bit when + the word length is set to 9 data bits; 8th bit when the + word length is set to 8 data bits). */ + + uint32_t Mode; /*!< Specifies whether the Receive or Transmit mode is enabled or disabled. + This parameter can be a value of @ref UART_Mode. */ + + uint32_t HwFlowCtl; /*!< Specifies whether the hardware flow control mode is enabled + or disabled. + This parameter can be a value of @ref UART_Hardware_Flow_Control. */ + + uint32_t OverSampling; /*!< Specifies whether the Over sampling 8 is enabled or disabled, to achieve higher speed (up to f_PCLK/8). + This parameter can be a value of @ref UART_Over_Sampling. */ + + uint32_t OneBitSampling; /*!< Specifies whether a single sample or three samples' majority vote is selected. + Selecting the single sample method increases the receiver tolerance to clock + deviations. This parameter can be a value of @ref UART_OneBit_Sampling. */ + + uint32_t ClockPrescaler; /*!< Specifies the prescaler value used to divide the UART clock source. + This parameter can be a value of @ref UART_ClockPrescaler. */ + +} UART_InitTypeDef; + +/** + * @brief UART Advanced Features initialization structure definition + */ +typedef struct +{ + uint32_t AdvFeatureInit; /*!< Specifies which advanced UART features is initialized. Several + Advanced Features may be initialized at the same time . + This parameter can be a value of @ref UART_Advanced_Features_Initialization_Type. */ + + uint32_t TxPinLevelInvert; /*!< Specifies whether the TX pin active level is inverted. + This parameter can be a value of @ref UART_Tx_Inv. */ + + uint32_t RxPinLevelInvert; /*!< Specifies whether the RX pin active level is inverted. + This parameter can be a value of @ref UART_Rx_Inv. */ + + uint32_t DataInvert; /*!< Specifies whether data are inverted (positive/direct logic + vs negative/inverted logic). + This parameter can be a value of @ref UART_Data_Inv. */ + + uint32_t Swap; /*!< Specifies whether TX and RX pins are swapped. + This parameter can be a value of @ref UART_Rx_Tx_Swap. */ + + uint32_t OverrunDisable; /*!< Specifies whether the reception overrun detection is disabled. + This parameter can be a value of @ref UART_Overrun_Disable. */ + + uint32_t DMADisableonRxError; /*!< Specifies whether the DMA is disabled in case of reception error. + This parameter can be a value of @ref UART_DMA_Disable_on_Rx_Error. */ + + uint32_t AutoBaudRateEnable; /*!< Specifies whether auto Baud rate detection is enabled. + This parameter can be a value of @ref UART_AutoBaudRate_Enable. */ + + uint32_t AutoBaudRateMode; /*!< If auto Baud rate detection is enabled, specifies how the rate + detection is carried out. + This parameter can be a value of @ref UART_AutoBaud_Rate_Mode. */ + + uint32_t MSBFirst; /*!< Specifies whether MSB is sent first on UART line. + This parameter can be a value of @ref UART_MSB_First. */ +} UART_AdvFeatureInitTypeDef; + +/** + * @brief HAL UART State definition + * @note HAL UART State value is a combination of 2 different substates: gState and RxState (see @ref UART_State_Definition). + * - gState contains UART state information related to global Handle management + * and also information related to Tx operations. + * gState value coding follow below described bitmap : + * b7-b6 Error information + * 00 : No Error + * 01 : (Not Used) + * 10 : Timeout + * 11 : Error + * b5 Peripheral initialization status + * 0 : Reset (Peripheral not initialized) + * 1 : Init done (Peripheral not initialized. HAL UART Init function already called) + * b4-b3 (not used) + * xx : Should be set to 00 + * b2 Intrinsic process state + * 0 : Ready + * 1 : Busy (Peripheral busy with some configuration or internal operations) + * b1 (not used) + * x : Should be set to 0 + * b0 Tx state + * 0 : Ready (no Tx operation ongoing) + * 1 : Busy (Tx operation ongoing) + * - RxState contains information related to Rx operations. + * RxState value coding follow below described bitmap : + * b7-b6 (not used) + * xx : Should be set to 00 + * b5 Peripheral initialization status + * 0 : Reset (Peripheral not initialized) + * 1 : Init done (Peripheral not initialized) + * b4-b2 (not used) + * xxx : Should be set to 000 + * b1 Rx state + * 0 : Ready (no Rx operation ongoing) + * 1 : Busy (Rx operation ongoing) + * b0 (not used) + * x : Should be set to 0. + */ +typedef uint32_t HAL_UART_StateTypeDef; + +/** + * @brief UART clock sources definition + */ +typedef enum +{ + UART_CLOCKSOURCE_PCLK1 = 0x00U, /*!< PCLK1 clock source */ + UART_CLOCKSOURCE_PCLK2 = 0x01U, /*!< PCLK2 clock source */ + UART_CLOCKSOURCE_HSI = 0x02U, /*!< HSI clock source */ + UART_CLOCKSOURCE_SYSCLK = 0x04U, /*!< SYSCLK clock source */ + UART_CLOCKSOURCE_LSE = 0x08U, /*!< LSE clock source */ + UART_CLOCKSOURCE_UNDEFINED = 0x10U /*!< Undefined clock source */ +} UART_ClockSourceTypeDef; + +/** + * @brief UART handle Structure definition + */ +typedef struct __UART_HandleTypeDef +{ + USART_TypeDef *Instance; /*!< UART registers base address */ + + UART_InitTypeDef Init; /*!< UART communication parameters */ + + UART_AdvFeatureInitTypeDef AdvancedInit; /*!< UART Advanced Features initialization parameters */ + + uint8_t *pTxBuffPtr; /*!< Pointer to UART Tx transfer Buffer */ + + uint16_t TxXferSize; /*!< UART Tx Transfer size */ + + __IO uint16_t TxXferCount; /*!< UART Tx Transfer Counter */ + + uint8_t *pRxBuffPtr; /*!< Pointer to UART Rx transfer Buffer */ + + uint16_t RxXferSize; /*!< UART Rx Transfer size */ + + __IO uint16_t RxXferCount; /*!< UART Rx Transfer Counter */ + + uint16_t Mask; /*!< UART Rx RDR register mask */ + + uint32_t FifoMode; /*!< Specifies if the FIFO mode is being used. + This parameter can be a value of @ref UARTEx_FIFO_mode. */ + + uint16_t NbRxDataToProcess; /*!< Number of data to process during RX ISR execution */ + + uint16_t NbTxDataToProcess; /*!< Number of data to process during TX ISR execution */ + + void (*RxISR)(struct __UART_HandleTypeDef *huart); /*!< Function pointer on Rx IRQ handler */ + + void (*TxISR)(struct __UART_HandleTypeDef *huart); /*!< Function pointer on Tx IRQ handler */ + + DMA_HandleTypeDef *hdmatx; /*!< UART Tx DMA Handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< UART Rx DMA Handle parameters */ + + HAL_LockTypeDef Lock; /*!< Locking object */ + + __IO HAL_UART_StateTypeDef gState; /*!< UART state information related to global Handle management + and also related to Tx operations. + This parameter can be a value of @ref HAL_UART_StateTypeDef */ + + __IO HAL_UART_StateTypeDef RxState; /*!< UART state information related to Rx operations. + This parameter can be a value of @ref HAL_UART_StateTypeDef */ + + __IO uint32_t ErrorCode; /*!< UART Error code */ + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + void (* TxHalfCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Tx Half Complete Callback */ + void (* TxCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Tx Complete Callback */ + void (* RxHalfCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Rx Half Complete Callback */ + void (* RxCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Rx Complete Callback */ + void (* ErrorCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Error Callback */ + void (* AbortCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Abort Complete Callback */ + void (* AbortTransmitCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Abort Transmit Complete Callback */ + void (* AbortReceiveCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Abort Receive Complete Callback */ + void (* WakeupCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Wakeup Callback */ + void (* RxFifoFullCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Rx Fifo Full Callback */ + void (* TxFifoEmptyCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Tx Fifo Empty Callback */ + + void (* MspInitCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Msp Init callback */ + void (* MspDeInitCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Msp DeInit callback */ +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + +} UART_HandleTypeDef; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) +/** + * @brief HAL UART Callback ID enumeration definition + */ +typedef enum +{ + HAL_UART_TX_HALFCOMPLETE_CB_ID = 0x00U, /*!< UART Tx Half Complete Callback ID */ + HAL_UART_TX_COMPLETE_CB_ID = 0x01U, /*!< UART Tx Complete Callback ID */ + HAL_UART_RX_HALFCOMPLETE_CB_ID = 0x02U, /*!< UART Rx Half Complete Callback ID */ + HAL_UART_RX_COMPLETE_CB_ID = 0x03U, /*!< UART Rx Complete Callback ID */ + HAL_UART_ERROR_CB_ID = 0x04U, /*!< UART Error Callback ID */ + HAL_UART_ABORT_COMPLETE_CB_ID = 0x05U, /*!< UART Abort Complete Callback ID */ + HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID = 0x06U, /*!< UART Abort Transmit Complete Callback ID */ + HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID = 0x07U, /*!< UART Abort Receive Complete Callback ID */ + HAL_UART_WAKEUP_CB_ID = 0x08U, /*!< UART Wakeup Callback ID */ + HAL_UART_RX_FIFO_FULL_CB_ID = 0x09U, /*!< UART Rx Fifo Full Callback ID */ + HAL_UART_TX_FIFO_EMPTY_CB_ID = 0x0AU, /*!< UART Tx Fifo Empty Callback ID */ + + HAL_UART_MSPINIT_CB_ID = 0x0BU, /*!< UART MspInit callback ID */ + HAL_UART_MSPDEINIT_CB_ID = 0x0CU /*!< UART MspDeInit callback ID */ + +} HAL_UART_CallbackIDTypeDef; + +/** + * @brief HAL UART Callback pointer definition + */ +typedef void (*pUART_CallbackTypeDef)(UART_HandleTypeDef *huart); /*!< pointer to an UART callback function */ + +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup UART_Exported_Constants UART Exported Constants + * @{ + */ + +/** @defgroup UART_State_Definition UART State Code Definition + * @{ + */ +#define HAL_UART_STATE_RESET 0x00000000U /*!< Peripheral is not initialized + Value is allowed for gState and RxState */ +#define HAL_UART_STATE_READY 0x00000020U /*!< Peripheral Initialized and ready for use + Value is allowed for gState and RxState */ +#define HAL_UART_STATE_BUSY 0x00000024U /*!< an internal process is ongoing + Value is allowed for gState only */ +#define HAL_UART_STATE_BUSY_TX 0x00000021U /*!< Data Transmission process is ongoing + Value is allowed for gState only */ +#define HAL_UART_STATE_BUSY_RX 0x00000022U /*!< Data Reception process is ongoing + Value is allowed for RxState only */ +#define HAL_UART_STATE_BUSY_TX_RX 0x00000023U /*!< Data Transmission and Reception process is ongoing + Not to be used for neither gState nor RxState. + Value is result of combination (Or) between gState and RxState values */ +#define HAL_UART_STATE_TIMEOUT 0x000000A0U /*!< Timeout state + Value is allowed for gState only */ +#define HAL_UART_STATE_ERROR 0x000000E0U /*!< Error + Value is allowed for gState only */ +/** + * @} + */ + +/** @defgroup UART_Error_Definition UART Error Definition + * @{ + */ +#define HAL_UART_ERROR_NONE ((uint32_t)0x00000000U) /*!< No error */ +#define HAL_UART_ERROR_PE ((uint32_t)0x00000001U) /*!< Parity error */ +#define HAL_UART_ERROR_NE ((uint32_t)0x00000002U) /*!< Noise error */ +#define HAL_UART_ERROR_FE ((uint32_t)0x00000004U) /*!< Frame error */ +#define HAL_UART_ERROR_ORE ((uint32_t)0x00000008U) /*!< Overrun error */ +#define HAL_UART_ERROR_DMA ((uint32_t)0x00000010U) /*!< DMA transfer error */ +#define HAL_UART_ERROR_RTO ((uint32_t)0x00000020U) /*!< Receiver Timeout error */ + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) +#define HAL_UART_ERROR_INVALID_CALLBACK ((uint32_t)0x00000040U) /*!< Invalid Callback error */ +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup UART_Stop_Bits UART Number of Stop Bits + * @{ + */ +#define UART_STOPBITS_0_5 USART_CR2_STOP_0 /*!< UART frame with 0.5 stop bit */ +#define UART_STOPBITS_1 0x00000000U /*!< UART frame with 1 stop bit */ +#define UART_STOPBITS_1_5 (USART_CR2_STOP_0 | USART_CR2_STOP_1) /*!< UART frame with 1.5 stop bits */ +#define UART_STOPBITS_2 USART_CR2_STOP_1 /*!< UART frame with 2 stop bits */ +/** + * @} + */ + +/** @defgroup UART_Parity UART Parity + * @{ + */ +#define UART_PARITY_NONE 0x00000000U /*!< No parity */ +#define UART_PARITY_EVEN USART_CR1_PCE /*!< Even parity */ +#define UART_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS) /*!< Odd parity */ +/** + * @} + */ + +/** @defgroup UART_Hardware_Flow_Control UART Hardware Flow Control + * @{ + */ +#define UART_HWCONTROL_NONE 0x00000000U /*!< No hardware control */ +#define UART_HWCONTROL_RTS USART_CR3_RTSE /*!< Request To Send */ +#define UART_HWCONTROL_CTS USART_CR3_CTSE /*!< Clear To Send */ +#define UART_HWCONTROL_RTS_CTS (USART_CR3_RTSE | USART_CR3_CTSE) /*!< Request and Clear To Send */ +/** + * @} + */ + +/** @defgroup UART_Mode UART Transfer Mode + * @{ + */ +#define UART_MODE_RX USART_CR1_RE /*!< RX mode */ +#define UART_MODE_TX USART_CR1_TE /*!< TX mode */ +#define UART_MODE_TX_RX (USART_CR1_TE |USART_CR1_RE) /*!< RX and TX mode */ +/** + * @} + */ + +/** @defgroup UART_State UART State + * @{ + */ +#define UART_STATE_DISABLE 0x00000000U /*!< UART disabled */ +#define UART_STATE_ENABLE USART_CR1_UE /*!< UART enabled */ +/** + * @} + */ + +/** @defgroup UART_Over_Sampling UART Over Sampling + * @{ + */ +#define UART_OVERSAMPLING_16 0x00000000U /*!< Oversampling by 16 */ +#define UART_OVERSAMPLING_8 USART_CR1_OVER8 /*!< Oversampling by 8 */ +/** + * @} + */ + +/** @defgroup UART_OneBit_Sampling UART One Bit Sampling Method + * @{ + */ +#define UART_ONE_BIT_SAMPLE_DISABLE 0x00000000U /*!< One-bit sampling disable */ +#define UART_ONE_BIT_SAMPLE_ENABLE USART_CR3_ONEBIT /*!< One-bit sampling enable */ +/** + * @} + */ + +/** @defgroup UART_ClockPrescaler UART Clock Prescaler + * @{ + */ +#define UART_PRESCALER_DIV1 0x00000000U /*!< fclk_pres = fclk */ +#define UART_PRESCALER_DIV2 0x00000001U /*!< fclk_pres = fclk/2 */ +#define UART_PRESCALER_DIV4 0x00000002U /*!< fclk_pres = fclk/4 */ +#define UART_PRESCALER_DIV6 0x00000003U /*!< fclk_pres = fclk/6 */ +#define UART_PRESCALER_DIV8 0x00000004U /*!< fclk_pres = fclk/8 */ +#define UART_PRESCALER_DIV10 0x00000005U /*!< fclk_pres = fclk/10 */ +#define UART_PRESCALER_DIV12 0x00000006U /*!< fclk_pres = fclk/12 */ +#define UART_PRESCALER_DIV16 0x00000007U /*!< fclk_pres = fclk/16 */ +#define UART_PRESCALER_DIV32 0x00000008U /*!< fclk_pres = fclk/32 */ +#define UART_PRESCALER_DIV64 0x00000009U /*!< fclk_pres = fclk/64 */ +#define UART_PRESCALER_DIV128 0x0000000AU /*!< fclk_pres = fclk/128 */ +#define UART_PRESCALER_DIV256 0x0000000BU /*!< fclk_pres = fclk/256 */ +/** + * @} + */ + +/** @defgroup UART_AutoBaud_Rate_Mode UART Advanced Feature AutoBaud Rate Mode + * @{ + */ +#define UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT 0x00000000U /*!< Auto Baud rate detection on start bit */ +#define UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE USART_CR2_ABRMODE_0 /*!< Auto Baud rate detection on falling edge */ +#define UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME USART_CR2_ABRMODE_1 /*!< Auto Baud rate detection on 0x7F frame detection */ +#define UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME USART_CR2_ABRMODE /*!< Auto Baud rate detection on 0x55 frame detection */ +/** + * @} + */ + +/** @defgroup UART_Receiver_Timeout UART Receiver Timeout + * @{ + */ +#define UART_RECEIVER_TIMEOUT_DISABLE 0x00000000U /*!< UART Receiver Timeout disable */ +#define UART_RECEIVER_TIMEOUT_ENABLE USART_CR2_RTOEN /*!< UART Receiver Timeout enable */ +/** + * @} + */ + +/** @defgroup UART_LIN UART Local Interconnection Network mode + * @{ + */ +#define UART_LIN_DISABLE 0x00000000U /*!< Local Interconnect Network disable */ +#define UART_LIN_ENABLE USART_CR2_LINEN /*!< Local Interconnect Network enable */ +/** + * @} + */ + +/** @defgroup UART_LIN_Break_Detection UART LIN Break Detection + * @{ + */ +#define UART_LINBREAKDETECTLENGTH_10B 0x00000000U /*!< LIN 10-bit break detection length */ +#define UART_LINBREAKDETECTLENGTH_11B USART_CR2_LBDL /*!< LIN 11-bit break detection length */ +/** + * @} + */ + +/** @defgroup UART_DMA_Tx UART DMA Tx + * @{ + */ +#define UART_DMA_TX_DISABLE 0x00000000U /*!< UART DMA TX disabled */ +#define UART_DMA_TX_ENABLE USART_CR3_DMAT /*!< UART DMA TX enabled */ +/** + * @} + */ + +/** @defgroup UART_DMA_Rx UART DMA Rx + * @{ + */ +#define UART_DMA_RX_DISABLE 0x00000000U /*!< UART DMA RX disabled */ +#define UART_DMA_RX_ENABLE USART_CR3_DMAR /*!< UART DMA RX enabled */ +/** + * @} + */ + +/** @defgroup UART_Half_Duplex_Selection UART Half Duplex Selection + * @{ + */ +#define UART_HALF_DUPLEX_DISABLE 0x00000000U /*!< UART half-duplex disabled */ +#define UART_HALF_DUPLEX_ENABLE USART_CR3_HDSEL /*!< UART half-duplex enabled */ +/** + * @} + */ + +/** @defgroup UART_WakeUp_Methods UART WakeUp Methods + * @{ + */ +#define UART_WAKEUPMETHOD_IDLELINE 0x00000000U /*!< UART wake-up on idle line */ +#define UART_WAKEUPMETHOD_ADDRESSMARK USART_CR1_WAKE /*!< UART wake-up on address mark */ +/** + * @} + */ + +/** @defgroup UART_Request_Parameters UART Request Parameters + * @{ + */ +#define UART_AUTOBAUD_REQUEST USART_RQR_ABRRQ /*!< Auto-Baud Rate Request */ +#define UART_SENDBREAK_REQUEST USART_RQR_SBKRQ /*!< Send Break Request */ +#define UART_MUTE_MODE_REQUEST USART_RQR_MMRQ /*!< Mute Mode Request */ +#define UART_RXDATA_FLUSH_REQUEST USART_RQR_RXFRQ /*!< Receive Data flush Request */ +#define UART_TXDATA_FLUSH_REQUEST USART_RQR_TXFRQ /*!< Transmit data flush Request */ +/** + * @} + */ + +/** @defgroup UART_Advanced_Features_Initialization_Type UART Advanced Feature Initialization Type + * @{ + */ +#define UART_ADVFEATURE_NO_INIT 0x00000000U /*!< No advanced feature initialization */ +#define UART_ADVFEATURE_TXINVERT_INIT 0x00000001U /*!< TX pin active level inversion */ +#define UART_ADVFEATURE_RXINVERT_INIT 0x00000002U /*!< RX pin active level inversion */ +#define UART_ADVFEATURE_DATAINVERT_INIT 0x00000004U /*!< Binary data inversion */ +#define UART_ADVFEATURE_SWAP_INIT 0x00000008U /*!< TX/RX pins swap */ +#define UART_ADVFEATURE_RXOVERRUNDISABLE_INIT 0x00000010U /*!< RX overrun disable */ +#define UART_ADVFEATURE_DMADISABLEONERROR_INIT 0x00000020U /*!< DMA disable on Reception Error */ +#define UART_ADVFEATURE_AUTOBAUDRATE_INIT 0x00000040U /*!< Auto Baud rate detection initialization */ +#define UART_ADVFEATURE_MSBFIRST_INIT 0x00000080U /*!< Most significant bit sent/received first */ +/** + * @} + */ + +/** @defgroup UART_Tx_Inv UART Advanced Feature TX Pin Active Level Inversion + * @{ + */ +#define UART_ADVFEATURE_TXINV_DISABLE 0x00000000U /*!< TX pin active level inversion disable */ +#define UART_ADVFEATURE_TXINV_ENABLE USART_CR2_TXINV /*!< TX pin active level inversion enable */ +/** + * @} + */ + +/** @defgroup UART_Rx_Inv UART Advanced Feature RX Pin Active Level Inversion + * @{ + */ +#define UART_ADVFEATURE_RXINV_DISABLE 0x00000000U /*!< RX pin active level inversion disable */ +#define UART_ADVFEATURE_RXINV_ENABLE USART_CR2_RXINV /*!< RX pin active level inversion enable */ +/** + * @} + */ + +/** @defgroup UART_Data_Inv UART Advanced Feature Binary Data Inversion + * @{ + */ +#define UART_ADVFEATURE_DATAINV_DISABLE 0x00000000U /*!< Binary data inversion disable */ +#define UART_ADVFEATURE_DATAINV_ENABLE USART_CR2_DATAINV /*!< Binary data inversion enable */ +/** + * @} + */ + +/** @defgroup UART_Rx_Tx_Swap UART Advanced Feature RX TX Pins Swap + * @{ + */ +#define UART_ADVFEATURE_SWAP_DISABLE 0x00000000U /*!< TX/RX pins swap disable */ +#define UART_ADVFEATURE_SWAP_ENABLE USART_CR2_SWAP /*!< TX/RX pins swap enable */ +/** + * @} + */ + +/** @defgroup UART_Overrun_Disable UART Advanced Feature Overrun Disable + * @{ + */ +#define UART_ADVFEATURE_OVERRUN_ENABLE 0x00000000U /*!< RX overrun enable */ +#define UART_ADVFEATURE_OVERRUN_DISABLE USART_CR3_OVRDIS /*!< RX overrun disable */ +/** + * @} + */ + +/** @defgroup UART_AutoBaudRate_Enable UART Advanced Feature Auto BaudRate Enable + * @{ + */ +#define UART_ADVFEATURE_AUTOBAUDRATE_DISABLE 0x00000000U /*!< RX Auto Baud rate detection enable */ +#define UART_ADVFEATURE_AUTOBAUDRATE_ENABLE USART_CR2_ABREN /*!< RX Auto Baud rate detection disable */ +/** + * @} + */ + +/** @defgroup UART_DMA_Disable_on_Rx_Error UART Advanced Feature DMA Disable On Rx Error + * @{ + */ +#define UART_ADVFEATURE_DMA_ENABLEONRXERROR 0x00000000U /*!< DMA enable on Reception Error */ +#define UART_ADVFEATURE_DMA_DISABLEONRXERROR USART_CR3_DDRE /*!< DMA disable on Reception Error */ +/** + * @} + */ + +/** @defgroup UART_MSB_First UART Advanced Feature MSB First + * @{ + */ +#define UART_ADVFEATURE_MSBFIRST_DISABLE 0x00000000U /*!< Most significant bit sent/received first disable */ +#define UART_ADVFEATURE_MSBFIRST_ENABLE USART_CR2_MSBFIRST /*!< Most significant bit sent/received first enable */ +/** + * @} + */ + +/** @defgroup UART_Stop_Mode_Enable UART Advanced Feature Stop Mode Enable + * @{ + */ +#define UART_ADVFEATURE_STOPMODE_DISABLE 0x00000000U /*!< UART stop mode disable */ +#define UART_ADVFEATURE_STOPMODE_ENABLE USART_CR1_UESM /*!< UART stop mode enable */ +/** + * @} + */ + +/** @defgroup UART_Mute_Mode UART Advanced Feature Mute Mode Enable + * @{ + */ +#define UART_ADVFEATURE_MUTEMODE_DISABLE 0x00000000U /*!< UART mute mode disable */ +#define UART_ADVFEATURE_MUTEMODE_ENABLE USART_CR1_MME /*!< UART mute mode enable */ +/** + * @} + */ + +/** @defgroup UART_CR2_ADDRESS_LSB_POS UART Address-matching LSB Position In CR2 Register + * @{ + */ +#define UART_CR2_ADDRESS_LSB_POS 24U /*!< UART address-matching LSB position in CR2 register */ +/** + * @} + */ + +/** @defgroup UART_WakeUp_from_Stop_Selection UART WakeUp From Stop Selection + * @{ + */ +#define UART_WAKEUP_ON_ADDRESS 0x00000000U /*!< UART wake-up on address */ +#define UART_WAKEUP_ON_STARTBIT USART_CR3_WUS_1 /*!< UART wake-up on start bit */ +#define UART_WAKEUP_ON_READDATA_NONEMPTY USART_CR3_WUS /*!< UART wake-up on receive data register not empty or RXFIFO is not empty */ +/** + * @} + */ + +/** @defgroup UART_DriverEnable_Polarity UART DriverEnable Polarity + * @{ + */ +#define UART_DE_POLARITY_HIGH 0x00000000U /*!< Driver enable signal is active high */ +#define UART_DE_POLARITY_LOW USART_CR3_DEP /*!< Driver enable signal is active low */ +/** + * @} + */ + +/** @defgroup UART_CR1_DEAT_ADDRESS_LSB_POS UART Driver Enable Assertion Time LSB Position In CR1 Register + * @{ + */ +#define UART_CR1_DEAT_ADDRESS_LSB_POS 21U /*!< UART Driver Enable assertion time LSB position in CR1 register */ +/** + * @} + */ + +/** @defgroup UART_CR1_DEDT_ADDRESS_LSB_POS UART Driver Enable DeAssertion Time LSB Position In CR1 Register + * @{ + */ +#define UART_CR1_DEDT_ADDRESS_LSB_POS 16U /*!< UART Driver Enable de-assertion time LSB position in CR1 register */ +/** + * @} + */ + +/** @defgroup UART_Interruption_Mask UART Interruptions Flag Mask + * @{ + */ +#define UART_IT_MASK 0x001FU /*!< UART interruptions flags mask */ +/** + * @} + */ + +/** @defgroup UART_TimeOut_Value UART polling-based communications time-out value + * @{ + */ +#define HAL_UART_TIMEOUT_VALUE 0x1FFFFFFU /*!< UART polling-based communications time-out value */ +/** + * @} + */ + +/** @defgroup UART_Flags UART Status Flags + * Elements values convention: 0xXXXX + * - 0xXXXX : Flag mask in the ISR register + * @{ + */ +#define UART_FLAG_TXFT USART_ISR_TXFT /*!< UART TXFIFO threshold flag */ +#define UART_FLAG_RXFT USART_ISR_RXFT /*!< UART RXFIFO threshold flag */ +#define UART_FLAG_RXFF USART_ISR_RXFF /*!< UART RXFIFO Full flag */ +#define UART_FLAG_TXFE USART_ISR_TXFE /*!< UART TXFIFO Empty flag */ +#define UART_FLAG_REACK USART_ISR_REACK /*!< UART receive enable acknowledge flag */ +#define UART_FLAG_TEACK USART_ISR_TEACK /*!< UART transmit enable acknowledge flag */ +#define UART_FLAG_WUF USART_ISR_WUF /*!< UART wake-up from stop mode flag */ +#define UART_FLAG_RWU USART_ISR_RWU /*!< UART receiver wake-up from mute mode flag */ +#define UART_FLAG_SBKF USART_ISR_SBKF /*!< UART send break flag */ +#define UART_FLAG_CMF USART_ISR_CMF /*!< UART character match flag */ +#define UART_FLAG_BUSY USART_ISR_BUSY /*!< UART busy flag */ +#define UART_FLAG_ABRF USART_ISR_ABRF /*!< UART auto Baud rate flag */ +#define UART_FLAG_ABRE USART_ISR_ABRE /*!< UART auto Baud rate error */ +#define UART_FLAG_RTOF USART_ISR_RTOF /*!< UART receiver timeout flag */ +#define UART_FLAG_CTS USART_ISR_CTS /*!< UART clear to send flag */ +#define UART_FLAG_CTSIF USART_ISR_CTSIF /*!< UART clear to send interrupt flag */ +#define UART_FLAG_LBDF USART_ISR_LBDF /*!< UART LIN break detection flag */ +#define UART_FLAG_TXE USART_ISR_TXE_TXFNF /*!< UART transmit data register empty */ +#define UART_FLAG_TXFNF USART_ISR_TXE_TXFNF /*!< UART TXFIFO not full */ +#define UART_FLAG_TC USART_ISR_TC /*!< UART transmission complete */ +#define UART_FLAG_RXNE USART_ISR_RXNE_RXFNE /*!< UART read data register not empty */ +#define UART_FLAG_RXFNE USART_ISR_RXNE_RXFNE /*!< UART RXFIFO not empty */ +#define UART_FLAG_IDLE USART_ISR_IDLE /*!< UART idle flag */ +#define UART_FLAG_ORE USART_ISR_ORE /*!< UART overrun error */ +#define UART_FLAG_NE USART_ISR_NE /*!< UART noise error */ +#define UART_FLAG_FE USART_ISR_FE /*!< UART frame error */ +#define UART_FLAG_PE USART_ISR_PE /*!< UART parity error */ +/** + * @} + */ + +/** @defgroup UART_Interrupt_definition UART Interrupts Definition + * Elements values convention: 000ZZZZZ0XXYYYYYb + * - YYYYY : Interrupt source position in the XX register (5bits) + * - XX : Interrupt source register (2bits) + * - 01: CR1 register + * - 10: CR2 register + * - 11: CR3 register + * - ZZZZZ : Flag position in the ISR register(5bits) + * Elements values convention: 000000000XXYYYYYb + * - YYYYY : Interrupt source position in the XX register (5bits) + * - XX : Interrupt source register (2bits) + * - 01: CR1 register + * - 10: CR2 register + * - 11: CR3 register + * Elements values convention: 0000ZZZZ00000000b + * - ZZZZ : Flag position in the ISR register(4bits) + * @{ + */ +#define UART_IT_PE 0x0028U /*!< UART parity error interruption */ +#define UART_IT_TXE 0x0727U /*!< UART transmit data register empty interruption */ +#define UART_IT_TXFNF 0x0727U /*!< UART TX FIFO not full interruption */ +#define UART_IT_TC 0x0626U /*!< UART transmission complete interruption */ +#define UART_IT_RXNE 0x0525U /*!< UART read data register not empty interruption */ +#define UART_IT_RXFNE 0x0525U /*!< UART RXFIFO not empty interruption */ +#define UART_IT_IDLE 0x0424U /*!< UART idle interruption */ +#define UART_IT_LBD 0x0846U /*!< UART LIN break detection interruption */ +#define UART_IT_CTS 0x096AU /*!< UART CTS interruption */ +#define UART_IT_CM 0x112EU /*!< UART character match interruption */ +#define UART_IT_WUF 0x1476U /*!< UART wake-up from stop mode interruption */ +#define UART_IT_RXFF 0x183FU /*!< UART RXFIFO full interruption */ +#define UART_IT_TXFE 0x173EU /*!< UART TXFIFO empty interruption */ +#define UART_IT_RXFT 0x1A7CU /*!< UART RXFIFO threshold reached interruption */ +#define UART_IT_TXFT 0x1B77U /*!< UART TXFIFO threshold reached interruption */ +#define UART_IT_RTO 0x0B3AU /*!< UART receiver timeout interruption */ + +#define UART_IT_ERR 0x0060U /*!< UART error interruption */ + +#define UART_IT_ORE 0x0300U /*!< UART overrun error interruption */ +#define UART_IT_NE 0x0200U /*!< UART noise error interruption */ +#define UART_IT_FE 0x0100U /*!< UART frame error interruption */ +/** + * @} + */ + +/** @defgroup UART_IT_CLEAR_Flags UART Interruption Clear Flags + * @{ + */ +#define UART_CLEAR_PEF USART_ICR_PECF /*!< Parity Error Clear Flag */ +#define UART_CLEAR_FEF USART_ICR_FECF /*!< Framing Error Clear Flag */ +#define UART_CLEAR_NEF USART_ICR_NECF /*!< Noise Error detected Clear Flag */ +#define UART_CLEAR_OREF USART_ICR_ORECF /*!< Overrun Error Clear Flag */ +#define UART_CLEAR_IDLEF USART_ICR_IDLECF /*!< IDLE line detected Clear Flag */ +#define UART_CLEAR_TXFECF USART_ICR_TXFECF /*!< TXFIFO empty clear flag */ +#define UART_CLEAR_TCF USART_ICR_TCCF /*!< Transmission Complete Clear Flag */ +#define UART_CLEAR_LBDF USART_ICR_LBDCF /*!< LIN Break Detection Clear Flag */ +#define UART_CLEAR_CTSF USART_ICR_CTSCF /*!< CTS Interrupt Clear Flag */ +#define UART_CLEAR_CMF USART_ICR_CMCF /*!< Character Match Clear Flag */ +#define UART_CLEAR_WUF USART_ICR_WUCF /*!< Wake Up from stop mode Clear Flag */ +#define UART_CLEAR_RTOF USART_ICR_RTOCF /*!< UART receiver timeout clear flag */ +/** + * @} + */ + + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup UART_Exported_Macros UART Exported Macros + * @{ + */ + +/** @brief Reset UART handle states. + * @param __HANDLE__ UART handle. + * @retval None + */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) +#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->gState = HAL_UART_STATE_RESET; \ + (__HANDLE__)->RxState = HAL_UART_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0U) +#else +#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->gState = HAL_UART_STATE_RESET; \ + (__HANDLE__)->RxState = HAL_UART_STATE_RESET; \ + } while(0U) +#endif /*USE_HAL_UART_REGISTER_CALLBACKS */ + +/** @brief Flush the UART Data registers. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_FLUSH_DRREGISTER(__HANDLE__) \ + do{ \ + SET_BIT((__HANDLE__)->Instance->RQR, UART_RXDATA_FLUSH_REQUEST); \ + SET_BIT((__HANDLE__)->Instance->RQR, UART_TXDATA_FLUSH_REQUEST); \ + } while(0U) + +/** @brief Clear the specified UART pending flag. + * @param __HANDLE__ specifies the UART Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be any combination of the following values: + * @arg @ref UART_CLEAR_PEF Parity Error Clear Flag + * @arg @ref UART_CLEAR_FEF Framing Error Clear Flag + * @arg @ref UART_CLEAR_NEF Noise detected Clear Flag + * @arg @ref UART_CLEAR_OREF Overrun Error Clear Flag + * @arg @ref UART_CLEAR_IDLEF IDLE line detected Clear Flag + * @arg @ref UART_CLEAR_TXFECF TXFIFO empty clear Flag + * @arg @ref UART_CLEAR_TCF Transmission Complete Clear Flag + * @arg @ref UART_CLEAR_RTOF Receiver Timeout clear flag + * @arg @ref UART_CLEAR_LBDF LIN Break Detection Clear Flag + * @arg @ref UART_CLEAR_CTSF CTS Interrupt Clear Flag + * @arg @ref UART_CLEAR_CMF Character Match Clear Flag + * @arg @ref UART_CLEAR_WUF Wake Up from stop mode Clear Flag + * @retval None + */ +#define __HAL_UART_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) + +/** @brief Clear the UART PE pending flag. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_CLEAR_PEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_PEF) + +/** @brief Clear the UART FE pending flag. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_FEF) + +/** @brief Clear the UART NE pending flag. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_NEF) + +/** @brief Clear the UART ORE pending flag. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_CLEAR_OREFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_OREF) + +/** @brief Clear the UART IDLE pending flag. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_IDLEF) + +/** @brief Clear the UART TX FIFO empty clear flag. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_CLEAR_TXFECF(__HANDLE__) __HAL_UART_CLEAR_FLAG((__HANDLE__), UART_CLEAR_TXFECF) + +/** @brief Check whether the specified UART flag is set or not. + * @param __HANDLE__ specifies the UART Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref UART_FLAG_TXFT TXFIFO threshold flag + * @arg @ref UART_FLAG_RXFT RXFIFO threshold flag + * @arg @ref UART_FLAG_RXFF RXFIFO Full flag + * @arg @ref UART_FLAG_TXFE TXFIFO Empty flag + * @arg @ref UART_FLAG_REACK Receive enable acknowledge flag + * @arg @ref UART_FLAG_TEACK Transmit enable acknowledge flag + * @arg @ref UART_FLAG_WUF Wake up from stop mode flag + * @arg @ref UART_FLAG_RWU Receiver wake up flag (if the UART in mute mode) + * @arg @ref UART_FLAG_SBKF Send Break flag + * @arg @ref UART_FLAG_CMF Character match flag + * @arg @ref UART_FLAG_BUSY Busy flag + * @arg @ref UART_FLAG_ABRF Auto Baud rate detection flag + * @arg @ref UART_FLAG_ABRE Auto Baud rate detection error flag + * @arg @ref UART_FLAG_CTS CTS Change flag + * @arg @ref UART_FLAG_LBDF LIN Break detection flag + * @arg @ref UART_FLAG_TXE Transmit data register empty flag + * @arg @ref UART_FLAG_TXFNF UART TXFIFO not full flag + * @arg @ref UART_FLAG_TC Transmission Complete flag + * @arg @ref UART_FLAG_RXNE Receive data register not empty flag + * @arg @ref UART_FLAG_RXFNE UART RXFIFO not empty flag + * @arg @ref UART_FLAG_RTOF Receiver Timeout flag + * @arg @ref UART_FLAG_IDLE Idle Line detection flag + * @arg @ref UART_FLAG_ORE Overrun Error flag + * @arg @ref UART_FLAG_NE Noise Error flag + * @arg @ref UART_FLAG_FE Framing Error flag + * @arg @ref UART_FLAG_PE Parity Error flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_UART_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__)) + +/** @brief Enable the specified UART interrupt. + * @param __HANDLE__ specifies the UART Handle. + * @param __INTERRUPT__ specifies the UART interrupt source to enable. + * This parameter can be one of the following values: + * @arg @ref UART_IT_RXFF RXFIFO Full interrupt + * @arg @ref UART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref UART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref UART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref UART_IT_WUF Wakeup from stop mode interrupt + * @arg @ref UART_IT_CM Character match interrupt + * @arg @ref UART_IT_CTS CTS change interrupt + * @arg @ref UART_IT_LBD LIN Break detection interrupt + * @arg @ref UART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref UART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref UART_IT_TC Transmission complete interrupt + * @arg @ref UART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref UART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref UART_IT_RTO Receive Timeout interrupt + * @arg @ref UART_IT_IDLE Idle line detection interrupt + * @arg @ref UART_IT_PE Parity Error interrupt + * @arg @ref UART_IT_ERR Error interrupt (frame error, noise error, overrun error) + * @retval None + */ +#define __HAL_UART_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)? ((__HANDLE__)->Instance->CR1 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))): \ + ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)? ((__HANDLE__)->Instance->CR2 |= (1U << ((__INTERRUPT__) & UART_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 |= (1U << ((__INTERRUPT__) & UART_IT_MASK)))) + + +/** @brief Disable the specified UART interrupt. + * @param __HANDLE__ specifies the UART Handle. + * @param __INTERRUPT__ specifies the UART interrupt source to disable. + * This parameter can be one of the following values: + * @arg @ref UART_IT_RXFF RXFIFO Full interrupt + * @arg @ref UART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref UART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref UART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref UART_IT_WUF Wakeup from stop mode interrupt + * @arg @ref UART_IT_CM Character match interrupt + * @arg @ref UART_IT_CTS CTS change interrupt + * @arg @ref UART_IT_LBD LIN Break detection interrupt + * @arg @ref UART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref UART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref UART_IT_TC Transmission complete interrupt + * @arg @ref UART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref UART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref UART_IT_RTO Receive Timeout interrupt + * @arg @ref UART_IT_IDLE Idle line detection interrupt + * @arg @ref UART_IT_PE Parity Error interrupt + * @arg @ref UART_IT_ERR Error interrupt (Frame error, noise error, overrun error) + * @retval None + */ +#define __HAL_UART_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U)? ((__HANDLE__)->Instance->CR1 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))): \ + ((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U)? ((__HANDLE__)->Instance->CR2 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 &= ~ (1U << ((__INTERRUPT__) & UART_IT_MASK)))) + +/** @brief Check whether the specified UART interrupt has occurred or not. + * @param __HANDLE__ specifies the UART Handle. + * @param __INTERRUPT__ specifies the UART interrupt to check. + * This parameter can be one of the following values: + * @arg @ref UART_IT_RXFF RXFIFO Full interrupt + * @arg @ref UART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref UART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref UART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref UART_IT_WUF Wakeup from stop mode interrupt + * @arg @ref UART_IT_CM Character match interrupt + * @arg @ref UART_IT_CTS CTS change interrupt + * @arg @ref UART_IT_LBD LIN Break detection interrupt + * @arg @ref UART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref UART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref UART_IT_TC Transmission complete interrupt + * @arg @ref UART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref UART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref UART_IT_RTO Receive Timeout interrupt + * @arg @ref UART_IT_IDLE Idle line detection interrupt + * @arg @ref UART_IT_PE Parity Error interrupt + * @arg @ref UART_IT_ERR Error interrupt (Frame error, noise error, overrun error) + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_UART_GET_IT(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->ISR\ + & (1U << ((__INTERRUPT__)>> 8U))) != RESET) ? SET : RESET) + +/** @brief Check whether the specified UART interrupt source is enabled or not. + * @param __HANDLE__ specifies the UART Handle. + * @param __INTERRUPT__ specifies the UART interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref UART_IT_RXFF RXFIFO Full interrupt + * @arg @ref UART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref UART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref UART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref UART_IT_WUF Wakeup from stop mode interrupt + * @arg @ref UART_IT_CM Character match interrupt + * @arg @ref UART_IT_CTS CTS change interrupt + * @arg @ref UART_IT_LBD LIN Break detection interrupt + * @arg @ref UART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref UART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref UART_IT_TC Transmission complete interrupt + * @arg @ref UART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref UART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref UART_IT_RTO Receive Timeout interrupt + * @arg @ref UART_IT_IDLE Idle line detection interrupt + * @arg @ref UART_IT_PE Parity Error interrupt + * @arg @ref UART_IT_ERR Error interrupt (Frame error, noise error, overrun error) + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_UART_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((((((uint8_t)(__INTERRUPT__)) >> 5U) == 1U) ? (__HANDLE__)->Instance->CR1 : \ + (((((uint8_t)(__INTERRUPT__)) >> 5U) == 2U) ? (__HANDLE__)->Instance->CR2 : \ + (__HANDLE__)->Instance->CR3)) & (1U << (((uint16_t)(__INTERRUPT__)) & UART_IT_MASK))) != RESET) ? SET : RESET) + +/** @brief Clear the specified UART ISR flag, in setting the proper ICR register flag. + * @param __HANDLE__ specifies the UART Handle. + * @param __IT_CLEAR__ specifies the interrupt clear register flag that needs to be set + * to clear the corresponding interrupt + * This parameter can be one of the following values: + * @arg @ref UART_CLEAR_PEF Parity Error Clear Flag + * @arg @ref UART_CLEAR_FEF Framing Error Clear Flag + * @arg @ref UART_CLEAR_NEF Noise detected Clear Flag + * @arg @ref UART_CLEAR_OREF Overrun Error Clear Flag + * @arg @ref UART_CLEAR_IDLEF IDLE line detected Clear Flag + * @arg @ref UART_CLEAR_RTOF Receiver timeout clear flag + * @arg @ref UART_CLEAR_TXFECF TXFIFO empty Clear Flag + * @arg @ref UART_CLEAR_TCF Transmission Complete Clear Flag + * @arg @ref UART_CLEAR_LBDF LIN Break Detection Clear Flag + * @arg @ref UART_CLEAR_CTSF CTS Interrupt Clear Flag + * @arg @ref UART_CLEAR_CMF Character Match Clear Flag + * @arg @ref UART_CLEAR_WUF Wake Up from stop mode Clear Flag + * @retval None + */ +#define __HAL_UART_CLEAR_IT(__HANDLE__, __IT_CLEAR__) ((__HANDLE__)->Instance->ICR = (uint32_t)(__IT_CLEAR__)) + +/** @brief Set a specific UART request flag. + * @param __HANDLE__ specifies the UART Handle. + * @param __REQ__ specifies the request flag to set + * This parameter can be one of the following values: + * @arg @ref UART_AUTOBAUD_REQUEST Auto-Baud Rate Request + * @arg @ref UART_SENDBREAK_REQUEST Send Break Request + * @arg @ref UART_MUTE_MODE_REQUEST Mute Mode Request + * @arg @ref UART_RXDATA_FLUSH_REQUEST Receive Data flush Request + * @arg @ref UART_TXDATA_FLUSH_REQUEST Transmit data flush Request + * @retval None + */ +#define __HAL_UART_SEND_REQ(__HANDLE__, __REQ__) ((__HANDLE__)->Instance->RQR |= (uint16_t)(__REQ__)) + +/** @brief Enable the UART one bit sample method. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT) + +/** @brief Disable the UART one bit sample method. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= ~USART_CR3_ONEBIT) + +/** @brief Enable UART. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE) + +/** @brief Disable UART. + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE) + +/** @brief Enable CTS flow control. + * @note This macro allows to enable CTS hardware flow control for a given UART instance, + * without need to call HAL_UART_Init() function. + * As involving direct access to UART registers, usage of this macro should be fully endorsed by user. + * @note As macro is expected to be used for modifying CTS Hw flow control feature activation, without need + * for USART instance Deinit/Init, following conditions for macro call should be fulfilled : + * - UART instance should have already been initialised (through call of HAL_UART_Init() ) + * - macro could only be called when corresponding UART instance is disabled (i.e. __HAL_UART_DISABLE(__HANDLE__)) + * and should be followed by an Enable macro (i.e. __HAL_UART_ENABLE(__HANDLE__)). + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__) \ + do{ \ + SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); \ + (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE; \ + } while(0U) + +/** @brief Disable CTS flow control. + * @note This macro allows to disable CTS hardware flow control for a given UART instance, + * without need to call HAL_UART_Init() function. + * As involving direct access to UART registers, usage of this macro should be fully endorsed by user. + * @note As macro is expected to be used for modifying CTS Hw flow control feature activation, without need + * for USART instance Deinit/Init, following conditions for macro call should be fulfilled : + * - UART instance should have already been initialised (through call of HAL_UART_Init() ) + * - macro could only be called when corresponding UART instance is disabled (i.e. __HAL_UART_DISABLE(__HANDLE__)) + * and should be followed by an Enable macro (i.e. __HAL_UART_ENABLE(__HANDLE__)). + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__) \ + do{ \ + CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); \ + (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE); \ + } while(0U) + +/** @brief Enable RTS flow control. + * @note This macro allows to enable RTS hardware flow control for a given UART instance, + * without need to call HAL_UART_Init() function. + * As involving direct access to UART registers, usage of this macro should be fully endorsed by user. + * @note As macro is expected to be used for modifying RTS Hw flow control feature activation, without need + * for USART instance Deinit/Init, following conditions for macro call should be fulfilled : + * - UART instance should have already been initialised (through call of HAL_UART_Init() ) + * - macro could only be called when corresponding UART instance is disabled (i.e. __HAL_UART_DISABLE(__HANDLE__)) + * and should be followed by an Enable macro (i.e. __HAL_UART_ENABLE(__HANDLE__)). + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__) \ + do{ \ + SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); \ + (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE; \ + } while(0U) + +/** @brief Disable RTS flow control. + * @note This macro allows to disable RTS hardware flow control for a given UART instance, + * without need to call HAL_UART_Init() function. + * As involving direct access to UART registers, usage of this macro should be fully endorsed by user. + * @note As macro is expected to be used for modifying RTS Hw flow control feature activation, without need + * for USART instance Deinit/Init, following conditions for macro call should be fulfilled : + * - UART instance should have already been initialised (through call of HAL_UART_Init() ) + * - macro could only be called when corresponding UART instance is disabled (i.e. __HAL_UART_DISABLE(__HANDLE__)) + * and should be followed by an Enable macro (i.e. __HAL_UART_ENABLE(__HANDLE__)). + * @param __HANDLE__ specifies the UART Handle. + * @retval None + */ +#define __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__) \ + do{ \ + CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE);\ + (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE); \ + } while(0U) +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/** @defgroup UART_Private_Macros UART Private Macros + * @{ + */ +/** @brief Get UART clok division factor from clock prescaler value. + * @param __CLOCKPRESCALER__ UART prescaler value. + * @retval UART clock division factor + */ +#define UART_GET_DIV_FACTOR(__CLOCKPRESCALER__) \ + (((__CLOCKPRESCALER__) == UART_PRESCALER_DIV1) ? 1U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV2) ? 2U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV4) ? 4U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV6) ? 6U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV8) ? 8U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV10) ? 10U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV12) ? 12U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV16) ? 16U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV32) ? 32U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV64) ? 64U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV128) ? 128U : \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV256) ? 256U : 1U) + +#if defined(LPUART1) +/** @brief BRR division operation to set BRR register with LPUART. + * @param __PCLK__ LPUART clock. + * @param __BAUD__ Baud rate set by the user. + * @param __CLOCKPRESCALER__ UART prescaler value. + * @retval Division result + */ +#define UART_DIV_LPUART(__PCLK__, __BAUD__, __CLOCKPRESCALER__) ((uint32_t)(((((uint64_t)(__PCLK__)/UART_GET_DIV_FACTOR((__CLOCKPRESCALER__)))*256U)\ + + (uint32_t)((__BAUD__)/2U)) / (__BAUD__))) +#endif + +/** @brief BRR division operation to set BRR register in 8-bit oversampling mode. + * @param __PCLK__ UART clock. + * @param __BAUD__ Baud rate set by the user. + * @param __CLOCKPRESCALER__ UART prescaler value. + * @retval Division result + */ +#define UART_DIV_SAMPLING8(__PCLK__, __BAUD__, __CLOCKPRESCALER__) (((((__PCLK__)/UART_GET_DIV_FACTOR((__CLOCKPRESCALER__)))*2U)\ + + ((__BAUD__)/2U)) / (__BAUD__)) + +/** @brief BRR division operation to set BRR register in 16-bit oversampling mode. + * @param __PCLK__ UART clock. + * @param __BAUD__ Baud rate set by the user. + * @param __CLOCKPRESCALER__ UART prescaler value. + * @retval Division result + */ +#define UART_DIV_SAMPLING16(__PCLK__, __BAUD__, __CLOCKPRESCALER__) ((((__PCLK__)/UART_GET_DIV_FACTOR((__CLOCKPRESCALER__)))\ + + ((__BAUD__)/2U)) / (__BAUD__)) + +#if defined(LPUART1) +/** @brief Check whether or not UART instance is Low Power UART. + * @param __HANDLE__ specifies the UART Handle. + * @retval SET (instance is LPUART) or RESET (instance isn't LPUART) + */ +#define UART_INSTANCE_LOWPOWER(__HANDLE__) (IS_LPUART_INSTANCE((__HANDLE__)->Instance)) +#endif + +/** @brief Check UART Baud rate. + * @param __BAUDRATE__ Baudrate specified by the user. + * The maximum Baud Rate is derived from the maximum clock on WB (i.e. 64 MHz) + * divided by the smallest oversampling used on the USART (i.e. 8) + * @retval SET (__BAUDRATE__ is valid) or RESET (__BAUDRATE__ is invalid) + */ +#define IS_UART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) < 8000001U) + +/** @brief Check UART assertion time. + * @param __TIME__ 5-bit value assertion time. + * @retval Test result (TRUE or FALSE). + */ +#define IS_UART_ASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU) + +/** @brief Check UART deassertion time. + * @param __TIME__ 5-bit value deassertion time. + * @retval Test result (TRUE or FALSE). + */ +#define IS_UART_DEASSERTIONTIME(__TIME__) ((__TIME__) <= 0x1FU) + +/** + * @brief Ensure that UART frame number of stop bits is valid. + * @param __STOPBITS__ UART frame number of stop bits. + * @retval SET (__STOPBITS__ is valid) or RESET (__STOPBITS__ is invalid) + */ +#define IS_UART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == UART_STOPBITS_0_5) || \ + ((__STOPBITS__) == UART_STOPBITS_1) || \ + ((__STOPBITS__) == UART_STOPBITS_1_5) || \ + ((__STOPBITS__) == UART_STOPBITS_2)) + +#if defined(LPUART1) +/** + * @brief Ensure that LPUART frame number of stop bits is valid. + * @param __STOPBITS__ LPUART frame number of stop bits. + * @retval SET (__STOPBITS__ is valid) or RESET (__STOPBITS__ is invalid) + */ +#define IS_LPUART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == UART_STOPBITS_1) || \ + ((__STOPBITS__) == UART_STOPBITS_2)) +#endif + +/** + * @brief Ensure that UART frame parity is valid. + * @param __PARITY__ UART frame parity. + * @retval SET (__PARITY__ is valid) or RESET (__PARITY__ is invalid) + */ +#define IS_UART_PARITY(__PARITY__) (((__PARITY__) == UART_PARITY_NONE) || \ + ((__PARITY__) == UART_PARITY_EVEN) || \ + ((__PARITY__) == UART_PARITY_ODD)) + +/** + * @brief Ensure that UART hardware flow control is valid. + * @param __CONTROL__ UART hardware flow control. + * @retval SET (__CONTROL__ is valid) or RESET (__CONTROL__ is invalid) + */ +#define IS_UART_HARDWARE_FLOW_CONTROL(__CONTROL__)\ + (((__CONTROL__) == UART_HWCONTROL_NONE) || \ + ((__CONTROL__) == UART_HWCONTROL_RTS) || \ + ((__CONTROL__) == UART_HWCONTROL_CTS) || \ + ((__CONTROL__) == UART_HWCONTROL_RTS_CTS)) + +/** + * @brief Ensure that UART communication mode is valid. + * @param __MODE__ UART communication mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_UART_MODE(__MODE__) ((((__MODE__) & (~((uint32_t)(UART_MODE_TX_RX)))) == 0x00U) && ((__MODE__) != 0x00U)) + +/** + * @brief Ensure that UART state is valid. + * @param __STATE__ UART state. + * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid) + */ +#define IS_UART_STATE(__STATE__) (((__STATE__) == UART_STATE_DISABLE) || \ + ((__STATE__) == UART_STATE_ENABLE)) + +/** + * @brief Ensure that UART oversampling is valid. + * @param __SAMPLING__ UART oversampling. + * @retval SET (__SAMPLING__ is valid) or RESET (__SAMPLING__ is invalid) + */ +#define IS_UART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == UART_OVERSAMPLING_16) || \ + ((__SAMPLING__) == UART_OVERSAMPLING_8)) + +/** + * @brief Ensure that UART frame sampling is valid. + * @param __ONEBIT__ UART frame sampling. + * @retval SET (__ONEBIT__ is valid) or RESET (__ONEBIT__ is invalid) + */ +#define IS_UART_ONE_BIT_SAMPLE(__ONEBIT__) (((__ONEBIT__) == UART_ONE_BIT_SAMPLE_DISABLE) || \ + ((__ONEBIT__) == UART_ONE_BIT_SAMPLE_ENABLE)) + +/** + * @brief Ensure that UART auto Baud rate detection mode is valid. + * @param __MODE__ UART auto Baud rate detection mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(__MODE__) (((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONSTARTBIT) || \ + ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ONFALLINGEDGE) || \ + ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X7FFRAME) || \ + ((__MODE__) == UART_ADVFEATURE_AUTOBAUDRATE_ON0X55FRAME)) + +/** + * @brief Ensure that UART receiver timeout setting is valid. + * @param __TIMEOUT__ UART receiver timeout setting. + * @retval SET (__TIMEOUT__ is valid) or RESET (__TIMEOUT__ is invalid) + */ +#define IS_UART_RECEIVER_TIMEOUT(__TIMEOUT__) (((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_DISABLE) || \ + ((__TIMEOUT__) == UART_RECEIVER_TIMEOUT_ENABLE)) + +/** @brief Check the receiver timeout value. + * @note The maximum UART receiver timeout value is 0xFFFFFF. + * @param __TIMEOUTVALUE__ receiver timeout value. + * @retval Test result (TRUE or FALSE) + */ +#define IS_UART_RECEIVER_TIMEOUT_VALUE(__TIMEOUTVALUE__) ((__TIMEOUTVALUE__) <= 0xFFFFFFU) + +/** + * @brief Ensure that UART LIN state is valid. + * @param __LIN__ UART LIN state. + * @retval SET (__LIN__ is valid) or RESET (__LIN__ is invalid) + */ +#define IS_UART_LIN(__LIN__) (((__LIN__) == UART_LIN_DISABLE) || \ + ((__LIN__) == UART_LIN_ENABLE)) + +/** + * @brief Ensure that UART LIN break detection length is valid. + * @param __LENGTH__ UART LIN break detection length. + * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid) + */ +#define IS_UART_LIN_BREAK_DETECT_LENGTH(__LENGTH__) (((__LENGTH__) == UART_LINBREAKDETECTLENGTH_10B) || \ + ((__LENGTH__) == UART_LINBREAKDETECTLENGTH_11B)) + +/** + * @brief Ensure that UART DMA TX state is valid. + * @param __DMATX__ UART DMA TX state. + * @retval SET (__DMATX__ is valid) or RESET (__DMATX__ is invalid) + */ +#define IS_UART_DMA_TX(__DMATX__) (((__DMATX__) == UART_DMA_TX_DISABLE) || \ + ((__DMATX__) == UART_DMA_TX_ENABLE)) + +/** + * @brief Ensure that UART DMA RX state is valid. + * @param __DMARX__ UART DMA RX state. + * @retval SET (__DMARX__ is valid) or RESET (__DMARX__ is invalid) + */ +#define IS_UART_DMA_RX(__DMARX__) (((__DMARX__) == UART_DMA_RX_DISABLE) || \ + ((__DMARX__) == UART_DMA_RX_ENABLE)) + +/** + * @brief Ensure that UART half-duplex state is valid. + * @param __HDSEL__ UART half-duplex state. + * @retval SET (__HDSEL__ is valid) or RESET (__HDSEL__ is invalid) + */ +#define IS_UART_HALF_DUPLEX(__HDSEL__) (((__HDSEL__) == UART_HALF_DUPLEX_DISABLE) || \ + ((__HDSEL__) == UART_HALF_DUPLEX_ENABLE)) + +/** + * @brief Ensure that UART wake-up method is valid. + * @param __WAKEUP__ UART wake-up method . + * @retval SET (__WAKEUP__ is valid) or RESET (__WAKEUP__ is invalid) + */ +#define IS_UART_WAKEUPMETHOD(__WAKEUP__) (((__WAKEUP__) == UART_WAKEUPMETHOD_IDLELINE) || \ + ((__WAKEUP__) == UART_WAKEUPMETHOD_ADDRESSMARK)) + +/** + * @brief Ensure that UART request parameter is valid. + * @param __PARAM__ UART request parameter. + * @retval SET (__PARAM__ is valid) or RESET (__PARAM__ is invalid) + */ +#define IS_UART_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == UART_AUTOBAUD_REQUEST) || \ + ((__PARAM__) == UART_SENDBREAK_REQUEST) || \ + ((__PARAM__) == UART_MUTE_MODE_REQUEST) || \ + ((__PARAM__) == UART_RXDATA_FLUSH_REQUEST) || \ + ((__PARAM__) == UART_TXDATA_FLUSH_REQUEST)) + +/** + * @brief Ensure that UART advanced features initialization is valid. + * @param __INIT__ UART advanced features initialization. + * @retval SET (__INIT__ is valid) or RESET (__INIT__ is invalid) + */ +#define IS_UART_ADVFEATURE_INIT(__INIT__) ((__INIT__) <= (UART_ADVFEATURE_NO_INIT | \ + UART_ADVFEATURE_TXINVERT_INIT | \ + UART_ADVFEATURE_RXINVERT_INIT | \ + UART_ADVFEATURE_DATAINVERT_INIT | \ + UART_ADVFEATURE_SWAP_INIT | \ + UART_ADVFEATURE_RXOVERRUNDISABLE_INIT | \ + UART_ADVFEATURE_DMADISABLEONERROR_INIT | \ + UART_ADVFEATURE_AUTOBAUDRATE_INIT | \ + UART_ADVFEATURE_MSBFIRST_INIT)) + +/** + * @brief Ensure that UART frame TX inversion setting is valid. + * @param __TXINV__ UART frame TX inversion setting. + * @retval SET (__TXINV__ is valid) or RESET (__TXINV__ is invalid) + */ +#define IS_UART_ADVFEATURE_TXINV(__TXINV__) (((__TXINV__) == UART_ADVFEATURE_TXINV_DISABLE) || \ + ((__TXINV__) == UART_ADVFEATURE_TXINV_ENABLE)) + +/** + * @brief Ensure that UART frame RX inversion setting is valid. + * @param __RXINV__ UART frame RX inversion setting. + * @retval SET (__RXINV__ is valid) or RESET (__RXINV__ is invalid) + */ +#define IS_UART_ADVFEATURE_RXINV(__RXINV__) (((__RXINV__) == UART_ADVFEATURE_RXINV_DISABLE) || \ + ((__RXINV__) == UART_ADVFEATURE_RXINV_ENABLE)) + +/** + * @brief Ensure that UART frame data inversion setting is valid. + * @param __DATAINV__ UART frame data inversion setting. + * @retval SET (__DATAINV__ is valid) or RESET (__DATAINV__ is invalid) + */ +#define IS_UART_ADVFEATURE_DATAINV(__DATAINV__) (((__DATAINV__) == UART_ADVFEATURE_DATAINV_DISABLE) || \ + ((__DATAINV__) == UART_ADVFEATURE_DATAINV_ENABLE)) + +/** + * @brief Ensure that UART frame RX/TX pins swap setting is valid. + * @param __SWAP__ UART frame RX/TX pins swap setting. + * @retval SET (__SWAP__ is valid) or RESET (__SWAP__ is invalid) + */ +#define IS_UART_ADVFEATURE_SWAP(__SWAP__) (((__SWAP__) == UART_ADVFEATURE_SWAP_DISABLE) || \ + ((__SWAP__) == UART_ADVFEATURE_SWAP_ENABLE)) + +/** + * @brief Ensure that UART frame overrun setting is valid. + * @param __OVERRUN__ UART frame overrun setting. + * @retval SET (__OVERRUN__ is valid) or RESET (__OVERRUN__ is invalid) + */ +#define IS_UART_OVERRUN(__OVERRUN__) (((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_ENABLE) || \ + ((__OVERRUN__) == UART_ADVFEATURE_OVERRUN_DISABLE)) + +/** + * @brief Ensure that UART auto Baud rate state is valid. + * @param __AUTOBAUDRATE__ UART auto Baud rate state. + * @retval SET (__AUTOBAUDRATE__ is valid) or RESET (__AUTOBAUDRATE__ is invalid) + */ +#define IS_UART_ADVFEATURE_AUTOBAUDRATE(__AUTOBAUDRATE__) (((__AUTOBAUDRATE__) == UART_ADVFEATURE_AUTOBAUDRATE_DISABLE) || \ + ((__AUTOBAUDRATE__) == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)) + +/** + * @brief Ensure that UART DMA enabling or disabling on error setting is valid. + * @param __DMA__ UART DMA enabling or disabling on error setting. + * @retval SET (__DMA__ is valid) or RESET (__DMA__ is invalid) + */ +#define IS_UART_ADVFEATURE_DMAONRXERROR(__DMA__) (((__DMA__) == UART_ADVFEATURE_DMA_ENABLEONRXERROR) || \ + ((__DMA__) == UART_ADVFEATURE_DMA_DISABLEONRXERROR)) + +/** + * @brief Ensure that UART frame MSB first setting is valid. + * @param __MSBFIRST__ UART frame MSB first setting. + * @retval SET (__MSBFIRST__ is valid) or RESET (__MSBFIRST__ is invalid) + */ +#define IS_UART_ADVFEATURE_MSBFIRST(__MSBFIRST__) (((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_DISABLE) || \ + ((__MSBFIRST__) == UART_ADVFEATURE_MSBFIRST_ENABLE)) + +/** + * @brief Ensure that UART stop mode state is valid. + * @param __STOPMODE__ UART stop mode state. + * @retval SET (__STOPMODE__ is valid) or RESET (__STOPMODE__ is invalid) + */ +#define IS_UART_ADVFEATURE_STOPMODE(__STOPMODE__) (((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_DISABLE) || \ + ((__STOPMODE__) == UART_ADVFEATURE_STOPMODE_ENABLE)) + +/** + * @brief Ensure that UART mute mode state is valid. + * @param __MUTE__ UART mute mode state. + * @retval SET (__MUTE__ is valid) or RESET (__MUTE__ is invalid) + */ +#define IS_UART_MUTE_MODE(__MUTE__) (((__MUTE__) == UART_ADVFEATURE_MUTEMODE_DISABLE) || \ + ((__MUTE__) == UART_ADVFEATURE_MUTEMODE_ENABLE)) + +/** + * @brief Ensure that UART wake-up selection is valid. + * @param __WAKE__ UART wake-up selection. + * @retval SET (__WAKE__ is valid) or RESET (__WAKE__ is invalid) + */ +#define IS_UART_WAKEUP_SELECTION(__WAKE__) (((__WAKE__) == UART_WAKEUP_ON_ADDRESS) || \ + ((__WAKE__) == UART_WAKEUP_ON_STARTBIT) || \ + ((__WAKE__) == UART_WAKEUP_ON_READDATA_NONEMPTY)) + +/** + * @brief Ensure that UART driver enable polarity is valid. + * @param __POLARITY__ UART driver enable polarity. + * @retval SET (__POLARITY__ is valid) or RESET (__POLARITY__ is invalid) + */ +#define IS_UART_DE_POLARITY(__POLARITY__) (((__POLARITY__) == UART_DE_POLARITY_HIGH) || \ + ((__POLARITY__) == UART_DE_POLARITY_LOW)) + +/** + * @brief Ensure that UART Prescaler is valid. + * @param __CLOCKPRESCALER__ UART Prescaler value. + * @retval SET (__CLOCKPRESCALER__ is valid) or RESET (__CLOCKPRESCALER__ is invalid) + */ +#define IS_UART_PRESCALER(__CLOCKPRESCALER__) (((__CLOCKPRESCALER__) == UART_PRESCALER_DIV1) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV2) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV4) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV6) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV8) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV10) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV12) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV16) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV32) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV64) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV128) || \ + ((__CLOCKPRESCALER__) == UART_PRESCALER_DIV256)) + +/** + * @} + */ + +/* Include UART HAL Extended module */ +#include "stm32wbxx_hal_uart_ex.h" + + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup UART_Exported_Functions UART Exported Functions + * @{ + */ + +/** @addtogroup UART_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength); +HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod); +HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart); +void HAL_UART_MspInit(UART_HandleTypeDef *huart); +void HAL_UART_MspDeInit(UART_HandleTypeDef *huart); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID, + pUART_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_UART_UnRegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @addtogroup UART_Exported_Functions_Group2 IO operation functions + * @{ + */ + +/* IO operation functions *****************************************************/ +HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size); +HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart); +/* Transfer Abort functions */ +HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart); + +void HAL_UART_IRQHandler(UART_HandleTypeDef *huart); +void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart); +void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart); +void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart); +void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart); +void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart); +void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart); +void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart); +void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart); + +/** + * @} + */ + +/** @addtogroup UART_Exported_Functions_Group3 Peripheral Control functions + * @{ + */ + +/* Peripheral Control functions ************************************************/ +void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue); +HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UART_DisableReceiverTimeout(UART_HandleTypeDef *huart); + +HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_MultiProcessor_EnableMuteMode(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_MultiProcessor_DisableMuteMode(UART_HandleTypeDef *huart); +void HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart); + +/** + * @} + */ + +/** @addtogroup UART_Exported_Functions_Group4 Peripheral State and Error functions + * @{ + */ + +/* Peripheral State and Errors functions **************************************************/ +HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart); +uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart); + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions -----------------------------------------------------------*/ +/** @addtogroup UART_Private_Functions UART Private Functions + * @{ + */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) +void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ +HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart); +HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart); +HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, + uint32_t Tickstart, uint32_t Timeout); +void UART_AdvFeatureConfig(UART_HandleTypeDef *huart); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_UART_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart_ex.h new file mode 100644 index 0000000..1544e69 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart_ex.h @@ -0,0 +1,387 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_uart_ex.h + * @author MCD Application Team + * @brief Header file of UART HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_UART_EX_H +#define STM32WBxx_HAL_UART_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup UARTEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup UARTEx_Exported_Types UARTEx Exported Types + * @{ + */ + +/** + * @brief UART wake up from stop mode parameters + */ +typedef struct +{ + uint32_t WakeUpEvent; /*!< Specifies which event will activate the Wakeup from Stop mode flag (WUF). + This parameter can be a value of @ref UART_WakeUp_from_Stop_Selection. + If set to UART_WAKEUP_ON_ADDRESS, the two other fields below must + be filled up. */ + + uint16_t AddressLength; /*!< Specifies whether the address is 4 or 7-bit long. + This parameter can be a value of @ref UARTEx_WakeUp_Address_Length. */ + + uint8_t Address; /*!< UART/USART node address (7-bit long max). */ +} UART_WakeUpTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup UARTEx_Exported_Constants UARTEx Exported Constants + * @{ + */ + +/** @defgroup UARTEx_Word_Length UARTEx Word Length + * @{ + */ +#define UART_WORDLENGTH_7B USART_CR1_M1 /*!< 7-bit long UART frame */ +#define UART_WORDLENGTH_8B 0x00000000U /*!< 8-bit long UART frame */ +#define UART_WORDLENGTH_9B USART_CR1_M0 /*!< 9-bit long UART frame */ +/** + * @} + */ + +/** @defgroup UARTEx_WakeUp_Address_Length UARTEx WakeUp Address Length + * @{ + */ +#define UART_ADDRESS_DETECT_4B 0x00000000U /*!< 4-bit long wake-up address */ +#define UART_ADDRESS_DETECT_7B USART_CR2_ADDM7 /*!< 7-bit long wake-up address */ +/** + * @} + */ + +/** @defgroup UARTEx_FIFO_mode UARTEx FIFO mode + * @brief UART FIFO mode + * @{ + */ +#define UART_FIFOMODE_DISABLE 0x00000000U /*!< FIFO mode disable */ +#define UART_FIFOMODE_ENABLE USART_CR1_FIFOEN /*!< FIFO mode enable */ +/** + * @} + */ + +/** @defgroup UARTEx_TXFIFO_threshold_level UARTEx TXFIFO threshold level + * @brief UART TXFIFO threshold level + * @{ + */ +#define UART_TXFIFO_THRESHOLD_1_8 0x00000000U /*!< TXFIFO reaches 1/8 of its depth */ +#define UART_TXFIFO_THRESHOLD_1_4 USART_CR3_TXFTCFG_0 /*!< TXFIFO reaches 1/4 of its depth */ +#define UART_TXFIFO_THRESHOLD_1_2 USART_CR3_TXFTCFG_1 /*!< TXFIFO reaches 1/2 of its depth */ +#define UART_TXFIFO_THRESHOLD_3_4 (USART_CR3_TXFTCFG_0|USART_CR3_TXFTCFG_1) /*!< TXFIFO reaches 3/4 of its depth */ +#define UART_TXFIFO_THRESHOLD_7_8 USART_CR3_TXFTCFG_2 /*!< TXFIFO reaches 7/8 of its depth */ +#define UART_TXFIFO_THRESHOLD_8_8 (USART_CR3_TXFTCFG_2|USART_CR3_TXFTCFG_0) /*!< TXFIFO becomes empty */ +/** + * @} + */ + +/** @defgroup UARTEx_RXFIFO_threshold_level UARTEx RXFIFO threshold level + * @brief UART RXFIFO threshold level + * @{ + */ +#define UART_RXFIFO_THRESHOLD_1_8 0x00000000U /*!< RXFIFO FIFO reaches 1/8 of its depth */ +#define UART_RXFIFO_THRESHOLD_1_4 USART_CR3_RXFTCFG_0 /*!< RXFIFO FIFO reaches 1/4 of its depth */ +#define UART_RXFIFO_THRESHOLD_1_2 USART_CR3_RXFTCFG_1 /*!< RXFIFO FIFO reaches 1/2 of its depth */ +#define UART_RXFIFO_THRESHOLD_3_4 (USART_CR3_RXFTCFG_0|USART_CR3_RXFTCFG_1) /*!< RXFIFO FIFO reaches 3/4 of its depth */ +#define UART_RXFIFO_THRESHOLD_7_8 USART_CR3_RXFTCFG_2 /*!< RXFIFO FIFO reaches 7/8 of its depth */ +#define UART_RXFIFO_THRESHOLD_8_8 (USART_CR3_RXFTCFG_2|USART_CR3_RXFTCFG_0) /*!< RXFIFO FIFO becomes full */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup UARTEx_Exported_Functions + * @{ + */ + +/** @addtogroup UARTEx_Exported_Functions_Group1 + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime, + uint32_t DeassertionTime); + +/** + * @} + */ + +/** @addtogroup UARTEx_Exported_Functions_Group2 + * @{ + */ + +void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart); + +void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart); +void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart); + +/** + * @} + */ + +/** @addtogroup UARTEx_Exported_Functions_Group3 + * @{ + */ + +/* Peripheral Control functions **********************************************/ +HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection); +HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(UART_HandleTypeDef *huart); + +HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t AddressLength); + +HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart); +HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold); +HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold); + +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup UARTEx_Private_Macros UARTEx Private Macros + * @{ + */ + +/** @brief Report the UART clock source. + * @param __HANDLE__ specifies the UART Handle. + * @param __CLOCKSOURCE__ output variable. + * @retval UART clocking source, written in __CLOCKSOURCE__. + */ +#if defined (LPUART1) +#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK2: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK2; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else if((__HANDLE__)->Instance == LPUART1) \ + { \ + switch(__HAL_RCC_GET_LPUART1_SOURCE()) \ + { \ + case RCC_LPUART1CLKSOURCE_PCLK1: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK1; \ + break; \ + case RCC_LPUART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_LPUART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_LPUART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#else +#define UART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK2: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_PCLK2; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = UART_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) +#endif /* LPUART1 */ + +/** @brief Report the UART mask to apply to retrieve the received data + * according to the word length and to the parity bits activation. + * @note If PCE = 1, the parity bit is not included in the data extracted + * by the reception API(). + * This masking operation is not carried out in the case of + * DMA transfers. + * @param __HANDLE__ specifies the UART Handle. + * @retval None, the mask to apply to UART RDR register is stored in (__HANDLE__)->Mask field. + */ +#define UART_MASK_COMPUTATION(__HANDLE__) \ + do { \ + if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_9B) \ + { \ + if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x01FFU ; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x00FFU ; \ + } \ + } \ + else if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_8B) \ + { \ + if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x00FFU ; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x007FU ; \ + } \ + } \ + else if ((__HANDLE__)->Init.WordLength == UART_WORDLENGTH_7B) \ + { \ + if ((__HANDLE__)->Init.Parity == UART_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x007FU ; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x003FU ; \ + } \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x0000U; \ + } \ + } while(0U) + +/** + * @brief Ensure that UART frame length is valid. + * @param __LENGTH__ UART frame length. + * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid) + */ +#define IS_UART_WORD_LENGTH(__LENGTH__) (((__LENGTH__) == UART_WORDLENGTH_7B) || \ + ((__LENGTH__) == UART_WORDLENGTH_8B) || \ + ((__LENGTH__) == UART_WORDLENGTH_9B)) + +/** + * @brief Ensure that UART wake-up address length is valid. + * @param __ADDRESS__ UART wake-up address length. + * @retval SET (__ADDRESS__ is valid) or RESET (__ADDRESS__ is invalid) + */ +#define IS_UART_ADDRESSLENGTH_DETECT(__ADDRESS__) (((__ADDRESS__) == UART_ADDRESS_DETECT_4B) || \ + ((__ADDRESS__) == UART_ADDRESS_DETECT_7B)) + +/** + * @brief Ensure that UART TXFIFO threshold level is valid. + * @param __THRESHOLD__ UART TXFIFO threshold level. + * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid) + */ +#define IS_UART_TXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_1_8) || \ + ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_1_4) || \ + ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_1_2) || \ + ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_3_4) || \ + ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_7_8) || \ + ((__THRESHOLD__) == UART_TXFIFO_THRESHOLD_8_8)) + +/** + * @brief Ensure that UART RXFIFO threshold level is valid. + * @param __THRESHOLD__ UART RXFIFO threshold level. + * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid) + */ +#define IS_UART_RXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_1_8) || \ + ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_1_4) || \ + ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_1_2) || \ + ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_3_4) || \ + ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_7_8) || \ + ((__THRESHOLD__) == UART_RXFIFO_THRESHOLD_8_8)) + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_UART_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_usart.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_usart.h new file mode 100644 index 0000000..6405572 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_usart.h @@ -0,0 +1,932 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_usart.h + * @author MCD Application Team + * @brief Header file of USART HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_USART_H +#define STM32WBxx_HAL_USART_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup USART + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/** @defgroup USART_Exported_Types USART Exported Types + * @{ + */ + +/** + * @brief USART Init Structure definition + */ +typedef struct +{ + uint32_t BaudRate; /*!< This member configures the Usart communication baud rate. + The baud rate is computed using the following formula: + Baud Rate Register[15:4] = ((2 * fclk_pres) / ((huart->Init.BaudRate)))[15:4] + Baud Rate Register[3] = 0 + Baud Rate Register[2:0] = (((2 * fclk_pres) / ((huart->Init.BaudRate)))[3:0]) >> 1 + where fclk_pres is the USART input clock frequency (fclk) divided by a prescaler. + @note Oversampling by 8 is systematically applied to achieve high baud rates. */ + + uint32_t WordLength; /*!< Specifies the number of data bits transmitted or received in a frame. + This parameter can be a value of @ref USARTEx_Word_Length. */ + + uint32_t StopBits; /*!< Specifies the number of stop bits transmitted. + This parameter can be a value of @ref USART_Stop_Bits. */ + + uint32_t Parity; /*!< Specifies the parity mode. + This parameter can be a value of @ref USART_Parity + @note When parity is enabled, the computed parity is inserted + at the MSB position of the transmitted data (9th bit when + the word length is set to 9 data bits; 8th bit when the + word length is set to 8 data bits). */ + + uint32_t Mode; /*!< Specifies whether the Receive or Transmit mode is enabled or disabled. + This parameter can be a value of @ref USART_Mode. */ + + uint32_t CLKPolarity; /*!< Specifies the steady state of the serial clock. + This parameter can be a value of @ref USART_Clock_Polarity. */ + + uint32_t CLKPhase; /*!< Specifies the clock transition on which the bit capture is made. + This parameter can be a value of @ref USART_Clock_Phase. */ + + uint32_t CLKLastBit; /*!< Specifies whether the clock pulse corresponding to the last transmitted + data bit (MSB) has to be output on the SCLK pin in synchronous mode. + This parameter can be a value of @ref USART_Last_Bit. */ + + uint32_t ClockPrescaler; /*!< Specifies the prescaler value used to divide the USART clock source. + This parameter can be a value of @ref USART_ClockPrescaler. */ +} USART_InitTypeDef; + +/** + * @brief HAL USART State structures definition + */ +typedef enum +{ + HAL_USART_STATE_RESET = 0x00U, /*!< Peripheral is not initialized */ + HAL_USART_STATE_READY = 0x01U, /*!< Peripheral Initialized and ready for use */ + HAL_USART_STATE_BUSY = 0x02U, /*!< an internal process is ongoing */ + HAL_USART_STATE_BUSY_TX = 0x12U, /*!< Data Transmission process is ongoing */ + HAL_USART_STATE_BUSY_RX = 0x22U, /*!< Data Reception process is ongoing */ + HAL_USART_STATE_BUSY_TX_RX = 0x32U, /*!< Data Transmission Reception process is ongoing */ + HAL_USART_STATE_TIMEOUT = 0x03U, /*!< Timeout state */ + HAL_USART_STATE_ERROR = 0x04U /*!< Error */ +} HAL_USART_StateTypeDef; + +/** + * @brief USART clock sources definitions + */ +typedef enum +{ + USART_CLOCKSOURCE_PCLK2 = 0x01U, /*!< PCLK2 clock source */ + USART_CLOCKSOURCE_HSI = 0x02U, /*!< HSI clock source */ + USART_CLOCKSOURCE_SYSCLK = 0x04U, /*!< SYSCLK clock source */ + USART_CLOCKSOURCE_LSE = 0x08U, /*!< LSE clock source */ + USART_CLOCKSOURCE_UNDEFINED = 0x10U /*!< Undefined clock source */ +} USART_ClockSourceTypeDef; + +/** + * @brief USART handle Structure definition + */ +typedef struct __USART_HandleTypeDef +{ + USART_TypeDef *Instance; /*!< USART registers base address */ + + USART_InitTypeDef Init; /*!< USART communication parameters */ + + uint8_t *pTxBuffPtr; /*!< Pointer to USART Tx transfer Buffer */ + + uint16_t TxXferSize; /*!< USART Tx Transfer size */ + + __IO uint16_t TxXferCount; /*!< USART Tx Transfer Counter */ + + uint8_t *pRxBuffPtr; /*!< Pointer to USART Rx transfer Buffer */ + + uint16_t RxXferSize; /*!< USART Rx Transfer size */ + + __IO uint16_t RxXferCount; /*!< USART Rx Transfer Counter */ + + uint16_t Mask; /*!< USART Rx RDR register mask */ + + uint16_t NbRxDataToProcess; /*!< Number of data to process during RX ISR execution */ + + uint16_t NbTxDataToProcess; /*!< Number of data to process during TX ISR execution */ + + uint32_t SlaveMode; /*!< Enable/Disable UART SPI Slave Mode. This parameter can be a value + of @ref USARTEx_Slave_Mode */ + + uint32_t FifoMode; /*!< Specifies if the FIFO mode will be used. This parameter can be a value + of @ref USARTEx_FIFO_mode. */ + + void (*RxISR)(struct __USART_HandleTypeDef *husart); /*!< Function pointer on Rx IRQ handler */ + + void (*TxISR)(struct __USART_HandleTypeDef *husart); /*!< Function pointer on Tx IRQ handler */ + + DMA_HandleTypeDef *hdmatx; /*!< USART Tx DMA Handle parameters */ + + DMA_HandleTypeDef *hdmarx; /*!< USART Rx DMA Handle parameters */ + + HAL_LockTypeDef Lock; /*!< Locking object */ + + __IO HAL_USART_StateTypeDef State; /*!< USART communication state */ + + __IO uint32_t ErrorCode; /*!< USART Error code */ + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + void (* TxHalfCpltCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Tx Half Complete Callback */ + void (* TxCpltCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Tx Complete Callback */ + void (* RxHalfCpltCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Rx Half Complete Callback */ + void (* RxCpltCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Rx Complete Callback */ + void (* TxRxCpltCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Tx Rx Complete Callback */ + void (* ErrorCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Error Callback */ + void (* AbortCpltCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Abort Complete Callback */ + void (* RxFifoFullCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Rx Fifo Full Callback */ + void (* TxFifoEmptyCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Tx Fifo Empty Callback */ + + void (* MspInitCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Msp Init callback */ + void (* MspDeInitCallback)(struct __USART_HandleTypeDef *husart); /*!< USART Msp DeInit callback */ +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + +} USART_HandleTypeDef; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) +/** + * @brief HAL USART Callback ID enumeration definition + */ +typedef enum +{ + HAL_USART_TX_HALFCOMPLETE_CB_ID = 0x00U, /*!< USART Tx Half Complete Callback ID */ + HAL_USART_TX_COMPLETE_CB_ID = 0x01U, /*!< USART Tx Complete Callback ID */ + HAL_USART_RX_HALFCOMPLETE_CB_ID = 0x02U, /*!< USART Rx Half Complete Callback ID */ + HAL_USART_RX_COMPLETE_CB_ID = 0x03U, /*!< USART Rx Complete Callback ID */ + HAL_USART_TX_RX_COMPLETE_CB_ID = 0x04U, /*!< USART Tx Rx Complete Callback ID */ + HAL_USART_ERROR_CB_ID = 0x05U, /*!< USART Error Callback ID */ + HAL_USART_ABORT_COMPLETE_CB_ID = 0x06U, /*!< USART Abort Complete Callback ID */ + HAL_USART_RX_FIFO_FULL_CB_ID = 0x07U, /*!< USART Rx Fifo Full Callback ID */ + HAL_USART_TX_FIFO_EMPTY_CB_ID = 0x08U, /*!< USART Tx Fifo Empty Callback ID */ + + HAL_USART_MSPINIT_CB_ID = 0x09U, /*!< USART MspInit callback ID */ + HAL_USART_MSPDEINIT_CB_ID = 0x0AU /*!< USART MspDeInit callback ID */ + +} HAL_USART_CallbackIDTypeDef; + +/** + * @brief HAL USART Callback pointer definition + */ +typedef void (*pUSART_CallbackTypeDef)(USART_HandleTypeDef *husart); /*!< pointer to an USART callback function */ + +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup USART_Exported_Constants USART Exported Constants + * @{ + */ + +/** @defgroup USART_Error_Definition USART Error Definition + * @{ + */ +#define HAL_USART_ERROR_NONE ((uint32_t)0x00000000U) /*!< No error */ +#define HAL_USART_ERROR_PE ((uint32_t)0x00000001U) /*!< Parity error */ +#define HAL_USART_ERROR_NE ((uint32_t)0x00000002U) /*!< Noise error */ +#define HAL_USART_ERROR_FE ((uint32_t)0x00000004U) /*!< frame error */ +#define HAL_USART_ERROR_ORE ((uint32_t)0x00000008U) /*!< Overrun error */ +#define HAL_USART_ERROR_DMA ((uint32_t)0x00000010U) /*!< DMA transfer error */ +#define HAL_USART_ERROR_UDR ((uint32_t)0x00000020U) /*!< SPI slave underrun error */ +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) +#define HAL_USART_ERROR_INVALID_CALLBACK ((uint32_t)0x00000040U) /*!< Invalid Callback error */ +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup USART_Stop_Bits USART Number of Stop Bits + * @{ + */ +#define USART_STOPBITS_0_5 USART_CR2_STOP_0 /*!< USART frame with 0.5 stop bit */ +#define USART_STOPBITS_1 0x00000000U /*!< USART frame with 1 stop bit */ +#define USART_STOPBITS_1_5 (USART_CR2_STOP_0 | USART_CR2_STOP_1) /*!< USART frame with 1.5 stop bits */ +#define USART_STOPBITS_2 USART_CR2_STOP_1 /*!< USART frame with 2 stop bits */ +/** + * @} + */ + +/** @defgroup USART_Parity USART Parity + * @{ + */ +#define USART_PARITY_NONE 0x00000000U /*!< No parity */ +#define USART_PARITY_EVEN USART_CR1_PCE /*!< Even parity */ +#define USART_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS) /*!< Odd parity */ +/** + * @} + */ + +/** @defgroup USART_Mode USART Mode + * @{ + */ +#define USART_MODE_RX USART_CR1_RE /*!< RX mode */ +#define USART_MODE_TX USART_CR1_TE /*!< TX mode */ +#define USART_MODE_TX_RX (USART_CR1_TE |USART_CR1_RE) /*!< RX and TX mode */ +/** + * @} + */ + +/** @defgroup USART_Over_Sampling USART Over Sampling + * @{ + */ +#define USART_OVERSAMPLING_16 0x00000000U /*!< Oversampling by 16 */ +#define USART_OVERSAMPLING_8 USART_CR1_OVER8 /*!< Oversampling by 8 */ +/** + * @} + */ + +/** @defgroup USART_Clock USART Clock + * @{ + */ +#define USART_CLOCK_DISABLE 0x00000000U /*!< USART clock disable */ +#define USART_CLOCK_ENABLE USART_CR2_CLKEN /*!< USART clock enable */ +/** + * @} + */ + +/** @defgroup USART_Clock_Polarity USART Clock Polarity + * @{ + */ +#define USART_POLARITY_LOW 0x00000000U /*!< Driver enable signal is active high */ +#define USART_POLARITY_HIGH USART_CR2_CPOL /*!< Driver enable signal is active low */ +/** + * @} + */ + +/** @defgroup USART_Clock_Phase USART Clock Phase + * @{ + */ +#define USART_PHASE_1EDGE 0x00000000U /*!< USART frame phase on first clock transition */ +#define USART_PHASE_2EDGE USART_CR2_CPHA /*!< USART frame phase on second clock transition */ +/** + * @} + */ + +/** @defgroup USART_Last_Bit USART Last Bit + * @{ + */ +#define USART_LASTBIT_DISABLE 0x00000000U /*!< USART frame last data bit clock pulse not output to SCLK pin */ +#define USART_LASTBIT_ENABLE USART_CR2_LBCL /*!< USART frame last data bit clock pulse output to SCLK pin */ +/** + * @} + */ + +/** @defgroup USART_ClockPrescaler USART Clock Prescaler + * @{ + */ +#define USART_PRESCALER_DIV1 0x00000000U /*!< fclk_pres = fclk */ +#define USART_PRESCALER_DIV2 0x00000001U /*!< fclk_pres = fclk/2 */ +#define USART_PRESCALER_DIV4 0x00000002U /*!< fclk_pres = fclk/4 */ +#define USART_PRESCALER_DIV6 0x00000003U /*!< fclk_pres = fclk/6 */ +#define USART_PRESCALER_DIV8 0x00000004U /*!< fclk_pres = fclk/8 */ +#define USART_PRESCALER_DIV10 0x00000005U /*!< fclk_pres = fclk/10 */ +#define USART_PRESCALER_DIV12 0x00000006U /*!< fclk_pres = fclk/12 */ +#define USART_PRESCALER_DIV16 0x00000007U /*!< fclk_pres = fclk/16 */ +#define USART_PRESCALER_DIV32 0x00000008U /*!< fclk_pres = fclk/32 */ +#define USART_PRESCALER_DIV64 0x00000009U /*!< fclk_pres = fclk/64 */ +#define USART_PRESCALER_DIV128 0x0000000AU /*!< fclk_pres = fclk/128 */ +#define USART_PRESCALER_DIV256 0x0000000BU /*!< fclk_pres = fclk/256 */ + +/** + * @} + */ + +/** @defgroup USART_Request_Parameters USART Request Parameters + * @{ + */ +#define USART_RXDATA_FLUSH_REQUEST USART_RQR_RXFRQ /*!< Receive Data flush Request */ +#define USART_TXDATA_FLUSH_REQUEST USART_RQR_TXFRQ /*!< Transmit data flush Request */ +/** + * @} + */ + +/** @defgroup USART_Flags USART Flags + * Elements values convention: 0xXXXX + * - 0xXXXX : Flag mask in the ISR register + * @{ + */ +#define USART_FLAG_TXFT USART_ISR_TXFT /*!< USART TXFIFO threshold flag */ +#define USART_FLAG_RXFT USART_ISR_RXFT /*!< USART RXFIFO threshold flag */ +#define USART_FLAG_RXFF USART_ISR_RXFF /*!< USART RXFIFO Full flag */ +#define USART_FLAG_TXFE USART_ISR_TXFE /*!< USART TXFIFO Empty flag */ +#define USART_FLAG_REACK USART_ISR_REACK /*!< USART receive enable acknowledge flag */ +#define USART_FLAG_TEACK USART_ISR_TEACK /*!< USART transmit enable acknowledge flag */ +#define USART_FLAG_BUSY USART_ISR_BUSY /*!< USART busy flag */ +#define USART_FLAG_UDR USART_ISR_UDR /*!< SPI slave underrun error flag */ +#define USART_FLAG_TXE USART_ISR_TXE_TXFNF /*!< USART transmit data register empty */ +#define USART_FLAG_TXFNF USART_ISR_TXE_TXFNF /*!< USART TXFIFO not full */ +#define USART_FLAG_TC USART_ISR_TC /*!< USART transmission complete */ +#define USART_FLAG_RXNE USART_ISR_RXNE_RXFNE /*!< USART read data register not empty */ +#define USART_FLAG_RXFNE USART_ISR_RXNE_RXFNE /*!< USART RXFIFO not empty */ +#define USART_FLAG_IDLE USART_ISR_IDLE /*!< USART idle flag */ +#define USART_FLAG_ORE USART_ISR_ORE /*!< USART overrun error */ +#define USART_FLAG_NE USART_ISR_NE /*!< USART noise error */ +#define USART_FLAG_FE USART_ISR_FE /*!< USART frame error */ +#define USART_FLAG_PE USART_ISR_PE /*!< USART parity error */ +/** + * @} + */ + +/** @defgroup USART_Interrupt_definition USART Interrupts Definition + * Elements values convention: 0000ZZZZ0XXYYYYYb + * - YYYYY : Interrupt source position in the XX register (5bits) + * - XX : Interrupt source register (2bits) + * - 01: CR1 register + * - 10: CR2 register + * - 11: CR3 register + * - ZZZZ : Flag position in the ISR register(4bits) + * @{ + */ + +#define USART_IT_PE 0x0028U /*!< USART parity error interruption */ +#define USART_IT_TXE 0x0727U /*!< USART transmit data register empty interruption */ +#define USART_IT_TXFNF 0x0727U /*!< USART TX FIFO not full interruption */ +#define USART_IT_TC 0x0626U /*!< USART transmission complete interruption */ +#define USART_IT_RXNE 0x0525U /*!< USART read data register not empty interruption */ +#define USART_IT_RXFNE 0x0525U /*!< USART RXFIFO not empty interruption */ +#define USART_IT_IDLE 0x0424U /*!< USART idle interruption */ +#define USART_IT_ERR 0x0060U /*!< USART error interruption */ +#define USART_IT_ORE 0x0300U /*!< USART overrun error interruption */ +#define USART_IT_NE 0x0200U /*!< USART noise error interruption */ +#define USART_IT_FE 0x0100U /*!< USART frame error interruption */ +#define USART_IT_RXFF 0x183FU /*!< USART RXFIFO full interruption */ +#define USART_IT_TXFE 0x173EU /*!< USART TXFIFO empty interruption */ +#define USART_IT_RXFT 0x1A7CU /*!< USART RXFIFO threshold reached interruption */ +#define USART_IT_TXFT 0x1B77U /*!< USART TXFIFO threshold reached interruption */ + +/** + * @} + */ + +/** @defgroup USART_IT_CLEAR_Flags USART Interruption Clear Flags + * @{ + */ +#define USART_CLEAR_PEF USART_ICR_PECF /*!< Parity Error Clear Flag */ +#define USART_CLEAR_FEF USART_ICR_FECF /*!< Framing Error Clear Flag */ +#define USART_CLEAR_NEF USART_ICR_NECF /*!< Noise Error detected Clear Flag */ +#define USART_CLEAR_OREF USART_ICR_ORECF /*!< OverRun Error Clear Flag */ +#define USART_CLEAR_IDLEF USART_ICR_IDLECF /*!< IDLE line detected Clear Flag */ +#define USART_CLEAR_TCF USART_ICR_TCCF /*!< Transmission Complete Clear Flag */ +#define USART_CLEAR_UDRF USART_ICR_UDRCF /*!< SPI slave underrun error Clear Flag */ +#define USART_CLEAR_TXFECF USART_ICR_TXFECF /*!< TXFIFO Empty Clear Flag */ +/** + * @} + */ + +/** @defgroup USART_Interruption_Mask USART Interruption Flags Mask + * @{ + */ +#define USART_IT_MASK 0x001FU /*!< USART interruptions flags mask */ +#define USART_CR_MASK 0x00E0U /*!< USART control register mask */ +#define USART_CR_POS 5U /*!< USART control register position */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macros -----------------------------------------------------------*/ +/** @defgroup USART_Exported_Macros USART Exported Macros + * @{ + */ + +/** @brief Reset USART handle state. + * @param __HANDLE__ USART handle. + * @retval None + */ +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) +#define __HAL_USART_RESET_HANDLE_STATE(__HANDLE__) do{ \ + (__HANDLE__)->State = HAL_USART_STATE_RESET; \ + (__HANDLE__)->MspInitCallback = NULL; \ + (__HANDLE__)->MspDeInitCallback = NULL; \ + } while(0U) +#else +#define __HAL_USART_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_USART_STATE_RESET) +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + +/** @brief Check whether the specified USART flag is set or not. + * @param __HANDLE__ specifies the USART Handle + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg @ref USART_FLAG_TXFT TXFIFO threshold flag + * @arg @ref USART_FLAG_RXFT RXFIFO threshold flag + * @arg @ref USART_FLAG_RXFF RXFIFO Full flag + * @arg @ref USART_FLAG_TXFE TXFIFO Empty flag + * @arg @ref USART_FLAG_REACK Receive enable acknowledge flag + * @arg @ref USART_FLAG_TEACK Transmit enable acknowledge flag + * @arg @ref USART_FLAG_BUSY Busy flag + * @arg @ref USART_FLAG_UDR SPI slave underrun error flag + * @arg @ref USART_FLAG_TXE Transmit data register empty flag + * @arg @ref USART_FLAG_TXFNF TXFIFO not full flag + * @arg @ref USART_FLAG_TC Transmission Complete flag + * @arg @ref USART_FLAG_RXNE Receive data register not empty flag + * @arg @ref USART_FLAG_RXFNE RXFIFO not empty flag + * @arg @ref USART_FLAG_IDLE Idle Line detection flag + * @arg @ref USART_FLAG_ORE OverRun Error flag + * @arg @ref USART_FLAG_NE Noise Error flag + * @arg @ref USART_FLAG_FE Framing Error flag + * @arg @ref USART_FLAG_PE Parity Error flag + * @retval The new state of __FLAG__ (TRUE or FALSE). + */ +#define __HAL_USART_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->ISR & (__FLAG__)) == (__FLAG__)) + +/** @brief Clear the specified USART pending flag. + * @param __HANDLE__ specifies the USART Handle. + * @param __FLAG__ specifies the flag to check. + * This parameter can be any combination of the following values: + * @arg @ref USART_CLEAR_PEF Parity Error Clear Flag + * @arg @ref USART_CLEAR_FEF Framing Error Clear Flag + * @arg @ref USART_CLEAR_NEF Noise detected Clear Flag + * @arg @ref USART_CLEAR_OREF Overrun Error Clear Flag + * @arg @ref USART_CLEAR_IDLEF IDLE line detected Clear Flag + * @arg @ref USART_CLEAR_TXFECF TXFIFO empty clear Flag + * @arg @ref USART_CLEAR_TCF Transmission Complete Clear Flag + * @arg @ref USART_CLEAR_UDRF SPI slave underrun error Clear Flag + * @retval None + */ +#define __HAL_USART_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->ICR = (__FLAG__)) + +/** @brief Clear the USART PE pending flag. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_CLEAR_PEFLAG(__HANDLE__) __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_PEF) + +/** @brief Clear the USART FE pending flag. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_CLEAR_FEFLAG(__HANDLE__) __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_FEF) + +/** @brief Clear the USART NE pending flag. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_CLEAR_NEFLAG(__HANDLE__) __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_NEF) + +/** @brief Clear the USART ORE pending flag. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_CLEAR_OREFLAG(__HANDLE__) __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_OREF) + +/** @brief Clear the USART IDLE pending flag. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_IDLEF) + +/** @brief Clear the USART TX FIFO empty clear flag. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_CLEAR_TXFECF(__HANDLE__) __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_TXFECF) + +/** @brief Clear SPI slave underrun error flag. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_CLEAR_UDRFLAG(__HANDLE__) __HAL_USART_CLEAR_FLAG((__HANDLE__), USART_CLEAR_UDRF) + +/** @brief Enable the specified USART interrupt. + * @param __HANDLE__ specifies the USART Handle. + * @param __INTERRUPT__ specifies the USART interrupt source to enable. + * This parameter can be one of the following values: + * @arg @ref USART_IT_RXFF RXFIFO Full interrupt + * @arg @ref USART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref USART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref USART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref USART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref USART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref USART_IT_TC Transmission complete interrupt + * @arg @ref USART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref USART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref USART_IT_IDLE Idle line detection interrupt + * @arg @ref USART_IT_PE Parity Error interrupt + * @arg @ref USART_IT_ERR Error interrupt(Frame error, noise error, overrun error) + * @retval None + */ +#define __HAL_USART_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((((__INTERRUPT__) & USART_CR_MASK) >> USART_CR_POS) == 1U)? ((__HANDLE__)->Instance->CR1 |= (1U << ((__INTERRUPT__) & USART_IT_MASK))): \ + ((((__INTERRUPT__) & USART_CR_MASK) >> USART_CR_POS) == 2U)? ((__HANDLE__)->Instance->CR2 |= (1U << ((__INTERRUPT__) & USART_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 |= (1U << ((__INTERRUPT__) & USART_IT_MASK)))) + +/** @brief Disable the specified USART interrupt. + * @param __HANDLE__ specifies the USART Handle. + * @param __INTERRUPT__ specifies the USART interrupt source to disable. + * This parameter can be one of the following values: + * @arg @ref USART_IT_RXFF RXFIFO Full interrupt + * @arg @ref USART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref USART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref USART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref USART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref USART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref USART_IT_TC Transmission complete interrupt + * @arg @ref USART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref USART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref USART_IT_IDLE Idle line detection interrupt + * @arg @ref USART_IT_PE Parity Error interrupt + * @arg @ref USART_IT_ERR Error interrupt(Frame error, noise error, overrun error) + * @retval None + */ +#define __HAL_USART_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((((__INTERRUPT__) & USART_CR_MASK) >> USART_CR_POS) == 1U)? ((__HANDLE__)->Instance->CR1 &= ~ (1U << ((__INTERRUPT__) & USART_IT_MASK))): \ + ((((__INTERRUPT__) & USART_CR_MASK) >> USART_CR_POS) == 2U)? ((__HANDLE__)->Instance->CR2 &= ~ (1U << ((__INTERRUPT__) & USART_IT_MASK))): \ + ((__HANDLE__)->Instance->CR3 &= ~ (1U << ((__INTERRUPT__) & USART_IT_MASK)))) + + +/** @brief Check whether the specified USART interrupt has occurred or not. + * @param __HANDLE__ specifies the USART Handle. + * @param __INTERRUPT__ specifies the USART interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref USART_IT_RXFF RXFIFO Full interrupt + * @arg @ref USART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref USART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref USART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref USART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref USART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref USART_IT_TC Transmission complete interrupt + * @arg @ref USART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref USART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref USART_IT_IDLE Idle line detection interrupt + * @arg @ref USART_IT_ORE OverRun Error interrupt + * @arg @ref USART_IT_NE Noise Error interrupt + * @arg @ref USART_IT_FE Framing Error interrupt + * @arg @ref USART_IT_PE Parity Error interrupt + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_USART_GET_IT(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->ISR & ((uint32_t)1 << ((__INTERRUPT__)>> 0x08))) != RESET) ? SET : RESET) + +/** @brief Check whether the specified USART interrupt source is enabled or not. + * @param __HANDLE__ specifies the USART Handle. + * @param __INTERRUPT__ specifies the USART interrupt source to check. + * This parameter can be one of the following values: + * @arg @ref USART_IT_RXFF RXFIFO Full interrupt + * @arg @ref USART_IT_TXFE TXFIFO Empty interrupt + * @arg @ref USART_IT_RXFT RXFIFO threshold interrupt + * @arg @ref USART_IT_TXFT TXFIFO threshold interrupt + * @arg @ref USART_IT_TXE Transmit Data Register empty interrupt + * @arg @ref USART_IT_TXFNF TX FIFO not full interrupt + * @arg @ref USART_IT_TC Transmission complete interrupt + * @arg @ref USART_IT_RXNE Receive Data register not empty interrupt + * @arg @ref USART_IT_RXFNE RXFIFO not empty interrupt + * @arg @ref USART_IT_IDLE Idle line detection interrupt + * @arg @ref USART_IT_ORE OverRun Error interrupt + * @arg @ref USART_IT_NE Noise Error interrupt + * @arg @ref USART_IT_FE Framing Error interrupt + * @arg @ref USART_IT_PE Parity Error interrupt + * @retval The new state of __INTERRUPT__ (SET or RESET). + */ +#define __HAL_USART_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((((((uint8_t)(__INTERRUPT__)) >> 0x05U) == 0x01U) ? (__HANDLE__)->Instance->CR1 : \ + (((((uint8_t)(__INTERRUPT__)) >> 0x05U) == 0x02U) ? (__HANDLE__)->Instance->CR2 : \ + (__HANDLE__)->Instance->CR3)) & (0x01U << (((uint16_t)(__INTERRUPT__)) & USART_IT_MASK))) != RESET) ? SET : RESET) + + +/** @brief Clear the specified USART ISR flag, in setting the proper ICR register flag. + * @param __HANDLE__ specifies the USART Handle. + * @param __IT_CLEAR__ specifies the interrupt clear register flag that needs to be set + * to clear the corresponding interrupt. + * This parameter can be one of the following values: + * @arg @ref USART_CLEAR_PEF Parity Error Clear Flag + * @arg @ref USART_CLEAR_FEF Framing Error Clear Flag + * @arg @ref USART_CLEAR_NEF Noise detected Clear Flag + * @arg @ref USART_CLEAR_OREF Overrun Error Clear Flag + * @arg @ref USART_CLEAR_IDLEF IDLE line detected Clear Flag + * @arg @ref USART_CLEAR_TXFECF TXFIFO empty clear Flag + * @arg @ref USART_CLEAR_TCF Transmission Complete Clear Flag + * @retval None + */ +#define __HAL_USART_CLEAR_IT(__HANDLE__, __IT_CLEAR__) ((__HANDLE__)->Instance->ICR = (uint32_t)(__IT_CLEAR__)) + +/** @brief Set a specific USART request flag. + * @param __HANDLE__ specifies the USART Handle. + * @param __REQ__ specifies the request flag to set. + * This parameter can be one of the following values: + * @arg @ref USART_RXDATA_FLUSH_REQUEST Receive Data flush Request + * @arg @ref USART_TXDATA_FLUSH_REQUEST Transmit data flush Request + * + * @retval None + */ +#define __HAL_USART_SEND_REQ(__HANDLE__, __REQ__) ((__HANDLE__)->Instance->RQR |= (__REQ__)) + +/** @brief Enable the USART one bit sample method. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT) + +/** @brief Disable the USART one bit sample method. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3 &= ~USART_CR3_ONEBIT) + +/** @brief Enable USART. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 |= USART_CR1_UE) + +/** @brief Disable USART. + * @param __HANDLE__ specifies the USART Handle. + * @retval None + */ +#define __HAL_USART_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR1 &= ~USART_CR1_UE) + +/** + * @} + */ + +/* Private macros --------------------------------------------------------*/ +/** @defgroup USART_Private_Macros USART Private Macros + * @{ + */ + +/** @brief Get USART clock division factor from clock prescaler value. + * @param __CLOCKPRESCALER__ USART prescaler value. + * @retval USART clock division factor + */ +#define USART_GET_DIV_FACTOR(__CLOCKPRESCALER__) \ + (((__CLOCKPRESCALER__) == USART_PRESCALER_DIV1) ? 1U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV2) ? 2U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV4) ? 4U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV6) ? 6U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV8) ? 8U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV10) ? 10U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV12) ? 12U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV16) ? 16U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV32) ? 32U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV64) ? 64U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV128) ? 128U : \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV256) ? 256U : 1U) + +/** @brief BRR division operation to set BRR register in 8-bit oversampling mode. + * @param __PCLK__ USART clock. + * @param __BAUD__ Baud rate set by the user. + * @param __CLOCKPRESCALER__ UART prescaler value. + * @retval Division result + */ +#define USART_DIV_SAMPLING8(__PCLK__, __BAUD__, __CLOCKPRESCALER__) (((((__PCLK__)/USART_GET_DIV_FACTOR(__CLOCKPRESCALER__))*2U) + ((__BAUD__)/2U)) / (__BAUD__)) + +/** @brief Report the USART clock source. + * @param __HANDLE__ specifies the USART Handle. + * @param __CLOCKSOURCE__ output variable. + * @retval the USART clocking source, written in __CLOCKSOURCE__. + */ +#define USART_GETCLOCKSOURCE(__HANDLE__,__CLOCKSOURCE__) \ + do { \ + if((__HANDLE__)->Instance == USART1) \ + { \ + switch(__HAL_RCC_GET_USART1_SOURCE()) \ + { \ + case RCC_USART1CLKSOURCE_PCLK2: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_PCLK2; \ + break; \ + case RCC_USART1CLKSOURCE_HSI: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_HSI; \ + break; \ + case RCC_USART1CLKSOURCE_SYSCLK: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_SYSCLK; \ + break; \ + case RCC_USART1CLKSOURCE_LSE: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_LSE; \ + break; \ + default: \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED; \ + break; \ + } \ + } \ + else \ + { \ + (__CLOCKSOURCE__) = USART_CLOCKSOURCE_UNDEFINED; \ + } \ + } while(0U) + +/** @brief Check USART Baud rate. + * @param __BAUDRATE__ Baudrate specified by the user. + * The maximum Baud Rate is derived from the maximum clock on WB (i.e. 64 MHz) + * divided by the smallest oversampling used on the USART (i.e. 8) + * @retval SET (__BAUDRATE__ is valid) or RESET (__BAUDRATE__ is invalid) */ +#define IS_USART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) <= 8000000U) + +/** + * @brief Ensure that USART frame number of stop bits is valid. + * @param __STOPBITS__ USART frame number of stop bits. + * @retval SET (__STOPBITS__ is valid) or RESET (__STOPBITS__ is invalid) + */ +#define IS_USART_STOPBITS(__STOPBITS__) (((__STOPBITS__) == USART_STOPBITS_0_5) || \ + ((__STOPBITS__) == USART_STOPBITS_1) || \ + ((__STOPBITS__) == USART_STOPBITS_1_5) || \ + ((__STOPBITS__) == USART_STOPBITS_2)) + +/** + * @brief Ensure that USART frame parity is valid. + * @param __PARITY__ USART frame parity. + * @retval SET (__PARITY__ is valid) or RESET (__PARITY__ is invalid) + */ +#define IS_USART_PARITY(__PARITY__) (((__PARITY__) == USART_PARITY_NONE) || \ + ((__PARITY__) == USART_PARITY_EVEN) || \ + ((__PARITY__) == USART_PARITY_ODD)) + +/** + * @brief Ensure that USART communication mode is valid. + * @param __MODE__ USART communication mode. + * @retval SET (__MODE__ is valid) or RESET (__MODE__ is invalid) + */ +#define IS_USART_MODE(__MODE__) ((((__MODE__) & 0xFFFFFFF3U) == 0x00U) && ((__MODE__) != 0x00U)) + +/** + * @brief Ensure that USART oversampling is valid. + * @param __SAMPLING__ USART oversampling. + * @retval SET (__SAMPLING__ is valid) or RESET (__SAMPLING__ is invalid) + */ +#define IS_USART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == USART_OVERSAMPLING_16) || \ + ((__SAMPLING__) == USART_OVERSAMPLING_8)) + +/** + * @brief Ensure that USART clock state is valid. + * @param __CLOCK__ USART clock state. + * @retval SET (__CLOCK__ is valid) or RESET (__CLOCK__ is invalid) + */ +#define IS_USART_CLOCK(__CLOCK__) (((__CLOCK__) == USART_CLOCK_DISABLE) || \ + ((__CLOCK__) == USART_CLOCK_ENABLE)) + +/** + * @brief Ensure that USART frame polarity is valid. + * @param __CPOL__ USART frame polarity. + * @retval SET (__CPOL__ is valid) or RESET (__CPOL__ is invalid) + */ +#define IS_USART_POLARITY(__CPOL__) (((__CPOL__) == USART_POLARITY_LOW) || ((__CPOL__) == USART_POLARITY_HIGH)) + +/** + * @brief Ensure that USART frame phase is valid. + * @param __CPHA__ USART frame phase. + * @retval SET (__CPHA__ is valid) or RESET (__CPHA__ is invalid) + */ +#define IS_USART_PHASE(__CPHA__) (((__CPHA__) == USART_PHASE_1EDGE) || ((__CPHA__) == USART_PHASE_2EDGE)) + +/** + * @brief Ensure that USART frame last bit clock pulse setting is valid. + * @param __LASTBIT__ USART frame last bit clock pulse setting. + * @retval SET (__LASTBIT__ is valid) or RESET (__LASTBIT__ is invalid) + */ +#define IS_USART_LASTBIT(__LASTBIT__) (((__LASTBIT__) == USART_LASTBIT_DISABLE) || \ + ((__LASTBIT__) == USART_LASTBIT_ENABLE)) + +/** + * @brief Ensure that USART request parameter is valid. + * @param __PARAM__ USART request parameter. + * @retval SET (__PARAM__ is valid) or RESET (__PARAM__ is invalid) + */ +#define IS_USART_REQUEST_PARAMETER(__PARAM__) (((__PARAM__) == USART_RXDATA_FLUSH_REQUEST) || \ + ((__PARAM__) == USART_TXDATA_FLUSH_REQUEST)) + +/** + * @brief Ensure that USART Prescaler is valid. + * @param __CLOCKPRESCALER__ USART Prescaler value. + * @retval SET (__CLOCKPRESCALER__ is valid) or RESET (__CLOCKPRESCALER__ is invalid) + */ +#define IS_USART_PRESCALER(__CLOCKPRESCALER__) (((__CLOCKPRESCALER__) == USART_PRESCALER_DIV1) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV2) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV4) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV6) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV8) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV10) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV12) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV16) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV32) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV64) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV128) || \ + ((__CLOCKPRESCALER__) == USART_PRESCALER_DIV256)) + +/** + * @} + */ + +/* Include USART HAL Extended module */ +#include "stm32wbxx_hal_usart_ex.h" + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup USART_Exported_Functions USART Exported Functions + * @{ + */ + +/** @addtogroup USART_Exported_Functions_Group1 Initialization and de-initialization functions + * @{ + */ + +/* Initialization and de-initialization functions ****************************/ +HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USART_DeInit(USART_HandleTypeDef *husart); +void HAL_USART_MspInit(USART_HandleTypeDef *husart); +void HAL_USART_MspDeInit(USART_HandleTypeDef *husart); + +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_USART_RegisterCallback(USART_HandleTypeDef *husart, HAL_USART_CallbackIDTypeDef CallbackID, pUSART_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_USART_UnRegisterCallback(USART_HandleTypeDef *husart, HAL_USART_CallbackIDTypeDef CallbackID); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @addtogroup USART_Exported_Functions_Group2 IO operation functions + * @{ + */ + +/* IO operation functions *****************************************************/ +HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_USART_Receive(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_USART_TransmitReceive(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout); +HAL_StatusTypeDef HAL_USART_Transmit_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size); +HAL_StatusTypeDef HAL_USART_Receive_IT(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size); +HAL_StatusTypeDef HAL_USART_TransmitReceive_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size); +HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size); +HAL_StatusTypeDef HAL_USART_Receive_DMA(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size); +HAL_StatusTypeDef HAL_USART_TransmitReceive_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size); +HAL_StatusTypeDef HAL_USART_DMAPause(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USART_DMAResume(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USART_DMAStop(USART_HandleTypeDef *husart); +/* Transfer Abort functions */ +HAL_StatusTypeDef HAL_USART_Abort(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USART_Abort_IT(USART_HandleTypeDef *husart); + +void HAL_USART_IRQHandler(USART_HandleTypeDef *husart); +void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart); +void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart); +void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart); +void HAL_USART_RxHalfCpltCallback(USART_HandleTypeDef *husart); +void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart); +void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart); +void HAL_USART_AbortCpltCallback(USART_HandleTypeDef *husart); + +/** + * @} + */ + +/** @addtogroup USART_Exported_Functions_Group4 Peripheral State and Error functions + * @{ + */ + +/* Peripheral State and Error functions ***************************************/ +HAL_USART_StateTypeDef HAL_USART_GetState(USART_HandleTypeDef *husart); +uint32_t HAL_USART_GetError(USART_HandleTypeDef *husart); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_USART_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_usart_ex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_usart_ex.h new file mode 100644 index 0000000..616e214 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_usart_ex.h @@ -0,0 +1,285 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_usart_ex.h + * @author MCD Application Team + * @brief Header file of USART HAL Extended module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_USART_EX_H +#define STM32WBxx_HAL_USART_EX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup USARTEx + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup USARTEx_Exported_Constants USARTEx Exported Constants + * @{ + */ + +/** @defgroup USARTEx_Word_Length USARTEx Word Length + * @{ + */ +#define USART_WORDLENGTH_7B ((uint32_t)USART_CR1_M1) /*!< 7-bit long USART frame */ +#define USART_WORDLENGTH_8B 0x00000000U /*!< 8-bit long USART frame */ +#define USART_WORDLENGTH_9B ((uint32_t)USART_CR1_M0) /*!< 9-bit long USART frame */ +/** + * @} + */ + +/** @defgroup USARTEx_Slave_Select_management USARTEx Slave Select Management + * @{ + */ +#define USART_NSS_HARD 0x00000000U /*!< SPI slave selection depends on NSS input pin */ +#define USART_NSS_SOFT USART_CR2_DIS_NSS /*!< SPI slave is always selected and NSS input pin is ignored */ +/** + * @} + */ + + +/** @defgroup USARTEx_Slave_Mode USARTEx Synchronous Slave mode enable + * @brief USART SLAVE mode + * @{ + */ +#define USART_SLAVEMODE_DISABLE 0x00000000U /*!< USART SPI Slave Mode Enable */ +#define USART_SLAVEMODE_ENABLE USART_CR2_SLVEN /*!< USART SPI Slave Mode Disable */ +/** + * @} + */ + +/** @defgroup USARTEx_FIFO_mode USARTEx FIFO mode + * @brief USART FIFO mode + * @{ + */ +#define USART_FIFOMODE_DISABLE 0x00000000U /*!< FIFO mode disable */ +#define USART_FIFOMODE_ENABLE USART_CR1_FIFOEN /*!< FIFO mode enable */ +/** + * @} + */ + +/** @defgroup USARTEx_TXFIFO_threshold_level USARTEx TXFIFO threshold level + * @brief USART TXFIFO level + * @{ + */ +#define USART_TXFIFO_THRESHOLD_1_8 0x00000000U /*!< TXFIFO reaches 1/8 of its depth */ +#define USART_TXFIFO_THRESHOLD_1_4 USART_CR3_TXFTCFG_0 /*!< TXFIFO reaches 1/4 of its depth */ +#define USART_TXFIFO_THRESHOLD_1_2 USART_CR3_TXFTCFG_1 /*!< TXFIFO reaches 1/2 of its depth */ +#define USART_TXFIFO_THRESHOLD_3_4 (USART_CR3_TXFTCFG_0|USART_CR3_TXFTCFG_1) /*!< TXFIFO reaches 3/4 of its depth */ +#define USART_TXFIFO_THRESHOLD_7_8 USART_CR3_TXFTCFG_2 /*!< TXFIFO reaches 7/8 of its depth */ +#define USART_TXFIFO_THRESHOLD_8_8 (USART_CR3_TXFTCFG_2|USART_CR3_TXFTCFG_0) /*!< TXFIFO becomes empty */ +/** + * @} + */ + +/** @defgroup USARTEx_RXFIFO_threshold_level USARTEx RXFIFO threshold level + * @brief USART RXFIFO level + * @{ + */ +#define USART_RXFIFO_THRESHOLD_1_8 0x00000000U /*!< RXFIFO FIFO reaches 1/8 of its depth */ +#define USART_RXFIFO_THRESHOLD_1_4 USART_CR3_RXFTCFG_0 /*!< RXFIFO FIFO reaches 1/4 of its depth */ +#define USART_RXFIFO_THRESHOLD_1_2 USART_CR3_RXFTCFG_1 /*!< RXFIFO FIFO reaches 1/2 of its depth */ +#define USART_RXFIFO_THRESHOLD_3_4 (USART_CR3_RXFTCFG_0|USART_CR3_RXFTCFG_1) /*!< RXFIFO FIFO reaches 3/4 of its depth */ +#define USART_RXFIFO_THRESHOLD_7_8 USART_CR3_RXFTCFG_2 /*!< RXFIFO FIFO reaches 7/8 of its depth */ +#define USART_RXFIFO_THRESHOLD_8_8 (USART_CR3_RXFTCFG_2|USART_CR3_RXFTCFG_0) /*!< RXFIFO FIFO becomes full */ +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup USARTEx_Private_Macros USARTEx Private Macros + * @{ + */ + +/** @brief Compute the USART mask to apply to retrieve the received data + * according to the word length and to the parity bits activation. + * @note If PCE = 1, the parity bit is not included in the data extracted + * by the reception API(). + * This masking operation is not carried out in the case of + * DMA transfers. + * @param __HANDLE__ specifies the USART Handle. + * @retval None, the mask to apply to USART RDR register is stored in (__HANDLE__)->Mask field. + */ +#define USART_MASK_COMPUTATION(__HANDLE__) \ + do { \ + if ((__HANDLE__)->Init.WordLength == USART_WORDLENGTH_9B) \ + { \ + if ((__HANDLE__)->Init.Parity == USART_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x01FFU; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x00FFU; \ + } \ + } \ + else if ((__HANDLE__)->Init.WordLength == USART_WORDLENGTH_8B) \ + { \ + if ((__HANDLE__)->Init.Parity == USART_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x00FFU; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x007FU; \ + } \ + } \ + else if ((__HANDLE__)->Init.WordLength == USART_WORDLENGTH_7B) \ + { \ + if ((__HANDLE__)->Init.Parity == USART_PARITY_NONE) \ + { \ + (__HANDLE__)->Mask = 0x007FU; \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x003FU; \ + } \ + } \ + else \ + { \ + (__HANDLE__)->Mask = 0x0000U; \ + } \ +} while(0U) + + +/** + * @brief Ensure that USART frame length is valid. + * @param __LENGTH__ USART frame length. + * @retval SET (__LENGTH__ is valid) or RESET (__LENGTH__ is invalid) + */ +#define IS_USART_WORD_LENGTH(__LENGTH__) (((__LENGTH__) == USART_WORDLENGTH_7B) || \ + ((__LENGTH__) == USART_WORDLENGTH_8B) || \ + ((__LENGTH__) == USART_WORDLENGTH_9B)) + +/** + * @brief Ensure that USART Negative Slave Select (NSS) pin management is valid. + * @param __NSS__ USART Negative Slave Select pin management. + * @retval SET (__NSS__ is valid) or RESET (__NSS__ is invalid) + */ +#define IS_USART_NSS(__NSS__) (((__NSS__) == USART_NSS_HARD) || \ + ((__NSS__) == USART_NSS_SOFT)) + +/** + * @brief Ensure that USART Slave Mode is valid. + * @param __STATE__ USART Slave Mode. + * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid) + */ +#define IS_USART_SLAVEMODE(__STATE__) (((__STATE__) == USART_SLAVEMODE_DISABLE ) || \ + ((__STATE__) == USART_SLAVEMODE_ENABLE)) + +/** + * @brief Ensure that USART FIFO mode is valid. + * @param __STATE__ USART FIFO mode. + * @retval SET (__STATE__ is valid) or RESET (__STATE__ is invalid) + */ +#define IS_USART_FIFO_MODE_STATE(__STATE__) (((__STATE__) == USART_FIFOMODE_DISABLE ) || \ + ((__STATE__) == USART_FIFOMODE_ENABLE)) + +/** + * @brief Ensure that USART TXFIFO threshold level is valid. + * @param __THRESHOLD__ USART TXFIFO threshold level. + * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid) + */ +#define IS_USART_TXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_1_8) || \ + ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_1_4) || \ + ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_1_2) || \ + ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_3_4) || \ + ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_7_8) || \ + ((__THRESHOLD__) == USART_TXFIFO_THRESHOLD_8_8)) + +/** + * @brief Ensure that USART RXFIFO threshold level is valid. + * @param __THRESHOLD__ USART RXFIFO threshold level. + * @retval SET (__THRESHOLD__ is valid) or RESET (__THRESHOLD__ is invalid) + */ +#define IS_USART_RXFIFO_THRESHOLD(__THRESHOLD__) (((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_1_8) || \ + ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_1_4) || \ + ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_1_2) || \ + ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_3_4) || \ + ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_7_8) || \ + ((__THRESHOLD__) == USART_RXFIFO_THRESHOLD_8_8)) +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup USARTEx_Exported_Functions + * @{ + */ + +/** @addtogroup USARTEx_Exported_Functions_Group1 + * @{ + */ + +/* IO operation functions *****************************************************/ +void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart); +void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart); + +/** + * @} + */ + +/** @addtogroup USARTEx_Exported_Functions_Group2 + * @{ + */ + +/* Peripheral Control functions ***********************************************/ +HAL_StatusTypeDef HAL_USARTEx_EnableSlaveMode(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USARTEx_DisableSlaveMode(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USARTEx_ConfigNSS(USART_HandleTypeDef *husart, uint32_t NSSConfig); +HAL_StatusTypeDef HAL_USARTEx_EnableFifoMode(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USARTEx_DisableFifoMode(USART_HandleTypeDef *husart); +HAL_StatusTypeDef HAL_USARTEx_SetTxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold); +HAL_StatusTypeDef HAL_USARTEx_SetRxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_USART_EX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_wwdg.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_wwdg.h new file mode 100644 index 0000000..8d69784 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_wwdg.h @@ -0,0 +1,308 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_wwdg.h + * @author MCD Application Team + * @brief Header file of WWDG HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_HAL_WWDG_H +#define STM32WBxx_HAL_WWDG_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup WWDG + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** @defgroup WWDG_Exported_Types WWDG Exported Types + * @{ + */ + +/** + * @brief WWDG Init structure definition + */ +typedef struct +{ + uint32_t Prescaler; /*!< Specifies the prescaler value of the WWDG. + This parameter can be a value of @ref WWDG_Prescaler */ + + uint32_t Window; /*!< Specifies the WWDG window value to be compared to the downcounter. + This parameter must be a number Min_Data = 0x40 and Max_Data = 0x7F */ + + uint32_t Counter; /*!< Specifies the WWDG free-running downcounter value. + This parameter must be a number between Min_Data = 0x40 and Max_Data = 0x7F */ + + uint32_t EWIMode ; /*!< Specifies if WWDG Early Wakeup Interupt is enable or not. + This parameter can be a value of @ref WWDG_EWI_Mode */ + +} WWDG_InitTypeDef; + +/** + * @brief WWDG handle Structure definition + */ +#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1) +typedef struct __WWDG_HandleTypeDef +#else +typedef struct +#endif +{ + WWDG_TypeDef *Instance; /*!< Register base address */ + + WWDG_InitTypeDef Init; /*!< WWDG required parameters */ + +#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1) + void (* EwiCallback)(struct __WWDG_HandleTypeDef *hwwdg); /*!< WWDG Early WakeUp Interrupt callback */ + + void (* MspInitCallback)(struct __WWDG_HandleTypeDef *hwwdg); /*!< WWDG Msp Init callback */ +#endif +} WWDG_HandleTypeDef; + +#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1) +/** + * @brief HAL WWDG common Callback ID enumeration definition + */ +typedef enum +{ + HAL_WWDG_EWI_CB_ID = 0x00u, /*!< WWDG EWI callback ID */ + HAL_WWDG_MSPINIT_CB_ID = 0x01u, /*!< WWDG MspInit callback ID */ +} HAL_WWDG_CallbackIDTypeDef; + +/** + * @brief HAL WWDG Callback pointer definition + */ +typedef void (*pWWDG_CallbackTypeDef)(WWDG_HandleTypeDef *hppp); /*!< pointer to a WWDG common callback functions */ + +#endif +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup WWDG_Exported_Constants WWDG Exported Constants + * @{ + */ + +/** @defgroup WWDG_Interrupt_definition WWDG Interrupt definition + * @{ + */ +#define WWDG_IT_EWI WWDG_CFR_EWI /*!< Early wakeup interrupt */ +/** + * @} + */ + +/** @defgroup WWDG_Flag_definition WWDG Flag definition + * @brief WWDG Flag definition + * @{ + */ +#define WWDG_FLAG_EWIF WWDG_SR_EWIF /*!< Early wakeup interrupt flag */ +/** + * @} + */ + +/** @defgroup WWDG_Prescaler WWDG Prescaler + * @{ + */ +#define WWDG_PRESCALER_1 0x00000000u /*!< WWDG counter clock = (PCLK1/4096)/1 */ +#define WWDG_PRESCALER_2 WWDG_CFR_WDGTB_0 /*!< WWDG counter clock = (PCLK1/4096)/2 */ +#define WWDG_PRESCALER_4 WWDG_CFR_WDGTB_1 /*!< WWDG counter clock = (PCLK1/4096)/4 */ +#define WWDG_PRESCALER_8 (WWDG_CFR_WDGTB_1 | WWDG_CFR_WDGTB_0) /*!< WWDG counter clock = (PCLK1/4096)/8 */ +#define WWDG_PRESCALER_16 WWDG_CFR_WDGTB_2 /*!< WWDG counter clock = (PCLK1/4096)/16 */ +#define WWDG_PRESCALER_32 (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_0) /*!< WWDG counter clock = (PCLK1/4096)/32 */ +#define WWDG_PRESCALER_64 (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_1) /*!< WWDG counter clock = (PCLK1/4096)/64 */ +#define WWDG_PRESCALER_128 WWDG_CFR_WDGTB /*!< WWDG counter clock = (PCLK1/4096)/128 */ +/** + * @} + */ + +/** @defgroup WWDG_EWI_Mode WWDG Early Wakeup Interrupt Mode + * @{ + */ +#define WWDG_EWI_DISABLE 0x00000000u /*!< EWI Disable */ +#define WWDG_EWI_ENABLE WWDG_CFR_EWI /*!< EWI Enable */ +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/** @defgroup WWDG_Private_Macros WWDG Private Macros + * @{ + */ +#define IS_WWDG_PRESCALER(__PRESCALER__) (((__PRESCALER__) == WWDG_PRESCALER_1) || \ + ((__PRESCALER__) == WWDG_PRESCALER_2) || \ + ((__PRESCALER__) == WWDG_PRESCALER_4) || \ + ((__PRESCALER__) == WWDG_PRESCALER_8) || \ + ((__PRESCALER__) == WWDG_PRESCALER_16) || \ + ((__PRESCALER__) == WWDG_PRESCALER_32) || \ + ((__PRESCALER__) == WWDG_PRESCALER_64) || \ + ((__PRESCALER__) == WWDG_PRESCALER_128)) + +#define IS_WWDG_WINDOW(__WINDOW__) (((__WINDOW__) >= WWDG_CFR_W_6) && ((__WINDOW__) <= WWDG_CFR_W)) + +#define IS_WWDG_COUNTER(__COUNTER__) (((__COUNTER__) >= WWDG_CR_T_6) && ((__COUNTER__) <= WWDG_CR_T)) + +#define IS_WWDG_EWI_MODE(__MODE__) (((__MODE__) == WWDG_EWI_ENABLE) || \ + ((__MODE__) == WWDG_EWI_DISABLE)) +/** + * @} + */ + + +/* Exported macros ------------------------------------------------------------*/ + +/** @defgroup WWDG_Exported_Macros WWDG Exported Macros + * @{ + */ + +/** + * @brief Enable the WWDG peripheral. + * @param __HANDLE__ WWDG handle + * @retval None + */ +#define __HAL_WWDG_ENABLE(__HANDLE__) SET_BIT((__HANDLE__)->Instance->CR, WWDG_CR_WDGA) + +/** + * @brief Enable the WWDG early wakeup interrupt. + * @param __HANDLE__: WWDG handle + * @param __INTERRUPT__ specifies the interrupt to enable. + * This parameter can be one of the following values: + * @arg WWDG_IT_EWI: Early wakeup interrupt + * @note Once enabled this interrupt cannot be disabled except by a system reset. + * @retval None + */ +#define __HAL_WWDG_ENABLE_IT(__HANDLE__, __INTERRUPT__) SET_BIT((__HANDLE__)->Instance->CFR, (__INTERRUPT__)) + +/** + * @brief Check whether the selected WWDG interrupt has occurred or not. + * @param __HANDLE__ WWDG handle + * @param __INTERRUPT__ specifies the it to check. + * This parameter can be one of the following values: + * @arg WWDG_FLAG_EWIF: Early wakeup interrupt IT + * @retval The new state of WWDG_FLAG (SET or RESET). + */ +#define __HAL_WWDG_GET_IT(__HANDLE__, __INTERRUPT__) __HAL_WWDG_GET_FLAG((__HANDLE__),(__INTERRUPT__)) + +/** @brief Clear the WWDG interrupt pending bits. + * bits to clear the selected interrupt pending bits. + * @param __HANDLE__ WWDG handle + * @param __INTERRUPT__ specifies the interrupt pending bit to clear. + * This parameter can be one of the following values: + * @arg WWDG_FLAG_EWIF: Early wakeup interrupt flag + */ +#define __HAL_WWDG_CLEAR_IT(__HANDLE__, __INTERRUPT__) __HAL_WWDG_CLEAR_FLAG((__HANDLE__), (__INTERRUPT__)) + +/** + * @brief Check whether the specified WWDG flag is set or not. + * @param __HANDLE__ WWDG handle + * @param __FLAG__ specifies the flag to check. + * This parameter can be one of the following values: + * @arg WWDG_FLAG_EWIF: Early wakeup interrupt flag + * @retval The new state of WWDG_FLAG (SET or RESET). + */ +#define __HAL_WWDG_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__)) + +/** + * @brief Clear the WWDG's pending flags. + * @param __HANDLE__ WWDG handle + * @param __FLAG__ specifies the flag to clear. + * This parameter can be one of the following values: + * @arg WWDG_FLAG_EWIF: Early wakeup interrupt flag + * @retval None + */ +#define __HAL_WWDG_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__)) + +/** @brief Check whether the specified WWDG interrupt source is enabled or not. + * @param __HANDLE__ WWDG Handle. + * @param __INTERRUPT__ specifies the WWDG interrupt source to check. + * This parameter can be one of the following values: + * @arg WWDG_IT_EWI: Early Wakeup Interrupt + * @retval state of __INTERRUPT__ (TRUE or FALSE). + */ +#define __HAL_WWDG_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CFR\ + & (__INTERRUPT__)) == (__INTERRUPT__)) + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup WWDG_Exported_Functions + * @{ + */ + +/** @addtogroup WWDG_Exported_Functions_Group1 + * @{ + */ +/* Initialization/de-initialization functions **********************************/ +HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg); +void HAL_WWDG_MspInit(WWDG_HandleTypeDef *hwwdg); +/* Callbacks Register/UnRegister functions ***********************************/ +#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1) +HAL_StatusTypeDef HAL_WWDG_RegisterCallback(WWDG_HandleTypeDef *hwwdg, HAL_WWDG_CallbackIDTypeDef CallbackID, pWWDG_CallbackTypeDef pCallback); +HAL_StatusTypeDef HAL_WWDG_UnRegisterCallback(WWDG_HandleTypeDef *hwwdg, HAL_WWDG_CallbackIDTypeDef CallbackID); +#endif + +/** + * @} + */ + +/** @addtogroup WWDG_Exported_Functions_Group2 + * @{ + */ +/* I/O operation functions ******************************************************/ +HAL_StatusTypeDef HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg); +void HAL_WWDG_IRQHandler(WWDG_HandleTypeDef *hwwdg); +void HAL_WWDG_EarlyWakeupCallback(WWDG_HandleTypeDef *hwwdg); +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_HAL_WWDG_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_adc.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_adc.h new file mode 100644 index 0000000..4fbb1fd --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_adc.h @@ -0,0 +1,6204 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_adc.h + * @author MCD Application Team + * @brief Header file of ADC LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_ADC_H +#define STM32WBxx_LL_ADC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (ADC1) + +/** @defgroup ADC_LL ADC + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup ADC_LL_Private_Constants ADC Private Constants + * @{ + */ + +/* Internal mask for ADC group regular sequencer: */ +/* To select into literal LL_ADC_REG_RANK_x the relevant bits for: */ +/* - sequencer register offset */ +/* - sequencer rank bits position into the selected register */ + +/* Internal register offset for ADC group regular sequencer configuration */ +/* (offset placed into a spare area of literal definition) */ +#define ADC_SQR1_REGOFFSET (0x00000000UL) +#define ADC_SQR2_REGOFFSET (0x00000100UL) +#define ADC_SQR3_REGOFFSET (0x00000200UL) +#define ADC_SQR4_REGOFFSET (0x00000300UL) + +#define ADC_REG_SQRX_REGOFFSET_MASK (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET) +#define ADC_SQRX_REGOFFSET_POS (8UL) /* Position of bits ADC_SQRx_REGOFFSET in ADC_REG_SQRX_REGOFFSET_MASK */ +#define ADC_REG_RANK_ID_SQRX_MASK (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0) + +/* Definition of ADC group regular sequencer bits information to be inserted */ +/* into ADC group regular sequencer ranks literals definition. */ +#define ADC_REG_RANK_1_SQRX_BITOFFSET_POS ( 6UL) /* Value equivalent to bitfield "ADC_SQR1_SQ1" position in register */ +#define ADC_REG_RANK_2_SQRX_BITOFFSET_POS (12UL) /* Value equivalent to bitfield "ADC_SQR1_SQ2" position in register */ +#define ADC_REG_RANK_3_SQRX_BITOFFSET_POS (18UL) /* Value equivalent to bitfield "ADC_SQR1_SQ3" position in register */ +#define ADC_REG_RANK_4_SQRX_BITOFFSET_POS (24UL) /* Value equivalent to bitfield "ADC_SQR1_SQ4" position in register */ +#define ADC_REG_RANK_5_SQRX_BITOFFSET_POS ( 0UL) /* Value equivalent to bitfield "ADC_SQR2_SQ5" position in register */ +#define ADC_REG_RANK_6_SQRX_BITOFFSET_POS ( 6UL) /* Value equivalent to bitfield "ADC_SQR2_SQ6" position in register */ +#define ADC_REG_RANK_7_SQRX_BITOFFSET_POS (12UL) /* Value equivalent to bitfield "ADC_SQR2_SQ7" position in register */ +#define ADC_REG_RANK_8_SQRX_BITOFFSET_POS (18UL) /* Value equivalent to bitfield "ADC_SQR2_SQ8" position in register */ +#define ADC_REG_RANK_9_SQRX_BITOFFSET_POS (24UL) /* Value equivalent to bitfield "ADC_SQR2_SQ9" position in register */ +#define ADC_REG_RANK_10_SQRX_BITOFFSET_POS ( 0UL) /* Value equivalent to bitfield "ADC_SQR3_SQ10" position in register */ +#define ADC_REG_RANK_11_SQRX_BITOFFSET_POS ( 6UL) /* Value equivalent to bitfield "ADC_SQR3_SQ11" position in register */ +#define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (12UL) /* Value equivalent to bitfield "ADC_SQR3_SQ12" position in register */ +#define ADC_REG_RANK_13_SQRX_BITOFFSET_POS (18UL) /* Value equivalent to bitfield "ADC_SQR3_SQ13" position in register */ +#define ADC_REG_RANK_14_SQRX_BITOFFSET_POS (24UL) /* Value equivalent to bitfield "ADC_SQR3_SQ14" position in register */ +#define ADC_REG_RANK_15_SQRX_BITOFFSET_POS ( 0UL) /* Value equivalent to bitfield "ADC_SQR4_SQ15" position in register */ +#define ADC_REG_RANK_16_SQRX_BITOFFSET_POS ( 6UL) /* Value equivalent to bitfield "ADC_SQR4_SQ16" position in register */ + + + +/* Internal mask for ADC group injected sequencer: */ +/* To select into literal LL_ADC_INJ_RANK_x the relevant bits for: */ +/* - data register offset */ +/* - sequencer rank bits position into the selected register */ + +/* Internal register offset for ADC group injected data register */ +/* (offset placed into a spare area of literal definition) */ +#define ADC_JDR1_REGOFFSET (0x00000000UL) +#define ADC_JDR2_REGOFFSET (0x00000100UL) +#define ADC_JDR3_REGOFFSET (0x00000200UL) +#define ADC_JDR4_REGOFFSET (0x00000300UL) + +#define ADC_INJ_JDRX_REGOFFSET_MASK (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET) +#define ADC_INJ_RANK_ID_JSQR_MASK (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0) +#define ADC_JDRX_REGOFFSET_POS (8UL) /* Position of bits ADC_JDRx_REGOFFSET in ADC_INJ_JDRX_REGOFFSET_MASK */ + +/* Definition of ADC group injected sequencer bits information to be inserted */ +/* into ADC group injected sequencer ranks literals definition. */ +#define ADC_INJ_RANK_1_JSQR_BITOFFSET_POS ( 8UL) /* Value equivalent to bitfield "ADC_JSQR_JSQ1" position in register */ +#define ADC_INJ_RANK_2_JSQR_BITOFFSET_POS (14UL) /* Value equivalent to bitfield "ADC_JSQR_JSQ2" position in register */ +#define ADC_INJ_RANK_3_JSQR_BITOFFSET_POS (20UL) /* Value equivalent to bitfield "ADC_JSQR_JSQ3" position in register */ +#define ADC_INJ_RANK_4_JSQR_BITOFFSET_POS (26UL) /* Value equivalent to bitfield "ADC_JSQR_JSQ4" position in register */ + + + +/* Internal mask for ADC group regular trigger: */ +/* To select into literal LL_ADC_REG_TRIG_x the relevant bits for: */ +/* - regular trigger source */ +/* - regular trigger edge */ +#define ADC_REG_TRIG_EXT_EDGE_DEFAULT (ADC_CFGR_EXTEN_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */ + +/* Mask containing trigger source masks for each of possible */ +/* trigger edge selection duplicated with shifts [0; 4; 8; 12] */ +/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}. */ +#define ADC_REG_TRIG_SOURCE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTSEL) << (4U * 0UL)) | \ + ((ADC_CFGR_EXTSEL) << (4U * 1UL)) | \ + ((ADC_CFGR_EXTSEL) << (4U * 2UL)) | \ + ((ADC_CFGR_EXTSEL) << (4U * 3UL)) ) + +/* Mask containing trigger edge masks for each of possible */ +/* trigger edge selection duplicated with shifts [0; 4; 8; 12] */ +/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}. */ +#define ADC_REG_TRIG_EDGE_MASK (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN) << (4U * 0UL)) | \ + ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) | \ + ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) | \ + ((ADC_REG_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) + +/* Definition of ADC group regular trigger bits information. */ +#define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS ( 6UL) /* Value equivalent to bitfield "ADC_CFGR_EXTSEL" position in register */ +#define ADC_REG_TRIG_EXTEN_BITOFFSET_POS (10UL) /* Value equivalent to bitfield "ADC_CFGR_EXTEN" position in register */ + + + +/* Internal mask for ADC group injected trigger: */ +/* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for: */ +/* - injected trigger source */ +/* - injected trigger edge */ +#define ADC_INJ_TRIG_EXT_EDGE_DEFAULT (ADC_JSQR_JEXTEN_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */ + +/* Mask containing trigger source masks for each of possible */ +/* trigger edge selection duplicated with shifts [0; 4; 8; 12] */ +/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}. */ +#define ADC_INJ_TRIG_SOURCE_MASK (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTSEL) << (4U * 0UL)) | \ + ((ADC_JSQR_JEXTSEL) << (4U * 1UL)) | \ + ((ADC_JSQR_JEXTSEL) << (4U * 2UL)) | \ + ((ADC_JSQR_JEXTSEL) << (4U * 3UL)) ) + +/* Mask containing trigger edge masks for each of possible */ +/* trigger edge selection duplicated with shifts [0; 4; 8; 12] */ +/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}. */ +#define ADC_INJ_TRIG_EDGE_MASK (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN) << (4U * 0UL)) | \ + ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 1UL)) | \ + ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 2UL)) | \ + ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT) << (4U * 3UL)) ) + +/* Definition of ADC group injected trigger bits information. */ +#define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS ( 2UL) /* Value equivalent to bitfield "ADC_JSQR_JEXTSEL" position in register */ +#define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS ( 6UL) /* Value equivalent to bitfield "ADC_JSQR_JEXTEN" position in register */ + + + + + + +/* Internal mask for ADC channel: */ +/* To select into literal LL_ADC_CHANNEL_x the relevant bits for: */ +/* - channel identifier defined by number */ +/* - channel identifier defined by bitfield */ +/* - channel differentiation between external channels (connected to */ +/* GPIO pins) and internal channels (connected to internal paths) */ +/* - channel sampling time defined by SMPRx register offset */ +/* and SMPx bits positions into SMPRx register */ +#define ADC_CHANNEL_ID_NUMBER_MASK (ADC_CFGR_AWD1CH) +#define ADC_CHANNEL_ID_BITFIELD_MASK (ADC_AWD2CR_AWD2CH) +#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS (26UL)/* Value equivalent to bitfield "ADC_CHANNEL_ID_NUMBER_MASK" position in register */ +#define ADC_CHANNEL_ID_MASK (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_BITFIELD_MASK | ADC_CHANNEL_ID_INTERNAL_CH_MASK) +/* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */ +#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 (ADC_SQR2_SQ5) /* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK >> [Position of bitfield "ADC_CHANNEL_NUMBER_MASK" in register]) */ + +/* Channel differentiation between external and internal channels */ +#define ADC_CHANNEL_ID_INTERNAL_CH (0x80000000UL) /* Marker of internal channel */ +#define ADC_CHANNEL_ID_INTERNAL_CH_2 (0x00080000UL) /* Marker of internal channel for other ADC instances, in case of different ADC internal channels mapped on same channel number on different ADC instances */ +#define ADC_CHANNEL_ID_INTERNAL_CH_MASK (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH_2) + +/* Internal register offset for ADC channel sampling time configuration */ +/* (offset placed into a spare area of literal definition) */ +#define ADC_SMPR1_REGOFFSET (0x00000000UL) +#define ADC_SMPR2_REGOFFSET (0x02000000UL) +#define ADC_CHANNEL_SMPRX_REGOFFSET_MASK (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET) +#define ADC_SMPRX_REGOFFSET_POS (25UL) /* Position of bits ADC_SMPRx_REGOFFSET in ADC_CHANNEL_SMPRX_REGOFFSET_MASK */ + +#define ADC_CHANNEL_SMPx_BITOFFSET_MASK (0x01F00000UL) +#define ADC_CHANNEL_SMPx_BITOFFSET_POS (20UL) /* Value equivalent to bitfield "ADC_CHANNEL_SMPx_BITOFFSET_MASK" position in register */ + +/* Definition of channels ID number information to be inserted into */ +/* channels literals definition. */ +#define ADC_CHANNEL_0_NUMBER (0x00000000UL) +#define ADC_CHANNEL_1_NUMBER ( ADC_CFGR_AWD1CH_0) +#define ADC_CHANNEL_2_NUMBER ( ADC_CFGR_AWD1CH_1 ) +#define ADC_CHANNEL_3_NUMBER ( ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0) +#define ADC_CHANNEL_4_NUMBER ( ADC_CFGR_AWD1CH_2 ) +#define ADC_CHANNEL_5_NUMBER ( ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_0) +#define ADC_CHANNEL_6_NUMBER ( ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 ) +#define ADC_CHANNEL_7_NUMBER ( ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0) +#define ADC_CHANNEL_8_NUMBER ( ADC_CFGR_AWD1CH_3 ) +#define ADC_CHANNEL_9_NUMBER ( ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_0) +#define ADC_CHANNEL_10_NUMBER ( ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_1 ) +#define ADC_CHANNEL_11_NUMBER ( ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0) +#define ADC_CHANNEL_12_NUMBER ( ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 ) +#define ADC_CHANNEL_13_NUMBER ( ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_0) +#define ADC_CHANNEL_14_NUMBER ( ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 ) +#define ADC_CHANNEL_15_NUMBER ( ADC_CFGR_AWD1CH_3 | ADC_CFGR_AWD1CH_2 | ADC_CFGR_AWD1CH_1 | ADC_CFGR_AWD1CH_0) +#define ADC_CHANNEL_16_NUMBER (ADC_CFGR_AWD1CH_4 ) +#define ADC_CHANNEL_17_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_0) +#define ADC_CHANNEL_18_NUMBER (ADC_CFGR_AWD1CH_4 | ADC_CFGR_AWD1CH_1 ) + +/* Definition of channels ID bitfield information to be inserted into */ +/* channels literals definition. */ +#define ADC_CHANNEL_0_BITFIELD (ADC_AWD2CR_AWD2CH_0) +#define ADC_CHANNEL_1_BITFIELD (ADC_AWD2CR_AWD2CH_1) +#define ADC_CHANNEL_2_BITFIELD (ADC_AWD2CR_AWD2CH_2) +#define ADC_CHANNEL_3_BITFIELD (ADC_AWD2CR_AWD2CH_3) +#define ADC_CHANNEL_4_BITFIELD (ADC_AWD2CR_AWD2CH_4) +#define ADC_CHANNEL_5_BITFIELD (ADC_AWD2CR_AWD2CH_5) +#define ADC_CHANNEL_6_BITFIELD (ADC_AWD2CR_AWD2CH_6) +#define ADC_CHANNEL_7_BITFIELD (ADC_AWD2CR_AWD2CH_7) +#define ADC_CHANNEL_8_BITFIELD (ADC_AWD2CR_AWD2CH_8) +#define ADC_CHANNEL_9_BITFIELD (ADC_AWD2CR_AWD2CH_9) +#define ADC_CHANNEL_10_BITFIELD (ADC_AWD2CR_AWD2CH_10) +#define ADC_CHANNEL_11_BITFIELD (ADC_AWD2CR_AWD2CH_11) +#define ADC_CHANNEL_12_BITFIELD (ADC_AWD2CR_AWD2CH_12) +#define ADC_CHANNEL_13_BITFIELD (ADC_AWD2CR_AWD2CH_13) +#define ADC_CHANNEL_14_BITFIELD (ADC_AWD2CR_AWD2CH_14) +#define ADC_CHANNEL_15_BITFIELD (ADC_AWD2CR_AWD2CH_15) +#define ADC_CHANNEL_16_BITFIELD (ADC_AWD2CR_AWD2CH_16) +#define ADC_CHANNEL_17_BITFIELD (ADC_AWD2CR_AWD2CH_17) +#define ADC_CHANNEL_18_BITFIELD (ADC_AWD2CR_AWD2CH_18) + +/* Definition of channels sampling time information to be inserted into */ +/* channels literals definition. */ +#define ADC_CHANNEL_0_SMP (ADC_SMPR1_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR1_SMP0" position in register */ +#define ADC_CHANNEL_1_SMP (ADC_SMPR1_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR1_SMP1" position in register */ +#define ADC_CHANNEL_2_SMP (ADC_SMPR1_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR1_SMP2" position in register */ +#define ADC_CHANNEL_3_SMP (ADC_SMPR1_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR1_SMP3" position in register */ +#define ADC_CHANNEL_4_SMP (ADC_SMPR1_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR1_SMP4" position in register */ +#define ADC_CHANNEL_5_SMP (ADC_SMPR1_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR1_SMP5" position in register */ +#define ADC_CHANNEL_6_SMP (ADC_SMPR1_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR1_SMP6" position in register */ +#define ADC_CHANNEL_7_SMP (ADC_SMPR1_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR1_SMP7" position in register */ +#define ADC_CHANNEL_8_SMP (ADC_SMPR1_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR1_SMP8" position in register */ +#define ADC_CHANNEL_9_SMP (ADC_SMPR1_REGOFFSET | ((27UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR1_SMP9" position in register */ +#define ADC_CHANNEL_10_SMP (ADC_SMPR2_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR2_SMP10" position in register */ +#define ADC_CHANNEL_11_SMP (ADC_SMPR2_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR2_SMP11" position in register */ +#define ADC_CHANNEL_12_SMP (ADC_SMPR2_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR2_SMP12" position in register */ +#define ADC_CHANNEL_13_SMP (ADC_SMPR2_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR2_SMP13" position in register */ +#define ADC_CHANNEL_14_SMP (ADC_SMPR2_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR2_SMP14" position in register */ +#define ADC_CHANNEL_15_SMP (ADC_SMPR2_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR2_SMP15" position in register */ +#define ADC_CHANNEL_16_SMP (ADC_SMPR2_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR2_SMP16" position in register */ +#define ADC_CHANNEL_17_SMP (ADC_SMPR2_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR2_SMP17" position in register */ +#define ADC_CHANNEL_18_SMP (ADC_SMPR2_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to bitfield "ADC_SMPR2_SMP18" position in register */ + + +/* Internal mask for ADC mode single or differential ended: */ +/* To select into literals LL_ADC_SINGLE_ENDED or LL_ADC_SINGLE_DIFFERENTIAL */ +/* the relevant bits for: */ +/* (concatenation of multiple bits used in different registers) */ +/* - ADC calibration: calibration start, calibration factor get or set */ +/* - ADC channels: set each ADC channel ending mode */ +#define ADC_SINGLEDIFF_CALIB_START_MASK (ADC_CR_ADCALDIF) +#define ADC_SINGLEDIFF_CALIB_FACTOR_MASK (ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S) +#define ADC_SINGLEDIFF_CHANNEL_MASK (ADC_CHANNEL_ID_BITFIELD_MASK) /* Equivalent to ADC_DIFSEL_DIFSEL */ +#define ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK (ADC_CALFACT_CALFACT_S_4 | ADC_CALFACT_CALFACT_S_3) /* Bits chosen to perform of shift when single mode is selected, shift value out of channels bits range. */ +#define ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK (0x00010000UL) /* Selection of 1 bit to discriminate differential mode: mask of bit */ +#define ADC_SINGLEDIFF_CALIB_F_BIT_D_POS (16UL) /* Selection of 1 bit to discriminate differential mode: position of bit */ +#define ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4 (ADC_SINGLEDIFF_CALIB_F_BIT_D_POS - 4UL) /* Shift of bit ADC_SINGLEDIFF_CALIB_F_BIT_D to position to perform a shift of 4 ranks */ + +/* Internal mask for ADC analog watchdog: */ +/* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for: */ +/* (concatenation of multiple bits used in different analog watchdogs, */ +/* (feature of several watchdogs not available on all STM32 families)). */ +/* - analog watchdog 1: monitored channel defined by number, */ +/* selection of ADC group (ADC groups regular and-or injected). */ +/* - analog watchdog 2 and 3: monitored channel defined by bitfield, no */ +/* selection on groups. */ + +/* Internal register offset for ADC analog watchdog channel configuration */ +#define ADC_AWD_CR1_REGOFFSET (0x00000000UL) +#define ADC_AWD_CR2_REGOFFSET (0x00100000UL) +#define ADC_AWD_CR3_REGOFFSET (0x00200000UL) + +/* Register offset gap between AWD1 and AWD2-AWD3 configuration registers */ +/* (Set separately as ADC_AWD_CRX_REGOFFSET to spare 32 bits space */ +#define ADC_AWD_CR12_REGOFFSETGAP_MASK (ADC_AWD2CR_AWD2CH_0) +#define ADC_AWD_CR12_REGOFFSETGAP_VAL (0x00000024UL) + +#define ADC_AWD_CRX_REGOFFSET_MASK (ADC_AWD_CR1_REGOFFSET | ADC_AWD_CR2_REGOFFSET | ADC_AWD_CR3_REGOFFSET) + +#define ADC_AWD_CR1_CHANNEL_MASK (ADC_CFGR_AWD1CH | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) +#define ADC_AWD_CR23_CHANNEL_MASK (ADC_AWD2CR_AWD2CH) +#define ADC_AWD_CR_ALL_CHANNEL_MASK (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR23_CHANNEL_MASK) + +#define ADC_AWD_CRX_REGOFFSET_POS (20UL) /* Position of bits ADC_AWD_CRx_REGOFFSET in ADC_AWD_CRX_REGOFFSET_MASK */ + +/* Internal register offset for ADC analog watchdog threshold configuration */ +#define ADC_AWD_TR1_REGOFFSET (ADC_AWD_CR1_REGOFFSET) +#define ADC_AWD_TR2_REGOFFSET (ADC_AWD_CR2_REGOFFSET) +#define ADC_AWD_TR3_REGOFFSET (ADC_AWD_CR3_REGOFFSET) +#define ADC_AWD_TRX_REGOFFSET_MASK (ADC_AWD_TR1_REGOFFSET | ADC_AWD_TR2_REGOFFSET | ADC_AWD_TR3_REGOFFSET) +#define ADC_AWD_TRX_REGOFFSET_POS (ADC_AWD_CRX_REGOFFSET_POS) /* Position of bits ADC_SQRx_REGOFFSET in ADC_AWD_TRX_REGOFFSET_MASK */ +#define ADC_AWD_TRX_BIT_HIGH_MASK (0x00010000UL) /* Selection of 1 bit to discriminate threshold high: mask of bit */ +#define ADC_AWD_TRX_BIT_HIGH_POS (16UL) /* Selection of 1 bit to discriminate threshold high: position of bit */ +#define ADC_AWD_TRX_BIT_HIGH_SHIFT4 (ADC_AWD_TRX_BIT_HIGH_POS - 4UL) /* Shift of bit ADC_AWD_TRX_BIT_HIGH to position to perform a shift of 4 ranks */ + +/* Internal mask for ADC offset: */ +/* Internal register offset for ADC offset number configuration */ +#define ADC_OFR1_REGOFFSET (0x00000000UL) +#define ADC_OFR2_REGOFFSET (0x00000001UL) +#define ADC_OFR3_REGOFFSET (0x00000002UL) +#define ADC_OFR4_REGOFFSET (0x00000003UL) +#define ADC_OFRx_REGOFFSET_MASK (ADC_OFR1_REGOFFSET | ADC_OFR2_REGOFFSET | ADC_OFR3_REGOFFSET | ADC_OFR4_REGOFFSET) + + +/* ADC registers bits positions */ +#define ADC_CFGR_RES_BITOFFSET_POS ( 3UL) /* Value equivalent to bitfield "ADC_CFGR_RES" position in register */ +#define ADC_CFGR_AWD1SGL_BITOFFSET_POS (22UL) /* Value equivalent to bitfield "ADC_CFGR_AWD1SGL" position in register */ +#define ADC_CFGR_AWD1EN_BITOFFSET_POS (23UL) /* Value equivalent to bitfield "ADC_CFGR_AWD1EN" position in register */ +#define ADC_CFGR_JAWD1EN_BITOFFSET_POS (24UL) /* Value equivalent to bitfield "ADC_CFGR_JAWD1EN" position in register */ +#define ADC_TR1_HT1_BITOFFSET_POS (16UL) /* Value equivalent to bitfield "ADC_TR1_HT1" position in register */ + + +/* ADC registers bits groups */ +#define ADC_CR_BITS_PROPERTY_RS (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN) /* ADC register CR bits with HW property "rs": Software can read as well as set this bit. Writing '0' has no effect on the bit value. */ + + +/* ADC internal channels related definitions */ +/* Internal voltage reference VrefInt */ +#define VREFINT_CAL_ADDR ((uint16_t*) (0x1FFF75AAUL)) /* Internal voltage reference, address of parameter VREFINT: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.6 V (tolerance: +-10 mV). */ +#define VREFINT_CAL_VREF (3600UL) /* Analog voltage reference (Vref+) value with which temperature sensor has been calibrated in production (tolerance: +-10 mV) (unit: mV). */ +/* Temperature sensor */ +#define TEMPSENSOR_CAL1_ADDR ((uint16_t*) (0x1FFF75A8UL)) /* Internal temperature sensor, address of parameter TS_CAL1: On STM32WB, temperature sensor ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV). */ +#define TEMPSENSOR_CAL2_ADDR ((uint16_t*) (0x1FFF75CAUL)) /* Internal temperature sensor, address of parameter TS_CAL2: On STM32WB, temperature sensor ADC raw data acquired at temperature 130 DegC (tolerance: +-5 DegC), Vref+ = 3.0 V (tolerance: +-10 mV). */ +#define TEMPSENSOR_CAL1_TEMP (30L) /* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL1_ADDR (tolerance: +-5 DegC) (unit: DegC). */ +#define TEMPSENSOR_CAL2_TEMP (130L) /* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL2_ADDR (tolerance: +-5 DegC) (unit: DegC). */ +#define TEMPSENSOR_CAL_VREFANALOG (3000UL) /* Analog voltage reference (Vref+) voltage with which temperature sensor has been calibrated in production (+-10 mV) (unit: mV). */ + + +/** + * @} + */ + + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup ADC_LL_Private_Macros ADC Private Macros + * @{ + */ + +/** + * @brief Driver macro reserved for internal use: set a pointer to + * a register from a register basis from which an offset + * is applied. + * @param __REG__ Register basis from which the offset is applied. + * @param __REG_OFFFSET__ Offset to be applied (unit: number of registers). + * @retval Pointer to register address + */ +#define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__) \ + ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL)))) + +/** + * @} + */ + + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup ADC_LL_ES_INIT ADC Exported Init structure + * @{ + */ + +/** + * @brief Structure definition of some features of ADC common parameters + * and multimode + * (all ADC instances belonging to the same ADC common instance). + * @note The setting of these parameters by function @ref LL_ADC_CommonInit() + * is conditioned to ADC instances state (all ADC instances + * sharing the same ADC common instance): + * All ADC instances sharing the same ADC common instance must be + * disabled. + */ +typedef struct +{ + uint32_t CommonClock; /*!< Set parameter common to several ADC: Clock source and prescaler. + This parameter can be a value of @ref ADC_LL_EC_COMMON_CLOCK_SOURCE + @note On this STM32 serie, if ADC group injected is used, some + clock ratio constraints between ADC clock and AHB clock + must be respected. Refer to reference manual. + + This feature can be modified afterwards using unitary function @ref LL_ADC_SetCommonClock(). */ + +} LL_ADC_CommonInitTypeDef; + +/** + * @brief Structure definition of some features of ADC instance. + * @note These parameters have an impact on ADC scope: ADC instance. + * Affects both group regular and group injected (availability + * of ADC group injected depends on STM32 families). + * Refer to corresponding unitary functions into + * @ref ADC_LL_EF_Configuration_ADC_Instance . + * @note The setting of these parameters by function @ref LL_ADC_Init() + * is conditioned to ADC state: + * ADC instance must be disabled. + * This condition is applied to all ADC features, for efficiency + * and compatibility over all STM32 families. However, the different + * features can be set under different ADC state conditions + * (setting possible with ADC enabled without conversion on going, + * ADC enabled with conversion on going, ...) + * Each feature can be updated afterwards with a unitary function + * and potentially with ADC in a different state than disabled, + * refer to description of each function for setting + * conditioned to ADC state. + */ +typedef struct +{ + uint32_t Resolution; /*!< Set ADC resolution. + This parameter can be a value of @ref ADC_LL_EC_RESOLUTION + + This feature can be modified afterwards using unitary function @ref LL_ADC_SetResolution(). */ + + uint32_t DataAlignment; /*!< Set ADC conversion data alignment. + This parameter can be a value of @ref ADC_LL_EC_DATA_ALIGN + + This feature can be modified afterwards using unitary function @ref LL_ADC_SetDataAlignment(). */ + + uint32_t LowPowerMode; /*!< Set ADC low power mode. + This parameter can be a value of @ref ADC_LL_EC_LP_MODE + + This feature can be modified afterwards using unitary function @ref LL_ADC_SetLowPowerMode(). */ + +} LL_ADC_InitTypeDef; + +/** + * @brief Structure definition of some features of ADC group regular. + * @note These parameters have an impact on ADC scope: ADC group regular. + * Refer to corresponding unitary functions into + * @ref ADC_LL_EF_Configuration_ADC_Group_Regular + * (functions with prefix "REG"). + * @note The setting of these parameters by function @ref LL_ADC_REG_Init() + * is conditioned to ADC state: + * ADC instance must be disabled. + * This condition is applied to all ADC features, for efficiency + * and compatibility over all STM32 families. However, the different + * features can be set under different ADC state conditions + * (setting possible with ADC enabled without conversion on going, + * ADC enabled with conversion on going, ...) + * Each feature can be updated afterwards with a unitary function + * and potentially with ADC in a different state than disabled, + * refer to description of each function for setting + * conditioned to ADC state. + */ +typedef struct +{ + uint32_t TriggerSource; /*!< Set ADC group regular conversion trigger source: internal (SW start) or from external peripheral (timer event, external interrupt line). + This parameter can be a value of @ref ADC_LL_EC_REG_TRIGGER_SOURCE + @note On this STM32 serie, setting trigger source to external trigger also set trigger polarity to rising edge + (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value). + In case of need to modify trigger edge, use function @ref LL_ADC_REG_SetTriggerEdge(). + + This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetTriggerSource(). */ + + uint32_t SequencerLength; /*!< Set ADC group regular sequencer length. + This parameter can be a value of @ref ADC_LL_EC_REG_SEQ_SCAN_LENGTH + + This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetSequencerLength(). */ + + uint32_t SequencerDiscont; /*!< Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks. + This parameter can be a value of @ref ADC_LL_EC_REG_SEQ_DISCONT_MODE + @note This parameter has an effect only if group regular sequencer is enabled + (scan length of 2 ranks or more). + + This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetSequencerDiscont(). */ + + uint32_t ContinuousMode; /*!< Set ADC continuous conversion mode on ADC group regular, whether ADC conversions are performed in single mode (one conversion per trigger) or in continuous mode (after the first trigger, following conversions launched successively automatically). + This parameter can be a value of @ref ADC_LL_EC_REG_CONTINUOUS_MODE + Note: It is not possible to enable both ADC group regular continuous mode and discontinuous mode. + + This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetContinuousMode(). */ + + uint32_t DMATransfer; /*!< Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode. + This parameter can be a value of @ref ADC_LL_EC_REG_DMA_TRANSFER + + This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetDMATransfer(). */ + + uint32_t Overrun; /*!< Set ADC group regular behavior in case of overrun: + data preserved or overwritten. + This parameter can be a value of @ref ADC_LL_EC_REG_OVR_DATA_BEHAVIOR + + This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetOverrun(). */ + +} LL_ADC_REG_InitTypeDef; + +/** + * @brief Structure definition of some features of ADC group injected. + * @note These parameters have an impact on ADC scope: ADC group injected. + * Refer to corresponding unitary functions into + * @ref ADC_LL_EF_Configuration_ADC_Group_Regular + * (functions with prefix "INJ"). + * @note The setting of these parameters by function @ref LL_ADC_INJ_Init() + * is conditioned to ADC state: + * ADC instance must be disabled. + * This condition is applied to all ADC features, for efficiency + * and compatibility over all STM32 families. However, the different + * features can be set under different ADC state conditions + * (setting possible with ADC enabled without conversion on going, + * ADC enabled with conversion on going, ...) + * Each feature can be updated afterwards with a unitary function + * and potentially with ADC in a different state than disabled, + * refer to description of each function for setting + * conditioned to ADC state. + */ +typedef struct +{ + uint32_t TriggerSource; /*!< Set ADC group injected conversion trigger source: internal (SW start) or from external peripheral (timer event, external interrupt line). + This parameter can be a value of @ref ADC_LL_EC_INJ_TRIGGER_SOURCE + @note On this STM32 serie, setting trigger source to external trigger also set trigger polarity to rising edge + (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value). + In case of need to modify trigger edge, use function @ref LL_ADC_INJ_SetTriggerEdge(). + + This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetTriggerSource(). */ + + uint32_t SequencerLength; /*!< Set ADC group injected sequencer length. + This parameter can be a value of @ref ADC_LL_EC_INJ_SEQ_SCAN_LENGTH + + This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetSequencerLength(). */ + + uint32_t SequencerDiscont; /*!< Set ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks. + This parameter can be a value of @ref ADC_LL_EC_INJ_SEQ_DISCONT_MODE + @note This parameter has an effect only if group injected sequencer is enabled + (scan length of 2 ranks or more). + + This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetSequencerDiscont(). */ + + uint32_t TrigAuto; /*!< Set ADC group injected conversion trigger: independent or from ADC group regular. + This parameter can be a value of @ref ADC_LL_EC_INJ_TRIG_AUTO + Note: This parameter must be set to set to independent trigger if injected trigger source is set to an external trigger. + + This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetTrigAuto(). */ + +} LL_ADC_INJ_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup ADC_LL_Exported_Constants ADC Exported Constants + * @{ + */ + +/** @defgroup ADC_LL_EC_FLAG ADC flags + * @brief Flags defines which can be used with LL_ADC_ReadReg function + * @{ + */ +#define LL_ADC_FLAG_ADRDY ADC_ISR_ADRDY /*!< ADC flag ADC instance ready */ +#define LL_ADC_FLAG_EOC ADC_ISR_EOC /*!< ADC flag ADC group regular end of unitary conversion */ +#define LL_ADC_FLAG_EOS ADC_ISR_EOS /*!< ADC flag ADC group regular end of sequence conversions */ +#define LL_ADC_FLAG_OVR ADC_ISR_OVR /*!< ADC flag ADC group regular overrun */ +#define LL_ADC_FLAG_EOSMP ADC_ISR_EOSMP /*!< ADC flag ADC group regular end of sampling phase */ +#define LL_ADC_FLAG_JEOC ADC_ISR_JEOC /*!< ADC flag ADC group injected end of unitary conversion */ +#define LL_ADC_FLAG_JEOS ADC_ISR_JEOS /*!< ADC flag ADC group injected end of sequence conversions */ +#define LL_ADC_FLAG_JQOVF ADC_ISR_JQOVF /*!< ADC flag ADC group injected contexts queue overflow */ +#define LL_ADC_FLAG_AWD1 ADC_ISR_AWD1 /*!< ADC flag ADC analog watchdog 1 */ +#define LL_ADC_FLAG_AWD2 ADC_ISR_AWD2 /*!< ADC flag ADC analog watchdog 2 */ +#define LL_ADC_FLAG_AWD3 ADC_ISR_AWD3 /*!< ADC flag ADC analog watchdog 3 */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_IT ADC interruptions for configuration (interruption enable or disable) + * @brief IT defines which can be used with LL_ADC_ReadReg and LL_ADC_WriteReg functions + * @{ + */ +#define LL_ADC_IT_ADRDY ADC_IER_ADRDYIE /*!< ADC interruption ADC instance ready */ +#define LL_ADC_IT_EOC ADC_IER_EOCIE /*!< ADC interruption ADC group regular end of unitary conversion */ +#define LL_ADC_IT_EOS ADC_IER_EOSIE /*!< ADC interruption ADC group regular end of sequence conversions */ +#define LL_ADC_IT_OVR ADC_IER_OVRIE /*!< ADC interruption ADC group regular overrun */ +#define LL_ADC_IT_EOSMP ADC_IER_EOSMPIE /*!< ADC interruption ADC group regular end of sampling phase */ +#define LL_ADC_IT_JEOC ADC_IER_JEOCIE /*!< ADC interruption ADC group injected end of unitary conversion */ +#define LL_ADC_IT_JEOS ADC_IER_JEOSIE /*!< ADC interruption ADC group injected end of sequence conversions */ +#define LL_ADC_IT_JQOVF ADC_IER_JQOVFIE /*!< ADC interruption ADC group injected contexts queue overflow */ +#define LL_ADC_IT_AWD1 ADC_IER_AWD1IE /*!< ADC interruption ADC analog watchdog 1 */ +#define LL_ADC_IT_AWD2 ADC_IER_AWD2IE /*!< ADC interruption ADC analog watchdog 2 */ +#define LL_ADC_IT_AWD3 ADC_IER_AWD3IE /*!< ADC interruption ADC analog watchdog 3 */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REGISTERS ADC registers compliant with specific purpose + * @{ + */ +/* List of ADC registers intended to be used (most commonly) with */ +/* DMA transfer. */ +/* Refer to function @ref LL_ADC_DMA_GetRegAddr(). */ +#define LL_ADC_DMA_REG_REGULAR_DATA (0x00000000UL) /* ADC group regular conversion data register (corresponding to register DR) to be used with ADC configured in independent mode. Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadConversionData32() and other functions @ref LL_ADC_REG_ReadConversionDatax() */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_COMMON_CLOCK_SOURCE ADC common - Clock source + * @{ + */ +#define LL_ADC_CLOCK_SYNC_PCLK_DIV1 (ADC_CCR_CKMODE_0) /*!< ADC synchronous clock derived from AHB clock without prescaler */ +#define LL_ADC_CLOCK_SYNC_PCLK_DIV2 (ADC_CCR_CKMODE_1 ) /*!< ADC synchronous clock derived from AHB clock with prescaler division by 2 */ +#define LL_ADC_CLOCK_SYNC_PCLK_DIV4 (ADC_CCR_CKMODE_1 | ADC_CCR_CKMODE_0) /*!< ADC synchronous clock derived from AHB clock with prescaler division by 4 */ +#define LL_ADC_CLOCK_ASYNC_DIV1 (0x00000000UL) /*!< ADC asynchronous clock without prescaler */ +#define LL_ADC_CLOCK_ASYNC_DIV2 (ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with prescaler division by 2 */ +#define LL_ADC_CLOCK_ASYNC_DIV4 (ADC_CCR_PRESC_1 ) /*!< ADC asynchronous clock with prescaler division by 4 */ +#define LL_ADC_CLOCK_ASYNC_DIV6 (ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with prescaler division by 6 */ +#define LL_ADC_CLOCK_ASYNC_DIV8 (ADC_CCR_PRESC_2 ) /*!< ADC asynchronous clock with prescaler division by 8 */ +#define LL_ADC_CLOCK_ASYNC_DIV10 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with prescaler division by 10 */ +#define LL_ADC_CLOCK_ASYNC_DIV12 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 ) /*!< ADC asynchronous clock with prescaler division by 12 */ +#define LL_ADC_CLOCK_ASYNC_DIV16 (ADC_CCR_PRESC_2 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with prescaler division by 16 */ +#define LL_ADC_CLOCK_ASYNC_DIV32 (ADC_CCR_PRESC_3) /*!< ADC asynchronous clock with prescaler division by 32 */ +#define LL_ADC_CLOCK_ASYNC_DIV64 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with prescaler division by 64 */ +#define LL_ADC_CLOCK_ASYNC_DIV128 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1) /*!< ADC asynchronous clock with prescaler division by 128 */ +#define LL_ADC_CLOCK_ASYNC_DIV256 (ADC_CCR_PRESC_3 | ADC_CCR_PRESC_1 | ADC_CCR_PRESC_0) /*!< ADC asynchronous clock with prescaler division by 256 */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_COMMON_PATH_INTERNAL ADC common - Measurement path to internal channels + * @{ + */ +/* Note: Other measurement paths to internal channels may be available */ +/* (connections to other peripherals). */ +/* If they are not listed below, they do not require any specific */ +/* path enable. In this case, Access to measurement path is done */ +/* only by selecting the corresponding ADC internal channel. */ +#define LL_ADC_PATH_INTERNAL_NONE (0x00000000UL) /*!< ADC measurement pathes all disabled */ +#define LL_ADC_PATH_INTERNAL_VREFINT (ADC_CCR_VREFEN) /*!< ADC measurement path to internal channel VrefInt */ +#define LL_ADC_PATH_INTERNAL_TEMPSENSOR (ADC_CCR_TSEN) /*!< ADC measurement path to internal channel temperature sensor */ +#define LL_ADC_PATH_INTERNAL_VBAT (ADC_CCR_VBATEN) /*!< ADC measurement path to internal channel Vbat */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_RESOLUTION ADC instance - Resolution + * @{ + */ +#define LL_ADC_RESOLUTION_12B (0x00000000UL) /*!< ADC resolution 12 bits */ +#define LL_ADC_RESOLUTION_10B ( ADC_CFGR_RES_0) /*!< ADC resolution 10 bits */ +#define LL_ADC_RESOLUTION_8B (ADC_CFGR_RES_1 ) /*!< ADC resolution 8 bits */ +#define LL_ADC_RESOLUTION_6B (ADC_CFGR_RES_1 | ADC_CFGR_RES_0) /*!< ADC resolution 6 bits */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_DATA_ALIGN ADC instance - Data alignment + * @{ + */ +#define LL_ADC_DATA_ALIGN_RIGHT (0x00000000UL) /*!< ADC conversion data alignment: right aligned (alignment on data register LSB bit 0)*/ +#define LL_ADC_DATA_ALIGN_LEFT (ADC_CFGR_ALIGN) /*!< ADC conversion data alignment: left aligned (aligment on data register MSB bit 15)*/ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_LP_MODE ADC instance - Low power mode + * @{ + */ +#define LL_ADC_LP_MODE_NONE (0x00000000UL) /*!< No ADC low power mode activated */ +#define LL_ADC_LP_AUTOWAIT (ADC_CFGR_AUTDLY) /*!< ADC low power mode auto delay: Dynamic low power mode, ADC conversions are performed only when necessary (when previous ADC conversion data is read). See description with function @ref LL_ADC_SetLowPowerMode(). */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_OFFSET_NB ADC instance - Offset number + * @{ + */ +#define LL_ADC_OFFSET_1 ADC_OFR1_REGOFFSET /*!< ADC offset number 1: ADC channel and offset level to which the offset programmed will be applied (independently of channel mapped on ADC group regular or group injected) */ +#define LL_ADC_OFFSET_2 ADC_OFR2_REGOFFSET /*!< ADC offset number 2: ADC channel and offset level to which the offset programmed will be applied (independently of channel mapped on ADC group regular or group injected) */ +#define LL_ADC_OFFSET_3 ADC_OFR3_REGOFFSET /*!< ADC offset number 3: ADC channel and offset level to which the offset programmed will be applied (independently of channel mapped on ADC group regular or group injected) */ +#define LL_ADC_OFFSET_4 ADC_OFR4_REGOFFSET /*!< ADC offset number 4: ADC channel and offset level to which the offset programmed will be applied (independently of channel mapped on ADC group regular or group injected) */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_OFFSET_STATE ADC instance - Offset state + * @{ + */ +#define LL_ADC_OFFSET_DISABLE (0x00000000UL) /*!< ADC offset disabled (among ADC selected offset number 1, 2, 3 or 4) */ +#define LL_ADC_OFFSET_ENABLE (ADC_OFR1_OFFSET1_EN) /*!< ADC offset enabled (among ADC selected offset number 1, 2, 3 or 4) */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_GROUPS ADC instance - Groups + * @{ + */ +#define LL_ADC_GROUP_REGULAR (0x00000001UL) /*!< ADC group regular (available on all STM32 devices) */ +#define LL_ADC_GROUP_INJECTED (0x00000002UL) /*!< ADC group injected (not available on all STM32 devices)*/ +#define LL_ADC_GROUP_REGULAR_INJECTED (0x00000003UL) /*!< ADC both groups regular and injected */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_CHANNEL ADC instance - Channel number + * @{ + */ +#define LL_ADC_CHANNEL_0 (ADC_CHANNEL_0_NUMBER | ADC_CHANNEL_0_SMP | ADC_CHANNEL_0_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN0 */ +#define LL_ADC_CHANNEL_1 (ADC_CHANNEL_1_NUMBER | ADC_CHANNEL_1_SMP | ADC_CHANNEL_1_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN1 */ +#define LL_ADC_CHANNEL_2 (ADC_CHANNEL_2_NUMBER | ADC_CHANNEL_2_SMP | ADC_CHANNEL_2_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN2 */ +#define LL_ADC_CHANNEL_3 (ADC_CHANNEL_3_NUMBER | ADC_CHANNEL_3_SMP | ADC_CHANNEL_3_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN3 */ +#define LL_ADC_CHANNEL_4 (ADC_CHANNEL_4_NUMBER | ADC_CHANNEL_4_SMP | ADC_CHANNEL_4_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN4 */ +#define LL_ADC_CHANNEL_5 (ADC_CHANNEL_5_NUMBER | ADC_CHANNEL_5_SMP | ADC_CHANNEL_5_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN5 */ +#define LL_ADC_CHANNEL_6 (ADC_CHANNEL_6_NUMBER | ADC_CHANNEL_6_SMP | ADC_CHANNEL_6_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN6 */ +#define LL_ADC_CHANNEL_7 (ADC_CHANNEL_7_NUMBER | ADC_CHANNEL_7_SMP | ADC_CHANNEL_7_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN7 */ +#define LL_ADC_CHANNEL_8 (ADC_CHANNEL_8_NUMBER | ADC_CHANNEL_8_SMP | ADC_CHANNEL_8_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN8 */ +#define LL_ADC_CHANNEL_9 (ADC_CHANNEL_9_NUMBER | ADC_CHANNEL_9_SMP | ADC_CHANNEL_9_BITFIELD ) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN9 */ +#define LL_ADC_CHANNEL_10 (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP | ADC_CHANNEL_10_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN10 */ +#define LL_ADC_CHANNEL_11 (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP | ADC_CHANNEL_11_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN11 */ +#define LL_ADC_CHANNEL_12 (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP | ADC_CHANNEL_12_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN12 */ +#define LL_ADC_CHANNEL_13 (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP | ADC_CHANNEL_13_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN13 */ +#define LL_ADC_CHANNEL_14 (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP | ADC_CHANNEL_14_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN14 */ +#define LL_ADC_CHANNEL_15 (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP | ADC_CHANNEL_15_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN15 */ +#define LL_ADC_CHANNEL_16 (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP | ADC_CHANNEL_16_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN16 */ +#define LL_ADC_CHANNEL_17 (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP | ADC_CHANNEL_17_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN17 */ +#define LL_ADC_CHANNEL_18 (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP | ADC_CHANNEL_18_BITFIELD) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN18 */ +#define LL_ADC_CHANNEL_VREFINT (LL_ADC_CHANNEL_0 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< ADC internal channel connected to VrefInt: Internal voltage reference. */ +#define LL_ADC_CHANNEL_TEMPSENSOR (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< ADC internal channel connected to Temperature sensor. */ +#define LL_ADC_CHANNEL_VBAT (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< ADC internal channel connected to Vbat/2: Vbat voltage through a divider ladder of factor 1/2 to have Vbat always below Vdda. */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_TRIGGER_SOURCE ADC group regular - Trigger source + * @{ + */ +#define LL_ADC_REG_TRIG_SOFTWARE (0x00000000UL) /*!< ADC group regular conversion trigger internal: SW start. */ +#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: TIM1 TRGO. Trigger edge set to rising edge (default setting). */ +#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO2 (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: TIM1 TRGO2. Trigger edge set to rising edge (default setting). */ +#define LL_ADC_REG_TRIG_EXT_TIM1_CH1 (ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: TIM1 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */ +#define LL_ADC_REG_TRIG_EXT_TIM1_CH2 (ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: TIM1 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */ +#define LL_ADC_REG_TRIG_EXT_TIM1_CH3 (ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: TIM1 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */ +#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO (ADC_CFGR_EXTSEL_3 | ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: TIM2 TRGO. Trigger edge set to rising edge (default setting). */ +#define LL_ADC_REG_TRIG_EXT_TIM2_CH2 (ADC_CFGR_EXTSEL_1 | ADC_CFGR_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: TIM2 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */ +#define LL_ADC_REG_TRIG_EXT_EXTI_LINE11 (ADC_CFGR_EXTSEL_2 | ADC_CFGR_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external peripheral: external interrupt line 11. Trigger edge set to rising edge (default setting). */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_TRIGGER_EDGE ADC group regular - Trigger edge + * @{ + */ +#define LL_ADC_REG_TRIG_EXT_RISING ( ADC_CFGR_EXTEN_0) /*!< ADC group regular conversion trigger polarity set to rising edge */ +#define LL_ADC_REG_TRIG_EXT_FALLING (ADC_CFGR_EXTEN_1 ) /*!< ADC group regular conversion trigger polarity set to falling edge */ +#define LL_ADC_REG_TRIG_EXT_RISINGFALLING (ADC_CFGR_EXTEN_1 | ADC_CFGR_EXTEN_0) /*!< ADC group regular conversion trigger polarity set to both rising and falling edges */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_CONTINUOUS_MODE ADC group regular - Continuous mode + * @{ + */ +#define LL_ADC_REG_CONV_SINGLE (0x00000000UL) /*!< ADC conversions are performed in single mode: one conversion per trigger */ +#define LL_ADC_REG_CONV_CONTINUOUS (ADC_CFGR_CONT) /*!< ADC conversions are performed in continuous mode: after the first trigger, following conversions launched successively automatically */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_DMA_TRANSFER ADC group regular - DMA transfer of ADC conversion data + * @{ + */ +#define LL_ADC_REG_DMA_TRANSFER_NONE (0x00000000UL) /*!< ADC conversions are not transferred by DMA */ +#define LL_ADC_REG_DMA_TRANSFER_LIMITED ( ADC_CFGR_DMAEN) /*!< ADC conversion data are transferred by DMA, in limited mode (one shot mode): DMA transfer requests are stopped when number of DMA data transfers (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. */ +#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED (ADC_CFGR_DMACFG | ADC_CFGR_DMAEN) /*!< ADC conversion data are transferred by DMA, in unlimited mode: DMA transfer requests are unlimited, whatever number of DMA data transferred (number of ADC conversions). This ADC mode is intended to be used with DMA mode circular. */ +/** + * @} + */ + + + +/** @defgroup ADC_LL_EC_REG_OVR_DATA_BEHAVIOR ADC group regular - Overrun behavior on conversion data + * @{ + */ +#define LL_ADC_REG_OVR_DATA_PRESERVED (0x00000000UL) /*!< ADC group regular behavior in case of overrun: data preserved */ +#define LL_ADC_REG_OVR_DATA_OVERWRITTEN (ADC_CFGR_OVRMOD) /*!< ADC group regular behavior in case of overrun: data overwritten */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH ADC group regular - Sequencer scan length + * @{ + */ +#define LL_ADC_REG_SEQ_SCAN_DISABLE (0x00000000UL) /*!< ADC group regular sequencer disable (equivalent to sequencer of 1 rank: ADC conversion on only 1 channel) */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS ( ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 2 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS ( ADC_SQR1_L_1 ) /*!< ADC group regular sequencer enable with 3 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS ( ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 4 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS ( ADC_SQR1_L_2 ) /*!< ADC group regular sequencer enable with 5 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS ( ADC_SQR1_L_2 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 6 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS ( ADC_SQR1_L_2 | ADC_SQR1_L_1 ) /*!< ADC group regular sequencer enable with 7 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS ( ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 8 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS (ADC_SQR1_L_3 ) /*!< ADC group regular sequencer enable with 9 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 10 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1 ) /*!< ADC group regular sequencer enable with 11 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 12 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 ) /*!< ADC group regular sequencer enable with 13 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 14 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 ) /*!< ADC group regular sequencer enable with 15 ranks in the sequence */ +#define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 16 ranks in the sequence */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_SEQ_DISCONT_MODE ADC group regular - Sequencer discontinuous mode + * @{ + */ +#define LL_ADC_REG_SEQ_DISCONT_DISABLE (0x00000000UL) /*!< ADC group regular sequencer discontinuous mode disable */ +#define LL_ADC_REG_SEQ_DISCONT_1RANK ( ADC_CFGR_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every rank */ +#define LL_ADC_REG_SEQ_DISCONT_2RANKS ( ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN) /*!< ADC group regular sequencer discontinuous mode enabled with sequence interruption every 2 ranks */ +#define LL_ADC_REG_SEQ_DISCONT_3RANKS ( ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 3 ranks */ +#define LL_ADC_REG_SEQ_DISCONT_4RANKS ( ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 4 ranks */ +#define LL_ADC_REG_SEQ_DISCONT_5RANKS (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 5 ranks */ +#define LL_ADC_REG_SEQ_DISCONT_6RANKS (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 6 ranks */ +#define LL_ADC_REG_SEQ_DISCONT_7RANKS (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 7 ranks */ +#define LL_ADC_REG_SEQ_DISCONT_8RANKS (ADC_CFGR_DISCNUM_2 | ADC_CFGR_DISCNUM_1 | ADC_CFGR_DISCNUM_0 | ADC_CFGR_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 8 ranks */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_REG_SEQ_RANKS ADC group regular - Sequencer ranks + * @{ + */ +#define LL_ADC_REG_RANK_1 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 1 */ +#define LL_ADC_REG_RANK_2 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 2 */ +#define LL_ADC_REG_RANK_3 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 3 */ +#define LL_ADC_REG_RANK_4 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 4 */ +#define LL_ADC_REG_RANK_5 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 5 */ +#define LL_ADC_REG_RANK_6 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 6 */ +#define LL_ADC_REG_RANK_7 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 7 */ +#define LL_ADC_REG_RANK_8 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 8 */ +#define LL_ADC_REG_RANK_9 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 9 */ +#define LL_ADC_REG_RANK_10 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 10 */ +#define LL_ADC_REG_RANK_11 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 11 */ +#define LL_ADC_REG_RANK_12 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 12 */ +#define LL_ADC_REG_RANK_13 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 13 */ +#define LL_ADC_REG_RANK_14 (ADC_SQR3_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 14 */ +#define LL_ADC_REG_RANK_15 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 15 */ +#define LL_ADC_REG_RANK_16 (ADC_SQR4_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 16 */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_INJ_TRIGGER_SOURCE ADC group injected - Trigger source + * @{ + */ +#define LL_ADC_INJ_TRIG_SOFTWARE (0x00000000UL) /*!< ADC group injected conversion trigger internal: SW start.. Trigger edge set to rising edge (default setting). */ +#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO (ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external peripheral: TIM1 TRGO. Trigger edge set to rising edge (default setting). */ +#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2 (ADC_JSQR_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external peripheral: TIM1 TRGO2. Trigger edge set to rising edge (default setting). */ +#define LL_ADC_INJ_TRIG_EXT_TIM1_CH4 (ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external peripheral: TIM1 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */ +#define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO (ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external peripheral: TIM2 TRGO. Trigger edge set to rising edge (default setting). */ +#define LL_ADC_INJ_TRIG_EXT_TIM2_CH1 (ADC_JSQR_JEXTSEL_1 | ADC_JSQR_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external peripheral: TIM2 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */ +#define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15 (ADC_JSQR_JEXTSEL_2 | ADC_JSQR_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external peripheral: external interrupt line 15. Trigger edge set to rising edge (default setting). */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_INJ_TRIGGER_EDGE ADC group injected - Trigger edge + * @{ + */ +#define LL_ADC_INJ_TRIG_EXT_RISING ( ADC_JSQR_JEXTEN_0) /*!< ADC group injected conversion trigger polarity set to rising edge */ +#define LL_ADC_INJ_TRIG_EXT_FALLING (ADC_JSQR_JEXTEN_1 ) /*!< ADC group injected conversion trigger polarity set to falling edge */ +#define LL_ADC_INJ_TRIG_EXT_RISINGFALLING (ADC_JSQR_JEXTEN_1 | ADC_JSQR_JEXTEN_0) /*!< ADC group injected conversion trigger polarity set to both rising and falling edges */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_INJ_TRIG_AUTO ADC group injected - Automatic trigger mode + * @{ + */ +#define LL_ADC_INJ_TRIG_INDEPENDENT (0x00000000UL) /*!< ADC group injected conversion trigger independent. Setting mandatory if ADC group injected injected trigger source is set to an external trigger. */ +#define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR (ADC_CFGR_JAUTO) /*!< ADC group injected conversion trigger from ADC group regular. Setting compliant only with group injected trigger source set to SW start, without any further action on ADC group injected conversion start or stop: in this case, ADC group injected is controlled only from ADC group regular. */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_INJ_CONTEXT_QUEUE ADC group injected - Context queue mode + * @{ + */ +#define LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE (0x00000000UL) /* Group injected sequence context queue is enabled and can contain up to 2 contexts. When all contexts have been processed, the queue maintains the last context active perpetually. */ +#define LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY (ADC_CFGR_JQM) /* Group injected sequence context queue is enabled and can contain up to 2 contexts. When all contexts have been processed, the queue is empty and injected group triggers are disabled. */ +#define LL_ADC_INJ_QUEUE_DISABLE (ADC_CFGR_JQDIS) /* Group injected sequence context queue is disabled: only 1 sequence can be configured and is active perpetually. */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_INJ_SEQ_SCAN_LENGTH ADC group injected - Sequencer scan length + * @{ + */ +#define LL_ADC_INJ_SEQ_SCAN_DISABLE (0x00000000UL) /*!< ADC group injected sequencer disable (equivalent to sequencer of 1 rank: ADC conversion on only 1 channel) */ +#define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS ( ADC_JSQR_JL_0) /*!< ADC group injected sequencer enable with 2 ranks in the sequence */ +#define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS (ADC_JSQR_JL_1 ) /*!< ADC group injected sequencer enable with 3 ranks in the sequence */ +#define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) /*!< ADC group injected sequencer enable with 4 ranks in the sequence */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_INJ_SEQ_DISCONT_MODE ADC group injected - Sequencer discontinuous mode + * @{ + */ +#define LL_ADC_INJ_SEQ_DISCONT_DISABLE (0x00000000UL) /*!< ADC group injected sequencer discontinuous mode disable */ +#define LL_ADC_INJ_SEQ_DISCONT_1RANK (ADC_CFGR_JDISCEN) /*!< ADC group injected sequencer discontinuous mode enable with sequence interruption every rank */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_INJ_SEQ_RANKS ADC group injected - Sequencer ranks + * @{ + */ +#define LL_ADC_INJ_RANK_1 (ADC_JDR1_REGOFFSET | ADC_INJ_RANK_1_JSQR_BITOFFSET_POS) /*!< ADC group injected sequencer rank 1 */ +#define LL_ADC_INJ_RANK_2 (ADC_JDR2_REGOFFSET | ADC_INJ_RANK_2_JSQR_BITOFFSET_POS) /*!< ADC group injected sequencer rank 2 */ +#define LL_ADC_INJ_RANK_3 (ADC_JDR3_REGOFFSET | ADC_INJ_RANK_3_JSQR_BITOFFSET_POS) /*!< ADC group injected sequencer rank 3 */ +#define LL_ADC_INJ_RANK_4 (ADC_JDR4_REGOFFSET | ADC_INJ_RANK_4_JSQR_BITOFFSET_POS) /*!< ADC group injected sequencer rank 4 */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME Channel - Sampling time + * @{ + */ +#define LL_ADC_SAMPLINGTIME_2CYCLES_5 (0x00000000UL) /*!< Sampling time 2.5 ADC clock cycles */ +#define LL_ADC_SAMPLINGTIME_6CYCLES_5 ( ADC_SMPR2_SMP10_0) /*!< Sampling time 6.5 ADC clock cycles */ +#define LL_ADC_SAMPLINGTIME_12CYCLES_5 ( ADC_SMPR2_SMP10_1 ) /*!< Sampling time 12.5 ADC clock cycles */ +#define LL_ADC_SAMPLINGTIME_24CYCLES_5 ( ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10_0) /*!< Sampling time 24.5 ADC clock cycles */ +#define LL_ADC_SAMPLINGTIME_47CYCLES_5 (ADC_SMPR2_SMP10_2 ) /*!< Sampling time 47.5 ADC clock cycles */ +#define LL_ADC_SAMPLINGTIME_92CYCLES_5 (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_0) /*!< Sampling time 92.5 ADC clock cycles */ +#define LL_ADC_SAMPLINGTIME_247CYCLES_5 (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1 ) /*!< Sampling time 247.5 ADC clock cycles */ +#define LL_ADC_SAMPLINGTIME_640CYCLES_5 (ADC_SMPR2_SMP10_2 | ADC_SMPR2_SMP10_1 | ADC_SMPR2_SMP10_0) /*!< Sampling time 640.5 ADC clock cycles */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_CHANNEL_SINGLE_DIFF_ENDING Channel - Single or differential ending + * @{ + */ +#define LL_ADC_SINGLE_ENDED ( ADC_CALFACT_CALFACT_S) /*!< ADC channel ending set to single ended (literal also used to set calibration mode) */ +#define LL_ADC_DIFFERENTIAL_ENDED (ADC_CR_ADCALDIF | ADC_CALFACT_CALFACT_D) /*!< ADC channel ending set to differential (literal also used to set calibration mode) */ +#define LL_ADC_BOTH_SINGLE_DIFF_ENDED (LL_ADC_SINGLE_ENDED | LL_ADC_DIFFERENTIAL_ENDED) /*!< ADC channel ending set to both single ended and differential (literal used only to set calibration factors) */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number + * @{ + */ +#define LL_ADC_AWD1 (ADC_AWD_CR1_CHANNEL_MASK | ADC_AWD_CR1_REGOFFSET) /*!< ADC analog watchdog number 1 */ +#define LL_ADC_AWD2 (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR2_REGOFFSET) /*!< ADC analog watchdog number 2 */ +#define LL_ADC_AWD3 (ADC_AWD_CR23_CHANNEL_MASK | ADC_AWD_CR3_REGOFFSET) /*!< ADC analog watchdog number 3 */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_AWD_CHANNELS Analog watchdog - Monitored channels + * @{ + */ +#define LL_ADC_AWD_DISABLE (0x00000000UL) /*!< ADC analog watchdog monitoring disabled */ +#define LL_ADC_AWD_ALL_CHANNELS_REG (ADC_AWD_CR23_CHANNEL_MASK | ADC_CFGR_AWD1EN ) /*!< ADC analog watchdog monitoring of all channels, converted by group regular only */ +#define LL_ADC_AWD_ALL_CHANNELS_INJ (ADC_AWD_CR23_CHANNEL_MASK | ADC_CFGR_JAWD1EN ) /*!< ADC analog watchdog monitoring of all channels, converted by group injected only */ +#define LL_ADC_AWD_ALL_CHANNELS_REG_INJ (ADC_AWD_CR23_CHANNEL_MASK | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN ) /*!< ADC analog watchdog monitoring of all channels, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_0_REG ((LL_ADC_CHANNEL_0 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN0, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_0_INJ ((LL_ADC_CHANNEL_0 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN0, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_0_REG_INJ ((LL_ADC_CHANNEL_0 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN0, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_1_REG ((LL_ADC_CHANNEL_1 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN1, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_1_INJ ((LL_ADC_CHANNEL_1 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN1, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_1_REG_INJ ((LL_ADC_CHANNEL_1 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN1, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_2_REG ((LL_ADC_CHANNEL_2 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN2, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_2_INJ ((LL_ADC_CHANNEL_2 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN2, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_2_REG_INJ ((LL_ADC_CHANNEL_2 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN2, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_3_REG ((LL_ADC_CHANNEL_3 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN3, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_3_INJ ((LL_ADC_CHANNEL_3 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN3, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_3_REG_INJ ((LL_ADC_CHANNEL_3 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN3, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_4_REG ((LL_ADC_CHANNEL_4 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN4, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_4_INJ ((LL_ADC_CHANNEL_4 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN4, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_4_REG_INJ ((LL_ADC_CHANNEL_4 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN4, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_5_REG ((LL_ADC_CHANNEL_5 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN5, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_5_INJ ((LL_ADC_CHANNEL_5 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN5, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_5_REG_INJ ((LL_ADC_CHANNEL_5 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN5, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_6_REG ((LL_ADC_CHANNEL_6 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN6, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_6_INJ ((LL_ADC_CHANNEL_6 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN6, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_6_REG_INJ ((LL_ADC_CHANNEL_6 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN6, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_7_REG ((LL_ADC_CHANNEL_7 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN7, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_7_INJ ((LL_ADC_CHANNEL_7 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN7, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_7_REG_INJ ((LL_ADC_CHANNEL_7 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN7, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_8_REG ((LL_ADC_CHANNEL_8 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN8, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_8_INJ ((LL_ADC_CHANNEL_8 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN8, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_8_REG_INJ ((LL_ADC_CHANNEL_8 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN8, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_9_REG ((LL_ADC_CHANNEL_9 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN9, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_9_INJ ((LL_ADC_CHANNEL_9 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN9, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_9_REG_INJ ((LL_ADC_CHANNEL_9 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN9, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_10_REG ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN10, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_10_INJ ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN10, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_10_REG_INJ ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN10, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_11_REG ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN11, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_11_INJ ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN11, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_11_REG_INJ ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN11, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_12_REG ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN12, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_12_INJ ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN12, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_12_REG_INJ ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN12, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_13_REG ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN13, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_13_INJ ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN13, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_13_REG_INJ ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN13, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_14_REG ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN14, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_14_INJ ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN14, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_14_REG_INJ ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN14, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_15_REG ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN15, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_15_INJ ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN15, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_15_REG_INJ ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN15, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_16_REG ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN16, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_16_INJ ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN16, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_16_REG_INJ ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN16, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_17_REG ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN17, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_17_INJ ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN17, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_17_REG_INJ ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN17, converted by either group regular or injected */ +#define LL_ADC_AWD_CHANNEL_18_REG ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN18, converted by group regular only */ +#define LL_ADC_AWD_CHANNEL_18_INJ ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN18, converted by group injected only */ +#define LL_ADC_AWD_CHANNEL_18_REG_INJ ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN18, converted by either group regular or injected */ +#define LL_ADC_AWD_CH_VREFINT_REG ((LL_ADC_CHANNEL_VREFINT & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to VrefInt: Internal voltage reference, converted by group regular only */ +#define LL_ADC_AWD_CH_VREFINT_INJ ((LL_ADC_CHANNEL_VREFINT & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to VrefInt: Internal voltage reference, converted by group injected only */ +#define LL_ADC_AWD_CH_VREFINT_REG_INJ ((LL_ADC_CHANNEL_VREFINT & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to VrefInt: Internal voltage reference, converted by either group regular or injected */ +#define LL_ADC_AWD_CH_TEMPSENSOR_REG ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by group regular only */ +#define LL_ADC_AWD_CH_TEMPSENSOR_INJ ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by group injected only */ +#define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by either group regular or injected */ +#define LL_ADC_AWD_CH_VBAT_REG ((LL_ADC_CHANNEL_VBAT & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda, converted by group regular only */ +#define LL_ADC_AWD_CH_VBAT_INJ ((LL_ADC_CHANNEL_VBAT & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda, converted by group injected only */ +#define LL_ADC_AWD_CH_VBAT_REG_INJ ((LL_ADC_CHANNEL_VBAT & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_AWD_THRESHOLDS Analog watchdog - Thresholds + * @{ + */ +#define LL_ADC_AWD_THRESHOLD_HIGH (ADC_TR1_HT1 ) /*!< ADC analog watchdog threshold high */ +#define LL_ADC_AWD_THRESHOLD_LOW ( ADC_TR1_LT1) /*!< ADC analog watchdog threshold low */ +#define LL_ADC_AWD_THRESHOLDS_HIGH_LOW (ADC_TR1_HT1 | ADC_TR1_LT1) /*!< ADC analog watchdog both thresholds high and low concatenated into the same data */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_OVS_SCOPE Oversampling - Oversampling scope + * @{ + */ +#define LL_ADC_OVS_DISABLE (0x00000000UL) /*!< ADC oversampling disabled. */ +#define LL_ADC_OVS_GRP_REGULAR_CONTINUED ( ADC_CFGR2_ROVSE) /*!< ADC oversampling on conversions of ADC group regular. If group injected interrupts group regular: when ADC group injected is triggered, the oversampling on ADC group regular is temporary stopped and continued afterwards. */ +#define LL_ADC_OVS_GRP_REGULAR_RESUMED (ADC_CFGR2_ROVSM | ADC_CFGR2_ROVSE) /*!< ADC oversampling on conversions of ADC group regular. If group injected interrupts group regular: when ADC group injected is triggered, the oversampling on ADC group regular is resumed from start (oversampler buffer reset). */ +#define LL_ADC_OVS_GRP_INJECTED ( ADC_CFGR2_JOVSE ) /*!< ADC oversampling on conversions of ADC group injected. */ +#define LL_ADC_OVS_GRP_INJ_REG_RESUMED ( ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE) /*!< ADC oversampling on conversions of both ADC groups regular and injected. If group injected interrupting group regular: when ADC group injected is triggered, the oversampling on ADC group regular is resumed from start (oversampler buffer reset). */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_OVS_DISCONT_MODE Oversampling - Discontinuous mode + * @{ + */ +#define LL_ADC_OVS_REG_CONT (0x00000000UL) /*!< ADC oversampling discontinuous mode: continuous mode (all conversions of oversampling ratio are done from 1 trigger) */ +#define LL_ADC_OVS_REG_DISCONT (ADC_CFGR2_TROVS) /*!< ADC oversampling discontinuous mode: discontinuous mode (each conversion of oversampling ratio needs a trigger) */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_OVS_RATIO Oversampling - Ratio + * @{ + */ +#define LL_ADC_OVS_RATIO_2 (0x00000000UL) /*!< ADC oversampling ratio of 2 (2 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +#define LL_ADC_OVS_RATIO_4 ( ADC_CFGR2_OVSR_0) /*!< ADC oversampling ratio of 4 (4 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +#define LL_ADC_OVS_RATIO_8 ( ADC_CFGR2_OVSR_1 ) /*!< ADC oversampling ratio of 8 (8 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +#define LL_ADC_OVS_RATIO_16 ( ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0) /*!< ADC oversampling ratio of 16 (16 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +#define LL_ADC_OVS_RATIO_32 (ADC_CFGR2_OVSR_2 ) /*!< ADC oversampling ratio of 32 (32 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +#define LL_ADC_OVS_RATIO_64 (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_0) /*!< ADC oversampling ratio of 64 (64 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +#define LL_ADC_OVS_RATIO_128 (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1 ) /*!< ADC oversampling ratio of 128 (128 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +#define LL_ADC_OVS_RATIO_256 (ADC_CFGR2_OVSR_2 | ADC_CFGR2_OVSR_1 | ADC_CFGR2_OVSR_0) /*!< ADC oversampling ratio of 256 (256 ADC conversions are performed, sum of these conversions data is computed to result as the ADC oversampling conversion data (before potential shift) */ +/** + * @} + */ + +/** @defgroup ADC_LL_EC_OVS_SHIFT Oversampling - Data shift + * @{ + */ +#define LL_ADC_OVS_SHIFT_NONE (0x00000000UL) /*!< ADC oversampling no shift (sum of the ADC conversions data is not divided to result as the ADC oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_1 ( ADC_CFGR2_OVSS_0) /*!< ADC oversampling shift of 1 (sum of the ADC conversions data is divided by 2 to result as the ADC oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_2 ( ADC_CFGR2_OVSS_1 ) /*!< ADC oversampling shift of 2 (sum of the ADC conversions data is divided by 4 to result as the ADC oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_3 ( ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) /*!< ADC oversampling shift of 3 (sum of the ADC conversions data is divided by 8 to result as the ADC oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_4 ( ADC_CFGR2_OVSS_2 ) /*!< ADC oversampling shift of 4 (sum of the ADC conversions data is divided by 16 to result as the ADC oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_5 ( ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_0) /*!< ADC oversampling shift of 5 (sum of the ADC conversions data is divided by 32 to result as the ADC oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_6 ( ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 ) /*!< ADC oversampling shift of 6 (sum of the ADC conversions data is divided by 64 to result as the ADC oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_7 ( ADC_CFGR2_OVSS_2 | ADC_CFGR2_OVSS_1 | ADC_CFGR2_OVSS_0) /*!< ADC oversampling shift of 7 (sum of the ADC conversions data is divided by 128 to result as the ADC oversampling conversion data) */ +#define LL_ADC_OVS_SHIFT_RIGHT_8 (ADC_CFGR2_OVSS_3 ) /*!< ADC oversampling shift of 8 (sum of the ADC conversions data is divided by 256 to result as the ADC oversampling conversion data) */ +/** + * @} + */ + + +/** @defgroup ADC_LL_EC_HW_DELAYS Definitions of ADC hardware constraints delays + * @note Only ADC peripheral HW delays are defined in ADC LL driver driver, + * not timeout values. + * For details on delays values, refer to descriptions in source code + * above each literal definition. + * @{ + */ + +/* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver, */ +/* not timeout values. */ +/* Timeout values for ADC operations are dependent to device clock */ +/* configuration (system clock versus ADC clock), */ +/* and therefore must be defined in user application. */ +/* Indications for estimation of ADC timeout delays, for this */ +/* STM32 serie: */ +/* - ADC calibration time: maximum delay is 112/fADC. */ +/* (refer to device datasheet, parameter "tCAL") */ +/* - ADC enable time: maximum delay is 1 conversion cycle. */ +/* (refer to device datasheet, parameter "tSTAB") */ +/* - ADC disable time: maximum delay should be a few ADC clock cycles */ +/* - ADC stop conversion time: maximum delay should be a few ADC clock */ +/* cycles */ +/* - ADC conversion time: duration depending on ADC clock and ADC */ +/* configuration. */ +/* (refer to device reference manual, section "Timing") */ + +/* Delay for ADC stabilization time (ADC voltage regulator start-up time) */ +/* Delay set to maximum value (refer to device datasheet, */ +/* parameter "tADCVREG_STUP"). */ +/* Unit: us */ +#define LL_ADC_DELAY_INTERNAL_REGUL_STAB_US ( 10UL) /*!< Delay for ADC stabilization time (ADC voltage regulator start-up time) */ + +/* Delay for internal voltage reference stabilization time. */ +/* Delay set to maximum value (refer to device datasheet, */ +/* parameter "tstart_vrefint"). */ +/* Unit: us */ +#define LL_ADC_DELAY_VREFINT_STAB_US ( 12UL) /*!< Delay for internal voltage reference stabilization time */ + +/* Delay for temperature sensor stabilization time. */ +/* Literal set to maximum value (refer to device datasheet, */ +/* parameter "tSTART"). */ +/* Unit: us */ +#define LL_ADC_DELAY_TEMPSENSOR_STAB_US (120UL) /*!< Delay for temperature sensor stabilization time */ + +/* Delay required between ADC end of calibration and ADC enable. */ +/* Note: On this STM32 serie, a minimum number of ADC clock cycles */ +/* are required between ADC end of calibration and ADC enable. */ +/* Wait time can be computed in user application by waiting for the */ +/* equivalent number of CPU cycles, by taking into account */ +/* ratio of CPU clock versus ADC clock prescalers. */ +/* Unit: ADC clock cycles. */ +#define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES ( 4UL) /*!< Delay required between ADC end of calibration and ADC enable */ + +/** + * @} + */ + +/** + * @} + */ + + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup ADC_LL_Exported_Macros ADC Exported Macros + * @{ + */ + +/** @defgroup ADC_LL_EM_WRITE_READ Common write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in ADC register + * @param __INSTANCE__ ADC Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in ADC register + * @param __INSTANCE__ ADC Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup ADC_LL_EM_HELPER_MACRO ADC helper macro + * @{ + */ + +/** + * @brief Helper macro to get ADC channel number in decimal format + * from literals LL_ADC_CHANNEL_x. + * @note Example: + * __LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_CHANNEL_4) + * will return decimal number "4". + * @note The input can be a value from functions where a channel + * number is returned, either defined with number + * or with bitfield (only one bit must be set). + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @retval Value between Min_Data=0 and Max_Data=18 + */ +#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__) \ + ((((__CHANNEL__) & ADC_CHANNEL_ID_BITFIELD_MASK) == 0UL) \ + ? ( \ + ((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS \ + ) \ + : \ + ( \ + (uint32_t)POSITION_VAL((__CHANNEL__)) \ + ) \ + ) + +/** + * @brief Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x + * from number in decimal format. + * @note Example: + * __LL_ADC_DECIMAL_NB_TO_CHANNEL(4) + * will return a data equivalent to "LL_ADC_CHANNEL_4". + * @param __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18 + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT (4) + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (4) + * @arg @ref LL_ADC_CHANNEL_VBAT (4) + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).\n + * (4) For ADC channel read back from ADC register, + * comparison with internal channel parameter to be done + * using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(). + */ +#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__) \ + (((__DECIMAL_NB__) <= 9UL) \ + ? ( \ + ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) | \ + (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__)) | \ + (ADC_SMPR1_REGOFFSET | (((3UL * (__DECIMAL_NB__))) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) \ + ) \ + : \ + ( \ + ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) | \ + (ADC_AWD2CR_AWD2CH_0 << (__DECIMAL_NB__)) | \ + (ADC_SMPR2_REGOFFSET | (((3UL * ((__DECIMAL_NB__) - 10UL))) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) \ + ) \ + ) + +/** + * @brief Helper macro to determine whether the selected channel + * corresponds to literal definitions of driver. + * @note The different literal definitions of ADC channels are: + * - ADC internal channel: + * LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ... + * - ADC external channel (channel connected to a GPIO pin): + * LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ... + * @note The channel parameter must be a value defined from literal + * definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT, + * LL_ADC_CHANNEL_TEMPSENSOR, ...), + * ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...), + * must not be a value from functions where a channel number is + * returned from ADC registers, + * because internal and external channels share the same channel + * number in ADC registers. The differentiation is made only with + * parameters definitions of driver. + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channel (channel connected to a GPIO pin). + * Value "1" if the channel corresponds to a parameter definition of a ADC internal channel. + */ +#define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__) \ + (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL) + +/** + * @brief Helper macro to convert a channel defined from parameter + * definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT, + * LL_ADC_CHANNEL_TEMPSENSOR, ...), + * to its equivalent parameter definition of a ADC external channel + * (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...). + * @note The channel parameter can be, additionally to a value + * defined from parameter definition of a ADC internal channel + * (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...), + * a value defined from parameter definition of + * ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...) + * or a value from functions where a channel number is returned + * from ADC registers. + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + */ +#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__) \ + ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK) + +/** + * @brief Helper macro to determine whether the internal channel + * selected is available on the ADC instance selected. + * @note The channel parameter must be a value defined from parameter + * definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT, + * LL_ADC_CHANNEL_TEMPSENSOR, ...), + * must not be a value defined from parameter definition of + * ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...) + * or a value from functions where a channel number is + * returned from ADC registers, + * because internal and external channels share the same channel + * number in ADC registers. The differentiation is made only with + * parameters definitions of driver. + * @param __ADC_INSTANCE__ ADC instance + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * @retval Value "0" if the internal channel selected is not available on the ADC instance selected. + * Value "1" if the internal channel selected is available on the ADC instance selected. + */ +#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__) \ + ( \ + ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT) || \ + ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) || \ + ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT) \ + ) + +/** + * @brief Helper macro to define ADC analog watchdog parameter: + * define a single channel to monitor with analog watchdog + * from sequencer channel and groups definition. + * @note To be used with function @ref LL_ADC_SetAnalogWDMonitChannels(). + * Example: + * LL_ADC_SetAnalogWDMonitChannels( + * ADC1, LL_ADC_AWD1, + * __LL_ADC_ANALOGWD_CHANNEL_GROUP(LL_ADC_CHANNEL4, LL_ADC_GROUP_REGULAR)) + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT (4) + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (4) + * @arg @ref LL_ADC_CHANNEL_VBAT (4) + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).\n + * (4) For ADC channel read back from ADC register, + * comparison with internal channel parameter to be done + * using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(). + * @param __GROUP__ This parameter can be one of the following values: + * @arg @ref LL_ADC_GROUP_REGULAR + * @arg @ref LL_ADC_GROUP_INJECTED + * @arg @ref LL_ADC_GROUP_REGULAR_INJECTED + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_AWD_DISABLE + * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG (0) + * @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ (0) + * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_0_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_0_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_1_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_1_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_2_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_2_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_3_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_3_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_4_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_4_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_5_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_5_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_6_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_6_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_7_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_7_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_8_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_8_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_9_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_9_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_10_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_10_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_11_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_11_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_12_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_12_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_13_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_13_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_14_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_14_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_15_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_15_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_16_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_16_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_17_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_17_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_18_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_18_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ + * @arg @ref LL_ADC_AWD_CH_VREFINT_REG (0) + * @arg @ref LL_ADC_AWD_CH_VREFINT_INJ (0) + * @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ + * @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG (0) + * @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ (0) + * @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ + * @arg @ref LL_ADC_AWD_CH_VBAT_REG (0) + * @arg @ref LL_ADC_AWD_CH_VBAT_INJ (0) + * @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ + * + * (0) On STM32WB, parameter available only on analog watchdog number: AWD1. + */ +#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__) \ + (((__GROUP__) == LL_ADC_GROUP_REGULAR) \ + ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) \ + : \ + ((__GROUP__) == LL_ADC_GROUP_INJECTED) \ + ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1SGL) \ + : \ + (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) \ + ) + +/** + * @brief Helper macro to set the value of ADC analog watchdog threshold high + * or low in function of ADC resolution, when ADC resolution is + * different of 12 bits. + * @note To be used with function @ref LL_ADC_ConfigAnalogWDThresholds() + * or @ref LL_ADC_SetAnalogWDThresholds(). + * Example, with a ADC resolution of 8 bits, to set the value of + * analog watchdog threshold high (on 8 bits): + * LL_ADC_SetAnalogWDThresholds + * (< ADCx param >, + * __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(LL_ADC_RESOLUTION_8B, ) + * ); + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @param __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF + * @retval Value between Min_Data=0x000 and Max_Data=0xFFF + */ +#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \ + ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U ))) + +/** + * @brief Helper macro to get the value of ADC analog watchdog threshold high + * or low in function of ADC resolution, when ADC resolution is + * different of 12 bits. + * @note To be used with function @ref LL_ADC_GetAnalogWDThresholds(). + * Example, with a ADC resolution of 8 bits, to get the value of + * analog watchdog threshold high (on 8 bits): + * < threshold_value_6_bits > = __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION + * (LL_ADC_RESOLUTION_8B, + * LL_ADC_GetAnalogWDThresholds(, LL_ADC_AWD_THRESHOLD_HIGH) + * ); + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @param __AWD_THRESHOLD_12_BITS__ Value between Min_Data=0x000 and Max_Data=0xFFF + * @retval Value between Min_Data=0x000 and Max_Data=0xFFF + */ +#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \ + ((__AWD_THRESHOLD_12_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1U ))) + +/** + * @brief Helper macro to get the ADC analog watchdog threshold high + * or low from raw value containing both thresholds concatenated. + * @note To be used with function @ref LL_ADC_GetAnalogWDThresholds(). + * Example, to get analog watchdog threshold high from the register raw value: + * __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(LL_ADC_AWD_THRESHOLD_HIGH, ); + * @param __AWD_THRESHOLD_TYPE__ This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD_THRESHOLD_HIGH + * @arg @ref LL_ADC_AWD_THRESHOLD_LOW + * @param __AWD_THRESHOLDS__ Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF + * @retval Value between Min_Data=0x000 and Max_Data=0xFFF + */ +#define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(__AWD_THRESHOLD_TYPE__, __AWD_THRESHOLDS__) \ + (((__AWD_THRESHOLDS__) >> (((__AWD_THRESHOLD_TYPE__) & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH_SHIFT4)) & LL_ADC_AWD_THRESHOLD_LOW) + +/** + * @brief Helper macro to set the ADC calibration value with both single ended + * and differential modes calibration factors concatenated. + * @note To be used with function @ref LL_ADC_SetCalibrationFactor(). + * Example, to set calibration factors single ended to 0x55 + * and differential ended to 0x2A: + * LL_ADC_SetCalibrationFactor( + * ADC1, + * __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(0x55, 0x2A)) + * @param __CALIB_FACTOR_SINGLE_ENDED__ Value between Min_Data=0x00 and Max_Data=0x7F + * @param __CALIB_FACTOR_DIFFERENTIAL__ Value between Min_Data=0x00 and Max_Data=0x7F + * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF + */ +#define __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(__CALIB_FACTOR_SINGLE_ENDED__, __CALIB_FACTOR_DIFFERENTIAL__) \ + (((__CALIB_FACTOR_DIFFERENTIAL__) << ADC_CALFACT_CALFACT_D_Pos) | (__CALIB_FACTOR_SINGLE_ENDED__)) + +/** + * @brief Helper macro to select the ADC common instance + * to which is belonging the selected ADC instance. + * @note ADC common register instance can be used for: + * - Set parameters common to several ADC instances + * - Multimode (for devices with several ADC instances) + * Refer to functions having argument "ADCxy_COMMON" as parameter. + * @param __ADCx__ ADC instance + * @retval ADC common register instance + */ +#if defined(ADC1) && defined(ADC2) && defined(ADC3) +#define __LL_ADC_COMMON_INSTANCE(__ADCx__) \ + (ADC123_COMMON) +#elif defined(ADC1) && defined(ADC2) +#define __LL_ADC_COMMON_INSTANCE(__ADCx__) \ + (ADC12_COMMON) +#else +#define __LL_ADC_COMMON_INSTANCE(__ADCx__) \ + (ADC1_COMMON) +#endif + +/** + * @brief Helper macro to check if all ADC instances sharing the same + * ADC common instance are disabled. + * @note This check is required by functions with setting conditioned to + * ADC state: + * All ADC instances of the ADC common group must be disabled. + * Refer to functions having argument "ADCxy_COMMON" as parameter. + * @note On devices with only 1 ADC common instance, parameter of this macro + * is useless and can be ignored (parameter kept for compatibility + * with devices featuring several ADC common instances). + * @param __ADCXY_COMMON__ ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @retval Value "0" if all ADC instances sharing the same ADC common instance + * are disabled. + * Value "1" if at least one ADC instance sharing the same ADC common instance + * is enabled. + */ +#if defined(ADC1) && defined(ADC2) && defined(ADC3) +#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__) \ + (LL_ADC_IsEnabled(ADC1) | \ + LL_ADC_IsEnabled(ADC2) | \ + LL_ADC_IsEnabled(ADC3) ) +#elif defined(ADC1) && defined(ADC2) +#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__) \ + (LL_ADC_IsEnabled(ADC1) | \ + LL_ADC_IsEnabled(ADC2) ) +#else +#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__) \ + (LL_ADC_IsEnabled(ADC1)) +#endif + +/** + * @brief Helper macro to define the ADC conversion data full-scale digital + * value corresponding to the selected ADC resolution. + * @note ADC conversion data full-scale corresponds to voltage range + * determined by analog voltage references Vref+ and Vref- + * (refer to reference manual). + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @retval ADC conversion data full-scale digital value (unit: digital value of ADC conversion data) + */ +#define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__) \ + (0xFFFUL >> ((__ADC_RESOLUTION__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL))) + +/** + * @brief Helper macro to convert the ADC conversion data from + * a resolution to another resolution. + * @param __DATA__ ADC conversion data to be converted + * @param __ADC_RESOLUTION_CURRENT__ Resolution of the data to be converted + * This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @param __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion + * This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @retval ADC conversion data to the requested resolution + */ +#define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__,\ + __ADC_RESOLUTION_CURRENT__,\ + __ADC_RESOLUTION_TARGET__) \ + (((__DATA__) \ + << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL))) \ + >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CFGR_RES_BITOFFSET_POS - 1UL)) \ + ) + +/** + * @brief Helper macro to calculate the voltage (unit: mVolt) + * corresponding to a ADC conversion data (unit: digital value). + * @note Analog reference voltage (Vref+) must be either known from + * user board environment or can be calculated using ADC measurement + * and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE(). + * @param __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV) + * @param __ADC_DATA__ ADC conversion data (resolution 12 bits) + * (unit: digital value). + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @retval ADC conversion data equivalent voltage value (unit: mVolt) + */ +#define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\ + __ADC_DATA__,\ + __ADC_RESOLUTION__) \ + ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__) \ + / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__) \ + ) + +/** + * @brief Helper macro to calculate analog reference voltage (Vref+) + * (unit: mVolt) from ADC conversion data of internal voltage + * reference VrefInt. + * @note Computation is using VrefInt calibration value + * stored in system memory for each device during production. + * @note This voltage depends on user board environment: voltage level + * connected to pin Vref+. + * On devices with small package, the pin Vref+ is not present + * and internally bonded to pin Vdda. + * @note On this STM32 serie, calibration data of internal voltage reference + * VrefInt corresponds to a resolution of 12 bits, + * this is the recommended ADC resolution to convert voltage of + * internal voltage reference VrefInt. + * Otherwise, this macro performs the processing to scale + * ADC conversion data to 12 bits. + * @param __VREFINT_ADC_DATA__ ADC conversion data (resolution 12 bits) + * of internal voltage reference VrefInt (unit: digital value). + * @param __ADC_RESOLUTION__ This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @retval Analog reference voltage (unit: mV) + */ +#define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\ + __ADC_RESOLUTION__) \ + (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF) \ + / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__), \ + (__ADC_RESOLUTION__), \ + LL_ADC_RESOLUTION_12B)) + +/** + * @brief Helper macro to calculate the temperature (unit: degree Celsius) + * from ADC conversion data of internal temperature sensor. + * @note Computation is using temperature sensor calibration values + * stored in system memory for each device during production. + * @note Calculation formula: + * Temperature = ((TS_ADC_DATA - TS_CAL1) + * * (TS_CAL2_TEMP - TS_CAL1_TEMP)) + * / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP + * with TS_ADC_DATA = temperature sensor raw data measured by ADC + * Avg_Slope = (TS_CAL2 - TS_CAL1) + * / (TS_CAL2_TEMP - TS_CAL1_TEMP) + * TS_CAL1 = equivalent TS_ADC_DATA at temperature + * TEMP_DEGC_CAL1 (calibrated in factory) + * TS_CAL2 = equivalent TS_ADC_DATA at temperature + * TEMP_DEGC_CAL2 (calibrated in factory) + * Caution: Calculation relevancy under reserve that calibration + * parameters are correct (address and data). + * To calculate temperature using temperature sensor + * datasheet typical values (generic values less, therefore + * less accurate than calibrated values), + * use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(). + * @note As calculation input, the analog reference voltage (Vref+) must be + * defined as it impacts the ADC LSB equivalent voltage. + * @note Analog reference voltage (Vref+) must be either known from + * user board environment or can be calculated using ADC measurement + * and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE(). + * @note On this STM32 serie, calibration data of temperature sensor + * corresponds to a resolution of 12 bits, + * this is the recommended ADC resolution to convert voltage of + * temperature sensor. + * Otherwise, this macro performs the processing to scale + * ADC conversion data to 12 bits. + * @param __VREFANALOG_VOLTAGE__ Analog reference voltage (unit: mV) + * @param __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal + * temperature sensor (unit: digital value). + * @param __ADC_RESOLUTION__ ADC resolution at which internal temperature + * sensor voltage has been measured. + * This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @retval Temperature (unit: degree Celsius) + */ +#define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\ + __TEMPSENSOR_ADC_DATA__,\ + __ADC_RESOLUTION__) \ + (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__), \ + (__ADC_RESOLUTION__), \ + LL_ADC_RESOLUTION_12B) \ + * (__VREFANALOG_VOLTAGE__)) \ + / TEMPSENSOR_CAL_VREFANALOG) \ + - (int32_t) *TEMPSENSOR_CAL1_ADDR) \ + ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP) \ + ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \ + ) + TEMPSENSOR_CAL1_TEMP \ + ) + +/** + * @brief Helper macro to calculate the temperature (unit: degree Celsius) + * from ADC conversion data of internal temperature sensor. + * @note Computation is using temperature sensor typical values + * (refer to device datasheet). + * @note Calculation formula: + * Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV) + * / Avg_Slope + CALx_TEMP + * with TS_ADC_DATA = temperature sensor raw data measured by ADC + * (unit: digital value) + * Avg_Slope = temperature sensor slope + * (unit: uV/Degree Celsius) + * TS_TYP_CALx_VOLT = temperature sensor digital value at + * temperature CALx_TEMP (unit: mV) + * Caution: Calculation relevancy under reserve the temperature sensor + * of the current device has characteristics in line with + * datasheet typical values. + * If temperature sensor calibration values are available on + * on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()), + * temperature calculation will be more accurate using + * helper macro @ref __LL_ADC_CALC_TEMPERATURE(). + * @note As calculation input, the analog reference voltage (Vref+) must be + * defined as it impacts the ADC LSB equivalent voltage. + * @note Analog reference voltage (Vref+) must be either known from + * user board environment or can be calculated using ADC measurement + * and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE(). + * @note ADC measurement data must correspond to a resolution of 12 bits + * (full scale digital value 4095). If not the case, the data must be + * preliminarily rescaled to an equivalent resolution of 12 bits. + * @param __TEMPSENSOR_TYP_AVGSLOPE__ Device datasheet data: Temperature sensor slope typical value (unit: uV/DegCelsius). + * On STM32WB, refer to device datasheet parameter "Avg_Slope". + * @param __TEMPSENSOR_TYP_CALX_V__ Device datasheet data: Temperature sensor voltage typical value (at temperature and Vref+ defined in parameters below) (unit: mV). + * On STM32WB, refer to device datasheet parameter "V30" (corresponding to TS_CAL1). + * @param __TEMPSENSOR_CALX_TEMP__ Device datasheet data: Temperature at which temperature sensor voltage (see parameter above) is corresponding (unit: mV) + * @param __VREFANALOG_VOLTAGE__ Analog voltage reference (Vref+) voltage (unit: mV) + * @param __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal temperature sensor (unit: digital value). + * @param __ADC_RESOLUTION__ ADC resolution at which internal temperature sensor voltage has been measured. + * This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @retval Temperature (unit: degree Celsius) + */ +#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\ + __TEMPSENSOR_TYP_CALX_V__,\ + __TEMPSENSOR_CALX_TEMP__,\ + __VREFANALOG_VOLTAGE__,\ + __TEMPSENSOR_ADC_DATA__,\ + __ADC_RESOLUTION__) \ + ((( ( \ + (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__)) \ + / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)) \ + * 1000UL) \ + - \ + (int32_t)(((__TEMPSENSOR_TYP_CALX_V__)) \ + * 1000UL) \ + ) \ + ) / (int32_t)(__TEMPSENSOR_TYP_AVGSLOPE__) \ + ) + (int32_t)(__TEMPSENSOR_CALX_TEMP__) \ + ) + +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup ADC_LL_Exported_Functions ADC Exported Functions + * @{ + */ + +/** @defgroup ADC_LL_EF_DMA_Management ADC DMA management + * @{ + */ +/* Note: LL ADC functions to set DMA transfer are located into sections of */ +/* configuration of ADC instance, groups and multimode (if available): */ +/* @ref LL_ADC_REG_SetDMATransfer(), ... */ + +/** + * @brief Function to help to configure DMA transfer from ADC: retrieve the + * ADC register address from ADC instance and a list of ADC registers + * intended to be used (most commonly) with DMA transfer. + * @note These ADC registers are data registers: + * when ADC conversion data is available in ADC data registers, + * ADC generates a DMA transfer request. + * @note This macro is intended to be used with LL DMA driver, refer to + * function "LL_DMA_ConfigAddresses()". + * Example: + * LL_DMA_ConfigAddresses(DMA1, + * LL_DMA_CHANNEL_1, + * LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA), + * (uint32_t)&< array or variable >, + * LL_DMA_DIRECTION_PERIPH_TO_MEMORY); + * @note For devices with several ADC: in multimode, some devices + * use a different data register outside of ADC instance scope + * (common data register). This macro manages this register difference, + * only ADC instance has to be set as parameter. + * @rmtoll DR DATA LL_ADC_DMA_GetRegAddr + * @param ADCx ADC instance + * @param Register This parameter can be one of the following values: + * @arg @ref LL_ADC_DMA_REG_REGULAR_DATA + * @retval ADC register address + */ +__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register) +{ + /* Prevent unused argument(s) compilation warning */ + (void)(Register); + + /* Retrieve address of register DR */ + return (uint32_t)&(ADCx->DR); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Configuration_ADC_Common Configuration of ADC hierarchical scope: common to several ADC instances + * @{ + */ + +/** + * @brief Set parameter common to several ADC: Clock source and prescaler. + * @note ADC clock source and prescaler must be selected in function of system clock to not exceed ADC maximum frequency, depending on devices. + * Example: STM32WB55xx ADC maximum frequency is 64MHz (corresponding to 4.27Msmp/s maximum) + * Example: STM32WB50xx ADC maximum frequency is 32MHz (corresponding to 2.13Msmp/s maximum) + * For ADC maximum frequency, refer to datasheet of the selected device. + * @note On this STM32 serie, if ADC group injected is used, some + * clock ratio constraints between ADC clock and AHB clock + * must be respected. + * Refer to reference manual. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * All ADC instances of the ADC common group must be disabled. + * This check can be done with function @ref LL_ADC_IsEnabled() for each + * ADC instance or by using helper macro helper macro + * @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(). + * @rmtoll CCR CKMODE LL_ADC_SetCommonClock\n + * CCR PRESC LL_ADC_SetCommonClock + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @param CommonClock This parameter can be one of the following values: + * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1 + * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2 + * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV1 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV2 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV4 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV6 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV8 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV10 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV12 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV16 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV32 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV64 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV128 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV256 + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock) +{ + MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock); +} + +/** + * @brief Get parameter common to several ADC: Clock source and prescaler. + * @rmtoll CCR CKMODE LL_ADC_GetCommonClock\n + * CCR PRESC LL_ADC_GetCommonClock + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV1 + * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2 + * @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV1 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV2 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV4 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV6 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV8 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV10 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV12 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV16 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV32 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV64 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV128 + * @arg @ref LL_ADC_CLOCK_ASYNC_DIV256 + */ +__STATIC_INLINE uint32_t LL_ADC_GetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON) +{ + return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC)); +} + +/** + * @brief Set parameter common to several ADC: measurement path to + * internal channels (VrefInt, temperature sensor, ...). + * Configure all paths (overwrite current configuration). + * @note One or several values can be selected. + * Example: (LL_ADC_PATH_INTERNAL_VREFINT | + * LL_ADC_PATH_INTERNAL_TEMPSENSOR) + * The values not selected are removed from configuration. + * @note Stabilization time of measurement path to internal channel: + * After enabling internal paths, before starting ADC conversion, + * a delay is required for internal voltage reference and + * temperature sensor stabilization time. + * Refer to device datasheet. + * Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US. + * Refer to literal @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US. + * @note ADC internal channel sampling time constraint: + * For ADC conversion of internal channels, + * a sampling time minimum value is required. + * Refer to device datasheet. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * All ADC instances of the ADC common group must be disabled. + * This check can be done with function @ref LL_ADC_IsEnabled() for each + * ADC instance or by using helper macro helper macro + * @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(). + * @rmtoll CCR VREFEN LL_ADC_SetCommonPathInternalCh\n + * CCR TSEN LL_ADC_SetCommonPathInternalCh\n + * CCR VBATEN LL_ADC_SetCommonPathInternalCh + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @param PathInternal This parameter can be a combination of the following values: + * @arg @ref LL_ADC_PATH_INTERNAL_NONE + * @arg @ref LL_ADC_PATH_INTERNAL_VREFINT + * @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR + * @arg @ref LL_ADC_PATH_INTERNAL_VBAT + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal) +{ + MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal); +} + +/** + * @brief Set parameter common to several ADC: measurement path to + * internal channels (VrefInt, temperature sensor, ...). + * Add paths to the current configuration. + * @note One or several values can be selected. + * Example: (LL_ADC_PATH_INTERNAL_VREFINT | + * LL_ADC_PATH_INTERNAL_TEMPSENSOR) + * @note Stabilization time of measurement path to internal channel: + * After enabling internal paths, before starting ADC conversion, + * a delay is required for internal voltage reference and + * temperature sensor stabilization time. + * Refer to device datasheet. + * Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US. + * Refer to literal @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US. + * @note ADC internal channel sampling time constraint: + * For ADC conversion of internal channels, + * a sampling time minimum value is required. + * Refer to device datasheet. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * All ADC instances of the ADC common group must be disabled. + * This check can be done with function @ref LL_ADC_IsEnabled() for each + * ADC instance or by using helper macro helper macro + * @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(). + * @rmtoll CCR VREFEN LL_ADC_SetCommonPathInternalChAdd\n + * CCR TSEN LL_ADC_SetCommonPathInternalChAdd\n + * CCR VBATEN LL_ADC_SetCommonPathInternalChAdd + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @param PathInternal This parameter can be a combination of the following values: + * @arg @ref LL_ADC_PATH_INTERNAL_NONE + * @arg @ref LL_ADC_PATH_INTERNAL_VREFINT + * @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR + * @arg @ref LL_ADC_PATH_INTERNAL_VBAT + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetCommonPathInternalChAdd(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal) +{ + SET_BIT(ADCxy_COMMON->CCR, PathInternal); +} + +/** + * @brief Set parameter common to several ADC: measurement path to + * internal channels (VrefInt, temperature sensor, ...). + * Remove paths to the current configuration. + * @note One or several values can be selected. + * Example: (LL_ADC_PATH_INTERNAL_VREFINT | + * LL_ADC_PATH_INTERNAL_TEMPSENSOR) + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * All ADC instances of the ADC common group must be disabled. + * This check can be done with function @ref LL_ADC_IsEnabled() for each + * ADC instance or by using helper macro helper macro + * @ref __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(). + * @rmtoll CCR VREFEN LL_ADC_SetCommonPathInternalChRem\n + * CCR TSEN LL_ADC_SetCommonPathInternalChRem\n + * CCR VBATEN LL_ADC_SetCommonPathInternalChRem + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @param PathInternal This parameter can be a combination of the following values: + * @arg @ref LL_ADC_PATH_INTERNAL_NONE + * @arg @ref LL_ADC_PATH_INTERNAL_VREFINT + * @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR + * @arg @ref LL_ADC_PATH_INTERNAL_VBAT + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetCommonPathInternalChRem(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal) +{ + CLEAR_BIT(ADCxy_COMMON->CCR, PathInternal); +} + +/** + * @brief Get parameter common to several ADC: measurement path to internal + * channels (VrefInt, temperature sensor, ...). + * @note One or several values can be selected. + * Example: (LL_ADC_PATH_INTERNAL_VREFINT | + * LL_ADC_PATH_INTERNAL_TEMPSENSOR) + * @rmtoll CCR VREFEN LL_ADC_GetCommonPathInternalCh\n + * CCR TSEN LL_ADC_GetCommonPathInternalCh\n + * CCR VBATEN LL_ADC_GetCommonPathInternalCh + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @retval Returned value can be a combination of the following values: + * @arg @ref LL_ADC_PATH_INTERNAL_NONE + * @arg @ref LL_ADC_PATH_INTERNAL_VREFINT + * @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR + * @arg @ref LL_ADC_PATH_INTERNAL_VBAT + */ +__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON) +{ + return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN)); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Configuration_ADC_Instance Configuration of ADC hierarchical scope: ADC instance + * @{ + */ + +/** + * @brief Set ADC calibration factor in the mode single-ended + * or differential (for devices with differential mode available). + * @note This function is intended to set calibration parameters + * without having to perform a new calibration using + * @ref LL_ADC_StartCalibration(). + * @note For devices with differential mode available: + * Calibration of offset is specific to each of + * single-ended and differential modes + * (calibration factor must be specified for each of these + * differential modes, if used afterwards and if the application + * requires their calibration). + * @note In case of setting calibration factors of both modes single ended + * and differential (parameter LL_ADC_BOTH_SINGLE_DIFF_ENDED): + * both calibration factors must be concatenated. + * To perform this processing, use helper macro + * @ref __LL_ADC_CALIB_FACTOR_SINGLE_DIFF(). + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be enabled, without calibration on going, without conversion + * on going on group regular. + * @rmtoll CALFACT CALFACT_S LL_ADC_SetCalibrationFactor\n + * CALFACT CALFACT_D LL_ADC_SetCalibrationFactor + * @param ADCx ADC instance + * @param SingleDiff This parameter can be one of the following values: + * @arg @ref LL_ADC_SINGLE_ENDED + * @arg @ref LL_ADC_DIFFERENTIAL_ENDED + * @arg @ref LL_ADC_BOTH_SINGLE_DIFF_ENDED + * @param CalibrationFactor Value between Min_Data=0x00 and Max_Data=0x7F + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff, uint32_t CalibrationFactor) +{ + MODIFY_REG(ADCx->CALFACT, + SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK, + CalibrationFactor << (((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) >> ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4) & ~(SingleDiff & ADC_CALFACT_CALFACT_S))); +} + +/** + * @brief Get ADC calibration factor in the mode single-ended + * or differential (for devices with differential mode available). + * @note Calibration factors are set by hardware after performing + * a calibration run using function @ref LL_ADC_StartCalibration(). + * @note For devices with differential mode available: + * Calibration of offset is specific to each of + * single-ended and differential modes + * @rmtoll CALFACT CALFACT_S LL_ADC_GetCalibrationFactor\n + * CALFACT CALFACT_D LL_ADC_GetCalibrationFactor + * @param ADCx ADC instance + * @param SingleDiff This parameter can be one of the following values: + * @arg @ref LL_ADC_SINGLE_ENDED + * @arg @ref LL_ADC_DIFFERENTIAL_ENDED + * @retval Value between Min_Data=0x00 and Max_Data=0x7F + */ +__STATIC_INLINE uint32_t LL_ADC_GetCalibrationFactor(ADC_TypeDef *ADCx, uint32_t SingleDiff) +{ + /* Retrieve bits with position in register depending on parameter */ + /* "SingleDiff". */ + /* Parameter used with mask "ADC_SINGLEDIFF_CALIB_FACTOR_MASK" because */ + /* containing other bits reserved for other purpose. */ + return (uint32_t)(READ_BIT(ADCx->CALFACT, (SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK)) >> ((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) >> ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4)); +} + +/** + * @brief Set ADC resolution. + * Refer to reference manual for alignments formats + * dependencies to ADC resolutions. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either groups regular or injected. + * @rmtoll CFGR RES LL_ADC_SetResolution + * @param ADCx ADC instance + * @param Resolution This parameter can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution) +{ + MODIFY_REG(ADCx->CFGR, ADC_CFGR_RES, Resolution); +} + +/** + * @brief Get ADC resolution. + * Refer to reference manual for alignments formats + * dependencies to ADC resolutions. + * @rmtoll CFGR RES LL_ADC_GetResolution + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_RESOLUTION_12B + * @arg @ref LL_ADC_RESOLUTION_10B + * @arg @ref LL_ADC_RESOLUTION_8B + * @arg @ref LL_ADC_RESOLUTION_6B + */ +__STATIC_INLINE uint32_t LL_ADC_GetResolution(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_RES)); +} + +/** + * @brief Set ADC conversion data alignment. + * @note Refer to reference manual for alignments formats + * dependencies to ADC resolutions. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either groups regular or injected. + * @rmtoll CFGR ALIGN LL_ADC_SetDataAlignment + * @param ADCx ADC instance + * @param DataAlignment This parameter can be one of the following values: + * @arg @ref LL_ADC_DATA_ALIGN_RIGHT + * @arg @ref LL_ADC_DATA_ALIGN_LEFT + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment) +{ + MODIFY_REG(ADCx->CFGR, ADC_CFGR_ALIGN, DataAlignment); +} + +/** + * @brief Get ADC conversion data alignment. + * @note Refer to reference manual for alignments formats + * dependencies to ADC resolutions. + * @rmtoll CFGR ALIGN LL_ADC_GetDataAlignment + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_DATA_ALIGN_RIGHT + * @arg @ref LL_ADC_DATA_ALIGN_LEFT + */ +__STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_ALIGN)); +} + +/** + * @brief Set ADC low power mode. + * @note Description of ADC low power modes: + * - ADC low power mode "auto wait": Dynamic low power mode, + * ADC conversions occurrences are limited to the minimum necessary + * in order to reduce power consumption. + * New ADC conversion starts only when the previous + * unitary conversion data (for ADC group regular) + * or previous sequence conversions data (for ADC group injected) + * has been retrieved by user software. + * In the meantime, ADC remains idle: does not performs any + * other conversion. + * This mode allows to automatically adapt the ADC conversions + * triggers to the speed of the software that reads the data. + * Moreover, this avoids risk of overrun for low frequency + * applications. + * How to use this low power mode: + * - It is not recommended to use with interruption or DMA + * since these modes have to clear immediately the EOC flag + * (by CPU to free the IRQ pending event or by DMA). + * Auto wait will work but fort a very short time, discarding + * its intended benefit (except specific case of high load of CPU + * or DMA transfers which can justify usage of auto wait). + * - Do use with polling: 1. Start conversion, + * 2. Later on, when conversion data is needed: poll for end of + * conversion to ensure that conversion is completed and + * retrieve ADC conversion data. This will trig another + * ADC conversion start. + * - ADC low power mode "auto power-off" (feature available on + * this device if parameter LL_ADC_LP_AUTOPOWEROFF is available): + * the ADC automatically powers-off after a conversion and + * automatically wakes up when a new conversion is triggered + * (with startup time between trigger and start of sampling). + * This feature can be combined with low power mode "auto wait". + * @note With ADC low power mode "auto wait", the ADC conversion data read + * is corresponding to previous ADC conversion start, independently + * of delay during which ADC was idle. + * Therefore, the ADC conversion data may be outdated: does not + * correspond to the current voltage level on the selected + * ADC channel. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either groups regular or injected. + * @rmtoll CFGR AUTDLY LL_ADC_SetLowPowerMode + * @param ADCx ADC instance + * @param LowPowerMode This parameter can be one of the following values: + * @arg @ref LL_ADC_LP_MODE_NONE + * @arg @ref LL_ADC_LP_AUTOWAIT + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode) +{ + MODIFY_REG(ADCx->CFGR, ADC_CFGR_AUTDLY, LowPowerMode); +} + +/** + * @brief Get ADC low power mode: + * @note Description of ADC low power modes: + * - ADC low power mode "auto wait": Dynamic low power mode, + * ADC conversions occurrences are limited to the minimum necessary + * in order to reduce power consumption. + * New ADC conversion starts only when the previous + * unitary conversion data (for ADC group regular) + * or previous sequence conversions data (for ADC group injected) + * has been retrieved by user software. + * In the meantime, ADC remains idle: does not performs any + * other conversion. + * This mode allows to automatically adapt the ADC conversions + * triggers to the speed of the software that reads the data. + * Moreover, this avoids risk of overrun for low frequency + * applications. + * How to use this low power mode: + * - It is not recommended to use with interruption or DMA + * since these modes have to clear immediately the EOC flag + * (by CPU to free the IRQ pending event or by DMA). + * Auto wait will work but fort a very short time, discarding + * its intended benefit (except specific case of high load of CPU + * or DMA transfers which can justify usage of auto wait). + * - Do use with polling: 1. Start conversion, + * 2. Later on, when conversion data is needed: poll for end of + * conversion to ensure that conversion is completed and + * retrieve ADC conversion data. This will trig another + * ADC conversion start. + * - ADC low power mode "auto power-off" (feature available on + * this device if parameter LL_ADC_LP_AUTOPOWEROFF is available): + * the ADC automatically powers-off after a conversion and + * automatically wakes up when a new conversion is triggered + * (with startup time between trigger and start of sampling). + * This feature can be combined with low power mode "auto wait". + * @note With ADC low power mode "auto wait", the ADC conversion data read + * is corresponding to previous ADC conversion start, independently + * of delay during which ADC was idle. + * Therefore, the ADC conversion data may be outdated: does not + * correspond to the current voltage level on the selected + * ADC channel. + * @rmtoll CFGR AUTDLY LL_ADC_GetLowPowerMode + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_LP_MODE_NONE + * @arg @ref LL_ADC_LP_AUTOWAIT + */ +__STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_AUTDLY)); +} + +/** + * @brief Set ADC selected offset number 1, 2, 3 or 4. + * @note This function set the 2 items of offset configuration: + * - ADC channel to which the offset programmed will be applied + * (independently of channel mapped on ADC group regular + * or group injected) + * - Offset level (offset to be subtracted from the raw + * converted data). + * @note Caution: Offset format is dependent to ADC resolution: + * offset has to be left-aligned on bit 11, the LSB (right bits) + * are set to 0. + * @note This function enables the offset, by default. It can be forced + * to disable state using function LL_ADC_SetOffsetState(). + * @note If a channel is mapped on several offsets numbers, only the offset + * with the lowest value is considered for the subtraction. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either groups regular or injected. + * @note On STM32WB, some fast channels are available: fast analog inputs + * coming from GPIO pads (ADC_IN1..5). + * @rmtoll OFR1 OFFSET1_CH LL_ADC_SetOffset\n + * OFR1 OFFSET1 LL_ADC_SetOffset\n + * OFR1 OFFSET1_EN LL_ADC_SetOffset\n + * OFR2 OFFSET2_CH LL_ADC_SetOffset\n + * OFR2 OFFSET2 LL_ADC_SetOffset\n + * OFR2 OFFSET2_EN LL_ADC_SetOffset\n + * OFR3 OFFSET3_CH LL_ADC_SetOffset\n + * OFR3 OFFSET3 LL_ADC_SetOffset\n + * OFR3 OFFSET3_EN LL_ADC_SetOffset\n + * OFR4 OFFSET4_CH LL_ADC_SetOffset\n + * OFR4 OFFSET4 LL_ADC_SetOffset\n + * OFR4 OFFSET4_EN LL_ADC_SetOffset + * @param ADCx ADC instance + * @param Offsety This parameter can be one of the following values: + * @arg @ref LL_ADC_OFFSET_1 + * @arg @ref LL_ADC_OFFSET_2 + * @arg @ref LL_ADC_OFFSET_3 + * @arg @ref LL_ADC_OFFSET_4 + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @param OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel) +{ + register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety); + + MODIFY_REG(*preg, + ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1, + ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel); +} + +/** + * @brief Get for the ADC selected offset number 1, 2, 3 or 4: + * Channel to which the offset programmed will be applied + * (independently of channel mapped on ADC group regular + * or group injected) + * @note Usage of the returned channel number: + * - To reinject this channel into another function LL_ADC_xxx: + * the returned channel number is only partly formatted on definition + * of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared + * with parts of literals LL_ADC_CHANNEL_x or using + * helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB(). + * Then the selected literal LL_ADC_CHANNEL_x can be used + * as parameter for another function. + * - To get the channel number in decimal format: + * process the returned value with the helper macro + * @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB(). + * @note On STM32WB, some fast channels are available: fast analog inputs + * coming from GPIO pads (ADC_IN1..5). + * @rmtoll OFR1 OFFSET1_CH LL_ADC_GetOffsetChannel\n + * OFR2 OFFSET2_CH LL_ADC_GetOffsetChannel\n + * OFR3 OFFSET3_CH LL_ADC_GetOffsetChannel\n + * OFR4 OFFSET4_CH LL_ADC_GetOffsetChannel + * @param ADCx ADC instance + * @param Offsety This parameter can be one of the following values: + * @arg @ref LL_ADC_OFFSET_1 + * @arg @ref LL_ADC_OFFSET_2 + * @arg @ref LL_ADC_OFFSET_3 + * @arg @ref LL_ADC_OFFSET_4 + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT (4) + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (4) + * @arg @ref LL_ADC_CHANNEL_VBAT (4) + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).\n + * (4) For ADC channel read back from ADC register, + * comparison with internal channel parameter to be done + * using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(). + */ +__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety) +{ + register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety); + + return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH); +} + +/** + * @brief Get for the ADC selected offset number 1, 2, 3 or 4: + * Offset level (offset to be subtracted from the raw + * converted data). + * @note Caution: Offset format is dependent to ADC resolution: + * offset has to be left-aligned on bit 11, the LSB (right bits) + * are set to 0. + * @rmtoll OFR1 OFFSET1 LL_ADC_GetOffsetLevel\n + * OFR2 OFFSET2 LL_ADC_GetOffsetLevel\n + * OFR3 OFFSET3 LL_ADC_GetOffsetLevel\n + * OFR4 OFFSET4 LL_ADC_GetOffsetLevel + * @param ADCx ADC instance + * @param Offsety This parameter can be one of the following values: + * @arg @ref LL_ADC_OFFSET_1 + * @arg @ref LL_ADC_OFFSET_2 + * @arg @ref LL_ADC_OFFSET_3 + * @arg @ref LL_ADC_OFFSET_4 + * @retval Value between Min_Data=0x000 and Max_Data=0xFFF + */ +__STATIC_INLINE uint32_t LL_ADC_GetOffsetLevel(ADC_TypeDef *ADCx, uint32_t Offsety) +{ + register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety); + + return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1); +} + +/** + * @brief Set for the ADC selected offset number 1, 2, 3 or 4: + * force offset state disable or enable + * without modifying offset channel or offset value. + * @note This function should be needed only in case of offset to be + * enabled-disabled dynamically, and should not be needed in other cases: + * function LL_ADC_SetOffset() automatically enables the offset. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either groups regular or injected. + * @rmtoll OFR1 OFFSET1_EN LL_ADC_SetOffsetState\n + * OFR2 OFFSET2_EN LL_ADC_SetOffsetState\n + * OFR3 OFFSET3_EN LL_ADC_SetOffsetState\n + * OFR4 OFFSET4_EN LL_ADC_SetOffsetState + * @param ADCx ADC instance + * @param Offsety This parameter can be one of the following values: + * @arg @ref LL_ADC_OFFSET_1 + * @arg @ref LL_ADC_OFFSET_2 + * @arg @ref LL_ADC_OFFSET_3 + * @arg @ref LL_ADC_OFFSET_4 + * @param OffsetState This parameter can be one of the following values: + * @arg @ref LL_ADC_OFFSET_DISABLE + * @arg @ref LL_ADC_OFFSET_ENABLE + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState) +{ + register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety); + + MODIFY_REG(*preg, + ADC_OFR1_OFFSET1_EN, + OffsetState); +} + +/** + * @brief Get for the ADC selected offset number 1, 2, 3 or 4: + * offset state disabled or enabled. + * @rmtoll OFR1 OFFSET1_EN LL_ADC_GetOffsetState\n + * OFR2 OFFSET2_EN LL_ADC_GetOffsetState\n + * OFR3 OFFSET3_EN LL_ADC_GetOffsetState\n + * OFR4 OFFSET4_EN LL_ADC_GetOffsetState + * @param ADCx ADC instance + * @param Offsety This parameter can be one of the following values: + * @arg @ref LL_ADC_OFFSET_1 + * @arg @ref LL_ADC_OFFSET_2 + * @arg @ref LL_ADC_OFFSET_3 + * @arg @ref LL_ADC_OFFSET_4 + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_OFFSET_DISABLE + * @arg @ref LL_ADC_OFFSET_ENABLE + */ +__STATIC_INLINE uint32_t LL_ADC_GetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety) +{ + register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety); + + return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_EN); +} + + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Configuration_ADC_Group_Regular Configuration of ADC hierarchical scope: group regular + * @{ + */ + +/** + * @brief Set ADC group regular conversion trigger source: + * internal (SW start) or from external peripheral (timer event, + * external interrupt line). + * @note On this STM32 serie, setting trigger source to external trigger + * also set trigger polarity to rising edge + * (default setting for compatibility with some ADC on other + * STM32 families having this setting set by HW default value). + * In case of need to modify trigger edge, use + * function @ref LL_ADC_REG_SetTriggerEdge(). + * @note Availability of parameters of trigger sources from timer + * depends on timers availability on the selected device. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @rmtoll CFGR EXTSEL LL_ADC_REG_SetTriggerSource\n + * CFGR EXTEN LL_ADC_REG_SetTriggerSource + * @param ADCx ADC instance + * @param TriggerSource This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_TRIG_SOFTWARE + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2 + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1 + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2 + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3 + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2 + * @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11 + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource) +{ + MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL, TriggerSource); +} + +/** + * @brief Get ADC group regular conversion trigger source: + * internal (SW start) or from external peripheral (timer event, + * external interrupt line). + * @note To determine whether group regular trigger source is + * internal (SW start) or external, without detail + * of which peripheral is selected as external trigger, + * (equivalent to + * "if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)") + * use function @ref LL_ADC_REG_IsTriggerSourceSWStart. + * @note Availability of parameters of trigger sources from timer + * depends on timers availability on the selected device. + * @rmtoll CFGR EXTSEL LL_ADC_REG_GetTriggerSource\n + * CFGR EXTEN LL_ADC_REG_GetTriggerSource + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_TRIG_SOFTWARE + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_TRGO2 + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1 + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2 + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3 + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO + * @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2 + * @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11 + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(ADC_TypeDef *ADCx) +{ + register __IO uint32_t TriggerSource = READ_BIT(ADCx->CFGR, ADC_CFGR_EXTSEL | ADC_CFGR_EXTEN); + + /* Value for shift of {0; 4; 8; 12} depending on value of bitfield */ + /* corresponding to ADC_CFGR_EXTEN {0; 1; 2; 3}. */ + register uint32_t ShiftExten = ((TriggerSource & ADC_CFGR_EXTEN) >> (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 2UL)); + + /* Set bitfield corresponding to ADC_CFGR_EXTEN and ADC_CFGR_EXTSEL */ + /* to match with triggers literals definition. */ + return ((TriggerSource + & (ADC_REG_TRIG_SOURCE_MASK >> ShiftExten) & ADC_CFGR_EXTSEL) + | ((ADC_REG_TRIG_EDGE_MASK >> ShiftExten) & ADC_CFGR_EXTEN) + ); +} + +/** + * @brief Get ADC group regular conversion trigger source internal (SW start) + * or external. + * @note In case of group regular trigger source set to external trigger, + * to determine which peripheral is selected as external trigger, + * use function @ref LL_ADC_REG_GetTriggerSource(). + * @rmtoll CFGR EXTEN LL_ADC_REG_IsTriggerSourceSWStart + * @param ADCx ADC instance + * @retval Value "0" if trigger source external trigger + * Value "1" if trigger source SW start. + */ +__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL); +} + +/** + * @brief Set ADC group regular conversion trigger polarity. + * @note Applicable only for trigger source set to external trigger. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @rmtoll CFGR EXTEN LL_ADC_REG_SetTriggerEdge + * @param ADCx ADC instance + * @param ExternalTriggerEdge This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_TRIG_EXT_RISING + * @arg @ref LL_ADC_REG_TRIG_EXT_FALLING + * @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge) +{ + MODIFY_REG(ADCx->CFGR, ADC_CFGR_EXTEN, ExternalTriggerEdge); +} + +/** + * @brief Get ADC group regular conversion trigger polarity. + * @note Applicable only for trigger source set to external trigger. + * @rmtoll CFGR EXTEN LL_ADC_REG_GetTriggerEdge + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_TRIG_EXT_RISING + * @arg @ref LL_ADC_REG_TRIG_EXT_FALLING + * @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN)); +} + +/** + * @brief Set ADC group regular sequencer length and scan direction. + * @note Description of ADC group regular sequencer features: + * - For devices with sequencer fully configurable + * (function "LL_ADC_REG_SetSequencerRanks()" available): + * sequencer length and each rank affectation to a channel + * are configurable. + * This function performs configuration of: + * - Sequence length: Number of ranks in the scan sequence. + * - Sequence direction: Unless specified in parameters, sequencer + * scan direction is forward (from rank 1 to rank n). + * Sequencer ranks are selected using + * function "LL_ADC_REG_SetSequencerRanks()". + * - For devices with sequencer not fully configurable + * (function "LL_ADC_REG_SetSequencerChannels()" available): + * sequencer length and each rank affectation to a channel + * are defined by channel number. + * This function performs configuration of: + * - Sequence length: Number of ranks in the scan sequence is + * defined by number of channels set in the sequence, + * rank of each channel is fixed by channel HW number. + * (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...). + * - Sequence direction: Unless specified in parameters, sequencer + * scan direction is forward (from lowest channel number to + * highest channel number). + * Sequencer ranks are selected using + * function "LL_ADC_REG_SetSequencerChannels()". + * @note Sequencer disabled is equivalent to sequencer of 1 rank: + * ADC conversion on only 1 channel. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @rmtoll SQR1 L LL_ADC_REG_SetSequencerLength + * @param ADCx ADC instance + * @param SequencerNbRanks This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks) +{ + MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks); +} + +/** + * @brief Get ADC group regular sequencer length and scan direction. + * @note Description of ADC group regular sequencer features: + * - For devices with sequencer fully configurable + * (function "LL_ADC_REG_SetSequencerRanks()" available): + * sequencer length and each rank affectation to a channel + * are configurable. + * This function retrieves: + * - Sequence length: Number of ranks in the scan sequence. + * - Sequence direction: Unless specified in parameters, sequencer + * scan direction is forward (from rank 1 to rank n). + * Sequencer ranks are selected using + * function "LL_ADC_REG_SetSequencerRanks()". + * - For devices with sequencer not fully configurable + * (function "LL_ADC_REG_SetSequencerChannels()" available): + * sequencer length and each rank affectation to a channel + * are defined by channel number. + * This function retrieves: + * - Sequence length: Number of ranks in the scan sequence is + * defined by number of channels set in the sequence, + * rank of each channel is fixed by channel HW number. + * (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...). + * - Sequence direction: Unless specified in parameters, sequencer + * scan direction is forward (from lowest channel number to + * highest channel number). + * Sequencer ranks are selected using + * function "LL_ADC_REG_SetSequencerChannels()". + * @note Sequencer disabled is equivalent to sequencer of 1 rank: + * ADC conversion on only 1 channel. + * @rmtoll SQR1 L LL_ADC_REG_GetSequencerLength + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS + * @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->SQR1, ADC_SQR1_L)); +} + +/** + * @brief Set ADC group regular sequencer discontinuous mode: + * sequence subdivided and scan conversions interrupted every selected + * number of ranks. + * @note It is not possible to enable both ADC group regular + * continuous mode and sequencer discontinuous mode. + * @note It is not possible to enable both ADC auto-injected mode + * and ADC group regular sequencer discontinuous mode. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @rmtoll CFGR DISCEN LL_ADC_REG_SetSequencerDiscont\n + * CFGR DISCNUM LL_ADC_REG_SetSequencerDiscont + * @param ADCx ADC instance + * @param SeqDiscont This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE + * @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK + * @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS + * @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS + * @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS + * @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS + * @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS + * @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS + * @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont) +{ + MODIFY_REG(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM, SeqDiscont); +} + +/** + * @brief Get ADC group regular sequencer discontinuous mode: + * sequence subdivided and scan conversions interrupted every selected + * number of ranks. + * @rmtoll CFGR DISCEN LL_ADC_REG_GetSequencerDiscont\n + * CFGR DISCNUM LL_ADC_REG_GetSequencerDiscont + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE + * @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK + * @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS + * @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS + * @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS + * @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS + * @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS + * @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS + * @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM)); +} + +/** + * @brief Set ADC group regular sequence: channel on the selected + * scan sequence rank. + * @note This function performs configuration of: + * - Channels ordering into each rank of scan sequence: + * whatever channel can be placed into whatever rank. + * @note On this STM32 serie, ADC group regular sequencer is + * fully configurable: sequencer length and each rank + * affectation to a channel are configurable. + * Refer to description of function @ref LL_ADC_REG_SetSequencerLength(). + * @note Depending on devices and packages, some channels may not be available. + * Refer to device datasheet for channels availability. + * @note On this STM32 serie, to measure internal channels (VrefInt, + * TempSensor, ...), measurement paths to internal channels must be + * enabled separately. + * This can be done using function @ref LL_ADC_SetCommonPathInternalCh(). + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @rmtoll SQR1 SQ1 LL_ADC_REG_SetSequencerRanks\n + * SQR1 SQ2 LL_ADC_REG_SetSequencerRanks\n + * SQR1 SQ3 LL_ADC_REG_SetSequencerRanks\n + * SQR1 SQ4 LL_ADC_REG_SetSequencerRanks\n + * SQR2 SQ5 LL_ADC_REG_SetSequencerRanks\n + * SQR2 SQ6 LL_ADC_REG_SetSequencerRanks\n + * SQR2 SQ7 LL_ADC_REG_SetSequencerRanks\n + * SQR2 SQ8 LL_ADC_REG_SetSequencerRanks\n + * SQR2 SQ9 LL_ADC_REG_SetSequencerRanks\n + * SQR3 SQ10 LL_ADC_REG_SetSequencerRanks\n + * SQR3 SQ11 LL_ADC_REG_SetSequencerRanks\n + * SQR3 SQ12 LL_ADC_REG_SetSequencerRanks\n + * SQR3 SQ13 LL_ADC_REG_SetSequencerRanks\n + * SQR3 SQ14 LL_ADC_REG_SetSequencerRanks\n + * SQR4 SQ15 LL_ADC_REG_SetSequencerRanks\n + * SQR4 SQ16 LL_ADC_REG_SetSequencerRanks + * @param ADCx ADC instance + * @param Rank This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_RANK_1 + * @arg @ref LL_ADC_REG_RANK_2 + * @arg @ref LL_ADC_REG_RANK_3 + * @arg @ref LL_ADC_REG_RANK_4 + * @arg @ref LL_ADC_REG_RANK_5 + * @arg @ref LL_ADC_REG_RANK_6 + * @arg @ref LL_ADC_REG_RANK_7 + * @arg @ref LL_ADC_REG_RANK_8 + * @arg @ref LL_ADC_REG_RANK_9 + * @arg @ref LL_ADC_REG_RANK_10 + * @arg @ref LL_ADC_REG_RANK_11 + * @arg @ref LL_ADC_REG_RANK_12 + * @arg @ref LL_ADC_REG_RANK_13 + * @arg @ref LL_ADC_REG_RANK_14 + * @arg @ref LL_ADC_REG_RANK_15 + * @arg @ref LL_ADC_REG_RANK_16 + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel) +{ + /* Set bits with content of parameter "Channel" with bits position */ + /* in register and register position depending on parameter "Rank". */ + /* Parameters "Rank" and "Channel" are used with masks because containing */ + /* other bits reserved for other purpose. */ + register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS)); + + MODIFY_REG(*preg, + ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK), + ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK)); +} + +/** + * @brief Get ADC group regular sequence: channel on the selected + * scan sequence rank. + * @note On this STM32 serie, ADC group regular sequencer is + * fully configurable: sequencer length and each rank + * affectation to a channel are configurable. + * Refer to description of function @ref LL_ADC_REG_SetSequencerLength(). + * @note Depending on devices and packages, some channels may not be available. + * Refer to device datasheet for channels availability. + * @note Usage of the returned channel number: + * - To reinject this channel into another function LL_ADC_xxx: + * the returned channel number is only partly formatted on definition + * of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared + * with parts of literals LL_ADC_CHANNEL_x or using + * helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB(). + * Then the selected literal LL_ADC_CHANNEL_x can be used + * as parameter for another function. + * - To get the channel number in decimal format: + * process the returned value with the helper macro + * @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB(). + * @rmtoll SQR1 SQ1 LL_ADC_REG_GetSequencerRanks\n + * SQR1 SQ2 LL_ADC_REG_GetSequencerRanks\n + * SQR1 SQ3 LL_ADC_REG_GetSequencerRanks\n + * SQR1 SQ4 LL_ADC_REG_GetSequencerRanks\n + * SQR2 SQ5 LL_ADC_REG_GetSequencerRanks\n + * SQR2 SQ6 LL_ADC_REG_GetSequencerRanks\n + * SQR2 SQ7 LL_ADC_REG_GetSequencerRanks\n + * SQR2 SQ8 LL_ADC_REG_GetSequencerRanks\n + * SQR2 SQ9 LL_ADC_REG_GetSequencerRanks\n + * SQR3 SQ10 LL_ADC_REG_GetSequencerRanks\n + * SQR3 SQ11 LL_ADC_REG_GetSequencerRanks\n + * SQR3 SQ12 LL_ADC_REG_GetSequencerRanks\n + * SQR3 SQ13 LL_ADC_REG_GetSequencerRanks\n + * SQR3 SQ14 LL_ADC_REG_GetSequencerRanks\n + * SQR4 SQ15 LL_ADC_REG_GetSequencerRanks\n + * SQR4 SQ16 LL_ADC_REG_GetSequencerRanks + * @param ADCx ADC instance + * @param Rank This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_RANK_1 + * @arg @ref LL_ADC_REG_RANK_2 + * @arg @ref LL_ADC_REG_RANK_3 + * @arg @ref LL_ADC_REG_RANK_4 + * @arg @ref LL_ADC_REG_RANK_5 + * @arg @ref LL_ADC_REG_RANK_6 + * @arg @ref LL_ADC_REG_RANK_7 + * @arg @ref LL_ADC_REG_RANK_8 + * @arg @ref LL_ADC_REG_RANK_9 + * @arg @ref LL_ADC_REG_RANK_10 + * @arg @ref LL_ADC_REG_RANK_11 + * @arg @ref LL_ADC_REG_RANK_12 + * @arg @ref LL_ADC_REG_RANK_13 + * @arg @ref LL_ADC_REG_RANK_14 + * @arg @ref LL_ADC_REG_RANK_15 + * @arg @ref LL_ADC_REG_RANK_16 + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT (4) + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (4) + * @arg @ref LL_ADC_CHANNEL_VBAT (4) + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).\n + * (4) For ADC channel read back from ADC register, + * comparison with internal channel parameter to be done + * using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(). + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank) +{ + register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS)); + + return (uint32_t)((READ_BIT(*preg, + ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK)) + >> (Rank & ADC_REG_RANK_ID_SQRX_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS + ); +} + +/** + * @brief Set ADC continuous conversion mode on ADC group regular. + * @note Description of ADC continuous conversion mode: + * - single mode: one conversion per trigger + * - continuous mode: after the first trigger, following + * conversions launched successively automatically. + * @note It is not possible to enable both ADC group regular + * continuous mode and sequencer discontinuous mode. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @rmtoll CFGR CONT LL_ADC_REG_SetContinuousMode + * @param ADCx ADC instance + * @param Continuous This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_CONV_SINGLE + * @arg @ref LL_ADC_REG_CONV_CONTINUOUS + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous) +{ + MODIFY_REG(ADCx->CFGR, ADC_CFGR_CONT, Continuous); +} + +/** + * @brief Get ADC continuous conversion mode on ADC group regular. + * @note Description of ADC continuous conversion mode: + * - single mode: one conversion per trigger + * - continuous mode: after the first trigger, following + * conversions launched successively automatically. + * @rmtoll CFGR CONT LL_ADC_REG_GetContinuousMode + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_CONV_SINGLE + * @arg @ref LL_ADC_REG_CONV_CONTINUOUS + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_CONT)); +} + +/** + * @brief Set ADC group regular conversion data transfer: no transfer or + * transfer by DMA, and DMA requests mode. + * @note If transfer by DMA selected, specifies the DMA requests + * mode: + * - Limited mode (One shot mode): DMA transfer requests are stopped + * when number of DMA data transfers (number of + * ADC conversions) is reached. + * This ADC mode is intended to be used with DMA mode non-circular. + * - Unlimited mode: DMA transfer requests are unlimited, + * whatever number of DMA data transfers (number of + * ADC conversions). + * This ADC mode is intended to be used with DMA mode circular. + * @note If ADC DMA requests mode is set to unlimited and DMA is set to + * mode non-circular: + * when DMA transfers size will be reached, DMA will stop transfers of + * ADC conversions data ADC will raise an overrun error + * (overrun flag and interruption if enabled). + * @note To configure DMA source address (peripheral address), + * use function @ref LL_ADC_DMA_GetRegAddr(). + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either groups regular or injected. + * @rmtoll CFGR DMAEN LL_ADC_REG_SetDMATransfer\n + * CFGR DMACFG LL_ADC_REG_SetDMATransfer + * @param ADCx ADC instance + * @param DMATransfer This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE + * @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED + * @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer) +{ + MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG, DMATransfer); +} + +/** + * @brief Get ADC group regular conversion data transfer: no transfer or + * transfer by DMA, and DMA requests mode. + * @note If transfer by DMA selected, specifies the DMA requests + * mode: + * - Limited mode (One shot mode): DMA transfer requests are stopped + * when number of DMA data transfers (number of + * ADC conversions) is reached. + * This ADC mode is intended to be used with DMA mode non-circular. + * - Unlimited mode: DMA transfer requests are unlimited, + * whatever number of DMA data transfers (number of + * ADC conversions). + * This ADC mode is intended to be used with DMA mode circular. + * @note If ADC DMA requests mode is set to unlimited and DMA is set to + * mode non-circular: + * when DMA transfers size will be reached, DMA will stop transfers of + * ADC conversions data ADC will raise an overrun error + * (overrun flag and interruption if enabled). + * @note To configure DMA source address (peripheral address), + * use function @ref LL_ADC_DMA_GetRegAddr(). + * @rmtoll CFGR DMAEN LL_ADC_REG_GetDMATransfer\n + * CFGR DMACFG LL_ADC_REG_GetDMATransfer + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE + * @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED + * @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_DMAEN | ADC_CFGR_DMACFG)); +} + + +/** + * @brief Set ADC group regular behavior in case of overrun: + * data preserved or overwritten. + * @note Compatibility with devices without feature overrun: + * other devices without this feature have a behavior + * equivalent to data overwritten. + * The default setting of overrun is data preserved. + * Therefore, for compatibility with all devices, parameter + * overrun should be set to data overwritten. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @rmtoll CFGR OVRMOD LL_ADC_REG_SetOverrun + * @param ADCx ADC instance + * @param Overrun This parameter can be one of the following values: + * @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED + * @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun) +{ + MODIFY_REG(ADCx->CFGR, ADC_CFGR_OVRMOD, Overrun); +} + +/** + * @brief Get ADC group regular behavior in case of overrun: + * data preserved or overwritten. + * @rmtoll CFGR OVRMOD LL_ADC_REG_GetOverrun + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_REG_OVR_DATA_PRESERVED + * @arg @ref LL_ADC_REG_OVR_DATA_OVERWRITTEN + */ +__STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_OVRMOD)); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Configuration_ADC_Group_Injected Configuration of ADC hierarchical scope: group injected + * @{ + */ + +/** + * @brief Set ADC group injected conversion trigger source: + * internal (SW start) or from external peripheral (timer event, + * external interrupt line). + * @note On this STM32 serie, setting trigger source to external trigger + * also set trigger polarity to rising edge + * (default setting for compatibility with some ADC on other + * STM32 families having this setting set by HW default value). + * In case of need to modify trigger edge, use + * function @ref LL_ADC_INJ_SetTriggerEdge(). + * @note Availability of parameters of trigger sources from timer + * depends on timers availability on the selected device. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must not be disabled. Can be enabled with or without conversion + * on going on either groups regular or injected. + * @rmtoll JSQR JEXTSEL LL_ADC_INJ_SetTriggerSource\n + * JSQR JEXTEN LL_ADC_INJ_SetTriggerSource + * @param ADCx ADC instance + * @param TriggerSource This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_TRIG_SOFTWARE + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2 + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4 + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1 + * @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15 + * @retval None + */ +__STATIC_INLINE void LL_ADC_INJ_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource) +{ + MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN, TriggerSource); +} + +/** + * @brief Get ADC group injected conversion trigger source: + * internal (SW start) or from external peripheral (timer event, + * external interrupt line). + * @note To determine whether group injected trigger source is + * internal (SW start) or external, without detail + * of which peripheral is selected as external trigger, + * (equivalent to + * "if(LL_ADC_INJ_GetTriggerSource(ADC1) == LL_ADC_INJ_TRIG_SOFTWARE)") + * use function @ref LL_ADC_INJ_IsTriggerSourceSWStart. + * @note Availability of parameters of trigger sources from timer + * depends on timers availability on the selected device. + * @rmtoll JSQR JEXTSEL LL_ADC_INJ_GetTriggerSource\n + * JSQR JEXTEN LL_ADC_INJ_GetTriggerSource + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_INJ_TRIG_SOFTWARE + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2 + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4 + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1 + * @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15 + */ +__STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource(ADC_TypeDef *ADCx) +{ + register __IO uint32_t TriggerSource = READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN); + + /* Value for shift of {0; 4; 8; 12} depending on value of bitfield */ + /* corresponding to ADC_JSQR_JEXTEN {0; 1; 2; 3}. */ + register uint32_t ShiftJexten = ((TriggerSource & ADC_JSQR_JEXTEN) >> (ADC_INJ_TRIG_EXTEN_BITOFFSET_POS - 2UL)); + + /* Set bitfield corresponding to ADC_JSQR_JEXTEN and ADC_JSQR_JEXTSEL */ + /* to match with triggers literals definition. */ + return ((TriggerSource + & (ADC_INJ_TRIG_SOURCE_MASK >> ShiftJexten) & ADC_JSQR_JEXTSEL) + | ((ADC_INJ_TRIG_EDGE_MASK >> ShiftJexten) & ADC_JSQR_JEXTEN) + ); +} + +/** + * @brief Get ADC group injected conversion trigger source internal (SW start) + or external + * @note In case of group injected trigger source set to external trigger, + * to determine which peripheral is selected as external trigger, + * use function @ref LL_ADC_INJ_GetTriggerSource. + * @rmtoll JSQR JEXTEN LL_ADC_INJ_IsTriggerSourceSWStart + * @param ADCx ADC instance + * @retval Value "0" if trigger source external trigger + * Value "1" if trigger source SW start. + */ +__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL); +} + +/** + * @brief Set ADC group injected conversion trigger polarity. + * Applicable only for trigger source set to external trigger. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must not be disabled. Can be enabled with or without conversion + * on going on either groups regular or injected. + * @rmtoll JSQR JEXTEN LL_ADC_INJ_SetTriggerEdge + * @param ADCx ADC instance + * @param ExternalTriggerEdge This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_TRIG_EXT_RISING + * @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING + * @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING + * @retval None + */ +__STATIC_INLINE void LL_ADC_INJ_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge) +{ + MODIFY_REG(ADCx->JSQR, ADC_JSQR_JEXTEN, ExternalTriggerEdge); +} + +/** + * @brief Get ADC group injected conversion trigger polarity. + * Applicable only for trigger source set to external trigger. + * @rmtoll JSQR JEXTEN LL_ADC_INJ_GetTriggerEdge + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_INJ_TRIG_EXT_RISING + * @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING + * @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING + */ +__STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN)); +} + +/** + * @brief Set ADC group injected sequencer length and scan direction. + * @note This function performs configuration of: + * - Sequence length: Number of ranks in the scan sequence. + * - Sequence direction: Unless specified in parameters, sequencer + * scan direction is forward (from rank 1 to rank n). + * @note Sequencer disabled is equivalent to sequencer of 1 rank: + * ADC conversion on only 1 channel. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must not be disabled. Can be enabled with or without conversion + * on going on either groups regular or injected. + * @rmtoll JSQR JL LL_ADC_INJ_SetSequencerLength + * @param ADCx ADC instance + * @param SequencerNbRanks This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE + * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS + * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS + * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS + * @retval None + */ +__STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks) +{ + MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks); +} + +/** + * @brief Get ADC group injected sequencer length and scan direction. + * @note This function retrieves: + * - Sequence length: Number of ranks in the scan sequence. + * - Sequence direction: Unless specified in parameters, sequencer + * scan direction is forward (from rank 1 to rank n). + * @note Sequencer disabled is equivalent to sequencer of 1 rank: + * ADC conversion on only 1 channel. + * @rmtoll JSQR JL LL_ADC_INJ_GetSequencerLength + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE + * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS + * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS + * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS + */ +__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JL)); +} + +/** + * @brief Set ADC group injected sequencer discontinuous mode: + * sequence subdivided and scan conversions interrupted every selected + * number of ranks. + * @note It is not possible to enable both ADC group injected + * auto-injected mode and sequencer discontinuous mode. + * @rmtoll CFGR JDISCEN LL_ADC_INJ_SetSequencerDiscont + * @param ADCx ADC instance + * @param SeqDiscont This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE + * @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK + * @retval None + */ +__STATIC_INLINE void LL_ADC_INJ_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont) +{ + MODIFY_REG(ADCx->CFGR, ADC_CFGR_JDISCEN, SeqDiscont); +} + +/** + * @brief Get ADC group injected sequencer discontinuous mode: + * sequence subdivided and scan conversions interrupted every selected + * number of ranks. + * @rmtoll CFGR JDISCEN LL_ADC_INJ_GetSequencerDiscont + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE + * @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK + */ +__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JDISCEN)); +} + +/** + * @brief Set ADC group injected sequence: channel on the selected + * sequence rank. + * @note Depending on devices and packages, some channels may not be available. + * Refer to device datasheet for channels availability. + * @note On this STM32 serie, to measure internal channels (VrefInt, + * TempSensor, ...), measurement paths to internal channels must be + * enabled separately. + * This can be done using function @ref LL_ADC_SetCommonPathInternalCh(). + * @note On STM32WB, some fast channels are available: fast analog inputs + * coming from GPIO pads (ADC_IN1..5). + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must not be disabled. Can be enabled with or without conversion + * on going on either groups regular or injected. + * @rmtoll JSQR JSQ1 LL_ADC_INJ_SetSequencerRanks\n + * JSQR JSQ2 LL_ADC_INJ_SetSequencerRanks\n + * JSQR JSQ3 LL_ADC_INJ_SetSequencerRanks\n + * JSQR JSQ4 LL_ADC_INJ_SetSequencerRanks + * @param ADCx ADC instance + * @param Rank This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_RANK_1 + * @arg @ref LL_ADC_INJ_RANK_2 + * @arg @ref LL_ADC_INJ_RANK_3 + * @arg @ref LL_ADC_INJ_RANK_4 + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @retval None + */ +__STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel) +{ + /* Set bits with content of parameter "Channel" with bits position */ + /* in register depending on parameter "Rank". */ + /* Parameters "Rank" and "Channel" are used with masks because containing */ + /* other bits reserved for other purpose. */ + MODIFY_REG(ADCx->JSQR, + (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_INJ_RANK_ID_JSQR_MASK), + ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_INJ_RANK_ID_JSQR_MASK)); +} + +/** + * @brief Get ADC group injected sequence: channel on the selected + * sequence rank. + * @note Depending on devices and packages, some channels may not be available. + * Refer to device datasheet for channels availability. + * @note Usage of the returned channel number: + * - To reinject this channel into another function LL_ADC_xxx: + * the returned channel number is only partly formatted on definition + * of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared + * with parts of literals LL_ADC_CHANNEL_x or using + * helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB(). + * Then the selected literal LL_ADC_CHANNEL_x can be used + * as parameter for another function. + * - To get the channel number in decimal format: + * process the returned value with the helper macro + * @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB(). + * @rmtoll JSQR JSQ1 LL_ADC_INJ_GetSequencerRanks\n + * JSQR JSQ2 LL_ADC_INJ_GetSequencerRanks\n + * JSQR JSQ3 LL_ADC_INJ_GetSequencerRanks\n + * JSQR JSQ4 LL_ADC_INJ_GetSequencerRanks + * @param ADCx ADC instance + * @param Rank This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_RANK_1 + * @arg @ref LL_ADC_INJ_RANK_2 + * @arg @ref LL_ADC_INJ_RANK_3 + * @arg @ref LL_ADC_INJ_RANK_4 + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT (4) + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR (4) + * @arg @ref LL_ADC_CHANNEL_VBAT (4) + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).\n + * (4) For ADC channel read back from ADC register, + * comparison with internal channel parameter to be done + * using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(). + */ +__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank) +{ + return (uint32_t)((READ_BIT(ADCx->JSQR, + (ADC_CHANNEL_ID_NUMBER_MASK >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_INJ_RANK_ID_JSQR_MASK)) + >> (Rank & ADC_INJ_RANK_ID_JSQR_MASK)) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS + ); +} + +/** + * @brief Set ADC group injected conversion trigger: + * independent or from ADC group regular. + * @note This mode can be used to extend number of data registers + * updated after one ADC conversion trigger and with data + * permanently kept (not erased by successive conversions of scan of + * ADC sequencer ranks), up to 5 data registers: + * 1 data register on ADC group regular, 4 data registers + * on ADC group injected. + * @note If ADC group injected injected trigger source is set to an + * external trigger, this feature must be must be set to + * independent trigger. + * ADC group injected automatic trigger is compliant only with + * group injected trigger source set to SW start, without any + * further action on ADC group injected conversion start or stop: + * in this case, ADC group injected is controlled only + * from ADC group regular. + * @note It is not possible to enable both ADC group injected + * auto-injected mode and sequencer discontinuous mode. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either groups regular or injected. + * @rmtoll CFGR JAUTO LL_ADC_INJ_SetTrigAuto + * @param ADCx ADC instance + * @param TrigAuto This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT + * @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR + * @retval None + */ +__STATIC_INLINE void LL_ADC_INJ_SetTrigAuto(ADC_TypeDef *ADCx, uint32_t TrigAuto) +{ + MODIFY_REG(ADCx->CFGR, ADC_CFGR_JAUTO, TrigAuto); +} + +/** + * @brief Get ADC group injected conversion trigger: + * independent or from ADC group regular. + * @rmtoll CFGR JAUTO LL_ADC_INJ_GetTrigAuto + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT + * @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR + */ +__STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO)); +} + +/** + * @brief Set ADC group injected contexts queue mode. + * @note A context is a setting of group injected sequencer: + * - group injected trigger + * - sequencer length + * - sequencer ranks + * If contexts queue is disabled: + * - only 1 sequence can be configured + * and is active perpetually. + * If contexts queue is enabled: + * - up to 2 contexts can be queued + * and are checked in and out as a FIFO stack (first-in, first-out). + * - If a new context is set when queues is full, error is triggered + * by interruption "Injected Queue Overflow". + * - Two behaviors are possible when all contexts have been processed: + * the contexts queue can maintain the last context active perpetually + * or can be empty and injected group triggers are disabled. + * - Triggers can be only external (not internal SW start) + * - Caution: The sequence must be fully configured in one time + * (one write of register JSQR makes a check-in of a new context + * into the queue). + * Therefore functions to set separately injected trigger and + * sequencer channels cannot be used, register JSQR must be set + * using function @ref LL_ADC_INJ_ConfigQueueContext(). + * @note This parameter can be modified only when no conversion is on going + * on either groups regular or injected. + * @note A modification of the context mode (bit JQDIS) causes the contexts + * queue to be flushed and the register JSQR is cleared. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either groups regular or injected. + * @rmtoll CFGR JQM LL_ADC_INJ_SetQueueMode\n + * CFGR JQDIS LL_ADC_INJ_SetQueueMode + * @param ADCx ADC instance + * @param QueueMode This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_QUEUE_DISABLE + * @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE + * @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY + * @retval None + */ +__STATIC_INLINE void LL_ADC_INJ_SetQueueMode(ADC_TypeDef *ADCx, uint32_t QueueMode) +{ + MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode); +} + +/** + * @brief Get ADC group injected context queue mode. + * @rmtoll CFGR JQM LL_ADC_INJ_GetQueueMode\n + * CFGR JQDIS LL_ADC_INJ_GetQueueMode + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_INJ_QUEUE_DISABLE + * @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_LAST_ACTIVE + * @arg @ref LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY + */ +__STATIC_INLINE uint32_t LL_ADC_INJ_GetQueueMode(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS)); +} + +/** + * @brief Set one context on ADC group injected that will be checked in + * contexts queue. + * @note A context is a setting of group injected sequencer: + * - group injected trigger + * - sequencer length + * - sequencer ranks + * This function is intended to be used when contexts queue is enabled, + * because the sequence must be fully configured in one time + * (functions to set separately injected trigger and sequencer channels + * cannot be used): + * Refer to function @ref LL_ADC_INJ_SetQueueMode(). + * @note In the contexts queue, only the active context can be read. + * The parameters of this function can be read using functions: + * @arg @ref LL_ADC_INJ_GetTriggerSource() + * @arg @ref LL_ADC_INJ_GetTriggerEdge() + * @arg @ref LL_ADC_INJ_GetSequencerRanks() + * @note On this STM32 serie, to measure internal channels (VrefInt, + * TempSensor, ...), measurement paths to internal channels must be + * enabled separately. + * This can be done using function @ref LL_ADC_SetCommonPathInternalCh(). + * @note On STM32WB, some fast channels are available: fast analog inputs + * coming from GPIO pads (ADC_IN1..5). + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must not be disabled. Can be enabled with or without conversion + * on going on either groups regular or injected. + * @rmtoll JSQR JEXTSEL LL_ADC_INJ_ConfigQueueContext\n + * JSQR JEXTEN LL_ADC_INJ_ConfigQueueContext\n + * JSQR JL LL_ADC_INJ_ConfigQueueContext\n + * JSQR JSQ1 LL_ADC_INJ_ConfigQueueContext\n + * JSQR JSQ2 LL_ADC_INJ_ConfigQueueContext\n + * JSQR JSQ3 LL_ADC_INJ_ConfigQueueContext\n + * JSQR JSQ4 LL_ADC_INJ_ConfigQueueContext + * @param ADCx ADC instance + * @param TriggerSource This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_TRIG_SOFTWARE + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2 + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4 + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO + * @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1 + * @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15 + * @param ExternalTriggerEdge This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_TRIG_EXT_RISING + * @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING + * @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING + * + * Note: This parameter is discarded in case of SW start: + * parameter "TriggerSource" set to "LL_ADC_INJ_TRIG_SOFTWARE". + * @param SequencerNbRanks This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE + * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS + * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS + * @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS + * @param Rank1_Channel This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @param Rank2_Channel This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @param Rank3_Channel This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @param Rank4_Channel This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @retval None + */ +__STATIC_INLINE void LL_ADC_INJ_ConfigQueueContext(ADC_TypeDef *ADCx, + uint32_t TriggerSource, + uint32_t ExternalTriggerEdge, + uint32_t SequencerNbRanks, + uint32_t Rank1_Channel, + uint32_t Rank2_Channel, + uint32_t Rank3_Channel, + uint32_t Rank4_Channel) +{ + /* Set bits with content of parameter "Rankx_Channel" with bits position */ + /* in register depending on literal "LL_ADC_INJ_RANK_x". */ + /* Parameters "Rankx_Channel" and "LL_ADC_INJ_RANK_x" are used with masks */ + /* because containing other bits reserved for other purpose. */ + /* If parameter "TriggerSource" is set to SW start, then parameter */ + /* "ExternalTriggerEdge" is discarded. */ + register uint32_t is_trigger_not_sw = (uint32_t)((TriggerSource != LL_ADC_INJ_TRIG_SOFTWARE) ? 1UL : 0UL); + MODIFY_REG(ADCx->JSQR, + ADC_JSQR_JEXTSEL | + ADC_JSQR_JEXTEN | + ADC_JSQR_JSQ4 | + ADC_JSQR_JSQ3 | + ADC_JSQR_JSQ2 | + ADC_JSQR_JSQ1 | + ADC_JSQR_JL, + (TriggerSource & ADC_JSQR_JEXTSEL) | + (ExternalTriggerEdge * (is_trigger_not_sw)) | + (((Rank4_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (LL_ADC_INJ_RANK_4 & ADC_INJ_RANK_ID_JSQR_MASK)) | + (((Rank3_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (LL_ADC_INJ_RANK_3 & ADC_INJ_RANK_ID_JSQR_MASK)) | + (((Rank2_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (LL_ADC_INJ_RANK_2 & ADC_INJ_RANK_ID_JSQR_MASK)) | + (((Rank1_Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (LL_ADC_INJ_RANK_1 & ADC_INJ_RANK_ID_JSQR_MASK)) | + SequencerNbRanks + ); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Configuration_Channels Configuration of ADC hierarchical scope: channels + * @{ + */ + +/** + * @brief Set sampling time of the selected ADC channel + * Unit: ADC clock cycles. + * @note On this device, sampling time is on channel scope: independently + * of channel mapped on ADC group regular or injected. + * @note In case of internal channel (VrefInt, TempSensor, ...) to be + * converted: + * sampling time constraints must be respected (sampling time can be + * adjusted in function of ADC clock frequency and sampling time + * setting). + * Refer to device datasheet for timings values (parameters TS_vrefint, + * TS_temp, ...). + * @note Conversion time is the addition of sampling time and processing time. + * On this STM32 serie, ADC processing time is: + * - 12.5 ADC clock cycles at ADC resolution 12 bits + * - 10.5 ADC clock cycles at ADC resolution 10 bits + * - 8.5 ADC clock cycles at ADC resolution 8 bits + * - 6.5 ADC clock cycles at ADC resolution 6 bits + * @note In case of ADC conversion of internal channel (VrefInt, + * temperature sensor, ...), a sampling time minimum value + * is required. + * Refer to device datasheet. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either groups regular or injected. + * @rmtoll SMPR1 SMP0 LL_ADC_SetChannelSamplingTime\n + * SMPR1 SMP1 LL_ADC_SetChannelSamplingTime\n + * SMPR1 SMP2 LL_ADC_SetChannelSamplingTime\n + * SMPR1 SMP3 LL_ADC_SetChannelSamplingTime\n + * SMPR1 SMP4 LL_ADC_SetChannelSamplingTime\n + * SMPR1 SMP5 LL_ADC_SetChannelSamplingTime\n + * SMPR1 SMP6 LL_ADC_SetChannelSamplingTime\n + * SMPR1 SMP7 LL_ADC_SetChannelSamplingTime\n + * SMPR1 SMP8 LL_ADC_SetChannelSamplingTime\n + * SMPR1 SMP9 LL_ADC_SetChannelSamplingTime\n + * SMPR2 SMP10 LL_ADC_SetChannelSamplingTime\n + * SMPR2 SMP11 LL_ADC_SetChannelSamplingTime\n + * SMPR2 SMP12 LL_ADC_SetChannelSamplingTime\n + * SMPR2 SMP13 LL_ADC_SetChannelSamplingTime\n + * SMPR2 SMP14 LL_ADC_SetChannelSamplingTime\n + * SMPR2 SMP15 LL_ADC_SetChannelSamplingTime\n + * SMPR2 SMP16 LL_ADC_SetChannelSamplingTime\n + * SMPR2 SMP17 LL_ADC_SetChannelSamplingTime\n + * SMPR2 SMP18 LL_ADC_SetChannelSamplingTime + * @param ADCx ADC instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @param SamplingTime This parameter can be one of the following values: + * @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_24CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_47CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_92CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5 + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime) +{ + /* Set bits with content of parameter "SamplingTime" with bits position */ + /* in register and register position depending on parameter "Channel". */ + /* Parameter "Channel" is used with masks because containing */ + /* other bits reserved for other purpose. */ + register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS)); + + MODIFY_REG(*preg, + ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS), + SamplingTime << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS)); +} + +/** + * @brief Get sampling time of the selected ADC channel + * Unit: ADC clock cycles. + * @note On this device, sampling time is on channel scope: independently + * of channel mapped on ADC group regular or injected. + * @note Conversion time is the addition of sampling time and processing time. + * On this STM32 serie, ADC processing time is: + * - 12.5 ADC clock cycles at ADC resolution 12 bits + * - 10.5 ADC clock cycles at ADC resolution 10 bits + * - 8.5 ADC clock cycles at ADC resolution 8 bits + * - 6.5 ADC clock cycles at ADC resolution 6 bits + * @rmtoll SMPR1 SMP0 LL_ADC_GetChannelSamplingTime\n + * SMPR1 SMP1 LL_ADC_GetChannelSamplingTime\n + * SMPR1 SMP2 LL_ADC_GetChannelSamplingTime\n + * SMPR1 SMP3 LL_ADC_GetChannelSamplingTime\n + * SMPR1 SMP4 LL_ADC_GetChannelSamplingTime\n + * SMPR1 SMP5 LL_ADC_GetChannelSamplingTime\n + * SMPR1 SMP6 LL_ADC_GetChannelSamplingTime\n + * SMPR1 SMP7 LL_ADC_GetChannelSamplingTime\n + * SMPR1 SMP8 LL_ADC_GetChannelSamplingTime\n + * SMPR1 SMP9 LL_ADC_GetChannelSamplingTime\n + * SMPR2 SMP10 LL_ADC_GetChannelSamplingTime\n + * SMPR2 SMP11 LL_ADC_GetChannelSamplingTime\n + * SMPR2 SMP12 LL_ADC_GetChannelSamplingTime\n + * SMPR2 SMP13 LL_ADC_GetChannelSamplingTime\n + * SMPR2 SMP14 LL_ADC_GetChannelSamplingTime\n + * SMPR2 SMP15 LL_ADC_GetChannelSamplingTime\n + * SMPR2 SMP16 LL_ADC_GetChannelSamplingTime\n + * SMPR2 SMP17 LL_ADC_GetChannelSamplingTime\n + * SMPR2 SMP18 LL_ADC_GetChannelSamplingTime + * @param ADCx ADC instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_0 + * @arg @ref LL_ADC_CHANNEL_1 (7) + * @arg @ref LL_ADC_CHANNEL_2 (7) + * @arg @ref LL_ADC_CHANNEL_3 (7) + * @arg @ref LL_ADC_CHANNEL_4 (7) + * @arg @ref LL_ADC_CHANNEL_5 (7) + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @arg @ref LL_ADC_CHANNEL_16 + * @arg @ref LL_ADC_CHANNEL_17 + * @arg @ref LL_ADC_CHANNEL_18 + * @arg @ref LL_ADC_CHANNEL_VREFINT + * @arg @ref LL_ADC_CHANNEL_TEMPSENSOR + * @arg @ref LL_ADC_CHANNEL_VBAT + * + * (7) On STM32WB, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)). + * Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)). + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_SAMPLINGTIME_2CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_6CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_12CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_24CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_47CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_92CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5 + * @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5 + */ +__STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel) +{ + register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS)); + + return (uint32_t)(READ_BIT(*preg, + ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS)) + >> ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS) + ); +} + +/** + * @brief Set mode single-ended or differential input of the selected + * ADC channel. + * @note Channel ending is on channel scope: independently of channel mapped + * on ADC group regular or injected. + * In differential mode: Differential measurement is carried out + * between the selected channel 'i' (positive input) and + * channel 'i+1' (negative input). Only channel 'i' has to be + * configured, channel 'i+1' is configured automatically. + * @note Refer to Reference Manual to ensure the selected channel is + * available in differential mode. + * For example, internal channels (VrefInt, TempSensor, ...) are + * not available in differential mode. + * @note When configuring a channel 'i' in differential mode, + * the channel 'i+1' is not usable separately. + * @note On STM32WB, channels 16, 17, 18 of ADC1 + * are internally fixed to single-ended inputs configuration. + * @note For ADC channels configured in differential mode, both inputs + * should be biased at (Vref+)/2 +/-200mV. + * (Vref+ is the analog voltage reference) + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be ADC disabled. + * @note One or several values can be selected. + * Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...) + * @rmtoll DIFSEL DIFSEL LL_ADC_SetChannelSingleDiff + * @param ADCx ADC instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @param SingleDiff This parameter can be a combination of the following values: + * @arg @ref LL_ADC_SINGLE_ENDED + * @arg @ref LL_ADC_DIFFERENTIAL_ENDED + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff) +{ + /* Bits of channels in single or differential mode are set only for */ + /* differential mode (for single mode, mask of bits allowed to be set is */ + /* shifted out of range of bits of channels in single or differential mode. */ + MODIFY_REG(ADCx->DIFSEL, + Channel & ADC_SINGLEDIFF_CHANNEL_MASK, + (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK))); +} + +/** + * @brief Get mode single-ended or differential input of the selected + * ADC channel. + * @note When configuring a channel 'i' in differential mode, + * the channel 'i+1' is not usable separately. + * Therefore, to ensure a channel is configured in single-ended mode, + * the configuration of channel itself and the channel 'i-1' must be + * read back (to ensure that the selected channel channel has not been + * configured in differential mode by the previous channel). + * @note Refer to Reference Manual to ensure the selected channel is + * available in differential mode. + * For example, internal channels (VrefInt, TempSensor, ...) are + * not available in differential mode. + * @note When configuring a channel 'i' in differential mode, + * the channel 'i+1' is not usable separately. + * @note On STM32WB, channels 16, 17, 18 of ADC1 + * are internally fixed to single-ended inputs configuration. + * @note One or several values can be selected. In this case, the value + * returned is null if all channels are in single ended-mode. + * Example: (LL_ADC_CHANNEL_4 | LL_ADC_CHANNEL_12 | ...) + * @rmtoll DIFSEL DIFSEL LL_ADC_GetChannelSingleDiff + * @param ADCx ADC instance + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_ADC_CHANNEL_1 + * @arg @ref LL_ADC_CHANNEL_2 + * @arg @ref LL_ADC_CHANNEL_3 + * @arg @ref LL_ADC_CHANNEL_4 + * @arg @ref LL_ADC_CHANNEL_5 + * @arg @ref LL_ADC_CHANNEL_6 + * @arg @ref LL_ADC_CHANNEL_7 + * @arg @ref LL_ADC_CHANNEL_8 + * @arg @ref LL_ADC_CHANNEL_9 + * @arg @ref LL_ADC_CHANNEL_10 + * @arg @ref LL_ADC_CHANNEL_11 + * @arg @ref LL_ADC_CHANNEL_12 + * @arg @ref LL_ADC_CHANNEL_13 + * @arg @ref LL_ADC_CHANNEL_14 + * @arg @ref LL_ADC_CHANNEL_15 + * @retval 0: channel in single-ended mode, else: channel in differential mode + */ +__STATIC_INLINE uint32_t LL_ADC_GetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel) +{ + return (uint32_t)(READ_BIT(ADCx->DIFSEL, (Channel & ADC_SINGLEDIFF_CHANNEL_MASK))); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Configuration_ADC_AnalogWatchdog Configuration of ADC transversal scope: analog watchdog + * @{ + */ + +/** + * @brief Set ADC analog watchdog monitored channels: + * a single channel, multiple channels or all channels, + * on ADC groups regular and-or injected. + * @note Once monitored channels are selected, analog watchdog + * is enabled. + * @note In case of need to define a single channel to monitor + * with analog watchdog from sequencer channel definition, + * use helper macro @ref __LL_ADC_ANALOGWD_CHANNEL_GROUP(). + * @note On this STM32 serie, there are 2 kinds of analog watchdog + * instance: + * - AWD standard (instance AWD1): + * - channels monitored: can monitor 1 channel or all channels. + * - groups monitored: ADC groups regular and-or injected. + * - resolution: resolution is not limited (corresponds to + * ADC resolution configured). + * - AWD flexible (instances AWD2, AWD3): + * - channels monitored: flexible on channels monitored, selection is + * channel wise, from from 1 to all channels. + * Specificity of this analog watchdog: Multiple channels can + * be selected. For example: + * (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...) + * - groups monitored: not selection possible (monitoring on both + * groups regular and injected). + * Channels selected are monitored on groups regular and injected: + * LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters + * LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ) + * - resolution: resolution is limited to 8 bits: if ADC resolution is + * 12 bits the 4 LSB are ignored, if ADC resolution is 10 bits + * the 2 LSB are ignored. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either groups regular or injected. + * @rmtoll CFGR AWD1CH LL_ADC_SetAnalogWDMonitChannels\n + * CFGR AWD1SGL LL_ADC_SetAnalogWDMonitChannels\n + * CFGR AWD1EN LL_ADC_SetAnalogWDMonitChannels\n + * CFGR JAWD1EN LL_ADC_SetAnalogWDMonitChannels\n + * AWD2CR AWD2CH LL_ADC_SetAnalogWDMonitChannels\n + * AWD3CR AWD3CH LL_ADC_SetAnalogWDMonitChannels + * @param ADCx ADC instance + * @param AWDy This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD1 + * @arg @ref LL_ADC_AWD2 + * @arg @ref LL_ADC_AWD3 + * @param AWDChannelGroup This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD_DISABLE + * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG (0) + * @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ (0) + * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_0_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_0_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_1_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_1_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_2_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_2_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_3_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_3_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_4_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_4_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_5_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_5_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_6_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_6_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_7_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_7_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_8_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_8_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_9_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_9_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_10_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_10_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_11_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_11_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_12_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_12_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_13_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_13_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_14_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_14_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_15_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_15_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_16_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_16_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_17_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_17_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_18_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_18_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ + * @arg @ref LL_ADC_AWD_CH_VREFINT_REG (0) + * @arg @ref LL_ADC_AWD_CH_VREFINT_INJ (0) + * @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ + * @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG (0) + * @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ (0) + * @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ + * @arg @ref LL_ADC_AWD_CH_VBAT_REG (0) + * @arg @ref LL_ADC_AWD_CH_VBAT_INJ (0) + * @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ + * + * (0) On STM32WB, parameter available only on analog watchdog number: AWD1. + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup) +{ + /* Set bits with content of parameter "AWDChannelGroup" with bits position */ + /* in register and register position depending on parameter "AWDy". */ + /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because */ + /* containing other bits reserved for other purpose. */ + register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS) + + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK) * ADC_AWD_CR12_REGOFFSETGAP_VAL)); + + MODIFY_REG(*preg, + (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK), + AWDChannelGroup & AWDy); +} + +/** + * @brief Get ADC analog watchdog monitored channel. + * @note Usage of the returned channel number: + * - To reinject this channel into another function LL_ADC_xxx: + * the returned channel number is only partly formatted on definition + * of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared + * with parts of literals LL_ADC_CHANNEL_x or using + * helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB(). + * Then the selected literal LL_ADC_CHANNEL_x can be used + * as parameter for another function. + * - To get the channel number in decimal format: + * process the returned value with the helper macro + * @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB(). + * Applicable only when the analog watchdog is set to monitor + * one channel. + * @note On this STM32 serie, there are 2 kinds of analog watchdog + * instance: + * - AWD standard (instance AWD1): + * - channels monitored: can monitor 1 channel or all channels. + * - groups monitored: ADC groups regular and-or injected. + * - resolution: resolution is not limited (corresponds to + * ADC resolution configured). + * - AWD flexible (instances AWD2, AWD3): + * - channels monitored: flexible on channels monitored, selection is + * channel wise, from from 1 to all channels. + * Specificity of this analog watchdog: Multiple channels can + * be selected. For example: + * (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...) + * - groups monitored: not selection possible (monitoring on both + * groups regular and injected). + * Channels selected are monitored on groups regular and injected: + * LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters + * LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ) + * - resolution: resolution is limited to 8 bits: if ADC resolution is + * 12 bits the 4 LSB are ignored, if ADC resolution is 10 bits + * the 2 LSB are ignored. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either groups regular or injected. + * @rmtoll CFGR AWD1CH LL_ADC_GetAnalogWDMonitChannels\n + * CFGR AWD1SGL LL_ADC_GetAnalogWDMonitChannels\n + * CFGR AWD1EN LL_ADC_GetAnalogWDMonitChannels\n + * CFGR JAWD1EN LL_ADC_GetAnalogWDMonitChannels\n + * AWD2CR AWD2CH LL_ADC_GetAnalogWDMonitChannels\n + * AWD3CR AWD3CH LL_ADC_GetAnalogWDMonitChannels + * @param ADCx ADC instance + * @param AWDy This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD1 + * @arg @ref LL_ADC_AWD2 (1) + * @arg @ref LL_ADC_AWD3 (1) + * + * (1) On this AWD number, monitored channel can be retrieved + * if only 1 channel is programmed (or none or all channels). + * This function cannot retrieve monitored channel if + * multiple channels are programmed simultaneously + * by bitfield. + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_AWD_DISABLE + * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG (0) + * @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ (0) + * @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_0_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_0_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_1_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_1_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_2_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_2_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_3_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_3_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_4_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_4_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_5_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_5_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_6_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_6_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_7_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_7_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_8_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_8_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_9_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_9_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_10_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_10_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_11_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_11_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_12_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_12_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_13_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_13_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_14_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_14_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_15_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_15_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_16_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_16_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_17_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_17_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ + * @arg @ref LL_ADC_AWD_CHANNEL_18_REG (0) + * @arg @ref LL_ADC_AWD_CHANNEL_18_INJ (0) + * @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ + * + * (0) On STM32WB, parameter available only on analog watchdog number: AWD1. + */ +__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy) +{ + register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR, ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK) >> ADC_AWD_CRX_REGOFFSET_POS) + + ((AWDy & ADC_AWD_CR12_REGOFFSETGAP_MASK) * ADC_AWD_CR12_REGOFFSETGAP_VAL)); + + register uint32_t AnalogWDMonitChannels = (READ_BIT(*preg, AWDy) & AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK); + + /* If "AnalogWDMonitChannels" == 0, then the selected AWD is disabled */ + /* (parameter value LL_ADC_AWD_DISABLE). */ + /* Else, the selected AWD is enabled and is monitoring a group of channels */ + /* or a single channel. */ + if (AnalogWDMonitChannels != 0UL) + { + if (AWDy == LL_ADC_AWD1) + { + if ((AnalogWDMonitChannels & ADC_CFGR_AWD1SGL) == 0UL) + { + /* AWD monitoring a group of channels */ + AnalogWDMonitChannels = ((AnalogWDMonitChannels + | (ADC_AWD_CR23_CHANNEL_MASK) + ) + & (~(ADC_CFGR_AWD1CH)) + ); + } + else + { + /* AWD monitoring a single channel */ + AnalogWDMonitChannels = (AnalogWDMonitChannels + | (ADC_AWD2CR_AWD2CH_0 << (AnalogWDMonitChannels >> ADC_CFGR_AWD1CH_Pos)) + ); + } + } + else + { + if ((AnalogWDMonitChannels & ADC_AWD_CR23_CHANNEL_MASK) == ADC_AWD_CR23_CHANNEL_MASK) + { + /* AWD monitoring a group of channels */ + AnalogWDMonitChannels = (ADC_AWD_CR23_CHANNEL_MASK + | ((ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN)) + ); + } + else + { + /* AWD monitoring a single channel */ + /* AWD monitoring a group of channels */ + AnalogWDMonitChannels = (AnalogWDMonitChannels + | (ADC_CFGR_JAWD1EN | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL) + | (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDMonitChannels) << ADC_CFGR_AWD1CH_Pos) + ); + } + } + } + + return AnalogWDMonitChannels; +} + +/** + * @brief Set ADC analog watchdog thresholds value of both thresholds + * high and low. + * @note If value of only one threshold high or low must be set, + * use function @ref LL_ADC_SetAnalogWDThresholds(). + * @note In case of ADC resolution different of 12 bits, + * analog watchdog thresholds data require a specific shift. + * Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(). + * @note On this STM32 serie, there are 2 kinds of analog watchdog + * instance: + * - AWD standard (instance AWD1): + * - channels monitored: can monitor 1 channel or all channels. + * - groups monitored: ADC groups regular and-or injected. + * - resolution: resolution is not limited (corresponds to + * ADC resolution configured). + * - AWD flexible (instances AWD2, AWD3): + * - channels monitored: flexible on channels monitored, selection is + * channel wise, from from 1 to all channels. + * Specificity of this analog watchdog: Multiple channels can + * be selected. For example: + * (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...) + * - groups monitored: not selection possible (monitoring on both + * groups regular and injected). + * Channels selected are monitored on groups regular and injected: + * LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters + * LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ) + * - resolution: resolution is limited to 8 bits: if ADC resolution is + * 12 bits the 4 LSB are ignored, if ADC resolution is 10 bits + * the 2 LSB are ignored. + * @note If ADC oversampling is enabled, ADC analog watchdog thresholds are + * impacted: the comparison of analog watchdog thresholds is done on + * oversampling final computation (after ratio and shift application): + * ADC data register bitfield [15:4] (12 most significant bits). + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either groups regular or injected. + * @rmtoll TR1 HT1 LL_ADC_ConfigAnalogWDThresholds\n + * TR2 HT2 LL_ADC_ConfigAnalogWDThresholds\n + * TR3 HT3 LL_ADC_ConfigAnalogWDThresholds\n + * TR1 LT1 LL_ADC_ConfigAnalogWDThresholds\n + * TR2 LT2 LL_ADC_ConfigAnalogWDThresholds\n + * TR3 LT3 LL_ADC_ConfigAnalogWDThresholds + * @param ADCx ADC instance + * @param AWDy This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD1 + * @arg @ref LL_ADC_AWD2 + * @arg @ref LL_ADC_AWD3 + * @param AWDThresholdHighValue Value between Min_Data=0x000 and Max_Data=0xFFF + * @param AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF + * @retval None + */ +__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue, + uint32_t AWDThresholdLowValue) +{ + /* Set bits with content of parameter "AWDThresholdxxxValue" with bits */ + /* position in register and register position depending on parameter */ + /* "AWDy". */ + /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */ + /* containing other bits reserved for other purpose. */ + register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS)); + + MODIFY_REG(*preg, + ADC_TR1_HT1 | ADC_TR1_LT1, + (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue); +} + +/** + * @brief Set ADC analog watchdog threshold value of threshold + * high or low. + * @note If values of both thresholds high or low must be set, + * use function @ref LL_ADC_ConfigAnalogWDThresholds(). + * @note In case of ADC resolution different of 12 bits, + * analog watchdog thresholds data require a specific shift. + * Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(). + * @note On this STM32 serie, there are 2 kinds of analog watchdog + * instance: + * - AWD standard (instance AWD1): + * - channels monitored: can monitor 1 channel or all channels. + * - groups monitored: ADC groups regular and-or injected. + * - resolution: resolution is not limited (corresponds to + * ADC resolution configured). + * - AWD flexible (instances AWD2, AWD3): + * - channels monitored: flexible on channels monitored, selection is + * channel wise, from from 1 to all channels. + * Specificity of this analog watchdog: Multiple channels can + * be selected. For example: + * (LL_ADC_AWD_CHANNEL4_REG_INJ | LL_ADC_AWD_CHANNEL5_REG_INJ | ...) + * - groups monitored: not selection possible (monitoring on both + * groups regular and injected). + * Channels selected are monitored on groups regular and injected: + * LL_ADC_AWD_CHANNELxx_REG_INJ (do not use parameters + * LL_ADC_AWD_CHANNELxx_REG and LL_ADC_AWD_CHANNELxx_INJ) + * - resolution: resolution is limited to 8 bits: if ADC resolution is + * 12 bits the 4 LSB are ignored, if ADC resolution is 10 bits + * the 2 LSB are ignored. + * @note If ADC oversampling is enabled, ADC analog watchdog thresholds are + * impacted: the comparison of analog watchdog thresholds is done on + * oversampling final computation (after ratio and shift application): + * ADC data register bitfield [15:4] (12 most significant bits). + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either ADC groups regular or injected. + * @rmtoll TR1 HT1 LL_ADC_SetAnalogWDThresholds\n + * TR2 HT2 LL_ADC_SetAnalogWDThresholds\n + * TR3 HT3 LL_ADC_SetAnalogWDThresholds\n + * TR1 LT1 LL_ADC_SetAnalogWDThresholds\n + * TR2 LT2 LL_ADC_SetAnalogWDThresholds\n + * TR3 LT3 LL_ADC_SetAnalogWDThresholds + * @param ADCx ADC instance + * @param AWDy This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD1 + * @arg @ref LL_ADC_AWD2 + * @arg @ref LL_ADC_AWD3 + * @param AWDThresholdsHighLow This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD_THRESHOLD_HIGH + * @arg @ref LL_ADC_AWD_THRESHOLD_LOW + * @param AWDThresholdValue Value between Min_Data=0x000 and Max_Data=0xFFF + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdsHighLow, + uint32_t AWDThresholdValue) +{ + /* Set bits with content of parameter "AWDThresholdValue" with bits */ + /* position in register and register position depending on parameters */ + /* "AWDThresholdsHighLow" and "AWDy". */ + /* Parameters "AWDy" and "AWDThresholdValue" are used with masks because */ + /* containing other bits reserved for other purpose. */ + register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS)); + + MODIFY_REG(*preg, + AWDThresholdsHighLow, + AWDThresholdValue << ((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH_SHIFT4)); +} + +/** + * @brief Get ADC analog watchdog threshold value of threshold high, + * threshold low or raw data with ADC thresholds high and low + * concatenated. + * @note If raw data with ADC thresholds high and low is retrieved, + * the data of each threshold high or low can be isolated + * using helper macro: + * @ref __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(). + * @note In case of ADC resolution different of 12 bits, + * analog watchdog thresholds data require a specific shift. + * Use helper macro @ref __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(). + * @rmtoll TR1 HT1 LL_ADC_GetAnalogWDThresholds\n + * TR2 HT2 LL_ADC_GetAnalogWDThresholds\n + * TR3 HT3 LL_ADC_GetAnalogWDThresholds\n + * TR1 LT1 LL_ADC_GetAnalogWDThresholds\n + * TR2 LT2 LL_ADC_GetAnalogWDThresholds\n + * TR3 LT3 LL_ADC_GetAnalogWDThresholds + * @param ADCx ADC instance + * @param AWDy This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD1 + * @arg @ref LL_ADC_AWD2 + * @arg @ref LL_ADC_AWD3 + * @param AWDThresholdsHighLow This parameter can be one of the following values: + * @arg @ref LL_ADC_AWD_THRESHOLD_HIGH + * @arg @ref LL_ADC_AWD_THRESHOLD_LOW + * @arg @ref LL_ADC_AWD_THRESHOLDS_HIGH_LOW + * @retval Value between Min_Data=0x000 and Max_Data=0xFFF + */ +__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdsHighLow) +{ + register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->TR1, ((AWDy & ADC_AWD_TRX_REGOFFSET_MASK) >> ADC_AWD_TRX_REGOFFSET_POS)); + + return (uint32_t)(READ_BIT(*preg, + (AWDThresholdsHighLow | ADC_TR1_LT1)) + >> (((AWDThresholdsHighLow & ADC_AWD_TRX_BIT_HIGH_MASK) >> ADC_AWD_TRX_BIT_HIGH_SHIFT4) & ~(AWDThresholdsHighLow & ADC_TR1_LT1)) + ); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Configuration_ADC_oversampling Configuration of ADC transversal scope: oversampling + * @{ + */ + +/** + * @brief Set ADC oversampling scope: ADC groups regular and-or injected + * (availability of ADC group injected depends on STM32 families). + * @note If both groups regular and injected are selected, + * specify behavior of ADC group injected interrupting + * group regular: when ADC group injected is triggered, + * the oversampling on ADC group regular is either + * temporary stopped and continued, or resumed from start + * (oversampler buffer reset). + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either groups regular or injected. + * @rmtoll CFGR2 ROVSE LL_ADC_SetOverSamplingScope\n + * CFGR2 JOVSE LL_ADC_SetOverSamplingScope\n + * CFGR2 ROVSM LL_ADC_SetOverSamplingScope + * @param ADCx ADC instance + * @param OvsScope This parameter can be one of the following values: + * @arg @ref LL_ADC_OVS_DISABLE + * @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED + * @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED + * @arg @ref LL_ADC_OVS_GRP_INJECTED + * @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope) +{ + MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope); +} + +/** + * @brief Get ADC oversampling scope: ADC groups regular and-or injected + * (availability of ADC group injected depends on STM32 families). + * @note If both groups regular and injected are selected, + * specify behavior of ADC group injected interrupting + * group regular: when ADC group injected is triggered, + * the oversampling on ADC group regular is either + * temporary stopped and continued, or resumed from start + * (oversampler buffer reset). + * @rmtoll CFGR2 ROVSE LL_ADC_GetOverSamplingScope\n + * CFGR2 JOVSE LL_ADC_GetOverSamplingScope\n + * CFGR2 ROVSM LL_ADC_GetOverSamplingScope + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_OVS_DISABLE + * @arg @ref LL_ADC_OVS_GRP_REGULAR_CONTINUED + * @arg @ref LL_ADC_OVS_GRP_REGULAR_RESUMED + * @arg @ref LL_ADC_OVS_GRP_INJECTED + * @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED + */ +__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingScope(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM)); +} + +/** + * @brief Set ADC oversampling discontinuous mode (triggered mode) + * on the selected ADC group. + * @note Number of oversampled conversions are done either in: + * - continuous mode (all conversions of oversampling ratio + * are done from 1 trigger) + * - discontinuous mode (each conversion of oversampling ratio + * needs a trigger) + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on group regular. + * @note On this STM32 serie, oversampling discontinuous mode + * (triggered mode) can be used only when oversampling is + * set on group regular only and in resumed mode. + * @rmtoll CFGR2 TROVS LL_ADC_SetOverSamplingDiscont + * @param ADCx ADC instance + * @param OverSamplingDiscont This parameter can be one of the following values: + * @arg @ref LL_ADC_OVS_REG_CONT + * @arg @ref LL_ADC_OVS_REG_DISCONT + * @retval None + */ +__STATIC_INLINE void LL_ADC_SetOverSamplingDiscont(ADC_TypeDef *ADCx, uint32_t OverSamplingDiscont) +{ + MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_TROVS, OverSamplingDiscont); +} + +/** + * @brief Get ADC oversampling discontinuous mode (triggered mode) + * on the selected ADC group. + * @note Number of oversampled conversions are done either in: + * - continuous mode (all conversions of oversampling ratio + * are done from 1 trigger) + * - discontinuous mode (each conversion of oversampling ratio + * needs a trigger) + * @rmtoll CFGR2 TROVS LL_ADC_GetOverSamplingDiscont + * @param ADCx ADC instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_ADC_OVS_REG_CONT + * @arg @ref LL_ADC_OVS_REG_DISCONT + */ +__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingDiscont(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_TROVS)); +} + +/** + * @brief Set ADC oversampling + * (impacting both ADC groups regular and injected) + * @note This function set the 2 items of oversampling configuration: + * - ratio + * - shift + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be disabled or enabled without conversion on going + * on either groups regular or injected. + * @rmtoll CFGR2 OVSS LL_ADC_ConfigOverSamplingRatioShift\n + * CFGR2 OVSR LL_ADC_ConfigOverSamplingRatioShift + * @param ADCx ADC instance + * @param Ratio This parameter can be one of the following values: + * @arg @ref LL_ADC_OVS_RATIO_2 + * @arg @ref LL_ADC_OVS_RATIO_4 + * @arg @ref LL_ADC_OVS_RATIO_8 + * @arg @ref LL_ADC_OVS_RATIO_16 + * @arg @ref LL_ADC_OVS_RATIO_32 + * @arg @ref LL_ADC_OVS_RATIO_64 + * @arg @ref LL_ADC_OVS_RATIO_128 + * @arg @ref LL_ADC_OVS_RATIO_256 + * @param Shift This parameter can be one of the following values: + * @arg @ref LL_ADC_OVS_SHIFT_NONE + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8 + * @retval None + */ +__STATIC_INLINE void LL_ADC_ConfigOverSamplingRatioShift(ADC_TypeDef *ADCx, uint32_t Ratio, uint32_t Shift) +{ + MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | Ratio)); +} + +/** + * @brief Get ADC oversampling ratio + * (impacting both ADC groups regular and injected) + * @rmtoll CFGR2 OVSR LL_ADC_GetOverSamplingRatio + * @param ADCx ADC instance + * @retval Ratio This parameter can be one of the following values: + * @arg @ref LL_ADC_OVS_RATIO_2 + * @arg @ref LL_ADC_OVS_RATIO_4 + * @arg @ref LL_ADC_OVS_RATIO_8 + * @arg @ref LL_ADC_OVS_RATIO_16 + * @arg @ref LL_ADC_OVS_RATIO_32 + * @arg @ref LL_ADC_OVS_RATIO_64 + * @arg @ref LL_ADC_OVS_RATIO_128 + * @arg @ref LL_ADC_OVS_RATIO_256 + */ +__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingRatio(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSR)); +} + +/** + * @brief Get ADC oversampling shift + * (impacting both ADC groups regular and injected) + * @rmtoll CFGR2 OVSS LL_ADC_GetOverSamplingShift + * @param ADCx ADC instance + * @retval Shift This parameter can be one of the following values: + * @arg @ref LL_ADC_OVS_SHIFT_NONE + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_1 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_2 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_3 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_4 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_5 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_6 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_7 + * @arg @ref LL_ADC_OVS_SHIFT_RIGHT_8 + */ +__STATIC_INLINE uint32_t LL_ADC_GetOverSamplingShift(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_OVSS)); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Operation_ADC_Instance Operation on ADC hierarchical scope: ADC instance + * @{ + */ + +/** + * @brief Put ADC instance in deep power down state. + * @note In case of ADC calibration necessary: When ADC is in deep-power-down + * state, the internal analog calibration is lost. After exiting from + * deep power down, calibration must be relaunched or calibration factor + * (preliminarily saved) must be set back into calibration register. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be ADC disabled. + * @rmtoll CR DEEPPWD LL_ADC_EnableDeepPowerDown + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableDeepPowerDown(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_BITS_PROPERTY_RS, + ADC_CR_DEEPPWD); +} + +/** + * @brief Disable ADC deep power down mode. + * @note In case of ADC calibration necessary: When ADC is in deep-power-down + * state, the internal analog calibration is lost. After exiting from + * deep power down, calibration must be relaunched or calibration factor + * (preliminarily saved) must be set back into calibration register. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be ADC disabled. + * @rmtoll CR DEEPPWD LL_ADC_DisableDeepPowerDown + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS)); +} + +/** + * @brief Get the selected ADC instance deep power down state. + * @rmtoll CR DEEPPWD LL_ADC_IsDeepPowerDownEnabled + * @param ADCx ADC instance + * @retval 0: deep power down is disabled, 1: deep power down is enabled. + */ +__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL); +} + +/** + * @brief Enable ADC instance internal voltage regulator. + * @note On this STM32 serie, after ADC internal voltage regulator enable, + * a delay for ADC internal voltage regulator stabilization + * is required before performing a ADC calibration or ADC enable. + * Refer to device datasheet, parameter tADCVREG_STUP. + * Refer to literal @ref LL_ADC_DELAY_INTERNAL_REGUL_STAB_US. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be ADC disabled. + * @rmtoll CR ADVREGEN LL_ADC_EnableInternalRegulator + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_BITS_PROPERTY_RS, + ADC_CR_ADVREGEN); +} + +/** + * @brief Disable ADC internal voltage regulator. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be ADC disabled. + * @rmtoll CR ADVREGEN LL_ADC_DisableInternalRegulator + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS)); +} + +/** + * @brief Get the selected ADC instance internal voltage regulator state. + * @rmtoll CR ADVREGEN LL_ADC_IsInternalRegulatorEnabled + * @param ADCx ADC instance + * @retval 0: internal regulator is disabled, 1: internal regulator is enabled. + */ +__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable the selected ADC instance. + * @note On this STM32 serie, after ADC enable, a delay for + * ADC internal analog stabilization is required before performing a + * ADC conversion start. + * Refer to device datasheet, parameter tSTAB. + * @note On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC + * is enabled and when conversion clock is active. + * (not only core clock: this ADC has a dual clock domain) + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be ADC disabled and ADC internal voltage regulator enabled. + * @rmtoll CR ADEN LL_ADC_Enable + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_BITS_PROPERTY_RS, + ADC_CR_ADEN); +} + +/** + * @brief Disable the selected ADC instance. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be not disabled. Must be enabled without conversion on going + * on either groups regular or injected. + * @rmtoll CR ADDIS LL_ADC_Disable + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_BITS_PROPERTY_RS, + ADC_CR_ADDIS); +} + +/** + * @brief Get the selected ADC instance enable state. + * @note On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC + * is enabled and when conversion clock is active. + * (not only core clock: this ADC has a dual clock domain) + * @rmtoll CR ADEN LL_ADC_IsEnabled + * @param ADCx ADC instance + * @retval 0: ADC is disabled, 1: ADC is enabled. + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL); +} + +/** + * @brief Get the selected ADC instance disable state. + * @rmtoll CR ADDIS LL_ADC_IsDisableOngoing + * @param ADCx ADC instance + * @retval 0: no ADC disable command on going. + */ +__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL); +} + +/** + * @brief Start ADC calibration in the mode single-ended + * or differential (for devices with differential mode available). + * @note On this STM32 serie, a minimum number of ADC clock cycles + * are required between ADC end of calibration and ADC enable. + * Refer to literal @ref LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES. + * @note For devices with differential mode available: + * Calibration of offset is specific to each of + * single-ended and differential modes + * (calibration run must be performed for each of these + * differential modes, if used afterwards and if the application + * requires their calibration). + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be ADC disabled. + * @rmtoll CR ADCAL LL_ADC_StartCalibration\n + * CR ADCALDIF LL_ADC_StartCalibration + * @param ADCx ADC instance + * @param SingleDiff This parameter can be one of the following values: + * @arg @ref LL_ADC_SINGLE_ENDED + * @arg @ref LL_ADC_DIFFERENTIAL_ENDED + * @retval None + */ +__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS, + ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK)); +} + +/** + * @brief Get ADC calibration state. + * @rmtoll CR ADCAL LL_ADC_IsCalibrationOnGoing + * @param ADCx ADC instance + * @retval 0: calibration complete, 1: calibration in progress. + */ +__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Operation_ADC_Group_Regular Operation on ADC hierarchical scope: group regular + * @{ + */ + +/** + * @brief Start ADC group regular conversion. + * @note On this STM32 serie, this function is relevant for both + * internal trigger (SW start) and external trigger: + * - If ADC trigger has been set to software start, ADC conversion + * starts immediately. + * - If ADC trigger has been set to external trigger, ADC conversion + * will start at next trigger event (on the selected trigger edge) + * following the ADC start conversion command. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be enabled without conversion on going on group regular, + * without conversion stop command on going on group regular, + * without ADC disable command on going. + * @rmtoll CR ADSTART LL_ADC_REG_StartConversion + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_BITS_PROPERTY_RS, + ADC_CR_ADSTART); +} + +/** + * @brief Stop ADC group regular conversion. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be enabled with conversion on going on group regular, + * without ADC disable command on going. + * @rmtoll CR ADSTP LL_ADC_REG_StopConversion + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_BITS_PROPERTY_RS, + ADC_CR_ADSTP); +} + +/** + * @brief Get ADC group regular conversion state. + * @rmtoll CR ADSTART LL_ADC_REG_IsConversionOngoing + * @param ADCx ADC instance + * @retval 0: no conversion is on going on ADC group regular. + */ +__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL); +} + +/** + * @brief Get ADC group regular command of conversion stop state + * @rmtoll CR ADSTP LL_ADC_REG_IsStopConversionOngoing + * @param ADCx ADC instance + * @retval 0: no command of conversion stop is on going on ADC group regular. + */ +__STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP)) ? 1UL : 0UL); +} + +/** + * @brief Get ADC group regular conversion data, range fit for + * all ADC configurations: all ADC resolutions and + * all oversampling increased data width (for devices + * with feature oversampling). + * @rmtoll DR RDATA LL_ADC_REG_ReadConversionData32 + * @param ADCx ADC instance + * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(ADC_TypeDef *ADCx) +{ + return (uint32_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA)); +} + +/** + * @brief Get ADC group regular conversion data, range fit for + * ADC resolution 12 bits. + * @note For devices with feature oversampling: Oversampling + * can increase data width, function for extended range + * may be needed: @ref LL_ADC_REG_ReadConversionData32. + * @rmtoll DR RDATA LL_ADC_REG_ReadConversionData12 + * @param ADCx ADC instance + * @retval Value between Min_Data=0x000 and Max_Data=0xFFF + */ +__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx) +{ + return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA)); +} + +/** + * @brief Get ADC group regular conversion data, range fit for + * ADC resolution 10 bits. + * @note For devices with feature oversampling: Oversampling + * can increase data width, function for extended range + * may be needed: @ref LL_ADC_REG_ReadConversionData32. + * @rmtoll DR RDATA LL_ADC_REG_ReadConversionData10 + * @param ADCx ADC instance + * @retval Value between Min_Data=0x000 and Max_Data=0x3FF + */ +__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(ADC_TypeDef *ADCx) +{ + return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA)); +} + +/** + * @brief Get ADC group regular conversion data, range fit for + * ADC resolution 8 bits. + * @note For devices with feature oversampling: Oversampling + * can increase data width, function for extended range + * may be needed: @ref LL_ADC_REG_ReadConversionData32. + * @rmtoll DR RDATA LL_ADC_REG_ReadConversionData8 + * @param ADCx ADC instance + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx) +{ + return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA)); +} + +/** + * @brief Get ADC group regular conversion data, range fit for + * ADC resolution 6 bits. + * @note For devices with feature oversampling: Oversampling + * can increase data width, function for extended range + * may be needed: @ref LL_ADC_REG_ReadConversionData32. + * @rmtoll DR RDATA LL_ADC_REG_ReadConversionData6 + * @param ADCx ADC instance + * @retval Value between Min_Data=0x00 and Max_Data=0x3F + */ +__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx) +{ + return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA)); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_Operation_ADC_Group_Injected Operation on ADC hierarchical scope: group injected + * @{ + */ + +/** + * @brief Start ADC group injected conversion. + * @note On this STM32 serie, this function is relevant for both + * internal trigger (SW start) and external trigger: + * - If ADC trigger has been set to software start, ADC conversion + * starts immediately. + * - If ADC trigger has been set to external trigger, ADC conversion + * will start at next trigger event (on the selected trigger edge) + * following the ADC start conversion command. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be enabled without conversion on going on group injected, + * without conversion stop command on going on group injected, + * without ADC disable command on going. + * @rmtoll CR JADSTART LL_ADC_INJ_StartConversion + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_INJ_StartConversion(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_BITS_PROPERTY_RS, + ADC_CR_JADSTART); +} + +/** + * @brief Stop ADC group injected conversion. + * @note On this STM32 serie, setting of this feature is conditioned to + * ADC state: + * ADC must be enabled with conversion on going on group injected, + * without ADC disable command on going. + * @rmtoll CR JADSTP LL_ADC_INJ_StopConversion + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx) +{ + /* Note: Write register with some additional bits forced to state reset */ + /* instead of modifying only the selected bit for this function, */ + /* to not interfere with bits with HW property "rs". */ + MODIFY_REG(ADCx->CR, + ADC_CR_BITS_PROPERTY_RS, + ADC_CR_JADSTP); +} + +/** + * @brief Get ADC group injected conversion state. + * @rmtoll CR JADSTART LL_ADC_INJ_IsConversionOngoing + * @param ADCx ADC instance + * @retval 0: no conversion is on going on ADC group injected. + */ +__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL); +} + +/** + * @brief Get ADC group injected command of conversion stop state + * @rmtoll CR JADSTP LL_ADC_INJ_IsStopConversionOngoing + * @param ADCx ADC instance + * @retval 0: no command of conversion stop is on going on ADC group injected. + */ +__STATIC_INLINE uint32_t LL_ADC_INJ_IsStopConversionOngoing(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->CR, ADC_CR_JADSTP) == (ADC_CR_JADSTP)) ? 1UL : 0UL); +} + +/** + * @brief Get ADC group injected conversion data, range fit for + * all ADC configurations: all ADC resolutions and + * all oversampling increased data width (for devices + * with feature oversampling). + * @rmtoll JDR1 JDATA LL_ADC_INJ_ReadConversionData32\n + * JDR2 JDATA LL_ADC_INJ_ReadConversionData32\n + * JDR3 JDATA LL_ADC_INJ_ReadConversionData32\n + * JDR4 JDATA LL_ADC_INJ_ReadConversionData32 + * @param ADCx ADC instance + * @param Rank This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_RANK_1 + * @arg @ref LL_ADC_INJ_RANK_2 + * @arg @ref LL_ADC_INJ_RANK_3 + * @arg @ref LL_ADC_INJ_RANK_4 + * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_ADC_INJ_ReadConversionData32(ADC_TypeDef *ADCx, uint32_t Rank) +{ + register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOFFSET_MASK) >> ADC_JDRX_REGOFFSET_POS)); + + return (uint32_t)(READ_BIT(*preg, + ADC_JDR1_JDATA) + ); +} + +/** + * @brief Get ADC group injected conversion data, range fit for + * ADC resolution 12 bits. + * @note For devices with feature oversampling: Oversampling + * can increase data width, function for extended range + * may be needed: @ref LL_ADC_INJ_ReadConversionData32. + * @rmtoll JDR1 JDATA LL_ADC_INJ_ReadConversionData12\n + * JDR2 JDATA LL_ADC_INJ_ReadConversionData12\n + * JDR3 JDATA LL_ADC_INJ_ReadConversionData12\n + * JDR4 JDATA LL_ADC_INJ_ReadConversionData12 + * @param ADCx ADC instance + * @param Rank This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_RANK_1 + * @arg @ref LL_ADC_INJ_RANK_2 + * @arg @ref LL_ADC_INJ_RANK_3 + * @arg @ref LL_ADC_INJ_RANK_4 + * @retval Value between Min_Data=0x000 and Max_Data=0xFFF + */ +__STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData12(ADC_TypeDef *ADCx, uint32_t Rank) +{ + register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOFFSET_MASK) >> ADC_JDRX_REGOFFSET_POS)); + + return (uint16_t)(READ_BIT(*preg, + ADC_JDR1_JDATA) + ); +} + +/** + * @brief Get ADC group injected conversion data, range fit for + * ADC resolution 10 bits. + * @note For devices with feature oversampling: Oversampling + * can increase data width, function for extended range + * may be needed: @ref LL_ADC_INJ_ReadConversionData32. + * @rmtoll JDR1 JDATA LL_ADC_INJ_ReadConversionData10\n + * JDR2 JDATA LL_ADC_INJ_ReadConversionData10\n + * JDR3 JDATA LL_ADC_INJ_ReadConversionData10\n + * JDR4 JDATA LL_ADC_INJ_ReadConversionData10 + * @param ADCx ADC instance + * @param Rank This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_RANK_1 + * @arg @ref LL_ADC_INJ_RANK_2 + * @arg @ref LL_ADC_INJ_RANK_3 + * @arg @ref LL_ADC_INJ_RANK_4 + * @retval Value between Min_Data=0x000 and Max_Data=0x3FF + */ +__STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData10(ADC_TypeDef *ADCx, uint32_t Rank) +{ + register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOFFSET_MASK) >> ADC_JDRX_REGOFFSET_POS)); + + return (uint16_t)(READ_BIT(*preg, + ADC_JDR1_JDATA) + ); +} + +/** + * @brief Get ADC group injected conversion data, range fit for + * ADC resolution 8 bits. + * @note For devices with feature oversampling: Oversampling + * can increase data width, function for extended range + * may be needed: @ref LL_ADC_INJ_ReadConversionData32. + * @rmtoll JDR1 JDATA LL_ADC_INJ_ReadConversionData8\n + * JDR2 JDATA LL_ADC_INJ_ReadConversionData8\n + * JDR3 JDATA LL_ADC_INJ_ReadConversionData8\n + * JDR4 JDATA LL_ADC_INJ_ReadConversionData8 + * @param ADCx ADC instance + * @param Rank This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_RANK_1 + * @arg @ref LL_ADC_INJ_RANK_2 + * @arg @ref LL_ADC_INJ_RANK_3 + * @arg @ref LL_ADC_INJ_RANK_4 + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData8(ADC_TypeDef *ADCx, uint32_t Rank) +{ + register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOFFSET_MASK) >> ADC_JDRX_REGOFFSET_POS)); + + return (uint8_t)(READ_BIT(*preg, + ADC_JDR1_JDATA) + ); +} + +/** + * @brief Get ADC group injected conversion data, range fit for + * ADC resolution 6 bits. + * @note For devices with feature oversampling: Oversampling + * can increase data width, function for extended range + * may be needed: @ref LL_ADC_INJ_ReadConversionData32. + * @rmtoll JDR1 JDATA LL_ADC_INJ_ReadConversionData6\n + * JDR2 JDATA LL_ADC_INJ_ReadConversionData6\n + * JDR3 JDATA LL_ADC_INJ_ReadConversionData6\n + * JDR4 JDATA LL_ADC_INJ_ReadConversionData6 + * @param ADCx ADC instance + * @param Rank This parameter can be one of the following values: + * @arg @ref LL_ADC_INJ_RANK_1 + * @arg @ref LL_ADC_INJ_RANK_2 + * @arg @ref LL_ADC_INJ_RANK_3 + * @arg @ref LL_ADC_INJ_RANK_4 + * @retval Value between Min_Data=0x00 and Max_Data=0x3F + */ +__STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData6(ADC_TypeDef *ADCx, uint32_t Rank) +{ + register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, ((Rank & ADC_INJ_JDRX_REGOFFSET_MASK) >> ADC_JDRX_REGOFFSET_POS)); + + return (uint8_t)(READ_BIT(*preg, + ADC_JDR1_JDATA) + ); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_FLAG_Management ADC flag management + * @{ + */ + +/** + * @brief Get flag ADC ready. + * @note On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC + * is enabled and when conversion clock is active. + * (not only core clock: this ADC has a dual clock domain) + * @rmtoll ISR ADRDY LL_ADC_IsActiveFlag_ADRDY + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC group regular end of unitary conversion. + * @rmtoll ISR EOC LL_ADC_IsActiveFlag_EOC + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC group regular end of sequence conversions. + * @rmtoll ISR EOS LL_ADC_IsActiveFlag_EOS + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOS) == (LL_ADC_FLAG_EOS)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC group regular overrun. + * @rmtoll ISR OVR LL_ADC_IsActiveFlag_OVR + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC group regular end of sampling phase. + * @rmtoll ISR EOSMP LL_ADC_IsActiveFlag_EOSMP + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOSMP(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_EOSMP) == (LL_ADC_FLAG_EOSMP)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC group injected end of unitary conversion. + * @rmtoll ISR JEOC LL_ADC_IsActiveFlag_JEOC + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOC(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JEOC) == (LL_ADC_FLAG_JEOC)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC group injected end of sequence conversions. + * @rmtoll ISR JEOS LL_ADC_IsActiveFlag_JEOS + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOS(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC group injected contexts queue overflow. + * @rmtoll ISR JQOVF LL_ADC_IsActiveFlag_JQOVF + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JQOVF(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_JQOVF) == (LL_ADC_FLAG_JQOVF)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC analog watchdog 1 flag + * @rmtoll ISR AWD1 LL_ADC_IsActiveFlag_AWD1 + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC analog watchdog 2. + * @rmtoll ISR AWD2 LL_ADC_IsActiveFlag_AWD2 + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD2(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD2) == (LL_ADC_FLAG_AWD2)) ? 1UL : 0UL); +} + +/** + * @brief Get flag ADC analog watchdog 3. + * @rmtoll ISR AWD3 LL_ADC_IsActiveFlag_AWD3 + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD3(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_AWD3) == (LL_ADC_FLAG_AWD3)) ? 1UL : 0UL); +} + +/** + * @brief Clear flag ADC ready. + * @note On this STM32 serie, flag LL_ADC_FLAG_ADRDY is raised when the ADC + * is enabled and when conversion clock is active. + * (not only core clock: this ADC has a dual clock domain) + * @rmtoll ISR ADRDY LL_ADC_ClearFlag_ADRDY + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_ADRDY); +} + +/** + * @brief Clear flag ADC group regular end of unitary conversion. + * @rmtoll ISR EOC LL_ADC_ClearFlag_EOC + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC); +} + +/** + * @brief Clear flag ADC group regular end of sequence conversions. + * @rmtoll ISR EOS LL_ADC_ClearFlag_EOS + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS); +} + +/** + * @brief Clear flag ADC group regular overrun. + * @rmtoll ISR OVR LL_ADC_ClearFlag_OVR + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_OVR); +} + +/** + * @brief Clear flag ADC group regular end of sampling phase. + * @rmtoll ISR EOSMP LL_ADC_ClearFlag_EOSMP + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_EOSMP(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOSMP); +} + +/** + * @brief Clear flag ADC group injected end of unitary conversion. + * @rmtoll ISR JEOC LL_ADC_ClearFlag_JEOC + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_JEOC(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOC); +} + +/** + * @brief Clear flag ADC group injected end of sequence conversions. + * @rmtoll ISR JEOS LL_ADC_ClearFlag_JEOS + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_JEOS(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JEOS); +} + +/** + * @brief Clear flag ADC group injected contexts queue overflow. + * @rmtoll ISR JQOVF LL_ADC_ClearFlag_JQOVF + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_JQOVF(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_JQOVF); +} + +/** + * @brief Clear flag ADC analog watchdog 1. + * @rmtoll ISR AWD1 LL_ADC_ClearFlag_AWD1 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1); +} + +/** + * @brief Clear flag ADC analog watchdog 2. + * @rmtoll ISR AWD2 LL_ADC_ClearFlag_AWD2 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2); +} + +/** + * @brief Clear flag ADC analog watchdog 3. + * @rmtoll ISR AWD3 LL_ADC_ClearFlag_AWD3 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx) +{ + WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3); +} + +/** + * @} + */ + +/** @defgroup ADC_LL_EF_IT_Management ADC IT management + * @{ + */ + +/** + * @brief Enable ADC ready. + * @rmtoll IER ADRDYIE LL_ADC_EnableIT_ADRDY + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_ADRDY(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_ADRDY); +} + +/** + * @brief Enable interruption ADC group regular end of unitary conversion. + * @rmtoll IER EOCIE LL_ADC_EnableIT_EOC + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_EOC); +} + +/** + * @brief Enable interruption ADC group regular end of sequence conversions. + * @rmtoll IER EOSIE LL_ADC_EnableIT_EOS + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_EOS(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_EOS); +} + +/** + * @brief Enable ADC group regular interruption overrun. + * @rmtoll IER OVRIE LL_ADC_EnableIT_OVR + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_OVR(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_OVR); +} + +/** + * @brief Enable interruption ADC group regular end of sampling. + * @rmtoll IER EOSMPIE LL_ADC_EnableIT_EOSMP + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_EOSMP(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_EOSMP); +} + +/** + * @brief Enable interruption ADC group injected end of unitary conversion. + * @rmtoll IER JEOCIE LL_ADC_EnableIT_JEOC + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_JEOC(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_JEOC); +} + +/** + * @brief Enable interruption ADC group injected end of sequence conversions. + * @rmtoll IER JEOSIE LL_ADC_EnableIT_JEOS + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_JEOS(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_JEOS); +} + +/** + * @brief Enable interruption ADC group injected context queue overflow. + * @rmtoll IER JQOVFIE LL_ADC_EnableIT_JQOVF + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_JQOVF(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_JQOVF); +} + +/** + * @brief Enable interruption ADC analog watchdog 1. + * @rmtoll IER AWD1IE LL_ADC_EnableIT_AWD1 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_AWD1); +} + +/** + * @brief Enable interruption ADC analog watchdog 2. + * @rmtoll IER AWD2IE LL_ADC_EnableIT_AWD2 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_AWD2); +} + +/** + * @brief Enable interruption ADC analog watchdog 3. + * @rmtoll IER AWD3IE LL_ADC_EnableIT_AWD3 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx) +{ + SET_BIT(ADCx->IER, LL_ADC_IT_AWD3); +} + +/** + * @brief Disable interruption ADC ready. + * @rmtoll IER ADRDYIE LL_ADC_DisableIT_ADRDY + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_ADRDY(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_ADRDY); +} + +/** + * @brief Disable interruption ADC group regular end of unitary conversion. + * @rmtoll IER EOCIE LL_ADC_DisableIT_EOC + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC); +} + +/** + * @brief Disable interruption ADC group regular end of sequence conversions. + * @rmtoll IER EOSIE LL_ADC_DisableIT_EOS + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS); +} + +/** + * @brief Disable interruption ADC group regular overrun. + * @rmtoll IER OVRIE LL_ADC_DisableIT_OVR + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_OVR(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_OVR); +} + +/** + * @brief Disable interruption ADC group regular end of sampling. + * @rmtoll IER EOSMPIE LL_ADC_DisableIT_EOSMP + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_EOSMP(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOSMP); +} + +/** + * @brief Disable interruption ADC group regular end of unitary conversion. + * @rmtoll IER JEOCIE LL_ADC_DisableIT_JEOC + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_JEOC(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOC); +} + +/** + * @brief Disable interruption ADC group injected end of sequence conversions. + * @rmtoll IER JEOSIE LL_ADC_DisableIT_JEOS + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_JEOS(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_JEOS); +} + +/** + * @brief Disable interruption ADC group injected context queue overflow. + * @rmtoll IER JQOVFIE LL_ADC_DisableIT_JQOVF + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_JQOVF(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_JQOVF); +} + +/** + * @brief Disable interruption ADC analog watchdog 1. + * @rmtoll IER AWD1IE LL_ADC_DisableIT_AWD1 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1); +} + +/** + * @brief Disable interruption ADC analog watchdog 2. + * @rmtoll IER AWD2IE LL_ADC_DisableIT_AWD2 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2); +} + +/** + * @brief Disable interruption ADC analog watchdog 3. + * @rmtoll IER AWD3IE LL_ADC_DisableIT_AWD3 + * @param ADCx ADC instance + * @retval None + */ +__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx) +{ + CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3); +} + +/** + * @brief Get state of interruption ADC ready + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER ADRDYIE LL_ADC_IsEnabledIT_ADRDY + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_ADRDY(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_ADRDY) == (LL_ADC_IT_ADRDY)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC group regular end of unitary conversion + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER EOCIE LL_ADC_IsEnabledIT_EOC + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOC(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_EOC) == (LL_ADC_IT_EOC)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC group regular end of sequence conversions + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER EOSIE LL_ADC_IsEnabledIT_EOS + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOS(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_EOS) == (LL_ADC_IT_EOS)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC group regular overrun + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER OVRIE LL_ADC_IsEnabledIT_OVR + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_OVR(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_OVR) == (LL_ADC_IT_OVR)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC group regular end of sampling + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER EOSMPIE LL_ADC_IsEnabledIT_EOSMP + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOSMP(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_EOSMP) == (LL_ADC_IT_EOSMP)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC group injected end of unitary conversion + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER JEOCIE LL_ADC_IsEnabledIT_JEOC + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_JEOC(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_JEOC) == (LL_ADC_IT_JEOC)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC group injected end of sequence conversions + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER JEOSIE LL_ADC_IsEnabledIT_JEOS + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_JEOS(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_JEOS) == (LL_ADC_IT_JEOS)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC group injected context queue overflow interrupt state + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER JQOVFIE LL_ADC_IsEnabledIT_JQOVF + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_JQOVF(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_JQOVF) == (LL_ADC_IT_JQOVF)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption ADC analog watchdog 1 + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER AWD1IE LL_ADC_IsEnabledIT_AWD1 + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD1(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption Get ADC analog watchdog 2 + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER AWD2IE LL_ADC_IsEnabledIT_AWD2 + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD2(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_AWD2) == (LL_ADC_IT_AWD2)) ? 1UL : 0UL); +} + +/** + * @brief Get state of interruption Get ADC analog watchdog 3 + * (0: interrupt disabled, 1: interrupt enabled). + * @rmtoll IER AWD3IE LL_ADC_IsEnabledIT_AWD3 + * @param ADCx ADC instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD3(ADC_TypeDef *ADCx) +{ + return ((READ_BIT(ADCx->IER, LL_ADC_IT_AWD3) == (LL_ADC_IT_AWD3)) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup ADC_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +/* Initialization of some features of ADC common parameters and multimode */ +ErrorStatus LL_ADC_CommonDeInit(ADC_Common_TypeDef *ADCxy_COMMON); +ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct); +void LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct); + +/* De-initialization of ADC instance, ADC group regular and ADC group injected */ +/* (availability of ADC group injected depends on STM32 families) */ +ErrorStatus LL_ADC_DeInit(ADC_TypeDef *ADCx); + +/* Initialization of some features of ADC instance */ +ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct); +void LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct); + +/* Initialization of some features of ADC instance and ADC group regular */ +ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct); +void LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct); + +/* Initialization of some features of ADC instance and ADC group injected */ +ErrorStatus LL_ADC_INJ_Init(ADC_TypeDef *ADCx, LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct); +void LL_ADC_INJ_StructInit(LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* ADC1 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_ADC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h new file mode 100644 index 0000000..825c83e --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_bus.h @@ -0,0 +1,2260 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_bus.h + * @author MCD Application Team + * @brief Header file of BUS LL module. + + @verbatim + ##### RCC Limitations ##### + ============================================================================== + [..] + A delay between an RCC peripheral clock enable and the effective peripheral + enabling should be taken into account in order to manage the peripheral read/write + from/to registers. + (+) This delay depends on the peripheral mapping. + (++) AHB & APB peripherals, 1 dummy read is necessary + + [..] + Workarounds: + (#) For AHB & APB peripherals, a dummy read to the peripheral register has been + inserted in each LL_{BUS}_GRP{x}_EnableClock() function. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_BUS_H +#define STM32WBxx_LL_BUS_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(RCC) + +/** @defgroup BUS_LL BUS + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup BUS_LL_Exported_Constants BUS Exported Constants + * @{ + */ + +/** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH AHB1 GRP1 PERIPH + * @{ + */ +#define LL_AHB1_GRP1_PERIPH_ALL (0xFFFFFFFFU) + +#define LL_AHB1_GRP1_PERIPH_DMA1 RCC_AHB1ENR_DMA1EN +#if defined(DMA2) +#define LL_AHB1_GRP1_PERIPH_DMA2 RCC_AHB1ENR_DMA2EN +#endif +#define LL_AHB1_GRP1_PERIPH_DMAMUX1 RCC_AHB1ENR_DMAMUX1EN +#define LL_AHB1_GRP1_PERIPH_SRAM1 RCC_AHB1SMENR_SRAM1SMEN +#define LL_AHB1_GRP1_PERIPH_CRC RCC_AHB1ENR_CRCEN +#define LL_AHB1_GRP1_PERIPH_TSC RCC_AHB1ENR_TSCEN +/** + * @} + */ + +/** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH AHB2 GRP1 PERIPH + * @{ + */ +#define LL_AHB2_GRP1_PERIPH_ALL (0xFFFFFFFFU) + +#define LL_AHB2_GRP1_PERIPH_GPIOA RCC_AHB2ENR_GPIOAEN +#define LL_AHB2_GRP1_PERIPH_GPIOB RCC_AHB2ENR_GPIOBEN +#define LL_AHB2_GRP1_PERIPH_GPIOC RCC_AHB2ENR_GPIOCEN +#if defined(GPIOD) +#define LL_AHB2_GRP1_PERIPH_GPIOD RCC_AHB2ENR_GPIODEN +#endif +#define LL_AHB2_GRP1_PERIPH_GPIOE RCC_AHB2ENR_GPIOEEN +#define LL_AHB2_GRP1_PERIPH_GPIOH RCC_AHB2ENR_GPIOHEN +#define LL_AHB2_GRP1_PERIPH_ADC RCC_AHB2ENR_ADCEN +#if defined(AES1) +#define LL_AHB2_GRP1_PERIPH_AES1 RCC_AHB2ENR_AES1EN +#endif +/** + * @} + */ + +/** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH AHB3 GRP1 PERIPH + * @{ + */ +#define LL_AHB3_GRP1_PERIPH_ALL (0xFFFFFFFFU) +#if defined(QUADSPI) +#define LL_AHB3_GRP1_PERIPH_QUADSPI RCC_AHB3ENR_QUADSPIEN +#endif +#define LL_AHB3_GRP1_PERIPH_PKA RCC_AHB3ENR_PKAEN +#define LL_AHB3_GRP1_PERIPH_AES2 RCC_AHB3ENR_AES2EN +#define LL_AHB3_GRP1_PERIPH_RNG RCC_AHB3ENR_RNGEN +#define LL_AHB3_GRP1_PERIPH_HSEM RCC_AHB3ENR_HSEMEN +#define LL_AHB3_GRP1_PERIPH_IPCC RCC_AHB3ENR_IPCCEN +#define LL_AHB3_GRP1_PERIPH_SRAM2 RCC_AHB3SMENR_SRAM2SMEN +#define LL_AHB3_GRP1_PERIPH_FLASH RCC_AHB3ENR_FLASHEN +/** + * @} + */ + +/** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH APB1 GRP1 PERIPH + * @{ + */ +#define LL_APB1_GRP1_PERIPH_ALL (0xFFFFFFFFU) +#define LL_APB1_GRP1_PERIPH_TIM2 RCC_APB1ENR1_TIM2EN +#if defined(LCD) +#define LL_APB1_GRP1_PERIPH_LCD RCC_APB1ENR1_LCDEN +#endif +#define LL_APB1_GRP1_PERIPH_RTCAPB RCC_APB1ENR1_RTCAPBEN +#define LL_APB1_GRP1_PERIPH_WWDG RCC_APB1ENR1_WWDGEN +#if defined(SPI2) +#define LL_APB1_GRP1_PERIPH_SPI2 RCC_APB1ENR1_SPI2EN +#endif +#define LL_APB1_GRP1_PERIPH_I2C1 RCC_APB1ENR1_I2C1EN +#if defined(I2C3) +#define LL_APB1_GRP1_PERIPH_I2C3 RCC_APB1ENR1_I2C3EN +#endif +#if defined(CRS) +#define LL_APB1_GRP1_PERIPH_CRS RCC_APB1ENR1_CRSEN +#endif +#if defined(USB) +#define LL_APB1_GRP1_PERIPH_USB RCC_APB1ENR1_USBEN +#endif +#define LL_APB1_GRP1_PERIPH_LPTIM1 RCC_APB1ENR1_LPTIM1EN +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH APB1 GRP2 PERIPH + * @{ + */ +#define LL_APB1_GRP2_PERIPH_ALL (0xFFFFFFFFU) + +#if defined(LPUART1) +#define LL_APB1_GRP2_PERIPH_LPUART1 RCC_APB1ENR2_LPUART1EN +#endif +#define LL_APB1_GRP2_PERIPH_LPTIM2 RCC_APB1ENR2_LPTIM2EN +/** + * @} + */ + +/** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH APB2 GRP1 PERIPH + * @{ + */ +#define LL_APB2_GRP1_PERIPH_ALL (0xFFFFFFFFU) + +#define LL_APB2_GRP1_PERIPH_TIM1 RCC_APB2ENR_TIM1EN +#define LL_APB2_GRP1_PERIPH_SPI1 RCC_APB2ENR_SPI1EN +#define LL_APB2_GRP1_PERIPH_USART1 RCC_APB2ENR_USART1EN +#define LL_APB2_GRP1_PERIPH_TIM16 RCC_APB2ENR_TIM16EN +#define LL_APB2_GRP1_PERIPH_TIM17 RCC_APB2ENR_TIM17EN +#if defined(SAI1) +#define LL_APB2_GRP1_PERIPH_SAI1 RCC_APB2ENR_SAI1EN +#endif +/** + * @} + */ + +/** @defgroup BUS_LL_EC_APB3_GRP1_PERIPH APB3 GRP1 PERIPH + * @{ + */ +#define LL_APB3_GRP1_PERIPH_ALL (0xFFFFFFFFU) +#define LL_APB3_GRP1_PERIPH_RF RCC_APB3RSTR_RFRST +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_C2_AHB1_GRP1_PERIPH C2 AHB1 GRP1 PERIPH + * @{ + */ +#define LL_C2_AHB1_GRP1_PERIPH_DMA1 RCC_C2AHB1ENR_DMA1EN +#if defined(DMA2) +#define LL_C2_AHB1_GRP1_PERIPH_DMA2 RCC_C2AHB1ENR_DMA2EN +#endif +#define LL_C2_AHB1_GRP1_PERIPH_DMAMUX1 RCC_C2AHB1ENR_DMAMUX1EN +#define LL_C2_AHB1_GRP1_PERIPH_SRAM1 RCC_C2AHB1ENR_SRAM1EN +#define LL_C2_AHB1_GRP1_PERIPH_CRC RCC_C2AHB1ENR_CRCEN +#define LL_C2_AHB1_GRP1_PERIPH_TSC RCC_C2AHB1ENR_TSCEN +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_C2_AHB2_GRP1_PERIPH C2 AHB2 GRP1 PERIPH + * @{ + */ +#define LL_C2_AHB2_GRP1_PERIPH_GPIOA RCC_C2AHB2ENR_GPIOAEN +#define LL_C2_AHB2_GRP1_PERIPH_GPIOB RCC_C2AHB2ENR_GPIOBEN +#define LL_C2_AHB2_GRP1_PERIPH_GPIOC RCC_C2AHB2ENR_GPIOCEN +#if defined(GPIOD) +#define LL_C2_AHB2_GRP1_PERIPH_GPIOD RCC_C2AHB2ENR_GPIODEN +#endif +#define LL_C2_AHB2_GRP1_PERIPH_GPIOE RCC_C2AHB2ENR_GPIOEEN +#define LL_C2_AHB2_GRP1_PERIPH_GPIOH RCC_C2AHB2ENR_GPIOHEN +#define LL_C2_AHB2_GRP1_PERIPH_ADC RCC_C2AHB2ENR_ADCEN +#if defined(AES1) +#define LL_C2_AHB2_GRP1_PERIPH_AES1 RCC_C2AHB2ENR_AES1EN +#endif +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_C2_AHB3_GRP1_PERIPH C2 AHB3 GRP1 PERIPH + * @{ + */ +#define LL_C2_AHB3_GRP1_PERIPH_PKA RCC_C2AHB3ENR_PKAEN +#define LL_C2_AHB3_GRP1_PERIPH_AES2 RCC_C2AHB3ENR_AES2EN +#define LL_C2_AHB3_GRP1_PERIPH_RNG RCC_C2AHB3ENR_RNGEN +#define LL_C2_AHB3_GRP1_PERIPH_HSEM RCC_C2AHB3ENR_HSEMEN +#define LL_C2_AHB3_GRP1_PERIPH_IPCC RCC_C2AHB3ENR_IPCCEN +#define LL_C2_AHB3_GRP1_PERIPH_FLASH RCC_C2AHB3ENR_FLASHEN +#define LL_C2_AHB3_GRP1_PERIPH_SRAM2 RCC_C2AHB3SMENR_SRAM2SMEN +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_C2_APB1_GRP1_PERIPH C2 APB1 GRP1 PERIPH + * @{ + */ +#define LL_C2_APB1_GRP1_PERIPH_TIM2 RCC_C2APB1ENR1_TIM2EN +#if defined(LCD) +#define LL_C2_APB1_GRP1_PERIPH_LCD RCC_C2APB1ENR1_LCDEN +#endif +#define LL_C2_APB1_GRP1_PERIPH_RTCAPB RCC_C2APB1ENR1_RTCAPBEN +#if defined(SPI2) +#define LL_C2_APB1_GRP1_PERIPH_SPI2 RCC_C2APB1ENR1_SPI2EN +#endif +#define LL_C2_APB1_GRP1_PERIPH_I2C1 RCC_C2APB1ENR1_I2C1EN +#if defined(I2C3) +#define LL_C2_APB1_GRP1_PERIPH_I2C3 RCC_C2APB1ENR1_I2C3EN +#define LL_C2_APB1_GRP1_PERIPH_CRS RCC_C2APB1ENR1_CRSEN +#define LL_C2_APB1_GRP1_PERIPH_USB RCC_C2APB1ENR1_USBEN +#endif +#define LL_C2_APB1_GRP1_PERIPH_LPTIM1 RCC_C2APB1ENR1_LPTIM1EN +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_C2_APB1_GRP2_PERIPH C2 APB1 GRP2 PERIPH + * @{ + */ +#if defined(LPUART1) +#define LL_C2_APB1_GRP2_PERIPH_LPUART1 RCC_C2APB1ENR2_LPUART1EN +#endif +#define LL_C2_APB1_GRP2_PERIPH_LPTIM2 RCC_C2APB1ENR2_LPTIM2EN +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_C2_APB2_GRP1_PERIPH C2 APB2 GRP1 PERIPH + * @{ + */ +#define LL_C2_APB2_GRP1_PERIPH_TIM1 RCC_C2APB2ENR_TIM1EN +#define LL_C2_APB2_GRP1_PERIPH_SPI1 RCC_C2APB2ENR_SPI1EN +#define LL_C2_APB2_GRP1_PERIPH_USART1 RCC_C2APB2ENR_USART1EN +#define LL_C2_APB2_GRP1_PERIPH_TIM16 RCC_C2APB2ENR_TIM16EN +#define LL_C2_APB2_GRP1_PERIPH_TIM17 RCC_C2APB2ENR_TIM17EN +#if defined(SAI1) +#define LL_C2_APB2_GRP1_PERIPH_SAI1 RCC_C2APB2ENR_SAI1EN +#endif +/** + * @} + */ + + +/** @defgroup BUS_LL_EC_C2_APB3_GRP1_PERIPH C2 APB3 GRP1 PERIPH + * @{ + */ +#define LL_C2_APB3_GRP1_PERIPH_BLE RCC_C2APB3ENR_BLEEN +#define LL_C2_APB3_GRP1_PERIPH_802 RCC_C2APB3ENR_802EN +/** + * @} + */ + + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup BUS_LL_Exported_Functions BUS Exported Functions + * @{ + */ + +/** @defgroup BUS_LL_EF_AHB1 AHB1 + * @{ + */ + +/** + * @brief Enable AHB1 peripherals clock. + * @rmtoll AHB1ENR DMA1EN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR DMA2EN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR DMAMUX1EN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR CRCEN LL_AHB1_GRP1_EnableClock\n + * AHB1ENR TSCEN LL_AHB1_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_TSC + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB1ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB1ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if AHB1 peripheral clock is enabled or not + * @rmtoll AHB1ENR DMA1EN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR DMA2EN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR DMAMUX1EN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR CRCEN LL_AHB1_GRP1_IsEnabledClock\n + * AHB1ENR TSCEN LL_AHB1_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_TSC + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->AHB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Disable AHB1 peripherals clock. + * @rmtoll AHB1ENR DMA1EN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR DMA2EN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR DMAMUX1EN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR CRCEN LL_AHB1_GRP1_DisableClock\n + * AHB1ENR TSCEN LL_AHB1_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_TSC + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB1ENR, Periphs); +} + +/** + * @brief Force AHB1 peripherals reset. + * @rmtoll AHB1RSTR DMA1RST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR DMA2RST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR DMAMUX1RST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR CRCRST LL_AHB1_GRP1_ForceReset\n + * AHB1RSTR TSCRST LL_AHB1_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_ALL + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_TSC + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->AHB1RSTR, Periphs); +} + +/** + * @brief Release AHB1 peripherals reset. + * @rmtoll AHB1RSTR DMA1RST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR DMA2RST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR DMAMUX1RST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR CRCRST LL_AHB1_GRP1_ReleaseReset\n + * AHB1RSTR TSCRST LL_AHB1_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_ALL + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_TSC + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB1RSTR, Periphs); +} + +/** + * @brief Enable AHB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB1SMENR DMA1SMEN LL_AHB1_GRP1_EnableClockSleep\n + * AHB1SMENR DMA2SMEN LL_AHB1_GRP1_EnableClockSleep\n + * AHB1SMENR DMAMUX1SMEN LL_AHB1_GRP1_EnableClockSleep\n + * AHB1SMENR SRAM1SMEN LL_AHB1_GRP1_EnableClockSleep\n + * AHB1SMENR CRCSMEN LL_AHB1_GRP1_EnableClockSleep\n + * AHB1SMENR TSCSMEN LL_AHB1_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 + * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1 + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_TSC + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB1SMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable AHB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB1SMENR DMA1SMEN LL_AHB1_GRP1_DisableClockSleep\n + * AHB1SMENR DMA2SMEN LL_AHB1_GRP1_DisableClockSleep\n + * AHB1SMENR DMAMUX1SMEN LL_AHB1_GRP1_DisableClockSleep\n + * AHB1SMENR SRAM1SMEN LL_AHB1_GRP1_DisableClockSleep\n + * AHB1SMENR CRCSMEN LL_AHB1_GRP1_DisableClockSleep\n + * AHB1SMENR TSCSMEN LL_AHB1_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1 + * @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1 + * @arg @ref LL_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_AHB1_GRP1_PERIPH_TSC + * @retval None +*/ +__STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB1SMENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_AHB2 AHB2 + * @{ + */ + +/** + * @brief Enable AHB2 peripherals clock. + * @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR GPIOBEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR GPIOCEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR GPIODEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR GPIOEEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR GPIOHEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR ADCEN LL_AHB2_GRP1_EnableClock\n + * AHB2ENR AES1EN LL_AHB2_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_AHB2_GRP1_PERIPH_AES1 + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB2ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB2ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if AHB2 peripheral clock is enabled or not + * @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR GPIOBEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR GPIOCEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR GPIODEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR GPIOEEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR GPIOHEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR ADCEN LL_AHB2_GRP1_IsEnabledClock\n + * AHB2ENR AES1EN LL_AHB2_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_AHB2_GRP1_PERIPH_AES1 + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->AHB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Disable AHB2 peripherals clock. + * @rmtoll AHB2ENR GPIOAEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR GPIOBEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR GPIOCEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR GPIODEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR GPIOEEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR GPIOHEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR ADCEN LL_AHB2_GRP1_DisableClock\n + * AHB2ENR AES1EN LL_AHB2_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_AHB2_GRP1_PERIPH_AES1 + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB2ENR, Periphs); +} + +/** + * @brief Force AHB2 peripherals reset. + * @rmtoll AHB2RSTR GPIOARST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR GPIOBRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR GPIOCRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR GPIODRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR GPIOERST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR GPIOHRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR ADCRST LL_AHB2_GRP1_ForceReset\n + * AHB2RSTR AES1RST LL_AHB2_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_ALL + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_AHB2_GRP1_PERIPH_AES1 + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->AHB2RSTR, Periphs); +} + +/** + * @brief Release AHB2 peripherals reset. + * @rmtoll AHB2RSTR GPIOARST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR GPIOBRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR GPIOCRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR GPIODRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR GPIOERST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR GPIOHRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR ADCRST LL_AHB2_GRP1_ReleaseReset\n + * AHB2RSTR AES1RST LL_AHB2_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_ALL + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_AHB2_GRP1_PERIPH_AES1 + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB2RSTR, Periphs); +} + +/** + * @brief Enable AHB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB2SMENR GPIOASMEN LL_AHB2_GRP1_EnableClockSleep\n + * AHB2SMENR GPIOBSMEN LL_AHB2_GRP1_EnableClockSleep\n + * AHB2SMENR GPIOCSMEN LL_AHB2_GRP1_EnableClockSleep\n + * AHB2SMENR GPIODSMEN LL_AHB2_GRP1_EnableClockSleep\n + * AHB2SMENR GPIOESMEN LL_AHB2_GRP1_EnableClockSleep\n + * AHB2SMENR GPIOHSMEN LL_AHB2_GRP1_EnableClockSleep\n + * AHB2SMENR ADCSMEN LL_AHB2_GRP1_EnableClockSleep\n + * AHB2SMENR AES1SMEN LL_AHB2_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_AHB2_GRP1_PERIPH_AES1 + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB2SMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable AHB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB2SMENR GPIOASMEN LL_AHB2_GRP1_DisableClockSleep\n + * AHB2SMENR GPIOBSMEN LL_AHB2_GRP1_DisableClockSleep\n + * AHB2SMENR GPIOCSMEN LL_AHB2_GRP1_DisableClockSleep\n + * AHB2SMENR GPIODSMEN LL_AHB2_GRP1_DisableClockSleep\n + * AHB2SMENR GPIOESMEN LL_AHB2_GRP1_DisableClockSleep\n + * AHB2SMENR GPIOHSMEN LL_AHB2_GRP1_DisableClockSleep\n + * AHB2SMENR ADCSMEN LL_AHB2_GRP1_DisableClockSleep\n + * AHB2SMENR AES1SMEN LL_AHB2_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE + * @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_AHB2_GRP1_PERIPH_AES1 + * @retval None +*/ +__STATIC_INLINE void LL_AHB2_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB2SMENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_AHB3 AHB3 + * @{ + */ + +/** + * @brief Enable AHB3 peripherals clock. + * @rmtoll AHB3ENR QUADSPIEN LL_AHB3_GRP1_EnableClock\n + * AHB3ENR PKAEN LL_AHB3_GRP1_EnableClock\n + * AHB3ENR AES2EN LL_AHB3_GRP1_EnableClock\n + * AHB3ENR RNGEN LL_AHB3_GRP1_EnableClock\n + * AHB3ENR HSEMEN LL_AHB3_GRP1_EnableClock\n + * AHB3ENR IPCCEN LL_AHB3_GRP1_EnableClock\n + * AHB3ENR FLASHEN LL_AHB3_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI + * @arg @ref LL_AHB3_GRP1_PERIPH_PKA + * @arg @ref LL_AHB3_GRP1_PERIPH_AES2 + * @arg @ref LL_AHB3_GRP1_PERIPH_RNG + * @arg @ref LL_AHB3_GRP1_PERIPH_HSEM + * @arg @ref LL_AHB3_GRP1_PERIPH_IPCC + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB3ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB3ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if AHB3 peripheral clock is enabled or not + * @rmtoll AHB3ENR QUADSPIEN LL_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR PKAEN LL_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR AES2EN LL_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR RNGEN LL_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR HSEMEN LL_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR IPCCEN LL_AHB3_GRP1_IsEnabledClock\n + * AHB3ENR FLASHEN LL_AHB3_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI + * @arg @ref LL_AHB3_GRP1_PERIPH_PKA + * @arg @ref LL_AHB3_GRP1_PERIPH_AES2 + * @arg @ref LL_AHB3_GRP1_PERIPH_RNG + * @arg @ref LL_AHB3_GRP1_PERIPH_HSEM + * @arg @ref LL_AHB3_GRP1_PERIPH_IPCC + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->AHB3ENR, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Disable AHB3 peripherals clock. + * @rmtoll AHB3ENR QUADSPIEN LL_AHB3_GRP1_DisableClock\n + * AHB3ENR PKAEN LL_AHB3_GRP1_DisableClock\n + * AHB3ENR AES2EN LL_AHB3_GRP1_DisableClock\n + * AHB3ENR RNGEN LL_AHB3_GRP1_DisableClock\n + * AHB3ENR HSEMEN LL_AHB3_GRP1_DisableClock\n + * AHB3ENR IPCCEN LL_AHB3_GRP1_DisableClock\n + * AHB3ENR FLASHEN LL_AHB3_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI + * @arg @ref LL_AHB3_GRP1_PERIPH_PKA + * @arg @ref LL_AHB3_GRP1_PERIPH_AES2 + * @arg @ref LL_AHB3_GRP1_PERIPH_RNG + * @arg @ref LL_AHB3_GRP1_PERIPH_HSEM + * @arg @ref LL_AHB3_GRP1_PERIPH_IPCC + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB3ENR, Periphs); +} + +/** + * @brief Force AHB3 peripherals reset. + * @rmtoll AHB3RSTR QUADSPIRST LL_AHB3_GRP1_ForceReset\n + * AHB3RSTR PKARST LL_AHB3_GRP1_ForceReset\n + * AHB3RSTR AES2RST LL_AHB3_GRP1_ForceReset\n + * AHB3RSTR RNGRST LL_AHB3_GRP1_ForceReset\n + * AHB3RSTR HSEMRST LL_AHB3_GRP1_ForceReset\n + * AHB3RSTR IPCCRST LL_AHB3_GRP1_ForceReset\n + * AHB3RSTR FLASHRST LL_AHB3_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_ALL + * @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI + * @arg @ref LL_AHB3_GRP1_PERIPH_PKA + * @arg @ref LL_AHB3_GRP1_PERIPH_AES2 + * @arg @ref LL_AHB3_GRP1_PERIPH_RNG + * @arg @ref LL_AHB3_GRP1_PERIPH_HSEM + * @arg @ref LL_AHB3_GRP1_PERIPH_IPCC + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->AHB3RSTR, Periphs); +} + +/** + * @brief Release AHB3 peripherals reset. + * @rmtoll AHB3RSTR QUADSPIRST LL_AHB3_GRP1_ReleaseReset\n + * AHB3RSTR PKARST LL_AHB3_GRP1_ReleaseReset\n + * AHB3RSTR AES2RST LL_AHB3_GRP1_ReleaseReset\n + * AHB3RSTR RNGRST LL_AHB3_GRP1_ReleaseReset\n + * AHB3RSTR HSEMRST LL_AHB3_GRP1_ReleaseReset\n + * AHB3RSTR IPCCRST LL_AHB3_GRP1_ReleaseReset\n + * AHB3RSTR FLASHRST LL_AHB3_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB2_GRP1_PERIPH_ALL + * @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI + * @arg @ref LL_AHB3_GRP1_PERIPH_PKA + * @arg @ref LL_AHB3_GRP1_PERIPH_AES2 + * @arg @ref LL_AHB3_GRP1_PERIPH_RNG + * @arg @ref LL_AHB3_GRP1_PERIPH_HSEM + * @arg @ref LL_AHB3_GRP1_PERIPH_IPCC + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB3RSTR, Periphs); +} + +/** + * @brief Enable AHB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB3SMENR QUADSPISMEN LL_AHB3_GRP1_EnableClockSleep\n + * AHB3SMENR PKASMEN LL_AHB3_GRP1_EnableClockSleep\n + * AHB3SMENR AES2SMEN LL_AHB3_GRP1_EnableClockSleep\n + * AHB3SMENR RNGSMEN LL_AHB3_GRP1_EnableClockSleep\n + * AHB3SMENR SRAM2SMEN LL_AHB3_GRP1_EnableClockSleep\n + * AHB3SMENR FLASHSMEN LL_AHB3_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI + * @arg @ref LL_AHB3_GRP1_PERIPH_PKA + * @arg @ref LL_AHB3_GRP1_PERIPH_AES2 + * @arg @ref LL_AHB3_GRP1_PERIPH_RNG + * @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2 + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->AHB3SMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable AHB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll AHB3SMENR QUADSPISMEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3SMENR PKASMEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3SMENR AES2SMEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3SMENR RNGSMEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3SMENR SRAM2SMEN LL_AHB3_GRP1_DisableClockSleep\n + * AHB3SMENR FLASHSMEN LL_AHB3_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_AHB3_GRP1_PERIPH_QUADSPI + * @arg @ref LL_AHB3_GRP1_PERIPH_PKA + * @arg @ref LL_AHB3_GRP1_PERIPH_AES2 + * @arg @ref LL_AHB3_GRP1_PERIPH_RNG + * @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2 + * @arg @ref LL_AHB3_GRP1_PERIPH_FLASH + * @retval None +*/ +__STATIC_INLINE void LL_AHB3_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->AHB3SMENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_APB1 APB1 + * @{ + */ + +/** + * @brief Enable APB1 peripherals clock. + * @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 LCDEN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 RTCAPBEN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 WWDGEN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 SPI2EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 I2C1EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 I2C3EN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 CRSEN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 USBEN LL_APB1_GRP1_EnableClock\n + * APB1ENR1 LPTIM1EN LL_APB1_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_LCD + * @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CRS + * @arg @ref LL_APB1_GRP1_PERIPH_USB + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB1ENR1, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB1ENR1, Periphs); + (void)tmpreg; +} + +/** + * @brief Enable APB1 peripherals clock. + * @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_EnableClock\n + * APB1ENR2 LPTIM2EN LL_APB1_GRP2_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2 + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB1ENR2, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB1ENR2, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if APB1 peripheral clock is enabled or not + * @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 LCDEN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 RTCAPBEN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 WWDGEN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 SPI2EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 I2C1EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 I2C3EN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 CRSEN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 USBEN LL_APB1_GRP1_IsEnabledClock\n + * APB1ENR1 LPTIM1EN LL_APB1_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_LCD + * @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CRS + * @arg @ref LL_APB1_GRP1_PERIPH_USB + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->APB1ENR1, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Check if APB1 peripheral clock is enabled or not + * @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_IsEnabledClock\n + * APB1ENR2 LPTIM2EN LL_APB1_GRP2_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2 + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->APB1ENR2, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Disable APB1 peripherals clock. + * @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 LCDEN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 RTCAPBEN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 SPI2EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 I2C1EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 I2C3EN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 CRSEN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 USBEN LL_APB1_GRP1_DisableClock\n + * APB1ENR1 LPTIM1EN LL_APB1_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_LCD + * @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CRS + * @arg @ref LL_APB1_GRP1_PERIPH_USB + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1ENR1, Periphs); +} + +/** + * @brief Disable APB1 peripherals clock. + * @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_DisableClock\n + * APB1ENR2 LPTIM2EN LL_APB1_GRP2_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2 + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1ENR2, Periphs); +} + +/** + * @brief Force APB1 peripherals reset. + * @rmtoll APB1RSTR1 TIM2RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 LCDRST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 SPI2RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 I2C1RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 I2C3RST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 CRSRST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 USBRST LL_APB1_GRP1_ForceReset\n + * APB1RSTR1 LPTIM1RST LL_APB1_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_ALL + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_LCD + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CRS + * @arg @ref LL_APB1_GRP1_PERIPH_USB + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->APB1RSTR1, Periphs); +} + +/** + * @brief Force APB1 peripherals reset. + * @rmtoll APB1RSTR2 LPUART1RST LL_APB1_GRP2_ForceReset\n + * APB1RSTR2 LPTIM2RST LL_APB1_GRP2_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_ALL + * @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2 + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->APB1RSTR2, Periphs); +} + +/** + * @brief Release APB1 peripherals reset. + * @rmtoll APB1RSTR1 TIM2RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 LCDRST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 SPI2RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 I2C1RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 I2C3RST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 CRSRST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 USBRST LL_APB1_GRP1_ReleaseReset\n + * APB1RSTR1 LPTIM1RST LL_APB1_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_ALL + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_LCD + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CRS + * @arg @ref LL_APB1_GRP1_PERIPH_USB + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1RSTR1, Periphs); +} + +/** + * @brief Release APB1 peripherals reset. + * @rmtoll APB1RSTR2 LPUART1RST LL_APB1_GRP2_ReleaseReset\n + * APB1RSTR2 LPTIM2RST LL_APB1_GRP2_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_ALL + * @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2 + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1RSTR2, Periphs); +} + +/** + * @brief Enable APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1SMENR1 TIM2SMEN LL_APB1_GRP1_EnableClockSleep\n + * APB1SMENR1 LCDSMEN LL_APB1_GRP1_EnableClockSleep\n + * APB1SMENR1 RTCAPBSMEN LL_APB1_GRP1_EnableClockSleep\n + * APB1SMENR1 WWDGSMEN LL_APB1_GRP1_EnableClockSleep\n + * APB1SMENR1 SPI2SMEN LL_APB1_GRP1_EnableClockSleep\n + * APB1SMENR1 I2C1SMEN LL_APB1_GRP1_EnableClockSleep\n + * APB1SMENR1 I2C3SMEN LL_APB1_GRP1_EnableClockSleep\n + * APB1SMENR1 CRSSMEN LL_APB1_GRP1_EnableClockSleep\n + * APB1SMENR1 USBSMEN LL_APB1_GRP1_EnableClockSleep\n + * APB1SMENR1 LPTIM1SMEN LL_APB1_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_LCD + * @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CRS + * @arg @ref LL_APB1_GRP1_PERIPH_USB + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB1SMENR1, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB1SMENR1, Periphs); + (void)tmpreg; +} + +/** + * @brief Enable APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1SMENR2 LPUART1SMEN LL_APB1_GRP2_EnableClockSleep\n + * APB1SMENR2 LPTIM2SMEN LL_APB1_GRP2_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2 + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB1SMENR2, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB1SMENR2, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1SMENR1 TIM2SMEN LL_APB1_GRP1_DisableClockSleep\n + * APB1SMENR1 LCDSMEN LL_APB1_GRP1_DisableClockSleep\n + * APB1SMENR1 RTCAPBSMEN LL_APB1_GRP1_DisableClockSleep\n + * APB1SMENR1 WWDGSMEN LL_APB1_GRP1_DisableClockSleep\n + * APB1SMENR1 SPI2SMEN LL_APB1_GRP1_DisableClockSleep\n + * APB1SMENR1 I2C1SMEN LL_APB1_GRP1_DisableClockSleep\n + * APB1SMENR1 I2C3SMEN LL_APB1_GRP1_DisableClockSleep\n + * APB1SMENR1 CRSSMEN LL_APB1_GRP1_DisableClockSleep\n + * APB1SMENR1 USBSMEN LL_APB1_GRP1_DisableClockSleep\n + * APB1SMENR1 LPTIM1SMEN LL_APB1_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_APB1_GRP1_PERIPH_LCD + * @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB + * @arg @ref LL_APB1_GRP1_PERIPH_WWDG + * @arg @ref LL_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_APB1_GRP1_PERIPH_CRS + * @arg @ref LL_APB1_GRP1_PERIPH_USB + * @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1SMENR1, Periphs); +} + +/** + * @brief Disable APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB1SMENR2 LPUART1SMEN LL_APB1_GRP2_DisableClockSleep\n + * APB1SMENR2 LPTIM2SMEN LL_APB1_GRP2_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2 + * @retval None +*/ +__STATIC_INLINE void LL_APB1_GRP2_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB1SMENR2, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_APB2 APB2 + * @{ + */ + +/** + * @brief Enable APB2 peripherals clock. + * @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_EnableClock\n + * APB2ENR SPI1EN LL_APB2_GRP1_EnableClock\n + * APB2ENR USART1EN LL_APB2_GRP1_EnableClock\n + * APB2ENR TIM16EN LL_APB2_GRP1_EnableClock\n + * APB2ENR TIM17EN LL_APB2_GRP1_EnableClock\n + * APB2ENR SAI1EN LL_APB2_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB2ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB2ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if APB2 peripheral clock is enabled or not + * @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR SPI1EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR USART1EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM16EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR TIM17EN LL_APB2_GRP1_IsEnabledClock\n + * APB2ENR SAI1EN LL_APB2_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->APB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Disable APB2 peripherals clock. + * @rmtoll APB2ENR TIM1EN LL_APB2_GRP1_DisableClock\n + * APB2ENR SPI1EN LL_APB2_GRP1_DisableClock\n + * APB2ENR USART1EN LL_APB2_GRP1_DisableClock\n + * APB2ENR TIM16EN LL_APB2_GRP1_DisableClock\n + * APB2ENR TIM17EN LL_APB2_GRP1_DisableClock\n + * APB2ENR SAI1EN LL_APB2_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB2ENR, Periphs); +} + +/** + * @brief Force APB2 peripherals reset. + * @rmtoll APB2RSTR TIM1RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR SPI1RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR USART1RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR TIM16RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR TIM17RST LL_APB2_GRP1_ForceReset\n + * APB2RSTR SAI1RST LL_APB2_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_ALL + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->APB2RSTR, Periphs); +} + +/** + * @brief Release APB2 peripherals reset. + * @rmtoll APB2RSTR TIM1RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR SPI1RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR USART1RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR TIM16RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR TIM17RST LL_APB2_GRP1_ReleaseReset\n + * APB2RSTR SAI1RST LL_APB2_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_ALL + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB2RSTR, Periphs); +} + +/** + * @brief Enable APB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB2SMENR TIM1SMEN LL_APB2_GRP1_EnableClockSleep\n + * APB2SMENR SPI1SMEN LL_APB2_GRP1_EnableClockSleep\n + * APB2SMENR USART1SMEN LL_APB2_GRP1_EnableClockSleep\n + * APB2SMENR TIM16SMEN LL_APB2_GRP1_EnableClockSleep\n + * APB2SMENR TIM17SMEN LL_APB2_GRP1_EnableClockSleep\n + * APB2SMENR SAI1SMEN LL_APB2_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->APB2SMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->APB2SMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable APB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll APB2SMENR TIM1SMEN LL_APB2_GRP1_DisableClockSleep\n + * APB2SMENR SPI1SMEN LL_APB2_GRP1_DisableClockSleep\n + * APB2SMENR USART1SMEN LL_APB2_GRP1_DisableClockSleep\n + * APB2SMENR TIM16SMEN LL_APB2_GRP1_DisableClockSleep\n + * APB2SMENR TIM17SMEN LL_APB2_GRP1_DisableClockSleep\n + * APB2SMENR SAI1SMEN LL_APB2_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_APB2_GRP1_PERIPH_SAI1 + * @retval None +*/ +__STATIC_INLINE void LL_APB2_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB2SMENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_APB3 APB3 + * @{ + */ + +/** + * @brief Force APB3 peripherals reset. + * @rmtoll APB3RSTR RFRST LL_APB3_GRP1_ForceReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_RF + * @retval None +*/ +__STATIC_INLINE void LL_APB3_GRP1_ForceReset(uint32_t Periphs) +{ + SET_BIT(RCC->APB3RSTR, Periphs); +} + +/** + * @brief Release APB3 peripherals reset. + * @rmtoll APB3RSTR RFRST LL_APB3_GRP1_ReleaseReset + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_APB3_GRP1_PERIPH_RF + * @retval None +*/ +__STATIC_INLINE void LL_APB3_GRP1_ReleaseReset(uint32_t Periphs) +{ + CLEAR_BIT(RCC->APB3RSTR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_C2_AHB1 C2 AHB1 + * @{ + */ +/** + * @brief Enable C2AHB1 peripherals clock. + * @rmtoll C2AHB1ENR DMA1EN LL_C2_AHB1_GRP1_EnableClock\n + * C2AHB1ENR DMA2EN LL_C2_AHB1_GRP1_EnableClock\n + * C2AHB1ENR DMAMUX1EN LL_C2_AHB1_GRP1_EnableClock\n + * C2AHB1ENR SRAM1EN LL_C2_AHB1_GRP1_EnableClock\n + * C2AHB1ENR CRCEN LL_C2_AHB1_GRP1_EnableClock\n + * C2AHB1ENR TSCEN LL_C2_AHB1_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMAMUX1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_SRAM1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_TSC + * @retval None +*/ + +__STATIC_INLINE void LL_C2_AHB1_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->C2AHB1ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->C2AHB1ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2AHB1 peripheral clock is enabled or not + * @rmtoll C2AHB1ENR DMA1EN LL_C2_AHB1_GRP1_IsEnabledClock\n + * C2AHB1ENR DMA2EN LL_C2_AHB1_GRP1_IsEnabledClock\n + * C2AHB1ENR DMAMUX1EN LL_C2_AHB1_GRP1_IsEnabledClock\n + * C2AHB1ENR SRAM1EN LL_C2_AHB1_GRP1_IsEnabledClock\n + * C2AHB1ENR CRCEN LL_C2_AHB1_GRP1_IsEnabledClock\n + * C2AHB1ENR TSCEN LL_C2_AHB1_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMAMUX1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_SRAM1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_TSC + * @retval uint32_t +*/ + +__STATIC_INLINE uint32_t LL_C2_AHB1_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->C2AHB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Disable C2AHB1 peripherals clock. + * @rmtoll C2AHB1ENR DMA1EN LL_C2_AHB1_GRP1_DisableClock\n + * C2AHB1ENR DMA2EN LL_C2_AHB1_GRP1_DisableClock\n + * C2AHB1ENR DMAMUX1EN LL_C2_AHB1_GRP1_DisableClock\n + * C2AHB1ENR SRAM1EN LL_C2_AHB1_GRP1_DisableClock\n + * C2AHB1ENR CRCEN LL_C2_AHB1_GRP1_DisableClock\n + * C2AHB1ENR TSCEN LL_C2_AHB1_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMAMUX1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_SRAM1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_TSC + * @retval None +*/ + +__STATIC_INLINE void LL_C2_AHB1_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->C2AHB1ENR, Periphs); +} + +/** + * @brief Enable C2AHB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll C2AHB1SMENR DMA1SMEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * C2AHB1SMENR DMA2SMEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * C2AHB1SMENR DMAMUX1SMEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * C2AHB1ENR SRAM1SMEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * C2AHB1SMENR CRCSMEN LL_C2_AHB1_GRP1_EnableClockSleep\n + * C2AHB1SMENR TSCSMEN LL_C2_AHB1_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMAMUX1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_SRAM1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_TSC + * @retval None +*/ + +__STATIC_INLINE void LL_C2_AHB1_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->C2AHB1SMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->C2AHB1SMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2AHB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll C2AHB1SMENR DMA1SMEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * C2AHB1SMENR DMA2SMEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * C2AHB1SMENR DMAMUX1SMEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * C2AHB1ENR SRAM1SMEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * C2AHB1SMENR CRCSMEN LL_C2_AHB1_GRP1_DisableClockSleep\n + * C2AHB1SMENR TSCSMEN LL_C2_AHB1_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMA1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMA2 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_DMAMUX1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_SRAM1 + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_CRC + * @arg @ref LL_C2_AHB1_GRP1_PERIPH_TSC + * @retval None +*/ + +__STATIC_INLINE void LL_C2_AHB1_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->C2AHB1SMENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_C2_AHB2 C2 AHB2 + * @{ + */ + +/** + * @brief Enable C2AHB2 peripherals clock. + * @rmtoll C2AHB2ENR GPIOAEN LL_C2_AHB2_GRP1_EnableClock\n + * C2AHB2ENR GPIOBEN LL_C2_AHB2_GRP1_EnableClock\n + * C2AHB2ENR GPIOCEN LL_C2_AHB2_GRP1_EnableClock\n + * C2AHB2ENR GPIODEN LL_C2_AHB2_GRP1_EnableClock\n + * C2AHB2ENR GPIOEEN LL_C2_AHB2_GRP1_EnableClock\n + * C2AHB2ENR GPIOHEN LL_C2_AHB2_GRP1_EnableClock\n + * C2AHB2ENR ADCEN LL_C2_AHB2_GRP1_EnableClock\n + * C2AHB2ENR AES1EN LL_C2_AHB2_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOD + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOE + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->C2AHB2ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2AHB2 peripheral clock is enabled or not + * @rmtoll C2AHB2ENR GPIOAEN LL_C2_AHB2_GRP1_IsEnabledClock\n + * C2AHB2ENR GPIOBEN LL_C2_AHB2_GRP1_IsEnabledClock\n + * C2AHB2ENR GPIOCEN LL_C2_AHB2_GRP1_IsEnabledClock\n + * C2AHB2ENR GPIODEN LL_C2_AHB2_GRP1_IsEnabledClock\n + * C2AHB2ENR GPIOEEN LL_C2_AHB2_GRP1_IsEnabledClock\n + * C2AHB2ENR GPIOHEN LL_C2_AHB2_GRP1_IsEnabledClock\n + * C2AHB2ENR ADCEN LL_C2_AHB2_GRP1_IsEnabledClock\n + * C2AHB2ENR AES1EN LL_C2_AHB2_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOD + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOE + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_AHB2_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->C2AHB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Disable C2AHB2 peripherals clock. + * @rmtoll C2AHB2ENR GPIOAEN LL_C2_AHB2_GRP1_DisableClock\n + * C2AHB2ENR GPIOBEN LL_C2_AHB2_GRP1_DisableClock\n + * C2AHB2ENR GPIOCEN LL_C2_AHB2_GRP1_DisableClock\n + * C2AHB2ENR GPIODEN LL_C2_AHB2_GRP1_DisableClock\n + * C2AHB2ENR GPIOEEN LL_C2_AHB2_GRP1_DisableClock\n + * C2AHB2ENR GPIOHEN LL_C2_AHB2_GRP1_DisableClock\n + * C2AHB2ENR ADCEN LL_C2_AHB2_GRP1_DisableClock\n + * C2AHB2ENR AES1EN LL_C2_AHB2_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOD + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOE + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB2_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->C2AHB2ENR, Periphs); +} + +/** + * @brief Enable C2AHB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll C2AHB2SMENR GPIOASMEN LL_C2_AHB2_GRP1_EnableClockSleep\n + * C2AHB2SMENR GPIOBSMEN LL_C2_AHB2_GRP1_EnableClockSleep\n + * C2AHB2SMENR GPIOCSMEN LL_C2_AHB2_GRP1_EnableClockSleep\n + * C2AHB2SMENR GPIODSMEN LL_C2_AHB2_GRP1_EnableClockSleep\n + * C2AHB2SMENR GPIOESMEN LL_C2_AHB2_GRP1_EnableClockSleep\n + * C2AHB2SMENR GPIOHSMEN LL_C2_AHB2_GRP1_EnableClockSleep\n + * C2AHB2SMENR ADCSMEN LL_C2_AHB2_GRP1_EnableClockSleep\n + * C2AHB2SMENR AES1SMEN LL_C2_AHB2_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOD + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOE + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->C2AHB2SMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->C2AHB2SMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2AHB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll C2AHB2SMENR GPIOASMEN LL_C2_AHB2_GRP1_DisableClockSleep\n + * C2AHB2SMENR GPIOBSMEN LL_C2_AHB2_GRP1_DisableClockSleep\n + * C2AHB2SMENR GPIOCSMEN LL_C2_AHB2_GRP1_DisableClockSleep\n + * C2AHB2SMENR GPIODSMEN LL_C2_AHB2_GRP1_DisableClockSleep\n + * C2AHB2SMENR GPIOESMEN LL_C2_AHB2_GRP1_DisableClockSleep\n + * C2AHB2SMENR GPIOHSMEN LL_C2_AHB2_GRP1_DisableClockSleep\n + * C2AHB2SMENR ADCSMEN LL_C2_AHB2_GRP1_DisableClockSleep\n + * C2AHB2SMENR AES1SMEN LL_C2_AHB2_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOA + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOB + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOC + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOD + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOE + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_GPIOH + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_ADC + * @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB2_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->C2AHB2SMENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_C2_AHB3 C2 AHB3 + * @{ + */ + +/** + * @brief Enable C2AHB3 peripherals clock. + * @rmtoll C2AHB3ENR PKAEN LL_C2_AHB3_GRP1_EnableClock\n + * C2AHB3ENR AES2EN LL_C2_AHB3_GRP1_EnableClock\n + * C2AHB3ENR RNGEN LL_C2_AHB3_GRP1_EnableClock\n + * C2AHB3ENR HSEMEN LL_C2_AHB3_GRP1_EnableClock\n + * C2AHB3ENR IPCCEN LL_C2_AHB3_GRP1_EnableClock\n + * C2AHB3ENR FLASHEN LL_C2_AHB3_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_PKA + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_AES2 + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_RNG + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_HSEM + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->C2AHB3ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2AHB3 peripheral clock is enabled or not + * @rmtoll C2AHB3ENR PKAEN LL_C2_AHB3_GRP1_IsEnabledClock\n + * C2AHB3ENR AES2EN LL_C2_AHB3_GRP1_IsEnabledClock\n + * C2AHB3ENR RNGEN LL_C2_AHB3_GRP1_IsEnabledClock\n + * C2AHB3ENR HSEMEN LL_C2_AHB3_GRP1_IsEnabledClock\n + * C2AHB3ENR IPCCEN LL_C2_AHB3_GRP1_IsEnabledClock\n + * C2AHB3ENR FLASHEN LL_C2_AHB3_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_PKA + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_AES2 + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_RNG + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_HSEM + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_AHB3_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->C2AHB3ENR, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Disable C2AHB3 peripherals clock. + * @rmtoll C2AHB3ENR PKAEN LL_C2_AHB3_GRP1_DisableClock\n + * C2AHB3ENR AES2EN LL_C2_AHB3_GRP1_DisableClock\n + * C2AHB3ENR RNGEN LL_C2_AHB3_GRP1_DisableClock\n + * C2AHB3ENR HSEMEN LL_C2_AHB3_GRP1_DisableClock\n + * C2AHB3ENR IPCCEN LL_C2_AHB3_GRP1_DisableClock\n + * C2AHB3ENR FLASHEN LL_C2_AHB3_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_PKA + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_AES2 + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_RNG + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_HSEM + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB3_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->C2AHB3ENR, Periphs); +} + +/** + * @brief Enable C2AHB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll C2AHB3SMENR PKASMEN LL_C2_AHB3_GRP1_EnableClockSleep\n + * C2AHB3SMENR AES2SMEN LL_C2_AHB3_GRP1_EnableClockSleep\n + * C2AHB3SMENR RNGSMEN LL_C2_AHB3_GRP1_EnableClockSleep\n + * C2AHB3SMENR SRAM2SMEN LL_C2_AHB3_GRP1_EnableClockSleep\n + * C2AHB3SMENR FLASHSMEN LL_C2_AHB3_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_PKA + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_AES2 + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_RNG + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_SRAM2 + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->C2AHB3SMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->C2AHB3SMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2AHB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll C2AHB3SMENR PKASMEN LL_C2_AHB3_GRP1_DisableClockSleep\n + * C2AHB3SMENR AES2SMEN LL_C2_AHB3_GRP1_DisableClockSleep\n + * C2AHB3SMENR RNGSMEN LL_C2_AHB3_GRP1_DisableClockSleep\n + * C2AHB3SMENR SRAM2SMEN LL_C2_AHB3_GRP1_DisableClockSleep\n + * C2AHB3SMENR FLASHSMEN LL_C2_AHB3_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_PKA + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_AES2 + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_RNG + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_SRAM2 + * @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH + * @retval None +*/ +__STATIC_INLINE void LL_C2_AHB3_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->C2AHB3SMENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_C2_APB1 C2 APB1 + * @{ + */ + +/** + * @brief Enable C2APB1 peripherals clock. + * @rmtoll C2APB1ENR1 TIM2EN LL_C2_APB1_GRP1_EnableClock\n + * C2APB1ENR1 LCDEN LL_C2_APB1_GRP1_EnableClock\n + * C2APB1ENR1 RTCAPBEN LL_C2_APB1_GRP1_EnableClock\n + * C2APB1ENR1 SPI2EN LL_C2_APB1_GRP1_EnableClock\n + * C2APB1ENR1 I2C1EN LL_C2_APB1_GRP1_EnableClock\n + * C2APB1ENR1 I2C3EN LL_C2_APB1_GRP1_EnableClock\n + * C2APB1ENR1 CRSEN LL_C2_APB1_GRP1_EnableClock\n + * C2APB1ENR1 USBEN LL_C2_APB1_GRP1_EnableClock\n + * C2APB1ENR1 LPTIM1EN LL_C2_APB1_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_LCD + * @arg @ref LL_C2_APB1_GRP1_PERIPH_RTCAPB + * @arg @ref LL_C2_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_CRS + * @arg @ref LL_C2_APB1_GRP1_PERIPH_USB + * @arg @ref LL_C2_APB1_GRP1_PERIPH_LPTIM1 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->C2APB1ENR1, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->C2APB1ENR1, Periphs); + (void)tmpreg; +} + +/** + * @brief Enable C2APB1 peripherals clock. + * @rmtoll C2APB1ENR2 LPUART1EN LL_C2_APB1_GRP2_EnableClock\n + * C2APB1ENR2 LPTIM2EN LL_C2_APB1_GRP2_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_C2_APB1_GRP2_PERIPH_LPTIM2 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP2_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->C2APB1ENR2, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->C2APB1ENR2, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2APB1 peripheral clock is enabled or not + * @rmtoll C2APB1ENR1 TIM2EN LL_C2_APB1_GRP1_IsEnabledClock\n + * C2APB1ENR1 LCDEN LL_C2_APB1_GRP1_IsEnabledClock\n + * C2APB1ENR1 RTCAPBEN LL_C2_APB1_GRP1_IsEnabledClock\n + * C2APB1ENR1 SPI2EN LL_C2_APB1_GRP1_IsEnabledClock\n + * C2APB1ENR1 I2C1EN LL_C2_APB1_GRP1_IsEnabledClock\n + * C2APB1ENR1 I2C3EN LL_C2_APB1_GRP1_IsEnabledClock\n + * C2APB1ENR1 CRSEN LL_C2_APB1_GRP1_IsEnabledClock\n + * C2APB1ENR1 USBEN LL_C2_APB1_GRP1_IsEnabledClock\n + * C2APB1ENR1 LPTIM1EN LL_C2_APB1_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_LCD + * @arg @ref LL_C2_APB1_GRP1_PERIPH_RTCAPB + * @arg @ref LL_C2_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_CRS + * @arg @ref LL_C2_APB1_GRP1_PERIPH_USB + * @arg @ref LL_C2_APB1_GRP1_PERIPH_LPTIM1 + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_APB1_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->C2APB1ENR1, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Check if C2APB1 peripheral clock is enabled or not + * @rmtoll C2APB1ENR2 LPUART1EN LL_C2_APB1_GRP2_IsEnabledClock\n + * C2APB1ENR2 LPTIM2EN LL_C2_APB1_GRP2_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_C2_APB1_GRP2_PERIPH_LPTIM2 + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_APB1_GRP2_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->C2APB1ENR2, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Disable C2APB1 peripherals clock. + * @rmtoll C2APB1ENR1 TIM2EN LL_C2_APB1_GRP1_DisableClock\n + * C2APB1ENR1 LCDEN LL_C2_APB1_GRP1_DisableClock\n + * C2APB1ENR1 RTCAPBEN LL_C2_APB1_GRP1_DisableClock\n + * C2APB1ENR1 SPI2EN LL_C2_APB1_GRP1_DisableClock\n + * C2APB1ENR1 I2C1EN LL_C2_APB1_GRP1_DisableClock\n + * C2APB1ENR1 I2C3EN LL_C2_APB1_GRP1_DisableClock\n + * C2APB1ENR1 CRSEN LL_C2_APB1_GRP1_DisableClock\n + * C2APB1ENR1 USBEN LL_C2_APB1_GRP1_DisableClock\n + * C2APB1ENR1 LPTIM1EN LL_C2_APB1_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_LCD + * @arg @ref LL_C2_APB1_GRP1_PERIPH_RTCAPB + * @arg @ref LL_C2_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_CRS + * @arg @ref LL_C2_APB1_GRP1_PERIPH_USB + * @arg @ref LL_C2_APB1_GRP1_PERIPH_LPTIM1 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->C2APB1ENR1, Periphs); +} + +/** + * @brief Disable C2APB1 peripherals clock. + * @rmtoll C2APB1ENR2 LPUART1EN LL_C2_APB1_GRP2_DisableClock\n + * C2APB1ENR2 LPTIM2EN LL_C2_APB1_GRP2_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_C2_APB1_GRP2_PERIPH_LPTIM2 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP2_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->C2APB1ENR2, Periphs); +} + +/** + * @brief Enable C2APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll C2APB1SMENR1 TIM2SMEN LL_C2_APB1_GRP1_EnableClockSleep\n + * C2APB1SMENR1 LCDSMEN LL_C2_APB1_GRP1_EnableClockSleep\n + * C2APB1SMENR1 RTCAPBSMEN LL_C2_APB1_GRP1_EnableClockSleep\n + * C2APB1SMENR1 SPI2SMEN LL_C2_APB1_GRP1_EnableClockSleep\n + * C2APB1SMENR1 I2C1SMEN LL_C2_APB1_GRP1_EnableClockSleep\n + * C2APB1SMENR1 I2C3SMEN LL_C2_APB1_GRP1_EnableClockSleep\n + * C2APB1SMENR1 CRSSMEN LL_C2_APB1_GRP1_EnableClockSleep\n + * C2APB1SMENR1 USBSMEN LL_C2_APB1_GRP1_EnableClockSleep\n + * C2APB1SMENR1 LPTIM1SMEN LL_C2_APB1_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_LCD + * @arg @ref LL_C2_APB1_GRP1_PERIPH_RTCAPB + * @arg @ref LL_C2_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_CRS + * @arg @ref LL_C2_APB1_GRP1_PERIPH_USB + * @arg @ref LL_C2_APB1_GRP1_PERIPH_LPTIM1 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->C2APB1SMENR1, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->C2APB1SMENR1, Periphs); + (void)tmpreg; +} + +/** + * @brief Enable C2APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll C2APB1SMENR2 LPUART1SMEN LL_C2_APB1_GRP2_EnableClockSleep\n + * C2APB1SMENR2 LPTIM2SMEN LL_C2_APB1_GRP2_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_C2_APB1_GRP2_PERIPH_LPTIM2 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP2_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->C2APB1SMENR2, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->C2APB1SMENR2, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll C2APB1SMENR1 TIM2SMEN LL_C2_APB1_GRP1_DisableClockSleep\n + * C2APB1SMENR1 LCDSMEN LL_C2_APB1_GRP1_DisableClockSleep\n + * C2APB1SMENR1 RTCAPBSMEN LL_C2_APB1_GRP1_DisableClockSleep\n + * C2APB1SMENR1 SPI2SMEN LL_C2_APB1_GRP1_DisableClockSleep\n + * C2APB1SMENR1 I2C1SMEN LL_C2_APB1_GRP1_DisableClockSleep\n + * C2APB1SMENR1 I2C3SMEN LL_C2_APB1_GRP1_DisableClockSleep\n + * C2APB1SMENR1 CRSSMEN LL_C2_APB1_GRP1_DisableClockSleep\n + * C2APB1SMENR1 USBSMEN LL_C2_APB1_GRP1_DisableClockSleep\n + * C2APB1SMENR1 LPTIM1SMEN LL_C2_APB1_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB1_GRP1_PERIPH_TIM2 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_LCD + * @arg @ref LL_C2_APB1_GRP1_PERIPH_RTCAPB + * @arg @ref LL_C2_APB1_GRP1_PERIPH_SPI2 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_I2C1 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_I2C3 + * @arg @ref LL_C2_APB1_GRP1_PERIPH_CRS + * @arg @ref LL_C2_APB1_GRP1_PERIPH_USB + * @arg @ref LL_C2_APB1_GRP1_PERIPH_LPTIM1 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->C2APB1SMENR1, Periphs); +} + +/** + * @brief Disable C2APB1 peripherals clock during Low Power (Sleep) mode. + * @rmtoll C2APB1SMENR2 LPUART1SMEN LL_C2_APB1_GRP2_DisableClockSleep\n + * C2APB1SMENR2 LPTIM2SMEN LL_C2_APB1_GRP2_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB1_GRP2_PERIPH_LPUART1 + * @arg @ref LL_C2_APB1_GRP2_PERIPH_LPTIM2 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB1_GRP2_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->C2APB1SMENR2, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_C2_APB2 C2 APB2 + * @{ + */ + +/** + * @brief Enable C2APB2 peripherals clock. + * @rmtoll C2APB2ENR TIM1EN LL_C2_APB2_GRP1_EnableClock\n + * C2APB2ENR SPI1EN LL_C2_APB2_GRP1_EnableClock\n + * C2APB2ENR USART1EN LL_C2_APB2_GRP1_EnableClock\n + * C2APB2ENR TIM16EN LL_C2_APB2_GRP1_EnableClock\n + * C2APB2ENR TIM17EN LL_C2_APB2_GRP1_EnableClock\n + * C2APB2ENR SAI1EN LL_C2_APB2_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_SAI1 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB2_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->C2APB2ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->C2APB2ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2APB2 peripheral clock is enabled or not + * @rmtoll C2APB2ENR TIM1EN LL_C2_APB2_GRP1_IsEnabledClock\n + * C2APB2ENR SPI1EN LL_C2_APB2_GRP1_IsEnabledClock\n + * C2APB2ENR USART1EN LL_C2_APB2_GRP1_IsEnabledClock\n + * C2APB2ENR TIM16EN LL_C2_APB2_GRP1_IsEnabledClock\n + * C2APB2ENR TIM17EN LL_C2_APB2_GRP1_IsEnabledClock\n + * C2APB2ENR SAI1EN LL_C2_APB2_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_SAI1 + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_APB2_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->C2APB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Disable C2APB2 peripherals clock. + * @rmtoll C2APB2ENR TIM1EN LL_C2_APB2_GRP1_DisableClock\n + * C2APB2ENR SPI1EN LL_C2_APB2_GRP1_DisableClock\n + * C2APB2ENR USART1EN LL_C2_APB2_GRP1_DisableClock\n + * C2APB2ENR TIM16EN LL_C2_APB2_GRP1_DisableClock\n + * C2APB2ENR TIM17EN LL_C2_APB2_GRP1_DisableClock\n + * C2APB2ENR SAI1EN LL_C2_APB2_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_SAI1 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB2_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->C2APB2ENR, Periphs); +} + +/** + * @brief Enable C2APB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll C2APB2SMENR TIM1SMEN LL_C2_APB2_GRP1_EnableClockSleep\n + * C2APB2SMENR SPI1SMEN LL_C2_APB2_GRP1_EnableClockSleep\n + * C2APB2SMENR USART1SMEN LL_C2_APB2_GRP1_EnableClockSleep\n + * C2APB2SMENR TIM16SMEN LL_C2_APB2_GRP1_EnableClockSleep\n + * C2APB2SMENR TIM17SMEN LL_C2_APB2_GRP1_EnableClockSleep\n + * C2APB2SMENR SAI1SMEN LL_C2_APB2_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_SAI1 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB2_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->C2APB2SMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->C2APB2SMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2APB2 peripherals clock during Low Power (Sleep) mode. + * @rmtoll C2APB2SMENR TIM1SMEN LL_C2_APB2_GRP1_DisableClockSleep\n + * C2APB2SMENR SPI1SMEN LL_C2_APB2_GRP1_DisableClockSleep\n + * C2APB2SMENR USART1SMEN LL_C2_APB2_GRP1_DisableClockSleep\n + * C2APB2SMENR TIM16SMEN LL_C2_APB2_GRP1_DisableClockSleep\n + * C2APB2SMENR TIM17SMEN LL_C2_APB2_GRP1_DisableClockSleep\n + * C2APB2SMENR SAI1SMEN LL_C2_APB2_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_SPI1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_USART1 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM16 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_TIM17 + * @arg @ref LL_C2_APB2_GRP1_PERIPH_SAI1 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB2_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->C2APB2SMENR, Periphs); +} + +/** + * @} + */ + +/** @defgroup BUS_LL_EF_C2_APB3 C2 APB3 + * @{ + */ + +/** + * @brief Enable C2APB3 peripherals clock. + * @rmtoll C2APB3ENR BLEEN LL_C2_APB3_GRP1_EnableClock\n + * C2APB3ENR 802EN LL_C2_APB3_GRP1_EnableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB3_GRP1_PERIPH_BLE + * @arg @ref LL_C2_APB3_GRP1_PERIPH_802 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB3_GRP1_EnableClock(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->C2APB3ENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->C2APB3ENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Check if C2APB3 peripheral clock is enabled or not + * @rmtoll C2APB3ENR BLEEN LL_C2_APB3_GRP1_IsEnabledClock\n + * C2APB3ENR 802EN LL_C2_APB3_GRP1_IsEnabledClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB3_GRP1_PERIPH_BLE + * @arg @ref LL_C2_APB3_GRP1_PERIPH_802 + * @retval uint32_t +*/ +__STATIC_INLINE uint32_t LL_C2_APB3_GRP1_IsEnabledClock(uint32_t Periphs) +{ + return ((READ_BIT(RCC->C2APB3ENR, Periphs) == (Periphs)) ? 1UL : 0UL); +} + +/** + * @brief Disable C2APB3 peripherals clock. + * @rmtoll C2APB3ENR BLEEN LL_C2_APB3_GRP1_DisableClock\n + * C2APB3ENR 802EN LL_C2_APB3_GRP1_DisableClock + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB3_GRP1_PERIPH_BLE + * @arg @ref LL_C2_APB3_GRP1_PERIPH_802 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB3_GRP1_DisableClock(uint32_t Periphs) +{ + CLEAR_BIT(RCC->C2APB3ENR, Periphs); +} + +/** + * @brief Enable C2APB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll C2APB3SMENR BLESMEN LL_C2_APB3_GRP1_EnableClockSleep\n + * C2APB3SMENR 802SMEN LL_C2_APB3_GRP1_EnableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB3_GRP1_PERIPH_BLE + * @arg @ref LL_C2_APB3_GRP1_PERIPH_802 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB3_GRP1_EnableClockSleep(uint32_t Periphs) +{ + __IO uint32_t tmpreg; + SET_BIT(RCC->C2APB3SMENR, Periphs); + /* Delay after an RCC peripheral clock enabling */ + tmpreg = READ_BIT(RCC->C2APB3SMENR, Periphs); + (void)tmpreg; +} + +/** + * @brief Disable C2APB3 peripherals clock during Low Power (Sleep) mode. + * @rmtoll C2APB3SMENR BLESMEN LL_C2_APB3_GRP1_DisableClockSleep\n + * C2APB3SMENR 802SMEN LL_C2_APB3_GRP1_DisableClockSleep + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_APB3_GRP1_PERIPH_BLE + * @arg @ref LL_C2_APB3_GRP1_PERIPH_802 + * @retval None +*/ +__STATIC_INLINE void LL_C2_APB3_GRP1_DisableClockSleep(uint32_t Periphs) +{ + CLEAR_BIT(RCC->C2APB3SMENR, Periphs); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(RCC) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_BUS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_comp.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_comp.h new file mode 100644 index 0000000..4348e8c --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_comp.h @@ -0,0 +1,770 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_comp.h + * @author MCD Application Team + * @brief Header file of COMP LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_COMP_H +#define STM32WBxx_LL_COMP_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (COMP1) || defined (COMP2) + +/** @defgroup COMP_LL COMP + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup COMP_LL_Private_Constants COMP Private Constants + * @{ + */ + +/* COMP registers bits positions */ +#define LL_COMP_OUTPUT_LEVEL_BITOFFSET_POS (30UL) /* Value equivalent to POSITION_VAL(COMP_CSR_VALUE) */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup COMP_LL_Private_Macros COMP Private Macros + * @{ + */ + +/** + * @} + */ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup COMP_LL_ES_INIT COMP Exported Init structure + * @{ + */ + +/** + * @brief Structure definition of some features of COMP instance. + */ +typedef struct +{ + uint32_t PowerMode; /*!< Set comparator operating mode to adjust power and speed. + This parameter can be a value of @ref COMP_LL_EC_POWERMODE + + This feature can be modified afterwards using unitary function @ref LL_COMP_SetPowerMode(). */ + + uint32_t InputPlus; /*!< Set comparator input plus (non-inverting input). + This parameter can be a value of @ref COMP_LL_EC_INPUT_PLUS + + This feature can be modified afterwards using unitary function @ref LL_COMP_SetInputPlus(). */ + + uint32_t InputMinus; /*!< Set comparator input minus (inverting input). + This parameter can be a value of @ref COMP_LL_EC_INPUT_MINUS + + This feature can be modified afterwards using unitary function @ref LL_COMP_SetInputMinus(). */ + + uint32_t InputHysteresis; /*!< Set comparator hysteresis mode of the input minus. + This parameter can be a value of @ref COMP_LL_EC_INPUT_HYSTERESIS + + This feature can be modified afterwards using unitary function @ref LL_COMP_SetInputHysteresis(). */ + + uint32_t OutputPolarity; /*!< Set comparator output polarity. + This parameter can be a value of @ref COMP_LL_EC_OUTPUT_POLARITY + + This feature can be modified afterwards using unitary function @ref LL_COMP_SetOutputPolarity(). */ + + uint32_t OutputBlankingSource; /*!< Set comparator blanking source. + This parameter can be a value of @ref COMP_LL_EC_OUTPUT_BLANKING_SOURCE + + This feature can be modified afterwards using unitary function @ref LL_COMP_SetOutputBlankingSource(). */ + +} LL_COMP_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup COMP_LL_Exported_Constants COMP Exported Constants + * @{ + */ + +/** @defgroup COMP_LL_EC_COMMON_WINDOWMODE Comparator common modes - Window mode + * @{ + */ +#define LL_COMP_WINDOWMODE_DISABLE (0x00000000UL) /*!< Window mode disable: Comparators 1 and 2 are independent */ +#define LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON (COMP_CSR_WINMODE) /*!< Window mode enable: Comparators instances pair COMP1 and COMP2 have their input plus connected together. The common input is COMP1 input plus (COMP2 input plus is no more accessible). */ +/** + * @} + */ + +/** @defgroup COMP_LL_EC_POWERMODE Comparator modes - Power mode + * @{ + */ +#define LL_COMP_POWERMODE_HIGHSPEED (0x00000000UL) /*!< COMP power mode to high speed */ +#define LL_COMP_POWERMODE_MEDIUMSPEED (COMP_CSR_PWRMODE_0) /*!< COMP power mode to medium speed */ +#define LL_COMP_POWERMODE_ULTRALOWPOWER (COMP_CSR_PWRMODE_1 | COMP_CSR_PWRMODE_0) /*!< COMP power mode to ultra-low power */ +/** + * @} + */ + +/** @defgroup COMP_LL_EC_INPUT_PLUS Comparator inputs - Input plus (input non-inverting) selection + * @{ + */ +#define LL_COMP_INPUT_PLUS_IO1 (0x00000000UL) /*!< Comparator input plus connected to IO1 (pin PC5 for COMP1, pin PB4 for COMP2) */ +#define LL_COMP_INPUT_PLUS_IO2 (COMP_CSR_INPSEL_0) /*!< Comparator input plus connected to IO2 (pin PB2 for COMP1, pin PB6 for COMP2) */ +#define LL_COMP_INPUT_PLUS_IO3 (COMP_CSR_INPSEL_1) /*!< Comparator input plus connected to IO3 (pin PA1 for COMP1, pin PA3 for COMP2) */ +/** + * @} + */ + +/** @defgroup COMP_LL_EC_INPUT_MINUS Comparator inputs - Input minus (input inverting) selection + * @{ + */ +#define LL_COMP_INPUT_MINUS_1_4VREFINT ( COMP_CSR_SCALEN | COMP_CSR_BRGEN) /*!< Comparator input minus connected to 1/4 VrefInt */ +#define LL_COMP_INPUT_MINUS_1_2VREFINT ( COMP_CSR_INMSEL_0 | COMP_CSR_SCALEN | COMP_CSR_BRGEN) /*!< Comparator input minus connected to 1/2 VrefInt */ +#define LL_COMP_INPUT_MINUS_3_4VREFINT ( COMP_CSR_INMSEL_1 | COMP_CSR_SCALEN | COMP_CSR_BRGEN) /*!< Comparator input minus connected to 3/4 VrefInt */ +#define LL_COMP_INPUT_MINUS_VREFINT ( COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0 | COMP_CSR_SCALEN ) /*!< Comparator input minus connected to VrefInt */ +#define LL_COMP_INPUT_MINUS_IO1 (COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 ) /*!< Comparator input minus connected to IO1 (pin PA9 for COMP1, pin PB3 for COMP2) */ +#define LL_COMP_INPUT_MINUS_IO2 (COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to IO2 (pin PC4 for COMP1, pin PB7 for COMP2) */ +#define LL_COMP_INPUT_MINUS_IO3 ( COMP_CSR_INMESEL_0 | COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to IO3 (pin PA0 for COMP1, pin PA2 for COMP2) */ +#define LL_COMP_INPUT_MINUS_IO4 (COMP_CSR_INMESEL_1 | COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to IO4 (pin PA4 for COMP1, pin PA4 for COMP2) */ +#define LL_COMP_INPUT_MINUS_IO5 (COMP_CSR_INMESEL_1 | COMP_CSR_INMESEL_0 | COMP_CSR_INMSEL_2 | COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0) /*!< Comparator input minus connected to IO5 (pin PA5 for COMP1, pin PA5 for COMP2) */ +/** + * @} + */ + +/** @defgroup COMP_LL_EC_INPUT_HYSTERESIS Comparator input - Hysteresis + * @{ + */ +#define LL_COMP_HYSTERESIS_NONE (0x00000000UL) /*!< No hysteresis */ +#define LL_COMP_HYSTERESIS_LOW ( COMP_CSR_HYST_0) /*!< Hysteresis level low */ +#define LL_COMP_HYSTERESIS_MEDIUM (COMP_CSR_HYST_1 ) /*!< Hysteresis level medium */ +#define LL_COMP_HYSTERESIS_HIGH (COMP_CSR_HYST_1 | COMP_CSR_HYST_0) /*!< Hysteresis level high */ +/** + * @} + */ + +/** @defgroup COMP_LL_EC_OUTPUT_POLARITY Comparator output - Output polarity + * @{ + */ +#define LL_COMP_OUTPUTPOL_NONINVERTED (0x00000000UL) /*!< COMP output polarity is not inverted: comparator output is high when the plus (non-inverting) input is at a higher voltage than the minus (inverting) input */ +#define LL_COMP_OUTPUTPOL_INVERTED (COMP_CSR_POLARITY) /*!< COMP output polarity is inverted: comparator output is low when the plus (non-inverting) input is at a lower voltage than the minus (inverting) input */ +/** + * @} + */ + +/** @defgroup COMP_LL_EC_OUTPUT_BLANKING_SOURCE Comparator output - Blanking source + * @{ + */ +#define LL_COMP_BLANKINGSRC_NONE (0x00000000UL) /*!__REG__, (__VALUE__)) + +/** + * @brief Read a value in COMP register + * @param __INSTANCE__ comparator instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_COMP_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__) +/** + * @} + */ + +/** @defgroup COMP_LL_EM_HELPER_MACRO COMP helper macro + * @{ + */ + +/** + * @brief Helper macro to select the COMP common instance + * to which is belonging the selected COMP instance. + * @note COMP common register instance can be used to + * set parameters common to several COMP instances. + * Refer to functions having argument "COMPxy_COMMON" as parameter. + * @param __COMPx__ COMP instance + * @retval COMP common instance or value "0" if there is no COMP common instance. + */ +#define __LL_COMP_COMMON_INSTANCE(__COMPx__) \ + (COMP12_COMMON) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup COMP_LL_Exported_Functions COMP Exported Functions + * @{ + */ + +/** @defgroup COMP_LL_EF_Configuration_comparator_common Configuration of COMP hierarchical scope: common to several COMP instances + * @{ + */ + +/** + * @brief Set window mode of a pair of comparators instances + * (2 consecutive COMP instances COMP and COMP). + * @rmtoll CSR WINMODE LL_COMP_SetCommonWindowMode + * @param COMPxy_COMMON Comparator common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_COMP_COMMON_INSTANCE() ) + * @param WindowMode This parameter can be one of the following values: + * @arg @ref LL_COMP_WINDOWMODE_DISABLE + * @arg @ref LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetCommonWindowMode(COMP_Common_TypeDef *COMPxy_COMMON, uint32_t WindowMode) +{ + /* Note: On this STM32 serie, window mode can be set only */ + /* from COMP instance: COMP2. */ + MODIFY_REG(COMPxy_COMMON->CSR, COMP_CSR_WINMODE, WindowMode); +} + +/** + * @brief Get window mode of a pair of comparators instances + * (2 consecutive COMP instances COMP and COMP). + * @rmtoll CSR WINMODE LL_COMP_GetCommonWindowMode + * @param COMPxy_COMMON Comparator common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_COMP_COMMON_INSTANCE() ) + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_WINDOWMODE_DISABLE + * @arg @ref LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON + */ +__STATIC_INLINE uint32_t LL_COMP_GetCommonWindowMode(COMP_Common_TypeDef *COMPxy_COMMON) +{ + return (uint32_t)(READ_BIT(COMPxy_COMMON->CSR, COMP_CSR_WINMODE)); +} + +/** + * @} + */ + +/** @defgroup COMP_LL_EF_Configuration_comparator_modes Configuration of comparator modes + * @{ + */ + +/** + * @brief Set comparator instance operating mode to adjust power and speed. + * @rmtoll CSR PWRMODE LL_COMP_SetPowerMode + * @param COMPx Comparator instance + * @param PowerMode This parameter can be one of the following values: + * @arg @ref LL_COMP_POWERMODE_HIGHSPEED + * @arg @ref LL_COMP_POWERMODE_MEDIUMSPEED + * @arg @ref LL_COMP_POWERMODE_ULTRALOWPOWER + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetPowerMode(COMP_TypeDef *COMPx, uint32_t PowerMode) +{ + MODIFY_REG(COMPx->CSR, COMP_CSR_PWRMODE, PowerMode); +} + +/** + * @brief Get comparator instance operating mode to adjust power and speed. + * @rmtoll CSR PWRMODE LL_COMP_GetPowerMode + * @param COMPx Comparator instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_POWERMODE_HIGHSPEED + * @arg @ref LL_COMP_POWERMODE_MEDIUMSPEED + * @arg @ref LL_COMP_POWERMODE_ULTRALOWPOWER + */ +__STATIC_INLINE uint32_t LL_COMP_GetPowerMode(COMP_TypeDef *COMPx) +{ + return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_PWRMODE)); +} + +/** + * @} + */ + +/** @defgroup COMP_LL_EF_Configuration_comparator_inputs Configuration of comparator inputs + * @{ + */ + +/** + * @brief Set comparator inputs minus (inverting) and plus (non-inverting). + * @note In case of comparator input selected to be connected to IO: + * GPIO pins are specific to each comparator instance. + * Refer to description of parameters or to reference manual. + * @note On this STM32 serie, scaler bridge is configurable: + * to optimize power consumption, this function enables the + * voltage scaler bridge only when required + * (when selecting comparator input based on VrefInt: VrefInt or + * subdivision of VrefInt). + * - For scaler bridge power consumption values, + * refer to device datasheet, parameter "IDDA(SCALER)". + * - Voltage scaler requires a delay for voltage stabilization. + * Refer to device datasheet, parameter "tSTART_SCALER". + * - Scaler bridge is common for all comparator instances, + * therefore if at least one of the comparator instance + * is requiring the scaler bridge, it remains enabled. + * @rmtoll CSR INMSEL LL_COMP_ConfigInputs\n + * CSR INPSEL LL_COMP_ConfigInputs\n + * CSR BRGEN LL_COMP_ConfigInputs\n + * CSR SCALEN LL_COMP_ConfigInputs + * @param COMPx Comparator instance + * @param InputMinus This parameter can be one of the following values: + * @arg @ref LL_COMP_INPUT_MINUS_1_4VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_1_2VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_3_4VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_IO1 + * @arg @ref LL_COMP_INPUT_MINUS_IO2 + * @arg @ref LL_COMP_INPUT_MINUS_IO3 + * @arg @ref LL_COMP_INPUT_MINUS_IO4 + * @arg @ref LL_COMP_INPUT_MINUS_IO5 + * @param InputPlus This parameter can be one of the following values: + * @arg @ref LL_COMP_INPUT_PLUS_IO1 + * @arg @ref LL_COMP_INPUT_PLUS_IO2 + * @arg @ref LL_COMP_INPUT_PLUS_IO3 (*) + * + * (*) Parameter not available on all devices. + * @retval None + */ +__STATIC_INLINE void LL_COMP_ConfigInputs(COMP_TypeDef *COMPx, uint32_t InputMinus, uint32_t InputPlus) +{ + MODIFY_REG(COMPx->CSR, + COMP_CSR_INMESEL | COMP_CSR_INMSEL | COMP_CSR_INPSEL | COMP_CSR_SCALEN | COMP_CSR_BRGEN, + InputMinus | InputPlus); +} + +/** + * @brief Set comparator input plus (non-inverting). + * @note In case of comparator input selected to be connected to IO: + * GPIO pins are specific to each comparator instance. + * Refer to description of parameters or to reference manual. + * @rmtoll CSR INPSEL LL_COMP_SetInputPlus + * @param COMPx Comparator instance + * @param InputPlus This parameter can be one of the following values: + * @arg @ref LL_COMP_INPUT_PLUS_IO1 + * @arg @ref LL_COMP_INPUT_PLUS_IO2 + * @arg @ref LL_COMP_INPUT_PLUS_IO3 (*) + * + * (*) Parameter not available on all devices. + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetInputPlus(COMP_TypeDef *COMPx, uint32_t InputPlus) +{ + MODIFY_REG(COMPx->CSR, COMP_CSR_INPSEL, InputPlus); +} + +/** + * @brief Get comparator input plus (non-inverting). + * @note In case of comparator input selected to be connected to IO: + * GPIO pins are specific to each comparator instance. + * Refer to description of parameters or to reference manual. + * @rmtoll CSR INPSEL LL_COMP_GetInputPlus + * @param COMPx Comparator instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_INPUT_PLUS_IO1 + * @arg @ref LL_COMP_INPUT_PLUS_IO2 + * @arg @ref LL_COMP_INPUT_PLUS_IO3 (*) + * + * (*) Parameter not available on all devices. + */ +__STATIC_INLINE uint32_t LL_COMP_GetInputPlus(COMP_TypeDef *COMPx) +{ + return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_INPSEL)); +} + +/** + * @brief Set comparator input minus (inverting). + * @note In case of comparator input selected to be connected to IO: + * GPIO pins are specific to each comparator instance. + * Refer to description of parameters or to reference manual. + * @note On this STM32 serie, scaler bridge is configurable: + * to optimize power consumption, this function enables the + * voltage scaler bridge only when required + * (when selecting comparator input based on VrefInt: VrefInt or + * subdivision of VrefInt). + * - For scaler bridge power consumption values, + * refer to device datasheet, parameter "IDDA(SCALER)". + * - Voltage scaler requires a delay for voltage stabilization. + * Refer to device datasheet, parameter "tSTART_SCALER". + * - Scaler bridge is common for all comparator instances, + * therefore if at least one of the comparator instance + * is requiring the scaler bridge, it remains enabled. + * @rmtoll CSR INMSEL LL_COMP_SetInputMinus\n + * CSR BRGEN LL_COMP_SetInputMinus\n + * CSR SCALEN LL_COMP_SetInputMinus + * @param COMPx Comparator instance + * @param InputMinus This parameter can be one of the following values: + * @arg @ref LL_COMP_INPUT_MINUS_1_4VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_1_2VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_3_4VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_IO1 + * @arg @ref LL_COMP_INPUT_MINUS_IO2 + * @arg @ref LL_COMP_INPUT_MINUS_IO3 + * @arg @ref LL_COMP_INPUT_MINUS_IO4 + * @arg @ref LL_COMP_INPUT_MINUS_IO5 + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetInputMinus(COMP_TypeDef *COMPx, uint32_t InputMinus) +{ + MODIFY_REG(COMPx->CSR, COMP_CSR_INMESEL | COMP_CSR_INMSEL | COMP_CSR_SCALEN | COMP_CSR_BRGEN, InputMinus); +} + +/** + * @brief Get comparator input minus (inverting). + * @note In case of comparator input selected to be connected to IO: + * GPIO pins are specific to each comparator instance. + * Refer to description of parameters or to reference manual. + * @rmtoll CSR INMSEL LL_COMP_GetInputMinus\n + * CSR BRGEN LL_COMP_GetInputMinus\n + * CSR SCALEN LL_COMP_GetInputMinus + * @param COMPx Comparator instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_INPUT_MINUS_1_4VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_1_2VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_3_4VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_VREFINT + * @arg @ref LL_COMP_INPUT_MINUS_IO1 + * @arg @ref LL_COMP_INPUT_MINUS_IO2 + * @arg @ref LL_COMP_INPUT_MINUS_IO3 + * @arg @ref LL_COMP_INPUT_MINUS_IO4 + * @arg @ref LL_COMP_INPUT_MINUS_IO5 + */ +__STATIC_INLINE uint32_t LL_COMP_GetInputMinus(COMP_TypeDef *COMPx) +{ + return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_INMESEL | COMP_CSR_INMSEL | COMP_CSR_SCALEN | COMP_CSR_BRGEN)); +} + +/** + * @brief Set comparator instance hysteresis mode of the input minus (inverting input). + * @rmtoll CSR HYST LL_COMP_SetInputHysteresis + * @param COMPx Comparator instance + * @param InputHysteresis This parameter can be one of the following values: + * @arg @ref LL_COMP_HYSTERESIS_NONE + * @arg @ref LL_COMP_HYSTERESIS_LOW + * @arg @ref LL_COMP_HYSTERESIS_MEDIUM + * @arg @ref LL_COMP_HYSTERESIS_HIGH + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetInputHysteresis(COMP_TypeDef *COMPx, uint32_t InputHysteresis) +{ + MODIFY_REG(COMPx->CSR, COMP_CSR_HYST, InputHysteresis); +} + +/** + * @brief Get comparator instance hysteresis mode of the minus (inverting) input. + * @rmtoll CSR HYST LL_COMP_GetInputHysteresis + * @param COMPx Comparator instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_HYSTERESIS_NONE + * @arg @ref LL_COMP_HYSTERESIS_LOW + * @arg @ref LL_COMP_HYSTERESIS_MEDIUM + * @arg @ref LL_COMP_HYSTERESIS_HIGH + */ +__STATIC_INLINE uint32_t LL_COMP_GetInputHysteresis(COMP_TypeDef *COMPx) +{ + return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_HYST)); +} + +/** + * @} + */ + +/** @defgroup COMP_LL_EF_Configuration_comparator_output Configuration of comparator output + * @{ + */ + +/** + * @brief Set comparator instance output polarity. + * @rmtoll CSR POLARITY LL_COMP_SetOutputPolarity + * @param COMPx Comparator instance + * @param OutputPolarity This parameter can be one of the following values: + * @arg @ref LL_COMP_OUTPUTPOL_NONINVERTED + * @arg @ref LL_COMP_OUTPUTPOL_INVERTED + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetOutputPolarity(COMP_TypeDef *COMPx, uint32_t OutputPolarity) +{ + MODIFY_REG(COMPx->CSR, COMP_CSR_POLARITY, OutputPolarity); +} + +/** + * @brief Get comparator instance output polarity. + * @rmtoll CSR POLARITY LL_COMP_GetOutputPolarity + * @param COMPx Comparator instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_OUTPUTPOL_NONINVERTED + * @arg @ref LL_COMP_OUTPUTPOL_INVERTED + */ +__STATIC_INLINE uint32_t LL_COMP_GetOutputPolarity(COMP_TypeDef *COMPx) +{ + return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_POLARITY)); +} + +/** + * @brief Set comparator instance blanking source. + * @note Blanking source may be specific to each comparator instance. + * Refer to description of parameters or to reference manual. + * @note Availability of parameters of blanking source from timer + * depends on timers availability on the selected device. + * @rmtoll CSR BLANKING LL_COMP_SetOutputBlankingSource + * @param COMPx Comparator instance + * @param BlankingSource This parameter can be one of the following values: + * @arg @ref LL_COMP_BLANKINGSRC_NONE + * @arg @ref LL_COMP_BLANKINGSRC_TIM1_OC5 (1) + * @arg @ref LL_COMP_BLANKINGSRC_TIM2_OC3 (1) + * + * (1) Parameter availability depending on timer availability + * on the selected device. + * @retval None + */ +__STATIC_INLINE void LL_COMP_SetOutputBlankingSource(COMP_TypeDef *COMPx, uint32_t BlankingSource) +{ + MODIFY_REG(COMPx->CSR, COMP_CSR_BLANKING, BlankingSource); +} + +/** + * @brief Get comparator instance blanking source. + * @note Availability of parameters of blanking source from timer + * depends on timers availability on the selected device. + * @note Blanking source may be specific to each comparator instance. + * Refer to description of parameters or to reference manual. + * @rmtoll CSR BLANKING LL_COMP_GetOutputBlankingSource + * @param COMPx Comparator instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_BLANKINGSRC_NONE + * @arg @ref LL_COMP_BLANKINGSRC_TIM1_OC5 (1) + * @arg @ref LL_COMP_BLANKINGSRC_TIM2_OC3 (1) + * + * (1) Parameter availability depending on timer availability + * on the selected device. + */ +__STATIC_INLINE uint32_t LL_COMP_GetOutputBlankingSource(COMP_TypeDef *COMPx) +{ + return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_BLANKING)); +} + +/** + * @} + */ + +/** @defgroup COMP_LL_EF_Operation Operation on comparator instance + * @{ + */ + +/** + * @brief Enable comparator instance. + * @note After enable from off state, comparator requires a delay + * to reach reach propagation delay specification. + * Refer to device datasheet, parameter "tSTART". + * @rmtoll CSR EN LL_COMP_Enable + * @param COMPx Comparator instance + * @retval None + */ +__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx) +{ + SET_BIT(COMPx->CSR, COMP_CSR_EN); +} + +/** + * @brief Disable comparator instance. + * @rmtoll CSR EN LL_COMP_Disable + * @param COMPx Comparator instance + * @retval None + */ +__STATIC_INLINE void LL_COMP_Disable(COMP_TypeDef *COMPx) +{ + CLEAR_BIT(COMPx->CSR, COMP_CSR_EN); +} + +/** + * @brief Get comparator enable state + * (0: COMP is disabled, 1: COMP is enabled) + * @rmtoll CSR EN LL_COMP_IsEnabled + * @param COMPx Comparator instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_COMP_IsEnabled(COMP_TypeDef *COMPx) +{ + return ((READ_BIT(COMPx->CSR, COMP_CSR_EN) == (COMP_CSR_EN)) ? 1UL : 0UL); +} + +/** + * @brief Lock comparator instance. + * @note Once locked, comparator configuration can be accessed in read-only. + * @note The only way to unlock the comparator is a device hardware reset. + * @rmtoll CSR LOCK LL_COMP_Lock + * @param COMPx Comparator instance + * @retval None + */ +__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx) +{ + SET_BIT(COMPx->CSR, COMP_CSR_LOCK); +} + +/** + * @brief Get comparator lock state + * (0: COMP is unlocked, 1: COMP is locked). + * @note Once locked, comparator configuration can be accessed in read-only. + * @note The only way to unlock the comparator is a device hardware reset. + * @rmtoll CSR LOCK LL_COMP_IsLocked + * @param COMPx Comparator instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_COMP_IsLocked(COMP_TypeDef *COMPx) +{ + return ((READ_BIT(COMPx->CSR, COMP_CSR_LOCK) == (COMP_CSR_LOCK)) ? 1UL : 0UL); +} + +/** + * @brief Read comparator instance output level. + * @note The comparator output level depends on the selected polarity + * (Refer to function @ref LL_COMP_SetOutputPolarity()). + * If the comparator polarity is not inverted: + * - Comparator output is low when the input plus + * is at a lower voltage than the input minus + * - Comparator output is high when the input plus + * is at a higher voltage than the input minus + * If the comparator polarity is inverted: + * - Comparator output is high when the input plus + * is at a lower voltage than the input minus + * - Comparator output is low when the input plus + * is at a higher voltage than the input minus + * @rmtoll CSR VALUE LL_COMP_ReadOutputLevel + * @param COMPx Comparator instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_COMP_OUTPUT_LEVEL_LOW + * @arg @ref LL_COMP_OUTPUT_LEVEL_HIGH + */ +__STATIC_INLINE uint32_t LL_COMP_ReadOutputLevel(COMP_TypeDef *COMPx) +{ + return (uint32_t)(READ_BIT(COMPx->CSR, COMP_CSR_VALUE) + >> LL_COMP_OUTPUT_LEVEL_BITOFFSET_POS); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup COMP_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_COMP_DeInit(COMP_TypeDef *COMPx); +ErrorStatus LL_COMP_Init(COMP_TypeDef *COMPx, LL_COMP_InitTypeDef *COMP_InitStruct); +void LL_COMP_StructInit(LL_COMP_InitTypeDef *COMP_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* COMP1 || COMP2 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_COMP_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h new file mode 100644 index 0000000..9fed3ed --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_cortex.h @@ -0,0 +1,639 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_cortex.h + * @author MCD Application Team + * @brief Header file of CORTEX LL module. + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The LL CORTEX driver contains a set of generic APIs that can be + used by user: + (+) SYSTICK configuration used by @ref LL_mDelay and @ref LL_Init1msTick + functions + (+) Low power mode configuration (SCB register of Cortex-MCU) + (+) MPU API to configure and enable regions + (+) API to access to MCU info (CPUID register) + (+) API to enable fault handler (SHCSR accesses) + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_CORTEX_H +#define STM32WBxx_LL_CORTEX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +/** @defgroup CORTEX_LL CORTEX + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants + * @{ + */ + +/** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source + * @{ + */ +#define LL_SYSTICK_CLKSOURCE_HCLK_DIV8 0x00000000U /*!< AHB clock divided by 8 selected as SysTick clock source.*/ +#define LL_SYSTICK_CLKSOURCE_HCLK SysTick_CTRL_CLKSOURCE_Msk /*!< AHB clock selected as SysTick clock source. */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_FAULT Handler Fault type + * @{ + */ +#define LL_HANDLER_FAULT_USG SCB_SHCSR_USGFAULTENA_Msk /*!< Usage fault */ +#define LL_HANDLER_FAULT_BUS SCB_SHCSR_BUSFAULTENA_Msk /*!< Bus fault */ +#define LL_HANDLER_FAULT_MEM SCB_SHCSR_MEMFAULTENA_Msk /*!< Memory management fault */ +/** + * @} + */ + +#if __MPU_PRESENT + +/** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control + * @{ + */ +#define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE 0x00000000U /*!< Disable NMI and privileged SW access */ +#define LL_MPU_CTRL_HARDFAULT_NMI MPU_CTRL_HFNMIENA_Msk /*!< Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers */ +#define LL_MPU_CTRL_PRIVILEGED_DEFAULT MPU_CTRL_PRIVDEFENA_Msk /*!< Enable privileged software access to default memory map */ +#define LL_MPU_CTRL_HFNMI_PRIVDEF (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< Enable NMI and privileged SW access */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_REGION MPU Region Number + * @{ + */ +#define LL_MPU_REGION_NUMBER0 0x00U /*!< REGION Number 0 */ +#define LL_MPU_REGION_NUMBER1 0x01U /*!< REGION Number 1 */ +#define LL_MPU_REGION_NUMBER2 0x02U /*!< REGION Number 2 */ +#define LL_MPU_REGION_NUMBER3 0x03U /*!< REGION Number 3 */ +#define LL_MPU_REGION_NUMBER4 0x04U /*!< REGION Number 4 */ +#define LL_MPU_REGION_NUMBER5 0x05U /*!< REGION Number 5 */ +#define LL_MPU_REGION_NUMBER6 0x06U /*!< REGION Number 6 */ +#define LL_MPU_REGION_NUMBER7 0x07U /*!< REGION Number 7 */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size + * @{ + */ +#define LL_MPU_REGION_SIZE_32B (0x04U << MPU_RASR_SIZE_Pos) /*!< 32B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_64B (0x05U << MPU_RASR_SIZE_Pos) /*!< 64B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_128B (0x06U << MPU_RASR_SIZE_Pos) /*!< 128B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_256B (0x07U << MPU_RASR_SIZE_Pos) /*!< 256B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_512B (0x08U << MPU_RASR_SIZE_Pos) /*!< 512B Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_1KB (0x09U << MPU_RASR_SIZE_Pos) /*!< 1KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_2KB (0x0AU << MPU_RASR_SIZE_Pos) /*!< 2KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_4KB (0x0BU << MPU_RASR_SIZE_Pos) /*!< 4KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_8KB (0x0CU << MPU_RASR_SIZE_Pos) /*!< 8KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_16KB (0x0DU << MPU_RASR_SIZE_Pos) /*!< 16KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_32KB (0x0EU << MPU_RASR_SIZE_Pos) /*!< 32KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_64KB (0x0FU << MPU_RASR_SIZE_Pos) /*!< 64KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_128KB (0x10U << MPU_RASR_SIZE_Pos) /*!< 128KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_256KB (0x11U << MPU_RASR_SIZE_Pos) /*!< 256KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_512KB (0x12U << MPU_RASR_SIZE_Pos) /*!< 512KB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_1MB (0x13U << MPU_RASR_SIZE_Pos) /*!< 1MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_2MB (0x14U << MPU_RASR_SIZE_Pos) /*!< 2MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_4MB (0x15U << MPU_RASR_SIZE_Pos) /*!< 4MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_8MB (0x16U << MPU_RASR_SIZE_Pos) /*!< 8MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_16MB (0x17U << MPU_RASR_SIZE_Pos) /*!< 16MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_32MB (0x18U << MPU_RASR_SIZE_Pos) /*!< 32MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_64MB (0x19U << MPU_RASR_SIZE_Pos) /*!< 64MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_128MB (0x1AU << MPU_RASR_SIZE_Pos) /*!< 128MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_256MB (0x1BU << MPU_RASR_SIZE_Pos) /*!< 256MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_512MB (0x1CU << MPU_RASR_SIZE_Pos) /*!< 512MB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_1GB (0x1DU << MPU_RASR_SIZE_Pos) /*!< 1GB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_2GB (0x1EU << MPU_RASR_SIZE_Pos) /*!< 2GB Size of the MPU protection region */ +#define LL_MPU_REGION_SIZE_4GB (0x1FU << MPU_RASR_SIZE_Pos) /*!< 4GB Size of the MPU protection region */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges + * @{ + */ +#define LL_MPU_REGION_NO_ACCESS (0x00U << MPU_RASR_AP_Pos) /*!< No access*/ +#define LL_MPU_REGION_PRIV_RW (0x01U << MPU_RASR_AP_Pos) /*!< RW privileged (privileged access only)*/ +#define LL_MPU_REGION_PRIV_RW_URO (0x02U << MPU_RASR_AP_Pos) /*!< RW privileged - RO user (Write in a user program generates a fault) */ +#define LL_MPU_REGION_FULL_ACCESS (0x03U << MPU_RASR_AP_Pos) /*!< RW privileged & user (Full access) */ +#define LL_MPU_REGION_PRIV_RO (0x05U << MPU_RASR_AP_Pos) /*!< RO privileged (privileged read only)*/ +#define LL_MPU_REGION_PRIV_RO_URO (0x06U << MPU_RASR_AP_Pos) /*!< RO privileged & user (read only) */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_TEX MPU TEX Level + * @{ + */ +#define LL_MPU_TEX_LEVEL0 (0x00U << MPU_RASR_TEX_Pos) /*!< b000 for TEX bits */ +#define LL_MPU_TEX_LEVEL1 (0x01U << MPU_RASR_TEX_Pos) /*!< b001 for TEX bits */ +#define LL_MPU_TEX_LEVEL2 (0x02U << MPU_RASR_TEX_Pos) /*!< b010 for TEX bits */ +#define LL_MPU_TEX_LEVEL4 (0x04U << MPU_RASR_TEX_Pos) /*!< b100 for TEX bits */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access + * @{ + */ +#define LL_MPU_INSTRUCTION_ACCESS_ENABLE 0x00U /*!< Instruction fetches enabled */ +#define LL_MPU_INSTRUCTION_ACCESS_DISABLE MPU_RASR_XN_Msk /*!< Instruction fetches disabled*/ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access + * @{ + */ +#define LL_MPU_ACCESS_SHAREABLE MPU_RASR_S_Msk /*!< Shareable memory attribute */ +#define LL_MPU_ACCESS_NOT_SHAREABLE 0x00U /*!< Not Shareable memory attribute */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access + * @{ + */ +#define LL_MPU_ACCESS_CACHEABLE MPU_RASR_C_Msk /*!< Cacheable memory attribute */ +#define LL_MPU_ACCESS_NOT_CACHEABLE 0x00U /*!< Not Cacheable memory attribute */ +/** + * @} + */ + +/** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access + * @{ + */ +#define LL_MPU_ACCESS_BUFFERABLE MPU_RASR_B_Msk /*!< Bufferable memory attribute */ +#define LL_MPU_ACCESS_NOT_BUFFERABLE 0x00U /*!< Not Bufferable memory attribute */ +/** + * @} + */ +#endif /* __MPU_PRESENT */ +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions + * @{ + */ + +/** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK + * @{ + */ + +/** + * @brief This function checks if the Systick counter flag is active or not. + * @note It can be used in timeout function on application side. + * @rmtoll STK_CTRL COUNTFLAG LL_SYSTICK_IsActiveCounterFlag + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void) +{ + return (((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk)) ? 1UL : 0UL); +} + +/** + * @brief Configures the SysTick clock source + * @rmtoll STK_CTRL CLKSOURCE LL_SYSTICK_SetClkSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8 + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK + * @retval None + */ +__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source) +{ + if (Source == LL_SYSTICK_CLKSOURCE_HCLK) + { + SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK); + } + else + { + CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK); + } +} + +/** + * @brief Get the SysTick clock source + * @rmtoll STK_CTRL CLKSOURCE LL_SYSTICK_GetClkSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8 + * @arg @ref LL_SYSTICK_CLKSOURCE_HCLK + */ +__STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(void) +{ + return READ_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK); +} + +/** + * @brief Enable SysTick exception request + * @rmtoll STK_CTRL TICKINT LL_SYSTICK_EnableIT + * @retval None + */ +__STATIC_INLINE void LL_SYSTICK_EnableIT(void) +{ + SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); +} + +/** + * @brief Disable SysTick exception request + * @rmtoll STK_CTRL TICKINT LL_SYSTICK_DisableIT + * @retval None + */ +__STATIC_INLINE void LL_SYSTICK_DisableIT(void) +{ + CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk); +} + +/** + * @brief Checks if the SYSTICK interrupt is enabled or disabled. + * @rmtoll STK_CTRL TICKINT LL_SYSTICK_IsEnabledIT + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSTICK_IsEnabledIT(void) +{ + return ((READ_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk) == (SysTick_CTRL_TICKINT_Msk)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup CORTEX_LL_EF_LOW_POWER_MODE LOW POWER MODE + * @{ + */ + +/** + * @brief Processor uses sleep as its low power mode + * @rmtoll SCB_SCR SLEEPDEEP LL_LPM_EnableSleep + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableSleep(void) +{ + /* Clear SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); +} + +/** + * @brief Processor uses deep sleep as its low power mode + * @rmtoll SCB_SCR SLEEPDEEP LL_LPM_EnableDeepSleep + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableDeepSleep(void) +{ + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); +} + +/** + * @brief Configures sleep-on-exit when returning from Handler mode to Thread mode. + * @note Setting this bit to 1 enables an interrupt-driven application to avoid returning to an + * empty main application. + * @rmtoll SCB_SCR SLEEPONEXIT LL_LPM_EnableSleepOnExit + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableSleepOnExit(void) +{ + /* Set SLEEPONEXIT bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); +} + +/** + * @brief Do not sleep when returning to Thread mode. + * @rmtoll SCB_SCR SLEEPONEXIT LL_LPM_DisableSleepOnExit + * @retval None + */ +__STATIC_INLINE void LL_LPM_DisableSleepOnExit(void) +{ + /* Clear SLEEPONEXIT bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); +} + +/** + * @brief Enabled events and all interrupts, including disabled interrupts, can wakeup the + * processor. + * @rmtoll SCB_SCR SEVEONPEND LL_LPM_EnableEventOnPend + * @retval None + */ +__STATIC_INLINE void LL_LPM_EnableEventOnPend(void) +{ + /* Set SEVEONPEND bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); +} + +/** + * @brief Only enabled interrupts or events can wakeup the processor, disabled interrupts are + * excluded + * @rmtoll SCB_SCR SEVEONPEND LL_LPM_DisableEventOnPend + * @retval None + */ +__STATIC_INLINE void LL_LPM_DisableEventOnPend(void) +{ + /* Clear SEVEONPEND bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); +} + +/** + * @} + */ + +/** @defgroup CORTEX_LL_EF_HANDLER HANDLER + * @{ + */ + +/** + * @brief Enable a fault in System handler control register (SHCSR) + * @rmtoll SCB_SHCSR MEMFAULTENA LL_HANDLER_EnableFault + * @param Fault This parameter can be a combination of the following values: + * @arg @ref LL_HANDLER_FAULT_USG + * @arg @ref LL_HANDLER_FAULT_BUS + * @arg @ref LL_HANDLER_FAULT_MEM + * @retval None + */ +__STATIC_INLINE void LL_HANDLER_EnableFault(uint32_t Fault) +{ + /* Enable the system handler fault */ + SET_BIT(SCB->SHCSR, Fault); +} + +/** + * @brief Disable a fault in System handler control register (SHCSR) + * @rmtoll SCB_SHCSR MEMFAULTENA LL_HANDLER_DisableFault + * @param Fault This parameter can be a combination of the following values: + * @arg @ref LL_HANDLER_FAULT_USG + * @arg @ref LL_HANDLER_FAULT_BUS + * @arg @ref LL_HANDLER_FAULT_MEM + * @retval None + */ +__STATIC_INLINE void LL_HANDLER_DisableFault(uint32_t Fault) +{ + /* Disable the system handler fault */ + CLEAR_BIT(SCB->SHCSR, Fault); +} + +/** + * @} + */ + +/** @defgroup CORTEX_LL_EF_MCU_INFO MCU INFO + * @{ + */ + +/** + * @brief Get Implementer code + * @rmtoll SCB_CPUID IMPLEMENTER LL_CPUID_GetImplementer + * @retval Value should be equal to 0x41 for ARM + */ +__STATIC_INLINE uint32_t LL_CPUID_GetImplementer(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_IMPLEMENTER_Msk) >> SCB_CPUID_IMPLEMENTER_Pos); +} + +/** + * @brief Get Variant number (The r value in the rnpn product revision identifier) + * @rmtoll SCB_CPUID VARIANT LL_CPUID_GetVariant + * @retval Value between 0 and 255 (0x0: revision 0) + */ +__STATIC_INLINE uint32_t LL_CPUID_GetVariant(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_VARIANT_Msk) >> SCB_CPUID_VARIANT_Pos); +} + +/** + * @brief Get Constant number + * @rmtoll SCB_CPUID ARCHITECTURE LL_CPUID_GetConstant + * @retval Value should be equal to 0xF for Cortex-M4 devices + */ +__STATIC_INLINE uint32_t LL_CPUID_GetConstant(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_ARCHITECTURE_Msk) >> SCB_CPUID_ARCHITECTURE_Pos); +} + +/** + * @brief Get Part number + * @rmtoll SCB_CPUID PARTNO LL_CPUID_GetParNo + * @retval Value should be equal to 0xC24 for Cortex-M4 + */ +__STATIC_INLINE uint32_t LL_CPUID_GetParNo(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_PARTNO_Msk) >> SCB_CPUID_PARTNO_Pos); +} + +/** + * @brief Get Revision number (The p value in the rnpn product revision identifier, indicates patch release) + * @rmtoll SCB_CPUID REVISION LL_CPUID_GetRevision + * @retval Value between 0 and 255 (0x1: patch 1) + */ +__STATIC_INLINE uint32_t LL_CPUID_GetRevision(void) +{ + return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_REVISION_Msk) >> SCB_CPUID_REVISION_Pos); +} + +/** + * @} + */ + +#if __MPU_PRESENT +/** @defgroup CORTEX_LL_EF_MPU MPU + * @{ + */ + +/** + * @brief Enable MPU with input options + * @rmtoll MPU_CTRL ENABLE LL_MPU_Enable + * @param Options This parameter can be one of the following values: + * @arg @ref LL_MPU_CTRL_HFNMI_PRIVDEF_NONE + * @arg @ref LL_MPU_CTRL_HARDFAULT_NMI + * @arg @ref LL_MPU_CTRL_PRIVILEGED_DEFAULT + * @arg @ref LL_MPU_CTRL_HFNMI_PRIVDEF + * @retval None + */ +__STATIC_INLINE void LL_MPU_Enable(uint32_t Options) +{ + /* Enable the MPU*/ + WRITE_REG(MPU->CTRL, (MPU_CTRL_ENABLE_Msk | Options)); + /* Ensure MPU settings take effects */ + __DSB(); + /* Sequence instruction fetches using update settings */ + __ISB(); +} + +/** + * @brief Disable MPU + * @rmtoll MPU_CTRL ENABLE LL_MPU_Disable + * @retval None + */ +__STATIC_INLINE void LL_MPU_Disable(void) +{ + /* Make sure outstanding transfers are done */ + __DMB(); + /* Disable MPU*/ + WRITE_REG(MPU->CTRL, 0U); +} + +/** + * @brief Check if MPU is enabled or not + * @rmtoll MPU_CTRL ENABLE LL_MPU_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_MPU_IsEnabled(void) +{ + return ((READ_BIT(MPU->CTRL, MPU_CTRL_ENABLE_Msk) == (MPU_CTRL_ENABLE_Msk)) ? 1UL : 0UL); +} + +/** + * @brief Enable a MPU region + * @rmtoll MPU_RASR ENABLE LL_MPU_EnableRegion + * @param Region This parameter can be one of the following values: + * @arg @ref LL_MPU_REGION_NUMBER0 + * @arg @ref LL_MPU_REGION_NUMBER1 + * @arg @ref LL_MPU_REGION_NUMBER2 + * @arg @ref LL_MPU_REGION_NUMBER3 + * @arg @ref LL_MPU_REGION_NUMBER4 + * @arg @ref LL_MPU_REGION_NUMBER5 + * @arg @ref LL_MPU_REGION_NUMBER6 + * @arg @ref LL_MPU_REGION_NUMBER7 + * @retval None + */ +__STATIC_INLINE void LL_MPU_EnableRegion(uint32_t Region) +{ + /* Set Region number */ + WRITE_REG(MPU->RNR, Region); + /* Enable the MPU region */ + SET_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk); +} + +/** + * @brief Configure and enable a region + * @rmtoll MPU_RNR REGION LL_MPU_ConfigRegion\n + * MPU_RBAR REGION LL_MPU_ConfigRegion\n + * MPU_RBAR ADDR LL_MPU_ConfigRegion\n + * MPU_RASR XN LL_MPU_ConfigRegion\n + * MPU_RASR AP LL_MPU_ConfigRegion\n + * MPU_RASR S LL_MPU_ConfigRegion\n + * MPU_RASR C LL_MPU_ConfigRegion\n + * MPU_RASR B LL_MPU_ConfigRegion\n + * MPU_RASR SIZE LL_MPU_ConfigRegion + * @param Region This parameter can be one of the following values: + * @arg @ref LL_MPU_REGION_NUMBER0 + * @arg @ref LL_MPU_REGION_NUMBER1 + * @arg @ref LL_MPU_REGION_NUMBER2 + * @arg @ref LL_MPU_REGION_NUMBER3 + * @arg @ref LL_MPU_REGION_NUMBER4 + * @arg @ref LL_MPU_REGION_NUMBER5 + * @arg @ref LL_MPU_REGION_NUMBER6 + * @arg @ref LL_MPU_REGION_NUMBER7 + * @param Address Value of region base address + * @param SubRegionDisable Sub-region disable value between Min_Data = 0x00 and Max_Data = 0xFF + * @param Attributes This parameter can be a combination of the following values: + * @arg @ref LL_MPU_REGION_SIZE_32B or @ref LL_MPU_REGION_SIZE_64B or @ref LL_MPU_REGION_SIZE_128B or @ref LL_MPU_REGION_SIZE_256B or @ref LL_MPU_REGION_SIZE_512B + * or @ref LL_MPU_REGION_SIZE_1KB or @ref LL_MPU_REGION_SIZE_2KB or @ref LL_MPU_REGION_SIZE_4KB or @ref LL_MPU_REGION_SIZE_8KB or @ref LL_MPU_REGION_SIZE_16KB + * or @ref LL_MPU_REGION_SIZE_32KB or @ref LL_MPU_REGION_SIZE_64KB or @ref LL_MPU_REGION_SIZE_128KB or @ref LL_MPU_REGION_SIZE_256KB or @ref LL_MPU_REGION_SIZE_512KB + * or @ref LL_MPU_REGION_SIZE_1MB or @ref LL_MPU_REGION_SIZE_2MB or @ref LL_MPU_REGION_SIZE_4MB or @ref LL_MPU_REGION_SIZE_8MB or @ref LL_MPU_REGION_SIZE_16MB + * or @ref LL_MPU_REGION_SIZE_32MB or @ref LL_MPU_REGION_SIZE_64MB or @ref LL_MPU_REGION_SIZE_128MB or @ref LL_MPU_REGION_SIZE_256MB or @ref LL_MPU_REGION_SIZE_512MB + * or @ref LL_MPU_REGION_SIZE_1GB or @ref LL_MPU_REGION_SIZE_2GB or @ref LL_MPU_REGION_SIZE_4GB + * @arg @ref LL_MPU_REGION_NO_ACCESS or @ref LL_MPU_REGION_PRIV_RW or @ref LL_MPU_REGION_PRIV_RW_URO or @ref LL_MPU_REGION_FULL_ACCESS + * or @ref LL_MPU_REGION_PRIV_RO or @ref LL_MPU_REGION_PRIV_RO_URO + * @arg @ref LL_MPU_TEX_LEVEL0 or @ref LL_MPU_TEX_LEVEL1 or @ref LL_MPU_TEX_LEVEL2 or @ref LL_MPU_TEX_LEVEL4 + * @arg @ref LL_MPU_INSTRUCTION_ACCESS_ENABLE or @ref LL_MPU_INSTRUCTION_ACCESS_DISABLE + * @arg @ref LL_MPU_ACCESS_SHAREABLE or @ref LL_MPU_ACCESS_NOT_SHAREABLE + * @arg @ref LL_MPU_ACCESS_CACHEABLE or @ref LL_MPU_ACCESS_NOT_CACHEABLE + * @arg @ref LL_MPU_ACCESS_BUFFERABLE or @ref LL_MPU_ACCESS_NOT_BUFFERABLE + * @retval None + */ +__STATIC_INLINE void LL_MPU_ConfigRegion(uint32_t Region, uint32_t SubRegionDisable, uint32_t Address, uint32_t Attributes) +{ + /* Set Region number */ + WRITE_REG(MPU->RNR, Region); + /* Set base address */ + WRITE_REG(MPU->RBAR, (Address & 0xFFFFFFE0U)); + /* Configure MPU */ + WRITE_REG(MPU->RASR, (MPU_RASR_ENABLE_Msk | Attributes | (SubRegionDisable << MPU_RASR_SRD_Pos))); +} + +/** + * @brief Disable a region + * @rmtoll MPU_RNR REGION LL_MPU_DisableRegion\n + * MPU_RASR ENABLE LL_MPU_DisableRegion + * @param Region This parameter can be one of the following values: + * @arg @ref LL_MPU_REGION_NUMBER0 + * @arg @ref LL_MPU_REGION_NUMBER1 + * @arg @ref LL_MPU_REGION_NUMBER2 + * @arg @ref LL_MPU_REGION_NUMBER3 + * @arg @ref LL_MPU_REGION_NUMBER4 + * @arg @ref LL_MPU_REGION_NUMBER5 + * @arg @ref LL_MPU_REGION_NUMBER6 + * @arg @ref LL_MPU_REGION_NUMBER7 + * @retval None + */ +__STATIC_INLINE void LL_MPU_DisableRegion(uint32_t Region) +{ + /* Set Region number */ + WRITE_REG(MPU->RNR, Region); + /* Disable the MPU region */ + CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk); +} + +/** + * @} + */ + +#endif /* __MPU_PRESENT */ +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_CORTEX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crc.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crc.h new file mode 100644 index 0000000..84158a1 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crc.h @@ -0,0 +1,464 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_crc.h + * @author MCD Application Team + * @brief Header file of CRC LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_CRC_H +#define STM32WBxx_LL_CRC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(CRC) + +/** @defgroup CRC_LL CRC + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRC_LL_Exported_Constants CRC Exported Constants + * @{ + */ + +/** @defgroup CRC_LL_EC_POLYLENGTH Polynomial length + * @{ + */ +#define LL_CRC_POLYLENGTH_32B 0x00000000U /*!< 32 bits Polynomial size */ +#define LL_CRC_POLYLENGTH_16B CRC_CR_POLYSIZE_0 /*!< 16 bits Polynomial size */ +#define LL_CRC_POLYLENGTH_8B CRC_CR_POLYSIZE_1 /*!< 8 bits Polynomial size */ +#define LL_CRC_POLYLENGTH_7B (CRC_CR_POLYSIZE_1 | CRC_CR_POLYSIZE_0) /*!< 7 bits Polynomial size */ +/** + * @} + */ + +/** @defgroup CRC_LL_EC_INDATA_REVERSE Input Data Reverse + * @{ + */ +#define LL_CRC_INDATA_REVERSE_NONE 0x00000000U /*!< Input Data bit order not affected */ +#define LL_CRC_INDATA_REVERSE_BYTE CRC_CR_REV_IN_0 /*!< Input Data bit reversal done by byte */ +#define LL_CRC_INDATA_REVERSE_HALFWORD CRC_CR_REV_IN_1 /*!< Input Data bit reversal done by half-word */ +#define LL_CRC_INDATA_REVERSE_WORD (CRC_CR_REV_IN_1 | CRC_CR_REV_IN_0) /*!< Input Data bit reversal done by word */ +/** + * @} + */ + +/** @defgroup CRC_LL_EC_OUTDATA_REVERSE Output Data Reverse + * @{ + */ +#define LL_CRC_OUTDATA_REVERSE_NONE 0x00000000U /*!< Output Data bit order not affected */ +#define LL_CRC_OUTDATA_REVERSE_BIT CRC_CR_REV_OUT /*!< Output Data bit reversal done by bit */ +/** + * @} + */ + +/** @defgroup CRC_LL_EC_Default_Polynomial_Value Default CRC generating polynomial value + * @brief Normal representation of this polynomial value is + * X^32 + X^26 + X^23 + X^22 + X^16 + X^12 + X^11 + X^10 +X^8 + X^7 + X^5 + X^4 + X^2 + X + 1 . + * @{ + */ +#define LL_CRC_DEFAULT_CRC32_POLY 0x04C11DB7U /*!< Default CRC generating polynomial value */ +/** + * @} + */ + +/** @defgroup CRC_LL_EC_Default_InitValue Default CRC computation initialization value + * @{ + */ +#define LL_CRC_DEFAULT_CRC_INITVALUE 0xFFFFFFFFU /*!< Default CRC computation initialization value */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup CRC_LL_Exported_Macros CRC Exported Macros + * @{ + */ + +/** @defgroup CRC_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in CRC register + * @param __INSTANCE__ CRC Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_CRC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, __VALUE__) + +/** + * @brief Read a value in CRC register + * @param __INSTANCE__ CRC Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_CRC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CRC_LL_Exported_Functions CRC Exported Functions + * @{ + */ + +/** @defgroup CRC_LL_EF_Configuration CRC Configuration functions + * @{ + */ + +/** + * @brief Reset the CRC calculation unit. + * @note If Programmable Initial CRC value feature + * is available, also set the Data Register to the value stored in the + * CRC_INIT register, otherwise, reset Data Register to its default value. + * @rmtoll CR RESET LL_CRC_ResetCRCCalculationUnit + * @param CRCx CRC Instance + * @retval None + */ +__STATIC_INLINE void LL_CRC_ResetCRCCalculationUnit(CRC_TypeDef *CRCx) +{ + SET_BIT(CRCx->CR, CRC_CR_RESET); +} + +/** + * @brief Configure size of the polynomial. + * @rmtoll CR POLYSIZE LL_CRC_SetPolynomialSize + * @param CRCx CRC Instance + * @param PolySize This parameter can be one of the following values: + * @arg @ref LL_CRC_POLYLENGTH_32B + * @arg @ref LL_CRC_POLYLENGTH_16B + * @arg @ref LL_CRC_POLYLENGTH_8B + * @arg @ref LL_CRC_POLYLENGTH_7B + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetPolynomialSize(CRC_TypeDef *CRCx, uint32_t PolySize) +{ + MODIFY_REG(CRCx->CR, CRC_CR_POLYSIZE, PolySize); +} + +/** + * @brief Return size of the polynomial. + * @rmtoll CR POLYSIZE LL_CRC_GetPolynomialSize + * @param CRCx CRC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRC_POLYLENGTH_32B + * @arg @ref LL_CRC_POLYLENGTH_16B + * @arg @ref LL_CRC_POLYLENGTH_8B + * @arg @ref LL_CRC_POLYLENGTH_7B + */ +__STATIC_INLINE uint32_t LL_CRC_GetPolynomialSize(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_BIT(CRCx->CR, CRC_CR_POLYSIZE)); +} + +/** + * @brief Configure the reversal of the bit order of the input data + * @rmtoll CR REV_IN LL_CRC_SetInputDataReverseMode + * @param CRCx CRC Instance + * @param ReverseMode This parameter can be one of the following values: + * @arg @ref LL_CRC_INDATA_REVERSE_NONE + * @arg @ref LL_CRC_INDATA_REVERSE_BYTE + * @arg @ref LL_CRC_INDATA_REVERSE_HALFWORD + * @arg @ref LL_CRC_INDATA_REVERSE_WORD + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetInputDataReverseMode(CRC_TypeDef *CRCx, uint32_t ReverseMode) +{ + MODIFY_REG(CRCx->CR, CRC_CR_REV_IN, ReverseMode); +} + +/** + * @brief Return type of reversal for input data bit order + * @rmtoll CR REV_IN LL_CRC_GetInputDataReverseMode + * @param CRCx CRC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRC_INDATA_REVERSE_NONE + * @arg @ref LL_CRC_INDATA_REVERSE_BYTE + * @arg @ref LL_CRC_INDATA_REVERSE_HALFWORD + * @arg @ref LL_CRC_INDATA_REVERSE_WORD + */ +__STATIC_INLINE uint32_t LL_CRC_GetInputDataReverseMode(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_BIT(CRCx->CR, CRC_CR_REV_IN)); +} + +/** + * @brief Configure the reversal of the bit order of the Output data + * @rmtoll CR REV_OUT LL_CRC_SetOutputDataReverseMode + * @param CRCx CRC Instance + * @param ReverseMode This parameter can be one of the following values: + * @arg @ref LL_CRC_OUTDATA_REVERSE_NONE + * @arg @ref LL_CRC_OUTDATA_REVERSE_BIT + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetOutputDataReverseMode(CRC_TypeDef *CRCx, uint32_t ReverseMode) +{ + MODIFY_REG(CRCx->CR, CRC_CR_REV_OUT, ReverseMode); +} + +/** + * @brief Configure the reversal of the bit order of the Output data + * @rmtoll CR REV_OUT LL_CRC_GetOutputDataReverseMode + * @param CRCx CRC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRC_OUTDATA_REVERSE_NONE + * @arg @ref LL_CRC_OUTDATA_REVERSE_BIT + */ +__STATIC_INLINE uint32_t LL_CRC_GetOutputDataReverseMode(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_BIT(CRCx->CR, CRC_CR_REV_OUT)); +} + +/** + * @brief Initialize the Programmable initial CRC value. + * @note If the CRC size is less than 32 bits, the least significant bits + * are used to write the correct value + * @note LL_CRC_DEFAULT_CRC_INITVALUE could be used as value for InitCrc parameter. + * @rmtoll INIT INIT LL_CRC_SetInitialData + * @param CRCx CRC Instance + * @param InitCrc Value to be programmed in Programmable initial CRC value register + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetInitialData(CRC_TypeDef *CRCx, uint32_t InitCrc) +{ + WRITE_REG(CRCx->INIT, InitCrc); +} + +/** + * @brief Return current Initial CRC value. + * @note If the CRC size is less than 32 bits, the least significant bits + * are used to read the correct value + * @rmtoll INIT INIT LL_CRC_GetInitialData + * @param CRCx CRC Instance + * @retval Value programmed in Programmable initial CRC value register + */ +__STATIC_INLINE uint32_t LL_CRC_GetInitialData(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_REG(CRCx->INIT)); +} + +/** + * @brief Initialize the Programmable polynomial value + * (coefficients of the polynomial to be used for CRC calculation). + * @note LL_CRC_DEFAULT_CRC32_POLY could be used as value for PolynomCoef parameter. + * @note Please check Reference Manual and existing Errata Sheets, + * regarding possible limitations for Polynomial values usage. + * For example, for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1 is written 0x65 + * @rmtoll POL POL LL_CRC_SetPolynomialCoef + * @param CRCx CRC Instance + * @param PolynomCoef Value to be programmed in Programmable Polynomial value register + * @retval None + */ +__STATIC_INLINE void LL_CRC_SetPolynomialCoef(CRC_TypeDef *CRCx, uint32_t PolynomCoef) +{ + WRITE_REG(CRCx->POL, PolynomCoef); +} + +/** + * @brief Return current Programmable polynomial value + * @note Please check Reference Manual and existing Errata Sheets, + * regarding possible limitations for Polynomial values usage. + * For example, for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1 is written 0x65 + * @rmtoll POL POL LL_CRC_GetPolynomialCoef + * @param CRCx CRC Instance + * @retval Value programmed in Programmable Polynomial value register + */ +__STATIC_INLINE uint32_t LL_CRC_GetPolynomialCoef(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_REG(CRCx->POL)); +} + +/** + * @} + */ + +/** @defgroup CRC_LL_EF_Data_Management Data_Management + * @{ + */ + +/** + * @brief Write given 32-bit data to the CRC calculator + * @rmtoll DR DR LL_CRC_FeedData32 + * @param CRCx CRC Instance + * @param InData value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_CRC_FeedData32(CRC_TypeDef *CRCx, uint32_t InData) +{ + WRITE_REG(CRCx->DR, InData); +} + +/** + * @brief Write given 16-bit data to the CRC calculator + * @rmtoll DR DR LL_CRC_FeedData16 + * @param CRCx CRC Instance + * @param InData 16 bit value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_CRC_FeedData16(CRC_TypeDef *CRCx, uint16_t InData) +{ + __IO uint16_t *pReg; + + pReg = (__IO uint16_t *)(__IO void *)(&CRCx->DR); /* Derogation MisraC2012 R.11.5 */ + *pReg = InData; +} + +/** + * @brief Write given 8-bit data to the CRC calculator + * @rmtoll DR DR LL_CRC_FeedData8 + * @param CRCx CRC Instance + * @param InData 8 bit value to be provided to CRC calculator between between Min_Data=0 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_CRC_FeedData8(CRC_TypeDef *CRCx, uint8_t InData) +{ + *(uint8_t __IO *)(&CRCx->DR) = (uint8_t) InData; +} + +/** + * @brief Return current CRC calculation result. 32 bits value is returned. + * @rmtoll DR DR LL_CRC_ReadData32 + * @param CRCx CRC Instance + * @retval Current CRC calculation result as stored in CRC_DR register (32 bits). + */ +__STATIC_INLINE uint32_t LL_CRC_ReadData32(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_REG(CRCx->DR)); +} + +/** + * @brief Return current CRC calculation result. 16 bits value is returned. + * @note This function is expected to be used in a 16 bits CRC polynomial size context. + * @rmtoll DR DR LL_CRC_ReadData16 + * @param CRCx CRC Instance + * @retval Current CRC calculation result as stored in CRC_DR register (16 bits). + */ +__STATIC_INLINE uint16_t LL_CRC_ReadData16(CRC_TypeDef *CRCx) +{ + return (uint16_t)READ_REG(CRCx->DR); +} + +/** + * @brief Return current CRC calculation result. 8 bits value is returned. + * @note This function is expected to be used in a 8 bits CRC polynomial size context. + * @rmtoll DR DR LL_CRC_ReadData8 + * @param CRCx CRC Instance + * @retval Current CRC calculation result as stored in CRC_DR register (8 bits). + */ +__STATIC_INLINE uint8_t LL_CRC_ReadData8(CRC_TypeDef *CRCx) +{ + return (uint8_t)READ_REG(CRCx->DR); +} + +/** + * @brief Return current CRC calculation result. 7 bits value is returned. + * @note This function is expected to be used in a 7 bits CRC polynomial size context. + * @rmtoll DR DR LL_CRC_ReadData7 + * @param CRCx CRC Instance + * @retval Current CRC calculation result as stored in CRC_DR register (7 bits). + */ +__STATIC_INLINE uint8_t LL_CRC_ReadData7(CRC_TypeDef *CRCx) +{ + return (uint8_t)(READ_REG(CRCx->DR) & 0x7FU); +} + +/** + * @brief Return data stored in the Independent Data(IDR) register. + * @note This register can be used as a temporary storage location for one 32-bit long data. + * @rmtoll IDR IDR LL_CRC_Read_IDR + * @param CRCx CRC Instance + * @retval Value stored in CRC_IDR register (General-purpose 32-bit data register). + */ +__STATIC_INLINE uint32_t LL_CRC_Read_IDR(CRC_TypeDef *CRCx) +{ + return (uint32_t)(READ_REG(CRCx->IDR)); +} + +/** + * @brief Store data in the Independent Data(IDR) register. + * @note This register can be used as a temporary storage location for one 32-bit long data. + * @rmtoll IDR IDR LL_CRC_Write_IDR + * @param CRCx CRC Instance + * @param InData value to be stored in CRC_IDR register (32-bit) between Min_Data=0 and Max_Data=0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_CRC_Write_IDR(CRC_TypeDef *CRCx, uint32_t InData) +{ + *((uint32_t __IO *)(&CRCx->IDR)) = (uint32_t) InData; +} +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup CRC_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_CRC_DeInit(CRC_TypeDef *CRCx); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(CRC) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_CRC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h new file mode 100644 index 0000000..473ffa2 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_crs.h @@ -0,0 +1,798 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_crs.h + * @author MCD Application Team + * @brief Header file of CRS LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_CRS_H +#define STM32WBxx_LL_CRS_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(CRS) + +/** @defgroup CRS_LL CRS + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup CRS_LL_Private_Constants CRS Private Constants + * @{ + */ + +/* Defines used for the bit position in the register and perform offsets*/ +#define CRS_POSITION_TRIM (CRS_CR_TRIM_Pos) /* bit position in CR reg */ +#define CRS_POSITION_FECAP (CRS_ISR_FECAP_Pos) /* bit position in ISR reg */ +#define CRS_POSITION_FELIM (CRS_CFGR_FELIM_Pos) /* bit position in CFGR reg */ + + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup CRS_LL_Exported_Constants CRS Exported Constants + * @{ + */ + +/** @defgroup CRS_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_CRS_ReadReg function + * @{ + */ +#define LL_CRS_ISR_SYNCOKF CRS_ISR_SYNCOKF +#define LL_CRS_ISR_SYNCWARNF CRS_ISR_SYNCWARNF +#define LL_CRS_ISR_ERRF CRS_ISR_ERRF +#define LL_CRS_ISR_ESYNCF CRS_ISR_ESYNCF +#define LL_CRS_ISR_SYNCERR CRS_ISR_SYNCERR +#define LL_CRS_ISR_SYNCMISS CRS_ISR_SYNCMISS +#define LL_CRS_ISR_TRIMOVF CRS_ISR_TRIMOVF +/** + * @} + */ + +/** @defgroup CRS_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_CRS_ReadReg and LL_CRS_WriteReg functions + * @{ + */ +#define LL_CRS_CR_SYNCOKIE CRS_CR_SYNCOKIE +#define LL_CRS_CR_SYNCWARNIE CRS_CR_SYNCWARNIE +#define LL_CRS_CR_ERRIE CRS_CR_ERRIE +#define LL_CRS_CR_ESYNCIE CRS_CR_ESYNCIE +/** + * @} + */ + +/** @defgroup CRS_LL_EC_SYNC_DIV Synchronization Signal Divider + * @{ + */ +#define LL_CRS_SYNC_DIV_1 0x00000000U /*!< Synchro Signal not divided (default) */ +#define LL_CRS_SYNC_DIV_2 CRS_CFGR_SYNCDIV_0 /*!< Synchro Signal divided by 2 */ +#define LL_CRS_SYNC_DIV_4 CRS_CFGR_SYNCDIV_1 /*!< Synchro Signal divided by 4 */ +#define LL_CRS_SYNC_DIV_8 (CRS_CFGR_SYNCDIV_1 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 8 */ +#define LL_CRS_SYNC_DIV_16 CRS_CFGR_SYNCDIV_2 /*!< Synchro Signal divided by 16 */ +#define LL_CRS_SYNC_DIV_32 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_0) /*!< Synchro Signal divided by 32 */ +#define LL_CRS_SYNC_DIV_64 (CRS_CFGR_SYNCDIV_2 | CRS_CFGR_SYNCDIV_1) /*!< Synchro Signal divided by 64 */ +#define LL_CRS_SYNC_DIV_128 CRS_CFGR_SYNCDIV /*!< Synchro Signal divided by 128 */ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_SYNC_SOURCE Synchronization Signal Source + * @{ + */ +#define LL_CRS_SYNC_SOURCE_GPIO 0x00000000U /*!< Synchro Signal soucre GPIO */ +#define LL_CRS_SYNC_SOURCE_LSE CRS_CFGR_SYNCSRC_0 /*!< Synchro Signal source LSE */ +#define LL_CRS_SYNC_SOURCE_USB CRS_CFGR_SYNCSRC_1 /*!< Synchro Signal source USB SOF (default)*/ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_SYNC_POLARITY Synchronization Signal Polarity + * @{ + */ +#define LL_CRS_SYNC_POLARITY_RISING 0x00000000U /*!< Synchro Active on rising edge (default) */ +#define LL_CRS_SYNC_POLARITY_FALLING CRS_CFGR_SYNCPOL /*!< Synchro Active on falling edge */ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_FREQERRORDIR Frequency Error Direction + * @{ + */ +#define LL_CRS_FREQ_ERROR_DIR_UP 0x00000000U /*!< Upcounting direction, the actual frequency is above the target */ +#define LL_CRS_FREQ_ERROR_DIR_DOWN CRS_ISR_FEDIR /*!< Downcounting direction, the actual frequency is below the target */ +/** + * @} + */ + +/** @defgroup CRS_LL_EC_DEFAULTVALUES Default Values + * @{ + */ +/** + * @brief Reset value of the RELOAD field + * @note The reset value of the RELOAD field corresponds to a target frequency of 48 MHz + * and a synchronization signal frequency of 1 kHz (SOF signal from USB) + */ +#define LL_CRS_RELOADVALUE_DEFAULT 0x0000BB7FU + +/** + * @brief Reset value of Frequency error limit. + */ +#define LL_CRS_ERRORLIMIT_DEFAULT 0x00000022U + +/** + * @brief Reset value of the HSI48 Calibration field + * @note The default value is 32, which corresponds to the middle of the trimming interval. + * The trimming step is around 67 kHz between two consecutive TRIM steps. + * A higher TRIM value corresponds to a higher output frequency + */ +#define LL_CRS_HSI48CALIBRATION_DEFAULT 0x00000020U +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup CRS_LL_Exported_Macros CRS Exported Macros + * @{ + */ + +/** @defgroup CRS_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in CRS register + * @param __INSTANCE__ CRS Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_CRS_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in CRS register + * @param __INSTANCE__ CRS Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_CRS_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup CRS_LL_EM_Exported_Macros_Calculate_Reload Exported_Macros_Calculate_Reload + * @{ + */ + +/** + * @brief Macro to calculate reload value to be set in CRS register according to target and sync frequencies + * @note The RELOAD value should be selected according to the ratio between + * the target frequency and the frequency of the synchronization source after + * prescaling. It is then decreased by one in order to reach the expected + * synchronization on the zero value. The formula is the following: + * RELOAD = (fTARGET / fSYNC) -1 + * @param __FTARGET__ Target frequency (value in Hz) + * @param __FSYNC__ Synchronization signal frequency (value in Hz) + * @retval Reload value (in Hz) + */ +#define __LL_CRS_CALC_CALCULATE_RELOADVALUE(__FTARGET__, __FSYNC__) (((__FTARGET__) / (__FSYNC__)) - 1U) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup CRS_LL_Exported_Functions CRS Exported Functions + * @{ + */ + +/** @defgroup CRS_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Enable Frequency error counter + * @note When this bit is set, the CRS_CFGR register is write-protected and cannot be modified + * @rmtoll CR CEN LL_CRS_EnableFreqErrorCounter + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableFreqErrorCounter(void) +{ + SET_BIT(CRS->CR, CRS_CR_CEN); +} + +/** + * @brief Disable Frequency error counter + * @rmtoll CR CEN LL_CRS_DisableFreqErrorCounter + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableFreqErrorCounter(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_CEN); +} + +/** + * @brief Check if Frequency error counter is enabled or not + * @rmtoll CR CEN LL_CRS_IsEnabledFreqErrorCounter + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledFreqErrorCounter(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_CEN) == (CRS_CR_CEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable Automatic trimming counter + * @rmtoll CR AUTOTRIMEN LL_CRS_EnableAutoTrimming + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableAutoTrimming(void) +{ + SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN); +} + +/** + * @brief Disable Automatic trimming counter + * @rmtoll CR AUTOTRIMEN LL_CRS_DisableAutoTrimming + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableAutoTrimming(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_AUTOTRIMEN); +} + +/** + * @brief Check if Automatic trimming is enabled or not + * @rmtoll CR AUTOTRIMEN LL_CRS_IsEnabledAutoTrimming + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledAutoTrimming(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_AUTOTRIMEN) == (CRS_CR_AUTOTRIMEN)) ? 1UL : 0UL); +} + +/** + * @brief Set HSI48 oscillator smooth trimming + * @note When the AUTOTRIMEN bit is set, this field is controlled by hardware and is read-only + * @rmtoll CR TRIM LL_CRS_SetHSI48SmoothTrimming + * @param Value a number between Min_Data = 0 and Max_Data = 63 + * @note Default value can be set thanks to @ref LL_CRS_HSI48CALIBRATION_DEFAULT + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetHSI48SmoothTrimming(uint32_t Value) +{ + MODIFY_REG(CRS->CR, CRS_CR_TRIM, Value << CRS_POSITION_TRIM); +} + +/** + * @brief Get HSI48 oscillator smooth trimming + * @rmtoll CR TRIM LL_CRS_GetHSI48SmoothTrimming + * @retval a number between Min_Data = 0 and Max_Data = 63 + */ +__STATIC_INLINE uint32_t LL_CRS_GetHSI48SmoothTrimming(void) +{ + return (uint32_t)(READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_POSITION_TRIM); +} + +/** + * @brief Set counter reload value + * @rmtoll CFGR RELOAD LL_CRS_SetReloadCounter + * @param Value a number between Min_Data = 0 and Max_Data = 0xFFFF + * @note Default value can be set thanks to @ref LL_CRS_RELOADVALUE_DEFAULT + * Otherwise it can be calculated in using macro @ref __LL_CRS_CALC_CALCULATE_RELOADVALUE (_FTARGET_, _FSYNC_) + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetReloadCounter(uint32_t Value) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_RELOAD, Value); +} + +/** + * @brief Get counter reload value + * @rmtoll CFGR RELOAD LL_CRS_GetReloadCounter + * @retval a number between Min_Data = 0 and Max_Data = 0xFFFF + */ +__STATIC_INLINE uint32_t LL_CRS_GetReloadCounter(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD)); +} + +/** + * @brief Set frequency error limit + * @rmtoll CFGR FELIM LL_CRS_SetFreqErrorLimit + * @param Value a number between Min_Data = 0 and Max_Data = 255 + * @note Default value can be set thanks to @ref LL_CRS_ERRORLIMIT_DEFAULT + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetFreqErrorLimit(uint32_t Value) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_FELIM, Value << CRS_POSITION_FELIM); +} + +/** + * @brief Get frequency error limit + * @rmtoll CFGR FELIM LL_CRS_GetFreqErrorLimit + * @retval A number between Min_Data = 0 and Max_Data = 255 + */ +__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorLimit(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_FELIM) >> CRS_POSITION_FELIM); +} + +/** + * @brief Set division factor for SYNC signal + * @rmtoll CFGR SYNCDIV LL_CRS_SetSyncDivider + * @param Divider This parameter can be one of the following values: + * @arg @ref LL_CRS_SYNC_DIV_1 + * @arg @ref LL_CRS_SYNC_DIV_2 + * @arg @ref LL_CRS_SYNC_DIV_4 + * @arg @ref LL_CRS_SYNC_DIV_8 + * @arg @ref LL_CRS_SYNC_DIV_16 + * @arg @ref LL_CRS_SYNC_DIV_32 + * @arg @ref LL_CRS_SYNC_DIV_64 + * @arg @ref LL_CRS_SYNC_DIV_128 + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetSyncDivider(uint32_t Divider) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCDIV, Divider); +} + +/** + * @brief Get division factor for SYNC signal + * @rmtoll CFGR SYNCDIV LL_CRS_GetSyncDivider + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_SYNC_DIV_1 + * @arg @ref LL_CRS_SYNC_DIV_2 + * @arg @ref LL_CRS_SYNC_DIV_4 + * @arg @ref LL_CRS_SYNC_DIV_8 + * @arg @ref LL_CRS_SYNC_DIV_16 + * @arg @ref LL_CRS_SYNC_DIV_32 + * @arg @ref LL_CRS_SYNC_DIV_64 + * @arg @ref LL_CRS_SYNC_DIV_128 + */ +__STATIC_INLINE uint32_t LL_CRS_GetSyncDivider(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCDIV)); +} + +/** + * @brief Set SYNC signal source + * @rmtoll CFGR SYNCSRC LL_CRS_SetSyncSignalSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_CRS_SYNC_SOURCE_GPIO + * @arg @ref LL_CRS_SYNC_SOURCE_LSE + * @arg @ref LL_CRS_SYNC_SOURCE_USB + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetSyncSignalSource(uint32_t Source) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCSRC, Source); +} + +/** + * @brief Get SYNC signal source + * @rmtoll CFGR SYNCSRC LL_CRS_GetSyncSignalSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_SYNC_SOURCE_GPIO + * @arg @ref LL_CRS_SYNC_SOURCE_LSE + * @arg @ref LL_CRS_SYNC_SOURCE_USB + */ +__STATIC_INLINE uint32_t LL_CRS_GetSyncSignalSource(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCSRC)); +} + +/** + * @brief Set input polarity for the SYNC signal source + * @rmtoll CFGR SYNCPOL LL_CRS_SetSyncPolarity + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_CRS_SYNC_POLARITY_RISING + * @arg @ref LL_CRS_SYNC_POLARITY_FALLING + * @retval None + */ +__STATIC_INLINE void LL_CRS_SetSyncPolarity(uint32_t Polarity) +{ + MODIFY_REG(CRS->CFGR, CRS_CFGR_SYNCPOL, Polarity); +} + +/** + * @brief Get input polarity for the SYNC signal source + * @rmtoll CFGR SYNCPOL LL_CRS_GetSyncPolarity + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_SYNC_POLARITY_RISING + * @arg @ref LL_CRS_SYNC_POLARITY_FALLING + */ +__STATIC_INLINE uint32_t LL_CRS_GetSyncPolarity(void) +{ + return (uint32_t)(READ_BIT(CRS->CFGR, CRS_CFGR_SYNCPOL)); +} + +/** + * @brief Configure CRS for the synchronization + * @rmtoll CR TRIM LL_CRS_ConfigSynchronization\n + * CFGR RELOAD LL_CRS_ConfigSynchronization\n + * CFGR FELIM LL_CRS_ConfigSynchronization\n + * CFGR SYNCDIV LL_CRS_ConfigSynchronization\n + * CFGR SYNCSRC LL_CRS_ConfigSynchronization\n + * CFGR SYNCPOL LL_CRS_ConfigSynchronization + * @param HSI48CalibrationValue a number between Min_Data = 0 and Max_Data = 63 + * @param ErrorLimitValue a number between Min_Data = 0 and Max_Data = 0xFFFF + * @param ReloadValue a number between Min_Data = 0 and Max_Data = 255 + * @param Settings This parameter can be a combination of the following values: + * @arg @ref LL_CRS_SYNC_DIV_1 or @ref LL_CRS_SYNC_DIV_2 or @ref LL_CRS_SYNC_DIV_4 or @ref LL_CRS_SYNC_DIV_8 + * or @ref LL_CRS_SYNC_DIV_16 or @ref LL_CRS_SYNC_DIV_32 or @ref LL_CRS_SYNC_DIV_64 or @ref LL_CRS_SYNC_DIV_128 + * @arg @ref LL_CRS_SYNC_SOURCE_GPIO or @ref LL_CRS_SYNC_SOURCE_LSE or @ref LL_CRS_SYNC_SOURCE_USB + * @arg @ref LL_CRS_SYNC_POLARITY_RISING or @ref LL_CRS_SYNC_POLARITY_FALLING + * @retval None + */ +__STATIC_INLINE void LL_CRS_ConfigSynchronization(uint32_t HSI48CalibrationValue, uint32_t ErrorLimitValue, uint32_t ReloadValue, uint32_t Settings) +{ + MODIFY_REG(CRS->CR, CRS_CR_TRIM, HSI48CalibrationValue); + MODIFY_REG(CRS->CFGR, + CRS_CFGR_RELOAD | CRS_CFGR_FELIM | CRS_CFGR_SYNCDIV | CRS_CFGR_SYNCSRC | CRS_CFGR_SYNCPOL, + ReloadValue | (ErrorLimitValue << CRS_POSITION_FELIM) | Settings); +} + +/** + * @} + */ + +/** @defgroup CRS_LL_EF_CRS_Management CRS_Management + * @{ + */ + +/** + * @brief Generate software SYNC event + * @rmtoll CR SWSYNC LL_CRS_GenerateEvent_SWSYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_GenerateEvent_SWSYNC(void) +{ + SET_BIT(CRS->CR, CRS_CR_SWSYNC); +} + +/** + * @brief Get the frequency error direction latched in the time of the last + * SYNC event + * @rmtoll ISR FEDIR LL_CRS_GetFreqErrorDirection + * @retval Returned value can be one of the following values: + * @arg @ref LL_CRS_FREQ_ERROR_DIR_UP + * @arg @ref LL_CRS_FREQ_ERROR_DIR_DOWN + */ +__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorDirection(void) +{ + return (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FEDIR)); +} + +/** + * @brief Get the frequency error counter value latched in the time of the last SYNC event + * @rmtoll ISR FECAP LL_CRS_GetFreqErrorCapture + * @retval A number between Min_Data = 0x0000 and Max_Data = 0xFFFF + */ +__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorCapture(void) +{ + return (uint32_t)(READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_POSITION_FECAP); +} + +/** + * @} + */ + +/** @defgroup CRS_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Check if SYNC event OK signal occurred or not + * @rmtoll ISR SYNCOKF LL_CRS_IsActiveFlag_SYNCOK + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCOK(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCOKF) == (CRS_ISR_SYNCOKF)) ? 1UL : 0UL); +} + +/** + * @brief Check if SYNC warning signal occurred or not + * @rmtoll ISR SYNCWARNF LL_CRS_IsActiveFlag_SYNCWARN + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCWARN(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCWARNF) == (CRS_ISR_SYNCWARNF)) ? 1UL : 0UL); +} + +/** + * @brief Check if Synchronization or trimming error signal occurred or not + * @rmtoll ISR ERRF LL_CRS_IsActiveFlag_ERR + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ERR(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_ERRF) == (CRS_ISR_ERRF)) ? 1UL : 0UL); +} + +/** + * @brief Check if Expected SYNC signal occurred or not + * @rmtoll ISR ESYNCF LL_CRS_IsActiveFlag_ESYNC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ESYNC(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_ESYNCF) == (CRS_ISR_ESYNCF)) ? 1UL : 0UL); +} + +/** + * @brief Check if SYNC error signal occurred or not + * @rmtoll ISR SYNCERR LL_CRS_IsActiveFlag_SYNCERR + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCERR(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCERR) == (CRS_ISR_SYNCERR)) ? 1UL : 0UL); +} + +/** + * @brief Check if SYNC missed error signal occurred or not + * @rmtoll ISR SYNCMISS LL_CRS_IsActiveFlag_SYNCMISS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCMISS(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_SYNCMISS) == (CRS_ISR_SYNCMISS)) ? 1UL : 0UL); +} + +/** + * @brief Check if Trimming overflow or underflow occurred or not + * @rmtoll ISR TRIMOVF LL_CRS_IsActiveFlag_TRIMOVF + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_TRIMOVF(void) +{ + return ((READ_BIT(CRS->ISR, CRS_ISR_TRIMOVF) == (CRS_ISR_TRIMOVF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the SYNC event OK flag + * @rmtoll ICR SYNCOKC LL_CRS_ClearFlag_SYNCOK + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_SYNCOK(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC); +} + +/** + * @brief Clear the SYNC warning flag + * @rmtoll ICR SYNCWARNC LL_CRS_ClearFlag_SYNCWARN + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_SYNCWARN(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC); +} + +/** + * @brief Clear TRIMOVF, SYNCMISS and SYNCERR bits and consequently also + * the ERR flag + * @rmtoll ICR ERRC LL_CRS_ClearFlag_ERR + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_ERR(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_ERRC); +} + +/** + * @brief Clear Expected SYNC flag + * @rmtoll ICR ESYNCC LL_CRS_ClearFlag_ESYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_ClearFlag_ESYNC(void) +{ + WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC); +} + +/** + * @} + */ + +/** @defgroup CRS_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable SYNC event OK interrupt + * @rmtoll CR SYNCOKIE LL_CRS_EnableIT_SYNCOK + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_SYNCOK(void) +{ + SET_BIT(CRS->CR, CRS_CR_SYNCOKIE); +} + +/** + * @brief Disable SYNC event OK interrupt + * @rmtoll CR SYNCOKIE LL_CRS_DisableIT_SYNCOK + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_SYNCOK(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_SYNCOKIE); +} + +/** + * @brief Check if SYNC event OK interrupt is enabled or not + * @rmtoll CR SYNCOKIE LL_CRS_IsEnabledIT_SYNCOK + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCOK(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_SYNCOKIE) == (CRS_CR_SYNCOKIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable SYNC warning interrupt + * @rmtoll CR SYNCWARNIE LL_CRS_EnableIT_SYNCWARN + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_SYNCWARN(void) +{ + SET_BIT(CRS->CR, CRS_CR_SYNCWARNIE); +} + +/** + * @brief Disable SYNC warning interrupt + * @rmtoll CR SYNCWARNIE LL_CRS_DisableIT_SYNCWARN + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_SYNCWARN(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_SYNCWARNIE); +} + +/** + * @brief Check if SYNC warning interrupt is enabled or not + * @rmtoll CR SYNCWARNIE LL_CRS_IsEnabledIT_SYNCWARN + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCWARN(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_SYNCWARNIE) == (CRS_CR_SYNCWARNIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Synchronization or trimming error interrupt + * @rmtoll CR ERRIE LL_CRS_EnableIT_ERR + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_ERR(void) +{ + SET_BIT(CRS->CR, CRS_CR_ERRIE); +} + +/** + * @brief Disable Synchronization or trimming error interrupt + * @rmtoll CR ERRIE LL_CRS_DisableIT_ERR + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_ERR(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_ERRIE); +} + +/** + * @brief Check if Synchronization or trimming error interrupt is enabled or not + * @rmtoll CR ERRIE LL_CRS_IsEnabledIT_ERR + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ERR(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_ERRIE) == (CRS_CR_ERRIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Expected SYNC interrupt + * @rmtoll CR ESYNCIE LL_CRS_EnableIT_ESYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_EnableIT_ESYNC(void) +{ + SET_BIT(CRS->CR, CRS_CR_ESYNCIE); +} + +/** + * @brief Disable Expected SYNC interrupt + * @rmtoll CR ESYNCIE LL_CRS_DisableIT_ESYNC + * @retval None + */ +__STATIC_INLINE void LL_CRS_DisableIT_ESYNC(void) +{ + CLEAR_BIT(CRS->CR, CRS_CR_ESYNCIE); +} + +/** + * @brief Check if Expected SYNC interrupt is enabled or not + * @rmtoll CR ESYNCIE LL_CRS_IsEnabledIT_ESYNC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ESYNC(void) +{ + return ((READ_BIT(CRS->CR, CRS_CR_ESYNCIE) == (CRS_CR_ESYNCIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup CRS_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_CRS_DeInit(void); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(CRS) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_CRS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_dma.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_dma.h new file mode 100644 index 0000000..fbe97e4 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_dma.h @@ -0,0 +1,2141 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_dma.h + * @author MCD Application Team + * @brief Header file of DMA LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_DMA_H +#define STM32WBxx_LL_DMA_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" +#include "stm32wbxx_ll_dmamux.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (DMA1) || defined (DMA2) + +/** @defgroup DMA_LL DMA + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup DMA_LL_Private_Macros DMA Private Macros + * @{ + */ + +/** + * @brief Helper macro to convert DMA Instance and index into DMA channel + * @param __DMA_INSTANCE__ DMAx + * @param __CHANNEL_INDEX__ 0 to 6 to map DMAx_Channel1 to DMAx_Channel7 + * @retval Pointer to the DMA channel + */ +#if defined (DMA2) +#define __LL_DMA_INSTANCE_TO_CHANNEL(__DMA_INSTANCE__, __CHANNEL_INDEX__) \ +(((__DMA_INSTANCE__) == DMA1) ? (DMA1_Channel1 + (__CHANNEL_INDEX__)) : (DMA2_Channel1 + (__CHANNEL_INDEX__))) +#else +#define __LL_DMA_INSTANCE_TO_CHANNEL(__DMA_INSTANCE__, __CHANNEL_INDEX__) \ +(DMA1_Channel1 + (__CHANNEL_INDEX__)) +#endif + +/** + * @brief Helper macro to convert DMA Instance and index into DMAMUX channel + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. +#if defined (DMA2) + * DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7. +#endif + * @param __DMA_INSTANCE__ DMAx + * @param __CHANNEL_INDEX__ 0 to 6 to map DMAx_Channel1 to DMAx_Channel7 + * @retval Pointer to the DMA channel + */ +#if defined (DMA2) +#define __LL_DMA_INSTANCE_TO_DMAMUX_CCR(__DMA_INSTANCE__, __CHANNEL_INDEX__)\ +(((__DMA_INSTANCE__) == DMA1) ? (DMAMUX1_Channel0 + (__CHANNEL_INDEX__)) : (DMAMUX1_Channel7 + (__CHANNEL_INDEX__))) +#else +#define __LL_DMA_INSTANCE_TO_DMAMUX_CCR(__DMA_INSTANCE__, __CHANNEL_INDEX__)\ +(DMAMUX1_Channel0 + (__CHANNEL_INDEX__)) +#endif +/** + * @} + */ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup DMA_LL_ES_INIT DMA Exported Init structure + * @{ + */ +typedef struct +{ + uint32_t PeriphOrM2MSrcAddress; /*!< Specifies the peripheral base address for DMA transfer + or as Source base address in case of memory to memory transfer direction. + + This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */ + + uint32_t MemoryOrM2MDstAddress; /*!< Specifies the memory base address for DMA transfer + or as Destination base address in case of memory to memory transfer direction. + + This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */ + + uint32_t Direction; /*!< Specifies if the data will be transferred from memory to peripheral, + from memory to memory or from peripheral to memory. + This parameter can be a value of @ref DMA_LL_EC_DIRECTION + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataTransferDirection(). */ + + uint32_t Mode; /*!< Specifies the normal or circular operation mode. + This parameter can be a value of @ref DMA_LL_EC_MODE + @note: The circular buffer mode cannot be used if the memory to memory + data transfer direction is configured on the selected Channel + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetMode(). */ + + uint32_t PeriphOrM2MSrcIncMode; /*!< Specifies whether the Peripheral address or Source address in case of memory to memory transfer direction + is incremented or not. + This parameter can be a value of @ref DMA_LL_EC_PERIPH + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphIncMode(). */ + + uint32_t MemoryOrM2MDstIncMode; /*!< Specifies whether the Memory address or Destination address in case of memory to memory transfer direction + is incremented or not. + This parameter can be a value of @ref DMA_LL_EC_MEMORY + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemoryIncMode(). */ + + uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data size alignment (byte, half word, word) + in case of memory to memory transfer direction. + This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphSize(). */ + + uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination data size alignment (byte, half word, word) + in case of memory to memory transfer direction. + This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemorySize(). */ + + uint32_t NbData; /*!< Specifies the number of data to transfer, in data unit. + The data unit is equal to the source buffer configuration set in PeripheralSize + or MemorySize parameters depending in the transfer direction. + This parameter must be a value between Min_Data = 0 and Max_Data = 0x0000FFFF + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataLength(). */ + + uint32_t PeriphRequest; /*!< Specifies the peripheral request. + This parameter can be a value of @ref DMAMUX_LL_EC_REQUEST + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphRequest(). */ + + uint32_t Priority; /*!< Specifies the channel priority level. + This parameter can be a value of @ref DMA_LL_EC_PRIORITY + + This feature can be modified afterwards using unitary function @ref LL_DMA_SetChannelPriorityLevel(). */ + +} LL_DMA_InitTypeDef; +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup DMA_LL_Exported_Constants DMA Exported Constants + * @{ + */ +/** @defgroup DMA_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_DMA_WriteReg function + * @{ + */ +#define LL_DMA_IFCR_CGIF1 DMA_IFCR_CGIF1 /*!< Channel 1 global flag */ +#define LL_DMA_IFCR_CTCIF1 DMA_IFCR_CTCIF1 /*!< Channel 1 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF1 DMA_IFCR_CHTIF1 /*!< Channel 1 half transfer flag */ +#define LL_DMA_IFCR_CTEIF1 DMA_IFCR_CTEIF1 /*!< Channel 1 transfer error flag */ +#define LL_DMA_IFCR_CGIF2 DMA_IFCR_CGIF2 /*!< Channel 2 global flag */ +#define LL_DMA_IFCR_CTCIF2 DMA_IFCR_CTCIF2 /*!< Channel 2 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF2 DMA_IFCR_CHTIF2 /*!< Channel 2 half transfer flag */ +#define LL_DMA_IFCR_CTEIF2 DMA_IFCR_CTEIF2 /*!< Channel 2 transfer error flag */ +#define LL_DMA_IFCR_CGIF3 DMA_IFCR_CGIF3 /*!< Channel 3 global flag */ +#define LL_DMA_IFCR_CTCIF3 DMA_IFCR_CTCIF3 /*!< Channel 3 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF3 DMA_IFCR_CHTIF3 /*!< Channel 3 half transfer flag */ +#define LL_DMA_IFCR_CTEIF3 DMA_IFCR_CTEIF3 /*!< Channel 3 transfer error flag */ +#define LL_DMA_IFCR_CGIF4 DMA_IFCR_CGIF4 /*!< Channel 4 global flag */ +#define LL_DMA_IFCR_CTCIF4 DMA_IFCR_CTCIF4 /*!< Channel 4 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF4 DMA_IFCR_CHTIF4 /*!< Channel 4 half transfer flag */ +#define LL_DMA_IFCR_CTEIF4 DMA_IFCR_CTEIF4 /*!< Channel 4 transfer error flag */ +#define LL_DMA_IFCR_CGIF5 DMA_IFCR_CGIF5 /*!< Channel 5 global flag */ +#define LL_DMA_IFCR_CTCIF5 DMA_IFCR_CTCIF5 /*!< Channel 5 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF5 DMA_IFCR_CHTIF5 /*!< Channel 5 half transfer flag */ +#define LL_DMA_IFCR_CTEIF5 DMA_IFCR_CTEIF5 /*!< Channel 5 transfer error flag */ +#define LL_DMA_IFCR_CGIF6 DMA_IFCR_CGIF6 /*!< Channel 6 global flag */ +#define LL_DMA_IFCR_CTCIF6 DMA_IFCR_CTCIF6 /*!< Channel 6 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF6 DMA_IFCR_CHTIF6 /*!< Channel 6 half transfer flag */ +#define LL_DMA_IFCR_CTEIF6 DMA_IFCR_CTEIF6 /*!< Channel 6 transfer error flag */ +#define LL_DMA_IFCR_CGIF7 DMA_IFCR_CGIF7 /*!< Channel 7 global flag */ +#define LL_DMA_IFCR_CTCIF7 DMA_IFCR_CTCIF7 /*!< Channel 7 transfer complete flag */ +#define LL_DMA_IFCR_CHTIF7 DMA_IFCR_CHTIF7 /*!< Channel 7 half transfer flag */ +#define LL_DMA_IFCR_CTEIF7 DMA_IFCR_CTEIF7 /*!< Channel 7 transfer error flag */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_DMA_ReadReg function + * @{ + */ +#define LL_DMA_ISR_GIF1 DMA_ISR_GIF1 /*!< Channel 1 global flag */ +#define LL_DMA_ISR_TCIF1 DMA_ISR_TCIF1 /*!< Channel 1 transfer complete flag */ +#define LL_DMA_ISR_HTIF1 DMA_ISR_HTIF1 /*!< Channel 1 half transfer flag */ +#define LL_DMA_ISR_TEIF1 DMA_ISR_TEIF1 /*!< Channel 1 transfer error flag */ +#define LL_DMA_ISR_GIF2 DMA_ISR_GIF2 /*!< Channel 2 global flag */ +#define LL_DMA_ISR_TCIF2 DMA_ISR_TCIF2 /*!< Channel 2 transfer complete flag */ +#define LL_DMA_ISR_HTIF2 DMA_ISR_HTIF2 /*!< Channel 2 half transfer flag */ +#define LL_DMA_ISR_TEIF2 DMA_ISR_TEIF2 /*!< Channel 2 transfer error flag */ +#define LL_DMA_ISR_GIF3 DMA_ISR_GIF3 /*!< Channel 3 global flag */ +#define LL_DMA_ISR_TCIF3 DMA_ISR_TCIF3 /*!< Channel 3 transfer complete flag */ +#define LL_DMA_ISR_HTIF3 DMA_ISR_HTIF3 /*!< Channel 3 half transfer flag */ +#define LL_DMA_ISR_TEIF3 DMA_ISR_TEIF3 /*!< Channel 3 transfer error flag */ +#define LL_DMA_ISR_GIF4 DMA_ISR_GIF4 /*!< Channel 4 global flag */ +#define LL_DMA_ISR_TCIF4 DMA_ISR_TCIF4 /*!< Channel 4 transfer complete flag */ +#define LL_DMA_ISR_HTIF4 DMA_ISR_HTIF4 /*!< Channel 4 half transfer flag */ +#define LL_DMA_ISR_TEIF4 DMA_ISR_TEIF4 /*!< Channel 4 transfer error flag */ +#define LL_DMA_ISR_GIF5 DMA_ISR_GIF5 /*!< Channel 5 global flag */ +#define LL_DMA_ISR_TCIF5 DMA_ISR_TCIF5 /*!< Channel 5 transfer complete flag */ +#define LL_DMA_ISR_HTIF5 DMA_ISR_HTIF5 /*!< Channel 5 half transfer flag */ +#define LL_DMA_ISR_TEIF5 DMA_ISR_TEIF5 /*!< Channel 5 transfer error flag */ +#define LL_DMA_ISR_GIF6 DMA_ISR_GIF6 /*!< Channel 6 global flag */ +#define LL_DMA_ISR_TCIF6 DMA_ISR_TCIF6 /*!< Channel 6 transfer complete flag */ +#define LL_DMA_ISR_HTIF6 DMA_ISR_HTIF6 /*!< Channel 6 half transfer flag */ +#define LL_DMA_ISR_TEIF6 DMA_ISR_TEIF6 /*!< Channel 6 transfer error flag */ +#define LL_DMA_ISR_GIF7 DMA_ISR_GIF7 /*!< Channel 7 global flag */ +#define LL_DMA_ISR_TCIF7 DMA_ISR_TCIF7 /*!< Channel 7 transfer complete flag */ +#define LL_DMA_ISR_HTIF7 DMA_ISR_HTIF7 /*!< Channel 7 half transfer flag */ +#define LL_DMA_ISR_TEIF7 DMA_ISR_TEIF7 /*!< Channel 7 transfer error flag */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_DMA_ReadReg and LL_DMA_WriteReg functions + * @{ + */ +#define LL_DMA_CCR_TCIE DMA_CCR_TCIE /*!< Transfer complete interrupt */ +#define LL_DMA_CCR_HTIE DMA_CCR_HTIE /*!< Half Transfer interrupt */ +#define LL_DMA_CCR_TEIE DMA_CCR_TEIE /*!< Transfer error interrupt */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_CHANNEL CHANNEL + * @{ + */ +#define LL_DMA_CHANNEL_1 0x00000001U /*!< DMA Channel 1 */ +#define LL_DMA_CHANNEL_2 0x00000002U /*!< DMA Channel 2 */ +#define LL_DMA_CHANNEL_3 0x00000003U /*!< DMA Channel 3 */ +#define LL_DMA_CHANNEL_4 0x00000004U /*!< DMA Channel 4 */ +#define LL_DMA_CHANNEL_5 0x00000005U /*!< DMA Channel 5 */ +#define LL_DMA_CHANNEL_6 0x00000006U /*!< DMA Channel 6 */ +#define LL_DMA_CHANNEL_7 0x00000007U /*!< DMA Channel 7 */ +#if defined(USE_FULL_LL_DRIVER) +#define LL_DMA_CHANNEL_ALL 0xFFFF0000U /*!< DMA Channel all (used only for function @ref LL_DMA_DeInit(). */ +#endif /*USE_FULL_LL_DRIVER*/ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_DIRECTION Transfer Direction + * @{ + */ +#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U /*!< Peripheral to memory direction */ +#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_CCR_DIR /*!< Memory to peripheral direction */ +#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_CCR_MEM2MEM /*!< Memory to memory direction */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_MODE Transfer mode + * @{ + */ +#define LL_DMA_MODE_NORMAL 0x00000000U /*!< Normal Mode */ +#define LL_DMA_MODE_CIRCULAR DMA_CCR_CIRC /*!< Circular Mode */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_PERIPH Peripheral increment mode + * @{ + */ +#define LL_DMA_PERIPH_INCREMENT DMA_CCR_PINC /*!< Peripheral increment mode Enable */ +#define LL_DMA_PERIPH_NOINCREMENT 0x00000000U /*!< Peripheral increment mode Disable */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_MEMORY Memory increment mode + * @{ + */ +#define LL_DMA_MEMORY_INCREMENT DMA_CCR_MINC /*!< Memory increment mode Enable */ +#define LL_DMA_MEMORY_NOINCREMENT 0x00000000U /*!< Memory increment mode Disable */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_PDATAALIGN Peripheral data alignment + * @{ + */ +#define LL_DMA_PDATAALIGN_BYTE 0x00000000U /*!< Peripheral data alignment : Byte */ +#define LL_DMA_PDATAALIGN_HALFWORD DMA_CCR_PSIZE_0 /*!< Peripheral data alignment : HalfWord */ +#define LL_DMA_PDATAALIGN_WORD DMA_CCR_PSIZE_1 /*!< Peripheral data alignment : Word */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_MDATAALIGN Memory data alignment + * @{ + */ +#define LL_DMA_MDATAALIGN_BYTE 0x00000000U /*!< Memory data alignment : Byte */ +#define LL_DMA_MDATAALIGN_HALFWORD DMA_CCR_MSIZE_0 /*!< Memory data alignment : HalfWord */ +#define LL_DMA_MDATAALIGN_WORD DMA_CCR_MSIZE_1 /*!< Memory data alignment : Word */ +/** + * @} + */ + +/** @defgroup DMA_LL_EC_PRIORITY Transfer Priority level + * @{ + */ +#define LL_DMA_PRIORITY_LOW 0x00000000U /*!< Priority level : Low */ +#define LL_DMA_PRIORITY_MEDIUM DMA_CCR_PL_0 /*!< Priority level : Medium */ +#define LL_DMA_PRIORITY_HIGH DMA_CCR_PL_1 /*!< Priority level : High */ +#define LL_DMA_PRIORITY_VERYHIGH DMA_CCR_PL /*!< Priority level : Very_High */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup DMA_LL_Exported_Macros DMA Exported Macros + * @{ + */ + +/** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros + * @{ + */ +/** + * @brief Write a value in DMA register + * @param __INSTANCE__ DMA Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in DMA register + * @param __INSTANCE__ DMA Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxChannely + * @{ + */ +/** + * @brief Convert DMAx_Channely into DMAx + * @param __CHANNEL_INSTANCE__ DMAx_Channely + * @retval DMAx + */ +#if defined(DMA2) +#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__) \ +(((uint32_t)(__CHANNEL_INSTANCE__) > ((uint32_t)DMA1_Channel7)) ? DMA2 : DMA1) +#else +#define __LL_DMA_GET_INSTANCE(__CHANNEL_INSTANCE__) (DMA1) +#endif + +/** + * @brief Convert DMAx_Channely into LL_DMA_CHANNEL_y + * @param __CHANNEL_INSTANCE__ DMAx_Channely + * @retval LL_DMA_CHANNEL_y + */ +#if defined (DMA2) +#if defined (DMA2_Channel6) && defined (DMA2_Channel7) +#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \ +(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel6)) ? LL_DMA_CHANNEL_6 : \ + LL_DMA_CHANNEL_7) +#else +#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \ +(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel1)) ? LL_DMA_CHANNEL_1 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel2)) ? LL_DMA_CHANNEL_2 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel3)) ? LL_DMA_CHANNEL_3 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel4)) ? LL_DMA_CHANNEL_4 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA2_Channel5)) ? LL_DMA_CHANNEL_5 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \ + LL_DMA_CHANNEL_7) +#endif +#else +#define __LL_DMA_GET_CHANNEL(__CHANNEL_INSTANCE__) \ +(((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel1)) ? LL_DMA_CHANNEL_1 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel2)) ? LL_DMA_CHANNEL_2 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel3)) ? LL_DMA_CHANNEL_3 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel4)) ? LL_DMA_CHANNEL_4 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel5)) ? LL_DMA_CHANNEL_5 : \ + ((uint32_t)(__CHANNEL_INSTANCE__) == ((uint32_t)DMA1_Channel6)) ? LL_DMA_CHANNEL_6 : \ + LL_DMA_CHANNEL_7) +#endif + +/** + * @brief Convert DMA Instance DMAx and LL_DMA_CHANNEL_y into DMAx_Channely + * @param __DMA_INSTANCE__ DMAx + * @param __CHANNEL__ LL_DMA_CHANNEL_y + * @retval DMAx_Channely + */ +#if defined (DMA2) +#if defined (DMA2_Channel6) && defined (DMA2_Channel7) +#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \ +((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA2_Channel6 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_7))) ? DMA1_Channel7 : \ + DMA2_Channel7) +#else +#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \ +((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA2_Channel1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA2_Channel2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA2_Channel3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA2_Channel4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA2_Channel5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \ + DMA1_Channel7) +#endif +#else +#define __LL_DMA_GET_CHANNEL_INSTANCE(__DMA_INSTANCE__, __CHANNEL__) \ +((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_1))) ? DMA1_Channel1 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_2))) ? DMA1_Channel2 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_3))) ? DMA1_Channel3 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_4))) ? DMA1_Channel4 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_5))) ? DMA1_Channel5 : \ + (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__CHANNEL__) == ((uint32_t)LL_DMA_CHANNEL_6))) ? DMA1_Channel6 : \ + DMA1_Channel7) +#endif + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup DMA_LL_Exported_Functions DMA Exported Functions + * @{ + */ + +/** @defgroup DMA_LL_EF_Configuration Configuration + * @{ + */ +/** + * @brief Enable DMA channel. + * @rmtoll CCR EN LL_DMA_EnableChannel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel) +{ + SET_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, DMA_CCR_EN); +} + +/** + * @brief Disable DMA channel. + * @rmtoll CCR EN LL_DMA_DisableChannel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel) +{ + CLEAR_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, DMA_CCR_EN); +} + +/** + * @brief Check if DMA channel is enabled or disabled. + * @rmtoll CCR EN LL_DMA_IsEnabledChannel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return ((READ_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, + DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL); +} + +/** + * @brief Configure all parameters link to DMA transfer. + * @rmtoll CCR DIR LL_DMA_ConfigTransfer\n + * CCR MEM2MEM LL_DMA_ConfigTransfer\n + * CCR CIRC LL_DMA_ConfigTransfer\n + * CCR PINC LL_DMA_ConfigTransfer\n + * CCR MINC LL_DMA_ConfigTransfer\n + * CCR PSIZE LL_DMA_ConfigTransfer\n + * CCR MSIZE LL_DMA_ConfigTransfer\n + * CCR PL LL_DMA_ConfigTransfer + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Configuration This parameter must be a combination of all the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH or @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + * @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR + * @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT + * @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT + * @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDATAALIGN_WORD + * @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD + * @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH + * @retval None + */ +__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration) +{ + MODIFY_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, + DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_PSIZE | DMA_CCR_MSIZE | DMA_CCR_PL, + Configuration); +} + +/** + * @brief Set Data transfer direction (read from peripheral or from memory). + * @rmtoll CCR DIR LL_DMA_SetDataTransferDirection\n + * CCR MEM2MEM LL_DMA_SetDataTransferDirection + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction) +{ + MODIFY_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, + DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction); +} + +/** + * @brief Get Data transfer direction (read from peripheral or from memory). + * @rmtoll CCR DIR LL_DMA_GetDataTransferDirection\n + * CCR MEM2MEM LL_DMA_GetDataTransferDirection + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + */ +__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return (READ_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, + DMA_CCR_DIR | DMA_CCR_MEM2MEM)); +} + +/** + * @brief Set DMA mode circular or normal. + * @note The circular buffer mode cannot be used if the memory-to-memory + * data transfer is configured on the selected Channel. + * @rmtoll CCR CIRC LL_DMA_SetMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_DMA_MODE_NORMAL + * @arg @ref LL_DMA_MODE_CIRCULAR + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode) +{ + MODIFY_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, DMA_CCR_CIRC, + Mode); +} + +/** + * @brief Get DMA mode circular or normal. + * @rmtoll CCR CIRC LL_DMA_GetMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_MODE_NORMAL + * @arg @ref LL_DMA_MODE_CIRCULAR + */ +__STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return (READ_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, + DMA_CCR_CIRC)); +} + +/** + * @brief Set Peripheral increment mode. + * @rmtoll CCR PINC LL_DMA_SetPeriphIncMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param PeriphOrM2MSrcIncMode This parameter can be one of the following values: + * @arg @ref LL_DMA_PERIPH_INCREMENT + * @arg @ref LL_DMA_PERIPH_NOINCREMENT + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode) +{ + MODIFY_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, DMA_CCR_PINC, + PeriphOrM2MSrcIncMode); +} + +/** + * @brief Get Peripheral increment mode. + * @rmtoll CCR PINC LL_DMA_GetPeriphIncMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_PERIPH_INCREMENT + * @arg @ref LL_DMA_PERIPH_NOINCREMENT + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return (READ_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, + DMA_CCR_PINC)); +} + +/** + * @brief Set Memory increment mode. + * @rmtoll CCR MINC LL_DMA_SetMemoryIncMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryOrM2MDstIncMode This parameter can be one of the following values: + * @arg @ref LL_DMA_MEMORY_INCREMENT + * @arg @ref LL_DMA_MEMORY_NOINCREMENT + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode) +{ + MODIFY_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, DMA_CCR_MINC, + MemoryOrM2MDstIncMode); +} + +/** + * @brief Get Memory increment mode. + * @rmtoll CCR MINC LL_DMA_GetMemoryIncMode + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_MEMORY_INCREMENT + * @arg @ref LL_DMA_MEMORY_NOINCREMENT + */ +__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return (READ_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, + DMA_CCR_MINC)); +} + +/** + * @brief Set Peripheral size. + * @rmtoll CCR PSIZE LL_DMA_SetPeriphSize + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param PeriphOrM2MSrcDataSize This parameter can be one of the following values: + * @arg @ref LL_DMA_PDATAALIGN_BYTE + * @arg @ref LL_DMA_PDATAALIGN_HALFWORD + * @arg @ref LL_DMA_PDATAALIGN_WORD + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize) +{ + MODIFY_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, DMA_CCR_PSIZE, + PeriphOrM2MSrcDataSize); +} + +/** + * @brief Get Peripheral size. + * @rmtoll CCR PSIZE LL_DMA_GetPeriphSize + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_PDATAALIGN_BYTE + * @arg @ref LL_DMA_PDATAALIGN_HALFWORD + * @arg @ref LL_DMA_PDATAALIGN_WORD + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return (READ_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, + DMA_CCR_PSIZE)); +} + +/** + * @brief Set Memory size. + * @rmtoll CCR MSIZE LL_DMA_SetMemorySize + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryOrM2MDstDataSize This parameter can be one of the following values: + * @arg @ref LL_DMA_MDATAALIGN_BYTE + * @arg @ref LL_DMA_MDATAALIGN_HALFWORD + * @arg @ref LL_DMA_MDATAALIGN_WORD + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize) +{ + MODIFY_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, DMA_CCR_MSIZE, + MemoryOrM2MDstDataSize); +} + +/** + * @brief Get Memory size. + * @rmtoll CCR MSIZE LL_DMA_GetMemorySize + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_MDATAALIGN_BYTE + * @arg @ref LL_DMA_MDATAALIGN_HALFWORD + * @arg @ref LL_DMA_MDATAALIGN_WORD + */ +__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return (READ_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, + DMA_CCR_MSIZE)); +} + +/** + * @brief Set Channel priority level. + * @rmtoll CCR PL LL_DMA_SetChannelPriorityLevel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Priority This parameter can be one of the following values: + * @arg @ref LL_DMA_PRIORITY_LOW + * @arg @ref LL_DMA_PRIORITY_MEDIUM + * @arg @ref LL_DMA_PRIORITY_HIGH + * @arg @ref LL_DMA_PRIORITY_VERYHIGH + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority) +{ + MODIFY_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, DMA_CCR_PL, + Priority); +} + +/** + * @brief Get Channel priority level. + * @rmtoll CCR PL LL_DMA_GetChannelPriorityLevel + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMA_PRIORITY_LOW + * @arg @ref LL_DMA_PRIORITY_MEDIUM + * @arg @ref LL_DMA_PRIORITY_HIGH + * @arg @ref LL_DMA_PRIORITY_VERYHIGH + */ +__STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return (READ_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, + DMA_CCR_PL)); +} + +/** + * @brief Set Number of data to transfer. + * @note This action has no effect if + * channel is enabled. + * @rmtoll CNDTR NDT LL_DMA_SetDataLength + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData) +{ + MODIFY_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CNDTR, + DMA_CNDTR_NDT, NbData); +} + +/** + * @brief Get Number of data to transfer. + * @note Once the channel is enabled, the return value indicate the + * remaining bytes to be transmitted. + * @rmtoll CNDTR NDT LL_DMA_GetDataLength + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return (READ_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CNDTR, + DMA_CNDTR_NDT)); +} + +/** + * @brief Configure the Source and Destination addresses. + * @note This API must not be called when the DMA channel is enabled. + * @note Each IP using DMA provides an API to get directly the register adress (LL_PPP_DMA_GetRegAddr). + * @rmtoll CPAR PA LL_DMA_ConfigAddresses\n + * CMAR MA LL_DMA_ConfigAddresses + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param SrcAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @param DstAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH + * @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY + * @retval None + */ +__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress, + uint32_t DstAddress, uint32_t Direction) +{ + /* Direction Memory to Periph */ + if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH) + { + WRITE_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CMAR, SrcAddress); + WRITE_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CPAR, DstAddress); + } + /* Direction Periph to Memory and Memory to Memory */ + else + { + WRITE_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CPAR, SrcAddress); + WRITE_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CMAR, DstAddress); + } +} + +/** + * @brief Set the Memory address. + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @note This API must not be called when the DMA channel is enabled. + * @rmtoll CMAR MA LL_DMA_SetMemoryAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress) +{ + WRITE_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CMAR, MemoryAddress); +} + +/** + * @brief Set the Peripheral address. + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @note This API must not be called when the DMA channel is enabled. + * @rmtoll CPAR PA LL_DMA_SetPeriphAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress) +{ + WRITE_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CPAR, PeriphAddress); +} + +/** + * @brief Get Memory address. + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @rmtoll CMAR MA LL_DMA_GetMemoryAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return (READ_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CMAR)); +} + +/** + * @brief Get Peripheral address. + * @note Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only. + * @rmtoll CPAR PA LL_DMA_GetPeriphAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return (READ_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CPAR)); +} + +/** + * @brief Set the Memory to Memory Source address. + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @note This API must not be called when the DMA channel is enabled. + * @rmtoll CPAR PA LL_DMA_SetM2MSrcAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress) +{ + WRITE_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CPAR, MemoryAddress); +} + +/** + * @brief Set the Memory to Memory Destination address. + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @note This API must not be called when the DMA channel is enabled. + * @rmtoll CMAR MA LL_DMA_SetM2MDstAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress) +{ + WRITE_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CMAR, MemoryAddress); +} + +/** + * @brief Get the Memory to Memory Source address. + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @rmtoll CPAR PA LL_DMA_GetM2MSrcAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return (READ_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CPAR)); +} + +/** + * @brief Get the Memory to Memory Destination address. + * @note Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only. + * @rmtoll CMAR MA LL_DMA_GetM2MDstAddress + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return (READ_REG(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CMAR)); +} + +/** + * @brief Set DMA request for DMA Channels on DMAMUX Channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. +#if defined(DMA2) + * DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7. +#endif + * @rmtoll CxCR DMAREQ_ID LL_DMA_SetPeriphRequest + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param Request This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_MEM2MEM + * @arg @ref LL_DMAMUX_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX_REQ_ADC1 + * @arg @ref LL_DMAMUX_REQ_SPI1_RX + * @arg @ref LL_DMAMUX_REQ_SPI1_TX + * @arg @ref LL_DMAMUX_REQ_SPI2_RX + * @arg @ref LL_DMAMUX_REQ_SPI2_TX + * @arg @ref LL_DMAMUX_REQ_I2C1_RX + * @arg @ref LL_DMAMUX_REQ_I2C1_TX + * @arg @ref LL_DMAMUX_REQ_I2C3_RX + * @arg @ref LL_DMAMUX_REQ_I2C3_TX + * @arg @ref LL_DMAMUX_REQ_USART1_RX + * @arg @ref LL_DMAMUX_REQ_USART1_TX + * @arg @ref LL_DMAMUX_REQ_LPUART1_RX + * @arg @ref LL_DMAMUX_REQ_LPUART1_TX + * @arg @ref LL_DMAMUX_REQ_SAI1_A + * @arg @ref LL_DMAMUX_REQ_SAI1_B + * @arg @ref LL_DMAMUX_REQ_QUADSPI + * @arg @ref LL_DMAMUX_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM1_UP + * @arg @ref LL_DMAMUX_REQ_TIM1_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM1_COM + * @arg @ref LL_DMAMUX_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM2_UP + * @arg @ref LL_DMAMUX_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM16_UP + * @arg @ref LL_DMAMUX_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM17_UP + * @arg @ref LL_DMAMUX_REQ_AES1_IN + * @arg @ref LL_DMAMUX_REQ_AES1_OUT + * @arg @ref LL_DMAMUX_REQ_AES2_IN + * @arg @ref LL_DMAMUX_REQ_AES2_OUT + * @retval None + */ +__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Request) +{ + MODIFY_REG(__LL_DMA_INSTANCE_TO_DMAMUX_CCR(DMAx, Channel - 1U)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request); +} + +/** + * @brief Get DMA request for DMA Channels on DMAMUX Channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. +#if defined(DMA2) + * DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7. +#endif + * @rmtoll CxCR DMAREQ_ID LL_DMA_GetPeriphRequest + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_MEM2MEM + * @arg @ref LL_DMAMUX_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX_REQ_ADC1 + * @arg @ref LL_DMAMUX_REQ_SPI1_RX + * @arg @ref LL_DMAMUX_REQ_SPI1_TX + * @arg @ref LL_DMAMUX_REQ_SPI2_RX + * @arg @ref LL_DMAMUX_REQ_SPI2_TX + * @arg @ref LL_DMAMUX_REQ_I2C1_RX + * @arg @ref LL_DMAMUX_REQ_I2C1_TX + * @arg @ref LL_DMAMUX_REQ_I2C3_RX + * @arg @ref LL_DMAMUX_REQ_I2C3_TX + * @arg @ref LL_DMAMUX_REQ_USART1_RX + * @arg @ref LL_DMAMUX_REQ_USART1_TX + * @arg @ref LL_DMAMUX_REQ_LPUART1_RX + * @arg @ref LL_DMAMUX_REQ_LPUART1_TX + * @arg @ref LL_DMAMUX_REQ_SAI1_A + * @arg @ref LL_DMAMUX_REQ_SAI1_B + * @arg @ref LL_DMAMUX_REQ_QUADSPI + * @arg @ref LL_DMAMUX_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM1_UP + * @arg @ref LL_DMAMUX_REQ_TIM1_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM1_COM + * @arg @ref LL_DMAMUX_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM2_UP + * @arg @ref LL_DMAMUX_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM16_UP + * @arg @ref LL_DMAMUX_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM17_UP + * @arg @ref LL_DMAMUX_REQ_AES1_IN + * @arg @ref LL_DMAMUX_REQ_AES1_OUT + * @arg @ref LL_DMAMUX_REQ_AES2_IN + * @arg @ref LL_DMAMUX_REQ_AES2_OUT + */ +__STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return (READ_BIT(__LL_DMA_INSTANCE_TO_DMAMUX_CCR(DMAx, Channel - 1U)->CCR, DMAMUX_CxCR_DMAREQ_ID)); +} + +/** + * @} + */ + +/** @defgroup DMA_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Get Channel 1 global interrupt flag. + * @rmtoll ISR GIF1 LL_DMA_IsActiveFlag_GI1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF1) == (DMA_ISR_GIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 2 global interrupt flag. + * @rmtoll ISR GIF2 LL_DMA_IsActiveFlag_GI2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF2) == (DMA_ISR_GIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 3 global interrupt flag. + * @rmtoll ISR GIF3 LL_DMA_IsActiveFlag_GI3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF3) == (DMA_ISR_GIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 4 global interrupt flag. + * @rmtoll ISR GIF4 LL_DMA_IsActiveFlag_GI4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF4) == (DMA_ISR_GIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 5 global interrupt flag. + * @rmtoll ISR GIF5 LL_DMA_IsActiveFlag_GI5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF5) == (DMA_ISR_GIF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 6 global interrupt flag. + * @rmtoll ISR GIF6 LL_DMA_IsActiveFlag_GI6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF6) == (DMA_ISR_GIF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 7 global interrupt flag. + * @rmtoll ISR GIF7 LL_DMA_IsActiveFlag_GI7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_GIF7) == (DMA_ISR_GIF7)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 1 transfer complete flag. + * @rmtoll ISR TCIF1 LL_DMA_IsActiveFlag_TC1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 2 transfer complete flag. + * @rmtoll ISR TCIF2 LL_DMA_IsActiveFlag_TC2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 3 transfer complete flag. + * @rmtoll ISR TCIF3 LL_DMA_IsActiveFlag_TC3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 4 transfer complete flag. + * @rmtoll ISR TCIF4 LL_DMA_IsActiveFlag_TC4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 5 transfer complete flag. + * @rmtoll ISR TCIF5 LL_DMA_IsActiveFlag_TC5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 6 transfer complete flag. + * @rmtoll ISR TCIF6 LL_DMA_IsActiveFlag_TC6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 7 transfer complete flag. + * @rmtoll ISR TCIF7 LL_DMA_IsActiveFlag_TC7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 1 half transfer flag. + * @rmtoll ISR HTIF1 LL_DMA_IsActiveFlag_HT1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF1) == (DMA_ISR_HTIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 2 half transfer flag. + * @rmtoll ISR HTIF2 LL_DMA_IsActiveFlag_HT2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF2) == (DMA_ISR_HTIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 3 half transfer flag. + * @rmtoll ISR HTIF3 LL_DMA_IsActiveFlag_HT3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF3) == (DMA_ISR_HTIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 4 half transfer flag. + * @rmtoll ISR HTIF4 LL_DMA_IsActiveFlag_HT4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF4) == (DMA_ISR_HTIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 5 half transfer flag. + * @rmtoll ISR HTIF5 LL_DMA_IsActiveFlag_HT5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF5) == (DMA_ISR_HTIF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 6 half transfer flag. + * @rmtoll ISR HTIF6 LL_DMA_IsActiveFlag_HT6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 7 half transfer flag. + * @rmtoll ISR HTIF7 LL_DMA_IsActiveFlag_HT7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_HTIF7) == (DMA_ISR_HTIF7)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 1 transfer error flag. + * @rmtoll ISR TEIF1 LL_DMA_IsActiveFlag_TE1 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 2 transfer error flag. + * @rmtoll ISR TEIF2 LL_DMA_IsActiveFlag_TE2 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 3 transfer error flag. + * @rmtoll ISR TEIF3 LL_DMA_IsActiveFlag_TE3 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF3) == (DMA_ISR_TEIF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 4 transfer error flag. + * @rmtoll ISR TEIF4 LL_DMA_IsActiveFlag_TE4 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF4) == (DMA_ISR_TEIF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 5 transfer error flag. + * @rmtoll ISR TEIF5 LL_DMA_IsActiveFlag_TE5 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF5) == (DMA_ISR_TEIF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 6 transfer error flag. + * @rmtoll ISR TEIF6 LL_DMA_IsActiveFlag_TE6 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF6) == (DMA_ISR_TEIF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Channel 7 transfer error flag. + * @rmtoll ISR TEIF7 LL_DMA_IsActiveFlag_TE7 + * @param DMAx DMAx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx) +{ + return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF7) == (DMA_ISR_TEIF7)) ? 1UL : 0UL); +} + +/** + * @brief Clear Channel 1 global interrupt flag. + * @rmtoll IFCR CGIF1 LL_DMA_ClearFlag_GI1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1); +} + +/** + * @brief Clear Channel 2 global interrupt flag. + * @rmtoll IFCR CGIF2 LL_DMA_ClearFlag_GI2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2); +} + +/** + * @brief Clear Channel 3 global interrupt flag. + * @rmtoll IFCR CGIF3 LL_DMA_ClearFlag_GI3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3); +} + +/** + * @brief Clear Channel 4 global interrupt flag. + * @rmtoll IFCR CGIF4 LL_DMA_ClearFlag_GI4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4); +} + +/** + * @brief Clear Channel 5 global interrupt flag. + * @rmtoll IFCR CGIF5 LL_DMA_ClearFlag_GI5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF5); +} + +/** + * @brief Clear Channel 6 global interrupt flag. + * @rmtoll IFCR CGIF6 LL_DMA_ClearFlag_GI6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF6); +} + +/** + * @brief Clear Channel 7 global interrupt flag. + * @rmtoll IFCR CGIF7 LL_DMA_ClearFlag_GI7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_GI7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF7); +} + +/** + * @brief Clear Channel 1 transfer complete flag. + * @rmtoll IFCR CTCIF1 LL_DMA_ClearFlag_TC1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1); +} + +/** + * @brief Clear Channel 2 transfer complete flag. + * @rmtoll IFCR CTCIF2 LL_DMA_ClearFlag_TC2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2); +} + +/** + * @brief Clear Channel 3 transfer complete flag. + * @rmtoll IFCR CTCIF3 LL_DMA_ClearFlag_TC3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF3); +} + +/** + * @brief Clear Channel 4 transfer complete flag. + * @rmtoll IFCR CTCIF4 LL_DMA_ClearFlag_TC4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF4); +} + +/** + * @brief Clear Channel 5 transfer complete flag. + * @rmtoll IFCR CTCIF5 LL_DMA_ClearFlag_TC5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5); +} + +/** + * @brief Clear Channel 6 transfer complete flag. + * @rmtoll IFCR CTCIF6 LL_DMA_ClearFlag_TC6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6); +} + +/** + * @brief Clear Channel 7 transfer complete flag. + * @rmtoll IFCR CTCIF7 LL_DMA_ClearFlag_TC7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7); +} + +/** + * @brief Clear Channel 1 half transfer flag. + * @rmtoll IFCR CHTIF1 LL_DMA_ClearFlag_HT1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF1); +} + +/** + * @brief Clear Channel 2 half transfer flag. + * @rmtoll IFCR CHTIF2 LL_DMA_ClearFlag_HT2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF2); +} + +/** + * @brief Clear Channel 3 half transfer flag. + * @rmtoll IFCR CHTIF3 LL_DMA_ClearFlag_HT3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF3); +} + +/** + * @brief Clear Channel 4 half transfer flag. + * @rmtoll IFCR CHTIF4 LL_DMA_ClearFlag_HT4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF4); +} + +/** + * @brief Clear Channel 5 half transfer flag. + * @rmtoll IFCR CHTIF5 LL_DMA_ClearFlag_HT5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF5); +} + +/** + * @brief Clear Channel 6 half transfer flag. + * @rmtoll IFCR CHTIF6 LL_DMA_ClearFlag_HT6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6); +} + +/** + * @brief Clear Channel 7 half transfer flag. + * @rmtoll IFCR CHTIF7 LL_DMA_ClearFlag_HT7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF7); +} + +/** + * @brief Clear Channel 1 transfer error flag. + * @rmtoll IFCR CTEIF1 LL_DMA_ClearFlag_TE1 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF1); +} + +/** + * @brief Clear Channel 2 transfer error flag. + * @rmtoll IFCR CTEIF2 LL_DMA_ClearFlag_TE2 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF2); +} + +/** + * @brief Clear Channel 3 transfer error flag. + * @rmtoll IFCR CTEIF3 LL_DMA_ClearFlag_TE3 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF3); +} + +/** + * @brief Clear Channel 4 transfer error flag. + * @rmtoll IFCR CTEIF4 LL_DMA_ClearFlag_TE4 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF4); +} + +/** + * @brief Clear Channel 5 transfer error flag. + * @rmtoll IFCR CTEIF5 LL_DMA_ClearFlag_TE5 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF5); +} + +/** + * @brief Clear Channel 6 transfer error flag. + * @rmtoll IFCR CTEIF6 LL_DMA_ClearFlag_TE6 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF6); +} + +/** + * @brief Clear Channel 7 transfer error flag. + * @rmtoll IFCR CTEIF7 LL_DMA_ClearFlag_TE7 + * @param DMAx DMAx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx) +{ + WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF7); +} + +/** + * @} + */ + +/** @defgroup DMA_LL_EF_IT_Management IT_Management + * @{ + */ +/** + * @brief Enable Transfer complete interrupt. + * @rmtoll CCR TCIE LL_DMA_EnableIT_TC + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel) +{ + SET_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, DMA_CCR_TCIE); +} + +/** + * @brief Enable Half transfer interrupt. + * @rmtoll CCR HTIE LL_DMA_EnableIT_HT + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel) +{ + SET_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, DMA_CCR_HTIE); +} + +/** + * @brief Enable Transfer error interrupt. + * @rmtoll CCR TEIE LL_DMA_EnableIT_TE + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel) +{ + SET_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, DMA_CCR_TEIE); +} + +/** + * @brief Disable Transfer complete interrupt. + * @rmtoll CCR TCIE LL_DMA_DisableIT_TC + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel) +{ + CLEAR_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, DMA_CCR_TCIE); +} + +/** + * @brief Disable Half transfer interrupt. + * @rmtoll CCR HTIE LL_DMA_DisableIT_HT + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel) +{ + CLEAR_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, DMA_CCR_HTIE); +} + +/** + * @brief Disable Transfer error interrupt. + * @rmtoll CCR TEIE LL_DMA_DisableIT_TE + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval None + */ +__STATIC_INLINE void LL_DMA_DisableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel) +{ + CLEAR_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, DMA_CCR_TEIE); +} + +/** + * @brief Check if Transfer complete Interrupt is enabled. + * @rmtoll CCR TCIE LL_DMA_IsEnabledIT_TC + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return ((READ_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, + DMA_CCR_TCIE) == (DMA_CCR_TCIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Half transfer Interrupt is enabled. + * @rmtoll CCR HTIE LL_DMA_IsEnabledIT_HT + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return ((READ_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, + DMA_CCR_HTIE) == (DMA_CCR_HTIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Transfer error Interrupt is enabled. + * @rmtoll CCR TEIE LL_DMA_IsEnabledIT_TE + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Channel) +{ + return ((READ_BIT(__LL_DMA_INSTANCE_TO_CHANNEL(DMAx, Channel - 1U)->CCR, + DMA_CCR_TEIE) == (DMA_CCR_TEIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup DMA_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct); +ErrorStatus LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Channel); +void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* DMA1 || DMA2 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_DMA_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_dmamux.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_dmamux.h new file mode 100644 index 0000000..a08aded --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_dmamux.h @@ -0,0 +1,1697 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_dmamux.h + * @author MCD Application Team + * @brief Header file of DMAMUX LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_DMAMUX_H +#define STM32WBxx_LL_DMAMUX_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (DMAMUX1) + +/** @defgroup DMAMUX_LL DMAMUX + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Private_Constants DMAMUX Private Constants + * @{ + */ +/* Define used to get DMAMUX CCR register size */ +#define DMAMUX_CCR_SIZE 0x00000004UL + +/* Define used to get DMAMUX RGCR register size */ +#define DMAMUX_RGCR_SIZE 0x00000004UL +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Exported_Constants DMAMUX Exported Constants + * @{ + */ +/** @defgroup DMAMUX_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_DMAMUX_WriteReg function + * @{ + */ +#define LL_DMAMUX_CFR_CSOF0 DMAMUX_CFR_CSOF0 /*!< Synchronization Event Overrun Flag Channel 0 */ +#define LL_DMAMUX_CFR_CSOF1 DMAMUX_CFR_CSOF1 /*!< Synchronization Event Overrun Flag Channel 1 */ +#define LL_DMAMUX_CFR_CSOF2 DMAMUX_CFR_CSOF2 /*!< Synchronization Event Overrun Flag Channel 2 */ +#define LL_DMAMUX_CFR_CSOF3 DMAMUX_CFR_CSOF3 /*!< Synchronization Event Overrun Flag Channel 3 */ +#define LL_DMAMUX_CFR_CSOF4 DMAMUX_CFR_CSOF4 /*!< Synchronization Event Overrun Flag Channel 4 */ +#define LL_DMAMUX_CFR_CSOF5 DMAMUX_CFR_CSOF5 /*!< Synchronization Event Overrun Flag Channel 5 */ +#define LL_DMAMUX_CFR_CSOF6 DMAMUX_CFR_CSOF6 /*!< Synchronization Event Overrun Flag Channel 6 */ +#if defined(DMA2) +#define LL_DMAMUX_CFR_CSOF7 DMAMUX_CFR_CSOF7 /*!< Synchronization Event Overrun Flag Channel 7 */ +#define LL_DMAMUX_CFR_CSOF8 DMAMUX_CFR_CSOF8 /*!< Synchronization Event Overrun Flag Channel 8 */ +#define LL_DMAMUX_CFR_CSOF9 DMAMUX_CFR_CSOF9 /*!< Synchronization Event Overrun Flag Channel 9 */ +#define LL_DMAMUX_CFR_CSOF10 DMAMUX_CFR_CSOF10 /*!< Synchronization Event Overrun Flag Channel 10 */ +#define LL_DMAMUX_CFR_CSOF11 DMAMUX_CFR_CSOF11 /*!< Synchronization Event Overrun Flag Channel 11 */ +#define LL_DMAMUX_CFR_CSOF12 DMAMUX_CFR_CSOF12 /*!< Synchronization Event Overrun Flag Channel 12 */ +#define LL_DMAMUX_CFR_CSOF13 DMAMUX_CFR_CSOF13 /*!< Synchronization Event Overrun Flag Channel 13 */ +#endif +#define LL_DMAMUX_RGCFR_RGCOF0 DMAMUX_RGCFR_COF0 /*!< Request Generator 0 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF1 DMAMUX_RGCFR_COF1 /*!< Request Generator 1 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF2 DMAMUX_RGCFR_COF2 /*!< Request Generator 2 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGCFR_RGCOF3 DMAMUX_RGCFR_COF3 /*!< Request Generator 3 Trigger Event Overrun Flag */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_DMAMUX_ReadReg function + * @{ + */ +#define LL_DMAMUX_CSR_SOF0 DMAMUX_CSR_SOF0 /*!< Synchronization Event Overrun Flag Channel 0 */ +#define LL_DMAMUX_CSR_SOF1 DMAMUX_CSR_SOF1 /*!< Synchronization Event Overrun Flag Channel 1 */ +#define LL_DMAMUX_CSR_SOF2 DMAMUX_CSR_SOF2 /*!< Synchronization Event Overrun Flag Channel 2 */ +#define LL_DMAMUX_CSR_SOF3 DMAMUX_CSR_SOF3 /*!< Synchronization Event Overrun Flag Channel 3 */ +#define LL_DMAMUX_CSR_SOF4 DMAMUX_CSR_SOF4 /*!< Synchronization Event Overrun Flag Channel 4 */ +#define LL_DMAMUX_CSR_SOF5 DMAMUX_CSR_SOF5 /*!< Synchronization Event Overrun Flag Channel 5 */ +#define LL_DMAMUX_CSR_SOF6 DMAMUX_CSR_SOF6 /*!< Synchronization Event Overrun Flag Channel 6 */ +#if defined(DMA2) +#define LL_DMAMUX_CSR_SOF7 DMAMUX_CSR_SOF7 /*!< Synchronization Event Overrun Flag Channel 7 */ +#define LL_DMAMUX_CSR_SOF8 DMAMUX_CSR_SOF8 /*!< Synchronization Event Overrun Flag Channel 8 */ +#define LL_DMAMUX_CSR_SOF9 DMAMUX_CSR_SOF9 /*!< Synchronization Event Overrun Flag Channel 9 */ +#define LL_DMAMUX_CSR_SOF10 DMAMUX_CSR_SOF10 /*!< Synchronization Event Overrun Flag Channel 10 */ +#define LL_DMAMUX_CSR_SOF11 DMAMUX_CSR_SOF11 /*!< Synchronization Event Overrun Flag Channel 11 */ +#define LL_DMAMUX_CSR_SOF12 DMAMUX_CSR_SOF12 /*!< Synchronization Event Overrun Flag Channel 12 */ +#define LL_DMAMUX_CSR_SOF13 DMAMUX_CSR_SOF13 /*!< Synchronization Event Overrun Flag Channel 13 */ +#endif +#define LL_DMAMUX_RGSR_RGOF0 DMAMUX_RGSR_OF0 /*!< Request Generator 0 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF1 DMAMUX_RGSR_OF1 /*!< Request Generator 1 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF2 DMAMUX_RGSR_OF2 /*!< Request Generator 2 Trigger Event Overrun Flag */ +#define LL_DMAMUX_RGSR_RGOF3 DMAMUX_RGSR_OF3 /*!< Request Generator 3 Trigger Event Overrun Flag */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_DMA_ReadReg and LL_DMAMUX_WriteReg functions + * @{ + */ +#define LL_DMAMUX_CCR_SOIE DMAMUX_CxCR_SOIE /*!< Synchronization Event Overrun Interrupt */ +#define LL_DMAMUX_RGCR_RGOIE DMAMUX_RGxCR_OIE /*!< Request Generation Trigger Event Overrun Interrupt */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST Transfer request + * @{ + */ +#define LL_DMAMUX_REQ_MEM2MEM 0x00000000U /*!< memory to memory transfer */ +#define LL_DMAMUX_REQ_GENERATOR0 0x00000001U /*!< DMAMUX request generator 0 */ +#define LL_DMAMUX_REQ_GENERATOR1 0x00000002U /*!< DMAMUX request generator 1 */ +#define LL_DMAMUX_REQ_GENERATOR2 0x00000003U /*!< DMAMUX request generator 2 */ +#define LL_DMAMUX_REQ_GENERATOR3 0x00000004U /*!< DMAMUX request generator 3 */ +#define LL_DMAMUX_REQ_ADC1 0x00000005U /*!< DMAMUX ADC1 request */ +#define LL_DMAMUX_REQ_SPI1_RX 0x00000006U /*!< DMAMUX SPI1 RX request */ +#define LL_DMAMUX_REQ_SPI1_TX 0x00000007U /*!< DMAMUX SPI1 TX request */ +#if defined(SPI2) +#define LL_DMAMUX_REQ_SPI2_RX 0x00000008U /*!< DMAMUX SPI2 RX request */ +#define LL_DMAMUX_REQ_SPI2_TX 0x00000009U /*!< DMAMUX SPI2 TX request */ +#endif +#define LL_DMAMUX_REQ_I2C1_RX 0x0000000AU /*!< DMAMUX I2C1 RX request */ +#define LL_DMAMUX_REQ_I2C1_TX 0x0000000BU /*!< DMAMUX I2C1 TX request */ +#if defined(I2C3) +#define LL_DMAMUX_REQ_I2C3_RX 0x0000000CU /*!< DMAMUX I2C3 RX request */ +#define LL_DMAMUX_REQ_I2C3_TX 0x0000000DU /*!< DMAMUX I2C3 TX request */ +#endif +#define LL_DMAMUX_REQ_USART1_RX 0x0000000EU /*!< DMAMUX USART1 RX request */ +#define LL_DMAMUX_REQ_USART1_TX 0x0000000FU /*!< DMAMUX USART1 TX request */ +#if defined(LPUART1) +#define LL_DMAMUX_REQ_LPUART1_RX 0x00000010U /*!< DMAMUX LPUART1 RX request */ +#define LL_DMAMUX_REQ_LPUART1_TX 0x00000011U /*!< DMAMUX LPUART1 TX request */ +#endif +#if defined(SAI1) +#define LL_DMAMUX_REQ_SAI1_A 0x00000012U /*!< DMAMUX SAI1 A request */ +#define LL_DMAMUX_REQ_SAI1_B 0x00000013U /*!< DMAMUX SAI1 B request */ +#endif +#if defined(QUADSPI) +#define LL_DMAMUX_REQ_QUADSPI 0x00000014U /*!< DMAMUX QUADSPI request */ +#endif +#define LL_DMAMUX_REQ_TIM1_CH1 0x00000015U /*!< DMAMUX TIM1 CH1 request */ +#define LL_DMAMUX_REQ_TIM1_CH2 0x00000016U /*!< DMAMUX TIM1 CH2 request */ +#define LL_DMAMUX_REQ_TIM1_CH3 0x00000017U /*!< DMAMUX TIM1 CH3 request */ +#define LL_DMAMUX_REQ_TIM1_CH4 0x00000018U /*!< DMAMUX TIM1 CH4 request */ +#define LL_DMAMUX_REQ_TIM1_UP 0x00000019U /*!< DMAMUX TIM1 UP request */ +#define LL_DMAMUX_REQ_TIM1_TRIG 0x0000001AU /*!< DMAMUX TIM1 TRIG request */ +#define LL_DMAMUX_REQ_TIM1_COM 0x0000001BU /*!< DMAMUX TIM1 COM request */ +#define LL_DMAMUX_REQ_TIM2_CH1 0x0000001CU /*!< DMAMUX TIM2 CH1 request */ +#define LL_DMAMUX_REQ_TIM2_CH2 0x0000001DU /*!< DMAMUX TIM2 CH2 request */ +#define LL_DMAMUX_REQ_TIM2_CH3 0x0000001EU /*!< DMAMUX TIM2 CH3 request */ +#define LL_DMAMUX_REQ_TIM2_CH4 0x0000001FU /*!< DMAMUX TIM2 CH4 request */ +#define LL_DMAMUX_REQ_TIM2_UP 0x00000020U /*!< DMAMUX TIM2 UP request */ +#define LL_DMAMUX_REQ_TIM16_CH1 0x00000021U /*!< DMAMUX TIM16 CH1 request */ +#define LL_DMAMUX_REQ_TIM16_UP 0x00000022U /*!< DMAMUX TIM16 UP request */ +#define LL_DMAMUX_REQ_TIM17_CH1 0x00000023U /*!< DMAMUX TIM17 CH1 request */ +#define LL_DMAMUX_REQ_TIM17_UP 0x00000024U /*!< DMAMUX TIM17 UP request */ +#if defined(AES1) +#define LL_DMAMUX_REQ_AES1_IN 0x00000025U /*!< DMAMUX AES1_IN request */ +#define LL_DMAMUX_REQ_AES1_OUT 0x00000026U /*!< DMAMUX AES1_OUT request */ +#endif +#define LL_DMAMUX_REQ_AES2_IN 0x00000027U /*!< DMAMUX AES2_IN request */ +#define LL_DMAMUX_REQ_AES2_OUT 0x00000028U /*!< DMAMUX AES2_OUT request */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_CHANNEL DMAMUX Channel + * @{ + */ +#define LL_DMAMUX_CHANNEL_0 0x00000000U /*!< DMAMUX Channel 0 connected to DMA1 Channel 1 */ +#define LL_DMAMUX_CHANNEL_1 0x00000001U /*!< DMAMUX Channel 1 connected to DMA1 Channel 2 */ +#define LL_DMAMUX_CHANNEL_2 0x00000002U /*!< DMAMUX Channel 2 connected to DMA1 Channel 3 */ +#define LL_DMAMUX_CHANNEL_3 0x00000003U /*!< DMAMUX Channel 3 connected to DMA1 Channel 4 */ +#define LL_DMAMUX_CHANNEL_4 0x00000004U /*!< DMAMUX Channel 4 connected to DMA1 Channel 5 */ +#define LL_DMAMUX_CHANNEL_5 0x00000005U /*!< DMAMUX Channel 5 connected to DMA1 Channel 6 */ +#define LL_DMAMUX_CHANNEL_6 0x00000006U /*!< DMAMUX Channel 6 connected to DMA1 Channel 7 */ +#if defined(DMA2) +#define LL_DMAMUX_CHANNEL_7 0x00000007U /*!< DMAMUX Channel 7 connected to DMA2 Channel 1 */ +#define LL_DMAMUX_CHANNEL_8 0x00000008U /*!< DMAMUX Channel 8 connected to DMA2 Channel 2 */ +#define LL_DMAMUX_CHANNEL_9 0x00000009U /*!< DMAMUX Channel 9 connected to DMA2 Channel 3 */ +#define LL_DMAMUX_CHANNEL_10 0x0000000AU /*!< DMAMUX Channel 10 connected to DMA2 Channel 4 */ +#define LL_DMAMUX_CHANNEL_11 0x0000000BU /*!< DMAMUX Channel 11 connected to DMA2 Channel 5 */ +#define LL_DMAMUX_CHANNEL_12 0x0000000CU /*!< DMAMUX Channel 12 connected to DMA2 Channel 6 */ +#define LL_DMAMUX_CHANNEL_13 0x0000000DU /*!< DMAMUX Channel 13 connected to DMA2 Channel 7 */ +#endif +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_SYNC_NO Synchronization Signal Polarity + * @{ + */ +#define LL_DMAMUX_SYNC_NO_EVENT 0x00000000U /*!< All requests are blocked */ +#define LL_DMAMUX_SYNC_POL_RISING DMAMUX_CxCR_SPOL_0 /*!< Synchronization on event on rising edge */ +#define LL_DMAMUX_SYNC_POL_FALLING DMAMUX_CxCR_SPOL_1 /*!< Synchronization on event on falling edge */ +#define LL_DMAMUX_SYNC_POL_RISING_FALLING (DMAMUX_CxCR_SPOL_0 | DMAMUX_CxCR_SPOL_1) /*!< Synchronization on event on rising and falling edge */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_SYNC_EVT Synchronization Signal Event + * @{ + */ +#define LL_DMAMUX_SYNC_EXTI_LINE0 0x00000000U /*!< Synchronization signal from EXTI Line0 */ +#define LL_DMAMUX_SYNC_EXTI_LINE1 DMAMUX_CxCR_SYNC_ID_0 /*!< Synchronization signal from EXTI Line1 */ +#define LL_DMAMUX_SYNC_EXTI_LINE2 DMAMUX_CxCR_SYNC_ID_1 /*!< Synchronization signal from EXTI Line2 */ +#define LL_DMAMUX_SYNC_EXTI_LINE3 (DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line3 */ +#define LL_DMAMUX_SYNC_EXTI_LINE4 DMAMUX_CxCR_SYNC_ID_2 /*!< Synchronization signal from EXTI Line4 */ +#define LL_DMAMUX_SYNC_EXTI_LINE5 (DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line5 */ +#define LL_DMAMUX_SYNC_EXTI_LINE6 (DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1) /*!< Synchronization signal from EXTI Line6 */ +#define LL_DMAMUX_SYNC_EXTI_LINE7 (DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line7 */ +#define LL_DMAMUX_SYNC_EXTI_LINE8 DMAMUX_CxCR_SYNC_ID_3 /*!< Synchronization signal from EXTI Line8 */ +#define LL_DMAMUX_SYNC_EXTI_LINE9 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line9 */ +#define LL_DMAMUX_SYNC_EXTI_LINE10 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_1) /*!< Synchronization signal from EXTI Line10 */ +#define LL_DMAMUX_SYNC_EXTI_LINE11 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line11 */ +#define LL_DMAMUX_SYNC_EXTI_LINE12 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2) /*!< Synchronization signal from EXTI Line12 */ +#define LL_DMAMUX_SYNC_EXTI_LINE13 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line13 */ +#define LL_DMAMUX_SYNC_EXTI_LINE14 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1) /*!< Synchronization signal from EXTI Line14 */ +#define LL_DMAMUX_SYNC_EXTI_LINE15 (DMAMUX_CxCR_SYNC_ID_3 | DMAMUX_CxCR_SYNC_ID_2 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from EXTI Line15 */ +#define LL_DMAMUX_SYNC_DMAMUX_CH0 DMAMUX_CxCR_SYNC_ID_4 /*!< Synchronization signal from DMAMUX channel0 Event */ +#define LL_DMAMUX_SYNC_DMAMUX_CH1 (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from DMAMUX channel1 Event */ +#define LL_DMAMUX_SYNC_LPTIM1_OUT (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_1) /*!< Synchronization signal from LPTIM1 Ouput */ +#define LL_DMAMUX_SYNC_LPTIM2_OUT (DMAMUX_CxCR_SYNC_ID_4 | DMAMUX_CxCR_SYNC_ID_1 | DMAMUX_CxCR_SYNC_ID_0) /*!< Synchronization signal from LPTIM2 Ouput */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST_GENERATOR Request Generator Channel + * @{ + */ +#define LL_DMAMUX_REQ_GEN_0 0x00000000U +#define LL_DMAMUX_REQ_GEN_1 0x00000001U +#define LL_DMAMUX_REQ_GEN_2 0x00000002U +#define LL_DMAMUX_REQ_GEN_3 0x00000003U +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST_GEN_POLARITY External Request Signal Generation Polarity + * @{ + */ +#define LL_DMAMUX_REQ_GEN_NO_EVENT 0x00000000U /*!< No external DMA request generation */ +#define LL_DMAMUX_REQ_GEN_POL_RISING DMAMUX_RGxCR_GPOL_0 /*!< External DMA request generation on event on rising edge */ +#define LL_DMAMUX_REQ_GEN_POL_FALLING DMAMUX_RGxCR_GPOL_1 /*!< External DMA request generation on event on falling edge */ +#define LL_DMAMUX_REQ_GEN_POL_RISING_FALLING (DMAMUX_RGxCR_GPOL_0 | DMAMUX_RGxCR_GPOL_1) /*!< External DMA request generation on rising and falling edge */ +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EC_REQUEST_GEN External Request Signal Generation + * @{ + */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE0 0x00000000U /*!< Request signal generation from EXTI Line0 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE1 DMAMUX_RGxCR_SIG_ID_0 /*!< Request signal generation from EXTI Line1 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE2 DMAMUX_RGxCR_SIG_ID_1 /*!< Request signal generation from EXTI Line2 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE3 (DMAMUX_RGxCR_SIG_ID_1 |DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line3 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE4 DMAMUX_RGxCR_SIG_ID_2 /*!< Request signal generation from EXTI Line4 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE5 (DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line5 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE6 (DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1) /*!< Request signal generation from EXTI Line6 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE7 (DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line7 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE8 DMAMUX_RGxCR_SIG_ID_3 /*!< Request signal generation from EXTI Line8 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE9 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line9 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE10 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_1) /*!< Request signal generation from EXTI Line10 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE11 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line11 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE12 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2) /*!< Request signal generation from EXTI Line12 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE13 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line13 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE14 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1) /*!< Request signal generation from EXTI Line14 */ +#define LL_DMAMUX_REQ_GEN_EXTI_LINE15 (DMAMUX_RGxCR_SIG_ID_3 | DMAMUX_RGxCR_SIG_ID_2 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from EXTI Line15 */ +#define LL_DMAMUX_REQ_GEN_DMAMUX_CH0 DMAMUX_RGxCR_SIG_ID_4 /*!< Request signal generation from DMAMUX channel0 Event */ +#define LL_DMAMUX_REQ_GEN_DMAMUX_CH1 (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from DMAMUX channel1 Event */ +#define LL_DMAMUX_REQ_GEN_LPTIM1_OUT (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_1) /*!< Request signal generation from LPTIM1 Ouput */ +#define LL_DMAMUX_REQ_GEN_LPTIM2_OUT (DMAMUX_RGxCR_SIG_ID_4 | DMAMUX_RGxCR_SIG_ID_1 | DMAMUX_RGxCR_SIG_ID_0) /*!< Request signal generation from LPTIM2 Ouput */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Exported_Macros DMAMUX Exported Macros + * @{ + */ + +/** @defgroup DMAMUX_LL_EM_WRITE_READ Common Write and read registers macros + * @{ + */ +/** + * @brief Write a value in DMAMUX register + * @param __INSTANCE__ DMAMUX Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_DMAMUX_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in DMAMUX register + * @param __INSTANCE__ DMAMUX Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_DMAMUX_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup DMAMUX_LL_Exported_Functions DMAMUX Exported Functions + * @{ + */ + +/** @defgroup DMAMUX_LL_EF_Configuration Configuration + * @{ + */ +/** + * @brief Set DMAMUX request ID for DMAMUX Channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. +#if defined(DMA2) + * DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7. +#endif + * @rmtoll CxCR DMAREQ_ID LL_DMAMUX_SetRequestID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 +#if defined(DMA2) + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 +#endif + * @param Request This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_MEM2MEM + * @arg @ref LL_DMAMUX_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX_REQ_ADC1 + * @arg @ref LL_DMAMUX_REQ_SPI1_RX + * @arg @ref LL_DMAMUX_REQ_SPI1_TX + * @arg @ref LL_DMAMUX_REQ_SPI2_RX + * @arg @ref LL_DMAMUX_REQ_SPI2_TX + * @arg @ref LL_DMAMUX_REQ_I2C1_RX + * @arg @ref LL_DMAMUX_REQ_I2C1_TX + * @arg @ref LL_DMAMUX_REQ_I2C3_RX + * @arg @ref LL_DMAMUX_REQ_I2C3_TX + * @arg @ref LL_DMAMUX_REQ_USART1_RX + * @arg @ref LL_DMAMUX_REQ_USART1_TX + * @arg @ref LL_DMAMUX_REQ_LPUART1_RX + * @arg @ref LL_DMAMUX_REQ_LPUART1_TX + * @arg @ref LL_DMAMUX_REQ_SAI1_A + * @arg @ref LL_DMAMUX_REQ_SAI1_B + * @arg @ref LL_DMAMUX_REQ_QUADSPI + * @arg @ref LL_DMAMUX_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM1_UP + * @arg @ref LL_DMAMUX_REQ_TIM1_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM1_COM + * @arg @ref LL_DMAMUX_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM2_UP + * @arg @ref LL_DMAMUX_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM16_UP + * @arg @ref LL_DMAMUX_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM17_UP + * @arg @ref LL_DMAMUX_REQ_AES1_IN + * @arg @ref LL_DMAMUX_REQ_AES1_OUT + * @arg @ref LL_DMAMUX_REQ_AES2_IN + * @arg @ref LL_DMAMUX_REQ_AES2_OUT + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetRequestID(DMAMUX_Channel_TypeDef* DMAMUXx, uint32_t Channel, uint32_t Request) +{ + (void)(DMAMUXx); + MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_DMAREQ_ID, Request); +} + +/** + * @brief Get DMAMUX request ID for DMAMUX Channel x. + * @note DMAMUX channel 0 to 6 are mapped to DMA1 channel 1 to 7. +#if defined(DMA2) + * DMAMUX channel 7 to 13 are mapped to DMA2 channel 1 to 7. +#endif + * @rmtoll CxCR DMAREQ_ID LL_DMAMUX_GetRequestID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_MEM2MEM + * @arg @ref LL_DMAMUX_REQ_GENERATOR0 + * @arg @ref LL_DMAMUX_REQ_GENERATOR1 + * @arg @ref LL_DMAMUX_REQ_GENERATOR2 + * @arg @ref LL_DMAMUX_REQ_GENERATOR3 + * @arg @ref LL_DMAMUX_REQ_ADC1 + * @arg @ref LL_DMAMUX_REQ_SPI1_RX + * @arg @ref LL_DMAMUX_REQ_SPI1_TX + * @arg @ref LL_DMAMUX_REQ_SPI2_RX + * @arg @ref LL_DMAMUX_REQ_SPI2_TX + * @arg @ref LL_DMAMUX_REQ_I2C1_RX + * @arg @ref LL_DMAMUX_REQ_I2C1_TX + * @arg @ref LL_DMAMUX_REQ_I2C3_RX + * @arg @ref LL_DMAMUX_REQ_I2C3_TX + * @arg @ref LL_DMAMUX_REQ_USART1_RX + * @arg @ref LL_DMAMUX_REQ_USART1_TX + * @arg @ref LL_DMAMUX_REQ_LPUART1_RX + * @arg @ref LL_DMAMUX_REQ_LPUART1_TX + * @arg @ref LL_DMAMUX_REQ_SAI1_A + * @arg @ref LL_DMAMUX_REQ_SAI1_B + * @arg @ref LL_DMAMUX_REQ_QUADSPI + * @arg @ref LL_DMAMUX_REQ_TIM1_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM1_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM1_UP + * @arg @ref LL_DMAMUX_REQ_TIM1_TRIG + * @arg @ref LL_DMAMUX_REQ_TIM1_COM + * @arg @ref LL_DMAMUX_REQ_TIM2_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH2 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH3 + * @arg @ref LL_DMAMUX_REQ_TIM2_CH4 + * @arg @ref LL_DMAMUX_REQ_TIM2_UP + * @arg @ref LL_DMAMUX_REQ_TIM16_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM16_UP + * @arg @ref LL_DMAMUX_REQ_TIM17_CH1 + * @arg @ref LL_DMAMUX_REQ_TIM17_UP + * @arg @ref LL_DMAMUX_REQ_AES1_IN + * @arg @ref LL_DMAMUX_REQ_AES1_OUT + * @arg @ref LL_DMAMUX_REQ_AES2_IN + * @arg @ref LL_DMAMUX_REQ_AES2_OUT + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_DMAREQ_ID)); +} + +/** + * @brief Set the number of DMA request that will be autorized after a synchronization event and/or the number of DMA request needed to generate an event. + * @rmtoll CxCR NBREQ LL_DMAMUX_SetSyncRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @param RequestNb This parameter must be a value between Min_Data = 1 and Max_Data = 32. + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetSyncRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t RequestNb) +{ + (void)(DMAMUXx); + MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_NBREQ, ((RequestNb - 1U) << DMAMUX_CxCR_NBREQ_Pos)); +} + +/** + * @brief Get the number of DMA request that will be autorized after a synchronization event and/or the number of DMA request needed to generate an event. + * @rmtoll CxCR NBREQ LL_DMAMUX_GetSyncRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @retval Between Min_Data = 1 and Max_Data = 32 + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (uint32_t)(((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_NBREQ)) >> DMAMUX_CxCR_NBREQ_Pos) + 1U); +} + +/** + * @brief Set the polarity of the signal on which the DMA request is synchronized. + * @rmtoll CxCR SPOL LL_DMAMUX_SetSyncPolarity + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_SYNC_NO_EVENT + * @arg @ref LL_DMAMUX_SYNC_POL_RISING + * @arg @ref LL_DMAMUX_SYNC_POL_FALLING + * @arg @ref LL_DMAMUX_SYNC_POL_RISING_FALLING + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetSyncPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t Polarity) +{ + (void)(DMAMUXx); + MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SPOL, Polarity); +} + +/** + * @brief Get the polarity of the signal on which the DMA request is synchronized. + * @rmtoll CxCR SPOL LL_DMAMUX_GetSyncPolarity + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 +#if defined(DMA2) + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 +#endif + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_SYNC_NO_EVENT + * @arg @ref LL_DMAMUX_SYNC_POL_RISING + * @arg @ref LL_DMAMUX_SYNC_POL_FALLING + * @arg @ref LL_DMAMUX_SYNC_POL_RISING_FALLING + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SPOL)); +} + +/** + * @brief Enable the Event Generation on DMAMUX channel x. + * @rmtoll CxCR EGE LL_DMAMUX_EnableEventGeneration + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 +#if defined(DMA2) + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 +#endif + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + SET_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_EGE); +} + +/** + * @brief Disable the Event Generation on DMAMUX channel x. + * @rmtoll CxCR EGE LL_DMAMUX_DisableEventGeneration + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 +#if defined(DMA2) + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 +#endif + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + CLEAR_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_EGE); +} + +/** + * @brief Check if the Event Generation on DMAMUX channel x is enabled or disabled. + * @rmtoll CxCR EGE LL_DMAMUX_IsEnabledEventGeneration + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 +#if defined(DMA2) + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 +#endif + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledEventGeneration(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return ((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_EGE) == (DMAMUX_CxCR_EGE))? 1UL : 0UL); +} + +/** + * @brief Enable the synchronization mode. + * @rmtoll CxCR SE LL_DMAMUX_EnableSync + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 +#if defined(DMA2) + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 +#endif + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + SET_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SE); +} + +/** + * @brief Disable the synchronization mode. + * @rmtoll CxCR SE LL_DMAMUX_DisableSync + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 +#if defined(DMA2) + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 +#endif + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + CLEAR_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SE); +} + +/** + * @brief Check if the synchronization mode is enabled or disabled. + * @rmtoll CxCR SE LL_DMAMUX_IsEnabledSync + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 +#if defined(DMA2) + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 +#endif + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledSync(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return ((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SE) == (DMAMUX_CxCR_SE))? 1UL : 0UL); +} + +/** + * @brief Set DMAMUX synchronization ID on DMAMUX Channel x. + * @rmtoll CxCR SYNC_ID LL_DMAMUX_SetSyncID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 +#if defined(DMA2) + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 +#endif + * @param SyncID This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE0 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE1 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE2 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE3 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE4 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE5 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE6 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE7 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE8 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE9 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE10 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE11 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE12 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE13 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE14 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE15 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH0 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH1 + * @arg @ref LL_DMAMUX_SYNC_LPTIM1_OUT + * @arg @ref LL_DMAMUX_SYNC_LPTIM2_OUT + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetSyncID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel, uint32_t SyncID) +{ + (void)(DMAMUXx); + MODIFY_REG((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SYNC_ID, SyncID); +} + +/** + * @brief Get DMAMUX synchronization ID on DMAMUX Channel x. + * @rmtoll CxCR SYNC_ID LL_DMAMUX_GetSyncID + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 +#if defined(DMA2) + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 +#endif + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE0 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE1 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE2 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE3 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE4 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE5 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE6 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE7 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE8 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE9 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE10 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE11 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE12 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE13 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE14 + * @arg @ref LL_DMAMUX_SYNC_EXTI_LINE15 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH0 + * @arg @ref LL_DMAMUX_SYNC_DMAMUX_CH1 + * @arg @ref LL_DMAMUX_SYNC_LPTIM1_OUT + * @arg @ref LL_DMAMUX_SYNC_LPTIM2_OUT + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetSyncID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SYNC_ID)); +} + +/** + * @brief Enable the Request Generator. + * @rmtoll RGxCR GE LL_DMAMUX_EnableRequestGen + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + SET_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GE); +} + +/** + * @brief Disable the Request Generator. + * @rmtoll RGxCR GE LL_DMAMUX_DisableRequestGen + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + CLEAR_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GE); +} + +/** + * @brief Check if the Request Generator is enabled or disabled. + * @rmtoll RGxCR GE LL_DMAMUX_IsEnabledRequestGen + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledRequestGen(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return ((READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GE) == (DMAMUX_RGxCR_GE))? 1UL : 0UL); +} + +/** + * @brief Set the polarity of the signal on which the DMA request is generated. + * @rmtoll RGxCR GPOL LL_DMAMUX_SetRequestGenPolarity + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_NO_EVENT + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_FALLING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING_FALLING + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetRequestGenPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, uint32_t Polarity) +{ + (void)(DMAMUXx); + MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GPOL, Polarity); +} + +/** + * @brief Get the polarity of the signal on which the DMA request is generated. + * @rmtoll RGxCR GPOL LL_DMAMUX_GetRequestGenPolarity + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_NO_EVENT + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_FALLING + * @arg @ref LL_DMAMUX_REQ_GEN_POL_RISING_FALLING + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestGenPolarity(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GPOL)); +} + +/** + * @brief Set the number of DMA request that will be autorized after a generation event. + * @note This field can only be written when Generator is disabled. + * @rmtoll RGxCR GNBREQ LL_DMAMUX_SetGenRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @param RequestNb This parameter must be a value between Min_Data = 1 and Max_Data = 32. + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetGenRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, uint32_t RequestNb) +{ + (void)(DMAMUXx); + MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GNBREQ, (RequestNb - 1U) << DMAMUX_RGxCR_GNBREQ_Pos); +} + +/** + * @brief Get the number of DMA request that will be autorized after a generation event. + * @rmtoll RGxCR GNBREQ LL_DMAMUX_GetGenRequestNb + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval Between Min_Data = 1 and Max_Data = 32 + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetGenRequestNb(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return (uint32_t)((READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_GNBREQ) >> DMAMUX_RGxCR_GNBREQ_Pos) + 1U); +} + +/** + * @brief Set DMAMUX external Request Signal ID on DMAMUX Request Generation Trigger Event Channel x. + * @rmtoll RGxCR SIG_ID LL_DMAMUX_SetRequestSignalID + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @param RequestSignalID This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE0 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE1 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE2 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE3 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE4 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE5 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE6 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE7 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE8 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE9 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE10 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE11 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE12 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE13 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE14 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE15 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH0 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH1 + * @arg @ref LL_DMAMUX_REQ_GEN_LPTIM1_OUT + * @arg @ref LL_DMAMUX_REQ_GEN_LPTIM2_OUT + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_SetRequestSignalID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel, uint32_t RequestSignalID) +{ + (void)(DMAMUXx); + MODIFY_REG(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_SIG_ID, RequestSignalID); +} + +/** + * @brief Get DMAMUX external Request Signal ID set on DMAMUX Channel x. + * @rmtoll RGxCR SIG_ID LL_DMAMUX_GetRequestSignalID + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval Returned value can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE0 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE1 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE2 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE3 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE4 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE5 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE6 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE7 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE8 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE9 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE10 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE11 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE12 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE13 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE14 + * @arg @ref LL_DMAMUX_REQ_GEN_EXTI_LINE15 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH0 + * @arg @ref LL_DMAMUX_REQ_GEN_DMAMUX_CH1 + * @arg @ref LL_DMAMUX_REQ_GEN_LPTIM1_OUT + * @arg @ref LL_DMAMUX_REQ_GEN_LPTIM2_OUT + */ +__STATIC_INLINE uint32_t LL_DMAMUX_GetRequestSignalID(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return (uint32_t)(READ_BIT(((DMAMUX_RequestGen_TypeDef *)((uint32_t)((uint32_t)DMAMUX1_RequestGenerator0 + (DMAMUX_RGCR_SIZE * (RequestGenChannel)))))->RGCR, DMAMUX_RGxCR_SIG_ID)); +} + +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Get Synchronization Event Overrun Flag Channel 0. + * @rmtoll CSR SOF0 LL_DMAMUX_IsActiveFlag_SO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF0) == (DMAMUX_CSR_SOF0)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 1. + * @rmtoll CSR SOF1 LL_DMAMUX_IsActiveFlag_SO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF1) == (DMAMUX_CSR_SOF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 2. + * @rmtoll CSR SOF2 LL_DMAMUX_IsActiveFlag_SO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF2) == (DMAMUX_CSR_SOF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 3. + * @rmtoll CSR SOF3 LL_DMAMUX_IsActiveFlag_SO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF3) == (DMAMUX_CSR_SOF3)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 4. + * @rmtoll CSR SOF4 LL_DMAMUX_IsActiveFlag_SO4 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO4(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF4) == (DMAMUX_CSR_SOF4)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 5. + * @rmtoll CSR SOF5 LL_DMAMUX_IsActiveFlag_SO5 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO5(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF5) == (DMAMUX_CSR_SOF5)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 6. + * @rmtoll CSR SOF6 LL_DMAMUX_IsActiveFlag_SO6 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO6(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF6) == (DMAMUX_CSR_SOF6)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 7. + * @rmtoll CSR SOF7 LL_DMAMUX_IsActiveFlag_SO7 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO7(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF7) == (DMAMUX_CSR_SOF7)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 8. + * @rmtoll CSR SOF8 LL_DMAMUX_IsActiveFlag_SO8 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO8(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF8) == (DMAMUX_CSR_SOF8)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 9. + * @rmtoll CSR SOF9 LL_DMAMUX_IsActiveFlag_SO9 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO9(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF9) == (DMAMUX_CSR_SOF9)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 10. + * @rmtoll CSR SOF10 LL_DMAMUX_IsActiveFlag_SO10 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO10(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF10) == (DMAMUX_CSR_SOF10)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 11. + * @rmtoll CSR SOF11 LL_DMAMUX_IsActiveFlag_SO11 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO11(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF11) == (DMAMUX_CSR_SOF11)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 12. + * @rmtoll CSR SOF12 LL_DMAMUX_IsActiveFlag_SO12 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO12(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF12) == (DMAMUX_CSR_SOF12)) ? 1UL : 0UL); +} + +/** + * @brief Get Synchronization Event Overrun Flag Channel 13. + * @rmtoll CSR SOF13 LL_DMAMUX_IsActiveFlag_SO13 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_SO13(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_ChannelStatus->CSR, DMAMUX_CSR_SOF13) == (DMAMUX_CSR_SOF13)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 0 Trigger Event Overrun Flag. + * @rmtoll RGSR OF0 LL_DMAMUX_IsActiveFlag_RGO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF0) == (DMAMUX_RGSR_OF0)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 1 Trigger Event Overrun Flag. + * @rmtoll RGSR OF1 LL_DMAMUX_IsActiveFlag_RGO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF1) == (DMAMUX_RGSR_OF1)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 2 Trigger Event Overrun Flag. + * @rmtoll RGSR OF2 LL_DMAMUX_IsActiveFlag_RGO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF2) == (DMAMUX_RGSR_OF2)) ? 1UL : 0UL); +} + +/** + * @brief Get Request Generator 3 Trigger Event Overrun Flag. + * @rmtoll RGSR OF3 LL_DMAMUX_IsActiveFlag_RGO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsActiveFlag_RGO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + return ((READ_BIT(DMAMUX1_RequestGenStatus->RGSR, DMAMUX_RGSR_OF3) == (DMAMUX_RGSR_OF3)) ? 1UL : 0UL); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 0. + * @rmtoll CFR CSOF0 LL_DMAMUX_ClearFlag_SO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF0); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 1. + * @rmtoll CFR CSOF1 LL_DMAMUX_ClearFlag_SO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF1); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 2. + * @rmtoll CFR CSOF2 LL_DMAMUX_ClearFlag_SO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF2); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 3. + * @rmtoll CFR CSOF3 LL_DMAMUX_ClearFlag_SO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF3); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 4. + * @rmtoll CFR CSOF4 LL_DMAMUX_ClearFlag_SO4 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO4(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF4); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 5. + * @rmtoll CFR CSOF5 LL_DMAMUX_ClearFlag_SO5 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO5(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF5); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 6. + * @rmtoll CFR CSOF6 LL_DMAMUX_ClearFlag_SO6 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO6(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF6); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 7. + * @rmtoll CFR CSOF7 LL_DMAMUX_ClearFlag_SO7 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO7(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF7); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 8. + * @rmtoll CFR CSOF8 LL_DMAMUX_ClearFlag_SO8 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO8(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF8); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 9. + * @rmtoll CFR CSOF9 LL_DMAMUX_ClearFlag_SO9 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO9(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF9); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 10. + * @rmtoll CFR CSOF10 LL_DMAMUX_ClearFlag_SO10 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO10(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF10); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 11. + * @rmtoll CFR CSOF11 LL_DMAMUX_ClearFlag_SO11 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO11(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF11); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 12. + * @rmtoll CFR CSOF12 LL_DMAMUX_ClearFlag_SO12 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO12(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF12); +} + +/** + * @brief Clear Synchronization Event Overrun Flag Channel 13. + * @rmtoll CFR CSOF13 LL_DMAMUX_ClearFlag_SO13 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_SO13(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_ChannelStatus->CFR, DMAMUX_CFR_CSOF13); +} + +/** + * @brief Clear Request Generator 0 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF0 LL_DMAMUX_ClearFlag_RGO0 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO0(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF0); +} + +/** + * @brief Clear Request Generator 1 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF1 LL_DMAMUX_ClearFlag_RGO1 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO1(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF1); +} + +/** + * @brief Clear Request Generator 2 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF2 LL_DMAMUX_ClearFlag_RGO2 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO2(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF2); +} + +/** + * @brief Clear Request Generator 3 Trigger Event Overrun Flag. + * @rmtoll RGCFR COF3 LL_DMAMUX_ClearFlag_RGO3 + * @param DMAMUXx DMAMUXx DMAMUXx Instance + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_ClearFlag_RGO3(DMAMUX_Channel_TypeDef *DMAMUXx) +{ + (void)(DMAMUXx); + SET_BIT(DMAMUX1_RequestGenStatus->RGCFR, DMAMUX_RGCFR_COF3); +} + +/** + * @} + */ + +/** @defgroup DMAMUX_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable the Synchronization Event Overrun Interrupt on DMAMUX channel x. + * @rmtoll CxCR SOIE LL_DMAMUX_EnableIT_SO + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 +#if defined(DMA2) + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 +#endif + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + SET_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SOIE); +} + +/** + * @brief Disable the Synchronization Event Overrun Interrupt on DMAMUX channel x. + * @rmtoll CxCR SOIE LL_DMAMUX_DisableIT_SO + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 +#if defined(DMA2) + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 +#endif + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + CLEAR_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SOIE); +} + +/** + * @brief Check if the Synchronization Event Overrun Interrupt on DMAMUX channel x is enabled or disabled. + * @rmtoll CxCR SOIE LL_DMAMUX_IsEnabledIT_SO + * @param DMAMUXx DMAMUXx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_CHANNEL_0 + * @arg @ref LL_DMAMUX_CHANNEL_1 + * @arg @ref LL_DMAMUX_CHANNEL_2 + * @arg @ref LL_DMAMUX_CHANNEL_3 + * @arg @ref LL_DMAMUX_CHANNEL_4 + * @arg @ref LL_DMAMUX_CHANNEL_5 + * @arg @ref LL_DMAMUX_CHANNEL_6 +#if defined(DMA2) + * @arg @ref LL_DMAMUX_CHANNEL_7 + * @arg @ref LL_DMAMUX_CHANNEL_8 + * @arg @ref LL_DMAMUX_CHANNEL_9 + * @arg @ref LL_DMAMUX_CHANNEL_10 + * @arg @ref LL_DMAMUX_CHANNEL_11 + * @arg @ref LL_DMAMUX_CHANNEL_12 + * @arg @ref LL_DMAMUX_CHANNEL_13 +#endif + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_SO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t Channel) +{ + (void)(DMAMUXx); + return (((READ_BIT((DMAMUX1_Channel0 + Channel)->CCR, DMAMUX_CxCR_SOIE)) == (DMAMUX_CxCR_SOIE))? 1UL : 0UL); +} + +/** + * @brief Enable the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x. + * @rmtoll RGxCR OIE LL_DMAMUX_EnableIT_RGO + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_EnableIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + SET_BIT((DMAMUX1_RequestGenerator0 + RequestGenChannel)->RGCR, DMAMUX_RGxCR_OIE); +} + +/** + * @brief Disable the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x. + * @rmtoll RGxCR OIE LL_DMAMUX_DisableIT_RGO + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval None + */ +__STATIC_INLINE void LL_DMAMUX_DisableIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + CLEAR_BIT((DMAMUX1_RequestGenerator0 + RequestGenChannel)->RGCR, DMAMUX_RGxCR_OIE); +} + +/** + * @brief Check if the Request Generation Trigger Event Overrun Interrupt on DMAMUX channel x is enabled or disabled. + * @rmtoll RGxCR OIE LL_DMAMUX_IsEnabledIT_RGO + * @param DMAMUXx DMAMUXx Instance + * @param RequestGenChannel This parameter can be one of the following values: + * @arg @ref LL_DMAMUX_REQ_GEN_0 + * @arg @ref LL_DMAMUX_REQ_GEN_1 + * @arg @ref LL_DMAMUX_REQ_GEN_2 + * @arg @ref LL_DMAMUX_REQ_GEN_3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DMAMUX_IsEnabledIT_RGO(DMAMUX_Channel_TypeDef *DMAMUXx, uint32_t RequestGenChannel) +{ + (void)(DMAMUXx); + return ((READ_BIT((DMAMUX1_RequestGenerator0 + RequestGenChannel)->RGCR, DMAMUX_RGxCR_OIE) == (DMAMUX_RGxCR_OIE))? 1UL : 0UL); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* DMAMUX1 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_DMAMUX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h new file mode 100644 index 0000000..7f9f596 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_exti.h @@ -0,0 +1,1614 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_exti.h + * @author MCD Application Team + * @brief Header file of EXTI LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_EXTI_H +#define STM32WBxx_LL_EXTI_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (EXTI) + +/** @defgroup EXTI_LL EXTI + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private Macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup EXTI_LL_Private_Macros EXTI Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure + * @{ + */ +typedef struct +{ + + uint32_t Line_0_31; /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 0 to 31 + This parameter can be any combination of @ref EXTI_LL_EC_LINE */ + + uint32_t Line_32_63; /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 32 to 63 + This parameter can be any combination of @ref EXTI_LL_EC_LINE */ + + FunctionalState LineCommand; /*!< Specifies the new state of the selected EXTI lines. + This parameter can be set either to ENABLE or DISABLE */ + + uint8_t Mode; /*!< Specifies the mode for the EXTI lines. + This parameter can be a value of @ref EXTI_LL_EC_MODE. */ + + uint8_t Trigger; /*!< Specifies the trigger signal active edge for the EXTI lines. + This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */ +} LL_EXTI_InitTypeDef; + +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants + * @{ + */ + +/** @defgroup EXTI_LL_EC_LINE LINE + * @{ + */ +#define LL_EXTI_LINE_0 EXTI_IMR1_IM0 /*!< Extended line 0 */ +#define LL_EXTI_LINE_1 EXTI_IMR1_IM1 /*!< Extended line 1 */ +#define LL_EXTI_LINE_2 EXTI_IMR1_IM2 /*!< Extended line 2 */ +#define LL_EXTI_LINE_3 EXTI_IMR1_IM3 /*!< Extended line 3 */ +#define LL_EXTI_LINE_4 EXTI_IMR1_IM4 /*!< Extended line 4 */ +#define LL_EXTI_LINE_5 EXTI_IMR1_IM5 /*!< Extended line 5 */ +#define LL_EXTI_LINE_6 EXTI_IMR1_IM6 /*!< Extended line 6 */ +#define LL_EXTI_LINE_7 EXTI_IMR1_IM7 /*!< Extended line 7 */ +#define LL_EXTI_LINE_8 EXTI_IMR1_IM8 /*!< Extended line 8 */ +#define LL_EXTI_LINE_9 EXTI_IMR1_IM9 /*!< Extended line 9 */ +#define LL_EXTI_LINE_10 EXTI_IMR1_IM10 /*!< Extended line 10 */ +#define LL_EXTI_LINE_11 EXTI_IMR1_IM11 /*!< Extended line 11 */ +#define LL_EXTI_LINE_12 EXTI_IMR1_IM12 /*!< Extended line 12 */ +#define LL_EXTI_LINE_13 EXTI_IMR1_IM13 /*!< Extended line 13 */ +#define LL_EXTI_LINE_14 EXTI_IMR1_IM14 /*!< Extended line 14 */ +#define LL_EXTI_LINE_15 EXTI_IMR1_IM15 /*!< Extended line 15 */ +#define LL_EXTI_LINE_16 EXTI_IMR1_IM16 /*!< Extended line 16 */ +#define LL_EXTI_LINE_17 EXTI_IMR1_IM17 /*!< Extended line 17 */ +#define LL_EXTI_LINE_18 EXTI_IMR1_IM18 /*!< Extended line 18 */ +#define LL_EXTI_LINE_19 EXTI_IMR1_IM19 /*!< Extended line 19 */ +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) +#define LL_EXTI_LINE_20 EXTI_IMR1_IM20 /*!< Extended line 20 */ +#define LL_EXTI_LINE_21 EXTI_IMR1_IM21 /*!< Extended line 21 */ +#endif +#define LL_EXTI_LINE_22 EXTI_IMR1_IM22 /*!< Extended line 22 */ +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) +#define LL_EXTI_LINE_23 EXTI_IMR1_IM23 /*!< Extended line 23 */ +#endif +#define LL_EXTI_LINE_24 EXTI_IMR1_IM24 /*!< Extended line 24 */ +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) +#define LL_EXTI_LINE_25 EXTI_IMR1_IM25 /*!< Extended line 25 */ +#define LL_EXTI_LINE_28 EXTI_IMR1_IM28 /*!< Extended line 28 */ +#endif +#define LL_EXTI_LINE_29 EXTI_IMR1_IM29 /*!< Extended line 29 */ +#define LL_EXTI_LINE_30 EXTI_IMR1_IM30 /*!< Extended line 30 */ +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) +#define LL_EXTI_LINE_31 EXTI_IMR1_IM31 /*!< Extended line 31 */ +#endif + +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) || defined (STM32WB35xx) +#define LL_EXTI_LINE_ALL_0_31 (LL_EXTI_LINE_0 | LL_EXTI_LINE_1 | LL_EXTI_LINE_2 | \ + LL_EXTI_LINE_3 | LL_EXTI_LINE_4 | LL_EXTI_LINE_5 | \ + LL_EXTI_LINE_6 | LL_EXTI_LINE_7 | LL_EXTI_LINE_8 | \ + LL_EXTI_LINE_9 | LL_EXTI_LINE_10 | LL_EXTI_LINE_11 | \ + LL_EXTI_LINE_12 | LL_EXTI_LINE_13 | LL_EXTI_LINE_14 | \ + LL_EXTI_LINE_15 | LL_EXTI_LINE_16 | LL_EXTI_LINE_17 | \ + LL_EXTI_LINE_18 | LL_EXTI_LINE_19 | LL_EXTI_LINE_20 | \ + LL_EXTI_LINE_21 | LL_EXTI_LINE_22 | LL_EXTI_LINE_23 | \ + LL_EXTI_LINE_24 | LL_EXTI_LINE_25 | LL_EXTI_LINE_28 | \ + LL_EXTI_LINE_29 | LL_EXTI_LINE_30 | LL_EXTI_LINE_31) /*!< All Extended line not reserved*/ +#else +#define LL_EXTI_LINE_ALL_0_31 (LL_EXTI_LINE_0 | LL_EXTI_LINE_1 | LL_EXTI_LINE_2 | \ + LL_EXTI_LINE_3 | LL_EXTI_LINE_4 | LL_EXTI_LINE_5 | \ + LL_EXTI_LINE_6 | LL_EXTI_LINE_7 | LL_EXTI_LINE_8 | \ + LL_EXTI_LINE_9 | LL_EXTI_LINE_10 | LL_EXTI_LINE_11 | \ + LL_EXTI_LINE_12 | LL_EXTI_LINE_13 | LL_EXTI_LINE_14 | \ + LL_EXTI_LINE_15 | LL_EXTI_LINE_16 | LL_EXTI_LINE_17 | \ + LL_EXTI_LINE_18 | LL_EXTI_LINE_19 | LL_EXTI_LINE_22 | \ + LL_EXTI_LINE_24 | LL_EXTI_LINE_29 | LL_EXTI_LINE_30) /*!< All Extended line not reserved*/ +#endif + +#define LL_EXTI_LINE_33 EXTI_IMR2_IM33 /*!< Extended line 33 */ +#define LL_EXTI_LINE_36 EXTI_IMR2_IM36 /*!< Extended line 36 */ +#define LL_EXTI_LINE_37 EXTI_IMR2_IM37 /*!< Extended line 37 */ +#define LL_EXTI_LINE_38 EXTI_IMR2_IM38 /*!< Extended line 38 */ +#define LL_EXTI_LINE_39 EXTI_IMR2_IM39 /*!< Extended line 39 */ +#define LL_EXTI_LINE_40 EXTI_IMR2_IM40 /*!< Extended line 40 */ +#define LL_EXTI_LINE_41 EXTI_IMR2_IM41 /*!< Extended line 41 */ +#define LL_EXTI_LINE_42 EXTI_IMR2_IM42 /*!< Extended line 42 */ +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) +#define LL_EXTI_LINE_43 EXTI_IMR2_IM43 /*!< Extended line 43 */ +#endif +#define LL_EXTI_LINE_44 EXTI_IMR2_IM44 /*!< Extended line 44 */ +#define LL_EXTI_LINE_45 EXTI_IMR2_IM45 /*!< Extended line 45 */ +#define LL_EXTI_LINE_46 EXTI_IMR2_IM46 /*!< Extended line 46 */ +#define LL_EXTI_LINE_48 EXTI_IMR2_IM48 /*!< Extended line 48 */ +#if defined (STM32WB55xx) || defined (STM32WB5Mxx) +#define LL_EXTI_LINE_ALL_32_63 (LL_EXTI_LINE_33 | LL_EXTI_LINE_36 | LL_EXTI_LINE_37 | \ + LL_EXTI_LINE_38 | LL_EXTI_LINE_39 | LL_EXTI_LINE_40 | \ + LL_EXTI_LINE_41 | LL_EXTI_LINE_42 | LL_EXTI_LINE_43 | \ + LL_EXTI_LINE_44 | LL_EXTI_LINE_45 | LL_EXTI_LINE_46 | \ + LL_EXTI_LINE_48) /*!< All Extended line not reserved*/ +#else +#define LL_EXTI_LINE_ALL_32_63 (LL_EXTI_LINE_33 | LL_EXTI_LINE_36 | LL_EXTI_LINE_37 | \ + LL_EXTI_LINE_38 | LL_EXTI_LINE_39 | LL_EXTI_LINE_40 | \ + LL_EXTI_LINE_41 | LL_EXTI_LINE_42 | LL_EXTI_LINE_44 | \ + LL_EXTI_LINE_45 | LL_EXTI_LINE_46 | LL_EXTI_LINE_48) /*!< All Extended line not reserved*/ +#endif + + +#define LL_EXTI_LINE_ALL (0xFFFFFFFFU) /*!< All Extended line */ + +#if defined(USE_FULL_LL_DRIVER) +#define LL_EXTI_LINE_NONE (0x00000000U) /*!< None Extended line */ +#endif /*USE_FULL_LL_DRIVER*/ + +/** + * @} + */ +#if defined(USE_FULL_LL_DRIVER) + +/** @defgroup EXTI_LL_EC_MODE Mode + * @{ + */ +#define LL_EXTI_MODE_IT ((uint8_t)0x00U) /*!< Interrupt Mode */ +#define LL_EXTI_MODE_EVENT ((uint8_t)0x01U) /*!< Event Mode */ +#define LL_EXTI_MODE_IT_EVENT ((uint8_t)0x02U) /*!< Interrupt & Event Mode */ +/** + * @} + */ + +/** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger + * @{ + */ +#define LL_EXTI_TRIGGER_NONE ((uint8_t)0x00U) /*!< No Trigger Mode */ +#define LL_EXTI_TRIGGER_RISING ((uint8_t)0x01U) /*!< Trigger Rising Mode */ +#define LL_EXTI_TRIGGER_FALLING ((uint8_t)0x02U) /*!< Trigger Falling Mode */ +#define LL_EXTI_TRIGGER_RISING_FALLING ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */ + +/** + * @} + */ + + +#endif /*USE_FULL_LL_DRIVER*/ + + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros + * @{ + */ + +/** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in EXTI register + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__)) + +/** + * @brief Read a value in EXTI register + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__) +/** + * @} + */ + + +/** + * @} + */ + + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions + * @{ + */ +/** @defgroup EXTI_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Interrupt request for Lines in range 0 to 31 + * @rmtoll IMR1 IMx LL_EXTI_EnableIT_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 (*) + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 (*) + * @arg @ref LL_EXTI_LINE_28 (*) + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 (*) + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->IMR1, ExtiLine); +} + +/** + * @brief Enable ExtiLine Interrupt request for Lines in range 0 to 31 for cpu2 + * @rmtoll C2IMR1 IMx LL_C2_EXTI_EnableIT_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 (*) + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 (*) + * @arg @ref LL_EXTI_LINE_28 (*) + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 (*) + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_EnableIT_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->C2IMR1, ExtiLine); +} + +/** + * @brief Enable ExtiLine Interrupt request for Lines in range 32 to 63 + * @rmtoll IMR2 IMx LL_EXTI_EnableIT_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 (*) + * @arg @ref LL_EXTI_LINE_44 + * @arg @ref LL_EXTI_LINE_45 + * @arg @ref LL_EXTI_LINE_46 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->IMR2, ExtiLine); +} + +/** + * @brief Enable ExtiLine Interrupt request for Lines in range 32 to 63 for cpu2 + * @rmtoll C2IMR2 IMx LL_C2_EXTI_EnableIT_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 (*) + * @arg @ref LL_EXTI_LINE_44 + * @arg @ref LL_EXTI_LINE_45 + * @arg @ref LL_EXTI_LINE_46 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_EnableIT_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->C2IMR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine Interrupt request for Lines in range 0 to 31 + * @rmtoll IMR1 IMx LL_EXTI_DisableIT_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 (*) + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 (*) + * @arg @ref LL_EXTI_LINE_28 (*) + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 (*) + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->IMR1, ExtiLine); +} + +/** + * @brief Disable ExtiLine Interrupt request for Lines in range 0 to 31 for cpu2 + * @rmtoll C2IMR1 IMx LL_C2_EXTI_DisableIT_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 (*) + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 (*) + * @arg @ref LL_EXTI_LINE_28 (*) + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 (*) + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_DisableIT_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->C2IMR1, ExtiLine); +} + +/** + * @brief Disable ExtiLine Interrupt request for Lines in range 32 to 63 + * @rmtoll IMR2 IMx LL_EXTI_DisableIT_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 (*) + * @arg @ref LL_EXTI_LINE_44 + * @arg @ref LL_EXTI_LINE_45 + * @arg @ref LL_EXTI_LINE_46 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableIT_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->IMR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine Interrupt request for Lines in range 32 to 63 for cpu2 + * @rmtoll C2IMR2 IMx LL_C2_EXTI_DisableIT_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 (*) + * @arg @ref LL_EXTI_LINE_44 + * @arg @ref LL_EXTI_LINE_45 + * @arg @ref LL_EXTI_LINE_46 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_DisableIT_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->C2IMR2, ExtiLine); +} + +/** + * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31 + * @rmtoll IMR1 IMx LL_EXTI_IsEnabledIT_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 (*) + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 (*) + * @arg @ref LL_EXTI_LINE_28 (*) + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 (*) + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * (*) value not defined in all devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->IMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31 for cpu2 + * @rmtoll C2IMR1 IMx LL_C2_EXTI_IsEnabledIT_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_22 + * @arg @ref LL_EXTI_LINE_23 (*) + * @arg @ref LL_EXTI_LINE_24 + * @arg @ref LL_EXTI_LINE_25 (*) + * @arg @ref LL_EXTI_LINE_28 (*) + * @arg @ref LL_EXTI_LINE_29 + * @arg @ref LL_EXTI_LINE_30 + * @arg @ref LL_EXTI_LINE_31 (*) + * @arg @ref LL_EXTI_LINE_ALL_0_31 + * (*) value not defined in all devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->C2IMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63 + * @rmtoll IMR2 IMx LL_EXTI_IsEnabledIT_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 (*) + * @arg @ref LL_EXTI_LINE_44 + * @arg @ref LL_EXTI_LINE_45 + * @arg @ref LL_EXTI_LINE_46 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * (*) value not defined in all devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->IMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if ExtiLine Interrupt request is enabled for Lines in range 32 to 63 for cpu2 + * @rmtoll C2IMR2 IMx LL_C2_EXTI_IsEnabledIT_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 + * @arg @ref LL_EXTI_LINE_36 + * @arg @ref LL_EXTI_LINE_37 + * @arg @ref LL_EXTI_LINE_38 + * @arg @ref LL_EXTI_LINE_39 + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @arg @ref LL_EXTI_LINE_42 + * @arg @ref LL_EXTI_LINE_43 (*) + * @arg @ref LL_EXTI_LINE_44 + * @arg @ref LL_EXTI_LINE_45 + * @arg @ref LL_EXTI_LINE_46 + * @arg @ref LL_EXTI_LINE_48 + * @arg @ref LL_EXTI_LINE_ALL_32_63 + * (*) value not defined in all devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledIT_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->C2IMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Event_Management Event_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Event request for Lines in range 0 to 31 + * @rmtoll EMR1 EMx LL_EXTI_EnableEvent_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->EMR1, ExtiLine); +} + +/** + * @brief Enable ExtiLine Event request for Lines in range 0 to 31 for cpu2 + * @rmtoll C2EMR1 EMx LL_C2_EXTI_EnableEvent_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_EnableEvent_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->C2EMR1, ExtiLine); +} + +/** + * @brief Enable ExtiLine Event request for Lines in range 32 to 63 + * @rmtoll EMR2 EMx LL_EXTI_EnableEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableEvent_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->EMR2, ExtiLine); +} + +/** + * @brief Enable ExtiLine Event request for Lines in range 32 to 63 for cpu2 + * @rmtoll C2EMR2 EMx LL_C2_EXTI_EnableEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_EnableEvent_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->C2EMR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine Event request for Lines in range 0 to 31 + * @rmtoll EMR1 EMx LL_EXTI_DisableEvent_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->EMR1, ExtiLine); +} + +/** + * @brief Disable ExtiLine Event request for Lines in range 0 to 31 for cpu2 + * @rmtoll C2EMR1 EMx LL_C2_EXTI_DisableEvent_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_DisableEvent_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->C2EMR1, ExtiLine); +} + +/** + * @brief Disable ExtiLine Event request for Lines in range 32 to 63 + * @rmtoll EMR2 EMx LL_EXTI_DisableEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableEvent_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->EMR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine Event request for Lines in range 32 to 63 for cpu2 + * @rmtoll C2EMR2 EMx LL_C2_EXTI_DisableEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @retval None + */ +__STATIC_INLINE void LL_C2_EXTI_DisableEvent_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->C2EMR2, ExtiLine); +} + +/** + * @brief Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31 + * @rmtoll EMR1 EMx LL_EXTI_IsEnabledEvent_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * (*) value not defined in all devices + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->EMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31 for cpu2 + * @rmtoll C2EMR1 EMx LL_C2_EXTI_IsEnabledEvent_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * (*) value not defined in all devices + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->C2EMR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63 + * @rmtoll EMR2 EMx LL_EXTI_IsEnabledEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->EMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if ExtiLine Event request is enabled for Lines in range 32 to 63 for cpu2 + * @rmtoll EMR2 EMx LL_C2_EXTI_IsEnabledEvent_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_EXTI_IsEnabledEvent_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->C2EMR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR1 RTx LL_EXTI_EnableRisingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_31 (*) + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->RTSR1, ExtiLine); + +} + +/** + * @brief Enable ExtiLine Rising Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set.Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR2 RTx LL_EXTI_EnableRisingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 (*) + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->RTSR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine Rising Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR1 RTx LL_EXTI_DisableRisingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_31 (*) + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->RTSR1, ExtiLine); + +} + +/** + * @brief Disable ExtiLine Rising Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a rising edge on a configurable interrupt + * line occurs during a write operation in the EXTI_RTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll RTSR2 RTx LL_EXTI_DisableRisingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 (*) + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->RTSR2, ExtiLine); +} + +/** + * @brief Check if rising edge trigger is enabled for Lines in range 0 to 31 + * @rmtoll RTSR1 RTx LL_EXTI_IsEnabledRisingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_31 (*) + * (*) value not defined in all devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->RTSR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Check if rising edge trigger is enabled for Lines in range 32 to 63 + * @rmtoll RTSR2 RTx LL_EXTI_IsEnabledRisingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 (*) + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * (*) value not defined in all devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->RTSR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Falling_Trigger_Management Falling_Trigger_Management + * @{ + */ + +/** + * @brief Enable ExtiLine Falling Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll FTSR1 FTx LL_EXTI_EnableFallingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_31 (*) + * (*) value not defined in all devices + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->FTSR1, ExtiLine); +} + +/** + * @brief Enable ExtiLine Falling Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a Falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for + * the same interrupt line. In this case, both generate a trigger + * condition. + * @rmtoll FTSR2 FTx LL_EXTI_EnableFallingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 (*) + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->FTSR2, ExtiLine); +} + +/** + * @brief Disable ExtiLine Falling Edge Trigger for Lines in range 0 to 31 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a Falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for the same interrupt line. + * In this case, both generate a trigger condition. + * @rmtoll FTSR1 FTx LL_EXTI_DisableFallingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_31 (*) + * (*) value not defined in all devices + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->FTSR1, ExtiLine); +} + +/** + * @brief Disable ExtiLine Falling Edge Trigger for Lines in range 32 to 63 + * @note The configurable wakeup lines are edge-triggered. No glitch must be + * generated on these lines. If a Falling edge on a configurable interrupt + * line occurs during a write operation in the EXTI_FTSR register, the + * pending bit is not set. + * Rising and falling edge triggers can be set for the same interrupt line. + * In this case, both generate a trigger condition. + * @rmtoll FTSR2 FTx LL_EXTI_DisableFallingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 (*) + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine) +{ + CLEAR_BIT(EXTI->FTSR2, ExtiLine); +} + +/** + * @brief Check if falling edge trigger is enabled for Lines in range 0 to 31 + * @rmtoll FTSR1 FTx LL_EXTI_IsEnabledFallingTrig_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_31 (*) + * (*) value not defined in all devices + * @note Please check each device line mapping for EXTI Line availability + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->FTSR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Check if falling edge trigger is enabled for Lines in range 32 to 63 + * @rmtoll FTSR2 FTx LL_EXTI_IsEnabledFallingTrig_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 (*) + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->FTSR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Software_Interrupt_Management Software_Interrupt_Management + * @{ + */ + +/** + * @brief Generate a software Interrupt Event for Lines in range 0 to 31 + * @note If the interrupt is enabled on this line in the EXTI_IMR1, writing a 1 to + * this bit when it is at '0' sets the corresponding pending bit in EXTI_PR1 + * resulting in an interrupt request generation. + * This bit is cleared by clearing the corresponding bit in the EXTI_PR1 + * register (by writing a 1 into the bit) + * @rmtoll SWIER1 SWIx LL_EXTI_GenerateSWI_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_31 (*) + * (*) value not defined in all devices + * @note Please check each device line mapping for EXTI Line availability + * @retval None + */ +__STATIC_INLINE void LL_EXTI_GenerateSWI_0_31(uint32_t ExtiLine) +{ + SET_BIT(EXTI->SWIER1, ExtiLine); +} + +/** + * @brief Generate a software Interrupt Event for Lines in range 32 to 63 + * @note If the interrupt is enabled on this line inthe EXTI_IMR2, writing a 1 to + * this bit when it is at '0' sets the corresponding pending bit in EXTI_PR2 + * resulting in an interrupt request generation. + * This bit is cleared by clearing the corresponding bit in the EXTI_PR2 + * register (by writing a 1 into the bit) + * @rmtoll SWIER2 SWIx LL_EXTI_GenerateSWI_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 (*) + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_GenerateSWI_32_63(uint32_t ExtiLine) +{ + SET_BIT(EXTI->SWIER2, ExtiLine); +} + +/** + * @} + */ + +/** @defgroup EXTI_LL_EF_Flag_Management Flag_Management + * @{ + */ + +/** + * @brief Check if the ExtLine Flag is set or not for Lines in range 0 to 31 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR1 PIFx LL_EXTI_IsActiveFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_31 (*) + * (*) value not defined in all devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Check if the ExtLine Flag is set or not for Lines in range 32 to 63 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR2 PIFx LL_EXTI_IsActiveFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 (*) + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * (*) value not defined in all devices + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_32_63(uint32_t ExtiLine) +{ + return ((READ_BIT(EXTI->PR2, ExtiLine) == (ExtiLine)) ? 1UL : 0UL); +} + +/** + * @brief Read ExtLine Combination Flag for Lines in range 0 to 31 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR1 PIFx LL_EXTI_ReadFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_31 (*) + * (*) value not defined in all devices + * @retval @note This bit is set when the selected edge event arrives on the interrupt + */ +__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine) +{ + return (uint32_t)(READ_BIT(EXTI->PR1, ExtiLine)); +} + +/** + * @brief Read ExtLine Combination Flag for Lines in range 32 to 63 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR2 PIFx LL_EXTI_ReadFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 (*) + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * (*) value not defined in all devices + * @retval @note This bit is set when the selected edge event arrives on the interrupt + */ +__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_32_63(uint32_t ExtiLine) +{ + return (uint32_t)(READ_BIT(EXTI->PR2, ExtiLine)); +} + +/** + * @brief Clear ExtLine Flags for Lines in range 0 to 31 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR1 PIFx LL_EXTI_ClearFlag_0_31 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_0 + * @arg @ref LL_EXTI_LINE_1 + * @arg @ref LL_EXTI_LINE_2 + * @arg @ref LL_EXTI_LINE_3 + * @arg @ref LL_EXTI_LINE_4 + * @arg @ref LL_EXTI_LINE_5 + * @arg @ref LL_EXTI_LINE_6 + * @arg @ref LL_EXTI_LINE_7 + * @arg @ref LL_EXTI_LINE_8 + * @arg @ref LL_EXTI_LINE_9 + * @arg @ref LL_EXTI_LINE_10 + * @arg @ref LL_EXTI_LINE_11 + * @arg @ref LL_EXTI_LINE_12 + * @arg @ref LL_EXTI_LINE_13 + * @arg @ref LL_EXTI_LINE_14 + * @arg @ref LL_EXTI_LINE_15 + * @arg @ref LL_EXTI_LINE_16 + * @arg @ref LL_EXTI_LINE_17 + * @arg @ref LL_EXTI_LINE_18 + * @arg @ref LL_EXTI_LINE_19 + * @arg @ref LL_EXTI_LINE_20 (*) + * @arg @ref LL_EXTI_LINE_21 (*) + * @arg @ref LL_EXTI_LINE_31 (*) + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine) +{ + WRITE_REG(EXTI->PR1, ExtiLine); +} + +/** + * @brief Clear ExtLine Flags for Lines in range 32 to 63 + * @note This bit is set when the selected edge event arrives on the interrupt + * line. This bit is cleared by writing a 1 to the bit. + * @rmtoll PR2 PIFx LL_EXTI_ClearFlag_32_63 + * @param ExtiLine This parameter can be a combination of the following values: + * @arg @ref LL_EXTI_LINE_33 (*) + * @arg @ref LL_EXTI_LINE_40 + * @arg @ref LL_EXTI_LINE_41 + * (*) value not defined in all devices + * @retval None + */ +__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine) +{ + WRITE_REG(EXTI->PR2, ExtiLine); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup EXTI_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct); +ErrorStatus LL_EXTI_DeInit(void); +void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct); + + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* EXTI */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_EXTI_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_gpio.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_gpio.h new file mode 100644 index 0000000..ce4d6d8 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_gpio.h @@ -0,0 +1,991 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_gpio.h + * @author MCD Application Team + * @brief Header file of GPIO LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_GPIO_H +#define STM32WBxx_LL_GPIO_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOH) + +/** @defgroup GPIO_LL GPIO + * @{ + */ +/** MISRA C:2012 deviation rule has been granted for following rules: + * Rule-18.1_d - Medium: Array pointer `GPIOx' is accessed with index [..,..] + * which may be out of array bounds [..,UNKNOWN] in following APIs: + * LL_GPIO_GetAFPin_0_7 + * LL_GPIO_SetAFPin_0_7 + * LL_GPIO_SetAFPin_8_15 + * LL_GPIO_GetAFPin_8_15 + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup GPIO_LL_Private_Macros GPIO Private Macros + * @{ + */ + +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures + * @{ + */ + +/** + * @brief LL GPIO Init Structure definition + */ +typedef struct +{ + uint32_t Pin; /*!< Specifies the GPIO pins to be configured. + This parameter can be any value of @ref GPIO_LL_EC_PIN */ + + uint32_t Mode; /*!< Specifies the operating mode for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_MODE. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinMode().*/ + + uint32_t Speed; /*!< Specifies the speed for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_SPEED. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinSpeed().*/ + + uint32_t OutputType; /*!< Specifies the operating output type for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_OUTPUT. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinOutputType().*/ + + uint32_t Pull; /*!< Specifies the operating Pull-up/Pull down for the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_PULL. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinPull().*/ + + uint32_t Alternate; /*!< Specifies the Peripheral to be connected to the selected pins. + This parameter can be a value of @ref GPIO_LL_EC_AF. + + GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetAFPin_0_7() and LL_GPIO_SetAFPin_8_15().*/ +} LL_GPIO_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants + * @{ + */ + +/** @defgroup GPIO_LL_EC_PIN PIN + * @{ + */ +#define LL_GPIO_PIN_0 GPIO_BSRR_BS0 /*!< Select pin 0 */ +#define LL_GPIO_PIN_1 GPIO_BSRR_BS1 /*!< Select pin 1 */ +#define LL_GPIO_PIN_2 GPIO_BSRR_BS2 /*!< Select pin 2 */ +#define LL_GPIO_PIN_3 GPIO_BSRR_BS3 /*!< Select pin 3 */ +#define LL_GPIO_PIN_4 GPIO_BSRR_BS4 /*!< Select pin 4 */ +#define LL_GPIO_PIN_5 GPIO_BSRR_BS5 /*!< Select pin 5 */ +#define LL_GPIO_PIN_6 GPIO_BSRR_BS6 /*!< Select pin 6 */ +#define LL_GPIO_PIN_7 GPIO_BSRR_BS7 /*!< Select pin 7 */ +#define LL_GPIO_PIN_8 GPIO_BSRR_BS8 /*!< Select pin 8 */ +#define LL_GPIO_PIN_9 GPIO_BSRR_BS9 /*!< Select pin 9 */ +#define LL_GPIO_PIN_10 GPIO_BSRR_BS10 /*!< Select pin 10 */ +#define LL_GPIO_PIN_11 GPIO_BSRR_BS11 /*!< Select pin 11 */ +#define LL_GPIO_PIN_12 GPIO_BSRR_BS12 /*!< Select pin 12 */ +#define LL_GPIO_PIN_13 GPIO_BSRR_BS13 /*!< Select pin 13 */ +#define LL_GPIO_PIN_14 GPIO_BSRR_BS14 /*!< Select pin 14 */ +#define LL_GPIO_PIN_15 GPIO_BSRR_BS15 /*!< Select pin 15 */ +#define LL_GPIO_PIN_ALL (GPIO_BSRR_BS0 | GPIO_BSRR_BS1 | GPIO_BSRR_BS2 | \ + GPIO_BSRR_BS3 | GPIO_BSRR_BS4 | GPIO_BSRR_BS5 | \ + GPIO_BSRR_BS6 | GPIO_BSRR_BS7 | GPIO_BSRR_BS8 | \ + GPIO_BSRR_BS9 | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \ + GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \ + GPIO_BSRR_BS15) /*!< Select all pins */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_MODE Mode + * @{ + */ +#define LL_GPIO_MODE_INPUT (0x00000000U) /*!< Select input mode */ +#define LL_GPIO_MODE_OUTPUT GPIO_MODER_MODE0_0 /*!< Select output mode */ +#define LL_GPIO_MODE_ALTERNATE GPIO_MODER_MODE0_1 /*!< Select alternate function mode */ +#define LL_GPIO_MODE_ANALOG GPIO_MODER_MODE0 /*!< Select analog mode */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_OUTPUT Output Type + * @{ + */ +#define LL_GPIO_OUTPUT_PUSHPULL (0x00000000U) /*!< Select push-pull as output type */ +#define LL_GPIO_OUTPUT_OPENDRAIN GPIO_OTYPER_OT0 /*!< Select open-drain as output type */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_SPEED Output Speed + * @{ + */ +#define LL_GPIO_SPEED_FREQ_LOW (0x00000000U) /*!< Select I/O low output speed */ +#define LL_GPIO_SPEED_FREQ_MEDIUM GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output speed */ +#define LL_GPIO_SPEED_FREQ_HIGH GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed */ +#define LL_GPIO_SPEED_FREQ_VERY_HIGH GPIO_OSPEEDR_OSPEED0 /*!< Select I/O high output speed */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down + * @{ + */ +#define LL_GPIO_PULL_NO (0x00000000U) /*!< Select I/O no pull */ +#define LL_GPIO_PULL_UP GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */ +#define LL_GPIO_PULL_DOWN GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */ +/** + * @} + */ + +/** @defgroup GPIO_LL_EC_AF Alternate Function + * @{ + */ +#define LL_GPIO_AF_0 (0x0000000U) /*!< Select alternate function 0 */ +#define LL_GPIO_AF_1 (0x0000001U) /*!< Select alternate function 1 */ +#define LL_GPIO_AF_2 (0x0000002U) /*!< Select alternate function 2 */ +#define LL_GPIO_AF_3 (0x0000003U) /*!< Select alternate function 3 */ +#define LL_GPIO_AF_4 (0x0000004U) /*!< Select alternate function 4 */ +#define LL_GPIO_AF_5 (0x0000005U) /*!< Select alternate function 5 */ +#define LL_GPIO_AF_6 (0x0000006U) /*!< Select alternate function 6 */ +#define LL_GPIO_AF_7 (0x0000007U) /*!< Select alternate function 7 */ +#define LL_GPIO_AF_8 (0x0000008U) /*!< Select alternate function 8 */ +#define LL_GPIO_AF_9 (0x0000009U) /*!< Select alternate function 9 */ +#define LL_GPIO_AF_10 (0x000000AU) /*!< Select alternate function 10 */ +#define LL_GPIO_AF_11 (0x000000BU) /*!< Select alternate function 11 */ +#define LL_GPIO_AF_12 (0x000000CU) /*!< Select alternate function 12 */ +#define LL_GPIO_AF_13 (0x000000DU) /*!< Select alternate function 13 */ +#define LL_GPIO_AF_14 (0x000000EU) /*!< Select alternate function 14 */ +#define LL_GPIO_AF_15 (0x000000FU) /*!< Select alternate function 15 */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros + * @{ + */ + +/** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in GPIO register + * @param __INSTANCE__ GPIO Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in GPIO register + * @param __INSTANCE__ GPIO Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions + * @{ + */ + +/** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration + * @{ + */ + +/** + * @brief Configure gpio mode for a dedicated pin on dedicated port. + * @note I/O mode can be Input mode, General purpose output, Alternate function mode or Analog. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll MODER MODEy LL_GPIO_SetPinMode + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_GPIO_MODE_INPUT + * @arg @ref LL_GPIO_MODE_OUTPUT + * @arg @ref LL_GPIO_MODE_ALTERNATE + * @arg @ref LL_GPIO_MODE_ANALOG + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode) +{ + MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U))); +} + +/** + * @brief Return gpio mode for a dedicated pin on dedicated port. + * @note I/O mode can be Input mode, General purpose output, Alternate function mode or Analog. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll MODER MODEy LL_GPIO_GetPinMode + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_MODE_INPUT + * @arg @ref LL_GPIO_MODE_OUTPUT + * @arg @ref LL_GPIO_MODE_ALTERNATE + * @arg @ref LL_GPIO_MODE_ANALOG + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->MODER, + (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U)); +} + +/** + * @brief Configure gpio output type for several pins on dedicated port. + * @note Output type as to be set when gpio pin is in output or + * alternate modes. Possible type are Push-pull or Open-drain. + * @rmtoll OTYPER OTy LL_GPIO_SetPinOutputType + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @param OutputType This parameter can be one of the following values: + * @arg @ref LL_GPIO_OUTPUT_PUSHPULL + * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType) +{ + MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType)); +} + +/** + * @brief Return gpio output type for several pins on dedicated port. + * @note Output type as to be set when gpio pin is in output or + * alternate modes. Possible type are Push-pull or Open-drain. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll OTYPER OTy LL_GPIO_GetPinOutputType + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_OUTPUT_PUSHPULL + * @arg @ref LL_GPIO_OUTPUT_OPENDRAIN + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin)); +} + +/** + * @brief Configure gpio speed for a dedicated pin on dedicated port. + * @note I/O speed can be Low, Medium, Fast or High speed. + * @note Warning: only one pin can be passed as parameter. + * @note Refer to datasheet for frequency specifications and the power + * supply and load conditions for each speed. + * @rmtoll OSPEEDR OSPEEDy LL_GPIO_SetPinSpeed + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Speed This parameter can be one of the following values: + * @arg @ref LL_GPIO_SPEED_FREQ_LOW + * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM + * @arg @ref LL_GPIO_SPEED_FREQ_HIGH + * @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Speed) +{ + MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)), + (Speed << (POSITION_VAL(Pin) * 2U))); +} + +/** + * @brief Return gpio speed for a dedicated pin on dedicated port. + * @note I/O speed can be Low, Medium, Fast or High speed. + * @note Warning: only one pin can be passed as parameter. + * @note Refer to datasheet for frequency specifications and the power + * supply and load conditions for each speed. + * @rmtoll OSPEEDR OSPEEDy LL_GPIO_GetPinSpeed + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_SPEED_FREQ_LOW + * @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM + * @arg @ref LL_GPIO_SPEED_FREQ_HIGH + * @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->OSPEEDR, + (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U)); +} + +/** + * @brief Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll PUPDR PUPDy LL_GPIO_SetPinPull + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Pull This parameter can be one of the following values: + * @arg @ref LL_GPIO_PULL_NO + * @arg @ref LL_GPIO_PULL_UP + * @arg @ref LL_GPIO_PULL_DOWN + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull) +{ + MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U))); +} + +/** + * @brief Return gpio pull-up or pull-down for a dedicated pin on a dedicated port + * @note Warning: only one pin can be passed as parameter. + * @rmtoll PUPDR PUPDy LL_GPIO_GetPinPull + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_PULL_NO + * @arg @ref LL_GPIO_PULL_UP + * @arg @ref LL_GPIO_PULL_DOWN + */ +__STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->PUPDR, + (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U)); +} + +/** + * @brief Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port. + * @note Possible values are from AF0 to AF15 depending on target. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll AFRL AFSELy LL_GPIO_SetAFPin_0_7 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @param Alternate This parameter can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + * @arg @ref LL_GPIO_AF_8 + * @arg @ref LL_GPIO_AF_9 + * @arg @ref LL_GPIO_AF_10 + * @arg @ref LL_GPIO_AF_11 + * @arg @ref LL_GPIO_AF_12 + * @arg @ref LL_GPIO_AF_13 + * @arg @ref LL_GPIO_AF_14 + * @arg @ref LL_GPIO_AF_15 + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate) +{ + MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)), + (Alternate << (POSITION_VAL(Pin) * 4U))); +} + +/** + * @brief Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port. + * @rmtoll AFRL AFSELy LL_GPIO_GetAFPin_0_7 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + * @arg @ref LL_GPIO_AF_8 + * @arg @ref LL_GPIO_AF_9 + * @arg @ref LL_GPIO_AF_10 + * @arg @ref LL_GPIO_AF_11 + * @arg @ref LL_GPIO_AF_12 + * @arg @ref LL_GPIO_AF_13 + * @arg @ref LL_GPIO_AF_14 + * @arg @ref LL_GPIO_AF_15 + */ +__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->AFR[0], + (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) * 4U)); +} + +/** + * @brief Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port. + * @note Possible values are from AF0 to AF15 depending on target. + * @note Warning: only one pin can be passed as parameter. + * @rmtoll AFRH AFSELy LL_GPIO_SetAFPin_8_15 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @param Alternate This parameter can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + * @arg @ref LL_GPIO_AF_8 + * @arg @ref LL_GPIO_AF_9 + * @arg @ref LL_GPIO_AF_10 + * @arg @ref LL_GPIO_AF_11 + * @arg @ref LL_GPIO_AF_12 + * @arg @ref LL_GPIO_AF_13 + * @arg @ref LL_GPIO_AF_14 + * @arg @ref LL_GPIO_AF_15 + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate) +{ + MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)), + (Alternate << (POSITION_VAL(Pin >> 8U) * 4U))); +} + +/** + * @brief Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port. + * @note Possible values are from AF0 to AF15 depending on target. + * @rmtoll AFRH AFSELy LL_GPIO_GetAFPin_8_15 + * @param GPIOx GPIO Port + * @param Pin This parameter can be one of the following values: + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_GPIO_AF_0 + * @arg @ref LL_GPIO_AF_1 + * @arg @ref LL_GPIO_AF_2 + * @arg @ref LL_GPIO_AF_3 + * @arg @ref LL_GPIO_AF_4 + * @arg @ref LL_GPIO_AF_5 + * @arg @ref LL_GPIO_AF_6 + * @arg @ref LL_GPIO_AF_7 + * @arg @ref LL_GPIO_AF_8 + * @arg @ref LL_GPIO_AF_9 + * @arg @ref LL_GPIO_AF_10 + * @arg @ref LL_GPIO_AF_11 + * @arg @ref LL_GPIO_AF_12 + * @arg @ref LL_GPIO_AF_13 + * @arg @ref LL_GPIO_AF_14 + * @arg @ref LL_GPIO_AF_15 + */ +__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin) +{ + return (uint32_t)(READ_BIT(GPIOx->AFR[1], + (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL(Pin >> 8U) * 4U)); +} + + +/** + * @brief Lock configuration of several pins for a dedicated port. + * @note When the lock sequence has been applied on a port bit, the + * value of this port bit can no longer be modified until the + * next reset. + * @note Each lock bit freezes a specific configuration register + * (control and alternate function registers). + * @rmtoll LCKR LCKK LL_GPIO_LockPin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + __IO uint32_t temp; + WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask); + WRITE_REG(GPIOx->LCKR, PinMask); + WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask); + /* Read LCKK register. This read is mandatory to complete key lock sequence */ + temp = READ_REG(GPIOx->LCKR); + (void) temp; +} + +/** + * @brief Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 0. + * @rmtoll LCKR LCKy LL_GPIO_IsPinLocked + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL); +} + +/** + * @brief Return 1 if one of the pin of a dedicated port is locked. else return 0. + * @rmtoll LCKR LCKK LL_GPIO_IsAnyPinLocked + * @param GPIOx GPIO Port + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx) +{ + return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup GPIO_LL_EF_Data_Access Data Access + * @{ + */ + +/** + * @brief Return full input data register value for a dedicated port. + * @rmtoll IDR IDy LL_GPIO_ReadInputPort + * @param GPIOx GPIO Port + * @retval Input data register value of port + */ +__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx) +{ + return (uint32_t)(READ_REG(GPIOx->IDR)); +} + +/** + * @brief Return if input data level for several pins of dedicated port is high or low. + * @rmtoll IDR IDy LL_GPIO_IsInputPinSet + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL); +} + +/** + * @brief Write output data register for the port. + * @rmtoll ODR ODy LL_GPIO_WriteOutputPort + * @param GPIOx GPIO Port + * @param PortValue Level value for each pin of the port + * @retval None + */ +__STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue) +{ + WRITE_REG(GPIOx->ODR, PortValue); +} + +/** + * @brief Return full output data register value for a dedicated port. + * @rmtoll ODR ODy LL_GPIO_ReadOutputPort + * @param GPIOx GPIO Port + * @retval Output data register value of port + */ +__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx) +{ + return (uint32_t)(READ_REG(GPIOx->ODR)); +} + +/** + * @brief Return if input data level for several pins of dedicated port is high or low. + * @rmtoll ODR ODy LL_GPIO_IsOutputPinSet + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL); +} + +/** + * @brief Set several pins to high level on dedicated gpio port. + * @rmtoll BSRR BSy LL_GPIO_SetOutputPin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + WRITE_REG(GPIOx->BSRR, PinMask); +} + +/** + * @brief Set several pins to low level on dedicated gpio port. + * @rmtoll BRR BRy LL_GPIO_ResetOutputPin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + WRITE_REG(GPIOx->BRR, PinMask); +} + +/** + * @brief Toggle data value for several pin of dedicated port. + * @rmtoll ODR ODy LL_GPIO_TogglePin + * @param GPIOx GPIO Port + * @param PinMask This parameter can be a combination of the following values: + * @arg @ref LL_GPIO_PIN_0 + * @arg @ref LL_GPIO_PIN_1 + * @arg @ref LL_GPIO_PIN_2 + * @arg @ref LL_GPIO_PIN_3 + * @arg @ref LL_GPIO_PIN_4 + * @arg @ref LL_GPIO_PIN_5 + * @arg @ref LL_GPIO_PIN_6 + * @arg @ref LL_GPIO_PIN_7 + * @arg @ref LL_GPIO_PIN_8 + * @arg @ref LL_GPIO_PIN_9 + * @arg @ref LL_GPIO_PIN_10 + * @arg @ref LL_GPIO_PIN_11 + * @arg @ref LL_GPIO_PIN_12 + * @arg @ref LL_GPIO_PIN_13 + * @arg @ref LL_GPIO_PIN_14 + * @arg @ref LL_GPIO_PIN_15 + * @arg @ref LL_GPIO_PIN_ALL + * @retval None + */ +__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask) +{ + WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ PinMask); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup GPIO_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx); +ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct); +void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOH) */ +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_GPIO_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_hsem.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_hsem.h new file mode 100644 index 0000000..997306f --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_hsem.h @@ -0,0 +1,879 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_hsem.h + * @author MCD Application Team + * @brief Header file of HSEM LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_HSEM_H +#define STM32WBxx_LL_HSEM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(HSEM) + +/** @defgroup HSEM_LL HSEM + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup HSEM_LL_Exported_Constants HSEM Exported Constants + * @{ + */ + +/** @defgroup HSEM_LL_EC_COREID COREID Defines + * @{ + */ +#define LL_HSEM_COREID_NONE 0U +#define LL_HSEM_COREID_CPU1 HSEM_CR_COREID_CPU1 +#define LL_HSEM_COREID_CPU2 HSEM_CR_COREID_CPU2 +#define LL_HSEM_COREID HSEM_CR_COREID_CURRENT +/** + * @} + */ + +/** @defgroup HSEM_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_HSEM_ReadReg function + * @{ + */ + +#define LL_HSEM_SEMAPHORE_0 HSEM_C1IER_ISE0 +#define LL_HSEM_SEMAPHORE_1 HSEM_C1IER_ISE1 +#define LL_HSEM_SEMAPHORE_2 HSEM_C1IER_ISE2 +#define LL_HSEM_SEMAPHORE_3 HSEM_C1IER_ISE3 +#define LL_HSEM_SEMAPHORE_4 HSEM_C1IER_ISE4 +#define LL_HSEM_SEMAPHORE_5 HSEM_C1IER_ISE5 +#define LL_HSEM_SEMAPHORE_6 HSEM_C1IER_ISE6 +#define LL_HSEM_SEMAPHORE_7 HSEM_C1IER_ISE7 +#define LL_HSEM_SEMAPHORE_8 HSEM_C1IER_ISE8 +#define LL_HSEM_SEMAPHORE_9 HSEM_C1IER_ISE9 +#define LL_HSEM_SEMAPHORE_10 HSEM_C1IER_ISE10 +#define LL_HSEM_SEMAPHORE_11 HSEM_C1IER_ISE11 +#define LL_HSEM_SEMAPHORE_12 HSEM_C1IER_ISE12 +#define LL_HSEM_SEMAPHORE_13 HSEM_C1IER_ISE13 +#define LL_HSEM_SEMAPHORE_14 HSEM_C1IER_ISE14 +#define LL_HSEM_SEMAPHORE_15 HSEM_C1IER_ISE15 +#define LL_HSEM_SEMAPHORE_16 HSEM_C1IER_ISE16 +#define LL_HSEM_SEMAPHORE_17 HSEM_C1IER_ISE17 +#define LL_HSEM_SEMAPHORE_18 HSEM_C1IER_ISE18 +#define LL_HSEM_SEMAPHORE_19 HSEM_C1IER_ISE19 +#define LL_HSEM_SEMAPHORE_20 HSEM_C1IER_ISE20 +#define LL_HSEM_SEMAPHORE_21 HSEM_C1IER_ISE21 +#define LL_HSEM_SEMAPHORE_22 HSEM_C1IER_ISE22 +#define LL_HSEM_SEMAPHORE_23 HSEM_C1IER_ISE23 +#define LL_HSEM_SEMAPHORE_24 HSEM_C1IER_ISE24 +#define LL_HSEM_SEMAPHORE_25 HSEM_C1IER_ISE25 +#define LL_HSEM_SEMAPHORE_26 HSEM_C1IER_ISE26 +#define LL_HSEM_SEMAPHORE_27 HSEM_C1IER_ISE27 +#define LL_HSEM_SEMAPHORE_28 HSEM_C1IER_ISE28 +#define LL_HSEM_SEMAPHORE_29 HSEM_C1IER_ISE29 +#define LL_HSEM_SEMAPHORE_30 HSEM_C1IER_ISE30 +#define LL_HSEM_SEMAPHORE_31 HSEM_C1IER_ISE31 +#define LL_HSEM_SEMAPHORE_ALL 0xFFFFFFFFU +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup HSEM_LL_Exported_Macros HSEM Exported Macros + * @{ + */ + +/** @defgroup HSEM_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in HSEM register + * @param __INSTANCE__ HSEM Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_HSEM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in HSEM register + * @param __INSTANCE__ HSEM Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_HSEM_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup HSEM_LL_Exported_Functions HSEM Exported Functions + * @{ + */ + +/** @defgroup HSEM_LL_EF_Data_Management Data_Management + * @{ + */ + + +/** + * @brief Return 1 if the semaphore is locked, else return 0. + * @rmtoll R LOCK LL_HSEM_IsSemaphoreLocked + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_HSEM_IsSemaphoreLocked(HSEM_TypeDef *HSEMx, uint32_t Semaphore) +{ + return ((READ_BIT(HSEMx->R[Semaphore], HSEM_R_LOCK) == (HSEM_R_LOCK_Msk)) ? 1UL : 0UL); +} + +/** + * @brief Get core id. + * @rmtoll R COREID LL_HSEM_GetCoreId + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @retval Returned value can be one of the following values: + * @arg @ref LL_HSEM_COREID_NONE + * @arg @ref LL_HSEM_COREID_CPU1 + * @arg @ref LL_HSEM_COREID_CPU2 + */ +__STATIC_INLINE uint32_t LL_HSEM_GetCoreId(HSEM_TypeDef *HSEMx, uint32_t Semaphore) +{ + return (uint32_t)(READ_BIT(HSEMx->R[Semaphore], HSEM_R_COREID_Msk)); +} + +/** + * @brief Get process id. + * @rmtoll R PROCID LL_HSEM_GetProcessId + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @retval Process number. Value between Min_Data=0 and Max_Data=255 + */ +__STATIC_INLINE uint32_t LL_HSEM_GetProcessId(HSEM_TypeDef *HSEMx, uint32_t Semaphore) +{ + return (uint32_t)(READ_BIT(HSEMx->R[Semaphore], HSEM_R_PROCID_Msk)); +} + +/** + * @brief Get the lock by writing in R register. + * @note The R register has to be read to determined if the lock is taken. + * @rmtoll R LOCK LL_HSEM_SetLock + * @rmtoll R COREID LL_HSEM_SetLock + * @rmtoll R PROCID LL_HSEM_SetLock + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @param process Process id. Value between Min_Data=0 and Max_Data=255 + * @retval None + */ +__STATIC_INLINE void LL_HSEM_SetLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore, uint32_t process) +{ + WRITE_REG(HSEMx->R[Semaphore], (HSEM_R_LOCK | LL_HSEM_COREID | process)); +} + +/** + * @brief Get the lock with 2-step lock. + * @rmtoll R LOCK LL_HSEM_2StepLock + * @rmtoll R COREID LL_HSEM_2StepLock + * @rmtoll R PROCID LL_HSEM_2StepLock + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @param process Process id. Value between Min_Data=0 and Max_Data=255 + * @retval 1 lock fail, 0 lock successful or already locked by same process and core + */ +__STATIC_INLINE uint32_t LL_HSEM_2StepLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore, uint32_t process) +{ + WRITE_REG(HSEMx->R[Semaphore], (HSEM_R_LOCK | LL_HSEM_COREID | process)); + return ((HSEMx->R[Semaphore] != (HSEM_R_LOCK | LL_HSEM_COREID | process)) ? 1UL : 0UL); +} + +/** + * @brief Get the lock with 1-step lock. + * @rmtoll RLR LOCK LL_HSEM_1StepLock + * @rmtoll RLR COREID LL_HSEM_1StepLock + * @rmtoll RLR PROCID LL_HSEM_1StepLock + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @retval 1 lock fail, 0 lock successful or already locked by same core + */ +__STATIC_INLINE uint32_t LL_HSEM_1StepLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore) +{ + return ((HSEMx->RLR[Semaphore] != (HSEM_R_LOCK | LL_HSEM_COREID)) ? 1UL : 0UL); +} + +/** + * @brief Release the lock of the semaphore. + * @note In case of LL_HSEM_1StepLock usage to lock a semaphore, the process is 0. + * @rmtoll R LOCK LL_HSEM_ReleaseLock + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @param process Process number. Value between Min_Data=0 and Max_Data=255 + * @retval None + */ +__STATIC_INLINE void LL_HSEM_ReleaseLock(HSEM_TypeDef *HSEMx, uint32_t Semaphore, uint32_t process) +{ + WRITE_REG(HSEMx->R[Semaphore], (LL_HSEM_COREID | process)); +} + +/** + * @brief Get the lock status of the semaphore. + * @rmtoll R LOCK LL_HSEM_GetStatus + * @param HSEMx HSEM Instance. + * @param Semaphore Semaphore number. Value between Min_Data=0 and Max_Data=31 + * @retval 0 semaphore is free, 1 semaphore is locked */ +__STATIC_INLINE uint32_t LL_HSEM_GetStatus(HSEM_TypeDef *HSEMx, uint32_t Semaphore) +{ + return ((HSEMx->R[Semaphore] != 0U) ? 1UL : 0UL); +} + +/** + * @brief Set the key. + * @rmtoll KEYR KEY LL_HSEM_SetKey + * @param HSEMx HSEM Instance. + * @param key Key value. + * @retval None + */ +__STATIC_INLINE void LL_HSEM_SetKey(HSEM_TypeDef *HSEMx, uint32_t key) +{ + WRITE_REG(HSEMx->KEYR, key << HSEM_KEYR_KEY_Pos); +} + +/** + * @brief Get the key. + * @rmtoll KEYR KEY LL_HSEM_GetKey + * @param HSEMx HSEM Instance. + * @retval key to unlock all semaphore from the same core + */ +__STATIC_INLINE uint32_t LL_HSEM_GetKey(HSEM_TypeDef *HSEMx) +{ + return (uint32_t)(READ_BIT(HSEMx->KEYR, HSEM_KEYR_KEY) >> HSEM_KEYR_KEY_Pos); +} + +/** + * @brief Release all semaphore with the same core id. + * @rmtoll CR KEY LL_HSEM_ResetAllLock + * @param HSEMx HSEM Instance. + * @param key Key value. + * @param core This parameter can be one of the following values: + * @arg @ref LL_HSEM_COREID_CPU1 + * @arg @ref LL_HSEM_COREID_CPU2 + * @retval None + */ +__STATIC_INLINE void LL_HSEM_ResetAllLock(HSEM_TypeDef *HSEMx, uint32_t key, uint32_t core) +{ + WRITE_REG(HSEMx->CR, (key << HSEM_CR_KEY_Pos) | core); +} + +/** + * @} + */ + +/** @defgroup HSEM_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable interrupt. + * @rmtoll C1IER ISEM LL_HSEM_EnableIT_C1IER + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval None + */ +__STATIC_INLINE void LL_HSEM_EnableIT_C1IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + SET_BIT(HSEMx->C1IER, SemaphoreMask); +} + +/** + * @brief Disable interrupt. + * @rmtoll C1IER ISEM LL_HSEM_DisableIT_C1IER + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval None + */ +__STATIC_INLINE void LL_HSEM_DisableIT_C1IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + CLEAR_BIT(HSEMx->C1IER, SemaphoreMask); +} + +/** + * @brief Check if interrupt is enabled. + * @rmtoll C1IER ISEM LL_HSEM_IsEnabledIT_C1IER + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_HSEM_IsEnabledIT_C1IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + return ((READ_BIT(HSEMx->C1IER, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL); +} + +/** + * @brief Enable interrupt. + * @rmtoll C2IER ISEM LL_HSEM_EnableIT_C2IER + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval None + */ +__STATIC_INLINE void LL_HSEM_EnableIT_C2IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + SET_BIT(HSEMx->C2IER, SemaphoreMask); +} + +/** + * @brief Disable interrupt. + * @rmtoll C2IER ISEM LL_HSEM_DisableIT_C2IER + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval None + */ +__STATIC_INLINE void LL_HSEM_DisableIT_C2IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + CLEAR_BIT(HSEMx->C2IER, SemaphoreMask); +} + +/** + * @brief Check if interrupt is enabled. + * @rmtoll C2IER ISEM LL_HSEM_IsEnabledIT_C2IER + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_HSEM_IsEnabledIT_C2IER(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + return ((READ_BIT(HSEMx->C2IER, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL); +} +/** + * @} + */ + +/** @defgroup HSEM_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Clear interrupt status. + * @rmtoll C1ICR ISEM LL_HSEM_ClearFlag_C1ICR + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval None + */ +__STATIC_INLINE void LL_HSEM_ClearFlag_C1ICR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + WRITE_REG(HSEMx->C1ICR, SemaphoreMask); +} + +/** + * @brief Get interrupt status from ISR register. + * @rmtoll C1ISR ISEM LL_HSEM_IsActiveFlag_C1ISR + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_HSEM_IsActiveFlag_C1ISR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + return ((READ_BIT(HSEMx->C1ISR, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL); +} + +/** + * @brief Get interrupt status from MISR register. + * @rmtoll C1MISR ISEM LL_HSEM_IsActiveFlag_C1MISR + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_HSEM_IsActiveFlag_C1MISR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + return ((READ_BIT(HSEMx->C1MISR, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL); +} + +/** + * @brief Clear interrupt status. + * @rmtoll C2ICR ISEM LL_HSEM_ClearFlag_C2ICR + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval None + */ +__STATIC_INLINE void LL_HSEM_ClearFlag_C2ICR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + WRITE_REG(HSEMx->C2ICR, SemaphoreMask); +} + +/** + * @brief Get interrupt status from ISR register. + * @rmtoll C2ISR ISEM LL_HSEM_IsActiveFlag_C2ISR + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_HSEM_IsActiveFlag_C2ISR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + return ((READ_BIT(HSEMx->C2ISR, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL); +} + +/** + * @brief Get interrupt status from MISR register. + * @rmtoll C2MISR ISEM LL_HSEM_IsActiveFlag_C2MISR + * @param HSEMx HSEM Instance. + * @param SemaphoreMask This parameter can be a combination of the following values: + * @arg @ref LL_HSEM_SEMAPHORE_0 + * @arg @ref LL_HSEM_SEMAPHORE_1 + * @arg @ref LL_HSEM_SEMAPHORE_2 + * @arg @ref LL_HSEM_SEMAPHORE_3 + * @arg @ref LL_HSEM_SEMAPHORE_4 + * @arg @ref LL_HSEM_SEMAPHORE_5 + * @arg @ref LL_HSEM_SEMAPHORE_6 + * @arg @ref LL_HSEM_SEMAPHORE_7 + * @arg @ref LL_HSEM_SEMAPHORE_8 + * @arg @ref LL_HSEM_SEMAPHORE_9 + * @arg @ref LL_HSEM_SEMAPHORE_10 + * @arg @ref LL_HSEM_SEMAPHORE_11 + * @arg @ref LL_HSEM_SEMAPHORE_12 + * @arg @ref LL_HSEM_SEMAPHORE_13 + * @arg @ref LL_HSEM_SEMAPHORE_14 + * @arg @ref LL_HSEM_SEMAPHORE_15 + * @arg @ref LL_HSEM_SEMAPHORE_16 + * @arg @ref LL_HSEM_SEMAPHORE_17 + * @arg @ref LL_HSEM_SEMAPHORE_18 + * @arg @ref LL_HSEM_SEMAPHORE_19 + * @arg @ref LL_HSEM_SEMAPHORE_20 + * @arg @ref LL_HSEM_SEMAPHORE_21 + * @arg @ref LL_HSEM_SEMAPHORE_22 + * @arg @ref LL_HSEM_SEMAPHORE_23 + * @arg @ref LL_HSEM_SEMAPHORE_24 + * @arg @ref LL_HSEM_SEMAPHORE_25 + * @arg @ref LL_HSEM_SEMAPHORE_26 + * @arg @ref LL_HSEM_SEMAPHORE_27 + * @arg @ref LL_HSEM_SEMAPHORE_28 + * @arg @ref LL_HSEM_SEMAPHORE_29 + * @arg @ref LL_HSEM_SEMAPHORE_30 + * @arg @ref LL_HSEM_SEMAPHORE_31 + * @arg @ref LL_HSEM_SEMAPHORE_ALL + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_HSEM_IsActiveFlag_C2MISR(HSEM_TypeDef *HSEMx, uint32_t SemaphoreMask) +{ + return ((READ_BIT(HSEMx->C2MISR, SemaphoreMask) == (SemaphoreMask)) ? 1UL : 0UL); +} +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(HSEM) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32WBxx_LL_HSEM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_i2c.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_i2c.h new file mode 100644 index 0000000..6f33203 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_i2c.h @@ -0,0 +1,2228 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_i2c.h + * @author MCD Application Team + * @brief Header file of I2C LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_I2C_H +#define STM32WBxx_LL_I2C_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (I2C1) || defined (I2C3) + +/** @defgroup I2C_LL I2C + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup I2C_LL_Private_Constants I2C Private Constants + * @{ + */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup I2C_LL_Private_Macros I2C Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup I2C_LL_ES_INIT I2C Exported Init structure + * @{ + */ +typedef struct +{ + uint32_t PeripheralMode; /*!< Specifies the peripheral mode. + This parameter can be a value of @ref I2C_LL_EC_PERIPHERAL_MODE + + This feature can be modified afterwards using unitary function @ref LL_I2C_SetMode(). */ + + uint32_t Timing; /*!< Specifies the SDA setup, hold time and the SCL high, low period values. + This parameter must be set by referring to the STM32CubeMX Tool and + the helper macro @ref __LL_I2C_CONVERT_TIMINGS() + + This feature can be modified afterwards using unitary function @ref LL_I2C_SetTiming(). */ + + uint32_t AnalogFilter; /*!< Enables or disables analog noise filter. + This parameter can be a value of @ref I2C_LL_EC_ANALOGFILTER_SELECTION + + This feature can be modified afterwards using unitary functions @ref LL_I2C_EnableAnalogFilter() or LL_I2C_DisableAnalogFilter(). */ + + uint32_t DigitalFilter; /*!< Configures the digital noise filter. + This parameter can be a number between Min_Data = 0x00 and Max_Data = 0x0F + + This feature can be modified afterwards using unitary function @ref LL_I2C_SetDigitalFilter(). */ + + uint32_t OwnAddress1; /*!< Specifies the device own address 1. + This parameter must be a value between Min_Data = 0x00 and Max_Data = 0x3FF + + This feature can be modified afterwards using unitary function @ref LL_I2C_SetOwnAddress1(). */ + + uint32_t TypeAcknowledge; /*!< Specifies the ACKnowledge or Non ACKnowledge condition after the address receive match code or next received byte. + This parameter can be a value of @ref I2C_LL_EC_I2C_ACKNOWLEDGE + + This feature can be modified afterwards using unitary function @ref LL_I2C_AcknowledgeNextData(). */ + + uint32_t OwnAddrSize; /*!< Specifies the device own address 1 size (7-bit or 10-bit). + This parameter can be a value of @ref I2C_LL_EC_OWNADDRESS1 + + This feature can be modified afterwards using unitary function @ref LL_I2C_SetOwnAddress1(). */ +} LL_I2C_InitTypeDef; +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup I2C_LL_Exported_Constants I2C Exported Constants + * @{ + */ + +/** @defgroup I2C_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_I2C_WriteReg function + * @{ + */ +#define LL_I2C_ICR_ADDRCF I2C_ICR_ADDRCF /*!< Address Matched flag */ +#define LL_I2C_ICR_NACKCF I2C_ICR_NACKCF /*!< Not Acknowledge flag */ +#define LL_I2C_ICR_STOPCF I2C_ICR_STOPCF /*!< Stop detection flag */ +#define LL_I2C_ICR_BERRCF I2C_ICR_BERRCF /*!< Bus error flag */ +#define LL_I2C_ICR_ARLOCF I2C_ICR_ARLOCF /*!< Arbitration Lost flag */ +#define LL_I2C_ICR_OVRCF I2C_ICR_OVRCF /*!< Overrun/Underrun flag */ +#define LL_I2C_ICR_PECCF I2C_ICR_PECCF /*!< PEC error flag */ +#define LL_I2C_ICR_TIMOUTCF I2C_ICR_TIMOUTCF /*!< Timeout detection flag */ +#define LL_I2C_ICR_ALERTCF I2C_ICR_ALERTCF /*!< Alert flag */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_I2C_ReadReg function + * @{ + */ +#define LL_I2C_ISR_TXE I2C_ISR_TXE /*!< Transmit data register empty */ +#define LL_I2C_ISR_TXIS I2C_ISR_TXIS /*!< Transmit interrupt status */ +#define LL_I2C_ISR_RXNE I2C_ISR_RXNE /*!< Receive data register not empty */ +#define LL_I2C_ISR_ADDR I2C_ISR_ADDR /*!< Address matched (slave mode) */ +#define LL_I2C_ISR_NACKF I2C_ISR_NACKF /*!< Not Acknowledge received flag */ +#define LL_I2C_ISR_STOPF I2C_ISR_STOPF /*!< Stop detection flag */ +#define LL_I2C_ISR_TC I2C_ISR_TC /*!< Transfer Complete (master mode) */ +#define LL_I2C_ISR_TCR I2C_ISR_TCR /*!< Transfer Complete Reload */ +#define LL_I2C_ISR_BERR I2C_ISR_BERR /*!< Bus error */ +#define LL_I2C_ISR_ARLO I2C_ISR_ARLO /*!< Arbitration lost */ +#define LL_I2C_ISR_OVR I2C_ISR_OVR /*!< Overrun/Underrun (slave mode) */ +#define LL_I2C_ISR_PECERR I2C_ISR_PECERR /*!< PEC Error in reception (SMBus mode) */ +#define LL_I2C_ISR_TIMEOUT I2C_ISR_TIMEOUT /*!< Timeout detection flag (SMBus mode) */ +#define LL_I2C_ISR_ALERT I2C_ISR_ALERT /*!< SMBus alert (SMBus mode) */ +#define LL_I2C_ISR_BUSY I2C_ISR_BUSY /*!< Bus busy */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_I2C_ReadReg and LL_I2C_WriteReg functions + * @{ + */ +#define LL_I2C_CR1_TXIE I2C_CR1_TXIE /*!< TX Interrupt enable */ +#define LL_I2C_CR1_RXIE I2C_CR1_RXIE /*!< RX Interrupt enable */ +#define LL_I2C_CR1_ADDRIE I2C_CR1_ADDRIE /*!< Address match Interrupt enable (slave only) */ +#define LL_I2C_CR1_NACKIE I2C_CR1_NACKIE /*!< Not acknowledge received Interrupt enable */ +#define LL_I2C_CR1_STOPIE I2C_CR1_STOPIE /*!< STOP detection Interrupt enable */ +#define LL_I2C_CR1_TCIE I2C_CR1_TCIE /*!< Transfer Complete interrupt enable */ +#define LL_I2C_CR1_ERRIE I2C_CR1_ERRIE /*!< Error interrupts enable */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_PERIPHERAL_MODE Peripheral Mode + * @{ + */ +#define LL_I2C_MODE_I2C 0x00000000U /*!< I2C Master or Slave mode */ +#define LL_I2C_MODE_SMBUS_HOST I2C_CR1_SMBHEN /*!< SMBus Host address acknowledge */ +#define LL_I2C_MODE_SMBUS_DEVICE 0x00000000U /*!< SMBus Device default mode (Default address not acknowledge) */ +#define LL_I2C_MODE_SMBUS_DEVICE_ARP I2C_CR1_SMBDEN /*!< SMBus Device Default address acknowledge */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_ANALOGFILTER_SELECTION Analog Filter Selection + * @{ + */ +#define LL_I2C_ANALOGFILTER_ENABLE 0x00000000U /*!< Analog filter is enabled. */ +#define LL_I2C_ANALOGFILTER_DISABLE I2C_CR1_ANFOFF /*!< Analog filter is disabled. */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_ADDRESSING_MODE Master Addressing Mode + * @{ + */ +#define LL_I2C_ADDRESSING_MODE_7BIT 0x00000000U /*!< Master operates in 7-bit addressing mode. */ +#define LL_I2C_ADDRESSING_MODE_10BIT I2C_CR2_ADD10 /*!< Master operates in 10-bit addressing mode.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_OWNADDRESS1 Own Address 1 Length + * @{ + */ +#define LL_I2C_OWNADDRESS1_7BIT 0x00000000U /*!< Own address 1 is a 7-bit address. */ +#define LL_I2C_OWNADDRESS1_10BIT I2C_OAR1_OA1MODE /*!< Own address 1 is a 10-bit address.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_OWNADDRESS2 Own Address 2 Masks + * @{ + */ +#define LL_I2C_OWNADDRESS2_NOMASK I2C_OAR2_OA2NOMASK /*!< Own Address2 No mask. */ +#define LL_I2C_OWNADDRESS2_MASK01 I2C_OAR2_OA2MASK01 /*!< Only Address2 bits[7:2] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK02 I2C_OAR2_OA2MASK02 /*!< Only Address2 bits[7:3] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK03 I2C_OAR2_OA2MASK03 /*!< Only Address2 bits[7:4] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK04 I2C_OAR2_OA2MASK04 /*!< Only Address2 bits[7:5] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK05 I2C_OAR2_OA2MASK05 /*!< Only Address2 bits[7:6] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK06 I2C_OAR2_OA2MASK06 /*!< Only Address2 bits[7] are compared. */ +#define LL_I2C_OWNADDRESS2_MASK07 I2C_OAR2_OA2MASK07 /*!< No comparison is done. All Address2 are acknowledged.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_I2C_ACKNOWLEDGE Acknowledge Generation + * @{ + */ +#define LL_I2C_ACK 0x00000000U /*!< ACK is sent after current received byte. */ +#define LL_I2C_NACK I2C_CR2_NACK /*!< NACK is sent after current received byte.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_ADDRSLAVE Slave Address Length + * @{ + */ +#define LL_I2C_ADDRSLAVE_7BIT 0x00000000U /*!< Slave Address in 7-bit. */ +#define LL_I2C_ADDRSLAVE_10BIT I2C_CR2_ADD10 /*!< Slave Address in 10-bit.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_REQUEST Transfer Request Direction + * @{ + */ +#define LL_I2C_REQUEST_WRITE 0x00000000U /*!< Master request a write transfer. */ +#define LL_I2C_REQUEST_READ I2C_CR2_RD_WRN /*!< Master request a read transfer. */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_MODE Transfer End Mode + * @{ + */ +#define LL_I2C_MODE_RELOAD I2C_CR2_RELOAD /*!< Enable I2C Reload mode. */ +#define LL_I2C_MODE_AUTOEND I2C_CR2_AUTOEND /*!< Enable I2C Automatic end mode with no HW PEC comparison. */ +#define LL_I2C_MODE_SOFTEND 0x00000000U /*!< Enable I2C Software end mode with no HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_RELOAD LL_I2C_MODE_RELOAD /*!< Enable SMBUS Automatic end mode with HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC LL_I2C_MODE_AUTOEND /*!< Enable SMBUS Automatic end mode with HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC LL_I2C_MODE_SOFTEND /*!< Enable SMBUS Software end mode with HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC (uint32_t)(LL_I2C_MODE_AUTOEND | I2C_CR2_PECBYTE) /*!< Enable SMBUS Automatic end mode with HW PEC comparison. */ +#define LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC (uint32_t)(LL_I2C_MODE_SOFTEND | I2C_CR2_PECBYTE) /*!< Enable SMBUS Software end mode with HW PEC comparison. */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_GENERATE Start And Stop Generation + * @{ + */ +#define LL_I2C_GENERATE_NOSTARTSTOP 0x00000000U /*!< Don't Generate Stop and Start condition. */ +#define LL_I2C_GENERATE_STOP (uint32_t)(0x80000000U | I2C_CR2_STOP) /*!< Generate Stop condition (Size should be set to 0). */ +#define LL_I2C_GENERATE_START_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) /*!< Generate Start for read request. */ +#define LL_I2C_GENERATE_START_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) /*!< Generate Start for write request. */ +#define LL_I2C_GENERATE_RESTART_7BIT_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN) /*!< Generate Restart for read request, slave 7Bit address. */ +#define LL_I2C_GENERATE_RESTART_7BIT_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) /*!< Generate Restart for write request, slave 7Bit address. */ +#define LL_I2C_GENERATE_RESTART_10BIT_READ (uint32_t)(0x80000000U | I2C_CR2_START | I2C_CR2_RD_WRN | I2C_CR2_HEAD10R) /*!< Generate Restart for read request, slave 10Bit address. */ +#define LL_I2C_GENERATE_RESTART_10BIT_WRITE (uint32_t)(0x80000000U | I2C_CR2_START) /*!< Generate Restart for write request, slave 10Bit address.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_DIRECTION Read Write Direction + * @{ + */ +#define LL_I2C_DIRECTION_WRITE 0x00000000U /*!< Write transfer request by master, slave enters receiver mode. */ +#define LL_I2C_DIRECTION_READ I2C_ISR_DIR /*!< Read transfer request by master, slave enters transmitter mode.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_DMA_REG_DATA DMA Register Data + * @{ + */ +#define LL_I2C_DMA_REG_DATA_TRANSMIT 0x00000000U /*!< Get address of data register used for transmission */ +#define LL_I2C_DMA_REG_DATA_RECEIVE 0x00000001U /*!< Get address of data register used for reception */ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_SMBUS_TIMEOUTA_MODE SMBus TimeoutA Mode SCL SDA Timeout + * @{ + */ +#define LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW 0x00000000U /*!< TimeoutA is used to detect SCL low level timeout. */ +#define LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH I2C_TIMEOUTR_TIDLE /*!< TimeoutA is used to detect both SCL and SDA high level timeout.*/ +/** + * @} + */ + +/** @defgroup I2C_LL_EC_SMBUS_TIMEOUT_SELECTION SMBus Timeout Selection + * @{ + */ +#define LL_I2C_SMBUS_TIMEOUTA I2C_TIMEOUTR_TIMOUTEN /*!< TimeoutA enable bit */ +#define LL_I2C_SMBUS_TIMEOUTB I2C_TIMEOUTR_TEXTEN /*!< TimeoutB (extended clock) enable bit */ +#define LL_I2C_SMBUS_ALL_TIMEOUT (uint32_t)(I2C_TIMEOUTR_TIMOUTEN | I2C_TIMEOUTR_TEXTEN) /*!< TimeoutA and TimeoutB (extended clock) enable bits */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup I2C_LL_Exported_Macros I2C Exported Macros + * @{ + */ + +/** @defgroup I2C_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in I2C register + * @param __INSTANCE__ I2C Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_I2C_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in I2C register + * @param __INSTANCE__ I2C Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_I2C_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup I2C_LL_EM_CONVERT_TIMINGS Convert SDA SCL timings + * @{ + */ +/** + * @brief Configure the SDA setup, hold time and the SCL high, low period. + * @param __PRESCALER__ This parameter must be a value between Min_Data=0 and Max_Data=0xF. + * @param __DATA_SETUP_TIME__ This parameter must be a value between Min_Data=0 and Max_Data=0xF. (tscldel = (SCLDEL+1)xtpresc) + * @param __DATA_HOLD_TIME__ This parameter must be a value between Min_Data=0 and Max_Data=0xF. (tsdadel = SDADELxtpresc) + * @param __CLOCK_HIGH_PERIOD__ This parameter must be a value between Min_Data=0 and Max_Data=0xFF. (tsclh = (SCLH+1)xtpresc) + * @param __CLOCK_LOW_PERIOD__ This parameter must be a value between Min_Data=0 and Max_Data=0xFF. (tscll = (SCLL+1)xtpresc) + * @retval Value between Min_Data=0 and Max_Data=0xFFFFFFFF + */ +#define __LL_I2C_CONVERT_TIMINGS(__PRESCALER__, __DATA_SETUP_TIME__, __DATA_HOLD_TIME__, __CLOCK_HIGH_PERIOD__, __CLOCK_LOW_PERIOD__) \ + ((((uint32_t)(__PRESCALER__) << I2C_TIMINGR_PRESC_Pos) & I2C_TIMINGR_PRESC) | \ + (((uint32_t)(__DATA_SETUP_TIME__) << I2C_TIMINGR_SCLDEL_Pos) & I2C_TIMINGR_SCLDEL) | \ + (((uint32_t)(__DATA_HOLD_TIME__) << I2C_TIMINGR_SDADEL_Pos) & I2C_TIMINGR_SDADEL) | \ + (((uint32_t)(__CLOCK_HIGH_PERIOD__) << I2C_TIMINGR_SCLH_Pos) & I2C_TIMINGR_SCLH) | \ + (((uint32_t)(__CLOCK_LOW_PERIOD__) << I2C_TIMINGR_SCLL_Pos) & I2C_TIMINGR_SCLL)) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup I2C_LL_Exported_Functions I2C Exported Functions + * @{ + */ + +/** @defgroup I2C_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Enable I2C peripheral (PE = 1). + * @rmtoll CR1 PE LL_I2C_Enable + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_PE); +} + +/** + * @brief Disable I2C peripheral (PE = 0). + * @note When PE = 0, the I2C SCL and SDA lines are released. + * Internal state machines and status bits are put back to their reset value. + * When cleared, PE must be kept low for at least 3 APB clock cycles. + * @rmtoll CR1 PE LL_I2C_Disable + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE); +} + +/** + * @brief Check if the I2C peripheral is enabled or disabled. + * @rmtoll CR1 PE LL_I2C_IsEnabled + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabled(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_PE) == (I2C_CR1_PE)) ? 1UL : 0UL); +} + +/** + * @brief Configure Noise Filters (Analog and Digital). + * @note If the analog filter is also enabled, the digital filter is added to analog filter. + * The filters can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 ANFOFF LL_I2C_ConfigFilters\n + * CR1 DNF LL_I2C_ConfigFilters + * @param I2Cx I2C Instance. + * @param AnalogFilter This parameter can be one of the following values: + * @arg @ref LL_I2C_ANALOGFILTER_ENABLE + * @arg @ref LL_I2C_ANALOGFILTER_DISABLE + * @param DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disabled) and Max_Data=0x0F (Digital filter enabled and filtering capability up to 15*ti2cclk). + * This parameter is used to configure the digital noise filter on SDA and SCL input. + * The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter) +{ + MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos)); +} + +/** + * @brief Configure Digital Noise Filter. + * @note If the analog filter is also enabled, the digital filter is added to analog filter. + * This filter can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 DNF LL_I2C_SetDigitalFilter + * @param I2Cx I2C Instance. + * @param DigitalFilter This parameter must be a value between Min_Data=0x00 (Digital filter disabled) and Max_Data=0x0F (Digital filter enabled and filtering capability up to 15*ti2cclk). + * This parameter is used to configure the digital noise filter on SDA and SCL input. + * The digital filter will filter spikes with a length of up to DNF[3:0]*ti2cclk. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetDigitalFilter(I2C_TypeDef *I2Cx, uint32_t DigitalFilter) +{ + MODIFY_REG(I2Cx->CR1, I2C_CR1_DNF, DigitalFilter << I2C_CR1_DNF_Pos); +} + +/** + * @brief Get the current Digital Noise Filter configuration. + * @rmtoll CR1 DNF LL_I2C_GetDigitalFilter + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_I2C_GetDigitalFilter(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_DNF) >> I2C_CR1_DNF_Pos); +} + +/** + * @brief Enable Analog Noise Filter. + * @note This filter can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 ANFOFF LL_I2C_EnableAnalogFilter + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableAnalogFilter(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_ANFOFF); +} + +/** + * @brief Disable Analog Noise Filter. + * @note This filter can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 ANFOFF LL_I2C_DisableAnalogFilter + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableAnalogFilter(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_ANFOFF); +} + +/** + * @brief Check if Analog Noise Filter is enabled or disabled. + * @rmtoll CR1 ANFOFF LL_I2C_IsEnabledAnalogFilter + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledAnalogFilter(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_ANFOFF) != (I2C_CR1_ANFOFF)) ? 1UL : 0UL); +} + +/** + * @brief Enable DMA transmission requests. + * @rmtoll CR1 TXDMAEN LL_I2C_EnableDMAReq_TX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableDMAReq_TX(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN); +} + +/** + * @brief Disable DMA transmission requests. + * @rmtoll CR1 TXDMAEN LL_I2C_DisableDMAReq_TX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableDMAReq_TX(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN); +} + +/** + * @brief Check if DMA transmission requests are enabled or disabled. + * @rmtoll CR1 TXDMAEN LL_I2C_IsEnabledDMAReq_TX + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_TX(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_TXDMAEN) == (I2C_CR1_TXDMAEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable DMA reception requests. + * @rmtoll CR1 RXDMAEN LL_I2C_EnableDMAReq_RX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableDMAReq_RX(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN); +} + +/** + * @brief Disable DMA reception requests. + * @rmtoll CR1 RXDMAEN LL_I2C_DisableDMAReq_RX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableDMAReq_RX(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN); +} + +/** + * @brief Check if DMA reception requests are enabled or disabled. + * @rmtoll CR1 RXDMAEN LL_I2C_IsEnabledDMAReq_RX + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_RX(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_RXDMAEN) == (I2C_CR1_RXDMAEN)) ? 1UL : 0UL); +} + +/** + * @brief Get the data register address used for DMA transfer + * @rmtoll TXDR TXDATA LL_I2C_DMA_GetRegAddr\n + * RXDR RXDATA LL_I2C_DMA_GetRegAddr + * @param I2Cx I2C Instance + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_I2C_DMA_REG_DATA_TRANSMIT + * @arg @ref LL_I2C_DMA_REG_DATA_RECEIVE + * @retval Address of data register + */ +__STATIC_INLINE uint32_t LL_I2C_DMA_GetRegAddr(I2C_TypeDef *I2Cx, uint32_t Direction) +{ + register uint32_t data_reg_addr; + + if (Direction == LL_I2C_DMA_REG_DATA_TRANSMIT) + { + /* return address of TXDR register */ + data_reg_addr = (uint32_t) & (I2Cx->TXDR); + } + else + { + /* return address of RXDR register */ + data_reg_addr = (uint32_t) & (I2Cx->RXDR); + } + + return data_reg_addr; +} + +/** + * @brief Enable Clock stretching. + * @note This bit can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 NOSTRETCH LL_I2C_EnableClockStretching + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH); +} + +/** + * @brief Disable Clock stretching. + * @note This bit can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll CR1 NOSTRETCH LL_I2C_DisableClockStretching + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableClockStretching(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH); +} + +/** + * @brief Check if Clock stretching is enabled or disabled. + * @rmtoll CR1 NOSTRETCH LL_I2C_IsEnabledClockStretching + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledClockStretching(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH) != (I2C_CR1_NOSTRETCH)) ? 1UL : 0UL); +} + +/** + * @brief Enable hardware byte control in slave mode. + * @rmtoll CR1 SBC LL_I2C_EnableSlaveByteControl + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSlaveByteControl(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_SBC); +} + +/** + * @brief Disable hardware byte control in slave mode. + * @rmtoll CR1 SBC LL_I2C_DisableSlaveByteControl + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableSlaveByteControl(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_SBC); +} + +/** + * @brief Check if hardware byte control in slave mode is enabled or disabled. + * @rmtoll CR1 SBC LL_I2C_IsEnabledSlaveByteControl + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSlaveByteControl(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_SBC) == (I2C_CR1_SBC)) ? 1UL : 0UL); +} + +/** + * @brief Enable Wakeup from STOP. + * @note Macro @ref IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not + * WakeUpFromStop feature is supported by the I2Cx Instance. + * @note This bit can only be programmed when Digital Filter is disabled. + * @rmtoll CR1 WUPEN LL_I2C_EnableWakeUpFromStop + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableWakeUpFromStop(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_WUPEN); +} + +/** + * @brief Disable Wakeup from STOP. + * @note Macro @ref IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not + * WakeUpFromStop feature is supported by the I2Cx Instance. + * @rmtoll CR1 WUPEN LL_I2C_DisableWakeUpFromStop + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableWakeUpFromStop(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_WUPEN); +} + +/** + * @brief Check if Wakeup from STOP is enabled or disabled. + * @note Macro @ref IS_I2C_WAKEUP_FROMSTOP_INSTANCE(I2Cx) can be used to check whether or not + * WakeUpFromStop feature is supported by the I2Cx Instance. + * @rmtoll CR1 WUPEN LL_I2C_IsEnabledWakeUpFromStop + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledWakeUpFromStop(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_WUPEN) == (I2C_CR1_WUPEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable General Call. + * @note When enabled the Address 0x00 is ACKed. + * @rmtoll CR1 GCEN LL_I2C_EnableGeneralCall + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableGeneralCall(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_GCEN); +} + +/** + * @brief Disable General Call. + * @note When disabled the Address 0x00 is NACKed. + * @rmtoll CR1 GCEN LL_I2C_DisableGeneralCall + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN); +} + +/** + * @brief Check if General Call is enabled or disabled. + * @rmtoll CR1 GCEN LL_I2C_IsEnabledGeneralCall + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledGeneralCall(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_GCEN) == (I2C_CR1_GCEN)) ? 1UL : 0UL); +} + +/** + * @brief Configure the Master to operate in 7-bit or 10-bit addressing mode. + * @note Changing this bit is not allowed, when the START bit is set. + * @rmtoll CR2 ADD10 LL_I2C_SetMasterAddressingMode + * @param I2Cx I2C Instance. + * @param AddressingMode This parameter can be one of the following values: + * @arg @ref LL_I2C_ADDRESSING_MODE_7BIT + * @arg @ref LL_I2C_ADDRESSING_MODE_10BIT + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetMasterAddressingMode(I2C_TypeDef *I2Cx, uint32_t AddressingMode) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_ADD10, AddressingMode); +} + +/** + * @brief Get the Master addressing mode. + * @rmtoll CR2 ADD10 LL_I2C_GetMasterAddressingMode + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_ADDRESSING_MODE_7BIT + * @arg @ref LL_I2C_ADDRESSING_MODE_10BIT + */ +__STATIC_INLINE uint32_t LL_I2C_GetMasterAddressingMode(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_ADD10)); +} + +/** + * @brief Set the Own Address1. + * @rmtoll OAR1 OA1 LL_I2C_SetOwnAddress1\n + * OAR1 OA1MODE LL_I2C_SetOwnAddress1 + * @param I2Cx I2C Instance. + * @param OwnAddress1 This parameter must be a value between Min_Data=0 and Max_Data=0x3FF. + * @param OwnAddrSize This parameter can be one of the following values: + * @arg @ref LL_I2C_OWNADDRESS1_7BIT + * @arg @ref LL_I2C_OWNADDRESS1_10BIT + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize) +{ + MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize); +} + +/** + * @brief Enable acknowledge on Own Address1 match address. + * @rmtoll OAR1 OA1EN LL_I2C_EnableOwnAddress1 + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN); +} + +/** + * @brief Disable acknowledge on Own Address1 match address. + * @rmtoll OAR1 OA1EN LL_I2C_DisableOwnAddress1 + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN); +} + +/** + * @brief Check if Own Address1 acknowledge is enabled or disabled. + * @rmtoll OAR1 OA1EN LL_I2C_IsEnabledOwnAddress1 + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress1(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN) == (I2C_OAR1_OA1EN)) ? 1UL : 0UL); +} + +/** + * @brief Set the 7bits Own Address2. + * @note This action has no effect if own address2 is enabled. + * @rmtoll OAR2 OA2 LL_I2C_SetOwnAddress2\n + * OAR2 OA2MSK LL_I2C_SetOwnAddress2 + * @param I2Cx I2C Instance. + * @param OwnAddress2 Value between Min_Data=0 and Max_Data=0x7F. + * @param OwnAddrMask This parameter can be one of the following values: + * @arg @ref LL_I2C_OWNADDRESS2_NOMASK + * @arg @ref LL_I2C_OWNADDRESS2_MASK01 + * @arg @ref LL_I2C_OWNADDRESS2_MASK02 + * @arg @ref LL_I2C_OWNADDRESS2_MASK03 + * @arg @ref LL_I2C_OWNADDRESS2_MASK04 + * @arg @ref LL_I2C_OWNADDRESS2_MASK05 + * @arg @ref LL_I2C_OWNADDRESS2_MASK06 + * @arg @ref LL_I2C_OWNADDRESS2_MASK07 + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask) +{ + MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask); +} + +/** + * @brief Enable acknowledge on Own Address2 match address. + * @rmtoll OAR2 OA2EN LL_I2C_EnableOwnAddress2 + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableOwnAddress2(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN); +} + +/** + * @brief Disable acknowledge on Own Address2 match address. + * @rmtoll OAR2 OA2EN LL_I2C_DisableOwnAddress2 + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN); +} + +/** + * @brief Check if Own Address1 acknowledge is enabled or disabled. + * @rmtoll OAR2 OA2EN LL_I2C_IsEnabledOwnAddress2 + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress2(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN) == (I2C_OAR2_OA2EN)) ? 1UL : 0UL); +} + +/** + * @brief Configure the SDA setup, hold time and the SCL high, low period. + * @note This bit can only be programmed when the I2C is disabled (PE = 0). + * @rmtoll TIMINGR TIMINGR LL_I2C_SetTiming + * @param I2Cx I2C Instance. + * @param Timing This parameter must be a value between Min_Data=0 and Max_Data=0xFFFFFFFF. + * @note This parameter is computed with the STM32CubeMX Tool. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing) +{ + WRITE_REG(I2Cx->TIMINGR, Timing); +} + +/** + * @brief Get the Timing Prescaler setting. + * @rmtoll TIMINGR PRESC LL_I2C_GetTimingPrescaler + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_I2C_GetTimingPrescaler(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_PRESC) >> I2C_TIMINGR_PRESC_Pos); +} + +/** + * @brief Get the SCL low period setting. + * @rmtoll TIMINGR SCLL LL_I2C_GetClockLowPeriod + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetClockLowPeriod(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLL) >> I2C_TIMINGR_SCLL_Pos); +} + +/** + * @brief Get the SCL high period setting. + * @rmtoll TIMINGR SCLH LL_I2C_GetClockHighPeriod + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetClockHighPeriod(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLH) >> I2C_TIMINGR_SCLH_Pos); +} + +/** + * @brief Get the SDA hold time. + * @rmtoll TIMINGR SDADEL LL_I2C_GetDataHoldTime + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_I2C_GetDataHoldTime(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SDADEL) >> I2C_TIMINGR_SDADEL_Pos); +} + +/** + * @brief Get the SDA setup time. + * @rmtoll TIMINGR SCLDEL LL_I2C_GetDataSetupTime + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_I2C_GetDataSetupTime(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMINGR, I2C_TIMINGR_SCLDEL) >> I2C_TIMINGR_SCLDEL_Pos); +} + +/** + * @brief Configure peripheral mode. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 SMBHEN LL_I2C_SetMode\n + * CR1 SMBDEN LL_I2C_SetMode + * @param I2Cx I2C Instance. + * @param PeripheralMode This parameter can be one of the following values: + * @arg @ref LL_I2C_MODE_I2C + * @arg @ref LL_I2C_MODE_SMBUS_HOST + * @arg @ref LL_I2C_MODE_SMBUS_DEVICE + * @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode) +{ + MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode); +} + +/** + * @brief Get peripheral mode. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 SMBHEN LL_I2C_GetMode\n + * CR1 SMBDEN LL_I2C_GetMode + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_MODE_I2C + * @arg @ref LL_I2C_MODE_SMBUS_HOST + * @arg @ref LL_I2C_MODE_SMBUS_DEVICE + * @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP + */ +__STATIC_INLINE uint32_t LL_I2C_GetMode(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN)); +} + +/** + * @brief Enable SMBus alert (Host or Device mode) + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note SMBus Device mode: + * - SMBus Alert pin is drived low and + * Alert Response Address Header acknowledge is enabled. + * SMBus Host mode: + * - SMBus Alert pin management is supported. + * @rmtoll CR1 ALERTEN LL_I2C_EnableSMBusAlert + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSMBusAlert(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_ALERTEN); +} + +/** + * @brief Disable SMBus alert (Host or Device mode) + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note SMBus Device mode: + * - SMBus Alert pin is not drived (can be used as a standard GPIO) and + * Alert Response Address Header acknowledge is disabled. + * SMBus Host mode: + * - SMBus Alert pin management is not supported. + * @rmtoll CR1 ALERTEN LL_I2C_DisableSMBusAlert + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableSMBusAlert(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_ALERTEN); +} + +/** + * @brief Check if SMBus alert (Host or Device mode) is enabled or disabled. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 ALERTEN LL_I2C_IsEnabledSMBusAlert + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusAlert(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_ALERTEN) == (I2C_CR1_ALERTEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable SMBus Packet Error Calculation (PEC). + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 PECEN LL_I2C_EnableSMBusPEC + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSMBusPEC(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_PECEN); +} + +/** + * @brief Disable SMBus Packet Error Calculation (PEC). + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 PECEN LL_I2C_DisableSMBusPEC + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableSMBusPEC(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_PECEN); +} + +/** + * @brief Check if SMBus Packet Error Calculation (PEC) is enabled or disabled. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR1 PECEN LL_I2C_IsEnabledSMBusPEC + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPEC(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_PECEN) == (I2C_CR1_PECEN)) ? 1UL : 0UL); +} + +/** + * @brief Configure the SMBus Clock Timeout. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note This configuration can only be programmed when associated Timeout is disabled (TimeoutA and/orTimeoutB). + * @rmtoll TIMEOUTR TIMEOUTA LL_I2C_ConfigSMBusTimeout\n + * TIMEOUTR TIDLE LL_I2C_ConfigSMBusTimeout\n + * TIMEOUTR TIMEOUTB LL_I2C_ConfigSMBusTimeout + * @param I2Cx I2C Instance. + * @param TimeoutA This parameter must be a value between Min_Data=0 and Max_Data=0xFFF. + * @param TimeoutAMode This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH + * @param TimeoutB + * @retval None + */ +__STATIC_INLINE void LL_I2C_ConfigSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t TimeoutA, uint32_t TimeoutAMode, + uint32_t TimeoutB) +{ + MODIFY_REG(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTA | I2C_TIMEOUTR_TIDLE | I2C_TIMEOUTR_TIMEOUTB, + TimeoutA | TimeoutAMode | (TimeoutB << I2C_TIMEOUTR_TIMEOUTB_Pos)); +} + +/** + * @brief Configure the SMBus Clock TimeoutA (SCL low timeout or SCL and SDA high timeout depends on TimeoutA mode). + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note These bits can only be programmed when TimeoutA is disabled. + * @rmtoll TIMEOUTR TIMEOUTA LL_I2C_SetSMBusTimeoutA + * @param I2Cx I2C Instance. + * @param TimeoutA This parameter must be a value between Min_Data=0 and Max_Data=0xFFF. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetSMBusTimeoutA(I2C_TypeDef *I2Cx, uint32_t TimeoutA) +{ + WRITE_REG(I2Cx->TIMEOUTR, TimeoutA); +} + +/** + * @brief Get the SMBus Clock TimeoutA setting. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMEOUTA LL_I2C_GetSMBusTimeoutA + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0 and Max_Data=0xFFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutA(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTA)); +} + +/** + * @brief Set the SMBus Clock TimeoutA mode. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note This bit can only be programmed when TimeoutA is disabled. + * @rmtoll TIMEOUTR TIDLE LL_I2C_SetSMBusTimeoutAMode + * @param I2Cx I2C Instance. + * @param TimeoutAMode This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetSMBusTimeoutAMode(I2C_TypeDef *I2Cx, uint32_t TimeoutAMode) +{ + WRITE_REG(I2Cx->TIMEOUTR, TimeoutAMode); +} + +/** + * @brief Get the SMBus Clock TimeoutA mode. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIDLE LL_I2C_GetSMBusTimeoutAMode + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW + * @arg @ref LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH + */ +__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutAMode(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIDLE)); +} + +/** + * @brief Configure the SMBus Extended Cumulative Clock TimeoutB (Master or Slave mode). + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note These bits can only be programmed when TimeoutB is disabled. + * @rmtoll TIMEOUTR TIMEOUTB LL_I2C_SetSMBusTimeoutB + * @param I2Cx I2C Instance. + * @param TimeoutB This parameter must be a value between Min_Data=0 and Max_Data=0xFFF. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetSMBusTimeoutB(I2C_TypeDef *I2Cx, uint32_t TimeoutB) +{ + WRITE_REG(I2Cx->TIMEOUTR, TimeoutB << I2C_TIMEOUTR_TIMEOUTB_Pos); +} + +/** + * @brief Get the SMBus Extented Cumulative Clock TimeoutB setting. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMEOUTB LL_I2C_GetSMBusTimeoutB + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0 and Max_Data=0xFFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutB(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->TIMEOUTR, I2C_TIMEOUTR_TIMEOUTB) >> I2C_TIMEOUTR_TIMEOUTB_Pos); +} + +/** + * @brief Enable the SMBus Clock Timeout. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMOUTEN LL_I2C_EnableSMBusTimeout\n + * TIMEOUTR TEXTEN LL_I2C_EnableSMBusTimeout + * @param I2Cx I2C Instance. + * @param ClockTimeout This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA + * @arg @ref LL_I2C_SMBUS_TIMEOUTB + * @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout) +{ + SET_BIT(I2Cx->TIMEOUTR, ClockTimeout); +} + +/** + * @brief Disable the SMBus Clock Timeout. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMOUTEN LL_I2C_DisableSMBusTimeout\n + * TIMEOUTR TEXTEN LL_I2C_DisableSMBusTimeout + * @param I2Cx I2C Instance. + * @param ClockTimeout This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA + * @arg @ref LL_I2C_SMBUS_TIMEOUTB + * @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout) +{ + CLEAR_BIT(I2Cx->TIMEOUTR, ClockTimeout); +} + +/** + * @brief Check if the SMBus Clock Timeout is enabled or disabled. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll TIMEOUTR TIMOUTEN LL_I2C_IsEnabledSMBusTimeout\n + * TIMEOUTR TEXTEN LL_I2C_IsEnabledSMBusTimeout + * @param I2Cx I2C Instance. + * @param ClockTimeout This parameter can be one of the following values: + * @arg @ref LL_I2C_SMBUS_TIMEOUTA + * @arg @ref LL_I2C_SMBUS_TIMEOUTB + * @arg @ref LL_I2C_SMBUS_ALL_TIMEOUT + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout) +{ + return ((READ_BIT(I2Cx->TIMEOUTR, (I2C_TIMEOUTR_TIMOUTEN | I2C_TIMEOUTR_TEXTEN)) == (ClockTimeout)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup I2C_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable TXIS interrupt. + * @rmtoll CR1 TXIE LL_I2C_EnableIT_TX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_TX(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_TXIE); +} + +/** + * @brief Disable TXIS interrupt. + * @rmtoll CR1 TXIE LL_I2C_DisableIT_TX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_TX(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_TXIE); +} + +/** + * @brief Check if the TXIS Interrupt is enabled or disabled. + * @rmtoll CR1 TXIE LL_I2C_IsEnabledIT_TX + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TX(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_TXIE) == (I2C_CR1_TXIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable RXNE interrupt. + * @rmtoll CR1 RXIE LL_I2C_EnableIT_RX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_RXIE); +} + +/** + * @brief Disable RXNE interrupt. + * @rmtoll CR1 RXIE LL_I2C_DisableIT_RX + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_RXIE); +} + +/** + * @brief Check if the RXNE Interrupt is enabled or disabled. + * @rmtoll CR1 RXIE LL_I2C_IsEnabledIT_RX + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_RX(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_RXIE) == (I2C_CR1_RXIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Address match interrupt (slave mode only). + * @rmtoll CR1 ADDRIE LL_I2C_EnableIT_ADDR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_ADDR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_ADDRIE); +} + +/** + * @brief Disable Address match interrupt (slave mode only). + * @rmtoll CR1 ADDRIE LL_I2C_DisableIT_ADDR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_ADDR(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_ADDRIE); +} + +/** + * @brief Check if Address match interrupt is enabled or disabled. + * @rmtoll CR1 ADDRIE LL_I2C_IsEnabledIT_ADDR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ADDR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_ADDRIE) == (I2C_CR1_ADDRIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Not acknowledge received interrupt. + * @rmtoll CR1 NACKIE LL_I2C_EnableIT_NACK + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_NACK(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_NACKIE); +} + +/** + * @brief Disable Not acknowledge received interrupt. + * @rmtoll CR1 NACKIE LL_I2C_DisableIT_NACK + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_NACK(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_NACKIE); +} + +/** + * @brief Check if Not acknowledge received interrupt is enabled or disabled. + * @rmtoll CR1 NACKIE LL_I2C_IsEnabledIT_NACK + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_NACK(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_NACKIE) == (I2C_CR1_NACKIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable STOP detection interrupt. + * @rmtoll CR1 STOPIE LL_I2C_EnableIT_STOP + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_STOP(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_STOPIE); +} + +/** + * @brief Disable STOP detection interrupt. + * @rmtoll CR1 STOPIE LL_I2C_DisableIT_STOP + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_STOP(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_STOPIE); +} + +/** + * @brief Check if STOP detection interrupt is enabled or disabled. + * @rmtoll CR1 STOPIE LL_I2C_IsEnabledIT_STOP + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_STOP(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_STOPIE) == (I2C_CR1_STOPIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Transfer Complete interrupt. + * @note Any of these events will generate interrupt : + * Transfer Complete (TC) + * Transfer Complete Reload (TCR) + * @rmtoll CR1 TCIE LL_I2C_EnableIT_TC + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_TC(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_TCIE); +} + +/** + * @brief Disable Transfer Complete interrupt. + * @note Any of these events will generate interrupt : + * Transfer Complete (TC) + * Transfer Complete Reload (TCR) + * @rmtoll CR1 TCIE LL_I2C_DisableIT_TC + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_TC(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_TCIE); +} + +/** + * @brief Check if Transfer Complete interrupt is enabled or disabled. + * @rmtoll CR1 TCIE LL_I2C_IsEnabledIT_TC + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TC(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_TCIE) == (I2C_CR1_TCIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Error interrupts. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note Any of these errors will generate interrupt : + * Arbitration Loss (ARLO) + * Bus Error detection (BERR) + * Overrun/Underrun (OVR) + * SMBus Timeout detection (TIMEOUT) + * SMBus PEC error detection (PECERR) + * SMBus Alert pin event detection (ALERT) + * @rmtoll CR1 ERRIE LL_I2C_EnableIT_ERR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableIT_ERR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR1, I2C_CR1_ERRIE); +} + +/** + * @brief Disable Error interrupts. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note Any of these errors will generate interrupt : + * Arbitration Loss (ARLO) + * Bus Error detection (BERR) + * Overrun/Underrun (OVR) + * SMBus Timeout detection (TIMEOUT) + * SMBus PEC error detection (PECERR) + * SMBus Alert pin event detection (ALERT) + * @rmtoll CR1 ERRIE LL_I2C_DisableIT_ERR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableIT_ERR(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR1, I2C_CR1_ERRIE); +} + +/** + * @brief Check if Error interrupts are enabled or disabled. + * @rmtoll CR1 ERRIE LL_I2C_IsEnabledIT_ERR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ERR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR1, I2C_CR1_ERRIE) == (I2C_CR1_ERRIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup I2C_LL_EF_FLAG_management FLAG_management + * @{ + */ + +/** + * @brief Indicate the status of Transmit data register empty flag. + * @note RESET: When next data is written in Transmit data register. + * SET: When Transmit data register is empty. + * @rmtoll ISR TXE LL_I2C_IsActiveFlag_TXE + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXE) == (I2C_ISR_TXE)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Transmit interrupt flag. + * @note RESET: When next data is written in Transmit data register. + * SET: When Transmit data register is empty. + * @rmtoll ISR TXIS LL_I2C_IsActiveFlag_TXIS + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Receive data register not empty flag. + * @note RESET: When Receive data register is read. + * SET: When the received data is copied in Receive data register. + * @rmtoll ISR RXNE LL_I2C_IsActiveFlag_RXNE + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_RXNE) == (I2C_ISR_RXNE)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Address matched flag (slave mode). + * @note RESET: Clear default value. + * SET: When the received slave address matched with one of the enabled slave address. + * @rmtoll ISR ADDR LL_I2C_IsActiveFlag_ADDR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_ADDR) == (I2C_ISR_ADDR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Not Acknowledge received flag. + * @note RESET: Clear default value. + * SET: When a NACK is received after a byte transmission. + * @rmtoll ISR NACKF LL_I2C_IsActiveFlag_NACK + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_NACK(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_NACKF) == (I2C_ISR_NACKF)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Stop detection flag. + * @note RESET: Clear default value. + * SET: When a Stop condition is detected. + * @rmtoll ISR STOPF LL_I2C_IsActiveFlag_STOP + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Transfer complete flag (master mode). + * @note RESET: Clear default value. + * SET: When RELOAD=0, AUTOEND=0 and NBYTES date have been transferred. + * @rmtoll ISR TC LL_I2C_IsActiveFlag_TC + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TC(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TC) == (I2C_ISR_TC)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Transfer complete flag (master mode). + * @note RESET: Clear default value. + * SET: When RELOAD=1 and NBYTES date have been transferred. + * @rmtoll ISR TCR LL_I2C_IsActiveFlag_TCR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TCR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TCR) == (I2C_ISR_TCR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Bus error flag. + * @note RESET: Clear default value. + * SET: When a misplaced Start or Stop condition is detected. + * @rmtoll ISR BERR LL_I2C_IsActiveFlag_BERR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BERR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_BERR) == (I2C_ISR_BERR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Arbitration lost flag. + * @note RESET: Clear default value. + * SET: When arbitration lost. + * @rmtoll ISR ARLO LL_I2C_IsActiveFlag_ARLO + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ARLO(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_ARLO) == (I2C_ISR_ARLO)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Overrun/Underrun flag (slave mode). + * @note RESET: Clear default value. + * SET: When an overrun/underrun error occurs (Clock Stretching Disabled). + * @rmtoll ISR OVR LL_I2C_IsActiveFlag_OVR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_OVR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_OVR) == (I2C_ISR_OVR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of SMBus PEC error flag in reception. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note RESET: Clear default value. + * SET: When the received PEC does not match with the PEC register content. + * @rmtoll ISR PECERR LL_I2C_IsActiveSMBusFlag_PECERR + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_PECERR(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_PECERR) == (I2C_ISR_PECERR)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of SMBus Timeout detection flag. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note RESET: Clear default value. + * SET: When a timeout or extended clock timeout occurs. + * @rmtoll ISR TIMEOUT LL_I2C_IsActiveSMBusFlag_TIMEOUT + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_TIMEOUT) == (I2C_ISR_TIMEOUT)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of SMBus alert flag. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note RESET: Clear default value. + * SET: When SMBus host configuration, SMBus alert enabled and + * a falling edge event occurs on SMBA pin. + * @rmtoll ISR ALERT LL_I2C_IsActiveSMBusFlag_ALERT + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_ALERT(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_ALERT) == (I2C_ISR_ALERT)) ? 1UL : 0UL); +} + +/** + * @brief Indicate the status of Bus Busy flag. + * @note RESET: Clear default value. + * SET: When a Start condition is detected. + * @rmtoll ISR BUSY LL_I2C_IsActiveFlag_BUSY + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->ISR, I2C_ISR_BUSY) == (I2C_ISR_BUSY)) ? 1UL : 0UL); +} + +/** + * @brief Clear Address Matched flag. + * @rmtoll ICR ADDRCF LL_I2C_ClearFlag_ADDR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_ADDRCF); +} + +/** + * @brief Clear Not Acknowledge flag. + * @rmtoll ICR NACKCF LL_I2C_ClearFlag_NACK + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_NACK(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_NACKCF); +} + +/** + * @brief Clear Stop detection flag. + * @rmtoll ICR STOPCF LL_I2C_ClearFlag_STOP + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF); +} + +/** + * @brief Clear Transmit data register empty flag (TXE). + * @note This bit can be clear by software in order to flush the transmit data register (TXDR). + * @rmtoll ISR TXE LL_I2C_ClearFlag_TXE + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_TXE(I2C_TypeDef *I2Cx) +{ + WRITE_REG(I2Cx->ISR, I2C_ISR_TXE); +} + +/** + * @brief Clear Bus error flag. + * @rmtoll ICR BERRCF LL_I2C_ClearFlag_BERR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_BERR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_BERRCF); +} + +/** + * @brief Clear Arbitration lost flag. + * @rmtoll ICR ARLOCF LL_I2C_ClearFlag_ARLO + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_ARLO(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_ARLOCF); +} + +/** + * @brief Clear Overrun/Underrun flag. + * @rmtoll ICR OVRCF LL_I2C_ClearFlag_OVR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearFlag_OVR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_OVRCF); +} + +/** + * @brief Clear SMBus PEC error flag. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll ICR PECCF LL_I2C_ClearSMBusFlag_PECERR + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearSMBusFlag_PECERR(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_PECCF); +} + +/** + * @brief Clear SMBus Timeout detection flag. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll ICR TIMOUTCF LL_I2C_ClearSMBusFlag_TIMEOUT + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_TIMOUTCF); +} + +/** + * @brief Clear SMBus Alert flag. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll ICR ALERTCF LL_I2C_ClearSMBusFlag_ALERT + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_ClearSMBusFlag_ALERT(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->ICR, I2C_ICR_ALERTCF); +} + +/** + * @} + */ + +/** @defgroup I2C_LL_EF_Data_Management Data_Management + * @{ + */ + +/** + * @brief Enable automatic STOP condition generation (master mode). + * @note Automatic end mode : a STOP condition is automatically sent when NBYTES data are transferred. + * This bit has no effect in slave mode or when RELOAD bit is set. + * @rmtoll CR2 AUTOEND LL_I2C_EnableAutoEndMode + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND); +} + +/** + * @brief Disable automatic STOP condition generation (master mode). + * @note Software end mode : TC flag is set when NBYTES data are transferre, stretching SCL low. + * @rmtoll CR2 AUTOEND LL_I2C_DisableAutoEndMode + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableAutoEndMode(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR2, I2C_CR2_AUTOEND); +} + +/** + * @brief Check if automatic STOP condition is enabled or disabled. + * @rmtoll CR2 AUTOEND LL_I2C_IsEnabledAutoEndMode + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledAutoEndMode(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR2, I2C_CR2_AUTOEND) == (I2C_CR2_AUTOEND)) ? 1UL : 0UL); +} + +/** + * @brief Enable reload mode (master mode). + * @note The transfer is not completed after the NBYTES data transfer, NBYTES will be reloaded when TCR flag is set. + * @rmtoll CR2 RELOAD LL_I2C_EnableReloadMode + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableReloadMode(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_RELOAD); +} + +/** + * @brief Disable reload mode (master mode). + * @note The transfer is completed after the NBYTES data transfer(STOP or RESTART will follow). + * @rmtoll CR2 RELOAD LL_I2C_DisableReloadMode + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableReloadMode(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR2, I2C_CR2_RELOAD); +} + +/** + * @brief Check if reload mode is enabled or disabled. + * @rmtoll CR2 RELOAD LL_I2C_IsEnabledReloadMode + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledReloadMode(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR2, I2C_CR2_RELOAD) == (I2C_CR2_RELOAD)) ? 1UL : 0UL); +} + +/** + * @brief Configure the number of bytes for transfer. + * @note Changing these bits when START bit is set is not allowed. + * @rmtoll CR2 NBYTES LL_I2C_SetTransferSize + * @param I2Cx I2C Instance. + * @param TransferSize This parameter must be a value between Min_Data=0x00 and Max_Data=0xFF. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetTransferSize(I2C_TypeDef *I2Cx, uint32_t TransferSize) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_NBYTES, TransferSize << I2C_CR2_NBYTES_Pos); +} + +/** + * @brief Get the number of bytes configured for transfer. + * @rmtoll CR2 NBYTES LL_I2C_GetTransferSize + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_I2C_GetTransferSize(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_NBYTES) >> I2C_CR2_NBYTES_Pos); +} + +/** + * @brief Prepare the generation of a ACKnowledge or Non ACKnowledge condition after the address receive match code or next received byte. + * @note Usage in Slave mode only. + * @rmtoll CR2 NACK LL_I2C_AcknowledgeNextData + * @param I2Cx I2C Instance. + * @param TypeAcknowledge This parameter can be one of the following values: + * @arg @ref LL_I2C_ACK + * @arg @ref LL_I2C_NACK + * @retval None + */ +__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge); +} + +/** + * @brief Generate a START or RESTART condition + * @note The START bit can be set even if bus is BUSY or I2C is in slave mode. + * This action has no effect when RELOAD is set. + * @rmtoll CR2 START LL_I2C_GenerateStartCondition + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_START); +} + +/** + * @brief Generate a STOP condition after the current byte transfer (master mode). + * @rmtoll CR2 STOP LL_I2C_GenerateStopCondition + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_STOP); +} + +/** + * @brief Enable automatic RESTART Read request condition for 10bit address header (master mode). + * @note The master sends the complete 10bit slave address read sequence : + * Start + 2 bytes 10bit address in Write direction + Restart + first 7 bits of 10bit address in Read direction. + * @rmtoll CR2 HEAD10R LL_I2C_EnableAuto10BitRead + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableAuto10BitRead(I2C_TypeDef *I2Cx) +{ + CLEAR_BIT(I2Cx->CR2, I2C_CR2_HEAD10R); +} + +/** + * @brief Disable automatic RESTART Read request condition for 10bit address header (master mode). + * @note The master only sends the first 7 bits of 10bit address in Read direction. + * @rmtoll CR2 HEAD10R LL_I2C_DisableAuto10BitRead + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_DisableAuto10BitRead(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_HEAD10R); +} + +/** + * @brief Check if automatic RESTART Read request condition for 10bit address header is enabled or disabled. + * @rmtoll CR2 HEAD10R LL_I2C_IsEnabledAuto10BitRead + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledAuto10BitRead(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR2, I2C_CR2_HEAD10R) != (I2C_CR2_HEAD10R)) ? 1UL : 0UL); +} + +/** + * @brief Configure the transfer direction (master mode). + * @note Changing these bits when START bit is set is not allowed. + * @rmtoll CR2 RD_WRN LL_I2C_SetTransferRequest + * @param I2Cx I2C Instance. + * @param TransferRequest This parameter can be one of the following values: + * @arg @ref LL_I2C_REQUEST_WRITE + * @arg @ref LL_I2C_REQUEST_READ + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_RD_WRN, TransferRequest); +} + +/** + * @brief Get the transfer direction requested (master mode). + * @rmtoll CR2 RD_WRN LL_I2C_GetTransferRequest + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_REQUEST_WRITE + * @arg @ref LL_I2C_REQUEST_READ + */ +__STATIC_INLINE uint32_t LL_I2C_GetTransferRequest(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_RD_WRN)); +} + +/** + * @brief Configure the slave address for transfer (master mode). + * @note Changing these bits when START bit is set is not allowed. + * @rmtoll CR2 SADD LL_I2C_SetSlaveAddr + * @param I2Cx I2C Instance. + * @param SlaveAddr This parameter must be a value between Min_Data=0x00 and Max_Data=0x3F. + * @retval None + */ +__STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD, SlaveAddr); +} + +/** + * @brief Get the slave address programmed for transfer. + * @rmtoll CR2 SADD LL_I2C_GetSlaveAddr + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x0 and Max_Data=0x3F + */ +__STATIC_INLINE uint32_t LL_I2C_GetSlaveAddr(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->CR2, I2C_CR2_SADD)); +} + +/** + * @brief Handles I2Cx communication when starting transfer or during transfer (TC or TCR flag are set). + * @rmtoll CR2 SADD LL_I2C_HandleTransfer\n + * CR2 ADD10 LL_I2C_HandleTransfer\n + * CR2 RD_WRN LL_I2C_HandleTransfer\n + * CR2 START LL_I2C_HandleTransfer\n + * CR2 STOP LL_I2C_HandleTransfer\n + * CR2 RELOAD LL_I2C_HandleTransfer\n + * CR2 NBYTES LL_I2C_HandleTransfer\n + * CR2 AUTOEND LL_I2C_HandleTransfer\n + * CR2 HEAD10R LL_I2C_HandleTransfer + * @param I2Cx I2C Instance. + * @param SlaveAddr Specifies the slave address to be programmed. + * @param SlaveAddrSize This parameter can be one of the following values: + * @arg @ref LL_I2C_ADDRSLAVE_7BIT + * @arg @ref LL_I2C_ADDRSLAVE_10BIT + * @param TransferSize Specifies the number of bytes to be programmed. + * This parameter must be a value between Min_Data=0 and Max_Data=255. + * @param EndMode This parameter can be one of the following values: + * @arg @ref LL_I2C_MODE_RELOAD + * @arg @ref LL_I2C_MODE_AUTOEND + * @arg @ref LL_I2C_MODE_SOFTEND + * @arg @ref LL_I2C_MODE_SMBUS_RELOAD + * @arg @ref LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC + * @arg @ref LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC + * @arg @ref LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC + * @arg @ref LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC + * @param Request This parameter can be one of the following values: + * @arg @ref LL_I2C_GENERATE_NOSTARTSTOP + * @arg @ref LL_I2C_GENERATE_STOP + * @arg @ref LL_I2C_GENERATE_START_READ + * @arg @ref LL_I2C_GENERATE_START_WRITE + * @arg @ref LL_I2C_GENERATE_RESTART_7BIT_READ + * @arg @ref LL_I2C_GENERATE_RESTART_7BIT_WRITE + * @arg @ref LL_I2C_GENERATE_RESTART_10BIT_READ + * @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE + * @retval None + */ +__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize, + uint32_t TransferSize, uint32_t EndMode, uint32_t Request) +{ + MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD | + I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R, + SlaveAddr | SlaveAddrSize | (TransferSize << I2C_CR2_NBYTES_Pos) | EndMode | Request); +} + +/** + * @brief Indicate the value of transfer direction (slave mode). + * @note RESET: Write transfer, Slave enters in receiver mode. + * SET: Read transfer, Slave enters in transmitter mode. + * @rmtoll ISR DIR LL_I2C_GetTransferDirection + * @param I2Cx I2C Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2C_DIRECTION_WRITE + * @arg @ref LL_I2C_DIRECTION_READ + */ +__STATIC_INLINE uint32_t LL_I2C_GetTransferDirection(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->ISR, I2C_ISR_DIR)); +} + +/** + * @brief Return the slave matched address. + * @rmtoll ISR ADDCODE LL_I2C_GetAddressMatchCode + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0x3F + */ +__STATIC_INLINE uint32_t LL_I2C_GetAddressMatchCode(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->ISR, I2C_ISR_ADDCODE) >> I2C_ISR_ADDCODE_Pos << 1); +} + +/** + * @brief Enable internal comparison of the SMBus Packet Error byte (transmission or reception mode). + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @note This feature is cleared by hardware when the PEC byte is transferred, or when a STOP condition or an Address Matched is received. + * This bit has no effect when RELOAD bit is set. + * This bit has no effect in device mode when SBC bit is not set. + * @rmtoll CR2 PECBYTE LL_I2C_EnableSMBusPECCompare + * @param I2Cx I2C Instance. + * @retval None + */ +__STATIC_INLINE void LL_I2C_EnableSMBusPECCompare(I2C_TypeDef *I2Cx) +{ + SET_BIT(I2Cx->CR2, I2C_CR2_PECBYTE); +} + +/** + * @brief Check if the SMBus Packet Error byte internal comparison is requested or not. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll CR2 PECBYTE LL_I2C_IsEnabledSMBusPECCompare + * @param I2Cx I2C Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPECCompare(I2C_TypeDef *I2Cx) +{ + return ((READ_BIT(I2Cx->CR2, I2C_CR2_PECBYTE) == (I2C_CR2_PECBYTE)) ? 1UL : 0UL); +} + +/** + * @brief Get the SMBus Packet Error byte calculated. + * @note Macro @ref IS_SMBUS_ALL_INSTANCE(I2Cx) can be used to check whether or not + * SMBus feature is supported by the I2Cx Instance. + * @rmtoll PECR PEC LL_I2C_GetSMBusPEC + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0xFF +*/ +__STATIC_INLINE uint32_t LL_I2C_GetSMBusPEC(I2C_TypeDef *I2Cx) +{ + return (uint32_t)(READ_BIT(I2Cx->PECR, I2C_PECR_PEC)); +} + +/** + * @brief Read Receive Data register. + * @rmtoll RXDR RXDATA LL_I2C_ReceiveData8 + * @param I2Cx I2C Instance. + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx) +{ + return (uint8_t)(READ_BIT(I2Cx->RXDR, I2C_RXDR_RXDATA)); +} + +/** + * @brief Write in Transmit Data Register . + * @rmtoll TXDR TXDATA LL_I2C_TransmitData8 + * @param I2Cx I2C Instance. + * @param Data Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data) +{ + WRITE_REG(I2Cx->TXDR, Data); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup I2C_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct); +ErrorStatus LL_I2C_DeInit(I2C_TypeDef *I2Cx); +void LL_I2C_StructInit(LL_I2C_InitTypeDef *I2C_InitStruct); + + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* I2C1 || I2C3 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_I2C_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h new file mode 100644 index 0000000..95d8311 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_ipcc.h @@ -0,0 +1,735 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_ipcc.h + * @author MCD Application Team + * @brief Header file of IPCC LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_IPCC_H +#define STM32WBxx_LL_IPCC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(IPCC) + +/** @defgroup IPCC_LL IPCC + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup IPCC_LL_Exported_Constants IPCC Exported Constants + * @{ + */ + +/** @defgroup IPCC_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_IPCC_ReadReg function + * @{ + */ +#define LL_IPCC_C1TOC2SR_CH1F IPCC_C1TOC2SR_CH1F_Msk /*!< C1 transmit to C2 receive Channel1 status flag before masking */ +#define LL_IPCC_C1TOC2SR_CH2F IPCC_C1TOC2SR_CH2F_Msk /*!< C1 transmit to C2 receive Channel2 status flag before masking */ +#define LL_IPCC_C1TOC2SR_CH3F IPCC_C1TOC2SR_CH3F_Msk /*!< C1 transmit to C2 receive Channel3 status flag before masking */ +#define LL_IPCC_C1TOC2SR_CH4F IPCC_C1TOC2SR_CH4F_Msk /*!< C1 transmit to C2 receive Channel4 status flag before masking */ +#define LL_IPCC_C1TOC2SR_CH5F IPCC_C1TOC2SR_CH5F_Msk /*!< C1 transmit to C2 receive Channel5 status flag before masking */ +#define LL_IPCC_C1TOC2SR_CH6F IPCC_C1TOC2SR_CH6F_Msk /*!< C1 transmit to C2 receive Channel6 status flag before masking */ +#define LL_IPCC_C2TOC1SR_CH1F IPCC_C2TOC1SR_CH1F_Msk /*!< C2 transmit to C1 receive Channel1 status flag before masking */ +#define LL_IPCC_C2TOC1SR_CH2F IPCC_C2TOC1SR_CH2F_Msk /*!< C2 transmit to C1 receive Channel2 status flag before masking */ +#define LL_IPCC_C2TOC1SR_CH3F IPCC_C2TOC1SR_CH3F_Msk /*!< C2 transmit to C1 receive Channel3 status flag before masking */ +#define LL_IPCC_C2TOC1SR_CH4F IPCC_C2TOC1SR_CH4F_Msk /*!< C2 transmit to C1 receive Channel4 status flag before masking */ +#define LL_IPCC_C2TOC1SR_CH5F IPCC_C2TOC1SR_CH5F_Msk /*!< C2 transmit to C1 receive Channel5 status flag before masking */ +#define LL_IPCC_C2TOC1SR_CH6F IPCC_C2TOC1SR_CH6F_Msk /*!< C2 transmit to C1 receive Channel6 status flag before masking */ + +/** + * @} + */ + +/** @defgroup IPCC_LL_EC_Channel Channel + * @{ + */ +#define LL_IPCC_CHANNEL_1 (0x00000001U) /*!< IPCC Channel 1 */ +#define LL_IPCC_CHANNEL_2 (0x00000002U) /*!< IPCC Channel 2 */ +#define LL_IPCC_CHANNEL_3 (0x00000004U) /*!< IPCC Channel 3 */ +#define LL_IPCC_CHANNEL_4 (0x00000008U) /*!< IPCC Channel 4 */ +#define LL_IPCC_CHANNEL_5 (0x00000010U) /*!< IPCC Channel 5 */ +#define LL_IPCC_CHANNEL_6 (0x00000020U) /*!< IPCC Channel 6 */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup IPCC_LL_Exported_Macros IPCC Exported Macros + * @{ + */ + +/** @defgroup IPCC_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in IPCC register + * @param __INSTANCE__ IPCC Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_IPCC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in IPCC register + * @param __INSTANCE__ IPCC Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_IPCC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup IPCC_LL_Exported_Functions IPCC Exported Functions + * @{ + */ + +/** @defgroup IPCC_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable Transmit channel free interrupt for processor 1. + * @rmtoll C1CR TXFIE LL_C1_IPCC_EnableIT_TXF + * @param IPCCx IPCC Instance. + * @retval None + */ +__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx) +{ + SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE); +} + +/** + * @brief Disable Transmit channel free interrupt for processor 1. + * @rmtoll C1CR TXFIE LL_C1_IPCC_DisableIT_TXF + * @param IPCCx IPCC Instance. + * @retval None + */ +__STATIC_INLINE void LL_C1_IPCC_DisableIT_TXF(IPCC_TypeDef *IPCCx) +{ + CLEAR_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE); +} + +/** + * @brief Check if Transmit channel free interrupt for processor 1 is enabled. + * @rmtoll C1CR TXFIE LL_C1_IPCC_IsEnabledIT_TXF + * @param IPCCx IPCC Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_IPCC_IsEnabledIT_TXF(IPCC_TypeDef const *const IPCCx) +{ + return ((READ_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE) == (IPCC_C1CR_TXFIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Receive channel occupied interrupt for processor 1. + * @rmtoll C1CR RXOIE LL_C1_IPCC_EnableIT_RXO + * @param IPCCx IPCC Instance. + * @retval None + */ +__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx) +{ + SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE); +} + +/** + * @brief Disable Receive channel occupied interrupt for processor 1. + * @rmtoll C1CR RXOIE LL_C1_IPCC_DisableIT_RXO + * @param IPCCx IPCC Instance. + * @retval None + */ +__STATIC_INLINE void LL_C1_IPCC_DisableIT_RXO(IPCC_TypeDef *IPCCx) +{ + CLEAR_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE); +} + +/** + * @brief Check if Receive channel occupied interrupt for processor 1 is enabled. + * @rmtoll C1CR RXOIE LL_C1_IPCC_IsEnabledIT_RXO + * @param IPCCx IPCC Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_IPCC_IsEnabledIT_RXO(IPCC_TypeDef const *const IPCCx) +{ + return ((READ_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE) == (IPCC_C1CR_RXOIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Transmit channel free interrupt for processor 2. + * @rmtoll C2CR TXFIE LL_C2_IPCC_EnableIT_TXF + * @param IPCCx IPCC Instance. + * @retval None + */ +__STATIC_INLINE void LL_C2_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx) +{ + SET_BIT(IPCCx->C2CR, IPCC_C2CR_TXFIE); +} + +/** + * @brief Disable Transmit channel free interrupt for processor 2. + * @rmtoll C2CR TXFIE LL_C2_IPCC_DisableIT_TXF + * @param IPCCx IPCC Instance. + * @retval None + */ +__STATIC_INLINE void LL_C2_IPCC_DisableIT_TXF(IPCC_TypeDef *IPCCx) +{ + CLEAR_BIT(IPCCx->C2CR, IPCC_C2CR_TXFIE); +} + +/** + * @brief Check if Transmit channel free interrupt for processor 2 is enabled. + * @rmtoll C2CR TXFIE LL_C2_IPCC_IsEnabledIT_TXF + * @param IPCCx IPCC Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_IPCC_IsEnabledIT_TXF(IPCC_TypeDef const *const IPCCx) +{ + return ((READ_BIT(IPCCx->C2CR, IPCC_C2CR_TXFIE) == (IPCC_C2CR_TXFIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Receive channel occupied interrupt for processor 2. + * @rmtoll C2CR RXOIE LL_C2_IPCC_EnableIT_RXO + * @param IPCCx IPCC Instance. + * @retval None + */ +__STATIC_INLINE void LL_C2_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx) +{ + SET_BIT(IPCCx->C2CR, IPCC_C2CR_RXOIE); +} + +/** + * @brief Disable Receive channel occupied interrupt for processor 2. + * @rmtoll C2CR RXOIE LL_C2_IPCC_DisableIT_RXO + * @param IPCCx IPCC Instance. + * @retval None + */ +__STATIC_INLINE void LL_C2_IPCC_DisableIT_RXO(IPCC_TypeDef *IPCCx) +{ + CLEAR_BIT(IPCCx->C2CR, IPCC_C2CR_RXOIE); +} + +/** + * @brief Check if Receive channel occupied interrupt for processor 2 is enabled. + * @rmtoll C2CR RXOIE LL_C2_IPCC_IsEnabledIT_RXO + * @param IPCCx IPCC Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_IPCC_IsEnabledIT_RXO(IPCC_TypeDef const *const IPCCx) +{ + return ((READ_BIT(IPCCx->C2CR, IPCC_C2CR_RXOIE) == (IPCC_C2CR_RXOIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup IPCC_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Unmask transmit channel free interrupt for processor 1. + * @rmtoll C1MR CH1FM LL_C1_IPCC_EnableTransmitChannel\n + * C1MR CH2FM LL_C1_IPCC_EnableTransmitChannel\n + * C1MR CH3FM LL_C1_IPCC_EnableTransmitChannel\n + * C1MR CH4FM LL_C1_IPCC_EnableTransmitChannel\n + * C1MR CH5FM LL_C1_IPCC_EnableTransmitChannel\n + * C1MR CH6FM LL_C1_IPCC_EnableTransmitChannel + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval None + */ +__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel) +{ + CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos); +} + +/** + * @brief Mask transmit channel free interrupt for processor 1. + * @rmtoll C1MR CH1FM LL_C1_IPCC_DisableTransmitChannel\n + * C1MR CH2FM LL_C1_IPCC_DisableTransmitChannel\n + * C1MR CH3FM LL_C1_IPCC_DisableTransmitChannel\n + * C1MR CH4FM LL_C1_IPCC_DisableTransmitChannel\n + * C1MR CH5FM LL_C1_IPCC_DisableTransmitChannel\n + * C1MR CH6FM LL_C1_IPCC_DisableTransmitChannel + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval None + */ +__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel) +{ + SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos); +} + +/** + * @brief Check if Transmit channel free interrupt for processor 1 is masked. + * @rmtoll C1MR CH1FM LL_C1_IPCC_IsEnabledTransmitChannel\n + * C1MR CH2FM LL_C1_IPCC_IsEnabledTransmitChannel\n + * C1MR CH3FM LL_C1_IPCC_IsEnabledTransmitChannel\n + * C1MR CH4FM LL_C1_IPCC_IsEnabledTransmitChannel\n + * C1MR CH5FM LL_C1_IPCC_IsEnabledTransmitChannel\n + * C1MR CH6FM LL_C1_IPCC_IsEnabledTransmitChannel + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_IPCC_IsEnabledTransmitChannel(IPCC_TypeDef const *const IPCCx, uint32_t Channel) +{ + return ((READ_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos) != (Channel << IPCC_C1MR_CH1FM_Pos)) ? 1UL : 0UL); +} + +/** + * @brief Unmask receive channel occupied interrupt for processor 1. + * @rmtoll C1MR CH1OM LL_C1_IPCC_EnableReceiveChannel\n + * C1MR CH2OM LL_C1_IPCC_EnableReceiveChannel\n + * C1MR CH3OM LL_C1_IPCC_EnableReceiveChannel\n + * C1MR CH4OM LL_C1_IPCC_EnableReceiveChannel\n + * C1MR CH5OM LL_C1_IPCC_EnableReceiveChannel\n + * C1MR CH6OM LL_C1_IPCC_EnableReceiveChannel + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval None + */ +__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel) +{ + CLEAR_BIT(IPCCx->C1MR, Channel); +} + +/** + * @brief Mask receive channel occupied interrupt for processor 1. + * @rmtoll C1MR CH1OM LL_C1_IPCC_DisableReceiveChannel\n + * C1MR CH2OM LL_C1_IPCC_DisableReceiveChannel\n + * C1MR CH3OM LL_C1_IPCC_DisableReceiveChannel\n + * C1MR CH4OM LL_C1_IPCC_DisableReceiveChannel\n + * C1MR CH5OM LL_C1_IPCC_DisableReceiveChannel\n + * C1MR CH6OM LL_C1_IPCC_DisableReceiveChannel + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval None + */ +__STATIC_INLINE void LL_C1_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel) +{ + SET_BIT(IPCCx->C1MR, Channel); +} + +/** + * @brief Check if Receive channel occupied interrupt for processor 1 is masked. + * @rmtoll C1MR CH1OM LL_C1_IPCC_IsEnabledReceiveChannel\n + * C1MR CH2OM LL_C1_IPCC_IsEnabledReceiveChannel\n + * C1MR CH3OM LL_C1_IPCC_IsEnabledReceiveChannel\n + * C1MR CH4OM LL_C1_IPCC_IsEnabledReceiveChannel\n + * C1MR CH5OM LL_C1_IPCC_IsEnabledReceiveChannel\n + * C1MR CH6OM LL_C1_IPCC_IsEnabledReceiveChannel + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_IPCC_IsEnabledReceiveChannel(IPCC_TypeDef const *const IPCCx, uint32_t Channel) +{ + return ((READ_BIT(IPCCx->C1MR, Channel) != (Channel)) ? 1UL : 0UL); +} + +/** + * @brief Unmask transmit channel free interrupt for processor 2. + * @rmtoll C2MR CH1FM LL_C2_IPCC_EnableTransmitChannel\n + * C2MR CH2FM LL_C2_IPCC_EnableTransmitChannel\n + * C2MR CH3FM LL_C2_IPCC_EnableTransmitChannel\n + * C2MR CH4FM LL_C2_IPCC_EnableTransmitChannel\n + * C2MR CH5FM LL_C2_IPCC_EnableTransmitChannel\n + * C2MR CH6FM LL_C2_IPCC_EnableTransmitChannel + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval None + */ +__STATIC_INLINE void LL_C2_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel) +{ + CLEAR_BIT(IPCCx->C2MR, Channel << IPCC_C2MR_CH1FM_Pos); +} + +/** + * @brief Mask transmit channel free interrupt for processor 2. + * @rmtoll C2MR CH1FM LL_C2_IPCC_DisableTransmitChannel\n + * C2MR CH2FM LL_C2_IPCC_DisableTransmitChannel\n + * C2MR CH3FM LL_C2_IPCC_DisableTransmitChannel\n + * C2MR CH4FM LL_C2_IPCC_DisableTransmitChannel\n + * C2MR CH5FM LL_C2_IPCC_DisableTransmitChannel\n + * C2MR CH6FM LL_C2_IPCC_DisableTransmitChannel + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval None + */ +__STATIC_INLINE void LL_C2_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel) +{ + SET_BIT(IPCCx->C2MR, Channel << (IPCC_C2MR_CH1FM_Pos)); +} + +/** + * @brief Check if Transmit channel free interrupt for processor 2 is masked. + * @rmtoll C2MR CH1FM LL_C2_IPCC_IsEnabledTransmitChannel\n + * C2MR CH2FM LL_C2_IPCC_IsEnabledTransmitChannel\n + * C2MR CH3FM LL_C2_IPCC_IsEnabledTransmitChannel\n + * C2MR CH4FM LL_C2_IPCC_IsEnabledTransmitChannel\n + * C2MR CH5FM LL_C2_IPCC_IsEnabledTransmitChannel\n + * C2MR CH6FM LL_C2_IPCC_IsEnabledTransmitChannel + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_IPCC_IsEnabledTransmitChannel(IPCC_TypeDef const *const IPCCx, uint32_t Channel) +{ + return ((READ_BIT(IPCCx->C2MR, Channel << IPCC_C2MR_CH1FM_Pos) != (Channel << IPCC_C2MR_CH1FM_Pos)) ? 1UL : 0UL); +} + +/** + * @brief Unmask receive channel occupied interrupt for processor 2. + * @rmtoll C2MR CH1OM LL_C2_IPCC_EnableReceiveChannel\n + * C2MR CH2OM LL_C2_IPCC_EnableReceiveChannel\n + * C2MR CH3OM LL_C2_IPCC_EnableReceiveChannel\n + * C2MR CH4OM LL_C2_IPCC_EnableReceiveChannel\n + * C2MR CH5OM LL_C2_IPCC_EnableReceiveChannel\n + * C2MR CH6OM LL_C2_IPCC_EnableReceiveChannel + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval None + */ +__STATIC_INLINE void LL_C2_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel) +{ + CLEAR_BIT(IPCCx->C2MR, Channel); +} + +/** + * @brief Mask receive channel occupied interrupt for processor 1. + * @rmtoll C2MR CH1OM LL_C2_IPCC_DisableReceiveChannel\n + * C2MR CH2OM LL_C2_IPCC_DisableReceiveChannel\n + * C2MR CH3OM LL_C2_IPCC_DisableReceiveChannel\n + * C2MR CH4OM LL_C2_IPCC_DisableReceiveChannel\n + * C2MR CH5OM LL_C2_IPCC_DisableReceiveChannel\n + * C2MR CH6OM LL_C2_IPCC_DisableReceiveChannel + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval None + */ +__STATIC_INLINE void LL_C2_IPCC_DisableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel) +{ + SET_BIT(IPCCx->C2MR, Channel); +} + +/** + * @brief Check if Receive channel occupied interrupt for processor 2 is masked. + * @rmtoll C2MR CH1OM LL_C2_IPCC_IsEnabledReceiveChannel\n + * C2MR CH2OM LL_C2_IPCC_IsEnabledReceiveChannel\n + * C2MR CH3OM LL_C2_IPCC_IsEnabledReceiveChannel\n + * C2MR CH4OM LL_C2_IPCC_IsEnabledReceiveChannel\n + * C2MR CH5OM LL_C2_IPCC_IsEnabledReceiveChannel\n + * C2MR CH6OM LL_C2_IPCC_IsEnabledReceiveChannel + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_IPCC_IsEnabledReceiveChannel(IPCC_TypeDef const *const IPCCx, uint32_t Channel) +{ + return ((READ_BIT(IPCCx->C2MR, Channel) != (Channel)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup IPCC_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Clear IPCC receive channel status for processor 1. + * @note Associated with IPCC_C2TOC1SR.CHxF + * @rmtoll C1SCR CH1C LL_C1_IPCC_ClearFlag_CHx\n + * C1SCR CH2C LL_C1_IPCC_ClearFlag_CHx\n + * C1SCR CH3C LL_C1_IPCC_ClearFlag_CHx\n + * C1SCR CH4C LL_C1_IPCC_ClearFlag_CHx\n + * C1SCR CH5C LL_C1_IPCC_ClearFlag_CHx\n + * C1SCR CH6C LL_C1_IPCC_ClearFlag_CHx + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval None + */ +__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel) +{ + WRITE_REG(IPCCx->C1SCR, Channel); +} + +/** + * @brief Set IPCC transmit channel status for processor 1. + * @note Associated with IPCC_C1TOC2SR.CHxF + * @rmtoll C1SCR CH1S LL_C1_IPCC_SetFlag_CHx\n + * C1SCR CH2S LL_C1_IPCC_SetFlag_CHx\n + * C1SCR CH3S LL_C1_IPCC_SetFlag_CHx\n + * C1SCR CH4S LL_C1_IPCC_SetFlag_CHx\n + * C1SCR CH5S LL_C1_IPCC_SetFlag_CHx\n + * C1SCR CH6S LL_C1_IPCC_SetFlag_CHx + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval None + */ +__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel) +{ + WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos); +} + +/** + * @brief Get channel status for processor 1. + * @rmtoll C1TOC2SR CH1F LL_C1_IPCC_IsActiveFlag_CHx\n + * C1TOC2SR CH2F LL_C1_IPCC_IsActiveFlag_CHx\n + * C1TOC2SR CH3F LL_C1_IPCC_IsActiveFlag_CHx\n + * C1TOC2SR CH4F LL_C1_IPCC_IsActiveFlag_CHx\n + * C1TOC2SR CH5F LL_C1_IPCC_IsActiveFlag_CHx\n + * C1TOC2SR CH6F LL_C1_IPCC_IsActiveFlag_CHx + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef const *const IPCCx, uint32_t Channel) +{ + return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL); +} + +/** + * @brief Clear IPCC receive channel status for processor 2. + * @note Associated with IPCC_C1TOC2SR.CHxF + * @rmtoll C2SCR CH1C LL_C2_IPCC_ClearFlag_CHx\n + * C2SCR CH2C LL_C2_IPCC_ClearFlag_CHx\n + * C2SCR CH3C LL_C2_IPCC_ClearFlag_CHx\n + * C2SCR CH4C LL_C2_IPCC_ClearFlag_CHx\n + * C2SCR CH5C LL_C2_IPCC_ClearFlag_CHx\n + * C2SCR CH6C LL_C2_IPCC_ClearFlag_CHx + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval None + */ +__STATIC_INLINE void LL_C2_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel) +{ + WRITE_REG(IPCCx->C2SCR, Channel); +} + +/** + * @brief Set IPCC transmit channel status for processor 2. + * @note Associated with IPCC_C2TOC1SR.CHxF + * @rmtoll C2SCR CH1S LL_C2_IPCC_SetFlag_CHx\n + * C2SCR CH2S LL_C2_IPCC_SetFlag_CHx\n + * C2SCR CH3S LL_C2_IPCC_SetFlag_CHx\n + * C2SCR CH4S LL_C2_IPCC_SetFlag_CHx\n + * C2SCR CH5S LL_C2_IPCC_SetFlag_CHx\n + * C2SCR CH6S LL_C2_IPCC_SetFlag_CHx + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be a combination of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval None + */ +__STATIC_INLINE void LL_C2_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel) +{ + WRITE_REG(IPCCx->C2SCR, Channel << IPCC_C2SCR_CH1S_Pos); +} + +/** + * @brief Get channel status for processor 2. + * @rmtoll C2TOC1SR CH1F LL_C2_IPCC_IsActiveFlag_CHx\n + * C2TOC1SR CH2F LL_C2_IPCC_IsActiveFlag_CHx\n + * C2TOC1SR CH3F LL_C2_IPCC_IsActiveFlag_CHx\n + * C2TOC1SR CH4F LL_C2_IPCC_IsActiveFlag_CHx\n + * C2TOC1SR CH5F LL_C2_IPCC_IsActiveFlag_CHx\n + * C2TOC1SR CH6F LL_C2_IPCC_IsActiveFlag_CHx + * @param IPCCx IPCC Instance. + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_IPCC_CHANNEL_1 + * @arg @ref LL_IPCC_CHANNEL_2 + * @arg @ref LL_IPCC_CHANNEL_3 + * @arg @ref LL_IPCC_CHANNEL_4 + * @arg @ref LL_IPCC_CHANNEL_5 + * @arg @ref LL_IPCC_CHANNEL_6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef const *const IPCCx, uint32_t Channel) +{ + return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL); +} + +/** + * @brief Get the number of supported channels. + * @param IPCCx IPCC Instance. + * @retval Number of supported channels. + */ +__STATIC_INLINE uint32_t LL_IPCC_GetChannelNumber(IPCC_TypeDef *IPCCx) +{ + /* Added for compatibility with other STM32 series */ + (void)(IPCCx); /* To avoid gcc/g++ warnings */ + return 6U; +} + +/** + * @} + */ + + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(IPCC) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_IPCC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_iwdg.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_iwdg.h new file mode 100644 index 0000000..47ae2b9 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_iwdg.h @@ -0,0 +1,342 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_iwdg.h + * @author MCD Application Team + * @brief Header file of IWDG LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_IWDG_H +#define STM32WBxx_LL_IWDG_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(IWDG) + +/** @defgroup IWDG_LL IWDG + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup IWDG_LL_Private_Constants IWDG Private Constants + * @{ + */ +#define LL_IWDG_KEY_RELOAD 0x0000AAAAU /*!< IWDG Reload Counter Enable */ +#define LL_IWDG_KEY_ENABLE 0x0000CCCCU /*!< IWDG Peripheral Enable */ +#define LL_IWDG_KEY_WR_ACCESS_ENABLE 0x00005555U /*!< IWDG KR Write Access Enable */ +#define LL_IWDG_KEY_WR_ACCESS_DISABLE 0x00000000U /*!< IWDG KR Write Access Disable */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup IWDG_LL_Exported_Constants IWDG Exported Constants + * @{ + */ + +/** @defgroup IWDG_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_IWDG_ReadReg function + * @{ + */ +#define LL_IWDG_SR_PVU IWDG_SR_PVU /*!< Watchdog prescaler value update */ +#define LL_IWDG_SR_RVU IWDG_SR_RVU /*!< Watchdog counter reload value update */ +#define LL_IWDG_SR_WVU IWDG_SR_WVU /*!< Watchdog counter window value update */ +/** + * @} + */ + +/** @defgroup IWDG_LL_EC_PRESCALER Prescaler Divider + * @{ + */ +#define LL_IWDG_PRESCALER_4 0x00000000U /*!< Divider by 4 */ +#define LL_IWDG_PRESCALER_8 (IWDG_PR_PR_0) /*!< Divider by 8 */ +#define LL_IWDG_PRESCALER_16 (IWDG_PR_PR_1) /*!< Divider by 16 */ +#define LL_IWDG_PRESCALER_32 (IWDG_PR_PR_1 | IWDG_PR_PR_0) /*!< Divider by 32 */ +#define LL_IWDG_PRESCALER_64 (IWDG_PR_PR_2) /*!< Divider by 64 */ +#define LL_IWDG_PRESCALER_128 (IWDG_PR_PR_2 | IWDG_PR_PR_0) /*!< Divider by 128 */ +#define LL_IWDG_PRESCALER_256 (IWDG_PR_PR_2 | IWDG_PR_PR_1) /*!< Divider by 256 */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup IWDG_LL_Exported_Macros IWDG Exported Macros + * @{ + */ + +/** @defgroup IWDG_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in IWDG register + * @param __INSTANCE__ IWDG Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_IWDG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in IWDG register + * @param __INSTANCE__ IWDG Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_IWDG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup IWDG_LL_Exported_Functions IWDG Exported Functions + * @{ + */ +/** @defgroup IWDG_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Start the Independent Watchdog + * @note Except if the hardware watchdog option is selected + * @rmtoll KR KEY LL_IWDG_Enable + * @param IWDGx IWDG Instance + * @retval None + */ +__STATIC_INLINE void LL_IWDG_Enable(IWDG_TypeDef *IWDGx) +{ + WRITE_REG(IWDGx->KR, LL_IWDG_KEY_ENABLE); +} + +/** + * @brief Reloads IWDG counter with value defined in the reload register + * @rmtoll KR KEY LL_IWDG_ReloadCounter + * @param IWDGx IWDG Instance + * @retval None + */ +__STATIC_INLINE void LL_IWDG_ReloadCounter(IWDG_TypeDef *IWDGx) +{ + WRITE_REG(IWDGx->KR, LL_IWDG_KEY_RELOAD); +} + +/** + * @brief Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers + * @rmtoll KR KEY LL_IWDG_EnableWriteAccess + * @param IWDGx IWDG Instance + * @retval None + */ +__STATIC_INLINE void LL_IWDG_EnableWriteAccess(IWDG_TypeDef *IWDGx) +{ + WRITE_REG(IWDGx->KR, LL_IWDG_KEY_WR_ACCESS_ENABLE); +} + +/** + * @brief Disable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers + * @rmtoll KR KEY LL_IWDG_DisableWriteAccess + * @param IWDGx IWDG Instance + * @retval None + */ +__STATIC_INLINE void LL_IWDG_DisableWriteAccess(IWDG_TypeDef *IWDGx) +{ + WRITE_REG(IWDGx->KR, LL_IWDG_KEY_WR_ACCESS_DISABLE); +} + +/** + * @brief Select the prescaler of the IWDG + * @rmtoll PR PR LL_IWDG_SetPrescaler + * @param IWDGx IWDG Instance + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_IWDG_PRESCALER_4 + * @arg @ref LL_IWDG_PRESCALER_8 + * @arg @ref LL_IWDG_PRESCALER_16 + * @arg @ref LL_IWDG_PRESCALER_32 + * @arg @ref LL_IWDG_PRESCALER_64 + * @arg @ref LL_IWDG_PRESCALER_128 + * @arg @ref LL_IWDG_PRESCALER_256 + * @retval None + */ +__STATIC_INLINE void LL_IWDG_SetPrescaler(IWDG_TypeDef *IWDGx, uint32_t Prescaler) +{ + WRITE_REG(IWDGx->PR, IWDG_PR_PR & Prescaler); +} + +/** + * @brief Get the selected prescaler of the IWDG + * @rmtoll PR PR LL_IWDG_GetPrescaler + * @param IWDGx IWDG Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_IWDG_PRESCALER_4 + * @arg @ref LL_IWDG_PRESCALER_8 + * @arg @ref LL_IWDG_PRESCALER_16 + * @arg @ref LL_IWDG_PRESCALER_32 + * @arg @ref LL_IWDG_PRESCALER_64 + * @arg @ref LL_IWDG_PRESCALER_128 + * @arg @ref LL_IWDG_PRESCALER_256 + */ +__STATIC_INLINE uint32_t LL_IWDG_GetPrescaler(IWDG_TypeDef *IWDGx) +{ + return (READ_REG(IWDGx->PR)); +} + +/** + * @brief Specify the IWDG down-counter reload value + * @rmtoll RLR RL LL_IWDG_SetReloadCounter + * @param IWDGx IWDG Instance + * @param Counter Value between Min_Data=0 and Max_Data=0x0FFF + * @retval None + */ +__STATIC_INLINE void LL_IWDG_SetReloadCounter(IWDG_TypeDef *IWDGx, uint32_t Counter) +{ + WRITE_REG(IWDGx->RLR, IWDG_RLR_RL & Counter); +} + +/** + * @brief Get the specified IWDG down-counter reload value + * @rmtoll RLR RL LL_IWDG_GetReloadCounter + * @param IWDGx IWDG Instance + * @retval Value between Min_Data=0 and Max_Data=0x0FFF + */ +__STATIC_INLINE uint32_t LL_IWDG_GetReloadCounter(IWDG_TypeDef *IWDGx) +{ + return (READ_REG(IWDGx->RLR)); +} + +/** + * @brief Specify high limit of the window value to be compared to the down-counter. + * @rmtoll WINR WIN LL_IWDG_SetWindow + * @param IWDGx IWDG Instance + * @param Window Value between Min_Data=0 and Max_Data=0x0FFF + * @retval None + */ +__STATIC_INLINE void LL_IWDG_SetWindow(IWDG_TypeDef *IWDGx, uint32_t Window) +{ + WRITE_REG(IWDGx->WINR, IWDG_WINR_WIN & Window); +} + +/** + * @brief Get the high limit of the window value specified. + * @rmtoll WINR WIN LL_IWDG_GetWindow + * @param IWDGx IWDG Instance + * @retval Value between Min_Data=0 and Max_Data=0x0FFF + */ +__STATIC_INLINE uint32_t LL_IWDG_GetWindow(IWDG_TypeDef *IWDGx) +{ + return (READ_REG(IWDGx->WINR)); +} + +/** + * @} + */ + +/** @defgroup IWDG_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Check if flag Prescaler Value Update is set or not + * @rmtoll SR PVU LL_IWDG_IsActiveFlag_PVU + * @param IWDGx IWDG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_PVU(IWDG_TypeDef *IWDGx) +{ + return ((READ_BIT(IWDGx->SR, IWDG_SR_PVU) == (IWDG_SR_PVU)) ? 1UL : 0UL); +} + +/** + * @brief Check if flag Reload Value Update is set or not + * @rmtoll SR RVU LL_IWDG_IsActiveFlag_RVU + * @param IWDGx IWDG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_RVU(IWDG_TypeDef *IWDGx) +{ + return ((READ_BIT(IWDGx->SR, IWDG_SR_RVU) == (IWDG_SR_RVU)) ? 1UL : 0UL); +} + +/** + * @brief Check if flag Window Value Update is set or not + * @rmtoll SR WVU LL_IWDG_IsActiveFlag_WVU + * @param IWDGx IWDG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_WVU(IWDG_TypeDef *IWDGx) +{ + return ((READ_BIT(IWDGx->SR, IWDG_SR_WVU) == (IWDG_SR_WVU)) ? 1UL : 0UL); +} + +/** + * @brief Check if all flags Prescaler, Reload & Window Value Update are reset or not + * @rmtoll SR PVU LL_IWDG_IsReady\n + * SR WVU LL_IWDG_IsReady\n + * SR RVU LL_IWDG_IsReady + * @param IWDGx IWDG Instance + * @retval State of bits (1 or 0). + */ +__STATIC_INLINE uint32_t LL_IWDG_IsReady(IWDG_TypeDef *IWDGx) +{ + return ((READ_BIT(IWDGx->SR, IWDG_SR_PVU | IWDG_SR_RVU | IWDG_SR_WVU) == 0U) ? 1UL : 0UL); +} + +/** + * @} + */ + + +/** + * @} + */ + +/** + * @} + */ + +#endif /* IWDG */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_IWDG_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_lptim.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_lptim.h new file mode 100644 index 0000000..fdc820b --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_lptim.h @@ -0,0 +1,1465 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_lptim.h + * @author MCD Application Team + * @brief Header file of LPTIM LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_LPTIM_H +#define STM32WBxx_LL_LPTIM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (LPTIM1) || defined (LPTIM2) + +/** @defgroup LPTIM_LL LPTIM + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup LPTIM_LL_Private_Macros LPTIM Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup LPTIM_LL_ES_INIT LPTIM Exported Init structure + * @{ + */ + +/** + * @brief LPTIM Init structure definition + */ +typedef struct +{ + uint32_t ClockSource; /*!< Specifies the source of the clock used by the LPTIM instance. + This parameter can be a value of @ref LPTIM_LL_EC_CLK_SOURCE. + + This feature can be modified afterwards using unitary function @ref LL_LPTIM_SetClockSource().*/ + + uint32_t Prescaler; /*!< Specifies the prescaler division ratio. + This parameter can be a value of @ref LPTIM_LL_EC_PRESCALER. + + This feature can be modified afterwards using using unitary function @ref LL_LPTIM_SetPrescaler().*/ + + uint32_t Waveform; /*!< Specifies the waveform shape. + This parameter can be a value of @ref LPTIM_LL_EC_OUTPUT_WAVEFORM. + + This feature can be modified afterwards using unitary function @ref LL_LPTIM_ConfigOutput().*/ + + uint32_t Polarity; /*!< Specifies waveform polarity. + This parameter can be a value of @ref LPTIM_LL_EC_OUTPUT_POLARITY. + + This feature can be modified afterwards using unitary function @ref LL_LPTIM_ConfigOutput().*/ +} LL_LPTIM_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup LPTIM_LL_Exported_Constants LPTIM Exported Constants + * @{ + */ + +/** @defgroup LPTIM_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_LPTIM_ReadReg function + * @{ + */ +#define LL_LPTIM_ISR_CMPM LPTIM_ISR_CMPM /*!< Compare match */ +#define LL_LPTIM_ISR_ARRM LPTIM_ISR_ARRM /*!< Autoreload match */ +#define LL_LPTIM_ISR_EXTTRIG LPTIM_ISR_EXTTRIG /*!< External trigger edge event */ +#define LL_LPTIM_ISR_CMPOK LPTIM_ISR_CMPOK /*!< Compare register update OK */ +#define LL_LPTIM_ISR_ARROK LPTIM_ISR_ARROK /*!< Autoreload register update OK */ +#define LL_LPTIM_ISR_UP LPTIM_ISR_UP /*!< Counter direction change down to up */ +#define LL_LPTIM_ISR_DOWN LPTIM_ISR_DOWN /*!< Counter direction change up to down */ +/** + * @} + */ + +/** @defgroup LPTIM_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_LPTIM_ReadReg and LL_LPTIM_WriteReg functions + * @{ + */ +#define LL_LPTIM_IER_CMPMIE LPTIM_IER_CMPMIE /*!< Compare match Interrupt Enable */ +#define LL_LPTIM_IER_ARRMIE LPTIM_IER_ARRMIE /*!< Autoreload match Interrupt Enable */ +#define LL_LPTIM_IER_EXTTRIGIE LPTIM_IER_EXTTRIGIE /*!< External trigger valid edge Interrupt Enable */ +#define LL_LPTIM_IER_CMPOKIE LPTIM_IER_CMPOKIE /*!< Compare register update OK Interrupt Enable */ +#define LL_LPTIM_IER_ARROKIE LPTIM_IER_ARROKIE /*!< Autoreload register update OK Interrupt Enable */ +#define LL_LPTIM_IER_UPIE LPTIM_IER_UPIE /*!< Direction change to UP Interrupt Enable */ +#define LL_LPTIM_IER_DOWNIE LPTIM_IER_DOWNIE /*!< Direction change to down Interrupt Enable */ +/** + * @} + */ + +/** @defgroup LPTIM_LL_EC_OPERATING_MODE Operating Mode + * @{ + */ +#define LL_LPTIM_OPERATING_MODE_CONTINUOUS LPTIM_CR_CNTSTRT /*!__REG__, (__VALUE__)) + +/** + * @brief Read a value in LPTIM register + * @param __INSTANCE__ LPTIM Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_LPTIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup LPTIM_LL_Exported_Functions LPTIM Exported Functions + * @{ + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup LPTIM_LL_EF_Init Initialisation and deinitialisation functions + * @{ + */ + +ErrorStatus LL_LPTIM_DeInit(LPTIM_TypeDef *LPTIMx); +void LL_LPTIM_StructInit(LL_LPTIM_InitTypeDef *LPTIM_InitStruct); +ErrorStatus LL_LPTIM_Init(LPTIM_TypeDef *LPTIMx, LL_LPTIM_InitTypeDef *LPTIM_InitStruct); +void LL_LPTIM_Disable(LPTIM_TypeDef *LPTIMx); +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** @defgroup LPTIM_LL_EF_LPTIM_Configuration LPTIM Configuration + * @{ + */ + +/** + * @brief Enable the LPTIM instance + * @note After setting the ENABLE bit, a delay of two counter clock is needed + * before the LPTIM instance is actually enabled. + * @rmtoll CR ENABLE LL_LPTIM_Enable + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_Enable(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->CR, LPTIM_CR_ENABLE); +} + +/** + * @brief Indicates whether the LPTIM instance is enabled. + * @rmtoll CR ENABLE LL_LPTIM_IsEnabled + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabled(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->CR, LPTIM_CR_ENABLE) == LPTIM_CR_ENABLE) ? 1UL : 0UL)); +} + +/** + * @brief Starts the LPTIM counter in the desired mode. + * @note LPTIM instance must be enabled before starting the counter. + * @note It is possible to change on the fly from One Shot mode to + * Continuous mode. + * @rmtoll CR CNTSTRT LL_LPTIM_StartCounter\n + * CR SNGSTRT LL_LPTIM_StartCounter + * @param LPTIMx Low-Power Timer instance + * @param OperatingMode This parameter can be one of the following values: + * @arg @ref LL_LPTIM_OPERATING_MODE_CONTINUOUS + * @arg @ref LL_LPTIM_OPERATING_MODE_ONESHOT + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_StartCounter(LPTIM_TypeDef *LPTIMx, uint32_t OperatingMode) +{ + MODIFY_REG(LPTIMx->CR, LPTIM_CR_CNTSTRT | LPTIM_CR_SNGSTRT, OperatingMode); +} + +/** + * @brief Enable reset after read. + * @note After calling this function any read access to LPTIM_CNT + * register will asynchronously reset the LPTIM_CNT register content. + * @rmtoll CR RSTARE LL_LPTIM_EnableResetAfterRead + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableResetAfterRead(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->CR, LPTIM_CR_RSTARE); +} + +/** + * @brief Disable reset after read. + * @rmtoll CR RSTARE LL_LPTIM_DisableResetAfterRead + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableResetAfterRead(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->CR, LPTIM_CR_RSTARE); +} + +/** + * @brief Indicate whether the reset after read feature is enabled. + * @rmtoll CR RSTARE LL_LPTIM_IsEnabledResetAfterRead + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledResetAfterRead(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->CR, LPTIM_CR_RSTARE) == LPTIM_CR_RSTARE) ? 1UL : 0UL)); +} + +/** + * @brief Reset of the LPTIM_CNT counter register (synchronous). + * @note Due to the synchronous nature of this reset, it only takes + * place after a synchronization delay of 3 LPTIM core clock cycles + * (LPTIM core clock may be different from APB clock). + * @note COUNTRST is automatically cleared by hardware + * @rmtoll CR COUNTRST LL_LPTIM_ResetCounter\n + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ResetCounter(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->CR, LPTIM_CR_COUNTRST); +} + +/** + * @brief Set the LPTIM registers update mode (enable/disable register preload) + * @note This function must be called when the LPTIM instance is disabled. + * @rmtoll CFGR PRELOAD LL_LPTIM_SetUpdateMode + * @param LPTIMx Low-Power Timer instance + * @param UpdateMode This parameter can be one of the following values: + * @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE + * @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetUpdateMode(LPTIM_TypeDef *LPTIMx, uint32_t UpdateMode) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD, UpdateMode); +} + +/** + * @brief Get the LPTIM registers update mode + * @rmtoll CFGR PRELOAD LL_LPTIM_GetUpdateMode + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_UPDATE_MODE_IMMEDIATE + * @arg @ref LL_LPTIM_UPDATE_MODE_ENDOFPERIOD + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetUpdateMode(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_PRELOAD)); +} + +/** + * @brief Set the auto reload value + * @note The LPTIMx_ARR register content must only be modified when the LPTIM is enabled + * @note After a write to the LPTIMx_ARR register a new write operation to the + * same register can only be performed when the previous write operation + * is completed. Any successive write before the ARROK flag is set, will + * lead to unpredictable results. + * @note autoreload value be strictly greater than the compare value. + * @rmtoll ARR ARR LL_LPTIM_SetAutoReload + * @param LPTIMx Low-Power Timer instance + * @param AutoReload Value between Min_Data=0x00 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetAutoReload(LPTIM_TypeDef *LPTIMx, uint32_t AutoReload) +{ + MODIFY_REG(LPTIMx->ARR, LPTIM_ARR_ARR, AutoReload); +} + +/** + * @brief Get actual auto reload value + * @rmtoll ARR ARR LL_LPTIM_GetAutoReload + * @param LPTIMx Low-Power Timer instance + * @retval AutoReload Value between Min_Data=0x00 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetAutoReload(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->ARR, LPTIM_ARR_ARR)); +} + +/** + * @brief Set the compare value + * @note After a write to the LPTIMx_CMP register a new write operation to the + * same register can only be performed when the previous write operation + * is completed. Any successive write before the CMPOK flag is set, will + * lead to unpredictable results. + * @rmtoll CMP CMP LL_LPTIM_SetCompare + * @param LPTIMx Low-Power Timer instance + * @param CompareValue Value between Min_Data=0x00 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetCompare(LPTIM_TypeDef *LPTIMx, uint32_t CompareValue) +{ + MODIFY_REG(LPTIMx->CMP, LPTIM_CMP_CMP, CompareValue); +} + +/** + * @brief Get actual compare value + * @rmtoll CMP CMP LL_LPTIM_GetCompare + * @param LPTIMx Low-Power Timer instance + * @retval CompareValue Value between Min_Data=0x00 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetCompare(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CMP, LPTIM_CMP_CMP)); +} + +/** + * @brief Get actual counter value + * @note When the LPTIM instance is running with an asynchronous clock, reading + * the LPTIMx_CNT register may return unreliable values. So in this case + * it is necessary to perform two consecutive read accesses and verify + * that the two returned values are identical. + * @rmtoll CNT CNT LL_LPTIM_GetCounter + * @param LPTIMx Low-Power Timer instance + * @retval Counter value + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetCounter(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CNT, LPTIM_CNT_CNT)); +} + +/** + * @brief Set the counter mode (selection of the LPTIM counter clock source). + * @note The counter mode can be set only when the LPTIM instance is disabled. + * @rmtoll CFGR COUNTMODE LL_LPTIM_SetCounterMode + * @param LPTIMx Low-Power Timer instance + * @param CounterMode This parameter can be one of the following values: + * @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL + * @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetCounterMode(LPTIM_TypeDef *LPTIMx, uint32_t CounterMode) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE, CounterMode); +} + +/** + * @brief Get the counter mode + * @rmtoll CFGR COUNTMODE LL_LPTIM_GetCounterMode + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_COUNTER_MODE_INTERNAL + * @arg @ref LL_LPTIM_COUNTER_MODE_EXTERNAL + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetCounterMode(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_COUNTMODE)); +} + +/** + * @brief Configure the LPTIM instance output (LPTIMx_OUT) + * @note This function must be called when the LPTIM instance is disabled. + * @note Regarding the LPTIM output polarity the change takes effect + * immediately, so the output default value will change immediately after + * the polarity is re-configured, even before the timer is enabled. + * @rmtoll CFGR WAVE LL_LPTIM_ConfigOutput\n + * CFGR WAVPOL LL_LPTIM_ConfigOutput + * @param LPTIMx Low-Power Timer instance + * @param Waveform This parameter can be one of the following values: + * @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM + * @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR + * @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ConfigOutput(LPTIM_TypeDef *LPTIMx, uint32_t Waveform, uint32_t Polarity) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVE | LPTIM_CFGR_WAVPOL, Waveform | Polarity); +} + +/** + * @brief Set waveform shape + * @rmtoll CFGR WAVE LL_LPTIM_SetWaveform + * @param LPTIMx Low-Power Timer instance + * @param Waveform This parameter can be one of the following values: + * @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM + * @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetWaveform(LPTIM_TypeDef *LPTIMx, uint32_t Waveform) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVE, Waveform); +} + +/** + * @brief Get actual waveform shape + * @rmtoll CFGR WAVE LL_LPTIM_GetWaveform + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_PWM + * @arg @ref LL_LPTIM_OUTPUT_WAVEFORM_SETONCE + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetWaveform(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_WAVE)); +} + +/** + * @brief Set output polarity + * @rmtoll CFGR WAVPOL LL_LPTIM_SetPolarity + * @param LPTIMx Low-Power Timer instance + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR + * @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetPolarity(LPTIM_TypeDef *LPTIMx, uint32_t Polarity) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL, Polarity); +} + +/** + * @brief Get actual output polarity + * @rmtoll CFGR WAVPOL LL_LPTIM_GetPolarity + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_OUTPUT_POLARITY_REGULAR + * @arg @ref LL_LPTIM_OUTPUT_POLARITY_INVERSE + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetPolarity(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_WAVPOL)); +} + +/** + * @brief Set actual prescaler division ratio. + * @note This function must be called when the LPTIM instance is disabled. + * @note When the LPTIM is configured to be clocked by an internal clock source + * and the LPTIM counter is configured to be updated by active edges + * detected on the LPTIM external Input1, the internal clock provided to + * the LPTIM must be not be prescaled. + * @rmtoll CFGR PRESC LL_LPTIM_SetPrescaler + * @param LPTIMx Low-Power Timer instance + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_LPTIM_PRESCALER_DIV1 + * @arg @ref LL_LPTIM_PRESCALER_DIV2 + * @arg @ref LL_LPTIM_PRESCALER_DIV4 + * @arg @ref LL_LPTIM_PRESCALER_DIV8 + * @arg @ref LL_LPTIM_PRESCALER_DIV16 + * @arg @ref LL_LPTIM_PRESCALER_DIV32 + * @arg @ref LL_LPTIM_PRESCALER_DIV64 + * @arg @ref LL_LPTIM_PRESCALER_DIV128 + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetPrescaler(LPTIM_TypeDef *LPTIMx, uint32_t Prescaler) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_PRESC, Prescaler); +} + +/** + * @brief Get actual prescaler division ratio. + * @rmtoll CFGR PRESC LL_LPTIM_GetPrescaler + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_PRESCALER_DIV1 + * @arg @ref LL_LPTIM_PRESCALER_DIV2 + * @arg @ref LL_LPTIM_PRESCALER_DIV4 + * @arg @ref LL_LPTIM_PRESCALER_DIV8 + * @arg @ref LL_LPTIM_PRESCALER_DIV16 + * @arg @ref LL_LPTIM_PRESCALER_DIV32 + * @arg @ref LL_LPTIM_PRESCALER_DIV64 + * @arg @ref LL_LPTIM_PRESCALER_DIV128 + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetPrescaler(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_PRESC)); +} + +/** + * @brief Set LPTIM input 1 source (default GPIO). + * @rmtoll OR OR LL_LPTIM_SetInput1Src + * @param LPTIMx Low-Power Timer instance + * @param Src This parameter can be one of the following values: + * @arg @ref LL_LPTIM_INPUT1_SRC_GPIO + * @arg @ref LL_LPTIM_INPUT1_SRC_COMP1 + * @arg @ref LL_LPTIM_INPUT1_SRC_COMP2 + * @arg @ref LL_LPTIM_INPUT1_SRC_COMP1_COMP2 + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetInput1Src(LPTIM_TypeDef *LPTIMx, uint32_t Src) +{ + MODIFY_REG(LPTIMx->OR, LPTIM_OR_OR, Src); +} + +/** + * @brief Set LPTIM input 2 source (default GPIO). + * @rmtoll OR OR LL_LPTIM_SetInput2Src + * @param LPTIMx Low-Power Timer instance + * @param Src This parameter can be one of the following values: + * @arg @ref LL_LPTIM_INPUT2_SRC_GPIO + * @arg @ref LL_LPTIM_INPUT2_SRC_COMP2 + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetInput2Src(LPTIM_TypeDef *LPTIMx, uint32_t Src) +{ + MODIFY_REG(LPTIMx->OR, LPTIM_OR_OR, Src); +} + +/** + * @} + */ + +/** @defgroup LPTIM_LL_EF_Trigger_Configuration Trigger Configuration + * @{ + */ + +/** + * @brief Enable the timeout function + * @note This function must be called when the LPTIM instance is disabled. + * @note The first trigger event will start the timer, any successive trigger + * event will reset the counter and the timer will restart. + * @note The timeout value corresponds to the compare value; if no trigger + * occurs within the expected time frame, the MCU is waked-up by the + * compare match event. + * @rmtoll CFGR TIMOUT LL_LPTIM_EnableTimeout + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableTimeout(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT); +} + +/** + * @brief Disable the timeout function + * @note This function must be called when the LPTIM instance is disabled. + * @note A trigger event arriving when the timer is already started will be + * ignored. + * @rmtoll CFGR TIMOUT LL_LPTIM_DisableTimeout + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableTimeout(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT); +} + +/** + * @brief Indicate whether the timeout function is enabled. + * @rmtoll CFGR TIMOUT LL_LPTIM_IsEnabledTimeout + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledTimeout(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TIMOUT) == LPTIM_CFGR_TIMOUT) ? 1UL : 0UL)); +} + +/** + * @brief Start the LPTIM counter + * @note This function must be called when the LPTIM instance is disabled. + * @rmtoll CFGR TRIGEN LL_LPTIM_TrigSw + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_TrigSw(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN); +} + +/** + * @brief Configure the external trigger used as a trigger event for the LPTIM. + * @note This function must be called when the LPTIM instance is disabled. + * @note An internal clock source must be present when a digital filter is + * required for the trigger. + * @rmtoll CFGR TRIGSEL LL_LPTIM_ConfigTrigger\n + * CFGR TRGFLT LL_LPTIM_ConfigTrigger\n + * CFGR TRIGEN LL_LPTIM_ConfigTrigger + * @param LPTIMx Low-Power Timer instance + * @param Source This parameter can be one of the following values: + * @arg @ref LL_LPTIM_TRIG_SOURCE_GPIO + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMA + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMB + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP1 (*) + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP2 + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP3 (*) + * @arg @ref LL_LPTIM_TRIG_SOURCE_COMP1 (*) + * @arg @ref LL_LPTIM_TRIG_SOURCE_COMP2 (*) + * + * (*) Value not defined in all devices. \n + * + * @param Filter This parameter can be one of the following values: + * @arg @ref LL_LPTIM_TRIG_FILTER_NONE + * @arg @ref LL_LPTIM_TRIG_FILTER_2 + * @arg @ref LL_LPTIM_TRIG_FILTER_4 + * @arg @ref LL_LPTIM_TRIG_FILTER_8 + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_LPTIM_TRIG_POLARITY_RISING + * @arg @ref LL_LPTIM_TRIG_POLARITY_FALLING + * @arg @ref LL_LPTIM_TRIG_POLARITY_RISING_FALLING + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ConfigTrigger(LPTIM_TypeDef *LPTIMx, uint32_t Source, uint32_t Filter, uint32_t Polarity) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_TRIGSEL | LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGEN, Source | Filter | Polarity); +} + +/** + * @brief Get actual external trigger source. + * @rmtoll CFGR TRIGSEL LL_LPTIM_GetTriggerSource + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_TRIG_SOURCE_GPIO + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMA + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCALARMB + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP1 (*) + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP2 + * @arg @ref LL_LPTIM_TRIG_SOURCE_RTCTAMP3 (*) + * @arg @ref LL_LPTIM_TRIG_SOURCE_COMP1 (*) + * @arg @ref LL_LPTIM_TRIG_SOURCE_COMP2 (*) + * + * (*) Value not defined in all devices. \n + * + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetTriggerSource(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGSEL)); +} + +/** + * @brief Get actual external trigger filter. + * @rmtoll CFGR TRGFLT LL_LPTIM_GetTriggerFilter + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_TRIG_FILTER_NONE + * @arg @ref LL_LPTIM_TRIG_FILTER_2 + * @arg @ref LL_LPTIM_TRIG_FILTER_4 + * @arg @ref LL_LPTIM_TRIG_FILTER_8 + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetTriggerFilter(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRGFLT)); +} + +/** + * @brief Get actual external trigger polarity. + * @rmtoll CFGR TRIGEN LL_LPTIM_GetTriggerPolarity + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_TRIG_POLARITY_RISING + * @arg @ref LL_LPTIM_TRIG_POLARITY_FALLING + * @arg @ref LL_LPTIM_TRIG_POLARITY_RISING_FALLING + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetTriggerPolarity(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_TRIGEN)); +} + +/** + * @} + */ + +/** @defgroup LPTIM_LL_EF_Clock_Configuration Clock Configuration + * @{ + */ + +/** + * @brief Set the source of the clock used by the LPTIM instance. + * @note This function must be called when the LPTIM instance is disabled. + * @rmtoll CFGR CKSEL LL_LPTIM_SetClockSource + * @param LPTIMx Low-Power Timer instance + * @param ClockSource This parameter can be one of the following values: + * @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL + * @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetClockSource(LPTIM_TypeDef *LPTIMx, uint32_t ClockSource) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKSEL, ClockSource); +} + +/** + * @brief Get actual LPTIM instance clock source. + * @rmtoll CFGR CKSEL LL_LPTIM_GetClockSource + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_CLK_SOURCE_INTERNAL + * @arg @ref LL_LPTIM_CLK_SOURCE_EXTERNAL + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetClockSource(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKSEL)); +} + +/** + * @brief Configure the active edge or edges used by the counter when the LPTIM is clocked by an external clock source. + * @note This function must be called when the LPTIM instance is disabled. + * @note When both external clock signal edges are considered active ones, + * the LPTIM must also be clocked by an internal clock source with a + * frequency equal to at least four times the external clock frequency. + * @note An internal clock source must be present when a digital filter is + * required for external clock. + * @rmtoll CFGR CKFLT LL_LPTIM_ConfigClock\n + * CFGR CKPOL LL_LPTIM_ConfigClock + * @param LPTIMx Low-Power Timer instance + * @param ClockFilter This parameter can be one of the following values: + * @arg @ref LL_LPTIM_CLK_FILTER_NONE + * @arg @ref LL_LPTIM_CLK_FILTER_2 + * @arg @ref LL_LPTIM_CLK_FILTER_4 + * @arg @ref LL_LPTIM_CLK_FILTER_8 + * @param ClockPolarity This parameter can be one of the following values: + * @arg @ref LL_LPTIM_CLK_POLARITY_RISING + * @arg @ref LL_LPTIM_CLK_POLARITY_FALLING + * @arg @ref LL_LPTIM_CLK_POLARITY_RISING_FALLING + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ConfigClock(LPTIM_TypeDef *LPTIMx, uint32_t ClockFilter, uint32_t ClockPolarity) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKFLT | LPTIM_CFGR_CKPOL, ClockFilter | ClockPolarity); +} + +/** + * @brief Get actual clock polarity + * @rmtoll CFGR CKPOL LL_LPTIM_GetClockPolarity + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_CLK_POLARITY_RISING + * @arg @ref LL_LPTIM_CLK_POLARITY_FALLING + * @arg @ref LL_LPTIM_CLK_POLARITY_RISING_FALLING + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetClockPolarity(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKPOL)); +} + +/** + * @brief Get actual clock digital filter + * @rmtoll CFGR CKFLT LL_LPTIM_GetClockFilter + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_CLK_FILTER_NONE + * @arg @ref LL_LPTIM_CLK_FILTER_2 + * @arg @ref LL_LPTIM_CLK_FILTER_4 + * @arg @ref LL_LPTIM_CLK_FILTER_8 + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetClockFilter(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKFLT)); +} + +/** + * @} + */ + +/** @defgroup LPTIM_LL_EF_Encoder_Mode Encoder Mode + * @{ + */ + +/** + * @brief Configure the encoder mode. + * @note This function must be called when the LPTIM instance is disabled. + * @rmtoll CFGR CKPOL LL_LPTIM_SetEncoderMode + * @param LPTIMx Low-Power Timer instance + * @param EncoderMode This parameter can be one of the following values: + * @arg @ref LL_LPTIM_ENCODER_MODE_RISING + * @arg @ref LL_LPTIM_ENCODER_MODE_FALLING + * @arg @ref LL_LPTIM_ENCODER_MODE_RISING_FALLING + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_SetEncoderMode(LPTIM_TypeDef *LPTIMx, uint32_t EncoderMode) +{ + MODIFY_REG(LPTIMx->CFGR, LPTIM_CFGR_CKPOL, EncoderMode); +} + +/** + * @brief Get actual encoder mode. + * @rmtoll CFGR CKPOL LL_LPTIM_GetEncoderMode + * @param LPTIMx Low-Power Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPTIM_ENCODER_MODE_RISING + * @arg @ref LL_LPTIM_ENCODER_MODE_FALLING + * @arg @ref LL_LPTIM_ENCODER_MODE_RISING_FALLING + */ +__STATIC_INLINE uint32_t LL_LPTIM_GetEncoderMode(LPTIM_TypeDef *LPTIMx) +{ + return (uint32_t)(READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_CKPOL)); +} + +/** + * @brief Enable the encoder mode + * @note This function must be called when the LPTIM instance is disabled. + * @note In this mode the LPTIM instance must be clocked by an internal clock + * source. Also, the prescaler division ratio must be equal to 1. + * @note LPTIM instance must be configured in continuous mode prior enabling + * the encoder mode. + * @rmtoll CFGR ENC LL_LPTIM_EnableEncoderMode + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableEncoderMode(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->CFGR, LPTIM_CFGR_ENC); +} + +/** + * @brief Disable the encoder mode + * @note This function must be called when the LPTIM instance is disabled. + * @rmtoll CFGR ENC LL_LPTIM_DisableEncoderMode + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableEncoderMode(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->CFGR, LPTIM_CFGR_ENC); +} + +/** + * @brief Indicates whether the LPTIM operates in encoder mode. + * @rmtoll CFGR ENC LL_LPTIM_IsEnabledEncoderMode + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledEncoderMode(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->CFGR, LPTIM_CFGR_ENC) == LPTIM_CFGR_ENC) ? 1UL : 0UL)); +} + +/** + * @} + */ + +/** @defgroup LPTIM_LL_EF_FLAG_Management FLAG Management + * @{ + */ + +/** + * @brief Clear the compare match flag (CMPMCF) + * @rmtoll ICR CMPMCF LL_LPTIM_ClearFLAG_CMPM + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ClearFLAG_CMPM(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->ICR, LPTIM_ICR_CMPMCF); +} + +/** + * @brief Inform application whether a compare match interrupt has occurred. + * @rmtoll ISR CMPM LL_LPTIM_IsActiveFlag_CMPM + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_CMPM(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_CMPM) == LPTIM_ISR_CMPM) ? 1UL : 0UL)); +} + +/** + * @brief Clear the autoreload match flag (ARRMCF) + * @rmtoll ICR ARRMCF LL_LPTIM_ClearFLAG_ARRM + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ClearFLAG_ARRM(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARRMCF); +} + +/** + * @brief Inform application whether a autoreload match interrupt has occurred. + * @rmtoll ISR ARRM LL_LPTIM_IsActiveFlag_ARRM + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_ARRM(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARRM) == LPTIM_ISR_ARRM) ? 1UL : 0UL)); +} + +/** + * @brief Clear the external trigger valid edge flag(EXTTRIGCF). + * @rmtoll ICR EXTTRIGCF LL_LPTIM_ClearFlag_EXTTRIG + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ClearFlag_EXTTRIG(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->ICR, LPTIM_ICR_EXTTRIGCF); +} + +/** + * @brief Inform application whether a valid edge on the selected external trigger input has occurred. + * @rmtoll ISR EXTTRIG LL_LPTIM_IsActiveFlag_EXTTRIG + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_EXTTRIG(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_EXTTRIG) == LPTIM_ISR_EXTTRIG) ? 1UL : 0UL)); +} + +/** + * @brief Clear the compare register update interrupt flag (CMPOKCF). + * @rmtoll ICR CMPOKCF LL_LPTIM_ClearFlag_CMPOK + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ClearFlag_CMPOK(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->ICR, LPTIM_ICR_CMPOKCF); +} + +/** + * @brief Informs application whether the APB bus write operation to the LPTIMx_CMP register has been successfully completed. If so, a new one can be initiated. + * @rmtoll ISR CMPOK LL_LPTIM_IsActiveFlag_CMPOK + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_CMPOK(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_CMPOK) == LPTIM_ISR_CMPOK) ? 1UL : 0UL)); +} + +/** + * @brief Clear the autoreload register update interrupt flag (ARROKCF). + * @rmtoll ICR ARROKCF LL_LPTIM_ClearFlag_ARROK + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ClearFlag_ARROK(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->ICR, LPTIM_ICR_ARROKCF); +} + +/** + * @brief Informs application whether the APB bus write operation to the LPTIMx_ARR register has been successfully completed. If so, a new one can be initiated. + * @rmtoll ISR ARROK LL_LPTIM_IsActiveFlag_ARROK + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_ARROK(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_ARROK) == LPTIM_ISR_ARROK) ? 1UL : 0UL)); +} + +/** + * @brief Clear the counter direction change to up interrupt flag (UPCF). + * @rmtoll ICR UPCF LL_LPTIM_ClearFlag_UP + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ClearFlag_UP(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->ICR, LPTIM_ICR_UPCF); +} + +/** + * @brief Informs the application whether the counter direction has changed from down to up (when the LPTIM instance operates in encoder mode). + * @rmtoll ISR UP LL_LPTIM_IsActiveFlag_UP + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_UP(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_UP) == LPTIM_ISR_UP) ? 1UL : 0UL)); +} + +/** + * @brief Clear the counter direction change to down interrupt flag (DOWNCF). + * @rmtoll ICR DOWNCF LL_LPTIM_ClearFlag_DOWN + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_ClearFlag_DOWN(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->ICR, LPTIM_ICR_DOWNCF); +} + +/** + * @brief Informs the application whether the counter direction has changed from up to down (when the LPTIM instance operates in encoder mode). + * @rmtoll ISR DOWN LL_LPTIM_IsActiveFlag_DOWN + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsActiveFlag_DOWN(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->ISR, LPTIM_ISR_DOWN) == LPTIM_ISR_DOWN) ? 1UL : 0UL)); +} + +/** + * @} + */ + +/** @defgroup LPTIM_LL_EF_IT_Management Interrupt Management + * @{ + */ + +/** + * @brief Enable compare match interrupt (CMPMIE). + * @rmtoll IER CMPMIE LL_LPTIM_EnableIT_CMPM + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableIT_CMPM(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->IER, LPTIM_IER_CMPMIE); +} + +/** + * @brief Disable compare match interrupt (CMPMIE). + * @rmtoll IER CMPMIE LL_LPTIM_DisableIT_CMPM + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableIT_CMPM(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->IER, LPTIM_IER_CMPMIE); +} + +/** + * @brief Indicates whether the compare match interrupt (CMPMIE) is enabled. + * @rmtoll IER CMPMIE LL_LPTIM_IsEnabledIT_CMPM + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_CMPM(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->IER, LPTIM_IER_CMPMIE) == LPTIM_IER_CMPMIE) ? 1UL : 0UL)); +} + +/** + * @brief Enable autoreload match interrupt (ARRMIE). + * @rmtoll IER ARRMIE LL_LPTIM_EnableIT_ARRM + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableIT_ARRM(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE); +} + +/** + * @brief Disable autoreload match interrupt (ARRMIE). + * @rmtoll IER ARRMIE LL_LPTIM_DisableIT_ARRM + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableIT_ARRM(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE); +} + +/** + * @brief Indicates whether the autoreload match interrupt (ARRMIE) is enabled. + * @rmtoll IER ARRMIE LL_LPTIM_IsEnabledIT_ARRM + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_ARRM(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->IER, LPTIM_IER_ARRMIE) == LPTIM_IER_ARRMIE) ? 1UL : 0UL)); +} + +/** + * @brief Enable external trigger valid edge interrupt (EXTTRIGIE). + * @rmtoll IER EXTTRIGIE LL_LPTIM_EnableIT_EXTTRIG + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableIT_EXTTRIG(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->IER, LPTIM_IER_EXTTRIGIE); +} + +/** + * @brief Disable external trigger valid edge interrupt (EXTTRIGIE). + * @rmtoll IER EXTTRIGIE LL_LPTIM_DisableIT_EXTTRIG + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableIT_EXTTRIG(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->IER, LPTIM_IER_EXTTRIGIE); +} + +/** + * @brief Indicates external trigger valid edge interrupt (EXTTRIGIE) is enabled. + * @rmtoll IER EXTTRIGIE LL_LPTIM_IsEnabledIT_EXTTRIG + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_EXTTRIG(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->IER, LPTIM_IER_EXTTRIGIE) == LPTIM_IER_EXTTRIGIE) ? 1UL : 0UL)); +} + +/** + * @brief Enable compare register write completed interrupt (CMPOKIE). + * @rmtoll IER CMPOKIE LL_LPTIM_EnableIT_CMPOK + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableIT_CMPOK(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->IER, LPTIM_IER_CMPOKIE); +} + +/** + * @brief Disable compare register write completed interrupt (CMPOKIE). + * @rmtoll IER CMPOKIE LL_LPTIM_DisableIT_CMPOK + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableIT_CMPOK(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->IER, LPTIM_IER_CMPOKIE); +} + +/** + * @brief Indicates whether the compare register write completed interrupt (CMPOKIE) is enabled. + * @rmtoll IER CMPOKIE LL_LPTIM_IsEnabledIT_CMPOK + * @param LPTIMx Low-Power Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_CMPOK(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->IER, LPTIM_IER_CMPOKIE) == LPTIM_IER_CMPOKIE) ? 1UL : 0UL)); +} + +/** + * @brief Enable autoreload register write completed interrupt (ARROKIE). + * @rmtoll IER ARROKIE LL_LPTIM_EnableIT_ARROK + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableIT_ARROK(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->IER, LPTIM_IER_ARROKIE); +} + +/** + * @brief Disable autoreload register write completed interrupt (ARROKIE). + * @rmtoll IER ARROKIE LL_LPTIM_DisableIT_ARROK + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableIT_ARROK(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->IER, LPTIM_IER_ARROKIE); +} + +/** + * @brief Indicates whether the autoreload register write completed interrupt (ARROKIE) is enabled. + * @rmtoll IER ARROKIE LL_LPTIM_IsEnabledIT_ARROK + * @param LPTIMx Low-Power Timer instance + * @retval State of bit(1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_ARROK(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->IER, LPTIM_IER_ARROKIE) == LPTIM_IER_ARROKIE) ? 1UL : 0UL)); +} + +/** + * @brief Enable direction change to up interrupt (UPIE). + * @rmtoll IER UPIE LL_LPTIM_EnableIT_UP + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableIT_UP(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->IER, LPTIM_IER_UPIE); +} + +/** + * @brief Disable direction change to up interrupt (UPIE). + * @rmtoll IER UPIE LL_LPTIM_DisableIT_UP + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableIT_UP(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->IER, LPTIM_IER_UPIE); +} + +/** + * @brief Indicates whether the direction change to up interrupt (UPIE) is enabled. + * @rmtoll IER UPIE LL_LPTIM_IsEnabledIT_UP + * @param LPTIMx Low-Power Timer instance + * @retval State of bit(1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_UP(LPTIM_TypeDef *LPTIMx) +{ + return (((READ_BIT(LPTIMx->IER, LPTIM_IER_UPIE) == LPTIM_IER_UPIE) ? 1UL : 0UL)); +} + +/** + * @brief Enable direction change to down interrupt (DOWNIE). + * @rmtoll IER DOWNIE LL_LPTIM_EnableIT_DOWN + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_EnableIT_DOWN(LPTIM_TypeDef *LPTIMx) +{ + SET_BIT(LPTIMx->IER, LPTIM_IER_DOWNIE); +} + +/** + * @brief Disable direction change to down interrupt (DOWNIE). + * @rmtoll IER DOWNIE LL_LPTIM_DisableIT_DOWN + * @param LPTIMx Low-Power Timer instance + * @retval None + */ +__STATIC_INLINE void LL_LPTIM_DisableIT_DOWN(LPTIM_TypeDef *LPTIMx) +{ + CLEAR_BIT(LPTIMx->IER, LPTIM_IER_DOWNIE); +} + +/** + * @brief Indicates whether the direction change to down interrupt (DOWNIE) is enabled. + * @rmtoll IER DOWNIE LL_LPTIM_IsEnabledIT_DOWN + * @param LPTIMx Low-Power Timer instance + * @retval State of bit(1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPTIM_IsEnabledIT_DOWN(LPTIM_TypeDef *LPTIMx) +{ + return ((READ_BIT(LPTIMx->IER, LPTIM_IER_DOWNIE) == LPTIM_IER_DOWNIE) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* LPTIM1 || LPTIM2 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_LPTIM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_lpuart.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_lpuart.h new file mode 100644 index 0000000..c141442 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_lpuart.h @@ -0,0 +1,2634 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_lpuart.h + * @author MCD Application Team + * @brief Header file of LPUART LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_LPUART_H +#define STM32WBxx_LL_LPUART_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (LPUART1) + +/** @defgroup LPUART_LL LPUART + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup LPUART_LL_Private_Variables LPUART Private Variables + * @{ + */ +/* Array used to get the LPUART prescaler division decimal values versus @ref LPUART_LL_EC_PRESCALER values */ +static const uint16_t LPUART_PRESCALER_TAB[] = +{ + (uint16_t)1, + (uint16_t)2, + (uint16_t)4, + (uint16_t)6, + (uint16_t)8, + (uint16_t)10, + (uint16_t)12, + (uint16_t)16, + (uint16_t)32, + (uint16_t)64, + (uint16_t)128, + (uint16_t)256 +}; +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup LPUART_LL_Private_Constants LPUART Private Constants + * @{ + */ +/* Defines used in Baud Rate related macros and corresponding register setting computation */ +#define LPUART_LPUARTDIV_FREQ_MUL 256U +#define LPUART_BRR_MASK 0x000FFFFFU +#define LPUART_BRR_MIN_VALUE 0x00000300U +/** + * @} + */ + + +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup LPUART_LL_Private_Macros LPUART Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup LPUART_LL_ES_INIT LPUART Exported Init structures + * @{ + */ + +/** + * @brief LL LPUART Init Structure definition + */ +typedef struct +{ + uint32_t PrescalerValue; /*!< Specifies the Prescaler to compute the communication baud rate. + This parameter can be a value of @ref LPUART_LL_EC_PRESCALER. + + This feature can be modified afterwards using unitary function @ref LL_LPUART_SetPrescaler().*/ + + uint32_t BaudRate; /*!< This field defines expected LPUART communication baud rate. + + This feature can be modified afterwards using unitary function @ref LL_LPUART_SetBaudRate().*/ + + uint32_t DataWidth; /*!< Specifies the number of data bits transmitted or received in a frame. + This parameter can be a value of @ref LPUART_LL_EC_DATAWIDTH. + + This feature can be modified afterwards using unitary function @ref LL_LPUART_SetDataWidth().*/ + + uint32_t StopBits; /*!< Specifies the number of stop bits transmitted. + This parameter can be a value of @ref LPUART_LL_EC_STOPBITS. + + This feature can be modified afterwards using unitary function @ref LL_LPUART_SetStopBitsLength().*/ + + uint32_t Parity; /*!< Specifies the parity mode. + This parameter can be a value of @ref LPUART_LL_EC_PARITY. + + This feature can be modified afterwards using unitary function @ref LL_LPUART_SetParity().*/ + + uint32_t TransferDirection; /*!< Specifies whether the Receive and/or Transmit mode is enabled or disabled. + This parameter can be a value of @ref LPUART_LL_EC_DIRECTION. + + This feature can be modified afterwards using unitary function @ref LL_LPUART_SetTransferDirection().*/ + + uint32_t HardwareFlowControl; /*!< Specifies whether the hardware flow control mode is enabled or disabled. + This parameter can be a value of @ref LPUART_LL_EC_HWCONTROL. + + This feature can be modified afterwards using unitary function @ref LL_LPUART_SetHWFlowCtrl().*/ + +} LL_LPUART_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup LPUART_LL_Exported_Constants LPUART Exported Constants + * @{ + */ + +/** @defgroup LPUART_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_LPUART_WriteReg function + * @{ + */ +#define LL_LPUART_ICR_PECF USART_ICR_PECF /*!< Parity error flag */ +#define LL_LPUART_ICR_FECF USART_ICR_FECF /*!< Framing error flag */ +#define LL_LPUART_ICR_NCF USART_ICR_NECF /*!< Noise error detected flag */ +#define LL_LPUART_ICR_ORECF USART_ICR_ORECF /*!< Overrun error flag */ +#define LL_LPUART_ICR_IDLECF USART_ICR_IDLECF /*!< Idle line detected flag */ +#define LL_LPUART_ICR_TXFECF USART_ICR_TXFECF /*!< TX FIFO Empty Clear flag */ +#define LL_LPUART_ICR_TCCF USART_ICR_TCCF /*!< Transmission complete flag */ +#define LL_LPUART_ICR_CTSCF USART_ICR_CTSCF /*!< CTS flag */ +#define LL_LPUART_ICR_CMCF USART_ICR_CMCF /*!< Character match flag */ +#define LL_LPUART_ICR_WUCF USART_ICR_WUCF /*!< Wakeup from Stop mode flag */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_LPUART_ReadReg function + * @{ + */ +#define LL_LPUART_ISR_PE USART_ISR_PE /*!< Parity error flag */ +#define LL_LPUART_ISR_FE USART_ISR_FE /*!< Framing error flag */ +#define LL_LPUART_ISR_NE USART_ISR_NE /*!< Noise detected flag */ +#define LL_LPUART_ISR_ORE USART_ISR_ORE /*!< Overrun error flag */ +#define LL_LPUART_ISR_IDLE USART_ISR_IDLE /*!< Idle line detected flag */ +#define LL_LPUART_ISR_RXNE_RXFNE USART_ISR_RXNE_RXFNE /*!< Read data register or RX FIFO not empty flag */ +#define LL_LPUART_ISR_TC USART_ISR_TC /*!< Transmission complete flag */ +#define LL_LPUART_ISR_TXE_TXFNF USART_ISR_TXE_TXFNF /*!< Transmit data register empty or TX FIFO Not Full flag*/ +#define LL_LPUART_ISR_CTSIF USART_ISR_CTSIF /*!< CTS interrupt flag */ +#define LL_LPUART_ISR_CTS USART_ISR_CTS /*!< CTS flag */ +#define LL_LPUART_ISR_BUSY USART_ISR_BUSY /*!< Busy flag */ +#define LL_LPUART_ISR_CMF USART_ISR_CMF /*!< Character match flag */ +#define LL_LPUART_ISR_SBKF USART_ISR_SBKF /*!< Send break flag */ +#define LL_LPUART_ISR_RWU USART_ISR_RWU /*!< Receiver wakeup from Mute mode flag */ +#define LL_LPUART_ISR_WUF USART_ISR_WUF /*!< Wakeup from Stop mode flag */ +#define LL_LPUART_ISR_TEACK USART_ISR_TEACK /*!< Transmit enable acknowledge flag */ +#define LL_LPUART_ISR_REACK USART_ISR_REACK /*!< Receive enable acknowledge flag */ +#define LL_LPUART_ISR_TXFE USART_ISR_TXFE /*!< TX FIFO empty flag */ +#define LL_LPUART_ISR_RXFF USART_ISR_RXFF /*!< RX FIFO full flag */ +#define LL_LPUART_ISR_RXFT USART_ISR_RXFT /*!< RX FIFO threshold flag */ +#define LL_LPUART_ISR_TXFT USART_ISR_TXFT /*!< TX FIFO threshold flag */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_LPUART_ReadReg and LL_LPUART_WriteReg functions + * @{ + */ +#define LL_LPUART_CR1_IDLEIE USART_CR1_IDLEIE /*!< IDLE interrupt enable */ +#define LL_LPUART_CR1_RXNEIE_RXFNEIE USART_CR1_RXNEIE_RXFNEIE /*!< Read data register and RXFIFO not empty interrupt enable */ +#define LL_LPUART_CR1_TCIE USART_CR1_TCIE /*!< Transmission complete interrupt enable */ +#define LL_LPUART_CR1_TXEIE_TXFNFIE USART_CR1_TXEIE_TXFNFIE /*!< Transmit data register empty and TX FIFO not full interrupt enable */ +#define LL_LPUART_CR1_PEIE USART_CR1_PEIE /*!< Parity error */ +#define LL_LPUART_CR1_CMIE USART_CR1_CMIE /*!< Character match interrupt enable */ +#define LL_LPUART_CR1_TXFEIE USART_CR1_TXFEIE /*!< TX FIFO empty interrupt enable */ +#define LL_LPUART_CR1_RXFFIE USART_CR1_RXFFIE /*!< RX FIFO full interrupt enable */ +#define LL_LPUART_CR3_EIE USART_CR3_EIE /*!< Error interrupt enable */ +#define LL_LPUART_CR3_CTSIE USART_CR3_CTSIE /*!< CTS interrupt enable */ +#define LL_LPUART_CR3_WUFIE USART_CR3_WUFIE /*!< Wakeup from Stop mode interrupt enable */ +#define LL_LPUART_CR3_TXFTIE USART_CR3_TXFTIE /*!< TX FIFO threshold interrupt enable */ +#define LL_LPUART_CR3_RXFTIE USART_CR3_RXFTIE /*!< RX FIFO threshold interrupt enable */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_FIFOTHRESHOLD FIFO Threshold + * @{ + */ +#define LL_LPUART_FIFOTHRESHOLD_1_8 0x00000000U /*!< FIFO reaches 1/8 of its depth */ +#define LL_LPUART_FIFOTHRESHOLD_1_4 0x00000001U /*!< FIFO reaches 1/4 of its depth */ +#define LL_LPUART_FIFOTHRESHOLD_1_2 0x00000002U /*!< FIFO reaches 1/2 of its depth */ +#define LL_LPUART_FIFOTHRESHOLD_3_4 0x00000003U /*!< FIFO reaches 3/4 of its depth */ +#define LL_LPUART_FIFOTHRESHOLD_7_8 0x00000004U /*!< FIFO reaches 7/8 of its depth */ +#define LL_LPUART_FIFOTHRESHOLD_8_8 0x00000005U /*!< FIFO becomes empty for TX and full for RX */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_DIRECTION Direction + * @{ + */ +#define LL_LPUART_DIRECTION_NONE 0x00000000U /*!< Transmitter and Receiver are disabled */ +#define LL_LPUART_DIRECTION_RX USART_CR1_RE /*!< Transmitter is disabled and Receiver is enabled */ +#define LL_LPUART_DIRECTION_TX USART_CR1_TE /*!< Transmitter is enabled and Receiver is disabled */ +#define LL_LPUART_DIRECTION_TX_RX (USART_CR1_TE |USART_CR1_RE) /*!< Transmitter and Receiver are enabled */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_PARITY Parity Control + * @{ + */ +#define LL_LPUART_PARITY_NONE 0x00000000U /*!< Parity control disabled */ +#define LL_LPUART_PARITY_EVEN USART_CR1_PCE /*!< Parity control enabled and Even Parity is selected */ +#define LL_LPUART_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS) /*!< Parity control enabled and Odd Parity is selected */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_WAKEUP Wakeup + * @{ + */ +#define LL_LPUART_WAKEUP_IDLELINE 0x00000000U /*!< LPUART wake up from Mute mode on Idle Line */ +#define LL_LPUART_WAKEUP_ADDRESSMARK USART_CR1_WAKE /*!< LPUART wake up from Mute mode on Address Mark */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_DATAWIDTH Datawidth + * @{ + */ +#define LL_LPUART_DATAWIDTH_7B USART_CR1_M1 /*!< 7 bits word length : Start bit, 7 data bits, n stop bits */ +#define LL_LPUART_DATAWIDTH_8B 0x00000000U /*!< 8 bits word length : Start bit, 8 data bits, n stop bits */ +#define LL_LPUART_DATAWIDTH_9B USART_CR1_M0 /*!< 9 bits word length : Start bit, 9 data bits, n stop bits */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_PRESCALER Clock Source Prescaler + * @{ + */ +#define LL_LPUART_PRESCALER_DIV1 0x00000000U /*!< Input clock not devided */ +#define LL_LPUART_PRESCALER_DIV2 (USART_PRESC_PRESCALER_0) /*!< Input clock devided by 2 */ +#define LL_LPUART_PRESCALER_DIV4 (USART_PRESC_PRESCALER_1) /*!< Input clock devided by 4 */ +#define LL_LPUART_PRESCALER_DIV6 (USART_PRESC_PRESCALER_1 | USART_PRESC_PRESCALER_0) /*!< Input clock devided by 6 */ +#define LL_LPUART_PRESCALER_DIV8 (USART_PRESC_PRESCALER_2) /*!< Input clock devided by 8 */ +#define LL_LPUART_PRESCALER_DIV10 (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_0) /*!< Input clock devided by 10 */ +#define LL_LPUART_PRESCALER_DIV12 (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_1) /*!< Input clock devided by 12 */ +#define LL_LPUART_PRESCALER_DIV16 (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_1 | USART_PRESC_PRESCALER_0) /*!< Input clock devided by 16 */ +#define LL_LPUART_PRESCALER_DIV32 (USART_PRESC_PRESCALER_3) /*!< Input clock devided by 32 */ +#define LL_LPUART_PRESCALER_DIV64 (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_0) /*!< Input clock devided by 64 */ +#define LL_LPUART_PRESCALER_DIV128 (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_1) /*!< Input clock devided by 128 */ +#define LL_LPUART_PRESCALER_DIV256 (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_1 | USART_PRESC_PRESCALER_0) /*!< Input clock devided by 256 */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_STOPBITS Stop Bits + * @{ + */ +#define LL_LPUART_STOPBITS_1 0x00000000U /*!< 1 stop bit */ +#define LL_LPUART_STOPBITS_2 USART_CR2_STOP_1 /*!< 2 stop bits */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_TXRX TX RX Pins Swap + * @{ + */ +#define LL_LPUART_TXRX_STANDARD 0x00000000U /*!< TX/RX pins are used as defined in standard pinout */ +#define LL_LPUART_TXRX_SWAPPED (USART_CR2_SWAP) /*!< TX and RX pins functions are swapped. */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_RXPIN_LEVEL RX Pin Active Level Inversion + * @{ + */ +#define LL_LPUART_RXPIN_LEVEL_STANDARD 0x00000000U /*!< RX pin signal works using the standard logic levels */ +#define LL_LPUART_RXPIN_LEVEL_INVERTED (USART_CR2_RXINV) /*!< RX pin signal values are inverted. */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_TXPIN_LEVEL TX Pin Active Level Inversion + * @{ + */ +#define LL_LPUART_TXPIN_LEVEL_STANDARD 0x00000000U /*!< TX pin signal works using the standard logic levels */ +#define LL_LPUART_TXPIN_LEVEL_INVERTED (USART_CR2_TXINV) /*!< TX pin signal values are inverted. */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_BINARY_LOGIC Binary Data Inversion + * @{ + */ +#define LL_LPUART_BINARY_LOGIC_POSITIVE 0x00000000U /*!< Logical data from the data register are send/received in positive/direct logic. (1=H, 0=L) */ +#define LL_LPUART_BINARY_LOGIC_NEGATIVE USART_CR2_DATAINV /*!< Logical data from the data register are send/received in negative/inverse logic. (1=L, 0=H). The parity bit is also inverted. */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_BITORDER Bit Order + * @{ + */ +#define LL_LPUART_BITORDER_LSBFIRST 0x00000000U /*!< data is transmitted/received with data bit 0 first, following the start bit */ +#define LL_LPUART_BITORDER_MSBFIRST USART_CR2_MSBFIRST /*!< data is transmitted/received with the MSB first, following the start bit */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_ADDRESS_DETECT Address Length Detection + * @{ + */ +#define LL_LPUART_ADDRESS_DETECT_4B 0x00000000U /*!< 4-bit address detection method selected */ +#define LL_LPUART_ADDRESS_DETECT_7B USART_CR2_ADDM7 /*!< 7-bit address detection (in 8-bit data mode) method selected */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_HWCONTROL Hardware Control + * @{ + */ +#define LL_LPUART_HWCONTROL_NONE 0x00000000U /*!< CTS and RTS hardware flow control disabled */ +#define LL_LPUART_HWCONTROL_RTS USART_CR3_RTSE /*!< RTS output enabled, data is only requested when there is space in the receive buffer */ +#define LL_LPUART_HWCONTROL_CTS USART_CR3_CTSE /*!< CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0) */ +#define LL_LPUART_HWCONTROL_RTS_CTS (USART_CR3_RTSE | USART_CR3_CTSE) /*!< CTS and RTS hardware flow control enabled */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_WAKEUP_ON Wakeup Activation + * @{ + */ +#define LL_LPUART_WAKEUP_ON_ADDRESS 0x00000000U /*!< Wake up active on address match */ +#define LL_LPUART_WAKEUP_ON_STARTBIT USART_CR3_WUS_1 /*!< Wake up active on Start bit detection */ +#define LL_LPUART_WAKEUP_ON_RXNE (USART_CR3_WUS_0 | USART_CR3_WUS_1) /*!< Wake up active on RXNE */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_DE_POLARITY Driver Enable Polarity + * @{ + */ +#define LL_LPUART_DE_POLARITY_HIGH 0x00000000U /*!< DE signal is active high */ +#define LL_LPUART_DE_POLARITY_LOW USART_CR3_DEP /*!< DE signal is active low */ +/** + * @} + */ + +/** @defgroup LPUART_LL_EC_DMA_REG_DATA DMA Register Data + * @{ + */ +#define LL_LPUART_DMA_REG_DATA_TRANSMIT 0x00000000U /*!< Get address of data register used for transmission */ +#define LL_LPUART_DMA_REG_DATA_RECEIVE 0x00000001U /*!< Get address of data register used for reception */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup LPUART_LL_Exported_Macros LPUART Exported Macros + * @{ + */ + +/** @defgroup LPUART_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in LPUART register + * @param __INSTANCE__ LPUART Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_LPUART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in LPUART register + * @param __INSTANCE__ LPUART Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_LPUART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup LPUART_LL_EM_Exported_Macros_Helper Helper Macros + * @{ + */ + +/** + * @brief Compute LPUARTDIV value according to Peripheral Clock and + * expected Baud Rate (20-bit value of LPUARTDIV is returned) + * @param __PERIPHCLK__ Peripheral Clock frequency used for LPUART Instance + * @param __PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_LPUART_PRESCALER_DIV1 + * @arg @ref LL_LPUART_PRESCALER_DIV2 + * @arg @ref LL_LPUART_PRESCALER_DIV4 + * @arg @ref LL_LPUART_PRESCALER_DIV6 + * @arg @ref LL_LPUART_PRESCALER_DIV8 + * @arg @ref LL_LPUART_PRESCALER_DIV10 + * @arg @ref LL_LPUART_PRESCALER_DIV12 + * @arg @ref LL_LPUART_PRESCALER_DIV16 + * @arg @ref LL_LPUART_PRESCALER_DIV32 + * @arg @ref LL_LPUART_PRESCALER_DIV64 + * @arg @ref LL_LPUART_PRESCALER_DIV128 + * @arg @ref LL_LPUART_PRESCALER_DIV256 + * @param __BAUDRATE__ Baud Rate value to achieve + * @retval LPUARTDIV value to be used for BRR register filling + */ +#define __LL_LPUART_DIV(__PERIPHCLK__, __PRESCALER__, __BAUDRATE__) (uint32_t)((((((uint64_t)(__PERIPHCLK__)/(uint64_t)(LPUART_PRESCALER_TAB[(uint16_t)(__PRESCALER__)])) * LPUART_LPUARTDIV_FREQ_MUL)\ + + (uint32_t)((__BAUDRATE__)/2U))/(__BAUDRATE__)) & LPUART_BRR_MASK) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup LPUART_LL_Exported_Functions LPUART Exported Functions + * @{ + */ + +/** @defgroup LPUART_LL_EF_Configuration Configuration functions + * @{ + */ + +/** + * @brief LPUART Enable + * @rmtoll CR1 UE LL_LPUART_Enable + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_Enable(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_UE); +} + +/** + * @brief LPUART Disable + * @note When LPUART is disabled, LPUART prescalers and outputs are stopped immediately, + * and current operations are discarded. The configuration of the LPUART is kept, but all the status + * flags, in the LPUARTx_ISR are set to their default values. + * @note In order to go into low-power mode without generating errors on the line, + * the TE bit must be reset before and the software must wait + * for the TC bit in the LPUART_ISR to be set before resetting the UE bit. + * The DMA requests are also reset when UE = 0 so the DMA channel must + * be disabled before resetting the UE bit. + * @rmtoll CR1 UE LL_LPUART_Disable + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_Disable(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_UE); +} + +/** + * @brief Indicate if LPUART is enabled + * @rmtoll CR1 UE LL_LPUART_IsEnabled + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabled(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL); +} + +/** + * @brief FIFO Mode Enable + * @rmtoll CR1 FIFOEN LL_LPUART_EnableFIFO + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableFIFO(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_FIFOEN); +} + +/** + * @brief FIFO Mode Disable + * @rmtoll CR1 FIFOEN LL_LPUART_DisableFIFO + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableFIFO(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_FIFOEN); +} + +/** + * @brief Indicate if FIFO Mode is enabled + * @rmtoll CR1 FIFOEN LL_LPUART_IsEnabledFIFO + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledFIFO(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_FIFOEN) == (USART_CR1_FIFOEN)) ? 1UL : 0UL); +} + +/** + * @brief Configure TX FIFO Threshold + * @rmtoll CR3 TXFTCFG LL_LPUART_SetTXFIFOThreshold + * @param LPUARTx LPUART Instance + * @param Threshold This parameter can be one of the following values: + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetTXFIFOThreshold(USART_TypeDef *LPUARTx, uint32_t Threshold) +{ + MODIFY_REG(LPUARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos); +} + +/** + * @brief Return TX FIFO Threshold Configuration + * @rmtoll CR3 TXFTCFG LL_LPUART_GetTXFIFOThreshold + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8 + */ +__STATIC_INLINE uint32_t LL_LPUART_GetTXFIFOThreshold(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos); +} + +/** + * @brief Configure RX FIFO Threshold + * @rmtoll CR3 RXFTCFG LL_LPUART_SetRXFIFOThreshold + * @param LPUARTx LPUART Instance + * @param Threshold This parameter can be one of the following values: + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetRXFIFOThreshold(USART_TypeDef *LPUARTx, uint32_t Threshold) +{ + MODIFY_REG(LPUARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos); +} + +/** + * @brief Return RX FIFO Threshold Configuration + * @rmtoll CR3 RXFTCFG LL_LPUART_GetRXFIFOThreshold + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8 + */ +__STATIC_INLINE uint32_t LL_LPUART_GetRXFIFOThreshold(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos); +} + +/** + * @brief Configure TX and RX FIFOs Threshold + * @rmtoll CR3 TXFTCFG LL_LPUART_ConfigFIFOsThreshold\n + * CR3 RXFTCFG LL_LPUART_ConfigFIFOsThreshold + * @param LPUARTx LPUART Instance + * @param TXThreshold This parameter can be one of the following values: + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8 + * @param RXThreshold This parameter can be one of the following values: + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_LPUART_FIFOTHRESHOLD_8_8 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ConfigFIFOsThreshold(USART_TypeDef *LPUARTx, uint32_t TXThreshold, uint32_t RXThreshold) +{ + MODIFY_REG(LPUARTx->CR3, USART_CR3_TXFTCFG | USART_CR3_RXFTCFG, (TXThreshold << USART_CR3_TXFTCFG_Pos) | (RXThreshold << USART_CR3_RXFTCFG_Pos)); +} + +/** + * @brief LPUART enabled in STOP Mode + * @note When this function is enabled, LPUART is able to wake up the MCU from Stop mode, provided that + * LPUART clock selection is HSI or LSE in RCC. + * @rmtoll CR1 UESM LL_LPUART_EnableInStopMode + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableInStopMode(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_UESM); +} + +/** + * @brief LPUART disabled in STOP Mode + * @note When this function is disabled, LPUART is not able to wake up the MCU from Stop mode + * @rmtoll CR1 UESM LL_LPUART_DisableInStopMode + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableInStopMode(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_UESM); +} + +/** + * @brief Indicate if LPUART is enabled in STOP Mode + * (able to wake up MCU from Stop mode or not) + * @rmtoll CR1 UESM LL_LPUART_IsEnabledInStopMode + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledInStopMode(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_UESM) == (USART_CR1_UESM)) ? 1UL : 0UL); +} + +/** + * @brief Receiver Enable (Receiver is enabled and begins searching for a start bit) + * @rmtoll CR1 RE LL_LPUART_EnableDirectionRx + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableDirectionRx(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_RE); +} + +/** + * @brief Receiver Disable + * @rmtoll CR1 RE LL_LPUART_DisableDirectionRx + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableDirectionRx(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_RE); +} + +/** + * @brief Transmitter Enable + * @rmtoll CR1 TE LL_LPUART_EnableDirectionTx + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableDirectionTx(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_TE); +} + +/** + * @brief Transmitter Disable + * @rmtoll CR1 TE LL_LPUART_DisableDirectionTx + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableDirectionTx(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_TE); +} + +/** + * @brief Configure simultaneously enabled/disabled states + * of Transmitter and Receiver + * @rmtoll CR1 RE LL_LPUART_SetTransferDirection\n + * CR1 TE LL_LPUART_SetTransferDirection + * @param LPUARTx LPUART Instance + * @param TransferDirection This parameter can be one of the following values: + * @arg @ref LL_LPUART_DIRECTION_NONE + * @arg @ref LL_LPUART_DIRECTION_RX + * @arg @ref LL_LPUART_DIRECTION_TX + * @arg @ref LL_LPUART_DIRECTION_TX_RX + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetTransferDirection(USART_TypeDef *LPUARTx, uint32_t TransferDirection) +{ + MODIFY_REG(LPUARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection); +} + +/** + * @brief Return enabled/disabled states of Transmitter and Receiver + * @rmtoll CR1 RE LL_LPUART_GetTransferDirection\n + * CR1 TE LL_LPUART_GetTransferDirection + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_DIRECTION_NONE + * @arg @ref LL_LPUART_DIRECTION_RX + * @arg @ref LL_LPUART_DIRECTION_TX + * @arg @ref LL_LPUART_DIRECTION_TX_RX + */ +__STATIC_INLINE uint32_t LL_LPUART_GetTransferDirection(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_RE | USART_CR1_TE)); +} + +/** + * @brief Configure Parity (enabled/disabled and parity mode if enabled) + * @note This function selects if hardware parity control (generation and detection) is enabled or disabled. + * When the parity control is enabled (Odd or Even), computed parity bit is inserted at the MSB position + * (depending on data width) and parity is checked on the received data. + * @rmtoll CR1 PS LL_LPUART_SetParity\n + * CR1 PCE LL_LPUART_SetParity + * @param LPUARTx LPUART Instance + * @param Parity This parameter can be one of the following values: + * @arg @ref LL_LPUART_PARITY_NONE + * @arg @ref LL_LPUART_PARITY_EVEN + * @arg @ref LL_LPUART_PARITY_ODD + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetParity(USART_TypeDef *LPUARTx, uint32_t Parity) +{ + MODIFY_REG(LPUARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity); +} + +/** + * @brief Return Parity configuration (enabled/disabled and parity mode if enabled) + * @rmtoll CR1 PS LL_LPUART_GetParity\n + * CR1 PCE LL_LPUART_GetParity + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_PARITY_NONE + * @arg @ref LL_LPUART_PARITY_EVEN + * @arg @ref LL_LPUART_PARITY_ODD + */ +__STATIC_INLINE uint32_t LL_LPUART_GetParity(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_PS | USART_CR1_PCE)); +} + +/** + * @brief Set Receiver Wake Up method from Mute mode. + * @rmtoll CR1 WAKE LL_LPUART_SetWakeUpMethod + * @param LPUARTx LPUART Instance + * @param Method This parameter can be one of the following values: + * @arg @ref LL_LPUART_WAKEUP_IDLELINE + * @arg @ref LL_LPUART_WAKEUP_ADDRESSMARK + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetWakeUpMethod(USART_TypeDef *LPUARTx, uint32_t Method) +{ + MODIFY_REG(LPUARTx->CR1, USART_CR1_WAKE, Method); +} + +/** + * @brief Return Receiver Wake Up method from Mute mode + * @rmtoll CR1 WAKE LL_LPUART_GetWakeUpMethod + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_WAKEUP_IDLELINE + * @arg @ref LL_LPUART_WAKEUP_ADDRESSMARK + */ +__STATIC_INLINE uint32_t LL_LPUART_GetWakeUpMethod(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_WAKE)); +} + +/** + * @brief Set Word length (nb of data bits, excluding start and stop bits) + * @rmtoll CR1 M LL_LPUART_SetDataWidth + * @param LPUARTx LPUART Instance + * @param DataWidth This parameter can be one of the following values: + * @arg @ref LL_LPUART_DATAWIDTH_7B + * @arg @ref LL_LPUART_DATAWIDTH_8B + * @arg @ref LL_LPUART_DATAWIDTH_9B + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetDataWidth(USART_TypeDef *LPUARTx, uint32_t DataWidth) +{ + MODIFY_REG(LPUARTx->CR1, USART_CR1_M, DataWidth); +} + +/** + * @brief Return Word length (i.e. nb of data bits, excluding start and stop bits) + * @rmtoll CR1 M LL_LPUART_GetDataWidth + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_DATAWIDTH_7B + * @arg @ref LL_LPUART_DATAWIDTH_8B + * @arg @ref LL_LPUART_DATAWIDTH_9B + */ +__STATIC_INLINE uint32_t LL_LPUART_GetDataWidth(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_M)); +} + +/** + * @brief Allow switch between Mute Mode and Active mode + * @rmtoll CR1 MME LL_LPUART_EnableMuteMode + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableMuteMode(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_MME); +} + +/** + * @brief Prevent Mute Mode use. Set Receiver in active mode permanently. + * @rmtoll CR1 MME LL_LPUART_DisableMuteMode + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableMuteMode(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_MME); +} + +/** + * @brief Indicate if switch between Mute Mode and Active mode is allowed + * @rmtoll CR1 MME LL_LPUART_IsEnabledMuteMode + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledMuteMode(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_MME) == (USART_CR1_MME)) ? 1UL : 0UL); +} + +/** + * @brief Configure Clock source prescaler for baudrate generator and oversampling + * @rmtoll PRESC PRESCALER LL_LPUART_SetPrescaler + * @param LPUARTx LPUART Instance + * @param PrescalerValue This parameter can be one of the following values: + * @arg @ref LL_LPUART_PRESCALER_DIV1 + * @arg @ref LL_LPUART_PRESCALER_DIV2 + * @arg @ref LL_LPUART_PRESCALER_DIV4 + * @arg @ref LL_LPUART_PRESCALER_DIV6 + * @arg @ref LL_LPUART_PRESCALER_DIV8 + * @arg @ref LL_LPUART_PRESCALER_DIV10 + * @arg @ref LL_LPUART_PRESCALER_DIV12 + * @arg @ref LL_LPUART_PRESCALER_DIV16 + * @arg @ref LL_LPUART_PRESCALER_DIV32 + * @arg @ref LL_LPUART_PRESCALER_DIV64 + * @arg @ref LL_LPUART_PRESCALER_DIV128 + * @arg @ref LL_LPUART_PRESCALER_DIV256 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetPrescaler(USART_TypeDef *LPUARTx, uint32_t PrescalerValue) +{ + MODIFY_REG(LPUARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue); +} + +/** + * @brief Retrieve the Clock source prescaler for baudrate generator and oversampling + * @rmtoll PRESC PRESCALER LL_LPUART_GetPrescaler + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_PRESCALER_DIV1 + * @arg @ref LL_LPUART_PRESCALER_DIV2 + * @arg @ref LL_LPUART_PRESCALER_DIV4 + * @arg @ref LL_LPUART_PRESCALER_DIV6 + * @arg @ref LL_LPUART_PRESCALER_DIV8 + * @arg @ref LL_LPUART_PRESCALER_DIV10 + * @arg @ref LL_LPUART_PRESCALER_DIV12 + * @arg @ref LL_LPUART_PRESCALER_DIV16 + * @arg @ref LL_LPUART_PRESCALER_DIV32 + * @arg @ref LL_LPUART_PRESCALER_DIV64 + * @arg @ref LL_LPUART_PRESCALER_DIV128 + * @arg @ref LL_LPUART_PRESCALER_DIV256 + */ +__STATIC_INLINE uint32_t LL_LPUART_GetPrescaler(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->PRESC, USART_PRESC_PRESCALER)); +} + +/** + * @brief Set the length of the stop bits + * @rmtoll CR2 STOP LL_LPUART_SetStopBitsLength + * @param LPUARTx LPUART Instance + * @param StopBits This parameter can be one of the following values: + * @arg @ref LL_LPUART_STOPBITS_1 + * @arg @ref LL_LPUART_STOPBITS_2 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetStopBitsLength(USART_TypeDef *LPUARTx, uint32_t StopBits) +{ + MODIFY_REG(LPUARTx->CR2, USART_CR2_STOP, StopBits); +} + +/** + * @brief Retrieve the length of the stop bits + * @rmtoll CR2 STOP LL_LPUART_GetStopBitsLength + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_STOPBITS_1 + * @arg @ref LL_LPUART_STOPBITS_2 + */ +__STATIC_INLINE uint32_t LL_LPUART_GetStopBitsLength(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_STOP)); +} + +/** + * @brief Configure Character frame format (Datawidth, Parity control, Stop Bits) + * @note Call of this function is equivalent to following function call sequence : + * - Data Width configuration using @ref LL_LPUART_SetDataWidth() function + * - Parity Control and mode configuration using @ref LL_LPUART_SetParity() function + * - Stop bits configuration using @ref LL_LPUART_SetStopBitsLength() function + * @rmtoll CR1 PS LL_LPUART_ConfigCharacter\n + * CR1 PCE LL_LPUART_ConfigCharacter\n + * CR1 M LL_LPUART_ConfigCharacter\n + * CR2 STOP LL_LPUART_ConfigCharacter + * @param LPUARTx LPUART Instance + * @param DataWidth This parameter can be one of the following values: + * @arg @ref LL_LPUART_DATAWIDTH_7B + * @arg @ref LL_LPUART_DATAWIDTH_8B + * @arg @ref LL_LPUART_DATAWIDTH_9B + * @param Parity This parameter can be one of the following values: + * @arg @ref LL_LPUART_PARITY_NONE + * @arg @ref LL_LPUART_PARITY_EVEN + * @arg @ref LL_LPUART_PARITY_ODD + * @param StopBits This parameter can be one of the following values: + * @arg @ref LL_LPUART_STOPBITS_1 + * @arg @ref LL_LPUART_STOPBITS_2 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ConfigCharacter(USART_TypeDef *LPUARTx, uint32_t DataWidth, uint32_t Parity, + uint32_t StopBits) +{ + MODIFY_REG(LPUARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth); + MODIFY_REG(LPUARTx->CR2, USART_CR2_STOP, StopBits); +} + +/** + * @brief Configure TX/RX pins swapping setting. + * @rmtoll CR2 SWAP LL_LPUART_SetTXRXSwap + * @param LPUARTx LPUART Instance + * @param SwapConfig This parameter can be one of the following values: + * @arg @ref LL_LPUART_TXRX_STANDARD + * @arg @ref LL_LPUART_TXRX_SWAPPED + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetTXRXSwap(USART_TypeDef *LPUARTx, uint32_t SwapConfig) +{ + MODIFY_REG(LPUARTx->CR2, USART_CR2_SWAP, SwapConfig); +} + +/** + * @brief Retrieve TX/RX pins swapping configuration. + * @rmtoll CR2 SWAP LL_LPUART_GetTXRXSwap + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_TXRX_STANDARD + * @arg @ref LL_LPUART_TXRX_SWAPPED + */ +__STATIC_INLINE uint32_t LL_LPUART_GetTXRXSwap(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_SWAP)); +} + +/** + * @brief Configure RX pin active level logic + * @rmtoll CR2 RXINV LL_LPUART_SetRXPinLevel + * @param LPUARTx LPUART Instance + * @param PinInvMethod This parameter can be one of the following values: + * @arg @ref LL_LPUART_RXPIN_LEVEL_STANDARD + * @arg @ref LL_LPUART_RXPIN_LEVEL_INVERTED + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetRXPinLevel(USART_TypeDef *LPUARTx, uint32_t PinInvMethod) +{ + MODIFY_REG(LPUARTx->CR2, USART_CR2_RXINV, PinInvMethod); +} + +/** + * @brief Retrieve RX pin active level logic configuration + * @rmtoll CR2 RXINV LL_LPUART_GetRXPinLevel + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_RXPIN_LEVEL_STANDARD + * @arg @ref LL_LPUART_RXPIN_LEVEL_INVERTED + */ +__STATIC_INLINE uint32_t LL_LPUART_GetRXPinLevel(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_RXINV)); +} + +/** + * @brief Configure TX pin active level logic + * @rmtoll CR2 TXINV LL_LPUART_SetTXPinLevel + * @param LPUARTx LPUART Instance + * @param PinInvMethod This parameter can be one of the following values: + * @arg @ref LL_LPUART_TXPIN_LEVEL_STANDARD + * @arg @ref LL_LPUART_TXPIN_LEVEL_INVERTED + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetTXPinLevel(USART_TypeDef *LPUARTx, uint32_t PinInvMethod) +{ + MODIFY_REG(LPUARTx->CR2, USART_CR2_TXINV, PinInvMethod); +} + +/** + * @brief Retrieve TX pin active level logic configuration + * @rmtoll CR2 TXINV LL_LPUART_GetTXPinLevel + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_TXPIN_LEVEL_STANDARD + * @arg @ref LL_LPUART_TXPIN_LEVEL_INVERTED + */ +__STATIC_INLINE uint32_t LL_LPUART_GetTXPinLevel(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_TXINV)); +} + +/** + * @brief Configure Binary data logic. + * + * @note Allow to define how Logical data from the data register are send/received : + * either in positive/direct logic (1=H, 0=L) or in negative/inverse logic (1=L, 0=H) + * @rmtoll CR2 DATAINV LL_LPUART_SetBinaryDataLogic + * @param LPUARTx LPUART Instance + * @param DataLogic This parameter can be one of the following values: + * @arg @ref LL_LPUART_BINARY_LOGIC_POSITIVE + * @arg @ref LL_LPUART_BINARY_LOGIC_NEGATIVE + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetBinaryDataLogic(USART_TypeDef *LPUARTx, uint32_t DataLogic) +{ + MODIFY_REG(LPUARTx->CR2, USART_CR2_DATAINV, DataLogic); +} + +/** + * @brief Retrieve Binary data configuration + * @rmtoll CR2 DATAINV LL_LPUART_GetBinaryDataLogic + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_BINARY_LOGIC_POSITIVE + * @arg @ref LL_LPUART_BINARY_LOGIC_NEGATIVE + */ +__STATIC_INLINE uint32_t LL_LPUART_GetBinaryDataLogic(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_DATAINV)); +} + +/** + * @brief Configure transfer bit order (either Less or Most Significant Bit First) + * @note MSB First means data is transmitted/received with the MSB first, following the start bit. + * LSB First means data is transmitted/received with data bit 0 first, following the start bit. + * @rmtoll CR2 MSBFIRST LL_LPUART_SetTransferBitOrder + * @param LPUARTx LPUART Instance + * @param BitOrder This parameter can be one of the following values: + * @arg @ref LL_LPUART_BITORDER_LSBFIRST + * @arg @ref LL_LPUART_BITORDER_MSBFIRST + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetTransferBitOrder(USART_TypeDef *LPUARTx, uint32_t BitOrder) +{ + MODIFY_REG(LPUARTx->CR2, USART_CR2_MSBFIRST, BitOrder); +} + +/** + * @brief Return transfer bit order (either Less or Most Significant Bit First) + * @note MSB First means data is transmitted/received with the MSB first, following the start bit. + * LSB First means data is transmitted/received with data bit 0 first, following the start bit. + * @rmtoll CR2 MSBFIRST LL_LPUART_GetTransferBitOrder + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_BITORDER_LSBFIRST + * @arg @ref LL_LPUART_BITORDER_MSBFIRST + */ +__STATIC_INLINE uint32_t LL_LPUART_GetTransferBitOrder(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_MSBFIRST)); +} + +/** + * @brief Set Address of the LPUART node. + * @note This is used in multiprocessor communication during Mute mode or Stop mode, + * for wake up with address mark detection. + * @note 4bits address node is used when 4-bit Address Detection is selected in ADDM7. + * (b7-b4 should be set to 0) + * 8bits address node is used when 7-bit Address Detection is selected in ADDM7. + * (This is used in multiprocessor communication during Mute mode or Stop mode, + * for wake up with 7-bit address mark detection. + * The MSB of the character sent by the transmitter should be equal to 1. + * It may also be used for character detection during normal reception, + * Mute mode inactive (for example, end of block detection in ModBus protocol). + * In this case, the whole received character (8-bit) is compared to the ADD[7:0] + * value and CMF flag is set on match) + * @rmtoll CR2 ADD LL_LPUART_ConfigNodeAddress\n + * CR2 ADDM7 LL_LPUART_ConfigNodeAddress + * @param LPUARTx LPUART Instance + * @param AddressLen This parameter can be one of the following values: + * @arg @ref LL_LPUART_ADDRESS_DETECT_4B + * @arg @ref LL_LPUART_ADDRESS_DETECT_7B + * @param NodeAddress 4 or 7 bit Address of the LPUART node. + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ConfigNodeAddress(USART_TypeDef *LPUARTx, uint32_t AddressLen, uint32_t NodeAddress) +{ + MODIFY_REG(LPUARTx->CR2, USART_CR2_ADD | USART_CR2_ADDM7, + (uint32_t)(AddressLen | (NodeAddress << USART_CR2_ADD_Pos))); +} + +/** + * @brief Return 8 bit Address of the LPUART node as set in ADD field of CR2. + * @note If 4-bit Address Detection is selected in ADDM7, + * only 4bits (b3-b0) of returned value are relevant (b31-b4 are not relevant) + * If 7-bit Address Detection is selected in ADDM7, + * only 8bits (b7-b0) of returned value are relevant (b31-b8 are not relevant) + * @rmtoll CR2 ADD LL_LPUART_GetNodeAddress + * @param LPUARTx LPUART Instance + * @retval Address of the LPUART node (Value between Min_Data=0 and Max_Data=255) + */ +__STATIC_INLINE uint32_t LL_LPUART_GetNodeAddress(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_ADD) >> USART_CR2_ADD_Pos); +} + +/** + * @brief Return Length of Node Address used in Address Detection mode (7-bit or 4-bit) + * @rmtoll CR2 ADDM7 LL_LPUART_GetNodeAddressLen + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_ADDRESS_DETECT_4B + * @arg @ref LL_LPUART_ADDRESS_DETECT_7B + */ +__STATIC_INLINE uint32_t LL_LPUART_GetNodeAddressLen(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR2, USART_CR2_ADDM7)); +} + +/** + * @brief Enable RTS HW Flow Control + * @rmtoll CR3 RTSE LL_LPUART_EnableRTSHWFlowCtrl + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableRTSHWFlowCtrl(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_RTSE); +} + +/** + * @brief Disable RTS HW Flow Control + * @rmtoll CR3 RTSE LL_LPUART_DisableRTSHWFlowCtrl + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableRTSHWFlowCtrl(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_RTSE); +} + +/** + * @brief Enable CTS HW Flow Control + * @rmtoll CR3 CTSE LL_LPUART_EnableCTSHWFlowCtrl + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableCTSHWFlowCtrl(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_CTSE); +} + +/** + * @brief Disable CTS HW Flow Control + * @rmtoll CR3 CTSE LL_LPUART_DisableCTSHWFlowCtrl + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableCTSHWFlowCtrl(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_CTSE); +} + +/** + * @brief Configure HW Flow Control mode (both CTS and RTS) + * @rmtoll CR3 RTSE LL_LPUART_SetHWFlowCtrl\n + * CR3 CTSE LL_LPUART_SetHWFlowCtrl + * @param LPUARTx LPUART Instance + * @param HardwareFlowControl This parameter can be one of the following values: + * @arg @ref LL_LPUART_HWCONTROL_NONE + * @arg @ref LL_LPUART_HWCONTROL_RTS + * @arg @ref LL_LPUART_HWCONTROL_CTS + * @arg @ref LL_LPUART_HWCONTROL_RTS_CTS + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetHWFlowCtrl(USART_TypeDef *LPUARTx, uint32_t HardwareFlowControl) +{ + MODIFY_REG(LPUARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl); +} + +/** + * @brief Return HW Flow Control configuration (both CTS and RTS) + * @rmtoll CR3 RTSE LL_LPUART_GetHWFlowCtrl\n + * CR3 CTSE LL_LPUART_GetHWFlowCtrl + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_HWCONTROL_NONE + * @arg @ref LL_LPUART_HWCONTROL_RTS + * @arg @ref LL_LPUART_HWCONTROL_CTS + * @arg @ref LL_LPUART_HWCONTROL_RTS_CTS + */ +__STATIC_INLINE uint32_t LL_LPUART_GetHWFlowCtrl(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE)); +} + +/** + * @brief Enable Overrun detection + * @rmtoll CR3 OVRDIS LL_LPUART_EnableOverrunDetect + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableOverrunDetect(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_OVRDIS); +} + +/** + * @brief Disable Overrun detection + * @rmtoll CR3 OVRDIS LL_LPUART_DisableOverrunDetect + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableOverrunDetect(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_OVRDIS); +} + +/** + * @brief Indicate if Overrun detection is enabled + * @rmtoll CR3 OVRDIS LL_LPUART_IsEnabledOverrunDetect + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledOverrunDetect(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_OVRDIS) != USART_CR3_OVRDIS) ? 1UL : 0UL); +} + +/** + * @brief Select event type for Wake UP Interrupt Flag (WUS[1:0] bits) + * @rmtoll CR3 WUS LL_LPUART_SetWKUPType + * @param LPUARTx LPUART Instance + * @param Type This parameter can be one of the following values: + * @arg @ref LL_LPUART_WAKEUP_ON_ADDRESS + * @arg @ref LL_LPUART_WAKEUP_ON_STARTBIT + * @arg @ref LL_LPUART_WAKEUP_ON_RXNE + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetWKUPType(USART_TypeDef *LPUARTx, uint32_t Type) +{ + MODIFY_REG(LPUARTx->CR3, USART_CR3_WUS, Type); +} + +/** + * @brief Return event type for Wake UP Interrupt Flag (WUS[1:0] bits) + * @rmtoll CR3 WUS LL_LPUART_GetWKUPType + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_WAKEUP_ON_ADDRESS + * @arg @ref LL_LPUART_WAKEUP_ON_STARTBIT + * @arg @ref LL_LPUART_WAKEUP_ON_RXNE + */ +__STATIC_INLINE uint32_t LL_LPUART_GetWKUPType(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_WUS)); +} + +/** + * @brief Configure LPUART BRR register for achieving expected Baud Rate value. + * + * @note Compute and set LPUARTDIV value in BRR Register (full BRR content) + * according to used Peripheral Clock and expected Baud Rate values + * @note Peripheral clock and Baud Rate values provided as function parameters should be valid + * (Baud rate value != 0). + * @note Provided that LPUARTx_BRR must be > = 0x300 and LPUART_BRR is 20-bit, + * a care should be taken when generating high baud rates using high PeriphClk + * values. PeriphClk must be in the range [3 x BaudRate, 4096 x BaudRate]. + * @rmtoll BRR BRR LL_LPUART_SetBaudRate + * @param LPUARTx LPUART Instance + * @param PeriphClk Peripheral Clock + * @param PrescalerValue This parameter can be one of the following values: + * @arg @ref LL_LPUART_PRESCALER_DIV1 + * @arg @ref LL_LPUART_PRESCALER_DIV2 + * @arg @ref LL_LPUART_PRESCALER_DIV4 + * @arg @ref LL_LPUART_PRESCALER_DIV6 + * @arg @ref LL_LPUART_PRESCALER_DIV8 + * @arg @ref LL_LPUART_PRESCALER_DIV10 + * @arg @ref LL_LPUART_PRESCALER_DIV12 + * @arg @ref LL_LPUART_PRESCALER_DIV16 + * @arg @ref LL_LPUART_PRESCALER_DIV32 + * @arg @ref LL_LPUART_PRESCALER_DIV64 + * @arg @ref LL_LPUART_PRESCALER_DIV128 + * @arg @ref LL_LPUART_PRESCALER_DIV256 + * @param BaudRate Baud Rate + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetBaudRate(USART_TypeDef *LPUARTx, uint32_t PeriphClk, uint32_t PrescalerValue, + uint32_t BaudRate) +{ + LPUARTx->BRR = __LL_LPUART_DIV(PeriphClk, PrescalerValue, BaudRate); +} + +/** + * @brief Return current Baud Rate value, according to LPUARTDIV present in BRR register + * (full BRR content), and to used Peripheral Clock values + * @note In case of non-initialized or invalid value stored in BRR register, value 0 will be returned. + * @rmtoll BRR BRR LL_LPUART_GetBaudRate + * @param LPUARTx LPUART Instance + * @param PeriphClk Peripheral Clock + * @param PrescalerValue This parameter can be one of the following values: + * @arg @ref LL_LPUART_PRESCALER_DIV1 + * @arg @ref LL_LPUART_PRESCALER_DIV2 + * @arg @ref LL_LPUART_PRESCALER_DIV4 + * @arg @ref LL_LPUART_PRESCALER_DIV6 + * @arg @ref LL_LPUART_PRESCALER_DIV8 + * @arg @ref LL_LPUART_PRESCALER_DIV10 + * @arg @ref LL_LPUART_PRESCALER_DIV12 + * @arg @ref LL_LPUART_PRESCALER_DIV16 + * @arg @ref LL_LPUART_PRESCALER_DIV32 + * @arg @ref LL_LPUART_PRESCALER_DIV64 + * @arg @ref LL_LPUART_PRESCALER_DIV128 + * @arg @ref LL_LPUART_PRESCALER_DIV256 + * @retval Baud Rate + */ +__STATIC_INLINE uint32_t LL_LPUART_GetBaudRate(USART_TypeDef *LPUARTx, uint32_t PeriphClk, uint32_t PrescalerValue) +{ + register uint32_t lpuartdiv; + register uint32_t brrresult; + register uint32_t periphclkpresc = (uint32_t)(PeriphClk / (LPUART_PRESCALER_TAB[(uint16_t)PrescalerValue])); + + lpuartdiv = LPUARTx->BRR & LPUART_BRR_MASK; + + if (lpuartdiv >= LPUART_BRR_MIN_VALUE) + { + brrresult = (uint32_t)(((uint64_t)(periphclkpresc) * LPUART_LPUARTDIV_FREQ_MUL) / lpuartdiv); + } + else + { + brrresult = 0x0UL; + } + + return (brrresult); +} + +/** + * @} + */ + +/** @defgroup LPUART_LL_EF_Configuration_HalfDuplex Configuration functions related to Half Duplex feature + * @{ + */ + +/** + * @brief Enable Single Wire Half-Duplex mode + * @rmtoll CR3 HDSEL LL_LPUART_EnableHalfDuplex + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableHalfDuplex(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_HDSEL); +} + +/** + * @brief Disable Single Wire Half-Duplex mode + * @rmtoll CR3 HDSEL LL_LPUART_DisableHalfDuplex + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableHalfDuplex(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_HDSEL); +} + +/** + * @brief Indicate if Single Wire Half-Duplex mode is enabled + * @rmtoll CR3 HDSEL LL_LPUART_IsEnabledHalfDuplex + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledHalfDuplex(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_HDSEL) == (USART_CR3_HDSEL)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup LPUART_LL_EF_Configuration_DE Configuration functions related to Driver Enable feature + * @{ + */ + +/** + * @brief Set DEDT (Driver Enable De-Assertion Time), Time value expressed on 5 bits ([4:0] bits). + * @rmtoll CR1 DEDT LL_LPUART_SetDEDeassertionTime + * @param LPUARTx LPUART Instance + * @param Time Value between Min_Data=0 and Max_Data=31 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetDEDeassertionTime(USART_TypeDef *LPUARTx, uint32_t Time) +{ + MODIFY_REG(LPUARTx->CR1, USART_CR1_DEDT, Time << USART_CR1_DEDT_Pos); +} + +/** + * @brief Return DEDT (Driver Enable De-Assertion Time) + * @rmtoll CR1 DEDT LL_LPUART_GetDEDeassertionTime + * @param LPUARTx LPUART Instance + * @retval Time value expressed on 5 bits ([4:0] bits) : c + */ +__STATIC_INLINE uint32_t LL_LPUART_GetDEDeassertionTime(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_DEDT) >> USART_CR1_DEDT_Pos); +} + +/** + * @brief Set DEAT (Driver Enable Assertion Time), Time value expressed on 5 bits ([4:0] bits). + * @rmtoll CR1 DEAT LL_LPUART_SetDEAssertionTime + * @param LPUARTx LPUART Instance + * @param Time Value between Min_Data=0 and Max_Data=31 + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetDEAssertionTime(USART_TypeDef *LPUARTx, uint32_t Time) +{ + MODIFY_REG(LPUARTx->CR1, USART_CR1_DEAT, Time << USART_CR1_DEAT_Pos); +} + +/** + * @brief Return DEAT (Driver Enable Assertion Time) + * @rmtoll CR1 DEAT LL_LPUART_GetDEAssertionTime + * @param LPUARTx LPUART Instance + * @retval Time value expressed on 5 bits ([4:0] bits) : Time Value between Min_Data=0 and Max_Data=31 + */ +__STATIC_INLINE uint32_t LL_LPUART_GetDEAssertionTime(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR1, USART_CR1_DEAT) >> USART_CR1_DEAT_Pos); +} + +/** + * @brief Enable Driver Enable (DE) Mode + * @rmtoll CR3 DEM LL_LPUART_EnableDEMode + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableDEMode(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_DEM); +} + +/** + * @brief Disable Driver Enable (DE) Mode + * @rmtoll CR3 DEM LL_LPUART_DisableDEMode + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableDEMode(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_DEM); +} + +/** + * @brief Indicate if Driver Enable (DE) Mode is enabled + * @rmtoll CR3 DEM LL_LPUART_IsEnabledDEMode + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledDEMode(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_DEM) == (USART_CR3_DEM)) ? 1UL : 0UL); +} + +/** + * @brief Select Driver Enable Polarity + * @rmtoll CR3 DEP LL_LPUART_SetDESignalPolarity + * @param LPUARTx LPUART Instance + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_LPUART_DE_POLARITY_HIGH + * @arg @ref LL_LPUART_DE_POLARITY_LOW + * @retval None + */ +__STATIC_INLINE void LL_LPUART_SetDESignalPolarity(USART_TypeDef *LPUARTx, uint32_t Polarity) +{ + MODIFY_REG(LPUARTx->CR3, USART_CR3_DEP, Polarity); +} + +/** + * @brief Return Driver Enable Polarity + * @rmtoll CR3 DEP LL_LPUART_GetDESignalPolarity + * @param LPUARTx LPUART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_LPUART_DE_POLARITY_HIGH + * @arg @ref LL_LPUART_DE_POLARITY_LOW + */ +__STATIC_INLINE uint32_t LL_LPUART_GetDESignalPolarity(USART_TypeDef *LPUARTx) +{ + return (uint32_t)(READ_BIT(LPUARTx->CR3, USART_CR3_DEP)); +} + +/** + * @} + */ + +/** @defgroup LPUART_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Check if the LPUART Parity Error Flag is set or not + * @rmtoll ISR PE LL_LPUART_IsActiveFlag_PE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_PE(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Framing Error Flag is set or not + * @rmtoll ISR FE LL_LPUART_IsActiveFlag_FE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_FE(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Noise error detected Flag is set or not + * @rmtoll ISR NE LL_LPUART_IsActiveFlag_NE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_NE(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART OverRun Error Flag is set or not + * @rmtoll ISR ORE LL_LPUART_IsActiveFlag_ORE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_ORE(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART IDLE line detected Flag is set or not + * @rmtoll ISR IDLE LL_LPUART_IsActiveFlag_IDLE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_IDLE(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL); +} + +/* Legacy define */ +#define LL_LPUART_IsActiveFlag_RXNE LL_LPUART_IsActiveFlag_RXNE_RXFNE + +/** + * @brief Check if the LPUART Read Data Register or LPUART RX FIFO Not Empty Flag is set or not + * @rmtoll ISR RXNE_RXFNE LL_LPUART_IsActiveFlag_RXNE_RXFNE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_RXNE_RXFNE(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Transmission Complete Flag is set or not + * @rmtoll ISR TC LL_LPUART_IsActiveFlag_TC + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TC(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL); +} + +/* Legacy define */ +#define LL_LPUART_IsActiveFlag_TXE LL_LPUART_IsActiveFlag_TXE_TXFNF + +/** + * @brief Check if the LPUART Transmit Data Register Empty or LPUART TX FIFO Not Full Flag is set or not + * @rmtoll ISR TXE_TXFNF LL_LPUART_IsActiveFlag_TXE_TXFNF + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART CTS interrupt Flag is set or not + * @rmtoll ISR CTSIF LL_LPUART_IsActiveFlag_nCTS + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_nCTS(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_CTSIF) == (USART_ISR_CTSIF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART CTS Flag is set or not + * @rmtoll ISR CTS LL_LPUART_IsActiveFlag_CTS + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_CTS(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_CTS) == (USART_ISR_CTS)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Busy Flag is set or not + * @rmtoll ISR BUSY LL_LPUART_IsActiveFlag_BUSY + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_BUSY(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_BUSY) == (USART_ISR_BUSY)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Character Match Flag is set or not + * @rmtoll ISR CMF LL_LPUART_IsActiveFlag_CM + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_CM(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_CMF) == (USART_ISR_CMF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Send Break Flag is set or not + * @rmtoll ISR SBKF LL_LPUART_IsActiveFlag_SBK + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_SBK(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_SBKF) == (USART_ISR_SBKF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Receive Wake Up from mute mode Flag is set or not + * @rmtoll ISR RWU LL_LPUART_IsActiveFlag_RWU + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_RWU(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_RWU) == (USART_ISR_RWU)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Wake Up from stop mode Flag is set or not + * @rmtoll ISR WUF LL_LPUART_IsActiveFlag_WKUP + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_WKUP(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_WUF) == (USART_ISR_WUF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Transmit Enable Acknowledge Flag is set or not + * @rmtoll ISR TEACK LL_LPUART_IsActiveFlag_TEACK + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TEACK(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Receive Enable Acknowledge Flag is set or not + * @rmtoll ISR REACK LL_LPUART_IsActiveFlag_REACK + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_REACK(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART TX FIFO Empty Flag is set or not + * @rmtoll ISR TXFE LL_LPUART_IsActiveFlag_TXFE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TXFE(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_TXFE) == (USART_ISR_TXFE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART RX FIFO Full Flag is set or not + * @rmtoll ISR RXFF LL_LPUART_IsActiveFlag_RXFF + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_RXFF(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_RXFF) == (USART_ISR_RXFF)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART TX FIFO Threshold Flag is set or not + * @rmtoll ISR TXFT LL_LPUART_IsActiveFlag_TXFT + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_TXFT(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_TXFT) == (USART_ISR_TXFT)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART RX FIFO Threshold Flag is set or not + * @rmtoll ISR RXFT LL_LPUART_IsActiveFlag_RXFT + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsActiveFlag_RXFT(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->ISR, USART_ISR_RXFT) == (USART_ISR_RXFT)) ? 1UL : 0UL); +} + +/** + * @brief Clear Parity Error Flag + * @rmtoll ICR PECF LL_LPUART_ClearFlag_PE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_PE(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_PECF); +} + +/** + * @brief Clear Framing Error Flag + * @rmtoll ICR FECF LL_LPUART_ClearFlag_FE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_FE(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_FECF); +} + +/** + * @brief Clear Noise detected Flag + * @rmtoll ICR NECF LL_LPUART_ClearFlag_NE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_NE(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_NECF); +} + +/** + * @brief Clear OverRun Error Flag + * @rmtoll ICR ORECF LL_LPUART_ClearFlag_ORE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_ORE(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_ORECF); +} + +/** + * @brief Clear IDLE line detected Flag + * @rmtoll ICR IDLECF LL_LPUART_ClearFlag_IDLE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_IDLE(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_IDLECF); +} + +/** + * @brief Clear TX FIFO Empty Flag + * @rmtoll ICR TXFECF LL_LPUART_ClearFlag_TXFE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_TXFE(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_TXFECF); +} + +/** + * @brief Clear Transmission Complete Flag + * @rmtoll ICR TCCF LL_LPUART_ClearFlag_TC + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_TC(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_TCCF); +} + +/** + * @brief Clear CTS Interrupt Flag + * @rmtoll ICR CTSCF LL_LPUART_ClearFlag_nCTS + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_nCTS(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_CTSCF); +} + +/** + * @brief Clear Character Match Flag + * @rmtoll ICR CMCF LL_LPUART_ClearFlag_CM + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_CM(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_CMCF); +} + +/** + * @brief Clear Wake Up from stop mode Flag + * @rmtoll ICR WUCF LL_LPUART_ClearFlag_WKUP + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_ClearFlag_WKUP(USART_TypeDef *LPUARTx) +{ + WRITE_REG(LPUARTx->ICR, USART_ICR_WUCF); +} + +/** + * @} + */ + +/** @defgroup LPUART_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable IDLE Interrupt + * @rmtoll CR1 IDLEIE LL_LPUART_EnableIT_IDLE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_IDLE(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_IDLEIE); +} + +/* Legacy define */ +#define LL_LPUART_EnableIT_RXNE LL_LPUART_EnableIT_RXNE_RXFNE + +/** + * @brief Enable RX Not Empty and RX FIFO Not Empty Interrupt + * @rmtoll CR1 RXNEIE_RXFNEIE LL_LPUART_EnableIT_RXNE_RXFNE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_RXNE_RXFNE(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE); +} + +/** + * @brief Enable Transmission Complete Interrupt + * @rmtoll CR1 TCIE LL_LPUART_EnableIT_TC + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_TC(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_TCIE); +} + +/* Legacy define */ +#define LL_LPUART_EnableIT_TXE LL_LPUART_EnableIT_TXE_TXFNF + +/** + * @brief Enable TX Empty and TX FIFO Not Full Interrupt + * @rmtoll CR1 TXEIE_TXFNFIE LL_LPUART_EnableIT_TXE_TXFNF + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_TXE_TXFNF(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_TXEIE_TXFNFIE); +} + +/** + * @brief Enable Parity Error Interrupt + * @rmtoll CR1 PEIE LL_LPUART_EnableIT_PE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_PE(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_PEIE); +} + +/** + * @brief Enable Character Match Interrupt + * @rmtoll CR1 CMIE LL_LPUART_EnableIT_CM + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_CM(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_CMIE); +} + +/** + * @brief Enable TX FIFO Empty Interrupt + * @rmtoll CR1 TXFEIE LL_LPUART_EnableIT_TXFE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_TXFE(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_TXFEIE); +} + +/** + * @brief Enable RX FIFO Full Interrupt + * @rmtoll CR1 RXFFIE LL_LPUART_EnableIT_RXFF + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_RXFF(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR1, USART_CR1_RXFFIE); +} + +/** + * @brief Enable Error Interrupt + * @note When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a framing + * error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the LPUARTx_ISR register). + * - 0: Interrupt is inhibited + * - 1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the LPUARTx_ISR register. + * @rmtoll CR3 EIE LL_LPUART_EnableIT_ERROR + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_ERROR(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_EIE); +} + +/** + * @brief Enable CTS Interrupt + * @rmtoll CR3 CTSIE LL_LPUART_EnableIT_CTS + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_CTS(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_CTSIE); +} + +/** + * @brief Enable Wake Up from Stop Mode Interrupt + * @rmtoll CR3 WUFIE LL_LPUART_EnableIT_WKUP + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_WKUP(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_WUFIE); +} + +/** + * @brief Enable TX FIFO Threshold Interrupt + * @rmtoll CR3 TXFTIE LL_LPUART_EnableIT_TXFT + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_TXFT(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_TXFTIE); +} + +/** + * @brief Enable RX FIFO Threshold Interrupt + * @rmtoll CR3 RXFTIE LL_LPUART_EnableIT_RXFT + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableIT_RXFT(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_RXFTIE); +} + +/** + * @brief Disable IDLE Interrupt + * @rmtoll CR1 IDLEIE LL_LPUART_DisableIT_IDLE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_IDLE(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_IDLEIE); +} + +/* Legacy define */ +#define LL_LPUART_DisableIT_RXNE LL_LPUART_DisableIT_RXNE_RXFNE + +/** + * @brief Disable RX Not Empty and RX FIFO Not Empty Interrupt + * @rmtoll CR1 RXNEIE_RXFNEIE LL_LPUART_DisableIT_RXNE_RXFNE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_RXNE_RXFNE(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE); +} + +/** + * @brief Disable Transmission Complete Interrupt + * @rmtoll CR1 TCIE LL_LPUART_DisableIT_TC + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_TC(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_TCIE); +} + +/* Legacy define */ +#define LL_LPUART_DisableIT_TXE LL_LPUART_DisableIT_TXE_TXFNF + +/** + * @brief Disable TX Empty and TX FIFO Not Full Interrupt + * @rmtoll CR1 TXEIE_TXFNFIE LL_LPUART_DisableIT_TXE_TXFNF + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_TXE_TXFNF(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_TXEIE_TXFNFIE); +} + +/** + * @brief Disable Parity Error Interrupt + * @rmtoll CR1 PEIE LL_LPUART_DisableIT_PE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_PE(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_PEIE); +} + +/** + * @brief Disable Character Match Interrupt + * @rmtoll CR1 CMIE LL_LPUART_DisableIT_CM + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_CM(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_CMIE); +} + +/** + * @brief Disable TX FIFO Empty Interrupt + * @rmtoll CR1 TXFEIE LL_LPUART_DisableIT_TXFE + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_TXFE(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_TXFEIE); +} + +/** + * @brief Disable RX FIFO Full Interrupt + * @rmtoll CR1 RXFFIE LL_LPUART_DisableIT_RXFF + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_RXFF(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR1, USART_CR1_RXFFIE); +} + +/** + * @brief Disable Error Interrupt + * @note When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a framing + * error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the LPUARTx_ISR register). + * - 0: Interrupt is inhibited + * - 1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the LPUARTx_ISR register. + * @rmtoll CR3 EIE LL_LPUART_DisableIT_ERROR + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_ERROR(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_EIE); +} + +/** + * @brief Disable CTS Interrupt + * @rmtoll CR3 CTSIE LL_LPUART_DisableIT_CTS + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_CTS(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_CTSIE); +} + +/** + * @brief Disable Wake Up from Stop Mode Interrupt + * @rmtoll CR3 WUFIE LL_LPUART_DisableIT_WKUP + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_WKUP(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_WUFIE); +} + +/** + * @brief Disable TX FIFO Threshold Interrupt + * @rmtoll CR3 TXFTIE LL_LPUART_DisableIT_TXFT + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_TXFT(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_TXFTIE); +} + +/** + * @brief Disable RX FIFO Threshold Interrupt + * @rmtoll CR3 RXFTIE LL_LPUART_DisableIT_RXFT + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableIT_RXFT(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_RXFTIE); +} + +/** + * @brief Check if the LPUART IDLE Interrupt source is enabled or disabled. + * @rmtoll CR1 IDLEIE LL_LPUART_IsEnabledIT_IDLE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_IDLE(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL); +} + +/* Legacy define */ +#define LL_LPUART_IsEnabledIT_RXNE LL_LPUART_IsEnabledIT_RXNE_RXFNE + +/** + * @brief Check if the LPUART RX Not Empty and LPUART RX FIFO Not Empty Interrupt is enabled or disabled. + * @rmtoll CR1 RXNEIE_RXFNEIE LL_LPUART_IsEnabledIT_RXNE_RXFNE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_RXNE_RXFNE(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Transmission Complete Interrupt is enabled or disabled. + * @rmtoll CR1 TCIE LL_LPUART_IsEnabledIT_TC + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_TC(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE)) ? 1UL : 0UL); +} + +/* Legacy define */ +#define LL_LPUART_IsEnabledIT_TXE LL_LPUART_IsEnabledIT_TXE_TXFNF + +/** + * @brief Check if the LPUART TX Empty and LPUART TX FIFO Not Full Interrupt is enabled or disabled + * @rmtoll CR1 TXEIE_TXFNFIE LL_LPUART_IsEnabledIT_TXE_TXFNF + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_TXE_TXFNF(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Parity Error Interrupt is enabled or disabled. + * @rmtoll CR1 PEIE LL_LPUART_IsEnabledIT_PE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_PE(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_PEIE) == (USART_CR1_PEIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Character Match Interrupt is enabled or disabled. + * @rmtoll CR1 CMIE LL_LPUART_IsEnabledIT_CM + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_CM(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_CMIE) == (USART_CR1_CMIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART TX FIFO Empty Interrupt is enabled or disabled + * @rmtoll CR1 TXFEIE LL_LPUART_IsEnabledIT_TXFE + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_TXFE(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_TXFEIE) == (USART_CR1_TXFEIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART RX FIFO Full Interrupt is enabled or disabled + * @rmtoll CR1 RXFFIE LL_LPUART_IsEnabledIT_RXFF + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_RXFF(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR1, USART_CR1_RXFFIE) == (USART_CR1_RXFFIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Error Interrupt is enabled or disabled. + * @rmtoll CR3 EIE LL_LPUART_IsEnabledIT_ERROR + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_ERROR(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART CTS Interrupt is enabled or disabled. + * @rmtoll CR3 CTSIE LL_LPUART_IsEnabledIT_CTS + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_CTS(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_CTSIE) == (USART_CR3_CTSIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if the LPUART Wake Up from Stop Mode Interrupt is enabled or disabled. + * @rmtoll CR3 WUFIE LL_LPUART_IsEnabledIT_WKUP + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_WKUP(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_WUFIE) == (USART_CR3_WUFIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if LPUART TX FIFO Threshold Interrupt is enabled or disabled + * @rmtoll CR3 TXFTIE LL_LPUART_IsEnabledIT_TXFT + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_TXFT(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_TXFTIE) == (USART_CR3_TXFTIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if LPUART RX FIFO Threshold Interrupt is enabled or disabled + * @rmtoll CR3 RXFTIE LL_LPUART_IsEnabledIT_RXFT + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledIT_RXFT(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_RXFTIE) == (USART_CR3_RXFTIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup LPUART_LL_EF_DMA_Management DMA_Management + * @{ + */ + +/** + * @brief Enable DMA Mode for reception + * @rmtoll CR3 DMAR LL_LPUART_EnableDMAReq_RX + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableDMAReq_RX(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_DMAR); +} + +/** + * @brief Disable DMA Mode for reception + * @rmtoll CR3 DMAR LL_LPUART_DisableDMAReq_RX + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableDMAReq_RX(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_DMAR); +} + +/** + * @brief Check if DMA Mode is enabled for reception + * @rmtoll CR3 DMAR LL_LPUART_IsEnabledDMAReq_RX + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledDMAReq_RX(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_DMAR) == (USART_CR3_DMAR)) ? 1UL : 0UL); +} + +/** + * @brief Enable DMA Mode for transmission + * @rmtoll CR3 DMAT LL_LPUART_EnableDMAReq_TX + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableDMAReq_TX(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_DMAT); +} + +/** + * @brief Disable DMA Mode for transmission + * @rmtoll CR3 DMAT LL_LPUART_DisableDMAReq_TX + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableDMAReq_TX(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_DMAT); +} + +/** + * @brief Check if DMA Mode is enabled for transmission + * @rmtoll CR3 DMAT LL_LPUART_IsEnabledDMAReq_TX + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledDMAReq_TX(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_DMAT) == (USART_CR3_DMAT)) ? 1UL : 0UL); +} + +/** + * @brief Enable DMA Disabling on Reception Error + * @rmtoll CR3 DDRE LL_LPUART_EnableDMADeactOnRxErr + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_EnableDMADeactOnRxErr(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->CR3, USART_CR3_DDRE); +} + +/** + * @brief Disable DMA Disabling on Reception Error + * @rmtoll CR3 DDRE LL_LPUART_DisableDMADeactOnRxErr + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_DisableDMADeactOnRxErr(USART_TypeDef *LPUARTx) +{ + CLEAR_BIT(LPUARTx->CR3, USART_CR3_DDRE); +} + +/** + * @brief Indicate if DMA Disabling on Reception Error is disabled + * @rmtoll CR3 DDRE LL_LPUART_IsEnabledDMADeactOnRxErr + * @param LPUARTx LPUART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_LPUART_IsEnabledDMADeactOnRxErr(USART_TypeDef *LPUARTx) +{ + return ((READ_BIT(LPUARTx->CR3, USART_CR3_DDRE) == (USART_CR3_DDRE)) ? 1UL : 0UL); +} + +/** + * @brief Get the LPUART data register address used for DMA transfer + * @rmtoll RDR RDR LL_LPUART_DMA_GetRegAddr\n + * @rmtoll TDR TDR LL_LPUART_DMA_GetRegAddr + * @param LPUARTx LPUART Instance + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_LPUART_DMA_REG_DATA_TRANSMIT + * @arg @ref LL_LPUART_DMA_REG_DATA_RECEIVE + * @retval Address of data register + */ +__STATIC_INLINE uint32_t LL_LPUART_DMA_GetRegAddr(USART_TypeDef *LPUARTx, uint32_t Direction) +{ + register uint32_t data_reg_addr; + + if (Direction == LL_LPUART_DMA_REG_DATA_TRANSMIT) + { + /* return address of TDR register */ + data_reg_addr = (uint32_t) &(LPUARTx->TDR); + } + else + { + /* return address of RDR register */ + data_reg_addr = (uint32_t) &(LPUARTx->RDR); + } + + return data_reg_addr; +} + +/** + * @} + */ + +/** @defgroup LPUART_LL_EF_Data_Management Data_Management + * @{ + */ + +/** + * @brief Read Receiver Data register (Receive Data value, 8 bits) + * @rmtoll RDR RDR LL_LPUART_ReceiveData8 + * @param LPUARTx LPUART Instance + * @retval Time Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint8_t LL_LPUART_ReceiveData8(USART_TypeDef *LPUARTx) +{ + return (uint8_t)(READ_BIT(LPUARTx->RDR, USART_RDR_RDR) & 0xFFU); +} + +/** + * @brief Read Receiver Data register (Receive Data value, 9 bits) + * @rmtoll RDR RDR LL_LPUART_ReceiveData9 + * @param LPUARTx LPUART Instance + * @retval Time Value between Min_Data=0x00 and Max_Data=0x1FF + */ +__STATIC_INLINE uint16_t LL_LPUART_ReceiveData9(USART_TypeDef *LPUARTx) +{ + return (uint16_t)(READ_BIT(LPUARTx->RDR, USART_RDR_RDR)); +} + +/** + * @brief Write in Transmitter Data Register (Transmit Data value, 8 bits) + * @rmtoll TDR TDR LL_LPUART_TransmitData8 + * @param LPUARTx LPUART Instance + * @param Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_LPUART_TransmitData8(USART_TypeDef *LPUARTx, uint8_t Value) +{ + LPUARTx->TDR = Value; +} + +/** + * @brief Write in Transmitter Data Register (Transmit Data value, 9 bits) + * @rmtoll TDR TDR LL_LPUART_TransmitData9 + * @param LPUARTx LPUART Instance + * @param Value between Min_Data=0x00 and Max_Data=0x1FF + * @retval None + */ +__STATIC_INLINE void LL_LPUART_TransmitData9(USART_TypeDef *LPUARTx, uint16_t Value) +{ + LPUARTx->TDR = Value & 0x1FFUL; +} + +/** + * @} + */ + +/** @defgroup LPUART_LL_EF_Execution Execution + * @{ + */ + +/** + * @brief Request Break sending + * @rmtoll RQR SBKRQ LL_LPUART_RequestBreakSending + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_RequestBreakSending(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->RQR, (uint16_t)USART_RQR_SBKRQ); +} + +/** + * @brief Put LPUART in mute mode and set the RWU flag + * @rmtoll RQR MMRQ LL_LPUART_RequestEnterMuteMode + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_RequestEnterMuteMode(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->RQR, (uint16_t)USART_RQR_MMRQ); +} + +/** + * @brief Request a Receive Data and FIFO flush + * @note Allows to discard the received data without reading them, and avoid an overrun + * condition. + * @rmtoll RQR RXFRQ LL_LPUART_RequestRxDataFlush + * @param LPUARTx LPUART Instance + * @retval None + */ +__STATIC_INLINE void LL_LPUART_RequestRxDataFlush(USART_TypeDef *LPUARTx) +{ + SET_BIT(LPUARTx->RQR, (uint16_t)USART_RQR_RXFRQ); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup LPUART_LL_EF_Init Initialization and de-initialization functions + * @{ + */ +ErrorStatus LL_LPUART_DeInit(USART_TypeDef *LPUARTx); +ErrorStatus LL_LPUART_Init(USART_TypeDef *LPUARTx, LL_LPUART_InitTypeDef *LPUART_InitStruct); +void LL_LPUART_StructInit(LL_LPUART_InitTypeDef *LPUART_InitStruct); +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* LPUART1 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_LPUART_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pka.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pka.h new file mode 100644 index 0000000..21d0c50 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pka.h @@ -0,0 +1,537 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_pka.h + * @author MCD Application Team + * @brief Header file of PKA LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_PKA_H +#define STM32WBxx_LL_PKA_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(PKA) + +/** @defgroup PKA_LL PKA + * @{ + */ + +/* Private variables ---------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup PKA_LL_ES_INIT PKA Exported Init structure + * @{ + */ + +/** + * @brief PKA Init structures definition + */ +typedef struct +{ + uint32_t Mode; /*!< Specifies the PKA operation mode. + This parameter can be a value of @ref PKA_LL_EC_MODE. + + This feature can be modified afterwards using unitary function @ref LL_PKA_SetMode(). */ +} LL_PKA_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup PKA_LL_Exported_Constants PKA Exported Constants + * @{ + */ + +/** @defgroup PKA_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_PKA_ReadReg function + * @{ + */ +#define LL_PKA_SR_ADDRERRF PKA_SR_ADDRERRF +#define LL_PKA_SR_RAMERRF PKA_SR_RAMERRF +#define LL_PKA_SR_PROCENDF PKA_SR_PROCENDF +#define LL_PKA_SR_BUSY PKA_SR_BUSY +/** + * @} + */ + +/** @defgroup PKA_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_PKA_ReadReg and LL_PKA_WriteReg functions + * @{ + */ +#define LL_PKA_CR_ADDRERRIE PKA_CR_ADDRERRIE +#define LL_PKA_CR_RAMERRIE PKA_CR_RAMERRIE +#define LL_PKA_CR_PROCENDIE PKA_CR_PROCENDIE +#define LL_PKA_CLRFR_PROCENDFC PKA_CLRFR_PROCENDFC +#define LL_PKA_CLRFR_RAMERRFC PKA_CLRFR_RAMERRFC +#define LL_PKA_CLRFR_ADDRERRFC PKA_CLRFR_ADDRERRFC +/** + * @} + */ + +/** @defgroup PKA_LL_EC_MODE Operation Mode + * @brief List of opearation mode. + * @{ + */ +#define LL_PKA_MODE_MONTGOMERY_PARAM_MOD_EXP ((uint32_t)0x00000000U) /*!< Compute Montgomery parameter and modular exponentiation */ +#define LL_PKA_MODE_MONTGOMERY_PARAM ((uint32_t)0x00000001U) /*!< Compute Montgomery parameter only */ +#define LL_PKA_MODE_MODULAR_EXP ((uint32_t)0x00000002U) /*!< Compute modular exponentiation only (Montgomery parameter should be loaded) */ +#define LL_PKA_MODE_MONTGOMERY_PARAM_ECC ((uint32_t)0x00000020U) /*!< Compute Montgomery parameter and compute ECC kP operation */ +#define LL_PKA_MODE_ECC_KP_PRIMITIVE ((uint32_t)0x00000022U) /*!< Compute the ECC kP primitive only (Montgomery parameter should be loaded) */ +#define LL_PKA_MODE_ECDSA_SIGNATURE ((uint32_t)0x00000024U) /*!< ECDSA signature */ +#define LL_PKA_MODE_ECDSA_VERIFICATION ((uint32_t)0x00000026U) /*!< ECDSA verification */ +#define LL_PKA_MODE_POINT_CHECK ((uint32_t)0x00000028U) /*!< Point check */ +#define LL_PKA_MODE_RSA_CRT_EXP ((uint32_t)0x00000007U) /*!< RSA CRT exponentiation */ +#define LL_PKA_MODE_MODULAR_INV ((uint32_t)0x00000008U) /*!< Modular inversion */ +#define LL_PKA_MODE_ARITHMETIC_ADD ((uint32_t)0x00000009U) /*!< Arithmetic addition */ +#define LL_PKA_MODE_ARITHMETIC_SUB ((uint32_t)0x0000000AU) /*!< Arithmetic subtraction */ +#define LL_PKA_MODE_ARITHMETIC_MUL ((uint32_t)0x0000000BU) /*!< Arithmetic multiplication */ +#define LL_PKA_MODE_COMPARISON ((uint32_t)0x0000000CU) /*!< Comparison */ +#define LL_PKA_MODE_MODULAR_REDUC ((uint32_t)0x0000000DU) /*!< Modular reduction */ +#define LL_PKA_MODE_MODULAR_ADD ((uint32_t)0x0000000EU) /*!< Modular addition */ +#define LL_PKA_MODE_MODULAR_SUB ((uint32_t)0x0000000FU) /*!< Modular subtraction */ +#define LL_PKA_MODE_MONTGOMERY_MUL ((uint32_t)0x00000010U) /*!< Montgomery multiplication */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup PKA_LL_Exported_Macros PKA Exported Macros + * @{ + */ + +/** @defgroup PKA_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in PKA register + * @param __INSTANCE__ PKA Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_PKA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in PKA register + * @param __INSTANCE__ PKA Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_PKA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup PKA_LL_Exported_Functions PKA Exported Functions + * @{ + */ + +/** @defgroup PKA_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Configure PKA peripheral. + * @brief Set PKA operating mode. + * @rmtoll CR MODE LL_PKA_Config + * @param PKAx PKA Instance. + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_PKA_MODE_MONTGOMERY_PARAM_MOD_EXP + * @arg @ref LL_PKA_MODE_MONTGOMERY_PARAM + * @arg @ref LL_PKA_MODE_MODULAR_EXP + * @arg @ref LL_PKA_MODE_MONTGOMERY_PARAM_ECC + * @arg @ref LL_PKA_MODE_ECC_KP_PRIMITIVE + * @arg @ref LL_PKA_MODE_ECDSA_SIGNATURE + * @arg @ref LL_PKA_MODE_ECDSA_VERIFICATION + * @arg @ref LL_PKA_MODE_POINT_CHECK + * @arg @ref LL_PKA_MODE_RSA_CRT_EXP + * @arg @ref LL_PKA_MODE_MODULAR_INV + * @arg @ref LL_PKA_MODE_ARITHMETIC_ADD + * @arg @ref LL_PKA_MODE_ARITHMETIC_SUB + * @arg @ref LL_PKA_MODE_ARITHMETIC_MUL + * @arg @ref LL_PKA_MODE_COMPARISON + * @arg @ref LL_PKA_MODE_MODULAR_REDUC + * @arg @ref LL_PKA_MODE_MODULAR_ADD + * @arg @ref LL_PKA_MODE_MODULAR_SUB + * @arg @ref LL_PKA_MODE_MONTGOMERY_MUL + */ +__STATIC_INLINE void LL_PKA_Config(PKA_TypeDef *PKAx, uint32_t Mode) +{ + MODIFY_REG(PKAx->CR, (PKA_CR_MODE), (Mode << PKA_CR_MODE_Pos)); +} + +/** + * @brief Enable PKA peripheral. + * @rmtoll CR EN LL_PKA_Enable + * @param PKAx PKA Instance. + * @retval None + */ +__STATIC_INLINE void LL_PKA_Enable(PKA_TypeDef *PKAx) +{ + SET_BIT(PKAx->CR, PKA_CR_EN); +} + +/** + * @brief Disable PKA peripheral. + * @rmtoll CR EN LL_PKA_Disable + * @param PKAx PKA Instance. + * @retval None + */ +__STATIC_INLINE void LL_PKA_Disable(PKA_TypeDef *PKAx) +{ + CLEAR_BIT(PKAx->CR, PKA_CR_EN); +} + +/** + * @brief Check if the PKA peripheral is enabled or disabled. + * @rmtoll CR EN LL_PKA_IsEnabled + * @param PKAx PKA Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PKA_IsEnabled(PKA_TypeDef *PKAx) +{ + return ((READ_BIT(PKAx->CR, PKA_CR_EN) == (PKA_CR_EN)) ? 1UL : 0UL); +} + +/** + * @brief Set PKA operating mode. + * @rmtoll CR MODE LL_PKA_SetMode + * @param PKAx PKA Instance. + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_PKA_MODE_MONTGOMERY_PARAM_MOD_EXP + * @arg @ref LL_PKA_MODE_MONTGOMERY_PARAM + * @arg @ref LL_PKA_MODE_MODULAR_EXP + * @arg @ref LL_PKA_MODE_MONTGOMERY_PARAM_ECC + * @arg @ref LL_PKA_MODE_ECC_KP_PRIMITIVE + * @arg @ref LL_PKA_MODE_ECDSA_SIGNATURE + * @arg @ref LL_PKA_MODE_ECDSA_VERIFICATION + * @arg @ref LL_PKA_MODE_POINT_CHECK + * @arg @ref LL_PKA_MODE_RSA_CRT_EXP + * @arg @ref LL_PKA_MODE_MODULAR_INV + * @arg @ref LL_PKA_MODE_ARITHMETIC_ADD + * @arg @ref LL_PKA_MODE_ARITHMETIC_SUB + * @arg @ref LL_PKA_MODE_ARITHMETIC_MUL + * @arg @ref LL_PKA_MODE_COMPARISON + * @arg @ref LL_PKA_MODE_MODULAR_REDUC + * @arg @ref LL_PKA_MODE_MODULAR_ADD + * @arg @ref LL_PKA_MODE_MODULAR_SUB + * @arg @ref LL_PKA_MODE_MONTGOMERY_MUL + * @retval None + */ +__STATIC_INLINE void LL_PKA_SetMode(PKA_TypeDef *PKAx, uint32_t Mode) +{ + MODIFY_REG(PKAx->CR, PKA_CR_MODE, Mode << PKA_CR_MODE_Pos); +} + +/** + * @brief Get PKA operating mode. + * @rmtoll CR MODE LL_PKA_GetMode + * @param PKAx PKA Instance. + * @retval Returned value can be one of the following values: + * @arg @ref LL_PKA_MODE_MONTGOMERY_PARAM_MOD_EXP + * @arg @ref LL_PKA_MODE_MONTGOMERY_PARAM + * @arg @ref LL_PKA_MODE_MODULAR_EXP + * @arg @ref LL_PKA_MODE_MONTGOMERY_PARAM_ECC + * @arg @ref LL_PKA_MODE_ECC_KP_PRIMITIVE + * @arg @ref LL_PKA_MODE_ECDSA_SIGNATURE + * @arg @ref LL_PKA_MODE_ECDSA_VERIFICATION + * @arg @ref LL_PKA_MODE_POINT_CHECK + * @arg @ref LL_PKA_MODE_RSA_CRT_EXP + * @arg @ref LL_PKA_MODE_MODULAR_INV + * @arg @ref LL_PKA_MODE_ARITHMETIC_ADD + * @arg @ref LL_PKA_MODE_ARITHMETIC_SUB + * @arg @ref LL_PKA_MODE_ARITHMETIC_MUL + * @arg @ref LL_PKA_MODE_COMPARISON + * @arg @ref LL_PKA_MODE_MODULAR_REDUC + * @arg @ref LL_PKA_MODE_MODULAR_ADD + * @arg @ref LL_PKA_MODE_MODULAR_SUB + * @arg @ref LL_PKA_MODE_MONTGOMERY_MUL + */ +__STATIC_INLINE uint32_t LL_PKA_GetMode(PKA_TypeDef *PKAx) +{ + return (uint32_t)(READ_BIT(PKAx->CR, PKA_CR_MODE) >> PKA_CR_MODE_Pos); +} + +/** + * @brief Start the operation selected using LL_PKA_SetMode. + * @rmtoll CR START LL_PKA_Start + * @param PKAx PKA Instance. + * @retval None + */ +__STATIC_INLINE void LL_PKA_Start(PKA_TypeDef *PKAx) +{ + SET_BIT(PKAx->CR, PKA_CR_START); +} + +/** + * @} + */ + +/** @defgroup PKA_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable address error interrupt. + * @rmtoll CR ADDRERRIE LL_PKA_EnableIT_ADDRERR + * @param PKAx PKA Instance. + * @retval None + */ +__STATIC_INLINE void LL_PKA_EnableIT_ADDRERR(PKA_TypeDef *PKAx) +{ + SET_BIT(PKAx->CR, PKA_CR_ADDRERRIE); +} + +/** + * @brief Enable RAM error interrupt. + * @rmtoll CR RAMERRIE LL_PKA_EnableIT_RAMERR + * @param PKAx PKA Instance. + * @retval None + */ +__STATIC_INLINE void LL_PKA_EnableIT_RAMERR(PKA_TypeDef *PKAx) +{ + SET_BIT(PKAx->CR, PKA_CR_RAMERRIE); +} + + +/** + * @brief Enable end of operation interrupt. + * @rmtoll CR PROCENDIE LL_PKA_EnableIT_PROCEND + * @param PKAx PKA Instance. + * @retval None + */ +__STATIC_INLINE void LL_PKA_EnableIT_PROCEND(PKA_TypeDef *PKAx) +{ + SET_BIT(PKAx->CR, PKA_CR_PROCENDIE); +} + +/** + * @brief Disable address error interrupt. + * @rmtoll CR ADDRERRIE LL_PKA_DisableIT_ADDERR + * @param PKAx PKA Instance. + * @retval None + */ +__STATIC_INLINE void LL_PKA_DisableIT_ADDERR(PKA_TypeDef *PKAx) +{ + CLEAR_BIT(PKAx->CR, PKA_CR_ADDRERRIE); +} + +/** + * @brief Disable RAM error interrupt. + * @rmtoll CR RAMERRIE LL_PKA_DisableIT_RAMERR + * @param PKAx PKA Instance. + * @retval None + */ +__STATIC_INLINE void LL_PKA_DisableIT_RAMERR(PKA_TypeDef *PKAx) +{ + CLEAR_BIT(PKAx->CR, PKA_CR_RAMERRIE); +} + +/** + * @brief Disable End of operation interrupt. + * @rmtoll CR PROCENDIE LL_PKA_DisableIT_PROCEND + * @param PKAx PKA Instance. + * @retval None + */ +__STATIC_INLINE void LL_PKA_DisableIT_PROCEND(PKA_TypeDef *PKAx) +{ + CLEAR_BIT(PKAx->CR, PKA_CR_PROCENDIE); +} + +/** + * @brief Check if address error interrupt is enabled. + * @rmtoll CR ADDRERRIE LL_PKA_IsEnabledIT_ADDRERR + * @param PKAx PKA Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PKA_IsEnabledIT_ADDRERR(PKA_TypeDef *PKAx) +{ + return ((READ_BIT(PKAx->CR, PKA_CR_ADDRERRIE) == (PKA_CR_ADDRERRIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if RAM error interrupt is enabled. + * @rmtoll CR RAMERRIE LL_PKA_IsEnabledIT_RAMERR + * @param PKAx PKA Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PKA_IsEnabledIT_RAMERR(PKA_TypeDef *PKAx) +{ + return ((READ_BIT(PKAx->CR, PKA_CR_RAMERRIE) == (PKA_CR_RAMERRIE)) ? 1UL : 0UL); +} + + +/** + * @brief Check if end of operation interrupt is enabled. + * @rmtoll CR PROCENDIE LL_PKA_IsEnabledIT_PROCEND + * @param PKAx PKA Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PKA_IsEnabledIT_PROCEND(PKA_TypeDef *PKAx) +{ + return ((READ_BIT(PKAx->CR, PKA_CR_PROCENDIE) == (PKA_CR_PROCENDIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup PKA_LL_EF_FLAG_Management PKA flag management + * @{ + */ + +/** + * @brief Get PKA address error flag. + * @rmtoll SR ADDRERRF LL_PKA_IsActiveFlag_ADDRERR + * @param PKAx PKA Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PKA_IsActiveFlag_ADDRERR(PKA_TypeDef *PKAx) +{ + return ((READ_BIT(PKAx->SR, PKA_SR_ADDRERRF) == (PKA_SR_ADDRERRF)) ? 1UL : 0UL); +} + +/** + * @brief Get PKA RAM error flag. + * @rmtoll SR RAMERRF LL_PKA_IsActiveFlag_RAMERR + * @param PKAx PKA Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PKA_IsActiveFlag_RAMERR(PKA_TypeDef *PKAx) +{ + return ((READ_BIT(PKAx->SR, PKA_SR_RAMERRF) == (PKA_SR_RAMERRF)) ? 1UL : 0UL); +} + + +/** + * @brief Get PKA end of operation flag. + * @rmtoll SR PROCENDF LL_PKA_IsActiveFlag_PROCEND + * @param PKAx PKA Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PKA_IsActiveFlag_PROCEND(PKA_TypeDef *PKAx) +{ + return ((READ_BIT(PKAx->SR, PKA_SR_PROCENDF) == (PKA_SR_PROCENDF)) ? 1UL : 0UL); +} + +/** + * @brief Get PKA busy flag. + * @rmtoll SR BUSY LL_PKA_IsActiveFlag_BUSY + * @param PKAx PKA Instance. + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PKA_IsActiveFlag_BUSY(PKA_TypeDef *PKAx) +{ + return ((READ_BIT(PKAx->SR, PKA_SR_BUSY) == (PKA_SR_BUSY)) ? 1UL : 0UL); +} + +/** + * @brief Clear PKA address error flag. + * @rmtoll CLRFR ADDRERRFC LL_PKA_ClearFlag_ADDERR + * @param PKAx PKA Instance. + * @retval None + */ +__STATIC_INLINE void LL_PKA_ClearFlag_ADDERR(PKA_TypeDef *PKAx) +{ + SET_BIT(PKAx->CLRFR, PKA_CLRFR_ADDRERRFC); +} + +/** + * @brief Clear PKA RAM error flag. + * @rmtoll CLRFR RAMERRFC LL_PKA_ClearFlag_RAMERR + * @param PKAx PKA Instance. + * @retval None + */ +__STATIC_INLINE void LL_PKA_ClearFlag_RAMERR(PKA_TypeDef *PKAx) +{ + SET_BIT(PKAx->CLRFR, PKA_CLRFR_RAMERRFC); +} + + +/** + * @brief Clear PKA end of operation flag. + * @rmtoll CLRFR PROCENDFC LL_PKA_ClearFlag_PROCEND + * @param PKAx PKA Instance. + * @retval None + */ +__STATIC_INLINE void LL_PKA_ClearFlag_PROCEND(PKA_TypeDef *PKAx) +{ + SET_BIT(PKAx->CLRFR, PKA_CLRFR_PROCENDFC); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) + +/** @defgroup PKA_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_PKA_DeInit(PKA_TypeDef *PKAx); +ErrorStatus LL_PKA_Init(PKA_TypeDef *PKAx, LL_PKA_InitTypeDef *PKA_InitStruct); +void LL_PKA_StructInit(LL_PKA_InitTypeDef *PKA_InitStruct); + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(PKA) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_PKA_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h new file mode 100644 index 0000000..d1a9b76 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_pwr.h @@ -0,0 +1,2685 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_pwr.h + * @author MCD Application Team + * @brief Header file of PWR LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_PWR_H +#define STM32WBxx_LL_PWR_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(PWR) + +/** @defgroup PWR_LL PWR + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup PWR_LL_Private_Constants PWR Private Constants + * @{ + */ + +#if defined(PWR_CR5_SMPSEN) +/** @defgroup PWR_SMPS_Calibration PWR SMPS calibration + * @{ + */ +#define SMPS_VOLTAGE_CAL_ADDR ((uint32_t*) (0x1FFF7558UL)) /* SMPS output voltage calibration level corresponding to voltage "SMPS_VOLTAGE_CAL_VOLTAGE_MV" */ +#define SMPS_VOLTAGE_CAL_POS (8UL) /* SMPS output voltage calibration level bitfield position */ +#define SMPS_VOLTAGE_CAL (0xFUL << SMPS_VOLTAGE_CAL_POS) /* SMPS output voltage calibration level bitfield mask */ +#define SMPS_VOLTAGE_CAL_VOLTAGE_MV (1500UL) /* SMPS output voltage calibration value (unit: mV) */ +#define SMPS_VOLTAGE_BASE_MV (1200UL) /* SMPS output voltage base value (unit: mV) */ +#define SMPS_VOLTAGE_STEP_MV ( 50UL) /* SMPS output voltage step (unit: mV) */ +/** + * @} + */ +#endif + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup PWR_LL_Exported_Constants PWR Exported Constants + * @{ + */ + +/** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_PWR_WriteReg function + * @{ + */ +#define LL_PWR_SCR_CWUF PWR_SCR_CWUF +#if defined(PWR_CR3_EWUP2) +#define LL_PWR_SCR_CWUF5 PWR_SCR_CWUF5 +#endif +#define LL_PWR_SCR_CWUF4 PWR_SCR_CWUF4 +#if defined(PWR_CR3_EWUP3) +#define LL_PWR_SCR_CWUF3 PWR_SCR_CWUF3 +#endif +#if defined(PWR_CR3_EWUP2) +#define LL_PWR_SCR_CWUF2 PWR_SCR_CWUF2 +#endif +#define LL_PWR_SCR_CWUF1 PWR_SCR_CWUF1 +#define LL_PWR_SCR_CC2HF PWR_SCR_CC2HF +#define LL_PWR_SCR_C802AF PWR_SCR_C802AF +#define LL_PWR_SCR_CBLEAF PWR_SCR_CBLEAF +#define LL_PWR_SCR_CCRPEF PWR_SCR_CCRPEF +#define LL_PWR_SCR_C802WUF PWR_SCR_C802WUF +#define LL_PWR_SCR_CBLEWUF PWR_SCR_CBLEWUF +#if defined(PWR_CR5_SMPSEN) +#define LL_PWR_SCR_CBORHF PWR_SCR_CBORHF +#define LL_PWR_SCR_CSMPSFBF PWR_SCR_CSMPSFBF +#endif +#define LL_PWR_EXTSCR_CCRPF PWR_EXTSCR_CCRPF +#define LL_PWR_EXTSCR_C2CSSF PWR_EXTSCR_C2CSSF +#define LL_PWR_EXTSCR_C1CSSF PWR_EXTSCR_C1CSSF +/** + * @} + */ + +/** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_PWR_ReadReg function + * @{ + */ +#define LL_PWR_SR1_WUFI PWR_SR1_WUFI +#if defined(PWR_CR3_EWUP5) +#define LL_PWR_SR1_WUF5 PWR_SR1_WUF5 +#endif +#define LL_PWR_SR1_WUF4 PWR_SR1_WUF4 +#if defined(PWR_CR3_EWUP3) +#define LL_PWR_SR1_WUF3 PWR_SR1_WUF3 +#endif +#if defined(PWR_CR3_EWUP2) +#define LL_PWR_SR1_WUF2 PWR_SR1_WUF2 +#endif +#define LL_PWR_SR1_WUF1 PWR_SR1_WUF1 +#define LL_PWR_SR2_PVMO3 PWR_SR2_PVMO3 +#if defined(PWR_CR2_PVME1) +#define LL_PWR_SR2_PVMO1 PWR_SR2_PVMO1 +#endif +#define LL_PWR_SR2_PVDO PWR_SR2_PVDO +#if defined(PWR_CR1_VOS) +#define LL_PWR_SR2_VOSF PWR_SR2_VOSF +#endif +#define LL_PWR_SR2_REGLPF PWR_SR2_REGLPF +#define LL_PWR_SR2_REGLPS PWR_SR2_REGLPS + +/* BOR flags */ +#define LL_PWR_FLAG_BORH PWR_SR1_BORHF /* BORH interrupt flag */ + +#if defined(PWR_CR5_SMPSEN) +/* SMPS flags */ +#define LL_PWR_FLAG_SMPS PWR_SR2_SMPSF /* SMPS step down converter ready flag */ +#define LL_PWR_FLAG_SMPSB PWR_SR2_SMPSBF /* SMPS step down converter in bypass mode flag */ +#define LL_PWR_FLAG_SMPSFB PWR_SR1_SMPSFB /* SMPS step down converter forced in bypass mode interrupt flag */ +#endif + +/* Radio (BLE or 802.15.4) flags */ +#define LL_PWR_FLAG_BLEWU PWR_SR1_BLEWUF /* BLE wakeup interrupt flag */ +#define LL_PWR_FLAG_802WU PWR_SR1_802WUF /* 802.15.4 wakeup interrupt flag */ +#define LL_PWR_FLAG_BLEA PWR_SR1_BLEAF /* BLE end of activity interrupt flag */ +#define LL_PWR_FLAG_802A PWR_SR1_802AF /* 802.15.4 end of activity interrupt flag */ +#define LL_PWR_FLAG_CRPE PWR_SR1_CRPEF /* Critical radio phase end of activity interrupt flag */ +#define LL_PWR_FLAG_CRP PWR_EXTSCR_CRPF /* Critical radio system phase */ + +/* Multicore flags */ +#define LL_PWR_EXTSCR_C1SBF PWR_EXTSCR_C1SBF /* System standby flag for CPU1 */ +#define LL_PWR_EXTSCR_C1STOPF PWR_EXTSCR_C1STOPF /* System stop flag for CPU1 */ +#define LL_PWR_EXTSCR_C1DS PWR_EXTSCR_C1DS /* CPU1 deepsleep mode */ +#define LL_PWR_EXTSCR_C2SBF PWR_EXTSCR_C2SBF /* System standby flag for CPU2 */ +#define LL_PWR_EXTSCR_C2STOPF PWR_EXTSCR_C2STOPF /* System stop flag for CPU2 */ +#define LL_PWR_EXTSCR_C2DS PWR_EXTSCR_C2DS /* CPU2 deepsleep mode */ +#define LL_PWR_SR1_C2HF PWR_SR1_C2HF /* CPU2 hold interrupt flag */ +/** + * @} + */ + +#if defined(PWR_CR1_VOS) +/** @defgroup PWR_LL_EC_REGU_VOLTAGE REGU VOLTAGE + * @{ + */ +#define LL_PWR_REGU_VOLTAGE_SCALE1 (PWR_CR1_VOS_0) /* Regulator voltage output range 1 mode, typical output voltage at 1.2 V, system frequency up to 64 MHz. */ +#define LL_PWR_REGU_VOLTAGE_SCALE2 (PWR_CR1_VOS_1) /* Regulator voltage output range 2 mode, typical output voltage at 1.0 V, system frequency up to 16 MHz. */ +/** + * @} + */ +#endif + +/** @defgroup PWR_LL_EC_MODE_PWR MODE PWR + * @{ + */ +#define LL_PWR_MODE_STOP0 (0x000000000U) +#define LL_PWR_MODE_STOP1 (PWR_CR1_LPMS_0) +#define LL_PWR_MODE_STOP2 (PWR_CR1_LPMS_1) +#define LL_PWR_MODE_STANDBY (PWR_CR1_LPMS_1 | PWR_CR1_LPMS_0) +#define LL_PWR_MODE_SHUTDOWN (PWR_CR1_LPMS_2) +/** + * @} + */ + +/** @defgroup PWR_LL_EC_FLASH_LPRUN_POWER_DOWN_MODE Flash power-down mode during low-power run mode + * @{ + */ +#define LL_PWR_FLASH_LPRUN_MODE_IDLE (0x000000000U) +#define LL_PWR_FLASH_LPRUN_MODE_POWER_DOWN (PWR_CR1_FPDR) +/** + * @} + */ + +/** @defgroup PWR_LL_EC_FLASH_SLEEP_POWER_DOWN_MODE Flash power-down mode during sleep mode + * @{ + */ +#define LL_PWR_FLASH_SLEEP_MODE_IDLE (0x000000000U) +#define LL_PWR_FLASH_SLEEP_MODE_POWER_DOWN (PWR_CR1_FPDS) +/** + * @} + */ + +/** @defgroup PWR_LL_EC_PVM Peripheral voltage monitoring + * @{ + */ +#if defined(PWR_CR2_PVME1) +#define LL_PWR_PVM_VDDUSB_1_2V (PWR_CR2_PVME1) /* Monitoring VDDUSB vs. 1.2V */ +#endif +#define LL_PWR_PVM_VDDA_1_62V (PWR_CR2_PVME3) /* Monitoring VDDA vs. 1.62V */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_PVDLEVEL PVDLEVEL + * @{ + */ +#define LL_PWR_PVDLEVEL_0 (0x00000000U) /* VPVD0 around 2.0 V */ +#define LL_PWR_PVDLEVEL_1 (PWR_CR2_PLS_0) /* VPVD1 around 2.2 V */ +#define LL_PWR_PVDLEVEL_2 (PWR_CR2_PLS_1) /* VPVD2 around 2.4 V */ +#define LL_PWR_PVDLEVEL_3 (PWR_CR2_PLS_1 | PWR_CR2_PLS_0) /* VPVD3 around 2.5 V */ +#define LL_PWR_PVDLEVEL_4 (PWR_CR2_PLS_2) /* VPVD4 around 2.6 V */ +#define LL_PWR_PVDLEVEL_5 (PWR_CR2_PLS_2 | PWR_CR2_PLS_0) /* VPVD5 around 2.8 V */ +#define LL_PWR_PVDLEVEL_6 (PWR_CR2_PLS_2 | PWR_CR2_PLS_1) /* VPVD6 around 2.9 V */ +#define LL_PWR_PVDLEVEL_7 (PWR_CR2_PLS_2 | PWR_CR2_PLS_1 | PWR_CR2_PLS_0) /* External input analog voltage (Compare internally to VREFINT) */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_WAKEUP WAKEUP + * @{ + */ +#define LL_PWR_WAKEUP_PIN1 (PWR_CR3_EWUP1) +#if defined(PWR_CR3_EWUP2) +#define LL_PWR_WAKEUP_PIN2 (PWR_CR3_EWUP2) +#endif +#if defined(PWR_CR3_EWUP3) +#define LL_PWR_WAKEUP_PIN3 (PWR_CR3_EWUP3) +#endif +#define LL_PWR_WAKEUP_PIN4 (PWR_CR3_EWUP4) +#if defined(PWR_CR3_EWUP5) +#define LL_PWR_WAKEUP_PIN5 (PWR_CR3_EWUP5) +#endif +/** + * @} + */ + +/** @defgroup PWR_LL_EC_BATT_CHARG_RESISTOR BATT CHARG RESISTOR + * @{ + */ +#define LL_PWR_BATT_CHARG_RESISTOR_5K (0x00000000U) +#define LL_PWR_BATT_CHARGRESISTOR_1_5K (PWR_CR4_VBRS) +/** + * @} + */ + +/** @defgroup PWR_LL_EC_GPIO GPIO + * @{ + */ +#define LL_PWR_GPIO_A ((uint32_t)(&(PWR->PUCRA))) +#define LL_PWR_GPIO_B ((uint32_t)(&(PWR->PUCRB))) +#define LL_PWR_GPIO_C ((uint32_t)(&(PWR->PUCRC))) +#define LL_PWR_GPIO_D ((uint32_t)(&(PWR->PUCRD))) +#define LL_PWR_GPIO_E ((uint32_t)(&(PWR->PUCRE))) +#define LL_PWR_GPIO_H ((uint32_t)(&(PWR->PUCRH))) +/** + * @} + */ + +/** @defgroup PWR_LL_EC_GPIO_BIT GPIO BIT + * @{ + */ +#if defined(PWR_PUCRC_PC0) +/* Note: LL_PWR_GPIO_BIT_x defined from port C because all pins are available */ +/* for PWR pull-up and pull-down. */ +#define LL_PWR_GPIO_BIT_0 (PWR_PUCRC_PC0) +#define LL_PWR_GPIO_BIT_1 (PWR_PUCRC_PC1) +#define LL_PWR_GPIO_BIT_2 (PWR_PUCRC_PC2) +#define LL_PWR_GPIO_BIT_3 (PWR_PUCRC_PC3) +#define LL_PWR_GPIO_BIT_4 (PWR_PUCRC_PC4) +#define LL_PWR_GPIO_BIT_5 (PWR_PUCRC_PC5) +#define LL_PWR_GPIO_BIT_6 (PWR_PUCRC_PC6) +#define LL_PWR_GPIO_BIT_7 (PWR_PUCRC_PC7) +#define LL_PWR_GPIO_BIT_8 (PWR_PUCRC_PC8) +#define LL_PWR_GPIO_BIT_9 (PWR_PUCRC_PC9) +#define LL_PWR_GPIO_BIT_10 (PWR_PUCRC_PC10) +#define LL_PWR_GPIO_BIT_11 (PWR_PUCRC_PC11) +#define LL_PWR_GPIO_BIT_12 (PWR_PUCRC_PC12) +#define LL_PWR_GPIO_BIT_13 (PWR_PUCRC_PC13) +#define LL_PWR_GPIO_BIT_14 (PWR_PUCRC_PC14) +#define LL_PWR_GPIO_BIT_15 (PWR_PUCRC_PC15) +#else +#define LL_PWR_GPIO_BIT_0 (PWR_PUCRA_PA0) +#define LL_PWR_GPIO_BIT_1 (PWR_PUCRA_PA1) +#define LL_PWR_GPIO_BIT_2 (PWR_PUCRA_PA2) +#define LL_PWR_GPIO_BIT_3 (PWR_PUCRA_PA3) +#define LL_PWR_GPIO_BIT_4 (PWR_PUCRA_PA4) +#define LL_PWR_GPIO_BIT_5 (PWR_PUCRA_PA5) +#define LL_PWR_GPIO_BIT_6 (PWR_PUCRA_PA6) +#define LL_PWR_GPIO_BIT_7 (PWR_PUCRA_PA7) +#define LL_PWR_GPIO_BIT_8 (PWR_PUCRA_PA8) +#define LL_PWR_GPIO_BIT_9 (PWR_PUCRA_PA9) +#define LL_PWR_GPIO_BIT_10 (PWR_PUCRA_PA10) +#define LL_PWR_GPIO_BIT_11 (PWR_PUCRA_PA11) +#define LL_PWR_GPIO_BIT_12 (PWR_PUCRA_PA12) +#define LL_PWR_GPIO_BIT_13 (PWR_PUCRA_PA13) +#define LL_PWR_GPIO_BIT_14 (PWR_PUCRC_PC14) +#define LL_PWR_GPIO_BIT_15 (PWR_PUCRC_PC15) +#endif +/** + * @} + */ + +#if defined(PWR_CR5_SMPSEN) +/** @defgroup PWR_LL_EC_BOR_CONFIGURATION BOR configuration + * @{ + */ +#define LL_PWR_BOR_SYSTEM_RESET (0x00000000U) /*!< BOR will generate a system reset */ +#define LL_PWR_BOR_SMPS_FORCE_BYPASS (PWR_CR5_BORHC) /*!< BOR will for SMPS step down converter in bypass mode */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_SMPS_OPERATING_MODES SMPS step down converter operating modes + * @{ + */ +/* Note: Literals values are defined from register SR2 bits SMPSF and SMPSBF */ +/* but they are also used as register CR5 bits SMPSEN and SMPSBEN, */ +/* as used by all SMPS operating mode functions targetting different */ +/* registers: */ +/* "LL_PWR_SMPS_SetMode()", "LL_PWR_SMPS_GetMode()" */ +/* and "LL_PWR_SMPS_GetEffectiveMode()". */ +#define LL_PWR_SMPS_BYPASS (PWR_SR2_SMPSBF) /*!< SMPS step down in bypass mode. */ +#define LL_PWR_SMPS_STEP_DOWN (PWR_SR2_SMPSF) /*!< SMPS step down in step down mode if system low power mode is run, LP run or stop0. If system low power mode is stop1, stop2, standby, shutdown, then SMPS is forced in mode open to preserve energy stored in decoupling capacitor as long as possible. */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_SMPS_STARTUP_CURRENT SMPS step down converter supply startup current selection + * @{ + */ +#define LL_PWR_SMPS_STARTUP_CURRENT_80MA (0x00000000U) /*!< SMPS step down converter supply startup current 80mA */ +#define LL_PWR_SMPS_STARTUP_CURRENT_100MA ( PWR_CR5_SMPSSC_0) /*!< SMPS step down converter supply startup current 100mA */ +#define LL_PWR_SMPS_STARTUP_CURRENT_120MA ( PWR_CR5_SMPSSC_1 ) /*!< SMPS step down converter supply startup current 120mA */ +#define LL_PWR_SMPS_STARTUP_CURRENT_140MA ( PWR_CR5_SMPSSC_1 | PWR_CR5_SMPSSC_0) /*!< SMPS step down converter supply startup current 140mA */ +#define LL_PWR_SMPS_STARTUP_CURRENT_160MA (PWR_CR5_SMPSSC_2 ) /*!< SMPS step down converter supply startup current 160mA */ +#define LL_PWR_SMPS_STARTUP_CURRENT_180MA (PWR_CR5_SMPSSC_2 | PWR_CR5_SMPSSC_0) /*!< SMPS step down converter supply startup current 180mA */ +#define LL_PWR_SMPS_STARTUP_CURRENT_200MA (PWR_CR5_SMPSSC_2 | PWR_CR5_SMPSSC_1 ) /*!< SMPS step down converter supply startup current 200mA */ +#define LL_PWR_SMPS_STARTUP_CURRENT_220MA (PWR_CR5_SMPSSC_2 | PWR_CR5_SMPSSC_1 | PWR_CR5_SMPSSC_0) /*!< SMPS step down converter supply startup current 220mA */ +/** + * @} + */ + +/** @defgroup PWR_LL_EC_SMPS_OUTPUT_VOLTAGE_LEVEL SMPS step down converter output voltage scaling voltage level + * @{ + */ +/* Note: SMPS voltage is trimmed during device production to control + the actual voltage level variation from device to device. */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V20 (0x00000000U) /*!< SMPS step down converter supply output voltage 1.20V */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V25 ( PWR_CR5_SMPSVOS_0) /*!< SMPS step down converter supply output voltage 1.25V */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V30 ( PWR_CR5_SMPSVOS_1 ) /*!< SMPS step down converter supply output voltage 1.30V */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V35 ( PWR_CR5_SMPSVOS_1 | PWR_CR5_SMPSVOS_0) /*!< SMPS step down converter supply output voltage 1.35V */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40 ( PWR_CR5_SMPSVOS_2 ) /*!< SMPS step down converter supply output voltage 1.40V */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V45 ( PWR_CR5_SMPSVOS_2 | PWR_CR5_SMPSVOS_0) /*!< SMPS step down converter supply output voltage 1.45V */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V50 ( PWR_CR5_SMPSVOS_2 | PWR_CR5_SMPSVOS_1 ) /*!< SMPS step down converter supply output voltage 1.50V */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V55 ( PWR_CR5_SMPSVOS_2 | PWR_CR5_SMPSVOS_1 | PWR_CR5_SMPSVOS_0) /*!< SMPS step down converter supply output voltage 1.55V */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V60 (PWR_CR5_SMPSVOS_3 ) /*!< SMPS step down converter supply output voltage 1.60V */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V65 (PWR_CR5_SMPSVOS_3 | PWR_CR5_SMPSVOS_0) /*!< SMPS step down converter supply output voltage 1.65V */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V70 (PWR_CR5_SMPSVOS_3 | PWR_CR5_SMPSVOS_1 ) /*!< SMPS step down converter supply output voltage 1.70V */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V75 (PWR_CR5_SMPSVOS_3 | PWR_CR5_SMPSVOS_1 | PWR_CR5_SMPSVOS_0) /*!< SMPS step down converter supply output voltage 1.75V */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V80 (PWR_CR5_SMPSVOS_3 | PWR_CR5_SMPSVOS_2 ) /*!< SMPS step down converter supply output voltage 1.80V */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V85 (PWR_CR5_SMPSVOS_3 | PWR_CR5_SMPSVOS_2 | PWR_CR5_SMPSVOS_0) /*!< SMPS step down converter supply output voltage 1.85V */ +#define LL_PWR_SMPS_OUTPUT_VOLTAGE_1V90 (PWR_CR5_SMPSVOS_3 | PWR_CR5_SMPSVOS_2 | PWR_CR5_SMPSVOS_1 ) /*!< SMPS step down converter supply output voltage 1.90V */ +/** + * @} + */ +#endif + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup PWR_LL_Exported_Macros PWR Exported Macros + * @{ + */ + +/** @defgroup PWR_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in PWR register + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__)) + +/** + * @brief Read a value in PWR register + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__) +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup PWR_LL_Exported_Functions PWR Exported Functions + * @{ + */ + +/** @defgroup PWR_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Switch from run main mode to run low-power mode. + * @rmtoll CR1 LPR LL_PWR_EnterLowPowerRunMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_LPR); +} + +/** + * @brief Switch from run main mode to low-power mode. + * @rmtoll CR1 LPR LL_PWR_ExitLowPowerRunMode + * @retval None + */ +__STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_LPR); +} + +/** + * @brief Check if the regulator is in low-power mode + * @rmtoll CR1 LPR LL_PWR_IsEnabledLowPowerRunMode + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_LPR) == (PWR_CR1_LPR)) ? 1UL : 0UL); +} + +#if defined(PWR_CR1_VOS) +/** + * @brief Set the main internal regulator output voltage + * @note A delay is required for the internal regulator to be ready + * after the voltage scaling has been changed. + * Check whether regulator reached the selected voltage level + * can be done using function @ref LL_PWR_IsActiveFlag_VOS(). + * @rmtoll CR1 VOS LL_PWR_SetRegulVoltageScaling + * @param VoltageScaling This parameter can be one of the following values: + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1 + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling) +{ + MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling); +} + +/** + * @brief Get the main internal regulator output voltage + * @rmtoll CR1 VOS LL_PWR_GetRegulVoltageScaling + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1 + * @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2 + */ +__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void) +{ + return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS)); +} +#endif + +/** + * @brief Enable access to the backup domain + * @rmtoll CR1 DBP LL_PWR_EnableBkUpAccess + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_DBP); +} + +/** + * @brief Disable access to the backup domain + * @rmtoll CR1 DBP LL_PWR_DisableBkUpAccess + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableBkUpAccess(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_DBP); +} + +/** + * @brief Check if the backup domain is enabled + * @rmtoll CR1 DBP LL_PWR_IsEnabledBkUpAccess + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void) +{ + return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL); +} + +/** + * @brief Set Low-Power mode + * @rmtoll CR1 LPMS LL_PWR_SetPowerMode + * @param LowPowerMode This parameter can be one of the following values: + * @arg @ref LL_PWR_MODE_STOP0 + * @arg @ref LL_PWR_MODE_STOP1 + * @arg @ref LL_PWR_MODE_STOP2 + * @arg @ref LL_PWR_MODE_STANDBY + * @arg @ref LL_PWR_MODE_SHUTDOWN + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t LowPowerMode) +{ + MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode); +} + +/** + * @brief Get Low-Power mode + * @rmtoll CR1 LPMS LL_PWR_GetPowerMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_MODE_STOP0 + * @arg @ref LL_PWR_MODE_STOP1 + * @arg @ref LL_PWR_MODE_STOP2 + * @arg @ref LL_PWR_MODE_STANDBY + * @arg @ref LL_PWR_MODE_SHUTDOWN + */ +__STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void) +{ + return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_LPMS)); +} + +/** + * @brief Set flash power-down mode during low-power run mode + * @rmtoll CR1 FPDR LL_PWR_SetFlashPowerModeLPRun + * @param FlashLowPowerMode This parameter can be one of the following values: + * @arg @ref LL_PWR_FLASH_LPRUN_MODE_IDLE + * @arg @ref LL_PWR_FLASH_LPRUN_MODE_POWER_DOWN + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetFlashPowerModeLPRun(uint32_t FlashLowPowerMode) +{ + /* Unlock bit FPDR */ + WRITE_REG(PWR->CR1, 0x0000C1B0U); + + /* Update bit FPDR */ + MODIFY_REG(PWR->CR1, PWR_CR1_FPDR, FlashLowPowerMode); +} + +/** + * @brief Get flash power-down mode during low-power run mode + * @rmtoll CR1 FPDR LL_PWR_GetFlashPowerModeLPRun + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_FLASH_LPRUN_MODE_IDLE + * @arg @ref LL_PWR_FLASH_LPRUN_MODE_POWER_DOWN + */ +__STATIC_INLINE uint32_t LL_PWR_GetFlashPowerModeLPRun(void) +{ + return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_FPDR)); +} + +/** + * @brief Set flash power-down mode during sleep mode + * @rmtoll CR1 FPDS LL_PWR_SetFlashPowerModeSleep + * @param FlashLowPowerMode This parameter can be one of the following values: + * @arg @ref LL_PWR_FLASH_SLEEP_MODE_IDLE + * @arg @ref LL_PWR_FLASH_SLEEP_MODE_POWER_DOWN + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetFlashPowerModeSleep(uint32_t FlashLowPowerMode) +{ + MODIFY_REG(PWR->CR1, PWR_CR1_FPDS, FlashLowPowerMode); +} + +/** + * @brief Get flash power-down mode during sleep mode + * @rmtoll CR1 FPDS LL_PWR_GetFlashPowerModeSleep + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_FLASH_SLEEP_MODE_IDLE + * @arg @ref LL_PWR_FLASH_SLEEP_MODE_POWER_DOWN + */ +__STATIC_INLINE uint32_t LL_PWR_GetFlashPowerModeSleep(void) +{ + return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_FPDS)); +} + +#if defined(PWR_CR2_PVME1) +/** + * @brief Enable VDDUSB supply + * @rmtoll CR2 USV LL_PWR_EnableVddUSB + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableVddUSB(void) +{ + SET_BIT(PWR->CR2, PWR_CR2_USV); +} + +/** + * @brief Disable VDDUSB supply + * @rmtoll CR2 USV LL_PWR_DisableVddUSB + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableVddUSB(void) +{ + CLEAR_BIT(PWR->CR2, PWR_CR2_USV); +} + +/** + * @brief Check if VDDUSB supply is enabled + * @rmtoll CR2 USV LL_PWR_IsEnabledVddUSB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledVddUSB(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_USV) == (PWR_CR2_USV)) ? 1UL : 0UL); +} +#endif + +/** + * @brief Enable the Power Voltage Monitoring on a peripheral + * @rmtoll CR2 PVME1 LL_PWR_EnablePVM\n + * CR2 PVME3 LL_PWR_EnablePVM + * @param PeriphVoltage This parameter can be one of the following values: + * @arg @ref LL_PWR_PVM_VDDUSB_1_2V (*) + * @arg @ref LL_PWR_PVM_VDDA_1_62V + * + * (*) Not available on devices STM32WB50xx + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnablePVM(uint32_t PeriphVoltage) +{ + SET_BIT(PWR->CR2, PeriphVoltage); +} + +/** + * @brief Disable the Power Voltage Monitoring on a peripheral + * @rmtoll CR2 PVME1 LL_PWR_DisablePVM\n + * CR2 PVME3 LL_PWR_DisablePVM + * @param PeriphVoltage This parameter can be one of the following values: + * @arg @ref LL_PWR_PVM_VDDUSB_1_2V (*) + * @arg @ref LL_PWR_PVM_VDDA_1_62V + * + * (*) Not available on devices STM32WB50xx + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisablePVM(uint32_t PeriphVoltage) +{ + CLEAR_BIT(PWR->CR2, PeriphVoltage); +} + +/** + * @brief Check if Power Voltage Monitoring is enabled on a peripheral + * @rmtoll CR2 PVME1 LL_PWR_IsEnabledPVM\n + * CR2 PVME3 LL_PWR_IsEnabledPVM + * @param PeriphVoltage This parameter can be one of the following values: + * @arg @ref LL_PWR_PVM_VDDUSB_1_2V (*) + * @arg @ref LL_PWR_PVM_VDDA_1_62V + * + * (*) Not available on devices STM32WB50xx + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVM(uint32_t PeriphVoltage) +{ + return ((READ_BIT(PWR->CR2, PeriphVoltage) == (PeriphVoltage)) ? 1UL : 0UL); +} + +/** + * @brief Configure the voltage threshold detected by the Power Voltage Detector + * @rmtoll CR2 PLS LL_PWR_SetPVDLevel + * @param PVDLevel This parameter can be one of the following values: + * @arg @ref LL_PWR_PVDLEVEL_0 + * @arg @ref LL_PWR_PVDLEVEL_1 + * @arg @ref LL_PWR_PVDLEVEL_2 + * @arg @ref LL_PWR_PVDLEVEL_3 + * @arg @ref LL_PWR_PVDLEVEL_4 + * @arg @ref LL_PWR_PVDLEVEL_5 + * @arg @ref LL_PWR_PVDLEVEL_6 + * @arg @ref LL_PWR_PVDLEVEL_7 + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel) +{ + MODIFY_REG(PWR->CR2, PWR_CR2_PLS, PVDLevel); +} + +/** + * @brief Get the voltage threshold detection + * @rmtoll CR2 PLS LL_PWR_GetPVDLevel + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_PVDLEVEL_0 + * @arg @ref LL_PWR_PVDLEVEL_1 + * @arg @ref LL_PWR_PVDLEVEL_2 + * @arg @ref LL_PWR_PVDLEVEL_3 + * @arg @ref LL_PWR_PVDLEVEL_4 + * @arg @ref LL_PWR_PVDLEVEL_5 + * @arg @ref LL_PWR_PVDLEVEL_6 + * @arg @ref LL_PWR_PVDLEVEL_7 + */ +__STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void) +{ + return (uint32_t)(READ_BIT(PWR->CR2, PWR_CR2_PLS)); +} + +/** + * @brief Enable Power Voltage Detector + * @rmtoll CR2 PVDE LL_PWR_EnablePVD + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnablePVD(void) +{ + SET_BIT(PWR->CR2, PWR_CR2_PVDE); +} + +/** + * @brief Disable Power Voltage Detector + * @rmtoll CR2 PVDE LL_PWR_DisablePVD + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisablePVD(void) +{ + CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE); +} + +/** + * @brief Check if Power Voltage Detector is enabled + * @rmtoll CR2 PVDE LL_PWR_IsEnabledPVD + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void) +{ + return ((READ_BIT(PWR->CR2, PWR_CR2_PVDE) == (PWR_CR2_PVDE)) ? 1UL : 0UL); +} + +/** + * @brief Enable Internal Wake-up line + * @rmtoll CR3 EIWF LL_PWR_EnableInternWU + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableInternWU(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_EIWUL); +} + +/** + * @brief Disable Internal Wake-up line + * @rmtoll CR3 EIWF LL_PWR_DisableInternWU + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableInternWU(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_EIWUL); +} + +/** + * @brief Check if Internal Wake-up line is enabled + * @rmtoll CR3 EIWF LL_PWR_IsEnabledInternWU + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledInternWU(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_EIWUL) == (PWR_CR3_EIWUL)) ? 1UL : 0UL); +} + +/** + * @brief Enable pull-up and pull-down configuration + * @rmtoll CR3 APC LL_PWR_EnablePUPDCfg + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnablePUPDCfg(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_APC); +} + +/** + * @brief Disable pull-up and pull-down configuration + * @rmtoll CR3 APC LL_PWR_DisablePUPDCfg + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisablePUPDCfg(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_APC); +} + +/** + * @brief Check if pull-up and pull-down configuration is enabled + * @rmtoll CR3 APC LL_PWR_IsEnabledPUPDCfg + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledPUPDCfg(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_APC) == (PWR_CR3_APC)) ? 1UL : 0UL); +} + +/** + * @brief Enable SRAM2 content retention in Standby mode + * @rmtoll CR3 RRS LL_PWR_EnableSRAM2Retention + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableSRAM2Retention(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_RRS); +} + +/** + * @brief Disable SRAM2 content retention in Standby mode + * @rmtoll CR3 RRS LL_PWR_DisableSRAM2Retention + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableSRAM2Retention(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_RRS); +} + +/** + * @brief Check if SRAM2 content retention in Standby mode is enabled + * @rmtoll CR3 RRS LL_PWR_IsEnabledSRAM2Retention + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledSRAM2Retention(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_RRS) == (PWR_CR3_RRS)) ? 1UL : 0UL); +} + +/** + * @brief Enable the WakeUp PINx functionality + * @rmtoll CR3 EWUP1 LL_PWR_EnableWakeUpPin\n + * CR3 EWUP2 LL_PWR_EnableWakeUpPin\n + * CR3 EWUP3 LL_PWR_EnableWakeUpPin\n + * CR3 EWUP4 LL_PWR_EnableWakeUpPin\n + * CR3 EWUP5 LL_PWR_EnableWakeUpPin\n + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 (*) + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * + * (*) Not available on devices STM32WB50xx + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin) +{ + SET_BIT(PWR->CR3, WakeUpPin); +} + +/** + * @brief Disable the WakeUp PINx functionality + * @rmtoll CR3 EWUP1 LL_PWR_DisableWakeUpPin\n + * CR3 EWUP2 LL_PWR_DisableWakeUpPin\n + * CR3 EWUP3 LL_PWR_DisableWakeUpPin\n + * CR3 EWUP4 LL_PWR_DisableWakeUpPin\n + * CR3 EWUP5 LL_PWR_DisableWakeUpPin\n + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 (*) + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * + * (*) Not available on devices STM32WB50xx + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin) +{ + CLEAR_BIT(PWR->CR3, WakeUpPin); +} + +/** + * @brief Check if the WakeUp PINx functionality is enabled + * @rmtoll CR3 EWUP1 LL_PWR_IsEnabledWakeUpPin\n + * CR3 EWUP2 LL_PWR_IsEnabledWakeUpPin\n + * CR3 EWUP3 LL_PWR_IsEnabledWakeUpPin\n + * CR3 EWUP4 LL_PWR_IsEnabledWakeUpPin\n + * CR3 EWUP5 LL_PWR_IsEnabledWakeUpPin\n + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 (*) + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * + * (*) Not available on devices STM32WB50xx + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin) +{ + return ((READ_BIT(PWR->CR3, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL); +} + +/** + * @brief Set the resistor impedance + * @rmtoll CR4 VBRS LL_PWR_SetBattChargResistor + * @param Resistor This parameter can be one of the following values: + * @arg @ref LL_PWR_BATT_CHARG_RESISTOR_5K + * @arg @ref LL_PWR_BATT_CHARGRESISTOR_1_5K + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetBattChargResistor(uint32_t Resistor) +{ + MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, Resistor); +} + +/** + * @brief Get the resistor impedance + * @rmtoll CR4 VBRS LL_PWR_GetBattChargResistor + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_BATT_CHARG_RESISTOR_5K + * @arg @ref LL_PWR_BATT_CHARGRESISTOR_1_5K + */ +__STATIC_INLINE uint32_t LL_PWR_GetBattChargResistor(void) +{ + return (uint32_t)(READ_BIT(PWR->CR4, PWR_CR4_VBRS)); +} + +/** + * @brief Enable battery charging + * @rmtoll CR4 VBE LL_PWR_EnableBatteryCharging + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableBatteryCharging(void) +{ + SET_BIT(PWR->CR4, PWR_CR4_VBE); +} + +/** + * @brief Disable battery charging + * @rmtoll CR4 VBE LL_PWR_DisableBatteryCharging + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableBatteryCharging(void) +{ + CLEAR_BIT(PWR->CR4, PWR_CR4_VBE); +} + +/** + * @brief Check if battery charging is enabled + * @rmtoll CR4 VBE LL_PWR_IsEnabledBatteryCharging + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledBatteryCharging(void) +{ + return ((READ_BIT(PWR->CR4, PWR_CR4_VBE) == (PWR_CR4_VBE)) ? 1UL : 0UL); +} + +/** + * @brief Set the Wake-Up pin polarity low for the event detection + * @rmtoll CR4 WP1 LL_PWR_SetWakeUpPinPolarityLow\n + * CR4 WP2 LL_PWR_SetWakeUpPinPolarityLow\n + * CR4 WP3 LL_PWR_SetWakeUpPinPolarityLow\n + * CR4 WP4 LL_PWR_SetWakeUpPinPolarityLow\n + * CR4 WP5 LL_PWR_SetWakeUpPinPolarityLow + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 (*) + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * + * (*) Not available on devices STM32WB50xx + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityLow(uint32_t WakeUpPin) +{ + SET_BIT(PWR->CR4, WakeUpPin); +} + +/** + * @brief Set the Wake-Up pin polarity high for the event detection + * @rmtoll CR4 WP1 LL_PWR_SetWakeUpPinPolarityHigh\n + * CR4 WP2 LL_PWR_SetWakeUpPinPolarityHigh\n + * CR4 WP3 LL_PWR_SetWakeUpPinPolarityHigh\n + * CR4 WP4 LL_PWR_SetWakeUpPinPolarityHigh\n + * CR4 WP5 LL_PWR_SetWakeUpPinPolarityHigh + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 (*) + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * + * (*) Not available on devices STM32WB50xx + * @retval None + */ +__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityHigh(uint32_t WakeUpPin) +{ + CLEAR_BIT(PWR->CR4, WakeUpPin); +} + +/** + * @brief Get the Wake-Up pin polarity for the event detection + * @rmtoll CR4 WP1 LL_PWR_IsWakeUpPinPolarityLow\n + * CR4 WP2 LL_PWR_IsWakeUpPinPolarityLow\n + * CR4 WP3 LL_PWR_IsWakeUpPinPolarityLow\n + * CR4 WP4 LL_PWR_IsWakeUpPinPolarityLow\n + * CR4 WP5 LL_PWR_IsWakeUpPinPolarityLow + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 (*) + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * + * (*) Not available on devices STM32WB50xx + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsWakeUpPinPolarityLow(uint32_t WakeUpPin) +{ + return ((READ_BIT(PWR->CR4, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL); +} + +/** + * @brief Enable GPIO pull-up state in Standby and Shutdown modes + * @note Some pins are not configurable for pulling in Standby and Shutdown + * modes. Refer to reference manual for available pins and ports. + * @rmtoll PUCRA PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRB PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRC PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRD PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRE PU0-15 LL_PWR_EnableGPIOPullUp\n + * PUCRH PU0-15 LL_PWR_EnableGPIOPullUp + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E + * @arg @ref LL_PWR_GPIO_H + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber) +{ + SET_BIT(*((__IO uint32_t *)GPIO), GPIONumber); +} + +/** + * @brief Disable GPIO pull-up state in Standby and Shutdown modes + * @note Some pins are not configurable for pulling in Standby and Shutdown + * modes. Refer to reference manual for available pins and ports. + * @rmtoll PUCRA PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRB PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRC PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRD PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRE PU0-15 LL_PWR_DisableGPIOPullUp\n + * PUCRH PU0-15 LL_PWR_DisableGPIOPullUp + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E + * @arg @ref LL_PWR_GPIO_H + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber) +{ + CLEAR_BIT(*((__IO uint32_t *)GPIO), GPIONumber); +} + +/** + * @brief Check if GPIO pull-up state is enabled + * @rmtoll PUCRA PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRB PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRC PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRD PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRE PU0-15 LL_PWR_IsEnabledGPIOPullUp\n + * PUCRH PU0-15 LL_PWR_IsEnabledGPIOPullUp + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E + * @arg @ref LL_PWR_GPIO_H + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber) +{ + return ((READ_BIT(*((__IO uint32_t *)GPIO), GPIONumber) == (GPIONumber)) ? 1UL : 0UL); +} + +/** + * @brief Enable GPIO pull-down state in Standby and Shutdown modes + * @note Some pins are not configurable for pulling in Standby and Shutdown + * modes. Refer to reference manual for available pins and ports. + * @rmtoll PDCRA PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRB PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRC PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRD PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRE PD0-15 LL_PWR_EnableGPIOPullDown\n + * PDCRH PD0-15 LL_PWR_EnableGPIOPullDown + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E + * @arg @ref LL_PWR_GPIO_H + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber) +{ + SET_BIT(*((__IO uint32_t *)(GPIO + 4UL)), GPIONumber); +} + +/** + * @brief Disable GPIO pull-down state in Standby and Shutdown modes + * @note Some pins are not configurable for pulling in Standby and Shutdown + * modes. Refer to reference manual for available pins and ports. + * @rmtoll PDCRA PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRB PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRC PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRD PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRE PD0-15 LL_PWR_DisableGPIOPullDown\n + * PDCRH PD0-15 LL_PWR_DisableGPIOPullDown + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E + * @arg @ref LL_PWR_GPIO_H + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber) +{ + CLEAR_BIT(*((__IO uint32_t *)(GPIO + 4UL)), GPIONumber); +} + +/** + * @brief Check if GPIO pull-down state is enabled + * @rmtoll PDCRA PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRB PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRC PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRD PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRE PD0-15 LL_PWR_IsEnabledGPIOPullDown\n + * PDCRH PD0-15 LL_PWR_IsEnabledGPIOPullDown + * @param GPIO This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_A + * @arg @ref LL_PWR_GPIO_B + * @arg @ref LL_PWR_GPIO_C + * @arg @ref LL_PWR_GPIO_D + * @arg @ref LL_PWR_GPIO_E + * @arg @ref LL_PWR_GPIO_H + * @param GPIONumber This parameter can be one of the following values: + * @arg @ref LL_PWR_GPIO_BIT_0 + * @arg @ref LL_PWR_GPIO_BIT_1 + * @arg @ref LL_PWR_GPIO_BIT_2 + * @arg @ref LL_PWR_GPIO_BIT_3 + * @arg @ref LL_PWR_GPIO_BIT_4 + * @arg @ref LL_PWR_GPIO_BIT_5 + * @arg @ref LL_PWR_GPIO_BIT_6 + * @arg @ref LL_PWR_GPIO_BIT_7 + * @arg @ref LL_PWR_GPIO_BIT_8 + * @arg @ref LL_PWR_GPIO_BIT_9 + * @arg @ref LL_PWR_GPIO_BIT_10 + * @arg @ref LL_PWR_GPIO_BIT_11 + * @arg @ref LL_PWR_GPIO_BIT_12 + * @arg @ref LL_PWR_GPIO_BIT_13 + * @arg @ref LL_PWR_GPIO_BIT_14 + * @arg @ref LL_PWR_GPIO_BIT_15 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber) +{ + return ((READ_BIT(*((__IO uint32_t *)(GPIO + 4UL)), GPIONumber) == (GPIONumber)) ? 1UL : 0UL); +} + +#if defined(PWR_CR5_SMPSEN) +/** + * @brief Set BOR configuration + * @rmtoll CR5 BORHC LL_PWR_SetBORConfig + * @param BORConfiguration This parameter can be one of the following values: + * @arg @ref LL_PWR_BOR_SYSTEM_RESET + * @arg @ref LL_PWR_BOR_SMPS_FORCE_BYPASS + */ +__STATIC_INLINE void LL_PWR_SetBORConfig(uint32_t BORConfiguration) +{ + MODIFY_REG(PWR->CR5, PWR_CR5_BORHC, BORConfiguration); +} + +/** + * @brief Get BOR configuration + * @rmtoll CR5 BORHC LL_PWR_GetBORConfig + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_BOR_SYSTEM_RESET + * @arg @ref LL_PWR_BOR_SMPS_FORCE_BYPASS + */ +__STATIC_INLINE uint32_t LL_PWR_GetBORConfig(void) +{ + return (uint32_t)(READ_BIT(PWR->CR5, PWR_CR5_BORHC)); +} +#endif + +/** + * @} + */ + +#if defined(PWR_CR5_SMPSEN) +/** @defgroup PWR_LL_EF_Configuration_SMPS Configuration of SMPS + * @{ + */ + +/** + * @brief Set SMPS operating mode + * @note When SMPS step down converter SMPS mode is enabled, + * it is good practice to enable the BORH to monitor the supply: + * in this case, when the supply drops below the SMPS step down + * converter SMPS mode operating supply level, + * switching on the fly is performed automaticcaly + * and interruption is generated. + * Refer to function @ref LL_PWR_SetBORConfig(). + * @note Occurence of SMPS step down converter forced in bypass mode + * can be monitored by flag and interruption. + * Refer to functions + * @ref LL_PWR_IsActiveFlag_SMPSFB(), @ref LL_PWR_ClearFlag_SMPSFB(), + * @ref LL_PWR_EnableIT_BORH_SMPSFB(). + * @rmtoll CR5 SMPSEN LL_PWR_SMPS_SetMode \n + * CR5 SMPSBEN LL_PWR_SMPS_SetMode + * @param OperatingMode This parameter can be one of the following values: + * @arg @ref LL_PWR_SMPS_BYPASS + * @arg @ref LL_PWR_SMPS_STEP_DOWN (1) + * + * (1) SMPS operating mode step down or open depends on system low-power mode: + * - step down mode if system low power mode is run, LP run or stop0, + * - open mode if system low power mode is stop1, stop2, standby or shutdown + * @retval None + */ +__STATIC_INLINE void LL_PWR_SMPS_SetMode(uint32_t OperatingMode) +{ + /* Note: Operation on bits performed to keep compatibility of literals */ + /* for all SMPS operating mode functions: */ + /* "LL_PWR_SMPS_SetMode()", "LL_PWR_SMPS_GetMode()" */ + /* and "LL_PWR_SMPS_GetEffectiveMode()". */ + MODIFY_REG(PWR->CR5, PWR_CR5_SMPSEN, (OperatingMode & PWR_SR2_SMPSF) << (PWR_CR5_SMPSEN_Pos - PWR_SR2_SMPSF_Pos)); +} + +/** + * @brief Get SMPS operating mode + * @rmtoll CR5 SMPSEN LL_PWR_SMPS_GetMode \n + * CR5 SMPSBEN LL_PWR_SMPS_GetMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_SMPS_BYPASS + * @arg @ref LL_PWR_SMPS_STEP_DOWN (1) + * + * (1) SMPS operating mode step down or open depends on system low-power mode: + * - step down mode if system low power mode is run, LP run or stop0, + * - open mode if system low power mode is stop1, stop2, standby or shutdown + */ +__STATIC_INLINE uint32_t LL_PWR_SMPS_GetMode(void) +{ + /* Note: Operation on bits performed to keep compatibility of literals */ + /* for all SMPS operating mode functions: */ + /* "LL_PWR_SMPS_SetMode()", "LL_PWR_SMPS_GetMode()" */ + /* and "LL_PWR_SMPS_GetEffectiveMode()". */ + register uint32_t OperatingMode = (READ_BIT(PWR->CR5, PWR_CR5_SMPSEN) >> (PWR_CR5_SMPSEN_Pos - PWR_SR2_SMPSF_Pos)); + + OperatingMode = (OperatingMode | ((~OperatingMode >> 1U) & PWR_SR2_SMPSBF)); + + return OperatingMode; +} + +/** + * @brief Get SMPS effective operating mode + * @note SMPS operating mode can be changed by hardware, therefore + * requested operating mode can differ from effective low power mode. + * - dependency on system low-power mode: + * - step down mode if system low power mode is run, LP run or stop0, + * - open mode if system low power mode is stop1, stop2, standby or shutdown + * - dependency on BOR level: + * - bypass mode if supply voltage drops below BOR level + * @note This functions check flags of SMPS operating modes step down + * and bypass. If the SMPS is not among these 2 operating modes, + * then it can be in mode off or open. + * @rmtoll SR2 SMPSF LL_PWR_SMPS_GetEffectiveMode \n + * SR2 SMPSBF LL_PWR_SMPS_GetEffectiveMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_SMPS_BYPASS + * @arg @ref LL_PWR_SMPS_STEP_DOWN (1) + * + * (1) SMPS operating mode step down or open depends on system low-power mode: + * - step down mode if system low power mode is run, LP run or stop0, + * - open mode if system low power mode is stop1, stop2, standby or shutdown + */ +__STATIC_INLINE uint32_t LL_PWR_SMPS_GetEffectiveMode(void) +{ + return (uint32_t)(READ_BIT(PWR->SR2, (PWR_SR2_SMPSF | PWR_SR2_SMPSBF))); +} + +/** + * @brief SMPS step down converter enable + * @note This function can be used for specific usage of the SMPS, + * for general usage of the SMPS the function + * @ref LL_PWR_SMPS_SetMode() should be used instead. + * @rmtoll CR5 SMPSEN LL_PWR_SMPS_Enable + * @retval None + */ +__STATIC_INLINE void LL_PWR_SMPS_Enable(void) +{ + SET_BIT(PWR->CR5, PWR_CR5_SMPSEN); +} + +/** + * @brief SMPS step down converter enable + * @note This function can be used for specific usage of the SMPS, + * for general usage of the SMPS the function + * @ref LL_PWR_SMPS_SetMode() should be used instead. + * @rmtoll CR5 SMPSEN LL_PWR_SMPS_Disable + * @retval None + */ +__STATIC_INLINE void LL_PWR_SMPS_Disable(void) +{ + CLEAR_BIT(PWR->CR5, PWR_CR5_SMPSEN); +} + +/** + * @brief Check if the SMPS step down converter is enabled + * @rmtoll CR5 SMPSEN LL_PWR_SMPS_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_SMPS_IsEnabled(void) +{ + return ((READ_BIT(PWR->CR5, PWR_CR5_SMPSEN) == (PWR_CR5_SMPSEN)) ? 1UL : 0UL); +} + +/** + * @brief Set SMPS step down converter supply startup current selection + * @rmtoll CR5 SMPSSC LL_PWR_SMPS_SetStartupCurrent + * @param StartupCurrent This parameter can be one of the following values: + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_80MA + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_100MA + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_120MA + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_140MA + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_160MA + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_180MA + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_200MA + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_220MA + * @retval None + */ +__STATIC_INLINE void LL_PWR_SMPS_SetStartupCurrent(uint32_t StartupCurrent) +{ + MODIFY_REG(PWR->CR5, PWR_CR5_SMPSSC, StartupCurrent); +} + +/** + * @brief Get SMPS step down converter supply startup current selection + * @rmtoll CR5 SMPSSC LL_PWR_SMPS_GetStartupCurrent + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_80MA + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_100MA + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_120MA + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_140MA + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_160MA + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_180MA + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_200MA + * @arg @ref LL_PWR_SMPS_STARTUP_CURRENT_220MA + */ +__STATIC_INLINE uint32_t LL_PWR_SMPS_GetStartupCurrent(void) +{ + return (uint32_t)(READ_BIT(PWR->CR5, PWR_CR5_SMPSSC)); +} + +/** + * @brief Set SMPS step down converter output voltage scaling + * @note SMPS output voltage is calibrated in production, + * calibration parameters are applied to the voltage level parameter + * to reach the requested voltage value. + * @rmtoll CR5 SMPSVOS LL_PWR_SMPS_SetOutputVoltageLevel + * @param OutputVoltageLevel This parameter can be one of the following values: + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V20 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V25 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V30 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V35 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V45 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V50 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V55 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V60 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V65 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V70 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V75 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V80 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V85 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V90 + * @retval None + */ +__STATIC_INLINE void LL_PWR_SMPS_SetOutputVoltageLevel(uint32_t OutputVoltageLevel) +{ + register __IO const uint32_t OutputVoltageLevel_calibration = (((*SMPS_VOLTAGE_CAL_ADDR) & SMPS_VOLTAGE_CAL) >> SMPS_VOLTAGE_CAL_POS); /* SMPS output voltage level calibrated in production */ + register int32_t TrimmingSteps; /* Trimming steps between theorical output voltage and calibrated output voltage */ + register int32_t OutputVoltageLevelTrimmed; /* SMPS output voltage level after calibration: trimming value added to required level */ + + if(OutputVoltageLevel_calibration == 0UL) + { + /* Device with SMPS output voltage not calibrated in production: Apply output voltage value directly */ + + /* Update register */ + MODIFY_REG(PWR->CR5, PWR_CR5_SMPSVOS, OutputVoltageLevel); + } + else + { + /* Device with SMPS output voltage calibrated in production: Apply output voltage value after correction by calibration value */ + + TrimmingSteps = ((int32_t)OutputVoltageLevel_calibration - (int32_t)(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V50 >> PWR_CR5_SMPSVOS_Pos)); + OutputVoltageLevelTrimmed = ((int32_t)((uint32_t)(OutputVoltageLevel >> PWR_CR5_SMPSVOS_Pos)) + (int32_t)TrimmingSteps); + + /* Clamp value to voltage trimming bitfield range */ + if(OutputVoltageLevelTrimmed < 0) + { + OutputVoltageLevelTrimmed = 0; + } + else + { + if(OutputVoltageLevelTrimmed > (int32_t)PWR_CR5_SMPSVOS) + { + OutputVoltageLevelTrimmed = (int32_t)PWR_CR5_SMPSVOS; + } + } + + /* Update register */ + MODIFY_REG(PWR->CR5, PWR_CR5_SMPSVOS, (uint32_t)OutputVoltageLevelTrimmed); + } +} + +/** + * @brief Get SMPS step down converter output voltage scaling + * @note SMPS output voltage is calibrated in production, + * calibration parameters are applied to the voltage level parameter + * to return the effective voltage value. + * @rmtoll CR5 SMPSVOS LL_PWR_SMPS_GetOutputVoltageLevel + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V20 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V25 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V30 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V35 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V45 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V50 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V55 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V60 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V65 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V70 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V75 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V80 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V85 + * @arg @ref LL_PWR_SMPS_OUTPUT_VOLTAGE_1V90 + */ +__STATIC_INLINE uint32_t LL_PWR_SMPS_GetOutputVoltageLevel(void) +{ + register __IO const uint32_t OutputVoltageLevel_calibration = (((*SMPS_VOLTAGE_CAL_ADDR) & SMPS_VOLTAGE_CAL) >> SMPS_VOLTAGE_CAL_POS); /* SMPS output voltage level calibrated in production */ + register int32_t TrimmingSteps; /* Trimming steps between theorical output voltage and calibrated output voltage */ + register int32_t OutputVoltageLevelTrimmed; /* SMPS output voltage level after calibration: trimming value added to required level */ + + if(OutputVoltageLevel_calibration == 0UL) + { + /* Device with SMPS output voltage not calibrated in production: Return output voltage value directly */ + + return (uint32_t)(READ_BIT(PWR->CR5, PWR_CR5_SMPSVOS)); + } + else + { + /* Device with SMPS output voltage calibrated in production: Return output voltage value after correction by calibration value */ + + TrimmingSteps = ((int32_t)OutputVoltageLevel_calibration - (int32_t)(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V50 >> PWR_CR5_SMPSVOS_Pos)); /* Trimming steps between theorical output voltage and calibrated output voltage */ + + OutputVoltageLevelTrimmed = ((int32_t)((uint32_t)READ_BIT(PWR->CR5, PWR_CR5_SMPSVOS)) - TrimmingSteps); + + /* Clamp value to voltage range */ + if(OutputVoltageLevelTrimmed < 0) + { + OutputVoltageLevelTrimmed = (int32_t)LL_PWR_SMPS_OUTPUT_VOLTAGE_1V20; + } + else + { + if(OutputVoltageLevelTrimmed > (int32_t)PWR_CR5_SMPSVOS) + { + OutputVoltageLevelTrimmed = (int32_t)LL_PWR_SMPS_OUTPUT_VOLTAGE_1V90; + } + } + + return (uint32_t)OutputVoltageLevelTrimmed; + } +} + +/** + * @} + */ +#endif + +/** @defgroup PWR_LL_EF_Configuration_Multicore Configuration of multicore, intended to be executed by CPU1 + * @{ + */ + +/** + * @brief Boot CPU2 after reset or wakeup from stop or standby modes + * @rmtoll CR4 C2BOOT LL_PWR_EnableBootC2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableBootC2(void) +{ + SET_BIT(PWR->CR4, PWR_CR4_C2BOOT); +} + +/** + * @brief Release bit to boot CPU2 after reset or wakeup from stop or standby + * modes + * @rmtoll CR4 C2BOOT LL_PWR_DisableBootC2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableBootC2(void) +{ + CLEAR_BIT(PWR->CR4, PWR_CR4_C2BOOT); +} + +/** + * @brief Check if bit to boot CPU2 after reset or wakeup from stop or standby + * modes is set + * @rmtoll CR4 C2BOOT LL_PWR_IsEnabledBootC2 + * @retval State of bit (1 or 0) + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledBootC2(void) +{ + return ((READ_BIT(PWR->CR4, PWR_CR4_C2BOOT) == (PWR_CR4_C2BOOT)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup PWR_LL_EF_Configuration_CPU2 Configuration of CPU2, intended to be executed by CPU2 + * @{ + */ + +/** + * @brief Set Low-Power mode for CPU2 + * @rmtoll C2CR1 LPMS LL_C2_PWR_SetPowerMode + * @param LowPowerMode This parameter can be one of the following values: + * @arg @ref LL_PWR_MODE_STOP0 + * @arg @ref LL_PWR_MODE_STOP1 + * @arg @ref LL_PWR_MODE_STOP2 + * @arg @ref LL_PWR_MODE_STANDBY + * @arg @ref LL_PWR_MODE_SHUTDOWN + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode) +{ + MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode); +} + +/** + * @brief Get Low-Power mode for CPU2 + * @rmtoll C2CR1 LPMS LL_C2_PWR_GetPowerMode + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_MODE_STOP0 + * @arg @ref LL_PWR_MODE_STOP1 + * @arg @ref LL_PWR_MODE_STOP2 + * @arg @ref LL_PWR_MODE_STANDBY + * @arg @ref LL_PWR_MODE_SHUTDOWN + */ +__STATIC_INLINE uint32_t LL_C2_PWR_GetPowerMode(void) +{ + return (uint32_t)(READ_BIT(PWR->C2CR1, PWR_C2CR1_LPMS)); +} + +/** + * @brief Set flash power-down mode during low-power run mode for CPU2 + * @rmtoll C2CR1 FPDR LL_C2_PWR_SetFlashPowerModeLPRun + * @param FlashLowPowerMode This parameter can be one of the following values: + * @arg @ref LL_PWR_FLASH_LPRUN_MODE_IDLE + * @arg @ref LL_PWR_FLASH_LPRUN_MODE_POWER_DOWN + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_SetFlashPowerModeLPRun(uint32_t FlashLowPowerMode) +{ + /* Unlock bit FPDR */ + WRITE_REG(PWR->C2CR1, 0x0000C1B0U); + + /* Update bit FPDR */ + MODIFY_REG(PWR->C2CR1, PWR_C2CR1_FPDR, FlashLowPowerMode); +} + +/** + * @brief Get flash power-down mode during low-power run mode for CPU2 + * @rmtoll C2CR1 FPDR LL_C2_PWR_GetFlashPowerModeLPRun + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_FLASH_LPRUN_MODE_IDLE + * @arg @ref LL_PWR_FLASH_LPRUN_MODE_POWER_DOWN + */ +__STATIC_INLINE uint32_t LL_C2_PWR_GetFlashPowerModeLPRun(void) +{ + return (uint32_t)(READ_BIT(PWR->C2CR1, PWR_C2CR1_FPDR)); +} + +/** + * @brief Set flash power-down mode during sleep mode for CPU2 + * @rmtoll C2CR1 FPDS LL_C2_PWR_SetFlashPowerModeSleep + * @param FlashLowPowerMode This parameter can be one of the following values: + * @arg @ref LL_PWR_FLASH_SLEEP_MODE_IDLE + * @arg @ref LL_PWR_FLASH_SLEEP_MODE_POWER_DOWN + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_SetFlashPowerModeSleep(uint32_t FlashLowPowerMode) +{ + MODIFY_REG(PWR->C2CR1, PWR_C2CR1_FPDS, FlashLowPowerMode); +} + +/** + * @brief Get flash power-down mode during sleep mode for CPU2 + * @rmtoll C2CR1 FPDS LL_C2_PWR_GetFlashPowerModeSleep + * @retval Returned value can be one of the following values: + * @arg @ref LL_PWR_FLASH_SLEEP_MODE_IDLE + * @arg @ref LL_PWR_FLASH_SLEEP_MODE_POWER_DOWN + */ +__STATIC_INLINE uint32_t LL_C2_PWR_GetFlashPowerModeSleep(void) +{ + return (uint32_t)(READ_BIT(PWR->C2CR1, PWR_C2CR1_FPDS)); +} + + +/** + * @brief Enable Internal Wake-up line for CPU2 + * @rmtoll C2CR3 EIWUL LL_C2_PWR_EnableInternWU + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_EnableInternWU(void) +{ + SET_BIT(PWR->C2CR3, PWR_C2CR3_EIWUL); +} + +/** + * @brief Disable Internal Wake-up line for CPU2 + * @rmtoll C2CR3 EIWUL LL_C2_PWR_DisableInternWU + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_DisableInternWU(void) +{ + CLEAR_BIT(PWR->C2CR3, PWR_C2CR3_EIWUL); +} + +/** + * @brief Check if Internal Wake-up line is enabled for CPU2 + * @rmtoll C2CR3 EIWUL LL_C2_PWR_IsEnabledInternWU + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_PWR_IsEnabledInternWU(void) +{ + return ((READ_BIT(PWR->C2CR3, PWR_C2CR3_EIWUL) == (PWR_C2CR3_EIWUL)) ? 1UL : 0UL); +} + +/** + * @brief Enable the WakeUp PINx functionality + * @rmtoll C2CR3 EWUP1 LL_C2_PWR_EnableWakeUpPin\n + * C2CR3 EWUP2 LL_C2_PWR_EnableWakeUpPin\n + * C2CR3 EWUP3 LL_C2_PWR_EnableWakeUpPin\n + * C2CR3 EWUP4 LL_C2_PWR_EnableWakeUpPin\n + * C2CR3 EWUP5 LL_C2_PWR_EnableWakeUpPin + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 (*) + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * + * (*) Not available on devices STM32WB50xx + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_EnableWakeUpPin(uint32_t WakeUpPin) +{ + SET_BIT(PWR->C2CR3, WakeUpPin); +} + +/** + * @brief Disable the WakeUp PINx functionality + * @rmtoll C2CR3 EWUP1 LL_C2_PWR_DisableWakeUpPin\n + * C2CR3 EWUP2 LL_C2_PWR_DisableWakeUpPin\n + * C2CR3 EWUP3 LL_C2_PWR_DisableWakeUpPin\n + * C2CR3 EWUP4 LL_C2_PWR_DisableWakeUpPin\n + * C2CR3 EWUP5 LL_C2_PWR_DisableWakeUpPin + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 (*) + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * + * (*) Not available on devices STM32WB50xx + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_DisableWakeUpPin(uint32_t WakeUpPin) +{ + CLEAR_BIT(PWR->C2CR3, WakeUpPin); +} + +/** + * @brief Check if the WakeUp PINx functionality is enabled + * @rmtoll C2CR3 EWUP1 LL_C2_PWR_IsEnabledWakeUpPin\n + * C2CR3 EWUP2 LL_C2_PWR_IsEnabledWakeUpPin\n + * C2CR3 EWUP3 LL_C2_PWR_IsEnabledWakeUpPin\n + * C2CR3 EWUP4 LL_C2_PWR_IsEnabledWakeUpPin\n + * C2CR3 EWUP5 LL_C2_PWR_IsEnabledWakeUpPin + * @param WakeUpPin This parameter can be one of the following values: + * @arg @ref LL_PWR_WAKEUP_PIN1 + * @arg @ref LL_PWR_WAKEUP_PIN2 (*) + * @arg @ref LL_PWR_WAKEUP_PIN3 (*) + * @arg @ref LL_PWR_WAKEUP_PIN4 + * @arg @ref LL_PWR_WAKEUP_PIN5 (*) + * + * (*) Not available on devices STM32WB50xx + * @retval None + */ +__STATIC_INLINE uint32_t LL_C2_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin) +{ + return ((READ_BIT(PWR->C2CR3, WakeUpPin) == (WakeUpPin)) ? 1UL : 0UL); +} + +/** + * @brief Enable pull-up and pull-down configuration for CPU2 + * @rmtoll C2CR3 APC LL_C2_PWR_EnablePUPDCfg + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_EnablePUPDCfg(void) +{ + SET_BIT(PWR->C2CR3, PWR_C2CR3_APC); +} + +/** + * @brief Disable pull-up and pull-down configuration for CPU2 + * @rmtoll C2CR3 APC LL_C2_PWR_DisablePUPDCfg + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_DisablePUPDCfg(void) +{ + CLEAR_BIT(PWR->C2CR3, PWR_C2CR3_APC); +} + +/** + * @brief Check if pull-up and pull-down configuration is enabled for CPU2 + * @rmtoll C2CR3 APC LL_C2_PWR_IsEnabledPUPDCfg + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_PWR_IsEnabledPUPDCfg(void) +{ + return ((READ_BIT(PWR->C2CR3, PWR_C2CR3_APC) == (PWR_C2CR3_APC)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup PWR_LL_EF_Configuration_CPU2_Radio Configuration of radio (BLE or 802.15.4) of CPU2, intended to be executed by CPU2 + * @{ + */ + +/** + * @brief Wakeup BLE controller from its sleep mode + * @note This bit is automatically reset when BLE controller + * exit its sleep mode. + * @rmtoll C2CR1 BLEEWKUP LL_C2_PWR_WakeUp_BLE + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_WakeUp_BLE(void) +{ + SET_BIT(PWR->C2CR1, PWR_C2CR1_BLEEWKUP); +} + +/** + * @brief Check if the BLE controller is woken-up from + * low-power mode. + * @rmtoll C2CR1 BLEEWKUP LL_C2_PWR_IsWokenUp_BLE + * @retval State of bit (1 or 0) (value "0": BLE is not woken-up) + */ +__STATIC_INLINE uint32_t LL_C2_PWR_IsWokenUp_BLE(void) +{ + return ((READ_BIT(PWR->C2CR1, PWR_C2CR1_BLEEWKUP) == (PWR_C2CR1_BLEEWKUP)) ? 1UL : 0UL); +} + +/** + * @brief Wakeup 802.15.4 controller from its sleep mode + * @note This bit is automatically reset when 802.15.4 controller + * exit its sleep mode. + * @rmtoll C2CR1 802EWKUP LL_C2_PWR_WakeUp_802_15_4 + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_WakeUp_802_15_4(void) +{ + SET_BIT(PWR->C2CR1, PWR_C2CR1_802EWKUP); +} + +/** + * @brief Check if the 802.15.4 controller is woken-up from + * low-power mode. + * @rmtoll C2CR1 802EWKUP LL_C2_PWR_IsWokenUp_802_15_4 + * @retval State of bit (1 or 0) (value "0": 802.15.4 is not woken-up) + */ +__STATIC_INLINE uint32_t LL_C2_PWR_IsWokenUp_802_15_4(void) +{ + return ((READ_BIT(PWR->C2CR1, PWR_C2CR1_802EWKUP) == (PWR_C2CR1_802EWKUP)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup PWR_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Get Internal Wake-up line Flag + * @rmtoll SR1 WUFI LL_PWR_IsActiveFlag_InternWU + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_InternWU(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUFI) == (PWR_SR1_WUFI)) ? 1UL : 0UL); +} + +#if defined(PWR_CR3_EWUP5) +/** + * @brief Get Wake-up Flag 5 + * @rmtoll SR1 WUF5 LL_PWR_IsActiveFlag_WU5 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU5(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF5) == (PWR_SR1_WUF5)) ? 1UL : 0UL); +} +#endif + +/** + * @brief Get Wake-up Flag 4 + * @rmtoll SR1 WUF4 LL_PWR_IsActiveFlag_WU4 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU4(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF4) == (PWR_SR1_WUF4)) ? 1UL : 0UL); +} + +#if defined(PWR_CR3_EWUP3) +/** + * @brief Get Wake-up Flag 3 + * @rmtoll SR1 WUF3 LL_PWR_IsActiveFlag_WU3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU3(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF3) == (PWR_SR1_WUF3)) ? 1UL : 0UL); +} +#endif + +#if defined(PWR_CR3_EWUP2) +/** + * @brief Get Wake-up Flag 2 + * @rmtoll SR1 WUF2 LL_PWR_IsActiveFlag_WU2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU2(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF2) == (PWR_SR1_WUF2)) ? 1UL : 0UL); +} +#endif + +/** + * @brief Get Wake-up Flag 1 + * @rmtoll SR1 WUF1 LL_PWR_IsActiveFlag_WU1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU1(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_WUF1) == (PWR_SR1_WUF1)) ? 1UL : 0UL); +} + +/** + * @brief Clear Wake-up Flags + * @rmtoll SCR CWUF LL_PWR_ClearFlag_WU + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF); +} + +#if defined(PWR_CR3_EWUP5) +/** + * @brief Clear Wake-up Flag 5 + * @rmtoll SCR CWUF5 LL_PWR_ClearFlag_WU5 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU5(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF5); +} +#endif + +/** + * @brief Clear Wake-up Flag 4 + * @rmtoll SCR CWUF4 LL_PWR_ClearFlag_WU4 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU4(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF4); +} + +#if defined(PWR_CR3_EWUP3) +/** + * @brief Clear Wake-up Flag 3 + * @rmtoll SCR CWUF3 LL_PWR_ClearFlag_WU3 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU3(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF3); +} +#endif + +#if defined(PWR_CR3_EWUP2) +/** + * @brief Clear Wake-up Flag 2 + * @rmtoll SCR CWUF2 LL_PWR_ClearFlag_WU2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU2(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF2); +} +#endif + +/** + * @brief Clear Wake-up Flag 1 + * @rmtoll SCR CWUF1 LL_PWR_ClearFlag_WU1 + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_WU1(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CWUF1); +} + + +/** + * @brief Indicate whether VDDA voltage is below or above PVM3 threshold + * @rmtoll SR2 PVMO3 LL_PWR_IsActiveFlag_PVMO3 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVMO3(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_PVMO3) == (PWR_SR2_PVMO3)) ? 1UL : 0UL); +} + +#if defined(PWR_CR2_PVME1) +/** + * @brief Indicate whether VDDUSB voltage is below or above PVM1 threshold + * @rmtoll SR2 PVMO1 LL_PWR_IsActiveFlag_PVMO1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVMO1(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_PVMO1) == (PWR_SR2_PVMO1)) ? 1UL : 0UL); +} +#endif + +/** + * @brief Indicate whether VDD voltage is below or above the selected PVD threshold + * @rmtoll SR2 PVDO LL_PWR_IsActiveFlag_PVDO + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_PVDO) == (PWR_SR2_PVDO)) ? 1UL : 0UL); +} + +#if defined(PWR_CR1_VOS) +/** + * @brief Indicate whether the regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level + * @rmtoll SR2 VOSF LL_PWR_IsActiveFlag_VOS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_VOSF) == (PWR_SR2_VOSF)) ? 1UL : 0UL); +} +#endif + +/** + * @brief Indicate whether the regulator is ready in main mode or is in low-power mode + * @note Take care, return value "0" means the regulator is ready. Return value "1" means the output voltage range is still changing. + * @rmtoll SR2 REGLPF LL_PWR_IsActiveFlag_REGLPF + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_REGLPF(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_REGLPF) == (PWR_SR2_REGLPF)) ? 1UL : 0UL); +} + +/** + * @brief Indicate whether or not the low-power regulator is ready + * @rmtoll SR2 REGLPS LL_PWR_IsActiveFlag_REGLPS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_REGLPS(void) +{ + return ((READ_BIT(PWR->SR2, PWR_SR2_REGLPS) == (PWR_SR2_REGLPS)) ? 1UL : 0UL); +} + +/** + * @brief Get BORH interrupt flag + * @rmtoll SR1 BORHF LL_PWR_IsActiveFlag_BORH + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_BORH(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_BORHF) == (PWR_SR1_BORHF)) ? 1UL : 0UL); +} + +/** + * @brief Clear BORH interrupt flag + * @rmtoll SCR CBORHF LL_PWR_ClearFlag_BORH + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_BORH(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CBORHF); +} + +/** + * @} + */ + +#if defined(PWR_CR5_SMPSEN) +/** @defgroup PWR_LL_EF_FLAG_Management_SMPS FLAG management for SMPS + * @{ + */ + +/** + * @brief Get SMPS step down converter forced in bypass mode interrupt flag + * @note To activate flag of SMPS step down converter forced in bypass mode + * by BORH, BOR must be preliminarily configured to control SMPS + * operating mode. + * Refer to function @ref LL_PWR_SetBORConfig(). + * @rmtoll SR1 SMPSFBF LL_PWR_IsActiveFlag_SMPSFB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SMPSFB(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_SMPSFBF) == (PWR_SR1_SMPSFBF)) ? 1UL : 0UL); +} + +/** + * @brief Clear SMPS step down converter forced in bypass mode interrupt flag + * @note To activate flag of SMPS step down converter forced in bypass mode + * by BORH, BOR must be preliminarily configured to control SMPS + * operating mode. + * Refer to function @ref LL_PWR_SetBORConfig(). + * @rmtoll SCR CSMPSFBF LL_PWR_ClearFlag_SMPSFB + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_SMPSFB(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CSMPSFBF); +} + +/** + * @} + */ +#endif + +/** @defgroup PWR_LL_EF_FLAG_Management_Radio FLAG management for radio (BLE or 802.15.4) + * @{ + */ + +/** + * @brief Get BLE wakeup interrupt flag + * @rmtoll SR1 BLEWUF LL_PWR_IsActiveFlag_BLEWU + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_BLEWU(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_BLEWUF) == (PWR_SR1_BLEWUF)) ? 1UL : 0UL); +} + +/** + * @brief Get 802.15.4 wakeup interrupt flag + * @rmtoll SR1 802WUF LL_PWR_IsActiveFlag_802WU + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_802WU(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_802WUF) == (PWR_SR1_802WUF)) ? 1UL : 0UL); +} + +/** + * @brief Get BLE end of activity interrupt flag + * @rmtoll SR1 BLEAF LL_PWR_IsActiveFlag_BLEA + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_BLEA(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_BLEAF) == (PWR_SR1_BLEAF)) ? 1UL : 0UL); +} + +/** + * @brief Get 802.15.4 end of activity interrupt flag + * @rmtoll SR1 802AF LL_PWR_IsActiveFlag_802A + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_802A(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_802AF) == (PWR_SR1_802AF)) ? 1UL : 0UL); +} + +/** + * @brief Get critical radio phase end of activity interrupt flag + * @rmtoll SR1 CRPEF LL_PWR_IsActiveFlag_CRPE + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_CRPE(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_CRPEF) == (PWR_SR1_CRPEF)) ? 1UL : 0UL); +} + +/** + * @brief Get critical radio system phase flag + * @rmtoll EXTSCR CRPF LL_PWR_IsActiveFlag_CRP + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_CRP(void) +{ + return ((READ_BIT(PWR->EXTSCR, PWR_EXTSCR_CRPF) == (PWR_EXTSCR_CRPF)) ? 1UL : 0UL); +} + +/** + * @brief Clear BLE wakeup interrupt flag + * @rmtoll SCR BLEWU LL_PWR_ClearFlag_BLEWU + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_BLEWU(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CBLEWUF); +} + +/** + * @brief Clear 802.15.4 wakeup interrupt flag + * @rmtoll SCR 802WU LL_PWR_ClearFlag_802WU + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_802WU(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_C802WUF); +} + +/** + * @brief Clear BLE end of activity interrupt flag + * @rmtoll SCR BLEAF LL_PWR_ClearFlag_BLEA + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_BLEA(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CBLEAF); +} + +/** + * @brief Clear 802.15.4 end of activity interrupt flag + * @rmtoll SCR 802AF LL_PWR_ClearFlag_802A + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_802A(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_C802AF); +} + +/** + * @brief Clear critical radio phase end of activity interrupt flag + * @rmtoll SCR CCRPEF LL_PWR_ClearFlag_CRPE + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_CRPE(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CCRPEF); +} + +/** + * @brief Clear critical radio system phase flag + * @rmtoll EXTSCR CCRP LL_PWR_ClearFlag_CRP + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_CRP(void) +{ + WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_CCRPF); +} + +/** + * @} + */ + +/** @defgroup PWR_LL_EF_FLAG_Management_Multicore FLAG management for multicore + * @{ + */ + +/** + * @brief Get CPU2 hold interrupt flag + * @rmtoll SCR CC2HF LL_PWR_IsActiveFlag_C2H + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_C2H(void) +{ + return ((READ_BIT(PWR->SR1, PWR_SR1_C2HF) == (PWR_SR1_C2HF)) ? 1UL : 0UL); +} + +/** + * @brief Get system stop flag for CPU1 + * @rmtoll EXTSCR C1STOPF LL_PWR_IsActiveFlag_C1STOP + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_C1STOP(void) +{ + return ((READ_BIT(PWR->EXTSCR, PWR_EXTSCR_C1STOPF) == (PWR_EXTSCR_C1STOPF)) ? 1UL : 0UL); +} + +/** + * @brief Get system standby flag for CPU1 + * @rmtoll EXTSCR C1SBF LL_PWR_IsActiveFlag_C1SB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_C1SB(void) +{ + return ((READ_BIT(PWR->EXTSCR, PWR_EXTSCR_C1SBF) == (PWR_EXTSCR_C1SBF)) ? 1UL : 0UL); +} + +/** + * @brief Get deepsleep mode for CPU1 + * @rmtoll EXTSCR C1DS LL_PWR_IsActiveFlag_C1DS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_C1DS(void) +{ + return ((READ_BIT(PWR->EXTSCR, PWR_EXTSCR_C1DS) == (PWR_EXTSCR_C1DS)) ? 1UL : 0UL); +} + +/** + * @brief System stop flag for CPU2 + * @rmtoll EXTSCR C2STOPF LL_PWR_IsActiveFlag_C2STOP + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_C2STOP(void) +{ + return ((READ_BIT(PWR->EXTSCR, PWR_EXTSCR_C2STOPF) == (PWR_EXTSCR_C2STOPF)) ? 1UL : 0UL); +} + +/** + * @brief System standby flag for CPU2 + * @rmtoll EXTSCR C2SBF LL_PWR_IsActiveFlag_C2SB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_C2SB(void) +{ + return ((READ_BIT(PWR->EXTSCR, PWR_EXTSCR_C2SBF) == (PWR_EXTSCR_C2SBF)) ? 1UL : 0UL); +} + +/** + * @brief Get deepsleep mode for CPU2 + * @rmtoll EXTSCR C2DS LL_PWR_IsActiveFlag_C2DS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_C2DS(void) +{ + return ((READ_BIT(PWR->EXTSCR, PWR_EXTSCR_C2DS) == (PWR_EXTSCR_C2DS)) ? 1UL : 0UL); +} + +/** + * @brief Clear CPU2 hold interrupt flag + * @rmtoll SCR CC2HF LL_PWR_ClearFlag_C2H + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_C2H(void) +{ + WRITE_REG(PWR->SCR, PWR_SCR_CC2HF); +} +/** + * @brief Clear standby and stop flags for CPU1 + * @rmtoll EXTSCR C1CSSF LL_PWR_ClearFlag_C1STOP_C1STB + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void) +{ + WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF); +} + +/** + * @brief Clear standby and stop flags for CPU2 + * @rmtoll EXTSCR C2CSSF LL_PWR_ClearFlag_C2STOP_C2STB + * @retval None + */ +__STATIC_INLINE void LL_PWR_ClearFlag_C2STOP_C2STB(void) +{ + WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C2CSSF); +} + +/** + * @} + */ + +#if defined(PWR_CR5_SMPSEN) +/** @defgroup PWR_LL_EF_IT_Management_SMPS PWR IT management for SMPS + * @{ + */ + +/** + * @brief Enable SMPS step down converter forced in bypass mode by BORH + * interrupt for CPU1 + * @note To activate flag of SMPS step down converter forced in bypass mode + * by BORH, BOR must be preliminarily configured to control SMPS + * operating mode. + * Refer to function @ref LL_PWR_SetBORConfig(). + * @rmtoll CR3 EBORHSMPSFB LL_PWR_EnableIT_BORH_SMPSFB + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableIT_BORH_SMPSFB(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_EBORHSMPSFB); +} + +/** + * @brief Disable SMPS step down converter forced in bypass mode by BORH + * interrupt for CPU1 + * @rmtoll CR3 EBORHSMPSFB LL_PWR_DisableIT_BORH_SMPSFB + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableIT_BORH_SMPSFB(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_EBORHSMPSFB); +} + +/** + * @brief Check if SMPS step down converter forced in bypass mode by BORH + * interrupt is enabled for CPU1 + * @rmtoll CR3 EBORHSMPSFB LL_PWR_IsEnabledIT_BORH_SMPSFB + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledIT_BORH_SMPSFB(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_EBORHSMPSFB) == (PWR_CR3_EBORHSMPSFB)) ? 1UL : 0UL); +} + +/** + * @} + */ +#endif + +/** @defgroup PWR_LL_EF_IT_Management_Radio PWR IT management for radio (BLE or 802.15.4) + * @{ + */ + +/** + * @brief Enable BLE end of activity interrupt for CPU1 + * @rmtoll CR3 EBLEA LL_PWR_EnableIT_BLEA + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableIT_BLEA(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_EBLEA); +} + +/** + * @brief Enable 802.15.4 end of activity interrupt for CPU1 + * @rmtoll CR3 E802A LL_PWR_EnableIT_802A + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableIT_802A(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_E802A); +} + + +/** + * @brief Disable BLE end of activity interrupt for CPU1 + * @rmtoll CR3 EBLEA LL_PWR_DisableIT_BLEA + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableIT_BLEA(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_EBLEA); +} + +/** + * @brief Disable 802.15.4 end of activity interrupt for CPU1 + * @rmtoll CR3 E802A LL_PWR_DisableIT_802A + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableIT_802A(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_E802A); +} + +/** + * @brief Check if BLE end of activity interrupt is enabled for CPU1 + * @rmtoll CR3 EBLEA LL_PWR_IsEnabledIT_BLEA + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledIT_BLEA(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_EBLEA) == (PWR_CR3_EBLEA)) ? 1UL : 0UL); +} + +/** + * @brief Check if 802.15.4 end of activity interrupt is enabled for CPU1 + * @rmtoll CR3 E802A LL_PWR_IsEnabledIT_802A + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledIT_802A(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_E802A) == (PWR_CR3_E802A)) ? 1UL : 0UL); +} + +/** + * @brief Enable critical radio phase end of activity interrupt for CPU1 + * @rmtoll CR3 ECRPE LL_PWR_EnableIT_802A + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableIT_CRPE(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_ECRPE); +} + +/** + * @brief Disable critical radio phase end of activity interrupt for CPU1 + * @rmtoll CR3 ECRPE LL_PWR_DisableIT_802A + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableIT_CRPE(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_ECRPE); +} + +/** + * @brief Check if critical radio phase end of activity interrupt is enabled for CPU1 + * @rmtoll CR3 ECRPE LL_PWR_IsEnabledIT_802A + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledIT_CRPE(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_ECRPE) == (PWR_CR3_ECRPE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup PWR_LL_EF_IT_Management_Multicore PWR IT management for multicore + * @{ + */ + +/** + * @brief Enable CPU2 hold interrupt for CPU1 + * @rmtoll CR3 EC2H LL_PWR_EnableIT_HoldCPU2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_EnableIT_HoldCPU2(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_EC2H); +} + +/** + * @brief Disable 802.15.4 host wakeup interrupt for CPU2 + * @rmtoll CR3 EC2H LL_PWR_DisableIT_HoldCPU2 + * @retval None + */ +__STATIC_INLINE void LL_PWR_DisableIT_HoldCPU2(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_EC2H); +} + +/** + * @brief Check if BLE host wakeup interrupt is enabled for CPU2 + * @rmtoll CR3 EC2H LL_PWR_IsEnabledIT_HoldCPU2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_PWR_IsEnabledIT_HoldCPU2(void) +{ + return ((READ_BIT(PWR->CR3, PWR_CR3_EC2H) == (PWR_CR3_EC2H)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup PWR_LL_EF_IT_Management_CPU2 PWR IT management of CPU2, intended to be executed by CPU2 + * @{ + */ + +/** + * @brief Enable BLE host wakeup interrupt for CPU2 + * @rmtoll C2CR3 EBLEWUP LL_C2_PWR_EnableIT_BLEWU + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_EnableIT_BLEWU(void) +{ + SET_BIT(PWR->C2CR3, PWR_C2CR3_EBLEWUP); +} + +/** + * @brief Enable 802.15.4 host wakeup interrupt for CPU2 + * @rmtoll C2CR3 E802WUP LL_C2_PWR_EnableIT_802WU + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_EnableIT_802WU(void) +{ + SET_BIT(PWR->C2CR3, PWR_C2CR3_E802WUP); +} + +/** + * @brief Disable BLE host wakeup interrupt for CPU2 + * @rmtoll C2CR3 EBLEWUP LL_C2_PWR_DisableIT_BLEWU + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_DisableIT_BLEWU(void) +{ + CLEAR_BIT(PWR->C2CR3, PWR_C2CR3_EBLEWUP); +} + +/** + * @brief Disable 802.15.4 host wakeup interrupt for CPU2 + * @rmtoll C2CR3 E802WUP LL_C2_PWR_DisableIT_802WU + * @retval None + */ +__STATIC_INLINE void LL_C2_PWR_DisableIT_802WU(void) +{ + CLEAR_BIT(PWR->C2CR3, PWR_C2CR3_E802WUP); +} + +/** + * @brief Check if BLE host wakeup interrupt is enabled for CPU2 + * @rmtoll C2CR3 EBLEWUP LL_C2_PWR_IsEnabledIT_BLEWU + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_PWR_IsEnabledIT_BLEWU(void) +{ + return ((READ_BIT(PWR->C2CR3, PWR_C2CR3_EBLEWUP) == (PWR_C2CR3_EBLEWUP)) ? 1UL : 0UL); +} + +/** + * @brief Check if 802.15.4 host wakeup interrupt is enabled for CPU2 + * @rmtoll C2CR3 E802WUP LL_C2_PWR_IsEnabledIT_802WU + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_PWR_IsEnabledIT_802WU(void) +{ + return ((READ_BIT(PWR->C2CR3, PWR_C2CR3_E802WUP) == (PWR_C2CR3_E802WUP)) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup PWR_LL_EF_Init De-initialization function + * @{ + */ +ErrorStatus LL_PWR_DeInit(void); +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(PWR) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_PWR_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h new file mode 100644 index 0000000..e448827 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rcc.h @@ -0,0 +1,4584 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_rcc.h + * @author MCD Application Team + * @brief Header file of RCC LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_RCC_H +#define STM32WBxx_LL_RCC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(RCC) + +/** @defgroup RCC_LL RCC + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup RCC_LL_Private_Variables RCC Private Variables + * @{ + */ + +#define HSE_CONTROL_UNLOCK_KEY 0xCAFECAFEU + +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_Private_Macros RCC Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_Exported_Types RCC Exported Types + * @{ + */ + +/** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure + * @{ + */ + +/** + * @brief RCC Clocks Frequency Structure + */ +typedef struct +{ + uint32_t SYSCLK_Frequency; /*!< SYSCLK clock frequency */ + uint32_t HCLK1_Frequency; /*!< HCLK1 clock frequency */ + uint32_t HCLK2_Frequency; /*!< HCLK2 clock frequency */ + uint32_t HCLK4_Frequency; /*!< HCLK4 clock frequency */ + uint32_t HCLK5_Frequency; /*!< HCLK5 clock frequency */ + uint32_t PCLK1_Frequency; /*!< PCLK1 clock frequency */ + uint32_t PCLK2_Frequency; /*!< PCLK2 clock frequency */ +} LL_RCC_ClocksTypeDef; + +/** + * @} + */ + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RCC_LL_Exported_Constants RCC Exported Constants + * @{ + */ + +/** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation + * @brief Defines used to adapt values of different oscillators + * @note These values could be modified in the user environment according to + * HW set-up. + * @{ + */ +#if !defined (HSE_VALUE) +#define HSE_VALUE 32000000U /*!< Value of the HSE oscillator in Hz */ +#endif /* HSE_VALUE */ + +#if !defined (HSI_VALUE) +#define HSI_VALUE 16000000U /*!< Value of the HSI oscillator in Hz */ +#endif /* HSI_VALUE */ + +#if !defined (LSE_VALUE) +#define LSE_VALUE 32768U /*!< Value of the LSE oscillator in Hz */ +#endif /* LSE_VALUE */ + +#if !defined (LSI_VALUE) +#define LSI_VALUE 32000U /*!< Value of the LSI oscillator in Hz */ +#endif /* LSI_VALUE */ + +#if !defined (HSI48_VALUE) +#define HSI48_VALUE 48000000U /*!< Value of the HSI48 oscillator in Hz */ +#endif /* HSI48_VALUE */ + +#if defined(SPI_I2S_SUPPORT) +#if !defined (EXTERNAL_CLOCK_VALUE) +#define EXTERNAL_CLOCK_VALUE 48000U /*!< Value of the I2S_CKIN external oscillator in Hz */ +#endif /* EXTERNAL_CLOCK_VALUE */ +#endif +/** + * @} + */ + +/** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_RCC_WriteReg function + * @{ + */ +#define LL_RCC_CICR_LSI1RDYC RCC_CICR_LSI1RDYC /*!< LSI1 Ready Interrupt Clear */ +#define LL_RCC_CICR_LSI2RDYC RCC_CICR_LSI2RDYC /*!< LSI1 Ready Interrupt Clear */ +#define LL_RCC_CICR_LSERDYC RCC_CICR_LSERDYC /*!< LSE Ready Interrupt Clear */ +#define LL_RCC_CICR_MSIRDYC RCC_CICR_MSIRDYC /*!< MSI Ready Interrupt Clear */ +#define LL_RCC_CICR_HSIRDYC RCC_CICR_HSIRDYC /*!< HSI Ready Interrupt Clear */ +#define LL_RCC_CICR_HSERDYC RCC_CICR_HSERDYC /*!< HSE Ready Interrupt Clear */ +#define LL_RCC_CICR_PLLRDYC RCC_CICR_PLLRDYC /*!< PLL Ready Interrupt Clear */ +#define LL_RCC_CICR_HSI48RDYC RCC_CICR_HSI48RDYC /*!< HSI48 Ready Interrupt Clear */ +#if defined(SAI1) +#define LL_RCC_CICR_PLLSAI1RDYC RCC_CICR_PLLSAI1RDYC /*!< PLLSAI1 Ready Interrupt Clear */ +#endif +#define LL_RCC_CICR_LSECSSC RCC_CICR_LSECSSC /*!< LSE Clock Security System Interrupt Clear */ +#define LL_RCC_CICR_CSSC RCC_CICR_CSSC /*!< Clock Security System Interrupt Clear */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_RCC_ReadReg function + * @{ + */ +#define LL_RCC_CIFR_LSI1RDYF RCC_CIFR_LSI1RDYF /*!< LSI1 Ready Interrupt flag */ +#define LL_RCC_CIFR_LSI2RDYF RCC_CIFR_LSI2RDYF /*!< LSI2 Ready Interrupt flag */ +#define LL_RCC_CIFR_LSERDYF RCC_CIFR_LSERDYF /*!< LSE Ready Interrupt flag */ +#define LL_RCC_CIFR_MSIRDYF RCC_CIFR_MSIRDYF /*!< MSI Ready Interrupt flag */ +#define LL_RCC_CIFR_HSIRDYF RCC_CIFR_HSIRDYF /*!< HSI Ready Interrupt flag */ +#define LL_RCC_CIFR_HSERDYF RCC_CIFR_HSERDYF /*!< HSE Ready Interrupt flag */ +#define LL_RCC_CIFR_PLLRDYF RCC_CIFR_PLLRDYF /*!< PLL Ready Interrupt flag */ +#define LL_RCC_CIFR_HSI48RDYF RCC_CIFR_HSI48RDYF /*!< HSI48 Ready Interrupt flag */ +#if defined(SAI1) +#define LL_RCC_CIFR_PLLSAI1RDYF RCC_CIFR_PLLSAI1RDYF /*!< PLLSAI1 Ready Interrupt flag */ +#endif +#define LL_RCC_CIFR_LSECSSF RCC_CIFR_LSECSSF /*!< LSE Clock Security System Interrupt flag */ +#define LL_RCC_CIFR_CSSF RCC_CIFR_CSSF /*!< Clock Security System Interrupt flag */ +#define LL_RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF /*!< Low-Power reset flag */ +#define LL_RCC_CSR_OBLRSTF RCC_CSR_OBLRSTF /*!< OBL reset flag */ +#define LL_RCC_CSR_PINRSTF RCC_CSR_PINRSTF /*!< PIN reset flag */ +#define LL_RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF /*!< Software Reset flag */ +#define LL_RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF /*!< Independent Watchdog reset flag */ +#define LL_RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF /*!< Window watchdog reset flag */ +#define LL_RCC_CSR_BORRSTF RCC_CSR_BORRSTF /*!< BOR reset flag */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_RCC_ReadReg and LL_RCC_WriteReg functions + * @{ + */ +#define LL_RCC_CIER_LSI1RDYIE RCC_CIER_LSI1RDYIE /*!< LSI1 Ready Interrupt Enable */ +#define LL_RCC_CIER_LSI2RDYIE RCC_CIER_LSI2RDYIE /*!< LSI Ready Interrupt Enable */ +#define LL_RCC_CIER_LSERDYIE RCC_CIER_LSERDYIE /*!< LSE Ready Interrupt Enable */ +#define LL_RCC_CIER_MSIRDYIE RCC_CIER_MSIRDYIE /*!< MSI Ready Interrupt Enable */ +#define LL_RCC_CIER_HSIRDYIE RCC_CIER_HSIRDYIE /*!< HSI Ready Interrupt Enable */ +#define LL_RCC_CIER_HSERDYIE RCC_CIER_HSERDYIE /*!< HSE Ready Interrupt Enable */ +#define LL_RCC_CIER_PLLRDYIE RCC_CIER_PLLRDYIE /*!< PLL Ready Interrupt Enable */ +#define LL_RCC_CIER_HSI48RDYIE RCC_CIER_HSI48RDYIE /*!< HSI48 Ready Interrupt Enable */ +#if defined(SAI1) +#define LL_RCC_CIER_PLLSAI1RDYIE RCC_CIER_PLLSAI1RDYIE /*!< PLLSAI1 Ready Interrupt Enable */ +#endif +#define LL_RCC_CIER_LSECSSIE RCC_CIER_LSECSSIE /*!< LSE CSS Interrupt Enable */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LSEDRIVE LSE oscillator drive capability + * @{ + */ +#define LL_RCC_LSEDRIVE_LOW 0x00000000U /*!< Xtal mode lower driving capability */ +#define LL_RCC_LSEDRIVE_MEDIUMLOW RCC_BDCR_LSEDRV_0 /*!< Xtal mode medium low driving capability */ +#define LL_RCC_LSEDRIVE_MEDIUMHIGH RCC_BDCR_LSEDRV_1 /*!< Xtal mode medium high driving capability */ +#define LL_RCC_LSEDRIVE_HIGH RCC_BDCR_LSEDRV /*!< Xtal mode higher driving capability */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_MSIRANGE MSI clock ranges + * @{ + */ +#define LL_RCC_MSIRANGE_0 RCC_CR_MSIRANGE_0 /*!< MSI = 100 KHz */ +#define LL_RCC_MSIRANGE_1 RCC_CR_MSIRANGE_1 /*!< MSI = 200 KHz */ +#define LL_RCC_MSIRANGE_2 RCC_CR_MSIRANGE_2 /*!< MSI = 400 KHz */ +#define LL_RCC_MSIRANGE_3 RCC_CR_MSIRANGE_3 /*!< MSI = 800 KHz */ +#define LL_RCC_MSIRANGE_4 RCC_CR_MSIRANGE_4 /*!< MSI = 1 MHz */ +#define LL_RCC_MSIRANGE_5 RCC_CR_MSIRANGE_5 /*!< MSI = 2 MHz */ +#define LL_RCC_MSIRANGE_6 RCC_CR_MSIRANGE_6 /*!< MSI = 4 MHz */ +#define LL_RCC_MSIRANGE_7 RCC_CR_MSIRANGE_7 /*!< MSI = 8 MHz */ +#define LL_RCC_MSIRANGE_8 RCC_CR_MSIRANGE_8 /*!< MSI = 16 MHz */ +#define LL_RCC_MSIRANGE_9 RCC_CR_MSIRANGE_9 /*!< MSI = 24 MHz */ +#define LL_RCC_MSIRANGE_10 RCC_CR_MSIRANGE_10 /*!< MSI = 32 MHz */ +#define LL_RCC_MSIRANGE_11 RCC_CR_MSIRANGE_11 /*!< MSI = 48 MHz */ +/** + * @} + */ + + +/** @defgroup RCC_LL_EC_HSE_CURRENT_CONTROL HSE current control max limits + * @{ + */ +#define LL_RCC_HSE_CURRENTMAX_0 0x000000000U /*!< HSE current control max limit = 0.18 ma/V*/ +#define LL_RCC_HSE_CURRENTMAX_1 RCC_HSECR_HSEGMC0 /*!< HSE current control max limit = 0.57 ma/V*/ +#define LL_RCC_HSE_CURRENTMAX_2 RCC_HSECR_HSEGMC1 /*!< HSE current control max limit = 0.78 ma/V*/ +#define LL_RCC_HSE_CURRENTMAX_3 (RCC_HSECR_HSEGMC1|RCC_HSECR_HSEGMC0) /*!< HSE current control max limit = 1.13 ma/V*/ +#define LL_RCC_HSE_CURRENTMAX_4 RCC_HSECR_HSEGMC2 /*!< HSE current control max limit = 0.61 ma/V*/ +#define LL_RCC_HSE_CURRENTMAX_5 (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC0) /*!< HSE current control max limit = 1.65 ma/V*/ +#define LL_RCC_HSE_CURRENTMAX_6 (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC1) /*!< HSE current control max limit = 2.12 ma/V*/ +#define LL_RCC_HSE_CURRENTMAX_7 (RCC_HSECR_HSEGMC2|RCC_HSECR_HSEGMC1|RCC_HSECR_HSEGMC0) /*!< HSE current control max limit = 2.84 ma/V*/ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_HSE_SENSE_AMPLIFIER HSE sense amplifier threshold + * @{ + */ +#define LL_RCC_HSEAMPTHRESHOLD_1_2 (0x000000000U) /*!< HSE sense amplifier bias current factor = 1/2*/ +#define LL_RCC_HSEAMPTHRESHOLD_3_4 RCC_HSECR_HSES /*!< HSE sense amplifier bias current factor = 3/4*/ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LSCO_CLKSOURCE LSCO Selection + * @{ + */ +#define LL_RCC_LSCO_CLKSOURCE_LSI 0x00000000U /*!< LSI selection for low speed clock */ +#define LL_RCC_LSCO_CLKSOURCE_LSE RCC_BDCR_LSCOSEL /*!< LSE selection for low speed clock */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SYS_CLKSOURCE System clock switch + * @{ + */ +#define LL_RCC_SYS_CLKSOURCE_MSI 0x00000000U /*!< MSI selection as system clock */ +#define LL_RCC_SYS_CLKSOURCE_HSI RCC_CFGR_SW_0 /*!< HSI selection as system clock */ +#define LL_RCC_SYS_CLKSOURCE_HSE RCC_CFGR_SW_1 /*!< HSE selection as system clock */ +#define LL_RCC_SYS_CLKSOURCE_PLL (RCC_CFGR_SW_1 | RCC_CFGR_SW_0) /*!< PLL selection as system clock */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS System clock switch status + * @{ + */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_MSI 0x00000000U /*!< MSI used as system clock */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI RCC_CFGR_SWS_0 /*!< HSI used as system clock */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE RCC_CFGR_SWS_1 /*!< HSE used as system clock */ +#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0) /*!< PLL used as system clock */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_RF_CLKSOURCE_STATUS RF system clock switch status + * @{ + */ +#define LL_RCC_RF_CLKSOURCE_HSI 0x00000000U /*!< HSI used as RF system clock */ +#define LL_RCC_RF_CLKSOURCE_HSE_DIV2 RCC_EXTCFGR_RFCSS /*!< HSE divided by 2 used as RF system clock */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SYSCLK_DIV AHB prescaler + * @{ + */ +#define LL_RCC_SYSCLK_DIV_1 0x00000000U /*!< SYSCLK not divided */ +#define LL_RCC_SYSCLK_DIV_2 RCC_CFGR_HPRE_3 /*!< SYSCLK divided by 2 */ +#define LL_RCC_SYSCLK_DIV_3 RCC_CFGR_HPRE_0 /*!< SYSCLK divided by 3 */ +#define LL_RCC_SYSCLK_DIV_4 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 4 */ +#define LL_RCC_SYSCLK_DIV_5 RCC_CFGR_HPRE_1 /*!< SYSCLK divided by 5 */ +#define LL_RCC_SYSCLK_DIV_6 (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 6 */ +#define LL_RCC_SYSCLK_DIV_8 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1) /*!< SYSCLK divided by 8 */ +#define LL_RCC_SYSCLK_DIV_10 (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1) /*!< SYSCLK divided by 10 */ +#define LL_RCC_SYSCLK_DIV_16 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 16 */ +#define LL_RCC_SYSCLK_DIV_32 (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 32 */ +#define LL_RCC_SYSCLK_DIV_64 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2) /*!< SYSCLK divided by 64 */ +#define LL_RCC_SYSCLK_DIV_128 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 128 */ +#define LL_RCC_SYSCLK_DIV_256 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1) /*!< SYSCLK divided by 256 */ +#define LL_RCC_SYSCLK_DIV_512 (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0) /*!< SYSCLK divided by 512 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_APB1_DIV APB low-speed prescaler (APB1) + * @{ + */ +#define LL_RCC_APB1_DIV_1 0x00000000U /*!< HCLK1 not divided */ +#define LL_RCC_APB1_DIV_2 RCC_CFGR_PPRE1_2 /*!< HCLK1 divided by 2 */ +#define LL_RCC_APB1_DIV_4 (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_0) /*!< HCLK1 divided by 4 */ +#define LL_RCC_APB1_DIV_8 (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1) /*!< HCLK1 divided by 8 */ +#define LL_RCC_APB1_DIV_16 (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1 | RCC_CFGR_PPRE1_0) /*!< HCLK1 divided by 16 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_APB2_DIV APB high-speed prescaler (APB2) + * @{ + */ +#define LL_RCC_APB2_DIV_1 0x00000000U /*!< HCLK1 not divided */ +#define LL_RCC_APB2_DIV_2 RCC_CFGR_PPRE2_2 /*!< HCLK1 divided by 2 */ +#define LL_RCC_APB2_DIV_4 (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_0) /*!< HCLK1 divided by 4 */ +#define LL_RCC_APB2_DIV_8 (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1) /*!< HCLK1 divided by 8 */ +#define LL_RCC_APB2_DIV_16 (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1 | RCC_CFGR_PPRE2_0) /*!< HCLK1 divided by 16 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_STOP_WAKEUPCLOCK Wakeup from Stop and CSS backup clock selection + * @{ + */ +#define LL_RCC_STOP_WAKEUPCLOCK_MSI 0x00000000U /*!< MSI selection after wake-up from STOP */ +#define LL_RCC_STOP_WAKEUPCLOCK_HSI RCC_CFGR_STOPWUCK /*!< HSI selection after wake-up from STOP */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_MCO1SOURCE MCO1 SOURCE selection + * @{ + */ +#define LL_RCC_MCO1SOURCE_NOCLOCK 0x00000000U /*!< MCO output disabled, no clock on MCO */ +#define LL_RCC_MCO1SOURCE_SYSCLK RCC_CFGR_MCOSEL_0 /*!< SYSCLK selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_MSI RCC_CFGR_MCOSEL_1 /*!< MSI selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_HSI (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1) /*!< HSI selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_HSE RCC_CFGR_MCOSEL_2 /*!< HSE after stabilization selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_PLLCLK (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2) /*!< Main PLL selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_LSI1 (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) /*!< LSI1 selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_LSI2 (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2) /*!< LSI2 selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_LSE RCC_CFGR_MCOSEL_3 /*!< LSE selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_HSI48 (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_3) /*!< HSI48 selection as MCO1 source */ +#define LL_RCC_MCO1SOURCE_HSE_BEFORE_STAB (RCC_CFGR_MCOSEL_2|RCC_CFGR_MCOSEL_3) /*!< HSE before stabilization selection as MCO1 source */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_MCO1_DIV MCO1 prescaler + * @{ + */ +#define LL_RCC_MCO1_DIV_1 0x00000000U /*!< MCO not divided */ +#define LL_RCC_MCO1_DIV_2 RCC_CFGR_MCOPRE_0 /*!< MCO divided by 2 */ +#define LL_RCC_MCO1_DIV_4 RCC_CFGR_MCOPRE_1 /*!< MCO divided by 4 */ +#define LL_RCC_MCO1_DIV_8 (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0) /*!< MCO divided by 8 */ +#define LL_RCC_MCO1_DIV_16 RCC_CFGR_MCOPRE_2 /*!< MCO divided by 16 */ +/** + * @} + */ + +#if defined(RCC_SMPS_SUPPORT) +/** @defgroup RCC_LL_EC_SMPS_CLKSOURCE SMPS clock switch + * @{ + */ +#define LL_RCC_SMPS_CLKSOURCE_HSI 0x00000000U /*!< HSI selection as SMPS clock */ +#define LL_RCC_SMPS_CLKSOURCE_MSI RCC_SMPSCR_SMPSSEL_0 /*!< MSI selection as SMPS clock */ +#define LL_RCC_SMPS_CLKSOURCE_HSE RCC_SMPSCR_SMPSSEL_1 /*!< HSE selection as SMPS clock */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SMPS_CLKSOURCE_STATUS SMPS clock switch status + * @{ + */ +#define LL_RCC_SMPS_CLKSOURCE_STATUS_HSI 0x00000000U /*!< HSI used as SMPS clock */ +#define LL_RCC_SMPS_CLKSOURCE_STATUS_MSI RCC_SMPSCR_SMPSSWS_0 /*!< MSI used as SMPS clock */ +#define LL_RCC_SMPS_CLKSOURCE_STATUS_HSE RCC_SMPSCR_SMPSSWS_1 /*!< HSE used as SMPS clock */ +#define LL_RCC_SMPS_CLKSOURCE_STATUS_NO_CLOCK (RCC_SMPSCR_SMPSSWS_0|RCC_SMPSCR_SMPSSWS_1) /*!< No Clock used as SMPS clock */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_SMPS_DIV SMPS prescaler + * @{ + */ +#define LL_RCC_SMPS_DIV_0 (0x00000000U) /*!< SMPS clock division 0 */ +#define LL_RCC_SMPS_DIV_1 RCC_SMPSCR_SMPSDIV_0 /*!< SMPS clock division 1 */ +#define LL_RCC_SMPS_DIV_2 RCC_SMPSCR_SMPSDIV_1 /*!< SMPS clock division 2 */ +#define LL_RCC_SMPS_DIV_3 (RCC_SMPSCR_SMPSDIV_0|RCC_SMPSCR_SMPSDIV_1) /*!< SMPS clock division 3 */ +/** + * @} + */ +#endif + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency + * @{ + */ +#define LL_RCC_PERIPH_FREQUENCY_NO 0x00000000U /*!< No clock enabled for the peripheral */ +#define LL_RCC_PERIPH_FREQUENCY_NA 0xFFFFFFFFU /*!< Frequency cannot be provided as external clock */ +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** @defgroup RCC_LL_EC_USART1_CLKSOURCE USART1 CLKSOURCE + * @{ + */ +#define LL_RCC_USART1_CLKSOURCE_PCLK2 0x00000000U /*!< PCLK2 selected as USART1 clock */ +#define LL_RCC_USART1_CLKSOURCE_SYSCLK RCC_CCIPR_USART1SEL_0 /*!< SYSCLK selected as USART1 clock */ +#define LL_RCC_USART1_CLKSOURCE_HSI RCC_CCIPR_USART1SEL_1 /*!< HSI selected as USART1 clock */ +#define LL_RCC_USART1_CLKSOURCE_LSE RCC_CCIPR_USART1SEL /*!< LSE selected as USART1 clock */ +/** + * @} + */ + +#if defined(LPUART1) +/** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE LPUART1 CLKSOURCE + * @{ + */ +#define LL_RCC_LPUART1_CLKSOURCE_PCLK1 0x00000000U /*!< PCLK1 selected as LPUART1 clock */ +#define LL_RCC_LPUART1_CLKSOURCE_SYSCLK RCC_CCIPR_LPUART1SEL_0 /*!< SYCLK selected as LPUART1 clock */ +#define LL_RCC_LPUART1_CLKSOURCE_HSI RCC_CCIPR_LPUART1SEL_1 /*!< HSI selected as LPUART1 clock */ +#define LL_RCC_LPUART1_CLKSOURCE_LSE RCC_CCIPR_LPUART1SEL /*!< LSE selected as LPUART1 clock */ +/** + * @} + */ +#endif + +/** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE I2Cx CLKSOURCE + * @{ + */ +#define LL_RCC_I2C1_CLKSOURCE_PCLK1 (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (0x00000000U >> 4)) /*!< PCLK1 selected as I2C1 clock */ +#define LL_RCC_I2C1_CLKSOURCE_SYSCLK (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (RCC_CCIPR_I2C1SEL_0 >> 4)) /*!< SYSCLK selected as I2C1 clock */ +#define LL_RCC_I2C1_CLKSOURCE_HSI (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (RCC_CCIPR_I2C1SEL_1 >> 4)) /*!< HSI selected as I2C1 clock */ +#if defined(I2C3) +#define LL_RCC_I2C3_CLKSOURCE_PCLK1 (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (0x00000000U >> 4)) /*!< PCLK1 selected as I2C3 clock */ +#define LL_RCC_I2C3_CLKSOURCE_SYSCLK (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (RCC_CCIPR_I2C3SEL_0 >> 4)) /*!< SYSCLK selected as I2C3 clock */ +#define LL_RCC_I2C3_CLKSOURCE_HSI (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (RCC_CCIPR_I2C3SEL_1 >> 4)) /*!< HSI selected as I2C3 clock */ +#endif +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LPTIMx_CLKSOURCE LPTIMx CLKSOURCE + * @{ + */ +#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1 (uint32_t)(RCC_CCIPR_LPTIM1SEL | (0x00000000U >> 16)) /*!< PCLK1 selected as LPTIM1 clock */ +#define LL_RCC_LPTIM1_CLKSOURCE_LSI (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 >> 16)) /*!< LSI selected as LPTIM1 clock */ +#define LL_RCC_LPTIM1_CLKSOURCE_HSI (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 >> 16)) /*!< HSI selected as LPTIM1 clock */ +#define LL_RCC_LPTIM1_CLKSOURCE_LSE (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL >> 16)) /*!< LSE selected as LPTIM1 clock */ +#define LL_RCC_LPTIM2_CLKSOURCE_PCLK1 (uint32_t)(RCC_CCIPR_LPTIM2SEL | (0x00000000U >> 16)) /*!< PCLK1 selected as LPTIM2 clock */ +#define LL_RCC_LPTIM2_CLKSOURCE_LSI (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 >> 16)) /*!< LSI selected as LPTIM2 clock */ +#define LL_RCC_LPTIM2_CLKSOURCE_HSI (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 >> 16)) /*!< HSI selected as LPTIM2 clock */ +#define LL_RCC_LPTIM2_CLKSOURCE_LSE (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL >> 16)) /*!< LSE selected as LPTIM2 clock */ +/** + * @} + */ + +#if defined(SAI1) +/** @defgroup RCC_LL_EC_SAI1_CLKSOURCE SAI1 CLKSOURCE + * @{ + */ +#define LL_RCC_SAI1_CLKSOURCE_PLLSAI1 0x00000000U /*!< PLLSAI1 selected as SAI1 clock */ +#define LL_RCC_SAI1_CLKSOURCE_PLL RCC_CCIPR_SAI1SEL_0 /*!< PLL selected as SAI1 clock */ +#define LL_RCC_SAI1_CLKSOURCE_HSI RCC_CCIPR_SAI1SEL_1 /*!< HSI selected as SAI1 clock */ +#define LL_RCC_SAI1_CLKSOURCE_PIN RCC_CCIPR_SAI1SEL /*!< External input selected as SAI1 clock */ +/** + * @} + */ +#endif + +/** @defgroup RCC_LL_EC_CLK48_CLKSOURCE CLK48 CLKSOURCE + * @{ + */ +#define LL_RCC_CLK48_CLKSOURCE_HSI48 0x00000000U /*!< HSI48 selected as CLK48 clock*/ +#if defined(SAI1) +#define LL_RCC_CLK48_CLKSOURCE_PLLSAI1 RCC_CCIPR_CLK48SEL_0 /*!< PLLSAI1 selected as CLK48 clock*/ +#endif +#define LL_RCC_CLK48_CLKSOURCE_PLL RCC_CCIPR_CLK48SEL_1 /*!< PLL selected as CLK48 clock*/ +#define LL_RCC_CLK48_CLKSOURCE_MSI RCC_CCIPR_CLK48SEL /*!< MSI selected as CLK48 clock*/ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_USB_CLKSOURCE USB CLKSOURCE + * @{ + */ +#define LL_RCC_USB_CLKSOURCE_HSI48 LL_RCC_CLK48_CLKSOURCE_HSI48 /*!< HSI48 selected as USB clock*/ +#if defined(SAI1) +#define LL_RCC_USB_CLKSOURCE_PLLSAI1 LL_RCC_CLK48_CLKSOURCE_PLLSAI1 /*!< PLLSAI1 selected as USB clock*/ +#endif +#define LL_RCC_USB_CLKSOURCE_PLL LL_RCC_CLK48_CLKSOURCE_PLL /*!< PLL selected as USB clock*/ +#define LL_RCC_USB_CLKSOURCE_MSI LL_RCC_CLK48_CLKSOURCE_MSI /*!< MSI selected as USB clock*/ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_ADC_CLKSRC ADC CLKSRC + * @{ + */ +#define LL_RCC_ADC_CLKSOURCE_NONE 0x00000000U /*!< no Clock used as ADC clock*/ +#if defined(STM32WB55xx) || defined (STM32WB5Mxx) +#define LL_RCC_ADC_CLKSOURCE_PLLSAI1 RCC_CCIPR_ADCSEL_0 /*!< PLLSAI1 selected as ADC clock*/ +#elif defined(STM32WB35xx) +#define LL_RCC_ADC_CLKSOURCE_HSI RCC_CCIPR_ADCSEL_0 /*!< HSI selected as ADC clock*/ +#endif +#define LL_RCC_ADC_CLKSOURCE_PLL RCC_CCIPR_ADCSEL_1 /*!< PLL selected as ADC clock*/ +#define LL_RCC_ADC_CLKSOURCE_SYSCLK RCC_CCIPR_ADCSEL /*!< SYSCLK selected as ADC clock*/ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_RNG_CLKSRC RNG CLKSRC + * @{ + */ +#define LL_RCC_RNG_CLKSOURCE_CLK48 0x00000000U /*!< CLK48 divided by 3 selected as RNG Clock */ +#define LL_RCC_RNG_CLKSOURCE_LSI RCC_CCIPR_RNGSEL_0 /*!< LSI selected as ADC clock*/ +#define LL_RCC_RNG_CLKSOURCE_LSE RCC_CCIPR_RNGSEL_1 /*!< LSE selected as ADC clock*/ +/** + * @} + */ + +#if defined(SPI_I2S_SUPPORT) +/** @defgroup RCC_LL_EC_I2SCLKSOURCE Peripheral I2S clock source selection + * @{ + */ +#define LL_RCC_I2S_CLKSOURCE_NONE 0x00000000U /*!< no Clock used as I2S clock*/ +#define LL_RCC_I2S_CLKSOURCE_HSI RCC_CCIPR_I2SSEL_0 /*!< HSI clock used as I2S clock source */ +#define LL_RCC_I2S_CLKSOURCE_PLL RCC_CCIPR_I2SSEL_1 /*!< PLL clock used as I2S clock source */ +#define LL_RCC_I2S_CLKSOURCE_PIN RCC_CCIPR_I2SSEL /*!< External clock used as I2S clock source */ +/** + * @} + */ +#endif + +/** @defgroup RCC_LL_EC_USART1 USART1 + * @{ + */ +#define LL_RCC_USART1_CLKSOURCE RCC_CCIPR_USART1SEL /*!< USART1 clock source selection bits */ +/** + * @} + */ + +#if defined(LPUART1) +/** @defgroup RCC_LL_EC_LPUART1 LPUART1 + * @{ + */ +#define LL_RCC_LPUART1_CLKSOURCE RCC_CCIPR_LPUART1SEL /*!< LPUART1 clock source selection bits */ +/** + * @} + */ +#endif + +/** @defgroup RCC_LL_EC_I2C1 I2C1 + * @{ + */ +#define LL_RCC_I2C1_CLKSOURCE RCC_CCIPR_I2C1SEL /*!< I2C1 clock source selection bits */ +#define LL_RCC_I2C3_CLKSOURCE RCC_CCIPR_I2C3SEL /*!< I2C3 clock source selection bits */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_LPTIM1 LPTIM1 + * @{ + */ +#define LL_RCC_LPTIM1_CLKSOURCE RCC_CCIPR_LPTIM1SEL /*!< LPTIM1 clock source selection bits */ +#define LL_RCC_LPTIM2_CLKSOURCE RCC_CCIPR_LPTIM2SEL /*!< LPTIM2 clock source selection bits */ +/** + * @} + */ + +#if defined(SAI1) +/** @defgroup RCC_LL_EC_SAI1 SAI1 + * @{ + */ +#define LL_RCC_SAI1_CLKSOURCE RCC_CCIPR_SAI1SEL /*!< SAI1 clock source selection bits */ +/** + * @} + */ +#endif + +/** @defgroup RCC_LL_EC_CLK48 CLK48 + * @{ + */ +#define LL_RCC_CLK48_CLKSOURCE RCC_CCIPR_CLK48SEL /*!< CLK48 clock source selection bits */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_USB USB + * @{ + */ +#define LL_RCC_USB_CLKSOURCE LL_RCC_CLK48_CLKSOURCE /*!< USB clock source selection bits */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_RNG RNG + * @{ + */ +#define LL_RCC_RNG_CLKSOURCE RCC_CCIPR_RNGSEL /*!< RNG clock source selection bits */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_ADC ADC + * @{ + */ +#define LL_RCC_ADC_CLKSOURCE RCC_CCIPR_ADCSEL /*!< ADC clock source selection bits */ +/** + * @} + */ + +#if defined(SPI_I2S_SUPPORT) +/** @defgroup RCC_LL_EC_I2S I2S + * @{ + */ +#define LL_RCC_I2S_CLKSOURCE RCC_CCIPR_I2SSEL /*!< I2S clock source selection bits */ +/** + * @} + */ +#endif + +/** @defgroup RCC_LL_EC_RTC_CLKSOURCE RTC clock source selection + * @{ + */ +#define LL_RCC_RTC_CLKSOURCE_NONE 0x00000000U /*!< No clock used as RTC clock */ +#define LL_RCC_RTC_CLKSOURCE_LSE RCC_BDCR_RTCSEL_0 /*!< LSE oscillator clock used as RTC clock */ +#define LL_RCC_RTC_CLKSOURCE_LSI RCC_BDCR_RTCSEL_1 /*!< LSI oscillator clock used as RTC clock */ +#define LL_RCC_RTC_CLKSOURCE_HSE_DIV32 RCC_BDCR_RTCSEL /*!< HSE oscillator clock divided by 32 used as RTC clock */ + +/** + * @} + */ + +/** @defgroup RCC_LL_EC_RFWKP_CLKSOURCE RF Wakeup clock source selection + * @{ + */ +#define LL_RCC_RFWKP_CLKSOURCE_NONE 0x00000000U /*!< No clock used as RF Wakeup clock */ +#define LL_RCC_RFWKP_CLKSOURCE_LSE RCC_CSR_RFWKPSEL_0 /*!< LSE oscillator clock used as RF Wakeup clock */ +#define LL_RCC_RFWKP_CLKSOURCE_LSI RCC_CSR_RFWKPSEL_1 /*!< LSI oscillator clock used as RF Wakeup clock */ +#define LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024 RCC_CSR_RFWKPSEL /*!< HSE oscillator clock divided by 1024 used as RF Wakeup clock */ + +/** + * @} + */ + + +/** @defgroup RCC_LL_EC_PLLSOURCE PLL and PLLSAI1 entry clock source + * @{ + */ +#define LL_RCC_PLLSOURCE_NONE 0x00000000U /*!< No clock */ +#define LL_RCC_PLLSOURCE_MSI RCC_PLLCFGR_PLLSRC_0 /*!< MSI clock selected as PLL entry clock source */ +#define LL_RCC_PLLSOURCE_HSI RCC_PLLCFGR_PLLSRC_1 /*!< HSI clock selected as PLL entry clock source */ +#define LL_RCC_PLLSOURCE_HSE (RCC_PLLCFGR_PLLSRC_1 | RCC_PLLCFGR_PLLSRC_0) /*!< HSE clock selected as PLL entry clock source */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLM_DIV PLL and PLLSAI1 division factor + * @{ + */ +#define LL_RCC_PLLM_DIV_1 0x00000000U /*!< PLL and PLLSAI1 division factor by 1 */ +#define LL_RCC_PLLM_DIV_2 (RCC_PLLCFGR_PLLM_0) /*!< PLL and PLLSAI1 division factor by 2 */ +#define LL_RCC_PLLM_DIV_3 (RCC_PLLCFGR_PLLM_1) /*!< PLL and PLLSAI1 division factor by 3 */ +#define LL_RCC_PLLM_DIV_4 ((RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)) /*!< PLL and PLLSAI1 division factor by 4 */ +#define LL_RCC_PLLM_DIV_5 (RCC_PLLCFGR_PLLM_2) /*!< PLL and PLLSAI1 division factor by 5 */ +#define LL_RCC_PLLM_DIV_6 ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)) /*!< PLL and PLLSAI1 division factor by 6 */ +#define LL_RCC_PLLM_DIV_7 ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)) /*!< PLL and PLLSAI1 division factor by 7 */ +#define LL_RCC_PLLM_DIV_8 (RCC_PLLCFGR_PLLM) /*!< PLL and PLLSAI1 division factor by 8 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLR_DIV PLL division factor (PLLR) + * @{ + */ +#define LL_RCC_PLLR_DIV_2 (RCC_PLLCFGR_PLLR_0) /*!< Main PLL division factor for PLLCLK (system clock) by 2 */ +#define LL_RCC_PLLR_DIV_3 (RCC_PLLCFGR_PLLR_1) /*!< Main PLL division factor for PLLCLK (system clock) by 3 */ +#define LL_RCC_PLLR_DIV_4 (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0) /*!< Main PLL division factor for PLLCLK (system clock) by 4 */ +#define LL_RCC_PLLR_DIV_5 (RCC_PLLCFGR_PLLR_2) /*!< Main PLL division factor for PLLCLK (system clock) by 5 */ +#define LL_RCC_PLLR_DIV_6 (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0) /*!< Main PLL division factor for PLLCLK (system clock) by 6 */ +#define LL_RCC_PLLR_DIV_7 (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1) /*!< Main PLL division factor for PLLCLK (system clock) by 7 */ +#define LL_RCC_PLLR_DIV_8 (RCC_PLLCFGR_PLLR) /*!< Main PLL division factor for PLLCLK (system clock) by 8 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLP_DIV PLL division factor (PLLP) + * @{ + */ +#define LL_RCC_PLLP_DIV_2 (RCC_PLLCFGR_PLLP_0) /*!< Main PLL division factor for PLLP output by 2 */ +#define LL_RCC_PLLP_DIV_3 (RCC_PLLCFGR_PLLP_1) /*!< Main PLL division factor for PLLP output by 3 */ +#define LL_RCC_PLLP_DIV_4 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1) /*!< Main PLL division factor for PLLP output by 4 */ +#define LL_RCC_PLLP_DIV_5 (RCC_PLLCFGR_PLLP_2) /*!< Main PLL division factor for PLLP output by 5 */ +#define LL_RCC_PLLP_DIV_6 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2) /*!< Main PLL division factor for PLLP output by 6 */ +#define LL_RCC_PLLP_DIV_7 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2) /*!< Main PLL division factor for PLLP output by 7 */ +#define LL_RCC_PLLP_DIV_8 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2) /*!< Main PLL division factor for PLLP output by 8 */ +#define LL_RCC_PLLP_DIV_9 (RCC_PLLCFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 9 */ +#define LL_RCC_PLLP_DIV_10 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 10 */ +#define LL_RCC_PLLP_DIV_11 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 11 */ +#define LL_RCC_PLLP_DIV_12 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 12 */ +#define LL_RCC_PLLP_DIV_13 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 13 */ +#define LL_RCC_PLLP_DIV_14 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 14 */ +#define LL_RCC_PLLP_DIV_15 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 15 */ +#define LL_RCC_PLLP_DIV_16 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)/*!< Main PLL division factor for PLLP output by 16 */ +#define LL_RCC_PLLP_DIV_17 (RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 17 */ +#define LL_RCC_PLLP_DIV_18 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 18 */ +#define LL_RCC_PLLP_DIV_19 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 19 */ +#define LL_RCC_PLLP_DIV_20 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 20 */ +#define LL_RCC_PLLP_DIV_21 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 21 */ +#define LL_RCC_PLLP_DIV_22 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 22 */ +#define LL_RCC_PLLP_DIV_23 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 23 */ +#define LL_RCC_PLLP_DIV_24 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 24 */ +#define LL_RCC_PLLP_DIV_25 (RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 25 */ +#define LL_RCC_PLLP_DIV_26 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 26 */ +#define LL_RCC_PLLP_DIV_27 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 27*/ +#define LL_RCC_PLLP_DIV_28 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 28 */ +#define LL_RCC_PLLP_DIV_29 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 29 */ +#define LL_RCC_PLLP_DIV_30 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 30 */ +#define LL_RCC_PLLP_DIV_31 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 31 */ +#define LL_RCC_PLLP_DIV_32 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 32 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLQ_DIV PLL division factor (PLLQ) + * @{ + */ +#define LL_RCC_PLLQ_DIV_2 (RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 2 */ +#define LL_RCC_PLLQ_DIV_3 (RCC_PLLCFGR_PLLQ_1) /*!< Main PLL division factor for PLLQ output by 3 */ +#define LL_RCC_PLLQ_DIV_4 (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 4 */ +#define LL_RCC_PLLQ_DIV_5 (RCC_PLLCFGR_PLLQ_2) /*!< Main PLL division factor for PLLQ output by 5 */ +#define LL_RCC_PLLQ_DIV_6 (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 6 */ +#define LL_RCC_PLLQ_DIV_7 (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL division factor for PLLQ output by 7 */ +#define LL_RCC_PLLQ_DIV_8 (RCC_PLLCFGR_PLLQ) /*!< Main PLL division factor for PLLQ output by 8 */ +/** + * @} + */ + + +#if defined(SAI1) +/** @defgroup RCC_LL_EC_PLLSAI1Q PLLSAI1 division factor (PLLQ) + * @{ + */ +#define LL_RCC_PLLSAI1Q_DIV_2 (RCC_PLLSAI1CFGR_PLLQ_0) /*!< PLLSAI1 division factor for PLLSAI1Q output by 2 */ +#define LL_RCC_PLLSAI1Q_DIV_3 (RCC_PLLSAI1CFGR_PLLQ_1) /*!< PLLSAI1 division factor for PLLSAI1Q output by 3 */ +#define LL_RCC_PLLSAI1Q_DIV_4 (RCC_PLLSAI1CFGR_PLLQ_1 | RCC_PLLSAI1CFGR_PLLQ_0) /*!< PLLSAI1 division factor for PLLSAI1Q output by 4 */ +#define LL_RCC_PLLSAI1Q_DIV_5 (RCC_PLLSAI1CFGR_PLLQ_2) /*!< PLLSAI1 division factor for PLLSAI1Q output by 5 */ +#define LL_RCC_PLLSAI1Q_DIV_6 (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_0) /*!< PLLSAI1 division factor for PLLSAI1Q output by 6 */ +#define LL_RCC_PLLSAI1Q_DIV_7 (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_1) /*!< PLLSAI1 division factor for PLLSAI1Q output by 7 */ +#define LL_RCC_PLLSAI1Q_DIV_8 (RCC_PLLSAI1CFGR_PLLQ_2 | RCC_PLLSAI1CFGR_PLLQ_1 | RCC_PLLSAI1CFGR_PLLQ_0) /*!< PLLSAI1 division factor for PLLSAI1Q output by 8 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLSAI1P PLLSAI1 division factor (PLLP) + * @{ + */ +#define LL_RCC_PLLSAI1P_DIV_2 (RCC_PLLSAI1CFGR_PLLP_0) /*!< Main PLL division factor for PLLP output by 2 */ +#define LL_RCC_PLLSAI1P_DIV_3 (RCC_PLLSAI1CFGR_PLLP_1) /*!< Main PLL division factor for PLLP output by 3 */ +#define LL_RCC_PLLSAI1P_DIV_4 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1) /*!< Main PLL division factor for PLLP output by 4 */ +#define LL_RCC_PLLSAI1P_DIV_5 (RCC_PLLSAI1CFGR_PLLP_2) /*!< Main PLL division factor for PLLP output by 5 */ +#define LL_RCC_PLLSAI1P_DIV_6 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2) /*!< Main PLL division factor for PLLP output by 6 */ +#define LL_RCC_PLLSAI1P_DIV_7 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2) /*!< Main PLL division factor for PLLP output by 7 */ +#define LL_RCC_PLLSAI1P_DIV_8 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2)/*!< Main PLL division factor for PLLP output by 8 */ +#define LL_RCC_PLLSAI1P_DIV_9 (RCC_PLLSAI1CFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 9 */ +#define LL_RCC_PLLSAI1P_DIV_10 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 10 */ +#define LL_RCC_PLLSAI1P_DIV_11 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 11 */ +#define LL_RCC_PLLSAI1P_DIV_12 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_3)/*!< Main PLL division factor for PLLP output by 12 */ +#define LL_RCC_PLLSAI1P_DIV_13 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3) /*!< Main PLL division factor for PLLP output by 13 */ +#define LL_RCC_PLLSAI1P_DIV_14 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3)/*!< Main PLL division factor for PLLP output by 14 */ +#define LL_RCC_PLLSAI1P_DIV_15 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3)/*!< Main PLL division factor for PLLP output by 15 */ +#define LL_RCC_PLLSAI1P_DIV_16 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3)/*!< Main PLL division factor for PLLP output by 16 */ +#define LL_RCC_PLLSAI1P_DIV_17 (RCC_PLLSAI1CFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 17 */ +#define LL_RCC_PLLSAI1P_DIV_18 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 18 */ +#define LL_RCC_PLLSAI1P_DIV_19 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 19 */ +#define LL_RCC_PLLSAI1P_DIV_20 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 20 */ +#define LL_RCC_PLLSAI1P_DIV_21 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 21 */ +#define LL_RCC_PLLSAI1P_DIV_22 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 22 */ +#define LL_RCC_PLLSAI1P_DIV_23 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 23 */ +#define LL_RCC_PLLSAI1P_DIV_24 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 24 */ +#define LL_RCC_PLLSAI1P_DIV_25 (RCC_PLLSAI1CFGR_PLLP_3|RCC_PLLSAI1CFGR_PLLP_4) /*!< Main PLL division factor for PLLP output by 25 */ +#define LL_RCC_PLLSAI1P_DIV_26 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_3|RCC_PLLSAI1CFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 26 */ +#define LL_RCC_PLLSAI1P_DIV_27 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_3|RCC_PLLSAI1CFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 27*/ +#define LL_RCC_PLLSAI1P_DIV_28 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_3|RCC_PLLSAI1CFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 28 */ +#define LL_RCC_PLLSAI1P_DIV_29 (RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3|RCC_PLLSAI1CFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 29 */ +#define LL_RCC_PLLSAI1P_DIV_30 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3|RCC_PLLSAI1CFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 30 */ +#define LL_RCC_PLLSAI1P_DIV_31 (RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3|RCC_PLLSAI1CFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 31 */ +#define LL_RCC_PLLSAI1P_DIV_32 (RCC_PLLSAI1CFGR_PLLP_0|RCC_PLLSAI1CFGR_PLLP_1|RCC_PLLSAI1CFGR_PLLP_2|RCC_PLLSAI1CFGR_PLLP_3|RCC_PLLSAI1CFGR_PLLP_4)/*!< Main PLL division factor for PLLP output by 32 */ +/** + * @} + */ + +/** @defgroup RCC_LL_EC_PLLSAI1R PLLSAI1 division factor (PLLR) + * @{ + */ +#define LL_RCC_PLLSAI1R_DIV_2 (RCC_PLLSAI1CFGR_PLLR_0) /*!< PLLSAI1 division factor for PLLSAI1R output by 2 */ +#define LL_RCC_PLLSAI1R_DIV_3 (RCC_PLLSAI1CFGR_PLLR_1) /*!< PLLSAI1 division factor for PLLSAI1R output by 3 */ +#define LL_RCC_PLLSAI1R_DIV_4 (RCC_PLLSAI1CFGR_PLLR_1 | RCC_PLLSAI1CFGR_PLLR_0) /*!< PLLSAI1 division factor for PLLSAI1R output by 4 */ +#define LL_RCC_PLLSAI1R_DIV_5 (RCC_PLLSAI1CFGR_PLLR_2) /*!< PLLSAI1 division factor for PLLSAI1R output by 5 */ +#define LL_RCC_PLLSAI1R_DIV_6 (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_0) /*!< PLLSAI1 division factor for PLLSAI1R output by 6 */ +#define LL_RCC_PLLSAI1R_DIV_7 (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_1) /*!< PLLSAI1 division factor for PLLSAI1R output by 7 */ +#define LL_RCC_PLLSAI1R_DIV_8 (RCC_PLLSAI1CFGR_PLLR_2 | RCC_PLLSAI1CFGR_PLLR_1 | RCC_PLLSAI1CFGR_PLLR_0) /*!< PLLSAI1 division factor for PLLSAI1R output by 8 */ +/** + * @} + */ +#endif + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup RCC_LL_Exported_Macros RCC Exported Macros + * @{ + */ + +/** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in RCC register + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__)) + +/** + * @brief Read a value in RCC register + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__) +/** + * @} + */ + +/** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies + * @{ + */ + +/** + * @brief Helper macro to calculate the PLLRCLK frequency on system domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between Min_Data = 6 and Max_Data = 127 + * @param __PLLR__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLR_DIV_2 + * @arg @ref LL_RCC_PLLR_DIV_3 + * @arg @ref LL_RCC_PLLR_DIV_4 + * @arg @ref LL_RCC_PLLR_DIV_5 + * @arg @ref LL_RCC_PLLR_DIV_6 + * @arg @ref LL_RCC_PLLR_DIV_7 + * @arg @ref LL_RCC_PLLR_DIV_8 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos) + 1U)) + +#if defined(SAI1) +/** + * @brief Helper macro to calculate the PLLPCLK frequency used on SAI domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between Min_Data = 6 and Max_Data = 127 + * @param __PLLP__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U))/ \ + (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U)) +#endif + +/** + * @brief Helper macro to calculate the PLLPCLK frequency used on ADC domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between Min_Data = 6 and Max_Data = 127 + * @param __PLLP__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @arg @ref LL_RCC_PLLP_DIV_32 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U)) + +#if defined(SPI_I2S_SUPPORT) +/** + * @brief Helper macro to calculate the PLLPCLK frequency used on I2S domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_I2S_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between Min_Data = 8 and Max_Data = 86 + * @param __PLLP__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @arg @ref LL_RCC_PLLP_DIV_32 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_I2S_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U)) +#endif + +/** + * @brief Helper macro to calculate the PLLQCLK frequency used on 48M domain + * @note ex: @ref __LL_RCC_CALC_PLLCLK_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLN__ Between Min_Data = 6 and Max_Data = 127 + * @param __PLLQ__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_3 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_5 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_7 + * @arg @ref LL_RCC_PLLQ_DIV_8 + * @retval PLL clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U)) + +#if defined(SAI1) +/** + * @brief Helper macro to calculate the PLLSAI1PCLK frequency used for SAI domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI1_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetP ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLSAI1N__ Between 6 and 127 + * @param __PLLSAI1P__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1P_DIV_2 + * @arg @ref LL_RCC_PLLSAI1P_DIV_3 + * @arg @ref LL_RCC_PLLSAI1P_DIV_4 + * @arg @ref LL_RCC_PLLSAI1P_DIV_5 + * @arg @ref LL_RCC_PLLSAI1P_DIV_6 + * @arg @ref LL_RCC_PLLSAI1P_DIV_7 + * @arg @ref LL_RCC_PLLSAI1P_DIV_8 + * @arg @ref LL_RCC_PLLSAI1P_DIV_9 + * @arg @ref LL_RCC_PLLSAI1P_DIV_10 + * @arg @ref LL_RCC_PLLSAI1P_DIV_11 + * @arg @ref LL_RCC_PLLSAI1P_DIV_12 + * @arg @ref LL_RCC_PLLSAI1P_DIV_13 + * @arg @ref LL_RCC_PLLSAI1P_DIV_14 + * @arg @ref LL_RCC_PLLSAI1P_DIV_15 + * @arg @ref LL_RCC_PLLSAI1P_DIV_16 + * @arg @ref LL_RCC_PLLSAI1P_DIV_17 + * @arg @ref LL_RCC_PLLSAI1P_DIV_18 + * @arg @ref LL_RCC_PLLSAI1P_DIV_19 + * @arg @ref LL_RCC_PLLSAI1P_DIV_20 + * @arg @ref LL_RCC_PLLSAI1P_DIV_21 + * @arg @ref LL_RCC_PLLSAI1P_DIV_22 + * @arg @ref LL_RCC_PLLSAI1P_DIV_23 + * @arg @ref LL_RCC_PLLSAI1P_DIV_24 + * @arg @ref LL_RCC_PLLSAI1P_DIV_25 + * @arg @ref LL_RCC_PLLSAI1P_DIV_26 + * @arg @ref LL_RCC_PLLSAI1P_DIV_27 + * @arg @ref LL_RCC_PLLSAI1P_DIV_28 + * @arg @ref LL_RCC_PLLSAI1P_DIV_29 + * @arg @ref LL_RCC_PLLSAI1P_DIV_30 + * @arg @ref LL_RCC_PLLSAI1P_DIV_31 + * @arg @ref LL_RCC_PLLSAI1P_DIV_32 + * @retval PLLSAI1 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI1_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1P__) \ + ((__INPUTFREQ__) * (__PLLSAI1N__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLSAI1P__) >> RCC_PLLSAI1CFGR_PLLP_Pos) + 1U)) + +/** + * @brief Helper macro to calculate the PLLSAI1QCLK frequency used on 48M domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI1_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetQ ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLSAI1N__ Between 6 and 127 + * @param __PLLSAI1Q__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1Q_DIV_2 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_3 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_4 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_5 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_6 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_7 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_8 + * @retval PLLSAI1 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI1_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1Q__) \ + ((__INPUTFREQ__) * (__PLLSAI1N__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLSAI1Q__) >> RCC_PLLSAI1CFGR_PLLQ_Pos) + 1U)) + +/** + * @brief Helper macro to calculate the PLLSAI1RCLK frequency used on ADC domain + * @note ex: @ref __LL_RCC_CALC_PLLSAI1_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (), + * @ref LL_RCC_PLLSAI1_GetN (), @ref LL_RCC_PLLSAI1_GetR ()); + * @param __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI) + * @param __PLLM__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param __PLLSAI1N__ Between 6 and 127 + * @param __PLLSAI1R__ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1R_DIV_2 + * @arg @ref LL_RCC_PLLSAI1R_DIV_3 + * @arg @ref LL_RCC_PLLSAI1R_DIV_4 + * @arg @ref LL_RCC_PLLSAI1R_DIV_5 + * @arg @ref LL_RCC_PLLSAI1R_DIV_6 + * @arg @ref LL_RCC_PLLSAI1R_DIV_7 + * @arg @ref LL_RCC_PLLSAI1R_DIV_8 + * @retval PLLSAI1 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PLLSAI1_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAI1N__, __PLLSAI1R__) \ + ((__INPUTFREQ__) * (__PLLSAI1N__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \ + (((__PLLSAI1R__) >> RCC_PLLSAI1CFGR_PLLR_Pos) + 1U)) +#endif + +/** + * @brief Helper macro to calculate the HCLK1 frequency + * @param __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK) + * @param __CPU1PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_3 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_5 + * @arg @ref LL_RCC_SYSCLK_DIV_6 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_10 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_32 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + * @retval HCLK1 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_HCLK1_FREQ(__SYSCLKFREQ__,__CPU1PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTable[((__CPU1PRESCALER__) & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) + +/** + * @brief Helper macro to calculate the HCLK2 frequency + * @param __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK) + * @param __CPU2PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_3 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_5 + * @arg @ref LL_RCC_SYSCLK_DIV_6 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_10 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_32 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + * @retval HCLK2 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_HCLK2_FREQ(__SYSCLKFREQ__, __CPU2PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTable[((__CPU2PRESCALER__) & RCC_EXTCFGR_C2HPRE) >> RCC_EXTCFGR_C2HPRE_Pos]) + +/** + * @brief Helper macro to calculate the HCLK4 frequency + * @param __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK) + * @param __AHB4PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_3 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_5 + * @arg @ref LL_RCC_SYSCLK_DIV_6 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_10 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_32 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + * @retval HCLK4 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_HCLK4_FREQ(__SYSCLKFREQ__, __AHB4PRESCALER__) ((__SYSCLKFREQ__) / AHBPrescTable[(((__AHB4PRESCALER__) >> 4U) & RCC_EXTCFGR_SHDHPRE) >> RCC_EXTCFGR_SHDHPRE_Pos]) + + +/** + * @brief Helper macro to calculate the PCLK1 frequency (ABP1) + * @param __HCLKFREQ__ HCLK frequency + * @param __APB1PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_APB1_DIV_1 + * @arg @ref LL_RCC_APB1_DIV_2 + * @arg @ref LL_RCC_APB1_DIV_4 + * @arg @ref LL_RCC_APB1_DIV_8 + * @arg @ref LL_RCC_APB1_DIV_16 + * @retval PCLK1 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable[(((__APB1PRESCALER__) & RCC_CFGR_PPRE1_Msk) >> RCC_CFGR_PPRE1_Pos)] & 31U)) + +/** + * @brief Helper macro to calculate the PCLK2 frequency (ABP2) + * @param __HCLKFREQ__ HCLK frequency + * @param __APB2PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_RCC_APB2_DIV_1 + * @arg @ref LL_RCC_APB2_DIV_2 + * @arg @ref LL_RCC_APB2_DIV_4 + * @arg @ref LL_RCC_APB2_DIV_8 + * @arg @ref LL_RCC_APB2_DIV_16 + * @retval PCLK2 clock frequency (in Hz) + */ +#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> (APBPrescTable[(((__APB2PRESCALER__) & RCC_CFGR_PPRE2_Msk) >> RCC_CFGR_PPRE2_Pos)] & 31U)) + +/** + * @brief Helper macro to calculate the MSI frequency (in Hz) + * @note __MSIRANGE__can be retrieved by @ref LL_RCC_MSI_GetRange() + * @param __MSIRANGE__ This parameter can be one of the following values: + * @arg @ref LL_RCC_MSIRANGE_0 + * @arg @ref LL_RCC_MSIRANGE_1 + * @arg @ref LL_RCC_MSIRANGE_2 + * @arg @ref LL_RCC_MSIRANGE_3 + * @arg @ref LL_RCC_MSIRANGE_4 + * @arg @ref LL_RCC_MSIRANGE_5 + * @arg @ref LL_RCC_MSIRANGE_6 + * @arg @ref LL_RCC_MSIRANGE_7 + * @arg @ref LL_RCC_MSIRANGE_8 + * @arg @ref LL_RCC_MSIRANGE_9 + * @arg @ref LL_RCC_MSIRANGE_10 + * @arg @ref LL_RCC_MSIRANGE_11 + * @retval MSI clock frequency (in Hz) + */ +#define __LL_RCC_CALC_MSI_FREQ(__MSIRANGE__) MSIRangeTable[((__MSIRANGE__) & RCC_CR_MSIRANGE_Msk) >> RCC_CR_MSIRANGE_Pos] +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RCC_LL_Exported_Functions RCC Exported Functions + * @{ + */ + +/** @defgroup RCC_LL_EF_HSE HSE + * @{ + */ + +/** + * @brief Enable HSE sysclk and pll prescaler division by 2 + * @rmtoll CR HSEPRE LL_RCC_HSE_EnableDiv2 + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_EnableDiv2(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSEPRE); +} + +/** + * @brief Disable HSE sysclk and pll prescaler + * @rmtoll CR HSEPRE LL_RCC_HSE_DisableDiv2 + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_DisableDiv2(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSEPRE); +} + +/** + * @brief Get HSE sysclk and pll prescaler + * @rmtoll CR HSEPRE LL_RCC_HSE_IsEnabledDiv2 + * @retval None + */ +__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL); +} + +/** + * @brief Enable the Clock Security System. + * @rmtoll CR CSSON LL_RCC_HSE_EnableCSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void) +{ + SET_BIT(RCC->CR, RCC_CR_CSSON); +} + +/** + * @brief Enable HSE external oscillator (HSE Bypass) + * @rmtoll CR HSEBYP LL_RCC_HSE_EnableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSEBYP); +} + +/** + * @brief Disable HSE external oscillator (HSE Bypass) + * @rmtoll CR HSEBYP LL_RCC_HSE_DisableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_DisableBypass(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); +} + +/** + * @brief Enable HSE crystal oscillator (HSE ON) + * @rmtoll CR HSEON LL_RCC_HSE_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSEON); +} + +/** + * @brief Disable HSE crystal oscillator (HSE ON) + * @rmtoll CR HSEON LL_RCC_HSE_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSEON); +} + +/** + * @brief Check if HSE oscillator Ready + * @rmtoll CR HSERDY LL_RCC_HSE_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL); +} + +/** + * @brief Check if HSE clock control register is locked or not + * @rmtoll HSECR UNLOCKED LL_RCC_HSE_IsClockControlLocked + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSE_IsClockControlLocked(void) +{ + return ((READ_BIT(RCC->HSECR, RCC_HSECR_UNLOCKED) != (RCC_HSECR_UNLOCKED)) ? 1UL : 0UL); +} + +/** + * @brief Set HSE capacitor tuning + * @rmtoll HSECR HSETUNE LL_RCC_HSE_SetCapacitorTuning + * @param Value Between Min_Data = 0 and Max_Data = 63 + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value) +{ + WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY); + MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos); +} + +/** + * @brief Get HSE capacitor tuning + * @rmtoll HSECR HSETUNE LL_RCC_HSE_GetCapacitorTuning + * @retval Between Min_Data = 0 and Max_Data = 63 + */ +__STATIC_INLINE uint32_t LL_RCC_HSE_GetCapacitorTuning(void) +{ + return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSETUNE) >> RCC_HSECR_HSETUNE_Pos); +} + +/** + * @brief Set HSE current control + * @rmtoll HSECR HSEGMC LL_RCC_HSE_SetCurrentControl + * @param CurrentMax This parameter can be one of the following values: + * @arg @ref LL_RCC_HSE_CURRENTMAX_0 + * @arg @ref LL_RCC_HSE_CURRENTMAX_1 + * @arg @ref LL_RCC_HSE_CURRENTMAX_2 + * @arg @ref LL_RCC_HSE_CURRENTMAX_3 + * @arg @ref LL_RCC_HSE_CURRENTMAX_4 + * @arg @ref LL_RCC_HSE_CURRENTMAX_5 + * @arg @ref LL_RCC_HSE_CURRENTMAX_6 + * @arg @ref LL_RCC_HSE_CURRENTMAX_7 + */ +__STATIC_INLINE void LL_RCC_HSE_SetCurrentControl(uint32_t CurrentMax) +{ + WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY); + MODIFY_REG(RCC->HSECR, RCC_HSECR_HSEGMC, CurrentMax); +} + +/** + * @brief Get HSE current control + * @rmtoll HSECR HSEGMC LL_RCC_HSE_GetCurrentControl + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_HSE_CURRENTMAX_0 + * @arg @ref LL_RCC_HSE_CURRENTMAX_1 + * @arg @ref LL_RCC_HSE_CURRENTMAX_2 + * @arg @ref LL_RCC_HSE_CURRENTMAX_3 + * @arg @ref LL_RCC_HSE_CURRENTMAX_4 + * @arg @ref LL_RCC_HSE_CURRENTMAX_5 + * @arg @ref LL_RCC_HSE_CURRENTMAX_6 + * @arg @ref LL_RCC_HSE_CURRENTMAX_7 + */ +__STATIC_INLINE uint32_t LL_RCC_HSE_GetCurrentControl(void) +{ + return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSEGMC)); +} + +/** + * @brief Set HSE sense amplifier threshold + * @rmtoll HSECR HSES LL_RCC_HSE_SetSenseAmplifier + * @param SenseAmplifier This parameter can be one of the following values: + * @arg @ref LL_RCC_HSEAMPTHRESHOLD_1_2 + * @arg @ref LL_RCC_HSEAMPTHRESHOLD_3_4 + */ +__STATIC_INLINE void LL_RCC_HSE_SetSenseAmplifier(uint32_t SenseAmplifier) +{ + WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY); + MODIFY_REG(RCC->HSECR, RCC_HSECR_HSES, SenseAmplifier); +} + +/** + * @brief Get HSE current control + * @rmtoll HSECR HSES LL_RCC_HSE_GetSenseAmplifier + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_HSEAMPTHRESHOLD_1_2 + * @arg @ref LL_RCC_HSEAMPTHRESHOLD_3_4 + */ +__STATIC_INLINE uint32_t LL_RCC_HSE_GetSenseAmplifier(void) +{ + return (uint32_t)(READ_BIT(RCC->HSECR, RCC_HSECR_HSES)); +} +/** + * @} + */ + +/** @defgroup RCC_LL_EF_HSI HSI + * @{ + */ + +/** + * @brief Enable HSI even in stop mode + * @note HSI oscillator is forced ON even in Stop mode + * @rmtoll CR HSIKERON LL_RCC_HSI_EnableInStopMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSIKERON); +} + +/** + * @brief Disable HSI in stop mode + * @rmtoll CR HSIKERON LL_RCC_HSI_DisableInStopMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON); +} + +/** + * @brief Check if HSI in stop mode is ready + * @rmtoll CR HSIKERON LL_RCC_HSI_IsEnabledInStopMode + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSIKERON) == (RCC_CR_HSIKERON)) ? 1UL : 0UL); +} + +/** + * @brief Enable HSI oscillator + * @rmtoll CR HSION LL_RCC_HSI_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSION); +} + +/** + * @brief Disable HSI oscillator + * @rmtoll CR HSION LL_RCC_HSI_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSION); +} + +/** + * @brief Check if HSI clock is ready + * @rmtoll CR HSIRDY LL_RCC_HSI_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL); +} + +/** + * @brief Enable HSI Automatic from stop mode + * @rmtoll CR HSIASFS LL_RCC_HSI_EnableAutoFromStop + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_EnableAutoFromStop(void) +{ + SET_BIT(RCC->CR, RCC_CR_HSIASFS); +} + +/** + * @brief Disable HSI Automatic from stop mode + * @rmtoll CR HSIASFS LL_RCC_HSI_DisableAutoFromStop + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_DisableAutoFromStop(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_HSIASFS); +} +/** + * @brief Get HSI Calibration value + * @note When HSITRIM is written, HSICAL is updated with the sum of + * HSITRIM and the factory trim value + * @rmtoll ICSCR HSICAL LL_RCC_HSI_GetCalibration + * @retval Between Min_Data = 0x00 and Max_Data = 0xFF + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void) +{ + return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos); +} + +/** + * @brief Set HSI Calibration trimming + * @note user-programmable trimming value that is added to the HSICAL + * @note Default value is 64, which, when added to the HSICAL value, + * should trim the HSI to 16 MHz +/- 1 % + * @rmtoll ICSCR HSITRIM LL_RCC_HSI_SetCalibTrimming + * @param Value Between Min_Data = 0 and Max_Data = 127 + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value) +{ + MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos); +} + +/** + * @brief Get HSI Calibration trimming + * @rmtoll ICSCR HSITRIM LL_RCC_HSI_GetCalibTrimming + * @retval Between Min_Data = 0 and Max_Data = 127 + */ +__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void) +{ + return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_HSI48 HSI48 + * @{ + */ + +/** + * @brief Enable HSI48 + * @rmtoll CRRCR HSI48ON LL_RCC_HSI48_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI48_Enable(void) +{ + SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON); +} + +/** + * @brief Disable HSI48 + * @rmtoll CRRCR HSI48ON LL_RCC_HSI48_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_HSI48_Disable(void) +{ + CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON); +} + +/** + * @brief Check if HSI48 oscillator Ready + * @rmtoll CRRCR HSI48RDY LL_RCC_HSI48_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void) +{ + return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL); +} + +/** + * @brief Get HSI48 Calibration value + * @rmtoll CRRCR HSI48CAL LL_RCC_HSI48_GetCalibration + * @retval Between Min_Data = 0x00 and Max_Data = 0x1FF + */ +__STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void) +{ + return (uint32_t)(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48CAL) >> RCC_CRRCR_HSI48CAL_Pos); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_LSE LSE + * @{ + */ + +/** + * @brief Enable Low Speed External (LSE) crystal. + * @rmtoll BDCR LSEON LL_RCC_LSE_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_Enable(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); +} + +/** + * @brief Disable Low Speed External (LSE) crystal. + * @rmtoll BDCR LSEON LL_RCC_LSE_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_Disable(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); +} + +/** + * @brief Check if Low Speed External (LSE) crystal has been enabled or not + * @rmtoll BDCR LSEON LL_RCC_LSE_IsEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSE_IsEnabled(void) +{ + return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL); +} + +/** + * @brief Enable external clock source (LSE bypass). + * @rmtoll BDCR LSEBYP LL_RCC_LSE_EnableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); +} + +/** + * @brief Disable external clock source (LSE bypass). + * @rmtoll BDCR LSEBYP LL_RCC_LSE_DisableBypass + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); +} + +/** + * @brief Set LSE oscillator drive capability + * @note The oscillator is in Xtal mode when it is not in bypass mode. + * @rmtoll BDCR LSEDRV LL_RCC_LSE_SetDriveCapability + * @param LSEDrive This parameter can be one of the following values: + * @arg @ref LL_RCC_LSEDRIVE_LOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH + * @arg @ref LL_RCC_LSEDRIVE_HIGH + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive) +{ + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive); +} + +/** + * @brief Get LSE oscillator drive capability + * @rmtoll BDCR LSEDRV LL_RCC_LSE_GetDriveCapability + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LSEDRIVE_LOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW + * @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH + * @arg @ref LL_RCC_LSEDRIVE_HIGH + */ +__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void) +{ + return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV)); +} + +/** + * @brief Enable Clock security system on LSE. + * @rmtoll BDCR LSECSSON LL_RCC_LSE_EnableCSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_EnableCSS(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON); +} + +/** + * @brief Disable Clock security system on LSE. + * @note Clock security system can be disabled only after a LSE + * failure detection. In that case it MUST be disabled by software. + * @rmtoll BDCR LSECSSON LL_RCC_LSE_DisableCSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSE_DisableCSS(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON); +} + +/** + * @brief Check if LSE oscillator Ready + * @rmtoll BDCR LSERDY LL_RCC_LSE_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void) +{ + return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL); +} + +/** + * @brief Check if CSS on LSE failure Detection + * @rmtoll BDCR LSECSSD LL_RCC_LSE_IsCSSDetected + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void) +{ + return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_LSI1 LSI1 + * @{ + */ + +/** + * @brief Enable LSI1 Oscillator + * @rmtoll CSR LSI1ON LL_RCC_LSI1_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSI1_Enable(void) +{ + SET_BIT(RCC->CSR, RCC_CSR_LSI1ON); +} + +/** + * @brief Disable LSI1 Oscillator + * @rmtoll CSR LSI1ON LL_RCC_LSI1_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSI1_Disable(void) +{ + CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON); +} + +/** + * @brief Check if LSI1 is Ready + * @rmtoll CSR LSI1RDY LL_RCC_LSI1_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_LSI2 LSI2 + * @{ + */ + +/** + * @brief Enable LSI2 Oscillator + * @rmtoll CSR LSI2ON LL_RCC_LSI2_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSI2_Enable(void) +{ + SET_BIT(RCC->CSR, RCC_CSR_LSI2ON); +} + +/** + * @brief Disable LSI2 Oscillator + * @rmtoll CSR LSI2ON LL_RCC_LSI2_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSI2_Disable(void) +{ + CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON); +} + +/** + * @brief Check if LSI2 is Ready + * @rmtoll CSR LSI2RDY LL_RCC_LSI2_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL); +} + +/** + * @brief Set LSI2 trimming value + * @rmtoll CSR LSI2TRIM LL_RCC_LSI2_SetTrimming + * @param Value Between Min_Data = 0 and Max_Data = 15 + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value) +{ + MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos); +} + +/** + * @brief Get LSI2 trimming value + * @rmtoll CSR LSI2TRIM LL_RCC_LSI2_GetTrimming + * @retval Between Min_Data = 0 and Max_Data = 12 + */ +__STATIC_INLINE uint32_t LL_RCC_LSI2_GetTrimming(void) +{ + return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_LSI2TRIM) >> RCC_CSR_LSI2TRIM_Pos); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_MSI MSI + * @{ + */ + +/** + * @brief Enable MSI oscillator + * @rmtoll CR MSION LL_RCC_MSI_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_MSION); +} + +/** + * @brief Disable MSI oscillator + * @rmtoll CR MSION LL_RCC_MSI_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_MSION); +} + +/** + * @brief Check if MSI oscillator Ready + * @rmtoll CR MSIRDY LL_RCC_MSI_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL); +} + +/** + * @brief Enable MSI PLL-mode (Hardware auto calibration with LSE) + * @note MSIPLLEN must be enabled after LSE is enabled (LSEON enabled) + * and ready (LSERDY set by hardware) + * @note hardware protection to avoid enabling MSIPLLEN if LSE is not + * ready + * @rmtoll CR MSIPLLEN LL_RCC_MSI_EnablePLLMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_EnablePLLMode(void) +{ + SET_BIT(RCC->CR, RCC_CR_MSIPLLEN); +} + +/** + * @brief Disable MSI-PLL mode + * @note cleared by hardware when LSE is disabled (LSEON = 0) or when + * the Clock Security System on LSE detects a LSE failure + * @rmtoll CR MSIPLLEN LL_RCC_MSI_DisablePLLMode + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_DisablePLLMode(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN); +} + + +/** + * @brief Configure the Internal Multi Speed oscillator (MSI) clock range in run mode. + * @rmtoll CR MSIRANGE LL_RCC_MSI_SetRange + * @param Range This parameter can be one of the following values: + * @arg @ref LL_RCC_MSIRANGE_0 + * @arg @ref LL_RCC_MSIRANGE_1 + * @arg @ref LL_RCC_MSIRANGE_2 + * @arg @ref LL_RCC_MSIRANGE_3 + * @arg @ref LL_RCC_MSIRANGE_4 + * @arg @ref LL_RCC_MSIRANGE_5 + * @arg @ref LL_RCC_MSIRANGE_6 + * @arg @ref LL_RCC_MSIRANGE_7 + * @arg @ref LL_RCC_MSIRANGE_8 + * @arg @ref LL_RCC_MSIRANGE_9 + * @arg @ref LL_RCC_MSIRANGE_10 + * @arg @ref LL_RCC_MSIRANGE_11 + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range) +{ + MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range); +} + +/** + * @brief Get the Internal Multi Speed oscillator (MSI) clock range in run mode. + * @rmtoll CR MSIRANGE LL_RCC_MSI_GetRange + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_MSIRANGE_0 + * @arg @ref LL_RCC_MSIRANGE_1 + * @arg @ref LL_RCC_MSIRANGE_2 + * @arg @ref LL_RCC_MSIRANGE_3 + * @arg @ref LL_RCC_MSIRANGE_4 + * @arg @ref LL_RCC_MSIRANGE_5 + * @arg @ref LL_RCC_MSIRANGE_6 + * @arg @ref LL_RCC_MSIRANGE_7 + * @arg @ref LL_RCC_MSIRANGE_8 + * @arg @ref LL_RCC_MSIRANGE_9 + * @arg @ref LL_RCC_MSIRANGE_10 + * @arg @ref LL_RCC_MSIRANGE_11 + */ +__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void) +{ + uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE); + if (msiRange > LL_RCC_MSIRANGE_11) + { + msiRange = LL_RCC_MSIRANGE_11; + } + return msiRange; +} + + +/** + * @brief Get MSI Calibration value + * @note When MSITRIM is written, MSICAL is updated with the sum of + * MSITRIM and the factory trim value + * @rmtoll ICSCR MSICAL LL_RCC_MSI_GetCalibration + * @retval Between Min_Data = 0 and Max_Data = 255 + */ +__STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void) +{ + return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSICAL) >> RCC_ICSCR_MSICAL_Pos); +} + +/** + * @brief Set MSI Calibration trimming + * @note user-programmable trimming value that is added to the MSICAL + * @rmtoll ICSCR MSITRIM LL_RCC_MSI_SetCalibTrimming + * @param Value Between Min_Data = 0 and Max_Data = 255 + * @retval None + */ +__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value) +{ + MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos); +} + +/** + * @brief Get MSI Calibration trimming + * @rmtoll ICSCR MSITRIM LL_RCC_MSI_GetCalibTrimming + * @retval Between 0 and 255 + */ +__STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void) +{ + return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_LSCO LSCO + * @{ + */ + +/** + * @brief Enable Low speed clock + * @rmtoll BDCR LSCOEN LL_RCC_LSCO_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSCO_Enable(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN); +} + +/** + * @brief Disable Low speed clock + * @rmtoll BDCR LSCOEN LL_RCC_LSCO_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSCO_Disable(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN); +} + +/** + * @brief Configure Low speed clock selection + * @rmtoll BDCR LSCOSEL LL_RCC_LSCO_SetSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI + * @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source) +{ + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source); +} + +/** + * @brief Get Low speed clock selection + * @rmtoll BDCR LSCOSEL LL_RCC_LSCO_GetSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI + * @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void) +{ + return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL)); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_System System + * @{ + */ + +/** + * @brief Configure the system clock source + * @rmtoll CFGR SW LL_RCC_SetSysClkSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_SYS_CLKSOURCE_MSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_HSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_HSE + * @arg @ref LL_RCC_SYS_CLKSOURCE_PLL + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source); +} + +/** + * @brief Get the system clock source + * @rmtoll CFGR SWS LL_RCC_GetSysClkSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE + * @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL + */ +__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS)); +} + +/** + * @brief Get the RF clock source + * @rmtoll EXTCFGR RFCSS LL_RCC_GetRFClockSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_RF_CLKSOURCE_HSI + * @arg @ref LL_RCC_RF_CLKSOURCE_HSE_DIV2 + */ +__STATIC_INLINE uint32_t LL_RCC_GetRFClockSource(void) +{ + return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_RFCSS)); +} + +/** + * @brief Set RF Wakeup Clock Source + * @rmtoll CSR RFWKPSEL LL_RCC_SetRFWKPClockSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_RFWKP_CLKSOURCE_NONE + * @arg @ref LL_RCC_RFWKP_CLKSOURCE_LSE + * @arg @ref LL_RCC_RFWKP_CLKSOURCE_LSI + * @arg @ref LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetRFWKPClockSource(uint32_t Source) +{ + MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source); +} + +/** + * @brief Get RF Wakeup Clock Source + * @rmtoll CSR RFWKPSEL LL_RCC_GetRFWKPClockSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_RFWKP_CLKSOURCE_NONE + * @arg @ref LL_RCC_RFWKP_CLKSOURCE_LSE + * @arg @ref LL_RCC_RFWKP_CLKSOURCE_LSI + * @arg @ref LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024 + */ +__STATIC_INLINE uint32_t LL_RCC_GetRFWKPClockSource(void) +{ + return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_RFWKPSEL)); +} + +/** + * @brief Check if Radio System is reset. + * @rmtoll CSR RFRSTS LL_RCC_IsRFUnderReset + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsRFUnderReset(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTS) == (RCC_CSR_RFRSTS)) ? 1UL : 0UL); +} + +/** + * @brief Set AHB prescaler + * @rmtoll CFGR HPRE LL_RCC_SetAHBPrescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_3 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_5 + * @arg @ref LL_RCC_SYSCLK_DIV_6 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_10 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_32 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler); +} + +/** + * @brief Set CPU2 AHB prescaler + * @rmtoll EXTCFGR C2HPRE LL_C2_RCC_SetAHBPrescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_3 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_5 + * @arg @ref LL_RCC_SYSCLK_DIV_6 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_10 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_32 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + * @retval None + */ +__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler) +{ + MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler); +} + +/** + * @brief Set AHB4 prescaler + * @rmtoll EXTCFGR SHDHPRE LL_RCC_SetAHB4Prescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_3 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_5 + * @arg @ref LL_RCC_SYSCLK_DIV_6 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_10 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_32 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler) +{ + MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4); +} + +/** + * @brief Set APB1 prescaler + * @rmtoll CFGR PPRE1 LL_RCC_SetAPB1Prescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_APB1_DIV_1 + * @arg @ref LL_RCC_APB1_DIV_2 + * @arg @ref LL_RCC_APB1_DIV_4 + * @arg @ref LL_RCC_APB1_DIV_8 + * @arg @ref LL_RCC_APB1_DIV_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler); +} + +/** + * @brief Set APB2 prescaler + * @rmtoll CFGR PPRE2 LL_RCC_SetAPB2Prescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_APB2_DIV_1 + * @arg @ref LL_RCC_APB2_DIV_2 + * @arg @ref LL_RCC_APB2_DIV_4 + * @arg @ref LL_RCC_APB2_DIV_8 + * @arg @ref LL_RCC_APB2_DIV_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler); +} + +/** + * @brief Get AHB prescaler + * @rmtoll CFGR HPRE LL_RCC_GetAHBPrescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_3 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_5 + * @arg @ref LL_RCC_SYSCLK_DIV_6 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_10 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_32 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + */ +__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE)); +} + +/** + * @brief Get C2 AHB prescaler + * @rmtoll EXTCFGR C2HPRE LL_C2_RCC_GetAHBPrescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_3 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_5 + * @arg @ref LL_RCC_SYSCLK_DIV_6 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_10 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_32 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + */ +__STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void) +{ + return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE)); +} + +/** + * @brief Get AHB4 prescaler + * @rmtoll EXTCFGR SHDHPRE LL_RCC_GetAHB4Prescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SYSCLK_DIV_1 + * @arg @ref LL_RCC_SYSCLK_DIV_2 + * @arg @ref LL_RCC_SYSCLK_DIV_3 + * @arg @ref LL_RCC_SYSCLK_DIV_4 + * @arg @ref LL_RCC_SYSCLK_DIV_5 + * @arg @ref LL_RCC_SYSCLK_DIV_6 + * @arg @ref LL_RCC_SYSCLK_DIV_8 + * @arg @ref LL_RCC_SYSCLK_DIV_10 + * @arg @ref LL_RCC_SYSCLK_DIV_16 + * @arg @ref LL_RCC_SYSCLK_DIV_32 + * @arg @ref LL_RCC_SYSCLK_DIV_64 + * @arg @ref LL_RCC_SYSCLK_DIV_128 + * @arg @ref LL_RCC_SYSCLK_DIV_256 + * @arg @ref LL_RCC_SYSCLK_DIV_512 + */ +__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void) +{ + return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4); +} + +/** + * @brief Get APB1 prescaler + * @rmtoll CFGR PPRE1 LL_RCC_GetAPB1Prescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_APB1_DIV_1 + * @arg @ref LL_RCC_APB1_DIV_2 + * @arg @ref LL_RCC_APB1_DIV_4 + * @arg @ref LL_RCC_APB1_DIV_8 + * @arg @ref LL_RCC_APB1_DIV_16 + */ +__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1)); +} + +/** + * @brief Get APB2 prescaler + * @rmtoll CFGR PPRE2 LL_RCC_GetAPB2Prescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_APB2_DIV_1 + * @arg @ref LL_RCC_APB2_DIV_2 + * @arg @ref LL_RCC_APB2_DIV_4 + * @arg @ref LL_RCC_APB2_DIV_8 + * @arg @ref LL_RCC_APB2_DIV_16 + */ +__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2)); +} + +/** + * @brief Set Clock After Wake-Up From Stop mode + * @rmtoll CFGR STOPWUCK LL_RCC_SetClkAfterWakeFromStop + * @param Clock This parameter can be one of the following values: + * @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI + * @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock); +} + +/** + * @brief Get Clock After Wake-Up From Stop mode + * @rmtoll CFGR STOPWUCK LL_RCC_GetClkAfterWakeFromStop + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI + * @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI + */ +__STATIC_INLINE uint32_t LL_RCC_GetClkAfterWakeFromStop(void) +{ + return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_STOPWUCK)); +} + +/** + * @} + */ + +#if defined(RCC_SMPS_SUPPORT) +/** @defgroup RCC_LL_EF_SMPS SMPS + * @{ + */ +/** + * @brief Configure SMPS step down converter clock source + * @rmtoll SMPSCR SMPSSEL LL_RCC_SetSMPSClockSource + * @param SMPSSource This parameter can be one of the following values: + * @arg @ref LL_RCC_SMPS_CLKSOURCE_HSI + * @arg @ref LL_RCC_SMPS_CLKSOURCE_MSI (*) + * @arg @ref LL_RCC_SMPS_CLKSOURCE_HSE + * @note The system must always be configured so as to get a SMPS Step Down + * converter clock frequency between 2 MHz and 8 MHz + * @note (*) The MSI shall only be selected as SMPS Step Down converter + * clock source when a supported SMPS Step Down converter clock + * MSIRANGE is set (LL_RCC_MSIRANGE_8 to LL_RCC_MSIRANGE_11) + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSMPSClockSource(uint32_t SMPSSource) +{ + MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource); +} + +/** + * @brief Get the SMPS clock source selection + * @rmtoll SMPSCR SMPSSEL LL_RCC_GetSMPSClockSelection + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SMPS_CLKSOURCE_HSI + * @arg @ref LL_RCC_SMPS_CLKSOURCE_MSI + * @arg @ref LL_RCC_SMPS_CLKSOURCE_HSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetSMPSClockSelection(void) +{ + return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL)); +} + + +/** + * @brief Get the SMPS clock source + * @rmtoll SMPSCR SMPSSWS LL_RCC_GetSMPSClockSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_HSI + * @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_MSI + * @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_HSE + * @arg @ref LL_RCC_SMPS_CLKSOURCE_STATUS_NO_CLOCK + */ +__STATIC_INLINE uint32_t LL_RCC_GetSMPSClockSource(void) +{ + return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSSWS)); +} + +/** + * @brief Set SMPS prescaler + * @rmtoll SMPSCR SMPSDIV LL_RCC_SetSMPSPrescaler + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_SMPS_DIV_0 + * @arg @ref LL_RCC_SMPS_DIV_1 + * @arg @ref LL_RCC_SMPS_DIV_2 + * @arg @ref LL_RCC_SMPS_DIV_3 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSMPSPrescaler(uint32_t Prescaler) +{ + MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler); +} + +/** + * @brief Get SMPS prescaler + * @rmtoll SMPSCR SMPSDIV LL_RCC_GetSMPSPrescaler + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SMPS_DIV_0 + * @arg @ref LL_RCC_SMPS_DIV_1 + * @arg @ref LL_RCC_SMPS_DIV_2 + * @arg @ref LL_RCC_SMPS_DIV_3 + */ +__STATIC_INLINE uint32_t LL_RCC_GetSMPSPrescaler(void) +{ + return (uint32_t)(READ_BIT(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV)); +} + +/** + * @} + */ +#endif + +/** @defgroup RCC_LL_EF_MCO MCO + * @{ + */ + +/** + * @brief Configure MCOx + * @rmtoll CFGR MCOSEL LL_RCC_ConfigMCO\n + * CFGR MCOPRE LL_RCC_ConfigMCO + * @param MCOxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK + * @arg @ref LL_RCC_MCO1SOURCE_SYSCLK + * @arg @ref LL_RCC_MCO1SOURCE_MSI + * @arg @ref LL_RCC_MCO1SOURCE_HSI + * @arg @ref LL_RCC_MCO1SOURCE_HSE + * @arg @ref LL_RCC_MCO1SOURCE_HSI48 + * @arg @ref LL_RCC_MCO1SOURCE_PLLCLK + * @arg @ref LL_RCC_MCO1SOURCE_LSI1 + * @arg @ref LL_RCC_MCO1SOURCE_LSI2 + * @arg @ref LL_RCC_MCO1SOURCE_LSE + * @arg @ref LL_RCC_MCO1SOURCE_HSE_BEFORE_STAB + * @param MCOxPrescaler This parameter can be one of the following values: + * @arg @ref LL_RCC_MCO1_DIV_1 + * @arg @ref LL_RCC_MCO1_DIV_2 + * @arg @ref LL_RCC_MCO1_DIV_4 + * @arg @ref LL_RCC_MCO1_DIV_8 + * @arg @ref LL_RCC_MCO1_DIV_16 + * @retval None + */ +__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler) +{ + MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source + * @{ + */ + +/** + * @brief Configure USARTx clock source + * @rmtoll CCIPR USART1SEL LL_RCC_SetUSARTClockSource + * @param USARTxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_USART1_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART1_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource); +} + +#if defined(LPUART1) +/** + * @brief Configure LPUART1x clock source + * @rmtoll CCIPR LPUART1SEL LL_RCC_SetLPUARTClockSource + * @param LPUARTxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource); +} +#endif + +/** + * @brief Configure I2Cx clock source + * @rmtoll CCIPR I2CxSEL LL_RCC_SetI2CClockSource + * @param I2CxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource) +{ + MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U)); +} + +/** + * @brief Configure LPTIMx clock source + * @rmtoll CCIPR LPTIMxSEL LL_RCC_SetLPTIMClockSource + * @param LPTIMxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource) +{ + MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16)); +} + +#if defined(SAI1) +/** + * @brief Configure SAIx clock source + * @rmtoll CCIPR SAI1SEL LL_RCC_SetSAIClockSource + * @param SAIxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI1 + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL + * @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource); +} +#endif + +/** + * @brief Configure RNG clock source + * @note In case of CLK48 clock selected, it must be configured first thanks to LL_RCC_SetCLK48ClockSource + * @rmtoll CCIPR RNGSEL LL_RCC_SetRNGClockSource + * @param RNGxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_RNG_CLKSOURCE_CLK48 + * @arg @ref LL_RCC_RNG_CLKSOURCE_LSI + * @arg @ref LL_RCC_RNG_CLKSOURCE_LSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource); +} + +/** + * @brief Configure CLK48 clock source + * @rmtoll CCIPR CLK48SEL LL_RCC_SetCLK48ClockSource + * @param CLK48xSource This parameter can be one of the following values: + * @arg @ref LL_RCC_CLK48_CLKSOURCE_HSI48 + * @arg @ref LL_RCC_CLK48_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_CLK48_CLKSOURCE_PLL + * @arg @ref LL_RCC_CLK48_CLKSOURCE_MSI + * @note (*) Value not defined for all devices + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetCLK48ClockSource(uint32_t CLK48xSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource); +} + +#if defined(USB) +/** + * @brief Configure USB clock source + * @rmtoll CCIPR CLK48SEL LL_RCC_SetUSBClockSource + * @param USBxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 + * @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI1 + * @arg @ref LL_RCC_USB_CLKSOURCE_PLL + * @arg @ref LL_RCC_USB_CLKSOURCE_MSI + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource) +{ + LL_RCC_SetCLK48ClockSource(USBxSource); +} +#endif + +/** + * @brief Configure RNG clock source + * @note Allow to configure the overall RNG Clock source, if CLK48 is selected as RNG + Clock source, the CLK48xSource has to be configured + * @rmtoll CCIPR RNGSEL LL_RCC_ConfigRNGClockSource + * @rmtoll CCIPR CLK48SEL LL_RCC_ConfigRNGClockSource + * @param RNGxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_RNG_CLKSOURCE_CLK48 + * @arg @ref LL_RCC_RNG_CLKSOURCE_LSI + * @arg @ref LL_RCC_RNG_CLKSOURCE_LSE + * @param CLK48xSource This parameter can be one of the following values: + * @arg @ref LL_RCC_CLK48_CLKSOURCE_HSI48 + * @arg @ref LL_RCC_CLK48_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_CLK48_CLKSOURCE_PLL + * @arg @ref LL_RCC_CLK48_CLKSOURCE_MSI + * @note (*) Value not defined for all devices + * @retval None + */ +__STATIC_INLINE void LL_RCC_ConfigRNGClockSource(uint32_t RNGxSource, uint32_t CLK48xSource) +{ + if (RNGxSource == LL_RCC_RNG_CLKSOURCE_CLK48) + { + LL_RCC_SetCLK48ClockSource(CLK48xSource); + } + LL_RCC_SetRNGClockSource(RNGxSource); +} + + +/** + * @brief Configure ADC clock source + * @rmtoll CCIPR ADCSEL LL_RCC_SetADCClockSource + * @param ADCxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_ADC_CLKSOURCE_NONE + * @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_ADC_CLKSOURCE_PLL + * @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_ADC_CLKSOURCE_HSI (*) + * @note (*) Value not defined for all devices + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource); +} + +#if defined(SPI_I2S_SUPPORT) +/** + * @brief Configure I2Sx clock source + * @rmtoll CCIPR I2SSEL LL_RCC_SetI2SClockSource + * @param I2SxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_I2S_CLKSOURCE_NONE + * @arg @ref LL_RCC_I2S_CLKSOURCE_PLL + * @arg @ref LL_RCC_I2S_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2S_CLKSOURCE_PIN + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource) +{ + MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2SSEL, I2SxSource); +} +#endif + +/** + * @brief Get USARTx clock source + * @rmtoll CCIPR USART1SEL LL_RCC_GetUSARTClockSource + * @param USARTx This parameter can be one of the following values: + * @arg @ref LL_RCC_USART1_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2 + * @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_USART1_CLKSOURCE_HSI + * @arg @ref LL_RCC_USART1_CLKSOURCE_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx)); +} + +#if defined(LPUART1) +/** + * @brief Get LPUARTx clock source + * @rmtoll CCIPR LPUART1SEL LL_RCC_GetLPUARTClockSource + * @param LPUARTx This parameter can be one of the following values: + * @arg @ref LL_RCC_LPUART1_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx)); +} +#endif + +/** + * @brief Get I2Cx clock source + * @rmtoll CCIPR I2CxSEL LL_RCC_GetI2CClockSource + * @param I2Cx This parameter can be one of the following values: + * @arg @ref LL_RCC_I2C1_CLKSOURCE + * @arg @ref LL_RCC_I2C3_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI + */ +__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx) +{ + return (uint32_t)((READ_BIT(RCC->CCIPR, I2Cx) >> 4) | (I2Cx << 4)); +} + +/** + * @brief Get LPTIMx clock source + * @rmtoll CCIPR LPTIMxSEL LL_RCC_GetLPTIMClockSource + * @param LPTIMx This parameter can be one of the following values: + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1 + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx) +{ + return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx); +} + +#if defined(SAI1) +/** + * @brief Get SAIx clock source + * @rmtoll CCIPR SAI1SEL LL_RCC_GetSAIClockSource + * @param SAIx This parameter can be one of the following values: + * @arg @ref LL_RCC_SAI1_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI1 + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL + * @arg @ref LL_RCC_SAI1_CLKSOURCE_HSI + * @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN + */ +__STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, SAIx)); +} +#endif + +/** + * @brief Get RNGx clock source + * @rmtoll CCIPR RNGSEL LL_RCC_GetRNGClockSource + * @param RNGx This parameter can be one of the following values: + * @arg @ref LL_RCC_RNG_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_RNG_CLKSOURCE_CLK48 + * @arg @ref LL_RCC_RNG_CLKSOURCE_LSI + * @arg @ref LL_RCC_RNG_CLKSOURCE_LSE + */ +__STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx)); +} + +/** + * @brief Get CLK48x clock source + * @rmtoll CCIPR CLK48SEL LL_RCC_GetCLK48ClockSource + * @param CLK48x This parameter can be one of the following values: + * @arg @ref LL_RCC_CLK48_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_CLK48_CLKSOURCE_HSI48 + * @arg @ref LL_RCC_CLK48_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_CLK48_CLKSOURCE_PLL + * @arg @ref LL_RCC_CLK48_CLKSOURCE_MSI + * @note (*) Value not defined for all devices + */ +__STATIC_INLINE uint32_t LL_RCC_GetCLK48ClockSource(uint32_t CLK48x) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, CLK48x)); +} + +#if defined(USB) +/** + * @brief Get USBx clock source + * @rmtoll CCIPR CLK48SEL LL_RCC_GetUSBClockSource + * @param USBx This parameter can be one of the following values: + * @arg @ref LL_RCC_USB_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_USB_CLKSOURCE_HSI48 + * @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI1 + * @arg @ref LL_RCC_USB_CLKSOURCE_PLL + * @arg @ref LL_RCC_USB_CLKSOURCE_MSI + */ +__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx) +{ + return LL_RCC_GetCLK48ClockSource(USBx); +} +#endif + +/** + * @brief Get ADCx clock source + * @rmtoll CCIPR ADCSEL LL_RCC_GetADCClockSource + * @param ADCx This parameter can be one of the following values: + * @arg @ref LL_RCC_ADC_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_ADC_CLKSOURCE_NONE + * @arg @ref LL_RCC_ADC_CLKSOURCE_PLLSAI1 (*) + * @arg @ref LL_RCC_ADC_CLKSOURCE_PLL + * @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK + * @arg @ref LL_RCC_ADC_CLKSOURCE_HSI (*) + * @note (*) Value not defined for all devices + */ +__STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx)); +} + +#if defined(SPI_I2S_SUPPORT) +/** + * @brief Get I2Sx clock source + * @rmtoll CCIPR I2SSEL LL_RCC_GetI2SClockSource + * @param I2Sx This parameter can be one of the following values: + * @arg @ref LL_RCC_I2S_CLKSOURCE + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_I2S_CLKSOURCE_NONE + * @arg @ref LL_RCC_I2S_CLKSOURCE_PLL + * @arg @ref LL_RCC_I2S_CLKSOURCE_HSI + * @arg @ref LL_RCC_I2S_CLKSOURCE_PIN + */ +__STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx) +{ + return (uint32_t)(READ_BIT(RCC->CCIPR, I2Sx)); +} +#endif +/** + * @} + */ + +/** @defgroup RCC_LL_EF_RTC RTC + * @{ + */ + +/** + * @brief Set RTC Clock Source + * @note Once the RTC clock source has been selected, it cannot be changed anymore unless + * the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is + * set). The BDRST bit can be used to reset them. + * @rmtoll BDCR RTCSEL LL_RCC_SetRTCClockSource + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_RTC_CLKSOURCE_NONE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI + * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32 + * @retval None + */ +__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source) +{ + MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source); +} + +/** + * @brief Get RTC Clock Source + * @rmtoll BDCR RTCSEL LL_RCC_GetRTCClockSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_RTC_CLKSOURCE_NONE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSE + * @arg @ref LL_RCC_RTC_CLKSOURCE_LSI + * @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32 + */ +__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void) +{ + return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL)); +} + +/** + * @brief Enable RTC + * @rmtoll BDCR RTCEN LL_RCC_EnableRTC + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableRTC(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN); +} + +/** + * @brief Disable RTC + * @rmtoll BDCR RTCEN LL_RCC_DisableRTC + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableRTC(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN); +} + +/** + * @brief Check if RTC has been enabled or not + * @rmtoll BDCR RTCEN LL_RCC_IsEnabledRTC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void) +{ + return ((READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN)) ? 1UL : 0UL); +} + +/** + * @brief Force the Backup domain reset + * @rmtoll BDCR BDRST LL_RCC_ForceBackupDomainReset + * @retval None + */ +__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void) +{ + SET_BIT(RCC->BDCR, RCC_BDCR_BDRST); +} + +/** + * @brief Release the Backup domain reset + * @rmtoll BDCR BDRST LL_RCC_ReleaseBackupDomainReset + * @retval None + */ +__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void) +{ + CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST); +} + +/** + * @} + */ + + +/** @defgroup RCC_LL_EF_PLL PLL + * @{ + */ + +/** + * @brief Enable PLL + * @rmtoll CR PLLON LL_RCC_PLL_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_PLLON); +} + +/** + * @brief Disable PLL + * @note Cannot be disabled if the PLL clock is used as the system clock + * @rmtoll CR PLLON LL_RCC_PLL_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_PLLON); +} + +/** + * @brief Check if PLL Ready + * @rmtoll CR PLLRDY LL_RCC_PLL_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL); +} + +/** + * @brief Configure PLL used for SYSCLK Domain + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * PLLSAI1 are disabled + * @note PLLN/PLLR can be written only when PLL is disabled + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_SYS\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_SYS\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_SYS\n + * PLLCFGR PLLR LL_RCC_PLL_ConfigDomain_SYS + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 6 and 127 + * @param PLLR This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLR_DIV_2 + * @arg @ref LL_RCC_PLLR_DIV_4 + * @arg @ref LL_RCC_PLLR_DIV_6 + * @arg @ref LL_RCC_PLLR_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR); +} + +#if defined(SAI1) +/** + * @brief Configure PLL used for SAI domain clock + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * PLLSAI1 are disabled + * @note PLLN/PLLP can be written only when PLL is disabled + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_SAI\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_SAI\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_SAI\n + * PLLCFGR PLLP LL_RCC_PLL_ConfigDomain_SAI + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 6 and 127 + * @param PLLP This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @arg @ref LL_RCC_PLLP_DIV_32 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP); +} +#endif + +/** + * @brief Configure PLL used for ADC domain clock + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * PLLSAI1 are disabled + * @note PLLN/PLLP can be written only when PLL is disabled + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_ADC\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_ADC\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_ADC\n + * PLLCFGR PLLP LL_RCC_PLL_ConfigDomain_ADC + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 6 and 127 + * @param PLLP This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @arg @ref LL_RCC_PLLP_DIV_32 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLP, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLP); +} + +/** + * @brief Configure PLL used for 48Mhz domain clock + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * PLLSAI1 are disabled + * @note PLLN/PLLQ can be written only when PLL is disabled + * @note This can be selected for USB, RNG + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_ConfigDomain_48M\n + * PLLCFGR PLLM LL_RCC_PLL_ConfigDomain_48M\n + * PLLCFGR PLLN LL_RCC_PLL_ConfigDomain_48M\n + * PLLCFGR PLLQ LL_RCC_PLL_ConfigDomain_48M + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 6 and 127 + * @param PLLQ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_3 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_5 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_7 + * @arg @ref LL_RCC_PLLQ_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ, + Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLQ); +} + +/** + * @brief Get Main PLL multiplication factor for VCO + * @rmtoll PLLCFGR PLLN LL_RCC_PLL_GetN + * @retval Between 6 and 127 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos); +} + +/** + * @brief Get Main PLL division factor for PLLP + * @note used for PLLSAI1CLK (SAI1 clock) + * @rmtoll PLLCFGR PLLP LL_RCC_PLL_GetP + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLP_DIV_2 + * @arg @ref LL_RCC_PLLP_DIV_3 + * @arg @ref LL_RCC_PLLP_DIV_4 + * @arg @ref LL_RCC_PLLP_DIV_5 + * @arg @ref LL_RCC_PLLP_DIV_6 + * @arg @ref LL_RCC_PLLP_DIV_7 + * @arg @ref LL_RCC_PLLP_DIV_8 + * @arg @ref LL_RCC_PLLP_DIV_9 + * @arg @ref LL_RCC_PLLP_DIV_10 + * @arg @ref LL_RCC_PLLP_DIV_11 + * @arg @ref LL_RCC_PLLP_DIV_12 + * @arg @ref LL_RCC_PLLP_DIV_13 + * @arg @ref LL_RCC_PLLP_DIV_14 + * @arg @ref LL_RCC_PLLP_DIV_15 + * @arg @ref LL_RCC_PLLP_DIV_16 + * @arg @ref LL_RCC_PLLP_DIV_17 + * @arg @ref LL_RCC_PLLP_DIV_18 + * @arg @ref LL_RCC_PLLP_DIV_19 + * @arg @ref LL_RCC_PLLP_DIV_20 + * @arg @ref LL_RCC_PLLP_DIV_21 + * @arg @ref LL_RCC_PLLP_DIV_22 + * @arg @ref LL_RCC_PLLP_DIV_23 + * @arg @ref LL_RCC_PLLP_DIV_24 + * @arg @ref LL_RCC_PLLP_DIV_25 + * @arg @ref LL_RCC_PLLP_DIV_26 + * @arg @ref LL_RCC_PLLP_DIV_27 + * @arg @ref LL_RCC_PLLP_DIV_28 + * @arg @ref LL_RCC_PLLP_DIV_29 + * @arg @ref LL_RCC_PLLP_DIV_30 + * @arg @ref LL_RCC_PLLP_DIV_31 + * @arg @ref LL_RCC_PLLP_DIV_32 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP)); +} + +/** + * @brief Get Main PLL division factor for PLLQ + * @note used for PLL48MCLK selected for USB, RNG (48 MHz clock) + * @rmtoll PLLCFGR PLLQ LL_RCC_PLL_GetQ + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLQ_DIV_2 + * @arg @ref LL_RCC_PLLQ_DIV_3 + * @arg @ref LL_RCC_PLLQ_DIV_4 + * @arg @ref LL_RCC_PLLQ_DIV_5 + * @arg @ref LL_RCC_PLLQ_DIV_6 + * @arg @ref LL_RCC_PLLQ_DIV_7 + * @arg @ref LL_RCC_PLLQ_DIV_8 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ)); +} + +/** + * @brief Get Main PLL division factor for PLLR + * @note used for PLLCLK (system clock) + * @rmtoll PLLCFGR PLLR LL_RCC_PLL_GetR + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLR_DIV_2 + * @arg @ref LL_RCC_PLLR_DIV_3 + * @arg @ref LL_RCC_PLLR_DIV_4 + * @arg @ref LL_RCC_PLLR_DIV_5 + * @arg @ref LL_RCC_PLLR_DIV_6 + * @arg @ref LL_RCC_PLLR_DIV_7 + * @arg @ref LL_RCC_PLLR_DIV_8 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR)); +} + +/** + * @brief Get Division factor for the main PLL and other PLL + * @rmtoll PLLCFGR PLLM LL_RCC_PLL_GetDivider + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM)); +} + +#if defined(SAI1) +/** + * @brief Enable PLL output mapped on SAI domain clock + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_EnableDomain_SAI + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SAI(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN); +} + +/** + * @brief Disable PLL output mapped on SAI domain clock + * @note In order to save power, when the PLLCLK of the PLL is + * not used, should be 0 + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_DisableDomain_SAI + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_SAI(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN); +} +#endif + +/** + * @brief Enable PLL output mapped on ADC domain clock + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_EnableDomain_ADC + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_ADC(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN); +} + +/** + * @brief Disable PLL output mapped on ADC domain clock + * @note In order to save power, when the PLLCLK of the PLL is + * not used, should be 0 + * @rmtoll PLLCFGR PLLPEN LL_RCC_PLL_DisableDomain_ADC + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_ADC(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN); +} + + +/** + * @brief Enable PLL output mapped on 48MHz domain clock + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_EnableDomain_48M + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_48M(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN); +} + +/** + * @brief Disable PLL output mapped on 48MHz domain clock + * @note In order to save power, when the PLLCLK of the PLL is + * not used, should be 0 + * @rmtoll PLLCFGR PLLQEN LL_RCC_PLL_DisableDomain_48M + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_48M(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN); +} + +/** + * @brief Enable PLL output mapped on SYSCLK domain + * @rmtoll PLLCFGR PLLREN LL_RCC_PLL_EnableDomain_SYS + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void) +{ + SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN); +} + +/** + * @brief Disable PLL output mapped on SYSCLK domain + * @note Cannot be disabled if the PLL clock is used as the system clock + * @note In order to save power, when the PLLCLK of the PLL is + * not used, Main PLL should be 0 + * @rmtoll PLLCFGR PLLREN LL_RCC_PLL_DisableDomain_SYS + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_DisableDomain_SYS(void) +{ + CLEAR_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN); +} + +/** + * @} + */ + +#if defined(SAI1) +/** @defgroup RCC_LL_EF_PLLSAI1 PLLSAI1 + * @{ + */ + +/** + * @brief Enable PLLSAI1 + * @rmtoll CR PLLSAI1ON LL_RCC_PLLSAI1_Enable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_Enable(void) +{ + SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON); +} + +/** + * @brief Disable PLLSAI1 + * @rmtoll CR PLLSAI1ON LL_RCC_PLLSAI1_Disable + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_Disable(void) +{ + CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON); +} + +/** + * @brief Check if PLLSAI1 Ready + * @rmtoll CR PLLSAI1RDY LL_RCC_PLLSAI1_IsReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_IsReady(void) +{ + return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL); +} + +/** + * @brief Configure PLLSAI1 used for 48Mhz domain clock + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * PLLSAI1 are disabled + * @note PLLN/PLLQ can be written only when PLLSAI1 is disabled + * @note This can be selected for USB, RNG + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_48M\n + * PLLCFGR PLLM LL_RCC_PLLSAI1_ConfigDomain_48M\n + * PLLSAI1CFGR PLLN LL_RCC_PLLSAI1_ConfigDomain_48M\n + * PLLSAI1CFGR PLLQ LL_RCC_PLLSAI1_ConfigDomain_48M + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 6 and 127 + * @param PLLQ This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1Q_DIV_2 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_3 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_4 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_5 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_6 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_7 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM); + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN | RCC_PLLSAI1CFGR_PLLQ, (PLLN << RCC_PLLSAI1CFGR_PLLN_Pos) | PLLQ); +} + +/** + * @brief Configure PLLSAI1 used for SAI domain clock + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * PLLSAI1 are disabled + * @note PLLN/PLLP can be written only when PLLSAI1 is disabled + * @note This can be selected for SAI1 or SAI2 (*) + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_SAI\n + * PLLCFGR PLLM LL_RCC_PLLSAI1_ConfigDomain_SAI\n + * PLLSAI1CFGR PLLN LL_RCC_PLLSAI1_ConfigDomain_SAI\n + * PLLSAI1CFGR PLLP LL_RCC_PLLSAI1_ConfigDomain_SAI + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 6 and 127 + * @param PLLP This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1P_DIV_2 + * @arg @ref LL_RCC_PLLSAI1P_DIV_3 + * @arg @ref LL_RCC_PLLSAI1P_DIV_4 + * @arg @ref LL_RCC_PLLSAI1P_DIV_5 + * @arg @ref LL_RCC_PLLSAI1P_DIV_6 + * @arg @ref LL_RCC_PLLSAI1P_DIV_7 + * @arg @ref LL_RCC_PLLSAI1P_DIV_8 + * @arg @ref LL_RCC_PLLSAI1P_DIV_9 + * @arg @ref LL_RCC_PLLSAI1P_DIV_10 + * @arg @ref LL_RCC_PLLSAI1P_DIV_11 + * @arg @ref LL_RCC_PLLSAI1P_DIV_12 + * @arg @ref LL_RCC_PLLSAI1P_DIV_13 + * @arg @ref LL_RCC_PLLSAI1P_DIV_14 + * @arg @ref LL_RCC_PLLSAI1P_DIV_15 + * @arg @ref LL_RCC_PLLSAI1P_DIV_16 + * @arg @ref LL_RCC_PLLSAI1P_DIV_17 + * @arg @ref LL_RCC_PLLSAI1P_DIV_18 + * @arg @ref LL_RCC_PLLSAI1P_DIV_19 + * @arg @ref LL_RCC_PLLSAI1P_DIV_20 + * @arg @ref LL_RCC_PLLSAI1P_DIV_21 + * @arg @ref LL_RCC_PLLSAI1P_DIV_22 + * @arg @ref LL_RCC_PLLSAI1P_DIV_23 + * @arg @ref LL_RCC_PLLSAI1P_DIV_24 + * @arg @ref LL_RCC_PLLSAI1P_DIV_25 + * @arg @ref LL_RCC_PLLSAI1P_DIV_26 + * @arg @ref LL_RCC_PLLSAI1P_DIV_27 + * @arg @ref LL_RCC_PLLSAI1P_DIV_28 + * @arg @ref LL_RCC_PLLSAI1P_DIV_29 + * @arg @ref LL_RCC_PLLSAI1P_DIV_30 + * @arg @ref LL_RCC_PLLSAI1P_DIV_31 + * @arg @ref LL_RCC_PLLSAI1P_DIV_32 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM); + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN | RCC_PLLSAI1CFGR_PLLP, + (PLLN << RCC_PLLSAI1CFGR_PLLN_Pos) | PLLP); +} + +/** + * @brief Configure PLLSAI1 used for ADC domain clock + * @note PLL Source and PLLM Divider can be written only when PLL is disabled + * PLLSAI1 are disabled + * @note PLLN/PLLR can be written only when PLLSAI1 is disabled + * @note This can be selected for ADC + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLLSAI1_ConfigDomain_ADC\n + * PLLCFGR PLLM LL_RCC_PLLSAI1_ConfigDomain_ADC\n + * PLLSAI1CFGR PLLN LL_RCC_PLLSAI1_ConfigDomain_ADC\n + * PLLSAI1CFGR PLLR LL_RCC_PLLSAI1_ConfigDomain_ADC + * @param Source This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @param PLLM This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLM_DIV_1 + * @arg @ref LL_RCC_PLLM_DIV_2 + * @arg @ref LL_RCC_PLLM_DIV_3 + * @arg @ref LL_RCC_PLLM_DIV_4 + * @arg @ref LL_RCC_PLLM_DIV_5 + * @arg @ref LL_RCC_PLLM_DIV_6 + * @arg @ref LL_RCC_PLLM_DIV_7 + * @arg @ref LL_RCC_PLLM_DIV_8 + * @param PLLN Between 6 and 127 + * @param PLLR This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1R_DIV_2 + * @arg @ref LL_RCC_PLLSAI1R_DIV_3 + * @arg @ref LL_RCC_PLLSAI1R_DIV_4 + * @arg @ref LL_RCC_PLLSAI1R_DIV_5 + * @arg @ref LL_RCC_PLLSAI1R_DIV_6 + * @arg @ref LL_RCC_PLLSAI1R_DIV_7 + * @arg @ref LL_RCC_PLLSAI1R_DIV_8 + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_ConfigDomain_ADC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM); + MODIFY_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN | RCC_PLLSAI1CFGR_PLLR, (PLLN << RCC_PLLSAI1CFGR_PLLN_Pos) | PLLR); +} + +/** + * @brief Get SAI1PLL multiplication factor for VCO + * @rmtoll PLLSAI1CFGR PLLN LL_RCC_PLLSAI1_GetN + * @retval Between 6 and 127 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetN(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLN) >> RCC_PLLSAI1CFGR_PLLN_Pos); +} + +/** + * @brief Get SAI1PLL division factor for PLLSAI1P + * @note used for PLLSAI1CLK (SAI1 or SAI2 (*) clock). + * @rmtoll PLLSAI1CFGR PLLP LL_RCC_PLLSAI1_GetP + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1P_DIV_2 + * @arg @ref LL_RCC_PLLSAI1P_DIV_3 + * @arg @ref LL_RCC_PLLSAI1P_DIV_4 + * @arg @ref LL_RCC_PLLSAI1P_DIV_5 + * @arg @ref LL_RCC_PLLSAI1P_DIV_6 + * @arg @ref LL_RCC_PLLSAI1P_DIV_7 + * @arg @ref LL_RCC_PLLSAI1P_DIV_8 + * @arg @ref LL_RCC_PLLSAI1P_DIV_9 + * @arg @ref LL_RCC_PLLSAI1P_DIV_10 + * @arg @ref LL_RCC_PLLSAI1P_DIV_11 + * @arg @ref LL_RCC_PLLSAI1P_DIV_12 + * @arg @ref LL_RCC_PLLSAI1P_DIV_13 + * @arg @ref LL_RCC_PLLSAI1P_DIV_14 + * @arg @ref LL_RCC_PLLSAI1P_DIV_15 + * @arg @ref LL_RCC_PLLSAI1P_DIV_16 + * @arg @ref LL_RCC_PLLSAI1P_DIV_17 + * @arg @ref LL_RCC_PLLSAI1P_DIV_18 + * @arg @ref LL_RCC_PLLSAI1P_DIV_19 + * @arg @ref LL_RCC_PLLSAI1P_DIV_20 + * @arg @ref LL_RCC_PLLSAI1P_DIV_21 + * @arg @ref LL_RCC_PLLSAI1P_DIV_22 + * @arg @ref LL_RCC_PLLSAI1P_DIV_23 + * @arg @ref LL_RCC_PLLSAI1P_DIV_24 + * @arg @ref LL_RCC_PLLSAI1P_DIV_25 + * @arg @ref LL_RCC_PLLSAI1P_DIV_26 + * @arg @ref LL_RCC_PLLSAI1P_DIV_27 + * @arg @ref LL_RCC_PLLSAI1P_DIV_28 + * @arg @ref LL_RCC_PLLSAI1P_DIV_29 + * @arg @ref LL_RCC_PLLSAI1P_DIV_30 + * @arg @ref LL_RCC_PLLSAI1P_DIV_31 + * @arg @ref LL_RCC_PLLSAI1P_DIV_32 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetP(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLP)); +} + +/** + * @brief Get SAI1PLL division factor for PLLQ + * @note used PLL48M2CLK selected for USB, RNG (48 MHz clock) + * @rmtoll PLLSAI1CFGR PLLQ LL_RCC_PLLSAI1_GetQ + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1Q_DIV_2 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_3 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_4 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_5 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_6 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_7 + * @arg @ref LL_RCC_PLLSAI1Q_DIV_8 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetQ(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQ)); +} + +/** + * @brief Get PLLSAI1 division factor for PLLSAIR + * @note used for PLLADC1CLK (ADC clock) + * @rmtoll PLLSAI1CFGR PLLR LL_RCC_PLLSAI1_GetR + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSAI1R_DIV_2 + * @arg @ref LL_RCC_PLLSAI1R_DIV_3 + * @arg @ref LL_RCC_PLLSAI1R_DIV_4 + * @arg @ref LL_RCC_PLLSAI1R_DIV_5 + * @arg @ref LL_RCC_PLLSAI1R_DIV_6 + * @arg @ref LL_RCC_PLLSAI1R_DIV_7 + * @arg @ref LL_RCC_PLLSAI1R_DIV_8 + */ +__STATIC_INLINE uint32_t LL_RCC_PLLSAI1_GetR(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR)); +} + + +/** + * @brief Enable PLLSAI1 output mapped on SAI domain clock + * @rmtoll PLLSAI1CFGR PLLPEN LL_RCC_PLLSAI1_EnableDomain_SAI + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_SAI(void) +{ + SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLPEN); +} + +/** + * @brief Disable PLLSAI1 output mapped on SAI domain clock + * @note In order to save power, when of the PLLSAI1 is + * not used, should be 0 + * @rmtoll PLLSAI1CFGR PLLPEN LL_RCC_PLLSAI1_DisableDomain_SAI + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_SAI(void) +{ + CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLPEN); +} + +/** + * @brief Enable PLLSAI1 output mapped on 48MHz domain clock + * @rmtoll PLLSAI1CFGR PLLQEN LL_RCC_PLLSAI1_EnableDomain_48M + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_48M(void) +{ + SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQEN); +} + +/** + * @brief Disable PLLSAI1 output mapped on 48MHz domain clock + * @note In order to save power, when of the PLLSAI1 is + * not used, should be 0 + * @rmtoll PLLSAI1CFGR PLLQEN LL_RCC_PLLSAI1_DisableDomain_48M + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_48M(void) +{ + CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLQEN); +} + +/** + * @brief Enable PLLSAI1 output mapped on ADC domain clock + * @rmtoll PLLSAI1CFGR PLLREN LL_RCC_PLLSAI1_EnableDomain_ADC + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_EnableDomain_ADC(void) +{ + SET_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLREN); +} + +/** + * @brief Disable PLLSAI1 output mapped on ADC domain clock + * @note In order to save power, when of the PLLSAI1 is + * not used, Main PLLSAI1 should be 0 + * @rmtoll PLLSAI1CFGR PLLREN LL_RCC_PLLSAI1_DisableDomain_ADC + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLLSAI1_DisableDomain_ADC(void) +{ + CLEAR_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLREN); +} +#endif + +/** + * @} + */ + + + +/** @defgroup RCC_LL_EF_FLAG_Management FLAG Management + * @{ + */ + +/** + * @brief Clear LSI1 ready interrupt flag + * @rmtoll CICR LSI1RDYC LL_RCC_ClearFlag_LSI1RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_LSI1RDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_LSI1RDYC); +} + +/** + * @brief Clear LSI2 ready interrupt flag + * @rmtoll CICR LSI2RDYC LL_RCC_ClearFlag_LSI2RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_LSI2RDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_LSI2RDYC); +} + +/** + * @brief Clear LSE ready interrupt flag + * @rmtoll CICR LSERDYC LL_RCC_ClearFlag_LSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_LSERDYC); +} + +/** + * @brief Clear MSI ready interrupt flag + * @rmtoll CICR MSIRDYC LL_RCC_ClearFlag_MSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_MSIRDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_MSIRDYC); +} + +/** + * @brief Clear HSI ready interrupt flag + * @rmtoll CICR HSIRDYC LL_RCC_ClearFlag_HSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_HSIRDYC); +} + +/** + * @brief Clear HSE ready interrupt flag + * @rmtoll CICR HSERDYC LL_RCC_ClearFlag_HSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_HSERDYC); +} + +/** + * @brief Configure PLL clock source + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_SetMainSource + * @param PLLSource This parameter can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + * @retval None + */ +__STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource) +{ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource); +} + +/** + * @brief Get the oscillator used as PLL clock source. + * @rmtoll PLLCFGR PLLSRC LL_RCC_PLL_GetMainSource + * @retval Returned value can be one of the following values: + * @arg @ref LL_RCC_PLLSOURCE_NONE + * @arg @ref LL_RCC_PLLSOURCE_MSI + * @arg @ref LL_RCC_PLLSOURCE_HSI + * @arg @ref LL_RCC_PLLSOURCE_HSE + */ +__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void) +{ + return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC)); +} + +/** + * @brief Clear PLL ready interrupt flag + * @rmtoll CICR PLLRDYC LL_RCC_ClearFlag_PLLRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_PLLRDYC); +} + +/** + * @brief Clear HSI48 ready interrupt flag + * @rmtoll CICR HSI48RDYC LL_RCC_ClearFlag_HSI48RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_HSI48RDYC); +} + +#if defined(SAI1) +/** + * @brief Clear PLLSAI1 ready interrupt flag + * @rmtoll CICR PLLSAI1RDYC LL_RCC_ClearFlag_PLLSAI1RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_PLLSAI1RDY(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_PLLSAI1RDYC); +} +#endif + +/** + * @brief Clear Clock security system interrupt flag + * @rmtoll CICR CSSC LL_RCC_ClearFlag_HSECSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_CSSC); +} + +/** + * @brief Clear LSE Clock security system interrupt flag + * @rmtoll CICR LSECSSC LL_RCC_ClearFlag_LSECSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearFlag_LSECSS(void) +{ + SET_BIT(RCC->CICR, RCC_CICR_LSECSSC); +} + +/** + * @brief Check if LSI1 ready interrupt occurred or not + * @rmtoll CIFR LSI1RDYF LL_RCC_IsActiveFlag_LSI1RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSI1RDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSI1RDYF) == (RCC_CIFR_LSI1RDYF)) ? 1UL : 0UL); +} + +/** + * @brief Check if LSI2 ready interrupt occurred or not + * @rmtoll CIFR LSI2RDYF LL_RCC_IsActiveFlag_LSI2RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSI2RDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSI2RDYF) == (RCC_CIFR_LSI2RDYF)) ? 1UL : 0UL); +} + +/** + * @brief Check if LSE ready interrupt occurred or not + * @rmtoll CIFR LSERDYF LL_RCC_IsActiveFlag_LSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSERDYF) == (RCC_CIFR_LSERDYF)) ? 1UL : 0UL); +} + +/** + * @brief Check if MSI ready interrupt occurred or not + * @rmtoll CIFR MSIRDYF LL_RCC_IsActiveFlag_MSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_MSIRDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_MSIRDYF) == (RCC_CIFR_MSIRDYF)) ? 1UL : 0UL); +} + +/** + * @brief Check if HSI ready interrupt occurred or not + * @rmtoll CIFR HSIRDYF LL_RCC_IsActiveFlag_HSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSIRDYF) == (RCC_CIFR_HSIRDYF)) ? 1UL : 0UL); +} + +/** + * @brief Check if HSE ready interrupt occurred or not + * @rmtoll CIFR HSERDYF LL_RCC_IsActiveFlag_HSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSERDYF) == (RCC_CIFR_HSERDYF)) ? 1UL : 0UL); +} + +/** + * @brief Check if PLL ready interrupt occurred or not + * @rmtoll CIFR PLLRDYF LL_RCC_IsActiveFlag_PLLRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLLRDYF) == (RCC_CIFR_PLLRDYF)) ? 1UL : 0UL); +} + +/** + * @brief Check if HSI48 ready interrupt occurred or not + * @rmtoll CIFR HSI48RDYF LL_RCC_IsActiveFlag_HSI48RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_HSI48RDYF) == (RCC_CIFR_HSI48RDYF)) ? 1UL : 0UL); +} + +#if defined(SAI1) +/** + * @brief Check if PLLSAI1 ready interrupt occurred or not + * @rmtoll CIFR PLLSAI1RDYF LL_RCC_IsActiveFlag_PLLSAI1RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLSAI1RDY(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_PLLSAI1RDYF) == (RCC_CIFR_PLLSAI1RDYF)) ? 1UL : 0UL); +} +#endif + +/** + * @brief Check if Clock security system interrupt occurred or not + * @rmtoll CIFR CSSF LL_RCC_IsActiveFlag_HSECSS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_CSSF) == (RCC_CIFR_CSSF)) ? 1UL : 0UL); +} + +/** + * @brief Check if LSE Clock security system interrupt occurred or not + * @rmtoll CIFR LSECSSF LL_RCC_IsActiveFlag_LSECSS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSECSS(void) +{ + return ((READ_BIT(RCC->CIFR, RCC_CIFR_LSECSSF) == (RCC_CIFR_LSECSSF)) ? 1UL : 0UL); +} + +/** + * @brief Check if HCLK1 prescaler flag value has been applied or not + * @rmtoll CFGR HPREF LL_RCC_IsActiveFlag_HPRE + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void) +{ + return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL); +} + +/** + * @brief Check if HCLK2 prescaler flag value has been applied or not + * @rmtoll EXTCFGR C2HPREF LL_RCC_IsActiveFlag_C2HPRE + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void) +{ + return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL); +} + +/** + * @brief Check if HCLK4 prescaler flag value has been applied or not + * @rmtoll EXTCFGR SHDHPREF LL_RCC_IsActiveFlag_SHDHPRE + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void) +{ + return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL); +} + + +/** + * @brief Check if PLCK1 prescaler flag value has been applied or not + * @rmtoll CFGR PPRE1F LL_RCC_IsActiveFlag_PPRE1 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void) +{ + return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL); +} + +/** + * @brief Check if PLCK2 prescaler flag value has been applied or not + * @rmtoll CFGR PPRE2F LL_RCC_IsActiveFlag_PPRE2 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void) +{ + return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Independent Watchdog reset is set or not. + * @rmtoll CSR IWDGRSTF LL_RCC_IsActiveFlag_IWDGRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_IWDGRSTF) == (RCC_CSR_IWDGRSTF)) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Low Power reset is set or not. + * @rmtoll CSR LPWRRSTF LL_RCC_IsActiveFlag_LPWRRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_LPWRRSTF) == (RCC_CSR_LPWRRSTF)) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Option byte reset is set or not. + * @rmtoll CSR OBLRSTF LL_RCC_IsActiveFlag_OBLRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_OBLRSTF) == (RCC_CSR_OBLRSTF)) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Pin reset is set or not. + * @rmtoll CSR PINRSTF LL_RCC_IsActiveFlag_PINRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF)) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Software reset is set or not. + * @rmtoll CSR SFTRSTF LL_RCC_IsActiveFlag_SFTRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF)) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag Window Watchdog reset is set or not. + * @rmtoll CSR WWDGRSTF LL_RCC_IsActiveFlag_WWDGRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_WWDGRSTF) == (RCC_CSR_WWDGRSTF)) ? 1UL : 0UL); +} + +/** + * @brief Check if RCC flag BOR reset is set or not. + * @rmtoll CSR BORRSTF LL_RCC_IsActiveFlag_BORRST + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_BORRST(void) +{ + return ((READ_BIT(RCC->CSR, RCC_CSR_BORRSTF) == (RCC_CSR_BORRSTF)) ? 1UL : 0UL); +} + +/** + * @brief Set RMVF bit to clear the reset flags. + * @rmtoll CSR RMVF LL_RCC_ClearResetFlags + * @retval None + */ +__STATIC_INLINE void LL_RCC_ClearResetFlags(void) +{ + SET_BIT(RCC->CSR, RCC_CSR_RMVF); +} + +/** + * @} + */ + +/** @defgroup RCC_LL_EF_IT_Management IT Management + * @{ + */ + +/** + * @brief Enable LSI1 ready interrupt + * @rmtoll CIER LSI1RDYIE LL_RCC_EnableIT_LSI1RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_LSI1RDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_LSI1RDYIE); +} + +/** + * @brief Enable LSI2 ready interrupt + * @rmtoll CIER LSI2RDYIE LL_RCC_EnableIT_LSI2RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_LSI2RDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_LSI2RDYIE); +} +/** + * @brief Enable LSE ready interrupt + * @rmtoll CIER LSERDYIE LL_RCC_EnableIT_LSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_LSERDYIE); +} + +/** + * @brief Enable MSI ready interrupt + * @rmtoll CIER MSIRDYIE LL_RCC_EnableIT_MSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_MSIRDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_MSIRDYIE); +} + +/** + * @brief Enable HSI ready interrupt + * @rmtoll CIER HSIRDYIE LL_RCC_EnableIT_HSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_HSIRDYIE); +} + +/** + * @brief Enable HSE ready interrupt + * @rmtoll CIER HSERDYIE LL_RCC_EnableIT_HSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_HSERDYIE); +} + +/** + * @brief Enable PLL ready interrupt + * @rmtoll CIER PLLRDYIE LL_RCC_EnableIT_PLLRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_PLLRDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_PLLRDYIE); +} + +/** + * @brief Enable HSI48 ready interrupt + * @rmtoll CIER HSI48RDYIE LL_RCC_EnableIT_HSI48RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_HSI48RDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE); +} + +#if defined(SAI1) +/** + * @brief Enable PLLSAI1 ready interrupt + * @rmtoll CIER PLLSAI1RDYIE LL_RCC_EnableIT_PLLSAI1RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_PLLSAI1RDY(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_PLLSAI1RDYIE); +} +#endif + +/** + * @brief Enable LSE clock security system interrupt + * @rmtoll CIER LSECSSIE LL_RCC_EnableIT_LSECSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_EnableIT_LSECSS(void) +{ + SET_BIT(RCC->CIER, RCC_CIER_LSECSSIE); +} + +/** + * @brief Disable LSI1 ready interrupt + * @rmtoll CIER LSI1RDYIE LL_RCC_DisableIT_LSI1RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_LSI1RDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_LSI1RDYIE); +} + +/** + * @brief Disable LSI2 ready interrupt + * @rmtoll CIER LSI2RDYIE LL_RCC_DisableIT_LSI2RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_LSI2RDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_LSI2RDYIE); +} +/** + * @brief Disable LSE ready interrupt + * @rmtoll CIER LSERDYIE LL_RCC_DisableIT_LSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_LSERDYIE); +} + +/** + * @brief Disable MSI ready interrupt + * @rmtoll CIER MSIRDYIE LL_RCC_DisableIT_MSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_MSIRDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_MSIRDYIE); +} + +/** + * @brief Disable HSI ready interrupt + * @rmtoll CIER HSIRDYIE LL_RCC_DisableIT_HSIRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_HSIRDYIE); +} + +/** + * @brief Disable HSE ready interrupt + * @rmtoll CIER HSERDYIE LL_RCC_DisableIT_HSERDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_HSERDYIE); +} + +/** + * @brief Disable PLL ready interrupt + * @rmtoll CIER PLLRDYIE LL_RCC_DisableIT_PLLRDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_PLLRDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_PLLRDYIE); +} + +/** + * @brief Disable HSI48 ready interrupt + * @rmtoll CIER HSI48RDYIE LL_RCC_DisableIT_HSI48RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_HSI48RDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE); +} + +#if defined(SAI1) +/** + * @brief Disable PLLSAI1 ready interrupt + * @rmtoll CIER PLLSAI1RDYIE LL_RCC_DisableIT_PLLSAI1RDY + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_PLLSAI1RDY(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_PLLSAI1RDYIE); +} +#endif + +/** + * @brief Disable LSE clock security system interrupt + * @rmtoll CIER LSECSSIE LL_RCC_DisableIT_LSECSS + * @retval None + */ +__STATIC_INLINE void LL_RCC_DisableIT_LSECSS(void) +{ + CLEAR_BIT(RCC->CIER, RCC_CIER_LSECSSIE); +} + +/** + * @brief Checks if LSI1 ready interrupt source is enabled or disabled. + * @rmtoll CIER LSI1RDYIE LL_RCC_IsEnabledIT_LSI1RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSI1RDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_LSI1RDYIE) == (RCC_CIER_LSI1RDYIE)) ? 1UL : 0UL); +} + +/** + * @brief Checks if LSI2 ready interrupt source is enabled or disabled. + * @rmtoll CIER LSI2RDYIE LL_RCC_IsEnabledIT_LSI2RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSI2RDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_LSI2RDYIE) == (RCC_CIER_LSI2RDYIE)) ? 1UL : 0UL); +} +/** + * @brief Checks if LSE ready interrupt source is enabled or disabled. + * @rmtoll CIER LSERDYIE LL_RCC_IsEnabledIT_LSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_LSERDYIE) == (RCC_CIER_LSERDYIE)) ? 1UL : 0UL); +} + +/** + * @brief Checks if MSI ready interrupt source is enabled or disabled. + * @rmtoll CIER MSIRDYIE LL_RCC_IsEnabledIT_MSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_MSIRDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_MSIRDYIE) == (RCC_CIER_MSIRDYIE)) ? 1UL : 0UL); +} + +/** + * @brief Checks if HSI ready interrupt source is enabled or disabled. + * @rmtoll CIER HSIRDYIE LL_RCC_IsEnabledIT_HSIRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_HSIRDYIE) == (RCC_CIER_HSIRDYIE)) ? 1UL : 0UL); +} + +/** + * @brief Checks if HSE ready interrupt source is enabled or disabled. + * @rmtoll CIER HSERDYIE LL_RCC_IsEnabledIT_HSERDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_HSERDYIE) == (RCC_CIER_HSERDYIE)) ? 1UL : 0UL); +} + +/** + * @brief Checks if PLL ready interrupt source is enabled or disabled. + * @rmtoll CIER PLLRDYIE LL_RCC_IsEnabledIT_PLLRDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_PLLRDYIE) == (RCC_CIER_PLLRDYIE)) ? 1UL : 0UL); +} + +/** + * @brief Checks if HSI48 ready interrupt source is enabled or disabled. + * @rmtoll CIER HSI48RDYIE LL_RCC_IsEnabledIT_HSI48RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI48RDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_HSI48RDYIE) == (RCC_CIER_HSI48RDYIE)) ? 1UL : 0UL); +} + +#if defined(SAI1) +/** + * @brief Checks if PLLSAI1 ready interrupt source is enabled or disabled. + * @rmtoll CIER PLLSAI1RDYIE LL_RCC_IsEnabledIT_PLLSAI1RDY + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLSAI1RDY(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_PLLSAI1RDYIE) == (RCC_CIER_PLLSAI1RDYIE)) ? 1UL : 0UL); +} +#endif + +/** + * @brief Checks if LSECSS interrupt source is enabled or disabled. + * @rmtoll CIER LSECSSIE LL_RCC_IsEnabledIT_LSECSS + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSECSS(void) +{ + return ((READ_BIT(RCC->CIER, RCC_CIER_LSECSSIE) == (RCC_CIER_LSECSSIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RCC_LL_EF_Init De-initialization function + * @{ + */ +ErrorStatus LL_RCC_DeInit(void); +/** + * @} + */ + +/** @defgroup RCC_LL_EF_Get_Freq Get system and peripherals clocks frequency functions + * @{ + */ +void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks); +#if defined(RCC_SMPS_SUPPORT) +uint32_t LL_RCC_GetSMPSClockFreq(void); +#endif +uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource); +uint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource); +#if defined(LPUART1) +uint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource); +#endif +uint32_t LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource); +#if defined(SAI1) +uint32_t LL_RCC_GetSAIClockFreq(uint32_t SAIxSource); +#endif +uint32_t LL_RCC_GetCLK48ClockFreq(uint32_t CLK48xSource); +uint32_t LL_RCC_GetRNGClockFreq(uint32_t RNGxSource); +#if defined(USB) +uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource); +#endif +uint32_t LL_RCC_GetADCClockFreq(uint32_t ADCxSource); +uint32_t LL_RCC_GetRTCClockFreq(void); +uint32_t LL_RCC_GetRFWKPClockFreq(void); +#if defined(SPI_I2S_SUPPORT) +uint32_t LL_RCC_GetI2SClockFreq(uint32_t I2SxSource); +#endif +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(RCC) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_RCC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rng.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rng.h new file mode 100644 index 0000000..251e70e --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rng.h @@ -0,0 +1,401 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_rng.h + * @author MCD Application Team + * @brief Header file of RNG LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_RNG_H +#define STM32WBxx_LL_RNG_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (RNG) + +/** @defgroup RNG_LL RNG + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RNG_LL_ES_Init_Struct RNG Exported Init structures + * @{ + */ + + +/** + * @brief LL RNG Init Structure Definition + */ +typedef struct +{ + uint32_t ClockErrorDetection; /*!< Clock error detection. + This parameter can be one value of @ref RNG_LL_CED. + + This parameter can be modified using unitary functions @ref LL_RNG_EnableClkErrorDetect(). */ +} LL_RNG_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RNG_LL_Exported_Constants RNG Exported Constants + * @{ + */ + +/** @defgroup RNG_LL_CED Clock Error Detection + * @{ + */ +#define LL_RNG_CED_ENABLE 0x00000000U /*!< Clock error detection enabled */ +#define LL_RNG_CED_DISABLE RNG_CR_CED /*!< Clock error detection disabled */ +/** + * @} + */ + +/** @defgroup RNG_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_RNG_ReadReg function + * @{ + */ +#define LL_RNG_SR_DRDY RNG_SR_DRDY /*!< Register contains valid random data */ +#define LL_RNG_SR_CECS RNG_SR_CECS /*!< Clock error current status */ +#define LL_RNG_SR_SECS RNG_SR_SECS /*!< Seed error current status */ +#define LL_RNG_SR_CEIS RNG_SR_CEIS /*!< Clock error interrupt status */ +#define LL_RNG_SR_SEIS RNG_SR_SEIS /*!< Seed error interrupt status */ +/** + * @} + */ + +/** @defgroup RNG_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_RNG_ReadReg and LL_RNG_WriteReg macros + * @{ + */ +#define LL_RNG_CR_IE RNG_CR_IE /*!< RNG Interrupt enable */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup RNG_LL_Exported_Macros RNG Exported Macros + * @{ + */ + +/** @defgroup RNG_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in RNG register + * @param __INSTANCE__ RNG Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_RNG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in RNG register + * @param __INSTANCE__ RNG Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_RNG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RNG_LL_Exported_Functions RNG Exported Functions + * @{ + */ +/** @defgroup RNG_LL_EF_Configuration RNG Configuration functions + * @{ + */ + +/** + * @brief Enable Random Number Generation + * @rmtoll CR RNGEN LL_RNG_Enable + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx) +{ + SET_BIT(RNGx->CR, RNG_CR_RNGEN); +} + +/** + * @brief Disable Random Number Generation + * @rmtoll CR RNGEN LL_RNG_Disable + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_Disable(RNG_TypeDef *RNGx) +{ + CLEAR_BIT(RNGx->CR, RNG_CR_RNGEN); +} + +/** + * @brief Check if Random Number Generator is enabled + * @rmtoll CR RNGEN LL_RNG_IsEnabled + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsEnabled(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->CR, RNG_CR_RNGEN) == (RNG_CR_RNGEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable Clock Error Detection + * @rmtoll CR CED LL_RNG_EnableClkErrorDetect + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_EnableClkErrorDetect(RNG_TypeDef *RNGx) +{ + CLEAR_BIT(RNGx->CR, RNG_CR_CED); +} + +/** + * @brief Disable RNG Clock Error Detection + * @rmtoll CR CED LL_RNG_DisableClkErrorDetect + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_DisableClkErrorDetect(RNG_TypeDef *RNGx) +{ + SET_BIT(RNGx->CR, RNG_CR_CED); +} + +/** + * @brief Check if RNG Clock Error Detection is enabled + * @rmtoll CR CED LL_RNG_IsEnabledClkErrorDetect + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsEnabledClkErrorDetect(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->CR, RNG_CR_CED) != (RNG_CR_CED)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup RNG_LL_EF_FLAG_Management FLAG Management + * @{ + */ + +/** + * @brief Indicate if the RNG Data ready Flag is set or not + * @rmtoll SR DRDY LL_RNG_IsActiveFlag_DRDY + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_DRDY(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->SR, RNG_SR_DRDY) == (RNG_SR_DRDY)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if the Clock Error Current Status Flag is set or not + * @rmtoll SR CECS LL_RNG_IsActiveFlag_CECS + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_CECS(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->SR, RNG_SR_CECS) == (RNG_SR_CECS)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if the Seed Error Current Status Flag is set or not + * @rmtoll SR SECS LL_RNG_IsActiveFlag_SECS + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_SECS(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->SR, RNG_SR_SECS) == (RNG_SR_SECS)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if the Clock Error Interrupt Status Flag is set or not + * @rmtoll SR CEIS LL_RNG_IsActiveFlag_CEIS + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_CEIS(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->SR, RNG_SR_CEIS) == (RNG_SR_CEIS)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if the Seed Error Interrupt Status Flag is set or not + * @rmtoll SR SEIS LL_RNG_IsActiveFlag_SEIS + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsActiveFlag_SEIS(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->SR, RNG_SR_SEIS) == (RNG_SR_SEIS)) ? 1UL : 0UL); +} + +/** + * @brief Clear Clock Error interrupt Status (CEIS) Flag + * @rmtoll SR CEIS LL_RNG_ClearFlag_CEIS + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_ClearFlag_CEIS(RNG_TypeDef *RNGx) +{ + WRITE_REG(RNGx->SR, ~RNG_SR_CEIS); +} + +/** + * @brief Clear Seed Error interrupt Status (SEIS) Flag + * @rmtoll SR SEIS LL_RNG_ClearFlag_SEIS + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_ClearFlag_SEIS(RNG_TypeDef *RNGx) +{ + WRITE_REG(RNGx->SR, ~RNG_SR_SEIS); +} + +/** + * @} + */ + +/** @defgroup RNG_LL_EF_IT_Management IT Management + * @{ + */ + +/** + * @brief Enable Random Number Generator Interrupt + * (applies for either Seed error, Clock Error or Data ready interrupts) + * @rmtoll CR IE LL_RNG_EnableIT + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_EnableIT(RNG_TypeDef *RNGx) +{ + SET_BIT(RNGx->CR, RNG_CR_IE); +} + +/** + * @brief Disable Random Number Generator Interrupt + * (applies for either Seed error, Clock Error or Data ready interrupts) + * @rmtoll CR IE LL_RNG_DisableIT + * @param RNGx RNG Instance + * @retval None + */ +__STATIC_INLINE void LL_RNG_DisableIT(RNG_TypeDef *RNGx) +{ + CLEAR_BIT(RNGx->CR, RNG_CR_IE); +} + +/** + * @brief Check if Random Number Generator Interrupt is enabled + * (applies for either Seed error, Clock Error or Data ready interrupts) + * @rmtoll CR IE LL_RNG_IsEnabledIT + * @param RNGx RNG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RNG_IsEnabledIT(RNG_TypeDef *RNGx) +{ + return ((READ_BIT(RNGx->CR, RNG_CR_IE) == (RNG_CR_IE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup RNG_LL_EF_Data_Management Data Management + * @{ + */ + +/** + * @brief Return32-bit Random Number value + * @rmtoll DR RNDATA LL_RNG_ReadRandData32 + * @param RNGx RNG Instance + * @retval Generated 32-bit random value + */ +__STATIC_INLINE uint32_t LL_RNG_ReadRandData32(RNG_TypeDef *RNGx) +{ + return (uint32_t)(READ_REG(RNGx->DR)); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RNG_LL_EF_Init Initialization and de-initialization functions + * @{ + */ +ErrorStatus LL_RNG_Init(RNG_TypeDef *RNGx, LL_RNG_InitTypeDef *RNG_InitStruct); +void LL_RNG_StructInit(LL_RNG_InitTypeDef *RNG_InitStruct); +ErrorStatus LL_RNG_DeInit(RNG_TypeDef *RNGx); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* RNG */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32WBxx_LL_RNG_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h new file mode 100644 index 0000000..d54fff6 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_rtc.h @@ -0,0 +1,3927 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_rtc.h + * @author MCD Application Team + * @brief Header file of RTC LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_RTC_H +#define STM32WBxx_LL_RTC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(RTC) + +/** @defgroup RTC_LL RTC + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup RTC_LL_Private_Constants RTC Private Constants + * @{ + */ + +/* Write protection defines */ +#define RTC_WRITE_PROTECTION_DISABLE ((uint8_t)0xFFU) +#define RTC_WRITE_PROTECTION_ENABLE_1 ((uint8_t)0xCAU) +#define RTC_WRITE_PROTECTION_ENABLE_2 ((uint8_t)0x53U) + +/* Defines used to combine date & time */ +#define RTC_OFFSET_WEEKDAY (uint32_t)24U +#define RTC_OFFSET_DAY (uint32_t)16U +#define RTC_OFFSET_MONTH (uint32_t)8U +#define RTC_OFFSET_HOUR (uint32_t)16U +#define RTC_OFFSET_MINUTE (uint32_t)8U + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RTC_LL_Private_Macros RTC Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RTC_LL_ES_INIT RTC Exported Init structure + * @{ + */ + +/** + * @brief RTC Init structures definition + */ +typedef struct +{ + uint32_t HourFormat; /*!< Specifies the RTC Hours Format. + This parameter can be a value of @ref RTC_LL_EC_HOURFORMAT + + This feature can be modified afterwards using unitary function + @ref LL_RTC_SetHourFormat(). */ + + uint32_t AsynchPrescaler; /*!< Specifies the RTC Asynchronous Predivider value. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7F + + This feature can be modified afterwards using unitary function + @ref LL_RTC_SetAsynchPrescaler(). */ + + uint32_t SynchPrescaler; /*!< Specifies the RTC Synchronous Predivider value. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x7FFF + + This feature can be modified afterwards using unitary function + @ref LL_RTC_SetSynchPrescaler(). */ +} LL_RTC_InitTypeDef; + +/** + * @brief RTC Time structure definition + */ +typedef struct +{ + uint32_t TimeFormat; /*!< Specifies the RTC AM/PM Time. + This parameter can be a value of @ref RTC_LL_EC_TIME_FORMAT + + This feature can be modified afterwards using unitary function @ref LL_RTC_TIME_SetFormat(). */ + + uint8_t Hours; /*!< Specifies the RTC Time Hours. + This parameter must be a number between Min_Data = 0 and Max_Data = 12 if the @ref LL_RTC_TIME_FORMAT_PM is selected. + This parameter must be a number between Min_Data = 0 and Max_Data = 23 if the @ref LL_RTC_TIME_FORMAT_AM_OR_24 is selected. + + This feature can be modified afterwards using unitary function @ref LL_RTC_TIME_SetHour(). */ + + uint8_t Minutes; /*!< Specifies the RTC Time Minutes. + This parameter must be a number between Min_Data = 0 and Max_Data = 59 + + This feature can be modified afterwards using unitary function @ref LL_RTC_TIME_SetMinute(). */ + + uint8_t Seconds; /*!< Specifies the RTC Time Seconds. + This parameter must be a number between Min_Data = 0 and Max_Data = 59 + + This feature can be modified afterwards using unitary function @ref LL_RTC_TIME_SetSecond(). */ +} LL_RTC_TimeTypeDef; + +/** + * @brief RTC Date structure definition + */ +typedef struct +{ + uint8_t WeekDay; /*!< Specifies the RTC Date WeekDay. + This parameter can be a value of @ref RTC_LL_EC_WEEKDAY + + This feature can be modified afterwards using unitary function @ref LL_RTC_DATE_SetWeekDay(). */ + + uint8_t Month; /*!< Specifies the RTC Date Month. + This parameter can be a value of @ref RTC_LL_EC_MONTH + + This feature can be modified afterwards using unitary function @ref LL_RTC_DATE_SetMonth(). */ + + uint8_t Day; /*!< Specifies the RTC Date Day. + This parameter must be a number between Min_Data = 1 and Max_Data = 31 + + This feature can be modified afterwards using unitary function @ref LL_RTC_DATE_SetDay(). */ + + uint8_t Year; /*!< Specifies the RTC Date Year. + This parameter must be a number between Min_Data = 0 and Max_Data = 99 + + This feature can be modified afterwards using unitary function @ref LL_RTC_DATE_SetYear(). */ +} LL_RTC_DateTypeDef; + +/** + * @brief RTC Alarm structure definition + */ +typedef struct +{ + LL_RTC_TimeTypeDef AlarmTime; /*!< Specifies the RTC Alarm Time members. */ + + uint32_t AlarmMask; /*!< Specifies the RTC Alarm Masks. + This parameter can be a value of @ref RTC_LL_EC_ALMA_MASK for ALARM A or @ref RTC_LL_EC_ALMB_MASK for ALARM B. + + This feature can be modified afterwards using unitary function @ref LL_RTC_ALMA_SetMask() for ALARM A + or @ref LL_RTC_ALMB_SetMask() for ALARM B + */ + + uint32_t AlarmDateWeekDaySel; /*!< Specifies the RTC Alarm is on day or WeekDay. + This parameter can be a value of @ref RTC_LL_EC_ALMA_WEEKDAY_SELECTION for ALARM A or @ref RTC_LL_EC_ALMB_WEEKDAY_SELECTION for ALARM B + + This feature can be modified afterwards using unitary function @ref LL_RTC_ALMA_EnableWeekday() or @ref LL_RTC_ALMA_DisableWeekday() + for ALARM A or @ref LL_RTC_ALMB_EnableWeekday() or @ref LL_RTC_ALMB_DisableWeekday() for ALARM B + */ + + uint8_t AlarmDateWeekDay; /*!< Specifies the RTC Alarm Day/WeekDay. + If AlarmDateWeekDaySel set to day, this parameter must be a number between Min_Data = 1 and Max_Data = 31. + + This feature can be modified afterwards using unitary function @ref LL_RTC_ALMA_SetDay() + for ALARM A or @ref LL_RTC_ALMB_SetDay() for ALARM B. + + If AlarmDateWeekDaySel set to Weekday, this parameter can be a value of @ref RTC_LL_EC_WEEKDAY. + + This feature can be modified afterwards using unitary function @ref LL_RTC_ALMA_SetWeekDay() + for ALARM A or @ref LL_RTC_ALMB_SetWeekDay() for ALARM B. + */ +} LL_RTC_AlarmTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup RTC_LL_Exported_Constants RTC Exported Constants + * @{ + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RTC_LL_EC_FORMAT FORMAT + * @{ + */ +#define LL_RTC_FORMAT_BIN 0x000000000U /*!< Binary data format */ +#define LL_RTC_FORMAT_BCD 0x000000001U /*!< BCD data format */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALMA_WEEKDAY_SELECTION RTC Alarm A Date WeekDay + * @{ + */ +#define LL_RTC_ALMA_DATEWEEKDAYSEL_DATE 0x00000000U /*!< Alarm A Date is selected */ +#define LL_RTC_ALMA_DATEWEEKDAYSEL_WEEKDAY RTC_ALRMAR_WDSEL /*!< Alarm A WeekDay is selected */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALMB_WEEKDAY_SELECTION RTC Alarm B Date WeekDay + * @{ + */ +#define LL_RTC_ALMB_DATEWEEKDAYSEL_DATE 0x00000000U /*!< Alarm B Date is selected */ +#define LL_RTC_ALMB_DATEWEEKDAYSEL_WEEKDAY RTC_ALRMBR_WDSEL /*!< Alarm B WeekDay is selected */ +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/** @defgroup RTC_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_RTC_ReadReg function + * @{ + */ +#define LL_RTC_ISR_ITSF RTC_ISR_ITSF +#define LL_RTC_ISR_RECALPF RTC_ISR_RECALPF +#if defined(RTC_TAMPER3_SUPPORT) +#define LL_RTC_ISR_TAMP3F RTC_ISR_TAMP3F +#endif +#if defined(RTC_TAMPER2_SUPPORT) +#define LL_RTC_ISR_TAMP2F RTC_ISR_TAMP2F +#endif +#if defined(RTC_TAMPER1_SUPPORT) +#define LL_RTC_ISR_TAMP1F RTC_ISR_TAMP1F +#endif +#define LL_RTC_ISR_TSOVF RTC_ISR_TSOVF +#define LL_RTC_ISR_TSF RTC_ISR_TSF +#define LL_RTC_ISR_WUTF RTC_ISR_WUTF +#define LL_RTC_ISR_ALRBF RTC_ISR_ALRBF +#define LL_RTC_ISR_ALRAF RTC_ISR_ALRAF +#define LL_RTC_ISR_INITF RTC_ISR_INITF +#define LL_RTC_ISR_RSF RTC_ISR_RSF +#define LL_RTC_ISR_INITS RTC_ISR_INITS +#define LL_RTC_ISR_SHPF RTC_ISR_SHPF +#define LL_RTC_ISR_WUTWF RTC_ISR_WUTWF +#define LL_RTC_ISR_ALRBWF RTC_ISR_ALRBWF +#define LL_RTC_ISR_ALRAWF RTC_ISR_ALRAWF +/** + * @} + */ + +/** @defgroup RTC_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_RTC_ReadReg and LL_RTC_WriteReg functions + * @{ + */ +#define LL_RTC_CR_TSIE RTC_CR_TSIE +#define LL_RTC_CR_WUTIE RTC_CR_WUTIE +#define LL_RTC_CR_ALRBIE RTC_CR_ALRBIE +#define LL_RTC_CR_ALRAIE RTC_CR_ALRAIE +#if defined(RTC_TAMPER3_SUPPORT) +#define LL_RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE +#endif +#if defined(RTC_TAMPER2_SUPPORT) +#define LL_RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE +#endif +#if defined(RTC_TAMPER1_SUPPORT) +#define LL_RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE +#endif +#define LL_RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE +/** + * @} + */ + +/** @defgroup RTC_LL_EC_WEEKDAY WEEK DAY + * @{ + */ +#define LL_RTC_WEEKDAY_MONDAY ((uint8_t)0x01U) /*!< Monday */ +#define LL_RTC_WEEKDAY_TUESDAY ((uint8_t)0x02U) /*!< Tuesday */ +#define LL_RTC_WEEKDAY_WEDNESDAY ((uint8_t)0x03U) /*!< Wednesday */ +#define LL_RTC_WEEKDAY_THURSDAY ((uint8_t)0x04U) /*!< Thrusday */ +#define LL_RTC_WEEKDAY_FRIDAY ((uint8_t)0x05U) /*!< Friday */ +#define LL_RTC_WEEKDAY_SATURDAY ((uint8_t)0x06U) /*!< Saturday */ +#define LL_RTC_WEEKDAY_SUNDAY ((uint8_t)0x07U) /*!< Sunday */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_MONTH MONTH + * @{ + */ +#define LL_RTC_MONTH_JANUARY ((uint8_t)0x01U) /*!< January */ +#define LL_RTC_MONTH_FEBRUARY ((uint8_t)0x02U) /*!< February */ +#define LL_RTC_MONTH_MARCH ((uint8_t)0x03U) /*!< March */ +#define LL_RTC_MONTH_APRIL ((uint8_t)0x04U) /*!< April */ +#define LL_RTC_MONTH_MAY ((uint8_t)0x05U) /*!< May */ +#define LL_RTC_MONTH_JUNE ((uint8_t)0x06U) /*!< June */ +#define LL_RTC_MONTH_JULY ((uint8_t)0x07U) /*!< July */ +#define LL_RTC_MONTH_AUGUST ((uint8_t)0x08U) /*!< August */ +#define LL_RTC_MONTH_SEPTEMBER ((uint8_t)0x09U) /*!< September */ +#define LL_RTC_MONTH_OCTOBER ((uint8_t)0x10U) /*!< October */ +#define LL_RTC_MONTH_NOVEMBER ((uint8_t)0x11U) /*!< November */ +#define LL_RTC_MONTH_DECEMBER ((uint8_t)0x12U) /*!< December */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_HOURFORMAT HOUR FORMAT + * @{ + */ +#define LL_RTC_HOURFORMAT_24HOUR 0x00000000U /*!< 24 hour/day format */ +#define LL_RTC_HOURFORMAT_AMPM RTC_CR_FMT /*!< AM/PM hour format */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALARMOUT ALARM OUTPUT + * @{ + */ +#define LL_RTC_ALARMOUT_DISABLE 0x00000000U /*!< Output disabled */ +#define LL_RTC_ALARMOUT_ALMA RTC_CR_OSEL_0 /*!< Alarm A output enabled */ +#define LL_RTC_ALARMOUT_ALMB RTC_CR_OSEL_1 /*!< Alarm B output enabled */ +#define LL_RTC_ALARMOUT_WAKEUP RTC_CR_OSEL /*!< Wakeup output enabled */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALARM_OUTPUTTYPE ALARM OUTPUT TYPE + * @{ + */ +#define LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN 0x00000000U /*!< RTC_ALARM, when mapped on PC13, is open-drain output */ +#define LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL RTC_OR_ALARMOUTTYPE /*!< RTC_ALARM, when mapped on PC13, is push-pull output */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_OUTPUTPOLARITY_PIN OUTPUT POLARITY PIN + * @{ + */ +#define LL_RTC_OUTPUTPOLARITY_PIN_HIGH 0x00000000U /*!< Pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL)*/ +#define LL_RTC_OUTPUTPOLARITY_PIN_LOW RTC_CR_POL /*!< Pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL) */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TIME_FORMAT TIME FORMAT + * @{ + */ +#define LL_RTC_TIME_FORMAT_AM_OR_24 0x00000000U /*!< AM or 24-hour format */ +#define LL_RTC_TIME_FORMAT_PM RTC_TR_PM /*!< PM */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_SHIFT_SECOND SHIFT SECOND + * @{ + */ +#define LL_RTC_SHIFT_SECOND_DELAY 0x00000000U /* Delay (seconds) = SUBFS / (PREDIV_S + 1) */ +#define LL_RTC_SHIFT_SECOND_ADVANCE RTC_SHIFTR_ADD1S /* Advance (seconds) = (1 - (SUBFS / (PREDIV_S + 1))) */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALMA_MASK ALARMA MASK + * @{ + */ +#define LL_RTC_ALMA_MASK_NONE 0x00000000U /*!< No masks applied on Alarm A*/ +#define LL_RTC_ALMA_MASK_DATEWEEKDAY RTC_ALRMAR_MSK4 /*!< Date/day do not care in Alarm A comparison */ +#define LL_RTC_ALMA_MASK_HOURS RTC_ALRMAR_MSK3 /*!< Hours do not care in Alarm A comparison */ +#define LL_RTC_ALMA_MASK_MINUTES RTC_ALRMAR_MSK2 /*!< Minutes do not care in Alarm A comparison */ +#define LL_RTC_ALMA_MASK_SECONDS RTC_ALRMAR_MSK1 /*!< Seconds do not care in Alarm A comparison */ +#define LL_RTC_ALMA_MASK_ALL (RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK1) /*!< Masks all */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALMA_TIME_FORMAT ALARMA TIME FORMAT + * @{ + */ +#define LL_RTC_ALMA_TIME_FORMAT_AM 0x00000000U /*!< AM or 24-hour format */ +#define LL_RTC_ALMA_TIME_FORMAT_PM RTC_ALRMAR_PM /*!< PM */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALMB_MASK ALARMB MASK + * @{ + */ +#define LL_RTC_ALMB_MASK_NONE 0x00000000U /*!< No masks applied on Alarm B*/ +#define LL_RTC_ALMB_MASK_DATEWEEKDAY RTC_ALRMBR_MSK4 /*!< Date/day do not care in Alarm B comparison */ +#define LL_RTC_ALMB_MASK_HOURS RTC_ALRMBR_MSK3 /*!< Hours do not care in Alarm B comparison */ +#define LL_RTC_ALMB_MASK_MINUTES RTC_ALRMBR_MSK2 /*!< Minutes do not care in Alarm B comparison */ +#define LL_RTC_ALMB_MASK_SECONDS RTC_ALRMBR_MSK1 /*!< Seconds do not care in Alarm B comparison */ +#define LL_RTC_ALMB_MASK_ALL (RTC_ALRMBR_MSK4 | RTC_ALRMBR_MSK3 | RTC_ALRMBR_MSK2 | RTC_ALRMBR_MSK1) /*!< Masks all */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_ALMB_TIME_FORMAT ALARMB TIME FORMAT + * @{ + */ +#define LL_RTC_ALMB_TIME_FORMAT_AM 0x00000000U /*!< AM or 24-hour format */ +#define LL_RTC_ALMB_TIME_FORMAT_PM RTC_ALRMBR_PM /*!< PM */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TIMESTAMP_EDGE TIMESTAMP EDGE + * @{ + */ +#define LL_RTC_TIMESTAMP_EDGE_RISING 0x00000000U /*!< RTC_TS input rising edge generates a time-stamp event */ +#define LL_RTC_TIMESTAMP_EDGE_FALLING RTC_CR_TSEDGE /*!< RTC_TS input falling edge generates a time-stamp even */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TS_TIME_FORMAT TIMESTAMP TIME FORMAT + * @{ + */ +#define LL_RTC_TS_TIME_FORMAT_AM 0x00000000U /*!< AM or 24-hour format */ +#define LL_RTC_TS_TIME_FORMAT_PM RTC_TSTR_PM /*!< PM */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TAMPER TAMPER + * @{ + */ +#if defined(RTC_TAMPER1_SUPPORT) +#define LL_RTC_TAMPER_1 RTC_TAMPCR_TAMP1E /*!< RTC_TAMP1 input detection */ +#endif /* RTC_TAMPER1_SUPPORT */ +#if defined(RTC_TAMPER2_SUPPORT) +#if defined(RTC_TAMPER2_SUPPORT) +#define LL_RTC_TAMPER_2 RTC_TAMPCR_TAMP2E /*!< RTC_TAMP2 input detection */ +#endif +#endif /* RTC_TAMPER2_SUPPORT */ +#if defined(RTC_TAMPER3_SUPPORT) +#define LL_RTC_TAMPER_3 RTC_TAMPCR_TAMP3E /*!< RTC_TAMP3 input detection */ +#endif /* RTC_TAMPER3_SUPPORT */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TAMPER_MASK TAMPER MASK + * @{ + */ +#if defined(RTC_TAMPER1_SUPPORT) +#define LL_RTC_TAMPER_MASK_TAMPER1 RTC_TAMPCR_TAMP1MF /*!< Tamper 1 event generates a trigger event. TAMP1F is masked and internally cleared by hardware.The backup registers are not erased */ +#endif /* RTC_TAMPER1_SUPPORT */ +#if defined(RTC_TAMPER2_SUPPORT) +#define LL_RTC_TAMPER_MASK_TAMPER2 RTC_TAMPCR_TAMP2MF /*!< Tamper 2 event generates a trigger event. TAMP2F is masked and internally cleared by hardware. The backup registers are not erased. */ +#endif /* RTC_TAMPER2_SUPPORT */ +#if defined(RTC_TAMPER3_SUPPORT) +#define LL_RTC_TAMPER_MASK_TAMPER3 RTC_TAMPCR_TAMP3MF /*!< Tamper 3 event generates a trigger event. TAMP3F is masked and internally cleared by hardware. The backup registers are not erased */ +#endif /* RTC_TAMPER3_SUPPORT */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_TAMPER_NOERASE TAMPER NO ERASE + * @{ + */ +#if defined(RTC_TAMPER1_SUPPORT) +#define LL_RTC_TAMPER_NOERASE_TAMPER1 RTC_TAMPCR_TAMP1NOERASE /*!< Tamper 1 event does not erase the backup registers. */ +#endif /* RTC_TAMPER1_SUPPORT */ +#if defined(RTC_TAMPER2_SUPPORT) +#define LL_RTC_TAMPER_NOERASE_TAMPER2 RTC_TAMPCR_TAMP2NOERASE /*!< Tamper 2 event does not erase the backup registers. */ +#endif /* RTC_TAMPER2_SUPPORT */ +#if defined(RTC_TAMPER3_SUPPORT) +#define LL_RTC_TAMPER_NOERASE_TAMPER3 RTC_TAMPCR_TAMP3NOERASE /*!< Tamper 3 event does not erase the backup registers. */ +#endif /* RTC_TAMPER3_SUPPORT */ +/** + * @} + */ + +#if defined(RTC_TAMPCR_TAMPPRCH) +/** @defgroup RTC_LL_EC_TAMPER_DURATION TAMPER DURATION + * @{ + */ +#define LL_RTC_TAMPER_DURATION_1RTCCLK 0x00000000U /*!< Tamper pins are pre-charged before sampling during 1 RTCCLK cycle */ +#define LL_RTC_TAMPER_DURATION_2RTCCLK RTC_TAMPCR_TAMPPRCH_0 /*!< Tamper pins are pre-charged before sampling during 2 RTCCLK cycles */ +#define LL_RTC_TAMPER_DURATION_4RTCCLK RTC_TAMPCR_TAMPPRCH_1 /*!< Tamper pins are pre-charged before sampling during 4 RTCCLK cycles */ +#define LL_RTC_TAMPER_DURATION_8RTCCLK RTC_TAMPCR_TAMPPRCH /*!< Tamper pins are pre-charged before sampling during 8 RTCCLK cycles */ +/** + * @} + */ +#endif /* RTC_TAMPCR_TAMPPRCH */ + +#if defined(RTC_TAMPCR_TAMPFLT) +/** @defgroup RTC_LL_EC_TAMPER_FILTER TAMPER FILTER + * @{ + */ +#define LL_RTC_TAMPER_FILTER_DISABLE 0x00000000U /*!< Tamper filter is disabled */ +#define LL_RTC_TAMPER_FILTER_2SAMPLE RTC_TAMPCR_TAMPFLT_0 /*!< Tamper is activated after 2 consecutive samples at the active level */ +#define LL_RTC_TAMPER_FILTER_4SAMPLE RTC_TAMPCR_TAMPFLT_1 /*!< Tamper is activated after 4 consecutive samples at the active level */ +#define LL_RTC_TAMPER_FILTER_8SAMPLE RTC_TAMPCR_TAMPFLT /*!< Tamper is activated after 8 consecutive samples at the active level. */ +/** + * @} + */ +#endif /* RTC_TAMPCR_TAMPFLT */ + +#if defined(RTC_TAMPCR_TAMPFREQ) +/** @defgroup RTC_LL_EC_TAMPER_SAMPLFREQDIV TAMPER SAMPLING FREQUENCY DIVIDER + * @{ + */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_32768 0x00000000U /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 32768 */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_16384 RTC_TAMPCR_TAMPFREQ_0 /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 16384 */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_8192 RTC_TAMPCR_TAMPFREQ_1 /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 8192 */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_4096 (RTC_TAMPCR_TAMPFREQ_1 | RTC_TAMPCR_TAMPFREQ_0) /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 4096 */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_2048 RTC_TAMPCR_TAMPFREQ_2 /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 2048 */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_1024 (RTC_TAMPCR_TAMPFREQ_2 | RTC_TAMPCR_TAMPFREQ_0) /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 1024 */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_512 (RTC_TAMPCR_TAMPFREQ_2 | RTC_TAMPCR_TAMPFREQ_1) /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 512 */ +#define LL_RTC_TAMPER_SAMPLFREQDIV_256 RTC_TAMPCR_TAMPFREQ /*!< Each of the tamper inputs are sampled with a frequency = RTCCLK / 256 */ +/** + * @} + */ +#endif /* RTC_TAMPCR_TAMPFREQ */ + +/** @defgroup RTC_LL_EC_TAMPER_ACTIVELEVEL TAMPER ACTIVE LEVEL + * @{ + */ +#if defined(RTC_TAMPER1_SUPPORT) +#define LL_RTC_TAMPER_ACTIVELEVEL_TAMP1 RTC_TAMPCR_TAMP1TRG /*!< RTC_TAMP1 input falling edge (if TAMPFLT = 00) or staying high (if TAMPFLT != 00) triggers a tamper detection event*/ +#endif /* RTC_TAMPER1_SUPPORT */ +#if defined(RTC_TAMPER2_SUPPORT) +#define LL_RTC_TAMPER_ACTIVELEVEL_TAMP2 RTC_TAMPCR_TAMP2TRG /*!< RTC_TAMP2 input falling edge (if TAMPFLT = 00) or staying high (if TAMPFLT != 00) triggers a tamper detection event*/ +#endif /* RTC_TAMPER2_SUPPORT */ +#if defined(RTC_TAMPER3_SUPPORT) +#define LL_RTC_TAMPER_ACTIVELEVEL_TAMP3 RTC_TAMPCR_TAMP3TRG /*!< RTC_TAMP3 input falling edge (if TAMPFLT = 00) or staying high (if TAMPFLT != 00) triggers a tamper detection event*/ +#endif /* RTC_TAMPER3_SUPPORT */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_WAKEUPCLOCK_DIV WAKEUP CLOCK DIV + * @{ + */ +#define LL_RTC_WAKEUPCLOCK_DIV_16 0x00000000U /*!< RTC/16 clock is selected */ +#define LL_RTC_WAKEUPCLOCK_DIV_8 (RTC_CR_WUCKSEL_0) /*!< RTC/8 clock is selected */ +#define LL_RTC_WAKEUPCLOCK_DIV_4 (RTC_CR_WUCKSEL_1) /*!< RTC/4 clock is selected */ +#define LL_RTC_WAKEUPCLOCK_DIV_2 (RTC_CR_WUCKSEL_1 | RTC_CR_WUCKSEL_0) /*!< RTC/2 clock is selected */ +#define LL_RTC_WAKEUPCLOCK_CKSPRE (RTC_CR_WUCKSEL_2) /*!< ck_spre (usually 1 Hz) clock is selected */ +#define LL_RTC_WAKEUPCLOCK_CKSPRE_WUT (RTC_CR_WUCKSEL_2 | RTC_CR_WUCKSEL_1) /*!< ck_spre (usually 1 Hz) clock is selected and 2exp16 is added to the WUT counter value*/ +/** + * @} + */ + +#if defined(RTC_BACKUP_SUPPORT) +/** @defgroup RTC_LL_EC_BKP BACKUP + * @{ + */ +#define LL_RTC_BKP_DR0 0x00000000U +#define LL_RTC_BKP_DR1 0x00000001U +#define LL_RTC_BKP_DR2 0x00000002U +#define LL_RTC_BKP_DR3 0x00000003U +#define LL_RTC_BKP_DR4 0x00000004U +#if RTC_BKP_NUMBER > 5 +#define LL_RTC_BKP_DR5 0x00000005U +#define LL_RTC_BKP_DR6 0x00000006U +#define LL_RTC_BKP_DR7 0x00000007U +#define LL_RTC_BKP_DR8 0x00000008U +#define LL_RTC_BKP_DR9 0x00000009U +#define LL_RTC_BKP_DR10 0x0000000AU +#define LL_RTC_BKP_DR11 0x0000000BU +#define LL_RTC_BKP_DR12 0x0000000CU +#define LL_RTC_BKP_DR13 0x0000000DU +#define LL_RTC_BKP_DR14 0x0000000EU +#define LL_RTC_BKP_DR15 0x0000000FU +#endif /* RTC_BKP_NUMBER > 5 */ + +#if RTC_BKP_NUMBER > 16 +#define LL_RTC_BKP_DR16 0x00000010U +#define LL_RTC_BKP_DR17 0x00000011U +#define LL_RTC_BKP_DR18 0x00000012U +#define LL_RTC_BKP_DR19 0x00000013U +#endif /* RTC_BKP_NUMBER > 16 */ +/** + * @} + */ +#endif /* RTC_BACKUP_SUPPORT */ + +/** @defgroup RTC_LL_EC_CALIB_OUTPUT Calibration output + * @{ + */ +#define LL_RTC_CALIB_OUTPUT_NONE 0x00000000U /*!< Calibration output disabled */ +#define LL_RTC_CALIB_OUTPUT_1HZ (RTC_CR_COE | RTC_CR_COSEL) /*!< Calibration output is 512 Hz */ +#define LL_RTC_CALIB_OUTPUT_512HZ (RTC_CR_COE) /*!< Calibration output is 1 Hz */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_CALIB_INSERTPULSE Calibration pulse insertion + * @{ + */ +#define LL_RTC_CALIB_INSERTPULSE_NONE 0x00000000U /*!< No RTCCLK pulses are added */ +#define LL_RTC_CALIB_INSERTPULSE_SET RTC_CALR_CALP /*!< One RTCCLK pulse is effectively inserted every 2exp11 pulses (frequency increased by 488.5 ppm) */ +/** + * @} + */ + +/** @defgroup RTC_LL_EC_CALIB_PERIOD Calibration period + * @{ + */ +#define LL_RTC_CALIB_PERIOD_32SEC 0x00000000U /*!< Use a 32-second calibration cycle period */ +#define LL_RTC_CALIB_PERIOD_16SEC RTC_CALR_CALW16 /*!< Use a 16-second calibration cycle period */ +#define LL_RTC_CALIB_PERIOD_8SEC RTC_CALR_CALW8 /*!< Use a 8-second calibration cycle period */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup RTC_LL_Exported_Macros RTC Exported Macros + * @{ + */ + +/** @defgroup RTC_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in RTC register + * @param __INSTANCE__ RTC Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_RTC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in RTC register + * @param __INSTANCE__ RTC Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_RTC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup RTC_LL_EM_Convert Convert helper Macros + * @{ + */ + +/** + * @brief Helper macro to convert a value from 2 digit decimal format to BCD format + * @param __VALUE__ Byte to be converted + * @retval Converted byte + */ +#define __LL_RTC_CONVERT_BIN2BCD(__VALUE__) (uint8_t)((((__VALUE__) / 10U) << 4U) | ((__VALUE__) % 10U)) + +/** + * @brief Helper macro to convert a value from BCD format to 2 digit decimal format + * @param __VALUE__ BCD value to be converted + * @retval Converted byte + */ +#define __LL_RTC_CONVERT_BCD2BIN(__VALUE__) (uint8_t)((((uint8_t)((__VALUE__) & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U ) + ((__VALUE__) & (uint8_t)0x0FU)) + +/** + * @} + */ + +/** @defgroup RTC_LL_EM_Date Date helper Macros + * @{ + */ + +/** + * @brief Helper macro to retrieve weekday. + * @param __RTC_DATE__ Date returned by @ref LL_RTC_DATE_Get function. + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + */ +#define __LL_RTC_GET_WEEKDAY(__RTC_DATE__) (((__RTC_DATE__) >> RTC_OFFSET_WEEKDAY) & 0x000000FFU) + +/** + * @brief Helper macro to retrieve Year in BCD format + * @param __RTC_DATE__ Value returned by @ref LL_RTC_DATE_Get + * @retval Year in BCD format (0x00 . . . 0x99) + */ +#define __LL_RTC_GET_YEAR(__RTC_DATE__) ((__RTC_DATE__) & 0x000000FFU) + +/** + * @brief Helper macro to retrieve Month in BCD format + * @param __RTC_DATE__ Value returned by @ref LL_RTC_DATE_Get + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_MONTH_JANUARY + * @arg @ref LL_RTC_MONTH_FEBRUARY + * @arg @ref LL_RTC_MONTH_MARCH + * @arg @ref LL_RTC_MONTH_APRIL + * @arg @ref LL_RTC_MONTH_MAY + * @arg @ref LL_RTC_MONTH_JUNE + * @arg @ref LL_RTC_MONTH_JULY + * @arg @ref LL_RTC_MONTH_AUGUST + * @arg @ref LL_RTC_MONTH_SEPTEMBER + * @arg @ref LL_RTC_MONTH_OCTOBER + * @arg @ref LL_RTC_MONTH_NOVEMBER + * @arg @ref LL_RTC_MONTH_DECEMBER + */ +#define __LL_RTC_GET_MONTH(__RTC_DATE__) (((__RTC_DATE__) >>RTC_OFFSET_MONTH) & 0x000000FFU) + +/** + * @brief Helper macro to retrieve Day in BCD format + * @param __RTC_DATE__ Value returned by @ref LL_RTC_DATE_Get + * @retval Day in BCD format (0x01 . . . 0x31) + */ +#define __LL_RTC_GET_DAY(__RTC_DATE__) (((__RTC_DATE__) >>RTC_OFFSET_DAY) & 0x000000FFU) + +/** + * @} + */ + +/** @defgroup RTC_LL_EM_Time Time helper Macros + * @{ + */ + +/** + * @brief Helper macro to retrieve hour in BCD format + * @param __RTC_TIME__ RTC time returned by @ref LL_RTC_TIME_Get function + * @retval Hours in BCD format (0x01. . .0x12 or between Min_Data=0x00 and Max_Data=0x23) + */ +#define __LL_RTC_GET_HOUR(__RTC_TIME__) (((__RTC_TIME__) >> RTC_OFFSET_HOUR) & 0x000000FFU) + +/** + * @brief Helper macro to retrieve minute in BCD format + * @param __RTC_TIME__ RTC time returned by @ref LL_RTC_TIME_Get function + * @retval Minutes in BCD format (0x00. . .0x59) + */ +#define __LL_RTC_GET_MINUTE(__RTC_TIME__) (((__RTC_TIME__) >> RTC_OFFSET_MINUTE) & 0x000000FFU) + +/** + * @brief Helper macro to retrieve second in BCD format + * @param __RTC_TIME__ RTC time returned by @ref LL_RTC_TIME_Get function + * @retval Seconds in format (0x00. . .0x59) + */ +#define __LL_RTC_GET_SECOND(__RTC_TIME__) ((__RTC_TIME__) & 0x000000FFU) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup RTC_LL_Exported_Functions RTC Exported Functions + * @{ + */ + +/** @defgroup RTC_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Set Hours format (24 hour/day or AM/PM hour format) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @rmtoll CR FMT LL_RTC_SetHourFormat + * @param RTCx RTC Instance + * @param HourFormat This parameter can be one of the following values: + * @arg @ref LL_RTC_HOURFORMAT_24HOUR + * @arg @ref LL_RTC_HOURFORMAT_AMPM + * @retval None + */ +__STATIC_INLINE void LL_RTC_SetHourFormat(RTC_TypeDef *RTCx, uint32_t HourFormat) +{ + MODIFY_REG(RTCx->CR, RTC_CR_FMT, HourFormat); +} + +/** + * @brief Get Hours format (24 hour/day or AM/PM hour format) + * @rmtoll CR FMT LL_RTC_GetHourFormat + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_HOURFORMAT_24HOUR + * @arg @ref LL_RTC_HOURFORMAT_AMPM + */ +__STATIC_INLINE uint32_t LL_RTC_GetHourFormat(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_FMT)); +} + +/** + * @brief Select the flag to be routed to RTC_ALARM output + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR OSEL LL_RTC_SetAlarmOutEvent + * @param RTCx RTC Instance + * @param AlarmOutput This parameter can be one of the following values: + * @arg @ref LL_RTC_ALARMOUT_DISABLE + * @arg @ref LL_RTC_ALARMOUT_ALMA + * @arg @ref LL_RTC_ALARMOUT_ALMB + * @arg @ref LL_RTC_ALARMOUT_WAKEUP + * @retval None + */ +__STATIC_INLINE void LL_RTC_SetAlarmOutEvent(RTC_TypeDef *RTCx, uint32_t AlarmOutput) +{ + MODIFY_REG(RTCx->CR, RTC_CR_OSEL, AlarmOutput); +} + +/** + * @brief Get the flag to be routed to RTC_ALARM output + * @rmtoll CR OSEL LL_RTC_GetAlarmOutEvent + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_ALARMOUT_DISABLE + * @arg @ref LL_RTC_ALARMOUT_ALMA + * @arg @ref LL_RTC_ALARMOUT_ALMB + * @arg @ref LL_RTC_ALARMOUT_WAKEUP + */ +__STATIC_INLINE uint32_t LL_RTC_GetAlarmOutEvent(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_OSEL)); +} + +/** + * @brief Set RTC_ALARM output type (ALARM in push-pull or open-drain output) + * @note Used only when RTC_ALARM is mapped on PC13 + * @rmtoll OR ALARMOUTTYPE LL_RTC_SetAlarmOutputType + * @param RTCx RTC Instance + * @param Output This parameter can be one of the following values: + * @arg @ref LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN + * @arg @ref LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL + * @retval None + */ +__STATIC_INLINE void LL_RTC_SetAlarmOutputType(RTC_TypeDef *RTCx, uint32_t Output) +{ + MODIFY_REG(RTCx->OR, RTC_OR_ALARMOUTTYPE, Output); +} + +/** + * @brief Get RTC_ALARM output type (ALARM in push-pull or open-drain output) + * @note used only when RTC_ALARM is mapped on PC13 + * @rmtoll OR ALARMOUTTYPE LL_RTC_GetAlarmOutputType + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN + * @arg @ref LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL + */ +__STATIC_INLINE uint32_t LL_RTC_GetAlarmOutputType(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->OR, RTC_OR_ALARMOUTTYPE)); +} + +/** + * @brief Enable initialization mode + * @note Initialization mode is used to program time and date register (RTC_TR and RTC_DR) + * and prescaler register (RTC_PRER). + * Counters are stopped and start counting from the new value when INIT is reset. + * @rmtoll ISR INIT LL_RTC_EnableInitMode + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableInitMode(RTC_TypeDef *RTCx) +{ + /* Set the Initialization mode */ + WRITE_REG(RTCx->ISR, 0xFFFFFFFFU); +} + +/** + * @brief Disable initialization mode (Free running mode) + * @rmtoll ISR INIT LL_RTC_DisableInitMode + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableInitMode(RTC_TypeDef *RTCx) +{ + /* Exit Initialization mode */ + WRITE_REG(RTCx->ISR, (uint32_t)~RTC_ISR_INIT); +} + +/** + * @brief Set Output polarity (pin is low when ALRAF/ALRBF/WUTF is asserted) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR POL LL_RTC_SetOutputPolarity + * @param RTCx RTC Instance + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_HIGH + * @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_LOW + * @retval None + */ +__STATIC_INLINE void LL_RTC_SetOutputPolarity(RTC_TypeDef *RTCx, uint32_t Polarity) +{ + MODIFY_REG(RTCx->CR, RTC_CR_POL, Polarity); +} + +/** + * @brief Get Output polarity + * @rmtoll CR POL LL_RTC_GetOutputPolarity + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_HIGH + * @arg @ref LL_RTC_OUTPUTPOLARITY_PIN_LOW + */ +__STATIC_INLINE uint32_t LL_RTC_GetOutputPolarity(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_POL)); +} + +/** + * @brief Enable Bypass the shadow registers + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR BYPSHAD LL_RTC_EnableShadowRegBypass + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableShadowRegBypass(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_BYPSHAD); +} + +/** + * @brief Disable Bypass the shadow registers + * @rmtoll CR BYPSHAD LL_RTC_DisableShadowRegBypass + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableShadowRegBypass(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_BYPSHAD); +} + +/** + * @brief Check if Shadow registers bypass is enabled or not. + * @rmtoll CR BYPSHAD LL_RTC_IsShadowRegBypassEnabled + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsShadowRegBypassEnabled(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_BYPSHAD) == (RTC_CR_BYPSHAD)) ? 1UL : 0UL); +} + +/** + * @brief Enable RTC_REFIN reference clock detection (50 or 60 Hz) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @rmtoll CR REFCKON LL_RTC_EnableRefClock + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableRefClock(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_REFCKON); +} + +/** + * @brief Disable RTC_REFIN reference clock detection (50 or 60 Hz) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @rmtoll CR REFCKON LL_RTC_DisableRefClock + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableRefClock(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_REFCKON); +} + +/** + * @brief Set Asynchronous prescaler factor + * @rmtoll PRER PREDIV_A LL_RTC_SetAsynchPrescaler + * @param RTCx RTC Instance + * @param AsynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7F + * @retval None + */ +__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler) +{ + MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_A, AsynchPrescaler << RTC_PRER_PREDIV_A_Pos); +} + +/** + * @brief Set Synchronous prescaler factor + * @rmtoll PRER PREDIV_S LL_RTC_SetSynchPrescaler + * @param RTCx RTC Instance + * @param SynchPrescaler Value between Min_Data = 0 and Max_Data = 0x7FFF + * @retval None + */ +__STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler) +{ + MODIFY_REG(RTCx->PRER, RTC_PRER_PREDIV_S, SynchPrescaler); +} + +/** + * @brief Get Asynchronous prescaler factor + * @rmtoll PRER PREDIV_A LL_RTC_GetAsynchPrescaler + * @param RTCx RTC Instance + * @retval Value between Min_Data = 0 and Max_Data = 0x7F + */ +__STATIC_INLINE uint32_t LL_RTC_GetAsynchPrescaler(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->PRER, RTC_PRER_PREDIV_A) >> RTC_PRER_PREDIV_A_Pos); +} + +/** + * @brief Get Synchronous prescaler factor + * @rmtoll PRER PREDIV_S LL_RTC_GetSynchPrescaler + * @param RTCx RTC Instance + * @retval Value between Min_Data = 0 and Max_Data = 0x7FFF + */ +__STATIC_INLINE uint32_t LL_RTC_GetSynchPrescaler(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->PRER, RTC_PRER_PREDIV_S)); +} + +/** + * @brief Enable the write protection for RTC registers. + * @rmtoll WPR KEY LL_RTC_EnableWriteProtection + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE); +} + +/** + * @brief Disable the write protection for RTC registers. + * @rmtoll WPR KEY LL_RTC_DisableWriteProtection + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1); + WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2); +} + +/** + * @brief Enable RTC_OUT remap + * @rmtoll OR OUT_RMP LL_RTC_EnableOutRemap + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableOutRemap(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->OR, RTC_OR_OUT_RMP); +} + +/** + * @brief Disable RTC_OUT remap + * @rmtoll OR OUT_RMP LL_RTC_DisableOutRemap + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableOutRemap(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->OR, RTC_OR_OUT_RMP); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_Time Time + * @{ + */ + +/** + * @brief Set time format (AM/24-hour or PM notation) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @rmtoll TR PM LL_RTC_TIME_SetFormat + * @param RTCx RTC Instance + * @param TimeFormat This parameter can be one of the following values: + * @arg @ref LL_RTC_TIME_FORMAT_AM_OR_24 + * @arg @ref LL_RTC_TIME_FORMAT_PM + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_SetFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat) +{ + MODIFY_REG(RTCx->TR, RTC_TR_PM, TimeFormat); +} + +/** + * @brief Get time format (AM or PM notation) + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar + * shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)). + * @rmtoll TR PM LL_RTC_TIME_GetFormat + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_TIME_FORMAT_AM_OR_24 + * @arg @ref LL_RTC_TIME_FORMAT_PM + */ +__STATIC_INLINE uint32_t LL_RTC_TIME_GetFormat(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TR, RTC_TR_PM)); +} + +/** + * @brief Set Hours in BCD format + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert hour from binary to BCD format + * @rmtoll TR HT LL_RTC_TIME_SetHour\n + * TR HU LL_RTC_TIME_SetHour + * @param RTCx RTC Instance + * @param Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_SetHour(RTC_TypeDef *RTCx, uint32_t Hours) +{ + MODIFY_REG(RTCx->TR, (RTC_TR_HT | RTC_TR_HU), + (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos))); +} + +/** + * @brief Get Hours in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar + * shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)). + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert hour from BCD to + * Binary format + * @rmtoll TR HT LL_RTC_TIME_GetHour\n + * TR HU LL_RTC_TIME_GetHour + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + */ +__STATIC_INLINE uint32_t LL_RTC_TIME_GetHour(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU)); + return (uint32_t)((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | ((temp & RTC_TR_HU) >> RTC_TR_HU_Pos)); +} + +/** + * @brief Set Minutes in BCD format + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Minutes from binary to BCD format + * @rmtoll TR MNT LL_RTC_TIME_SetMinute\n + * TR MNU LL_RTC_TIME_SetMinute + * @param RTCx RTC Instance + * @param Minutes Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes) +{ + MODIFY_REG(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU), + (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos))); +} + +/** + * @brief Get Minutes in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar + * shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)). + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert minute from BCD + * to Binary format + * @rmtoll TR MNT LL_RTC_TIME_GetMinute\n + * TR MNU LL_RTC_TIME_GetMinute + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_TIME_GetMinute(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->TR, (RTC_TR_MNT | RTC_TR_MNU)); + return (uint32_t)((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos)); +} + +/** + * @brief Set Seconds in BCD format + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Seconds from binary to BCD format + * @rmtoll TR ST LL_RTC_TIME_SetSecond\n + * TR SU LL_RTC_TIME_SetSecond + * @param RTCx RTC Instance + * @param Seconds Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds) +{ + MODIFY_REG(RTCx->TR, (RTC_TR_ST | RTC_TR_SU), + (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos))); +} + +/** + * @brief Get Seconds in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar + * shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)). + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD + * to Binary format + * @rmtoll TR ST LL_RTC_TIME_GetSecond\n + * TR SU LL_RTC_TIME_GetSecond + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_TIME_GetSecond(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->TR, (RTC_TR_ST | RTC_TR_SU)); + return (uint32_t)((((temp & RTC_TR_ST) >> RTC_TR_ST_Pos) << 4U) | ((temp & RTC_TR_SU) >> RTC_TR_SU_Pos)); +} + +/** + * @brief Set time (hour, minute and second) in BCD format + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note It can be written in initialization mode only (@ref LL_RTC_EnableInitMode function) + * @note TimeFormat and Hours should follow the same format + * @rmtoll TR PM LL_RTC_TIME_Config\n + * TR HT LL_RTC_TIME_Config\n + * TR HU LL_RTC_TIME_Config\n + * TR MNT LL_RTC_TIME_Config\n + * TR MNU LL_RTC_TIME_Config\n + * TR ST LL_RTC_TIME_Config\n + * TR SU LL_RTC_TIME_Config + * @param RTCx RTC Instance + * @param Format12_24 This parameter can be one of the following values: + * @arg @ref LL_RTC_TIME_FORMAT_AM_OR_24 + * @arg @ref LL_RTC_TIME_FORMAT_PM + * @param Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + * @param Minutes Value between Min_Data=0x00 and Max_Data=0x59 + * @param Seconds Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_Config(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds) +{ + register uint32_t temp; + + temp = Format12_24 | \ + (((Hours & 0xF0U) << (RTC_TR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_TR_HU_Pos)) | \ + (((Minutes & 0xF0U) << (RTC_TR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_TR_MNU_Pos)) | \ + (((Seconds & 0xF0U) << (RTC_TR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_TR_SU_Pos)); + MODIFY_REG(RTCx->TR, (RTC_TR_PM | RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU), temp); +} + +/** + * @brief Get time (hour, minute and second) in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note Read either RTC_SSR or RTC_TR locks the values in the higher-order calendar + * shadow registers until RTC_DR is read (LL_RTC_ReadReg(RTC, DR)). + * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND + * are available to get independently each parameter. + * @rmtoll TR HT LL_RTC_TIME_Get\n + * TR HU LL_RTC_TIME_Get\n + * TR MNT LL_RTC_TIME_Get\n + * TR MNU LL_RTC_TIME_Get\n + * TR ST LL_RTC_TIME_Get\n + * TR SU LL_RTC_TIME_Get + * @param RTCx RTC Instance + * @retval Combination of hours, minutes and seconds (Format: 0x00HHMMSS). + */ +__STATIC_INLINE uint32_t LL_RTC_TIME_Get(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->TR, (RTC_TR_HT | RTC_TR_HU | RTC_TR_MNT | RTC_TR_MNU | RTC_TR_ST | RTC_TR_SU)); + return (uint32_t)((((((temp & RTC_TR_HT) >> RTC_TR_HT_Pos) << 4U) | ((temp & RTC_TR_HU) >> RTC_TR_HU_Pos)) << RTC_OFFSET_HOUR) | \ + (((((temp & RTC_TR_MNT) >> RTC_TR_MNT_Pos) << 4U) | ((temp & RTC_TR_MNU) >> RTC_TR_MNU_Pos)) << RTC_OFFSET_MINUTE) | \ + ((((temp & RTC_TR_ST) >> RTC_TR_ST_Pos) << 4U) | ((temp & RTC_TR_SU) >> RTC_TR_SU_Pos))); +} + +/** + * @brief Memorize whether the daylight saving time change has been performed + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR BKP LL_RTC_TIME_EnableDayLightStore + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_EnableDayLightStore(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_BKP); +} + +/** + * @brief Disable memorization whether the daylight saving time change has been performed. + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR BKP LL_RTC_TIME_DisableDayLightStore + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_DisableDayLightStore(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_BKP); +} + +/** + * @brief Check if RTC Day Light Saving stored operation has been enabled or not + * @rmtoll CR BKP LL_RTC_TIME_IsDayLightStoreEnabled + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_TIME_IsDayLightStoreEnabled(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_BKP) == (RTC_CR_BKP)) ? 1UL : 0UL); +} + +/** + * @brief Subtract 1 hour (winter time change) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR SUB1H LL_RTC_TIME_DecHour + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_DecHour(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_SUB1H); +} + +/** + * @brief Add 1 hour (summer time change) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR ADD1H LL_RTC_TIME_IncHour + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_IncHour(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_ADD1H); +} + +/** + * @brief Get Sub second value in the synchronous prescaler counter. + * @note You can use both SubSeconds value and SecondFraction (PREDIV_S through + * LL_RTC_GetSynchPrescaler function) terms returned to convert Calendar + * SubSeconds value in second fraction ratio with time unit following + * generic formula: + * ==> Seconds fraction ratio * time_unit= [(SecondFraction-SubSeconds)/(SecondFraction+1)] * time_unit + * This conversion can be performed only if no shift operation is pending + * (ie. SHFP=0) when PREDIV_S >= SS. + * @rmtoll SSR SS LL_RTC_TIME_GetSubSecond + * @param RTCx RTC Instance + * @retval Sub second value (number between 0 and 65535) + */ +__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS)); +} + +/** + * @brief Synchronize to a remote clock with a high degree of precision. + * @note This operation effectively subtracts from (delays) or advance the clock of a fraction of a second. + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note When REFCKON is set, firmware must not write to Shift control register. + * @rmtoll SHIFTR ADD1S LL_RTC_TIME_Synchronize\n + * SHIFTR SUBFS LL_RTC_TIME_Synchronize + * @param RTCx RTC Instance + * @param ShiftSecond This parameter can be one of the following values: + * @arg @ref LL_RTC_SHIFT_SECOND_DELAY + * @arg @ref LL_RTC_SHIFT_SECOND_ADVANCE + * @param Fraction Number of Seconds Fractions (any value from 0 to 0x7FFF) + * @retval None + */ +__STATIC_INLINE void LL_RTC_TIME_Synchronize(RTC_TypeDef *RTCx, uint32_t ShiftSecond, uint32_t Fraction) +{ + WRITE_REG(RTCx->SHIFTR, ShiftSecond | Fraction); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_Date Date + * @{ + */ + +/** + * @brief Set Year in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Year from binary to BCD format + * @rmtoll DR YT LL_RTC_DATE_SetYear\n + * DR YU LL_RTC_DATE_SetYear + * @param RTCx RTC Instance + * @param Year Value between Min_Data=0x00 and Max_Data=0x99 + * @retval None + */ +__STATIC_INLINE void LL_RTC_DATE_SetYear(RTC_TypeDef *RTCx, uint32_t Year) +{ + MODIFY_REG(RTCx->DR, (RTC_DR_YT | RTC_DR_YU), + (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos))); +} + +/** + * @brief Get Year in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Year from BCD to Binary format + * @rmtoll DR YT LL_RTC_DATE_GetYear\n + * DR YU LL_RTC_DATE_GetYear + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x99 + */ +__STATIC_INLINE uint32_t LL_RTC_DATE_GetYear(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->DR, (RTC_DR_YT | RTC_DR_YU)); + return (uint32_t)((((temp & RTC_DR_YT) >> RTC_DR_YT_Pos) << 4U) | ((temp & RTC_DR_YU) >> RTC_DR_YU_Pos)); +} + +/** + * @brief Set Week day + * @rmtoll DR WDU LL_RTC_DATE_SetWeekDay + * @param RTCx RTC Instance + * @param WeekDay This parameter can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + * @retval None + */ +__STATIC_INLINE void LL_RTC_DATE_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay) +{ + MODIFY_REG(RTCx->DR, RTC_DR_WDU, WeekDay << RTC_DR_WDU_Pos); +} + +/** + * @brief Get Week day + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @rmtoll DR WDU LL_RTC_DATE_GetWeekDay + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + */ +__STATIC_INLINE uint32_t LL_RTC_DATE_GetWeekDay(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->DR, RTC_DR_WDU) >> RTC_DR_WDU_Pos); +} + +/** + * @brief Set Month in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Month from binary to BCD format + * @rmtoll DR MT LL_RTC_DATE_SetMonth\n + * DR MU LL_RTC_DATE_SetMonth + * @param RTCx RTC Instance + * @param Month This parameter can be one of the following values: + * @arg @ref LL_RTC_MONTH_JANUARY + * @arg @ref LL_RTC_MONTH_FEBRUARY + * @arg @ref LL_RTC_MONTH_MARCH + * @arg @ref LL_RTC_MONTH_APRIL + * @arg @ref LL_RTC_MONTH_MAY + * @arg @ref LL_RTC_MONTH_JUNE + * @arg @ref LL_RTC_MONTH_JULY + * @arg @ref LL_RTC_MONTH_AUGUST + * @arg @ref LL_RTC_MONTH_SEPTEMBER + * @arg @ref LL_RTC_MONTH_OCTOBER + * @arg @ref LL_RTC_MONTH_NOVEMBER + * @arg @ref LL_RTC_MONTH_DECEMBER + * @retval None + */ +__STATIC_INLINE void LL_RTC_DATE_SetMonth(RTC_TypeDef *RTCx, uint32_t Month) +{ + MODIFY_REG(RTCx->DR, (RTC_DR_MT | RTC_DR_MU), + (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos))); +} + +/** + * @brief Get Month in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Month from BCD to Binary format + * @rmtoll DR MT LL_RTC_DATE_GetMonth\n + * DR MU LL_RTC_DATE_GetMonth + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_MONTH_JANUARY + * @arg @ref LL_RTC_MONTH_FEBRUARY + * @arg @ref LL_RTC_MONTH_MARCH + * @arg @ref LL_RTC_MONTH_APRIL + * @arg @ref LL_RTC_MONTH_MAY + * @arg @ref LL_RTC_MONTH_JUNE + * @arg @ref LL_RTC_MONTH_JULY + * @arg @ref LL_RTC_MONTH_AUGUST + * @arg @ref LL_RTC_MONTH_SEPTEMBER + * @arg @ref LL_RTC_MONTH_OCTOBER + * @arg @ref LL_RTC_MONTH_NOVEMBER + * @arg @ref LL_RTC_MONTH_DECEMBER + */ +__STATIC_INLINE uint32_t LL_RTC_DATE_GetMonth(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->DR, (RTC_DR_MT | RTC_DR_MU)); + return (uint32_t)((((temp & RTC_DR_MT) >> RTC_DR_MT_Pos) << 4U) | ((temp & RTC_DR_MU) >> RTC_DR_MU_Pos)); +} + +/** + * @brief Set Day in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Day from binary to BCD format + * @rmtoll DR DT LL_RTC_DATE_SetDay\n + * DR DU LL_RTC_DATE_SetDay + * @param RTCx RTC Instance + * @param Day Value between Min_Data=0x01 and Max_Data=0x31 + * @retval None + */ +__STATIC_INLINE void LL_RTC_DATE_SetDay(RTC_TypeDef *RTCx, uint32_t Day) +{ + MODIFY_REG(RTCx->DR, (RTC_DR_DT | RTC_DR_DU), + (((Day & 0xF0U) << (RTC_DR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_DR_DU_Pos))); +} + +/** + * @brief Get Day in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary format + * @rmtoll DR DT LL_RTC_DATE_GetDay\n + * DR DU LL_RTC_DATE_GetDay + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x31 + */ +__STATIC_INLINE uint32_t LL_RTC_DATE_GetDay(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->DR, (RTC_DR_DT | RTC_DR_DU)); + return (uint32_t)((((temp & RTC_DR_DT) >> RTC_DR_DT_Pos) << 4U) | ((temp & RTC_DR_DU) >> RTC_DR_DU_Pos)); +} + +/** + * @brief Set date (WeekDay, Day, Month and Year) in BCD format + * @rmtoll DR WDU LL_RTC_DATE_Config\n + * DR MT LL_RTC_DATE_Config\n + * DR MU LL_RTC_DATE_Config\n + * DR DT LL_RTC_DATE_Config\n + * DR DU LL_RTC_DATE_Config\n + * DR YT LL_RTC_DATE_Config\n + * DR YU LL_RTC_DATE_Config + * @param RTCx RTC Instance + * @param WeekDay This parameter can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + * @param Day Value between Min_Data=0x01 and Max_Data=0x31 + * @param Month This parameter can be one of the following values: + * @arg @ref LL_RTC_MONTH_JANUARY + * @arg @ref LL_RTC_MONTH_FEBRUARY + * @arg @ref LL_RTC_MONTH_MARCH + * @arg @ref LL_RTC_MONTH_APRIL + * @arg @ref LL_RTC_MONTH_MAY + * @arg @ref LL_RTC_MONTH_JUNE + * @arg @ref LL_RTC_MONTH_JULY + * @arg @ref LL_RTC_MONTH_AUGUST + * @arg @ref LL_RTC_MONTH_SEPTEMBER + * @arg @ref LL_RTC_MONTH_OCTOBER + * @arg @ref LL_RTC_MONTH_NOVEMBER + * @arg @ref LL_RTC_MONTH_DECEMBER + * @param Year Value between Min_Data=0x00 and Max_Data=0x99 + * @retval None + */ +__STATIC_INLINE void LL_RTC_DATE_Config(RTC_TypeDef *RTCx, uint32_t WeekDay, uint32_t Day, uint32_t Month, uint32_t Year) +{ + register uint32_t temp; + + temp = (WeekDay << RTC_DR_WDU_Pos) | \ + (((Year & 0xF0U) << (RTC_DR_YT_Pos - 4U)) | ((Year & 0x0FU) << RTC_DR_YU_Pos)) | \ + (((Month & 0xF0U) << (RTC_DR_MT_Pos - 4U)) | ((Month & 0x0FU) << RTC_DR_MU_Pos)) | \ + (((Day & 0xF0U) << (RTC_DR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_DR_DU_Pos)); + + MODIFY_REG(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU), temp); +} + +/** + * @brief Get date (WeekDay, Day, Month and Year) in BCD format + * @note if shadow mode is disabled (BYPSHAD=0), need to check if RSF flag is set + * before reading this bit + * @note helper macros __LL_RTC_GET_WEEKDAY, __LL_RTC_GET_YEAR, __LL_RTC_GET_MONTH, + * and __LL_RTC_GET_DAY are available to get independently each parameter. + * @rmtoll DR WDU LL_RTC_DATE_Get\n + * DR MT LL_RTC_DATE_Get\n + * DR MU LL_RTC_DATE_Get\n + * DR DT LL_RTC_DATE_Get\n + * DR DU LL_RTC_DATE_Get\n + * DR YT LL_RTC_DATE_Get\n + * DR YU LL_RTC_DATE_Get + * @param RTCx RTC Instance + * @retval Combination of WeekDay, Day, Month and Year (Format: 0xWWDDMMYY). + */ +__STATIC_INLINE uint32_t LL_RTC_DATE_Get(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->DR, (RTC_DR_WDU | RTC_DR_MT | RTC_DR_MU | RTC_DR_DT | RTC_DR_DU | RTC_DR_YT | RTC_DR_YU)); + return (uint32_t)((((temp & RTC_DR_WDU) >> RTC_DR_WDU_Pos) << RTC_OFFSET_WEEKDAY) | \ + (((((temp & RTC_DR_DT) >> RTC_DR_DT_Pos) << 4U) | ((temp & RTC_DR_DU) >> RTC_DR_DU_Pos)) << RTC_OFFSET_DAY) | \ + (((((temp & RTC_DR_MT) >> RTC_DR_MT_Pos) << 4U) | ((temp & RTC_DR_MU) >> RTC_DR_MU_Pos)) << RTC_OFFSET_MONTH) | \ + ((((temp & RTC_DR_YT) >> RTC_DR_YT_Pos) << 4U) | ((temp & RTC_DR_YU) >> RTC_DR_YU_Pos))); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_ALARMA ALARMA + * @{ + */ + +/** + * @brief Enable Alarm A + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR ALRAE LL_RTC_ALMA_Enable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_Enable(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_ALRAE); +} + +/** + * @brief Disable Alarm A + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR ALRAE LL_RTC_ALMA_Disable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_Disable(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_ALRAE); +} + +/** + * @brief Specify the Alarm A masks. + * @rmtoll ALRMAR MSK4 LL_RTC_ALMA_SetMask\n + * ALRMAR MSK3 LL_RTC_ALMA_SetMask\n + * ALRMAR MSK2 LL_RTC_ALMA_SetMask\n + * ALRMAR MSK1 LL_RTC_ALMA_SetMask + * @param RTCx RTC Instance + * @param Mask This parameter can be a combination of the following values: + * @arg @ref LL_RTC_ALMA_MASK_NONE + * @arg @ref LL_RTC_ALMA_MASK_DATEWEEKDAY + * @arg @ref LL_RTC_ALMA_MASK_HOURS + * @arg @ref LL_RTC_ALMA_MASK_MINUTES + * @arg @ref LL_RTC_ALMA_MASK_SECONDS + * @arg @ref LL_RTC_ALMA_MASK_ALL + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetMask(RTC_TypeDef *RTCx, uint32_t Mask) +{ + MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK1, Mask); +} + +/** + * @brief Get the Alarm A masks. + * @rmtoll ALRMAR MSK4 LL_RTC_ALMA_GetMask\n + * ALRMAR MSK3 LL_RTC_ALMA_GetMask\n + * ALRMAR MSK2 LL_RTC_ALMA_GetMask\n + * ALRMAR MSK1 LL_RTC_ALMA_GetMask + * @param RTCx RTC Instance + * @retval Returned value can be can be a combination of the following values: + * @arg @ref LL_RTC_ALMA_MASK_NONE + * @arg @ref LL_RTC_ALMA_MASK_DATEWEEKDAY + * @arg @ref LL_RTC_ALMA_MASK_HOURS + * @arg @ref LL_RTC_ALMA_MASK_MINUTES + * @arg @ref LL_RTC_ALMA_MASK_SECONDS + * @arg @ref LL_RTC_ALMA_MASK_ALL + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetMask(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_MSK4 | RTC_ALRMAR_MSK3 | RTC_ALRMAR_MSK2 | RTC_ALRMAR_MSK1)); +} + +/** + * @brief Enable AlarmA Week day selection (DU[3:0] represents the week day. DT[1:0] is do not care) + * @rmtoll ALRMAR WDSEL LL_RTC_ALMA_EnableWeekday + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_EnableWeekday(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->ALRMAR, RTC_ALRMAR_WDSEL); +} + +/** + * @brief Disable AlarmA Week day selection (DU[3:0] represents the date ) + * @rmtoll ALRMAR WDSEL LL_RTC_ALMA_DisableWeekday + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_DisableWeekday(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->ALRMAR, RTC_ALRMAR_WDSEL); +} + +/** + * @brief Set ALARM A Day in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Day from binary to BCD format + * @rmtoll ALRMAR DT LL_RTC_ALMA_SetDay\n + * ALRMAR DU LL_RTC_ALMA_SetDay + * @param RTCx RTC Instance + * @param Day Value between Min_Data=0x01 and Max_Data=0x31 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetDay(RTC_TypeDef *RTCx, uint32_t Day) +{ + MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_DT | RTC_ALRMAR_DU), + (((Day & 0xF0U) << (RTC_ALRMAR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_ALRMAR_DU_Pos))); +} + +/** + * @brief Get ALARM A Day in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary format + * @rmtoll ALRMAR DT LL_RTC_ALMA_GetDay\n + * ALRMAR DU LL_RTC_ALMA_GetDay + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x31 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetDay(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_DT | RTC_ALRMAR_DU)); + return (uint32_t)((((temp & RTC_ALRMAR_DT) >> RTC_ALRMAR_DT_Pos) << 4U) | ((temp & RTC_ALRMAR_DU) >> RTC_ALRMAR_DU_Pos)); +} + +/** + * @brief Set ALARM A Weekday + * @rmtoll ALRMAR DU LL_RTC_ALMA_SetWeekDay + * @param RTCx RTC Instance + * @param WeekDay This parameter can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay) +{ + MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_DU, WeekDay << RTC_ALRMAR_DU_Pos); +} + +/** + * @brief Get ALARM A Weekday + * @rmtoll ALRMAR DU LL_RTC_ALMA_GetWeekDay + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetWeekDay(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_DU) >> RTC_ALRMAR_DU_Pos); +} + +/** + * @brief Set Alarm A time format (AM/24-hour or PM notation) + * @rmtoll ALRMAR PM LL_RTC_ALMA_SetTimeFormat + * @param RTCx RTC Instance + * @param TimeFormat This parameter can be one of the following values: + * @arg @ref LL_RTC_ALMA_TIME_FORMAT_AM + * @arg @ref LL_RTC_ALMA_TIME_FORMAT_PM + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetTimeFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat) +{ + MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM, TimeFormat); +} + +/** + * @brief Get Alarm A time format (AM or PM notation) + * @rmtoll ALRMAR PM LL_RTC_ALMA_GetTimeFormat + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_ALMA_TIME_FORMAT_AM + * @arg @ref LL_RTC_ALMA_TIME_FORMAT_PM + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetTimeFormat(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMAR, RTC_ALRMAR_PM)); +} + +/** + * @brief Set ALARM A Hours in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Hours from binary to BCD format + * @rmtoll ALRMAR HT LL_RTC_ALMA_SetHour\n + * ALRMAR HU LL_RTC_ALMA_SetHour + * @param RTCx RTC Instance + * @param Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetHour(RTC_TypeDef *RTCx, uint32_t Hours) +{ + MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_HT | RTC_ALRMAR_HU), + (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos))); +} + +/** + * @brief Get ALARM A Hours in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Hours from BCD to Binary format + * @rmtoll ALRMAR HT LL_RTC_ALMA_GetHour\n + * ALRMAR HU LL_RTC_ALMA_GetHour + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetHour(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_HT | RTC_ALRMAR_HU)); + return (uint32_t)((((temp & RTC_ALRMAR_HT) >> RTC_ALRMAR_HT_Pos) << 4U) | ((temp & RTC_ALRMAR_HU) >> RTC_ALRMAR_HU_Pos)); +} + +/** + * @brief Set ALARM A Minutes in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Minutes from binary to BCD format + * @rmtoll ALRMAR MNT LL_RTC_ALMA_SetMinute\n + * ALRMAR MNU LL_RTC_ALMA_SetMinute + * @param RTCx RTC Instance + * @param Minutes Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes) +{ + MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU), + (((Minutes & 0xF0U) << (RTC_ALRMAR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMAR_MNU_Pos))); +} + +/** + * @brief Get ALARM A Minutes in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Minutes from BCD to Binary format + * @rmtoll ALRMAR MNT LL_RTC_ALMA_GetMinute\n + * ALRMAR MNU LL_RTC_ALMA_GetMinute + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetMinute(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)); + return (uint32_t)((((temp & RTC_ALRMAR_MNT) >> RTC_ALRMAR_MNT_Pos) << 4U) | ((temp & RTC_ALRMAR_MNU) >> RTC_ALRMAR_MNU_Pos)); +} + +/** + * @brief Set ALARM A Seconds in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Seconds from binary to BCD format + * @rmtoll ALRMAR ST LL_RTC_ALMA_SetSecond\n + * ALRMAR SU LL_RTC_ALMA_SetSecond + * @param RTCx RTC Instance + * @param Seconds Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds) +{ + MODIFY_REG(RTCx->ALRMAR, (RTC_ALRMAR_ST | RTC_ALRMAR_SU), + (((Seconds & 0xF0U) << (RTC_ALRMAR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMAR_SU_Pos))); +} + +/** + * @brief Get ALARM A Seconds in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD to Binary format + * @rmtoll ALRMAR ST LL_RTC_ALMA_GetSecond\n + * ALRMAR SU LL_RTC_ALMA_GetSecond + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSecond(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->ALRMAR, (RTC_ALRMAR_ST | RTC_ALRMAR_SU)); + return (uint32_t)((((temp & RTC_ALRMAR_ST) >> RTC_ALRMAR_ST_Pos) << 4U) | ((temp & RTC_ALRMAR_SU) >> RTC_ALRMAR_SU_Pos)); +} + +/** + * @brief Set Alarm A Time (hour, minute and second) in BCD format + * @rmtoll ALRMAR PM LL_RTC_ALMA_ConfigTime\n + * ALRMAR HT LL_RTC_ALMA_ConfigTime\n + * ALRMAR HU LL_RTC_ALMA_ConfigTime\n + * ALRMAR MNT LL_RTC_ALMA_ConfigTime\n + * ALRMAR MNU LL_RTC_ALMA_ConfigTime\n + * ALRMAR ST LL_RTC_ALMA_ConfigTime\n + * ALRMAR SU LL_RTC_ALMA_ConfigTime + * @param RTCx RTC Instance + * @param Format12_24 This parameter can be one of the following values: + * @arg @ref LL_RTC_ALMA_TIME_FORMAT_AM + * @arg @ref LL_RTC_ALMA_TIME_FORMAT_PM + * @param Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + * @param Minutes Value between Min_Data=0x00 and Max_Data=0x59 + * @param Seconds Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_ConfigTime(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds) +{ + register uint32_t temp; + + temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMAR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMAR_HU_Pos)) | \ + (((Minutes & 0xF0U) << (RTC_ALRMAR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMAR_MNU_Pos)) | \ + (((Seconds & 0xF0U) << (RTC_ALRMAR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMAR_SU_Pos)); + + MODIFY_REG(RTCx->ALRMAR, RTC_ALRMAR_PM | RTC_ALRMAR_HT | RTC_ALRMAR_HU | RTC_ALRMAR_MNT | RTC_ALRMAR_MNU | RTC_ALRMAR_ST | RTC_ALRMAR_SU, temp); +} + +/** + * @brief Get Alarm B Time (hour, minute and second) in BCD format + * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND + * are available to get independently each parameter. + * @rmtoll ALRMAR HT LL_RTC_ALMA_GetTime\n + * ALRMAR HU LL_RTC_ALMA_GetTime\n + * ALRMAR MNT LL_RTC_ALMA_GetTime\n + * ALRMAR MNU LL_RTC_ALMA_GetTime\n + * ALRMAR ST LL_RTC_ALMA_GetTime\n + * ALRMAR SU LL_RTC_ALMA_GetTime + * @param RTCx RTC Instance + * @retval Combination of hours, minutes and seconds. + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetTime(RTC_TypeDef *RTCx) +{ + return (uint32_t)((LL_RTC_ALMA_GetHour(RTCx) << RTC_OFFSET_HOUR) | (LL_RTC_ALMA_GetMinute(RTCx) << RTC_OFFSET_MINUTE) | LL_RTC_ALMA_GetSecond(RTCx)); +} + +/** + * @brief Set Alarm A Mask the most-significant bits starting at this bit + * @note This register can be written only when ALRAE is reset in RTC_CR register, + * or in initialization mode. + * @rmtoll ALRMASSR MASKSS LL_RTC_ALMA_SetSubSecondMask + * @param RTCx RTC Instance + * @param Mask Value between Min_Data=0x00 and Max_Data=0xF + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetSubSecondMask(RTC_TypeDef *RTCx, uint32_t Mask) +{ + MODIFY_REG(RTCx->ALRMASSR, RTC_ALRMASSR_MASKSS, Mask << RTC_ALRMASSR_MASKSS_Pos); +} + +/** + * @brief Get Alarm A Mask the most-significant bits starting at this bit + * @rmtoll ALRMASSR MASKSS LL_RTC_ALMA_GetSubSecondMask + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecondMask(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMASSR, RTC_ALRMASSR_MASKSS) >> RTC_ALRMASSR_MASKSS_Pos); +} + +/** + * @brief Set Alarm A Sub seconds value + * @rmtoll ALRMASSR SS LL_RTC_ALMA_SetSubSecond + * @param RTCx RTC Instance + * @param Subsecond Value between Min_Data=0x00 and Max_Data=0x7FFF + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMA_SetSubSecond(RTC_TypeDef *RTCx, uint32_t Subsecond) +{ + MODIFY_REG(RTCx->ALRMASSR, RTC_ALRMASSR_SS, Subsecond); +} + +/** + * @brief Get Alarm A Sub seconds value + * @rmtoll ALRMASSR SS LL_RTC_ALMA_GetSubSecond + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x7FFF + */ +__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecond(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMASSR, RTC_ALRMASSR_SS)); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_ALARMB ALARMB + * @{ + */ + +/** + * @brief Enable Alarm B + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR ALRBE LL_RTC_ALMB_Enable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_Enable(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_ALRBE); +} + +/** + * @brief Disable Alarm B + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR ALRBE LL_RTC_ALMB_Disable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_Disable(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_ALRBE); +} + +/** + * @brief Specify the Alarm B masks. + * @rmtoll ALRMBR MSK4 LL_RTC_ALMB_SetMask\n + * ALRMBR MSK3 LL_RTC_ALMB_SetMask\n + * ALRMBR MSK2 LL_RTC_ALMB_SetMask\n + * ALRMBR MSK1 LL_RTC_ALMB_SetMask + * @param RTCx RTC Instance + * @param Mask This parameter can be a combination of the following values: + * @arg @ref LL_RTC_ALMB_MASK_NONE + * @arg @ref LL_RTC_ALMB_MASK_DATEWEEKDAY + * @arg @ref LL_RTC_ALMB_MASK_HOURS + * @arg @ref LL_RTC_ALMB_MASK_MINUTES + * @arg @ref LL_RTC_ALMB_MASK_SECONDS + * @arg @ref LL_RTC_ALMB_MASK_ALL + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetMask(RTC_TypeDef *RTCx, uint32_t Mask) +{ + MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_MSK4 | RTC_ALRMBR_MSK3 | RTC_ALRMBR_MSK2 | RTC_ALRMBR_MSK1, Mask); +} + +/** + * @brief Get the Alarm B masks. + * @rmtoll ALRMBR MSK4 LL_RTC_ALMB_GetMask\n + * ALRMBR MSK3 LL_RTC_ALMB_GetMask\n + * ALRMBR MSK2 LL_RTC_ALMB_GetMask\n + * ALRMBR MSK1 LL_RTC_ALMB_GetMask + * @param RTCx RTC Instance + * @retval Returned value can be can be a combination of the following values: + * @arg @ref LL_RTC_ALMB_MASK_NONE + * @arg @ref LL_RTC_ALMB_MASK_DATEWEEKDAY + * @arg @ref LL_RTC_ALMB_MASK_HOURS + * @arg @ref LL_RTC_ALMB_MASK_MINUTES + * @arg @ref LL_RTC_ALMB_MASK_SECONDS + * @arg @ref LL_RTC_ALMB_MASK_ALL + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetMask(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_MSK4 | RTC_ALRMBR_MSK3 | RTC_ALRMBR_MSK2 | RTC_ALRMBR_MSK1)); +} + +/** + * @brief Enable AlarmB Week day selection (DU[3:0] represents the week day. DT[1:0] is do not care) + * @rmtoll ALRMBR WDSEL LL_RTC_ALMB_EnableWeekday + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_EnableWeekday(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->ALRMBR, RTC_ALRMBR_WDSEL); +} + +/** + * @brief Disable AlarmB Week day selection (DU[3:0] represents the date ) + * @rmtoll ALRMBR WDSEL LL_RTC_ALMB_DisableWeekday + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_DisableWeekday(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->ALRMBR, RTC_ALRMBR_WDSEL); +} + +/** + * @brief Set ALARM B Day in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Day from binary to BCD format + * @rmtoll ALRMBR DT LL_RTC_ALMB_SetDay\n + * ALRMBR DU LL_RTC_ALMB_SetDay + * @param RTCx RTC Instance + * @param Day Value between Min_Data=0x01 and Max_Data=0x31 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetDay(RTC_TypeDef *RTCx, uint32_t Day) +{ + MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_DT | RTC_ALRMBR_DU), + (((Day & 0xF0U) << (RTC_ALRMBR_DT_Pos - 4U)) | ((Day & 0x0FU) << RTC_ALRMBR_DU_Pos))); +} + +/** + * @brief Get ALARM B Day in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary format + * @rmtoll ALRMBR DT LL_RTC_ALMB_GetDay\n + * ALRMBR DU LL_RTC_ALMB_GetDay + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x31 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetDay(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_DT | RTC_ALRMBR_DU)); + return (uint32_t)((((temp & RTC_ALRMBR_DT) >> RTC_ALRMBR_DT_Pos) << 4U) | ((temp & RTC_ALRMBR_DU) >> RTC_ALRMBR_DU_Pos)); +} + +/** + * @brief Set ALARM B Weekday + * @rmtoll ALRMBR DU LL_RTC_ALMB_SetWeekDay + * @param RTCx RTC Instance + * @param WeekDay This parameter can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay) +{ + MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_DU, WeekDay << RTC_ALRMBR_DU_Pos); +} + +/** + * @brief Get ALARM B Weekday + * @rmtoll ALRMBR DU LL_RTC_ALMB_GetWeekDay + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetWeekDay(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_DU) >> RTC_ALRMBR_DU_Pos); +} + +/** + * @brief Set ALARM B time format (AM/24-hour or PM notation) + * @rmtoll ALRMBR PM LL_RTC_ALMB_SetTimeFormat + * @param RTCx RTC Instance + * @param TimeFormat This parameter can be one of the following values: + * @arg @ref LL_RTC_ALMB_TIME_FORMAT_AM + * @arg @ref LL_RTC_ALMB_TIME_FORMAT_PM + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetTimeFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat) +{ + MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_PM, TimeFormat); +} + +/** + * @brief Get ALARM B time format (AM or PM notation) + * @rmtoll ALRMBR PM LL_RTC_ALMB_GetTimeFormat + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_ALMB_TIME_FORMAT_AM + * @arg @ref LL_RTC_ALMB_TIME_FORMAT_PM + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetTimeFormat(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMBR, RTC_ALRMBR_PM)); +} + +/** + * @brief Set ALARM B Hours in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Hours from binary to BCD format + * @rmtoll ALRMBR HT LL_RTC_ALMB_SetHour\n + * ALRMBR HU LL_RTC_ALMB_SetHour + * @param RTCx RTC Instance + * @param Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetHour(RTC_TypeDef *RTCx, uint32_t Hours) +{ + MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_HT | RTC_ALRMBR_HU), + (((Hours & 0xF0U) << (RTC_ALRMBR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMBR_HU_Pos))); +} + +/** + * @brief Get ALARM B Hours in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Hours from BCD to Binary format + * @rmtoll ALRMBR HT LL_RTC_ALMB_GetHour\n + * ALRMBR HU LL_RTC_ALMB_GetHour + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetHour(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_HT | RTC_ALRMBR_HU)); + return (uint32_t)((((temp & RTC_ALRMBR_HT) >> RTC_ALRMBR_HT_Pos) << 4U) | ((temp & RTC_ALRMBR_HU) >> RTC_ALRMBR_HU_Pos)); +} + +/** + * @brief Set ALARM B Minutes in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Minutes from binary to BCD format + * @rmtoll ALRMBR MNT LL_RTC_ALMB_SetMinute\n + * ALRMBR MNU LL_RTC_ALMB_SetMinute + * @param RTCx RTC Instance + * @param Minutes between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes) +{ + MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU), + (((Minutes & 0xF0U) << (RTC_ALRMBR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMBR_MNU_Pos))); +} + +/** + * @brief Get ALARM B Minutes in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Minutes from BCD to Binary format + * @rmtoll ALRMBR MNT LL_RTC_ALMB_GetMinute\n + * ALRMBR MNU LL_RTC_ALMB_GetMinute + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetMinute(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)); + return (uint32_t)((((temp & RTC_ALRMBR_MNT) >> RTC_ALRMBR_MNT_Pos) << 4U) | ((temp & RTC_ALRMBR_MNU) >> RTC_ALRMBR_MNU_Pos)); +} + +/** + * @brief Set ALARM B Seconds in BCD format + * @note helper macro __LL_RTC_CONVERT_BIN2BCD is available to convert Seconds from binary to BCD format + * @rmtoll ALRMBR ST LL_RTC_ALMB_SetSecond\n + * ALRMBR SU LL_RTC_ALMB_SetSecond + * @param RTCx RTC Instance + * @param Seconds Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds) +{ + MODIFY_REG(RTCx->ALRMBR, (RTC_ALRMBR_ST | RTC_ALRMBR_SU), + (((Seconds & 0xF0U) << (RTC_ALRMBR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMBR_SU_Pos))); +} + +/** + * @brief Get ALARM B Seconds in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD to Binary format + * @rmtoll ALRMBR ST LL_RTC_ALMB_GetSecond\n + * ALRMBR SU LL_RTC_ALMB_GetSecond + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetSecond(RTC_TypeDef *RTCx) +{ + register uint32_t temp; + + temp = READ_BIT(RTCx->ALRMBR, (RTC_ALRMBR_ST | RTC_ALRMBR_SU)); + return (uint32_t)((((temp & RTC_ALRMBR_ST) >> RTC_ALRMBR_ST_Pos) << 4U) | ((temp & RTC_ALRMBR_SU) >> RTC_ALRMBR_SU_Pos)); +} + +/** + * @brief Set Alarm B Time (hour, minute and second) in BCD format + * @rmtoll ALRMBR PM LL_RTC_ALMB_ConfigTime\n + * ALRMBR HT LL_RTC_ALMB_ConfigTime\n + * ALRMBR HU LL_RTC_ALMB_ConfigTime\n + * ALRMBR MNT LL_RTC_ALMB_ConfigTime\n + * ALRMBR MNU LL_RTC_ALMB_ConfigTime\n + * ALRMBR ST LL_RTC_ALMB_ConfigTime\n + * ALRMBR SU LL_RTC_ALMB_ConfigTime + * @param RTCx RTC Instance + * @param Format12_24 This parameter can be one of the following values: + * @arg @ref LL_RTC_ALMB_TIME_FORMAT_AM + * @arg @ref LL_RTC_ALMB_TIME_FORMAT_PM + * @param Hours Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + * @param Minutes Value between Min_Data=0x00 and Max_Data=0x59 + * @param Seconds Value between Min_Data=0x00 and Max_Data=0x59 + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_ConfigTime(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds) +{ + register uint32_t temp; + + temp = Format12_24 | (((Hours & 0xF0U) << (RTC_ALRMBR_HT_Pos - 4U)) | ((Hours & 0x0FU) << RTC_ALRMBR_HU_Pos)) | \ + (((Minutes & 0xF0U) << (RTC_ALRMBR_MNT_Pos - 4U)) | ((Minutes & 0x0FU) << RTC_ALRMBR_MNU_Pos)) | \ + (((Seconds & 0xF0U) << (RTC_ALRMBR_ST_Pos - 4U)) | ((Seconds & 0x0FU) << RTC_ALRMBR_SU_Pos)); + + MODIFY_REG(RTCx->ALRMBR, RTC_ALRMBR_PM| RTC_ALRMBR_HT | RTC_ALRMBR_HU | RTC_ALRMBR_MNT | RTC_ALRMBR_MNU | RTC_ALRMBR_ST | RTC_ALRMBR_SU, temp); +} + +/** + * @brief Get Alarm B Time (hour, minute and second) in BCD format + * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND + * are available to get independently each parameter. + * @rmtoll ALRMBR HT LL_RTC_ALMB_GetTime\n + * ALRMBR HU LL_RTC_ALMB_GetTime\n + * ALRMBR MNT LL_RTC_ALMB_GetTime\n + * ALRMBR MNU LL_RTC_ALMB_GetTime\n + * ALRMBR ST LL_RTC_ALMB_GetTime\n + * ALRMBR SU LL_RTC_ALMB_GetTime + * @param RTCx RTC Instance + * @retval Combination of hours, minutes and seconds. + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetTime(RTC_TypeDef *RTCx) +{ + return (uint32_t)((LL_RTC_ALMB_GetHour(RTCx) << RTC_OFFSET_HOUR) | (LL_RTC_ALMB_GetMinute(RTCx) << RTC_OFFSET_MINUTE) | LL_RTC_ALMB_GetSecond(RTCx)); +} + +/** + * @brief Set Alarm B Mask the most-significant bits starting at this bit + * @note This register can be written only when ALRBE is reset in RTC_CR register, + * or in initialization mode. + * @rmtoll ALRMBSSR MASKSS LL_RTC_ALMB_SetSubSecondMask + * @param RTCx RTC Instance + * @param Mask Value between Min_Data=0x00 and Max_Data=0xF + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetSubSecondMask(RTC_TypeDef *RTCx, uint32_t Mask) +{ + MODIFY_REG(RTCx->ALRMBSSR, RTC_ALRMBSSR_MASKSS, Mask << RTC_ALRMBSSR_MASKSS_Pos); +} + +/** + * @brief Get Alarm B Mask the most-significant bits starting at this bit + * @rmtoll ALRMBSSR MASKSS LL_RTC_ALMB_GetSubSecondMask + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0xF + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetSubSecondMask(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMBSSR, RTC_ALRMBSSR_MASKSS) >> RTC_ALRMBSSR_MASKSS_Pos); +} + +/** + * @brief Set Alarm B Sub seconds value + * @rmtoll ALRMBSSR SS LL_RTC_ALMB_SetSubSecond + * @param RTCx RTC Instance + * @param Subsecond Value between Min_Data=0x00 and Max_Data=0x7FFF + * @retval None + */ +__STATIC_INLINE void LL_RTC_ALMB_SetSubSecond(RTC_TypeDef *RTCx, uint32_t Subsecond) +{ + MODIFY_REG(RTCx->ALRMBSSR, RTC_ALRMBSSR_SS, Subsecond); +} + +/** + * @brief Get Alarm B Sub seconds value + * @rmtoll ALRMBSSR SS LL_RTC_ALMB_GetSubSecond + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x7FFF + */ +__STATIC_INLINE uint32_t LL_RTC_ALMB_GetSubSecond(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->ALRMBSSR, RTC_ALRMBSSR_SS)); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_Timestamp Timestamp + * @{ + */ + +/** + * @brief Enable internal event timestamp + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR ITSE LL_RTC_TS_EnableInternalEvent + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TS_EnableInternalEvent(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_ITSE); +} + +/** + * @brief Disable internal event timestamp + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR ITSE LL_RTC_TS_DisableInternalEvent + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TS_DisableInternalEvent(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_ITSE); +} + +/** + * @brief Enable Timestamp + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR TSE LL_RTC_TS_Enable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TS_Enable(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_TSE); +} + +/** + * @brief Disable Timestamp + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR TSE LL_RTC_TS_Disable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TS_Disable(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_TSE); +} + +/** + * @brief Set Time-stamp event active edge + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note TSE must be reset when TSEDGE is changed to avoid unwanted TSF setting + * @rmtoll CR TSEDGE LL_RTC_TS_SetActiveEdge + * @param RTCx RTC Instance + * @param Edge This parameter can be one of the following values: + * @arg @ref LL_RTC_TIMESTAMP_EDGE_RISING + * @arg @ref LL_RTC_TIMESTAMP_EDGE_FALLING + * @retval None + */ +__STATIC_INLINE void LL_RTC_TS_SetActiveEdge(RTC_TypeDef *RTCx, uint32_t Edge) +{ + MODIFY_REG(RTCx->CR, RTC_CR_TSEDGE, Edge); +} + +/** + * @brief Get Time-stamp event active edge + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR TSEDGE LL_RTC_TS_GetActiveEdge + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_TIMESTAMP_EDGE_RISING + * @arg @ref LL_RTC_TIMESTAMP_EDGE_FALLING + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetActiveEdge(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_TSEDGE)); +} + +/** + * @brief Get Timestamp AM/PM notation (AM or 24-hour format) + * @rmtoll TSTR PM LL_RTC_TS_GetTimeFormat + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_TS_TIME_FORMAT_AM + * @arg @ref LL_RTC_TS_TIME_FORMAT_PM + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetTimeFormat(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_PM)); +} + +/** + * @brief Get Timestamp Hours in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Hours from BCD to Binary format + * @rmtoll TSTR HT LL_RTC_TS_GetHour\n + * TSTR HU LL_RTC_TS_GetHour + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x12 or between Min_Data=0x00 and Max_Data=0x23 + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetHour(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_HT | RTC_TSTR_HU) >> RTC_TSTR_HU_Pos); +} + +/** + * @brief Get Timestamp Minutes in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Minutes from BCD to Binary format + * @rmtoll TSTR MNT LL_RTC_TS_GetMinute\n + * TSTR MNU LL_RTC_TS_GetMinute + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetMinute(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_MNT | RTC_TSTR_MNU) >> RTC_TSTR_MNU_Pos); +} + +/** + * @brief Get Timestamp Seconds in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Seconds from BCD to Binary format + * @rmtoll TSTR ST LL_RTC_TS_GetSecond\n + * TSTR SU LL_RTC_TS_GetSecond + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x59 + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetSecond(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSTR, RTC_TSTR_ST | RTC_TSTR_SU)); +} + +/** + * @brief Get Timestamp time (hour, minute and second) in BCD format + * @note helper macros __LL_RTC_GET_HOUR, __LL_RTC_GET_MINUTE and __LL_RTC_GET_SECOND + * are available to get independently each parameter. + * @rmtoll TSTR HT LL_RTC_TS_GetTime\n + * TSTR HU LL_RTC_TS_GetTime\n + * TSTR MNT LL_RTC_TS_GetTime\n + * TSTR MNU LL_RTC_TS_GetTime\n + * TSTR ST LL_RTC_TS_GetTime\n + * TSTR SU LL_RTC_TS_GetTime + * @param RTCx RTC Instance + * @retval Combination of hours, minutes and seconds. + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetTime(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSTR, + RTC_TSTR_HT | RTC_TSTR_HU | RTC_TSTR_MNT | RTC_TSTR_MNU | RTC_TSTR_ST | RTC_TSTR_SU)); +} + +/** + * @brief Get Timestamp Week day + * @rmtoll TSDR WDU LL_RTC_TS_GetWeekDay + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_WEEKDAY_MONDAY + * @arg @ref LL_RTC_WEEKDAY_TUESDAY + * @arg @ref LL_RTC_WEEKDAY_WEDNESDAY + * @arg @ref LL_RTC_WEEKDAY_THURSDAY + * @arg @ref LL_RTC_WEEKDAY_FRIDAY + * @arg @ref LL_RTC_WEEKDAY_SATURDAY + * @arg @ref LL_RTC_WEEKDAY_SUNDAY + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetWeekDay(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_WDU) >> RTC_TSDR_WDU_Pos); +} + +/** + * @brief Get Timestamp Month in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Month from BCD to Binary format + * @rmtoll TSDR MT LL_RTC_TS_GetMonth\n + * TSDR MU LL_RTC_TS_GetMonth + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_MONTH_JANUARY + * @arg @ref LL_RTC_MONTH_FEBRUARY + * @arg @ref LL_RTC_MONTH_MARCH + * @arg @ref LL_RTC_MONTH_APRIL + * @arg @ref LL_RTC_MONTH_MAY + * @arg @ref LL_RTC_MONTH_JUNE + * @arg @ref LL_RTC_MONTH_JULY + * @arg @ref LL_RTC_MONTH_AUGUST + * @arg @ref LL_RTC_MONTH_SEPTEMBER + * @arg @ref LL_RTC_MONTH_OCTOBER + * @arg @ref LL_RTC_MONTH_NOVEMBER + * @arg @ref LL_RTC_MONTH_DECEMBER + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetMonth(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_MT | RTC_TSDR_MU) >> RTC_TSDR_MU_Pos); +} + +/** + * @brief Get Timestamp Day in BCD format + * @note helper macro __LL_RTC_CONVERT_BCD2BIN is available to convert Day from BCD to Binary format + * @rmtoll TSDR DT LL_RTC_TS_GetDay\n + * TSDR DU LL_RTC_TS_GetDay + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x01 and Max_Data=0x31 + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetDay(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_DT | RTC_TSDR_DU)); +} + +/** + * @brief Get Timestamp date (WeekDay, Day and Month) in BCD format + * @note helper macros __LL_RTC_GET_WEEKDAY, __LL_RTC_GET_MONTH, + * and __LL_RTC_GET_DAY are available to get independently each parameter. + * @rmtoll TSDR WDU LL_RTC_TS_GetDate\n + * TSDR MT LL_RTC_TS_GetDate\n + * TSDR MU LL_RTC_TS_GetDate\n + * TSDR DT LL_RTC_TS_GetDate\n + * TSDR DU LL_RTC_TS_GetDate + * @param RTCx RTC Instance + * @retval Combination of Weekday, Day and Month + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetDate(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSDR, RTC_TSDR_WDU | RTC_TSDR_MT | RTC_TSDR_MU | RTC_TSDR_DT | RTC_TSDR_DU)); +} + +/** + * @brief Get time-stamp sub second value + * @rmtoll TSSSR SS LL_RTC_TS_GetSubSecond + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_RTC_TS_GetSubSecond(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TSSSR, RTC_TSSSR_SS)); +} + +#if defined(RTC_TAMPCR_TAMPTS) +/** + * @brief Activate timestamp on tamper detection event + * @rmtoll TAMPCR TAMPTS LL_RTC_TS_EnableOnTamper + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TS_EnableOnTamper(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPTS); +} + +/** + * @brief Disable timestamp on tamper detection event + * @rmtoll TAMPCR TAMPTS LL_RTC_TS_DisableOnTamper + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TS_DisableOnTamper(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPTS); +} +#endif /* RTC_TAMPCR_TAMPTS */ + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_Tamper Tamper + * @{ + */ + +/** + * @brief Enable RTC_TAMPx input detection + * @rmtoll TAMPCR TAMP1E LL_RTC_TAMPER_Enable\n + * TAMPCR TAMP2E LL_RTC_TAMPER_Enable\n + * TAMPCR TAMP3E LL_RTC_TAMPER_Enable + * @param RTCx RTC Instance + * @param Tamper This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_1 (*) + * @arg @ref LL_RTC_TAMPER_2 + * @arg @ref LL_RTC_TAMPER_3 (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_Enable(RTC_TypeDef *RTCx, uint32_t Tamper) +{ + SET_BIT(RTCx->TAMPCR, Tamper); +} + +/** + * @brief Clear RTC_TAMPx input detection + * @rmtoll TAMPCR TAMP1E LL_RTC_TAMPER_Disable\n + * TAMPCR TAMP2E LL_RTC_TAMPER_Disable\n + * TAMPCR TAMP3E LL_RTC_TAMPER_Disable + * @param RTCx RTC Instance + * @param Tamper This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_1 (*) + * @arg @ref LL_RTC_TAMPER_2 + * @arg @ref LL_RTC_TAMPER_3 (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_Disable(RTC_TypeDef *RTCx, uint32_t Tamper) +{ + CLEAR_BIT(RTCx->TAMPCR, Tamper); +} + +/** + * @brief Enable Tamper mask flag + * @note Associated Tamper IT must not enabled when tamper mask is set. + * @rmtoll TAMPCR TAMP1MF LL_RTC_TAMPER_EnableMask\n + * TAMPCR TAMP2MF LL_RTC_TAMPER_EnableMask\n + * TAMPCR TAMP3MF LL_RTC_TAMPER_EnableMask + * @param RTCx RTC Instance + * @param Mask This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_MASK_TAMPER1 (*) + * @arg @ref LL_RTC_TAMPER_MASK_TAMPER2 + * @arg @ref LL_RTC_TAMPER_MASK_TAMPER3 (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_EnableMask(RTC_TypeDef *RTCx, uint32_t Mask) +{ + SET_BIT(RTCx->TAMPCR, Mask); +} + +/** + * @brief Disable Tamper mask flag + * @rmtoll TAMPCR TAMP1MF LL_RTC_TAMPER_DisableMask\n + * TAMPCR TAMP2MF LL_RTC_TAMPER_DisableMask\n + * TAMPCR TAMP3MF LL_RTC_TAMPER_DisableMask + * @param RTCx RTC Instance + * @param Mask This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_MASK_TAMPER1 (*) + * @arg @ref LL_RTC_TAMPER_MASK_TAMPER2 + * @arg @ref LL_RTC_TAMPER_MASK_TAMPER3 (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_DisableMask(RTC_TypeDef *RTCx, uint32_t Mask) +{ + CLEAR_BIT(RTCx->TAMPCR, Mask); +} + +/** + * @brief Enable backup register erase after Tamper event detection + * @rmtoll TAMPCR TAMP1NOERASE LL_RTC_TAMPER_EnableEraseBKP\n + * TAMPCR TAMP2NOERASE LL_RTC_TAMPER_EnableEraseBKP\n + * TAMPCR TAMP3NOERASE LL_RTC_TAMPER_EnableEraseBKP + * @param RTCx RTC Instance + * @param Tamper This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER1 (*) + * @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER2 + * @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER3 (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_EnableEraseBKP(RTC_TypeDef *RTCx, uint32_t Tamper) +{ + CLEAR_BIT(RTCx->TAMPCR, Tamper); +} + +/** + * @brief Disable backup register erase after Tamper event detection + * @rmtoll TAMPCR TAMP1NOERASE LL_RTC_TAMPER_DisableEraseBKP\n + * TAMPCR TAMP2NOERASE LL_RTC_TAMPER_DisableEraseBKP\n + * TAMPCR TAMP3NOERASE LL_RTC_TAMPER_DisableEraseBKP + * @param RTCx RTC Instance + * @param Tamper This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER1 (*) + * @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER2 + * @arg @ref LL_RTC_TAMPER_NOERASE_TAMPER3 (*) + * + * (*) Value not defined in all devices. \n + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_DisableEraseBKP(RTC_TypeDef *RTCx, uint32_t Tamper) +{ + SET_BIT(RTCx->TAMPCR, Tamper); +} + +#if defined(RTC_TAMPCR_TAMPPUDIS) +/** + * @brief Disable RTC_TAMPx pull-up disable (Disable precharge of RTC_TAMPx pins) + * @rmtoll TAMPCR TAMPPUDIS LL_RTC_TAMPER_DisablePullUp + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_DisablePullUp(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPPUDIS); +} + +/** + * @brief Enable RTC_TAMPx pull-up disable ( Precharge RTC_TAMPx pins before sampling) + * @rmtoll TAMPCR TAMPPUDIS LL_RTC_TAMPER_EnablePullUp + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_EnablePullUp(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPPUDIS); +} +#endif /* RTC_TAMPCR_TAMPPUDIS */ + +#if defined(RTC_TAMPCR_TAMPPRCH) +/** + * @brief Set RTC_TAMPx precharge duration + * @rmtoll TAMPCR TAMPPRCH LL_RTC_TAMPER_SetPrecharge + * @param RTCx RTC Instance + * @param Duration This parameter can be one of the following values: + * @arg @ref LL_RTC_TAMPER_DURATION_1RTCCLK + * @arg @ref LL_RTC_TAMPER_DURATION_2RTCCLK + * @arg @ref LL_RTC_TAMPER_DURATION_4RTCCLK + * @arg @ref LL_RTC_TAMPER_DURATION_8RTCCLK + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_SetPrecharge(RTC_TypeDef *RTCx, uint32_t Duration) +{ + MODIFY_REG(RTCx->TAMPCR, RTC_TAMPCR_TAMPPRCH, Duration); +} + +/** + * @brief Get RTC_TAMPx precharge duration + * @rmtoll TAMPCR TAMPPRCH LL_RTC_TAMPER_GetPrecharge + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_TAMPER_DURATION_1RTCCLK + * @arg @ref LL_RTC_TAMPER_DURATION_2RTCCLK + * @arg @ref LL_RTC_TAMPER_DURATION_4RTCCLK + * @arg @ref LL_RTC_TAMPER_DURATION_8RTCCLK + */ +__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetPrecharge(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPPRCH)); +} +#endif /* RTC_TAMPCR_TAMPPRCH */ + +#if defined(RTC_TAMPCR_TAMPFLT) +/** + * @brief Set RTC_TAMPx filter count + * @rmtoll TAMPCR TAMPFLT LL_RTC_TAMPER_SetFilterCount + * @param RTCx RTC Instance + * @param FilterCount This parameter can be one of the following values: + * @arg @ref LL_RTC_TAMPER_FILTER_DISABLE + * @arg @ref LL_RTC_TAMPER_FILTER_2SAMPLE + * @arg @ref LL_RTC_TAMPER_FILTER_4SAMPLE + * @arg @ref LL_RTC_TAMPER_FILTER_8SAMPLE + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_SetFilterCount(RTC_TypeDef *RTCx, uint32_t FilterCount) +{ + MODIFY_REG(RTCx->TAMPCR, RTC_TAMPCR_TAMPFLT, FilterCount); +} + +/** + * @brief Get RTC_TAMPx filter count + * @rmtoll TAMPCR TAMPFLT LL_RTC_TAMPER_GetFilterCount + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_TAMPER_FILTER_DISABLE + * @arg @ref LL_RTC_TAMPER_FILTER_2SAMPLE + * @arg @ref LL_RTC_TAMPER_FILTER_4SAMPLE + * @arg @ref LL_RTC_TAMPER_FILTER_8SAMPLE + */ +__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetFilterCount(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPFLT)); +} +#endif /* RTC_TAMPCR_TAMPFLT */ + +#if defined(RTC_TAMPCR_TAMPFREQ) +/** + * @brief Set Tamper sampling frequency + * @rmtoll TAMPCR TAMPFREQ LL_RTC_TAMPER_SetSamplingFreq + * @param RTCx RTC Instance + * @param SamplingFreq This parameter can be one of the following values: + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_32768 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_16384 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_8192 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_4096 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_2048 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_1024 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_512 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_256 + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_SetSamplingFreq(RTC_TypeDef *RTCx, uint32_t SamplingFreq) +{ + MODIFY_REG(RTCx->TAMPCR, RTC_TAMPCR_TAMPFREQ, SamplingFreq); +} + +/** + * @brief Get Tamper sampling frequency + * @rmtoll TAMPCR TAMPFREQ LL_RTC_TAMPER_GetSamplingFreq + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_32768 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_16384 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_8192 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_4096 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_2048 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_1024 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_512 + * @arg @ref LL_RTC_TAMPER_SAMPLFREQDIV_256 + */ +__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetSamplingFreq(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPFREQ)); +} +#endif /* RTC_TAMPCR_TAMPFREQ */ + +/** + * @brief Enable Active level for Tamper input + * @rmtoll TAMPCR TAMP1TRG LL_RTC_TAMPER_EnableActiveLevel\n + * TAMPCR TAMP2TRG LL_RTC_TAMPER_EnableActiveLevel\n + * TAMPCR TAMP3TRG LL_RTC_TAMPER_EnableActiveLevel + * @param RTCx RTC Instance + * @param Tamper This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP1 + * @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP2 + * @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP3 + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_EnableActiveLevel(RTC_TypeDef *RTCx, uint32_t Tamper) +{ + SET_BIT(RTCx->TAMPCR, Tamper); +} + +/** + * @brief Disable Active level for Tamper input + * @rmtoll TAMPCR TAMP1TRG LL_RTC_TAMPER_DisableActiveLevel\n + * TAMPCR TAMP2TRG LL_RTC_TAMPER_DisableActiveLevel\n + * TAMPCR TAMP3TRG LL_RTC_TAMPER_DisableActiveLevel + * @param RTCx RTC Instance + * @param Tamper This parameter can be a combination of the following values: + * @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP1 + * @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP2 + * @arg @ref LL_RTC_TAMPER_ACTIVELEVEL_TAMP3 + * + * @retval None + */ +__STATIC_INLINE void LL_RTC_TAMPER_DisableActiveLevel(RTC_TypeDef *RTCx, uint32_t Tamper) +{ + CLEAR_BIT(RTCx->TAMPCR, Tamper); +} + +/** + * @} + */ + +#if defined(RTC_WAKEUP_SUPPORT) +/** @defgroup RTC_LL_EF_Wakeup Wakeup + * @{ + */ + +/** + * @brief Enable Wakeup timer + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR WUTE LL_RTC_WAKEUP_Enable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_WAKEUP_Enable(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_WUTE); +} + +/** + * @brief Disable Wakeup timer + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR WUTE LL_RTC_WAKEUP_Disable + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_WAKEUP_Disable(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_WUTE); +} + +/** + * @brief Check if Wakeup timer is enabled or not + * @rmtoll CR WUTE LL_RTC_WAKEUP_IsEnabled + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_WAKEUP_IsEnabled(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) ? 1UL : 0UL); +} + +/** + * @brief Select Wakeup clock + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note Bit can be written only when RTC_CR WUTE bit = 0 and RTC_ISR WUTWF bit = 1 + * @rmtoll CR WUCKSEL LL_RTC_WAKEUP_SetClock + * @param RTCx RTC Instance + * @param WakeupClock This parameter can be one of the following values: + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_16 + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_8 + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_4 + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_2 + * @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE + * @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT + * @retval None + */ +__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock) +{ + MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock); +} + +/** + * @brief Get Wakeup clock + * @rmtoll CR WUCKSEL LL_RTC_WAKEUP_GetClock + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_16 + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_8 + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_4 + * @arg @ref LL_RTC_WAKEUPCLOCK_DIV_2 + * @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE + * @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT + */ +__STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetClock(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_WUCKSEL)); +} + +/** + * @brief Set Wakeup auto-reload value + * @note Bit can be written only when WUTWF is set to 1 in RTC_ISR + * @rmtoll WUTR WUT LL_RTC_WAKEUP_SetAutoReload + * @param RTCx RTC Instance + * @param Value Value between Min_Data=0x00 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_RTC_WAKEUP_SetAutoReload(RTC_TypeDef *RTCx, uint32_t Value) +{ + MODIFY_REG(RTCx->WUTR, RTC_WUTR_WUT, Value); +} + +/** + * @brief Get Wakeup auto-reload value + * @rmtoll WUTR WUT LL_RTC_WAKEUP_GetAutoReload + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetAutoReload(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->WUTR, RTC_WUTR_WUT)); +} + +/** + * @} + */ +#endif /* RTC_WAKEUP_SUPPORT */ + +#if defined(RTC_BACKUP_SUPPORT) +/** @defgroup RTC_LL_EF_Backup_Registers Backup_Registers + * @{ + */ + +/** + * @brief Writes a data in a specified RTC Backup data register. + * @rmtoll BKPxR BKP LL_RTC_BAK_SetRegister + * @param RTCx RTC Instance + * @param BackupRegister This parameter can be one of the following values: + * @arg @ref LL_RTC_BKP_DR0 + * @arg @ref LL_RTC_BKP_DR1 + * @arg @ref LL_RTC_BKP_DR2 + * @arg @ref LL_RTC_BKP_DR3 + * @arg @ref LL_RTC_BKP_DR4 + * @arg @ref LL_RTC_BKP_DR5 + * @arg @ref LL_RTC_BKP_DR6 + * @arg @ref LL_RTC_BKP_DR7 + * @arg @ref LL_RTC_BKP_DR8 + * @arg @ref LL_RTC_BKP_DR9 + * @arg @ref LL_RTC_BKP_DR10 + * @arg @ref LL_RTC_BKP_DR11 + * @arg @ref LL_RTC_BKP_DR12 + * @arg @ref LL_RTC_BKP_DR13 + * @arg @ref LL_RTC_BKP_DR14 + * @arg @ref LL_RTC_BKP_DR15 + * @arg @ref LL_RTC_BKP_DR16 + * @arg @ref LL_RTC_BKP_DR17 + * @arg @ref LL_RTC_BKP_DR18 + * @arg @ref LL_RTC_BKP_DR19 + * @param Data Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF + * @retval None + */ +__STATIC_INLINE void LL_RTC_BAK_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data) +{ + register __IO uint32_t* tmp; + + tmp = &(RTCx->BKP0R) + BackupRegister; + + *tmp = Data; +} + +/** + * @brief Reads data from the specified RTC Backup data Register. + * @rmtoll BKPxR BKP LL_RTC_BAK_GetRegister + * @param RTCx RTC Instance + * @param BackupRegister This parameter can be one of the following values: + * @arg @ref LL_RTC_BKP_DR0 + * @arg @ref LL_RTC_BKP_DR1 + * @arg @ref LL_RTC_BKP_DR2 + * @arg @ref LL_RTC_BKP_DR3 + * @arg @ref LL_RTC_BKP_DR4 + * @arg @ref LL_RTC_BKP_DR5 + * @arg @ref LL_RTC_BKP_DR6 + * @arg @ref LL_RTC_BKP_DR7 + * @arg @ref LL_RTC_BKP_DR8 + * @arg @ref LL_RTC_BKP_DR9 + * @arg @ref LL_RTC_BKP_DR10 + * @arg @ref LL_RTC_BKP_DR11 + * @arg @ref LL_RTC_BKP_DR12 + * @arg @ref LL_RTC_BKP_DR13 + * @arg @ref LL_RTC_BKP_DR14 + * @arg @ref LL_RTC_BKP_DR15 + * @arg @ref LL_RTC_BKP_DR16 + * @arg @ref LL_RTC_BKP_DR17 + * @arg @ref LL_RTC_BKP_DR18 + * @arg @ref LL_RTC_BKP_DR19 + * @retval Value between Min_Data=0x00 and Max_Data=0xFFFFFFFF + */ +__STATIC_INLINE uint32_t LL_RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister) +{ + register const __IO uint32_t *tmp; + + tmp = &(RTCx->BKP0R) + BackupRegister; + + /* Read the specified register */ + return *tmp; +} + +/** + * @} + */ +#endif /* RTC_BACKUP_SUPPORT */ + +/** @defgroup RTC_LL_EF_Calibration Calibration + * @{ + */ + +/** + * @brief Set Calibration output frequency (1 Hz or 512 Hz) + * @note Bits are write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR COE LL_RTC_CAL_SetOutputFreq\n + * CR COSEL LL_RTC_CAL_SetOutputFreq + * @param RTCx RTC Instance + * @param Frequency This parameter can be one of the following values: + * @arg @ref LL_RTC_CALIB_OUTPUT_NONE + * @arg @ref LL_RTC_CALIB_OUTPUT_1HZ + * @arg @ref LL_RTC_CALIB_OUTPUT_512HZ + * @retval None + */ +__STATIC_INLINE void LL_RTC_CAL_SetOutputFreq(RTC_TypeDef *RTCx, uint32_t Frequency) +{ + MODIFY_REG(RTCx->CR, RTC_CR_COE | RTC_CR_COSEL, Frequency); +} + +/** + * @brief Get Calibration output frequency (1 Hz or 512 Hz) + * @rmtoll CR COE LL_RTC_CAL_GetOutputFreq\n + * CR COSEL LL_RTC_CAL_GetOutputFreq + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_CALIB_OUTPUT_NONE + * @arg @ref LL_RTC_CALIB_OUTPUT_1HZ + * @arg @ref LL_RTC_CALIB_OUTPUT_512HZ + */ +__STATIC_INLINE uint32_t LL_RTC_CAL_GetOutputFreq(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CR, RTC_CR_COE | RTC_CR_COSEL)); +} + +/** + * @brief Insert or not One RTCCLK pulse every 2exp11 pulses (frequency increased by 488.5 ppm) + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note Bit can be written only when RECALPF is set to 0 in RTC_ISR + * @rmtoll CALR CALP LL_RTC_CAL_SetPulse + * @param RTCx RTC Instance + * @param Pulse This parameter can be one of the following values: + * @arg @ref LL_RTC_CALIB_INSERTPULSE_NONE + * @arg @ref LL_RTC_CALIB_INSERTPULSE_SET + * @retval None + */ +__STATIC_INLINE void LL_RTC_CAL_SetPulse(RTC_TypeDef *RTCx, uint32_t Pulse) +{ + MODIFY_REG(RTCx->CALR, RTC_CALR_CALP, Pulse); +} + +/** + * @brief Check if one RTCCLK has been inserted or not every 2exp11 pulses (frequency increased by 488.5 ppm) + * @rmtoll CALR CALP LL_RTC_CAL_IsPulseInserted + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_CAL_IsPulseInserted(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CALR, RTC_CALR_CALP) == (RTC_CALR_CALP)) ? 1UL : 0UL); +} + +/** + * @brief Set the calibration cycle period + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note Bit can be written only when RECALPF is set to 0 in RTC_ISR + * @rmtoll CALR CALW8 LL_RTC_CAL_SetPeriod\n + * CALR CALW16 LL_RTC_CAL_SetPeriod + * @param RTCx RTC Instance + * @param Period This parameter can be one of the following values: + * @arg @ref LL_RTC_CALIB_PERIOD_32SEC + * @arg @ref LL_RTC_CALIB_PERIOD_16SEC + * @arg @ref LL_RTC_CALIB_PERIOD_8SEC + * @retval None + */ +__STATIC_INLINE void LL_RTC_CAL_SetPeriod(RTC_TypeDef *RTCx, uint32_t Period) +{ + MODIFY_REG(RTCx->CALR, RTC_CALR_CALW8 | RTC_CALR_CALW16, Period); +} + +/** + * @brief Get the calibration cycle period + * @rmtoll CALR CALW8 LL_RTC_CAL_GetPeriod\n + * CALR CALW16 LL_RTC_CAL_GetPeriod + * @param RTCx RTC Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_RTC_CALIB_PERIOD_32SEC + * @arg @ref LL_RTC_CALIB_PERIOD_16SEC + * @arg @ref LL_RTC_CALIB_PERIOD_8SEC + */ +__STATIC_INLINE uint32_t LL_RTC_CAL_GetPeriod(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CALR, RTC_CALR_CALW8 | RTC_CALR_CALW16)); +} + +/** + * @brief Set Calibration minus + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @note Bit can be written only when RECALPF is set to 0 in RTC_ISR + * @rmtoll CALR CALM LL_RTC_CAL_SetMinus + * @param RTCx RTC Instance + * @param CalibMinus Value between Min_Data=0x00 and Max_Data=0x1FF + * @retval None + */ +__STATIC_INLINE void LL_RTC_CAL_SetMinus(RTC_TypeDef *RTCx, uint32_t CalibMinus) +{ + MODIFY_REG(RTCx->CALR, RTC_CALR_CALM, CalibMinus); +} + +/** + * @brief Get Calibration minus + * @rmtoll CALR CALM LL_RTC_CAL_GetMinus + * @param RTCx RTC Instance + * @retval Value between Min_Data=0x00 and Max_Data= 0x1FF + */ +__STATIC_INLINE uint32_t LL_RTC_CAL_GetMinus(RTC_TypeDef *RTCx) +{ + return (uint32_t)(READ_BIT(RTCx->CALR, RTC_CALR_CALM)); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Get Internal Time-stamp flag + * @rmtoll ISR ITSF LL_RTC_IsActiveFlag_ITS + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ITS(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_ITSF) == (RTC_ISR_ITSF)) ? 1UL : 0UL); +} + +/** + * @brief Get Recalibration pending Flag + * @rmtoll ISR RECALPF LL_RTC_IsActiveFlag_RECALP + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RECALP(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_RECALPF) == (RTC_ISR_RECALPF)) ? 1UL : 0UL); +} + +#if defined(RTC_TAMPER3_SUPPORT) +/** + * @brief Get RTC_TAMP3 detection flag + * @rmtoll ISR TAMP3F LL_RTC_IsActiveFlag_TAMP3 + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP3(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_TAMP3F) == (RTC_ISR_TAMP3F)) ? 1UL : 0UL); +} +#endif /* RTC_TAMPER3_SUPPORT */ + +#if defined(RTC_TAMPER2_SUPPORT) +/** + * @brief Get RTC_TAMP2 detection flag + * @rmtoll ISR TAMP2F LL_RTC_IsActiveFlag_TAMP2 + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP2(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_TAMP2F) == (RTC_ISR_TAMP2F)) ? 1UL : 0UL); +} +#endif /* RTC_TAMPER2_SUPPORT */ + +#if defined(RTC_TAMPER1_SUPPORT) +/** + * @brief Get RTC_TAMP1 detection flag + * @rmtoll ISR TAMP1F LL_RTC_IsActiveFlag_TAMP1 + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP1(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_TAMP1F) == (RTC_ISR_TAMP1F)) ? 1UL : 0UL); +} +#endif /* RTC_TAMPER1_SUPPORT */ + +/** + * @brief Get Time-stamp overflow flag + * @rmtoll ISR TSOVF LL_RTC_IsActiveFlag_TSOV + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSOV(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_TSOVF) == (RTC_ISR_TSOVF)) ? 1UL : 0UL); +} + +/** + * @brief Get Time-stamp flag + * @rmtoll ISR TSF LL_RTC_IsActiveFlag_TS + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TS(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_TSF) == (RTC_ISR_TSF)) ? 1UL : 0UL); +} + +#if defined(RTC_WAKEUP_SUPPORT) +/** + * @brief Get Wakeup timer flag + * @rmtoll ISR WUTF LL_RTC_IsActiveFlag_WUT + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUT(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_WUTF) == (RTC_ISR_WUTF)) ? 1UL : 0UL); +} +#endif /* RTC_WAKEUP_SUPPORT */ + +/** + * @brief Get Alarm B flag + * @rmtoll ISR ALRBF LL_RTC_IsActiveFlag_ALRB + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRB(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_ALRBF) == (RTC_ISR_ALRBF)) ? 1UL : 0UL); +} + +/** + * @brief Get Alarm A flag + * @rmtoll ISR ALRAF LL_RTC_IsActiveFlag_ALRA + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRA(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_ALRAF) == (RTC_ISR_ALRAF)) ? 1UL : 0UL); +} + +/** + * @brief Clear Internal Time-stamp flag + * @rmtoll ISR ITSF LL_RTC_ClearFlag_ITS + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_ITS(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->ISR, (~((RTC_ISR_ITSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT))); +} + +#if defined(RTC_TAMPER3_SUPPORT) +/** + * @brief Clear RTC_TAMP3 detection flag + * @rmtoll ISR TAMP3F LL_RTC_ClearFlag_TAMP3 + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_TAMP3(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->ISR, (~((RTC_ISR_TAMP3F | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT))); +} +#endif /* RTC_TAMPER3_SUPPORT */ + +#if defined(RTC_TAMPER2_SUPPORT) +/** + * @brief Clear RTC_TAMP2 detection flag + * @rmtoll ISR TAMP2F LL_RTC_ClearFlag_TAMP2 + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_TAMP2(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->ISR, (~((RTC_ISR_TAMP2F | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT))); +} +#endif /* RTC_TAMPER2_SUPPORT */ + +#if defined(RTC_TAMPER1_SUPPORT) +/** + * @brief Clear RTC_TAMP1 detection flag + * @rmtoll ISR TAMP1F LL_RTC_ClearFlag_TAMP1 + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_TAMP1(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->ISR, (~((RTC_ISR_TAMP1F | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT))); +} +#endif /* RTC_TAMPER1_SUPPORT */ + +/** + * @brief Clear Time-stamp overflow flag + * @rmtoll ISR TSOVF LL_RTC_ClearFlag_TSOV + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_TSOV(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->ISR, (~((RTC_ISR_TSOVF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT))); +} + +/** + * @brief Clear Time-stamp flag + * @rmtoll ISR TSF LL_RTC_ClearFlag_TS + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_TS(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->ISR, (~((RTC_ISR_TSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT))); +} + +#if defined(RTC_WAKEUP_SUPPORT) +/** + * @brief Clear Wakeup timer flag + * @rmtoll ISR WUTF LL_RTC_ClearFlag_WUT + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_WUT(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->ISR, (~((RTC_ISR_WUTF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT))); +} +#endif /* RTC_WAKEUP_SUPPORT */ + +/** + * @brief Clear Alarm B flag + * @rmtoll ISR ALRBF LL_RTC_ClearFlag_ALRB + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_ALRB(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->ISR, (~((RTC_ISR_ALRBF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT))); +} + +/** + * @brief Clear Alarm A flag + * @rmtoll ISR ALRAF LL_RTC_ClearFlag_ALRA + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_ALRA(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->ISR, (~((RTC_ISR_ALRAF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT))); +} + +/** + * @brief Get Initialization flag + * @rmtoll ISR INITF LL_RTC_IsActiveFlag_INIT + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INIT(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_INITF) == (RTC_ISR_INITF)) ? 1UL : 0UL); +} + +/** + * @brief Get Registers synchronization flag + * @rmtoll ISR RSF LL_RTC_IsActiveFlag_RS + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RS(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_RSF) == (RTC_ISR_RSF)) ? 1UL : 0UL); +} + +/** + * @brief Clear Registers synchronization flag + * @rmtoll ISR RSF LL_RTC_ClearFlag_RS + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_ClearFlag_RS(RTC_TypeDef *RTCx) +{ + WRITE_REG(RTCx->ISR, (~((RTC_ISR_RSF | RTC_ISR_INIT) & 0x0000FFFFU) | (RTCx->ISR & RTC_ISR_INIT))); +} + +/** + * @brief Get Initialization status flag + * @rmtoll ISR INITS LL_RTC_IsActiveFlag_INITS + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INITS(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_INITS) == (RTC_ISR_INITS)) ? 1UL : 0UL); +} + +/** + * @brief Get Shift operation pending flag + * @rmtoll ISR SHPF LL_RTC_IsActiveFlag_SHP + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_SHP(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_SHPF) == (RTC_ISR_SHPF)) ? 1UL : 0UL); +} + +#if defined(RTC_WAKEUP_SUPPORT) +/** + * @brief Get Wakeup timer write flag + * @rmtoll ISR WUTWF LL_RTC_IsActiveFlag_WUTW + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTW(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_WUTWF) == (RTC_ISR_WUTWF)) ? 1UL : 0UL); +} +#endif /* RTC_WAKEUP_SUPPORT */ + +/** + * @brief Get Alarm B write flag + * @rmtoll ISR ALRBWF LL_RTC_IsActiveFlag_ALRBW + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRBW(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_ALRBWF) == (RTC_ISR_ALRBWF)) ? 1UL : 0UL); +} + +/** + * @brief Get Alarm A write flag + * @rmtoll ISR ALRAWF LL_RTC_IsActiveFlag_ALRAW + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRAW(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->ISR, RTC_ISR_ALRAWF) == (RTC_ISR_ALRAWF)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup RTC_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable Time-stamp interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR TSIE LL_RTC_EnableIT_TS + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_TS(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_TSIE); +} + +/** + * @brief Disable Time-stamp interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR TSIE LL_RTC_DisableIT_TS + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_TS(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_TSIE); +} + +#if defined(RTC_WAKEUP_SUPPORT) +/** + * @brief Enable Wakeup timer interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR WUTIE LL_RTC_EnableIT_WUT + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_WUT(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_WUTIE); +} + +/** + * @brief Disable Wakeup timer interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR WUTIE LL_RTC_DisableIT_WUT + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_WUT(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_WUTIE); +} +#endif /* RTC_WAKEUP_SUPPORT */ + +/** + * @brief Enable Alarm B interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR ALRBIE LL_RTC_EnableIT_ALRB + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_ALRB(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_ALRBIE); +} + +/** + * @brief Disable Alarm B interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR ALRBIE LL_RTC_DisableIT_ALRB + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_ALRB(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_ALRBIE); +} + +/** + * @brief Enable Alarm A interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR ALRAIE LL_RTC_EnableIT_ALRA + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_ALRA(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->CR, RTC_CR_ALRAIE); +} + +/** + * @brief Disable Alarm A interrupt + * @note Bit is write-protected. @ref LL_RTC_DisableWriteProtection function should be called before. + * @rmtoll CR ALRAIE LL_RTC_DisableIT_ALRA + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_ALRA(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->CR, RTC_CR_ALRAIE); +} + +#if defined(RTC_TAMPER3_SUPPORT) +/** + * @brief Enable Tamper 3 interrupt + * @rmtoll TAMPCR TAMP3IE LL_RTC_EnableIT_TAMP3 + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_TAMP3(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMP3IE); +} + +/** + * @brief Disable Tamper 3 interrupt + * @rmtoll TAMPCR TAMP3IE LL_RTC_DisableIT_TAMP3 + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_TAMP3(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMP3IE); +} +#endif /* RTC_TAMPER3_SUPPORT */ + +#if defined(RTC_TAMPER2_SUPPORT) +/** + * @brief Enable Tamper 2 interrupt + * @rmtoll TAMPCR TAMP2IE LL_RTC_EnableIT_TAMP2 + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_TAMP2(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMP2IE); +} + +/** + * @brief Disable Tamper 2 interrupt + * @rmtoll TAMPCR TAMP2IE LL_RTC_DisableIT_TAMP2 + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_TAMP2(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMP2IE); +} +#endif /* RTC_TAMPER2_SUPPORT */ + +#if defined(RTC_TAMPER1_SUPPORT) +/** + * @brief Enable Tamper 1 interrupt + * @rmtoll TAMPCR TAMP1IE LL_RTC_EnableIT_TAMP1 + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_TAMP1(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMP1IE); +} + +/** + * @brief Disable Tamper 1 interrupt + * @rmtoll TAMPCR TAMP1IE LL_RTC_DisableIT_TAMP1 + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_TAMP1(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMP1IE); +} +#endif /* RTC_TAMPER1_SUPPORT */ + +/** + * @brief Enable all Tamper Interrupt + * @rmtoll TAMPCR TAMPIE LL_RTC_EnableIT_TAMP + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_EnableIT_TAMP(RTC_TypeDef *RTCx) +{ + SET_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPIE); +} + +/** + * @brief Disable all Tamper Interrupt + * @rmtoll TAMPCR TAMPIE LL_RTC_DisableIT_TAMP + * @param RTCx RTC Instance + * @retval None + */ +__STATIC_INLINE void LL_RTC_DisableIT_TAMP(RTC_TypeDef *RTCx) +{ + CLEAR_BIT(RTCx->TAMPCR, RTC_TAMPCR_TAMPIE); +} + +/** + * @brief Check if Time-stamp interrupt is enabled or not + * @rmtoll CR TSIE LL_RTC_IsEnabledIT_TS + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TS(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_TSIE) == (RTC_CR_TSIE)) ? 1UL : 0UL); +} + +#if defined(RTC_WAKEUP_SUPPORT) +/** + * @brief Check if Wakeup timer interrupt is enabled or not + * @rmtoll CR WUTIE LL_RTC_IsEnabledIT_WUT + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_WUT(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_WUTIE) == (RTC_CR_WUTIE)) ? 1UL : 0UL); +} +#endif /* RTC_WAKEUP_SUPPORT */ + +/** + * @brief Check if Alarm B interrupt is enabled or not + * @rmtoll CR ALRBIE LL_RTC_IsEnabledIT_ALRB + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ALRB(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_ALRBIE) == (RTC_CR_ALRBIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Alarm A interrupt is enabled or not + * @rmtoll CR ALRAIE LL_RTC_IsEnabledIT_ALRA + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ALRA(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->CR, RTC_CR_ALRAIE) == (RTC_CR_ALRAIE)) ? 1UL : 0UL); +} + +#if defined(RTC_TAMPER3_SUPPORT) +/** + * @brief Check if Tamper 3 interrupt is enabled or not + * @rmtoll TAMPCR TAMP3IE LL_RTC_IsEnabledIT_TAMP3 + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP3(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->TAMPCR, + RTC_TAMPCR_TAMP3IE) == (RTC_TAMPCR_TAMP3IE)) ? 1UL : 0UL); +} +#endif /* RTC_TAMPER3_SUPPORT */ + +#if defined(RTC_TAMPER2_SUPPORT) +/** + * @brief Check if Tamper 2 interrupt is enabled or not + * @rmtoll TAMPCR TAMP2IE LL_RTC_IsEnabledIT_TAMP2 + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP2(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->TAMPCR, + RTC_TAMPCR_TAMP2IE) == (RTC_TAMPCR_TAMP2IE)) ? 1UL : 0UL); + +} +#endif /* RTC_TAMPER2_SUPPORT */ + +#if defined(RTC_TAMPER1_SUPPORT) +/** + * @brief Check if Tamper 1 interrupt is enabled or not + * @rmtoll TAMPCR TAMP1IE LL_RTC_IsEnabledIT_TAMP1 + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP1(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->TAMPCR, + RTC_TAMPCR_TAMP1IE) == (RTC_TAMPCR_TAMP1IE)) ? 1UL : 0UL); +} +#endif /* RTC_TAMPER1_SUPPORT */ + +/** + * @brief Check if all the TAMPER interrupts are enabled or not + * @rmtoll TAMPCR TAMPIE LL_RTC_IsEnabledIT_TAMP + * @param RTCx RTC Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP(RTC_TypeDef *RTCx) +{ + return ((READ_BIT(RTCx->TAMPCR, + RTC_TAMPCR_TAMPIE) == (RTC_TAMPCR_TAMPIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup RTC_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_RTC_DeInit(RTC_TypeDef *RTCx); +ErrorStatus LL_RTC_Init(RTC_TypeDef *RTCx, LL_RTC_InitTypeDef *RTC_InitStruct); +void LL_RTC_StructInit(LL_RTC_InitTypeDef *RTC_InitStruct); +ErrorStatus LL_RTC_TIME_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_TimeTypeDef *RTC_TimeStruct); +void LL_RTC_TIME_StructInit(LL_RTC_TimeTypeDef *RTC_TimeStruct); +ErrorStatus LL_RTC_DATE_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_DateTypeDef *RTC_DateStruct); +void LL_RTC_DATE_StructInit(LL_RTC_DateTypeDef *RTC_DateStruct); +ErrorStatus LL_RTC_ALMA_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_AlarmTypeDef *RTC_AlarmStruct); +ErrorStatus LL_RTC_ALMB_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_AlarmTypeDef *RTC_AlarmStruct); +void LL_RTC_ALMA_StructInit(LL_RTC_AlarmTypeDef *RTC_AlarmStruct); +void LL_RTC_ALMB_StructInit(LL_RTC_AlarmTypeDef *RTC_AlarmStruct); +ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx); +ErrorStatus LL_RTC_ExitInitMode(RTC_TypeDef *RTCx); +ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(RTC) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_RTC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_spi.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_spi.h new file mode 100644 index 0000000..9230ff7 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_spi.h @@ -0,0 +1,2286 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_spi.h + * @author MCD Application Team + * @brief Header file of SPI LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_SPI_H +#define STM32WBxx_LL_SPI_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (SPI1) || defined (SPI2) + +/** @defgroup SPI_LL SPI + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup SPI_LL_ES_INIT SPI Exported Init structure + * @{ + */ + +/** + * @brief SPI Init structures definition + */ +typedef struct +{ + uint32_t TransferDirection; /*!< Specifies the SPI unidirectional or bidirectional data mode. + This parameter can be a value of @ref SPI_LL_EC_TRANSFER_MODE. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetTransferDirection().*/ + + uint32_t Mode; /*!< Specifies the SPI mode (Master/Slave). + This parameter can be a value of @ref SPI_LL_EC_MODE. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetMode().*/ + + uint32_t DataWidth; /*!< Specifies the SPI data width. + This parameter can be a value of @ref SPI_LL_EC_DATAWIDTH. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetDataWidth().*/ + + uint32_t ClockPolarity; /*!< Specifies the serial clock steady state. + This parameter can be a value of @ref SPI_LL_EC_POLARITY. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetClockPolarity().*/ + + uint32_t ClockPhase; /*!< Specifies the clock active edge for the bit capture. + This parameter can be a value of @ref SPI_LL_EC_PHASE. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetClockPhase().*/ + + uint32_t NSS; /*!< Specifies whether the NSS signal is managed by hardware (NSS pin) or by software using the SSI bit. + This parameter can be a value of @ref SPI_LL_EC_NSS_MODE. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetNSSMode().*/ + + uint32_t BaudRate; /*!< Specifies the BaudRate prescaler value which will be used to configure the transmit and receive SCK clock. + This parameter can be a value of @ref SPI_LL_EC_BAUDRATEPRESCALER. + @note The communication clock is derived from the master clock. The slave clock does not need to be set. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetBaudRatePrescaler().*/ + + uint32_t BitOrder; /*!< Specifies whether data transfers start from MSB or LSB bit. + This parameter can be a value of @ref SPI_LL_EC_BIT_ORDER. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetTransferBitOrder().*/ + + uint32_t CRCCalculation; /*!< Specifies if the CRC calculation is enabled or not. + This parameter can be a value of @ref SPI_LL_EC_CRC_CALCULATION. + + This feature can be modified afterwards using unitary functions @ref LL_SPI_EnableCRC() and @ref LL_SPI_DisableCRC().*/ + + uint32_t CRCPoly; /*!< Specifies the polynomial used for the CRC calculation. + This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF. + + This feature can be modified afterwards using unitary function @ref LL_SPI_SetCRCPolynomial().*/ + +} LL_SPI_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup SPI_LL_Exported_Constants SPI Exported Constants + * @{ + */ + +/** @defgroup SPI_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_SPI_ReadReg function + * @{ + */ +#define LL_SPI_SR_RXNE SPI_SR_RXNE /*!< Rx buffer not empty flag */ +#define LL_SPI_SR_TXE SPI_SR_TXE /*!< Tx buffer empty flag */ +#define LL_SPI_SR_BSY SPI_SR_BSY /*!< Busy flag */ +#define LL_SPI_SR_CRCERR SPI_SR_CRCERR /*!< CRC error flag */ +#define LL_SPI_SR_MODF SPI_SR_MODF /*!< Mode fault flag */ +#define LL_SPI_SR_OVR SPI_SR_OVR /*!< Overrun flag */ +#define LL_SPI_SR_FRE SPI_SR_FRE /*!< TI mode frame format error flag */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_SPI_ReadReg and LL_SPI_WriteReg functions + * @{ + */ +#define LL_SPI_CR2_RXNEIE SPI_CR2_RXNEIE /*!< Rx buffer not empty interrupt enable */ +#define LL_SPI_CR2_TXEIE SPI_CR2_TXEIE /*!< Tx buffer empty interrupt enable */ +#define LL_SPI_CR2_ERRIE SPI_CR2_ERRIE /*!< Error interrupt enable */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_MODE Operation Mode + * @{ + */ +#define LL_SPI_MODE_MASTER (SPI_CR1_MSTR | SPI_CR1_SSI) /*!< Master configuration */ +#define LL_SPI_MODE_SLAVE 0x00000000U /*!< Slave configuration */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_PROTOCOL Serial Protocol + * @{ + */ +#define LL_SPI_PROTOCOL_MOTOROLA 0x00000000U /*!< Motorola mode. Used as default value */ +#define LL_SPI_PROTOCOL_TI (SPI_CR2_FRF) /*!< TI mode */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_PHASE Clock Phase + * @{ + */ +#define LL_SPI_PHASE_1EDGE 0x00000000U /*!< First clock transition is the first data capture edge */ +#define LL_SPI_PHASE_2EDGE (SPI_CR1_CPHA) /*!< Second clock transition is the first data capture edge */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_POLARITY Clock Polarity + * @{ + */ +#define LL_SPI_POLARITY_LOW 0x00000000U /*!< Clock to 0 when idle */ +#define LL_SPI_POLARITY_HIGH (SPI_CR1_CPOL) /*!< Clock to 1 when idle */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_BAUDRATEPRESCALER Baud Rate Prescaler + * @{ + */ +#define LL_SPI_BAUDRATEPRESCALER_DIV2 0x00000000U /*!< BaudRate control equal to fPCLK/2 */ +#define LL_SPI_BAUDRATEPRESCALER_DIV4 (SPI_CR1_BR_0) /*!< BaudRate control equal to fPCLK/4 */ +#define LL_SPI_BAUDRATEPRESCALER_DIV8 (SPI_CR1_BR_1) /*!< BaudRate control equal to fPCLK/8 */ +#define LL_SPI_BAUDRATEPRESCALER_DIV16 (SPI_CR1_BR_1 | SPI_CR1_BR_0) /*!< BaudRate control equal to fPCLK/16 */ +#define LL_SPI_BAUDRATEPRESCALER_DIV32 (SPI_CR1_BR_2) /*!< BaudRate control equal to fPCLK/32 */ +#define LL_SPI_BAUDRATEPRESCALER_DIV64 (SPI_CR1_BR_2 | SPI_CR1_BR_0) /*!< BaudRate control equal to fPCLK/64 */ +#define LL_SPI_BAUDRATEPRESCALER_DIV128 (SPI_CR1_BR_2 | SPI_CR1_BR_1) /*!< BaudRate control equal to fPCLK/128 */ +#define LL_SPI_BAUDRATEPRESCALER_DIV256 (SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0) /*!< BaudRate control equal to fPCLK/256 */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_BIT_ORDER Transmission Bit Order + * @{ + */ +#define LL_SPI_LSB_FIRST (SPI_CR1_LSBFIRST) /*!< Data is transmitted/received with the LSB first */ +#define LL_SPI_MSB_FIRST 0x00000000U /*!< Data is transmitted/received with the MSB first */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_TRANSFER_MODE Transfer Mode + * @{ + */ +#define LL_SPI_FULL_DUPLEX 0x00000000U /*!< Full-Duplex mode. Rx and Tx transfer on 2 lines */ +#define LL_SPI_SIMPLEX_RX (SPI_CR1_RXONLY) /*!< Simplex Rx mode. Rx transfer only on 1 line */ +#define LL_SPI_HALF_DUPLEX_RX (SPI_CR1_BIDIMODE) /*!< Half-Duplex Rx mode. Rx transfer on 1 line */ +#define LL_SPI_HALF_DUPLEX_TX (SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE) /*!< Half-Duplex Tx mode. Tx transfer on 1 line */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_NSS_MODE Slave Select Pin Mode + * @{ + */ +#define LL_SPI_NSS_SOFT (SPI_CR1_SSM) /*!< NSS managed internally. NSS pin not used and free */ +#define LL_SPI_NSS_HARD_INPUT 0x00000000U /*!< NSS pin used in Input. Only used in Master mode */ +#define LL_SPI_NSS_HARD_OUTPUT (((uint32_t)SPI_CR2_SSOE << 16U)) /*!< NSS pin used in Output. Only used in Slave mode as chip select */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_DATAWIDTH Datawidth + * @{ + */ +#define LL_SPI_DATAWIDTH_4BIT (SPI_CR2_DS_0 | SPI_CR2_DS_1) /*!< Data length for SPI transfer: 4 bits */ +#define LL_SPI_DATAWIDTH_5BIT (SPI_CR2_DS_2) /*!< Data length for SPI transfer: 5 bits */ +#define LL_SPI_DATAWIDTH_6BIT (SPI_CR2_DS_2 | SPI_CR2_DS_0) /*!< Data length for SPI transfer: 6 bits */ +#define LL_SPI_DATAWIDTH_7BIT (SPI_CR2_DS_2 | SPI_CR2_DS_1) /*!< Data length for SPI transfer: 7 bits */ +#define LL_SPI_DATAWIDTH_8BIT (SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0) /*!< Data length for SPI transfer: 8 bits */ +#define LL_SPI_DATAWIDTH_9BIT (SPI_CR2_DS_3) /*!< Data length for SPI transfer: 9 bits */ +#define LL_SPI_DATAWIDTH_10BIT (SPI_CR2_DS_3 | SPI_CR2_DS_0) /*!< Data length for SPI transfer: 10 bits */ +#define LL_SPI_DATAWIDTH_11BIT (SPI_CR2_DS_3 | SPI_CR2_DS_1) /*!< Data length for SPI transfer: 11 bits */ +#define LL_SPI_DATAWIDTH_12BIT (SPI_CR2_DS_3 | SPI_CR2_DS_1 | SPI_CR2_DS_0) /*!< Data length for SPI transfer: 12 bits */ +#define LL_SPI_DATAWIDTH_13BIT (SPI_CR2_DS_3 | SPI_CR2_DS_2) /*!< Data length for SPI transfer: 13 bits */ +#define LL_SPI_DATAWIDTH_14BIT (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_0) /*!< Data length for SPI transfer: 14 bits */ +#define LL_SPI_DATAWIDTH_15BIT (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_1) /*!< Data length for SPI transfer: 15 bits */ +#define LL_SPI_DATAWIDTH_16BIT (SPI_CR2_DS_3 | SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0) /*!< Data length for SPI transfer: 16 bits */ +/** + * @} + */ +#if defined(USE_FULL_LL_DRIVER) + +/** @defgroup SPI_LL_EC_CRC_CALCULATION CRC Calculation + * @{ + */ +#define LL_SPI_CRCCALCULATION_DISABLE 0x00000000U /*!< CRC calculation disabled */ +#define LL_SPI_CRCCALCULATION_ENABLE (SPI_CR1_CRCEN) /*!< CRC calculation enabled */ +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** @defgroup SPI_LL_EC_CRC_LENGTH CRC Length + * @{ + */ +#define LL_SPI_CRC_8BIT 0x00000000U /*!< 8-bit CRC length */ +#define LL_SPI_CRC_16BIT (SPI_CR1_CRCL) /*!< 16-bit CRC length */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_RX_FIFO_TH RX FIFO Threshold + * @{ + */ +#define LL_SPI_RX_FIFO_TH_HALF 0x00000000U /*!< RXNE event is generated if FIFO level is greater than or equel to 1/2 (16-bit) */ +#define LL_SPI_RX_FIFO_TH_QUARTER (SPI_CR2_FRXTH) /*!< RXNE event is generated if FIFO level is greater than or equel to 1/4 (8-bit) */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_RX_FIFO RX FIFO Level + * @{ + */ +#define LL_SPI_RX_FIFO_EMPTY 0x00000000U /*!< FIFO reception empty */ +#define LL_SPI_RX_FIFO_QUARTER_FULL (SPI_SR_FRLVL_0) /*!< FIFO reception 1/4 */ +#define LL_SPI_RX_FIFO_HALF_FULL (SPI_SR_FRLVL_1) /*!< FIFO reception 1/2 */ +#define LL_SPI_RX_FIFO_FULL (SPI_SR_FRLVL_1 | SPI_SR_FRLVL_0) /*!< FIFO reception full */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_TX_FIFO TX FIFO Level + * @{ + */ +#define LL_SPI_TX_FIFO_EMPTY 0x00000000U /*!< FIFO transmission empty */ +#define LL_SPI_TX_FIFO_QUARTER_FULL (SPI_SR_FTLVL_0) /*!< FIFO transmission 1/4 */ +#define LL_SPI_TX_FIFO_HALF_FULL (SPI_SR_FTLVL_1) /*!< FIFO transmission 1/2 */ +#define LL_SPI_TX_FIFO_FULL (SPI_SR_FTLVL_1 | SPI_SR_FTLVL_0) /*!< FIFO transmission full */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_DMA_PARITY DMA Parity + * @{ + */ +#define LL_SPI_DMA_PARITY_EVEN 0x00000000U /*!< Select DMA parity Even */ +#define LL_SPI_DMA_PARITY_ODD 0x00000001U /*!< Select DMA parity Odd */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup SPI_LL_Exported_Macros SPI Exported Macros + * @{ + */ + +/** @defgroup SPI_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in SPI register + * @param __INSTANCE__ SPI Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_SPI_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in SPI register + * @param __INSTANCE__ SPI Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_SPI_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup SPI_LL_Exported_Functions SPI Exported Functions + * @{ + */ + +/** @defgroup SPI_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Enable SPI peripheral + * @rmtoll CR1 SPE LL_SPI_Enable + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR1, SPI_CR1_SPE); +} + +/** + * @brief Disable SPI peripheral + * @note When disabling the SPI, follow the procedure described in the Reference Manual. + * @rmtoll CR1 SPE LL_SPI_Disable + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_Disable(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE); +} + +/** + * @brief Check if SPI peripheral is enabled + * @rmtoll CR1 SPE LL_SPI_IsEnabled + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL); +} + +/** + * @brief Set SPI operation mode to Master or Slave + * @note This bit should not be changed when communication is ongoing. + * @rmtoll CR1 MSTR LL_SPI_SetMode\n + * CR1 SSI LL_SPI_SetMode + * @param SPIx SPI Instance + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_SPI_MODE_MASTER + * @arg @ref LL_SPI_MODE_SLAVE + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetMode(SPI_TypeDef *SPIx, uint32_t Mode) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI, Mode); +} + +/** + * @brief Get SPI operation mode (Master or Slave) + * @rmtoll CR1 MSTR LL_SPI_GetMode\n + * CR1 SSI LL_SPI_GetMode + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_MODE_MASTER + * @arg @ref LL_SPI_MODE_SLAVE + */ +__STATIC_INLINE uint32_t LL_SPI_GetMode(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_MSTR | SPI_CR1_SSI)); +} + +/** + * @brief Set serial protocol used + * @note This bit should be written only when SPI is disabled (SPE = 0) for correct operation. + * @rmtoll CR2 FRF LL_SPI_SetStandard + * @param SPIx SPI Instance + * @param Standard This parameter can be one of the following values: + * @arg @ref LL_SPI_PROTOCOL_MOTOROLA + * @arg @ref LL_SPI_PROTOCOL_TI + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard) +{ + MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard); +} + +/** + * @brief Get serial protocol used + * @rmtoll CR2 FRF LL_SPI_GetStandard + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_PROTOCOL_MOTOROLA + * @arg @ref LL_SPI_PROTOCOL_TI + */ +__STATIC_INLINE uint32_t LL_SPI_GetStandard(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_FRF)); +} + +/** + * @brief Set clock phase + * @note This bit should not be changed when communication is ongoing. + * This bit is not used in SPI TI mode. + * @rmtoll CR1 CPHA LL_SPI_SetClockPhase + * @param SPIx SPI Instance + * @param ClockPhase This parameter can be one of the following values: + * @arg @ref LL_SPI_PHASE_1EDGE + * @arg @ref LL_SPI_PHASE_2EDGE + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetClockPhase(SPI_TypeDef *SPIx, uint32_t ClockPhase) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_CPHA, ClockPhase); +} + +/** + * @brief Get clock phase + * @rmtoll CR1 CPHA LL_SPI_GetClockPhase + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_PHASE_1EDGE + * @arg @ref LL_SPI_PHASE_2EDGE + */ +__STATIC_INLINE uint32_t LL_SPI_GetClockPhase(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_CPHA)); +} + +/** + * @brief Set clock polarity + * @note This bit should not be changed when communication is ongoing. + * This bit is not used in SPI TI mode. + * @rmtoll CR1 CPOL LL_SPI_SetClockPolarity + * @param SPIx SPI Instance + * @param ClockPolarity This parameter can be one of the following values: + * @arg @ref LL_SPI_POLARITY_LOW + * @arg @ref LL_SPI_POLARITY_HIGH + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetClockPolarity(SPI_TypeDef *SPIx, uint32_t ClockPolarity) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_CPOL, ClockPolarity); +} + +/** + * @brief Get clock polarity + * @rmtoll CR1 CPOL LL_SPI_GetClockPolarity + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_POLARITY_LOW + * @arg @ref LL_SPI_POLARITY_HIGH + */ +__STATIC_INLINE uint32_t LL_SPI_GetClockPolarity(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_CPOL)); +} + +/** + * @brief Set baud rate prescaler + * @note These bits should not be changed when communication is ongoing. SPI BaudRate = fPCLK/Prescaler. + * @rmtoll CR1 BR LL_SPI_SetBaudRatePrescaler + * @param SPIx SPI Instance + * @param BaudRate This parameter can be one of the following values: + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV2 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV4 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV8 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV16 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV32 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV64 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV128 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV256 + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetBaudRatePrescaler(SPI_TypeDef *SPIx, uint32_t BaudRate) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_BR, BaudRate); +} + +/** + * @brief Get baud rate prescaler + * @rmtoll CR1 BR LL_SPI_GetBaudRatePrescaler + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV2 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV4 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV8 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV16 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV32 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV64 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV128 + * @arg @ref LL_SPI_BAUDRATEPRESCALER_DIV256 + */ +__STATIC_INLINE uint32_t LL_SPI_GetBaudRatePrescaler(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_BR)); +} + +/** + * @brief Set transfer bit order + * @note This bit should not be changed when communication is ongoing. This bit is not used in SPI TI mode. + * @rmtoll CR1 LSBFIRST LL_SPI_SetTransferBitOrder + * @param SPIx SPI Instance + * @param BitOrder This parameter can be one of the following values: + * @arg @ref LL_SPI_LSB_FIRST + * @arg @ref LL_SPI_MSB_FIRST + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetTransferBitOrder(SPI_TypeDef *SPIx, uint32_t BitOrder) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_LSBFIRST, BitOrder); +} + +/** + * @brief Get transfer bit order + * @rmtoll CR1 LSBFIRST LL_SPI_GetTransferBitOrder + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_LSB_FIRST + * @arg @ref LL_SPI_MSB_FIRST + */ +__STATIC_INLINE uint32_t LL_SPI_GetTransferBitOrder(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_LSBFIRST)); +} + +/** + * @brief Set transfer direction mode + * @note For Half-Duplex mode, Rx Direction is set by default. + * In master mode, the MOSI pin is used and in slave mode, the MISO pin is used for Half-Duplex. + * @rmtoll CR1 RXONLY LL_SPI_SetTransferDirection\n + * CR1 BIDIMODE LL_SPI_SetTransferDirection\n + * CR1 BIDIOE LL_SPI_SetTransferDirection + * @param SPIx SPI Instance + * @param TransferDirection This parameter can be one of the following values: + * @arg @ref LL_SPI_FULL_DUPLEX + * @arg @ref LL_SPI_SIMPLEX_RX + * @arg @ref LL_SPI_HALF_DUPLEX_RX + * @arg @ref LL_SPI_HALF_DUPLEX_TX + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetTransferDirection(SPI_TypeDef *SPIx, uint32_t TransferDirection) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection); +} + +/** + * @brief Get transfer direction mode + * @rmtoll CR1 RXONLY LL_SPI_GetTransferDirection\n + * CR1 BIDIMODE LL_SPI_GetTransferDirection\n + * CR1 BIDIOE LL_SPI_GetTransferDirection + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_FULL_DUPLEX + * @arg @ref LL_SPI_SIMPLEX_RX + * @arg @ref LL_SPI_HALF_DUPLEX_RX + * @arg @ref LL_SPI_HALF_DUPLEX_TX + */ +__STATIC_INLINE uint32_t LL_SPI_GetTransferDirection(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE)); +} + +/** + * @brief Set frame data width + * @rmtoll CR2 DS LL_SPI_SetDataWidth + * @param SPIx SPI Instance + * @param DataWidth This parameter can be one of the following values: + * @arg @ref LL_SPI_DATAWIDTH_4BIT + * @arg @ref LL_SPI_DATAWIDTH_5BIT + * @arg @ref LL_SPI_DATAWIDTH_6BIT + * @arg @ref LL_SPI_DATAWIDTH_7BIT + * @arg @ref LL_SPI_DATAWIDTH_8BIT + * @arg @ref LL_SPI_DATAWIDTH_9BIT + * @arg @ref LL_SPI_DATAWIDTH_10BIT + * @arg @ref LL_SPI_DATAWIDTH_11BIT + * @arg @ref LL_SPI_DATAWIDTH_12BIT + * @arg @ref LL_SPI_DATAWIDTH_13BIT + * @arg @ref LL_SPI_DATAWIDTH_14BIT + * @arg @ref LL_SPI_DATAWIDTH_15BIT + * @arg @ref LL_SPI_DATAWIDTH_16BIT + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetDataWidth(SPI_TypeDef *SPIx, uint32_t DataWidth) +{ + MODIFY_REG(SPIx->CR2, SPI_CR2_DS, DataWidth); +} + +/** + * @brief Get frame data width + * @rmtoll CR2 DS LL_SPI_GetDataWidth + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_DATAWIDTH_4BIT + * @arg @ref LL_SPI_DATAWIDTH_5BIT + * @arg @ref LL_SPI_DATAWIDTH_6BIT + * @arg @ref LL_SPI_DATAWIDTH_7BIT + * @arg @ref LL_SPI_DATAWIDTH_8BIT + * @arg @ref LL_SPI_DATAWIDTH_9BIT + * @arg @ref LL_SPI_DATAWIDTH_10BIT + * @arg @ref LL_SPI_DATAWIDTH_11BIT + * @arg @ref LL_SPI_DATAWIDTH_12BIT + * @arg @ref LL_SPI_DATAWIDTH_13BIT + * @arg @ref LL_SPI_DATAWIDTH_14BIT + * @arg @ref LL_SPI_DATAWIDTH_15BIT + * @arg @ref LL_SPI_DATAWIDTH_16BIT + */ +__STATIC_INLINE uint32_t LL_SPI_GetDataWidth(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_DS)); +} + +/** + * @brief Set threshold of RXFIFO that triggers an RXNE event + * @rmtoll CR2 FRXTH LL_SPI_SetRxFIFOThreshold + * @param SPIx SPI Instance + * @param Threshold This parameter can be one of the following values: + * @arg @ref LL_SPI_RX_FIFO_TH_HALF + * @arg @ref LL_SPI_RX_FIFO_TH_QUARTER + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold) +{ + MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold); +} + +/** + * @brief Get threshold of RXFIFO that triggers an RXNE event + * @rmtoll CR2 FRXTH LL_SPI_GetRxFIFOThreshold + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_RX_FIFO_TH_HALF + * @arg @ref LL_SPI_RX_FIFO_TH_QUARTER + */ +__STATIC_INLINE uint32_t LL_SPI_GetRxFIFOThreshold(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_FRXTH)); +} + +/** + * @} + */ + +/** @defgroup SPI_LL_EF_CRC_Management CRC Management + * @{ + */ + +/** + * @brief Enable CRC + * @note This bit should be written only when SPI is disabled (SPE = 0) for correct operation. + * @rmtoll CR1 CRCEN LL_SPI_EnableCRC + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_EnableCRC(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR1, SPI_CR1_CRCEN); +} + +/** + * @brief Disable CRC + * @note This bit should be written only when SPI is disabled (SPE = 0) for correct operation. + * @rmtoll CR1 CRCEN LL_SPI_DisableCRC + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_DisableCRC(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR1, SPI_CR1_CRCEN); +} + +/** + * @brief Check if CRC is enabled + * @note This bit should be written only when SPI is disabled (SPE = 0) for correct operation. + * @rmtoll CR1 CRCEN LL_SPI_IsEnabledCRC + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabledCRC(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR1, SPI_CR1_CRCEN) == (SPI_CR1_CRCEN)) ? 1UL : 0UL); +} + +/** + * @brief Set CRC Length + * @note This bit should be written only when SPI is disabled (SPE = 0) for correct operation. + * @rmtoll CR1 CRCL LL_SPI_SetCRCWidth + * @param SPIx SPI Instance + * @param CRCLength This parameter can be one of the following values: + * @arg @ref LL_SPI_CRC_8BIT + * @arg @ref LL_SPI_CRC_16BIT + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetCRCWidth(SPI_TypeDef *SPIx, uint32_t CRCLength) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_CRCL, CRCLength); +} + +/** + * @brief Get CRC Length + * @rmtoll CR1 CRCL LL_SPI_GetCRCWidth + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_CRC_8BIT + * @arg @ref LL_SPI_CRC_16BIT + */ +__STATIC_INLINE uint32_t LL_SPI_GetCRCWidth(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR1, SPI_CR1_CRCL)); +} + +/** + * @brief Set CRCNext to transfer CRC on the line + * @note This bit has to be written as soon as the last data is written in the SPIx_DR register. + * @rmtoll CR1 CRCNEXT LL_SPI_SetCRCNext + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetCRCNext(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR1, SPI_CR1_CRCNEXT); +} + +/** + * @brief Set polynomial for CRC calculation + * @rmtoll CRCPR CRCPOLY LL_SPI_SetCRCPolynomial + * @param SPIx SPI Instance + * @param CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly) +{ + WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly); +} + +/** + * @brief Get polynomial for CRC calculation + * @rmtoll CRCPR CRCPOLY LL_SPI_GetCRCPolynomial + * @param SPIx SPI Instance + * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF + */ +__STATIC_INLINE uint32_t LL_SPI_GetCRCPolynomial(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_REG(SPIx->CRCPR)); +} + +/** + * @brief Get Rx CRC + * @rmtoll RXCRCR RXCRC LL_SPI_GetRxCRC + * @param SPIx SPI Instance + * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF + */ +__STATIC_INLINE uint32_t LL_SPI_GetRxCRC(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_REG(SPIx->RXCRCR)); +} + +/** + * @brief Get Tx CRC + * @rmtoll TXCRCR TXCRC LL_SPI_GetTxCRC + * @param SPIx SPI Instance + * @retval Returned value is a number between Min_Data = 0x00 and Max_Data = 0xFFFF + */ +__STATIC_INLINE uint32_t LL_SPI_GetTxCRC(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_REG(SPIx->TXCRCR)); +} + +/** + * @} + */ + +/** @defgroup SPI_LL_EF_NSS_Management Slave Select Pin Management + * @{ + */ + +/** + * @brief Set NSS mode + * @note LL_SPI_NSS_SOFT Mode is not used in SPI TI mode. + * @rmtoll CR1 SSM LL_SPI_SetNSSMode\n + * @rmtoll CR2 SSOE LL_SPI_SetNSSMode + * @param SPIx SPI Instance + * @param NSS This parameter can be one of the following values: + * @arg @ref LL_SPI_NSS_SOFT + * @arg @ref LL_SPI_NSS_HARD_INPUT + * @arg @ref LL_SPI_NSS_HARD_OUTPUT + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetNSSMode(SPI_TypeDef *SPIx, uint32_t NSS) +{ + MODIFY_REG(SPIx->CR1, SPI_CR1_SSM, NSS); + MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, ((uint32_t)(NSS >> 16U))); +} + +/** + * @brief Get NSS mode + * @rmtoll CR1 SSM LL_SPI_GetNSSMode\n + * @rmtoll CR2 SSOE LL_SPI_GetNSSMode + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_NSS_SOFT + * @arg @ref LL_SPI_NSS_HARD_INPUT + * @arg @ref LL_SPI_NSS_HARD_OUTPUT + */ +__STATIC_INLINE uint32_t LL_SPI_GetNSSMode(SPI_TypeDef *SPIx) +{ + register uint32_t Ssm = (READ_BIT(SPIx->CR1, SPI_CR1_SSM)); + register uint32_t Ssoe = (READ_BIT(SPIx->CR2, SPI_CR2_SSOE) << 16U); + return (Ssm | Ssoe); +} + +/** + * @brief Enable NSS pulse management + * @note This bit should not be changed when communication is ongoing. This bit is not used in SPI TI mode. + * @rmtoll CR2 NSSP LL_SPI_EnableNSSPulseMgt + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_EnableNSSPulseMgt(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR2, SPI_CR2_NSSP); +} + +/** + * @brief Disable NSS pulse management + * @note This bit should not be changed when communication is ongoing. This bit is not used in SPI TI mode. + * @rmtoll CR2 NSSP LL_SPI_DisableNSSPulseMgt + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP); +} + +/** + * @brief Check if NSS pulse is enabled + * @note This bit should not be changed when communication is ongoing. This bit is not used in SPI TI mode. + * @rmtoll CR2 NSSP LL_SPI_IsEnabledNSSPulse + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabledNSSPulse(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR2, SPI_CR2_NSSP) == (SPI_CR2_NSSP)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup SPI_LL_EF_FLAG_Management FLAG Management + * @{ + */ + +/** + * @brief Check if Rx buffer is not empty + * @rmtoll SR RXNE LL_SPI_IsActiveFlag_RXNE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Tx buffer is empty + * @rmtoll SR TXE LL_SPI_IsActiveFlag_TXE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL); +} + +/** + * @brief Get CRC error flag + * @rmtoll SR CRCERR LL_SPI_IsActiveFlag_CRCERR + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_CRCERR(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_CRCERR) == (SPI_SR_CRCERR)) ? 1UL : 0UL); +} + +/** + * @brief Get mode fault error flag + * @rmtoll SR MODF LL_SPI_IsActiveFlag_MODF + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_MODF(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_MODF) == (SPI_SR_MODF)) ? 1UL : 0UL); +} + +/** + * @brief Get overrun error flag + * @rmtoll SR OVR LL_SPI_IsActiveFlag_OVR + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_OVR(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_OVR) == (SPI_SR_OVR)) ? 1UL : 0UL); +} + +/** + * @brief Get busy flag + * @note The BSY flag is cleared under any one of the following conditions: + * -When the SPI is correctly disabled + * -When a fault is detected in Master mode (MODF bit set to 1) + * -In Master mode, when it finishes a data transmission and no new data is ready to be + * sent + * -In Slave mode, when the BSY flag is set to '0' for at least one SPI clock cycle between + * each data transfer. + * @rmtoll SR BSY LL_SPI_IsActiveFlag_BSY + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL); +} + +/** + * @brief Get frame format error flag + * @rmtoll SR FRE LL_SPI_IsActiveFlag_FRE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_FRE(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_FRE) == (SPI_SR_FRE)) ? 1UL : 0UL); +} + +/** + * @brief Get FIFO reception Level + * @rmtoll SR FRLVL LL_SPI_GetRxFIFOLevel + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_RX_FIFO_EMPTY + * @arg @ref LL_SPI_RX_FIFO_QUARTER_FULL + * @arg @ref LL_SPI_RX_FIFO_HALF_FULL + * @arg @ref LL_SPI_RX_FIFO_FULL + */ +__STATIC_INLINE uint32_t LL_SPI_GetRxFIFOLevel(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FRLVL)); +} + +/** + * @brief Get FIFO Transmission Level + * @rmtoll SR FTLVL LL_SPI_GetTxFIFOLevel + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_TX_FIFO_EMPTY + * @arg @ref LL_SPI_TX_FIFO_QUARTER_FULL + * @arg @ref LL_SPI_TX_FIFO_HALF_FULL + * @arg @ref LL_SPI_TX_FIFO_FULL + */ +__STATIC_INLINE uint32_t LL_SPI_GetTxFIFOLevel(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->SR, SPI_SR_FTLVL)); +} + +/** + * @brief Clear CRC error flag + * @rmtoll SR CRCERR LL_SPI_ClearFlag_CRCERR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_ClearFlag_CRCERR(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->SR, SPI_SR_CRCERR); +} + +/** + * @brief Clear mode fault error flag + * @note Clearing this flag is done by a read access to the SPIx_SR + * register followed by a write access to the SPIx_CR1 register + * @rmtoll SR MODF LL_SPI_ClearFlag_MODF + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_ClearFlag_MODF(SPI_TypeDef *SPIx) +{ + __IO uint32_t tmpreg_sr; + tmpreg_sr = SPIx->SR; + (void) tmpreg_sr; + CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE); +} + +/** + * @brief Clear overrun error flag + * @note Clearing this flag is done by a read access to the SPIx_DR + * register followed by a read access to the SPIx_SR register + * @rmtoll SR OVR LL_SPI_ClearFlag_OVR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_ClearFlag_OVR(SPI_TypeDef *SPIx) +{ + __IO uint32_t tmpreg; + tmpreg = SPIx->DR; + (void) tmpreg; + tmpreg = SPIx->SR; + (void) tmpreg; +} + +/** + * @brief Clear frame format error flag + * @note Clearing this flag is done by reading SPIx_SR register + * @rmtoll SR FRE LL_SPI_ClearFlag_FRE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_ClearFlag_FRE(SPI_TypeDef *SPIx) +{ + __IO uint32_t tmpreg; + tmpreg = SPIx->SR; + (void) tmpreg; +} + +/** + * @} + */ + +/** @defgroup SPI_LL_EF_IT_Management Interrupt Management + * @{ + */ + +/** + * @brief Enable error interrupt + * @note This bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode). + * @rmtoll CR2 ERRIE LL_SPI_EnableIT_ERR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_EnableIT_ERR(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR2, SPI_CR2_ERRIE); +} + +/** + * @brief Enable Rx buffer not empty interrupt + * @rmtoll CR2 RXNEIE LL_SPI_EnableIT_RXNE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_EnableIT_RXNE(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR2, SPI_CR2_RXNEIE); +} + +/** + * @brief Enable Tx buffer empty interrupt + * @rmtoll CR2 TXEIE LL_SPI_EnableIT_TXE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_EnableIT_TXE(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR2, SPI_CR2_TXEIE); +} + +/** + * @brief Disable error interrupt + * @note This bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode). + * @rmtoll CR2 ERRIE LL_SPI_DisableIT_ERR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_DisableIT_ERR(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR2, SPI_CR2_ERRIE); +} + +/** + * @brief Disable Rx buffer not empty interrupt + * @rmtoll CR2 RXNEIE LL_SPI_DisableIT_RXNE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_DisableIT_RXNE(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR2, SPI_CR2_RXNEIE); +} + +/** + * @brief Disable Tx buffer empty interrupt + * @rmtoll CR2 TXEIE LL_SPI_DisableIT_TXE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_DisableIT_TXE(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR2, SPI_CR2_TXEIE); +} + +/** + * @brief Check if error interrupt is enabled + * @rmtoll CR2 ERRIE LL_SPI_IsEnabledIT_ERR + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_ERR(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR2, SPI_CR2_ERRIE) == (SPI_CR2_ERRIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Rx buffer not empty interrupt is enabled + * @rmtoll CR2 RXNEIE LL_SPI_IsEnabledIT_RXNE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_RXNE(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR2, SPI_CR2_RXNEIE) == (SPI_CR2_RXNEIE)) ? 1UL : 0UL); +} + +/** + * @brief Check if Tx buffer empty interrupt + * @rmtoll CR2 TXEIE LL_SPI_IsEnabledIT_TXE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_TXE(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR2, SPI_CR2_TXEIE) == (SPI_CR2_TXEIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup SPI_LL_EF_DMA_Management DMA Management + * @{ + */ + +/** + * @brief Enable DMA Rx + * @rmtoll CR2 RXDMAEN LL_SPI_EnableDMAReq_RX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN); +} + +/** + * @brief Disable DMA Rx + * @rmtoll CR2 RXDMAEN LL_SPI_DisableDMAReq_RX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_DisableDMAReq_RX(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR2, SPI_CR2_RXDMAEN); +} + +/** + * @brief Check if DMA Rx is enabled + * @rmtoll CR2 RXDMAEN LL_SPI_IsEnabledDMAReq_RX + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_RX(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR2, SPI_CR2_RXDMAEN) == (SPI_CR2_RXDMAEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable DMA Tx + * @rmtoll CR2 TXDMAEN LL_SPI_EnableDMAReq_TX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN); +} + +/** + * @brief Disable DMA Tx + * @rmtoll CR2 TXDMAEN LL_SPI_DisableDMAReq_TX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_SPI_DisableDMAReq_TX(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->CR2, SPI_CR2_TXDMAEN); +} + +/** + * @brief Check if DMA Tx is enabled + * @rmtoll CR2 TXDMAEN LL_SPI_IsEnabledDMAReq_TX + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_TX(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->CR2, SPI_CR2_TXDMAEN) == (SPI_CR2_TXDMAEN)) ? 1UL : 0UL); +} + +/** + * @brief Set parity of Last DMA reception + * @rmtoll CR2 LDMARX LL_SPI_SetDMAParity_RX + * @param SPIx SPI Instance + * @param Parity This parameter can be one of the following values: + * @arg @ref LL_SPI_DMA_PARITY_ODD + * @arg @ref LL_SPI_DMA_PARITY_EVEN + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetDMAParity_RX(SPI_TypeDef *SPIx, uint32_t Parity) +{ + MODIFY_REG(SPIx->CR2, SPI_CR2_LDMARX, (Parity << SPI_CR2_LDMARX_Pos)); +} + +/** + * @brief Get parity configuration for Last DMA reception + * @rmtoll CR2 LDMARX LL_SPI_GetDMAParity_RX + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_DMA_PARITY_ODD + * @arg @ref LL_SPI_DMA_PARITY_EVEN + */ +__STATIC_INLINE uint32_t LL_SPI_GetDMAParity_RX(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_LDMARX) >> SPI_CR2_LDMARX_Pos); +} + +/** + * @brief Set parity of Last DMA transmission + * @rmtoll CR2 LDMATX LL_SPI_SetDMAParity_TX + * @param SPIx SPI Instance + * @param Parity This parameter can be one of the following values: + * @arg @ref LL_SPI_DMA_PARITY_ODD + * @arg @ref LL_SPI_DMA_PARITY_EVEN + * @retval None + */ +__STATIC_INLINE void LL_SPI_SetDMAParity_TX(SPI_TypeDef *SPIx, uint32_t Parity) +{ + MODIFY_REG(SPIx->CR2, SPI_CR2_LDMATX, (Parity << SPI_CR2_LDMATX_Pos)); +} + +/** + * @brief Get parity configuration for Last DMA transmission + * @rmtoll CR2 LDMATX LL_SPI_GetDMAParity_TX + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_SPI_DMA_PARITY_ODD + * @arg @ref LL_SPI_DMA_PARITY_EVEN + */ +__STATIC_INLINE uint32_t LL_SPI_GetDMAParity_TX(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->CR2, SPI_CR2_LDMATX) >> SPI_CR2_LDMATX_Pos); +} + +/** + * @brief Get the data register address used for DMA transfer + * @rmtoll DR DR LL_SPI_DMA_GetRegAddr + * @param SPIx SPI Instance + * @retval Address of data register + */ +__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx) +{ + return (uint32_t) &(SPIx->DR); +} + +/** + * @} + */ + +/** @defgroup SPI_LL_EF_DATA_Management DATA Management + * @{ + */ + +/** + * @brief Read 8-Bits in the data register + * @rmtoll DR DR LL_SPI_ReceiveData8 + * @param SPIx SPI Instance + * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx) +{ + return (uint8_t)(READ_REG(SPIx->DR)); +} + +/** + * @brief Read 16-Bits in the data register + * @rmtoll DR DR LL_SPI_ReceiveData16 + * @param SPIx SPI Instance + * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint16_t LL_SPI_ReceiveData16(SPI_TypeDef *SPIx) +{ + return (uint16_t)(READ_REG(SPIx->DR)); +} + +/** + * @brief Write 8-Bits in the data register + * @rmtoll DR DR LL_SPI_TransmitData8 + * @param SPIx SPI Instance + * @param TxData Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData) +{ +#if defined (__GNUC__) + __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR); + *spidr = TxData; +#else + *((__IO uint8_t *)&SPIx->DR) = TxData; +#endif /* __GNUC__ */ +} + +/** + * @brief Write 16-Bits in the data register + * @rmtoll DR DR LL_SPI_TransmitData16 + * @param SPIx SPI Instance + * @param TxData Value between Min_Data=0x00 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData) +{ +#if defined (__GNUC__) + __IO uint16_t *spidr = ((__IO uint16_t *)&SPIx->DR); + *spidr = TxData; +#else + SPIx->DR = TxData; +#endif /* __GNUC__ */ +} + +/** + * @} + */ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup SPI_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_SPI_DeInit(SPI_TypeDef *SPIx); +ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct); +void LL_SPI_StructInit(LL_SPI_InitTypeDef *SPI_InitStruct); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ +/** + * @} + */ + +/** + * @} + */ + +#if defined(SPI_I2S_SUPPORT) +/** @defgroup I2S_LL I2S + * @{ + */ + +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup I2S_LL_ES_INIT I2S Exported Init structure + * @{ + */ + +/** + * @brief I2S Init structure definition + */ + +typedef struct +{ + uint32_t Mode; /*!< Specifies the I2S operating mode. + This parameter can be a value of @ref I2S_LL_EC_MODE + + This feature can be modified afterwards using unitary function @ref LL_I2S_SetTransferMode().*/ + + uint32_t Standard; /*!< Specifies the standard used for the I2S communication. + This parameter can be a value of @ref I2S_LL_EC_STANDARD + + This feature can be modified afterwards using unitary function @ref LL_I2S_SetStandard().*/ + + + uint32_t DataFormat; /*!< Specifies the data format for the I2S communication. + This parameter can be a value of @ref I2S_LL_EC_DATA_FORMAT + + This feature can be modified afterwards using unitary function @ref LL_I2S_SetDataFormat().*/ + + + uint32_t MCLKOutput; /*!< Specifies whether the I2S MCLK output is enabled or not. + This parameter can be a value of @ref I2S_LL_EC_MCLK_OUTPUT + + This feature can be modified afterwards using unitary functions @ref LL_I2S_EnableMasterClock() or @ref LL_I2S_DisableMasterClock.*/ + + + uint32_t AudioFreq; /*!< Specifies the frequency selected for the I2S communication. + This parameter can be a value of @ref I2S_LL_EC_AUDIO_FREQ + + Audio Frequency can be modified afterwards using Reference manual formulas to calculate Prescaler Linear, Parity + and unitary functions @ref LL_I2S_SetPrescalerLinear() and @ref LL_I2S_SetPrescalerParity() to set it.*/ + + + uint32_t ClockPolarity; /*!< Specifies the idle state of the I2S clock. + This parameter can be a value of @ref I2S_LL_EC_POLARITY + + This feature can be modified afterwards using unitary function @ref LL_I2S_SetClockPolarity().*/ + +} LL_I2S_InitTypeDef; + +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup I2S_LL_Exported_Constants I2S Exported Constants + * @{ + */ + +/** @defgroup I2S_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_I2S_ReadReg function + * @{ + */ +#define LL_I2S_SR_RXNE LL_SPI_SR_RXNE /*!< Rx buffer not empty flag */ +#define LL_I2S_SR_TXE LL_SPI_SR_TXE /*!< Tx buffer empty flag */ +#define LL_I2S_SR_BSY LL_SPI_SR_BSY /*!< Busy flag */ +#define LL_I2S_SR_UDR SPI_SR_UDR /*!< Underrun flag */ +#define LL_I2S_SR_OVR LL_SPI_SR_OVR /*!< Overrun flag */ +#define LL_I2S_SR_FRE LL_SPI_SR_FRE /*!< TI mode frame format error flag */ +/** + * @} + */ + +/** @defgroup SPI_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_SPI_ReadReg and LL_SPI_WriteReg functions + * @{ + */ +#define LL_I2S_CR2_RXNEIE LL_SPI_CR2_RXNEIE /*!< Rx buffer not empty interrupt enable */ +#define LL_I2S_CR2_TXEIE LL_SPI_CR2_TXEIE /*!< Tx buffer empty interrupt enable */ +#define LL_I2S_CR2_ERRIE LL_SPI_CR2_ERRIE /*!< Error interrupt enable */ +/** + * @} + */ + +/** @defgroup I2S_LL_EC_DATA_FORMAT Data format + * @{ + */ +#define LL_I2S_DATAFORMAT_16B 0x00000000U /*!< Data length 16 bits, Channel lenght 16bit */ +#define LL_I2S_DATAFORMAT_16B_EXTENDED (SPI_I2SCFGR_CHLEN) /*!< Data length 16 bits, Channel lenght 32bit */ +#define LL_I2S_DATAFORMAT_24B (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_0) /*!< Data length 24 bits, Channel lenght 32bit */ +#define LL_I2S_DATAFORMAT_32B (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN_1) /*!< Data length 16 bits, Channel lenght 32bit */ +/** + * @} + */ + +/** @defgroup I2S_LL_EC_POLARITY Clock Polarity + * @{ + */ +#define LL_I2S_POLARITY_LOW 0x00000000U /*!< Clock steady state is low level */ +#define LL_I2S_POLARITY_HIGH (SPI_I2SCFGR_CKPOL) /*!< Clock steady state is high level */ +/** + * @} + */ + +/** @defgroup I2S_LL_EC_STANDARD I2s Standard + * @{ + */ +#define LL_I2S_STANDARD_PHILIPS 0x00000000U /*!< I2S standard philips */ +#define LL_I2S_STANDARD_MSB (SPI_I2SCFGR_I2SSTD_0) /*!< MSB justified standard (left justified) */ +#define LL_I2S_STANDARD_LSB (SPI_I2SCFGR_I2SSTD_1) /*!< LSB justified standard (right justified) */ +#define LL_I2S_STANDARD_PCM_SHORT (SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1) /*!< PCM standard, short frame synchronization */ +#define LL_I2S_STANDARD_PCM_LONG (SPI_I2SCFGR_I2SSTD_0 | SPI_I2SCFGR_I2SSTD_1 | SPI_I2SCFGR_PCMSYNC) /*!< PCM standard, long frame synchronization */ +/** + * @} + */ + +/** @defgroup I2S_LL_EC_MODE Operation Mode + * @{ + */ +#define LL_I2S_MODE_SLAVE_TX 0x00000000U /*!< Slave Tx configuration */ +#define LL_I2S_MODE_SLAVE_RX (SPI_I2SCFGR_I2SCFG_0) /*!< Slave Rx configuration */ +#define LL_I2S_MODE_MASTER_TX (SPI_I2SCFGR_I2SCFG_1) /*!< Master Tx configuration */ +#define LL_I2S_MODE_MASTER_RX (SPI_I2SCFGR_I2SCFG_0 | SPI_I2SCFGR_I2SCFG_1) /*!< Master Rx configuration */ +/** + * @} + */ + +/** @defgroup I2S_LL_EC_PRESCALER_FACTOR Prescaler Factor + * @{ + */ +#define LL_I2S_PRESCALER_PARITY_EVEN 0x00000000U /*!< Odd factor: Real divider value is = I2SDIV * 2 */ +#define LL_I2S_PRESCALER_PARITY_ODD (SPI_I2SPR_ODD >> 8U) /*!< Odd factor: Real divider value is = (I2SDIV * 2)+1 */ +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) + +/** @defgroup I2S_LL_EC_MCLK_OUTPUT MCLK Output + * @{ + */ +#define LL_I2S_MCLK_OUTPUT_DISABLE 0x00000000U /*!< Master clock output is disabled */ +#define LL_I2S_MCLK_OUTPUT_ENABLE (SPI_I2SPR_MCKOE) /*!< Master clock output is enabled */ +/** + * @} + */ + +/** @defgroup I2S_LL_EC_AUDIO_FREQ Audio Frequency + * @{ + */ + +#define LL_I2S_AUDIOFREQ_192K 192000U /*!< Audio Frequency configuration 192000 Hz */ +#define LL_I2S_AUDIOFREQ_96K 96000U /*!< Audio Frequency configuration 96000 Hz */ +#define LL_I2S_AUDIOFREQ_48K 48000U /*!< Audio Frequency configuration 48000 Hz */ +#define LL_I2S_AUDIOFREQ_44K 44100U /*!< Audio Frequency configuration 44100 Hz */ +#define LL_I2S_AUDIOFREQ_32K 32000U /*!< Audio Frequency configuration 32000 Hz */ +#define LL_I2S_AUDIOFREQ_22K 22050U /*!< Audio Frequency configuration 22050 Hz */ +#define LL_I2S_AUDIOFREQ_16K 16000U /*!< Audio Frequency configuration 16000 Hz */ +#define LL_I2S_AUDIOFREQ_11K 11025U /*!< Audio Frequency configuration 11025 Hz */ +#define LL_I2S_AUDIOFREQ_8K 8000U /*!< Audio Frequency configuration 8000 Hz */ +#define LL_I2S_AUDIOFREQ_DEFAULT 2U /*!< Audio Freq not specified. Register I2SDIV = 2 */ +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup I2S_LL_Exported_Macros I2S Exported Macros + * @{ + */ + +/** @defgroup I2S_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in I2S register + * @param __INSTANCE__ I2S Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_I2S_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in I2S register + * @param __INSTANCE__ I2S Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_I2S_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup I2S_LL_Exported_Functions I2S Exported Functions + * @{ + */ + +/** @defgroup I2S_LL_EF_Configuration Configuration + * @{ + */ + +/** + * @brief Select I2S mode and Enable I2S peripheral + * @rmtoll I2SCFGR I2SMOD LL_I2S_Enable\n + * I2SCFGR I2SE LL_I2S_Enable + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_Enable(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD | SPI_I2SCFGR_I2SE); +} + +/** + * @brief Disable I2S peripheral + * @rmtoll I2SCFGR I2SE LL_I2S_Disable + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_Disable(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD | SPI_I2SCFGR_I2SE); +} + +/** + * @brief Check if I2S peripheral is enabled + * @rmtoll I2SCFGR I2SE LL_I2S_IsEnabled + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabled(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SE) == (SPI_I2SCFGR_I2SE)) ? 1UL : 0UL); +} + +/** + * @brief Set I2S data frame length + * @rmtoll I2SCFGR DATLEN LL_I2S_SetDataFormat\n + * I2SCFGR CHLEN LL_I2S_SetDataFormat + * @param SPIx SPI Instance + * @param DataFormat This parameter can be one of the following values: + * @arg @ref LL_I2S_DATAFORMAT_16B + * @arg @ref LL_I2S_DATAFORMAT_16B_EXTENDED + * @arg @ref LL_I2S_DATAFORMAT_24B + * @arg @ref LL_I2S_DATAFORMAT_32B + * @retval None + */ +__STATIC_INLINE void LL_I2S_SetDataFormat(SPI_TypeDef *SPIx, uint32_t DataFormat) +{ + MODIFY_REG(SPIx->I2SCFGR, SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN, DataFormat); +} + +/** + * @brief Get I2S data frame length + * @rmtoll I2SCFGR DATLEN LL_I2S_GetDataFormat\n + * I2SCFGR CHLEN LL_I2S_GetDataFormat + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2S_DATAFORMAT_16B + * @arg @ref LL_I2S_DATAFORMAT_16B_EXTENDED + * @arg @ref LL_I2S_DATAFORMAT_24B + * @arg @ref LL_I2S_DATAFORMAT_32B + */ +__STATIC_INLINE uint32_t LL_I2S_GetDataFormat(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN)); +} + +/** + * @brief Set I2S clock polarity + * @rmtoll I2SCFGR CKPOL LL_I2S_SetClockPolarity + * @param SPIx SPI Instance + * @param ClockPolarity This parameter can be one of the following values: + * @arg @ref LL_I2S_POLARITY_LOW + * @arg @ref LL_I2S_POLARITY_HIGH + * @retval None + */ +__STATIC_INLINE void LL_I2S_SetClockPolarity(SPI_TypeDef *SPIx, uint32_t ClockPolarity) +{ + SET_BIT(SPIx->I2SCFGR, ClockPolarity); +} + +/** + * @brief Get I2S clock polarity + * @rmtoll I2SCFGR CKPOL LL_I2S_GetClockPolarity + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2S_POLARITY_LOW + * @arg @ref LL_I2S_POLARITY_HIGH + */ +__STATIC_INLINE uint32_t LL_I2S_GetClockPolarity(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_CKPOL)); +} + +/** + * @brief Set I2S standard protocol + * @rmtoll I2SCFGR I2SSTD LL_I2S_SetStandard\n + * I2SCFGR PCMSYNC LL_I2S_SetStandard + * @param SPIx SPI Instance + * @param Standard This parameter can be one of the following values: + * @arg @ref LL_I2S_STANDARD_PHILIPS + * @arg @ref LL_I2S_STANDARD_MSB + * @arg @ref LL_I2S_STANDARD_LSB + * @arg @ref LL_I2S_STANDARD_PCM_SHORT + * @arg @ref LL_I2S_STANDARD_PCM_LONG + * @retval None + */ +__STATIC_INLINE void LL_I2S_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard) +{ + MODIFY_REG(SPIx->I2SCFGR, SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC, Standard); +} + +/** + * @brief Get I2S standard protocol + * @rmtoll I2SCFGR I2SSTD LL_I2S_GetStandard\n + * I2SCFGR PCMSYNC LL_I2S_GetStandard + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2S_STANDARD_PHILIPS + * @arg @ref LL_I2S_STANDARD_MSB + * @arg @ref LL_I2S_STANDARD_LSB + * @arg @ref LL_I2S_STANDARD_PCM_SHORT + * @arg @ref LL_I2S_STANDARD_PCM_LONG + */ +__STATIC_INLINE uint32_t LL_I2S_GetStandard(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC)); +} + +/** + * @brief Set I2S transfer mode + * @rmtoll I2SCFGR I2SCFG LL_I2S_SetTransferMode + * @param SPIx SPI Instance + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_I2S_MODE_SLAVE_TX + * @arg @ref LL_I2S_MODE_SLAVE_RX + * @arg @ref LL_I2S_MODE_MASTER_TX + * @arg @ref LL_I2S_MODE_MASTER_RX + * @retval None + */ +__STATIC_INLINE void LL_I2S_SetTransferMode(SPI_TypeDef *SPIx, uint32_t Mode) +{ + MODIFY_REG(SPIx->I2SCFGR, SPI_I2SCFGR_I2SCFG, Mode); +} + +/** + * @brief Get I2S transfer mode + * @rmtoll I2SCFGR I2SCFG LL_I2S_GetTransferMode + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2S_MODE_SLAVE_TX + * @arg @ref LL_I2S_MODE_SLAVE_RX + * @arg @ref LL_I2S_MODE_MASTER_TX + * @arg @ref LL_I2S_MODE_MASTER_RX + */ +__STATIC_INLINE uint32_t LL_I2S_GetTransferMode(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SCFG)); +} + +/** + * @brief Set I2S linear prescaler + * @rmtoll I2SPR I2SDIV LL_I2S_SetPrescalerLinear + * @param SPIx SPI Instance + * @param PrescalerLinear Value between Min_Data=0x02 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_I2S_SetPrescalerLinear(SPI_TypeDef *SPIx, uint8_t PrescalerLinear) +{ + MODIFY_REG(SPIx->I2SPR, SPI_I2SPR_I2SDIV, PrescalerLinear); +} + +/** + * @brief Get I2S linear prescaler + * @rmtoll I2SPR I2SDIV LL_I2S_GetPrescalerLinear + * @param SPIx SPI Instance + * @retval PrescalerLinear Value between Min_Data=0x02 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_I2S_GetPrescalerLinear(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->I2SPR, SPI_I2SPR_I2SDIV)); +} + +/** + * @brief Set I2S parity prescaler + * @rmtoll I2SPR ODD LL_I2S_SetPrescalerParity + * @param SPIx SPI Instance + * @param PrescalerParity This parameter can be one of the following values: + * @arg @ref LL_I2S_PRESCALER_PARITY_EVEN + * @arg @ref LL_I2S_PRESCALER_PARITY_ODD + * @retval None + */ +__STATIC_INLINE void LL_I2S_SetPrescalerParity(SPI_TypeDef *SPIx, uint32_t PrescalerParity) +{ + MODIFY_REG(SPIx->I2SPR, SPI_I2SPR_ODD, PrescalerParity << 8U); +} + +/** + * @brief Get I2S parity prescaler + * @rmtoll I2SPR ODD LL_I2S_GetPrescalerParity + * @param SPIx SPI Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_I2S_PRESCALER_PARITY_EVEN + * @arg @ref LL_I2S_PRESCALER_PARITY_ODD + */ +__STATIC_INLINE uint32_t LL_I2S_GetPrescalerParity(SPI_TypeDef *SPIx) +{ + return (uint32_t)(READ_BIT(SPIx->I2SPR, SPI_I2SPR_ODD) >> 8U); +} + +/** + * @brief Enable the master clock ouput (Pin MCK) + * @rmtoll I2SPR MCKOE LL_I2S_EnableMasterClock + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_EnableMasterClock(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); +} + +/** + * @brief Disable the master clock ouput (Pin MCK) + * @rmtoll I2SPR MCKOE LL_I2S_DisableMasterClock + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_DisableMasterClock(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE); +} + +/** + * @brief Check if the master clock ouput (Pin MCK) is enabled + * @rmtoll I2SPR MCKOE LL_I2S_IsEnabledMasterClock + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabledMasterClock(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->I2SPR, SPI_I2SPR_MCKOE) == (SPI_I2SPR_MCKOE)) ? 1UL : 0UL); +} + +#if defined(SPI_I2SCFGR_ASTRTEN) +/** + * @brief Enable asynchronous start + * @rmtoll I2SCFGR ASTRTEN LL_I2S_EnableAsyncStart + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_EnableAsyncStart(SPI_TypeDef *SPIx) +{ + SET_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_ASTRTEN); +} + +/** + * @brief Disable asynchronous start + * @rmtoll I2SCFGR ASTRTEN LL_I2S_DisableAsyncStart + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_DisableAsyncStart(SPI_TypeDef *SPIx) +{ + CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_ASTRTEN); +} + +/** + * @brief Check if asynchronous start is enabled + * @rmtoll I2SCFGR ASTRTEN LL_I2S_IsEnabledAsyncStart + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabledAsyncStart(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_ASTRTEN) == (SPI_I2SCFGR_ASTRTEN)) ? 1UL : 0UL); +} +#endif /* SPI_I2SCFGR_ASTRTEN */ + +/** + * @} + */ + +/** @defgroup I2S_LL_EF_FLAG FLAG Management + * @{ + */ + +/** + * @brief Check if Rx buffer is not empty + * @rmtoll SR RXNE LL_I2S_IsActiveFlag_RXNE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_RXNE(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsActiveFlag_RXNE(SPIx); +} + +/** + * @brief Check if Tx buffer is empty + * @rmtoll SR TXE LL_I2S_IsActiveFlag_TXE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_TXE(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsActiveFlag_TXE(SPIx); +} + +/** + * @brief Get busy flag + * @rmtoll SR BSY LL_I2S_IsActiveFlag_BSY + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_BSY(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsActiveFlag_BSY(SPIx); +} + +/** + * @brief Get overrun error flag + * @rmtoll SR OVR LL_I2S_IsActiveFlag_OVR + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_OVR(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsActiveFlag_OVR(SPIx); +} + +/** + * @brief Get underrun error flag + * @rmtoll SR UDR LL_I2S_IsActiveFlag_UDR + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_UDR(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_UDR) == (SPI_SR_UDR)) ? 1UL : 0UL); +} + +/** + * @brief Get frame format error flag + * @rmtoll SR FRE LL_I2S_IsActiveFlag_FRE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_FRE(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsActiveFlag_FRE(SPIx); +} + +/** + * @brief Get channel side flag. + * @note 0: Channel Left has to be transmitted or has been received\n + * 1: Channel Right has to be transmitted or has been received\n + * It has no significance in PCM mode. + * @rmtoll SR CHSIDE LL_I2S_IsActiveFlag_CHSIDE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_CHSIDE(SPI_TypeDef *SPIx) +{ + return ((READ_BIT(SPIx->SR, SPI_SR_CHSIDE) == (SPI_SR_CHSIDE)) ? 1UL : 0UL); +} + +/** + * @brief Clear overrun error flag + * @rmtoll SR OVR LL_I2S_ClearFlag_OVR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_ClearFlag_OVR(SPI_TypeDef *SPIx) +{ + LL_SPI_ClearFlag_OVR(SPIx); +} + +/** + * @brief Clear underrun error flag + * @rmtoll SR UDR LL_I2S_ClearFlag_UDR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_ClearFlag_UDR(SPI_TypeDef *SPIx) +{ + __IO uint32_t tmpreg; + tmpreg = SPIx->SR; + (void)tmpreg; +} + +/** + * @brief Clear frame format error flag + * @rmtoll SR FRE LL_I2S_ClearFlag_FRE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_ClearFlag_FRE(SPI_TypeDef *SPIx) +{ + LL_SPI_ClearFlag_FRE(SPIx); +} + +/** + * @} + */ + +/** @defgroup I2S_LL_EF_IT Interrupt Management + * @{ + */ + +/** + * @brief Enable error IT + * @note This bit controls the generation of an interrupt when an error condition occurs (OVR, UDR and FRE in I2S mode). + * @rmtoll CR2 ERRIE LL_I2S_EnableIT_ERR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_EnableIT_ERR(SPI_TypeDef *SPIx) +{ + LL_SPI_EnableIT_ERR(SPIx); +} + +/** + * @brief Enable Rx buffer not empty IT + * @rmtoll CR2 RXNEIE LL_I2S_EnableIT_RXNE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_EnableIT_RXNE(SPI_TypeDef *SPIx) +{ + LL_SPI_EnableIT_RXNE(SPIx); +} + +/** + * @brief Enable Tx buffer empty IT + * @rmtoll CR2 TXEIE LL_I2S_EnableIT_TXE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_EnableIT_TXE(SPI_TypeDef *SPIx) +{ + LL_SPI_EnableIT_TXE(SPIx); +} + +/** + * @brief Disable error IT + * @note This bit controls the generation of an interrupt when an error condition occurs (OVR, UDR and FRE in I2S mode). + * @rmtoll CR2 ERRIE LL_I2S_DisableIT_ERR + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_DisableIT_ERR(SPI_TypeDef *SPIx) +{ + LL_SPI_DisableIT_ERR(SPIx); +} + +/** + * @brief Disable Rx buffer not empty IT + * @rmtoll CR2 RXNEIE LL_I2S_DisableIT_RXNE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_DisableIT_RXNE(SPI_TypeDef *SPIx) +{ + LL_SPI_DisableIT_RXNE(SPIx); +} + +/** + * @brief Disable Tx buffer empty IT + * @rmtoll CR2 TXEIE LL_I2S_DisableIT_TXE + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_DisableIT_TXE(SPI_TypeDef *SPIx) +{ + LL_SPI_DisableIT_TXE(SPIx); +} + +/** + * @brief Check if ERR IT is enabled + * @rmtoll CR2 ERRIE LL_I2S_IsEnabledIT_ERR + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_ERR(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsEnabledIT_ERR(SPIx); +} + +/** + * @brief Check if RXNE IT is enabled + * @rmtoll CR2 RXNEIE LL_I2S_IsEnabledIT_RXNE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_RXNE(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsEnabledIT_RXNE(SPIx); +} + +/** + * @brief Check if TXE IT is enabled + * @rmtoll CR2 TXEIE LL_I2S_IsEnabledIT_TXE + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_TXE(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsEnabledIT_TXE(SPIx); +} + +/** + * @} + */ + +/** @defgroup I2S_LL_EF_DMA DMA Management + * @{ + */ + +/** + * @brief Enable DMA Rx + * @rmtoll CR2 RXDMAEN LL_I2S_EnableDMAReq_RX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_EnableDMAReq_RX(SPI_TypeDef *SPIx) +{ + LL_SPI_EnableDMAReq_RX(SPIx); +} + +/** + * @brief Disable DMA Rx + * @rmtoll CR2 RXDMAEN LL_I2S_DisableDMAReq_RX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_DisableDMAReq_RX(SPI_TypeDef *SPIx) +{ + LL_SPI_DisableDMAReq_RX(SPIx); +} + +/** + * @brief Check if DMA Rx is enabled + * @rmtoll CR2 RXDMAEN LL_I2S_IsEnabledDMAReq_RX + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabledDMAReq_RX(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsEnabledDMAReq_RX(SPIx); +} + +/** + * @brief Enable DMA Tx + * @rmtoll CR2 TXDMAEN LL_I2S_EnableDMAReq_TX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_EnableDMAReq_TX(SPI_TypeDef *SPIx) +{ + LL_SPI_EnableDMAReq_TX(SPIx); +} + +/** + * @brief Disable DMA Tx + * @rmtoll CR2 TXDMAEN LL_I2S_DisableDMAReq_TX + * @param SPIx SPI Instance + * @retval None + */ +__STATIC_INLINE void LL_I2S_DisableDMAReq_TX(SPI_TypeDef *SPIx) +{ + LL_SPI_DisableDMAReq_TX(SPIx); +} + +/** + * @brief Check if DMA Tx is enabled + * @rmtoll CR2 TXDMAEN LL_I2S_IsEnabledDMAReq_TX + * @param SPIx SPI Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_I2S_IsEnabledDMAReq_TX(SPI_TypeDef *SPIx) +{ + return LL_SPI_IsEnabledDMAReq_TX(SPIx); +} + +/** + * @} + */ + +/** @defgroup I2S_LL_EF_DATA DATA Management + * @{ + */ + +/** + * @brief Read 16-Bits in data register + * @rmtoll DR DR LL_I2S_ReceiveData16 + * @param SPIx SPI Instance + * @retval RxData Value between Min_Data=0x0000 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint16_t LL_I2S_ReceiveData16(SPI_TypeDef *SPIx) +{ + return LL_SPI_ReceiveData16(SPIx); +} + +/** + * @brief Write 16-Bits in data register + * @rmtoll DR DR LL_I2S_TransmitData16 + * @param SPIx SPI Instance + * @param TxData Value between Min_Data=0x0000 and Max_Data=0xFFFF + * @retval None + */ +__STATIC_INLINE void LL_I2S_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData) +{ + LL_SPI_TransmitData16(SPIx, TxData); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup I2S_LL_EF_Init Initialization and de-initialization functions + * @{ + */ + +ErrorStatus LL_I2S_DeInit(SPI_TypeDef *SPIx); +ErrorStatus LL_I2S_Init(SPI_TypeDef *SPIx, LL_I2S_InitTypeDef *I2S_InitStruct); +void LL_I2S_StructInit(LL_I2S_InitTypeDef *I2S_InitStruct); +void LL_I2S_ConfigPrescaler(SPI_TypeDef *SPIx, uint32_t PrescalerLinear, uint32_t PrescalerParity); + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* SPI_I2S_SUPPORT */ + +#endif /* defined (SPI1) || defined (SPI2) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_SPI_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h new file mode 100644 index 0000000..fa349bc --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h @@ -0,0 +1,2261 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_system.h + * @author MCD Application Team + * @brief Header file of SYSTEM LL module. + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The LL SYSTEM driver contains a set of generic APIs that can be + used by user: + (+) Some of the FLASH features need to be handled in the SYSTEM file. + (+) Access to DBGCMU registers + (+) Access to SYSCFG registers + (+) Access to VREFBUF registers + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_SYSTEM_H +#define STM32WBxx_LL_SYSTEM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined (VREFBUF) + +/** @defgroup SYSTEM_LL SYSTEM + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants + * @{ + */ +/** + * @brief VREFBUF VREF_SC0 & VREF_SC1 calibration values + */ +#define VREFBUF_SC0_CAL_ADDR ((uint8_t*) (0x1FFF75F0UL)) /*!< Address of VREFBUF trimming value for VRS=0, + VREF_SC0 in STM32WB datasheet */ +#define VREFBUF_SC1_CAL_ADDR ((uint8_t*) (0x1FFF7530UL)) /*!< Address of VREFBUF trimming value for VRS=1, + VREF_SC1 in STM32WB datasheet */ +/** + * @} + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants + * @{ + */ + +/** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP +* @{ +*/ +#define LL_SYSCFG_REMAP_FLASH 0x00000000U /*!< Main Flash memory mapped at 0x00000000 */ +#define LL_SYSCFG_REMAP_SYSTEMFLASH SYSCFG_MEMRMP_MEM_MODE_0 /*!< System Flash memory mapped at 0x00000000 */ +#define LL_SYSCFG_REMAP_SRAM (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) /*!< SRAM1 mapped at 0x00000000 */ +#if defined(QUADSPI) +#define LL_SYSCFG_REMAP_QUADSPI (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_1) /*!< QUADSPI memory mapped at 0x00000000 */ +#endif +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS + * @{ + */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB6 SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast Mode Plus on PB6 */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB7 SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast Mode Plus on PB7 */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB8 SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast Mode Plus on PB8 */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_PB9 SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast Mode Plus on PB9 */ +#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 SYSCFG_CFGR1_I2C1_FMP /*!< Enable Fast Mode Plus on I2C1 pins */ +#if defined(I2C3) +#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 SYSCFG_CFGR1_I2C3_FMP /*!< Enable Fast Mode Plus on I2C3 pins */ +#endif +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT + * @{ + */ +#define LL_SYSCFG_EXTI_PORTA 0U /*!< EXTI PORT A */ +#define LL_SYSCFG_EXTI_PORTB 1U /*!< EXTI PORT B */ +#define LL_SYSCFG_EXTI_PORTC 2U /*!< EXTI PORT C */ +#define LL_SYSCFG_EXTI_PORTD 3U /*!< EXTI PORT D */ +#define LL_SYSCFG_EXTI_PORTE 4U /*!< EXTI PORT E */ +#define LL_SYSCFG_EXTI_PORTH 7U /*!< EXTI PORT H */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE + * @{ + */ +#define LL_SYSCFG_EXTI_LINE0 (uint32_t)((0x000FU << 16U) | 0U) /*!< EXTI_POSITION_0 | EXTICR[0] */ +#define LL_SYSCFG_EXTI_LINE1 (uint32_t)((0x00F0U << 16U) | 0U) /*!< EXTI_POSITION_4 | EXTICR[0] */ +#define LL_SYSCFG_EXTI_LINE2 (uint32_t)((0x0F00U << 16U) | 0U) /*!< EXTI_POSITION_8 | EXTICR[0] */ +#define LL_SYSCFG_EXTI_LINE3 (uint32_t)((0xF000U << 16U) | 0U) /*!< EXTI_POSITION_12 | EXTICR[0] */ +#define LL_SYSCFG_EXTI_LINE4 (uint32_t)((0x000FU << 16U) | 1U) /*!< EXTI_POSITION_0 | EXTICR[1] */ +#define LL_SYSCFG_EXTI_LINE5 (uint32_t)((0x00F0U << 16U) | 1U) /*!< EXTI_POSITION_4 | EXTICR[1] */ +#define LL_SYSCFG_EXTI_LINE6 (uint32_t)((0x0F00U << 16U) | 1U) /*!< EXTI_POSITION_8 | EXTICR[1] */ +#define LL_SYSCFG_EXTI_LINE7 (uint32_t)((0xF000U << 16U) | 1U) /*!< EXTI_POSITION_12 | EXTICR[1] */ +#define LL_SYSCFG_EXTI_LINE8 (uint32_t)((0x000FU << 16U) | 2U) /*!< EXTI_POSITION_0 | EXTICR[2] */ +#define LL_SYSCFG_EXTI_LINE9 (uint32_t)((0x00F0U << 16U) | 2U) /*!< EXTI_POSITION_4 | EXTICR[2] */ +#define LL_SYSCFG_EXTI_LINE10 (uint32_t)((0x0F00U << 16U) | 2U) /*!< EXTI_POSITION_8 | EXTICR[2] */ +#define LL_SYSCFG_EXTI_LINE11 (uint32_t)((0xF000U << 16U) | 2U) /*!< EXTI_POSITION_12 | EXTICR[2] */ +#define LL_SYSCFG_EXTI_LINE12 (uint32_t)((0x000FU << 16U) | 3U) /*!< EXTI_POSITION_0 | EXTICR[3] */ +#define LL_SYSCFG_EXTI_LINE13 (uint32_t)((0x00F0U << 16U) | 3U) /*!< EXTI_POSITION_4 | EXTICR[3] */ +#define LL_SYSCFG_EXTI_LINE14 (uint32_t)((0x0F00U << 16U) | 3U) /*!< EXTI_POSITION_8 | EXTICR[3] */ +#define LL_SYSCFG_EXTI_LINE15 (uint32_t)((0xF000U << 16U) | 3U) /*!< EXTI_POSITION_12 | EXTICR[3] */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK + * @{ + */ +#define LL_SYSCFG_TIMBREAK_ECC SYSCFG_CFGR2_ECCL /*!< Enables and locks the ECC error signal + with Break Input of TIM1/16/17 */ +#define LL_SYSCFG_TIMBREAK_PVD SYSCFG_CFGR2_PVDL /*!< Enables and locks the PVD connection + with TIM1/16/17 Break Input + and also the PVDE and PLS bits of the Power Control Interface */ +#define LL_SYSCFG_TIMBREAK_SRAM2_PARITY SYSCFG_CFGR2_SPL /*!< Enables and locks the SRAM2_PARITY error signal + with Break Input of TIM1/16/17 */ +#define LL_SYSCFG_TIMBREAK_LOCKUP SYSCFG_CFGR2_CLL /*!< Enables and locks the LOCKUP output of CortexM4 + with Break Input of TIM1/16/17 */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_SRAM2WRP SYSCFG SRAM2 WRITE PROTECTION + * @{ + */ +#define LL_SYSCFG_SRAM2WRP_PAGE0 SYSCFG_SWPR1_PAGE0 /*!< SRAM2A Write protection page 0 */ +#define LL_SYSCFG_SRAM2WRP_PAGE1 SYSCFG_SWPR1_PAGE1 /*!< SRAM2A Write protection page 1 */ +#define LL_SYSCFG_SRAM2WRP_PAGE2 SYSCFG_SWPR1_PAGE2 /*!< SRAM2A Write protection page 2 */ +#define LL_SYSCFG_SRAM2WRP_PAGE3 SYSCFG_SWPR1_PAGE3 /*!< SRAM2A Write protection page 3 */ +#define LL_SYSCFG_SRAM2WRP_PAGE4 SYSCFG_SWPR1_PAGE4 /*!< SRAM2A Write protection page 4 */ +#define LL_SYSCFG_SRAM2WRP_PAGE5 SYSCFG_SWPR1_PAGE5 /*!< SRAM2A Write protection page 5 */ +#define LL_SYSCFG_SRAM2WRP_PAGE6 SYSCFG_SWPR1_PAGE6 /*!< SRAM2A Write protection page 6 */ +#define LL_SYSCFG_SRAM2WRP_PAGE7 SYSCFG_SWPR1_PAGE7 /*!< SRAM2A Write protection page 7 */ +#define LL_SYSCFG_SRAM2WRP_PAGE8 SYSCFG_SWPR1_PAGE8 /*!< SRAM2A Write protection page 8 */ +#define LL_SYSCFG_SRAM2WRP_PAGE9 SYSCFG_SWPR1_PAGE9 /*!< SRAM2A Write protection page 9 */ +#define LL_SYSCFG_SRAM2WRP_PAGE10 SYSCFG_SWPR1_PAGE10 /*!< SRAM2A Write protection page 10 */ +#define LL_SYSCFG_SRAM2WRP_PAGE11 SYSCFG_SWPR1_PAGE11 /*!< SRAM2A Write protection page 11 */ +#define LL_SYSCFG_SRAM2WRP_PAGE12 SYSCFG_SWPR1_PAGE12 /*!< SRAM2A Write protection page 12 */ +#define LL_SYSCFG_SRAM2WRP_PAGE13 SYSCFG_SWPR1_PAGE13 /*!< SRAM2A Write protection page 13 */ +#define LL_SYSCFG_SRAM2WRP_PAGE14 SYSCFG_SWPR1_PAGE14 /*!< SRAM2A Write protection page 14 */ +#define LL_SYSCFG_SRAM2WRP_PAGE15 SYSCFG_SWPR1_PAGE15 /*!< SRAM2A Write protection page 15 */ +#define LL_SYSCFG_SRAM2WRP_PAGE16 SYSCFG_SWPR1_PAGE16 /*!< SRAM2A Write protection page 16 */ +#define LL_SYSCFG_SRAM2WRP_PAGE17 SYSCFG_SWPR1_PAGE17 /*!< SRAM2A Write protection page 17 */ +#define LL_SYSCFG_SRAM2WRP_PAGE18 SYSCFG_SWPR1_PAGE18 /*!< SRAM2A Write protection page 18 */ +#define LL_SYSCFG_SRAM2WRP_PAGE19 SYSCFG_SWPR1_PAGE19 /*!< SRAM2A Write protection page 19 */ +#define LL_SYSCFG_SRAM2WRP_PAGE20 SYSCFG_SWPR1_PAGE20 /*!< SRAM2A Write protection page 20 */ +#define LL_SYSCFG_SRAM2WRP_PAGE21 SYSCFG_SWPR1_PAGE21 /*!< SRAM2A Write protection page 21 */ +#define LL_SYSCFG_SRAM2WRP_PAGE22 SYSCFG_SWPR1_PAGE22 /*!< SRAM2A Write protection page 22 */ +#define LL_SYSCFG_SRAM2WRP_PAGE23 SYSCFG_SWPR1_PAGE23 /*!< SRAM2A Write protection page 23 */ +#define LL_SYSCFG_SRAM2WRP_PAGE24 SYSCFG_SWPR1_PAGE24 /*!< SRAM2A Write protection page 24 */ +#define LL_SYSCFG_SRAM2WRP_PAGE25 SYSCFG_SWPR1_PAGE25 /*!< SRAM2A Write protection page 25 */ +#define LL_SYSCFG_SRAM2WRP_PAGE26 SYSCFG_SWPR1_PAGE26 /*!< SRAM2A Write protection page 26 */ +#define LL_SYSCFG_SRAM2WRP_PAGE27 SYSCFG_SWPR1_PAGE27 /*!< SRAM2A Write protection page 27 */ +#define LL_SYSCFG_SRAM2WRP_PAGE28 SYSCFG_SWPR1_PAGE28 /*!< SRAM2A Write protection page 28 */ +#define LL_SYSCFG_SRAM2WRP_PAGE29 SYSCFG_SWPR1_PAGE29 /*!< SRAM2A Write protection page 29 */ +#define LL_SYSCFG_SRAM2WRP_PAGE30 SYSCFG_SWPR1_PAGE30 /*!< SRAM2A Write protection page 30 */ +#define LL_SYSCFG_SRAM2WRP_PAGE31 SYSCFG_SWPR1_PAGE31 /*!< SRAM2A Write protection page 31 */ + +#define LL_SYSCFG_SRAM2WRP_PAGE32 SYSCFG_SWPR2_PAGE32 /*!< SRAM2B Write protection page 32 */ +#define LL_SYSCFG_SRAM2WRP_PAGE33 SYSCFG_SWPR2_PAGE33 /*!< SRAM2B Write protection page 33 */ +#define LL_SYSCFG_SRAM2WRP_PAGE34 SYSCFG_SWPR2_PAGE34 /*!< SRAM2B Write protection page 34 */ +#define LL_SYSCFG_SRAM2WRP_PAGE35 SYSCFG_SWPR2_PAGE35 /*!< SRAM2B Write protection page 35 */ +#define LL_SYSCFG_SRAM2WRP_PAGE36 SYSCFG_SWPR2_PAGE36 /*!< SRAM2B Write protection page 36 */ +#define LL_SYSCFG_SRAM2WRP_PAGE37 SYSCFG_SWPR2_PAGE37 /*!< SRAM2B Write protection page 37 */ +#define LL_SYSCFG_SRAM2WRP_PAGE38 SYSCFG_SWPR2_PAGE38 /*!< SRAM2B Write protection page 38 */ +#define LL_SYSCFG_SRAM2WRP_PAGE39 SYSCFG_SWPR2_PAGE39 /*!< SRAM2B Write protection page 39 */ +#define LL_SYSCFG_SRAM2WRP_PAGE40 SYSCFG_SWPR2_PAGE40 /*!< SRAM2B Write protection page 40 */ +#define LL_SYSCFG_SRAM2WRP_PAGE41 SYSCFG_SWPR2_PAGE41 /*!< SRAM2B Write protection page 41 */ +#define LL_SYSCFG_SRAM2WRP_PAGE42 SYSCFG_SWPR2_PAGE42 /*!< SRAM2B Write protection page 42 */ +#define LL_SYSCFG_SRAM2WRP_PAGE43 SYSCFG_SWPR2_PAGE43 /*!< SRAM2B Write protection page 43 */ +#define LL_SYSCFG_SRAM2WRP_PAGE44 SYSCFG_SWPR2_PAGE44 /*!< SRAM2B Write protection page 44 */ +#define LL_SYSCFG_SRAM2WRP_PAGE45 SYSCFG_SWPR2_PAGE45 /*!< SRAM2B Write protection page 45 */ +#define LL_SYSCFG_SRAM2WRP_PAGE46 SYSCFG_SWPR2_PAGE46 /*!< SRAM2B Write protection page 46 */ +#define LL_SYSCFG_SRAM2WRP_PAGE47 SYSCFG_SWPR2_PAGE47 /*!< SRAM2B Write protection page 47 */ +#define LL_SYSCFG_SRAM2WRP_PAGE48 SYSCFG_SWPR2_PAGE48 /*!< SRAM2B Write protection page 48 */ +#define LL_SYSCFG_SRAM2WRP_PAGE49 SYSCFG_SWPR2_PAGE49 /*!< SRAM2B Write protection page 49 */ +#define LL_SYSCFG_SRAM2WRP_PAGE50 SYSCFG_SWPR2_PAGE50 /*!< SRAM2B Write protection page 50 */ +#define LL_SYSCFG_SRAM2WRP_PAGE51 SYSCFG_SWPR2_PAGE51 /*!< SRAM2B Write protection page 51 */ +#define LL_SYSCFG_SRAM2WRP_PAGE52 SYSCFG_SWPR2_PAGE52 /*!< SRAM2B Write protection page 52 */ +#define LL_SYSCFG_SRAM2WRP_PAGE53 SYSCFG_SWPR2_PAGE53 /*!< SRAM2B Write protection page 53 */ +#define LL_SYSCFG_SRAM2WRP_PAGE54 SYSCFG_SWPR2_PAGE54 /*!< SRAM2B Write protection page 54 */ +#define LL_SYSCFG_SRAM2WRP_PAGE55 SYSCFG_SWPR2_PAGE55 /*!< SRAM2B Write protection page 55 */ +#define LL_SYSCFG_SRAM2WRP_PAGE56 SYSCFG_SWPR2_PAGE56 /*!< SRAM2B Write protection page 56 */ +#define LL_SYSCFG_SRAM2WRP_PAGE57 SYSCFG_SWPR2_PAGE57 /*!< SRAM2B Write protection page 57 */ +#define LL_SYSCFG_SRAM2WRP_PAGE58 SYSCFG_SWPR2_PAGE58 /*!< SRAM2B Write protection page 58 */ +#define LL_SYSCFG_SRAM2WRP_PAGE59 SYSCFG_SWPR2_PAGE59 /*!< SRAM2B Write protection page 59 */ +#define LL_SYSCFG_SRAM2WRP_PAGE60 SYSCFG_SWPR2_PAGE60 /*!< SRAM2B Write protection page 60 */ +#define LL_SYSCFG_SRAM2WRP_PAGE61 SYSCFG_SWPR2_PAGE61 /*!< SRAM2B Write protection page 61 */ +#define LL_SYSCFG_SRAM2WRP_PAGE62 SYSCFG_SWPR2_PAGE62 /*!< SRAM2B Write protection page 62 */ +#define LL_SYSCFG_SRAM2WRP_PAGE63 SYSCFG_SWPR2_PAGE63 /*!< SRAM2B Write protection page 63 */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_IM SYSCFG CPU1 INTERRUPT MASK + * @{ + */ +#define LL_SYSCFG_GRP1_TIM1 SYSCFG_IMR1_TIM1IM /*!< Enabling of interrupt from Timer 1 to CPU1 */ +#define LL_SYSCFG_GRP1_TIM16 SYSCFG_IMR1_TIM16IM /*!< Enabling of interrupt from Timer 16 to CPU1 */ +#define LL_SYSCFG_GRP1_TIM17 SYSCFG_IMR1_TIM17IM /*!< Enabling of interrupt from Timer 17 to CPU1 */ + +#define LL_SYSCFG_GRP1_EXTI5 SYSCFG_IMR1_EXTI5IM /*!< Enabling of interrupt from External Interrupt Line 5 to CPU1 */ +#define LL_SYSCFG_GRP1_EXTI6 SYSCFG_IMR1_EXTI6IM /*!< Enabling of interrupt from External Interrupt Line 6 to CPU1 */ +#define LL_SYSCFG_GRP1_EXTI7 SYSCFG_IMR1_EXTI7IM /*!< Enabling of interrupt from External Interrupt Line 7 to CPU1 */ +#define LL_SYSCFG_GRP1_EXTI8 SYSCFG_IMR1_EXTI8IM /*!< Enabling of interrupt from External Interrupt Line 8 to CPU1 */ +#define LL_SYSCFG_GRP1_EXTI9 SYSCFG_IMR1_EXTI9IM /*!< Enabling of interrupt from External Interrupt Line 9 to CPU1 */ +#define LL_SYSCFG_GRP1_EXTI10 SYSCFG_IMR1_EXTI10IM /*!< Enabling of interrupt from External Interrupt Line 10 to CPU1 */ +#define LL_SYSCFG_GRP1_EXTI11 SYSCFG_IMR1_EXTI11IM /*!< Enabling of interrupt from External Interrupt Line 11 to CPU1 */ +#define LL_SYSCFG_GRP1_EXTI12 SYSCFG_IMR1_EXTI12IM /*!< Enabling of interrupt from External Interrupt Line 12 to CPU1 */ +#define LL_SYSCFG_GRP1_EXTI13 SYSCFG_IMR1_EXTI13IM /*!< Enabling of interrupt from External Interrupt Line 13 to CPU1 */ +#define LL_SYSCFG_GRP1_EXTI14 SYSCFG_IMR1_EXTI14IM /*!< Enabling of interrupt from External Interrupt Line 14 to CPU1 */ +#define LL_SYSCFG_GRP1_EXTI15 SYSCFG_IMR1_EXTI15IM /*!< Enabling of interrupt from External Interrupt Line 15 to CPU1 */ + +#if defined(SYSCFG_IMR2_PVM1IM) +#define LL_SYSCFG_GRP2_PVM1 SYSCFG_IMR2_PVM1IM /*!< Enabling of interrupt from Power Voltage Monitoring 1 to CPU1 */ +#endif +#define LL_SYSCFG_GRP2_PVM3 SYSCFG_IMR2_PVM3IM /*!< Enabling of interrupt from Power Voltage Monitoring 3 to CPU1 */ +#define LL_SYSCFG_GRP2_PVD SYSCFG_IMR2_PVDIM /*!< Enabling of interrupt from Power Voltage Detector to CPU1 */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_C2_IM SYSCFG CPU2 INTERRUPT MASK + * @{ + */ +#define LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS SYSCFG_C2IMR1_RTCSTAMPTAMPLSECSSIM /*!< Enabling of interrupt from RTC TimeStamp, RTC Tampers + and LSE Clock Security System to CPU2 */ +#define LL_C2_SYSCFG_GRP1_RTCWKUP SYSCFG_C2IMR1_RTCWKUPIM /*!< Enabling of interrupt from RTC Wakeup to CPU2 */ +#define LL_C2_SYSCFG_GRP1_RTCALARM SYSCFG_C2IMR1_RTCALARMIM /*!< Enabling of interrupt from RTC Alarms to CPU2 */ +#define LL_C2_SYSCFG_GRP1_RCC SYSCFG_C2IMR1_RCCIM /*!< Enabling of interrupt from RCC to CPU2 */ +#define LL_C2_SYSCFG_GRP1_FLASH SYSCFG_C2IMR1_FLASHIM /*!< Enabling of interrupt from FLASH to CPU2 */ +#define LL_C2_SYSCFG_GRP1_PKA SYSCFG_C2IMR1_PKAIM /*!< Enabling of interrupt from Public Key Accelerator to CPU2 */ +#define LL_C2_SYSCFG_GRP1_RNG SYSCFG_C2IMR1_RNGIM /*!< Enabling of interrupt from Random Number Generator to CPU2 */ +#if defined(AES1) +#define LL_C2_SYSCFG_GRP1_AES1 SYSCFG_C2IMR1_AES1IM /*!< Enabling of interrupt from Advanced Encryption Standard 1 to CPU2 */ +#endif +#if defined(COMP1) +#define LL_C2_SYSCFG_GRP1_COMP SYSCFG_C2IMR1_COMPIM /*!< Enabling of interrupt from Comparator to CPU2 */ +#endif +#define LL_C2_SYSCFG_GRP1_ADC SYSCFG_C2IMR1_ADCIM /*!< Enabling of interrupt from Analog Digital Converter to CPU2 */ + +#define LL_C2_SYSCFG_GRP1_EXTI0 SYSCFG_C2IMR1_EXTI0IM /*!< Enabling of interrupt from External Interrupt Line 0 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI1 SYSCFG_C2IMR1_EXTI1IM /*!< Enabling of interrupt from External Interrupt Line 1 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI2 SYSCFG_C2IMR1_EXTI2IM /*!< Enabling of interrupt from External Interrupt Line 2 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI3 SYSCFG_C2IMR1_EXTI3IM /*!< Enabling of interrupt from External Interrupt Line 3 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI4 SYSCFG_C2IMR1_EXTI4IM /*!< Enabling of interrupt from External Interrupt Line 4 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI5 SYSCFG_C2IMR1_EXTI5IM /*!< Enabling of interrupt from External Interrupt Line 5 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI6 SYSCFG_C2IMR1_EXTI6IM /*!< Enabling of interrupt from External Interrupt Line 6 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI7 SYSCFG_C2IMR1_EXTI7IM /*!< Enabling of interrupt from External Interrupt Line 7 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI8 SYSCFG_C2IMR1_EXTI8IM /*!< Enabling of interrupt from External Interrupt Line 8 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI9 SYSCFG_C2IMR1_EXTI9IM /*!< Enabling of interrupt from External Interrupt Line 9 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI10 SYSCFG_C2IMR1_EXTI10IM /*!< Enabling of interrupt from External Interrupt Line 10 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI11 SYSCFG_C2IMR1_EXTI11IM /*!< Enabling of interrupt from External Interrupt Line 11 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI12 SYSCFG_C2IMR1_EXTI12IM /*!< Enabling of interrupt from External Interrupt Line 12 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI13 SYSCFG_C2IMR1_EXTI13IM /*!< Enabling of interrupt from External Interrupt Line 13 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI14 SYSCFG_C2IMR1_EXTI14IM /*!< Enabling of interrupt from External Interrupt Line 14 to CPU2 */ +#define LL_C2_SYSCFG_GRP1_EXTI15 SYSCFG_C2IMR1_EXTI15IM /*!< Enabling of interrupt from External Interrupt Line 15 to CPU2 */ + +#define LL_C2_SYSCFG_GRP2_DMA1CH1 SYSCFG_C2IMR2_DMA1CH1IM /*!< Enabling of interrupt from DMA1 Channel 1 to CPU2 */ +#define LL_C2_SYSCFG_GRP2_DMA1CH2 SYSCFG_C2IMR2_DMA1CH2IM /*!< Enabling of interrupt from DMA1 Channel 2 to CPU2 */ +#define LL_C2_SYSCFG_GRP2_DMA1CH3 SYSCFG_C2IMR2_DMA1CH3IM /*!< Enabling of interrupt from DMA1 Channel 3 to CPU2 */ +#define LL_C2_SYSCFG_GRP2_DMA1CH4 SYSCFG_C2IMR2_DMA1CH4IM /*!< Enabling of interrupt from DMA1 Channel 4 to CPU2 */ +#define LL_C2_SYSCFG_GRP2_DMA1CH5 SYSCFG_C2IMR2_DMA1CH5IM /*!< Enabling of interrupt from DMA1 Channel 5 to CPU2 */ +#define LL_C2_SYSCFG_GRP2_DMA1CH6 SYSCFG_C2IMR2_DMA1CH6IM /*!< Enabling of interrupt from DMA1 Channel 6 to CPU2 */ +#define LL_C2_SYSCFG_GRP2_DMA1CH7 SYSCFG_C2IMR2_DMA1CH7IM /*!< Enabling of interrupt from DMA1 Channel 7 to CPU2 */ + +#if defined(DMA2) +#define LL_C2_SYSCFG_GRP2_DMA2CH1 SYSCFG_C2IMR2_DMA2CH1IM /*!< Enabling of interrupt from DMA2 Channel 1 to CPU2 */ +#define LL_C2_SYSCFG_GRP2_DMA2CH2 SYSCFG_C2IMR2_DMA2CH2IM /*!< Enabling of interrupt from DMA2 Channel 2 to CPU2 */ +#define LL_C2_SYSCFG_GRP2_DMA2CH3 SYSCFG_C2IMR2_DMA2CH3IM /*!< Enabling of interrupt from DMA2 Channel 3 to CPU2 */ +#define LL_C2_SYSCFG_GRP2_DMA2CH4 SYSCFG_C2IMR2_DMA2CH4IM /*!< Enabling of interrupt from DMA2 Channel 4 to CPU2 */ +#define LL_C2_SYSCFG_GRP2_DMA2CH5 SYSCFG_C2IMR2_DMA2CH5IM /*!< Enabling of interrupt from DMA2 Channel 5 to CPU2 */ +#define LL_C2_SYSCFG_GRP2_DMA2CH6 SYSCFG_C2IMR2_DMA2CH6IM /*!< Enabling of interrupt from DMA2 Channel 6 to CPU2 */ +#define LL_C2_SYSCFG_GRP2_DMA2CH7 SYSCFG_C2IMR2_DMA2CH7IM /*!< Enabling of interrupt from DMA2 Channel 7 to CPU2 */ +#endif + +#define LL_C2_SYSCFG_GRP2_DMAMUX1 SYSCFG_C2IMR2_DMAMUX1IM /*!< Enabling of interrupt from DMAMUX1 to CPU2 */ +#if defined(SYSCFG_C2IMR2_PVM1IM) +#define LL_C2_SYSCFG_GRP2_PVM1 SYSCFG_C2IMR2_PVM1IM /*!< Enabling of interrupt from Power Voltage Monitoring 1 to CPU2 */ +#endif +#define LL_C2_SYSCFG_GRP2_PVM3 SYSCFG_C2IMR2_PVM3IM /*!< Enabling of interrupt from Power Voltage Monitoring 3 to CPU2 */ +#define LL_C2_SYSCFG_GRP2_PVD SYSCFG_C2IMR2_PVDIM /*!< Enabling of interrupt from Power Voltage Detector to CPU2 */ +#define LL_C2_SYSCFG_GRP2_TSC SYSCFG_C2IMR2_TSCIM /*!< Enabling of interrupt from Touch Sensing Controller to CPU2 */ +#if defined(LCD) +#define LL_C2_SYSCFG_GRP2_LCD SYSCFG_C2IMR2_LCDIM /*!< Enabling of interrupt from Liquid Crystal Display to CPU2 */ +#endif +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_SECURE_IP_ACCESS SYSCFG SECURE IP ACCESS + * @{ + */ +#if defined(AES1) +#define LL_SYSCFG_SECURE_ACCESS_AES1 SYSCFG_SIPCR_SAES1 /*!< Enabling the security access of Advanced Encryption Standard 1 KEY[7:0] */ +#endif +#define LL_SYSCFG_SECURE_ACCESS_AES2 SYSCFG_SIPCR_SAES2 /*!< Enabling the security access of Advanced Encryption Standard 2 */ +#define LL_SYSCFG_SECURE_ACCESS_PKA SYSCFG_SIPCR_SPKA /*!< Enabling the security access of Public Key Accelerator */ +#define LL_SYSCFG_SECURE_ACCESS_RNG SYSCFG_SIPCR_SRNG /*!< Enabling the security access of Random Number Generator */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU CPU1 APB1 GRP1 STOP IP + * @{ + */ +#define LL_DBGMCU_APB1_GRP1_TIM2_STOP DBGMCU_APB1FZR1_DBG_TIM2_STOP /*!< The counter clock of TIM2 is stopped when the core is halted */ +#define LL_DBGMCU_APB1_GRP1_RTC_STOP DBGMCU_APB1FZR1_DBG_RTC_STOP /*!< The clock of the RTC counter is stopped when the core is halted */ +#define LL_DBGMCU_APB1_GRP1_WWDG_STOP DBGMCU_APB1FZR1_DBG_WWDG_STOP /*!< The window watchdog counter clock is stopped when the core is halted */ +#define LL_DBGMCU_APB1_GRP1_IWDG_STOP DBGMCU_APB1FZR1_DBG_IWDG_STOP /*!< The independent watchdog counter clock is stopped when the core is halted */ +#define LL_DBGMCU_APB1_GRP1_I2C1_STOP DBGMCU_APB1FZR1_DBG_I2C1_STOP /*!< The I2C1 SMBus timeout is frozen */ +#if defined(I2C3) +#define LL_DBGMCU_APB1_GRP1_I2C3_STOP DBGMCU_APB1FZR1_DBG_I2C3_STOP /*!< The I2C3 SMBus timeout is frozen */ +#endif +#define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP DBGMCU_APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock of LPTIM1 is stopped when the core is halted */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_C2_APB1_GRP1_STOP_IP DBGMCU CPU2 APB1 GRP1 STOP IP + * @{ + */ +#define LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP DBGMCU_C2APB1FZR1_DBG_TIM2_STOP /*!< The counter clock of TIM2 is stopped when the core is halted */ +#define LL_C2_DBGMCU_APB1_GRP1_RTC_STOP DBGMCU_C2APB1FZR1_DBG_RTC_STOP /*!< The clock of the RTC counter is stopped when the core is halted */ +#define LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP DBGMCU_C2APB1FZR1_DBG_IWDG_STOP /*!< The independent watchdog counter clock is stopped when the core is halted */ +#define LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP DBGMCU_C2APB1FZR1_DBG_I2C1_STOP /*!< The I2C1 SMBus timeout is frozen */ +#if defined(I2C3) +#define LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP DBGMCU_C2APB1FZR1_DBG_I2C3_STOP /*!< The I2C3 SMBus timeout is frozen */ +#endif +#define LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP DBGMCU_C2APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock of LPTIM1 is stopped when the core is halted */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_APB1_GRP2_STOP_IP DBGMCU CPU1 APB1 GRP2 STOP IP + * @{ + */ +#define LL_DBGMCU_APB1_GRP2_LPTIM2_STOP DBGMCU_APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock of LPTIM2 is stopped when the core is halted */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_C2_APB1_GRP2_STOP_IP DBGMCU CPU2 APB1 GRP2 STOP IP + * @{ + */ +#define LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP DBGMCU_C2APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock of LPTIM2 is stopped when the core is halted */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU CPU1 APB2 GRP1 STOP IP + * @{ + */ +#define LL_DBGMCU_APB2_GRP1_TIM1_STOP DBGMCU_APB2FZR_DBG_TIM1_STOP /*!< The counter clock of TIM1 is stopped when the core is halted */ +#define LL_DBGMCU_APB2_GRP1_TIM16_STOP DBGMCU_APB2FZR_DBG_TIM16_STOP /*!< The counter clock of TIM16 is stopped when the core is halted */ +#define LL_DBGMCU_APB2_GRP1_TIM17_STOP DBGMCU_APB2FZR_DBG_TIM17_STOP /*!< The counter clock of TIM17 is stopped when the core is halted */ +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EC_C2_APB2_GRP1_STOP_IP DBGMCU CPU2 APB2 GRP1 STOP IP + * @{ + */ +#define LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP DBGMCU_C2APB2FZR_DBG_TIM1_STOP /*!< The counter clock of TIM1 is stopped when the core is halted */ +#define LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP DBGMCU_C2APB2FZR_DBG_TIM16_STOP /*!< The counter clock of TIM16 is stopped when the core is halted */ +#define LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP DBGMCU_C2APB2FZR_DBG_TIM17_STOP /*!< The counter clock of TIM17 is stopped when the core is halted */ +/** + * @} + */ + +#if defined(VREFBUF) +/** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE + * @{ + */ +#define LL_VREFBUF_VOLTAGE_SCALE0 0x00000000U /*!< Voltage reference scale 0 (VREF_OUT1) */ +#define LL_VREFBUF_VOLTAGE_SCALE1 VREFBUF_CSR_VRS /*!< Voltage reference scale 1 (VREF_OUT2) */ +/** + * @} + */ +#endif /* VREFBUF */ + +/** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY + * @{ + */ +#define LL_FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS /*!< FLASH Zero wait state */ +#define LL_FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS /*!< FLASH One wait state */ +#define LL_FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS /*!< FLASH Two wait states */ +#define LL_FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WS /*!< FLASH Three wait states */ + +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions + * @{ + */ + +/** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG + * @{ + */ + +/** + * @brief Set memory mapping at address 0x00000000 + * @rmtoll SYSCFG_MEMRMP MEM_MODE LL_SYSCFG_SetRemapMemory + * @param Memory This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_REMAP_FLASH + * @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH + * @arg @ref LL_SYSCFG_REMAP_SRAM + * @arg @ref LL_SYSCFG_REMAP_QUADSPI + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory) +{ + MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory); +} + +/** + * @brief Get memory mapping at address 0x00000000 + * @rmtoll SYSCFG_MEMRMP MEM_MODE LL_SYSCFG_GetRemapMemory + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_REMAP_FLASH + * @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH + * @arg @ref LL_SYSCFG_REMAP_SRAM + * @arg @ref LL_SYSCFG_REMAP_QUADSPI + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE)); +} + +/** + * @brief Enable I/O analog switch voltage booster. + * @note When voltage booster is enabled, I/O analog switches are supplied + * by a dedicated voltage booster, from VDD power domain. This is + * the recommended configuration with low VDDA voltage operation. + * @note The I/O analog switch voltage booster is relevant for peripherals + * using I/O in analog input: ADC and COMP. + * However, COMP inputs have a high impedance and + * voltage booster do not impact performance significantly. + * Therefore, the voltage booster is mainly intended for + * usage with ADC. + * @rmtoll SYSCFG_CFGR1 BOOSTEN LL_SYSCFG_EnableAnalogBooster + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN); +} + +/** + * @brief Disable I/O analog switch voltage booster. + * @note When voltage booster is enabled, I/O analog switches are supplied + * by a dedicated voltage booster, from VDD power domain. This is + * the recommended configuration with low VDDA voltage operation. + * @note The I/O analog switch voltage booster is relevant for peripherals + * using I/O in analog input: ADC and COMP. + * However, COMP inputs have a high impedance and + * voltage booster do not impact performance significantly. + * Therefore, the voltage booster is mainly intended for + * usage with ADC. + * @rmtoll SYSCFG_CFGR1 BOOSTEN LL_SYSCFG_DisableAnalogBooster + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN); +} + +/** + * @brief Enable the Analog GPIO switch to control voltage selection + * when the supply voltage is supplied by VDDA + * @rmtoll SYSCFG_CFGR1 ANASWVDD LL_SYSCFG_EnableAnalogGpioSwitch + * @note Activating the gpio switch enable IOs analog switches supplied by VDDA + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableAnalogGpioSwitch(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD); +} + +/** + * @brief Disable the Analog GPIO switch to control voltage selection + * when the supply voltage is supplied by VDDA + * @rmtoll SYSCFG_CFGR1 ANASWVDD LL_SYSCFG_DisableAnalogGpioSwitch + * @note Activating the gpio switch enable IOs analog switches supplied by VDDA + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableAnalogGpioSwitch(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD); +} + +/** + * @brief Enable the I2C fast mode plus driving capability. + * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP LL_SYSCFG_EnableFastModePlus\n + * SYSCFG_CFGR1 I2Cx_FMP LL_SYSCFG_EnableFastModePlus + * @param ConfigFastModePlus This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus) +{ + SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus); +} + +/** + * @brief Disable the I2C fast mode plus driving capability. + * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP LL_SYSCFG_DisableFastModePlus\n + * SYSCFG_CFGR1 I2Cx_FMP LL_SYSCFG_DisableFastModePlus + * @param ConfigFastModePlus This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 + * @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus) +{ + CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus); +} + +/** + * @brief Enable Floating Point Unit Invalid operation Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_0 LL_SYSCFG_EnableIT_FPU_IOC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0); +} + +/** + * @brief Enable Floating Point Unit Divide-by-zero Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_1 LL_SYSCFG_EnableIT_FPU_DZC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1); +} + +/** + * @brief Enable Floating Point Unit Underflow Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_2 LL_SYSCFG_EnableIT_FPU_UFC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2); +} + +/** + * @brief Enable Floating Point Unit Overflow Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_3 LL_SYSCFG_EnableIT_FPU_OFC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3); +} + +/** + * @brief Enable Floating Point Unit Input denormal Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_4 LL_SYSCFG_EnableIT_FPU_IDC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4); +} + +/** + * @brief Enable Floating Point Unit Inexact Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_5 LL_SYSCFG_EnableIT_FPU_IXC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void) +{ + SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5); +} + +/** + * @brief Disable Floating Point Unit Invalid operation Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_0 LL_SYSCFG_DisableIT_FPU_IOC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0); +} + +/** + * @brief Disable Floating Point Unit Divide-by-zero Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_1 LL_SYSCFG_DisableIT_FPU_DZC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1); +} + +/** + * @brief Disable Floating Point Unit Underflow Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_2 LL_SYSCFG_DisableIT_FPU_UFC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2); +} + +/** + * @brief Disable Floating Point Unit Overflow Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_3 LL_SYSCFG_DisableIT_FPU_OFC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3); +} + +/** + * @brief Disable Floating Point Unit Input denormal Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_4 LL_SYSCFG_DisableIT_FPU_IDC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4); +} + +/** + * @brief Disable Floating Point Unit Inexact Interrupt + * @rmtoll SYSCFG_CFGR1 FPU_IE_5 LL_SYSCFG_DisableIT_FPU_IXC + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void) +{ + CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5); +} + +/** + * @brief Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled. + * @rmtoll SYSCFG_CFGR1 FPU_IE_0 LL_SYSCFG_IsEnabledIT_FPU_IOC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void) +{ + return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0)) ? 1UL : 0UL); +} + +/** + * @brief Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled. + * @rmtoll SYSCFG_CFGR1 FPU_IE_1 LL_SYSCFG_IsEnabledIT_FPU_DZC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void) +{ + return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1)) ? 1UL : 0UL); +} + +/** + * @brief Check if Floating Point Unit Underflow Interrupt source is enabled or disabled. + * @rmtoll SYSCFG_CFGR1 FPU_IE_2 LL_SYSCFG_IsEnabledIT_FPU_UFC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void) +{ + return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2)) ? 1UL : 0UL); +} + +/** + * @brief Check if Floating Point Unit Overflow Interrupt source is enabled or disabled. + * @rmtoll SYSCFG_CFGR1 FPU_IE_3 LL_SYSCFG_IsEnabledIT_FPU_OFC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void) +{ + return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3)) ? 1UL : 0UL); +} + +/** + * @brief Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled. + * @rmtoll SYSCFG_CFGR1 FPU_IE_4 LL_SYSCFG_IsEnabledIT_FPU_IDC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void) +{ + return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4)) ? 1UL : 0UL); +} + +/** + * @brief Check if Floating Point Unit Inexact Interrupt source is enabled or disabled. + * @rmtoll SYSCFG_CFGR1 FPU_IE_5 LL_SYSCFG_IsEnabledIT_FPU_IXC + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void) +{ + return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5)) ? 1UL : 0UL); +} + +/** + * @brief Configure source input for the EXTI external interrupt. + * @rmtoll SYSCFG_EXTICR1 EXTIx LL_SYSCFG_SetEXTISource\n + * SYSCFG_EXTICR2 EXTIx LL_SYSCFG_SetEXTISource\n + * SYSCFG_EXTICR3 EXTIx LL_SYSCFG_SetEXTISource\n + * SYSCFG_EXTICR4 EXTIx LL_SYSCFG_SetEXTISource + * @param Port This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_EXTI_PORTA + * @arg @ref LL_SYSCFG_EXTI_PORTB + * @arg @ref LL_SYSCFG_EXTI_PORTC + * @arg @ref LL_SYSCFG_EXTI_PORTD + * @arg @ref LL_SYSCFG_EXTI_PORTE + * @arg @ref LL_SYSCFG_EXTI_PORTH + * + * @param Line This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_EXTI_LINE0 + * @arg @ref LL_SYSCFG_EXTI_LINE1 + * @arg @ref LL_SYSCFG_EXTI_LINE2 + * @arg @ref LL_SYSCFG_EXTI_LINE3 + * @arg @ref LL_SYSCFG_EXTI_LINE4 + * @arg @ref LL_SYSCFG_EXTI_LINE5 + * @arg @ref LL_SYSCFG_EXTI_LINE6 + * @arg @ref LL_SYSCFG_EXTI_LINE7 + * @arg @ref LL_SYSCFG_EXTI_LINE8 + * @arg @ref LL_SYSCFG_EXTI_LINE9 + * @arg @ref LL_SYSCFG_EXTI_LINE10 + * @arg @ref LL_SYSCFG_EXTI_LINE11 + * @arg @ref LL_SYSCFG_EXTI_LINE12 + * @arg @ref LL_SYSCFG_EXTI_LINE13 + * @arg @ref LL_SYSCFG_EXTI_LINE14 + * @arg @ref LL_SYSCFG_EXTI_LINE15 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line) +{ + MODIFY_REG(SYSCFG->EXTICR[Line & 0x03U], (Line >> 16U), (Port << ((POSITION_VAL((Line >> 16U))) & 0x0000000FUL))); +} + +/** + * @brief Get the configured defined for specific EXTI Line + * @rmtoll SYSCFG_EXTICR1 EXTIx LL_SYSCFG_GetEXTISource\n + * SYSCFG_EXTICR2 EXTIx LL_SYSCFG_GetEXTISource\n + * SYSCFG_EXTICR3 EXTIx LL_SYSCFG_GetEXTISource\n + * SYSCFG_EXTICR4 EXTIx LL_SYSCFG_GetEXTISource + * @param Line This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_EXTI_LINE0 + * @arg @ref LL_SYSCFG_EXTI_LINE1 + * @arg @ref LL_SYSCFG_EXTI_LINE2 + * @arg @ref LL_SYSCFG_EXTI_LINE3 + * @arg @ref LL_SYSCFG_EXTI_LINE4 + * @arg @ref LL_SYSCFG_EXTI_LINE5 + * @arg @ref LL_SYSCFG_EXTI_LINE6 + * @arg @ref LL_SYSCFG_EXTI_LINE7 + * @arg @ref LL_SYSCFG_EXTI_LINE8 + * @arg @ref LL_SYSCFG_EXTI_LINE9 + * @arg @ref LL_SYSCFG_EXTI_LINE10 + * @arg @ref LL_SYSCFG_EXTI_LINE11 + * @arg @ref LL_SYSCFG_EXTI_LINE12 + * @arg @ref LL_SYSCFG_EXTI_LINE13 + * @arg @ref LL_SYSCFG_EXTI_LINE14 + * @arg @ref LL_SYSCFG_EXTI_LINE15 + * @retval Returned value can be one of the following values: + * @arg @ref LL_SYSCFG_EXTI_PORTA + * @arg @ref LL_SYSCFG_EXTI_PORTB + * @arg @ref LL_SYSCFG_EXTI_PORTC + * @arg @ref LL_SYSCFG_EXTI_PORTD + * @arg @ref LL_SYSCFG_EXTI_PORTE + * @arg @ref LL_SYSCFG_EXTI_PORTH + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line) +{ + return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0x03U], (Line >> 16U)) >> (POSITION_VAL(Line >> 16U) & 0x0000000FUL) ); +} + +/** + * @brief Enable SRAM2 Erase (starts a hardware SRAM2 erase operation. This bit is + * automatically cleared at the end of the SRAM2 erase operation.) + * @note This bit is write-protected: setting this bit is possible only after the + * correct key sequence is written in the SYSCFG_SKR register. + * @rmtoll SYSCFG_SCSR SRAM2ER LL_SYSCFG_EnableSRAM2Erase + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableSRAM2Erase(void) +{ + SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER); +} + +/** + * @brief Check if SRAM2 erase operation is on going + * @rmtoll SYSCFG_SCSR SRAM2BSY LL_SYSCFG_IsSRAM2EraseOngoing + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsSRAM2EraseOngoing(void) +{ + return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2BSY) == (SYSCFG_SCSR_SRAM2BSY)) ? 1UL : 0UL); +} + +/** + * @brief Disable CPU2 SRAM fetch (execution) (This bit can be set by Firmware + * and will only be reset by a Hardware reset, including a reset after Standby.) + * @note Firmware writing 0 has no effect. + * @rmtoll SYSCFG_SCSR C2RFD LL_SYSCFG_DisableSRAMFetch + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableSRAMFetch(void) +{ + SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_C2RFD); +} + +/** + * @brief Check if CPU2 SRAM fetch is enabled + * @rmtoll SYSCFG_SCSR C2RFD LL_SYSCFG_IsEnabledSRAMFetch + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledSRAMFetch(void) +{ + return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_C2RFD) != (SYSCFG_SCSR_C2RFD)) ? 1UL : 0UL); +} + +/** + * @brief Set connections to TIM1/16/17 Break inputs + * @rmtoll SYSCFG_CFGR2 CLL LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR2 SPL LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR2 PVDL LL_SYSCFG_SetTIMBreakInputs\n + * SYSCFG_CFGR2 ECCL LL_SYSCFG_SetTIMBreakInputs + * @param Break This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_TIMBREAK_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_PVD + * @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY + * @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break) +{ + MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_ECCL, Break); +} + +/** + * @brief Get connections to TIM1/16/17 Break inputs + * @rmtoll SYSCFG_CFGR2 CLL LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR2 SPL LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR2 PVDL LL_SYSCFG_GetTIMBreakInputs\n + * SYSCFG_CFGR2 ECCL LL_SYSCFG_GetTIMBreakInputs + * @retval Returned value can be can be a combination of the following values: + * @arg @ref LL_SYSCFG_TIMBREAK_ECC + * @arg @ref LL_SYSCFG_TIMBREAK_PVD + * @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY + * @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void) +{ + return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_ECCL)); +} + +/** + * @brief Check if SRAM2 parity error detected + * @rmtoll SYSCFG_CFGR2 SPF LL_SYSCFG_IsActiveFlag_SP + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void) +{ + return ((READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF)) ? 1UL : 0UL); +} + +/** + * @brief Clear SRAM2 parity error flag + * @rmtoll SYSCFG_CFGR2 SPF LL_SYSCFG_ClearFlag_SP + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void) +{ + SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF); +} + +/** + * @brief Enable SRAM2 page write protection for Pages in range 0 to 31 + * @note Write protection is cleared only by a system reset + * @rmtoll SYSCFG_SWPR1 PxWP LL_SYSCFG_EnableSRAM2PageWRP_0_31 + * @param SRAM2WRP This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE0 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE1 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE2 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE3 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE4 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE5 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE6 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE7 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE8 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE9 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE10 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE11 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE12 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE13 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE14 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE15 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE16 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE17 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE18 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE19 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE20 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE21 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE22 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE23 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE24 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE25 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE26 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE27 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE28 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE29 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE30 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE31 + * @retval None + */ +/* Legacy define */ +#define LL_SYSCFG_EnableSRAM2PageWRP LL_SYSCFG_EnableSRAM2PageWRP_0_31 +__STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_0_31(uint32_t SRAM2WRP) +{ + SET_BIT(SYSCFG->SWPR1, SRAM2WRP); +} + +/** + * @brief Enable SRAM2 page write protection for Pages in range 32 to 63 + * @note Write protection is cleared only by a system reset + * @rmtoll SYSCFG_SWPR2 PxWP LL_SYSCFG_EnableSRAM2PageWRP_32_63 + * @param SRAM2WRP This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE32 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE33 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE34 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE35 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE36 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE37 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE38 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE39 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE40 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE41 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE42 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE43 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE44 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE45 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE46 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE47 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE48 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE49 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE50 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE51 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE52 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE53 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE54 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE55 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE56 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE57 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE58 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE59 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE60 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE61 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE62 + * @arg @ref LL_SYSCFG_SRAM2WRP_PAGE63 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_32_63(uint32_t SRAM2WRP) +{ + SET_BIT(SYSCFG->SWPR2, SRAM2WRP); +} + +/** + * @brief SRAM2 page write protection lock prior to erase + * @rmtoll SYSCFG_SKR KEY LL_SYSCFG_LockSRAM2WRP + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_LockSRAM2WRP(void) +{ + /* Writing a wrong key reactivates the write protection */ + WRITE_REG(SYSCFG->SKR, 0x00U); +} + +/** + * @brief SRAM2 page write protection unlock prior to erase + * @rmtoll SYSCFG_SKR KEY LL_SYSCFG_UnlockSRAM2WRP + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_UnlockSRAM2WRP(void) +{ + /* unlock the write protection of the SRAM2ER bit */ + WRITE_REG(SYSCFG->SKR, 0xCAU); + WRITE_REG(SYSCFG->SKR, 0x53U); +} + +/** + * @brief Enable CPU1 Interrupt Mask + * @rmtoll SYSCFG_IMR1 TIM1IM LL_SYSCFG_GRP1_EnableIT\n + * SYSCFG_IMR1 TIM16IM LL_SYSCFG_GRP1_EnableIT\n + * SYSCFG_IMR1 TIM17IM LL_SYSCFG_GRP1_EnableIT\n + * SYSCFG_IMR1 EXTIxIM LL_SYSCFG_GRP1_EnableIT + * @param Interrupt This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_GRP1_TIM1 + * @arg @ref LL_SYSCFG_GRP1_TIM16 + * @arg @ref LL_SYSCFG_GRP1_TIM17 + * @arg @ref LL_SYSCFG_GRP1_EXTI5 + * @arg @ref LL_SYSCFG_GRP1_EXTI6 + * @arg @ref LL_SYSCFG_GRP1_EXTI7 + * @arg @ref LL_SYSCFG_GRP1_EXTI8 + * @arg @ref LL_SYSCFG_GRP1_EXTI9 + * @arg @ref LL_SYSCFG_GRP1_EXTI10 + * @arg @ref LL_SYSCFG_GRP1_EXTI11 + * @arg @ref LL_SYSCFG_GRP1_EXTI12 + * @arg @ref LL_SYSCFG_GRP1_EXTI13 + * @arg @ref LL_SYSCFG_GRP1_EXTI14 + * @arg @ref LL_SYSCFG_GRP1_EXTI15 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_GRP1_EnableIT(uint32_t Interrupt) +{ + CLEAR_BIT(SYSCFG->IMR1, Interrupt); +} + +/** + * @brief Enable CPU1 Interrupt Mask + * @rmtoll SYSCFG_IMR1 PVM1IM LL_SYSCFG_GRP2_EnableIT\n + * SYSCFG_IMR1 PVM3IM LL_SYSCFG_GRP2_EnableIT\n + * SYSCFG_IMR1 PVDIM LL_SYSCFG_GRP2_EnableIT + * @param Interrupt This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_GRP2_PVM1 + * @arg @ref LL_SYSCFG_GRP2_PVM3 + * @arg @ref LL_SYSCFG_GRP2_PVD + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_GRP2_EnableIT(uint32_t Interrupt) +{ + CLEAR_BIT(SYSCFG->IMR2, Interrupt); +} + +/** + * @brief Disable CPU1 Interrupt Mask + * @rmtoll SYSCFG_IMR1 TIM1IM LL_SYSCFG_GRP1_DisableIT\n + * SYSCFG_IMR1 TIM16IM LL_SYSCFG_GRP1_DisableIT\n + * SYSCFG_IMR1 TIM17IM LL_SYSCFG_GRP1_DisableIT\n + * SYSCFG_IMR1 EXTIxIM LL_SYSCFG_GRP1_DisableIT + * @param Interrupt This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_GRP1_TIM1 + * @arg @ref LL_SYSCFG_GRP1_TIM16 + * @arg @ref LL_SYSCFG_GRP1_TIM17 + * @arg @ref LL_SYSCFG_GRP1_EXTI5 + * @arg @ref LL_SYSCFG_GRP1_EXTI6 + * @arg @ref LL_SYSCFG_GRP1_EXTI7 + * @arg @ref LL_SYSCFG_GRP1_EXTI8 + * @arg @ref LL_SYSCFG_GRP1_EXTI9 + * @arg @ref LL_SYSCFG_GRP1_EXTI10 + * @arg @ref LL_SYSCFG_GRP1_EXTI11 + * @arg @ref LL_SYSCFG_GRP1_EXTI12 + * @arg @ref LL_SYSCFG_GRP1_EXTI13 + * @arg @ref LL_SYSCFG_GRP1_EXTI14 + * @arg @ref LL_SYSCFG_GRP1_EXTI15 + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_GRP1_DisableIT(uint32_t Interrupt) +{ + SET_BIT(SYSCFG->IMR1, Interrupt); +} + +/** + * @brief Disable CPU1 Interrupt Mask + * @rmtoll SYSCFG_IMR2 PVM1IM LL_SYSCFG_GRP2_DisableIT\n + * SYSCFG_IMR2 PVM3IM LL_SYSCFG_GRP2_DisableIT\n + * SYSCFG_IMR2 PVDIM LL_SYSCFG_GRP2_DisableIT + * @param Interrupt This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_GRP2_PVM1 + * @arg @ref LL_SYSCFG_GRP2_PVM3 + * @arg @ref LL_SYSCFG_GRP2_PVD + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_GRP2_DisableIT(uint32_t Interrupt) +{ + SET_BIT(SYSCFG->IMR2, Interrupt); +} + +/** + * @brief Indicate if CPU1 Interrupt Mask is enabled + * @rmtoll SYSCFG_IMR1 TIM1IM LL_SYSCFG_GRP1_IsEnabledIT\n + * SYSCFG_IMR1 TIM16IM LL_SYSCFG_GRP1_IsEnabledIT\n + * SYSCFG_IMR1 TIM17IM LL_SYSCFG_GRP1_IsEnabledIT\n + * SYSCFG_IMR1 EXTIxIM LL_SYSCFG_GRP1_IsEnabledIT + * @param Interrupt This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_GRP1_TIM1 + * @arg @ref LL_SYSCFG_GRP1_TIM16 + * @arg @ref LL_SYSCFG_GRP1_TIM17 + * @arg @ref LL_SYSCFG_GRP1_EXTI5 + * @arg @ref LL_SYSCFG_GRP1_EXTI6 + * @arg @ref LL_SYSCFG_GRP1_EXTI7 + * @arg @ref LL_SYSCFG_GRP1_EXTI8 + * @arg @ref LL_SYSCFG_GRP1_EXTI9 + * @arg @ref LL_SYSCFG_GRP1_EXTI10 + * @arg @ref LL_SYSCFG_GRP1_EXTI11 + * @arg @ref LL_SYSCFG_GRP1_EXTI12 + * @arg @ref LL_SYSCFG_GRP1_EXTI13 + * @arg @ref LL_SYSCFG_GRP1_EXTI14 + * @arg @ref LL_SYSCFG_GRP1_EXTI15 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GRP1_IsEnabledIT(uint32_t Interrupt) +{ + return ((READ_BIT(SYSCFG->IMR1, Interrupt) != (Interrupt)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if CPU1 Interrupt Mask is enabled + * @rmtoll SYSCFG_IMR2 PVM1IM LL_SYSCFG_GRP2_IsEnabledIT\n + * SYSCFG_IMR2 PVM3IM LL_SYSCFG_GRP2_IsEnabledIT\n + * SYSCFG_IMR2 PVDIM LL_SYSCFG_GRP2_IsEnabledIT + * @param Interrupt This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_GRP2_PVM1 + * @arg @ref LL_SYSCFG_GRP2_PVM3 + * @arg @ref LL_SYSCFG_GRP2_PVD + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_GRP2_IsEnabledIT(uint32_t Interrupt) +{ + return ((READ_BIT(SYSCFG->IMR2, Interrupt) != (Interrupt)) ? 1UL : 0UL); +} + +/** + * @brief Enable CPU2 Interrupt Mask + * @rmtoll SYSCFG_C2IMR1 RTCSTAMPTAMPLSECSSIM LL_C2_SYSCFG_GRP1_EnableIT\n + * SYSCFG_C2IMR1 RTCWKUPIM LL_C2_SYSCFG_GRP1_EnableIT\n + * SYSCFG_C2IMR1 RTCALARMIM LL_C2_SYSCFG_GRP1_EnableIT\n + * SYSCFG_C2IMR1 RCCIM LL_C2_SYSCFG_GRP1_EnableIT\n + * SYSCFG_C2IMR1 FLASHIM LL_C2_SYSCFG_GRP1_EnableIT\n + * SYSCFG_C2IMR1 PKAIM LL_C2_SYSCFG_GRP1_EnableIT\n + * SYSCFG_C2IMR1 RNGIM LL_C2_SYSCFG_GRP1_EnableIT\n + * SYSCFG_C2IMR1 AES1IM LL_C2_SYSCFG_GRP1_EnableIT\n + * SYSCFG_C2IMR1 COMPIM LL_C2_SYSCFG_GRP1_EnableIT\n + * SYSCFG_C2IMR1 ADCIM LL_C2_SYSCFG_GRP1_EnableIT\n + * SYSCFG_C2IMR1 EXTIxIM LL_C2_SYSCFG_GRP1_EnableIT + * @param Interrupt This parameter can be a combination of the following values: + * @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS + * @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP + * @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM + * @arg @ref LL_C2_SYSCFG_GRP1_RCC + * @arg @ref LL_C2_SYSCFG_GRP1_FLASH + * @arg @ref LL_C2_SYSCFG_GRP1_PKA + * @arg @ref LL_C2_SYSCFG_GRP1_RNG + * @arg @ref LL_C2_SYSCFG_GRP1_AES1 + * @arg @ref LL_C2_SYSCFG_GRP1_COMP + * @arg @ref LL_C2_SYSCFG_GRP1_ADC + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI0 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI1 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI2 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI3 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI4 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI5 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI6 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI7 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI8 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI9 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI10 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI11 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI12 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI13 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI14 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI15 + * @retval None + */ +__STATIC_INLINE void LL_C2_SYSCFG_GRP1_EnableIT(uint32_t Interrupt) +{ + CLEAR_BIT(SYSCFG->C2IMR1, Interrupt); +} + +/** + * @brief Enable CPU2 Interrupt Mask + * @rmtoll SYSCFG_C2IMR2 DMA1CHxIM LL_C2_SYSCFG_GRP2_EnableIT\n + * SYSCFG_C2IMR2 DMA2CHxIM LL_C2_SYSCFG_GRP2_EnableIT\n + * SYSCFG_C2IMR2 PVM1IM LL_C2_SYSCFG_GRP2_EnableIT\n + * SYSCFG_C2IMR2 PVM3IM LL_C2_SYSCFG_GRP2_EnableIT\n + * SYSCFG_C2IMR2 PVDIM LL_C2_SYSCFG_GRP2_EnableIT\n + * SYSCFG_C2IMR2 TSCIM LL_C2_SYSCFG_GRP2_EnableIT\n + * SYSCFG_C2IMR2 LCDIM LL_C2_SYSCFG_GRP2_EnableIT + * @param Interrupt This parameter can be a combination of the following values: + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7 + * @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1 + * @arg @ref LL_C2_SYSCFG_GRP2_PVM1 + * @arg @ref LL_C2_SYSCFG_GRP2_PVM3 + * @arg @ref LL_C2_SYSCFG_GRP2_PVD + * @arg @ref LL_C2_SYSCFG_GRP2_TSC + * @arg @ref LL_C2_SYSCFG_GRP2_LCD + * @retval None + */ +__STATIC_INLINE void LL_C2_SYSCFG_GRP2_EnableIT(uint32_t Interrupt) +{ + CLEAR_BIT(SYSCFG->C2IMR2, Interrupt); +} + +/** + * @brief Disable CPU2 Interrupt Mask + * @rmtoll SYSCFG_C2IMR1 RTCSTAMPTAMPLSECSSIM LL_C2_SYSCFG_GRP1_DisableIT\n + * SYSCFG_C2IMR1 RTCWKUPIM LL_C2_SYSCFG_GRP1_DisableIT\n + * SYSCFG_C2IMR1 RTCALARMIM LL_C2_SYSCFG_GRP1_DisableIT\n + * SYSCFG_C2IMR1 RCCIM LL_C2_SYSCFG_GRP1_DisableIT\n + * SYSCFG_C2IMR1 FLASHIM LL_C2_SYSCFG_GRP1_DisableIT\n + * SYSCFG_C2IMR1 PKAIM LL_C2_SYSCFG_GRP1_DisableIT\n + * SYSCFG_C2IMR1 RNGIM LL_C2_SYSCFG_GRP1_DisableIT\n + * SYSCFG_C2IMR1 AES1IM LL_C2_SYSCFG_GRP1_DisableIT\n + * SYSCFG_C2IMR1 COMPIM LL_C2_SYSCFG_GRP1_DisableIT\n + * SYSCFG_C2IMR1 ADCIM LL_C2_SYSCFG_GRP1_DisableIT\n + * SYSCFG_C2IMR1 EXTIxIM LL_C2_SYSCFG_GRP1_DisableIT + * @param Interrupt This parameter can be a combination of the following values: + * @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS + * @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP + * @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM + * @arg @ref LL_C2_SYSCFG_GRP1_RCC + * @arg @ref LL_C2_SYSCFG_GRP1_FLASH + * @arg @ref LL_C2_SYSCFG_GRP1_PKA + * @arg @ref LL_C2_SYSCFG_GRP1_RNG + * @arg @ref LL_C2_SYSCFG_GRP1_AES1 + * @arg @ref LL_C2_SYSCFG_GRP1_COMP + * @arg @ref LL_C2_SYSCFG_GRP1_ADC + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI0 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI1 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI2 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI3 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI4 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI5 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI6 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI7 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI8 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI9 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI10 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI11 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI12 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI13 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI14 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI15 + * @retval None + */ +__STATIC_INLINE void LL_C2_SYSCFG_GRP1_DisableIT(uint32_t Interrupt) +{ + SET_BIT(SYSCFG->C2IMR1, Interrupt); +} + +/** + * @brief Disable CPU2 Interrupt Mask + * @rmtoll SYSCFG_C2IMR2 DMA1CHxIM LL_C2_SYSCFG_GRP2_DisableIT\n + * SYSCFG_C2IMR2 DMA2CHxIM LL_C2_SYSCFG_GRP2_DisableIT\n + * SYSCFG_C2IMR2 PVM1IM LL_C2_SYSCFG_GRP2_DisableIT\n + * SYSCFG_C2IMR2 PVM3IM LL_C2_SYSCFG_GRP2_DisableIT\n + * SYSCFG_C2IMR2 PVDIM LL_C2_SYSCFG_GRP2_DisableIT\n + * SYSCFG_C2IMR2 TSCIM LL_C2_SYSCFG_GRP2_DisableIT\n + * SYSCFG_C2IMR2 LCDIM LL_C2_SYSCFG_GRP2_DisableIT + * @param Interrupt This parameter can be a combination of the following values: + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7 + * @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1 + * @arg @ref LL_C2_SYSCFG_GRP2_PVM1 + * @arg @ref LL_C2_SYSCFG_GRP2_PVM3 + * @arg @ref LL_C2_SYSCFG_GRP2_PVD + * @arg @ref LL_C2_SYSCFG_GRP2_TSC + * @arg @ref LL_C2_SYSCFG_GRP2_LCD + * @retval None + */ +__STATIC_INLINE void LL_C2_SYSCFG_GRP2_DisableIT(uint32_t Interrupt) +{ + SET_BIT(SYSCFG->C2IMR2, Interrupt); +} + +/** + * @brief Indicate if CPU2 Interrupt Mask is enabled + * @rmtoll SYSCFG_C2IMR1 RTCSTAMPTAMPLSECSSIM LL_C2_SYSCFG_GRP1_EnableIT\n + * SYSCFG_C2IMR1 RTCWKUPIM LL_C2_SYSCFG_GRP1_IsEnabledIT\n + * SYSCFG_C2IMR1 RTCALARMIM LL_C2_SYSCFG_GRP1_IsEnabledIT\n + * SYSCFG_C2IMR1 RCCIM LL_C2_SYSCFG_GRP1_IsEnabledIT\n + * SYSCFG_C2IMR1 FLASHIM LL_C2_SYSCFG_GRP1_IsEnabledIT\n + * SYSCFG_C2IMR1 PKAIM LL_C2_SYSCFG_GRP1_IsEnabledIT\n + * SYSCFG_C2IMR1 RNGIM LL_C2_SYSCFG_GRP1_IsEnabledIT\n + * SYSCFG_C2IMR1 AES1IM LL_C2_SYSCFG_GRP1_IsEnabledIT\n + * SYSCFG_C2IMR1 COMPIM LL_C2_SYSCFG_GRP1_IsEnabledIT\n + * SYSCFG_C2IMR1 ADCIM LL_C2_SYSCFG_GRP1_IsEnabledIT\n + * SYSCFG_C2IMR1 EXTIxIM LL_C2_SYSCFG_GRP1_IsEnabledIT + * @param Interrupt This parameter can be one of the following values: + * @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS + * @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP + * @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM + * @arg @ref LL_C2_SYSCFG_GRP1_RCC + * @arg @ref LL_C2_SYSCFG_GRP1_FLASH + * @arg @ref LL_C2_SYSCFG_GRP1_PKA + * @arg @ref LL_C2_SYSCFG_GRP1_RNG + * @arg @ref LL_C2_SYSCFG_GRP1_AES1 + * @arg @ref LL_C2_SYSCFG_GRP1_COMP + * @arg @ref LL_C2_SYSCFG_GRP1_ADC + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI0 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI1 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI2 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI3 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI4 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI5 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI6 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI7 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI8 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI9 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI10 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI11 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI12 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI13 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI14 + * @arg @ref LL_C2_SYSCFG_GRP1_EXTI15 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_SYSCFG_GRP1_IsEnabledIT(uint32_t Interrupt) +{ + return ((READ_BIT(SYSCFG->C2IMR1, Interrupt) != (Interrupt)) ? 1UL : 0UL); +} + +/** + * @brief Indicate if CPU2 Interrupt Mask is enabled + * @rmtoll SYSCFG_C2IMR2 DMA1CHxIM LL_C2_SYSCFG_GRP2_IsEnabledIT\n + * SYSCFG_C2IMR2 DMA2CHxIM LL_C2_SYSCFG_GRP2_IsEnabledIT\n + * SYSCFG_C2IMR2 PVM1IM LL_C2_SYSCFG_GRP2_IsEnabledIT\n + * SYSCFG_C2IMR2 PVM3IM LL_C2_SYSCFG_GRP2_IsEnabledIT\n + * SYSCFG_C2IMR2 PVDIM LL_C2_SYSCFG_GRP2_IsEnabledIT\n + * SYSCFG_C2IMR2 TSCIM LL_C2_SYSCFG_GRP2_IsEnabledIT\n + * SYSCFG_C2IMR2 LCDIM LL_C2_SYSCFG_GRP2_IsEnabledIT + * @param Interrupt This parameter can be one of the following values: + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6 + * @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7 + * @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1 + * @arg @ref LL_C2_SYSCFG_GRP2_PVM1 + * @arg @ref LL_C2_SYSCFG_GRP2_PVM3 + * @arg @ref LL_C2_SYSCFG_GRP2_PVD + * @arg @ref LL_C2_SYSCFG_GRP2_TSC + * @arg @ref LL_C2_SYSCFG_GRP2_LCD + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_C2_SYSCFG_GRP2_IsEnabledIT(uint32_t Interrupt) +{ + return ((READ_BIT(SYSCFG->C2IMR2, Interrupt) != (Interrupt)) ? 1UL : 0UL); +} + +/** + * @brief Enable the access for security IP + * @rmtoll SYSCFG_SIPCR SAES1 LL_SYSCFG_EnableSecurityAccess\n + * SYSCFG_CFGR1 SAES2 LL_SYSCFG_EnableSecurityAccess\n + * SYSCFG_CFGR1 SPKA LL_SYSCFG_EnableSecurityAccess\n + * SYSCFG_CFGR1 SRNG LL_SYSCFG_EnableSecurityAccess + * @param SecurityAccess This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1 + * @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2 + * @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA + * @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_EnableSecurityAccess(uint32_t SecurityAccess) +{ + SET_BIT(SYSCFG->SIPCR, SecurityAccess); +} + +/** + * @brief Disable the access for security IP + * @rmtoll SYSCFG_SIPCR SAES1 LL_SYSCFG_DisableSecurityAccess\n + * SYSCFG_CFGR1 SAES2 LL_SYSCFG_DisableSecurityAccess\n + * SYSCFG_CFGR1 SPKA LL_SYSCFG_DisableSecurityAccess\n + * SYSCFG_CFGR1 SRNG LL_SYSCFG_DisableSecurityAccess + * @param SecurityAccess This parameter can be a combination of the following values: + * @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1 + * @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2 + * @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA + * @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG + * @retval None + */ +__STATIC_INLINE void LL_SYSCFG_DisableSecurityAccess(uint32_t SecurityAccess) +{ + CLEAR_BIT(SYSCFG->SIPCR, SecurityAccess); +} + +/** + * @brief Indicate if access for security IP is enabled + * @rmtoll SYSCFG_SIPCR SAES1 LL_SYSCFG_IsEnabledSecurityAccess\n + * SYSCFG_CFGR1 SAES2 LL_SYSCFG_IsEnabledSecurityAccess\n + * SYSCFG_CFGR1 SPKA LL_SYSCFG_IsEnabledSecurityAccess\n + * SYSCFG_CFGR1 SRNG LL_SYSCFG_IsEnabledSecurityAccess + * @param SecurityAccess This parameter can be one of the following values: + * @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1 + * @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2 + * @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA + * @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledSecurityAccess(uint32_t SecurityAccess) +{ + return ((READ_BIT(SYSCFG->SIPCR, SecurityAccess) == (SecurityAccess)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU + * @note DBGMCU is only accessible by Cortex M4 + * To access on DBGMCU, Cortex M0+ need to request to the Cortex M4 + * the action. + * @{ + */ + +/** + * @brief Return the device identifier + * @note For STM32WBxxxx devices, the device ID is 0x495 + * @rmtoll DBGMCU_IDCODE DEV_ID LL_DBGMCU_GetDeviceID + * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495) + */ +__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void) +{ + return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID)); +} + +/** + * @brief Return the device revision identifier + * @note This field indicates the revision of the device. + * @rmtoll DBGMCU_IDCODE REV_ID LL_DBGMCU_GetRevisionID + * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void) +{ + return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos); +} + +/** + * @brief Enable the Debug Module during SLEEP mode + * @rmtoll DBGMCU_CR DBG_SLEEP LL_DBGMCU_EnableDBGSleepMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP); +} + +/** + * @brief Disable the Debug Module during SLEEP mode + * @rmtoll DBGMCU_CR DBG_SLEEP LL_DBGMCU_DisableDBGSleepMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP); +} + +/** + * @brief Enable the Debug Module during STOP mode + * @rmtoll DBGMCU_CR DBG_STOP LL_DBGMCU_EnableDBGStopMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP); +} + +/** + * @brief Disable the Debug Module during STOP mode + * @rmtoll DBGMCU_CR DBG_STOP LL_DBGMCU_DisableDBGStopMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP); +} + +/** + * @brief Enable the Debug Module during STANDBY mode + * @rmtoll DBGMCU_CR DBG_STANDBY LL_DBGMCU_EnableDBGStandbyMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY); +} + +/** + * @brief Disable the Debug Module during STANDBY mode + * @rmtoll DBGMCU_CR DBG_STANDBY LL_DBGMCU_DisableDBGStandbyMode + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY); +} + +/** + * @brief Enable the clock for Trace port + * @rmtoll DBGMCU_CR TRACE_CLKEN LL_DBGMCU_EnableTraceClock\n + */ +__STATIC_INLINE void LL_DBGMCU_EnableTraceClock(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN); +} + +/** + * @brief Disable the clock for Trace port + * @rmtoll DBGMCU_CR TRACE_CLKEN LL_DBGMCU_DisableTraceClock\n + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableTraceClock(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN); +} + +/** + * @brief Indicate if the clock for Trace port is enabled + * @rmtoll DBGMCU_CR TRACE_CLKEN LL_DBGMCU_IsEnabledTraceClock\n + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DBGMCU_IsEnabledTraceClock(void) +{ + return ((READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN) == (DBGMCU_CR_TRACE_IOEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable the external trigger ouput + * @note When enable the external trigger is output (state of bit 1), + * TRGIO pin is connected to TRGOUT. + * @rmtoll DBGMCU_CR TRGOEN LL_DBGMCU_EnableTriggerOutput\n + */ +__STATIC_INLINE void LL_DBGMCU_EnableTriggerOutput(void) +{ + SET_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN); +} + +/** + * @brief Disable the external trigger ouput + * @note When disable external trigger is input (state of bit 0), + * TRGIO pin is connected to TRGIN. + * @rmtoll DBGMCU_CR TRGOEN LL_DBGMCU_DisableTriggerOutput\n + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_DisableTriggerOutput(void) +{ + CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN); +} + +/** + * @brief Indicate if the external trigger is output or input direction + * @note When the external trigger is output (state of bit 1), + * TRGIO pin is connected to TRGOUT. + * When the external trigger is input (state of bit 0), + * TRGIO pin is connected to TRGIN. + * @rmtoll DBGMCU_CR TRGOEN LL_DBGMCU_EnableTriggerOutput\n + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_DBGMCU_IsEnabledTriggerOutput(void) +{ + return ((READ_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN) == (DBGMCU_CR_TRGOEN)) ? 1UL : 0UL); +} + +/** + * @brief Freeze CPU1 APB1 peripherals (group1 peripherals) + * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP LL_DBGMCU_APB1_GRP1_FreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->APB1FZR1, Periphs); +} + +/** + * @brief Freeze CPU2 APB1 peripherals (group1 peripherals) + * @rmtoll DBGMCU_C2APB1FZR1 DBG_xxxx_STOP LL_C2_DBGMCU_APB1_GRP1_FreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP + * @arg @ref LL_C2_DBGMCU_APB1_GRP1_RTC_STOP + * @arg @ref LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP + * @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP + * @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP + * @arg @ref LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP + * @retval None + */ +__STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->C2APB1FZR1, Periphs); +} + +/** + * @brief Freeze CPU1 APB1 peripherals (group2 peripherals) + * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP LL_DBGMCU_APB1_GRP2_FreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->APB1FZR2, Periphs); +} + +/** + * @brief Freeze CPU2 APB1 peripherals (group2 peripherals) + * @rmtoll DBGMCU_C2APB1FZR2 DBG_xxxx_STOP LL_C2_DBGMCU_APB1_GRP2_FreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP + * @retval None + */ +__STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->C2APB1FZR2, Periphs); +} + +/** + * @brief Unfreeze CPU1 APB1 peripherals (group1 peripherals) + * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP LL_DBGMCU_APB1_GRP1_UnFreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP + * @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->APB1FZR1, Periphs); +} + +/** + * @brief Unfreeze CPU2 APB1 peripherals (group1 peripherals) + * @rmtoll DBGMCU_C2APB1FZR1 DBG_xxxx_STOP LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP + * @arg @ref LL_C2_DBGMCU_APB1_GRP1_RTC_STOP + * @arg @ref LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP + * @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP + * @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP + * @arg @ref LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP + * @retval None + */ +__STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->C2APB1FZR1, Periphs); +} + +/** + * @brief Unfreeze CPU1 APB1 peripherals (group2 peripherals) + * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP LL_DBGMCU_APB1_GRP2_UnFreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->APB1FZR2, Periphs); +} + +/** + * @brief Unfreeze CPU2 APB1 peripherals (group2 peripherals) + * @rmtoll DBGMCU_C2APB1FZR2 DBG_xxxx_STOP LL_C2_DBGMCU_APB1_GRP2_UnFreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP + * @retval None + */ +__STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->C2APB1FZR2, Periphs); +} + +/** + * @brief Freeze CPU1 APB2 peripherals + * @rmtoll DBGMCU_APB2FZR DBG_TIMx_STOP LL_DBGMCU_APB2_GRP1_FreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->APB2FZR, Periphs); +} + +/** + * @brief Freeze CPU2 APB2 peripherals + * @rmtoll DBGMCU_C2APB2FZR DBG_TIMx_STOP LL_C2_DBGMCU_APB2_GRP1_FreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP + * @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP + * @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP + * @retval None + */ +__STATIC_INLINE void LL_C2_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs) +{ + SET_BIT(DBGMCU->C2APB2FZR, Periphs); +} + +/** + * @brief Unfreeze CPU1 APB2 peripherals + * @rmtoll DBGMCU_APB2FZR DBG_TIMx_STOP LL_DBGMCU_APB2_GRP1_UnFreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP + * @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP + * @retval None + */ +__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->APB2FZR, Periphs); +} + +/** + * @brief Unfreeze CPU2 APB2 peripherals + * @rmtoll DBGMCU_C2APB2FZR DBG_TIMx_STOP LL_C2_DBGMCU_APB2_GRP1_UnFreezePeriph + * @param Periphs This parameter can be a combination of the following values: + * @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP + * @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP + * @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP + * @retval None + */ +__STATIC_INLINE void LL_C2_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs) +{ + CLEAR_BIT(DBGMCU->C2APB2FZR, Periphs); +} + +/** + * @} + */ + +#if defined(VREFBUF) +/** @defgroup SYSTEM_LL_EF_VREFBUF VREFBUF + * @{ + */ + +/** + * @brief Enable Internal voltage reference + * @rmtoll VREFBUF_CSR ENVR LL_VREFBUF_Enable + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_Enable(void) +{ + SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR); +} + +/** + * @brief Disable Internal voltage reference + * @rmtoll VREFBUF_CSR ENVR LL_VREFBUF_Disable + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_Disable(void) +{ + CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR); +} + +/** + * @brief Enable high impedance (VREF+pin is high impedance) + * @rmtoll VREFBUF_CSR HIZ LL_VREFBUF_EnableHIZ + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_EnableHIZ(void) +{ + SET_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ); +} + +/** + * @brief Disable high impedance (VREF+pin is internally connected to the voltage reference buffer output) + * @rmtoll VREFBUF_CSR HIZ LL_VREFBUF_DisableHIZ + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_DisableHIZ(void) +{ + CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ); +} + +/** + * @brief Set the Voltage reference scale + * @rmtoll VREFBUF_CSR VRS LL_VREFBUF_SetVoltageScaling + * @param Scale This parameter can be one of the following values: + * @arg @ref LL_VREFBUF_VOLTAGE_SCALE0 + * @arg @ref LL_VREFBUF_VOLTAGE_SCALE1 + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale) +{ + MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale); +} + +/** + * @brief Get the Voltage reference scale + * @rmtoll VREFBUF_CSR VRS LL_VREFBUF_GetVoltageScaling + * @retval Returned value can be one of the following values: + * @arg @ref LL_VREFBUF_VOLTAGE_SCALE0 + * @arg @ref LL_VREFBUF_VOLTAGE_SCALE1 + */ +__STATIC_INLINE uint32_t LL_VREFBUF_GetVoltageScaling(void) +{ + return (uint32_t)(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRS)); +} + +/** + * @brief Get the VREFBUF trimming value for VRS=0 (VREF_SC0) + * @retval Between 0 and 0x3F + */ +__STATIC_INLINE uint32_t LL_VREFBUF_SC0_GetCalibration(void) +{ + return (uint32_t)(*VREFBUF_SC0_CAL_ADDR); +} + +/** + * @brief Get the VREFBUF trimming value for VRS=1 (VREF_SC1) + * @retval Between 0 and 0x3F + */ +__STATIC_INLINE uint32_t LL_VREFBUF_SC1_GetCalibration(void) +{ + return (uint32_t)(*VREFBUF_SC1_CAL_ADDR); +} + +/** + * @brief Check if Voltage reference buffer is ready + * @rmtoll VREFBUF_CSR VRR LL_VREFBUF_IsVREFReady + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_VREFBUF_IsVREFReady(void) +{ + return ((READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == (VREFBUF_CSR_VRR)) ? 1UL : 0UL); +} + +/** + * @brief Get the trimming code for VREFBUF calibration + * @rmtoll VREFBUF_CCR TRIM LL_VREFBUF_GetTrimming + * @retval Between 0 and 0x3F + */ +__STATIC_INLINE uint32_t LL_VREFBUF_GetTrimming(void) +{ + return (uint32_t)(READ_BIT(VREFBUF->CCR, VREFBUF_CCR_TRIM)); +} + +/** + * @brief Set the trimming code for VREFBUF calibration (Tune the internal reference buffer voltage) + * @note Each VrefBuf voltage scale is calibrated in production for each device, + * data stored in flash memory. + * Functions @ref LL_VREFBUF_SC0_GetCalibration and + * @ref LL_VREFBUF_SC0_GetCalibration can be used to retrieve + * these calibration data. + * @rmtoll VREFBUF_CCR TRIM LL_VREFBUF_SetTrimming + * @param Value Between 0 and 0x3F + * @retval None + */ +__STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value) +{ + WRITE_REG(VREFBUF->CCR, Value); +} + +/** + * @} + */ +#endif /* VREFBUF */ + +/** @defgroup SYSTEM_LL_EF_FLASH FLASH + * @{ + */ + +/** + * @brief Set FLASH Latency + * @rmtoll FLASH_ACR LATENCY LL_FLASH_SetLatency + * @param Latency This parameter can be one of the following values: + * @arg @ref LL_FLASH_LATENCY_0 + * @arg @ref LL_FLASH_LATENCY_1 + * @arg @ref LL_FLASH_LATENCY_2 + * @arg @ref LL_FLASH_LATENCY_3 + * @retval None + */ +__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency) +{ + MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency); +} + +/** + * @brief Get FLASH Latency + * @rmtoll FLASH_ACR LATENCY LL_FLASH_GetLatency + * @retval Returned value can be one of the following values: + * @arg @ref LL_FLASH_LATENCY_0 + * @arg @ref LL_FLASH_LATENCY_1 + * @arg @ref LL_FLASH_LATENCY_2 + * @arg @ref LL_FLASH_LATENCY_3 + */ +__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void) +{ + return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY)); +} + +/** + * @brief Enable Prefetch + * @rmtoll FLASH_ACR PRFTEN LL_FLASH_EnablePrefetch + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnablePrefetch(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN); +} + +/** + * @brief Disable Prefetch + * @rmtoll FLASH_ACR PRFTEN LL_FLASH_DisablePrefetch + * @rmtoll FLASH_C2ACR PRFTEN LL_FLASH_DisablePrefetch + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisablePrefetch(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN); +} + +/** + * @brief Check if Prefetch buffer is enabled + * @rmtoll FLASH_ACR PRFTEN LL_FLASH_IsPrefetchEnabled + * @rmtoll FLASH_C2ACR C2PRFTEN LL_FLASH_IsPrefetchEnabled + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void) +{ + return ((READ_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) == (FLASH_ACR_PRFTEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable Instruction cache + * @rmtoll FLASH_ACR ICEN LL_FLASH_EnableInstCache + * @rmtoll FLASH_C2ACR ICEN LL_FLASH_EnableInstCache + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnableInstCache(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_ICEN); +} + +/** + * @brief Disable Instruction cache + * @rmtoll FLASH_ACR ICEN LL_FLASH_DisableInstCache + * @rmtoll FLASH_C2ACR ICEN LL_FLASH_DisableInstCache + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisableInstCache(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICEN); +} + +/** + * @brief Enable Data cache + * @rmtoll FLASH_ACR DCEN LL_FLASH_EnableDataCache + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnableDataCache(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_DCEN); +} + +/** + * @brief Disable Data cache + * @rmtoll FLASH_ACR DCEN LL_FLASH_DisableDataCache + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisableDataCache(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCEN); +} + +/** + * @brief Enable Instruction cache reset + * @note bit can be written only when the instruction cache is disabled + * @rmtoll FLASH_ACR ICRST LL_FLASH_EnableInstCacheReset + * @rmtoll FLASH_C2ACR ICRST LL_FLASH_EnableInstCacheReset + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnableInstCacheReset(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_ICRST); +} + +/** + * @brief Disable Instruction cache reset + * @rmtoll FLASH_ACR ICRST LL_FLASH_DisableInstCacheReset + * @rmtoll FLASH_C2ACR ICRST LL_FLASH_DisableInstCacheReset + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisableInstCacheReset(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICRST); +} + +/** + * @brief Enable Data cache reset + * @note bit can be written only when the data cache is disabled + * @rmtoll FLASH_ACR DCRST LL_FLASH_EnableDataCacheReset + * @retval None + */ +__STATIC_INLINE void LL_FLASH_EnableDataCacheReset(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_DCRST); +} + +/** + * @brief Disable Data cache reset + * @rmtoll FLASH_ACR DCRST LL_FLASH_DisableDataCacheReset + * @retval None + */ +__STATIC_INLINE void LL_FLASH_DisableDataCacheReset(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCRST); +} + +/** + * @brief Suspend new program or erase operation request + * @note Any new Flash program and erase operation on both CPU side will be suspended + * until this bit and the same bit in Flash CPU2 access control register (FLASH_C2ACR) are + * cleared. The PESD bit in both the Flash status register (FLASH_SR) and Flash + * CPU2 status register (FLASH_C2SR) register will be set when at least one PES + * bit in FLASH_ACR or FLASH_C2ACR is set. + * @rmtoll FLASH_ACR PES LL_FLASH_SuspendOperation + * @rmtoll FLASH_C2ACR PES LL_FLASH_SuspendOperation + * @retval None + */ +__STATIC_INLINE void LL_FLASH_SuspendOperation(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_PES); +} + +/** + * @brief Allow new program or erase operation request + * @note Any new Flash program and erase operation on both CPU side will be allowed + * until one of this bit or the same bit in Flash CPU2 access control register (FLASH_C2ACR) is + * set. The PESD bit in both the Flash status register (FLASH_SR) and Flash + * CPU2 status register (FLASH_C2SR) register will be clear when both PES + * bit in FLASH_ACR or FLASH_C2ACR is cleared. + * @rmtoll FLASH_ACR PES LL_FLASH_AllowOperation + * @rmtoll FLASH_C2ACR PES LL_FLASH_AllowOperation + * @retval None + */ +__STATIC_INLINE void LL_FLASH_AllowOperation(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_PES); +} + +/** + * @brief Check if new program or erase operation request from CPU2 is suspended + * @rmtoll FLASH_ACR PES LL_FLASH_IsOperationSuspended + * @rmtoll FLASH_C2ACR PES LL_FLASH_IsOperationSuspended + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_FLASH_IsOperationSuspended(void) +{ + return ((READ_BIT(FLASH->ACR, FLASH_ACR_PES) == (FLASH_ACR_PES)) ? 1UL : 0UL); +} + +/** + * @brief Check if new program or erase operation request from CPU1 or CPU2 is suspended + * @rmtoll FLASH_SR PESD LL_FLASH_IsActiveFlag_OperationSuspended + * @rmtoll FLASH_C2SR PESD LL_FLASH_IsActiveFlag_OperationSuspended + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_FLASH_IsActiveFlag_OperationSuspended(void) +{ + return ((READ_BIT(FLASH->SR, FLASH_SR_PESD) == (FLASH_SR_PESD)) ? 1UL : 0UL); +} + +/** + * @brief Set EMPTY flag information as Flash User area empty + * @rmtoll FLASH_ACR EMPTY LL_FLASH_SetEmptyFlag + * @retval None + */ +__STATIC_INLINE void LL_FLASH_SetEmptyFlag(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_EMPTY); +} + +/** + * @brief Clear EMPTY flag information as Flash User area programmed + * @rmtoll FLASH_ACR EMPTY LL_FLASH_ClearEmptyFlag + * @retval None + */ +__STATIC_INLINE void LL_FLASH_ClearEmptyFlag(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_EMPTY); +} + +/** + * @brief Check if the EMPTY flag is set or reset + * @rmtoll FLASH_ACR EMPTY LL_FLASH_IsEmptyFlag + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_FLASH_IsEmptyFlag(void) +{ + return ((READ_BIT(FLASH->ACR, FLASH_ACR_EMPTY) == FLASH_ACR_EMPTY) ? 1UL : 0UL); +} + +/** + * @brief Get IPCC buffer base address + * @rmtoll FLASH_IPCCBR IPCCDBA LL_FLASH_GetIPCCBufferAddr + * @retval IPCC data buffer base address offset + */ +__STATIC_INLINE uint32_t LL_FLASH_GetIPCCBufferAddr(void) +{ + return (uint32_t)(READ_BIT(FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA)); +} + +/** + * @brief Get CPU2 boot reset vector + * @rmtoll FLASH_SRRVR SBRV LL_FLASH_GetC2BootResetVect + * @retval CPU2 boot reset vector + */ +__STATIC_INLINE uint32_t LL_FLASH_GetC2BootResetVect(void) +{ + return (uint32_t)(READ_BIT(FLASH->SRRVR, FLASH_SRRVR_SBRV)); +} + +/** + * @brief Return the Unique Device Number + * @note The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or + * 802.15.4 64-bit Device Address EUI-64. + * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF + */ +__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE))); +} + +/** + * @brief Return the Device ID + * @note The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or + * 802.15.4 64-bit Device Address EUI-64. + * For STM32WBxxxx devices, the device ID is 0x26 + * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 fo STM32WB55x) + */ +__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void) +{ + return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU); +} + +/** + * @brief Return the ST Company ID + * @note The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or + * 802.15.4 64-bit Device Address EUI-64. + * For STM32WBxxxx devices, the ST Compagny ID is 0x0080E1 + * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Compagny ID is 0x0080E1) + */ +__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void) +{ + return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U ) & 0x00FFFFFFU); +} +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined (VREFBUF) */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_SYSTEM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_tim.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_tim.h new file mode 100644 index 0000000..05256d9 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_tim.h @@ -0,0 +1,4808 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_tim.h + * @author MCD Application Team + * @brief Header file of TIM LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32WBxx_LL_TIM_H +#define __STM32WBxx_LL_TIM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (TIM1) || defined (TIM2) || defined (TIM16) || defined (TIM7) + +/** @defgroup TIM_LL TIM + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup TIM_LL_Private_Variables TIM Private Variables + * @{ + */ +static const uint8_t OFFSET_TAB_CCMRx[] = +{ + 0x00U, /* 0: TIMx_CH1 */ + 0x00U, /* 1: TIMx_CH1N */ + 0x00U, /* 2: TIMx_CH2 */ + 0x00U, /* 3: TIMx_CH2N */ + 0x04U, /* 4: TIMx_CH3 */ + 0x04U, /* 5: TIMx_CH3N */ + 0x04U, /* 6: TIMx_CH4 */ + 0x3CU, /* 7: TIMx_CH5 */ + 0x3CU /* 8: TIMx_CH6 */ +}; + +static const uint8_t SHIFT_TAB_OCxx[] = +{ + 0U, /* 0: OC1M, OC1FE, OC1PE */ + 0U, /* 1: - NA */ + 8U, /* 2: OC2M, OC2FE, OC2PE */ + 0U, /* 3: - NA */ + 0U, /* 4: OC3M, OC3FE, OC3PE */ + 0U, /* 5: - NA */ + 8U, /* 6: OC4M, OC4FE, OC4PE */ + 0U, /* 7: OC5M, OC5FE, OC5PE */ + 8U /* 8: OC6M, OC6FE, OC6PE */ +}; + +static const uint8_t SHIFT_TAB_ICxx[] = +{ + 0U, /* 0: CC1S, IC1PSC, IC1F */ + 0U, /* 1: - NA */ + 8U, /* 2: CC2S, IC2PSC, IC2F */ + 0U, /* 3: - NA */ + 0U, /* 4: CC3S, IC3PSC, IC3F */ + 0U, /* 5: - NA */ + 8U, /* 6: CC4S, IC4PSC, IC4F */ + 0U, /* 7: - NA */ + 0U /* 8: - NA */ +}; + +static const uint8_t SHIFT_TAB_CCxP[] = +{ + 0U, /* 0: CC1P */ + 2U, /* 1: CC1NP */ + 4U, /* 2: CC2P */ + 6U, /* 3: CC2NP */ + 8U, /* 4: CC3P */ + 10U, /* 5: CC3NP */ + 12U, /* 6: CC4P */ + 16U, /* 7: CC5P */ + 20U /* 8: CC6P */ +}; + +static const uint8_t SHIFT_TAB_OISx[] = +{ + 0U, /* 0: OIS1 */ + 1U, /* 1: OIS1N */ + 2U, /* 2: OIS2 */ + 3U, /* 3: OIS2N */ + 4U, /* 4: OIS3 */ + 5U, /* 5: OIS3N */ + 6U, /* 6: OIS4 */ + 8U, /* 7: OIS5 */ + 10U /* 8: OIS6 */ +}; +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup TIM_LL_Private_Constants TIM Private Constants + * @{ + */ + +/* Defines used for the bit position in the register and perform offsets */ +#define TIM_POSITION_BRK_SOURCE (POSITION_VAL(Source) & 0x1FUL) + +/* Generic bit definitions for TIMx_AF1 register */ +#define TIMx_AF1_BKINP TIM1_AF1_BKINP /*!< BRK BKIN input polarity */ +#define TIMx_AF1_ETRSEL TIM1_AF1_ETRSEL /*!< TIMx ETR source selection */ + +/* Remap mask definitions */ +#define TIMx_OR_RMP_SHIFT 16U +#define TIMx_OR_RMP_MASK 0x0000FFFFU +#define TIM1_OR_RMP_MASK ((TIM1_OR_ETR_ADC1_RMP | TIM1_OR_TI1_RMP) << TIMx_OR_RMP_SHIFT) +#define TIM2_OR_RMP_MASK ((TIM2_OR_TI4_RMP | TIM2_OR_ETR_RMP | TIM2_OR_ITR1_RMP) << TIMx_OR_RMP_SHIFT) +#define TIM16_OR_RMP_MASK (TIM16_OR_TI1_RMP << TIMx_OR_RMP_SHIFT) +#define TIM17_OR_RMP_MASK (TIM17_OR_TI1_RMP << TIMx_OR_RMP_SHIFT) + +/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */ +#define DT_DELAY_1 ((uint8_t)0x7F) +#define DT_DELAY_2 ((uint8_t)0x3F) +#define DT_DELAY_3 ((uint8_t)0x1F) +#define DT_DELAY_4 ((uint8_t)0x1F) + +/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */ +#define DT_RANGE_1 ((uint8_t)0x00) +#define DT_RANGE_2 ((uint8_t)0x80) +#define DT_RANGE_3 ((uint8_t)0xC0) +#define DT_RANGE_4 ((uint8_t)0xE0) + +/** Legacy definitions for compatibility purpose +@cond 0 + */ +/** +@endcond + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup TIM_LL_Private_Macros TIM Private Macros + * @{ + */ +/** @brief Convert channel id into channel index. + * @param __CHANNEL__ This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval none + */ +#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \ + (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\ + ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\ + ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\ + ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\ + ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\ + ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\ + ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\ + ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 7U : 8U) + +/** @brief Calculate the deadtime sampling period(in ps). + * @param __TIMCLK__ timer input clock frequency (in Hz). + * @param __CKD__ This parameter can be one of the following values: + * @arg @ref LL_TIM_CLOCKDIVISION_DIV1 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV2 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV4 + * @retval none + */ +#define TIM_CALC_DTS(__TIMCLK__, __CKD__) \ + (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__)) : \ + ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \ + ((uint64_t)1000000000000U/((__TIMCLK__) >> 2U))) +/** + * @} + */ + + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup TIM_LL_ES_INIT TIM Exported Init structure + * @{ + */ + +/** + * @brief TIM Time Base configuration structure definition. + */ +typedef struct +{ + uint16_t Prescaler; /*!< Specifies the prescaler value used to divide the TIM clock. + This parameter can be a number between Min_Data=0x0000 and Max_Data=0xFFFF. + + This feature can be modified afterwards using unitary function @ref LL_TIM_SetPrescaler().*/ + + uint32_t CounterMode; /*!< Specifies the counter mode. + This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE. + + This feature can be modified afterwards using unitary function @ref LL_TIM_SetCounterMode().*/ + + uint32_t Autoreload; /*!< Specifies the auto reload value to be loaded into the active + Auto-Reload Register at the next update event. + This parameter must be a number between Min_Data=0x0000 and Max_Data=0xFFFF. + Some timer instances may support 32 bits counters. In that case this parameter must be a number between 0x0000 and 0xFFFFFFFF. + + This feature can be modified afterwards using unitary function @ref LL_TIM_SetAutoReload().*/ + + uint32_t ClockDivision; /*!< Specifies the clock division. + This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION. + + This feature can be modified afterwards using unitary function @ref LL_TIM_SetClockDivision().*/ + + uint32_t RepetitionCounter; /*!< Specifies the repetition counter value. Each time the RCR downcounter + reaches zero, an update event is generated and counting restarts + from the RCR value (N). + This means in PWM mode that (N+1) corresponds to: + - the number of PWM periods in edge-aligned mode + - the number of half PWM period in center-aligned mode + GP timers: this parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF. + Advanced timers: this parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. + + This feature can be modified afterwards using unitary function @ref LL_TIM_SetRepetitionCounter().*/ +} LL_TIM_InitTypeDef; + +/** + * @brief TIM Output Compare configuration structure definition. + */ +typedef struct +{ + uint32_t OCMode; /*!< Specifies the output mode. + This parameter can be a value of @ref TIM_LL_EC_OCMODE. + + This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetMode().*/ + + uint32_t OCState; /*!< Specifies the TIM Output Compare state. + This parameter can be a value of @ref TIM_LL_EC_OCSTATE. + + This feature can be modified afterwards using unitary functions @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/ + + uint32_t OCNState; /*!< Specifies the TIM complementary Output Compare state. + This parameter can be a value of @ref TIM_LL_EC_OCSTATE. + + This feature can be modified afterwards using unitary functions @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/ + + uint32_t CompareValue; /*!< Specifies the Compare value to be loaded into the Capture Compare Register. + This parameter can be a number between Min_Data=0x0000 and Max_Data=0xFFFF. + + This feature can be modified afterwards using unitary function LL_TIM_OC_SetCompareCHx (x=1..6).*/ + + uint32_t OCPolarity; /*!< Specifies the output polarity. + This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY. + + This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetPolarity().*/ + + uint32_t OCNPolarity; /*!< Specifies the complementary output polarity. + This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY. + + This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetPolarity().*/ + + + uint32_t OCIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE. + + This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetIdleState().*/ + + uint32_t OCNIdleState; /*!< Specifies the TIM Output Compare pin state during Idle state. + This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE. + + This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetIdleState().*/ +} LL_TIM_OC_InitTypeDef; + +/** + * @brief TIM Input Capture configuration structure definition. + */ + +typedef struct +{ + + uint32_t ICPolarity; /*!< Specifies the active edge of the input signal. + This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/ + + uint32_t ICActiveInput; /*!< Specifies the input. + This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetActiveInput().*/ + + uint32_t ICPrescaler; /*!< Specifies the Input Capture Prescaler. + This parameter can be a value of @ref TIM_LL_EC_ICPSC. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/ + + uint32_t ICFilter; /*!< Specifies the input capture filter. + This parameter can be a value of @ref TIM_LL_EC_IC_FILTER. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/ +} LL_TIM_IC_InitTypeDef; + + +/** + * @brief TIM Encoder interface configuration structure definition. + */ +typedef struct +{ + uint32_t EncoderMode; /*!< Specifies the encoder resolution (x2 or x4). + This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE. + + This feature can be modified afterwards using unitary function @ref LL_TIM_SetEncoderMode().*/ + + uint32_t IC1Polarity; /*!< Specifies the active edge of TI1 input. + This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/ + + uint32_t IC1ActiveInput; /*!< Specifies the TI1 input source + This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetActiveInput().*/ + + uint32_t IC1Prescaler; /*!< Specifies the TI1 input prescaler value. + This parameter can be a value of @ref TIM_LL_EC_ICPSC. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/ + + uint32_t IC1Filter; /*!< Specifies the TI1 input filter. + This parameter can be a value of @ref TIM_LL_EC_IC_FILTER. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/ + + uint32_t IC2Polarity; /*!< Specifies the active edge of TI2 input. + This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/ + + uint32_t IC2ActiveInput; /*!< Specifies the TI2 input source + This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetActiveInput().*/ + + uint32_t IC2Prescaler; /*!< Specifies the TI2 input prescaler value. + This parameter can be a value of @ref TIM_LL_EC_ICPSC. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/ + + uint32_t IC2Filter; /*!< Specifies the TI2 input filter. + This parameter can be a value of @ref TIM_LL_EC_IC_FILTER. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/ + +} LL_TIM_ENCODER_InitTypeDef; + +/** + * @brief TIM Hall sensor interface configuration structure definition. + */ +typedef struct +{ + + uint32_t IC1Polarity; /*!< Specifies the active edge of TI1 input. + This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPolarity().*/ + + uint32_t IC1Prescaler; /*!< Specifies the TI1 input prescaler value. + Prescaler must be set to get a maximum counter period longer than the + time interval between 2 consecutive changes on the Hall inputs. + This parameter can be a value of @ref TIM_LL_EC_ICPSC. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetPrescaler().*/ + + uint32_t IC1Filter; /*!< Specifies the TI1 input filter. + This parameter can be a value of @ref TIM_LL_EC_IC_FILTER. + + This feature can be modified afterwards using unitary function @ref LL_TIM_IC_SetFilter().*/ + + uint32_t CommutationDelay; /*!< Specifies the compare value to be loaded into the Capture Compare Register. + A positive pulse (TRGO event) is generated with a programmable delay every time + a change occurs on the Hall inputs. + This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF. + + This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetCompareCH2().*/ +} LL_TIM_HALLSENSOR_InitTypeDef; + +/** + * @brief BDTR (Break and Dead Time) structure definition + */ +typedef struct +{ + uint32_t OSSRState; /*!< Specifies the Off-State selection used in Run mode. + This parameter can be a value of @ref TIM_LL_EC_OSSR + + This feature can be modified afterwards using unitary function @ref LL_TIM_SetOffStates() + + @note This bit-field cannot be modified as long as LOCK level 2 has been programmed. */ + + uint32_t OSSIState; /*!< Specifies the Off-State used in Idle state. + This parameter can be a value of @ref TIM_LL_EC_OSSI + + This feature can be modified afterwards using unitary function @ref LL_TIM_SetOffStates() + + @note This bit-field cannot be modified as long as LOCK level 2 has been programmed. */ + + uint32_t LockLevel; /*!< Specifies the LOCK level parameters. + This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL + + @note The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register + has been written, their content is frozen until the next reset.*/ + + uint8_t DeadTime; /*!< Specifies the delay time between the switching-off and the + switching-on of the outputs. + This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF. + + This feature can be modified afterwards using unitary function @ref LL_TIM_OC_SetDeadTime() + + @note This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed. */ + + uint16_t BreakState; /*!< Specifies whether the TIM Break input is enabled or not. + This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE + + This feature can be modified afterwards using unitary functions @ref LL_TIM_EnableBRK() or @ref LL_TIM_DisableBRK() + + @note This bit-field can not be modified as long as LOCK level 1 has been programmed. */ + + uint32_t BreakPolarity; /*!< Specifies the TIM Break Input pin polarity. + This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARITY + + This feature can be modified afterwards using unitary function @ref LL_TIM_ConfigBRK() + + @note This bit-field can not be modified as long as LOCK level 1 has been programmed. */ + + uint32_t BreakFilter; /*!< Specifies the TIM Break Filter. + This parameter can be a value of @ref TIM_LL_EC_BREAK_FILTER + + This feature can be modified afterwards using unitary function @ref LL_TIM_ConfigBRK() + + @note This bit-field can not be modified as long as LOCK level 1 has been programmed. */ + + uint32_t Break2State; /*!< Specifies whether the TIM Break2 input is enabled or not. + This parameter can be a value of @ref TIM_LL_EC_BREAK2_ENABLE + + This feature can be modified afterwards using unitary functions @ref LL_TIM_EnableBRK2() or @ref LL_TIM_DisableBRK2() + + @note This bit-field can not be modified as long as LOCK level 1 has been programmed. */ + + uint32_t Break2Polarity; /*!< Specifies the TIM Break2 Input pin polarity. + This parameter can be a value of @ref TIM_LL_EC_BREAK2_POLARITY + + This feature can be modified afterwards using unitary function @ref LL_TIM_ConfigBRK2() + + @note This bit-field can not be modified as long as LOCK level 1 has been programmed. */ + + uint32_t Break2Filter; /*!< Specifies the TIM Break2 Filter. + This parameter can be a value of @ref TIM_LL_EC_BREAK2_FILTER + + This feature can be modified afterwards using unitary function @ref LL_TIM_ConfigBRK2() + + @note This bit-field can not be modified as long as LOCK level 1 has been programmed. */ + + uint32_t AutomaticOutput; /*!< Specifies whether the TIM Automatic Output feature is enabled or not. + This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTPUT_ENABLE + + This feature can be modified afterwards using unitary functions @ref LL_TIM_EnableAutomaticOutput() or @ref LL_TIM_DisableAutomaticOutput() + + @note This bit-field can not be modified as long as LOCK level 1 has been programmed. */ +} LL_TIM_BDTR_InitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup TIM_LL_Exported_Constants TIM Exported Constants + * @{ + */ + +/** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_TIM_ReadReg function. + * @{ + */ +#define LL_TIM_SR_UIF TIM_SR_UIF /*!< Update interrupt flag */ +#define LL_TIM_SR_CC1IF TIM_SR_CC1IF /*!< Capture/compare 1 interrupt flag */ +#define LL_TIM_SR_CC2IF TIM_SR_CC2IF /*!< Capture/compare 2 interrupt flag */ +#define LL_TIM_SR_CC3IF TIM_SR_CC3IF /*!< Capture/compare 3 interrupt flag */ +#define LL_TIM_SR_CC4IF TIM_SR_CC4IF /*!< Capture/compare 4 interrupt flag */ +#define LL_TIM_SR_CC5IF TIM_SR_CC5IF /*!< Capture/compare 5 interrupt flag */ +#define LL_TIM_SR_CC6IF TIM_SR_CC6IF /*!< Capture/compare 6 interrupt flag */ +#define LL_TIM_SR_COMIF TIM_SR_COMIF /*!< COM interrupt flag */ +#define LL_TIM_SR_TIF TIM_SR_TIF /*!< Trigger interrupt flag */ +#define LL_TIM_SR_BIF TIM_SR_BIF /*!< Break interrupt flag */ +#define LL_TIM_SR_B2IF TIM_SR_B2IF /*!< Second break interrupt flag */ +#define LL_TIM_SR_CC1OF TIM_SR_CC1OF /*!< Capture/Compare 1 overcapture flag */ +#define LL_TIM_SR_CC2OF TIM_SR_CC2OF /*!< Capture/Compare 2 overcapture flag */ +#define LL_TIM_SR_CC3OF TIM_SR_CC3OF /*!< Capture/Compare 3 overcapture flag */ +#define LL_TIM_SR_CC4OF TIM_SR_CC4OF /*!< Capture/Compare 4 overcapture flag */ +#define LL_TIM_SR_SBIF TIM_SR_SBIF /*!< System Break interrupt flag */ +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable + * @{ + */ +#define LL_TIM_BREAK_DISABLE 0x00000000U /*!< Break function disabled */ +#define LL_TIM_BREAK_ENABLE TIM_BDTR_BKE /*!< Break function enabled */ +/** + * @} + */ + +/** @defgroup TIM_LL_EC_BREAK2_ENABLE Break2 Enable + * @{ + */ +#define LL_TIM_BREAK2_DISABLE 0x00000000U /*!< Break2 function disabled */ +#define LL_TIM_BREAK2_ENABLE TIM_BDTR_BK2E /*!< Break2 function enabled */ +/** + * @} + */ + +/** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable + * @{ + */ +#define LL_TIM_AUTOMATICOUTPUT_DISABLE 0x00000000U /*!< MOE can be set only by software */ +#define LL_TIM_AUTOMATICOUTPUT_ENABLE TIM_BDTR_AOE /*!< MOE can be set by software or automatically at the next update event */ +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** @defgroup TIM_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_TIM_ReadReg and LL_TIM_WriteReg functions. + * @{ + */ +#define LL_TIM_DIER_UIE TIM_DIER_UIE /*!< Update interrupt enable */ +#define LL_TIM_DIER_CC1IE TIM_DIER_CC1IE /*!< Capture/compare 1 interrupt enable */ +#define LL_TIM_DIER_CC2IE TIM_DIER_CC2IE /*!< Capture/compare 2 interrupt enable */ +#define LL_TIM_DIER_CC3IE TIM_DIER_CC3IE /*!< Capture/compare 3 interrupt enable */ +#define LL_TIM_DIER_CC4IE TIM_DIER_CC4IE /*!< Capture/compare 4 interrupt enable */ +#define LL_TIM_DIER_COMIE TIM_DIER_COMIE /*!< COM interrupt enable */ +#define LL_TIM_DIER_TIE TIM_DIER_TIE /*!< Trigger interrupt enable */ +#define LL_TIM_DIER_BIE TIM_DIER_BIE /*!< Break interrupt enable */ +/** + * @} + */ + +/** @defgroup TIM_LL_EC_UPDATESOURCE Update Source + * @{ + */ +#define LL_TIM_UPDATESOURCE_REGULAR 0x00000000U /*!< Counter overflow/underflow, Setting the UG bit or Update generation through the slave mode controller generates an update request */ +#define LL_TIM_UPDATESOURCE_COUNTER TIM_CR1_URS /*!< Only counter overflow/underflow generates an update request */ +/** + * @} + */ + +/** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode + * @{ + */ +#define LL_TIM_ONEPULSEMODE_SINGLE TIM_CR1_OPM /*!< Counter is not stopped at update event */ +#define LL_TIM_ONEPULSEMODE_REPETITIVE 0x00000000U /*!< Counter stops counting at the next update event */ +/** + * @} + */ + +/** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode + * @{ + */ +#define LL_TIM_COUNTERMODE_UP 0x00000000U /*!TIMx_CCRy else active.*/ +#define LL_TIM_OCMODE_PWM2 (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!TIMx_CCRy else inactive*/ +#define LL_TIM_OCMODE_RETRIG_OPM1 TIM_CCMR1_OC1M_3 /*!__REG__, (__VALUE__)) + +/** + * @brief Read a value in TIM register. + * @param __INSTANCE__ TIM Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__) +/** + * @} + */ + +/** @defgroup TIM_LL_EM_Exported_Macros Exported_Macros + * @{ + */ + +/** + * @brief HELPER macro retrieving the UIFCPY flag from the counter value. + * @note ex: @ref __LL_TIM_GETFLAG_UIFCPY (@ref LL_TIM_GetCounter ()); + * @note Relevant only if UIF flag remapping has been enabled (UIF status bit is copied + * to TIMx_CNT register bit 31) + * @param __CNT__ Counter value + * @retval UIF status bit + */ +#define __LL_TIM_GETFLAG_UIFCPY(__CNT__) \ + (READ_BIT((__CNT__), TIM_CNT_UIFCPY) >> TIM_CNT_UIFCPY_Pos) + +/** + * @brief HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested dead time duration. + * @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120); + * @param __TIMCLK__ timer input clock frequency (in Hz) + * @param __CKD__ This parameter can be one of the following values: + * @arg @ref LL_TIM_CLOCKDIVISION_DIV1 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV2 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV4 + * @param __DT__ deadtime duration (in ns) + * @retval DTG[0:7] + */ +#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__) \ + ( (((uint64_t)((__DT__)*1000U)) < ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__))) & DT_DELAY_1) : \ + (((uint64_t)((__DT__)*1000U)) < ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) >> 1U) - (uint8_t) 64) & DT_DELAY_2)) :\ + (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) >> 3U) - (uint8_t) 32) & DT_DELAY_3)) :\ + (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ? (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__), (__CKD__))) >> 4U) - (uint8_t) 32) & DT_DELAY_4)) :\ + 0U) + +/** + * @brief HELPER macro calculating the prescaler value to achieve the required counter clock frequency. + * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000); + * @param __TIMCLK__ timer input clock frequency (in Hz) + * @param __CNTCLK__ counter clock frequency (in Hz) + * @retval Prescaler value (between Min_Data=0 and Max_Data=65535) + */ +#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__) \ + (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U) + +/** + * @brief HELPER macro calculating the auto-reload value to achieve the required output signal frequency. + * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000); + * @param __TIMCLK__ timer input clock frequency (in Hz) + * @param __PSC__ prescaler + * @param __FREQ__ output signal frequency (in Hz) + * @retval Auto-reload value (between Min_Data=0 and Max_Data=65535) + */ +#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \ + ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U) + +/** + * @brief HELPER macro calculating the compare value required to achieve the required timer output compare active/inactive delay. + * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10); + * @param __TIMCLK__ timer input clock frequency (in Hz) + * @param __PSC__ prescaler + * @param __DELAY__ timer output compare active/inactive delay (in us) + * @retval Compare value (between Min_Data=0 and Max_Data=65535) + */ +#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__) \ + ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \ + / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U)))) + +/** + * @brief HELPER macro calculating the auto-reload value to achieve the required pulse duration (when the timer operates in one pulse mode). + * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20); + * @param __TIMCLK__ timer input clock frequency (in Hz) + * @param __PSC__ prescaler + * @param __DELAY__ timer output compare active/inactive delay (in us) + * @param __PULSE__ pulse duration (in us) + * @retval Auto-reload value (between Min_Data=0 and Max_Data=65535) + */ +#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__) \ + ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \ + + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__)))) + +/** + * @brief HELPER macro retrieving the ratio of the input capture prescaler + * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ()); + * @param __ICPSC__ This parameter can be one of the following values: + * @arg @ref LL_TIM_ICPSC_DIV1 + * @arg @ref LL_TIM_ICPSC_DIV2 + * @arg @ref LL_TIM_ICPSC_DIV4 + * @arg @ref LL_TIM_ICPSC_DIV8 + * @retval Input capture prescaler ratio (1, 2, 4 or 8) + */ +#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__) \ + ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos))) + + +/** + * @} + */ + + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup TIM_LL_Exported_Functions TIM Exported Functions + * @{ + */ + +/** @defgroup TIM_LL_EF_Time_Base Time Base configuration + * @{ + */ +/** + * @brief Enable timer counter. + * @rmtoll CR1 CEN LL_TIM_EnableCounter + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->CR1, TIM_CR1_CEN); +} + +/** + * @brief Disable timer counter. + * @rmtoll CR1 CEN LL_TIM_DisableCounter + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN); +} + +/** + * @brief Indicates whether the timer counter is enabled. + * @rmtoll CR1 CEN LL_TIM_IsEnabledCounter + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL); +} + +/** + * @brief Enable update event generation. + * @rmtoll CR1 UDIS LL_TIM_EnableUpdateEvent + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS); +} + +/** + * @brief Disable update event generation. + * @rmtoll CR1 UDIS LL_TIM_DisableUpdateEvent + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->CR1, TIM_CR1_UDIS); +} + +/** + * @brief Indicates whether update event generation is enabled. + * @rmtoll CR1 UDIS LL_TIM_IsEnabledUpdateEvent + * @param TIMx Timer instance + * @retval Inverted state of bit (0 or 1). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL); +} + +/** + * @brief Set update event source + * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events + * generate an update interrupt or DMA request if enabled: + * - Counter overflow/underflow + * - Setting the UG bit + * - Update generation through the slave mode controller + * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter + * overflow/underflow generates an update interrupt or DMA request if enabled. + * @rmtoll CR1 URS LL_TIM_SetUpdateSource + * @param TIMx Timer instance + * @param UpdateSource This parameter can be one of the following values: + * @arg @ref LL_TIM_UPDATESOURCE_REGULAR + * @arg @ref LL_TIM_UPDATESOURCE_COUNTER + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource) +{ + MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource); +} + +/** + * @brief Get actual event update source + * @rmtoll CR1 URS LL_TIM_GetUpdateSource + * @param TIMx Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_UPDATESOURCE_REGULAR + * @arg @ref LL_TIM_UPDATESOURCE_COUNTER + */ +__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS)); +} + +/** + * @brief Set one pulse mode (one shot v.s. repetitive). + * @rmtoll CR1 OPM LL_TIM_SetOnePulseMode + * @param TIMx Timer instance + * @param OnePulseMode This parameter can be one of the following values: + * @arg @ref LL_TIM_ONEPULSEMODE_SINGLE + * @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode) +{ + MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode); +} + +/** + * @brief Get actual one pulse mode. + * @rmtoll CR1 OPM LL_TIM_GetOnePulseMode + * @param TIMx Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_ONEPULSEMODE_SINGLE + * @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE + */ +__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM)); +} + +/** + * @brief Set the timer counter counting mode. + * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to + * check whether or not the counter mode selection feature is supported + * by a timer instance. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * @rmtoll CR1 DIR LL_TIM_SetCounterMode\n + * CR1 CMS LL_TIM_SetCounterMode + * @param TIMx Timer instance + * @param CounterMode This parameter can be one of the following values: + * @arg @ref LL_TIM_COUNTERMODE_UP + * @arg @ref LL_TIM_COUNTERMODE_DOWN + * @arg @ref LL_TIM_COUNTERMODE_CENTER_UP + * @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN + * @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode) +{ + MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode); +} + +/** + * @brief Get actual counter mode. + * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to + * check whether or not the counter mode selection feature is supported + * by a timer instance. + * @rmtoll CR1 DIR LL_TIM_GetCounterMode\n + * CR1 CMS LL_TIM_GetCounterMode + * @param TIMx Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_COUNTERMODE_UP + * @arg @ref LL_TIM_COUNTERMODE_DOWN + * @arg @ref LL_TIM_COUNTERMODE_CENTER_UP + * @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN + * @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN + */ +__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR | TIM_CR1_CMS)); +} + +/** + * @brief Enable auto-reload (ARR) preload. + * @rmtoll CR1 ARPE LL_TIM_EnableARRPreload + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->CR1, TIM_CR1_ARPE); +} + +/** + * @brief Disable auto-reload (ARR) preload. + * @rmtoll CR1 ARPE LL_TIM_DisableARRPreload + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE); +} + +/** + * @brief Indicates whether auto-reload (ARR) preload is enabled. + * @rmtoll CR1 ARPE LL_TIM_IsEnabledARRPreload + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL); +} + +/** + * @brief Set the division ratio between the timer clock and the sampling clock used by the dead-time generators (when supported) and the digital filters. + * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check + * whether or not the clock division feature is supported by the timer + * instance. + * @rmtoll CR1 CKD LL_TIM_SetClockDivision + * @param TIMx Timer instance + * @param ClockDivision This parameter can be one of the following values: + * @arg @ref LL_TIM_CLOCKDIVISION_DIV1 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV2 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV4 + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision) +{ + MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision); +} + +/** + * @brief Get the actual division ratio between the timer clock and the sampling clock used by the dead-time generators (when supported) and the digital filters. + * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check + * whether or not the clock division feature is supported by the timer + * instance. + * @rmtoll CR1 CKD LL_TIM_GetClockDivision + * @param TIMx Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_CLOCKDIVISION_DIV1 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV2 + * @arg @ref LL_TIM_CLOCKDIVISION_DIV4 + */ +__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD)); +} + +/** + * @brief Set the counter value. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @rmtoll CNT CNT LL_TIM_SetCounter + * @param TIMx Timer instance + * @param Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF) + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter) +{ + WRITE_REG(TIMx->CNT, Counter); +} + +/** + * @brief Get the counter value. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @rmtoll CNT CNT LL_TIM_GetCounter + * @param TIMx Timer instance + * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF) + */ +__STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CNT)); +} + +/** + * @brief Get the current direction of the counter + * @rmtoll CR1 DIR LL_TIM_GetDirection + * @param TIMx Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_COUNTERDIRECTION_UP + * @arg @ref LL_TIM_COUNTERDIRECTION_DOWN + */ +__STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR)); +} + +/** + * @brief Set the prescaler value. + * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1). + * @note The prescaler can be changed on the fly as this control register is buffered. The new + * prescaler ratio is taken into account at the next update event. + * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter + * @rmtoll PSC PSC LL_TIM_SetPrescaler + * @param TIMx Timer instance + * @param Prescaler between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler) +{ + WRITE_REG(TIMx->PSC, Prescaler); +} + +/** + * @brief Get the prescaler value. + * @rmtoll PSC PSC LL_TIM_GetPrescaler + * @param TIMx Timer instance + * @retval Prescaler value between Min_Data=0 and Max_Data=65535 + */ +__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->PSC)); +} + +/** + * @brief Set the auto-reload value. + * @note The counter is blocked while the auto-reload value is null. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter + * @rmtoll ARR ARR LL_TIM_SetAutoReload + * @param TIMx Timer instance + * @param AutoReload between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload) +{ + WRITE_REG(TIMx->ARR, AutoReload); +} + +/** + * @brief Get the auto-reload value. + * @rmtoll ARR ARR LL_TIM_GetAutoReload + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @param TIMx Timer instance + * @retval Auto-reload value + */ +__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->ARR)); +} + +/** + * @brief Set the repetition counter value. + * @note For advanced timer instances RepetitionCounter can be up to 65535. + * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a repetition counter. + * @rmtoll RCR REP LL_TIM_SetRepetitionCounter + * @param TIMx Timer instance + * @param RepetitionCounter between Min_Data=0 and Max_Data=255 or 65535 for advanced timer. + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter) +{ + WRITE_REG(TIMx->RCR, RepetitionCounter); +} + +/** + * @brief Get the repetition counter value. + * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a repetition counter. + * @rmtoll RCR REP LL_TIM_GetRepetitionCounter + * @param TIMx Timer instance + * @retval Repetition counter value + */ +__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->RCR)); +} + +/** + * @brief Force a continuous copy of the update interrupt flag (UIF) into the timer counter register (bit 31). + * @note This allows both the counter value and a potential roll-over condition signalled by the UIFCPY flag to be read in an atomic way. + * @rmtoll CR1 UIFREMAP LL_TIM_EnableUIFRemap + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableUIFRemap(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->CR1, TIM_CR1_UIFREMAP); +} + +/** + * @brief Disable update interrupt flag (UIF) remapping. + * @rmtoll CR1 UIFREMAP LL_TIM_DisableUIFRemap + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableUIFRemap(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->CR1, TIM_CR1_UIFREMAP); +} + +/** + * @brief Indicate whether update interrupt flag (UIF) copy is set. + * @param Counter Counter value + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveUIFCPY(uint32_t Counter) +{ + return (((Counter & TIM_CNT_UIFCPY) == (TIM_CNT_UIFCPY)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration + * @{ + */ +/** + * @brief Enable the capture/compare control bits (CCxE, CCxNE and OCxM) preload. + * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written, + * they are updated only when a commutation event (COM) occurs. + * @note Only on channels that have a complementary output. + * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check + * whether or not a timer instance is able to generate a commutation event. + * @rmtoll CR2 CCPC LL_TIM_CC_EnablePreload + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->CR2, TIM_CR2_CCPC); +} + +/** + * @brief Disable the capture/compare control bits (CCxE, CCxNE and OCxM) preload. + * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check + * whether or not a timer instance is able to generate a commutation event. + * @rmtoll CR2 CCPC LL_TIM_CC_DisablePreload + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC); +} + +/** + * @brief Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM). + * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check + * whether or not a timer instance is able to generate a commutation event. + * @rmtoll CR2 CCUS LL_TIM_CC_SetUpdate + * @param TIMx Timer instance + * @param CCUpdateSource This parameter can be one of the following values: + * @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY + * @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI + * @retval None + */ +__STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource) +{ + MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource); +} + +/** + * @brief Set the trigger of the capture/compare DMA request. + * @rmtoll CR2 CCDS LL_TIM_CC_SetDMAReqTrigger + * @param TIMx Timer instance + * @param DMAReqTrigger This parameter can be one of the following values: + * @arg @ref LL_TIM_CCDMAREQUEST_CC + * @arg @ref LL_TIM_CCDMAREQUEST_UPDATE + * @retval None + */ +__STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger) +{ + MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger); +} + +/** + * @brief Get actual trigger of the capture/compare DMA request. + * @rmtoll CR2 CCDS LL_TIM_CC_GetDMAReqTrigger + * @param TIMx Timer instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_CCDMAREQUEST_CC + * @arg @ref LL_TIM_CCDMAREQUEST_UPDATE + */ +__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS)); +} + +/** + * @brief Set the lock level to freeze the + * configuration of several capture/compare parameters. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * the lock mechanism is supported by a timer instance. + * @rmtoll BDTR LOCK LL_TIM_CC_SetLockLevel + * @param TIMx Timer instance + * @param LockLevel This parameter can be one of the following values: + * @arg @ref LL_TIM_LOCKLEVEL_OFF + * @arg @ref LL_TIM_LOCKLEVEL_1 + * @arg @ref LL_TIM_LOCKLEVEL_2 + * @arg @ref LL_TIM_LOCKLEVEL_3 + * @retval None + */ +__STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel) +{ + MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel); +} + +/** + * @brief Enable capture/compare channels. + * @rmtoll CCER CC1E LL_TIM_CC_EnableChannel\n + * CCER CC1NE LL_TIM_CC_EnableChannel\n + * CCER CC2E LL_TIM_CC_EnableChannel\n + * CCER CC2NE LL_TIM_CC_EnableChannel\n + * CCER CC3E LL_TIM_CC_EnableChannel\n + * CCER CC3NE LL_TIM_CC_EnableChannel\n + * CCER CC4E LL_TIM_CC_EnableChannel\n + * CCER CC5E LL_TIM_CC_EnableChannel\n + * CCER CC6E LL_TIM_CC_EnableChannel + * @param TIMx Timer instance + * @param Channels This parameter can be a combination of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels) +{ + SET_BIT(TIMx->CCER, Channels); +} + +/** + * @brief Disable capture/compare channels. + * @rmtoll CCER CC1E LL_TIM_CC_DisableChannel\n + * CCER CC1NE LL_TIM_CC_DisableChannel\n + * CCER CC2E LL_TIM_CC_DisableChannel\n + * CCER CC2NE LL_TIM_CC_DisableChannel\n + * CCER CC3E LL_TIM_CC_DisableChannel\n + * CCER CC3NE LL_TIM_CC_DisableChannel\n + * CCER CC4E LL_TIM_CC_DisableChannel\n + * CCER CC5E LL_TIM_CC_DisableChannel\n + * CCER CC6E LL_TIM_CC_DisableChannel + * @param TIMx Timer instance + * @param Channels This parameter can be a combination of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels) +{ + CLEAR_BIT(TIMx->CCER, Channels); +} + +/** + * @brief Indicate whether channel(s) is(are) enabled. + * @rmtoll CCER CC1E LL_TIM_CC_IsEnabledChannel\n + * CCER CC1NE LL_TIM_CC_IsEnabledChannel\n + * CCER CC2E LL_TIM_CC_IsEnabledChannel\n + * CCER CC2NE LL_TIM_CC_IsEnabledChannel\n + * CCER CC3E LL_TIM_CC_IsEnabledChannel\n + * CCER CC3NE LL_TIM_CC_IsEnabledChannel\n + * CCER CC4E LL_TIM_CC_IsEnabledChannel\n + * CCER CC5E LL_TIM_CC_IsEnabledChannel\n + * CCER CC6E LL_TIM_CC_IsEnabledChannel + * @param TIMx Timer instance + * @param Channels This parameter can be a combination of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels) +{ + return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_Output_Channel Output channel configuration + * @{ + */ +/** + * @brief Configure an output channel. + * @rmtoll CCMR1 CC1S LL_TIM_OC_ConfigOutput\n + * CCMR1 CC2S LL_TIM_OC_ConfigOutput\n + * CCMR2 CC3S LL_TIM_OC_ConfigOutput\n + * CCMR2 CC4S LL_TIM_OC_ConfigOutput\n + * CCMR3 CC5S LL_TIM_OC_ConfigOutput\n + * CCMR3 CC6S LL_TIM_OC_ConfigOutput\n + * CCER CC1P LL_TIM_OC_ConfigOutput\n + * CCER CC2P LL_TIM_OC_ConfigOutput\n + * CCER CC3P LL_TIM_OC_ConfigOutput\n + * CCER CC4P LL_TIM_OC_ConfigOutput\n + * CCER CC5P LL_TIM_OC_ConfigOutput\n + * CCER CC6P LL_TIM_OC_ConfigOutput\n + * CR2 OIS1 LL_TIM_OC_ConfigOutput\n + * CR2 OIS2 LL_TIM_OC_ConfigOutput\n + * CR2 OIS3 LL_TIM_OC_ConfigOutput\n + * CR2 OIS4 LL_TIM_OC_ConfigOutput\n + * CR2 OIS5 LL_TIM_OC_ConfigOutput\n + * CR2 OIS6 LL_TIM_OC_ConfigOutput + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @param Configuration This parameter must be a combination of all the following values: + * @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW + * @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel])); + MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]), + (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]); + MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]), + (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]); +} + +/** + * @brief Define the behavior of the output reference signal OCxREF from which + * OCx and OCxN (when relevant) are derived. + * @rmtoll CCMR1 OC1M LL_TIM_OC_SetMode\n + * CCMR1 OC2M LL_TIM_OC_SetMode\n + * CCMR2 OC3M LL_TIM_OC_SetMode\n + * CCMR2 OC4M LL_TIM_OC_SetMode\n + * CCMR3 OC5M LL_TIM_OC_SetMode\n + * CCMR3 OC6M LL_TIM_OC_SetMode + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @param Mode This parameter can be one of the following values: + * @arg @ref LL_TIM_OCMODE_FROZEN + * @arg @ref LL_TIM_OCMODE_ACTIVE + * @arg @ref LL_TIM_OCMODE_INACTIVE + * @arg @ref LL_TIM_OCMODE_TOGGLE + * @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE + * @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE + * @arg @ref LL_TIM_OCMODE_PWM1 + * @arg @ref LL_TIM_OCMODE_PWM2 + * @arg @ref LL_TIM_OCMODE_RETRIG_OPM1 + * @arg @ref LL_TIM_OCMODE_RETRIG_OPM2 + * @arg @ref LL_TIM_OCMODE_COMBINED_PWM1 + * @arg @ref LL_TIM_OCMODE_COMBINED_PWM2 + * @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1 + * @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]); +} + +/** + * @brief Get the output compare mode of an output channel. + * @rmtoll CCMR1 OC1M LL_TIM_OC_GetMode\n + * CCMR1 OC2M LL_TIM_OC_GetMode\n + * CCMR2 OC3M LL_TIM_OC_GetMode\n + * CCMR2 OC4M LL_TIM_OC_GetMode\n + * CCMR3 OC5M LL_TIM_OC_GetMode\n + * CCMR3 OC6M LL_TIM_OC_GetMode + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_OCMODE_FROZEN + * @arg @ref LL_TIM_OCMODE_ACTIVE + * @arg @ref LL_TIM_OCMODE_INACTIVE + * @arg @ref LL_TIM_OCMODE_TOGGLE + * @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE + * @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE + * @arg @ref LL_TIM_OCMODE_PWM1 + * @arg @ref LL_TIM_OCMODE_PWM2 + * @arg @ref LL_TIM_OCMODE_RETRIG_OPM1 + * @arg @ref LL_TIM_OCMODE_RETRIG_OPM2 + * @arg @ref LL_TIM_OCMODE_COMBINED_PWM1 + * @arg @ref LL_TIM_OCMODE_COMBINED_PWM2 + * @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM1 + * @arg @ref LL_TIM_OCMODE_ASSYMETRIC_PWM2 + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIFT_TAB_OCxx[iChannel]); +} + +/** + * @brief Set the polarity of an output channel. + * @rmtoll CCER CC1P LL_TIM_OC_SetPolarity\n + * CCER CC1NP LL_TIM_OC_SetPolarity\n + * CCER CC2P LL_TIM_OC_SetPolarity\n + * CCER CC2NP LL_TIM_OC_SetPolarity\n + * CCER CC3P LL_TIM_OC_SetPolarity\n + * CCER CC3NP LL_TIM_OC_SetPolarity\n + * CCER CC4P LL_TIM_OC_SetPolarity\n + * CCER CC5P LL_TIM_OC_SetPolarity\n + * CCER CC6P LL_TIM_OC_SetPolarity + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_TIM_OCPOLARITY_HIGH + * @arg @ref LL_TIM_OCPOLARITY_LOW + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]), Polarity << SHIFT_TAB_CCxP[iChannel]); +} + +/** + * @brief Get the polarity of an output channel. + * @rmtoll CCER CC1P LL_TIM_OC_GetPolarity\n + * CCER CC1NP LL_TIM_OC_GetPolarity\n + * CCER CC2P LL_TIM_OC_GetPolarity\n + * CCER CC2NP LL_TIM_OC_GetPolarity\n + * CCER CC3P LL_TIM_OC_GetPolarity\n + * CCER CC3NP LL_TIM_OC_GetPolarity\n + * CCER CC4P LL_TIM_OC_GetPolarity\n + * CCER CC5P LL_TIM_OC_GetPolarity\n + * CCER CC6P LL_TIM_OC_GetPolarity + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_OCPOLARITY_HIGH + * @arg @ref LL_TIM_OCPOLARITY_LOW + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChannel]); +} + +/** + * @brief Set the IDLE state of an output channel + * @note This function is significant only for the timer instances + * supporting the break feature. Macro IS_TIM_BREAK_INSTANCE(TIMx) + * can be used to check whether or not a timer instance provides + * a break input. + * @rmtoll CR2 OIS1 LL_TIM_OC_SetIdleState\n + * CR2 OIS2N LL_TIM_OC_SetIdleState\n + * CR2 OIS2 LL_TIM_OC_SetIdleState\n + * CR2 OIS2N LL_TIM_OC_SetIdleState\n + * CR2 OIS3 LL_TIM_OC_SetIdleState\n + * CR2 OIS3N LL_TIM_OC_SetIdleState\n + * CR2 OIS4 LL_TIM_OC_SetIdleState\n + * CR2 OIS5 LL_TIM_OC_SetIdleState\n + * CR2 OIS6 LL_TIM_OC_SetIdleState + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @param IdleState This parameter can be one of the following values: + * @arg @ref LL_TIM_OCIDLESTATE_LOW + * @arg @ref LL_TIM_OCIDLESTATE_HIGH + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]), IdleState << SHIFT_TAB_OISx[iChannel]); +} + +/** + * @brief Get the IDLE state of an output channel + * @rmtoll CR2 OIS1 LL_TIM_OC_GetIdleState\n + * CR2 OIS2N LL_TIM_OC_GetIdleState\n + * CR2 OIS2 LL_TIM_OC_GetIdleState\n + * CR2 OIS2N LL_TIM_OC_GetIdleState\n + * CR2 OIS3 LL_TIM_OC_GetIdleState\n + * CR2 OIS3N LL_TIM_OC_GetIdleState\n + * CR2 OIS4 LL_TIM_OC_GetIdleState\n + * CR2 OIS5 LL_TIM_OC_GetIdleState\n + * CR2 OIS6 LL_TIM_OC_GetIdleState + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH1N + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH2N + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH3N + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_OCIDLESTATE_LOW + * @arg @ref LL_TIM_OCIDLESTATE_HIGH + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChannel]); +} + +/** + * @brief Enable fast mode for the output channel. + * @note Acts only if the channel is configured in PWM1 or PWM2 mode. + * @rmtoll CCMR1 OC1FE LL_TIM_OC_EnableFast\n + * CCMR1 OC2FE LL_TIM_OC_EnableFast\n + * CCMR2 OC3FE LL_TIM_OC_EnableFast\n + * CCMR2 OC4FE LL_TIM_OC_EnableFast\n + * CCMR3 OC5FE LL_TIM_OC_EnableFast\n + * CCMR3 OC6FE LL_TIM_OC_EnableFast + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel])); + +} + +/** + * @brief Disable fast mode for the output channel. + * @rmtoll CCMR1 OC1FE LL_TIM_OC_DisableFast\n + * CCMR1 OC2FE LL_TIM_OC_DisableFast\n + * CCMR2 OC3FE LL_TIM_OC_DisableFast\n + * CCMR2 OC4FE LL_TIM_OC_DisableFast\n + * CCMR3 OC5FE LL_TIM_OC_DisableFast\n + * CCMR3 OC6FE LL_TIM_OC_DisableFast + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel])); + +} + +/** + * @brief Indicates whether fast mode is enabled for the output channel. + * @rmtoll CCMR1 OC1FE LL_TIM_OC_IsEnabledFast\n + * CCMR1 OC2FE LL_TIM_OC_IsEnabledFast\n + * CCMR2 OC3FE LL_TIM_OC_IsEnabledFast\n + * CCMR2 OC4FE LL_TIM_OC_IsEnabledFast\n + * CCMR3 OC5FE LL_TIM_OC_IsEnabledFast\n + * CCMR3 OC6FE LL_TIM_OC_IsEnabledFast + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + register uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]; + return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL); +} + +/** + * @brief Enable compare register (TIMx_CCRx) preload for the output channel. + * @rmtoll CCMR1 OC1PE LL_TIM_OC_EnablePreload\n + * CCMR1 OC2PE LL_TIM_OC_EnablePreload\n + * CCMR2 OC3PE LL_TIM_OC_EnablePreload\n + * CCMR2 OC4PE LL_TIM_OC_EnablePreload\n + * CCMR3 OC5PE LL_TIM_OC_EnablePreload\n + * CCMR3 OC6PE LL_TIM_OC_EnablePreload + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel])); +} + +/** + * @brief Disable compare register (TIMx_CCRx) preload for the output channel. + * @rmtoll CCMR1 OC1PE LL_TIM_OC_DisablePreload\n + * CCMR1 OC2PE LL_TIM_OC_DisablePreload\n + * CCMR2 OC3PE LL_TIM_OC_DisablePreload\n + * CCMR2 OC4PE LL_TIM_OC_DisablePreload\n + * CCMR3 OC5PE LL_TIM_OC_DisablePreload\n + * CCMR3 OC6PE LL_TIM_OC_DisablePreload + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel])); +} + +/** + * @brief Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel. + * @rmtoll CCMR1 OC1PE LL_TIM_OC_IsEnabledPreload\n + * CCMR1 OC2PE LL_TIM_OC_IsEnabledPreload\n + * CCMR2 OC3PE LL_TIM_OC_IsEnabledPreload\n + * CCMR2 OC4PE LL_TIM_OC_IsEnabledPreload\n + * CCMR3 OC5PE LL_TIM_OC_IsEnabledPreload\n + * CCMR3 OC6PE LL_TIM_OC_IsEnabledPreload + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + register uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]; + return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL); +} + +/** + * @brief Enable clearing the output channel on an external event. + * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode. + * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether + * or not a timer instance can clear the OCxREF signal on an external event. + * @rmtoll CCMR1 OC1CE LL_TIM_OC_EnableClear\n + * CCMR1 OC2CE LL_TIM_OC_EnableClear\n + * CCMR2 OC3CE LL_TIM_OC_EnableClear\n + * CCMR2 OC4CE LL_TIM_OC_EnableClear\n + * CCMR3 OC5CE LL_TIM_OC_EnableClear\n + * CCMR3 OC6CE LL_TIM_OC_EnableClear + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel])); +} + +/** + * @brief Disable clearing the output channel on an external event. + * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether + * or not a timer instance can clear the OCxREF signal on an external event. + * @rmtoll CCMR1 OC1CE LL_TIM_OC_DisableClear\n + * CCMR1 OC2CE LL_TIM_OC_DisableClear\n + * CCMR2 OC3CE LL_TIM_OC_DisableClear\n + * CCMR2 OC4CE LL_TIM_OC_DisableClear\n + * CCMR3 OC5CE LL_TIM_OC_DisableClear\n + * CCMR3 OC6CE LL_TIM_OC_DisableClear + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel])); +} + +/** + * @brief Indicates clearing the output channel on an external event is enabled for the output channel. + * @note This function enables clearing the output channel on an external event. + * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode. + * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether + * or not a timer instance can clear the OCxREF signal on an external event. + * @rmtoll CCMR1 OC1CE LL_TIM_OC_IsEnabledClear\n + * CCMR1 OC2CE LL_TIM_OC_IsEnabledClear\n + * CCMR2 OC3CE LL_TIM_OC_IsEnabledClear\n + * CCMR2 OC4CE LL_TIM_OC_IsEnabledClear\n + * CCMR3 OC5CE LL_TIM_OC_IsEnabledClear\n + * CCMR3 OC6CE LL_TIM_OC_IsEnabledClear + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + register uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]; + return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL); +} + +/** + * @brief Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising edge of the Ocx and OCxN signals). + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * dead-time insertion feature is supported by a timer instance. + * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter + * @rmtoll BDTR DTG LL_TIM_OC_SetDeadTime + * @param TIMx Timer instance + * @param DeadTime between Min_Data=0 and Max_Data=255 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime) +{ + MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime); +} + +/** + * @brief Set compare value for output channel 1 (TIMx_CCR1). + * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not + * output channel 1 is supported by a timer instance. + * @rmtoll CCR1 CCR1 LL_TIM_OC_SetCompareCH1 + * @param TIMx Timer instance + * @param CompareValue between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue) +{ + WRITE_REG(TIMx->CCR1, CompareValue); +} + +/** + * @brief Set compare value for output channel 2 (TIMx_CCR2). + * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not + * output channel 2 is supported by a timer instance. + * @rmtoll CCR2 CCR2 LL_TIM_OC_SetCompareCH2 + * @param TIMx Timer instance + * @param CompareValue between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue) +{ + WRITE_REG(TIMx->CCR2, CompareValue); +} + +/** + * @brief Set compare value for output channel 3 (TIMx_CCR3). + * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not + * output channel is supported by a timer instance. + * @rmtoll CCR3 CCR3 LL_TIM_OC_SetCompareCH3 + * @param TIMx Timer instance + * @param CompareValue between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue) +{ + WRITE_REG(TIMx->CCR3, CompareValue); +} + +/** + * @brief Set compare value for output channel 4 (TIMx_CCR4). + * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not + * output channel 4 is supported by a timer instance. + * @rmtoll CCR4 CCR4 LL_TIM_OC_SetCompareCH4 + * @param TIMx Timer instance + * @param CompareValue between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue) +{ + WRITE_REG(TIMx->CCR4, CompareValue); +} + +/** + * @brief Set compare value for output channel 5 (TIMx_CCR5). + * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not + * output channel 5 is supported by a timer instance. + * @rmtoll CCR5 CCR5 LL_TIM_OC_SetCompareCH5 + * @param TIMx Timer instance + * @param CompareValue between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue) +{ + MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue); +} + +/** + * @brief Set compare value for output channel 6 (TIMx_CCR6). + * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not + * output channel 6 is supported by a timer instance. + * @rmtoll CCR6 CCR6 LL_TIM_OC_SetCompareCH6 + * @param TIMx Timer instance + * @param CompareValue between Min_Data=0 and Max_Data=65535 + * @retval None + */ +__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue) +{ + WRITE_REG(TIMx->CCR6, CompareValue); +} + +/** + * @brief Get compare value (TIMx_CCR1) set for output channel 1. + * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not + * output channel 1 is supported by a timer instance. + * @rmtoll CCR1 CCR1 LL_TIM_OC_GetCompareCH1 + * @param TIMx Timer instance + * @retval CompareValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR1)); +} + +/** + * @brief Get compare value (TIMx_CCR2) set for output channel 2. + * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not + * output channel 2 is supported by a timer instance. + * @rmtoll CCR2 CCR2 LL_TIM_OC_GetCompareCH2 + * @param TIMx Timer instance + * @retval CompareValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR2)); +} + +/** + * @brief Get compare value (TIMx_CCR3) set for output channel 3. + * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not + * output channel 3 is supported by a timer instance. + * @rmtoll CCR3 CCR3 LL_TIM_OC_GetCompareCH3 + * @param TIMx Timer instance + * @retval CompareValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR3)); +} + +/** + * @brief Get compare value (TIMx_CCR4) set for output channel 4. + * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not + * output channel 4 is supported by a timer instance. + * @rmtoll CCR4 CCR4 LL_TIM_OC_GetCompareCH4 + * @param TIMx Timer instance + * @retval CompareValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR4)); +} + +/** + * @brief Get compare value (TIMx_CCR5) set for output channel 5. + * @note Macro IS_TIM_CC5_INSTANCE(TIMx) can be used to check whether or not + * output channel 5 is supported by a timer instance. + * @rmtoll CCR5 CCR5 LL_TIM_OC_GetCompareCH5 + * @param TIMx Timer instance + * @retval CompareValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH5(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_BIT(TIMx->CCR5, TIM_CCR5_CCR5)); +} + +/** + * @brief Get compare value (TIMx_CCR6) set for output channel 6. + * @note Macro IS_TIM_CC6_INSTANCE(TIMx) can be used to check whether or not + * output channel 6 is supported by a timer instance. + * @rmtoll CCR6 CCR6 LL_TIM_OC_GetCompareCH6 + * @param TIMx Timer instance + * @retval CompareValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH6(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR6)); +} + +/** + * @brief Select on which reference signal the OC5REF is combined to. + * @note Macro IS_TIM_COMBINED3PHASEPWM_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports the combined 3-phase PWM mode. + * @rmtoll CCR5 GC5C3 LL_TIM_SetCH5CombinedChannels\n + * CCR5 GC5C2 LL_TIM_SetCH5CombinedChannels\n + * CCR5 GC5C1 LL_TIM_SetCH5CombinedChannels + * @param TIMx Timer instance + * @param GroupCH5 This parameter can be a combination of the following values: + * @arg @ref LL_TIM_GROUPCH5_NONE + * @arg @ref LL_TIM_GROUPCH5_OC1REFC + * @arg @ref LL_TIM_GROUPCH5_OC2REFC + * @arg @ref LL_TIM_GROUPCH5_OC3REFC + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetCH5CombinedChannels(TIM_TypeDef *TIMx, uint32_t GroupCH5) +{ + MODIFY_REG(TIMx->CCR5, (TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1), GroupCH5); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_Input_Channel Input channel configuration + * @{ + */ +/** + * @brief Configure input channel. + * @rmtoll CCMR1 CC1S LL_TIM_IC_Config\n + * CCMR1 IC1PSC LL_TIM_IC_Config\n + * CCMR1 IC1F LL_TIM_IC_Config\n + * CCMR1 CC2S LL_TIM_IC_Config\n + * CCMR1 IC2PSC LL_TIM_IC_Config\n + * CCMR1 IC2F LL_TIM_IC_Config\n + * CCMR2 CC3S LL_TIM_IC_Config\n + * CCMR2 IC3PSC LL_TIM_IC_Config\n + * CCMR2 IC3F LL_TIM_IC_Config\n + * CCMR2 CC4S LL_TIM_IC_Config\n + * CCMR2 IC4PSC LL_TIM_IC_Config\n + * CCMR2 IC4F LL_TIM_IC_Config\n + * CCER CC1P LL_TIM_IC_Config\n + * CCER CC1NP LL_TIM_IC_Config\n + * CCER CC2P LL_TIM_IC_Config\n + * CCER CC2NP LL_TIM_IC_Config\n + * CCER CC3P LL_TIM_IC_Config\n + * CCER CC3NP LL_TIM_IC_Config\n + * CCER CC4P LL_TIM_IC_Config\n + * CCER CC4NP LL_TIM_IC_Config + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @param Configuration This parameter must be a combination of all the following values: + * @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_TIM_ACTIVEINPUT_TRC + * @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8 + * @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8 + * @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_IC_POLARITY_BOTHEDGE + * @retval None + */ +__STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), + ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S)) << SHIFT_TAB_ICxx[iChannel]); + MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]), + (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]); +} + +/** + * @brief Set the active input. + * @rmtoll CCMR1 CC1S LL_TIM_IC_SetActiveInput\n + * CCMR1 CC2S LL_TIM_IC_SetActiveInput\n + * CCMR2 CC3S LL_TIM_IC_SetActiveInput\n + * CCMR2 CC4S LL_TIM_IC_SetActiveInput + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @param ICActiveInput This parameter can be one of the following values: + * @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI + * @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI + * @arg @ref LL_TIM_ACTIVEINPUT_TRC + * @retval None + */ +__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]); +} + +/** + * @brief Get the current active input. + * @rmtoll CCMR1 CC1S LL_TIM_IC_GetActiveInput\n + * CCMR1 CC2S LL_TIM_IC_GetActiveInput\n + * CCMR2 CC3S LL_TIM_IC_GetActiveInput\n + * CCMR2 CC4S LL_TIM_IC_GetActiveInput + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI + * @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI + * @arg @ref LL_TIM_ACTIVEINPUT_TRC + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U); +} + +/** + * @brief Set the prescaler of input channel. + * @rmtoll CCMR1 IC1PSC LL_TIM_IC_SetPrescaler\n + * CCMR1 IC2PSC LL_TIM_IC_SetPrescaler\n + * CCMR2 IC3PSC LL_TIM_IC_SetPrescaler\n + * CCMR2 IC4PSC LL_TIM_IC_SetPrescaler + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @param ICPrescaler This parameter can be one of the following values: + * @arg @ref LL_TIM_ICPSC_DIV1 + * @arg @ref LL_TIM_ICPSC_DIV2 + * @arg @ref LL_TIM_ICPSC_DIV4 + * @arg @ref LL_TIM_ICPSC_DIV8 + * @retval None + */ +__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]); +} + +/** + * @brief Get the current prescaler value acting on an input channel. + * @rmtoll CCMR1 IC1PSC LL_TIM_IC_GetPrescaler\n + * CCMR1 IC2PSC LL_TIM_IC_GetPrescaler\n + * CCMR2 IC3PSC LL_TIM_IC_GetPrescaler\n + * CCMR2 IC4PSC LL_TIM_IC_GetPrescaler + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_ICPSC_DIV1 + * @arg @ref LL_TIM_ICPSC_DIV2 + * @arg @ref LL_TIM_ICPSC_DIV4 + * @arg @ref LL_TIM_ICPSC_DIV8 + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U); +} + +/** + * @brief Set the input filter duration. + * @rmtoll CCMR1 IC1F LL_TIM_IC_SetFilter\n + * CCMR1 IC2F LL_TIM_IC_SetFilter\n + * CCMR2 IC3F LL_TIM_IC_SetFilter\n + * CCMR2 IC4F LL_TIM_IC_SetFilter + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @param ICFilter This parameter can be one of the following values: + * @arg @ref LL_TIM_IC_FILTER_FDIV1 + * @arg @ref LL_TIM_IC_FILTER_FDIV1_N2 + * @arg @ref LL_TIM_IC_FILTER_FDIV1_N4 + * @arg @ref LL_TIM_IC_FILTER_FDIV1_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV2_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV2_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV4_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV4_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV8_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV8_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV16_N5 + * @arg @ref LL_TIM_IC_FILTER_FDIV16_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV16_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV32_N5 + * @arg @ref LL_TIM_IC_FILTER_FDIV32_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV32_N8 + * @retval None + */ +__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]); +} + +/** + * @brief Get the input filter duration. + * @rmtoll CCMR1 IC1F LL_TIM_IC_GetFilter\n + * CCMR1 IC2F LL_TIM_IC_GetFilter\n + * CCMR2 IC3F LL_TIM_IC_GetFilter\n + * CCMR2 IC4F LL_TIM_IC_GetFilter + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_IC_FILTER_FDIV1 + * @arg @ref LL_TIM_IC_FILTER_FDIV1_N2 + * @arg @ref LL_TIM_IC_FILTER_FDIV1_N4 + * @arg @ref LL_TIM_IC_FILTER_FDIV1_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV2_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV2_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV4_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV4_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV8_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV8_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV16_N5 + * @arg @ref LL_TIM_IC_FILTER_FDIV16_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV16_N8 + * @arg @ref LL_TIM_IC_FILTER_FDIV32_N5 + * @arg @ref LL_TIM_IC_FILTER_FDIV32_N6 + * @arg @ref LL_TIM_IC_FILTER_FDIV32_N8 + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + register const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel])); + return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U); +} + +/** + * @brief Set the input channel polarity. + * @rmtoll CCER CC1P LL_TIM_IC_SetPolarity\n + * CCER CC1NP LL_TIM_IC_SetPolarity\n + * CCER CC2P LL_TIM_IC_SetPolarity\n + * CCER CC2NP LL_TIM_IC_SetPolarity\n + * CCER CC3P LL_TIM_IC_SetPolarity\n + * CCER CC3NP LL_TIM_IC_SetPolarity\n + * CCER CC4P LL_TIM_IC_SetPolarity\n + * CCER CC4NP LL_TIM_IC_SetPolarity + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @param ICPolarity This parameter can be one of the following values: + * @arg @ref LL_TIM_IC_POLARITY_RISING + * @arg @ref LL_TIM_IC_POLARITY_FALLING + * @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE + * @retval None + */ +__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]), + ICPolarity << SHIFT_TAB_CCxP[iChannel]); +} + +/** + * @brief Get the current input channel polarity. + * @rmtoll CCER CC1P LL_TIM_IC_GetPolarity\n + * CCER CC1NP LL_TIM_IC_GetPolarity\n + * CCER CC2P LL_TIM_IC_GetPolarity\n + * CCER CC2NP LL_TIM_IC_GetPolarity\n + * CCER CC3P LL_TIM_IC_GetPolarity\n + * CCER CC3NP LL_TIM_IC_GetPolarity\n + * CCER CC4P LL_TIM_IC_GetPolarity\n + * CCER CC4NP LL_TIM_IC_GetPolarity + * @param TIMx Timer instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @retval Returned value can be one of the following values: + * @arg @ref LL_TIM_IC_POLARITY_RISING + * @arg @ref LL_TIM_IC_POLARITY_FALLING + * @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel) +{ + register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel); + return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >> + SHIFT_TAB_CCxP[iChannel]); +} + +/** + * @brief Connect the TIMx_CH1, CH2 and CH3 pins to the TI1 input (XOR combination). + * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides an XOR input. + * @rmtoll CR2 TI1S LL_TIM_IC_EnableXORCombination + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->CR2, TIM_CR2_TI1S); +} + +/** + * @brief Disconnect the TIMx_CH1, CH2 and CH3 pins from the TI1 input. + * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides an XOR input. + * @rmtoll CR2 TI1S LL_TIM_IC_DisableXORCombination + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S); +} + +/** + * @brief Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input. + * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides an XOR input. + * @rmtoll CR2 TI1S LL_TIM_IC_IsEnabledXORCombination + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL); +} + +/** + * @brief Get captured value for input channel 1. + * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not + * input channel 1 is supported by a timer instance. + * @rmtoll CCR1 CCR1 LL_TIM_IC_GetCaptureCH1 + * @param TIMx Timer instance + * @retval CapturedValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR1)); +} + +/** + * @brief Get captured value for input channel 2. + * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not + * input channel 2 is supported by a timer instance. + * @rmtoll CCR2 CCR2 LL_TIM_IC_GetCaptureCH2 + * @param TIMx Timer instance + * @retval CapturedValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR2)); +} + +/** + * @brief Get captured value for input channel 3. + * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not + * input channel 3 is supported by a timer instance. + * @rmtoll CCR3 CCR3 LL_TIM_IC_GetCaptureCH3 + * @param TIMx Timer instance + * @retval CapturedValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR3)); +} + +/** + * @brief Get captured value for input channel 4. + * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF. + * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports a 32 bits counter. + * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not + * input channel 4 is supported by a timer instance. + * @rmtoll CCR4 CCR4 LL_TIM_IC_GetCaptureCH4 + * @param TIMx Timer instance + * @retval CapturedValue (between Min_Data=0 and Max_Data=65535) + */ +__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx) +{ + return (uint32_t)(READ_REG(TIMx->CCR4)); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection + * @{ + */ +/** + * @brief Enable external clock mode 2. + * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ETRF signal. + * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports external clock mode2. + * @rmtoll SMCR ECE LL_TIM_EnableExternalClock + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->SMCR, TIM_SMCR_ECE); +} + +/** + * @brief Disable external clock mode 2. + * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports external clock mode2. + * @rmtoll SMCR ECE LL_TIM_DisableExternalClock + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE); +} + +/** + * @brief Indicate whether external clock mode 2 is enabled. + * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports external clock mode2. + * @rmtoll SMCR ECE LL_TIM_IsEnabledExternalClock + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL); +} + +/** + * @brief Set the clock source of the counter clock. + * @note when selected clock source is external clock mode 1, the timer input + * the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput() + * function. This timer input must be configured by calling + * the @ref LL_TIM_IC_Config() function. + * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports external clock mode1. + * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports external clock mode2. + * @rmtoll SMCR SMS LL_TIM_SetClockSource\n + * SMCR ECE LL_TIM_SetClockSource + * @param TIMx Timer instance + * @param ClockSource This parameter can be one of the following values: + * @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL + * @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1 + * @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2 + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource) +{ + MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource); +} + +/** + * @brief Set the encoder interface mode. + * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check + * whether or not a timer instance supports the encoder mode. + * @rmtoll SMCR SMS LL_TIM_SetEncoderMode + * @param TIMx Timer instance + * @param EncoderMode This parameter can be one of the following values: + * @arg @ref LL_TIM_ENCODERMODE_X2_TI1 + * @arg @ref LL_TIM_ENCODERMODE_X2_TI2 + * @arg @ref LL_TIM_ENCODERMODE_X4_TI12 + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode) +{ + MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration + * @{ + */ +/** + * @brief Set the trigger output (TRGO) used for timer synchronization . + * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check + * whether or not a timer instance can operate as a master timer. + * @rmtoll CR2 MMS LL_TIM_SetTriggerOutput + * @param TIMx Timer instance + * @param TimerSynchronization This parameter can be one of the following values: + * @arg @ref LL_TIM_TRGO_RESET + * @arg @ref LL_TIM_TRGO_ENABLE + * @arg @ref LL_TIM_TRGO_UPDATE + * @arg @ref LL_TIM_TRGO_CC1IF + * @arg @ref LL_TIM_TRGO_OC1REF + * @arg @ref LL_TIM_TRGO_OC2REF + * @arg @ref LL_TIM_TRGO_OC3REF + * @arg @ref LL_TIM_TRGO_OC4REF + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization) +{ + MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization); +} + +/** + * @brief Set the trigger output 2 (TRGO2) used for ADC synchronization . + * @note Macro IS_TIM_TRGO2_INSTANCE(TIMx) can be used to check + * whether or not a timer instance can be used for ADC synchronization. + * @rmtoll CR2 MMS2 LL_TIM_SetTriggerOutput2 + * @param TIMx Timer Instance + * @param ADCSynchronization This parameter can be one of the following values: + * @arg @ref LL_TIM_TRGO2_RESET + * @arg @ref LL_TIM_TRGO2_ENABLE + * @arg @ref LL_TIM_TRGO2_UPDATE + * @arg @ref LL_TIM_TRGO2_CC1F + * @arg @ref LL_TIM_TRGO2_OC1 + * @arg @ref LL_TIM_TRGO2_OC2 + * @arg @ref LL_TIM_TRGO2_OC3 + * @arg @ref LL_TIM_TRGO2_OC4 + * @arg @ref LL_TIM_TRGO2_OC5 + * @arg @ref LL_TIM_TRGO2_OC6 + * @arg @ref LL_TIM_TRGO2_OC4_RISINGFALLING + * @arg @ref LL_TIM_TRGO2_OC6_RISINGFALLING + * @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_RISING + * @arg @ref LL_TIM_TRGO2_OC4_RISING_OC6_FALLING + * @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_RISING + * @arg @ref LL_TIM_TRGO2_OC5_RISING_OC6_FALLING + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetTriggerOutput2(TIM_TypeDef *TIMx, uint32_t ADCSynchronization) +{ + MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization); +} + +/** + * @brief Set the synchronization mode of a slave timer. + * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not + * a timer instance can operate as a slave timer. + * @rmtoll SMCR SMS LL_TIM_SetSlaveMode + * @param TIMx Timer instance + * @param SlaveMode This parameter can be one of the following values: + * @arg @ref LL_TIM_SLAVEMODE_DISABLED + * @arg @ref LL_TIM_SLAVEMODE_RESET + * @arg @ref LL_TIM_SLAVEMODE_GATED + * @arg @ref LL_TIM_SLAVEMODE_TRIGGER + * @arg @ref LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode) +{ + MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode); +} + +/** + * @brief Set the selects the trigger input to be used to synchronize the counter. + * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not + * a timer instance can operate as a slave timer. + * @rmtoll SMCR TS LL_TIM_SetTriggerInput + * @param TIMx Timer instance + * @param TriggerInput This parameter can be one of the following values: + * @arg @ref LL_TIM_TS_ITR0 + * @arg @ref LL_TIM_TS_ITR1 + * @arg @ref LL_TIM_TS_ITR2 + * @arg @ref LL_TIM_TS_ITR3 + * @arg @ref LL_TIM_TS_TI1F_ED + * @arg @ref LL_TIM_TS_TI1FP1 + * @arg @ref LL_TIM_TS_TI2FP2 + * @arg @ref LL_TIM_TS_ETRF + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput) +{ + MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput); +} + +/** + * @brief Enable the Master/Slave mode. + * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not + * a timer instance can operate as a slave timer. + * @rmtoll SMCR MSM LL_TIM_EnableMasterSlaveMode + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->SMCR, TIM_SMCR_MSM); +} + +/** + * @brief Disable the Master/Slave mode. + * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not + * a timer instance can operate as a slave timer. + * @rmtoll SMCR MSM LL_TIM_DisableMasterSlaveMode + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM); +} + +/** + * @brief Indicates whether the Master/Slave mode is enabled. + * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not + * a timer instance can operate as a slave timer. + * @rmtoll SMCR MSM LL_TIM_IsEnabledMasterSlaveMode + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL); +} + +/** + * @brief Configure the external trigger (ETR) input. + * @note Macro IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides an external trigger input. + * @rmtoll SMCR ETP LL_TIM_ConfigETR\n + * SMCR ETPS LL_TIM_ConfigETR\n + * SMCR ETF LL_TIM_ConfigETR + * @param TIMx Timer instance + * @param ETRPolarity This parameter can be one of the following values: + * @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED + * @arg @ref LL_TIM_ETR_POLARITY_INVERTED + * @param ETRPrescaler This parameter can be one of the following values: + * @arg @ref LL_TIM_ETR_PRESCALER_DIV1 + * @arg @ref LL_TIM_ETR_PRESCALER_DIV2 + * @arg @ref LL_TIM_ETR_PRESCALER_DIV4 + * @arg @ref LL_TIM_ETR_PRESCALER_DIV8 + * @param ETRFilter This parameter can be one of the following values: + * @arg @ref LL_TIM_ETR_FILTER_FDIV1 + * @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2 + * @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4 + * @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8 + * @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6 + * @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8 + * @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6 + * @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8 + * @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6 + * @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8 + * @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5 + * @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6 + * @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8 + * @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5 + * @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6 + * @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8 + * @retval None + */ +__STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler, + uint32_t ETRFilter) +{ + MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter); +} + +/** + * @brief Select the external trigger (ETR) input source. + * @note Macro IS_TIM_ETRSEL_INSTANCE(TIMx) can be used to check whether or + * not a timer instance supports ETR source selection. + * @note When this function is called with LL_TIM_ETRSOURCE_GPIO, + * LL_TIM_ETRSOURCE_ADC1_AWD1, LL_TIM_ETRSOURCE_ADC1_AWD2 or + * LL_TIM_ETRSOURCE_ADC1_AWD3, ETR source relies on TIMx ETR remapping + * capability configured through the function @ref LL_TIM_SetRemap(). + * @rmtoll AF1 ETRSEL LL_TIM_SetETRSource + * @param TIMx Timer instance + * @param ETRSource This parameter can be one of the following values: + * @arg @ref LL_TIM_ETRSOURCE_GPIO + * @arg @ref LL_TIM_ETRSOURCE_ADC1_AWD1 + * @arg @ref LL_TIM_ETRSOURCE_ADC1_AWD2 + * @arg @ref LL_TIM_ETRSOURCE_ADC1_AWD3 + * @arg @ref LL_TIM_ETRSOURCE_COMP1 + * @arg @ref LL_TIM_ETRSOURCE_COMP2 + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetETRSource(TIM_TypeDef *TIMx, uint32_t ETRSource) +{ + + MODIFY_REG(TIMx->AF1, TIMx_AF1_ETRSEL, ETRSource); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_Break_Function Break function configuration + * @{ + */ +/** + * @brief Enable the break function. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR BKE LL_TIM_EnableBRK + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->BDTR, TIM_BDTR_BKE); +} + +/** + * @brief Disable the break function. + * @rmtoll BDTR BKE LL_TIM_DisableBRK + * @param TIMx Timer instance + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKE); +} + +/** + * @brief Configure the break input. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR BKP LL_TIM_ConfigBRK\n + * BDTR BKF LL_TIM_ConfigBRK + * @param TIMx Timer instance + * @param BreakPolarity This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK_POLARITY_LOW + * @arg @ref LL_TIM_BREAK_POLARITY_HIGH + * @param BreakFilter This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK_FILTER_FDIV1 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N2 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N4 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV1_N8 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N6 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV2_N8 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N6 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV4_N8 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N6 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV8_N8 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N5 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N6 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV16_N8 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N5 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N6 + * @arg @ref LL_TIM_BREAK_FILTER_FDIV32_N8 + * @retval None + */ +__STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity, + uint32_t BreakFilter) +{ + MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP | TIM_BDTR_BKF, BreakPolarity | BreakFilter); +} + +/** + * @brief Enable the break 2 function. + * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a second break input. + * @rmtoll BDTR BK2E LL_TIM_EnableBRK2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableBRK2(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->BDTR, TIM_BDTR_BK2E); +} + +/** + * @brief Disable the break 2 function. + * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a second break input. + * @rmtoll BDTR BK2E LL_TIM_DisableBRK2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableBRK2(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BK2E); +} + +/** + * @brief Configure the break 2 input. + * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a second break input. + * @rmtoll BDTR BK2P LL_TIM_ConfigBRK2\n + * BDTR BK2F LL_TIM_ConfigBRK2 + * @param TIMx Timer instance + * @param Break2Polarity This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK2_POLARITY_LOW + * @arg @ref LL_TIM_BREAK2_POLARITY_HIGH + * @param Break2Filter This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV1 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N2 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N4 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV1_N8 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N6 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV2_N8 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N6 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV4_N8 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N6 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV8_N8 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N5 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N6 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV16_N8 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N5 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N6 + * @arg @ref LL_TIM_BREAK2_FILTER_FDIV32_N8 + * @retval None + */ +__STATIC_INLINE void LL_TIM_ConfigBRK2(TIM_TypeDef *TIMx, uint32_t Break2Polarity, uint32_t Break2Filter) +{ + MODIFY_REG(TIMx->BDTR, TIM_BDTR_BK2P | TIM_BDTR_BK2F, Break2Polarity | Break2Filter); +} + +/** + * @brief Select the outputs off state (enabled v.s. disabled) in Idle and Run modes. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR OSSI LL_TIM_SetOffStates\n + * BDTR OSSR LL_TIM_SetOffStates + * @param TIMx Timer instance + * @param OffStateIdle This parameter can be one of the following values: + * @arg @ref LL_TIM_OSSI_DISABLE + * @arg @ref LL_TIM_OSSI_ENABLE + * @param OffStateRun This parameter can be one of the following values: + * @arg @ref LL_TIM_OSSR_DISABLE + * @arg @ref LL_TIM_OSSR_ENABLE + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun) +{ + MODIFY_REG(TIMx->BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun); +} + +/** + * @brief Enable automatic output (MOE can be set by software or automatically when a break input is active). + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR AOE LL_TIM_EnableAutomaticOutput + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->BDTR, TIM_BDTR_AOE); +} + +/** + * @brief Disable automatic output (MOE can be set only by software). + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR AOE LL_TIM_DisableAutomaticOutput + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->BDTR, TIM_BDTR_AOE); +} + +/** + * @brief Indicate whether automatic output is enabled. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR AOE LL_TIM_IsEnabledAutomaticOutput + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE)) ? 1UL : 0UL); +} + +/** + * @brief Enable the outputs (set the MOE bit in TIMx_BDTR register). + * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by + * software and is reset in case of break or break2 event + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR MOE LL_TIM_EnableAllOutputs + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->BDTR, TIM_BDTR_MOE); +} + +/** + * @brief Disable the outputs (reset the MOE bit in TIMx_BDTR register). + * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by + * software and is reset in case of break or break2 event. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR MOE LL_TIM_DisableAllOutputs + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE); +} + +/** + * @brief Indicates whether outputs are enabled. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @rmtoll BDTR MOE LL_TIM_IsEnabledAllOutputs + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL); +} + +/** + * @brief Enable the signals connected to the designated timer break input. + * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether + * or not a timer instance allows for break input selection. + * @rmtoll AF1 BKINE LL_TIM_EnableBreakInputSource\n + * AF1 BKCMP1E LL_TIM_EnableBreakInputSource\n + * AF1 BKCMP2E LL_TIM_EnableBreakInputSource\n + * AF2 BK2INE LL_TIM_EnableBreakInputSource\n + * AF2 BK2CMP1E LL_TIM_EnableBreakInputSource\n + * AF2 BK2CMP2E LL_TIM_EnableBreakInputSource + * @param TIMx Timer instance + * @param BreakInput This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK_INPUT_BKIN + * @arg @ref LL_TIM_BREAK_INPUT_BKIN2 + * @param Source This parameter can be one of the following values: + * @arg @ref LL_TIM_BKIN_SOURCE_BKIN + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1 (*) + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2 (*) + * + * (*) Value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source) +{ + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput)); + SET_BIT(*pReg, Source); +} + +/** + * @brief Disable the signals connected to the designated timer break input. + * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether + * or not a timer instance allows for break input selection. + * @rmtoll AF1 BKINE LL_TIM_DisableBreakInputSource\n + * AF1 BKCMP1E LL_TIM_DisableBreakInputSource\n + * AF1 BKCMP2E LL_TIM_DisableBreakInputSource\n + * AF2 BK2INE LL_TIM_DisableBreakInputSource\n + * AF2 BK2CMP1E LL_TIM_DisableBreakInputSource\n + * AF2 BK2CMP2E LL_TIM_DisableBreakInputSource + * @param TIMx Timer instance + * @param BreakInput This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK_INPUT_BKIN + * @arg @ref LL_TIM_BREAK_INPUT_BKIN2 + * @param Source This parameter can be one of the following values: + * @arg @ref LL_TIM_BKIN_SOURCE_BKIN + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1 (*) + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2 (*) + * + * (*) Value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableBreakInputSource(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source) +{ + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput)); + CLEAR_BIT(*pReg, Source); +} + +/** + * @brief Set the polarity of the break signal for the timer break input. + * @note Macro IS_TIM_BREAKSOURCE_INSTANCE(TIMx) can be used to check whether + * or not a timer instance allows for break input selection. + * @rmtoll AF1 BKINP LL_TIM_SetBreakInputSourcePolarity\n + * AF1 BKCMP1P LL_TIM_SetBreakInputSourcePolarity\n + * AF1 BKCMP2P LL_TIM_SetBreakInputSourcePolarity\n + * AF2 BK2INP LL_TIM_SetBreakInputSourcePolarity\n + * AF2 BK2CMP1P LL_TIM_SetBreakInputSourcePolarity\n + * AF2 BK2CMP2P LL_TIM_SetBreakInputSourcePolarity + * @param TIMx Timer instance + * @param BreakInput This parameter can be one of the following values: + * @arg @ref LL_TIM_BREAK_INPUT_BKIN + * @arg @ref LL_TIM_BREAK_INPUT_BKIN2 + * @param Source This parameter can be one of the following values: + * @arg @ref LL_TIM_BKIN_SOURCE_BKIN + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP1 (*) + * @arg @ref LL_TIM_BKIN_SOURCE_BKCOMP2 (*) + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_TIM_BKIN_POLARITY_LOW + * @arg @ref LL_TIM_BKIN_POLARITY_HIGH + * + * (*) Value not defined in all devices. + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetBreakInputSourcePolarity(TIM_TypeDef *TIMx, uint32_t BreakInput, uint32_t Source, + uint32_t Polarity) +{ + register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->AF1) + BreakInput)); + MODIFY_REG(*pReg, (TIMx_AF1_BKINP << TIM_POSITION_BRK_SOURCE), (Polarity << TIM_POSITION_BRK_SOURCE)); +} +/** + * @} + */ + +/** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration + * @{ + */ +/** + * @brief Configures the timer DMA burst feature. + * @note Macro IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or + * not a timer instance supports the DMA burst mode. + * @rmtoll DCR DBL LL_TIM_ConfigDMABurst\n + * DCR DBA LL_TIM_ConfigDMABurst + * @param TIMx Timer instance + * @param DMABurstBaseAddress This parameter can be one of the following values: + * @arg @ref LL_TIM_DMABURST_BASEADDR_CR1 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CR2 + * @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR + * @arg @ref LL_TIM_DMABURST_BASEADDR_DIER + * @arg @ref LL_TIM_DMABURST_BASEADDR_SR + * @arg @ref LL_TIM_DMABURST_BASEADDR_EGR + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCER + * @arg @ref LL_TIM_DMABURST_BASEADDR_CNT + * @arg @ref LL_TIM_DMABURST_BASEADDR_PSC + * @arg @ref LL_TIM_DMABURST_BASEADDR_ARR + * @arg @ref LL_TIM_DMABURST_BASEADDR_RCR + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4 + * @arg @ref LL_TIM_DMABURST_BASEADDR_BDTR + * @arg @ref LL_TIM_DMABURST_BASEADDR_OR + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR3 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR5 + * @arg @ref LL_TIM_DMABURST_BASEADDR_CCR6 + * @arg @ref LL_TIM_DMABURST_BASEADDR_AF1 + * @arg @ref LL_TIM_DMABURST_BASEADDR_AF2 + * @param DMABurstLength This parameter can be one of the following values: + * @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER + * @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS + * @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS + * @retval None + */ +__STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength) +{ + MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength)); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_Timer_Inputs_Remapping Timer input remapping + * @{ + */ +/** + * @brief Remap TIM inputs (input channel, internal/external triggers). + * @note Macro IS_TIM_REMAP_INSTANCE(TIMx) can be used to check whether or not + * a some timer inputs can be remapped. + * @rmtoll TIM1_OR ETR_ADC1_RMP LL_TIM_SetRemap\n + * TIM1_OR TI1_RMP LL_TIM_SetRemap\n + * TIM2_OR ITR1_RMP LL_TIM_SetRemap\n + * TIM2_OR TI4_RMP LL_TIM_SetRemap\n + * TIM2_OR TI1_RMP LL_TIM_SetRemap\n + * TIM16_OR TI1_RMP LL_TIM_SetRemap\n + * TIM17_OR TI1_RMP LL_TIM_SetRemap + * @param TIMx Timer instance + * @param Remap Remap param depends on the TIMx. Description available only + * in CHM version of the User Manual (not in .pdf). + * Otherwise see Reference Manual description of OR registers. + * + * Below description summarizes "Timer Instance" and "Remap" param combinations: + * + * TIM1: any combination of TI1_RMP, ADC3_RMP, ADC1_RMP where + * + * . . ADC1_RMP can be one of the following values + * @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_NC + * @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD1 + * @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD2 + * @arg @ref LL_TIM_TIM1_ETR_ADC1_RMP_AWD3 + * + * . . TI1_RMP can be one of the following values + * @arg @ref LL_TIM_TIM1_TI1_RMP_GPIO + * @arg @ref LL_TIM_TIM1_TI1_RMP_COMP1 (*) + * + * TIM2: any combination of ITR1_RMP, ETR1_RMP, TI4_RMP where + * + * ITR1_RMP can be one of the following values + * @arg @ref LL_TIM_TIM2_ITR1_RMP_NONE + * @arg @ref LL_TIM_TIM2_ITR1_RMP_USB_SOF (*) + * + * . . ETR1_RMP can be one of the following values + * @arg @ref LL_TIM_TIM2_ETR_RMP_GPIO + * @arg @ref LL_TIM_TIM2_ETR_RMP_LSE + * + * . . TI4_RMP can be one of the following values + * @arg @ref LL_TIM_TIM2_TI4_RMP_GPIO + * @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1 (*) + * @arg @ref LL_TIM_TIM2_TI4_RMP_COMP2 (*) + * @arg @ref LL_TIM_TIM2_TI4_RMP_COMP1_COMP2 (*) + * + * TIM16: one of the following values + * + * @arg @ref LL_TIM_TIM16_TI1_RMP_GPIO + * @arg @ref LL_TIM_TIM16_TI1_RMP_LSI + * @arg @ref LL_TIM_TIM16_TI1_RMP_LSE + * @arg @ref LL_TIM_TIM16_TI1_RMP_RTC + * + * TIM17: one of the following values + * + * @arg @ref LL_TIM_TIM17_TI1_RMP_GPIO + * @arg @ref LL_TIM_TIM17_TI1_RMP_MSI + * @arg @ref LL_TIM_TIM17_TI1_RMP_HSE_32 + * @arg @ref LL_TIM_TIM17_TI1_RMP_MCO + * + * (*) Value not defined in all devices. \n + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap) +{ + MODIFY_REG(TIMx->OR, (Remap >> TIMx_OR_RMP_SHIFT), (Remap & TIMx_OR_RMP_MASK)); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_OCREF_Clear OCREF_Clear_Management + * @{ + */ +/** + * @brief Set the OCREF clear input source + * @note The OCxREF signal of a given channel can be cleared when a high level is applied on the OCREF_CLR_INPUT + * @note This function can only be used in Output compare and PWM modes. + * @rmtoll SMCR OCCS LL_TIM_SetOCRefClearInputSource + * @param TIMx Timer instance + * @param OCRefClearInputSource This parameter can be one of the following values: + * @arg @ref LL_TIM_OCREF_CLR_INT_OCREF_CLR + * @arg @ref LL_TIM_OCREF_CLR_INT_ETR + * @retval None + */ +__STATIC_INLINE void LL_TIM_SetOCRefClearInputSource(TIM_TypeDef *TIMx, uint32_t OCRefClearInputSource) +{ + MODIFY_REG(TIMx->SMCR, TIM_SMCR_OCCS, OCRefClearInputSource); +} +/** + * @} + */ + +/** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management + * @{ + */ +/** + * @brief Clear the update interrupt flag (UIF). + * @rmtoll SR UIF LL_TIM_ClearFlag_UPDATE + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_UIF)); +} + +/** + * @brief Indicate whether update interrupt flag (UIF) is set (update interrupt is pending). + * @rmtoll SR UIF LL_TIM_IsActiveFlag_UPDATE + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 1 interrupt flag (CC1F). + * @rmtoll SR CC1IF LL_TIM_ClearFlag_CC1 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF)); +} + +/** + * @brief Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pending). + * @rmtoll SR CC1IF LL_TIM_IsActiveFlag_CC1 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 2 interrupt flag (CC2F). + * @rmtoll SR CC2IF LL_TIM_ClearFlag_CC2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF)); +} + +/** + * @brief Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pending). + * @rmtoll SR CC2IF LL_TIM_IsActiveFlag_CC2 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 3 interrupt flag (CC3F). + * @rmtoll SR CC3IF LL_TIM_ClearFlag_CC3 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF)); +} + +/** + * @brief Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pending). + * @rmtoll SR CC3IF LL_TIM_IsActiveFlag_CC3 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 4 interrupt flag (CC4F). + * @rmtoll SR CC4IF LL_TIM_ClearFlag_CC4 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF)); +} + +/** + * @brief Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pending). + * @rmtoll SR CC4IF LL_TIM_IsActiveFlag_CC4 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 5 interrupt flag (CC5F). + * @rmtoll SR CC5IF LL_TIM_ClearFlag_CC5 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC5(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC5IF)); +} + +/** + * @brief Indicate whether Capture/Compare 5 interrupt flag (CC5F) is set (Capture/Compare 5 interrupt is pending). + * @rmtoll SR CC5IF LL_TIM_IsActiveFlag_CC5 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC5(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC5IF) == (TIM_SR_CC5IF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 6 interrupt flag (CC6F). + * @rmtoll SR CC6IF LL_TIM_ClearFlag_CC6 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC6(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC6IF)); +} + +/** + * @brief Indicate whether Capture/Compare 6 interrupt flag (CC6F) is set (Capture/Compare 6 interrupt is pending). + * @rmtoll SR CC6IF LL_TIM_IsActiveFlag_CC6 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC6(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC6IF) == (TIM_SR_CC6IF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the commutation interrupt flag (COMIF). + * @rmtoll SR COMIF LL_TIM_ClearFlag_COM + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_COMIF)); +} + +/** + * @brief Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending). + * @rmtoll SR COMIF LL_TIM_IsActiveFlag_COM + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_COMIF) == (TIM_SR_COMIF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the trigger interrupt flag (TIF). + * @rmtoll SR TIF LL_TIM_ClearFlag_TRIG + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_TIF)); +} + +/** + * @brief Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending). + * @rmtoll SR TIF LL_TIM_IsActiveFlag_TRIG + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_TIF) == (TIM_SR_TIF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the break interrupt flag (BIF). + * @rmtoll SR BIF LL_TIM_ClearFlag_BRK + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_BIF)); +} + +/** + * @brief Indicate whether break interrupt flag (BIF) is set (break interrupt is pending). + * @rmtoll SR BIF LL_TIM_IsActiveFlag_BRK + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the break 2 interrupt flag (B2IF). + * @rmtoll SR B2IF LL_TIM_ClearFlag_BRK2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_BRK2(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_B2IF)); +} + +/** + * @brief Indicate whether break 2 interrupt flag (B2IF) is set (break 2 interrupt is pending). + * @rmtoll SR B2IF LL_TIM_IsActiveFlag_BRK2 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_B2IF) == (TIM_SR_B2IF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF). + * @rmtoll SR CC1OF LL_TIM_ClearFlag_CC1OVR + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC1OF)); +} + +/** + * @brief Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set (Capture/Compare 1 interrupt is pending). + * @rmtoll SR CC1OF LL_TIM_IsActiveFlag_CC1OVR + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF). + * @rmtoll SR CC2OF LL_TIM_ClearFlag_CC2OVR + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC2OF)); +} + +/** + * @brief Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set (Capture/Compare 2 over-capture interrupt is pending). + * @rmtoll SR CC2OF LL_TIM_IsActiveFlag_CC2OVR + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF). + * @rmtoll SR CC3OF LL_TIM_ClearFlag_CC3OVR + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC3OF)); +} + +/** + * @brief Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set (Capture/Compare 3 over-capture interrupt is pending). + * @rmtoll SR CC3OF LL_TIM_IsActiveFlag_CC3OVR + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF). + * @rmtoll SR CC4OF LL_TIM_ClearFlag_CC4OVR + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_CC4OF)); +} + +/** + * @brief Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set (Capture/Compare 4 over-capture interrupt is pending). + * @rmtoll SR CC4OF LL_TIM_IsActiveFlag_CC4OVR + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF)) ? 1UL : 0UL); +} + +/** + * @brief Clear the system break interrupt flag (SBIF). + * @rmtoll SR SBIF LL_TIM_ClearFlag_SYSBRK + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_ClearFlag_SYSBRK(TIM_TypeDef *TIMx) +{ + WRITE_REG(TIMx->SR, ~(TIM_SR_SBIF)); +} + +/** + * @brief Indicate whether system break interrupt flag (SBIF) is set (system break interrupt is pending). + * @rmtoll SR SBIF LL_TIM_IsActiveFlag_SYSBRK + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_SYSBRK(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->SR, TIM_SR_SBIF) == (TIM_SR_SBIF)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_IT_Management IT-Management + * @{ + */ +/** + * @brief Enable update interrupt (UIE). + * @rmtoll DIER UIE LL_TIM_EnableIT_UPDATE + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_UIE); +} + +/** + * @brief Disable update interrupt (UIE). + * @rmtoll DIER UIE LL_TIM_DisableIT_UPDATE + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE); +} + +/** + * @brief Indicates whether the update interrupt (UIE) is enabled. + * @rmtoll DIER UIE LL_TIM_IsEnabledIT_UPDATE + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 1 interrupt (CC1IE). + * @rmtoll DIER CC1IE LL_TIM_EnableIT_CC1 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC1IE); +} + +/** + * @brief Disable capture/compare 1 interrupt (CC1IE). + * @rmtoll DIER CC1IE LL_TIM_DisableIT_CC1 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_CC1(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE); +} + +/** + * @brief Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled. + * @rmtoll DIER CC1IE LL_TIM_IsEnabledIT_CC1 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1IE) == (TIM_DIER_CC1IE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 2 interrupt (CC2IE). + * @rmtoll DIER CC2IE LL_TIM_EnableIT_CC2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC2IE); +} + +/** + * @brief Disable capture/compare 2 interrupt (CC2IE). + * @rmtoll DIER CC2IE LL_TIM_DisableIT_CC2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_CC2(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2IE); +} + +/** + * @brief Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled. + * @rmtoll DIER CC2IE LL_TIM_IsEnabledIT_CC2 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2IE) == (TIM_DIER_CC2IE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 3 interrupt (CC3IE). + * @rmtoll DIER CC3IE LL_TIM_EnableIT_CC3 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_CC3(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC3IE); +} + +/** + * @brief Disable capture/compare 3 interrupt (CC3IE). + * @rmtoll DIER CC3IE LL_TIM_DisableIT_CC3 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_CC3(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3IE); +} + +/** + * @brief Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled. + * @rmtoll DIER CC3IE LL_TIM_IsEnabledIT_CC3 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3IE) == (TIM_DIER_CC3IE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 4 interrupt (CC4IE). + * @rmtoll DIER CC4IE LL_TIM_EnableIT_CC4 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC4IE); +} + +/** + * @brief Disable capture/compare 4 interrupt (CC4IE). + * @rmtoll DIER CC4IE LL_TIM_DisableIT_CC4 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_CC4(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4IE); +} + +/** + * @brief Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled. + * @rmtoll DIER CC4IE LL_TIM_IsEnabledIT_CC4 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4IE) == (TIM_DIER_CC4IE)) ? 1UL : 0UL); +} + +/** + * @brief Enable commutation interrupt (COMIE). + * @rmtoll DIER COMIE LL_TIM_EnableIT_COM + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_COM(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_COMIE); +} + +/** + * @brief Disable commutation interrupt (COMIE). + * @rmtoll DIER COMIE LL_TIM_DisableIT_COM + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_COM(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_COMIE); +} + +/** + * @brief Indicates whether the commutation interrupt (COMIE) is enabled. + * @rmtoll DIER COMIE LL_TIM_IsEnabledIT_COM + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_COMIE) == (TIM_DIER_COMIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable trigger interrupt (TIE). + * @rmtoll DIER TIE LL_TIM_EnableIT_TRIG + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_TRIG(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_TIE); +} + +/** + * @brief Disable trigger interrupt (TIE). + * @rmtoll DIER TIE LL_TIM_DisableIT_TRIG + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE); +} + +/** + * @brief Indicates whether the trigger interrupt (TIE) is enabled. + * @rmtoll DIER TIE LL_TIM_IsEnabledIT_TRIG + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_TIE) == (TIM_DIER_TIE)) ? 1UL : 0UL); +} + +/** + * @brief Enable break interrupt (BIE). + * @rmtoll DIER BIE LL_TIM_EnableIT_BRK + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_BIE); +} + +/** + * @brief Disable break interrupt (BIE). + * @rmtoll DIER BIE LL_TIM_DisableIT_BRK + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableIT_BRK(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_BIE); +} + +/** + * @brief Indicates whether the break interrupt (BIE) is enabled. + * @rmtoll DIER BIE LL_TIM_IsEnabledIT_BRK + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_BIE) == (TIM_DIER_BIE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_DMA_Management DMA-Management + * @{ + */ +/** + * @brief Enable update DMA request (UDE). + * @rmtoll DIER UDE LL_TIM_EnableDMAReq_UPDATE + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_UDE); +} + +/** + * @brief Disable update DMA request (UDE). + * @rmtoll DIER UDE LL_TIM_DisableDMAReq_UPDATE + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableDMAReq_UPDATE(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_UDE); +} + +/** + * @brief Indicates whether the update DMA request (UDE) is enabled. + * @rmtoll DIER UDE LL_TIM_IsEnabledDMAReq_UPDATE + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_UDE) == (TIM_DIER_UDE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 1 DMA request (CC1DE). + * @rmtoll DIER CC1DE LL_TIM_EnableDMAReq_CC1 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC1DE); +} + +/** + * @brief Disable capture/compare 1 DMA request (CC1DE). + * @rmtoll DIER CC1DE LL_TIM_DisableDMAReq_CC1 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableDMAReq_CC1(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1DE); +} + +/** + * @brief Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled. + * @rmtoll DIER CC1DE LL_TIM_IsEnabledDMAReq_CC1 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1DE) == (TIM_DIER_CC1DE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 2 DMA request (CC2DE). + * @rmtoll DIER CC2DE LL_TIM_EnableDMAReq_CC2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC2DE); +} + +/** + * @brief Disable capture/compare 2 DMA request (CC2DE). + * @rmtoll DIER CC2DE LL_TIM_DisableDMAReq_CC2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableDMAReq_CC2(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2DE); +} + +/** + * @brief Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled. + * @rmtoll DIER CC2DE LL_TIM_IsEnabledDMAReq_CC2 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2DE) == (TIM_DIER_CC2DE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 3 DMA request (CC3DE). + * @rmtoll DIER CC3DE LL_TIM_EnableDMAReq_CC3 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableDMAReq_CC3(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC3DE); +} + +/** + * @brief Disable capture/compare 3 DMA request (CC3DE). + * @rmtoll DIER CC3DE LL_TIM_DisableDMAReq_CC3 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableDMAReq_CC3(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3DE); +} + +/** + * @brief Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled. + * @rmtoll DIER CC3DE LL_TIM_IsEnabledDMAReq_CC3 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3DE) == (TIM_DIER_CC3DE)) ? 1UL : 0UL); +} + +/** + * @brief Enable capture/compare 4 DMA request (CC4DE). + * @rmtoll DIER CC4DE LL_TIM_EnableDMAReq_CC4 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_CC4DE); +} + +/** + * @brief Disable capture/compare 4 DMA request (CC4DE). + * @rmtoll DIER CC4DE LL_TIM_DisableDMAReq_CC4 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4DE); +} + +/** + * @brief Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled. + * @rmtoll DIER CC4DE LL_TIM_IsEnabledDMAReq_CC4 + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4DE) == (TIM_DIER_CC4DE)) ? 1UL : 0UL); +} + +/** + * @brief Enable commutation DMA request (COMDE). + * @rmtoll DIER COMDE LL_TIM_EnableDMAReq_COM + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableDMAReq_COM(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_COMDE); +} + +/** + * @brief Disable commutation DMA request (COMDE). + * @rmtoll DIER COMDE LL_TIM_DisableDMAReq_COM + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableDMAReq_COM(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_COMDE); +} + +/** + * @brief Indicates whether the commutation DMA request (COMDE) is enabled. + * @rmtoll DIER COMDE LL_TIM_IsEnabledDMAReq_COM + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_COMDE) == (TIM_DIER_COMDE)) ? 1UL : 0UL); +} + +/** + * @brief Enable trigger interrupt (TDE). + * @rmtoll DIER TDE LL_TIM_EnableDMAReq_TRIG + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_EnableDMAReq_TRIG(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->DIER, TIM_DIER_TDE); +} + +/** + * @brief Disable trigger interrupt (TDE). + * @rmtoll DIER TDE LL_TIM_DisableDMAReq_TRIG + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx) +{ + CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE); +} + +/** + * @brief Indicates whether the trigger interrupt (TDE) is enabled. + * @rmtoll DIER TDE LL_TIM_IsEnabledDMAReq_TRIG + * @param TIMx Timer instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(TIM_TypeDef *TIMx) +{ + return ((READ_BIT(TIMx->DIER, TIM_DIER_TDE) == (TIM_DIER_TDE)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** @defgroup TIM_LL_EF_EVENT_Management EVENT-Management + * @{ + */ +/** + * @brief Generate an update event. + * @rmtoll EGR UG LL_TIM_GenerateEvent_UPDATE + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_UG); +} + +/** + * @brief Generate Capture/Compare 1 event. + * @rmtoll EGR CC1G LL_TIM_GenerateEvent_CC1 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_CC1G); +} + +/** + * @brief Generate Capture/Compare 2 event. + * @rmtoll EGR CC2G LL_TIM_GenerateEvent_CC2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_CC2(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_CC2G); +} + +/** + * @brief Generate Capture/Compare 3 event. + * @rmtoll EGR CC3G LL_TIM_GenerateEvent_CC3 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_CC3(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_CC3G); +} + +/** + * @brief Generate Capture/Compare 4 event. + * @rmtoll EGR CC4G LL_TIM_GenerateEvent_CC4 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_CC4(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_CC4G); +} + +/** + * @brief Generate commutation event. + * @rmtoll EGR COMG LL_TIM_GenerateEvent_COM + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_COMG); +} + +/** + * @brief Generate trigger event. + * @rmtoll EGR TG LL_TIM_GenerateEvent_TRIG + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_TRIG(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_TG); +} + +/** + * @brief Generate break event. + * @rmtoll EGR BG LL_TIM_GenerateEvent_BRK + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_BRK(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_BG); +} + +/** + * @brief Generate break 2 event. + * @rmtoll EGR B2G LL_TIM_GenerateEvent_BRK2 + * @param TIMx Timer instance + * @retval None + */ +__STATIC_INLINE void LL_TIM_GenerateEvent_BRK2(TIM_TypeDef *TIMx) +{ + SET_BIT(TIMx->EGR, TIM_EGR_B2G); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup TIM_LL_EF_Init Initialisation and deinitialisation functions + * @{ + */ + +ErrorStatus LL_TIM_DeInit(TIM_TypeDef *TIMx); +void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct); +ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct); +void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct); +ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct); +void LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct); +ErrorStatus LL_TIM_IC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct); +void LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct); +ErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct); +void LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct); +ErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct); +void LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct); +ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct); +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* TIM1 || TIM2 || TIM16 || TIM17 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32WBxx_LL_TIM_H */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_usart.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_usart.h new file mode 100644 index 0000000..29fd5d0 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_usart.h @@ -0,0 +1,4377 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_usart.h + * @author MCD Application Team + * @brief Header file of USART LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_USART_H +#define STM32WBxx_LL_USART_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (USART1) + +/** @defgroup USART_LL USART + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup USART_LL_Private_Variables USART Private Variables + * @{ + */ +/* Array used to get the USART prescaler division decimal values versus @ref USART_LL_EC_PRESCALER values */ +static const uint16_t USART_PRESCALER_TAB[] = +{ + (uint16_t)1, + (uint16_t)2, + (uint16_t)4, + (uint16_t)6, + (uint16_t)8, + (uint16_t)10, + (uint16_t)12, + (uint16_t)16, + (uint16_t)32, + (uint16_t)64, + (uint16_t)128, + (uint16_t)256 +}; +/** + * @} + */ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup USART_LL_Private_Constants USART Private Constants + * @{ + */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup USART_LL_Private_Macros USART Private Macros + * @{ + */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/* Exported types ------------------------------------------------------------*/ +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup USART_LL_ES_INIT USART Exported Init structures + * @{ + */ + +/** + * @brief LL USART Init Structure definition + */ +typedef struct +{ + uint32_t PrescalerValue; /*!< Specifies the Prescaler to compute the communication baud rate. + This parameter can be a value of @ref USART_LL_EC_PRESCALER. + + This feature can be modified afterwards using unitary function @ref LL_USART_SetPrescaler().*/ + + uint32_t BaudRate; /*!< This field defines expected Usart communication baud rate. + + This feature can be modified afterwards using unitary function @ref LL_USART_SetBaudRate().*/ + + uint32_t DataWidth; /*!< Specifies the number of data bits transmitted or received in a frame. + This parameter can be a value of @ref USART_LL_EC_DATAWIDTH. + + This feature can be modified afterwards using unitary function @ref LL_USART_SetDataWidth().*/ + + uint32_t StopBits; /*!< Specifies the number of stop bits transmitted. + This parameter can be a value of @ref USART_LL_EC_STOPBITS. + + This feature can be modified afterwards using unitary function @ref LL_USART_SetStopBitsLength().*/ + + uint32_t Parity; /*!< Specifies the parity mode. + This parameter can be a value of @ref USART_LL_EC_PARITY. + + This feature can be modified afterwards using unitary function @ref LL_USART_SetParity().*/ + + uint32_t TransferDirection; /*!< Specifies whether the Receive and/or Transmit mode is enabled or disabled. + This parameter can be a value of @ref USART_LL_EC_DIRECTION. + + This feature can be modified afterwards using unitary function @ref LL_USART_SetTransferDirection().*/ + + uint32_t HardwareFlowControl; /*!< Specifies whether the hardware flow control mode is enabled or disabled. + This parameter can be a value of @ref USART_LL_EC_HWCONTROL. + + This feature can be modified afterwards using unitary function @ref LL_USART_SetHWFlowCtrl().*/ + + uint32_t OverSampling; /*!< Specifies whether USART oversampling mode is 16 or 8. + This parameter can be a value of @ref USART_LL_EC_OVERSAMPLING. + + This feature can be modified afterwards using unitary function @ref LL_USART_SetOverSampling().*/ + +} LL_USART_InitTypeDef; + +/** + * @brief LL USART Clock Init Structure definition + */ +typedef struct +{ + uint32_t ClockOutput; /*!< Specifies whether the USART clock is enabled or disabled. + This parameter can be a value of @ref USART_LL_EC_CLOCK. + + USART HW configuration can be modified afterwards using unitary functions + @ref LL_USART_EnableSCLKOutput() or @ref LL_USART_DisableSCLKOutput(). + For more details, refer to description of this function. */ + + uint32_t ClockPolarity; /*!< Specifies the steady state of the serial clock. + This parameter can be a value of @ref USART_LL_EC_POLARITY. + + USART HW configuration can be modified afterwards using unitary functions @ref LL_USART_SetClockPolarity(). + For more details, refer to description of this function. */ + + uint32_t ClockPhase; /*!< Specifies the clock transition on which the bit capture is made. + This parameter can be a value of @ref USART_LL_EC_PHASE. + + USART HW configuration can be modified afterwards using unitary functions @ref LL_USART_SetClockPhase(). + For more details, refer to description of this function. */ + + uint32_t LastBitClockPulse; /*!< Specifies whether the clock pulse corresponding to the last transmitted + data bit (MSB) has to be output on the SCLK pin in synchronous mode. + This parameter can be a value of @ref USART_LL_EC_LASTCLKPULSE. + + USART HW configuration can be modified afterwards using unitary functions @ref LL_USART_SetLastClkPulseOutput(). + For more details, refer to description of this function. */ + +} LL_USART_ClockInitTypeDef; + +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup USART_LL_Exported_Constants USART Exported Constants + * @{ + */ + +/** @defgroup USART_LL_EC_CLEAR_FLAG Clear Flags Defines + * @brief Flags defines which can be used with LL_USART_WriteReg function + * @{ + */ +#define LL_USART_ICR_PECF USART_ICR_PECF /*!< Parity error flag */ +#define LL_USART_ICR_FECF USART_ICR_FECF /*!< Framing error flag */ +#define LL_USART_ICR_NECF USART_ICR_NECF /*!< Noise error detected flag */ +#define LL_USART_ICR_ORECF USART_ICR_ORECF /*!< Overrun error flag */ +#define LL_USART_ICR_IDLECF USART_ICR_IDLECF /*!< Idle line detected flag */ +#define LL_USART_ICR_TXFECF USART_ICR_TXFECF /*!< TX FIFO Empty Clear flag */ +#define LL_USART_ICR_TCCF USART_ICR_TCCF /*!< Transmission complete flag */ +#define LL_USART_ICR_TCBGTCF USART_ICR_TCBGTCF /*!< Transmission completed before guard time flag */ +#define LL_USART_ICR_LBDCF USART_ICR_LBDCF /*!< LIN break detection flag */ +#define LL_USART_ICR_CTSCF USART_ICR_CTSCF /*!< CTS flag */ +#define LL_USART_ICR_RTOCF USART_ICR_RTOCF /*!< Receiver timeout flag */ +#define LL_USART_ICR_EOBCF USART_ICR_EOBCF /*!< End of block flag */ +#define LL_USART_ICR_UDRCF USART_ICR_UDRCF /*!< SPI Slave Underrun Clear flag */ +#define LL_USART_ICR_CMCF USART_ICR_CMCF /*!< Character match flag */ +#define LL_USART_ICR_WUCF USART_ICR_WUCF /*!< Wakeup from Stop mode flag */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_GET_FLAG Get Flags Defines + * @brief Flags defines which can be used with LL_USART_ReadReg function + * @{ + */ +#define LL_USART_ISR_PE USART_ISR_PE /*!< Parity error flag */ +#define LL_USART_ISR_FE USART_ISR_FE /*!< Framing error flag */ +#define LL_USART_ISR_NE USART_ISR_NE /*!< Noise detected flag */ +#define LL_USART_ISR_ORE USART_ISR_ORE /*!< Overrun error flag */ +#define LL_USART_ISR_IDLE USART_ISR_IDLE /*!< Idle line detected flag */ +#define LL_USART_ISR_RXNE_RXFNE USART_ISR_RXNE_RXFNE /*!< Read data register or RX FIFO not empty flag */ +#define LL_USART_ISR_TC USART_ISR_TC /*!< Transmission complete flag */ +#define LL_USART_ISR_TXE_TXFNF USART_ISR_TXE_TXFNF /*!< Transmit data register empty or TX FIFO Not Full flag*/ +#define LL_USART_ISR_LBDF USART_ISR_LBDF /*!< LIN break detection flag */ +#define LL_USART_ISR_CTSIF USART_ISR_CTSIF /*!< CTS interrupt flag */ +#define LL_USART_ISR_CTS USART_ISR_CTS /*!< CTS flag */ +#define LL_USART_ISR_RTOF USART_ISR_RTOF /*!< Receiver timeout flag */ +#define LL_USART_ISR_EOBF USART_ISR_EOBF /*!< End of block flag */ +#define LL_USART_ISR_UDR USART_ISR_UDR /*!< SPI Slave underrun error flag */ +#define LL_USART_ISR_ABRE USART_ISR_ABRE /*!< Auto baud rate error flag */ +#define LL_USART_ISR_ABRF USART_ISR_ABRF /*!< Auto baud rate flag */ +#define LL_USART_ISR_BUSY USART_ISR_BUSY /*!< Busy flag */ +#define LL_USART_ISR_CMF USART_ISR_CMF /*!< Character match flag */ +#define LL_USART_ISR_SBKF USART_ISR_SBKF /*!< Send break flag */ +#define LL_USART_ISR_RWU USART_ISR_RWU /*!< Receiver wakeup from Mute mode flag */ +#define LL_USART_ISR_WUF USART_ISR_WUF /*!< Wakeup from Stop mode flag */ +#define LL_USART_ISR_TEACK USART_ISR_TEACK /*!< Transmit enable acknowledge flag */ +#define LL_USART_ISR_REACK USART_ISR_REACK /*!< Receive enable acknowledge flag */ +#define LL_USART_ISR_TXFE USART_ISR_TXFE /*!< TX FIFO empty flag */ +#define LL_USART_ISR_RXFF USART_ISR_RXFF /*!< RX FIFO full flag */ +#define LL_USART_ISR_TCBGT USART_ISR_TCBGT /*!< Transmission complete before guard time completion flag */ +#define LL_USART_ISR_RXFT USART_ISR_RXFT /*!< RX FIFO threshold flag */ +#define LL_USART_ISR_TXFT USART_ISR_TXFT /*!< TX FIFO threshold flag */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_USART_ReadReg and LL_USART_WriteReg functions + * @{ + */ +#define LL_USART_CR1_IDLEIE USART_CR1_IDLEIE /*!< IDLE interrupt enable */ +#define LL_USART_CR1_RXNEIE_RXFNEIE USART_CR1_RXNEIE_RXFNEIE /*!< Read data register and RXFIFO not empty interrupt enable */ +#define LL_USART_CR1_TCIE USART_CR1_TCIE /*!< Transmission complete interrupt enable */ +#define LL_USART_CR1_TXEIE_TXFNFIE USART_CR1_TXEIE_TXFNFIE /*!< Transmit data register empty and TX FIFO not full interrupt enable */ +#define LL_USART_CR1_PEIE USART_CR1_PEIE /*!< Parity error */ +#define LL_USART_CR1_CMIE USART_CR1_CMIE /*!< Character match interrupt enable */ +#define LL_USART_CR1_RTOIE USART_CR1_RTOIE /*!< Receiver timeout interrupt enable */ +#define LL_USART_CR1_EOBIE USART_CR1_EOBIE /*!< End of Block interrupt enable */ +#define LL_USART_CR1_TXFEIE USART_CR1_TXFEIE /*!< TX FIFO empty interrupt enable */ +#define LL_USART_CR1_RXFFIE USART_CR1_RXFFIE /*!< RX FIFO full interrupt enable */ +#define LL_USART_CR2_LBDIE USART_CR2_LBDIE /*!< LIN break detection interrupt enable */ +#define LL_USART_CR3_EIE USART_CR3_EIE /*!< Error interrupt enable */ +#define LL_USART_CR3_CTSIE USART_CR3_CTSIE /*!< CTS interrupt enable */ +#define LL_USART_CR3_WUFIE USART_CR3_WUFIE /*!< Wakeup from Stop mode interrupt enable */ +#define LL_USART_CR3_TXFTIE USART_CR3_TXFTIE /*!< TX FIFO threshold interrupt enable */ +#define LL_USART_CR3_TCBGTIE USART_CR3_TCBGTIE /*!< Transmission complete before guard time interrupt enable */ +#define LL_USART_CR3_RXFTIE USART_CR3_RXFTIE /*!< RX FIFO threshold interrupt enable */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_FIFOTHRESHOLD FIFO Threshold + * @{ + */ +#define LL_USART_FIFOTHRESHOLD_1_8 0x00000000U /*!< FIFO reaches 1/8 of its depth */ +#define LL_USART_FIFOTHRESHOLD_1_4 0x00000001U /*!< FIFO reaches 1/4 of its depth */ +#define LL_USART_FIFOTHRESHOLD_1_2 0x00000002U /*!< FIFO reaches 1/2 of its depth */ +#define LL_USART_FIFOTHRESHOLD_3_4 0x00000003U /*!< FIFO reaches 3/4 of its depth */ +#define LL_USART_FIFOTHRESHOLD_7_8 0x00000004U /*!< FIFO reaches 7/8 of its depth */ +#define LL_USART_FIFOTHRESHOLD_8_8 0x00000005U /*!< FIFO becomes empty for TX and full for RX */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_DIRECTION Communication Direction + * @{ + */ +#define LL_USART_DIRECTION_NONE 0x00000000U /*!< Transmitter and Receiver are disabled */ +#define LL_USART_DIRECTION_RX USART_CR1_RE /*!< Transmitter is disabled and Receiver is enabled */ +#define LL_USART_DIRECTION_TX USART_CR1_TE /*!< Transmitter is enabled and Receiver is disabled */ +#define LL_USART_DIRECTION_TX_RX (USART_CR1_TE |USART_CR1_RE) /*!< Transmitter and Receiver are enabled */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_PARITY Parity Control + * @{ + */ +#define LL_USART_PARITY_NONE 0x00000000U /*!< Parity control disabled */ +#define LL_USART_PARITY_EVEN USART_CR1_PCE /*!< Parity control enabled and Even Parity is selected */ +#define LL_USART_PARITY_ODD (USART_CR1_PCE | USART_CR1_PS) /*!< Parity control enabled and Odd Parity is selected */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_WAKEUP Wakeup + * @{ + */ +#define LL_USART_WAKEUP_IDLELINE 0x00000000U /*!< USART wake up from Mute mode on Idle Line */ +#define LL_USART_WAKEUP_ADDRESSMARK USART_CR1_WAKE /*!< USART wake up from Mute mode on Address Mark */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_DATAWIDTH Datawidth + * @{ + */ +#define LL_USART_DATAWIDTH_7B USART_CR1_M1 /*!< 7 bits word length : Start bit, 7 data bits, n stop bits */ +#define LL_USART_DATAWIDTH_8B 0x00000000U /*!< 8 bits word length : Start bit, 8 data bits, n stop bits */ +#define LL_USART_DATAWIDTH_9B USART_CR1_M0 /*!< 9 bits word length : Start bit, 9 data bits, n stop bits */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_OVERSAMPLING Oversampling + * @{ + */ +#define LL_USART_OVERSAMPLING_16 0x00000000U /*!< Oversampling by 16 */ +#define LL_USART_OVERSAMPLING_8 USART_CR1_OVER8 /*!< Oversampling by 8 */ +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup USART_LL_EC_CLOCK Clock Signal + * @{ + */ + +#define LL_USART_CLOCK_DISABLE 0x00000000U /*!< Clock signal not provided */ +#define LL_USART_CLOCK_ENABLE USART_CR2_CLKEN /*!< Clock signal provided */ +/** + * @} + */ +#endif /*USE_FULL_LL_DRIVER*/ + +/** @defgroup USART_LL_EC_LASTCLKPULSE Last Clock Pulse + * @{ + */ +#define LL_USART_LASTCLKPULSE_NO_OUTPUT 0x00000000U /*!< The clock pulse of the last data bit is not output to the SCLK pin */ +#define LL_USART_LASTCLKPULSE_OUTPUT USART_CR2_LBCL /*!< The clock pulse of the last data bit is output to the SCLK pin */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_PHASE Clock Phase + * @{ + */ +#define LL_USART_PHASE_1EDGE 0x00000000U /*!< The first clock transition is the first data capture edge */ +#define LL_USART_PHASE_2EDGE USART_CR2_CPHA /*!< The second clock transition is the first data capture edge */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_POLARITY Clock Polarity + * @{ + */ +#define LL_USART_POLARITY_LOW 0x00000000U /*!< Steady low value on SCLK pin outside transmission window*/ +#define LL_USART_POLARITY_HIGH USART_CR2_CPOL /*!< Steady high value on SCLK pin outside transmission window */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_PRESCALER Clock Source Prescaler + * @{ + */ +#define LL_USART_PRESCALER_DIV1 0x00000000U /*!< Input clock not devided */ +#define LL_USART_PRESCALER_DIV2 (USART_PRESC_PRESCALER_0) /*!< Input clock devided by 2 */ +#define LL_USART_PRESCALER_DIV4 (USART_PRESC_PRESCALER_1) /*!< Input clock devided by 4 */ +#define LL_USART_PRESCALER_DIV6 (USART_PRESC_PRESCALER_1 | USART_PRESC_PRESCALER_0) /*!< Input clock devided by 6 */ +#define LL_USART_PRESCALER_DIV8 (USART_PRESC_PRESCALER_2) /*!< Input clock devided by 8 */ +#define LL_USART_PRESCALER_DIV10 (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_0) /*!< Input clock devided by 10 */ +#define LL_USART_PRESCALER_DIV12 (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_1) /*!< Input clock devided by 12 */ +#define LL_USART_PRESCALER_DIV16 (USART_PRESC_PRESCALER_2 | USART_PRESC_PRESCALER_1 | USART_PRESC_PRESCALER_0) /*!< Input clock devided by 16 */ +#define LL_USART_PRESCALER_DIV32 (USART_PRESC_PRESCALER_3) /*!< Input clock devided by 32 */ +#define LL_USART_PRESCALER_DIV64 (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_0) /*!< Input clock devided by 64 */ +#define LL_USART_PRESCALER_DIV128 (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_1) /*!< Input clock devided by 128 */ +#define LL_USART_PRESCALER_DIV256 (USART_PRESC_PRESCALER_3 | USART_PRESC_PRESCALER_1 | USART_PRESC_PRESCALER_0) /*!< Input clock devided by 256 */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_STOPBITS Stop Bits + * @{ + */ +#define LL_USART_STOPBITS_0_5 USART_CR2_STOP_0 /*!< 0.5 stop bit */ +#define LL_USART_STOPBITS_1 0x00000000U /*!< 1 stop bit */ +#define LL_USART_STOPBITS_1_5 (USART_CR2_STOP_0 | USART_CR2_STOP_1) /*!< 1.5 stop bits */ +#define LL_USART_STOPBITS_2 USART_CR2_STOP_1 /*!< 2 stop bits */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_TXRX TX RX Pins Swap + * @{ + */ +#define LL_USART_TXRX_STANDARD 0x00000000U /*!< TX/RX pins are used as defined in standard pinout */ +#define LL_USART_TXRX_SWAPPED (USART_CR2_SWAP) /*!< TX and RX pins functions are swapped. */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_RXPIN_LEVEL RX Pin Active Level Inversion + * @{ + */ +#define LL_USART_RXPIN_LEVEL_STANDARD 0x00000000U /*!< RX pin signal works using the standard logic levels */ +#define LL_USART_RXPIN_LEVEL_INVERTED (USART_CR2_RXINV) /*!< RX pin signal values are inverted. */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_TXPIN_LEVEL TX Pin Active Level Inversion + * @{ + */ +#define LL_USART_TXPIN_LEVEL_STANDARD 0x00000000U /*!< TX pin signal works using the standard logic levels */ +#define LL_USART_TXPIN_LEVEL_INVERTED (USART_CR2_TXINV) /*!< TX pin signal values are inverted. */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_BINARY_LOGIC Binary Data Inversion + * @{ + */ +#define LL_USART_BINARY_LOGIC_POSITIVE 0x00000000U /*!< Logical data from the data register are send/received in positive/direct logic. (1=H, 0=L) */ +#define LL_USART_BINARY_LOGIC_NEGATIVE USART_CR2_DATAINV /*!< Logical data from the data register are send/received in negative/inverse logic. (1=L, 0=H). The parity bit is also inverted. */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_BITORDER Bit Order + * @{ + */ +#define LL_USART_BITORDER_LSBFIRST 0x00000000U /*!< data is transmitted/received with data bit 0 first, following the start bit */ +#define LL_USART_BITORDER_MSBFIRST USART_CR2_MSBFIRST /*!< data is transmitted/received with the MSB first, following the start bit */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_AUTOBAUD_DETECT_ON Autobaud Detection + * @{ + */ +#define LL_USART_AUTOBAUD_DETECT_ON_STARTBIT 0x00000000U /*!< Measurement of the start bit is used to detect the baud rate */ +#define LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE USART_CR2_ABRMODE_0 /*!< Falling edge to falling edge measurement. Received frame must start with a single bit = 1 -> Frame = Start10xxxxxx */ +#define LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME USART_CR2_ABRMODE_1 /*!< 0x7F frame detection */ +#define LL_USART_AUTOBAUD_DETECT_ON_55_FRAME (USART_CR2_ABRMODE_1 | USART_CR2_ABRMODE_0) /*!< 0x55 frame detection */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_ADDRESS_DETECT Address Length Detection + * @{ + */ +#define LL_USART_ADDRESS_DETECT_4B 0x00000000U /*!< 4-bit address detection method selected */ +#define LL_USART_ADDRESS_DETECT_7B USART_CR2_ADDM7 /*!< 7-bit address detection (in 8-bit data mode) method selected */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_HWCONTROL Hardware Control + * @{ + */ +#define LL_USART_HWCONTROL_NONE 0x00000000U /*!< CTS and RTS hardware flow control disabled */ +#define LL_USART_HWCONTROL_RTS USART_CR3_RTSE /*!< RTS output enabled, data is only requested when there is space in the receive buffer */ +#define LL_USART_HWCONTROL_CTS USART_CR3_CTSE /*!< CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0) */ +#define LL_USART_HWCONTROL_RTS_CTS (USART_CR3_RTSE | USART_CR3_CTSE) /*!< CTS and RTS hardware flow control enabled */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_WAKEUP_ON Wakeup Activation + * @{ + */ +#define LL_USART_WAKEUP_ON_ADDRESS 0x00000000U /*!< Wake up active on address match */ +#define LL_USART_WAKEUP_ON_STARTBIT USART_CR3_WUS_1 /*!< Wake up active on Start bit detection */ +#define LL_USART_WAKEUP_ON_RXNE (USART_CR3_WUS_0 | USART_CR3_WUS_1) /*!< Wake up active on RXNE */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_IRDA_POWER IrDA Power + * @{ + */ +#define LL_USART_IRDA_POWER_NORMAL 0x00000000U /*!< IrDA normal power mode */ +#define LL_USART_IRDA_POWER_LOW USART_CR3_IRLP /*!< IrDA low power mode */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_LINBREAK_DETECT LIN Break Detection Length + * @{ + */ +#define LL_USART_LINBREAK_DETECT_10B 0x00000000U /*!< 10-bit break detection method selected */ +#define LL_USART_LINBREAK_DETECT_11B USART_CR2_LBDL /*!< 11-bit break detection method selected */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_DE_POLARITY Driver Enable Polarity + * @{ + */ +#define LL_USART_DE_POLARITY_HIGH 0x00000000U /*!< DE signal is active high */ +#define LL_USART_DE_POLARITY_LOW USART_CR3_DEP /*!< DE signal is active low */ +/** + * @} + */ + +/** @defgroup USART_LL_EC_DMA_REG_DATA DMA Register Data + * @{ + */ +#define LL_USART_DMA_REG_DATA_TRANSMIT 0x00000000U /*!< Get address of data register used for transmission */ +#define LL_USART_DMA_REG_DATA_RECEIVE 0x00000001U /*!< Get address of data register used for reception */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup USART_LL_Exported_Macros USART Exported Macros + * @{ + */ + +/** @defgroup USART_LL_EM_WRITE_READ Common Write and read registers Macros + * @{ + */ + +/** + * @brief Write a value in USART register + * @param __INSTANCE__ USART Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_USART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in USART register + * @param __INSTANCE__ USART Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_USART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** @defgroup USART_LL_EM_Exported_Macros_Helper Exported_Macros_Helper + * @{ + */ + +/** + * @brief Compute USARTDIV value according to Peripheral Clock and + * expected Baud Rate in 8 bits sampling mode (32 bits value of USARTDIV is returned) + * @param __PERIPHCLK__ Peripheral Clock frequency used for USART instance + * @param __PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_USART_PRESCALER_DIV1 + * @arg @ref LL_USART_PRESCALER_DIV2 + * @arg @ref LL_USART_PRESCALER_DIV4 + * @arg @ref LL_USART_PRESCALER_DIV6 + * @arg @ref LL_USART_PRESCALER_DIV8 + * @arg @ref LL_USART_PRESCALER_DIV10 + * @arg @ref LL_USART_PRESCALER_DIV12 + * @arg @ref LL_USART_PRESCALER_DIV16 + * @arg @ref LL_USART_PRESCALER_DIV32 + * @arg @ref LL_USART_PRESCALER_DIV64 + * @arg @ref LL_USART_PRESCALER_DIV128 + * @arg @ref LL_USART_PRESCALER_DIV256 + * @param __BAUDRATE__ Baud rate value to achieve + * @retval USARTDIV value to be used for BRR register filling in OverSampling_8 case + */ +#define __LL_USART_DIV_SAMPLING8(__PERIPHCLK__, __PRESCALER__, __BAUDRATE__) (((((__PERIPHCLK__)/(uint32_t)(USART_PRESCALER_TAB[(__PRESCALER__)]))*2U) + ((__BAUDRATE__)/2U))/(__BAUDRATE__)) + +/** + * @brief Compute USARTDIV value according to Peripheral Clock and + * expected Baud Rate in 16 bits sampling mode (32 bits value of USARTDIV is returned) + * @param __PERIPHCLK__ Peripheral Clock frequency used for USART instance + * @param __PRESCALER__ This parameter can be one of the following values: + * @arg @ref LL_USART_PRESCALER_DIV1 + * @arg @ref LL_USART_PRESCALER_DIV2 + * @arg @ref LL_USART_PRESCALER_DIV4 + * @arg @ref LL_USART_PRESCALER_DIV6 + * @arg @ref LL_USART_PRESCALER_DIV8 + * @arg @ref LL_USART_PRESCALER_DIV10 + * @arg @ref LL_USART_PRESCALER_DIV12 + * @arg @ref LL_USART_PRESCALER_DIV16 + * @arg @ref LL_USART_PRESCALER_DIV32 + * @arg @ref LL_USART_PRESCALER_DIV64 + * @arg @ref LL_USART_PRESCALER_DIV128 + * @arg @ref LL_USART_PRESCALER_DIV256 + * @param __BAUDRATE__ Baud rate value to achieve + * @retval USARTDIV value to be used for BRR register filling in OverSampling_16 case + */ +#define __LL_USART_DIV_SAMPLING16(__PERIPHCLK__, __PRESCALER__, __BAUDRATE__) ((((__PERIPHCLK__)/(uint32_t)(USART_PRESCALER_TAB[(__PRESCALER__)])) + ((__BAUDRATE__)/2U))/(__BAUDRATE__)) + +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup USART_LL_Exported_Functions USART Exported Functions + * @{ + */ + +/** @defgroup USART_LL_EF_Configuration Configuration functions + * @{ + */ + +/** + * @brief USART Enable + * @rmtoll CR1 UE LL_USART_Enable + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_UE); +} + +/** + * @brief USART Disable (all USART prescalers and outputs are disabled) + * @note When USART is disabled, USART prescalers and outputs are stopped immediately, + * and current operations are discarded. The configuration of the USART is kept, but all the status + * flags, in the USARTx_ISR are set to their default values. + * @rmtoll CR1 UE LL_USART_Disable + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_UE); +} + +/** + * @brief Indicate if USART is enabled + * @rmtoll CR1 UE LL_USART_IsEnabled + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1U : 0U); +} + +/** + * @brief FIFO Mode Enable + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 FIFOEN LL_USART_EnableFIFO + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableFIFO(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_FIFOEN); +} + +/** + * @brief FIFO Mode Disable + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 FIFOEN LL_USART_DisableFIFO + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN); +} + +/** + * @brief Indicate if FIFO Mode is enabled + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 FIFOEN LL_USART_IsEnabledFIFO + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledFIFO(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_FIFOEN) == (USART_CR1_FIFOEN)) ? 1U : 0U); +} + +/** + * @brief Configure TX FIFO Threshold + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 TXFTCFG LL_USART_SetTXFIFOThreshold + * @param USARTx USART Instance + * @param Threshold This parameter can be one of the following values: + * @arg @ref LL_USART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_USART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_8_8 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold) +{ + MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos); +} + +/** + * @brief Return TX FIFO Threshold Configuration + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 TXFTCFG LL_USART_GetTXFIFOThreshold + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_USART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_8_8 + */ +__STATIC_INLINE uint32_t LL_USART_GetTXFIFOThreshold(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos); +} + +/** + * @brief Configure RX FIFO Threshold + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 RXFTCFG LL_USART_SetRXFIFOThreshold + * @param USARTx USART Instance + * @param Threshold This parameter can be one of the following values: + * @arg @ref LL_USART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_USART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_8_8 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold) +{ + MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos); +} + +/** + * @brief Return RX FIFO Threshold Configuration + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 RXFTCFG LL_USART_GetRXFIFOThreshold + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_USART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_8_8 + */ +__STATIC_INLINE uint32_t LL_USART_GetRXFIFOThreshold(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos); +} + +/** + * @brief Configure TX and RX FIFOs Threshold + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 TXFTCFG LL_USART_ConfigFIFOsThreshold\n + * CR3 RXFTCFG LL_USART_ConfigFIFOsThreshold + * @param USARTx USART Instance + * @param TXThreshold This parameter can be one of the following values: + * @arg @ref LL_USART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_USART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_8_8 + * @param RXThreshold This parameter can be one of the following values: + * @arg @ref LL_USART_FIFOTHRESHOLD_1_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_1_2 + * @arg @ref LL_USART_FIFOTHRESHOLD_3_4 + * @arg @ref LL_USART_FIFOTHRESHOLD_7_8 + * @arg @ref LL_USART_FIFOTHRESHOLD_8_8 + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigFIFOsThreshold(USART_TypeDef *USARTx, uint32_t TXThreshold, uint32_t RXThreshold) +{ + MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG | USART_CR3_RXFTCFG, (TXThreshold << USART_CR3_TXFTCFG_Pos) | (RXThreshold << USART_CR3_RXFTCFG_Pos)); +} + +/** + * @brief USART enabled in STOP Mode. + * @note When this function is enabled, USART is able to wake up the MCU from Stop mode, provided that + * USART clock selection is HSI or LSE in RCC. + * @note Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR1 UESM LL_USART_EnableInStopMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableInStopMode(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_UESM); +} + +/** + * @brief USART disabled in STOP Mode. + * @note When this function is disabled, USART is not able to wake up the MCU from Stop mode + * @note Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR1 UESM LL_USART_DisableInStopMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableInStopMode(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_UESM); +} + +/** + * @brief Indicate if USART is enabled in STOP Mode (able to wake up MCU from Stop mode or not) + * @note Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR1 UESM LL_USART_IsEnabledInStopMode + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledInStopMode(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_UESM) == (USART_CR1_UESM)) ? 1U : 0U); +} + +/** + * @brief Receiver Enable (Receiver is enabled and begins searching for a start bit) + * @rmtoll CR1 RE LL_USART_EnableDirectionRx + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableDirectionRx(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_RE); +} + +/** + * @brief Receiver Disable + * @rmtoll CR1 RE LL_USART_DisableDirectionRx + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableDirectionRx(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_RE); +} + +/** + * @brief Transmitter Enable + * @rmtoll CR1 TE LL_USART_EnableDirectionTx + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableDirectionTx(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_TE); +} + +/** + * @brief Transmitter Disable + * @rmtoll CR1 TE LL_USART_DisableDirectionTx + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableDirectionTx(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_TE); +} + +/** + * @brief Configure simultaneously enabled/disabled states + * of Transmitter and Receiver + * @rmtoll CR1 RE LL_USART_SetTransferDirection\n + * CR1 TE LL_USART_SetTransferDirection + * @param USARTx USART Instance + * @param TransferDirection This parameter can be one of the following values: + * @arg @ref LL_USART_DIRECTION_NONE + * @arg @ref LL_USART_DIRECTION_RX + * @arg @ref LL_USART_DIRECTION_TX + * @arg @ref LL_USART_DIRECTION_TX_RX + * @retval None + */ +__STATIC_INLINE void LL_USART_SetTransferDirection(USART_TypeDef *USARTx, uint32_t TransferDirection) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection); +} + +/** + * @brief Return enabled/disabled states of Transmitter and Receiver + * @rmtoll CR1 RE LL_USART_GetTransferDirection\n + * CR1 TE LL_USART_GetTransferDirection + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_DIRECTION_NONE + * @arg @ref LL_USART_DIRECTION_RX + * @arg @ref LL_USART_DIRECTION_TX + * @arg @ref LL_USART_DIRECTION_TX_RX + */ +__STATIC_INLINE uint32_t LL_USART_GetTransferDirection(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_RE | USART_CR1_TE)); +} + +/** + * @brief Configure Parity (enabled/disabled and parity mode if enabled). + * @note This function selects if hardware parity control (generation and detection) is enabled or disabled. + * When the parity control is enabled (Odd or Even), computed parity bit is inserted at the MSB position + * (9th or 8th bit depending on data width) and parity is checked on the received data. + * @rmtoll CR1 PS LL_USART_SetParity\n + * CR1 PCE LL_USART_SetParity + * @param USARTx USART Instance + * @param Parity This parameter can be one of the following values: + * @arg @ref LL_USART_PARITY_NONE + * @arg @ref LL_USART_PARITY_EVEN + * @arg @ref LL_USART_PARITY_ODD + * @retval None + */ +__STATIC_INLINE void LL_USART_SetParity(USART_TypeDef *USARTx, uint32_t Parity) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity); +} + +/** + * @brief Return Parity configuration (enabled/disabled and parity mode if enabled) + * @rmtoll CR1 PS LL_USART_GetParity\n + * CR1 PCE LL_USART_GetParity + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_PARITY_NONE + * @arg @ref LL_USART_PARITY_EVEN + * @arg @ref LL_USART_PARITY_ODD + */ +__STATIC_INLINE uint32_t LL_USART_GetParity(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE)); +} + +/** + * @brief Set Receiver Wake Up method from Mute mode. + * @rmtoll CR1 WAKE LL_USART_SetWakeUpMethod + * @param USARTx USART Instance + * @param Method This parameter can be one of the following values: + * @arg @ref LL_USART_WAKEUP_IDLELINE + * @arg @ref LL_USART_WAKEUP_ADDRESSMARK + * @retval None + */ +__STATIC_INLINE void LL_USART_SetWakeUpMethod(USART_TypeDef *USARTx, uint32_t Method) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_WAKE, Method); +} + +/** + * @brief Return Receiver Wake Up method from Mute mode + * @rmtoll CR1 WAKE LL_USART_GetWakeUpMethod + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_WAKEUP_IDLELINE + * @arg @ref LL_USART_WAKEUP_ADDRESSMARK + */ +__STATIC_INLINE uint32_t LL_USART_GetWakeUpMethod(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_WAKE)); +} + +/** + * @brief Set Word length (i.e. nb of data bits, excluding start and stop bits) + * @rmtoll CR1 M0 LL_USART_SetDataWidth\n + * CR1 M1 LL_USART_SetDataWidth + * @param USARTx USART Instance + * @param DataWidth This parameter can be one of the following values: + * @arg @ref LL_USART_DATAWIDTH_7B + * @arg @ref LL_USART_DATAWIDTH_8B + * @arg @ref LL_USART_DATAWIDTH_9B + * @retval None + */ +__STATIC_INLINE void LL_USART_SetDataWidth(USART_TypeDef *USARTx, uint32_t DataWidth) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth); +} + +/** + * @brief Return Word length (i.e. nb of data bits, excluding start and stop bits) + * @rmtoll CR1 M0 LL_USART_GetDataWidth\n + * CR1 M1 LL_USART_GetDataWidth + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_DATAWIDTH_7B + * @arg @ref LL_USART_DATAWIDTH_8B + * @arg @ref LL_USART_DATAWIDTH_9B + */ +__STATIC_INLINE uint32_t LL_USART_GetDataWidth(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M)); +} + +/** + * @brief Allow switch between Mute Mode and Active mode + * @rmtoll CR1 MME LL_USART_EnableMuteMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableMuteMode(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_MME); +} + +/** + * @brief Prevent Mute Mode use. Set Receiver in active mode permanently. + * @rmtoll CR1 MME LL_USART_DisableMuteMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableMuteMode(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_MME); +} + +/** + * @brief Indicate if switch between Mute Mode and Active mode is allowed + * @rmtoll CR1 MME LL_USART_IsEnabledMuteMode + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledMuteMode(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_MME) == (USART_CR1_MME)) ? 1U : 0U); +} + +/** + * @brief Set Oversampling to 8-bit or 16-bit mode + * @rmtoll CR1 OVER8 LL_USART_SetOverSampling + * @param USARTx USART Instance + * @param OverSampling This parameter can be one of the following values: + * @arg @ref LL_USART_OVERSAMPLING_16 + * @arg @ref LL_USART_OVERSAMPLING_8 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetOverSampling(USART_TypeDef *USARTx, uint32_t OverSampling) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling); +} + +/** + * @brief Return Oversampling mode + * @rmtoll CR1 OVER8 LL_USART_GetOverSampling + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_OVERSAMPLING_16 + * @arg @ref LL_USART_OVERSAMPLING_8 + */ +__STATIC_INLINE uint32_t LL_USART_GetOverSampling(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_OVER8)); +} + +/** + * @brief Configure if Clock pulse of the last data bit is output to the SCLK pin or not + * @note Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 LBCL LL_USART_SetLastClkPulseOutput + * @param USARTx USART Instance + * @param LastBitClockPulse This parameter can be one of the following values: + * @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT + * @arg @ref LL_USART_LASTCLKPULSE_OUTPUT + * @retval None + */ +__STATIC_INLINE void LL_USART_SetLastClkPulseOutput(USART_TypeDef *USARTx, uint32_t LastBitClockPulse) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_LBCL, LastBitClockPulse); +} + +/** + * @brief Retrieve Clock pulse of the last data bit output configuration + * (Last bit Clock pulse output to the SCLK pin or not) + * @note Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 LBCL LL_USART_GetLastClkPulseOutput + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT + * @arg @ref LL_USART_LASTCLKPULSE_OUTPUT + */ +__STATIC_INLINE uint32_t LL_USART_GetLastClkPulseOutput(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBCL)); +} + +/** + * @brief Select the phase of the clock output on the SCLK pin in synchronous mode + * @note Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 CPHA LL_USART_SetClockPhase + * @param USARTx USART Instance + * @param ClockPhase This parameter can be one of the following values: + * @arg @ref LL_USART_PHASE_1EDGE + * @arg @ref LL_USART_PHASE_2EDGE + * @retval None + */ +__STATIC_INLINE void LL_USART_SetClockPhase(USART_TypeDef *USARTx, uint32_t ClockPhase) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_CPHA, ClockPhase); +} + +/** + * @brief Return phase of the clock output on the SCLK pin in synchronous mode + * @note Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 CPHA LL_USART_GetClockPhase + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_PHASE_1EDGE + * @arg @ref LL_USART_PHASE_2EDGE + */ +__STATIC_INLINE uint32_t LL_USART_GetClockPhase(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPHA)); +} + +/** + * @brief Select the polarity of the clock output on the SCLK pin in synchronous mode + * @note Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 CPOL LL_USART_SetClockPolarity + * @param USARTx USART Instance + * @param ClockPolarity This parameter can be one of the following values: + * @arg @ref LL_USART_POLARITY_LOW + * @arg @ref LL_USART_POLARITY_HIGH + * @retval None + */ +__STATIC_INLINE void LL_USART_SetClockPolarity(USART_TypeDef *USARTx, uint32_t ClockPolarity) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_CPOL, ClockPolarity); +} + +/** + * @brief Return polarity of the clock output on the SCLK pin in synchronous mode + * @note Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 CPOL LL_USART_GetClockPolarity + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_POLARITY_LOW + * @arg @ref LL_USART_POLARITY_HIGH + */ +__STATIC_INLINE uint32_t LL_USART_GetClockPolarity(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPOL)); +} + +/** + * @brief Configure Clock signal format (Phase Polarity and choice about output of last bit clock pulse) + * @note Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @note Call of this function is equivalent to following function call sequence : + * - Clock Phase configuration using @ref LL_USART_SetClockPhase() function + * - Clock Polarity configuration using @ref LL_USART_SetClockPolarity() function + * - Output of Last bit Clock pulse configuration using @ref LL_USART_SetLastClkPulseOutput() function + * @rmtoll CR2 CPHA LL_USART_ConfigClock\n + * CR2 CPOL LL_USART_ConfigClock\n + * CR2 LBCL LL_USART_ConfigClock + * @param USARTx USART Instance + * @param Phase This parameter can be one of the following values: + * @arg @ref LL_USART_PHASE_1EDGE + * @arg @ref LL_USART_PHASE_2EDGE + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_USART_POLARITY_LOW + * @arg @ref LL_USART_POLARITY_HIGH + * @param LBCPOutput This parameter can be one of the following values: + * @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT + * @arg @ref LL_USART_LASTCLKPULSE_OUTPUT + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigClock(USART_TypeDef *USARTx, uint32_t Phase, uint32_t Polarity, uint32_t LBCPOutput) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_LBCL, Phase | Polarity | LBCPOutput); +} + +/** + * @brief Configure Clock source prescaler for baudrate generator and oversampling + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll PRESC PRESCALER LL_USART_SetPrescaler + * @param USARTx USART Instance + * @param PrescalerValue This parameter can be one of the following values: + * @arg @ref LL_USART_PRESCALER_DIV1 + * @arg @ref LL_USART_PRESCALER_DIV2 + * @arg @ref LL_USART_PRESCALER_DIV4 + * @arg @ref LL_USART_PRESCALER_DIV6 + * @arg @ref LL_USART_PRESCALER_DIV8 + * @arg @ref LL_USART_PRESCALER_DIV10 + * @arg @ref LL_USART_PRESCALER_DIV12 + * @arg @ref LL_USART_PRESCALER_DIV16 + * @arg @ref LL_USART_PRESCALER_DIV32 + * @arg @ref LL_USART_PRESCALER_DIV64 + * @arg @ref LL_USART_PRESCALER_DIV128 + * @arg @ref LL_USART_PRESCALER_DIV256 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue) +{ + MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue); +} + +/** + * @brief Retrieve the Clock source prescaler for baudrate generator and oversampling + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll PRESC PRESCALER LL_USART_GetPrescaler + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_PRESCALER_DIV1 + * @arg @ref LL_USART_PRESCALER_DIV2 + * @arg @ref LL_USART_PRESCALER_DIV4 + * @arg @ref LL_USART_PRESCALER_DIV6 + * @arg @ref LL_USART_PRESCALER_DIV8 + * @arg @ref LL_USART_PRESCALER_DIV10 + * @arg @ref LL_USART_PRESCALER_DIV12 + * @arg @ref LL_USART_PRESCALER_DIV16 + * @arg @ref LL_USART_PRESCALER_DIV32 + * @arg @ref LL_USART_PRESCALER_DIV64 + * @arg @ref LL_USART_PRESCALER_DIV128 + * @arg @ref LL_USART_PRESCALER_DIV256 + */ +__STATIC_INLINE uint32_t LL_USART_GetPrescaler(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->PRESC, USART_PRESC_PRESCALER)); +} + +/** + * @brief Enable Clock output on SCLK pin + * @note Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 CLKEN LL_USART_EnableSCLKOutput + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableSCLKOutput(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR2, USART_CR2_CLKEN); +} + +/** + * @brief Disable Clock output on SCLK pin + * @note Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 CLKEN LL_USART_DisableSCLKOutput + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableSCLKOutput(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN); +} + +/** + * @brief Indicate if Clock output on SCLK pin is enabled + * @note Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @rmtoll CR2 CLKEN LL_USART_IsEnabledSCLKOutput + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledSCLKOutput(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR2, USART_CR2_CLKEN) == (USART_CR2_CLKEN)) ? 1U : 0U); +} + +/** + * @brief Set the length of the stop bits + * @rmtoll CR2 STOP LL_USART_SetStopBitsLength + * @param USARTx USART Instance + * @param StopBits This parameter can be one of the following values: + * @arg @ref LL_USART_STOPBITS_0_5 + * @arg @ref LL_USART_STOPBITS_1 + * @arg @ref LL_USART_STOPBITS_1_5 + * @arg @ref LL_USART_STOPBITS_2 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits); +} + +/** + * @brief Retrieve the length of the stop bits + * @rmtoll CR2 STOP LL_USART_GetStopBitsLength + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_STOPBITS_0_5 + * @arg @ref LL_USART_STOPBITS_1 + * @arg @ref LL_USART_STOPBITS_1_5 + * @arg @ref LL_USART_STOPBITS_2 + */ +__STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP)); +} + +/** + * @brief Configure Character frame format (Datawidth, Parity control, Stop Bits) + * @note Call of this function is equivalent to following function call sequence : + * - Data Width configuration using @ref LL_USART_SetDataWidth() function + * - Parity Control and mode configuration using @ref LL_USART_SetParity() function + * - Stop bits configuration using @ref LL_USART_SetStopBitsLength() function + * @rmtoll CR1 PS LL_USART_ConfigCharacter\n + * CR1 PCE LL_USART_ConfigCharacter\n + * CR1 M0 LL_USART_ConfigCharacter\n + * CR1 M1 LL_USART_ConfigCharacter\n + * CR2 STOP LL_USART_ConfigCharacter + * @param USARTx USART Instance + * @param DataWidth This parameter can be one of the following values: + * @arg @ref LL_USART_DATAWIDTH_7B + * @arg @ref LL_USART_DATAWIDTH_8B + * @arg @ref LL_USART_DATAWIDTH_9B + * @param Parity This parameter can be one of the following values: + * @arg @ref LL_USART_PARITY_NONE + * @arg @ref LL_USART_PARITY_EVEN + * @arg @ref LL_USART_PARITY_ODD + * @param StopBits This parameter can be one of the following values: + * @arg @ref LL_USART_STOPBITS_0_5 + * @arg @ref LL_USART_STOPBITS_1 + * @arg @ref LL_USART_STOPBITS_1_5 + * @arg @ref LL_USART_STOPBITS_2 + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigCharacter(USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t Parity, + uint32_t StopBits) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth); + MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits); +} + +/** + * @brief Configure TX/RX pins swapping setting. + * @rmtoll CR2 SWAP LL_USART_SetTXRXSwap + * @param USARTx USART Instance + * @param SwapConfig This parameter can be one of the following values: + * @arg @ref LL_USART_TXRX_STANDARD + * @arg @ref LL_USART_TXRX_SWAPPED + * @retval None + */ +__STATIC_INLINE void LL_USART_SetTXRXSwap(USART_TypeDef *USARTx, uint32_t SwapConfig) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_SWAP, SwapConfig); +} + +/** + * @brief Retrieve TX/RX pins swapping configuration. + * @rmtoll CR2 SWAP LL_USART_GetTXRXSwap + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_TXRX_STANDARD + * @arg @ref LL_USART_TXRX_SWAPPED + */ +__STATIC_INLINE uint32_t LL_USART_GetTXRXSwap(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_SWAP)); +} + +/** + * @brief Configure RX pin active level logic + * @rmtoll CR2 RXINV LL_USART_SetRXPinLevel + * @param USARTx USART Instance + * @param PinInvMethod This parameter can be one of the following values: + * @arg @ref LL_USART_RXPIN_LEVEL_STANDARD + * @arg @ref LL_USART_RXPIN_LEVEL_INVERTED + * @retval None + */ +__STATIC_INLINE void LL_USART_SetRXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_RXINV, PinInvMethod); +} + +/** + * @brief Retrieve RX pin active level logic configuration + * @rmtoll CR2 RXINV LL_USART_GetRXPinLevel + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_RXPIN_LEVEL_STANDARD + * @arg @ref LL_USART_RXPIN_LEVEL_INVERTED + */ +__STATIC_INLINE uint32_t LL_USART_GetRXPinLevel(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_RXINV)); +} + +/** + * @brief Configure TX pin active level logic + * @rmtoll CR2 TXINV LL_USART_SetTXPinLevel + * @param USARTx USART Instance + * @param PinInvMethod This parameter can be one of the following values: + * @arg @ref LL_USART_TXPIN_LEVEL_STANDARD + * @arg @ref LL_USART_TXPIN_LEVEL_INVERTED + * @retval None + */ +__STATIC_INLINE void LL_USART_SetTXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_TXINV, PinInvMethod); +} + +/** + * @brief Retrieve TX pin active level logic configuration + * @rmtoll CR2 TXINV LL_USART_GetTXPinLevel + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_TXPIN_LEVEL_STANDARD + * @arg @ref LL_USART_TXPIN_LEVEL_INVERTED + */ +__STATIC_INLINE uint32_t LL_USART_GetTXPinLevel(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_TXINV)); +} + +/** + * @brief Configure Binary data logic. + * @note Allow to define how Logical data from the data register are send/received : + * either in positive/direct logic (1=H, 0=L) or in negative/inverse logic (1=L, 0=H) + * @rmtoll CR2 DATAINV LL_USART_SetBinaryDataLogic + * @param USARTx USART Instance + * @param DataLogic This parameter can be one of the following values: + * @arg @ref LL_USART_BINARY_LOGIC_POSITIVE + * @arg @ref LL_USART_BINARY_LOGIC_NEGATIVE + * @retval None + */ +__STATIC_INLINE void LL_USART_SetBinaryDataLogic(USART_TypeDef *USARTx, uint32_t DataLogic) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_DATAINV, DataLogic); +} + +/** + * @brief Retrieve Binary data configuration + * @rmtoll CR2 DATAINV LL_USART_GetBinaryDataLogic + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_BINARY_LOGIC_POSITIVE + * @arg @ref LL_USART_BINARY_LOGIC_NEGATIVE + */ +__STATIC_INLINE uint32_t LL_USART_GetBinaryDataLogic(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_DATAINV)); +} + +/** + * @brief Configure transfer bit order (either Less or Most Significant Bit First) + * @note MSB First means data is transmitted/received with the MSB first, following the start bit. + * LSB First means data is transmitted/received with data bit 0 first, following the start bit. + * @rmtoll CR2 MSBFIRST LL_USART_SetTransferBitOrder + * @param USARTx USART Instance + * @param BitOrder This parameter can be one of the following values: + * @arg @ref LL_USART_BITORDER_LSBFIRST + * @arg @ref LL_USART_BITORDER_MSBFIRST + * @retval None + */ +__STATIC_INLINE void LL_USART_SetTransferBitOrder(USART_TypeDef *USARTx, uint32_t BitOrder) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_MSBFIRST, BitOrder); +} + +/** + * @brief Return transfer bit order (either Less or Most Significant Bit First) + * @note MSB First means data is transmitted/received with the MSB first, following the start bit. + * LSB First means data is transmitted/received with data bit 0 first, following the start bit. + * @rmtoll CR2 MSBFIRST LL_USART_GetTransferBitOrder + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_BITORDER_LSBFIRST + * @arg @ref LL_USART_BITORDER_MSBFIRST + */ +__STATIC_INLINE uint32_t LL_USART_GetTransferBitOrder(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_MSBFIRST)); +} + +/** + * @brief Enable Auto Baud-Rate Detection + * @note Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll CR2 ABREN LL_USART_EnableAutoBaudRate + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableAutoBaudRate(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR2, USART_CR2_ABREN); +} + +/** + * @brief Disable Auto Baud-Rate Detection + * @note Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll CR2 ABREN LL_USART_DisableAutoBaudRate + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableAutoBaudRate(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR2, USART_CR2_ABREN); +} + +/** + * @brief Indicate if Auto Baud-Rate Detection mechanism is enabled + * @note Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll CR2 ABREN LL_USART_IsEnabledAutoBaud + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledAutoBaud(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR2, USART_CR2_ABREN) == (USART_CR2_ABREN)) ? 1U : 0U); +} + +/** + * @brief Set Auto Baud-Rate mode bits + * @note Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll CR2 ABRMODE LL_USART_SetAutoBaudRateMode + * @param USARTx USART Instance + * @param AutoBaudRateMode This parameter can be one of the following values: + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_STARTBIT + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME + * @retval None + */ +__STATIC_INLINE void LL_USART_SetAutoBaudRateMode(USART_TypeDef *USARTx, uint32_t AutoBaudRateMode) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_ABRMODE, AutoBaudRateMode); +} + +/** + * @brief Return Auto Baud-Rate mode + * @note Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll CR2 ABRMODE LL_USART_GetAutoBaudRateMode + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_STARTBIT + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME + * @arg @ref LL_USART_AUTOBAUD_DETECT_ON_55_FRAME + */ +__STATIC_INLINE uint32_t LL_USART_GetAutoBaudRateMode(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ABRMODE)); +} + +/** + * @brief Enable Receiver Timeout + * @rmtoll CR2 RTOEN LL_USART_EnableRxTimeout + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableRxTimeout(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR2, USART_CR2_RTOEN); +} + +/** + * @brief Disable Receiver Timeout + * @rmtoll CR2 RTOEN LL_USART_DisableRxTimeout + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableRxTimeout(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR2, USART_CR2_RTOEN); +} + +/** + * @brief Indicate if Receiver Timeout feature is enabled + * @rmtoll CR2 RTOEN LL_USART_IsEnabledRxTimeout + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledRxTimeout(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR2, USART_CR2_RTOEN) == (USART_CR2_RTOEN)) ? 1U : 0U); +} + +/** + * @brief Set Address of the USART node. + * @note This is used in multiprocessor communication during Mute mode or Stop mode, + * for wake up with address mark detection. + * @note 4bits address node is used when 4-bit Address Detection is selected in ADDM7. + * (b7-b4 should be set to 0) + * 8bits address node is used when 7-bit Address Detection is selected in ADDM7. + * (This is used in multiprocessor communication during Mute mode or Stop mode, + * for wake up with 7-bit address mark detection. + * The MSB of the character sent by the transmitter should be equal to 1. + * It may also be used for character detection during normal reception, + * Mute mode inactive (for example, end of block detection in ModBus protocol). + * In this case, the whole received character (8-bit) is compared to the ADD[7:0] + * value and CMF flag is set on match) + * @rmtoll CR2 ADD LL_USART_ConfigNodeAddress\n + * CR2 ADDM7 LL_USART_ConfigNodeAddress + * @param USARTx USART Instance + * @param AddressLen This parameter can be one of the following values: + * @arg @ref LL_USART_ADDRESS_DETECT_4B + * @arg @ref LL_USART_ADDRESS_DETECT_7B + * @param NodeAddress 4 or 7 bit Address of the USART node. + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigNodeAddress(USART_TypeDef *USARTx, uint32_t AddressLen, uint32_t NodeAddress) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_ADD | USART_CR2_ADDM7, + (uint32_t)(AddressLen | (NodeAddress << USART_CR2_ADD_Pos))); +} + +/** + * @brief Return 8 bit Address of the USART node as set in ADD field of CR2. + * @note If 4-bit Address Detection is selected in ADDM7, + * only 4bits (b3-b0) of returned value are relevant (b31-b4 are not relevant) + * If 7-bit Address Detection is selected in ADDM7, + * only 8bits (b7-b0) of returned value are relevant (b31-b8 are not relevant) + * @rmtoll CR2 ADD LL_USART_GetNodeAddress + * @param USARTx USART Instance + * @retval Address of the USART node (Value between Min_Data=0 and Max_Data=255) + */ +__STATIC_INLINE uint32_t LL_USART_GetNodeAddress(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADD) >> USART_CR2_ADD_Pos); +} + +/** + * @brief Return Length of Node Address used in Address Detection mode (7-bit or 4-bit) + * @rmtoll CR2 ADDM7 LL_USART_GetNodeAddressLen + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_ADDRESS_DETECT_4B + * @arg @ref LL_USART_ADDRESS_DETECT_7B + */ +__STATIC_INLINE uint32_t LL_USART_GetNodeAddressLen(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADDM7)); +} + +/** + * @brief Enable RTS HW Flow Control + * @note Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 RTSE LL_USART_EnableRTSHWFlowCtrl + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableRTSHWFlowCtrl(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_RTSE); +} + +/** + * @brief Disable RTS HW Flow Control + * @note Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 RTSE LL_USART_DisableRTSHWFlowCtrl + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableRTSHWFlowCtrl(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_RTSE); +} + +/** + * @brief Enable CTS HW Flow Control + * @note Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 CTSE LL_USART_EnableCTSHWFlowCtrl + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableCTSHWFlowCtrl(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_CTSE); +} + +/** + * @brief Disable CTS HW Flow Control + * @note Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 CTSE LL_USART_DisableCTSHWFlowCtrl + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableCTSHWFlowCtrl(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_CTSE); +} + +/** + * @brief Configure HW Flow Control mode (both CTS and RTS) + * @note Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 RTSE LL_USART_SetHWFlowCtrl\n + * CR3 CTSE LL_USART_SetHWFlowCtrl + * @param USARTx USART Instance + * @param HardwareFlowControl This parameter can be one of the following values: + * @arg @ref LL_USART_HWCONTROL_NONE + * @arg @ref LL_USART_HWCONTROL_RTS + * @arg @ref LL_USART_HWCONTROL_CTS + * @arg @ref LL_USART_HWCONTROL_RTS_CTS + * @retval None + */ +__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl) +{ + MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl); +} + +/** + * @brief Return HW Flow Control configuration (both CTS and RTS) + * @note Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 RTSE LL_USART_GetHWFlowCtrl\n + * CR3 CTSE LL_USART_GetHWFlowCtrl + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_HWCONTROL_NONE + * @arg @ref LL_USART_HWCONTROL_RTS + * @arg @ref LL_USART_HWCONTROL_CTS + * @arg @ref LL_USART_HWCONTROL_RTS_CTS + */ +__STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE)); +} + +/** + * @brief Enable One bit sampling method + * @rmtoll CR3 ONEBIT LL_USART_EnableOneBitSamp + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableOneBitSamp(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_ONEBIT); +} + +/** + * @brief Disable One bit sampling method + * @rmtoll CR3 ONEBIT LL_USART_DisableOneBitSamp + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableOneBitSamp(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_ONEBIT); +} + +/** + * @brief Indicate if One bit sampling method is enabled + * @rmtoll CR3 ONEBIT LL_USART_IsEnabledOneBitSamp + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledOneBitSamp(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_ONEBIT) == (USART_CR3_ONEBIT)) ? 1U : 0U); +} + +/** + * @brief Enable Overrun detection + * @rmtoll CR3 OVRDIS LL_USART_EnableOverrunDetect + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableOverrunDetect(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_OVRDIS); +} + +/** + * @brief Disable Overrun detection + * @rmtoll CR3 OVRDIS LL_USART_DisableOverrunDetect + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_OVRDIS); +} + +/** + * @brief Indicate if Overrun detection is enabled + * @rmtoll CR3 OVRDIS LL_USART_IsEnabledOverrunDetect + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledOverrunDetect(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_OVRDIS) != USART_CR3_OVRDIS) ? 1U : 0U); +} + +/** + * @brief Select event type for Wake UP Interrupt Flag (WUS[1:0] bits) + * @note Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR3 WUS LL_USART_SetWKUPType + * @param USARTx USART Instance + * @param Type This parameter can be one of the following values: + * @arg @ref LL_USART_WAKEUP_ON_ADDRESS + * @arg @ref LL_USART_WAKEUP_ON_STARTBIT + * @arg @ref LL_USART_WAKEUP_ON_RXNE + * @retval None + */ +__STATIC_INLINE void LL_USART_SetWKUPType(USART_TypeDef *USARTx, uint32_t Type) +{ + MODIFY_REG(USARTx->CR3, USART_CR3_WUS, Type); +} + +/** + * @brief Return event type for Wake UP Interrupt Flag (WUS[1:0] bits) + * @note Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR3 WUS LL_USART_GetWKUPType + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_WAKEUP_ON_ADDRESS + * @arg @ref LL_USART_WAKEUP_ON_STARTBIT + * @arg @ref LL_USART_WAKEUP_ON_RXNE + */ +__STATIC_INLINE uint32_t LL_USART_GetWKUPType(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_WUS)); +} + +/** + * @brief Configure USART BRR register for achieving expected Baud Rate value. + * @note Compute and set USARTDIV value in BRR Register (full BRR content) + * according to used Peripheral Clock, Oversampling mode, and expected Baud Rate values + * @note Peripheral clock and Baud rate values provided as function parameters should be valid + * (Baud rate value != 0) + * @note In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d. + * @rmtoll BRR BRR LL_USART_SetBaudRate + * @param USARTx USART Instance + * @param PeriphClk Peripheral Clock + * @param PrescalerValue This parameter can be one of the following values: + * @arg @ref LL_USART_PRESCALER_DIV1 + * @arg @ref LL_USART_PRESCALER_DIV2 + * @arg @ref LL_USART_PRESCALER_DIV4 + * @arg @ref LL_USART_PRESCALER_DIV6 + * @arg @ref LL_USART_PRESCALER_DIV8 + * @arg @ref LL_USART_PRESCALER_DIV10 + * @arg @ref LL_USART_PRESCALER_DIV12 + * @arg @ref LL_USART_PRESCALER_DIV16 + * @arg @ref LL_USART_PRESCALER_DIV32 + * @arg @ref LL_USART_PRESCALER_DIV64 + * @arg @ref LL_USART_PRESCALER_DIV128 + * @arg @ref LL_USART_PRESCALER_DIV256 + * @param OverSampling This parameter can be one of the following values: + * @arg @ref LL_USART_OVERSAMPLING_16 + * @arg @ref LL_USART_OVERSAMPLING_8 + * @param BaudRate Baud Rate + * @retval None + */ +__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t PrescalerValue, uint32_t OverSampling, + uint32_t BaudRate) +{ + register uint32_t usartdiv; + register uint32_t brrtemp; + + if (OverSampling == LL_USART_OVERSAMPLING_8) + { + usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint16_t)PrescalerValue, BaudRate)); + brrtemp = usartdiv & 0xFFF0U; + brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U); + USARTx->BRR = brrtemp; + } + else + { + USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint16_t)PrescalerValue, BaudRate)); + } +} + +/** + * @brief Return current Baud Rate value, according to USARTDIV present in BRR register + * (full BRR content), and to used Peripheral Clock and Oversampling mode values + * @note In case of non-initialized or invalid value stored in BRR register, value 0 will be returned. + * @note In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d. + * @rmtoll BRR BRR LL_USART_GetBaudRate + * @param USARTx USART Instance + * @param PeriphClk Peripheral Clock + * @param PrescalerValue This parameter can be one of the following values: + * @arg @ref LL_USART_PRESCALER_DIV1 + * @arg @ref LL_USART_PRESCALER_DIV2 + * @arg @ref LL_USART_PRESCALER_DIV4 + * @arg @ref LL_USART_PRESCALER_DIV6 + * @arg @ref LL_USART_PRESCALER_DIV8 + * @arg @ref LL_USART_PRESCALER_DIV10 + * @arg @ref LL_USART_PRESCALER_DIV12 + * @arg @ref LL_USART_PRESCALER_DIV16 + * @arg @ref LL_USART_PRESCALER_DIV32 + * @arg @ref LL_USART_PRESCALER_DIV64 + * @arg @ref LL_USART_PRESCALER_DIV128 + * @arg @ref LL_USART_PRESCALER_DIV256 + * @param OverSampling This parameter can be one of the following values: + * @arg @ref LL_USART_OVERSAMPLING_16 + * @arg @ref LL_USART_OVERSAMPLING_8 + * @retval Baud Rate + */ +__STATIC_INLINE uint32_t LL_USART_GetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t PrescalerValue, uint32_t OverSampling) +{ + register uint32_t usartdiv; + register uint32_t brrresult = 0x0U; + register uint32_t periphclkpresc = (uint32_t)(PeriphClk / (uint32_t)(USART_PRESCALER_TAB[(uint16_t)PrescalerValue])); + + usartdiv = USARTx->BRR; + + if(usartdiv == 0U) + { + /* Do not perform a division by 0 */ + } + else if (OverSampling == LL_USART_OVERSAMPLING_8) + { + usartdiv = (uint16_t)((usartdiv & 0xFFF0U) | ((usartdiv & 0x0007U) << 1U)) ; + if(usartdiv != 0U) + { + brrresult = (periphclkpresc * 2U) / usartdiv; + } + } + else + { + if ((usartdiv & 0xFFFFU) != 0U) + { + brrresult = periphclkpresc / usartdiv; + } + } + return (brrresult); +} + +/** + * @brief Set Receiver Time Out Value (expressed in nb of bits duration) + * @rmtoll RTOR RTO LL_USART_SetRxTimeout + * @param USARTx USART Instance + * @param Timeout Value between Min_Data=0x00 and Max_Data=0x00FFFFFF + * @retval None + */ +__STATIC_INLINE void LL_USART_SetRxTimeout(USART_TypeDef *USARTx, uint32_t Timeout) +{ + MODIFY_REG(USARTx->RTOR, USART_RTOR_RTO, Timeout); +} + +/** + * @brief Get Receiver Time Out Value (expressed in nb of bits duration) + * @rmtoll RTOR RTO LL_USART_GetRxTimeout + * @param USARTx USART Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x00FFFFFF + */ +__STATIC_INLINE uint32_t LL_USART_GetRxTimeout(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->RTOR, USART_RTOR_RTO)); +} + +/** + * @brief Set Block Length value in reception + * @rmtoll RTOR BLEN LL_USART_SetBlockLength + * @param USARTx USART Instance + * @param BlockLength Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_USART_SetBlockLength(USART_TypeDef *USARTx, uint32_t BlockLength) +{ + MODIFY_REG(USARTx->RTOR, USART_RTOR_BLEN, BlockLength << USART_RTOR_BLEN_Pos); +} + +/** + * @brief Get Block Length value in reception + * @rmtoll RTOR BLEN LL_USART_GetBlockLength + * @param USARTx USART Instance + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint32_t LL_USART_GetBlockLength(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->RTOR, USART_RTOR_BLEN) >> USART_RTOR_BLEN_Pos); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Configuration_IRDA Configuration functions related to Irda feature + * @{ + */ + +/** + * @brief Enable IrDA mode + * @note Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @rmtoll CR3 IREN LL_USART_EnableIrda + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIrda(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_IREN); +} + +/** + * @brief Disable IrDA mode + * @note Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @rmtoll CR3 IREN LL_USART_DisableIrda + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIrda(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_IREN); +} + +/** + * @brief Indicate if IrDA mode is enabled + * @note Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @rmtoll CR3 IREN LL_USART_IsEnabledIrda + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIrda(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_IREN) == (USART_CR3_IREN)) ? 1U : 0U); +} + +/** + * @brief Configure IrDA Power Mode (Normal or Low Power) + * @note Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @rmtoll CR3 IRLP LL_USART_SetIrdaPowerMode + * @param USARTx USART Instance + * @param PowerMode This parameter can be one of the following values: + * @arg @ref LL_USART_IRDA_POWER_NORMAL + * @arg @ref LL_USART_IRDA_POWER_LOW + * @retval None + */ +__STATIC_INLINE void LL_USART_SetIrdaPowerMode(USART_TypeDef *USARTx, uint32_t PowerMode) +{ + MODIFY_REG(USARTx->CR3, USART_CR3_IRLP, PowerMode); +} + +/** + * @brief Retrieve IrDA Power Mode configuration (Normal or Low Power) + * @note Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @rmtoll CR3 IRLP LL_USART_GetIrdaPowerMode + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_IRDA_POWER_NORMAL + * @arg @ref LL_USART_PHASE_2EDGE + */ +__STATIC_INLINE uint32_t LL_USART_GetIrdaPowerMode(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_IRLP)); +} + +/** + * @brief Set Irda prescaler value, used for dividing the USART clock source + * to achieve the Irda Low Power frequency (8 bits value) + * @note Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @rmtoll GTPR PSC LL_USART_SetIrdaPrescaler + * @param USARTx USART Instance + * @param PrescalerValue Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_USART_SetIrdaPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue) +{ + MODIFY_REG(USARTx->GTPR, USART_GTPR_PSC, (uint16_t)PrescalerValue); +} + +/** + * @brief Return Irda prescaler value, used for dividing the USART clock source + * to achieve the Irda Low Power frequency (8 bits value) + * @note Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @rmtoll GTPR PSC LL_USART_GetIrdaPrescaler + * @param USARTx USART Instance + * @retval Irda prescaler value (Value between Min_Data=0x00 and Max_Data=0xFF) + */ +__STATIC_INLINE uint32_t LL_USART_GetIrdaPrescaler(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC)); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Configuration_Smartcard Configuration functions related to Smartcard feature + * @{ + */ + +/** + * @brief Enable Smartcard NACK transmission + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 NACK LL_USART_EnableSmartcardNACK + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableSmartcardNACK(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_NACK); +} + +/** + * @brief Disable Smartcard NACK transmission + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 NACK LL_USART_DisableSmartcardNACK + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableSmartcardNACK(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_NACK); +} + +/** + * @brief Indicate if Smartcard NACK transmission is enabled + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 NACK LL_USART_IsEnabledSmartcardNACK + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcardNACK(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_NACK) == (USART_CR3_NACK)) ? 1U : 0U); +} + +/** + * @brief Enable Smartcard mode + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 SCEN LL_USART_EnableSmartcard + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableSmartcard(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_SCEN); +} + +/** + * @brief Disable Smartcard mode + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 SCEN LL_USART_DisableSmartcard + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableSmartcard(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_SCEN); +} + +/** + * @brief Indicate if Smartcard mode is enabled + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 SCEN LL_USART_IsEnabledSmartcard + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcard(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_SCEN) == (USART_CR3_SCEN)) ? 1U : 0U); +} + +/** + * @brief Set Smartcard Auto-Retry Count value (SCARCNT[2:0] bits) + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @note This bit-field specifies the number of retries in transmit and receive, in Smartcard mode. + * In transmission mode, it specifies the number of automatic retransmission retries, before + * generating a transmission error (FE bit set). + * In reception mode, it specifies the number or erroneous reception trials, before generating a + * reception error (RXNE and PE bits set) + * @rmtoll CR3 SCARCNT LL_USART_SetSmartcardAutoRetryCount + * @param USARTx USART Instance + * @param AutoRetryCount Value between Min_Data=0 and Max_Data=7 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetSmartcardAutoRetryCount(USART_TypeDef *USARTx, uint32_t AutoRetryCount) +{ + MODIFY_REG(USARTx->CR3, USART_CR3_SCARCNT, AutoRetryCount << USART_CR3_SCARCNT_Pos); +} + +/** + * @brief Return Smartcard Auto-Retry Count value (SCARCNT[2:0] bits) + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 SCARCNT LL_USART_GetSmartcardAutoRetryCount + * @param USARTx USART Instance + * @retval Smartcard Auto-Retry Count value (Value between Min_Data=0 and Max_Data=7) + */ +__STATIC_INLINE uint32_t LL_USART_GetSmartcardAutoRetryCount(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_SCARCNT) >> USART_CR3_SCARCNT_Pos); +} + +/** + * @brief Set Smartcard prescaler value, used for dividing the USART clock + * source to provide the SMARTCARD Clock (5 bits value) + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll GTPR PSC LL_USART_SetSmartcardPrescaler + * @param USARTx USART Instance + * @param PrescalerValue Value between Min_Data=0 and Max_Data=31 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetSmartcardPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue) +{ + MODIFY_REG(USARTx->GTPR, USART_GTPR_PSC, (uint16_t)PrescalerValue); +} + +/** + * @brief Return Smartcard prescaler value, used for dividing the USART clock + * source to provide the SMARTCARD Clock (5 bits value) + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll GTPR PSC LL_USART_GetSmartcardPrescaler + * @param USARTx USART Instance + * @retval Smartcard prescaler value (Value between Min_Data=0 and Max_Data=31) + */ +__STATIC_INLINE uint32_t LL_USART_GetSmartcardPrescaler(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC)); +} + +/** + * @brief Set Smartcard Guard time value, expressed in nb of baud clocks periods + * (GT[7:0] bits : Guard time value) + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll GTPR GT LL_USART_SetSmartcardGuardTime + * @param USARTx USART Instance + * @param GuardTime Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_USART_SetSmartcardGuardTime(USART_TypeDef *USARTx, uint32_t GuardTime) +{ + MODIFY_REG(USARTx->GTPR, USART_GTPR_GT, GuardTime << USART_GTPR_GT_Pos); +} + +/** + * @brief Return Smartcard Guard time value, expressed in nb of baud clocks periods + * (GT[7:0] bits : Guard time value) + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll GTPR GT LL_USART_GetSmartcardGuardTime + * @param USARTx USART Instance + * @retval Smartcard Guard time value (Value between Min_Data=0x00 and Max_Data=0xFF) + */ +__STATIC_INLINE uint32_t LL_USART_GetSmartcardGuardTime(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_GT) >> USART_GTPR_GT_Pos); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Configuration_HalfDuplex Configuration functions related to Half Duplex feature + * @{ + */ + +/** + * @brief Enable Single Wire Half-Duplex mode + * @note Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not + * Half-Duplex mode is supported by the USARTx instance. + * @rmtoll CR3 HDSEL LL_USART_EnableHalfDuplex + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableHalfDuplex(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_HDSEL); +} + +/** + * @brief Disable Single Wire Half-Duplex mode + * @note Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not + * Half-Duplex mode is supported by the USARTx instance. + * @rmtoll CR3 HDSEL LL_USART_DisableHalfDuplex + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableHalfDuplex(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL); +} + +/** + * @brief Indicate if Single Wire Half-Duplex mode is enabled + * @note Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not + * Half-Duplex mode is supported by the USARTx instance. + * @rmtoll CR3 HDSEL LL_USART_IsEnabledHalfDuplex + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledHalfDuplex(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_HDSEL) == (USART_CR3_HDSEL)) ? 1U : 0U); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Configuration_SPI_SLAVE Configuration functions related to SPI Slave feature + * @{ + */ +/** + * @brief Enable SPI Synchronous Slave mode + * @note Macro @ref IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @rmtoll CR2 SLVEN LL_USART_EnableSPISlave + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableSPISlave(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR2, USART_CR2_SLVEN); +} + +/** + * @brief Disable SPI Synchronous Slave mode + * @note Macro @ref IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @rmtoll CR2 SLVEN LL_USART_DisableSPISlave + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableSPISlave(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR2, USART_CR2_SLVEN); +} + +/** + * @brief Indicate if SPI Synchronous Slave mode is enabled + * @note Macro @ref IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @rmtoll CR2 SLVEN LL_USART_IsEnabledSPISlave + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledSPISlave(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR2, USART_CR2_SLVEN) == (USART_CR2_SLVEN)) ? 1U : 0U); +} + +/** + * @brief Enable SPI Slave Selection using NSS input pin + * @note Macro @ref IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @note SPI Slave Selection depends on NSS input pin + * (The slave is selected when NSS is low and deselected when NSS is high). + * @rmtoll CR2 DIS_NSS LL_USART_EnableSPISlaveSelect + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableSPISlaveSelect(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR2, USART_CR2_DIS_NSS); +} + +/** + * @brief Disable SPI Slave Selection using NSS input pin + * @note Macro @ref IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @note SPI Slave will be always selected and NSS input pin will be ignored. + * @rmtoll CR2 DIS_NSS LL_USART_DisableSPISlaveSelect + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableSPISlaveSelect(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR2, USART_CR2_DIS_NSS); +} + +/** + * @brief Indicate if SPI Slave Selection depends on NSS input pin + * @note Macro @ref IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @rmtoll CR2 DIS_NSS LL_USART_IsEnabledSPISlaveSelect + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledSPISlaveSelect(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR2, USART_CR2_DIS_NSS) != (USART_CR2_DIS_NSS)) ? 1U : 0U); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Configuration_LIN Configuration functions related to LIN feature + * @{ + */ + +/** + * @brief Set LIN Break Detection Length + * @note Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LBDL LL_USART_SetLINBrkDetectionLen + * @param USARTx USART Instance + * @param LINBDLength This parameter can be one of the following values: + * @arg @ref LL_USART_LINBREAK_DETECT_10B + * @arg @ref LL_USART_LINBREAK_DETECT_11B + * @retval None + */ +__STATIC_INLINE void LL_USART_SetLINBrkDetectionLen(USART_TypeDef *USARTx, uint32_t LINBDLength) +{ + MODIFY_REG(USARTx->CR2, USART_CR2_LBDL, LINBDLength); +} + +/** + * @brief Return LIN Break Detection Length + * @note Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LBDL LL_USART_GetLINBrkDetectionLen + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_LINBREAK_DETECT_10B + * @arg @ref LL_USART_LINBREAK_DETECT_11B + */ +__STATIC_INLINE uint32_t LL_USART_GetLINBrkDetectionLen(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBDL)); +} + +/** + * @brief Enable LIN mode + * @note Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LINEN LL_USART_EnableLIN + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableLIN(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR2, USART_CR2_LINEN); +} + +/** + * @brief Disable LIN mode + * @note Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LINEN LL_USART_DisableLIN + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableLIN(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR2, USART_CR2_LINEN); +} + +/** + * @brief Indicate if LIN mode is enabled + * @note Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LINEN LL_USART_IsEnabledLIN + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledLIN(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR2, USART_CR2_LINEN) == (USART_CR2_LINEN)) ? 1U : 0U); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Configuration_DE Configuration functions related to Driver Enable feature + * @{ + */ + +/** + * @brief Set DEDT (Driver Enable De-Assertion Time), Time value expressed on 5 bits ([4:0] bits). + * @note Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR1 DEDT LL_USART_SetDEDeassertionTime + * @param USARTx USART Instance + * @param Time Value between Min_Data=0 and Max_Data=31 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetDEDeassertionTime(USART_TypeDef *USARTx, uint32_t Time) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_DEDT, Time << USART_CR1_DEDT_Pos); +} + +/** + * @brief Return DEDT (Driver Enable De-Assertion Time) + * @note Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR1 DEDT LL_USART_GetDEDeassertionTime + * @param USARTx USART Instance + * @retval Time value expressed on 5 bits ([4:0] bits) : Value between Min_Data=0 and Max_Data=31 + */ +__STATIC_INLINE uint32_t LL_USART_GetDEDeassertionTime(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_DEDT) >> USART_CR1_DEDT_Pos); +} + +/** + * @brief Set DEAT (Driver Enable Assertion Time), Time value expressed on 5 bits ([4:0] bits). + * @note Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR1 DEAT LL_USART_SetDEAssertionTime + * @param USARTx USART Instance + * @param Time Value between Min_Data=0 and Max_Data=31 + * @retval None + */ +__STATIC_INLINE void LL_USART_SetDEAssertionTime(USART_TypeDef *USARTx, uint32_t Time) +{ + MODIFY_REG(USARTx->CR1, USART_CR1_DEAT, Time << USART_CR1_DEAT_Pos); +} + +/** + * @brief Return DEAT (Driver Enable Assertion Time) + * @note Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR1 DEAT LL_USART_GetDEAssertionTime + * @param USARTx USART Instance + * @retval Time value expressed on 5 bits ([4:0] bits) : Value between Min_Data=0 and Max_Data=31 + */ +__STATIC_INLINE uint32_t LL_USART_GetDEAssertionTime(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_DEAT) >> USART_CR1_DEAT_Pos); +} + +/** + * @brief Enable Driver Enable (DE) Mode + * @note Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR3 DEM LL_USART_EnableDEMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableDEMode(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_DEM); +} + +/** + * @brief Disable Driver Enable (DE) Mode + * @note Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR3 DEM LL_USART_DisableDEMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableDEMode(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_DEM); +} + +/** + * @brief Indicate if Driver Enable (DE) Mode is enabled + * @note Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR3 DEM LL_USART_IsEnabledDEMode + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledDEMode(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_DEM) == (USART_CR3_DEM)) ? 1U : 0U); +} + +/** + * @brief Select Driver Enable Polarity + * @note Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR3 DEP LL_USART_SetDESignalPolarity + * @param USARTx USART Instance + * @param Polarity This parameter can be one of the following values: + * @arg @ref LL_USART_DE_POLARITY_HIGH + * @arg @ref LL_USART_DE_POLARITY_LOW + * @retval None + */ +__STATIC_INLINE void LL_USART_SetDESignalPolarity(USART_TypeDef *USARTx, uint32_t Polarity) +{ + MODIFY_REG(USARTx->CR3, USART_CR3_DEP, Polarity); +} + +/** + * @brief Return Driver Enable Polarity + * @note Macro @ref IS_UART_DRIVER_ENABLE_INSTANCE(USARTx) can be used to check whether or not + * Driver Enable feature is supported by the USARTx instance. + * @rmtoll CR3 DEP LL_USART_GetDESignalPolarity + * @param USARTx USART Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_USART_DE_POLARITY_HIGH + * @arg @ref LL_USART_DE_POLARITY_LOW + */ +__STATIC_INLINE uint32_t LL_USART_GetDESignalPolarity(USART_TypeDef *USARTx) +{ + return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_DEP)); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_AdvancedConfiguration Advanced Configurations services + * @{ + */ + +/** + * @brief Perform basic configuration of USART for enabling use in Asynchronous Mode (UART) + * @note In UART mode, the following bits must be kept cleared: + * - LINEN bit in the USART_CR2 register, + * - CLKEN bit in the USART_CR2 register, + * - SCEN bit in the USART_CR3 register, + * - IREN bit in the USART_CR3 register, + * - HDSEL bit in the USART_CR3 register. + * @note Call of this function is equivalent to following function call sequence : + * - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function + * - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function + * - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function + * - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function + * - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function + * @note Other remaining configurations items related to Asynchronous Mode + * (as Baud Rate, Word length, Parity, ...) should be set using + * dedicated functions + * @rmtoll CR2 LINEN LL_USART_ConfigAsyncMode\n + * CR2 CLKEN LL_USART_ConfigAsyncMode\n + * CR3 SCEN LL_USART_ConfigAsyncMode\n + * CR3 IREN LL_USART_ConfigAsyncMode\n + * CR3 HDSEL LL_USART_ConfigAsyncMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx) +{ + /* In Asynchronous mode, the following bits must be kept cleared: + - LINEN, CLKEN bits in the USART_CR2 register, + - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/ + CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN)); + CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL)); +} + +/** + * @brief Perform basic configuration of USART for enabling use in Synchronous Mode + * @note In Synchronous mode, the following bits must be kept cleared: + * - LINEN bit in the USART_CR2 register, + * - SCEN bit in the USART_CR3 register, + * - IREN bit in the USART_CR3 register, + * - HDSEL bit in the USART_CR3 register. + * This function also sets the USART in Synchronous mode. + * @note Macro @ref IS_USART_INSTANCE(USARTx) can be used to check whether or not + * Synchronous mode is supported by the USARTx instance. + * @note Call of this function is equivalent to following function call sequence : + * - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function + * - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function + * - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function + * - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function + * - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function + * @note Other remaining configurations items related to Synchronous Mode + * (as Baud Rate, Word length, Parity, Clock Polarity, ...) should be set using + * dedicated functions + * @rmtoll CR2 LINEN LL_USART_ConfigSyncMode\n + * CR2 CLKEN LL_USART_ConfigSyncMode\n + * CR3 SCEN LL_USART_ConfigSyncMode\n + * CR3 IREN LL_USART_ConfigSyncMode\n + * CR3 HDSEL LL_USART_ConfigSyncMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigSyncMode(USART_TypeDef *USARTx) +{ + /* In Synchronous mode, the following bits must be kept cleared: + - LINEN bit in the USART_CR2 register, + - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/ + CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN)); + CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL)); + /* set the UART/USART in Synchronous mode */ + SET_BIT(USARTx->CR2, USART_CR2_CLKEN); +} + +/** + * @brief Perform basic configuration of USART for enabling use in LIN Mode + * @note In LIN mode, the following bits must be kept cleared: + * - STOP and CLKEN bits in the USART_CR2 register, + * - SCEN bit in the USART_CR3 register, + * - IREN bit in the USART_CR3 register, + * - HDSEL bit in the USART_CR3 register. + * This function also set the UART/USART in LIN mode. + * @note Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @note Call of this function is equivalent to following function call sequence : + * - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function + * - Clear STOP in CR2 using @ref LL_USART_SetStopBitsLength() function + * - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function + * - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function + * - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function + * - Set LINEN in CR2 using @ref LL_USART_EnableLIN() function + * @note Other remaining configurations items related to LIN Mode + * (as Baud Rate, Word length, LIN Break Detection Length, ...) should be set using + * dedicated functions + * @rmtoll CR2 CLKEN LL_USART_ConfigLINMode\n + * CR2 STOP LL_USART_ConfigLINMode\n + * CR2 LINEN LL_USART_ConfigLINMode\n + * CR3 IREN LL_USART_ConfigLINMode\n + * CR3 SCEN LL_USART_ConfigLINMode\n + * CR3 HDSEL LL_USART_ConfigLINMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigLINMode(USART_TypeDef *USARTx) +{ + /* In LIN mode, the following bits must be kept cleared: + - STOP and CLKEN bits in the USART_CR2 register, + - IREN, SCEN and HDSEL bits in the USART_CR3 register.*/ + CLEAR_BIT(USARTx->CR2, (USART_CR2_CLKEN | USART_CR2_STOP)); + CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_SCEN | USART_CR3_HDSEL)); + /* Set the UART/USART in LIN mode */ + SET_BIT(USARTx->CR2, USART_CR2_LINEN); +} + +/** + * @brief Perform basic configuration of USART for enabling use in Half Duplex Mode + * @note In Half Duplex mode, the following bits must be kept cleared: + * - LINEN bit in the USART_CR2 register, + * - CLKEN bit in the USART_CR2 register, + * - SCEN bit in the USART_CR3 register, + * - IREN bit in the USART_CR3 register, + * This function also sets the UART/USART in Half Duplex mode. + * @note Macro @ref IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not + * Half-Duplex mode is supported by the USARTx instance. + * @note Call of this function is equivalent to following function call sequence : + * - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function + * - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function + * - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function + * - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function + * - Set HDSEL in CR3 using @ref LL_USART_EnableHalfDuplex() function + * @note Other remaining configurations items related to Half Duplex Mode + * (as Baud Rate, Word length, Parity, ...) should be set using + * dedicated functions + * @rmtoll CR2 LINEN LL_USART_ConfigHalfDuplexMode\n + * CR2 CLKEN LL_USART_ConfigHalfDuplexMode\n + * CR3 HDSEL LL_USART_ConfigHalfDuplexMode\n + * CR3 SCEN LL_USART_ConfigHalfDuplexMode\n + * CR3 IREN LL_USART_ConfigHalfDuplexMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigHalfDuplexMode(USART_TypeDef *USARTx) +{ + /* In Half Duplex mode, the following bits must be kept cleared: + - LINEN and CLKEN bits in the USART_CR2 register, + - SCEN and IREN bits in the USART_CR3 register.*/ + CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN)); + CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN)); + /* set the UART/USART in Half Duplex mode */ + SET_BIT(USARTx->CR3, USART_CR3_HDSEL); +} + +/** + * @brief Perform basic configuration of USART for enabling use in Smartcard Mode + * @note In Smartcard mode, the following bits must be kept cleared: + * - LINEN bit in the USART_CR2 register, + * - IREN bit in the USART_CR3 register, + * - HDSEL bit in the USART_CR3 register. + * This function also configures Stop bits to 1.5 bits and + * sets the USART in Smartcard mode (SCEN bit). + * Clock Output is also enabled (CLKEN). + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @note Call of this function is equivalent to following function call sequence : + * - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function + * - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function + * - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function + * - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function + * - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function + * - Set SCEN in CR3 using @ref LL_USART_EnableSmartcard() function + * @note Other remaining configurations items related to Smartcard Mode + * (as Baud Rate, Word length, Parity, ...) should be set using + * dedicated functions + * @rmtoll CR2 LINEN LL_USART_ConfigSmartcardMode\n + * CR2 STOP LL_USART_ConfigSmartcardMode\n + * CR2 CLKEN LL_USART_ConfigSmartcardMode\n + * CR3 HDSEL LL_USART_ConfigSmartcardMode\n + * CR3 SCEN LL_USART_ConfigSmartcardMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigSmartcardMode(USART_TypeDef *USARTx) +{ + /* In Smartcard mode, the following bits must be kept cleared: + - LINEN bit in the USART_CR2 register, + - IREN and HDSEL bits in the USART_CR3 register.*/ + CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN)); + CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_HDSEL)); + /* Configure Stop bits to 1.5 bits */ + /* Synchronous mode is activated by default */ + SET_BIT(USARTx->CR2, (USART_CR2_STOP_0 | USART_CR2_STOP_1 | USART_CR2_CLKEN)); + /* set the UART/USART in Smartcard mode */ + SET_BIT(USARTx->CR3, USART_CR3_SCEN); +} + +/** + * @brief Perform basic configuration of USART for enabling use in Irda Mode + * @note In IRDA mode, the following bits must be kept cleared: + * - LINEN bit in the USART_CR2 register, + * - STOP and CLKEN bits in the USART_CR2 register, + * - SCEN bit in the USART_CR3 register, + * - HDSEL bit in the USART_CR3 register. + * This function also sets the UART/USART in IRDA mode (IREN bit). + * @note Macro @ref IS_IRDA_INSTANCE(USARTx) can be used to check whether or not + * IrDA feature is supported by the USARTx instance. + * @note Call of this function is equivalent to following function call sequence : + * - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function + * - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function + * - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function + * - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function + * - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function + * - Set IREN in CR3 using @ref LL_USART_EnableIrda() function + * @note Other remaining configurations items related to Irda Mode + * (as Baud Rate, Word length, Power mode, ...) should be set using + * dedicated functions + * @rmtoll CR2 LINEN LL_USART_ConfigIrdaMode\n + * CR2 CLKEN LL_USART_ConfigIrdaMode\n + * CR2 STOP LL_USART_ConfigIrdaMode\n + * CR3 SCEN LL_USART_ConfigIrdaMode\n + * CR3 HDSEL LL_USART_ConfigIrdaMode\n + * CR3 IREN LL_USART_ConfigIrdaMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigIrdaMode(USART_TypeDef *USARTx) +{ + /* In IRDA mode, the following bits must be kept cleared: + - LINEN, STOP and CLKEN bits in the USART_CR2 register, + - SCEN and HDSEL bits in the USART_CR3 register.*/ + CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP)); + CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL)); + /* set the UART/USART in IRDA mode */ + SET_BIT(USARTx->CR3, USART_CR3_IREN); +} + +/** + * @brief Perform basic configuration of USART for enabling use in Multi processor Mode + * (several USARTs connected in a network, one of the USARTs can be the master, + * its TX output connected to the RX inputs of the other slaves USARTs). + * @note In MultiProcessor mode, the following bits must be kept cleared: + * - LINEN bit in the USART_CR2 register, + * - CLKEN bit in the USART_CR2 register, + * - SCEN bit in the USART_CR3 register, + * - IREN bit in the USART_CR3 register, + * - HDSEL bit in the USART_CR3 register. + * @note Call of this function is equivalent to following function call sequence : + * - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function + * - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function + * - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function + * - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function + * - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function + * @note Other remaining configurations items related to Multi processor Mode + * (as Baud Rate, Wake Up Method, Node address, ...) should be set using + * dedicated functions + * @rmtoll CR2 LINEN LL_USART_ConfigMultiProcessMode\n + * CR2 CLKEN LL_USART_ConfigMultiProcessMode\n + * CR3 SCEN LL_USART_ConfigMultiProcessMode\n + * CR3 HDSEL LL_USART_ConfigMultiProcessMode\n + * CR3 IREN LL_USART_ConfigMultiProcessMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ConfigMultiProcessMode(USART_TypeDef *USARTx) +{ + /* In Multi Processor mode, the following bits must be kept cleared: + - LINEN and CLKEN bits in the USART_CR2 register, + - IREN, SCEN and HDSEL bits in the USART_CR3 register.*/ + CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN)); + CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN)); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_FLAG_Management FLAG_Management + * @{ + */ + +/** + * @brief Check if the USART Parity Error Flag is set or not + * @rmtoll ISR PE LL_USART_IsActiveFlag_PE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_PE) == (USART_ISR_PE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Framing Error Flag is set or not + * @rmtoll ISR FE LL_USART_IsActiveFlag_FE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Noise error detected Flag is set or not + * @rmtoll ISR NE LL_USART_IsActiveFlag_NE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART OverRun Error Flag is set or not + * @rmtoll ISR ORE LL_USART_IsActiveFlag_ORE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART IDLE line detected Flag is set or not + * @rmtoll ISR IDLE LL_USART_IsActiveFlag_IDLE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1U : 0U); +} + +/* Legacy define */ +#define LL_USART_IsActiveFlag_RXNE LL_USART_IsActiveFlag_RXNE_RXFNE + +/** + * @brief Check if the USART Read Data Register or USART RX FIFO Not Empty Flag is set or not + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll ISR RXNE_RXFNE LL_USART_IsActiveFlag_RXNE_RXFNE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE_RXFNE(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Transmission Complete Flag is set or not + * @rmtoll ISR TC LL_USART_IsActiveFlag_TC + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1U : 0U); +} + +/* Legacy define */ +#define LL_USART_IsActiveFlag_TXE LL_USART_IsActiveFlag_TXE_TXFNF + +/** + * @brief Check if the USART Transmit Data Register Empty or USART TX FIFO Not Full Flag is set or not + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll ISR TXE_TXFNF LL_USART_IsActiveFlag_TXE_TXFNF + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1U : 0U); +} + +/** + * @brief Check if the USART LIN Break Detection Flag is set or not + * @note Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll ISR LBDF LL_USART_IsActiveFlag_LBD + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_LBD(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_LBDF) == (USART_ISR_LBDF)) ? 1U : 0U); +} + +/** + * @brief Check if the USART CTS interrupt Flag is set or not + * @note Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll ISR CTSIF LL_USART_IsActiveFlag_nCTS + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_nCTS(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_CTSIF) == (USART_ISR_CTSIF)) ? 1U : 0U); +} + +/** + * @brief Check if the USART CTS Flag is set or not + * @note Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll ISR CTS LL_USART_IsActiveFlag_CTS + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CTS(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_CTS) == (USART_ISR_CTS)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Receiver Time Out Flag is set or not + * @rmtoll ISR RTOF LL_USART_IsActiveFlag_RTO + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RTO(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_RTOF) == (USART_ISR_RTOF)) ? 1U : 0U); +} + +/** + * @brief Check if the USART End Of Block Flag is set or not + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll ISR EOBF LL_USART_IsActiveFlag_EOB + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_EOB(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_EOBF) == (USART_ISR_EOBF)) ? 1U : 0U); +} + +/** + * @brief Check if the SPI Slave Underrun error flag is set or not + * @note Macro @ref IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @rmtoll ISR UDR LL_USART_IsActiveFlag_UDR + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_UDR(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_UDR) == (USART_ISR_UDR)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Auto-Baud Rate Error Flag is set or not + * @note Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll ISR ABRE LL_USART_IsActiveFlag_ABRE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABRE(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_ABRE) == (USART_ISR_ABRE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Auto-Baud Rate Flag is set or not + * @note Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll ISR ABRF LL_USART_IsActiveFlag_ABR + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABR(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_ABRF) == (USART_ISR_ABRF)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Busy Flag is set or not + * @rmtoll ISR BUSY LL_USART_IsActiveFlag_BUSY + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_BUSY(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_BUSY) == (USART_ISR_BUSY)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Character Match Flag is set or not + * @rmtoll ISR CMF LL_USART_IsActiveFlag_CM + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CM(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_CMF) == (USART_ISR_CMF)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Send Break Flag is set or not + * @rmtoll ISR SBKF LL_USART_IsActiveFlag_SBK + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_SBK(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_SBKF) == (USART_ISR_SBKF)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Receive Wake Up from mute mode Flag is set or not + * @rmtoll ISR RWU LL_USART_IsActiveFlag_RWU + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RWU(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_RWU) == (USART_ISR_RWU)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Wake Up from stop mode Flag is set or not + * @note Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll ISR WUF LL_USART_IsActiveFlag_WKUP + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_WKUP(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_WUF) == (USART_ISR_WUF)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Transmit Enable Acknowledge Flag is set or not + * @rmtoll ISR TEACK LL_USART_IsActiveFlag_TEACK + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Receive Enable Acknowledge Flag is set or not + * @rmtoll ISR REACK LL_USART_IsActiveFlag_REACK + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1U : 0U); +} + +/** + * @brief Check if the USART TX FIFO Empty Flag is set or not + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll ISR TXFE LL_USART_IsActiveFlag_TXFE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXFE(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_TXFE) == (USART_ISR_TXFE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART RX FIFO Full Flag is set or not + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll ISR RXFF LL_USART_IsActiveFlag_RXFF + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXFF(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_RXFF) == (USART_ISR_RXFF)) ? 1U : 0U); +} + +/** + * @brief Check if the Smartcard Transmission Complete Before Guard Time Flag is set or not + * @rmtoll ISR TCBGT LL_USART_IsActiveFlag_TCBGT + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TCBGT(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_TCBGT) == (USART_ISR_TCBGT)) ? 1U : 0U); +} + +/** + * @brief Check if the USART TX FIFO Threshold Flag is set or not + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll ISR TXFT LL_USART_IsActiveFlag_TXFT + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXFT(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_TXFT) == (USART_ISR_TXFT)) ? 1U : 0U); +} + +/** + * @brief Check if the USART RX FIFO Threshold Flag is set or not + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll ISR RXFT LL_USART_IsActiveFlag_RXFT + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXFT(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->ISR, USART_ISR_RXFT) == (USART_ISR_RXFT)) ? 1U : 0U); +} + +/** + * @brief Clear Parity Error Flag + * @rmtoll ICR PECF LL_USART_ClearFlag_PE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_PECF); +} + +/** + * @brief Clear Framing Error Flag + * @rmtoll ICR FECF LL_USART_ClearFlag_FE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_FECF); +} + +/** + * @brief Clear Noise Error detected Flag + * @rmtoll ICR NECF LL_USART_ClearFlag_NE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_NECF); +} + +/** + * @brief Clear OverRun Error Flag + * @rmtoll ICR ORECF LL_USART_ClearFlag_ORE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_ORECF); +} + +/** + * @brief Clear IDLE line detected Flag + * @rmtoll ICR IDLECF LL_USART_ClearFlag_IDLE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_IDLECF); +} + +/** + * @brief Clear TX FIFO Empty Flag + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll ICR TXFECF LL_USART_ClearFlag_TXFE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_TXFE(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_TXFECF); +} + +/** + * @brief Clear Transmission Complete Flag + * @rmtoll ICR TCCF LL_USART_ClearFlag_TC + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_TCCF); +} + +/** + * @brief Clear Smartcard Transmission Complete Before Guard Time Flag + * @rmtoll ICR TCBGTCF LL_USART_ClearFlag_TCBGT + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_TCBGT(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_TCBGTCF); +} + +/** + * @brief Clear LIN Break Detection Flag + * @note Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll ICR LBDCF LL_USART_ClearFlag_LBD + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_LBD(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_LBDCF); +} + +/** + * @brief Clear CTS Interrupt Flag + * @note Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll ICR CTSCF LL_USART_ClearFlag_nCTS + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_nCTS(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_CTSCF); +} + +/** + * @brief Clear Receiver Time Out Flag + * @rmtoll ICR RTOCF LL_USART_ClearFlag_RTO + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_RTO(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_RTOCF); +} + +/** + * @brief Clear End Of Block Flag + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll ICR EOBCF LL_USART_ClearFlag_EOB + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_EOB(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_EOBCF); +} + +/** + * @brief Clear SPI Slave Underrun Flag + * @note Macro @ref IS_UART_SPI_SLAVE_INSTANCE(USARTx) can be used to check whether or not + * SPI Slave mode feature is supported by the USARTx instance. + * @rmtoll ICR UDRCF LL_USART_ClearFlag_UDR + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_UDR(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_UDRCF); +} + +/** + * @brief Clear Character Match Flag + * @rmtoll ICR CMCF LL_USART_ClearFlag_CM + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_CM(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_CMCF); +} + +/** + * @brief Clear Wake Up from stop mode Flag + * @note Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll ICR WUCF LL_USART_ClearFlag_WKUP + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_ClearFlag_WKUP(USART_TypeDef *USARTx) +{ + WRITE_REG(USARTx->ICR, USART_ICR_WUCF); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_IT_Management IT_Management + * @{ + */ + +/** + * @brief Enable IDLE Interrupt + * @rmtoll CR1 IDLEIE LL_USART_EnableIT_IDLE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_IDLEIE); +} + +/* Legacy define */ +#define LL_USART_EnableIT_RXNE LL_USART_EnableIT_RXNE_RXFNE + +/** + * @brief Enable RX Not Empty and RX FIFO Not Empty Interrupt + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 RXNEIE_RXFNEIE LL_USART_EnableIT_RXNE_RXFNE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE); +} + +/** + * @brief Enable Transmission Complete Interrupt + * @rmtoll CR1 TCIE LL_USART_EnableIT_TC + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_TCIE); +} + +/* Legacy define */ +#define LL_USART_EnableIT_TXE LL_USART_EnableIT_TXE_TXFNF + +/** + * @brief Enable TX Empty and TX FIFO Not Full Interrupt + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 TXEIE_TXFNFIE LL_USART_EnableIT_TXE_TXFNF + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_TXE_TXFNF(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE); +} + +/** + * @brief Enable Parity Error Interrupt + * @rmtoll CR1 PEIE LL_USART_EnableIT_PE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_PE(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_PEIE); +} + +/** + * @brief Enable Character Match Interrupt + * @rmtoll CR1 CMIE LL_USART_EnableIT_CM + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_CM(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_CMIE); +} + +/** + * @brief Enable Receiver Timeout Interrupt + * @rmtoll CR1 RTOIE LL_USART_EnableIT_RTO + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_RTO(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_RTOIE); +} + +/** + * @brief Enable End Of Block Interrupt + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR1 EOBIE LL_USART_EnableIT_EOB + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_EOB(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_EOBIE); +} + +/** + * @brief Enable TX FIFO Empty Interrupt + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 TXFEIE LL_USART_EnableIT_TXFE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_TXFE(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_TXFEIE); +} + +/** + * @brief Enable RX FIFO Full Interrupt + * @rmtoll CR1 RXFFIE LL_USART_EnableIT_RXFF + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_RXFF(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR1, USART_CR1_RXFFIE); +} + +/** + * @brief Enable LIN Break Detection Interrupt + * @note Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LBDIE LL_USART_EnableIT_LBD + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_LBD(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR2, USART_CR2_LBDIE); +} + +/** + * @brief Enable Error Interrupt + * @note When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a framing + * error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_ISR register). + * 0: Interrupt is inhibited + * 1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_ISR register. + * @rmtoll CR3 EIE LL_USART_EnableIT_ERROR + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_EIE); +} + +/** + * @brief Enable CTS Interrupt + * @note Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 CTSIE LL_USART_EnableIT_CTS + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_CTS(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_CTSIE); +} + +/** + * @brief Enable Wake Up from Stop Mode Interrupt + * @note Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR3 WUFIE LL_USART_EnableIT_WKUP + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_WKUP(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_WUFIE); +} + +/** + * @brief Enable TX FIFO Threshold Interrupt + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 TXFTIE LL_USART_EnableIT_TXFT + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_TXFT(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_TXFTIE); +} + +/** + * @brief Enable Smartcard Transmission Complete Before Guard Time Interrupt + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 TCBGTIE LL_USART_EnableIT_TCBGT + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_TCBGT(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_TCBGTIE); +} + +/** + * @brief Enable RX FIFO Threshold Interrupt + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 RXFTIE LL_USART_EnableIT_RXFT + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableIT_RXFT(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_RXFTIE); +} + +/** + * @brief Disable IDLE Interrupt + * @rmtoll CR1 IDLEIE LL_USART_DisableIT_IDLE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_IDLE(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE); +} + +/* Legacy define */ +#define LL_USART_DisableIT_RXNE LL_USART_DisableIT_RXNE_RXFNE + +/** + * @brief Disable RX Not Empty and RX FIFO Not Empty Interrupt + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 RXNEIE_RXFNEIE LL_USART_DisableIT_RXNE_RXFNE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_RXNE_RXFNE(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE); +} + +/** + * @brief Disable Transmission Complete Interrupt + * @rmtoll CR1 TCIE LL_USART_DisableIT_TC + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_TC(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE); +} + +/* Legacy define */ +#define LL_USART_DisableIT_TXE LL_USART_DisableIT_TXE_TXFNF + +/** + * @brief Disable TX Empty and TX FIFO Not Full Interrupt + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 TXEIE_TXFNFIE LL_USART_DisableIT_TXE_TXFNF + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_TXE_TXFNF(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE); +} + +/** + * @brief Disable Parity Error Interrupt + * @rmtoll CR1 PEIE LL_USART_DisableIT_PE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_PE(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_PEIE); +} + +/** + * @brief Disable Character Match Interrupt + * @rmtoll CR1 CMIE LL_USART_DisableIT_CM + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_CM(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_CMIE); +} + +/** + * @brief Disable Receiver Timeout Interrupt + * @rmtoll CR1 RTOIE LL_USART_DisableIT_RTO + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_RTO(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_RTOIE); +} + +/** + * @brief Disable End Of Block Interrupt + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR1 EOBIE LL_USART_DisableIT_EOB + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_EOB(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_EOBIE); +} + +/** + * @brief Disable TX FIFO Empty Interrupt + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 TXFEIE LL_USART_DisableIT_TXFE + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_TXFE(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_TXFEIE); +} + +/** + * @brief Disable RX FIFO Full Interrupt + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 RXFFIE LL_USART_DisableIT_RXFF + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_RXFF(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR1, USART_CR1_RXFFIE); +} + +/** + * @brief Disable LIN Break Detection Interrupt + * @note Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LBDIE LL_USART_DisableIT_LBD + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_LBD(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR2, USART_CR2_LBDIE); +} + +/** + * @brief Disable Error Interrupt + * @note When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a framing + * error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_ISR register). + * 0: Interrupt is inhibited + * 1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_ISR register. + * @rmtoll CR3 EIE LL_USART_DisableIT_ERROR + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_ERROR(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_EIE); +} + +/** + * @brief Disable CTS Interrupt + * @note Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 CTSIE LL_USART_DisableIT_CTS + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE); +} + +/** + * @brief Disable Wake Up from Stop Mode Interrupt + * @note Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR3 WUFIE LL_USART_DisableIT_WKUP + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_WKUP(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_WUFIE); +} + +/** + * @brief Disable TX FIFO Threshold Interrupt + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 TXFTIE LL_USART_DisableIT_TXFT + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_TXFT(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_TXFTIE); +} + +/** + * @brief Disable Smartcard Transmission Complete Before Guard Time Interrupt + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 TCBGTIE LL_USART_DisableIT_TCBGT + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_TCBGT(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_TCBGTIE); +} + +/** + * @brief Disable RX FIFO Threshold Interrupt + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 RXFTIE LL_USART_DisableIT_RXFT + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableIT_RXFT(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_RXFTIE); +} + +/** + * @brief Check if the USART IDLE Interrupt source is enabled or disabled. + * @rmtoll CR1 IDLEIE LL_USART_IsEnabledIT_IDLE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1U : 0U); +} + +/* Legacy define */ +#define LL_USART_IsEnabledIT_RXNE LL_USART_IsEnabledIT_RXNE_RXFNE + +/** + * @brief Check if the USART RX Not Empty and USART RX FIFO Not Empty Interrupt is enabled or disabled. + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 RXNEIE_RXFNEIE LL_USART_IsEnabledIT_RXNE_RXFNE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Transmission Complete Interrupt is enabled or disabled. + * @rmtoll CR1 TCIE LL_USART_IsEnabledIT_TC + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TC(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE)) ? 1U : 0U); +} + +/* Legacy define */ +#define LL_USART_IsEnabledIT_TXE LL_USART_IsEnabledIT_TXE_TXFNF + +/** + * @brief Check if the USART TX Empty and USART TX FIFO Not Full Interrupt is enabled or disabled + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 TXEIE_TXFNFIE LL_USART_IsEnabledIT_TXE_TXFNF + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Parity Error Interrupt is enabled or disabled. + * @rmtoll CR1 PEIE LL_USART_IsEnabledIT_PE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_PE(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_PEIE) == (USART_CR1_PEIE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Character Match Interrupt is enabled or disabled. + * @rmtoll CR1 CMIE LL_USART_IsEnabledIT_CM + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CM(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_CMIE) == (USART_CR1_CMIE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Receiver Timeout Interrupt is enabled or disabled. + * @rmtoll CR1 RTOIE LL_USART_IsEnabledIT_RTO + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RTO(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_RTOIE) == (USART_CR1_RTOIE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART End Of Block Interrupt is enabled or disabled. + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR1 EOBIE LL_USART_IsEnabledIT_EOB + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_EOB(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_EOBIE) == (USART_CR1_EOBIE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART TX FIFO Empty Interrupt is enabled or disabled + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 TXFEIE LL_USART_IsEnabledIT_TXFE + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXFE(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_TXFEIE) == (USART_CR1_TXFEIE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART RX FIFO Full Interrupt is enabled or disabled + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR1 RXFFIE LL_USART_IsEnabledIT_RXFF + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXFF(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR1, USART_CR1_RXFFIE) == (USART_CR1_RXFFIE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART LIN Break Detection Interrupt is enabled or disabled. + * @note Macro @ref IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not + * LIN feature is supported by the USARTx instance. + * @rmtoll CR2 LBDIE LL_USART_IsEnabledIT_LBD + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_LBD(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR2, USART_CR2_LBDIE) == (USART_CR2_LBDIE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Error Interrupt is enabled or disabled. + * @rmtoll CR3 EIE LL_USART_IsEnabledIT_ERROR + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART CTS Interrupt is enabled or disabled. + * @note Macro @ref IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not + * Hardware Flow control feature is supported by the USARTx instance. + * @rmtoll CR3 CTSIE LL_USART_IsEnabledIT_CTS + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CTS(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_CTSIE) == (USART_CR3_CTSIE)) ? 1U : 0U); +} + +/** + * @brief Check if the USART Wake Up from Stop Mode Interrupt is enabled or disabled. + * @note Macro @ref IS_UART_WAKEUP_FROMSTOP_INSTANCE(USARTx) can be used to check whether or not + * Wake-up from Stop mode feature is supported by the USARTx instance. + * @rmtoll CR3 WUFIE LL_USART_IsEnabledIT_WKUP + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_WKUP(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_WUFIE) == (USART_CR3_WUFIE)) ? 1U : 0U); +} + +/** + * @brief Check if USART TX FIFO Threshold Interrupt is enabled or disabled + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 TXFTIE LL_USART_IsEnabledIT_TXFT + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXFT(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_TXFTIE) == (USART_CR3_TXFTIE)) ? 1U : 0U); +} + +/** + * @brief Check if the Smartcard Transmission Complete Before Guard Time Interrupt is enabled or disabled. + * @note Macro @ref IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not + * Smartcard feature is supported by the USARTx instance. + * @rmtoll CR3 TCBGTIE LL_USART_IsEnabledIT_TCBGT + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TCBGT(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_TCBGTIE) == (USART_CR3_TCBGTIE)) ? 1U : 0U); +} + +/** + * @brief Check if USART RX FIFO Threshold Interrupt is enabled or disabled + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll CR3 RXFTIE LL_USART_IsEnabledIT_RXFT + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXFT(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_RXFTIE) == (USART_CR3_RXFTIE)) ? 1U : 0U); +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_DMA_Management DMA_Management + * @{ + */ + +/** + * @brief Enable DMA Mode for reception + * @rmtoll CR3 DMAR LL_USART_EnableDMAReq_RX + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_DMAR); +} + +/** + * @brief Disable DMA Mode for reception + * @rmtoll CR3 DMAR LL_USART_DisableDMAReq_RX + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR); +} + +/** + * @brief Check if DMA Mode is enabled for reception + * @rmtoll CR3 DMAR LL_USART_IsEnabledDMAReq_RX + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_RX(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_DMAR) == (USART_CR3_DMAR)) ? 1U : 0U); +} + +/** + * @brief Enable DMA Mode for transmission + * @rmtoll CR3 DMAT LL_USART_EnableDMAReq_TX + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_DMAT); +} + +/** + * @brief Disable DMA Mode for transmission + * @rmtoll CR3 DMAT LL_USART_DisableDMAReq_TX + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableDMAReq_TX(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_DMAT); +} + +/** + * @brief Check if DMA Mode is enabled for transmission + * @rmtoll CR3 DMAT LL_USART_IsEnabledDMAReq_TX + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_TX(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_DMAT) == (USART_CR3_DMAT)) ? 1U : 0U); +} + +/** + * @brief Enable DMA Disabling on Reception Error + * @rmtoll CR3 DDRE LL_USART_EnableDMADeactOnRxErr + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_EnableDMADeactOnRxErr(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->CR3, USART_CR3_DDRE); +} + +/** + * @brief Disable DMA Disabling on Reception Error + * @rmtoll CR3 DDRE LL_USART_DisableDMADeactOnRxErr + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_DisableDMADeactOnRxErr(USART_TypeDef *USARTx) +{ + CLEAR_BIT(USARTx->CR3, USART_CR3_DDRE); +} + +/** + * @brief Indicate if DMA Disabling on Reception Error is disabled + * @rmtoll CR3 DDRE LL_USART_IsEnabledDMADeactOnRxErr + * @param USARTx USART Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_USART_IsEnabledDMADeactOnRxErr(USART_TypeDef *USARTx) +{ + return ((READ_BIT(USARTx->CR3, USART_CR3_DDRE) == (USART_CR3_DDRE)) ? 1U : 0U); +} + +/** + * @brief Get the data register address used for DMA transfer + * @rmtoll RDR RDR LL_USART_DMA_GetRegAddr\n + * @rmtoll TDR TDR LL_USART_DMA_GetRegAddr + * @param USARTx USART Instance + * @param Direction This parameter can be one of the following values: + * @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT + * @arg @ref LL_USART_DMA_REG_DATA_RECEIVE + * @retval Address of data register + */ +__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction) +{ + register uint32_t data_reg_addr; + + if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT) + { + /* return address of TDR register */ + data_reg_addr = (uint32_t) & (USARTx->TDR); + } + else + { + /* return address of RDR register */ + data_reg_addr = (uint32_t) & (USARTx->RDR); + } + + return data_reg_addr; +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Data_Management Data_Management + * @{ + */ + +/** + * @brief Read Receiver Data register (Receive Data value, 8 bits) + * @rmtoll RDR RDR LL_USART_ReceiveData8 + * @param USARTx USART Instance + * @retval Value between Min_Data=0x00 and Max_Data=0xFF + */ +__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx) +{ + return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU); +} + +/** + * @brief Read Receiver Data register (Receive Data value, 9 bits) + * @rmtoll RDR RDR LL_USART_ReceiveData9 + * @param USARTx USART Instance + * @retval Value between Min_Data=0x00 and Max_Data=0x1FF + */ +__STATIC_INLINE uint16_t LL_USART_ReceiveData9(USART_TypeDef *USARTx) +{ + return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR)); +} + +/** + * @brief Write in Transmitter Data Register (Transmit Data value, 8 bits) + * @rmtoll TDR TDR LL_USART_TransmitData8 + * @param USARTx USART Instance + * @param Value between Min_Data=0x00 and Max_Data=0xFF + * @retval None + */ +__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value) +{ + USARTx->TDR = Value; +} + +/** + * @brief Write in Transmitter Data Register (Transmit Data value, 9 bits) + * @rmtoll TDR TDR LL_USART_TransmitData9 + * @param USARTx USART Instance + * @param Value between Min_Data=0x00 and Max_Data=0x1FF + * @retval None + */ +__STATIC_INLINE void LL_USART_TransmitData9(USART_TypeDef *USARTx, uint16_t Value) +{ + USARTx->TDR = Value & 0x1FFUL; +} + +/** + * @} + */ + +/** @defgroup USART_LL_EF_Execution Execution + * @{ + */ + +/** + * @brief Request an Automatic Baud Rate measurement on next received data frame + * @note Macro @ref IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(USARTx) can be used to check whether or not + * Auto Baud Rate detection feature is supported by the USARTx instance. + * @rmtoll RQR ABRRQ LL_USART_RequestAutoBaudRate + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_RequestAutoBaudRate(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->RQR, USART_RQR_ABRRQ); +} + +/** + * @brief Request Break sending + * @rmtoll RQR SBKRQ LL_USART_RequestBreakSending + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_RequestBreakSending(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->RQR, USART_RQR_SBKRQ); +} + +/** + * @brief Put USART in mute mode and set the RWU flag + * @rmtoll RQR MMRQ LL_USART_RequestEnterMuteMode + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_RequestEnterMuteMode(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->RQR, USART_RQR_MMRQ); +} + +/** + * @brief Request a Receive Data and FIFO flush + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @note Allows to discard the received data without reading them, and avoid an overrun + * condition. + * @rmtoll RQR RXFRQ LL_USART_RequestRxDataFlush + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_RequestRxDataFlush(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->RQR, USART_RQR_RXFRQ); +} + +/** + * @brief Request a Transmit data and FIFO flush + * @note Macro @ref IS_UART_FIFO_INSTANCE(USARTx) can be used to check whether or not + * FIFO mode feature is supported by the USARTx instance. + * @rmtoll RQR TXFRQ LL_USART_RequestTxDataFlush + * @param USARTx USART Instance + * @retval None + */ +__STATIC_INLINE void LL_USART_RequestTxDataFlush(USART_TypeDef *USARTx) +{ + SET_BIT(USARTx->RQR, USART_RQR_TXFRQ); +} + +/** + * @} + */ + +#if defined(USE_FULL_LL_DRIVER) +/** @defgroup USART_LL_EF_Init Initialization and de-initialization functions + * @{ + */ +ErrorStatus LL_USART_DeInit(USART_TypeDef *USARTx); +ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct); +void LL_USART_StructInit(LL_USART_InitTypeDef *USART_InitStruct); +ErrorStatus LL_USART_ClockInit(USART_TypeDef *USARTx, LL_USART_ClockInitTypeDef *USART_ClockInitStruct); +void LL_USART_ClockStructInit(LL_USART_ClockInitTypeDef *USART_ClockInitStruct); +/** + * @} + */ +#endif /* USE_FULL_LL_DRIVER */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* USART1 */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_USART_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_usb.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_usb.h new file mode 100644 index 0000000..ad2e901 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_usb.h @@ -0,0 +1,237 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_usb.h + * @author MCD Application Team + * @brief Header file of USB Low Layer HAL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_USB_H +#define STM32WBxx_LL_USB_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal_def.h" + +#if defined (USB) +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup USB_LL + * @{ + */ + +/* Exported types ------------------------------------------------------------*/ + +/** + * @brief USB Mode definition + */ + + + +typedef enum +{ + USB_DEVICE_MODE = 0 +} USB_ModeTypeDef; + +/** + * @brief USB Initialization Structure definition + */ +typedef struct +{ + uint32_t dev_endpoints; /*!< Device Endpoints number. + This parameter depends on the used USB core. + This parameter must be a number between Min_Data = 1 and Max_Data = 15 */ + + uint32_t speed; /*!< USB Core speed. + This parameter can be any value of @ref USB_Core_Speed */ + + uint32_t ep0_mps; /*!< Set the Endpoint 0 Max Packet size. */ + + uint32_t phy_itface; /*!< Select the used PHY interface. + This parameter can be any value of @ref USB_Core_PHY */ + + uint32_t Sof_enable; /*!< Enable or disable the output of the SOF signal. */ + + uint32_t low_power_enable; /*!< Enable or disable Low Power mode */ + + uint32_t lpm_enable; /*!< Enable or disable Battery charging. */ + + uint32_t battery_charging_enable; /*!< Enable or disable Battery charging. */ +} USB_CfgTypeDef; + +typedef struct +{ + uint8_t num; /*!< Endpoint number + This parameter must be a number between Min_Data = 1 and Max_Data = 15 */ + + uint8_t is_in; /*!< Endpoint direction + This parameter must be a number between Min_Data = 0 and Max_Data = 1 */ + + uint8_t is_stall; /*!< Endpoint stall condition + This parameter must be a number between Min_Data = 0 and Max_Data = 1 */ + + uint8_t type; /*!< Endpoint type + This parameter can be any value of @ref USB_EP_Type */ + + uint8_t data_pid_start; /*!< Initial data PID + This parameter must be a number between Min_Data = 0 and Max_Data = 1 */ + + uint16_t pmaadress; /*!< PMA Address + This parameter can be any value between Min_addr = 0 and Max_addr = 1K */ + + uint16_t pmaaddr0; /*!< PMA Address0 + This parameter can be any value between Min_addr = 0 and Max_addr = 1K */ + + uint16_t pmaaddr1; /*!< PMA Address1 + This parameter can be any value between Min_addr = 0 and Max_addr = 1K */ + + uint8_t doublebuffer; /*!< Double buffer enable + This parameter can be 0 or 1 */ + + uint16_t tx_fifo_num; /*!< This parameter is not required by USB Device FS peripheral, it is used + only by USB OTG FS peripheral + This parameter is added to ensure compatibility across USB peripherals */ + + uint32_t maxpacket; /*!< Endpoint Max packet size + This parameter must be a number between Min_Data = 0 and Max_Data = 64KB */ + + uint8_t *xfer_buff; /*!< Pointer to transfer buffer */ + + uint32_t xfer_len; /*!< Current transfer length */ + + uint32_t xfer_count; /*!< Partial transfer length in case of multi packet transfer */ + +} USB_EPTypeDef; + + +/* Exported constants --------------------------------------------------------*/ + +/** @defgroup PCD_Exported_Constants PCD Exported Constants + * @{ + */ + + +/** @defgroup USB_LL_EP0_MPS USB Low Layer EP0 MPS + * @{ + */ +#define DEP0CTL_MPS_64 0U +#define DEP0CTL_MPS_32 1U +#define DEP0CTL_MPS_16 2U +#define DEP0CTL_MPS_8 3U +/** + * @} + */ + +/** @defgroup USB_LL_EP_Type USB Low Layer EP Type + * @{ + */ +#define EP_TYPE_CTRL 0U +#define EP_TYPE_ISOC 1U +#define EP_TYPE_BULK 2U +#define EP_TYPE_INTR 3U +#define EP_TYPE_MSK 3U +/** + * @} + */ + +/** @defgroup USB_LL Device Speed + * @{ + */ +#define USBD_FS_SPEED 2U +/** + * @} + */ + +#define BTABLE_ADDRESS 0x000U +#define PMA_ACCESS 1U + +#define EP_ADDR_MSK 0x7U +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup USB_LL_Exported_Functions USB Low Layer Exported Functions + * @{ + */ + + +HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg); +HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg); +HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx); +HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx); +HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode); +HAL_StatusTypeDef USB_SetDevSpeed(USB_TypeDef *USBx, uint8_t speed); +HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef *USBx); +HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef *USBx, uint32_t num); +HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep); +HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep); +HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep); +HAL_StatusTypeDef USB_WritePacket(USB_TypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len); +void *USB_ReadPacket(USB_TypeDef *USBx, uint8_t *dest, uint16_t len); +HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep); +HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep); +HAL_StatusTypeDef USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address); +HAL_StatusTypeDef USB_DevConnect(USB_TypeDef *USBx); +HAL_StatusTypeDef USB_DevDisconnect(USB_TypeDef *USBx); +HAL_StatusTypeDef USB_StopDevice(USB_TypeDef *USBx); +HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup); +uint32_t USB_ReadInterrupts(USB_TypeDef *USBx); +uint32_t USB_ReadDevAllOutEpInterrupt(USB_TypeDef *USBx); +uint32_t USB_ReadDevOutEPInterrupt(USB_TypeDef *USBx, uint8_t epnum); +uint32_t USB_ReadDevAllInEpInterrupt(USB_TypeDef *USBx); +uint32_t USB_ReadDevInEPInterrupt(USB_TypeDef *USBx, uint8_t epnum); +void USB_ClearInterrupts(USB_TypeDef *USBx, uint32_t interrupt); + +HAL_StatusTypeDef USB_ActivateRemoteWakeup(USB_TypeDef *USBx); +HAL_StatusTypeDef USB_DeActivateRemoteWakeup(USB_TypeDef *USBx); +void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes); +void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* defined (USB) */ + +#ifdef __cplusplus +} +#endif + + +#endif /* STM32WBxx_LL_USB_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_utils.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_utils.h new file mode 100644 index 0000000..e7c1722 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_utils.h @@ -0,0 +1,318 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_utils.h + * @author MCD Application Team + * @brief Header file of UTILS LL module. + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The LL UTILS driver contains a set of generic APIs that can be + used by user: + (+) Device electronic signature + (+) Timing functions + (+) PLL configuration functions + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_UTILS_H +#define STM32WBxx_LL_UTILS_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +/** @defgroup UTILS_LL UTILS + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup UTILS_LL_Private_Constants UTILS Private Constants + * @{ + */ + +/* Max delay can be used in LL_mDelay */ +#define LL_MAX_DELAY 0xFFFFFFFFU + +/** + * @brief Unique device ID register base address + */ +#define UID_BASE_ADDRESS UID_BASE + +/** + * @brief Flash size data register base address + */ +#define FLASHSIZE_BASE_ADDRESS FLASHSIZE_BASE + +/** + * @brief Package data register base address + */ +#define PACKAGE_BASE_ADDRESS PACKAGE_BASE + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup UTILS_LL_Private_Macros UTILS Private Macros + * @{ + */ +/** + * @} + */ +/* Exported types ------------------------------------------------------------*/ +/** @defgroup UTILS_LL_ES_INIT UTILS Exported structures + * @{ + */ +/** + * @brief UTILS PLL structure definition + */ +typedef struct +{ + uint32_t PLLM; /*!< Division factor for PLL VCO input clock. + This parameter can be a value of @ref RCC_LL_EC_PLLM_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL_ConfigDomain_SYS(). */ + + uint32_t PLLN; /*!< Multiplication factor for PLL VCO output clock. + This parameter must be a number between Min_Data = 6 and Max_Data = 127 + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL_ConfigDomain_SYS(). */ + + uint32_t PLLR; /*!< Division for the main system clock. + This parameter can be a value of @ref RCC_LL_EC_PLLR_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_PLL_ConfigDomain_SYS(). */ +} LL_UTILS_PLLInitTypeDef; + +/** + * @brief UTILS System, AHB and APB buses clock configuration structure definition + */ +typedef struct +{ + uint32_t CPU1CLKDivider; /*!< The CPU1 clock (HCLK1) divider. This clock is derived from the system clock (SYSCLK). + This parameter can be a value of @ref RCC_LL_EC_SYSCLK_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetAHBPrescaler(). */ + + uint32_t CPU2CLKDivider; /*!< The CPU2 clock (HCLK2) divider. This clock is derived from the system clock (SYSCLK). + This parameter can be a value of @ref RCC_LL_EC_SYSCLK_DIV + + This feature can be modified afterwards using unitary function + @ref LL_C2_RCC_SetAHBPrescaler(). */ + + uint32_t AHB4CLKDivider; /*!< The AHBS clock (HCLK4) divider. This clock is derived from the system clock (SYSCLK). + This parameter can be a value of @ref RCC_LL_EC_SYSCLK_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetAHB4Prescaler(). */ + + uint32_t APB1CLKDivider; /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK1). + This parameter can be a value of @ref RCC_LL_EC_APB1_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetAPB1Prescaler(). */ + + uint32_t APB2CLKDivider; /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK1). + This parameter can be a value of @ref RCC_LL_EC_APB2_DIV + + This feature can be modified afterwards using unitary function + @ref LL_RCC_SetAPB2Prescaler(). */ + +} LL_UTILS_ClkInitTypeDef; + +/** + * @} + */ + +/* Exported constants --------------------------------------------------------*/ +/** @defgroup UTILS_LL_Exported_Constants UTILS Exported Constants + * @{ + */ + +/** @defgroup UTILS_EC_HSE_BYPASS HSE Bypass activation + * @{ + */ +#define LL_UTILS_HSEBYPASS_OFF 0x00000000U /*!< HSE Bypass is not enabled */ +#define LL_UTILS_HSEBYPASS_ON 0x00000001U /*!< HSE Bypass is enabled */ +/** + * @} + */ + +/** @defgroup UTILS_EC_PACKAGETYPE PACKAGE TYPE + * @{ + */ +#define LL_UTILS_PACKAGETYPE_CSP100 0x00000011U /*!< CSP100 package type */ +#define LL_UTILS_PACKAGETYPE_CSP100_C 0x00000012U /*!< CSP100 package type w/ capfree LDO */ +#define LL_UTILS_PACKAGETYPE_QFN68 0x00000013U /*!< QFN68 package type */ +#define LL_UTILS_PACKAGETYPE_QFN68_C 0x00000014U /*!< QFN68 package type w/ capfree LDO */ +#define LL_UTILS_PACKAGETYPE_QFN48 0x0000000AU /*!< QFN48 package type */ +#define LL_UTILS_PACKAGETYPE_QFN48_C 0x00000015U /*!< QFN48 package type w/ capfree LDO */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup UTILS_LL_Exported_Functions UTILS Exported Functions + * @{ + */ + +/** @defgroup UTILS_EF_DEVICE_ELECTRONIC_SIGNATURE DEVICE ELECTRONIC SIGNATURE + * @{ + */ +/** + * @brief Get Word0 of the unique device identifier (UID based on 96 bits) + * @retval UID[31:0]: X and Y coordinates on the wafer expressed in BCD format + */ +__STATIC_INLINE uint32_t LL_GetUID_Word0(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)UID_BASE_ADDRESS))); +} + +/** + * @brief Get Word1 of the unique device identifier (UID based on 96 bits) + * @retval UID[63:32]: Wafer number (UID[39:32]) & LOT_NUM[23:0] (UID[63:40]) + */ +__STATIC_INLINE uint32_t LL_GetUID_Word1(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 4U)))); +} + +/** + * @brief Get Word2 of the unique device identifier (UID based on 96 bits) + * @retval UID[95:64]: Lot number (ASCII encoded) - LOT_NUM[55:24] + */ +__STATIC_INLINE uint32_t LL_GetUID_Word2(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 8U)))); +} + +/** + * @brief Get Flash memory size + * @note This bitfield indicates the size of the device Flash memory expressed in + * Kbytes. As an example, 0x040 corresponds to 64 Kbytes. + * @retval FLASH_SIZE[15:0]: Flash memory size + */ +__STATIC_INLINE uint32_t LL_GetFlashSize(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)FLASHSIZE_BASE_ADDRESS)) & 0x0000FFFFUL); +} + +/** + * @brief Get Package type + * @retval Returned value can be one of the following values: + * @arg @ref LL_UTILS_PACKAGETYPE_CSP100 + * @arg @ref LL_UTILS_PACKAGETYPE_CSP100_C + * @arg @ref LL_UTILS_PACKAGETYPE_QFN68 + * @arg @ref LL_UTILS_PACKAGETYPE_QFN68_C + * @arg @ref LL_UTILS_PACKAGETYPE_QFN48 + * @arg @ref LL_UTILS_PACKAGETYPE_QFN48_C + * + */ +__STATIC_INLINE uint32_t LL_GetPackageType(void) +{ + return (uint32_t)(READ_REG(*((uint32_t *)PACKAGE_BASE_ADDRESS)) & 0x1FU); +} + +/** + * @} + */ + +/** @defgroup UTILS_LL_EF_DELAY DELAY + * @{ + */ +/** + * @brief This function configures the Cortex-M SysTick source of the time base. + * @param HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq (HCLK1_Frequency field)) + * @note When a RTOS is used, it is recommended to avoid changing the SysTick + * configuration by calling this function, for a delay use rather osDelay RTOS service. + * @param Ticks Number of ticks + * @retval None + */ +__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks) +{ + /* Configure the SysTick to have interrupt in 1ms time base */ + SysTick->LOAD = (uint32_t)((HCLKFrequency / Ticks) - 1UL); /* set reload register */ + SysTick->VAL = 0UL; /* Load the SysTick Counter Value */ + SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | + SysTick_CTRL_ENABLE_Msk; /* Enable the Systick Timer */ +} + +void LL_Init1msTick(uint32_t HCLKFrequency); + +void LL_mDelay(uint32_t Delay); + +/** + * @} + */ + +/** @defgroup UTILS_EF_SYSTEM SYSTEM + * @{ + */ + +void LL_SetSystemCoreClock(uint32_t HCLKFrequency); +ErrorStatus LL_PLL_ConfigSystemClock_MSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, + LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); +ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, + LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); +ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEBypass, + LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_UTILS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_wwdg.h b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_wwdg.h new file mode 100644 index 0000000..5bc7d87 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_wwdg.h @@ -0,0 +1,331 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_wwdg.h + * @author MCD Application Team + * @brief Header file of WWDG LL module. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef STM32WBxx_LL_WWDG_H +#define STM32WBxx_LL_WWDG_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (WWDG) + +/** @defgroup WWDG_LL WWDG + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/** @defgroup WWDG_LL_Exported_Constants WWDG Exported Constants + * @{ + */ + +/** @defgroup WWDG_LL_EC_IT IT Defines + * @brief IT defines which can be used with LL_WWDG_ReadReg and LL_WWDG_WriteReg functions + * @{ + */ +#define LL_WWDG_CFR_EWI WWDG_CFR_EWI +/** + * @} + */ + +/** @defgroup WWDG_LL_EC_PRESCALER PRESCALER + * @{ + */ +#define LL_WWDG_PRESCALER_1 0x00000000u /*!< WWDG counter clock = (PCLK1/4096)/1 */ +#define LL_WWDG_PRESCALER_2 WWDG_CFR_WDGTB_0 /*!< WWDG counter clock = (PCLK1/4096)/2 */ +#define LL_WWDG_PRESCALER_4 WWDG_CFR_WDGTB_1 /*!< WWDG counter clock = (PCLK1/4096)/4 */ +#define LL_WWDG_PRESCALER_8 (WWDG_CFR_WDGTB_0 | WWDG_CFR_WDGTB_1) /*!< WWDG counter clock = (PCLK1/4096)/8 */ +#define LL_WWDG_PRESCALER_16 WWDG_CFR_WDGTB_2 /*!< WWDG counter clock = (PCLK1/4096)/16 */ +#define LL_WWDG_PRESCALER_32 (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_0) /*!< WWDG counter clock = (PCLK1/4096)/32 */ +#define LL_WWDG_PRESCALER_64 (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_1) /*!< WWDG counter clock = (PCLK1/4096)/64 */ +#define LL_WWDG_PRESCALER_128 (WWDG_CFR_WDGTB_2 | WWDG_CFR_WDGTB_1 | WWDG_CFR_WDGTB_0) /*!< WWDG counter clock = (PCLK1/4096)/128 */ +/** + * @} + */ + +/** + * @} + */ + +/* Exported macro ------------------------------------------------------------*/ +/** @defgroup WWDG_LL_Exported_Macros WWDG Exported Macros + * @{ + */ +/** @defgroup WWDG_LL_EM_WRITE_READ Common Write and read registers macros + * @{ + */ +/** + * @brief Write a value in WWDG register + * @param __INSTANCE__ WWDG Instance + * @param __REG__ Register to be written + * @param __VALUE__ Value to be written in the register + * @retval None + */ +#define LL_WWDG_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__)) + +/** + * @brief Read a value in WWDG register + * @param __INSTANCE__ WWDG Instance + * @param __REG__ Register to be read + * @retval Register value + */ +#define LL_WWDG_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__) +/** + * @} + */ + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup WWDG_LL_Exported_Functions WWDG Exported Functions + * @{ + */ + +/** @defgroup WWDG_LL_EF_Configuration Configuration + * @{ + */ +/** + * @brief Enable Window Watchdog. The watchdog is always disabled after a reset. + * @note It is enabled by setting the WDGA bit in the WWDG_CR register, + * then it cannot be disabled again except by a reset. + * This bit is set by software and only cleared by hardware after a reset. + * When WDGA = 1, the watchdog can generate a reset. + * @rmtoll CR WDGA LL_WWDG_Enable + * @param WWDGx WWDG Instance + * @retval None + */ +__STATIC_INLINE void LL_WWDG_Enable(WWDG_TypeDef *WWDGx) +{ + SET_BIT(WWDGx->CR, WWDG_CR_WDGA); +} + +/** + * @brief Checks if Window Watchdog is enabled + * @rmtoll CR WDGA LL_WWDG_IsEnabled + * @param WWDGx WWDG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_WWDG_IsEnabled(WWDG_TypeDef *WWDGx) +{ + return ((READ_BIT(WWDGx->CR, WWDG_CR_WDGA) == (WWDG_CR_WDGA)) ? 1UL : 0UL); +} + +/** + * @brief Set the Watchdog counter value to provided value (7-bits T[6:0]) + * @note When writing to the WWDG_CR register, always write 1 in the MSB b6 to avoid generating an immediate reset + * This counter is decremented every (4096 x 2expWDGTB) PCLK cycles + * A reset is produced when it rolls over from 0x40 to 0x3F (bit T6 becomes cleared) + * Setting the counter lower then 0x40 causes an immediate reset (if WWDG enabled) + * @rmtoll CR T LL_WWDG_SetCounter + * @param WWDGx WWDG Instance + * @param Counter 0..0x7F (7 bit counter value) + * @retval None + */ +__STATIC_INLINE void LL_WWDG_SetCounter(WWDG_TypeDef *WWDGx, uint32_t Counter) +{ + MODIFY_REG(WWDGx->CR, WWDG_CR_T, Counter); +} + +/** + * @brief Return current Watchdog Counter Value (7 bits counter value) + * @rmtoll CR T LL_WWDG_GetCounter + * @param WWDGx WWDG Instance + * @retval 7 bit Watchdog Counter value + */ +__STATIC_INLINE uint32_t LL_WWDG_GetCounter(WWDG_TypeDef *WWDGx) +{ + return (READ_BIT(WWDGx->CR, WWDG_CR_T)); +} + +/** + * @brief Set the time base of the prescaler (WDGTB). + * @note Prescaler is used to apply ratio on PCLK clock, so that Watchdog counter + * is decremented every (4096 x 2expWDGTB) PCLK cycles + * @rmtoll CFR WDGTB LL_WWDG_SetPrescaler + * @param WWDGx WWDG Instance + * @param Prescaler This parameter can be one of the following values: + * @arg @ref LL_WWDG_PRESCALER_1 + * @arg @ref LL_WWDG_PRESCALER_2 + * @arg @ref LL_WWDG_PRESCALER_4 + * @arg @ref LL_WWDG_PRESCALER_8 + * @arg @ref LL_WWDG_PRESCALER_16 + * @arg @ref LL_WWDG_PRESCALER_32 + * @arg @ref LL_WWDG_PRESCALER_64 + * @arg @ref LL_WWDG_PRESCALER_128 + * @retval None + */ +__STATIC_INLINE void LL_WWDG_SetPrescaler(WWDG_TypeDef *WWDGx, uint32_t Prescaler) +{ + MODIFY_REG(WWDGx->CFR, WWDG_CFR_WDGTB, Prescaler); +} + +/** + * @brief Return current Watchdog Prescaler Value + * @rmtoll CFR WDGTB LL_WWDG_GetPrescaler + * @param WWDGx WWDG Instance + * @retval Returned value can be one of the following values: + * @arg @ref LL_WWDG_PRESCALER_1 + * @arg @ref LL_WWDG_PRESCALER_2 + * @arg @ref LL_WWDG_PRESCALER_4 + * @arg @ref LL_WWDG_PRESCALER_8 + * @arg @ref LL_WWDG_PRESCALER_16 + * @arg @ref LL_WWDG_PRESCALER_32 + * @arg @ref LL_WWDG_PRESCALER_64 + * @arg @ref LL_WWDG_PRESCALER_128 + */ +__STATIC_INLINE uint32_t LL_WWDG_GetPrescaler(WWDG_TypeDef *WWDGx) +{ + return (READ_BIT(WWDGx->CFR, WWDG_CFR_WDGTB)); +} + +/** + * @brief Set the Watchdog Window value to be compared to the downcounter (7-bits W[6:0]). + * @note This window value defines when write in the WWDG_CR register + * to program Watchdog counter is allowed. + * Watchdog counter value update must occur only when the counter value + * is lower than the Watchdog window register value. + * Otherwise, a MCU reset is generated if the 7-bit Watchdog counter value + * (in the control register) is refreshed before the downcounter has reached + * the watchdog window register value. + * Physically is possible to set the Window lower then 0x40 but it is not recommended. + * To generate an immediate reset, it is possible to set the Counter lower than 0x40. + * @rmtoll CFR W LL_WWDG_SetWindow + * @param WWDGx WWDG Instance + * @param Window 0x00..0x7F (7 bit Window value) + * @retval None + */ +__STATIC_INLINE void LL_WWDG_SetWindow(WWDG_TypeDef *WWDGx, uint32_t Window) +{ + MODIFY_REG(WWDGx->CFR, WWDG_CFR_W, Window); +} + +/** + * @brief Return current Watchdog Window Value (7 bits value) + * @rmtoll CFR W LL_WWDG_GetWindow + * @param WWDGx WWDG Instance + * @retval 7 bit Watchdog Window value + */ +__STATIC_INLINE uint32_t LL_WWDG_GetWindow(WWDG_TypeDef *WWDGx) +{ + return (READ_BIT(WWDGx->CFR, WWDG_CFR_W)); +} + +/** + * @} + */ + +/** @defgroup WWDG_LL_EF_FLAG_Management FLAG_Management + * @{ + */ +/** + * @brief Indicates if the WWDG Early Wakeup Interrupt Flag is set or not. + * @note This bit is set by hardware when the counter has reached the value 0x40. + * It must be cleared by software by writing 0. + * A write of 1 has no effect. This bit is also set if the interrupt is not enabled. + * @rmtoll SR EWIF LL_WWDG_IsActiveFlag_EWKUP + * @param WWDGx WWDG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_WWDG_IsActiveFlag_EWKUP(WWDG_TypeDef *WWDGx) +{ + return ((READ_BIT(WWDGx->SR, WWDG_SR_EWIF) == (WWDG_SR_EWIF)) ? 1UL : 0UL); +} + +/** + * @brief Clear WWDG Early Wakeup Interrupt Flag (EWIF) + * @rmtoll SR EWIF LL_WWDG_ClearFlag_EWKUP + * @param WWDGx WWDG Instance + * @retval None + */ +__STATIC_INLINE void LL_WWDG_ClearFlag_EWKUP(WWDG_TypeDef *WWDGx) +{ + WRITE_REG(WWDGx->SR, ~WWDG_SR_EWIF); +} + +/** + * @} + */ + +/** @defgroup WWDG_LL_EF_IT_Management IT_Management + * @{ + */ +/** + * @brief Enable the Early Wakeup Interrupt. + * @note When set, an interrupt occurs whenever the counter reaches value 0x40. + * This interrupt is only cleared by hardware after a reset + * @rmtoll CFR EWI LL_WWDG_EnableIT_EWKUP + * @param WWDGx WWDG Instance + * @retval None + */ +__STATIC_INLINE void LL_WWDG_EnableIT_EWKUP(WWDG_TypeDef *WWDGx) +{ + SET_BIT(WWDGx->CFR, WWDG_CFR_EWI); +} + +/** + * @brief Check if Early Wakeup Interrupt is enabled + * @rmtoll CFR EWI LL_WWDG_IsEnabledIT_EWKUP + * @param WWDGx WWDG Instance + * @retval State of bit (1 or 0). + */ +__STATIC_INLINE uint32_t LL_WWDG_IsEnabledIT_EWKUP(WWDG_TypeDef *WWDGx) +{ + return ((READ_BIT(WWDGx->CFR, WWDG_CFR_EWI) == (WWDG_CFR_EWI)) ? 1UL : 0UL); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* WWDG */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* STM32WBxx_LL_WWDG_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c new file mode 100644 index 0000000..a778bff --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c @@ -0,0 +1,852 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal.c + * @author MCD Application Team + * @brief HAL module driver. + * This is the common part of the HAL initialization + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The common HAL driver contains a set of generic and common APIs that can be + used by the PPP peripheral drivers and the user to start using the HAL. + [..] + The HAL contains two APIs' categories: + (+) Common HAL APIs + (+) Services HAL APIs + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup HAL + * @brief HAL module driver + * @{ + */ + +#ifdef HAL_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/** @defgroup HAL_Private_Constants HAL Private Constants + * @{ + */ +/** + * @brief STM32WBxx HAL Driver version number + */ +#define __STM32WBxx_HAL_VERSION_MAIN (0x01U) /*!< [31:24] main version */ +#define __STM32WBxx_HAL_VERSION_SUB1 (0x05U) /*!< [23:16] sub1 version */ +#define __STM32WBxx_HAL_VERSION_SUB2 (0x00U) /*!< [15:8] sub2 version */ +#define __STM32WBxx_HAL_VERSION_RC (0x00U) /*!< [7:0] release candidate */ +#define __STM32WBxx_HAL_VERSION ((__STM32WBxx_HAL_VERSION_MAIN << 24U)\ + |(__STM32WBxx_HAL_VERSION_SUB1 << 16U)\ + |(__STM32WBxx_HAL_VERSION_SUB2 << 8U )\ + |(__STM32WBxx_HAL_VERSION_RC)) + +#if defined(VREFBUF) +#define VREFBUF_TIMEOUT_VALUE 10U /* 10 ms */ +#endif + +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Exported variables ---------------------------------------------------------*/ +/** @defgroup HAL_Exported_Variables HAL Exported Variables + * @{ + */ +__IO uint32_t uwTick; +uint32_t uwTickPrio = (1UL << __NVIC_PRIO_BITS); /* Invalid PRIO */ +HAL_TickFreqTypeDef uwTickFreq = HAL_TICK_FREQ_DEFAULT; /* 1KHz */ +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup HAL_Exported_Functions + * @{ + */ + +/** @addtogroup HAL_Exported_Functions_Group1 + * @brief HAL Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### HAL Initialization and Configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Initialize the Flash interface the NVIC allocation and initial time base + clock configuration. + (+) De-initialize common part of the HAL. + (+) Configure the time base source to have 1ms time base with a dedicated + Tick interrupt priority. + (++) SysTick timer is used by default as source of time base, but user + can eventually implement his proper time base source (a general purpose + timer for example or other time source), keeping in mind that Time base + duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and + handled in milliseconds basis. + (++) Time base configuration function (HAL_InitTick ()) is called automatically + at the beginning of the program after reset by HAL_Init() or at any time + when clock is configured, by HAL_RCC_ClockConfig(). + (++) Source of time base is configured to generate interrupts at regular + time intervals. Care must be taken if HAL_Delay() is called from a + peripheral ISR process, the Tick interrupt line must have higher priority + (numerically lower) than the peripheral interrupt. Otherwise the caller + ISR process will be blocked. + (++) functions affecting time base configurations are declared as __weak + to make override possible in case of other implementations in user file. +@endverbatim + * @{ + */ + +/** + * @brief This function is used to initialize the HAL Library; it must be the first + * instruction to be executed in the main program (before to call any other + * HAL function), it performs the following: + * Configure the Flash prefetch, instruction and Data caches. + * Configures the SysTick to generate an interrupt each 1 millisecond, + * which is clocked by the MSI (at this stage, the clock is not yet + * configured and thus the system is running from the internal MSI at 4 MHz). + * Set NVIC Group Priority to 4. + * Calls the HAL_MspInit() callback function defined in user file + * "stm32wbxx_hal_msp.c" to do the global low level hardware initialization + * + * @note SysTick is used as time base for the HAL_Delay() function, the application + * need to ensure that the SysTick time base is always set to 1 millisecond + * to have correct HAL operation. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_Init(void) +{ + HAL_StatusTypeDef status = HAL_OK; + /* Configure Flash prefetch, Instruction cache, Data cache */ + /* Default configuration at reset is: */ + /* - Prefetch disabled */ + /* - Instruction cache enabled */ + /* - Data cache enabled */ +#if (INSTRUCTION_CACHE_ENABLE == 0U) + __HAL_FLASH_INSTRUCTION_CACHE_DISABLE(); +#endif /* INSTRUCTION_CACHE_ENABLE */ + +#if (DATA_CACHE_ENABLE == 0U) + __HAL_FLASH_DATA_CACHE_DISABLE(); +#endif /* DATA_CACHE_ENABLE */ + +#if (PREFETCH_ENABLE != 0U) + __HAL_FLASH_PREFETCH_BUFFER_ENABLE(); +#endif /* PREFETCH_ENABLE */ + + /* Set Interrupt Group Priority */ + HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); + + /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */ + if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK) + { + status = HAL_ERROR; + } + else + { + /* Init the low level hardware */ + HAL_MspInit(); + } + + /* Return function status */ + return status; +} + +/** + * @brief This function de-Initializes common part of the HAL and stops the source of time base. + * @note This function is optional. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DeInit(void) +{ + /* Reset of all peripherals */ + __HAL_RCC_APB1_FORCE_RESET(); + __HAL_RCC_APB1_RELEASE_RESET(); + + __HAL_RCC_APB2_FORCE_RESET(); + __HAL_RCC_APB2_RELEASE_RESET(); + + __HAL_RCC_APB3_FORCE_RESET(); + __HAL_RCC_APB3_RELEASE_RESET(); + + __HAL_RCC_AHB1_FORCE_RESET(); + __HAL_RCC_AHB1_RELEASE_RESET(); + + __HAL_RCC_AHB2_FORCE_RESET(); + __HAL_RCC_AHB2_RELEASE_RESET(); + + __HAL_RCC_AHB3_FORCE_RESET(); + __HAL_RCC_AHB3_RELEASE_RESET(); + + /* De-Init the low level hardware */ + HAL_MspDeInit(); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Initialize the MSP. + * @retval None + */ +__weak void HAL_MspInit(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes the MSP. + * @retval None + */ +__weak void HAL_MspDeInit(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief This function configures the source of the time base: + * The time source is configured to have 1ms time base with a dedicated + * Tick interrupt priority. + * @note This function is called automatically at the beginning of program after + * reset by HAL_Init() or at any time when clock is reconfigured by HAL_RCC_ClockConfig(). + * @note In the default implementation, SysTick timer is the source of time base. + * It is used to generate interrupts at regular time intervals. + * Care must be taken if HAL_Delay() is called from a peripheral ISR process, + * The SysTick interrupt must have higher priority (numerically lower) + * than the peripheral interrupt. Otherwise the caller ISR process will be blocked. + * The function is declared as __weak to be overwritten in case of other + * implementation in user file. + * @param TickPriority Tick interrupt priority. + * @retval HAL status + */ +__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (uwTickFreq != 0U) + { + /*Configure the SysTick to have interrupt in 1ms time basis*/ + if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/ (1000U /uwTickFreq)) == 0U) + { + /* Configure the SysTick IRQ priority */ + if (TickPriority < (1UL << __NVIC_PRIO_BITS)) + { + HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U); + uwTickPrio = TickPriority; + } + else + { + status = HAL_ERROR; + } + } + else + { + status = HAL_ERROR; + } + } + else + { + status = HAL_ERROR; + } + + /* Return function status */ + return status; +} + +/** + * @} + */ + +/** @addtogroup HAL_Exported_Functions_Group2 + * @brief HAL Control functions + * +@verbatim + =============================================================================== + ##### HAL Control functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Provide a tick value in millisecond + (+) Provide a blocking delay in millisecond + (+) Suspend the time base source interrupt + (+) Resume the time base source interrupt + (+) Get the HAL API driver version + (+) Get the device revision identifier + (+) Get the device identifier + (+) Get the unique device identifier + +@endverbatim + * @{ + */ + +/** + * @brief This function is called to increment a global variable "uwTick" + * used as application time base. + * @note In the default implementation, this variable is incremented each 1ms + * in SysTick ISR. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @retval None + */ +__weak void HAL_IncTick(void) +{ + uwTick += (uint32_t)uwTickFreq; +} + +/** + * @brief Provides a tick value in millisecond. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @retval tick value + */ +__weak uint32_t HAL_GetTick(void) +{ + return uwTick; +} + +/** + * @brief This function returns a tick priority. + * @retval tick priority + */ +uint32_t HAL_GetTickPrio(void) +{ + return uwTickPrio; +} + +/** + * @brief Set new tick Freq. + * @retval Status + */ +HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq) +{ + HAL_StatusTypeDef status = HAL_OK; + HAL_TickFreqTypeDef prevTickFreq; + + assert_param(IS_TICKFREQ(Freq)); + + if (uwTickFreq != Freq) + { + /* Back up uwTickFreq frequency */ + prevTickFreq = uwTickFreq; + + /* Update uwTickFreq global variable used by HAL_InitTick() */ + uwTickFreq = Freq; + + /* Apply the new tick Freq */ + status = HAL_InitTick(uwTickPrio); + + if (status != HAL_OK) + { + /* Restore previous tick frequency */ + uwTickFreq = prevTickFreq; + } + } + + return status; +} + +/** + * @brief Return tick frequency. + * @retval tick period in Hz + */ +HAL_TickFreqTypeDef HAL_GetTickFreq(void) +{ + return uwTickFreq; +} + +/** + * @brief This function provides minimum delay (in milliseconds) based + * on variable incremented. + * @note In the default implementation , SysTick timer is the source of time base. + * It is used to generate interrupts at regular time intervals where uwTick + * is incremented. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @param Delay specifies the delay time length, in milliseconds. + * @retval None + */ + __weak void HAL_Delay(uint32_t Delay) + { + uint32_t tickstart = HAL_GetTick(); + uint32_t wait = Delay; + + /* Add a freq to guarantee minimum wait */ + if (wait < HAL_MAX_DELAY) + { + wait += (uint32_t)(uwTickFreq); + } + + while ((HAL_GetTick() - tickstart) < wait) + { + } + } + + +/** + * @brief Suspend Tick increment. + * @note In the default implementation , SysTick timer is the source of time base. It is + * used to generate interrupts at regular time intervals. Once HAL_SuspendTick() + * is called, the SysTick interrupt will be disabled and so Tick increment + * is suspended. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @retval None + */ +__weak void HAL_SuspendTick(void) +{ + /* Disable SysTick Interrupt */ + CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk); +} + +/** + * @brief Resume Tick increment. + * @note In the default implementation , SysTick timer is the source of time base. It is + * used to generate interrupts at regular time intervals. Once HAL_ResumeTick() + * is called, the SysTick interrupt will be enabled and so Tick increment + * is resumed. + * @note This function is declared as __weak to be overwritten in case of other + * implementations in user file. + * @retval None + */ +__weak void HAL_ResumeTick(void) +{ + /* Enable SysTick Interrupt */ + SET_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk); +} + +/** + * @brief Returns the HAL revision + * @retval version : 0xXYZR (8bits for each decimal, R for RC) + */ +uint32_t HAL_GetHalVersion(void) +{ + return __STM32WBxx_HAL_VERSION; +} + +/** + * @brief Returns the device revision identifier. + * @retval Device revision identifier + */ +uint32_t HAL_GetREVID(void) +{ + return(LL_DBGMCU_GetRevisionID()); +} + +/** + * @brief Returns the device identifier. + * @retval Device identifier + */ +uint32_t HAL_GetDEVID(void) +{ + return(LL_DBGMCU_GetDeviceID()); +} + +/** + * @brief Return the first word of the unique device identifier (UID based on 96 bits) + * @retval Device identifier + */ +uint32_t HAL_GetUIDw0(void) +{ + return(READ_REG(*((uint32_t *)UID_BASE))); +} + +/** + * @brief Return the second word of the unique device identifier (UID based on 96 bits) + * @retval Device identifier + */ +uint32_t HAL_GetUIDw1(void) +{ + return(READ_REG(*((uint32_t *)(UID_BASE + 4U)))); +} + +/** + * @brief Return the third word of the unique device identifier (UID based on 96 bits) + * @retval Device identifier + */ +uint32_t HAL_GetUIDw2(void) +{ + return(READ_REG(*((uint32_t *)(UID_BASE + 8U)))); +} + +/** + * @} + */ + +/** @addtogroup HAL_Exported_Functions_Group3 + * @brief HAL Debug functions + * +@verbatim + =============================================================================== + ##### HAL Debug functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Enable/Disable Debug module during SLEEP mode + (+) Enable/Disable Debug module during STOP mode + (+) Enable/Disable Debug module during STANDBY mode + +@endverbatim + * @{ + */ + +/** + * @brief Enable the Debug Module during SLEEP mode + * @retval None + */ +void HAL_DBGMCU_EnableDBGSleepMode(void) +{ + LL_DBGMCU_EnableDBGSleepMode(); +} + +/** + * @brief Disable the Debug Module during SLEEP mode + * @retval None + */ +void HAL_DBGMCU_DisableDBGSleepMode(void) +{ + LL_DBGMCU_DisableDBGSleepMode(); +} + +/** + * @brief Enable the Debug Module during STOP mode + * @retval None + */ +void HAL_DBGMCU_EnableDBGStopMode(void) +{ + LL_DBGMCU_EnableDBGStopMode(); +} + +/** + * @brief Disable the Debug Module during STOP mode + * @retval None + */ +void HAL_DBGMCU_DisableDBGStopMode(void) +{ + LL_DBGMCU_DisableDBGStopMode(); +} + +/** + * @brief Enable the Debug Module during STANDBY mode + * @retval None + */ +void HAL_DBGMCU_EnableDBGStandbyMode(void) +{ + LL_DBGMCU_EnableDBGStandbyMode(); +} + +/** + * @brief Disable the Debug Module during STANDBY mode + * @retval None + */ +void HAL_DBGMCU_DisableDBGStandbyMode(void) +{ + LL_DBGMCU_DisableDBGStandbyMode(); +} + +/** + * @} + */ + +/** @defgroup HAL_Exported_Functions_Group4 HAL System Configuration functions + * @brief HAL System Configuration functions + * +@verbatim + =============================================================================== + ##### HAL system configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Start a hardware SRAM2 erase operation + (+) Disable CPU2 SRAM fetch (execution) + (+) Configure the Voltage reference buffer + (+) Enable/Disable the Voltage reference buffer + (+) Enable/Disable the I/O analog switch voltage booster + (+) Enable/Disable the access for security IP (AES1, AES2, PKA, RNG) + (+) Enable/Disable the access for security IP (AES2, PKA, RNG) + +@endverbatim + * @{ + */ + +/** + * @brief Start a hardware SRAM2 erase operation. + * @note As long as SRAM2 is not erased the SRAM2ER bit will be set. + * This bit is automatically reset at the end of the SRAM2 erase operation. + * @retval None + */ +void HAL_SYSCFG_SRAM2Erase(void) +{ + /* unlock the write protection of the SRAM2ER bit */ + __HAL_SYSCFG_SRAM2_WRP_UNLOCK(); + /* Starts a hardware SRAM2 erase operation*/ + __HAL_SYSCFG_SRAM2_ERASE(); +} + +/** + * @brief Disable CPU2 SRAM fetch (execution) (This bit can be set by Firmware + * and will only be reset by a Hardware reset, including a reset after Standby.) + * @note Firmware writing 0 has no effect. + * @retval None + */ +void HAL_SYSCFG_DisableSRAMFetch(void) +{ + LL_SYSCFG_DisableSRAMFetch(); +} + +/** + * @brief Check if CPU2 SRAM fetch is enabled + * @retval State of bit (1 or 0). + */ +uint32_t HAL_SYSCFG_IsEnabledSRAMFetch(void) +{ + return (LL_SYSCFG_IsEnabledSRAMFetch()); +} + +#if defined(VREFBUF) +/** + * @brief Configure the internal voltage reference buffer voltage scale. + * @param VoltageScaling specifies the output voltage to achieve + * This parameter can be one of the following values: + * @arg @ref SYSCFG_VREFBUF_VOLTAGE_SCALE0 : VREF_OUT1 around 2.048 V. + * This requires VDDA equal to or higher than 2.4 V. + * @arg @ref SYSCFG_VREFBUF_VOLTAGE_SCALE1 : VREF_OUT1 around 2.5 V. + * This requires VDDA equal to or higher than 2.8 V. + * @note Retrieve the TrimmingValue from factory located at + * VREFBUF_SC0_CAL_ADDR or VREFBUF_SC1_CAL_ADDR addresses. + * @retval None + */ +void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling) +{ + uint32_t TrimmingValue; + + /* Check the parameters */ + assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling)); + + LL_VREFBUF_SetVoltageScaling(VoltageScaling); + + /* Restrieve Calibration data and store them into trimming field */ + if (VoltageScaling == SYSCFG_VREFBUF_VOLTAGE_SCALE0) + { + TrimmingValue = ((uint32_t) *VREFBUF_SC0_CAL_ADDR) & 0x3FU; + } + else + { + TrimmingValue = ((uint32_t) *VREFBUF_SC1_CAL_ADDR) & 0x3FU; + } + assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue)); + + HAL_SYSCFG_VREFBUF_TrimmingConfig(TrimmingValue); +} + +/** + * @brief Configure the internal voltage reference buffer high impedance mode. + * @param Mode specifies the high impedance mode + * This parameter can be one of the following values: + * @arg @ref SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE : VREF+ pin is internally connect to VREFINT output. + * @arg @ref SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE : VREF+ pin is high impedance. + * @retval HAL_OK/HAL_TIMEOUT + */ +void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode) +{ + + /* Check the parameters */ + assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode)); + + MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode); +} + +/** + * @brief Tune the Internal Voltage Reference buffer (VREFBUF). + * @note Each VrefBuf voltage scale is calibrated in production for each device, + * data stored in flash memory. + * Function @ref HAL_SYSCFG_VREFBUF_VoltageScalingConfig retrieves and + * applies this calibration data as trimming value at each scale change. + * Therefore, optionally, function @ref HAL_SYSCFG_VREFBUF_TrimmingConfig + * can be used in a second time to fine tune the trimming. + * @param TrimmingValue specifies trimming code for VREFBUF calibration + * This parameter can be a number between Min_Data = 0x00 and Max_Data = 0x3F + * @retval None + */ +void HAL_SYSCFG_VREFBUF_TrimmingConfig(uint32_t TrimmingValue) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_VREFBUF_TRIMMING(TrimmingValue)); + + LL_VREFBUF_SetTrimming(TrimmingValue); + +} + +/** + * @brief Enable the Internal Voltage Reference buffer (VREFBUF). + * @retval HAL_OK/HAL_TIMEOUT + */ +HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void) +{ + uint32_t tickstart; + + LL_VREFBUF_Enable(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait for VRR bit */ + while(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0U) + { + if((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + return HAL_OK; +} + +/** + * @brief Disable the Internal Voltage Reference buffer (VREFBUF). + * + * @retval None + */ +void HAL_SYSCFG_DisableVREFBUF(void) +{ + LL_VREFBUF_Disable(); +} +#endif /* VREFBUF */ + +/** + * @brief Enable the I/O analog switch voltage booster + * + * @retval None + */ +void HAL_SYSCFG_EnableIOBooster(void) +{ + LL_SYSCFG_EnableAnalogBooster(); +} + +/** + * @brief Disable the I/O analog switch voltage booster + * + * @retval None + */ +void HAL_SYSCFG_DisableIOBooster(void) +{ + LL_SYSCFG_DisableAnalogBooster(); +} + +/** + * @brief Enable the I/O analog switch supplied by VDD + * @note To be used when I/O analog switch voltage booster is not enabled + * @retval None + */ +void HAL_SYSCFG_EnableIOVdd(void) +{ + LL_SYSCFG_EnableAnalogGpioSwitch(); +} + +/** + * @brief Disable the I/O analog switch supplied by VDD + * + * @retval None + */ +void HAL_SYSCFG_DisableIOVdd(void) +{ + LL_SYSCFG_DisableAnalogGpioSwitch(); +} + +/** + * @brief Enable the access for security IP + * @note When the system is secure (ESE = 1), this register provides write access security and can + * only be written by the CPU2. A write access from the CPU1 will be ignored and a bus error + * is generated. + * @param SecurityAccess This parameter can be a combination of the following values: + * @arg @ref HAL_SYSCFG_SECURE_ACCESS_AES1 + * @arg @ref HAL_SYSCFG_SECURE_ACCESS_AES2 + * @arg @ref HAL_SYSCFG_SECURE_ACCESS_PKA + * @arg @ref HAL_SYSCFG_SECURE_ACCESS_RNG + * @retval None + */ +void HAL_SYSCFG_EnableSecurityAccess(uint32_t SecurityAccess) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_SECURITY_ACCESS(SecurityAccess)); + + LL_SYSCFG_EnableSecurityAccess(SecurityAccess); +} + +/** + * @brief Disable the access for security IP + * @note When the system is secure (ESE = 1), this register provides write access security and can + * only be written by the CPU2. A write access from the CPU1 will be ignored and a bus error + * is generated. + * @param SecurityAccess This parameter can be a combination of the following values: + * @arg @ref HAL_SYSCFG_SECURE_ACCESS_AES1 + * @arg @ref HAL_SYSCFG_SECURE_ACCESS_AES2 + * @arg @ref HAL_SYSCFG_SECURE_ACCESS_PKA + * @arg @ref HAL_SYSCFG_SECURE_ACCESS_RNG + * @retval None + */ +void HAL_SYSCFG_DisableSecurityAccess(uint32_t SecurityAccess) +{ + /* Check the parameters */ + assert_param(IS_SYSCFG_SECURITY_ACCESS(SecurityAccess)); + + LL_SYSCFG_DisableSecurityAccess(SecurityAccess); +} + +/** + * @brief Indicate if access for security IP is enabled + * @param SecurityAccess This parameter can be one of the following values: + * @arg @ref HAL_SYSCFG_SECURE_ACCESS_AES1 + * @arg @ref HAL_SYSCFG_SECURE_ACCESS_AES2 + * @arg @ref HAL_SYSCFG_SECURE_ACCESS_PKA + * @arg @ref HAL_SYSCFG_SECURE_ACCESS_RNG + * @retval State of bit (1 or 0). + */ +uint32_t HAL_SYSCFG_IsEnabledSecurityAccess(uint32_t SecurityAccess) +{ + return (LL_SYSCFG_IsEnabledSecurityAccess(SecurityAccess)); +} +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c new file mode 100644 index 0000000..ecf52d2 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c @@ -0,0 +1,3252 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_adc.c + * @author MCD Application Team + * @brief This file provides firmware functions to manage the following + * functionalities of the Analog to Digital Convertor (ADC) + * peripheral: + * + Initialization and de-initialization functions + * ++ Initialization and Configuration of ADC + * + Operation functions + * ++ Start, stop, get result of conversions of regular + * group, using 3 possible modes: polling, interruption or DMA. + * + Control functions + * ++ Channels configuration on regular group + * ++ Analog Watchdog configuration + * + State functions + * ++ ADC state machine management + * ++ Interrupts and flags management + * Other functions (extended functions) are available in file + * "stm32wbxx_hal_adc_ex.c". + * + @verbatim + ============================================================================== + ##### ADC peripheral features ##### + ============================================================================== + [..] + (+) 12-bit, 10-bit, 8-bit or 6-bit configurable resolution. + + (+) Interrupt generation at the end of regular conversion and in case of + analog watchdog or overrun events. + + (+) Single and continuous conversion modes. + + (+) Scan mode for conversion of several channels sequentially. + + (+) Data alignment with in-built data coherency. + + (+) Programmable sampling time (channel wise) + + (+) External trigger (timer or EXTI) with configurable polarity + + (+) DMA request generation for transfer of conversions data of regular group. + + (+) ADC channels selectable single/differential input. + + (+) ADC offset shared on 4 offset instances. + (+) ADC calibration + + (+) ADC conversion of regular group. + + (+) ADC supply requirements: 1.62 V to 3.6 V. + + (+) ADC input range: from Vref- (connected to Vssa) to Vref+ (connected to + Vdda or to an external voltage reference). + + + ##### How to use this driver ##### + ============================================================================== + [..] + + *** Configuration of top level parameters related to ADC *** + ============================================================ + [..] + + (#) Enable the ADC interface + (++) As prerequisite, ADC clock must be configured at RCC top level. + + (++) Two clock settings are mandatory: + (+++) ADC clock (core clock, also possibly conversion clock). + + (+++) ADC clock (conversions clock). + Two possible clock sources: synchronous clock derived from AHB2 clock + or asynchronous clock derived from system clock, PLLSAI1 (output divider R) or the PLL system (output divider P) + running up to 64MHz. + + (+++) Example: + Into HAL_ADC_MspInit() (recommended code location) or with + other device clock parameters configuration: + (+++) __HAL_RCC_ADC_CLK_ENABLE(); (mandatory) + + RCC_ADCCLKSOURCE_PLL enable: (optional: if asynchronous clock selected) + (+++) RCC_PeriphClkInitTypeDef RCC_PeriphClkInit; + (+++) PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC; + (+++) PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLL; + (+++) HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit); + + (++) ADC clock source and clock prescaler are configured at ADC level with + parameter "ClockPrescaler" using function HAL_ADC_Init(). + + (#) ADC pins configuration + (++) Enable the clock for the ADC GPIOs + using macro __HAL_RCC_GPIOx_CLK_ENABLE() + (++) Configure these ADC pins in analog mode + using function HAL_GPIO_Init() + + (#) Optionally, in case of usage of ADC with interruptions: + (++) Configure the NVIC for ADC + using function HAL_NVIC_EnableIRQ(ADCx_IRQn) + (++) Insert the ADC interruption handler function HAL_ADC_IRQHandler() + into the function of corresponding ADC interruption vector + ADCx_IRQHandler(). + + (#) Optionally, in case of usage of DMA: + (++) Configure the DMA (DMA channel, mode normal or circular, ...) + using function HAL_DMA_Init(). + (++) Configure the NVIC for DMA + using function HAL_NVIC_EnableIRQ(DMAx_Channelx_IRQn) + (++) Insert the ADC interruption handler function HAL_ADC_IRQHandler() + into the function of corresponding DMA interruption vector + DMAx_Channelx_IRQHandler(). + + *** Configuration of ADC, group regular, channels parameters *** + ================================================================ + [..] + + (#) Configure the ADC parameters (resolution, data alignment, ...) + and regular group parameters (conversion trigger, sequencer, ...) + using function HAL_ADC_Init(). + + (#) Configure the channels for regular group parameters (channel number, + channel rank into sequencer, ..., into regular group) + using function HAL_ADC_ConfigChannel(). + + (#) Optionally, configure the analog watchdog parameters (channels + monitored, thresholds, ...) + using function HAL_ADC_AnalogWDGConfig(). + + *** Execution of ADC conversions *** + ==================================== + [..] + + (#) Optionally, perform an automatic ADC calibration to improve the + conversion accuracy + using function HAL_ADCEx_Calibration_Start(). + + (#) ADC driver can be used among three modes: polling, interruption, + transfer by DMA. + + (++) ADC conversion by polling: + (+++) Activate the ADC peripheral and start conversions + using function HAL_ADC_Start() + (+++) Wait for ADC conversion completion + using function HAL_ADC_PollForConversion() + (+++) Retrieve conversion results + using function HAL_ADC_GetValue() + (+++) Stop conversion and disable the ADC peripheral + using function HAL_ADC_Stop() + + (++) ADC conversion by interruption: + (+++) Activate the ADC peripheral and start conversions + using function HAL_ADC_Start_IT() + (+++) Wait for ADC conversion completion by call of function + HAL_ADC_ConvCpltCallback() + (this function must be implemented in user program) + (+++) Retrieve conversion results + using function HAL_ADC_GetValue() + (+++) Stop conversion and disable the ADC peripheral + using function HAL_ADC_Stop_IT() + + (++) ADC conversion with transfer by DMA: + (+++) Activate the ADC peripheral and start conversions + using function HAL_ADC_Start_DMA() + (+++) Wait for ADC conversion completion by call of function + HAL_ADC_ConvCpltCallback() or HAL_ADC_ConvHalfCpltCallback() + (these functions must be implemented in user program) + (+++) Conversion results are automatically transferred by DMA into + destination variable address. + (+++) Stop conversion and disable the ADC peripheral + using function HAL_ADC_Stop_DMA() + + [..] + + (@) Callback functions must be implemented in user program: + (+@) HAL_ADC_ErrorCallback() + (+@) HAL_ADC_LevelOutOfWindowCallback() (callback of analog watchdog) + (+@) HAL_ADC_ConvCpltCallback() + (+@) HAL_ADC_ConvHalfCpltCallback + + *** Deinitialization of ADC *** + ============================================================ + [..] + + (#) Disable the ADC interface + (++) ADC clock can be hard reset and disabled at RCC top level. + (++) Hard reset of ADC peripherals + using macro __ADCx_FORCE_RESET(), __ADCx_RELEASE_RESET(). + (++) ADC clock disable + using the equivalent macro/functions as configuration step. + (+++) Example: + Into HAL_ADC_MspDeInit() (recommended code location) or with + other device clock parameters configuration: + (+++) RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_HSI14; + (+++) RCC_OscInitStructure.HSI14State = RCC_HSI14_OFF; (if not used for system clock) + (+++) HAL_RCC_OscConfig(&RCC_OscInitStructure); + + (#) ADC pins configuration + (++) Disable the clock for the ADC GPIOs + using macro __HAL_RCC_GPIOx_CLK_DISABLE() + + (#) Optionally, in case of usage of ADC with interruptions: + (++) Disable the NVIC for ADC + using function HAL_NVIC_EnableIRQ(ADCx_IRQn) + + (#) Optionally, in case of usage of DMA: + (++) Deinitialize the DMA + using function HAL_DMA_Init(). + (++) Disable the NVIC for DMA + using function HAL_NVIC_EnableIRQ(DMAx_Channelx_IRQn) + + [..] + + *** Callback registration *** + ============================================= + [..] + + The compilation flag USE_HAL_ADC_REGISTER_CALLBACKS, when set to 1, + allows the user to configure dynamically the driver callbacks. + Use Functions @ref HAL_ADC_RegisterCallback() + to register an interrupt callback. + [..] + + Function @ref HAL_ADC_RegisterCallback() allows to register following callbacks: + (+) ConvCpltCallback : ADC conversion complete callback + (+) ConvHalfCpltCallback : ADC conversion DMA half-transfer callback + (+) LevelOutOfWindowCallback : ADC analog watchdog 1 callback + (+) ErrorCallback : ADC error callback + (+) InjectedConvCpltCallback : ADC group injected conversion complete callback + (+) InjectedQueueOverflowCallback : ADC group injected context queue overflow callback + (+) LevelOutOfWindow2Callback : ADC analog watchdog 2 callback + (+) LevelOutOfWindow3Callback : ADC analog watchdog 3 callback + (+) EndOfSamplingCallback : ADC end of sampling callback + (+) MspInitCallback : ADC Msp Init callback + (+) MspDeInitCallback : ADC Msp DeInit callback + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + [..] + + Use function @ref HAL_ADC_UnRegisterCallback to reset a callback to the default + weak function. + [..] + + @ref HAL_ADC_UnRegisterCallback takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) ConvCpltCallback : ADC conversion complete callback + (+) ConvHalfCpltCallback : ADC conversion DMA half-transfer callback + (+) LevelOutOfWindowCallback : ADC analog watchdog 1 callback + (+) ErrorCallback : ADC error callback + (+) InjectedConvCpltCallback : ADC group injected conversion complete callback + (+) InjectedQueueOverflowCallback : ADC group injected context queue overflow callback + (+) LevelOutOfWindow2Callback : ADC analog watchdog 2 callback + (+) LevelOutOfWindow3Callback : ADC analog watchdog 3 callback + (+) EndOfSamplingCallback : ADC end of sampling callback + (+) MspInitCallback : ADC Msp Init callback + (+) MspDeInitCallback : ADC Msp DeInit callback + [..] + + By default, after the @ref HAL_ADC_Init() and when the state is @ref HAL_ADC_STATE_RESET + all callbacks are set to the corresponding weak functions: + examples @ref HAL_ADC_ConvCpltCallback(), @ref HAL_ADC_ErrorCallback(). + Exception done for MspInit and MspDeInit functions that are + reset to the legacy weak functions in the @ref HAL_ADC_Init()/ @ref HAL_ADC_DeInit() only when + these callbacks are null (not registered beforehand). + [..] + + If MspInit or MspDeInit are not null, the @ref HAL_ADC_Init()/ @ref HAL_ADC_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state. + [..] + + Callbacks can be registered/unregistered in @ref HAL_ADC_STATE_READY state only. + Exception done MspInit/MspDeInit functions that can be registered/unregistered + in @ref HAL_ADC_STATE_READY or @ref HAL_ADC_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + [..] + + Then, the user first registers the MspInit/MspDeInit user callbacks + using @ref HAL_ADC_RegisterCallback() before calling @ref HAL_ADC_DeInit() + or @ref HAL_ADC_Init() function. + [..] + + When the compilation flag USE_HAL_ADC_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup ADC ADC + * @brief ADC HAL module driver + * @{ + */ + +#ifdef HAL_ADC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/** @defgroup ADC_Private_Constants ADC Private Constants + * @{ + */ + +#define ADC_CFGR_FIELDS_1 ((ADC_CFGR_RES | ADC_CFGR_ALIGN |\ + ADC_CFGR_CONT | ADC_CFGR_OVRMOD |\ + ADC_CFGR_DISCEN | ADC_CFGR_DISCNUM |\ + ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL)) /*!< ADC_CFGR fields of parameters that can be updated + when no regular conversion is on-going */ + +/* Timeout values for ADC operations (enable settling time, */ +/* disable settling time, ...). */ +/* Values defined to be higher than worst cases: low clock frequency, */ +/* maximum prescalers. */ +#define ADC_ENABLE_TIMEOUT (2UL) /*!< ADC enable time-out value */ +#define ADC_DISABLE_TIMEOUT (2UL) /*!< ADC disable time-out value */ + +/* Timeout to wait for current conversion on going to be completed. */ +/* Timeout fixed to longest ADC conversion possible, for 1 channel: */ +/* - maximum sampling time (640.5 adc_clk) */ +/* - ADC resolution (Tsar 12 bits= 12.5 adc_clk) */ +/* - System clock / ADC clock <= 4096 (hypothesis of maximum clock ratio) */ +/* - ADC oversampling ratio 256 */ +/* Calculation: 653 * 4096 * 256 CPU clock cycles max */ +/* Unit: cycles of CPU clock. */ +#define ADC_CONVERSION_TIME_MAX_CPU_CYCLES (653UL * 4096UL * 256UL) /*!< ADC conversion completion time-out value */ + + +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup ADC_Exported_Functions ADC Exported Functions + * @{ + */ + +/** @defgroup ADC_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief ADC Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Initialize and configure the ADC. + (+) De-initialize the ADC. +@endverbatim + * @{ + */ + +/** + * @brief Initialize the ADC peripheral and regular group according to + * parameters specified in structure "ADC_InitTypeDef". + * @note As prerequisite, ADC clock must be configured at RCC top level + * (refer to description of RCC configuration for ADC + * in header of this file). + * @note Possibility to update parameters on the fly: + * This function initializes the ADC MSP (HAL_ADC_MspInit()) only when + * coming from ADC state reset. Following calls to this function can + * be used to reconfigure some parameters of ADC_InitTypeDef + * structure on the fly, without modifying MSP configuration. If ADC + * MSP has to be modified again, HAL_ADC_DeInit() must be called + * before HAL_ADC_Init(). + * The setting of these parameters is conditioned to ADC state. + * For parameters constraints, see comments of structure + * "ADC_InitTypeDef". + * @note This function configures the ADC within 2 scopes: scope of entire + * ADC and scope of regular group. For parameters details, see comments + * of structure "ADC_InitTypeDef". + * @param hadc ADC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status = HAL_OK; + uint32_t tmpCFGR; + uint32_t tmp_adc_reg_is_conversion_on_going; + __IO uint32_t wait_loop_index = 0UL; + uint32_t tmp_adc_is_conversion_on_going_regular; + uint32_t tmp_adc_is_conversion_on_going_injected; + + /* Check ADC handle */ + if (hadc == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler)); + assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution)); + assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign)); + assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode)); + assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode)); + assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); + assert_param(IS_ADC_EXTTRIG(hadc, hadc->Init.ExternalTrigConv)); + assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests)); + assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection)); + assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun)); + assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait)); + assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode)); + + if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE) + { + assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion)); + assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode)); + + if (hadc->Init.DiscontinuousConvMode == ENABLE) + { + assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion)); + } + } + + /* DISCEN and CONT bits cannot be set at the same time */ + assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE))); + + /* Actions performed only if ADC is coming from state reset: */ + /* - Initialization of ADC MSP */ + if (hadc->State == HAL_ADC_STATE_RESET) + { +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + /* Init the ADC Callback settings */ + hadc->ConvCpltCallback = HAL_ADC_ConvCpltCallback; /* Legacy weak callback */ + hadc->ConvHalfCpltCallback = HAL_ADC_ConvHalfCpltCallback; /* Legacy weak callback */ + hadc->LevelOutOfWindowCallback = HAL_ADC_LevelOutOfWindowCallback; /* Legacy weak callback */ + hadc->ErrorCallback = HAL_ADC_ErrorCallback; /* Legacy weak callback */ + hadc->InjectedConvCpltCallback = HAL_ADCEx_InjectedConvCpltCallback; /* Legacy weak callback */ + hadc->InjectedQueueOverflowCallback = HAL_ADCEx_InjectedQueueOverflowCallback; /* Legacy weak callback */ + hadc->LevelOutOfWindow2Callback = HAL_ADCEx_LevelOutOfWindow2Callback; /* Legacy weak callback */ + hadc->LevelOutOfWindow3Callback = HAL_ADCEx_LevelOutOfWindow3Callback; /* Legacy weak callback */ + hadc->EndOfSamplingCallback = HAL_ADCEx_EndOfSamplingCallback; /* Legacy weak callback */ + + if (hadc->MspInitCallback == NULL) + { + hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit */ + } + + /* Init the low level hardware */ + hadc->MspInitCallback(hadc); +#else + /* Init the low level hardware */ + HAL_ADC_MspInit(hadc); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + + /* Set ADC error code to none */ + ADC_CLEAR_ERRORCODE(hadc); + + /* Initialize Lock */ + hadc->Lock = HAL_UNLOCKED; + } + + /* - Exit from deep-power-down mode and ADC voltage regulator enable */ + if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL) + { + /* Disable ADC deep power down mode */ + LL_ADC_DisableDeepPowerDown(hadc->Instance); + + /* System was in deep power down mode, calibration must + be relaunched or a previously saved calibration factor + re-applied once the ADC voltage regulator is enabled */ + } + + if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL) + { + /* Enable ADC internal voltage regulator */ + LL_ADC_EnableInternalRegulator(hadc->Instance); + + /* Note: Variable divided by 2 to compensate partially */ + /* CPU processing cycles, scaling in us split to not */ + /* exceed 32 bits register capacity and handle low frequency. */ + wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))); + while (wait_loop_index != 0UL) + { + wait_loop_index--; + } + } + + /* Verification that ADC voltage regulator is correctly enabled, whether */ + /* or not ADC is coming from state reset (if any potential problem of */ + /* clocking, voltage regulator would not be enabled). */ + if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL) + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL); + + /* Set ADC error code to ADC peripheral internal error */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL); + + tmp_hal_status = HAL_ERROR; + } + + /* Configuration of ADC parameters if previous preliminary actions are */ + /* correctly completed and if there is no conversion on going on regular */ + /* group (ADC may already be enabled at this point if HAL_ADC_Init() is */ + /* called to update a parameter on the fly). */ + tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance); + + if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL) + && (tmp_adc_reg_is_conversion_on_going == 0UL) + ) + { + /* Set ADC state */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_REG_BUSY, + HAL_ADC_STATE_BUSY_INTERNAL); + + /* Configuration of common ADC parameters */ + + /* Parameters update conditioned to ADC state: */ + /* Parameters that can be updated only when ADC is disabled: */ + /* - clock configuration */ + if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) + { + if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL) + { + /* Reset configuration of ADC common register CCR: */ + /* */ + /* - ADC clock mode and ACC prescaler (CKMODE and PRESC bits)are set */ + /* according to adc->Init.ClockPrescaler. It selects the clock */ + /* source and sets the clock division factor. */ + /* */ + /* Some parameters of this register are not reset, since they are set */ + /* by other functions and must be kept in case of usage of this */ + /* function on the fly (update of a parameter of ADC_InitTypeDef */ + /* without needing to reconfigure all other ADC groups/channels */ + /* parameters): */ + /* - when multimode feature is available, multimode-related */ + /* parameters: MDMA, DMACFG, DELAY, DUAL (set by API */ + /* HAL_ADCEx_MultiModeConfigChannel() ) */ + /* - internal measurement paths: Vbat, temperature sensor, Vref */ + /* (set into HAL_ADC_ConfigChannel() or */ + /* HAL_ADCEx_InjectedConfigChannel() ) */ + LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler); + } + } + + /* Configuration of ADC: */ + /* - resolution Init.Resolution */ + /* - data alignment Init.DataAlign */ + /* - external trigger to start conversion Init.ExternalTrigConv */ + /* - external trigger polarity Init.ExternalTrigConvEdge */ + /* - continuous conversion mode Init.ContinuousConvMode */ + /* - overrun Init.Overrun */ + /* - discontinuous mode Init.DiscontinuousConvMode */ + /* - discontinuous mode channel count Init.NbrOfDiscConversion */ + tmpCFGR = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) | + hadc->Init.Overrun | + hadc->Init.DataAlign | + hadc->Init.Resolution | + ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode)); + + if (hadc->Init.DiscontinuousConvMode == ENABLE) + { + tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion); + } + + /* Enable external trigger if trigger selection is different of software */ + /* start. */ + /* Note: This configuration keeps the hardware feature of parameter */ + /* ExternalTrigConvEdge "trigger edge none" equivalent to */ + /* software start. */ + if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START) + { + tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL) + | hadc->Init.ExternalTrigConvEdge + ); + } + + /* Update Configuration Register CFGR */ + MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR); + + /* Parameters update conditioned to ADC state: */ + /* Parameters that can be updated when ADC is disabled or enabled without */ + /* conversion on going on regular and injected groups: */ + /* - DMA continuous request Init.DMAContinuousRequests */ + /* - LowPowerAutoWait feature Init.LowPowerAutoWait */ + /* - Oversampling parameters Init.Oversampling */ + tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance); + tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance); + if ((tmp_adc_is_conversion_on_going_regular == 0UL) + && (tmp_adc_is_conversion_on_going_injected == 0UL) + ) + { + tmpCFGR = (ADC_CFGR_DFSDM(hadc) | + ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) | + ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)); + + MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR); + + if (hadc->Init.OversamplingMode == ENABLE) + { + assert_param(IS_ADC_OVERSAMPLING_RATIO(hadc->Init.Oversampling.Ratio)); + assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift)); + assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode)); + assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset)); + + /* Configuration of Oversampler: */ + /* - Oversampling Ratio */ + /* - Right bit shift */ + /* - Triggered mode */ + /* - Oversampling mode (continued/resumed) */ + MODIFY_REG(hadc->Instance->CFGR2, + ADC_CFGR2_OVSR | + ADC_CFGR2_OVSS | + ADC_CFGR2_TROVS | + ADC_CFGR2_ROVSM, + ADC_CFGR2_ROVSE | + hadc->Init.Oversampling.Ratio | + hadc->Init.Oversampling.RightBitShift | + hadc->Init.Oversampling.TriggeredMode | + hadc->Init.Oversampling.OversamplingStopReset + ); + } + else + { + /* Disable ADC oversampling scope on ADC group regular */ + CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE); + } + + } + + /* Configuration of regular group sequencer: */ + /* - if scan mode is disabled, regular channels sequence length is set to */ + /* 0x00: 1 channel converted (channel on regular rank 1) */ + /* Parameter "NbrOfConversion" is discarded. */ + /* Note: Scan mode is not present by hardware on this device, but */ + /* emulated by software for alignment over all STM32 devices. */ + /* - if scan mode is enabled, regular channels sequence length is set to */ + /* parameter "NbrOfConversion". */ + + if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE) + { + /* Set number of ranks in regular group sequencer */ + MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1)); + } + else + { + CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L); + } + + /* Initialize the ADC state */ + /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */ + ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY); + } + else + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL); + + tmp_hal_status = HAL_ERROR; + } + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Deinitialize the ADC peripheral registers to their default reset + * values, with deinitialization of the ADC MSP. + * @note For devices with several ADCs: reset of ADC common registers is done + * only if all ADCs sharing the same common group are disabled. + * (function "HAL_ADC_MspDeInit()" is also called under the same conditions: + * all ADC instances use the same core clock at RCC level, disabling + * the core clock reset all ADC instances). + * If this is not the case, reset of these common parameters reset is + * bypassed without error reporting: it can be the intended behavior in + * case of reset of a single ADC while the other ADCs sharing the same + * common group is still running. + * @note By default, HAL_ADC_DeInit() set ADC in mode deep power-down: + * this saves more power by reducing leakage currents + * and is particularly interesting before entering MCU low-power modes. + * @param hadc ADC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + + /* Check ADC handle */ + if (hadc == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL); + + /* Stop potential conversion on going */ + tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP); + + /* Disable ADC peripheral if conversions are effectively stopped */ + /* Flush register JSQR: reset the queue sequencer when injected */ + /* queue sequencer is enabled and ADC disabled. */ + /* The software and hardware triggers of the injected sequence are both */ + /* internally disabled just after the completion of the last valid */ + /* injected sequence. */ + SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM); + + /* Disable ADC peripheral if conversions are effectively stopped */ + if (tmp_hal_status == HAL_OK) + { + /* Disable the ADC peripheral */ + tmp_hal_status = ADC_Disable(hadc); + + /* Check if ADC is effectively disabled */ + if (tmp_hal_status == HAL_OK) + { + /* Change ADC state */ + hadc->State = HAL_ADC_STATE_READY; + } + } + + /* Note: HAL ADC deInit is done independently of ADC conversion stop */ + /* and disable return status. In case of status fail, attempt to */ + /* perform deinitialization anyway and it is up user code in */ + /* in HAL_ADC_MspDeInit() to reset the ADC peripheral using */ + /* system RCC hard reset. */ + + /* ========== Reset ADC registers ========== */ + /* Reset register IER */ + __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3 | ADC_IT_AWD2 | ADC_IT_AWD1 | + ADC_IT_JQOVF | ADC_IT_OVR | + ADC_IT_JEOS | ADC_IT_JEOC | + ADC_IT_EOS | ADC_IT_EOC | + ADC_IT_EOSMP | ADC_IT_RDY)); + + /* Reset register ISR */ + __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3 | ADC_FLAG_AWD2 | ADC_FLAG_AWD1 | + ADC_FLAG_JQOVF | ADC_FLAG_OVR | + ADC_FLAG_JEOS | ADC_FLAG_JEOC | + ADC_FLAG_EOS | ADC_FLAG_EOC | + ADC_FLAG_EOSMP | ADC_FLAG_RDY)); + + /* Reset register CR */ + /* Bits ADC_CR_JADSTP, ADC_CR_ADSTP, ADC_CR_JADSTART, ADC_CR_ADSTART, + ADC_CR_ADCAL, ADC_CR_ADDIS and ADC_CR_ADEN are in access mode "read-set": + no direct reset applicable. + Update CR register to reset value where doable by software */ + CLEAR_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN | ADC_CR_ADCALDIF); + SET_BIT(hadc->Instance->CR, ADC_CR_DEEPPWD); + + /* Reset register CFGR */ + CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_FIELDS); + SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS); + + /* Reset register CFGR2 */ + CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSM | ADC_CFGR2_TROVS | ADC_CFGR2_OVSS | + ADC_CFGR2_OVSR | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE); + + /* Reset register SMPR1 */ + CLEAR_BIT(hadc->Instance->SMPR1, ADC_SMPR1_FIELDS); + + /* Reset register SMPR2 */ + CLEAR_BIT(hadc->Instance->SMPR2, ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 | + ADC_SMPR2_SMP15 | ADC_SMPR2_SMP14 | ADC_SMPR2_SMP13 | + ADC_SMPR2_SMP12 | ADC_SMPR2_SMP11 | ADC_SMPR2_SMP10); + + /* Reset register TR1 */ + CLEAR_BIT(hadc->Instance->TR1, ADC_TR1_HT1 | ADC_TR1_LT1); + + /* Reset register TR2 */ + CLEAR_BIT(hadc->Instance->TR2, ADC_TR2_HT2 | ADC_TR2_LT2); + + /* Reset register TR3 */ + CLEAR_BIT(hadc->Instance->TR3, ADC_TR3_HT3 | ADC_TR3_LT3); + + /* Reset register SQR1 */ + CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 | + ADC_SQR1_SQ1 | ADC_SQR1_L); + + /* Reset register SQR2 */ + CLEAR_BIT(hadc->Instance->SQR2, ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 | + ADC_SQR2_SQ6 | ADC_SQR2_SQ5); + + /* Reset register SQR3 */ + CLEAR_BIT(hadc->Instance->SQR3, ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 | + ADC_SQR3_SQ11 | ADC_SQR3_SQ10); + + /* Reset register SQR4 */ + CLEAR_BIT(hadc->Instance->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15); + + /* Register JSQR was reset when the ADC was disabled */ + + /* Reset register DR */ + /* bits in access mode read only, no direct reset applicable*/ + + /* Reset register OFR1 */ + CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1); + /* Reset register OFR2 */ + CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2); + /* Reset register OFR3 */ + CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3); + /* Reset register OFR4 */ + CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4); + + /* Reset registers JDR1, JDR2, JDR3, JDR4 */ + /* bits in access mode read only, no direct reset applicable*/ + + /* Reset register AWD2CR */ + CLEAR_BIT(hadc->Instance->AWD2CR, ADC_AWD2CR_AWD2CH); + + /* Reset register AWD3CR */ + CLEAR_BIT(hadc->Instance->AWD3CR, ADC_AWD3CR_AWD3CH); + + /* Reset register DIFSEL */ + CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_DIFSEL); + + /* Reset register CALFACT */ + CLEAR_BIT(hadc->Instance->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S); + + + /* ========== Reset common ADC registers ========== */ + + /* Software is allowed to change common parameters only when all the other + ADCs are disabled. */ + if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL) + { + /* Reset configuration of ADC common register CCR: + - clock mode: CKMODE, PRESCEN + - multimode related parameters (when this feature is available): MDMA, + DMACFG, DELAY, DUAL (set by HAL_ADCEx_MultiModeConfigChannel() API) + - internal measurement paths: Vbat, temperature sensor, Vref (set into + HAL_ADC_ConfigChannel() or HAL_ADCEx_InjectedConfigChannel() ) + */ + ADC_CLEAR_COMMON_CONTROL_REGISTER(hadc); + } + + /* DeInit the low level hardware. + + For example: + __HAL_RCC_ADC_FORCE_RESET(); + __HAL_RCC_ADC_RELEASE_RESET(); + __HAL_RCC_ADC_CLK_DISABLE(); + + Keep in mind that all ADCs use the same clock: disabling + the clock will reset all ADCs. + + */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + if (hadc->MspDeInitCallback == NULL) + { + hadc->MspDeInitCallback = HAL_ADC_MspDeInit; /* Legacy weak MspDeInit */ + } + + /* DeInit the low level hardware: RCC clock, NVIC */ + hadc->MspDeInitCallback(hadc); +#else + /* DeInit the low level hardware: RCC clock, NVIC */ + HAL_ADC_MspDeInit(hadc); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + + /* Set ADC error code to none */ + ADC_CLEAR_ERRORCODE(hadc); + + /* Reset injected channel configuration parameters */ + hadc->InjectionConfig.ContextQueue = 0; + hadc->InjectionConfig.ChannelCount = 0; + + /* Set ADC state */ + hadc->State = HAL_ADC_STATE_RESET; + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Initialize the ADC MSP. + * @param hadc ADC handle + * @retval None + */ +__weak void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hadc); + + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_ADC_MspInit must be implemented in the user file. + */ +} + +/** + * @brief DeInitialize the ADC MSP. + * @param hadc ADC handle + * @note All ADC instances use the same core clock at RCC level, disabling + * the core clock reset all ADC instances). + * @retval None + */ +__weak void HAL_ADC_MspDeInit(ADC_HandleTypeDef *hadc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hadc); + + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_ADC_MspDeInit must be implemented in the user file. + */ +} + +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User ADC Callback + * To be used instead of the weak predefined callback + * @param hadc Pointer to a ADC_HandleTypeDef structure that contains + * the configuration information for the specified ADC. + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_ADC_CONVERSION_COMPLETE_CB_ID ADC conversion complete callback ID + * @arg @ref HAL_ADC_CONVERSION_HALF_CB_ID ADC conversion DMA half-transfer callback ID + * @arg @ref HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID ADC analog watchdog 1 callback ID + * @arg @ref HAL_ADC_ERROR_CB_ID ADC error callback ID + * @arg @ref HAL_ADC_INJ_CONVERSION_COMPLETE_CB_ID ADC group injected conversion complete callback ID + * @arg @ref HAL_ADC_INJ_QUEUE_OVEFLOW_CB_ID ADC group injected context queue overflow callback ID + * @arg @ref HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID ADC analog watchdog 2 callback ID + * @arg @ref HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID ADC analog watchdog 3 callback ID + * @arg @ref HAL_ADC_END_OF_SAMPLING_CB_ID ADC end of sampling callback ID + * @arg @ref HAL_ADC_MSPINIT_CB_ID ADC Msp Init callback ID + * @arg @ref HAL_ADC_MSPDEINIT_CB_ID ADC Msp DeInit callback ID + * @arg @ref HAL_ADC_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_ADC_MSPDEINIT_CB_ID MspDeInit callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADC_RegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID, pADC_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + + if ((hadc->State & HAL_ADC_STATE_READY) != 0UL) + { + switch (CallbackID) + { + case HAL_ADC_CONVERSION_COMPLETE_CB_ID : + hadc->ConvCpltCallback = pCallback; + break; + + case HAL_ADC_CONVERSION_HALF_CB_ID : + hadc->ConvHalfCpltCallback = pCallback; + break; + + case HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID : + hadc->LevelOutOfWindowCallback = pCallback; + break; + + case HAL_ADC_ERROR_CB_ID : + hadc->ErrorCallback = pCallback; + break; + + case HAL_ADC_INJ_CONVERSION_COMPLETE_CB_ID : + hadc->InjectedConvCpltCallback = pCallback; + break; + + case HAL_ADC_INJ_QUEUE_OVEFLOW_CB_ID : + hadc->InjectedQueueOverflowCallback = pCallback; + break; + + case HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID : + hadc->LevelOutOfWindow2Callback = pCallback; + break; + + case HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID : + hadc->LevelOutOfWindow3Callback = pCallback; + break; + + case HAL_ADC_END_OF_SAMPLING_CB_ID : + hadc->EndOfSamplingCallback = pCallback; + break; + + case HAL_ADC_MSPINIT_CB_ID : + hadc->MspInitCallback = pCallback; + break; + + case HAL_ADC_MSPDEINIT_CB_ID : + hadc->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_ADC_STATE_RESET == hadc->State) + { + switch (CallbackID) + { + case HAL_ADC_MSPINIT_CB_ID : + hadc->MspInitCallback = pCallback; + break; + + case HAL_ADC_MSPDEINIT_CB_ID : + hadc->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + return status; +} + +/** + * @brief Unregister a ADC Callback + * ADC callback is redirected to the weak predefined callback + * @param hadc Pointer to a ADC_HandleTypeDef structure that contains + * the configuration information for the specified ADC. + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_ADC_CONVERSION_COMPLETE_CB_ID ADC conversion complete callback ID + * @arg @ref HAL_ADC_CONVERSION_HALF_CB_ID ADC conversion DMA half-transfer callback ID + * @arg @ref HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID ADC analog watchdog 1 callback ID + * @arg @ref HAL_ADC_ERROR_CB_ID ADC error callback ID + * @arg @ref HAL_ADC_INJ_CONVERSION_COMPLETE_CB_ID ADC group injected conversion complete callback ID + * @arg @ref HAL_ADC_INJ_QUEUE_OVEFLOW_CB_ID ADC group injected context queue overflow callback ID + * @arg @ref HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID ADC analog watchdog 2 callback ID + * @arg @ref HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID ADC analog watchdog 3 callback ID + * @arg @ref HAL_ADC_END_OF_SAMPLING_CB_ID ADC end of sampling callback ID + * @arg @ref HAL_ADC_MSPINIT_CB_ID ADC Msp Init callback ID + * @arg @ref HAL_ADC_MSPDEINIT_CB_ID ADC Msp DeInit callback ID + * @arg @ref HAL_ADC_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_ADC_MSPDEINIT_CB_ID MspDeInit callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADC_UnRegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + if ((hadc->State & HAL_ADC_STATE_READY) != 0UL) + { + switch (CallbackID) + { + case HAL_ADC_CONVERSION_COMPLETE_CB_ID : + hadc->ConvCpltCallback = HAL_ADC_ConvCpltCallback; + break; + + case HAL_ADC_CONVERSION_HALF_CB_ID : + hadc->ConvHalfCpltCallback = HAL_ADC_ConvHalfCpltCallback; + break; + + case HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID : + hadc->LevelOutOfWindowCallback = HAL_ADC_LevelOutOfWindowCallback; + break; + + case HAL_ADC_ERROR_CB_ID : + hadc->ErrorCallback = HAL_ADC_ErrorCallback; + break; + + case HAL_ADC_INJ_CONVERSION_COMPLETE_CB_ID : + hadc->InjectedConvCpltCallback = HAL_ADCEx_InjectedConvCpltCallback; + break; + + case HAL_ADC_INJ_QUEUE_OVEFLOW_CB_ID : + hadc->InjectedQueueOverflowCallback = HAL_ADCEx_InjectedQueueOverflowCallback; + break; + + case HAL_ADC_LEVEL_OUT_OF_WINDOW_2_CB_ID : + hadc->LevelOutOfWindow2Callback = HAL_ADCEx_LevelOutOfWindow2Callback; + break; + + case HAL_ADC_LEVEL_OUT_OF_WINDOW_3_CB_ID : + hadc->LevelOutOfWindow3Callback = HAL_ADCEx_LevelOutOfWindow3Callback; + break; + + case HAL_ADC_END_OF_SAMPLING_CB_ID : + hadc->EndOfSamplingCallback = HAL_ADCEx_EndOfSamplingCallback; + break; + + case HAL_ADC_MSPINIT_CB_ID : + hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_ADC_MSPDEINIT_CB_ID : + hadc->MspDeInitCallback = HAL_ADC_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_ADC_STATE_RESET == hadc->State) + { + switch (CallbackID) + { + case HAL_ADC_MSPINIT_CB_ID : + hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_ADC_MSPDEINIT_CB_ID : + hadc->MspDeInitCallback = HAL_ADC_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + return status; +} + +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup ADC_Exported_Functions_Group2 ADC Input and Output operation functions + * @brief ADC IO operation functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Start conversion of regular group. + (+) Stop conversion of regular group. + (+) Poll for conversion complete on regular group. + (+) Poll for conversion event. + (+) Get result of regular channel conversion. + (+) Start conversion of regular group and enable interruptions. + (+) Stop conversion of regular group and disable interruptions. + (+) Handle ADC interrupt request + (+) Start conversion of regular group and enable DMA transfer. + (+) Stop conversion of regular group and disable ADC DMA transfer. +@endverbatim + * @{ + */ + +/** + * @brief Enable ADC, start conversion of regular group. + * @note Interruptions enabled in this function: None. + * @param hadc ADC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Perform ADC enable and conversion start if no conversion is on going */ + if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) + { + /* Process locked */ + __HAL_LOCK(hadc); + + /* Enable the ADC peripheral */ + tmp_hal_status = ADC_Enable(hadc); + + /* Start conversion if ADC is effectively enabled */ + if (tmp_hal_status == HAL_OK) + { + /* Set ADC state */ + /* - Clear state bitfield related to regular group conversion results */ + /* - Set state bitfield related to regular operation */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP, + HAL_ADC_STATE_REG_BUSY); + + /* Set ADC error code */ + /* Check if a conversion is on going on ADC group injected */ + if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY)) + { + /* Reset ADC error code fields related to regular conversions only */ + CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA)); + } + else + { + /* Reset all ADC error code fields */ + ADC_CLEAR_ERRORCODE(hadc); + } + + /* Clear ADC group regular conversion flag and overrun flag */ + /* (To ensure of no unknown state from potential previous ADC operations) */ + __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR)); + + /* Process unlocked */ + /* Unlock before starting ADC conversions: in case of potential */ + /* interruption, to let the process to ADC IRQ Handler. */ + __HAL_UNLOCK(hadc); + + /* Enable conversion of regular group. */ + /* If software start has been selected, conversion starts immediately. */ + /* If external trigger has been selected, conversion will start at next */ + /* trigger event. */ + /* Start ADC group regular conversion */ + LL_ADC_REG_StartConversion(hadc->Instance); + } + else + { + /* Process unlocked */ + __HAL_UNLOCK(hadc); + } + } + else + { + tmp_hal_status = HAL_BUSY; + } + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Stop ADC conversion of regular group (and injected channels in + * case of auto_injection mode), disable ADC peripheral. + * @note: ADC peripheral disable is forcing stop of potential + * conversion on injected group. If injected group is under use, it + * should be preliminarily stopped using HAL_ADCEx_InjectedStop function. + * @param hadc ADC handle + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Process locked */ + __HAL_LOCK(hadc); + + /* 1. Stop potential conversion on going, on ADC groups regular and injected */ + tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP); + + /* Disable ADC peripheral if conversions are effectively stopped */ + if (tmp_hal_status == HAL_OK) + { + /* 2. Disable the ADC peripheral */ + tmp_hal_status = ADC_Disable(hadc); + + /* Check if ADC is effectively disabled */ + if (tmp_hal_status == HAL_OK) + { + /* Set ADC state */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, + HAL_ADC_STATE_READY); + } + } + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Wait for regular group conversion to be completed. + * @note ADC conversion flags EOS (end of sequence) and EOC (end of + * conversion) are cleared by this function, with an exception: + * if low power feature "LowPowerAutoWait" is enabled, flags are + * not cleared to not interfere with this feature until data register + * is read using function HAL_ADC_GetValue(). + * @note This function cannot be used in a particular setup: ADC configured + * in DMA mode and polling for end of each conversion (ADC init + * parameter "EOCSelection" set to ADC_EOC_SINGLE_CONV). + * In this case, DMA resets the flag EOC and polling cannot be + * performed on each conversion. Nevertheless, polling can still + * be performed on the complete sequence (ADC init + * parameter "EOCSelection" set to ADC_EOC_SEQ_CONV). + * @param hadc ADC handle + * @param Timeout Timeout value in millisecond. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout) +{ + uint32_t tickstart; + uint32_t tmp_Flag_End; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* If end of conversion selected to end of sequence conversions */ + if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV) + { + tmp_Flag_End = ADC_FLAG_EOS; + } + /* If end of conversion selected to end of unitary conversion */ + else /* ADC_EOC_SINGLE_CONV */ + { + /* Verification that ADC configuration is compliant with polling for */ + /* each conversion: */ + /* Particular case is ADC configured in DMA mode and ADC sequencer with */ + /* several ranks and polling for end of each conversion. */ + /* For code simplicity sake, this particular case is generalized to */ + /* ADC configured in DMA mode and and polling for end of each conversion. */ + if(READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL) + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG); + + return HAL_ERROR; + } + else + { + tmp_Flag_End = (ADC_FLAG_EOC); + } + } + + /* Get tick count */ + tickstart = HAL_GetTick(); + + /* Wait until End of unitary conversion or sequence conversions flag is raised */ + while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL) + { + /* Check if timeout is disabled (set to infinite wait) */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL)) + { + /* Update ADC state machine to timeout */ + SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT); + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + return HAL_TIMEOUT; + } + } + } + + /* Update ADC state machine */ + SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); + + /* Determine whether any further conversion upcoming on group regular */ + /* by external trigger, continuous mode or scan sequence on going. */ + if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL) + && (hadc->Init.ContinuousConvMode == DISABLE) + ) + { + /* Check whether end of sequence is reached */ + if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS)) + { + /* Set ADC state */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY); + + if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL) + { + SET_BIT(hadc->State, HAL_ADC_STATE_READY); + } + } + } + + /* Clear polled flag */ + if (tmp_Flag_End == ADC_FLAG_EOS) + { + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS); + } + else + { + /* Clear end of conversion EOC flag of regular group if low power feature */ + /* "LowPowerAutoWait " is disabled, to not interfere with this feature */ + /* until data register is read using function HAL_ADC_GetValue(). */ + if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL) + { + __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS)); + } + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Poll for ADC event. + * @param hadc ADC handle + * @param EventType the ADC event type. + * This parameter can be one of the following values: + * @arg @ref ADC_EOSMP_EVENT ADC End of Sampling event + * @arg @ref ADC_AWD1_EVENT ADC Analog watchdog 1 event (main analog watchdog, present on all STM32 devices) + * @arg @ref ADC_AWD2_EVENT ADC Analog watchdog 2 event (additional analog watchdog, not present on all STM32 families) + * @arg @ref ADC_AWD3_EVENT ADC Analog watchdog 3 event (additional analog watchdog, not present on all STM32 families) + * @arg @ref ADC_OVR_EVENT ADC Overrun event + * @arg @ref ADC_JQOVF_EVENT ADC Injected context queue overflow event + * @param Timeout Timeout value in millisecond. + * @note The relevant flag is cleared if found to be set, except for ADC_FLAG_OVR. + * Indeed, the latter is reset only if hadc->Init.Overrun field is set + * to ADC_OVR_DATA_OVERWRITTEN. Otherwise, data register may be potentially overwritten + * by a new converted data as soon as OVR is cleared. + * To reset OVR flag once the preserved data is retrieved, the user can resort + * to macro __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR); + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADC_PollForEvent(ADC_HandleTypeDef *hadc, uint32_t EventType, uint32_t Timeout) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + assert_param(IS_ADC_EVENT_TYPE(EventType)); + + /* Get tick count */ + tickstart = HAL_GetTick(); + + /* Check selected event flag */ + while (__HAL_ADC_GET_FLAG(hadc, EventType) == 0UL) + { + /* Check if timeout is disabled (set to infinite wait) */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL)) + { + /* Update ADC state machine to timeout */ + SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT); + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + return HAL_TIMEOUT; + } + } + } + + switch (EventType) + { + /* End Of Sampling event */ + case ADC_EOSMP_EVENT: + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP); + + /* Clear the End Of Sampling flag */ + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP); + + break; + + /* Analog watchdog (level out of window) event */ + /* Note: In case of several analog watchdog enabled, if needed to know */ + /* which one triggered and on which ADCx, test ADC state of analog watchdog */ + /* flags HAL_ADC_STATE_AWD1/2/3 using function "HAL_ADC_GetState()". */ + /* For example: */ + /* " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD1) != 0UL) " */ + /* " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD2) != 0UL) " */ + /* " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD3) != 0UL) " */ + + /* Check analog watchdog 1 flag */ + case ADC_AWD_EVENT: + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_AWD1); + + /* Clear ADC analog watchdog flag */ + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1); + + break; + + /* Check analog watchdog 2 flag */ + case ADC_AWD2_EVENT: + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_AWD2); + + /* Clear ADC analog watchdog flag */ + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2); + + break; + + /* Check analog watchdog 3 flag */ + case ADC_AWD3_EVENT: + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_AWD3); + + /* Clear ADC analog watchdog flag */ + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3); + + break; + + /* Injected context queue overflow event */ + case ADC_JQOVF_EVENT: + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF); + + /* Set ADC error code to Injected context queue overflow */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF); + + /* Clear ADC Injected context queue overflow flag */ + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF); + + break; + + /* Overrun event */ + default: /* Case ADC_OVR_EVENT */ + /* If overrun is set to overwrite previous data, overrun event is not */ + /* considered as an error. */ + /* (cf ref manual "Managing conversions without using the DMA and without */ + /* overrun ") */ + if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED) + { + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR); + + /* Set ADC error code to overrun */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR); + } + else + { + /* Clear ADC Overrun flag only if Overrun is set to ADC_OVR_DATA_OVERWRITTEN + otherwise, data register is potentially overwritten by new converted data as soon + as OVR is cleared. */ + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR); + } + break; + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Enable ADC, start conversion of regular group with interruption. + * @note Interruptions enabled in this function according to initialization + * setting : EOC (end of conversion), EOS (end of sequence), + * OVR overrun. + * Each of these interruptions has its dedicated callback function. + * @note To guarantee a proper reset of all interruptions once all the needed + * conversions are obtained, HAL_ADC_Stop_IT() must be called to ensure + * a correct stop of the IT-based conversions. + * @note By default, HAL_ADC_Start_IT() does not enable the End Of Sampling + * interruption. If required (e.g. in case of oversampling with trigger + * mode), the user must: + * 1. first clear the EOSMP flag if set with macro __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP) + * 2. then enable the EOSMP interrupt with macro __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOSMP) + * before calling HAL_ADC_Start_IT(). + * @param hadc ADC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Perform ADC enable and conversion start if no conversion is on going */ + if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) + { + /* Process locked */ + __HAL_LOCK(hadc); + + /* Enable the ADC peripheral */ + tmp_hal_status = ADC_Enable(hadc); + + /* Start conversion if ADC is effectively enabled */ + if (tmp_hal_status == HAL_OK) + { + /* Set ADC state */ + /* - Clear state bitfield related to regular group conversion results */ + /* - Set state bitfield related to regular operation */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP, + HAL_ADC_STATE_REG_BUSY); + + /* Set ADC error code */ + /* Check if a conversion is on going on ADC group injected */ + if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL) + { + /* Reset ADC error code fields related to regular conversions only */ + CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA)); + } + else + { + /* Reset all ADC error code fields */ + ADC_CLEAR_ERRORCODE(hadc); + } + + /* Clear ADC group regular conversion flag and overrun flag */ + /* (To ensure of no unknown state from potential previous ADC operations) */ + __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR)); + + /* Process unlocked */ + /* Unlock before starting ADC conversions: in case of potential */ + /* interruption, to let the process to ADC IRQ Handler. */ + __HAL_UNLOCK(hadc); + + /* Disable all interruptions before enabling the desired ones */ + __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR)); + + /* Enable ADC end of conversion interrupt */ + switch (hadc->Init.EOCSelection) + { + case ADC_EOC_SEQ_CONV: + __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS); + break; + /* case ADC_EOC_SINGLE_CONV */ + default: + __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC); + break; + } + + /* Enable ADC overrun interrupt */ + /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is + ADC_IT_OVR enabled; otherwise data overwrite is considered as normal + behavior and no CPU time is lost for a non-processed interruption */ + if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED) + { + __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR); + } + + /* Enable conversion of regular group. */ + /* If software start has been selected, conversion starts immediately. */ + /* If external trigger has been selected, conversion will start at next */ + /* trigger event. */ + /* Start ADC group regular conversion */ + LL_ADC_REG_StartConversion(hadc->Instance); + } + else + { + /* Process unlocked */ + __HAL_UNLOCK(hadc); + } + + } + else + { + tmp_hal_status = HAL_BUSY; + } + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Stop ADC conversion of regular group (and injected group in + * case of auto_injection mode), disable interrution of + * end-of-conversion, disable ADC peripheral. + * @param hadc ADC handle + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Process locked */ + __HAL_LOCK(hadc); + + /* 1. Stop potential conversion on going, on ADC groups regular and injected */ + tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP); + + /* Disable ADC peripheral if conversions are effectively stopped */ + if (tmp_hal_status == HAL_OK) + { + /* Disable ADC end of conversion interrupt for regular group */ + /* Disable ADC overrun interrupt */ + __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR)); + + /* 2. Disable the ADC peripheral */ + tmp_hal_status = ADC_Disable(hadc); + + /* Check if ADC is effectively disabled */ + if (tmp_hal_status == HAL_OK) + { + /* Set ADC state */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, + HAL_ADC_STATE_READY); + } + } + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Enable ADC, start conversion of regular group and transfer result through DMA. + * @note Interruptions enabled in this function: + * overrun (if applicable), DMA half transfer, DMA transfer complete. + * Each of these interruptions has its dedicated callback function. + * @param hadc ADC handle + * @param pData Destination Buffer address. + * @param Length Number of data to be transferred from ADC peripheral to memory + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length) +{ + HAL_StatusTypeDef tmp_hal_status; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Perform ADC enable and conversion start if no conversion is on going */ + if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) + { + /* Process locked */ + __HAL_LOCK(hadc); + + /* Enable the ADC peripheral */ + tmp_hal_status = ADC_Enable(hadc); + + /* Start conversion if ADC is effectively enabled */ + if (tmp_hal_status == HAL_OK) + { + /* Set ADC state */ + /* - Clear state bitfield related to regular group conversion results */ + /* - Set state bitfield related to regular operation */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP, + HAL_ADC_STATE_REG_BUSY); + + /* Check if a conversion is on going on ADC group injected */ + if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL) + { + /* Reset ADC error code fields related to regular conversions only */ + CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA)); + } + else + { + /* Reset all ADC error code fields */ + ADC_CLEAR_ERRORCODE(hadc); + } + + /* Set the DMA transfer complete callback */ + hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt; + + /* Set the DMA half transfer complete callback */ + hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt; + + /* Set the DMA error callback */ + hadc->DMA_Handle->XferErrorCallback = ADC_DMAError; + + + /* Manage ADC and DMA start: ADC overrun interruption, DMA start, */ + /* ADC start (in case of SW start): */ + + /* Clear regular group conversion flag and overrun flag */ + /* (To ensure of no unknown state from potential previous ADC */ + /* operations) */ + __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR)); + + /* Process unlocked */ + /* Unlock before starting ADC conversions: in case of potential */ + /* interruption, to let the process to ADC IRQ Handler. */ + __HAL_UNLOCK(hadc); + + /* With DMA, overrun event is always considered as an error even if + hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore, + ADC_IT_OVR is enabled. */ + __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR); + + /* Enable ADC DMA mode */ + SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN); + + /* Start the DMA channel */ + tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length); + + /* Enable conversion of regular group. */ + /* If software start has been selected, conversion starts immediately. */ + /* If external trigger has been selected, conversion will start at next */ + /* trigger event. */ + /* Start ADC group regular conversion */ + LL_ADC_REG_StartConversion(hadc->Instance); + } + else + { + /* Process unlocked */ + __HAL_UNLOCK(hadc); + } + } + else + { + tmp_hal_status = HAL_BUSY; + } + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Stop ADC conversion of regular group (and injected group in + * case of auto_injection mode), disable ADC DMA transfer, disable + * ADC peripheral. + * @note: ADC peripheral disable is forcing stop of potential + * conversion on ADC group injected. If ADC group injected is under use, it + * should be preliminarily stopped using HAL_ADCEx_InjectedStop function. + * @param hadc ADC handle + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Process locked */ + __HAL_LOCK(hadc); + + /* 1. Stop potential ADC group regular conversion on going */ + tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP); + + /* Disable ADC peripheral if conversions are effectively stopped */ + if (tmp_hal_status == HAL_OK) + { + /* Disable ADC DMA (ADC DMA configuration of continous requests is kept) */ + CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN); + + /* Disable the DMA channel (in case of DMA in circular mode or stop */ + /* while DMA transfer is on going) */ + if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY) + { + tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle); + + /* Check if DMA channel effectively disabled */ + if (tmp_hal_status != HAL_OK) + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA); + } + } + + /* Disable ADC overrun interrupt */ + __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR); + + /* 2. Disable the ADC peripheral */ + /* Update "tmp_hal_status" only if DMA channel disabling passed, */ + /* to keep in memory a potential failing status. */ + if (tmp_hal_status == HAL_OK) + { + tmp_hal_status = ADC_Disable(hadc); + } + else + { + (void)ADC_Disable(hadc); + } + + /* Check if ADC is effectively disabled */ + if (tmp_hal_status == HAL_OK) + { + /* Set ADC state */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, + HAL_ADC_STATE_READY); + } + + } + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Get ADC regular group conversion result. + * @note Reading register DR automatically clears ADC flag EOC + * (ADC group regular end of unitary conversion). + * @note This function does not clear ADC flag EOS + * (ADC group regular end of sequence conversion). + * Occurrence of flag EOS rising: + * - If sequencer is composed of 1 rank, flag EOS is equivalent + * to flag EOC. + * - If sequencer is composed of several ranks, during the scan + * sequence flag EOC only is raised, at the end of the scan sequence + * both flags EOC and EOS are raised. + * To clear this flag, either use function: + * in programming model IT: @ref HAL_ADC_IRQHandler(), in programming + * model polling: @ref HAL_ADC_PollForConversion() + * or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS). + * @param hadc ADC handle + * @retval ADC group regular conversion data + */ +uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Note: EOC flag is not cleared here by software because automatically */ + /* cleared by hardware when reading register DR. */ + + /* Return ADC converted value */ + return hadc->Instance->DR; +} + +/** + * @brief Handle ADC interrupt request. + * @param hadc ADC handle + * @retval None + */ +void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc) +{ + uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */ + uint32_t tmp_isr = hadc->Instance->ISR; + uint32_t tmp_ier = hadc->Instance->IER; + uint32_t tmp_adc_inj_is_trigger_source_sw_start; + uint32_t tmp_adc_reg_is_trigger_source_sw_start; + uint32_t tmp_cfgr; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection)); + + /* ========== Check End of Sampling flag for ADC group regular ========== */ + if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP)) + { + /* Update state machine on end of sampling status if not in error state */ + if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL) + { + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP); + } + + /* End Of Sampling callback */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + hadc->EndOfSamplingCallback(hadc); +#else + HAL_ADCEx_EndOfSamplingCallback(hadc); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + + /* Clear regular group conversion flag */ + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP); + } + + /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */ + if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) || + (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))) + { + /* Update state machine on conversion status if not in error state */ + if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL) + { + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); + } + + /* Determine whether any further conversion upcoming on group regular */ + /* by external trigger, continuous mode or scan sequence on going */ + /* to disable interruption. */ + if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL) + { + /* Carry on if continuous mode is disabled */ + if (READ_BIT (hadc->Instance->CFGR, ADC_CFGR_CONT) != ADC_CFGR_CONT) + { + /* If End of Sequence is reached, disable interrupts */ + if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS)) + { + /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit */ + /* ADSTART==0 (no conversion on going) */ + if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) + { + /* Disable ADC end of sequence conversion interrupt */ + /* Note: Overrun interrupt was enabled with EOC interrupt in */ + /* HAL_Start_IT(), but is not disabled here because can be used */ + /* by overrun IRQ process below. */ + __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS); + + /* Set ADC state */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY); + + if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL) + { + SET_BIT(hadc->State, HAL_ADC_STATE_READY); + } + } + else + { + /* Change ADC state to error state */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL); + + /* Set ADC error code to ADC peripheral internal error */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL); + } + } + } + } + + /* Conversion complete callback */ + /* Note: Into callback function "HAL_ADC_ConvCpltCallback()", */ + /* to determine if conversion has been triggered from EOC or EOS, */ + /* possibility to use: */ + /* " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) " */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + hadc->ConvCpltCallback(hadc); +#else + HAL_ADC_ConvCpltCallback(hadc); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + + /* Clear regular group conversion flag */ + /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of */ + /* conversion flags clear induces the release of the preserved data.*/ + /* Therefore, if the preserved data value is needed, it must be */ + /* read preliminarily into HAL_ADC_ConvCpltCallback(). */ + __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS)); + } + + /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */ + if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) || + (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))) + { + /* Update state machine on conversion status if not in error state */ + if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL) + { + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC); + } + + /* Retrieve ADC configuration */ + tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance); + tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance); + tmp_cfgr = READ_REG(hadc->Instance->CFGR); + + /* Disable interruption if no further conversion upcoming by injected */ + /* external trigger or by automatic injected conversion with regular */ + /* group having no further conversion upcoming (same conditions as */ + /* regular group interruption disabling above), */ + /* and if injected scan sequence is completed. */ + if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL) || + ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) && + ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) && + (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))) + { + /* If End of Sequence is reached, disable interrupts */ + if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS)) + { + /* Particular case if injected contexts queue is enabled: */ + /* when the last context has been fully processed, JSQR is reset */ + /* by the hardware. Even if no injected conversion is planned to come */ + /* (queue empty, triggers are ignored), it can start again */ + /* immediately after setting a new context (JADSTART is still set). */ + /* Therefore, state of HAL ADC injected group is kept to busy. */ + if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM) == 0UL) + { + /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit */ + /* JADSTART==0 (no conversion on going) */ + if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL) + { + /* Disable ADC end of sequence conversion interrupt */ + __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS); + + /* Set ADC state */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY); + + if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL) + { + SET_BIT(hadc->State, HAL_ADC_STATE_READY); + } + } + else + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL); + + /* Set ADC error code to ADC peripheral internal error */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL); + } + } + } + } + + /* Injected Conversion complete callback */ + /* Note: HAL_ADCEx_InjectedConvCpltCallback can resort to + if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) or + if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOC)) to determine whether + interruption has been triggered by end of conversion or end of + sequence. */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + hadc->InjectedConvCpltCallback(hadc); +#else + HAL_ADCEx_InjectedConvCpltCallback(hadc); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + + /* Clear injected group conversion flag */ + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS); + } + + /* ========== Check Analog watchdog 1 flag ========== */ + if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1)) + { + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_AWD1); + + /* Level out of window 1 callback */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + hadc->LevelOutOfWindowCallback(hadc); +#else + HAL_ADC_LevelOutOfWindowCallback(hadc); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + + /* Clear ADC analog watchdog flag */ + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1); + } + + /* ========== Check analog watchdog 2 flag ========== */ + if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2)) + { + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_AWD2); + + /* Level out of window 2 callback */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + hadc->LevelOutOfWindow2Callback(hadc); +#else + HAL_ADCEx_LevelOutOfWindow2Callback(hadc); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + + /* Clear ADC analog watchdog flag */ + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2); + } + + /* ========== Check analog watchdog 3 flag ========== */ + if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3)) + { + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_AWD3); + + /* Level out of window 3 callback */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + hadc->LevelOutOfWindow3Callback(hadc); +#else + HAL_ADCEx_LevelOutOfWindow3Callback(hadc); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + + /* Clear ADC analog watchdog flag */ + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3); + } + + /* ========== Check Overrun flag ========== */ + if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR)) + { + /* If overrun is set to overwrite previous data (default setting), */ + /* overrun event is not considered as an error. */ + /* (cf ref manual "Managing conversions without using the DMA and without */ + /* overrun ") */ + /* Exception for usage with DMA overrun event always considered as an */ + /* error. */ + if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED) + { + overrun_error = 1UL; + } + else + { + /* Check DMA configuration */ + if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE) + { + overrun_error = 1UL; + } + } + + if (overrun_error == 1UL) + { + /* Change ADC state to error state */ + SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR); + + /* Set ADC error code to overrun */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR); + + /* Error callback */ + /* Note: In case of overrun, ADC conversion data is preserved until */ + /* flag OVR is reset. */ + /* Therefore, old ADC conversion data can be retrieved in */ + /* function "HAL_ADC_ErrorCallback()". */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + hadc->ErrorCallback(hadc); +#else + HAL_ADC_ErrorCallback(hadc); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + } + + /* Clear ADC overrun flag */ + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR); + } + + /* ========== Check Injected context queue overflow flag ========== */ + if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF)) + { + /* Change ADC state to overrun state */ + SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF); + + /* Set ADC error code to Injected context queue overflow */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF); + + /* Clear the Injected context queue overflow flag */ + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF); + + /* Injected context queue overflow callback */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + hadc->InjectedQueueOverflowCallback(hadc); +#else + HAL_ADCEx_InjectedQueueOverflowCallback(hadc); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + } + +} + +/** + * @brief Conversion complete callback in non-blocking mode. + * @param hadc ADC handle + * @retval None + */ +__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hadc); + + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_ADC_ConvCpltCallback must be implemented in the user file. + */ +} + +/** + * @brief Conversion DMA half-transfer callback in non-blocking mode. + * @param hadc ADC handle + * @retval None + */ +__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hadc); + + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file. + */ +} + +/** + * @brief Analog watchdog 1 callback in non-blocking mode. + * @param hadc ADC handle + * @retval None + */ +__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hadc); + + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file. + */ +} + +/** + * @brief ADC error callback in non-blocking mode + * (ADC conversion with interruption or transfer by DMA). + * @note In case of error due to overrun when using ADC with DMA transfer + * (HAL ADC handle parameter "ErrorCode" to state "HAL_ADC_ERROR_OVR"): + * - Reinitialize the DMA using function "HAL_ADC_Stop_DMA()". + * - If needed, restart a new ADC conversion using function + * "HAL_ADC_Start_DMA()" + * (this function is also clearing overrun flag) + * @param hadc ADC handle + * @retval None + */ +__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hadc); + + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_ADC_ErrorCallback must be implemented in the user file. + */ +} + +/** + * @} + */ + +/** @defgroup ADC_Exported_Functions_Group3 Peripheral Control functions + * @brief Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure channels on regular group + (+) Configure the analog watchdog + +@endverbatim + * @{ + */ + +/** + * @brief Configure a channel to be assigned to ADC group regular. + * @note In case of usage of internal measurement channels: + * Vbat/VrefInt/TempSensor. + * These internal paths can be disabled using function + * HAL_ADC_DeInit(). + * @note Possibility to update parameters on the fly: + * This function initializes channel into ADC group regular, + * following calls to this function can be used to reconfigure + * some parameters of structure "ADC_ChannelConfTypeDef" on the fly, + * without resetting the ADC. + * The setting of these parameters is conditioned to ADC state: + * Refer to comments of structure "ADC_ChannelConfTypeDef". + * @param hadc ADC handle + * @param sConfig Structure of ADC channel assigned to ADC group regular. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig) +{ + HAL_StatusTypeDef tmp_hal_status = HAL_OK; + uint32_t tmpOffsetShifted; + uint32_t tmp_config_internal_channel; + __IO uint32_t wait_loop_index = 0; + uint32_t tmp_adc_is_conversion_on_going_regular; + uint32_t tmp_adc_is_conversion_on_going_injected; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank)); + assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime)); + assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff)); + assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber)); + assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset)); + + /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is + ignored (considered as reset) */ + assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE))); + + /* Verification of channel number */ + if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED) + { + assert_param(IS_ADC_CHANNEL(hadc, sConfig->Channel)); + } + else + { + assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel)); + } + + /* Process locked */ + __HAL_LOCK(hadc); + + /* Parameters update conditioned to ADC state: */ + /* Parameters that can be updated when ADC is disabled or enabled without */ + /* conversion on going on regular group: */ + /* - Channel number */ + /* - Channel rank */ + if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) + { + /* Set ADC group regular sequence: channel on the selected scan sequence rank */ + LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel); + + /* Parameters update conditioned to ADC state: */ + /* Parameters that can be updated when ADC is disabled or enabled without */ + /* conversion on going on regular group: */ + /* - Channel sampling time */ + /* - Channel offset */ + tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance); + tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance); + if ((tmp_adc_is_conversion_on_going_regular == 0UL) + && (tmp_adc_is_conversion_on_going_injected == 0UL) + ) + { + /* Set sampling time of the selected ADC channel */ + LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime); + + /* Configure the offset: offset enable/disable, channel, offset value */ + + /* Shift the offset with respect to the selected ADC resolution. */ + /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */ + tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset); + + if (sConfig->OffsetNumber != ADC_OFFSET_NONE) + { + /* Set ADC selected offset number */ + LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted); + + } + else + { + /* Scan each offset register to check if the selected channel is targeted. */ + /* If this is the case, the corresponding offset number is disabled. */ + if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel)) + { + LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE); + } + if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel)) + { + LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE); + } + if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel)) + { + LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE); + } + if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel)) + { + LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE); + } + } + } + + /* Parameters update conditioned to ADC state: */ + /* Parameters that can be updated only when ADC is disabled: */ + /* - Single or differential mode */ + /* - Internal measurement channels: Vbat/VrefInt/TempSensor */ + if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) + { + /* Set mode single-ended or differential input of the selected ADC channel */ + LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff); + + /* Configuration of differential mode */ + if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED) + { + /* Set sampling time of the selected ADC channel */ + /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */ + LL_ADC_SetChannelSamplingTime(hadc->Instance, + (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)), + sConfig->SamplingTime); + } + + /* Management of internal measurement channels: Vbat/VrefInt/TempSensor. */ + /* If internal channel selected, enable dedicated internal buffers and */ + /* paths. */ + /* Note: these internal measurement paths can be disabled using */ + /* HAL_ADC_DeInit(). */ + + if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)) + { + /* Configuration of common ADC parameters */ + + tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)); + + /* Software is allowed to change common parameters only when all ADCs */ + /* of the common group are disabled. */ + if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL) + { + /* If the requested internal measurement path has already been enabled, */ + /* bypass the configuration processing. */ + if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL)) + { + if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) + { + LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel); + + /* Delay for temperature sensor stabilization time */ + /* Wait loop initialization and execution */ + /* Note: Variable divided by 2 to compensate partially */ + /* CPU processing cycles, scaling in us split to not */ + /* exceed 32 bits register capacity and handle low frequency. */ + wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))); + while(wait_loop_index != 0UL) + { + wait_loop_index--; + } + } + } + else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL)) + { + if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc)) + { + LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel); + } + } + else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL)) + { + if (ADC_VREFINT_INSTANCE(hadc)) + { + LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel); + } + } + else + { + /* nothing to do */ + } + } + /* If the requested internal measurement path has already been */ + /* enabled and other ADC of the common group are enabled, internal */ + /* measurement paths cannot be enabled. */ + else + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG); + + tmp_hal_status = HAL_ERROR; + } + } + } + } + + /* If a conversion is on going on regular group, no update on regular */ + /* channel could be done on neither of the channel configuration structure */ + /* parameters. */ + else + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG); + + tmp_hal_status = HAL_ERROR; + } + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Configure the analog watchdog. + * @note Possibility to update parameters on the fly: + * This function initializes the selected analog watchdog, successive + * calls to this function can be used to reconfigure some parameters + * of structure "ADC_AnalogWDGConfTypeDef" on the fly, without resetting + * the ADC. + * The setting of these parameters is conditioned to ADC state. + * For parameters constraints, see comments of structure + * "ADC_AnalogWDGConfTypeDef". + * @note On this STM32 serie, analog watchdog thresholds cannot be modified + * while ADC conversion is on going. + * @param hadc ADC handle + * @param AnalogWDGConfig Structure of ADC analog watchdog configuration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *AnalogWDGConfig) +{ + HAL_StatusTypeDef tmp_hal_status = HAL_OK; + uint32_t tmpAWDHighThresholdShifted; + uint32_t tmpAWDLowThresholdShifted; + uint32_t tmp_adc_is_conversion_on_going_regular; + uint32_t tmp_adc_is_conversion_on_going_injected; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + assert_param(IS_ADC_ANALOG_WATCHDOG_NUMBER(AnalogWDGConfig->WatchdogNumber)); + assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode)); + assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode)); + + if ((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG) || + (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_INJEC) || + (AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC)) + { + assert_param(IS_ADC_CHANNEL(hadc, AnalogWDGConfig->Channel)); + } + + /* Verify thresholds range */ + if (hadc->Init.OversamplingMode == ENABLE) + { + /* Case of oversampling enabled: depending on ratio and shift configuration, + analog watchdog thresholds can be higher than ADC resolution. + Verify if thresholds are within maximum thresholds range. */ + assert_param(IS_ADC_RANGE(ADC_RESOLUTION_12B, AnalogWDGConfig->HighThreshold)); + assert_param(IS_ADC_RANGE(ADC_RESOLUTION_12B, AnalogWDGConfig->LowThreshold)); + } + else + { + /* Verify if thresholds are within the selected ADC resolution */ + assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->HighThreshold)); + assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), AnalogWDGConfig->LowThreshold)); + } + + /* Process locked */ + __HAL_LOCK(hadc); + + /* Parameters update conditioned to ADC state: */ + /* Parameters that can be updated when ADC is disabled or enabled without */ + /* conversion on going on ADC groups regular and injected: */ + /* - Analog watchdog channels */ + /* - Analog watchdog thresholds */ + tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance); + tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance); + if ((tmp_adc_is_conversion_on_going_regular == 0UL) + && (tmp_adc_is_conversion_on_going_injected == 0UL) + ) + { + /* Analog watchdog configuration */ + if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1) + { + /* Configuration of analog watchdog: */ + /* - Set the analog watchdog enable mode: one or overall group of */ + /* channels, on groups regular and-or injected. */ + switch (AnalogWDGConfig->WatchdogMode) + { + case ADC_ANALOGWATCHDOG_SINGLE_REG: + LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel, + LL_ADC_GROUP_REGULAR)); + break; + + case ADC_ANALOGWATCHDOG_SINGLE_INJEC: + LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel, + LL_ADC_GROUP_INJECTED)); + break; + + case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC: + LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, __LL_ADC_ANALOGWD_CHANNEL_GROUP(AnalogWDGConfig->Channel, + LL_ADC_GROUP_REGULAR_INJECTED)); + break; + + case ADC_ANALOGWATCHDOG_ALL_REG: + LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG); + break; + + case ADC_ANALOGWATCHDOG_ALL_INJEC: + LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_INJ); + break; + + case ADC_ANALOGWATCHDOG_ALL_REGINJEC: + LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG_INJ); + break; + + default: /* ADC_ANALOGWATCHDOG_NONE */ + LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE); + break; + } + + /* Shift the offset in function of the selected ADC resolution: */ + /* Thresholds have to be left-aligned on bit 11, the LSB (right bits) */ + /* are set to 0 */ + tmpAWDHighThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold); + tmpAWDLowThresholdShifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold); + + /* Set ADC analog watchdog thresholds value of both thresholds high and low */ + LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, AnalogWDGConfig->WatchdogNumber, tmpAWDHighThresholdShifted, tmpAWDLowThresholdShifted); + + /* Update state, clear previous result related to AWD1 */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1); + + /* Clear flag ADC analog watchdog */ + /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready */ + /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent() */ + /* (in case left enabled by previous ADC operations). */ + LL_ADC_ClearFlag_AWD1(hadc->Instance); + + /* Configure ADC analog watchdog interrupt */ + if (AnalogWDGConfig->ITMode == ENABLE) + { + LL_ADC_EnableIT_AWD1(hadc->Instance); + } + else + { + LL_ADC_DisableIT_AWD1(hadc->Instance); + } + } + /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */ + else + { + switch (AnalogWDGConfig->WatchdogMode) + { + case ADC_ANALOGWATCHDOG_SINGLE_REG: + case ADC_ANALOGWATCHDOG_SINGLE_INJEC: + case ADC_ANALOGWATCHDOG_SINGLE_REGINJEC: + /* Update AWD by bitfield to keep the possibility to monitor */ + /* several channels by successive calls of this function. */ + if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2) + { + SET_BIT(hadc->Instance->AWD2CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL))); + } + else + { + SET_BIT(hadc->Instance->AWD3CR, (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(AnalogWDGConfig->Channel) & 0x1FUL))); + } + break; + + case ADC_ANALOGWATCHDOG_ALL_REG: + case ADC_ANALOGWATCHDOG_ALL_INJEC: + case ADC_ANALOGWATCHDOG_ALL_REGINJEC: + LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_ALL_CHANNELS_REG_INJ); + break; + + default: /* ADC_ANALOGWATCHDOG_NONE */ + LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, AnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE); + break; + } + + /* Shift the thresholds in function of the selected ADC resolution */ + /* have to be left-aligned on bit 7, the LSB (right bits) are set to 0 */ + tmpAWDHighThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->HighThreshold); + tmpAWDLowThresholdShifted = ADC_AWD23THRESHOLD_SHIFT_RESOLUTION(hadc, AnalogWDGConfig->LowThreshold); + + /* Set ADC analog watchdog thresholds value of both thresholds high and low */ + LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, AnalogWDGConfig->WatchdogNumber, tmpAWDHighThresholdShifted, tmpAWDLowThresholdShifted); + + if (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2) + { + /* Update state, clear previous result related to AWD2 */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2); + + /* Clear flag ADC analog watchdog */ + /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready */ + /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent() */ + /* (in case left enabled by previous ADC operations). */ + LL_ADC_ClearFlag_AWD2(hadc->Instance); + + /* Configure ADC analog watchdog interrupt */ + if (AnalogWDGConfig->ITMode == ENABLE) + { + LL_ADC_EnableIT_AWD2(hadc->Instance); + } + else + { + LL_ADC_DisableIT_AWD2(hadc->Instance); + } + } + /* (AnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */ + else + { + /* Update state, clear previous result related to AWD3 */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3); + + /* Clear flag ADC analog watchdog */ + /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready */ + /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent() */ + /* (in case left enabled by previous ADC operations). */ + LL_ADC_ClearFlag_AWD3(hadc->Instance); + + /* Configure ADC analog watchdog interrupt */ + if (AnalogWDGConfig->ITMode == ENABLE) + { + LL_ADC_EnableIT_AWD3(hadc->Instance); + } + else + { + LL_ADC_DisableIT_AWD3(hadc->Instance); + } + } + } + + } + /* If a conversion is on going on ADC group regular or injected, no update */ + /* could be done on neither of the AWD configuration structure parameters. */ + else + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG); + + tmp_hal_status = HAL_ERROR; + } + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + /* Return function status */ + return tmp_hal_status; +} + + +/** + * @} + */ + +/** @defgroup ADC_Exported_Functions_Group4 Peripheral State functions + * @brief ADC Peripheral State functions + * +@verbatim + =============================================================================== + ##### Peripheral state and errors functions ##### + =============================================================================== + [..] + This subsection provides functions to get in run-time the status of the + peripheral. + (+) Check the ADC state + (+) Check the ADC error code + +@endverbatim + * @{ + */ + +/** + * @brief Return the ADC handle state. + * @note ADC state machine is managed by bitfields, ADC status must be + * compared with states bits. + * For example: + * " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_REG_BUSY) != 0UL) " + * " if ((HAL_ADC_GetState(hadc1) & HAL_ADC_STATE_AWD1) != 0UL) " + * @param hadc ADC handle + * @retval ADC handle state (bitfield on 32 bits) + */ +uint32_t HAL_ADC_GetState(ADC_HandleTypeDef *hadc) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Return ADC handle state */ + return hadc->State; +} + +/** + * @brief Return the ADC error code. + * @param hadc ADC handle + * @retval ADC error code (bitfield on 32 bits) + */ +uint32_t HAL_ADC_GetError(ADC_HandleTypeDef *hadc) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + return hadc->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup ADC_Private_Functions ADC Private Functions + * @{ + */ + +/** + * @brief Stop ADC conversion. + * @param hadc ADC handle + * @param ConversionGroup ADC group regular and/or injected. + * This parameter can be one of the following values: + * @arg @ref ADC_REGULAR_GROUP ADC regular conversion type. + * @arg @ref ADC_INJECTED_GROUP ADC injected conversion type. + * @arg @ref ADC_REGULAR_INJECTED_GROUP ADC regular and injected conversion type. + * @retval HAL status. + */ +HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup) +{ + uint32_t tickstart; + uint32_t Conversion_Timeout_CPU_cycles = 0UL; + uint32_t conversion_group_reassigned = ConversionGroup; + uint32_t tmp_ADC_CR_ADSTART_JADSTART; + uint32_t tmp_adc_is_conversion_on_going_regular; + uint32_t tmp_adc_is_conversion_on_going_injected; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup)); + + /* Verification if ADC is not already stopped (on regular and injected */ + /* groups) to bypass this function if not needed. */ + tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance); + tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance); + if ((tmp_adc_is_conversion_on_going_regular != 0UL) + || (tmp_adc_is_conversion_on_going_injected != 0UL) + ) + { + /* Particular case of continuous auto-injection mode combined with */ + /* auto-delay mode. */ + /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not */ + /* injected group stop ADC_CR_JADSTP). */ + /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1 */ + /* (see reference manual). */ + if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL) + && (hadc->Init.ContinuousConvMode == ENABLE) + && (hadc->Init.LowPowerAutoWait == ENABLE) + ) + { + /* Use stop of regular group */ + conversion_group_reassigned = ADC_REGULAR_GROUP; + + /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */ + while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL) + { + if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL)) + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL); + + /* Set ADC error code to ADC peripheral internal error */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL); + + return HAL_ERROR; + } + Conversion_Timeout_CPU_cycles ++; + } + + /* Clear JEOS */ + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS); + } + + /* Stop potential conversion on going on ADC group regular */ + if (conversion_group_reassigned != ADC_INJECTED_GROUP) + { + /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */ + if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL) + { + if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL) + { + /* Stop ADC group regular conversion */ + LL_ADC_REG_StopConversion(hadc->Instance); + } + } + } + + /* Stop potential conversion on going on ADC group injected */ + if (conversion_group_reassigned != ADC_REGULAR_GROUP) + { + /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */ + if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL) + { + if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL) + { + /* Stop ADC group injected conversion */ + LL_ADC_INJ_StopConversion(hadc->Instance); + } + } + } + + /* Selection of start and stop bits with respect to the regular or injected group */ + switch (conversion_group_reassigned) + { + case ADC_REGULAR_INJECTED_GROUP: + tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART); + break; + case ADC_INJECTED_GROUP: + tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART; + break; + /* Case ADC_REGULAR_GROUP only*/ + default: + tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART; + break; + } + + /* Wait for conversion effectively stopped */ + tickstart = HAL_GetTick(); + + while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL) + { + if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT) + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL); + + /* Set ADC error code to ADC peripheral internal error */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL); + + return HAL_ERROR; + } + } + + } + + /* Return HAL status */ + return HAL_OK; +} + + + +/** + * @brief Enable the selected ADC. + * @note Prerequisite condition to use this function: ADC must be disabled + * and voltage regulator must be enabled (done into HAL_ADC_Init()). + * @param hadc ADC handle + * @retval HAL status. + */ +HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc) +{ + uint32_t tickstart; + + /* ADC enable and wait for ADC ready (in case of ADC is disabled or */ + /* enabling phase not yet completed: flag ADC ready not yet set). */ + /* Timeout implemented to not be stuck if ADC cannot be enabled (possible */ + /* causes: ADC clock not running, ...). */ + if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) + { + /* Check if conditions to enable the ADC are fulfilled */ + if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL) + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL); + + /* Set ADC error code to ADC peripheral internal error */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL); + + return HAL_ERROR; + } + + /* Enable the ADC peripheral */ + LL_ADC_Enable(hadc->Instance); + + /* Wait for ADC effectively enabled */ + tickstart = HAL_GetTick(); + + while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL) + { + /* If ADEN bit is set less than 4 ADC clock cycles after the ADCAL bit + has been cleared (after a calibration), ADEN bit is reset by the + calibration logic. + The workaround is to continue setting ADEN until ADRDY is becomes 1. + Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this + 4 ADC clock cycle duration */ + /* Note: Test of ADC enabled required due to hardware constraint to */ + /* not enable ADC if already enabled. */ + if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) + { + LL_ADC_Enable(hadc->Instance); + } + + if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT) + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL); + + /* Set ADC error code to ADC peripheral internal error */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL); + + return HAL_ERROR; + } + } + } + + /* Return HAL status */ + return HAL_OK; +} + +/** + * @brief Disable the selected ADC. + * @note Prerequisite condition to use this function: ADC conversions must be + * stopped. + * @param hadc ADC handle + * @retval HAL status. + */ +HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc) +{ + uint32_t tickstart; + const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance); + + /* Verification if ADC is not already disabled: */ + /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already */ + /* disabled. */ + if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL) + && (tmp_adc_is_disable_on_going == 0UL) + ) + { + /* Check if conditions to disable the ADC are fulfilled */ + if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN) + { + /* Disable the ADC peripheral */ + LL_ADC_Disable(hadc->Instance); + __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY)); + } + else + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL); + + /* Set ADC error code to ADC peripheral internal error */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL); + + return HAL_ERROR; + } + + /* Wait for ADC effectively disabled */ + /* Get tick count */ + tickstart = HAL_GetTick(); + + while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL) + { + if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT) + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL); + + /* Set ADC error code to ADC peripheral internal error */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL); + + return HAL_ERROR; + } + } + } + + /* Return HAL status */ + return HAL_OK; +} + +/** + * @brief DMA transfer complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma) +{ + /* Retrieve ADC handle corresponding to current DMA handle */ + ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + /* Update state machine on conversion status if not in error state */ + if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL) + { + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); + + /* Determine whether any further conversion upcoming on group regular */ + /* by external trigger, continuous mode or scan sequence on going */ + /* to disable interruption. */ + /* Is it the end of the regular sequence ? */ + if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL) + { + /* Are conversions software-triggered ? */ + if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL) + { + /* Is CONT bit set ? */ + if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL) + { + /* CONT bit is not set, no more conversions expected */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY); + if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL) + { + SET_BIT(hadc->State, HAL_ADC_STATE_READY); + } + } + } + } + else + { + /* DMA End of Transfer interrupt was triggered but conversions sequence + is not over. If DMACFG is set to 0, conversions are stopped. */ + if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL) + { + /* DMACFG bit is not set, conversions are stopped. */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY); + if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL) + { + SET_BIT(hadc->State, HAL_ADC_STATE_READY); + } + } + } + + /* Conversion complete callback */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + hadc->ConvCpltCallback(hadc); +#else + HAL_ADC_ConvCpltCallback(hadc); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + } + else /* DMA and-or internal error occurred */ + { + if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL) + { + /* Call HAL ADC Error Callback function */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + hadc->ErrorCallback(hadc); +#else + HAL_ADC_ErrorCallback(hadc); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ + } + else + { + /* Call ADC DMA error callback */ + hadc->DMA_Handle->XferErrorCallback(hdma); + } + } +} + +/** + * @brief DMA half transfer complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma) +{ + /* Retrieve ADC handle corresponding to current DMA handle */ + ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + /* Half conversion callback */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + hadc->ConvHalfCpltCallback(hadc); +#else + HAL_ADC_ConvHalfCpltCallback(hadc); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA error callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void ADC_DMAError(DMA_HandleTypeDef *hdma) +{ + /* Retrieve ADC handle corresponding to current DMA handle */ + ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + /* Set ADC state */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA); + + /* Set ADC error code to DMA error */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA); + + /* Error callback */ +#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1) + hadc->ErrorCallback(hadc); +#else + HAL_ADC_ErrorCallback(hadc); +#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ +} + +/** + * @} + */ + +#endif /* HAL_ADC_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c new file mode 100644 index 0000000..1327585 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c @@ -0,0 +1,1672 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_adc_ex.c + * @author MCD Application Team + * @brief This file provides firmware functions to manage the following + * functionalities of the Analog to Digital Convertor (ADC) + * peripheral: + * + Operation functions + * ++ Start, stop, get result of conversions of ADC group injected, + * using 2 possible modes: polling, interruption. + * ++ Calibration + * +++ ADC automatic self-calibration + * +++ Calibration factors get or set + * + Control functions + * ++ Channels configuration on ADC group injected + * + State functions + * ++ ADC group injected contexts queue management + * Other functions (generic functions) are available in file + * "stm32wbxx_hal_adc.c". + * + @verbatim + [..] + (@) Sections "ADC peripheral features" and "How to use this driver" are + available in file of generic functions "stm32wbxx_hal_adc.c". + [..] + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup ADCEx ADCEx + * @brief ADC Extended HAL module driver + * @{ + */ + +#ifdef HAL_ADC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/** @defgroup ADCEx_Private_Constants ADC Extended Private Constants + * @{ + */ + +#define ADC_JSQR_FIELDS ((ADC_JSQR_JL | ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN |\ + ADC_JSQR_JSQ1 | ADC_JSQR_JSQ2 |\ + ADC_JSQR_JSQ3 | ADC_JSQR_JSQ4 )) /*!< ADC_JSQR fields of parameters that can be updated anytime + once the ADC is enabled */ + +/* Fixed timeout value for ADC calibration. */ +/* Values defined to be higher than worst cases: maximum ratio between ADC */ +/* and CPU clock frequencies. */ +/* Example of profile low frequency : ADC frequency at 46.9kHz (ADC clock */ +/* source PLL SAI 12MHz, ADC clock prescaler 256), CPU frequency 64MHz. */ +/* Calibration time max = 116 / fADC (refer to datasheet) */ +/* = 158 379 CPU cycles */ +#define ADC_CALIBRATION_TIMEOUT (158379UL) /*!< ADC calibration time-out value (unit: CPU cycles) */ + +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup ADCEx_Exported_Functions ADC Extended Exported Functions + * @{ + */ + +/** @defgroup ADCEx_Exported_Functions_Group1 Extended Input and Output operation functions + * @brief Extended IO operation functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] This section provides functions allowing to: + + (+) Perform the ADC self-calibration for single or differential ending. + (+) Get calibration factors for single or differential ending. + (+) Set calibration factors for single or differential ending. + + (+) Start conversion of ADC group injected. + (+) Stop conversion of ADC group injected. + (+) Poll for conversion complete on ADC group injected. + (+) Get result of ADC group injected channel conversion. + (+) Start conversion of ADC group injected and enable interruptions. + (+) Stop conversion of ADC group injected and disable interruptions. + +@endverbatim + * @{ + */ + +/** + * @brief Perform an ADC automatic self-calibration + * Calibration prerequisite: ADC must be disabled (execute this + * function before HAL_ADC_Start() or after HAL_ADC_Stop() ). + * @param hadc ADC handle + * @param SingleDiff Selection of single-ended or differential input + * This parameter can be one of the following values: + * @arg @ref ADC_SINGLE_ENDED Channel in mode input single ended + * @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff) +{ + HAL_StatusTypeDef tmp_hal_status; + __IO uint32_t wait_loop_index = 0UL; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff)); + + /* Process locked */ + __HAL_LOCK(hadc); + + /* Calibration prerequisite: ADC must be disabled. */ + + /* Disable the ADC (if not already disabled) */ + tmp_hal_status = ADC_Disable(hadc); + + /* Check if ADC is effectively disabled */ + if (tmp_hal_status == HAL_OK) + { + /* Set ADC state */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, + HAL_ADC_STATE_BUSY_INTERNAL); + + /* Start ADC calibration in mode single-ended or differential */ + LL_ADC_StartCalibration(hadc->Instance, SingleDiff); + + /* Wait for calibration completion */ + while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL) + { + wait_loop_index++; + if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT) + { + /* Update ADC state machine to error */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_BUSY_INTERNAL, + HAL_ADC_STATE_ERROR_INTERNAL); + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + return HAL_ERROR; + } + } + + /* Set ADC state */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_BUSY_INTERNAL, + HAL_ADC_STATE_READY); + } + else + { + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL); + + /* Note: No need to update variable "tmp_hal_status" here: already set */ + /* to state "HAL_ERROR" by function disabling the ADC. */ + } + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Get the calibration factor. + * @param hadc ADC handle. + * @param SingleDiff This parameter can be only: + * @arg @ref ADC_SINGLE_ENDED Channel in mode input single ended + * @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended + * @retval Calibration value. + */ +uint32_t HAL_ADCEx_Calibration_GetValue(ADC_HandleTypeDef *hadc, uint32_t SingleDiff) +{ + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff)); + + /* Return the selected ADC calibration value */ + return LL_ADC_GetCalibrationFactor(hadc->Instance, SingleDiff); +} + +/** + * @brief Set the calibration factor to overwrite automatic conversion result. + * ADC must be enabled and no conversion is ongoing. + * @param hadc ADC handle + * @param SingleDiff This parameter can be only: + * @arg @ref ADC_SINGLE_ENDED Channel in mode input single ended + * @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended + * @param CalibrationFactor Calibration factor (coded on 7 bits maximum) + * @retval HAL state + */ +HAL_StatusTypeDef HAL_ADCEx_Calibration_SetValue(ADC_HandleTypeDef *hadc, uint32_t SingleDiff, uint32_t CalibrationFactor) +{ + HAL_StatusTypeDef tmp_hal_status = HAL_OK; + uint32_t tmp_adc_is_conversion_on_going_regular; + uint32_t tmp_adc_is_conversion_on_going_injected; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff)); + assert_param(IS_ADC_CALFACT(CalibrationFactor)); + + /* Process locked */ + __HAL_LOCK(hadc); + + /* Verification of hardware constraints before modifying the calibration */ + /* factors register: ADC must be enabled, no conversion on going. */ + tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance); + tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance); + + if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL) + && (tmp_adc_is_conversion_on_going_regular == 0UL) + && (tmp_adc_is_conversion_on_going_injected == 0UL) + ) + { + /* Set the selected ADC calibration value */ + LL_ADC_SetCalibrationFactor(hadc->Instance, SingleDiff, CalibrationFactor); + } + else + { + /* Update ADC state machine */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG); + /* Update ADC error code */ + SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL); + + /* Update ADC state machine to error */ + tmp_hal_status = HAL_ERROR; + } + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Enable ADC, start conversion of injected group. + * @note Interruptions enabled in this function: None. + * @param hadc ADC handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + uint32_t tmp_config_injected_queue; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL) + { + return HAL_BUSY; + } + else + { + /* In case of software trigger detection enabled, JQDIS must be set + (which can be done only if ADSTART and JADSTART are both cleared). + If JQDIS is not set at that point, returns an error + - since software trigger detection is disabled. User needs to + resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS. + - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means + the queue is empty */ + tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS); + + if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL) + && (tmp_config_injected_queue == 0UL) + ) + { + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG); + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hadc); + + /* Enable the ADC peripheral */ + tmp_hal_status = ADC_Enable(hadc); + + /* Start conversion if ADC is effectively enabled */ + if (tmp_hal_status == HAL_OK) + { + /* Check if a regular conversion is ongoing */ + if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL) + { + /* Reset ADC error code field related to injected conversions only */ + CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF); + } + else + { + /* Set ADC error code to none */ + ADC_CLEAR_ERRORCODE(hadc); + } + + /* Set ADC state */ + /* - Clear state bitfield related to injected group conversion results */ + /* - Set state bitfield related to injected operation */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC, + HAL_ADC_STATE_INJ_BUSY); + + /* Clear ADC group injected group conversion flag */ + /* (To ensure of no unknown state from potential previous ADC operations) */ + __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS)); + + /* Process unlocked */ + /* Unlock before starting ADC conversions: in case of potential */ + /* interruption, to let the process to ADC IRQ Handler. */ + __HAL_UNLOCK(hadc); + + /* Enable conversion of injected group, if automatic injected conversion */ + /* is disabled. */ + /* If software start has been selected, conversion starts immediately. */ + /* If external trigger has been selected, conversion will start at next */ + /* trigger event. */ + if(LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT) + { + /* Start ADC group injected conversion */ + LL_ADC_INJ_StartConversion(hadc->Instance); + } + } + else + { + /* Process unlocked */ + __HAL_UNLOCK(hadc); + } + + /* Return function status */ + return tmp_hal_status; + } +} + +/** + * @brief Stop conversion of injected channels. Disable ADC peripheral if + * no regular conversion is on going. + * @note If ADC must be disabled and if conversion is on going on + * regular group, function HAL_ADC_Stop must be used to stop both + * injected and regular groups, and disable the ADC. + * @note If injected group mode auto-injection is enabled, + * function HAL_ADC_Stop must be used. + * @param hadc ADC handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADCEx_InjectedStop(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Process locked */ + __HAL_LOCK(hadc); + + /* 1. Stop potential conversion on going on injected group only. */ + tmp_hal_status = ADC_ConversionStop(hadc, ADC_INJECTED_GROUP); + + /* Disable ADC peripheral if injected conversions are effectively stopped */ + /* and if no conversion on regular group is on-going */ + if (tmp_hal_status == HAL_OK) + { + if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) + { + /* 2. Disable the ADC peripheral */ + tmp_hal_status = ADC_Disable(hadc); + + /* Check if ADC is effectively disabled */ + if (tmp_hal_status == HAL_OK) + { + /* Set ADC state */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, + HAL_ADC_STATE_READY); + } + } + /* Conversion on injected group is stopped, but ADC not disabled since */ + /* conversion on regular group is still running. */ + else + { + /* Set ADC state */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY); + } + } + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Wait for injected group conversion to be completed. + * @param hadc ADC handle + * @param Timeout Timeout value in millisecond. + * @note Depending on hadc->Init.EOCSelection, JEOS or JEOC is + * checked and cleared depending on AUTDLY bit status. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout) +{ + uint32_t tickstart; + uint32_t tmp_Flag_End; + uint32_t tmp_adc_inj_is_trigger_source_sw_start; + uint32_t tmp_adc_reg_is_trigger_source_sw_start; + uint32_t tmp_cfgr; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* If end of sequence selected */ + if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV) + { + tmp_Flag_End = ADC_FLAG_JEOS; + } + else /* end of conversion selected */ + { + tmp_Flag_End = ADC_FLAG_JEOC; + } + + /* Get timeout */ + tickstart = HAL_GetTick(); + + /* Wait until End of Conversion or Sequence flag is raised */ + while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL) + { + /* Check if timeout is disabled (set to infinite wait) */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL)) + { + /* Update ADC state machine to timeout */ + SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT); + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + return HAL_TIMEOUT; + } + } + } + + /* Retrieve ADC configuration */ + tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance); + tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance); + tmp_cfgr = READ_REG(hadc->Instance->CFGR); + + /* Update ADC state machine */ + SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC); + + /* Determine whether any further conversion upcoming on group injected */ + /* by external trigger or by automatic injected conversion */ + /* from group regular. */ + if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL) || + ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) && + ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) && + (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))) + { + /* Check whether end of sequence is reached */ + if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS)) + { + /* Particular case if injected contexts queue is enabled: */ + /* when the last context has been fully processed, JSQR is reset */ + /* by the hardware. Even if no injected conversion is planned to come */ + /* (queue empty, triggers are ignored), it can start again */ + /* immediately after setting a new context (JADSTART is still set). */ + /* Therefore, state of HAL ADC injected group is kept to busy. */ + if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQM) == 0UL) + { + /* Set ADC state */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY); + + if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL) + { + SET_BIT(hadc->State, HAL_ADC_STATE_READY); + } + } + } + } + + /* Clear polled flag */ + if (tmp_Flag_End == ADC_FLAG_JEOS) + { + /* Clear end of sequence JEOS flag of injected group if low power feature */ + /* "LowPowerAutoWait " is disabled, to not interfere with this feature. */ + /* For injected groups, no new conversion will start before JEOS is */ + /* cleared. */ + if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY) == 0UL) + { + __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS)); + } + } + else + { + __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC); + } + + /* Return API HAL status */ + return HAL_OK; +} + +/** + * @brief Enable ADC, start conversion of injected group with interruption. + * @note Interruptions enabled in this function according to initialization + * setting : JEOC (end of conversion) or JEOS (end of sequence) + * @param hadc ADC handle. + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + uint32_t tmp_config_injected_queue; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL) + { + return HAL_BUSY; + } + else + { + /* In case of software trigger detection enabled, JQDIS must be set + (which can be done only if ADSTART and JADSTART are both cleared). + If JQDIS is not set at that point, returns an error + - since software trigger detection is disabled. User needs to + resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS. + - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means + the queue is empty */ + tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS); + + if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL) + && (tmp_config_injected_queue == 0UL) + ) + { + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG); + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hadc); + + /* Enable the ADC peripheral */ + tmp_hal_status = ADC_Enable(hadc); + + /* Start conversion if ADC is effectively enabled */ + if (tmp_hal_status == HAL_OK) + { + /* Check if a regular conversion is ongoing */ + if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL) + { + /* Reset ADC error code field related to injected conversions only */ + CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF); + } + else + { + /* Set ADC error code to none */ + ADC_CLEAR_ERRORCODE(hadc); + } + + /* Set ADC state */ + /* - Clear state bitfield related to injected group conversion results */ + /* - Set state bitfield related to injected operation */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC, + HAL_ADC_STATE_INJ_BUSY); + + /* Clear ADC group injected group conversion flag */ + /* (To ensure of no unknown state from potential previous ADC operations) */ + __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS)); + + /* Process unlocked */ + /* Unlock before starting ADC conversions: in case of potential */ + /* interruption, to let the process to ADC IRQ Handler. */ + __HAL_UNLOCK(hadc); + + /* Enable ADC Injected context queue overflow interrupt if this feature */ + /* is enabled. */ + if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL) + { + __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF); + } + + /* Enable ADC end of conversion interrupt */ + switch (hadc->Init.EOCSelection) + { + case ADC_EOC_SEQ_CONV: + __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC); + __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS); + break; + /* case ADC_EOC_SINGLE_CONV */ + default: + __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS); + __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC); + break; + } + + /* Enable conversion of injected group, if automatic injected conversion */ + /* is disabled. */ + /* If software start has been selected, conversion starts immediately. */ + /* If external trigger has been selected, conversion will start at next */ + /* trigger event. */ + if(LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT) + { + /* Start ADC group injected conversion */ + LL_ADC_INJ_StartConversion(hadc->Instance); + } + } + else + { + /* Process unlocked */ + __HAL_UNLOCK(hadc); + } + + /* Return function status */ + return tmp_hal_status; + } +} + +/** + * @brief Stop conversion of injected channels, disable interruption of + * end-of-conversion. Disable ADC peripheral if no regular conversion + * is on going. + * @note If ADC must be disabled and if conversion is on going on + * regular group, function HAL_ADC_Stop must be used to stop both + * injected and regular groups, and disable the ADC. + * @note If injected group mode auto-injection is enabled, + * function HAL_ADC_Stop must be used. + * @note In case of auto-injection mode, HAL_ADC_Stop() must be used. + * @param hadc ADC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Process locked */ + __HAL_LOCK(hadc); + + /* 1. Stop potential conversion on going on injected group only. */ + tmp_hal_status = ADC_ConversionStop(hadc, ADC_INJECTED_GROUP); + + /* Disable ADC peripheral if injected conversions are effectively stopped */ + /* and if no conversion on the other group (regular group) is intended to */ + /* continue. */ + if (tmp_hal_status == HAL_OK) + { + /* Disable ADC end of conversion interrupt for injected channels */ + __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_JEOC | ADC_IT_JEOS | ADC_FLAG_JQOVF)); + + if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) + { + /* 2. Disable the ADC peripheral */ + tmp_hal_status = ADC_Disable(hadc); + + /* Check if ADC is effectively disabled */ + if (tmp_hal_status == HAL_OK) + { + /* Set ADC state */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY, + HAL_ADC_STATE_READY); + } + } + /* Conversion on injected group is stopped, but ADC not disabled since */ + /* conversion on regular group is still running. */ + else + { + /* Set ADC state */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY); + } + } + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Get ADC injected group conversion result. + * @note Reading register JDRx automatically clears ADC flag JEOC + * (ADC group injected end of unitary conversion). + * @note This function does not clear ADC flag JEOS + * (ADC group injected end of sequence conversion) + * Occurrence of flag JEOS rising: + * - If sequencer is composed of 1 rank, flag JEOS is equivalent + * to flag JEOC. + * - If sequencer is composed of several ranks, during the scan + * sequence flag JEOC only is raised, at the end of the scan sequence + * both flags JEOC and EOS are raised. + * Flag JEOS must not be cleared by this function because + * it would not be compliant with low power features + * (feature low power auto-wait, not available on all STM32 families). + * To clear this flag, either use function: + * in programming model IT: @ref HAL_ADC_IRQHandler(), in programming + * model polling: @ref HAL_ADCEx_InjectedPollForConversion() + * or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_JEOS). + * @param hadc ADC handle + * @param InjectedRank the converted ADC injected rank. + * This parameter can be one of the following values: + * @arg @ref ADC_INJECTED_RANK_1 ADC group injected rank 1 + * @arg @ref ADC_INJECTED_RANK_2 ADC group injected rank 2 + * @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3 + * @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4 + * @retval ADC group injected conversion data + */ +uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef *hadc, uint32_t InjectedRank) +{ + uint32_t tmp_jdr; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + assert_param(IS_ADC_INJECTED_RANK(InjectedRank)); + + /* Get ADC converted value */ + switch (InjectedRank) + { + case ADC_INJECTED_RANK_4: + tmp_jdr = hadc->Instance->JDR4; + break; + case ADC_INJECTED_RANK_3: + tmp_jdr = hadc->Instance->JDR3; + break; + case ADC_INJECTED_RANK_2: + tmp_jdr = hadc->Instance->JDR2; + break; + case ADC_INJECTED_RANK_1: + default: + tmp_jdr = hadc->Instance->JDR1; + break; + } + + /* Return ADC converted value */ + return tmp_jdr; +} + +/** + * @brief Injected conversion complete callback in non-blocking mode. + * @param hadc ADC handle + * @retval None + */ +__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hadc); + + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file. + */ +} + +/** + * @brief Injected context queue overflow callback. + * @note This callback is called if injected context queue is enabled + (parameter "QueueInjectedContext" in injected channel configuration) + and if a new injected context is set when queue is full (maximum 2 + contexts). + * @param hadc ADC handle + * @retval None + */ +__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hadc); + + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file. + */ +} + +/** + * @brief Analog watchdog 2 callback in non-blocking mode. + * @param hadc ADC handle + * @retval None + */ +__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hadc); + + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file. + */ +} + +/** + * @brief Analog watchdog 3 callback in non-blocking mode. + * @param hadc ADC handle + * @retval None + */ +__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hadc); + + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file. + */ +} + + +/** + * @brief End Of Sampling callback in non-blocking mode. + * @param hadc ADC handle + * @retval None + */ +__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hadc); + + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file. + */ +} + +/** + * @brief Stop ADC conversion of regular group (and injected channels in + * case of auto_injection mode), disable ADC peripheral if no + * conversion is on going on injected group. + * @param hadc ADC handle + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_ADCEx_RegularStop(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Process locked */ + __HAL_LOCK(hadc); + + /* 1. Stop potential regular conversion on going */ + tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP); + + /* Disable ADC peripheral if regular conversions are effectively stopped + and if no injected conversions are on-going */ + if (tmp_hal_status == HAL_OK) + { + /* Clear HAL_ADC_STATE_REG_BUSY bit */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY); + + if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL) + { + /* 2. Disable the ADC peripheral */ + tmp_hal_status = ADC_Disable(hadc); + + /* Check if ADC is effectively disabled */ + if (tmp_hal_status == HAL_OK) + { + /* Set ADC state */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_INJ_BUSY, + HAL_ADC_STATE_READY); + } + } + /* Conversion on injected group is stopped, but ADC not disabled since */ + /* conversion on regular group is still running. */ + else + { + SET_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY); + } + } + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + /* Return function status */ + return tmp_hal_status; +} + + +/** + * @brief Stop ADC conversion of ADC groups regular and injected, + * disable interrution of end-of-conversion, + * disable ADC peripheral if no conversion is on going + * on injected group. + * @param hadc ADC handle + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_ADCEx_RegularStop_IT(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Process locked */ + __HAL_LOCK(hadc); + + /* 1. Stop potential regular conversion on going */ + tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP); + + /* Disable ADC peripheral if conversions are effectively stopped + and if no injected conversion is on-going */ + if (tmp_hal_status == HAL_OK) + { + /* Clear HAL_ADC_STATE_REG_BUSY bit */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY); + + /* Disable all regular-related interrupts */ + __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR)); + + /* 2. Disable ADC peripheral if no injected conversions are on-going */ + if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL) + { + tmp_hal_status = ADC_Disable(hadc); + /* if no issue reported */ + if (tmp_hal_status == HAL_OK) + { + /* Set ADC state */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_INJ_BUSY, + HAL_ADC_STATE_READY); + } + } + else + { + SET_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY); + } + } + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Stop ADC conversion of regular group (and injected group in + * case of auto_injection mode), disable ADC DMA transfer, disable + * ADC peripheral if no conversion is on going + * on injected group. + * @param hadc ADC handle + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_ADCEx_RegularStop_DMA(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Process locked */ + __HAL_LOCK(hadc); + + /* 1. Stop potential regular conversion on going */ + tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_GROUP); + + /* Disable ADC peripheral if conversions are effectively stopped + and if no injected conversion is on-going */ + if (tmp_hal_status == HAL_OK) + { + /* Clear HAL_ADC_STATE_REG_BUSY bit */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY); + + /* Disable ADC DMA (ADC DMA configuration ADC_CFGR_DMACFG is kept) */ + CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN); + + /* Disable the DMA channel (in case of DMA in circular mode or stop while */ + /* while DMA transfer is on going) */ + tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle); + + /* Check if DMA channel effectively disabled */ + if (tmp_hal_status != HAL_OK) + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA); + } + + /* Disable ADC overrun interrupt */ + __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR); + + /* 2. Disable the ADC peripheral */ + /* Update "tmp_hal_status" only if DMA channel disabling passed, */ + /* to keep in memory a potential failing status. */ + if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL) + { + if (tmp_hal_status == HAL_OK) + { + tmp_hal_status = ADC_Disable(hadc); + } + else + { + (void)ADC_Disable(hadc); + } + + /* Check if ADC is effectively disabled */ + if (tmp_hal_status == HAL_OK) + { + /* Set ADC state */ + ADC_STATE_CLR_SET(hadc->State, + HAL_ADC_STATE_INJ_BUSY, + HAL_ADC_STATE_READY); + } + } + else + { + SET_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY); + } + } + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @} + */ + +/** @defgroup ADCEx_Exported_Functions_Group2 ADC Extended Peripheral Control functions + * @brief ADC Extended Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure channels on injected group + (+) Enable or Disable Injected Queue + (+) Disable ADC voltage regulator + (+) Enter ADC deep-power-down mode + +@endverbatim + * @{ + */ + +/** + * @brief Configure a channel to be assigned to ADC group injected. + * @note Possibility to update parameters on the fly: + * This function initializes injected group, following calls to this + * function can be used to reconfigure some parameters of structure + * "ADC_InjectionConfTypeDef" on the fly, without resetting the ADC. + * The setting of these parameters is conditioned to ADC state: + * Refer to comments of structure "ADC_InjectionConfTypeDef". + * @note In case of usage of internal measurement channels: + * Vbat/VrefInt/TempSensor. + * These internal paths can be disabled using function + * HAL_ADC_DeInit(). + * @note Caution: For Injected Context Queue use, a context must be fully + * defined before start of injected conversion. All channels are configured + * consecutively for the same ADC instance. Therefore, the number of calls to + * HAL_ADCEx_InjectedConfigChannel() must be equal to the value of parameter + * InjectedNbrOfConversion for each context. + * - Example 1: If 1 context is intended to be used (or if there is no use of the + * Injected Queue Context feature) and if the context contains 3 injected ranks + * (InjectedNbrOfConversion = 3), HAL_ADCEx_InjectedConfigChannel() must be + * called once for each channel (i.e. 3 times) before starting a conversion. + * This function must not be called to configure a 4th injected channel: + * it would start a new context into context queue. + * - Example 2: If 2 contexts are intended to be used and each of them contains + * 3 injected ranks (InjectedNbrOfConversion = 3), + * HAL_ADCEx_InjectedConfigChannel() must be called once for each channel and + * for each context (3 channels x 2 contexts = 6 calls). Conversion can + * start once the 1st context is set, that is after the first three + * HAL_ADCEx_InjectedConfigChannel() calls. The 2nd context can be set on the fly. + * @param hadc ADC handle + * @param sConfigInjected Structure of ADC injected group and ADC channel for + * injected group. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected) +{ + HAL_StatusTypeDef tmp_hal_status = HAL_OK; + uint32_t tmpOffsetShifted; + uint32_t tmp_config_internal_channel; + uint32_t tmp_adc_is_conversion_on_going_regular; + uint32_t tmp_adc_is_conversion_on_going_injected; + __IO uint32_t wait_loop_index = 0; + + uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + assert_param(IS_ADC_SAMPLE_TIME(sConfigInjected->InjectedSamplingTime)); + assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfigInjected->InjectedSingleDiff)); + assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->AutoInjectedConv)); + assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->QueueInjectedContext)); + assert_param(IS_ADC_EXTTRIGINJEC_EDGE(sConfigInjected->ExternalTrigInjecConvEdge)); + assert_param(IS_ADC_EXTTRIGINJEC(hadc, sConfigInjected->ExternalTrigInjecConv)); + assert_param(IS_ADC_OFFSET_NUMBER(sConfigInjected->InjectedOffsetNumber)); + assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfigInjected->InjectedOffset)); + assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjecOversamplingMode)); + + if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE) + { + assert_param(IS_ADC_INJECTED_RANK(sConfigInjected->InjectedRank)); + assert_param(IS_ADC_INJECTED_NB_CONV(sConfigInjected->InjectedNbrOfConversion)); + assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode)); + } + + + /* if JOVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is + ignored (considered as reset) */ + assert_param(!((sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE) && (sConfigInjected->InjecOversamplingMode == ENABLE))); + + /* JDISCEN and JAUTO bits can't be set at the same time */ + assert_param(!((sConfigInjected->InjectedDiscontinuousConvMode == ENABLE) && (sConfigInjected->AutoInjectedConv == ENABLE))); + + /* DISCEN and JAUTO bits can't be set at the same time */ + assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (sConfigInjected->AutoInjectedConv == ENABLE))); + + /* Verification of channel number */ + if (sConfigInjected->InjectedSingleDiff != ADC_DIFFERENTIAL_ENDED) + { + assert_param(IS_ADC_CHANNEL(hadc, sConfigInjected->InjectedChannel)); + } + else + { + assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel)); + } + + /* Process locked */ + __HAL_LOCK(hadc); + + /* Configuration of injected group sequencer: */ + /* Hardware constraint: Must fully define injected context register JSQR */ + /* before make it entering into injected sequencer queue. */ + /* */ + /* - if scan mode is disabled: */ + /* * Injected channels sequence length is set to 0x00: 1 channel */ + /* converted (channel on injected rank 1) */ + /* Parameter "InjectedNbrOfConversion" is discarded. */ + /* * Injected context register JSQR setting is simple: register is fully */ + /* defined on one call of this function (for injected rank 1) and can */ + /* be entered into queue directly. */ + /* - if scan mode is enabled: */ + /* * Injected channels sequence length is set to parameter */ + /* "InjectedNbrOfConversion". */ + /* * Injected context register JSQR setting more complex: register is */ + /* fully defined over successive calls of this function, for each */ + /* injected channel rank. It is entered into queue only when all */ + /* injected ranks have been set. */ + /* Note: Scan mode is not present by hardware on this device, but used */ + /* by software for alignment over all STM32 devices. */ + + if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE) || + (sConfigInjected->InjectedNbrOfConversion == 1U)) + { + /* Configuration of context register JSQR: */ + /* - number of ranks in injected group sequencer: fixed to 1st rank */ + /* (scan mode disabled, only rank 1 used) */ + /* - external trigger to start conversion */ + /* - external trigger polarity */ + /* - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */ + + if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1) + { + /* Enable external trigger if trigger selection is different of */ + /* software start. */ + /* Note: This configuration keeps the hardware feature of parameter */ + /* ExternalTrigInjecConvEdge "trigger edge none" equivalent to */ + /* software start. */ + if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START) + { + tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1) + | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL) + | sConfigInjected->ExternalTrigInjecConvEdge + ); + } + else + { + tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)); + } + + MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt); + /* For debug and informative reasons, hadc handle saves JSQR setting */ + hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt; + + } + } + else + { + /* Case of scan mode enabled, several channels to set into injected group */ + /* sequencer. */ + /* */ + /* Procedure to define injected context register JSQR over successive */ + /* calls of this function, for each injected channel rank: */ + /* 1. Start new context and set parameters related to all injected */ + /* channels: injected sequence length and trigger. */ + + /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */ + /* call of the context under setting */ + if (hadc->InjectionConfig.ChannelCount == 0U) + { + /* Initialize number of channels that will be configured on the context */ + /* being built */ + hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion; + /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel() + call, this context will be written in JSQR register at the last call. + At this point, the context is merely reset */ + hadc->InjectionConfig.ContextQueue = 0x00000000U; + + /* Configuration of context register JSQR: */ + /* - number of ranks in injected group sequencer */ + /* - external trigger to start conversion */ + /* - external trigger polarity */ + + /* Enable external trigger if trigger selection is different of */ + /* software start. */ + /* Note: This configuration keeps the hardware feature of parameter */ + /* ExternalTrigInjecConvEdge "trigger edge none" equivalent to */ + /* software start. */ + if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START) + { + tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U) + | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL) + | sConfigInjected->ExternalTrigInjecConvEdge + ); + } + else + { + tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)); + } + + } + + /* 2. Continue setting of context under definition with parameter */ + /* related to each channel: channel rank sequence */ + /* Clear the old JSQx bits for the selected rank */ + tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank); + + /* Set the JSQx bits for the selected rank */ + tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank); + + /* Decrease channel count */ + hadc->InjectionConfig.ChannelCount--; + + /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel() + call, aggregate the setting to those already built during the previous + HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course) */ + hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt; + + /* 4. End of context setting: if this is the last channel set, then write context + into register JSQR and make it enter into queue */ + if (hadc->InjectionConfig.ChannelCount == 0U) + { + MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue); + } + } + + /* Parameters update conditioned to ADC state: */ + /* Parameters that can be updated when ADC is disabled or enabled without */ + /* conversion on going on injected group: */ + /* - Injected context queue: Queue disable (active context is kept) or */ + /* enable (context decremented, up to 2 contexts queued) */ + /* - Injected discontinuous mode: can be enabled only if auto-injected */ + /* mode is disabled. */ + if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL) + { + /* If auto-injected mode is disabled: no constraint */ + if (sConfigInjected->AutoInjectedConv == DISABLE) + { + MODIFY_REG(hadc->Instance->CFGR, + ADC_CFGR_JQM | ADC_CFGR_JDISCEN, + ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext) | + ADC_CFGR_INJECT_DISCCONTINUOUS((uint32_t)sConfigInjected->InjectedDiscontinuousConvMode)); + } + /* If auto-injected mode is enabled: Injected discontinuous setting is */ + /* discarded. */ + else + { + MODIFY_REG(hadc->Instance->CFGR, + ADC_CFGR_JQM | ADC_CFGR_JDISCEN, + ADC_CFGR_INJECT_CONTEXT_QUEUE((uint32_t)sConfigInjected->QueueInjectedContext)); + } + + } + + /* Parameters update conditioned to ADC state: */ + /* Parameters that can be updated when ADC is disabled or enabled without */ + /* conversion on going on regular and injected groups: */ + /* - Automatic injected conversion: can be enabled if injected group */ + /* external triggers are disabled. */ + /* - Channel sampling time */ + /* - Channel offset */ + tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance); + tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance); + + if ((tmp_adc_is_conversion_on_going_regular == 0UL) + && (tmp_adc_is_conversion_on_going_injected == 0UL) + ) + { + /* If injected group external triggers are disabled (set to injected */ + /* software start): no constraint */ + if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START) + || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE)) + { + if (sConfigInjected->AutoInjectedConv == ENABLE) + { + SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO); + } + else + { + CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO); + } + } + /* If Automatic injected conversion was intended to be set and could not */ + /* due to injected group external triggers enabled, error is reported. */ + else + { + if (sConfigInjected->AutoInjectedConv == ENABLE) + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG); + + tmp_hal_status = HAL_ERROR; + } + else + { + CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO); + } + } + + if (sConfigInjected->InjecOversamplingMode == ENABLE) + { + assert_param(IS_ADC_OVERSAMPLING_RATIO(sConfigInjected->InjecOversampling.Ratio)); + assert_param(IS_ADC_RIGHT_BIT_SHIFT(sConfigInjected->InjecOversampling.RightBitShift)); + + /* JOVSE must be reset in case of triggered regular mode */ + assert_param(!(READ_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_TROVS) == (ADC_CFGR2_ROVSE | ADC_CFGR2_TROVS))); + + /* Configuration of Injected Oversampler: */ + /* - Oversampling Ratio */ + /* - Right bit shift */ + + /* Enable OverSampling mode */ + MODIFY_REG(hadc->Instance->CFGR2, + ADC_CFGR2_JOVSE | + ADC_CFGR2_OVSR | + ADC_CFGR2_OVSS, + ADC_CFGR2_JOVSE | + sConfigInjected->InjecOversampling.Ratio | + sConfigInjected->InjecOversampling.RightBitShift + ); + } + else + { + /* Disable Regular OverSampling */ + CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE); + } + + /* Set sampling time of the selected ADC channel */ + LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime); + + /* Configure the offset: offset enable/disable, channel, offset value */ + + /* Shift the offset with respect to the selected ADC resolution. */ + /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */ + tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset); + + if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE) + { + /* Set ADC selected offset number */ + LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel, + tmpOffsetShifted); + + } + else + { + /* Scan each offset register to check if the selected channel is targeted. */ + /* If this is the case, the corresponding offset number is disabled. */ + if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel)) + { + LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE); + } + if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel)) + { + LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE); + } + if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel)) + { + LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE); + } + if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel)) + { + LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE); + } + } + + } + + /* Parameters update conditioned to ADC state: */ + /* Parameters that can be updated only when ADC is disabled: */ + /* - Single or differential mode */ + /* - Internal measurement channels: Vbat/VrefInt/TempSensor */ + if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) + { + /* Set mode single-ended or differential input of the selected ADC channel */ + LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff); + + /* Configuration of differential mode */ + /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */ + if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED) + { + /* Set sampling time of the selected ADC channel */ + LL_ADC_SetChannelSamplingTime(hadc->Instance, (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel) + 1UL) & 0x1FUL)), sConfigInjected->InjectedSamplingTime); + } + + /* Management of internal measurement channels: Vbat/VrefInt/TempSensor */ + /* internal measurement paths enable: If internal channel selected, */ + /* enable dedicated internal buffers and path. */ + /* Note: these internal measurement paths can be disabled using */ + /* HAL_ADC_DeInit(). */ + + if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel)) + { + /* Configuration of common ADC parameters (continuation) */ + /* Software is allowed to change common parameters only when all ADCs */ + /* of the common group are disabled. */ + if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL) + { + tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)); + + /* If the requested internal measurement path has already been enabled, */ + /* bypass the configuration processing. */ + if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL)) + { + if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) + { + LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel); + + /* Delay for temperature sensor stabilization time */ + /* Wait loop initialization and execution */ + /* Note: Variable divided by 2 to compensate partially */ + /* CPU processing cycles, scaling in us split to not */ + /* exceed 32 bits register capacity and handle low frequency. */ + wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))); + while(wait_loop_index != 0UL) + { + wait_loop_index--; + } + } + } + else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL)) + { + if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc)) + { + LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel); + } + } + else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL)) + { + if (ADC_VREFINT_INSTANCE(hadc)) + { + LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel); + } + } + else + { + /* nothing to do */ + } + } + /* If the requested internal measurement path has already been enabled */ + /* and other ADC of the common group are enabled, internal */ + /* measurement paths cannot be enabled. */ + else + { + /* Update ADC state machine to error */ + SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG); + + tmp_hal_status = HAL_ERROR; + } + } + + } + + /* Process unlocked */ + __HAL_UNLOCK(hadc); + + /* Return function status */ + return tmp_hal_status; +} + +/** + * @brief Enable Injected Queue + * @note This function resets CFGR register JQDIS bit in order to enable the + * Injected Queue. JQDIS can be written only when ADSTART and JDSTART + * are both equal to 0 to ensure that no regular nor injected + * conversion is ongoing. + * @param hadc ADC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADCEx_EnableInjectedQueue(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + uint32_t tmp_adc_is_conversion_on_going_regular; + uint32_t tmp_adc_is_conversion_on_going_injected; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance); + tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance); + + /* Parameter can be set only if no conversion is on-going */ + if ((tmp_adc_is_conversion_on_going_regular == 0UL) + && (tmp_adc_is_conversion_on_going_injected == 0UL) + ) + { + CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS); + + /* Update state, clear previous result related to injected queue overflow */ + CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF); + + tmp_hal_status = HAL_OK; + } + else + { + tmp_hal_status = HAL_ERROR; + } + + return tmp_hal_status; +} + +/** + * @brief Disable Injected Queue + * @note This function sets CFGR register JQDIS bit in order to disable the + * Injected Queue. JQDIS can be written only when ADSTART and JDSTART + * are both equal to 0 to ensure that no regular nor injected + * conversion is ongoing. + * @param hadc ADC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADCEx_DisableInjectedQueue(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + uint32_t tmp_adc_is_conversion_on_going_regular; + uint32_t tmp_adc_is_conversion_on_going_injected; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance); + tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance); + + /* Parameter can be set only if no conversion is on-going */ + if ((tmp_adc_is_conversion_on_going_regular == 0UL) + && (tmp_adc_is_conversion_on_going_injected == 0UL) + ) + { + LL_ADC_INJ_SetQueueMode(hadc->Instance, LL_ADC_INJ_QUEUE_DISABLE); + tmp_hal_status = HAL_OK; + } + else + { + tmp_hal_status = HAL_ERROR; + } + + return tmp_hal_status; +} + +/** + * @brief Disable ADC voltage regulator. + * @note Disabling voltage regulator allows to save power. This operation can + * be carried out only when ADC is disabled. + * @note To enable again the voltage regulator, the user is expected to + * resort to HAL_ADC_Init() API. + * @param hadc ADC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADCEx_DisableVoltageRegulator(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Setting of this feature is conditioned to ADC state: ADC must be ADC disabled */ + if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) + { + LL_ADC_DisableInternalRegulator(hadc->Instance); + tmp_hal_status = HAL_OK; + } + else + { + tmp_hal_status = HAL_ERROR; + } + + return tmp_hal_status; +} + +/** + * @brief Enter ADC deep-power-down mode + * @note This mode is achieved in setting DEEPPWD bit and allows to save power + * in reducing leakage currents. It is particularly interesting before + * entering stop modes. + * @note Setting DEEPPWD automatically clears ADVREGEN bit and disables the + * ADC voltage regulator. This means that this API encompasses + * HAL_ADCEx_DisableVoltageRegulator(). Additionally, the internal + * calibration is lost. + * @note To exit the ADC deep-power-down mode, the user is expected to + * resort to HAL_ADC_Init() API as well as to relaunch a calibration + * with HAL_ADCEx_Calibration_Start() API or to re-apply a previously + * saved calibration factor. + * @param hadc ADC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_ADCEx_EnterADCDeepPowerDownMode(ADC_HandleTypeDef *hadc) +{ + HAL_StatusTypeDef tmp_hal_status; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance)); + + /* Setting of this feature is conditioned to ADC state: ADC must be ADC disabled */ + if (LL_ADC_IsEnabled(hadc->Instance) == 0UL) + { + LL_ADC_EnableDeepPowerDown(hadc->Instance); + tmp_hal_status = HAL_OK; + } + else + { + tmp_hal_status = HAL_ERROR; + } + + return tmp_hal_status; +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_ADC_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_comp.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_comp.c new file mode 100644 index 0000000..a113b0d --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_comp.c @@ -0,0 +1,992 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_comp.c + * @author MCD Application Team + * @brief COMP HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the COMP peripheral: + * + Initialization and de-initialization functions + * + Start/Stop operation functions in polling mode + * + Start/Stop operation functions in interrupt mode (through EXTI interrupt) + * + Peripheral control functions + * + Peripheral state functions + * + @verbatim +================================================================================ + ##### COMP Peripheral features ##### +================================================================================ + + [..] + The STM32WBxx device family integrates two analog comparators instances: + COMP1, COMP2. + (#) Comparators input minus (inverting input) and input plus (non inverting input) + can be set to internal references or to GPIO pins + (refer to GPIO list in reference manual). + + (#) Comparators output level is available using HAL_COMP_GetOutputLevel() + and can be redirected to other peripherals: GPIO pins (in mode + alternate functions for comparator), timers. + (refer to GPIO list in reference manual). + + (#) The comparators have interrupt capability through the EXTI controller + with wake-up from sleep and stop modes. + + (#) Pairs of comparators instances can be combined in window mode + (2 consecutive instances odd and even COMP and COMP). + + From the corresponding IRQ handler, the right interrupt source can be retrieved + using macro __HAL_COMP_COMPx_EXTI_GET_FLAG(). + + ##### How to use this driver ##### +================================================================================ + [..] + This driver provides functions to configure and program the comparator instances + of STM32WBxx devices. + + To use the comparator, perform the following steps: + + (#) Initialize the COMP low level resources by implementing the HAL_COMP_MspInit(): + (++) Configure the GPIO connected to comparator inputs plus and minus in analog mode + using HAL_GPIO_Init(). + (++) If needed, configure the GPIO connected to comparator output in alternate function mode + using HAL_GPIO_Init(). + (++) If required enable the COMP interrupt by configuring and enabling EXTI line in Interrupt mode and + selecting the desired sensitivity level using HAL_GPIO_Init() function. After that enable the comparator + interrupt vector using HAL_NVIC_EnableIRQ() function. + + (#) Configure the comparator using HAL_COMP_Init() function: + (++) Select the input minus (inverting input) + (++) Select the input plus (non-inverting input) + (++) Select the hysteresis + (++) Select the blanking source + (++) Select the output polarity + (++) Select the power mode + (++) Select the window mode + + -@@- HAL_COMP_Init() calls internally __HAL_RCC_SYSCFG_CLK_ENABLE() + to enable internal control clock of the comparators. + However, this is a legacy strategy. In future STM32 families, + COMP clock enable must be implemented by user in "HAL_COMP_MspInit()". + Therefore, for compatibility anticipation, it is recommended to + implement __HAL_RCC_SYSCFG_CLK_ENABLE() in "HAL_COMP_MspInit()". + + (#) Reconfiguration on-the-fly of comparator can be done by calling again + function HAL_COMP_Init() with new input structure parameters values. + + (#) Enable the comparator using HAL_COMP_Start() function. + + (#) Use HAL_COMP_TriggerCallback() or HAL_COMP_GetOutputLevel() functions + to manage comparator outputs (events and output level). + + (#) Disable the comparator using HAL_COMP_Stop() function. + + (#) De-initialize the comparator using HAL_COMP_DeInit() function. + + (#) For safety purpose, comparator configuration can be locked using HAL_COMP_Lock() function. + The only way to unlock the comparator is a device hardware reset. + + *** Callback registration *** + ============================================= + [..] + + The compilation flag USE_HAL_COMP_REGISTER_CALLBACKS, when set to 1, + allows the user to configure dynamically the driver callbacks. + Use Functions @ref HAL_COMP_RegisterCallback() + to register an interrupt callback. + [..] + + Function @ref HAL_COMP_RegisterCallback() allows to register following callbacks: + (+) TriggerCallback : callback for COMP trigger. + (+) MspInitCallback : callback for Msp Init. + (+) MspDeInitCallback : callback for Msp DeInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + [..] + + Use function @ref HAL_COMP_UnRegisterCallback to reset a callback to the default + weak function. + [..] + + @ref HAL_COMP_UnRegisterCallback takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) TriggerCallback : callback for COMP trigger. + (+) MspInitCallback : callback for Msp Init. + (+) MspDeInitCallback : callback for Msp DeInit. + [..] + + By default, after the @ref HAL_COMP_Init() and when the state is @ref HAL_COMP_STATE_RESET + all callbacks are set to the corresponding weak functions: + example @ref HAL_COMP_TriggerCallback(). + Exception done for MspInit and MspDeInit functions that are + reset to the legacy weak functions in the @ref HAL_COMP_Init()/ @ref HAL_COMP_DeInit() only when + these callbacks are null (not registered beforehand). + [..] + + If MspInit or MspDeInit are not null, the @ref HAL_COMP_Init()/ @ref HAL_COMP_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state. + [..] + + Callbacks can be registered/unregistered in @ref HAL_COMP_STATE_READY state only. + Exception done MspInit/MspDeInit functions that can be registered/unregistered + in @ref HAL_COMP_STATE_READY or @ref HAL_COMP_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + [..] + + Then, the user first registers the MspInit/MspDeInit user callbacks + using @ref HAL_COMP_RegisterCallback() before calling @ref HAL_COMP_DeInit() + or @ref HAL_COMP_Init() function. + [..] + + When the compilation flag USE_HAL_COMP_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + @endverbatim + ****************************************************************************** + + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +#ifdef HAL_COMP_MODULE_ENABLED + +#if defined (COMP1) || defined (COMP2) + +/** @defgroup COMP COMP + * @brief COMP HAL module driver + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @addtogroup COMP_Private_Constants + * @{ + */ + +/* Delay for COMP startup time. */ +/* Note: Delay required to reach propagation delay specification. */ +/* Literal set to maximum value (refer to device datasheet, */ +/* parameter "tSTART"). */ +/* Unit: us */ +#define COMP_DELAY_STARTUP_US (80UL) /*!< Delay for COMP startup time */ + +/* Delay for COMP voltage scaler stabilization time. */ +/* Literal set to maximum value (refer to device datasheet, */ +/* parameter "tSTART_SCALER"). */ +/* Unit: us */ +#define COMP_DELAY_VOLTAGE_SCALER_STAB_US (200UL) /*!< Delay for COMP voltage scaler stabilization time */ + +#define COMP_OUTPUT_LEVEL_BITOFFSET_POS (30UL) + +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup COMP_Exported_Functions COMP Exported Functions + * @{ + */ + +/** @defgroup COMP_Exported_Functions_Group1 Initialization/de-initialization functions + * @brief Initialization and de-initialization functions. + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This section provides functions to initialize and de-initialize comparators + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the COMP according to the specified + * parameters in the COMP_InitTypeDef and initialize the associated handle. + * @note If the selected comparator is locked, initialization can't be performed. + * To unlock the configuration, perform a system reset. + * @param hcomp COMP handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp) +{ + uint32_t tmp_csr; + uint32_t exti_line; + uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */ + __IO uint32_t wait_loop_index = 0UL; + HAL_StatusTypeDef status = HAL_OK; + + /* Check the COMP handle allocation and lock status */ + if(hcomp == NULL) + { + status = HAL_ERROR; + } + else if(__HAL_COMP_IS_LOCKED(hcomp)) + { + status = HAL_ERROR; + } + else + { + /* Check the parameters */ + assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance)); + assert_param(IS_COMP_INPUT_PLUS(hcomp->Instance, hcomp->Init.InputPlus)); + assert_param(IS_COMP_INPUT_MINUS(hcomp->Instance, hcomp->Init.InputMinus)); + assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol)); + assert_param(IS_COMP_POWERMODE(hcomp->Init.Mode)); + assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis)); + assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce)); + assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode)); + assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode)); + + if(hcomp->State == HAL_COMP_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hcomp->Lock = HAL_UNLOCKED; + + /* Set COMP error code to none */ + COMP_CLEAR_ERRORCODE(hcomp); + + +#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1) + /* Init the COMP Callback settings */ + hcomp->TriggerCallback = HAL_COMP_TriggerCallback; /* Legacy weak callback */ + + if (hcomp->MspInitCallback == NULL) + { + hcomp->MspInitCallback = HAL_COMP_MspInit; /* Legacy weak MspInit */ + } + + /* Init the low level hardware */ + /* Note: Internal control clock of the comparators must */ + /* be enabled in "HAL_COMP_MspInit()" */ + /* using "__HAL_RCC_SYSCFG_CLK_ENABLE()". */ + hcomp->MspInitCallback(hcomp); +#else + /* Init the low level hardware */ + /* Note: Internal control clock of the comparators must */ + /* be enabled in "HAL_COMP_MspInit()" */ + /* using "__HAL_RCC_SYSCFG_CLK_ENABLE()". */ + HAL_COMP_MspInit(hcomp); +#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */ + } + + /* Memorize voltage scaler state before initialization */ + comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN); + + /* Set COMP parameters */ + tmp_csr = ( hcomp->Init.InputMinus + | hcomp->Init.InputPlus + | hcomp->Init.BlankingSrce + | hcomp->Init.Hysteresis + | hcomp->Init.OutputPol + | hcomp->Init.Mode + ); + + /* Set parameters in COMP register */ + /* Note: Update all bits except read-only, lock and enable bits */ + MODIFY_REG(hcomp->Instance->CSR, + COMP_CSR_PWRMODE | COMP_CSR_INMSEL | COMP_CSR_INPSEL | + COMP_CSR_WINMODE | COMP_CSR_POLARITY | COMP_CSR_HYST | + COMP_CSR_BLANKING | COMP_CSR_BRGEN | COMP_CSR_SCALEN | COMP_CSR_INMESEL, + tmp_csr + ); + + /* Set window mode */ + /* Note: Window mode bit is located into 1 out of the 2 pairs of COMP */ + /* instances. Therefore, this function can update another COMP */ + /* instance that the one currently selected. */ + if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON) + { + SET_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE); + } + else + { + CLEAR_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE); + } + + /* Delay for COMP scaler bridge voltage stabilization */ + /* Apply the delay if voltage scaler bridge is required and not already enabled */ + if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) && + (comp_voltage_scaler_initialized == 0UL) ) + { + /* Wait loop initialization and execution */ + /* Note: Variable divided by 2 to compensate partially */ + /* CPU processing cycles, scaling in us split to not */ + /* exceed 32 bits register capacity and handle low frequency. */ + wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))); + while(wait_loop_index != 0UL) + { + wait_loop_index--; + } + } + + /* Get the EXTI line corresponding to the selected COMP instance */ + exti_line = COMP_GET_EXTI_LINE(hcomp->Instance); + + /* Manage EXTI settings */ + if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL) + { + /* Configure EXTI rising edge */ + if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL) + { + LL_EXTI_EnableRisingTrig_0_31(exti_line); + } + else + { + LL_EXTI_DisableRisingTrig_0_31(exti_line); + } + + /* Configure EXTI falling edge */ + if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL) + { + LL_EXTI_EnableFallingTrig_0_31(exti_line); + } + else + { + LL_EXTI_DisableFallingTrig_0_31(exti_line); + } + + /* Clear COMP EXTI pending bit (if any) */ + LL_EXTI_ClearFlag_0_31(exti_line); + + /* Configure EXTI event mode */ + if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL) + { + LL_EXTI_EnableEvent_0_31(exti_line); + } + else + { + LL_EXTI_DisableEvent_0_31(exti_line); + } + + /* Configure EXTI interrupt mode */ + if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL) + { + LL_EXTI_EnableIT_0_31(exti_line); + } + else + { + LL_EXTI_DisableIT_0_31(exti_line); + } + } + else + { + /* Disable EXTI event mode */ + LL_EXTI_DisableEvent_0_31(exti_line); + + /* Disable EXTI interrupt mode */ + LL_EXTI_DisableIT_0_31(exti_line); + } + + /* Set HAL COMP handle state */ + /* Note: Transition from state reset to state ready, */ + /* otherwise (coming from state ready or busy) no state update. */ + if (hcomp->State == HAL_COMP_STATE_RESET) + { + hcomp->State = HAL_COMP_STATE_READY; + } + } + + return status; +} + +/** + * @brief DeInitialize the COMP peripheral. + * @note Deinitialization cannot be performed if the COMP configuration is locked. + * To unlock the configuration, perform a system reset. + * @param hcomp COMP handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_COMP_DeInit(COMP_HandleTypeDef *hcomp) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the COMP handle allocation and lock status */ + if(hcomp == NULL) + { + status = HAL_ERROR; + } + else if(__HAL_COMP_IS_LOCKED(hcomp)) + { + status = HAL_ERROR; + } + else + { + /* Check the parameter */ + assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance)); + + /* Set COMP_CSR register to reset value */ + WRITE_REG(hcomp->Instance->CSR, 0x00000000UL); + +#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1) + if (hcomp->MspDeInitCallback == NULL) + { + hcomp->MspDeInitCallback = HAL_COMP_MspDeInit; /* Legacy weak MspDeInit */ + } + + /* DeInit the low level hardware: GPIO, RCC clock, NVIC */ + hcomp->MspDeInitCallback(hcomp); +#else + /* DeInit the low level hardware: GPIO, RCC clock, NVIC */ + HAL_COMP_MspDeInit(hcomp); +#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */ + + /* Set HAL COMP handle state */ + hcomp->State = HAL_COMP_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hcomp); + } + + return status; +} + +/** + * @brief Initialize the COMP MSP. + * @param hcomp COMP handle + * @retval None + */ +__weak void HAL_COMP_MspInit(COMP_HandleTypeDef *hcomp) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hcomp); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_COMP_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitialize the COMP MSP. + * @param hcomp COMP handle + * @retval None + */ +__weak void HAL_COMP_MspDeInit(COMP_HandleTypeDef *hcomp) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hcomp); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_COMP_MspDeInit could be implemented in the user file + */ +} + +#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User COMP Callback + * To be used instead of the weak predefined callback + * @param hcomp Pointer to a COMP_HandleTypeDef structure that contains + * the configuration information for the specified COMP. + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_COMP_TRIGGER_CB_ID Trigger callback ID + * @arg @ref HAL_COMP_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_COMP_MSPDEINIT_CB_ID MspDeInit callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_COMP_RegisterCallback(COMP_HandleTypeDef *hcomp, HAL_COMP_CallbackIDTypeDef CallbackID, pCOMP_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hcomp->ErrorCode |= HAL_COMP_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + + if (HAL_COMP_STATE_READY == hcomp->State) + { + switch (CallbackID) + { + case HAL_COMP_TRIGGER_CB_ID : + hcomp->TriggerCallback = pCallback; + break; + + case HAL_COMP_MSPINIT_CB_ID : + hcomp->MspInitCallback = pCallback; + break; + + case HAL_COMP_MSPDEINIT_CB_ID : + hcomp->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hcomp->ErrorCode |= HAL_COMP_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_COMP_STATE_RESET == hcomp->State) + { + switch (CallbackID) + { + case HAL_COMP_MSPINIT_CB_ID : + hcomp->MspInitCallback = pCallback; + break; + + case HAL_COMP_MSPDEINIT_CB_ID : + hcomp->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hcomp->ErrorCode |= HAL_COMP_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hcomp->ErrorCode |= HAL_COMP_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + return status; +} + +/** + * @brief Unregister a COMP Callback + * COMP callback is redirected to the weak predefined callback + * @param hcomp Pointer to a COMP_HandleTypeDef structure that contains + * the configuration information for the specified COMP. + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_COMP_TRIGGER_CB_ID Trigger callback ID + * @arg @ref HAL_COMP_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_COMP_MSPDEINIT_CB_ID MspDeInit callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_COMP_UnRegisterCallback(COMP_HandleTypeDef *hcomp, HAL_COMP_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (HAL_COMP_STATE_READY == hcomp->State) + { + switch (CallbackID) + { + case HAL_COMP_TRIGGER_CB_ID : + hcomp->TriggerCallback = HAL_COMP_TriggerCallback; /* Legacy weak callback */ + break; + + case HAL_COMP_MSPINIT_CB_ID : + hcomp->MspInitCallback = HAL_COMP_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_COMP_MSPDEINIT_CB_ID : + hcomp->MspDeInitCallback = HAL_COMP_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hcomp->ErrorCode |= HAL_COMP_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_COMP_STATE_RESET == hcomp->State) + { + switch (CallbackID) + { + case HAL_COMP_MSPINIT_CB_ID : + hcomp->MspInitCallback = HAL_COMP_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_COMP_MSPDEINIT_CB_ID : + hcomp->MspDeInitCallback = HAL_COMP_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hcomp->ErrorCode |= HAL_COMP_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hcomp->ErrorCode |= HAL_COMP_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + return status; +} + +#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup COMP_Exported_Functions_Group2 Start-Stop operation functions + * @brief Start-Stop operation functions. + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Start a comparator instance. + (+) Stop a comparator instance. + +@endverbatim + * @{ + */ + +/** + * @brief Start the comparator. + * @param hcomp COMP handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp) +{ + __IO uint32_t wait_loop_index = 0UL; + HAL_StatusTypeDef status = HAL_OK; + + /* Check the COMP handle allocation and lock status */ + if(hcomp == NULL) + { + status = HAL_ERROR; + } + else if(__HAL_COMP_IS_LOCKED(hcomp)) + { + status = HAL_ERROR; + } + else + { + /* Check the parameter */ + assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance)); + + if(hcomp->State == HAL_COMP_STATE_READY) + { + /* Enable the selected comparator */ + SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN); + + /* Set HAL COMP handle state */ + hcomp->State = HAL_COMP_STATE_BUSY; + + /* Delay for COMP startup time */ + /* Wait loop initialization and execution */ + /* Note: Variable divided by 2 to compensate partially */ + /* CPU processing cycles, scaling in us split to not */ + /* exceed 32 bits register capacity and handle low frequency. */ + wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))); + while(wait_loop_index != 0UL) + { + wait_loop_index--; + } + } + else + { + status = HAL_ERROR; + } + } + + return status; +} + +/** + * @brief Stop the comparator. + * @param hcomp COMP handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_COMP_Stop(COMP_HandleTypeDef *hcomp) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the COMP handle allocation and lock status */ + if(hcomp == NULL) + { + status = HAL_ERROR; + } + else if(__HAL_COMP_IS_LOCKED(hcomp)) + { + status = HAL_ERROR; + } + else + { + /* Check the parameter */ + assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance)); + + /* Check compliant states: HAL_COMP_STATE_READY or HAL_COMP_STATE_BUSY */ + /* (all states except HAL_COMP_STATE_RESET and except locked status. */ + if(hcomp->State != HAL_COMP_STATE_RESET) + { + /* Disable the selected comparator */ + CLEAR_BIT(hcomp->Instance->CSR, COMP_CSR_EN); + + /* Set HAL COMP handle state */ + hcomp->State = HAL_COMP_STATE_READY; + } + else + { + status = HAL_ERROR; + } + } + + return status; +} + +/** + * @brief Comparator IRQ handler. + * @param hcomp COMP handle + * @retval None + */ +void HAL_COMP_IRQHandler(COMP_HandleTypeDef *hcomp) +{ + /* Get the EXTI line corresponding to the selected COMP instance */ + uint32_t exti_line = COMP_GET_EXTI_LINE(hcomp->Instance); + + /* Check COMP EXTI flag */ + if(LL_EXTI_IsActiveFlag_0_31(exti_line) != 0UL) + { + /* Check whether comparator is in independent or window mode */ + if(READ_BIT(COMP12_COMMON->CSR, COMP_CSR_WINMODE) != 0UL) + { + /* Clear COMP EXTI line pending bit of the pair of comparators */ + /* in window mode. */ + /* Note: Pair of comparators in window mode can both trig IRQ when */ + /* input voltage is changing from "out of window" area */ + /* (low or high ) to the other "out of window" area (high or low).*/ + /* Both flags must be cleared to call comparator trigger */ + /* callback is called once. */ + LL_EXTI_ClearFlag_0_31((COMP_EXTI_LINE_COMP1 | COMP_EXTI_LINE_COMP2)); + } + else + { + /* Clear COMP EXTI line pending bit */ + LL_EXTI_ClearFlag_0_31(exti_line); + } + + /* COMP trigger user callback */ +#if (USE_HAL_COMP_REGISTER_CALLBACKS == 1) + hcomp->TriggerCallback(hcomp); +#else + HAL_COMP_TriggerCallback(hcomp); +#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */ + } +} + +/** + * @} + */ + +/** @defgroup COMP_Exported_Functions_Group3 Peripheral Control functions + * @brief Management functions. + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the comparators. + +@endverbatim + * @{ + */ + +/** + * @brief Lock the selected comparator configuration. + * @note A system reset is required to unlock the comparator configuration. + * @note Locking the comparator from reset state is possible + * if __HAL_RCC_SYSCFG_CLK_ENABLE() is being called before. + * @param hcomp COMP handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_COMP_Lock(COMP_HandleTypeDef *hcomp) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the COMP handle allocation and lock status */ + if(hcomp == NULL) + { + status = HAL_ERROR; + } + else if(__HAL_COMP_IS_LOCKED(hcomp)) + { + status = HAL_ERROR; + } + else + { + /* Check the parameter */ + assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance)); + + /* Set HAL COMP handle state */ + switch(hcomp->State) + { + case HAL_COMP_STATE_RESET: + hcomp->State = HAL_COMP_STATE_RESET_LOCKED; + break; + case HAL_COMP_STATE_READY: + hcomp->State = HAL_COMP_STATE_READY_LOCKED; + break; + default: /* HAL_COMP_STATE_BUSY */ + hcomp->State = HAL_COMP_STATE_BUSY_LOCKED; + break; + } + } + + if(status == HAL_OK) + { + /* Set the lock bit corresponding to selected comparator */ + __HAL_COMP_LOCK(hcomp); + } + + return status; +} + +/** + * @brief Return the output level (high or low) of the selected comparator. + * The output level depends on the selected polarity. + * If the polarity is not inverted: + * - Comparator output is low when the input plus is at a lower + * voltage than the input minus + * - Comparator output is high when the input plus is at a higher + * voltage than the input minus + * If the polarity is inverted: + * - Comparator output is high when the input plus is at a lower + * voltage than the input minus + * - Comparator output is low when the input plus is at a higher + * voltage than the input minus + * @param hcomp COMP handle + * @retval Returns the selected comparator output level: + * @arg COMP_OUTPUT_LEVEL_LOW + * @arg COMP_OUTPUT_LEVEL_HIGH + * + */ +uint32_t HAL_COMP_GetOutputLevel(COMP_HandleTypeDef *hcomp) +{ + /* Check the parameter */ + assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance)); + + return (uint32_t)(READ_BIT(hcomp->Instance->CSR, COMP_CSR_VALUE) + >> COMP_OUTPUT_LEVEL_BITOFFSET_POS); +} + +/** + * @brief Comparator trigger callback. + * @param hcomp COMP handle + * @retval None + */ +__weak void HAL_COMP_TriggerCallback(COMP_HandleTypeDef *hcomp) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hcomp); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_COMP_TriggerCallback should be implemented in the user file + */ +} + + +/** + * @} + */ + +/** @defgroup COMP_Exported_Functions_Group4 Peripheral State functions + * @brief Peripheral State functions. + * +@verbatim + =============================================================================== + ##### Peripheral State functions ##### + =============================================================================== + [..] + This subsection permit to get in run-time the status of the peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Return the COMP handle state. + * @param hcomp COMP handle + * @retval HAL state + */ +HAL_COMP_StateTypeDef HAL_COMP_GetState(COMP_HandleTypeDef *hcomp) +{ + /* Check the COMP handle allocation */ + if(hcomp == NULL) + { + return HAL_COMP_STATE_RESET; + } + + /* Check the parameter */ + assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance)); + + /* Return HAL COMP handle state */ + return hcomp->State; +} + +/** + * @brief Return the COMP error code. + * @param hcomp COMP handle + * @retval COMP error code + */ +uint32_t HAL_COMP_GetError(COMP_HandleTypeDef *hcomp) +{ + /* Check the parameters */ + assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance)); + + return hcomp->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* COMP1 || COMP2 */ + +#endif /* HAL_COMP_MODULE_ENABLED */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c new file mode 100644 index 0000000..5e27e0f --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c @@ -0,0 +1,482 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_cortex.c + * @author MCD Application Team + * @brief CORTEX HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the CORTEX: + * + Initialization and Configuration functions + * + Peripheral Control functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + *** How to configure Interrupts using CORTEX HAL driver *** + =========================================================== + [..] + This section provides functions allowing to configure the NVIC interrupts (IRQ). + The Cortex M0+ exceptions are managed by CMSIS functions. + (#) Enable and Configure the priority of the selected IRQ Channels. + The priority can be 0..3. + + -@- Lower priority values gives higher priority. + -@- Priority Order: + (#@) Lowest priority. + (#@) Lowest hardware priority (IRQn position). + + (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority() + + (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ() + + -@- Negative value of IRQn_Type are not allowed. + + *** How to configure Systick using CORTEX HAL driver *** + ======================================================== + [..] + Setup SysTick Timer for time base. + + (+) The HAL_SYSTICK_Config()function calls the SysTick_Config() function which + is a CMSIS function that: + (++) Configures the SysTick Reload register with value passed as function parameter. + (++) Configures the SysTick IRQ priority to the lowest value (0x03). + (++) Resets the SysTick Counter register. + (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK). + (++) Enables the SysTick Interrupt. + (++) Starts the SysTick Counter. + + (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro + __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the + HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined + inside the stm32wbxx_hal_cortex.h file. + + (+) You can change the SysTick IRQ priority by calling the + HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function + call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS function. + + (+) To adjust the SysTick time base, use the following formula: + + Reload Value = SysTick Counter Clock (Hz) x Desired Time base (s) + (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function + (++) Reload Value should not exceed 0xFFFFFF + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup CORTEX + * @{ + */ + +#ifdef HAL_CORTEX_MODULE_ENABLED + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup CORTEX_Exported_Functions + * @{ + */ + + +/** @addtogroup CORTEX_Exported_Functions_Group1 + * @brief Initialization and Configuration functions + * +@verbatim + ============================================================================== + ##### Initialization and Configuration functions ##### + ============================================================================== + [..] + This section provides the CORTEX HAL driver functions allowing to configure Interrupts + Systick functionalities + +@endverbatim + * @{ + */ + +/** + * @brief Set the priority grouping field (pre-emption priority and subpriority) + * using the required unlock sequence. + * @param PriorityGroup The priority grouping bits length. + * This parameter can be one of the following values: + * @arg NVIC_PRIORITYGROUP_0: 0 bit for pre-emption priority, + * 4 bits for subpriority + * @arg NVIC_PRIORITYGROUP_1: 1 bit for pre-emption priority, + * 3 bits for subpriority + * @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority, + * 2 bits for subpriority + * @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority, + * 1 bit for subpriority + * @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority, + * 0 bit for subpriority + * @note When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. + * The pending IRQ priority will be managed only by the subpriority. + * @retval None + */ +void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) +{ + /* Check the parameters */ + assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup)); + + /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */ + NVIC_SetPriorityGrouping(PriorityGroup); +} + +/** + * @brief Set the priority of an interrupt. + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h)) + * @param PreemptPriority The pre-emption priority for the IRQn channel. + * This parameter can be a value between 0 and 15 + * A lower priority value indicates a higher priority + * @param SubPriority the subpriority level for the IRQ channel. + * This parameter can be a value between 0 and 15 + * A lower priority value indicates a higher priority. + * @retval None + */ +void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority) +{ + uint32_t prioritygroup; + + /* Check the parameters */ + assert_param(IS_NVIC_SUB_PRIORITY(SubPriority)); + assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority)); + + prioritygroup = NVIC_GetPriorityGrouping(); + + NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority)); +} + +/** + * @brief Enable a device specific interrupt in the NVIC interrupt controller. + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h)) + * @retval None + */ +void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Enable interrupt */ + NVIC_EnableIRQ(IRQn); +} + +/** + * @brief Disable a device specific interrupt in the NVIC interrupt controller. + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h)) + * @retval None + */ +void HAL_NVIC_DisableIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Disable interrupt */ + NVIC_DisableIRQ(IRQn); +} + +/** + * @brief Initiate a system reset request to reset the MCU. + * @retval None + */ +void HAL_NVIC_SystemReset(void) +{ + /* System Reset */ + NVIC_SystemReset(); +} + +/** + * @brief Initialize the System Timer with interrupt enabled and start the System Tick Timer (SysTick): + * Counter is in free running mode to generate periodic interrupts. + * @param TicksNumb Specifies the ticks Number of ticks between two interrupts. + * @retval status: - 0 Function succeeded. + * - 1 Function failed. + */ +uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb) +{ + return SysTick_Config(TicksNumb); +} +/** + * @} + */ + +/** @addtogroup CORTEX_Exported_Functions_Group2 + * @brief Cortex control functions + * +@verbatim + ============================================================================== + ##### Peripheral Control functions ##### + ============================================================================== + [..] + This subsection provides a set of functions allowing to control the CORTEX + (NVIC, SYSTICK, MPU) functionalities. + + +@endverbatim + * @{ + */ + + +/** + * @brief Get the priority grouping field from the NVIC Interrupt Controller. + * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field) + */ +uint32_t HAL_NVIC_GetPriorityGrouping(void) +{ + /* Get the PRIGROUP[10:8] field value */ + return NVIC_GetPriorityGrouping(); +} + +/** + * @brief Get the priority of an interrupt. + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h)) + * @param PriorityGroup the priority grouping bits length. + * This parameter can be one of the following values: + * @arg NVIC_PRIORITYGROUP_0: 0 bit for pre-emption priority, + * 4 bits for subpriority + * @arg NVIC_PRIORITYGROUP_1: 1 bit for pre-emption priority, + * 3 bits for subpriority + * @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority, + * 2 bits for subpriority + * @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority, + * 1 bit for subpriority + * @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority, + * 0 bit for subpriority + * @param pPreemptPriority Pointer on the Preemptive priority value (starting from 0). + * @param pSubPriority Pointer on the Subpriority value (starting from 0). + * @retval None + */ +void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority) +{ + /* Check the parameters */ + assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup)); + /* Get priority for Cortex-M system or device specific interrupts */ + NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority); +} + +/** + * @brief Set Pending bit of an external interrupt. + * @param IRQn External interrupt number + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h)) + * @retval None + */ +void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Set interrupt pending */ + NVIC_SetPendingIRQ(IRQn); +} + +/** + * @brief Get Pending Interrupt (read the pending register in the NVIC + * and return the pending bit for the specified interrupt). + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h)) + * @retval status: - 0 Interrupt status is not pending. + * - 1 Interrupt status is pending. + */ +uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Return 1 if pending else 0 */ + return NVIC_GetPendingIRQ(IRQn); +} + +/** + * @brief Clear the pending bit of an external interrupt. + * @param IRQn External interrupt number. + * This parameter can be an enumerator of IRQn_Type enumeration + * (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h)) + * @retval None + */ +void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn) +{ + /* Check the parameters */ + assert_param(IS_NVIC_DEVICE_IRQ(IRQn)); + + /* Clear pending interrupt */ + NVIC_ClearPendingIRQ(IRQn); +} + +/** + * @brief Configure the SysTick clock source. + * @param CLKSource specifies the SysTick clock source. + * This parameter can be one of the following values: + * @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source. + * @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source. + * @retval None + */ +void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource) +{ + /* Check the parameters */ + assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource)); + if (CLKSource == SYSTICK_CLKSOURCE_HCLK) + { + SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK; + } + else + { + SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK; + } +} + +/** + * @brief Handle SYSTICK interrupt request. + * @retval None + */ +void HAL_SYSTICK_IRQHandler(void) +{ + HAL_SYSTICK_Callback(); +} + +/** + * @brief SYSTICK callback. + * @retval None + */ +__weak void HAL_SYSTICK_Callback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SYSTICK_Callback could be implemented in the user file + */ +} + +#if (__MPU_PRESENT == 1U) +/** + * @brief Disables the MPU + * @retval None + */ +void HAL_MPU_Disable(void) +{ + /* Make sure outstanding transfers are done */ + __DMB(); + + /* Disable fault exceptions */ + SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk; + + /* Disable the MPU and clear the control register*/ + MPU->CTRL = 0U; +} + +/** + * @brief Enable the MPU. + * @param MPU_Control: Specifies the control mode of the MPU during hard fault, + * NMI, FAULTMASK and privileged access to the default memory + * This parameter can be one of the following values: + * @arg MPU_HFNMI_PRIVDEF_NONE + * @arg MPU_HARDFAULT_NMI + * @arg MPU_PRIVILEGED_DEFAULT + * @arg MPU_HFNMI_PRIVDEF + * @retval None + */ +void HAL_MPU_Enable(uint32_t MPU_Control) +{ + /* Enable the MPU */ + MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk; + + /* Enable fault exceptions */ + SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk; + + /* Ensure MPU setting take effects */ + __DSB(); + __ISB(); +} + +/** + * @brief Initialize and configure the Region and the memory to be protected. + * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains + * the initialization and configuration information. + * @retval None + */ +void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init) +{ + /* Check the parameters */ + assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number)); + assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable)); + + /* Set the Region number */ + MPU->RNR = MPU_Init->Number; + + if ((MPU_Init->Enable) != 0U) + { + /* Check the parameters */ + assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec)); + assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission)); + assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField)); + assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable)); + assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable)); + assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable)); + assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable)); + assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size)); + + MPU->RBAR = MPU_Init->BaseAddress; + MPU->RASR = ((uint32_t)MPU_Init->DisableExec << MPU_RASR_XN_Pos) | + ((uint32_t)MPU_Init->AccessPermission << MPU_RASR_AP_Pos) | + ((uint32_t)MPU_Init->TypeExtField << MPU_RASR_TEX_Pos) | + ((uint32_t)MPU_Init->IsShareable << MPU_RASR_S_Pos) | + ((uint32_t)MPU_Init->IsCacheable << MPU_RASR_C_Pos) | + ((uint32_t)MPU_Init->IsBufferable << MPU_RASR_B_Pos) | + ((uint32_t)MPU_Init->SubRegionDisable << MPU_RASR_SRD_Pos) | + ((uint32_t)MPU_Init->Size << MPU_RASR_SIZE_Pos) | + ((uint32_t)MPU_Init->Enable << MPU_RASR_ENABLE_Pos); + } + else + { + MPU->RBAR = 0x00U; + MPU->RASR = 0x00U; + } +} +#endif /* __MPU_PRESENT */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_CORTEX_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_crc.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_crc.c new file mode 100644 index 0000000..0b9d56f --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_crc.c @@ -0,0 +1,518 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_crc.c + * @author MCD Application Team + * @brief CRC HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Cyclic Redundancy Check (CRC) peripheral: + * + Initialization and de-initialization functions + * + Peripheral Control functions + * + Peripheral State functions + * + @verbatim + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] + (+) Enable CRC AHB clock using __HAL_RCC_CRC_CLK_ENABLE(); + (+) Initialize CRC calculator + (++) specify generating polynomial (peripheral default or non-default one) + (++) specify initialization value (peripheral default or non-default one) + (++) specify input data format + (++) specify input or output data inversion mode if any + (+) Use HAL_CRC_Accumulate() function to compute the CRC value of the + input data buffer starting with the previously computed CRC as + initialization value + (+) Use HAL_CRC_Calculate() function to compute the CRC value of the + input data buffer starting with the defined initialization value + (default or non-default) to initiate CRC calculation + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup CRC CRC + * @brief CRC HAL module driver. + * @{ + */ + +#ifdef HAL_CRC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup CRC_Private_Functions CRC Private Functions + * @{ + */ +static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength); +static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup CRC_Exported_Functions CRC Exported Functions + * @{ + */ + +/** @defgroup CRC_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions. + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Initialize the CRC according to the specified parameters + in the CRC_InitTypeDef and create the associated handle + (+) DeInitialize the CRC peripheral + (+) Initialize the CRC MSP (MCU Specific Package) + (+) DeInitialize the CRC MSP + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the CRC according to the specified + * parameters in the CRC_InitTypeDef and create the associated handle. + * @param hcrc CRC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc) +{ + /* Check the CRC handle allocation */ + if (hcrc == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance)); + + if (hcrc->State == HAL_CRC_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hcrc->Lock = HAL_UNLOCKED; + /* Init the low level hardware */ + HAL_CRC_MspInit(hcrc); + } + + hcrc->State = HAL_CRC_STATE_BUSY; + + /* check whether or not non-default generating polynomial has been + * picked up by user */ + assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse)); + if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE) + { + /* initialize peripheral with default generating polynomial */ + WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY); + MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B); + } + else + { + /* initialize CRC peripheral with generating polynomial defined by user */ + if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK) + { + return HAL_ERROR; + } + } + + /* check whether or not non-default CRC initial value has been + * picked up by user */ + assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse)); + if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE) + { + WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE); + } + else + { + WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue); + } + + + /* set input data inversion mode */ + assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode)); + MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode); + + /* set output data inversion mode */ + assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode)); + MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode); + + /* makes sure the input data format (bytes, halfwords or words stream) + * is properly specified by user */ + assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat)); + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief DeInitialize the CRC peripheral. + * @param hcrc CRC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRC_DeInit(CRC_HandleTypeDef *hcrc) +{ + /* Check the CRC handle allocation */ + if (hcrc == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance)); + + /* Check the CRC peripheral state */ + if (hcrc->State == HAL_CRC_STATE_BUSY) + { + return HAL_BUSY; + } + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_BUSY; + + /* Reset CRC calculation unit */ + __HAL_CRC_DR_RESET(hcrc); + + /* Reset IDR register content */ + CLEAR_BIT(hcrc->Instance->IDR, CRC_IDR_IDR); + + /* DeInit the low level hardware */ + HAL_CRC_MspDeInit(hcrc); + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_RESET; + + /* Process unlocked */ + __HAL_UNLOCK(hcrc); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Initializes the CRC MSP. + * @param hcrc CRC handle + * @retval None + */ +__weak void HAL_CRC_MspInit(CRC_HandleTypeDef *hcrc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hcrc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_CRC_MspInit can be implemented in the user file + */ +} + +/** + * @brief DeInitialize the CRC MSP. + * @param hcrc CRC handle + * @retval None + */ +__weak void HAL_CRC_MspDeInit(CRC_HandleTypeDef *hcrc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hcrc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_CRC_MspDeInit can be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup CRC_Exported_Functions_Group2 Peripheral Control functions + * @brief management functions. + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) compute the 7, 8, 16 or 32-bit CRC value of an 8, 16 or 32-bit data buffer + using combination of the previous CRC value and the new one. + + [..] or + + (+) compute the 7, 8, 16 or 32-bit CRC value of an 8, 16 or 32-bit data buffer + independently of the previous CRC value. + +@endverbatim + * @{ + */ + +/** + * @brief Compute the 7, 8, 16 or 32-bit CRC value of an 8, 16 or 32-bit data buffer + * starting with the previously computed CRC as initialization value. + * @param hcrc CRC handle + * @param pBuffer pointer to the input data buffer, exact input data format is + * provided by hcrc->InputDataFormat. + * @param BufferLength input data buffer length (number of bytes if pBuffer + * type is * uint8_t, number of half-words if pBuffer type is * uint16_t, + * number of words if pBuffer type is * uint32_t). + * @note By default, the API expects a uint32_t pointer as input buffer parameter. + * Input buffer pointers with other types simply need to be cast in uint32_t + * and the API will internally adjust its input data processing based on the + * handle field hcrc->InputDataFormat. + * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits) + */ +uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength) +{ + uint32_t index; /* CRC input data buffer index */ + uint32_t temp = 0U; /* CRC output (read from hcrc->Instance->DR register) */ + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_BUSY; + + switch (hcrc->InputDataFormat) + { + case CRC_INPUTDATA_FORMAT_WORDS: + /* Enter Data to the CRC calculator */ + for (index = 0U; index < BufferLength; index++) + { + hcrc->Instance->DR = pBuffer[index]; + } + temp = hcrc->Instance->DR; + break; + + case CRC_INPUTDATA_FORMAT_BYTES: + temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength); + break; + + case CRC_INPUTDATA_FORMAT_HALFWORDS: + temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength); /* Derogation MisraC2012 R.11.5 */ + break; + default: + break; + } + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_READY; + + /* Return the CRC computed value */ + return temp; +} + +/** + * @brief Compute the 7, 8, 16 or 32-bit CRC value of an 8, 16 or 32-bit data buffer + * starting with hcrc->Instance->INIT as initialization value. + * @param hcrc CRC handle + * @param pBuffer pointer to the input data buffer, exact input data format is + * provided by hcrc->InputDataFormat. + * @param BufferLength input data buffer length (number of bytes if pBuffer + * type is * uint8_t, number of half-words if pBuffer type is * uint16_t, + * number of words if pBuffer type is * uint32_t). + * @note By default, the API expects a uint32_t pointer as input buffer parameter. + * Input buffer pointers with other types simply need to be cast in uint32_t + * and the API will internally adjust its input data processing based on the + * handle field hcrc->InputDataFormat. + * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits) + */ +uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength) +{ + uint32_t index; /* CRC input data buffer index */ + uint32_t temp = 0U; /* CRC output (read from hcrc->Instance->DR register) */ + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_BUSY; + + /* Reset CRC Calculation Unit (hcrc->Instance->INIT is + * written in hcrc->Instance->DR) */ + __HAL_CRC_DR_RESET(hcrc); + + switch (hcrc->InputDataFormat) + { + case CRC_INPUTDATA_FORMAT_WORDS: + /* Enter 32-bit input data to the CRC calculator */ + for (index = 0U; index < BufferLength; index++) + { + hcrc->Instance->DR = pBuffer[index]; + } + temp = hcrc->Instance->DR; + break; + + case CRC_INPUTDATA_FORMAT_BYTES: + /* Specific 8-bit input data handling */ + temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength); + break; + + case CRC_INPUTDATA_FORMAT_HALFWORDS: + /* Specific 16-bit input data handling */ + temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength); /* Derogation MisraC2012 R.11.5 */ + break; + + default: + break; + } + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_READY; + + /* Return the CRC computed value */ + return temp; +} + +/** + * @} + */ + +/** @defgroup CRC_Exported_Functions_Group3 Peripheral State functions + * @brief Peripheral State functions. + * +@verbatim + =============================================================================== + ##### Peripheral State functions ##### + =============================================================================== + [..] + This subsection permits to get in run-time the status of the peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Return the CRC handle state. + * @param hcrc CRC handle + * @retval HAL state + */ +HAL_CRC_StateTypeDef HAL_CRC_GetState(CRC_HandleTypeDef *hcrc) +{ + /* Return CRC handle state */ + return hcrc->State; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup CRC_Private_Functions + * @{ + */ + +/** + * @brief Enter 8-bit input data to the CRC calculator. + * Specific data handling to optimize processing time. + * @param hcrc CRC handle + * @param pBuffer pointer to the input data buffer + * @param BufferLength input data buffer length + * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits) + */ +static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength) +{ + uint32_t i; /* input data buffer index */ + uint16_t data; + __IO uint16_t *pReg; + + /* Processing time optimization: 4 bytes are entered in a row with a single word write, + * last bytes must be carefully fed to the CRC calculator to ensure a correct type + * handling by the peripheral */ + for (i = 0U; i < (BufferLength / 4U); i++) + { + hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \ + ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \ + ((uint32_t)pBuffer[(4U * i) + 2U] << 8U) | \ + (uint32_t)pBuffer[(4U * i) + 3U]; + } + /* last bytes specific handling */ + if ((BufferLength % 4U) != 0U) + { + if ((BufferLength % 4U) == 1U) + { + *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i]; /* Derogation MisraC2012 R.11.5 */ + } + if ((BufferLength % 4U) == 2U) + { + data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U]; + pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR); /* Derogation MisraC2012 R.11.5 */ + *pReg = data; + } + if ((BufferLength % 4U) == 3U) + { + data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U]; + pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR); /* Derogation MisraC2012 R.11.5 */ + *pReg = data; + + *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U]; /* Derogation MisraC2012 R.11.5 */ + } + } + + /* Return the CRC computed value */ + return hcrc->Instance->DR; +} + +/** + * @brief Enter 16-bit input data to the CRC calculator. + * Specific data handling to optimize processing time. + * @param hcrc CRC handle + * @param pBuffer pointer to the input data buffer + * @param BufferLength input data buffer length + * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits) + */ +static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength) +{ + uint32_t i; /* input data buffer index */ + __IO uint16_t *pReg; + + /* Processing time optimization: 2 HalfWords are entered in a row with a single word write, + * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure + * a correct type handling by the peripheral */ + for (i = 0U; i < (BufferLength / 2U); i++) + { + hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U]; + } + if ((BufferLength % 2U) != 0U) + { + pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR); /* Derogation MisraC2012 R.11.5 */ + *pReg = pBuffer[2U * i]; + } + + /* Return the CRC computed value */ + return hcrc->Instance->DR; +} + +/** + * @} + */ + +#endif /* HAL_CRC_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_crc_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_crc_ex.c new file mode 100644 index 0000000..9e00c6e --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_crc_ex.c @@ -0,0 +1,225 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_crc_ex.c + * @author MCD Application Team + * @brief Extended CRC HAL module driver. + * This file provides firmware functions to manage the extended + * functionalities of the CRC peripheral. + * + @verbatim +================================================================================ + ##### How to use this driver ##### +================================================================================ + [..] + (+) Set user-defined generating polynomial thru HAL_CRCEx_Polynomial_Set() + (+) Configure Input or Output data inversion + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup CRCEx CRCEx + * @brief CRC Extended HAL module driver + * @{ + */ + +#ifdef HAL_CRC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup CRCEx_Exported_Functions CRC Extended Exported Functions + * @{ + */ + +/** @defgroup CRCEx_Exported_Functions_Group1 Extended Initialization/de-initialization functions + * @brief Extended Initialization and Configuration functions. + * +@verbatim + =============================================================================== + ##### Extended configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure the generating polynomial + (+) Configure the input data inversion + (+) Configure the output data inversion + +@endverbatim + * @{ + */ + + +/** + * @brief Initialize the CRC polynomial if different from default one. + * @param hcrc CRC handle + * @param Pol CRC generating polynomial (7, 8, 16 or 32-bit long). + * This parameter is written in normal representation, e.g. + * @arg for a polynomial of degree 7, X^7 + X^6 + X^5 + X^2 + 1 is written 0x65 + * @arg for a polynomial of degree 16, X^16 + X^12 + X^5 + 1 is written 0x1021 + * @param PolyLength CRC polynomial length. + * This parameter can be one of the following values: + * @arg @ref CRC_POLYLENGTH_7B 7-bit long CRC (generating polynomial of degree 7) + * @arg @ref CRC_POLYLENGTH_8B 8-bit long CRC (generating polynomial of degree 8) + * @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16) + * @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */ + + /* Check the parameters */ + assert_param(IS_CRC_POL_LENGTH(PolyLength)); + + /* check polynomial definition vs polynomial size: + * polynomial length must be aligned with polynomial + * definition. HAL_ERROR is reported if Pol degree is + * larger than that indicated by PolyLength. + * Look for MSB position: msb will contain the degree of + * the second to the largest polynomial member. E.g., for + * X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */ + while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U)) + { + } + + switch (PolyLength) + { + case CRC_POLYLENGTH_7B: + if (msb >= HAL_CRC_LENGTH_7B) + { + status = HAL_ERROR; + } + break; + case CRC_POLYLENGTH_8B: + if (msb >= HAL_CRC_LENGTH_8B) + { + status = HAL_ERROR; + } + break; + case CRC_POLYLENGTH_16B: + if (msb >= HAL_CRC_LENGTH_16B) + { + status = HAL_ERROR; + } + break; + + case CRC_POLYLENGTH_32B: + /* no polynomial definition vs. polynomial length issue possible */ + break; + default: + status = HAL_ERROR; + break; + } + if (status == HAL_OK) + { + /* set generating polynomial */ + WRITE_REG(hcrc->Instance->POL, Pol); + + /* set generating polynomial size */ + MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength); + } + /* Return function status */ + return status; +} + +/** + * @brief Set the Reverse Input data mode. + * @param hcrc CRC handle + * @param InputReverseMode Input Data inversion mode. + * This parameter can be one of the following values: + * @arg @ref CRC_INPUTDATA_INVERSION_NONE no change in bit order (default value) + * @arg @ref CRC_INPUTDATA_INVERSION_BYTE Byte-wise bit reversal + * @arg @ref CRC_INPUTDATA_INVERSION_HALFWORD HalfWord-wise bit reversal + * @arg @ref CRC_INPUTDATA_INVERSION_WORD Word-wise bit reversal + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRCEx_Input_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t InputReverseMode) +{ + /* Check the parameters */ + assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(InputReverseMode)); + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_BUSY; + + /* set input data inversion mode */ + MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, InputReverseMode); + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Set the Reverse Output data mode. + * @param hcrc CRC handle + * @param OutputReverseMode Output Data inversion mode. + * This parameter can be one of the following values: + * @arg @ref CRC_OUTPUTDATA_INVERSION_DISABLE no CRC inversion (default value) + * @arg @ref CRC_OUTPUTDATA_INVERSION_ENABLE bit-level inversion (e.g. for a 8-bit CRC: 0xB5 becomes 0xAD) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRCEx_Output_Data_Reverse(CRC_HandleTypeDef *hcrc, uint32_t OutputReverseMode) +{ + /* Check the parameters */ + assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(OutputReverseMode)); + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_BUSY; + + /* set output data inversion mode */ + MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, OutputReverseMode); + + /* Change CRC peripheral state */ + hcrc->State = HAL_CRC_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + + + + +/** + * @} + */ + + +/** + * @} + */ + + +#endif /* HAL_CRC_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cryp.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cryp.c new file mode 100644 index 0000000..1e8fe2c --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cryp.c @@ -0,0 +1,5375 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_cryp.c + * @author MCD Application Team + * @brief CRYP HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Cryptography (CRYP) peripheral: + * + Initialization, de-initialization, set config and get config functions + * + DES/TDES, AES processing functions + * + DMA callback functions + * + CRYP IRQ handler management + * + Peripheral State functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The CRYP HAL driver can be used in CRYP or TinyAES peripheral as follows: + + (#)Initialize the CRYP low level resources by implementing the HAL_CRYP_MspInit(): + (##) Enable the CRYP interface clock using __HAL_RCC_CRYP_CLK_ENABLE()or __HAL_RCC_AES_CLK_ENABLE for TinyAES peripheral + (##) In case of using interrupts (e.g. HAL_CRYP_Encrypt_IT()) + (+++) Configure the CRYP interrupt priority using HAL_NVIC_SetPriority() + (+++) Enable the CRYP IRQ handler using HAL_NVIC_EnableIRQ() + (+++) In CRYP IRQ handler, call HAL_CRYP_IRQHandler() + (##) In case of using DMA to control data transfer (e.g. HAL_CRYP_Encrypt_DMA()) + (+++) Enable the DMAx interface clock using __RCC_DMAx_CLK_ENABLE() + (+++) Configure and enable two DMA streams one for managing data transfer from + memory to peripheral (input stream) and another stream for managing data + transfer from peripheral to memory (output stream) + (+++) Associate the initialized DMA handle to the CRYP DMA handle + using __HAL_LINKDMA() + (+++) Configure the priority and enable the NVIC for the transfer complete + interrupt on the two DMA Streams. The output stream should have higher + priority than the input stream HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ() + + (#)Initialize the CRYP according to the specified parameters : + (##) The data type: 1-bit, 8-bit, 16-bit or 32-bit. + (##) The key size: 128, 192 or 256. + (##) The AlgoMode DES/ TDES Algorithm ECB/CBC or AES Algorithm ECB/CBC/CTR/GCM or CCM. + (##) The initialization vector (counter). It is not used in ECB mode. + (##) The key buffer used for encryption/decryption. + (+++) In some specific configurations, the key is written by the application + code out of the HAL scope. In that case, user can still resort to the + HAL APIs as usual but must make sure that pKey pointer is set to NULL. + (##) The Header used only in AES GCM and CCM Algorithm for authentication. + (##) The HeaderSize The size of header buffer in word. + (##) The B0 block is the first authentication block used only in AES CCM mode. + + (#)Three processing (encryption/decryption) functions are available: + (##) Polling mode: encryption and decryption APIs are blocking functions + i.e. they process the data and wait till the processing is finished, + e.g. HAL_CRYP_Encrypt & HAL_CRYP_Decrypt + (##) Interrupt mode: encryption and decryption APIs are not blocking functions + i.e. they process the data under interrupt, + e.g. HAL_CRYP_Encrypt_IT & HAL_CRYP_Decrypt_IT + (##) DMA mode: encryption and decryption APIs are not blocking functions + i.e. the data transfer is ensured by DMA, + e.g. HAL_CRYP_Encrypt_DMA & HAL_CRYP_Decrypt_DMA + + (#)When the processing function is called at first time after HAL_CRYP_Init() + the CRYP peripheral is configured and processes the buffer in input. + At second call, no need to Initialize the CRYP, user have to get current configuration via + HAL_CRYP_GetConfig() API, then only HAL_CRYP_SetConfig() is requested to set + new parametres, finally user can start encryption/decryption. + + (#)Call HAL_CRYP_DeInit() to deinitialize the CRYP peripheral. + + (#)To process a single message with consecutive calls to HAL_CRYP_Encrypt() or HAL_CRYP_Decrypt() + without having to configure again the Key or the Initialization Vector between each API call, + the field KeyIVConfigSkip of the initialization structure must be set to CRYP_KEYIVCONFIG_ONCE. + Same is true for consecutive calls of HAL_CRYP_Encrypt_IT(), HAL_CRYP_Decrypt_IT(), HAL_CRYP_Encrypt_DMA() + or HAL_CRYP_Decrypt_DMA(). + + [..] + The cryptographic processor supports following standards: + (#) The data encryption standard (DES) and Triple-DES (TDES) supported only by CRYP1 peripheral: + (##)64-bit data block processing + (##) chaining modes supported : + (+++) Electronic Code Book(ECB) + (+++) Cipher Block Chaining (CBC) + (##) keys length supported :64-bit, 128-bit and 192-bit. + (#) The advanced encryption standard (AES) supported by CRYP1 & TinyAES peripheral: + (##)128-bit data block processing + (##) chaining modes supported : + (+++) Electronic Code Book(ECB) + (+++) Cipher Block Chaining (CBC) + (+++) Counter mode (CTR) + (+++) Galois/counter mode (GCM/GMAC) + (+++) Counter with Cipher Block Chaining-Message(CCM) + (##) keys length Supported : + (+++) for CRYP1 peripheral: 128-bit, 192-bit and 256-bit. + (+++) for TinyAES peripheral: 128-bit and 256-bit + + [..] + (@) Specific care must be taken to format the key and the Initialization Vector IV! + + [..] If the key is defined as a 128-bit long array key[127..0] = {b127 ... b0} where + b127 is the MSB and b0 the LSB, the key must be stored in MCU memory + (+) as a sequence of words where the MSB word comes first (occupies the + lowest memory address) + (++) address n+0 : 0b b127 .. b120 b119 .. b112 b111 .. b104 b103 .. b96 + (++) address n+4 : 0b b95 .. b88 b87 .. b80 b79 .. b72 b71 .. b64 + (++) address n+8 : 0b b63 .. b56 b55 .. b48 b47 .. b40 b39 .. b32 + (++) address n+C : 0b b31 .. b24 b23 .. b16 b15 .. b8 b7 .. b0 + [..] Hereafter, another illustration when considering a 128-bit long key made of 16 bytes {B15..B0}. + The 4 32-bit words that make the key must be stored as follows in MCU memory: + (+) address n+0 : 0x B15 B14 B13 B12 + (+) address n+4 : 0x B11 B10 B9 B8 + (+) address n+8 : 0x B7 B6 B5 B4 + (+) address n+C : 0x B3 B2 B1 B0 + [..] which leads to the expected setting + (+) AES_KEYR3 = 0x B15 B14 B13 B12 + (+) AES_KEYR2 = 0x B11 B10 B9 B8 + (+) AES_KEYR1 = 0x B7 B6 B5 B4 + (+) AES_KEYR0 = 0x B3 B2 B1 B0 + + [..] Same format must be applied for a 256-bit long key made of 32 bytes {B31..B0}. + The 8 32-bit words that make the key must be stored as follows in MCU memory: + (+) address n+00 : 0x B31 B30 B29 B28 + (+) address n+04 : 0x B27 B26 B25 B24 + (+) address n+08 : 0x B23 B22 B21 B20 + (+) address n+0C : 0x B19 B18 B17 B16 + (+) address n+10 : 0x B15 B14 B13 B12 + (+) address n+14 : 0x B11 B10 B9 B8 + (+) address n+18 : 0x B7 B6 B5 B4 + (+) address n+1C : 0x B3 B2 B1 B0 + [..] which leads to the expected setting + (+) AES_KEYR7 = 0x B31 B30 B29 B28 + (+) AES_KEYR6 = 0x B27 B26 B25 B24 + (+) AES_KEYR5 = 0x B23 B22 B21 B20 + (+) AES_KEYR4 = 0x B19 B18 B17 B16 + (+) AES_KEYR3 = 0x B15 B14 B13 B12 + (+) AES_KEYR2 = 0x B11 B10 B9 B8 + (+) AES_KEYR1 = 0x B7 B6 B5 B4 + (+) AES_KEYR0 = 0x B3 B2 B1 B0 + + [..] Initialization Vector IV (4 32-bit words) format must follow the same as + that of a 128-bit long key. + + [..] Note that key and IV registers are not sensitive to swap mode selection. + + [..] This section describes the AES Galois/counter mode (GCM) supported by both CRYP1 and TinyAES peripherals: + (#) Algorithm supported : + (##) Galois/counter mode (GCM) + (##) Galois message authentication code (GMAC) :is exactly the same as + GCM algorithm composed only by an header. + (#) Four phases are performed in GCM : + (##) Init phase: peripheral prepares the GCM hash subkey (H) and do the IV processing + (##) Header phase: peripheral processes the Additional Authenticated Data (AAD), with hash + computation only. + (##) Payload phase: peripheral processes the plaintext (P) with hash computation + keystream + encryption + data XORing. It works in a similar way for ciphertext (C). + (##) Final phase: peripheral generates the authenticated tag (T) using the last block of data. + (#) structure of message construction in GCM is defined as below : + (##) 16 bytes Initial Counter Block (ICB)composed of IV and counter + (##) The authenticated header A (also knows as Additional Authentication Data AAD) + this part of the message is only authenticated, not encrypted. + (##) The plaintext message P is both authenticated and encrypted as ciphertext. + GCM standard specifies that ciphertext has same bit length as the plaintext. + (##) The last block is composed of the length of A (on 64 bits) and the length of ciphertext + (on 64 bits) + + [..] A more detailed description of the GCM message structure is available below. + + [..] This section describe The AES Counter with Cipher Block Chaining-Message + Authentication Code (CCM) supported by both CRYP1 and TinyAES peripheral: + (#) Specific parameters for CCM : + + (##) B0 block : follows NIST Special Publication 800-38C, + (##) B1 block (header) + (##) CTRx block : control blocks + + [..] A detailed description of the CCM message structure is available below. + + (#) Four phases are performed in CCM for CRYP1 peripheral: + (##) Init phase: peripheral prepares the GCM hash subkey (H) and do the IV processing + (##) Header phase: peripheral processes the Additional Authenticated Data (AAD), with hash + computation only. + (##) Payload phase: peripheral processes the plaintext (P) with hash computation + keystream + encryption + data XORing. It works in a similar way for ciphertext (C). + (##) Final phase: peripheral generates the authenticated tag (T) using the last block of data. + (#) CCM in TinyAES peripheral: + (##) To perform message payload encryption or decryption AES is configured in CTR mode. + (##) For authentication two phases are performed : + - Header phase: peripheral processes the Additional Authenticated Data (AAD) first, then the cleartext message + only cleartext payload (not the ciphertext payload) is used and no outpout. + (##) Final phase: peripheral generates the authenticated tag (T) using the last block of data. + + *** Callback registration *** + ============================= + + [..] + The compilation define USE_HAL_CRYP_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + Use Functions @ref HAL_CRYP_RegisterCallback() or HAL_CRYP_RegisterXXXCallback() + to register an interrupt callback. + + [..] + Function @ref HAL_CRYP_RegisterCallback() allows to register following callbacks: + (+) InCpltCallback : Input FIFO transfer completed callback. + (+) OutCpltCallback : Output FIFO transfer completed callback. + (+) ErrorCallback : callback for error detection. + (+) MspInitCallback : CRYP MspInit. + (+) MspDeInitCallback : CRYP MspDeInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + [..] + Use function @ref HAL_CRYP_UnRegisterCallback() to reset a callback to the default + weak function. + @ref HAL_CRYP_UnRegisterCallback() takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) InCpltCallback : Input FIFO transfer completed callback. + (+) OutCpltCallback : Output FIFO transfer completed callback. + (+) ErrorCallback : callback for error detection. + (+) MspInitCallback : CRYP MspInit. + (+) MspDeInitCallback : CRYP MspDeInit. + + [..] + By default, after the @ref HAL_CRYP_Init() and when the state is HAL_CRYP_STATE_RESET + all callbacks are set to the corresponding weak functions : + examples @ref HAL_CRYP_InCpltCallback() , @ref HAL_CRYP_OutCpltCallback(). + Exception done for MspInit and MspDeInit functions that are + reset to the legacy weak function in the @ref HAL_CRYP_Init()/ @ref HAL_CRYP_DeInit() only when + these callbacks are null (not registered beforehand). + if not, MspInit or MspDeInit are not null, the @ref HAL_CRYP_Init() / @ref HAL_CRYP_DeInit() + keep and use the user MspInit/MspDeInit functions (registered beforehand) + + [..] + Callbacks can be registered/unregistered in HAL_CRYP_STATE_READY state only. + Exception done MspInit/MspDeInit callbacks that can be registered/unregistered + in HAL_CRYP_STATE_READY or HAL_CRYP_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using @ref HAL_CRYP_RegisterCallback() before calling @ref HAL_CRYP_DeInit() + or @ref HAL_CRYP_Init() function. + + [..] + When The compilation define USE_HAL_CRYP_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + + *** Suspend/Resume feature *** + ============================== + + [..] + The compilation define USE_HAL_CRYP_SUSPEND_RESUME when set to 1 + allows the user to resort to the suspend/resume feature. + A low priority block processing can be suspended to process a high priority block + instead. When the high priority block processing is over, the low priority block + processing can be resumed, restarting from the point where it was suspended. This + feature is applicable only in non-blocking interrupt mode. + + [..] User must resort to HAL_CRYP_Suspend() to suspend the low priority block + processing. This API manages the hardware block processing suspension and saves all the + internal data that will be needed to restart later on. Upon HAL_CRYP_Suspend() completion, + the user can launch the processing of any other block (high priority block processing). + + [..] When the high priority block processing is over, user must invoke HAL_CRYP_Resume() + to resume the low priority block processing. Ciphering (or deciphering) restarts from + the suspension point and ends as usual. + + [..] HAL_CRYP_Suspend() reports an error when the suspension request is sent too late + (i.e when the low priority block processing is about to end). There is no use to + suspend the tag generation processing for authentication algorithms. + + [..] + (@) If the key is written out of HAL scope (case pKey pointer set to NULL by the user), + the block processing suspension/resumption mechanism is NOT applicable. + + [..] + (@) If the Key and Initialization Vector are configured only once and configuration is + skipped for consecutive processings (case KeyIVConfigSkip set to CRYP_KEYIVCONFIG_ONCE), + the block processing suspension/resumption mechanism is NOT applicable. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup CRYP + * @{ + */ + + +#ifdef HAL_CRYP_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @addtogroup CRYP_Private_Defines + * @{ + */ +#define CRYP_TIMEOUT_KEYPREPARATION 82U /* The latency of key preparation operation is 82 clock cycles.*/ +#define CRYP_TIMEOUT_GCMCCMINITPHASE 299U /* The latency of GCM/CCM init phase to prepare hash subkey is 299 clock cycles.*/ +#define CRYP_TIMEOUT_GCMCCMHEADERPHASE 290U /* The latency of GCM/CCM header phase is 290 clock cycles.*/ + +#define CRYP_PHASE_READY 0x00000001U /*!< CRYP peripheral is ready for initialization. */ +#define CRYP_PHASE_PROCESS 0x00000002U /*!< CRYP peripheral is in processing phase */ +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) +#define CRYP_PHASE_HEADER_SUSPENDED 0x00000004U /*!< GCM/GMAC/CCM header phase is suspended */ +#define CRYP_PHASE_PAYLOAD_SUSPENDED 0x00000005U /*!< GCM/CCM payload phase is suspended */ +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ + +#define CRYP_OPERATINGMODE_ENCRYPT 0x00000000U /*!< Encryption mode(Mode 1) */ +#define CRYP_OPERATINGMODE_KEYDERIVATION AES_CR_MODE_0 /*!< Key derivation mode only used when performing ECB and CBC decryptions (Mode 2) */ +#define CRYP_OPERATINGMODE_DECRYPT AES_CR_MODE_1 /*!< Decryption (Mode 3) */ +#define CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT AES_CR_MODE /*!< Key derivation and decryption only used when performing ECB and CBC decryptions (Mode 4) */ +#define CRYP_PHASE_INIT 0x00000000U /*!< GCM/GMAC (or CCM) init phase */ +#define CRYP_PHASE_HEADER AES_CR_GCMPH_0 /*!< GCM/GMAC or CCM header phase */ +#define CRYP_PHASE_PAYLOAD AES_CR_GCMPH_1 /*!< GCM(/CCM) payload phase */ +#define CRYP_PHASE_FINAL AES_CR_GCMPH /*!< GCM/GMAC or CCM final phase */ + +/* CTR1 information to use in CCM algorithm */ +#define CRYP_CCM_CTR1_0 0x07FFFFFFU +#define CRYP_CCM_CTR1_1 0xFFFFFF00U +#define CRYP_CCM_CTR1_2 0x00000001U + +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/** @addtogroup CRYP_Private_Macros + * @{ + */ + +#define CRYP_SET_PHASE(__HANDLE__, __PHASE__) do{(__HANDLE__)->Instance->CR &= (uint32_t)(~AES_CR_GCMPH);\ + (__HANDLE__)->Instance->CR |= (uint32_t)(__PHASE__);\ + }while(0U) + +/** + * @} + */ + +/* Private struct -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @addtogroup CRYP_Private_Functions + * @{ + */ + +static void CRYP_SetDMAConfig(CRYP_HandleTypeDef *hcryp, uint32_t inputaddr, uint16_t Size, uint32_t outputaddr); +static void CRYP_DMAInCplt(DMA_HandleTypeDef *hdma); +static void CRYP_DMAOutCplt(DMA_HandleTypeDef *hdma); +static void CRYP_DMAError(DMA_HandleTypeDef *hdma); +static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize); +static void CRYP_AES_IT(CRYP_HandleTypeDef *hcryp); +static HAL_StatusTypeDef CRYP_GCMCCM_SetHeaderPhase(CRYP_HandleTypeDef *hcryp, uint32_t Timeout); +static void CRYP_GCMCCM_SetPayloadPhase_IT(CRYP_HandleTypeDef *hcryp); +static void CRYP_GCMCCM_SetHeaderPhase_IT(CRYP_HandleTypeDef *hcryp); +static HAL_StatusTypeDef CRYP_GCMCCM_SetHeaderPhase_DMA(CRYP_HandleTypeDef *hcryp); +static HAL_StatusTypeDef CRYP_AESGCM_Process_DMA(CRYP_HandleTypeDef *hcryp); +static HAL_StatusTypeDef CRYP_AESGCM_Process_IT(CRYP_HandleTypeDef *hcryp); +static HAL_StatusTypeDef CRYP_AESGCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout); +static HAL_StatusTypeDef CRYP_AESCCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout); +static HAL_StatusTypeDef CRYP_AESCCM_Process_IT(CRYP_HandleTypeDef *hcryp); +static HAL_StatusTypeDef CRYP_AESCCM_Process_DMA(CRYP_HandleTypeDef *hcryp); +static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcrypt, uint32_t Timeout); +static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout); +static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout); +static HAL_StatusTypeDef CRYP_AES_Decrypt_IT(CRYP_HandleTypeDef *hcryp); +static HAL_StatusTypeDef CRYP_AES_Encrypt_IT(CRYP_HandleTypeDef *hcryp); +static HAL_StatusTypeDef CRYP_AES_Decrypt_DMA(CRYP_HandleTypeDef *hcryp); +static HAL_StatusTypeDef CRYP_WaitOnCCFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout); +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) +static void CRYP_Read_IVRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Output); +static void CRYP_Write_IVRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Input); +static void CRYP_Read_SuspendRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Output); +static void CRYP_Write_SuspendRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Input); +static void CRYP_Read_KeyRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Output, uint32_t KeySize); +static void CRYP_Write_KeyRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Input, uint32_t KeySize); +static void CRYP_PhaseProcessingResume(CRYP_HandleTypeDef *hcryp); +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ + + +/** + * @} + */ + +/* Exported functions ---------------------------------------------------------*/ + +/** @addtogroup CRYP_Exported_Functions + * @{ + */ + +/** @defgroup CRYP_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions. + * +@verbatim + ======================================================================================== + ##### Initialization, de-initialization and Set and Get configuration functions ##### + ======================================================================================== + [..] This section provides functions allowing to: + (+) Initialize the CRYP + (+) DeInitialize the CRYP + (+) Initialize the CRYP MSP + (+) DeInitialize the CRYP MSP + (+) configure CRYP (HAL_CRYP_SetConfig) with the specified parameters in the CRYP_ConfigTypeDef + Parameters which are configured in This section are : + (+) Key size + (+) Data Type : 32,16, 8 or 1bit + (+) AlgoMode : + - for CRYP1 peripheral : + ECB and CBC in DES/TDES Standard + ECB,CBC,CTR,GCM/GMAC and CCM in AES Standard. + - for TinyAES2 peripheral, only ECB,CBC,CTR,GCM/GMAC and CCM in AES Standard are supported. + (+) Get CRYP configuration (HAL_CRYP_GetConfig) from the specified parameters in the CRYP_HandleTypeDef + +@endverbatim + * @{ + */ + +/** + * @brief Initializes the CRYP according to the specified + * parameters in the CRYP_ConfigTypeDef and creates the associated handle. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp) +{ + /* Check the CRYP handle allocation */ + if (hcryp == NULL) + { + return HAL_ERROR; + } + + /* Check parameters */ + assert_param(IS_CRYP_KEYSIZE(hcryp->Init.KeySize)); + assert_param(IS_CRYP_DATATYPE(hcryp->Init.DataType)); + assert_param(IS_CRYP_ALGORITHM(hcryp->Init.Algorithm)); + assert_param(IS_CRYP_INIT(hcryp->Init.KeyIVConfigSkip)); + +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + if (hcryp->State == HAL_CRYP_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hcryp->Lock = HAL_UNLOCKED; + + hcryp->InCpltCallback = HAL_CRYP_InCpltCallback; /* Legacy weak InCpltCallback */ + hcryp->OutCpltCallback = HAL_CRYP_OutCpltCallback; /* Legacy weak OutCpltCallback */ + hcryp->ErrorCallback = HAL_CRYP_ErrorCallback; /* Legacy weak ErrorCallback */ + + if (hcryp->MspInitCallback == NULL) + { + hcryp->MspInitCallback = HAL_CRYP_MspInit; /* Legacy weak MspInit */ + } + + /* Init the low level hardware */ + hcryp->MspInitCallback(hcryp); + } +#else + if (hcryp->State == HAL_CRYP_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hcryp->Lock = HAL_UNLOCKED; + + /* Init the low level hardware */ + HAL_CRYP_MspInit(hcryp); + } +#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */ + + /* Set the key size (This bit field is do not care in the DES or TDES modes), data type and Algorithm */ + MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD, hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm); + + /* Reset Error Code field */ + hcryp->ErrorCode = HAL_CRYP_ERROR_NONE; + + /* Reset peripheral Key and IV configuration flag */ + hcryp->KeyIVConfig = 0U; + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Set the default CRYP phase */ + hcryp->Phase = CRYP_PHASE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief De-Initializes the CRYP peripheral. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @retval HAL status +*/ +HAL_StatusTypeDef HAL_CRYP_DeInit(CRYP_HandleTypeDef *hcryp) +{ + /* Check the CRYP handle allocation */ + if (hcryp == NULL) + { + return HAL_ERROR; + } + + /* Set the default CRYP phase */ + hcryp->Phase = CRYP_PHASE_READY; + + /* Reset CrypInCount and CrypOutCount */ + hcryp->CrypInCount = 0; + hcryp->CrypOutCount = 0; + hcryp->CrypHeaderCount = 0; + + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + + if (hcryp->MspDeInitCallback == NULL) + { + hcryp->MspDeInitCallback = HAL_CRYP_MspDeInit; /* Legacy weak MspDeInit */ + } + /* DeInit the low level hardware */ + hcryp->MspDeInitCallback(hcryp); + +#else + + /* DeInit the low level hardware: CLOCK, NVIC.*/ + HAL_CRYP_MspDeInit(hcryp); + +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hcryp); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Configure the CRYP according to the specified + * parameters in the CRYP_ConfigTypeDef + * @param hcryp pointer to a CRYP_HandleTypeDef structure + * @param pConf pointer to a CRYP_ConfigTypeDef structure that contains + * the configuration information for CRYP module + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRYP_SetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf) +{ + /* Check the CRYP handle allocation */ + if ((hcryp == NULL) || (pConf == NULL)) + { + return HAL_ERROR; + } + + /* Check parameters */ + assert_param(IS_CRYP_KEYSIZE(pConf->KeySize)); + assert_param(IS_CRYP_DATATYPE(pConf->DataType)); + assert_param(IS_CRYP_ALGORITHM(pConf->Algorithm)); + + if (hcryp->State == HAL_CRYP_STATE_READY) + { + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_BUSY; + + /* Process locked */ + __HAL_LOCK(hcryp); + + /* Set CRYP parameters */ + hcryp->Init.DataType = pConf->DataType; + hcryp->Init.pKey = pConf->pKey; + hcryp->Init.Algorithm = pConf->Algorithm; + hcryp->Init.KeySize = pConf->KeySize; + hcryp->Init.pInitVect = pConf->pInitVect; + hcryp->Init.Header = pConf->Header; + hcryp->Init.HeaderSize = pConf->HeaderSize; + hcryp->Init.B0 = pConf->B0; + hcryp->Init.DataWidthUnit = pConf->DataWidthUnit; + + /* Set the key size (This bit field is do not care in the DES or TDES modes), data type and operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE | AES_CR_KEYSIZE | AES_CR_CHMOD, hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm); + + /*clear error flags*/ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_ERR_CLEAR); + + /* Process Unlocked */ + __HAL_UNLOCK(hcryp); + + /* Reset Error Code field */ + hcryp->ErrorCode = HAL_CRYP_ERROR_NONE; + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Set the default CRYP phase */ + hcryp->Phase = CRYP_PHASE_READY; + + /* Return function status */ + return HAL_OK; + } + else + { + /* Process Unlocked */ + __HAL_UNLOCK(hcryp); + + /* Busy error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY; + return HAL_ERROR; + } +} + +/** + * @brief Get CRYP Configuration parameters in associated handle. + * @param pConf pointer to a CRYP_ConfigTypeDef structure + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRYP_GetConfig(CRYP_HandleTypeDef *hcryp, CRYP_ConfigTypeDef *pConf) +{ + /* Check the CRYP handle allocation */ + if ((hcryp == NULL) || (pConf == NULL)) + { + return HAL_ERROR; + } + + if (hcryp->State == HAL_CRYP_STATE_READY) + { + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_BUSY; + + /* Process locked */ + __HAL_LOCK(hcryp); + + /* Get CRYP parameters */ + pConf->DataType = hcryp->Init.DataType; + pConf->pKey = hcryp->Init.pKey; + pConf->Algorithm = hcryp->Init.Algorithm; + pConf->KeySize = hcryp->Init.KeySize ; + pConf->pInitVect = hcryp->Init.pInitVect; + pConf->Header = hcryp->Init.Header ; + pConf->HeaderSize = hcryp->Init.HeaderSize; + pConf->B0 = hcryp->Init.B0; + pConf->DataWidthUnit = hcryp->Init.DataWidthUnit; + + /* Process Unlocked */ + __HAL_UNLOCK(hcryp); + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Return function status */ + return HAL_OK; + } + else + { + /* Process Unlocked */ + __HAL_UNLOCK(hcryp); + + /* Busy error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY; + return HAL_ERROR; + } +} +/** + * @brief Initializes the CRYP MSP. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @retval None + */ +__weak void HAL_CRYP_MspInit(CRYP_HandleTypeDef *hcryp) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hcryp); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_CRYP_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes CRYP MSP. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @retval None + */ +__weak void HAL_CRYP_MspDeInit(CRYP_HandleTypeDef *hcryp) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hcryp); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_CRYP_MspDeInit could be implemented in the user file + */ +} + +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) +/** + * @brief Register a User CRYP Callback + * To be used instead of the weak predefined callback + * @param hcryp cryp handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_CRYP_INPUT_COMPLETE_CB_ID Input FIFO transfer completed callback ID + * @arg @ref HAL_CRYP_OUTPUT_COMPLETE_CB_ID Output FIFO transfer completed callback ID + * @arg @ref HAL_CRYP_ERROR_CB_ID Error callback ID + * @arg @ref HAL_CRYP_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_CRYP_MSPDEINIT_CB_ID MspDeInit callback ID + * @param pCallback pointer to the Callback function + * @retval status + */ +HAL_StatusTypeDef HAL_CRYP_RegisterCallback(CRYP_HandleTypeDef *hcryp, HAL_CRYP_CallbackIDTypeDef CallbackID, pCRYP_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hcryp); + + if (hcryp->State == HAL_CRYP_STATE_READY) + { + switch (CallbackID) + { + case HAL_CRYP_INPUT_COMPLETE_CB_ID : + hcryp->InCpltCallback = pCallback; + break; + + case HAL_CRYP_OUTPUT_COMPLETE_CB_ID : + hcryp->OutCpltCallback = pCallback; + break; + + case HAL_CRYP_ERROR_CB_ID : + hcryp->ErrorCallback = pCallback; + break; + + case HAL_CRYP_MSPINIT_CB_ID : + hcryp->MspInitCallback = pCallback; + break; + + case HAL_CRYP_MSPDEINIT_CB_ID : + hcryp->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (hcryp->State == HAL_CRYP_STATE_RESET) + { + switch (CallbackID) + { + case HAL_CRYP_MSPINIT_CB_ID : + hcryp->MspInitCallback = pCallback; + break; + + case HAL_CRYP_MSPDEINIT_CB_ID : + hcryp->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hcryp); + + return status; +} + +/** + * @brief Unregister an CRYP Callback + * CRYP callback is redirected to the weak predefined callback + * @param hcryp cryp handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_CRYP_INPUT_COMPLETE_CB_ID Input FIFO transfer completed callback ID + * @arg @ref HAL_CRYP_OUTPUT_COMPLETE_CB_ID Output FIFO transfer completed callback ID + * @arg @ref HAL_CRYP_ERROR_CB_ID Error callback ID + * @arg @ref HAL_CRYP_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_CRYP_MSPDEINIT_CB_ID MspDeInit callback ID + * @retval status + */ +HAL_StatusTypeDef HAL_CRYP_UnRegisterCallback(CRYP_HandleTypeDef *hcryp, HAL_CRYP_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hcryp); + + if (hcryp->State == HAL_CRYP_STATE_READY) + { + switch (CallbackID) + { + case HAL_CRYP_INPUT_COMPLETE_CB_ID : + hcryp->InCpltCallback = HAL_CRYP_InCpltCallback; /* Legacy weak InCpltCallback */ + break; + + case HAL_CRYP_OUTPUT_COMPLETE_CB_ID : + hcryp->OutCpltCallback = HAL_CRYP_OutCpltCallback; /* Legacy weak OutCpltCallback */ + break; + + case HAL_CRYP_ERROR_CB_ID : + hcryp->ErrorCallback = HAL_CRYP_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_CRYP_MSPINIT_CB_ID : + hcryp->MspInitCallback = HAL_CRYP_MspInit; + break; + + case HAL_CRYP_MSPDEINIT_CB_ID : + hcryp->MspDeInitCallback = HAL_CRYP_MspDeInit; + break; + + default : + /* Update the error code */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (hcryp->State == HAL_CRYP_STATE_RESET) + { + switch (CallbackID) + { + case HAL_CRYP_MSPINIT_CB_ID : + hcryp->MspInitCallback = HAL_CRYP_MspInit; + break; + + case HAL_CRYP_MSPDEINIT_CB_ID : + hcryp->MspDeInitCallback = HAL_CRYP_MspDeInit; + break; + + default : + /* Update the error code */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_INVALID_CALLBACK;; + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hcryp); + + return status; +} +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) +/** + * @brief Request CRYP processing suspension when in interruption mode. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module. + * @note Set the handle field SuspendRequest to the appropriate value so that + * the on-going CRYP processing is suspended as soon as the required + * conditions are met. + * @note HAL_CRYP_ProcessSuspend() can only be invoked when the processing is done + * in non-blocking interrupt mode. + * @note It is advised not to suspend the CRYP processing when the DMA controller + * is managing the data transfer. + * @retval None + */ +void HAL_CRYP_ProcessSuspend(CRYP_HandleTypeDef *hcryp) +{ + /* Set Handle SuspendRequest field */ + hcryp->SuspendRequest = HAL_CRYP_SUSPEND; +} + + + +/** + * @brief CRYP processing suspension and peripheral internal parameters storage. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @note peripheral internal parameters are stored to be readily available when + * suspended processing is resumed later on. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRYP_Suspend(CRYP_HandleTypeDef *hcryp) +{ + HAL_CRYP_STATETypeDef state; + + /* Request suspension */ + HAL_CRYP_ProcessSuspend(hcryp); + + do + { + state = HAL_CRYP_GetState(hcryp); + } while ((state != HAL_CRYP_STATE_SUSPENDED) && (state != HAL_CRYP_STATE_READY)); + + if (HAL_CRYP_GetState(hcryp) == HAL_CRYP_STATE_READY) + { + /* Processing was already over or was about to end. No suspension done */ + return HAL_ERROR; + } + else + { + /* Suspend Processing */ + + /* If authentication algorithms on-going, carry out first saving steps + before disable the peripheral */ + if ((hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC) || \ + (hcryp->Init.Algorithm == CRYP_AES_CCM)) + { + /* Save Suspension registers */ + CRYP_Read_SuspendRegisters(hcryp, hcryp->SUSPxR_saved); + /* Save Key */ + CRYP_Read_KeyRegisters(hcryp, hcryp->Key_saved, hcryp->Init.KeySize); + /* Save IV */ + CRYP_Read_IVRegisters(hcryp, hcryp->IV_saved); + } + /* Disable AES */ + __HAL_CRYP_DISABLE(hcryp); + + /* Save low-priority block CRYP handle parameters */ + hcryp->Init_saved = hcryp->Init; + hcryp->pCrypInBuffPtr_saved = hcryp->pCrypInBuffPtr; + hcryp->pCrypOutBuffPtr_saved = hcryp->pCrypOutBuffPtr; + hcryp->CrypInCount_saved = hcryp->CrypInCount; + hcryp->CrypOutCount_saved = hcryp->CrypOutCount; + hcryp->Phase_saved = hcryp->Phase; + hcryp->State_saved = hcryp->State; + hcryp->Size_saved = ( (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD) ? (hcryp->Size /4U) : hcryp->Size); + hcryp->SizesSum_saved = hcryp->SizesSum; + hcryp->AutoKeyDerivation_saved = hcryp->AutoKeyDerivation; + hcryp->CrypHeaderCount_saved = hcryp->CrypHeaderCount; + hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE; + + if ((hcryp->Init.Algorithm == CRYP_AES_CBC) || \ + (hcryp->Init.Algorithm == CRYP_AES_CTR)) + { + /* Save Initialisation Vector registers */ + CRYP_Read_IVRegisters(hcryp, hcryp->IV_saved); + } + + /* Save Control register */ + hcryp->CR_saved = hcryp->Instance->CR; + + } + return HAL_OK; +} + + +/** + * @brief CRYP processing resumption. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @note Processing restarts at the exact point where it was suspended, based + * on the parameters saved at suspension time. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRYP_Resume(CRYP_HandleTypeDef *hcryp) +{ + /* Check the CRYP handle allocation */ + if (hcryp == NULL) + { + return HAL_ERROR; + } + + if (hcryp->State_saved != HAL_CRYP_STATE_SUSPENDED) + { + /* CRYP was not suspended */ + return HAL_ERROR; + } + else + { + + /* Restore low-priority block CRYP handle parameters */ + hcryp->Init = hcryp->Init_saved; + hcryp->State = hcryp->State_saved; + + /* Chaining algorithms case */ + if ((hcryp->Init_saved.Algorithm == CRYP_AES_ECB) || \ + (hcryp->Init_saved.Algorithm == CRYP_AES_CBC) || \ + (hcryp->Init_saved.Algorithm == CRYP_AES_CTR)) + { + /* Restore low-priority block CRYP handle parameters */ + hcryp->AutoKeyDerivation = hcryp->AutoKeyDerivation_saved; + + if ((hcryp->Init.Algorithm == CRYP_AES_CBC) || \ + (hcryp->Init.Algorithm == CRYP_AES_CTR)) + { + hcryp->Init.pInitVect = hcryp->IV_saved; + } + __HAL_CRYP_DISABLE(hcryp); + (void) HAL_CRYP_Init(hcryp); + } + else /* Authentication algorithms case */ + { + /* Restore low-priority block CRYP handle parameters */ + hcryp->Phase = hcryp->Phase_saved; + hcryp->CrypHeaderCount = hcryp->CrypHeaderCount_saved; + hcryp->SizesSum = hcryp->SizesSum_saved; + + /* Disable AES and write-back SUSPxR registers */; + __HAL_CRYP_DISABLE(hcryp); + /* Restore AES Suspend Registers */ + CRYP_Write_SuspendRegisters(hcryp, hcryp->SUSPxR_saved); + /* Restore Control, Key and IV Registers, then enable AES */ + hcryp->Instance->CR = hcryp->CR_saved; + CRYP_Write_KeyRegisters(hcryp, hcryp->Key_saved, hcryp->Init.KeySize); + CRYP_Write_IVRegisters(hcryp, hcryp->IV_saved); + + /* At the same time, set handle state back to READY to be able to resume the AES calculations + without the processing APIs returning HAL_BUSY when called. */ + hcryp->State = HAL_CRYP_STATE_READY; + } + + + /* Resume low-priority block processing under IT */ + hcryp->ResumingFlag = 1U; + if (READ_BIT(hcryp->CR_saved, AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT) + { + if (HAL_CRYP_Encrypt_IT(hcryp, hcryp->pCrypInBuffPtr_saved, hcryp->Size_saved, hcryp->pCrypOutBuffPtr_saved) != HAL_OK) + { + return HAL_ERROR; + } + } + else + { + if (HAL_CRYP_Decrypt_IT(hcryp, hcryp->pCrypInBuffPtr_saved, hcryp->Size_saved, hcryp->pCrypOutBuffPtr_saved) != HAL_OK) + { + return HAL_ERROR; + } + } + } + return HAL_OK; +} +#endif /* defined (USE_HAL_CRYP_SUSPEND_RESUME) */ + +/** + * @} + */ + +/** @defgroup CRYP_Exported_Functions_Group2 Encryption Decryption functions + * @brief Encryption Decryption functions. + * +@verbatim + ============================================================================== + ##### Encrypt Decrypt functions ##### + ============================================================================== + [..] This section provides API allowing to Encrypt/Decrypt Data following + Standard DES/TDES or AES, and Algorithm configured by the user: + (+) Standard DES/TDES only supported by CRYP1 peripheral, below list of Algorithm supported : + - Electronic Code Book(ECB) + - Cipher Block Chaining (CBC) + (+) Standard AES supported by CRYP1 peripheral & TinyAES, list of Algorithm supported: + - Electronic Code Book(ECB) + - Cipher Block Chaining (CBC) + - Counter mode (CTR) + - Cipher Block Chaining (CBC) + - Counter mode (CTR) + - Galois/counter mode (GCM) + - Counter with Cipher Block Chaining-Message(CCM) + [..] Three processing functions are available: + (+) Polling mode : HAL_CRYP_Encrypt & HAL_CRYP_Decrypt + (+) Interrupt mode : HAL_CRYP_Encrypt_IT & HAL_CRYP_Decrypt_IT + (+) DMA mode : HAL_CRYP_Encrypt_DMA & HAL_CRYP_Decrypt_DMA + +@endverbatim + * @{ + */ + +/* GCM message structure additional details + + ICB + +-------------------------------------------------------+ + | Initialization vector (IV) | Counter | + |----------------|----------------|-----------|---------| + 127 95 63 31 0 + + + Bit Number Register Contents + ---------- --------------- ----------- + 127 ...96 CRYP_IV1R[31:0] ICB[127:96] + 95 ...64 CRYP_IV1L[31:0] B0[95:64] + 63 ... 32 CRYP_IV0R[31:0] ICB[63:32] + 31 ... 0 CRYP_IV0L[31:0] ICB[31:0], where 32-bit counter= 0x2 + + + + GCM last block definition + +-------------------------------------------------------------------+ + | Bit[0] | Bit[32] | Bit[64] | Bit[96] | + |-----------|--------------------|-----------|----------------------| + | 0x0 | Header length[31:0]| 0x0 | Payload length[31:0] | + |-----------|--------------------|-----------|----------------------| + +*/ + +/* CCM message blocks description + + (##) B0 block : According to NIST Special Publication 800-38C, + The first block B0 is formatted as follows, where l(m) is encoded in + most-significant-byte first order: + + Octet Number Contents + ------------ --------- + 0 Flags + 1 ... 15-q Nonce N + 16-q ... 15 Q + + the Flags field is formatted as follows: + + Bit Number Contents + ---------- ---------------------- + 7 Reserved (always zero) + 6 Adata + 5 ... 3 (t-2)/2 + 2 ... 0 [q-1]3 + + - Q: a bit string representation of the octet length of P (plaintext) + - q The octet length of the binary representation of the octet length of the payload + - A nonce (N), n The octet length of the where n+q=15. + - Flags: most significant octet containing four flags for control information, + - t The octet length of the MAC. + (##) B1 block (header) : associated data length(a) concatenated with Associated Data (A) + the associated data length expressed in bytes (a) defined as below: + - If 0 < a < 216-28, then it is encoded as [a]16, i.e. two octets + - If 216-28 < a < 232, then it is encoded as 0xff || 0xfe || [a]32, i.e. six octets + - If 232 < a < 264, then it is encoded as 0xff || 0xff || [a]64, i.e. ten octets + (##) CTRx block : control blocks + - Generation of CTR1 from first block B0 information : + equal to B0 with first 5 bits zeroed and most significant bits storing octet + length of P also zeroed, then incremented by one + + Bit Number Register Contents + ---------- --------------- ----------- + 127 ...96 CRYP_IV1R[31:0] B0[127:96], where Q length bits are set to 0, except for + bit 0 that is set to 1 + 95 ...64 CRYP_IV1L[31:0] B0[95:64] + 63 ... 32 CRYP_IV0R[31:0] B0[63:32] + 31 ... 0 CRYP_IV0L[31:0] B0[31:0], where flag bits set to 0 + + - Generation of CTR0: same as CTR1 with bit[0] set to zero. + +*/ + +/** + * @brief Encryption mode. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @param Input Pointer to the input buffer (plaintext) + * @param Size Length of the plaintext buffer in word. + * @param Output Pointer to the output buffer(ciphertext) + * @param Timeout Specify Timeout value + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output, uint32_t Timeout) +{ + uint32_t algo; + HAL_StatusTypeDef status; +#ifdef USE_FULL_ASSERT + uint32_t algo_assert = (hcryp->Instance->CR) & AES_CR_CHMOD; + + /* Check input buffer size */ + assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size)); +#endif + + if (hcryp->State == HAL_CRYP_STATE_READY) + { + /* Change state Busy */ + hcryp->State = HAL_CRYP_STATE_BUSY; + + /* Process locked */ + __HAL_LOCK(hcryp); + + /* Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/ + hcryp->CrypInCount = 0U; + hcryp->CrypOutCount = 0U; + hcryp->pCrypInBuffPtr = Input; + hcryp->pCrypOutBuffPtr = Output; + + /* Calculate Size parameter in Byte*/ + if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD) + { + hcryp->Size = Size * 4U; + } + else + { + hcryp->Size = Size; + } + + /* Set the operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT); + + /* algo get algorithm selected */ + algo = hcryp->Instance->CR & AES_CR_CHMOD; + + switch (algo) + { + + case CRYP_AES_ECB: + case CRYP_AES_CBC: + case CRYP_AES_CTR: + + /* AES encryption */ + status = CRYP_AES_Encrypt(hcryp, Timeout); + break; + + case CRYP_AES_GCM_GMAC: + + /* AES GCM encryption */ + status = CRYP_AESGCM_Process(hcryp, Timeout) ; + break; + + case CRYP_AES_CCM: + + /* AES CCM encryption */ + status = CRYP_AESCCM_Process(hcryp, Timeout); + break; + + default: + hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED; + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Change the CRYP peripheral state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + } + } + else + { + /* Busy error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY; + status = HAL_ERROR; + } + + /* Return function status */ + return status; +} + +/** + * @brief Decryption mode. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @param Input Pointer to the input buffer (ciphertext ) + * @param Size Length of the plaintext buffer in word. + * @param Output Pointer to the output buffer(plaintext) + * @param Timeout Specify Timeout value + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output, uint32_t Timeout) +{ + HAL_StatusTypeDef status; + uint32_t algo; +#ifdef USE_FULL_ASSERT + uint32_t algo_assert = (hcryp->Instance->CR) & AES_CR_CHMOD; + + /* Check input buffer size */ + assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size)); +#endif + + if (hcryp->State == HAL_CRYP_STATE_READY) + { + /* Change state Busy */ + hcryp->State = HAL_CRYP_STATE_BUSY; + + /* Process locked */ + __HAL_LOCK(hcryp); + + /* Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/ + hcryp->CrypInCount = 0U; + hcryp->CrypOutCount = 0U; + hcryp->pCrypInBuffPtr = Input; + hcryp->pCrypOutBuffPtr = Output; + + /* Calculate Size parameter in Byte*/ + if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD) + { + hcryp->Size = Size * 4U; + } + else + { + hcryp->Size = Size; + } + + /* Set Decryption operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT); + + /* algo get algorithm selected */ + algo = hcryp->Instance->CR & AES_CR_CHMOD; + + switch (algo) + { + + case CRYP_AES_ECB: + case CRYP_AES_CBC: + case CRYP_AES_CTR: + + /* AES decryption */ + status = CRYP_AES_Decrypt(hcryp, Timeout); + break; + + case CRYP_AES_GCM_GMAC: + + /* AES GCM decryption */ + status = CRYP_AESGCM_Process(hcryp, Timeout) ; + break; + + case CRYP_AES_CCM: + + /* AES CCM decryption */ + status = CRYP_AESCCM_Process(hcryp, Timeout); + break; + + default: + hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED; + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + /* Change the CRYP peripheral state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + } + } + else + { + /* Busy error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY; + status = HAL_ERROR; + } + + /* Return function status */ + return status; +} + +/** + * @brief Encryption in interrupt mode. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @param Input Pointer to the input buffer (plaintext) + * @param Size Length of the plaintext buffer in word + * @param Output Pointer to the output buffer(ciphertext) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRYP_Encrypt_IT(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output) +{ + HAL_StatusTypeDef status; + uint32_t algo; +#ifdef USE_FULL_ASSERT + uint32_t algo_assert = (hcryp->Instance->CR) & AES_CR_CHMOD; + + /* Check input buffer size */ + assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size)); +#endif + + if (hcryp->State == HAL_CRYP_STATE_READY) + { + /* Change state Busy */ + hcryp->State = HAL_CRYP_STATE_BUSY; + + /* Process locked */ + __HAL_LOCK(hcryp); + + /* Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/ +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) + if (hcryp->ResumingFlag == 1U) + { + hcryp->ResumingFlag = 0U; + if (hcryp->Phase != CRYP_PHASE_HEADER_SUSPENDED) + { + hcryp->CrypInCount = (uint16_t) hcryp->CrypInCount_saved; + hcryp->CrypOutCount = (uint16_t) hcryp->CrypOutCount_saved; + } + else + { + hcryp->CrypInCount = 0U; + hcryp->CrypOutCount = 0U; + } + } + else +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ + { + hcryp->CrypInCount = 0U; + hcryp->CrypOutCount = 0U; + } + + hcryp->pCrypInBuffPtr = Input; + hcryp->pCrypOutBuffPtr = Output; + + /* Calculate Size parameter in Byte*/ + if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD) + { + hcryp->Size = Size * 4U; + } + else + { + hcryp->Size = Size; + } + + /* Set encryption operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT); + + /* algo get algorithm selected */ + algo = hcryp->Instance->CR & AES_CR_CHMOD; + + switch (algo) + { + + case CRYP_AES_ECB: + case CRYP_AES_CBC: + case CRYP_AES_CTR: + + /* AES encryption */ + status = CRYP_AES_Encrypt_IT(hcryp); + break; + + case CRYP_AES_GCM_GMAC: + + /* AES GCM encryption */ + status = CRYP_AESGCM_Process_IT(hcryp) ; + break; + + case CRYP_AES_CCM: + + /* AES CCM encryption */ + status = CRYP_AESCCM_Process_IT(hcryp); + break; + + default: + hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED; + status = HAL_ERROR; + break; + } + } + else + { + /* Busy error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY; + status = HAL_ERROR; + } + + /* Return function status */ + return status; +} + +/** + * @brief Decryption in interrupt mode. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @param Input Pointer to the input buffer (ciphertext ) + * @param Size Length of the plaintext buffer in word. + * @param Output Pointer to the output buffer(plaintext) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRYP_Decrypt_IT(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output) +{ + HAL_StatusTypeDef status; + uint32_t algo; +#ifdef USE_FULL_ASSERT + uint32_t algo_assert = (hcryp->Instance->CR) & AES_CR_CHMOD; + + /* Check input buffer size */ + assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size)); +#endif + + if (hcryp->State == HAL_CRYP_STATE_READY) + { + /* Change state Busy */ + hcryp->State = HAL_CRYP_STATE_BUSY; + + /* Process locked */ + __HAL_LOCK(hcryp); + + /* Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/ +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) + if (hcryp->ResumingFlag == 1U) + { + hcryp->ResumingFlag = 0U; + if (hcryp->Phase != CRYP_PHASE_HEADER_SUSPENDED) + { + hcryp->CrypInCount = (uint16_t) hcryp->CrypInCount_saved; + hcryp->CrypOutCount = (uint16_t) hcryp->CrypOutCount_saved; + } + else + { + hcryp->CrypInCount = 0U; + hcryp->CrypOutCount = 0U; + } + } + else +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ + { + hcryp->CrypInCount = 0U; + hcryp->CrypOutCount = 0U; + } + hcryp->pCrypInBuffPtr = Input; + hcryp->pCrypOutBuffPtr = Output; + + /* Calculate Size parameter in Byte*/ + if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD) + { + hcryp->Size = Size * 4U; + } + else + { + hcryp->Size = Size; + } + + /* Set decryption operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT); + + /* algo get algorithm selected */ + algo = hcryp->Instance->CR & AES_CR_CHMOD; + + switch (algo) + { + + case CRYP_AES_ECB: + case CRYP_AES_CBC: + case CRYP_AES_CTR: + + /* AES decryption */ + status = CRYP_AES_Decrypt_IT(hcryp); + break; + + case CRYP_AES_GCM_GMAC: + + /* AES GCM decryption */ + status = CRYP_AESGCM_Process_IT(hcryp) ; + break; + + case CRYP_AES_CCM: + + /* AES CCM decryption */ + status = CRYP_AESCCM_Process_IT(hcryp); + break; + + default: + hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED; + status = HAL_ERROR; + break; + } + } + else + { + /* Busy error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY; + status = HAL_ERROR; + } + + /* Return function status */ + return status; +} + +/** + * @brief Encryption in DMA mode. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @param Input Pointer to the input buffer (plaintext) + * @param Size Length of the plaintext buffer in word. + * @param Output Pointer to the output buffer(ciphertext) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRYP_Encrypt_DMA(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output) +{ + HAL_StatusTypeDef status; + uint32_t algo; + uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */ +#ifdef USE_FULL_ASSERT + uint32_t algo_assert = (hcryp->Instance->CR) & AES_CR_CHMOD; + + /* Check input buffer size */ + assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size)); +#endif + + if (hcryp->State == HAL_CRYP_STATE_READY) + { + /* Change state Busy */ + hcryp->State = HAL_CRYP_STATE_BUSY; + + /* Process locked */ + __HAL_LOCK(hcryp); + + /* Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/ + hcryp->CrypInCount = 0U; + hcryp->CrypOutCount = 0U; + hcryp->pCrypInBuffPtr = Input; + hcryp->pCrypOutBuffPtr = Output; + + /* Calculate Size parameter in Byte*/ + if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD) + { + hcryp->Size = Size * 4U; + } + else + { + hcryp->Size = Size; + } + + /* Set encryption operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT); + + /* algo get algorithm selected */ + algo = hcryp->Instance->CR & AES_CR_CHMOD; + + switch (algo) + { + + case CRYP_AES_ECB: + case CRYP_AES_CBC: + case CRYP_AES_CTR: + + if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) + { + if (hcryp->KeyIVConfig == 1U) + { + /* If the Key and IV configuration has to be done only once + and if it has already been done, skip it */ + DoKeyIVConfig = 0U; + } + else + { + /* If the Key and IV configuration has to be done only once + and if it has not been done already, do it and set KeyIVConfig + to keep track it won't have to be done again next time */ + hcryp->KeyIVConfig = 1U; + } + } + + if (DoKeyIVConfig == 1U) + { + /* Set the Key*/ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + /* Set the Initialization Vector*/ + if (hcryp->Init.Algorithm != CRYP_AES_ECB) + { + hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect); + hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U); + hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U); + hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U); + } + } /* if (DoKeyIVConfig == 1U) */ + + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + + /* Start DMA process transfer for AES */ + CRYP_SetDMAConfig(hcryp, (uint32_t)(hcryp->pCrypInBuffPtr), (hcryp->Size / 4U), (uint32_t)(hcryp->pCrypOutBuffPtr)); + status = HAL_OK; + break; + + case CRYP_AES_GCM_GMAC: + + /* AES GCM encryption */ + status = CRYP_AESGCM_Process_DMA(hcryp) ; + break; + + case CRYP_AES_CCM: + + /* AES CCM encryption */ + status = CRYP_AESCCM_Process_DMA(hcryp); + break; + + default: + hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED; + status = HAL_ERROR; + break; + } + } + else + { + /* Busy error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY; + status = HAL_ERROR; + } + + /* Return function status */ + return status; +} + +/** + * @brief Decryption in DMA mode. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @param Input Pointer to the input buffer (ciphertext ) + * @param Size Length of the plaintext buffer in word + * @param Output Pointer to the output buffer(plaintext) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRYP_Decrypt_DMA(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output) +{ + HAL_StatusTypeDef status; + uint32_t algo; +#ifdef USE_FULL_ASSERT + uint32_t algo_assert = (hcryp->Instance->CR) & AES_CR_CHMOD; + + /* Check input buffer size */ + assert_param(IS_CRYP_BUFFERSIZE(algo_assert, hcryp->Init.DataWidthUnit, Size)); +#endif + + if (hcryp->State == HAL_CRYP_STATE_READY) + { + + /* Change state Busy */ + hcryp->State = HAL_CRYP_STATE_BUSY; + + /* Process locked */ + __HAL_LOCK(hcryp); + + /* Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr, pCrypOutBuffPtr and Size parameters*/ + hcryp->CrypInCount = 0U; + hcryp->CrypOutCount = 0U; + hcryp->pCrypInBuffPtr = Input; + hcryp->pCrypOutBuffPtr = Output; + + /* Calculate Size parameter in Byte*/ + if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD) + { + hcryp->Size = Size * 4U; + } + else + { + hcryp->Size = Size; + } + + /* Set decryption operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT); + + /* algo get algorithm selected */ + algo = hcryp->Instance->CR & AES_CR_CHMOD; + + switch (algo) + { + + case CRYP_AES_ECB: + case CRYP_AES_CBC: + case CRYP_AES_CTR: + + /* AES decryption */ + status = CRYP_AES_Decrypt_DMA(hcryp); + break; + + case CRYP_AES_GCM_GMAC: + + /* AES GCM decryption */ + status = CRYP_AESGCM_Process_DMA(hcryp) ; + break; + + case CRYP_AES_CCM: + + /* AES CCM decryption */ + status = CRYP_AESCCM_Process_DMA(hcryp); + break; + + default: + hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED; + status = HAL_ERROR; + break; + } + } + else + { + /* Busy error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY; + status = HAL_ERROR; + } + /* Return function status */ + return status; +} + +/** + * @} + */ + +/** @defgroup CRYP_Exported_Functions_Group3 CRYP IRQ handler management + * @brief CRYP IRQ handler. + * +@verbatim + ============================================================================== + ##### CRYP IRQ handler management ##### + ============================================================================== +[..] This section provides CRYP IRQ handler and callback functions. + (+) HAL_CRYP_IRQHandler CRYP interrupt request + (+) HAL_CRYP_InCpltCallback input data transfer complete callback + (+) HAL_CRYP_OutCpltCallback output data transfer complete callback + (+) HAL_CRYP_ErrorCallback CRYP error callback + (+) HAL_CRYP_GetState return the CRYP state + (+) HAL_CRYP_GetError return the CRYP error code +@endverbatim + * @{ + */ + +/** + * @brief This function handles cryptographic interrupt request. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @retval None + */ +void HAL_CRYP_IRQHandler(CRYP_HandleTypeDef *hcryp) +{ + + /* Check if error occurred */ + if (__HAL_CRYP_GET_IT_SOURCE(hcryp,CRYP_IT_ERRIE) != RESET) + { + /* If write Error occurred */ + if (__HAL_CRYP_GET_FLAG(hcryp,CRYP_IT_WRERR) != RESET) + { + hcryp->ErrorCode |= HAL_CRYP_ERROR_WRITE; + } + /* If read Error occurred */ + if (__HAL_CRYP_GET_FLAG(hcryp,CRYP_IT_RDERR) != RESET) + { + hcryp->ErrorCode |= HAL_CRYP_ERROR_READ; + } + } + + if (__HAL_CRYP_GET_FLAG(hcryp, CRYP_IT_CCF) != RESET) + { + if(__HAL_CRYP_GET_IT_SOURCE(hcryp, CRYP_IT_CCFIE) != RESET) + { + /* Clear computation complete flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + if (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC) + { + + /* if header phase */ + if ((hcryp->Instance->CR & CRYP_PHASE_HEADER) == CRYP_PHASE_HEADER) + { + CRYP_GCMCCM_SetHeaderPhase_IT(hcryp); + } + else /* if payload phase */ + { + CRYP_GCMCCM_SetPayloadPhase_IT(hcryp); + } + } + else if (hcryp->Init.Algorithm == CRYP_AES_CCM) + { + /* if header phase */ + if (hcryp->Init.HeaderSize >= hcryp->CrypHeaderCount) + { + CRYP_GCMCCM_SetHeaderPhase_IT(hcryp); + } + else /* if payload phase */ + { + CRYP_GCMCCM_SetPayloadPhase_IT(hcryp); + } + } + else /* AES Algorithm ECB,CBC or CTR*/ + { + CRYP_AES_IT(hcryp); + } + } +} +} + +/** + * @brief Return the CRYP error code. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for the CRYP peripheral + * @retval CRYP error code + */ +uint32_t HAL_CRYP_GetError(CRYP_HandleTypeDef *hcryp) +{ + return hcryp->ErrorCode; +} + +/** + * @brief Returns the CRYP state. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module. + * @retval HAL state + */ +HAL_CRYP_STATETypeDef HAL_CRYP_GetState(CRYP_HandleTypeDef *hcryp) +{ + return hcryp->State; +} + +/** + * @brief Input FIFO transfer completed callback. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module. + * @retval None + */ +__weak void HAL_CRYP_InCpltCallback(CRYP_HandleTypeDef *hcryp) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hcryp); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_CRYP_InCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Output FIFO transfer completed callback. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module. + * @retval None + */ +__weak void HAL_CRYP_OutCpltCallback(CRYP_HandleTypeDef *hcryp) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hcryp); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_CRYP_OutCpltCallback could be implemented in the user file + */ +} + +/** + * @brief CRYP error callback. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module. + * @retval None + */ +__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hcryp); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_CRYP_ErrorCallback could be implemented in the user file + */ +} +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @addtogroup CRYP_Private_Functions + * @{ + */ + +/** + * @brief Encryption in ECB/CBC & CTR Algorithm with AES Standard + * @param hcryp pointer to a CRYP_HandleTypeDef structure + * @param Timeout specify Timeout value + * @retval HAL status + */ +static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout) +{ + uint16_t incount; /* Temporary CrypInCount Value */ + uint16_t outcount; /* Temporary CrypOutCount Value */ + uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */ + + if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) + { + if (hcryp->KeyIVConfig == 1U) + { + /* If the Key and IV configuration has to be done only once + and if it has already been done, skip it */ + DoKeyIVConfig = 0U; + } + else + { + /* If the Key and IV configuration has to be done only once + and if it has not been done already, do it and set KeyIVConfig + to keep track it won't have to be done again next time */ + hcryp->KeyIVConfig = 1U; + } + } + + if (DoKeyIVConfig == 1U) + { + /* Set the Key*/ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + if (hcryp->Init.Algorithm != CRYP_AES_ECB) + { + /* Set the Initialization Vector*/ + hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect); + hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U); + hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U); + hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U); + } + } /* if (DoKeyIVConfig == 1U) */ + + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + + /* Enable CRYP */ + __HAL_CRYP_ENABLE(hcryp); + + incount = hcryp->CrypInCount; + outcount = hcryp->CrypOutCount; + while ((incount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U))) + { + /* Write plain Ddta and get cipher data */ + CRYP_AES_ProcessData(hcryp, Timeout); + incount = hcryp->CrypInCount; + outcount = hcryp->CrypOutCount; + } + + /* Disable CRYP */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Encryption in ECB/CBC & CTR mode with AES Standard using interrupt mode + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @retval HAL status + */ +static HAL_StatusTypeDef CRYP_AES_Encrypt_IT(CRYP_HandleTypeDef *hcryp) +{ + uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */ + + if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) + { + if (hcryp->KeyIVConfig == 1U) + { + /* If the Key and IV configuration has to be done only once + and if it has already been done, skip it */ + DoKeyIVConfig = 0U; + } + else + { + /* If the Key and IV configuration has to be done only once + and if it has not been done already, do it and set KeyIVConfig + to keep track it won't have to be done again next time */ + hcryp->KeyIVConfig = 1U; + } + } + + if (DoKeyIVConfig == 1U) + { + /* Set the Key*/ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + if (hcryp->Init.Algorithm != CRYP_AES_ECB) + { + /* Set the Initialization Vector*/ + hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect); + hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U); + hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U); + hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U); + } + } /* if (DoKeyIVConfig == 1U) */ + + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + + if (hcryp->Size != 0U) + { + + /* Enable computation complete flag and error interrupts */ + __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE); + + /* Enable CRYP */ + __HAL_CRYP_ENABLE(hcryp); + + /* Write the input block in the IN FIFO */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + } + else + { + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Decryption in ECB/CBC & CTR mode with AES Standard + * @param hcryp pointer to a CRYP_HandleTypeDef structure + * @param Timeout Specify Timeout value + * @retval HAL status +*/ +static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout) +{ + uint16_t incount; /* Temporary CrypInCount Value */ + uint16_t outcount; /* Temporary CrypOutCount Value */ + uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */ + + if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) + { + if (hcryp->KeyIVConfig == 1U) + { + /* If the Key and IV configuration has to be done only once + and if it has already been done, skip it */ + DoKeyIVConfig = 0U; + } + else + { + /* If the Key and IV configuration has to be done only once + and if it has not been done already, do it and set KeyIVConfig + to keep track it won't have to be done again next time */ + hcryp->KeyIVConfig = 1U; + } + } + + if (DoKeyIVConfig == 1U) + { + /* Key preparation for ECB/CBC */ + if (hcryp->Init.Algorithm != CRYP_AES_CTR) /*ECB or CBC*/ + { + if (hcryp->AutoKeyDerivation == DISABLE)/*Mode 2 Key preparation*/ + { + /* Set key preparation for decryption operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION); + + /* Set the Key*/ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + /* Enable CRYP */ + __HAL_CRYP_ENABLE(hcryp); + + /* Wait for CCF flag to be raised */ + if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state & error code*/ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + /* Clear CCF Flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /* Return to decryption operating mode(Mode 3)*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT); + } + else /*Mode 4 : decryption & Key preparation*/ + { + /* Set the Key*/ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + /* Set decryption & Key preparation operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT); + } + } + else /*Algorithm CTR */ + { + /* Set the Key*/ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + } + + /* Set IV */ + if (hcryp->Init.Algorithm != CRYP_AES_ECB) + { + /* Set the Initialization Vector*/ + hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect); + hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U); + hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U); + hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U); + } + } /* if (DoKeyIVConfig == 1U) */ + + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + + /* Enable CRYP */ + __HAL_CRYP_ENABLE(hcryp); + + incount = hcryp->CrypInCount; + outcount = hcryp->CrypOutCount; + while ((incount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U))) + { + /* Write plain data and get cipher data */ + CRYP_AES_ProcessData(hcryp, Timeout); + incount = hcryp->CrypInCount; + outcount = hcryp->CrypOutCount; + } + + /* Disable CRYP */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Return function status */ + return HAL_OK; +} +/** + * @brief Decryption in ECB/CBC & CTR mode with AES Standard using interrupt mode + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @retval HAL status + */ +static HAL_StatusTypeDef CRYP_AES_Decrypt_IT(CRYP_HandleTypeDef *hcryp) +{ + __IO uint32_t count = 0U; + uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */ + + if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) + { + if (hcryp->KeyIVConfig == 1U) + { + /* If the Key and IV configuration has to be done only once + and if it has already been done, skip it */ + DoKeyIVConfig = 0U; + } + else + { + /* If the Key and IV configuration has to be done only once + and if it has not been done already, do it and set KeyIVConfig + to keep track it won't have to be done again next time */ + hcryp->KeyIVConfig = 1U; + } + } + + if (DoKeyIVConfig == 1U) + { + /* Key preparation for ECB/CBC */ + if (hcryp->Init.Algorithm != CRYP_AES_CTR) + { + if (hcryp->AutoKeyDerivation == DISABLE)/*Mode 2 Key preparation*/ + { + /* Set key preparation for decryption operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION); + + /* Set the Key*/ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + /* Enable CRYP */ + __HAL_CRYP_ENABLE(hcryp); + + /* Wait for CCF flag to be raised */ + count = CRYP_TIMEOUT_KEYPREPARATION; + do + { + count-- ; + if (count == 0U) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + } + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)); + + /* Clear CCF Flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /* Return to decryption operating mode(Mode 3)*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT); + } + else /*Mode 4 : decryption & key preparation*/ + { + /* Set the Key*/ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + /* Set decryption & key preparation operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT); + } + } + else /*Algorithm CTR */ + { + /* Set the Key*/ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + } + + /* Set IV */ + if (hcryp->Init.Algorithm != CRYP_AES_ECB) + { + /* Set the Initialization Vector*/ + hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect); + hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U); + hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U); + hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U); + } + } /* if (DoKeyIVConfig == 1U) */ + + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + if (hcryp->Size != 0U) + { + /* Enable computation complete flag and error interrupts */ + __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE); + + /* Enable CRYP */ + __HAL_CRYP_ENABLE(hcryp); + + /* Write the input block in the IN FIFO */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + } + else + { + /* Process locked */ + __HAL_UNLOCK(hcryp); + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + } + + /* Return function status */ + return HAL_OK; +} +/** + * @brief Decryption in ECB/CBC & CTR mode with AES Standard using DMA mode + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @retval HAL status + */ +static HAL_StatusTypeDef CRYP_AES_Decrypt_DMA(CRYP_HandleTypeDef *hcryp) +{ + __IO uint32_t count = 0U; + uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */ + + if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) + { + if (hcryp->KeyIVConfig == 1U) + { + /* If the Key and IV configuration has to be done only once + and if it has already been done, skip it */ + DoKeyIVConfig = 0U; + } + else + { + /* If the Key and IV configuration has to be done only once + and if it has not been done already, do it and set KeyIVConfig + to keep track it won't have to be done again next time */ + hcryp->KeyIVConfig = 1U; + } + } + + if (DoKeyIVConfig == 1U) + { + /* Key preparation for ECB/CBC */ + if (hcryp->Init.Algorithm != CRYP_AES_CTR) + { + if (hcryp->AutoKeyDerivation == DISABLE)/*Mode 2 key preparation*/ + { + /* Set key preparation for decryption operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION); + + /* Set the Key*/ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + /* Enable CRYP */ + __HAL_CRYP_ENABLE(hcryp); + + /* Wait for CCF flag to be raised */ + count = CRYP_TIMEOUT_KEYPREPARATION; + do + { + count-- ; + if (count == 0U) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + } + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)); + + /* Clear CCF Flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /* Return to decryption operating mode(Mode 3)*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_DECRYPT); + } + else /*Mode 4 : decryption & key preparation*/ + { + /* Set the Key*/ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + /* Set decryption & Key preparation operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT); + } + } + else /*Algorithm CTR */ + { + /* Set the Key*/ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + } + + if (hcryp->Init.Algorithm != CRYP_AES_ECB) + { + /* Set the Initialization Vector*/ + hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect); + hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U); + hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U); + hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U); + } + } /* if (DoKeyIVConfig == 1U) */ + + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + + if (hcryp->Size != 0U) + { + /* Set the input and output addresses and start DMA transfer */ + CRYP_SetDMAConfig(hcryp, (uint32_t)(hcryp->pCrypInBuffPtr), (hcryp->Size / 4U), (uint32_t)(hcryp->pCrypOutBuffPtr)); + } + else + { + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + } + + /* Return function status */ + return HAL_OK; +} + + +/** + * @brief DMA CRYP input data process complete callback. + * @param hdma DMA handle + * @retval None + */ +static void CRYP_DMAInCplt(DMA_HandleTypeDef *hdma) +{ + CRYP_HandleTypeDef *hcryp = (CRYP_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + /* Stop the DMA transfers to the IN FIFO by clearing to "0" the DMAINEN */ + CLEAR_BIT(hcryp->Instance->CR, AES_CR_DMAINEN); + + /* Call input data transfer complete callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered Input complete callback*/ + hcryp->InCpltCallback(hcryp); +#else + /*Call legacy weak Input complete callback*/ + HAL_CRYP_InCpltCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA CRYP output data process complete callback. + * @param hdma DMA handle + * @retval None + */ +static void CRYP_DMAOutCplt(DMA_HandleTypeDef *hdma) +{ + uint32_t count; + uint32_t npblb; + uint32_t lastwordsize; + uint32_t temp; /* Temporary CrypOutBuff */ + uint32_t mode; + + CRYP_HandleTypeDef *hcryp = (CRYP_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + /* Stop the DMA transfers to the OUT FIFO by clearing to "0" the DMAOUTEN */ + CLEAR_BIT(hcryp->Instance->CR, AES_CR_DMAOUTEN); + + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /* Last block transfer in case of GCM or CCM with Size not %16*/ + if (((hcryp->Size) % 16U) != 0U) + { + /* set CrypInCount and CrypOutCount to exact number of word already computed via DMA */ + hcryp->CrypInCount = (hcryp->Size / 16U) * 4U; + hcryp->CrypOutCount = hcryp->CrypInCount; + + /* Compute the number of padding bytes in last block of payload */ + npblb = ((((uint32_t)hcryp->Size / 16U) + 1U) * 16U) - ((uint32_t)hcryp->Size); + + mode = hcryp->Instance->CR & AES_CR_MODE; + if (((mode == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) || + ((mode == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM))) + { + /* Specify the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U); + } + + /* Number of valid words (lastwordsize) in last block */ + if ((npblb % 4U) == 0U) + { + lastwordsize = (16U - npblb) / 4U; + } + else + { + lastwordsize = ((16U - npblb) / 4U) + 1U; + } + + /* Last block optionally pad the data with zeros*/ + for (count = 0U; count < lastwordsize; count++) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + } + while (count < 4U) + { + /* Pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0x0U; + count++; + } + + /*Wait on CCF flag*/ + count = CRYP_TIMEOUT_GCMCCMHEADERPHASE; + do + { + count-- ; + if (count == 0U) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered error callback*/ + hcryp->ErrorCallback(hcryp); +#else + /*Call legacy weak error callback*/ + HAL_CRYP_ErrorCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + } + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)); + + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /*Read the output block from the output FIFO */ + for (count = 0U; count < 4U; count++) + { + /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer */ + temp = hcryp->Instance->DOUTR; + + *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp; + hcryp->CrypOutCount++; + } + } + + if (((hcryp->Init.Algorithm & CRYP_AES_GCM_GMAC) != CRYP_AES_GCM_GMAC) && ((hcryp->Init.Algorithm & CRYP_AES_CCM) != CRYP_AES_CCM)) + { + /* Disable CRYP (not allowed in GCM)*/ + __HAL_CRYP_DISABLE(hcryp); + } + + /* Change the CRYP state to ready */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + + /* Call output data transfer complete callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered Output complete callback*/ + hcryp->OutCpltCallback(hcryp); +#else + /*Call legacy weak Output complete callback*/ + HAL_CRYP_OutCpltCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA CRYP communication error callback. + * @param hdma DMA handle + * @retval None + */ +static void CRYP_DMAError(DMA_HandleTypeDef *hdma) +{ + CRYP_HandleTypeDef *hcryp = (CRYP_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + /* Change the CRYP peripheral state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* DMA error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_DMA; + + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /* Call error callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered error callback*/ + hcryp->ErrorCallback(hcryp); +#else + /*Call legacy weak error callback*/ + HAL_CRYP_ErrorCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ +} + +/** + * @brief Set the DMA configuration and start the DMA transfer + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @param inputaddr address of the input buffer + * @param Size size of the input buffer, must be a multiple of 16. + * @param outputaddr address of the output buffer + * @retval None + */ +static void CRYP_SetDMAConfig(CRYP_HandleTypeDef *hcryp, uint32_t inputaddr, uint16_t Size, uint32_t outputaddr) +{ + /* Set the CRYP DMA transfer complete callback */ + hcryp->hdmain->XferCpltCallback = CRYP_DMAInCplt; + + /* Set the DMA input error callback */ + hcryp->hdmain->XferErrorCallback = CRYP_DMAError; + + /* Set the CRYP DMA transfer complete callback */ + hcryp->hdmaout->XferCpltCallback = CRYP_DMAOutCplt; + + /* Set the DMA output error callback */ + hcryp->hdmaout->XferErrorCallback = CRYP_DMAError; + + if ((hcryp->Init.Algorithm & CRYP_AES_GCM_GMAC) != CRYP_AES_GCM_GMAC) + { + /* Enable CRYP (not allowed in GCM & CCM)*/ + __HAL_CRYP_ENABLE(hcryp); + } + + /* Enable the DMA input stream */ + if (HAL_DMA_Start_IT(hcryp->hdmain, inputaddr, (uint32_t)&hcryp->Instance->DINR, Size) != HAL_OK) + { + /* DMA error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_DMA; + + /* Call error callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered error callback*/ + hcryp->ErrorCallback(hcryp); +#else + /*Call legacy weak error callback*/ + HAL_CRYP_ErrorCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + /* Enable the DMA output stream */ + if (HAL_DMA_Start_IT(hcryp->hdmaout, (uint32_t)&hcryp->Instance->DOUTR, outputaddr, Size) != HAL_OK) + { + /* DMA error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_DMA; + + /* Call error callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered error callback*/ + hcryp->ErrorCallback(hcryp); +#else + /*Call legacy weak error callback*/ + HAL_CRYP_ErrorCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + /* Enable In and Out DMA requests */ + SET_BIT(hcryp->Instance->CR, (AES_CR_DMAINEN | AES_CR_DMAOUTEN)); +} + +/** + * @brief Process Data: Write Input data in polling mode and used in AES functions. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @param Timeout Specify Timeout value + * @retval None + */ +static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout) +{ + + uint32_t temp; /* Temporary CrypOutBuff */ + + /* Write the input block in the IN FIFO */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + + /* Wait for CCF flag to be raised */ + if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + /*Call registered error callback*/ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + hcryp->ErrorCallback(hcryp); +#else + /*Call legacy weak error callback*/ + HAL_CRYP_ErrorCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + + /* Clear CCF Flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer*/ + temp = hcryp->Instance->DOUTR; + *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp; + hcryp->CrypOutCount++; + temp = hcryp->Instance->DOUTR; + *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp; + hcryp->CrypOutCount++; + temp = hcryp->Instance->DOUTR; + *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp; + hcryp->CrypOutCount++; + temp = hcryp->Instance->DOUTR; + *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp; + hcryp->CrypOutCount++; + +} + +/** + * @brief Handle CRYP block input/output data handling under interruption. + * @note The function is called under interruption only, once + * interruptions have been enabled by HAL_CRYP_Encrypt_IT or HAL_CRYP_Decrypt_IT. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module. + * @retval HAL status + */ +static void CRYP_AES_IT(CRYP_HandleTypeDef *hcryp) +{ + uint32_t temp; /* Temporary CrypOutBuff */ + + if (hcryp->State == HAL_CRYP_STATE_BUSY) + { + /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer*/ + temp = hcryp->Instance->DOUTR; + *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp; + hcryp->CrypOutCount++; + temp = hcryp->Instance->DOUTR; + *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp; + hcryp->CrypOutCount++; + temp = hcryp->Instance->DOUTR; + *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp; + hcryp->CrypOutCount++; + temp = hcryp->Instance->DOUTR; + *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp; + hcryp->CrypOutCount++; + + if (hcryp->CrypOutCount == (hcryp->Size / 4U)) + { + /* Disable Computation Complete flag and errors interrupts */ + __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE); + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Disable CRYP */ + __HAL_CRYP_DISABLE(hcryp); + + /* Process Unlocked */ + __HAL_UNLOCK(hcryp); + + /* Call Output transfer complete callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered Output complete callback*/ + hcryp->OutCpltCallback(hcryp); +#else + /*Call legacy weak Output complete callback*/ + HAL_CRYP_OutCpltCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + else + { +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) + /* If suspension flag has been raised, suspend processing + only if not already at the end of the payload */ + if (hcryp->SuspendRequest == HAL_CRYP_SUSPEND) + { + /* Clear CCF Flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /* reset SuspendRequest */ + hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE; + /* Disable Computation Complete Flag and Errors Interrupts */ + __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE|CRYP_IT_ERRIE); + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_SUSPENDED; + /* Mark that the payload phase is suspended */ + hcryp->Phase = CRYP_PHASE_PAYLOAD_SUSPENDED; + + /* Process Unlocked */ + __HAL_UNLOCK(hcryp); + } + else +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ + { + /* Write the input block in the IN FIFO */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + + if (hcryp->CrypInCount == (hcryp->Size / 4U)) + { + /* Call Input transfer complete callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered Input complete callback*/ + hcryp->InCpltCallback(hcryp); +#else + /*Call legacy weak Input complete callback*/ + HAL_CRYP_InCpltCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + } + } + } + else + { + /* Busy error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY; +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered error callback*/ + hcryp->ErrorCallback(hcryp); +#else + /*Call legacy weak error callback*/ + HAL_CRYP_ErrorCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } +} + +/** + * @brief Writes Key in Key registers. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @param KeySize Size of Key + * @note If pKey is NULL, the Key registers are not written. This configuration + * occurs when the key is written out of HAL scope. + * @retval None + */ +static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize) +{ + if (hcryp->Init.pKey != NULL) + { + switch (KeySize) + { + case CRYP_KEYSIZE_256B: + hcryp->Instance->KEYR7 = *(uint32_t *)(hcryp->Init.pKey); + hcryp->Instance->KEYR6 = *(uint32_t *)(hcryp->Init.pKey + 1U); + hcryp->Instance->KEYR5 = *(uint32_t *)(hcryp->Init.pKey + 2U); + hcryp->Instance->KEYR4 = *(uint32_t *)(hcryp->Init.pKey + 3U); + hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey + 4U); + hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 5U); + hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 6U); + hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 7U); + break; + case CRYP_KEYSIZE_128B: + hcryp->Instance->KEYR3 = *(uint32_t *)(hcryp->Init.pKey); + hcryp->Instance->KEYR2 = *(uint32_t *)(hcryp->Init.pKey + 1U); + hcryp->Instance->KEYR1 = *(uint32_t *)(hcryp->Init.pKey + 2U); + hcryp->Instance->KEYR0 = *(uint32_t *)(hcryp->Init.pKey + 3U); + + break; + default: + break; + } + } +} + +/** + * @brief Encryption/Decryption process in AES GCM mode and prepare the authentication TAG + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @param Timeout Timeout duration + * @retval HAL status + */ +static HAL_StatusTypeDef CRYP_AESGCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout) +{ + uint32_t tickstart; + uint32_t wordsize = ((uint32_t)hcryp->Size / 4U) ; + uint32_t npblb; + uint32_t temp; /* Temporary CrypOutBuff */ + uint32_t index; + uint32_t lastwordsize; + uint32_t incount; /* Temporary CrypInCount Value */ + uint32_t outcount; /* Temporary CrypOutCount Value */ + uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */ + + if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) + { + if (hcryp->KeyIVConfig == 1U) + { + /* If the Key and IV configuration has to be done only once + and if it has already been done, skip it */ + DoKeyIVConfig = 0U; + hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */ + } + else + { + /* If the Key and IV configuration has to be done only once + and if it has not been done already, do it and set KeyIVConfig + to keep track it won't have to be done again next time */ + hcryp->KeyIVConfig = 1U; + hcryp->SizesSum = hcryp->Size; /* Merely store payload length */ + } + } + else + { + hcryp->SizesSum = hcryp->Size; + } + + if (DoKeyIVConfig == 1U) + { + + /* Reset CrypHeaderCount */ + hcryp->CrypHeaderCount = 0U; + + /****************************** Init phase **********************************/ + + CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT); + + /* Set the key */ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + /* Set the initialization vector and the counter : Initial Counter Block (ICB)*/ + hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect); + hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U); + hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U); + hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U); + + /* Enable the CRYP peripheral */ + __HAL_CRYP_ENABLE(hcryp); + + /* just wait for hash computation */ + if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK) + { + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked & return error */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /************************ Header phase *************************************/ + + if (CRYP_GCMCCM_SetHeaderPhase(hcryp, Timeout) != HAL_OK) + { + return HAL_ERROR; + } + + /*************************Payload phase ************************************/ + + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + + /* Select payload phase once the header phase is performed */ + CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD); + + /* Set to 0 the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U); + + } /* if (DoKeyIVConfig == 1U) */ + + if ((hcryp->Size % 16U) != 0U) + { + /* recalculate wordsize */ + wordsize = ((wordsize / 4U) * 4U) ; + } + + /* Get tick */ + tickstart = HAL_GetTick(); + + /* Write input data and get output Data */ + incount = hcryp->CrypInCount; + outcount = hcryp->CrypOutCount; + while ((incount < wordsize) && (outcount < wordsize)) + { + /* Write plain data and get cipher data */ + CRYP_AES_ProcessData(hcryp, Timeout); + + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state & error code */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + } + incount = hcryp->CrypInCount; + outcount = hcryp->CrypOutCount; + } + + if ((hcryp->Size % 16U) != 0U) + { + /* Compute the number of padding bytes in last block of payload */ + npblb = ((((uint32_t)hcryp->Size / 16U) + 1U) * 16U) - ((uint32_t)hcryp->Size); + + /* Set Npblb in case of AES GCM payload encryption to get right tag*/ + if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT) + { + /* Set to 0 the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U); + } + /* Number of valid words (lastwordsize) in last block */ + if ((npblb % 4U) == 0U) + { + lastwordsize = (16U - npblb) / 4U; + } + else + { + lastwordsize = ((16U - npblb) / 4U) + 1U; + } + /* last block optionally pad the data with zeros*/ + for (index = 0U; index < lastwordsize; index ++) + { + /* Write the last Input block in the IN FIFO */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + } + while (index < 4U) + { + /* pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0U; + index++; + } + /* Wait for CCF flag to be raised */ + if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK) + { + hcryp->State = HAL_CRYP_STATE_READY; + __HAL_UNLOCK(hcryp); + +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered error callback*/ + hcryp->ErrorCallback(hcryp); +#else + /*Call legacy weak error callback*/ + HAL_CRYP_ErrorCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + + /* Clear CCF Flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /*Read the output block from the output FIFO */ + for (index = 0U; index < 4U; index++) + { + /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer */ + temp = hcryp->Instance->DOUTR; + + *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp; + hcryp->CrypOutCount++; + } + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Encryption/Decryption process in AES GCM mode and prepare the authentication TAG in interrupt mode + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @retval HAL status + */ +static HAL_StatusTypeDef CRYP_AESGCM_Process_IT(CRYP_HandleTypeDef *hcryp) +{ + __IO uint32_t count = 0U; + uint32_t loopcounter; + uint32_t lastwordsize; + uint32_t npblb; + uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */ + +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) + if ((hcryp->Phase == CRYP_PHASE_HEADER_SUSPENDED) || (hcryp->Phase == CRYP_PHASE_PAYLOAD_SUSPENDED)) + { + CRYP_PhaseProcessingResume(hcryp); + return HAL_OK; + } +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ + + if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) + { + if (hcryp->KeyIVConfig == 1U) + { + /* If the Key and IV configuration has to be done only once + and if it has already been done, skip it */ + DoKeyIVConfig = 0U; + hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */ + } + else + { + /* If the Key and IV configuration has to be done only once + and if it has not been done already, do it and set KeyIVConfig + to keep track it won't have to be done again next time */ + hcryp->KeyIVConfig = 1U; + hcryp->SizesSum = hcryp->Size; /* Merely store payload length */ + } + } + else + { + hcryp->SizesSum = hcryp->Size; + } + + /* Configure Key, IV and process message (header and payload) */ + if (DoKeyIVConfig == 1U) + { + /* Reset CrypHeaderCount */ + hcryp->CrypHeaderCount = 0U; + + /******************************* Init phase *********************************/ + + CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT); + + /* Set the key */ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + /* Set the initialization vector and the counter : Initial Counter Block (ICB)*/ + hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect); + hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U); + hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U); + hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U); + + /* Enable the CRYP peripheral */ + __HAL_CRYP_ENABLE(hcryp); + + /* just wait for hash computation */ + count = CRYP_TIMEOUT_GCMCCMINITPHASE; + do + { + count-- ; + if (count == 0U) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + } + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)); + + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /***************************** Header phase *********************************/ + + /* Select header phase */ + CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER); + + /* Enable computation complete flag and error interrupts */ + __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE); + + /* Enable the CRYP peripheral */ + __HAL_CRYP_ENABLE(hcryp); + + if (hcryp->Init.HeaderSize == 0U) /*header phase is skipped*/ + { + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + + /* Select payload phase once the header phase is performed */ + MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_PAYLOAD); + + /* Set to 0 the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U); + + /* Write the payload Input block in the IN FIFO */ + if (hcryp->Size == 0U) + { + /* Disable interrupts */ + __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE); + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + } + else if (hcryp->Size >= 16U) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + if (hcryp->CrypInCount == (hcryp->Size / 4U)) + { + /* Call Input transfer complete callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered Input complete callback*/ + hcryp->InCpltCallback(hcryp); +#else + /*Call legacy weak Input complete callback*/ + HAL_CRYP_InCpltCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + } + else /* Size < 16Bytes : first block is the last block*/ + { + /* Workaround not implemented for TinyAES2*/ + /* Size should be %4 otherwise Tag will be incorrectly generated for GCM Encryption: + Workaround is implemented in polling mode, so if last block of + payload <128bit do not use CRYP_Encrypt_IT otherwise TAG is incorrectly generated for GCM Encryption. */ + + + /* Compute the number of padding bytes in last block of payload */ + npblb = 16U - ((uint32_t)hcryp->Size); + + if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT) + { + /* Set to 0 the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U); + } + + /* Number of valid words (lastwordsize) in last block */ + if ((npblb % 4U) == 0U) + { + lastwordsize = (16U - npblb) / 4U; + } + else + { + lastwordsize = ((16U - npblb) / 4U) + 1U; + } + + /* last block optionally pad the data with zeros*/ + for (loopcounter = 0U; loopcounter < lastwordsize ; loopcounter++) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + } + while (loopcounter < 4U) + { + /* pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0x0U; + loopcounter++; + } + } + } + else if ((hcryp->Init.HeaderSize) < 4U) + { + for (loopcounter = 0U; loopcounter < hcryp->Init.HeaderSize ; loopcounter++) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + } + while (loopcounter < 4U) + { + /* pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0x0U; + loopcounter++; + } + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + + /* Select payload phase once the header phase is performed */ + CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD); + + /* Set to 0 the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U); + + /* Call Input transfer complete callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered Input complete callback*/ + hcryp->InCpltCallback(hcryp); +#else + /*Call legacy weak Input complete callback*/ + HAL_CRYP_InCpltCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + else + { + /* Write the input block in the IN FIFO */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++; + } + + } /* end of if (DoKeyIVConfig == 1U) */ + else /* Key and IV have already been configured, + header has already been processed; + only process here message payload */ + { + + /* Enable computation complete flag and error interrupts */ + __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE); + + /* Set to 0 the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U); + + /* Write the payload Input block in the IN FIFO */ + if (hcryp->Size == 0U) + { + /* Disable interrupts */ + __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE); + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + } + else if (hcryp->Size >= 16U) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + if (hcryp->CrypInCount == (hcryp->Size / 4U)) + { + /* Call Input transfer complete callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered Input complete callback*/ + hcryp->InCpltCallback(hcryp); +#else + /*Call legacy weak Input complete callback*/ + HAL_CRYP_InCpltCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + } + else /* Size < 16Bytes : first block is the last block*/ + { + /* Workaround not implemented for TinyAES2*/ + /* Size should be %4 otherwise Tag will be incorrectly generated for GCM Encryption: + Workaround is implemented in polling mode, so if last block of + payload <128bit do not use CRYP_Encrypt_IT otherwise TAG is incorrectly generated for GCM Encryption. */ + + + /* Compute the number of padding bytes in last block of payload */ + npblb = 16U - ((uint32_t)hcryp->Size); + + if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT) + { + /* Set to 0 the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U); + } + + /* Number of valid words (lastwordsize) in last block */ + if ((npblb % 4U) == 0U) + { + lastwordsize = (16U - npblb) / 4U; + } + else + { + lastwordsize = ((16U - npblb) / 4U) + 1U; + } + + /* last block optionally pad the data with zeros*/ + for (loopcounter = 0U; loopcounter < lastwordsize ; loopcounter++) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + } + while (loopcounter < 4U) + { + /* pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0x0U; + loopcounter++; + } + } + } + + /* Return function status */ + return HAL_OK; +} + + +/** + * @brief Encryption/Decryption process in AES GCM mode and prepare the authentication TAG using DMA + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @retval HAL status + */ +static HAL_StatusTypeDef CRYP_AESGCM_Process_DMA(CRYP_HandleTypeDef *hcryp) +{ + __IO uint32_t count; + uint16_t wordsize = hcryp->Size / 4U ; + uint32_t index; + uint32_t npblb; + uint32_t lastwordsize; + uint32_t temp; /* Temporary CrypOutBuff */ + uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */ + + if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) + { + if (hcryp->KeyIVConfig == 1U) + { + /* If the Key and IV configuration has to be done only once + and if it has already been done, skip it */ + DoKeyIVConfig = 0U; + hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */ + } + else + { + /* If the Key and IV configuration has to be done only once + and if it has not been done already, do it and set KeyIVConfig + to keep track it won't have to be done again next time */ + hcryp->KeyIVConfig = 1U; + hcryp->SizesSum = hcryp->Size; /* Merely store payload length */ + } + } + else + { + hcryp->SizesSum = hcryp->Size; + } + + if (DoKeyIVConfig == 1U) + { + + /* Reset CrypHeaderCount */ + hcryp->CrypHeaderCount = 0U; + + /*************************** Init phase ************************************/ + + CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT); + + /* Set the key */ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + /* Set the initialization vector and the counter : Initial Counter Block (ICB)*/ + hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect); + hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1U); + hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2U); + hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3U); + + /* Enable the CRYP peripheral */ + __HAL_CRYP_ENABLE(hcryp); + + /* just wait for hash computation */ + count = CRYP_TIMEOUT_GCMCCMINITPHASE; + do + { + count-- ; + if (count == 0U) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + } + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)); + + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /************************ Header phase *************************************/ + + if (CRYP_GCMCCM_SetHeaderPhase_DMA(hcryp) != HAL_OK) + { + return HAL_ERROR; + } + + /************************ Payload phase ************************************/ + + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + + /* Set to 0 the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U); + + /* Select payload phase once the header phase is performed */ + CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD); + + } /* if (DoKeyIVConfig == 1U) */ + + if (hcryp->Size == 0U) + { + /* Process unLocked */ + __HAL_UNLOCK(hcryp); + + /* Change the CRYP state and phase */ + hcryp->State = HAL_CRYP_STATE_READY; + } + else if (hcryp->Size >= 16U) + { + /*DMA transfer must not include the last block in case of Size is not %16 */ + wordsize = wordsize - (wordsize % 4U); + + /*DMA transfer */ + CRYP_SetDMAConfig(hcryp, (uint32_t)(hcryp->pCrypInBuffPtr), wordsize, (uint32_t)(hcryp->pCrypOutBuffPtr)); + } + else /* length of input data is < 16 */ + { + /* Compute the number of padding bytes in last block of payload */ + npblb = 16U - (uint32_t)hcryp->Size; + + /* Set Npblb in case of AES GCM payload encryption to get right tag*/ + if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT) + { + /* Specify the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U); + } + + /* Enable CRYP to start the final phase */ + __HAL_CRYP_ENABLE(hcryp); + + /* Number of valid words (lastwordsize) in last block */ + if ((npblb % 4U) == 0U) + { + lastwordsize = (16U - npblb) / 4U; + } + else + { + lastwordsize = ((16U - npblb) / 4U) + 1U; + } + + /* last block optionally pad the data with zeros*/ + for (index = 0U; index < lastwordsize; index ++) + { + /* Write the last Input block in the IN FIFO */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + } + while (index < 4U) + { + /* pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0U; + index++; + } + /* Wait for CCF flag to be raised */ + count = CRYP_TIMEOUT_GCMCCMHEADERPHASE; + do + { + count-- ; + if (count == 0U) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered error callback*/ + hcryp->ErrorCallback(hcryp); +#else + /*Call legacy weak error callback*/ + HAL_CRYP_ErrorCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + } + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)); + + /* Clear CCF Flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /*Read the output block from the output FIFO */ + for (index = 0U; index < 4U; index++) + { + /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer */ + temp = hcryp->Instance->DOUTR; + + *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp; + hcryp->CrypOutCount++; + } + + /* Change the CRYP state to ready */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + } + + /* Return function status */ + return HAL_OK; +} + + +/** + * @brief AES CCM encryption/decryption processing in polling mode + * for TinyAES peripheral, no encrypt/decrypt performed, only authentication preparation. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @param Timeout Timeout duration + * @retval HAL status + */ +static HAL_StatusTypeDef CRYP_AESCCM_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout) +{ + uint32_t tickstart; + uint32_t wordsize = ((uint32_t)hcryp->Size / 4U) ; + uint32_t loopcounter; + uint32_t npblb; + uint32_t lastwordsize; + uint32_t temp; /* Temporary CrypOutBuff */ + uint32_t incount; /* Temporary CrypInCount Value */ + uint32_t outcount; /* Temporary CrypOutCount Value */ + uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */ + + if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) + { + if (hcryp->KeyIVConfig == 1U) + { + /* If the Key and IV configuration has to be done only once + and if it has already been done, skip it */ + DoKeyIVConfig = 0U; + hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */ + } + else + { + /* If the Key and IV configuration has to be done only once + and if it has not been done already, do it and set KeyIVConfig + to keep track it won't have to be done again next time */ + hcryp->KeyIVConfig = 1U; + hcryp->SizesSum = hcryp->Size; /* Merely store payload length */ + } + } + else + { + hcryp->SizesSum = hcryp->Size; + } + + if (DoKeyIVConfig == 1U) + { + /* Reset CrypHeaderCount */ + hcryp->CrypHeaderCount = 0U; + + /********************** Init phase ******************************************/ + + CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT); + + /* Set the key */ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + /* Set the initialization vector (IV) with B0 */ + hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.B0); + hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.B0 + 1U); + hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.B0 + 2U); + hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.B0 + 3U); + + /* Enable the CRYP peripheral */ + __HAL_CRYP_ENABLE(hcryp); + + /* just wait for hash computation */ + if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK) + { + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked & return error */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /************************ Header phase *************************************/ + /* Header block(B1) : associated data length expressed in bytes concatenated + with Associated Data (A)*/ + if (CRYP_GCMCCM_SetHeaderPhase(hcryp, Timeout) != HAL_OK) + { + return HAL_ERROR; + } + + /*************************Payload phase ************************************/ + + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + + /* Select payload phase once the header phase is performed */ + MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_PAYLOAD); + + /* Set to 0 the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U); + + } /* if (DoKeyIVConfig == 1U) */ + + if ((hcryp->Size % 16U) != 0U) + { + /* recalculate wordsize */ + wordsize = ((wordsize / 4U) * 4U) ; + } + /* Get tick */ + tickstart = HAL_GetTick(); + + /* Write input data and get output data */ + incount = hcryp->CrypInCount; + outcount = hcryp->CrypOutCount; + while ((incount < wordsize) && (outcount < wordsize)) + { + /* Write plain data and get cipher data */ + CRYP_AES_ProcessData(hcryp, Timeout); + + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) ||(Timeout == 0U)) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + } + incount = hcryp->CrypInCount; + outcount = hcryp->CrypOutCount; + } + + if ((hcryp->Size % 16U) != 0U) + { + /* Compute the number of padding bytes in last block of payload */ + npblb = ((((uint32_t)hcryp->Size / 16U) + 1U) * 16U) - ((uint32_t)hcryp->Size); + + if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_DECRYPT) + { + /* Set Npblb in case of AES CCM payload decryption to get right tag */ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20); + + } + /* Number of valid words (lastwordsize) in last block */ + if ((npblb % 4U) == 0U) + { + lastwordsize = (16U - npblb) / 4U; + } + else + { + lastwordsize = ((16U - npblb) / 4U) + 1U; + } + + /* Write the last input block in the IN FIFO */ + for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter ++) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + } + + /* Pad the data with zeros to have a complete block */ + while (loopcounter < 4U) + { + hcryp->Instance->DINR = 0U; + loopcounter++; + } + /* just wait for hash computation */ + if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK) + { + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked & return error */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + for (loopcounter = 0U; loopcounter < 4U; loopcounter++) + { + /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer */ + temp = hcryp->Instance->DOUTR; + + *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp; + hcryp->CrypOutCount++; + } + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief AES CCM encryption/decryption process in interrupt mode + * for TinyAES peripheral, no encrypt/decrypt performed, only authentication preparation. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @retval HAL status + */ +static HAL_StatusTypeDef CRYP_AESCCM_Process_IT(CRYP_HandleTypeDef *hcryp) +{ + __IO uint32_t count = 0U; + uint32_t loopcounter; + uint32_t lastwordsize; + uint32_t npblb; + uint32_t mode; + uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */ + +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) + if ((hcryp->Phase == CRYP_PHASE_HEADER_SUSPENDED) || (hcryp->Phase == CRYP_PHASE_PAYLOAD_SUSPENDED)) + { + CRYP_PhaseProcessingResume(hcryp); + return HAL_OK; + } +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ + + if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) + { + if (hcryp->KeyIVConfig == 1U) + { + /* If the Key and IV configuration has to be done only once + and if it has already been done, skip it */ + DoKeyIVConfig = 0U; + hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */ + } + else + { + /* If the Key and IV configuration has to be done only once + and if it has not been done already, do it and set KeyIVConfig + to keep track it won't have to be done again next time */ + hcryp->KeyIVConfig = 1U; + hcryp->SizesSum = hcryp->Size; /* Merely store payload length */ + } + } + else + { + hcryp->SizesSum = hcryp->Size; + } + + /* Configure Key, IV and process message (header and payload) */ + if (DoKeyIVConfig == 1U) + { + /* Reset CrypHeaderCount */ + hcryp->CrypHeaderCount = 0U; + + /********************** Init phase ******************************************/ + + CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT); + + /* Set the key */ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + /* Set the initialization vector (IV) with B0 */ + hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.B0); + hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.B0 + 1U); + hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.B0 + 2U); + hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.B0 + 3U); + + /* Enable the CRYP peripheral */ + __HAL_CRYP_ENABLE(hcryp); + + /* just wait for hash computation */ + count = CRYP_TIMEOUT_GCMCCMINITPHASE; + do + { + count-- ; + if (count == 0U) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + } + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)); + + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /***************************** Header phase *********************************/ + + /* Select header phase */ + CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER); + + /* Enable computation complete flag and error interrupts */ + __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE); + + /* Enable the CRYP peripheral */ + __HAL_CRYP_ENABLE(hcryp); + + if (hcryp->Init.HeaderSize == 0U) /*header phase is skipped*/ + { + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + /* Select payload phase once the header phase is performed */ + CRYP_SET_PHASE(hcryp, CRYP_PHASE_PAYLOAD); + /* Set to 0 the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U); + + if (hcryp->Init.Algorithm == CRYP_AES_CCM) + { + /* Increment CrypHeaderCount to pass in CRYP_GCMCCM_SetPayloadPhase_IT */ + hcryp->CrypHeaderCount++; + } + /* Write the payload Input block in the IN FIFO */ + if (hcryp->Size == 0U) + { + /* Disable interrupts */ + __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE); + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + } + else if (hcryp->Size >= 16U) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + + if ((hcryp->CrypInCount == (hcryp->Size / 4U)) && ((hcryp->Size % 16U) == 0U)) + { + /* Call Input transfer complete callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered Input complete callback*/ + hcryp->InCpltCallback(hcryp); +#else + /*Call legacy weak Input complete callback*/ + HAL_CRYP_InCpltCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + } + else /* Size < 4 words : first block is the last block*/ + { + /* Compute the number of padding bytes in last block of payload */ + npblb = 16U - (uint32_t)hcryp->Size; + + mode = hcryp->Instance->CR & AES_CR_MODE; + if (((mode == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) || + ((mode == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM))) + { + /* Specify the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U); + } + + /* Number of valid words (lastwordsize) in last block */ + if ((npblb % 4U) == 0U) + { + lastwordsize = (16U - npblb) / 4U; + } + else + { + lastwordsize = ((16U - npblb) / 4U) + 1U; + } + + /* Last block optionally pad the data with zeros*/ + for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + } + while (loopcounter < 4U) + { + /* Pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0x0U; + loopcounter++; + } + } + } + else if ((hcryp->Init.HeaderSize) < 4U) /*HeaderSize < 4 */ + { + /* Last block optionally pad the data with zeros*/ + for (loopcounter = 0U; loopcounter < (hcryp->Init.HeaderSize % 4U); loopcounter++) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + } + while (loopcounter < 4U) + { + /* pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0x0U; + loopcounter++; + } + } + else + { + /* Write the input block in the IN FIFO */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++; + } + + } /* end of if (DoKeyIVConfig == 1U) */ + else /* Key and IV have already been configured, + header has already been processed; + only process here message payload */ + { + /* Write the payload Input block in the IN FIFO */ + if (hcryp->Size == 0U) + { + /* Disable interrupts */ + __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE); + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + } + else if (hcryp->Size >= 16U) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + + if ((hcryp->CrypInCount == (hcryp->Size / 4U)) && ((hcryp->Size % 16U) == 0U)) + { + /* Call Input transfer complete callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered Input complete callback*/ + hcryp->InCpltCallback(hcryp); +#else + /*Call legacy weak Input complete callback*/ + HAL_CRYP_InCpltCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + } + else /* Size < 4 words : first block is the last block*/ + { + /* Compute the number of padding bytes in last block of payload */ + npblb = 16U - (uint32_t)hcryp->Size; + + mode = hcryp->Instance->CR & AES_CR_MODE; + if (((mode == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) || + ((mode == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM))) + { + /* Specify the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U); + } + + /* Number of valid words (lastwordsize) in last block */ + if ((npblb % 4U) == 0U) + { + lastwordsize = (16U - npblb) / 4U; + } + else + { + lastwordsize = ((16U - npblb) / 4U) + 1U; + } + + /* Last block optionally pad the data with zeros*/ + for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + } + while (loopcounter < 4U) + { + /* Pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0x0U; + loopcounter++; + } + } + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief AES CCM encryption/decryption process in DMA mode + * for TinyAES peripheral, no encrypt/decrypt performed, only authentication preparation. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @retval HAL status + */ +static HAL_StatusTypeDef CRYP_AESCCM_Process_DMA(CRYP_HandleTypeDef *hcryp) +{ + __IO uint32_t count = 0U; + uint16_t wordsize = hcryp->Size / 4U ; + uint32_t index; + uint32_t npblb; + uint32_t lastwordsize; + uint32_t temp; /* Temporary CrypOutBuff */ + uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */ + + if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE) + { + if (hcryp->KeyIVConfig == 1U) + { + /* If the Key and IV configuration has to be done only once + and if it has already been done, skip it */ + DoKeyIVConfig = 0U; + hcryp->SizesSum += hcryp->Size; /* Compute message total payload length */ + } + else + { + /* If the Key and IV configuration has to be done only once + and if it has not been done already, do it and set KeyIVConfig + to keep track it won't have to be done again next time */ + hcryp->KeyIVConfig = 1U; + hcryp->SizesSum = hcryp->Size; /* Merely store payload length */ + } + } + else + { + hcryp->SizesSum = hcryp->Size; + } + + if (DoKeyIVConfig == 1U) + { + + /* Reset CrypHeaderCount */ + hcryp->CrypHeaderCount = 0U; + + + /********************** Init phase ******************************************/ + + CRYP_SET_PHASE(hcryp, CRYP_PHASE_INIT); + + /* Set the key */ + CRYP_SetKey(hcryp, hcryp->Init.KeySize); + + /* Set the initialization vector (IV) with B0 */ + hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.B0); + hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.B0 + 1U); + hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.B0 + 2U); + hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.B0 + 3U); + + /* Enable the CRYP peripheral */ + __HAL_CRYP_ENABLE(hcryp); + + /* just wait for hash computation */ + count = CRYP_TIMEOUT_GCMCCMINITPHASE; + do + { + count-- ; + if (count == 0U) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + } + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)); + + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + + /********************* Header phase *****************************************/ + + if (CRYP_GCMCCM_SetHeaderPhase_DMA(hcryp) != HAL_OK) + { + return HAL_ERROR; + } + + /******************** Payload phase *****************************************/ + + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + + /* Set to 0 the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U); + + /* Select payload phase once the header phase is performed */ + MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_PAYLOAD); + + } /* if (DoKeyIVConfig == 1U) */ + + if (hcryp->Size == 0U) + { + /* Process unLocked */ + __HAL_UNLOCK(hcryp); + + /* Change the CRYP state and phase */ + hcryp->State = HAL_CRYP_STATE_READY; + } + else if (hcryp->Size >= 16U) + { + /*DMA transfer must not include the last block in case of Size is not %16 */ + wordsize = wordsize - (wordsize % 4U); + + /*DMA transfer */ + CRYP_SetDMAConfig(hcryp, (uint32_t)(hcryp->pCrypInBuffPtr), wordsize, (uint32_t)(hcryp->pCrypOutBuffPtr)); + } + else /* length of input data is < 16 */ + { + /* Compute the number of padding bytes in last block of payload */ + npblb = 16U - (uint32_t)hcryp->Size; + + /* Set Npblb in case of AES CCM payload decryption to get right tag*/ + if ((hcryp->Instance->CR & AES_CR_MODE) == CRYP_OPERATINGMODE_DECRYPT) + { + /* Specify the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U); + } + + /* Number of valid words (lastwordsize) in last block */ + if ((npblb % 4U) == 0U) + { + lastwordsize = (16U - npblb) / 4U; + } + else + { + lastwordsize = ((16U - npblb) / 4U) + 1U; + } + + /* last block optionally pad the data with zeros*/ + for (index = 0U; index < lastwordsize; index ++) + { + /* Write the last Input block in the IN FIFO */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + } + while (index < 4U) + { + /* pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0U; + index++; + } + /* Wait for CCF flag to be raised */ + count = CRYP_TIMEOUT_GCMCCMHEADERPHASE; + do + { + count-- ; + if (count == 0U) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered error callback*/ + hcryp->ErrorCallback(hcryp); +#else + /*Call legacy weak error callback*/ + HAL_CRYP_ErrorCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + } + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)); + + /* Clear CCF Flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /*Read the output block from the output FIFO */ + for (index = 0U; index < 4U; index++) + { + /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer */ + temp = hcryp->Instance->DOUTR; + + *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp; + hcryp->CrypOutCount++; + } + + /* Change the CRYP state to ready */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Sets the payload phase in interrupt mode + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @retval state + */ +static void CRYP_GCMCCM_SetPayloadPhase_IT(CRYP_HandleTypeDef *hcryp) +{ + uint32_t loopcounter; + uint32_t temp; /* Temporary CrypOutBuff */ + uint32_t lastwordsize; + uint32_t npblb; + uint32_t mode; + uint16_t incount; /* Temporary CrypInCount Value */ + uint16_t outcount; /* Temporary CrypOutCount Value */ + + /***************************** Payload phase *******************************/ + + /* Read the output block from the output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer*/ + temp = hcryp->Instance->DOUTR; + *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp; + hcryp->CrypOutCount++; + temp = hcryp->Instance->DOUTR; + *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp; + hcryp->CrypOutCount++; + temp = hcryp->Instance->DOUTR; + *(uint32_t *)(hcryp->pCrypOutBuffPtr + (hcryp->CrypOutCount)) = temp; + hcryp->CrypOutCount++; + temp = hcryp->Instance->DOUTR; + *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp; + hcryp->CrypOutCount++; + + incount = hcryp->CrypInCount; + outcount = hcryp->CrypOutCount; + if ((outcount >= (hcryp->Size / 4U)) && ((incount * 4U) >= hcryp->Size)) + { + + /* When in CCM with Key and IV configuration skipped, don't disable interruptions */ + if (!((hcryp->Init.Algorithm == CRYP_AES_CCM) && (hcryp->KeyIVConfig == 1U))) + { + /* Disable computation complete flag and errors interrupts */ + __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE); + } + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + + /* Call output transfer complete callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered Output complete callback*/ + hcryp->OutCpltCallback(hcryp); +#else + /*Call legacy weak Output complete callback*/ + HAL_CRYP_OutCpltCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + + else if (((hcryp->Size / 4U) - (hcryp->CrypInCount)) >= 4U) + { + +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) + /* If suspension flag has been raised, suspend processing + only if not already at the end of the payload */ + if (hcryp->SuspendRequest == HAL_CRYP_SUSPEND) + { + /* Clear CCF Flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /* reset SuspendRequest */ + hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE; + /* Disable Computation Complete Flag and Errors Interrupts */ + __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE|CRYP_IT_ERRIE); + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_SUSPENDED; + /* Mark that the payload phase is suspended */ + hcryp->Phase = CRYP_PHASE_PAYLOAD_SUSPENDED; + + /* Process Unlocked */ + __HAL_UNLOCK(hcryp); + } + else +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ + { + /* Write the input block in the IN FIFO */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + if ((hcryp->CrypInCount == hcryp->Size) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) + { + /* Call output transfer complete callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered Input complete callback*/ + hcryp->InCpltCallback(hcryp); +#else + /*Call legacy weak Input complete callback*/ + HAL_CRYP_InCpltCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + } + } + else /* Last block of payload < 128bit*/ + { + /* Compute the number of padding bytes in last block of payload */ + npblb = ((((uint32_t)hcryp->Size / 16U) + 1U) * 16U) - ((uint32_t)hcryp->Size); + + mode = hcryp->Instance->CR & AES_CR_MODE; + if (((mode == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) || + ((mode == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM))) + { + /* Specify the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U); + } + + /* Number of valid words (lastwordsize) in last block */ + if ((npblb % 4U) == 0U) + { + lastwordsize = (16U - npblb) / 4U; + } + else + { + lastwordsize = ((16U - npblb) / 4U) + 1U; + } + + /* Last block optionally pad the data with zeros*/ + for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + } + while (loopcounter < 4U) + { + /* pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0x0U; + loopcounter++; + } + } +} + + +/** + * @brief Sets the header phase in polling mode + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module(Header & HeaderSize) + * @param Timeout Timeout value + * @retval state + */ +static HAL_StatusTypeDef CRYP_GCMCCM_SetHeaderPhase(CRYP_HandleTypeDef *hcryp, uint32_t Timeout) +{ + uint32_t loopcounter; + + /***************************** Header phase for GCM/GMAC or CCM *********************************/ + + if ((hcryp->Init.HeaderSize != 0U)) + { + /* Select header phase */ + CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER); + + /* Enable the CRYP peripheral */ + __HAL_CRYP_ENABLE(hcryp); + + if ((hcryp->Init.HeaderSize % 4U) == 0U) + { + /* HeaderSize %4, no padding */ + for (loopcounter = 0U; (loopcounter < hcryp->Init.HeaderSize); loopcounter += 4U) + { + /* Write the input block in the data input register */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + + if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + } + } + else + { + /*Write header block in the IN FIFO without last block */ + for (loopcounter = 0U; (loopcounter < ((hcryp->Init.HeaderSize) - (hcryp->Init.HeaderSize % 4U))); loopcounter += 4U) + { + /* Write the input block in the data input register */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + + if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + } + /* Last block optionally pad the data with zeros*/ + for (loopcounter = 0U; (loopcounter < (hcryp->Init.HeaderSize % 4U)); loopcounter++) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + } + while (loopcounter < 4U) + { + /*Pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0x0U; + loopcounter++; + } + + if (CRYP_WaitOnCCFlag(hcryp, Timeout) != HAL_OK) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + } + } + else + { + if (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC) + { + /*Workaround 1: only AES, before re-enabling the peripheral, datatype can be configured.*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_DATATYPE, hcryp->Init.DataType); + + /* Select header phase */ + CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER); + + /* Enable the CRYP peripheral */ + __HAL_CRYP_ENABLE(hcryp); + } + } + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Sets the header phase when using DMA in process + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module(Header & HeaderSize) + * @retval None + */ +static HAL_StatusTypeDef CRYP_GCMCCM_SetHeaderPhase_DMA(CRYP_HandleTypeDef *hcryp) +{ + __IO uint32_t count = 0U; + uint32_t loopcounter; + + /***************************** Header phase for GCM/GMAC or CCM *********************************/ + if ((hcryp->Init.HeaderSize != 0U)) + { + /* Select header phase */ + CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER); + + /* Enable the CRYP peripheral */ + __HAL_CRYP_ENABLE(hcryp); + + if ((hcryp->Init.HeaderSize % 4U) == 0U) + { + /* HeaderSize %4, no padding */ + for (loopcounter = 0U; (loopcounter < hcryp->Init.HeaderSize); loopcounter += 4U) + { + /* Write the input block in the data input register */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + + /*Wait on CCF flag*/ + count = CRYP_TIMEOUT_GCMCCMHEADERPHASE; + do + { + count-- ; + if (count == 0U) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + } + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)); + + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + } + } + else + { + /*Write header block in the IN FIFO without last block */ + for (loopcounter = 0U; (loopcounter < ((hcryp->Init.HeaderSize) - (hcryp->Init.HeaderSize % 4U))); loopcounter += 4U) + { + /* Write the Input block in the Data Input register */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + + /*Wait on CCF flag*/ + count = CRYP_TIMEOUT_GCMCCMHEADERPHASE; + do + { + count-- ; + if (count == 0U) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + } + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)); + + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + } + /* Last block optionally pad the data with zeros*/ + for (loopcounter = 0U; (loopcounter < (hcryp->Init.HeaderSize % 4U)); loopcounter++) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + } + while (loopcounter < 4U) + { + /* Pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0x0U; + loopcounter++; + } + + /*Wait on CCF flag*/ + count = CRYP_TIMEOUT_GCMCCMHEADERPHASE; + do + { + count-- ; + if (count == 0U) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + } + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)); + + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + } + } + else + { + /* Select header phase */ + CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER); + + /* Enable the CRYP peripheral */ + __HAL_CRYP_ENABLE(hcryp); + } + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Sets the header phase in interrupt mode + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module(Header & HeaderSize) + * @retval None + */ +static void CRYP_GCMCCM_SetHeaderPhase_IT(CRYP_HandleTypeDef *hcryp) +{ + uint32_t loopcounter; + uint32_t lastwordsize; + uint32_t npblb; + uint32_t mode; + + /***************************** Header phase *********************************/ + if (hcryp->Init.HeaderSize == hcryp->CrypHeaderCount) + { + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + /* Select payload phase */ + MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_PAYLOAD); + /* Set to 0 the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U); + + if (hcryp->Init.Algorithm == CRYP_AES_CCM) + { + /* Increment CrypHeaderCount to pass in CRYP_GCMCCM_SetPayloadPhase_IT */ + hcryp->CrypHeaderCount++; + } + /* Write the payload Input block in the IN FIFO */ + if (hcryp->Size == 0U) + { + /* Disable interrupts */ + __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE); + + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + } + else if (hcryp->Size >= 16U) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + + if ((hcryp->CrypInCount == (hcryp->Size / 4U)) && ((hcryp->Size % 16U) == 0U)) + { + /* Call the input data transfer complete callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1U) + /*Call registered Input complete callback*/ + hcryp->InCpltCallback(hcryp); +#else + /*Call legacy weak Input complete callback*/ + HAL_CRYP_InCpltCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + } + else /* Size < 4 words : first block is the last block*/ + { + /* Compute the number of padding bytes in last block of payload */ + npblb = 16U - ((uint32_t)hcryp->Size); + mode = hcryp->Instance->CR & AES_CR_MODE; + if (((mode == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) || + ((mode == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM))) + { + /* Specify the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, npblb << 20U); + } + + /* Number of valid words (lastwordsize) in last block */ + if ((npblb % 4U) == 0U) + { + lastwordsize = (16U - npblb) / 4U; + } + else + { + lastwordsize = ((16U - npblb) / 4U) + 1U; + } + + /* Last block optionally pad the data with zeros*/ + for (loopcounter = 0U; loopcounter < lastwordsize; loopcounter++) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount); + hcryp->CrypInCount++; + } + while (loopcounter < 4U) + { + /* Pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0x0U; + loopcounter++; + } + } + } + else if ((((hcryp->Init.HeaderSize) - (hcryp->CrypHeaderCount)) >= 4U)) + { + +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) + /* If suspension flag has been raised, suspend processing + only if not already at the end of the header */ + if (hcryp->SuspendRequest == HAL_CRYP_SUSPEND) + { + /* Clear CCF Flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /* reset SuspendRequest */ + hcryp->SuspendRequest = HAL_CRYP_SUSPEND_NONE; + /* Disable Computation Complete Flag and Errors Interrupts */ + __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE|CRYP_IT_ERRIE); + /* Change the CRYP state */ + hcryp->State = HAL_CRYP_STATE_SUSPENDED; + /* Mark that the payload phase is suspended */ + hcryp->Phase = CRYP_PHASE_HEADER_SUSPENDED; + + /* Process Unlocked */ + __HAL_UNLOCK(hcryp); + } + else +#endif /* USE_HAL_CRYP_SUSPEND_RESUME */ + { + /* Write the input block in the IN FIFO */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++; + } + } + else /*HeaderSize < 4 or HeaderSize >4 & HeaderSize %4 != 0*/ + { + /* Last block optionally pad the data with zeros*/ + for (loopcounter = 0U; loopcounter < (hcryp->Init.HeaderSize % 4U); loopcounter++) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + } + while (loopcounter < 4U) + { + /* pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0x0U; + loopcounter++; + } + } +} + +/** + * @brief Handle CRYP hardware block Timeout when waiting for CCF flag to be raised. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module. + * @param Timeout Timeout duration. + * @retval HAL status + */ +static HAL_StatusTypeDef CRYP_WaitOnCCFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout) +{ + uint32_t tickstart; + + /* Get timeout */ + tickstart = HAL_GetTick(); + + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + return HAL_ERROR; + } + } + } + return HAL_OK; +} + + +#if (USE_HAL_CRYP_SUSPEND_RESUME == 1U) +/** + * @brief In case of message processing suspension, read the Initialization Vector. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module. + * @param Output Pointer to the buffer containing the saved Initialization Vector. + * @note This value has to be stored for reuse by writing the AES_IVRx registers + * as soon as the suspended processing has to be resumed. + * @retval None + */ +static void CRYP_Read_IVRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Output) +{ + uint32_t outputaddr = (uint32_t)Output; + + *(uint32_t*)(outputaddr) = hcryp->Instance->IVR3; + outputaddr+=4U; + *(uint32_t*)(outputaddr) = hcryp->Instance->IVR2; + outputaddr+=4U; + *(uint32_t*)(outputaddr) = hcryp->Instance->IVR1; + outputaddr+=4U; + *(uint32_t*)(outputaddr) = hcryp->Instance->IVR0; +} + +/** + * @brief In case of message processing resumption, rewrite the Initialization + * Vector in the AES_IVRx registers. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module. + * @param Input Pointer to the buffer containing the saved Initialization Vector to + * write back in the CRYP hardware block. + * @note AES must be disabled when reconfiguring the IV values. + * @retval None + */ +static void CRYP_Write_IVRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Input) +{ + uint32_t ivaddr = (uint32_t)Input; + + hcryp->Instance->IVR3 = *(uint32_t*)(ivaddr); + ivaddr+=4U; + hcryp->Instance->IVR2 = *(uint32_t*)(ivaddr); + ivaddr+=4U; + hcryp->Instance->IVR1 = *(uint32_t*)(ivaddr); + ivaddr+=4U; + hcryp->Instance->IVR0 = *(uint32_t*)(ivaddr); +} + +/** + * @brief In case of message GCM/GMAC/CCM processing suspension, + * read the Suspend Registers. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module. + * @param Output Pointer to the buffer containing the saved Suspend Registers. + * @note These values have to be stored for reuse by writing back the AES_SUSPxR registers + * as soon as the suspended processing has to be resumed. + * @retval None + */ +static void CRYP_Read_SuspendRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Output) +{ + uint32_t outputaddr = (uint32_t)Output; + __IO uint32_t count = 0U; + + /* In case of GCM payload phase encryption, check that suspension can be carried out */ + if (READ_BIT(hcryp->Instance->CR, (AES_CR_CHMOD|AES_CR_GCMPH|AES_CR_MODE)) == (CRYP_AES_GCM_GMAC|AES_CR_GCMPH_1|0x0U)) + { + + /* Wait for BUSY flag to be cleared */ + count = 0xFFF; + do + { + count-- ; + if(count == 0U) + { + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + HAL_CRYP_ErrorCallback(hcryp); + return; + } + } + while(HAL_IS_BIT_SET(hcryp->Instance->SR, AES_SR_BUSY)); + + } + + + *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP7R; + outputaddr+=4U; + *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP6R; + outputaddr+=4U; + *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP5R; + outputaddr+=4U; + *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP4R; + outputaddr+=4U; + *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP3R; + outputaddr+=4U; + *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP2R; + outputaddr+=4U; + *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP1R; + outputaddr+=4U; + *(uint32_t*)(outputaddr) = hcryp->Instance->SUSP0R; +} + +/** + * @brief In case of message GCM/GMAC/CCM processing resumption, rewrite the Suspend + * Registers in the AES_SUSPxR registers. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module. + * @param Input Pointer to the buffer containing the saved suspend registers to + * write back in the CRYP hardware block. + * @note AES must be disabled when reconfiguring the suspend registers. + * @retval None + */ +static void CRYP_Write_SuspendRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Input) +{ + uint32_t ivaddr = (uint32_t)Input; + + hcryp->Instance->SUSP7R = *(uint32_t*)(ivaddr); + ivaddr+=4U; + hcryp->Instance->SUSP6R = *(uint32_t*)(ivaddr); + ivaddr+=4U; + hcryp->Instance->SUSP5R = *(uint32_t*)(ivaddr); + ivaddr+=4U; + hcryp->Instance->SUSP4R = *(uint32_t*)(ivaddr); + ivaddr+=4U; + hcryp->Instance->SUSP3R = *(uint32_t*)(ivaddr); + ivaddr+=4U; + hcryp->Instance->SUSP2R = *(uint32_t*)(ivaddr); + ivaddr+=4U; + hcryp->Instance->SUSP1R = *(uint32_t*)(ivaddr); + ivaddr+=4U; + hcryp->Instance->SUSP0R = *(uint32_t*)(ivaddr); +} + +/** + * @brief In case of message GCM/GMAC/CCM processing suspension, read the Key Registers. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module. + * @param Output Pointer to the buffer containing the saved Key Registers. + * @param KeySize Indicates the key size (128 or 256 bits). + * @note These values have to be stored for reuse by writing back the AES_KEYRx registers + * as soon as the suspended processing has to be resumed. + * @retval None + */ +static void CRYP_Read_KeyRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Output, uint32_t KeySize) +{ + uint32_t keyaddr = (uint32_t)Output; + + switch (KeySize) + { + case CRYP_KEYSIZE_256B: + *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey); + keyaddr+=4U; + *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 1U); + keyaddr+=4U; + *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 2U); + keyaddr+=4U; + *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 3U); + keyaddr+=4U; + *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 4U); + keyaddr+=4U; + *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 5U); + keyaddr+=4U; + *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 6U); + keyaddr+=4U; + *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 7U); + break; + case CRYP_KEYSIZE_128B: + *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey); + keyaddr+=4U; + *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 1U); + keyaddr+=4U; + *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 2U); + keyaddr+=4U; + *(uint32_t*)(keyaddr) = *(uint32_t *)(hcryp->Init.pKey + 3U); + break; + default: + break; + } +} + +/** + * @brief In case of message GCM/GMAC (CCM/CMAC when applicable) processing resumption, rewrite the Key + * Registers in the AES_KEYRx registers. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module. + * @param Input Pointer to the buffer containing the saved key registers to + * write back in the CRYP hardware block. + * @param KeySize Indicates the key size (128 or 256 bits) + * @note AES must be disabled when reconfiguring the Key registers. + * @retval None + */ +static void CRYP_Write_KeyRegisters(CRYP_HandleTypeDef *hcryp, uint32_t* Input, uint32_t KeySize) +{ + uint32_t keyaddr = (uint32_t)Input; + + if (KeySize == CRYP_KEYSIZE_256B) + { + hcryp->Instance->KEYR7 = *(uint32_t*)(keyaddr); + keyaddr+=4U; + hcryp->Instance->KEYR6 = *(uint32_t*)(keyaddr); + keyaddr+=4U; + hcryp->Instance->KEYR5 = *(uint32_t*)(keyaddr); + keyaddr+=4U; + hcryp->Instance->KEYR4 = *(uint32_t*)(keyaddr); + keyaddr+=4U; + } + + hcryp->Instance->KEYR3 = *(uint32_t*)(keyaddr); + keyaddr+=4U; + hcryp->Instance->KEYR2 = *(uint32_t*)(keyaddr); + keyaddr+=4U; + hcryp->Instance->KEYR1 = *(uint32_t*)(keyaddr); + keyaddr+=4U; + hcryp->Instance->KEYR0 = *(uint32_t*)(keyaddr); +} + +/** + * @brief Authentication phase resumption in case of GCM/GMAC/CCM process in interrupt mode + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module(Header & HeaderSize) + * @retval None + */ +static void CRYP_PhaseProcessingResume(CRYP_HandleTypeDef *hcryp) +{ + uint32_t loopcounter; + uint16_t lastwordsize; + uint16_t npblb; + uint32_t cr_temp; + + + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_ERR_CLEAR | CRYP_CCF_CLEAR); + + /* Enable computation complete flag and error interrupts */ + __HAL_CRYP_ENABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE); + + /* Enable the CRYP peripheral */ + __HAL_CRYP_ENABLE(hcryp); + + /* Case of header phase resumption =================================================*/ + if (hcryp->Phase == CRYP_PHASE_HEADER_SUSPENDED) + { + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + + /* Select header phase */ + CRYP_SET_PHASE(hcryp, CRYP_PHASE_HEADER); + + if ((((hcryp->Init.HeaderSize) - (hcryp->CrypHeaderCount)) >= 4U)) + { + /* Write the input block in the IN FIFO */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount ); + hcryp->CrypHeaderCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount ); + hcryp->CrypHeaderCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount ); + hcryp->CrypHeaderCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->Init.Header + hcryp->CrypHeaderCount ); + hcryp->CrypHeaderCount++; + } + else /*HeaderSize < 4 or HeaderSize >4 & HeaderSize %4 != 0*/ + { + /* Last block optionally pad the data with zeros*/ + for(loopcounter = 0U; loopcounter < (hcryp->Init.HeaderSize %4U ); loopcounter++) + { + hcryp->Instance->DINR = *(uint32_t*)(hcryp->Init.Header + hcryp->CrypHeaderCount); + hcryp->CrypHeaderCount++ ; + } + while(loopcounter <4U ) + { + /* pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0x0U; + loopcounter++; + } + } + } + /* Case of payload phase resumption =================================================*/ + else + { + if (hcryp->Phase == CRYP_PHASE_PAYLOAD_SUSPENDED) + { + + /* Set the phase */ + hcryp->Phase = CRYP_PHASE_PROCESS; + + /* Select payload phase once the header phase is performed */ + MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_PAYLOAD); + + /* Set to 0 the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, 0U); + + if (((hcryp->Size/4U) - (hcryp->CrypInCount)) >= 4U) + { + /* Write the input block in the IN FIFO */ + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount ); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount ); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount ); + hcryp->CrypInCount++; + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount ); + hcryp->CrypInCount++; + if((hcryp->CrypInCount == hcryp->Size) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) + { + /* Call output transfer complete callback */ +#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1) + /*Call registered Input complete callback*/ + hcryp->InCpltCallback(hcryp); +#else + /*Call legacy weak Input complete callback*/ + HAL_CRYP_InCpltCallback(hcryp); +#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */ + } + } + else /* Last block of payload < 128bit*/ + { + /* Compute the number of padding bytes in last block of payload */ + npblb = (((hcryp->Size/16U)+1U)*16U) - (hcryp->Size); + cr_temp = hcryp->Instance->CR; + if((((cr_temp & AES_CR_MODE) == CRYP_OPERATINGMODE_ENCRYPT) && (hcryp->Init.Algorithm == CRYP_AES_GCM_GMAC)) || + (((cr_temp& AES_CR_MODE) == CRYP_OPERATINGMODE_DECRYPT) && (hcryp->Init.Algorithm == CRYP_AES_CCM))) + { + /* Specify the number of non-valid bytes using NPBLB register*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_NPBLB, ((uint32_t)npblb)<< 20U); + } + + /* Number of valid words (lastwordsize) in last block */ + if ((npblb % 4U) ==0U) + { + lastwordsize = (16U-npblb)/4U; + } + else + { + lastwordsize = ((16U-npblb)/4U) +1U; + } + + /* Last block optionally pad the data with zeros*/ + for(loopcounter = 0U; loopcounter < lastwordsize; loopcounter++) + { + hcryp->Instance->DINR = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount ); + hcryp->CrypInCount++; + } + while(loopcounter < 4U ) + { + /* pad the data with zeros to have a complete block */ + hcryp->Instance->DINR = 0x0U; + loopcounter++; + } + } + } + } +} +#endif /* defined (USE_HAL_CRYP_SUSPEND_RESUME) */ +/** + * @} + */ + + +#endif /* HAL_CRYP_MODULE_ENABLED */ + + +/** + * @} + */ + +/** + * @} + */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cryp_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cryp_ex.c new file mode 100644 index 0000000..e320e5e --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cryp_ex.c @@ -0,0 +1,382 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_cryp_ex.c + * @author MCD Application Team + * @brief CRYPEx HAL module driver. + * This file provides firmware functions to manage the extended + * functionalities of the Cryptography (CRYP) peripheral. + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup CRYPEx + * @{ + */ + + + +#ifdef HAL_CRYP_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @addtogroup CRYPEx_Private_Defines + * @{ + */ + +#define CRYP_PHASE_INIT 0x00000000U /*!< GCM/GMAC (or CCM) init phase */ +#define CRYP_PHASE_HEADER AES_CR_GCMPH_0 /*!< GCM/GMAC or CCM header phase */ +#define CRYP_PHASE_PAYLOAD AES_CR_GCMPH_1 /*!< GCM(/CCM) payload phase */ +#define CRYP_PHASE_FINAL AES_CR_GCMPH /*!< GCM/GMAC or CCM final phase */ + +#define CRYP_OPERATINGMODE_ENCRYPT 0x00000000U /*!< Encryption mode */ +#define CRYP_OPERATINGMODE_KEYDERIVATION AES_CR_MODE_0 /*!< Key derivation mode only used when performing ECB and CBC decryptions */ +#define CRYP_OPERATINGMODE_DECRYPT AES_CR_MODE_1 /*!< Decryption */ +#define CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT AES_CR_MODE /*!< Key derivation and decryption only used when performing ECB and CBC decryptions */ + +#define CRYPEx_PHASE_PROCESS 0x02U /*!< CRYP peripheral is in processing phase */ +#define CRYPEx_PHASE_FINAL 0x03U /*!< CRYP peripheral is in final phase this is relevant only with CCM and GCM modes */ + +/* CTR0 information to use in CCM algorithm */ +#define CRYP_CCM_CTR0_0 0x07FFFFFFU +#define CRYP_CCM_CTR0_3 0xFFFFFF00U + +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions---------------------------------------------------------*/ +/** @addtogroup CRYPEx_Exported_Functions + * @{ + */ + +/** @defgroup CRYPEx_Exported_Functions_Group1 Extended AES processing functions + * @brief Extended processing functions. + * +@verbatim + ============================================================================== + ##### Extended AES processing functions ##### + ============================================================================== + [..] This section provides functions allowing to generate the authentication + TAG in Polling mode + (#)HAL_CRYPEx_AESGCM_GenerateAuthTAG + (#)HAL_CRYPEx_AESCCM_GenerateAuthTAG + they should be used after Encrypt/Decrypt operation. + +@endverbatim + * @{ + */ + +/** + * @brief generate the GCM authentication TAG. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @param AuthTag Pointer to the authentication buffer + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRYPEx_AESGCM_GenerateAuthTAG(CRYP_HandleTypeDef *hcryp, uint32_t *AuthTag, uint32_t Timeout) +{ + uint32_t tickstart; + uint64_t headerlength = (uint64_t)hcryp->Init.HeaderSize * 32U; /* Header length in bits */ + uint64_t inputlength = (uint64_t)hcryp->SizesSum * 8U; /* input length in bits */ + uint32_t tagaddr = (uint32_t)AuthTag; + + if (hcryp->State == HAL_CRYP_STATE_READY) + { + /* Process locked */ + __HAL_LOCK(hcryp); + + /* Change the CRYP peripheral state */ + hcryp->State = HAL_CRYP_STATE_BUSY; + + /* Check if initialization phase has already been performed */ + if (hcryp->Phase == CRYPEx_PHASE_PROCESS) + { + /* Change the CRYP phase */ + hcryp->Phase = CRYPEx_PHASE_FINAL; + } + else /* Initialization phase has not been performed*/ + { + /* Disable the Peripheral */ + __HAL_CRYP_DISABLE(hcryp); + + /* Sequence error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_AUTH_TAG_SEQUENCE; + + /* Change the CRYP peripheral state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + + /* Select final phase */ + MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_FINAL); + + /* Set the encrypt operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT); + + /*TinyAES peripheral from V3.1.1 : data has to be inserted normally (no swapping)*/ + /* Write into the AES_DINR register the number of bits in header (64 bits) + followed by the number of bits in the payload */ + + hcryp->Instance->DINR = 0U; + hcryp->Instance->DINR = (uint32_t)(headerlength); + hcryp->Instance->DINR = 0U; + hcryp->Instance->DINR = (uint32_t)(inputlength); + + /* Wait for CCF flag to be raised */ + tickstart = HAL_GetTick(); + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout)||(Timeout == 0U)) + { + /* Disable the CRYP peripheral clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + } + } + + /* Read the authentication TAG in the output FIFO */ + *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR; + tagaddr += 4U; + *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR; + tagaddr += 4U; + *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR; + tagaddr += 4U; + *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR; + + /* Clear CCF flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + /* Disable the peripheral */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change the CRYP peripheral state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + } + else + { + /* Busy error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY; + return HAL_ERROR; + } + /* Return function status */ + return HAL_OK; +} + +/** + * @brief AES CCM Authentication TAG generation. + * @param hcryp pointer to a CRYP_HandleTypeDef structure that contains + * the configuration information for CRYP module + * @param AuthTag Pointer to the authentication buffer + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_CRYPEx_AESCCM_GenerateAuthTAG(CRYP_HandleTypeDef *hcryp, uint32_t *AuthTag, uint32_t Timeout) +{ + uint32_t tagaddr = (uint32_t)AuthTag; + uint32_t tickstart; + + if (hcryp->State == HAL_CRYP_STATE_READY) + { + /* Process locked */ + __HAL_LOCK(hcryp); + + /* Disable interrupts in case they were kept enabled to proceed + a single message in several iterations */ + __HAL_CRYP_DISABLE_IT(hcryp, CRYP_IT_CCFIE | CRYP_IT_ERRIE); + + /* Change the CRYP peripheral state */ + hcryp->State = HAL_CRYP_STATE_BUSY; + + /* Check if initialization phase has already been performed */ + if (hcryp->Phase == CRYPEx_PHASE_PROCESS) + { + /* Change the CRYP phase */ + hcryp->Phase = CRYPEx_PHASE_FINAL; + } + else /* Initialization phase has not been performed*/ + { + /* Disable the peripheral */ + __HAL_CRYP_DISABLE(hcryp); + + /* Sequence error code field */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_AUTH_TAG_SEQUENCE; + + /* Change the CRYP peripheral state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + /* Select final phase */ + MODIFY_REG(hcryp->Instance->CR, AES_CR_GCMPH, CRYP_PHASE_FINAL); + + /* Set encrypt operating mode*/ + MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_ENCRYPT); + + /* Wait for CCF flag to be raised */ + tickstart = HAL_GetTick(); + while (HAL_IS_BIT_CLR(hcryp->Instance->SR, AES_SR_CCF)) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) ||(Timeout == 0U)) + { + /* Disable the CRYP peripheral Clock */ + __HAL_CRYP_DISABLE(hcryp); + + /* Change state */ + hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT; + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + return HAL_ERROR; + } + } + } + + /* Read the authentication TAG in the output FIFO */ + *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR; + tagaddr += 4U; + *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR; + tagaddr += 4U; + *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR; + tagaddr += 4U; + *(uint32_t *)(tagaddr) = hcryp->Instance->DOUTR; + + /* Clear CCF Flag */ + __HAL_CRYP_CLEAR_FLAG(hcryp, CRYP_CCF_CLEAR); + + + /* Change the CRYP peripheral state */ + hcryp->State = HAL_CRYP_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hcryp); + + /* Disable CRYP */ + __HAL_CRYP_DISABLE(hcryp); + } + else + { + /* Busy error code field */ + hcryp->ErrorCode = HAL_CRYP_ERROR_BUSY; + return HAL_ERROR; + } + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup CRYPEx_Exported_Functions_Group2 Extended AES Key Derivations functions + * @brief Extended Key Derivations functions. + * +@verbatim + ============================================================================== + ##### Key Derivation functions ##### + ============================================================================== + [..] This section provides functions allowing to Enable or Disable the + the AutoKeyDerivation parameter in CRYP_HandleTypeDef structure + These function are allowed only in TinyAES peripheral. +@endverbatim + * @{ + */ + +/** + * @brief AES enable key derivation functions + * @param hcryp pointer to a CRYP_HandleTypeDef structure. + */ +void HAL_CRYPEx_EnableAutoKeyDerivation(CRYP_HandleTypeDef *hcryp) +{ + if (hcryp->State == HAL_CRYP_STATE_READY) + { + hcryp->AutoKeyDerivation = ENABLE; + } + else + { + /* Busy error code field */ + hcryp->ErrorCode = HAL_CRYP_ERROR_BUSY; + } +} +/** + * @brief AES disable key derivation functions + * @param hcryp pointer to a CRYP_HandleTypeDef structure. + */ +void HAL_CRYPEx_DisableAutoKeyDerivation(CRYP_HandleTypeDef *hcryp) +{ + if (hcryp->State == HAL_CRYP_STATE_READY) + { + hcryp->AutoKeyDerivation = DISABLE; + } + else + { + /* Busy error code field */ + hcryp->ErrorCode = HAL_CRYP_ERROR_BUSY; + } +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_CRYP_MODULE_ENABLED */ + + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c new file mode 100644 index 0000000..096128d --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c @@ -0,0 +1,1118 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_dma.c + * @author MCD Application Team + * @brief DMA HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Direct Memory Access (DMA) peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral State and errors functions + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Enable and configure the peripheral to be connected to the DMA Channel + (except for internal SRAM / FLASH memories: no initialization is + necessary). Please refer to the Reference manual for connection between peripherals + and DMA requests. + + (#) For a given Channel, program the required configuration through the following parameters: + Channel request, Transfer Direction, Source and Destination data formats, + Circular or Normal mode, Channel Priority level, Source and Destination Increment mode + using HAL_DMA_Init() function. + + Prior to HAL_DMA_Init the peripheral clock shall be enabled for both DMA & DMAMUX + thanks to: + (##) DMA1 or DMA2: __HAL_RCC_DMA1_CLK_ENABLE() or __HAL_RCC_DMA2_CLK_ENABLE() ; + (##) DMAMUX1: __HAL_RCC_DMAMUX1_CLK_ENABLE(); + + (#) Use HAL_DMA_GetState() function to return the DMA state and HAL_DMA_GetError() in case of error + detection. + + (#) Use HAL_DMA_Abort() function to abort the current transfer + + -@- In Memory-to-Memory transfer mode, Circular mode is not allowed. + + *** Polling mode IO operation *** + ================================= + [..] + (+) Use HAL_DMA_Start() to start DMA transfer after the configuration of Source + address and destination address and the Length of data to be transferred + (+) Use HAL_DMA_PollForTransfer() to poll for the end of current transfer, in this + case a fixed Timeout can be configured by User depending from his application. + + *** Interrupt mode IO operation *** + =================================== + [..] + (+) Configure the DMA interrupt priority using HAL_NVIC_SetPriority() + (+) Enable the DMA IRQ handler using HAL_NVIC_EnableIRQ() + (+) Use HAL_DMA_Start_IT() to start DMA transfer after the configuration of + Source address and destination address and the Length of data to be transferred. + In this case the DMA interrupt is configured + (+) Use HAL_DMA_IRQHandler() called under DMA_IRQHandler() Interrupt subroutine + (+) At the end of data transfer HAL_DMA_IRQHandler() function is executed and user can + add his own function to register callbacks with HAL_DMA_RegisterCallback(). + + *** DMA HAL driver macros list *** + ============================================= + [..] + Below the list of macros in DMA HAL driver. + + (+) __HAL_DMA_ENABLE: Enable the specified DMA Channel. + (+) __HAL_DMA_DISABLE: Disable the specified DMA Channel. + (+) __HAL_DMA_GET_FLAG: Get the DMA Channel pending flags. + (+) __HAL_DMA_CLEAR_FLAG: Clear the DMA Channel pending flags. + (+) __HAL_DMA_ENABLE_IT: Enable the specified DMA Channel interrupts. + (+) __HAL_DMA_DISABLE_IT: Disable the specified DMA Channel interrupts. + (+) __HAL_DMA_GET_IT_SOURCE: Check whether the specified DMA Channel interrupt is enabled or not. + + [..] + (@) You can refer to the DMA HAL driver header file for more useful macros + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup DMA DMA + * @brief DMA HAL module driver + * @{ + */ + +#ifdef HAL_DMA_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup DMA_Private_Functions DMA Private Functions + * @{ + */ +static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength); +static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma); +static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma); + +/** + * @} + */ + +/* Exported functions ---------------------------------------------------------*/ + +/** @defgroup DMA_Exported_Functions DMA Exported Functions + * @{ + */ + +/** @defgroup DMA_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and de-initialization functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] + This section provides functions allowing to initialize the DMA Channel source + and destination addresses, incrementation and data sizes, transfer direction, + circular/normal mode selection, memory-to-memory mode selection and Channel priority value. + [..] + The HAL_DMA_Init() function follows the DMA configuration procedures as described in + reference manual. + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the DMA according to the specified + * parameters in the DMA_InitTypeDef and initialize the associated handle. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma) +{ + uint32_t tmp; + + /* Check the DMA handle allocation */ + if (hdma == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + assert_param(IS_DMA_DIRECTION(hdma->Init.Direction)); + assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc)); + assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc)); + assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment)); + assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment)); + assert_param(IS_DMA_MODE(hdma->Init.Mode)); + assert_param(IS_DMA_PRIORITY(hdma->Init.Priority)); + + assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request)); + +#if defined(DMA2) + /* Compute the channel index */ + if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1)) + { + /* DMA1 */ + hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U; + hdma->DmaBaseAddress = DMA1; + } + else + { + /* DMA2 */ + hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U; + hdma->DmaBaseAddress = DMA2; + } +#else + /* DMA1 */ + hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U; + hdma->DmaBaseAddress = DMA1; +#endif + + /* Change DMA peripheral state */ + hdma->State = HAL_DMA_STATE_BUSY; + + /* Get the CR register value */ + tmp = hdma->Instance->CCR; + + /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */ + tmp &= ((uint32_t)~(DMA_CCR_PL | DMA_CCR_MSIZE | DMA_CCR_PSIZE | + DMA_CCR_MINC | DMA_CCR_PINC | DMA_CCR_CIRC | + DMA_CCR_DIR | DMA_CCR_MEM2MEM)); + + /* Prepare the DMA Channel configuration */ + tmp |= hdma->Init.Direction | + hdma->Init.PeriphInc | hdma->Init.MemInc | + hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment | + hdma->Init.Mode | hdma->Init.Priority; + + /* Write to DMA Channel CR register */ + hdma->Instance->CCR = tmp; + + /* Initialize parameters for DMAMUX channel : + DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask + */ + DMA_CalcDMAMUXChannelBaseAndMask(hdma); + + if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY) + { + /* if memory to memory force the request to 0*/ + hdma->Init.Request = DMA_REQUEST_MEM2MEM; + } + + /* Set peripheral request to DMAMUX channel */ + hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID); + + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3))) + { + /* Initialize parameters for DMAMUX request generator : + DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask + */ + DMA_CalcDMAMUXRequestGenBaseAndMask(hdma); + + /* Reset the DMAMUX request generator register*/ + hdma->DMAmuxRequestGen->RGCR = 0U; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + else + { + hdma->DMAmuxRequestGen = 0U; + hdma->DMAmuxRequestGenStatus = 0U; + hdma->DMAmuxRequestGenStatusMask = 0U; + } + + /* Initialize the error code */ + hdma->ErrorCode = HAL_DMA_ERROR_NONE; + + /* Initialize the DMA state*/ + hdma->State = HAL_DMA_STATE_READY; + + /* Allocate lock resource and initialize it */ + hdma->Lock = HAL_UNLOCKED; + + return HAL_OK; +} + +/** + * @brief DeInitialize the DMA peripheral. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma) +{ + + /* Check the DMA handle allocation */ + if (NULL == hdma) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + + /* Disable the selected DMA Channelx */ + __HAL_DMA_DISABLE(hdma); + +#if defined(DMA2) + /* Compute the channel index */ + if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1)) + { + /* DMA1 */ + hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U; + hdma->DmaBaseAddress = DMA1; + } + else + { + /* DMA2 */ + hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U; + hdma->DmaBaseAddress = DMA2; + } +#else + /* DMA1 */ + hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U; + hdma->DmaBaseAddress = DMA1; +#endif + + /* Reset DMA Channel control register */ + hdma->Instance->CCR = 0U; + + /* Clear all flags */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU)); + + /* Initialize parameters for DMAMUX channel : + DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */ + + DMA_CalcDMAMUXChannelBaseAndMask(hdma); + + /* Reset the DMAMUX channel that corresponds to the DMA channel */ + hdma->DMAmuxChannel->CCR = 0U; + + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + /* Reset Request generator parameters if any */ + if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3))) + { + /* Initialize parameters for DMAMUX request generator : + DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask + */ + DMA_CalcDMAMUXRequestGenBaseAndMask(hdma); + + /* Reset the DMAMUX request generator register*/ + hdma->DMAmuxRequestGen->RGCR = 0U; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + + hdma->DMAmuxRequestGen = 0U; + hdma->DMAmuxRequestGenStatus = 0U; + hdma->DMAmuxRequestGenStatusMask = 0U; + + /* Clean callbacks */ + hdma->XferCpltCallback = NULL; + hdma->XferHalfCpltCallback = NULL; + hdma->XferErrorCallback = NULL; + hdma->XferAbortCallback = NULL; + + /* Initialize the error code */ + hdma->ErrorCode = HAL_DMA_ERROR_NONE; + + /* Initialize the DMA state */ + hdma->State = HAL_DMA_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hdma); + + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup DMA_Exported_Functions_Group2 Input and Output operation functions + * @brief Input and Output operation functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure the source, destination address and data length and Start DMA transfer + (+) Configure the source, destination address and data length and + Start DMA transfer with interrupt + (+) Abort DMA transfer + (+) Poll for transfer complete + (+) Handle DMA interrupt request + +@endverbatim + * @{ + */ + +/** + * @brief Start the DMA Transfer. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @param SrcAddress The source memory Buffer address + * @param DstAddress The destination memory Buffer address + * @param DataLength The length of data to be transferred from source to destination + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_DMA_BUFFER_SIZE(DataLength)); + + /* Process locked */ + __HAL_LOCK(hdma); + + if (HAL_DMA_STATE_READY == hdma->State) + { + /* Change DMA peripheral state */ + hdma->State = HAL_DMA_STATE_BUSY; + hdma->ErrorCode = HAL_DMA_ERROR_NONE; + + /* Disable the peripheral */ + __HAL_DMA_DISABLE(hdma); + + /* Configure the source, destination address and the data length & clear flags*/ + DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength); + + /* Enable the Peripheral */ + __HAL_DMA_ENABLE(hdma); + } + else + { + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + status = HAL_BUSY; + } + return status; +} + +/** + * @brief Start the DMA Transfer with interrupt enabled. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @param SrcAddress The source memory Buffer address + * @param DstAddress The destination memory Buffer address + * @param DataLength The length of data to be transferred from source to destination + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_DMA_BUFFER_SIZE(DataLength)); + + /* Process locked */ + __HAL_LOCK(hdma); + + if (HAL_DMA_STATE_READY == hdma->State) + { + /* Change DMA peripheral state */ + hdma->State = HAL_DMA_STATE_BUSY; + hdma->ErrorCode = HAL_DMA_ERROR_NONE; + + /* Disable the peripheral */ + __HAL_DMA_DISABLE(hdma); + + /* Configure the source, destination address and the data length & clear flags*/ + DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength); + + /* Enable the transfer complete interrupt */ + /* Enable the transfer Error interrupt */ + if (NULL != hdma->XferHalfCpltCallback) + { + /* Enable the Half transfer complete interrupt as well */ + __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)); + } + else + { + __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT); + __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE)); + } + + /* Check if DMAMUX Synchronization is enabled*/ + if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U) + { + /* Enable DMAMUX sync overrun IT*/ + hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE; + } + + if (hdma->DMAmuxRequestGen != 0U) + { + /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/ + /* enable the request gen overrun IT*/ + hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE; + } + + /* Enable the Peripheral */ + __HAL_DMA_ENABLE(hdma); + } + else + { + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + /* Remain BUSY */ + status = HAL_BUSY; + } + return status; +} + +/** + * @brief Abort the DMA Transfer. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma) +{ + + /* Check the DMA peripheral handle */ + if (NULL == hdma) + { + return HAL_ERROR; + } + + /* Check the DMA peripheral state */ + if(hdma->State != HAL_DMA_STATE_BUSY) + { + hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + return HAL_ERROR; + } + else + { + /* Disable DMA IT */ + __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)); + + /* disable the DMAMUX sync overrun IT*/ + hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE; + + /* Disable the channel */ + __HAL_DMA_DISABLE(hdma); + + /* Clear all flags */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU)); + + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + if (hdma->DMAmuxRequestGen != 0U) + { + /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/ + /* disable the request gen overrun IT*/ + hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + } + + return HAL_OK; +} + +/** + * @brief Aborts the DMA Transfer in Interrupt mode. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (HAL_DMA_STATE_BUSY != hdma->State) + { + /* no transfer ongoing */ + hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER; + + status = HAL_ERROR; + } + else + { + /* Disable DMA IT */ + __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)); + + /* Disable the channel */ + __HAL_DMA_DISABLE(hdma); + + /* disable the DMAMUX sync overrun IT*/ + hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE; + + /* Clear all flags */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU)); + + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + if (hdma->DMAmuxRequestGen != 0U) + { + /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/ + /* disable the request gen overrun IT*/ + hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + /* Call User Abort callback */ + if (hdma->XferAbortCallback != NULL) + { + hdma->XferAbortCallback(hdma); + } + } + return status; +} + +/** + * @brief Polling for transfer complete. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @param CompleteLevel Specifies the DMA level complete. + * @param Timeout Timeout duration. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout) +{ + uint32_t temp; + uint32_t tickstart; + + if (HAL_DMA_STATE_BUSY != hdma->State) + { + /* no transfer ongoing */ + hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER; + __HAL_UNLOCK(hdma); + return HAL_ERROR; + } + + /* Polling mode not supported in circular mode */ + if ((hdma->Instance->CCR & DMA_CCR_CIRC) != 0U) + { + hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED; + return HAL_ERROR; + } + + /* Get the level transfer complete flag */ + if (HAL_DMA_FULL_TRANSFER == CompleteLevel) + { + /* Transfer Complete flag */ + temp = DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU); + } + else + { + /* Half Transfer Complete flag */ + temp = DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU); + } + + /* Get tick */ + tickstart = HAL_GetTick(); + + while((hdma->DmaBaseAddress->ISR & temp) == 0U) + { + if((hdma->DmaBaseAddress->ISR & (DMA_FLAG_TE1 << (hdma->ChannelIndex& 0x1CU))) != 0U) + { + /* When a DMA transfer error occurs */ + /* A hardware clear of its EN bits is performed */ + /* Clear all flags */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU)); + + /* Update error code */ + hdma->ErrorCode = HAL_DMA_ERROR_TE; + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + return HAL_ERROR; + } + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U)) + { + /* Update error code */ + hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT; + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + return HAL_ERROR; + } + } + } + + /*Check for DMAMUX Request generator (if used) overrun status */ + if (hdma->DMAmuxRequestGen != 0U) + { + /* if using DMAMUX request generator Check for DMAMUX request generator overrun */ + if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U) + { + /* Disable the request gen overrun interrupt */ + hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE; + + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN; + } + } + + /* Check for DMAMUX Synchronization overrun */ + if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U) + { + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_SYNC; + } + + if (HAL_DMA_FULL_TRANSFER == CompleteLevel) + { + /* Clear the transfer complete flag */ + hdma->DmaBaseAddress->IFCR = (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)); + + /* The selected Channelx EN bit is cleared (DMA is disabled and + all transfers are complete) */ + hdma->State = HAL_DMA_STATE_READY; + } + else + { + /* Clear the half transfer complete flag */ + hdma->DmaBaseAddress->IFCR = (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)); + } + + /* Process unlocked */ + __HAL_UNLOCK(hdma); + + return HAL_OK; +} + +/** + * @brief Handle DMA interrupt request. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval None + */ +void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma) +{ + uint32_t flag_it = hdma->DmaBaseAddress->ISR; + uint32_t source_it = hdma->Instance->CCR; + + /* Half Transfer Complete Interrupt management ******************************/ + if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U)) + { + /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */ + if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U) + { + /* Disable the half transfer interrupt */ + __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT); + } + /* Clear the half transfer complete flag */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU)); + + /* DMA peripheral state is not updated in Half Transfer */ + /* but in Transfer Complete case */ + + if (hdma->XferHalfCpltCallback != NULL) + { + /* Half transfer callback */ + hdma->XferHalfCpltCallback(hdma); + } + } + + /* Transfer Complete Interrupt management ***********************************/ + else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U)) + { + if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U) + { + /* Disable the transfer complete and error interrupt */ + __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC); + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + } + /* Clear the transfer complete flag */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU)); + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + if (hdma->XferCpltCallback != NULL) + { + /* Transfer complete callback */ + hdma->XferCpltCallback(hdma); + } + } + + /* Transfer Error Interrupt management **************************************/ + else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))!= 0U) && ((source_it & DMA_IT_TE) != 0U)) + { + /* When a DMA transfer error occurs */ + /* A hardware clear of its EN bits is performed */ + /* Disable ALL DMA IT */ + __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE)); + + /* Clear all flags */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU)); + + /* Update error code */ + hdma->ErrorCode = HAL_DMA_ERROR_TE; + + /* Change the DMA state */ + hdma->State = HAL_DMA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hdma); + + if (hdma->XferErrorCallback != NULL) + { + /* Transfer error callback */ + hdma->XferErrorCallback(hdma); + } + } + else + { + /* Nothing To Do */ + } + return; +} + +/** + * @brief Register callbacks + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @param CallbackID User Callback identifer + * a HAL_DMA_CallbackIDTypeDef ENUM as parameter. + * @param pCallback Pointer to private callbacsk function which has pointer to + * a DMA_HandleTypeDef structure as parameter. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma)) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hdma); + + if (HAL_DMA_STATE_READY == hdma->State) + { + switch (CallbackID) + { + case HAL_DMA_XFER_CPLT_CB_ID: + hdma->XferCpltCallback = pCallback; + break; + + case HAL_DMA_XFER_HALFCPLT_CB_ID: + hdma->XferHalfCpltCallback = pCallback; + break; + + case HAL_DMA_XFER_ERROR_CB_ID: + hdma->XferErrorCallback = pCallback; + break; + + case HAL_DMA_XFER_ABORT_CB_ID: + hdma->XferAbortCallback = pCallback; + break; + + default: + status = HAL_ERROR; + break; + } + } + else + { + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hdma); + + return status; +} + +/** + * @brief UnRegister callbacks + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @param CallbackID User Callback identifer + * a HAL_DMA_CallbackIDTypeDef ENUM as parameter. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hdma); + + if (HAL_DMA_STATE_READY == hdma->State) + { + switch (CallbackID) + { + case HAL_DMA_XFER_CPLT_CB_ID: + hdma->XferCpltCallback = NULL; + break; + + case HAL_DMA_XFER_HALFCPLT_CB_ID: + hdma->XferHalfCpltCallback = NULL; + break; + + case HAL_DMA_XFER_ERROR_CB_ID: + hdma->XferErrorCallback = NULL; + break; + + case HAL_DMA_XFER_ABORT_CB_ID: + hdma->XferAbortCallback = NULL; + break; + + case HAL_DMA_XFER_ALL_CB_ID: + hdma->XferCpltCallback = NULL; + hdma->XferHalfCpltCallback = NULL; + hdma->XferErrorCallback = NULL; + hdma->XferAbortCallback = NULL; + break; + + default: + status = HAL_ERROR; + break; + } + } + else + { + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hdma); + + return status; +} + +/** + * @} + */ + + + +/** @defgroup DMA_Exported_Functions_Group3 Peripheral State and Errors functions + * @brief Peripheral State and Errors functions + * +@verbatim + =============================================================================== + ##### Peripheral State and Errors functions ##### + =============================================================================== + [..] + This subsection provides functions allowing to + (+) Check the DMA state + (+) Get error code + +@endverbatim + * @{ + */ + +/** + * @brief Return the DMA handle state. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval HAL state + */ +HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma) +{ + /* Return DMA handle state */ + return hdma->State; +} + +/** + * @brief Return the DMA error code. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval DMA Error Code + */ +uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma) +{ + return hdma->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup DMA_Private_Functions + * @{ + */ + +/** + * @brief Sets the DMA Transfer parameter. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @param SrcAddress The source memory Buffer address + * @param DstAddress The destination memory Buffer address + * @param DataLength The length of data to be transferred from source to destination + * @retval HAL status + */ +static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) +{ + /* Clear the DMAMUX synchro overrun flag */ + hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask; + + if (hdma->DMAmuxRequestGen != 0U) + { + /* Clear the DMAMUX request generator overrun flag */ + hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask; + } + + /* Clear all flags */ + hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU)); + + /* Configure DMA Channel data length */ + hdma->Instance->CNDTR = DataLength; + + /* Memory to Peripheral */ + if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) + { + /* Configure DMA Channel destination address */ + hdma->Instance->CPAR = DstAddress; + + /* Configure DMA Channel source address */ + hdma->Instance->CMAR = SrcAddress; + } + /* Peripheral to Memory */ + else + { + /* Configure DMA Channel source address */ + hdma->Instance->CPAR = SrcAddress; + + /* Configure DMA Channel destination address */ + hdma->Instance->CMAR = DstAddress; + } +} + +/** + * @brief Updates the DMA handle with the DMAMUX channel and status mask depending on channel number + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval None + */ +static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma) +{ + uint32_t channel_number; + + /* check if instance is not outside the DMA channel range */ +#if defined(DMA2) + if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1) + { + /* DMA1 */ + hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U)); + } + else + { + /* DMA2 */ + hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U)); + } +#else + /* DMA1 */ + hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U)); +#endif + channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U; + hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus; + hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU); +} + +/** + * @brief Updates the DMA handle with the DMAMUX request generator params + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA Channel. + * @retval None + */ + +static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma) +{ + uint32_t request = hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID; + + /* DMA Channels are connected to DMAMUX1 request generator blocks*/ + hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U))); + + hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus; + + /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/ + hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U); +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_DMA_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c new file mode 100644 index 0000000..fe223c6 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c @@ -0,0 +1,296 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_dma_ex.c + * @author MCD Application Team + * @brief DMA Extension HAL module driver + * This file provides firmware functions to manage the following + * functionalities of the DMA Extension peripheral: + * + Extended features functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The DMA Extension HAL driver can be used as follows: + + (+) Configure the DMA_MUX Synchronization Block using HAL_DMAEx_ConfigMuxSync function. + (+) Configure the DMA_MUX Request Generator Block using HAL_DMAEx_ConfigMuxRequestGenerator function. + Functions HAL_DMAEx_EnableMuxRequestGenerator and HAL_DMAEx_DisableMuxRequestGenerator can then be used + to respectively enable/disable the request generator. + + (+) To handle the DMAMUX Interrupts, the function HAL_DMAEx_MUX_IRQHandler should be called from + the DMAMUX IRQ handler i.e DMAMUX1_OVR_IRQHandler. + As only one interrupt line is available for all DMAMUX channels and request generators , HAL_DMAEx_MUX_IRQHandler should be + called with, as parameter, the appropriate DMA handle as many as used DMAs in the user project + (exception done if a given DMA is not using the DMAMUX SYNC block neither a request generator) + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup DMAEx DMAEx + * @brief DMA Extended HAL module driver + * @{ + */ + +#ifdef HAL_DMA_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private Constants ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + + +/** @defgroup DMAEx_Exported_Functions DMAEx Exported Functions + * @{ + */ + +/** @defgroup DMAEx_Exported_Functions_Group1 DMAEx Extended features functions + * @brief Extended features functions + * +@verbatim + =============================================================================== + ##### Extended features functions ##### + =============================================================================== + [..] This section provides functions allowing to: + + (+) Configure the DMAMUX Synchronization Block using HAL_DMAEx_ConfigMuxSync function. + (+) Configure the DMAMUX Request Generator Block using HAL_DMAEx_ConfigMuxRequestGenerator function. + Functions HAL_DMAEx_EnableMuxRequestGenerator and HAL_DMAEx_DisableMuxRequestGenerator can then be used + to respectively enable/disable the request generator. + +@endverbatim + * @{ + */ + +/** + * @brief Configure the DMAMUX synchronization parameters for a given DMA channel (instance). + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA channel. + * @param pSyncConfig Pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig) +{ + /* Check the parameters */ + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + + assert_param(IS_DMAMUX_SYNC_SIGNAL_ID(pSyncConfig->SyncSignalID)); + assert_param(IS_DMAMUX_SYNC_POLARITY(pSyncConfig-> SyncPolarity)); + assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable)); + assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable)); + assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber)); + + /*Check if the DMA state is ready */ + if (hdma->State == HAL_DMA_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hdma); + + /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/ + MODIFY_REG(hdma->DMAmuxChannel->CCR, \ + (DMAMUX_CxCR_SYNC_ID | DMAMUX_CxCR_NBREQ | DMAMUX_CxCR_SPOL | DMAMUX_CxCR_SE | DMAMUX_CxCR_EGE), \ + (pSyncConfig->SyncSignalID | \ + ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \ + pSyncConfig->SyncPolarity | \ + ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \ + ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos))); + + /* Process UnLocked */ + __HAL_UNLOCK(hdma); + + return HAL_OK; + } + else + { + /*DMA State not Ready*/ + return HAL_ERROR; + } +} + +/** + * @brief Configure the DMAMUX request generator block used by the given DMA channel (instance). + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA channel. +* @param pRequestGeneratorConfig Pointer to HAL_DMA_MuxRequestGeneratorConfigTypeDef : + * contains the request generator parameters. + * + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_ConfigMuxRequestGenerator(DMA_HandleTypeDef *hdma, HAL_DMA_MuxRequestGeneratorConfigTypeDef *pRequestGeneratorConfig) +{ + /* Check the parameters */ + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + + assert_param(IS_DMAMUX_REQUEST_GEN_SIGNAL_ID(pRequestGeneratorConfig->SignalID)); + assert_param(IS_DMAMUX_REQUEST_GEN_POLARITY(pRequestGeneratorConfig->Polarity)); + assert_param(IS_DMAMUX_REQUEST_GEN_REQUEST_NUMBER(pRequestGeneratorConfig->RequestNumber)); + + /* check if the DMA state is ready + and DMA is using a DMAMUX request generator block + */ + if ((hdma->State == HAL_DMA_STATE_READY) && (hdma->DMAmuxRequestGen != 0U)) + { + /* Process Locked */ + __HAL_LOCK(hdma); + + /* Set the request generator new parameters*/ + WRITE_REG(hdma->DMAmuxRequestGen->RGCR, (pRequestGeneratorConfig->SignalID | \ + pRequestGeneratorConfig->Polarity | \ + ((pRequestGeneratorConfig->RequestNumber - 1U) << DMAMUX_RGxCR_GNBREQ_Pos))); + + /* Process UnLocked */ + __HAL_UNLOCK(hdma); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Enable the DMAMUX request generator block used by the given DMA channel (instance). + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_EnableMuxRequestGenerator(DMA_HandleTypeDef *hdma) +{ + /* Check the parameters */ + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + + /* check if the DMA state is ready + and DMA is using a DMAMUX request generator block + */ + if ((hdma->State != HAL_DMA_STATE_RESET) && (hdma->DMAmuxRequestGen != 0U)) + { + /* Enable the request generator*/ + SET_BIT(hdma->DMAmuxRequestGen->RGCR, DMAMUX_RGxCR_GE); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Disable the DMAMUX request generator block used by the given DMA channel (instance). + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA channel. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_DMAEx_DisableMuxRequestGenerator(DMA_HandleTypeDef *hdma) +{ + /* Check the parameters */ + assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance)); + + /* check if the DMA state is ready + and DMA is using a DMAMUX request generator block + */ + if ((hdma->State != HAL_DMA_STATE_RESET) && (hdma->DMAmuxRequestGen != 0)) + { + /* Disable the request generator*/ + CLEAR_BIT(hdma->DMAmuxRequestGen->RGCR, DMAMUX_RGxCR_GE); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Handles DMAMUX interrupt request. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA channel. + * @retval None + */ +void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma) +{ + /* Check for DMAMUX Synchronization overrun */ + if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U) + { + /* Disable the synchro overrun interrupt */ + CLEAR_BIT(hdma->DMAmuxChannel->CCR, DMAMUX_CxCR_SOIE); + + /* Clear the DMAMUX synchro overrun flag */ + WRITE_REG(hdma->DMAmuxChannelStatus->CFR, hdma->DMAmuxChannelStatusMask); + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_SYNC; + + if (hdma->XferErrorCallback != NULL) + { + /* Transfer error callback */ + hdma->XferErrorCallback(hdma); + } + } + + if (hdma->DMAmuxRequestGen != 0U) + { + /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */ + if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U) + { + /* Disable the request gen overrun interrupt */ + CLEAR_BIT(hdma->DMAmuxRequestGen->RGCR, DMAMUX_RGxCR_OIE); + + /* Clear the DMAMUX request generator overrun flag */ + WRITE_REG(hdma->DMAmuxRequestGenStatus->RGCFR, hdma->DMAmuxRequestGenStatusMask); + + /* Update error code */ + hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN; + + if (hdma->XferErrorCallback != NULL) + { + /* Transfer error callback */ + hdma->XferErrorCallback(hdma); + } + } + } +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_DMA_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c new file mode 100644 index 0000000..a6086b1 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c @@ -0,0 +1,641 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_exti.c + * @author MCD Application Team + * @brief EXTI HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the General Purpose Input/Output (EXTI) peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + @verbatim + ============================================================================== + ##### EXTI Peripheral features ##### + ============================================================================== + [..] + (+) Each Exti line can be configured within this driver. + + (+) Exti line can be configured in 3 different modes + (++) Interrupt + (++) Event + (++) Both of them + + (+) Configurable Exti lines can be configured with 3 different triggers + (++) Rising + (++) Falling + (++) Both of them + + (+) When set in interrupt mode, configurable Exti lines have one + interrupt pending register: + (++) Trigger request occurred + + (+) Exti lines 0 to 15 are linked to gpio pin number 0 to 15. Gpio port can + be selected throught multiplexer. + + ##### How to use this driver ##### + ============================================================================== + [..] + + (#) Configure the EXTI line using HAL_EXTI_SetConfigLine(). + (++) Choose the interrupt line number by setting "Line" member from + EXTI_ConfigTypeDef structure. + (++) Configure the interrupt and/or event mode using "Mode" member from + EXTI_ConfigTypeDef structure. + (++) For configurable lines, configure rising and/or falling trigger + "Trigger" member from EXTI_ConfigTypeDef structure. + (++) For Exti lines linked to gpio, choose gpio port using "GPIOSel" + member from GPIO_InitTypeDef structure. + + (#) Get current Exti configuration of a dedicated line using + HAL_EXTI_GetConfigLine(). + (++) Provide exiting handle as parameter. + (++) Provide pointer on EXTI_ConfigTypeDef structure as second parameter. + + (#) Clear Exti configuration of a dedicated line using HAL_EXTI_GetConfigLine(). + (++) Provide exiting handle as parameter. + + (#) Register callback to treat Exti interrupts using HAL_EXTI_RegisterCallback(). + (++) Provide exiting handle as first parameter. + (++) Provide which callback will be registered using one value from + EXTI_CallbackIDTypeDef. + (++) Provide callback function pointer. + + (#) Get interrupt pending bit using HAL_EXTI_GetPending(). + + (#) Clear interrupt pending bit using HAL_EXTI_GetPending(). + + (#) Generate software interrupt using HAL_EXTI_GenerateSWI(). + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup EXTI + * @{ + */ +/** MISRA C:2012 deviation rule has been granted for following rule: + * Rule-18.1_b - Medium: Array `EXTICR' 1st subscript interval [0,7] may be out + * of bounds [0,3] in following API : + * HAL_EXTI_SetConfigLine + * HAL_EXTI_GetConfigLine + * HAL_EXTI_ClearConfigLine + */ + +#ifdef HAL_EXTI_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines ------------------------------------------------------------*/ +/** @defgroup EXTI_Private_Constants EXTI Private Constants + * @{ + */ +#define EXTI_MODE_OFFSET 0x04u /* 0x10: offset between CPU IMR/EMR registers */ +#define EXTI_CONFIG_OFFSET 0x08u /* 0x20: offset between CPU Rising/Falling configuration registers */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup EXTI_Exported_Functions + * @{ + */ + +/** @addtogroup EXTI_Exported_Functions_Group1 + * @brief Configuration functions + * +@verbatim + =============================================================================== + ##### Configuration functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Set configuration of a dedicated Exti line. + * @param hexti Exti handle. + * @param pExtiConfig Pointer on EXTI configuration to be set. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t linepos; + uint32_t maskline; + uint32_t offset; + + /* Check null pointer */ + if ((hexti == NULL) || (pExtiConfig == NULL)) + { + return HAL_ERROR; + } + + /* Check parameters */ + assert_param(IS_EXTI_LINE(pExtiConfig->Line)); + assert_param(IS_EXTI_MODE(pExtiConfig->Mode)); + + /* Assign line number to handle */ + hexti->Line = pExtiConfig->Line; + + /* compute line register offset and line mask */ + offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + linepos = (pExtiConfig->Line & EXTI_PIN_MASK); + maskline = (1uL << linepos); + + /* Configure triggers for configurable lines */ + if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u) + { + assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger)); + + /* Configure rising trigger */ + regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = *regaddr; + + /* Mask or set line */ + if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00u) + { + regval |= maskline; + } + else + { + regval &= ~maskline; + } + + /* Store rising trigger mode */ + *regaddr = regval; + + /* Configure falling trigger */ + regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = *regaddr; + + /* Mask or set line */ + if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00u) + { + regval |= maskline; + } + else + { + regval &= ~maskline; + } + + /* Store falling trigger mode */ + *regaddr = regval; + + /* Configure gpio port selection in case of gpio exti line */ + if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO) + { + assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel)); + assert_param(IS_EXTI_GPIO_PIN(linepos)); + + regval = SYSCFG->EXTICR[linepos >> 2u]; + regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u))); + regval |= (pExtiConfig->GPIOSel << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u))); + SYSCFG->EXTICR[linepos >> 2u] = regval; + } + } + + /* Configure interrupt mode : read current mode */ + regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Mask or set line */ + if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00u) + { + regval |= maskline; + } + else + { + regval &= ~maskline; + } + + /* Store interrupt mode */ + *regaddr = regval; + + /* The event mode cannot be configured if the line does not support it */ + assert_param(((pExtiConfig->Line & EXTI_EVENT) == EXTI_EVENT) || ((pExtiConfig->Mode & EXTI_MODE_EVENT) != EXTI_MODE_EVENT)); + + /* Configure event mode : read current mode */ + regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Mask or set line */ + if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00u) + { + regval |= maskline; + } + else + { + regval &= ~maskline; + } + + /* Store event mode */ + *regaddr = regval; + + return HAL_OK; +} + + +/** + * @brief Get configuration of a dedicated Exti line. + * @param hexti Exti handle. + * @param pExtiConfig Pointer on structure to store Exti configuration. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t linepos; + uint32_t maskline; + uint32_t offset; + + /* Check null pointer */ + if ((hexti == NULL) || (pExtiConfig == NULL)) + { + return HAL_ERROR; + } + + /* Check the parameter */ + assert_param(IS_EXTI_LINE(hexti->Line)); + + /* Store handle line number to configiguration structure */ + pExtiConfig->Line = hexti->Line; + + /* compute line register offset and line mask */ + offset = ((pExtiConfig->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + linepos = (pExtiConfig->Line & EXTI_PIN_MASK); + maskline = (1uL << linepos); + + /* 1] Get core mode : interrupt */ + regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Check if selected line is enable */ + if ((regval & maskline) != 0x00u) + { + pExtiConfig->Mode = EXTI_MODE_INTERRUPT; + } + else + { + pExtiConfig->Mode = EXTI_MODE_NONE; + } + + /* Get event mode */ + regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset)); + regval = *regaddr; + + /* Check if selected line is enable */ + if ((regval & maskline) != 0x00u) + { + pExtiConfig->Mode |= EXTI_MODE_EVENT; + } + + /* 2] Get trigger for configurable lines : rising */ + if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u) + { + regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = *regaddr; + + /* Check if configuration of selected line is enable */ + if ((regval & maskline) != 0x00u) + { + pExtiConfig->Trigger = EXTI_TRIGGER_RISING; + } + else + { + pExtiConfig->Trigger = EXTI_TRIGGER_NONE; + } + + /* Get falling configuration */ + regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = *regaddr; + + /* Check if configuration of selected line is enable */ + if ((regval & maskline) != 0x00u) + { + pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING; + } + + /* Get Gpio port selection for gpio lines */ + if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO) + { + assert_param(IS_EXTI_GPIO_PIN(linepos)); + + regval = SYSCFG->EXTICR[linepos >> 2u]; + pExtiConfig->GPIOSel = ((regval << (SYSCFG_EXTICR1_EXTI1_Pos * (3uL - (linepos & 0x03u)))) >> 24); + } + else + { + pExtiConfig->GPIOSel = 0x00u; + } + } + else + { + pExtiConfig->Trigger = EXTI_TRIGGER_NONE; + pExtiConfig->GPIOSel = 0x00u; + } + + return HAL_OK; +} + + +/** + * @brief Clear whole configuration of a dedicated Exti line. + * @param hexti Exti handle. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t linepos; + uint32_t maskline; + uint32_t offset; + + /* Check null pointer */ + if (hexti == NULL) + { + return HAL_ERROR; + } + + /* Check the parameter */ + assert_param(IS_EXTI_LINE(hexti->Line)); + + /* compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + linepos = (hexti->Line & EXTI_PIN_MASK); + maskline = (1uL << linepos); + + /* 1] Clear interrupt mode */ + regaddr = (&EXTI->IMR1 + (EXTI_MODE_OFFSET * offset)); + regval = (*regaddr & ~maskline); + *regaddr = regval; + + /* 2] Clear event mode */ + regaddr = (&EXTI->EMR1 + (EXTI_MODE_OFFSET * offset)); + regval = (*regaddr & ~maskline); + *regaddr = regval; + + /* 3] Clear triggers in case of configurable lines */ + if ((hexti->Line & EXTI_CONFIG) != 0x00u) + { + regaddr = (&EXTI->RTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = (*regaddr & ~maskline); + *regaddr = regval; + + regaddr = (&EXTI->FTSR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = (*regaddr & ~maskline); + *regaddr = regval; + + /* Get Gpio port selection for gpio lines */ + if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO) + { + assert_param(IS_EXTI_GPIO_PIN(linepos)); + + regval = SYSCFG->EXTICR[linepos >> 2u]; + regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u))); + SYSCFG->EXTICR[linepos >> 2u] = regval; + } + } + + return HAL_OK; +} + + +/** + * @brief Register callback for a dedicaated Exti line. + * @param hexti Exti handle. + * @param CallbackID User callback identifier. + * This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values. + * @param pPendingCbfn function pointer to be stored as callback. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void)) +{ + HAL_StatusTypeDef status = HAL_OK; + + switch (CallbackID) + { + case HAL_EXTI_COMMON_CB_ID: + hexti->PendingCallback = pPendingCbfn; + break; + + default: + status = HAL_ERROR; + break; + } + + return status; +} + + +/** + * @brief Store line number as handle private field. + * @param hexti Exti handle. + * @param ExtiLine Exti line number. + * This parameter can be from 0 to @ref EXTI_LINE_NB. + * @retval HAL Status. + */ +HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine) +{ + /* Check the parameters */ + assert_param(IS_EXTI_LINE(ExtiLine)); + + /* Check null pointer */ + if (hexti == NULL) + { + return HAL_ERROR; + } + else + { + /* Store line number as handle private field */ + hexti->Line = ExtiLine; + + return HAL_OK; + } +} + + +/** + * @} + */ + +/** @addtogroup EXTI_Exported_Functions_Group2 + * @brief EXTI IO functions. + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Handle EXTI interrupt request. + * @param hexti Exti handle. + * @retval none. + */ +void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t maskline; + uint32_t offset; + + /* Compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + maskline = (1uL << (hexti->Line & EXTI_PIN_MASK)); + + /* Get pending bit */ + regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset)); + regval = (*regaddr & maskline); + + if (regval != 0x00u) + { + /* Clear pending bit */ + *regaddr = maskline; + + /* Call callback */ + if (hexti->PendingCallback != NULL) + { + hexti->PendingCallback(); + } + } +} + + +/** + * @brief Get interrupt pending bit of a dedicated line. + * @param hexti Exti handle. + * @param Edge Specify which pending edge as to be checked. + * This parameter can be one of the following values: + * @arg @ref EXTI_TRIGGER_RISING_FALLING + * This parameter is kept for compatibility with other series. + * @retval 1 if interrupt is pending else 0. + */ +uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge) +{ + __IO uint32_t *regaddr; + uint32_t regval; + uint32_t linepos; + uint32_t maskline; + uint32_t offset; + + /* Check parameters */ + assert_param(IS_EXTI_LINE(hexti->Line)); + assert_param(IS_EXTI_CONFIG_LINE(hexti->Line)); + assert_param(IS_EXTI_PENDING_EDGE(Edge)); + + /* compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + linepos = (hexti->Line & EXTI_PIN_MASK); + maskline = (1uL << linepos); + + /* Get pending bit */ + regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset)); + + /* return 1 if bit is set else 0 */ + regval = ((*regaddr & maskline) >> linepos); + return regval; +} + + +/** + * @brief Clear interrupt pending bit of a dedicated line. + * @param hexti Exti handle. + * @param Edge Specify which pending edge as to be clear. + * This parameter can be one of the following values: + * @arg @ref EXTI_TRIGGER_RISING_FALLING + * This parameter is kept for compatibility with other series. + * @retval None. + */ +void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge) +{ + __IO uint32_t *regaddr; + uint32_t maskline; + uint32_t offset; + + /* Check parameters */ + assert_param(IS_EXTI_LINE(hexti->Line)); + assert_param(IS_EXTI_CONFIG_LINE(hexti->Line)); + assert_param(IS_EXTI_PENDING_EDGE(Edge)); + + /* compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + maskline = (1uL << (hexti->Line & EXTI_PIN_MASK)); + + /* Get pending register address */ + regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset)); + + /* Clear Pending bit */ + *regaddr = maskline; +} + + +/** + * @brief Generate a software interrupt for a dedicated line. + * @param hexti Exti handle. + * @retval None. + */ +void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti) +{ + __IO uint32_t *regaddr; + uint32_t maskline; + uint32_t offset; + + /* Check parameters */ + assert_param(IS_EXTI_LINE(hexti->Line)); + assert_param(IS_EXTI_CONFIG_LINE(hexti->Line)); + + /* compute line register offset and line mask */ + offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT); + maskline = (1uL << (hexti->Line & EXTI_PIN_MASK)); + + regaddr = (&EXTI->SWIER1 + (EXTI_CONFIG_OFFSET * offset)); + *regaddr = maskline; +} + + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_EXTI_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c new file mode 100644 index 0000000..57db37d --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c @@ -0,0 +1,734 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_flash.c + * @author MCD Application Team + * @brief FLASH HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the internal FLASH memory: + * + Program operations functions + * + Memory Control functions + * + Peripheral Errors functions + * + @verbatim + ============================================================================== + ##### FLASH peripheral features ##### + ============================================================================== + + [..] The Flash memory interface manages CPU AHB I-Code and D-Code accesses + to the Flash memory. It implements the erase and program Flash memory operations + and the read and write protection mechanisms. + + [..] The Flash memory interface accelerates code execution with a system of instruction + prefetch and cache lines. + + [..] The FLASH main features are: + (+) Flash memory read operations + (+) Flash memory program/erase operations + (+) Program and Erase suspension + (+) Read / write protections (2 areas per features) + (+) CPU2 Security area + (+) Option bytes programming + (+) Prefetch on CPU1 I-Code and CPU2 S-bus + (+) 32 instruction cache lines of 4*64 bits on I-Code for CPU1 + (+) 8 data cache lines of 4*64 bits on D-Code for CPU1 + (+) 4 instruction cache lines of 1*64 bits on S-bus for CPU2 + (+) 4 data cache lines of 1*64 bits on S-Bus for CPU2 + (+) Error code correction (ECC) : Data in flash are 72-bits word + (8 bits added per double word) + + ##### How to use this driver ##### + ============================================================================== + [..] + This driver provides functions and macros to configure and program the FLASH + memory of all STM32WBxx devices. + + (#) Flash Memory IO Programming functions: + (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and + HAL_FLASH_Lock() functions + (++) Program functions: double word and fast program (full row programming) + (++) There are two modes of programming: + (+++) Polling mode using HAL_FLASH_Program() function + (+++) Interrupt mode using HAL_FLASH_Program_IT() function + + (#) Interrupts and flags management functions: + (++) Handle FLASH interrupts by calling HAL_FLASH_IRQHandler() + (++) Callback functions are called when the flash operations are finished : + HAL_FLASH_EndOfOperationCallback() when everything is ok, otherwise + HAL_FLASH_OperationErrorCallback() + (++) Get error flag status by calling HAL_GetError() + + (#) Option bytes management functions : + (++) Lock and Unlock the option bytes using HAL_FLASH_OB_Unlock() and + HAL_FLASH_OB_Lock() functions + (++) Launch the reload of the option bytes using HAL_FLASH_OB_Launch() function. + In this case, a reset is generated + + [..] + In addition to these functions, this driver includes a set of macros allowing + to handle the following operations: + (+) Set the latency + (+) Enable/Disable the prefetch buffer + (+) Enable/Disable the suspend program or erase request + (+) Enable/Disable the Instruction cache and the Data cache + (+) Reset the Instruction cache and the Data cache + (+) Enable/Disable the Flash interrupts + (+) Monitor the Flash flags status + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup FLASH FLASH + * @brief FLASH HAL module driver + * @{ + */ + +#ifdef HAL_FLASH_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +/** @addtogroup FLASH_Private_Constants + * @{ + */ +#define FLASH_NB_DOUBLE_WORDS_IN_ROW 64 +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** @defgroup FLASH_Private_Variables FLASH Private Variables + * @{ + */ +/** + * @brief Variable used for Program/Erase sectors under interruption + */ +FLASH_ProcessTypeDef pFlash = {.Lock = HAL_UNLOCKED, \ + .ErrorCode = HAL_FLASH_ERROR_NONE, \ + .ProcedureOnGoing = 0U, \ + .Address = 0U, \ + .Page = 0U, \ + .NbPagesToErase = 0U + }; +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup FLASH_Private_Functions FLASH Private Functions + * @{ + */ +static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data); +static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup FLASH_Exported_Functions FLASH Exported Functions + * @{ + */ + +/** @defgroup FLASH_Exported_Functions_Group1 Programming operation functions + * @brief Programming operation functions + * +@verbatim + =============================================================================== + ##### Programming operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the FLASH + program operations. + +@endverbatim + * @{ + */ + +/** + * @brief Program double word or fast program of a row at a specified address. + * @note Before any operation, it is possible to check there is no operation suspended + * by call HAL_FLASHEx_IsOperationSuspended() + * @param TypeProgram Indicate the way to program at a specified address + * This parameter can be a value of @ref FLASH_TYPE_PROGRAM + * @param Address Specifies the address to be programmed. + * @param Data Specifies the data to be programmed + * This parameter is the data for the double word program and the address where + * are stored the data for the row fast program. + * + * @retval HAL_StatusTypeDef HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data) +{ + HAL_StatusTypeDef status; + + /* Check the parameters */ + assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram)); + assert_param(IS_ADDR_ALIGNED_64BITS(Address)); + assert_param(IS_FLASH_PROGRAM_ADDRESS(Address)); + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + /* Reset error code */ + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + + /* Verify that next operation can be proceed */ + status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE); + + if (status == HAL_OK) + { + if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD) + { + /* Check the parameters */ + assert_param(IS_FLASH_PROGRAM_ADDRESS(Address)); + + /* Program double-word (64-bit) at a specified address */ + FLASH_Program_DoubleWord(Address, Data); + } + else + { + /* Check the parameters */ + assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address)); + + /* Fast program a 64 row double-word (64-bit) at a specified address */ + FLASH_Program_Fast(Address, (uint32_t)Data); + } + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE); + + /* If the program operation is completed, disable the PG or FSTPG Bit */ + CLEAR_BIT(FLASH->CR, TypeProgram); + } + + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + + /* return status */ + return status; +} + +/** + * @brief Program double word or fast program of a row at a specified address with interrupt enabled. + * @note Before any operation, it is possible to check there is no operation suspended + * by call HAL_FLASHEx_IsOperationSuspended() + * @param TypeProgram Indicate the way to program at a specified address. + * This parameter can be a value of @ref FLASH_TYPE_PROGRAM + * @param Address Specifies the address to be programmed. + * @param Data Specifies the data to be programmed + * This parameter is the data for the double word program and the address where + * are stored the data for the row fast program. + * + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data) +{ + HAL_StatusTypeDef status; + + /* Check the parameters */ + assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram)); + assert_param(IS_ADDR_ALIGNED_64BITS(Address)); + assert_param(IS_FLASH_PROGRAM_ADDRESS(Address)); + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + /* Reset error code */ + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + + /* Verify that next operation can be proceed */ + status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE); + + if (status != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + } + else + { + /* Set internal variables used by the IRQ handler */ + pFlash.ProcedureOnGoing = TypeProgram; + pFlash.Address = Address; + + /* Enable End of Operation and Error interrupts */ + __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR); + + if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD) + { + /* Check the parameters */ + assert_param(IS_FLASH_PROGRAM_ADDRESS(Address)); + + /* Program double-word (64-bit) at a specified address */ + FLASH_Program_DoubleWord(Address, Data); + } + else + { + /* Check the parameters */ + assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address)); + + /* Fast program a 64 row double-word (64-bit) at a specified address */ + FLASH_Program_Fast(Address, (uint32_t)Data); + } + } + + /* return status */ + return status; +} + +/** + * @brief Handle FLASH interrupt request. + * @retval None + */ +void HAL_FLASH_IRQHandler(void) +{ + uint32_t param = 0xFFFFFFFFU; + uint32_t error; + + /* Check FLASH operation error flags */ + error = (FLASH->SR & FLASH_FLAG_SR_ERRORS); + + /* Clear Current operation */ + CLEAR_BIT(FLASH->CR, pFlash.ProcedureOnGoing); + + /* A] Set parameter for user or error callbacks */ + /* check operation was a program or erase */ + if ((pFlash.ProcedureOnGoing & (FLASH_TYPEPROGRAM_DOUBLEWORD | FLASH_TYPEPROGRAM_FAST)) != 0U) + { + /* return adress being programmed */ + param = pFlash.Address; + } + else if ((pFlash.ProcedureOnGoing & (FLASH_TYPEERASE_PAGES)) != 0U) + { + /* return page number being erased */ + param = pFlash.Page; + } + else + { + /* No Procedure on-going */ + /* Nothing to do, but check error if any */ + } + + /* B] Check errors */ + if (error != 0U) + { + /*Save the error code*/ + pFlash.ErrorCode |= error; + + /* clear error flags */ + __HAL_FLASH_CLEAR_FLAG(error); + + /*Stop the procedure ongoing*/ + pFlash.ProcedureOnGoing = FLASH_TYPENONE; + + /* Error callback */ + HAL_FLASH_OperationErrorCallback(param); + } + + /* C] Check FLASH End of Operation flag */ + if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP)) + { + /* Clear FLASH End of Operation pending bit */ + __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP); + + if (pFlash.ProcedureOnGoing == FLASH_TYPEERASE_PAGES) + { + /* Nb of pages to erased can be decreased */ + pFlash.NbPagesToErase--; + + /* Check if there are still pages to erase*/ + if (pFlash.NbPagesToErase != 0U) + { + /* Increment page number */ + pFlash.Page++; + FLASH_PageErase(pFlash.Page); + } + else + { + /* No more pages to erase: stop erase pages procedure */ + pFlash.ProcedureOnGoing = FLASH_TYPENONE; + } + } + else + { + /*Stop the ongoing procedure */ + pFlash.ProcedureOnGoing = FLASH_TYPENONE; + } + + /* User callback */ + HAL_FLASH_EndOfOperationCallback(param); + } + + if (pFlash.ProcedureOnGoing == FLASH_TYPENONE) + { + /* Disable End of Operation and Error interrupts */ + __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR); + + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + } +} + +/** + * @brief FLASH end of operation interrupt callback. + * @param ReturnValue The value saved in this parameter depends on the ongoing procedure + * Page Erase: Page which has been erased + * Program: Address which was selected for data program + * @retval None + */ +__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(ReturnValue); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_FLASH_EndOfOperationCallback could be implemented in the user file + */ +} + +/** + * @brief FLASH operation error interrupt callback. + * @param ReturnValue The value saved in this parameter depends on the ongoing procedure + * Page Erase: Page number which returned an error + * Program: Address which was selected for data program + * @retval None + */ +__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(ReturnValue); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_FLASH_OperationErrorCallback could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup FLASH_Exported_Functions_Group2 Peripheral Control functions + * @brief Management functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the FLASH + memory operations. + +@endverbatim + * @{ + */ + +/** + * @brief Unlock the FLASH control register access. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_Unlock(void) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U) + { + /* Authorize the FLASH Registers access */ + WRITE_REG(FLASH->KEYR, FLASH_KEY1); + WRITE_REG(FLASH->KEYR, FLASH_KEY2); + + /* verify Flash is unlock */ + if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U) + { + status = HAL_ERROR; + } + } + + return status; +} + +/** + * @brief Lock the FLASH control register access. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_Lock(void) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Set the LOCK Bit to lock the FLASH Registers access */ + /* @Note The lock and unlock procedure is done only using CR registers even from CPU2 */ + SET_BIT(FLASH->CR, FLASH_CR_LOCK); + + /* verify Flash is locked */ + if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U) + { + status = HAL_ERROR; + } + + return status; +} + +/** + * @brief Unlock the FLASH Option Bytes Registers access. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void) +{ + HAL_StatusTypeDef status = HAL_ERROR; + + /* @Note The lock and unlock procedure is done only using CR registers even from CPU2 */ + if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) != 0U) + { + /* Authorizes the Option Byte register programming */ + WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY1); + WRITE_REG(FLASH->OPTKEYR, FLASH_OPTKEY2); + + /* verify option bytes are unlocked */ + if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) == 0U) + { + status = HAL_OK; + } + } + + return status; +} + +/** + * @brief Lock the FLASH Option Bytes Registers access. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_OB_Lock(void) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */ + /* @Note The lock and unlock procedure is done only using CR registers even from CPU2 */ + SET_BIT(FLASH->CR, FLASH_CR_OPTLOCK); + + /* verify option bytes are lock */ + if (READ_BIT(FLASH->CR, FLASH_CR_OPTLOCK) == 0U) + { + status = HAL_ERROR; + } + + return status; +} + +/** + * @brief Launch the option byte loading. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASH_OB_Launch(void) +{ + /* Set the bit to force the option byte reloading */ + /* The OB launch is done from the same register either from CPU1 or CPU2 */ + SET_BIT(FLASH->CR, FLASH_CR_OBL_LAUNCH); + + /* We should not reach here : Option byte launch generates Option byte reset + so return error */ + return HAL_ERROR; +} + +/** + * @} + */ + +/** @defgroup FLASH_Exported_Functions_Group3 Peripheral State and Errors functions + * @brief Peripheral Errors functions + * +@verbatim + =============================================================================== + ##### Peripheral Errors functions ##### + =============================================================================== + [..] + This subsection permits to get in run-time Errors of the FLASH peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Get the specific FLASH error flag. + * @retval FLASH_ErrorCode The returned value can be + * @arg @ref HAL_FLASH_ERROR_NONE No error set + * @arg @ref HAL_FLASH_ERROR_OP FLASH Operation error + * @arg @ref HAL_FLASH_ERROR_PROG FLASH Programming error + * @arg @ref HAL_FLASH_ERROR_WRP FLASH Write protection error + * @arg @ref HAL_FLASH_ERROR_PGA FLASH Programming alignment error + * @arg @ref HAL_FLASH_ERROR_SIZ FLASH Size error + * @arg @ref HAL_FLASH_ERROR_PGS FLASH Programming sequence error + * @arg @ref HAL_FLASH_ERROR_MIS FLASH Fast programming data miss error + * @arg @ref HAL_FLASH_ERROR_FAST FLASH Fast programming error + * @arg @ref HAL_FLASH_ERROR_RD FLASH Read Protection error (PCROP) + * @arg @ref HAL_FLASH_ERROR_OPTV FLASH Option validity error + */ +uint32_t HAL_FLASH_GetError(void) +{ + return pFlash.ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** @addtogroup FLASH_Private_Functions + * @{ + */ + +/** + * @brief Wait for a FLASH operation to complete. + * @param Timeout Maximum flash operation timeout + * @retval HAL_StatusTypeDef HAL Status + */ +HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout) +{ + uint32_t error; + uint32_t tickstart = HAL_GetTick(); + + /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset. + Even if the FLASH operation fails, the BUSY flag will be reset and an error + flag will be set */ + while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) + { + if ((HAL_GetTick() - tickstart) >= Timeout) + { + return HAL_TIMEOUT; + } + } + + /* Check FLASH operation error flags */ + error = FLASH->SR; + + /* Check FLASH End of Operation flag */ + if ((error & FLASH_FLAG_EOP) != 0U) + { + /* Clear FLASH End of Operation pending bit */ + __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP); + } + + /* Now update error variable to only error value */ + error &= FLASH_FLAG_SR_ERRORS; + + /* clear error flags */ + __HAL_FLASH_CLEAR_FLAG(error); + + if (error != 0U) + { + /*Save the error code*/ + pFlash.ErrorCode = error; + + return HAL_ERROR; + } + + /* Wait for control register to be written */ + while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY)) + { + if ((HAL_GetTick() - tickstart) >= Timeout) + { + return HAL_TIMEOUT; + } + } + + return HAL_OK; +} + +/** + * @brief Program double-word (64-bit) at a specified address. + * @param Address Specifies the address to be programmed. + * @param Data Specifies the data to be programmed. + * @retval None + */ +static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data) +{ + /* Set PG bit */ + SET_BIT(FLASH->CR, FLASH_CR_PG); + + /* Program first word */ + *(uint32_t *)Address = (uint32_t)Data; + + /* Barrier to ensure programming is performed in 2 steps, in right order + (independently of compiler optimization behavior) */ + __ISB(); + + /* Program second word */ + *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U); +} + +/** + * @brief Fast program a 32 row double-word (64-bit) at a specified address. + * @param Address Specifies the address to be programmed. + * @param DataAddress Specifies the address where the data are stored. + * @retval None + */ +static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress) +{ + uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW); + __IO uint32_t *dest_addr = (__IO uint32_t *)Address; + __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress; + uint32_t primask_bit; + + /* Set FSTPG bit */ + SET_BIT(FLASH->CR, FLASH_CR_FSTPG); + + /* Enter critical section: row programming should not be longer than 7 ms */ + primask_bit = __get_PRIMASK(); + __disable_irq(); + + /* Program the double word of the row */ + do + { + *dest_addr = *src_addr; + dest_addr++; + src_addr++; + row_index--; + } + while (row_index != 0U); + + /* wait for BSY in order to be sure that flash operation is ended before + allowing prefetch in flash. Timeout does not return status, as it will + be anyway done later */ + while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U) + { + } + + /* Exit critical section: restore previous priority mask */ + __set_PRIMASK(primask_bit); +} + +/** + * @} + */ + +#endif /* HAL_FLASH_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c new file mode 100644 index 0000000..ce93882 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c @@ -0,0 +1,1029 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_flash_ex.c + * @author MCD Application Team + * @brief Extended FLASH HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the FLASH extended peripheral: + * + Extended programming operations functions + * + @verbatim + ============================================================================== + ##### Flash Extended features ##### + ============================================================================== + + [..] Comparing to other previous devices, the FLASH interface for STM32WBxx + devices contains the following additional features + + (+) Capacity up to 1 Mbyte with single bank architecture supporting read-while-write + capability (RWW) + (+) Single bank memory organization + (+) PCROP protection + (+) WRP protection + (+) CPU2 Security area + (+) Program Erase Suspend feature + + ##### How to use this driver ##### + ============================================================================== + [..] This driver provides functions to configure and program the FLASH memory + of all STM32WBxx devices. It includes + (#) Flash Memory Erase functions: + (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and + HAL_FLASH_Lock() functions + (++) Erase function: Erase page, erase all sectors + (++) There are two modes of erase : + (+++) Polling Mode using HAL_FLASHEx_Erase() + (+++) Interrupt Mode using HAL_FLASHEx_Erase_IT() + + (#) Option Bytes Programming function: Use HAL_FLASHEx_OBProgram() to : + (++) Set/Reset the write protection (per 4 KByte) + (++) Set the Read protection Level + (++) Program the user Option Bytes + (++) Configure the PCROP protection (per 2 KByte) + (++) Configure the IPCC Buffer start Address + (++) Configure the CPU2 boot region and reset vector start Address + (++) Configure the Flash and SRAM2 secure area + + (#) Get Option Bytes Configuration function: Use HAL_FLASHEx_OBGetConfig() to : + (++) Get the value of a write protection area + (++) Know if the read protection is activated + (++) Get the value of the user Option Bytes + (++) Get the value of a PCROP area + (++) Get the IPCC Buffer start Address + (++) Get the CPU2 boot region and reset vector start Address + (++) Get the Flash and SRAM2 secure area + + (#) Flash Suspend, Allow functions: + (++) Suspend or Allow new program or erase operation request using HAL_FLASHEx_SuspendOperation() and + HAL_FLASHEx_AllowOperation() functions + + (#) Check is flash content is empty or not using HAL_FLASHEx_FlashEmptyCheck(). + and modify this setting (for flash loader purpose e.g.) using + HAL_FLASHEx_ForceFlashEmpty(). + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup FLASHEx FLASHEx + * @brief FLASH Extended HAL module driver + * @{ + */ + +#ifdef HAL_FLASH_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup FLASHEx_Private_Functions FLASHEx Private Functions + * @{ + */ +static void FLASH_AcknowledgePageErase(void); +static void FLASH_FlushCaches(void); +static void FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRDPEndOffset); +static void FLASH_OB_OptrConfig(uint32_t UserType, uint32_t UserConfig, uint32_t RDPLevel); +static void FLASH_OB_PCROP1AConfig(uint32_t PCROPConfig, uint32_t PCROP1AStartAddr, uint32_t PCROP1AEndAddr); +static void FLASH_OB_PCROP1BConfig(uint32_t PCROP1BStartAddr, uint32_t PCROP1BEndAddr); +static void FLASH_OB_IPCCBufferAddrConfig(uint32_t IPCCDataBufAddr); +static void FLASH_OB_SecureConfig(FLASH_OBProgramInitTypeDef *pOBParam); +static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t *WRPStartOffset, uint32_t *WRDPEndOffset); +static uint32_t FLASH_OB_GetRDP(void); +static uint32_t FLASH_OB_GetUser(void); +static void FLASH_OB_GetPCROP(uint32_t *PCROPConfig, uint32_t *PCROP1AStartAddr, uint32_t *PCROP1AEndAddr, uint32_t *PCROP1BStartAddr, uint32_t *PCROP1BEndAddr); +static uint32_t FLASH_OB_GetIPCCBufferAddr(void); +static void FLASH_OB_GetSecureMemoryConfig(uint32_t *SecureFlashStartAddr, uint32_t *SecureRAM2aStartAddr, uint32_t *SecureRAM2bStartAddr, uint32_t *SecureMode); +static void FLASH_OB_GetC2BootResetConfig(uint32_t *C2BootResetVectAddr, uint32_t *C2BootResetRegion); +static HAL_StatusTypeDef FLASH_OB_ProceedWriteOperation(void); +/** + * @} + */ + +/* Exported functions -------------------------------------------------------*/ +/** @defgroup FLASHEx_Exported_Functions FLASH Extended Exported Functions + * @{ + */ + +/** @defgroup FLASHEx_Exported_Functions_Group1 Extended IO operation functions + * @brief Extended IO operation functions + * +@verbatim + =============================================================================== + ##### Extended programming operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the Extended FLASH + programming operations Operations. + +@endverbatim + * @{ + */ +/** + * @brief Perform an erase of the specified FLASH memory pages. + * @note Before any operation, it is possible to check there is no operation suspended + * by call HAL_FLASHEx_IsOperationSuspended() + * @param[in] pEraseInit Pointer to an @ref FLASH_EraseInitTypeDef structure that + * contains the configuration information for the erasing. + * @param[out] PageError Pointer to variable that contains the configuration + * information on faulty page in case of error (0xFFFFFFFF means that all + * the pages have been correctly erased) + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError) +{ + HAL_StatusTypeDef status; + uint32_t index; + + /* Check the parameters */ + assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase)); + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + /* Reset error code */ + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + + /* Verify that next operation can be proceed */ + status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE); + + if (status == HAL_OK) + { + if (pEraseInit->TypeErase == FLASH_TYPEERASE_PAGES) + { + /*Initialization of PageError variable*/ + *PageError = 0xFFFFFFFFU; + + for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++) + { + /* Start erase page */ + FLASH_PageErase(index); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE); + + if (status != HAL_OK) + { + /* In case of error, stop erase procedure and return the faulty address */ + *PageError = index; + break; + } + } + + /* If operation is completed or interrupted, disable the Page Erase Bit */ + FLASH_AcknowledgePageErase(); + } + + /* Flush the caches to be sure of the data consistency */ + FLASH_FlushCaches(); + } + + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + + return status; +} + +/** + * @brief Perform an erase of the specified FLASH memory pages with interrupt enabled. + * @note Before any operation, it is possible to check there is no operation suspended + * by call HAL_FLASHEx_IsOperationSuspended() + * @param pEraseInit Pointer to an @ref FLASH_EraseInitTypeDef structure that + * contains the configuration information for the erasing. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit) +{ + HAL_StatusTypeDef status; + + /* Check the parameters */ + assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase)); + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + /* Reset error code */ + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + + /* save procedure for interrupt treatment */ + pFlash.ProcedureOnGoing = pEraseInit->TypeErase; + + /* Verify that next operation can be proceed */ + status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE); + + if (status != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + } + else + { + /* Enable End of Operation and Error interrupts */ + __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR); + + if (pEraseInit->TypeErase == FLASH_TYPEERASE_PAGES) + { + /* Erase by page to be done */ + pFlash.NbPagesToErase = pEraseInit->NbPages; + pFlash.Page = pEraseInit->Page; + + /*Erase 1st page and wait for IT */ + FLASH_PageErase(pEraseInit->Page); + } + } + + /* return status */ + return status; +} + +/** + * @brief Program Option bytes. + * @param pOBInit Pointer to an @ref FLASH_OBProgramInitTypeDef structure that + * contains the configuration information for the programming. + * @note To configure any option bytes, the option lock bit OPTLOCK must be + * cleared with the call of @ref HAL_FLASH_OB_Unlock() function. + * @note New option bytes configuration will be taken into account only + * - after an option bytes launch through the call of @ref HAL_FLASH_OB_Launch() + * - a Power On Reset + * - an exit from Standby or Shutdown mode. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit) +{ + uint32_t optr; + HAL_StatusTypeDef status; + + /* Check the parameters */ + assert_param(IS_OPTIONBYTE(pOBInit->OptionType)); + + /* Process Locked */ + __HAL_LOCK(&pFlash); + + pFlash.ErrorCode = HAL_FLASH_ERROR_NONE; + + /* Write protection configuration */ + if ((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U) + { + /* Configure of Write protection on the selected area */ + FLASH_OB_WRPConfig(pOBInit->WRPArea, pOBInit->WRPStartOffset, pOBInit->WRPEndOffset); + } + + /* Option register */ + if ((pOBInit->OptionType & (OPTIONBYTE_RDP | OPTIONBYTE_USER)) == (OPTIONBYTE_RDP | OPTIONBYTE_USER)) + { + /* Fully modify OPTR register with RDP & user datas */ + FLASH_OB_OptrConfig(pOBInit->UserType, pOBInit->UserConfig, pOBInit->RDPLevel); + } + else if ((pOBInit->OptionType & OPTIONBYTE_RDP) != 0U) + { + /* Only modify RDP so get current user data */ + optr = FLASH_OB_GetUser(); + + /* Remove BOR LEVEL User Type*/ + optr &= ~OB_USER_BOR_LEV; + + FLASH_OB_OptrConfig(optr, optr, pOBInit->RDPLevel); + } + else if ((pOBInit->OptionType & OPTIONBYTE_USER) != 0U) + { + /* Only modify user so get current RDP level */ + optr = FLASH_OB_GetRDP(); + FLASH_OB_OptrConfig(pOBInit->UserType, pOBInit->UserConfig, optr); + } + else + { + /* Do Nothing */ + } + + /* PCROP Configuration */ + if ((pOBInit->OptionType & OPTIONBYTE_PCROP) != 0U) + { + /* Check the parameters */ + assert_param(IS_OB_PCROP_CONFIG(pOBInit->PCROPConfig)); + + if ((pOBInit->PCROPConfig & (OB_PCROP_ZONE_A | OB_PCROP_RDP_ERASE)) != 0U) + { + /* Configure the Zone 1A Proprietary code readout protection */ + FLASH_OB_PCROP1AConfig(pOBInit->PCROPConfig, pOBInit->PCROP1AStartAddr, pOBInit->PCROP1AEndAddr); + } + + if ((pOBInit->PCROPConfig & OB_PCROP_ZONE_B) != 0U) + { + /* Configure the Zone 1B Proprietary code readout protection */ + FLASH_OB_PCROP1BConfig(pOBInit->PCROP1BStartAddr, pOBInit->PCROP1BEndAddr); + } + } + + /* Secure mode and CPU2 Boot Vector */ + if ((pOBInit->OptionType & (OPTIONBYTE_SECURE_MODE | OPTIONBYTE_C2_BOOT_VECT)) != 0U) + { + /* Set the secure flash and SRAM memory start address */ + FLASH_OB_SecureConfig(pOBInit); + } + + /* IPCC mailbox data buffer address */ + if ((pOBInit->OptionType & OPTIONBYTE_IPCC_BUF_ADDR) != 0U) + { + /* Configure the IPCC data buffer address */ + FLASH_OB_IPCCBufferAddrConfig(pOBInit->IPCCdataBufAddr); + } + + /* Proceed the OB Write Operation */ + status = FLASH_OB_ProceedWriteOperation(); + + /* Process Unlocked */ + __HAL_UNLOCK(&pFlash); + + /* return status */ + return status; +} + +/** + * @brief Get the Option bytes configuration. + * @note warning: this API only read flash register, it does not reflect any + * change that would have been programmed between previous Option byte + * loading and current call. + * @param pOBInit Pointer to an @ref FLASH_OBProgramInitTypeDef structure that contains the + * configuration information. The fields pOBInit->WRPArea and + * pOBInit->PCROPConfig should indicate which area is requested + * for the WRP and PCROP. + * @retval None + */ +void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit) +{ + pOBInit->OptionType = OPTIONBYTE_ALL; + + if ((pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAA) || (pOBInit->WRPArea == OB_WRPAREA_BANK1_AREAB)) + { + /* Get write protection on the selected area */ + FLASH_OB_GetWRP(pOBInit->WRPArea, &(pOBInit->WRPStartOffset), &(pOBInit->WRPEndOffset)); + } + + /* Get Read protection level */ + pOBInit->RDPLevel = FLASH_OB_GetRDP(); + + /* Get the user option bytes */ + pOBInit->UserConfig = FLASH_OB_GetUser(); + pOBInit->UserType = OB_USER_ALL; + + /* Get the Zone 1A and 1B Proprietary code readout protection */ + FLASH_OB_GetPCROP(&(pOBInit->PCROPConfig), &(pOBInit->PCROP1AStartAddr), &(pOBInit->PCROP1AEndAddr), &(pOBInit->PCROP1BStartAddr), &(pOBInit->PCROP1BEndAddr)); + pOBInit->PCROPConfig |= (OB_PCROP_ZONE_A | OB_PCROP_ZONE_B); + + /* Get the IPCC start Address */ + pOBInit->IPCCdataBufAddr = FLASH_OB_GetIPCCBufferAddr(); + + /* Get the Secure Flash start address, Secure Backup RAM2a start address, Secure non-Backup RAM2b start address and the Security Mode, */ + FLASH_OB_GetSecureMemoryConfig(&(pOBInit->SecureFlashStartAddr), &(pOBInit->SecureRAM2aStartAddr), &(pOBInit->SecureRAM2bStartAddr), &(pOBInit->SecureMode)); + + /* Get the M0+ Secure Boot reset vector and Secure Boot memory selection */ + FLASH_OB_GetC2BootResetConfig(&(pOBInit->C2SecureBootVectAddr), &(pOBInit->C2BootRegion)); +} + +/** + * @brief Flash Empty check + * @note This API checks if first location in Flash is programmed or not. + * This check is done once by Option Byte Loader. + * @retval Returned value can be one of the following values: + * @arg @ref FLASH_PROG_NOT_EMPTY 1st location in Flash is programmed + * @arg @ref FLASH_PROG_EMPTY 1st location in Flash is empty + */ +uint32_t HAL_FLASHEx_FlashEmptyCheck(void) +{ + return (READ_BIT(FLASH->ACR, FLASH_ACR_EMPTY)); +} + + +/** + * @brief Force Empty check value. + * @note Allows to modify program empty check value in order to force this + * information in Flash Interface, for all next reset that do not launch + * Option Byte Loader. + * @param FlashEmpty Specifies the empty check value + * This parameter can be one of the following values: + * @arg @ref FLASH_PROG_NOT_EMPTY 1st location in Flash is programmed + * @arg @ref FLASH_PROG_EMPTY 1st location in Flash is empty + * @retval None + */ +void HAL_FLASHEx_ForceFlashEmpty(uint32_t FlashEmpty) +{ + assert_param(IS_FLASH_EMPTY_CHECK(FlashEmpty)); + + MODIFY_REG(FLASH->ACR, FLASH_ACR_EMPTY, FlashEmpty); +} + +/** + * @brief Suspend new program or erase operation request. + * @note Any new Flash program and erase operation on both CPU side will be suspended + * until this bit and the same bit in Flash CPU2 access control register (FLASH_C2ACR) are + * cleared. The PESD bit in both the Flash status register (FLASH_SR) and Flash + * CPU2 status register (FLASH_C2SR) register will be set when at least one PES + * bit in FLASH_ACR or FLASH_C2ACR is set. + * @retval None + */ +void HAL_FLASHEx_SuspendOperation(void) +{ + SET_BIT(FLASH->ACR, FLASH_ACR_PES); +} + +/** + * @brief Allow new program or erase operation request. + * @note Any new Flash program and erase operation on both CPU side will be allowed + * until one of this bit or the same bit in Flash CPU2 access control register (FLASH_C2ACR) is + * set. The PESD bit in both the Flash status register (FLASH_SR) and Flash + * CPU2 status register (FLASH_C2SR) register will be clear when both PES + * bit in FLASH_ACR or FLASH_C2ACR is cleared. + * @retval None + */ +void HAL_FLASHEx_AllowOperation(void) +{ + CLEAR_BIT(FLASH->ACR, FLASH_ACR_PES); +} + +/** + * @brief Check if new program or erase operation request from CPU1 or CPU2 is suspended + * @note Any new Flash program and erase operation on both CPU side will be allowed + * until one of this bit or the same bit in Flash CPU2 access control register (FLASH_C2ACR) is + * set. The PESD bit in both the Flash status register (FLASH_SR) and Flash + * CPU2 status register (FLASH_C2SR) register will be cleared when both PES + * bit in FLASH_ACR and FLASH_C2ACR are cleared. + * @retval Status + * - 0 : No suspended flash operation + * - 1 : Flash operation is suspended + */ +uint32_t HAL_FLASHEx_IsOperationSuspended(void) +{ + uint32_t status = 0U; + + if (READ_BIT(FLASH->SR, FLASH_SR_PESD) == FLASH_SR_PESD) + { + status = 1U; + } + + return status; +} + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @addtogroup FLASHEx_Private_Functions + * @{ + */ + +/** + * @brief Erase the specified FLASH memory page. + * @param Page FLASH page to erase + * This parameter must be a value between 0 and (max number of pages in Flash - 1) + * @retval None + */ +void FLASH_PageErase(uint32_t Page) +{ + /* Check the parameters */ + assert_param(IS_FLASH_PAGE(Page)); + + /* Proceed to erase the page */ + MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT)); +} + +/** + * @brief Flush the instruction and data caches. + * @retval None + */ +static void FLASH_FlushCaches(void) +{ + /* Flush instruction cache */ + if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == FLASH_ACR_ICEN) + { + /* Disable instruction cache */ + __HAL_FLASH_INSTRUCTION_CACHE_DISABLE(); + /* Reset instruction cache */ + __HAL_FLASH_INSTRUCTION_CACHE_RESET(); + /* Enable instruction cache */ + __HAL_FLASH_INSTRUCTION_CACHE_ENABLE(); + } + + /* Flush data cache */ + if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == FLASH_ACR_DCEN) + { + /* Disable data cache */ + __HAL_FLASH_DATA_CACHE_DISABLE(); + /* Reset data cache */ + __HAL_FLASH_DATA_CACHE_RESET(); + /* Enable data cache */ + __HAL_FLASH_DATA_CACHE_ENABLE(); + } +} + +/** + * @brief Acknlowldge the page erase operation. + * @retval None + */ +static void FLASH_AcknowledgePageErase(void) +{ + CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB)); +} + +/** + * @brief Configure the write protection of the desired pages. + * @note When WRP is active in a zone, it cannot be erased or programmed. + * Consequently, a software mass erase cannot be performed if one zone + * is write-protected. + * @note When the memory read protection level is selected (RDP level = 1), + * it is not possible to program or erase Flash memory if the CPU debug + * features are connected (JTAG or single wire) or boot code is being + * executed from RAM or System flash, even if WRP is not activated. + * @note To configure the WRP options, the option lock bit OPTLOCK must be + * cleared with the call of the @ref HAL_FLASH_OB_Unlock() function. + * @note To validate the WRP options, the option bytes must be reloaded + * through the call of the @ref HAL_FLASH_OB_Launch() function. + * @param WRPArea Specifies the area to be configured. + * This parameter can be one of the following values: + * @arg @ref OB_WRPAREA_BANK1_AREAA Flash Bank 1 Area A + * @arg @ref OB_WRPAREA_BANK1_AREAB Flash Bank 1 Area B + * @param WRPStartOffset Specifies the start page of the write protected area + * This parameter can be page number between 0 and (max number of pages in the Flash - 1) + * @param WRDPEndOffset Specifies the end page of the write protected area + * This parameter can be page number between WRPStartOffset and (max number of pages in the Flash - 1) + * @retval None + */ +static void FLASH_OB_WRPConfig(uint32_t WRPArea, uint32_t WRPStartOffset, uint32_t WRDPEndOffset) +{ + /* Check the parameters */ + assert_param(IS_OB_WRPAREA(WRPArea)); + assert_param(IS_FLASH_PAGE(WRPStartOffset)); + assert_param(IS_FLASH_PAGE(WRDPEndOffset)); + + /* Configure the write protected area */ + if (WRPArea == OB_WRPAREA_BANK1_AREAA) + { + MODIFY_REG(FLASH->WRP1AR, (FLASH_WRP1AR_WRP1A_STRT | FLASH_WRP1AR_WRP1A_END), + (WRPStartOffset | (WRDPEndOffset << FLASH_WRP1AR_WRP1A_END_Pos))); + } + else /* OB_WRPAREA_BANK1_AREAB */ + { + MODIFY_REG(FLASH->WRP1BR, (FLASH_WRP1BR_WRP1B_STRT | FLASH_WRP1BR_WRP1B_END), + (WRPStartOffset | (WRDPEndOffset << FLASH_WRP1AR_WRP1A_END_Pos))); + } +} + +/** + * @brief Set user & RDP configuration + * @note !!! Warning : When enabling OB_RDP level 2 it's no more possible + * to go back to level 1 or 0 !!! + * @param UserType The FLASH User Option Bytes to be modified + * This parameter can be a combination of all the following values: + * @arg @ref OB_USER_BOR_LEV or @ref OB_USER_nRST_STOP or @ref OB_USER_nRST_STDBY or + * @arg @ref OB_USER_nRST_SHDW or @ref OB_USER_IWDG_SW or @ref OB_USER_IWDG_STOP or + * @arg @ref OB_USER_IWDG_STDBY or @ref OB_USER_WWDG_SW or @ref OB_USER_nBOOT1 or + * @arg @ref OB_USER_SRAM2PE or @ref OB_USER_SRAM2RST or @ref OB_USER_nSWBOOT0 or + * @arg @ref OB_USER_nBOOT0 or @ref OB_USER_AGC_TRIM or @ref OB_USER_ALL + * @param UserConfig The FLASH User Option Bytes values. + * This parameter can be a combination of all the following values: + * @arg @ref OB_BOR_LEVEL_0 or @ref OB_BOR_LEVEL_1 or ... or @ref OB_BOR_LEVEL_4 + * @arg @ref OB_STOP_RST or @ref OB_STOP_NORST + * @arg @ref OB_STANDBY_RST or @ref OB_STANDBY_NORST + * @arg @ref OB_SHUTDOWN_RST or @ref OB_SHUTDOWN_NORST + * @arg @ref OB_IWDG_SW or @ref OB_IWDG_HW + * @arg @ref OB_IWDG_STOP_FREEZE or @ref OB_IWDG_STOP_RUN + * @arg @ref OB_IWDG_STDBY_FREEZE or @ref OB_IWDG_STDBY_RUN + * @arg @ref OB_WWDG_SW or @ref OB_WWDG_HW + * @arg @ref OB_BOOT1_SRAM or @ref OB_BOOT1_SYSTEM + * @arg @ref OB_SRAM2_PARITY_ENABLE or @ref OB_SRAM2_PARITY_DISABLE + * @arg @ref OB_SRAM2_RST_ERASE or @ref OB_SRAM2_RST_NOT_ERASE + * @arg @ref OB_BOOT0_FROM_OB or @ref OB_BOOT0_FROM_PIN + * @arg @ref OB_BOOT0_RESET or @ref OB_BOOT0_SET + * @arg @ref OB_AGC_TRIM_0 or @ref OB_AGC_TRIM_1 or ... or @ref OB_AGC_TRIM_7 + * @param RDPLevel: specifies the read protection level. + * This parameter can be one of the following values: + * @arg @ref OB_RDP_LEVEL_0 No protection + * @arg @ref OB_RDP_LEVEL_1 Read protection of the memory + * @arg @ref OB_RDP_LEVEL_2 Full chip protection + * @retval None + */ +static void FLASH_OB_OptrConfig(uint32_t UserType, uint32_t UserConfig, uint32_t RDPLevel) +{ + uint32_t optr; + + /* Check the parameters */ + assert_param(IS_OB_USER_TYPE(UserType)); + assert_param(IS_OB_USER_CONFIG(UserType, UserConfig)); + assert_param(IS_OB_RDP_LEVEL(RDPLevel)); + + /* Configure the RDP level in the option bytes register */ + optr = FLASH->OPTR; + optr &= ~(UserType | FLASH_OPTR_RDP); + FLASH->OPTR = (optr | UserConfig | RDPLevel); +} + +/** + * @brief Configure the Zone 1A Proprietary code readout protection of the desired addresses, + * and erase configuration on RDP regression. + * @note To configure the PCROP options, the option lock bit OPTLOCK must be + * cleared with the call of the @ref HAL_FLASH_OB_Unlock() function. + * @note To validate the PCROP options, the option bytes must be reloaded + * through the call of the @ref HAL_FLASH_OB_Launch() function. + * @param PCROPConfig: specifies the erase configuration (OB_PCROP_RDP_NOT_ERASE or OB_PCROP_RDP_ERASE) + * on RDP level 1 regression. + * @param PCROP1AStartAddr Specifies the Zone 1A Start address of the Proprietary code readout protection + * This parameter can be an address between begin and end of the flash + * @param PCROP1AEndAddr Specifies the Zone 1A end address of the Proprietary code readout protection + * This parameter can be an address between PCROP1AStartAddr and end of the flash + * @retval None + */ +static void FLASH_OB_PCROP1AConfig(uint32_t PCROPConfig, uint32_t PCROP1AStartAddr, uint32_t PCROP1AEndAddr) +{ + uint32_t startoffset; + uint32_t endoffset; + uint32_t pcrop1aend; + + /* Check the parameters */ + assert_param(IS_OB_PCROP_CONFIG(PCROPConfig)); + assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROP1AStartAddr)); + assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROP1AEndAddr)); + + /* get pcrop 1A end register */ + pcrop1aend = FLASH->PCROP1AER; + + /* Configure the Proprietary code readout protection offset */ + if ((PCROPConfig & OB_PCROP_ZONE_A) != 0U) + { + /* Compute offset depending on pcrop granularity */ + startoffset = ((PCROP1AStartAddr - FLASH_BASE) >> FLASH_PCROP_GRANULARITY_OFFSET); /* 2K pages */ + endoffset = ((PCROP1AEndAddr - FLASH_BASE) >> FLASH_PCROP_GRANULARITY_OFFSET); /* 2K pages */ + + /* Set Zone A start offset */ + WRITE_REG(FLASH->PCROP1ASR, startoffset); + + /* Set Zone A end offset */ + pcrop1aend &= ~FLASH_PCROP1AER_PCROP1A_END; + pcrop1aend |= endoffset; + } + + /* Set RDP erase protection if needed. This bit is only set & will be reset by mass erase */ + if ((PCROPConfig & OB_PCROP_RDP_ERASE) != 0U) + { + pcrop1aend |= FLASH_PCROP1AER_PCROP_RDP; + } + + /* set 1A End register */ + WRITE_REG(FLASH->PCROP1AER, pcrop1aend); +} + +/** + * @brief Configure the Zone 1B Proprietary code readout protection of the desired addresses. + * @note To configure the PCROP options, the option lock bit OPTLOCK must be + * cleared with the call of the @ref HAL_FLASH_OB_Unlock() function. + * @note To validate the PCROP options, the option bytes must be reloaded + * through the call of the @ref HAL_FLASH_OB_Launch() function. + * @param PCROP1BStartAddr Specifies the Zone 1BStart address of the Proprietary code readout protection + * This parameter can be an address between begin and end of the flash + * @param PCROP1BEndAddr Specifies the Zone 1B end address of the Proprietary code readout protection + * This parameter can be an address between PCROP1BStartAddr and end of the flash + * @retval None + */ +static void FLASH_OB_PCROP1BConfig(uint32_t PCROP1BStartAddr, uint32_t PCROP1BEndAddr) +{ + uint32_t startoffset; + uint32_t endoffset; + + /* Check the parameters */ + assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROP1BStartAddr)); + assert_param(IS_FLASH_MAIN_MEM_ADDRESS(PCROP1BEndAddr)); + + /* Compute offset depending on pcrop granularity */ + startoffset = ((PCROP1BStartAddr - FLASH_BASE) >> FLASH_PCROP_GRANULARITY_OFFSET); /* 2K pages */ + endoffset = ((PCROP1BEndAddr - FLASH_BASE) >> FLASH_PCROP_GRANULARITY_OFFSET); /* 2K pages */ + + /* Configure the Proprietary code readout protection start address */ + WRITE_REG(FLASH->PCROP1BSR, startoffset); + + /* Configure the Proprietary code readout protection end address */ + WRITE_REG(FLASH->PCROP1BER, endoffset); +} + +/** + * @brief Program the FLASH IPCC data buffer address. + * @note To configure the extra user option bytes, the option lock bit OPTLOCK must + * be cleared with the call of the @ref HAL_FLASH_OB_Unlock() function. + * @note To validate the extra user option bytes, the option bytes must be reloaded + * through the call of the @ref HAL_FLASH_OB_Launch() function. + * @param IPCCDataBufAddr IPCC data buffer start address area in SRAM2 + * This parameter must be the double-word aligned + * @retval None + */ +static void FLASH_OB_IPCCBufferAddrConfig(uint32_t IPCCDataBufAddr) +{ + assert_param(IS_OB_IPCC_BUF_ADDR(IPCCDataBufAddr)); + + /* Configure the option bytes register */ + WRITE_REG(FLASH->IPCCBR, (uint32_t)((IPCCDataBufAddr - SRAM2A_BASE) >> 4)); +} + +/** + * @brief Configure the secure start address of the different memories (FLASH and SRAM2), + * the secure mode and the CPU2 Secure Boot reset vector + * @note To configure the PCROP options, the option lock bit OPTLOCK must be + * cleared with the call of the @ref HAL_FLASH_OB_Unlock() function. + * @param pOBParam Pointer to an @ref FLASH_OBProgramInitTypeDef structure that + * contains the configuration information for the programming + * @retval void + */ +static void FLASH_OB_SecureConfig(FLASH_OBProgramInitTypeDef *pOBParam) +{ + uint32_t sfr_reg_val = READ_REG(FLASH->SFR); + uint32_t srrvr_reg_val = READ_REG(FLASH->SRRVR); + + if ((pOBParam->OptionType & OPTIONBYTE_SECURE_MODE) != 0U) + { + assert_param(IS_OB_SFSA_START_ADDR(pOBParam->SecureFlashStartAddr)); + assert_param(IS_OB_SBRSA_START_ADDR(pOBParam->SecureRAM2aStartAddr)); + assert_param(IS_OB_SNBRSA_START_ADDR(pOBParam->SecureRAM2bStartAddr)); + assert_param(IS_OB_SECURE_MODE(pOBParam->SecureMode)); + + /* Configure SFR register content with start PAGE index to secure */ + MODIFY_REG(sfr_reg_val, FLASH_SFR_SFSA, (((pOBParam->SecureFlashStartAddr - FLASH_BASE) / FLASH_PAGE_SIZE) << FLASH_SFR_SFSA_Pos)); + + /* Configure SRRVR register */ + MODIFY_REG(srrvr_reg_val, (FLASH_SRRVR_SBRSA | FLASH_SRRVR_SNBRSA), \ + (((((pOBParam->SecureRAM2aStartAddr - SRAM2A_BASE) >> SRAM_SECURE_PAGE_GRANULARITY_OFFSET) << FLASH_SRRVR_SBRSA_Pos)) | \ + ((((pOBParam->SecureRAM2bStartAddr - SRAM2B_BASE) >> SRAM_SECURE_PAGE_GRANULARITY_OFFSET) << FLASH_SRRVR_SNBRSA_Pos)))); + + /* If Full System Secure mode is requested, clear all the corresponding bit */ + /* Else set the corresponding bit */ + if (pOBParam->SecureMode == SYSTEM_IN_SECURE_MODE) + { + CLEAR_BIT(sfr_reg_val, FLASH_SFR_FSD); + CLEAR_BIT(srrvr_reg_val, (FLASH_SRRVR_BRSD | FLASH_SRRVR_NBRSD)); + } + else + { + SET_BIT(sfr_reg_val, FLASH_SFR_FSD); + SET_BIT(srrvr_reg_val, (FLASH_SRRVR_BRSD | FLASH_SRRVR_NBRSD)); + } + + /* Update Flash registers */ + WRITE_REG(FLASH->SFR, sfr_reg_val); + } + + /* Boot vector */ + if ((pOBParam->OptionType & OPTIONBYTE_C2_BOOT_VECT) != 0U) + { + /* Check the parameters */ + assert_param(IS_OB_BOOT_VECTOR_ADDR(pOBParam->C2SecureBootVectAddr)); + assert_param(IS_OB_BOOT_REGION(pOBParam->C2BootRegion)); + + /* Set the boot vector */ + if (pOBParam->C2BootRegion == OB_C2_BOOT_FROM_FLASH) + { + MODIFY_REG(srrvr_reg_val, (FLASH_SRRVR_SBRV | FLASH_SRRVR_C2OPT), (((pOBParam->C2SecureBootVectAddr - FLASH_BASE) >> 2) | pOBParam->C2BootRegion)); + } + else + { + MODIFY_REG(srrvr_reg_val, (FLASH_SRRVR_SBRV | FLASH_SRRVR_C2OPT), (((pOBParam->C2SecureBootVectAddr - SRAM1_BASE) >> 2) | pOBParam->C2BootRegion)); + } + } + + /* Update Flash registers */ + WRITE_REG(FLASH->SRRVR, srrvr_reg_val); +} + +/** + * @brief Return the FLASH Write Protection Option Bytes value. + * @param[in] WRPArea Specifies the area to be returned. + * This parameter can be one of the following values: + * @arg @ref OB_WRPAREA_BANK1_AREAA Flash Bank 1 Area A + * @arg @ref OB_WRPAREA_BANK1_AREAB Flash Bank 1 Area B + * @param[out] WRPStartOffset Specifies the address where to copied the start page + * of the write protected area + * @param[out] WRDPEndOffset Specifies the address where to copied the end page of + * the write protected area + * @retval None + */ +static void FLASH_OB_GetWRP(uint32_t WRPArea, uint32_t *WRPStartOffset, uint32_t *WRDPEndOffset) +{ + /* Check the parameters */ + assert_param(IS_OB_WRPAREA(WRPArea)); + + /* Get the configuration of the write protected area */ + if (WRPArea == OB_WRPAREA_BANK1_AREAA) + { + *WRPStartOffset = READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_STRT); + *WRDPEndOffset = (READ_BIT(FLASH->WRP1AR, FLASH_WRP1AR_WRP1A_END) >> FLASH_WRP1AR_WRP1A_END_Pos); + } + else /* OB_WRPAREA_BANK1_AREAB */ + { + *WRPStartOffset = READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_STRT); + *WRDPEndOffset = (READ_BIT(FLASH->WRP1BR, FLASH_WRP1BR_WRP1B_END) >> FLASH_WRP1BR_WRP1B_END_Pos); + } +} + +/** + * @brief Return the FLASH Read Protection level. + * @retval FLASH ReadOut Protection Status: + * This return value can be one of the following values: + * @arg @ref OB_RDP_LEVEL_0 No protection + * @arg @ref OB_RDP_LEVEL_1 Read protection of the memory + * @arg @ref OB_RDP_LEVEL_2 Full chip protection + */ +static uint32_t FLASH_OB_GetRDP(void) +{ + uint32_t rdplvl = READ_BIT(FLASH->OPTR, FLASH_OPTR_RDP); + + if ((rdplvl != OB_RDP_LEVEL_0) && (rdplvl != OB_RDP_LEVEL_2)) + { + return (OB_RDP_LEVEL_1); + } + else + { + return rdplvl; + } +} + +/** + * @brief Return the FLASH User Option Byte value. + * @retval This return value can be a combination of all the following values: + * @arg @ref OB_BOR_LEVEL_0 or @ref OB_BOR_LEVEL_1 or ... or @ref OB_BOR_LEVEL_4 + * @arg @ref OB_STOP_RST or @ref OB_STOP_RST + * @arg @ref OB_STANDBY_RST or @ref OB_STANDBY_NORST + * @arg @ref OB_SHUTDOWN_RST or @ref OB_SHUTDOWN_NORST + * @arg @ref OB_IWDG_SW or @ref OB_IWDG_HW + * @arg @ref OB_IWDG_STOP_FREEZE or @ref OB_IWDG_STOP_RUN + * @arg @ref OB_IWDG_STDBY_FREEZE or @ref OB_IWDG_STDBY_RUN + * @arg @ref OB_WWDG_SW or @ref OB_WWDG_HW + * @arg @ref OB_BOOT1_SRAM or @ref OB_BOOT1_SYSTEM + * @arg @ref OB_SRAM2_PARITY_ENABLE or @ref OB_SRAM2_PARITY_DISABLE + * @arg @ref OB_SRAM2_RST_ERASE or @ref OB_SRAM2_RST_NOT_ERASE + * @arg @ref OB_BOOT0_FROM_OB or @ref OB_BOOT0_FROM_PIN + * @arg @ref OB_BOOT0_RESET or @ref OB_BOOT0_SET + * @arg @ref OB_AGC_TRIM_0 or @ref OB_AGC_TRIM_1 or ... or @ref OB_AGC_TRIM_7 + */ +static uint32_t FLASH_OB_GetUser(void) +{ + uint32_t user_config = (READ_REG(FLASH->OPTR) & OB_USER_ALL); + CLEAR_BIT(user_config, (FLASH_OPTR_RDP | FLASH_OPTR_ESE)); + + return user_config; +} + +/** + * @brief Return the FLASH Write Protection Option Bytes value. + * @param PCROPConfig [out] Specifies the address where to copied the configuration of PCROP_RDP option + * @param PCROP1AStartAddr [out] Specifies the address where to copied the start address + * of the Zone 1A Proprietary code readout protection + * @param PCROP1AEndAddr [out] Specifies the address where to copied the end address of + * the Zone 1A Proprietary code readout protection + * @param PCROP1BStartAddr [out] Specifies the address where to copied the start address + * of the Zone 1B Proprietary code readout protection + * @param PCROP1BEndAddr [out] Specifies the address where to copied the end address of + * the Zone 1B Proprietary code readout protection + * @retval None + */ +static void FLASH_OB_GetPCROP(uint32_t *PCROPConfig, uint32_t *PCROP1AStartAddr, uint32_t *PCROP1AEndAddr, uint32_t *PCROP1BStartAddr, uint32_t *PCROP1BEndAddr) +{ + uint32_t pcrop; + + pcrop = (READ_BIT(FLASH->PCROP1BSR, FLASH_PCROP1BSR_PCROP1B_STRT)); + *PCROP1BStartAddr = ((pcrop << FLASH_PCROP_GRANULARITY_OFFSET) + FLASH_BASE); + + pcrop = (READ_BIT(FLASH->PCROP1BER, FLASH_PCROP1BER_PCROP1B_END)); + *PCROP1BEndAddr = ((pcrop << FLASH_PCROP_GRANULARITY_OFFSET) + FLASH_BASE); + + pcrop = (READ_BIT(FLASH->PCROP1ASR, FLASH_PCROP1ASR_PCROP1A_STRT)); + *PCROP1AStartAddr = ((pcrop << FLASH_PCROP_GRANULARITY_OFFSET) + FLASH_BASE); + + pcrop = (READ_BIT(FLASH->PCROP1AER, FLASH_PCROP1AER_PCROP1A_END)); + *PCROP1AEndAddr = ((pcrop << FLASH_PCROP_GRANULARITY_OFFSET) + FLASH_BASE); + + *PCROPConfig = (READ_REG(FLASH->PCROP1AER) & FLASH_PCROP1AER_PCROP_RDP); +} + +/** + * @brief Return the FLASH IPCC data buffer base address Option Byte value. + * @retval Returned value is the IPCC data buffer start address area in SRAM2. + */ +static uint32_t FLASH_OB_GetIPCCBufferAddr(void) +{ + return (uint32_t)((READ_BIT(FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA) << 4) + SRAM2A_BASE); +} + +/** + * @brief Return the Secure Flash start address, Secure Backup RAM2a start address, Secure non-Backup RAM2b start address and the SecureMode + * @param SecureFlashStartAddr Specifies the address where to copied the Secure Flash start address + * @param SecureRAM2aStartAddr Specifies the address where to copied the Secure Backup RAM2a start address + * @param SecureRAM2bStartAddr Specifies the address where to copied the Secure non-Backup RAM2b start address + * @param SecureMode Specifies the address where to copied the Secure Mode. + * This return value can be one of the following values: + * @arg @ref SYSTEM_IN_SECURE_MODE : Security enabled + * @arg @ref SYSTEM_NOT_IN_SECURE_MODE : Security disabled + * @retval None + */ +static void FLASH_OB_GetSecureMemoryConfig(uint32_t *SecureFlashStartAddr, uint32_t *SecureRAM2aStartAddr, uint32_t *SecureRAM2bStartAddr, uint32_t *SecureMode) +{ + uint32_t sfr_reg_val = READ_REG(FLASH->SFR); + uint32_t srrvr_reg_val = READ_REG(FLASH->SRRVR); + + /* Get Secure Flash start address */ + uint32_t user_config = (READ_BIT(sfr_reg_val, FLASH_SFR_SFSA) >> FLASH_SFR_SFSA_Pos); + + *SecureFlashStartAddr = ((user_config * FLASH_PAGE_SIZE) + FLASH_BASE); + + /* Get Secure SRAM2a start address */ + user_config = (READ_BIT(srrvr_reg_val, FLASH_SRRVR_SBRSA) >> FLASH_SRRVR_SBRSA_Pos); + + *SecureRAM2aStartAddr = ((user_config << SRAM_SECURE_PAGE_GRANULARITY_OFFSET) + SRAM2A_BASE); + + /* Get Secure SRAM2b start address */ + user_config = (READ_BIT(srrvr_reg_val, FLASH_SRRVR_SNBRSA) >> FLASH_SRRVR_SNBRSA_Pos); + + *SecureRAM2bStartAddr = ((user_config << SRAM_SECURE_PAGE_GRANULARITY_OFFSET) + SRAM2B_BASE); + + /* Get Secure Area mode */ + *SecureMode = (READ_BIT(FLASH->OPTR, FLASH_OPTR_ESE)); +} + +/** + * @brief Return the CPU2 Secure Boot reset vector address and the CPU2 Secure Boot Region + * @param C2BootResetVectAddr Specifies the address where to copied the CPU2 Secure Boot reset vector address + * @param C2BootResetRegion Specifies the Secure Boot reset memory region + * @retval None + */ +static void FLASH_OB_GetC2BootResetConfig(uint32_t *C2BootResetVectAddr, uint32_t *C2BootResetRegion) +{ + *C2BootResetRegion = (READ_BIT(FLASH->SRRVR, FLASH_SRRVR_C2OPT)); + + if (*C2BootResetRegion == OB_C2_BOOT_FROM_FLASH) + { + *C2BootResetVectAddr = (uint32_t)((READ_BIT(FLASH->SRRVR, FLASH_SRRVR_SBRV) << 2) + FLASH_BASE); + } + else + { + *C2BootResetVectAddr = (uint32_t)((READ_BIT(FLASH->SRRVR, FLASH_SRRVR_SBRV) << 2) + SRAM1_BASE); + } +} + +/** + * @brief Proceed the OB Write Operation. + * @retval HAL Status + */ +static HAL_StatusTypeDef FLASH_OB_ProceedWriteOperation(void) +{ + HAL_StatusTypeDef status; + + /* Verify that next operation can be proceed */ + status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE); + + if (status == HAL_OK) + { + /* Set OPTSTRT Bit */ + SET_BIT(FLASH->CR, FLASH_CR_OPTSTRT); + + /* Wait for last operation to be completed */ + status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE); + } + + return status; +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_FLASH_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c new file mode 100644 index 0000000..852e018 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c @@ -0,0 +1,533 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_gpio.c + * @author MCD Application Team + * @brief GPIO HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the General Purpose Input/Output (GPIO) peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + @verbatim + ============================================================================== + ##### GPIO Peripheral features ##### + ============================================================================== + [..] + (+) Each port bit of the general-purpose I/O (GPIO) ports can be individually + configured by software in several modes: + (++) Input mode + (++) Analog mode + (++) Output mode + (++) Alternate function mode + (++) External interrupt/event lines + + (+) During and just after reset, the alternate functions and external interrupt + lines are not active and the I/O ports are configured in input floating mode. + + (+) All GPIO pins have weak internal pull-up and pull-down resistors, which can be + activated or not. + + (+) In Output or Alternate mode, each IO can be configured on open-drain or push-pull + type and the IO speed can be selected depending on the VDD value. + + (+) The microcontroller IO pins are connected to onboard peripherals/modules through a + multiplexer that allows only one peripheral alternate function (AF) connected + to an IO pin at a time. In this way, there can be no conflict between peripherals + sharing the same IO pin. + + (+) All ports have external interrupt/event capability. To use external interrupt + lines, the port must be configured in input mode. All available GPIO pins are + connected to the 16 external interrupt/event lines from EXTI0 to EXTI15. + + (+) The external interrupt/event controller consists of up to 28 edge detectors + (16 lines are connected to GPIO) for generating event/interrupt requests (each + input line can be independently configured to select the type (interrupt or event) + and the corresponding trigger event (rising or falling or both). Each line can + also be masked independently. + + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Enable the GPIO AHB clock using the following function: __HAL_RCC_GPIOx_CLK_ENABLE(). + + (#) Configure the GPIO pin(s) using HAL_GPIO_Init(). + (++) Configure the IO mode using "Mode" member from GPIO_InitTypeDef structure + (++) Activate Pull-up, Pull-down resistor using "Pull" member from GPIO_InitTypeDef + structure. + (++) In case of Output or alternate function mode selection: the speed is + configured through "Speed" member from GPIO_InitTypeDef structure. + (++) In alternate mode is selection, the alternate function connected to the IO + is configured through "Alternate" member from GPIO_InitTypeDef structure. + (++) Analog mode is required when a pin is to be used as ADC channel + or DAC output. + (++) In case of external interrupt/event selection the "Mode" member from + GPIO_InitTypeDef structure select the type (interrupt or event) and + the corresponding trigger event (rising or falling or both). + + (#) In case of external interrupt/event mode selection, configure NVIC IRQ priority + mapped to the EXTI line using HAL_NVIC_SetPriority() and enable it using + HAL_NVIC_EnableIRQ(). + + (#) To get the level of a pin configured in input mode use HAL_GPIO_ReadPin(). + + (#) To set/reset the level of a pin configured in output mode use + HAL_GPIO_WritePin()/HAL_GPIO_TogglePin(). + + (#) To lock pin configuration until next reset use HAL_GPIO_LockPin(). + + (#) During and just after reset, the alternate functions are not + active and the GPIO pins are configured in input floating mode (except JTAG + pins). + + (#) The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as general purpose + (PC14 and PC15, respectively) when the LSE oscillator is off. The LSE has + priority over the GPIO function. + + (#) The HSE oscillator pins OSC_IN/OSC_OUT can be used as + general purpose PH0 and PH1, respectively, when the HSE oscillator is off. + The HSE has priority over the GPIO function. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup GPIO + * @{ + */ +/** MISRA C:2012 deviation rule has been granted for following rules: + * Rule-12.2 - Medium: RHS argument is in interval [0,INF] which is out of + * range of the shift operator in following API : + * HAL_GPIO_Init + * HAL_GPIO_DeInit + */ + +#ifdef HAL_GPIO_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines ------------------------------------------------------------*/ +/** @defgroup GPIO_Private_Constants GPIO Private Constants + * @{ + */ +#define GPIO_MODE (0x00000003u) +#define EXTI_MODE (0x10000000u) +#define GPIO_MODE_IT (0x00010000u) +#define GPIO_MODE_EVT (0x00020000u) +#define RISING_EDGE (0x00100000u) +#define FALLING_EDGE (0x00200000u) +#define GPIO_OUTPUT_TYPE (0x00000010u) + +#define GPIO_NUMBER (16u) +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup GPIO_Exported_Functions + * @{ + */ + +/** @addtogroup GPIO_Exported_Functions_Group1 + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the GPIOx peripheral according to the specified parameters in the GPIO_Init. + * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family + * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains + * the configuration information for the specified GPIO peripheral. + * @retval None + */ +void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) +{ + uint32_t position = 0x00u; + uint32_t iocurrent; + uint32_t temp; + + /* Check the parameters */ + assert_param(IS_GPIO_ALL_INSTANCE(GPIOx)); + assert_param(IS_GPIO_PIN(GPIO_Init->Pin)); + assert_param(IS_GPIO_MODE(GPIO_Init->Mode)); + assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); + + /* Configure the port pins */ + while (((GPIO_Init->Pin) >> position) != 0x00u) + { + /* Get current io position */ + iocurrent = (GPIO_Init->Pin) & (1uL << position); + + if (iocurrent != 0x00u) + { + /*--------------------- GPIO Mode Configuration ------------------------*/ + /* In case of Output or Alternate function mode selection */ + if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) || + (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) + { + /* Check the Speed parameter */ + assert_param(IS_GPIO_SPEED(GPIO_Init->Speed)); + /* Configure the IO Speed */ + temp = GPIOx->OSPEEDR; + temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u)); + temp |= (GPIO_Init->Speed << (position * 2u)); + GPIOx->OSPEEDR = temp; + + /* Configure the IO Output Type */ + temp = GPIOx->OTYPER; + temp &= ~(GPIO_OTYPER_OT0 << position) ; + temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position); + GPIOx->OTYPER = temp; + } + + /* Activate the Pull-up or Pull down resistor for the current IO */ + temp = GPIOx->PUPDR; + temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u)); + temp |= ((GPIO_Init->Pull) << (position * 2u)); + GPIOx->PUPDR = temp; + + /* In case of Alternate function mode selection */ + if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) + { + /* Check the Alternate function parameters */ + assert_param(IS_GPIO_AF_INSTANCE(GPIOx)); + assert_param(IS_GPIO_AF(GPIO_Init->Alternate)); + + /* Configure Alternate function mapped with the current IO */ + temp = GPIOx->AFR[position >> 3u]; + temp &= ~(0xFu << ((position & 0x07u) * 4u)); + temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u)); + GPIOx->AFR[position >> 3u] = temp; + } + + /* Configure IO Direction mode (Input, Output, Alternate or Analog) */ + temp = GPIOx->MODER; + temp &= ~(GPIO_MODER_MODE0 << (position * 2u)); + temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u)); + GPIOx->MODER = temp; + + /*--------------------- EXTI Mode Configuration ------------------------*/ + /* Configure the External Interrupt or event for the current IO */ + if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) + { + temp = SYSCFG->EXTICR[position >> 2u]; + temp &= ~(0x0FuL << (4u * (position & 0x03u))); + temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))); + SYSCFG->EXTICR[position >> 2u] = temp; + + /* Clear EXTI line configuration */ + temp = EXTI->IMR1; + temp &= ~(iocurrent); + if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT) + { + temp |= iocurrent; + } + EXTI->IMR1 = temp; + + temp = EXTI->EMR1; + temp &= ~(iocurrent); + if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT) + { + temp |= iocurrent; + } + EXTI->EMR1 = temp; + + /* Clear Rising Falling edge configuration */ + temp = EXTI->RTSR1; + temp &= ~(iocurrent); + if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE) + { + temp |= iocurrent; + } + EXTI->RTSR1 = temp; + + temp = EXTI->FTSR1; + temp &= ~(iocurrent); + if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE) + { + temp |= iocurrent; + } + EXTI->FTSR1 = temp; + } + } + + position++; + } +} + +/** + * @brief De-initialize the GPIOx peripheral registers to their default reset values. + * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family + * @param GPIO_Pin specifies the port bit to be written. + * This parameter can be one of GPIO_PIN_x where x can be (0..15). + * @retval None + */ +void HAL_GPIO_DeInit(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin) +{ + uint32_t position = 0x00u; + uint32_t iocurrent; + uint32_t tmp; + + /* Check the parameters */ + assert_param(IS_GPIO_ALL_INSTANCE(GPIOx)); + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + /* Configure the port pins */ + while ((GPIO_Pin >> position) != 0x00u) + { + /* Get current io position */ + iocurrent = (GPIO_Pin) & (1uL << position); + + if (iocurrent != 0x00u) + { + /*------------------------- EXTI Mode Configuration --------------------*/ + /* Clear the External Interrupt or Event for the current IO */ + + tmp = SYSCFG->EXTICR[position >> 2u]; + tmp &= (0x0FUL << (4u * (position & 0x03u))); + if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)))) + { + /* Clear EXTI line configuration */ + EXTI->IMR1 &= ~(iocurrent); + EXTI->EMR1 &= ~(iocurrent); + + /* Clear Rising Falling edge configuration */ + EXTI->RTSR1 &= ~(iocurrent); + EXTI->FTSR1 &= ~(iocurrent); + + tmp = 0x0FuL << (4u * (position & 0x03u)); + SYSCFG->EXTICR[position >> 2u] &= ~tmp; + } + + /*------------------------- GPIO Mode Configuration --------------------*/ + /* Configure IO in Analog Mode */ + GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u)); + + /* Configure the default Alternate Function in current IO */ + GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ; + + /* Deactivate the Pull-up and Pull-down resistor for the current IO */ + GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u)); + + /* Configure the default value IO Output Type */ + GPIOx->OTYPER &= ~(GPIO_OTYPER_OT0 << position) ; + + /* Configure the default value for IO Speed */ + GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u)); + } + + position++; + } +} + +/** + * @} + */ + +/** @addtogroup GPIO_Exported_Functions_Group2 + * @brief GPIO Read, Write, Toggle, Lock and EXTI management functions. + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + +@endverbatim + * @{ + */ + +/** + * @brief Read the specified input port pin. + * @param GPIOx where x can be (A..F) to select the GPIO peripheral for STM32WBxx family + * @param GPIO_Pin specifies the port bit to read. + * This parameter can be GPIO_PIN_x where x can be (0..15). + * @retval The input port pin value. + */ +GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) +{ + GPIO_PinState bitstatus; + + /* Check the parameters */ + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + if ((GPIOx->IDR & GPIO_Pin) != 0x00u) + { + bitstatus = GPIO_PIN_SET; + } + else + { + bitstatus = GPIO_PIN_RESET; + } + return bitstatus; +} + +/** + * @brief Set or clear the selected data port bit. + * + * @note This function uses GPIOx_BSRR and GPIOx_BRR registers to allow atomic read/modify + * accesses. In this way, there is no risk of an IRQ occurring between + * the read and the modify access. + * + * @param GPIOx where x can be (A..F) to select the GPIO peripheral for STM32WBxx family + * @param GPIO_Pin specifies the port bit to be written. + * This parameter can be one of GPIO_PIN_x where x can be (0..15). + * @param PinState specifies the value to be written to the selected bit. + * This parameter can be one of the GPIO_PinState enum values: + * @arg GPIO_PIN_RESET: to clear the port pin + * @arg GPIO_PIN_SET: to set the port pin + * @retval None + */ +void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState) +{ + /* Check the parameters */ + assert_param(IS_GPIO_PIN(GPIO_Pin)); + assert_param(IS_GPIO_PIN_ACTION(PinState)); + + if(PinState != GPIO_PIN_RESET) + { + GPIOx->BSRR = (uint32_t)GPIO_Pin; + } + else + { + GPIOx->BRR = (uint32_t)GPIO_Pin; + } +} + +/** + * @brief Toggle the specified GPIO pin. + * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family + * @param GPIO_Pin specifies the pin to be toggled. + * @retval None + */ +void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) +{ + /* Check the parameters */ + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + if ((GPIOx->ODR & GPIO_Pin) != 0x00u) + { + GPIOx->BRR = (uint32_t)GPIO_Pin; + } + else + { + GPIOx->BSRR = (uint32_t)GPIO_Pin; + } +} + +/** +* @brief Lock GPIO Pins configuration registers. + * @note The locked registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, + * GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH. + * @note The configuration of the locked GPIO pins can no longer be modified + * until the next reset. + * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family + * @param GPIO_Pin specifies the port bits to be locked. + * This parameter can be any combination of GPIO_Pin_x where x can be (0..15). + * @retval None + */ +HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin) +{ + __IO uint32_t tmp = GPIO_LCKR_LCKK; + + /* Check the parameters */ + assert_param(IS_GPIO_LOCK_INSTANCE(GPIOx)); + assert_param(IS_GPIO_PIN(GPIO_Pin)); + + /* Apply lock key write sequence */ + tmp |= GPIO_Pin; + /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */ + GPIOx->LCKR = tmp; + /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */ + GPIOx->LCKR = GPIO_Pin; + /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */ + GPIOx->LCKR = tmp; + /* Read LCKK register. This read is mandatory to complete key lock sequence */ + tmp = GPIOx->LCKR; + + /* read again in order to confirm lock is active */ + if ((GPIOx->LCKR & GPIO_LCKR_LCKK) != 0x00u) + { + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Handle EXTI interrupt request. + * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line. + * @retval None + */ +void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin) +{ + /* EXTI line interrupt detected */ + if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u) + { + __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin); + HAL_GPIO_EXTI_Callback(GPIO_Pin); + } +} + +/** + * @brief EXTI line detection callback. + * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line. + * @retval None + */ +__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(GPIO_Pin); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_GPIO_EXTI_Callback could be implemented in the user file + */ +} + +/** + * @} + */ + + +/** + * @} + */ + +#endif /* HAL_GPIO_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c new file mode 100644 index 0000000..436dda9 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c @@ -0,0 +1,363 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_hsem.c + * @author MCD Application Team + * @brief HSEM HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the semaphore peripheral: + * + Semaphore Take function (2-Step Procedure) , non blocking + * + Semaphore FastTake function (1-Step Procedure) , non blocking + * + Semaphore Status check + * + Semaphore Clear Key Set and Get + * + Release and release all functions + * + Semaphore notification enabling and disabling and callnack functions + * + IRQ handler management + * + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + (#)Take a semaphore In 2-Step mode Using function HAL_HSEM_Take. This function takes as parameters : + (++) the semaphore ID from 0 to 31 + (++) the process ID from 0 to 255 + (#) Fast Take semaphore In 1-Step mode Using function HAL_HSEM_FastTake. This function takes as parameter : + (++) the semaphore ID from 0_ID to 31. Note that the process ID value is implicitly assumed as zero + (#) Check if a semaphore is Taken using function HAL_HSEM_IsSemTaken. This function takes as parameter : + (++) the semaphore ID from 0_ID to 31 + (++) It returns 1 if the given semaphore is taken otherwise (Free) zero + (#)Release a semaphore using function with HAL_HSEM_Release. This function takes as parameters : + (++) the semaphore ID from 0 to 31 + (++) the process ID from 0 to 255: + (++) Note: If ProcessID and MasterID match, semaphore is freed, and an interrupt + may be generated when enabled (notification activated). If ProcessID or MasterID does not match, + semaphore remains taken (locked) + + (#)Release all semaphores at once taken by a given Master using function HAL_HSEM_Release_All + This function takes as parameters : + (++) the Release Key (value from 0 to 0xFFFF) can be Set or Get respectively by + HAL_HSEM_SetClearKey() or HAL_HSEM_GetClearKey functions + (++) the Master ID: + (++) Note: If the Key and MasterID match, all semaphores taken by the given CPU that corresponds + to MasterID will be freed, and an interrupt may be generated when enabled (notification activated). If the + Key or the MasterID doesn't match, semaphores remains taken (locked) + + (#)Semaphores Release all key functions: + (++) HAL_HSEM_SetClearKey() to set semaphore release all Key + (++) HAL_HSEM_GetClearKey() to get release all Key + (#)Semaphores notification functions : + (++) HAL_HSEM_ActivateNotification to activate a notification callback on + a given semaphores Mask (bitfield). When one or more semaphores defined by the mask are released + the callback HAL_HSEM_FreeCallback will be asserted giving as parameters a mask of the released + semaphores (bitfield). + + (++) HAL_HSEM_DeactivateNotification to deactivate the notification of a given semaphores Mask (bitfield). + (++) See the description of the macro __HAL_HSEM_SEMID_TO_MASK to check how to calculate a semaphore mask + Used by the notification functions + *** HSEM HAL driver macros list *** + ============================================= + [..] Below the list of most used macros in HSEM HAL driver. + + (+) __HAL_HSEM_SEMID_TO_MASK: Helper macro to convert a Semaphore ID to a Mask. + [..] Example of use : + [..] mask = __HAL_HSEM_SEMID_TO_MASK(8) | __HAL_HSEM_SEMID_TO_MASK(21) | __HAL_HSEM_SEMID_TO_MASK(25). + [..] All next macros take as parameter a semaphore Mask (bitfiled) that can be constructed using __HAL_HSEM_SEMID_TO_MASK as the above example. + (+) __HAL_HSEM_ENABLE_IT: Enable the specified semaphores Mask interrupts. + (+) __HAL_HSEM_DISABLE_IT: Disable the specified semaphores Mask interrupts. + (+) __HAL_HSEM_GET_IT: Checks whether the specified semaphore interrupt has occurred or not. + (+) __HAL_HSEM_GET_FLAG: Get the semaphores status release flags. + (+) __HAL_HSEM_CLEAR_FLAG: Clear the semaphores status release flags. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup HSEM HSEM + * @brief HSEM HAL module driver + * @{ + */ + +#ifdef HAL_HSEM_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +#if defined(DUAL_CORE) +#ifndef HSEM_R_MASTERID +#define HSEM_R_MASTERID HSEM_R_COREID +#endif + +#ifndef HSEM_RLR_MASTERID +#define HSEM_RLR_MASTERID HSEM_RLR_COREID +#endif + +#ifndef HSEM_CR_MASTERID +#define HSEM_CR_MASTERID HSEM_CR_COREID +#endif +#endif /* DUAL_CORE */ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup HSEM_Exported_Functions HSEM Exported Functions + * @{ + */ + +/** @defgroup HSEM_Exported_Functions_Group1 Take and Release functions + * @brief HSEM Take and Release functions + * +@verbatim + ============================================================================== + ##### HSEM Take and Release functions ##### + ============================================================================== +[..] This section provides functions allowing to: + (+) Take a semaphore with 2 Step method + (+) Fast Take a semaphore with 1 Step method + (+) Check semaphore state Taken or not + (+) Release a semaphore + (+) Release all semaphore at once + +@endverbatim + * @{ + */ + + +/** + * @brief Take a semaphore in 2 Step mode. + * @param SemID: semaphore ID from 0 to 31 + * @param ProcessID: Process ID from 0 to 255 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_HSEM_Take(uint32_t SemID, uint32_t ProcessID) +{ + /* Check the parameters */ + assert_param(IS_HSEM_SEMID(SemID)); + assert_param(IS_HSEM_PROCESSID(ProcessID)); + + /* First step write R register with MasterID, processID and take bit=1*/ + HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK); + + /* second step : read the R register . Take achieved if MasterID and processID match and take bit set to 1 */ + if (HSEM->R[SemID] == (ProcessID | HSEM_CR_COREID_CURRENT | HSEM_R_LOCK)) + { + /*take success when MasterID and ProcessID match and take bit set*/ + return HAL_OK; + } + + /* Semaphore take fails*/ + return HAL_ERROR; +} + +/** + * @brief Fast Take a semaphore with 1 Step mode. + * @param SemID: semaphore ID from 0 to 31 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID) +{ + /* Check the parameters */ + assert_param(IS_HSEM_SEMID(SemID)); + + /* Read the RLR register to take the semaphore */ + if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK)) + { + /*take success when MasterID match and take bit set*/ + return HAL_OK; + } + + /* Semaphore take fails */ + return HAL_ERROR; +} +/** + * @brief Check semaphore state Taken or not. + * @param SemID: semaphore ID + * @retval HAL HSEM state + */ +uint32_t HAL_HSEM_IsSemTaken(uint32_t SemID) +{ + return (((HSEM->R[SemID] & HSEM_R_LOCK) != 0U) ? 1UL : 0UL); +} + + +/** + * @brief Release a semaphore. + * @param SemID: semaphore ID from 0 to 31 + * @param ProcessID: Process ID from 0 to 255 + * @retval None + */ +void HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID) +{ + /* Check the parameters */ + assert_param(IS_HSEM_SEMID(SemID)); + assert_param(IS_HSEM_PROCESSID(ProcessID)); + + /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0 */ + HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT); + +} + +/** + * @brief Release All semaphore used by a given Master . + * @param Key: Semaphore Key , value from 0 to 0xFFFF + * @param CoreID: CoreID of the CPU that is using semaphores to be released + * @retval None + */ +void HAL_HSEM_ReleaseAll(uint32_t Key, uint32_t CoreID) +{ + assert_param(IS_HSEM_KEY(Key)); + assert_param(IS_HSEM_COREID(CoreID)); + + HSEM->CR = ((Key << HSEM_CR_KEY_Pos) | (CoreID << HSEM_CR_COREID_Pos)); +} + +/** + * @} + */ + +/** @defgroup HSEM_Exported_Functions_Group2 HSEM Set and Get Key functions + * @brief HSEM Set and Get Key functions. + * +@verbatim + ============================================================================== + ##### HSEM Set and Get Key functions ##### + ============================================================================== + [..] This section provides functions allowing to: + (+) Set semaphore Key + (+) Get semaphore Key +@endverbatim + + * @{ + */ + +/** + * @brief Set semaphore Key . + * @param Key: Semaphore Key , value from 0 to 0xFFFF + * @retval None + */ +void HAL_HSEM_SetClearKey(uint32_t Key) +{ + assert_param(IS_HSEM_KEY(Key)); + + MODIFY_REG(HSEM->KEYR, HSEM_KEYR_KEY, (Key << HSEM_KEYR_KEY_Pos)); + +} + +/** + * @brief Get semaphore Key . + * @retval Semaphore Key , value from 0 to 0xFFFF + */ +uint32_t HAL_HSEM_GetClearKey(void) +{ + return (HSEM->KEYR >> HSEM_KEYR_KEY_Pos); +} + +/** + * @} + */ + +/** @defgroup HSEM_Exported_Functions_Group3 HSEM IRQ handler management + * @brief HSEM Notification functions. + * +@verbatim + ============================================================================== + ##### HSEM IRQ handler management and Notification functions ##### + ============================================================================== +[..] This section provides HSEM IRQ handler and Notification function. + +@endverbatim + * @{ + */ + +/** + * @brief Activate Semaphore release Notification for a given Semaphores Mask . + * @param SemMask: Mask of Released semaphores + * @retval Semaphore Key + */ +void HAL_HSEM_ActivateNotification(uint32_t SemMask) +{ + HSEM_COMMON->IER |= SemMask; +} + +/** + * @brief Deactivate Semaphore release Notification for a given Semaphores Mask . + * @param SemMask: Mask of Released semaphores + * @retval Semaphore Key + */ +void HAL_HSEM_DeactivateNotification(uint32_t SemMask) +{ + HSEM_COMMON->IER &= ~SemMask; +} + +/** + * @brief This function handles HSEM interrupt request + * @retval None + */ +void HAL_HSEM_IRQHandler(void) +{ + uint32_t statusreg; + /* Get the list of masked freed semaphores*/ + statusreg = HSEM_COMMON->MISR; + + /*Disable Interrupts*/ + HSEM_COMMON->IER &= ~((uint32_t)statusreg); + + /*Clear Flags*/ + HSEM_COMMON->ICR = ((uint32_t)statusreg); + + /* Call FreeCallback */ + HAL_HSEM_FreeCallback(statusreg); +} + +/** + * @brief Semaphore Released Callback. + * @param SemMask: Mask of Released semaphores + * @retval None + */ +__weak void HAL_HSEM_FreeCallback(uint32_t SemMask) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(SemMask); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_HSEM_FreeCallback can be implemented in the user file + */ +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_HSEM_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c new file mode 100644 index 0000000..c047cd0 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c @@ -0,0 +1,6613 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_i2c.c + * @author MCD Application Team + * @brief I2C HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Inter Integrated Circuit (I2C) peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral State and Errors functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The I2C HAL driver can be used as follows: + + (#) Declare a I2C_HandleTypeDef handle structure, for example: + I2C_HandleTypeDef hi2c; + + (#)Initialize the I2C low level resources by implementing the @ref HAL_I2C_MspInit() API: + (##) Enable the I2Cx interface clock + (##) I2C pins configuration + (+++) Enable the clock for the I2C GPIOs + (+++) Configure I2C pins as alternate function open-drain + (##) NVIC configuration if you need to use interrupt process + (+++) Configure the I2Cx interrupt priority + (+++) Enable the NVIC I2C IRQ Channel + (##) DMA Configuration if you need to use DMA process + (+++) Declare a DMA_HandleTypeDef handle structure for the transmit or receive channel + (+++) Enable the DMAx interface clock using + (+++) Configure the DMA handle parameters + (+++) Configure the DMA Tx or Rx channel + (+++) Associate the initialized DMA handle to the hi2c DMA Tx or Rx handle + (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on + the DMA Tx or Rx channel + + (#) Configure the Communication Clock Timing, Own Address1, Master Addressing mode, Dual Addressing mode, + Own Address2, Own Address2 Mask, General call and Nostretch mode in the hi2c Init structure. + + (#) Initialize the I2C registers by calling the @ref HAL_I2C_Init(), configures also the low level Hardware + (GPIO, CLOCK, NVIC...etc) by calling the customized @ref HAL_I2C_MspInit(&hi2c) API. + + (#) To check if target device is ready for communication, use the function @ref HAL_I2C_IsDeviceReady() + + (#) For I2C IO and IO MEM operations, three operation modes are available within this driver : + + *** Polling mode IO operation *** + ================================= + [..] + (+) Transmit in master mode an amount of data in blocking mode using @ref HAL_I2C_Master_Transmit() + (+) Receive in master mode an amount of data in blocking mode using @ref HAL_I2C_Master_Receive() + (+) Transmit in slave mode an amount of data in blocking mode using @ref HAL_I2C_Slave_Transmit() + (+) Receive in slave mode an amount of data in blocking mode using @ref HAL_I2C_Slave_Receive() + + *** Polling mode IO MEM operation *** + ===================================== + [..] + (+) Write an amount of data in blocking mode to a specific memory address using @ref HAL_I2C_Mem_Write() + (+) Read an amount of data in blocking mode from a specific memory address using @ref HAL_I2C_Mem_Read() + + + *** Interrupt mode IO operation *** + =================================== + [..] + (+) Transmit in master mode an amount of data in non-blocking mode using @ref HAL_I2C_Master_Transmit_IT() + (+) At transmission end of transfer, @ref HAL_I2C_MasterTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback() + (+) Receive in master mode an amount of data in non-blocking mode using @ref HAL_I2C_Master_Receive_IT() + (+) At reception end of transfer, @ref HAL_I2C_MasterRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback() + (+) Transmit in slave mode an amount of data in non-blocking mode using @ref HAL_I2C_Slave_Transmit_IT() + (+) At transmission end of transfer, @ref HAL_I2C_SlaveTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback() + (+) Receive in slave mode an amount of data in non-blocking mode using @ref HAL_I2C_Slave_Receive_IT() + (+) At reception end of transfer, @ref HAL_I2C_SlaveRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback() + (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback() + (+) Abort a master I2C process communication with Interrupt using @ref HAL_I2C_Master_Abort_IT() + (+) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback() + (+) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro. + This action will inform Master to generate a Stop condition to discard the communication. + + + *** Interrupt mode or DMA mode IO sequential operation *** + ========================================================== + [..] + (@) These interfaces allow to manage a sequential transfer with a repeated start condition + when a direction change during transfer + [..] + (+) A specific option field manage the different steps of a sequential transfer + (+) Option field values are defined through @ref I2C_XFEROPTIONS and are listed below: + (++) I2C_FIRST_AND_LAST_FRAME: No sequential usage, functionnal is same as associated interfaces in no sequential mode + (++) I2C_FIRST_FRAME: Sequential usage, this option allow to manage a sequence with start condition, address + and data to transfer without a final stop condition + (++) I2C_FIRST_AND_NEXT_FRAME: Sequential usage (Master only), this option allow to manage a sequence with start condition, address + and data to transfer without a final stop condition, an then permit a call the same master sequential interface + several times (like @ref HAL_I2C_Master_Seq_Transmit_IT() then @ref HAL_I2C_Master_Seq_Transmit_IT() + or @ref HAL_I2C_Master_Seq_Transmit_DMA() then @ref HAL_I2C_Master_Seq_Transmit_DMA()) + (++) I2C_NEXT_FRAME: Sequential usage, this option allow to manage a sequence with a restart condition, address + and with new data to transfer if the direction change or manage only the new data to transfer + if no direction change and without a final stop condition in both cases + (++) I2C_LAST_FRAME: Sequential usage, this option allow to manage a sequance with a restart condition, address + and with new data to transfer if the direction change or manage only the new data to transfer + if no direction change and with a final stop condition in both cases + (++) I2C_LAST_FRAME_NO_STOP: Sequential usage (Master only), this option allow to manage a restart condition after several call of the same master sequential + interface several times (link with option I2C_FIRST_AND_NEXT_FRAME). + Usage can, transfer several bytes one by one using HAL_I2C_Master_Seq_Transmit_IT(option I2C_FIRST_AND_NEXT_FRAME then I2C_NEXT_FRAME) + or HAL_I2C_Master_Seq_Receive_IT(option I2C_FIRST_AND_NEXT_FRAME then I2C_NEXT_FRAME) + or HAL_I2C_Master_Seq_Transmit_DMA(option I2C_FIRST_AND_NEXT_FRAME then I2C_NEXT_FRAME) + or HAL_I2C_Master_Seq_Receive_DMA(option I2C_FIRST_AND_NEXT_FRAME then I2C_NEXT_FRAME). + Then usage of this option I2C_LAST_FRAME_NO_STOP at the last Transmit or Receive sequence permit to call the oposite interface Receive or Transmit + without stopping the communication and so generate a restart condition. + (++) I2C_OTHER_FRAME: Sequential usage (Master only), this option allow to manage a restart condition after each call of the same master sequential + interface. + Usage can, transfer several bytes one by one with a restart with slave address between each bytes using HAL_I2C_Master_Seq_Transmit_IT(option I2C_FIRST_FRAME then I2C_OTHER_FRAME) + or HAL_I2C_Master_Seq_Receive_IT(option I2C_FIRST_FRAME then I2C_OTHER_FRAME) + or HAL_I2C_Master_Seq_Transmit_DMA(option I2C_FIRST_FRAME then I2C_OTHER_FRAME) + or HAL_I2C_Master_Seq_Receive_DMA(option I2C_FIRST_FRAME then I2C_OTHER_FRAME). + Then usage of this option I2C_OTHER_AND_LAST_FRAME at the last frame to help automatic generation of STOP condition. + + (+) Differents sequential I2C interfaces are listed below: + (++) Sequential transmit in master I2C mode an amount of data in non-blocking mode using @ref HAL_I2C_Master_Seq_Transmit_IT() + or using @ref HAL_I2C_Master_Seq_Transmit_DMA() + (+++) At transmission end of current frame transfer, @ref HAL_I2C_MasterTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback() + (++) Sequential receive in master I2C mode an amount of data in non-blocking mode using @ref HAL_I2C_Master_Seq_Receive_IT() + or using @ref HAL_I2C_Master_Seq_Receive_DMA() + (+++) At reception end of current frame transfer, @ref HAL_I2C_MasterRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback() + (++) Abort a master IT or DMA I2C process communication with Interrupt using @ref HAL_I2C_Master_Abort_IT() + (+++) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback() + (++) Enable/disable the Address listen mode in slave I2C mode using @ref HAL_I2C_EnableListen_IT() @ref HAL_I2C_DisableListen_IT() + (+++) When address slave I2C match, @ref HAL_I2C_AddrCallback() is executed and user can + add his own code to check the Address Match Code and the transmission direction request by master (Write/Read). + (+++) At Listen mode end @ref HAL_I2C_ListenCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_ListenCpltCallback() + (++) Sequential transmit in slave I2C mode an amount of data in non-blocking mode using @ref HAL_I2C_Slave_Seq_Transmit_IT() + or using @ref HAL_I2C_Slave_Seq_Transmit_DMA() + (+++) At transmission end of current frame transfer, @ref HAL_I2C_SlaveTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback() + (++) Sequential receive in slave I2C mode an amount of data in non-blocking mode using @ref HAL_I2C_Slave_Seq_Receive_IT() + or using @ref HAL_I2C_Slave_Seq_Receive_DMA() + (+++) At reception end of current frame transfer, @ref HAL_I2C_SlaveRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback() + (++) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback() + (++) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro. + This action will inform Master to generate a Stop condition to discard the communication. + + *** Interrupt mode IO MEM operation *** + ======================================= + [..] + (+) Write an amount of data in non-blocking mode with Interrupt to a specific memory address using + @ref HAL_I2C_Mem_Write_IT() + (+) At Memory end of write transfer, @ref HAL_I2C_MemTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MemTxCpltCallback() + (+) Read an amount of data in non-blocking mode with Interrupt from a specific memory address using + @ref HAL_I2C_Mem_Read_IT() + (+) At Memory end of read transfer, @ref HAL_I2C_MemRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MemRxCpltCallback() + (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback() + + *** DMA mode IO operation *** + ============================== + [..] + (+) Transmit in master mode an amount of data in non-blocking mode (DMA) using + @ref HAL_I2C_Master_Transmit_DMA() + (+) At transmission end of transfer, @ref HAL_I2C_MasterTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MasterTxCpltCallback() + (+) Receive in master mode an amount of data in non-blocking mode (DMA) using + @ref HAL_I2C_Master_Receive_DMA() + (+) At reception end of transfer, @ref HAL_I2C_MasterRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MasterRxCpltCallback() + (+) Transmit in slave mode an amount of data in non-blocking mode (DMA) using + @ref HAL_I2C_Slave_Transmit_DMA() + (+) At transmission end of transfer, @ref HAL_I2C_SlaveTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_SlaveTxCpltCallback() + (+) Receive in slave mode an amount of data in non-blocking mode (DMA) using + @ref HAL_I2C_Slave_Receive_DMA() + (+) At reception end of transfer, @ref HAL_I2C_SlaveRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_SlaveRxCpltCallback() + (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback() + (+) Abort a master I2C process communication with Interrupt using @ref HAL_I2C_Master_Abort_IT() + (+) End of abort process, @ref HAL_I2C_AbortCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_AbortCpltCallback() + (+) Discard a slave I2C process communication using @ref __HAL_I2C_GENERATE_NACK() macro. + This action will inform Master to generate a Stop condition to discard the communication. + + *** DMA mode IO MEM operation *** + ================================= + [..] + (+) Write an amount of data in non-blocking mode with DMA to a specific memory address using + @ref HAL_I2C_Mem_Write_DMA() + (+) At Memory end of write transfer, @ref HAL_I2C_MemTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MemTxCpltCallback() + (+) Read an amount of data in non-blocking mode with DMA from a specific memory address using + @ref HAL_I2C_Mem_Read_DMA() + (+) At Memory end of read transfer, @ref HAL_I2C_MemRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_MemRxCpltCallback() + (+) In case of transfer Error, @ref HAL_I2C_ErrorCallback() function is executed and user can + add his own code by customization of function pointer @ref HAL_I2C_ErrorCallback() + + + *** I2C HAL driver macros list *** + ================================== + [..] + Below the list of most used macros in I2C HAL driver. + + (+) @ref __HAL_I2C_ENABLE: Enable the I2C peripheral + (+) @ref __HAL_I2C_DISABLE: Disable the I2C peripheral + (+) @ref __HAL_I2C_GENERATE_NACK: Generate a Non-Acknowledge I2C peripheral in Slave mode + (+) @ref __HAL_I2C_GET_FLAG: Check whether the specified I2C flag is set or not + (+) @ref __HAL_I2C_CLEAR_FLAG: Clear the specified I2C pending flag + (+) @ref __HAL_I2C_ENABLE_IT: Enable the specified I2C interrupt + (+) @ref __HAL_I2C_DISABLE_IT: Disable the specified I2C interrupt + + *** Callback registration *** + ============================================= + [..] + The compilation flag USE_HAL_I2C_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + Use Functions @ref HAL_I2C_RegisterCallback() or @ref HAL_I2C_RegisterAddrCallback() + to register an interrupt callback. + [..] + Function @ref HAL_I2C_RegisterCallback() allows to register following callbacks: + (+) MasterTxCpltCallback : callback for Master transmission end of transfer. + (+) MasterRxCpltCallback : callback for Master reception end of transfer. + (+) SlaveTxCpltCallback : callback for Slave transmission end of transfer. + (+) SlaveRxCpltCallback : callback for Slave reception end of transfer. + (+) ListenCpltCallback : callback for end of listen mode. + (+) MemTxCpltCallback : callback for Memory transmission end of transfer. + (+) MemRxCpltCallback : callback for Memory reception end of transfer. + (+) ErrorCallback : callback for error detection. + (+) AbortCpltCallback : callback for abort completion process. + (+) MspInitCallback : callback for Msp Init. + (+) MspDeInitCallback : callback for Msp DeInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + [..] + For specific callback AddrCallback use dedicated register callbacks : @ref HAL_I2C_RegisterAddrCallback(). + [..] + Use function @ref HAL_I2C_UnRegisterCallback to reset a callback to the default + weak function. + @ref HAL_I2C_UnRegisterCallback takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) MasterTxCpltCallback : callback for Master transmission end of transfer. + (+) MasterRxCpltCallback : callback for Master reception end of transfer. + (+) SlaveTxCpltCallback : callback for Slave transmission end of transfer. + (+) SlaveRxCpltCallback : callback for Slave reception end of transfer. + (+) ListenCpltCallback : callback for end of listen mode. + (+) MemTxCpltCallback : callback for Memory transmission end of transfer. + (+) MemRxCpltCallback : callback for Memory reception end of transfer. + (+) ErrorCallback : callback for error detection. + (+) AbortCpltCallback : callback for abort completion process. + (+) MspInitCallback : callback for Msp Init. + (+) MspDeInitCallback : callback for Msp DeInit. + [..] + For callback AddrCallback use dedicated register callbacks : @ref HAL_I2C_UnRegisterAddrCallback(). + [..] + By default, after the @ref HAL_I2C_Init() and when the state is @ref HAL_I2C_STATE_RESET + all callbacks are set to the corresponding weak functions: + examples @ref HAL_I2C_MasterTxCpltCallback(), @ref HAL_I2C_MasterRxCpltCallback(). + Exception done for MspInit and MspDeInit functions that are + reset to the legacy weak functions in the @ref HAL_I2C_Init()/ @ref HAL_I2C_DeInit() only when + these callbacks are null (not registered beforehand). + If MspInit or MspDeInit are not null, the @ref HAL_I2C_Init()/ @ref HAL_I2C_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state. + [..] + Callbacks can be registered/unregistered in @ref HAL_I2C_STATE_READY state only. + Exception done MspInit/MspDeInit functions that can be registered/unregistered + in @ref HAL_I2C_STATE_READY or @ref HAL_I2C_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + Then, the user first registers the MspInit/MspDeInit user callbacks + using @ref HAL_I2C_RegisterCallback() before calling @ref HAL_I2C_DeInit() + or @ref HAL_I2C_Init() function. + [..] + When the compilation flag USE_HAL_I2C_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + [..] + (@) You can refer to the I2C HAL driver header file for more useful macros + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup I2C I2C + * @brief I2C HAL module driver + * @{ + */ + +#ifdef HAL_I2C_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/** @defgroup I2C_Private_Define I2C Private Define + * @{ + */ +#define TIMING_CLEAR_MASK (0xF0FFFFFFU) /*!< I2C TIMING clear register Mask */ +#define I2C_TIMEOUT_ADDR (10000U) /*!< 10 s */ +#define I2C_TIMEOUT_BUSY (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_DIR (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_RXNE (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_STOPF (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_TC (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_TCR (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_TXIS (25U) /*!< 25 ms */ +#define I2C_TIMEOUT_FLAG (25U) /*!< 25 ms */ + +#define MAX_NBYTE_SIZE 255U +#define SlaveAddr_SHIFT 7U +#define SlaveAddr_MSK 0x06U + +/* Private define for @ref PreviousState usage */ +#define I2C_STATE_MSK ((uint32_t)((uint32_t)((uint32_t)HAL_I2C_STATE_BUSY_TX | (uint32_t)HAL_I2C_STATE_BUSY_RX) & (uint32_t)(~((uint32_t)HAL_I2C_STATE_READY)))) /*!< Mask State define, keep only RX and TX bits */ +#define I2C_STATE_NONE ((uint32_t)(HAL_I2C_MODE_NONE)) /*!< Default Value */ +#define I2C_STATE_MASTER_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MASTER)) /*!< Master Busy TX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_MASTER_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MASTER)) /*!< Master Busy RX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_SLAVE_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_SLAVE)) /*!< Slave Busy TX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_SLAVE_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_SLAVE)) /*!< Slave Busy RX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_MEM_BUSY_TX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_TX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MEM)) /*!< Memory Busy TX, combinaison of State LSB and Mode enum */ +#define I2C_STATE_MEM_BUSY_RX ((uint32_t)(((uint32_t)HAL_I2C_STATE_BUSY_RX & I2C_STATE_MSK) | (uint32_t)HAL_I2C_MODE_MEM)) /*!< Memory Busy RX, combinaison of State LSB and Mode enum */ + + +/* Private define to centralize the enable/disable of Interrupts */ +#define I2C_XFER_TX_IT (uint16_t)(0x0001U) /* Bit field can be combinated with @ref I2C_XFER_LISTEN_IT */ +#define I2C_XFER_RX_IT (uint16_t)(0x0002U) /* Bit field can be combinated with @ref I2C_XFER_LISTEN_IT */ +#define I2C_XFER_LISTEN_IT (uint16_t)(0x8000U) /* Bit field can be combinated with @ref I2C_XFER_TX_IT and @ref I2C_XFER_RX_IT */ + +#define I2C_XFER_ERROR_IT (uint16_t)(0x0010U) /* Bit definition to manage addition of global Error and NACK treatment */ +#define I2C_XFER_CPLT_IT (uint16_t)(0x0020U) /* Bit definition to manage only STOP evenement */ +#define I2C_XFER_RELOAD_IT (uint16_t)(0x0040U) /* Bit definition to manage only Reload of NBYTE */ + +/* Private define Sequential Transfer Options default/reset value */ +#define I2C_NO_OPTION_FRAME (0xFFFF0000U) +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ + +/** @defgroup I2C_Private_Functions I2C Private Functions + * @{ + */ +/* Private functions to handle DMA transfer */ +static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma); +static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma); +static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma); +static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma); +static void I2C_DMAError(DMA_HandleTypeDef *hdma); +static void I2C_DMAAbort(DMA_HandleTypeDef *hdma); + +/* Private functions to handle IT transfer */ +static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags); +static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c); +static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c); +static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags); +static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags); +static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags); +static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode); + +/* Private functions to handle IT transfer */ +static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart); +static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart); + +/* Private functions for I2C transfer IRQ handler */ +static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources); +static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources); +static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources); +static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources); + +/* Private functions to handle flags during polling transfer */ +static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart); +static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart); +static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart); +static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart); +static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart); + +/* Private functions to centralize the enable/disable of Interrupts */ +static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest); +static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest); + +/* Private function to treat different error callback */ +static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c); + +/* Private function to flush TXDR register */ +static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c); + +/* Private function to handle start, restart or stop a transfer */ +static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request); + +/* Private function to Convert Specific options */ +static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup I2C_Exported_Functions I2C Exported Functions + * @{ + */ + +/** @defgroup I2C_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to initialize and + deinitialize the I2Cx peripheral: + + (+) User must Implement HAL_I2C_MspInit() function in which he configures + all related peripherals resources (CLOCK, GPIO, DMA, IT and NVIC ). + + (+) Call the function HAL_I2C_Init() to configure the selected device with + the selected configuration: + (++) Clock Timing + (++) Own Address 1 + (++) Addressing mode (Master, Slave) + (++) Dual Addressing mode + (++) Own Address 2 + (++) Own Address 2 Mask + (++) General call mode + (++) Nostretch mode + + (+) Call the function HAL_I2C_DeInit() to restore the default configuration + of the selected I2Cx peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Initializes the I2C according to the specified parameters + * in the I2C_InitTypeDef and initialize the associated handle. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c) +{ + /* Check the I2C handle allocation */ + if (hi2c == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1)); + assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode)); + assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode)); + assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2)); + assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks)); + assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode)); + assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode)); + + if (hi2c->State == HAL_I2C_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hi2c->Lock = HAL_UNLOCKED; + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + /* Init the I2C Callback settings */ + hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */ + hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */ + hi2c->SlaveTxCpltCallback = HAL_I2C_SlaveTxCpltCallback; /* Legacy weak SlaveTxCpltCallback */ + hi2c->SlaveRxCpltCallback = HAL_I2C_SlaveRxCpltCallback; /* Legacy weak SlaveRxCpltCallback */ + hi2c->ListenCpltCallback = HAL_I2C_ListenCpltCallback; /* Legacy weak ListenCpltCallback */ + hi2c->MemTxCpltCallback = HAL_I2C_MemTxCpltCallback; /* Legacy weak MemTxCpltCallback */ + hi2c->MemRxCpltCallback = HAL_I2C_MemRxCpltCallback; /* Legacy weak MemRxCpltCallback */ + hi2c->ErrorCallback = HAL_I2C_ErrorCallback; /* Legacy weak ErrorCallback */ + hi2c->AbortCpltCallback = HAL_I2C_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + hi2c->AddrCallback = HAL_I2C_AddrCallback; /* Legacy weak AddrCallback */ + + if (hi2c->MspInitCallback == NULL) + { + hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit */ + } + + /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */ + hi2c->MspInitCallback(hi2c); +#else + /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */ + HAL_I2C_MspInit(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /*---------------------------- I2Cx TIMINGR Configuration ------------------*/ + /* Configure I2Cx: Frequency range */ + hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK; + + /*---------------------------- I2Cx OAR1 Configuration ---------------------*/ + /* Disable Own Address1 before set the Own Address1 configuration */ + hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN; + + /* Configure I2Cx: Own Address1 and ack own address1 mode */ + if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT) + { + hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1); + } + else /* I2C_ADDRESSINGMODE_10BIT */ + { + hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1); + } + + /*---------------------------- I2Cx CR2 Configuration ----------------------*/ + /* Configure I2Cx: Addressing Master mode */ + if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT) + { + hi2c->Instance->CR2 = (I2C_CR2_ADD10); + } + /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */ + hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK); + + /*---------------------------- I2Cx OAR2 Configuration ---------------------*/ + /* Disable Own Address2 before set the Own Address2 configuration */ + hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE; + + /* Configure I2Cx: Dual mode and Own Address2 */ + hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8)); + + /*---------------------------- I2Cx CR1 Configuration ----------------------*/ + /* Configure I2Cx: Generalcall and NoStretch mode */ + hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode); + + /* Enable the selected I2C peripheral */ + __HAL_I2C_ENABLE(hi2c); + + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + hi2c->Mode = HAL_I2C_MODE_NONE; + + return HAL_OK; +} + +/** + * @brief DeInitialize the I2C peripheral. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c) +{ + /* Check the I2C handle allocation */ + if (hi2c == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the I2C Peripheral Clock */ + __HAL_I2C_DISABLE(hi2c); + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + if (hi2c->MspDeInitCallback == NULL) + { + hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit */ + } + + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + hi2c->MspDeInitCallback(hi2c); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_I2C_MspDeInit(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + hi2c->State = HAL_I2C_STATE_RESET; + hi2c->PreviousState = I2C_STATE_NONE; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Initialize the I2C MSP. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitialize the I2C MSP. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MspDeInit could be implemented in the user file + */ +} + +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User I2C Callback + * To be used instead of the weak predefined callback + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_I2C_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID + * @arg @ref HAL_I2C_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID + * @arg @ref HAL_I2C_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID + * @arg @ref HAL_I2C_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID + * @arg @ref HAL_I2C_LISTEN_COMPLETE_CB_ID Listen Complete callback ID + * @arg @ref HAL_I2C_MEM_TX_COMPLETE_CB_ID Memory Tx Transfer callback ID + * @arg @ref HAL_I2C_MEM_RX_COMPLETE_CB_ID Memory Rx Transfer completed callback ID + * @arg @ref HAL_I2C_ERROR_CB_ID Error callback ID + * @arg @ref HAL_I2C_ABORT_CB_ID Abort callback ID + * @arg @ref HAL_I2C_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_I2C_MSPDEINIT_CB_ID MspDeInit callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_RegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID, pI2C_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hi2c); + + if (HAL_I2C_STATE_READY == hi2c->State) + { + switch (CallbackID) + { + case HAL_I2C_MASTER_TX_COMPLETE_CB_ID : + hi2c->MasterTxCpltCallback = pCallback; + break; + + case HAL_I2C_MASTER_RX_COMPLETE_CB_ID : + hi2c->MasterRxCpltCallback = pCallback; + break; + + case HAL_I2C_SLAVE_TX_COMPLETE_CB_ID : + hi2c->SlaveTxCpltCallback = pCallback; + break; + + case HAL_I2C_SLAVE_RX_COMPLETE_CB_ID : + hi2c->SlaveRxCpltCallback = pCallback; + break; + + case HAL_I2C_LISTEN_COMPLETE_CB_ID : + hi2c->ListenCpltCallback = pCallback; + break; + + case HAL_I2C_MEM_TX_COMPLETE_CB_ID : + hi2c->MemTxCpltCallback = pCallback; + break; + + case HAL_I2C_MEM_RX_COMPLETE_CB_ID : + hi2c->MemRxCpltCallback = pCallback; + break; + + case HAL_I2C_ERROR_CB_ID : + hi2c->ErrorCallback = pCallback; + break; + + case HAL_I2C_ABORT_CB_ID : + hi2c->AbortCpltCallback = pCallback; + break; + + case HAL_I2C_MSPINIT_CB_ID : + hi2c->MspInitCallback = pCallback; + break; + + case HAL_I2C_MSPDEINIT_CB_ID : + hi2c->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_I2C_STATE_RESET == hi2c->State) + { + switch (CallbackID) + { + case HAL_I2C_MSPINIT_CB_ID : + hi2c->MspInitCallback = pCallback; + break; + + case HAL_I2C_MSPDEINIT_CB_ID : + hi2c->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + return status; +} + +/** + * @brief Unregister an I2C Callback + * I2C callback is redirected to the weak predefined callback + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * This parameter can be one of the following values: + * @arg @ref HAL_I2C_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID + * @arg @ref HAL_I2C_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID + * @arg @ref HAL_I2C_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID + * @arg @ref HAL_I2C_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID + * @arg @ref HAL_I2C_LISTEN_COMPLETE_CB_ID Listen Complete callback ID + * @arg @ref HAL_I2C_MEM_TX_COMPLETE_CB_ID Memory Tx Transfer callback ID + * @arg @ref HAL_I2C_MEM_RX_COMPLETE_CB_ID Memory Rx Transfer completed callback ID + * @arg @ref HAL_I2C_ERROR_CB_ID Error callback ID + * @arg @ref HAL_I2C_ABORT_CB_ID Abort callback ID + * @arg @ref HAL_I2C_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_I2C_MSPDEINIT_CB_ID MspDeInit callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_UnRegisterCallback(I2C_HandleTypeDef *hi2c, HAL_I2C_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hi2c); + + if (HAL_I2C_STATE_READY == hi2c->State) + { + switch (CallbackID) + { + case HAL_I2C_MASTER_TX_COMPLETE_CB_ID : + hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */ + break; + + case HAL_I2C_MASTER_RX_COMPLETE_CB_ID : + hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */ + break; + + case HAL_I2C_SLAVE_TX_COMPLETE_CB_ID : + hi2c->SlaveTxCpltCallback = HAL_I2C_SlaveTxCpltCallback; /* Legacy weak SlaveTxCpltCallback */ + break; + + case HAL_I2C_SLAVE_RX_COMPLETE_CB_ID : + hi2c->SlaveRxCpltCallback = HAL_I2C_SlaveRxCpltCallback; /* Legacy weak SlaveRxCpltCallback */ + break; + + case HAL_I2C_LISTEN_COMPLETE_CB_ID : + hi2c->ListenCpltCallback = HAL_I2C_ListenCpltCallback; /* Legacy weak ListenCpltCallback */ + break; + + case HAL_I2C_MEM_TX_COMPLETE_CB_ID : + hi2c->MemTxCpltCallback = HAL_I2C_MemTxCpltCallback; /* Legacy weak MemTxCpltCallback */ + break; + + case HAL_I2C_MEM_RX_COMPLETE_CB_ID : + hi2c->MemRxCpltCallback = HAL_I2C_MemRxCpltCallback; /* Legacy weak MemRxCpltCallback */ + break; + + case HAL_I2C_ERROR_CB_ID : + hi2c->ErrorCallback = HAL_I2C_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_I2C_ABORT_CB_ID : + hi2c->AbortCpltCallback = HAL_I2C_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + break; + + case HAL_I2C_MSPINIT_CB_ID : + hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_I2C_MSPDEINIT_CB_ID : + hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_I2C_STATE_RESET == hi2c->State) + { + switch (CallbackID) + { + case HAL_I2C_MSPINIT_CB_ID : + hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_I2C_MSPDEINIT_CB_ID : + hi2c->MspDeInitCallback = HAL_I2C_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + return status; +} + +/** + * @brief Register the Slave Address Match I2C Callback + * To be used instead of the weak HAL_I2C_AddrCallback() predefined callback + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pCallback pointer to the Address Match Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_RegisterAddrCallback(I2C_HandleTypeDef *hi2c, pI2C_AddrCallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hi2c); + + if (HAL_I2C_STATE_READY == hi2c->State) + { + hi2c->AddrCallback = pCallback; + } + else + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + return status; +} + +/** + * @brief UnRegister the Slave Address Match I2C Callback + * Info Ready I2C Callback is redirected to the weak HAL_I2C_AddrCallback() predefined callback + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_UnRegisterAddrCallback(I2C_HandleTypeDef *hi2c) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hi2c); + + if (HAL_I2C_STATE_READY == hi2c->State) + { + hi2c->AddrCallback = HAL_I2C_AddrCallback; /* Legacy weak AddrCallback */ + } + else + { + /* Update the error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hi2c); + return status; +} + +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup I2C_Exported_Functions_Group2 Input and Output operation functions + * @brief Data transfers functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the I2C data + transfers. + + (#) There are two modes of transfer: + (++) Blocking mode : The communication is performed in the polling mode. + The status of all data processing is returned by the same function + after finishing transfer. + (++) No-Blocking mode : The communication is performed using Interrupts + or DMA. These functions return the status of the transfer startup. + The end of the data processing will be indicated through the + dedicated I2C IRQ when using Interrupt mode or the DMA IRQ when + using DMA mode. + + (#) Blocking mode functions are : + (++) HAL_I2C_Master_Transmit() + (++) HAL_I2C_Master_Receive() + (++) HAL_I2C_Slave_Transmit() + (++) HAL_I2C_Slave_Receive() + (++) HAL_I2C_Mem_Write() + (++) HAL_I2C_Mem_Read() + (++) HAL_I2C_IsDeviceReady() + + (#) No-Blocking mode functions with Interrupt are : + (++) HAL_I2C_Master_Transmit_IT() + (++) HAL_I2C_Master_Receive_IT() + (++) HAL_I2C_Slave_Transmit_IT() + (++) HAL_I2C_Slave_Receive_IT() + (++) HAL_I2C_Mem_Write_IT() + (++) HAL_I2C_Mem_Read_IT() + (++) HAL_I2C_Master_Seq_Transmit_IT() + (++) HAL_I2C_Master_Seq_Receive_IT() + (++) HAL_I2C_Slave_Seq_Transmit_IT() + (++) HAL_I2C_Slave_Seq_Receive_IT() + (++) HAL_I2C_EnableListen_IT() + (++) HAL_I2C_DisableListen_IT() + (++) HAL_I2C_Master_Abort_IT() + + (#) No-Blocking mode functions with DMA are : + (++) HAL_I2C_Master_Transmit_DMA() + (++) HAL_I2C_Master_Receive_DMA() + (++) HAL_I2C_Slave_Transmit_DMA() + (++) HAL_I2C_Slave_Receive_DMA() + (++) HAL_I2C_Mem_Write_DMA() + (++) HAL_I2C_Mem_Read_DMA() + (++) HAL_I2C_Master_Seq_Transmit_DMA() + (++) HAL_I2C_Master_Seq_Receive_DMA() + (++) HAL_I2C_Slave_Seq_Transmit_DMA() + (++) HAL_I2C_Slave_Seq_Receive_DMA() + + (#) A set of Transfer Complete Callbacks are provided in non Blocking mode: + (++) HAL_I2C_MasterTxCpltCallback() + (++) HAL_I2C_MasterRxCpltCallback() + (++) HAL_I2C_SlaveTxCpltCallback() + (++) HAL_I2C_SlaveRxCpltCallback() + (++) HAL_I2C_MemTxCpltCallback() + (++) HAL_I2C_MemRxCpltCallback() + (++) HAL_I2C_AddrCallback() + (++) HAL_I2C_ListenCpltCallback() + (++) HAL_I2C_ErrorCallback() + (++) HAL_I2C_AbortCpltCallback() + +@endverbatim + * @{ + */ + +/** + * @brief Transmits in master mode an amount of data in blocking mode. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE); + } + + while (hi2c->XferCount > 0U) + { + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + hi2c->XferSize--; + + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP); + } + } + } + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is set */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receives in master mode an amount of data in blocking mode. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ); + } + + while (hi2c->XferCount > 0U) + { + /* Wait until RXNE flag is set */ + if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP); + } + } + } + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is set */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmits in slave mode an amount of data in blocking mode. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Transmit(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Wait until ADDR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + + /* If 10bit addressing mode is selected */ + if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT) + { + /* Wait until ADDR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Wait until DIR flag is set Transmitter mode */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, RESET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + while (hi2c->XferCount > 0U) + { + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + } + + /* Wait until STOP flag is set */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) + { + /* Normal use case for Transmitter mode */ + /* A NACK is generated to confirm the end of transfer */ + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + } + else + { + return HAL_ERROR; + } + } + + /* Clear STOP flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Wait until BUSY flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in slave mode an amount of data in blocking mode + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Wait until ADDR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + + /* Wait until DIR flag is reset Receiver mode */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, SET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + while (hi2c->XferCount > 0U) + { + /* Wait until RXNE flag is set */ + if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + /* Store Last receive data if any */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) + { + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + } + + return HAL_ERROR; + } + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + } + + /* Wait until STOP flag is set */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Clear STOP flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Wait until BUSY flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK) + { + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + return HAL_ERROR; + } + + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmit in master mode an amount of data in non-blocking mode with Interrupt + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size) +{ + uint32_t xfermode; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_IT; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in master mode an amount of data in non-blocking mode with Interrupt + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size) +{ + uint32_t xfermode; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_IT; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, RXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmit in slave mode an amount of data in non-blocking mode with Interrupt + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size) +{ + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Slave_ISR_IT; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in slave mode an amount of data in non-blocking mode with Interrupt + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size) +{ + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Slave_ISR_IT; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, RXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmit in master mode an amount of data in non-blocking mode with DMA + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size) +{ + uint32_t xfermode; + HAL_StatusTypeDef dmaxferstatus; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_DMA; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + if (hi2c->XferSize > 0U) + { + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + else + { + /* Update Transfer ISR function pointer */ + hi2c->XferISR = I2C_Master_ISR_IT; + + /* Send Slave Address */ + /* Set NBYTES to write and generate START condition */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in master mode an amount of data in non-blocking mode with DMA + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size) +{ + uint32_t xfermode; + HAL_StatusTypeDef dmaxferstatus; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_DMA; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + if (hi2c->XferSize > 0U) + { + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address */ + /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + else + { + /* Update Transfer ISR function pointer */ + hi2c->XferISR = I2C_Master_ISR_IT; + + /* Send Slave Address */ + /* Set NBYTES to read and generate START condition */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmit in slave mode an amount of data in non-blocking mode with DMA + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size) +{ + HAL_StatusTypeDef dmaxferstatus; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Slave_ISR_DMA; + + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, STOP, NACK, ADDR interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in slave mode an amount of data in non-blocking mode with DMA + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size) +{ + HAL_StatusTypeDef dmaxferstatus; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Slave_ISR_DMA; + + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, STOP, NACK, ADDR interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} +/** + * @brief Write an amount of data in blocking mode to a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP); + } + + do + { + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + hi2c->XferSize--; + + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP); + } + } + + } + while (hi2c->XferCount > 0U); + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Read an amount of data in blocking mode from a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferISR = NULL; + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ); + } + + do + { + /* Wait until RXNE flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP); + } + } + } + while (hi2c->XferCount > 0U); + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} +/** + * @brief Write an amount of data in non-blocking mode with Interrupt to a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size) +{ + uint32_t tickstart; + uint32_t xfermode; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_IT; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Read an amount of data in non-blocking mode with Interrupt from a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Read_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size) +{ + uint32_t tickstart; + uint32_t xfermode; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_IT; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + + /* Enable ERR, TC, STOP, NACK, RXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} +/** + * @brief Write an amount of data in non-blocking mode with DMA to a specific memory address + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size) +{ + uint32_t tickstart; + uint32_t xfermode; + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_DMA; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address */ + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Reads an amount of data in non-blocking mode with DMA from a specific memory address. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param pData Pointer to data buffer + * @param Size Amount of data to be read + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size) +{ + uint32_t tickstart; + uint32_t xfermode; + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_MEMADD_SIZE(MemAddSize)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MEM; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferISR = I2C_Master_ISR_DMA; + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = I2C_AUTOEND_MODE; + } + + /* Send Slave Address and Memory Address */ + if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Checks if target device is ready for communication. + * @note This function is used with Memory devices + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param Trials Number of trials + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout) +{ + uint32_t tickstart; + + __IO uint32_t I2C_Trials = 0UL; + + FlagStatus tmp1; + FlagStatus tmp2; + + if (hi2c->State == HAL_I2C_STATE_READY) + { + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + do + { + /* Generate Start */ + hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress); + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is set or a NACK flag is set*/ + tickstart = HAL_GetTick(); + + tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF); + tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF); + + while ((tmp1 == RESET) && (tmp2 == RESET)) + { + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + + tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF); + tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF); + } + + /* Check if the NACKF flag has not been set */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET) + { + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Device is ready */ + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Clear STOP Flag, auto generated with autoend*/ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + } + + /* Check if the maximum allowed number of trials has been reached */ + if (I2C_Trials == Trials) + { + /* Generate Stop */ + hi2c->Instance->CR2 |= I2C_CR2_STOP; + + /* Wait until STOPF flag is reset */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + } + + /* Increment Trials */ + I2C_Trials++; + } + while (I2C_Trials < Trials); + + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential transmit in master I2C mode an amount of data in non-blocking mode with Interrupt. + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions) +{ + uint32_t xfermode; + uint32_t xferrequest = I2C_GENERATE_START_WRITE; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Master_ISR_IT; + + /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = hi2c->XferOptions; + } + + /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */ + /* Mean Previous state is same as current state */ + if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0)) + { + xferrequest = I2C_NO_STARTSTOP; + } + else + { + /* Convert OTHER_xxx XferOptions if any */ + I2C_ConvertOtherXferOptions(hi2c); + + /* Update xfermode accordingly if no reload is necessary */ + if (hi2c->XferCount < MAX_NBYTE_SIZE) + { + xfermode = hi2c->XferOptions; + } + } + + /* Send Slave Address and set NBYTES to write */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential transmit in master I2C mode an amount of data in non-blocking mode with DMA. + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions) +{ + uint32_t xfermode; + uint32_t xferrequest = I2C_GENERATE_START_WRITE; + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_TX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Master_ISR_DMA; + + /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = hi2c->XferOptions; + } + + /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */ + /* Mean Previous state is same as current state */ + if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0)) + { + xferrequest = I2C_NO_STARTSTOP; + } + else + { + /* Convert OTHER_xxx XferOptions if any */ + I2C_ConvertOtherXferOptions(hi2c); + + /* Update xfermode accordingly if no reload is necessary */ + if (hi2c->XferCount < MAX_NBYTE_SIZE) + { + xfermode = hi2c->XferOptions; + } + } + + if (hi2c->XferSize > 0U) + { + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address and set NBYTES to write */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + else + { + /* Update Transfer ISR function pointer */ + hi2c->XferISR = I2C_Master_ISR_IT; + + /* Send Slave Address */ + /* Set NBYTES to write and generate START condition */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential receive in master I2C mode an amount of data in non-blocking mode with Interrupt + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions) +{ + uint32_t xfermode; + uint32_t xferrequest = I2C_GENERATE_START_READ; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Master_ISR_IT; + + /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = hi2c->XferOptions; + } + + /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */ + /* Mean Previous state is same as current state */ + if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0)) + { + xferrequest = I2C_NO_STARTSTOP; + } + else + { + /* Convert OTHER_xxx XferOptions if any */ + I2C_ConvertOtherXferOptions(hi2c); + + /* Update xfermode accordingly if no reload is necessary */ + if (hi2c->XferCount < MAX_NBYTE_SIZE) + { + xfermode = hi2c->XferOptions; + } + } + + /* Send Slave Address and set NBYTES to read */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential receive in master I2C mode an amount of data in non-blocking mode with DMA + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions) +{ + uint32_t xfermode; + uint32_t xferrequest = I2C_GENERATE_START_READ; + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY_RX; + hi2c->Mode = HAL_I2C_MODE_MASTER; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Master_ISR_DMA; + + /* If hi2c->XferCount > MAX_NBYTE_SIZE, use reload mode */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + xfermode = hi2c->XferOptions; + } + + /* If transfer direction not change and there is no request to start another frame, do not generate Restart Condition */ + /* Mean Previous state is same as current state */ + if ((hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(XferOptions) == 0)) + { + xferrequest = I2C_NO_STARTSTOP; + } + else + { + /* Convert OTHER_xxx XferOptions if any */ + I2C_ConvertOtherXferOptions(hi2c); + + /* Update xfermode accordingly if no reload is necessary */ + if (hi2c->XferCount < MAX_NBYTE_SIZE) + { + xfermode = hi2c->XferOptions; + } + } + + if (hi2c->XferSize > 0U) + { + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Send Slave Address and set NBYTES to read */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, xferrequest); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR and NACK interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + else + { + /* Update Transfer ISR function pointer */ + hi2c->XferISR = I2C_Master_ISR_IT; + + /* Send Slave Address */ + /* Set NBYTES to read and generate START condition */ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + /* possible to enable all of these */ + /* I2C_IT_ERRI | I2C_IT_TCI| I2C_IT_STOPI| I2C_IT_NACKI | I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Sequential transmit in slave/device I2C mode an amount of data in non-blocking mode with Interrupt + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions) +{ + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Disable Interrupts, to prevent preemption during treatment in case of multicall */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT); + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */ + /* and then toggle the HAL slave RX state to TX state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN) + { + /* Disable associated Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + + /* Abort DMA Xfer if any */ + if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx); + } + } + } + } + + hi2c->State = HAL_I2C_STATE_BUSY_TX_LISTEN; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Slave_ISR_IT; + + if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) + { + /* Clear ADDR flag after prepare the transfer parameters */ + /* This action will generate an acknowledge to the Master */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* REnable ADDR interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Sequential transmit in slave/device I2C mode an amount of data in non-blocking mode with DMA + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions) +{ + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Disable Interrupts, to prevent preemption during treatment in case of multicall */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT); + + /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */ + /* and then toggle the HAL slave RX state to TX state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN) + { + /* Disable associated Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + + if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN) + { + /* Abort DMA Xfer if any */ + if (hi2c->hdmarx != NULL) + { + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx); + } + } + } + } + else if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) + { + if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* Abort DMA Xfer if any */ + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx); + } + } + } + } + else + { + /* Nothing to do */ + } + + hi2c->State = HAL_I2C_STATE_BUSY_TX_LISTEN; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Slave_ISR_DMA; + + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmatx->XferCpltCallback = I2C_DMASlaveTransmitCplt; + + /* Set the DMA error callback */ + hi2c->hdmatx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmatx->XferHalfCpltCallback = NULL; + hi2c->hdmatx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Reset XferSize */ + hi2c->XferSize = 0; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE) + { + /* Clear ADDR flag after prepare the transfer parameters */ + /* This action will generate an acknowledge to the Master */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* Enable ERR, STOP, NACK, ADDR interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Sequential receive in slave/device I2C mode an amount of data in non-blocking mode with Interrupt + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions) +{ + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Disable Interrupts, to prevent preemption during treatment in case of multicall */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT); + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */ + /* and then toggle the HAL slave TX state to RX state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) + { + /* Disable associated Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + + if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* Abort DMA Xfer if any */ + if (hi2c->hdmatx != NULL) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx); + } + } + } + } + + hi2c->State = HAL_I2C_STATE_BUSY_RX_LISTEN; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Slave_ISR_IT; + + if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) + { + /* Clear ADDR flag after prepare the transfer parameters */ + /* This action will generate an acknowledge to the Master */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* REnable ADDR interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Sequential receive in slave/device I2C mode an amount of data in non-blocking mode with DMA + * @note This interface allow to manage repeated start condition when a direction change during transfer + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_DMA(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions) +{ + HAL_StatusTypeDef dmaxferstatus; + + /* Check the parameters */ + assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + if ((pData == NULL) || (Size == 0U)) + { + hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Disable Interrupts, to prevent preemption during treatment in case of multicall */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT); + + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */ + /* and then toggle the HAL slave TX state to RX state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) + { + /* Disable associated Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + + if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) + { + /* Abort DMA Xfer if any */ + if (hi2c->hdmatx != NULL) + { + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx); + } + } + } + } + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN) + { + if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + /* Abort DMA Xfer if any */ + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx); + } + } + } + } + else + { + /* Nothing to do */ + } + + hi2c->State = HAL_I2C_STATE_BUSY_RX_LISTEN; + hi2c->Mode = HAL_I2C_MODE_SLAVE; + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + + /* Enable Address Acknowledge */ + hi2c->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hi2c->pBuffPtr = pData; + hi2c->XferCount = Size; + hi2c->XferSize = hi2c->XferCount; + hi2c->XferOptions = XferOptions; + hi2c->XferISR = I2C_Slave_ISR_DMA; + + if (hi2c->hdmarx != NULL) + { + /* Set the I2C DMA transfer complete callback */ + hi2c->hdmarx->XferCpltCallback = I2C_DMASlaveReceiveCplt; + + /* Set the DMA error callback */ + hi2c->hdmarx->XferErrorCallback = I2C_DMAError; + + /* Set the unused DMA callbacks to NULL */ + hi2c->hdmarx->XferHalfCpltCallback = NULL; + hi2c->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize); + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (dmaxferstatus == HAL_OK) + { + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Reset XferSize */ + hi2c->XferSize = 0; + } + else + { + /* Update I2C state */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Update I2C error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + + if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) + { + /* Clear ADDR flag after prepare the transfer parameters */ + /* This action will generate an acknowledge to the Master */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + /* REnable ADDR interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT); + + /* Enable DMA Request */ + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Enable the Address listen mode with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c) +{ + if (hi2c->State == HAL_I2C_STATE_READY) + { + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->XferISR = I2C_Slave_ISR_IT; + + /* Enable the Address Match interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Disable the Address listen mode with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_DisableListen_IT(I2C_HandleTypeDef *hi2c) +{ + /* Declaration of tmp to prevent undefined behavior of volatile usage */ + uint32_t tmp; + + /* Disable Address listen mode only if a transfer is not ongoing */ + if (hi2c->State == HAL_I2C_STATE_LISTEN) + { + tmp = (uint32_t)(hi2c->State) & I2C_STATE_MSK; + hi2c->PreviousState = tmp | (uint32_t)(hi2c->Mode); + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + hi2c->XferISR = NULL; + + /* Disable the Address Match interrupt */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Abort a master I2C IT or DMA process communication with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2C_Master_Abort_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress) +{ + if (hi2c->Mode == HAL_I2C_MODE_MASTER) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + /* Disable Interrupts and Store Previous state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX; + } + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX; + } + else + { + /* Do nothing */ + } + + /* Set State at HAL_I2C_STATE_ABORT */ + hi2c->State = HAL_I2C_STATE_ABORT; + + /* Set NBYTES to 1 to generate a dummy read on I2C peripheral */ + /* Set AUTOEND mode, this will generate a NACK then STOP condition to abort the current transfer */ + I2C_TransferConfig(hi2c, DevAddress, 1, I2C_AUTOEND_MODE, I2C_GENERATE_STOP); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Note : The I2C interrupts must be enabled after unlocking current process + to avoid the risk of I2C interrupt handle execution before current + process unlock */ + I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT); + + return HAL_OK; + } + else + { + /* Wrong usage of abort function */ + /* This function should be used only in case of abort monitored by master device */ + return HAL_ERROR; + } +} + +/** + * @} + */ + +/** @defgroup I2C_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks + * @{ + */ + +/** + * @brief This function handles I2C event interrupt request. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) +{ + /* Get current IT Flags and IT sources value */ + uint32_t itflags = READ_REG(hi2c->Instance->ISR); + uint32_t itsources = READ_REG(hi2c->Instance->CR1); + + /* I2C events treatment -------------------------------------*/ + if (hi2c->XferISR != NULL) + { + hi2c->XferISR(hi2c, itflags, itsources); + } +} + +/** + * @brief This function handles I2C error interrupt request. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c) +{ + uint32_t itflags = READ_REG(hi2c->Instance->ISR); + uint32_t itsources = READ_REG(hi2c->Instance->CR1); + uint32_t tmperror; + + /* I2C Bus error interrupt occurred ------------------------------------*/ + if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_BERR; + + /* Clear BERR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR); + } + + /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/ + if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_OVR; + + /* Clear OVR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR); + } + + /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/ + if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO; + + /* Clear ARLO flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO); + } + + /* Store current volatile hi2c->ErrorCode, misra rule */ + tmperror = hi2c->ErrorCode; + + /* Call the Error Callback in case of Error detected */ + if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) != HAL_I2C_ERROR_NONE) + { + I2C_ITError(hi2c, tmperror); + } +} + +/** + * @brief Master Tx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MasterTxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Master Rx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MasterRxCpltCallback could be implemented in the user file + */ +} + +/** @brief Slave Tx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Slave Rx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Slave Address Match callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION + * @param AddrMatchCode Address Match Code + * @retval None + */ +__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + UNUSED(TransferDirection); + UNUSED(AddrMatchCode); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_AddrCallback() could be implemented in the user file + */ +} + +/** + * @brief Listen Complete callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_ListenCpltCallback() could be implemented in the user file + */ +} + +/** + * @brief Memory Tx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MemTxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Memory Rx Transfer completed callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_MemRxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief I2C error callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_ErrorCallback could be implemented in the user file + */ +} + +/** + * @brief I2C abort callback. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval None + */ +__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2c); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_I2C_AbortCpltCallback could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup I2C_Exported_Functions_Group3 Peripheral State, Mode and Error functions + * @brief Peripheral State, Mode and Error functions + * +@verbatim + =============================================================================== + ##### Peripheral State, Mode and Error functions ##### + =============================================================================== + [..] + This subsection permit to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Return the I2C handle state. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @retval HAL state + */ +HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c) +{ + /* Return I2C handle state */ + return hi2c->State; +} + +/** + * @brief Returns the I2C Master, Slave, Memory or no mode. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for I2C module + * @retval HAL mode + */ +HAL_I2C_ModeTypeDef HAL_I2C_GetMode(I2C_HandleTypeDef *hi2c) +{ + return hi2c->Mode; +} + +/** +* @brief Return the I2C error code. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. +* @retval I2C Error Code +*/ +uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c) +{ + return hi2c->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup I2C_Private_Functions + * @{ + */ + +/** + * @brief Interrupt Sub-Routine which handle the Interrupt Flags Master Mode with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param ITFlags Interrupt flags to handle. + * @param ITSources Interrupt sources enabled. + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources) +{ + uint16_t devaddress; + uint32_t tmpITFlags = ITFlags; + + /* Process Locked */ + __HAL_LOCK(hi2c); + + if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET)) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set corresponding Error Code */ + /* No need to generate STOP, it is automatically done */ + /* Error callback will be send during stop flag treatment */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET)) + { + /* Remove RXNE flag on temporary variable as read done */ + tmpITFlags &= ~I2C_FLAG_RXNE; + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)) + { + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET)) + { + if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U)) + { + devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD); + + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP); + } + else + { + hi2c->XferSize = hi2c->XferCount; + if (hi2c->XferOptions != I2C_NO_OPTION_FRAME) + { + I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, hi2c->XferOptions, I2C_NO_STARTSTOP); + } + else + { + I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP); + } + } + } + else + { + /* Call TxCpltCallback() if no stop mode is set */ + if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE) + { + /* Call I2C Master Sequential complete process */ + I2C_ITMasterSeqCplt(hi2c); + } + else + { + /* Wrong size Status regarding TCR flag event */ + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE); + } + } + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET)) + { + if (hi2c->XferCount == 0U) + { + if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE) + { + /* Generate a stop condition in case of no transfer option */ + if (hi2c->XferOptions == I2C_NO_OPTION_FRAME) + { + /* Generate Stop */ + hi2c->Instance->CR2 |= I2C_CR2_STOP; + } + else + { + /* Call I2C Master Sequential complete process */ + I2C_ITMasterSeqCplt(hi2c); + } + } + } + else + { + /* Wrong size Status regarding TC flag event */ + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE); + } + } + else + { + /* Nothing to do */ + } + + if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET)) + { + /* Call I2C Master complete process */ + I2C_ITMasterCplt(hi2c, tmpITFlags); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Interrupt Sub-Routine which handle the Interrupt Flags Slave Mode with Interrupt. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param ITFlags Interrupt flags to handle. + * @param ITSources Interrupt sources enabled. + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources) +{ + uint32_t tmpoptions = hi2c->XferOptions; + uint32_t tmpITFlags = ITFlags; + + /* Process locked */ + __HAL_LOCK(hi2c); + + /* Check if STOPF is set */ + if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET)) + { + /* Call I2C Slave complete process */ + I2C_ITSlaveCplt(hi2c, tmpITFlags); + } + + if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET)) + { + /* Check that I2C transfer finished */ + /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */ + /* Mean XferCount == 0*/ + /* So clear Flag NACKF only */ + if (hi2c->XferCount == 0U) + { + if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */ + { + /* Call I2C Listen complete process */ + I2C_ITListenCplt(hi2c, tmpITFlags); + } + else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME)) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* Last Byte is Transmitted */ + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + else + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + } + } + else + { + /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/ + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set ErrorCode corresponding to a Non-Acknowledge */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + + if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME)) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, hi2c->ErrorCode); + } + } + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET)) + { + if (hi2c->XferCount > 0U) + { + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferSize--; + hi2c->XferCount--; + } + + if ((hi2c->XferCount == 0U) && \ + (tmpoptions != I2C_NO_OPTION_FRAME)) + { + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET)) + { + I2C_ITAddrCplt(hi2c, tmpITFlags); + } + else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)) + { + /* Write data to TXDR only if XferCount not reach "0" */ + /* A TXIS flag can be set, during STOP treatment */ + /* Check if all Datas have already been sent */ + /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */ + if (hi2c->XferCount > 0U) + { + /* Write data to TXDR */ + hi2c->Instance->TXDR = *hi2c->pBuffPtr; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + hi2c->XferCount--; + hi2c->XferSize--; + } + else + { + if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME)) + { + /* Last Byte is Transmitted */ + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + } + } + else + { + /* Nothing to do */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Interrupt Sub-Routine which handle the Interrupt Flags Master Mode with DMA. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param ITFlags Interrupt flags to handle. + * @param ITSources Interrupt sources enabled. + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources) +{ + uint16_t devaddress; + uint32_t xfermode; + + /* Process Locked */ + __HAL_LOCK(hi2c); + + if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET)) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set corresponding Error Code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + + /* No need to generate STOP, it is automatically done */ + /* But enable STOP interrupt, to treat it */ + /* Error callback will be send during stop flag treatment */ + I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT); + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + } + else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET)) + { + /* Disable TC interrupt */ + __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI); + + if (hi2c->XferCount != 0U) + { + /* Recover Slave address */ + devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD); + + /* Prepare the new XferSize to transfer */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + xfermode = I2C_RELOAD_MODE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + if (hi2c->XferOptions != I2C_NO_OPTION_FRAME) + { + xfermode = hi2c->XferOptions; + } + else + { + xfermode = I2C_AUTOEND_MODE; + } + } + + /* Set the new XferSize in Nbytes register */ + I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP); + + /* Update XferCount value */ + hi2c->XferCount -= hi2c->XferSize; + + /* Enable DMA Request */ + if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN; + } + else + { + hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN; + } + } + else + { + /* Call TxCpltCallback() if no stop mode is set */ + if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE) + { + /* Call I2C Master Sequential complete process */ + I2C_ITMasterSeqCplt(hi2c); + } + else + { + /* Wrong size Status regarding TCR flag event */ + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE); + } + } + } + else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET)) + { + if (hi2c->XferCount == 0U) + { + if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE) + { + /* Generate a stop condition in case of no transfer option */ + if (hi2c->XferOptions == I2C_NO_OPTION_FRAME) + { + /* Generate Stop */ + hi2c->Instance->CR2 |= I2C_CR2_STOP; + } + else + { + /* Call I2C Master Sequential complete process */ + I2C_ITMasterSeqCplt(hi2c); + } + } + } + else + { + /* Wrong size Status regarding TC flag event */ + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE); + } + } + else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET)) + { + /* Call I2C Master complete process */ + I2C_ITMasterCplt(hi2c, ITFlags); + } + else + { + /* Nothing to do */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Interrupt Sub-Routine which handle the Interrupt Flags Slave Mode with DMA. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param ITFlags Interrupt flags to handle. + * @param ITSources Interrupt sources enabled. + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources) +{ + uint32_t tmpoptions = hi2c->XferOptions; + uint32_t treatdmanack = 0U; + HAL_I2C_StateTypeDef tmpstate; + + /* Process locked */ + __HAL_LOCK(hi2c); + + /* Check if STOPF is set */ + if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET)) + { + /* Call I2C Slave complete process */ + I2C_ITSlaveCplt(hi2c, ITFlags); + } + + if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET)) + { + /* Check that I2C transfer finished */ + /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */ + /* Mean XferCount == 0 */ + /* So clear Flag NACKF only */ + if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) || + (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)) + { + /* Split check of hdmarx, for MISRA compliance */ + if (hi2c->hdmarx != NULL) + { + if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET) + { + if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U) + { + treatdmanack = 1U; + } + } + } + + /* Split check of hdmatx, for MISRA compliance */ + if (hi2c->hdmatx != NULL) + { + if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) + { + if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U) + { + treatdmanack = 1U; + } + } + } + + if (treatdmanack == 1U) + { + if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */ + { + /* Call I2C Listen complete process */ + I2C_ITListenCplt(hi2c, ITFlags); + } + else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME)) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* Last Byte is Transmitted */ + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + else + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + } + } + else + { + /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/ + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set ErrorCode corresponding to a Non-Acknowledge */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + + /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */ + tmpstate = hi2c->State; + + if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME)) + { + if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN)) + { + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX; + } + else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN)) + { + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX; + } + else + { + /* Do nothing */ + } + + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, hi2c->ErrorCode); + } + } + } + else + { + /* Only Clear NACK Flag, no DMA treatment is pending */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + } + } + else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET)) + { + I2C_ITAddrCplt(hi2c, ITFlags); + } + else + { + /* Nothing to do */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; +} + +/** + * @brief Master sends target device address followed by internal memory address for write request. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart) +{ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE); + + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* If Memory address size is 8Bit */ + if (MemAddSize == I2C_MEMADD_SIZE_8BIT) + { + /* Send Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress); + } + /* If Memory address size is 16Bit */ + else + { + /* Send MSB of Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress); + + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Send LSB of Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress); + } + + /* Wait until TCR flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + return HAL_OK; +} + +/** + * @brief Master sends target device address followed by internal memory address for read request. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param MemAddress Internal memory address + * @param MemAddSize Size of internal memory address + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart) +{ + I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE); + + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* If Memory address size is 8Bit */ + if (MemAddSize == I2C_MEMADD_SIZE_8BIT) + { + /* Send Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress); + } + /* If Memory address size is 16Bit */ + else + { + /* Send MSB of Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress); + + /* Wait until TXIS flag is set */ + if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Send LSB of Memory Address */ + hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress); + } + + /* Wait until TC flag is set */ + if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + return HAL_OK; +} + +/** + * @brief I2C Address complete process callback. + * @param hi2c I2C handle. + * @param ITFlags Interrupt flags to handle. + * @retval None + */ +static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags) +{ + uint8_t transferdirection; + uint16_t slaveaddrcode; + uint16_t ownadd1code; + uint16_t ownadd2code; + + /* Prevent unused argument(s) compilation warning */ + UNUSED(ITFlags); + + /* In case of Listen state, need to inform upper layer of address match code event */ + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN) + { + transferdirection = I2C_GET_DIR(hi2c); + slaveaddrcode = I2C_GET_ADDR_MATCH(hi2c); + ownadd1code = I2C_GET_OWN_ADDRESS1(hi2c); + ownadd2code = I2C_GET_OWN_ADDRESS2(hi2c); + + /* If 10bits addressing mode is selected */ + if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT) + { + if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK)) + { + slaveaddrcode = ownadd1code; + hi2c->AddrEventCount++; + if (hi2c->AddrEventCount == 2U) + { + /* Reset Address Event counter */ + hi2c->AddrEventCount = 0U; + + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call Slave Addr callback */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode); +#else + HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + else + { + slaveaddrcode = ownadd2code; + + /* Disable ADDR Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call Slave Addr callback */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode); +#else + HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + /* else 7 bits addressing mode is selected */ + else + { + /* Disable ADDR Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call Slave Addr callback */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode); +#else + HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + /* Else clear address flag only */ + else + { + /* Clear ADDR flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + } +} + +/** + * @brief I2C Master sequential complete process. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c) +{ + /* Reset I2C handle mode */ + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* No Generate Stop, to permit restart mode */ + /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX; + hi2c->XferISR = NULL; + + /* Disable Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MasterTxCpltCallback(hi2c); +#else + HAL_I2C_MasterTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + /* hi2c->State == HAL_I2C_STATE_BUSY_RX */ + else + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX; + hi2c->XferISR = NULL; + + /* Disable Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MasterRxCpltCallback(hi2c); +#else + HAL_I2C_MasterRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } +} + +/** + * @brief I2C Slave sequential complete process. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c) +{ + uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1); + + /* Reset I2C handle mode */ + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* If a DMA is ongoing, Update handle size context */ + if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + } + else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + } + else + { + /* Do nothing */ + } + + if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) + { + /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX; + + /* Disable Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->SlaveTxCpltCallback(hi2c); +#else + HAL_I2C_SlaveTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN) + { + /* Remove HAL_I2C_STATE_SLAVE_BUSY_RX, keep only HAL_I2C_STATE_LISTEN */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX; + + /* Disable Interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->SlaveRxCpltCallback(hi2c); +#else + HAL_I2C_SlaveRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + /* Nothing to do */ + } +} + +/** + * @brief I2C Master complete process. + * @param hi2c I2C handle. + * @param ITFlags Interrupt flags to handle. + * @retval None + */ +static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags) +{ + uint32_t tmperror; + uint32_t tmpITFlags = ITFlags; + __IO uint32_t tmpreg; + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Disable Interrupts and Store Previous state */ + if (hi2c->State == HAL_I2C_STATE_BUSY_TX) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT); + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX; + } + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT); + hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX; + } + else + { + /* Do nothing */ + } + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + /* Reset handle parameters */ + hi2c->XferISR = NULL; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + + if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) + { + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Set acknowledge error code */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + } + + /* Fetch Last receive data if any */ + if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)) + { + /* Read data from RXDR */ + tmpreg = (uint8_t)hi2c->Instance->RXDR; + UNUSED(tmpreg); + } + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* Store current volatile hi2c->ErrorCode, misra rule */ + tmperror = hi2c->ErrorCode; + + /* Call the corresponding callback to inform upper layer of End of Transfer */ + if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE)) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, hi2c->ErrorCode); + } + /* hi2c->State == HAL_I2C_STATE_BUSY_TX */ + else if (hi2c->State == HAL_I2C_STATE_BUSY_TX) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + if (hi2c->Mode == HAL_I2C_MODE_MEM) + { + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MemTxCpltCallback(hi2c); +#else + HAL_I2C_MemTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MasterTxCpltCallback(hi2c); +#else + HAL_I2C_MasterTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + /* hi2c->State == HAL_I2C_STATE_BUSY_RX */ + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + if (hi2c->Mode == HAL_I2C_MODE_MEM) + { + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MemRxCpltCallback(hi2c); +#else + HAL_I2C_MemRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->MasterRxCpltCallback(hi2c); +#else + HAL_I2C_MasterRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + } + else + { + /* Nothing to do */ + } +} + +/** + * @brief I2C Slave complete process. + * @param hi2c I2C handle. + * @param ITFlags Interrupt flags to handle. + * @retval None + */ +static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags) +{ + uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1); + uint32_t tmpITFlags = ITFlags; + HAL_I2C_StateTypeDef tmpstate = hi2c->State; + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Disable Interrupts and Store Previous state */ + if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN)) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT); + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX; + } + else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN)) + { + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT); + hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX; + } + else + { + /* Do nothing */ + } + + /* Disable Address Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* If a DMA is ongoing, Update handle size context */ + if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + if (hi2c->hdmatx != NULL) + { + hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx); + } + } + else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + if (hi2c->hdmarx != NULL) + { + hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx); + } + } + else + { + /* Do nothing */ + } + + /* Store Last receive data if any */ + if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) + { + /* Remove RXNE flag on temporary variable as read done */ + tmpITFlags &= ~I2C_FLAG_RXNE; + + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + if ((hi2c->XferSize > 0U)) + { + hi2c->XferSize--; + hi2c->XferCount--; + } + } + + /* All data are not transferred, so set error code accordingly */ + if (hi2c->XferCount != 0U) + { + /* Set ErrorCode corresponding to a Non-Acknowledge */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + } + + hi2c->Mode = HAL_I2C_MODE_NONE; + hi2c->XferISR = NULL; + + if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, hi2c->ErrorCode); + + /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */ + if (hi2c->State == HAL_I2C_STATE_LISTEN) + { + /* Call I2C Listen complete process */ + I2C_ITListenCplt(hi2c, tmpITFlags); + } + } + else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME) + { + /* Call the Sequential Complete callback, to inform upper layer of the end of Tranfer */ + I2C_ITSlaveSeqCplt(hi2c); + + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->ListenCpltCallback(hi2c); +#else + HAL_I2C_ListenCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + /* Call the corresponding callback to inform upper layer of End of Transfer */ + else if (hi2c->State == HAL_I2C_STATE_BUSY_RX) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->SlaveRxCpltCallback(hi2c); +#else + HAL_I2C_SlaveRxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->SlaveTxCpltCallback(hi2c); +#else + HAL_I2C_SlaveTxCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } +} + +/** + * @brief I2C Listen complete process. + * @param hi2c I2C handle. + * @param ITFlags Interrupt flags to handle. + * @retval None + */ +static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags) +{ + /* Reset handle parameters */ + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->PreviousState = I2C_STATE_NONE; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + hi2c->XferISR = NULL; + + /* Store Last receive data if any */ + if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET) + { + /* Read data from RXDR */ + *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR; + + /* Increment Buffer pointer */ + hi2c->pBuffPtr++; + + if ((hi2c->XferSize > 0U)) + { + hi2c->XferSize--; + hi2c->XferCount--; + + /* Set ErrorCode corresponding to a Non-Acknowledge */ + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + } + } + + /* Disable all Interrupts*/ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT); + + /* Clear NACK Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->ListenCpltCallback(hi2c); +#else + HAL_I2C_ListenCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ +} + +/** + * @brief I2C interrupts error process. + * @param hi2c I2C handle. + * @param ErrorCode Error code to handle. + * @retval None + */ +static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode) +{ + HAL_I2C_StateTypeDef tmpstate = hi2c->State; + uint32_t tmppreviousstate; + + /* Reset handle parameters */ + hi2c->Mode = HAL_I2C_MODE_NONE; + hi2c->XferOptions = I2C_NO_OPTION_FRAME; + hi2c->XferCount = 0U; + + /* Set new error code */ + hi2c->ErrorCode |= ErrorCode; + + /* Disable Interrupts */ + if ((tmpstate == HAL_I2C_STATE_LISTEN) || + (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) || + (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN)) + { + /* Disable all interrupts, except interrupts related to LISTEN state */ + I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT); + + /* keep HAL_I2C_STATE_LISTEN if set */ + hi2c->State = HAL_I2C_STATE_LISTEN; + hi2c->XferISR = I2C_Slave_ISR_IT; + } + else + { + /* Disable all interrupts */ + I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT); + + /* If state is an abort treatment on goind, don't change state */ + /* This change will be do later */ + if (hi2c->State != HAL_I2C_STATE_ABORT) + { + /* Set HAL_I2C_STATE_READY */ + hi2c->State = HAL_I2C_STATE_READY; + } + hi2c->XferISR = NULL; + } + + /* Abort DMA TX transfer if any */ + tmppreviousstate = hi2c->PreviousState; + if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX))) + { + if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + } + + if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK) + { + /* Call Directly XferAbortCallback function in case of error */ + hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx); + } + } + else + { + I2C_TreatErrorCallback(hi2c); + } + } + /* Abort DMA RX transfer if any */ + else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX))) + { + if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN) + { + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + } + + if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY) + { + /* Set the I2C DMA Abort callback : + will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */ + hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK) + { + /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */ + hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx); + } + } + else + { + I2C_TreatErrorCallback(hi2c); + } + } + else + { + I2C_TreatErrorCallback(hi2c); + } +} + +/** + * @brief I2C Error callback treatment. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c) +{ + if (hi2c->State == HAL_I2C_STATE_ABORT) + { + hi2c->State = HAL_I2C_STATE_READY; + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->AbortCpltCallback(hi2c); +#else + HAL_I2C_AbortCpltCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } + else + { + hi2c->PreviousState = I2C_STATE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1) + hi2c->ErrorCallback(hi2c); +#else + HAL_I2C_ErrorCallback(hi2c); +#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */ + } +} + +/** + * @brief I2C Tx data register flush process. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c) +{ + /* If a pending TXIS flag is set */ + /* Write a dummy data in TXDR to clear it */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET) + { + hi2c->Instance->TXDR = 0x00U; + } + + /* Flush TX register if not empty */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET) + { + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE); + } +} + +/** + * @brief DMA I2C master transmit process complete callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma) +{ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* If last transfer, enable STOP interrupt */ + if (hi2c->XferCount == 0U) + { + /* Enable STOP interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT); + } + /* else prepare a new DMA transfer and enable TCReload interrupt */ + else + { + /* Update Buffer pointer */ + hi2c->pBuffPtr += hi2c->XferSize; + + /* Set the XferSize to transfer */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + } + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize) != HAL_OK) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_DMA); + } + else + { + /* Enable TC interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT); + } + } +} + +/** + * @brief DMA I2C slave transmit process complete callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMASlaveTransmitCplt(DMA_HandleTypeDef *hdma) +{ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + uint32_t tmpoptions = hi2c->XferOptions; + + if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME)) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN; + + /* Last Byte is Transmitted */ + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + else + { + /* No specific action, Master fully manage the generation of STOP condition */ + /* Mean that this generation can arrive at any time, at the end or during DMA process */ + /* So STOP condition should be manage through Interrupt treatment */ + } +} + +/** + * @brief DMA I2C master receive process complete callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma) +{ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + /* If last transfer, enable STOP interrupt */ + if (hi2c->XferCount == 0U) + { + /* Enable STOP interrupt */ + I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT); + } + /* else prepare a new DMA transfer and enable TCReload interrupt */ + else + { + /* Update Buffer pointer */ + hi2c->pBuffPtr += hi2c->XferSize; + + /* Set the XferSize to transfer */ + if (hi2c->XferCount > MAX_NBYTE_SIZE) + { + hi2c->XferSize = MAX_NBYTE_SIZE; + } + else + { + hi2c->XferSize = hi2c->XferCount; + } + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize) != HAL_OK) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_DMA); + } + else + { + /* Enable TC interrupts */ + I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT); + } + } +} + +/** + * @brief DMA I2C slave receive process complete callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMASlaveReceiveCplt(DMA_HandleTypeDef *hdma) +{ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + uint32_t tmpoptions = hi2c->XferOptions; + + if ((__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U) && \ + (tmpoptions != I2C_NO_OPTION_FRAME)) + { + /* Disable DMA Request */ + hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN; + + /* Call I2C Slave Sequential complete process */ + I2C_ITSlaveSeqCplt(hi2c); + } + else + { + /* No specific action, Master fully manage the generation of STOP condition */ + /* Mean that this generation can arrive at any time, at the end or during DMA process */ + /* So STOP condition should be manage through Interrupt treatment */ + } +} + +/** + * @brief DMA I2C communication error callback. + * @param hdma DMA handle + * @retval None + */ +static void I2C_DMAError(DMA_HandleTypeDef *hdma) +{ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + + /* Disable Acknowledge */ + hi2c->Instance->CR2 |= I2C_CR2_NACK; + + /* Call the corresponding callback to inform upper layer of End of Transfer */ + I2C_ITError(hi2c, HAL_I2C_ERROR_DMA); +} + +/** + * @brief DMA I2C communication abort callback + * (To be called at end of DMA Abort procedure). + * @param hdma DMA handle. + * @retval None + */ +static void I2C_DMAAbort(DMA_HandleTypeDef *hdma) +{ + I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + + /* Reset AbortCpltCallback */ + if (hi2c->hdmatx != NULL) + { + hi2c->hdmatx->XferAbortCallback = NULL; + } + if (hi2c->hdmarx != NULL) + { + hi2c->hdmarx->XferAbortCallback = NULL; + } + + I2C_TreatErrorCallback(hi2c); +} + +/** + * @brief This function handles I2C Communication Timeout. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Flag Specifies the I2C flag to check. + * @param Status The new Flag status (SET or RESET). + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart) +{ + while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + return HAL_ERROR; + } + } + } + return HAL_OK; +} + +/** + * @brief This function handles I2C Communication Timeout for specific usage of TXIS flag. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart) +{ + while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET) + { + /* Check if a NACK is detected */ + if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + } + return HAL_OK; +} + +/** + * @brief This function handles I2C Communication Timeout for specific usage of STOP flag. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart) +{ + while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) + { + /* Check if a NACK is detected */ + if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Check for the Timeout */ + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + return HAL_OK; +} + +/** + * @brief This function handles I2C Communication Timeout for specific usage of RXNE flag. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart) +{ + while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) + { + /* Check if a NACK is detected */ + if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK) + { + return HAL_ERROR; + } + + /* Check if a STOPF is detected */ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) + { + /* Check if an RXNE is pending */ + /* Store Last receive data if any */ + if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U)) + { + /* Return HAL_OK */ + /* The Reading of data from RXDR will be done in caller function */ + return HAL_OK; + } + else + { + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->ErrorCode = HAL_I2C_ERROR_NONE; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + + /* Check for the Timeout */ + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + return HAL_OK; +} + +/** + * @brief This function handles Acknowledge failed detection during an I2C Communication. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param Timeout Timeout duration + * @param Tickstart Tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart) +{ + if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET) + { + /* Wait until STOP Flag is reset */ + /* AutoEnd should be initiate after AF */ + while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + } + } + + /* Clear NACKF Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF); + + /* Clear STOP Flag */ + __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF); + + /* Flush TX register */ + I2C_Flush_TXDR(hi2c); + + /* Clear Configuration Register 2 */ + I2C_RESET_CR2(hi2c); + + hi2c->ErrorCode |= HAL_I2C_ERROR_AF; + hi2c->State = HAL_I2C_STATE_READY; + hi2c->Mode = HAL_I2C_MODE_NONE; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_ERROR; + } + return HAL_OK; +} + +/** + * @brief Handles I2Cx communication when starting transfer or during transfer (TC or TCR flag are set). + * @param hi2c I2C handle. + * @param DevAddress Specifies the slave address to be programmed. + * @param Size Specifies the number of bytes to be programmed. + * This parameter must be a value between 0 and 255. + * @param Mode New state of the I2C START condition generation. + * This parameter can be one of the following values: + * @arg @ref I2C_RELOAD_MODE Enable Reload mode . + * @arg @ref I2C_AUTOEND_MODE Enable Automatic end mode. + * @arg @ref I2C_SOFTEND_MODE Enable Software end mode. + * @param Request New state of the I2C START condition generation. + * This parameter can be one of the following values: + * @arg @ref I2C_NO_STARTSTOP Don't Generate stop and start condition. + * @arg @ref I2C_GENERATE_STOP Generate stop condition (Size should be set to 0). + * @arg @ref I2C_GENERATE_START_READ Generate Restart for read request. + * @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request. + * @retval None + */ +static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + assert_param(IS_TRANSFER_MODE(Mode)); + assert_param(IS_TRANSFER_REQUEST(Request)); + + /* update CR2 register */ + MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \ + (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request)); +} + +/** + * @brief Manage the enabling of Interrupts. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param InterruptRequest Value of @ref I2C_Interrupt_configuration_definition. + * @retval None + */ +static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest) +{ + uint32_t tmpisr = 0U; + + if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \ + (hi2c->XferISR == I2C_Slave_ISR_DMA)) + { + if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT) + { + /* Enable ERR, STOP, NACK and ADDR interrupts */ + tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + + if (InterruptRequest == I2C_XFER_ERROR_IT) + { + /* Enable ERR and NACK interrupts */ + tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI; + } + + if (InterruptRequest == I2C_XFER_CPLT_IT) + { + /* Enable STOP interrupts */ + tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI); + } + + if (InterruptRequest == I2C_XFER_RELOAD_IT) + { + /* Enable TC interrupts */ + tmpisr |= I2C_IT_TCI; + } + } + else + { + if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT) + { + /* Enable ERR, STOP, NACK, and ADDR interrupts */ + tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + + if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT) + { + /* Enable ERR, TC, STOP, NACK and RXI interrupts */ + tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI; + } + + if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT) + { + /* Enable ERR, TC, STOP, NACK and TXI interrupts */ + tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI; + } + + if (InterruptRequest == I2C_XFER_CPLT_IT) + { + /* Enable STOP interrupts */ + tmpisr |= I2C_IT_STOPI; + } + } + + /* Enable interrupts only at the end */ + /* to avoid the risk of I2C interrupt handle execution before */ + /* all interrupts requested done */ + __HAL_I2C_ENABLE_IT(hi2c, tmpisr); +} + +/** + * @brief Manage the disabling of Interrupts. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2C. + * @param InterruptRequest Value of @ref I2C_Interrupt_configuration_definition. + * @retval None + */ +static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest) +{ + uint32_t tmpisr = 0U; + + if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT) + { + /* Disable TC and TXI interrupts */ + tmpisr |= I2C_IT_TCI | I2C_IT_TXI; + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN) + { + /* Disable NACK and STOP interrupts */ + tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + } + + if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT) + { + /* Disable TC and RXI interrupts */ + tmpisr |= I2C_IT_TCI | I2C_IT_RXI; + + if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN) + { + /* Disable NACK and STOP interrupts */ + tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + } + + if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT) + { + /* Disable ADDR, NACK and STOP interrupts */ + tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI; + } + + if (InterruptRequest == I2C_XFER_ERROR_IT) + { + /* Enable ERR and NACK interrupts */ + tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI; + } + + if (InterruptRequest == I2C_XFER_CPLT_IT) + { + /* Enable STOP interrupts */ + tmpisr |= I2C_IT_STOPI; + } + + if (InterruptRequest == I2C_XFER_RELOAD_IT) + { + /* Enable TC interrupts */ + tmpisr |= I2C_IT_TCI; + } + + /* Disable interrupts only at the end */ + /* to avoid a breaking situation like at "t" time */ + /* all disable interrupts request are not done */ + __HAL_I2C_DISABLE_IT(hi2c, tmpisr); +} + +/** + * @brief Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions. + * @param hi2c I2C handle. + * @retval None + */ +static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c) +{ + /* if user set XferOptions to I2C_OTHER_FRAME */ + /* it request implicitly to generate a restart condition */ + /* set XferOptions to I2C_FIRST_FRAME */ + if (hi2c->XferOptions == I2C_OTHER_FRAME) + { + hi2c->XferOptions = I2C_FIRST_FRAME; + } + /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */ + /* it request implicitly to generate a restart condition */ + /* then generate a stop condition at the end of transfer */ + /* set XferOptions to I2C_FIRST_AND_LAST_FRAME */ + else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME) + { + hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME; + } + else + { + /* Nothing to do */ + } +} + +/** + * @} + */ + +#endif /* HAL_I2C_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c new file mode 100644 index 0000000..61116b1 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c @@ -0,0 +1,325 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_i2c_ex.c + * @author MCD Application Team + * @brief I2C Extended HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of I2C Extended peripheral: + * + Extended features functions + * + @verbatim + ============================================================================== + ##### I2C peripheral Extended features ##### + ============================================================================== + + [..] Comparing to other previous devices, the I2C interface for STM32WBxx + devices contains the following additional features + + (+) Possibility to disable or enable Analog Noise Filter + (+) Use of a configured Digital Noise Filter + (+) Disable or enable wakeup from Stop mode(s) + (+) Disable or enable Fast Mode Plus + + ##### How to use this driver ##### + ============================================================================== + [..] This driver provides functions to configure Noise Filter and Wake Up Feature + (#) Configure I2C Analog noise filter using the function HAL_I2CEx_ConfigAnalogFilter() + (#) Configure I2C Digital noise filter using the function HAL_I2CEx_ConfigDigitalFilter() + (#) Configure the enable or disable of I2C Wake Up Mode using the functions : + (++) HAL_I2CEx_EnableWakeUp() + (++) HAL_I2CEx_DisableWakeUp() + (#) Configure the enable or disable of fast mode plus driving capability using the functions : + (++) HAL_I2CEx_EnableFastModePlus() + (++) HAL_I2CEx_DisableFastModePlus() + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup I2CEx I2CEx + * @brief I2C Extended HAL module driver + * @{ + */ + +#ifdef HAL_I2C_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup I2CEx_Exported_Functions I2C Extended Exported Functions + * @{ + */ + +/** @defgroup I2CEx_Exported_Functions_Group1 Extended features functions + * @brief Extended features functions + * +@verbatim + =============================================================================== + ##### Extended features functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure Noise Filters + (+) Configure Wake Up Feature + (+) Configure Fast Mode Plus + +@endverbatim + * @{ + */ + +/** + * @brief Configure I2C Analog noise filter. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2Cx peripheral. + * @param AnalogFilter New state of the Analog filter. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter) +{ + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /* Reset I2Cx ANOFF bit */ + hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF); + + /* Set analog filter bit*/ + hi2c->Instance->CR1 |= AnalogFilter; + + __HAL_I2C_ENABLE(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Configure I2C Digital noise filter. + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2Cx peripheral. + * @param DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance)); + assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /* Get the old register value */ + tmpreg = hi2c->Instance->CR1; + + /* Reset I2Cx DNF bits [11:8] */ + tmpreg &= ~(I2C_CR1_DNF); + + /* Set I2Cx DNF coefficient */ + tmpreg |= DigitalFilter << 8U; + + /* Store the new register value */ + hi2c->Instance->CR1 = tmpreg; + + __HAL_I2C_ENABLE(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Enable I2C wakeup from Stop mode(s). + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2Cx peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2CEx_EnableWakeUp(I2C_HandleTypeDef *hi2c) +{ + /* Check the parameters */ + assert_param(IS_I2C_WAKEUP_FROMSTOP_INSTANCE(hi2c->Instance)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /* Enable wakeup from stop mode */ + hi2c->Instance->CR1 |= I2C_CR1_WUPEN; + + __HAL_I2C_ENABLE(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Disable I2C wakeup from Stop mode(s). + * @param hi2c Pointer to a I2C_HandleTypeDef structure that contains + * the configuration information for the specified I2Cx peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2CEx_DisableWakeUp(I2C_HandleTypeDef *hi2c) +{ + /* Check the parameters */ + assert_param(IS_I2C_WAKEUP_FROMSTOP_INSTANCE(hi2c->Instance)); + + if (hi2c->State == HAL_I2C_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hi2c); + + hi2c->State = HAL_I2C_STATE_BUSY; + + /* Disable the selected I2C peripheral */ + __HAL_I2C_DISABLE(hi2c); + + /* Enable wakeup from stop mode */ + hi2c->Instance->CR1 &= ~(I2C_CR1_WUPEN); + + __HAL_I2C_ENABLE(hi2c); + + hi2c->State = HAL_I2C_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2c); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Enable the I2C fast mode plus driving capability. + * @param ConfigFastModePlus Selects the pin. + * This parameter can be one of the @ref I2CEx_FastModePlus values + * @note For I2C1, fast mode plus driving capability can be enabled on all selected + * I2C1 pins using I2C_FASTMODEPLUS_I2C1 parameter or independently + * on each one of the following pins PB6, PB7, PB8 and PB9. + * @note For remaining I2C1 pins (PA14, PA15...) fast mode plus driving capability + * can be enabled only by using I2C_FASTMODEPLUS_I2C1 parameter. + * @note For all I2C3 pins fast mode plus driving capability can be enabled + * only by using I2C_FASTMODEPLUS_I2C3 parameter. + * @retval None + */ +void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus) +{ + /* Check the parameter */ + assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus)); + + /* Enable fast mode plus driving capability for selected pin */ + SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus); +} + +/** + * @brief Disable the I2C fast mode plus driving capability. + * @param ConfigFastModePlus Selects the pin. + * This parameter can be one of the @ref I2CEx_FastModePlus values + * @note For I2C1, fast mode plus driving capability can be disabled on all selected + * I2C1 pins using I2C_FASTMODEPLUS_I2C1 parameter or independently + * on each one of the following pins PB6, PB7, PB8 and PB9. + * @note For remaining I2C1 pins (PA14, PA15...) fast mode plus driving capability + * can be disabled only by using I2C_FASTMODEPLUS_I2C1 parameter. + * @note For all I2C3 pins fast mode plus driving capability can be disabled + * only by using I2C_FASTMODEPLUS_I2C3 parameter. + * @retval None + */ +void HAL_I2CEx_DisableFastModePlus(uint32_t ConfigFastModePlus) +{ + /* Check the parameter */ + assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus)); + + /* Disable fast mode plus driving capability for selected pin */ + CLEAR_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus); +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_I2C_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2s.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2s.c new file mode 100644 index 0000000..22a0782 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2s.c @@ -0,0 +1,1802 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_i2s.c + * @author MCD Application Team + * @brief I2S HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Integrated Interchip Sound (I2S) peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral State and Errors functions + @verbatim + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] + The I2S HAL driver can be used as follow: + + (#) Declare a I2S_HandleTypeDef handle structure. + (#) Initialize the I2S low level resources by implement the HAL_I2S_MspInit() API: + (##) Enable the SPIx interface clock. + (##) I2S pins configuration: + (+++) Enable the clock for the I2S GPIOs. + (+++) Configure these I2S pins as alternate function pull-up. + (##) NVIC configuration if you need to use interrupt process (HAL_I2S_Transmit_IT() + and HAL_I2S_Receive_IT() APIs). + (+++) Configure the I2Sx interrupt priority. + (+++) Enable the NVIC I2S IRQ handle. + (##) DMA Configuration if you need to use DMA process (HAL_I2S_Transmit_DMA() + and HAL_I2S_Receive_DMA() APIs: + (+++) Declare a DMA handle structure for the Tx/Rx Stream/Channel. + (+++) Enable the DMAx interface clock. + (+++) Configure the declared DMA handle structure with the required Tx/Rx parameters. + (+++) Configure the DMA Tx/Rx Stream/Channel. + (+++) Associate the initialized DMA handle to the I2S DMA Tx/Rx handle. + (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on the + DMA Tx/Rx Stream/Channel. + + (#) Program the Mode, Standard, Data Format, MCLK Output, Audio frequency and Polarity + using HAL_I2S_Init() function. + + -@- The specific I2S interrupts (Transmission complete interrupt, + RXNE interrupt and Error Interrupts) will be managed using the macros + __HAL_I2S_ENABLE_IT() and __HAL_I2S_DISABLE_IT() inside the transmit and receive process. + -@- Make sure that either: + (+@) PLLPCLK output is configured or + (+@) HSI is enabled or + (+@) External clock source is configured after setting correctly + the define constant EXTERNAL_CLOCK_VALUE in the stm32wbxx_hal_conf.h file. + + (#) Three mode of operations are available within this driver : + + *** Polling mode IO operation *** + ================================= + [..] + (+) Send an amount of data in blocking mode using HAL_I2S_Transmit() + (+) Receive an amount of data in blocking mode using HAL_I2S_Receive() + + *** Interrupt mode IO operation *** + =================================== + [..] + (+) Send an amount of data in non blocking mode using HAL_I2S_Transmit_IT() + (+) At transmission end of half transfer HAL_I2S_TxHalfCpltCallback is executed and user can + add his own code by customization of function pointer HAL_I2S_TxHalfCpltCallback + (+) At transmission end of transfer HAL_I2S_TxCpltCallback is executed and user can + add his own code by customization of function pointer HAL_I2S_TxCpltCallback + (+) Receive an amount of data in non blocking mode using HAL_I2S_Receive_IT() + (+) At reception end of half transfer HAL_I2S_RxHalfCpltCallback is executed and user can + add his own code by customization of function pointer HAL_I2S_RxHalfCpltCallback + (+) At reception end of transfer HAL_I2S_RxCpltCallback is executed and user can + add his own code by customization of function pointer HAL_I2S_RxCpltCallback + (+) In case of transfer Error, HAL_I2S_ErrorCallback() function is executed and user can + add his own code by customization of function pointer HAL_I2S_ErrorCallback + + *** DMA mode IO operation *** + ============================== + [..] + (+) Send an amount of data in non blocking mode (DMA) using HAL_I2S_Transmit_DMA() + (+) At transmission end of half transfer HAL_I2S_TxHalfCpltCallback is executed and user can + add his own code by customization of function pointer HAL_I2S_TxHalfCpltCallback + (+) At transmission end of transfer HAL_I2S_TxCpltCallback is executed and user can + add his own code by customization of function pointer HAL_I2S_TxCpltCallback + (+) Receive an amount of data in non blocking mode (DMA) using HAL_I2S_Receive_DMA() + (+) At reception end of half transfer HAL_I2S_RxHalfCpltCallback is executed and user can + add his own code by customization of function pointer HAL_I2S_RxHalfCpltCallback + (+) At reception end of transfer HAL_I2S_RxCpltCallback is executed and user can + add his own code by customization of function pointer HAL_I2S_RxCpltCallback + (+) In case of transfer Error, HAL_I2S_ErrorCallback() function is executed and user can + add his own code by customization of function pointer HAL_I2S_ErrorCallback + (+) Pause the DMA Transfer using HAL_I2S_DMAPause() + (+) Resume the DMA Transfer using HAL_I2S_DMAResume() + (+) Stop the DMA Transfer using HAL_I2S_DMAStop() + + *** I2S HAL driver macros list *** + =================================== + [..] + Below the list of most used macros in I2S HAL driver. + + (+) __HAL_I2S_ENABLE: Enable the specified SPI peripheral (in I2S mode) + (+) __HAL_I2S_DISABLE: Disable the specified SPI peripheral (in I2S mode) + (+) __HAL_I2S_ENABLE_IT : Enable the specified I2S interrupts + (+) __HAL_I2S_DISABLE_IT : Disable the specified I2S interrupts + (+) __HAL_I2S_GET_FLAG: Check whether the specified I2S flag is set or not + + [..] + (@) You can refer to the I2S HAL driver header file for more useful macros + + *** I2S HAL driver macros list *** + =================================== + [..] + Callback registration: + + (#) The compilation flag USE_HAL_I2S_REGISTER_CALLBACKS when set to 1U + allows the user to configure dynamically the driver callbacks. + Use Functions HAL_I2S_RegisterCallback() to register an interrupt callback. + + Function HAL_I2S_RegisterCallback() allows to register following callbacks: + (++) TxCpltCallback : I2S Tx Completed callback + (++) RxCpltCallback : I2S Rx Completed callback + (++) TxHalfCpltCallback : I2S Tx Half Completed callback + (++) RxHalfCpltCallback : I2S Rx Half Completed callback + (++) ErrorCallback : I2S Error callback + (++) MspInitCallback : I2S Msp Init callback + (++) MspDeInitCallback : I2S Msp DeInit callback + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + + (#) Use function HAL_I2S_UnRegisterCallback to reset a callback to the default + weak function. + HAL_I2S_UnRegisterCallback takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (++) TxCpltCallback : I2S Tx Completed callback + (++) RxCpltCallback : I2S Rx Completed callback + (++) TxHalfCpltCallback : I2S Tx Half Completed callback + (++) RxHalfCpltCallback : I2S Rx Half Completed callback + (++) ErrorCallback : I2S Error callback + (++) MspInitCallback : I2S Msp Init callback + (++) MspDeInitCallback : I2S Msp DeInit callback + + [..] + By default, after the HAL_I2S_Init() and when the state is HAL_I2S_STATE_RESET + all callbacks are set to the corresponding weak functions: + examples HAL_I2S_MasterTxCpltCallback(), HAL_I2S_MasterRxCpltCallback(). + Exception done for MspInit and MspDeInit functions that are + reset to the legacy weak functions in the HAL_I2S_Init()/ HAL_I2S_DeInit() only when + these callbacks are null (not registered beforehand). + If MspInit or MspDeInit are not null, the HAL_I2S_Init()/ HAL_I2S_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state. + + [..] + Callbacks can be registered/unregistered in HAL_I2S_STATE_READY state only. + Exception done MspInit/MspDeInit functions that can be registered/unregistered + in HAL_I2S_STATE_READY or HAL_I2S_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + Then, the user first registers the MspInit/MspDeInit user callbacks + using HAL_I2S_RegisterCallback() before calling HAL_I2S_DeInit() + or HAL_I2S_Init() function. + + [..] + When the compilation define USE_HAL_I2S_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registering feature is not available + and weak (surcharged) callbacks are used. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +#ifdef HAL_I2S_MODULE_ENABLED + +#if defined(SPI_I2S_SUPPORT) +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup I2S I2S + * @brief I2S HAL module driver + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup I2S_Private_Functions I2S Private Functions + * @{ + */ +static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma); +static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma); +static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma); +static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma); +static void I2S_DMAError(DMA_HandleTypeDef *hdma); +static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s); +static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s); +static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State, + uint32_t Timeout); +/** + * @} + */ + +/* Exported functions ---------------------------------------------------------*/ + +/** @defgroup I2S_Exported_Functions I2S Exported Functions + * @{ + */ + +/** @defgroup I2S_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to initialize and + de-initialize the I2Sx peripheral in simplex mode: + + (+) User must Implement HAL_I2S_MspInit() function in which he configures + all related peripherals resources (CLOCK, GPIO, DMA, IT and NVIC ). + + (+) Call the function HAL_I2S_Init() to configure the selected device with + the selected configuration: + (++) Mode + (++) Standard + (++) Data Format + (++) MCLK Output + (++) Audio frequency + (++) Polarity + + (+) Call the function HAL_I2S_DeInit() to restore the default configuration + of the selected I2Sx peripheral. + @endverbatim + * @{ + */ + +/** + * @brief Initializes the I2S according to the specified parameters + * in the I2S_InitTypeDef and create the associated handle. + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s) +{ + uint32_t i2sdiv; + uint32_t i2sodd; + uint32_t packetlength; + uint32_t tmp; + uint32_t i2sclk = 0U; + + /* Check the I2S handle allocation */ + if (hi2s == NULL) + { + return HAL_ERROR; + } + + /* Check the I2S parameters */ + assert_param(IS_I2S_ALL_INSTANCE(hi2s->Instance)); + assert_param(IS_I2S_MODE(hi2s->Init.Mode)); + assert_param(IS_I2S_STANDARD(hi2s->Init.Standard)); + assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat)); + assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput)); + assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq)); + assert_param(IS_I2S_CPOL(hi2s->Init.CPOL)); + + if (hi2s->State == HAL_I2S_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hi2s->Lock = HAL_UNLOCKED; + +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) + /* Init the I2S Callback settings */ + hi2s->TxCpltCallback = HAL_I2S_TxCpltCallback; /* Legacy weak TxCpltCallback */ + hi2s->RxCpltCallback = HAL_I2S_RxCpltCallback; /* Legacy weak RxCpltCallback */ + hi2s->TxHalfCpltCallback = HAL_I2S_TxHalfCpltCallback; /* Legacy weak TxHalfCpltCallback */ + hi2s->RxHalfCpltCallback = HAL_I2S_RxHalfCpltCallback; /* Legacy weak RxHalfCpltCallback */ + hi2s->ErrorCallback = HAL_I2S_ErrorCallback; /* Legacy weak ErrorCallback */ + + if (hi2s->MspInitCallback == NULL) + { + hi2s->MspInitCallback = HAL_I2S_MspInit; /* Legacy weak MspInit */ + } + + /* Init the low level hardware : GPIO, CLOCK, NVIC... */ + hi2s->MspInitCallback(hi2s); +#else + /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */ + HAL_I2S_MspInit(hi2s); +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ + } + + hi2s->State = HAL_I2S_STATE_BUSY; + + /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/ + /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */ + CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \ + SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \ + SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD)); + hi2s->Instance->I2SPR = 0x0002U; + + /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/ + /* If the requested audio frequency is not the default, compute the prescaler */ + if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT) + { + /* Check the frame length (For the Prescaler computing) ********************/ + if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B) + { + /* Packet length is 16 bits */ + packetlength = 16U; + } + else + { + /* Packet length is 32 bits */ + packetlength = 32U; + } + + /* I2S standard */ + if (hi2s->Init.Standard <= I2S_STANDARD_LSB) + { + /* In I2S standard packet lenght is multiplied by 2 */ + packetlength = packetlength * 2U; + } + + /* Get the source clock value: based on System Clock value */ + i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S); + + /* Compute the Real divider depending on the MCLK output state, with a floating point */ + if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE) + { + /* MCLK output is enabled */ + if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B) + { + tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U); + } + else + { + tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U); + } + } + else + { + /* MCLK output is disabled */ + tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U); + } + + /* Remove the flatting point */ + tmp = tmp / 10U; + + /* Check the parity of the divider */ + i2sodd = (uint32_t)(tmp & (uint32_t)1U); + + /* Compute the i2sdiv prescaler */ + i2sdiv = (uint32_t)((tmp - i2sodd) / 2U); + + /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */ + i2sodd = (uint32_t)(i2sodd << 8U); + } + else + { + /* Set the default values */ + i2sdiv = 2U; + i2sodd = 0U; + } + + /* Test if the divider is 1 or 0 or greater than 0xFF */ + if ((i2sdiv < 2U) || (i2sdiv > 0xFFU)) + { + /* Set the error code and execute error callback*/ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER); + return HAL_ERROR; + } + + /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/ + + /* Write to SPIx I2SPR register the computed value */ + hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput)); + + /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */ + /* And configure the I2S with the I2S_InitStruct values */ + MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \ + SPI_I2SCFGR_CKPOL | SPI_I2SCFGR_I2SSTD | \ + SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \ + SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD), \ + (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \ + hi2s->Init.Standard | hi2s->Init.DataFormat | \ + hi2s->Init.CPOL)); + +#if defined(SPI_I2SCFGR_ASTRTEN) + if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG))) + { + /* Write to SPIx I2SCFGR */ + SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN); + } +#endif /* SPI_I2SCFGR_ASTRTEN */ + + hi2s->ErrorCode = HAL_I2S_ERROR_NONE; + hi2s->State = HAL_I2S_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the I2S peripheral + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2S_DeInit(I2S_HandleTypeDef *hi2s) +{ + /* Check the I2S handle allocation */ + if (hi2s == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_I2S_ALL_INSTANCE(hi2s->Instance)); + + hi2s->State = HAL_I2S_STATE_BUSY; + + /* Disable the I2S Peripheral Clock */ + __HAL_I2S_DISABLE(hi2s); + +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) + if (hi2s->MspDeInitCallback == NULL) + { + hi2s->MspDeInitCallback = HAL_I2S_MspDeInit; /* Legacy weak MspDeInit */ + } + + /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */ + hi2s->MspDeInitCallback(hi2s); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */ + HAL_I2S_MspDeInit(hi2s); +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ + + hi2s->ErrorCode = HAL_I2S_ERROR_NONE; + hi2s->State = HAL_I2S_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hi2s); + + return HAL_OK; +} + +/** + * @brief I2S MSP Init + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval None + */ +__weak void HAL_I2S_MspInit(I2S_HandleTypeDef *hi2s) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2s); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_I2S_MspInit could be implemented in the user file + */ +} + +/** + * @brief I2S MSP DeInit + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval None + */ +__weak void HAL_I2S_MspDeInit(I2S_HandleTypeDef *hi2s) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2s); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_I2S_MspDeInit could be implemented in the user file + */ +} + +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) +/** + * @brief Register a User I2S Callback + * To be used instead of the weak predefined callback + * @param hi2s Pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for the specified I2S. + * @param CallbackID ID of the callback to be registered + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2S_RegisterCallback(I2S_HandleTypeDef *hi2s, HAL_I2S_CallbackIDTypeDef CallbackID, + pI2S_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hi2s->ErrorCode |= HAL_I2S_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hi2s); + + if (HAL_I2S_STATE_READY == hi2s->State) + { + switch (CallbackID) + { + case HAL_I2S_TX_COMPLETE_CB_ID : + hi2s->TxCpltCallback = pCallback; + break; + + case HAL_I2S_RX_COMPLETE_CB_ID : + hi2s->RxCpltCallback = pCallback; + break; + + case HAL_I2S_TX_HALF_COMPLETE_CB_ID : + hi2s->TxHalfCpltCallback = pCallback; + break; + + case HAL_I2S_RX_HALF_COMPLETE_CB_ID : + hi2s->RxHalfCpltCallback = pCallback; + break; + + case HAL_I2S_ERROR_CB_ID : + hi2s->ErrorCallback = pCallback; + break; + + case HAL_I2S_MSPINIT_CB_ID : + hi2s->MspInitCallback = pCallback; + break; + + case HAL_I2S_MSPDEINIT_CB_ID : + hi2s->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_INVALID_CALLBACK); + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_I2S_STATE_RESET == hi2s->State) + { + switch (CallbackID) + { + case HAL_I2S_MSPINIT_CB_ID : + hi2s->MspInitCallback = pCallback; + break; + + case HAL_I2S_MSPDEINIT_CB_ID : + hi2s->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_INVALID_CALLBACK); + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_INVALID_CALLBACK); + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hi2s); + return status; +} + +/** + * @brief Unregister an I2S Callback + * I2S callback is redirected to the weak predefined callback + * @param hi2s Pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for the specified I2S. + * @param CallbackID ID of the callback to be unregistered + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2S_UnRegisterCallback(I2S_HandleTypeDef *hi2s, HAL_I2S_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hi2s); + + if (HAL_I2S_STATE_READY == hi2s->State) + { + switch (CallbackID) + { + case HAL_I2S_TX_COMPLETE_CB_ID : + hi2s->TxCpltCallback = HAL_I2S_TxCpltCallback; /* Legacy weak TxCpltCallback */ + break; + + case HAL_I2S_RX_COMPLETE_CB_ID : + hi2s->RxCpltCallback = HAL_I2S_RxCpltCallback; /* Legacy weak RxCpltCallback */ + break; + + case HAL_I2S_TX_HALF_COMPLETE_CB_ID : + hi2s->TxHalfCpltCallback = HAL_I2S_TxHalfCpltCallback; /* Legacy weak TxHalfCpltCallback */ + break; + + case HAL_I2S_RX_HALF_COMPLETE_CB_ID : + hi2s->RxHalfCpltCallback = HAL_I2S_RxHalfCpltCallback; /* Legacy weak RxHalfCpltCallback */ + break; + + case HAL_I2S_ERROR_CB_ID : + hi2s->ErrorCallback = HAL_I2S_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_I2S_MSPINIT_CB_ID : + hi2s->MspInitCallback = HAL_I2S_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_I2S_MSPDEINIT_CB_ID : + hi2s->MspDeInitCallback = HAL_I2S_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_INVALID_CALLBACK); + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_I2S_STATE_RESET == hi2s->State) + { + switch (CallbackID) + { + case HAL_I2S_MSPINIT_CB_ID : + hi2s->MspInitCallback = HAL_I2S_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_I2S_MSPDEINIT_CB_ID : + hi2s->MspDeInitCallback = HAL_I2S_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_INVALID_CALLBACK); + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_INVALID_CALLBACK); + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hi2s); + return status; +} +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup I2S_Exported_Functions_Group2 IO operation functions + * @brief Data transfers functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the I2S data + transfers. + + (#) There are two modes of transfer: + (++) Blocking mode : The communication is performed in the polling mode. + The status of all data processing is returned by the same function + after finishing transfer. + (++) No-Blocking mode : The communication is performed using Interrupts + or DMA. These functions return the status of the transfer startup. + The end of the data processing will be indicated through the + dedicated I2S IRQ when using Interrupt mode or the DMA IRQ when + using DMA mode. + + (#) Blocking mode functions are : + (++) HAL_I2S_Transmit() + (++) HAL_I2S_Receive() + + (#) No-Blocking mode functions with Interrupt are : + (++) HAL_I2S_Transmit_IT() + (++) HAL_I2S_Receive_IT() + + (#) No-Blocking mode functions with DMA are : + (++) HAL_I2S_Transmit_DMA() + (++) HAL_I2S_Receive_DMA() + + (#) A set of Transfer Complete Callbacks are provided in non Blocking mode: + (++) HAL_I2S_TxCpltCallback() + (++) HAL_I2S_RxCpltCallback() + (++) HAL_I2S_ErrorCallback() + +@endverbatim + * @{ + */ + +/** + * @brief Transmit an amount of data in blocking mode + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @param pData a 16-bit pointer to data buffer. + * @param Size number of data sample to be sent: + * @note When a 16-bit data frame or a 16-bit data frame extended is selected during the I2S + * configuration phase, the Size parameter means the number of 16-bit data length + * in the transaction and when a 24-bit data frame or a 32-bit data frame is selected + * the Size parameter means the number of 16-bit data length. + * @param Timeout Timeout duration + * @note The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization + * between Master and Slave(example: audio streaming). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2S_Transmit(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tmpreg_cfgr; + + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2s); + + if (hi2s->State != HAL_I2S_STATE_READY) + { + __HAL_UNLOCK(hi2s); + return HAL_BUSY; + } + + /* Set state and reset error code */ + hi2s->State = HAL_I2S_STATE_BUSY_TX; + hi2s->ErrorCode = HAL_I2S_ERROR_NONE; + hi2s->pTxBuffPtr = pData; + + tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN); + + if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B)) + { + hi2s->TxXferSize = (Size << 1U); + hi2s->TxXferCount = (Size << 1U); + } + else + { + hi2s->TxXferSize = Size; + hi2s->TxXferCount = Size; + } + + tmpreg_cfgr = hi2s->Instance->I2SCFGR; + + /* Check if the I2S is already enabled */ + if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE) + { + /* Enable I2S peripheral */ + __HAL_I2S_ENABLE(hi2s); + } + + /* Wait until TXE flag is set */ + if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK) + { + /* Set the error code */ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT); + hi2s->State = HAL_I2S_STATE_READY; + __HAL_UNLOCK(hi2s); + return HAL_ERROR; + } + + while (hi2s->TxXferCount > 0U) + { + hi2s->Instance->DR = (*hi2s->pTxBuffPtr); + hi2s->pTxBuffPtr++; + hi2s->TxXferCount--; + + /* Wait until TXE flag is set */ + if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, Timeout) != HAL_OK) + { + /* Set the error code */ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT); + hi2s->State = HAL_I2S_STATE_READY; + __HAL_UNLOCK(hi2s); + return HAL_ERROR; + } + + /* Check if an underrun occurs */ + if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_UDR) == SET) + { + /* Clear underrun flag */ + __HAL_I2S_CLEAR_UDRFLAG(hi2s); + + /* Set the error code */ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR); + } + } + + /* Check if Slave mode is selected */ + if (((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX) + || ((tmpreg_cfgr & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_RX)) + { + /* Wait until Busy flag is reset */ + if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, Timeout) != HAL_OK) + { + /* Set the error code */ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT); + hi2s->State = HAL_I2S_STATE_READY; + __HAL_UNLOCK(hi2s); + return HAL_ERROR; + } + } + + hi2s->State = HAL_I2S_STATE_READY; + __HAL_UNLOCK(hi2s); + return HAL_OK; +} + +/** + * @brief Receive an amount of data in blocking mode + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @param pData a 16-bit pointer to data buffer. + * @param Size number of data sample to be sent: + * @note When a 16-bit data frame or a 16-bit data frame extended is selected during the I2S + * configuration phase, the Size parameter means the number of 16-bit data length + * in the transaction and when a 24-bit data frame or a 32-bit data frame is selected + * the Size parameter means the number of 16-bit data length. + * @param Timeout Timeout duration + * @note The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization + * between Master and Slave(example: audio streaming). + * @note In I2S Master Receiver mode, just after enabling the peripheral the clock will be generate + * in continuous way and as the I2S is not disabled at the end of the I2S transaction. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2S_Receive(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tmpreg_cfgr; + + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2s); + + if (hi2s->State != HAL_I2S_STATE_READY) + { + __HAL_UNLOCK(hi2s); + return HAL_BUSY; + } + + /* Set state and reset error code */ + hi2s->State = HAL_I2S_STATE_BUSY_RX; + hi2s->ErrorCode = HAL_I2S_ERROR_NONE; + hi2s->pRxBuffPtr = pData; + + tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN); + + if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B)) + { + hi2s->RxXferSize = (Size << 1U); + hi2s->RxXferCount = (Size << 1U); + } + else + { + hi2s->RxXferSize = Size; + hi2s->RxXferCount = Size; + } + + /* Check if the I2S is already enabled */ + if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE) + { + /* Enable I2S peripheral */ + __HAL_I2S_ENABLE(hi2s); + } + + /* Check if Master Receiver mode is selected */ + if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX) + { + /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read + access to the SPI_SR register. */ + __HAL_I2S_CLEAR_OVRFLAG(hi2s); + } + + /* Receive data */ + while (hi2s->RxXferCount > 0U) + { + /* Wait until RXNE flag is set */ + if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_RXNE, SET, Timeout) != HAL_OK) + { + /* Set the error code */ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT); + hi2s->State = HAL_I2S_STATE_READY; + __HAL_UNLOCK(hi2s); + return HAL_ERROR; + } + + (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR; + hi2s->pRxBuffPtr++; + hi2s->RxXferCount--; + + /* Check if an overrun occurs */ + if (__HAL_I2S_GET_FLAG(hi2s, I2S_FLAG_OVR) == SET) + { + /* Clear overrun flag */ + __HAL_I2S_CLEAR_OVRFLAG(hi2s); + + /* Set the error code */ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR); + } + } + + hi2s->State = HAL_I2S_STATE_READY; + __HAL_UNLOCK(hi2s); + return HAL_OK; +} + +/** + * @brief Transmit an amount of data in non-blocking mode with Interrupt + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @param pData a 16-bit pointer to data buffer. + * @param Size number of data sample to be sent: + * @note When a 16-bit data frame or a 16-bit data frame extended is selected during the I2S + * configuration phase, the Size parameter means the number of 16-bit data length + * in the transaction and when a 24-bit data frame or a 32-bit data frame is selected + * the Size parameter means the number of 16-bit data length. + * @note The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization + * between Master and Slave(example: audio streaming). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2S_Transmit_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size) +{ + uint32_t tmpreg_cfgr; + + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2s); + + if (hi2s->State != HAL_I2S_STATE_READY) + { + __HAL_UNLOCK(hi2s); + return HAL_BUSY; + } + + /* Set state and reset error code */ + hi2s->State = HAL_I2S_STATE_BUSY_TX; + hi2s->ErrorCode = HAL_I2S_ERROR_NONE; + hi2s->pTxBuffPtr = pData; + + tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN); + + if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B)) + { + hi2s->TxXferSize = (Size << 1U); + hi2s->TxXferCount = (Size << 1U); + } + else + { + hi2s->TxXferSize = Size; + hi2s->TxXferCount = Size; + } + + /* Enable TXE and ERR interrupt */ + __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR)); + + /* Check if the I2S is already enabled */ + if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE) + { + /* Enable I2S peripheral */ + __HAL_I2S_ENABLE(hi2s); + } + + __HAL_UNLOCK(hi2s); + return HAL_OK; +} + +/** + * @brief Receive an amount of data in non-blocking mode with Interrupt + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @param pData a 16-bit pointer to the Receive data buffer. + * @param Size number of data sample to be sent: + * @note When a 16-bit data frame or a 16-bit data frame extended is selected during the I2S + * configuration phase, the Size parameter means the number of 16-bit data length + * in the transaction and when a 24-bit data frame or a 32-bit data frame is selected + * the Size parameter means the number of 16-bit data length. + * @note The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization + * between Master and Slave(example: audio streaming). + * @note It is recommended to use DMA for the I2S receiver to avoid de-synchronization + * between Master and Slave otherwise the I2S interrupt should be optimized. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2S_Receive_IT(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size) +{ + uint32_t tmpreg_cfgr; + + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2s); + + if (hi2s->State != HAL_I2S_STATE_READY) + { + __HAL_UNLOCK(hi2s); + return HAL_BUSY; + } + + /* Set state and reset error code */ + hi2s->State = HAL_I2S_STATE_BUSY_RX; + hi2s->ErrorCode = HAL_I2S_ERROR_NONE; + hi2s->pRxBuffPtr = pData; + + tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN); + + if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B)) + { + hi2s->RxXferSize = (Size << 1U); + hi2s->RxXferCount = (Size << 1U); + } + else + { + hi2s->RxXferSize = Size; + hi2s->RxXferCount = Size; + } + + /* Enable RXNE and ERR interrupt */ + __HAL_I2S_ENABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR)); + + /* Check if the I2S is already enabled */ + if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE) + { + /* Enable I2S peripheral */ + __HAL_I2S_ENABLE(hi2s); + } + + __HAL_UNLOCK(hi2s); + return HAL_OK; +} + +/** + * @brief Transmit an amount of data in non-blocking mode with DMA + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @param pData a 16-bit pointer to the Transmit data buffer. + * @param Size number of data sample to be sent: + * @note When a 16-bit data frame or a 16-bit data frame extended is selected during the I2S + * configuration phase, the Size parameter means the number of 16-bit data length + * in the transaction and when a 24-bit data frame or a 32-bit data frame is selected + * the Size parameter means the number of 16-bit data length. + * @note The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization + * between Master and Slave(example: audio streaming). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size) +{ + uint32_t tmpreg_cfgr; + + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2s); + + if (hi2s->State != HAL_I2S_STATE_READY) + { + __HAL_UNLOCK(hi2s); + return HAL_BUSY; + } + + /* Set state and reset error code */ + hi2s->State = HAL_I2S_STATE_BUSY_TX; + hi2s->ErrorCode = HAL_I2S_ERROR_NONE; + hi2s->pTxBuffPtr = pData; + + tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN); + + if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B)) + { + hi2s->TxXferSize = (Size << 1U); + hi2s->TxXferCount = (Size << 1U); + } + else + { + hi2s->TxXferSize = Size; + hi2s->TxXferCount = Size; + } + + /* Set the I2S Tx DMA Half transfer complete callback */ + hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt; + + /* Set the I2S Tx DMA transfer complete callback */ + hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt; + + /* Set the DMA error callback */ + hi2s->hdmatx->XferErrorCallback = I2S_DMAError; + + /* Enable the Tx DMA Stream/Channel */ + if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, + (uint32_t)hi2s->pTxBuffPtr, + (uint32_t)&hi2s->Instance->DR, + hi2s->TxXferSize)) + { + /* Update SPI error code */ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA); + hi2s->State = HAL_I2S_STATE_READY; + + __HAL_UNLOCK(hi2s); + return HAL_ERROR; + } + + /* Check if the I2S is already enabled */ + if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE)) + { + /* Enable I2S peripheral */ + __HAL_I2S_ENABLE(hi2s); + } + + /* Check if the I2S Tx request is already enabled */ + if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN)) + { + /* Enable Tx DMA Request */ + SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN); + } + + __HAL_UNLOCK(hi2s); + return HAL_OK; +} + +/** + * @brief Receive an amount of data in non-blocking mode with DMA + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @param pData a 16-bit pointer to the Receive data buffer. + * @param Size number of data sample to be sent: + * @note When a 16-bit data frame or a 16-bit data frame extended is selected during the I2S + * configuration phase, the Size parameter means the number of 16-bit data length + * in the transaction and when a 24-bit data frame or a 32-bit data frame is selected + * the Size parameter means the number of 16-bit data length. + * @note The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization + * between Master and Slave(example: audio streaming). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size) +{ + uint32_t tmpreg_cfgr; + + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hi2s); + + if (hi2s->State != HAL_I2S_STATE_READY) + { + __HAL_UNLOCK(hi2s); + return HAL_BUSY; + } + + /* Set state and reset error code */ + hi2s->State = HAL_I2S_STATE_BUSY_RX; + hi2s->ErrorCode = HAL_I2S_ERROR_NONE; + hi2s->pRxBuffPtr = pData; + + tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN); + + if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B)) + { + hi2s->RxXferSize = (Size << 1U); + hi2s->RxXferCount = (Size << 1U); + } + else + { + hi2s->RxXferSize = Size; + hi2s->RxXferCount = Size; + } + + /* Set the I2S Rx DMA Half transfer complete callback */ + hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt; + + /* Set the I2S Rx DMA transfer complete callback */ + hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt; + + /* Set the DMA error callback */ + hi2s->hdmarx->XferErrorCallback = I2S_DMAError; + + /* Check if Master Receiver mode is selected */ + if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX) + { + /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read + access to the SPI_SR register. */ + __HAL_I2S_CLEAR_OVRFLAG(hi2s); + } + + /* Enable the Rx DMA Stream/Channel */ + if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr, + hi2s->RxXferSize)) + { + /* Update SPI error code */ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA); + hi2s->State = HAL_I2S_STATE_READY; + + __HAL_UNLOCK(hi2s); + return HAL_ERROR; + } + + /* Check if the I2S is already enabled */ + if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE)) + { + /* Enable I2S peripheral */ + __HAL_I2S_ENABLE(hi2s); + } + + /* Check if the I2S Rx request is already enabled */ + if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN)) + { + /* Enable Rx DMA Request */ + SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN); + } + + __HAL_UNLOCK(hi2s); + return HAL_OK; +} + +/** + * @brief Pauses the audio DMA Stream/Channel playing from the Media. + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s) +{ + /* Process Locked */ + __HAL_LOCK(hi2s); + + if (hi2s->State == HAL_I2S_STATE_BUSY_TX) + { + /* Disable the I2S DMA Tx request */ + CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN); + } + else if (hi2s->State == HAL_I2S_STATE_BUSY_RX) + { + /* Disable the I2S DMA Rx request */ + CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN); + } + else + { + /* nothing to do */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2s); + + return HAL_OK; +} + +/** + * @brief Resumes the audio DMA Stream/Channel playing from the Media. + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s) +{ + /* Process Locked */ + __HAL_LOCK(hi2s); + + if (hi2s->State == HAL_I2S_STATE_BUSY_TX) + { + /* Enable the I2S DMA Tx request */ + SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN); + } + else if (hi2s->State == HAL_I2S_STATE_BUSY_RX) + { + /* Enable the I2S DMA Rx request */ + SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN); + } + else + { + /* nothing to do */ + } + + /* If the I2S peripheral is still not enabled, enable it */ + if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE)) + { + /* Enable I2S peripheral */ + __HAL_I2S_ENABLE(hi2s); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hi2s); + + return HAL_OK; +} + +/** + * @brief Stops the audio DMA Stream/Channel playing from the Media. + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval HAL status + */ +HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s) +{ + HAL_StatusTypeDef errorcode = HAL_OK; + /* The Lock is not implemented on this API to allow the user application + to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback() + when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated + and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback() + */ + + /* Disable the I2S Tx/Rx DMA requests */ + CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN); + CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN); + + /* Abort the I2S DMA tx Stream/Channel */ + if (hi2s->hdmatx != NULL) + { + /* Disable the I2S DMA tx Stream/Channel */ + if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx)) + { + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA); + errorcode = HAL_ERROR; + } + } + + /* Abort the I2S DMA rx Stream/Channel */ + if (hi2s->hdmarx != NULL) + { + /* Disable the I2S DMA rx Stream/Channel */ + if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx)) + { + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA); + errorcode = HAL_ERROR; + } + } + + /* Disable I2S peripheral */ + __HAL_I2S_DISABLE(hi2s); + + hi2s->State = HAL_I2S_STATE_READY; + + return errorcode; +} + +/** + * @brief This function handles I2S interrupt request. + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval None + */ +void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s) +{ + uint32_t itsource = hi2s->Instance->CR2; + uint32_t itflag = hi2s->Instance->SR; + + /* I2S in mode Receiver ------------------------------------------------*/ + if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) && + (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET)) + { + I2S_Receive_IT(hi2s); + return; + } + + /* I2S in mode Tramitter -----------------------------------------------*/ + if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_TXE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_TXE) != RESET)) + { + I2S_Transmit_IT(hi2s); + return; + } + + /* I2S interrupt error -------------------------------------------------*/ + if (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_ERR) != RESET) + { + /* I2S Overrun error interrupt occurred ---------------------------------*/ + if (I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) != RESET) + { + /* Disable RXNE and ERR interrupt */ + __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR)); + + /* Set the error code and execute error callback*/ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR); + } + + /* I2S Underrun error interrupt occurred --------------------------------*/ + if (I2S_CHECK_FLAG(itflag, I2S_FLAG_UDR) != RESET) + { + /* Disable TXE and ERR interrupt */ + __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR)); + + /* Set the error code and execute error callback*/ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR); + } + + /* Set the I2S State ready */ + hi2s->State = HAL_I2S_STATE_READY; + + /* Call user error callback */ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) + hi2s->ErrorCallback(hi2s); +#else + HAL_I2S_ErrorCallback(hi2s); +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ + } +} + +/** + * @brief Tx Transfer Half completed callbacks + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval None + */ +__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2s); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_I2S_TxHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Tx Transfer completed callbacks + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval None + */ +__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2s); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_I2S_TxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Rx Transfer half completed callbacks + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval None + */ +__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2s); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_I2S_RxHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Rx Transfer completed callbacks + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval None + */ +__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2s); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_I2S_RxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief I2S error callbacks + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval None + */ +__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hi2s); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_I2S_ErrorCallback could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup I2S_Exported_Functions_Group3 Peripheral State and Errors functions + * @brief Peripheral State functions + * +@verbatim + =============================================================================== + ##### Peripheral State and Errors functions ##### + =============================================================================== + [..] + This subsection permits to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Return the I2S state + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval HAL state + */ +HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s) +{ + return hi2s->State; +} + +/** + * @brief Return the I2S error code + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval I2S Error Code + */ +uint32_t HAL_I2S_GetError(I2S_HandleTypeDef *hi2s) +{ + return hi2s->ErrorCode; +} +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup I2S_Private_Functions I2S Private Functions + * @{ + */ +/** + * @brief DMA I2S transmit process complete callback + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma) +{ + I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */ + + /* if DMA is configured in DMA_NORMAL Mode */ + if (hdma->Init.Mode == DMA_NORMAL) + { + /* Disable Tx DMA Request */ + CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN); + + hi2s->TxXferCount = 0U; + hi2s->State = HAL_I2S_STATE_READY; + } + /* Call user Tx complete callback */ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) + hi2s->TxCpltCallback(hi2s); +#else + HAL_I2S_TxCpltCallback(hi2s); +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA I2S transmit process half complete callback + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma) +{ + I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */ + + /* Call user Tx half complete callback */ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) + hi2s->TxHalfCpltCallback(hi2s); +#else + HAL_I2S_TxHalfCpltCallback(hi2s); +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA I2S receive process complete callback + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma) +{ + I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */ + + /* if DMA is configured in DMA_NORMAL Mode */ + if (hdma->Init.Mode == DMA_NORMAL) + { + /* Disable Rx DMA Request */ + CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN); + hi2s->RxXferCount = 0U; + hi2s->State = HAL_I2S_STATE_READY; + } + /* Call user Rx complete callback */ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) + hi2s->RxCpltCallback(hi2s); +#else + HAL_I2S_RxCpltCallback(hi2s); +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA I2S receive process half complete callback + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma) +{ + I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */ + + /* Call user Rx half complete callback */ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) + hi2s->RxHalfCpltCallback(hi2s); +#else + HAL_I2S_RxHalfCpltCallback(hi2s); +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA I2S communication error callback + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void I2S_DMAError(DMA_HandleTypeDef *hdma) +{ + I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */ + + /* Disable Rx and Tx DMA Request */ + CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN)); + hi2s->TxXferCount = 0U; + hi2s->RxXferCount = 0U; + + hi2s->State = HAL_I2S_STATE_READY; + + /* Set the error code and execute error callback*/ + SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA); + /* Call user error callback */ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) + hi2s->ErrorCallback(hi2s); +#else + HAL_I2S_ErrorCallback(hi2s); +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ +} + +/** + * @brief Transmit an amount of data in non-blocking mode with Interrupt + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval None + */ +static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s) +{ + /* Transmit data */ + hi2s->Instance->DR = (*hi2s->pTxBuffPtr); + hi2s->pTxBuffPtr++; + hi2s->TxXferCount--; + + if (hi2s->TxXferCount == 0U) + { + /* Disable TXE and ERR interrupt */ + __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR)); + + hi2s->State = HAL_I2S_STATE_READY; + /* Call user Tx complete callback */ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) + hi2s->TxCpltCallback(hi2s); +#else + HAL_I2S_TxCpltCallback(hi2s); +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ + } +} + +/** + * @brief Receive an amount of data in non-blocking mode with Interrupt + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @retval None + */ +static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s) +{ + /* Receive data */ + (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR; + hi2s->pRxBuffPtr++; + hi2s->RxXferCount--; + + if (hi2s->RxXferCount == 0U) + { + /* Disable RXNE and ERR interrupt */ + __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR)); + + hi2s->State = HAL_I2S_STATE_READY; + /* Call user Rx complete callback */ +#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U) + hi2s->RxCpltCallback(hi2s); +#else + HAL_I2S_RxCpltCallback(hi2s); +#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */ + } +} + +/** + * @brief This function handles I2S Communication Timeout. + * @param hi2s pointer to a I2S_HandleTypeDef structure that contains + * the configuration information for I2S module + * @param Flag Flag checked + * @param State Value of the flag expected + * @param Timeout Duration of the timeout + * @retval HAL status + */ +static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State, + uint32_t Timeout) +{ + uint32_t tickstart; + + /* Get tick */ + tickstart = HAL_GetTick(); + + /* Wait until flag is set to status*/ + while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State) + { + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U)) + { + /* Set the I2S State ready */ + hi2s->State = HAL_I2S_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hi2s); + + return HAL_TIMEOUT; + } + } + } + return HAL_OK; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* SPI_I2S_SUPPORT */ + +#endif /* HAL_I2S_MODULE_ENABLED */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_ipcc.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_ipcc.c new file mode 100644 index 0000000..7c6a4c5 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_ipcc.c @@ -0,0 +1,747 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_ipcc.c + * @author MCD Application Team + * @brief IPCC HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Inter-Processor communication controller + * peripherals (IPCC). + * + Initialization and de-initialization functions + * + Configuration, notification and interrupts handling + * + Peripheral State and Error functions + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The IPCC HAL driver can be used as follows: + + (#) Declare a IPCC_HandleTypeDef handle structure, for example: IPCC_HandleTypeDef hipcc; + (#) Initialize the IPCC low level resources by implementing the HAL_IPCC_MspInit() API: + (##) Enable the IPCC interface clock + (##) NVIC configuration if you need to use interrupt process + (+++) Configure the IPCC interrupt priority + (+++) Enable the NVIC IPCC IRQ + + (#) Initialize the IPCC registers by calling the HAL_IPCC_Init() API which trig + HAL_IPCC_MspInit(). + + (#) Implement the interrupt callbacks for transmission and reception to use the driver in interrupt mode + + (#) Associate those callback to the corresponding channel and direction using HAL_IPCC_ConfigChannel(). + This is the interrupt mode. + If no callback are configured for a given channel and direction, it is up to the user to poll the + status of the communication (polling mode). + + (#) Notify the other MCU when a message is available in a chosen channel + or when a message has been retrieved from a chosen channel by calling + the HAL_IPCC_NotifyCPU() API. + +@endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +#if defined(IPCC) +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup IPCC + * @{ + */ + +#ifdef HAL_IPCC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @defgroup IPCC_Private_Constants IPCC Private Constants + * @{ + */ +#define IPCC_ALL_RX_BUF 0x0000003FU /*!< Mask for all RX buffers. */ +#define IPCC_ALL_TX_BUF 0x003F0000U /*!< Mask for all TX buffers. */ +#define CHANNEL_INDEX_Msk 0x0000000FU /*!< Mask the channel index to avoid overflow */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup IPCC_Private_Functions IPCC Private Functions + * @{ + */ +void IPCC_MaskInterrupt(uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir); +void IPCC_UnmaskInterrupt(uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir); +void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc); +void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance); +/** + * @} + */ + +/** @addtogroup IPCC_Exported_Functions + * @{ + */ + +/** @addtogroup IPCC_Exported_Functions_Group1 + * @brief Initialization and de-initialization functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to initialize and + deinitialize the IPCC peripheral: + + (+) User must Implement HAL_IPCC_MspInit() function in which he configures + all related peripherals resources (CLOCK and NVIC ). + + (+) Call the function HAL_IPCC_Init() to configure the IPCC register. + + (+) Call the function HAL_PKA_DeInit() to restore the default configuration + of the selected IPCC peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the IPCC peripheral. + * @param hipcc IPCC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc) +{ + HAL_StatusTypeDef err = HAL_OK; + + /* Check the IPCC handle allocation */ + if (hipcc != NULL) + { + /* Check the parameters */ + assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance)); + + IPCC_CommonTypeDef *currentInstance = IPCC_C1; + + if (hipcc->State == HAL_IPCC_STATE_RESET) + { + /* Init the low level hardware : CLOCK, NVIC */ + HAL_IPCC_MspInit(hipcc); + } + + /* Reset all registers of the current cpu to default state */ + IPCC_Reset_Register(currentInstance); + + /* Activate the interrupts */ + currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE); + + /* Clear callback pointers */ + IPCC_SetDefaultCallbacks(hipcc); + + /* Reset all callback notification request */ + hipcc->callbackRequest = 0; + + hipcc->State = HAL_IPCC_STATE_READY; + } + else + { + err = HAL_ERROR; + } + + return err; +} + +/** + * @brief DeInitialize the IPCC peripheral. + * @param hipcc IPCC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IPCC_DeInit(IPCC_HandleTypeDef *hipcc) +{ + HAL_StatusTypeDef err = HAL_OK; + + /* Check the IPCC handle allocation */ + if (hipcc != NULL) + { + assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance)); + IPCC_CommonTypeDef *currentInstance = IPCC_C1; + + /* Set the state to busy */ + hipcc->State = HAL_IPCC_STATE_BUSY; + + /* Reset all registers of the current cpu to default state */ + IPCC_Reset_Register(currentInstance); + + /* Clear callback pointers */ + IPCC_SetDefaultCallbacks(hipcc); + + /* Reset all callback notification request */ + hipcc->callbackRequest = 0; + + /* DeInit the low level hardware : CLOCK, NVIC */ + HAL_IPCC_MspDeInit(hipcc); + + hipcc->State = HAL_IPCC_STATE_RESET; + } + else + { + err = HAL_ERROR; + } + + return err; +} + +/** + * @brief Initialize the IPCC MSP. + * @param hipcc IPCC handle + * @retval None + */ +__weak void HAL_IPCC_MspInit(IPCC_HandleTypeDef *hipcc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hipcc); + + /* NOTE : This function should not be modified. When the callback is needed + the HAL_IPCC_MspInit should be implemented in the user file + */ +} + +/** + * @brief IPCC MSP DeInit + * @param hipcc IPCC handle + * @retval None + */ +__weak void HAL_IPCC_MspDeInit(IPCC_HandleTypeDef *hipcc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hipcc); + + /* NOTE : This function should not be modified. When the callback is needed + the HAL_IPCC_MspDeInit should be implemented in the user file + */ +} + +/** + * @} + */ + + +/** @addtogroup IPCC_Exported_Functions_Group2 + * @brief Configuration, notification and Irq handling functions. + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] This section provides functions to allow two MCU to communicate. + + (#) For a given channel (from 0 to IPCC_CHANNEL_NUMBER), for a given direction + IPCC_CHANNEL_DIR_TX or IPCC_CHANNEL_DIR_RX, you can choose to communicate + in polling mode or in interrupt mode using IPCC. + By default, the IPCC HAL driver handle the communication in polling mode. + By setting a callback for a channel/direction, this communication use + the interrupt mode. + + (#) Polling mode: + (++) To transmit information, use HAL_IPCC_NotifyCPU() with + IPCC_CHANNEL_DIR_TX. To know when the other processor has handled + the notification, poll the communication using HAL_IPCC_NotifyCPU + with IPCC_CHANNEL_DIR_TX. + + (++) To receive information, poll the status of the communication with + HAL_IPCC_GetChannelStatus with IPCC_CHANNEL_DIR_RX. To notify the other + processor that the information has been received, use HAL_IPCC_NotifyCPU + with IPCC_CHANNEL_DIR_RX. + + (#) Interrupt mode: + (++) Configure a callback for the channel and the direction using HAL_IPCC_ConfigChannel(). + This callback will be triggered under interrupt. + + (++) To transmit information, use HAL_IPCC_NotifyCPU() with + IPCC_CHANNEL_DIR_TX. The callback configured with HAL_IPCC_ConfigChannel() and + IPCC_CHANNEL_DIR_TX will be triggered once the communication has been handled by the + other processor. + + (++) To receive information, the callback configured with HAL_IPCC_ConfigChannel() and + IPCC_CHANNEL_DIR_RX will be triggered on reception of a communication.To notify the other + processor that the information has been received, use HAL_IPCC_NotifyCPU + with IPCC_CHANNEL_DIR_RX. + + (++) HAL_IPCC_TX_IRQHandler must be added to the IPCC TX IRQHandler + + (++) HAL_IPCC_RX_IRQHandler must be added to the IPCC RX IRQHandler +@endverbatim + * @{ + */ + +/** + * @brief Activate the callback notification on receive/transmit interrupt + * @param hipcc IPCC handle + * @param ChannelIndex Channel number + * This parameter can be one of the following values: + * @arg IPCC_CHANNEL_1: IPCC Channel 1 + * @arg IPCC_CHANNEL_2: IPCC Channel 2 + * @arg IPCC_CHANNEL_3: IPCC Channel 3 + * @arg IPCC_CHANNEL_4: IPCC Channel 4 + * @arg IPCC_CHANNEL_5: IPCC Channel 5 + * @arg IPCC_CHANNEL_6: IPCC Channel 6 + * @param ChannelDir Channel direction + * @param cb Interrupt callback + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IPCC_ActivateNotification(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir, ChannelCb cb) +{ + HAL_StatusTypeDef err = HAL_OK; + + /* Check the IPCC handle allocation */ + if (hipcc != NULL) + { + /* Check the parameters */ + assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance)); + + /* Check IPCC state */ + if (hipcc->State == HAL_IPCC_STATE_READY) + { + /* Set callback and register masking information */ + if (ChannelDir == IPCC_CHANNEL_DIR_TX) + { + hipcc->ChannelCallbackTx[ChannelIndex] = cb; + hipcc->callbackRequest |= (IPCC_MR_CH1FM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk)); + } + else + { + hipcc->ChannelCallbackRx[ChannelIndex] = cb; + hipcc->callbackRequest |= (IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk)); + } + + /* Unmask only the channels in reception (Transmission channel mask/unmask is done in HAL_IPCC_NotifyCPU) */ + if (ChannelDir == IPCC_CHANNEL_DIR_RX) + { + IPCC_UnmaskInterrupt(ChannelIndex, ChannelDir); + } + } + else + { + err = HAL_ERROR; + } + } + else + { + err = HAL_ERROR; + } + return err; +} + +/** + * @brief Remove the callback notification on receive/transmit interrupt + * @param hipcc IPCC handle + * @param ChannelIndex Channel number + * This parameter can be one of the following values: + * @arg IPCC_CHANNEL_1: IPCC Channel 1 + * @arg IPCC_CHANNEL_2: IPCC Channel 2 + * @arg IPCC_CHANNEL_3: IPCC Channel 3 + * @arg IPCC_CHANNEL_4: IPCC Channel 4 + * @arg IPCC_CHANNEL_5: IPCC Channel 5 + * @arg IPCC_CHANNEL_6: IPCC Channel 6 + * @param ChannelDir Channel direction + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IPCC_DeActivateNotification(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir) +{ + HAL_StatusTypeDef err = HAL_OK; + + /* Check the IPCC handle allocation */ + if (hipcc != NULL) + { + /* Check the parameters */ + assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance)); + + /* Check IPCC state */ + if (hipcc->State == HAL_IPCC_STATE_READY) + { + /* Set default callback and register masking information */ + if (ChannelDir == IPCC_CHANNEL_DIR_TX) + { + hipcc->ChannelCallbackTx[ChannelIndex] = HAL_IPCC_TxCallback; + hipcc->callbackRequest &= ~(IPCC_MR_CH1FM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk)); + } + else + { + hipcc->ChannelCallbackRx[ChannelIndex] = HAL_IPCC_RxCallback; + hipcc->callbackRequest &= ~(IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk)); + } + + /* Mask the interrupt */ + IPCC_MaskInterrupt(ChannelIndex, ChannelDir); + } + else + { + err = HAL_ERROR; + } + } + else + { + err = HAL_ERROR; + } + return err; +} + +/** + * @brief Get state of IPCC channel + * @param hipcc IPCC handle + * @param ChannelIndex Channel number + * This parameter can be one of the following values: + * @arg IPCC_CHANNEL_1: IPCC Channel 1 + * @arg IPCC_CHANNEL_2: IPCC Channel 2 + * @arg IPCC_CHANNEL_3: IPCC Channel 3 + * @arg IPCC_CHANNEL_4: IPCC Channel 4 + * @arg IPCC_CHANNEL_5: IPCC Channel 5 + * @arg IPCC_CHANNEL_6: IPCC Channel 6 + * @param ChannelDir Channel direction + * @retval Channel status + */ +IPCC_CHANNELStatusTypeDef HAL_IPCC_GetChannelStatus(IPCC_HandleTypeDef const *const hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir) +{ + uint32_t channel_state; + IPCC_CommonTypeDef *currentInstance = IPCC_C1; + IPCC_CommonTypeDef *otherInstance = IPCC_C2; + + /* Check the parameters */ + assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance)); + + /* Read corresponding channel depending of the MCU and the direction */ + if (ChannelDir == IPCC_CHANNEL_DIR_TX) + { + channel_state = (currentInstance->SR) & (IPCC_SR_CH1F_Msk << (ChannelIndex & CHANNEL_INDEX_Msk)); + } + else + { + channel_state = (otherInstance->SR) & (IPCC_SR_CH1F_Msk << (ChannelIndex & CHANNEL_INDEX_Msk)); + } + + return (channel_state == 0UL) ? IPCC_CHANNEL_STATUS_FREE : IPCC_CHANNEL_STATUS_OCCUPIED ; +} + +/** + * @brief Notify remote processor + * @param hipcc IPCC handle + * @param ChannelIndex Channel number + * This parameter can be one of the following values: + * @arg IPCC_CHANNEL_1: IPCC Channel 1 + * @arg IPCC_CHANNEL_2: IPCC Channel 2 + * @arg IPCC_CHANNEL_3: IPCC Channel 3 + * @arg IPCC_CHANNEL_4: IPCC Channel 4 + * @arg IPCC_CHANNEL_5: IPCC Channel 5 + * @arg IPCC_CHANNEL_6: IPCC Channel 6 + * @param ChannelDir Channel direction + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IPCC_NotifyCPU(IPCC_HandleTypeDef const *const hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir) +{ + HAL_StatusTypeDef err = HAL_OK; + uint32_t mask; + IPCC_CommonTypeDef *currentInstance = IPCC_C1; + + /* Check the parameters */ + assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance)); + + /* Check if IPCC is initiliased */ + if (hipcc->State == HAL_IPCC_STATE_READY) + { + /* For IPCC_CHANNEL_DIR_TX, set the status. For IPCC_CHANNEL_DIR_RX, clear the status */ + currentInstance->SCR |= ((ChannelDir == IPCC_CHANNEL_DIR_TX) ? IPCC_SCR_CH1S : IPCC_SCR_CH1C) << (ChannelIndex & CHANNEL_INDEX_Msk) ; + + /* Unmask interrupt if the callback is requested */ + mask = ((ChannelDir == IPCC_CHANNEL_DIR_TX) ? IPCC_MR_CH1FM_Msk : IPCC_MR_CH1OM_Msk) << (ChannelIndex & CHANNEL_INDEX_Msk) ; + if ((hipcc->callbackRequest & mask) == mask) + { + IPCC_UnmaskInterrupt(ChannelIndex, ChannelDir); + } + } + else + { + err = HAL_ERROR; + } + + return err; +} + +/** + * @} + */ + +/** @addtogroup IPCC_IRQ_Handler_and_Callbacks + * @{ + */ + +/** + * @brief This function handles IPCC Tx Free interrupt request. + * @param hipcc IPCC handle + * @retval None + */ +void HAL_IPCC_TX_IRQHandler(IPCC_HandleTypeDef *const hipcc) +{ + uint32_t irqmask; + uint32_t bit_pos; + uint32_t ch_count = 0U; + IPCC_CommonTypeDef *currentInstance = IPCC_C1; + + /* check the Tx free channels which are not masked */ + irqmask = ~(currentInstance->MR) & IPCC_ALL_TX_BUF; + irqmask = irqmask & ~(currentInstance->SR << IPCC_MR_CH1FM_Pos); + + while (irqmask != 0UL) /* if several bits are set, it loops to serve all of them */ + { + bit_pos = 1UL << (IPCC_MR_CH1FM_Pos + (ch_count & CHANNEL_INDEX_Msk)); + + if ((irqmask & bit_pos) != 0U) + { + /* mask the channel Free interrupt */ + currentInstance->MR |= bit_pos; + if (hipcc->ChannelCallbackTx[ch_count] != NULL) + { + hipcc->ChannelCallbackTx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_TX); + } + irqmask = irqmask & ~(bit_pos); + } + ch_count++; + } +} + +/** + * @brief This function handles IPCC Rx Occupied interrupt request. + * @param hipcc : IPCC handle + * @retval None + */ +void HAL_IPCC_RX_IRQHandler(IPCC_HandleTypeDef *const hipcc) +{ + uint32_t irqmask; + uint32_t bit_pos; + uint32_t ch_count = 0U; + IPCC_CommonTypeDef *currentInstance = IPCC_C1; + IPCC_CommonTypeDef *otherInstance = IPCC_C2; + + /* check the Rx occupied channels which are not masked */ + irqmask = ~(currentInstance->MR) & IPCC_ALL_RX_BUF; + irqmask = irqmask & otherInstance->SR; + + while (irqmask != 0UL) /* if several bits are set, it loops to serve all of them */ + { + bit_pos = 1UL << (ch_count & CHANNEL_INDEX_Msk); + + if ((irqmask & bit_pos) != 0U) + { + /* mask the channel occupied interrupt */ + currentInstance->MR |= bit_pos; + if (hipcc->ChannelCallbackRx[ch_count] != NULL) + { + hipcc->ChannelCallbackRx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_RX); + } + irqmask = irqmask & ~(bit_pos); + } + ch_count++; + } +} + +/** + * @brief Rx occupied callback + * @param hipcc IPCC handle + * @param ChannelIndex Channel number + * This parameter can be one of the following values: + * @arg IPCC_CHANNEL_1: IPCC Channel 1 + * @arg IPCC_CHANNEL_2: IPCC Channel 2 + * @arg IPCC_CHANNEL_3: IPCC Channel 3 + * @arg IPCC_CHANNEL_4: IPCC Channel 4 + * @arg IPCC_CHANNEL_5: IPCC Channel 5 + * @arg IPCC_CHANNEL_6: IPCC Channel 6 + * @param ChannelDir Channel direction + */ +__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hipcc); + UNUSED(ChannelIndex); + UNUSED(ChannelDir); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_IPCC_RxCallback can be implemented in the user file + */ +} + +/** + * @brief Tx free callback + * @param hipcc IPCC handle + * @param ChannelIndex Channel number + * This parameter can be one of the following values: + * @arg IPCC_CHANNEL_1: IPCC Channel 1 + * @arg IPCC_CHANNEL_2: IPCC Channel 2 + * @arg IPCC_CHANNEL_3: IPCC Channel 3 + * @arg IPCC_CHANNEL_4: IPCC Channel 4 + * @arg IPCC_CHANNEL_5: IPCC Channel 5 + * @arg IPCC_CHANNEL_6: IPCC Channel 6 + * @param ChannelDir Channel direction + */ +__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hipcc); + UNUSED(ChannelIndex); + UNUSED(ChannelDir); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_IPCC_TxCallback can be implemented in the user file + */ +} + +/** + * @} + */ + +/** @addtogroup IPCC_Exported_Functions_Group3 + * @brief IPCC Peripheral State and Error functions + * +@verbatim + ============================================================================== + ##### Peripheral State and Error functions ##### + ============================================================================== + [..] + This subsection permit to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Return the IPCC handle state. + * @param hipcc IPCC handle + * @retval IPCC handle state + */ +HAL_IPCC_StateTypeDef HAL_IPCC_GetState(IPCC_HandleTypeDef const *const hipcc) +{ + return hipcc->State; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup IPCC_Private_Functions + * @{ + */ + +/** + * @brief Mask IPCC interrupts. + * @param ChannelIndex Channel number + * This parameter can be one of the following values: + * @arg IPCC_CHANNEL_1: IPCC Channel 1 + * @arg IPCC_CHANNEL_2: IPCC Channel 2 + * @arg IPCC_CHANNEL_3: IPCC Channel 3 + * @arg IPCC_CHANNEL_4: IPCC Channel 4 + * @arg IPCC_CHANNEL_5: IPCC Channel 5 + * @arg IPCC_CHANNEL_6: IPCC Channel 6 + * @param ChannelDir Channel direction + */ +void IPCC_MaskInterrupt(uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir) +{ + IPCC_CommonTypeDef *currentInstance = IPCC_C1; + if (ChannelDir == IPCC_CHANNEL_DIR_TX) + { + /* Mask interrupt */ + currentInstance->MR |= (IPCC_MR_CH1FM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk)); + } + else + { + /* Mask interrupt */ + currentInstance->MR |= (IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk)); + } +} +/** + * @brief Unmask IPCC interrupts. + * @param ChannelIndex Channel number + * This parameter can be one of the following values: + * @arg IPCC_CHANNEL_1: IPCC Channel 1 + * @arg IPCC_CHANNEL_2: IPCC Channel 2 + * @arg IPCC_CHANNEL_3: IPCC Channel 3 + * @arg IPCC_CHANNEL_4: IPCC Channel 4 + * @arg IPCC_CHANNEL_5: IPCC Channel 5 + * @arg IPCC_CHANNEL_6: IPCC Channel 6 + * @param ChannelDir Channel direction + */ +void IPCC_UnmaskInterrupt(uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir) +{ + IPCC_CommonTypeDef *currentInstance = IPCC_C1; + if (ChannelDir == IPCC_CHANNEL_DIR_TX) + { + /* Unmask interrupt */ + currentInstance->MR &= ~(IPCC_MR_CH1FM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk)); + } + else + { + /* Unmask interrupt */ + currentInstance->MR &= ~(IPCC_MR_CH1OM_Msk << (ChannelIndex & CHANNEL_INDEX_Msk)); + } +} + +/** + * @brief Reset all callbacks of the handle to NULL. + * @param hipcc IPCC handle + */ +void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc) +{ + uint32_t i; + /* Set all callbacks to default */ + for (i = 0; i < IPCC_CHANNEL_NUMBER; i++) + { + hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback; + hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback; + } +} + +/** + * @brief Reset IPCC register to default value for the concerned instance. + * @param Instance pointer to register + */ +void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance) +{ + /* Disable RX and TX interrupts */ + Instance->CR = 0x00000000U; + + /* Mask RX and TX interrupts */ + Instance->MR = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF); + + /* Clear RX status */ + Instance->SCR = IPCC_ALL_RX_BUF; +} + +/** + * @} + */ + +#endif /* HAL_IPCC_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* IPCC */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_irda.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_irda.c new file mode 100644 index 0000000..58aee4d --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_irda.c @@ -0,0 +1,2878 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_irda.c + * @author MCD Application Team + * @brief IRDA HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the IrDA (Infrared Data Association) Peripheral + * (IRDA) + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral State and Errors functions + * + Peripheral Control functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The IRDA HAL driver can be used as follows: + + (#) Declare a IRDA_HandleTypeDef handle structure (eg. IRDA_HandleTypeDef hirda). + (#) Initialize the IRDA low level resources by implementing the HAL_IRDA_MspInit() API + in setting the associated USART or UART in IRDA mode: + (++) Enable the USARTx/UARTx interface clock. + (++) USARTx/UARTx pins configuration: + (+++) Enable the clock for the USARTx/UARTx GPIOs. + (+++) Configure these USARTx/UARTx pins (TX as alternate function pull-up, RX as alternate function Input). + (++) NVIC configuration if you need to use interrupt process (HAL_IRDA_Transmit_IT() + and HAL_IRDA_Receive_IT() APIs): + (+++) Configure the USARTx/UARTx interrupt priority. + (+++) Enable the NVIC USARTx/UARTx IRQ handle. + (+++) The specific IRDA interrupts (Transmission complete interrupt, + RXNE interrupt and Error Interrupts) will be managed using the macros + __HAL_IRDA_ENABLE_IT() and __HAL_IRDA_DISABLE_IT() inside the transmit and receive process. + + (++) DMA Configuration if you need to use DMA process (HAL_IRDA_Transmit_DMA() + and HAL_IRDA_Receive_DMA() APIs): + (+++) Declare a DMA handle structure for the Tx/Rx channel. + (+++) Enable the DMAx interface clock. + (+++) Configure the declared DMA handle structure with the required Tx/Rx parameters. + (+++) Configure the DMA Tx/Rx channel. + (+++) Associate the initialized DMA handle to the IRDA DMA Tx/Rx handle. + (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on the DMA Tx/Rx channel. + + (#) Program the Baud Rate, Word Length and Parity and Mode(Receiver/Transmitter), + the normal or low power mode and the clock prescaler in the hirda handle Init structure. + + (#) Initialize the IRDA registers by calling the HAL_IRDA_Init() API: + (++) This API configures also the low level Hardware GPIO, CLOCK, CORTEX...etc) + by calling the customized HAL_IRDA_MspInit() API. + + -@@- The specific IRDA interrupts (Transmission complete interrupt, + RXNE interrupt and Error Interrupts) will be managed using the macros + __HAL_IRDA_ENABLE_IT() and __HAL_IRDA_DISABLE_IT() inside the transmit and receive process. + + (#) Three operation modes are available within this driver : + + *** Polling mode IO operation *** + ================================= + [..] + (+) Send an amount of data in blocking mode using HAL_IRDA_Transmit() + (+) Receive an amount of data in blocking mode using HAL_IRDA_Receive() + + *** Interrupt mode IO operation *** + =================================== + [..] + (+) Send an amount of data in non-blocking mode using HAL_IRDA_Transmit_IT() + (+) At transmission end of transfer HAL_IRDA_TxCpltCallback() is executed and user can + add his own code by customization of function pointer HAL_IRDA_TxCpltCallback() + (+) Receive an amount of data in non-blocking mode using HAL_IRDA_Receive_IT() + (+) At reception end of transfer HAL_IRDA_RxCpltCallback() is executed and user can + add his own code by customization of function pointer HAL_IRDA_RxCpltCallback() + (+) In case of transfer Error, HAL_IRDA_ErrorCallback() function is executed and user can + add his own code by customization of function pointer HAL_IRDA_ErrorCallback() + + *** DMA mode IO operation *** + ============================== + [..] + (+) Send an amount of data in non-blocking mode (DMA) using HAL_IRDA_Transmit_DMA() + (+) At transmission half of transfer HAL_IRDA_TxHalfCpltCallback() is executed and user can + add his own code by customization of function pointer HAL_IRDA_TxHalfCpltCallback() + (+) At transmission end of transfer HAL_IRDA_TxCpltCallback() is executed and user can + add his own code by customization of function pointer HAL_IRDA_TxCpltCallback() + (+) Receive an amount of data in non-blocking mode (DMA) using HAL_IRDA_Receive_DMA() + (+) At reception half of transfer HAL_IRDA_RxHalfCpltCallback() is executed and user can + add his own code by customization of function pointer HAL_IRDA_RxHalfCpltCallback() + (+) At reception end of transfer HAL_IRDA_RxCpltCallback() is executed and user can + add his own code by customization of function pointer HAL_IRDA_RxCpltCallback() + (+) In case of transfer Error, HAL_IRDA_ErrorCallback() function is executed and user can + add his own code by customization of function pointer HAL_IRDA_ErrorCallback() + + *** IRDA HAL driver macros list *** + ==================================== + [..] + Below the list of most used macros in IRDA HAL driver. + + (+) __HAL_IRDA_ENABLE: Enable the IRDA peripheral + (+) __HAL_IRDA_DISABLE: Disable the IRDA peripheral + (+) __HAL_IRDA_GET_FLAG : Check whether the specified IRDA flag is set or not + (+) __HAL_IRDA_CLEAR_FLAG : Clear the specified IRDA pending flag + (+) __HAL_IRDA_ENABLE_IT: Enable the specified IRDA interrupt + (+) __HAL_IRDA_DISABLE_IT: Disable the specified IRDA interrupt + (+) __HAL_IRDA_GET_IT_SOURCE: Check whether or not the specified IRDA interrupt is enabled + + [..] + (@) You can refer to the IRDA HAL driver header file for more useful macros + + ##### Callback registration ##### + ================================== + + [..] + The compilation define USE_HAL_IRDA_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + + [..] + Use Function HAL_IRDA_RegisterCallback() to register a user callback. + Function HAL_IRDA_RegisterCallback() allows to register following callbacks: + (+) TxHalfCpltCallback : Tx Half Complete Callback. + (+) TxCpltCallback : Tx Complete Callback. + (+) RxHalfCpltCallback : Rx Half Complete Callback. + (+) RxCpltCallback : Rx Complete Callback. + (+) ErrorCallback : Error Callback. + (+) AbortCpltCallback : Abort Complete Callback. + (+) AbortTransmitCpltCallback : Abort Transmit Complete Callback. + (+) AbortReceiveCpltCallback : Abort Receive Complete Callback. + (+) MspInitCallback : IRDA MspInit. + (+) MspDeInitCallback : IRDA MspDeInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + [..] + Use function HAL_IRDA_UnRegisterCallback() to reset a callback to the default + weak (surcharged) function. + HAL_IRDA_UnRegisterCallback() takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) TxHalfCpltCallback : Tx Half Complete Callback. + (+) TxCpltCallback : Tx Complete Callback. + (+) RxHalfCpltCallback : Rx Half Complete Callback. + (+) RxCpltCallback : Rx Complete Callback. + (+) ErrorCallback : Error Callback. + (+) AbortCpltCallback : Abort Complete Callback. + (+) AbortTransmitCpltCallback : Abort Transmit Complete Callback. + (+) AbortReceiveCpltCallback : Abort Receive Complete Callback. + (+) MspInitCallback : IRDA MspInit. + (+) MspDeInitCallback : IRDA MspDeInit. + + [..] + By default, after the HAL_IRDA_Init() and when the state is HAL_IRDA_STATE_RESET + all callbacks are set to the corresponding weak (surcharged) functions: + examples HAL_IRDA_TxCpltCallback(), HAL_IRDA_RxHalfCpltCallback(). + Exception done for MspInit and MspDeInit functions that are respectively + reset to the legacy weak (surcharged) functions in the HAL_IRDA_Init() + and HAL_IRDA_DeInit() only when these callbacks are null (not registered beforehand). + If not, MspInit or MspDeInit are not null, the HAL_IRDA_Init() and HAL_IRDA_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand). + + [..] + Callbacks can be registered/unregistered in HAL_IRDA_STATE_READY state only. + Exception done MspInit/MspDeInit that can be registered/unregistered + in HAL_IRDA_STATE_READY or HAL_IRDA_STATE_RESET state, thus registered (user) + MspInit/DeInit callbacks can be used during the Init/DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using HAL_IRDA_RegisterCallback() before calling HAL_IRDA_DeInit() + or HAL_IRDA_Init() function. + + [..] + When The compilation define USE_HAL_IRDA_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available + and weak (surcharged) callbacks are used. + + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup IRDA IRDA + * @brief HAL IRDA module driver + * @{ + */ + +#ifdef HAL_IRDA_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @defgroup IRDA_Private_Constants IRDA Private Constants + * @{ + */ +#define IRDA_TEACK_REACK_TIMEOUT 1000U /*!< IRDA TX or RX enable acknowledge time-out value */ + +#define IRDA_CR1_FIELDS ((uint32_t)(USART_CR1_M | USART_CR1_PCE \ + | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE)) /*!< UART or USART CR1 fields of parameters set by IRDA_SetConfig API */ + +#define USART_BRR_MIN 0x10U /*!< USART BRR minimum authorized value */ + +#define USART_BRR_MAX 0x0000FFFFU /*!< USART BRR maximum authorized value */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup IRDA_Private_Macros IRDA Private Macros + * @{ + */ +/** @brief BRR division operation to set BRR register in 16-bit oversampling mode. + * @param __PCLK__ IRDA clock source. + * @param __BAUD__ Baud rate set by the user. + * @param __PRESCALER__ IRDA clock prescaler value. + * @retval Division result + */ +#define IRDA_DIV_SAMPLING16(__PCLK__, __BAUD__, __PRESCALER__) ((((__PCLK__)/IRDAPrescTable[(__PRESCALER__)]) + ((__BAUD__)/2U)) / (__BAUD__)) +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @addtogroup IRDA_Private_Functions + * @{ + */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) +void IRDA_InitCallbacksToDefault(IRDA_HandleTypeDef *hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ +static HAL_StatusTypeDef IRDA_SetConfig(IRDA_HandleTypeDef *hirda); +static HAL_StatusTypeDef IRDA_CheckIdleState(IRDA_HandleTypeDef *hirda); +static HAL_StatusTypeDef IRDA_WaitOnFlagUntilTimeout(IRDA_HandleTypeDef *hirda, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout); +static void IRDA_EndTxTransfer(IRDA_HandleTypeDef *hirda); +static void IRDA_EndRxTransfer(IRDA_HandleTypeDef *hirda); +static void IRDA_DMATransmitCplt(DMA_HandleTypeDef *hdma); +static void IRDA_DMATransmitHalfCplt(DMA_HandleTypeDef *hdma); +static void IRDA_DMAReceiveCplt(DMA_HandleTypeDef *hdma); +static void IRDA_DMAReceiveHalfCplt(DMA_HandleTypeDef *hdma); +static void IRDA_DMAError(DMA_HandleTypeDef *hdma); +static void IRDA_DMAAbortOnError(DMA_HandleTypeDef *hdma); +static void IRDA_DMATxAbortCallback(DMA_HandleTypeDef *hdma); +static void IRDA_DMARxAbortCallback(DMA_HandleTypeDef *hdma); +static void IRDA_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma); +static void IRDA_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma); +static void IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda); +static void IRDA_EndTransmit_IT(IRDA_HandleTypeDef *hirda); +static void IRDA_Receive_IT(IRDA_HandleTypeDef *hirda); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup IRDA_Exported_Functions IRDA Exported Functions + * @{ + */ + +/** @defgroup IRDA_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + ============================================================================== + ##### Initialization and Configuration functions ##### + ============================================================================== + [..] + This subsection provides a set of functions allowing to initialize the USARTx + in asynchronous IRDA mode. + (+) For the asynchronous mode only these parameters can be configured: + (++) Baud Rate + (++) Word Length + (++) Parity: If the parity is enabled, then the MSB bit of the data written + in the data register is transmitted but is changed by the parity bit. + (++) Power mode + (++) Prescaler setting + (++) Receiver/transmitter modes + + [..] + The HAL_IRDA_Init() API follows the USART asynchronous configuration procedures + (details for the procedures are available in reference manual). + +@endverbatim + + Depending on the frame length defined by the M1 and M0 bits (7-bit, + 8-bit or 9-bit), the possible IRDA frame formats are listed in the + following table. + + Table 1. IRDA frame format. + +-----------------------------------------------------------------------+ + | M1 bit | M0 bit | PCE bit | IRDA frame | + |---------|---------|-----------|---------------------------------------| + | 0 | 0 | 0 | | SB | 8 bit data | STB | | + |---------|---------|-----------|---------------------------------------| + | 0 | 0 | 1 | | SB | 7 bit data | PB | STB | | + |---------|---------|-----------|---------------------------------------| + | 0 | 1 | 0 | | SB | 9 bit data | STB | | + |---------|---------|-----------|---------------------------------------| + | 0 | 1 | 1 | | SB | 8 bit data | PB | STB | | + |---------|---------|-----------|---------------------------------------| + | 1 | 0 | 0 | | SB | 7 bit data | STB | | + |---------|---------|-----------|---------------------------------------| + | 1 | 0 | 1 | | SB | 6 bit data | PB | STB | | + +-----------------------------------------------------------------------+ + + * @{ + */ + +/** + * @brief Initialize the IRDA mode according to the specified + * parameters in the IRDA_InitTypeDef and initialize the associated handle. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IRDA_Init(IRDA_HandleTypeDef *hirda) +{ + /* Check the IRDA handle allocation */ + if (hirda == NULL) + { + return HAL_ERROR; + } + + /* Check the USART/UART associated to the IRDA handle */ + assert_param(IS_IRDA_INSTANCE(hirda->Instance)); + + if (hirda->gState == HAL_IRDA_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hirda->Lock = HAL_UNLOCKED; + +#if USE_HAL_IRDA_REGISTER_CALLBACKS == 1 + IRDA_InitCallbacksToDefault(hirda); + + if (hirda->MspInitCallback == NULL) + { + hirda->MspInitCallback = HAL_IRDA_MspInit; + } + + /* Init the low level hardware */ + hirda->MspInitCallback(hirda); +#else + /* Init the low level hardware : GPIO, CLOCK */ + HAL_IRDA_MspInit(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ + } + + hirda->gState = HAL_IRDA_STATE_BUSY; + + /* Disable the Peripheral to update the configuration registers */ + __HAL_IRDA_DISABLE(hirda); + + /* Set the IRDA Communication parameters */ + if (IRDA_SetConfig(hirda) == HAL_ERROR) + { + return HAL_ERROR; + } + + /* In IRDA mode, the following bits must be kept cleared: + - LINEN, STOP and CLKEN bits in the USART_CR2 register, + - SCEN and HDSEL bits in the USART_CR3 register.*/ + CLEAR_BIT(hirda->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP)); + CLEAR_BIT(hirda->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL)); + + /* set the UART/USART in IRDA mode */ + hirda->Instance->CR3 |= USART_CR3_IREN; + + /* Enable the Peripheral */ + __HAL_IRDA_ENABLE(hirda); + + /* TEACK and/or REACK to check before moving hirda->gState and hirda->RxState to Ready */ + return (IRDA_CheckIdleState(hirda)); +} + +/** + * @brief DeInitialize the IRDA peripheral. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IRDA_DeInit(IRDA_HandleTypeDef *hirda) +{ + /* Check the IRDA handle allocation */ + if (hirda == NULL) + { + return HAL_ERROR; + } + + /* Check the USART/UART associated to the IRDA handle */ + assert_param(IS_IRDA_INSTANCE(hirda->Instance)); + + hirda->gState = HAL_IRDA_STATE_BUSY; + + /* DeInit the low level hardware */ +#if USE_HAL_IRDA_REGISTER_CALLBACKS == 1 + if (hirda->MspDeInitCallback == NULL) + { + hirda->MspDeInitCallback = HAL_IRDA_MspDeInit; + } + /* DeInit the low level hardware */ + hirda->MspDeInitCallback(hirda); +#else + HAL_IRDA_MspDeInit(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ + /* Disable the Peripheral */ + __HAL_IRDA_DISABLE(hirda); + + hirda->ErrorCode = HAL_IRDA_ERROR_NONE; + hirda->gState = HAL_IRDA_STATE_RESET; + hirda->RxState = HAL_IRDA_STATE_RESET; + + /* Process Unlock */ + __HAL_UNLOCK(hirda); + + return HAL_OK; +} + +/** + * @brief Initialize the IRDA MSP. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +__weak void HAL_IRDA_MspInit(IRDA_HandleTypeDef *hirda) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hirda); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_IRDA_MspInit can be implemented in the user file + */ +} + +/** + * @brief DeInitialize the IRDA MSP. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +__weak void HAL_IRDA_MspDeInit(IRDA_HandleTypeDef *hirda) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hirda); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_IRDA_MspDeInit can be implemented in the user file + */ +} + +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User IRDA Callback + * To be used instead of the weak predefined callback + * @param hirda irda handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_IRDA_TX_HALFCOMPLETE_CB_ID Tx Half Complete Callback ID + * @arg @ref HAL_IRDA_TX_COMPLETE_CB_ID Tx Complete Callback ID + * @arg @ref HAL_IRDA_RX_HALFCOMPLETE_CB_ID Rx Half Complete Callback ID + * @arg @ref HAL_IRDA_RX_COMPLETE_CB_ID Rx Complete Callback ID + * @arg @ref HAL_IRDA_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_IRDA_ABORT_COMPLETE_CB_ID Abort Complete Callback ID + * @arg @ref HAL_IRDA_ABORT_TRANSMIT_COMPLETE_CB_ID Abort Transmit Complete Callback ID + * @arg @ref HAL_IRDA_ABORT_RECEIVE_COMPLETE_CB_ID Abort Receive Complete Callback ID + * @arg @ref HAL_IRDA_MSPINIT_CB_ID MspInit Callback ID + * @arg @ref HAL_IRDA_MSPDEINIT_CB_ID MspDeInit Callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IRDA_RegisterCallback(IRDA_HandleTypeDef *hirda, HAL_IRDA_CallbackIDTypeDef CallbackID, pIRDA_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hirda->ErrorCode |= HAL_IRDA_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hirda); + + if (hirda->gState == HAL_IRDA_STATE_READY) + { + switch (CallbackID) + { + case HAL_IRDA_TX_HALFCOMPLETE_CB_ID : + hirda->TxHalfCpltCallback = pCallback; + break; + + case HAL_IRDA_TX_COMPLETE_CB_ID : + hirda->TxCpltCallback = pCallback; + break; + + case HAL_IRDA_RX_HALFCOMPLETE_CB_ID : + hirda->RxHalfCpltCallback = pCallback; + break; + + case HAL_IRDA_RX_COMPLETE_CB_ID : + hirda->RxCpltCallback = pCallback; + break; + + case HAL_IRDA_ERROR_CB_ID : + hirda->ErrorCallback = pCallback; + break; + + case HAL_IRDA_ABORT_COMPLETE_CB_ID : + hirda->AbortCpltCallback = pCallback; + break; + + case HAL_IRDA_ABORT_TRANSMIT_COMPLETE_CB_ID : + hirda->AbortTransmitCpltCallback = pCallback; + break; + + case HAL_IRDA_ABORT_RECEIVE_COMPLETE_CB_ID : + hirda->AbortReceiveCpltCallback = pCallback; + break; + + case HAL_IRDA_MSPINIT_CB_ID : + hirda->MspInitCallback = pCallback; + break; + + case HAL_IRDA_MSPDEINIT_CB_ID : + hirda->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hirda->ErrorCode |= HAL_IRDA_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (hirda->gState == HAL_IRDA_STATE_RESET) + { + switch (CallbackID) + { + case HAL_IRDA_MSPINIT_CB_ID : + hirda->MspInitCallback = pCallback; + break; + + case HAL_IRDA_MSPDEINIT_CB_ID : + hirda->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hirda->ErrorCode |= HAL_IRDA_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hirda->ErrorCode |= HAL_IRDA_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hirda); + + return status; +} + +/** + * @brief Unregister an IRDA callback + * IRDA callback is redirected to the weak predefined callback + * @param hirda irda handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_IRDA_TX_HALFCOMPLETE_CB_ID Tx Half Complete Callback ID + * @arg @ref HAL_IRDA_TX_COMPLETE_CB_ID Tx Complete Callback ID + * @arg @ref HAL_IRDA_RX_HALFCOMPLETE_CB_ID Rx Half Complete Callback ID + * @arg @ref HAL_IRDA_RX_COMPLETE_CB_ID Rx Complete Callback ID + * @arg @ref HAL_IRDA_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_IRDA_ABORT_COMPLETE_CB_ID Abort Complete Callback ID + * @arg @ref HAL_IRDA_ABORT_TRANSMIT_COMPLETE_CB_ID Abort Transmit Complete Callback ID + * @arg @ref HAL_IRDA_ABORT_RECEIVE_COMPLETE_CB_ID Abort Receive Complete Callback ID + * @arg @ref HAL_IRDA_MSPINIT_CB_ID MspInit Callback ID + * @arg @ref HAL_IRDA_MSPDEINIT_CB_ID MspDeInit Callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IRDA_UnRegisterCallback(IRDA_HandleTypeDef *hirda, HAL_IRDA_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hirda); + + if (HAL_IRDA_STATE_READY == hirda->gState) + { + switch (CallbackID) + { + case HAL_IRDA_TX_HALFCOMPLETE_CB_ID : + hirda->TxHalfCpltCallback = HAL_IRDA_TxHalfCpltCallback; /* Legacy weak TxHalfCpltCallback */ + break; + + case HAL_IRDA_TX_COMPLETE_CB_ID : + hirda->TxCpltCallback = HAL_IRDA_TxCpltCallback; /* Legacy weak TxCpltCallback */ + break; + + case HAL_IRDA_RX_HALFCOMPLETE_CB_ID : + hirda->RxHalfCpltCallback = HAL_IRDA_RxHalfCpltCallback; /* Legacy weak RxHalfCpltCallback */ + break; + + case HAL_IRDA_RX_COMPLETE_CB_ID : + hirda->RxCpltCallback = HAL_IRDA_RxCpltCallback; /* Legacy weak RxCpltCallback */ + break; + + case HAL_IRDA_ERROR_CB_ID : + hirda->ErrorCallback = HAL_IRDA_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_IRDA_ABORT_COMPLETE_CB_ID : + hirda->AbortCpltCallback = HAL_IRDA_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + break; + + case HAL_IRDA_ABORT_TRANSMIT_COMPLETE_CB_ID : + hirda->AbortTransmitCpltCallback = HAL_IRDA_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */ + break; + + case HAL_IRDA_ABORT_RECEIVE_COMPLETE_CB_ID : + hirda->AbortReceiveCpltCallback = HAL_IRDA_AbortReceiveCpltCallback; /* Legacy weak AbortReceiveCpltCallback */ + break; + + case HAL_IRDA_MSPINIT_CB_ID : + hirda->MspInitCallback = HAL_IRDA_MspInit; /* Legacy weak MspInitCallback */ + break; + + case HAL_IRDA_MSPDEINIT_CB_ID : + hirda->MspDeInitCallback = HAL_IRDA_MspDeInit; /* Legacy weak MspDeInitCallback */ + break; + + default : + /* Update the error code */ + hirda->ErrorCode |= HAL_IRDA_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_IRDA_STATE_RESET == hirda->gState) + { + switch (CallbackID) + { + case HAL_IRDA_MSPINIT_CB_ID : + hirda->MspInitCallback = HAL_IRDA_MspInit; + break; + + case HAL_IRDA_MSPDEINIT_CB_ID : + hirda->MspDeInitCallback = HAL_IRDA_MspDeInit; + break; + + default : + /* Update the error code */ + hirda->ErrorCode |= HAL_IRDA_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hirda->ErrorCode |= HAL_IRDA_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hirda); + + return status; +} +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup IRDA_Exported_Functions_Group2 IO operation functions + * @brief IRDA Transmit and Receive functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the IRDA data transfers. + + [..] + IrDA is a half duplex communication protocol. If the Transmitter is busy, any data + on the IrDA receive line will be ignored by the IrDA decoder and if the Receiver + is busy, data on the TX from the USART to IrDA will not be encoded by IrDA. + While receiving data, transmission should be avoided as the data to be transmitted + could be corrupted. + + (#) There are two modes of transfer: + (++) Blocking mode: the communication is performed in polling mode. + The HAL status of all data processing is returned by the same function + after finishing transfer. + (++) Non-Blocking mode: the communication is performed using Interrupts + or DMA, these API's return the HAL status. + The end of the data processing will be indicated through the + dedicated IRDA IRQ when using Interrupt mode or the DMA IRQ when + using DMA mode. + The HAL_IRDA_TxCpltCallback(), HAL_IRDA_RxCpltCallback() user callbacks + will be executed respectively at the end of the Transmit or Receive process + The HAL_IRDA_ErrorCallback() user callback will be executed when a communication error is detected + + (#) Blocking mode APIs are : + (++) HAL_IRDA_Transmit() + (++) HAL_IRDA_Receive() + + (#) Non Blocking mode APIs with Interrupt are : + (++) HAL_IRDA_Transmit_IT() + (++) HAL_IRDA_Receive_IT() + (++) HAL_IRDA_IRQHandler() + + (#) Non Blocking mode functions with DMA are : + (++) HAL_IRDA_Transmit_DMA() + (++) HAL_IRDA_Receive_DMA() + (++) HAL_IRDA_DMAPause() + (++) HAL_IRDA_DMAResume() + (++) HAL_IRDA_DMAStop() + + (#) A set of Transfer Complete Callbacks are provided in Non Blocking mode: + (++) HAL_IRDA_TxHalfCpltCallback() + (++) HAL_IRDA_TxCpltCallback() + (++) HAL_IRDA_RxHalfCpltCallback() + (++) HAL_IRDA_RxCpltCallback() + (++) HAL_IRDA_ErrorCallback() + + (#) Non-Blocking mode transfers could be aborted using Abort API's : + (++) HAL_IRDA_Abort() + (++) HAL_IRDA_AbortTransmit() + (++) HAL_IRDA_AbortReceive() + (++) HAL_IRDA_Abort_IT() + (++) HAL_IRDA_AbortTransmit_IT() + (++) HAL_IRDA_AbortReceive_IT() + + (#) For Abort services based on interrupts (HAL_IRDA_Abortxxx_IT), a set of Abort Complete Callbacks are provided: + (++) HAL_IRDA_AbortCpltCallback() + (++) HAL_IRDA_AbortTransmitCpltCallback() + (++) HAL_IRDA_AbortReceiveCpltCallback() + + (#) In Non-Blocking mode transfers, possible errors are split into 2 categories. + Errors are handled as follows : + (++) Error is considered as Recoverable and non blocking : Transfer could go till end, but error severity is + to be evaluated by user : this concerns Frame Error, Parity Error or Noise Error in Interrupt mode reception . + Received character is then retrieved and stored in Rx buffer, Error code is set to allow user to identify error type, + and HAL_IRDA_ErrorCallback() user callback is executed. Transfer is kept ongoing on IRDA side. + If user wants to abort it, Abort services should be called by user. + (++) Error is considered as Blocking : Transfer could not be completed properly and is aborted. + This concerns Overrun Error In Interrupt mode reception and all errors in DMA mode. + Error code is set to allow user to identify error type, and HAL_IRDA_ErrorCallback() user callback is executed. + +@endverbatim + * @{ + */ + +/** + * @brief Send an amount of data in blocking mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the sent data is handled as a set of u16. In this case, Size must reflect the number + * of u16 available through pData. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @param pData Pointer to data buffer (u8 or u16 data elements). + * @param Size Amount of data elements (u8 or u16) to be sent. + * @param Timeout Specify timeout value. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IRDA_Transmit(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint8_t *pdata8bits; + uint16_t *pdata16bits; + uint32_t tickstart; + + /* Check that a Tx process is not already ongoing */ + if (hirda->gState == HAL_IRDA_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hirda); + + hirda->ErrorCode = HAL_IRDA_ERROR_NONE; + hirda->gState = HAL_IRDA_STATE_BUSY_TX; + + /* Init tickstart for timeout managment*/ + tickstart = HAL_GetTick(); + + hirda->TxXferSize = Size; + hirda->TxXferCount = Size; + + /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */ + if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE)) + { + pdata8bits = NULL; + pdata16bits = (uint16_t *) pData; /* Derogation R.11.3 */ + } + else + { + pdata8bits = pData; + pdata16bits = NULL; + } + + while (hirda->TxXferCount > 0U) + { + hirda->TxXferCount--; + + if (IRDA_WaitOnFlagUntilTimeout(hirda, IRDA_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + if (pdata8bits == NULL) + { + hirda->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU); + pdata16bits++; + } + else + { + hirda->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU); + pdata8bits++; + } + } + + if (IRDA_WaitOnFlagUntilTimeout(hirda, IRDA_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + + /* At end of Tx process, restore hirda->gState to Ready */ + hirda->gState = HAL_IRDA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hirda); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in blocking mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the received data is handled as a set of u16. In this case, Size must reflect the number + * of u16 available through pData. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @param pData Pointer to data buffer (u8 or u16 data elements). + * @param Size Amount of data elements (u8 or u16) to be received. + * @param Timeout Specify timeout value. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IRDA_Receive(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint8_t *pdata8bits; + uint16_t *pdata16bits; + uint16_t uhMask; + uint32_t tickstart; + + /* Check that a Rx process is not already ongoing */ + if (hirda->RxState == HAL_IRDA_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hirda); + + hirda->ErrorCode = HAL_IRDA_ERROR_NONE; + hirda->RxState = HAL_IRDA_STATE_BUSY_RX; + + /* Init tickstart for timeout managment*/ + tickstart = HAL_GetTick(); + + hirda->RxXferSize = Size; + hirda->RxXferCount = Size; + + /* Computation of the mask to apply to RDR register + of the UART associated to the IRDA */ + IRDA_MASK_COMPUTATION(hirda); + uhMask = hirda->Mask; + + /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */ + if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE)) + { + pdata8bits = NULL; + pdata16bits = (uint16_t *) pData; /* Derogation R.11.3 */ + } + else + { + pdata8bits = pData; + pdata16bits = NULL; + } + + /* Check data remaining to be received */ + while (hirda->RxXferCount > 0U) + { + hirda->RxXferCount--; + + if (IRDA_WaitOnFlagUntilTimeout(hirda, IRDA_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + if (pdata8bits == NULL) + { + *pdata16bits = (uint16_t)(hirda->Instance->RDR & uhMask); + pdata16bits++; + } + else + { + *pdata8bits = (uint8_t)(hirda->Instance->RDR & (uint8_t)uhMask); + pdata8bits++; + } + } + + /* At end of Rx process, restore hirda->RxState to Ready */ + hirda->RxState = HAL_IRDA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hirda); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Send an amount of data in interrupt mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the sent data is handled as a set of u16. In this case, Size must reflect the number + * of u16 available through pData. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @param pData Pointer to data buffer (u8 or u16 data elements). + * @param Size Amount of data elements (u8 or u16) to be sent. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size) +{ + /* Check that a Tx process is not already ongoing */ + if (hirda->gState == HAL_IRDA_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hirda); + + hirda->pTxBuffPtr = pData; + hirda->TxXferSize = Size; + hirda->TxXferCount = Size; + + hirda->ErrorCode = HAL_IRDA_ERROR_NONE; + hirda->gState = HAL_IRDA_STATE_BUSY_TX; + + /* Process Unlocked */ + __HAL_UNLOCK(hirda); + + /* Enable the IRDA Transmit Data Register Empty Interrupt */ + SET_BIT(hirda->Instance->CR1, USART_CR1_TXEIE_TXFNFIE); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in interrupt mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the received data is handled as a set of u16. In this case, Size must reflect the number + * of u16 available through pData. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @param pData Pointer to data buffer (u8 or u16 data elements). + * @param Size Amount of data elements (u8 or u16) to be received. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IRDA_Receive_IT(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size) +{ + /* Check that a Rx process is not already ongoing */ + if (hirda->RxState == HAL_IRDA_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hirda); + + hirda->pRxBuffPtr = pData; + hirda->RxXferSize = Size; + hirda->RxXferCount = Size; + + /* Computation of the mask to apply to the RDR register + of the UART associated to the IRDA */ + IRDA_MASK_COMPUTATION(hirda); + + hirda->ErrorCode = HAL_IRDA_ERROR_NONE; + hirda->RxState = HAL_IRDA_STATE_BUSY_RX; + + /* Process Unlocked */ + __HAL_UNLOCK(hirda); + + /* Enable the IRDA Parity Error and Data Register not empty Interrupts */ + SET_BIT(hirda->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE); + + /* Enable the IRDA Error Interrupt: (Frame error, noise error, overrun error) */ + SET_BIT(hirda->Instance->CR3, USART_CR3_EIE); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Send an amount of data in DMA mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the sent data is handled as a set of u16. In this case, Size must reflect the number + * of u16 available through pData. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @param pData pointer to data buffer (u8 or u16 data elements). + * @param Size Amount of data elements (u8 or u16) to be sent. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IRDA_Transmit_DMA(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size) +{ + /* Check that a Tx process is not already ongoing */ + if (hirda->gState == HAL_IRDA_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hirda); + + hirda->pTxBuffPtr = pData; + hirda->TxXferSize = Size; + hirda->TxXferCount = Size; + + hirda->ErrorCode = HAL_IRDA_ERROR_NONE; + hirda->gState = HAL_IRDA_STATE_BUSY_TX; + + /* Set the IRDA DMA transfer complete callback */ + hirda->hdmatx->XferCpltCallback = IRDA_DMATransmitCplt; + + /* Set the IRDA DMA half transfer complete callback */ + hirda->hdmatx->XferHalfCpltCallback = IRDA_DMATransmitHalfCplt; + + /* Set the DMA error callback */ + hirda->hdmatx->XferErrorCallback = IRDA_DMAError; + + /* Set the DMA abort callback */ + hirda->hdmatx->XferAbortCallback = NULL; + + /* Enable the IRDA transmit DMA channel */ + if (HAL_DMA_Start_IT(hirda->hdmatx, (uint32_t)hirda->pTxBuffPtr, (uint32_t)&hirda->Instance->TDR, Size) == HAL_OK) + { + /* Clear the TC flag in the ICR register */ + __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_TCF); + + /* Process Unlocked */ + __HAL_UNLOCK(hirda); + + /* Enable the DMA transfer for transmit request by setting the DMAT bit + in the USART CR3 register */ + SET_BIT(hirda->Instance->CR3, USART_CR3_DMAT); + + return HAL_OK; + } + else + { + /* Set error code to DMA */ + hirda->ErrorCode = HAL_IRDA_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hirda); + + /* Restore hirda->gState to ready */ + hirda->gState = HAL_IRDA_STATE_READY; + + return HAL_ERROR; + } + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in DMA mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the received data is handled as a set of u16. In this case, Size must reflect the number + * of u16 available through pData. + * @note When the IRDA parity is enabled (PCE = 1), the received data contains + * the parity bit (MSB position). + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @param pData Pointer to data buffer (u8 or u16 data elements). + * @param Size Amount of data elements (u8 or u16) to be received. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IRDA_Receive_DMA(IRDA_HandleTypeDef *hirda, uint8_t *pData, uint16_t Size) +{ + /* Check that a Rx process is not already ongoing */ + if (hirda->RxState == HAL_IRDA_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hirda); + + hirda->pRxBuffPtr = pData; + hirda->RxXferSize = Size; + + hirda->ErrorCode = HAL_IRDA_ERROR_NONE; + hirda->RxState = HAL_IRDA_STATE_BUSY_RX; + + /* Set the IRDA DMA transfer complete callback */ + hirda->hdmarx->XferCpltCallback = IRDA_DMAReceiveCplt; + + /* Set the IRDA DMA half transfer complete callback */ + hirda->hdmarx->XferHalfCpltCallback = IRDA_DMAReceiveHalfCplt; + + /* Set the DMA error callback */ + hirda->hdmarx->XferErrorCallback = IRDA_DMAError; + + /* Set the DMA abort callback */ + hirda->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(hirda->hdmarx, (uint32_t)&hirda->Instance->RDR, (uint32_t)hirda->pRxBuffPtr, Size) == HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hirda); + + /* Enable the UART Parity Error Interrupt */ + SET_BIT(hirda->Instance->CR1, USART_CR1_PEIE); + + /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */ + SET_BIT(hirda->Instance->CR3, USART_CR3_EIE); + + /* Enable the DMA transfer for the receiver request by setting the DMAR bit + in the USART CR3 register */ + SET_BIT(hirda->Instance->CR3, USART_CR3_DMAR); + + return HAL_OK; + } + else + { + /* Set error code to DMA */ + hirda->ErrorCode = HAL_IRDA_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hirda); + + /* Restore hirda->RxState to ready */ + hirda->RxState = HAL_IRDA_STATE_READY; + + return HAL_ERROR; + } + } + else + { + return HAL_BUSY; + } +} + + +/** + * @brief Pause the DMA Transfer. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IRDA_DMAPause(IRDA_HandleTypeDef *hirda) +{ + /* Process Locked */ + __HAL_LOCK(hirda); + + if (hirda->gState == HAL_IRDA_STATE_BUSY_TX) + { + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT)) + { + /* Disable the IRDA DMA Tx request */ + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAT); + } + } + if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX) + { + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) + { + /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(hirda->Instance->CR1, USART_CR1_PEIE); + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE); + + /* Disable the IRDA DMA Rx request */ + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR); + } + } + + /* Process Unlocked */ + __HAL_UNLOCK(hirda); + + return HAL_OK; +} + +/** + * @brief Resume the DMA Transfer. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified UART module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IRDA_DMAResume(IRDA_HandleTypeDef *hirda) +{ + /* Process Locked */ + __HAL_LOCK(hirda); + + if (hirda->gState == HAL_IRDA_STATE_BUSY_TX) + { + /* Enable the IRDA DMA Tx request */ + SET_BIT(hirda->Instance->CR3, USART_CR3_DMAT); + } + if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX) + { + /* Clear the Overrun flag before resuming the Rx transfer*/ + __HAL_IRDA_CLEAR_OREFLAG(hirda); + + /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */ + SET_BIT(hirda->Instance->CR1, USART_CR1_PEIE); + SET_BIT(hirda->Instance->CR3, USART_CR3_EIE); + + /* Enable the IRDA DMA Rx request */ + SET_BIT(hirda->Instance->CR3, USART_CR3_DMAR); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hirda); + + return HAL_OK; +} + +/** + * @brief Stop the DMA Transfer. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified UART module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IRDA_DMAStop(IRDA_HandleTypeDef *hirda) +{ + /* The Lock is not implemented on this API to allow the user application + to call the HAL IRDA API under callbacks HAL_IRDA_TxCpltCallback() / HAL_IRDA_RxCpltCallback() / + HAL_IRDA_TxHalfCpltCallback / HAL_IRDA_RxHalfCpltCallback: + indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete + interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of + the stream and the corresponding call back is executed. */ + + /* Stop IRDA DMA Tx request if ongoing */ + if (hirda->gState == HAL_IRDA_STATE_BUSY_TX) + { + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT)) + { + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAT); + + /* Abort the IRDA DMA Tx channel */ + if (hirda->hdmatx != NULL) + { + if (HAL_DMA_Abort(hirda->hdmatx) != HAL_OK) + { + if (HAL_DMA_GetError(hirda->hdmatx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + hirda->ErrorCode = HAL_IRDA_ERROR_DMA; + + return HAL_TIMEOUT; + } + } + } + + IRDA_EndTxTransfer(hirda); + } + } + + /* Stop IRDA DMA Rx request if ongoing */ + if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX) + { + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR); + + /* Abort the IRDA DMA Rx channel */ + if (hirda->hdmarx != NULL) + { + if (HAL_DMA_Abort(hirda->hdmarx) != HAL_OK) + { + if (HAL_DMA_GetError(hirda->hdmarx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + hirda->ErrorCode = HAL_IRDA_ERROR_DMA; + + return HAL_TIMEOUT; + } + } + } + + IRDA_EndRxTransfer(hirda); + } + } + + return HAL_OK; +} + +/** + * @brief Abort ongoing transfers (blocking mode). + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified UART module. + * @note This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable IRDA Interrupts (Tx and Rx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode) + * - Set handle State to READY + * @note This procedure is executed in blocking mode : when exiting function, Abort is considered as completed. + * @retval HAL status +*/ +HAL_StatusTypeDef HAL_IRDA_Abort(IRDA_HandleTypeDef *hirda) +{ + /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE)); + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE); + + /* Disable the IRDA DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT)) + { + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAT); + + /* Abort the IRDA DMA Tx channel : use blocking DMA Abort API (no callback) */ + if (hirda->hdmatx != NULL) + { + /* Set the IRDA DMA Abort callback to Null. + No call back execution at end of DMA abort procedure */ + hirda->hdmatx->XferAbortCallback = NULL; + + if (HAL_DMA_Abort(hirda->hdmatx) != HAL_OK) + { + if (HAL_DMA_GetError(hirda->hdmatx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + hirda->ErrorCode = HAL_IRDA_ERROR_DMA; + + return HAL_TIMEOUT; + } + } + } + } + + /* Disable the IRDA DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR); + + /* Abort the IRDA DMA Rx channel : use blocking DMA Abort API (no callback) */ + if (hirda->hdmarx != NULL) + { + /* Set the IRDA DMA Abort callback to Null. + No call back execution at end of DMA abort procedure */ + hirda->hdmarx->XferAbortCallback = NULL; + + if (HAL_DMA_Abort(hirda->hdmarx) != HAL_OK) + { + if (HAL_DMA_GetError(hirda->hdmarx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + hirda->ErrorCode = HAL_IRDA_ERROR_DMA; + + return HAL_TIMEOUT; + } + } + } + } + + /* Reset Tx and Rx transfer counters */ + hirda->TxXferCount = 0U; + hirda->RxXferCount = 0U; + + /* Clear the Error flags in the ICR register */ + __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF); + + /* Restore hirda->gState and hirda->RxState to Ready */ + hirda->gState = HAL_IRDA_STATE_READY; + hirda->RxState = HAL_IRDA_STATE_READY; + + /* Reset Handle ErrorCode to No Error */ + hirda->ErrorCode = HAL_IRDA_ERROR_NONE; + + return HAL_OK; +} + +/** + * @brief Abort ongoing Transmit transfer (blocking mode). + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified UART module. + * @note This procedure could be used for aborting any ongoing Tx transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable IRDA Interrupts (Tx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode) + * - Set handle State to READY + * @note This procedure is executed in blocking mode : when exiting function, Abort is considered as completed. + * @retval HAL status +*/ +HAL_StatusTypeDef HAL_IRDA_AbortTransmit(IRDA_HandleTypeDef *hirda) +{ + /* Disable TXEIE and TCIE interrupts */ + CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE)); + + /* Disable the IRDA DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT)) + { + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAT); + + /* Abort the IRDA DMA Tx channel : use blocking DMA Abort API (no callback) */ + if (hirda->hdmatx != NULL) + { + /* Set the IRDA DMA Abort callback to Null. + No call back execution at end of DMA abort procedure */ + hirda->hdmatx->XferAbortCallback = NULL; + + if (HAL_DMA_Abort(hirda->hdmatx) != HAL_OK) + { + if (HAL_DMA_GetError(hirda->hdmatx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + hirda->ErrorCode = HAL_IRDA_ERROR_DMA; + + return HAL_TIMEOUT; + } + } + } + } + + /* Reset Tx transfer counter */ + hirda->TxXferCount = 0U; + + /* Restore hirda->gState to Ready */ + hirda->gState = HAL_IRDA_STATE_READY; + + return HAL_OK; +} + +/** + * @brief Abort ongoing Receive transfer (blocking mode). + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified UART module. + * @note This procedure could be used for aborting any ongoing Rx transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable IRDA Interrupts (Rx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode) + * - Set handle State to READY + * @note This procedure is executed in blocking mode : when exiting function, Abort is considered as completed. + * @retval HAL status +*/ +HAL_StatusTypeDef HAL_IRDA_AbortReceive(IRDA_HandleTypeDef *hirda) +{ + /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)); + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE); + + /* Disable the IRDA DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR); + + /* Abort the IRDA DMA Rx channel : use blocking DMA Abort API (no callback) */ + if (hirda->hdmarx != NULL) + { + /* Set the IRDA DMA Abort callback to Null. + No call back execution at end of DMA abort procedure */ + hirda->hdmarx->XferAbortCallback = NULL; + + if (HAL_DMA_Abort(hirda->hdmarx) != HAL_OK) + { + if (HAL_DMA_GetError(hirda->hdmarx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + hirda->ErrorCode = HAL_IRDA_ERROR_DMA; + + return HAL_TIMEOUT; + } + } + } + } + + /* Reset Rx transfer counter */ + hirda->RxXferCount = 0U; + + /* Clear the Error flags in the ICR register */ + __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF); + + /* Restore hirda->RxState to Ready */ + hirda->RxState = HAL_IRDA_STATE_READY; + + return HAL_OK; +} + +/** + * @brief Abort ongoing transfers (Interrupt mode). + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified UART module. + * @note This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable IRDA Interrupts (Tx and Rx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode) + * - Set handle State to READY + * - At abort completion, call user abort complete callback + * @note This procedure is executed in Interrupt mode, meaning that abort procedure could be + * considered as completed only when user abort complete callback is executed (not when exiting function). + * @retval HAL status +*/ +HAL_StatusTypeDef HAL_IRDA_Abort_IT(IRDA_HandleTypeDef *hirda) +{ + uint32_t abortcplt = 1U; + + /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE)); + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE); + + /* If DMA Tx and/or DMA Rx Handles are associated to IRDA Handle, DMA Abort complete callbacks should be initialised + before any call to DMA Abort functions */ + /* DMA Tx Handle is valid */ + if (hirda->hdmatx != NULL) + { + /* Set DMA Abort Complete callback if IRDA DMA Tx request if enabled. + Otherwise, set it to NULL */ + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT)) + { + hirda->hdmatx->XferAbortCallback = IRDA_DMATxAbortCallback; + } + else + { + hirda->hdmatx->XferAbortCallback = NULL; + } + } + /* DMA Rx Handle is valid */ + if (hirda->hdmarx != NULL) + { + /* Set DMA Abort Complete callback if IRDA DMA Rx request if enabled. + Otherwise, set it to NULL */ + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) + { + hirda->hdmarx->XferAbortCallback = IRDA_DMARxAbortCallback; + } + else + { + hirda->hdmarx->XferAbortCallback = NULL; + } + } + + /* Disable the IRDA DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT)) + { + /* Disable DMA Tx at UART level */ + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAT); + + /* Abort the IRDA DMA Tx channel : use non blocking DMA Abort API (callback) */ + if (hirda->hdmatx != NULL) + { + /* IRDA Tx DMA Abort callback has already been initialised : + will lead to call HAL_IRDA_AbortCpltCallback() at end of DMA abort procedure */ + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hirda->hdmatx) != HAL_OK) + { + hirda->hdmatx->XferAbortCallback = NULL; + } + else + { + abortcplt = 0U; + } + } + } + + /* Disable the IRDA DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR); + + /* Abort the IRDA DMA Rx channel : use non blocking DMA Abort API (callback) */ + if (hirda->hdmarx != NULL) + { + /* IRDA Rx DMA Abort callback has already been initialised : + will lead to call HAL_IRDA_AbortCpltCallback() at end of DMA abort procedure */ + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hirda->hdmarx) != HAL_OK) + { + hirda->hdmarx->XferAbortCallback = NULL; + abortcplt = 1U; + } + else + { + abortcplt = 0U; + } + } + } + + /* if no DMA abort complete callback execution is required => call user Abort Complete callback */ + if (abortcplt == 1U) + { + /* Reset Tx and Rx transfer counters */ + hirda->TxXferCount = 0U; + hirda->RxXferCount = 0U; + + /* Reset errorCode */ + hirda->ErrorCode = HAL_IRDA_ERROR_NONE; + + /* Clear the Error flags in the ICR register */ + __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF); + + /* Restore hirda->gState and hirda->RxState to Ready */ + hirda->gState = HAL_IRDA_STATE_READY; + hirda->RxState = HAL_IRDA_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered Abort complete callback */ + hirda->AbortCpltCallback(hirda); +#else + /* Call legacy weak Abort complete callback */ + HAL_IRDA_AbortCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ + } + + return HAL_OK; +} + +/** + * @brief Abort ongoing Transmit transfer (Interrupt mode). + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified UART module. + * @note This procedure could be used for aborting any ongoing Tx transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable IRDA Interrupts (Tx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode) + * - Set handle State to READY + * - At abort completion, call user abort complete callback + * @note This procedure is executed in Interrupt mode, meaning that abort procedure could be + * considered as completed only when user abort complete callback is executed (not when exiting function). + * @retval HAL status +*/ +HAL_StatusTypeDef HAL_IRDA_AbortTransmit_IT(IRDA_HandleTypeDef *hirda) +{ + /* Disable TXEIE and TCIE interrupts */ + CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE)); + + /* Disable the IRDA DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT)) + { + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAT); + + /* Abort the IRDA DMA Tx channel : use non blocking DMA Abort API (callback) */ + if (hirda->hdmatx != NULL) + { + /* Set the IRDA DMA Abort callback : + will lead to call HAL_IRDA_AbortCpltCallback() at end of DMA abort procedure */ + hirda->hdmatx->XferAbortCallback = IRDA_DMATxOnlyAbortCallback; + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hirda->hdmatx) != HAL_OK) + { + /* Call Directly hirda->hdmatx->XferAbortCallback function in case of error */ + hirda->hdmatx->XferAbortCallback(hirda->hdmatx); + } + } + else + { + /* Reset Tx transfer counter */ + hirda->TxXferCount = 0U; + + /* Restore hirda->gState to Ready */ + hirda->gState = HAL_IRDA_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered Abort Transmit Complete Callback */ + hirda->AbortTransmitCpltCallback(hirda); +#else + /* Call legacy weak Abort Transmit Complete Callback */ + HAL_IRDA_AbortTransmitCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ + } + } + else + { + /* Reset Tx transfer counter */ + hirda->TxXferCount = 0U; + + /* Restore hirda->gState to Ready */ + hirda->gState = HAL_IRDA_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered Abort Transmit Complete Callback */ + hirda->AbortTransmitCpltCallback(hirda); +#else + /* Call legacy weak Abort Transmit Complete Callback */ + HAL_IRDA_AbortTransmitCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ + } + + return HAL_OK; +} + +/** + * @brief Abort ongoing Receive transfer (Interrupt mode). + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified UART module. + * @note This procedure could be used for aborting any ongoing Rx transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable IRDA Interrupts (Rx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode) + * - Set handle State to READY + * - At abort completion, call user abort complete callback + * @note This procedure is executed in Interrupt mode, meaning that abort procedure could be + * considered as completed only when user abort complete callback is executed (not when exiting function). + * @retval HAL status +*/ +HAL_StatusTypeDef HAL_IRDA_AbortReceive_IT(IRDA_HandleTypeDef *hirda) +{ + /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)); + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE); + + /* Disable the IRDA DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR); + + /* Abort the IRDA DMA Rx channel : use non blocking DMA Abort API (callback) */ + if (hirda->hdmarx != NULL) + { + /* Set the IRDA DMA Abort callback : + will lead to call HAL_IRDA_AbortCpltCallback() at end of DMA abort procedure */ + hirda->hdmarx->XferAbortCallback = IRDA_DMARxOnlyAbortCallback; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hirda->hdmarx) != HAL_OK) + { + /* Call Directly hirda->hdmarx->XferAbortCallback function in case of error */ + hirda->hdmarx->XferAbortCallback(hirda->hdmarx); + } + } + else + { + /* Reset Rx transfer counter */ + hirda->RxXferCount = 0U; + + /* Clear the Error flags in the ICR register */ + __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF); + + /* Restore hirda->RxState to Ready */ + hirda->RxState = HAL_IRDA_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered Abort Receive Complete Callback */ + hirda->AbortReceiveCpltCallback(hirda); +#else + /* Call legacy weak Abort Receive Complete Callback */ + HAL_IRDA_AbortReceiveCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ + } + } + else + { + /* Reset Rx transfer counter */ + hirda->RxXferCount = 0U; + + /* Clear the Error flags in the ICR register */ + __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF); + + /* Restore hirda->RxState to Ready */ + hirda->RxState = HAL_IRDA_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered Abort Receive Complete Callback */ + hirda->AbortReceiveCpltCallback(hirda); +#else + /* Call legacy weak Abort Receive Complete Callback */ + HAL_IRDA_AbortReceiveCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ + } + + return HAL_OK; +} + +/** + * @brief Handle IRDA interrupt request. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +void HAL_IRDA_IRQHandler(IRDA_HandleTypeDef *hirda) +{ + uint32_t isrflags = READ_REG(hirda->Instance->ISR); + uint32_t cr1its = READ_REG(hirda->Instance->CR1); + uint32_t cr3its; + uint32_t errorflags; + + /* If no error occurs */ + errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE)); + if (errorflags == 0U) + { + /* IRDA in mode Receiver ---------------------------------------------------*/ + if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U) && ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)) + { + IRDA_Receive_IT(hirda); + return; + } + } + + /* If some errors occur */ + cr3its = READ_REG(hirda->Instance->CR3); + if ((errorflags != 0U) + && (((cr3its & USART_CR3_EIE) != 0U) + || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))) + { + /* IRDA parity error interrupt occurred -------------------------------------*/ + if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U)) + { + __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_PEF); + + hirda->ErrorCode |= HAL_IRDA_ERROR_PE; + } + + /* IRDA frame error interrupt occurred --------------------------------------*/ + if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U)) + { + __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_FEF); + + hirda->ErrorCode |= HAL_IRDA_ERROR_FE; + } + + /* IRDA noise error interrupt occurred --------------------------------------*/ + if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U)) + { + __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_NEF); + + hirda->ErrorCode |= HAL_IRDA_ERROR_NE; + } + + /* IRDA Over-Run interrupt occurred -----------------------------------------*/ + if (((isrflags & USART_ISR_ORE) != 0U) && + (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) || ((cr3its & USART_CR3_EIE) != 0U))) + { + __HAL_IRDA_CLEAR_IT(hirda, IRDA_CLEAR_OREF); + + hirda->ErrorCode |= HAL_IRDA_ERROR_ORE; + } + + /* Call IRDA Error Call back function if need be --------------------------*/ + if (hirda->ErrorCode != HAL_IRDA_ERROR_NONE) + { + /* IRDA in mode Receiver ---------------------------------------------------*/ + if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U) && ((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)) + { + IRDA_Receive_IT(hirda); + } + + /* If Overrun error occurs, or if any error occurs in DMA mode reception, + consider error as blocking */ + if ((HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) || + ((hirda->ErrorCode & HAL_IRDA_ERROR_ORE) != 0U)) + { + /* Blocking error : transfer is aborted + Set the IRDA state ready to be able to start again the process, + Disable Rx Interrupts, and disable Rx DMA request, if ongoing */ + IRDA_EndRxTransfer(hirda); + + /* Disable the IRDA DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR); + + /* Abort the IRDA DMA Rx channel */ + if (hirda->hdmarx != NULL) + { + /* Set the IRDA DMA Abort callback : + will lead to call HAL_IRDA_ErrorCallback() at end of DMA abort procedure */ + hirda->hdmarx->XferAbortCallback = IRDA_DMAAbortOnError; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hirda->hdmarx) != HAL_OK) + { + /* Call Directly hirda->hdmarx->XferAbortCallback function in case of error */ + hirda->hdmarx->XferAbortCallback(hirda->hdmarx); + } + } + else + { +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered user error callback */ + hirda->ErrorCallback(hirda); +#else + /* Call legacy weak user error callback */ + HAL_IRDA_ErrorCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ + } + } + else + { +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered user error callback */ + hirda->ErrorCallback(hirda); +#else + /* Call legacy weak user error callback */ + HAL_IRDA_ErrorCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ + } + } + else + { + /* Non Blocking error : transfer could go on. + Error is notified to user through user error callback */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered user error callback */ + hirda->ErrorCallback(hirda); +#else + /* Call legacy weak user error callback */ + HAL_IRDA_ErrorCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ + hirda->ErrorCode = HAL_IRDA_ERROR_NONE; + } + } + return; + + } /* End if some error occurs */ + + /* IRDA in mode Transmitter ------------------------------------------------*/ + if (((isrflags & USART_ISR_TXE_TXFNF) != 0U) && ((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)) + { + IRDA_Transmit_IT(hirda); + return; + } + + /* IRDA in mode Transmitter (transmission end) -----------------------------*/ + if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U)) + { + IRDA_EndTransmit_IT(hirda); + return; + } + +} + +/** + * @brief Tx Transfer completed callback. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +__weak void HAL_IRDA_TxCpltCallback(IRDA_HandleTypeDef *hirda) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hirda); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_IRDA_TxCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief Tx Half Transfer completed callback. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified USART module. + * @retval None + */ +__weak void HAL_IRDA_TxHalfCpltCallback(IRDA_HandleTypeDef *hirda) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hirda); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_IRDA_TxHalfCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief Rx Transfer completed callback. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +__weak void HAL_IRDA_RxCpltCallback(IRDA_HandleTypeDef *hirda) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hirda); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_IRDA_RxCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief Rx Half Transfer complete callback. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +__weak void HAL_IRDA_RxHalfCpltCallback(IRDA_HandleTypeDef *hirda) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hirda); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_IRDA_RxHalfCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief IRDA error callback. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +__weak void HAL_IRDA_ErrorCallback(IRDA_HandleTypeDef *hirda) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hirda); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_IRDA_ErrorCallback can be implemented in the user file. + */ +} + +/** + * @brief IRDA Abort Complete callback. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +__weak void HAL_IRDA_AbortCpltCallback(IRDA_HandleTypeDef *hirda) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hirda); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_IRDA_AbortCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief IRDA Abort Complete callback. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +__weak void HAL_IRDA_AbortTransmitCpltCallback(IRDA_HandleTypeDef *hirda) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hirda); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_IRDA_AbortTransmitCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief IRDA Abort Receive Complete callback. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +__weak void HAL_IRDA_AbortReceiveCpltCallback(IRDA_HandleTypeDef *hirda) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hirda); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_IRDA_AbortReceiveCpltCallback can be implemented in the user file. + */ +} + +/** + * @} + */ + +/** @defgroup IRDA_Exported_Functions_Group4 Peripheral State and Error functions + * @brief IRDA State and Errors functions + * +@verbatim + ============================================================================== + ##### Peripheral State and Error functions ##### + ============================================================================== + [..] + This subsection provides a set of functions allowing to return the State of IrDA + communication process and also return Peripheral Errors occurred during communication process + (+) HAL_IRDA_GetState() API can be helpful to check in run-time the state + of the IRDA peripheral handle. + (+) HAL_IRDA_GetError() checks in run-time errors that could occur during + communication. + +@endverbatim + * @{ + */ + +/** + * @brief Return the IRDA handle state. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval HAL state + */ +HAL_IRDA_StateTypeDef HAL_IRDA_GetState(IRDA_HandleTypeDef *hirda) +{ + /* Return IRDA handle state */ + uint32_t temp1, temp2; + temp1 = (uint32_t)hirda->gState; + temp2 = (uint32_t)hirda->RxState; + + return (HAL_IRDA_StateTypeDef)(temp1 | temp2); +} + +/** + * @brief Return the IRDA handle error code. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval IRDA Error Code + */ +uint32_t HAL_IRDA_GetError(IRDA_HandleTypeDef *hirda) +{ + return hirda->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup IRDA_Private_Functions IRDA Private Functions + * @{ + */ + +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) +/** + * @brief Initialize the callbacks to their default values. + * @param hirda IRDA handle. + * @retval none + */ +void IRDA_InitCallbacksToDefault(IRDA_HandleTypeDef *hirda) +{ + /* Init the IRDA Callback settings */ + hirda->TxHalfCpltCallback = HAL_IRDA_TxHalfCpltCallback; /* Legacy weak TxHalfCpltCallback */ + hirda->TxCpltCallback = HAL_IRDA_TxCpltCallback; /* Legacy weak TxCpltCallback */ + hirda->RxHalfCpltCallback = HAL_IRDA_RxHalfCpltCallback; /* Legacy weak RxHalfCpltCallback */ + hirda->RxCpltCallback = HAL_IRDA_RxCpltCallback; /* Legacy weak RxCpltCallback */ + hirda->ErrorCallback = HAL_IRDA_ErrorCallback; /* Legacy weak ErrorCallback */ + hirda->AbortCpltCallback = HAL_IRDA_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + hirda->AbortTransmitCpltCallback = HAL_IRDA_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */ + hirda->AbortReceiveCpltCallback = HAL_IRDA_AbortReceiveCpltCallback; /* Legacy weak AbortReceiveCpltCallback */ + +} +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ + +/** + * @brief Configure the IRDA peripheral. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval HAL status + */ +static HAL_StatusTypeDef IRDA_SetConfig(IRDA_HandleTypeDef *hirda) +{ + uint32_t tmpreg; + IRDA_ClockSourceTypeDef clocksource; + HAL_StatusTypeDef ret = HAL_OK; + const uint16_t IRDAPrescTable[12] = {1U, 2U, 4U, 6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U}; + uint32_t pclk; + + /* Check the communication parameters */ + assert_param(IS_IRDA_BAUDRATE(hirda->Init.BaudRate)); + assert_param(IS_IRDA_WORD_LENGTH(hirda->Init.WordLength)); + assert_param(IS_IRDA_PARITY(hirda->Init.Parity)); + assert_param(IS_IRDA_TX_RX_MODE(hirda->Init.Mode)); + assert_param(IS_IRDA_PRESCALER(hirda->Init.Prescaler)); + assert_param(IS_IRDA_POWERMODE(hirda->Init.PowerMode)); + assert_param(IS_IRDA_CLOCKPRESCALER(hirda->Init.ClockPrescaler)); + + /*-------------------------- USART CR1 Configuration -----------------------*/ + /* Configure the IRDA Word Length, Parity and transfer Mode: + Set the M bits according to hirda->Init.WordLength value + Set PCE and PS bits according to hirda->Init.Parity value + Set TE and RE bits according to hirda->Init.Mode value */ + tmpreg = (uint32_t)hirda->Init.WordLength | hirda->Init.Parity | hirda->Init.Mode ; + + MODIFY_REG(hirda->Instance->CR1, IRDA_CR1_FIELDS, tmpreg); + + /*-------------------------- USART CR3 Configuration -----------------------*/ + MODIFY_REG(hirda->Instance->CR3, USART_CR3_IRLP, hirda->Init.PowerMode); + + /*--------------------- USART clock PRESC Configuration ----------------*/ + /* Configure + * - IRDA Clock Prescaler: set PRESCALER according to hirda->Init.ClockPrescaler value */ + MODIFY_REG(hirda->Instance->PRESC, USART_PRESC_PRESCALER, hirda->Init.ClockPrescaler); + + /*-------------------------- USART GTPR Configuration ----------------------*/ + MODIFY_REG(hirda->Instance->GTPR, (uint16_t)USART_GTPR_PSC, (uint16_t)hirda->Init.Prescaler); + + /*-------------------------- USART BRR Configuration -----------------------*/ + IRDA_GETCLOCKSOURCE(hirda, clocksource); + tmpreg = 0U; + switch (clocksource) + { + case IRDA_CLOCKSOURCE_PCLK2: + pclk = HAL_RCC_GetPCLK2Freq(); + tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16(pclk, hirda->Init.BaudRate, hirda->Init.ClockPrescaler)); + break; + case IRDA_CLOCKSOURCE_HSI: + tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16(HSI_VALUE, hirda->Init.BaudRate, hirda->Init.ClockPrescaler)); + break; + case IRDA_CLOCKSOURCE_SYSCLK: + pclk = HAL_RCC_GetSysClockFreq(); + tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16(pclk, hirda->Init.BaudRate, hirda->Init.ClockPrescaler)); + break; + case IRDA_CLOCKSOURCE_LSE: + tmpreg = (uint16_t)(IRDA_DIV_SAMPLING16((uint32_t)LSE_VALUE, hirda->Init.BaudRate, hirda->Init.ClockPrescaler)); + break; + default: + ret = HAL_ERROR; + break; + } + + /* USARTDIV must be greater than or equal to 0d16 */ + if ((tmpreg >= USART_BRR_MIN) && (tmpreg <= USART_BRR_MAX)) + { + hirda->Instance->BRR = tmpreg; + } + else + { + ret = HAL_ERROR; + } + + return ret; +} + +/** + * @brief Check the IRDA Idle State. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval HAL status + */ +static HAL_StatusTypeDef IRDA_CheckIdleState(IRDA_HandleTypeDef *hirda) +{ + uint32_t tickstart; + + /* Initialize the IRDA ErrorCode */ + hirda->ErrorCode = HAL_IRDA_ERROR_NONE; + + /* Init tickstart for timeout managment*/ + tickstart = HAL_GetTick(); + + /* Check if the Transmitter is enabled */ + if ((hirda->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE) + { + /* Wait until TEACK flag is set */ + if (IRDA_WaitOnFlagUntilTimeout(hirda, USART_ISR_TEACK, RESET, tickstart, IRDA_TEACK_REACK_TIMEOUT) != HAL_OK) + { + /* Timeout occurred */ + return HAL_TIMEOUT; + } + } + /* Check if the Receiver is enabled */ + if ((hirda->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE) + { + /* Wait until REACK flag is set */ + if (IRDA_WaitOnFlagUntilTimeout(hirda, USART_ISR_REACK, RESET, tickstart, IRDA_TEACK_REACK_TIMEOUT) != HAL_OK) + { + /* Timeout occurred */ + return HAL_TIMEOUT; + } + } + + /* Initialize the IRDA state*/ + hirda->gState = HAL_IRDA_STATE_READY; + hirda->RxState = HAL_IRDA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hirda); + + return HAL_OK; +} + +/** + * @brief Handle IRDA Communication Timeout. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @param Flag Specifies the IRDA flag to check. + * @param Status Flag status (SET or RESET) + * @param Tickstart Tick start value + * @param Timeout Timeout duration + * @retval HAL status + */ +static HAL_StatusTypeDef IRDA_WaitOnFlagUntilTimeout(IRDA_HandleTypeDef *hirda, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout) +{ + /* Wait until flag is set */ + while ((__HAL_IRDA_GET_FLAG(hirda, Flag) ? SET : RESET) == Status) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */ + CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE)); + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE); + + hirda->gState = HAL_IRDA_STATE_READY; + hirda->RxState = HAL_IRDA_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hirda); + return HAL_TIMEOUT; + } + } + } + return HAL_OK; +} + + +/** + * @brief End ongoing Tx transfer on IRDA peripheral (following error detection or Transmit completion). + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +static void IRDA_EndTxTransfer(IRDA_HandleTypeDef *hirda) +{ + /* Disable TXEIE and TCIE interrupts */ + CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE)); + + /* At end of Tx process, restore hirda->gState to Ready */ + hirda->gState = HAL_IRDA_STATE_READY; +} + + +/** + * @brief End ongoing Rx transfer on UART peripheral (following error detection or Reception completion). + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +static void IRDA_EndRxTransfer(IRDA_HandleTypeDef *hirda) +{ + /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)); + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE); + + /* At end of Rx process, restore hirda->RxState to Ready */ + hirda->RxState = HAL_IRDA_STATE_READY; +} + + +/** + * @brief DMA IRDA transmit process complete callback. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void IRDA_DMATransmitCplt(DMA_HandleTypeDef *hdma) +{ + IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent); + + /* DMA Normal mode */ + if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC)) + { + hirda->TxXferCount = 0U; + + /* Disable the DMA transfer for transmit request by resetting the DMAT bit + in the IRDA CR3 register */ + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAT); + + /* Enable the IRDA Transmit Complete Interrupt */ + SET_BIT(hirda->Instance->CR1, USART_CR1_TCIE); + } + /* DMA Circular mode */ + else + { +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered Tx complete callback */ + hirda->TxCpltCallback(hirda); +#else + /* Call legacy weak Tx complete callback */ + HAL_IRDA_TxCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ + } + +} + +/** + * @brief DMA IRDA transmit process half complete callback. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void IRDA_DMATransmitHalfCplt(DMA_HandleTypeDef *hdma) +{ + IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent); + +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered Tx Half complete callback */ + hirda->TxHalfCpltCallback(hirda); +#else + /* Call legacy weak Tx complete callback */ + HAL_IRDA_TxHalfCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ +} + +/** + * @brief DMA IRDA receive process complete callback. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void IRDA_DMAReceiveCplt(DMA_HandleTypeDef *hdma) +{ + IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent); + + /* DMA Normal mode */ + if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC)) + { + hirda->RxXferCount = 0U; + + /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(hirda->Instance->CR1, USART_CR1_PEIE); + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE); + + /* Disable the DMA transfer for the receiver request by resetting the DMAR bit + in the IRDA CR3 register */ + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_DMAR); + + /* At end of Rx process, restore hirda->RxState to Ready */ + hirda->RxState = HAL_IRDA_STATE_READY; + } + +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered Rx complete callback */ + hirda->RxCpltCallback(hirda); +#else + /* Call legacy weak Rx complete callback */ + HAL_IRDA_RxCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA IRDA receive process half complete callback. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void IRDA_DMAReceiveHalfCplt(DMA_HandleTypeDef *hdma) +{ + IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent); + +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /*Call registered Rx Half complete callback*/ + hirda->RxHalfCpltCallback(hirda); +#else + /* Call legacy weak Rx Half complete callback */ + HAL_IRDA_RxHalfCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ +} + +/** + * @brief DMA IRDA communication error callback. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void IRDA_DMAError(DMA_HandleTypeDef *hdma) +{ + IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent); + + /* Stop IRDA DMA Tx request if ongoing */ + if (hirda->gState == HAL_IRDA_STATE_BUSY_TX) + { + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAT)) + { + hirda->TxXferCount = 0U; + IRDA_EndTxTransfer(hirda); + } + } + + /* Stop IRDA DMA Rx request if ongoing */ + if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX) + { + if (HAL_IS_BIT_SET(hirda->Instance->CR3, USART_CR3_DMAR)) + { + hirda->RxXferCount = 0U; + IRDA_EndRxTransfer(hirda); + } + } + + hirda->ErrorCode |= HAL_IRDA_ERROR_DMA; +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered user error callback */ + hirda->ErrorCallback(hirda); +#else + /* Call legacy weak user error callback */ + HAL_IRDA_ErrorCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ +} + +/** + * @brief DMA IRDA communication abort callback, when initiated by HAL services on Error + * (To be called at end of DMA Abort procedure following error occurrence). + * @param hdma DMA handle. + * @retval None + */ +static void IRDA_DMAAbortOnError(DMA_HandleTypeDef *hdma) +{ + IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent); + hirda->RxXferCount = 0U; + hirda->TxXferCount = 0U; + +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered user error callback */ + hirda->ErrorCallback(hirda); +#else + /* Call legacy weak user error callback */ + HAL_IRDA_ErrorCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ +} + +/** + * @brief DMA IRDA Tx communication abort callback, when initiated by user + * (To be called at end of DMA Tx Abort procedure following user abort request). + * @note When this callback is executed, User Abort complete call back is called only if no + * Abort still ongoing for Rx DMA Handle. + * @param hdma DMA handle. + * @retval None + */ +static void IRDA_DMATxAbortCallback(DMA_HandleTypeDef *hdma) +{ + IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent); + + hirda->hdmatx->XferAbortCallback = NULL; + + /* Check if an Abort process is still ongoing */ + if (hirda->hdmarx != NULL) + { + if (hirda->hdmarx->XferAbortCallback != NULL) + { + return; + } + } + + /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */ + hirda->TxXferCount = 0U; + hirda->RxXferCount = 0U; + + /* Reset errorCode */ + hirda->ErrorCode = HAL_IRDA_ERROR_NONE; + + /* Clear the Error flags in the ICR register */ + __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF); + + /* Restore hirda->gState and hirda->RxState to Ready */ + hirda->gState = HAL_IRDA_STATE_READY; + hirda->RxState = HAL_IRDA_STATE_READY; + + /* Call user Abort complete callback */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered Abort complete callback */ + hirda->AbortCpltCallback(hirda); +#else + /* Call legacy weak Abort complete callback */ + HAL_IRDA_AbortCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ +} + + +/** + * @brief DMA IRDA Rx communication abort callback, when initiated by user + * (To be called at end of DMA Rx Abort procedure following user abort request). + * @note When this callback is executed, User Abort complete call back is called only if no + * Abort still ongoing for Tx DMA Handle. + * @param hdma DMA handle. + * @retval None + */ +static void IRDA_DMARxAbortCallback(DMA_HandleTypeDef *hdma) +{ + IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent); + + hirda->hdmarx->XferAbortCallback = NULL; + + /* Check if an Abort process is still ongoing */ + if (hirda->hdmatx != NULL) + { + if (hirda->hdmatx->XferAbortCallback != NULL) + { + return; + } + } + + /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */ + hirda->TxXferCount = 0U; + hirda->RxXferCount = 0U; + + /* Reset errorCode */ + hirda->ErrorCode = HAL_IRDA_ERROR_NONE; + + /* Clear the Error flags in the ICR register */ + __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF); + + /* Restore hirda->gState and hirda->RxState to Ready */ + hirda->gState = HAL_IRDA_STATE_READY; + hirda->RxState = HAL_IRDA_STATE_READY; + + /* Call user Abort complete callback */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered Abort complete callback */ + hirda->AbortCpltCallback(hirda); +#else + /* Call legacy weak Abort complete callback */ + HAL_IRDA_AbortCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ +} + + +/** + * @brief DMA IRDA Tx communication abort callback, when initiated by user by a call to + * HAL_IRDA_AbortTransmit_IT API (Abort only Tx transfer) + * (This callback is executed at end of DMA Tx Abort procedure following user abort request, + * and leads to user Tx Abort Complete callback execution). + * @param hdma DMA handle. + * @retval None + */ +static void IRDA_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma) +{ + IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)(hdma->Parent); + + hirda->TxXferCount = 0U; + + /* Restore hirda->gState to Ready */ + hirda->gState = HAL_IRDA_STATE_READY; + + /* Call user Abort complete callback */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered Abort Transmit Complete Callback */ + hirda->AbortTransmitCpltCallback(hirda); +#else + /* Call legacy weak Abort Transmit Complete Callback */ + HAL_IRDA_AbortTransmitCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ +} + +/** + * @brief DMA IRDA Rx communication abort callback, when initiated by user by a call to + * HAL_IRDA_AbortReceive_IT API (Abort only Rx transfer) + * (This callback is executed at end of DMA Rx Abort procedure following user abort request, + * and leads to user Rx Abort Complete callback execution). + * @param hdma DMA handle. + * @retval None + */ +static void IRDA_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma) +{ + IRDA_HandleTypeDef *hirda = (IRDA_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + hirda->RxXferCount = 0U; + + /* Clear the Error flags in the ICR register */ + __HAL_IRDA_CLEAR_FLAG(hirda, IRDA_CLEAR_OREF | IRDA_CLEAR_NEF | IRDA_CLEAR_PEF | IRDA_CLEAR_FEF); + + /* Restore hirda->RxState to Ready */ + hirda->RxState = HAL_IRDA_STATE_READY; + + /* Call user Abort complete callback */ +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered Abort Receive Complete Callback */ + hirda->AbortReceiveCpltCallback(hirda); +#else + /* Call legacy weak Abort Receive Complete Callback */ + HAL_IRDA_AbortReceiveCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ +} + +/** + * @brief Send an amount of data in interrupt mode. + * @note Function is called under interruption only, once + * interruptions have been enabled by HAL_IRDA_Transmit_IT(). + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +static void IRDA_Transmit_IT(IRDA_HandleTypeDef *hirda) +{ + uint16_t *tmp; + + /* Check that a Tx process is ongoing */ + if (hirda->gState == HAL_IRDA_STATE_BUSY_TX) + { + if (hirda->TxXferCount == 0U) + { + /* Disable the IRDA Transmit Data Register Empty Interrupt */ + CLEAR_BIT(hirda->Instance->CR1, USART_CR1_TXEIE_TXFNFIE); + + /* Enable the IRDA Transmit Complete Interrupt */ + SET_BIT(hirda->Instance->CR1, USART_CR1_TCIE); + } + else + { + if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE)) + { + tmp = (uint16_t *) hirda->pTxBuffPtr; /* Derogation R.11.3 */ + hirda->Instance->TDR = (uint16_t)(*tmp & 0x01FFU); + hirda->pTxBuffPtr += 2U; + } + else + { + hirda->Instance->TDR = (uint8_t)(*hirda->pTxBuffPtr & 0xFFU); + hirda->pTxBuffPtr++; + } + hirda->TxXferCount--; + } + } +} + +/** + * @brief Wrap up transmission in non-blocking mode. + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +static void IRDA_EndTransmit_IT(IRDA_HandleTypeDef *hirda) +{ + /* Disable the IRDA Transmit Complete Interrupt */ + CLEAR_BIT(hirda->Instance->CR1, USART_CR1_TCIE); + + /* Tx process is ended, restore hirda->gState to Ready */ + hirda->gState = HAL_IRDA_STATE_READY; + +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered Tx complete callback */ + hirda->TxCpltCallback(hirda); +#else + /* Call legacy weak Tx complete callback */ + HAL_IRDA_TxCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACK */ +} + +/** + * @brief Receive an amount of data in interrupt mode. + * @note Function is called under interruption only, once + * interruptions have been enabled by HAL_IRDA_Receive_IT() + * @param hirda Pointer to a IRDA_HandleTypeDef structure that contains + * the configuration information for the specified IRDA module. + * @retval None + */ +static void IRDA_Receive_IT(IRDA_HandleTypeDef *hirda) +{ + uint16_t *tmp; + uint16_t uhMask = hirda->Mask; + uint16_t uhdata; + + /* Check that a Rx process is ongoing */ + if (hirda->RxState == HAL_IRDA_STATE_BUSY_RX) + { + uhdata = (uint16_t) READ_REG(hirda->Instance->RDR); + if ((hirda->Init.WordLength == IRDA_WORDLENGTH_9B) && (hirda->Init.Parity == IRDA_PARITY_NONE)) + { + tmp = (uint16_t *) hirda->pRxBuffPtr; /* Derogation R.11.3 */ + *tmp = (uint16_t)(uhdata & uhMask); + hirda->pRxBuffPtr += 2U; + } + else + { + *hirda->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask); + hirda->pRxBuffPtr++; + } + + hirda->RxXferCount--; + if (hirda->RxXferCount == 0U) + { + /* Disable the IRDA Parity Error Interrupt and RXNE interrupt */ + CLEAR_BIT(hirda->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)); + + /* Disable the IRDA Error Interrupt: (Frame error, noise error, overrun error) */ + CLEAR_BIT(hirda->Instance->CR3, USART_CR3_EIE); + + /* Rx process is completed, restore hirda->RxState to Ready */ + hirda->RxState = HAL_IRDA_STATE_READY; + +#if (USE_HAL_IRDA_REGISTER_CALLBACKS == 1) + /* Call registered Rx complete callback */ + hirda->RxCpltCallback(hirda); +#else + /* Call legacy weak Rx complete callback */ + HAL_IRDA_RxCpltCallback(hirda); +#endif /* USE_HAL_IRDA_REGISTER_CALLBACKS */ + } + } + else + { + /* Clear RXNE interrupt flag */ + __HAL_IRDA_SEND_REQ(hirda, IRDA_RXDATA_FLUSH_REQUEST); + } +} + +/** + * @} + */ + +#endif /* HAL_IRDA_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_iwdg.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_iwdg.c new file mode 100644 index 0000000..b6db8e5 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_iwdg.c @@ -0,0 +1,264 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_iwdg.c + * @author MCD Application Team + * @brief IWDG HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Independent Watchdog (IWDG) peripheral: + * + Initialization and Start functions + * + IO operation functions + * + @verbatim + ============================================================================== + ##### IWDG Generic features ##### + ============================================================================== + [..] + (+) The IWDG can be started by either software or hardware (configurable + through option byte). + + (+) The IWDG is clocked by Low-Speed clock (LSI) and thus stays active even + if the main clock fails. + + (+) Once the IWDG is started, the LSI is forced ON and both can not be + disabled. The counter starts counting down from the reset value (0xFFF). + When it reaches the end of count value (0x000) a reset signal is + generated (IWDG reset). + + (+) Whenever the key value 0x0000 AAAA is written in the IWDG_KR register, + the IWDG_RLR value is reloaded in the counter and the watchdog reset is + prevented. + + (+) The IWDG is implemented in the VDD voltage domain that is still functional + in STOP and STANDBY mode (IWDG reset can wake-up from STANDBY). + IWDGRST flag in RCC_CSR register can be used to inform when an IWDG + reset occurs. + + (+) Debug mode : When the microcontroller enters debug mode (core halted), + the IWDG counter either continues to work normally or stops, depending + on DBG_IWDG_STOP configuration bit in DBG module, accessible through + __HAL_DBGMCU_FREEZE_IWDG() and __HAL_DBGMCU_UNFREEZE_IWDG() macros. + + [..] Min-max timeout value @32KHz (LSI): ~125us / ~32.7s + The IWDG timeout may vary due to LSI frequency dispersion. STM32WBxx + devices provide the capability to measure the LSI frequency (LSI clock + connected internally to TIM16 CH1 input capture). The measured value + can be used to have an IWDG timeout with an acceptable accuracy. + + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Use IWDG using HAL_IWDG_Init() function to : + (++) Enable instance by writing Start keyword in IWDG_KEY register. LSI + clock is forced ON and IWDG counter starts counting down. + (++) Enable write access to configuration registers: + IWDG_PR, IWDG_RLR and IWDG_WINR. + (++) Configure the IWDG prescaler and counter reload value. This reload + value will be loaded in the IWDG counter each time the watchdog is + reloaded, then the IWDG will start counting down from this value. + (++) Wait for status flags to be reset. + (++) Depending on window parameter: + (+++) If Window Init parameter is same as Window register value, + nothing more is done but reload counter value in order to exit + function with exact time base. + (+++) Else modify Window register. This will automatically reload + watchdog counter. + + (#) Then the application program must refresh the IWDG counter at regular + intervals during normal operation to prevent an MCU reset, using + HAL_IWDG_Refresh() function. + + *** IWDG HAL driver macros list *** + ==================================== + [..] + Below the list of most used macros in IWDG HAL driver: + (+) __HAL_IWDG_START: Enable the IWDG peripheral + (+) __HAL_IWDG_RELOAD_COUNTER: Reloads IWDG counter with value defined in + the reload register + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +#ifdef HAL_IWDG_MODULE_ENABLED +/** @addtogroup IWDG + * @brief IWDG HAL module driver. + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @defgroup IWDG_Private_Defines IWDG Private Defines + * @{ + */ +/* Status register need 5 RC LSI divided by prescaler clock to be updated. With + higher prescaler (256), and according to LSI variation, we need to wait at + least 6 cycles so 48 ms. */ +#define HAL_IWDG_DEFAULT_TIMEOUT 48u +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup IWDG_Exported_Functions + * @{ + */ + +/** @addtogroup IWDG_Exported_Functions_Group1 + * @brief Initialization and Start functions. + * +@verbatim + =============================================================================== + ##### Initialization and Start functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Initialize the IWDG according to the specified parameters in the + IWDG_InitTypeDef of associated handle. + (+) Manage Window option. + (+) Once initialization is performed in HAL_IWDG_Init function, Watchdog + is reloaded in order to exit function with correct time base. + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the IWDG according to the specified parameters in the + * IWDG_InitTypeDef and start watchdog. Before exiting function, + * watchdog is refreshed in order to have correct time base. + * @param hiwdg pointer to a IWDG_HandleTypeDef structure that contains + * the configuration information for the specified IWDG module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg) +{ + uint32_t tickstart; + + /* Check the IWDG handle allocation */ + if (hiwdg == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance)); + assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler)); + assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload)); + assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window)); + + /* Enable IWDG. LSI is turned on automatically */ + __HAL_IWDG_START(hiwdg); + + /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing + 0x5555 in KR */ + IWDG_ENABLE_WRITE_ACCESS(hiwdg); + + /* Write to IWDG registers the Prescaler & Reload values to work with */ + hiwdg->Instance->PR = hiwdg->Init.Prescaler; + hiwdg->Instance->RLR = hiwdg->Init.Reload; + + /* Check pending flag, if previous update not done, return timeout */ + tickstart = HAL_GetTick(); + + /* Wait for register to be updated */ + while (hiwdg->Instance->SR != 0x00u) + { + if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT) + { + return HAL_TIMEOUT; + } + } + + /* If window parameter is different than current value, modify window + register */ + if (hiwdg->Instance->WINR != hiwdg->Init.Window) + { + /* Write to IWDG WINR the IWDG_Window value to compare with. In any case, + even if window feature is disabled, Watchdog will be reloaded by writing + windows register */ + hiwdg->Instance->WINR = hiwdg->Init.Window; + } + else + { + /* Reload IWDG counter with value defined in the reload register */ + __HAL_IWDG_RELOAD_COUNTER(hiwdg); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + + +/** @addtogroup IWDG_Exported_Functions_Group2 + * @brief IO operation functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Refresh the IWDG. + +@endverbatim + * @{ + */ + + +/** + * @brief Refresh the IWDG. + * @param hiwdg pointer to a IWDG_HandleTypeDef structure that contains + * the configuration information for the specified IWDG module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg) +{ + /* Reload IWDG counter with value defined in the reload register */ + __HAL_IWDG_RELOAD_COUNTER(hiwdg); + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_IWDG_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_lcd.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_lcd.c new file mode 100644 index 0000000..b2d55ed --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_lcd.c @@ -0,0 +1,611 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_lcd.c + * @author MCD Application Team + * @brief LCD Controller HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the LCD Controller (LCD) peripheral: + * + Initialization/de-initialization methods + * + I/O operation methods + * + Peripheral State methods + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] The LCD HAL driver can be used as follows: + + (#) Declare a LCD_HandleTypeDef handle structure. + + -@- The frequency generator allows you to achieve various LCD frame rates + starting from an LCD input clock frequency (LCDCLK) which can vary + from 32 kHz up to 1 MHz. + + (#) Initialize the LCD low level resources by implementing the HAL_LCD_MspInit() API: + + (++) Enable the LCDCLK (same as RTCCLK): to configure the RTCCLK/LCDCLK, proceed as follows: + (+++) Use RCC function HAL_RCCEx_PeriphCLKConfig in indicating RCC_PERIPHCLK_LCD and + selected clock source (HSE, LSI or LSE) + + (++) LCD pins configuration: + (+++) Enable the clock for the LCD GPIOs. + (+++) Configure these LCD pins as alternate function no-pull. + (++) Enable the LCD interface clock. + + + (#) Program the Prescaler, Divider, Blink mode, Blink Frequency Duty, Bias, + Voltage Source, Dead Time, Pulse On Duration, Contrast, High drive and Multiplexer + Segment in the Init structure of the LCD handle. + + (#) Initialize the LCD registers by calling the HAL_LCD_Init() API. + + -@- The HAL_LCD_Init() API configures also the low level Hardware GPIO, CLOCK, ...etc) + by calling the customized HAL_LCD_MspInit() API. + -@- After calling the HAL_LCD_Init() the LCD RAM memory is cleared + + (#) Optionally you can update the LCD configuration using these macros: + (++) LCD High Drive using the __HAL_LCD_HIGHDRIVER_ENABLE() and __HAL_LCD_HIGHDRIVER_DISABLE() macros + (++) Voltage output buffer using __HAL_LCD_VOLTAGE_BUFFER_ENABLE() and __HAL_LCD_VOLTAGE_BUFFER_DISABLE() macros + (++) LCD Pulse ON Duration using the __HAL_LCD_PULSEONDURATION_CONFIG() macro + (++) LCD Dead Time using the __HAL_LCD_DEADTIME_CONFIG() macro + (++) The LCD Blink mode and frequency using the __HAL_LCD_BLINK_CONFIG() macro + (++) The LCD Contrast using the __HAL_LCD_CONTRAST_CONFIG() macro + + (#) Write to the LCD RAM memory using the HAL_LCD_Write() API, this API can be called + more time to update the different LCD RAM registers before calling + HAL_LCD_UpdateDisplayRequest() API. + + (#) The HAL_LCD_Clear() API can be used to clear the LCD RAM memory. + + (#) When LCD RAM memory is updated enable the update display request using + the HAL_LCD_UpdateDisplayRequest() API. + + [..] LCD and low power modes: + (#) The LCD remain active during Sleep, Low Power run, Low Power Sleep and + STOP modes. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +#ifdef HAL_LCD_MODULE_ENABLED + +#if defined (LCD) + +/** @defgroup LCD LCD + * @brief LCD HAL module driver + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @defgroup LCD_Private_Defines LCD Private Defines + * @{ + */ + +#define LCD_TIMEOUT_VALUE 1000U + +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup LCD_Exported_Functions LCD Exported Functions + * @{ + */ + +/** @defgroup LCD_Exported_Functions_Group1 Initialization/de-initialization methods + * @brief Initialization and Configuration functions + * +@verbatim +=============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + [..] + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the LCD peripheral according to the specified parameters + * in the LCD_InitStruct and initialize the associated handle. + * @note This function can be used only when the LCD is disabled. + * @param hlcd LCD handle + * @retval None + */ +HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd) +{ + uint32_t tickstart; + uint32_t counter; + HAL_StatusTypeDef status; + + /* Check the LCD handle allocation */ + if (hlcd == NULL) + { + return HAL_ERROR; + } + + /* Check function parameters */ + assert_param(IS_LCD_ALL_INSTANCE(hlcd->Instance)); + assert_param(IS_LCD_PRESCALER(hlcd->Init.Prescaler)); + assert_param(IS_LCD_DIVIDER(hlcd->Init.Divider)); + assert_param(IS_LCD_DUTY(hlcd->Init.Duty)); + assert_param(IS_LCD_BIAS(hlcd->Init.Bias)); + assert_param(IS_LCD_VOLTAGE_SOURCE(hlcd->Init.VoltageSource)); + assert_param(IS_LCD_PULSE_ON_DURATION(hlcd->Init.PulseOnDuration)); + assert_param(IS_LCD_HIGH_DRIVE(hlcd->Init.HighDrive)); + assert_param(IS_LCD_DEAD_TIME(hlcd->Init.DeadTime)); + assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast)); + assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency)); + assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode)); + assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment)); + + if (hlcd->State == HAL_LCD_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hlcd->Lock = HAL_UNLOCKED; + + /* Initialize the low level hardware (MSP) */ + HAL_LCD_MspInit(hlcd); + } + + hlcd->State = HAL_LCD_STATE_BUSY; + + /* Disable the peripheral */ + __HAL_LCD_DISABLE(hlcd); + + /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit + in the LCD_SR register */ + for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER7; counter++) + { + hlcd->Instance->RAM[counter] = 0; + } + /* Enable the display request */ + /* hlcd->Instance->SR |= LCD_SR_UDR */ + /* Configure the LCD Prescaler, Divider, Blink mode and Blink Frequency: + Set PS[3:0] bits according to hlcd->Init.Prescaler value + Set DIV[3:0] bits according to hlcd->Init.Divider value + Set BLINK[1:0] bits according to hlcd->Init.BlinkMode value + Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value + Set DEAD[2:0] bits according to hlcd->Init.DeadTime value + Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value + Set CC[2:0] bits according to hlcd->Init.Contrast value + Set HD bit according to hlcd->Init.HighDrive value */ + MODIFY_REG(hlcd->Instance->FCR, \ + (LCD_FCR_PS | LCD_FCR_DIV | LCD_FCR_BLINK | LCD_FCR_BLINKF | \ + LCD_FCR_DEAD | LCD_FCR_PON | LCD_FCR_CC | LCD_FCR_HD), \ + (hlcd->Init.Prescaler | hlcd->Init.Divider | hlcd->Init.BlinkMode | hlcd->Init.BlinkFrequency | \ + hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive)); + + /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register + This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK + domain. It is cleared by hardware when writing to the LCD_FCR register.*/ + status = LCD_WaitForSynchro(hlcd); + if (status != HAL_OK) + { + return status; + } + + /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast: + Set DUTY[2:0] bits according to hlcd->Init.Duty value + Set BIAS[1:0] bits according to hlcd->Init.Bias value + Set VSEL bit according to hlcd->Init.VoltageSource value + Set MUX_SEG bit according to hlcd->Init.MuxSegment value */ + MODIFY_REG(hlcd->Instance->CR, \ + (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \ + (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment)); + + /* Enable the peripheral */ + __HAL_LCD_ENABLE(hlcd); + + /* Get timeout */ + tickstart = HAL_GetTick(); + + /* Wait Until the LCD is enabled */ + while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET) + { + if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE) + { + hlcd->ErrorCode = HAL_LCD_ERROR_ENS; + return HAL_TIMEOUT; + } + } + + /* Get timeout */ + tickstart = HAL_GetTick(); + + /*!< Wait Until the LCD Booster is ready */ + while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET) + { + if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE) + { + hlcd->ErrorCode = HAL_LCD_ERROR_RDY; + return HAL_TIMEOUT; + } + } + + /* Initialize the LCD state */ + hlcd->ErrorCode = HAL_LCD_ERROR_NONE; + hlcd->State = HAL_LCD_STATE_READY; + + return status; +} + +/** + * @brief DeInitialize the LCD peripheral. + * @param hlcd LCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LCD_DeInit(LCD_HandleTypeDef *hlcd) +{ + /* Check the LCD handle allocation */ + if (hlcd == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_LCD_ALL_INSTANCE(hlcd->Instance)); + + hlcd->State = HAL_LCD_STATE_BUSY; + + /* DeInit the low level hardware */ + HAL_LCD_MspDeInit(hlcd); + + hlcd->ErrorCode = HAL_LCD_ERROR_NONE; + hlcd->State = HAL_LCD_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hlcd); + + return HAL_OK; +} + +/** + * @brief DeInitialize the LCD MSP. + * @param hlcd LCD handle + * @retval None + */ +__weak void HAL_LCD_MspDeInit(LCD_HandleTypeDef *hlcd) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hlcd); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_LCD_MspDeInit it to be implemented in the user file + */ +} + +/** + * @brief Initialize the LCD MSP. + * @param hlcd LCD handle + * @retval None + */ +__weak void HAL_LCD_MspInit(LCD_HandleTypeDef *hlcd) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hlcd); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_LCD_MspInit is to be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup LCD_Exported_Functions_Group2 IO operation methods + * @brief LCD RAM functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] Using its double buffer memory the LCD controller ensures the coherency of the + displayed information without having to use interrupts to control LCD_RAM + modification. + The application software can access the first buffer level (LCD_RAM) through + the APB interface. Once it has modified the LCD_RAM using the HAL_LCD_Write() API, + it sets the UDR flag in the LCD_SR register using the HAL_LCD_UpdateDisplayRequest() API. + This UDR flag (update display request) requests the updated information to be + moved into the second buffer level (LCD_DISPLAY). + This operation is done synchronously with the frame (at the beginning of the + next frame), until the update is completed, the LCD_RAM is write protected and + the UDR flag stays high. + Once the update is completed another flag (UDD - Update Display Done) is set and + generates an interrupt if the UDDIE bit in the LCD_FCR register is set. + The time it takes to update LCD_DISPLAY is, in the worst case, one odd and one + even frame. + The update will not occur (UDR = 1 and UDD = 0) until the display is + enabled (LCDEN = 1). + +@endverbatim + * @{ + */ + +/** + * @brief Write a word in the specific LCD RAM. + * @param hlcd LCD handle + * @param RAMRegisterIndex specifies the LCD RAM Register. + * This parameter can be one of the following values: + * @arg LCD_RAM_REGISTER0: LCD RAM Register 0 + * @arg LCD_RAM_REGISTER1: LCD RAM Register 1 + * @arg LCD_RAM_REGISTER2: LCD RAM Register 2 + * @arg LCD_RAM_REGISTER3: LCD RAM Register 3 + * @arg LCD_RAM_REGISTER4: LCD RAM Register 4 + * @arg LCD_RAM_REGISTER5: LCD RAM Register 5 + * @arg LCD_RAM_REGISTER6: LCD RAM Register 6 + * @arg LCD_RAM_REGISTER7: LCD RAM Register 7 + * @arg LCD_RAM_REGISTER8: LCD RAM Register 8 + * @arg LCD_RAM_REGISTER9: LCD RAM Register 9 + * @arg LCD_RAM_REGISTER10: LCD RAM Register 10 + * @arg LCD_RAM_REGISTER11: LCD RAM Register 11 + * @arg LCD_RAM_REGISTER12: LCD RAM Register 12 + * @arg LCD_RAM_REGISTER13: LCD RAM Register 13 + * @arg LCD_RAM_REGISTER14: LCD RAM Register 14 + * @arg LCD_RAM_REGISTER15: LCD RAM Register 15 + * @param RAMRegisterMask specifies the LCD RAM Register Data Mask. + * @param Data specifies LCD Data Value to be written. + * @retval None + */ +HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data) +{ + uint32_t tickstart; + HAL_LCD_StateTypeDef state = hlcd->State; + + if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY)) + { + /* Check the parameters */ + assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex)); + + if (hlcd->State == HAL_LCD_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hlcd); + hlcd->State = HAL_LCD_STATE_BUSY; + + /* Get timeout */ + tickstart = HAL_GetTick(); + + /*!< Wait Until the LCD is ready */ + while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET) + { + if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE) + { + hlcd->ErrorCode = HAL_LCD_ERROR_UDR; + + /* Process Unlocked */ + __HAL_UNLOCK(hlcd); + + return HAL_TIMEOUT; + } + } + } + + /* Copy the new Data bytes to LCD RAM register */ + MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Clear the LCD RAM registers. + * @param hlcd LCD handle + * @retval None + */ +HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd) +{ + uint32_t tickstart; + uint32_t counter; + HAL_StatusTypeDef status = HAL_ERROR; + HAL_LCD_StateTypeDef state = hlcd->State; + + if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY)) + { + /* Process Locked */ + __HAL_LOCK(hlcd); + + hlcd->State = HAL_LCD_STATE_BUSY; + + /* Get timeout */ + tickstart = HAL_GetTick(); + + /*!< Wait Until the LCD is ready */ + while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET) + { + if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE) + { + hlcd->ErrorCode = HAL_LCD_ERROR_UDR; + + /* Process Unlocked */ + __HAL_UNLOCK(hlcd); + + return HAL_TIMEOUT; + } + } + /* Clear the LCD_RAM registers */ + for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++) + { + hlcd->Instance->RAM[counter] = 0; + } + + /* Update the LCD display */ + status = HAL_LCD_UpdateDisplayRequest(hlcd); + } + return status; +} + +/** + * @brief Enable the Update Display Request. + * @param hlcd LCD handle + * @note Each time software modifies the LCD_RAM it must set the UDR bit to + * transfer the updated data to the second level buffer. + * The UDR bit stays set until the end of the update and during this + * time the LCD_RAM is write protected. + * @note When the display is disabled, the update is performed for all + * LCD_DISPLAY locations. + * When the display is enabled, the update is performed only for locations + * for which commons are active (depending on DUTY). For example if + * DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated. + * @retval None + */ +HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd) +{ + uint32_t tickstart; + + /* Clear the Update Display Done flag before starting the update display request */ + __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD); + + /* Enable the display request */ + hlcd->Instance->SR |= LCD_SR_UDR; + + /* Get timeout */ + tickstart = HAL_GetTick(); + + /*!< Wait Until the LCD display is done */ + while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET) + { + if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE) + { + hlcd->ErrorCode = HAL_LCD_ERROR_UDD; + + /* Process Unlocked */ + __HAL_UNLOCK(hlcd); + + return HAL_TIMEOUT; + } + } + + hlcd->State = HAL_LCD_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hlcd); + + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup LCD_Exported_Functions_Group3 Peripheral State methods + * @brief LCD State functions + * +@verbatim + =============================================================================== + ##### Peripheral State functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the LCD: + (+) HAL_LCD_GetState() API can be helpful to check in run-time the state of the LCD peripheral State. + (+) HAL_LCD_GetError() API to return the LCD error code. +@endverbatim + * @{ + */ + +/** + * @brief Return the LCD handle state. + * @param hlcd LCD handle + * @retval HAL state + */ +HAL_LCD_StateTypeDef HAL_LCD_GetState(LCD_HandleTypeDef *hlcd) +{ + /* Return LCD handle state */ + return hlcd->State; +} + +/** + * @brief Return the LCD error code. + * @param hlcd LCD handle + * @retval LCD Error Code + */ +uint32_t HAL_LCD_GetError(LCD_HandleTypeDef *hlcd) +{ + return hlcd->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup LCD_Private_Functions LCD Private Functions + * @{ + */ + +/** + * @brief Wait until the LCD FCR register is synchronized in the LCDCLK domain. + * This function must be called after any write operation to LCD_FCR register. + * @retval None + */ +HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd) +{ + uint32_t tickstart; + + /* Get timeout */ + tickstart = HAL_GetTick(); + + /* Loop until FCRSF flag is set */ + while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET) + { + if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE) + { + hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF; + return HAL_TIMEOUT; + } + } + + return HAL_OK; +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* LCD */ + +#endif /* HAL_LCD_MODULE_ENABLED */ + +/** + * @} + */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_lptim.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_lptim.c new file mode 100644 index 0000000..df3c8bf --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_lptim.c @@ -0,0 +1,2512 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_lptim.c + * @author MCD Application Team + * @brief LPTIM HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Low Power Timer (LPTIM) peripheral: + * + Initialization and de-initialization functions. + * + Start/Stop operation functions in polling mode. + * + Start/Stop operation functions in interrupt mode. + * + Reading operation functions. + * + Peripheral State functions. + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The LPTIM HAL driver can be used as follows: + + (#)Initialize the LPTIM low level resources by implementing the + HAL_LPTIM_MspInit(): + (++) Enable the LPTIM interface clock using __HAL_RCC_LPTIMx_CLK_ENABLE(). + (++) In case of using interrupts (e.g. HAL_LPTIM_PWM_Start_IT()): + (+++) Configure the LPTIM interrupt priority using HAL_NVIC_SetPriority(). + (+++) Enable the LPTIM IRQ handler using HAL_NVIC_EnableIRQ(). + (+++) In LPTIM IRQ handler, call HAL_LPTIM_IRQHandler(). + + (#)Initialize the LPTIM HAL using HAL_LPTIM_Init(). This function + configures mainly: + (++) The instance: LPTIM1 or LPTIM2. + (++) Clock: the counter clock. + (+++) Source : it can be either the ULPTIM input (IN1) or one of + the internal clock; (APB, LSE, LSI or MSI). + (+++) Prescaler: select the clock divider. + (++) UltraLowPowerClock : To be used only if the ULPTIM is selected + as counter clock source. + (+++) Polarity: polarity of the active edge for the counter unit + if the ULPTIM input is selected. + (+++) SampleTime: clock sampling time to configure the clock glitch + filter. + (++) Trigger: How the counter start. + (+++) Source: trigger can be software or one of the hardware triggers. + (+++) ActiveEdge : only for hardware trigger. + (+++) SampleTime : trigger sampling time to configure the trigger + glitch filter. + (++) OutputPolarity : 2 opposite polarities are possible. + (++) UpdateMode: specifies whether the update of the autoreload and + the compare values is done immediately or after the end of current + period. + (++) Input1Source: Source selected for input1 (GPIO or comparator output). + (++) Input2Source: Source selected for input2 (GPIO or comparator output). + Input2 is used only for encoder feature so is used only for LPTIM1 instance. + + (#)Six modes are available: + + (++) PWM Mode: To generate a PWM signal with specified period and pulse, + call HAL_LPTIM_PWM_Start() or HAL_LPTIM_PWM_Start_IT() for interruption + mode. + + (++) One Pulse Mode: To generate pulse with specified width in response + to a stimulus, call HAL_LPTIM_OnePulse_Start() or + HAL_LPTIM_OnePulse_Start_IT() for interruption mode. + + (++) Set once Mode: In this mode, the output changes the level (from + low level to high level if the output polarity is configured high, else + the opposite) when a compare match occurs. To start this mode, call + HAL_LPTIM_SetOnce_Start() or HAL_LPTIM_SetOnce_Start_IT() for + interruption mode. + + (++) Encoder Mode: To use the encoder interface call + HAL_LPTIM_Encoder_Start() or HAL_LPTIM_Encoder_Start_IT() for + interruption mode. Only available for LPTIM1 instance. + + (++) Time out Mode: an active edge on one selected trigger input rests + the counter. The first trigger event will start the timer, any + successive trigger event will reset the counter and the timer will + restart. To start this mode call HAL_LPTIM_TimeOut_Start_IT() or + HAL_LPTIM_TimeOut_Start_IT() for interruption mode. + + (++) Counter Mode: counter can be used to count external events on + the LPTIM Input1 or it can be used to count internal clock cycles. + To start this mode, call HAL_LPTIM_Counter_Start() or + HAL_LPTIM_Counter_Start_IT() for interruption mode. + + + (#) User can stop any process by calling the corresponding API: + HAL_LPTIM_Xxx_Stop() or HAL_LPTIM_Xxx_Stop_IT() if the process is + already started in interruption mode. + + (#) De-initialize the LPTIM peripheral using HAL_LPTIM_DeInit(). + + *** Callback registration *** + ============================================= + [..] + The compilation define USE_HAL_LPTIM_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + [..] + Use Function @ref HAL_LPTIM_RegisterCallback() to register a callback. + @ref HAL_LPTIM_RegisterCallback() takes as parameters the HAL peripheral handle, + the Callback ID and a pointer to the user callback function. + [..] + Use function @ref HAL_LPTIM_UnRegisterCallback() to reset a callback to the + default weak function. + @ref HAL_LPTIM_UnRegisterCallback takes as parameters the HAL peripheral handle, + and the Callback ID. + [..] + These functions allow to register/unregister following callbacks: + + (+) MspInitCallback : LPTIM Base Msp Init Callback. + (+) MspDeInitCallback : LPTIM Base Msp DeInit Callback. + (+) CompareMatchCallback : Compare match Callback. + (+) AutoReloadMatchCallback : Auto-reload match Callback. + (+) TriggerCallback : External trigger event detection Callback. + (+) CompareWriteCallback : Compare register write complete Callback. + (+) AutoReloadWriteCallback : Auto-reload register write complete Callback. + (+) DirectionUpCallback : Up-counting direction change Callback. + (+) DirectionDownCallback : Down-counting direction change Callback. + + [..] + By default, after the Init and when the state is HAL_LPTIM_STATE_RESET + all interrupt callbacks are set to the corresponding weak functions: + examples @ref HAL_LPTIM_TriggerCallback(), @ref HAL_LPTIM_CompareMatchCallback(). + + [..] + Exception done for MspInit and MspDeInit functions that are reset to the legacy weak + functionalities in the Init/DeInit only when these callbacks are null + (not registered beforehand). If not, MspInit or MspDeInit are not null, the Init/DeInit + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) + + [..] + Callbacks can be registered/unregistered in HAL_LPTIM_STATE_READY state only. + Exception done MspInit/MspDeInit that can be registered/unregistered + in HAL_LPTIM_STATE_READY or HAL_LPTIM_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using @ref HAL_LPTIM_RegisterCallback() before calling DeInit or Init function. + + [..] + When The compilation define USE_HAL_LPTIM_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup LPTIM LPTIM + * @brief LPTIM HAL module driver. + * @{ + */ + +#ifdef HAL_LPTIM_MODULE_ENABLED + +#if defined (LPTIM1) || defined (LPTIM2) + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @addtogroup LPTIM_Private_Constants + * @{ + */ +#define TIMEOUT 1000UL /* Timeout is 1s */ +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/** @addtogroup LPTIM_Private_Macros + * @{ + */ +#if defined(LPTIM2) +#define __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(__INSTANCE__) \ + (((__INSTANCE__) == LPTIM1) ? __HAL_LPTIM_LPTIM1_EXTI_ENABLE_IT() : __HAL_LPTIM_LPTIM2_EXTI_ENABLE_IT()) + +#define __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT(__INSTANCE__) \ + (((__INSTANCE__) == LPTIM1) ? __HAL_LPTIM_LPTIM1_EXTI_DISABLE_IT() : __HAL_LPTIM_LPTIM2_EXTI_DISABLE_IT()) +#else +#define __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(__INSTANCE__) __HAL_LPTIM_LPTIM1_EXTI_ENABLE_IT() + +#define __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT(__INSTANCE__) __HAL_LPTIM_LPTIM1_EXTI_DISABLE_IT() +#endif /* LPTIM2 */ +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) +static void LPTIM_ResetCallback(LPTIM_HandleTypeDef *lptim); +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ +static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag); + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup LPTIM_Exported_Functions LPTIM Exported Functions + * @{ + */ + +/** @defgroup LPTIM_Exported_Functions_Group1 Initialization/de-initialization functions + * @brief Initialization and Configuration functions. + * +@verbatim + ============================================================================== + ##### Initialization and de-initialization functions ##### + ============================================================================== + [..] This section provides functions allowing to: + (+) Initialize the LPTIM according to the specified parameters in the + LPTIM_InitTypeDef and initialize the associated handle. + (+) DeInitialize the LPTIM peripheral. + (+) Initialize the LPTIM MSP. + (+) DeInitialize the LPTIM MSP. + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the LPTIM according to the specified parameters in the + * LPTIM_InitTypeDef and initialize the associated handle. + * @param hlptim LPTIM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim) +{ + uint32_t tmpcfgr; + + /* Check the LPTIM handle allocation */ + if (hlptim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + + assert_param(IS_LPTIM_CLOCK_SOURCE(hlptim->Init.Clock.Source)); + assert_param(IS_LPTIM_CLOCK_PRESCALER(hlptim->Init.Clock.Prescaler)); + if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) + { + assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity)); + } + assert_param(IS_LPTIM_TRG_SOURCE(hlptim->Init.Trigger.Source)); + if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE) + { + assert_param(IS_LPTIM_EXT_TRG_POLARITY(hlptim->Init.Trigger.ActiveEdge)); + } + if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC) + { + assert_param(IS_LPTIM_TRIG_SAMPLE_TIME(hlptim->Init.Trigger.SampleTime)); + assert_param(IS_LPTIM_CLOCK_SAMPLE_TIME(hlptim->Init.UltraLowPowerClock.SampleTime)); + } + assert_param(IS_LPTIM_OUTPUT_POLARITY(hlptim->Init.OutputPolarity)); + assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode)); + assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource)); + + if (hlptim->State == HAL_LPTIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hlptim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + LPTIM_ResetCallback(hlptim); + + if (hlptim->MspInitCallback == NULL) + { + hlptim->MspInitCallback = HAL_LPTIM_MspInit; + } + + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + hlptim->MspInitCallback(hlptim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + HAL_LPTIM_MspInit(hlptim); +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ + } + + /* Change the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Get the LPTIMx CFGR value */ + tmpcfgr = hlptim->Instance->CFGR; + + if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) + { + tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL)); + } + if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE) + { + tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRIGSEL)); + } + if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC) + { + tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_CKFLT)); + } + + /* Clear CKSEL, CKPOL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */ + tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_CKPOL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD | + LPTIM_CFGR_WAVPOL | LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE)); + + /* Set initialization parameters */ + tmpcfgr |= (hlptim->Init.Clock.Source | + hlptim->Init.Clock.Prescaler | + hlptim->Init.OutputPolarity | + hlptim->Init.UpdateMode | + hlptim->Init.CounterSource); + + /* Glitch filters for internal triggers and external inputs are configured + * only if an internal clock source is provided to the LPTIM + */ + if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC) + { + tmpcfgr |= (hlptim->Init.Trigger.SampleTime | + hlptim->Init.UltraLowPowerClock.SampleTime); + } + + /* Configure the active edge or edges used by the counter only if LPTIM is + * clocked by an external clock source + */ + if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM) + { + tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity); + } + + if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE) + { + /* Enable External trigger and set the trigger source */ + tmpcfgr |= (hlptim->Init.Trigger.Source | + hlptim->Init.Trigger.ActiveEdge); + } + + /* Write to LPTIMx CFGR */ + hlptim->Instance->CFGR = tmpcfgr; + + /* Configure LPTIM input sources */ + if (hlptim->Instance == LPTIM1) + { + /* Check LPTIM Input1 and Input2 sources */ + assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source)); + assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source)); + + /* Configure LPTIM Input1 and Input2 sources */ + hlptim->Instance->OR = (hlptim->Init.Input1Source | hlptim->Init.Input2Source); + } + else + { + /* Check LPTIM2 Input1 source */ + assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source)); + + /* Configure LPTIM2 Input1 source */ + hlptim->Instance->OR = hlptim->Init.Input1Source; + } + + /* Change the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief DeInitialize the LPTIM peripheral. + * @param hlptim LPTIM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the LPTIM handle allocation */ + if (hlptim == NULL) + { + return HAL_ERROR; + } + + /* Change the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Disable the LPTIM Peripheral Clock */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) + if (hlptim->MspDeInitCallback == NULL) + { + hlptim->MspDeInitCallback = HAL_LPTIM_MspDeInit; + } + + /* DeInit the low level hardware: CLOCK, NVIC.*/ + hlptim->MspDeInitCallback(hlptim); +#else + /* DeInit the low level hardware: CLOCK, NVIC.*/ + HAL_LPTIM_MspDeInit(hlptim); +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ + + /* Change the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hlptim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Initialize the LPTIM MSP. + * @param hlptim LPTIM handle + * @retval None + */ +__weak void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef *hlptim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hlptim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LPTIM_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitialize LPTIM MSP. + * @param hlptim LPTIM handle + * @retval None + */ +__weak void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef *hlptim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hlptim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LPTIM_MspDeInit could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup LPTIM_Exported_Functions_Group2 LPTIM Start-Stop operation functions + * @brief Start-Stop operation functions. + * +@verbatim + ============================================================================== + ##### LPTIM Start Stop operation functions ##### + ============================================================================== + [..] This section provides functions allowing to: + (+) Start the PWM mode. + (+) Stop the PWM mode. + (+) Start the One pulse mode. + (+) Stop the One pulse mode. + (+) Start the Set once mode. + (+) Stop the Set once mode. + (+) Start the Encoder mode. + (+) Stop the Encoder mode. + (+) Start the Timeout mode. + (+) Stop the Timeout mode. + (+) Start the Counter mode. + (+) Stop the Counter mode. + + +@endverbatim + * @{ + */ + +/** + * @brief Start the LPTIM PWM generation. + * @param hlptim LPTIM handle + * @param Period Specifies the Autoreload value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @param Pulse Specifies the compare value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_PWM_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + assert_param(IS_LPTIM_PERIOD(Period)); + assert_param(IS_LPTIM_PULSE(Pulse)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Reset WAVE bit to set PWM mode */ + hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE; + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK); + + /* Load the period value in the autoreload register */ + __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period); + + /* Wait for the completion of the write operation to the LPTIM_ARR register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK); + + /* Load the pulse value in the compare register */ + __HAL_LPTIM_COMPARE_SET(hlptim, Pulse); + + /* Wait for the completion of the write operation to the LPTIM_CMP register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Start timer in continuous mode */ + __HAL_LPTIM_START_CONTINUOUS(hlptim); + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the LPTIM PWM generation. + * @param hlptim LPTIM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_PWM_Stop(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Start the LPTIM PWM generation in interrupt mode. + * @param hlptim LPTIM handle + * @param Period Specifies the Autoreload value. + * This parameter must be a value between 0x0000 and 0xFFFF + * @param Pulse Specifies the compare value. + * This parameter must be a value between 0x0000 and 0xFFFF + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_PWM_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + assert_param(IS_LPTIM_PERIOD(Period)); + assert_param(IS_LPTIM_PULSE(Pulse)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Reset WAVE bit to set PWM mode */ + hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE; + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK); + + /* Load the period value in the autoreload register */ + __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period); + + /* Wait for the completion of the write operation to the LPTIM_ARR register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK); + + /* Load the pulse value in the compare register */ + __HAL_LPTIM_COMPARE_SET(hlptim, Pulse); + + /* Wait for the completion of the write operation to the LPTIM_CMP register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Enable Autoreload write complete interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK); + + /* Enable Compare write complete interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPOK); + + /* Enable Autoreload match interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM); + + /* Enable Compare match interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPM); + + /* If external trigger source is used, then enable external trigger interrupt */ + if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE) + { + /* Enable external trigger interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_EXTTRIG); + } + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Start timer in continuous mode */ + __HAL_LPTIM_START_CONTINUOUS(hlptim); + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the LPTIM PWM generation in interrupt mode. + * @param hlptim LPTIM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_PWM_Stop_IT(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Disable Autoreload write complete interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK); + + /* Disable Compare write complete interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPOK); + + /* Disable Autoreload match interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM); + + /* Disable Compare match interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPM); + + /* If external trigger source is used, then disable external trigger interrupt */ + if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE) + { + /* Disable external trigger interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_EXTTRIG); + } + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Start the LPTIM One pulse generation. + * @param hlptim LPTIM handle + * @param Period Specifies the Autoreload value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @param Pulse Specifies the compare value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_OnePulse_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + assert_param(IS_LPTIM_PERIOD(Period)); + assert_param(IS_LPTIM_PULSE(Pulse)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Reset WAVE bit to set one pulse mode */ + hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE; + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK); + + /* Load the period value in the autoreload register */ + __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period); + + /* Wait for the completion of the write operation to the LPTIM_ARR register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK); + + /* Load the pulse value in the compare register */ + __HAL_LPTIM_COMPARE_SET(hlptim, Pulse); + + /* Wait for the completion of the write operation to the LPTIM_CMP register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Start timer in single (one shot) mode */ + __HAL_LPTIM_START_SINGLE(hlptim); + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the LPTIM One pulse generation. + * @param hlptim LPTIM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_OnePulse_Stop(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Start the LPTIM One pulse generation in interrupt mode. + * @param hlptim LPTIM handle + * @param Period Specifies the Autoreload value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @param Pulse Specifies the compare value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_OnePulse_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + assert_param(IS_LPTIM_PERIOD(Period)); + assert_param(IS_LPTIM_PULSE(Pulse)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Reset WAVE bit to set one pulse mode */ + hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE; + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK); + + /* Load the period value in the autoreload register */ + __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period); + + /* Wait for the completion of the write operation to the LPTIM_ARR register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK); + + /* Load the pulse value in the compare register */ + __HAL_LPTIM_COMPARE_SET(hlptim, Pulse); + + /* Wait for the completion of the write operation to the LPTIM_CMP register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Enable Autoreload write complete interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK); + + /* Enable Compare write complete interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPOK); + + /* Enable Autoreload match interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM); + + /* Enable Compare match interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPM); + + /* If external trigger source is used, then enable external trigger interrupt */ + if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE) + { + /* Enable external trigger interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_EXTTRIG); + } + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Start timer in single (one shot) mode */ + __HAL_LPTIM_START_SINGLE(hlptim); + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the LPTIM One pulse generation in interrupt mode. + * @param hlptim LPTIM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_OnePulse_Stop_IT(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Disable Autoreload write complete interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK); + + /* Disable Compare write complete interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPOK); + + /* Disable Autoreload match interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM); + + /* Disable Compare match interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPM); + + /* If external trigger source is used, then disable external trigger interrupt */ + if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE) + { + /* Disable external trigger interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_EXTTRIG); + } + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Start the LPTIM in Set once mode. + * @param hlptim LPTIM handle + * @param Period Specifies the Autoreload value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @param Pulse Specifies the compare value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_SetOnce_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + assert_param(IS_LPTIM_PERIOD(Period)); + assert_param(IS_LPTIM_PULSE(Pulse)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Set WAVE bit to enable the set once mode */ + hlptim->Instance->CFGR |= LPTIM_CFGR_WAVE; + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK); + + /* Load the period value in the autoreload register */ + __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period); + + /* Wait for the completion of the write operation to the LPTIM_ARR register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK); + + /* Load the pulse value in the compare register */ + __HAL_LPTIM_COMPARE_SET(hlptim, Pulse); + + /* Wait for the completion of the write operation to the LPTIM_CMP register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Start timer in single (one shot) mode */ + __HAL_LPTIM_START_SINGLE(hlptim); + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the LPTIM Set once mode. + * @param hlptim LPTIM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_SetOnce_Stop(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Start the LPTIM Set once mode in interrupt mode. + * @param hlptim LPTIM handle + * @param Period Specifies the Autoreload value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @param Pulse Specifies the compare value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_SetOnce_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Pulse) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + assert_param(IS_LPTIM_PERIOD(Period)); + assert_param(IS_LPTIM_PULSE(Pulse)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Set WAVE bit to enable the set once mode */ + hlptim->Instance->CFGR |= LPTIM_CFGR_WAVE; + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK); + + /* Load the period value in the autoreload register */ + __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period); + + /* Wait for the completion of the write operation to the LPTIM_ARR register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK); + + /* Load the pulse value in the compare register */ + __HAL_LPTIM_COMPARE_SET(hlptim, Pulse); + + /* Wait for the completion of the write operation to the LPTIM_CMP register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Enable Autoreload write complete interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK); + + /* Enable Compare write complete interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPOK); + + /* Enable Autoreload match interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM); + + /* Enable Compare match interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPM); + + /* If external trigger source is used, then enable external trigger interrupt */ + if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE) + { + /* Enable external trigger interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_EXTTRIG); + } + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Start timer in single (one shot) mode */ + __HAL_LPTIM_START_SINGLE(hlptim); + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the LPTIM Set once mode in interrupt mode. + * @param hlptim LPTIM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_SetOnce_Stop_IT(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Disable Autoreload write complete interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK); + + /* Disable Compare write complete interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPOK); + + /* Disable Autoreload match interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM); + + /* Disable Compare match interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPM); + + /* If external trigger source is used, then disable external trigger interrupt */ + if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE) + { + /* Disable external trigger interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_EXTTRIG); + } + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Start the Encoder interface. + * @param hlptim LPTIM handle + * @param Period Specifies the Autoreload value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_Encoder_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period) +{ + uint32_t tmpcfgr; + + /* Check the parameters */ + assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance)); + assert_param(IS_LPTIM_PERIOD(Period)); + assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC); + assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1); + assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Get the LPTIMx CFGR value */ + tmpcfgr = hlptim->Instance->CFGR; + + /* Clear CKPOL bits */ + tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL); + + /* Set Input polarity */ + tmpcfgr |= hlptim->Init.UltraLowPowerClock.Polarity; + + /* Write to LPTIMx CFGR */ + hlptim->Instance->CFGR = tmpcfgr; + + /* Set ENC bit to enable the encoder interface */ + hlptim->Instance->CFGR |= LPTIM_CFGR_ENC; + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK); + + /* Load the period value in the autoreload register */ + __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period); + + /* Wait for the completion of the write operation to the LPTIM_ARR register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Start timer in continuous mode */ + __HAL_LPTIM_START_CONTINUOUS(hlptim); + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the Encoder interface. + * @param hlptim LPTIM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Reset ENC bit to disable the encoder interface */ + hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC; + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Start the Encoder interface in interrupt mode. + * @param hlptim LPTIM handle + * @param Period Specifies the Autoreload value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_Encoder_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period) +{ + uint32_t tmpcfgr; + + /* Check the parameters */ + assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance)); + assert_param(IS_LPTIM_PERIOD(Period)); + assert_param(hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC); + assert_param(hlptim->Init.Clock.Prescaler == LPTIM_PRESCALER_DIV1); + assert_param(IS_LPTIM_CLOCK_POLARITY(hlptim->Init.UltraLowPowerClock.Polarity)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Configure edge sensitivity for encoder mode */ + /* Get the LPTIMx CFGR value */ + tmpcfgr = hlptim->Instance->CFGR; + + /* Clear CKPOL bits */ + tmpcfgr &= (uint32_t)(~LPTIM_CFGR_CKPOL); + + /* Set Input polarity */ + tmpcfgr |= hlptim->Init.UltraLowPowerClock.Polarity; + + /* Write to LPTIMx CFGR */ + hlptim->Instance->CFGR = tmpcfgr; + + /* Set ENC bit to enable the encoder interface */ + hlptim->Instance->CFGR |= LPTIM_CFGR_ENC; + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK); + + /* Load the period value in the autoreload register */ + __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period); + + /* Wait for the completion of the write operation to the LPTIM_ARR register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Enable "switch to down direction" interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_DOWN); + + /* Enable "switch to up direction" interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_UP); + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Start timer in continuous mode */ + __HAL_LPTIM_START_CONTINUOUS(hlptim); + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the Encoder interface in interrupt mode. + * @param hlptim LPTIM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_Encoder_Stop_IT(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_ENCODER_INTERFACE_INSTANCE(hlptim->Instance)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Reset ENC bit to disable the encoder interface */ + hlptim->Instance->CFGR &= ~LPTIM_CFGR_ENC; + + /* Disable "switch to down direction" interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_DOWN); + + /* Disable "switch to up direction" interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_UP); + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Start the Timeout function. + * @note The first trigger event will start the timer, any successive + * trigger event will reset the counter and the timer restarts. + * @param hlptim LPTIM handle + * @param Period Specifies the Autoreload value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @param Timeout Specifies the TimeOut value to reset the counter. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Timeout) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + assert_param(IS_LPTIM_PERIOD(Period)); + assert_param(IS_LPTIM_PULSE(Timeout)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Set TIMOUT bit to enable the timeout function */ + hlptim->Instance->CFGR |= LPTIM_CFGR_TIMOUT; + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK); + + /* Load the period value in the autoreload register */ + __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period); + + /* Wait for the completion of the write operation to the LPTIM_ARR register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK); + + /* Load the Timeout value in the compare register */ + __HAL_LPTIM_COMPARE_SET(hlptim, Timeout); + + /* Wait for the completion of the write operation to the LPTIM_CMP register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Start timer in continuous mode */ + __HAL_LPTIM_START_CONTINUOUS(hlptim); + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the Timeout function. + * @param hlptim LPTIM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_TimeOut_Stop(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Reset TIMOUT bit to enable the timeout function */ + hlptim->Instance->CFGR &= ~LPTIM_CFGR_TIMOUT; + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Start the Timeout function in interrupt mode. + * @note The first trigger event will start the timer, any successive + * trigger event will reset the counter and the timer restarts. + * @param hlptim LPTIM handle + * @param Period Specifies the Autoreload value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @param Timeout Specifies the TimeOut value to reset the counter. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_TimeOut_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period, uint32_t Timeout) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + assert_param(IS_LPTIM_PERIOD(Period)); + assert_param(IS_LPTIM_PULSE(Timeout)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */ + __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(hlptim->Instance); + + /* Set TIMOUT bit to enable the timeout function */ + hlptim->Instance->CFGR |= LPTIM_CFGR_TIMOUT; + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK); + + /* Load the period value in the autoreload register */ + __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period); + + /* Wait for the completion of the write operation to the LPTIM_ARR register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK); + + /* Load the Timeout value in the compare register */ + __HAL_LPTIM_COMPARE_SET(hlptim, Timeout); + + /* Wait for the completion of the write operation to the LPTIM_CMP register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Enable Compare match interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMPM); + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Start timer in continuous mode */ + __HAL_LPTIM_START_CONTINUOUS(hlptim); + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the Timeout function in interrupt mode. + * @param hlptim LPTIM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_TimeOut_Stop_IT(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Disable EXTI Line interrupt on the LPTIM Wake-up Timer */ + __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT(hlptim->Instance); + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Reset TIMOUT bit to enable the timeout function */ + hlptim->Instance->CFGR &= ~LPTIM_CFGR_TIMOUT; + + /* Disable Compare match interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMPM); + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Start the Counter mode. + * @param hlptim LPTIM handle + * @param Period Specifies the Autoreload value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_Counter_Start(LPTIM_HandleTypeDef *hlptim, uint32_t Period) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + assert_param(IS_LPTIM_PERIOD(Period)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */ + if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM) && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL)) + { + /* Check if clock is prescaled */ + assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler)); + /* Set clock prescaler to 0 */ + hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC; + } + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK); + + /* Load the period value in the autoreload register */ + __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period); + + /* Wait for the completion of the write operation to the LPTIM_ARR register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Start timer in continuous mode */ + __HAL_LPTIM_START_CONTINUOUS(hlptim); + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the Counter mode. + * @param hlptim LPTIM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_Counter_Stop(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Start the Counter mode in interrupt mode. + * @param hlptim LPTIM handle + * @param Period Specifies the Autoreload value. + * This parameter must be a value between 0x0000 and 0xFFFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_Counter_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Period) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + assert_param(IS_LPTIM_PERIOD(Period)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Enable EXTI Line interrupt on the LPTIM Wake-up Timer */ + __HAL_LPTIM_WAKEUPTIMER_EXTI_ENABLE_IT(hlptim->Instance); + + /* If clock source is not ULPTIM clock and counter source is external, then it must not be prescaled */ + if ((hlptim->Init.Clock.Source != LPTIM_CLOCKSOURCE_ULPTIM) && (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL)) + { + /* Check if clock is prescaled */ + assert_param(IS_LPTIM_CLOCK_PRESCALERDIV1(hlptim->Init.Clock.Prescaler)); + /* Set clock prescaler to 0 */ + hlptim->Instance->CFGR &= ~LPTIM_CFGR_PRESC; + } + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Clear flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK); + + /* Load the period value in the autoreload register */ + __HAL_LPTIM_AUTORELOAD_SET(hlptim, Period); + + /* Wait for the completion of the write operation to the LPTIM_ARR register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Enable Autoreload write complete interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARROK); + + /* Enable Autoreload match interrupt */ + __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_ARRM); + + /* Enable the Peripheral */ + __HAL_LPTIM_ENABLE(hlptim); + + /* Start timer in continuous mode */ + __HAL_LPTIM_START_CONTINUOUS(hlptim); + + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the Counter mode in interrupt mode. + * @param hlptim LPTIM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LPTIM_Counter_Stop_IT(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + + /* Set the LPTIM state */ + hlptim->State = HAL_LPTIM_STATE_BUSY; + + /* Disable EXTI Line interrupt on the LPTIM Wake-up Timer */ + __HAL_LPTIM_WAKEUPTIMER_EXTI_DISABLE_IT(hlptim->Instance); + + /* Disable the Peripheral */ + __HAL_LPTIM_DISABLE(hlptim); + + if (HAL_LPTIM_GetState(hlptim) == HAL_LPTIM_STATE_TIMEOUT) + { + return HAL_TIMEOUT; + } + + /* Disable Autoreload write complete interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARROK); + + /* Disable Autoreload match interrupt */ + __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_ARRM); + /* Change the TIM state*/ + hlptim->State = HAL_LPTIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup LPTIM_Exported_Functions_Group3 LPTIM Read operation functions + * @brief Read operation functions. + * +@verbatim + ============================================================================== + ##### LPTIM Read operation functions ##### + ============================================================================== +[..] This section provides LPTIM Reading functions. + (+) Read the counter value. + (+) Read the period (Auto-reload) value. + (+) Read the pulse (Compare)value. +@endverbatim + * @{ + */ + +/** + * @brief Return the current counter value. + * @param hlptim LPTIM handle + * @retval Counter value. + */ +uint32_t HAL_LPTIM_ReadCounter(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + + return (hlptim->Instance->CNT); +} + +/** + * @brief Return the current Autoreload (Period) value. + * @param hlptim LPTIM handle + * @retval Autoreload value. + */ +uint32_t HAL_LPTIM_ReadAutoReload(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + + return (hlptim->Instance->ARR); +} + +/** + * @brief Return the current Compare (Pulse) value. + * @param hlptim LPTIM handle + * @retval Compare value. + */ +uint32_t HAL_LPTIM_ReadCompare(LPTIM_HandleTypeDef *hlptim) +{ + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(hlptim->Instance)); + + return (hlptim->Instance->CMP); +} + +/** + * @} + */ + +/** @defgroup LPTIM_Exported_Functions_Group4 LPTIM IRQ handler and callbacks + * @brief LPTIM IRQ handler. + * +@verbatim + ============================================================================== + ##### LPTIM IRQ handler and callbacks ##### + ============================================================================== +[..] This section provides LPTIM IRQ handler and callback functions called within + the IRQ handler: + (+) LPTIM interrupt request handler + (+) Compare match Callback + (+) Auto-reload match Callback + (+) External trigger event detection Callback + (+) Compare register write complete Callback + (+) Auto-reload register write complete Callback + (+) Up-counting direction change Callback + (+) Down-counting direction change Callback + +@endverbatim + * @{ + */ + +/** + * @brief Handle LPTIM interrupt request. + * @param hlptim LPTIM handle + * @retval None + */ +void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim) +{ + /* Compare match interrupt */ + if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPM) != RESET) + { + if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPM) != RESET) + { + /* Clear Compare match flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPM); + + /* Compare match Callback */ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) + hlptim->CompareMatchCallback(hlptim); +#else + HAL_LPTIM_CompareMatchCallback(hlptim); +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ + } + } + + /* Autoreload match interrupt */ + if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET) + { + if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET) + { + /* Clear Autoreload match flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM); + + /* Autoreload match Callback */ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) + hlptim->AutoReloadMatchCallback(hlptim); +#else + HAL_LPTIM_AutoReloadMatchCallback(hlptim); +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ + } + } + + /* Trigger detected interrupt */ + if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET) + { + if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET) + { + /* Clear Trigger detected flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG); + + /* Trigger detected callback */ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) + hlptim->TriggerCallback(hlptim); +#else + HAL_LPTIM_TriggerCallback(hlptim); +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ + } + } + + /* Compare write interrupt */ + if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMPOK) != RESET) + { + if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMPOK) != RESET) + { + /* Clear Compare write flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK); + + /* Compare write Callback */ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) + hlptim->CompareWriteCallback(hlptim); +#else + HAL_LPTIM_CompareWriteCallback(hlptim); +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ + } + } + + /* Autoreload write interrupt */ + if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET) + { + if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET) + { + /* Clear Autoreload write flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK); + + /* Autoreload write Callback */ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) + hlptim->AutoReloadWriteCallback(hlptim); +#else + HAL_LPTIM_AutoReloadWriteCallback(hlptim); +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ + } + } + + /* Direction counter changed from Down to Up interrupt */ + if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET) + { + if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET) + { + /* Clear Direction counter changed from Down to Up flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP); + + /* Direction counter changed from Down to Up Callback */ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) + hlptim->DirectionUpCallback(hlptim); +#else + HAL_LPTIM_DirectionUpCallback(hlptim); +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ + } + } + + /* Direction counter changed from Up to Down interrupt */ + if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET) + { + if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET) + { + /* Clear Direction counter changed from Up to Down flag */ + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN); + + /* Direction counter changed from Up to Down Callback */ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) + hlptim->DirectionDownCallback(hlptim); +#else + HAL_LPTIM_DirectionDownCallback(hlptim); +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ + } + } +} + +/** + * @brief Compare match callback in non-blocking mode. + * @param hlptim LPTIM handle + * @retval None + */ +__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hlptim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LPTIM_CompareMatchCallback could be implemented in the user file + */ +} + +/** + * @brief Autoreload match callback in non-blocking mode. + * @param hlptim LPTIM handle + * @retval None + */ +__weak void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hlptim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LPTIM_AutoReloadMatchCallback could be implemented in the user file + */ +} + +/** + * @brief Trigger detected callback in non-blocking mode. + * @param hlptim LPTIM handle + * @retval None + */ +__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hlptim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LPTIM_TriggerCallback could be implemented in the user file + */ +} + +/** + * @brief Compare write callback in non-blocking mode. + * @param hlptim LPTIM handle + * @retval None + */ +__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hlptim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LPTIM_CompareWriteCallback could be implemented in the user file + */ +} + +/** + * @brief Autoreload write callback in non-blocking mode. + * @param hlptim LPTIM handle + * @retval None + */ +__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hlptim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file + */ +} + +/** + * @brief Direction counter changed from Down to Up callback in non-blocking mode. + * @param hlptim LPTIM handle + * @retval None + */ +__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hlptim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LPTIM_DirectionUpCallback could be implemented in the user file + */ +} + +/** + * @brief Direction counter changed from Up to Down callback in non-blocking mode. + * @param hlptim LPTIM handle + * @retval None + */ +__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hlptim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_LPTIM_DirectionDownCallback could be implemented in the user file + */ +} + +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User LPTIM callback to be used instead of the weak predefined callback + * @param hlptim LPTIM handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_LPTIM_MSPINIT_CB_ID LPTIM Base Msp Init Callback ID + * @arg @ref HAL_LPTIM_MSPDEINIT_CB_ID LPTIM Base Msp DeInit Callback ID + * @arg @ref HAL_LPTIM_COMPARE_MATCH_CB_ID Compare match Callback ID + * @arg @ref HAL_LPTIM_AUTORELOAD_MATCH_CB_ID Auto-reload match Callback ID + * @arg @ref HAL_LPTIM_TRIGGER_CB_ID External trigger event detection Callback ID + * @arg @ref HAL_LPTIM_COMPARE_WRITE_CB_ID Compare register write complete Callback ID + * @arg @ref HAL_LPTIM_AUTORELOAD_WRITE_CB_ID Auto-reload register write complete Callback ID + * @arg @ref HAL_LPTIM_DIRECTION_UP_CB_ID Up-counting direction change Callback ID + * @arg @ref HAL_LPTIM_DIRECTION_DOWN_CB_ID Down-counting direction change Callback ID + * @param pCallback pointer to the callback function + * @retval status + */ +HAL_StatusTypeDef HAL_LPTIM_RegisterCallback(LPTIM_HandleTypeDef *hlptim, + HAL_LPTIM_CallbackIDTypeDef CallbackID, + pLPTIM_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hlptim); + + if (hlptim->State == HAL_LPTIM_STATE_READY) + { + switch (CallbackID) + { + case HAL_LPTIM_MSPINIT_CB_ID : + hlptim->MspInitCallback = pCallback; + break; + + case HAL_LPTIM_MSPDEINIT_CB_ID : + hlptim->MspDeInitCallback = pCallback; + break; + + case HAL_LPTIM_COMPARE_MATCH_CB_ID : + hlptim->CompareMatchCallback = pCallback; + break; + + case HAL_LPTIM_AUTORELOAD_MATCH_CB_ID : + hlptim->AutoReloadMatchCallback = pCallback; + break; + + case HAL_LPTIM_TRIGGER_CB_ID : + hlptim->TriggerCallback = pCallback; + break; + + case HAL_LPTIM_COMPARE_WRITE_CB_ID : + hlptim->CompareWriteCallback = pCallback; + break; + + case HAL_LPTIM_AUTORELOAD_WRITE_CB_ID : + hlptim->AutoReloadWriteCallback = pCallback; + break; + + case HAL_LPTIM_DIRECTION_UP_CB_ID : + hlptim->DirectionUpCallback = pCallback; + break; + + case HAL_LPTIM_DIRECTION_DOWN_CB_ID : + hlptim->DirectionDownCallback = pCallback; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (hlptim->State == HAL_LPTIM_STATE_RESET) + { + switch (CallbackID) + { + case HAL_LPTIM_MSPINIT_CB_ID : + hlptim->MspInitCallback = pCallback; + break; + + case HAL_LPTIM_MSPDEINIT_CB_ID : + hlptim->MspDeInitCallback = pCallback; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hlptim); + + return status; +} + +/** + * @brief Unregister a LPTIM callback + * LLPTIM callback is redirected to the weak predefined callback + * @param hlptim LPTIM handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_LPTIM_MSPINIT_CB_ID LPTIM Base Msp Init Callback ID + * @arg @ref HAL_LPTIM_MSPDEINIT_CB_ID LPTIM Base Msp DeInit Callback ID + * @arg @ref HAL_LPTIM_COMPARE_MATCH_CB_ID Compare match Callback ID + * @arg @ref HAL_LPTIM_AUTORELOAD_MATCH_CB_ID Auto-reload match Callback ID + * @arg @ref HAL_LPTIM_TRIGGER_CB_ID External trigger event detection Callback ID + * @arg @ref HAL_LPTIM_COMPARE_WRITE_CB_ID Compare register write complete Callback ID + * @arg @ref HAL_LPTIM_AUTORELOAD_WRITE_CB_ID Auto-reload register write complete Callback ID + * @arg @ref HAL_LPTIM_DIRECTION_UP_CB_ID Up-counting direction change Callback ID + * @arg @ref HAL_LPTIM_DIRECTION_DOWN_CB_ID Down-counting direction change Callback ID + * @retval status + */ +HAL_StatusTypeDef HAL_LPTIM_UnRegisterCallback(LPTIM_HandleTypeDef *hlptim, + HAL_LPTIM_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hlptim); + + if (hlptim->State == HAL_LPTIM_STATE_READY) + { + switch (CallbackID) + { + case HAL_LPTIM_MSPINIT_CB_ID : + hlptim->MspInitCallback = HAL_LPTIM_MspInit; /* Legacy weak MspInit Callback */ + break; + + case HAL_LPTIM_MSPDEINIT_CB_ID : + hlptim->MspDeInitCallback = HAL_LPTIM_MspDeInit; /* Legacy weak Msp DeInit Callback */ + break; + + case HAL_LPTIM_COMPARE_MATCH_CB_ID : + hlptim->CompareMatchCallback = HAL_LPTIM_CompareMatchCallback; /* Legacy weak Compare match Callback */ + break; + + case HAL_LPTIM_AUTORELOAD_MATCH_CB_ID : + hlptim->AutoReloadMatchCallback = HAL_LPTIM_AutoReloadMatchCallback; /* Legacy weak Auto-reload match Callback */ + break; + + case HAL_LPTIM_TRIGGER_CB_ID : + hlptim->TriggerCallback = HAL_LPTIM_TriggerCallback; /* Legacy weak External trigger event detection Callback */ + break; + + case HAL_LPTIM_COMPARE_WRITE_CB_ID : + hlptim->CompareWriteCallback = HAL_LPTIM_CompareWriteCallback; /* Legacy weak Compare register write complete Callback */ + break; + + case HAL_LPTIM_AUTORELOAD_WRITE_CB_ID : + hlptim->AutoReloadWriteCallback = HAL_LPTIM_AutoReloadWriteCallback; /* Legacy weak Auto-reload register write complete Callback */ + break; + + case HAL_LPTIM_DIRECTION_UP_CB_ID : + hlptim->DirectionUpCallback = HAL_LPTIM_DirectionUpCallback; /* Legacy weak Up-counting direction change Callback */ + break; + + case HAL_LPTIM_DIRECTION_DOWN_CB_ID : + hlptim->DirectionDownCallback = HAL_LPTIM_DirectionDownCallback; /* Legacy weak Down-counting direction change Callback */ + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (hlptim->State == HAL_LPTIM_STATE_RESET) + { + switch (CallbackID) + { + case HAL_LPTIM_MSPINIT_CB_ID : + hlptim->MspInitCallback = HAL_LPTIM_MspInit; /* Legacy weak MspInit Callback */ + break; + + case HAL_LPTIM_MSPDEINIT_CB_ID : + hlptim->MspDeInitCallback = HAL_LPTIM_MspDeInit; /* Legacy weak Msp DeInit Callback */ + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hlptim); + + return status; +} +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup LPTIM_Group5 Peripheral State functions + * @brief Peripheral State functions. + * +@verbatim + ============================================================================== + ##### Peripheral State functions ##### + ============================================================================== + [..] + This subsection permits to get in run-time the status of the peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Return the LPTIM handle state. + * @param hlptim LPTIM handle + * @retval HAL state + */ +HAL_LPTIM_StateTypeDef HAL_LPTIM_GetState(LPTIM_HandleTypeDef *hlptim) +{ + /* Return LPTIM handle state */ + return hlptim->State; +} + +/** + * @} + */ + + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup LPTIM_Private_Functions LPTIM Private Functions + * @{ + */ +#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1) +/** + * @brief Reset interrupt callbacks to the legacy weak callbacks. + * @param lptim pointer to a LPTIM_HandleTypeDef structure that contains + * the configuration information for LPTIM module. + * @retval None + */ +static void LPTIM_ResetCallback(LPTIM_HandleTypeDef *lptim) +{ + /* Reset the LPTIM callback to the legacy weak callbacks */ + lptim->CompareMatchCallback = HAL_LPTIM_CompareMatchCallback; /* Compare match Callback */ + lptim->AutoReloadMatchCallback = HAL_LPTIM_AutoReloadMatchCallback; /* Auto-reload match Callback */ + lptim->TriggerCallback = HAL_LPTIM_TriggerCallback; /* External trigger event detection Callback */ + lptim->CompareWriteCallback = HAL_LPTIM_CompareWriteCallback; /* Compare register write complete Callback */ + lptim->AutoReloadWriteCallback = HAL_LPTIM_AutoReloadWriteCallback; /* Auto-reload register write complete Callback */ + lptim->DirectionUpCallback = HAL_LPTIM_DirectionUpCallback; /* Up-counting direction change Callback */ + lptim->DirectionDownCallback = HAL_LPTIM_DirectionDownCallback; /* Down-counting direction change Callback */ +} +#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */ + +/** + * @brief LPTimer Wait for flag set + * @param hlptim pointer to a LPTIM_HandleTypeDef structure that contains + * the configuration information for LPTIM module. + * @param flag The lptim flag + * @retval HAL status + */ +static HAL_StatusTypeDef LPTIM_WaitForFlag(LPTIM_HandleTypeDef *hlptim, uint32_t flag) +{ + HAL_StatusTypeDef result = HAL_OK; + uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL); + do + { + count--; + if (count == 0UL) + { + result = HAL_TIMEOUT; + } + } + while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL)); + + return result; +} + +/** + * @brief Disable LPTIM HW instance. + * @param hlptim pointer to a LPTIM_HandleTypeDef structure that contains + * the configuration information for LPTIM module. + * @note The following sequence is required to solve LPTIM disable HW limitation. + * Please check Errata Sheet ES0335 for more details under "MCU may remain + * stuck in LPTIM interrupt when entering Stop mode" section. + * @retval None + */ +void LPTIM_Disable(LPTIM_HandleTypeDef *hlptim) +{ + uint32_t tmpclksource = 0; + uint32_t tmpIER; + uint32_t tmpCFGR; + uint32_t tmpCMP; + uint32_t tmpARR; + uint32_t tmpOR; + + __disable_irq(); + + /*********** Save LPTIM Config ***********/ + /* Save LPTIM source clock */ + switch ((uint32_t)hlptim->Instance) + { + case LPTIM1_BASE: + tmpclksource = __HAL_RCC_GET_LPTIM1_SOURCE(); + break; +#if defined(LPTIM2) + case LPTIM2_BASE: + tmpclksource = __HAL_RCC_GET_LPTIM2_SOURCE(); + break; +#endif /* LPTIM2 */ + default: + break; + } + + /* Save LPTIM configuration registers */ + tmpIER = hlptim->Instance->IER; + tmpCFGR = hlptim->Instance->CFGR; + tmpCMP = hlptim->Instance->CMP; + tmpARR = hlptim->Instance->ARR; + tmpOR = hlptim->Instance->OR; + + /*********** Reset LPTIM ***********/ + switch ((uint32_t)hlptim->Instance) + { + case LPTIM1_BASE: + __HAL_RCC_LPTIM1_FORCE_RESET(); + __HAL_RCC_LPTIM1_RELEASE_RESET(); + break; +#if defined(LPTIM2) + case LPTIM2_BASE: + __HAL_RCC_LPTIM2_FORCE_RESET(); + __HAL_RCC_LPTIM2_RELEASE_RESET(); + break; +#endif /* LPTIM2 */ + default: + break; + } + + /*********** Restore LPTIM Config ***********/ + if ((tmpCMP != 0UL) || (tmpARR != 0UL)) + { + /* Force LPTIM source kernel clock from APB */ + switch ((uint32_t)hlptim->Instance) + { + case LPTIM1_BASE: + __HAL_RCC_LPTIM1_CONFIG(RCC_LPTIM1CLKSOURCE_PCLK1); + break; +#if defined(LPTIM2) + case LPTIM2_BASE: + __HAL_RCC_LPTIM2_CONFIG(RCC_LPTIM2CLKSOURCE_PCLK1); + break; +#endif /* LPTIM2 */ + default: + break; + } + + if (tmpCMP != 0UL) + { + /* Restore CMP register (LPTIM should be enabled first) */ + hlptim->Instance->CR |= LPTIM_CR_ENABLE; + hlptim->Instance->CMP = tmpCMP; + + /* Wait for the completion of the write operation to the LPTIM_CMP register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMPOK) == HAL_TIMEOUT) + { + hlptim->State = HAL_LPTIM_STATE_TIMEOUT; + } + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMPOK); + } + + if (tmpARR != 0UL) + { + /* Restore ARR register (LPTIM should be enabled first) */ + hlptim->Instance->CR |= LPTIM_CR_ENABLE; + hlptim->Instance->ARR = tmpARR; + + /* Wait for the completion of the write operation to the LPTIM_ARR register */ + if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT) + { + hlptim->State = HAL_LPTIM_STATE_TIMEOUT; + } + + __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK); + } + + /* Restore LPTIM source kernel clock */ + switch ((uint32_t)hlptim->Instance) + { + case LPTIM1_BASE: + __HAL_RCC_LPTIM1_CONFIG(tmpclksource); + break; +#if defined(LPTIM2) + case LPTIM2_BASE: + __HAL_RCC_LPTIM2_CONFIG(tmpclksource); + break; +#endif /* LPTIM2 */ + default: + break; + } + } + + /* Restore configuration registers (LPTIM should be disabled first) */ + hlptim->Instance->CR &= ~(LPTIM_CR_ENABLE); + hlptim->Instance->IER = tmpIER; + hlptim->Instance->CFGR = tmpCFGR; + hlptim->Instance->OR = tmpOR; + + __enable_irq(); +} +/** + * @} + */ +#endif /* LPTIM1 || LPTIM2 */ + +#endif /* HAL_LPTIM_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_msp_template.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_msp_template.c new file mode 100644 index 0000000..19863c2 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_msp_template.c @@ -0,0 +1,101 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_msp_template.c + * @author MCD Application Team + * @brief This file contains the HAL System and Peripheral (PPP) MSP initialization + * and de-initialization functions. + * It should be copied to the application folder and renamed into 'stm32wbxx_hal_msp.c'. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup HAL_MSP HAL MSP + * @brief HAL MSP module. + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** @defgroup HAL_MSP_Private_Functions HAL MSP Private Functions + * @{ + */ + +/** + * @brief Initializes the Global MSP. + * @note This function is called from HAL_Init() function to perform system + * level initialization (GPIOs, clock, DMA, interrupt). + * @retval None + */ +void HAL_MspInit(void) +{ + +} + +/** + * @brief DeInitializes the Global MSP. + * @note This functiona is called from HAL_DeInit() function to perform system + * level de-initialization (GPIOs, clock, DMA, interrupt). + * @retval None + */ +void HAL_MspDeInit(void) +{ + +} + +/** + * @brief Initializes the PPP MSP. + * @note This functiona is called from HAL_PPP_Init() function to perform + * peripheral(PPP) system level initialization (GPIOs, clock, DMA, interrupt) + * @retval None + */ +void HAL_PPP_MspInit(void) +{ + +} + +/** + * @brief DeInitializes the PPP MSP. + * @note This functiona is called from HAL_PPP_DeInit() function to perform + * peripheral(PPP) system level de-initialization (GPIOs, clock, DMA, interrupt) + * @retval None + */ +void HAL_PPP_MspDeInit(void) +{ + +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pcd.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pcd.c new file mode 100644 index 0000000..1a13883 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pcd.c @@ -0,0 +1,1869 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_pcd.c + * @author MCD Application Team + * @brief PCD HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the USB Peripheral Controller: + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral Control functions + * + Peripheral State functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The PCD HAL driver can be used as follows: + + (#) Declare a PCD_HandleTypeDef handle structure, for example: + PCD_HandleTypeDef hpcd; + + (#) Fill parameters of Init structure in HCD handle + + (#) Call HAL_PCD_Init() API to initialize the PCD peripheral (Core, Device core, ...) + + (#) Initialize the PCD low level resources through the HAL_PCD_MspInit() API: + (##) Enable the PCD/USB Low Level interface clock using + (+++) __HAL_RCC_USB_CLK_ENABLE(); For USB Device only FS peripheral + + (##) Initialize the related GPIO clocks + (##) Configure PCD pin-out + (##) Configure PCD NVIC interrupt + + (#)Associate the Upper USB device stack to the HAL PCD Driver: + (##) hpcd.pData = pdev; + + (#)Enable PCD transmission and reception: + (##) HAL_PCD_Start(); + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup PCD PCD + * @brief PCD HAL module driver + * @{ + */ + +#ifdef HAL_PCD_MODULE_ENABLED + +#if defined (USB) + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup PCD_Private_Macros PCD Private Macros + * @{ + */ +#define PCD_MIN(a, b) (((a) < (b)) ? (a) : (b)) +#define PCD_MAX(a, b) (((a) > (b)) ? (a) : (b)) +/** + * @} + */ + +/* Private functions prototypes ----------------------------------------------*/ +/** @defgroup PCD_Private_Functions PCD Private Functions + * @{ + */ + +static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd); + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup PCD_Exported_Functions PCD Exported Functions + * @{ + */ + +/** @defgroup PCD_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This section provides functions allowing to: + +@endverbatim + * @{ + */ + +/** + * @brief Initializes the PCD according to the specified + * parameters in the PCD_InitTypeDef and initialize the associated handle. + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd) +{ + uint8_t i; + + /* Check the PCD handle allocation */ + if (hpcd == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance)); + + if (hpcd->State == HAL_PCD_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hpcd->Lock = HAL_UNLOCKED; + +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->SOFCallback = HAL_PCD_SOFCallback; + hpcd->SetupStageCallback = HAL_PCD_SetupStageCallback; + hpcd->ResetCallback = HAL_PCD_ResetCallback; + hpcd->SuspendCallback = HAL_PCD_SuspendCallback; + hpcd->ResumeCallback = HAL_PCD_ResumeCallback; + hpcd->ConnectCallback = HAL_PCD_ConnectCallback; + hpcd->DisconnectCallback = HAL_PCD_DisconnectCallback; + hpcd->DataOutStageCallback = HAL_PCD_DataOutStageCallback; + hpcd->DataInStageCallback = HAL_PCD_DataInStageCallback; + hpcd->ISOOUTIncompleteCallback = HAL_PCD_ISOOUTIncompleteCallback; + hpcd->ISOINIncompleteCallback = HAL_PCD_ISOINIncompleteCallback; + hpcd->LPMCallback = HAL_PCDEx_LPM_Callback; + hpcd->BCDCallback = HAL_PCDEx_BCD_Callback; + + if (hpcd->MspInitCallback == NULL) + { + hpcd->MspInitCallback = HAL_PCD_MspInit; + } + + /* Init the low level hardware */ + hpcd->MspInitCallback(hpcd); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC... */ + HAL_PCD_MspInit(hpcd); +#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */ + } + + hpcd->State = HAL_PCD_STATE_BUSY; + + /* Disable the Interrupts */ + __HAL_PCD_DISABLE(hpcd); + + /* Init endpoints structures */ + for (i = 0U; i < hpcd->Init.dev_endpoints; i++) + { + /* Init ep structure */ + hpcd->IN_ep[i].is_in = 1U; + hpcd->IN_ep[i].num = i; + hpcd->IN_ep[i].tx_fifo_num = i; + /* Control until ep is activated */ + hpcd->IN_ep[i].type = EP_TYPE_CTRL; + hpcd->IN_ep[i].maxpacket = 0U; + hpcd->IN_ep[i].xfer_buff = 0U; + hpcd->IN_ep[i].xfer_len = 0U; + } + + for (i = 0U; i < hpcd->Init.dev_endpoints; i++) + { + hpcd->OUT_ep[i].is_in = 0U; + hpcd->OUT_ep[i].num = i; + /* Control until ep is activated */ + hpcd->OUT_ep[i].type = EP_TYPE_CTRL; + hpcd->OUT_ep[i].maxpacket = 0U; + hpcd->OUT_ep[i].xfer_buff = 0U; + hpcd->OUT_ep[i].xfer_len = 0U; + } + + /* Init Device */ + (void)USB_DevInit(hpcd->Instance, hpcd->Init); + + hpcd->USB_Address = 0U; + hpcd->State = HAL_PCD_STATE_READY; + + /* Activate LPM */ + if (hpcd->Init.lpm_enable == 1U) + { + (void)HAL_PCDEx_ActivateLPM(hpcd); + } + + return HAL_OK; +} + +/** + * @brief DeInitializes the PCD peripheral. + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_DeInit(PCD_HandleTypeDef *hpcd) +{ + /* Check the PCD handle allocation */ + if (hpcd == NULL) + { + return HAL_ERROR; + } + + hpcd->State = HAL_PCD_STATE_BUSY; + + /* Stop Device */ + (void)HAL_PCD_Stop(hpcd); + +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + if (hpcd->MspDeInitCallback == NULL) + { + hpcd->MspDeInitCallback = HAL_PCD_MspDeInit; /* Legacy weak MspDeInit */ + } + + /* DeInit the low level hardware */ + hpcd->MspDeInitCallback(hpcd); +#else + /* DeInit the low level hardware: CLOCK, NVIC.*/ + HAL_PCD_MspDeInit(hpcd); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + + hpcd->State = HAL_PCD_STATE_RESET; + + return HAL_OK; +} + +/** + * @brief Initializes the PCD MSP. + * @param hpcd PCD handle + * @retval None + */ +__weak void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCD_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes PCD MSP. + * @param hpcd PCD handle + * @retval None + */ +__weak void HAL_PCD_MspDeInit(PCD_HandleTypeDef *hpcd) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCD_MspDeInit could be implemented in the user file + */ +} + +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) +/** + * @brief Register a User USB PCD Callback + * To be used instead of the weak predefined callback + * @param hpcd USB PCD handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_PCD_SOF_CB_ID USB PCD SOF callback ID + * @arg @ref HAL_PCD_SETUPSTAGE_CB_ID USB PCD Setup callback ID + * @arg @ref HAL_PCD_RESET_CB_ID USB PCD Reset callback ID + * @arg @ref HAL_PCD_SUSPEND_CB_ID USB PCD Suspend callback ID + * @arg @ref HAL_PCD_RESUME_CB_ID USB PCD Resume callback ID + * @arg @ref HAL_PCD_CONNECT_CB_ID USB PCD Connect callback ID + * @arg @ref HAL_PCD_DISCONNECT_CB_ID OTG PCD Disconnect callback ID + * @arg @ref HAL_PCD_MSPINIT_CB_ID MspDeInit callback ID + * @arg @ref HAL_PCD_MSPDEINIT_CB_ID MspDeInit callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_RegisterCallback(PCD_HandleTypeDef *hpcd, HAL_PCD_CallbackIDTypeDef CallbackID, pPCD_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hpcd); + + if (hpcd->State == HAL_PCD_STATE_READY) + { + switch (CallbackID) + { + case HAL_PCD_SOF_CB_ID : + hpcd->SOFCallback = pCallback; + break; + + case HAL_PCD_SETUPSTAGE_CB_ID : + hpcd->SetupStageCallback = pCallback; + break; + + case HAL_PCD_RESET_CB_ID : + hpcd->ResetCallback = pCallback; + break; + + case HAL_PCD_SUSPEND_CB_ID : + hpcd->SuspendCallback = pCallback; + break; + + case HAL_PCD_RESUME_CB_ID : + hpcd->ResumeCallback = pCallback; + break; + + case HAL_PCD_CONNECT_CB_ID : + hpcd->ConnectCallback = pCallback; + break; + + case HAL_PCD_DISCONNECT_CB_ID : + hpcd->DisconnectCallback = pCallback; + break; + + case HAL_PCD_MSPINIT_CB_ID : + hpcd->MspInitCallback = pCallback; + break; + + case HAL_PCD_MSPDEINIT_CB_ID : + hpcd->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (hpcd->State == HAL_PCD_STATE_RESET) + { + switch (CallbackID) + { + case HAL_PCD_MSPINIT_CB_ID : + hpcd->MspInitCallback = pCallback; + break; + + case HAL_PCD_MSPDEINIT_CB_ID : + hpcd->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hpcd); + return status; +} + +/** + * @brief Unregister an USB PCD Callback + * USB PCD callabck is redirected to the weak predefined callback + * @param hpcd USB PCD handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_PCD_SOF_CB_ID USB PCD SOF callback ID + * @arg @ref HAL_PCD_SETUPSTAGE_CB_ID USB PCD Setup callback ID + * @arg @ref HAL_PCD_RESET_CB_ID USB PCD Reset callback ID + * @arg @ref HAL_PCD_SUSPEND_CB_ID USB PCD Suspend callback ID + * @arg @ref HAL_PCD_RESUME_CB_ID USB PCD Resume callback ID + * @arg @ref HAL_PCD_CONNECT_CB_ID USB PCD Connect callback ID + * @arg @ref HAL_PCD_DISCONNECT_CB_ID OTG PCD Disconnect callback ID + * @arg @ref HAL_PCD_MSPINIT_CB_ID MspDeInit callback ID + * @arg @ref HAL_PCD_MSPDEINIT_CB_ID MspDeInit callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_UnRegisterCallback(PCD_HandleTypeDef *hpcd, HAL_PCD_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hpcd); + + /* Setup Legacy weak Callbacks */ + if (hpcd->State == HAL_PCD_STATE_READY) + { + switch (CallbackID) + { + case HAL_PCD_SOF_CB_ID : + hpcd->SOFCallback = HAL_PCD_SOFCallback; + break; + + case HAL_PCD_SETUPSTAGE_CB_ID : + hpcd->SetupStageCallback = HAL_PCD_SetupStageCallback; + break; + + case HAL_PCD_RESET_CB_ID : + hpcd->ResetCallback = HAL_PCD_ResetCallback; + break; + + case HAL_PCD_SUSPEND_CB_ID : + hpcd->SuspendCallback = HAL_PCD_SuspendCallback; + break; + + case HAL_PCD_RESUME_CB_ID : + hpcd->ResumeCallback = HAL_PCD_ResumeCallback; + break; + + case HAL_PCD_CONNECT_CB_ID : + hpcd->ConnectCallback = HAL_PCD_ConnectCallback; + break; + + case HAL_PCD_DISCONNECT_CB_ID : + hpcd->DisconnectCallback = HAL_PCD_DisconnectCallback; + break; + + case HAL_PCD_MSPINIT_CB_ID : + hpcd->MspInitCallback = HAL_PCD_MspInit; + break; + + case HAL_PCD_MSPDEINIT_CB_ID : + hpcd->MspDeInitCallback = HAL_PCD_MspDeInit; + break; + + default : + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (hpcd->State == HAL_PCD_STATE_RESET) + { + switch (CallbackID) + { + case HAL_PCD_MSPINIT_CB_ID : + hpcd->MspInitCallback = HAL_PCD_MspInit; + break; + + case HAL_PCD_MSPDEINIT_CB_ID : + hpcd->MspDeInitCallback = HAL_PCD_MspDeInit; + break; + + default : + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hpcd); + return status; +} + +/** + * @brief Register USB PCD Data OUT Stage Callback + * To be used instead of the weak HAL_PCD_DataOutStageCallback() predefined callback + * @param hpcd PCD handle + * @param pCallback pointer to the USB PCD Data OUT Stage Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_RegisterDataOutStageCallback(PCD_HandleTypeDef *hpcd, pPCD_DataOutStageCallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hpcd); + + if (hpcd->State == HAL_PCD_STATE_READY) + { + hpcd->DataOutStageCallback = pCallback; + } + else + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hpcd); + + return status; +} + +/** + * @brief UnRegister the USB PCD Data OUT Stage Callback + * USB PCD Data OUT Stage Callback is redirected to the weak HAL_PCD_DataOutStageCallback() predefined callback + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_UnRegisterDataOutStageCallback(PCD_HandleTypeDef *hpcd) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hpcd); + + if (hpcd->State == HAL_PCD_STATE_READY) + { + hpcd->DataOutStageCallback = HAL_PCD_DataOutStageCallback; /* Legacy weak DataOutStageCallback */ + } + else + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hpcd); + + return status; +} + +/** + * @brief Register USB PCD Data IN Stage Callback + * To be used instead of the weak HAL_PCD_DataInStageCallback() predefined callback + * @param hpcd PCD handle + * @param pCallback pointer to the USB PCD Data IN Stage Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_RegisterDataInStageCallback(PCD_HandleTypeDef *hpcd, pPCD_DataInStageCallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hpcd); + + if (hpcd->State == HAL_PCD_STATE_READY) + { + hpcd->DataInStageCallback = pCallback; + } + else + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hpcd); + + return status; +} + +/** + * @brief UnRegister the USB PCD Data IN Stage Callback + * USB PCD Data OUT Stage Callback is redirected to the weak HAL_PCD_DataInStageCallback() predefined callback + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_UnRegisterDataInStageCallback(PCD_HandleTypeDef *hpcd) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hpcd); + + if (hpcd->State == HAL_PCD_STATE_READY) + { + hpcd->DataInStageCallback = HAL_PCD_DataInStageCallback; /* Legacy weak DataInStageCallback */ + } + else + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hpcd); + + return status; +} + +/** + * @brief Register USB PCD Iso OUT incomplete Callback + * To be used instead of the weak HAL_PCD_ISOOUTIncompleteCallback() predefined callback + * @param hpcd PCD handle + * @param pCallback pointer to the USB PCD Iso OUT incomplete Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_RegisterIsoOutIncpltCallback(PCD_HandleTypeDef *hpcd, pPCD_IsoOutIncpltCallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hpcd); + + if (hpcd->State == HAL_PCD_STATE_READY) + { + hpcd->ISOOUTIncompleteCallback = pCallback; + } + else + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hpcd); + + return status; +} + +/** + * @brief UnRegister the USB PCD Iso OUT incomplete Callback + * USB PCD Iso OUT incomplete Callback is redirected to the weak HAL_PCD_ISOOUTIncompleteCallback() predefined callback + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_UnRegisterIsoOutIncpltCallback(PCD_HandleTypeDef *hpcd) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hpcd); + + if (hpcd->State == HAL_PCD_STATE_READY) + { + hpcd->ISOOUTIncompleteCallback = HAL_PCD_ISOOUTIncompleteCallback; /* Legacy weak ISOOUTIncompleteCallback */ + } + else + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hpcd); + + return status; +} + +/** + * @brief Register USB PCD Iso IN incomplete Callback + * To be used instead of the weak HAL_PCD_ISOINIncompleteCallback() predefined callback + * @param hpcd PCD handle + * @param pCallback pointer to the USB PCD Iso IN incomplete Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_RegisterIsoInIncpltCallback(PCD_HandleTypeDef *hpcd, pPCD_IsoInIncpltCallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hpcd); + + if (hpcd->State == HAL_PCD_STATE_READY) + { + hpcd->ISOINIncompleteCallback = pCallback; + } + else + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hpcd); + + return status; +} + +/** + * @brief UnRegister the USB PCD Iso IN incomplete Callback + * USB PCD Iso IN incomplete Callback is redirected to the weak HAL_PCD_ISOINIncompleteCallback() predefined callback + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_UnRegisterIsoInIncpltCallback(PCD_HandleTypeDef *hpcd) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hpcd); + + if (hpcd->State == HAL_PCD_STATE_READY) + { + hpcd->ISOINIncompleteCallback = HAL_PCD_ISOINIncompleteCallback; /* Legacy weak ISOINIncompleteCallback */ + } + else + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hpcd); + + return status; +} + +/** + * @brief Register USB PCD BCD Callback + * To be used instead of the weak HAL_PCDEx_BCD_Callback() predefined callback + * @param hpcd PCD handle + * @param pCallback pointer to the USB PCD BCD Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_RegisterBcdCallback(PCD_HandleTypeDef *hpcd, pPCD_BcdCallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hpcd); + + if (hpcd->State == HAL_PCD_STATE_READY) + { + hpcd->BCDCallback = pCallback; + } + else + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hpcd); + + return status; +} + +/** + * @brief UnRegister the USB PCD BCD Callback + * USB BCD Callback is redirected to the weak HAL_PCDEx_BCD_Callback() predefined callback + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_UnRegisterBcdCallback(PCD_HandleTypeDef *hpcd) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hpcd); + + if (hpcd->State == HAL_PCD_STATE_READY) + { + hpcd->BCDCallback = HAL_PCDEx_BCD_Callback; /* Legacy weak HAL_PCDEx_BCD_Callback */ + } + else + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hpcd); + + return status; +} + +/** + * @brief Register USB PCD LPM Callback + * To be used instead of the weak HAL_PCDEx_LPM_Callback() predefined callback + * @param hpcd PCD handle + * @param pCallback pointer to the USB PCD LPM Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_RegisterLpmCallback(PCD_HandleTypeDef *hpcd, pPCD_LpmCallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hpcd); + + if (hpcd->State == HAL_PCD_STATE_READY) + { + hpcd->LPMCallback = pCallback; + } + else + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hpcd); + + return status; +} + +/** + * @brief UnRegister the USB PCD LPM Callback + * USB LPM Callback is redirected to the weak HAL_PCDEx_LPM_Callback() predefined callback + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_UnRegisterLpmCallback(PCD_HandleTypeDef *hpcd) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hpcd); + + if (hpcd->State == HAL_PCD_STATE_READY) + { + hpcd->LPMCallback = HAL_PCDEx_LPM_Callback; /* Legacy weak HAL_PCDEx_LPM_Callback */ + } + else + { + /* Update the error code */ + hpcd->ErrorCode |= HAL_PCD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hpcd); + + return status; +} +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup PCD_Exported_Functions_Group2 Input and Output operation functions + * @brief Data transfers functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the PCD data + transfers. + +@endverbatim + * @{ + */ + +/** + * @brief Start the USB device + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd) +{ + __HAL_LOCK(hpcd); + (void)USB_DevConnect(hpcd->Instance); + __HAL_PCD_ENABLE(hpcd); + __HAL_UNLOCK(hpcd); + return HAL_OK; +} + +/** + * @brief Stop the USB device. + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd) +{ + __HAL_LOCK(hpcd); + __HAL_PCD_DISABLE(hpcd); + + (void)USB_StopDevice(hpcd->Instance); + + __HAL_UNLOCK(hpcd); + + return HAL_OK; +} + + +/** + * @brief This function handles PCD interrupt request. + * @param hpcd PCD handle + * @retval HAL status + */ +void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd) +{ + if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR)) + { + /* servicing of the endpoint correct transfer interrupt */ + /* clear of the CTR flag into the sub */ + (void)PCD_EP_ISR_Handler(hpcd); + } + + if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET)) + { + __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET); + +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->ResetCallback(hpcd); +#else + HAL_PCD_ResetCallback(hpcd); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + + (void)HAL_PCD_SetAddress(hpcd, 0U); + } + + if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR)) + { + __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR); + } + + if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR)) + { + __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); + } + + if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP)) + { + hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE); + hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP); + + if (hpcd->LPM_State == LPM_L1) + { + hpcd->LPM_State = LPM_L0; +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE); +#else + HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + } + +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->ResumeCallback(hpcd); +#else + HAL_PCD_ResumeCallback(hpcd); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + + __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP); + } + + if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP)) + { + /* Force low-power mode in the macrocell */ + hpcd->Instance->CNTR |= USB_CNTR_FSUSP; + + /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */ + __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP); + + hpcd->Instance->CNTR |= USB_CNTR_LPMODE; + + if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP) == 0U) + { +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->SuspendCallback(hpcd); +#else + HAL_PCD_SuspendCallback(hpcd); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + } + } + + /* Handle LPM Interrupt */ + if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ)) + { + __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ); + if (hpcd->LPM_State == LPM_L0) + { + /* Force suspend and low-power mode before going to L1 state*/ + hpcd->Instance->CNTR |= USB_CNTR_LPMODE; + hpcd->Instance->CNTR |= USB_CNTR_FSUSP; + + hpcd->LPM_State = LPM_L1; + hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2; +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE); +#else + HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + } + else + { +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->SuspendCallback(hpcd); +#else + HAL_PCD_SuspendCallback(hpcd); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + } + } + + if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF)) + { + __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); + +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->SOFCallback(hpcd); +#else + HAL_PCD_SOFCallback(hpcd); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + } + + if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF)) + { + /* clear ESOF flag in ISTR */ + __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); + } +} + + +/** + * @brief Data OUT stage callback. + * @param hpcd PCD handle + * @param epnum endpoint number + * @retval None + */ +__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + UNUSED(epnum); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCD_DataOutStageCallback could be implemented in the user file + */ +} + +/** + * @brief Data IN stage callback + * @param hpcd PCD handle + * @param epnum endpoint number + * @retval None + */ +__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + UNUSED(epnum); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCD_DataInStageCallback could be implemented in the user file + */ +} +/** + * @brief Setup stage callback + * @param hpcd PCD handle + * @retval None + */ +__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCD_SetupStageCallback could be implemented in the user file + */ +} + +/** + * @brief USB Start Of Frame callback. + * @param hpcd PCD handle + * @retval None + */ +__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCD_SOFCallback could be implemented in the user file + */ +} + +/** + * @brief USB Reset callback. + * @param hpcd PCD handle + * @retval None + */ +__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCD_ResetCallback could be implemented in the user file + */ +} + +/** + * @brief Suspend event callback. + * @param hpcd PCD handle + * @retval None + */ +__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCD_SuspendCallback could be implemented in the user file + */ +} + +/** + * @brief Resume event callback. + * @param hpcd PCD handle + * @retval None + */ +__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCD_ResumeCallback could be implemented in the user file + */ +} + +/** + * @brief Incomplete ISO OUT callback. + * @param hpcd PCD handle + * @param epnum endpoint number + * @retval None + */ +__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + UNUSED(epnum); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file + */ +} + +/** + * @brief Incomplete ISO IN callback. + * @param hpcd PCD handle + * @param epnum endpoint number + * @retval None + */ +__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + UNUSED(epnum); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file + */ +} + +/** + * @brief Connection event callback. + * @param hpcd PCD handle + * @retval None + */ +__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCD_ConnectCallback could be implemented in the user file + */ +} + +/** + * @brief Disconnection event callback. + * @param hpcd PCD handle + * @retval None + */ +__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCD_DisconnectCallback could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup PCD_Exported_Functions_Group3 Peripheral Control functions + * @brief management functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the PCD data + transfers. + +@endverbatim + * @{ + */ + +/** + * @brief Connect the USB device + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_DevConnect(PCD_HandleTypeDef *hpcd) +{ + __HAL_LOCK(hpcd); + (void)USB_DevConnect(hpcd->Instance); + __HAL_UNLOCK(hpcd); + return HAL_OK; +} + +/** + * @brief Disconnect the USB device. + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_DevDisconnect(PCD_HandleTypeDef *hpcd) +{ + __HAL_LOCK(hpcd); + (void)USB_DevDisconnect(hpcd->Instance); + __HAL_UNLOCK(hpcd); + return HAL_OK; +} + +/** + * @brief Set the USB Device address. + * @param hpcd PCD handle + * @param address new device address + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address) +{ + __HAL_LOCK(hpcd); + hpcd->USB_Address = address; + (void)USB_SetDevAddress(hpcd->Instance, address); + __HAL_UNLOCK(hpcd); + return HAL_OK; +} +/** + * @brief Open and configure an endpoint. + * @param hpcd PCD handle + * @param ep_addr endpoint address + * @param ep_mps endpoint max packet size + * @param ep_type endpoint type + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type) +{ + HAL_StatusTypeDef ret = HAL_OK; + PCD_EPTypeDef *ep; + + if ((ep_addr & 0x80U) == 0x80U) + { + ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK]; + ep->is_in = 1U; + } + else + { + ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK]; + ep->is_in = 0U; + } + + ep->num = ep_addr & EP_ADDR_MSK; + ep->maxpacket = ep_mps; + ep->type = ep_type; + + if (ep->is_in != 0U) + { + /* Assign a Tx FIFO */ + ep->tx_fifo_num = ep->num; + } + /* Set initial data PID. */ + if (ep_type == EP_TYPE_BULK) + { + ep->data_pid_start = 0U; + } + + __HAL_LOCK(hpcd); + (void)USB_ActivateEndpoint(hpcd->Instance, ep); + __HAL_UNLOCK(hpcd); + + return ret; +} + +/** + * @brief Deactivate an endpoint. + * @param hpcd PCD handle + * @param ep_addr endpoint address + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr) +{ + PCD_EPTypeDef *ep; + + if ((ep_addr & 0x80U) == 0x80U) + { + ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK]; + ep->is_in = 1U; + } + else + { + ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK]; + ep->is_in = 0U; + } + ep->num = ep_addr & EP_ADDR_MSK; + + __HAL_LOCK(hpcd); + (void)USB_DeactivateEndpoint(hpcd->Instance, ep); + __HAL_UNLOCK(hpcd); + return HAL_OK; +} + + +/** + * @brief Receive an amount of data. + * @param hpcd PCD handle + * @param ep_addr endpoint address + * @param pBuf pointer to the reception buffer + * @param len amount of data to be received + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len) +{ + PCD_EPTypeDef *ep; + + ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK]; + + /*setup and start the Xfer */ + ep->xfer_buff = pBuf; + ep->xfer_len = len; + ep->xfer_count = 0U; + ep->is_in = 0U; + ep->num = ep_addr & EP_ADDR_MSK; + + if ((ep_addr & EP_ADDR_MSK) == 0U) + { + (void)USB_EP0StartXfer(hpcd->Instance, ep); + } + else + { + (void)USB_EPStartXfer(hpcd->Instance, ep); + } + + return HAL_OK; +} + +/** + * @brief Get Received Data Size + * @param hpcd PCD handle + * @param ep_addr endpoint address + * @retval Data Size + */ +uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr) +{ + return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count; +} +/** + * @brief Send an amount of data + * @param hpcd PCD handle + * @param ep_addr endpoint address + * @param pBuf pointer to the transmission buffer + * @param len amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len) +{ + PCD_EPTypeDef *ep; + + ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK]; + + /*setup and start the Xfer */ + ep->xfer_buff = pBuf; + ep->xfer_len = len; + ep->xfer_count = 0U; + ep->is_in = 1U; + ep->num = ep_addr & EP_ADDR_MSK; + + if ((ep_addr & EP_ADDR_MSK) == 0U) + { + (void)USB_EP0StartXfer(hpcd->Instance, ep); + } + else + { + (void)USB_EPStartXfer(hpcd->Instance, ep); + } + + return HAL_OK; +} + +/** + * @brief Set a STALL condition over an endpoint + * @param hpcd PCD handle + * @param ep_addr endpoint address + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr) +{ + PCD_EPTypeDef *ep; + + if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints) + { + return HAL_ERROR; + } + + if ((0x80U & ep_addr) == 0x80U) + { + ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK]; + ep->is_in = 1U; + } + else + { + ep = &hpcd->OUT_ep[ep_addr]; + ep->is_in = 0U; + } + + ep->is_stall = 1U; + ep->num = ep_addr & EP_ADDR_MSK; + + __HAL_LOCK(hpcd); + + (void)USB_EPSetStall(hpcd->Instance, ep); + if ((ep_addr & EP_ADDR_MSK) == 0U) + { + (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup); + } + __HAL_UNLOCK(hpcd); + + return HAL_OK; +} + +/** + * @brief Clear a STALL condition over in an endpoint + * @param hpcd PCD handle + * @param ep_addr endpoint address + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr) +{ + PCD_EPTypeDef *ep; + + if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints) + { + return HAL_ERROR; + } + + if ((0x80U & ep_addr) == 0x80U) + { + ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK]; + ep->is_in = 1U; + } + else + { + ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK]; + ep->is_in = 0U; + } + + ep->is_stall = 0U; + ep->num = ep_addr & EP_ADDR_MSK; + + __HAL_LOCK(hpcd); + (void)USB_EPClearStall(hpcd->Instance, ep); + __HAL_UNLOCK(hpcd); + + return HAL_OK; +} + +/** + * @brief Flush an endpoint + * @param hpcd PCD handle + * @param ep_addr endpoint address + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + UNUSED(ep_addr); + + return HAL_OK; +} + +/** + * @brief Activate remote wakeup signalling + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_ActivateRemoteWakeup(PCD_HandleTypeDef *hpcd) +{ + return (USB_ActivateRemoteWakeup(hpcd->Instance)); +} + +/** + * @brief De-activate remote wakeup signalling. + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCD_DeActivateRemoteWakeup(PCD_HandleTypeDef *hpcd) +{ + return (USB_DeActivateRemoteWakeup(hpcd->Instance)); +} + +/** + * @} + */ + +/** @defgroup PCD_Exported_Functions_Group4 Peripheral State functions + * @brief Peripheral State functions + * +@verbatim + =============================================================================== + ##### Peripheral State functions ##### + =============================================================================== + [..] + This subsection permits to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Return the PCD handle state. + * @param hpcd PCD handle + * @retval HAL state + */ +PCD_StateTypeDef HAL_PCD_GetState(PCD_HandleTypeDef *hpcd) +{ + return hpcd->State; +} + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @addtogroup PCD_Private_Functions + * @{ + */ + + +/** + * @brief This function handles PCD Endpoint interrupt request. + * @param hpcd PCD handle + * @retval HAL status + */ +static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd) +{ + PCD_EPTypeDef *ep; + uint16_t count; + uint16_t wIstr; + uint16_t wEPVal; + uint8_t epindex; + + /* stay in loop while pending interrupts */ + while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U) + { + wIstr = hpcd->Instance->ISTR; + /* extract highest priority endpoint number */ + epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID); + + if (epindex == 0U) + { + /* Decode and service control endpoint interrupt */ + + /* DIR bit = origin of the interrupt */ + if ((wIstr & USB_ISTR_DIR) == 0U) + { + /* DIR = 0 */ + + /* DIR = 0 => IN int */ + /* DIR = 0 implies that (EP_CTR_TX = 1) always */ + PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0); + ep = &hpcd->IN_ep[0]; + + ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num); + ep->xfer_buff += ep->xfer_count; + + /* TX COMPLETE */ +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->DataInStageCallback(hpcd, 0U); +#else + HAL_PCD_DataInStageCallback(hpcd, 0U); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + + if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U)) + { + hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF); + hpcd->USB_Address = 0U; + } + } + else + { + /* DIR = 1 */ + + /* DIR = 1 & CTR_RX => SETUP or OUT int */ + /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */ + ep = &hpcd->OUT_ep[0]; + wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0); + + if ((wEPVal & USB_EP_SETUP) != 0U) + { + /* Get SETUP Packet*/ + ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num); + + USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup, + ep->pmaadress, (uint16_t)ep->xfer_count); + + /* SETUP bit kept frozen while CTR_RX = 1*/ + PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); + + /* Process SETUP Packet*/ +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->SetupStageCallback(hpcd); +#else + HAL_PCD_SetupStageCallback(hpcd); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + } + + else if ((wEPVal & USB_EP_CTR_RX) != 0U) + { + PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); + + /* Get Control Data OUT Packet*/ + ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num); + + if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U)) + { + USB_ReadPMA(hpcd->Instance, ep->xfer_buff, + ep->pmaadress, (uint16_t)ep->xfer_count); + + ep->xfer_buff += ep->xfer_count; + + /* Process Control Data OUT Packet*/ +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->DataOutStageCallback(hpcd, 0U); +#else + HAL_PCD_DataOutStageCallback(hpcd, 0U); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + } + + PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket); + PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID); + } + } + } + else + { + /* Decode and service non control endpoints interrupt */ + + /* process related endpoint register */ + wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex); + if ((wEPVal & USB_EP_CTR_RX) != 0U) + { + /* clear int flag */ + PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex); + ep = &hpcd->OUT_ep[epindex]; + + /* OUT double Buffering*/ + if (ep->doublebuffer == 0U) + { + count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num); + if (count != 0U) + { + USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count); + } + } + else + { + if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U) + { + /*read from endpoint BUF0Addr buffer*/ + count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num); + if (count != 0U) + { + USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count); + } + } + else + { + /*read from endpoint BUF1Addr buffer*/ + count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num); + if (count != 0U) + { + USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count); + } + } + /* free EP OUT Buffer */ + PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U); + } + /*multi-packet on the NON control OUT endpoint*/ + ep->xfer_count += count; + ep->xfer_buff += count; + + if ((ep->xfer_len == 0U) || (count < ep->maxpacket)) + { + /* RX COMPLETE */ +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->DataOutStageCallback(hpcd, ep->num); +#else + HAL_PCD_DataOutStageCallback(hpcd, ep->num); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + } + else + { + (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len); + } + + } /* if((wEPVal & EP_CTR_RX) */ + + if ((wEPVal & USB_EP_CTR_TX) != 0U) + { + ep = &hpcd->IN_ep[epindex]; + + /* clear int flag */ + PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex); + + /*multi-packet on the NON control IN endpoint*/ + ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num); + ep->xfer_buff += ep->xfer_count; + + /* Zero Length Packet? */ + if (ep->xfer_len == 0U) + { + /* TX COMPLETE */ +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->DataInStageCallback(hpcd, ep->num); +#else + HAL_PCD_DataInStageCallback(hpcd, ep->num); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + } + else + { + (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len); + } + } + } + } + return HAL_OK; +} + + +/** + * @} + */ +#endif /* defined (USB) */ +#endif /* HAL_PCD_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pcd_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pcd_ex.c new file mode 100644 index 0000000..77ba282 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pcd_ex.c @@ -0,0 +1,338 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_pcd_ex.c + * @author MCD Application Team + * @brief PCD Extended HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the USB Peripheral Controller: + * + Extended features functions + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup PCDEx PCDEx + * @brief PCD Extended HAL module driver + * @{ + */ + +#ifdef HAL_PCD_MODULE_ENABLED + +#if defined (USB) +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup PCDEx_Exported_Functions PCDEx Exported Functions + * @{ + */ + +/** @defgroup PCDEx_Exported_Functions_Group1 Peripheral Control functions + * @brief PCDEx control functions + * +@verbatim + =============================================================================== + ##### Extended features functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Update FIFO configuration + +@endverbatim + * @{ + */ + +/** + * @brief Configure PMA for EP + * @param hpcd Device instance + * @param ep_addr endpoint address + * @param ep_kind endpoint Kind + * USB_SNG_BUF: Single Buffer used + * USB_DBL_BUF: Double Buffer used + * @param pmaadress: EP address in The PMA: In case of single buffer endpoint + * this parameter is 16-bit value providing the address + * in PMA allocated to endpoint. + * In case of double buffer endpoint this parameter + * is a 32-bit value providing the endpoint buffer 0 address + * in the LSB part of 32-bit value and endpoint buffer 1 address + * in the MSB part of 32-bit value. + * @retval HAL status + */ + +HAL_StatusTypeDef HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, + uint16_t ep_addr, + uint16_t ep_kind, + uint32_t pmaadress) +{ + PCD_EPTypeDef *ep; + + /* initialize ep structure*/ + if ((0x80U & ep_addr) == 0x80U) + { + ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK]; + } + else + { + ep = &hpcd->OUT_ep[ep_addr]; + } + + /* Here we check if the endpoint is single or double Buffer*/ + if (ep_kind == PCD_SNG_BUF) + { + /* Single Buffer */ + ep->doublebuffer = 0U; + /* Configure the PMA */ + ep->pmaadress = (uint16_t)pmaadress; + } + else /* USB_DBL_BUF */ + { + /* Double Buffer Endpoint */ + ep->doublebuffer = 1U; + /* Configure the PMA */ + ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU); + ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16); + } + + return HAL_OK; +} + +/** + * @brief Activate BatteryCharging feature. + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCDEx_ActivateBCD(PCD_HandleTypeDef *hpcd) +{ + USB_TypeDef *USBx = hpcd->Instance; + hpcd->battery_charging_active = 1U; + + /* Enable BCD feature */ + USBx->BCDR |= USB_BCDR_BCDEN; + + /* Enable DCD : Data Contact Detect */ + USBx->BCDR &= ~(USB_BCDR_PDEN); + USBx->BCDR &= ~(USB_BCDR_SDEN); + USBx->BCDR |= USB_BCDR_DCDEN; + + return HAL_OK; +} + +/** + * @brief Deactivate BatteryCharging feature. + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCDEx_DeActivateBCD(PCD_HandleTypeDef *hpcd) +{ + USB_TypeDef *USBx = hpcd->Instance; + hpcd->battery_charging_active = 0U; + + /* Disable BCD feature */ + USBx->BCDR &= ~(USB_BCDR_BCDEN); + + return HAL_OK; +} + +/** + * @brief Handle BatteryCharging Process. + * @param hpcd PCD handle + * @retval HAL status + */ +void HAL_PCDEx_BCD_VBUSDetect(PCD_HandleTypeDef *hpcd) +{ + USB_TypeDef *USBx = hpcd->Instance; + uint32_t tickstart = HAL_GetTick(); + + /* Wait Detect flag or a timeout is happen*/ + while ((USBx->BCDR & USB_BCDR_DCDET) == 0U) + { + /* Check for the Timeout */ + if ((HAL_GetTick() - tickstart) > 1000U) + { +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->BCDCallback(hpcd, PCD_BCD_ERROR); +#else + HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_ERROR); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + + return; + } + } + + HAL_Delay(200U); + + /* Data Pin Contact ? Check Detect flag */ + if ((USBx->BCDR & USB_BCDR_DCDET) == USB_BCDR_DCDET) + { +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->BCDCallback(hpcd, PCD_BCD_CONTACT_DETECTION); +#else + HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_CONTACT_DETECTION); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + } + /* Primary detection: checks if connected to Standard Downstream Port + (without charging capability) */ + USBx->BCDR &= ~(USB_BCDR_DCDEN); + HAL_Delay(50U); + USBx->BCDR |= (USB_BCDR_PDEN); + HAL_Delay(50U); + + /* If Charger detect ? */ + if ((USBx->BCDR & USB_BCDR_PDET) == USB_BCDR_PDET) + { + /* Start secondary detection to check connection to Charging Downstream + Port or Dedicated Charging Port */ + USBx->BCDR &= ~(USB_BCDR_PDEN); + HAL_Delay(50U); + USBx->BCDR |= (USB_BCDR_SDEN); + HAL_Delay(50U); + + /* If CDP ? */ + if ((USBx->BCDR & USB_BCDR_SDET) == USB_BCDR_SDET) + { + /* Dedicated Downstream Port DCP */ +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->BCDCallback(hpcd, PCD_BCD_DEDICATED_CHARGING_PORT); +#else + HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_DEDICATED_CHARGING_PORT); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + } + else + { + /* Charging Downstream Port CDP */ +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->BCDCallback(hpcd, PCD_BCD_CHARGING_DOWNSTREAM_PORT); +#else + HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_CHARGING_DOWNSTREAM_PORT); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + } + } + else /* NO */ + { + /* Standard Downstream Port */ +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->BCDCallback(hpcd, PCD_BCD_STD_DOWNSTREAM_PORT); +#else + HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_STD_DOWNSTREAM_PORT); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ + } + + /* Battery Charging capability discovery finished Start Enumeration */ + (void)HAL_PCDEx_DeActivateBCD(hpcd); +#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U) + hpcd->BCDCallback(hpcd, PCD_BCD_DISCOVERY_COMPLETED); +#else + HAL_PCDEx_BCD_Callback(hpcd, PCD_BCD_DISCOVERY_COMPLETED); +#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */ +} + + +/** + * @brief Activate LPM feature. + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd) +{ + + USB_TypeDef *USBx = hpcd->Instance; + hpcd->lpm_active = 1U; + hpcd->LPM_State = LPM_L0; + + USBx->LPMCSR |= USB_LPMCSR_LMPEN; + USBx->LPMCSR |= USB_LPMCSR_LPMACK; + + return HAL_OK; +} + +/** + * @brief Deactivate LPM feature. + * @param hpcd PCD handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PCDEx_DeActivateLPM(PCD_HandleTypeDef *hpcd) +{ + USB_TypeDef *USBx = hpcd->Instance; + + hpcd->lpm_active = 0U; + + USBx->LPMCSR &= ~(USB_LPMCSR_LMPEN); + USBx->LPMCSR &= ~(USB_LPMCSR_LPMACK); + + return HAL_OK; +} + + + +/** + * @brief Send LPM message to user layer callback. + * @param hpcd PCD handle + * @param msg LPM message + * @retval HAL status + */ +__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + UNUSED(msg); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCDEx_LPM_Callback could be implemented in the user file + */ +} + +/** + * @brief Send BatteryCharging message to user layer callback. + * @param hpcd PCD handle + * @param msg LPM message + * @retval HAL status + */ +__weak void HAL_PCDEx_BCD_Callback(PCD_HandleTypeDef *hpcd, PCD_BCD_MsgTypeDef msg) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpcd); + UNUSED(msg); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PCDEx_BCD_Callback could be implemented in the user file + */ +} + +/** + * @} + */ + +/** + * @} + */ +#endif /* defined (USB) */ +#endif /* HAL_PCD_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pka.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pka.c new file mode 100644 index 0000000..f4ef207 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pka.c @@ -0,0 +1,2438 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_pka.c + * @author MCD Application Team + * @brief PKA HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of public key accelerator(PKA): + * + Initialization and de-initialization functions + * + Start an operation + * + Retrieve the operation result + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The PKA HAL driver can be used as follows: + + (#) Declare a PKA_HandleTypeDef handle structure, for example: PKA_HandleTypeDef hpka; + + (#) Initialize the PKA low level resources by implementing the HAL_PKA_MspInit() API: + (##) Enable the PKA interface clock + (##) NVIC configuration if you need to use interrupt process + (+++) Configure the PKA interrupt priority + (+++) Enable the NVIC PKA IRQ Channel + + (#) Initialize the PKA registers by calling the HAL_PKA_Init() API which trig + HAL_PKA_MspInit(). + + (#) Fill entirely the input structure corresponding to your operation: + For instance: PKA_ModExpInTypeDef for HAL_PKA_ModExp(). + + (#) Execute the operation (in polling or interrupt) and check the returned value. + + (#) Retrieve the result of the operation (For instance, HAL_PKA_ModExp_GetResult for + HAL_PKA_ModExp operation). The function to gather the result is different for each + kind of operation. The correspondence can be found in the following section. + + (#) Call the function HAL_PKA_DeInit() to restore the default configuration which trig + HAL_PKA_MspDeInit(). + + *** High level operation *** + ================================= + [..] + (+) Input structure requires buffers as uint8_t array. + + (+) Output structure requires buffers as uint8_t array. + + (+) Modular exponentiation using: + (++) HAL_PKA_ModExp(). + (++) HAL_PKA_ModExp_IT(). + (++) HAL_PKA_ModExpFastMode(). + (++) HAL_PKA_ModExpFastMode_IT(). + (++) HAL_PKA_ModExp_GetResult() to retrieve the result of the operation. + + (+) RSA Chinese Remainder Theorem (CRT) using: + (++) HAL_PKA_RSACRTExp(). + (++) HAL_PKA_RSACRTExp_IT(). + (++) HAL_PKA_RSACRTExp_GetResult() to retrieve the result of the operation. + + (+) ECC Point Check using: + (++) HAL_PKA_PointCheck(). + (++) HAL_PKA_PointCheck_IT(). + (++) HAL_PKA_PointCheck_IsOnCurve() to retrieve the result of the operation. + + (+) ECDSA Sign + (++) HAL_PKA_ECDSASign(). + (++) HAL_PKA_ECDSASign_IT(). + (++) HAL_PKA_ECDSASign_GetResult() to retrieve the result of the operation. + + (+) ECDSA Verify + (++) HAL_PKA_ECDSAVerif(). + (++) HAL_PKA_ECDSAVerif_IT(). + (++) HAL_PKA_ECDSAVerif_IsValidSignature() to retrieve the result of the operation. + + (+) ECC Scalar Multiplication using: + (++) HAL_PKA_ECCMul(). + (++) HAL_PKA_ECCMul_IT(). + (++) HAL_PKA_ECCMulFastMode(). + (++) HAL_PKA_ECCMulFastMode_IT(). + (++) HAL_PKA_ECCMul_GetResult() to retrieve the result of the operation. + + + *** Low level operation *** + ================================= + [..] + (+) Input structure requires buffers as uint32_t array. + + (+) Output structure requires buffers as uint32_t array. + + (+) Arithmetic addition using: + (++) HAL_PKA_Add(). + (++) HAL_PKA_Add_IT(). + (++) HAL_PKA_Arithmetic_GetResult() to retrieve the result of the operation. + The resulting size can be the input parameter or the input parameter size + 1 (overflow). + + (+) Arithmetic substraction using: + (++) HAL_PKA_Sub(). + (++) HAL_PKA_Sub_IT(). + (++) HAL_PKA_Arithmetic_GetResult() to retrieve the result of the operation. + + (+) Arithmetic multiplication using: + (++) HAL_PKA_Mul(). + (++) HAL_PKA_Mul_IT(). + (++) HAL_PKA_Arithmetic_GetResult() to retrieve the result of the operation. + + (+) Comparison using: + (++) HAL_PKA_Cmp(). + (++) HAL_PKA_Cmp_IT(). + (++) HAL_PKA_Arithmetic_GetResult() to retrieve the result of the operation. + + (+) Modular addition using: + (++) HAL_PKA_ModAdd(). + (++) HAL_PKA_ModAdd_IT(). + (++) HAL_PKA_Arithmetic_GetResult() to retrieve the result of the operation. + + (+) Modular substraction using: + (++) HAL_PKA_ModSub(). + (++) HAL_PKA_ModSub_IT(). + (++) HAL_PKA_Arithmetic_GetResult() to retrieve the result of the operation. + + (+) Modular inversion using: + (++) HAL_PKA_ModInv(). + (++) HAL_PKA_ModInv_IT(). + (++) HAL_PKA_Arithmetic_GetResult() to retrieve the result of the operation. + + (+) Modular reduction using: + (++) HAL_PKA_ModRed(). + (++) HAL_PKA_ModRed_IT(). + (++) HAL_PKA_Arithmetic_GetResult() to retrieve the result of the operation. + + (+) Montgomery multiplication using: + (++) HAL_PKA_MontgomeryMul(). + (++) HAL_PKA_MontgomeryMul_IT(). + (++) HAL_PKA_Arithmetic_GetResult() to retrieve the result of the operation. + + *** Montgomery parameter *** + ================================= + (+) For some operation, the computation of the Montgomery parameter is a prerequisite. + (+) Input structure requires buffers as uint8_t array. + (+) Output structure requires buffers as uint32_t array.(Only used inside PKA). + (+) You can compute the Montgomery parameter using: + (++) HAL_PKA_MontgomeryParam(). + (++) HAL_PKA_MontgomeryParam_IT(). + (++) HAL_PKA_MontgomeryParam_GetResult() to retrieve the result of the operation. + + *** Polling mode operation *** + =================================== + [..] + (+) When an operation is started in polling mode, the function returns when: + (++) A timeout is encounter. + (++) The operation is completed. + + *** Interrupt mode operation *** + =================================== + [..] + (+) Add HAL_PKA_IRQHandler to the IRQHandler of PKA. + (+) Enable the IRQ using HAL_NVIC_EnableIRQ(). + (+) When an operation is started in interrupt mode, the function returns immediatly. + (+) When the operation is completed, the callback HAL_PKA_OperationCpltCallback is called. + (+) When an error is encountered, the callback HAL_PKA_ErrorCallback is called. + (+) To stop any operation in interrupt mode, use HAL_PKA_Abort(). + + *** Utilities *** + =================================== + [..] + (+) To clear the PKA RAM, use HAL_PKA_RAMReset(). + (+) To get current state, use HAL_PKA_GetState(). + (+) To get current error, use HAL_PKA_GetError(). + + *** Callback registration *** + ============================================= + [..] + + The compilation flag USE_HAL_PKA_REGISTER_CALLBACKS, when set to 1, + allows the user to configure dynamically the driver callbacks. + Use Functions @ref HAL_PKA_RegisterCallback() + to register an interrupt callback. + [..] + + Function @ref HAL_PKA_RegisterCallback() allows to register following callbacks: + (+) OperationCpltCallback : callback for End of operation. + (+) ErrorCallback : callback for error detection. + (+) MspInitCallback : callback for Msp Init. + (+) MspDeInitCallback : callback for Msp DeInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + [..] + + Use function @ref HAL_PKA_UnRegisterCallback to reset a callback to the default + weak function. + [..] + + @ref HAL_PKA_UnRegisterCallback takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) OperationCpltCallback : callback for End of operation. + (+) ErrorCallback : callback for error detection. + (+) MspInitCallback : callback for Msp Init. + (+) MspDeInitCallback : callback for Msp DeInit. + [..] + + By default, after the @ref HAL_PKA_Init() and when the state is @ref HAL_PKA_STATE_RESET + all callbacks are set to the corresponding weak functions: + examples @ref HAL_PKA_OperationCpltCallback(), @ref HAL_PKA_ErrorCallback(). + Exception done for MspInit and MspDeInit functions that are + reset to the legacy weak functions in the @ref HAL_PKA_Init()/ @ref HAL_PKA_DeInit() only when + these callbacks are null (not registered beforehand). + [..] + + If MspInit or MspDeInit are not null, the @ref HAL_PKA_Init()/ @ref HAL_PKA_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state. + [..] + + Callbacks can be registered/unregistered in @ref HAL_PKA_STATE_READY state only. + Exception done MspInit/MspDeInit functions that can be registered/unregistered + in @ref HAL_PKA_STATE_READY or @ref HAL_PKA_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + [..] + + Then, the user first registers the MspInit/MspDeInit user callbacks + using @ref HAL_PKA_RegisterCallback() before calling @ref HAL_PKA_DeInit() + or @ref HAL_PKA_Init() function. + [..] + + When the compilation flag USE_HAL_PKA_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +#if defined(PKA) && defined(HAL_PKA_MODULE_ENABLED) + +/** @defgroup PKA PKA + * @brief PKA HAL module driver. + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @defgroup PKA_Private_Define PKA Private Define + * @{ + */ +#define PKA_RAM_SIZE 894U + +/* Private macro -------------------------------------------------------------*/ +#define __PKA_RAM_PARAM_END(TAB,INDEX) do{ \ + TAB[INDEX] = 0UL; \ + } while(0) +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup PKA_Private_Functions PKA Private Functions + * @{ + */ +uint32_t PKA_GetMode(PKA_HandleTypeDef *hpka); +HAL_StatusTypeDef PKA_PollEndOfOperation(PKA_HandleTypeDef *hpka, uint32_t Timeout, uint32_t Tickstart); +uint32_t PKA_CheckError(PKA_HandleTypeDef *hpka, uint32_t mode); +uint32_t PKA_GetBitSize_u8(uint32_t byteNumber); +uint32_t PKA_GetOptBitSize_u8(uint32_t byteNumber, uint8_t msb); +uint32_t PKA_GetBitSize_u32(uint32_t wordNumber); +uint32_t PKA_GetArraySize_u8(uint32_t bitSize); +void PKA_Memcpy_u32_to_u8(uint8_t dst[], __IO const uint32_t src[], size_t n); +void PKA_Memcpy_u8_to_u32(__IO uint32_t dst[], const uint8_t src[], size_t n); +void PKA_Memcpy_u32_to_u32(__IO uint32_t dst[], __IO const uint32_t src[], size_t n); +HAL_StatusTypeDef PKA_Process(PKA_HandleTypeDef *hpka, uint32_t mode, uint32_t Timeout); +HAL_StatusTypeDef PKA_Process_IT(PKA_HandleTypeDef *hpka, uint32_t mode); +void PKA_ModExp_Set(PKA_HandleTypeDef *hpka, PKA_ModExpInTypeDef *in); +void PKA_ModExpFastMode_Set(PKA_HandleTypeDef *hpka, PKA_ModExpFastModeInTypeDef *in); +void PKA_ECDSASign_Set(PKA_HandleTypeDef *hpka, PKA_ECDSASignInTypeDef *in); +void PKA_ECDSAVerif_Set(PKA_HandleTypeDef *hpka, PKA_ECDSAVerifInTypeDef *in); +void PKA_RSACRTExp_Set(PKA_HandleTypeDef *hpka, PKA_RSACRTExpInTypeDef *in); +void PKA_PointCheck_Set(PKA_HandleTypeDef *hpka, PKA_PointCheckInTypeDef *in); +void PKA_ECCMul_Set(PKA_HandleTypeDef *hpka, PKA_ECCMulInTypeDef *in); +void PKA_ECCMulFastMode_Set(PKA_HandleTypeDef *hpka, PKA_ECCMulFastModeInTypeDef *in); +void PKA_ModRed_Set(PKA_HandleTypeDef *hpka, PKA_ModRedInTypeDef *in); +void PKA_ModInv_Set(PKA_HandleTypeDef *hpka, PKA_ModInvInTypeDef *in); +void PKA_MontgomeryParam_Set(PKA_HandleTypeDef *hpka, const uint32_t size, const uint8_t *pOp1); +void PKA_ARI_Set(PKA_HandleTypeDef *hpka, const uint32_t size, const uint32_t *pOp1, const uint32_t *pOp2, const uint8_t *pOp3); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup PKA_Exported_Functions PKA Exported Functions + * @{ + */ + +/** @defgroup PKA_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and de-initialization functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to initialize and + deinitialize the PKAx peripheral: + + (+) User must implement HAL_PKA_MspInit() function in which he configures + all related peripherals resources (CLOCK, IT and NVIC ). + + (+) Call the function HAL_PKA_Init() to configure the device. + + (+) Call the function HAL_PKA_DeInit() to restore the default configuration + of the selected PKAx peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the PKA according to the specified + * parameters in the PKA_InitTypeDef and initialize the associated handle. + * @param hpka PKA handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_Init(PKA_HandleTypeDef *hpka) +{ + HAL_StatusTypeDef err = HAL_OK; + + /* Check the PKA handle allocation */ + if (hpka != NULL) + { + /* Check the parameters */ + assert_param(IS_PKA_ALL_INSTANCE(hpka->Instance)); + + if (hpka->State == HAL_PKA_STATE_RESET) + { + +#if (USE_HAL_PKA_REGISTER_CALLBACKS == 1) + /* Init the PKA Callback settings */ + hpka->OperationCpltCallback = HAL_PKA_OperationCpltCallback; /* Legacy weak OperationCpltCallback */ + hpka->ErrorCallback = HAL_PKA_ErrorCallback; /* Legacy weak ErrorCallback */ + + if (hpka->MspInitCallback == NULL) + { + hpka->MspInitCallback = HAL_PKA_MspInit; /* Legacy weak MspInit */ + } + + /* Init the low level hardware */ + hpka->MspInitCallback(hpka); +#else + /* Init the low level hardware */ + HAL_PKA_MspInit(hpka); +#endif /* USE_HAL_PKA_REGISTER_CALLBACKS */ + } + + /* Set the state to busy */ + hpka->State = HAL_PKA_STATE_BUSY; + + /* Reset the control register and enable the PKA */ + hpka->Instance->CR = PKA_CR_EN; + + /* Reset any pending flag */ + SET_BIT(hpka->Instance->CLRFR, PKA_CLRFR_PROCENDFC | PKA_CLRFR_RAMERRFC | PKA_CLRFR_ADDRERRFC); + + /* Initialize the error code */ + hpka->ErrorCode = HAL_PKA_ERROR_NONE; + + /* Set the state to ready */ + hpka->State = HAL_PKA_STATE_READY; + } + else + { + err = HAL_ERROR; + } + + return err; +} + +/** + * @brief DeInitialize the PKA peripheral. + * @param hpka PKA handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_DeInit(PKA_HandleTypeDef *hpka) +{ + HAL_StatusTypeDef err = HAL_OK; + + /* Check the PKA handle allocation */ + if (hpka != NULL) + { + /* Check the parameters */ + assert_param(IS_PKA_ALL_INSTANCE(hpka->Instance)); + + /* Set the state to busy */ + hpka->State = HAL_PKA_STATE_BUSY; + + /* Reset the control register */ + /* This abort any operation in progress (PKA RAM content is not guaranted in this case) */ + hpka->Instance->CR = 0; + + /* Reset any pending flag */ + SET_BIT(hpka->Instance->CLRFR, PKA_CLRFR_PROCENDFC | PKA_CLRFR_RAMERRFC | PKA_CLRFR_ADDRERRFC); + +#if (USE_HAL_PKA_REGISTER_CALLBACKS == 1) + if (hpka->MspDeInitCallback == NULL) + { + hpka->MspDeInitCallback = HAL_PKA_MspDeInit; /* Legacy weak MspDeInit */ + } + + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + hpka->MspDeInitCallback(hpka); +#else + /* DeInit the low level hardware: CLOCK, NVIC */ + HAL_PKA_MspDeInit(hpka); +#endif /* USE_HAL_PKA_REGISTER_CALLBACKS */ + + /* Reset the error code */ + hpka->ErrorCode = HAL_PKA_ERROR_NONE; + + /* Reset the state */ + hpka->State = HAL_PKA_STATE_RESET; + } + else + { + err = HAL_ERROR; + } + + return err; +} + +/** + * @brief Initialize the PKA MSP. + * @param hpka PKA handle + * @retval None + */ +__weak void HAL_PKA_MspInit(PKA_HandleTypeDef *hpka) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpka); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PKA_MspInit can be implemented in the user file + */ +} + +/** + * @brief DeInitialize the PKA MSP. + * @param hpka PKA handle + * @retval None + */ +__weak void HAL_PKA_MspDeInit(PKA_HandleTypeDef *hpka) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpka); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PKA_MspDeInit can be implemented in the user file + */ +} + +#if (USE_HAL_PKA_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User PKA Callback + * To be used instead of the weak predefined callback + * @param hpka Pointer to a PKA_HandleTypeDef structure that contains + * the configuration information for the specified PKA. + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_PKA_OPERATION_COMPLETE_CB_ID End of operation callback ID + * @arg @ref HAL_PKA_ERROR_CB_ID Error callback ID + * @arg @ref HAL_PKA_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_PKA_MSPDEINIT_CB_ID MspDeInit callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_RegisterCallback(PKA_HandleTypeDef *hpka, HAL_PKA_CallbackIDTypeDef CallbackID, pPKA_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hpka->ErrorCode |= HAL_PKA_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + + if (HAL_PKA_STATE_READY == hpka->State) + { + switch (CallbackID) + { + case HAL_PKA_OPERATION_COMPLETE_CB_ID : + hpka->OperationCpltCallback = pCallback; + break; + + case HAL_PKA_ERROR_CB_ID : + hpka->ErrorCallback = pCallback; + break; + + case HAL_PKA_MSPINIT_CB_ID : + hpka->MspInitCallback = pCallback; + break; + + case HAL_PKA_MSPDEINIT_CB_ID : + hpka->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hpka->ErrorCode |= HAL_PKA_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_PKA_STATE_RESET == hpka->State) + { + switch (CallbackID) + { + case HAL_PKA_MSPINIT_CB_ID : + hpka->MspInitCallback = pCallback; + break; + + case HAL_PKA_MSPDEINIT_CB_ID : + hpka->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hpka->ErrorCode |= HAL_PKA_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hpka->ErrorCode |= HAL_PKA_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + return status; +} + +/** + * @brief Unregister a PKA Callback + * PKA callback is redirected to the weak predefined callback + * @param hpka Pointer to a PKA_HandleTypeDef structure that contains + * the configuration information for the specified PKA. + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_PKA_OPERATION_COMPLETE_CB_ID End of operation callback ID + * @arg @ref HAL_PKA_ERROR_CB_ID Error callback ID + * @arg @ref HAL_PKA_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_PKA_MSPDEINIT_CB_ID MspDeInit callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_UnRegisterCallback(PKA_HandleTypeDef *hpka, HAL_PKA_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (HAL_PKA_STATE_READY == hpka->State) + { + switch (CallbackID) + { + case HAL_PKA_OPERATION_COMPLETE_CB_ID : + hpka->OperationCpltCallback = HAL_PKA_OperationCpltCallback; /* Legacy weak OperationCpltCallback */ + break; + + case HAL_PKA_ERROR_CB_ID : + hpka->ErrorCallback = HAL_PKA_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_PKA_MSPINIT_CB_ID : + hpka->MspInitCallback = HAL_PKA_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_PKA_MSPDEINIT_CB_ID : + hpka->MspDeInitCallback = HAL_PKA_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hpka->ErrorCode |= HAL_PKA_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_PKA_STATE_RESET == hpka->State) + { + switch (CallbackID) + { + case HAL_PKA_MSPINIT_CB_ID : + hpka->MspInitCallback = HAL_PKA_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_PKA_MSPDEINIT_CB_ID : + hpka->MspDeInitCallback = HAL_PKA_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hpka->ErrorCode |= HAL_PKA_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hpka->ErrorCode |= HAL_PKA_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + return status; +} + +#endif /* USE_HAL_PKA_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup PKA_Exported_Functions_Group2 IO operation functions + * @brief IO operation functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the PKA operations. + + (#) There are two modes of operation: + + (++) Blocking mode : The operation is performed in the polling mode. + These functions return when data operation is completed. + (++) No-Blocking mode : The operation is performed using Interrupts. + These functions return immediatly. + The end of the operation is indicated by HAL_PKA_ErrorCallback in case of error. + The end of the operation is indicated by HAL_PKA_OperationCpltCallback in case of success. + To stop any operation in interrupt mode, use HAL_PKA_Abort(). + + (#) Blocking mode functions are : + + (++) HAL_PKA_ModExp() + (++) HAL_PKA_ModExpFastMode() + (++) HAL_PKA_ModExp_GetResult(); + + (++) HAL_PKA_ECDSASign() + (++) HAL_PKA_ECDSASign_GetResult(); + + (++) HAL_PKA_ECDSAVerif() + (++) HAL_PKA_ECDSAVerif_IsValidSignature(); + + (++) HAL_PKA_RSACRTExp() + (++) HAL_PKA_RSACRTExp_GetResult(); + + (++) HAL_PKA_PointCheck() + (++) HAL_PKA_PointCheck_IsOnCurve(); + + (++) HAL_PKA_ECCMul() + (++) HAL_PKA_ECCMulFastMode() + (++) HAL_PKA_ECCMul_GetResult(); + + + (++) HAL_PKA_Add() + (++) HAL_PKA_Sub() + (++) HAL_PKA_Cmp() + (++) HAL_PKA_Mul() + (++) HAL_PKA_ModAdd() + (++) HAL_PKA_ModSub() + (++) HAL_PKA_ModInv() + (++) HAL_PKA_ModRed() + (++) HAL_PKA_MontgomeryMul() + (++) HAL_PKA_Arithmetic_GetResult(P); + + (++) HAL_PKA_MontgomeryParam() + (++) HAL_PKA_MontgomeryParam_GetResult(); + + (#) No-Blocking mode functions with Interrupt are : + + (++) HAL_PKA_ModExp_IT(); + (++) HAL_PKA_ModExpFastMode_IT(); + (++) HAL_PKA_ModExp_GetResult(); + + (++) HAL_PKA_ECDSASign_IT(); + (++) HAL_PKA_ECDSASign_GetResult(); + + (++) HAL_PKA_ECDSAVerif_IT(); + (++) HAL_PKA_ECDSAVerif_IsValidSignature(); + + (++) HAL_PKA_RSACRTExp_IT(); + (++) HAL_PKA_RSACRTExp_GetResult(); + + (++) HAL_PKA_PointCheck_IT(); + (++) HAL_PKA_PointCheck_IsOnCurve(); + + (++) HAL_PKA_ECCMul_IT(); + (++) HAL_PKA_ECCMulFastMode_IT(); + (++) HAL_PKA_ECCMul_GetResult(); + + (++) HAL_PKA_Add_IT(); + (++) HAL_PKA_Sub_IT(); + (++) HAL_PKA_Cmp_IT(); + (++) HAL_PKA_Mul_IT(); + (++) HAL_PKA_ModAdd_IT(); + (++) HAL_PKA_ModSub_IT(); + (++) HAL_PKA_ModInv_IT(); + (++) HAL_PKA_ModRed_IT(); + (++) HAL_PKA_MontgomeryMul_IT(); + (++) HAL_PKA_Arithmetic_GetResult(); + + (++) HAL_PKA_MontgomeryParam_IT(); + (++) HAL_PKA_MontgomeryParam_GetResult(); + + (++) HAL_PKA_Abort(); + +@endverbatim + * @{ + */ + +/** + * @brief Modular exponentiation in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ModExp(PKA_HandleTypeDef *hpka, PKA_ModExpInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ModExp_Set(hpka, in); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_MODULAR_EXP, Timeout); +} + +/** + * @brief Modular exponentiation in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ModExp_IT(PKA_HandleTypeDef *hpka, PKA_ModExpInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ModExp_Set(hpka, in); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_MODULAR_EXP); +} + +/** + * @brief Modular exponentiation in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ModExpFastMode(PKA_HandleTypeDef *hpka, PKA_ModExpFastModeInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ModExpFastMode_Set(hpka, in); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_MODULAR_EXP_FAST_MODE, Timeout); +} + +/** + * @brief Modular exponentiation in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ModExpFastMode_IT(PKA_HandleTypeDef *hpka, PKA_ModExpFastModeInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ModExpFastMode_Set(hpka, in); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_MODULAR_EXP_FAST_MODE); +} + + +/** + * @brief Retrieve operation result. + * @param hpka PKA handle + * @param pRes Output buffer + * @retval HAL status + */ +void HAL_PKA_ModExp_GetResult(PKA_HandleTypeDef *hpka, uint8_t *pRes) +{ + uint32_t size; + + /* Indicate to the user the final size */ + size = (hpka->Instance->RAM[PKA_MODULAR_EXP_IN_OP_NB_BITS] + 7UL) / 8UL; + + /* Move the result to appropriate location (indicated in out parameter) */ + PKA_Memcpy_u32_to_u8(pRes, &hpka->Instance->RAM[PKA_MODULAR_EXP_OUT_SM_ALGO_ACC1], size); +} + +/** + * @brief Sign a message using elliptic curves over prime fields in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ECDSASign(PKA_HandleTypeDef *hpka, PKA_ECDSASignInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ECDSASign_Set(hpka, in); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_ECDSA_SIGNATURE, Timeout); +} + +/** + * @brief Sign a message using elliptic curves over prime fields in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ECDSASign_IT(PKA_HandleTypeDef *hpka, PKA_ECDSASignInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ECDSASign_Set(hpka, in); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_ECDSA_SIGNATURE); +} + +/** + * @brief Retrieve operation result. + * @param hpka PKA handle + * @param out Output information + * @param outExt Additional Output information (facultative) + */ +void HAL_PKA_ECDSASign_GetResult(PKA_HandleTypeDef *hpka, PKA_ECDSASignOutTypeDef *out, PKA_ECDSASignOutExtParamTypeDef *outExt) +{ + uint32_t size; + + size = (hpka->Instance->RAM[PKA_ECDSA_SIGN_IN_MOD_NB_BITS] + 7UL) / 8UL; + + if (out != NULL) + { + PKA_Memcpy_u32_to_u8(out->RSign, &hpka->Instance->RAM[PKA_ECDSA_SIGN_OUT_SIGNATURE_R], size); + PKA_Memcpy_u32_to_u8(out->SSign, &hpka->Instance->RAM[PKA_ECDSA_SIGN_OUT_SIGNATURE_S], size); + } + + /* If user requires the additional information */ + if (outExt != NULL) + { + /* Move the result to appropriate location (indicated in outExt parameter) */ + PKA_Memcpy_u32_to_u8(outExt->ptX, &hpka->Instance->RAM[PKA_ECDSA_SIGN_OUT_FINAL_POINT_X], size); + PKA_Memcpy_u32_to_u8(outExt->ptY, &hpka->Instance->RAM[PKA_ECDSA_SIGN_OUT_FINAL_POINT_Y], size); + } +} + +/** + * @brief Verify the validity of a signature using elliptic curves over prime fields in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ECDSAVerif(PKA_HandleTypeDef *hpka, PKA_ECDSAVerifInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ECDSAVerif_Set(hpka, in); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_ECDSA_VERIFICATION, Timeout); +} + +/** + * @brief Verify the validity of a signature using elliptic curves over prime fields in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ECDSAVerif_IT(PKA_HandleTypeDef *hpka, PKA_ECDSAVerifInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ECDSAVerif_Set(hpka, in); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_ECDSA_VERIFICATION); +} + +/** + * @brief Return the result of the ECDSA verification operation. + * @param hpka PKA handle + * @retval 1 if signature is verified, 0 in other case + */ +uint32_t HAL_PKA_ECDSAVerif_IsValidSignature(PKA_HandleTypeDef const *const hpka) +{ + /* Invert the state of the PKA RAM bit containing the result of the operation */ + return (hpka->Instance->RAM[PKA_ECDSA_VERIF_OUT_RESULT] == 0UL) ? 1UL : 0UL; +} + +/** + * @brief RSA CRT exponentiation in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_RSACRTExp(PKA_HandleTypeDef *hpka, PKA_RSACRTExpInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_RSACRTExp_Set(hpka, in); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_RSA_CRT_EXP, Timeout); +} + +/** + * @brief RSA CRT exponentiation in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_RSACRTExp_IT(PKA_HandleTypeDef *hpka, PKA_RSACRTExpInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_RSACRTExp_Set(hpka, in); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_RSA_CRT_EXP); +} + +/** + * @brief Retrieve operation result. + * @param hpka PKA handle + * @param pRes Pointer to memory location to receive the result of the operation + * @retval HAL status + */ +void HAL_PKA_RSACRTExp_GetResult(PKA_HandleTypeDef *hpka, uint8_t *pRes) +{ + uint32_t size; + + /* Move the result to appropriate location (indicated in out parameter) */ + size = (hpka->Instance->RAM[PKA_RSA_CRT_EXP_IN_MOD_NB_BITS] + 7UL) / 8UL; + + PKA_Memcpy_u32_to_u8(pRes, &hpka->Instance->RAM[PKA_RSA_CRT_EXP_OUT_RESULT], size); +} + +/** + * @brief Point on elliptic curve check in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_PointCheck(PKA_HandleTypeDef *hpka, PKA_PointCheckInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_PointCheck_Set(hpka, in); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_POINT_CHECK, Timeout); +} + +/** + * @brief Point on elliptic curve check in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_PointCheck_IT(PKA_HandleTypeDef *hpka, PKA_PointCheckInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_PointCheck_Set(hpka, in); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_POINT_CHECK); +} + +/** + * @brief Return the result of the point check operation. + * @param hpka PKA handle + * @retval 1 if point is on curve, 0 in other case + */ +uint32_t HAL_PKA_PointCheck_IsOnCurve(PKA_HandleTypeDef const *const hpka) +{ + #define PKA_POINT_IS_ON_CURVE 0UL + /* Invert the value of the PKA RAM containig the result of the operation */ + return (hpka->Instance->RAM[PKA_POINT_CHECK_OUT_ERROR] == PKA_POINT_IS_ON_CURVE) ? 1UL : 0UL; +} + +/** + * @brief ECC scalar multiplication in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ECCMul(PKA_HandleTypeDef *hpka, PKA_ECCMulInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ECCMul_Set(hpka, in); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_ECC_MUL, Timeout); +} + +/** + * @brief ECC scalar multiplication in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ECCMul_IT(PKA_HandleTypeDef *hpka, PKA_ECCMulInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ECCMul_Set(hpka, in); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_ECC_MUL); +} +/** + * @brief ECC scalar multiplication in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ECCMulFastMode(PKA_HandleTypeDef *hpka, PKA_ECCMulFastModeInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ECCMulFastMode_Set(hpka, in); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_ECC_MUL_FAST_MODE, Timeout); +} + +/** + * @brief ECC scalar multiplication in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ECCMulFastMode_IT(PKA_HandleTypeDef *hpka, PKA_ECCMulFastModeInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ECCMulFastMode_Set(hpka, in); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_ECC_MUL_FAST_MODE); +} +/** + * @brief Retrieve operation result. + * @param hpka PKA handle + * @param out Output information + * @retval HAL status + */ +void HAL_PKA_ECCMul_GetResult(PKA_HandleTypeDef *hpka, PKA_ECCMulOutTypeDef *out) +{ + uint32_t size; + + /* Retrieve the size of the array from the PKA RAM */ + size = (hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_IN_OP_NB_BITS] + 7UL) / 8UL; + + /* If a destination buffer is provided */ + if (out != NULL) + { + /* Move the result to appropriate location (indicated in out parameter) */ + PKA_Memcpy_u32_to_u8(out->ptX, &hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_OUT_RESULT_X], size); + PKA_Memcpy_u32_to_u8(out->ptY, &hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_OUT_RESULT_Y], size); + } +} + +/** + * @brief Arithmetic addition in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_Add(PKA_HandleTypeDef *hpka, PKA_AddInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ARI_Set(hpka, in->size, in->pOp1, in->pOp2, NULL); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_ARITHMETIC_ADD, Timeout); +} + +/** + * @brief Arithmetic addition in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_Add_IT(PKA_HandleTypeDef *hpka, PKA_AddInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ARI_Set(hpka, in->size, in->pOp1, in->pOp2, NULL); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_ARITHMETIC_ADD); +} + +/** + * @brief Arithmetic substraction in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_Sub(PKA_HandleTypeDef *hpka, PKA_SubInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ARI_Set(hpka, in->size, in->pOp1, in->pOp2, NULL); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_ARITHMETIC_SUB, Timeout); +} + +/** + * @brief Arithmetic substraction in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_Sub_IT(PKA_HandleTypeDef *hpka, PKA_SubInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ARI_Set(hpka, in->size, in->pOp1, in->pOp2, NULL); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_ARITHMETIC_SUB); +} + +/** + * @brief Arithmetic multiplication in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_Mul(PKA_HandleTypeDef *hpka, PKA_MulInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ARI_Set(hpka, in->size, in->pOp1, in->pOp2, NULL); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_ARITHMETIC_MUL, Timeout); +} + +/** + * @brief Arithmetic multiplication in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_Mul_IT(PKA_HandleTypeDef *hpka, PKA_MulInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ARI_Set(hpka, in->size, in->pOp1, in->pOp2, NULL); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_ARITHMETIC_MUL); +} + +/** + * @brief Comparison in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_Cmp(PKA_HandleTypeDef *hpka, PKA_CmpInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ARI_Set(hpka, in->size, in->pOp1, in->pOp2, NULL); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_COMPARISON, Timeout); +} + +/** + * @brief Comparison in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_Cmp_IT(PKA_HandleTypeDef *hpka, PKA_CmpInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ARI_Set(hpka, in->size, in->pOp1, in->pOp2, NULL); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_COMPARISON); +} + +/** + * @brief Modular addition in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ModAdd(PKA_HandleTypeDef *hpka, PKA_ModAddInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ARI_Set(hpka, in->size, in->pOp1, in->pOp2, in->pOp3); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_MODULAR_ADD, Timeout); +} + +/** + * @brief Modular addition in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ModAdd_IT(PKA_HandleTypeDef *hpka, PKA_ModAddInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ARI_Set(hpka, in->size, in->pOp1, in->pOp2, in->pOp3); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_MODULAR_ADD); +} + +/** + * @brief Modular inversion in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ModInv(PKA_HandleTypeDef *hpka, PKA_ModInvInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ModInv_Set(hpka, in); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_MODULAR_INV, Timeout); +} + +/** + * @brief Modular inversion in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ModInv_IT(PKA_HandleTypeDef *hpka, PKA_ModInvInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ModInv_Set(hpka, in); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_MODULAR_INV); +} + +/** + * @brief Modular substraction in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ModSub(PKA_HandleTypeDef *hpka, PKA_ModSubInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ARI_Set(hpka, in->size, in->pOp1, in->pOp2, in->pOp3); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_MODULAR_SUB, Timeout); +} + +/** + * @brief Modular substraction in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ModSub_IT(PKA_HandleTypeDef *hpka, PKA_ModSubInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ARI_Set(hpka, in->size, in->pOp1, in->pOp2, in->pOp3); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_MODULAR_SUB); +} + +/** + * @brief Modular reduction in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ModRed(PKA_HandleTypeDef *hpka, PKA_ModRedInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ModRed_Set(hpka, in); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_MODULAR_RED, Timeout); +} + +/** + * @brief Modular reduction in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_ModRed_IT(PKA_HandleTypeDef *hpka, PKA_ModRedInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ModRed_Set(hpka, in); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_MODULAR_RED); +} + +/** + * @brief Montgomery multiplication in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_MontgomeryMul(PKA_HandleTypeDef *hpka, PKA_MontgomeryMulInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_ARI_Set(hpka, in->size, in->pOp1, in->pOp2, in->pOp3); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_MONTGOMERY_MUL, Timeout); +} + +/** + * @brief Montgomery multiplication in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_MontgomeryMul_IT(PKA_HandleTypeDef *hpka, PKA_MontgomeryMulInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_ARI_Set(hpka, in->size, in->pOp1, in->pOp2, in->pOp3); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_MONTGOMERY_MUL); +} + +/** + * @brief Retrieve operation result. + * @param hpka PKA handle + * @param pRes Pointer to memory location to receive the result of the operation + */ +void HAL_PKA_Arithmetic_GetResult(PKA_HandleTypeDef *hpka, uint32_t *pRes) +{ + uint32_t mode = (hpka->Instance->CR & PKA_CR_MODE_Msk) >> PKA_CR_MODE_Pos; + uint32_t size = 0; + + /* Move the result to appropriate location (indicated in pRes parameter) */ + switch (mode) + { + case PKA_MODE_ARITHMETIC_SUB: + case PKA_MODE_MODULAR_ADD: + case PKA_MODE_MODULAR_RED: + case PKA_MODE_MODULAR_INV: + case PKA_MODE_MODULAR_SUB: + case PKA_MODE_MONTGOMERY_MUL: + size = hpka->Instance->RAM[1] / 32UL; + break; + case PKA_MODE_ARITHMETIC_ADD: + size = hpka->Instance->RAM[1] / 32UL; + + /* Manage the overflow of the addition */ + if (hpka->Instance->RAM[500U + size] != 0UL) + { + size += 1UL; + } + + break; + case PKA_MODE_COMPARISON: + size = 1; + break; + case PKA_MODE_ARITHMETIC_MUL: + size = hpka->Instance->RAM[1] / 32UL * 2UL; + break; + default: + break; + } + + if (pRes != NULL) + { + switch (mode) + { + case PKA_MODE_ARITHMETIC_SUB: + case PKA_MODE_MODULAR_ADD: + case PKA_MODE_MODULAR_RED: + case PKA_MODE_MODULAR_INV: + case PKA_MODE_MODULAR_SUB: + case PKA_MODE_MONTGOMERY_MUL: + case PKA_MODE_ARITHMETIC_ADD: + case PKA_MODE_COMPARISON: + case PKA_MODE_ARITHMETIC_MUL: + PKA_Memcpy_u32_to_u32(pRes, &hpka->Instance->RAM[PKA_ARITHMETIC_ALL_OPS_OUT_RESULT], size); + break; + default: + break; + } + } +} + +/** + * @brief Montgomery parameter computation in blocking mode. + * @param hpka PKA handle + * @param in Input information + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_MontgomeryParam(PKA_HandleTypeDef *hpka, PKA_MontgomeryParamInTypeDef *in, uint32_t Timeout) +{ + /* Set input parameter in PKA RAM */ + PKA_MontgomeryParam_Set(hpka, in->size, in->pOp1); + + /* Start the operation */ + return PKA_Process(hpka, PKA_MODE_MONTGOMERY_PARAM, Timeout); +} + +/** + * @brief Montgomery parameter computation in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param in Input information + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_MontgomeryParam_IT(PKA_HandleTypeDef *hpka, PKA_MontgomeryParamInTypeDef *in) +{ + /* Set input parameter in PKA RAM */ + PKA_MontgomeryParam_Set(hpka, in->size, in->pOp1); + + /* Start the operation */ + return PKA_Process_IT(hpka, PKA_MODE_MONTGOMERY_PARAM); +} + + +/** + * @brief Retrieve operation result. + * @param hpka PKA handle + * @param pRes pointer to buffer where the result will be copied + * @retval HAL status + */ +void HAL_PKA_MontgomeryParam_GetResult(PKA_HandleTypeDef *hpka, uint32_t *pRes) +{ + uint32_t size; + + /* Retrieve the size of the buffer from the PKA RAM */ + size = (hpka->Instance->RAM[PKA_MONTGOMERY_PARAM_IN_MOD_NB_BITS] + 31UL) / 32UL; + + /* Move the result to appropriate location (indicated in out parameter) */ + PKA_Memcpy_u32_to_u32(pRes, &hpka->Instance->RAM[PKA_MONTGOMERY_PARAM_OUT_PARAMETER], size); +} + +/** + * @brief Abort any ongoing operation. + * @param hpka PKA handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PKA_Abort(PKA_HandleTypeDef *hpka) +{ + HAL_StatusTypeDef err = HAL_OK; + + /* Clear EN bit */ + /* This abort any operation in progress (PKA RAM content is not guaranted in this case) */ + CLEAR_BIT(hpka->Instance->CR, PKA_CR_EN); + SET_BIT(hpka->Instance->CR, PKA_CR_EN); + + /* Reset any pending flag */ + SET_BIT(hpka->Instance->CLRFR, PKA_CLRFR_PROCENDFC | PKA_CLRFR_RAMERRFC | PKA_CLRFR_ADDRERRFC); + + /* Reset the error code */ + hpka->ErrorCode = HAL_PKA_ERROR_NONE; + + /* Reset the state */ + hpka->State = HAL_PKA_STATE_READY; + + return err; +} + +/** + * @brief Reset the PKA RAM. + * @param hpka PKA handle + * @retval None + */ +void HAL_PKA_RAMReset(PKA_HandleTypeDef *hpka) +{ + uint32_t index; + + /* For each element in the PKA RAM */ + for (index = 0; index < PKA_RAM_SIZE; index++) + { + /* Clear the content */ + hpka->Instance->RAM[index] = 0UL; + } +} + +/** + * @brief This function handles PKA event interrupt request. + * @param hpka PKA handle + * @retval None + */ +void HAL_PKA_IRQHandler(PKA_HandleTypeDef *hpka) +{ + uint32_t mode = PKA_GetMode(hpka); + FlagStatus addErrFlag = __HAL_PKA_GET_FLAG(hpka, PKA_FLAG_ADDRERR); + FlagStatus ramErrFlag = __HAL_PKA_GET_FLAG(hpka, PKA_FLAG_RAMERR); + FlagStatus procEndFlag = __HAL_PKA_GET_FLAG(hpka, PKA_FLAG_PROCEND); + + /* Address error interrupt occurred */ + if ((__HAL_PKA_GET_IT_SOURCE(hpka, PKA_IT_ADDRERR) == SET) && (addErrFlag == SET)) + { + hpka->ErrorCode |= HAL_PKA_ERROR_ADDRERR; + + /* Clear ADDRERR flag */ + __HAL_PKA_CLEAR_FLAG(hpka, PKA_FLAG_ADDRERR); + } + + /* RAM access error interrupt occurred */ + if ((__HAL_PKA_GET_IT_SOURCE(hpka, PKA_IT_RAMERR) == SET) && (ramErrFlag == SET)) + { + hpka->ErrorCode |= HAL_PKA_ERROR_RAMERR; + + /* Clear RAMERR flag */ + __HAL_PKA_CLEAR_FLAG(hpka, PKA_FLAG_RAMERR); + } + + /* Check the operation success in case of ECDSA signature */ + if (mode == PKA_MODE_ECDSA_SIGNATURE) + { + /* If error output result is different from 0, ecdsa sign operation need to be repeated */ + if (hpka->Instance->RAM[PKA_ECDSA_SIGN_OUT_ERROR] != 0UL) + { + hpka->ErrorCode |= HAL_PKA_ERROR_OPERATION; + } + } + /* Trigger the error callback if an error is present */ + if (hpka->ErrorCode != HAL_PKA_ERROR_NONE) + { +#if (USE_HAL_PKA_REGISTER_CALLBACKS == 1) + hpka->ErrorCallback(hpka); +#else + HAL_PKA_ErrorCallback(hpka); +#endif /* USE_HAL_PKA_REGISTER_CALLBACKS */ + } + + /* End Of Operation interrupt occurred */ + if ((__HAL_PKA_GET_IT_SOURCE(hpka, PKA_IT_PROCEND) == SET) && (procEndFlag == SET)) + { + /* Clear PROCEND flag */ + __HAL_PKA_CLEAR_FLAG(hpka, PKA_FLAG_PROCEND); + + /* Set the state to ready */ + hpka->State = HAL_PKA_STATE_READY; + +#if (USE_HAL_PKA_REGISTER_CALLBACKS == 1) + hpka->OperationCpltCallback(hpka); +#else + HAL_PKA_OperationCpltCallback(hpka); +#endif /* USE_HAL_PKA_REGISTER_CALLBACKS */ + } +} + +/** + * @brief Process completed callback. + * @param hpka PKA handle + * @retval None + */ +__weak void HAL_PKA_OperationCpltCallback(PKA_HandleTypeDef *hpka) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpka); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PKA_OperationCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Error callback. + * @param hpka PKA handle + * @retval None + */ +__weak void HAL_PKA_ErrorCallback(PKA_HandleTypeDef *hpka) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hpka); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_PKA_ErrorCallback could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup PKA_Exported_Functions_Group3 Peripheral State and Error functions + * @brief Peripheral State and Error functions + * + @verbatim + =============================================================================== + ##### Peripheral State and Error functions ##### + =============================================================================== + [..] + This subsection permit to get in run-time the status of the peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Return the PKA handle state. + * @param hpka PKA handle + * @retval HAL status + */ +HAL_PKA_StateTypeDef HAL_PKA_GetState(PKA_HandleTypeDef *hpka) +{ + /* Return PKA handle state */ + return hpka->State; +} + +/** + * @brief Return the PKA error code. + * @param hpka PKA handle + * @retval PKA error code +*/ +uint32_t HAL_PKA_GetError(PKA_HandleTypeDef *hpka) +{ + /* Return PKA handle error code */ + return hpka->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup PKA_Private_Functions + * @{ + */ + +/** + * @brief Get PKA operating mode. + * @param hpka PKA handle + * @retval Return the current mode + */ +uint32_t PKA_GetMode(PKA_HandleTypeDef *hpka) +{ + /* return the shifted PKA_CR_MODE value */ + return (uint32_t)(READ_BIT(hpka->Instance->CR, PKA_CR_MODE) >> PKA_CR_MODE_Pos); +} + +/** + * @brief Wait for operation completion or timeout. + * @param hpka PKA handle + * @param Timeout Timeout duration in millisecond. + * @param Tickstart Tick start value + * @retval HAL status + */ +HAL_StatusTypeDef PKA_PollEndOfOperation(PKA_HandleTypeDef *hpka, uint32_t Timeout, uint32_t Tickstart) +{ + /* Wait for the end of operation or timeout */ + while ((hpka->Instance->SR & PKA_SR_PROCENDF) == 0UL) + { + /* Check if timeout is disabled (set to infinite wait) */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0UL)) + { + return HAL_TIMEOUT; + } + } + } + return HAL_OK; +} + +/** + * @brief Return a hal error code based on PKA error flags. + * @param hpka PKA handle + * @param mode PKA operating mode + * @retval error code + */ +uint32_t PKA_CheckError(PKA_HandleTypeDef *hpka, uint32_t mode) +{ + uint32_t err = HAL_PKA_ERROR_NONE; + + /* Check RAMERR error */ + if (__HAL_PKA_GET_FLAG(hpka, PKA_FLAG_RAMERR) == SET) + { + err |= HAL_PKA_ERROR_RAMERR; + } + + /* Check ADDRERR error */ + if (__HAL_PKA_GET_FLAG(hpka, PKA_FLAG_ADDRERR) == SET) + { + err |= HAL_PKA_ERROR_ADDRERR; + } + + /* Check the operation success in case of ECDSA signature */ + if (mode == PKA_MODE_ECDSA_SIGNATURE) + { +#define EDCSA_SIGN_NOERROR 0UL + /* If error output result is different from no error, ecsa sign operation need to be repeated */ + if (hpka->Instance->RAM[PKA_ECDSA_SIGN_OUT_ERROR] != EDCSA_SIGN_NOERROR) + { + err |= HAL_PKA_ERROR_OPERATION; + } + } + + return err; +} + +/** + * @brief Get number of bits inside an array of u8. + * @param byteNumber Number of u8 inside the array + */ +uint32_t PKA_GetBitSize_u8(uint32_t byteNumber) +{ + /* Convert from number of uint8_t in an array to the associated number of bits in this array */ + return byteNumber * 8UL; +} + +/** + * @brief Get optimal number of bits inside an array of u8. + * @param byteNumber Number of u8 inside the array + * @param msb Most significant uint8_t of the array + */ +uint32_t PKA_GetOptBitSize_u8(uint32_t byteNumber, uint8_t msb) +{ + uint32_t position; + + position = 32UL - __CLZ(msb); + + return (((byteNumber - 1UL) * 8UL) + position); +} + +/** + * @brief Get number of bits inside an array of u32. + * @param wordNumber Number of u32 inside the array + */ +uint32_t PKA_GetBitSize_u32(uint32_t wordNumber) +{ + /* Convert from number of uint32_t in an array to the associated number of bits in this array */ + return wordNumber * 32UL; +} + +/** + * @brief Get number of uint8_t element in an array of bitSize bits. + * @param bitSize Number of bits in an array + */ +uint32_t PKA_GetArraySize_u8(uint32_t bitSize) +{ + /* Manage the non aligned on uint8_t bitsize: */ + /* 512 bits requires 64 uint8_t */ + /* 521 bits requires 66 uint8_t */ + return ((bitSize + 7UL) / 8UL); +} + +/** + * @brief Copy uint32_t array to uint8_t array to fit PKA number representation. + * @param dst Pointer to destination + * @param src Pointer to source + * @param n Number of uint8_t to copy + * @retval dst + */ +void PKA_Memcpy_u32_to_u8(uint8_t dst[], __IO const uint32_t src[], size_t n) +{ + if (dst != NULL) + { + if (src != NULL) + { + uint32_t index_uint32_t = 0UL; /* This index is used outside of the loop */ + + for (; index_uint32_t < (n / 4UL); index_uint32_t++) + { + /* Avoid casting from uint8_t* to uint32_t* by copying 4 uint8_t in a row */ + /* Apply __REV equivalent */ + uint32_t index_uint8_t = n - 4UL - (index_uint32_t * 4UL); + dst[index_uint8_t + 3UL] = (uint8_t)((src[index_uint32_t] & 0x000000FFU)); + dst[index_uint8_t + 2UL] = (uint8_t)((src[index_uint32_t] & 0x0000FF00U) >> 8UL); + dst[index_uint8_t + 1UL] = (uint8_t)((src[index_uint32_t] & 0x00FF0000U) >> 16UL); + dst[index_uint8_t + 0UL] = (uint8_t)((src[index_uint32_t] & 0xFF000000U) >> 24UL); + } + + /* Manage the buffers not aligned on uint32_t */ + if ((n % 4UL) == 1UL) + { + dst[0UL] = (uint8_t)((src[index_uint32_t] & 0x000000FFU)); + } + else if ((n % 4UL) == 2UL) + { + dst[1UL] = (uint8_t)((src[index_uint32_t] & 0x000000FFU)); + dst[0UL] = (uint8_t)((src[index_uint32_t] & 0x0000FF00U) >> 8UL); + } + else if ((n % 4UL) == 3UL) + { + dst[2UL] = (uint8_t)((src[index_uint32_t] & 0x000000FFU)); + dst[1UL] = (uint8_t)((src[index_uint32_t] & 0x0000FF00U) >> 8UL); + dst[0UL] = (uint8_t)((src[index_uint32_t] & 0x00FF0000U) >> 16UL); + } + else + { + /* The last element is already handle in the loop */ + } + } + } +} + +/** + * @brief Copy uint8_t array to uint32_t array to fit PKA number representation. + * @param dst Pointer to destination + * @param src Pointer to source + * @param n Number of uint8_t to copy (must be multiple of 4) + * @retval dst + */ +void PKA_Memcpy_u8_to_u32(__IO uint32_t dst[], const uint8_t src[], size_t n) +{ + if (dst != NULL) + { + if (src != NULL) + { + uint32_t index = 0UL; /* This index is used outside of the loop */ + + for (; index < (n / 4UL); index++) + { + /* Apply the equivalent of __REV from uint8_t to uint32_t */ + dst[index] = ((uint32_t)src[(n - (index * 4UL) - 1UL)]) \ + | ((uint32_t)src[(n - (index * 4UL) - 2UL)] << 8UL) \ + | ((uint32_t)src[(n - (index * 4UL) - 3UL)] << 16UL) \ + | ((uint32_t)src[(n - (index * 4UL) - 4UL)] << 24UL); + } + + /* Manage the buffers not aligned on uint32_t */ + if ((n % 4UL) == 1UL) + { + dst[index] = (uint32_t)src[(n - (index * 4UL) - 1UL)]; + } + else if ((n % 4UL) == 2UL) + { + dst[index] = ((uint32_t)src[(n - (index * 4UL) - 1UL)]) \ + | ((uint32_t)src[(n - (index * 4UL) - 2UL)] << 8UL); + } + else if ((n % 4UL) == 3UL) + { + dst[index] = ((uint32_t)src[(n - (index * 4UL) - 1UL)]) \ + | ((uint32_t)src[(n - (index * 4UL) - 2UL)] << 8UL) \ + | ((uint32_t)src[(n - (index * 4UL) - 3UL)] << 16UL); + } + else + { + /* The last element is already handle in the loop */ + } + } + } +} + +/** + * @brief Copy uint32_t array to uint32_t array. + * @param dst Pointer to destination + * @param src Pointer to source + * @param n Number of u32 to be handled + * @retval dst + */ +void PKA_Memcpy_u32_to_u32(__IO uint32_t dst[], __IO const uint32_t src[], size_t n) +{ + /* If a destination buffer is provided */ + if (dst != NULL) + { + /* If a source buffer is provided */ + if (src != NULL) + { + /* For each element in the array */ + for (uint32_t index = 0UL; index < n; index++) + { + /* Copy the content */ + dst[index] = src[index]; + } + } + } +} + +/** + * @brief Generic function to start a PKA operation in blocking mode. + * @param hpka PKA handle + * @param mode PKA operation + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef PKA_Process(PKA_HandleTypeDef *hpka, uint32_t mode, uint32_t Timeout) +{ + HAL_StatusTypeDef err = HAL_OK; + uint32_t tickstart; + + if (hpka->State == HAL_PKA_STATE_READY) + { + /* Set the state to busy */ + hpka->State = HAL_PKA_STATE_BUSY; + + /* Clear any pending error */ + hpka->ErrorCode = HAL_PKA_ERROR_NONE; + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + /* Set the mode and deactivate the interrupts */ + MODIFY_REG(hpka->Instance->CR, PKA_CR_MODE | PKA_CR_PROCENDIE | PKA_CR_RAMERRIE | PKA_CR_ADDRERRIE, mode << PKA_CR_MODE_Pos); + + /* Start the computation */ + hpka->Instance->CR |= PKA_CR_START; + + /* Wait for the end of operation or timeout */ + if (PKA_PollEndOfOperation(hpka, Timeout, tickstart) != HAL_OK) + { + /* Abort any ongoing operation */ + CLEAR_BIT(hpka->Instance->CR, PKA_CR_EN); + + hpka->ErrorCode |= HAL_PKA_ERROR_TIMEOUT; + + /* Make ready for the next operation */ + SET_BIT(hpka->Instance->CR, PKA_CR_EN); + } + + /* Check error */ + hpka->ErrorCode |= PKA_CheckError(hpka, mode); + + /* Clear all flags */ + hpka->Instance->CLRFR |= (PKA_CLRFR_PROCENDFC | PKA_CLRFR_RAMERRFC | PKA_CLRFR_ADDRERRFC); + + /* Set the state to ready */ + hpka->State = HAL_PKA_STATE_READY; + + /* Manage the result based on encountered errors */ + if (hpka->ErrorCode != HAL_PKA_ERROR_NONE) + { + err = HAL_ERROR; + } + } + else + { + err = HAL_ERROR; + } + return err; +} + +/** + * @brief Generic function to start a PKA operation in non-blocking mode with Interrupt. + * @param hpka PKA handle + * @param mode PKA operation + * @retval HAL status + */ +HAL_StatusTypeDef PKA_Process_IT(PKA_HandleTypeDef *hpka, uint32_t mode) +{ + HAL_StatusTypeDef err = HAL_OK; + + if (hpka->State == HAL_PKA_STATE_READY) + { + /* Set the state to busy */ + hpka->State = HAL_PKA_STATE_BUSY; + + /* Clear any pending error */ + hpka->ErrorCode = HAL_PKA_ERROR_NONE; + + /* Set the mode and activate interrupts */ + MODIFY_REG(hpka->Instance->CR, PKA_CR_MODE | PKA_CR_PROCENDIE | PKA_CR_RAMERRIE | PKA_CR_ADDRERRIE, (mode << PKA_CR_MODE_Pos) | PKA_CR_PROCENDIE | PKA_CR_RAMERRIE | PKA_CR_ADDRERRIE); + + /* Start the computation */ + hpka->Instance->CR |= PKA_CR_START; + } + else + { + err = HAL_ERROR; + } + return err; +} + +/** + * @brief Set input parameters. + * @param hpka PKA handle + * @param in Input information + */ +void PKA_ModExp_Set(PKA_HandleTypeDef *hpka, PKA_ModExpInTypeDef *in) +{ + /* Get the number of bit per operand */ + hpka->Instance->RAM[PKA_MODULAR_EXP_IN_OP_NB_BITS] = PKA_GetBitSize_u8(in->OpSize); + + /* Get the number of bit of the exponent */ + hpka->Instance->RAM[PKA_MODULAR_EXP_IN_EXP_NB_BITS] = PKA_GetBitSize_u8(in->expSize); + + /* Move the input parameters pOp1 to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_MODULAR_EXP_IN_EXPONENT_BASE], in->pOp1, in->OpSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_MODULAR_EXP_IN_EXPONENT_BASE + (in->OpSize / 4UL)); + + /* Move the exponent to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_MODULAR_EXP_IN_EXPONENT], in->pExp, in->expSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_MODULAR_EXP_IN_EXPONENT + (in->expSize / 4UL)); + + /* Move the modulus to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_MODULAR_EXP_IN_MODULUS], in->pMod, in->OpSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_MODULAR_EXP_IN_MODULUS + (in->OpSize / 4UL)); +} + +/** + * @brief Set input parameters. + * @param hpka PKA handle + * @param in Input information + */ +void PKA_ModExpFastMode_Set(PKA_HandleTypeDef *hpka, PKA_ModExpFastModeInTypeDef *in) +{ + /* Get the number of bit per operand */ + hpka->Instance->RAM[PKA_MODULAR_EXP_IN_OP_NB_BITS] = PKA_GetBitSize_u8(in->OpSize); + + /* Get the number of bit of the exponent */ + hpka->Instance->RAM[PKA_MODULAR_EXP_IN_EXP_NB_BITS] = PKA_GetBitSize_u8(in->expSize); + + /* Move the input parameters pOp1 to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_MODULAR_EXP_IN_EXPONENT_BASE], in->pOp1, in->OpSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_MODULAR_EXP_IN_EXPONENT_BASE + (in->OpSize / 4UL)); + + /* Move the exponent to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_MODULAR_EXP_IN_EXPONENT], in->pExp, in->expSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_MODULAR_EXP_IN_EXPONENT + (in->expSize / 4UL)); + + /* Move the modulus to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_MODULAR_EXP_IN_MODULUS], in->pMod, in->OpSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_MODULAR_EXP_IN_MODULUS + (in->OpSize / 4UL)); + + /* Move the Montgomery parameter to PKA RAM */ + PKA_Memcpy_u32_to_u32(&hpka->Instance->RAM[PKA_MODULAR_EXP_IN_MONTGOMERY_PARAM], in->pMontgomeryParam, in->expSize / 4UL); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_MODULAR_EXP_IN_MONTGOMERY_PARAM + (in->expSize / 4UL)); +} + + +/** + * @brief Set input parameters. + * @param hpka PKA handle + * @param in Input information + */ +void PKA_ECDSASign_Set(PKA_HandleTypeDef *hpka, PKA_ECDSASignInTypeDef *in) +{ + /* Get the prime order n length */ + hpka->Instance->RAM[PKA_ECDSA_SIGN_IN_ORDER_NB_BITS] = PKA_GetOptBitSize_u8(in->primeOrderSize, *(in->primeOrder)); + + /* Get the modulus p length */ + hpka->Instance->RAM[PKA_ECDSA_SIGN_IN_MOD_NB_BITS] = PKA_GetOptBitSize_u8(in->modulusSize, *(in->modulus)); + + /* Get the coefficient a sign */ + hpka->Instance->RAM[PKA_ECDSA_SIGN_IN_A_COEFF_SIGN] = in->coefSign; + + /* Move the input parameters coefficient |a| to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_SIGN_IN_A_COEFF], in->coef, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_SIGN_IN_A_COEFF + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters modulus value p to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_SIGN_IN_MOD_GF], in->modulus, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_SIGN_IN_MOD_GF + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters integer k to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_SIGN_IN_K], in->integer, in->primeOrderSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_SIGN_IN_K + ((in->primeOrderSize + 3UL) / 4UL)); + + /* Move the input parameters base point G coordinate x to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_SIGN_IN_INITIAL_POINT_X], in->basePointX, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_SIGN_IN_INITIAL_POINT_X + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters base point G coordinate y to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_SIGN_IN_INITIAL_POINT_Y], in->basePointY, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_SIGN_IN_INITIAL_POINT_Y + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters hash of message z to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_SIGN_IN_HASH_E], in->hash, in->primeOrderSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_SIGN_IN_HASH_E + ((in->primeOrderSize + 3UL) / 4UL)); + + /* Move the input parameters private key d to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_SIGN_IN_PRIVATE_KEY_D], in->privateKey, in->primeOrderSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_SIGN_IN_PRIVATE_KEY_D + ((in->primeOrderSize + 3UL) / 4UL)); + + /* Move the input parameters prime order n to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_SIGN_IN_ORDER_N], in->primeOrder, in->primeOrderSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_SIGN_IN_ORDER_N + ((in->primeOrderSize + 3UL) / 4UL)); +} + +/** + * @brief Set input parameters. + * @param hpka PKA handle + * @param in Input information + */ +void PKA_ECDSAVerif_Set(PKA_HandleTypeDef *hpka, PKA_ECDSAVerifInTypeDef *in) +{ + /* Get the prime order n length */ + hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_ORDER_NB_BITS] = PKA_GetOptBitSize_u8(in->primeOrderSize, *(in->primeOrder)); + + /* Get the modulus p length */ + hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_MOD_NB_BITS] = PKA_GetOptBitSize_u8(in->modulusSize, *(in->modulus)); + + /* Get the coefficient a sign */ + hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_A_COEFF_SIGN] = in->coefSign; + + /* Move the input parameters coefficient |a| to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_A_COEFF], in->coef, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_A_COEFF + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters modulus value p to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_MOD_GF], in->modulus, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_MOD_GF + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters base point G coordinate x to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_INITIAL_POINT_X], in->basePointX, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_INITIAL_POINT_X + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters base point G coordinate y to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_INITIAL_POINT_Y], in->basePointY, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_INITIAL_POINT_Y + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters public-key curve point Q coordinate xQ to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_X], in->pPubKeyCurvePtX, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_X + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters public-key curve point Q coordinate xQ to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_Y], in->pPubKeyCurvePtY, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_PUBLIC_KEY_POINT_Y + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters signature part r to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_SIGNATURE_R], in->RSign, in->primeOrderSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_SIGNATURE_R + ((in->primeOrderSize + 3UL) / 4UL)); + + /* Move the input parameters signature part s to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_SIGNATURE_S], in->SSign, in->primeOrderSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_SIGNATURE_S + ((in->primeOrderSize + 3UL) / 4UL)); + + /* Move the input parameters hash of message z to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_HASH_E], in->hash, in->primeOrderSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_HASH_E + ((in->primeOrderSize + 3UL) / 4UL)); + + /* Move the input parameters curve prime order n to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECDSA_VERIF_IN_ORDER_N], in->primeOrder, in->primeOrderSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECDSA_VERIF_IN_ORDER_N + ((in->primeOrderSize + 3UL) / 4UL)); +} + +/** + * @brief Set input parameters. + * @param hpka PKA handle + * @param in Input information + */ +void PKA_RSACRTExp_Set(PKA_HandleTypeDef *hpka, PKA_RSACRTExpInTypeDef *in) +{ + /* Get the operand length M */ + hpka->Instance->RAM[PKA_RSA_CRT_EXP_IN_MOD_NB_BITS] = PKA_GetBitSize_u8(in->size); + + /* Move the input parameters operand dP to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_RSA_CRT_EXP_IN_DP_CRT], in->pOpDp, in->size / 2UL); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_RSA_CRT_EXP_IN_DP_CRT + (in->size / 8UL)); + + /* Move the input parameters operand dQ to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_RSA_CRT_EXP_IN_DQ_CRT], in->pOpDq, in->size / 2UL); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_RSA_CRT_EXP_IN_DQ_CRT + (in->size / 8UL)); + + /* Move the input parameters operand qinv to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_RSA_CRT_EXP_IN_QINV_CRT], in->pOpQinv, in->size / 2UL); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_RSA_CRT_EXP_IN_QINV_CRT + (in->size / 8UL)); + + /* Move the input parameters prime p to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_RSA_CRT_EXP_IN_PRIME_P], in->pPrimeP, in->size / 2UL); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_RSA_CRT_EXP_IN_PRIME_P + (in->size / 8UL)); + + /* Move the input parameters prime q to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_RSA_CRT_EXP_IN_PRIME_Q], in->pPrimeQ, in->size / 2UL); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_RSA_CRT_EXP_IN_PRIME_Q + (in->size / 8UL)); + + /* Move the input parameters operand A to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_RSA_CRT_EXP_IN_EXPONENT_BASE], in->popA, in->size); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_RSA_CRT_EXP_IN_EXPONENT_BASE + (in->size / 4UL)); +} + +/** + * @brief Set input parameters. + * @param hpka PKA handle + * @param in Input information + */ +void PKA_PointCheck_Set(PKA_HandleTypeDef *hpka, PKA_PointCheckInTypeDef *in) +{ + /* Get the modulus length */ + hpka->Instance->RAM[PKA_POINT_CHECK_IN_MOD_NB_BITS] = PKA_GetOptBitSize_u8(in->modulusSize, *(in->modulus)); + + /* Get the coefficient a sign */ + hpka->Instance->RAM[PKA_POINT_CHECK_IN_A_COEFF_SIGN] = in->coefSign; + + /* Move the input parameters coefficient |a| to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_POINT_CHECK_IN_A_COEFF], in->coefA, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_POINT_CHECK_IN_A_COEFF + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters coefficient b to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_POINT_CHECK_IN_B_COEFF], in->coefB, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_POINT_CHECK_IN_B_COEFF + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters modulus value p to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_POINT_CHECK_IN_MOD_GF], in->modulus, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_POINT_CHECK_IN_MOD_GF + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters Point P coordinate x to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_POINT_CHECK_IN_INITIAL_POINT_X], in->pointX, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_POINT_CHECK_IN_INITIAL_POINT_X + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters Point P coordinate y to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_POINT_CHECK_IN_INITIAL_POINT_Y], in->pointY, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_POINT_CHECK_IN_INITIAL_POINT_Y + ((in->modulusSize + 3UL) / 4UL)); +} + +/** + * @brief Set input parameters. + * @param hpka PKA handle + * @param in Input information + */ +void PKA_ECCMul_Set(PKA_HandleTypeDef *hpka, PKA_ECCMulInTypeDef *in) +{ + /* Get the scalar multiplier k length */ + hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_IN_EXP_NB_BITS] = PKA_GetOptBitSize_u8(in->scalarMulSize, *(in->scalarMul)); + + /* Get the modulus length */ + hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_IN_OP_NB_BITS] = PKA_GetOptBitSize_u8(in->modulusSize, *(in->modulus)); + + /* Get the coefficient a sign */ + hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_IN_A_COEFF_SIGN] = in->coefSign; + + /* Move the input parameters coefficient |a| to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_IN_A_COEFF], in->coefA, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECC_SCALAR_MUL_IN_A_COEFF + ((in->modulusSize + 3UL) / 4UL)); + + + /* Move the input parameters modulus value p to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_IN_MOD_GF], in->modulus, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECC_SCALAR_MUL_IN_MOD_GF + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters scalar multiplier k to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_IN_K], in->scalarMul, in->scalarMulSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECC_SCALAR_MUL_IN_K + ((in->scalarMulSize + 3UL) / 4UL)); + + /* Move the input parameters Point P coordinate x to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_POINT_CHECK_IN_INITIAL_POINT_X], in->pointX, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_POINT_CHECK_IN_INITIAL_POINT_X + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters Point P coordinate y to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_POINT_CHECK_IN_INITIAL_POINT_Y], in->pointY, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_POINT_CHECK_IN_INITIAL_POINT_Y + ((in->modulusSize + 3UL) / 4UL)); + +} + + +/** + * @brief Set input parameters. + * @param hpka PKA handle + * @param in Input information + */ +void PKA_ECCMulFastMode_Set(PKA_HandleTypeDef *hpka, PKA_ECCMulFastModeInTypeDef *in) +{ + /* Get the scalar multiplier k length */ + hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_IN_EXP_NB_BITS] = PKA_GetOptBitSize_u8(in->scalarMulSize, *(in->scalarMul)); + + /* Get the modulus length */ + hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_IN_OP_NB_BITS] = PKA_GetOptBitSize_u8(in->modulusSize, *(in->modulus)); + + /* Get the coefficient a sign */ + hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_IN_A_COEFF_SIGN] = in->coefSign; + + /* Move the input parameters coefficient |a| to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_IN_A_COEFF], in->coefA, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECC_SCALAR_MUL_IN_A_COEFF + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters modulus value p to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_IN_MOD_GF], in->modulus, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECC_SCALAR_MUL_IN_MOD_GF + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters scalar multiplier k to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_IN_K], in->scalarMul, in->scalarMulSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECC_SCALAR_MUL_IN_K + ((in->scalarMulSize + 3UL) / 4UL)); + + /* Move the input parameters Point P coordinate x to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_POINT_CHECK_IN_INITIAL_POINT_X], in->pointX, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_POINT_CHECK_IN_INITIAL_POINT_X + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the input parameters Point P coordinate y to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_POINT_CHECK_IN_INITIAL_POINT_Y], in->pointY, in->modulusSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_POINT_CHECK_IN_INITIAL_POINT_Y + ((in->modulusSize + 3UL) / 4UL)); + + /* Move the Montgomery parameter to PKA RAM */ + PKA_Memcpy_u32_to_u32(&hpka->Instance->RAM[PKA_ECC_SCALAR_MUL_IN_MONTGOMERY_PARAM], in->pMontgomeryParam, (in->modulusSize + 3UL) / 4UL); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ECC_SCALAR_MUL_IN_MONTGOMERY_PARAM + ((in->modulusSize + 3UL) / 4UL)); +} +/** + * @brief Set input parameters. + * @param hpka PKA handle + * @param in Input information + */ +void PKA_ModInv_Set(PKA_HandleTypeDef *hpka, PKA_ModInvInTypeDef *in) +{ + /* Get the number of bit per operand */ + hpka->Instance->RAM[PKA_MODULAR_INV_NB_BITS] = PKA_GetBitSize_u32(in->size); + + /* Move the input parameters operand A to PKA RAM */ + PKA_Memcpy_u32_to_u32(&hpka->Instance->RAM[PKA_MODULAR_INV_IN_OP1], in->pOp1, in->size); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_MODULAR_INV_IN_OP1 + in->size); + + /* Move the input parameters modulus value n to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_MODULAR_INV_IN_OP2_MOD], in->pMod, in->size * 4UL); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_MODULAR_INV_IN_OP2_MOD + in->size); +} + +/** + * @brief Set input parameters. + * @param hpka PKA handle + * @param in Input information + */ +void PKA_ModRed_Set(PKA_HandleTypeDef *hpka, PKA_ModRedInTypeDef *in) +{ + /* Get the number of bit per operand */ + hpka->Instance->RAM[PKA_MODULAR_REDUC_IN_OP_LENGTH] = PKA_GetBitSize_u32(in->OpSize); + + /* Get the number of bit per modulus */ + hpka->Instance->RAM[PKA_MODULAR_REDUC_IN_MOD_LENGTH] = PKA_GetBitSize_u8(in->modSize); + + /* Move the input parameters operand A to PKA RAM */ + PKA_Memcpy_u32_to_u32(&hpka->Instance->RAM[PKA_MODULAR_REDUC_IN_OPERAND], in->pOp1, in->OpSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_MODULAR_REDUC_IN_OPERAND + in->OpSize); + + /* Move the input parameters modulus value n to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_MODULAR_REDUC_IN_MODULUS], in->pMod, in->modSize); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_MODULAR_REDUC_IN_MODULUS + (in->modSize / 4UL)); +} + +/** + * @brief Set input parameters. + * @param hpka PKA handle + * @param size Size of the operand + * @param pOp1 Generic pointer to input data + */ +void PKA_MontgomeryParam_Set(PKA_HandleTypeDef *hpka, const uint32_t size, const uint8_t *pOp1) +{ + if (pOp1 != NULL) + { + /* Get the number of bit per operand */ + hpka->Instance->RAM[PKA_MONTGOMERY_PARAM_IN_MOD_NB_BITS] = PKA_GetOptBitSize_u8(size, *pOp1); + + /* Move the input parameters pOp1 to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_MONTGOMERY_PARAM_IN_MODULUS], pOp1, size); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_MONTGOMERY_PARAM_IN_MODULUS + ((size + 3UL) / 4UL)); + } +} + +/** + * @brief Generic function to set input parameters. + * @param hpka PKA handle + * @param size Size of the operand + * @param pOp1 Generic pointer to input data + * @param pOp2 Generic pointer to input data + * @param pOp3 Generic pointer to input data + */ +void PKA_ARI_Set(PKA_HandleTypeDef *hpka, const uint32_t size, const uint32_t *pOp1, const uint32_t *pOp2, const uint8_t *pOp3) +{ + /* Get the number of bit per operand */ + hpka->Instance->RAM[PKA_ARITHMETIC_ALL_OPS_NB_BITS] = PKA_GetBitSize_u32(size); + + if (pOp1 != NULL) + { + /* Move the input parameters pOp1 to PKA RAM */ + PKA_Memcpy_u32_to_u32(&hpka->Instance->RAM[PKA_ARITHMETIC_ALL_OPS_IN_OP1], pOp1, size); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ARITHMETIC_ALL_OPS_IN_OP1 + size); + } + + if (pOp2 != NULL) + { + /* Move the input parameters pOp2 to PKA RAM */ + PKA_Memcpy_u32_to_u32(&hpka->Instance->RAM[PKA_ARITHMETIC_ALL_OPS_IN_OP2], pOp2, size); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ARITHMETIC_ALL_OPS_IN_OP2 + size); + } + + if (pOp3 != NULL) + { + /* Move the input parameters pOp3 to PKA RAM */ + PKA_Memcpy_u8_to_u32(&hpka->Instance->RAM[PKA_ARITHMETIC_ALL_OPS_IN_OP3], pOp3, size * 4UL); + __PKA_RAM_PARAM_END(hpka->Instance->RAM, PKA_ARITHMETIC_ALL_OPS_IN_OP3 + size); + } +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(PKA) && defined(HAL_PKA_MODULE_ENABLED) */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c new file mode 100644 index 0000000..af8a039 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c @@ -0,0 +1,717 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_pwr.c + * @author MCD Application Team + * @brief PWR HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Power Controller (PWR) peripheral: + * + Initialization/de-initialization functions + * + Peripheral Control functions + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup PWR + * @{ + */ + +#ifdef HAL_PWR_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @addtogroup PWR_Private_Defines + * @{ + */ + +/** @defgroup PWR_Register_Reset_Values PWR Register Reset Values + * @{ + */ +/* Definitions of PWR registers reset value */ +#define PWR_CR1_RESET_VALUE (0x00000200U) +#define PWR_CR2_RESET_VALUE (0x00000000U) +#define PWR_CR3_RESET_VALUE (0x00008000U) +#define PWR_CR4_RESET_VALUE (0x00000000U) +#define PWR_CR5_RESET_VALUE (0x00004204U) +#define PWR_PUCRA_RESET_VALUE (0x00000000U) +#define PWR_PDCRA_RESET_VALUE (0x00000000U) +#define PWR_PUCRB_RESET_VALUE (0x00000000U) +#define PWR_PDCRB_RESET_VALUE (0x00000000U) +#define PWR_PUCRC_RESET_VALUE (0x00000000U) +#define PWR_PDCRC_RESET_VALUE (0x00000000U) +#define PWR_PUCRD_RESET_VALUE (0x00000000U) +#define PWR_PDCRD_RESET_VALUE (0x00000000U) +#define PWR_PUCRE_RESET_VALUE (0x00000000U) +#define PWR_PDCRE_RESET_VALUE (0x00000000U) +#define PWR_PUCRH_RESET_VALUE (0x00000000U) +#define PWR_PDCRH_RESET_VALUE (0x00000000U) +#define PWR_C2CR1_RESET_VALUE (0x00000000U) +#define PWR_C2CR3_RESET_VALUE (0x00008000U) +/** + * @} + */ + + /** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup PWR_Exported_Functions PWR Exported Functions + * @{ + */ + +/** @addtogroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and de-initialization functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] + +@endverbatim + * @{ + */ + +/** + * @brief Deinitialize the HAL PWR peripheral registers to their default reset values. + * @retval None + */ +void HAL_PWR_DeInit(void) +{ + /* Apply reset values to all PWR registers */ + /* Note: Update of each register required since PWR global reset is not */ + /* available at RCC level on this STM32 serie. */ + LL_PWR_WriteReg(CR1, PWR_CR1_RESET_VALUE); + LL_PWR_WriteReg(CR2, PWR_CR2_RESET_VALUE); + LL_PWR_WriteReg(CR3, PWR_CR3_RESET_VALUE); + LL_PWR_WriteReg(CR4, PWR_CR4_RESET_VALUE); + LL_PWR_WriteReg(CR5, PWR_CR5_RESET_VALUE); + LL_PWR_WriteReg(PUCRA, PWR_PUCRA_RESET_VALUE); + LL_PWR_WriteReg(PDCRA, PWR_PDCRA_RESET_VALUE); + LL_PWR_WriteReg(PUCRB, PWR_PUCRB_RESET_VALUE); + LL_PWR_WriteReg(PDCRB, PWR_PDCRB_RESET_VALUE); + LL_PWR_WriteReg(PUCRC, PWR_PUCRC_RESET_VALUE); + LL_PWR_WriteReg(PDCRC, PWR_PDCRC_RESET_VALUE); +#if defined(GPIOD) + LL_PWR_WriteReg(PUCRD, PWR_PUCRD_RESET_VALUE); + LL_PWR_WriteReg(PDCRD, PWR_PDCRD_RESET_VALUE); +#endif + LL_PWR_WriteReg(PUCRE, PWR_PUCRE_RESET_VALUE); + LL_PWR_WriteReg(PDCRE, PWR_PDCRE_RESET_VALUE); + LL_PWR_WriteReg(PUCRH, PWR_PUCRH_RESET_VALUE); + LL_PWR_WriteReg(PDCRH, PWR_PDCRH_RESET_VALUE); + LL_PWR_WriteReg(C2CR1, PWR_C2CR1_RESET_VALUE); + LL_PWR_WriteReg(C2CR3, PWR_C2CR3_RESET_VALUE); + + /* Clear all flags */ + LL_PWR_WriteReg(SCR, + LL_PWR_SCR_CC2HF + | LL_PWR_SCR_C802AF + | LL_PWR_SCR_CBLEAF + | LL_PWR_SCR_CCRPEF + | LL_PWR_SCR_C802WUF + | LL_PWR_SCR_CBLEWUF +#if defined(PWR_CR5_SMPSEN) + | LL_PWR_SCR_CBORHF + | LL_PWR_SCR_CSMPSFBF +#endif + | LL_PWR_SCR_CWUF + ); + + LL_PWR_WriteReg(EXTSCR, + LL_PWR_EXTSCR_CCRPF + | LL_PWR_EXTSCR_C2CSSF + | LL_PWR_EXTSCR_C1CSSF + ); +} + + +/** + * @brief Enable access to the backup domain + * (RTC registers, RTC backup data registers). + * @note After reset, the backup domain is protected against + * possible unwanted write accesses. + * @note RTCSEL that sets the RTC clock source selection is in the RTC back-up domain. + * In order to set or modify the RTC clock, the backup domain access must be + * disabled. + * @note LSEON bit that switches on and off the LSE crystal belongs as well to the + * back-up domain. + * @retval None + */ +void HAL_PWR_EnableBkUpAccess(void) +{ + SET_BIT(PWR->CR1, PWR_CR1_DBP); +} + +/** + * @brief Disable access to the backup domain + * (RTC registers, RTC backup data registers). + * @retval None + */ +void HAL_PWR_DisableBkUpAccess(void) +{ + CLEAR_BIT(PWR->CR1, PWR_CR1_DBP); +} + +/** + * @} + */ + + +/** @addtogroup PWR_Exported_Functions_Group2 Peripheral Control functions + * @brief Low Power modes configuration functions + * +@verbatim + + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + + [..] + *** PVD configuration *** + ========================= + [..] + (+) The PVD is used to monitor the VDD power supply by comparing it to a + threshold selected by the PVD Level (PLS[2:0] bits in PWR_CR2 register). + (+) PVDO flag is available to indicate if VDD/VDDA is higher or lower + than the PVD threshold. This event is internally connected to the EXTI + line16 and can generate an interrupt if enabled. This is done through + __HAL_PVD_EXTI_ENABLE_IT() macro. + (+) The PVD is stopped in Standby mode. + + *** WakeUp pin configuration *** + ================================ + [..] + (+) WakeUp pins are used to wakeup the system from Standby mode or Shutdown mode. + The polarity of these pins can be set to configure event detection on high + level (rising edge) or low level (falling edge). + + *** Low Power modes configuration *** + ===================================== + [..] + The devices feature 8 low-power modes: + + (+) Low-power Run mode: core and peripherals are running, main regulator off, low power regulator on. + + (+) Sleep mode: Cortex-M4 core stopped, peripherals kept running, main and low power regulators on. + (+) Low-power Sleep mode: Cortex-M4 core stopped, peripherals kept running, main regulator off, low power regulator on. + + (+) Stop 0 mode: all clocks are stopped except LSI and LSE, main and low power regulators on. + (+) Stop 1 mode: all clocks are stopped except LSI and LSE, main regulator off, low power regulator on. + (+) Stop 2 mode: all clocks are stopped except LSI and LSE, main regulator off, low power regulator on, reduced set of waking up IPs compared to Stop 1 mode. + + (+) Standby mode with SRAM2: all clocks are stopped except LSI and LSE, SRAM2 content preserved, main regulator off, low power regulator on. + (+) Standby mode without SRAM2: all clocks are stopped except LSI and LSE, main and low power regulators off. + + (+) Shutdown mode: all clocks are stopped except LSE, main and low power regulators off. + + + *** Low-power run mode *** + ========================== + [..] + (+) Entry: (from main run mode) + (++) set LPR bit with HAL_PWREx_EnableLowPowerRunMode() API after having decreased the system clock below 2 MHz. + (+) Exit: + (++) clear LPR bit then wait for REGLP bit to be reset with HAL_PWREx_DisableLowPowerRunMode() API. Only + then can the system clock frequency be increased above 2 MHz. + + *** Sleep mode / Low-power sleep mode *** + ========================================= + [..] + (+) Entry: + The Sleep mode / Low-power Sleep mode is entered thru HAL_PWR_EnterSLEEPMode() API + in specifying whether or not the regulator is forced to low-power mode and if exit is interrupt or event-triggered. + (++) PWR_MAINREGULATOR_ON: Sleep mode (regulator in main mode). + (++) PWR_LOWPOWERREGULATOR_ON: Low-power sleep (regulator in low power mode). + In the latter case, the system clock frequency must have been decreased below 2 MHz beforehand. + (++) PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction + (++) PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction + + (+) WFI Exit: + (++) Any peripheral interrupt acknowledged by the nested vectored interrupt + controller (NVIC) or any wake-up event. + + (+) WFE Exit: + (++) Any wake-up event such as an EXTI line configured in event mode. + + [..] When exiting the Low-power sleep mode by issuing an interrupt or a wakeup event, + the MCU is in Low-power Run mode. + + *** Stop 0, Stop 1 and Stop 2 modes *** + =============================== + [..] + (+) Entry: + The Stop 0, Stop 1 or Stop 2 modes are entered thru the following API's: + (++) HAL_PWREx_EnterSTOP0Mode() for mode 0, HAL_PWREx_EnterSTOP1Mode() for mode 1, HAL_PWREx_EnterSTOP2Mode() for mode 2 + or for porting reasons HAL_PWR_EnterSTOPMode(). + + (+) Regulator setting (applicable to HAL_PWR_EnterSTOPMode() only): + (++) PWR_MAINREGULATOR_ON: Regulator in main mode (STOP0 mode) + (++) PWR_LOWPOWERREGULATOR_ON: Regulator in low-power mode (STOP1 mode) + (+) Exit (interrupt or event-triggered, specified when entering STOP mode): + (++) PWR_STOPENTRY_WFI: enter Stop mode with WFI instruction + (++) PWR_STOPENTRY_WFE: enter Stop mode with WFE instruction + (+) WFI Exit: + (++) Any EXTI Line (Internal or External) configured in Interrupt mode. + (++) Some specific communication peripherals (USART, LPUART, I2C) interrupts + when programmed in wakeup mode. + (+) WFE Exit: + (++) Any EXTI Line (Internal or External) configured in Event mode. + + [..] + When exiting Stop 0 and Stop 1 modes, the MCU is either in Run mode or in Low-power Run mode + depending on the LPR bit setting. + When exiting Stop 2 mode, the MCU is in Run mode. + + *** Standby mode *** + ==================== + [..] The Standby mode offers two options: + (+) option a) all clocks off except LSI and LSE, RRS bit set (keeps voltage regulator in low power mode). + SRAM and registers contents are lost except for the SRAM2 content, the RTC registers, RTC backup registers + and Standby circuitry. + (+) option b) all clocks off except LSI and LSE, RRS bit cleared (voltage regulator then disabled). + SRAM and register contents are lost except for the RTC registers, RTC backup registers + and Standby circuitry. + + (++) Entry: + (+++) The Standby mode is entered thru HAL_PWR_EnterSTANDBYMode() API. + SRAM1 and register contents are lost except for registers in the Backup domain and + Standby circuitry. SRAM2 content can be preserved if the bit RRS is set in PWR_CR3 register. + To enable this feature, the user can resort to HAL_PWREx_EnableBKRAMContentRetention() API + to set RRS bit. + (++) Exit: + (+++) WKUP pin rising edge, RTC alarm or wakeup, tamper event, time-stamp event, + external reset in NRST pin, IWDG reset. + [..] After waking up from Standby mode, program execution restarts in the same way as after a Reset. + + + *** Shutdown mode *** + ====================== + [..] + In Shutdown mode, + voltage regulator is disabled, all clocks are off except LSE, RRS bit is cleared. + SRAM and registers contents are lost except for backup domain registers. + (+) Entry: + The Shutdown mode is entered thru HAL_PWREx_EnterSHUTDOWNMode() API. + (+) Exit: + (++) WKUP pin rising edge, RTC alarm or wakeup, tamper event, time-stamp event, + external reset in NRST pin. + [..] After waking up from Shutdown mode, program execution restarts in the same way as after a Reset. + + + *** Auto-wakeup (AWU) from low-power mode *** + ============================================= + [..] + The MCU can be woken up from low-power mode by an RTC Alarm event, an RTC + Wakeup event, a tamper event or a time-stamp event, without depending on + an external interrupt (Auto-wakeup mode). + + (+) RTC auto-wakeup (AWU) from the Stop, Standby and Shutdown modes + + + (++) To wake up from the Stop mode with an RTC alarm event, it is necessary to + configure the RTC to generate the RTC alarm using the HAL_RTC_SetAlarm_IT() function. + + (++) To wake up from the Stop mode with an RTC Tamper or time stamp event, it + is necessary to configure the RTC to detect the tamper or time stamp event using the + HAL_RTCEx_SetTimeStamp_IT() or HAL_RTCEx_SetTamper_IT() functions. + + (++) To wake up from the Stop mode with an RTC WakeUp event, it is necessary to + configure the RTC to generate the RTC WakeUp event using the HAL_RTCEx_SetWakeUpTimer_IT() function. + +@endverbatim + * @{ + */ + +/** + * @brief Configure the voltage threshold detected by the Power Voltage Detector (PVD). + * @param sConfigPVD pointer to a PWR_PVDTypeDef structure that contains the PVD + * configuration information. + * @note Refer to the electrical characteristics of your device datasheet for + * more details about the voltage thresholds corresponding to each + * detection level. + * @note If "sConfigPVD->Mode" is set to PVD_MODE_IT, + * wake-up target is set by default to wake-up target CPU1. + * To select wake-up target to CPU2, additional configuration must be + * performed using macro "__HAL_PWR_PVD_EXTIC2_ENABLE_IT()" + * (and optionally, to select CPU2 only (not both CPU1 and CPU2): + * "__HAL_PWR_PVD_EXTI_DISABLE_IT()"). + * @retval None + */ +HAL_StatusTypeDef HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD) +{ + /* Check the parameters */ + assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel)); + assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode)); + + /* Set PLS bits according to PVDLevel value */ + MODIFY_REG(PWR->CR2, PWR_CR2_PLS, sConfigPVD->PVDLevel); + + /* Clear any previous config. Keep it clear if no event or IT mode is selected */ + + /* Note: On STM32WB serie, power PVD event is not available on AIEC lines */ + /* (only interruption is available through AIEC line 16). */ + __HAL_PWR_PVD_EXTI_DISABLE_IT(); /*CPU1*/ + __HAL_PWR_PVD_EXTIC2_DISABLE_IT(); /*CPU2*/ + + __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); + __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); + + /* Configure interrupt mode */ + if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT) + { + /* Set CPU1 as wakeup target */ + __HAL_PWR_PVD_EXTI_ENABLE_IT(); + } + + /* Configure the edge */ + if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE) + { + __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE(); + } + + if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE) + { + __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE(); + } + + return HAL_OK; +} + +/** + * @brief Enables the Power Voltage Detector(PVD). + * @retval None + */ +void HAL_PWR_EnablePVD(void) +{ + /* Enable the power voltage detector */ + SET_BIT(PWR->CR2, PWR_CR2_PVDE); +} + +/** + * @brief Disables the Power Voltage Detector(PVD). + * @retval None + */ +void HAL_PWR_DisablePVD(void) +{ + /* Disable the power voltage detector */ + CLEAR_BIT(PWR->CR2, PWR_CR2_PVDE); +} + + +/** + * @brief Enable the WakeUp PINx functionality. + * @param WakeUpPinPolarity Specifies which Wake-Up pin to enable. + * This parameter can be one of the following legacy values which set the default polarity + * i.e. detection on high level (rising edge): + * @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5 + * + * or one of the following value where the user can explicitly specify the enabled pin and + * the chosen polarity: + * @arg @ref PWR_WAKEUP_PIN1_HIGH or PWR_WAKEUP_PIN1_LOW + * @arg @ref PWR_WAKEUP_PIN2_HIGH or PWR_WAKEUP_PIN2_LOW + * @arg @ref PWR_WAKEUP_PIN3_HIGH or PWR_WAKEUP_PIN3_LOW + * @arg @ref PWR_WAKEUP_PIN4_HIGH or PWR_WAKEUP_PIN4_LOW + * @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW + * @note PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent. + * @retval None + */ +void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinPolarity) +{ + assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity)); + + /* Specifies the Wake-Up pin polarity for the event detection + (rising or falling edge) */ + MODIFY_REG(PWR->CR4, (PWR_CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT)); + + /* Enable wake-up pin */ + SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity)); +} + +/** + * @brief Disable the WakeUp PINx functionality. + * @param WakeUpPinx Specifies the Power Wake-Up pin to disable. + * This parameter can be one of the following values: + * @arg PWR_WAKEUP_PIN1: An event on PA0 PIN wakes-up the system from Standby mode. + * @arg PWR_WAKEUP_PIN2: An event on PC13 PIN wakes-up the system from Standby mode. + * @arg PWR_WAKEUP_PIN3: An event on PC12 PIN wakes-up the system from Standby mode. + * @arg PWR_WAKEUP_PIN4: An event on PA2 PIN wakes-up the system from Standby mode. + * @arg PWR_WAKEUP_PIN5: An event on PC5 PIN wakes-up the system from Standby mode. + * @retval None + */ +void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx) +{ + assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx)); + + CLEAR_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinx)); +} + +/** + * @brief Enter Sleep or Low-power Sleep mode. + * @note In Sleep/Low-power Sleep mode, all I/O pins keep the same state as in Run mode. + * @param Regulator Specifies the regulator state in Sleep/Low-power Sleep mode. + * This parameter can be one of the following values: + * @arg @ref PWR_MAINREGULATOR_ON Sleep mode (regulator in main mode) + * @arg @ref PWR_LOWPOWERREGULATOR_ON Low-power Sleep mode (regulator in low-power mode) + * @note Low-power Sleep mode is entered from Low-power Run mode. Therefore, if not yet + * in Low-power Run mode before calling HAL_PWR_EnterSLEEPMode() with Regulator set + * to PWR_LOWPOWERREGULATOR_ON, the user can optionally configure the + * Flash in power-down mode in setting the SLEEP_PD bit in FLASH_ACR register. + * Additionally, the clock frequency must be reduced below 2 MHz. + * Setting SLEEP_PD in FLASH_ACR then appropriately reducing the clock frequency must + * be done before calling HAL_PWR_EnterSLEEPMode() API. + * @note When exiting Low-power Sleep mode, the MCU is in Low-power Run mode. To move in + * Run mode, the user must resort to HAL_PWREx_DisableLowPowerRunMode() API. + * @param SLEEPEntry Specifies if Sleep mode is entered with WFI or WFE instruction. + * This parameter can be one of the following values: + * @arg @ref PWR_SLEEPENTRY_WFI enter Sleep or Low-power Sleep mode with WFI instruction + * @arg @ref PWR_SLEEPENTRY_WFE enter Sleep or Low-power Sleep mode with WFE instruction + * @note When WFI entry is used, tick interrupt have to be disabled if not desired as + * the interrupt wake up source. + * @retval None + */ +void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry) +{ + /* Check the parameters */ + assert_param(IS_PWR_REGULATOR(Regulator)); + assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry)); + + /* Set Regulator parameter */ + if (Regulator == PWR_MAINREGULATOR_ON) + { + /* If in low-power run mode at this point, exit it */ + if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) + { + if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK) + { + return ; + } + } + /* Regulator now in main mode. */ + } + else + { + /* If in run mode, first move to low-power run mode. + The system clock frequency must be below 2 MHz at this point. */ + if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET) + { + HAL_PWREx_EnableLowPowerRunMode(); + } + } + + /* Clear SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); + + /* Select SLEEP mode entry -------------------------------------------------*/ + if(SLEEPEntry == PWR_SLEEPENTRY_WFI) + { + /* Request Wait For Interrupt */ + __WFI(); + } + else + { + /* Request Wait For Event */ + __SEV(); + __WFE(); + __WFE(); + } +} + + +/** + * @brief Enter Stop mode + * @note This API is named HAL_PWR_EnterSTOPMode to ensure compatibility with legacy code running + * on devices where only "Stop mode" is mentioned with main or low power regulator ON. + * @note In Stop mode, all I/O pins keep the same state as in Run mode. + * @note All clocks in the VCORE domain are stopped; the PLL, the MSI, + * the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capability + * (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the HSI + * after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is propagated + * only to the peripheral requesting it. + * SRAM1, SRAM2 and register contents are preserved. + * The BOR is available. + * The voltage regulator can be configured either in normal (Stop 0) or low-power mode (Stop 1). + * @note When exiting Stop 0 or Stop 1 mode by issuing an interrupt or a wakeup event, + * the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register + * is set; the MSI oscillator is selected if STOPWUCK is cleared. + * @note When the voltage regulator operates in low power mode (Stop 1), an additional + * startup delay is incurred when waking up. + * By keeping the internal regulator ON during Stop mode (Stop 0), the consumption + * is higher although the startup time is reduced. + * @note Case of Stop0 mode with SMPS: Before entering Stop 0 mode with SMPS Step Down converter enabled, + * the HSI16 must be kept on by enabling HSI kernel clock (set HSIKERON register bit). + * @note According to system power policy, system entering in Stop mode + * is depending on other CPU power mode. + * @param Regulator Specifies the regulator state in Stop mode. + * This parameter can be one of the following values: + * @arg @ref PWR_MAINREGULATOR_ON Stop 0 mode (main regulator ON) + * @arg @ref PWR_LOWPOWERREGULATOR_ON Stop 1 mode (low power regulator ON) + * @param STOPEntry Specifies Stop 0, Stop 1 or Stop 2 mode is entered with WFI or WFE instruction. + * This parameter can be one of the following values: + * @arg @ref PWR_STOPENTRY_WFI Enter Stop 0 or Stop 1 mode with WFI instruction. + * @arg @ref PWR_STOPENTRY_WFE Enter Stop 0 or Stop 1 mode with WFE instruction. + * @retval None + */ +void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry) +{ + /* Check the parameters */ + assert_param(IS_PWR_REGULATOR(Regulator)); + + if(Regulator == PWR_LOWPOWERREGULATOR_ON) + { + HAL_PWREx_EnterSTOP1Mode(STOPEntry); + } + else + { + HAL_PWREx_EnterSTOP0Mode(STOPEntry); + } +} + + +/** + * @brief Enter Standby mode. + * @note In Standby mode, the PLL, the HSI, the MSI and the HSE oscillators are switched + * off. The voltage regulator is disabled, except when BKRAM content is preserved + * in which case the regulator is in low-power mode. + * SRAM and register contents are lost except for registers in the Backup domain and + * Standby circuitry. BKRAM content can be preserved if the bit RRS is set in PWR_CR3 register. + * To enable this feature, the user can resort to HAL_PWREx_EnableBKRAMContentRetention() API + * to set RRS bit. + * The BOR is available. + * @note The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state. + * HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() respectively enable Pull Up and + * Pull Down state, HAL_PWREx_DisableGPIOPullUp() and HAL_PWREx_DisableGPIOPullDown() disable the + * same. + * These states are effective in Standby mode only if APC bit is set through + * HAL_PWREx_EnablePullUpPullDownConfig() API. + * @note According to system power policy, system entering in Standby mode + * is depending on other CPU power mode. + * @retval None + */ +void HAL_PWR_EnterSTANDBYMode(void) +{ + /* Set Stand-by mode */ + MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STANDBY); + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); + +/* This option is used to ensure that store operations are completed */ +#if defined ( __CC_ARM) + __force_stores(); +#endif + + /* Request Wait For Interrupt */ + __WFI(); + + /* Following code is executed after wake up if system did not go to STANDBY + mode according to system power policy */ + + /* Reset SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); +} + +/** + * @brief Indicate Sleep-On-Exit when returning from Handler mode to Thread mode. + * @note Set SLEEPONEXIT bit of SCR register. When this bit is set, the processor + * re-enters SLEEP mode when an interruption handling is over. + * Setting this bit is useful when the processor is expected to run only on + * interruptions handling. + * @retval None + */ +void HAL_PWR_EnableSleepOnExit(void) +{ + /* Set SLEEPONEXIT bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); +} + +/** + * @brief Disable Sleep-On-Exit feature when returning from Handler mode to Thread mode. + * @note Clear SLEEPONEXIT bit of SCR register. When this bit is set, the processor + * re-enters SLEEP mode when an interruption handling is over. + * @retval None + */ +void HAL_PWR_DisableSleepOnExit(void) +{ + /* Clear SLEEPONEXIT bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk)); +} + + +/** + * @brief Enable CORTEX M4 SEVONPEND bit. + * @note Set SEVONPEND bit of SCR register. When this bit is set, this causes + * WFE to wake up when an interrupt moves from inactive to pended. + * @retval None + */ +void HAL_PWR_EnableSEVOnPend(void) +{ + /* Set SEVONPEND bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); +} + + +/** + * @brief Disable CORTEX M4 SEVONPEND bit. + * @note Clear SEVONPEND bit of SCR register. When this bit is set, this causes + * WFE to wake up when an interrupt moves from inactive to pended. + * @retval None + */ +void HAL_PWR_DisableSEVOnPend(void) +{ + /* Clear SEVONPEND bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk)); +} + + +/** + * @brief PWR PVD interrupt callback + * @retval None + */ +__weak void HAL_PWR_PVDCallback(void) +{ + /* NOTE : This function should not be modified; when the callback is needed, + the HAL_PWR_PVDCallback can be implemented in the user file + */ +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_PWR_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c new file mode 100644 index 0000000..3b394c6 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c @@ -0,0 +1,1368 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_pwr_ex.c + * @author MCD Application Team + * @brief Extended PWR HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Power Controller (PWR) peripheral: + * + Extended Initialization and de-initialization functions + * + Extended Peripheral Control functions + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup PWREx + * @{ + */ + +#ifdef HAL_PWR_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @defgroup PWR_Extended_Private_Defines PWR Extended Private Defines + * @{ + */ +#define PWR_PORTE_AVAILABLE_PINS (PWR_GPIO_BIT_4 | PWR_GPIO_BIT_3 | PWR_GPIO_BIT_2 | PWR_GPIO_BIT_1 | PWR_GPIO_BIT_0) +#define PWR_PORTH_AVAILABLE_PINS (PWR_GPIO_BIT_3 | PWR_GPIO_BIT_1 | PWR_GPIO_BIT_0) + +/** @defgroup PWREx_TimeOut_Value PWR Extended Flag Setting Time Out Value + * @{ + */ +#define PWR_FLAG_SETTING_DELAY_US 50U /*!< Time out value for REGLPF and VOSF flags setting */ +/** + * @} + */ + +/** + * @} + */ + + + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup PWREx_Exported_Functions PWR Extended Exported Functions + * @{ + */ + +/** @addtogroup PWREx_Exported_Functions_Group1 Extended Peripheral Control functions + * @brief Extended Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Extended Peripheral Initialization and de-initialization functions ##### + =============================================================================== + [..] + +@endverbatim + * @{ + */ + + +#if defined(PWR_CR1_VOS) +/** + * @brief Return Voltage Scaling Range. + * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2) + */ +uint32_t HAL_PWREx_GetVoltageRange(void) +{ + return (PWR->CR1 & PWR_CR1_VOS); +} + +/** + * @brief Configure the main internal regulator output voltage. + * @param VoltageScaling specifies the regulator output voltage to achieve + * a tradeoff between performance and power consumption. + * This parameter can be one of the following values: + * @arg @ref PWR_REGULATOR_VOLTAGE_SCALE1 Regulator voltage output range 1 mode, + * typical output voltage at 1.2 V, + * system frequency up to 64 MHz. + * @arg @ref PWR_REGULATOR_VOLTAGE_SCALE2 Regulator voltage output range 2 mode, + * typical output voltage at 1.0 V, + * system frequency up to 16 MHz. + * @note When moving from Range 1 to Range 2, the system frequency must be decreased to + * a value below 16 MHz before calling HAL_PWREx_ControlVoltageScaling() API. + * When moving from Range 2 to Range 1, the system frequency can be increased to + * a value up to 64 MHz after calling HAL_PWREx_ControlVoltageScaling() API. + * @note When moving from Range 2 to Range 1, the API waits for VOSF flag to be + * cleared before returning the status. If the flag is not cleared within + * 50 microseconds, HAL_TIMEOUT status is reported. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling) +{ + uint32_t wait_loop_index; + + assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling)); + + /* If Set Range 1 */ + if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1) + { + if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1) + { + /* Set Range 1 */ + MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1); + + /* Wait until VOSF is cleared */ + wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000U)); + while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U)) + { + wait_loop_index--; + } + if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) + { + return HAL_TIMEOUT; + } + } + } + else + { + if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2) + { + /* Set Range 2 */ + MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2); + /* No need to wait for VOSF to be cleared for this transition */ + } + } + + return HAL_OK; +} +#endif + +/****************************************************************************/ + +/** + * @brief Enable battery charging. + * When VDD is present, charge the external battery on VBAT thru an internal resistor. + * @param ResistorSelection specifies the resistor impedance. + * This parameter can be one of the following values: + * @arg @ref PWR_BATTERY_CHARGING_RESISTOR_5 5 kOhms resistor + * @arg @ref PWR_BATTERY_CHARGING_RESISTOR_1_5 1.5 kOhms resistor + * @retval None + */ +void HAL_PWREx_EnableBatteryCharging(uint32_t ResistorSelection) +{ + assert_param(IS_PWR_BATTERY_RESISTOR_SELECT(ResistorSelection)); + + /* Specify resistor selection */ + MODIFY_REG(PWR->CR4, PWR_CR4_VBRS, ResistorSelection); + + /* Enable battery charging */ + SET_BIT(PWR->CR4, PWR_CR4_VBE); +} + +/** + * @brief Disable battery charging. + * @retval None + */ +void HAL_PWREx_DisableBatteryCharging(void) +{ + CLEAR_BIT(PWR->CR4, PWR_CR4_VBE); +} + +/****************************************************************************/ +#if defined(PWR_CR2_PVME1) +/** + * @brief Enable VDDUSB supply. + * @note Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present. + * @retval None + */ +void HAL_PWREx_EnableVddUSB(void) +{ + SET_BIT(PWR->CR2, PWR_CR2_USV); +} + +/** + * @brief Disable VDDUSB supply. + * @retval None + */ +void HAL_PWREx_DisableVddUSB(void) +{ + CLEAR_BIT(PWR->CR2, PWR_CR2_USV); +} +#endif + +/****************************************************************************/ + +/** + * @brief Enable Internal Wake-up Line. + * @retval None + */ +void HAL_PWREx_EnableInternalWakeUpLine(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_EIWUL); +} + +/** + * @brief Disable Internal Wake-up Line. + * @retval None + */ +void HAL_PWREx_DisableInternalWakeUpLine(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_EIWUL); +} + +#if defined(PWR_CR5_SMPSEN) +/** + * @brief Enable BORH and SMPS step down converter forced in bypass mode + * interrupt for CPU1 + * @retval None + */ +void HAL_PWREx_EnableBORH_SMPSBypassIT(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_EBORHSMPSFB); +} + +/** + * @brief Disable BORH and SMPS step down converter forced in bypass mode + * interrupt for CPU1 + * @retval None + */ +void HAL_PWREx_DisableBORH_SMPSBypassIT(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_EBORHSMPSFB); +} +#endif + +/** + * @brief Enable RF Phase interrupt. + * @retval None + */ +void HAL_PWREx_EnableRFPhaseIT(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_ECRPE_Msk); +} + +/** + * @brief Disable RF Phase interrupt. + * @retval None + */ +void HAL_PWREx_DisableRFPhaseIT(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_ECRPE_Msk); +} + + +/** + * @brief Enable BLE Activity interrupt. + * @retval None + */ +void HAL_PWREx_EnableBLEActivityIT(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_EBLEA); +} + +/** + * @brief Disable BLE Activity interrupt. + * @retval None + */ +void HAL_PWREx_DisableBLEActivityIT(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_EBLEA); +} + + +/** + * @brief Enable 802.15.4 Activity interrupt. + * @retval None + */ +void HAL_PWREx_Enable802ActivityIT(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_E802A); +} + +/** + * @brief Disable 802.15.4 Activity interrupt. + * @retval None + */ +void HAL_PWREx_Disable802ActivityIT(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_E802A); +} + +/** + * @brief Enable CPU2 on-Hold interrupt. + * @retval None + */ +void HAL_PWREx_EnableHOLDC2IT(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_EC2H); +} + +/** + * @brief Disable CPU2 on-Hold interrupt. + * @retval None + */ +void HAL_PWREx_DisableHOLDC2IT(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_EC2H); +} + +/****************************************************************************/ + +/** + * @brief Enable GPIO pull-up state in Standby and Shutdown modes. + * @note Set the relevant PUy bits of PWR_PUCRx register to configure the I/O in + * pull-up state in Standby and Shutdown modes. + * @note This state is effective in Standby and Shutdown modes only if APC bit + * is set through HAL_PWREx_EnablePullUpPullDownConfig() API. + * @note The configuration is lost when exiting the Shutdown mode due to the + * power-on reset, maintained when exiting the Standby mode. + * @note To avoid any conflict at Standby and Shutdown modes exits, the corresponding + * PDy bit of PWR_PDCRx register is cleared unless it is reserved. + * @note Even if a PUy bit to set is reserved, the other PUy bits entered as input + * parameter at the same time are set. + * @param GPIO Specify the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H + * to select the GPIO peripheral. + * @param GPIONumber Specify the I/O pins numbers. + * This parameter can be one of the following values: + * PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for PORTH where less + * I/O pins are available) or the logical OR of several of them to set + * several bits for a given port in a single API call. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber) +{ + HAL_StatusTypeDef status = HAL_OK; + + assert_param(IS_PWR_GPIO(GPIO)); + assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber)); + + switch (GPIO) + { + case PWR_GPIO_A: + SET_BIT(PWR->PUCRA, GPIONumber); + CLEAR_BIT(PWR->PDCRA, GPIONumber); + break; + case PWR_GPIO_B: + SET_BIT(PWR->PUCRB, GPIONumber); + CLEAR_BIT(PWR->PDCRB, GPIONumber); + break; + case PWR_GPIO_C: + SET_BIT(PWR->PUCRC, GPIONumber); + CLEAR_BIT(PWR->PDCRC, GPIONumber); + break; +#if defined(GPIOD) + case PWR_GPIO_D: + SET_BIT(PWR->PUCRD, GPIONumber); + CLEAR_BIT(PWR->PDCRD, GPIONumber); + break; +#endif + case PWR_GPIO_E: + SET_BIT(PWR->PUCRE, (GPIONumber & PWR_PORTE_AVAILABLE_PINS)); + CLEAR_BIT(PWR->PDCRE, (GPIONumber & PWR_PORTE_AVAILABLE_PINS)); + break; + case PWR_GPIO_H: + SET_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS)); + CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS)); + break; + default: + status = HAL_ERROR; + break; + } + + return status; +} + +/** + * @brief Disable GPIO pull-up state in Standby mode and Shutdown modes. + * @note Reset the relevant PUy bits of PWR_PUCRx register used to configure the I/O + * in pull-up state in Standby and Shutdown modes. + * @note Even if a PUy bit to reset is reserved, the other PUy bits entered as input + * parameter at the same time are reset. + * @param GPIO Specifies the IO port. This parameter can be PWR_GPIO_A, ..., PWR_GPIO_H + * to select the GPIO peripheral. + * @param GPIONumber Specify the I/O pins numbers. + * This parameter can be one of the following values: + * PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for PORTH where less + * I/O pins are available) or the logical OR of several of them to reset + * several bits for a given port in a single API call. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullUp(uint32_t GPIO, uint32_t GPIONumber) +{ + HAL_StatusTypeDef status = HAL_OK; + + assert_param(IS_PWR_GPIO(GPIO)); + assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber)); + + switch (GPIO) + { + case PWR_GPIO_A: + CLEAR_BIT(PWR->PUCRA, GPIONumber); + break; + case PWR_GPIO_B: + CLEAR_BIT(PWR->PUCRB, GPIONumber); + break; + case PWR_GPIO_C: + CLEAR_BIT(PWR->PUCRC, GPIONumber); + break; +#if defined(GPIOD) + case PWR_GPIO_D: + CLEAR_BIT(PWR->PUCRD, GPIONumber); + break; +#endif + case PWR_GPIO_E: + CLEAR_BIT(PWR->PUCRE, (GPIONumber & PWR_PORTE_AVAILABLE_PINS)); + break; + case PWR_GPIO_H: + CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS)); + break; + default: + status = HAL_ERROR; + break; + } + + return status; +} + + + +/** + * @brief Enable GPIO pull-down state in Standby and Shutdown modes. + * @note Set the relevant PDy bits of PWR_PDCRx register to configure the I/O in + * pull-down state in Standby and Shutdown modes. + * @note This state is effective in Standby and Shutdown modes only if APC bit + * is set through HAL_PWREx_EnablePullUpPullDownConfig() API. + * @note The configuration is lost when exiting the Shutdown mode due to the + * power-on reset, maintained when exiting the Standby mode. + * @note To avoid any conflict at Standby and Shutdown modes exits, the corresponding + * PUy bit of PWR_PUCRx register is cleared unless it is reserved. + * @note Even if a PDy bit to set is reserved, the other PDy bits entered as input + * parameter at the same time are set. + * @param GPIO Specify the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H + * to select the GPIO peripheral. + * @param GPIONumber Specify the I/O pins numbers. + * This parameter can be one of the following values: + * PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for PORTH where less + * I/O pins are available) or the logical OR of several of them to set + * several bits for a given port in a single API call. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_PWREx_EnableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber) +{ + HAL_StatusTypeDef status = HAL_OK; + + assert_param(IS_PWR_GPIO(GPIO)); + assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber)); + + switch (GPIO) + { + case PWR_GPIO_A: + SET_BIT(PWR->PDCRA, GPIONumber); + CLEAR_BIT(PWR->PUCRA, GPIONumber); + break; + case PWR_GPIO_B: + SET_BIT(PWR->PDCRB, GPIONumber); + CLEAR_BIT(PWR->PUCRB, GPIONumber); + break; + case PWR_GPIO_C: + SET_BIT(PWR->PDCRC, GPIONumber); + CLEAR_BIT(PWR->PUCRC, GPIONumber); + break; +#if defined(GPIOD) + case PWR_GPIO_D: + SET_BIT(PWR->PDCRD, GPIONumber); + CLEAR_BIT(PWR->PUCRD, GPIONumber); + break; +#endif + case PWR_GPIO_E: + SET_BIT(PWR->PDCRE, (GPIONumber & PWR_PORTE_AVAILABLE_PINS)); + CLEAR_BIT(PWR->PUCRE, (GPIONumber & PWR_PORTE_AVAILABLE_PINS)); + break; + case PWR_GPIO_H: + SET_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS)); + CLEAR_BIT(PWR->PUCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS)); + break; + default: + status = HAL_ERROR; + break; + } + + return status; +} + +/** + * @brief Disable GPIO pull-down state in Standby and Shutdown modes. + * @note Reset the relevant PDy bits of PWR_PDCRx register used to configure the I/O + * in pull-down state in Standby and Shutdown modes. + * @note Even if a PDy bit to reset is reserved, the other PDy bits entered as input + * parameter at the same time are reset. + * @param GPIO Specifies the IO port. This parameter can be PWR_GPIO_A..PWR_GPIO_H + * to select the GPIO peripheral. + * @param GPIONumber Specify the I/O pins numbers. + * This parameter can be one of the following values: + * PWR_GPIO_BIT_0, ..., PWR_GPIO_BIT_15 (except for PORTH where less + * I/O pins are available) or the logical OR of several of them to reset + * several bits for a given port in a single API call. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_PWREx_DisableGPIOPullDown(uint32_t GPIO, uint32_t GPIONumber) +{ + HAL_StatusTypeDef status = HAL_OK; + + assert_param(IS_PWR_GPIO(GPIO)); + assert_param(IS_PWR_GPIO_BIT_NUMBER(GPIONumber)); + + switch (GPIO) + { + case PWR_GPIO_A: + CLEAR_BIT(PWR->PDCRA, GPIONumber); + break; + case PWR_GPIO_B: + CLEAR_BIT(PWR->PDCRB, GPIONumber); + break; + case PWR_GPIO_C: + CLEAR_BIT(PWR->PDCRC, GPIONumber); + break; +#if defined(GPIOD) + case PWR_GPIO_D: + CLEAR_BIT(PWR->PDCRD, GPIONumber); + break; +#endif + case PWR_GPIO_E: + CLEAR_BIT(PWR->PDCRE, (GPIONumber & PWR_PORTE_AVAILABLE_PINS)); + break; + case PWR_GPIO_H: + CLEAR_BIT(PWR->PDCRH, (GPIONumber & PWR_PORTH_AVAILABLE_PINS)); + break; + default: + status = HAL_ERROR; + break; + } + + return status; +} + +/** + * @brief Enable pull-up and pull-down configuration. + * @note When APC bit is set, the I/O pull-up and pull-down configurations defined in + * PWR_PUCRx and PWR_PDCRx registers are applied in Standby and Shutdown modes. + * @note Pull-up set by PUy bit of PWR_PUCRx register is not activated if the corresponding + * PDy bit of PWR_PDCRx register is also set (pull-down configuration priority is higher). + * HAL_PWREx_EnableGPIOPullUp() and HAL_PWREx_EnableGPIOPullDown() API's ensure there + * is no conflict when setting PUy or PDy bit. + * @retval None + */ +void HAL_PWREx_EnablePullUpPullDownConfig(void) +{ + SET_BIT(PWR->CR3, PWR_CR3_APC); +} + +/** + * @brief Disable pull-up and pull-down configuration. + * @note When APC bit is cleared, the I/O pull-up and pull-down configurations defined in + * PWR_PUCRx and PWR_PDCRx registers are not applied in Standby and Shutdown modes. + * @retval None + */ +void HAL_PWREx_DisablePullUpPullDownConfig(void) +{ + CLEAR_BIT(PWR->CR3, PWR_CR3_APC); +} + +/****************************************************************************/ + +#if defined(PWR_CR5_SMPSEN) +/** + * @brief Set BOR configuration + * @param BORConfiguration This parameter can be one of the following values: + * @arg @ref PWR_BOR_SYSTEM_RESET + * @arg @ref PWR_BOR_SMPS_FORCE_BYPASS + */ +void HAL_PWREx_SetBORConfig(uint32_t BORConfiguration) +{ + LL_PWR_SetBORConfig(BORConfiguration); +} + +/** + * @brief Get BOR configuration + * @retval Returned value can be one of the following values: + * @arg @ref PWR_BOR_SYSTEM_RESET + * @arg @ref PWR_BOR_SMPS_FORCE_BYPASS + */ +uint32_t HAL_PWREx_GetBORConfig(void) +{ + return LL_PWR_GetBORConfig(); +} +#endif + +/****************************************************************************/ +/** + * @brief Hold the CPU and their allocated peripherals after reset or wakeup from stop or standby. + * @param CPU: Specifies the core to be held. + * This parameter can be one of the following values: + * @arg PWR_CORE_CPU2: Hold CPU2 and set CPU1 as master. + * @note Hold CPU2 with CPU1 as master by default. + * @retval None + */ +void HAL_PWREx_HoldCore(uint32_t CPU) +{ + /* Check the parameters */ + assert_param(IS_PWR_CORE_HOLD_RELEASE(CPU)); + + LL_PWR_DisableBootC2(); +} + +/** + * @brief Release Cortex CPU2 and allocated peripherals after reset or wakeup from stop or standby. + * @param CPU: Specifies the core to be released. + * This parameter can be one of the following values: + * @arg PWR_CORE_CPU2: Release the CPU2 from holding. + * @retval None + */ +void HAL_PWREx_ReleaseCore(uint32_t CPU) +{ + /* Check the parameters */ + assert_param(IS_PWR_CORE_HOLD_RELEASE(CPU)); + + LL_PWR_EnableBootC2(); +} + +/****************************************************************************/ +/** + * @brief Enable BKRAM content retention in Standby mode. + * @note When RRS bit is set, SRAM is powered by the low-power regulator in + * Standby mode and its content is kept. + * @retval None + */ +void HAL_PWREx_EnableSRAMRetention(void) +{ + LL_PWR_EnableSRAM2Retention(); +} + +/** + * @brief Disable BKRAM content retention in Standby mode. + * @note When RRS bit is reset, SRAM is powered off in Standby mode + * and its content is lost. + * @retval None + */ +void HAL_PWREx_DisableSRAMRetention(void) +{ + LL_PWR_DisableSRAM2Retention(); +} + +/****************************************************************************/ +/** + * @brief Enable Flash Power Down. + * @note This API allows to enable flash power down capabilities in low power + * run and low power sleep modes. + * @param PowerMode this can be a combination of following values: + * @arg @ref PWR_FLASHPD_LPRUN + * @arg @ref PWR_FLASHPD_LPSLEEP + * @retval None + */ +void HAL_PWREx_EnableFlashPowerDown(uint32_t PowerMode) +{ + assert_param(IS_PWR_FLASH_POWERDOWN(PowerMode)); + + if((PowerMode & PWR_FLASHPD_LPRUN) != 0U) + { + /* Unlock bit FPDR */ + WRITE_REG(PWR->CR1, 0x0000C1B0U); + } + + /* Set flash power down mode */ + SET_BIT(PWR->CR1, PowerMode); +} + +/** + * @brief Disable Flash Power Down. + * @note This API allows to disable flash power down capabilities in low power + * run and low power sleep modes. + * @param PowerMode this can be a combination of following values: + * @arg @ref PWR_FLASHPD_LPRUN + * @arg @ref PWR_FLASHPD_LPSLEEP + * @retval None + */ +void HAL_PWREx_DisableFlashPowerDown(uint32_t PowerMode) +{ + assert_param(IS_PWR_FLASH_POWERDOWN(PowerMode)); + + /* Set flash power down mode */ + CLEAR_BIT(PWR->CR1, PowerMode); +} + +/****************************************************************************/ +#if defined(PWR_CR2_PVME1) +/** + * @brief Enable the Power Voltage Monitoring 1: VDDUSB versus 1.2V. + * @retval None + */ +void HAL_PWREx_EnablePVM1(void) +{ + SET_BIT(PWR->CR2, PWR_PVM_1); +} + +/** + * @brief Disable the Power Voltage Monitoring 1: VDDUSB versus 1.2V. + * @retval None + */ +void HAL_PWREx_DisablePVM1(void) +{ + CLEAR_BIT(PWR->CR2, PWR_PVM_1); +} +#endif + +/** + * @brief Enable the Power Voltage Monitoring 3: VDDA versus 1.62V. + * @retval None + */ +void HAL_PWREx_EnablePVM3(void) +{ + SET_BIT(PWR->CR2, PWR_PVM_3); +} + +/** + * @brief Disable the Power Voltage Monitoring 3: VDDA versus 1.62V. + * @retval None + */ +void HAL_PWREx_DisablePVM3(void) +{ + CLEAR_BIT(PWR->CR2, PWR_PVM_3); +} + + + + +/** + * @brief Configure the Peripheral Voltage Monitoring (PVM). + * @param sConfigPVM pointer to a PWR_PVMTypeDef structure that contains the + * PVM configuration information. + * @note The API configures a single PVM according to the information contained + * in the input structure. To configure several PVMs, the API must be singly + * called for each PVM used. + * @note Refer to the electrical characteristics of your device datasheet for + * more details about the voltage thresholds corresponding to each + * detection level and to each monitored supply. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PWREx_ConfigPVM(PWR_PVMTypeDef *sConfigPVM) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_PWR_PVM_TYPE(sConfigPVM->PVMType)); + assert_param(IS_PWR_PVM_MODE(sConfigPVM->Mode)); + + /* Configure EXTI 31 and 33 interrupts if so required: + scan thru PVMType to detect which PVMx is set and + configure the corresponding EXTI line accordingly. */ + switch (sConfigPVM->PVMType) + { +#if defined(PWR_CR2_PVME1) + case PWR_PVM_1: + /* Clear any previous config. Keep it clear if no event or IT mode is selected */ + __HAL_PWR_PVM1_EXTI_DISABLE_EVENT(); + __HAL_PWR_PVM1_EXTI_DISABLE_IT(); + __HAL_PWR_PVM1_EXTI_DISABLE_FALLING_EDGE(); + __HAL_PWR_PVM1_EXTI_DISABLE_RISING_EDGE(); + + /* Configure interrupt mode */ + if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT) + { + __HAL_PWR_PVM1_EXTI_ENABLE_IT(); + } + + /* Configure event mode */ + if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT) + { + __HAL_PWR_PVM1_EXTI_ENABLE_EVENT(); + } + + /* Configure the edge */ + if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE) + { + __HAL_PWR_PVM1_EXTI_ENABLE_RISING_EDGE(); + } + + if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE) + { + __HAL_PWR_PVM1_EXTI_ENABLE_FALLING_EDGE(); + } + break; +#endif + + case PWR_PVM_3: + /* Clear any previous config. Keep it clear if no event or IT mode is selected */ + __HAL_PWR_PVM3_EXTI_DISABLE_EVENT(); + __HAL_PWR_PVM3_EXTI_DISABLE_IT(); + __HAL_PWR_PVM3_EXTI_DISABLE_FALLING_EDGE(); + __HAL_PWR_PVM3_EXTI_DISABLE_RISING_EDGE(); + + /* Configure interrupt mode */ + if((sConfigPVM->Mode & PVM_MODE_IT) == PVM_MODE_IT) + { + __HAL_PWR_PVM3_EXTI_ENABLE_IT(); + } + + /* Configure event mode */ + if((sConfigPVM->Mode & PVM_MODE_EVT) == PVM_MODE_EVT) + { + __HAL_PWR_PVM3_EXTI_ENABLE_EVENT(); + } + + /* Configure the edge */ + if((sConfigPVM->Mode & PVM_RISING_EDGE) == PVM_RISING_EDGE) + { + __HAL_PWR_PVM3_EXTI_ENABLE_RISING_EDGE(); + } + + if((sConfigPVM->Mode & PVM_FALLING_EDGE) == PVM_FALLING_EDGE) + { + __HAL_PWR_PVM3_EXTI_ENABLE_FALLING_EDGE(); + } + break; + + default: + status = HAL_ERROR; + break; + + } + + return status; +} + +#if defined(PWR_CR5_SMPSEN) +/** + * @brief Configure the SMPS step down converter. + * @note SMPS output voltage is calibrated in production, + * calibration parameters are applied to the voltage level parameter + * to reach the requested voltage value. + * @param sConfigSMPS pointer to a PWR_SMPSTypeDef structure that contains the + * SMPS configuration information. + * @note To set and enable SMPS operating mode, refer to function + * "HAL_PWREx_SMPS_SetMode()". + * @retval HAL status + */ +HAL_StatusTypeDef HAL_PWREx_ConfigSMPS(PWR_SMPSTypeDef *sConfigSMPS) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check the parameters */ + assert_param(IS_PWR_SMPS_STARTUP_CURRENT(sConfigSMPS->StartupCurrent)); + assert_param(IS_PWR_SMPS_OUTPUT_VOLTAGE(sConfigSMPS->OutputVoltage)); + + __IO const uint32_t OutputVoltageLevel_calibration = (((*SMPS_VOLTAGE_CAL_ADDR) & SMPS_VOLTAGE_CAL) >> SMPS_VOLTAGE_CAL_POS); /* SMPS output voltage level calibrated in production */ + int32_t TrimmingSteps; /* Trimming steps between theorical output voltage and calibrated output voltage */ + int32_t OutputVoltageLevelTrimmed; /* SMPS output voltage level after calibration: trimming value added to required level */ + + if(OutputVoltageLevel_calibration == 0UL) + { + /* Device with SMPS output voltage not calibrated in production: Apply output voltage value directly */ + + /* Update register */ + MODIFY_REG(PWR->CR5, PWR_CR5_SMPSVOS, (sConfigSMPS->StartupCurrent | sConfigSMPS->OutputVoltage)); + } + else + { + /* Device with SMPS output voltage calibrated in production: Apply output voltage value after correction by calibration value */ + + TrimmingSteps = ((int32_t)OutputVoltageLevel_calibration - (int32_t)(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V50 >> PWR_CR5_SMPSVOS_Pos)); + OutputVoltageLevelTrimmed = ((int32_t)((uint32_t)(sConfigSMPS->OutputVoltage >> PWR_CR5_SMPSVOS_Pos)) + (int32_t)TrimmingSteps); + + /* Clamp value to voltage trimming bitfield range */ + if(OutputVoltageLevelTrimmed < 0) + { + OutputVoltageLevelTrimmed = 0; + status = HAL_ERROR; + } + else + { + if(OutputVoltageLevelTrimmed > (int32_t)PWR_CR5_SMPSVOS) + { + OutputVoltageLevelTrimmed = (int32_t)PWR_CR5_SMPSVOS; + status = HAL_ERROR; + } + } + + /* Update register */ + MODIFY_REG(PWR->CR5, (PWR_CR5_SMPSSC | PWR_CR5_SMPSVOS), (sConfigSMPS->StartupCurrent | ((uint32_t) OutputVoltageLevelTrimmed))); + } + + return status; +} + +/** + * @brief Set SMPS operating mode. + * @param OperatingMode This parameter can be one of the following values: + * @arg @ref PWR_SMPS_BYPASS + * @arg @ref PWR_SMPS_STEP_DOWN (1) + * + * (1) SMPS operating mode step down or open depends on system low-power mode: + * - step down mode if system low power mode is run, LP run or stop, + * - open mode if system low power mode is stop1, stop2, standby or shutdown + * @retval None + */ +void HAL_PWREx_SMPS_SetMode(uint32_t OperatingMode) +{ + MODIFY_REG(PWR->CR5, PWR_CR5_SMPSEN, (OperatingMode & PWR_SR2_SMPSF) << (PWR_CR5_SMPSEN_Pos - PWR_SR2_SMPSF_Pos)); +} + +/** + * @brief Get SMPS effective operating mode + * @note SMPS operating mode can be changed by hardware, therefore + * requested operating mode can differ from effective low power mode. + * - dependency on system low-power mode: + * - step down mode if system low power mode is run, LP run or stop, + * - open mode if system low power mode is stop1, stop2, standby or shutdown + * - dependency on BOR level: + * - bypass mode if supply voltage drops below BOR level + * @note This functions check flags of SMPS operating modes step down + * and bypass. If the SMPS is not among these 2 operating modes, + * then it can be in mode off or open. + * @retval Returned value can be one of the following values: + * @arg @ref PWR_SMPS_BYPASS + * @arg @ref PWR_SMPS_STEP_DOWN (1) + * + * (1) SMPS operating mode step down or open depends on system low-power mode: + * - step down mode if system low power mode is run, LP run or stop, + * - open mode if system low power mode is stop1, stop2, standby or shutdown + */ +uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void) +{ + return (uint32_t)(READ_BIT(PWR->SR2, (PWR_SR2_SMPSF | PWR_SR2_SMPSBF))); +} +#endif + +/****************************************************************************/ + +/** + * @brief Enable the WakeUp PINx functionality. + * @param WakeUpPinPolarity Specifies which Wake-Up pin to enable. + * This parameter can be one of the following legacy values which set the default polarity + * i.e. detection on high level (rising edge): + * @arg @ref PWR_WAKEUP_PIN1, PWR_WAKEUP_PIN2, PWR_WAKEUP_PIN3, PWR_WAKEUP_PIN4, PWR_WAKEUP_PIN5 + * + * or one of the following value where the user can explicitly specify the enabled pin and + * the chosen polarity: + * @arg @ref PWR_WAKEUP_PIN1_HIGH or PWR_WAKEUP_PIN1_LOW + * @arg @ref PWR_WAKEUP_PIN2_HIGH or PWR_WAKEUP_PIN2_LOW + * @arg @ref PWR_WAKEUP_PIN3_HIGH or PWR_WAKEUP_PIN3_LOW + * @arg @ref PWR_WAKEUP_PIN4_HIGH or PWR_WAKEUP_PIN4_LOW + * @arg @ref PWR_WAKEUP_PIN5_HIGH or PWR_WAKEUP_PIN5_LOW + * @param wakeupTarget Specifies the wake-up target + * @arg @ref PWR_CORE_CPU1 + * @arg @ref PWR_CORE_CPU2 + * @note PWR_WAKEUP_PINx and PWR_WAKEUP_PINx_HIGH are equivalent. + * @retval None + */ +void HAL_PWREx_EnableWakeUpPin(uint32_t WakeUpPinPolarity, uint32_t wakeupTarget) +{ + assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity)); + + /* Specifies the Wake-Up pin polarity for the event detection + (rising or falling edge) */ + MODIFY_REG(PWR->CR4, (PWR_C2CR3_EWUP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT)); + + /* Enable wake-up pin */ + if(PWR_CORE_CPU2 == wakeupTarget) + { + SET_BIT(PWR->C2CR3, (PWR_C2CR3_EWUP & WakeUpPinPolarity)); + } + else + { + SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity)); + } +} + +/** + * @brief Get the Wake-Up pin flag. + * @param WakeUpFlag specifies the Wake-Up PIN flag to check. + * This parameter can be one of the following values: + * @arg PWR_FLAG_WUF1: A wakeup event was received from PA0. + * @arg PWR_FLAG_WUF2: A wakeup event was received from PC13. + * @arg PWR_FLAG_WUF3: A wakeup event was received from PC12. + * @arg PWR_FLAG_WUF4: A wakeup event was received from PA2. + * @arg PWR_FLAG_WUF5: A wakeup event was received from PC5. + * @retval The Wake-Up pin flag. + */ +uint32_t HAL_PWREx_GetWakeupFlag(uint32_t WakeUpFlag) +{ + return (PWR->SR1 & (1UL << ((WakeUpFlag) & 31U))); +} + +/** + * @brief Clear the Wake-Up pin flag. + * @param WakeUpFlag specifies the Wake-Up PIN flag to clear. + * This parameter can be one of the following values: + * @arg PWR_FLAG_WUF1: A wakeup event was received from PA0. + * @arg PWR_FLAG_WUF2: A wakeup event was received from PC13. + * @arg PWR_FLAG_WUF3: A wakeup event was received from PC12. + * @arg PWR_FLAG_WUF4: A wakeup event was received from PA2. + * @arg PWR_FLAG_WUF5: A wakeup event was received from PC5. + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_PWREx_ClearWakeupFlag(uint32_t WakeUpFlag) +{ + PWR->SCR = (1UL << ((WakeUpFlag) & 31U)); + + if((PWR->SR1 & (1UL << ((WakeUpFlag) & 31U))) != 0U) + { + return HAL_ERROR; + } + return HAL_OK; +} + +/****************************************************************************/ + +/** + * @brief Enter Low-power Run mode + * @note In Low-power Run mode, all I/O pins keep the same state as in Run mode. + * @note When Regulator is set to PWR_LOWPOWERREGULATOR_ON, the user can optionally configure the + * Flash in power-down mode in setting the RUN_PD bit in FLASH_ACR register. + * Additionally, the clock frequency must be reduced below 2 MHz. + * Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must + * be done before calling HAL_PWREx_EnableLowPowerRunMode() API. + * @retval None + */ +void HAL_PWREx_EnableLowPowerRunMode(void) +{ + /* Set Regulator parameter */ + SET_BIT(PWR->CR1, PWR_CR1_LPR); +} + + +/** + * @brief Exit Low-power Run mode. + * @note Before HAL_PWREx_DisableLowPowerRunMode() completion, the function checks that + * REGLPF has been properly reset (otherwise, HAL_PWREx_DisableLowPowerRunMode + * returns HAL_TIMEOUT status). The system clock frequency can then be + * increased above 2 MHz. + * @retval HAL Status + */ +HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void) +{ + uint32_t wait_loop_index; + + /* Clear LPR bit */ + CLEAR_BIT(PWR->CR1, PWR_CR1_LPR); + + /* Wait until REGLPF is reset */ + wait_loop_index = (PWR_FLAG_SETTING_DELAY_US * (SystemCoreClock / 1000000U)); + while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U)) + { + wait_loop_index--; + } + if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) + { + return HAL_TIMEOUT; + } + + return HAL_OK; +} + +/****************************************************************************/ + +/** + * @brief Enter Stop 0 mode. + * @note In Stop 0 mode, main and low voltage regulators are ON. + * @note In Stop 0 mode, all I/O pins keep the same state as in Run mode. + * @note All clocks in the VCORE domain are stopped; the PLL, the MSI, + * the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capability + * (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the HSI + * after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is propagated + * only to the peripheral requesting it. + * SRAM1, SRAM2 and register contents are preserved. + * The BOR is available. + * @note When exiting Stop 0 mode by issuing an interrupt or a wakeup event, + * the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register + * is set; the MSI oscillator is selected if STOPWUCK is cleared. + * @note By keeping the internal regulator ON during Stop 0 mode, the consumption + * is higher although the startup time is reduced. + * @note Case of Stop0 mode with SMPS: Before entering Stop 0 mode with SMPS Step Down converter enabled, + * the HSI16 must be kept on by enabling HSI kernel clock (set HSIKERON register bit). + * @note According to system power policy, system entering in Stop mode + * is depending on other CPU power mode. + * @param STOPEntry specifies if Stop mode in entered with WFI or WFE instruction. + * This parameter can be one of the following values: + * @arg @ref PWR_STOPENTRY_WFI Enter Stop mode with WFI instruction + * @arg @ref PWR_STOPENTRY_WFE Enter Stop mode with WFE instruction + * @retval None + */ +void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry) +{ + /* Check the parameters */ + assert_param(IS_PWR_STOP_ENTRY(STOPEntry)); + + /* Stop 0 mode with Main Regulator */ + MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0); + + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); + + /* Select Stop mode entry --------------------------------------------------*/ + if(STOPEntry == PWR_STOPENTRY_WFI) + { + /* Request Wait For Interrupt */ + __WFI(); + } + else + { + /* Request Wait For Event */ + __SEV(); + __WFE(); + __WFE(); + } + + /* Reset SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); +} + + +/** + * @brief Enter Stop 1 mode. + * @note In Stop 1 mode, only low power voltage regulator is ON. + * @note In Stop 1 mode, all I/O pins keep the same state as in Run mode. + * @note All clocks in the VCORE domain are stopped; the PLL, the MSI, + * the HSI and the HSE oscillators are disabled. Some peripherals with the wakeup capability + * (I2Cx, USARTx and LPUART) can switch on the HSI to receive a frame, and switch off the HSI + * after receiving the frame if it is not a wakeup frame. In this case, the HSI clock is propagated + * only to the peripheral requesting it. + * SRAM1, SRAM2 and register contents are preserved. + * The BOR is available. + * @note When exiting Stop 1 mode by issuing an interrupt or a wakeup event, + * the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register + * is set; the MSI oscillator is selected if STOPWUCK is cleared. + * @note Due to low power mode, an additional startup delay is incurred when waking up from Stop 1 mode. + * @note According to system power policy, system entering in Stop mode + * is depending on other CPU power mode. + * @param STOPEntry specifies if Stop mode in entered with WFI or WFE instruction. + * This parameter can be one of the following values: + * @arg @ref PWR_STOPENTRY_WFI Enter Stop mode with WFI instruction + * @arg @ref PWR_STOPENTRY_WFE Enter Stop mode with WFE instruction + * @retval None + */ +void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry) +{ + /* Check the parameters */ + assert_param(IS_PWR_STOP_ENTRY(STOPEntry)); + + /* Stop 1 mode with Low-Power Regulator */ + MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1); + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); + + /* Select Stop mode entry --------------------------------------------------*/ + if(STOPEntry == PWR_STOPENTRY_WFI) + { + /* Request Wait For Interrupt */ + __WFI(); + } + else + { + /* Request Wait For Event */ + __SEV(); + __WFE(); + __WFE(); + } + + /* Reset SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); +} + + +/** + * @brief Enter Stop 2 mode. + * @note In Stop 2 mode, only low power voltage regulator is ON. + * @note In Stop 2 mode, all I/O pins keep the same state as in Run mode. + * @note All clocks in the VCORE domain are stopped, the PLL, the MSI, + * the HSI and the HSE oscillators are disabled. Some peripherals with wakeup capability + * (LCD, LPTIM1, I2C3 and LPUART) can switch on the HSI to receive a frame, and switch off the HSI after + * receiving the frame if it is not a wakeup frame. In this case the HSI clock is propagated only + * to the peripheral requesting it. + * SRAM1, SRAM2 and register contents are preserved. + * The BOR is available. + * The voltage regulator is set in low-power mode but LPR bit must be cleared to enter stop 2 mode. + * Otherwise, Stop 1 mode is entered. + * @note When exiting Stop 2 mode by issuing an interrupt or a wakeup event, + * the HSI RC oscillator is selected as system clock if STOPWUCK bit in RCC_CFGR register + * is set; the MSI oscillator is selected if STOPWUCK is cleared. + * @note Case of Stop2 mode and debugger probe attached: a workaround should be applied. + * Issue specified in "ES0394 - STM32WB55Cx/Rx/Vx device errata": + * 2.2.9 Incomplete Stop 2 mode entry after a wakeup from debug upon EXTI line 48 event + * "With the JTAG debugger enabled on GPIO pins and after a wakeup from debug triggered by an event on EXTI + * line 48 (CDBGPWRUPREQ), the device may enter in a state in which attempts to enter Stop 2 mode are not fully + * effective ..." + * Workaround implementation example using LL driver: + * LL_EXTI_DisableIT_32_63(LL_EXTI_LINE_48); + * LL_C2_EXTI_DisableIT_32_63(LL_EXTI_LINE_48); + * @note According to system power policy, system entering in Stop mode + * is depending on other CPU power mode. + * @param STOPEntry specifies if Stop mode in entered with WFI or WFE instruction. + * This parameter can be one of the following values: + * @arg @ref PWR_STOPENTRY_WFI Enter Stop mode with WFI instruction + * @arg @ref PWR_STOPENTRY_WFE Enter Stop mode with WFE instruction + * @retval None + */ +void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry) +{ + /* Check the parameter */ + assert_param(IS_PWR_STOP_ENTRY(STOPEntry)); + + /* Set Stop mode 2 */ + MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2); + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); + + /* Select Stop mode entry --------------------------------------------------*/ + if(STOPEntry == PWR_STOPENTRY_WFI) + { + /* Request Wait For Interrupt */ + __WFI(); + } + else + { + /* Request Wait For Event */ + __SEV(); + __WFE(); + __WFE(); + } + + /* Reset SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); +} + + + + + +/** + * @brief Enter Shutdown mode. + * @note In Shutdown mode, the PLL, the HSI, the MSI, the LSI and the HSE oscillators are switched + * off. The voltage regulator is disabled and Vcore domain is powered off. + * SRAM1, SRAM2, BKRAM and registers contents are lost except for registers in the Backup domain. + * The BOR is not available. + * @note The I/Os can be configured either with a pull-up or pull-down or can be kept in analog state. + * @note According to system power policy, system entering in Shutdown mode + * is depending on other CPU power mode. + * @retval None + */ +void HAL_PWREx_EnterSHUTDOWNMode(void) +{ + /* Set Shutdown mode */ + MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_SHUTDOWN); + + /* Set SLEEPDEEP bit of Cortex System Control Register */ + SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); + +/* This option is used to ensure that store operations are completed */ +#if defined ( __CC_ARM) + __force_stores(); +#endif + + /* Request Wait For Interrupt */ + __WFI(); + + /* Following code is executed after wake up if system didn't go to SHUTDOWN + * or STANDBY mode according to power policy */ + + /* Reset SLEEPDEEP bit of Cortex System Control Register */ + CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk)); +} + + +/** + * @brief This function handles the PWR PVD/PVMx interrupt request. + * @note This API should be called under the PVD_PVM_IRQHandler(). + * @retval None + */ +void HAL_PWREx_PVD_PVM_IRQHandler(void) +{ + /* Check PWR exti flag */ + if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0U) + { + /* PWR PVD interrupt user callback */ + HAL_PWR_PVDCallback(); + + /* Clear PVD exti pending bit */ + __HAL_PWR_PVD_EXTI_CLEAR_FLAG(); + } + +#if defined(PWR_CR2_PVME1) + /* Next, successively check PVMx exti flags */ + if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0U) + { + /* PWR PVM1 interrupt user callback */ + HAL_PWREx_PVM1Callback(); + + /* Clear PVM1 exti pending bit */ + __HAL_PWR_PVM1_EXTI_CLEAR_FLAG(); + } +#endif + + if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0U) + { + /* PWR PVM3 interrupt user callback */ + HAL_PWREx_PVM3Callback(); + + /* Clear PVM3 exti pending bit */ + __HAL_PWR_PVM3_EXTI_CLEAR_FLAG(); + } +} + +#if defined(PWR_CR2_PVME1) +/** + * @brief PWR PVM1 interrupt callback + * @retval None + */ +__weak void HAL_PWREx_PVM1Callback(void) +{ + /* NOTE : This function should not be modified; when the callback is needed, + HAL_PWREx_PVM1Callback() API can be implemented in the user file + */ +} +#endif + +/** + * @brief PWR PVM3 interrupt callback + * @retval None + */ +__weak void HAL_PWREx_PVM3Callback(void) +{ + /* NOTE : This function should not be modified; when the callback is needed, + HAL_PWREx_PVM3Callback() API can be implemented in the user file + */ +} + + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_PWR_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_qspi.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_qspi.c new file mode 100644 index 0000000..ca9c65b --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_qspi.c @@ -0,0 +1,2738 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_qspi.c + * @author MCD Application Team + * @brief QSPI HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the QuadSPI interface (QSPI). + * + Initialization and de-initialization functions + * + Indirect functional mode management + * + Memory-mapped functional mode management + * + Auto-polling functional mode management + * + Interrupts and flags management + * + DMA channel configuration for indirect functional mode + * + Errors management and abort functionality + * + * + @verbatim + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] + *** Initialization *** + ====================== + [..] + (#) As prerequisite, fill in the HAL_QSPI_MspInit() : + (++) Enable QuadSPI clock interface with __HAL_RCC_QUADSPI_CLK_ENABLE(). + (++) Reset QuadSPI Peripheral with __HAL_RCC_QUADSPI_FORCE_RESET() and __HAL_RCC_QUADSPI_RELEASE_RESET(). + (++) Enable the clocks for the QuadSPI GPIOS with __HAL_RCC_GPIOx_CLK_ENABLE(). + (++) Configure these QuadSPI pins in alternate mode using HAL_GPIO_Init(). + (++) If interrupt mode is used, enable and configure QuadSPI global + interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ(). + (++) If DMA mode is used, enable the clocks for the QuadSPI DMA channel + with __HAL_RCC_DMAx_CLK_ENABLE(), configure DMA with HAL_DMA_Init(), + link it with QuadSPI handle using __HAL_LINKDMA(), enable and configure + DMA channel global interrupt with HAL_NVIC_SetPriority() and HAL_NVIC_EnableIRQ(). + (#) Configure the flash size, the clock prescaler, the fifo threshold, the + clock mode, the sample shifting and the CS high time using the HAL_QSPI_Init() function. + + *** Indirect functional mode *** + ================================ + [..] + (#) Configure the command sequence using the HAL_QSPI_Command() or HAL_QSPI_Command_IT() + functions : + (++) Instruction phase : the mode used and if present the instruction opcode. + (++) Address phase : the mode used and if present the size and the address value. + (++) Alternate-bytes phase : the mode used and if present the size and the alternate + bytes values. + (++) Dummy-cycles phase : the number of dummy cycles (mode used is same as data phase). + (++) Data phase : the mode used and if present the number of bytes. + (++) Double Data Rate (DDR) mode : the activation (or not) of this mode and the delay + if activated. + (++) Sending Instruction Only Once (SIOO) mode : the activation (or not) of this mode. + (#) If no data is required for the command, it is sent directly to the memory : + (++) In polling mode, the output of the function is done when the transfer is complete. + (++) In interrupt mode, HAL_QSPI_CmdCpltCallback() will be called when the transfer is complete. + (#) For the indirect write mode, use HAL_QSPI_Transmit(), HAL_QSPI_Transmit_DMA() or + HAL_QSPI_Transmit_IT() after the command configuration : + (++) In polling mode, the output of the function is done when the transfer is complete. + (++) In interrupt mode, HAL_QSPI_FifoThresholdCallback() will be called when the fifo threshold + is reached and HAL_QSPI_TxCpltCallback() will be called when the transfer is complete. + (++) In DMA mode, HAL_QSPI_TxHalfCpltCallback() will be called at the half transfer and + HAL_QSPI_TxCpltCallback() will be called when the transfer is complete. + (#) For the indirect read mode, use HAL_QSPI_Receive(), HAL_QSPI_Receive_DMA() or + HAL_QSPI_Receive_IT() after the command configuration : + (++) In polling mode, the output of the function is done when the transfer is complete. + (++) In interrupt mode, HAL_QSPI_FifoThresholdCallback() will be called when the fifo threshold + is reached and HAL_QSPI_RxCpltCallback() will be called when the transfer is complete. + (++) In DMA mode, HAL_QSPI_RxHalfCpltCallback() will be called at the half transfer and + HAL_QSPI_RxCpltCallback() will be called when the transfer is complete. + + *** Auto-polling functional mode *** + ==================================== + [..] + (#) Configure the command sequence and the auto-polling functional mode using the + HAL_QSPI_AutoPolling() or HAL_QSPI_AutoPolling_IT() functions : + (++) Instruction phase : the mode used and if present the instruction opcode. + (++) Address phase : the mode used and if present the size and the address value. + (++) Alternate-bytes phase : the mode used and if present the size and the alternate + bytes values. + (++) Dummy-cycles phase : the number of dummy cycles (mode used is same as data phase). + (++) Data phase : the mode used. + (++) Double Data Rate (DDR) mode : the activation (or not) of this mode and the delay + if activated. + (++) Sending Instruction Only Once (SIOO) mode : the activation (or not) of this mode. + (++) The size of the status bytes, the match value, the mask used, the match mode (OR/AND), + the polling interval and the automatic stop activation. + (#) After the configuration : + (++) In polling mode, the output of the function is done when the status match is reached. The + automatic stop is activated to avoid an infinite loop. + (++) In interrupt mode, HAL_QSPI_StatusMatchCallback() will be called each time the status match is reached. + + *** Memory-mapped functional mode *** + ===================================== + [..] + (#) Configure the command sequence and the memory-mapped functional mode using the + HAL_QSPI_MemoryMapped() functions : + (++) Instruction phase : the mode used and if present the instruction opcode. + (++) Address phase : the mode used and the size. + (++) Alternate-bytes phase : the mode used and if present the size and the alternate + bytes values. + (++) Dummy-cycles phase : the number of dummy cycles (mode used is same as data phase). + (++) Data phase : the mode used. + (++) Double Data Rate (DDR) mode : the activation (or not) of this mode and the delay + if activated. + (++) Sending Instruction Only Once (SIOO) mode : the activation (or not) of this mode. + (++) The timeout activation and the timeout period. + (#) After the configuration, the QuadSPI will be used as soon as an access on the AHB is done on + the address range. HAL_QSPI_TimeOutCallback() will be called when the timeout expires. + + *** Errors management and abort functionality *** + ================================================= + [..] + (#) HAL_QSPI_GetError() function gives the error raised during the last operation. + (#) HAL_QSPI_Abort() and HAL_QSPI_AbortIT() functions aborts any on-going operation and + flushes the fifo : + (++) In polling mode, the output of the function is done when the transfer + complete bit is set and the busy bit cleared. + (++) In interrupt mode, HAL_QSPI_AbortCpltCallback() will be called when + the transfer complete bit is set. + + *** Control functions *** + ========================= + [..] + (#) HAL_QSPI_GetState() function gives the current state of the HAL QuadSPI driver. + (#) HAL_QSPI_SetTimeout() function configures the timeout value used in the driver. + (#) HAL_QSPI_SetFifoThreshold() function configures the threshold on the Fifo of the QSPI IP. + (#) HAL_QSPI_GetFifoThreshold() function gives the current of the Fifo's threshold + + *** Callback registration *** + ============================================= + [..] + The compilation define USE_HAL_QSPI_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + + Use Functions @ref HAL_QSPI_RegisterCallback() to register a user callback, + it allows to register following callbacks: + (+) ErrorCallback : callback when error occurs. + (+) AbortCpltCallback : callback when abort is completed. + (+) FifoThresholdCallback : callback when the fifo threshold is reached. + (+) CmdCpltCallback : callback when a command without data is completed. + (+) RxCpltCallback : callback when a reception transfer is completed. + (+) TxCpltCallback : callback when a transmission transfer is completed. + (+) RxHalfCpltCallback : callback when half of the reception transfer is completed. + (+) TxHalfCpltCallback : callback when half of the transmission transfer is completed. + (+) StatusMatchCallback : callback when a status match occurs. + (+) TimeOutCallback : callback when the timeout perioed expires. + (+) MspInitCallback : QSPI MspInit. + (+) MspDeInitCallback : QSPI MspDeInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + Use function @ref HAL_QSPI_UnRegisterCallback() to reset a callback to the default + weak (surcharged) function. It allows to reset following callbacks: + (+) ErrorCallback : callback when error occurs. + (+) AbortCpltCallback : callback when abort is completed. + (+) FifoThresholdCallback : callback when the fifo threshold is reached. + (+) CmdCpltCallback : callback when a command without data is completed. + (+) RxCpltCallback : callback when a reception transfer is completed. + (+) TxCpltCallback : callback when a transmission transfer is completed. + (+) RxHalfCpltCallback : callback when half of the reception transfer is completed. + (+) TxHalfCpltCallback : callback when half of the transmission transfer is completed. + (+) StatusMatchCallback : callback when a status match occurs. + (+) TimeOutCallback : callback when the timeout perioed expires. + (+) MspInitCallback : QSPI MspInit. + (+) MspDeInitCallback : QSPI MspDeInit. + This function) takes as parameters the HAL peripheral handle and the Callback ID. + + By default, after the @ref HAL_QSPI_Init and if the state is HAL_QSPI_STATE_RESET + all callbacks are reset to the corresponding legacy weak (surcharged) functions. + Exception done for MspInit and MspDeInit callbacks that are respectively + reset to the legacy weak (surcharged) functions in the @ref HAL_QSPI_Init + and @ref HAL_QSPI_DeInit only when these callbacks are null (not registered beforehand). + If not, MspInit or MspDeInit are not null, the @ref HAL_QSPI_Init and @ref HAL_QSPI_DeInit + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) + + Callbacks can be registered/unregistered in READY state only. + Exception done for MspInit/MspDeInit callbacks that can be registered/unregistered + in READY or RESET state, thus registered (user) MspInit/DeInit callbacks can be used + during the Init/DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using @ref HAL_QSPI_RegisterCallback before calling @ref HAL_QSPI_DeInit + or @ref HAL_QSPI_Init function. + + When The compilation define USE_HAL_QSPI_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registering feature is not available + and weak (surcharged) callbacks are used. + + *** Workarounds linked to Silicon Limitation *** + ==================================================== + [..] + (#) Workarounds Implemented inside HAL Driver + (++) Extra data written in the FIFO at the end of a read transfer + + @endverbatim + ****************************************************************************** + * @attention + * + *

© COPYRIGHT(c) 2019 STMicroelectronics

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +#if defined(QUADSPI) + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup QSPI QSPI + * @brief QSPI HAL module driver + * @{ + */ +#ifdef HAL_QSPI_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ + +/* Private define ------------------------------------------------------------*/ +/** @defgroup QSPI_Private_Constants QSPI Private Constants + * @{ + */ +#define QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE 0x00000000U /*!Instance)); + assert_param(IS_QSPI_CLOCK_PRESCALER(hqspi->Init.ClockPrescaler)); + assert_param(IS_QSPI_FIFO_THRESHOLD(hqspi->Init.FifoThreshold)); + assert_param(IS_QSPI_SSHIFT(hqspi->Init.SampleShifting)); + assert_param(IS_QSPI_FLASH_SIZE(hqspi->Init.FlashSize)); + assert_param(IS_QSPI_CS_HIGH_TIME(hqspi->Init.ChipSelectHighTime)); + assert_param(IS_QSPI_CLOCK_MODE(hqspi->Init.ClockMode)); + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hqspi->Lock = HAL_UNLOCKED; + +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + /* Reset Callback pointers in HAL_QSPI_STATE_RESET only */ + hqspi->ErrorCallback = HAL_QSPI_ErrorCallback; + hqspi->AbortCpltCallback = HAL_QSPI_AbortCpltCallback; + hqspi->FifoThresholdCallback = HAL_QSPI_FifoThresholdCallback; + hqspi->CmdCpltCallback = HAL_QSPI_CmdCpltCallback; + hqspi->RxCpltCallback = HAL_QSPI_RxCpltCallback; + hqspi->TxCpltCallback = HAL_QSPI_TxCpltCallback; + hqspi->RxHalfCpltCallback = HAL_QSPI_RxHalfCpltCallback; + hqspi->TxHalfCpltCallback = HAL_QSPI_TxHalfCpltCallback; + hqspi->StatusMatchCallback = HAL_QSPI_StatusMatchCallback; + hqspi->TimeOutCallback = HAL_QSPI_TimeOutCallback; + + if(hqspi->MspInitCallback == NULL) + { + hqspi->MspInitCallback = HAL_QSPI_MspInit; + } + + /* Init the low level hardware */ + hqspi->MspInitCallback(hqspi); +#else + /* Init the low level hardware : GPIO, CLOCK */ + HAL_QSPI_MspInit(hqspi); +#endif + + /* Configure the default timeout for the QSPI memory access */ + HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE); + } + + /* Configure QSPI FIFO Threshold */ + MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, + ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos)); + + /* Wait till BUSY flag reset */ + status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout); + + if(status == HAL_OK) + { + /* Configure QSPI Clock Prescaler and Sample Shift */ + MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT), + ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) | + hqspi->Init.SampleShifting)); + + /* Configure QSPI Flash Size, CS High Time and Clock Mode */ + MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE), + ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) | + hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode)); + + /* Enable the QSPI peripheral */ + __HAL_QSPI_ENABLE(hqspi); + + /* Set QSPI error code to none */ + hqspi->ErrorCode = HAL_QSPI_ERROR_NONE; + + /* Initialize the QSPI state */ + hqspi->State = HAL_QSPI_STATE_READY; + } + + /* Release Lock */ + __HAL_UNLOCK(hqspi); + + /* Return function status */ + return status; +} + +/** + * @brief De-Initialize the QSPI peripheral. + * @param hqspi : QSPI handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi) +{ + /* Check the QSPI handle allocation */ + if(hqspi == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hqspi); + + /* Disable the QSPI Peripheral Clock */ + __HAL_QSPI_DISABLE(hqspi); + +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + if(hqspi->MspDeInitCallback == NULL) + { + hqspi->MspDeInitCallback = HAL_QSPI_MspDeInit; + } + + /* DeInit the low level hardware */ + hqspi->MspDeInitCallback(hqspi); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */ + HAL_QSPI_MspDeInit(hqspi); +#endif + + /* Set QSPI error code to none */ + hqspi->ErrorCode = HAL_QSPI_ERROR_NONE; + + /* Initialize the QSPI state */ + hqspi->State = HAL_QSPI_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hqspi); + + return HAL_OK; +} + +/** + * @brief Initialize the QSPI MSP. + * @param hqspi : QSPI handle + * @retval None + */ +__weak void HAL_QSPI_MspInit(QSPI_HandleTypeDef *hqspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hqspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_QSPI_MspInit can be implemented in the user file + */ +} + +/** + * @brief DeInitialize the QSPI MSP. + * @param hqspi : QSPI handle + * @retval None + */ +__weak void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef *hqspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hqspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_QSPI_MspDeInit can be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup QSPI_Exported_Functions_Group2 Input and Output operation functions + * @brief QSPI Transmit/Receive functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to : + (+) Handle the interrupts. + (+) Handle the command sequence. + (+) Transmit data in blocking, interrupt or DMA mode. + (+) Receive data in blocking, interrupt or DMA mode. + (+) Manage the auto-polling functional mode. + (+) Manage the memory-mapped functional mode. + +@endverbatim + * @{ + */ + +/** + * @brief Handle QSPI interrupt request. + * @param hqspi : QSPI handle + * @retval None + */ +void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi) +{ + __IO uint32_t *data_reg; + uint32_t flag = READ_REG(hqspi->Instance->SR); + uint32_t itsource = READ_REG(hqspi->Instance->CR); + + /* QSPI Fifo Threshold interrupt occurred ----------------------------------*/ + if(((flag & QSPI_FLAG_FT) != 0U) && ((itsource & QSPI_IT_FT) != 0U)) + { + data_reg = &hqspi->Instance->DR; + + if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX) + { + /* Transmission process */ + while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET) + { + if (hqspi->TxXferCount > 0U) + { + /* Fill the FIFO until the threshold is reached */ + *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr; + hqspi->pTxBuffPtr++; + hqspi->TxXferCount--; + } + else + { + /* No more data available for the transfer */ + /* Disable the QSPI FIFO Threshold Interrupt */ + __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT); + break; + } + } + } + else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX) + { + /* Receiving Process */ + while(__HAL_QSPI_GET_FLAG(hqspi, QSPI_FLAG_FT) != RESET) + { + if (hqspi->RxXferCount > 0U) + { + /* Read the FIFO until the threshold is reached */ + *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg); + hqspi->pRxBuffPtr++; + hqspi->RxXferCount--; + } + else + { + /* All data have been received for the transfer */ + /* Disable the QSPI FIFO Threshold Interrupt */ + __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_FT); + break; + } + } + } + else + { + /* Nothing to do */ + } + + /* FIFO Threshold callback */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + hqspi->FifoThresholdCallback(hqspi); +#else + HAL_QSPI_FifoThresholdCallback(hqspi); +#endif + } + + /* QSPI Transfer Complete interrupt occurred -------------------------------*/ + else if(((flag & QSPI_FLAG_TC) != 0U) && ((itsource & QSPI_IT_TC) != 0U)) + { + /* Clear interrupt */ + WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TC); + + /* Disable the QSPI FIFO Threshold, Transfer Error and Transfer complete Interrupts */ + __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT); + + /* Transfer complete callback */ + if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_TX) + { + if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U) + { + /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */ + CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN); + + /* Disable the DMA channel */ + __HAL_DMA_DISABLE(hqspi->hdma); + } + + + /* Change state of QSPI */ + hqspi->State = HAL_QSPI_STATE_READY; + + /* TX Complete callback */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + hqspi->TxCpltCallback(hqspi); +#else + HAL_QSPI_TxCpltCallback(hqspi); +#endif + } + else if(hqspi->State == HAL_QSPI_STATE_BUSY_INDIRECT_RX) + { + if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U) + { + /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */ + CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN); + + /* Disable the DMA channel */ + __HAL_DMA_DISABLE(hqspi->hdma); + } + else + { + data_reg = &hqspi->Instance->DR; + while(READ_BIT(hqspi->Instance->SR, QUADSPI_SR_FLEVEL) != 0U) + { + if (hqspi->RxXferCount > 0U) + { + /* Read the last data received in the FIFO until it is empty */ + *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg); + hqspi->pRxBuffPtr++; + hqspi->RxXferCount--; + } + else + { + /* All data have been received for the transfer */ + break; + } + } + } + + + /* Change state of QSPI */ + hqspi->State = HAL_QSPI_STATE_READY; + + /* RX Complete callback */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + hqspi->RxCpltCallback(hqspi); +#else + HAL_QSPI_RxCpltCallback(hqspi); +#endif + } + else if(hqspi->State == HAL_QSPI_STATE_BUSY) + { + /* Change state of QSPI */ + hqspi->State = HAL_QSPI_STATE_READY; + + /* Command Complete callback */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + hqspi->CmdCpltCallback(hqspi); +#else + HAL_QSPI_CmdCpltCallback(hqspi); +#endif + } + else if(hqspi->State == HAL_QSPI_STATE_ABORT) + { + /* Reset functional mode configuration to indirect write mode by default */ + CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE); + + /* Change state of QSPI */ + hqspi->State = HAL_QSPI_STATE_READY; + + if (hqspi->ErrorCode == HAL_QSPI_ERROR_NONE) + { + /* Abort called by the user */ + + /* Abort Complete callback */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + hqspi->AbortCpltCallback(hqspi); +#else + HAL_QSPI_AbortCpltCallback(hqspi); +#endif + } + else + { + /* Abort due to an error (eg : DMA error) */ + + /* Error callback */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + hqspi->ErrorCallback(hqspi); +#else + HAL_QSPI_ErrorCallback(hqspi); +#endif + } + } + else + { + /* Nothing to do */ + } + } + + /* QSPI Status Match interrupt occurred ------------------------------------*/ + else if(((flag & QSPI_FLAG_SM) != 0U) && ((itsource & QSPI_IT_SM) != 0U)) + { + /* Clear interrupt */ + WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_SM); + + /* Check if the automatic poll mode stop is activated */ + if(READ_BIT(hqspi->Instance->CR, QUADSPI_CR_APMS) != 0U) + { + /* Disable the QSPI Transfer Error and Status Match Interrupts */ + __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE)); + + /* Change state of QSPI */ + hqspi->State = HAL_QSPI_STATE_READY; + } + + /* Status match callback */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + hqspi->StatusMatchCallback(hqspi); +#else + HAL_QSPI_StatusMatchCallback(hqspi); +#endif + } + + /* QSPI Transfer Error interrupt occurred ----------------------------------*/ + else if(((flag & QSPI_FLAG_TE) != 0U) && ((itsource & QSPI_IT_TE) != 0U)) + { + /* Clear interrupt */ + WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TE); + + /* Disable all the QSPI Interrupts */ + __HAL_QSPI_DISABLE_IT(hqspi, QSPI_IT_SM | QSPI_IT_TC | QSPI_IT_TE | QSPI_IT_FT); + + /* Set error code */ + hqspi->ErrorCode |= HAL_QSPI_ERROR_TRANSFER; + + if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U) + { + /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */ + CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN); + + /* Disable the DMA channel */ + hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt; + if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK) + { + /* Set error code to DMA */ + hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA; + + /* Change state of QSPI */ + hqspi->State = HAL_QSPI_STATE_READY; + + /* Error callback */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + hqspi->ErrorCallback(hqspi); +#else + HAL_QSPI_ErrorCallback(hqspi); +#endif + } + } + else + { + /* Change state of QSPI */ + hqspi->State = HAL_QSPI_STATE_READY; + + /* Error callback */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + hqspi->ErrorCallback(hqspi); +#else + HAL_QSPI_ErrorCallback(hqspi); +#endif + } + } + + /* QSPI Timeout interrupt occurred -----------------------------------------*/ + else if(((flag & QSPI_FLAG_TO) != 0U) && ((itsource & QSPI_IT_TO) != 0U)) + { + /* Clear interrupt */ + WRITE_REG(hqspi->Instance->FCR, QSPI_FLAG_TO); + + /* Timeout callback */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + hqspi->TimeOutCallback(hqspi); +#else + HAL_QSPI_TimeOutCallback(hqspi); +#endif + } + + else + { + /* Nothing to do */ + } +} + +/** + * @brief Set the command configuration. + * @param hqspi : QSPI handle + * @param cmd : structure that contains the command configuration information + * @param Timeout : Timeout duration + * @note This function is used only in Indirect Read or Write Modes + * @retval HAL status + */ +HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout) +{ + HAL_StatusTypeDef status; + uint32_t tickstart = HAL_GetTick(); + + /* Check the parameters */ + assert_param(IS_QSPI_INSTRUCTION_MODE(cmd->InstructionMode)); + if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE) + { + assert_param(IS_QSPI_INSTRUCTION(cmd->Instruction)); + } + + assert_param(IS_QSPI_ADDRESS_MODE(cmd->AddressMode)); + if (cmd->AddressMode != QSPI_ADDRESS_NONE) + { + assert_param(IS_QSPI_ADDRESS_SIZE(cmd->AddressSize)); + } + + assert_param(IS_QSPI_ALTERNATE_BYTES_MODE(cmd->AlternateByteMode)); + if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE) + { + assert_param(IS_QSPI_ALTERNATE_BYTES_SIZE(cmd->AlternateBytesSize)); + } + + assert_param(IS_QSPI_DUMMY_CYCLES(cmd->DummyCycles)); + assert_param(IS_QSPI_DATA_MODE(cmd->DataMode)); + + assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode)); + assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_READY) + { + hqspi->ErrorCode = HAL_QSPI_ERROR_NONE; + + /* Update QSPI state */ + hqspi->State = HAL_QSPI_STATE_BUSY; + + /* Wait till BUSY flag reset */ + status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout); + + if (status == HAL_OK) + { + /* Call the configuration function */ + QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE); + + if (cmd->DataMode == QSPI_DATA_NONE) + { + /* When there is no data phase, the transfer start as soon as the configuration is done + so wait until TC flag is set to go back in idle state */ + status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout); + + if (status == HAL_OK) + { + __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC); + + /* Update QSPI state */ + hqspi->State = HAL_QSPI_STATE_READY; + } + } + else + { + /* Update QSPI state */ + hqspi->State = HAL_QSPI_STATE_READY; + } + } + } + else + { + status = HAL_BUSY; + } + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + + /* Return function status */ + return status; +} + +/** + * @brief Set the command configuration in interrupt mode. + * @param hqspi : QSPI handle + * @param cmd : structure that contains the command configuration information + * @note This function is used only in Indirect Read or Write Modes + * @retval HAL status + */ +HAL_StatusTypeDef HAL_QSPI_Command_IT(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd) +{ + HAL_StatusTypeDef status; + uint32_t tickstart = HAL_GetTick(); + + /* Check the parameters */ + assert_param(IS_QSPI_INSTRUCTION_MODE(cmd->InstructionMode)); + if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE) + { + assert_param(IS_QSPI_INSTRUCTION(cmd->Instruction)); + } + + assert_param(IS_QSPI_ADDRESS_MODE(cmd->AddressMode)); + if (cmd->AddressMode != QSPI_ADDRESS_NONE) + { + assert_param(IS_QSPI_ADDRESS_SIZE(cmd->AddressSize)); + } + + assert_param(IS_QSPI_ALTERNATE_BYTES_MODE(cmd->AlternateByteMode)); + if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE) + { + assert_param(IS_QSPI_ALTERNATE_BYTES_SIZE(cmd->AlternateBytesSize)); + } + + assert_param(IS_QSPI_DUMMY_CYCLES(cmd->DummyCycles)); + assert_param(IS_QSPI_DATA_MODE(cmd->DataMode)); + + assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode)); + assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_READY) + { + hqspi->ErrorCode = HAL_QSPI_ERROR_NONE; + + /* Update QSPI state */ + hqspi->State = HAL_QSPI_STATE_BUSY; + + /* Wait till BUSY flag reset */ + status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout); + + if (status == HAL_OK) + { + if (cmd->DataMode == QSPI_DATA_NONE) + { + /* Clear interrupt */ + __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TE | QSPI_FLAG_TC); + } + + /* Call the configuration function */ + QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE); + + if (cmd->DataMode == QSPI_DATA_NONE) + { + /* When there is no data phase, the transfer start as soon as the configuration is done + so activate TC and TE interrupts */ + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + + /* Enable the QSPI Transfer Error Interrupt */ + __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TE | QSPI_IT_TC); + } + else + { + /* Update QSPI state */ + hqspi->State = HAL_QSPI_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + } + else + { + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + } + else + { + status = HAL_BUSY; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + + /* Return function status */ + return status; +} + +/** + * @brief Transmit an amount of data in blocking mode. + * @param hqspi : QSPI handle + * @param pData : pointer to data buffer + * @param Timeout : Timeout duration + * @note This function is used only in Indirect Write Mode + * @retval HAL status + */ +HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tickstart = HAL_GetTick(); + __IO uint32_t *data_reg = &hqspi->Instance->DR; + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_READY) + { + hqspi->ErrorCode = HAL_QSPI_ERROR_NONE; + + if(pData != NULL ) + { + /* Update state */ + hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX; + + /* Configure counters and size of the handle */ + hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U; + hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U; + hqspi->pTxBuffPtr = pData; + + /* Configure QSPI: CCR register with functional as indirect write */ + MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE); + + while(hqspi->TxXferCount > 0U) + { + /* Wait until FT flag is set to send data */ + status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout); + + if (status != HAL_OK) + { + break; + } + + *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr; + hqspi->pTxBuffPtr++; + hqspi->TxXferCount--; + } + + if (status == HAL_OK) + { + /* Wait until TC flag is set to go back in idle state */ + status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout); + + if (status == HAL_OK) + { + /* Clear Transfer Complete bit */ + __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC); + + } + } + + /* Update QSPI state */ + hqspi->State = HAL_QSPI_STATE_READY; + } + else + { + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM; + status = HAL_ERROR; + } + } + else + { + status = HAL_BUSY; + } + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + + return status; +} + + +/** + * @brief Receive an amount of data in blocking mode. + * @param hqspi : QSPI handle + * @param pData : pointer to data buffer + * @param Timeout : Timeout duration + * @note This function is used only in Indirect Read Mode + * @retval HAL status + */ +HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tickstart = HAL_GetTick(); + uint32_t addr_reg = READ_REG(hqspi->Instance->AR); + __IO uint32_t *data_reg = &hqspi->Instance->DR; + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_READY) + { + hqspi->ErrorCode = HAL_QSPI_ERROR_NONE; + + if(pData != NULL ) + { + /* Update state */ + hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX; + + /* Configure counters and size of the handle */ + hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U; + hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U; + hqspi->pRxBuffPtr = pData; + + /* Configure QSPI: CCR register with functional as indirect read */ + MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ); + + /* Start the transfer by re-writing the address in AR register */ + WRITE_REG(hqspi->Instance->AR, addr_reg); + + while(hqspi->RxXferCount > 0U) + { + /* Wait until FT or TC flag is set to read received data */ + status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout); + + if (status != HAL_OK) + { + break; + } + + *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg); + hqspi->pRxBuffPtr++; + hqspi->RxXferCount--; + } + + if (status == HAL_OK) + { + /* Wait until TC flag is set to go back in idle state */ + status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout); + + if (status == HAL_OK) + { + /* Clear Transfer Complete bit */ + __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC); + + } + } + + /* Update QSPI state */ + hqspi->State = HAL_QSPI_STATE_READY; + } + else + { + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM; + status = HAL_ERROR; + } + } + else + { + status = HAL_BUSY; + } + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + + return status; +} + +/** + * @brief Send an amount of data in non-blocking mode with interrupt. + * @param hqspi : QSPI handle + * @param pData : pointer to data buffer + * @note This function is used only in Indirect Write Mode + * @retval HAL status + */ +HAL_StatusTypeDef HAL_QSPI_Transmit_IT(QSPI_HandleTypeDef *hqspi, uint8_t *pData) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_READY) + { + hqspi->ErrorCode = HAL_QSPI_ERROR_NONE; + + if(pData != NULL ) + { + /* Update state */ + hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX; + + /* Configure counters and size of the handle */ + hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U; + hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U; + hqspi->pTxBuffPtr = pData; + + /* Clear interrupt */ + __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TE | QSPI_FLAG_TC); + + /* Configure QSPI: CCR register with functional as indirect write */ + MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE); + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + + /* Enable the QSPI transfer error, FIFO threshold and transfer complete Interrupts */ + __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TE | QSPI_IT_FT | QSPI_IT_TC); + } + else + { + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM; + status = HAL_ERROR; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + } + else + { + status = HAL_BUSY; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + + return status; +} + +/** + * @brief Receive an amount of data in non-blocking mode with interrupt. + * @param hqspi : QSPI handle + * @param pData : pointer to data buffer + * @note This function is used only in Indirect Read Mode + * @retval HAL status + */ +HAL_StatusTypeDef HAL_QSPI_Receive_IT(QSPI_HandleTypeDef *hqspi, uint8_t *pData) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t addr_reg = READ_REG(hqspi->Instance->AR); + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_READY) + { + hqspi->ErrorCode = HAL_QSPI_ERROR_NONE; + + if(pData != NULL ) + { + /* Update state */ + hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX; + + /* Configure counters and size of the handle */ + hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U; + hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U; + hqspi->pRxBuffPtr = pData; + + /* Clear interrupt */ + __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TE | QSPI_FLAG_TC); + + /* Configure QSPI: CCR register with functional as indirect read */ + MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ); + + /* Start the transfer by re-writing the address in AR register */ + WRITE_REG(hqspi->Instance->AR, addr_reg); + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + + /* Enable the QSPI transfer error, FIFO threshold and transfer complete Interrupts */ + __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TE | QSPI_IT_FT | QSPI_IT_TC); + } + else + { + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM; + status = HAL_ERROR; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + } + else + { + status = HAL_BUSY; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + + return status; +} + +/** + * @brief Send an amount of data in non-blocking mode with DMA. + * @param hqspi : QSPI handle + * @param pData : pointer to data buffer + * @note This function is used only in Indirect Write Mode + * @note If DMA peripheral access is configured as halfword, the number + * of data and the fifo threshold should be aligned on halfword + * @note If DMA peripheral access is configured as word, the number + * of data and the fifo threshold should be aligned on word + * @retval HAL status + */ +HAL_StatusTypeDef HAL_QSPI_Transmit_DMA(QSPI_HandleTypeDef *hqspi, uint8_t *pData) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t data_size = (READ_REG(hqspi->Instance->DLR) + 1U); + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_READY) + { + /* Clear the error code */ + hqspi->ErrorCode = HAL_QSPI_ERROR_NONE; + + if(pData != NULL ) + { + /* Configure counters of the handle */ + if (hqspi->hdma->Init.PeriphDataAlignment == DMA_PDATAALIGN_BYTE) + { + hqspi->TxXferCount = data_size; + } + else if (hqspi->hdma->Init.PeriphDataAlignment == DMA_PDATAALIGN_HALFWORD) + { + if (((data_size % 2U) != 0U) || ((hqspi->Init.FifoThreshold % 2U) != 0U)) + { + /* The number of data or the fifo threshold is not aligned on halfword + => no transfer possible with DMA peripheral access configured as halfword */ + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM; + status = HAL_ERROR; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + else + { + hqspi->TxXferCount = (data_size >> 1U); + } + } + else if (hqspi->hdma->Init.PeriphDataAlignment == DMA_PDATAALIGN_WORD) + { + if (((data_size % 4U) != 0U) || ((hqspi->Init.FifoThreshold % 4U) != 0U)) + { + /* The number of data or the fifo threshold is not aligned on word + => no transfer possible with DMA peripheral access configured as word */ + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM; + status = HAL_ERROR; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + else + { + hqspi->TxXferCount = (data_size >> 2U); + } + } + else + { + /* Nothing to do */ + } + + if (status == HAL_OK) + { + /* Update state */ + hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX; + + /* Clear interrupt */ + __HAL_QSPI_CLEAR_FLAG(hqspi, (QSPI_FLAG_TE | QSPI_FLAG_TC)); + + /* Configure size and pointer of the handle */ + hqspi->TxXferSize = hqspi->TxXferCount; + hqspi->pTxBuffPtr = pData; + + /* Configure QSPI: CCR register with functional mode as indirect write */ + MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE); + + /* Set the QSPI DMA transfer complete callback */ + hqspi->hdma->XferCpltCallback = QSPI_DMATxCplt; + + /* Set the QSPI DMA Half transfer complete callback */ + hqspi->hdma->XferHalfCpltCallback = QSPI_DMATxHalfCplt; + + /* Set the DMA error callback */ + hqspi->hdma->XferErrorCallback = QSPI_DMAError; + + /* Clear the DMA abort callback */ + hqspi->hdma->XferAbortCallback = NULL; + + /* Configure the direction of the DMA */ + hqspi->hdma->Init.Direction = DMA_MEMORY_TO_PERIPH; + MODIFY_REG(hqspi->hdma->Instance->CCR, DMA_CCR_DIR, hqspi->hdma->Init.Direction); + + /* Enable the QSPI transmit DMA Channel */ + if (HAL_DMA_Start_IT(hqspi->hdma, (uint32_t)pData, (uint32_t)&hqspi->Instance->DR, hqspi->TxXferSize) == HAL_OK) + { + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + + /* Enable the QSPI transfer error Interrupt */ + __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TE); + + /* Enable the DMA transfer by setting the DMAEN bit in the QSPI CR register */ + SET_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN); + } + else + { + status = HAL_ERROR; + hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA; + hqspi->State = HAL_QSPI_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + } + } + else + { + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM; + status = HAL_ERROR; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + } + else + { + status = HAL_BUSY; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + + return status; +} + +/** + * @brief Receive an amount of data in non-blocking mode with DMA. + * @param hqspi : QSPI handle + * @param pData : pointer to data buffer. + * @note This function is used only in Indirect Read Mode + * @note If DMA peripheral access is configured as halfword, the number + * of data and the fifo threshold should be aligned on halfword + * @note If DMA peripheral access is configured as word, the number + * of data and the fifo threshold should be aligned on word + * @retval HAL status + */ +HAL_StatusTypeDef HAL_QSPI_Receive_DMA(QSPI_HandleTypeDef *hqspi, uint8_t *pData) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t addr_reg = READ_REG(hqspi->Instance->AR); + uint32_t data_size = (READ_REG(hqspi->Instance->DLR) + 1U); + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_READY) + { + /* Clear the error code */ + hqspi->ErrorCode = HAL_QSPI_ERROR_NONE; + + if(pData != NULL ) + { + /* Configure counters of the handle */ + if (hqspi->hdma->Init.PeriphDataAlignment == DMA_PDATAALIGN_BYTE) + { + hqspi->RxXferCount = data_size; + } + else if (hqspi->hdma->Init.PeriphDataAlignment == DMA_PDATAALIGN_HALFWORD) + { + if (((data_size % 2U) != 0U) || ((hqspi->Init.FifoThreshold % 2U) != 0U)) + { + /* The number of data or the fifo threshold is not aligned on halfword + => no transfer possible with DMA peripheral access configured as halfword */ + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM; + status = HAL_ERROR; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + else + { + hqspi->RxXferCount = (data_size >> 1U); + } + } + else if (hqspi->hdma->Init.PeriphDataAlignment == DMA_PDATAALIGN_WORD) + { + if (((data_size % 4U) != 0U) || ((hqspi->Init.FifoThreshold % 4U) != 0U)) + { + /* The number of data or the fifo threshold is not aligned on word + => no transfer possible with DMA peripheral access configured as word */ + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM; + status = HAL_ERROR; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + else + { + hqspi->RxXferCount = (data_size >> 2U); + } + } + else + { + /* Nothing to do */ + } + + if (status == HAL_OK) + { + /* Update state */ + hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX; + + /* Clear interrupt */ + __HAL_QSPI_CLEAR_FLAG(hqspi, (QSPI_FLAG_TE | QSPI_FLAG_TC)); + + /* Configure size and pointer of the handle */ + hqspi->RxXferSize = hqspi->RxXferCount; + hqspi->pRxBuffPtr = pData; + + /* Set the QSPI DMA transfer complete callback */ + hqspi->hdma->XferCpltCallback = QSPI_DMARxCplt; + + /* Set the QSPI DMA Half transfer complete callback */ + hqspi->hdma->XferHalfCpltCallback = QSPI_DMARxHalfCplt; + + /* Set the DMA error callback */ + hqspi->hdma->XferErrorCallback = QSPI_DMAError; + + /* Clear the DMA abort callback */ + hqspi->hdma->XferAbortCallback = NULL; + + /* Configure the direction of the DMA */ + hqspi->hdma->Init.Direction = DMA_PERIPH_TO_MEMORY; + MODIFY_REG(hqspi->hdma->Instance->CCR, DMA_CCR_DIR, hqspi->hdma->Init.Direction); + + /* Enable the DMA Channel */ + if (HAL_DMA_Start_IT(hqspi->hdma, (uint32_t)&hqspi->Instance->DR, (uint32_t)pData, hqspi->RxXferSize) == HAL_OK) + { + /* Configure QSPI: CCR register with functional as indirect read */ + MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ); + + /* Start the transfer by re-writing the address in AR register */ + WRITE_REG(hqspi->Instance->AR, addr_reg); + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + + /* Enable the QSPI transfer error Interrupt */ + __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TE); + + /* Enable the DMA transfer by setting the DMAEN bit in the QSPI CR register */ + SET_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN); + } + else + { + status = HAL_ERROR; + hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA; + hqspi->State = HAL_QSPI_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + } + } + else + { + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM; + status = HAL_ERROR; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + } + else + { + status = HAL_BUSY; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + + return status; +} + +/** + * @brief Configure the QSPI Automatic Polling Mode in blocking mode. + * @param hqspi : QSPI handle + * @param cmd : structure that contains the command configuration information. + * @param cfg : structure that contains the polling configuration information. + * @param Timeout : Timeout duration + * @note This function is used only in Automatic Polling Mode + * @retval HAL status + */ +HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout) +{ + HAL_StatusTypeDef status; + uint32_t tickstart = HAL_GetTick(); + + /* Check the parameters */ + assert_param(IS_QSPI_INSTRUCTION_MODE(cmd->InstructionMode)); + if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE) + { + assert_param(IS_QSPI_INSTRUCTION(cmd->Instruction)); + } + + assert_param(IS_QSPI_ADDRESS_MODE(cmd->AddressMode)); + if (cmd->AddressMode != QSPI_ADDRESS_NONE) + { + assert_param(IS_QSPI_ADDRESS_SIZE(cmd->AddressSize)); + } + + assert_param(IS_QSPI_ALTERNATE_BYTES_MODE(cmd->AlternateByteMode)); + if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE) + { + assert_param(IS_QSPI_ALTERNATE_BYTES_SIZE(cmd->AlternateBytesSize)); + } + + assert_param(IS_QSPI_DUMMY_CYCLES(cmd->DummyCycles)); + assert_param(IS_QSPI_DATA_MODE(cmd->DataMode)); + + assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode)); + assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); + + assert_param(IS_QSPI_INTERVAL(cfg->Interval)); + assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize)); + assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode)); + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_READY) + { + hqspi->ErrorCode = HAL_QSPI_ERROR_NONE; + + /* Update state */ + hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING; + + /* Wait till BUSY flag reset */ + status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout); + + if (status == HAL_OK) + { + /* Configure QSPI: PSMAR register with the status match value */ + WRITE_REG(hqspi->Instance->PSMAR, cfg->Match); + + /* Configure QSPI: PSMKR register with the status mask value */ + WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask); + + /* Configure QSPI: PIR register with the interval value */ + WRITE_REG(hqspi->Instance->PIR, cfg->Interval); + + /* Configure QSPI: CR register with Match mode and Automatic stop enabled + (otherwise there will be an infinite loop in blocking mode) */ + MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS), + (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE)); + + /* Call the configuration function */ + cmd->NbData = cfg->StatusBytesSize; + QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING); + + /* Wait until SM flag is set to go back in idle state */ + status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout); + + if (status == HAL_OK) + { + __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM); + + /* Update state */ + hqspi->State = HAL_QSPI_STATE_READY; + } + } + } + else + { + status = HAL_BUSY; + } + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + + /* Return function status */ + return status; +} + +/** + * @brief Configure the QSPI Automatic Polling Mode in non-blocking mode. + * @param hqspi : QSPI handle + * @param cmd : structure that contains the command configuration information. + * @param cfg : structure that contains the polling configuration information. + * @note This function is used only in Automatic Polling Mode + * @retval HAL status + */ +HAL_StatusTypeDef HAL_QSPI_AutoPolling_IT(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg) +{ + HAL_StatusTypeDef status; + uint32_t tickstart = HAL_GetTick(); + + /* Check the parameters */ + assert_param(IS_QSPI_INSTRUCTION_MODE(cmd->InstructionMode)); + if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE) + { + assert_param(IS_QSPI_INSTRUCTION(cmd->Instruction)); + } + + assert_param(IS_QSPI_ADDRESS_MODE(cmd->AddressMode)); + if (cmd->AddressMode != QSPI_ADDRESS_NONE) + { + assert_param(IS_QSPI_ADDRESS_SIZE(cmd->AddressSize)); + } + + assert_param(IS_QSPI_ALTERNATE_BYTES_MODE(cmd->AlternateByteMode)); + if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE) + { + assert_param(IS_QSPI_ALTERNATE_BYTES_SIZE(cmd->AlternateBytesSize)); + } + + assert_param(IS_QSPI_DUMMY_CYCLES(cmd->DummyCycles)); + assert_param(IS_QSPI_DATA_MODE(cmd->DataMode)); + + assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode)); + assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); + + assert_param(IS_QSPI_INTERVAL(cfg->Interval)); + assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize)); + assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode)); + assert_param(IS_QSPI_AUTOMATIC_STOP(cfg->AutomaticStop)); + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_READY) + { + hqspi->ErrorCode = HAL_QSPI_ERROR_NONE; + + /* Update state */ + hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING; + + /* Wait till BUSY flag reset */ + status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout); + + if (status == HAL_OK) + { + /* Configure QSPI: PSMAR register with the status match value */ + WRITE_REG(hqspi->Instance->PSMAR, cfg->Match); + + /* Configure QSPI: PSMKR register with the status mask value */ + WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask); + + /* Configure QSPI: PIR register with the interval value */ + WRITE_REG(hqspi->Instance->PIR, cfg->Interval); + + /* Configure QSPI: CR register with Match mode and Automatic stop mode */ + MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS), + (cfg->MatchMode | cfg->AutomaticStop)); + + /* Clear interrupt */ + __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TE | QSPI_FLAG_SM); + + /* Call the configuration function */ + cmd->NbData = cfg->StatusBytesSize; + QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING); + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + + /* Enable the QSPI Transfer Error and status match Interrupt */ + __HAL_QSPI_ENABLE_IT(hqspi, (QSPI_IT_SM | QSPI_IT_TE)); + + } + else + { + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + } + else + { + status = HAL_BUSY; + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + } + + /* Return function status */ + return status; +} + +/** + * @brief Configure the Memory Mapped mode. + * @param hqspi : QSPI handle + * @param cmd : structure that contains the command configuration information. + * @param cfg : structure that contains the memory mapped configuration information. + * @note This function is used only in Memory mapped Mode + * @retval HAL status + */ +HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg) +{ + HAL_StatusTypeDef status; + uint32_t tickstart = HAL_GetTick(); + + /* Check the parameters */ + assert_param(IS_QSPI_INSTRUCTION_MODE(cmd->InstructionMode)); + if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE) + { + assert_param(IS_QSPI_INSTRUCTION(cmd->Instruction)); + } + + assert_param(IS_QSPI_ADDRESS_MODE(cmd->AddressMode)); + if (cmd->AddressMode != QSPI_ADDRESS_NONE) + { + assert_param(IS_QSPI_ADDRESS_SIZE(cmd->AddressSize)); + } + + assert_param(IS_QSPI_ALTERNATE_BYTES_MODE(cmd->AlternateByteMode)); + if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE) + { + assert_param(IS_QSPI_ALTERNATE_BYTES_SIZE(cmd->AlternateBytesSize)); + } + + assert_param(IS_QSPI_DUMMY_CYCLES(cmd->DummyCycles)); + assert_param(IS_QSPI_DATA_MODE(cmd->DataMode)); + + assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode)); + assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode)); + + assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation)); + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_READY) + { + hqspi->ErrorCode = HAL_QSPI_ERROR_NONE; + + /* Update state */ + hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED; + + /* Wait till BUSY flag reset */ + status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout); + + if (status == HAL_OK) + { + /* Configure QSPI: CR register with timeout counter enable */ + MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation); + + if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE) + { + assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod)); + + /* Configure QSPI: LPTR register with the low-power timeout value */ + WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod); + + /* Clear interrupt */ + __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO); + + /* Enable the QSPI TimeOut Interrupt */ + __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO); + } + + /* Call the configuration function */ + QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED); + } + } + else + { + status = HAL_BUSY; + } + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + + /* Return function status */ + return status; +} + +/** + * @brief Transfer Error callback. + * @param hqspi : QSPI handle + * @retval None + */ +__weak void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hqspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_QSPI_ErrorCallback could be implemented in the user file + */ +} + +/** + * @brief Abort completed callback. + * @param hqspi : QSPI handle + * @retval None + */ +__weak void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hqspi); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_QSPI_AbortCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Command completed callback. + * @param hqspi : QSPI handle + * @retval None + */ +__weak void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hqspi); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_QSPI_CmdCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Rx Transfer completed callback. + * @param hqspi : QSPI handle + * @retval None + */ +__weak void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hqspi); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_QSPI_RxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Tx Transfer completed callback. + * @param hqspi : QSPI handle + * @retval None + */ +__weak void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hqspi); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_QSPI_TxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Rx Half Transfer completed callback. + * @param hqspi : QSPI handle + * @retval None + */ +__weak void HAL_QSPI_RxHalfCpltCallback(QSPI_HandleTypeDef *hqspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hqspi); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_QSPI_RxHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Tx Half Transfer completed callback. + * @param hqspi : QSPI handle + * @retval None + */ +__weak void HAL_QSPI_TxHalfCpltCallback(QSPI_HandleTypeDef *hqspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hqspi); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_QSPI_TxHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief FIFO Threshold callback. + * @param hqspi : QSPI handle + * @retval None + */ +__weak void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hqspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_QSPI_FIFOThresholdCallback could be implemented in the user file + */ +} + +/** + * @brief Status Match callback. + * @param hqspi : QSPI handle + * @retval None + */ +__weak void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hqspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_QSPI_StatusMatchCallback could be implemented in the user file + */ +} + +/** + * @brief Timeout callback. + * @param hqspi : QSPI handle + * @retval None + */ +__weak void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hqspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_QSPI_TimeOutCallback could be implemented in the user file + */ +} +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User QSPI Callback + * To be used instead of the weak (surcharged) predefined callback + * @param hqspi : QSPI handle + * @param CallbackId : ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_QSPI_ERROR_CB_ID QSPI Error Callback ID + * @arg @ref HAL_QSPI_ABORT_CB_ID QSPI Abort Callback ID + * @arg @ref HAL_QSPI_FIFO_THRESHOLD_CB_ID QSPI FIFO Threshold Callback ID + * @arg @ref HAL_QSPI_CMD_CPLT_CB_ID QSPI Command Complete Callback ID + * @arg @ref HAL_QSPI_RX_CPLT_CB_ID QSPI Rx Complete Callback ID + * @arg @ref HAL_QSPI_TX_CPLT_CB_ID QSPI Tx Complete Callback ID + * @arg @ref HAL_QSPI_RX_HALF_CPLT_CB_ID QSPI Rx Half Complete Callback ID + * @arg @ref HAL_QSPI_TX_HALF_CPLT_CB_ID QSPI Tx Half Complete Callback ID + * @arg @ref HAL_QSPI_STATUS_MATCH_CB_ID QSPI Status Match Callback ID + * @arg @ref HAL_QSPI_TIMEOUT_CB_ID QSPI Timeout Callback ID + * @arg @ref HAL_QSPI_MSP_INIT_CB_ID QSPI MspInit callback ID + * @arg @ref HAL_QSPI_MSP_DEINIT_CB_ID QSPI MspDeInit callback ID + * @param pCallback : pointer to the Callback function + * @retval status + */ +HAL_StatusTypeDef HAL_QSPI_RegisterCallback (QSPI_HandleTypeDef *hqspi, HAL_QSPI_CallbackIDTypeDef CallbackId, pQSPI_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if(pCallback == NULL) + { + /* Update the error code */ + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_CALLBACK; + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_READY) + { + switch (CallbackId) + { + case HAL_QSPI_ERROR_CB_ID : + hqspi->ErrorCallback = pCallback; + break; + case HAL_QSPI_ABORT_CB_ID : + hqspi->AbortCpltCallback = pCallback; + break; + case HAL_QSPI_FIFO_THRESHOLD_CB_ID : + hqspi->FifoThresholdCallback = pCallback; + break; + case HAL_QSPI_CMD_CPLT_CB_ID : + hqspi->CmdCpltCallback = pCallback; + break; + case HAL_QSPI_RX_CPLT_CB_ID : + hqspi->RxCpltCallback = pCallback; + break; + case HAL_QSPI_TX_CPLT_CB_ID : + hqspi->TxCpltCallback = pCallback; + break; + case HAL_QSPI_RX_HALF_CPLT_CB_ID : + hqspi->RxHalfCpltCallback = pCallback; + break; + case HAL_QSPI_TX_HALF_CPLT_CB_ID : + hqspi->TxHalfCpltCallback = pCallback; + break; + case HAL_QSPI_STATUS_MATCH_CB_ID : + hqspi->StatusMatchCallback = pCallback; + break; + case HAL_QSPI_TIMEOUT_CB_ID : + hqspi->TimeOutCallback = pCallback; + break; + case HAL_QSPI_MSP_INIT_CB_ID : + hqspi->MspInitCallback = pCallback; + break; + case HAL_QSPI_MSP_DEINIT_CB_ID : + hqspi->MspDeInitCallback = pCallback; + break; + default : + /* Update the error code */ + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else if (hqspi->State == HAL_QSPI_STATE_RESET) + { + switch (CallbackId) + { + case HAL_QSPI_MSP_INIT_CB_ID : + hqspi->MspInitCallback = pCallback; + break; + case HAL_QSPI_MSP_DEINIT_CB_ID : + hqspi->MspDeInitCallback = pCallback; + break; + default : + /* Update the error code */ + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hqspi); + return status; +} + +/** + * @brief Unregister a User QSPI Callback + * QSPI Callback is redirected to the weak (surcharged) predefined callback + * @param hqspi : QSPI handle + * @param CallbackId : ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_QSPI_ERROR_CB_ID QSPI Error Callback ID + * @arg @ref HAL_QSPI_ABORT_CB_ID QSPI Abort Callback ID + * @arg @ref HAL_QSPI_FIFO_THRESHOLD_CB_ID QSPI FIFO Threshold Callback ID + * @arg @ref HAL_QSPI_CMD_CPLT_CB_ID QSPI Command Complete Callback ID + * @arg @ref HAL_QSPI_RX_CPLT_CB_ID QSPI Rx Complete Callback ID + * @arg @ref HAL_QSPI_TX_CPLT_CB_ID QSPI Tx Complete Callback ID + * @arg @ref HAL_QSPI_RX_HALF_CPLT_CB_ID QSPI Rx Half Complete Callback ID + * @arg @ref HAL_QSPI_TX_HALF_CPLT_CB_ID QSPI Tx Half Complete Callback ID + * @arg @ref HAL_QSPI_STATUS_MATCH_CB_ID QSPI Status Match Callback ID + * @arg @ref HAL_QSPI_TIMEOUT_CB_ID QSPI Timeout Callback ID + * @arg @ref HAL_QSPI_MSP_INIT_CB_ID QSPI MspInit callback ID + * @arg @ref HAL_QSPI_MSP_DEINIT_CB_ID QSPI MspDeInit callback ID + * @retval status + */ +HAL_StatusTypeDef HAL_QSPI_UnRegisterCallback (QSPI_HandleTypeDef *hqspi, HAL_QSPI_CallbackIDTypeDef CallbackId) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_READY) + { + switch (CallbackId) + { + case HAL_QSPI_ERROR_CB_ID : + hqspi->ErrorCallback = HAL_QSPI_ErrorCallback; + break; + case HAL_QSPI_ABORT_CB_ID : + hqspi->AbortCpltCallback = HAL_QSPI_AbortCpltCallback; + break; + case HAL_QSPI_FIFO_THRESHOLD_CB_ID : + hqspi->FifoThresholdCallback = HAL_QSPI_FifoThresholdCallback; + break; + case HAL_QSPI_CMD_CPLT_CB_ID : + hqspi->CmdCpltCallback = HAL_QSPI_CmdCpltCallback; + break; + case HAL_QSPI_RX_CPLT_CB_ID : + hqspi->RxCpltCallback = HAL_QSPI_RxCpltCallback; + break; + case HAL_QSPI_TX_CPLT_CB_ID : + hqspi->TxCpltCallback = HAL_QSPI_TxCpltCallback; + break; + case HAL_QSPI_RX_HALF_CPLT_CB_ID : + hqspi->RxHalfCpltCallback = HAL_QSPI_RxHalfCpltCallback; + break; + case HAL_QSPI_TX_HALF_CPLT_CB_ID : + hqspi->TxHalfCpltCallback = HAL_QSPI_TxHalfCpltCallback; + break; + case HAL_QSPI_STATUS_MATCH_CB_ID : + hqspi->StatusMatchCallback = HAL_QSPI_StatusMatchCallback; + break; + case HAL_QSPI_TIMEOUT_CB_ID : + hqspi->TimeOutCallback = HAL_QSPI_TimeOutCallback; + break; + case HAL_QSPI_MSP_INIT_CB_ID : + hqspi->MspInitCallback = HAL_QSPI_MspInit; + break; + case HAL_QSPI_MSP_DEINIT_CB_ID : + hqspi->MspDeInitCallback = HAL_QSPI_MspDeInit; + break; + default : + /* Update the error code */ + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else if (hqspi->State == HAL_QSPI_STATE_RESET) + { + switch (CallbackId) + { + case HAL_QSPI_MSP_INIT_CB_ID : + hqspi->MspInitCallback = HAL_QSPI_MspInit; + break; + case HAL_QSPI_MSP_DEINIT_CB_ID : + hqspi->MspDeInitCallback = HAL_QSPI_MspDeInit; + break; + default : + /* Update the error code */ + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hqspi); + return status; +} +#endif + +/** + * @} + */ + +/** @defgroup QSPI_Exported_Functions_Group3 Peripheral Control and State functions + * @brief QSPI control and State functions + * +@verbatim + =============================================================================== + ##### Peripheral Control and State functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to : + (+) Check in run-time the state of the driver. + (+) Check the error code set during last operation. + (+) Abort any operation. + + +@endverbatim + * @{ + */ + +/** + * @brief Return the QSPI handle state. + * @param hqspi : QSPI handle + * @retval HAL state + */ +HAL_QSPI_StateTypeDef HAL_QSPI_GetState(QSPI_HandleTypeDef *hqspi) +{ + /* Return QSPI handle state */ + return hqspi->State; +} + +/** +* @brief Return the QSPI error code. +* @param hqspi : QSPI handle +* @retval QSPI Error Code +*/ +uint32_t HAL_QSPI_GetError(QSPI_HandleTypeDef *hqspi) +{ + return hqspi->ErrorCode; +} + +/** +* @brief Abort the current transmission. +* @param hqspi : QSPI handle +* @retval HAL status +*/ +HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tickstart = HAL_GetTick(); + + /* Check if the state is in one of the busy states */ + if (((uint32_t)hqspi->State & 0x2U) != 0U) + { + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + + if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U) + { + /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */ + CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN); + + /* Abort DMA channel */ + status = HAL_DMA_Abort(hqspi->hdma); + if(status != HAL_OK) + { + hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA; + } + } + + /* Configure QSPI: CR register with Abort request */ + SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT); + + /* Wait until TC flag is set to go back in idle state */ + status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout); + + if (status == HAL_OK) + { + __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC); + + /* Wait until BUSY flag is reset */ + status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout); + } + + if (status == HAL_OK) + { + /* Reset functional mode configuration to indirect write mode by default */ + CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE); + + /* Update state */ + hqspi->State = HAL_QSPI_STATE_READY; + } + } + + return status; +} + +/** +* @brief Abort the current transmission (non-blocking function) +* @param hqspi : QSPI handle +* @retval HAL status +*/ +HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Check if the state is in one of the busy states */ + if (((uint32_t)hqspi->State & 0x2U) != 0U) + { + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + + /* Update QSPI state */ + hqspi->State = HAL_QSPI_STATE_ABORT; + + /* Disable all interrupts */ + __HAL_QSPI_DISABLE_IT(hqspi, (QSPI_IT_TO | QSPI_IT_SM | QSPI_IT_FT | QSPI_IT_TC | QSPI_IT_TE)); + + if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U) + { + /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */ + CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN); + + /* Abort DMA channel */ + hqspi->hdma->XferAbortCallback = QSPI_DMAAbortCplt; + if (HAL_DMA_Abort_IT(hqspi->hdma) != HAL_OK) + { + /* Change state of QSPI */ + hqspi->State = HAL_QSPI_STATE_READY; + + /* Abort Complete callback */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + hqspi->AbortCpltCallback(hqspi); +#else + HAL_QSPI_AbortCpltCallback(hqspi); +#endif + } + } + else + { + /* Clear interrupt */ + __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC); + + /* Enable the QSPI Transfer Complete Interrupt */ + __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC); + + /* Configure QSPI: CR register with Abort request */ + SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT); + } + } + return status; +} + +/** @brief Set QSPI timeout. + * @param hqspi : QSPI handle. + * @param Timeout : Timeout for the QSPI memory access. + * @retval None + */ +void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout) +{ + hqspi->Timeout = Timeout; +} + +/** @brief Set QSPI Fifo threshold. + * @param hqspi : QSPI handle. + * @param Threshold : Threshold of the Fifo (value between 1 and 16). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_QSPI_SetFifoThreshold(QSPI_HandleTypeDef *hqspi, uint32_t Threshold) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hqspi); + + if(hqspi->State == HAL_QSPI_STATE_READY) + { + /* Synchronize init structure with new FIFO threshold value */ + hqspi->Init.FifoThreshold = Threshold; + + /* Configure QSPI FIFO Threshold */ + MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES, + ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos)); + } + else + { + status = HAL_BUSY; + } + + /* Process unlocked */ + __HAL_UNLOCK(hqspi); + + /* Return function status */ + return status; +} + +/** @brief Get QSPI Fifo threshold. + * @param hqspi : QSPI handle. + * @retval Fifo threshold (value between 1 and 16) + */ +uint32_t HAL_QSPI_GetFifoThreshold(QSPI_HandleTypeDef *hqspi) +{ + return ((READ_BIT(hqspi->Instance->CR, QUADSPI_CR_FTHRES) >> QUADSPI_CR_FTHRES_Pos) + 1U); +} + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup QSPI_Private_Functions QSPI Private Functions + * @{ + */ + +/** + * @brief DMA QSPI receive process complete callback. + * @param hdma : DMA handle + * @retval None + */ +static void QSPI_DMARxCplt(DMA_HandleTypeDef *hdma) +{ + QSPI_HandleTypeDef* hqspi = (QSPI_HandleTypeDef*)(hdma->Parent); + hqspi->RxXferCount = 0U; + + /* Enable the QSPI transfer complete Interrupt */ + __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC); +} + +/** + * @brief DMA QSPI transmit process complete callback. + * @param hdma : DMA handle + * @retval None + */ +static void QSPI_DMATxCplt(DMA_HandleTypeDef *hdma) +{ + QSPI_HandleTypeDef* hqspi = (QSPI_HandleTypeDef*)(hdma->Parent); + hqspi->TxXferCount = 0U; + + /* Enable the QSPI transfer complete Interrupt */ + __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC); +} + +/** + * @brief DMA QSPI receive process half complete callback. + * @param hdma : DMA handle + * @retval None + */ +static void QSPI_DMARxHalfCplt(DMA_HandleTypeDef *hdma) +{ + QSPI_HandleTypeDef* hqspi = (QSPI_HandleTypeDef*)(hdma->Parent); + +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + hqspi->RxHalfCpltCallback(hqspi); +#else + HAL_QSPI_RxHalfCpltCallback(hqspi); +#endif +} + +/** + * @brief DMA QSPI transmit process half complete callback. + * @param hdma : DMA handle + * @retval None + */ +static void QSPI_DMATxHalfCplt(DMA_HandleTypeDef *hdma) +{ + QSPI_HandleTypeDef* hqspi = (QSPI_HandleTypeDef*)(hdma->Parent); + +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + hqspi->TxHalfCpltCallback(hqspi); +#else + HAL_QSPI_TxHalfCpltCallback(hqspi); +#endif +} + +/** + * @brief DMA QSPI communication error callback. + * @param hdma : DMA handle + * @retval None + */ +static void QSPI_DMAError(DMA_HandleTypeDef *hdma) +{ + QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hdma->Parent); + + hqspi->RxXferCount = 0U; + hqspi->TxXferCount = 0U; + hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA; + + /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */ + CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN); + + /* Abort the QSPI */ + (void)HAL_QSPI_Abort_IT(hqspi); + +} + +/** + * @brief DMA QSPI abort complete callback. + * @param hdma : DMA handle + * @retval None + */ +static void QSPI_DMAAbortCplt(DMA_HandleTypeDef *hdma) +{ + QSPI_HandleTypeDef* hqspi = ( QSPI_HandleTypeDef* )(hdma->Parent); + + hqspi->RxXferCount = 0U; + hqspi->TxXferCount = 0U; + + if(hqspi->State == HAL_QSPI_STATE_ABORT) + { + /* DMA Abort called by QSPI abort */ + /* Clear interrupt */ + __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC); + + /* Enable the QSPI Transfer Complete Interrupt */ + __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TC); + + /* Configure QSPI: CR register with Abort request */ + SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT); + } + else + { + /* DMA Abort called due to a transfer error interrupt */ + /* Change state of QSPI */ + hqspi->State = HAL_QSPI_STATE_READY; + + /* Error callback */ +#if (USE_HAL_QSPI_REGISTER_CALLBACKS == 1) + hqspi->ErrorCallback(hqspi); +#else + HAL_QSPI_ErrorCallback(hqspi); +#endif + } +} + +/** + * @brief Wait for a flag state until timeout. + * @param hqspi : QSPI handle + * @param Flag : Flag checked + * @param State : Value of the flag expected + * @param Tickstart : Tick start value + * @param Timeout : Duration of the timeout + * @retval HAL status + */ +static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag, + FlagStatus State, uint32_t Tickstart, uint32_t Timeout) +{ + /* Wait until flag is in expected state */ + while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + hqspi->State = HAL_QSPI_STATE_ERROR; + hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT; + + return HAL_ERROR; + } + } + } + return HAL_OK; +} + +/** + * @brief Configure the communication registers. + * @param hqspi : QSPI handle + * @param cmd : structure that contains the command configuration information + * @param FunctionalMode : functional mode to configured + * This parameter can be one of the following values: + * @arg QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE: Indirect write mode + * @arg QSPI_FUNCTIONAL_MODE_INDIRECT_READ: Indirect read mode + * @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode + * @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode + * @retval None + */ +static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode) +{ + assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode)); + + if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)) + { + /* Configure QSPI: DLR register with the number of data to read or write */ + WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U)); + } + + if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE) + { + if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE) + { + /* Configure QSPI: ABR register with alternate bytes value */ + WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes); + + if (cmd->AddressMode != QSPI_ADDRESS_NONE) + { + /*---- Command with instruction, address and alternate bytes ----*/ + /* Configure QSPI: CCR register with all communications parameters */ + WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode | + cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | + cmd->AlternateBytesSize | cmd->AlternateByteMode | + cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode | + cmd->Instruction | FunctionalMode)); + + if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED) + { + /* Configure QSPI: AR register with address value */ + WRITE_REG(hqspi->Instance->AR, cmd->Address); + } + } + else + { + /*---- Command with instruction and alternate bytes ----*/ + /* Configure QSPI: CCR register with all communications parameters */ + WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode | + cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | + cmd->AlternateBytesSize | cmd->AlternateByteMode | + cmd->AddressMode | cmd->InstructionMode | + cmd->Instruction | FunctionalMode)); + } + } + else + { + if (cmd->AddressMode != QSPI_ADDRESS_NONE) + { + /*---- Command with instruction and address ----*/ + /* Configure QSPI: CCR register with all communications parameters */ + WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode | + cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | + cmd->AlternateByteMode | cmd->AddressSize | cmd->AddressMode | + cmd->InstructionMode | cmd->Instruction | FunctionalMode)); + + if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED) + { + /* Configure QSPI: AR register with address value */ + WRITE_REG(hqspi->Instance->AR, cmd->Address); + } + } + else + { + /*---- Command with only instruction ----*/ + /* Configure QSPI: CCR register with all communications parameters */ + WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode | + cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | + cmd->AlternateByteMode | cmd->AddressMode | + cmd->InstructionMode | cmd->Instruction | FunctionalMode)); + } + } + } + else + { + if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE) + { + /* Configure QSPI: ABR register with alternate bytes value */ + WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes); + + if (cmd->AddressMode != QSPI_ADDRESS_NONE) + { + /*---- Command with address and alternate bytes ----*/ + /* Configure QSPI: CCR register with all communications parameters */ + WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode | + cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | + cmd->AlternateBytesSize | cmd->AlternateByteMode | + cmd->AddressSize | cmd->AddressMode | + cmd->InstructionMode | FunctionalMode)); + + if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED) + { + /* Configure QSPI: AR register with address value */ + WRITE_REG(hqspi->Instance->AR, cmd->Address); + } + } + else + { + /*---- Command with only alternate bytes ----*/ + /* Configure QSPI: CCR register with all communications parameters */ + WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode | + cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | + cmd->AlternateBytesSize | cmd->AlternateByteMode | + cmd->AddressMode | cmd->InstructionMode | FunctionalMode)); + } + } + else + { + if (cmd->AddressMode != QSPI_ADDRESS_NONE) + { + /*---- Command with only address ----*/ + /* Configure QSPI: CCR register with all communications parameters */ + WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode | + cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | + cmd->AlternateByteMode | cmd->AddressSize | + cmd->AddressMode | cmd->InstructionMode | FunctionalMode)); + + if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED) + { + /* Configure QSPI: AR register with address value */ + WRITE_REG(hqspi->Instance->AR, cmd->Address); + } + } + else + { + /*---- Command with only data phase ----*/ + if (cmd->DataMode != QSPI_DATA_NONE) + { + /* Configure QSPI: CCR register with all communications parameters */ + WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode | + cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) | + cmd->AlternateByteMode | cmd->AddressMode | + cmd->InstructionMode | FunctionalMode)); + } + } + } + } +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_QSPI_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(QUADSPI) || defined(QUADSPI1) || defined(QUADSPI2) */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c new file mode 100644 index 0000000..79a4d41 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c @@ -0,0 +1,1839 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_rcc.c + * @author MCD Application Team + * @brief RCC HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Reset and Clock Control (RCC) peripheral: + * + Initialization and de-initialization functions + * + Peripheral Control functions + * + @verbatim + ============================================================================== + + ##### RCC specific features ##### + ============================================================================== + [..] + After reset the device is running from Multiple Speed Internal oscillator + (4 MHz) with Flash 0 wait state. Flash prefetch buffer, D-Cache + and I-Cache are disabled, and all peripherals are off except internal + SRAM, Flash and JTAG. + + (+) There is no prescaler on High speed (AHBs) and Low speed (APBs) buses: + all peripherals mapped on these buses are running at MSI speed. + (+) The clock for all peripherals is switched off, except the SRAM and FLASH. + (+) All GPIOs are in analog mode, except the JTAG pins which + are assigned to be used for debug purpose. + + [..] + Once the device started from reset, the user application has to: + (+) Configure the clock source to be used to drive the System clock + (if the application needs higher frequency/performance) + (+) Configure the System clock frequency and Flash settings + (+) Configure the AHB and APB buses prescalers + (+) Enable the clock for the peripheral(s) to be used + (+) Configure the clock source(s) for peripherals which clocks are not + derived from the System clock (SAI1, RTC, ADC, USB/RNG, USART1, LPUART1, LPTIMx, I2Cx, SMPS) + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup RCC RCC + * @brief RCC HAL module driver + * @{ + */ + +#ifdef HAL_RCC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @defgroup RCC_Private_Constants RCC Private Constants + * @{ + */ +#define HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT +#define HSI_TIMEOUT_VALUE (2U) /* 2 ms (minimum Tick + 1) */ +#define MSI_TIMEOUT_VALUE (2U) /* 2 ms (minimum Tick + 1) */ +#define LSI1_TIMEOUT_VALUE (2U) /* 2 ms (minimum Tick + 1) */ +#define LSI2_TIMEOUT_VALUE (3U) /* to be adjusted with DS */ +#define HSI48_TIMEOUT_VALUE (2U) /* 2 ms (minimum Tick + 1) */ +#define PLL_TIMEOUT_VALUE (2U) /* 2 ms (minimum Tick + 1) */ +#if defined(SAI1) +#define PLLSAI1_TIMEOUT_VALUE (2U) /* 2 ms (minimum Tick + 1) */ +#endif +#define PRESCALER_TIMEOUT_VALUE (2U) /* 2 ms (minimum Tick + 1) */ +#define LATENCY_TIMEOUT_VALUE (2U) /* 2 ms (minimum Tick + 1) */ +#define CLOCKSWITCH_TIMEOUT_VALUE (5000U) /* 5 s */ + +#define PLLSOURCE_NONE (0U) +#define MEGA_HZ 1000000U /* Division factor to convert Hz in Mhz */ +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/** @defgroup RCC_Private_Macros RCC Private Macros + * @{ + */ +#define __MCO1_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE() +#define MCO1_GPIO_PORT GPIOA +#define MCO1_PIN GPIO_PIN_8 + +#define __MCO2_CLK_ENABLE() __HAL_RCC_GPIOB_CLK_ENABLE() +#define MCO2_GPIO_PORT GPIOB +#define MCO2_PIN GPIO_PIN_6 + +#define __MCO3_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE() +#define MCO3_GPIO_PORT GPIOA +#define MCO3_PIN GPIO_PIN_15 + +#define RCC_PLL_OSCSOURCE_CONFIG(__HAL_RCC_PLLSOURCE__) \ + (MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (uint32_t)(__HAL_RCC_PLLSOURCE__))) + +#define __COUNTOF(_A_) (sizeof(_A_) / sizeof(*(_A_))) +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/** @defgroup RCC_Private_Variables RCC Private Variables + * @{ + */ + + +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup RCC_Private_Functions RCC Private Functions + * @{ + */ +static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range); +static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup RCC_Exported_Functions RCC Exported Functions + * @{ + */ + +/** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * + @verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] + This section provides functions allowing to configure the internal and external oscillators + (HSE, HSI, LSE, MSI, LSI1, LSI2, PLL, CSS and MCO) and the System buses clocks (SYSCLK, HCLK1, HCLK2, HCLK4, PCLK1 + and PCLK2). + + [..] Internal/external clock and PLL configuration + (+) HSI (high-speed internal): 16 MHz factory-trimmed RC used directly or through + the PLL as System clock source. + + (+) MSI (Mutiple Speed Internal): Its frequency is software trimmable from 100KHZ to 48MHZ. + It can be used to generate the clock for the USB FS (48 MHz). + The number of flash wait states is automatically adjusted when MSI range is updated with + @ref HAL_RCC_OscConfig() and the MSI is used as System clock source. + + (+) LSI1/LSI2 (low-speed internal): 32 KHz low consumption RC used as IWDG and/or RTC + clock source. + + (+) HSE (high-speed external): 32 MHz crystal oscillator used directly or + through the PLL as System clock source. Can be used also optionally as RTC clock source. + + (+) LSE (low-speed external): 32.768 KHz oscillator used optionally as RTC clock source + or the RF system Auto-wakeup from Stop and Standby modes. + + (+) PLL (clocked by HSI, HSE or MSI) providing up to three independent output clocks: + (++) The first output is used to generate the high speed system clock (up to 64MHz). + (++) The second output is used to generate the clock for the USB FS (48 MHz), + the random analog generator (<=48 MHz) + (++) The third output is used to generate an accurate clock to achieve + high-quality audio performance on SAI interface. + + (+) PLLSAI1 (clocked by HSI, HSE or MSI) providing up to three independent output clocks: + (++) The first output is used to generate SAR ADC clock. + (++) The second output is used to generate the clock for the USB FS (48 MHz), + the random analog generator (<=48 MHz). + (++) The Third output is used to generate an accurate clock to achieve + high-quality audio performance on SAI interface. + + + (+) CSS (Clock security system): once enabled, if a HSE clock failure occurs + (HSE used directly or through PLL as System clock source), the System clock + is automatically switched to MSI or the HSI oscillator (depending on the + STOPWUCK configuration) and an interrupt is generated if enabled. + The interrupt is linked to the CPU1 and CPU2 NMI (Non-Maskable Interrupt) exception vector. + + (+) LSECSS: once enabled, if a LSE clock failure occurs, the LSE + clock is no longer supplied to the RTC but no hardware action is made to the registers. If the + MSI was in PLL-mode, this mode is disabled. + In Standby mode a wakeup is generated. In other modes an interrupt can be sent to wakeup + the software + + (+) MCO (microcontroller clock output): used to output MSI, LSI1, LSI2, HSI, LSE, HSE (before and + after stabilization), SYSCLK, HSI48 or main PLL clock (through a configurable prescaler) on PA8, PB6 & PA15 pins. + + [..] System, AHB and APB buses clocks configuration + (+) Several clock sources can be used to drive the System clock (SYSCLK): MSI, HSI, + HSE and main PLL. + The AHB clock (HCLK1) is derived from System clock through configurable + prescaler and used to clock the CPU, memory and peripherals mapped + on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived + from AHB clock through configurable prescalers and used to clock + the peripherals mapped on these buses. You can use + "@ref HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks. + The AHB4 clock (HCLK4) is derived from System clock through configurable + prescaler and used to clock the FLASH + + -@- All the peripheral clocks are derived from the System clock (SYSCLK) except: + + (+@) SAI: the SAI clock can be derived either from a specific PLL (PLLSAI1) or (PLLSYS) or + from an external clock mapped on the SAI_CKIN pin. + You have to use @ref HAL_RCCEx_PeriphCLKConfig() function to configure this clock. + (+@) RTC: the RTC clock can be derived either from the LSI, LSE or HSE clock + divided by 32. + You have to use @ref __HAL_RCC_RTC_ENABLE() and @ref HAL_RCCEx_PeriphCLKConfig() function + to configure this clock. + (+@) USB FS and RNG: USB FS requires a frequency equal to 48 MHz + to work correctly, while RNG peripherals requires a frequency + equal or lower than to 48 MHz. This clock is derived of the main PLL or PLLSAI1 + through PLLQ divider. You have to enable the peripheral clock and use + @ref HAL_RCCEx_PeriphCLKConfig() function to configure this clock. + (+@) IWDG clock which is always the LSI clock. + + + (+) The maximum frequency of the SYSCLK, HCLK1, HCLK4, PCLK1 and PCLK2 is 64 MHz. + The maximum frequency of the HCLK2 is 32 MHz. + The clock source frequency should be adapted depending on the device voltage range + as listed in the Reference Manual "Clock source frequency versus voltage scaling" chapter. + + @endverbatim + + Table 1. HCLK4 clock frequency. + +-------------------------------------------------------+ + | Latency | HCLK4 clock frequency (MHz) | + | |-------------------------------------| + | | voltage range 1 | voltage range 2 | + | | 1.2 V | 1.0 V | + |-----------------|------------------|------------------| + |0WS(1 CPU cycles)| HCLK4 <= 18 | HCLK4 <= 6 | + |-----------------|------------------|------------------| + |1WS(2 CPU cycles)| HCLK4 <= 36 | HCLK4 <= 12 | + |-----------------|------------------|------------------| + |2WS(3 CPU cycles)| HCLK4 <= 54 | HCLK4 <= 16 | + |-----------------|------------------|------------------| + |3WS(4 CPU cycles)| HCLK4 <= 64 | HCLK4 <= n.a. | + |-----------------|------------------|------------------| + + * @{ + */ + +/** + * @brief Reset the RCC clock configuration to the default reset state. + * @note The default reset state of the clock configuration is given below: + * - MSI ON and used as system clock source + * - HSE, HSI, PLL, PLLSAI1 + * - HCLK1, HCLK2, HCLK4, PCLK1 and PCLK2 prescalers set to 1. + * - CSS, MCO OFF + * - All interrupts disabled + * @note This function doesn't modify the configuration of the + * - Peripheral clocks + * - LSI, LSE and RTC clocks + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCC_DeInit(void) +{ + uint32_t tickstart; + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* MSI PLL OFF */ + LL_RCC_MSI_DisablePLLMode(); + + /* Set MSION bit */ + LL_RCC_MSI_Enable(); + + /* Wait till MSI is ready */ + while (LL_RCC_MSI_IsReady() == 0U) + { + if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Set MSIRANGE default value */ + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + + /* Set MSITRIM bits to the reset value*/ + LL_RCC_MSI_SetCalibTrimming(0); + + /* Set HSITRIM bits to the reset value*/ + LL_RCC_HSI_SetCalibTrimming(0x40U); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Reset CFGR register (MSI is selected as system clock source) */ + CLEAR_REG(RCC->CFGR); + + /* Wait till MSI is ready */ + while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U) + { + if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Reset HSION, HSIKERON, HSIASFS, HSEON, PLLON, PLLSAI11ON, HSEPRE bits */ +#if defined(SAI1) + CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_HSEPRE | RCC_CR_PLLON | RCC_CR_PLLSAI1ON); +#else + CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_HSEPRE | RCC_CR_PLLON); +#endif + + /* Reset HSEBYP bit once HSE is OFF */ + LL_RCC_HSE_DisableBypass(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL is ready */ + while (LL_RCC_PLL_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* once PLL is OFF, reset PLLCFGR register to default value */ + WRITE_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLN_0); + +#if defined(SAI1) + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL is ready */ + while (LL_RCC_PLLSAI1_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + /* once PLLSAI1 is OFF, reset PLLSAI1CFGR register to default value */ + WRITE_REG(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLR_0 | RCC_PLLSAI1CFGR_PLLQ_0 | RCC_PLLSAI1CFGR_PLLP_1 | RCC_PLLSAI1CFGR_PLLN_0); +#endif + + /* Disable all interrupts */ + CLEAR_REG(RCC->CIER); + + /* Clear all interrupt flags */ + WRITE_REG(RCC->CICR, 0xFFFFFFFFU); + + /* EXTCFGR reset*/ + LL_RCC_WriteReg(EXTCFGR, 0x00030000U); + + /* Update the SystemCoreClock global variable */ + SystemCoreClock = MSI_VALUE; + + /* Adapt Systick interrupt period */ + if (HAL_InitTick(uwTickPrio) != HAL_OK) + { + return HAL_ERROR; + } + else + { + return HAL_OK; + } +} + +/** + * @brief Initialize the RCC Oscillators according to the specified parameters in the + * @ref RCC_OscInitTypeDef. + * @param RCC_OscInitStruct pointer to a @ref RCC_OscInitTypeDef structure that + * contains the configuration information for the RCC Oscillators. + * @note The PLL is not disabled when used as system clock. + * @note The PLL source is not updated when used as PLLSAI1 clock source. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct) +{ + uint32_t tickstart; + + /* Check Null pointer */ + if (RCC_OscInitStruct == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType)); + + /*----------------------------- MSI Configuration --------------------------*/ + if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI) + { + /* Check the parameters */ + assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState)); + assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue)); + assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange)); + + /* When the MSI is used as system clock it will not be disabled */ + const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE(); + const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE(); + if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) || + ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI))) + { + if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)) + { + return HAL_ERROR; + } + /* Otherwise, just the calibration and MSI range change are allowed */ + else + { + /* To correctly read data from FLASH memory, the number of wait states (LATENCY) + must be correctly programmed according to the frequency of the AHB4 clock + and the supply voltage of the device. */ + if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE()) + { + /* First increase number of wait states update if necessary */ + if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK) + { + return HAL_ERROR; + } + + /* Selects the Multiple Speed oscillator (MSI) clock range .*/ + __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange); + /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/ + __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue); + } + else + { + /* Else, keep current flash latency while decreasing applies */ + /* Selects the Multiple Speed oscillator (MSI) clock range .*/ + __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange); + /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/ + __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue); + + /* Decrease number of wait states update if necessary */ + if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK) + { + return HAL_ERROR; + } + } + + /* Update the SystemCoreClock global variable */ + SystemCoreClockUpdate(); + if (HAL_InitTick(uwTickPrio) != HAL_OK) + { + return HAL_ERROR; + } + } + } + else + { + /* Check the MSI State */ + if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF) + { + /* Enable the Internal High Speed oscillator (MSI). */ + __HAL_RCC_MSI_ENABLE(); + + /* Get timeout */ + tickstart = HAL_GetTick(); + + /* Wait till MSI is ready */ + while (LL_RCC_MSI_IsReady() == 0U) + { + if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + /* Selects the Multiple Speed oscillator (MSI) clock range .*/ + __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange); + /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/ + __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue); + + } + else + { + /* Disable the Internal High Speed oscillator (MSI). */ + __HAL_RCC_MSI_DISABLE(); + + /* Get timeout */ + tickstart = HAL_GetTick(); + + /* Wait till MSI is disabled */ + while (LL_RCC_MSI_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + } + /*------------------------------- HSE Configuration ------------------------*/ + if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE) + { + /* Check the parameters */ + assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState)); + + /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */ + const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE(); + const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE(); + if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) || + ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE))) + { + if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) + { + return HAL_ERROR; + } + } + else + { + /* Set the new HSE configuration ---------------------------------------*/ + __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState); + + /* Check the HSE State */ + if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF) + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSE is ready */ + while (LL_RCC_HSE_IsReady() == 0U) + { + if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSE is disabled */ + while (LL_RCC_HSE_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + } + /*----------------------------- HSI Configuration --------------------------*/ + if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI) + { + /* Check the parameters */ + assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState)); + assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue)); + + /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ + const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE(); + const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE(); + if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) || + ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI))) + { + /* When HSI is used as system clock it will not be disabled */ + if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)) + { + return HAL_ERROR; + } + /* Otherwise, just the calibration is allowed */ + else + { + /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/ + __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue); + } + } + else + { + /* Check the HSI State */ + if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF) + { + /* Enable the Internal High Speed oscillator (HSI). */ + __HAL_RCC_HSI_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSI is ready */ + while (LL_RCC_HSI_IsReady() == 0U) + { + if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/ + __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue); + } + else + { + /* Disable the Internal High Speed oscillator (HSI). */ + __HAL_RCC_HSI_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSI is disabled */ + while (LL_RCC_HSI_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + } + /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/ + + if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \ + (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)) + { + /* Check the parameters */ + assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState)); + + /* Check the LSI State */ + if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF) + { + /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/ + if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2) + { + assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue)); + + /* 1. Check LSI1 state and enable if required */ + if (LL_RCC_LSI1_IsReady() == 0U) + { + /* This is required to enable LSI1 before enabling LSI2 */ + __HAL_RCC_LSI1_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSI1 is ready */ + while (LL_RCC_LSI1_IsReady() == 0U) + { + if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + + /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */ + __HAL_RCC_LSI2_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSI2 is ready */ + while (LL_RCC_LSI2_IsReady() == 0U) + { + if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */ + __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue); + + /* 3. Disable LSI1 */ + + /* LSI1 was initially not enable, require to disable it */ + __HAL_RCC_LSI1_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSI1 is disabled */ + while (LL_RCC_LSI1_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/ + + /* 1. Enable the Internal Low Speed oscillator (LSI1). */ + __HAL_RCC_LSI1_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSI1 is ready */ + while (LL_RCC_LSI1_IsReady() == 0U) + { + if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + /*2. Switch OFF LSI2*/ + + /* Disable the Internal Low Speed oscillator (LSI2). */ + __HAL_RCC_LSI2_DISABLE(); + + /* Wait till LSI2 is disabled */ + while (LL_RCC_LSI2_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + else + { + + /* Disable the Internal Low Speed oscillator (LSI2). */ + __HAL_RCC_LSI2_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSI2 is disabled */ + while (LL_RCC_LSI2_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Disable the Internal Low Speed oscillator (LSI1). */ + __HAL_RCC_LSI1_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSI1 is disabled */ + while (LL_RCC_LSI1_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + /*------------------------------ LSE Configuration -------------------------*/ + if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE) + { + + /* Check the parameters */ + assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState)); + + /* Update LSE configuration in Backup Domain control register */ + /* Requires to enable write access to Backup Domain of necessary */ + + if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) + { + /* Enable write access to Backup domain */ + HAL_PWR_EnableBkUpAccess(); + + /* Wait for Backup domain Write protection disable */ + tickstart = HAL_GetTick(); + + while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) + { + if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + + /* Set the new LSE configuration -----------------------------------------*/ + __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState); + + /* Check the LSE State */ + if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF) + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSE is ready */ + while (LL_RCC_LSE_IsReady() == 0U) + { + if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSE is disabled */ + while (LL_RCC_LSE_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + + } + /*------------------------------ HSI48 Configuration -----------------------*/ + if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48) + { + /* Check the parameters */ + assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State)); + + /* Check the LSI State */ + if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF) + { + /* Enable the Internal Low Speed oscillator (HSI48). */ + __HAL_RCC_HSI48_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSI48 is ready */ + while (LL_RCC_HSI48_IsReady() == 0U) + { + if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /* Disable the Internal Low Speed oscillator (HSI48). */ + __HAL_RCC_HSI48_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till HSI48 is disabled */ + while (LL_RCC_HSI48_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + /*-------------------------------- PLL Configuration -----------------------*/ + /* Check the parameters */ + assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState)); + + if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE) + { + const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE(); + const uint32_t temp_pllconfig = RCC->PLLCFGR; + + /* PLL On ? */ + if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON) + { + /* Check the parameters */ + assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource)); + assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM)); + assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN)); + assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP)); + assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ)); + assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR)); + + /* Do nothing if PLL configuration is unchanged */ + if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) || + (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) || + ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) || + (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) || + (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) || + (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR)) + { + /* Check if the PLL is used as system clock or not */ + if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK) + { +#if defined(SAI1) + /* Check if main PLL can be updated */ + /* Not possible if the source is shared by other enabled PLLSAIx */ + if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U) + + { + return HAL_ERROR; + } + else +#endif + { + /* Disable the main PLL. */ + __HAL_RCC_PLL_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL is ready */ + while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U) + { + if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + /* Configure the main PLL clock source, multiplication and division factors. */ + __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource, + RCC_OscInitStruct->PLL.PLLM, + RCC_OscInitStruct->PLL.PLLN, + RCC_OscInitStruct->PLL.PLLP, + RCC_OscInitStruct->PLL.PLLQ, + RCC_OscInitStruct->PLL.PLLR); + + /* Enable the main PLL. */ + __HAL_RCC_PLL_ENABLE(); + + /* Enable PLL System Clock output. */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL is ready */ + while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) + { + if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + else + { + /* PLL is already used as System core clock */ + return HAL_ERROR; + } + } + else + { + /* PLL configuration is unchanged */ + /* Re-enable PLL if it was disabled (ie. low power mode) */ + if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) + { + /* Enable the main PLL. */ + __HAL_RCC_PLL_ENABLE(); + + /* Enable PLL System Clock output. */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL is ready */ + while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U) + { + if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + } + } + else + { + /* Check that PLL is not used as system clock or not */ + if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK) + { + /* Disable the main PLL. */ + __HAL_RCC_PLL_DISABLE(); + + + /* Disable all PLL outputs to save power */ + MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE); + +#if defined(SAI1) && defined(USB) + __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_USBCLK | RCC_PLL_SAI1CLK); +#else + __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK); +#endif + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLL is disabled */ + while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U) + { + if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + else + { + /* PLL is already used as System core clock */ + return HAL_ERROR; + } + } + } + return HAL_OK; +} + + +/** + * @brief Initialize the CPU, AHB and APB buses clocks according to the specified + * parameters in the RCC_ClkInitStruct. + * @param RCC_ClkInitStruct pointer to a @ref RCC_ClkInitTypeDef structure that + * contains the configuration information for the RCC peripheral. + * @param FLatency FLASH Latency + * This parameter can be one of the following values: + * @arg FLASH_LATENCY_0 FLASH 0 Latency cycle + * @arg FLASH_LATENCY_1 FLASH 1 Latency cycle + * @arg FLASH_LATENCY_2 FLASH 2 Latency cycle + * @arg FLASH_LATENCY_3 FLASH 3 Latency cycle + * + * @note The SystemCoreClock CMSIS variable is used to store System Clock Frequency + * and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function + * + * @note The MSI is used by default as system clock source after + * startup from Reset, wake-up from STANDBY mode. After restart from Reset, + * the MSI frequency is set to its default value 4 MHz. + * + * @note The HSI can be selected as system clock source after + * from STOP modes or in case of failure of the HSE used directly or indirectly + * as system clock (if the Clock Security System CSS is enabled). + * + * @note A switch from one clock source to another occurs only if the target + * clock source is ready (clock stable after startup delay or PLL locked). + * If a clock source which is not yet ready is selected, the switch will + * occur when the clock source is ready. + * + * @note You can use @ref HAL_RCC_GetClockConfig() function to know which clock is + * currently used as system clock source. + * + * @note Depending on the device voltage range, the software has to set correctly + * HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency + * (for more details refer to section above "Initialization/de-initialization functions") + * @retval None + */ +HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency) +{ + uint32_t tickstart; + + /* Check Null pointer */ + if (RCC_ClkInitStruct == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType)); + assert_param(IS_FLASH_LATENCY(FLatency)); + + /* To correctly read data from FLASH memory, the number of wait states (LATENCY) + must be correctly programmed according to the frequency of the FLASH clock + (HCLK4) and the supply voltage of the device. */ + + /* Increasing the number of wait states because of higher CPU frequency */ + if (FLatency > __HAL_FLASH_GET_LATENCY()) + { + /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ + __HAL_FLASH_SET_LATENCY(FLatency); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Check that the new number of wait states is taken into account to access the Flash + memory by reading the FLASH_ACR register */ + while (__HAL_FLASH_GET_LATENCY() != FLatency) + { + if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + + /*-------------------------- HCLK1 Configuration --------------------------*/ + if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) + { + assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider)); + LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider); + + /* HCLK1 prescaler flag when value applied */ + tickstart = HAL_GetTick(); + while (LL_RCC_IsActiveFlag_HPRE() == 0U) + { + if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + + /*-------------------------- HCLK2 Configuration --------------------------*/ + if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2) + { + assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider)); + LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider); + + /* HCLK2 prescaler flag when value applied */ + tickstart = HAL_GetTick(); + while (LL_RCC_IsActiveFlag_C2HPRE() == 0U) + { + if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + /*-------------------------- HCLK4 Configuration --------------------------*/ + if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4) + { + assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider)); + LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider); + + /* AHB shared prescaler flag when value applied */ + tickstart = HAL_GetTick(); + while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U) + { + if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + + /*-------------------------- PCLK1 Configuration ---------------------------*/ + if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1) + { + assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider)); + LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider); + + /* APB1 prescaler flag when value applied */ + tickstart = HAL_GetTick(); + while (LL_RCC_IsActiveFlag_PPRE1() == 0U) + { + if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + + /*-------------------------- PCLK2 Configuration ---------------------------*/ + if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2) + { + assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider)); + LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U); + + /* APB2 prescaler flag when value applied */ + tickstart = HAL_GetTick(); + while (LL_RCC_IsActiveFlag_PPRE2() == 0U) + { + if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + + /*------------------------- SYSCLK Configuration ---------------------------*/ + if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK) + { + assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource)); + + /* HSE is selected as System Clock Source */ + if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) + { + /* Check the HSE ready flag */ + if (LL_RCC_HSE_IsReady() == 0U) + { + return HAL_ERROR; + } + } + /* PLL is selected as System Clock Source */ + else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK) + { + /* Check the PLL ready flag */ + if (LL_RCC_PLL_IsReady() == 0U) + { + return HAL_ERROR; + } + } + /* MSI is selected as System Clock Source */ + else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI) + { + /* Check the MSI ready flag */ + if (LL_RCC_MSI_IsReady() == 0U) + { + return HAL_ERROR; + } + } + /* HSI is selected as System Clock Source */ + else + { + /* Check the HSI ready flag */ + if (LL_RCC_HSI_IsReady() == 0U) + { + return HAL_ERROR; + } + + } + + /* apply system clock switch */ + LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* check system clock source switch status */ + while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos)) + { + if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + + /* Decreasing the number of wait states because of lower CPU frequency */ + if (FLatency < __HAL_FLASH_GET_LATENCY()) + { + /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */ + __HAL_FLASH_SET_LATENCY(FLatency); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Check that the new number of wait states is taken into account to access the Flash + memory by reading the FLASH_ACR register */ + while (__HAL_FLASH_GET_LATENCY() != FLatency) + { + if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + + /*---------------------------------------------------------------------------*/ + + /* Update the SystemCoreClock global variable */ + SystemCoreClockUpdate(); + /* Configure the source of time base considering new system clocks settings*/ + return HAL_InitTick(HAL_GetTickPrio()); +} + +/** + * @} + */ + +/** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions + * @brief RCC clocks control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to: + + (+) Ouput clock to MCO pin. + (+) Retrieve current clock frequencies. + (+) Enable the Clock Security System. + +@endverbatim + * @{ + */ + +/** + * @brief Select the clock source to output on MCO1 pin(PA8) or MC02 pin (PB6) or MCO3 pin (PA15). + * @note PA8, PB6 or PA15 should be configured in alternate function mode. + * @param RCC_MCOx specifies the output direction for the clock source. + * @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8) + * @arg @ref RCC_MCO2 Clock source to output on MCO2 pin(PB6) + * @arg @ref RCC_MCO3 Clock source to output on MCO3 pin(PA15) + * @param RCC_MCOSource specifies the clock source to output. + * This parameter can be one of the following values: + * @arg @ref RCC_MCO1SOURCE_NOCLOCK MCO output disabled, no clock on MCO + * @arg @ref RCC_MCO1SOURCE_SYSCLK system clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_MSI MSI clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_HSI HSI clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_HSE HSE clock selected as MCO sourcee + * @arg @ref RCC_MCO1SOURCE_PLLCLK main PLL clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_LSI1 LSI1 clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_LSI2 LSI2 clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_LSE LSE clock selected as MCO source + * @arg @ref RCC_MCO1SOURCE_HSI48 HSI48 clock selected as MCO source for devices with HSI48 + * @arg @ref RCC_MCO1SOURCE_HSE_BEFORE_STAB HSE clock before stabilization selected as MCO source + * @param RCC_MCODiv specifies the MCO prescaler. + * This parameter can be one of the following values: + * @arg @ref RCC_MCODIV_1 no division applied to MCO clock + * @arg @ref RCC_MCODIV_2 division by 2 applied to MCO clock + * @arg @ref RCC_MCODIV_4 division by 4 applied to MCO clock + * @arg @ref RCC_MCODIV_8 division by 8 applied to MCO clock + * @arg @ref RCC_MCODIV_16 division by 16 applied to MCO clock + * @retval None + */ +void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv) +{ + GPIO_InitTypeDef GPIO_InitStruct; + + /* Check the parameters */ + assert_param(IS_RCC_MCO(RCC_MCOx)); + assert_param(IS_RCC_MCODIV(RCC_MCODiv)); + assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource)); + + /* Common GPIO init parameters */ + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Pull = GPIO_NOPULL; + + /* RCC_MCO1 */ + if (RCC_MCOx == RCC_MCO1) + { + /* MCO1 Clock Enable */ + __MCO1_CLK_ENABLE(); + /* Configue the MCO1 pin in alternate function mode */ + GPIO_InitStruct.Pin = MCO1_PIN; + GPIO_InitStruct.Alternate = GPIO_AF0_MCO; + HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct); + + } + else if (RCC_MCOx == RCC_MCO2) + { + /* MCO2 Clock Enable */ + __MCO2_CLK_ENABLE(); + /* Configue the MCO2 pin in alternate function mode */ + GPIO_InitStruct.Pin = MCO2_PIN; + GPIO_InitStruct.Alternate = GPIO_AF0_MCO; + HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct); + + } +#if defined(RCC_MCO3_SUPPORT) + else if (RCC_MCOx == RCC_MCO3) + { + /* MCO3 Clock Enable */ + __MCO3_CLK_ENABLE(); + /* Configue the MCO3 pin in alternate function mode */ + GPIO_InitStruct.Pin = MCO3_PIN; + GPIO_InitStruct.Alternate = GPIO_AF6_MCO; + HAL_GPIO_Init(MCO3_GPIO_PORT, &GPIO_InitStruct); + } +#endif + else + { + ; + } + + /* Mask MCOSEL[] and MCOPRE[] bits then set MCO clock source and prescaler */ + LL_RCC_ConfigMCO(RCC_MCOSource, RCC_MCODiv); +} + +/** + * @brief Return the SYSCLK frequency. + * + * @note The system computed by this function is not the real + * frequency in the chip. It is calculated based on the predefined + * constant and the selected clock source: + * @note If SYSCLK source is MSI, function returns values based on MSI range + * @note If SYSCLK source is HSI, function returns values based on HSI_VALUE(*) + * @note If SYSCLK source is HSE, function returns values based on HSE_VALUE(**) + * @note If SYSCLK source is PLL, function returns values based on HSE_VALUE(**), + * HSI_VALUE(*) or MSI Value multiplied/divided by the PLL factors. + * @note (*) HSI_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value + * 16 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * @note (**) HSE_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value + * 32 MHz), user has to ensure that HSE_VALUE is same as the real + * frequency of the crystal used. Otherwise, this function may + * have wrong result. + * + * @note The result of this function could be not correct when using fractional + * value for HSE crystal. + * + * @note This function can be used by the user application to compute the + * baudrate for the communication peripherals or configure other parameters. + * + * @note Each time SYSCLK changes, this function must be called to update the + * right SYSCLK value. Otherwise, any configuration based on this function will be incorrect. + * + * + * @retval SYSCLK frequency + */ +uint32_t HAL_RCC_GetSysClockFreq(void) +{ + uint32_t pllsource; + uint32_t sysclockfreq, pllinputfreq; + const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE(); + + if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) + { + /* Retrieve MSI frequency range in HZ*/ + /* MSI used as system clock source */ + sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + } + else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) + { + /* HSI used as system clock source */ + sysclockfreq = HSI_VALUE; + } + else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) + { + /* HSE used as system clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + sysclockfreq = HSE_VALUE / 2U; + } + else + { + sysclockfreq = HSE_VALUE; + } + } + else + { + /* PLL used as system clock source */ + pllsource = LL_RCC_PLL_GetMainSource(); + switch (pllsource) + { + case RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + pllinputfreq = HSI_VALUE; + break; + case RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + pllinputfreq = HSE_VALUE / 2U; + } + else + { + pllinputfreq = HSE_VALUE; + } + break; + case RCC_PLLSOURCE_MSI: /* MSI used as PLL clock source */ + default: + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + } + sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR()); + } + + return sysclockfreq; +} + +/** + * @brief Return the HCLK frequency. + * @retval HCLK frequency in Hz + */ +uint32_t HAL_RCC_GetHCLKFreq(void) +{ + /* Get SysClock and Compute HCLK1 frequency ---------------------------*/ + return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler()))); +} + +/** + * @brief Return the HCLK2 frequency. + * @retval HCLK2 frequency in Hz + */ +uint32_t HAL_RCC_GetHCLK2Freq(void) +{ + /* Get SysClock and Compute HCLK2 frequency ---------------------------*/ + return ((uint32_t)(__LL_RCC_CALC_HCLK2_FREQ(HAL_RCC_GetSysClockFreq(), LL_C2_RCC_GetAHBPrescaler()))); +} + +/** + * @brief Return the HCLK4 frequency. + * @retval HCLK4 frequency in Hz + */ +uint32_t HAL_RCC_GetHCLK4Freq(void) +{ + /* Get SysClock and Compute AHB4 frequency ---------------------------*/ + return ((uint32_t)(__LL_RCC_CALC_HCLK4_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHB4Prescaler()))); +} + +/** + * @brief Return the PCLK1 frequency. + * @note Each time PCLK1 changes, this function must be called to update the + * right PCLK1 value. Otherwise, any configuration based on this function will be incorrect. + * @retval PCLK1 frequency in Hz + */ +uint32_t HAL_RCC_GetPCLK1Freq(void) +{ + /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/ + return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler()))); +} + +/** + * @brief Return the PCLK2 frequency. + * @note Each time PCLK2 changes, this function must be called to update the + * right PCLK2 value. Otherwise, any configuration based on this function will be incorrect. + * @retval PCLK2 frequency in Hz + */ +uint32_t HAL_RCC_GetPCLK2Freq(void) +{ + /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/ + return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler()))); +} + +/** + * @brief Configure the RCC_OscInitStruct according to the internal + * RCC configuration registers. + * @param RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that + * will be configured. + * @retval None + */ +void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct) +{ + /* Check the parameters */ + assert_param(RCC_OscInitStruct != (void *)NULL); + + /* Set all possible values for the Oscillator type parameter ---------------*/ + RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_MSI | \ + RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI1 | RCC_OSCILLATORTYPE_LSI2 | RCC_OSCILLATORTYPE_HSI48; + + + /* Get the HSE configuration -----------------------------------------------*/ + if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP) + { + RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS; + } + else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON) + { + RCC_OscInitStruct->HSEState = RCC_HSE_ON; + } + else + { + RCC_OscInitStruct->HSEState = RCC_HSE_OFF; + } + + /* Get the MSI configuration -----------------------------------------------*/ + if ((RCC->CR & RCC_CR_MSION) == RCC_CR_MSION) + { + RCC_OscInitStruct->MSIState = RCC_MSI_ON; + } + else + { + RCC_OscInitStruct->MSIState = RCC_MSI_OFF; + } + RCC_OscInitStruct->MSICalibrationValue = LL_RCC_MSI_GetCalibTrimming(); + RCC_OscInitStruct->MSIClockRange = LL_RCC_MSI_GetRange(); + + /* Get the HSI configuration -----------------------------------------------*/ + if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION) + { + RCC_OscInitStruct->HSIState = RCC_HSI_ON; + } + else + { + RCC_OscInitStruct->HSIState = RCC_HSI_OFF; + } + + RCC_OscInitStruct->HSICalibrationValue = LL_RCC_HSI_GetCalibTrimming(); + + /* Get the LSE configuration -----------------------------------------------*/ + if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP) + { + RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS; + } + else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON) + { + RCC_OscInitStruct->LSEState = RCC_LSE_ON; + } + else + { + RCC_OscInitStruct->LSEState = RCC_LSE_OFF; + } + + /* Get the LSI configuration -----------------------------------------------*/ + const uint32_t temp_lsi1on = (RCC->CSR & RCC_CSR_LSI1ON); + const uint32_t temp_lsi2on = (RCC->CSR & RCC_CSR_LSI2ON); + if ((temp_lsi1on == RCC_CSR_LSI1ON) || (temp_lsi2on == RCC_CSR_LSI2ON)) + { + RCC_OscInitStruct->LSIState = RCC_LSI_ON; + } + else + { + RCC_OscInitStruct->LSIState = RCC_LSI_OFF; + } + + /* Get the HSI48 configuration ---------------------------------------------*/ + if ((RCC->CRRCR & RCC_CRRCR_HSI48ON) == RCC_CRRCR_HSI48ON) + { + RCC_OscInitStruct->HSI48State = RCC_HSI48_ON; + } + else + { + RCC_OscInitStruct->HSI48State = RCC_HSI48_OFF; + } + + + /* Get the PLL configuration -----------------------------------------------*/ + if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON) + { + RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON; + } + else + { + RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF; + } + RCC_OscInitStruct->PLL.PLLSource = LL_RCC_PLL_GetMainSource(); + RCC_OscInitStruct->PLL.PLLM = LL_RCC_PLL_GetDivider(); + RCC_OscInitStruct->PLL.PLLN = LL_RCC_PLL_GetN(); + RCC_OscInitStruct->PLL.PLLP = LL_RCC_PLL_GetP(); + RCC_OscInitStruct->PLL.PLLQ = LL_RCC_PLL_GetQ(); + RCC_OscInitStruct->PLL.PLLR = LL_RCC_PLL_GetR(); +} + +/** + * @brief Configure the RCC_ClkInitStruct according to the internal + * RCC configuration registers. + * @param RCC_ClkInitStruct Pointer to a @ref RCC_ClkInitTypeDef structure that + * will be configured. + * @param pFLatency Pointer on the Flash Latency. + * @retval None + */ +void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency) +{ + /* Check the parameters */ + assert_param(RCC_ClkInitStruct != (void *)NULL); + assert_param(pFLatency != (void *)NULL); + + /* Set all possible values for the Clock type parameter --------------------*/ + RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | \ + RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4); + + /* Get the SYSCLK configuration --------------------------------------------*/ + RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource(); + + /* Get the HCLK configuration ----------------------------------------------*/ + RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler(); + + /* Get the APB1 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler(); + + /* Get the APB2 configuration ----------------------------------------------*/ + RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler(); + + /* Get the AHBCLK2Divider configuration ------------------------------------*/ + RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler(); + + /* Get the AHBCLK4Divider configuration ------------------------------------*/ + RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler(); + + /* Get the Flash Wait State (Latency) configuration ------------------------*/ + *pFLatency = __HAL_FLASH_GET_LATENCY(); +} + +/** + * @brief Enable the Clock Security System. + * @note If a failure is detected on the HSE oscillator clock, this oscillator + * is automatically disabled and an interrupt is generated to inform the + * software about the failure (Clock Security System Interrupt, CSSI), + * allowing the MCU to perform rescue operations. The CSSI is linked to + * CPU1 and CPU2 NMI (Non-Maskable Interrupt) exception vector. + * @note The Clock Security System can only be cleared by reset. + * @retval None + */ +void HAL_RCC_EnableCSS(void) +{ + LL_RCC_HSE_EnableCSS(); +} + +/** + * @brief Handle the RCC HSE Clock Security System interrupt request. + * @note This API should be called under the NMI_Handler(). + * @retval None + */ +void HAL_RCC_NMI_IRQHandler(void) +{ + /* Check RCC CSSF interrupt flag */ + if (__HAL_RCC_GET_IT(RCC_IT_HSECSS)) + { + /* RCC Clock Security System interrupt user callback */ + HAL_RCC_CSSCallback(); + + /* Clear RCC CSS pending bit */ + __HAL_RCC_CLEAR_IT(RCC_IT_HSECSS); + } +} + +/** + * @brief Handle the RCC HSE Clock Security System interrupt callback. + * @retval none + */ +__weak void HAL_RCC_CSSCallback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCC_CSSCallback should be implemented in the user file + */ +} + +/** + * @} + */ + +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ +/** @addtogroup RCC_Private_Functions + * @{ + */ + + +/** + * @brief Update number of Flash wait states in line with MSI range and current + voltage range. + * @param MSI_Range MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11 + * @retval HAL status + */ +static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range) +{ + uint32_t flash_clksrcfreq, msifreq; + + /* Check the parameters */ + assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range)); + + /* MSI frequency range in Hz */ + if (MSI_Range > RCC_MSIRANGE_11) + { + msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11); + } + else + { + msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range); + } + + flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler()); + +#if defined(PWR_CR1_VOS) + return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange()); +#else + return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1); +#endif +} + + +/** + * @brief Update number of Flash wait states. + * @param Flash_ClkSrcFreq Flash Clock Source (in MHz) + * @param VCORE_Voltage Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2) + * @retval HAL status + */ +static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage) +{ + /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */ + const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL}; +#if defined(PWR_CR1_VOS) + /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */ + const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL}; +#endif + /* Flash Latency range */ + const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3}; + uint32_t latency = FLASH_LATENCY_0; /* default value 0WS */ + uint32_t tickstart; + +#if defined(PWR_CR1_VOS) + if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1) + { + for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++) + { + if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index]) + { + latency = FLASH_LATENCY_RANGE[index]; + break; + } + } + } + else /* PWR_REGULATOR_VOLTAGE_SCALE2 */ + { + for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++) + { + if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index]) + { + latency = FLASH_LATENCY_RANGE[index]; + break; + } + } + } +#else + for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++) + { + if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index]) + { + latency = FLASH_LATENCY_RANGE[index]; + break; + } + } +#endif + + __HAL_FLASH_SET_LATENCY(latency); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Check that the new number of wait states is taken into account to access the Flash + memory by reading the FLASH_ACR register */ + while (__HAL_FLASH_GET_LATENCY() != latency) + { + if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + return HAL_OK; +} +/** + * @} + */ + +#endif /* HAL_RCC_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c new file mode 100644 index 0000000..49d4943 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c @@ -0,0 +1,2424 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_rcc_ex.c + * @author MCD Application Team + * @brief Extended RCC HAL module driver. + * This file provides firmware functions to manage the following + * functionalities RCC extended peripheral: + * + Extended Peripheral Control functions + * + Extended Clock management functions + * + Extended Clock Recovery System Control functions + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup RCCEx RCCEx + * @brief RCC Extended HAL module driver + * @{ + */ + +#ifdef HAL_RCC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +/** @defgroup RCCEx_Private_Constants RCCEx Private Constants + * @{ + */ +#if defined(SAI1) +#define PLLSAI1_TIMEOUT_VALUE (2U) /* 2 ms (minimum Tick + 1) */ +#endif +#define PLL_TIMEOUT_VALUE (2U) /* 2 ms (minimum Tick + 1) */ + +#define CLOCKSMPS_TIMEOUT_VALUE (5000U) /* 5 s */ + +#define __LSCO1_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE() +#define LSCO1_GPIO_PORT GPIOA +#define LSCO1_PIN GPIO_PIN_2 + +#define __LSCO2_CLK_ENABLE() __HAL_RCC_GPIOH_CLK_ENABLE() +#define LSCO2_GPIO_PORT GPIOH +#define LSCO2_PIN GPIO_PIN_3 + +#if defined(RCC_LSCO3_SUPPORT) +#define __LSCO3_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE() +#define LSCO3_GPIO_PORT GPIOC +#define LSCO3_PIN GPIO_PIN_12 +#endif + +#define LSI2_TIMEOUT_VALUE (3U) /* to be adjusted with DS */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup RCCEx_Private_Functions RCCEx Private Functions + * @{ + */ +#if defined(SAI1) +static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1); +static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1); +static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1); +#endif + +static uint32_t RCC_PLL_GetFreqDomain_P(void); +static uint32_t RCC_PLL_GetFreqDomain_Q(void); + +#if defined(SAI1) +static uint32_t RCC_PLLSAI1_GetFreqDomain_R(void); +static uint32_t RCC_PLLSAI1_GetFreqDomain_P(void); +static uint32_t RCC_PLLSAI1_GetFreqDomain_Q(void); +#endif + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions + * @{ + */ + +/** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions + * @brief Extended Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Extended Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the RCC Clocks + frequencies. + [..] + (@) Important note: Care must be taken when @ref HAL_RCCEx_PeriphCLKConfig() is used to + select the RTC clock source; in this case the Backup domain will be reset in + order to modify the RTC Clock source, as consequence RTC registers (including + the backup registers) and RCC_BDCR register are set to their reset values. + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the RCC extended peripherals clocks according to the specified + * parameters in the @ref RCC_PeriphCLKInitTypeDef. + * @param PeriphClkInit pointer to a @ref RCC_PeriphCLKInitTypeDef structure that + * contains a field PeriphClockSelection which can be a combination of the following values: + * + * @arg @ref RCC_PERIPHCLK_USART1 USART1 peripheral clock + * @arg @ref RCC_PERIPHCLK_LPUART1 LPUART1 peripheral clock + * @arg @ref RCC_PERIPHCLK_I2C1 I2C1 peripheral clock + * @arg @ref RCC_PERIPHCLK_I2C3 I2C3 peripheral clock + * @arg @ref RCC_PERIPHCLK_LPTIM1 LPTIM1 peripheral clock + * @arg @ref RCC_PERIPHCLK_LPTIM2 LPTIM2 peripheral clock + * @arg @ref RCC_PERIPHCLK_SAI1 SAI1 peripheral clock + * @arg @ref RCC_PERIPHCLK_USB USB peripheral clock + * @arg @ref RCC_PERIPHCLK_RNG RNG peripheral clock + * @arg @ref RCC_PERIPHCLK_ADC ADC peripheral clock + * @arg @ref RCC_PERIPHCLK_RTC RTC peripheral clock + * @arg @ref RCC_PERIPHCLK_RFWAKEUP RFWKP peripheral clock + * @arg @ref RCC_PERIPHCLK_SMPS SMPS peripheral clock + * @arg @ref RCC_PERIPHCLK_I2S I2S peripheral clock + * + * + * @note Care must be taken when @ref HAL_RCCEx_PeriphCLKConfig() is used to select + * the RTC clock source: in this case the access to Backup domain is enabled. + * + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit) +{ + uint32_t tickstart; + HAL_StatusTypeDef ret = HAL_OK; /* Intermediate status */ + HAL_StatusTypeDef status = HAL_OK; /* Final status */ + + /* Check the parameters */ + assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection)); + +#if defined(SAI1) + /*-------------------------- SAI1 clock source configuration ---------------------*/ + if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)) + { + /* Check the parameters */ + assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection)); + + switch (PeriphClkInit->Sai1ClockSelection) + { + case RCC_SAI1CLKSOURCE_PLL: /* PLL is used as clock source for SAI1 */ + /* Enable SAI1 Clock output generated form System PLL . */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK); + + /* SAI1 clock source config set later after clock selection check */ + break; + +#if defined(SAI1) + case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */ + /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */ + ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1)); + /* SAI1 clock source config set later after clock selection check */ + break; +#endif + + case RCC_SAI1CLKSOURCE_PIN: /* External clock is used as source of SAI1 clock*/ + /* SAI1 clock source config set later after clock selection check */ + break; + + case RCC_SAI1CLKSOURCE_HSI: + + break; + + default: + ret = HAL_ERROR; + break; + } + + if (ret == HAL_OK) + { + /* Set the source of SAI1 clock*/ + __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection); + } + else + { + /* set overall return value */ + status = ret; + } + } +#endif + + /*-------------------------- RTC clock source configuration ----------------------*/ + if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) + { + uint32_t rtcclocksource = LL_RCC_GetRTCClockSource(); + + /* Check for RTC Parameters used to output RTCCLK */ + assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection)); + + /* Configure the clock source only if a different source is expected */ + if (rtcclocksource != PeriphClkInit->RTCClockSelection) + { + /* Enable write access to Backup domain */ + HAL_PWR_EnableBkUpAccess(); + + /* If a clock source is not yet selected */ + if (rtcclocksource == RCC_RTCCLKSOURCE_NONE) + { + /* Directly set the configuration of the clock source selection */ + LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection); + } + else /* A clock source is already selected */ + { + /* Store the content of BDCR register before the reset of Backup Domain */ + uint32_t bdcr = LL_RCC_ReadReg(BDCR); + + /* RTC Clock selection can be changed only if the Backup Domain is reset */ + LL_RCC_ForceBackupDomainReset(); + LL_RCC_ReleaseBackupDomainReset(); + + /* Set the value of the clock source selection */ + MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection); + + /* Restore the content of BDCR register */ + LL_RCC_WriteReg(BDCR, bdcr); + + /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */ + if (LL_RCC_LSE_IsEnabled() == 1U) + { + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till LSE is ready */ + while (LL_RCC_LSE_IsReady() != 1U) + { + if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) + { + ret = HAL_TIMEOUT; + break; + } + } + } + } + + /* set overall return value */ + status = ret; + } + else + { + /* set overall return value */ + status = ret; + } + + } + + /*-------------------------- USART1 clock source configuration -------------------*/ + if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) + { + /* Check the parameters */ + assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection)); + + /* Configure the USART1 clock source */ + __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection); + } + +#if defined(LPUART1) + /*-------------------------- LPUART1 clock source configuration ------------------*/ + if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1) + { + /* Check the parameters */ + assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection)); + + /* Configure the LPUAR1 clock source */ + __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection); + } +#endif + + /*-------------------------- LPTIM1 clock source configuration -------------------*/ + if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1)) + { + assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection)); + __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection); + } + + /*-------------------------- LPTIM2 clock source configuration -------------------*/ + if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2)) + { + assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection)); + __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection); + } + + /*-------------------------- I2C1 clock source configuration ---------------------*/ + if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) + { + /* Check the parameters */ + assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection)); + + /* Configure the I2C1 clock source */ + __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection); + } + +#if defined(I2C3) + /*-------------------------- I2C3 clock source configuration ---------------------*/ + if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) + { + /* Check the parameters */ + assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection)); + + /* Configure the I2C3 clock source */ + __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection); + } +#endif + +#if defined(USB) + /*-------------------------- USB clock source configuration ----------------------*/ + if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB)) + { + assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection)); + __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection); + + if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL) + { + /* Enable PLLQ output */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK); + } +#if defined(SAI1) + if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1) + { + /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */ + ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1)); + + if (ret != HAL_OK) + { + /* set overall return value */ + status = ret; + } + } +#endif + } +#endif + + /*-------------------------- RNG clock source configuration ----------------------*/ + if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG)) + { + /* Check the parameters */ + assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection)); + + /* Configure the RNG clock source */ + __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection); + + if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL) + { + /* Enable PLLQ output */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK); + } + } + + /*-------------------------- ADC clock source configuration ----------------------*/ + if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC) + { + /* Check the parameters */ + assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection)); + + /* Configure the ADC interface clock source */ + __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection); + + if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL) + { + /* Enable RCC_PLL_RNGCLK output */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK); + } + +#if defined(SAI1) + if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1) + { + /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */ + ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1)); + + if (ret != HAL_OK) + { + /* set overall return value */ + status = ret; + } + } +#endif + } + + /*-------------------------- RFWKP clock source configuration ----------------------*/ + if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP) + { + /* Check the parameters */ + assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection)); + + /* Configure the RFWKP interface clock source */ + __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection); + + } + +#if defined(RCC_SMPS_SUPPORT) + /*-------------------------- SMPS clock source configuration ----------------------*/ + if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS) + { + /* Check the parameters */ + assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection)); + assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection)); + + /* Configure the SMPS interface clock division factor */ + __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection); + + /* Configure the SMPS interface clock source */ + __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection); + } +#endif + +#if defined(SPI_I2S_SUPPORT) + /*-------------------- I2S clock source configuration ----------------------*/ + if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S)) + { + /* Check the parameters */ + assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection)); + + /* Configure the I2S clock source */ + __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection); + + if (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL) + { + /* Enable RCC_PLL_I2SCLK output */ + __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2SCLK); + } + } +#endif + + return status; +} + + +/** + * @brief Get the RCC_ClkInitStruct according to the internal RCC configuration registers. + * @param PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that + * returns the configuration information for the Extended Peripherals + * clocks(SAI1, LPTIM1, LPTIM2, I2C1, I2C3, LPUART1, + * USART1, RTC, ADCx, USB, RNG, RFWKP, SMPS, I2S). + * @retval None + */ +void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit) +{ + /* Set all possible values for the extended clock type parameter------------*/ + + PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1 | \ + RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_LPTIM2 | \ + RCC_PERIPHCLK_RNG | RCC_PERIPHCLK_ADC | \ + RCC_PERIPHCLK_RTC | RCC_PERIPHCLK_RFWAKEUP; +#if defined(LPUART1) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_LPUART1; +#endif + +#if defined(I2C3) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2C3; +#endif + +#if defined(SAI1) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SAI1; +#endif + +#if defined(USB) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USB; +#endif + +#if defined(RCC_SMPS_SUPPORT) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_SMPS; +#endif + +#if defined(SPI_I2S_SUPPORT) + PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2S; +#endif + +#if defined(SAI1) + /* Get the PLLSAI1 Clock configuration -----------------------------------------------*/ + PeriphClkInit->PLLSAI1.PLLN = LL_RCC_PLLSAI1_GetN(); + PeriphClkInit->PLLSAI1.PLLP = LL_RCC_PLLSAI1_GetP(); + PeriphClkInit->PLLSAI1.PLLR = LL_RCC_PLLSAI1_GetR(); + PeriphClkInit->PLLSAI1.PLLQ = LL_RCC_PLLSAI1_GetQ(); +#endif + + /* Get the USART1 clock source ---------------------------------------------*/ + PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE(); + +#if defined(LPUART1) + /* Get the LPUART1 clock source --------------------------------------------*/ + PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE(); +#endif + + /* Get the I2C1 clock source -----------------------------------------------*/ + PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE(); + +#if defined(I2C3) + /* Get the I2C3 clock source -----------------------------------------------*/ + PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE(); +#endif + + /* Get the LPTIM1 clock source ---------------------------------------------*/ + PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE(); + + /* Get the LPTIM2 clock source ---------------------------------------------*/ + PeriphClkInit->Lptim2ClockSelection = __HAL_RCC_GET_LPTIM2_SOURCE(); + +#if defined(SAI1) + /* Get the SAI1 clock source -----------------------------------------------*/ + PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE(); +#endif + + /* Get the RTC clock source ------------------------------------------------*/ + PeriphClkInit->RTCClockSelection = __HAL_RCC_GET_RTC_SOURCE(); + +#if defined(USB) + /* Get the USB clock source ------------------------------------------------*/ + PeriphClkInit->UsbClockSelection = __HAL_RCC_GET_USB_SOURCE(); +#endif + + /* Get the RNG clock source ------------------------------------------------*/ + PeriphClkInit->RngClockSelection = HAL_RCCEx_GetRngCLKSource(); + + /* Get the ADC clock source ------------------------------------------------*/ + PeriphClkInit->AdcClockSelection = __HAL_RCC_GET_ADC_SOURCE(); + + /* Get the RFWKP clock source ----------------------------------------------*/ + PeriphClkInit->RFWakeUpClockSelection = __HAL_RCC_GET_RFWAKEUP_SOURCE(); + +#if defined(RCC_SMPS_SUPPORT) + /* Get the SMPS clock division factor --------------------------------------*/ + PeriphClkInit->SmpsDivSelection = __HAL_RCC_GET_SMPS_DIV(); + + /* Get the SMPS clock source -----------------------------------------------*/ + PeriphClkInit->SmpsClockSelection = __HAL_RCC_GET_SMPS_SOURCE(); +#endif + +#if defined(SPI_I2S_SUPPORT) + /* Get the I2S clock source -----------------------------------------------*/ + PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2S_SOURCE(); +#endif +} + +/** + * @brief Return the peripheral clock frequency for peripherals with clock source + * @note Return 0 if peripheral clock identifier not managed by this API + * @param PeriphClk Peripheral clock identifier + * This parameter can be one of the following values: + * @arg @ref RCC_PERIPHCLK_RTC RTC peripheral clock + * @arg @ref RCC_PERIPHCLK_ADC ADC peripheral clock + * @arg @ref RCC_PERIPHCLK_I2C1 I2C1 peripheral clock + * @arg @ref RCC_PERIPHCLK_I2C3 I2C3 peripheral clock + * @arg @ref RCC_PERIPHCLK_LPTIM1 LPTIM1 peripheral clock + * @arg @ref RCC_PERIPHCLK_LPTIM2 LPTIM2 peripheral clock + * @arg @ref RCC_PERIPHCLK_LPUART1 LPUART1 peripheral clock + * @arg @ref RCC_PERIPHCLK_RNG RNG peripheral clock + * @arg @ref RCC_PERIPHCLK_SAI1 SAI1 peripheral clock + * @arg @ref RCC_PERIPHCLK_USART1 USART1 peripheral clock + * @arg @ref RCC_PERIPHCLK_USB USB peripheral clock + * @arg @ref RCC_PERIPHCLK_RFWAKEUP RFWKP peripheral clock + * @arg @ref RCC_PERIPHCLK_SMPS SMPS peripheral clock + * @arg @ref RCC_PERIPHCLK_I2S I2S peripheral clock + * @retval Frequency in Hz + */ +uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk) +{ + uint32_t frequency = 0U; + +#if defined(RCC_SMPS_SUPPORT) + uint32_t smps_prescaler_index = ((LL_RCC_GetSMPSPrescaler()) >> RCC_SMPSCR_SMPSDIV_Pos); +#endif + + /* Check the parameters */ + assert_param(IS_RCC_PERIPHCLOCK(PeriphClk)); + + if (PeriphClk == RCC_PERIPHCLK_RTC) + { + uint32_t rtcClockSource = LL_RCC_GetRTCClockSource(); + + if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_LSE) /* LSE clock used as RTC clock source */ + { + if (LL_RCC_LSE_IsReady() == 1U) + { + frequency = LSE_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_LSI) /* LSI clock used as RTC clock source */ + { + const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady(); + const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady(); + if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U)) + { + frequency = LSI_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else if (rtcClockSource == LL_RCC_RTC_CLKSOURCE_HSE_DIV32) /* HSE clock used as RTC clock source */ + { + frequency = HSE_VALUE / 32U; + } + else /* No clock used as RTC clock source */ + { + /* Nothing to do as frequency already initialized to 0U */ + } + } +#if defined(SAI1) + else if (PeriphClk == RCC_PERIPHCLK_SAI1) + { + switch (LL_RCC_GetSAIClockSource(LL_RCC_SAI1_CLKSOURCE)) + { + case LL_RCC_SAI1_CLKSOURCE_HSI: /* HSI clock used as SAI1 clock source */ + if (LL_RCC_HSI_IsReady() == 1U) + { + frequency = HSI_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; + +#if defined(SAI1) + case LL_RCC_SAI1_CLKSOURCE_PLLSAI1: /* PLLSAI1 clock used as SAI1 clock source */ + if (LL_RCC_PLLSAI1_IsReady() == 1U) + { + frequency = RCC_PLLSAI1_GetFreqDomain_P(); + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; +#endif + + case LL_RCC_SAI1_CLKSOURCE_PLL: /* PLL clock used as SAI1 clock source */ + if (LL_RCC_PLL_IsReady() == 1U) + { + frequency = RCC_PLL_GetFreqDomain_P(); + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; + + default: /* External input clock used as SAI1 clock source */ + frequency = EXTERNAL_SAI1_CLOCK_VALUE; + break; + } + } +#endif + else if (PeriphClk == RCC_PERIPHCLK_RNG) + { + uint32_t rngClockSource = HAL_RCCEx_GetRngCLKSource(); + + if (rngClockSource == RCC_RNGCLKSOURCE_LSI) /* LSI clock used as RNG clock source */ + { + const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady(); + const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady(); + if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U)) + { + frequency = LSI_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else if (rngClockSource == RCC_RNGCLKSOURCE_LSE) /* LSE clock used as RNG clock source */ + { + if (LL_RCC_LSE_IsReady() == 1U) + { + frequency = LSE_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else if (rngClockSource == RCC_RNGCLKSOURCE_PLL) /* PLL clock divided by 3 used as RNG clock source */ + { + if (LL_RCC_PLL_IsReady() == 1U) + { + frequency = (RCC_PLL_GetFreqDomain_Q() / 3U); + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else if (rngClockSource == RCC_RNGCLKSOURCE_MSI) /* MSI clock divided by 3 used as RNG clock source */ + { + if (LL_RCC_MSI_IsReady() == 1U) + { + frequency = (__LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()) / 3U); + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else /* HSI48 clock divided by 3 used as RNG clock source */ + { + if (LL_RCC_HSI48_IsReady() == 1U) + { + frequency = HSI48_VALUE / 3U; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + } +#if defined(USB) + else if (PeriphClk == RCC_PERIPHCLK_USB) + { + switch (LL_RCC_GetUSBClockSource(LL_RCC_USB_CLKSOURCE)) + { +#if defined(SAI1) + case LL_RCC_USB_CLKSOURCE_PLLSAI1: /* PLLSAI1 clock used as USB clock source */ + if (LL_RCC_PLLSAI1_IsReady() == 1U) + { + frequency = RCC_PLLSAI1_GetFreqDomain_Q(); + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; +#endif + + case LL_RCC_USB_CLKSOURCE_PLL: /* PLL clock used as USB clock source */ + if (LL_RCC_PLL_IsReady() == 1U) + { + frequency = RCC_PLL_GetFreqDomain_Q(); + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; + + case LL_RCC_USB_CLKSOURCE_MSI: /* MSI clock used as USB clock source */ + if (LL_RCC_MSI_IsReady() == 1U) + { + frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; + + default: /* HSI48 clock used as USB clock source */ + if (LL_RCC_HSI48_IsReady() == 1U) + { + frequency = HSI48_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; + } + } +#endif + else if (PeriphClk == RCC_PERIPHCLK_USART1) + { + switch (LL_RCC_GetUSARTClockSource(LL_RCC_USART1_CLKSOURCE)) + { + case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */ + frequency = HAL_RCC_GetSysClockFreq(); + break; + + case LL_RCC_USART1_CLKSOURCE_HSI: /* USART1 Clock is HSI Osc. */ + if (LL_RCC_HSI_IsReady() == 1U) + { + frequency = HSI_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; + + case LL_RCC_USART1_CLKSOURCE_LSE: /* USART1 Clock is LSE Osc. */ + if (LL_RCC_LSE_IsReady() == 1U) + { + frequency = LSE_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; + + default: /* USART1 Clock is PCLK2 */ + frequency = __LL_RCC_CALC_PCLK2_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), \ + LL_RCC_GetAHBPrescaler()), LL_RCC_GetAPB2Prescaler()); + break; + } + } +#if defined(LPUART1) + else if (PeriphClk == RCC_PERIPHCLK_LPUART1) + { + switch (LL_RCC_GetLPUARTClockSource(LL_RCC_LPUART1_CLKSOURCE)) + { + case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */ + frequency = HAL_RCC_GetSysClockFreq(); + break; + + case LL_RCC_LPUART1_CLKSOURCE_HSI: /* LPUART1 Clock is HSI Osc. */ + if (LL_RCC_HSI_IsReady() == 1U) + { + frequency = HSI_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; + + case LL_RCC_LPUART1_CLKSOURCE_LSE: /* LPUART1 Clock is LSE Osc. */ + if (LL_RCC_LSE_IsReady() == 1U) + { + frequency = LSE_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; + + default: /* LPUART1 Clock is PCLK1 */ + frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), \ + LL_RCC_GetAHBPrescaler()), LL_RCC_GetAPB1Prescaler()); + break; + } + } +#endif + else if (PeriphClk == RCC_PERIPHCLK_ADC) + { + switch (LL_RCC_GetADCClockSource(LL_RCC_ADC_CLKSOURCE)) + { +#if defined(STM32WB55xx) || defined (STM32WB5Mxx) + case LL_RCC_ADC_CLKSOURCE_PLLSAI1: /* PLLSAI1 clock used as ADC clock source */ + if (LL_RCC_PLLSAI1_IsReady() == 1U) + { + frequency = RCC_PLLSAI1_GetFreqDomain_R(); + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; +#elif defined(STM32WB35xx) + case LL_RCC_ADC_CLKSOURCE_HSI: /* HSI clock used as ADC clock source */ + if (LL_RCC_HSI_IsReady() == 1U) + { + frequency = HSI_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; +#endif + case LL_RCC_ADC_CLKSOURCE_SYSCLK: /* SYSCLK clock used as ADC clock source */ + frequency = HAL_RCC_GetSysClockFreq(); + break; + + case LL_RCC_ADC_CLKSOURCE_PLL: /* PLL clock used as ADC clock source */ + if (LL_RCC_PLL_IsReady() == 1U) + { + frequency = RCC_PLL_GetFreqDomain_P(); + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; + + default: /* No clock used as ADC clock source */ + break; + } + } + else if (PeriphClk == RCC_PERIPHCLK_I2C1) + { + switch (LL_RCC_GetI2CClockSource(LL_RCC_I2C1_CLKSOURCE)) + { + case LL_RCC_I2C1_CLKSOURCE_SYSCLK: /* I2C1 Clock is System Clock */ + frequency = HAL_RCC_GetSysClockFreq(); + break; + + case LL_RCC_I2C1_CLKSOURCE_HSI: /* I2C1 Clock is HSI Osc. */ + if (LL_RCC_HSI_IsReady() == 1U) + { + frequency = HSI_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; + + default: /* I2C1 Clock is PCLK1 */ + frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), \ + LL_RCC_GetAHBPrescaler()), LL_RCC_GetAPB1Prescaler()); + break; + } + } +#if defined(I2C3) + else if (PeriphClk == RCC_PERIPHCLK_I2C3) + { + switch (LL_RCC_GetI2CClockSource(LL_RCC_I2C3_CLKSOURCE)) + { + case LL_RCC_I2C3_CLKSOURCE_SYSCLK: /* I2C3 Clock is System Clock */ + frequency = HAL_RCC_GetSysClockFreq(); + break; + + case LL_RCC_I2C3_CLKSOURCE_HSI: /* I2C3 Clock is HSI Osc. */ + if (LL_RCC_HSI_IsReady() == 1U) + { + frequency = HSI_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + break; + + default: /* I2C3 Clock is PCLK1 */ + frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), \ + LL_RCC_GetAHBPrescaler()), LL_RCC_GetAPB1Prescaler()); + break; + } + } +#endif + else if (PeriphClk == RCC_PERIPHCLK_LPTIM1) + { + uint32_t lptimClockSource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE); + + if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_LSI) /* LPTIM1 Clock is LSI Osc. */ + { + const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady(); + const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady(); + if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U)) + { + frequency = LSI_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_HSI) /* LPTIM1 Clock is HSI Osc. */ + { + if (LL_RCC_HSI_IsReady() == 1U) + { + frequency = HSI_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else if (lptimClockSource == LL_RCC_LPTIM1_CLKSOURCE_LSE) /* LPTIM1 Clock is LSE Osc. */ + { + if (LL_RCC_LSE_IsReady() == 1U) + { + frequency = LSE_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else /* LPTIM1 Clock is PCLK1 */ + { + frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler()), LL_RCC_GetAPB1Prescaler()); + } + } + else if (PeriphClk == RCC_PERIPHCLK_LPTIM2) + { + uint32_t lptimClockSource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE); + + if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_LSI) /* LPTIM2 Clock is LSI Osc. */ + { + const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady(); + const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady(); + if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U)) + { + frequency = LSI_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_HSI) /* LPTIM2 Clock is HSI Osc. */ + { + if (LL_RCC_HSI_IsReady() == 1U) + { + frequency = HSI_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else if (lptimClockSource == LL_RCC_LPTIM2_CLKSOURCE_LSE) /* LPTIM2 Clock is LSE Osc. */ + { + if (LL_RCC_LSE_IsReady() == 1U) + { + frequency = LSE_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else /* LPTIM2 Clock is PCLK1 */ + { + frequency = __LL_RCC_CALC_PCLK1_FREQ(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler()), LL_RCC_GetAPB1Prescaler()); + } + } + else if (PeriphClk == RCC_PERIPHCLK_RFWAKEUP) + { + uint32_t rfwkpClockSource = LL_RCC_GetRFWKPClockSource(); + + if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_LSE) /* LSE clock used as RF Wakeup clock source */ + { + if (LL_RCC_LSE_IsReady() == 1U) + { + frequency = LSE_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_LSI) /* LSI clock used as RF Wakeup clock source */ + { + const uint32_t temp_lsi1ready = LL_RCC_LSI1_IsReady(); + const uint32_t temp_lsi2ready = LL_RCC_LSI2_IsReady(); + if ((temp_lsi1ready == 1U) || (temp_lsi2ready == 1U)) + { + frequency = LSI_VALUE; + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else if (rfwkpClockSource == LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024) /* HSE clock used as RF Wakeup clock source */ + { + frequency = HSE_VALUE / 1024U; + } + else /* No clock used as RF Wakeup clock source */ + { + /* Nothing to do as frequency already initialized to 0U */ + } + } +#if defined(RCC_SMPS_SUPPORT) + else if (PeriphClk == RCC_PERIPHCLK_SMPS) + { + uint32_t smpsClockSource = LL_RCC_GetSMPSClockSource(); + + if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSI) /* SMPS Clock source is HSI Osc. */ + { + if (LL_RCC_HSI_IsReady() == 1U) + { + frequency = HSI_VALUE / SmpsPrescalerTable[smps_prescaler_index][0]; + frequency = frequency >> 1U; /* Systematic Div by 2 */ + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSE) /* SMPS Clock source is HSE Osc. */ + { + if (LL_RCC_HSE_IsReady() == 1U) + { + frequency = HSE_VALUE / SmpsPrescalerTable[smps_prescaler_index][5]; + frequency = frequency >> 1U; /* Systematic Div by 2 */ + } + else + { + /* Nothing to do as frequency already initialized to 0U */ + } + } + else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_MSI) /* SMPS Clock source is MSI Osc. */ + { + switch (LL_RCC_MSI_GetRange()) + { + case LL_RCC_MSIRANGE_8: + frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_8) / SmpsPrescalerTable[smps_prescaler_index][4]; + break; + case LL_RCC_MSIRANGE_9: + frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_9) / SmpsPrescalerTable[smps_prescaler_index][3]; + break; + case LL_RCC_MSIRANGE_10: + frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_10) / SmpsPrescalerTable[smps_prescaler_index][2]; + break; + case LL_RCC_MSIRANGE_11: + frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_11) / SmpsPrescalerTable[smps_prescaler_index][1]; + break; + default: + break; + } + frequency = frequency >> 1U; /* Systematic Div by 2 */ + } + else /* SMPS has no Clock */ + { + /* Nothing to do as frequency already initialized to 0U */ + } + } +#endif +#if defined(SPI_I2S_SUPPORT) + if (PeriphClk == RCC_PERIPHCLK_I2S) + { + switch (LL_RCC_GetI2SClockSource(LL_RCC_I2S_CLKSOURCE)) + { + case LL_RCC_I2S_CLKSOURCE_PIN: /* I2S Clock is External clock */ + frequency = EXTERNAL_CLOCK_VALUE; + break; + + case LL_RCC_I2S_CLKSOURCE_HSI: /* I2S Clock is HSI Osc. */ + if (LL_RCC_HSI_IsReady() == 1U) + { + frequency = HSI_VALUE; + } + break; + + case LL_RCC_I2S_CLKSOURCE_PLL: /* I2S Clock is PLL */ + frequency = RCC_PLL_GetFreqDomain_P(); + break; + + case LL_RCC_I2S_CLKSOURCE_NONE: /* No clock used as I2S clock source */ + default: + break; + } + } +#endif + return (frequency); +} + +/** + * @brief Return the RNG clock source + * @retval The RNG clock source can be one of the following values: + * @arg @ref RCC_RNGCLKSOURCE_HSI48 HSI48 clock divided by 3 selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_PLL PLL "Q" clock divided by 3 selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_MSI MSI clock divided by 3 selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_LSI LSI clock selected as RNG clock + * @arg @ref RCC_RNGCLKSOURCE_LSE LSE clock selected as RNG clock + */ +uint32_t HAL_RCCEx_GetRngCLKSource(void) +{ + uint32_t rng_clock_source = LL_RCC_GetRNGClockSource(LL_RCC_RNG_CLKSOURCE); + uint32_t clk48_clock_source; + + /* RNG clock source originates from 48 MHz RC oscillator */ + if (rng_clock_source == RCC_RNGCLKSOURCE_CLK48) + { + clk48_clock_source = LL_RCC_GetCLK48ClockSource(LL_RCC_CLK48_CLKSOURCE); + rng_clock_source = (CLK48_MASK | clk48_clock_source); + } + + return rng_clock_source; +} + +/** + * @} + */ + +/** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions + * @brief Extended Clock management functions + * +@verbatim + =============================================================================== + ##### Extended clock management functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the + activation or deactivation of MSI PLL-mode, PLLSAI1, PLLSAI12, LSE CSS, + Low speed clock output and clock after wake-up from STOP mode. +@endverbatim + * @{ + */ + +#if defined(SAI1) +/** + * @brief Enable PLLSAI1. + * @param PLLSAI1Init pointer to an RCC_PLLSAI1InitTypeDef structure that + * contains the configuration information for the PLLSAI1 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI1(RCC_PLLSAI1InitTypeDef *PLLSAI1Init) +{ + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + + /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */ + assert_param(IS_RCC_PLLN_VALUE(PLLSAI1Init->PLLN)); + assert_param(IS_RCC_PLLP_VALUE(PLLSAI1Init->PLLP)); + assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1Init->PLLQ)); + assert_param(IS_RCC_PLLR_VALUE(PLLSAI1Init->PLLR)); + assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1Init->PLLSAI1ClockOut)); + + /* Disable the PLLSAI1 */ + __HAL_RCC_PLLSAI1_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI1 is ready to be updated */ + while (LL_RCC_PLLSAI1_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + if (status == HAL_OK) + { + /* Configure the PLLSAI1 Multiplication factor N */ + /* Configure the PLLSAI1 Division factors P, Q and R */ + __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLN, PLLSAI1Init->PLLP, PLLSAI1Init->PLLQ, PLLSAI1Init->PLLR); + /* Configure the PLLSAI1 Clock output(s) */ + __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1Init->PLLSAI1ClockOut); + + /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/ + __HAL_RCC_PLLSAI1_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI1 is ready */ + while (LL_RCC_PLLSAI1_IsReady() != 1U) + { + if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + } + + return status; +} + +/** + * @brief Disable PLLSAI1. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI1(void) +{ + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + + /* Disable the PLLSAI1 */ + __HAL_RCC_PLLSAI1_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI1 is ready */ + while (LL_RCC_PLLSAI1_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + /* Disable the PLLSAI1 Clock outputs */ + __HAL_RCC_PLLSAI1CLKOUT_DISABLE(RCC_PLLSAI1_SAI1CLK | RCC_PLLSAI1_USBCLK | RCC_PLLSAI1_ADCCLK); + + return status; +} +#endif + +/***********************************************************************************************/ + +/** + * @brief Configure the oscillator clock source for wakeup from Stop and CSS backup clock. + * @param WakeUpClk Wakeup clock + * This parameter can be one of the following values: + * @arg @ref RCC_STOP_WAKEUPCLOCK_MSI MSI oscillator selection + * @arg @ref RCC_STOP_WAKEUPCLOCK_HSI HSI oscillator selection + * @note This function shall not be called after the Clock Security System on HSE has been + * enabled. + * @retval None + */ +void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk) +{ + assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk)); + + __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk); +} + +/** + * @brief Enable the LSE Clock Security System. + * @note Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled + * with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC + * clock with HAL_RCCEx_PeriphCLKConfig(). + * @retval None + */ +void HAL_RCCEx_EnableLSECSS(void) +{ + LL_RCC_LSE_EnableCSS(); +} + +/** + * @brief Disable the LSE Clock Security System. + * @note LSE Clock Security System can only be disabled after a LSE failure detection. + * @retval None + */ +void HAL_RCCEx_DisableLSECSS(void) +{ + LL_RCC_LSE_DisableCSS(); + + /* Disable LSE CSS IT if any */ + __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS); +} + +/** + * @brief Enable the LSE Clock Security System Interrupt & corresponding EXTI line. + * @note LSE Clock Security System Interrupt is mapped on RTC EXTI line 18 + * @retval None + */ +void HAL_RCCEx_EnableLSECSS_IT(void) +{ + /* Enable LSE CSS */ + LL_RCC_LSE_EnableCSS(); + + /* Enable LSE CSS IT */ + __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS); + + /* Enable IT on EXTI Line 18 */ + __HAL_RCC_LSECSS_EXTI_ENABLE_IT(); + __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE(); + + +} + +/** + * @brief Handle the RCC LSE Clock Security System interrupt request. + * @retval None + */ +void HAL_RCCEx_LSECSS_IRQHandler(void) +{ + /* Check RCC LSE CSSF flag */ + if (__HAL_RCC_GET_IT(RCC_IT_LSECSS)) + { + /* RCC LSE Clock Security System interrupt user callback */ + HAL_RCCEx_LSECSS_Callback(); + + /* Clear RCC LSE CSS pending bit */ + __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS); + } +} + +/** + * @brief RCCEx LSE Clock Security System interrupt callback. + * @retval none + */ +__weak void HAL_RCCEx_LSECSS_Callback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file + */ +} + +/** + * @brief Select the clock source to output on LSCO1 pin(PA2) or LSC02 pin (PH3) or LSCO3 pin (PC12). + * @note PA2, PH3 or PC12 should be configured in alternate function mode. + * @param RCC_LSCOx specifies the output direction for the clock source. + * @arg @ref RCC_LSCO1 Clock source to output on LSCO1 pin(PA2) + * @arg @ref RCC_LSCO2 Clock source to output on LSCO2 pin(PH3) + * @arg @ref RCC_LSCO3 Clock source to output on LSCO3 pin(PC12) + * @param RCC_LSCOSource specifies the clock source to output. + * This parameter can be one of the following values: + * @arg @ref RCC_LSCOSOURCE_LSI LSI clock selected as LSCO source + * @arg @ref RCC_LSCOSOURCE_LSE LSE clock selected as LSCO source + * @retval None + * @note LSCO should be disable with @ref HAL_RCCEx_DisableLSCO + */ +void HAL_RCCEx_LSCOConfig(uint32_t RCC_LSCOx, uint32_t RCC_LSCOSource) +{ + GPIO_InitTypeDef GPIO_InitStruct; + FlagStatus backupchanged; + + /* Check the parameters */ + assert_param(IS_RCC_LSCO(RCC_LSCOx)); + assert_param(IS_RCC_LSCOSOURCE(RCC_LSCOSource)); + + /* Common GPIO init parameters */ + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Pull = GPIO_NOPULL; + + /* RCC_LSCO1 */ + if (RCC_LSCOx == RCC_LSCO1) + { + /* LSCO1 Clock Enable */ + __LSCO1_CLK_ENABLE(); + /* Configue the LSCO1 pin in alternate function mode */ + GPIO_InitStruct.Pin = LSCO1_PIN; + GPIO_InitStruct.Alternate = GPIO_AF0_LSCO; + HAL_GPIO_Init(LSCO1_GPIO_PORT, &GPIO_InitStruct); + + } + else if (RCC_LSCOx == RCC_LSCO2) + { + /* LSCO2 Clock Enable */ + __LSCO2_CLK_ENABLE(); + /* Configue the LSCO2 pin in alternate function mode */ + GPIO_InitStruct.Pin = LSCO2_PIN; + GPIO_InitStruct.Alternate = GPIO_AF0_LSCO; + HAL_GPIO_Init(LSCO2_GPIO_PORT, &GPIO_InitStruct); + + } +#if defined(RCC_LSCO3_SUPPORT) + else if (RCC_LSCOx == RCC_LSCO3) + { + /* LSCO3 Clock Enable */ + __LSCO3_CLK_ENABLE(); + /* Configue the LSCO3 pin in alternate function mode */ + GPIO_InitStruct.Pin = LSCO3_PIN; + GPIO_InitStruct.Alternate = GPIO_AF6_LSCO; + HAL_GPIO_Init(LSCO3_GPIO_PORT, &GPIO_InitStruct); + } +#endif + else + { + ; + } + + /* Update LSCOSEL clock source in Backup Domain control register */ + if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) + { + HAL_PWR_EnableBkUpAccess(); + backupchanged = SET; + } + else + { + backupchanged = RESET; + } + + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, RCC_LSCOSource | RCC_BDCR_LSCOEN); + + if (backupchanged == SET) + { + HAL_PWR_DisableBkUpAccess(); + } + +} + + + +/** + * @brief Select the Low Speed clock source to output on LSCO pin (PA2). + * @param LSCOSource specifies the Low Speed clock source to output. + * This parameter can be one of the following values: + * @arg @ref RCC_LSCOSOURCE_LSI LSI clock selected as LSCO source + * @arg @ref RCC_LSCOSOURCE_LSE LSE clock selected as LSCO source + * @retval None + */ +void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource) +{ + GPIO_InitTypeDef GPIO_InitStruct; + FlagStatus backupchanged; + + /* Check the parameters */ + assert_param(IS_RCC_LSCOSOURCE(LSCOSource)); + + /* LSCO Pin Clock Enable */ + __LSCO1_CLK_ENABLE(); + + /* Configure the LSCO pin in analog mode */ + GPIO_InitStruct.Pin = LSCO1_PIN; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Alternate = GPIO_AF0_LSCO; + HAL_GPIO_Init(LSCO1_GPIO_PORT, &GPIO_InitStruct); + + /* Update LSCOSEL clock source in Backup Domain control register */ + if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) + { + HAL_PWR_EnableBkUpAccess(); + backupchanged = SET; + } + else + { + backupchanged = RESET; + } + + MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN); + + if (backupchanged == SET) + { + HAL_PWR_DisableBkUpAccess(); + } +} + +/** + * @brief Disable the Low Speed clock output. + * @retval None + */ +void HAL_RCCEx_DisableLSCO(void) +{ + FlagStatus backupchanged; + + if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP)) + { + /* Enable access to the backup domain */ + HAL_PWR_EnableBkUpAccess(); + backupchanged = SET; + } + else + { + backupchanged = RESET; + } + + LL_RCC_LSCO_Disable(); + + /* Restore previous configuration */ + if (backupchanged == SET) + { + /* Disable access to the backup domain */ + HAL_PWR_DisableBkUpAccess(); + } +} + +/** + * @brief Enable the PLL-mode of the MSI. + * @note Prior to enable the PLL-mode of the MSI for automatic hardware + * calibration LSE oscillator is to be enabled with @ref HAL_RCC_OscConfig(). + * @retval None + */ +void HAL_RCCEx_EnableMSIPLLMode(void) +{ + LL_RCC_MSI_EnablePLLMode() ; +} + +/** + * @brief Disable the PLL-mode of the MSI. + * @note PLL-mode of the MSI is automatically reset when LSE oscillator is disabled. + * @retval None + */ +void HAL_RCCEx_DisableMSIPLLMode(void) +{ + LL_RCC_MSI_DisablePLLMode() ; +} + +/** + * @brief Set trimming value + * @param OscillatorType Specifies the oscillator to be trimmed + * This parameter can be one of the following values: + * @arg @ref RCC_OSCILLATORTYPE_LSI2 LSI2 oscillator selected. + * When disabling and re-enabling the LSI2 there is no need for re-trimming + * Trimming is only needed once after a NRST reset. + * Trimming values comes from factory trimmed flash location (0x1FFF7548). + * @note The LSI2 oscillator must be disabled before calling this trimming function through @ref HAL_RCC_OscConfig + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RCCEx_TrimOsc(uint32_t OscillatorType) +{ +#define FTLSI2TRIM (0xFUL) + HAL_StatusTypeDef status = HAL_OK; + + assert_param(IS_RCC_TRIMOSC(OscillatorType)); + + if (OscillatorType == RCC_OSCILLATORTYPE_LSI2) + { + if (LL_RCC_LSI2_IsReady() == 1U) + { + status = HAL_ERROR; + } + else + { + /* Copy the LSI2 trimming information from the factory trimmed Flash location */ + uint32_t factoryTrimming = ((*(uint32_t *)(0x1FFF7548)) & FTLSI2TRIM); + LL_RCC_LSI2_SetTrimming(factoryTrimming); + } + } + else + { + status = HAL_ERROR; + } + return status; +} + + +/** + * @} + */ + +#if defined(CRS) +/** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions + * @brief Extended Clock Recovery System Control functions + * +@verbatim + =============================================================================== + ##### Extended Clock Recovery System Control functions ##### + =============================================================================== + [..] + For devices with Clock Recovery System feature (CRS), RCC Extention HAL driver can be used as follows: + + (#) In System clock config, HSI48 needs to be enabled + + (#) Enable CRS clock in IP MSP init which will use CRS functions + + (#) Call CRS functions as follows: + (##) Prepare synchronization configuration necessary for HSI48 calibration + (+++) Default values can be set for frequency Error Measurement (reload and error limit) + and also HSI48 oscillator smooth trimming. + (+++) Macro @ref __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate + directly reload value with target and sychronization frequencies values + (##) Call function @ref HAL_RCCEx_CRSConfig which + (+++) Resets CRS registers to their default values. + (+++) Configures CRS registers with synchronization configuration + (+++) Enables automatic calibration and frequency error counter feature + Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the + periodic USB SOF will not be generated by the host. No SYNC signal will therefore be + provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock + precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs + should be used as SYNC signal. + + (##) A polling function is provided to wait for complete synchronization + (+++) Call function @ref HAL_RCCEx_CRSWaitSynchronization() + (+++) According to CRS status, user can decide to adjust again the calibration or continue + application if synchronization is OK + + (#) User can retrieve information related to synchronization in calling function + @ref HAL_RCCEx_CRSGetSynchronizationInfo() + + (#) Regarding synchronization status and synchronization information, user can try a new calibration + in changing synchronization configuration and call again HAL_RCCEx_CRSConfig. + Note: When the SYNC event is detected during the downcounting phase (before reaching the zero value), + it means that the actual frequency is lower than the target (and so, that the TRIM value should be + incremented), while when it is detected during the upcounting phase it means that the actual frequency + is higher (and that the TRIM value should be decremented). + + (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interrupts will go + through CRS Handler (CRS_IRQn/CRS_IRQHandler) + (++) Call function @ref HAL_RCCEx_CRSConfig() + (++) Enable CRS_IRQn (thanks to NVIC functions) + (++) Enable CRS interrupt (@ref __HAL_RCC_CRS_ENABLE_IT) + (++) Implement CRS status management in the following user callbacks called from + HAL_RCCEx_CRS_IRQHandler(): + (+++) @ref HAL_RCCEx_CRS_SyncOkCallback() + (+++) @ref HAL_RCCEx_CRS_SyncWarnCallback() + (+++) @ref HAL_RCCEx_CRS_ExpectedSyncCallback() + (+++) @ref HAL_RCCEx_CRS_ErrorCallback() + + (#) To force a SYNC EVENT, user can use the function @ref HAL_RCCEx_CRSSoftwareSynchronizationGenerate(). + This function can be called before calling @ref HAL_RCCEx_CRSConfig (for instance in Systick handler) + +@endverbatim + * @{ + */ + +/** + * @brief Start automatic synchronization for polling mode + * @param pInit Pointer on RCC_CRSInitTypeDef structure + * @retval None + */ +void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit) +{ + uint32_t value; + + /* Check the parameters */ + assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler)); + assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source)); + assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity)); + assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue)); + assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue)); + assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue)); + + /* CONFIGURATION */ + + /* Before configuration, reset CRS registers to their default values*/ + __HAL_RCC_CRS_FORCE_RESET(); + __HAL_RCC_CRS_RELEASE_RESET(); + + /* Set the SYNCDIV[2:0] bits according to Prescaler value */ + /* Set the SYNCSRC[1:0] bits according to Source value */ + /* Set the SYNCSPOL bit according to Polarity value */ + value = (pInit->Prescaler | pInit->Source | pInit->Polarity); + /* Set the RELOAD[15:0] bits according to ReloadValue value */ + value |= pInit->ReloadValue; + /* Set the FELIM[7:0] bits according to ErrorLimitValue value */ + value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos); + WRITE_REG(CRS->CFGR, value); + + /* Adjust HSI48 oscillator smooth trimming */ + /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */ + MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos)); + + /* START AUTOMATIC SYNCHRONIZATION*/ + + /* Enable Automatic trimming & Frequency error counter */ + SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN); +} + +/** + * @brief Generate the software synchronization event + * @retval None + */ +void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void) +{ + LL_CRS_GenerateEvent_SWSYNC(); +} + +/** + * @brief Return synchronization info + * @param pSynchroInfo Pointer on @ref RCC_CRSSynchroInfoTypeDef structure + * @retval None + */ +void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo) +{ + /* Check the parameter */ + assert_param(pSynchroInfo != (void *)NULL); + + /* Get the reload value */ + pSynchroInfo->ReloadValue = LL_CRS_GetReloadCounter(); + + /* Get HSI48 oscillator smooth trimming */ + pSynchroInfo->HSI48CalibrationValue = LL_CRS_GetHSI48SmoothTrimming(); + + /* Get Frequency error capture */ + pSynchroInfo->FreqErrorCapture = LL_CRS_GetFreqErrorCapture(); + + /* Get Frequency error direction */ + pSynchroInfo->FreqErrorDirection = LL_CRS_GetFreqErrorDirection(); +} + +/** +* @brief Wait for CRS Synchronization status. +* @param Timeout Duration of the timeout +* @note Timeout is based on the maximum time to receive a SYNC event based on synchronization +* frequency. +* @note If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned. +* @retval Combination of Synchronization status +* This parameter can be a combination of the following values: +* @arg @ref RCC_CRS_TIMEOUT +* @arg @ref RCC_CRS_SYNCOK +* @arg @ref RCC_CRS_SYNCWARN +* @arg @ref RCC_CRS_SYNCERR +* @arg @ref RCC_CRS_SYNCMISS +* @arg @ref RCC_CRS_TRIMOVF +*/ +uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout) +{ + uint32_t crsstatus = RCC_CRS_NONE; + uint32_t tickstart; + + /* Get timeout */ + tickstart = HAL_GetTick(); + + /* Wait for CRS flag or timeout detection */ + do + { + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) + { + crsstatus = RCC_CRS_TIMEOUT; + } + } + /* Check CRS SYNCOK flag */ + if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK)) + { + /* CRS SYNC event OK */ + crsstatus |= RCC_CRS_SYNCOK; + + /* Clear CRS SYNC event OK bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK); + } + + /* Check CRS SYNCWARN flag */ + if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN)) + { + /* CRS SYNC warning */ + crsstatus |= RCC_CRS_SYNCWARN; + + /* Clear CRS SYNCWARN bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN); + } + + /* Check CRS TRIM overflow flag */ + if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF)) + { + /* CRS SYNC Error */ + crsstatus |= RCC_CRS_TRIMOVF; + + /* Clear CRS Error bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF); + } + + /* Check CRS Error flag */ + if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR)) + { + /* CRS SYNC Error */ + crsstatus |= RCC_CRS_SYNCERR; + + /* Clear CRS Error bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR); + } + + /* Check CRS SYNC Missed flag */ + if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS)) + { + /* CRS SYNC Missed */ + crsstatus |= RCC_CRS_SYNCMISS; + + /* Clear CRS SYNC Missed bit */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS); + } + + /* Check CRS Expected SYNC flag */ + if (__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC)) + { + /* frequency error counter reached a zero value */ + __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC); + } + } + while (RCC_CRS_NONE == crsstatus); + + return crsstatus; +} + +/** + * @brief Handle the Clock Recovery System interrupt request. + * @retval None + */ +void HAL_RCCEx_CRS_IRQHandler(void) +{ + uint32_t crserror = RCC_CRS_NONE; + /* Get current IT flags and IT sources values */ + uint32_t itflags = READ_REG(CRS->ISR); + uint32_t itsources = READ_REG(CRS->CR); + + /* Check CRS SYNCOK flag */ + if (((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U)) + { + /* Clear CRS SYNC event OK flag */ + LL_CRS_ClearFlag_SYNCOK(); + + /* user callback */ + HAL_RCCEx_CRS_SyncOkCallback(); + } + /* Check CRS SYNCWARN flag */ + else if (((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U)) + { + /* Clear CRS SYNCWARN flag */ + LL_CRS_ClearFlag_SYNCWARN(); + + /* user callback */ + HAL_RCCEx_CRS_SyncWarnCallback(); + } + /* Check CRS Expected SYNC flag */ + else if (((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U)) + { + /* frequency error counter reached a zero value */ + LL_CRS_ClearFlag_ESYNC(); + + /* user callback */ + HAL_RCCEx_CRS_ExpectedSyncCallback(); + } + /* Check CRS Error flags */ + else + { + if (((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U)) + { + if ((itflags & RCC_CRS_FLAG_SYNCERR) != 0U) + { + crserror |= RCC_CRS_SYNCERR; + } + if ((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U) + { + crserror |= RCC_CRS_SYNCMISS; + } + if ((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U) + { + crserror |= RCC_CRS_TRIMOVF; + } + + /* Clear CRS Error flags */ + LL_CRS_ClearFlag_ERR(); + + /* user error callback */ + HAL_RCCEx_CRS_ErrorCallback(crserror); + } + } +} + +/** + * @brief RCCEx Clock Recovery System SYNCOK interrupt callback. + * @retval none + */ +__weak void HAL_RCCEx_CRS_SyncOkCallback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file + */ +} + +/** + * @brief RCCEx Clock Recovery System SYNCWARN interrupt callback. + * @retval none + */ +__weak void HAL_RCCEx_CRS_SyncWarnCallback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file + */ +} + +/** + * @brief RCCEx Clock Recovery System Expected SYNC interrupt callback. + * @retval none + */ +__weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void) +{ + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file + */ +} + +/** + * @brief RCCEx Clock Recovery System Error interrupt callback. + * @param Error Combination of Error status. + * This parameter can be a combination of the following values: + * @arg @ref RCC_CRS_SYNCERR + * @arg @ref RCC_CRS_SYNCMISS + * @arg @ref RCC_CRS_TRIMOVF + * @retval none + */ +__weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(Error); + + /* NOTE : This function should not be modified, when the callback is needed, + the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file + */ +} + +/** + * @} + */ +#endif + +/** + * @} + */ + +/** @addtogroup RCCEx_Private_Functions + * @{ + */ + +#if defined(SAI1) +/** + * @brief Configure the parameters N & P of PLLSAI1 and enable PLLSAI1 output clock(s). + * @param PLLSAI1 pointer to an RCC_PLLSAI1InitTypeDef structure that + * contains the configuration parameters N & P as well as PLLSAI1 output clock(s) + * + * @note PLLSAI1 is temporary disable to apply new parameters + * + * @retval HAL status + */ +static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1) +{ + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + + /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */ + assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN)); + assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP)); + assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut)); + + /* Disable the PLLSAI1 */ + __HAL_RCC_PLLSAI1_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI1 is ready to be updated */ + while (LL_RCC_PLLSAI1_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + if (status == HAL_OK) + { + /* Configure the PLLSAI1 Multiplication factor N */ + __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN); + + /* Configure the PLLSAI1 Division factor P */ + __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP); + + /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/ + __HAL_RCC_PLLSAI1_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI1 is ready */ + while (LL_RCC_PLLSAI1_IsReady() != 1U) + { + if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + if (status == HAL_OK) + { + /* Configure the PLLSAI1 Clock output(s) */ + __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut); + } + } + + return status; +} + +/** + * @brief Configure the parameters N & Q of PLLSAI1 and enable PLLSAI1 output clock(s). + * @param PLLSAI1 pointer to an RCC_PLLSAI1InitTypeDef structure that + * contains the configuration parameters N & Q as well as PLLSAI1 output clock(s) + * + * @note PLLSAI1 is temporary disable to apply new parameters + * + * @retval HAL status + */ +static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1) +{ + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + + /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */ + assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN)); + assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ)); + assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut)); + + /* Disable the PLLSAI1 */ + __HAL_RCC_PLLSAI1_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI1 is ready to be updated */ + while (LL_RCC_PLLSAI1_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + if (status == HAL_OK) + { + /* Configure the PLLSAI1 Multiplication factor N */ + __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN); + /* Configure the PLLSAI1 Division factor Q */ + __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ); + + /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/ + __HAL_RCC_PLLSAI1_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI1 is ready */ + while (LL_RCC_PLLSAI1_IsReady() != 1U) + { + if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + if (status == HAL_OK) + { + /* Configure the PLLSAI1 Clock output(s) */ + __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut); + } + } + + return status; +} + +/** + * @brief Configure the parameters N & R of PLLSAI1 and enable PLLSAI1 output clock(s). + * @param PLLSAI1 pointer to an RCC_PLLSAI1InitTypeDef structure that + * contains the configuration parameters N & R as well as PLLSAI1 output clock(s) + * + * @note PLLSAI1 is temporary disable to apply new parameters + * + * @retval HAL status + */ +static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1) +{ + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + + /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */ + assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN)); + assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR)); + assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut)); + + /* Disable the PLLSAI1 */ + __HAL_RCC_PLLSAI1_DISABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI1 is ready to be updated */ + while (LL_RCC_PLLSAI1_IsReady() != 0U) + { + if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + if (status == HAL_OK) + { + /* Configure the PLLSAI1 Multiplication factor N */ + __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN); + /* Configure the PLLSAI1 Division factor R */ + __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR); + + /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/ + __HAL_RCC_PLLSAI1_ENABLE(); + + /* Get Start Tick*/ + tickstart = HAL_GetTick(); + + /* Wait till PLLSAI1 is ready */ + while (LL_RCC_PLLSAI1_IsReady() != 1U) + { + if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE) + { + status = HAL_TIMEOUT; + break; + } + } + + if (status == HAL_OK) + { + /* Configure the PLLSAI1 Clock output(s) */ + __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut); + } + } + + return status; +} +#endif + +/** + * @brief Return PLL clock (PLLPCLK) frequency used for SAI domain + * @retval PLLPCLK clock frequency (in Hz) + */ +static uint32_t RCC_PLL_GetFreqDomain_P(void) +{ + uint32_t pllinputfreq, pllsource; + + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value / PLLM) * PLLN + SAI Domain clock = PLL_VCO / PLLP + */ + pllsource = LL_RCC_PLL_GetMainSource(); + + switch (pllsource) + { + case LL_RCC_PLLSOURCE_MSI: /* MSI used as PLL clock source */ + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + + case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + pllinputfreq = HSI_VALUE; + break; + + case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + pllinputfreq = HSE_VALUE / 2U; + } + else + { + pllinputfreq = HSE_VALUE; + } + break; + + default: + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + } + return __LL_RCC_CALC_PLLCLK_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), + LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP()); +} + + +/** + * @brief Return PLL clock (PLLQCLK) frequency used for 48 MHz domain + * @retval PLLQCLK clock frequency (in Hz) + */ +static uint32_t RCC_PLL_GetFreqDomain_Q(void) +{ + uint32_t pllinputfreq, pllsource; + + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLN + 48M Domain clock = PLL_VCO / PLLQ + */ + pllsource = LL_RCC_PLL_GetMainSource(); + + switch (pllsource) + { + case LL_RCC_PLLSOURCE_MSI: /* MSI used as PLL clock source */ + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + + case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + pllinputfreq = HSI_VALUE; + break; + + case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + pllinputfreq = HSE_VALUE / 2U; + } + else + { + pllinputfreq = HSE_VALUE; + } + + break; + + default: + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + } + return __LL_RCC_CALC_PLLCLK_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), + LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ()); +} + +#if defined(SAI1) +/** + * @brief Return PLLSAI1 clock (PLLSAI1RCLK) frequency used for ADC domain + * @retval PLLSAI1RCLK clock frequency (in Hz) + */ +static uint32_t RCC_PLLSAI1_GetFreqDomain_R(void) +{ + uint32_t pllinputfreq, pllsource; + + /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */ + /* 48M Domain clock = PLLSAI1_VCO / PLLSAI1R */ + pllsource = LL_RCC_PLL_GetMainSource(); + + switch (pllsource) + { + case LL_RCC_PLLSOURCE_MSI: /* MSI used as PLLSAI1 clock source */ + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + + case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLLSAI1 clock source */ + pllinputfreq = HSI_VALUE; + break; + + case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLLSAI1 clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + pllinputfreq = HSE_VALUE / 2U; + } + else + { + pllinputfreq = HSE_VALUE; + } + break; + + default: + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + } + return __LL_RCC_CALC_PLLSAI1_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), + LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetR()); +} + +/** + * @brief Return PLLSAI1 clock (PLLSAI1PCLK) frequency used for SAI domain + * @retval PLLSAI1PCLK clock frequency (in Hz) + */ +static uint32_t RCC_PLLSAI1_GetFreqDomain_P(void) +{ + uint32_t pllinputfreq, pllsource; + + /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */ + /* SAI Domain clock = PLLSAI1_VCO / PLLSAI1P */ + pllsource = LL_RCC_PLL_GetMainSource(); + + switch (pllsource) + { + case LL_RCC_PLLSOURCE_MSI: /* MSI used as PLLSAI1 clock source */ + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + + case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLLSAI1 clock source */ + pllinputfreq = HSI_VALUE; + break; + + case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLLSAI1 clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + pllinputfreq = HSE_VALUE / 2U; + } + else + { + pllinputfreq = HSE_VALUE; + } + break; + + default: + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + } + return __LL_RCC_CALC_PLLSAI1_SAI_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), + LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetP()); +} + +/** + * @brief Return PLLSAI1 clock (PLLSAI1QCLK) frequency used for 48Mhz domain + * @retval PLLSAI1QCLK clock frequency (in Hz) + */ +static uint32_t RCC_PLLSAI1_GetFreqDomain_Q(void) +{ + uint32_t pllinputfreq, pllsource; + + /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */ + /* 48M Domain clock = PLLSAI1_VCO / PLLSAI1Q */ + pllsource = LL_RCC_PLL_GetMainSource(); + + switch (pllsource) + { + case LL_RCC_PLLSOURCE_MSI: /* MSI used as PLLSAI1 clock source */ + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + + case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLLSAI1 clock source */ + pllinputfreq = HSI_VALUE; + break; + + case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLLSAI1 clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + pllinputfreq = HSE_VALUE / 2U; + } + else + { + pllinputfreq = HSE_VALUE; + } + break; + + default: + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + } + return __LL_RCC_CALC_PLLSAI1_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), + LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetQ()); +} +#endif +/** + * @} + */ + +#endif /* HAL_RCC_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rng.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rng.c new file mode 100644 index 0000000..6bc79ac --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rng.c @@ -0,0 +1,833 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_rng.c + * @author MCD Application Team + * @brief RNG HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Random Number Generator (RNG) peripheral: + * + Initialization and configuration functions + * + Peripheral Control functions + * + Peripheral State functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The RNG HAL driver can be used as follows: + + (#) Enable the RNG controller clock using __HAL_RCC_RNG_CLK_ENABLE() macro + in HAL_RNG_MspInit(). + (#) Activate the RNG peripheral using HAL_RNG_Init() function. + (#) Wait until the 32 bit Random Number Generator contains a valid + random data using (polling/interrupt) mode. + (#) Get the 32 bit random number using HAL_RNG_GenerateRandomNumber() function. + + ##### Callback registration ##### + ================================== + + [..] + The compilation define USE_HAL_RNG_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + + [..] + Use Function @ref HAL_RNG_RegisterCallback() to register a user callback. + Function @ref HAL_RNG_RegisterCallback() allows to register following callbacks: + (+) ErrorCallback : RNG Error Callback. + (+) MspInitCallback : RNG MspInit. + (+) MspDeInitCallback : RNG MspDeInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + [..] + Use function @ref HAL_RNG_UnRegisterCallback() to reset a callback to the default + weak (surcharged) function. + @ref HAL_RNG_UnRegisterCallback() takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) ErrorCallback : RNG Error Callback. + (+) MspInitCallback : RNG MspInit. + (+) MspDeInitCallback : RNG MspDeInit. + + [..] + For specific callback ReadyDataCallback, use dedicated register callbacks: + respectively @ref HAL_RNG_RegisterReadyDataCallback() , @ref HAL_RNG_UnRegisterReadyDataCallback(). + + [..] + By default, after the @ref HAL_RNG_Init() and when the state is HAL_RNG_STATE_RESET + all callbacks are set to the corresponding weak (surcharged) functions: + example @ref HAL_RNG_ErrorCallback(). + Exception done for MspInit and MspDeInit functions that are respectively + reset to the legacy weak (surcharged) functions in the @ref HAL_RNG_Init() + and @ref HAL_RNG_DeInit() only when these callbacks are null (not registered beforehand). + If not, MspInit or MspDeInit are not null, the @ref HAL_RNG_Init() and @ref HAL_RNG_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand). + + [..] + Callbacks can be registered/unregistered in HAL_RNG_STATE_READY state only. + Exception done MspInit/MspDeInit that can be registered/unregistered + in HAL_RNG_STATE_READY or HAL_RNG_STATE_RESET state, thus registered (user) + MspInit/DeInit callbacks can be used during the Init/DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using @ref HAL_RNG_RegisterCallback() before calling @ref HAL_RNG_DeInit() + or @ref HAL_RNG_Init() function. + + [..] + When The compilation define USE_HAL_RNG_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available + and weak (surcharged) callbacks are used. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +#if defined (RNG) + +/** @addtogroup RNG + * @brief RNG HAL module driver. + * @{ + */ + +#ifdef HAL_RNG_MODULE_ENABLED + +/* Private types -------------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup RNG_Private_Constants RNG Private Constants + * @{ + */ +#define RNG_TIMEOUT_VALUE 2U +/** + * @} + */ +/* Private macros ------------------------------------------------------------*/ +/* Private functions prototypes ----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup RNG_Exported_Functions + * @{ + */ + +/** @addtogroup RNG_Exported_Functions_Group1 + * @brief Initialization and configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and configuration functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Initialize the RNG according to the specified parameters + in the RNG_InitTypeDef and create the associated handle + (+) DeInitialize the RNG peripheral + (+) Initialize the RNG MSP + (+) DeInitialize RNG MSP + +@endverbatim + * @{ + */ + +/** + * @brief Initializes the RNG peripheral and creates the associated handle. + * @param hrng pointer to a RNG_HandleTypeDef structure that contains + * the configuration information for RNG. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng) +{ + /* Check the RNG handle allocation */ + if (hrng == NULL) + { + return HAL_ERROR; + } + /* Check the parameters */ + assert_param(IS_RNG_ALL_INSTANCE(hrng->Instance)); + assert_param(IS_RNG_CED(hrng->Init.ClockErrorDetection)); + +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) + if (hrng->State == HAL_RNG_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hrng->Lock = HAL_UNLOCKED; + + hrng->ReadyDataCallback = HAL_RNG_ReadyDataCallback; /* Legacy weak ReadyDataCallback */ + hrng->ErrorCallback = HAL_RNG_ErrorCallback; /* Legacy weak ErrorCallback */ + + if (hrng->MspInitCallback == NULL) + { + hrng->MspInitCallback = HAL_RNG_MspInit; /* Legacy weak MspInit */ + } + + /* Init the low level hardware */ + hrng->MspInitCallback(hrng); + } +#else + if (hrng->State == HAL_RNG_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hrng->Lock = HAL_UNLOCKED; + + /* Init the low level hardware */ + HAL_RNG_MspInit(hrng); + } +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ + + /* Change RNG peripheral state */ + hrng->State = HAL_RNG_STATE_BUSY; + + /* Clock Error Detection Configuration */ + MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection); + + /* Enable the RNG Peripheral */ + __HAL_RNG_ENABLE(hrng); + + /* Initialize the RNG state */ + hrng->State = HAL_RNG_STATE_READY; + + /* Initialise the error code */ + hrng->ErrorCode = HAL_RNG_ERROR_NONE; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief DeInitializes the RNG peripheral. + * @param hrng pointer to a RNG_HandleTypeDef structure that contains + * the configuration information for RNG. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RNG_DeInit(RNG_HandleTypeDef *hrng) +{ + /* Check the RNG handle allocation */ + if (hrng == NULL) + { + return HAL_ERROR; + } + + /* Clear Clock Error Detection bit */ + CLEAR_BIT(hrng->Instance->CR, RNG_CR_CED); + /* Disable the RNG Peripheral */ + CLEAR_BIT(hrng->Instance->CR, RNG_CR_IE | RNG_CR_RNGEN); + + /* Clear RNG interrupt status flags */ + CLEAR_BIT(hrng->Instance->SR, RNG_SR_CEIS | RNG_SR_SEIS); + +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) + if (hrng->MspDeInitCallback == NULL) + { + hrng->MspDeInitCallback = HAL_RNG_MspDeInit; /* Legacy weak MspDeInit */ + } + + /* DeInit the low level hardware */ + hrng->MspDeInitCallback(hrng); +#else + /* DeInit the low level hardware */ + HAL_RNG_MspDeInit(hrng); +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ + + /* Update the RNG state */ + hrng->State = HAL_RNG_STATE_RESET; + + /* Initialise the error code */ + hrng->ErrorCode = HAL_RNG_ERROR_NONE; + + /* Release Lock */ + __HAL_UNLOCK(hrng); + + /* Return the function status */ + return HAL_OK; +} + +/** + * @brief Initializes the RNG MSP. + * @param hrng pointer to a RNG_HandleTypeDef structure that contains + * the configuration information for RNG. + * @retval None + */ +__weak void HAL_RNG_MspInit(RNG_HandleTypeDef *hrng) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrng); + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_RNG_MspInit must be implemented in the user file. + */ +} + +/** + * @brief DeInitializes the RNG MSP. + * @param hrng pointer to a RNG_HandleTypeDef structure that contains + * the configuration information for RNG. + * @retval None + */ +__weak void HAL_RNG_MspDeInit(RNG_HandleTypeDef *hrng) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrng); + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_RNG_MspDeInit must be implemented in the user file. + */ +} + +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User RNG Callback + * To be used instead of the weak predefined callback + * @param hrng RNG handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_RNG_ERROR_CB_ID Error callback ID + * @arg @ref HAL_RNG_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_RNG_MSPDEINIT_CB_ID MspDeInit callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RNG_RegisterCallback(RNG_HandleTypeDef *hrng, HAL_RNG_CallbackIDTypeDef CallbackID, pRNG_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK; + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hrng); + + if (HAL_RNG_STATE_READY == hrng->State) + { + switch (CallbackID) + { + case HAL_RNG_ERROR_CB_ID : + hrng->ErrorCallback = pCallback; + break; + + case HAL_RNG_MSPINIT_CB_ID : + hrng->MspInitCallback = pCallback; + break; + + case HAL_RNG_MSPDEINIT_CB_ID : + hrng->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_RNG_STATE_RESET == hrng->State) + { + switch (CallbackID) + { + case HAL_RNG_MSPINIT_CB_ID : + hrng->MspInitCallback = pCallback; + break; + + case HAL_RNG_MSPDEINIT_CB_ID : + hrng->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hrng); + return status; +} + +/** + * @brief Unregister an RNG Callback + * RNG callabck is redirected to the weak predefined callback + * @param hrng RNG handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_RNG_ERROR_CB_ID Error callback ID + * @arg @ref HAL_RNG_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_RNG_MSPDEINIT_CB_ID MspDeInit callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RNG_UnRegisterCallback(RNG_HandleTypeDef *hrng, HAL_RNG_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hrng); + + if (HAL_RNG_STATE_READY == hrng->State) + { + switch (CallbackID) + { + case HAL_RNG_ERROR_CB_ID : + hrng->ErrorCallback = HAL_RNG_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_RNG_MSPINIT_CB_ID : + hrng->MspInitCallback = HAL_RNG_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_RNG_MSPDEINIT_CB_ID : + hrng->MspDeInitCallback = HAL_RNG_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_RNG_STATE_RESET == hrng->State) + { + switch (CallbackID) + { + case HAL_RNG_MSPINIT_CB_ID : + hrng->MspInitCallback = HAL_RNG_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_RNG_MSPDEINIT_CB_ID : + hrng->MspDeInitCallback = HAL_RNG_MspDeInit; /* Legacy weak MspInit */ + break; + + default : + /* Update the error code */ + hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hrng); + return status; +} + +/** + * @brief Register Data Ready RNG Callback + * To be used instead of the weak HAL_RNG_ReadyDataCallback() predefined callback + * @param hrng RNG handle + * @param pCallback pointer to the Data Ready Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RNG_RegisterReadyDataCallback(RNG_HandleTypeDef *hrng, pRNG_ReadyDataCallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK; + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hrng); + + if (HAL_RNG_STATE_READY == hrng->State) + { + hrng->ReadyDataCallback = pCallback; + } + else + { + /* Update the error code */ + hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hrng); + return status; +} + +/** + * @brief UnRegister the Data Ready RNG Callback + * Data Ready RNG Callback is redirected to the weak HAL_RNG_ReadyDataCallback() predefined callback + * @param hrng RNG handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RNG_UnRegisterReadyDataCallback(RNG_HandleTypeDef *hrng) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hrng); + + if (HAL_RNG_STATE_READY == hrng->State) + { + hrng->ReadyDataCallback = HAL_RNG_ReadyDataCallback; /* Legacy weak ReadyDataCallback */ + } + else + { + /* Update the error code */ + hrng->ErrorCode = HAL_RNG_ERROR_INVALID_CALLBACK; + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hrng); + return status; +} + +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @addtogroup RNG_Exported_Functions_Group2 + * @brief Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Get the 32 bit Random number + (+) Get the 32 bit Random number with interrupt enabled + (+) Handle RNG interrupt request + +@endverbatim + * @{ + */ + +/** + * @brief Generates a 32-bit random number. + * @note This function checks value of RNG_FLAG_DRDY flag to know if valid + * random number is available in the DR register (RNG_FLAG_DRDY flag set + * whenever a random number is available through the RNG_DR register). + * After transitioning from 0 to 1 (random number available), + * RNG_FLAG_DRDY flag remains high until output buffer becomes empty after reading + * four words from the RNG_DR register, i.e. further function calls + * will immediately return a new u32 random number (additional words are + * available and can be read by the application, till RNG_FLAG_DRDY flag remains high). + * @note When no more random number data is available in DR register, RNG_FLAG_DRDY + * flag is automatically cleared. + * @param hrng pointer to a RNG_HandleTypeDef structure that contains + * the configuration information for RNG. + * @param random32bit pointer to generated random number variable if successful. + * @retval HAL status + */ + +HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit) +{ + uint32_t tickstart; + HAL_StatusTypeDef status = HAL_OK; + + /* Process Locked */ + __HAL_LOCK(hrng); + + /* Check RNG peripheral state */ + if (hrng->State == HAL_RNG_STATE_READY) + { + /* Change RNG peripheral state */ + hrng->State = HAL_RNG_STATE_BUSY; + + /* Get tick */ + tickstart = HAL_GetTick(); + + /* Check if data register contains valid random data */ + while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET) + { + if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE) + { + hrng->State = HAL_RNG_STATE_READY; + hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT; + /* Process Unlocked */ + __HAL_UNLOCK(hrng); + return HAL_ERROR; + } + } + + /* Get a 32bit Random number */ + hrng->RandomNumber = hrng->Instance->DR; + *random32bit = hrng->RandomNumber; + + hrng->State = HAL_RNG_STATE_READY; + } + else + { + hrng->ErrorCode = HAL_RNG_ERROR_BUSY; + status = HAL_ERROR; + } + + /* Process Unlocked */ + __HAL_UNLOCK(hrng); + + return status; +} + +/** + * @brief Generates a 32-bit random number in interrupt mode. + * @param hrng pointer to a RNG_HandleTypeDef structure that contains + * the configuration information for RNG. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber_IT(RNG_HandleTypeDef *hrng) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process Locked */ + __HAL_LOCK(hrng); + + /* Check RNG peripheral state */ + if (hrng->State == HAL_RNG_STATE_READY) + { + /* Change RNG peripheral state */ + hrng->State = HAL_RNG_STATE_BUSY; + + /* Enable the RNG Interrupts: Data Ready, Clock error, Seed error */ + __HAL_RNG_ENABLE_IT(hrng); + } + else + { + /* Process Unlocked */ + __HAL_UNLOCK(hrng); + + hrng->ErrorCode = HAL_RNG_ERROR_BUSY; + status = HAL_ERROR; + } + + return status; +} + +/** + * @brief Handles RNG interrupt request. + * @note In the case of a clock error, the RNG is no more able to generate + * random numbers because the PLL48CLK clock is not correct. User has + * to check that the clock controller is correctly configured to provide + * the RNG clock and clear the CEIS bit using __HAL_RNG_CLEAR_IT(). + * The clock error has no impact on the previously generated + * random numbers, and the RNG_DR register contents can be used. + * @note In the case of a seed error, the generation of random numbers is + * interrupted as long as the SECS bit is '1'. If a number is + * available in the RNG_DR register, it must not be used because it may + * not have enough entropy. In this case, it is recommended to clear the + * SEIS bit using __HAL_RNG_CLEAR_IT(), then disable and enable + * the RNG peripheral to reinitialize and restart the RNG. + * @note User-written HAL_RNG_ErrorCallback() API is called once whether SEIS + * or CEIS are set. + * @param hrng pointer to a RNG_HandleTypeDef structure that contains + * the configuration information for RNG. + * @retval None + + */ +void HAL_RNG_IRQHandler(RNG_HandleTypeDef *hrng) +{ + uint32_t rngclockerror = 0U; + + /* RNG clock error interrupt occurred */ + if (__HAL_RNG_GET_IT(hrng, RNG_IT_CEI) != RESET) + { + /* Update the error code */ + hrng->ErrorCode = HAL_RNG_ERROR_CLOCK; + rngclockerror = 1U; + } + else if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET) + { + /* Update the error code */ + hrng->ErrorCode = HAL_RNG_ERROR_SEED; + rngclockerror = 1U; + } + else + { + /* Nothing to do */ + } + + if (rngclockerror == 1U) + { + /* Change RNG peripheral state */ + hrng->State = HAL_RNG_STATE_ERROR; + +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) + /* Call registered Error callback */ + hrng->ErrorCallback(hrng); +#else + /* Call legacy weak Error callback */ + HAL_RNG_ErrorCallback(hrng); +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ + + /* Clear the clock error flag */ + __HAL_RNG_CLEAR_IT(hrng, RNG_IT_CEI | RNG_IT_SEI); + } + + /* Check RNG data ready interrupt occurred */ + if (__HAL_RNG_GET_IT(hrng, RNG_IT_DRDY) != RESET) + { + /* Generate random number once, so disable the IT */ + __HAL_RNG_DISABLE_IT(hrng); + + /* Get the 32bit Random number (DRDY flag automatically cleared) */ + hrng->RandomNumber = hrng->Instance->DR; + + if (hrng->State != HAL_RNG_STATE_ERROR) + { + /* Change RNG peripheral state */ + hrng->State = HAL_RNG_STATE_READY; + /* Process Unlocked */ + __HAL_UNLOCK(hrng); + +#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1) + /* Call registered Data Ready callback */ + hrng->ReadyDataCallback(hrng, hrng->RandomNumber); +#else + /* Call legacy weak Data Ready callback */ + HAL_RNG_ReadyDataCallback(hrng, hrng->RandomNumber); +#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */ + } + } +} + +/** + * @brief Read latest generated random number. + * @param hrng pointer to a RNG_HandleTypeDef structure that contains + * the configuration information for RNG. + * @retval random value + */ +uint32_t HAL_RNG_ReadLastRandomNumber(RNG_HandleTypeDef *hrng) +{ + return (hrng->RandomNumber); +} + +/** + * @brief Data Ready callback in non-blocking mode. + * @note When RNG_FLAG_DRDY flag value is set, first random number has been read + * from DR register in IRQ Handler and is provided as callback parameter. + * Depending on valid data available in the conditioning output buffer, + * additional words can be read by the application from DR register till + * DRDY bit remains high. + * @param hrng pointer to a RNG_HandleTypeDef structure that contains + * the configuration information for RNG. + * @param random32bit generated random number. + * @retval None + */ +__weak void HAL_RNG_ReadyDataCallback(RNG_HandleTypeDef *hrng, uint32_t random32bit) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrng); + UNUSED(random32bit); + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_RNG_ReadyDataCallback must be implemented in the user file. + */ +} + +/** + * @brief RNG error callbacks. + * @param hrng pointer to a RNG_HandleTypeDef structure that contains + * the configuration information for RNG. + * @retval None + */ +__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrng); + /* NOTE : This function should not be modified. When the callback is needed, + function HAL_RNG_ErrorCallback must be implemented in the user file. + */ +} +/** + * @} + */ + + +/** @addtogroup RNG_Exported_Functions_Group3 + * @brief Peripheral State functions + * +@verbatim + =============================================================================== + ##### Peripheral State functions ##### + =============================================================================== + [..] + This subsection permits to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Returns the RNG state. + * @param hrng pointer to a RNG_HandleTypeDef structure that contains + * the configuration information for RNG. + * @retval HAL state + */ +HAL_RNG_StateTypeDef HAL_RNG_GetState(RNG_HandleTypeDef *hrng) +{ + return hrng->State; +} + +/** + * @brief Return the RNG handle error code. + * @param hrng: pointer to a RNG_HandleTypeDef structure. + * @retval RNG Error Code +*/ +uint32_t HAL_RNG_GetError(RNG_HandleTypeDef *hrng) +{ + /* Return RNG Error Code */ + return hrng->ErrorCode; +} +/** + * @} + */ + +/** + * @} + */ + + +#endif /* HAL_RNG_MODULE_ENABLED */ +/** + * @} + */ + +#endif /* RNG */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c new file mode 100644 index 0000000..61d83e8 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c @@ -0,0 +1,1864 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_rtc.c + * @author MCD Application Team + * @brief RTC HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Real-Time Clock (RTC) peripheral: + * + Initialization + * + Calendar (Time and Date) configuration + * + Alarms (Alarm A and Alarm B) configuration + * + WakeUp Timer configuration + * + TimeStamp configuration + * + Tampers configuration + * + Backup Data Registers configuration + * + RTC Tamper and TimeStamp Pins Selection + * + Interrupts and flags management + * + @verbatim + =============================================================================== + ##### RTC Operating Condition ##### + =============================================================================== + [..] The real-time clock (RTC) and the RTC backup registers can be powered + from the VBAT voltage when the main VDD supply is powered off. + To retain the content of the RTC backup registers and supply the RTC + when VDD is turned off, VBAT pin can be connected to an optional + standby voltage supplied by a battery or by another source. + + ##### Backup Domain Reset ##### + =============================================================================== + [..] The backup domain reset sets all RTC registers and the RCC_BDCR register + to their reset values. + A backup domain reset is generated when one of the following events occurs: + (+) Software reset, triggered by setting the BDRST bit in the + RCC Backup domain control register (RCC_BDCR). + (+) VDD or VBAT power on, if both supplies have previously been powered off. + (+) Tamper detection event resets all data backup registers. + + ##### Backup Domain Access ##### + =================================================================== + [..] After reset, the backup domain (RTC registers, RTC backup data + registers and backup SRAM) is protected against possible unwanted write + accesses. + + [..] To enable access to the RTC Domain and RTC registers, proceed as follows: + (+) Call the function HAL_RCCEx_PeriphCLKConfig with RCC_PERIPHCLK_RTC for + PeriphClockSelection and select RTCClockSelection (LSE, LSI or HSEdiv32) + (+) Enable RTC Clock using the __HAL_RCC_RTC_ENABLE() macro. + + ##### How to use RTC Driver ##### + =================================================================== + [..] + (+) Enable the RTC domain access (see description in the section above). + (+) Configure the RTC Prescaler (Asynchronous and Synchronous) and RTC hour + format using the HAL_RTC_Init() function. + + *** Time and Date configuration *** + =================================== + [..] + (+) To configure the RTC Calendar (Time and Date) use the HAL_RTC_SetTime() + and HAL_RTC_SetDate() functions. + (+) To read the RTC Calendar, use the HAL_RTC_GetTime() and HAL_RTC_GetDate() functions. + + *** Alarm configuration *** + =========================== + [..] + (+) To configure the RTC Alarm use the HAL_RTC_SetAlarm() function. + You can also configure the RTC Alarm with interrupt mode using the + HAL_RTC_SetAlarm_IT() function. + (+) To read the RTC Alarm, use the HAL_RTC_GetAlarm() function. + + ##### RTC and low power modes ##### + ================================================================== + [..] The MCU can be woken up from a low power mode by an RTC alternate + function. + [..] The RTC alternate functions are the RTC alarms (Alarm A and Alarm B), + RTC wakeup, RTC tamper event detection and RTC time stamp event detection. + These RTC alternate functions can wake up the system from the Stop and + Standby low power modes. + [..] The system can also wake up from low power modes without depending + on an external interrupt (Auto-wakeup mode), by using the RTC alarm + or the RTC wakeup events. + [..] The RTC provides a programmable time base for waking up from the + Stop or Standby mode at regular intervals. + Wakeup from STOP and STANDBY modes is possible only when the RTC clock source + is LSE or LSI. + + *** Callback registration *** + ============================================= + + [..] + The compilation define USE_RTC_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + Use Function @ref HAL_RTC_RegisterCallback() to register an interrupt callback. + + [..] + Function @ref HAL_RTC_RegisterCallback() allows to register following callbacks: + (+) AlarmAEventCallback : RTC Alarm A Event callback. + (+) AlarmBEventCallback : RTC Alarm B Event callback. + (+) TimeStampEventCallback : RTC TimeStamp Event callback. + (+) WakeUpTimerEventCallback : RTC WakeUpTimer Event callback. + (+) Tamper1EventCallback : RTC Tamper 1 Event callback. + (+) Tamper2EventCallback : RTC Tamper 2 Event callback. + (+) Tamper3EventCallback : RTC Tamper 3 Event callback. + (+) MspInitCallback : RTC MspInit callback. + (+) MspDeInitCallback : RTC MspDeInit callback. + [..] + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + [..] + Use function @ref HAL_RTC_UnRegisterCallback() to reset a callback to the default + weak function. + @ref HAL_RTC_UnRegisterCallback() takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) AlarmAEventCallback : RTC Alarm A Event callback. + (+) AlarmBEventCallback : RTC Alarm B Event callback. + (+) TimeStampEventCallback : RTC TimeStamp Event callback. + (+) WakeUpTimerEventCallback : RTC WakeUpTimer Event callback. + (+) Tamper1EventCallback : RTC Tamper 1 Event callback. + (+) Tamper2EventCallback : RTC Tamper 2 Event callback. + (+) Tamper3EventCallback : RTC Tamper 3 Event callback. + (+) MspInitCallback : RTC MspInit callback. + (+) MspDeInitCallback : RTC MspDeInit callback. + + [..] + By default, after the @ref HAL_RTC_Init() and when the state is HAL_RTC_STATE_RESET, + all callbacks are set to the corresponding weak functions : + examples @ref AlarmAEventCallback(), @ref WakeUpTimerEventCallback(). + Exception done for MspInit and MspDeInit callbacks that are reset to the legacy weak function + in the @ref HAL_RTC_Init()/@ref HAL_RTC_DeInit() only when these callbacks are null + (not registered beforehand). + If not, MspInit or MspDeInit are not null, @ref HAL_RTC_Init()/@ref HAL_RTC_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) + + [..] + Callbacks can be registered/unregistered in HAL_RTC_STATE_READY state only. + Exception done MspInit/MspDeInit that can be registered/unregistered + in HAL_RTC_STATE_READY or HAL_RTC_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using @ref HAL_RTC_RegisterCallback() before calling @ref HAL_RTC_DeInit() + or @ref HAL_RTC_Init() function. + + [..] + When The compilation define USE_HAL_RTC_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + @endverbatim + + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + + +/** @addtogroup RTC + * @brief RTC HAL module driver + * @{ + */ + +#ifdef HAL_RTC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup RTC_Exported_Functions + * @{ + */ + +/** @addtogroup RTC_Exported_Functions_Group1 + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This section provides functions allowing to initialize and configure the + RTC Prescaler (Synchronous and Asynchronous), RTC Hour format, disable + RTC registers Write protection, enter and exit the RTC initialization mode, + RTC registers synchronization check and reference clock detection enable. + (#) The RTC Prescaler is programmed to generate the RTC 1Hz time base. + It is split into 2 programmable prescalers to minimize power consumption. + (++) A 7-bit asynchronous prescaler and a 15-bit synchronous prescaler. + (++) When both prescalers are used, it is recommended to configure the + asynchronous prescaler to a high value to minimize power consumption. + (#) All RTC registers are Write protected. Writing to the RTC registers + is enabled by writing a key into the Write Protection register, RTC_WPR. + (#) To configure the RTC Calendar, user application should enter + initialization mode. In this mode, the calendar counter is stopped + and its value can be updated. When the initialization sequence is + complete, the calendar restarts counting after 4 RTCCLK cycles. + (#) To read the calendar through the shadow registers after Calendar + initialization, calendar update or after wakeup from low power modes + the software must first clear the RSF flag. The software must then + wait until it is set again before reading the calendar, which means + that the calendar registers have been correctly copied into the + RTC_TR and RTC_DR shadow registers.The HAL_RTC_WaitForSynchro() function + implements the above software sequence (RSF clear and RSF check). + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the RTC peripheral + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc) +{ + /* Check the RTC peripheral state */ + if(hrtc == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance)); + assert_param(IS_RTC_HOUR_FORMAT(hrtc->Init.HourFormat)); + assert_param(IS_RTC_ASYNCH_PREDIV(hrtc->Init.AsynchPrediv)); + assert_param(IS_RTC_SYNCH_PREDIV(hrtc->Init.SynchPrediv)); + assert_param(IS_RTC_OUTPUT(hrtc->Init.OutPut)); + assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap)); + assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity)); + assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType)); + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + if(hrtc->State == HAL_RTC_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hrtc->Lock = HAL_UNLOCKED; + + hrtc->AlarmAEventCallback = HAL_RTC_AlarmAEventCallback; /* Legacy weak AlarmAEventCallback */ + hrtc->AlarmBEventCallback = HAL_RTCEx_AlarmBEventCallback; /* Legacy weak AlarmBEventCallback */ + hrtc->TimeStampEventCallback = HAL_RTCEx_TimeStampEventCallback; /* Legacy weak TimeStampEventCallback */ + hrtc->WakeUpTimerEventCallback = HAL_RTCEx_WakeUpTimerEventCallback; /* Legacy weak WakeUpTimerEventCallback */ +#if defined(RTC_TAMPER1_SUPPORT) + hrtc->Tamper1EventCallback = HAL_RTCEx_Tamper1EventCallback; /* Legacy weak Tamper1EventCallback */ +#endif + hrtc->Tamper2EventCallback = HAL_RTCEx_Tamper2EventCallback; /* Legacy weak Tamper2EventCallback */ +#if defined(RTC_TAMPER3_SUPPORT) + hrtc->Tamper3EventCallback = HAL_RTCEx_Tamper3EventCallback; /* Legacy weak Tamper3EventCallback */ +#endif + + if(hrtc->MspInitCallback == NULL) + { + hrtc->MspInitCallback = HAL_RTC_MspInit; + } + /* Init the low level hardware */ + hrtc->MspInitCallback(hrtc); + + if(hrtc->MspDeInitCallback == NULL) + { + hrtc->MspDeInitCallback = HAL_RTC_MspDeInit; + } + } +#else + if(hrtc->State == HAL_RTC_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hrtc->Lock = HAL_UNLOCKED; + + /* Initialize RTC MSP */ + HAL_RTC_MspInit(hrtc); + } +#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */ + + /* Set RTC state */ + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Set Initialization mode */ + if(RTC_EnterInitMode(hrtc) != HAL_OK) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Set RTC state */ + hrtc->State = HAL_RTC_STATE_ERROR; + + return HAL_ERROR; + } + else + { + /* Clear RTC_CR FMT, OSEL and POL Bits */ + hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL)); + /* Set RTC_CR register */ + hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity); + + /* Configure the RTC PRER */ + hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv); + hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U); + + /* Exit Initialization mode */ + hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT); + + hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP); + hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap); + + /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */ + if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U) + { + if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_ERROR; + } + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Set RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; + } +} + +/** + * @brief DeInitialize the RTC peripheral. + * @param hrtc RTC handle + * @note This function doesn't reset the RTC Backup Data registers. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_DeInit(RTC_HandleTypeDef *hrtc) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_RTC_ALL_INSTANCE(hrtc->Instance)); + + /* Set RTC state */ + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Set Initialization mode */ + if(RTC_EnterInitMode(hrtc) != HAL_OK) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Set RTC state */ + hrtc->State = HAL_RTC_STATE_ERROR; + + return HAL_ERROR; + } + else + { + /* Reset TR, DR and CR registers */ + hrtc->Instance->TR = (uint32_t)0x00000000U; + hrtc->Instance->DR = ((uint32_t)(RTC_DR_WDU_0 | RTC_DR_MU_0 | RTC_DR_DU_0)); + /* Reset All CR bits except CR[2:0] */ + hrtc->Instance->CR &= RTC_CR_WUCKSEL; + + tickstart = HAL_GetTick(); + + /* Wait till WUTWF flag is set and if Time out is reached exit */ + while(((hrtc->Instance->ISR) & RTC_ISR_WUTWF) == 0U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Set RTC state */ + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + return HAL_TIMEOUT; + } + } + + /* Reset all RTC CR register bits */ + hrtc->Instance->CR &= (uint32_t)0x00000000U; + hrtc->Instance->WUTR = RTC_WUTR_WUT; + hrtc->Instance->PRER = ((uint32_t)(RTC_PRER_PREDIV_A | 0x000000FFU)); + hrtc->Instance->ALRMAR = (uint32_t)0x00000000U; + hrtc->Instance->ALRMBR = (uint32_t)0x00000000U; + hrtc->Instance->SHIFTR = (uint32_t)0x00000000U; + hrtc->Instance->CALR = (uint32_t)0x00000000U; + hrtc->Instance->ALRMASSR = (uint32_t)0x00000000U; + hrtc->Instance->ALRMBSSR = (uint32_t)0x00000000U; + + /* Reset ISR register and exit initialization mode */ + hrtc->Instance->ISR = (uint32_t)0x00000000U; + + /* Reset Tamper configuration register */ + hrtc->Instance->TAMPCR = 0x00000000U; + + /* Reset Option register */ + hrtc->Instance->OR = 0x00000000U; + + /* If RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */ + if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U) + { + if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_ERROR; + + return HAL_ERROR; + } + } + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + if(hrtc->MspDeInitCallback == NULL) + { + hrtc->MspDeInitCallback = HAL_RTC_MspDeInit; + } + + /* DeInit the low level hardware: CLOCK, NVIC.*/ + hrtc->MspDeInitCallback(hrtc); + +#else + /* De-Initialize RTC MSP */ + HAL_RTC_MspDeInit(hrtc); +#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */ + + hrtc->State = HAL_RTC_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User RTC Callback + * To be used instead of the weak predefined callback + * @param hrtc RTC handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_RTC_ALARM_A_EVENT_CB_ID Alarm A Event Callback ID + * @arg @ref HAL_RTC_ALARM_B_EVENT_CB_ID Alarm B Event Callback ID + * @arg @ref HAL_RTC_TIMESTAMP_EVENT_CB_ID TimeStamp Event Callback ID + * @arg @ref HAL_RTC_WAKEUPTIMER_EVENT_CB_ID WakeUp Timer Event Callback ID + * @arg @ref HAL_RTC_TAMPER1_EVENT_CB_ID Tamper 1 Callback ID (*) + * @arg @ref HAL_RTC_TAMPER2_EVENT_CB_ID Tamper 2 Callback ID + * @arg @ref HAL_RTC_TAMPER3_EVENT_CB_ID Tamper 3 Callback ID (*) + * @arg @ref HAL_RTC_MSPINIT_CB_ID Msp Init callback ID + * @arg @ref HAL_RTC_MSPDEINIT_CB_ID Msp DeInit callback ID + * + * (*) Value not defined in all devices. \n + * + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_RegisterCallback(RTC_HandleTypeDef *hrtc, HAL_RTC_CallbackIDTypeDef CallbackID, pRTC_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if(pCallback == NULL) + { + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hrtc); + + if(HAL_RTC_STATE_READY == hrtc->State) + { + switch (CallbackID) + { + case HAL_RTC_ALARM_A_EVENT_CB_ID : + hrtc->AlarmAEventCallback = pCallback; + break; + + case HAL_RTC_ALARM_B_EVENT_CB_ID : + hrtc->AlarmBEventCallback = pCallback; + break; + + case HAL_RTC_TIMESTAMP_EVENT_CB_ID : + hrtc->TimeStampEventCallback = pCallback; + break; + + case HAL_RTC_WAKEUPTIMER_EVENT_CB_ID : + hrtc->WakeUpTimerEventCallback = pCallback; + break; + +#if defined(RTC_TAMPER1_SUPPORT) + case HAL_RTC_TAMPER1_EVENT_CB_ID : + hrtc->Tamper1EventCallback = pCallback; + break; +#endif + + case HAL_RTC_TAMPER2_EVENT_CB_ID : + hrtc->Tamper2EventCallback = pCallback; + break; + +#if defined(RTC_TAMPER3_SUPPORT) + case HAL_RTC_TAMPER3_EVENT_CB_ID : + hrtc->Tamper3EventCallback = pCallback; + break; +#endif + + case HAL_RTC_MSPINIT_CB_ID : + hrtc->MspInitCallback = pCallback; + break; + + case HAL_RTC_MSPDEINIT_CB_ID : + hrtc->MspDeInitCallback = pCallback; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if(HAL_RTC_STATE_RESET == hrtc->State) + { + switch (CallbackID) + { + case HAL_RTC_MSPINIT_CB_ID : + hrtc->MspInitCallback = pCallback; + break; + + case HAL_RTC_MSPDEINIT_CB_ID : + hrtc->MspDeInitCallback = pCallback; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hrtc); + + return status; +} + +/** + * @brief Unregister an RTC Callback + * RTC callabck is redirected to the weak predefined callback + * @param hrtc RTC handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_RTC_ALARM_A_EVENT_CB_ID Alarm A Event Callback ID + * @arg @ref HAL_RTC_ALARM_B_EVENT_CB_ID Alarm B Event Callback ID + * @arg @ref HAL_RTC_TIMESTAMP_EVENT_CB_ID TimeStamp Event Callback ID + * @arg @ref HAL_RTC_WAKEUPTIMER_EVENT_CB_ID WakeUp Timer Event Callback ID + * @arg @ref HAL_RTC_TAMPER1_EVENT_CB_ID Tamper 1 Callback ID (*) + * @arg @ref HAL_RTC_TAMPER2_EVENT_CB_ID Tamper 2 Callback ID + * @arg @ref HAL_RTC_TAMPER3_EVENT_CB_ID Tamper 3 Callback ID (*) + * @arg @ref HAL_RTC_MSPINIT_CB_ID Msp Init callback ID + * @arg @ref HAL_RTC_MSPDEINIT_CB_ID Msp DeInit callback ID + * + * (*) Value not defined in all devices. \n + * + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_UnRegisterCallback(RTC_HandleTypeDef *hrtc, HAL_RTC_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hrtc); + + if(HAL_RTC_STATE_READY == hrtc->State) + { + switch (CallbackID) + { + case HAL_RTC_ALARM_A_EVENT_CB_ID : + hrtc->AlarmAEventCallback = HAL_RTC_AlarmAEventCallback; /* Legacy weak AlarmAEventCallback */ + break; + + case HAL_RTC_ALARM_B_EVENT_CB_ID : + hrtc->AlarmBEventCallback = HAL_RTCEx_AlarmBEventCallback; /* Legacy weak AlarmBEventCallback */ + break; + + case HAL_RTC_TIMESTAMP_EVENT_CB_ID : + hrtc->TimeStampEventCallback = HAL_RTCEx_TimeStampEventCallback; /* Legacy weak TimeStampEventCallback */ + break; + + case HAL_RTC_WAKEUPTIMER_EVENT_CB_ID : + hrtc->WakeUpTimerEventCallback = HAL_RTCEx_WakeUpTimerEventCallback; /* Legacy weak WakeUpTimerEventCallback */ + break; + +#if defined(RTC_TAMPER1_SUPPORT) + case HAL_RTC_TAMPER1_EVENT_CB_ID : + hrtc->Tamper1EventCallback = HAL_RTCEx_Tamper1EventCallback; /* Legacy weak Tamper1EventCallback */ + break; +#endif + + case HAL_RTC_TAMPER2_EVENT_CB_ID : + hrtc->Tamper2EventCallback = HAL_RTCEx_Tamper2EventCallback; /* Legacy weak Tamper2EventCallback */ + break; + +#if defined(RTC_TAMPER3_SUPPORT) + case HAL_RTC_TAMPER3_EVENT_CB_ID : + hrtc->Tamper3EventCallback = HAL_RTCEx_Tamper3EventCallback; /* Legacy weak Tamper3EventCallback */ + break; +#endif + + case HAL_RTC_MSPINIT_CB_ID : + hrtc->MspInitCallback = HAL_RTC_MspInit; + break; + + case HAL_RTC_MSPDEINIT_CB_ID : + hrtc->MspDeInitCallback = HAL_RTC_MspDeInit; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if(HAL_RTC_STATE_RESET == hrtc->State) + { + switch (CallbackID) + { + case HAL_RTC_MSPINIT_CB_ID : + hrtc->MspInitCallback = HAL_RTC_MspInit; + break; + + case HAL_RTC_MSPDEINIT_CB_ID : + hrtc->MspDeInitCallback = HAL_RTC_MspDeInit; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hrtc); + + return status; +} +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + +/** + * @brief Initialize the RTC MSP. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTC_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitialize the RTC MSP. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTC_MspDeInit could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @addtogroup RTC_Exported_Functions_Group2 + * @brief RTC Time and Date functions + * +@verbatim + =============================================================================== + ##### RTC Time and Date functions ##### + =============================================================================== + + [..] This section provides functions allowing to configure Time and Date features + +@endverbatim + * @{ + */ + +/** + * @brief Set RTC current time. + * @param hrtc RTC handle + * @param sTime Pointer to Time structure + * @param Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving)); + assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + if(Format == RTC_FORMAT_BIN) + { + if((hrtc->Instance->CR & RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(sTime->Hours)); + assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat)); + } + else + { + sTime->TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(sTime->Hours)); + } + assert_param(IS_RTC_MINUTES(sTime->Minutes)); + assert_param(IS_RTC_SECONDS(sTime->Seconds)); + + tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \ + ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \ + ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \ + (((uint32_t)sTime->TimeFormat) << 16U)); + } + else + { + if((hrtc->Instance->CR & RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours))); + assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat)); + } + else + { + sTime->TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours))); + } + assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes))); + assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds))); + tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \ + ((uint32_t)(sTime->Minutes) << 8U) | \ + ((uint32_t)sTime->Seconds) | \ + ((uint32_t)(sTime->TimeFormat) << 16U)); + } + UNUSED(tmpreg); + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Set Initialization mode */ + if(RTC_EnterInitMode(hrtc) != HAL_OK) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Set RTC state */ + hrtc->State = HAL_RTC_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_ERROR; + } + else + { + /* Set the RTC_TR register */ + hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK); + + /* Clear the bits to be configured */ + hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP); + + /* Configure the RTC_CR register */ + hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation); + + /* Exit Initialization mode */ + hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT); + + /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */ + if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U) + { + if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_ERROR; + } + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + __HAL_UNLOCK(hrtc); + + return HAL_OK; + } +} + +/** + * @brief Get RTC current time. + * @param hrtc RTC handle + * @param sTime Pointer to Time structure with Hours, Minutes and Seconds fields returned + * with input format (BIN or BCD), also SubSeconds field returning the + * RTC_SSR register content and SecondFraction field the Synchronous pre-scaler + * factor to be used for second fraction ratio computation. + * @param Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @note You can use SubSeconds and SecondFraction (sTime structure fields returned) to convert SubSeconds + * value in second fraction ratio with time unit following generic formula: + * Second fraction ratio * time_unit= [(SecondFraction-SubSeconds)/(SecondFraction+1)] * time_unit + * This conversion can be performed only if no shift operation is pending (ie. SHFP=0) when PREDIV_S >= SS + * @note You must call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values + * in the higher-order calendar shadow registers to ensure consistency between the time and date values. + * Reading RTC current time locks the values in calendar shadow registers until Current date is read + * to ensure consistency between the time and date values. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + + /* Get subseconds structure field from the corresponding register*/ + sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR); + + /* Get SecondFraction structure field from the corresponding register field*/ + sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S); + + /* Get the TR register */ + tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK); + + /* Fill the structure fields with the read parameters */ + sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U); + sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U); + sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU)); + sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U); + + /* Check the input parameters format */ + if(Format == RTC_FORMAT_BIN) + { + /* Convert the time structure parameters to Binary format */ + sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours); + sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes); + sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds); + } + + return HAL_OK; +} + +/** + * @brief Set RTC current date. + * @param hrtc RTC handle + * @param sDate Pointer to date structure + * @param Format specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format) +{ + uint32_t datetmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U)) + { + sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU); + } + + assert_param(IS_RTC_WEEKDAY(sDate->WeekDay)); + + if(Format == RTC_FORMAT_BIN) + { + assert_param(IS_RTC_YEAR(sDate->Year)); + assert_param(IS_RTC_MONTH(sDate->Month)); + assert_param(IS_RTC_DATE(sDate->Date)); + + datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \ + ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \ + ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \ + ((uint32_t)sDate->WeekDay << 13U)); + } + else + { + assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year))); + assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month))); + assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date))); + + datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \ + (((uint32_t)sDate->Month) << 8U) | \ + ((uint32_t)sDate->Date) | \ + (((uint32_t)sDate->WeekDay) << 13U)); + } + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Set Initialization mode */ + if(RTC_EnterInitMode(hrtc) != HAL_OK) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Set RTC state*/ + hrtc->State = HAL_RTC_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_ERROR; + } + else + { + /* Set the RTC_DR register */ + hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK); + + /* Exit Initialization mode */ + hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT); + + /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */ + if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U) + { + if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_ERROR; + } + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY ; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; + } +} + +/** + * @brief Get RTC current date. + * @param hrtc RTC handle + * @param sDate Pointer to Date structure + * @param Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @note You must call HAL_RTC_GetDate() after HAL_RTC_GetTime() to unlock the values + * in the higher-order calendar shadow registers to ensure consistency between the time and date values. + * Reading RTC current time locks the values in calendar shadow registers until Current date is read. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format) +{ + uint32_t datetmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + + /* Get the DR register */ + datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK); + + /* Fill the structure fields with the read parameters */ + sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U); + sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U); + sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU)); + sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); + + /* Check the input parameters format */ + if(Format == RTC_FORMAT_BIN) + { + /* Convert the date structure parameters to Binary format */ + sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year); + sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month); + sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date); + } + return HAL_OK; +} + +/** + * @} + */ + +/** @addtogroup RTC_Exported_Functions_Group3 + * @brief RTC Alarm functions + * +@verbatim + =============================================================================== + ##### RTC Alarm functions ##### + =============================================================================== + + [..] This section provides functions allowing to configure Alarm feature + +@endverbatim + * @{ + */ +/** + * @brief Set the specified RTC Alarm. + * @param hrtc RTC handle + * @param sAlarm Pointer to Alarm structure + * @param Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format) +{ + uint32_t tickstart; + uint32_t tmpreg, subsecondtmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + assert_param(IS_RTC_ALARM(sAlarm->Alarm)); + assert_param(IS_RTC_ALARM_MASK(sAlarm->AlarmMask)); + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel)); + assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds)); + assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + if(Format == RTC_FORMAT_BIN) + { + if((hrtc->Instance->CR & RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours)); + assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat)); + } + else + { + sAlarm->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours)); + } + assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes)); + assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds)); + + if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE) + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(sAlarm->AlarmDateWeekDay)); + } + else + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay)); + } + + tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \ + ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \ + ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \ + ((uint32_t)sAlarm->AlarmMask)); + } + else + { + if((hrtc->Instance->CR & RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours))); + assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat)); + } + else + { + sAlarm->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours))); + } + + assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes))); + assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds))); + + if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE) + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay))); + } + else + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay))); + } + + tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \ + ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \ + ((uint32_t) sAlarm->AlarmTime.Seconds) | \ + ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \ + ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \ + ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \ + ((uint32_t)sAlarm->AlarmMask)); + } + + /* Configure the Alarm A or Alarm B Sub Second registers */ + subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask)); + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Configure the Alarm register */ + if(sAlarm->Alarm == RTC_ALARM_A) + { + /* Disable the Alarm A interrupt */ + __HAL_RTC_ALARMA_DISABLE(hrtc); + + /* In case of interrupt mode is used, the interrupt source must disabled */ + __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA); + + tickstart = HAL_GetTick(); + /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */ + while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + + hrtc->Instance->ALRMAR = (uint32_t)tmpreg; + /* Configure the Alarm A Sub Second register */ + hrtc->Instance->ALRMASSR = subsecondtmpreg; + /* Configure the Alarm state: Enable Alarm */ + __HAL_RTC_ALARMA_ENABLE(hrtc); + } + else + { + /* Disable the Alarm B interrupt */ + __HAL_RTC_ALARMB_DISABLE(hrtc); + + /* In case of interrupt mode is used, the interrupt source must disabled */ + __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB); + + tickstart = HAL_GetTick(); + /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */ + while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + + hrtc->Instance->ALRMBR = (uint32_t)tmpreg; + /* Configure the Alarm B Sub Second register */ + hrtc->Instance->ALRMBSSR = subsecondtmpreg; + /* Configure the Alarm state: Enable Alarm */ + __HAL_RTC_ALARMB_ENABLE(hrtc); + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Set the specified RTC Alarm with Interrupt. + * @param hrtc RTC handle + * @param sAlarm Pointer to Alarm structure + * @param Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @note The Alarm register can only be written when the corresponding Alarm + * is disabled (Use the HAL_RTC_DeactivateAlarm()). + * @note The HAL_RTC_SetTime() must be called before enabling the Alarm feature. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format) +{ + uint32_t tickstart; + uint32_t tmpreg, subsecondtmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + assert_param(IS_RTC_ALARM(sAlarm->Alarm)); + assert_param(IS_RTC_ALARM_MASK(sAlarm->AlarmMask)); + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel)); + assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds)); + assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + if(Format == RTC_FORMAT_BIN) + { + if((hrtc->Instance->CR & RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours)); + assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat)); + } + else + { + sAlarm->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours)); + } + assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes)); + assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds)); + + if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE) + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(sAlarm->AlarmDateWeekDay)); + } + else + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay)); + } + tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \ + ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \ + ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \ + ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \ + ((uint32_t)sAlarm->AlarmMask)); + } + else + { + if((hrtc->Instance->CR & RTC_CR_FMT) != 0U) + { + assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours))); + assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat)); + } + else + { + sAlarm->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours))); + } + + assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes))); + assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds))); + + if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE) + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_DATE(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay))); + } + else + { + assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay))); + } + tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \ + ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \ + ((uint32_t) sAlarm->AlarmTime.Seconds) | \ + ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \ + ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \ + ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \ + ((uint32_t)sAlarm->AlarmMask)); + } + /* Configure the Alarm A or Alarm B Sub Second registers */ + subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask)); + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Configure the Alarm register */ + if(sAlarm->Alarm == RTC_ALARM_A) + { + /* Disable the Alarm A interrupt */ + __HAL_RTC_ALARMA_DISABLE(hrtc); + + /* Clear flag alarm A */ + __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF); + + tickstart = HAL_GetTick(); + /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */ + while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + + hrtc->Instance->ALRMAR = (uint32_t)tmpreg; + /* Configure the Alarm A Sub Second register */ + hrtc->Instance->ALRMASSR = subsecondtmpreg; + /* Configure the Alarm state: Enable Alarm */ + __HAL_RTC_ALARMA_ENABLE(hrtc); + /* Configure the Alarm interrupt */ + __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA); + } + else + { + /* Disable the Alarm B interrupt */ + __HAL_RTC_ALARMB_DISABLE(hrtc); + + /* Clear flag alarm B */ + __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF); + + tickstart = HAL_GetTick(); + /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */ + while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + + hrtc->Instance->ALRMBR = (uint32_t)tmpreg; + /* Configure the Alarm B Sub Second register */ + hrtc->Instance->ALRMBSSR = subsecondtmpreg; + /* Configure the Alarm state: Enable Alarm */ + __HAL_RTC_ALARMB_ENABLE(hrtc); + /* Configure the Alarm interrupt */ + __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB); + } + + /* RTC Alarm Interrupt Configuration: EXTI configuration */ + __HAL_RTC_ALARM_EXTI_ENABLE_IT(); + + __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE(); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Deactivate the specified RTC Alarm. + * @param hrtc RTC handle + * @param Alarm Specifies the Alarm. + * This parameter can be one of the following values: + * @arg RTC_ALARM_A: AlarmA + * @arg RTC_ALARM_B: AlarmB + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_RTC_ALARM(Alarm)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + if(Alarm == RTC_ALARM_A) + { + /* AlarmA */ + __HAL_RTC_ALARMA_DISABLE(hrtc); + + /* In case of interrupt mode is used, the interrupt source must disabled */ + __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA); + + tickstart = HAL_GetTick(); + + /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */ + while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U) + { + if( (HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + } + else + { + /* AlarmB */ + __HAL_RTC_ALARMB_DISABLE(hrtc); + + /* In case of interrupt mode is used, the interrupt source must disabled */ + __HAL_RTC_ALARM_DISABLE_IT(hrtc,RTC_IT_ALRB); + + tickstart = HAL_GetTick(); + + /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */ + while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + } + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Get the RTC Alarm value and masks. + * @param hrtc RTC handle + * @param sAlarm Pointer to Date structure + * @param Alarm Specifies the Alarm. + * This parameter can be one of the following values: + * @arg RTC_ALARM_A: AlarmA + * @arg RTC_ALARM_B: AlarmB + * @param Format Specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_GetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Alarm, uint32_t Format) +{ + uint32_t tmpreg, subsecondtmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + assert_param(IS_RTC_ALARM(Alarm)); + + if(Alarm == RTC_ALARM_A) + { + /* AlarmA */ + sAlarm->Alarm = RTC_ALARM_A; + + tmpreg = (uint32_t)(hrtc->Instance->ALRMAR); + subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMASSR ) & RTC_ALRMASSR_SS); + +/* Fill the structure with the read parameters */ + sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMAR_HT | RTC_ALRMAR_HU)) >> 16U); + sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMAR_MNT | RTC_ALRMAR_MNU)) >> 8U); + sAlarm->AlarmTime.Seconds = (uint8_t)(tmpreg & (RTC_ALRMAR_ST | RTC_ALRMAR_SU)); + sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMAR_PM) >> 16U); + sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg; + sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 24U); + sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL); + sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL); + } + else + { + sAlarm->Alarm = RTC_ALARM_B; + + tmpreg = (uint32_t)(hrtc->Instance->ALRMBR); + subsecondtmpreg = (uint32_t)((hrtc->Instance->ALRMBSSR) & RTC_ALRMBSSR_SS); + + /* Fill the structure with the read parameters */ + sAlarm->AlarmTime.Hours = (uint8_t)((tmpreg & (RTC_ALRMBR_HT | RTC_ALRMBR_HU)) >> 16U); + sAlarm->AlarmTime.Minutes = (uint8_t)((tmpreg & (RTC_ALRMBR_MNT | RTC_ALRMBR_MNU)) >> 8U); + sAlarm->AlarmTime.Seconds = (uint8_t)(tmpreg & (RTC_ALRMBR_ST | RTC_ALRMBR_SU)); + sAlarm->AlarmTime.TimeFormat = (uint8_t)((tmpreg & RTC_ALRMBR_PM) >> 16U); + sAlarm->AlarmTime.SubSeconds = (uint32_t) subsecondtmpreg; + sAlarm->AlarmDateWeekDay = (uint8_t)((tmpreg & (RTC_ALRMBR_DT | RTC_ALRMBR_DU)) >> 24U); + sAlarm->AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMBR_WDSEL); + sAlarm->AlarmMask = (uint32_t)(tmpreg & RTC_ALARMMASK_ALL); + } + + if(Format == RTC_FORMAT_BIN) + { + sAlarm->AlarmTime.Hours = RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours); + sAlarm->AlarmTime.Minutes = RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes); + sAlarm->AlarmTime.Seconds = RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds); + sAlarm->AlarmDateWeekDay = RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay); + } + + return HAL_OK; +} + +/** + * @brief Handle Alarm interrupt request. + * @param hrtc RTC handle + * @retval None + */ +void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc) +{ + /* Get the AlarmA interrupt source enable status */ + if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U) + { + /* Get the pending status of the AlarmA Interrupt */ + if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U) + { + /* AlarmA callback */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + hrtc->AlarmAEventCallback(hrtc); +#else + HAL_RTC_AlarmAEventCallback(hrtc); +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + + /* Clear the AlarmA interrupt pending bit */ + __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF); + } + } + + /* Get the AlarmB interrupt source enable status */ + if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U) + { + /* Get the pending status of the AlarmB Interrupt */ + if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U) + { + /* AlarmB callback */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + hrtc->AlarmBEventCallback(hrtc); +#else + HAL_RTCEx_AlarmBEventCallback(hrtc); +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + + /* Clear the AlarmB interrupt pending bit */ + __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF); + } + } + /* Clear the EXTI's line Flag for RTC Alarm */ + __HAL_RTC_ALARM_EXTI_CLEAR_FLAG(); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; +} + +/** + * @brief Alarm A callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTC_AlarmAEventCallback could be implemented in the user file + */ +} + +/** + * @brief Handle AlarmA Polling request. + * @param hrtc RTC handle + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_PollForAlarmAEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout) +{ + + uint32_t tickstart = HAL_GetTick(); + + while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) == 0U) + { + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U)) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + return HAL_TIMEOUT; + } + } + } + + /* Clear the Alarm interrupt pending bit */ + __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; +} + +/** + * @} + */ + +/** @addtogroup RTC_Exported_Functions_Group4 + * @brief Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides functions allowing to + (+) Wait for RTC Time and Date Synchronization + +@endverbatim + * @{ + */ + +/** + * @brief Wait until the RTC Time and Date registers (RTC_TR and RTC_DR) are + * synchronized with RTC APB clock. + * @note The RTC Resynchronization mode is write protected, use the + * __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function. + * @note To read the calendar through the shadow registers after Calendar + * initialization, calendar update or after wakeup from low power modes + * the software must first clear the RSF flag. + * The software must then wait until it is set again before reading + * the calendar, which means that the calendar registers have been + * correctly copied into the RTC_TR and RTC_DR shadow registers. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc) +{ + uint32_t tickstart; + + /* Clear RSF flag */ + hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK; + + tickstart = HAL_GetTick(); + + /* Wait the registers to be synchronised */ + while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + + return HAL_OK; +} + +/** + * @} + */ + +/** @addtogroup RTC_Exported_Functions_Group5 + * @brief Peripheral State functions + * +@verbatim + =============================================================================== + ##### Peripheral State functions ##### + =============================================================================== + [..] + This subsection provides functions allowing to + (+) Get RTC state + +@endverbatim + * @{ + */ +/** + * @brief Return the RTC handle state. + * @param hrtc RTC handle + * @retval HAL state + */ +HAL_RTCStateTypeDef HAL_RTC_GetState(RTC_HandleTypeDef* hrtc) +{ + /* Return RTC handle state */ + return hrtc->State; +} + +/** + * @} + */ +/** + * @} + */ + +/** @addtogroup RTC_Private_Functions + * @{ + */ +/** + * @brief Enter the RTC Initialization mode. + * @note The RTC Initialization mode is write protected, use the + * __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc) +{ + uint32_t tickstart; + + /* Check if the Initialization mode is set */ + if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) + { + /* Set the Initialization mode */ + hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK; + + tickstart = HAL_GetTick(); + /* Wait till RTC is in INIT state and if Time out is reached exit */ + while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + return HAL_TIMEOUT; + } + } + } + + return HAL_OK; +} + + +/** + * @brief Convert a 2 digit decimal to BCD format. + * @param Value Byte to be converted + * @retval Converted byte + */ +uint8_t RTC_ByteToBcd2(uint8_t Value) +{ + uint32_t bcdhigh = 0U; + uint8_t Param = Value; + + while(Param >= 10U) + { + bcdhigh++; + Param -= 10U; + } + + return ((uint8_t)(bcdhigh << 4U) | Param); +} + +/** + * @brief Convert from 2 digit BCD to Binary. + * @param Value BCD value to be converted + * @retval Converted word + */ +uint8_t RTC_Bcd2ToByte(uint8_t Value) +{ + uint32_t tmp; + tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U; + return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU)); +} + +/** + * @} + */ + +#endif /* HAL_RTC_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c new file mode 100644 index 0000000..5fcee17 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c @@ -0,0 +1,1912 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_rtc_ex.c + * @author MCD Application Team + * @brief Extended RTC HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Real Time Clock (RTC) Extended peripheral: + * + RTC Time Stamp functions + * + RTC Tamper functions + * + RTC Wake-up functions + * + Extended Control functions + * + Extended RTC features functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + (+) Enable the RTC domain access. + (+) Configure the RTC Prescaler (Asynchronous and Synchronous) and RTC hour + format using the HAL_RTC_Init() function. + + *** RTC Wakeup configuration *** + ================================ + [..] + (+) To configure the RTC Wakeup Clock source and Counter use the HAL_RTCEx_SetWakeUpTimer() + function. You can also configure the RTC Wakeup timer with interrupt mode + using the HAL_RTCEx_SetWakeUpTimer_IT() function. + (+) To read the RTC WakeUp Counter register, use the HAL_RTCEx_GetWakeUpTimer() + function. + + *** Outputs configuration *** + ============================= + [..] The RTC has 2 different outputs: + (+) RTC_ALARM: this output is used to manage the RTC Alarm A, Alarm B + and WaKeUp signals. + To output the selected RTC signal, use the HAL_RTC_Init() function. + (+) RTC_CALIB: this output is 512Hz signal or 1Hz. + To enable the RTC_CALIB, use the HAL_RTCEx_SetCalibrationOutPut() function. + (+) Two pins can be used as RTC_ALARM or RTC_CALIB (PC13, PB2) managed on + the RTC_OR register. + (+) When the RTC_CALIB or RTC_ALARM output is selected, the RTC_OUT pin is + automatically configured in output alternate function. + + *** Smooth digital Calibration configuration *** + ================================================ + [..] + (+) Configure the RTC Original Digital Calibration Value and the corresponding + calibration cycle period (32s,16s and 8s) using the HAL_RTCEx_SetSmoothCalib() + function. + + *** TimeStamp configuration *** + =============================== + [..] + (+) Enable the RTC TimeStamp using the HAL_RTCEx_SetTimeStamp() function. + You can also configure the RTC TimeStamp with interrupt mode using the + HAL_RTCEx_SetTimeStamp_IT() function. + (+) To read the RTC TimeStamp Time and Date register, use the HAL_RTCEx_GetTimeStamp() + function. + + *** Internal TimeStamp configuration *** + =============================== + [..] + (+) Enable the RTC internal TimeStamp using the HAL_RTCEx_SetInternalTimeStamp() function. + User has to check internal timestamp occurrence using __HAL_RTC_INTERNAL_TIMESTAMP_GET_FLAG. + (+) To read the RTC TimeStamp Time and Date register, use the HAL_RTCEx_GetTimeStamp() + function. + + *** Tamper configuration *** + ============================ + [..] + (+) Enable the RTC Tamper and configure the Tamper filter count, trigger Edge + or Level according to the Tamper filter (if equal to 0 Edge else Level) + value, sampling frequency, NoErase, MaskFlag, precharge or discharge and + Pull-UP using the HAL_RTCEx_SetTamper() function. You can configure RTC Tamper + with interrupt mode using HAL_RTCEx_SetTamper_IT() function. + (+) The default configuration of the Tamper erases the backup registers. To avoid + erase, enable the NoErase field on the RTC_TAMPCR register. + + *** Backup Data Registers configuration *** + =========================================== + [..] + (+) To write to the RTC Backup Data registers, use the HAL_RTCEx_BKUPWrite() + function. + (+) To read the RTC Backup Data registers, use the HAL_RTCEx_BKUPRead() + function. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup RTCEx + * @brief RTC Extended HAL module driver + * @{ + */ + +#ifdef HAL_RTC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/** @defgroup RTCEx_Private_Constants RTCEx Private Constants + * @{ + */ +#if defined(RTC_TAMPER1_SUPPORT) && defined(RTC_TAMPER3_SUPPORT) +#define RTC_TAMPCR_MASK ((uint32_t)RTC_TAMPCR_TAMPTS |\ + (uint32_t)RTC_TAMPCR_TAMPFREQ | (uint32_t)RTC_TAMPCR_TAMPFLT | (uint32_t)RTC_TAMPCR_TAMPPRCH |\ + (uint32_t)RTC_TAMPCR_TAMPPUDIS | (uint32_t)RTC_TAMPCR_TAMPIE |\ + (uint32_t)RTC_TAMPCR_TAMP1IE | (uint32_t)RTC_TAMPCR_TAMP1NOERASE | (uint32_t)RTC_TAMPCR_TAMP1MF |\ + (uint32_t)RTC_TAMPCR_TAMP2IE | (uint32_t)RTC_TAMPCR_TAMP2NOERASE | (uint32_t)RTC_TAMPCR_TAMP2MF |\ + (uint32_t)RTC_TAMPCR_TAMP3IE | (uint32_t)RTC_TAMPCR_TAMP3NOERASE | (uint32_t)RTC_TAMPCR_TAMP3MF) +#elif defined(RTC_TAMPER1_SUPPORT) +#define RTC_TAMPCR_MASK ((uint32_t)RTC_TAMPCR_TAMPTS |\ + (uint32_t)RTC_TAMPCR_TAMPFREQ | (uint32_t)RTC_TAMPCR_TAMPFLT | (uint32_t)RTC_TAMPCR_TAMPPRCH |\ + (uint32_t)RTC_TAMPCR_TAMPPUDIS | (uint32_t)RTC_TAMPCR_TAMPIE |\ + (uint32_t)RTC_TAMPCR_TAMP1IE | (uint32_t)RTC_TAMPCR_TAMP1NOERASE | (uint32_t)RTC_TAMPCR_TAMP1MF |\ + (uint32_t)RTC_TAMPCR_TAMP2IE | (uint32_t)RTC_TAMPCR_TAMP2NOERASE | (uint32_t)RTC_TAMPCR_TAMP2MF) +#elif defined(RTC_TAMPER3_SUPPORT) +#define RTC_TAMPCR_MASK ((uint32_t)RTC_TAMPCR_TAMPTS |\ + (uint32_t)RTC_TAMPCR_TAMPFREQ | (uint32_t)RTC_TAMPCR_TAMPFLT | (uint32_t)RTC_TAMPCR_TAMPPRCH |\ + (uint32_t)RTC_TAMPCR_TAMPPUDIS | (uint32_t)RTC_TAMPCR_TAMPIE |\ + (uint32_t)RTC_TAMPCR_TAMP2IE | (uint32_t)RTC_TAMPCR_TAMP2NOERASE | (uint32_t)RTC_TAMPCR_TAMP2MF |\ + (uint32_t)RTC_TAMPCR_TAMP3IE | (uint32_t)RTC_TAMPCR_TAMP3NOERASE | (uint32_t)RTC_TAMPCR_TAMP3MF) +#else +#define RTC_TAMPCR_MASK ((uint32_t)RTC_TAMPCR_TAMPTS |\ + (uint32_t)RTC_TAMPCR_TAMPFREQ | (uint32_t)RTC_TAMPCR_TAMPFLT | (uint32_t)RTC_TAMPCR_TAMPPRCH |\ + (uint32_t)RTC_TAMPCR_TAMPPUDIS | (uint32_t)RTC_TAMPCR_TAMPIE |\ + (uint32_t)RTC_TAMPCR_TAMP2IE | (uint32_t)RTC_TAMPCR_TAMP2NOERASE | (uint32_t)RTC_TAMPCR_TAMP2MF) +#endif /* RTC_TAMPER1_SUPPORT && RTC_TAMPER3_SUPPORT */ +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @addtogroup RTCEx_Exported_Functions + * @{ + */ + + +/** @addtogroup RTCEx_Exported_Functions_Group1 + * @brief RTC TimeStamp and Tamper functions + * +@verbatim + =============================================================================== + ##### RTC TimeStamp and Tamper functions ##### + =============================================================================== + + [..] This section provides functions allowing to configure TimeStamp feature + +@endverbatim + * @{ + */ + +/** + * @brief Set TimeStamp. + * @note This API must be called before enabling the TimeStamp feature. + * @param hrtc RTC handle + * @param TimeStampEdge Specifies the pin edge on which the TimeStamp is + * activated. + * This parameter can be one of the following values: + * @arg RTC_TIMESTAMPEDGE_RISING: the Time stamp event occurs on the + * rising edge of the related pin. + * @arg RTC_TIMESTAMPEDGE_FALLING: the Time stamp event occurs on the + * falling edge of the related pin. + * @param RTC_TimeStampPin specifies the RTC TimeStamp Pin. + * This parameter can be one of the following values: + * @arg RTC_TIMESTAMPPIN_DEFAULT: PC13 is selected as RTC TimeStamp Pin. + * The RTC TimeStamp Pin is per default PC13, but for reasons of + * compatibility, this parameter is required. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge)); + assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Get the RTC_CR register and clear the bits to be configured */ + tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE)); + + tmpreg|= TimeStampEdge; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Clear the Timestamp Flag */ + __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF); + + /* Clear the Timestamp overrun Flag */ + __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF); + + /* Configure the Time Stamp TSEDGE and Enable bits */ + hrtc->Instance->CR = (uint32_t)tmpreg; + + __HAL_RTC_TIMESTAMP_ENABLE(hrtc); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Set TimeStamp with Interrupt. + * @param hrtc RTC handle + * @note This API must be called before enabling the TimeStamp feature. + * @param TimeStampEdge Specifies the pin edge on which the TimeStamp is + * activated. + * This parameter can be one of the following values: + * @arg RTC_TIMESTAMPEDGE_RISING: the Time stamp event occurs on the + * rising edge of the related pin. + * @arg RTC_TIMESTAMPEDGE_FALLING: the Time stamp event occurs on the + * falling edge of the related pin. + * @param RTC_TimeStampPin Specifies the RTC TimeStamp Pin. + * This parameter can be one of the following values: + * @arg RTC_TIMESTAMPPIN_DEFAULT: PC13 is selected as RTC TimeStamp Pin. + * The RTC TimeStamp Pin is per default PC13, but for reasons of + * compatibility, this parameter is required. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp_IT(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param(IS_TIMESTAMP_EDGE(TimeStampEdge)); + assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Get the RTC_CR register and clear the bits to be configured */ + tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE)); + + tmpreg |= TimeStampEdge; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Clear the Timestamp Flag */ + __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF); + + /* Clear the Timestamp overrun Flag */ + __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF); + + /* Configure the Time Stamp TSEDGE and Enable bits */ + hrtc->Instance->CR = (uint32_t)tmpreg; + + __HAL_RTC_TIMESTAMP_ENABLE(hrtc); + + /* Enable IT timestamp */ + __HAL_RTC_TIMESTAMP_ENABLE_IT(hrtc,RTC_IT_TS); + + /* RTC timestamp Interrupt Configuration: EXTI configuration */ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT(); + + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE(); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Deactivate TimeStamp. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DeactivateTimeStamp(RTC_HandleTypeDef *hrtc) +{ + uint32_t tmpreg; + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* In case of interrupt mode is used, the interrupt source must disabled */ + __HAL_RTC_TIMESTAMP_DISABLE_IT(hrtc, RTC_IT_TS); + + /* Get the RTC_CR register and clear the bits to be configured */ + tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE)); + + /* Configure the Time Stamp TSEDGE and Enable bits */ + hrtc->Instance->CR = (uint32_t)tmpreg; + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +#if defined(RTC_INTERNALTS_SUPPORT) +/** + * @brief Set Internal TimeStamp. + * @note This API must be called before enabling the internal TimeStamp feature. + * @param hrtc pointer to a RTC_HandleTypeDef structure that contains + * the configuration information for RTC. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetInternalTimeStamp(RTC_HandleTypeDef *hrtc) +{ + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Clear the TIMESTAMP Flags */ + __HAL_RTC_INTERNAL_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_ITSF); + + /* Configure the internal Time Stamp Enable bits */ + __HAL_RTC_INTERNAL_TIMESTAMP_ENABLE(hrtc); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Deactivate Internal TimeStamp. + * @param hrtc pointer to a RTC_HandleTypeDef structure that contains + * the configuration information for RTC. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DeactivateInternalTimeStamp(RTC_HandleTypeDef *hrtc) +{ + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Configure the internal Time Stamp Enable bits */ + __HAL_RTC_INTERNAL_TIMESTAMP_DISABLE(hrtc); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} +#endif + +/** + * @brief Get the RTC TimeStamp value. + * @param hrtc RTC handle + * @param sTimeStamp Pointer to Time structure + * @param sTimeStampDate Pointer to Date structure + * @param Format specifies the format of the entered parameters. + * This parameter can be one of the following values: + * @arg RTC_FORMAT_BIN: Binary data format + * @arg RTC_FORMAT_BCD: BCD data format + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_GetTimeStamp(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef* sTimeStamp, RTC_DateTypeDef* sTimeStampDate, uint32_t Format) +{ + uint32_t tmptime, tmpdate; + + /* Check the parameters */ + assert_param(IS_RTC_FORMAT(Format)); + + /* Get the TimeStamp time and date registers values */ + tmptime = (uint32_t)(hrtc->Instance->TSTR & RTC_TR_RESERVED_MASK); + tmpdate = (uint32_t)(hrtc->Instance->TSDR & RTC_DR_RESERVED_MASK); + + /* Fill the Time structure fields with the read parameters */ + sTimeStamp->Hours = (uint8_t)((tmptime & (RTC_TR_HT | RTC_TR_HU)) >> 16U); + sTimeStamp->Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U); + sTimeStamp->Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU)); + sTimeStamp->TimeFormat = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16U); + sTimeStamp->SubSeconds = (uint32_t) hrtc->Instance->TSSSR; + + /* Fill the Date structure fields with the read parameters */ + sTimeStampDate->Year = 0U; + sTimeStampDate->Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> 8U); + sTimeStampDate->Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU)); + sTimeStampDate->WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13U); + + /* Check the input parameters format */ + if(Format == RTC_FORMAT_BIN) + { + /* Convert the TimeStamp structure parameters to Binary format */ + sTimeStamp->Hours = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Hours); + sTimeStamp->Minutes = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Minutes); + sTimeStamp->Seconds = (uint8_t)RTC_Bcd2ToByte(sTimeStamp->Seconds); + + /* Convert the DateTimeStamp structure parameters to Binary format */ + sTimeStampDate->Month = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->Month); + sTimeStampDate->Date = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->Date); + sTimeStampDate->WeekDay = (uint8_t)RTC_Bcd2ToByte(sTimeStampDate->WeekDay); + } + + /* Clear the TIMESTAMP Flags */ + #if defined(RTC_INTERNALTS_SUPPORT) + __HAL_RTC_INTERNAL_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_ITSF); + #endif + + __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF); + + return HAL_OK; +} + +/** + * @brief Set Tamper + * @note By calling this API we disable the tamper interrupt for all tampers. + * @param hrtc RTC handle + * @param sTamper Pointer to Tamper Structure. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetTamper(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param(IS_RTC_TAMPER(sTamper->Tamper)); + assert_param(IS_RTC_TAMPER_TRIGGER(sTamper->Trigger)); + assert_param(IS_RTC_TAMPER_ERASE_MODE(sTamper->NoErase)); + assert_param(IS_RTC_TAMPER_MASKFLAG_STATE(sTamper->MaskFlag)); + assert_param(IS_RTC_TAMPER_FILTER(sTamper->Filter)); + assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(sTamper->SamplingFrequency)); + assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(sTamper->PrechargeDuration)); + assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp)); + assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Configure the tamper trigger */ + if(sTamper->Trigger != RTC_TAMPERTRIGGER_RISINGEDGE) + { + sTamper->Trigger = (uint32_t)(sTamper->Tamper << 1U); + } + + if(sTamper->NoErase != RTC_TAMPER_ERASE_BACKUP_ENABLE) + { + sTamper->NoErase = 0U; +#if defined(RTC_TAMPER1_SUPPORT) + if((sTamper->Tamper & RTC_TAMPER_1) != 0U) + { + sTamper->NoErase |= RTC_TAMPCR_TAMP1NOERASE; + } +#endif /* RTC_TAMPER1_SUPPORT */ + if((sTamper->Tamper & RTC_TAMPER_2) != 0U) + { + sTamper->NoErase |= RTC_TAMPCR_TAMP2NOERASE; + } +#if defined(RTC_TAMPER3_SUPPORT) + if((sTamper->Tamper & RTC_TAMPER_3) != 0U) + { + sTamper->NoErase |= RTC_TAMPCR_TAMP3NOERASE; + } +#endif /* RTC_TAMPER3_SUPPORT */ + } + + if(sTamper->MaskFlag != RTC_TAMPERMASK_FLAG_DISABLE) + { + sTamper->MaskFlag = 0U; +#if defined(RTC_TAMPER1_SUPPORT) + if((sTamper->Tamper & RTC_TAMPER_1) != 0U) + { + sTamper->MaskFlag |= RTC_TAMPCR_TAMP1MF; + } +#endif /* RTC_TAMPER1_SUPPORT */ + if((sTamper->Tamper & RTC_TAMPER_2) != 0U) + { + sTamper->MaskFlag |= RTC_TAMPCR_TAMP2MF; + } +#if defined(RTC_TAMPER3_SUPPORT) + if((sTamper->Tamper & RTC_TAMPER_3) != 0U) + { + sTamper->MaskFlag |= RTC_TAMPCR_TAMP3MF; + } +#endif /* RTC_TAMPER3_SUPPORT */ + } + + /* Configure the RTC_TAMPCR register */ + tmpreg = (uint32_t)((uint32_t)sTamper->Tamper | (uint32_t)sTamper->Trigger | (uint32_t)sTamper->NoErase |\ + (uint32_t)sTamper->MaskFlag | (uint32_t)sTamper->Filter | (uint32_t)sTamper->SamplingFrequency |\ + (uint32_t)sTamper->PrechargeDuration | (uint32_t)sTamper->TamperPullUp | (uint32_t)sTamper->TimeStampOnTamperDetection); + + hrtc->Instance->TAMPCR &= (uint32_t)~((uint32_t)sTamper->Tamper | (uint32_t)(sTamper->Tamper << 1) | RTC_TAMPCR_MASK); + + hrtc->Instance->TAMPCR |= tmpreg; + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Set Tamper with interrupt. + * @note By calling this API we force the tamper interrupt for all tampers. + * @param hrtc RTC handle + * @param sTamper Pointer to RTC Tamper. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetTamper_IT(RTC_HandleTypeDef *hrtc, RTC_TamperTypeDef* sTamper) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param( IS_RTC_TAMPER(sTamper->Tamper)); + assert_param(IS_RTC_TAMPER_INTERRUPT(sTamper->Interrupt)); + assert_param( IS_RTC_TAMPER_TRIGGER(sTamper->Trigger)); + assert_param(IS_RTC_TAMPER_ERASE_MODE(sTamper->NoErase)); + assert_param(IS_RTC_TAMPER_MASKFLAG_STATE(sTamper->MaskFlag)); + assert_param(IS_RTC_TAMPER_FILTER(sTamper->Filter)); + assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(sTamper->SamplingFrequency)); + assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(sTamper->PrechargeDuration)); + assert_param(IS_RTC_TAMPER_PULLUP_STATE(sTamper->TamperPullUp)); + assert_param(IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION(sTamper->TimeStampOnTamperDetection)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Configure the tamper trigger */ + if(sTamper->Trigger != RTC_TAMPERTRIGGER_RISINGEDGE) + { + sTamper->Trigger = (uint32_t)(sTamper->Tamper << 1U); + } + + if(sTamper->NoErase != RTC_TAMPER_ERASE_BACKUP_ENABLE) + { + sTamper->NoErase = 0U; +#if defined(RTC_TAMPER1_SUPPORT) + if((sTamper->Tamper & RTC_TAMPER_1) != 0U) + { + sTamper->NoErase |= RTC_TAMPCR_TAMP1NOERASE; + } +#endif /* RTC_TAMPER1_SUPPORT */ + if((sTamper->Tamper & RTC_TAMPER_2) != 0U) + { + sTamper->NoErase |= RTC_TAMPCR_TAMP2NOERASE; + } +#if defined(RTC_TAMPER3_SUPPORT) + if((sTamper->Tamper & RTC_TAMPER_3) != 0U) + { + sTamper->NoErase |= RTC_TAMPCR_TAMP3NOERASE; + } +#endif /* RTC_TAMPER3_SUPPORT */ + } + + if(sTamper->MaskFlag != RTC_TAMPERMASK_FLAG_DISABLE) + { + sTamper->MaskFlag = 0U; +#if defined(RTC_TAMPER1_SUPPORT) + if((sTamper->Tamper & RTC_TAMPER_1) != 0U) + { + sTamper->MaskFlag |= RTC_TAMPCR_TAMP1MF; + } +#endif /* RTC_TAMPER1_SUPPORT */ + if((sTamper->Tamper & RTC_TAMPER_2) != 0U) + { + sTamper->MaskFlag |= RTC_TAMPCR_TAMP2MF; + } +#if defined(RTC_TAMPER3_SUPPORT) + if((sTamper->Tamper & RTC_TAMPER_3) != 0U) + { + sTamper->MaskFlag |= RTC_TAMPCR_TAMP3MF; + } +#endif /* RTC_TAMPER3_SUPPORT */ + } + + /* Configure the RTC_TAMPCR register */ + tmpreg = (uint32_t)((uint32_t)sTamper->Tamper | (uint32_t)sTamper->Interrupt | (uint32_t)sTamper->Trigger | (uint32_t)sTamper->NoErase |\ + (uint32_t)sTamper->MaskFlag | (uint32_t)sTamper->Filter | (uint32_t)sTamper->SamplingFrequency |\ + (uint32_t)sTamper->PrechargeDuration | (uint32_t)sTamper->TamperPullUp | (uint32_t)sTamper->TimeStampOnTamperDetection); + + hrtc->Instance->TAMPCR &= (uint32_t)~((uint32_t)sTamper->Tamper | (uint32_t)(sTamper->Tamper << 1) | RTC_TAMPCR_MASK); + + hrtc->Instance->TAMPCR |= tmpreg; + + /* RTC Tamper Interrupt Configuration: EXTI configuration */ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT(); + + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_RISING_EDGE(); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Deactivate Tamper. + * @param hrtc RTC handle + * @param Tamper Selected tamper pin. + * This parameter can be any combination of RTC_TAMPER_1, RTC_TAMPER_2 and RTC_TAMPER_3. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DeactivateTamper(RTC_HandleTypeDef *hrtc, uint32_t Tamper) +{ + assert_param( IS_RTC_TAMPER(Tamper)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the selected Tamper pin */ + hrtc->Instance->TAMPCR &= ((uint32_t)~Tamper); + +#if defined(RTC_TAMPER1_SUPPORT) + if ((Tamper & RTC_TAMPER_1) != 0U) + { + /* Disable the Tamper1 interrupt */ + hrtc->Instance->TAMPCR &= ((uint32_t)~(RTC_IT_TAMP | RTC_IT_TAMP1)); + } +#endif /* RTC_TAMPER1_SUPPORT */ + if ((Tamper & RTC_TAMPER_2) != 0U) + { + /* Disable the Tamper2 interrupt */ + hrtc->Instance->TAMPCR &= ((uint32_t)~(RTC_IT_TAMP | RTC_IT_TAMP2)); + } +#if defined(RTC_TAMPER3_SUPPORT) + if ((Tamper & RTC_TAMPER_3) != 0U) + { + /* Disable the Tamper3 interrupt */ + hrtc->Instance->TAMPCR &= ((uint32_t)~(RTC_IT_TAMP | RTC_IT_TAMP3)); + } + +#endif /* RTC_TAMPER3_SUPPORT */ + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Handle TimeStamp interrupt request. + * @param hrtc RTC handle + * @retval None + */ +void HAL_RTCEx_TamperTimeStampIRQHandler(RTC_HandleTypeDef *hrtc) +{ + /* Get the TimeStamp interrupt source enable status */ + if(__HAL_RTC_TIMESTAMP_GET_IT_SOURCE(hrtc, RTC_IT_TS) != 0U) + { + /* Get the pending status of the TIMESTAMP Interrupt */ + if(__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSF) != 0U) + { + /* TIMESTAMP callback */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + hrtc->TimeStampEventCallback(hrtc); +#else + HAL_RTCEx_TimeStampEventCallback(hrtc); +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + + /* Clear the TIMESTAMP interrupt pending bit */ + __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF); + } + } + +#if defined(RTC_TAMPER1_SUPPORT) + /* Get the Tamper1 interrupts source enable status */ + if(__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP1) != 0U) + { + /* Get the pending status of the Tamper1 Interrupt */ + if(__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP1F) != 0U) + { + /* Tamper1 callback */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + hrtc->Tamper1EventCallback(hrtc); +#else + HAL_RTCEx_Tamper1EventCallback(hrtc); +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + + /* Clear the Tamper1 interrupt pending bit */ + __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP1F); + } + } +#endif /* RTC_TAMPER1_SUPPORT */ + + + /* Get the Tamper2 interrupts source enable status */ + if(__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP2) != 0U) + { + /* Get the pending status of the Tamper2 Interrupt */ + if(__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP2F) != 0U) + { + /* Tamper2 callback */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + hrtc->Tamper2EventCallback(hrtc); +#else + HAL_RTCEx_Tamper2EventCallback(hrtc); +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + + /* Clear the Tamper2 interrupt pending bit */ + __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP2F); + } + } + +#if defined(RTC_TAMPER3_SUPPORT) + /* Get the Tamper3 interrupts source enable status */ + if(__HAL_RTC_TAMPER_GET_IT_SOURCE(hrtc, RTC_IT_TAMP | RTC_IT_TAMP3) != 0U) + { + /* Get the pending status of the Tamper3 Interrupt */ + if(__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP3F) != 0U) + { + /* Tamper3 callback */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + hrtc->Tamper3EventCallback(hrtc); +#else + HAL_RTCEx_Tamper3EventCallback(hrtc); +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + + /* Clear the Tamper3 interrupt pending bit */ + __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc, RTC_FLAG_TAMP3F); + } + } +#endif /* RTC_TAMPER3_SUPPORT */ + + /* Clear the EXTI's Flag for RTC TimeStamp and Tamper */ + __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG(); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; +} + +/** + * @brief TimeStamp callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTCEx_TimeStampEventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTCEx_TimeStampEventCallback could be implemented in the user file + */ +} + +#if defined(RTC_TAMPER1_SUPPORT) +/** + * @brief Tamper 1 callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTCEx_Tamper1EventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTCEx_Tamper1EventCallback could be implemented in the user file + */ +} +#endif /* RTC_TAMPER1_SUPPORT */ + +/** + * @brief Tamper 2 callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTCEx_Tamper2EventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTCEx_Tamper2EventCallback could be implemented in the user file + */ +} + +#if defined(RTC_TAMPER3_SUPPORT) +/** + * @brief Tamper 3 callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTCEx_Tamper3EventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTCEx_Tamper3EventCallback could be implemented in the user file + */ +} +#endif /* RTC_TAMPER3_SUPPORT */ + +/** + * @brief Handle TimeStamp polling request. + * @param hrtc RTC handle + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_PollForTimeStampEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + + while(__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSF) == 0U) + { + if(__HAL_RTC_TIMESTAMP_GET_FLAG(hrtc, RTC_FLAG_TSOVF) != 0U) + { + /* Clear the TIMESTAMP OverRun Flag */ + __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF); + + /* Change TIMESTAMP state */ + hrtc->State = HAL_RTC_STATE_ERROR; + + return HAL_ERROR; + } + + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U)) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + return HAL_TIMEOUT; + } + } + } + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; +} + +#if defined(RTC_TAMPER1_SUPPORT) +/** + * @brief Handle Tamper 1 Polling. + * @param hrtc RTC handle + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_PollForTamper1Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + + /* Get the status of the Interrupt */ + while(__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP1F)== 0U) + { + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U)) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + return HAL_TIMEOUT; + } + } + } + + /* Clear the Tamper Flag */ + __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc,RTC_FLAG_TAMP1F); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; +} +#endif /* RTC_TAMPER1_SUPPORT */ + +/** + * @brief Handle Tamper 2 Polling. + * @param hrtc RTC handle + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_PollForTamper2Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + + /* Get the status of the Interrupt */ + while(__HAL_RTC_TAMPER_GET_FLAG(hrtc, RTC_FLAG_TAMP2F) == 0U) + { + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U)) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + return HAL_TIMEOUT; + } + } + } + + /* Clear the Tamper Flag */ + __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc,RTC_FLAG_TAMP2F); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; +} + +#if defined(RTC_TAMPER3_SUPPORT) +/** + * @brief Handle Tamper 3 Polling. + * @param hrtc RTC handle + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_PollForTamper3Event(RTC_HandleTypeDef *hrtc, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + + /* Get the status of the Interrupt */ + while(__HAL_RTC_TAMPER_GET_FLAG(hrtc,RTC_FLAG_TAMP3F) == 0U) + { + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U)) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + return HAL_TIMEOUT; + } + } + } + + /* Clear the Tamper Flag */ + __HAL_RTC_TAMPER_CLEAR_FLAG(hrtc,RTC_FLAG_TAMP3F); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; +} +#endif /* RTC_TAMPER3_SUPPORT */ + +/** + * @} + */ + +/** @addtogroup RTCEx_Exported_Functions_Group2 + * @brief RTC Wake-up functions + * +@verbatim + =============================================================================== + ##### RTC Wake-up functions ##### + =============================================================================== + + [..] This section provides functions allowing to configure Wake-up feature + +@endverbatim + * @{ + */ + +/** + * @brief Set wake up timer. + * @param hrtc RTC handle + * @param WakeUpCounter Wake up counter + * @param WakeUpClock Wake up clock + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock)); + assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /*Check RTC WUTWF flag is reset only when wake up timer enabled*/ + if((hrtc->Instance->CR & RTC_CR_WUTE) != 0U){ + tickstart = HAL_GetTick(); + + /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */ + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + } + + __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc); + + tickstart = HAL_GetTick(); + + /* Wait till RTC WUTWF flag is set and if Time out is reached exit */ + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + + /* Clear the Wakeup Timer clock source bits in CR register */ + hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL; + + /* Configure the clock source */ + hrtc->Instance->CR |= (uint32_t)WakeUpClock; + + /* Configure the Wakeup Timer counter */ + hrtc->Instance->WUTR = (uint32_t)WakeUpCounter; + + /* Enable the Wakeup Timer */ + __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Set wake up timer with interrupt. + * @param hrtc RTC handle + * @param WakeUpCounter Wake up counter + * @param WakeUpClock Wake up clock + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock)); + assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /*Check RTC WUTWF flag is reset only when wake up timer enabled*/ + if((hrtc->Instance->CR & RTC_CR_WUTE) != 0U){ + tickstart = HAL_GetTick(); + + /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */ + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 1U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + } + /* Disable the Wake-Up timer */ + __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc); + + /* Clear flag Wake-Up */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF); + + tickstart = HAL_GetTick(); + + /* Wait till RTC WUTWF flag is set and if Time out is reached exit */ + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + + /* Configure the Wakeup Timer counter */ + hrtc->Instance->WUTR = (uint32_t)WakeUpCounter; + + /* Clear the Wakeup Timer clock source bits in CR register */ + hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL; + + /* Configure the clock source */ + hrtc->Instance->CR |= (uint32_t)WakeUpClock; + + /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */ + __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT(); + + __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE(); + + /* Configure the Interrupt in the RTC_CR register */ + __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT); + + /* Enable the Wakeup Timer */ + __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Deactivate wake up timer counter. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc) +{ + uint32_t tickstart; + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Disable the Wakeup Timer */ + __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc); + + /* In case of interrupt mode is used, the interrupt source must disabled */ + __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT); + + tickstart = HAL_GetTick(); + /* Wait till RTC WUTWF flag is set and if Time out is reached exit */ + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Get wake up timer counter. + * @param hrtc RTC handle + * @retval Counter value + */ +uint32_t HAL_RTCEx_GetWakeUpTimer(RTC_HandleTypeDef *hrtc) +{ + /* Get the counter value */ + return ((uint32_t)(hrtc->Instance->WUTR & RTC_WUTR_WUT)); +} + +/** + * @brief Handle Wake Up Timer interrupt request. + * @param hrtc RTC handle + * @retval None + */ +void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc) +{ + /* Get the pending status of the WAKEUPTIMER Interrupt */ + if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U) + { + /* WAKEUPTIMER callback */ +#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) + hrtc->WakeUpTimerEventCallback(hrtc); +#else + HAL_RTCEx_WakeUpTimerEventCallback(hrtc); +#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */ + + /* Clear the WAKEUPTIMER interrupt pending bit */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF); + } + + /* Clear the EXTI's line Flag for RTC WakeUpTimer */ + __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; +} + +/** + * @brief Wake Up Timer callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTCEx_WakeUpTimerEventCallback could be implemented in the user file + */ +} + + +/** + * @brief Handle Wake Up Timer Polling. + * @param hrtc RTC handle + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_PollForWakeUpTimerEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) == 0U) + { + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U)) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + return HAL_TIMEOUT; + } + } + } + + /* Clear the WAKEUPTIMER Flag */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; +} + +/** + * @} + */ + + +/** @addtogroup RTCEx_Exported_Functions_Group3 + * @brief Extended Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Extended Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides functions allowing to + (+) Write a data in a specified RTC Backup data register + (+) Read a data in a specified RTC Backup data register + (+) Set the Coarse calibration parameters. + (+) Deactivate the Coarse calibration parameters + (+) Set the Smooth calibration parameters. + (+) Configure the Synchronization Shift Control Settings. + (+) Configure the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz). + (+) Deactivate the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz). + (+) Enable the RTC reference clock detection. + (+) Disable the RTC reference clock detection. + (+) Enable the Bypass Shadow feature. + (+) Disable the Bypass Shadow feature. + +@endverbatim + * @{ + */ + +/** + * @brief Write a data in a specified RTC Backup data register. + * @param hrtc RTC handle + * @param BackupRegister RTC Backup data Register number. + * This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to + * specify the register. + * @param Data Data to be written in the specified RTC Backup data register. + * @retval None + */ +void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data) +{ + uint32_t tmp; + + /* Check the parameters */ + assert_param(IS_RTC_BKP(BackupRegister)); + + tmp = (uint32_t)&(hrtc->Instance->BKP0R); + tmp += (BackupRegister * 4U); + + /* Write the specified register */ + *(__IO uint32_t *)tmp = (uint32_t)Data; +} + +/** + * @brief Reads data from the specified RTC Backup data Register. + * @param hrtc RTC handle + * @param BackupRegister RTC Backup data Register number. + * This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to + * specify the register. + * @retval Read value + */ +uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister) +{ + uint32_t tmp; + + /* Check the parameters */ + assert_param(IS_RTC_BKP(BackupRegister)); + + tmp = (uint32_t)&(hrtc->Instance->BKP0R); + tmp += (BackupRegister * 4U); + + /* Read the specified register */ + return (*(__IO uint32_t *)tmp); +} + +/** + * @brief Set the Smooth calibration parameters. + * @param hrtc RTC handle + * @param SmoothCalibPeriod Select the Smooth Calibration Period. + * This parameter can be can be one of the following values : + * @arg RTC_SMOOTHCALIB_PERIOD_32SEC: The smooth calibration period is 32s. + * @arg RTC_SMOOTHCALIB_PERIOD_16SEC: The smooth calibration period is 16s. + * @arg RTC_SMOOTHCALIB_PERIOD_8SEC: The smooth calibration period is 8s. + * @param SmoothCalibPlusPulses Select to Set or reset the CALP bit. + * This parameter can be one of the following values: + * @arg RTC_SMOOTHCALIB_PLUSPULSES_SET: Add one RTCCLK pulse every 2*11 pulses. + * @arg RTC_SMOOTHCALIB_PLUSPULSES_RESET: No RTCCLK pulses are added. + * @param SmoothCalibMinusPulsesValue Select the value of CALM[8:0] bits. + * This parameter can be one any value from 0 to 0x000001FF. + * @note To deactivate the smooth calibration, the field SmoothCalibPlusPulses + * must be equal to SMOOTHCALIB_PLUSPULSES_RESET and the field + * SmoothCalibMinusPulsesValue mut be equal to 0. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetSmoothCalib(RTC_HandleTypeDef* hrtc, uint32_t SmoothCalibPeriod, uint32_t SmoothCalibPlusPulses, uint32_t SmoothCalibMinusPulsesValue) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(SmoothCalibPeriod)); + assert_param(IS_RTC_SMOOTH_CALIB_PLUS(SmoothCalibPlusPulses)); + assert_param(IS_RTC_SMOOTH_CALIB_MINUS(SmoothCalibMinusPulsesValue)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* check if a calibration is pending*/ + if((hrtc->Instance->ISR & RTC_ISR_RECALPF) != 0U) + { + tickstart = HAL_GetTick(); + + /* check if a calibration is pending*/ + while((hrtc->Instance->ISR & RTC_ISR_RECALPF) != 0U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + } + + /* Configure the Smooth calibration settings */ + hrtc->Instance->CALR = (uint32_t)((uint32_t)SmoothCalibPeriod | (uint32_t)SmoothCalibPlusPulses | (uint32_t)SmoothCalibMinusPulsesValue); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Configure the Synchronization Shift Control Settings. + * @note When REFCKON is set, firmware must not write to Shift control register. + * @param hrtc RTC handle + * @param ShiftAdd1S Select to add or not 1 second to the time calendar. + * This parameter can be one of the following values : + * @arg RTC_SHIFTADD1S_SET: Add one second to the clock calendar. + * @arg RTC_SHIFTADD1S_RESET: No effect. + * @param ShiftSubFS Select the number of Second Fractions to substitute. + * This parameter can be one any value from 0 to 0x7FFF. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetSynchroShift(RTC_HandleTypeDef* hrtc, uint32_t ShiftAdd1S, uint32_t ShiftSubFS) +{ + uint32_t tickstart; + + /* Check the parameters */ + assert_param(IS_RTC_SHIFT_ADD1S(ShiftAdd1S)); + assert_param(IS_RTC_SHIFT_SUBFS(ShiftSubFS)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + tickstart = HAL_GetTick(); + + /* Wait until the shift is completed*/ + while((hrtc->Instance->ISR & RTC_ISR_SHPF) != 0U) + { + if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_TIMEOUT; + } + } + + /* Check if the reference clock detection is disabled */ + if((hrtc->Instance->CR & RTC_CR_REFCKON) == 0U) + { + /* Configure the Shift settings */ + hrtc->Instance->SHIFTR = (uint32_t)(uint32_t)(ShiftSubFS) | (uint32_t)(ShiftAdd1S); + + /* If RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */ + if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U) + { + if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + hrtc->State = HAL_RTC_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_ERROR; + } + } + } + else + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_ERROR; + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Configure the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz). + * @param hrtc RTC handle + * @param CalibOutput : Select the Calibration output Selection . + * This parameter can be one of the following values: + * @arg RTC_CALIBOUTPUT_512HZ: A signal has a regular waveform at 512Hz. + * @arg RTC_CALIBOUTPUT_1HZ: A signal has a regular waveform at 1Hz. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetCalibrationOutPut(RTC_HandleTypeDef* hrtc, uint32_t CalibOutput) +{ + /* Check the parameters */ + assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput)); + + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Clear flags before config */ + hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL; + + /* Configure the RTC_CR register */ + hrtc->Instance->CR |= (uint32_t)CalibOutput; + + __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Deactivate the Calibration Pinout (RTC_CALIB) Selection (1Hz or 512Hz). + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DeactivateCalibrationOutPut(RTC_HandleTypeDef* hrtc) +{ + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + __HAL_RTC_CALIBRATION_OUTPUT_DISABLE(hrtc); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Enable the RTC reference clock detection. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_SetRefClock(RTC_HandleTypeDef* hrtc) +{ + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Set Initialization mode */ + if(RTC_EnterInitMode(hrtc) != HAL_OK) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Set RTC state*/ + hrtc->State = HAL_RTC_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_ERROR; + } + else + { + __HAL_RTC_CLOCKREF_DETECTION_ENABLE(hrtc); + + /* Exit Initialization mode */ + hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Disable the RTC reference clock detection. + * @param hrtc RTC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DeactivateRefClock(RTC_HandleTypeDef* hrtc) +{ + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Set Initialization mode */ + if(RTC_EnterInitMode(hrtc) != HAL_OK) + { + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Set RTC state*/ + hrtc->State = HAL_RTC_STATE_ERROR; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_ERROR; + } + else + { + __HAL_RTC_CLOCKREF_DETECTION_DISABLE(hrtc); + + /* Exit Initialization mode */ + hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Enable the Bypass Shadow feature. + * @param hrtc RTC handle + * @note When the Bypass Shadow is enabled the calendar value are taken + * directly from the Calendar counter. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef* hrtc) +{ + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Set the BYPSHAD bit */ + hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD; + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @brief Disable the Bypass Shadow feature. + * @param hrtc RTC handle + * @note When the Bypass Shadow is enabled the calendar value are taken + * directly from the Calendar counter. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_DisableBypassShadow(RTC_HandleTypeDef* hrtc) +{ + /* Process Locked */ + __HAL_LOCK(hrtc); + + hrtc->State = HAL_RTC_STATE_BUSY; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Reset the BYPSHAD bit */ + hrtc->Instance->CR &= ((uint8_t)~RTC_CR_BYPSHAD); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hrtc); + + return HAL_OK; +} + +/** + * @} + */ + +/** @addtogroup RTCEx_Exported_Functions_Group4 + * @brief Extended features functions + * +@verbatim + =============================================================================== + ##### Extended features functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) RTC Alram B callback + (+) RTC Poll for Alarm B request + +@endverbatim + * @{ + */ + +/** + * @brief Alarm B callback. + * @param hrtc RTC handle + * @retval None + */ +__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hrtc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file + */ +} + +/** + * @brief Handle Alarm B Polling request. + * @param hrtc RTC handle + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RTCEx_PollForAlarmBEvent(RTC_HandleTypeDef *hrtc, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + + while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) == 0U) + { + if(Timeout != HAL_MAX_DELAY) + { + if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U)) + { + hrtc->State = HAL_RTC_STATE_TIMEOUT; + return HAL_TIMEOUT; + } + } + } + + /* Clear the Alarm Flag */ + __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF); + + /* Change RTC state */ + hrtc->State = HAL_RTC_STATE_READY; + + return HAL_OK; +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_RTC_MODULE_ENABLED */ +/** + * @} + */ + + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_sai.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_sai.c new file mode 100644 index 0000000..9242715 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_sai.c @@ -0,0 +1,2746 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_sai.c + * @author MCD Application Team + * @brief SAI HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Serial Audio Interface (SAI) peripheral: + * + Initialization/de-initialization functions + * + I/O operation functions + * + Peripheral Control functions + * + Peripheral State functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + + [..] + The SAI HAL driver can be used as follows: + + (#) Declare a SAI_HandleTypeDef handle structure (eg. SAI_HandleTypeDef hsai). + (#) Initialize the SAI low level resources by implementing the HAL_SAI_MspInit() API: + (##) Enable the SAI interface clock. + (##) SAI pins configuration: + (+++) Enable the clock for the SAI GPIOs. + (+++) Configure these SAI pins as alternate function pull-up. + (##) NVIC configuration if you need to use interrupt process (HAL_SAI_Transmit_IT() + and HAL_SAI_Receive_IT() APIs): + (+++) Configure the SAI interrupt priority. + (+++) Enable the NVIC SAI IRQ handle. + + (##) DMA Configuration if you need to use DMA process (HAL_SAI_Transmit_DMA() + and HAL_SAI_Receive_DMA() APIs): + (+++) Declare a DMA handle structure for the Tx/Rx stream. + (+++) Enable the DMAx interface clock. + (+++) Configure the declared DMA handle structure with the required Tx/Rx parameters. + (+++) Configure the DMA Tx/Rx Stream. + (+++) Associate the initialized DMA handle to the SAI DMA Tx/Rx handle. + (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on the + DMA Tx/Rx Stream. + + (#) The initialization can be done by two ways + (##) Expert mode : Initialize the structures Init, FrameInit and SlotInit and call HAL_SAI_Init(). + (##) Simplified mode : Initialize the high part of Init Structure and call HAL_SAI_InitProtocol(). + + [..] + (@) The specific SAI interrupts (FIFO request and Overrun underrun interrupt) + will be managed using the macros __HAL_SAI_ENABLE_IT() and __HAL_SAI_DISABLE_IT() + inside the transmit and receive process. + [..] + (@) Make sure that either: + (+@) PLLSAI1CLK output is configured or + (+@) PLLSAI2CLK output is configured or + (+@) PLLSAI3CLK output is configured or + (+@) External clock source is configured after setting correctly + the define constant EXTERNAL_SAI1_CLOCK_VALUE or EXTERNAL_SAI2_CLOCK_VALUE in the stm32wbxx_hal_conf.h file. + + [..] + (@) In master Tx mode: enabling the audio block immediately generates the bit clock + for the external slaves even if there is no data in the FIFO, However FS signal + generation is conditioned by the presence of data in the FIFO. + + [..] + (@) In master Rx mode: enabling the audio block immediately generates the bit clock + and FS signal for the external slaves. + + [..] + (@) It is mandatory to respect the following conditions in order to avoid bad SAI behavior: + (+@) First bit Offset <= (SLOT size - Data size) + (+@) Data size <= SLOT size + (+@) Number of SLOT x SLOT size = Frame length + (+@) The number of slots should be even when SAI_FS_CHANNEL_IDENTIFICATION is selected. + + [..] + (@) PDM interface can be activated through HAL_SAI_Init function. + Please note that PDM interface is only available for SAI1 sub-block A. + PDM microphone delays can be tuned with HAL_SAIEx_ConfigPdmMicDelay function. + + [..] + Three operation modes are available within this driver : + + *** Polling mode IO operation *** + ================================= + [..] + (+) Send an amount of data in blocking mode using HAL_SAI_Transmit() + (+) Receive an amount of data in blocking mode using HAL_SAI_Receive() + + *** Interrupt mode IO operation *** + =================================== + [..] + (+) Send an amount of data in non-blocking mode using HAL_SAI_Transmit_IT() + (+) At transmission end of transfer HAL_SAI_TxCpltCallback() is executed and user can + add his own code by customization of function pointer HAL_SAI_TxCpltCallback() + (+) Receive an amount of data in non-blocking mode using HAL_SAI_Receive_IT() + (+) At reception end of transfer HAL_SAI_RxCpltCallback() is executed and user can + add his own code by customization of function pointer HAL_SAI_RxCpltCallback() + (+) In case of flag error, HAL_SAI_ErrorCallback() function is executed and user can + add his own code by customization of function pointer HAL_SAI_ErrorCallback() + + *** DMA mode IO operation *** + ============================= + [..] + (+) Send an amount of data in non-blocking mode (DMA) using HAL_SAI_Transmit_DMA() + (+) At transmission end of transfer HAL_SAI_TxCpltCallback() is executed and user can + add his own code by customization of function pointer HAL_SAI_TxCpltCallback() + (+) Receive an amount of data in non-blocking mode (DMA) using HAL_SAI_Receive_DMA() + (+) At reception end of transfer HAL_SAI_RxCpltCallback() is executed and user can + add his own code by customization of function pointer HAL_SAI_RxCpltCallback() + (+) In case of flag error, HAL_SAI_ErrorCallback() function is executed and user can + add his own code by customization of function pointer HAL_SAI_ErrorCallback() + (+) Pause the DMA Transfer using HAL_SAI_DMAPause() + (+) Resume the DMA Transfer using HAL_SAI_DMAResume() + (+) Stop the DMA Transfer using HAL_SAI_DMAStop() + + *** SAI HAL driver additional function list *** + =============================================== + [..] + Below the list the others API available SAI HAL driver : + + (+) HAL_SAI_EnableTxMuteMode(): Enable the mute in tx mode + (+) HAL_SAI_DisableTxMuteMode(): Disable the mute in tx mode + (+) HAL_SAI_EnableRxMuteMode(): Enable the mute in Rx mode + (+) HAL_SAI_DisableRxMuteMode(): Disable the mute in Rx mode + (+) HAL_SAI_FlushRxFifo(): Flush the rx fifo. + (+) HAL_SAI_Abort(): Abort the current transfer + + *** SAI HAL driver macros list *** + ================================== + [..] + Below the list of most used macros in SAI HAL driver : + + (+) __HAL_SAI_ENABLE(): Enable the SAI peripheral + (+) __HAL_SAI_DISABLE(): Disable the SAI peripheral + (+) __HAL_SAI_ENABLE_IT(): Enable the specified SAI interrupts + (+) __HAL_SAI_DISABLE_IT(): Disable the specified SAI interrupts + (+) __HAL_SAI_GET_IT_SOURCE(): Check if the specified SAI interrupt source is + enabled or disabled + (+) __HAL_SAI_GET_FLAG(): Check whether the specified SAI flag is set or not + + *** Callback registration *** + ============================= + [..] + The compilation define USE_HAL_SAI_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + Use functions HAL_SAI_RegisterCallback() to register a user callback. + + [..] + Function HAL_SAI_RegisterCallback() allows to register following callbacks: + (+) RxCpltCallback : SAI receive complete. + (+) RxHalfCpltCallback : SAI receive half complete. + (+) TxCpltCallback : SAI transmit complete. + (+) TxHalfCpltCallback : SAI transmit half complete. + (+) ErrorCallback : SAI error. + (+) MspInitCallback : SAI MspInit. + (+) MspDeInitCallback : SAI MspDeInit. + [..] + This function takes as parameters the HAL peripheral handle, the callback ID + and a pointer to the user callback function. + + [..] + Use function HAL_SAI_UnRegisterCallback() to reset a callback to the default + weak (surcharged) function. + HAL_SAI_UnRegisterCallback() takes as parameters the HAL peripheral handle, + and the callback ID. + [..] + This function allows to reset following callbacks: + (+) RxCpltCallback : SAI receive complete. + (+) RxHalfCpltCallback : SAI receive half complete. + (+) TxCpltCallback : SAI transmit complete. + (+) TxHalfCpltCallback : SAI transmit half complete. + (+) ErrorCallback : SAI error. + (+) MspInitCallback : SAI MspInit. + (+) MspDeInitCallback : SAI MspDeInit. + + [..] + By default, after the HAL_SAI_Init and if the state is HAL_SAI_STATE_RESET + all callbacks are reset to the corresponding legacy weak (surcharged) functions: + examples HAL_SAI_RxCpltCallback(), HAL_SAI_ErrorCallback(). + Exception done for MspInit and MspDeInit callbacks that are respectively + reset to the legacy weak (surcharged) functions in the HAL_SAI_Init + and HAL_SAI_DeInit only when these callbacks are null (not registered beforehand). + If not, MspInit or MspDeInit are not null, the HAL_SAI_Init and HAL_SAI_DeInit + keep and use the user MspInit/MspDeInit callbacks (registered beforehand). + + [..] + Callbacks can be registered/unregistered in READY state only. + Exception done for MspInit/MspDeInit callbacks that can be registered/unregistered + in READY or RESET state, thus registered (user) MspInit/DeInit callbacks can be used + during the Init/DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using HAL_SAI_RegisterCallback before calling HAL_SAI_DeInit + or HAL_SAI_Init function. + + [..] + When the compilation define USE_HAL_SAI_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registering feature is not available + and weak (surcharged) callbacks are used. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +#ifdef HAL_SAI_MODULE_ENABLED + +#if defined (SAI1) + +/** @defgroup SAI SAI + * @brief SAI HAL module driver + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/** @defgroup SAI_Private_Typedefs SAI Private Typedefs + * @{ + */ +typedef enum +{ + SAI_MODE_DMA, + SAI_MODE_IT +} SAI_ModeTypedef; +/** + * @} + */ + +/* Private define ------------------------------------------------------------*/ +/** @defgroup SAI_Private_Constants SAI Private Constants + * @{ + */ +#define SAI_DEFAULT_TIMEOUT 4U +#define SAI_LONG_TIMEOUT 1000U +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup SAI_Private_Functions SAI Private Functions + * @{ + */ +static void SAI_FillFifo(SAI_HandleTypeDef *hsai); +static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode); +static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot); +static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot); + +static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai); +static void SAI_Transmit_IT8Bit(SAI_HandleTypeDef *hsai); +static void SAI_Transmit_IT16Bit(SAI_HandleTypeDef *hsai); +static void SAI_Transmit_IT32Bit(SAI_HandleTypeDef *hsai); +static void SAI_Receive_IT8Bit(SAI_HandleTypeDef *hsai); +static void SAI_Receive_IT16Bit(SAI_HandleTypeDef *hsai); +static void SAI_Receive_IT32Bit(SAI_HandleTypeDef *hsai); + +static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma); +static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma); +static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma); +static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma); +static void SAI_DMAError(DMA_HandleTypeDef *hdma); +static void SAI_DMAAbort(DMA_HandleTypeDef *hdma); +/** + * @} + */ + +/* Exported functions ---------------------------------------------------------*/ +/** @defgroup SAI_Exported_Functions SAI Exported Functions + * @{ + */ + +/** @defgroup SAI_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to initialize and + de-initialize the SAIx peripheral: + + (+) User must implement HAL_SAI_MspInit() function in which he configures + all related peripherals resources (CLOCK, GPIO, DMA, IT and NVIC ). + + (+) Call the function HAL_SAI_Init() to configure the selected device with + the selected configuration: + (++) Mode (Master/slave TX/RX) + (++) Protocol + (++) Data Size + (++) MCLK Output + (++) Audio frequency + (++) FIFO Threshold + (++) Frame Config + (++) Slot Config + (++) PDM Config + + (+) Call the function HAL_SAI_DeInit() to restore the default configuration + of the selected SAI peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the structure FrameInit, SlotInit and the low part of + * Init according to the specified parameters and call the function + * HAL_SAI_Init to initialize the SAI block. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @param protocol one of the supported protocol @ref SAI_Protocol + * @param datasize one of the supported datasize @ref SAI_Protocol_DataSize + * the configuration information for SAI module. + * @param nbslot Number of slot. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot) +{ + HAL_StatusTypeDef status; + + /* Check the parameters */ + assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol)); + assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize)); + + switch (protocol) + { + case SAI_I2S_STANDARD : + case SAI_I2S_MSBJUSTIFIED : + case SAI_I2S_LSBJUSTIFIED : + status = SAI_InitI2S(hsai, protocol, datasize, nbslot); + break; + case SAI_PCM_LONG : + case SAI_PCM_SHORT : + status = SAI_InitPCM(hsai, protocol, datasize, nbslot); + break; + default : + status = HAL_ERROR; + break; + } + + if (status == HAL_OK) + { + status = HAL_SAI_Init(hsai); + } + + return status; +} + +/** + * @brief Initialize the SAI according to the specified parameters. + * in the SAI_InitTypeDef structure and initialize the associated handle. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai) +{ + uint32_t ckstr_bits; + uint32_t syncen_bits; + + /* Check the SAI handle allocation */ + if (hsai == NULL) + { + return HAL_ERROR; + } + + /* check the instance */ + assert_param(IS_SAI_ALL_INSTANCE(hsai->Instance)); + + /* Check the SAI Block parameters */ + assert_param(IS_SAI_AUDIO_FREQUENCY(hsai->Init.AudioFrequency)); + assert_param(IS_SAI_BLOCK_PROTOCOL(hsai->Init.Protocol)); + assert_param(IS_SAI_BLOCK_MODE(hsai->Init.AudioMode)); + assert_param(IS_SAI_BLOCK_DATASIZE(hsai->Init.DataSize)); + assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit)); + assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing)); + assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro)); + assert_param(IS_SAI_BLOCK_MCK_OUTPUT(hsai->Init.MckOutput)); + assert_param(IS_SAI_BLOCK_OUTPUT_DRIVE(hsai->Init.OutputDrive)); + assert_param(IS_SAI_BLOCK_NODIVIDER(hsai->Init.NoDivider)); + assert_param(IS_SAI_BLOCK_FIFO_THRESHOLD(hsai->Init.FIFOThreshold)); + assert_param(IS_SAI_MONO_STEREO_MODE(hsai->Init.MonoStereoMode)); + assert_param(IS_SAI_BLOCK_COMPANDING_MODE(hsai->Init.CompandingMode)); + assert_param(IS_SAI_BLOCK_TRISTATE_MANAGEMENT(hsai->Init.TriState)); + assert_param(IS_SAI_BLOCK_SYNCEXT(hsai->Init.SynchroExt)); + assert_param(IS_SAI_BLOCK_MCK_OVERSAMPLING(hsai->Init.MckOverSampling)); + + /* Check the SAI Block Frame parameters */ + assert_param(IS_SAI_BLOCK_FRAME_LENGTH(hsai->FrameInit.FrameLength)); + assert_param(IS_SAI_BLOCK_ACTIVE_FRAME(hsai->FrameInit.ActiveFrameLength)); + assert_param(IS_SAI_BLOCK_FS_DEFINITION(hsai->FrameInit.FSDefinition)); + assert_param(IS_SAI_BLOCK_FS_POLARITY(hsai->FrameInit.FSPolarity)); + assert_param(IS_SAI_BLOCK_FS_OFFSET(hsai->FrameInit.FSOffset)); + + /* Check the SAI Block Slot parameters */ + assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset)); + assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize)); + assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber)); + assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive)); + + /* Check the SAI PDM parameters */ + assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation)); + if (hsai->Init.PdmInit.Activation == ENABLE) + { + assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr)); + assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable)); + /* Check that SAI sub-block is SAI1 sub-block A, in master RX mode with free protocol */ + if ((hsai->Instance != SAI1_Block_A) || + (hsai->Init.AudioMode != SAI_MODEMASTER_RX) || + (hsai->Init.Protocol != SAI_FREE_PROTOCOL)) + { + return HAL_ERROR; + } + } + + if (hsai->State == HAL_SAI_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hsai->Lock = HAL_UNLOCKED; + +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + /* Reset callback pointers to the weak predefined callbacks */ + hsai->RxCpltCallback = HAL_SAI_RxCpltCallback; + hsai->RxHalfCpltCallback = HAL_SAI_RxHalfCpltCallback; + hsai->TxCpltCallback = HAL_SAI_TxCpltCallback; + hsai->TxHalfCpltCallback = HAL_SAI_TxHalfCpltCallback; + hsai->ErrorCallback = HAL_SAI_ErrorCallback; + + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + if (hsai->MspInitCallback == NULL) + { + hsai->MspInitCallback = HAL_SAI_MspInit; + } + hsai->MspInitCallback(hsai); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_SAI_MspInit(hsai); +#endif + } + + /* Disable the selected SAI peripheral */ + if (SAI_Disable(hsai) != HAL_OK) + { + return HAL_ERROR; + } + + hsai->State = HAL_SAI_STATE_BUSY; + + /* SAI Block Synchro Configuration -----------------------------------------*/ + /* This setting must be done with both audio block (A & B) disabled */ + switch (hsai->Init.Synchro) + { + case SAI_ASYNCHRONOUS : + syncen_bits = 0; + break; + case SAI_SYNCHRONOUS : + syncen_bits = SAI_xCR1_SYNCEN_0; + break; + default : + syncen_bits = 0; + break; + } + + SAI1->GCR = 0; + + if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV) + { + uint32_t freq; + uint32_t tmpval; + + /* In this case, the MCKDIV value is calculated to get AudioFrequency */ + freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1); + + /* Configure Master Clock Divider using the following formula : + - If NODIV = 1 : + MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1)) + - If NODIV = 0 : + MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */ + if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE) + { + /* NODIV = 1 */ + uint32_t tmpframelength; + + if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL) + { + /* For SPDIF protocol, frame length is set by hardware to 64 */ + tmpframelength = 64U; + } + else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL) + { + /* For AC97 protocol, frame length is set by hardware to 256 */ + tmpframelength = 256U; + } + else + { + /* For free protocol, frame length is set by user */ + tmpframelength = hsai->FrameInit.FrameLength; + } + + /* (freq x 10) to keep Significant digits */ + tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength); + } + else + { + /* NODIV = 0 */ + uint32_t tmposr; + tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U; + /* (freq x 10) to keep Significant digits */ + tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U); + } + hsai->Init.Mckdiv = tmpval / 10U; + + /* Round result to the nearest integer */ + if ((tmpval % 10U) > 8U) + { + hsai->Init.Mckdiv += 1U; + } + + /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */ + if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL) + { + hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1; + } + } + /* Check the SAI Block master clock divider parameter */ + assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv)); + + /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */ + if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX)) + { + /* Transmit */ + ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR; + } + else + { + /* Receive */ + ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U; + } + + /* SAI Block Configuration -------------------------------------------------*/ + /* SAI CR1 Configuration */ + hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG | SAI_xCR1_DS | \ + SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \ + SAI_xCR1_MONO | SAI_xCR1_OUTDRIV | SAI_xCR1_DMAEN | \ + SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR | \ + SAI_xCR1_MCKEN); + + hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol | \ + hsai->Init.DataSize | hsai->Init.FirstBit | \ + ckstr_bits | syncen_bits | \ + hsai->Init.MonoStereoMode | hsai->Init.OutputDrive | \ + hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) | \ + hsai->Init.MckOverSampling | hsai->Init.MckOutput); + + /* SAI CR2 Configuration */ + hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL); + hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState); + + /* SAI Frame Configuration -----------------------------------------*/ + hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \ + SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF)); + hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) | + hsai->FrameInit.FSOffset | + hsai->FrameInit.FSDefinition | + hsai->FrameInit.FSPolarity | + ((hsai->FrameInit.ActiveFrameLength - 1U) << 8)); + + /* SAI Block_x SLOT Configuration ------------------------------------------*/ + /* This register has no meaning in AC 97 and SPDIF audio protocol */ + hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ | \ + SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN)); + + hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \ + (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) << 8); + + /* SAI PDM Configuration ---------------------------------------------------*/ + if (hsai->Instance == SAI1_Block_A) + { + /* Disable PDM interface */ + SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN); + if (hsai->Init.PdmInit.Activation == ENABLE) + { + /* Configure and enable PDM interface */ + SAI1->PDMCR = (hsai->Init.PdmInit.ClockEnable | + ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos)); + SAI1->PDMCR |= SAI_PDMCR_PDMEN; + } + } + + /* Initialize the error code */ + hsai->ErrorCode = HAL_SAI_ERROR_NONE; + + /* Initialize the SAI state */ + hsai->State = HAL_SAI_STATE_READY; + + /* Release Lock */ + __HAL_UNLOCK(hsai); + + return HAL_OK; +} + +/** + * @brief DeInitialize the SAI peripheral. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai) +{ + /* Check the SAI handle allocation */ + if (hsai == NULL) + { + return HAL_ERROR; + } + + hsai->State = HAL_SAI_STATE_BUSY; + + /* Disabled All interrupt and clear all the flag */ + hsai->Instance->IMR = 0; + hsai->Instance->CLRFR = 0xFFFFFFFFU; + + /* Disable the SAI */ + if (SAI_Disable(hsai) != HAL_OK) + { + /* Reset SAI state to ready */ + hsai->State = HAL_SAI_STATE_READY; + + /* Release Lock */ + __HAL_UNLOCK(hsai); + + return HAL_ERROR; + } + + /* Flush the fifo */ + SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH); + + /* Disable SAI PDM interface */ + if (hsai->Instance == SAI1_Block_A) + { + /* Reset PDM delays */ + SAI1->PDMDLY = 0U; + + /* Disable PDM interface */ + SAI1->PDMCR &= ~(SAI_PDMCR_PDMEN); + } + + /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + if (hsai->MspDeInitCallback == NULL) + { + hsai->MspDeInitCallback = HAL_SAI_MspDeInit; + } + hsai->MspDeInitCallback(hsai); +#else + HAL_SAI_MspDeInit(hsai); +#endif + + /* Initialize the error code */ + hsai->ErrorCode = HAL_SAI_ERROR_NONE; + + /* Initialize the SAI state */ + hsai->State = HAL_SAI_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hsai); + + return HAL_OK; +} + +/** + * @brief Initialize the SAI MSP. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +__weak void HAL_SAI_MspInit(SAI_HandleTypeDef *hsai) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsai); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SAI_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitialize the SAI MSP. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +__weak void HAL_SAI_MspDeInit(SAI_HandleTypeDef *hsai) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsai); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SAI_MspDeInit could be implemented in the user file + */ +} + +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) +/** + * @brief Register a user SAI callback + * to be used instead of the weak predefined callback. + * @param hsai SAI handle. + * @param CallbackID ID of the callback to be registered. + * This parameter can be one of the following values: + * @arg @ref HAL_SAI_RX_COMPLETE_CB_ID receive complete callback ID. + * @arg @ref HAL_SAI_RX_HALFCOMPLETE_CB_ID receive half complete callback ID. + * @arg @ref HAL_SAI_TX_COMPLETE_CB_ID transmit complete callback ID. + * @arg @ref HAL_SAI_TX_HALFCOMPLETE_CB_ID transmit half complete callback ID. + * @arg @ref HAL_SAI_ERROR_CB_ID error callback ID. + * @arg @ref HAL_SAI_MSPINIT_CB_ID MSP init callback ID. + * @arg @ref HAL_SAI_MSPDEINIT_CB_ID MSP de-init callback ID. + * @param pCallback pointer to the callback function. + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_SAI_RegisterCallback(SAI_HandleTypeDef *hsai, + HAL_SAI_CallbackIDTypeDef CallbackID, + pSAI_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* update the error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + } + else + { + if (HAL_SAI_STATE_READY == hsai->State) + { + switch (CallbackID) + { + case HAL_SAI_RX_COMPLETE_CB_ID : + hsai->RxCpltCallback = pCallback; + break; + case HAL_SAI_RX_HALFCOMPLETE_CB_ID : + hsai->RxHalfCpltCallback = pCallback; + break; + case HAL_SAI_TX_COMPLETE_CB_ID : + hsai->TxCpltCallback = pCallback; + break; + case HAL_SAI_TX_HALFCOMPLETE_CB_ID : + hsai->TxHalfCpltCallback = pCallback; + break; + case HAL_SAI_ERROR_CB_ID : + hsai->ErrorCallback = pCallback; + break; + case HAL_SAI_MSPINIT_CB_ID : + hsai->MspInitCallback = pCallback; + break; + case HAL_SAI_MSPDEINIT_CB_ID : + hsai->MspDeInitCallback = pCallback; + break; + default : + /* update the error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_SAI_STATE_RESET == hsai->State) + { + switch (CallbackID) + { + case HAL_SAI_MSPINIT_CB_ID : + hsai->MspInitCallback = pCallback; + break; + case HAL_SAI_MSPDEINIT_CB_ID : + hsai->MspDeInitCallback = pCallback; + break; + default : + /* update the error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else + { + /* update the error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + } + } + return status; +} + +/** + * @brief Unregister a user SAI callback. + * SAI callback is redirected to the weak predefined callback. + * @param hsai SAI handle. + * @param CallbackID ID of the callback to be unregistered. + * This parameter can be one of the following values: + * @arg @ref HAL_SAI_RX_COMPLETE_CB_ID receive complete callback ID. + * @arg @ref HAL_SAI_RX_HALFCOMPLETE_CB_ID receive half complete callback ID. + * @arg @ref HAL_SAI_TX_COMPLETE_CB_ID transmit complete callback ID. + * @arg @ref HAL_SAI_TX_HALFCOMPLETE_CB_ID transmit half complete callback ID. + * @arg @ref HAL_SAI_ERROR_CB_ID error callback ID. + * @arg @ref HAL_SAI_MSPINIT_CB_ID MSP init callback ID. + * @arg @ref HAL_SAI_MSPDEINIT_CB_ID MSP de-init callback ID. + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_SAI_UnRegisterCallback(SAI_HandleTypeDef *hsai, + HAL_SAI_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (HAL_SAI_STATE_READY == hsai->State) + { + switch (CallbackID) + { + case HAL_SAI_RX_COMPLETE_CB_ID : + hsai->RxCpltCallback = HAL_SAI_RxCpltCallback; + break; + case HAL_SAI_RX_HALFCOMPLETE_CB_ID : + hsai->RxHalfCpltCallback = HAL_SAI_RxHalfCpltCallback; + break; + case HAL_SAI_TX_COMPLETE_CB_ID : + hsai->TxCpltCallback = HAL_SAI_TxCpltCallback; + break; + case HAL_SAI_TX_HALFCOMPLETE_CB_ID : + hsai->TxHalfCpltCallback = HAL_SAI_TxHalfCpltCallback; + break; + case HAL_SAI_ERROR_CB_ID : + hsai->ErrorCallback = HAL_SAI_ErrorCallback; + break; + case HAL_SAI_MSPINIT_CB_ID : + hsai->MspInitCallback = HAL_SAI_MspInit; + break; + case HAL_SAI_MSPDEINIT_CB_ID : + hsai->MspDeInitCallback = HAL_SAI_MspDeInit; + break; + default : + /* update the error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_SAI_STATE_RESET == hsai->State) + { + switch (CallbackID) + { + case HAL_SAI_MSPINIT_CB_ID : + hsai->MspInitCallback = HAL_SAI_MspInit; + break; + case HAL_SAI_MSPDEINIT_CB_ID : + hsai->MspDeInitCallback = HAL_SAI_MspDeInit; + break; + default : + /* update the error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + break; + } + } + else + { + /* update the error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_INVALID_CALLBACK; + /* update return status */ + status = HAL_ERROR; + } + return status; +} +#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup SAI_Exported_Functions_Group2 IO operation functions + * @brief Data transfers functions + * +@verbatim + ============================================================================== + ##### IO operation functions ##### + ============================================================================== + [..] + This subsection provides a set of functions allowing to manage the SAI data + transfers. + + (+) There are two modes of transfer: + (++) Blocking mode : The communication is performed in the polling mode. + The status of all data processing is returned by the same function + after finishing transfer. + (++) No-Blocking mode : The communication is performed using Interrupts + or DMA. These functions return the status of the transfer startup. + The end of the data processing will be indicated through the + dedicated SAI IRQ when using Interrupt mode or the DMA IRQ when + using DMA mode. + + (+) Blocking mode functions are : + (++) HAL_SAI_Transmit() + (++) HAL_SAI_Receive() + + (+) Non Blocking mode functions with Interrupt are : + (++) HAL_SAI_Transmit_IT() + (++) HAL_SAI_Receive_IT() + + (+) Non Blocking mode functions with DMA are : + (++) HAL_SAI_Transmit_DMA() + (++) HAL_SAI_Receive_DMA() + + (+) A set of Transfer Complete Callbacks are provided in non Blocking mode: + (++) HAL_SAI_TxCpltCallback() + (++) HAL_SAI_RxCpltCallback() + (++) HAL_SAI_ErrorCallback() + +@endverbatim + * @{ + */ + +/** + * @brief Transmit an amount of data in blocking mode. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_Transmit(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + uint32_t temp; + + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + if (hsai->State == HAL_SAI_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hsai); + + hsai->XferSize = Size; + hsai->XferCount = Size; + hsai->pBuffPtr = pData; + hsai->State = HAL_SAI_STATE_BUSY_TX; + hsai->ErrorCode = HAL_SAI_ERROR_NONE; + + /* Check if the SAI is already enabled */ + if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U) + { + /* fill the fifo with data before to enabled the SAI */ + SAI_FillFifo(hsai); + /* Enable SAI peripheral */ + __HAL_SAI_ENABLE(hsai); + } + + while (hsai->XferCount > 0U) + { + /* Write data if the FIFO is not full */ + if ((hsai->Instance->SR & SAI_xSR_FLVL) != SAI_FIFOSTATUS_FULL) + { + if ((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING)) + { + hsai->Instance->DR = *hsai->pBuffPtr; + hsai->pBuffPtr++; + } + else if (hsai->Init.DataSize <= SAI_DATASIZE_16) + { + temp = (uint32_t)(*hsai->pBuffPtr); + hsai->pBuffPtr++; + temp |= ((uint32_t)(*hsai->pBuffPtr) << 8); + hsai->pBuffPtr++; + hsai->Instance->DR = temp; + } + else + { + temp = (uint32_t)(*hsai->pBuffPtr); + hsai->pBuffPtr++; + temp |= ((uint32_t)(*hsai->pBuffPtr) << 8); + hsai->pBuffPtr++; + temp |= ((uint32_t)(*hsai->pBuffPtr) << 16); + hsai->pBuffPtr++; + temp |= ((uint32_t)(*hsai->pBuffPtr) << 24); + hsai->pBuffPtr++; + hsai->Instance->DR = temp; + } + hsai->XferCount--; + } + else + { + /* Check for the Timeout */ + if ((((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) && (Timeout != HAL_MAX_DELAY)) + { + /* Update error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT; + + /* Clear all the flags */ + hsai->Instance->CLRFR = 0xFFFFFFFFU; + + /* Disable SAI peripheral */ + /* No need to check return value because state update, unlock and error return will be performed later */ + (void) SAI_Disable(hsai); + + /* Flush the fifo */ + SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH); + + /* Change the SAI state */ + hsai->State = HAL_SAI_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsai); + + return HAL_ERROR; + } + } + } + + hsai->State = HAL_SAI_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsai); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in blocking mode. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @param pData Pointer to data buffer + * @param Size Amount of data to be received + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_Receive(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + uint32_t temp; + + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + if (hsai->State == HAL_SAI_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hsai); + + hsai->pBuffPtr = pData; + hsai->XferSize = Size; + hsai->XferCount = Size; + hsai->State = HAL_SAI_STATE_BUSY_RX; + hsai->ErrorCode = HAL_SAI_ERROR_NONE; + + /* Check if the SAI is already enabled */ + if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U) + { + /* Enable SAI peripheral */ + __HAL_SAI_ENABLE(hsai); + } + + /* Receive data */ + while (hsai->XferCount > 0U) + { + if ((hsai->Instance->SR & SAI_xSR_FLVL) != SAI_FIFOSTATUS_EMPTY) + { + if ((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING)) + { + *hsai->pBuffPtr = (uint8_t)hsai->Instance->DR; + hsai->pBuffPtr++; + } + else if (hsai->Init.DataSize <= SAI_DATASIZE_16) + { + temp = hsai->Instance->DR; + *hsai->pBuffPtr = (uint8_t)temp; + hsai->pBuffPtr++; + *hsai->pBuffPtr = (uint8_t)(temp >> 8); + hsai->pBuffPtr++; + } + else + { + temp = hsai->Instance->DR; + *hsai->pBuffPtr = (uint8_t)temp; + hsai->pBuffPtr++; + *hsai->pBuffPtr = (uint8_t)(temp >> 8); + hsai->pBuffPtr++; + *hsai->pBuffPtr = (uint8_t)(temp >> 16); + hsai->pBuffPtr++; + *hsai->pBuffPtr = (uint8_t)(temp >> 24); + hsai->pBuffPtr++; + } + hsai->XferCount--; + } + else + { + /* Check for the Timeout */ + if ((((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U)) && (Timeout != HAL_MAX_DELAY)) + { + /* Update error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT; + + /* Clear all the flags */ + hsai->Instance->CLRFR = 0xFFFFFFFFU; + + /* Disable SAI peripheral */ + /* No need to check return value because state update, unlock and error return will be performed later */ + (void) SAI_Disable(hsai); + + /* Flush the fifo */ + SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH); + + /* Change the SAI state */ + hsai->State = HAL_SAI_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsai); + + return HAL_ERROR; + } + } + } + + hsai->State = HAL_SAI_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsai); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmit an amount of data in non-blocking mode with Interrupt. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_Transmit_IT(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size) +{ + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + if (hsai->State == HAL_SAI_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hsai); + + hsai->pBuffPtr = pData; + hsai->XferSize = Size; + hsai->XferCount = Size; + hsai->ErrorCode = HAL_SAI_ERROR_NONE; + hsai->State = HAL_SAI_STATE_BUSY_TX; + + if ((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING)) + { + hsai->InterruptServiceRoutine = SAI_Transmit_IT8Bit; + } + else if (hsai->Init.DataSize <= SAI_DATASIZE_16) + { + hsai->InterruptServiceRoutine = SAI_Transmit_IT16Bit; + } + else + { + hsai->InterruptServiceRoutine = SAI_Transmit_IT32Bit; + } + + /* Fill the fifo before starting the communication */ + SAI_FillFifo(hsai); + + /* Enable FRQ and OVRUDR interrupts */ + __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_IT)); + + /* Check if the SAI is already enabled */ + if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U) + { + /* Enable SAI peripheral */ + __HAL_SAI_ENABLE(hsai); + } + /* Process Unlocked */ + __HAL_UNLOCK(hsai); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in non-blocking mode with Interrupt. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @param pData Pointer to data buffer + * @param Size Amount of data to be received + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_Receive_IT(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size) +{ + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + if (hsai->State == HAL_SAI_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hsai); + + hsai->pBuffPtr = pData; + hsai->XferSize = Size; + hsai->XferCount = Size; + hsai->ErrorCode = HAL_SAI_ERROR_NONE; + hsai->State = HAL_SAI_STATE_BUSY_RX; + + if ((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING)) + { + hsai->InterruptServiceRoutine = SAI_Receive_IT8Bit; + } + else if (hsai->Init.DataSize <= SAI_DATASIZE_16) + { + hsai->InterruptServiceRoutine = SAI_Receive_IT16Bit; + } + else + { + hsai->InterruptServiceRoutine = SAI_Receive_IT32Bit; + } + + /* Enable TXE and OVRUDR interrupts */ + __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_IT)); + + /* Check if the SAI is already enabled */ + if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U) + { + /* Enable SAI peripheral */ + __HAL_SAI_ENABLE(hsai); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hsai); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Pause the audio stream playing from the Media. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_DMAPause(SAI_HandleTypeDef *hsai) +{ + /* Process Locked */ + __HAL_LOCK(hsai); + + /* Pause the audio file playing by disabling the SAI DMA requests */ + hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN; + + /* Process Unlocked */ + __HAL_UNLOCK(hsai); + + return HAL_OK; +} + +/** + * @brief Resume the audio stream playing from the Media. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_DMAResume(SAI_HandleTypeDef *hsai) +{ + /* Process Locked */ + __HAL_LOCK(hsai); + + /* Enable the SAI DMA requests */ + hsai->Instance->CR1 |= SAI_xCR1_DMAEN; + + /* If the SAI peripheral is still not enabled, enable it */ + if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U) + { + /* Enable SAI peripheral */ + __HAL_SAI_ENABLE(hsai); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hsai); + + return HAL_OK; +} + +/** + * @brief Stop the audio stream playing from the Media. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_DMAStop(SAI_HandleTypeDef *hsai) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process Locked */ + __HAL_LOCK(hsai); + + /* Disable the SAI DMA request */ + hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN; + + /* Abort the SAI Tx DMA Stream */ + if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL)) + { + /* No need to check the returned value of HAL_DMA_Abort. */ + /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */ + (void) HAL_DMA_Abort(hsai->hdmatx); + } + + /* Abort the SAI Rx DMA Stream */ + if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL)) + { + /* No need to check the returned value of HAL_DMA_Abort. */ + /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */ + (void) HAL_DMA_Abort(hsai->hdmarx); + } + + /* Disable SAI peripheral */ + if (SAI_Disable(hsai) != HAL_OK) + { + status = HAL_ERROR; + } + + /* Flush the fifo */ + SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH); + + /* Set hsai state to ready */ + hsai->State = HAL_SAI_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsai); + + return status; +} + +/** + * @brief Abort the current transfer and disable the SAI. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_Abort(SAI_HandleTypeDef *hsai) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process Locked */ + __HAL_LOCK(hsai); + + /* Check SAI DMA is enabled or not */ + if ((hsai->Instance->CR1 & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN) + { + /* Disable the SAI DMA request */ + hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN; + + /* Abort the SAI Tx DMA Stream */ + if ((hsai->State == HAL_SAI_STATE_BUSY_TX) && (hsai->hdmatx != NULL)) + { + /* No need to check the returned value of HAL_DMA_Abort. */ + /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */ + (void) HAL_DMA_Abort(hsai->hdmatx); + } + + /* Abort the SAI Rx DMA Stream */ + if ((hsai->State == HAL_SAI_STATE_BUSY_RX) && (hsai->hdmarx != NULL)) + { + /* No need to check the returned value of HAL_DMA_Abort. */ + /* Only HAL_DMA_ERROR_NO_XFER can be returned in case of error and it's not an error for SAI. */ + (void) HAL_DMA_Abort(hsai->hdmarx); + } + } + + /* Disabled All interrupt and clear all the flag */ + hsai->Instance->IMR = 0; + hsai->Instance->CLRFR = 0xFFFFFFFFU; + + /* Disable SAI peripheral */ + if (SAI_Disable(hsai) != HAL_OK) + { + status = HAL_ERROR; + } + + /* Flush the fifo */ + SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH); + + /* Set hsai state to ready */ + hsai->State = HAL_SAI_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsai); + + return status; +} + +/** + * @brief Transmit an amount of data in non-blocking mode with DMA. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size) +{ + uint32_t tickstart = HAL_GetTick(); + + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + if (hsai->State == HAL_SAI_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hsai); + + hsai->pBuffPtr = pData; + hsai->XferSize = Size; + hsai->XferCount = Size; + hsai->ErrorCode = HAL_SAI_ERROR_NONE; + hsai->State = HAL_SAI_STATE_BUSY_TX; + + /* Set the SAI Tx DMA Half transfer complete callback */ + hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt; + + /* Set the SAI TxDMA transfer complete callback */ + hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt; + + /* Set the DMA error callback */ + hsai->hdmatx->XferErrorCallback = SAI_DMAError; + + /* Set the DMA Tx abort callback */ + hsai->hdmatx->XferAbortCallback = NULL; + + /* Enable the Tx DMA Stream */ + if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK) + { + __HAL_UNLOCK(hsai); + return HAL_ERROR; + } + + /* Enable the interrupts for error handling */ + __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA)); + + /* Enable SAI Tx DMA Request */ + hsai->Instance->CR1 |= SAI_xCR1_DMAEN; + + /* Wait untill FIFO is not empty */ + while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY) + { + /* Check for the Timeout */ + if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT) + { + /* Update error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hsai); + + return HAL_TIMEOUT; + } + } + + /* Check if the SAI is already enabled */ + if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U) + { + /* Enable SAI peripheral */ + __HAL_SAI_ENABLE(hsai); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hsai); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in non-blocking mode with DMA. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @param pData Pointer to data buffer + * @param Size Amount of data to be received + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size) +{ + + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + if (hsai->State == HAL_SAI_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hsai); + + hsai->pBuffPtr = pData; + hsai->XferSize = Size; + hsai->XferCount = Size; + hsai->ErrorCode = HAL_SAI_ERROR_NONE; + hsai->State = HAL_SAI_STATE_BUSY_RX; + + /* Set the SAI Rx DMA Half transfer complete callback */ + hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt; + + /* Set the SAI Rx DMA transfer complete callback */ + hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt; + + /* Set the DMA error callback */ + hsai->hdmarx->XferErrorCallback = SAI_DMAError; + + /* Set the DMA Rx abort callback */ + hsai->hdmarx->XferAbortCallback = NULL; + + /* Enable the Rx DMA Stream */ + if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK) + { + __HAL_UNLOCK(hsai); + return HAL_ERROR; + } + + /* Enable the interrupts for error handling */ + __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA)); + + /* Enable SAI Rx DMA Request */ + hsai->Instance->CR1 |= SAI_xCR1_DMAEN; + + /* Check if the SAI is already enabled */ + if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U) + { + /* Enable SAI peripheral */ + __HAL_SAI_ENABLE(hsai); + } + + /* Process Unlocked */ + __HAL_UNLOCK(hsai); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Enable the Tx mute mode. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @param val value sent during the mute @ref SAI_Block_Mute_Value + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_EnableTxMuteMode(SAI_HandleTypeDef *hsai, uint16_t val) +{ + assert_param(IS_SAI_BLOCK_MUTE_VALUE(val)); + + if (hsai->State != HAL_SAI_STATE_RESET) + { + CLEAR_BIT(hsai->Instance->CR2, SAI_xCR2_MUTEVAL | SAI_xCR2_MUTE); + SET_BIT(hsai->Instance->CR2, SAI_xCR2_MUTE | (uint32_t)val); + return HAL_OK; + } + return HAL_ERROR; +} + +/** + * @brief Disable the Tx mute mode. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_DisableTxMuteMode(SAI_HandleTypeDef *hsai) +{ + if (hsai->State != HAL_SAI_STATE_RESET) + { + CLEAR_BIT(hsai->Instance->CR2, SAI_xCR2_MUTEVAL | SAI_xCR2_MUTE); + return HAL_OK; + } + return HAL_ERROR; +} + +/** + * @brief Enable the Rx mute detection. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @param callback function called when the mute is detected. + * @param counter number a data before mute detection max 63. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_EnableRxMuteMode(SAI_HandleTypeDef *hsai, SAIcallback callback, uint16_t counter) +{ + assert_param(IS_SAI_BLOCK_MUTE_COUNTER(counter)); + + if (hsai->State != HAL_SAI_STATE_RESET) + { + /* set the mute counter */ + CLEAR_BIT(hsai->Instance->CR2, SAI_xCR2_MUTECNT); + SET_BIT(hsai->Instance->CR2, (uint32_t)((uint32_t)counter << SAI_xCR2_MUTECNT_Pos)); + hsai->mutecallback = callback; + /* enable the IT interrupt */ + __HAL_SAI_ENABLE_IT(hsai, SAI_IT_MUTEDET); + return HAL_OK; + } + return HAL_ERROR; +} + +/** + * @brief Disable the Rx mute detection. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAI_DisableRxMuteMode(SAI_HandleTypeDef *hsai) +{ + if (hsai->State != HAL_SAI_STATE_RESET) + { + /* set the mutecallback to NULL */ + hsai->mutecallback = NULL; + /* enable the IT interrupt */ + __HAL_SAI_DISABLE_IT(hsai, SAI_IT_MUTEDET); + return HAL_OK; + } + return HAL_ERROR; +} + +/** + * @brief Handle SAI interrupt request. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +void HAL_SAI_IRQHandler(SAI_HandleTypeDef *hsai) +{ + if (hsai->State != HAL_SAI_STATE_RESET) + { + uint32_t itflags = hsai->Instance->SR; + uint32_t itsources = hsai->Instance->IMR; + uint32_t cr1config = hsai->Instance->CR1; + uint32_t tmperror; + + /* SAI Fifo request interrupt occurred -----------------------------------*/ + if (((itflags & SAI_xSR_FREQ) == SAI_xSR_FREQ) && ((itsources & SAI_IT_FREQ) == SAI_IT_FREQ)) + { + hsai->InterruptServiceRoutine(hsai); + } + /* SAI Overrun error interrupt occurred ----------------------------------*/ + else if (((itflags & SAI_FLAG_OVRUDR) == SAI_FLAG_OVRUDR) && ((itsources & SAI_IT_OVRUDR) == SAI_IT_OVRUDR)) + { + /* Clear the SAI Overrun flag */ + __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR); + /* Get the SAI error code */ + tmperror = ((hsai->State == HAL_SAI_STATE_BUSY_RX) ? HAL_SAI_ERROR_OVR : HAL_SAI_ERROR_UDR); + /* Change the SAI error code */ + hsai->ErrorCode |= tmperror; + /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->ErrorCallback(hsai); +#else + HAL_SAI_ErrorCallback(hsai); +#endif + } + /* SAI mutedet interrupt occurred ----------------------------------*/ + else if (((itflags & SAI_FLAG_MUTEDET) == SAI_FLAG_MUTEDET) && ((itsources & SAI_IT_MUTEDET) == SAI_IT_MUTEDET)) + { + /* Clear the SAI mutedet flag */ + __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_MUTEDET); + /* call the call back function */ + if (hsai->mutecallback != NULL) + { + /* inform the user that an RX mute event has been detected */ + hsai->mutecallback(); + } + } + /* SAI AFSDET interrupt occurred ----------------------------------*/ + else if (((itflags & SAI_FLAG_AFSDET) == SAI_FLAG_AFSDET) && ((itsources & SAI_IT_AFSDET) == SAI_IT_AFSDET)) + { + /* Clear the SAI AFSDET flag */ + __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_AFSDET); + + /* Change the SAI error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_AFSDET; + + /* Check SAI DMA is enabled or not */ + if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN) + { + /* Abort the SAI DMA Streams */ + if (hsai->hdmatx != NULL) + { + /* Set the DMA Tx abort callback */ + hsai->hdmatx->XferAbortCallback = SAI_DMAAbort; + + /* Abort DMA in IT mode */ + if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK) + { + /* Update SAI error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_DMA; + + /* Call SAI error callback */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->ErrorCallback(hsai); +#else + HAL_SAI_ErrorCallback(hsai); +#endif + } + } + if (hsai->hdmarx != NULL) + { + /* Set the DMA Rx abort callback */ + hsai->hdmarx->XferAbortCallback = SAI_DMAAbort; + + /* Abort DMA in IT mode */ + if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK) + { + /* Update SAI error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_DMA; + + /* Call SAI error callback */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->ErrorCallback(hsai); +#else + HAL_SAI_ErrorCallback(hsai); +#endif + } + } + } + else + { + /* Abort SAI */ + /* No need to check return value because HAL_SAI_ErrorCallback will be called later */ + (void) HAL_SAI_Abort(hsai); + + /* Set error callback */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->ErrorCallback(hsai); +#else + HAL_SAI_ErrorCallback(hsai); +#endif + } + } + /* SAI LFSDET interrupt occurred ----------------------------------*/ + else if (((itflags & SAI_FLAG_LFSDET) == SAI_FLAG_LFSDET) && ((itsources & SAI_IT_LFSDET) == SAI_IT_LFSDET)) + { + /* Clear the SAI LFSDET flag */ + __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_LFSDET); + + /* Change the SAI error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_LFSDET; + + /* Check SAI DMA is enabled or not */ + if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN) + { + /* Abort the SAI DMA Streams */ + if (hsai->hdmatx != NULL) + { + /* Set the DMA Tx abort callback */ + hsai->hdmatx->XferAbortCallback = SAI_DMAAbort; + + /* Abort DMA in IT mode */ + if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK) + { + /* Update SAI error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_DMA; + + /* Call SAI error callback */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->ErrorCallback(hsai); +#else + HAL_SAI_ErrorCallback(hsai); +#endif + } + } + if (hsai->hdmarx != NULL) + { + /* Set the DMA Rx abort callback */ + hsai->hdmarx->XferAbortCallback = SAI_DMAAbort; + + /* Abort DMA in IT mode */ + if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK) + { + /* Update SAI error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_DMA; + + /* Call SAI error callback */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->ErrorCallback(hsai); +#else + HAL_SAI_ErrorCallback(hsai); +#endif + } + } + } + else + { + /* Abort SAI */ + /* No need to check return value because HAL_SAI_ErrorCallback will be called later */ + (void) HAL_SAI_Abort(hsai); + + /* Set error callback */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->ErrorCallback(hsai); +#else + HAL_SAI_ErrorCallback(hsai); +#endif + } + } + /* SAI WCKCFG interrupt occurred ----------------------------------*/ + else if (((itflags & SAI_FLAG_WCKCFG) == SAI_FLAG_WCKCFG) && ((itsources & SAI_IT_WCKCFG) == SAI_IT_WCKCFG)) + { + /* Clear the SAI WCKCFG flag */ + __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_WCKCFG); + + /* Change the SAI error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_WCKCFG; + + /* Check SAI DMA is enabled or not */ + if ((cr1config & SAI_xCR1_DMAEN) == SAI_xCR1_DMAEN) + { + /* Abort the SAI DMA Streams */ + if (hsai->hdmatx != NULL) + { + /* Set the DMA Tx abort callback */ + hsai->hdmatx->XferAbortCallback = SAI_DMAAbort; + + /* Abort DMA in IT mode */ + if (HAL_DMA_Abort_IT(hsai->hdmatx) != HAL_OK) + { + /* Update SAI error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_DMA; + + /* Call SAI error callback */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->ErrorCallback(hsai); +#else + HAL_SAI_ErrorCallback(hsai); +#endif + } + } + if (hsai->hdmarx != NULL) + { + /* Set the DMA Rx abort callback */ + hsai->hdmarx->XferAbortCallback = SAI_DMAAbort; + + /* Abort DMA in IT mode */ + if (HAL_DMA_Abort_IT(hsai->hdmarx) != HAL_OK) + { + /* Update SAI error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_DMA; + + /* Call SAI error callback */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->ErrorCallback(hsai); +#else + HAL_SAI_ErrorCallback(hsai); +#endif + } + } + } + else + { + /* If WCKCFG occurs, SAI audio block is automatically disabled */ + /* Disable all interrupts and clear all flags */ + hsai->Instance->IMR = 0U; + hsai->Instance->CLRFR = 0xFFFFFFFFU; + /* Set the SAI state to ready to be able to start again the process */ + hsai->State = HAL_SAI_STATE_READY; + + /* Initialize XferCount */ + hsai->XferCount = 0U; + + /* SAI error Callback */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->ErrorCallback(hsai); +#else + HAL_SAI_ErrorCallback(hsai); +#endif + } + } + /* SAI CNRDY interrupt occurred ----------------------------------*/ + else if (((itflags & SAI_FLAG_CNRDY) == SAI_FLAG_CNRDY) && ((itsources & SAI_IT_CNRDY) == SAI_IT_CNRDY)) + { + /* Clear the SAI CNRDY flag */ + __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_CNRDY); + /* Change the SAI error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_CNREADY; + /* the transfer is not stopped, we will forward the information to the user and we let the user decide what needs to be done */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->ErrorCallback(hsai); +#else + HAL_SAI_ErrorCallback(hsai); +#endif + } + else + { + /* Nothing to do */ + } + } +} + +/** + * @brief Tx Transfer completed callback. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsai); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SAI_TxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Tx Transfer Half completed callback. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsai); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SAI_TxHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Rx Transfer completed callback. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +__weak void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsai); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SAI_RxCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Rx Transfer half completed callback. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +__weak void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsai); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SAI_RxHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief SAI error callback. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsai); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SAI_ErrorCallback could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup SAI_Exported_Functions_Group3 Peripheral State functions + * @brief Peripheral State functions + * +@verbatim + =============================================================================== + ##### Peripheral State and Errors functions ##### + =============================================================================== + [..] + This subsection permits to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Return the SAI handle state. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval HAL state + */ +HAL_SAI_StateTypeDef HAL_SAI_GetState(SAI_HandleTypeDef *hsai) +{ + return hsai->State; +} + +/** + * @brief Return the SAI error code. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for the specified SAI Block. + * @retval SAI Error Code + */ +uint32_t HAL_SAI_GetError(SAI_HandleTypeDef *hsai) +{ + return hsai->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup SAI_Private_Functions + * @brief Private functions + * @{ + */ + +/** + * @brief Initialize the SAI I2S protocol according to the specified parameters + * in the SAI_InitTypeDef and create the associated handle. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @param protocol one of the supported protocol. + * @param datasize one of the supported datasize @ref SAI_Protocol_DataSize. + * @param nbslot number of slot minimum value is 2 and max is 16. + * the value must be a multiple of 2. + * @retval HAL status + */ +static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot) +{ + HAL_StatusTypeDef status = HAL_OK; + + hsai->Init.Protocol = SAI_FREE_PROTOCOL; + hsai->Init.FirstBit = SAI_FIRSTBIT_MSB; + /* Compute ClockStrobing according AudioMode */ + if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX)) + { + /* Transmit */ + hsai->Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE; + } + else + { + /* Receive */ + hsai->Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE; + } + hsai->FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION; + hsai->SlotInit.SlotActive = SAI_SLOTACTIVE_ALL; + hsai->SlotInit.FirstBitOffset = 0; + hsai->SlotInit.SlotNumber = nbslot; + + /* in IS2 the number of slot must be even */ + if ((nbslot & 0x1U) != 0U) + { + return HAL_ERROR; + } + + if (protocol == SAI_I2S_STANDARD) + { + hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW; + hsai->FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT; + } + else + { + /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */ + hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH; + hsai->FrameInit.FSOffset = SAI_FS_FIRSTBIT; + } + + /* Frame definition */ + switch (datasize) + { + case SAI_PROTOCOL_DATASIZE_16BIT: + hsai->Init.DataSize = SAI_DATASIZE_16; + hsai->FrameInit.FrameLength = 32U * (nbslot / 2U); + hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U); + hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B; + break; + case SAI_PROTOCOL_DATASIZE_16BITEXTENDED : + hsai->Init.DataSize = SAI_DATASIZE_16; + hsai->FrameInit.FrameLength = 64U * (nbslot / 2U); + hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U); + hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B; + break; + case SAI_PROTOCOL_DATASIZE_24BIT: + hsai->Init.DataSize = SAI_DATASIZE_24; + hsai->FrameInit.FrameLength = 64U * (nbslot / 2U); + hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U); + hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B; + break; + case SAI_PROTOCOL_DATASIZE_32BIT: + hsai->Init.DataSize = SAI_DATASIZE_32; + hsai->FrameInit.FrameLength = 64U * (nbslot / 2U); + hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U); + hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B; + break; + default : + status = HAL_ERROR; + break; + } + if (protocol == SAI_I2S_LSBJUSTIFIED) + { + if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED) + { + hsai->SlotInit.FirstBitOffset = 16; + } + if (datasize == SAI_PROTOCOL_DATASIZE_24BIT) + { + hsai->SlotInit.FirstBitOffset = 8; + } + } + return status; +} + +/** + * @brief Initialize the SAI PCM protocol according to the specified parameters + * in the SAI_InitTypeDef and create the associated handle. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @param protocol one of the supported protocol + * @param datasize one of the supported datasize @ref SAI_Protocol_DataSize + * @param nbslot number of slot minimum value is 1 and the max is 16. + * @retval HAL status + */ +static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot) +{ + HAL_StatusTypeDef status = HAL_OK; + + hsai->Init.Protocol = SAI_FREE_PROTOCOL; + hsai->Init.FirstBit = SAI_FIRSTBIT_MSB; + /* Compute ClockStrobing according AudioMode */ + if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX)) + { + /* Transmit */ + hsai->Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE; + } + else + { + /* Receive */ + hsai->Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE; + } + hsai->FrameInit.FSDefinition = SAI_FS_STARTFRAME; + hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH; + hsai->FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT; + hsai->SlotInit.FirstBitOffset = 0; + hsai->SlotInit.SlotNumber = nbslot; + hsai->SlotInit.SlotActive = SAI_SLOTACTIVE_ALL; + + if (protocol == SAI_PCM_SHORT) + { + hsai->FrameInit.ActiveFrameLength = 1; + } + else + { + /* SAI_PCM_LONG */ + hsai->FrameInit.ActiveFrameLength = 13; + } + + switch (datasize) + { + case SAI_PROTOCOL_DATASIZE_16BIT: + hsai->Init.DataSize = SAI_DATASIZE_16; + hsai->FrameInit.FrameLength = 16U * nbslot; + hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B; + break; + case SAI_PROTOCOL_DATASIZE_16BITEXTENDED : + hsai->Init.DataSize = SAI_DATASIZE_16; + hsai->FrameInit.FrameLength = 32U * nbslot; + hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B; + break; + case SAI_PROTOCOL_DATASIZE_24BIT : + hsai->Init.DataSize = SAI_DATASIZE_24; + hsai->FrameInit.FrameLength = 32U * nbslot; + hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B; + break; + case SAI_PROTOCOL_DATASIZE_32BIT: + hsai->Init.DataSize = SAI_DATASIZE_32; + hsai->FrameInit.FrameLength = 32U * nbslot; + hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B; + break; + default : + status = HAL_ERROR; + break; + } + + return status; +} + +/** + * @brief Fill the fifo. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +static void SAI_FillFifo(SAI_HandleTypeDef *hsai) +{ + uint32_t temp; + + /* fill the fifo with data before to enabled the SAI */ + while (((hsai->Instance->SR & SAI_xSR_FLVL) != SAI_FIFOSTATUS_FULL) && (hsai->XferCount > 0U)) + { + if ((hsai->Init.DataSize == SAI_DATASIZE_8) && (hsai->Init.CompandingMode == SAI_NOCOMPANDING)) + { + hsai->Instance->DR = *hsai->pBuffPtr; + hsai->pBuffPtr++; + } + else if (hsai->Init.DataSize <= SAI_DATASIZE_16) + { + temp = (uint32_t)(*hsai->pBuffPtr); + hsai->pBuffPtr++; + temp |= ((uint32_t)(*hsai->pBuffPtr) << 8); + hsai->pBuffPtr++; + hsai->Instance->DR = temp; + } + else + { + temp = (uint32_t)(*hsai->pBuffPtr); + hsai->pBuffPtr++; + temp |= ((uint32_t)(*hsai->pBuffPtr) << 8); + hsai->pBuffPtr++; + temp |= ((uint32_t)(*hsai->pBuffPtr) << 16); + hsai->pBuffPtr++; + temp |= ((uint32_t)(*hsai->pBuffPtr) << 24); + hsai->pBuffPtr++; + hsai->Instance->DR = temp; + } + hsai->XferCount--; + } +} + +/** + * @brief Return the interrupt flag to set according the SAI setup. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @param mode SAI_MODE_DMA or SAI_MODE_IT + * @retval the list of the IT flag to enable + */ +static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode) +{ + uint32_t tmpIT = SAI_IT_OVRUDR; + + if (mode == SAI_MODE_IT) + { + tmpIT |= SAI_IT_FREQ; + } + + if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) && + ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX))) + { + tmpIT |= SAI_IT_CNRDY; + } + + if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX)) + { + tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET; + } + else + { + /* hsai has been configured in master mode */ + tmpIT |= SAI_IT_WCKCFG; + } + return tmpIT; +} + +/** + * @brief Disable the SAI and wait for the disabling. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai) +{ + register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U); + HAL_StatusTypeDef status = HAL_OK; + + /* Disable the SAI instance */ + __HAL_SAI_DISABLE(hsai); + + do + { + /* Check for the Timeout */ + if (count == 0U) + { + /* Update error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT; + status = HAL_TIMEOUT; + break; + } + count--; + } + while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U); + + return status; +} + +/** + * @brief Tx Handler for Transmit in Interrupt mode 8-Bit transfer. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +static void SAI_Transmit_IT8Bit(SAI_HandleTypeDef *hsai) +{ + if (hsai->XferCount == 0U) + { + /* Handle the end of the transmission */ + /* Disable FREQ and OVRUDR interrupts */ + __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_IT)); + hsai->State = HAL_SAI_STATE_READY; +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->TxCpltCallback(hsai); +#else + HAL_SAI_TxCpltCallback(hsai); +#endif + } + else + { + /* Write data on DR register */ + hsai->Instance->DR = *hsai->pBuffPtr; + hsai->pBuffPtr++; + hsai->XferCount--; + } +} + +/** + * @brief Tx Handler for Transmit in Interrupt mode for 16-Bit transfer. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +static void SAI_Transmit_IT16Bit(SAI_HandleTypeDef *hsai) +{ + if (hsai->XferCount == 0U) + { + /* Handle the end of the transmission */ + /* Disable FREQ and OVRUDR interrupts */ + __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_IT)); + hsai->State = HAL_SAI_STATE_READY; +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->TxCpltCallback(hsai); +#else + HAL_SAI_TxCpltCallback(hsai); +#endif + } + else + { + /* Write data on DR register */ + uint32_t temp; + temp = (uint32_t)(*hsai->pBuffPtr); + hsai->pBuffPtr++; + temp |= ((uint32_t)(*hsai->pBuffPtr) << 8); + hsai->pBuffPtr++; + hsai->Instance->DR = temp; + hsai->XferCount--; + } +} + +/** + * @brief Tx Handler for Transmit in Interrupt mode for 32-Bit transfer. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +static void SAI_Transmit_IT32Bit(SAI_HandleTypeDef *hsai) +{ + if (hsai->XferCount == 0U) + { + /* Handle the end of the transmission */ + /* Disable FREQ and OVRUDR interrupts */ + __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_IT)); + hsai->State = HAL_SAI_STATE_READY; +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->TxCpltCallback(hsai); +#else + HAL_SAI_TxCpltCallback(hsai); +#endif + } + else + { + /* Write data on DR register */ + uint32_t temp; + temp = (uint32_t)(*hsai->pBuffPtr); + hsai->pBuffPtr++; + temp |= ((uint32_t)(*hsai->pBuffPtr) << 8); + hsai->pBuffPtr++; + temp |= ((uint32_t)(*hsai->pBuffPtr) << 16); + hsai->pBuffPtr++; + temp |= ((uint32_t)(*hsai->pBuffPtr) << 24); + hsai->pBuffPtr++; + hsai->Instance->DR = temp; + hsai->XferCount--; + } +} + +/** + * @brief Rx Handler for Receive in Interrupt mode 8-Bit transfer. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +static void SAI_Receive_IT8Bit(SAI_HandleTypeDef *hsai) +{ + /* Receive data */ + *hsai->pBuffPtr = (uint8_t)hsai->Instance->DR; + hsai->pBuffPtr++; + hsai->XferCount--; + + /* Check end of the transfer */ + if (hsai->XferCount == 0U) + { + /* Disable TXE and OVRUDR interrupts */ + __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_IT)); + + /* Clear the SAI Overrun flag */ + __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR); + + hsai->State = HAL_SAI_STATE_READY; +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->RxCpltCallback(hsai); +#else + HAL_SAI_RxCpltCallback(hsai); +#endif + } +} + +/** + * @brief Rx Handler for Receive in Interrupt mode for 16-Bit transfer. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +static void SAI_Receive_IT16Bit(SAI_HandleTypeDef *hsai) +{ + uint32_t temp; + + /* Receive data */ + temp = hsai->Instance->DR; + *hsai->pBuffPtr = (uint8_t)temp; + hsai->pBuffPtr++; + *hsai->pBuffPtr = (uint8_t)(temp >> 8); + hsai->pBuffPtr++; + hsai->XferCount--; + + /* Check end of the transfer */ + if (hsai->XferCount == 0U) + { + /* Disable TXE and OVRUDR interrupts */ + __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_IT)); + + /* Clear the SAI Overrun flag */ + __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR); + + hsai->State = HAL_SAI_STATE_READY; +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->RxCpltCallback(hsai); +#else + HAL_SAI_RxCpltCallback(hsai); +#endif + } +} + +/** + * @brief Rx Handler for Receive in Interrupt mode for 32-Bit transfer. + * @param hsai pointer to a SAI_HandleTypeDef structure that contains + * the configuration information for SAI module. + * @retval None + */ +static void SAI_Receive_IT32Bit(SAI_HandleTypeDef *hsai) +{ + uint32_t temp; + + /* Receive data */ + temp = hsai->Instance->DR; + *hsai->pBuffPtr = (uint8_t)temp; + hsai->pBuffPtr++; + *hsai->pBuffPtr = (uint8_t)(temp >> 8); + hsai->pBuffPtr++; + *hsai->pBuffPtr = (uint8_t)(temp >> 16); + hsai->pBuffPtr++; + *hsai->pBuffPtr = (uint8_t)(temp >> 24); + hsai->pBuffPtr++; + hsai->XferCount--; + + /* Check end of the transfer */ + if (hsai->XferCount == 0U) + { + /* Disable TXE and OVRUDR interrupts */ + __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_IT)); + + /* Clear the SAI Overrun flag */ + __HAL_SAI_CLEAR_FLAG(hsai, SAI_FLAG_OVRUDR); + + hsai->State = HAL_SAI_STATE_READY; +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->RxCpltCallback(hsai); +#else + HAL_SAI_RxCpltCallback(hsai); +#endif + } +} + +/** + * @brief DMA SAI transmit process complete callback. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma) +{ + SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma->Init.Mode != DMA_CIRCULAR) + { + hsai->XferCount = 0; + + /* Disable SAI Tx DMA Request */ + hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN); + + /* Stop the interrupts error handling */ + __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA)); + + hsai->State = HAL_SAI_STATE_READY; + } +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->TxCpltCallback(hsai); +#else + HAL_SAI_TxCpltCallback(hsai); +#endif +} + +/** + * @brief DMA SAI transmit process half complete callback. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma) +{ + SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->TxHalfCpltCallback(hsai); +#else + HAL_SAI_TxHalfCpltCallback(hsai); +#endif +} + +/** + * @brief DMA SAI receive process complete callback. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma) +{ + SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + if (hdma->Init.Mode != DMA_CIRCULAR) + { + /* Disable Rx DMA Request */ + hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN); + hsai->XferCount = 0; + + /* Stop the interrupts error handling */ + __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA)); + + hsai->State = HAL_SAI_STATE_READY; + } +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->RxCpltCallback(hsai); +#else + HAL_SAI_RxCpltCallback(hsai); +#endif +} + +/** + * @brief DMA SAI receive process half complete callback + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma) +{ + SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->RxHalfCpltCallback(hsai); +#else + HAL_SAI_RxHalfCpltCallback(hsai); +#endif +} + +/** + * @brief DMA SAI communication error callback. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SAI_DMAError(DMA_HandleTypeDef *hdma) +{ + SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + /* Set SAI error code */ + hsai->ErrorCode |= HAL_SAI_ERROR_DMA; + + /* Disable the SAI DMA request */ + hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN; + + /* Disable SAI peripheral */ + /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */ + (void) SAI_Disable(hsai); + + /* Set the SAI state ready to be able to start again the process */ + hsai->State = HAL_SAI_STATE_READY; + + /* Initialize XferCount */ + hsai->XferCount = 0U; + + /* SAI error Callback */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->ErrorCallback(hsai); +#else + HAL_SAI_ErrorCallback(hsai); +#endif +} + +/** + * @brief DMA SAI Abort callback. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SAI_DMAAbort(DMA_HandleTypeDef *hdma) +{ + SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + /* Disable DMA request */ + hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN; + + /* Disable all interrupts and clear all flags */ + hsai->Instance->IMR = 0U; + hsai->Instance->CLRFR = 0xFFFFFFFFU; + + if (hsai->ErrorCode != HAL_SAI_ERROR_WCKCFG) + { + /* Disable SAI peripheral */ + /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */ + (void) SAI_Disable(hsai); + + /* Flush the fifo */ + SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH); + } + /* Set the SAI state to ready to be able to start again the process */ + hsai->State = HAL_SAI_STATE_READY; + + /* Initialize XferCount */ + hsai->XferCount = 0U; + + /* SAI error Callback */ +#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1) + hsai->ErrorCallback(hsai); +#else + HAL_SAI_ErrorCallback(hsai); +#endif +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* SAI1 */ + +#endif /* HAL_SAI_MODULE_ENABLED */ +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_sai_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_sai_ex.c new file mode 100644 index 0000000..7200571 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_sai_ex.c @@ -0,0 +1,135 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_sai_ex.c + * @author MCD Application Team + * @brief SAI Extended HAL module driver. + * This file provides firmware functions to manage the following + * functionality of the SAI Peripheral Controller: + * + Modify PDM microphone delays. + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ +#ifdef HAL_SAI_MODULE_ENABLED + +#if defined (SAI1) + +/** @defgroup SAIEx SAIEx + * @brief SAI Extended HAL module driver + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup SAIEx_Private_Defines SAIEx Extended Private Defines + * @{ + */ +#define SAI_PDM_DELAY_MASK 0x77U +#define SAI_PDM_DELAY_OFFSET 8U +#define SAI_PDM_RIGHT_DELAY_OFFSET 4U +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @defgroup SAIEx_Exported_Functions SAIEx Extended Exported Functions + * @{ + */ + +/** @defgroup SAIEx_Exported_Functions_Group1 Peripheral Control functions + * @brief SAIEx control functions + * +@verbatim + =============================================================================== + ##### Extended features functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Modify PDM microphone delays + +@endverbatim + * @{ + */ + +/** + * @brief Configure PDM microphone delays. + * @param hsai SAI handle. + * @param pdmMicDelay Microphone delays configuration. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SAIEx_ConfigPdmMicDelay(SAI_HandleTypeDef *hsai, SAIEx_PdmMicDelayParamTypeDef *pdmMicDelay) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t offset; + + /* Check that SAI sub-block is SAI1 sub-block A */ + if (hsai->Instance != SAI1_Block_A) + { + status = HAL_ERROR; + } + else + { + /* Check microphone delay parameters */ + assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(pdmMicDelay->MicPair)); + assert_param(IS_SAI_PDM_MIC_DELAY(pdmMicDelay->LeftDelay)); + assert_param(IS_SAI_PDM_MIC_DELAY(pdmMicDelay->RightDelay)); + + /* Compute offset on PDMDLY register according mic pair number */ + offset = SAI_PDM_DELAY_OFFSET * (pdmMicDelay->MicPair - 1U); + + /* Check SAI state and offset */ + if ((hsai->State != HAL_SAI_STATE_RESET) && (offset <= 24U)) + { + /* Reset current delays for specified microphone */ + SAI1->PDMDLY &= ~(SAI_PDM_DELAY_MASK << offset); + + /* Apply new microphone delays */ + SAI1->PDMDLY |= (((pdmMicDelay->RightDelay << SAI_PDM_RIGHT_DELAY_OFFSET) | pdmMicDelay->LeftDelay) << offset); + } + else + { + status = HAL_ERROR; + } + } + return status; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* SAI1 */ + +#endif /* HAL_SAI_MODULE_ENABLED */ +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_smartcard.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_smartcard.c new file mode 100644 index 0000000..6f38d0c --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_smartcard.c @@ -0,0 +1,3101 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_smartcard.c + * @author MCD Application Team + * @brief SMARTCARD HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the SMARTCARD peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral Control functions + * + Peripheral State and Error functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The SMARTCARD HAL driver can be used as follows: + + (#) Declare a SMARTCARD_HandleTypeDef handle structure (eg. SMARTCARD_HandleTypeDef hsmartcard). + (#) Associate a USART to the SMARTCARD handle hsmartcard. + (#) Initialize the SMARTCARD low level resources by implementing the HAL_SMARTCARD_MspInit() API: + (++) Enable the USARTx interface clock. + (++) USART pins configuration: + (+++) Enable the clock for the USART GPIOs. + (+++) Configure the USART pins (TX as alternate function pull-up, RX as alternate function Input). + (++) NVIC configuration if you need to use interrupt process (HAL_SMARTCARD_Transmit_IT() + and HAL_SMARTCARD_Receive_IT() APIs): + (+++) Configure the USARTx interrupt priority. + (+++) Enable the NVIC USART IRQ handle. + (++) DMA Configuration if you need to use DMA process (HAL_SMARTCARD_Transmit_DMA() + and HAL_SMARTCARD_Receive_DMA() APIs): + (+++) Declare a DMA handle structure for the Tx/Rx channel. + (+++) Enable the DMAx interface clock. + (+++) Configure the declared DMA handle structure with the required Tx/Rx parameters. + (+++) Configure the DMA Tx/Rx channel. + (+++) Associate the initialized DMA handle to the SMARTCARD DMA Tx/Rx handle. + (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on the DMA Tx/Rx channel. + + (#) Program the Baud Rate, Parity, Mode(Receiver/Transmitter), clock enabling/disabling and accordingly, + the clock parameters (parity, phase, last bit), prescaler value, guard time and NACK on transmission + error enabling or disabling in the hsmartcard handle Init structure. + + (#) If required, program SMARTCARD advanced features (TX/RX pins swap, TimeOut, auto-retry counter,...) + in the hsmartcard handle AdvancedInit structure. + + (#) Initialize the SMARTCARD registers by calling the HAL_SMARTCARD_Init() API: + (++) This API configures also the low level Hardware GPIO, CLOCK, CORTEX...etc) + by calling the customized HAL_SMARTCARD_MspInit() API. + [..] + (@) The specific SMARTCARD interrupts (Transmission complete interrupt, + RXNE interrupt and Error Interrupts) will be managed using the macros + __HAL_SMARTCARD_ENABLE_IT() and __HAL_SMARTCARD_DISABLE_IT() inside the transmit and receive process. + + [..] + [..] Three operation modes are available within this driver : + + *** Polling mode IO operation *** + ================================= + [..] + (+) Send an amount of data in blocking mode using HAL_SMARTCARD_Transmit() + (+) Receive an amount of data in blocking mode using HAL_SMARTCARD_Receive() + + *** Interrupt mode IO operation *** + =================================== + [..] + (+) Send an amount of data in non-blocking mode using HAL_SMARTCARD_Transmit_IT() + (+) At transmission end of transfer HAL_SMARTCARD_TxCpltCallback() is executed and user can + add his own code by customization of function pointer HAL_SMARTCARD_TxCpltCallback() + (+) Receive an amount of data in non-blocking mode using HAL_SMARTCARD_Receive_IT() + (+) At reception end of transfer HAL_SMARTCARD_RxCpltCallback() is executed and user can + add his own code by customization of function pointer HAL_SMARTCARD_RxCpltCallback() + (+) In case of transfer Error, HAL_SMARTCARD_ErrorCallback() function is executed and user can + add his own code by customization of function pointer HAL_SMARTCARD_ErrorCallback() + + *** DMA mode IO operation *** + ============================== + [..] + (+) Send an amount of data in non-blocking mode (DMA) using HAL_SMARTCARD_Transmit_DMA() + (+) At transmission end of transfer HAL_SMARTCARD_TxCpltCallback() is executed and user can + add his own code by customization of function pointer HAL_SMARTCARD_TxCpltCallback() + (+) Receive an amount of data in non-blocking mode (DMA) using HAL_SMARTCARD_Receive_DMA() + (+) At reception end of transfer HAL_SMARTCARD_RxCpltCallback() is executed and user can + add his own code by customization of function pointer HAL_SMARTCARD_RxCpltCallback() + (+) In case of transfer Error, HAL_SMARTCARD_ErrorCallback() function is executed and user can + add his own code by customization of function pointer HAL_SMARTCARD_ErrorCallback() + + *** SMARTCARD HAL driver macros list *** + ======================================== + [..] + Below the list of most used macros in SMARTCARD HAL driver. + + (+) __HAL_SMARTCARD_GET_FLAG : Check whether or not the specified SMARTCARD flag is set + (+) __HAL_SMARTCARD_CLEAR_FLAG : Clear the specified SMARTCARD pending flag + (+) __HAL_SMARTCARD_ENABLE_IT: Enable the specified SMARTCARD interrupt + (+) __HAL_SMARTCARD_DISABLE_IT: Disable the specified SMARTCARD interrupt + (+) __HAL_SMARTCARD_GET_IT_SOURCE: Check whether or not the specified SMARTCARD interrupt is enabled + + [..] + (@) You can refer to the SMARTCARD HAL driver header file for more useful macros + + ##### Callback registration ##### + ================================== + + [..] + The compilation define USE_HAL_SMARTCARD_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + + [..] + Use Function HAL_SMARTCARD_RegisterCallback() to register a user callback. + Function HAL_SMARTCARD_RegisterCallback() allows to register following callbacks: + (+) TxCpltCallback : Tx Complete Callback. + (+) RxCpltCallback : Rx Complete Callback. + (+) ErrorCallback : Error Callback. + (+) AbortCpltCallback : Abort Complete Callback. + (+) AbortTransmitCpltCallback : Abort Transmit Complete Callback. + (+) AbortReceiveCpltCallback : Abort Receive Complete Callback. + (+) RxFifoFullCallback : Rx Fifo Full Callback. + (+) TxFifoEmptyCallback : Tx Fifo Empty Callback. + (+) MspInitCallback : SMARTCARD MspInit. + (+) MspDeInitCallback : SMARTCARD MspDeInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + [..] + Use function HAL_SMARTCARD_UnRegisterCallback() to reset a callback to the default + weak (surcharged) function. + HAL_SMARTCARD_UnRegisterCallback() takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) TxCpltCallback : Tx Complete Callback. + (+) RxCpltCallback : Rx Complete Callback. + (+) ErrorCallback : Error Callback. + (+) AbortCpltCallback : Abort Complete Callback. + (+) AbortTransmitCpltCallback : Abort Transmit Complete Callback. + (+) AbortReceiveCpltCallback : Abort Receive Complete Callback. + (+) RxFifoFullCallback : Rx Fifo Full Callback. + (+) TxFifoEmptyCallback : Tx Fifo Empty Callback. + (+) MspInitCallback : SMARTCARD MspInit. + (+) MspDeInitCallback : SMARTCARD MspDeInit. + + [..] + By default, after the HAL_SMARTCARD_Init() and when the state is HAL_SMARTCARD_STATE_RESET + all callbacks are set to the corresponding weak (surcharged) functions: + examples HAL_SMARTCARD_TxCpltCallback(), HAL_SMARTCARD_RxCpltCallback(). + Exception done for MspInit and MspDeInit functions that are respectively + reset to the legacy weak (surcharged) functions in the HAL_SMARTCARD_Init() + and HAL_SMARTCARD_DeInit() only when these callbacks are null (not registered beforehand). + If not, MspInit or MspDeInit are not null, the HAL_SMARTCARD_Init() and HAL_SMARTCARD_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand). + + [..] + Callbacks can be registered/unregistered in HAL_SMARTCARD_STATE_READY state only. + Exception done MspInit/MspDeInit that can be registered/unregistered + in HAL_SMARTCARD_STATE_READY or HAL_SMARTCARD_STATE_RESET state, thus registered (user) + MspInit/DeInit callbacks can be used during the Init/DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using HAL_SMARTCARD_RegisterCallback() before calling HAL_SMARTCARD_DeInit() + or HAL_SMARTCARD_Init() function. + + [..] + When The compilation define USE_HAL_SMARTCARD_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available + and weak (surcharged) callbacks are used. + + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup SMARTCARD SMARTCARD + * @brief HAL SMARTCARD module driver + * @{ + */ + +#ifdef HAL_SMARTCARD_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @defgroup SMARTCARD_Private_Constants SMARTCARD Private Constants + * @{ + */ +#define SMARTCARD_TEACK_REACK_TIMEOUT 1000U /*!< SMARTCARD TX or RX enable acknowledge time-out value */ + +#define USART_CR1_FIELDS ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | \ + USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8| \ + USART_CR1_FIFOEN )) /*!< USART CR1 fields of parameters set by SMARTCARD_SetConfig API */ + +#define USART_CR2_CLK_FIELDS ((uint32_t)(USART_CR2_CLKEN | USART_CR2_CPOL | USART_CR2_CPHA | \ + USART_CR2_LBCL)) /*!< SMARTCARD clock-related USART CR2 fields of parameters */ + +#define USART_CR2_FIELDS ((uint32_t)(USART_CR2_RTOEN | USART_CR2_CLK_FIELDS | USART_CR2_STOP)) /*!< USART CR2 fields of parameters set by SMARTCARD_SetConfig API */ + +#define USART_CR3_FIELDS ((uint32_t)(USART_CR3_ONEBIT | USART_CR3_NACK | USART_CR3_SCARCNT | \ + USART_CR3_TXFTCFG | USART_CR3_RXFTCFG )) /*!< USART CR3 fields of parameters set by SMARTCARD_SetConfig API */ + +#define USART_BRR_MIN 0x10U /*!< USART BRR minimum authorized value */ + +#define USART_BRR_MAX 0x0000FFFFU /*!< USART BRR maximum authorized value */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @addtogroup SMARTCARD_Private_Functions + * @{ + */ +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) +void SMARTCARD_InitCallbacksToDefault(SMARTCARD_HandleTypeDef *hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ +static HAL_StatusTypeDef SMARTCARD_SetConfig(SMARTCARD_HandleTypeDef *hsmartcard); +static void SMARTCARD_AdvFeatureConfig(SMARTCARD_HandleTypeDef *hsmartcard); +static HAL_StatusTypeDef SMARTCARD_CheckIdleState(SMARTCARD_HandleTypeDef *hsmartcard); +static HAL_StatusTypeDef SMARTCARD_WaitOnFlagUntilTimeout(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout); +static void SMARTCARD_EndTxTransfer(SMARTCARD_HandleTypeDef *hsmartcard); +static void SMARTCARD_EndRxTransfer(SMARTCARD_HandleTypeDef *hsmartcard); +static void SMARTCARD_DMATransmitCplt(DMA_HandleTypeDef *hdma); +static void SMARTCARD_DMAReceiveCplt(DMA_HandleTypeDef *hdma); +static void SMARTCARD_DMAError(DMA_HandleTypeDef *hdma); +static void SMARTCARD_DMAAbortOnError(DMA_HandleTypeDef *hdma); +static void SMARTCARD_DMATxAbortCallback(DMA_HandleTypeDef *hdma); +static void SMARTCARD_DMARxAbortCallback(DMA_HandleTypeDef *hdma); +static void SMARTCARD_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma); +static void SMARTCARD_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma); +static void SMARTCARD_TxISR(SMARTCARD_HandleTypeDef *hsmartcard); +static void SMARTCARD_TxISR_FIFOEN(SMARTCARD_HandleTypeDef *hsmartcard); +static void SMARTCARD_EndTransmit_IT(SMARTCARD_HandleTypeDef *hsmartcard); +static void SMARTCARD_RxISR(SMARTCARD_HandleTypeDef *hsmartcard); +static void SMARTCARD_RxISR_FIFOEN(SMARTCARD_HandleTypeDef *hsmartcard); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup SMARTCARD_Exported_Functions SMARTCARD Exported Functions + * @{ + */ + +/** @defgroup SMARTCARD_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + ============================================================================== + ##### Initialization and Configuration functions ##### + ============================================================================== + [..] + This subsection provides a set of functions allowing to initialize the USARTx + associated to the SmartCard. + (+) These parameters can be configured: + (++) Baud Rate + (++) Parity: parity should be enabled, frame Length is fixed to 8 bits plus parity + (++) Receiver/transmitter modes + (++) Synchronous mode (and if enabled, phase, polarity and last bit parameters) + (++) Prescaler value + (++) Guard bit time + (++) NACK enabling or disabling on transmission error + + (+) The following advanced features can be configured as well: + (++) TX and/or RX pin level inversion + (++) data logical level inversion + (++) RX and TX pins swap + (++) RX overrun detection disabling + (++) DMA disabling on RX error + (++) MSB first on communication line + (++) Time out enabling (and if activated, timeout value) + (++) Block length + (++) Auto-retry counter + [..] + The HAL_SMARTCARD_Init() API follows the USART synchronous configuration procedures + (details for the procedures are available in reference manual). + +@endverbatim + + The USART frame format is given in the following table: + + Table 1. USART frame format. + +---------------------------------------------------------------+ + | M1M0 bits | PCE bit | USART frame | + |-----------------------|---------------------------------------| + | 01 | 1 | | SB | 8 bit data | PB | STB | | + +---------------------------------------------------------------+ + + + * @{ + */ + +/** + * @brief Initialize the SMARTCARD mode according to the specified + * parameters in the SMARTCARD_HandleTypeDef and initialize the associated handle. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_Init(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Check the SMARTCARD handle allocation */ + if (hsmartcard == NULL) + { + return HAL_ERROR; + } + + /* Check the USART associated to the SMARTCARD handle */ + assert_param(IS_SMARTCARD_INSTANCE(hsmartcard->Instance)); + + if (hsmartcard->gState == HAL_SMARTCARD_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hsmartcard->Lock = HAL_UNLOCKED; + +#if USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1 + SMARTCARD_InitCallbacksToDefault(hsmartcard); + + if (hsmartcard->MspInitCallback == NULL) + { + hsmartcard->MspInitCallback = HAL_SMARTCARD_MspInit; + } + + /* Init the low level hardware */ + hsmartcard->MspInitCallback(hsmartcard); +#else + /* Init the low level hardware : GPIO, CLOCK */ + HAL_SMARTCARD_MspInit(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ + } + + hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY; + + /* Disable the Peripheral to set smartcard mode */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); + + /* In SmartCard mode, the following bits must be kept cleared: + - LINEN in the USART_CR2 register, + - HDSEL and IREN bits in the USART_CR3 register.*/ + CLEAR_BIT(hsmartcard->Instance->CR2, USART_CR2_LINEN); + CLEAR_BIT(hsmartcard->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN)); + + /* set the USART in SMARTCARD mode */ + SET_BIT(hsmartcard->Instance->CR3, USART_CR3_SCEN); + + /* Set the SMARTCARD Communication parameters */ + if (SMARTCARD_SetConfig(hsmartcard) == HAL_ERROR) + { + return HAL_ERROR; + } + + /* Set the SMARTCARD transmission completion indication */ + SMARTCARD_TRANSMISSION_COMPLETION_SETTING(hsmartcard); + + if (hsmartcard->AdvancedInit.AdvFeatureInit != SMARTCARD_ADVFEATURE_NO_INIT) + { + SMARTCARD_AdvFeatureConfig(hsmartcard); + } + + /* Enable the Peripheral */ + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); + + /* TEACK and/or REACK to check before moving hsmartcard->gState and hsmartcard->RxState to Ready */ + return (SMARTCARD_CheckIdleState(hsmartcard)); +} + +/** + * @brief DeInitialize the SMARTCARD peripheral. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_DeInit(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Check the SMARTCARD handle allocation */ + if (hsmartcard == NULL) + { + return HAL_ERROR; + } + + /* Check the USART/UART associated to the SMARTCARD handle */ + assert_param(IS_SMARTCARD_INSTANCE(hsmartcard->Instance)); + + hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY; + + /* Disable the Peripheral */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); + + WRITE_REG(hsmartcard->Instance->CR1, 0x0U); + WRITE_REG(hsmartcard->Instance->CR2, 0x0U); + WRITE_REG(hsmartcard->Instance->CR3, 0x0U); + WRITE_REG(hsmartcard->Instance->RTOR, 0x0U); + WRITE_REG(hsmartcard->Instance->GTPR, 0x0U); + + /* DeInit the low level hardware */ +#if USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1 + if (hsmartcard->MspDeInitCallback == NULL) + { + hsmartcard->MspDeInitCallback = HAL_SMARTCARD_MspDeInit; + } + /* DeInit the low level hardware */ + hsmartcard->MspDeInitCallback(hsmartcard); +#else + HAL_SMARTCARD_MspDeInit(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ + + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE; + hsmartcard->gState = HAL_SMARTCARD_STATE_RESET; + hsmartcard->RxState = HAL_SMARTCARD_STATE_RESET; + + /* Process Unlock */ + __HAL_UNLOCK(hsmartcard); + + return HAL_OK; +} + +/** + * @brief Initialize the SMARTCARD MSP. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +__weak void HAL_SMARTCARD_MspInit(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmartcard); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMARTCARD_MspInit can be implemented in the user file + */ +} + +/** + * @brief DeInitialize the SMARTCARD MSP. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +__weak void HAL_SMARTCARD_MspDeInit(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmartcard); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMARTCARD_MspDeInit can be implemented in the user file + */ +} + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User SMARTCARD Callback + * To be used instead of the weak predefined callback + * @param hsmartcard smartcard handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_SMARTCARD_TX_COMPLETE_CB_ID Tx Complete Callback ID + * @arg @ref HAL_SMARTCARD_RX_COMPLETE_CB_ID Rx Complete Callback ID + * @arg @ref HAL_SMARTCARD_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_SMARTCARD_ABORT_COMPLETE_CB_ID Abort Complete Callback ID + * @arg @ref HAL_SMARTCARD_ABORT_TRANSMIT_COMPLETE_CB_ID Abort Transmit Complete Callback ID + * @arg @ref HAL_SMARTCARD_ABORT_RECEIVE_COMPLETE_CB_ID Abort Receive Complete Callback ID + * @arg @ref HAL_SMARTCARD_RX_FIFO_FULL_CB_ID Rx Fifo Full Callback ID + * @arg @ref HAL_SMARTCARD_TX_FIFO_EMPTY_CB_ID Tx Fifo Empty Callback ID + * @arg @ref HAL_SMARTCARD_MSPINIT_CB_ID MspInit Callback ID + * @arg @ref HAL_SMARTCARD_MSPDEINIT_CB_ID MspDeInit Callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_RegisterCallback(SMARTCARD_HandleTypeDef *hsmartcard, HAL_SMARTCARD_CallbackIDTypeDef CallbackID, pSMARTCARD_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hsmartcard); + + if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY) + { + switch (CallbackID) + { + + case HAL_SMARTCARD_TX_COMPLETE_CB_ID : + hsmartcard->TxCpltCallback = pCallback; + break; + + case HAL_SMARTCARD_RX_COMPLETE_CB_ID : + hsmartcard->RxCpltCallback = pCallback; + break; + + case HAL_SMARTCARD_ERROR_CB_ID : + hsmartcard->ErrorCallback = pCallback; + break; + + case HAL_SMARTCARD_ABORT_COMPLETE_CB_ID : + hsmartcard->AbortCpltCallback = pCallback; + break; + + case HAL_SMARTCARD_ABORT_TRANSMIT_COMPLETE_CB_ID : + hsmartcard->AbortTransmitCpltCallback = pCallback; + break; + + case HAL_SMARTCARD_ABORT_RECEIVE_COMPLETE_CB_ID : + hsmartcard->AbortReceiveCpltCallback = pCallback; + break; + + case HAL_SMARTCARD_RX_FIFO_FULL_CB_ID : + hsmartcard->RxFifoFullCallback = pCallback; + break; + + case HAL_SMARTCARD_TX_FIFO_EMPTY_CB_ID : + hsmartcard->TxFifoEmptyCallback = pCallback; + break; + + case HAL_SMARTCARD_MSPINIT_CB_ID : + hsmartcard->MspInitCallback = pCallback; + break; + + case HAL_SMARTCARD_MSPDEINIT_CB_ID : + hsmartcard->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (hsmartcard->gState == HAL_SMARTCARD_STATE_RESET) + { + switch (CallbackID) + { + case HAL_SMARTCARD_MSPINIT_CB_ID : + hsmartcard->MspInitCallback = pCallback; + break; + + case HAL_SMARTCARD_MSPDEINIT_CB_ID : + hsmartcard->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hsmartcard); + + return status; +} + +/** + * @brief Unregister an SMARTCARD callback + * SMARTCARD callback is redirected to the weak predefined callback + * @param hsmartcard smartcard handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_SMARTCARD_TX_COMPLETE_CB_ID Tx Complete Callback ID + * @arg @ref HAL_SMARTCARD_RX_COMPLETE_CB_ID Rx Complete Callback ID + * @arg @ref HAL_SMARTCARD_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_SMARTCARD_ABORT_COMPLETE_CB_ID Abort Complete Callback ID + * @arg @ref HAL_SMARTCARD_ABORT_TRANSMIT_COMPLETE_CB_ID Abort Transmit Complete Callback ID + * @arg @ref HAL_SMARTCARD_ABORT_RECEIVE_COMPLETE_CB_ID Abort Receive Complete Callback ID + * @arg @ref HAL_SMARTCARD_RX_FIFO_FULL_CB_ID Rx Fifo Full Callback ID + * @arg @ref HAL_SMARTCARD_TX_FIFO_EMPTY_CB_ID Tx Fifo Empty Callback ID + * @arg @ref HAL_SMARTCARD_MSPINIT_CB_ID MspInit Callback ID + * @arg @ref HAL_SMARTCARD_MSPDEINIT_CB_ID MspDeInit Callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_UnRegisterCallback(SMARTCARD_HandleTypeDef *hsmartcard, HAL_SMARTCARD_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hsmartcard); + + if (HAL_SMARTCARD_STATE_READY == hsmartcard->gState) + { + switch (CallbackID) + { + case HAL_SMARTCARD_TX_COMPLETE_CB_ID : + hsmartcard->TxCpltCallback = HAL_SMARTCARD_TxCpltCallback; /* Legacy weak TxCpltCallback */ + break; + + case HAL_SMARTCARD_RX_COMPLETE_CB_ID : + hsmartcard->RxCpltCallback = HAL_SMARTCARD_RxCpltCallback; /* Legacy weak RxCpltCallback */ + break; + + case HAL_SMARTCARD_ERROR_CB_ID : + hsmartcard->ErrorCallback = HAL_SMARTCARD_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_SMARTCARD_ABORT_COMPLETE_CB_ID : + hsmartcard->AbortCpltCallback = HAL_SMARTCARD_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + break; + + case HAL_SMARTCARD_ABORT_TRANSMIT_COMPLETE_CB_ID : + hsmartcard->AbortTransmitCpltCallback = HAL_SMARTCARD_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */ + break; + + case HAL_SMARTCARD_ABORT_RECEIVE_COMPLETE_CB_ID : + hsmartcard->AbortReceiveCpltCallback = HAL_SMARTCARD_AbortReceiveCpltCallback; /* Legacy weak AbortReceiveCpltCallback */ + break; + + case HAL_SMARTCARD_RX_FIFO_FULL_CB_ID : + hsmartcard->RxFifoFullCallback = HAL_SMARTCARDEx_RxFifoFullCallback; /* Legacy weak RxFifoFullCallback */ + break; + + case HAL_SMARTCARD_TX_FIFO_EMPTY_CB_ID : + hsmartcard->TxFifoEmptyCallback = HAL_SMARTCARDEx_TxFifoEmptyCallback; /* Legacy weak TxFifoEmptyCallback */ + break; + + case HAL_SMARTCARD_MSPINIT_CB_ID : + hsmartcard->MspInitCallback = HAL_SMARTCARD_MspInit; /* Legacy weak MspInitCallback */ + break; + + case HAL_SMARTCARD_MSPDEINIT_CB_ID : + hsmartcard->MspDeInitCallback = HAL_SMARTCARD_MspDeInit; /* Legacy weak MspDeInitCallback */ + break; + + default : + /* Update the error code */ + hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_SMARTCARD_STATE_RESET == hsmartcard->gState) + { + switch (CallbackID) + { + case HAL_SMARTCARD_MSPINIT_CB_ID : + hsmartcard->MspInitCallback = HAL_SMARTCARD_MspInit; + break; + + case HAL_SMARTCARD_MSPDEINIT_CB_ID : + hsmartcard->MspDeInitCallback = HAL_SMARTCARD_MspDeInit; + break; + + default : + /* Update the error code */ + hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hsmartcard); + + return status; +} +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup SMARTCARD_Exported_Functions_Group2 IO operation functions + * @brief SMARTCARD Transmit and Receive functions + * +@verbatim + ============================================================================== + ##### IO operation functions ##### + ============================================================================== + [..] + This subsection provides a set of functions allowing to manage the SMARTCARD data transfers. + + [..] + Smartcard is a single wire half duplex communication protocol. + The Smartcard interface is designed to support asynchronous protocol Smartcards as + defined in the ISO 7816-3 standard. The USART should be configured as: + (+) 8 bits plus parity: where M=1 and PCE=1 in the USART_CR1 register + (+) 1.5 stop bits when transmitting and receiving: where STOP=11 in the USART_CR2 register. + + [..] + (#) There are two modes of transfer: + (##) Blocking mode: The communication is performed in polling mode. + The HAL status of all data processing is returned by the same function + after finishing transfer. + (##) Non-Blocking mode: The communication is performed using Interrupts + or DMA, the relevant API's return the HAL status. + The end of the data processing will be indicated through the + dedicated SMARTCARD IRQ when using Interrupt mode or the DMA IRQ when + using DMA mode. + (##) The HAL_SMARTCARD_TxCpltCallback(), HAL_SMARTCARD_RxCpltCallback() user callbacks + will be executed respectively at the end of the Transmit or Receive process + The HAL_SMARTCARD_ErrorCallback() user callback will be executed when a communication + error is detected. + + (#) Blocking mode APIs are : + (##) HAL_SMARTCARD_Transmit() + (##) HAL_SMARTCARD_Receive() + + (#) Non Blocking mode APIs with Interrupt are : + (##) HAL_SMARTCARD_Transmit_IT() + (##) HAL_SMARTCARD_Receive_IT() + (##) HAL_SMARTCARD_IRQHandler() + + (#) Non Blocking mode functions with DMA are : + (##) HAL_SMARTCARD_Transmit_DMA() + (##) HAL_SMARTCARD_Receive_DMA() + + (#) A set of Transfer Complete Callbacks are provided in non Blocking mode: + (##) HAL_SMARTCARD_TxCpltCallback() + (##) HAL_SMARTCARD_RxCpltCallback() + (##) HAL_SMARTCARD_ErrorCallback() + + (#) Non-Blocking mode transfers could be aborted using Abort API's : + (##) HAL_SMARTCARD_Abort() + (##) HAL_SMARTCARD_AbortTransmit() + (##) HAL_SMARTCARD_AbortReceive() + (##) HAL_SMARTCARD_Abort_IT() + (##) HAL_SMARTCARD_AbortTransmit_IT() + (##) HAL_SMARTCARD_AbortReceive_IT() + + (#) For Abort services based on interrupts (HAL_SMARTCARD_Abortxxx_IT), a set of Abort Complete Callbacks are provided: + (##) HAL_SMARTCARD_AbortCpltCallback() + (##) HAL_SMARTCARD_AbortTransmitCpltCallback() + (##) HAL_SMARTCARD_AbortReceiveCpltCallback() + + (#) In Non-Blocking mode transfers, possible errors are split into 2 categories. + Errors are handled as follows : + (##) Error is considered as Recoverable and non blocking : Transfer could go till end, but error severity is + to be evaluated by user : this concerns Frame Error, Parity Error or Noise Error in Interrupt mode reception . + Received character is then retrieved and stored in Rx buffer, Error code is set to allow user to identify error type, + and HAL_SMARTCARD_ErrorCallback() user callback is executed. Transfer is kept ongoing on SMARTCARD side. + If user wants to abort it, Abort services should be called by user. + (##) Error is considered as Blocking : Transfer could not be completed properly and is aborted. + This concerns Frame Error in Interrupt mode tranmission, Overrun Error in Interrupt mode reception and all errors in DMA mode. + Error code is set to allow user to identify error type, and HAL_SMARTCARD_ErrorCallback() user callback is executed. + +@endverbatim + * @{ + */ + +/** + * @brief Send an amount of data in blocking mode. + * @note When FIFO mode is enabled, writing a data in the TDR register adds one + * data to the TXFIFO. Write operations to the TDR register are performed + * when TXFNF flag is set. From hardware perspective, TXFNF flag and + * TXE are mapped on the same bit-field. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @param pData pointer to data buffer. + * @param Size amount of data to be sent. + * @param Timeout Timeout duration. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_Transmit(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + uint8_t *ptmpdata = pData; + + /* Check that a Tx process is not already ongoing */ + if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY) + { + if ((ptmpdata == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hsmartcard); + + hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY_TX; + + /* Init tickstart for timeout management */ + tickstart = HAL_GetTick(); + + /* Disable the Peripheral first to update mode for TX master */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); + + /* Disable Rx, enable Tx */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_RE); + SET_BIT(hsmartcard->Instance->RQR, SMARTCARD_RXDATA_FLUSH_REQUEST); + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_TE); + + /* Enable the Peripheral */ + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); + + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE; + hsmartcard->TxXferSize = Size; + hsmartcard->TxXferCount = Size; + + while (hsmartcard->TxXferCount > 0U) + { + hsmartcard->TxXferCount--; + if (SMARTCARD_WaitOnFlagUntilTimeout(hsmartcard, SMARTCARD_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + hsmartcard->Instance->TDR = (uint8_t)(*ptmpdata & 0xFFU); + ptmpdata++; + } + if (SMARTCARD_WaitOnFlagUntilTimeout(hsmartcard, SMARTCARD_TRANSMISSION_COMPLETION_FLAG(hsmartcard), RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + /* Re-enable Rx at end of transmission if initial mode is Rx/Tx */ + if (hsmartcard->Init.Mode == SMARTCARD_MODE_TX_RX) + { + /* Disable the Peripheral first to update modes */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_RE); + /* Enable the Peripheral */ + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); + } + + /* At end of Tx process, restore hsmartcard->gState to Ready */ + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in blocking mode. + * @note When FIFO mode is enabled, the RXFNE flag is set as long as the RXFIFO + * is not empty. Read operations from the RDR register are performed when + * RXFNE flag is set. From hardware perspective, RXFNE flag and + * RXNE are mapped on the same bit-field. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @param pData pointer to data buffer. + * @param Size amount of data to be received. + * @param Timeout Timeout duration. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_Receive(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + uint8_t *ptmpdata = pData; + + /* Check that a Rx process is not already ongoing */ + if (hsmartcard->RxState == HAL_SMARTCARD_STATE_READY) + { + if ((ptmpdata == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hsmartcard); + + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE; + hsmartcard->RxState = HAL_SMARTCARD_STATE_BUSY_RX; + + /* Init tickstart for timeout management */ + tickstart = HAL_GetTick(); + + hsmartcard->RxXferSize = Size; + hsmartcard->RxXferCount = Size; + + /* Check the remain data to be received */ + while (hsmartcard->RxXferCount > 0U) + { + hsmartcard->RxXferCount--; + + if (SMARTCARD_WaitOnFlagUntilTimeout(hsmartcard, SMARTCARD_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + *ptmpdata = (uint8_t)(hsmartcard->Instance->RDR & (uint8_t)0x00FF); + ptmpdata++; + } + + /* At end of Rx process, restore hsmartcard->RxState to Ready */ + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Send an amount of data in interrupt mode. + * @note When FIFO mode is disabled, USART interrupt is generated whenever + * USART_TDR register is empty, i.e one interrupt per data to transmit. + * @note When FIFO mode is enabled, USART interrupt is generated whenever + * TXFIFO threshold reached. In that case the interrupt rate depends on + * TXFIFO threshold configuration. + * @note This function sets the hsmartcard->TxIsr function pointer according to + * the FIFO mode (data transmission processing depends on FIFO mode). + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @param pData pointer to data buffer. + * @param Size amount of data to be sent. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_Transmit_IT(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size) +{ + /* Check that a Tx process is not already ongoing */ + if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hsmartcard); + + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE; + hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY_TX; + + hsmartcard->pTxBuffPtr = pData; + hsmartcard->TxXferSize = Size; + hsmartcard->TxXferCount = Size; + hsmartcard->TxISR = NULL; + + /* Disable the Peripheral first to update mode for TX master */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); + + /* Disable Rx, enable Tx */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_RE); + SET_BIT(hsmartcard->Instance->RQR, SMARTCARD_RXDATA_FLUSH_REQUEST); + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_TE); + + /* Enable the Peripheral */ + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); + + /* Configure Tx interrupt processing */ + if (hsmartcard->FifoMode == SMARTCARD_FIFOMODE_ENABLE) + { + /* Set the Tx ISR function pointer */ + hsmartcard->TxISR = SMARTCARD_TxISR_FIFOEN; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + /* Enable the SMARTCARD Error Interrupt: (Frame error) */ + SET_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + + /* Enable the TX FIFO threshold interrupt */ + SET_BIT(hsmartcard->Instance->CR3, USART_CR3_TXFTIE); + } + else + { + /* Set the Tx ISR function pointer */ + hsmartcard->TxISR = SMARTCARD_TxISR; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + /* Enable the SMARTCARD Error Interrupt: (Frame error) */ + SET_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + + /* Enable the SMARTCARD Transmit Data Register Empty Interrupt */ + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_TXEIE_TXFNFIE); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in interrupt mode. + * @note When FIFO mode is disabled, USART interrupt is generated whenever + * USART_RDR register can be read, i.e one interrupt per data to receive. + * @note When FIFO mode is enabled, USART interrupt is generated whenever + * RXFIFO threshold reached. In that case the interrupt rate depends on + * RXFIFO threshold configuration. + * @note This function sets the hsmartcard->RxIsr function pointer according to + * the FIFO mode (data reception processing depends on FIFO mode). + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @param pData pointer to data buffer. + * @param Size amount of data to be received. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_Receive_IT(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size) +{ + /* Check that a Rx process is not already ongoing */ + if (hsmartcard->RxState == HAL_SMARTCARD_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hsmartcard); + + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE; + hsmartcard->RxState = HAL_SMARTCARD_STATE_BUSY_RX; + + hsmartcard->pRxBuffPtr = pData; + hsmartcard->RxXferSize = Size; + hsmartcard->RxXferCount = Size; + + /* Configure Rx interrupt processing */ + if ((hsmartcard->FifoMode == SMARTCARD_FIFOMODE_ENABLE) && (Size >= hsmartcard->NbRxDataToProcess)) + { + /* Set the Rx ISR function pointer */ + hsmartcard->RxISR = SMARTCARD_RxISR_FIFOEN; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + /* Enable the SMARTCART Parity Error interrupt and RX FIFO Threshold interrupt */ + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_PEIE); + SET_BIT(hsmartcard->Instance->CR3, USART_CR3_RXFTIE); + } + else + { + /* Set the Rx ISR function pointer */ + hsmartcard->RxISR = SMARTCARD_RxISR; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + /* Enable the SMARTCARD Parity Error and Data Register not empty Interrupts */ + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE); + } + + /* Enable the SMARTCARD Error Interrupt: (Frame error, noise error, overrun error) */ + SET_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Send an amount of data in DMA mode. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @param pData pointer to data buffer. + * @param Size amount of data to be sent. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_Transmit_DMA(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size) +{ + HAL_StatusTypeDef status; + + /* Check that a Tx process is not already ongoing */ + if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hsmartcard); + + hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY_TX; + + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE; + hsmartcard->pTxBuffPtr = pData; + hsmartcard->TxXferSize = Size; + hsmartcard->TxXferCount = Size; + + /* Disable the Peripheral first to update mode for TX master */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); + + /* Disable Rx, enable Tx */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_RE); + SET_BIT(hsmartcard->Instance->RQR, SMARTCARD_RXDATA_FLUSH_REQUEST); + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_TE); + + /* Enable the Peripheral */ + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); + + /* Set the SMARTCARD DMA transfer complete callback */ + hsmartcard->hdmatx->XferCpltCallback = SMARTCARD_DMATransmitCplt; + + /* Set the SMARTCARD error callback */ + hsmartcard->hdmatx->XferErrorCallback = SMARTCARD_DMAError; + + /* Set the DMA abort callback */ + hsmartcard->hdmatx->XferAbortCallback = NULL; + + /* Enable the SMARTCARD transmit DMA channel */ + status = HAL_DMA_Start_IT(hsmartcard->hdmatx, (uint32_t)hsmartcard->pTxBuffPtr, (uint32_t)&hsmartcard->Instance->TDR, Size); + + if(status == HAL_OK) + { + /* Clear the TC flag in the ICR register */ + CLEAR_BIT(hsmartcard->Instance->ICR, USART_ICR_TCCF); + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + /* Enable the UART Error Interrupt: (Frame error) */ + SET_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + + /* Enable the DMA transfer for transmit request by setting the DMAT bit + in the SMARTCARD associated USART CR3 register */ + SET_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAT); + + return HAL_OK; + } + else + { + /* Set error code to DMA */ + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + /* Restore hsmartcard->State to ready */ + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + + return HAL_ERROR; + } + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in DMA mode. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @param pData pointer to data buffer. + * @param Size amount of data to be received. + * @note The SMARTCARD-associated USART parity is enabled (PCE = 1), + * the received data contain the parity bit (MSB position). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_Receive_DMA(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t *pData, uint16_t Size) +{ + HAL_StatusTypeDef status; + + /* Check that a Rx process is not already ongoing */ + if (hsmartcard->RxState == HAL_SMARTCARD_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(hsmartcard); + + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE; + hsmartcard->RxState = HAL_SMARTCARD_STATE_BUSY_RX; + + hsmartcard->pRxBuffPtr = pData; + hsmartcard->RxXferSize = Size; + + /* Set the SMARTCARD DMA transfer complete callback */ + hsmartcard->hdmarx->XferCpltCallback = SMARTCARD_DMAReceiveCplt; + + /* Set the SMARTCARD DMA error callback */ + hsmartcard->hdmarx->XferErrorCallback = SMARTCARD_DMAError; + + /* Set the DMA abort callback */ + hsmartcard->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + status = HAL_DMA_Start_IT(hsmartcard->hdmarx, (uint32_t)&hsmartcard->Instance->RDR, (uint32_t)hsmartcard->pRxBuffPtr, Size); + + if(status == HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + /* Enable the SMARTCARD Parity Error Interrupt */ + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_PEIE); + + /* Enable the SMARTCARD Error Interrupt: (Frame error, noise error, overrun error) */ + SET_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + + /* Enable the DMA transfer for the receiver request by setting the DMAR bit + in the SMARTCARD associated USART CR3 register */ + SET_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAR); + + return HAL_OK; + } + else + { + /* Set error code to DMA */ + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + /* Restore hsmartcard->State to ready */ + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + + return HAL_ERROR; + } + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Abort ongoing transfers (blocking mode). + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @note This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable SMARTCARD Interrupts (Tx and Rx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode) + * - Set handle State to READY + * @note This procedure is executed in blocking mode : when exiting function, Abort is considered as completed. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_Abort(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Disable RTOIE, EOBIE, TXEIE, TCIE, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE | USART_CR1_RTOIE | USART_CR1_EOBIE)); + CLEAR_BIT(hsmartcard->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE)); + + /* Disable the SMARTCARD DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAT)) + { + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAT); + + /* Abort the SMARTCARD DMA Tx channel : use blocking DMA Abort API (no callback) */ + if (hsmartcard->hdmatx != NULL) + { + /* Set the SMARTCARD DMA Abort callback to Null. + No call back execution at end of DMA abort procedure */ + hsmartcard->hdmatx->XferAbortCallback = NULL; + + if (HAL_DMA_Abort(hsmartcard->hdmatx) != HAL_OK) + { + if (HAL_DMA_GetError(hsmartcard->hdmatx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + return HAL_TIMEOUT; + } + } + } + } + + /* Disable the SMARTCARD DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAR); + + /* Abort the SMARTCARD DMA Rx channel : use blocking DMA Abort API (no callback) */ + if (hsmartcard->hdmarx != NULL) + { + /* Set the SMARTCARD DMA Abort callback to Null. + No call back execution at end of DMA abort procedure */ + hsmartcard->hdmarx->XferAbortCallback = NULL; + + if (HAL_DMA_Abort(hsmartcard->hdmarx) != HAL_OK) + { + if (HAL_DMA_GetError(hsmartcard->hdmarx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + return HAL_TIMEOUT; + } + } + } + } + + /* Reset Tx and Rx transfer counters */ + hsmartcard->TxXferCount = 0U; + hsmartcard->RxXferCount = 0U; + + /* Clear the Error flags in the ICR register */ + __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard, SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF | SMARTCARD_CLEAR_FEF | SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF); + + /* Restore hsmartcard->gState and hsmartcard->RxState to Ready */ + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + + /* Reset Handle ErrorCode to No Error */ + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE; + + return HAL_OK; +} + +/** + * @brief Abort ongoing Transmit transfer (blocking mode). + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @note This procedure could be used for aborting any ongoing Tx transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable SMARTCARD Interrupts (Tx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode) + * - Set handle State to READY + * @note This procedure is executed in blocking mode : when exiting function, Abort is considered as completed. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_AbortTransmit(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Disable TCIE, TXEIE and TXFTIE interrupts */ + CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE)); + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_TXFTIE); + + /* Check if a receive process is ongoing or not. If not disable ERR IT */ + if (hsmartcard->RxState == HAL_SMARTCARD_STATE_READY) + { + /* Disable the SMARTCARD Error Interrupt: (Frame error) */ + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + } + + /* Disable the SMARTCARD DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAT)) + { + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAT); + + /* Abort the SMARTCARD DMA Tx channel : use blocking DMA Abort API (no callback) */ + if (hsmartcard->hdmatx != NULL) + { + /* Set the SMARTCARD DMA Abort callback to Null. + No call back execution at end of DMA abort procedure */ + hsmartcard->hdmatx->XferAbortCallback = NULL; + + if (HAL_DMA_Abort(hsmartcard->hdmatx) != HAL_OK) + { + if (HAL_DMA_GetError(hsmartcard->hdmatx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + return HAL_TIMEOUT; + } + } + } + } + + /* Reset Tx transfer counter */ + hsmartcard->TxXferCount = 0U; + + /* Clear the Error flags in the ICR register */ + __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard, SMARTCARD_CLEAR_FEF); + + /* Restore hsmartcard->gState to Ready */ + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + + return HAL_OK; +} + +/** + * @brief Abort ongoing Receive transfer (blocking mode). + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @note This procedure could be used for aborting any ongoing Rx transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable SMARTCARD Interrupts (Rx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode) + * - Set handle State to READY + * @note This procedure is executed in blocking mode : when exiting function, Abort is considered as completed. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_AbortReceive(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Disable RTOIE, EOBIE, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE | USART_CR1_EOBIE)); + CLEAR_BIT(hsmartcard->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE)); + + /* Check if a Transmit process is ongoing or not. If not disable ERR IT */ + if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY) + { + /* Disable the SMARTCARD Error Interrupt: (Frame error) */ + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + } + + /* Disable the SMARTCARD DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAR); + + /* Abort the SMARTCARD DMA Rx channel : use blocking DMA Abort API (no callback) */ + if (hsmartcard->hdmarx != NULL) + { + /* Set the SMARTCARD DMA Abort callback to Null. + No call back execution at end of DMA abort procedure */ + hsmartcard->hdmarx->XferAbortCallback = NULL; + + if (HAL_DMA_Abort(hsmartcard->hdmarx) != HAL_OK) + { + if (HAL_DMA_GetError(hsmartcard->hdmarx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + return HAL_TIMEOUT; + } + } + } + } + + /* Reset Rx transfer counter */ + hsmartcard->RxXferCount = 0U; + + /* Clear the Error flags in the ICR register */ + __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard, SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF | SMARTCARD_CLEAR_FEF | SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF); + + /* Restore hsmartcard->RxState to Ready */ + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + + return HAL_OK; +} + +/** + * @brief Abort ongoing transfers (Interrupt mode). + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @note This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable SMARTCARD Interrupts (Tx and Rx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode) + * - Set handle State to READY + * - At abort completion, call user abort complete callback + * @note This procedure is executed in Interrupt mode, meaning that abort procedure could be + * considered as completed only when user abort complete callback is executed (not when exiting function). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_Abort_IT(SMARTCARD_HandleTypeDef *hsmartcard) +{ + uint32_t abortcplt = 1U; + + /* Disable RTOIE, EOBIE, TXEIE, TCIE, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE | USART_CR1_RTOIE | USART_CR1_EOBIE)); + CLEAR_BIT(hsmartcard->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE)); + + /* If DMA Tx and/or DMA Rx Handles are associated to SMARTCARD Handle, DMA Abort complete callbacks should be initialised + before any call to DMA Abort functions */ + /* DMA Tx Handle is valid */ + if (hsmartcard->hdmatx != NULL) + { + /* Set DMA Abort Complete callback if SMARTCARD DMA Tx request if enabled. + Otherwise, set it to NULL */ + if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAT)) + { + hsmartcard->hdmatx->XferAbortCallback = SMARTCARD_DMATxAbortCallback; + } + else + { + hsmartcard->hdmatx->XferAbortCallback = NULL; + } + } + /* DMA Rx Handle is valid */ + if (hsmartcard->hdmarx != NULL) + { + /* Set DMA Abort Complete callback if SMARTCARD DMA Rx request if enabled. + Otherwise, set it to NULL */ + if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR)) + { + hsmartcard->hdmarx->XferAbortCallback = SMARTCARD_DMARxAbortCallback; + } + else + { + hsmartcard->hdmarx->XferAbortCallback = NULL; + } + } + + /* Disable the SMARTCARD DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAT)) + { + /* Disable DMA Tx at UART level */ + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAT); + + /* Abort the SMARTCARD DMA Tx channel : use non blocking DMA Abort API (callback) */ + if (hsmartcard->hdmatx != NULL) + { + /* SMARTCARD Tx DMA Abort callback has already been initialised : + will lead to call HAL_SMARTCARD_AbortCpltCallback() at end of DMA abort procedure */ + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hsmartcard->hdmatx) != HAL_OK) + { + hsmartcard->hdmatx->XferAbortCallback = NULL; + } + else + { + abortcplt = 0U; + } + } + } + + /* Disable the SMARTCARD DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAR); + + /* Abort the SMARTCARD DMA Rx channel : use non blocking DMA Abort API (callback) */ + if (hsmartcard->hdmarx != NULL) + { + /* SMARTCARD Rx DMA Abort callback has already been initialised : + will lead to call HAL_SMARTCARD_AbortCpltCallback() at end of DMA abort procedure */ + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hsmartcard->hdmarx) != HAL_OK) + { + hsmartcard->hdmarx->XferAbortCallback = NULL; + abortcplt = 1U; + } + else + { + abortcplt = 0U; + } + } + } + + /* if no DMA abort complete callback execution is required => call user Abort Complete callback */ + if (abortcplt == 1U) + { + /* Reset Tx and Rx transfer counters */ + hsmartcard->TxXferCount = 0U; + hsmartcard->RxXferCount = 0U; + + /* Clear ISR function pointers */ + hsmartcard->RxISR = NULL; + hsmartcard->TxISR = NULL; + + /* Reset errorCode */ + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE; + + /* Clear the Error flags in the ICR register */ + __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard, SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF | SMARTCARD_CLEAR_FEF | SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF); + + /* Restore hsmartcard->gState and hsmartcard->RxState to Ready */ + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Abort complete callback */ + hsmartcard->AbortCpltCallback(hsmartcard); +#else + /* Call legacy weak Abort complete callback */ + HAL_SMARTCARD_AbortCpltCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + } + + return HAL_OK; +} + +/** + * @brief Abort ongoing Transmit transfer (Interrupt mode). + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @note This procedure could be used for aborting any ongoing Tx transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable SMARTCARD Interrupts (Tx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode) + * - Set handle State to READY + * - At abort completion, call user abort complete callback + * @note This procedure is executed in Interrupt mode, meaning that abort procedure could be + * considered as completed only when user abort complete callback is executed (not when exiting function). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARD_AbortTransmit_IT(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Disable TCIE, TXEIE and TXFTIE interrupts */ + CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE)); + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_TXFTIE); + + /* Check if a receive process is ongoing or not. If not disable ERR IT */ + if (hsmartcard->RxState == HAL_SMARTCARD_STATE_READY) + { + /* Disable the SMARTCARD Error Interrupt: (Frame error) */ + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + } + + /* Disable the SMARTCARD DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAT)) + { + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAT); + + /* Abort the SMARTCARD DMA Tx channel : use non blocking DMA Abort API (callback) */ + if (hsmartcard->hdmatx != NULL) + { + /* Set the SMARTCARD DMA Abort callback : + will lead to call HAL_SMARTCARD_AbortCpltCallback() at end of DMA abort procedure */ + hsmartcard->hdmatx->XferAbortCallback = SMARTCARD_DMATxOnlyAbortCallback; + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hsmartcard->hdmatx) != HAL_OK) + { + /* Call Directly hsmartcard->hdmatx->XferAbortCallback function in case of error */ + hsmartcard->hdmatx->XferAbortCallback(hsmartcard->hdmatx); + } + } + else + { + /* Reset Tx transfer counter */ + hsmartcard->TxXferCount = 0U; + + /* Clear TxISR function pointers */ + hsmartcard->TxISR = NULL; + + /* Restore hsmartcard->gState to Ready */ + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Abort Transmit Complete Callback */ + hsmartcard->AbortTransmitCpltCallback(hsmartcard); +#else + /* Call legacy weak Abort Transmit Complete Callback */ + HAL_SMARTCARD_AbortTransmitCpltCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + } + } + else + { + /* Reset Tx transfer counter */ + hsmartcard->TxXferCount = 0U; + + /* Clear TxISR function pointers */ + hsmartcard->TxISR = NULL; + + /* Clear the Error flags in the ICR register */ + __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard, SMARTCARD_CLEAR_FEF); + + /* Restore hsmartcard->gState to Ready */ + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Abort Transmit Complete Callback */ + hsmartcard->AbortTransmitCpltCallback(hsmartcard); +#else + /* Call legacy weak Abort Transmit Complete Callback */ + HAL_SMARTCARD_AbortTransmitCpltCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + } + + return HAL_OK; +} + +/** + * @brief Abort ongoing Receive transfer (Interrupt mode). + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @note This procedure could be used for aborting any ongoing Rx transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable SMARTCARD Interrupts (Rx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode) + * - Set handle State to READY + * - At abort completion, call user abort complete callback + * @note This procedure is executed in Interrupt mode, meaning that abort procedure could be + * considered as completed only when user abort complete callback is executed (not when exiting function). + * @retval HAL status +*/ +HAL_StatusTypeDef HAL_SMARTCARD_AbortReceive_IT(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Disable RTOIE, EOBIE, RXNE, PE, RXFT and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE | USART_CR1_EOBIE)); + CLEAR_BIT(hsmartcard->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE)); + + /* Check if a Transmit process is ongoing or not. If not disable ERR IT */ + if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY) + { + /* Disable the SMARTCARD Error Interrupt: (Frame error) */ + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + } + + /* Disable the SMARTCARD DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAR); + + /* Abort the SMARTCARD DMA Rx channel : use non blocking DMA Abort API (callback) */ + if (hsmartcard->hdmarx != NULL) + { + /* Set the SMARTCARD DMA Abort callback : + will lead to call HAL_SMARTCARD_AbortCpltCallback() at end of DMA abort procedure */ + hsmartcard->hdmarx->XferAbortCallback = SMARTCARD_DMARxOnlyAbortCallback; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hsmartcard->hdmarx) != HAL_OK) + { + /* Call Directly hsmartcard->hdmarx->XferAbortCallback function in case of error */ + hsmartcard->hdmarx->XferAbortCallback(hsmartcard->hdmarx); + } + } + else + { + /* Reset Rx transfer counter */ + hsmartcard->RxXferCount = 0U; + + /* Clear RxISR function pointer */ + hsmartcard->RxISR = NULL; + + /* Clear the Error flags in the ICR register */ + __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard, SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF | SMARTCARD_CLEAR_FEF | SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF); + + /* Restore hsmartcard->RxState to Ready */ + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Abort Receive Complete Callback */ + hsmartcard->AbortReceiveCpltCallback(hsmartcard); +#else + /* Call legacy weak Abort Receive Complete Callback */ + HAL_SMARTCARD_AbortReceiveCpltCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + } + } + else + { + /* Reset Rx transfer counter */ + hsmartcard->RxXferCount = 0U; + + /* Clear RxISR function pointer */ + hsmartcard->RxISR = NULL; + + /* Clear the Error flags in the ICR register */ + __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard, SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF | SMARTCARD_CLEAR_FEF | SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF); + + /* Restore hsmartcard->RxState to Ready */ + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Abort Receive Complete Callback */ + hsmartcard->AbortReceiveCpltCallback(hsmartcard); +#else + /* Call legacy weak Abort Receive Complete Callback */ + HAL_SMARTCARD_AbortReceiveCpltCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + } + + return HAL_OK; +} + +/** + * @brief Handle SMARTCARD interrupt requests. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +void HAL_SMARTCARD_IRQHandler(SMARTCARD_HandleTypeDef *hsmartcard) +{ + uint32_t isrflags = READ_REG(hsmartcard->Instance->ISR); + uint32_t cr1its = READ_REG(hsmartcard->Instance->CR1); + uint32_t cr3its = READ_REG(hsmartcard->Instance->CR3); + uint32_t errorflags; + + /* If no error occurs */ + errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF)); + if (errorflags == 0U) + { + /* SMARTCARD in mode Receiver ---------------------------------------------------*/ + if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U) + && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) + || ((cr3its & USART_CR3_RXFTIE) != 0U))) + { + if (hsmartcard->RxISR != NULL) + { + hsmartcard->RxISR(hsmartcard); + } + return; + } + } + + /* If some errors occur */ + if ((errorflags != 0U) + && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U) + || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))) + { + /* SMARTCARD parity error interrupt occurred -------------------------------------*/ + if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U)) + { + __HAL_SMARTCARD_CLEAR_IT(hsmartcard, SMARTCARD_CLEAR_PEF); + + hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_PE; + } + + /* SMARTCARD frame error interrupt occurred --------------------------------------*/ + if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U)) + { + __HAL_SMARTCARD_CLEAR_IT(hsmartcard, SMARTCARD_CLEAR_FEF); + + hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_FE; + } + + /* SMARTCARD noise error interrupt occurred --------------------------------------*/ + if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U)) + { + __HAL_SMARTCARD_CLEAR_IT(hsmartcard, SMARTCARD_CLEAR_NEF); + + hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_NE; + } + + /* SMARTCARD Over-Run interrupt occurred -----------------------------------------*/ + if (((isrflags & USART_ISR_ORE) != 0U) + && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) + || ((cr3its & USART_CR3_RXFTIE) != 0U) + || ((cr3its & USART_CR3_EIE) != 0U))) + { + __HAL_SMARTCARD_CLEAR_IT(hsmartcard, SMARTCARD_CLEAR_OREF); + + hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_ORE; + } + + /* SMARTCARD receiver timeout interrupt occurred -----------------------------------------*/ + if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U)) + { + __HAL_SMARTCARD_CLEAR_IT(hsmartcard, SMARTCARD_CLEAR_RTOF); + + hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_RTO; + } + + /* Call SMARTCARD Error Call back function if need be --------------------------*/ + if (hsmartcard->ErrorCode != HAL_SMARTCARD_ERROR_NONE) + { + /* SMARTCARD in mode Receiver ---------------------------------------------------*/ + if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U) + && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) + || ((cr3its & USART_CR3_RXFTIE) != 0U))) + { + if (hsmartcard->RxISR != NULL) + { + hsmartcard->RxISR(hsmartcard); + } + } + + /* If Error is to be considered as blocking : + - Receiver Timeout error in Reception + - Overrun error in Reception + - any error occurs in DMA mode reception + */ + if ((HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR)) + || ((hsmartcard->ErrorCode & (HAL_SMARTCARD_ERROR_RTO | HAL_SMARTCARD_ERROR_ORE)) != 0U)) + { + /* Blocking error : transfer is aborted + Set the SMARTCARD state ready to be able to start again the process, + Disable Rx Interrupts, and disable Rx DMA request, if ongoing */ + SMARTCARD_EndRxTransfer(hsmartcard); + + /* Disable the SMARTCARD DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAR); + + /* Abort the SMARTCARD DMA Rx channel */ + if (hsmartcard->hdmarx != NULL) + { + /* Set the SMARTCARD DMA Abort callback : + will lead to call HAL_SMARTCARD_ErrorCallback() at end of DMA abort procedure */ + hsmartcard->hdmarx->XferAbortCallback = SMARTCARD_DMAAbortOnError; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(hsmartcard->hdmarx) != HAL_OK) + { + /* Call Directly hsmartcard->hdmarx->XferAbortCallback function in case of error */ + hsmartcard->hdmarx->XferAbortCallback(hsmartcard->hdmarx); + } + } + else + { +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered user error callback */ + hsmartcard->ErrorCallback(hsmartcard); +#else + /* Call legacy weak user error callback */ + HAL_SMARTCARD_ErrorCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + } + } + else + { +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered user error callback */ + hsmartcard->ErrorCallback(hsmartcard); +#else + /* Call legacy weak user error callback */ + HAL_SMARTCARD_ErrorCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + } + } + /* other error type to be considered as blocking : + - Frame error in Transmission + */ + else if ((hsmartcard->gState == HAL_SMARTCARD_STATE_BUSY_TX) + && ((hsmartcard->ErrorCode & HAL_SMARTCARD_ERROR_FE) != 0U)) + { + /* Blocking error : transfer is aborted + Set the SMARTCARD state ready to be able to start again the process, + Disable Tx Interrupts, and disable Tx DMA request, if ongoing */ + SMARTCARD_EndTxTransfer(hsmartcard); + + /* Disable the SMARTCARD DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAT)) + { + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAT); + + /* Abort the SMARTCARD DMA Tx channel */ + if (hsmartcard->hdmatx != NULL) + { + /* Set the SMARTCARD DMA Abort callback : + will lead to call HAL_SMARTCARD_ErrorCallback() at end of DMA abort procedure */ + hsmartcard->hdmatx->XferAbortCallback = SMARTCARD_DMAAbortOnError; + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(hsmartcard->hdmatx) != HAL_OK) + { + /* Call Directly hsmartcard->hdmatx->XferAbortCallback function in case of error */ + hsmartcard->hdmatx->XferAbortCallback(hsmartcard->hdmatx); + } + } + else + { +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered user error callback */ + hsmartcard->ErrorCallback(hsmartcard); +#else + /* Call legacy weak user error callback */ + HAL_SMARTCARD_ErrorCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + } + } + else + { +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered user error callback */ + hsmartcard->ErrorCallback(hsmartcard); +#else + /* Call legacy weak user error callback */ + HAL_SMARTCARD_ErrorCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + } + } + else + { + /* Non Blocking error : transfer could go on. + Error is notified to user through user error callback */ +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered user error callback */ + hsmartcard->ErrorCallback(hsmartcard); +#else + /* Call legacy weak user error callback */ + HAL_SMARTCARD_ErrorCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE; + } + } + return; + + } /* End if some error occurs */ + + /* SMARTCARD in mode Receiver, end of block interruption ------------------------*/ + if (((isrflags & USART_ISR_EOBF) != 0U) && ((cr1its & USART_CR1_EOBIE) != 0U)) + { + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + __HAL_UNLOCK(hsmartcard); +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Rx complete callback */ + hsmartcard->RxCpltCallback(hsmartcard); +#else + /* Call legacy weak Rx complete callback */ + HAL_SMARTCARD_RxCpltCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + /* Clear EOBF interrupt after HAL_SMARTCARD_RxCpltCallback() call for the End of Block information + * to be available during HAL_SMARTCARD_RxCpltCallback() processing */ + __HAL_SMARTCARD_CLEAR_IT(hsmartcard, SMARTCARD_CLEAR_EOBF); + return; + } + + /* SMARTCARD in mode Transmitter ------------------------------------------------*/ + if (((isrflags & USART_ISR_TXE_TXFNF) != 0U) + && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U) + || ((cr3its & USART_CR3_TXFTIE) != 0U))) + { + if (hsmartcard->TxISR != NULL) + { + hsmartcard->TxISR(hsmartcard); + } + return; + } + + /* SMARTCARD in mode Transmitter (transmission end) ------------------------*/ + if (__HAL_SMARTCARD_GET_IT(hsmartcard, hsmartcard->AdvancedInit.TxCompletionIndication) != RESET) + { + if(__HAL_SMARTCARD_GET_IT_SOURCE(hsmartcard, hsmartcard->AdvancedInit.TxCompletionIndication) != RESET) + { + SMARTCARD_EndTransmit_IT(hsmartcard); + return; + } + } + + /* SMARTCARD TX Fifo Empty occurred ----------------------------------------------*/ + if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U)) + { +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Tx Fifo Empty Callback */ + hsmartcard->TxFifoEmptyCallback(hsmartcard); +#else + /* Call legacy weak Tx Fifo Empty Callback */ + HAL_SMARTCARDEx_TxFifoEmptyCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + return; + } + + /* SMARTCARD RX Fifo Full occurred ----------------------------------------------*/ + if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U)) + { +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Rx Fifo Full Callback */ + hsmartcard->RxFifoFullCallback(hsmartcard); +#else + /* Call legacy weak Rx Fifo Full Callback */ + HAL_SMARTCARDEx_RxFifoFullCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + return; + } +} + +/** + * @brief Tx Transfer completed callback. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +__weak void HAL_SMARTCARD_TxCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmartcard); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMARTCARD_TxCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief Rx Transfer completed callback. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +__weak void HAL_SMARTCARD_RxCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmartcard); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMARTCARD_RxCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief SMARTCARD error callback. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +__weak void HAL_SMARTCARD_ErrorCallback(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmartcard); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMARTCARD_ErrorCallback can be implemented in the user file. + */ +} + +/** + * @brief SMARTCARD Abort Complete callback. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +__weak void HAL_SMARTCARD_AbortCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmartcard); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMARTCARD_AbortCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief SMARTCARD Abort Complete callback. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +__weak void HAL_SMARTCARD_AbortTransmitCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmartcard); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMARTCARD_AbortTransmitCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief SMARTCARD Abort Receive Complete callback. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +__weak void HAL_SMARTCARD_AbortReceiveCpltCallback(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmartcard); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMARTCARD_AbortReceiveCpltCallback can be implemented in the user file. + */ +} + +/** + * @} + */ + +/** @defgroup SMARTCARD_Exported_Functions_Group4 Peripheral State and Errors functions + * @brief SMARTCARD State and Errors functions + * +@verbatim + ============================================================================== + ##### Peripheral State and Errors functions ##### + ============================================================================== + [..] + This subsection provides a set of functions allowing to return the State of SmartCard + handle and also return Peripheral Errors occurred during communication process + (+) HAL_SMARTCARD_GetState() API can be helpful to check in run-time the state + of the SMARTCARD peripheral. + (+) HAL_SMARTCARD_GetError() checks in run-time errors that could occur during + communication. + +@endverbatim + * @{ + */ + +/** + * @brief Return the SMARTCARD handle state. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval SMARTCARD handle state + */ +HAL_SMARTCARD_StateTypeDef HAL_SMARTCARD_GetState(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Return SMARTCARD handle state */ + uint32_t temp1, temp2; + temp1 = (uint32_t)hsmartcard->gState; + temp2 = (uint32_t)hsmartcard->RxState; + + return (HAL_SMARTCARD_StateTypeDef)(temp1 | temp2); +} + +/** + * @brief Return the SMARTCARD handle error code. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval SMARTCARD handle Error Code + */ +uint32_t HAL_SMARTCARD_GetError(SMARTCARD_HandleTypeDef *hsmartcard) +{ + return hsmartcard->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup SMARTCARD_Private_Functions SMARTCARD Private Functions + * @{ + */ + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) +/** + * @brief Initialize the callbacks to their default values. + * @param hsmartcard SMARTCARD handle. + * @retval none + */ +void SMARTCARD_InitCallbacksToDefault(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Init the SMARTCARD Callback settings */ + hsmartcard->TxCpltCallback = HAL_SMARTCARD_TxCpltCallback; /* Legacy weak TxCpltCallback */ + hsmartcard->RxCpltCallback = HAL_SMARTCARD_RxCpltCallback; /* Legacy weak RxCpltCallback */ + hsmartcard->ErrorCallback = HAL_SMARTCARD_ErrorCallback; /* Legacy weak ErrorCallback */ + hsmartcard->AbortCpltCallback = HAL_SMARTCARD_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + hsmartcard->AbortTransmitCpltCallback = HAL_SMARTCARD_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */ + hsmartcard->AbortReceiveCpltCallback = HAL_SMARTCARD_AbortReceiveCpltCallback; /* Legacy weak AbortReceiveCpltCallback */ + hsmartcard->RxFifoFullCallback = HAL_SMARTCARDEx_RxFifoFullCallback; /* Legacy weak RxFifoFullCallback */ + hsmartcard->TxFifoEmptyCallback = HAL_SMARTCARDEx_TxFifoEmptyCallback; /* Legacy weak TxFifoEmptyCallback */ + +} +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACKS */ + +/** + * @brief Configure the SMARTCARD associated USART peripheral. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval HAL status + */ +static HAL_StatusTypeDef SMARTCARD_SetConfig(SMARTCARD_HandleTypeDef *hsmartcard) +{ + uint32_t tmpreg; + SMARTCARD_ClockSourceTypeDef clocksource; + HAL_StatusTypeDef ret = HAL_OK; + const uint16_t SMARTCARDPrescTable[12] = {1U, 2U, 4U, 6U, 8U, 10U, 12U, 16U, 32U, 64U, 128U, 256U}; + uint32_t pclk; + + /* Check the parameters */ + assert_param(IS_SMARTCARD_INSTANCE(hsmartcard->Instance)); + assert_param(IS_SMARTCARD_BAUDRATE(hsmartcard->Init.BaudRate)); + assert_param(IS_SMARTCARD_WORD_LENGTH(hsmartcard->Init.WordLength)); + assert_param(IS_SMARTCARD_STOPBITS(hsmartcard->Init.StopBits)); + assert_param(IS_SMARTCARD_PARITY(hsmartcard->Init.Parity)); + assert_param(IS_SMARTCARD_MODE(hsmartcard->Init.Mode)); + assert_param(IS_SMARTCARD_POLARITY(hsmartcard->Init.CLKPolarity)); + assert_param(IS_SMARTCARD_PHASE(hsmartcard->Init.CLKPhase)); + assert_param(IS_SMARTCARD_LASTBIT(hsmartcard->Init.CLKLastBit)); + assert_param(IS_SMARTCARD_ONE_BIT_SAMPLE(hsmartcard->Init.OneBitSampling)); + assert_param(IS_SMARTCARD_NACK(hsmartcard->Init.NACKEnable)); + assert_param(IS_SMARTCARD_TIMEOUT(hsmartcard->Init.TimeOutEnable)); + assert_param(IS_SMARTCARD_AUTORETRY_COUNT(hsmartcard->Init.AutoRetryCount)); + assert_param(IS_SMARTCARD_CLOCKPRESCALER(hsmartcard->Init.ClockPrescaler)); + + /*-------------------------- USART CR1 Configuration -----------------------*/ + /* In SmartCard mode, M and PCE are forced to 1 (8 bits + parity). + * Oversampling is forced to 16 (OVER8 = 0). + * Configure the Parity and Mode: + * set PS bit according to hsmartcard->Init.Parity value + * set TE and RE bits according to hsmartcard->Init.Mode value */ + tmpreg = (uint32_t) hsmartcard->Init.Parity | hsmartcard->Init.Mode; + tmpreg |= (uint32_t) hsmartcard->Init.WordLength | hsmartcard->FifoMode; + MODIFY_REG(hsmartcard->Instance->CR1, USART_CR1_FIELDS, tmpreg); + + /*-------------------------- USART CR2 Configuration -----------------------*/ + tmpreg = hsmartcard->Init.StopBits; + /* Synchronous mode is activated by default */ + tmpreg |= (uint32_t) USART_CR2_CLKEN | hsmartcard->Init.CLKPolarity; + tmpreg |= (uint32_t) hsmartcard->Init.CLKPhase | hsmartcard->Init.CLKLastBit; + tmpreg |= (uint32_t) hsmartcard->Init.TimeOutEnable; + MODIFY_REG(hsmartcard->Instance->CR2, USART_CR2_FIELDS, tmpreg); + + /*-------------------------- USART CR3 Configuration -----------------------*/ + /* Configure + * - one-bit sampling method versus three samples' majority rule + * according to hsmartcard->Init.OneBitSampling + * - NACK transmission in case of parity error according + * to hsmartcard->Init.NACKEnable + * - autoretry counter according to hsmartcard->Init.AutoRetryCount */ + + tmpreg = (uint32_t) hsmartcard->Init.OneBitSampling | hsmartcard->Init.NACKEnable; + tmpreg |= ((uint32_t)hsmartcard->Init.AutoRetryCount << USART_CR3_SCARCNT_Pos); + MODIFY_REG(hsmartcard->Instance->CR3, USART_CR3_FIELDS, tmpreg); + + /*--------------------- SMARTCARD clock PRESC Configuration ----------------*/ + /* Configure + * - SMARTCARD Clock Prescaler: set PRESCALER according to hsmartcard->Init.ClockPrescaler value */ + MODIFY_REG(hsmartcard->Instance->PRESC, USART_PRESC_PRESCALER, hsmartcard->Init.ClockPrescaler); + + /*-------------------------- USART GTPR Configuration ----------------------*/ + tmpreg = (hsmartcard->Init.Prescaler | ((uint32_t)hsmartcard->Init.GuardTime << USART_GTPR_GT_Pos)); + MODIFY_REG(hsmartcard->Instance->GTPR, (uint16_t)(USART_GTPR_GT | USART_GTPR_PSC), (uint16_t)tmpreg); + + /*-------------------------- USART RTOR Configuration ----------------------*/ + tmpreg = ((uint32_t)hsmartcard->Init.BlockLength << USART_RTOR_BLEN_Pos); + if (hsmartcard->Init.TimeOutEnable == SMARTCARD_TIMEOUT_ENABLE) + { + assert_param(IS_SMARTCARD_TIMEOUT_VALUE(hsmartcard->Init.TimeOutValue)); + tmpreg |= (uint32_t) hsmartcard->Init.TimeOutValue; + } + MODIFY_REG(hsmartcard->Instance->RTOR, (USART_RTOR_RTO | USART_RTOR_BLEN), tmpreg); + + /*-------------------------- USART BRR Configuration -----------------------*/ + SMARTCARD_GETCLOCKSOURCE(hsmartcard, clocksource); + tmpreg = 0U; + switch (clocksource) + { + case SMARTCARD_CLOCKSOURCE_PCLK2: + pclk = HAL_RCC_GetPCLK2Freq(); + tmpreg = (uint16_t)(((pclk / SMARTCARDPrescTable[hsmartcard->Init.ClockPrescaler]) + (hsmartcard->Init.BaudRate / 2U)) / hsmartcard->Init.BaudRate); + break; + case SMARTCARD_CLOCKSOURCE_HSI: + tmpreg = (uint16_t)(((HSI_VALUE / SMARTCARDPrescTable[hsmartcard->Init.ClockPrescaler]) + (hsmartcard->Init.BaudRate / 2U)) / hsmartcard->Init.BaudRate); + break; + case SMARTCARD_CLOCKSOURCE_SYSCLK: + pclk = HAL_RCC_GetSysClockFreq(); + tmpreg = (uint16_t)(((pclk / SMARTCARDPrescTable[hsmartcard->Init.ClockPrescaler]) + (hsmartcard->Init.BaudRate / 2U)) / hsmartcard->Init.BaudRate); + break; + case SMARTCARD_CLOCKSOURCE_LSE: + tmpreg = (uint16_t)(((uint16_t)(LSE_VALUE / SMARTCARDPrescTable[hsmartcard->Init.ClockPrescaler]) + (hsmartcard->Init.BaudRate / 2U)) / hsmartcard->Init.BaudRate); + break; + default: + ret = HAL_ERROR; + break; + } + + /* USARTDIV must be greater than or equal to 0d16 */ + if ((tmpreg >= USART_BRR_MIN) && (tmpreg <= USART_BRR_MAX)) + { + hsmartcard->Instance->BRR = tmpreg; + } + else + { + ret = HAL_ERROR; + } + + /* Initialize the number of data to process during RX/TX ISR execution */ + hsmartcard->NbTxDataToProcess = 1U; + hsmartcard->NbRxDataToProcess = 1U; + + /* Clear ISR function pointers */ + hsmartcard->RxISR = NULL; + hsmartcard->TxISR = NULL; + + return ret; +} + + +/** + * @brief Configure the SMARTCARD associated USART peripheral advanced features. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +static void SMARTCARD_AdvFeatureConfig(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Check whether the set of advanced features to configure is properly set */ + assert_param(IS_SMARTCARD_ADVFEATURE_INIT(hsmartcard->AdvancedInit.AdvFeatureInit)); + + /* if required, configure TX pin active level inversion */ + if (HAL_IS_BIT_SET(hsmartcard->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_TXINVERT_INIT)) + { + assert_param(IS_SMARTCARD_ADVFEATURE_TXINV(hsmartcard->AdvancedInit.TxPinLevelInvert)); + MODIFY_REG(hsmartcard->Instance->CR2, USART_CR2_TXINV, hsmartcard->AdvancedInit.TxPinLevelInvert); + } + + /* if required, configure RX pin active level inversion */ + if (HAL_IS_BIT_SET(hsmartcard->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_RXINVERT_INIT)) + { + assert_param(IS_SMARTCARD_ADVFEATURE_RXINV(hsmartcard->AdvancedInit.RxPinLevelInvert)); + MODIFY_REG(hsmartcard->Instance->CR2, USART_CR2_RXINV, hsmartcard->AdvancedInit.RxPinLevelInvert); + } + + /* if required, configure data inversion */ + if (HAL_IS_BIT_SET(hsmartcard->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_DATAINVERT_INIT)) + { + assert_param(IS_SMARTCARD_ADVFEATURE_DATAINV(hsmartcard->AdvancedInit.DataInvert)); + MODIFY_REG(hsmartcard->Instance->CR2, USART_CR2_DATAINV, hsmartcard->AdvancedInit.DataInvert); + } + + /* if required, configure RX/TX pins swap */ + if (HAL_IS_BIT_SET(hsmartcard->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_SWAP_INIT)) + { + assert_param(IS_SMARTCARD_ADVFEATURE_SWAP(hsmartcard->AdvancedInit.Swap)); + MODIFY_REG(hsmartcard->Instance->CR2, USART_CR2_SWAP, hsmartcard->AdvancedInit.Swap); + } + + /* if required, configure RX overrun detection disabling */ + if (HAL_IS_BIT_SET(hsmartcard->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_RXOVERRUNDISABLE_INIT)) + { + assert_param(IS_SMARTCARD_OVERRUN(hsmartcard->AdvancedInit.OverrunDisable)); + MODIFY_REG(hsmartcard->Instance->CR3, USART_CR3_OVRDIS, hsmartcard->AdvancedInit.OverrunDisable); + } + + /* if required, configure DMA disabling on reception error */ + if (HAL_IS_BIT_SET(hsmartcard->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_DMADISABLEONERROR_INIT)) + { + assert_param(IS_SMARTCARD_ADVFEATURE_DMAONRXERROR(hsmartcard->AdvancedInit.DMADisableonRxError)); + MODIFY_REG(hsmartcard->Instance->CR3, USART_CR3_DDRE, hsmartcard->AdvancedInit.DMADisableonRxError); + } + + /* if required, configure MSB first on communication line */ + if (HAL_IS_BIT_SET(hsmartcard->AdvancedInit.AdvFeatureInit, SMARTCARD_ADVFEATURE_MSBFIRST_INIT)) + { + assert_param(IS_SMARTCARD_ADVFEATURE_MSBFIRST(hsmartcard->AdvancedInit.MSBFirst)); + MODIFY_REG(hsmartcard->Instance->CR2, USART_CR2_MSBFIRST, hsmartcard->AdvancedInit.MSBFirst); + } + +} + +/** + * @brief Check the SMARTCARD Idle State. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval HAL status + */ +static HAL_StatusTypeDef SMARTCARD_CheckIdleState(SMARTCARD_HandleTypeDef *hsmartcard) +{ + uint32_t tickstart; + + /* Initialize the SMARTCARD ErrorCode */ + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE; + + /* Init tickstart for timeout management */ + tickstart = HAL_GetTick(); + + /* Check if the Transmitter is enabled */ + if ((hsmartcard->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE) + { + /* Wait until TEACK flag is set */ + if (SMARTCARD_WaitOnFlagUntilTimeout(hsmartcard, USART_ISR_TEACK, RESET, tickstart, SMARTCARD_TEACK_REACK_TIMEOUT) != HAL_OK) + { + /* Timeout occurred */ + return HAL_TIMEOUT; + } + } + /* Check if the Receiver is enabled */ + if ((hsmartcard->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE) + { + /* Wait until REACK flag is set */ + if (SMARTCARD_WaitOnFlagUntilTimeout(hsmartcard, USART_ISR_REACK, RESET, tickstart, SMARTCARD_TEACK_REACK_TIMEOUT) != HAL_OK) + { + /* Timeout occurred */ + return HAL_TIMEOUT; + } + } + + /* Initialize the SMARTCARD states */ + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + return HAL_OK; +} + +/** + * @brief Handle SMARTCARD Communication Timeout. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @param Flag Specifies the SMARTCARD flag to check. + * @param Status The new Flag status (SET or RESET). + * @param Tickstart Tick start value + * @param Timeout Timeout duration. + * @retval HAL status + */ +static HAL_StatusTypeDef SMARTCARD_WaitOnFlagUntilTimeout(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout) +{ + /* Wait until flag is set */ + while ((__HAL_SMARTCARD_GET_FLAG(hsmartcard, Flag) ? SET : RESET) == Status) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */ + CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE)); + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + return HAL_TIMEOUT; + } + } + } + return HAL_OK; +} + + +/** + * @brief End ongoing Tx transfer on SMARTCARD peripheral (following error detection or Transmit completion). + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +static void SMARTCARD_EndTxTransfer(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Disable TXEIE, TCIE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE)); + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + + /* At end of Tx process, restore hsmartcard->gState to Ready */ + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; +} + + +/** + * @brief End ongoing Rx transfer on UART peripheral (following error detection or Reception completion). + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +static void SMARTCARD_EndRxTransfer(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(hsmartcard->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)); + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + + /* At end of Rx process, restore hsmartcard->RxState to Ready */ + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; +} + + +/** + * @brief DMA SMARTCARD transmit process complete callback. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SMARTCARD_DMATransmitCplt(DMA_HandleTypeDef *hdma) +{ + SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent); + hsmartcard->TxXferCount = 0U; + + /* Disable the DMA transfer for transmit request by resetting the DMAT bit + in the SMARTCARD associated USART CR3 register */ + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAT); + + /* Enable the SMARTCARD Transmit Complete Interrupt */ + __HAL_SMARTCARD_ENABLE_IT(hsmartcard, hsmartcard->AdvancedInit.TxCompletionIndication); +} + +/** + * @brief DMA SMARTCARD receive process complete callback. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SMARTCARD_DMAReceiveCplt(DMA_HandleTypeDef *hdma) +{ + SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent); + hsmartcard->RxXferCount = 0U; + + /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_PEIE); + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + + /* Disable the DMA transfer for the receiver request by resetting the DMAR bit + in the SMARTCARD associated USART CR3 register */ + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_DMAR); + + /* At end of Rx process, restore hsmartcard->RxState to Ready */ + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Rx complete callback */ + hsmartcard->RxCpltCallback(hsmartcard); +#else + /* Call legacy weak Rx complete callback */ + HAL_SMARTCARD_RxCpltCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ +} + +/** + * @brief DMA SMARTCARD communication error callback. + * @param hdma Pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SMARTCARD_DMAError(DMA_HandleTypeDef *hdma) +{ + SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent); + + /* Stop SMARTCARD DMA Tx request if ongoing */ + if (hsmartcard->gState == HAL_SMARTCARD_STATE_BUSY_TX) + { + if(HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAT)) + { + hsmartcard->TxXferCount = 0U; + SMARTCARD_EndTxTransfer(hsmartcard); + } + } + + /* Stop SMARTCARD DMA Rx request if ongoing */ + if (hsmartcard->RxState == HAL_SMARTCARD_STATE_BUSY_RX) + { + if (HAL_IS_BIT_SET(hsmartcard->Instance->CR3, USART_CR3_DMAR)) + { + hsmartcard->RxXferCount = 0U; + SMARTCARD_EndRxTransfer(hsmartcard); + } + } + + hsmartcard->ErrorCode |= HAL_SMARTCARD_ERROR_DMA; +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered user error callback */ + hsmartcard->ErrorCallback(hsmartcard); +#else + /* Call legacy weak user error callback */ + HAL_SMARTCARD_ErrorCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ +} + +/** + * @brief DMA SMARTCARD communication abort callback, when initiated by HAL services on Error + * (To be called at end of DMA Abort procedure following error occurrence). + * @param hdma DMA handle. + * @retval None + */ +static void SMARTCARD_DMAAbortOnError(DMA_HandleTypeDef *hdma) +{ + SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent); + hsmartcard->RxXferCount = 0U; + hsmartcard->TxXferCount = 0U; + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered user error callback */ + hsmartcard->ErrorCallback(hsmartcard); +#else + /* Call legacy weak user error callback */ + HAL_SMARTCARD_ErrorCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ +} + +/** + * @brief DMA SMARTCARD Tx communication abort callback, when initiated by user + * (To be called at end of DMA Tx Abort procedure following user abort request). + * @note When this callback is executed, User Abort complete call back is called only if no + * Abort still ongoing for Rx DMA Handle. + * @param hdma DMA handle. + * @retval None + */ +static void SMARTCARD_DMATxAbortCallback(DMA_HandleTypeDef *hdma) +{ + SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent); + + hsmartcard->hdmatx->XferAbortCallback = NULL; + + /* Check if an Abort process is still ongoing */ + if (hsmartcard->hdmarx != NULL) + { + if (hsmartcard->hdmarx->XferAbortCallback != NULL) + { + return; + } + } + + /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */ + hsmartcard->TxXferCount = 0U; + hsmartcard->RxXferCount = 0U; + + /* Reset errorCode */ + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE; + + /* Clear the Error flags in the ICR register */ + __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard, SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF | SMARTCARD_CLEAR_FEF | SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF); + + /* Restore hsmartcard->gState and hsmartcard->RxState to Ready */ + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Abort complete callback */ + hsmartcard->AbortCpltCallback(hsmartcard); +#else + /* Call legacy weak Abort complete callback */ + HAL_SMARTCARD_AbortCpltCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ +} + + +/** + * @brief DMA SMARTCARD Rx communication abort callback, when initiated by user + * (To be called at end of DMA Rx Abort procedure following user abort request). + * @note When this callback is executed, User Abort complete call back is called only if no + * Abort still ongoing for Tx DMA Handle. + * @param hdma DMA handle. + * @retval None + */ +static void SMARTCARD_DMARxAbortCallback(DMA_HandleTypeDef *hdma) +{ + SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent); + + hsmartcard->hdmarx->XferAbortCallback = NULL; + + /* Check if an Abort process is still ongoing */ + if (hsmartcard->hdmatx != NULL) + { + if (hsmartcard->hdmatx->XferAbortCallback != NULL) + { + return; + } + } + + /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */ + hsmartcard->TxXferCount = 0U; + hsmartcard->RxXferCount = 0U; + + /* Reset errorCode */ + hsmartcard->ErrorCode = HAL_SMARTCARD_ERROR_NONE; + + /* Clear the Error flags in the ICR register */ + __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard, SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF | SMARTCARD_CLEAR_FEF | SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF); + + /* Restore hsmartcard->gState and hsmartcard->RxState to Ready */ + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Abort complete callback */ + hsmartcard->AbortCpltCallback(hsmartcard); +#else + /* Call legacy weak Abort complete callback */ + HAL_SMARTCARD_AbortCpltCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ +} + + +/** + * @brief DMA SMARTCARD Tx communication abort callback, when initiated by user by a call to + * HAL_SMARTCARD_AbortTransmit_IT API (Abort only Tx transfer) + * (This callback is executed at end of DMA Tx Abort procedure following user abort request, + * and leads to user Tx Abort Complete callback execution). + * @param hdma DMA handle. + * @retval None + */ +static void SMARTCARD_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma) +{ + SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent); + + hsmartcard->TxXferCount = 0U; + + /* Clear the Error flags in the ICR register */ + __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard, SMARTCARD_CLEAR_FEF); + + /* Restore hsmartcard->gState to Ready */ + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Abort Transmit Complete Callback */ + hsmartcard->AbortTransmitCpltCallback(hsmartcard); +#else + /* Call legacy weak Abort Transmit Complete Callback */ + HAL_SMARTCARD_AbortTransmitCpltCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ +} + +/** + * @brief DMA SMARTCARD Rx communication abort callback, when initiated by user by a call to + * HAL_SMARTCARD_AbortReceive_IT API (Abort only Rx transfer) + * (This callback is executed at end of DMA Rx Abort procedure following user abort request, + * and leads to user Rx Abort Complete callback execution). + * @param hdma DMA handle. + * @retval None + */ +static void SMARTCARD_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma) +{ + SMARTCARD_HandleTypeDef *hsmartcard = (SMARTCARD_HandleTypeDef *)(hdma->Parent); + + hsmartcard->RxXferCount = 0U; + + /* Clear the Error flags in the ICR register */ + __HAL_SMARTCARD_CLEAR_FLAG(hsmartcard, SMARTCARD_CLEAR_OREF | SMARTCARD_CLEAR_NEF | SMARTCARD_CLEAR_PEF | SMARTCARD_CLEAR_FEF | SMARTCARD_CLEAR_RTOF | SMARTCARD_CLEAR_EOBF); + + /* Restore hsmartcard->RxState to Ready */ + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Abort Receive Complete Callback */ + hsmartcard->AbortReceiveCpltCallback(hsmartcard); +#else + /* Call legacy weak Abort Receive Complete Callback */ + HAL_SMARTCARD_AbortReceiveCpltCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ +} + +/** + * @brief Send an amount of data in non-blocking mode. + * @note Function called under interruption only, once + * interruptions have been enabled by HAL_SMARTCARD_Transmit_IT() + * and when the FIFO mode is disabled. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +static void SMARTCARD_TxISR(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Check that a Tx process is ongoing */ + if (hsmartcard->gState == HAL_SMARTCARD_STATE_BUSY_TX) + { + if (hsmartcard->TxXferCount == 0U) + { + /* Disable the SMARTCARD Transmit Data Register Empty Interrupt */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_TXEIE_TXFNFIE); + + /* Enable the SMARTCARD Transmit Complete Interrupt */ + __HAL_SMARTCARD_ENABLE_IT(hsmartcard, hsmartcard->AdvancedInit.TxCompletionIndication); + } + else + { + hsmartcard->Instance->TDR = (uint8_t)(*hsmartcard->pTxBuffPtr & 0xFFU); + hsmartcard->pTxBuffPtr++; + hsmartcard->TxXferCount--; + } + } +} + +/** + * @brief Send an amount of data in non-blocking mode. + * @note Function called under interruption only, once + * interruptions have been enabled by HAL_SMARTCARD_Transmit_IT() + * and when the FIFO mode is enabled. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +static void SMARTCARD_TxISR_FIFOEN(SMARTCARD_HandleTypeDef *hsmartcard) +{ + uint16_t nb_tx_data; + + /* Check that a Tx process is ongoing */ + if (hsmartcard->gState == HAL_SMARTCARD_STATE_BUSY_TX) + { + for (nb_tx_data = hsmartcard->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--) + { + if (hsmartcard->TxXferCount == 0U) + { + /* Disable the SMARTCARD Transmit Data Register Empty Interrupt */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_TXEIE_TXFNFIE); + + /* Enable the SMARTCARD Transmit Complete Interrupt */ + __HAL_SMARTCARD_ENABLE_IT(hsmartcard, hsmartcard->AdvancedInit.TxCompletionIndication); + } + else if (READ_BIT(hsmartcard->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U) + { + hsmartcard->Instance->TDR = (uint8_t)(*hsmartcard->pTxBuffPtr & 0xFFU); + hsmartcard->pTxBuffPtr++; + hsmartcard->TxXferCount--; + } + else + { + /* Nothing to do */ + } + } + } +} + +/** + * @brief Wrap up transmission in non-blocking mode. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +static void SMARTCARD_EndTransmit_IT(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Disable the SMARTCARD Transmit Complete Interrupt */ + __HAL_SMARTCARD_DISABLE_IT(hsmartcard, hsmartcard->AdvancedInit.TxCompletionIndication); + + /* Check if a receive process is ongoing or not. If not disable ERR IT */ + if (hsmartcard->RxState == HAL_SMARTCARD_STATE_READY) + { + /* Disable the SMARTCARD Error Interrupt: (Frame error) */ + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + } + + /* Re-enable Rx at end of transmission if initial mode is Rx/Tx */ + if (hsmartcard->Init.Mode == SMARTCARD_MODE_TX_RX) + { + /* Disable the Peripheral first to update modes */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_RE); + /* Enable the Peripheral */ + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_UE); + } + + /* Tx process is ended, restore hsmartcard->gState to Ready */ + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + + /* Clear TxISR function pointer */ + hsmartcard->TxISR = NULL; + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Tx complete callback */ + hsmartcard->TxCpltCallback(hsmartcard); +#else + /* Call legacy weak Tx complete callback */ + HAL_SMARTCARD_TxCpltCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ +} + +/** + * @brief Receive an amount of data in non-blocking mode. + * @note Function called under interruption only, once + * interruptions have been enabled by HAL_SMARTCARD_Receive_IT() + * and when the FIFO mode is disabled. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +static void SMARTCARD_RxISR(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Check that a Rx process is ongoing */ + if (hsmartcard->RxState == HAL_SMARTCARD_STATE_BUSY_RX) + { + *hsmartcard->pRxBuffPtr = (uint8_t)(hsmartcard->Instance->RDR & (uint8_t)0xFF); + hsmartcard->pRxBuffPtr++; + + hsmartcard->RxXferCount--; + if (hsmartcard->RxXferCount == 0U) + { + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE); + + /* Check if a transmit process is ongoing or not. If not disable ERR IT */ + if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY) + { + /* Disable the SMARTCARD Error Interrupt: (Frame error, noise error, overrun error) */ + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + } + + /* Disable the SMARTCARD Parity Error Interrupt */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_PEIE); + + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + + /* Clear RxISR function pointer */ + hsmartcard->RxISR = NULL; + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Rx complete callback */ + hsmartcard->RxCpltCallback(hsmartcard); +#else + /* Call legacy weak Rx complete callback */ + HAL_SMARTCARD_RxCpltCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + } + } + else + { + /* Clear RXNE interrupt flag */ + __HAL_SMARTCARD_SEND_REQ(hsmartcard, SMARTCARD_RXDATA_FLUSH_REQUEST); + } +} + +/** + * @brief Receive an amount of data in non-blocking mode. + * @note Function called under interruption only, once + * interruptions have been enabled by HAL_SMARTCARD_Receive_IT() + * and when the FIFO mode is enabled. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +static void SMARTCARD_RxISR_FIFOEN(SMARTCARD_HandleTypeDef *hsmartcard) +{ + uint16_t nb_rx_data; + uint16_t rxdatacount; + + /* Check that a Rx process is ongoing */ + if (hsmartcard->RxState == HAL_SMARTCARD_STATE_BUSY_RX) + { + for (nb_rx_data = hsmartcard->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--) + { + *hsmartcard->pRxBuffPtr = (uint8_t)(hsmartcard->Instance->RDR & (uint8_t)0xFF); + hsmartcard->pRxBuffPtr++; + + hsmartcard->RxXferCount--; + if (hsmartcard->RxXferCount == 0U) + { + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE); + + /* Check if a transmit process is ongoing or not. If not disable ERR IT */ + if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY) + { + /* Disable the SMARTCARD Error Interrupt: (Frame error, noise error, overrun error) */ + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_EIE); + } + + /* Disable the SMARTCARD Parity Error Interrupt */ + CLEAR_BIT(hsmartcard->Instance->CR1, USART_CR1_PEIE); + + hsmartcard->RxState = HAL_SMARTCARD_STATE_READY; + + /* Clear RxISR function pointer */ + hsmartcard->RxISR = NULL; + +#if (USE_HAL_SMARTCARD_REGISTER_CALLBACKS == 1) + /* Call registered Rx complete callback */ + hsmartcard->RxCpltCallback(hsmartcard); +#else + /* Call legacy weak Rx complete callback */ + HAL_SMARTCARD_RxCpltCallback(hsmartcard); +#endif /* USE_HAL_SMARTCARD_REGISTER_CALLBACK */ + } + } + + /* When remaining number of bytes to receive is less than the RX FIFO + threshold, next incoming frames are processed as if FIFO mode was + disabled (i.e. one interrupt per received frame). + */ + rxdatacount = hsmartcard->RxXferCount; + if (((rxdatacount != 0U)) && (rxdatacount < hsmartcard->NbRxDataToProcess)) + { + /* Disable the UART RXFT interrupt*/ + CLEAR_BIT(hsmartcard->Instance->CR3, USART_CR3_RXFTIE); + + /* Update the RxISR function pointer */ + hsmartcard->RxISR = SMARTCARD_RxISR; + + /* Enable the UART Data Register Not Empty interrupt */ + SET_BIT(hsmartcard->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE); + } + } + else + { + /* Clear RXNE interrupt flag */ + __HAL_SMARTCARD_SEND_REQ(hsmartcard, SMARTCARD_RXDATA_FLUSH_REQUEST); + } +} + +/** + * @} + */ + +#endif /* HAL_SMARTCARD_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_smartcard_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_smartcard_ex.c new file mode 100644 index 0000000..ffcac33 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_smartcard_ex.c @@ -0,0 +1,494 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_smartcard_ex.c + * @author MCD Application Team + * @brief SMARTCARD HAL module driver. + * This file provides extended firmware functions to manage the following + * functionalities of the SmartCard. + * + Initialization and de-initialization functions + * + Peripheral Control functions + * + * + @verbatim + ============================================================================= + ##### SMARTCARD peripheral extended features ##### + ============================================================================= + [..] + The Extended SMARTCARD HAL driver can be used as follows: + + (#) After having configured the SMARTCARD basic features with HAL_SMARTCARD_Init(), + then program SMARTCARD advanced features if required (TX/RX pins swap, TimeOut, + auto-retry counter,...) in the hsmartcard AdvancedInit structure. + + (#) FIFO mode enabling/disabling and RX/TX FIFO threshold programming. + + -@- When SMARTCARD operates in FIFO mode, FIFO mode must be enabled prior + starting RX/TX transfers. Also RX/TX FIFO thresholds must be + configured prior starting RX/TX transfers. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup SMARTCARDEx SMARTCARDEx + * @brief SMARTCARD Extended HAL module driver + * @{ + */ +#ifdef HAL_SMARTCARD_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* UART RX FIFO depth */ +#define RX_FIFO_DEPTH 8U + +/* UART TX FIFO depth */ +#define TX_FIFO_DEPTH 8U + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void SMARTCARDEx_SetNbDataToProcess(SMARTCARD_HandleTypeDef *hsmartcard); + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup SMARTCARDEx_Exported_Functions SMARTCARD Extended Exported Functions + * @{ + */ + +/** @defgroup SMARTCARDEx_Exported_Functions_Group1 Extended Peripheral Control functions + * @brief Extended control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to initialize the SMARTCARD. + (+) HAL_SMARTCARDEx_BlockLength_Config() API allows to configure the Block Length on the fly + (+) HAL_SMARTCARDEx_TimeOut_Config() API allows to configure the receiver timeout value on the fly + (+) HAL_SMARTCARDEx_EnableReceiverTimeOut() API enables the receiver timeout feature + (+) HAL_SMARTCARDEx_DisableReceiverTimeOut() API disables the receiver timeout feature + +@endverbatim + * @{ + */ + +/** + * @brief Update on the fly the SMARTCARD block length in RTOR register. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @param BlockLength SMARTCARD block length (8-bit long at most) + * @retval None + */ +void HAL_SMARTCARDEx_BlockLength_Config(SMARTCARD_HandleTypeDef *hsmartcard, uint8_t BlockLength) +{ + MODIFY_REG(hsmartcard->Instance->RTOR, USART_RTOR_BLEN, ((uint32_t)BlockLength << USART_RTOR_BLEN_Pos)); +} + +/** + * @brief Update on the fly the receiver timeout value in RTOR register. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @param TimeOutValue receiver timeout value in number of baud blocks. The timeout + * value must be less or equal to 0x0FFFFFFFF. + * @retval None + */ +void HAL_SMARTCARDEx_TimeOut_Config(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t TimeOutValue) +{ + assert_param(IS_SMARTCARD_TIMEOUT_VALUE(hsmartcard->Init.TimeOutValue)); + MODIFY_REG(hsmartcard->Instance->RTOR, USART_RTOR_RTO, TimeOutValue); +} + +/** + * @brief Enable the SMARTCARD receiver timeout feature. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARDEx_EnableReceiverTimeOut(SMARTCARD_HandleTypeDef *hsmartcard) +{ + + if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hsmartcard); + + hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY; + + /* Set the USART RTOEN bit */ + SET_BIT(hsmartcard->Instance->CR2, USART_CR2_RTOEN); + + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Disable the SMARTCARD receiver timeout feature. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARDEx_DisableReceiverTimeOut(SMARTCARD_HandleTypeDef *hsmartcard) +{ + + if (hsmartcard->gState == HAL_SMARTCARD_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hsmartcard); + + hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY; + + /* Clear the USART RTOEN bit */ + CLEAR_BIT(hsmartcard->Instance->CR2, USART_CR2_RTOEN); + + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @} + */ + +/** @defgroup SMARTCARDEx_Exported_Functions_Group2 Extended Peripheral IO operation functions + * @brief SMARTCARD Transmit and Receive functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + This subsection provides a set of FIFO mode related callback functions. + + (#) TX/RX Fifos Callbacks: + (+) HAL_SMARTCARDEx_RxFifoFullCallback() + (+) HAL_SMARTCARDEx_TxFifoEmptyCallback() + + +@endverbatim + * @{ + */ + +/** + * @brief SMARTCARD RX Fifo full callback. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +__weak void HAL_SMARTCARDEx_RxFifoFullCallback(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmartcard); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMARTCARDEx_RxFifoFullCallback can be implemented in the user file. + */ +} + +/** + * @brief SMARTCARD TX Fifo empty callback. + * @param hsmartcard Pointer to a SMARTCARD_HandleTypeDef structure that contains + * the configuration information for the specified SMARTCARD module. + * @retval None + */ +__weak void HAL_SMARTCARDEx_TxFifoEmptyCallback(SMARTCARD_HandleTypeDef *hsmartcard) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmartcard); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMARTCARDEx_TxFifoEmptyCallback can be implemented in the user file. + */ +} + +/** + * @} + */ + +/** @defgroup SMARTCARD_Exported_Functions_Group3 Extended Peripheral Peripheral Control functions + * @brief SMARTCARD control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the SMARTCARD. + (+) HAL_SMARTCARDEx_EnableFifoMode() API enables the FIFO mode + (+) HAL_SMARTCARDEx_DisableFifoMode() API disables the FIFO mode + (+) HAL_SMARTCARDEx_SetTxFifoThreshold() API sets the TX FIFO threshold + (+) HAL_SMARTCARDEx_SetRxFifoThreshold() API sets the RX FIFO threshold +@endverbatim + * @{ + */ + +/** + * @brief Enable the FIFO mode. + * @param hsmartcard SMARTCARD handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARDEx_EnableFifoMode(SMARTCARD_HandleTypeDef *hsmartcard) +{ + uint32_t tmpcr1; + + /* Check parameters */ + assert_param(IS_UART_FIFO_INSTANCE(hsmartcard->Instance)); + + /* Process Locked */ + __HAL_LOCK(hsmartcard); + + hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY; + + /* Save actual SMARTCARD configuration */ + tmpcr1 = READ_REG(hsmartcard->Instance->CR1); + + /* Disable SMARTCARD */ + __HAL_SMARTCARD_DISABLE(hsmartcard); + + /* Enable FIFO mode */ + SET_BIT(tmpcr1, USART_CR1_FIFOEN); + hsmartcard->FifoMode = SMARTCARD_FIFOMODE_ENABLE; + + /* Restore SMARTCARD configuration */ + WRITE_REG(hsmartcard->Instance->CR1, tmpcr1); + + /* Determine the number of data to process during RX/TX ISR execution */ + SMARTCARDEx_SetNbDataToProcess(hsmartcard); + + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + return HAL_OK; +} + +/** + * @brief Disable the FIFO mode. + * @param hsmartcard SMARTCARD handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARDEx_DisableFifoMode(SMARTCARD_HandleTypeDef *hsmartcard) +{ + uint32_t tmpcr1; + + /* Check parameters */ + assert_param(IS_UART_FIFO_INSTANCE(hsmartcard->Instance)); + + /* Process Locked */ + __HAL_LOCK(hsmartcard); + + hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY; + + /* Save actual SMARTCARD configuration */ + tmpcr1 = READ_REG(hsmartcard->Instance->CR1); + + /* Disable SMARTCARD */ + __HAL_SMARTCARD_DISABLE(hsmartcard); + + /* Enable FIFO mode */ + CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN); + hsmartcard->FifoMode = SMARTCARD_FIFOMODE_DISABLE; + + /* Restore SMARTCARD configuration */ + WRITE_REG(hsmartcard->Instance->CR1, tmpcr1); + + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + return HAL_OK; +} + +/** + * @brief Set the TXFIFO threshold. + * @param hsmartcard SMARTCARD handle. + * @param Threshold TX FIFO threshold value + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_TXFIFO_THRESHOLD_1_8 + * @arg @ref SMARTCARD_TXFIFO_THRESHOLD_1_4 + * @arg @ref SMARTCARD_TXFIFO_THRESHOLD_1_2 + * @arg @ref SMARTCARD_TXFIFO_THRESHOLD_3_4 + * @arg @ref SMARTCARD_TXFIFO_THRESHOLD_7_8 + * @arg @ref SMARTCARD_TXFIFO_THRESHOLD_8_8 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARDEx_SetTxFifoThreshold(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t Threshold) +{ + uint32_t tmpcr1; + + /* Check parameters */ + assert_param(IS_UART_FIFO_INSTANCE(hsmartcard->Instance)); + assert_param(IS_SMARTCARD_TXFIFO_THRESHOLD(Threshold)); + + /* Process Locked */ + __HAL_LOCK(hsmartcard); + + hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY; + + /* Save actual SMARTCARD configuration */ + tmpcr1 = READ_REG(hsmartcard->Instance->CR1); + + /* Disable SMARTCARD */ + __HAL_SMARTCARD_DISABLE(hsmartcard); + + /* Update TX threshold configuration */ + MODIFY_REG(hsmartcard->Instance->CR3, USART_CR3_TXFTCFG, Threshold); + + /* Determine the number of data to process during RX/TX ISR execution */ + SMARTCARDEx_SetNbDataToProcess(hsmartcard); + + /* Restore SMARTCARD configuration */ + MODIFY_REG(hsmartcard->Instance->CR1, USART_CR1_UE, tmpcr1); + + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + return HAL_OK; +} + +/** + * @brief Set the RXFIFO threshold. + * @param hsmartcard SMARTCARD handle. + * @param Threshold RX FIFO threshold value + * This parameter can be one of the following values: + * @arg @ref SMARTCARD_RXFIFO_THRESHOLD_1_8 + * @arg @ref SMARTCARD_RXFIFO_THRESHOLD_1_4 + * @arg @ref SMARTCARD_RXFIFO_THRESHOLD_1_2 + * @arg @ref SMARTCARD_RXFIFO_THRESHOLD_3_4 + * @arg @ref SMARTCARD_RXFIFO_THRESHOLD_7_8 + * @arg @ref SMARTCARD_RXFIFO_THRESHOLD_8_8 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMARTCARDEx_SetRxFifoThreshold(SMARTCARD_HandleTypeDef *hsmartcard, uint32_t Threshold) +{ + uint32_t tmpcr1; + + /* Check parameters */ + assert_param(IS_UART_FIFO_INSTANCE(hsmartcard->Instance)); + assert_param(IS_SMARTCARD_RXFIFO_THRESHOLD(Threshold)); + + /* Process Locked */ + __HAL_LOCK(hsmartcard); + + hsmartcard->gState = HAL_SMARTCARD_STATE_BUSY; + + /* Save actual SMARTCARD configuration */ + tmpcr1 = READ_REG(hsmartcard->Instance->CR1); + + /* Disable SMARTCARD */ + __HAL_SMARTCARD_DISABLE(hsmartcard); + + /* Update RX threshold configuration */ + MODIFY_REG(hsmartcard->Instance->CR3, USART_CR3_RXFTCFG, Threshold); + + /* Determine the number of data to process during RX/TX ISR execution */ + SMARTCARDEx_SetNbDataToProcess(hsmartcard); + + /* Restore SMARTCARD configuration */ + MODIFY_REG(hsmartcard->Instance->CR1, USART_CR1_UE, tmpcr1); + + hsmartcard->gState = HAL_SMARTCARD_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmartcard); + + return HAL_OK; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup SMARTCARDEx_Private_Functions SMARTCARD Extended private Functions + * @{ + */ + +/** + * @brief Calculate the number of data to process in RX/TX ISR. + * @note The RX FIFO depth and the TX FIFO depth is extracted from + * the USART configuration registers. + * @param hsmartcard SMARTCARD handle. + * @retval None + */ +static void SMARTCARDEx_SetNbDataToProcess(SMARTCARD_HandleTypeDef *hsmartcard) +{ + uint8_t rx_fifo_depth; + uint8_t tx_fifo_depth; + uint8_t rx_fifo_threshold; + uint8_t tx_fifo_threshold; + /* 2 0U/1U added for MISRAC2012-Rule-18.1_b and MISRAC2012-Rule-18.1_d */ + uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U}; + uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U}; + + if (hsmartcard->FifoMode == SMARTCARD_FIFOMODE_DISABLE) + { + hsmartcard->NbTxDataToProcess = 1U; + hsmartcard->NbRxDataToProcess = 1U; + } + else + { + rx_fifo_depth = RX_FIFO_DEPTH; + tx_fifo_depth = TX_FIFO_DEPTH; + rx_fifo_threshold = (uint8_t)(READ_BIT(hsmartcard->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos); + tx_fifo_threshold = (uint8_t)(READ_BIT(hsmartcard->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos); + hsmartcard->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold]; + hsmartcard->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold]; + } +} + +/** + * @} + */ + +#endif /* HAL_SMARTCARD_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_smbus.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_smbus.c new file mode 100644 index 0000000..4c76d77 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_smbus.c @@ -0,0 +1,2673 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_smbus.c + * @author MCD Application Team + * @brief SMBUS HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the System Management Bus (SMBus) peripheral, + * based on I2C principles of operation : + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral State and Errors functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The SMBUS HAL driver can be used as follows: + + (#) Declare a SMBUS_HandleTypeDef handle structure, for example: + SMBUS_HandleTypeDef hsmbus; + + (#)Initialize the SMBUS low level resources by implementing the @ref HAL_SMBUS_MspInit() API: + (##) Enable the SMBUSx interface clock + (##) SMBUS pins configuration + (+++) Enable the clock for the SMBUS GPIOs + (+++) Configure SMBUS pins as alternate function open-drain + (##) NVIC configuration if you need to use interrupt process + (+++) Configure the SMBUSx interrupt priority + (+++) Enable the NVIC SMBUS IRQ Channel + + (#) Configure the Communication Clock Timing, Bus Timeout, Own Address1, Master Addressing mode, + Dual Addressing mode, Own Address2, Own Address2 Mask, General call, Nostretch mode, + Peripheral mode and Packet Error Check mode in the hsmbus Init structure. + + (#) Initialize the SMBUS registers by calling the @ref HAL_SMBUS_Init() API: + (++) These API's configures also the low level Hardware GPIO, CLOCK, CORTEX...etc) + by calling the customized @ref HAL_SMBUS_MspInit(&hsmbus) API. + + (#) To check if target device is ready for communication, use the function @ref HAL_SMBUS_IsDeviceReady() + + (#) For SMBUS IO operations, only one mode of operations is available within this driver + + *** Interrupt mode IO operation *** + =================================== + [..] + (+) Transmit in master/host SMBUS mode an amount of data in non-blocking mode using @ref HAL_SMBUS_Master_Transmit_IT() + (++) At transmission end of transfer @ref HAL_SMBUS_MasterTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_SMBUS_MasterTxCpltCallback() + (+) Receive in master/host SMBUS mode an amount of data in non-blocking mode using @ref HAL_SMBUS_Master_Receive_IT() + (++) At reception end of transfer @ref HAL_SMBUS_MasterRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_SMBUS_MasterRxCpltCallback() + (+) Abort a master/host SMBUS process communication with Interrupt using @ref HAL_SMBUS_Master_Abort_IT() + (++) The associated previous transfer callback is called at the end of abort process + (++) mean @ref HAL_SMBUS_MasterTxCpltCallback() in case of previous state was master transmit + (++) mean @ref HAL_SMBUS_MasterRxCpltCallback() in case of previous state was master receive + (+) Enable/disable the Address listen mode in slave/device or host/slave SMBUS mode + using @ref HAL_SMBUS_EnableListen_IT() @ref HAL_SMBUS_DisableListen_IT() + (++) When address slave/device SMBUS match, @ref HAL_SMBUS_AddrCallback() is executed and user can + add his own code to check the Address Match Code and the transmission direction request by master/host (Write/Read). + (++) At Listen mode end @ref HAL_SMBUS_ListenCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_SMBUS_ListenCpltCallback() + (+) Transmit in slave/device SMBUS mode an amount of data in non-blocking mode using @ref HAL_SMBUS_Slave_Transmit_IT() + (++) At transmission end of transfer @ref HAL_SMBUS_SlaveTxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_SMBUS_SlaveTxCpltCallback() + (+) Receive in slave/device SMBUS mode an amount of data in non-blocking mode using @ref HAL_SMBUS_Slave_Receive_IT() + (++) At reception end of transfer @ref HAL_SMBUS_SlaveRxCpltCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_SMBUS_SlaveRxCpltCallback() + (+) Enable/Disable the SMBUS alert mode using @ref HAL_SMBUS_EnableAlert_IT() @ref HAL_SMBUS_DisableAlert_IT() + (++) When SMBUS Alert is generated @ref HAL_SMBUS_ErrorCallback() is executed and user can + add his own code by customization of function pointer @ref HAL_SMBUS_ErrorCallback() + to check the Alert Error Code using function @ref HAL_SMBUS_GetError() + (+) Get HAL state machine or error values using @ref HAL_SMBUS_GetState() or @ref HAL_SMBUS_GetError() + (+) In case of transfer Error, @ref HAL_SMBUS_ErrorCallback() function is executed and user can + add his own code by customization of function pointer @ref HAL_SMBUS_ErrorCallback() + to check the Error Code using function @ref HAL_SMBUS_GetError() + + *** SMBUS HAL driver macros list *** + ================================== + [..] + Below the list of most used macros in SMBUS HAL driver. + + (+) @ref __HAL_SMBUS_ENABLE: Enable the SMBUS peripheral + (+) @ref __HAL_SMBUS_DISABLE: Disable the SMBUS peripheral + (+) @ref __HAL_SMBUS_GET_FLAG: Check whether the specified SMBUS flag is set or not + (+) @ref __HAL_SMBUS_CLEAR_FLAG: Clear the specified SMBUS pending flag + (+) @ref __HAL_SMBUS_ENABLE_IT: Enable the specified SMBUS interrupt + (+) @ref __HAL_SMBUS_DISABLE_IT: Disable the specified SMBUS interrupt + + *** Callback registration *** + ============================================= + [..] + The compilation flag USE_HAL_SMBUS_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + Use Functions @ref HAL_SMBUS_RegisterCallback() or @ref HAL_SMBUS_RegisterAddrCallback() + to register an interrupt callback. + [..] + Function @ref HAL_SMBUS_RegisterCallback() allows to register following callbacks: + (+) MasterTxCpltCallback : callback for Master transmission end of transfer. + (+) MasterRxCpltCallback : callback for Master reception end of transfer. + (+) SlaveTxCpltCallback : callback for Slave transmission end of transfer. + (+) SlaveRxCpltCallback : callback for Slave reception end of transfer. + (+) ListenCpltCallback : callback for end of listen mode. + (+) ErrorCallback : callback for error detection. + (+) MspInitCallback : callback for Msp Init. + (+) MspDeInitCallback : callback for Msp DeInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + [..] + For specific callback AddrCallback use dedicated register callbacks : @ref HAL_SMBUS_RegisterAddrCallback. + [..] + Use function @ref HAL_SMBUS_UnRegisterCallback to reset a callback to the default + weak function. + @ref HAL_SMBUS_UnRegisterCallback takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) MasterTxCpltCallback : callback for Master transmission end of transfer. + (+) MasterRxCpltCallback : callback for Master reception end of transfer. + (+) SlaveTxCpltCallback : callback for Slave transmission end of transfer. + (+) SlaveRxCpltCallback : callback for Slave reception end of transfer. + (+) ListenCpltCallback : callback for end of listen mode. + (+) ErrorCallback : callback for error detection. + (+) MspInitCallback : callback for Msp Init. + (+) MspDeInitCallback : callback for Msp DeInit. + [..] + For callback AddrCallback use dedicated register callbacks : @ref HAL_SMBUS_UnRegisterAddrCallback. + [..] + By default, after the @ref HAL_SMBUS_Init() and when the state is @ref HAL_I2C_STATE_RESET + all callbacks are set to the corresponding weak functions: + examples @ref HAL_SMBUS_MasterTxCpltCallback(), @ref HAL_SMBUS_MasterRxCpltCallback(). + Exception done for MspInit and MspDeInit functions that are + reset to the legacy weak functions in the @ref HAL_SMBUS_Init()/ @ref HAL_SMBUS_DeInit() only when + these callbacks are null (not registered beforehand). + If MspInit or MspDeInit are not null, the @ref HAL_SMBUS_Init()/ @ref HAL_SMBUS_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state. + [..] + Callbacks can be registered/unregistered in @ref HAL_I2C_STATE_READY state only. + Exception done MspInit/MspDeInit functions that can be registered/unregistered + in @ref HAL_I2C_STATE_READY or @ref HAL_I2C_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + Then, the user first registers the MspInit/MspDeInit user callbacks + using @ref HAL_SMBUS_RegisterCallback() before calling @ref HAL_SMBUS_DeInit() + or @ref HAL_SMBUS_Init() function. + [..] + When the compilation flag USE_HAL_SMBUS_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + [..] + (@) You can refer to the SMBUS HAL driver header file for more useful macros + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup SMBUS SMBUS + * @brief SMBUS HAL module driver + * @{ + */ + +#ifdef HAL_SMBUS_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup SMBUS_Private_Define SMBUS Private Constants + * @{ + */ +#define TIMING_CLEAR_MASK (0xF0FFFFFFUL) /*!< SMBUS TIMING clear register Mask */ +#define HAL_TIMEOUT_ADDR (10000U) /*!< 10 s */ +#define HAL_TIMEOUT_BUSY (25U) /*!< 25 ms */ +#define HAL_TIMEOUT_DIR (25U) /*!< 25 ms */ +#define HAL_TIMEOUT_RXNE (25U) /*!< 25 ms */ +#define HAL_TIMEOUT_STOPF (25U) /*!< 25 ms */ +#define HAL_TIMEOUT_TC (25U) /*!< 25 ms */ +#define HAL_TIMEOUT_TCR (25U) /*!< 25 ms */ +#define HAL_TIMEOUT_TXIS (25U) /*!< 25 ms */ +#define MAX_NBYTE_SIZE 255U +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @addtogroup SMBUS_Private_Functions SMBUS Private Functions + * @{ + */ +static HAL_StatusTypeDef SMBUS_WaitOnFlagUntilTimeout(struct __SMBUS_HandleTypeDef *hsmbus, uint32_t Flag, FlagStatus Status, uint32_t Timeout); + +static void SMBUS_Enable_IRQ(struct __SMBUS_HandleTypeDef *hsmbus, uint32_t InterruptRequest); +static void SMBUS_Disable_IRQ(struct __SMBUS_HandleTypeDef *hsmbus, uint32_t InterruptRequest); +static HAL_StatusTypeDef SMBUS_Master_ISR(struct __SMBUS_HandleTypeDef *hsmbus, uint32_t StatusFlags); +static HAL_StatusTypeDef SMBUS_Slave_ISR(struct __SMBUS_HandleTypeDef *hsmbus, uint32_t StatusFlags); + +static void SMBUS_ConvertOtherXferOptions(struct __SMBUS_HandleTypeDef *hsmbus); + +static void SMBUS_ITErrorHandler(struct __SMBUS_HandleTypeDef *hsmbus); + +static void SMBUS_TransferConfig(struct __SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup SMBUS_Exported_Functions SMBUS Exported Functions + * @{ + */ + +/** @defgroup SMBUS_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to initialize and + deinitialize the SMBUSx peripheral: + + (+) User must Implement HAL_SMBUS_MspInit() function in which he configures + all related peripherals resources (CLOCK, GPIO, IT and NVIC ). + + (+) Call the function HAL_SMBUS_Init() to configure the selected device with + the selected configuration: + (++) Clock Timing + (++) Bus Timeout + (++) Analog Filer mode + (++) Own Address 1 + (++) Addressing mode (Master, Slave) + (++) Dual Addressing mode + (++) Own Address 2 + (++) Own Address 2 Mask + (++) General call mode + (++) Nostretch mode + (++) Packet Error Check mode + (++) Peripheral mode + + + (+) Call the function HAL_SMBUS_DeInit() to restore the default configuration + of the selected SMBUSx peripheral. + + (+) Enable/Disable Analog/Digital filters with HAL_SMBUS_ConfigAnalogFilter() and + HAL_SMBUS_ConfigDigitalFilter(). + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the SMBUS according to the specified parameters + * in the SMBUS_InitTypeDef and initialize the associated handle. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus) +{ + /* Check the SMBUS handle allocation */ + if (hsmbus == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_SMBUS_ALL_INSTANCE(hsmbus->Instance)); + assert_param(IS_SMBUS_ANALOG_FILTER(hsmbus->Init.AnalogFilter)); + assert_param(IS_SMBUS_OWN_ADDRESS1(hsmbus->Init.OwnAddress1)); + assert_param(IS_SMBUS_ADDRESSING_MODE(hsmbus->Init.AddressingMode)); + assert_param(IS_SMBUS_DUAL_ADDRESS(hsmbus->Init.DualAddressMode)); + assert_param(IS_SMBUS_OWN_ADDRESS2(hsmbus->Init.OwnAddress2)); + assert_param(IS_SMBUS_OWN_ADDRESS2_MASK(hsmbus->Init.OwnAddress2Masks)); + assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode)); + assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode)); + assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode)); + assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode)); + + if (hsmbus->State == HAL_SMBUS_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hsmbus->Lock = HAL_UNLOCKED; + +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + hsmbus->MasterTxCpltCallback = HAL_SMBUS_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */ + hsmbus->MasterRxCpltCallback = HAL_SMBUS_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */ + hsmbus->SlaveTxCpltCallback = HAL_SMBUS_SlaveTxCpltCallback; /* Legacy weak SlaveTxCpltCallback */ + hsmbus->SlaveRxCpltCallback = HAL_SMBUS_SlaveRxCpltCallback; /* Legacy weak SlaveRxCpltCallback */ + hsmbus->ListenCpltCallback = HAL_SMBUS_ListenCpltCallback; /* Legacy weak ListenCpltCallback */ + hsmbus->ErrorCallback = HAL_SMBUS_ErrorCallback; /* Legacy weak ErrorCallback */ + hsmbus->AddrCallback = HAL_SMBUS_AddrCallback; /* Legacy weak AddrCallback */ + + if (hsmbus->MspInitCallback == NULL) + { + hsmbus->MspInitCallback = HAL_SMBUS_MspInit; /* Legacy weak MspInit */ + } + + /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */ + hsmbus->MspInitCallback(hsmbus); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + HAL_SMBUS_MspInit(hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + } + + hsmbus->State = HAL_SMBUS_STATE_BUSY; + + /* Disable the selected SMBUS peripheral */ + __HAL_SMBUS_DISABLE(hsmbus); + + /*---------------------------- SMBUSx TIMINGR Configuration ------------------------*/ + /* Configure SMBUSx: Frequency range */ + hsmbus->Instance->TIMINGR = hsmbus->Init.Timing & TIMING_CLEAR_MASK; + + /*---------------------------- SMBUSx TIMEOUTR Configuration ------------------------*/ + /* Configure SMBUSx: Bus Timeout */ + hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TIMOUTEN; + hsmbus->Instance->TIMEOUTR &= ~I2C_TIMEOUTR_TEXTEN; + hsmbus->Instance->TIMEOUTR = hsmbus->Init.SMBusTimeout; + + /*---------------------------- SMBUSx OAR1 Configuration -----------------------*/ + /* Configure SMBUSx: Own Address1 and ack own address1 mode */ + hsmbus->Instance->OAR1 &= ~I2C_OAR1_OA1EN; + + if (hsmbus->Init.OwnAddress1 != 0UL) + { + if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_7BIT) + { + hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | hsmbus->Init.OwnAddress1); + } + else /* SMBUS_ADDRESSINGMODE_10BIT */ + { + hsmbus->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hsmbus->Init.OwnAddress1); + } + } + + /*---------------------------- SMBUSx CR2 Configuration ------------------------*/ + /* Configure SMBUSx: Addressing Master mode */ + if (hsmbus->Init.AddressingMode == SMBUS_ADDRESSINGMODE_10BIT) + { + hsmbus->Instance->CR2 = (I2C_CR2_ADD10); + } + /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process) */ + /* AUTOEND and NACK bit will be manage during Transfer process */ + hsmbus->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK); + + /*---------------------------- SMBUSx OAR2 Configuration -----------------------*/ + /* Configure SMBUSx: Dual mode and Own Address2 */ + hsmbus->Instance->OAR2 = (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2 | (hsmbus->Init.OwnAddress2Masks << 8U)); + + /*---------------------------- SMBUSx CR1 Configuration ------------------------*/ + /* Configure SMBUSx: Generalcall and NoStretch mode */ + hsmbus->Instance->CR1 = (hsmbus->Init.GeneralCallMode | hsmbus->Init.NoStretchMode | hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode | hsmbus->Init.AnalogFilter); + + /* Enable Slave Byte Control only in case of Packet Error Check is enabled and SMBUS Peripheral is set in Slave mode */ + if ((hsmbus->Init.PacketErrorCheckMode == SMBUS_PEC_ENABLE) + && ((hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE) || (hsmbus->Init.PeripheralMode == SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE_ARP))) + { + hsmbus->Instance->CR1 |= I2C_CR1_SBC; + } + + /* Enable the selected SMBUS peripheral */ + __HAL_SMBUS_ENABLE(hsmbus); + + hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE; + hsmbus->PreviousState = HAL_SMBUS_STATE_READY; + hsmbus->State = HAL_SMBUS_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitialize the SMBUS peripheral. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_DeInit(SMBUS_HandleTypeDef *hsmbus) +{ + /* Check the SMBUS handle allocation */ + if (hsmbus == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_SMBUS_ALL_INSTANCE(hsmbus->Instance)); + + hsmbus->State = HAL_SMBUS_STATE_BUSY; + + /* Disable the SMBUS Peripheral Clock */ + __HAL_SMBUS_DISABLE(hsmbus); + +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + if (hsmbus->MspDeInitCallback == NULL) + { + hsmbus->MspDeInitCallback = HAL_SMBUS_MspDeInit; /* Legacy weak MspDeInit */ + } + + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + hsmbus->MspDeInitCallback(hsmbus); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_SMBUS_MspDeInit(hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + + hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE; + hsmbus->PreviousState = HAL_SMBUS_STATE_RESET; + hsmbus->State = HAL_SMBUS_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hsmbus); + + return HAL_OK; +} + +/** + * @brief Initialize the SMBUS MSP. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval None + */ +__weak void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef *hsmbus) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmbus); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMBUS_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitialize the SMBUS MSP. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval None + */ +__weak void HAL_SMBUS_MspDeInit(SMBUS_HandleTypeDef *hsmbus) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmbus); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMBUS_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Configure Analog noise filter. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param AnalogFilter This parameter can be one of the following values: + * @arg @ref SMBUS_ANALOGFILTER_ENABLE + * @arg @ref SMBUS_ANALOGFILTER_DISABLE + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_ConfigAnalogFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t AnalogFilter) +{ + /* Check the parameters */ + assert_param(IS_SMBUS_ALL_INSTANCE(hsmbus->Instance)); + assert_param(IS_SMBUS_ANALOG_FILTER(AnalogFilter)); + + if (hsmbus->State == HAL_SMBUS_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hsmbus); + + hsmbus->State = HAL_SMBUS_STATE_BUSY; + + /* Disable the selected SMBUS peripheral */ + __HAL_SMBUS_DISABLE(hsmbus); + + /* Reset ANOFF bit */ + hsmbus->Instance->CR1 &= ~(I2C_CR1_ANFOFF); + + /* Set analog filter bit*/ + hsmbus->Instance->CR1 |= AnalogFilter; + + __HAL_SMBUS_ENABLE(hsmbus); + + hsmbus->State = HAL_SMBUS_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Configure Digital noise filter. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_ConfigDigitalFilter(SMBUS_HandleTypeDef *hsmbus, uint32_t DigitalFilter) +{ + uint32_t tmpreg; + + /* Check the parameters */ + assert_param(IS_SMBUS_ALL_INSTANCE(hsmbus->Instance)); + assert_param(IS_SMBUS_DIGITAL_FILTER(DigitalFilter)); + + if (hsmbus->State == HAL_SMBUS_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hsmbus); + + hsmbus->State = HAL_SMBUS_STATE_BUSY; + + /* Disable the selected SMBUS peripheral */ + __HAL_SMBUS_DISABLE(hsmbus); + + /* Get the old register value */ + tmpreg = hsmbus->Instance->CR1; + + /* Reset I2C DNF bits [11:8] */ + tmpreg &= ~(I2C_CR1_DNF); + + /* Set I2Cx DNF coefficient */ + tmpreg |= DigitalFilter << I2C_CR1_DNF_Pos; + + /* Store the new register value */ + hsmbus->Instance->CR1 = tmpreg; + + __HAL_SMBUS_ENABLE(hsmbus); + + hsmbus->State = HAL_SMBUS_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User SMBUS Callback + * To be used instead of the weak predefined callback + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_SMBUS_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID + * @arg @ref HAL_SMBUS_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID + * @arg @ref HAL_SMBUS_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID + * @arg @ref HAL_SMBUS_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID + * @arg @ref HAL_SMBUS_LISTEN_COMPLETE_CB_ID Listen Complete callback ID + * @arg @ref HAL_SMBUS_ERROR_CB_ID Error callback ID + * @arg @ref HAL_SMBUS_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_SMBUS_MSPDEINIT_CB_ID MspDeInit callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_RegisterCallback(SMBUS_HandleTypeDef *hsmbus, HAL_SMBUS_CallbackIDTypeDef CallbackID, pSMBUS_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + + /* Process locked */ + __HAL_LOCK(hsmbus); + + if (HAL_SMBUS_STATE_READY == hsmbus->State) + { + switch (CallbackID) + { + case HAL_SMBUS_MASTER_TX_COMPLETE_CB_ID : + hsmbus->MasterTxCpltCallback = pCallback; + break; + + case HAL_SMBUS_MASTER_RX_COMPLETE_CB_ID : + hsmbus->MasterRxCpltCallback = pCallback; + break; + + case HAL_SMBUS_SLAVE_TX_COMPLETE_CB_ID : + hsmbus->SlaveTxCpltCallback = pCallback; + break; + + case HAL_SMBUS_SLAVE_RX_COMPLETE_CB_ID : + hsmbus->SlaveRxCpltCallback = pCallback; + break; + + case HAL_SMBUS_LISTEN_COMPLETE_CB_ID : + hsmbus->ListenCpltCallback = pCallback; + break; + + case HAL_SMBUS_ERROR_CB_ID : + hsmbus->ErrorCallback = pCallback; + break; + + case HAL_SMBUS_MSPINIT_CB_ID : + hsmbus->MspInitCallback = pCallback; + break; + + case HAL_SMBUS_MSPDEINIT_CB_ID : + hsmbus->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_SMBUS_STATE_RESET == hsmbus->State) + { + switch (CallbackID) + { + case HAL_SMBUS_MSPINIT_CB_ID : + hsmbus->MspInitCallback = pCallback; + break; + + case HAL_SMBUS_MSPDEINIT_CB_ID : + hsmbus->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hsmbus); + return status; +} + +/** + * @brief Unregister an SMBUS Callback + * SMBUS callback is redirected to the weak predefined callback + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * This parameter can be one of the following values: + * @arg @ref HAL_SMBUS_MASTER_TX_COMPLETE_CB_ID Master Tx Transfer completed callback ID + * @arg @ref HAL_SMBUS_MASTER_RX_COMPLETE_CB_ID Master Rx Transfer completed callback ID + * @arg @ref HAL_SMBUS_SLAVE_TX_COMPLETE_CB_ID Slave Tx Transfer completed callback ID + * @arg @ref HAL_SMBUS_SLAVE_RX_COMPLETE_CB_ID Slave Rx Transfer completed callback ID + * @arg @ref HAL_SMBUS_LISTEN_COMPLETE_CB_ID Listen Complete callback ID + * @arg @ref HAL_SMBUS_ERROR_CB_ID Error callback ID + * @arg @ref HAL_SMBUS_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_SMBUS_MSPDEINIT_CB_ID MspDeInit callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_UnRegisterCallback(SMBUS_HandleTypeDef *hsmbus, HAL_SMBUS_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hsmbus); + + if (HAL_SMBUS_STATE_READY == hsmbus->State) + { + switch (CallbackID) + { + case HAL_SMBUS_MASTER_TX_COMPLETE_CB_ID : + hsmbus->MasterTxCpltCallback = HAL_SMBUS_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */ + break; + + case HAL_SMBUS_MASTER_RX_COMPLETE_CB_ID : + hsmbus->MasterRxCpltCallback = HAL_SMBUS_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */ + break; + + case HAL_SMBUS_SLAVE_TX_COMPLETE_CB_ID : + hsmbus->SlaveTxCpltCallback = HAL_SMBUS_SlaveTxCpltCallback; /* Legacy weak SlaveTxCpltCallback */ + break; + + case HAL_SMBUS_SLAVE_RX_COMPLETE_CB_ID : + hsmbus->SlaveRxCpltCallback = HAL_SMBUS_SlaveRxCpltCallback; /* Legacy weak SlaveRxCpltCallback */ + break; + + case HAL_SMBUS_LISTEN_COMPLETE_CB_ID : + hsmbus->ListenCpltCallback = HAL_SMBUS_ListenCpltCallback; /* Legacy weak ListenCpltCallback */ + break; + + case HAL_SMBUS_ERROR_CB_ID : + hsmbus->ErrorCallback = HAL_SMBUS_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_SMBUS_MSPINIT_CB_ID : + hsmbus->MspInitCallback = HAL_SMBUS_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_SMBUS_MSPDEINIT_CB_ID : + hsmbus->MspDeInitCallback = HAL_SMBUS_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_SMBUS_STATE_RESET == hsmbus->State) + { + switch (CallbackID) + { + case HAL_SMBUS_MSPINIT_CB_ID : + hsmbus->MspInitCallback = HAL_SMBUS_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_SMBUS_MSPDEINIT_CB_ID : + hsmbus->MspDeInitCallback = HAL_SMBUS_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hsmbus); + return status; +} + +/** + * @brief Register the Slave Address Match SMBUS Callback + * To be used instead of the weak HAL_SMBUS_AddrCallback() predefined callback + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param pCallback pointer to the Address Match Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_RegisterAddrCallback(SMBUS_HandleTypeDef *hsmbus, pSMBUS_AddrCallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hsmbus); + + if (HAL_SMBUS_STATE_READY == hsmbus->State) + { + hsmbus->AddrCallback = pCallback; + } + else + { + /* Update the error code */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hsmbus); + return status; +} + +/** + * @brief UnRegister the Slave Address Match SMBUS Callback + * Info Ready SMBUS Callback is redirected to the weak HAL_SMBUS_AddrCallback() predefined callback + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_UnRegisterAddrCallback(SMBUS_HandleTypeDef *hsmbus) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hsmbus); + + if (HAL_SMBUS_STATE_READY == hsmbus->State) + { + hsmbus->AddrCallback = HAL_SMBUS_AddrCallback; /* Legacy weak AddrCallback */ + } + else + { + /* Update the error code */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hsmbus); + return status; +} + +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup SMBUS_Exported_Functions_Group2 Input and Output operation functions + * @brief Data transfers functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the SMBUS data + transfers. + + (#) Blocking mode function to check if device is ready for usage is : + (++) HAL_SMBUS_IsDeviceReady() + + (#) There is only one mode of transfer: + (++) Non-Blocking mode : The communication is performed using Interrupts. + These functions return the status of the transfer startup. + The end of the data processing will be indicated through the + dedicated SMBUS IRQ when using Interrupt mode. + + (#) Non-Blocking mode functions with Interrupt are : + (++) HAL_SMBUS_Master_Transmit_IT() + (++) HAL_SMBUS_Master_Receive_IT() + (++) HAL_SMBUS_Slave_Transmit_IT() + (++) HAL_SMBUS_Slave_Receive_IT() + (++) HAL_SMBUS_EnableListen_IT() or alias HAL_SMBUS_EnableListen_IT() + (++) HAL_SMBUS_DisableListen_IT() + (++) HAL_SMBUS_EnableAlert_IT() + (++) HAL_SMBUS_DisableAlert_IT() + + (#) A set of Transfer Complete Callbacks are provided in non-Blocking mode: + (++) HAL_SMBUS_MasterTxCpltCallback() + (++) HAL_SMBUS_MasterRxCpltCallback() + (++) HAL_SMBUS_SlaveTxCpltCallback() + (++) HAL_SMBUS_SlaveRxCpltCallback() + (++) HAL_SMBUS_AddrCallback() + (++) HAL_SMBUS_ListenCpltCallback() + (++) HAL_SMBUS_ErrorCallback() + +@endverbatim + * @{ + */ + +/** + * @brief Transmit in master/host SMBUS mode an amount of data in non-blocking mode with Interrupt. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref SMBUS_XferOptions_definition + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_Master_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions) +{ + uint32_t tmp; + + /* Check the parameters */ + assert_param(IS_SMBUS_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (hsmbus->State == HAL_SMBUS_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hsmbus); + + hsmbus->State = HAL_SMBUS_STATE_MASTER_BUSY_TX; + hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE; + /* Prepare transfer parameters */ + hsmbus->pBuffPtr = pData; + hsmbus->XferCount = Size; + hsmbus->XferOptions = XferOptions; + + /* In case of Quick command, remove autoend mode */ + /* Manage the stop generation by software */ + if (hsmbus->pBuffPtr == NULL) + { + hsmbus->XferOptions &= ~SMBUS_AUTOEND_MODE; + } + + if (Size > MAX_NBYTE_SIZE) + { + hsmbus->XferSize = MAX_NBYTE_SIZE; + } + else + { + hsmbus->XferSize = Size; + } + + /* Send Slave Address */ + /* Set NBYTES to write and reload if size > MAX_NBYTE_SIZE and generate RESTART */ + if ((hsmbus->XferSize < hsmbus->XferCount) && (hsmbus->XferSize == MAX_NBYTE_SIZE)) + { + SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize, SMBUS_RELOAD_MODE | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE), SMBUS_GENERATE_START_WRITE); + } + else + { + /* If transfer direction not change, do not generate Restart Condition */ + /* Mean Previous state is same as current state */ + + /* Store current volatile XferOptions, misra rule */ + tmp = hsmbus->XferOptions; + + if ((hsmbus->PreviousState == HAL_SMBUS_STATE_MASTER_BUSY_TX) && (IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST(tmp) == 0)) + { + SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions, SMBUS_NO_STARTSTOP); + } + /* Else transfer direction change, so generate Restart with new transfer direction */ + else + { + /* Convert OTHER_xxx XferOptions if any */ + SMBUS_ConvertOtherXferOptions(hsmbus); + + /* Handle Transfer */ + SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions, SMBUS_GENERATE_START_WRITE); + } + + /* If PEC mode is enable, size to transmit manage by SW part should be Size-1 byte, corresponding to PEC byte */ + /* PEC byte is automatically sent by HW block, no need to manage it in Transmit process */ + if (SMBUS_GET_PEC_MODE(hsmbus) != 0UL) + { + hsmbus->XferSize--; + hsmbus->XferCount--; + } + } + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Note : The SMBUS interrupts must be enabled after unlocking current process + to avoid the risk of SMBUS interrupt handle execution before current + process unlock */ + SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_TX); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in master/host SMBUS mode an amount of data in non-blocking mode with Interrupt. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref SMBUS_XferOptions_definition + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_Master_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t XferOptions) +{ + uint32_t tmp; + + /* Check the parameters */ + assert_param(IS_SMBUS_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if (hsmbus->State == HAL_SMBUS_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hsmbus); + + hsmbus->State = HAL_SMBUS_STATE_MASTER_BUSY_RX; + hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE; + + /* Prepare transfer parameters */ + hsmbus->pBuffPtr = pData; + hsmbus->XferCount = Size; + hsmbus->XferOptions = XferOptions; + + /* In case of Quick command, remove autoend mode */ + /* Manage the stop generation by software */ + if (hsmbus->pBuffPtr == NULL) + { + hsmbus->XferOptions &= ~SMBUS_AUTOEND_MODE; + } + + if (Size > MAX_NBYTE_SIZE) + { + hsmbus->XferSize = MAX_NBYTE_SIZE; + } + else + { + hsmbus->XferSize = Size; + } + + /* Send Slave Address */ + /* Set NBYTES to write and reload if size > MAX_NBYTE_SIZE and generate RESTART */ + if ((hsmbus->XferSize < hsmbus->XferCount) && (hsmbus->XferSize == MAX_NBYTE_SIZE)) + { + SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize, SMBUS_RELOAD_MODE | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE), SMBUS_GENERATE_START_READ); + } + else + { + /* If transfer direction not change, do not generate Restart Condition */ + /* Mean Previous state is same as current state */ + + /* Store current volatile XferOptions, Misra rule */ + tmp = hsmbus->XferOptions; + + if ((hsmbus->PreviousState == HAL_SMBUS_STATE_MASTER_BUSY_RX) && (IS_SMBUS_TRANSFER_OTHER_OPTIONS_REQUEST(tmp) == 0)) + { + SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions, SMBUS_NO_STARTSTOP); + } + /* Else transfer direction change, so generate Restart with new transfer direction */ + else + { + /* Convert OTHER_xxx XferOptions if any */ + SMBUS_ConvertOtherXferOptions(hsmbus); + + /* Handle Transfer */ + SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions, SMBUS_GENERATE_START_READ); + } + } + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Note : The SMBUS interrupts must be enabled after unlocking current process + to avoid the risk of SMBUS interrupt handle execution before current + process unlock */ + SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_RX); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Abort a master/host SMBUS process communication with Interrupt. + * @note This abort can be called only if state is ready + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_Master_Abort_IT(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress) +{ + if (hsmbus->State == HAL_SMBUS_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(hsmbus); + + /* Keep the same state as previous */ + /* to perform as well the call of the corresponding end of transfer callback */ + if (hsmbus->PreviousState == HAL_SMBUS_STATE_MASTER_BUSY_TX) + { + hsmbus->State = HAL_SMBUS_STATE_MASTER_BUSY_TX; + } + else if (hsmbus->PreviousState == HAL_SMBUS_STATE_MASTER_BUSY_RX) + { + hsmbus->State = HAL_SMBUS_STATE_MASTER_BUSY_RX; + } + else + { + /* Wrong usage of abort function */ + /* This function should be used only in case of abort monitored by master device */ + return HAL_ERROR; + } + hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE; + + /* Set NBYTES to 1 to generate a dummy read on SMBUS peripheral */ + /* Set AUTOEND mode, this will generate a NACK then STOP condition to abort the current transfer */ + SMBUS_TransferConfig(hsmbus, DevAddress, 1, SMBUS_AUTOEND_MODE, SMBUS_NO_STARTSTOP); + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Note : The SMBUS interrupts must be enabled after unlocking current process + to avoid the risk of SMBUS interrupt handle execution before current + process unlock */ + if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_TX) + { + SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_TX); + } + else if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_RX) + { + SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_RX); + } + else + { + /* Nothing to do */ + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Transmit in slave/device SMBUS mode an amount of data in non-blocking mode with Interrupt. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref SMBUS_XferOptions_definition + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_Slave_Transmit_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size, uint32_t XferOptions) +{ + /* Check the parameters */ + assert_param(IS_SMBUS_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if ((hsmbus->State & HAL_SMBUS_STATE_LISTEN) == HAL_SMBUS_STATE_LISTEN) + { + if ((pData == NULL) || (Size == 0UL)) + { + hsmbus->ErrorCode = HAL_SMBUS_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Disable Interrupts, to prevent preemption during treatment in case of multicall */ + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_ADDR | SMBUS_IT_TX); + + /* Process Locked */ + __HAL_LOCK(hsmbus); + + hsmbus->State = (HAL_SMBUS_STATE_SLAVE_BUSY_TX | HAL_SMBUS_STATE_LISTEN); + hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE; + + /* Set SBC bit to manage Acknowledge at each bit */ + hsmbus->Instance->CR1 |= I2C_CR1_SBC; + + /* Enable Address Acknowledge */ + hsmbus->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hsmbus->pBuffPtr = pData; + hsmbus->XferCount = Size; + hsmbus->XferOptions = XferOptions; + + /* Convert OTHER_xxx XferOptions if any */ + SMBUS_ConvertOtherXferOptions(hsmbus); + + if (Size > MAX_NBYTE_SIZE) + { + hsmbus->XferSize = MAX_NBYTE_SIZE; + } + else + { + hsmbus->XferSize = Size; + } + + /* Set NBYTES to write and reload if size > MAX_NBYTE_SIZE and generate RESTART */ + if ((hsmbus->XferSize < hsmbus->XferCount) && (hsmbus->XferSize == MAX_NBYTE_SIZE)) + { + SMBUS_TransferConfig(hsmbus, 0, (uint8_t)hsmbus->XferSize, SMBUS_RELOAD_MODE | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE), SMBUS_NO_STARTSTOP); + } + else + { + /* Set NBYTE to transmit */ + SMBUS_TransferConfig(hsmbus, 0, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions, SMBUS_NO_STARTSTOP); + + /* If PEC mode is enable, size to transmit should be Size-1 byte, corresponding to PEC byte */ + /* PEC byte is automatically sent by HW block, no need to manage it in Transmit process */ + if (SMBUS_GET_PEC_MODE(hsmbus) != 0UL) + { + hsmbus->XferSize--; + hsmbus->XferCount--; + } + } + + /* Clear ADDR flag after prepare the transfer parameters */ + /* This action will generate an acknowledge to the HOST */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ADDR); + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Note : The SMBUS interrupts must be enabled after unlocking current process + to avoid the risk of SMBUS interrupt handle execution before current + process unlock */ + /* REnable ADDR interrupt */ + SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_TX | SMBUS_IT_ADDR); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive in slave/device SMBUS mode an amount of data in non-blocking mode with Interrupt. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param pData Pointer to data buffer + * @param Size Amount of data to be sent + * @param XferOptions Options of Transfer, value of @ref SMBUS_XferOptions_definition + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_Slave_Receive_IT(SMBUS_HandleTypeDef *hsmbus, uint8_t *pData, uint16_t Size, uint32_t XferOptions) +{ + /* Check the parameters */ + assert_param(IS_SMBUS_TRANSFER_OPTIONS_REQUEST(XferOptions)); + + if ((hsmbus->State & HAL_SMBUS_STATE_LISTEN) == HAL_SMBUS_STATE_LISTEN) + { + if ((pData == NULL) || (Size == 0UL)) + { + hsmbus->ErrorCode = HAL_SMBUS_ERROR_INVALID_PARAM; + return HAL_ERROR; + } + + /* Disable Interrupts, to prevent preemption during treatment in case of multicall */ + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_ADDR | SMBUS_IT_RX); + + /* Process Locked */ + __HAL_LOCK(hsmbus); + + hsmbus->State = (HAL_SMBUS_STATE_SLAVE_BUSY_RX | HAL_SMBUS_STATE_LISTEN); + hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE; + + /* Set SBC bit to manage Acknowledge at each bit */ + hsmbus->Instance->CR1 |= I2C_CR1_SBC; + + /* Enable Address Acknowledge */ + hsmbus->Instance->CR2 &= ~I2C_CR2_NACK; + + /* Prepare transfer parameters */ + hsmbus->pBuffPtr = pData; + hsmbus->XferSize = Size; + hsmbus->XferCount = Size; + hsmbus->XferOptions = XferOptions; + + /* Convert OTHER_xxx XferOptions if any */ + SMBUS_ConvertOtherXferOptions(hsmbus); + + /* Set NBYTE to receive */ + /* If XferSize equal "1", or XferSize equal "2" with PEC requested (mean 1 data byte + 1 PEC byte */ + /* no need to set RELOAD bit mode, a ACK will be automatically generated in that case */ + /* else need to set RELOAD bit mode to generate an automatic ACK at each byte Received */ + /* This RELOAD bit will be reset for last BYTE to be receive in SMBUS_Slave_ISR */ + if (((SMBUS_GET_PEC_MODE(hsmbus) != 0UL) && (hsmbus->XferSize == 2U)) || (hsmbus->XferSize == 1U)) + { + SMBUS_TransferConfig(hsmbus, 0, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions, SMBUS_NO_STARTSTOP); + } + else + { + SMBUS_TransferConfig(hsmbus, 0, 1, hsmbus->XferOptions | SMBUS_RELOAD_MODE, SMBUS_NO_STARTSTOP); + } + + /* Clear ADDR flag after prepare the transfer parameters */ + /* This action will generate an acknowledge to the HOST */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ADDR); + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Note : The SMBUS interrupts must be enabled after unlocking current process + to avoid the risk of SMBUS interrupt handle execution before current + process unlock */ + /* REnable ADDR interrupt */ + SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_RX | SMBUS_IT_ADDR); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Enable the Address listen mode with Interrupt. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_EnableListen_IT(SMBUS_HandleTypeDef *hsmbus) +{ + hsmbus->State = HAL_SMBUS_STATE_LISTEN; + + /* Enable the Address Match interrupt */ + SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_ADDR); + + return HAL_OK; +} + +/** + * @brief Disable the Address listen mode with Interrupt. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_DisableListen_IT(SMBUS_HandleTypeDef *hsmbus) +{ + /* Disable Address listen mode only if a transfer is not ongoing */ + if (hsmbus->State == HAL_SMBUS_STATE_LISTEN) + { + hsmbus->State = HAL_SMBUS_STATE_READY; + + /* Disable the Address Match interrupt */ + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_ADDR); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Enable the SMBUS alert mode with Interrupt. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUSx peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus) +{ + /* Enable SMBus alert */ + hsmbus->Instance->CR1 |= I2C_CR1_ALERTEN; + + /* Clear ALERT flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ALERT); + + /* Enable Alert Interrupt */ + SMBUS_Enable_IRQ(hsmbus, SMBUS_IT_ALERT); + + return HAL_OK; +} +/** + * @brief Disable the SMBUS alert mode with Interrupt. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUSx peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_DisableAlert_IT(SMBUS_HandleTypeDef *hsmbus) +{ + /* Enable SMBus alert */ + hsmbus->Instance->CR1 &= ~I2C_CR1_ALERTEN; + + /* Disable Alert Interrupt */ + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_ALERT); + + return HAL_OK; +} + +/** + * @brief Check if target device is ready for communication. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param DevAddress Target device address: The device 7 bits address value + * in datasheet must be shifted to the left before calling the interface + * @param Trials Number of trials + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SMBUS_IsDeviceReady(SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout) +{ + uint32_t tickstart; + + __IO uint32_t SMBUS_Trials = 0UL; + + FlagStatus tmp1; + FlagStatus tmp2; + + if (hsmbus->State == HAL_SMBUS_STATE_READY) + { + if (__HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_BUSY) != RESET) + { + return HAL_BUSY; + } + + /* Process Locked */ + __HAL_LOCK(hsmbus); + + hsmbus->State = HAL_SMBUS_STATE_BUSY; + hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE; + + do + { + /* Generate Start */ + hsmbus->Instance->CR2 = SMBUS_GENERATE_START(hsmbus->Init.AddressingMode, DevAddress); + + /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */ + /* Wait until STOPF flag is set or a NACK flag is set*/ + tickstart = HAL_GetTick(); + + tmp1 = __HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_STOPF); + tmp2 = __HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_AF); + + while ((tmp1 == RESET) && (tmp2 == RESET)) + { + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL)) + { + /* Device is ready */ + hsmbus->State = HAL_SMBUS_STATE_READY; + + /* Update SMBUS error code */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_HALTIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + return HAL_ERROR; + } + } + + tmp1 = __HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_STOPF); + tmp2 = __HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_AF); + } + + /* Check if the NACKF flag has not been set */ + if (__HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_AF) == RESET) + { + /* Wait until STOPF flag is reset */ + if (SMBUS_WaitOnFlagUntilTimeout(hsmbus, SMBUS_FLAG_STOPF, RESET, Timeout) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF); + + /* Device is ready */ + hsmbus->State = HAL_SMBUS_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + return HAL_OK; + } + else + { + /* Wait until STOPF flag is reset */ + if (SMBUS_WaitOnFlagUntilTimeout(hsmbus, SMBUS_FLAG_STOPF, RESET, Timeout) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear NACK Flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_AF); + + /* Clear STOP Flag, auto generated with autoend*/ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF); + } + + /* Check if the maximum allowed number of trials has been reached */ + if (SMBUS_Trials == Trials) + { + /* Generate Stop */ + hsmbus->Instance->CR2 |= I2C_CR2_STOP; + + /* Wait until STOPF flag is reset */ + if (SMBUS_WaitOnFlagUntilTimeout(hsmbus, SMBUS_FLAG_STOPF, RESET, Timeout) != HAL_OK) + { + return HAL_ERROR; + } + + /* Clear STOP Flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF); + } + + /* Increment Trials */ + SMBUS_Trials++; + } + while (SMBUS_Trials < Trials); + + hsmbus->State = HAL_SMBUS_STATE_READY; + + /* Update SMBUS error code */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_HALTIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + return HAL_ERROR; + } + else + { + return HAL_BUSY; + } +} +/** + * @} + */ + +/** @defgroup SMBUS_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks + * @{ + */ + +/** + * @brief Handle SMBUS event interrupt request. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval None + */ +void HAL_SMBUS_EV_IRQHandler(SMBUS_HandleTypeDef *hsmbus) +{ + /* Use a local variable to store the current ISR flags */ + /* This action will avoid a wrong treatment due to ISR flags change during interrupt handler */ + uint32_t tmpisrvalue = READ_REG(hsmbus->Instance->ISR); + uint32_t tmpcr1value = READ_REG(hsmbus->Instance->CR1); + + /* SMBUS in mode Transmitter ---------------------------------------------------*/ + if ((SMBUS_CHECK_IT_SOURCE(tmpcr1value, (SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_TXI)) != RESET) && ((SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TXIS) != RESET) || (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TCR) != RESET) || (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TC) != RESET) || (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_STOPF) != RESET) || (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_AF) != RESET))) + { + /* Slave mode selected */ + if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_TX) == HAL_SMBUS_STATE_SLAVE_BUSY_TX) + { + (void)SMBUS_Slave_ISR(hsmbus, tmpisrvalue); + } + /* Master mode selected */ + else if ((hsmbus->State & HAL_SMBUS_STATE_MASTER_BUSY_TX) == HAL_SMBUS_STATE_MASTER_BUSY_TX) + { + (void)SMBUS_Master_ISR(hsmbus, tmpisrvalue); + } + else + { + /* Nothing to do */ + } + } + + /* SMBUS in mode Receiver ----------------------------------------------------*/ + if ((SMBUS_CHECK_IT_SOURCE(tmpcr1value, (SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_RXI)) != RESET) && ((SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_RXNE) != RESET) || (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TCR) != RESET) || (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_TC) != RESET) || (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_STOPF) != RESET) || (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_AF) != RESET))) + { + /* Slave mode selected */ + if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX) + { + (void)SMBUS_Slave_ISR(hsmbus, tmpisrvalue); + } + /* Master mode selected */ + else if ((hsmbus->State & HAL_SMBUS_STATE_MASTER_BUSY_RX) == HAL_SMBUS_STATE_MASTER_BUSY_RX) + { + (void)SMBUS_Master_ISR(hsmbus, tmpisrvalue); + } + else + { + /* Nothing to do */ + } + } + + /* SMBUS in mode Listener Only --------------------------------------------------*/ + if (((SMBUS_CHECK_IT_SOURCE(tmpcr1value, SMBUS_IT_ADDRI) != RESET) || (SMBUS_CHECK_IT_SOURCE(tmpcr1value, SMBUS_IT_STOPI) != RESET) || (SMBUS_CHECK_IT_SOURCE(tmpcr1value, SMBUS_IT_NACKI) != RESET)) && ((SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_ADDR) != RESET) || (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_STOPF) != RESET) || (SMBUS_CHECK_FLAG(tmpisrvalue, SMBUS_FLAG_AF) != RESET))) + { + if ((hsmbus->State & HAL_SMBUS_STATE_LISTEN) == HAL_SMBUS_STATE_LISTEN) + { + (void)SMBUS_Slave_ISR(hsmbus, tmpisrvalue); + } + } +} + +/** + * @brief Handle SMBUS error interrupt request. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval None + */ +void HAL_SMBUS_ER_IRQHandler(SMBUS_HandleTypeDef *hsmbus) +{ + SMBUS_ITErrorHandler(hsmbus); +} + +/** + * @brief Master Tx Transfer completed callback. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval None + */ +__weak void HAL_SMBUS_MasterTxCpltCallback(SMBUS_HandleTypeDef *hsmbus) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmbus); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMBUS_MasterTxCpltCallback() could be implemented in the user file + */ +} + +/** + * @brief Master Rx Transfer completed callback. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval None + */ +__weak void HAL_SMBUS_MasterRxCpltCallback(SMBUS_HandleTypeDef *hsmbus) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmbus); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMBUS_MasterRxCpltCallback() could be implemented in the user file + */ +} + +/** @brief Slave Tx Transfer completed callback. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval None + */ +__weak void HAL_SMBUS_SlaveTxCpltCallback(SMBUS_HandleTypeDef *hsmbus) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmbus); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMBUS_SlaveTxCpltCallback() could be implemented in the user file + */ +} + +/** + * @brief Slave Rx Transfer completed callback. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval None + */ +__weak void HAL_SMBUS_SlaveRxCpltCallback(SMBUS_HandleTypeDef *hsmbus) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmbus); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMBUS_SlaveRxCpltCallback() could be implemented in the user file + */ +} + +/** + * @brief Slave Address Match callback. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param TransferDirection Master request Transfer Direction (Write/Read) + * @param AddrMatchCode Address Match Code + * @retval None + */ +__weak void HAL_SMBUS_AddrCallback(SMBUS_HandleTypeDef *hsmbus, uint8_t TransferDirection, uint16_t AddrMatchCode) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmbus); + UNUSED(TransferDirection); + UNUSED(AddrMatchCode); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMBUS_AddrCallback() could be implemented in the user file + */ +} + +/** + * @brief Listen Complete callback. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval None + */ +__weak void HAL_SMBUS_ListenCpltCallback(SMBUS_HandleTypeDef *hsmbus) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmbus); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMBUS_ListenCpltCallback() could be implemented in the user file + */ +} + +/** + * @brief SMBUS error callback. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval None + */ +__weak void HAL_SMBUS_ErrorCallback(SMBUS_HandleTypeDef *hsmbus) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hsmbus); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SMBUS_ErrorCallback() could be implemented in the user file + */ +} + +/** + * @} + */ + +/** @defgroup SMBUS_Exported_Functions_Group3 Peripheral State and Errors functions + * @brief Peripheral State and Errors functions + * +@verbatim + =============================================================================== + ##### Peripheral State and Errors functions ##### + =============================================================================== + [..] + This subsection permits to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Return the SMBUS handle state. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @retval HAL state + */ +uint32_t HAL_SMBUS_GetState(SMBUS_HandleTypeDef *hsmbus) +{ + /* Return SMBUS handle state */ + return hsmbus->State; +} + +/** +* @brief Return the SMBUS error code. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. +* @retval SMBUS Error Code +*/ +uint32_t HAL_SMBUS_GetError(SMBUS_HandleTypeDef *hsmbus) +{ + return hsmbus->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup SMBUS_Private_Functions SMBUS Private Functions + * @brief Data transfers Private functions + * @{ + */ + +/** + * @brief Interrupt Sub-Routine which handle the Interrupt Flags Master Mode. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param StatusFlags Value of Interrupt Flags. + * @retval HAL status + */ +static HAL_StatusTypeDef SMBUS_Master_ISR(struct __SMBUS_HandleTypeDef *hsmbus, uint32_t StatusFlags) +{ + uint16_t DevAddress; + + /* Process Locked */ + __HAL_LOCK(hsmbus); + + if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_AF) != RESET) + { + /* Clear NACK Flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_AF); + + /* Set corresponding Error Code */ + /* No need to generate STOP, it is automatically done */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_ACKF; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Call the Error callback to inform upper layer */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + hsmbus->ErrorCallback(hsmbus); +#else + HAL_SMBUS_ErrorCallback(hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + } + else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_STOPF) != RESET) + { + /* Check and treat errors if errors occurs during STOP process */ + SMBUS_ITErrorHandler(hsmbus); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ + if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_TX) + { + /* Disable Interrupt */ + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_TX); + + /* Clear STOP Flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + SMBUS_RESET_CR2(hsmbus); + + /* Flush remaining data in Fifo register in case of error occurs before TXEmpty */ + /* Disable the selected SMBUS peripheral */ + __HAL_SMBUS_DISABLE(hsmbus); + + hsmbus->PreviousState = HAL_SMBUS_STATE_READY; + hsmbus->State = HAL_SMBUS_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* REenable the selected SMBUS peripheral */ + __HAL_SMBUS_ENABLE(hsmbus); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + hsmbus->MasterTxCpltCallback(hsmbus); +#else + HAL_SMBUS_MasterTxCpltCallback(hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + } + else if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_RX) + { + /* Store Last receive data if any */ + if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_RXNE) != RESET) + { + /* Read data from RXDR */ + *hsmbus->pBuffPtr = (uint8_t)(hsmbus->Instance->RXDR); + + /* Increment Buffer pointer */ + hsmbus->pBuffPtr++; + + if ((hsmbus->XferSize > 0U)) + { + hsmbus->XferSize--; + hsmbus->XferCount--; + } + } + + /* Disable Interrupt */ + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX); + + /* Clear STOP Flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF); + + /* Clear Configuration Register 2 */ + SMBUS_RESET_CR2(hsmbus); + + hsmbus->PreviousState = HAL_SMBUS_STATE_READY; + hsmbus->State = HAL_SMBUS_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + hsmbus->MasterRxCpltCallback(hsmbus); +#else + HAL_SMBUS_MasterRxCpltCallback(hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + } + else + { + /* Nothing to do */ + } + } + else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_RXNE) != RESET) + { + /* Read data from RXDR */ + *hsmbus->pBuffPtr = (uint8_t)(hsmbus->Instance->RXDR); + + /* Increment Buffer pointer */ + hsmbus->pBuffPtr++; + + /* Increment Size counter */ + hsmbus->XferSize--; + hsmbus->XferCount--; + } + else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TXIS) != RESET) + { + /* Write data to TXDR */ + hsmbus->Instance->TXDR = *hsmbus->pBuffPtr; + + /* Increment Buffer pointer */ + hsmbus->pBuffPtr++; + + /* Increment Size counter */ + hsmbus->XferSize--; + hsmbus->XferCount--; + } + else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TCR) != RESET) + { + if ((hsmbus->XferCount != 0U) && (hsmbus->XferSize == 0U)) + { + DevAddress = (uint16_t)(hsmbus->Instance->CR2 & I2C_CR2_SADD); + + if (hsmbus->XferCount > MAX_NBYTE_SIZE) + { + SMBUS_TransferConfig(hsmbus, DevAddress, MAX_NBYTE_SIZE, (SMBUS_RELOAD_MODE | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE)), SMBUS_NO_STARTSTOP); + hsmbus->XferSize = MAX_NBYTE_SIZE; + } + else + { + hsmbus->XferSize = hsmbus->XferCount; + SMBUS_TransferConfig(hsmbus, DevAddress, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions, SMBUS_NO_STARTSTOP); + /* If PEC mode is enable, size to transmit should be Size-1 byte, corresponding to PEC byte */ + /* PEC byte is automatically sent by HW block, no need to manage it in Transmit process */ + if (SMBUS_GET_PEC_MODE(hsmbus) != 0UL) + { + hsmbus->XferSize--; + hsmbus->XferCount--; + } + } + } + else if ((hsmbus->XferCount == 0U) && (hsmbus->XferSize == 0U)) + { + /* Call TxCpltCallback() if no stop mode is set */ + if (SMBUS_GET_STOP_MODE(hsmbus) != SMBUS_AUTOEND_MODE) + { + /* Call the corresponding callback to inform upper layer of End of Transfer */ + if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_TX) + { + /* Disable Interrupt */ + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_TX); + hsmbus->PreviousState = hsmbus->State; + hsmbus->State = HAL_SMBUS_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + hsmbus->MasterTxCpltCallback(hsmbus); +#else + HAL_SMBUS_MasterTxCpltCallback(hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + } + else if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_RX) + { + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX); + hsmbus->PreviousState = hsmbus->State; + hsmbus->State = HAL_SMBUS_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + hsmbus->MasterRxCpltCallback(hsmbus); +#else + HAL_SMBUS_MasterRxCpltCallback(hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + } + else + { + /* Nothing to do */ + } + } + } + else + { + /* Nothing to do */ + } + } + else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TC) != RESET) + { + if (hsmbus->XferCount == 0U) + { + /* Specific use case for Quick command */ + if (hsmbus->pBuffPtr == NULL) + { + /* Generate a Stop command */ + hsmbus->Instance->CR2 |= I2C_CR2_STOP; + } + /* Call TxCpltCallback() if no stop mode is set */ + else if (SMBUS_GET_STOP_MODE(hsmbus) != SMBUS_AUTOEND_MODE) + { + /* No Generate Stop, to permit restart mode */ + /* The stop will be done at the end of transfer, when SMBUS_AUTOEND_MODE enable */ + + /* Call the corresponding callback to inform upper layer of End of Transfer */ + if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_TX) + { + /* Disable Interrupt */ + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_TX); + hsmbus->PreviousState = hsmbus->State; + hsmbus->State = HAL_SMBUS_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + hsmbus->MasterTxCpltCallback(hsmbus); +#else + HAL_SMBUS_MasterTxCpltCallback(hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + } + else if (hsmbus->State == HAL_SMBUS_STATE_MASTER_BUSY_RX) + { + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX); + hsmbus->PreviousState = hsmbus->State; + hsmbus->State = HAL_SMBUS_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + hsmbus->MasterRxCpltCallback(hsmbus); +#else + HAL_SMBUS_MasterRxCpltCallback(hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + } + else + { + /* Nothing to do */ + } + } + else + { + /* Nothing to do */ + } + } + } + else + { + /* Nothing to do */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + return HAL_OK; +} +/** + * @brief Interrupt Sub-Routine which handle the Interrupt Flags Slave Mode. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param StatusFlags Value of Interrupt Flags. + * @retval HAL status + */ +static HAL_StatusTypeDef SMBUS_Slave_ISR(struct __SMBUS_HandleTypeDef *hsmbus, uint32_t StatusFlags) +{ + uint8_t TransferDirection; + uint16_t SlaveAddrCode; + + /* Process Locked */ + __HAL_LOCK(hsmbus); + + if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_AF) != RESET) + { + /* Check that SMBUS transfer finished */ + /* if yes, normal usecase, a NACK is sent by the HOST when Transfer is finished */ + /* Mean XferCount == 0*/ + /* So clear Flag NACKF only */ + if (hsmbus->XferCount == 0U) + { + /* Clear NACK Flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_AF); + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + } + else + { + /* if no, error usecase, a Non-Acknowledge of last Data is generated by the HOST*/ + /* Clear NACK Flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_AF); + + /* Set HAL State to "Idle" State, mean to LISTEN state */ + /* So reset Slave Busy state */ + hsmbus->PreviousState = hsmbus->State; + hsmbus->State &= ~((uint32_t)HAL_SMBUS_STATE_SLAVE_BUSY_TX); + hsmbus->State &= ~((uint32_t)HAL_SMBUS_STATE_SLAVE_BUSY_RX); + + /* Disable RX/TX Interrupts, keep only ADDR Interrupt */ + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX | SMBUS_IT_TX); + + /* Set ErrorCode corresponding to a Non-Acknowledge */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_ACKF; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Call the Error callback to inform upper layer */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + hsmbus->ErrorCallback(hsmbus); +#else + HAL_SMBUS_ErrorCallback(hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + } + } + else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_ADDR) != RESET) + { + TransferDirection = (uint8_t)(SMBUS_GET_DIR(hsmbus)); + SlaveAddrCode = (uint16_t)(SMBUS_GET_ADDR_MATCH(hsmbus)); + + /* Disable ADDR interrupt to prevent multiple ADDRInterrupt*/ + /* Other ADDRInterrupt will be treat in next Listen usecase */ + __HAL_SMBUS_DISABLE_IT(hsmbus, SMBUS_IT_ADDRI); + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Call Slave Addr callback */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + hsmbus->AddrCallback(hsmbus, TransferDirection, SlaveAddrCode); +#else + HAL_SMBUS_AddrCallback(hsmbus, TransferDirection, SlaveAddrCode); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + } + else if ((SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_RXNE) != RESET) || (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TCR) != RESET)) + { + if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX) + { + /* Read data from RXDR */ + *hsmbus->pBuffPtr = (uint8_t)(hsmbus->Instance->RXDR); + + /* Increment Buffer pointer */ + hsmbus->pBuffPtr++; + + hsmbus->XferSize--; + hsmbus->XferCount--; + + if (hsmbus->XferCount == 1U) + { + /* Receive last Byte, can be PEC byte in case of PEC BYTE enabled */ + /* or only the last Byte of Transfer */ + /* So reset the RELOAD bit mode */ + hsmbus->XferOptions &= ~SMBUS_RELOAD_MODE; + SMBUS_TransferConfig(hsmbus, 0, 1, hsmbus->XferOptions, SMBUS_NO_STARTSTOP); + } + else if (hsmbus->XferCount == 0U) + { + /* Last Byte is received, disable Interrupt */ + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX); + + /* Remove HAL_SMBUS_STATE_SLAVE_BUSY_RX, keep only HAL_SMBUS_STATE_LISTEN */ + hsmbus->PreviousState = hsmbus->State; + hsmbus->State &= ~((uint32_t)HAL_SMBUS_STATE_SLAVE_BUSY_RX); + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + hsmbus->SlaveRxCpltCallback(hsmbus); +#else + HAL_SMBUS_SlaveRxCpltCallback(hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + } + else + { + /* Set Reload for next Bytes */ + SMBUS_TransferConfig(hsmbus, 0, 1, SMBUS_RELOAD_MODE | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE), SMBUS_NO_STARTSTOP); + + /* Ack last Byte Read */ + hsmbus->Instance->CR2 &= ~I2C_CR2_NACK; + } + } + else if ((hsmbus->State & HAL_SMBUS_STATE_SLAVE_BUSY_TX) == HAL_SMBUS_STATE_SLAVE_BUSY_TX) + { + if ((hsmbus->XferCount != 0U) && (hsmbus->XferSize == 0U)) + { + if (hsmbus->XferCount > MAX_NBYTE_SIZE) + { + SMBUS_TransferConfig(hsmbus, 0, MAX_NBYTE_SIZE, (SMBUS_RELOAD_MODE | (hsmbus->XferOptions & SMBUS_SENDPEC_MODE)), SMBUS_NO_STARTSTOP); + hsmbus->XferSize = MAX_NBYTE_SIZE; + } + else + { + hsmbus->XferSize = hsmbus->XferCount; + SMBUS_TransferConfig(hsmbus, 0, (uint8_t)hsmbus->XferSize, hsmbus->XferOptions, SMBUS_NO_STARTSTOP); + /* If PEC mode is enable, size to transmit should be Size-1 byte, corresponding to PEC byte */ + /* PEC byte is automatically sent by HW block, no need to manage it in Transmit process */ + if (SMBUS_GET_PEC_MODE(hsmbus) != 0UL) + { + hsmbus->XferSize--; + hsmbus->XferCount--; + } + } + } + } + else + { + /* Nothing to do */ + } + } + else if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_TXIS) != RESET) + { + /* Write data to TXDR only if XferCount not reach "0" */ + /* A TXIS flag can be set, during STOP treatment */ + /* Check if all Data have already been sent */ + /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */ + if (hsmbus->XferCount > 0U) + { + /* Write data to TXDR */ + hsmbus->Instance->TXDR = *hsmbus->pBuffPtr; + + /* Increment Buffer pointer */ + hsmbus->pBuffPtr++; + + hsmbus->XferCount--; + hsmbus->XferSize--; + } + + if (hsmbus->XferCount == 0U) + { + /* Last Byte is Transmitted */ + /* Remove HAL_SMBUS_STATE_SLAVE_BUSY_TX, keep only HAL_SMBUS_STATE_LISTEN */ + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_TX); + hsmbus->PreviousState = hsmbus->State; + hsmbus->State &= ~((uint32_t)HAL_SMBUS_STATE_SLAVE_BUSY_TX); + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Call the corresponding callback to inform upper layer of End of Transfer */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + hsmbus->SlaveTxCpltCallback(hsmbus); +#else + HAL_SMBUS_SlaveTxCpltCallback(hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + } + } + else + { + /* Nothing to do */ + } + + /* Check if STOPF is set */ + if (SMBUS_CHECK_FLAG(StatusFlags, SMBUS_FLAG_STOPF) != RESET) + { + if ((hsmbus->State & HAL_SMBUS_STATE_LISTEN) == HAL_SMBUS_STATE_LISTEN) + { + /* Store Last receive data if any */ + if (__HAL_SMBUS_GET_FLAG(hsmbus, SMBUS_FLAG_RXNE) != RESET) + { + /* Read data from RXDR */ + *hsmbus->pBuffPtr = (uint8_t)(hsmbus->Instance->RXDR); + + /* Increment Buffer pointer */ + hsmbus->pBuffPtr++; + + if ((hsmbus->XferSize > 0U)) + { + hsmbus->XferSize--; + hsmbus->XferCount--; + } + } + + /* Disable RX and TX Interrupts */ + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_RX | SMBUS_IT_TX); + + /* Disable ADDR Interrupt */ + SMBUS_Disable_IRQ(hsmbus, SMBUS_IT_ADDR); + + /* Disable Address Acknowledge */ + hsmbus->Instance->CR2 |= I2C_CR2_NACK; + + /* Clear Configuration Register 2 */ + SMBUS_RESET_CR2(hsmbus); + + /* Clear STOP Flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_STOPF); + + /* Clear ADDR flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ADDR); + + hsmbus->XferOptions = 0; + hsmbus->PreviousState = hsmbus->State; + hsmbus->State = HAL_SMBUS_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + hsmbus->ListenCpltCallback(hsmbus); +#else + HAL_SMBUS_ListenCpltCallback(hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + } + } + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + return HAL_OK; +} +/** + * @brief Manage the enabling of Interrupts. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param InterruptRequest Value of @ref SMBUS_Interrupt_configuration_definition. + * @retval HAL status + */ +static void SMBUS_Enable_IRQ(struct __SMBUS_HandleTypeDef *hsmbus, uint32_t InterruptRequest) +{ + uint32_t tmpisr = 0UL; + + if ((InterruptRequest & SMBUS_IT_ALERT) == SMBUS_IT_ALERT) + { + /* Enable ERR interrupt */ + tmpisr |= SMBUS_IT_ERRI; + } + + if ((InterruptRequest & SMBUS_IT_ADDR) == SMBUS_IT_ADDR) + { + /* Enable ADDR, STOP interrupt */ + tmpisr |= SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_ERRI; + } + + if ((InterruptRequest & SMBUS_IT_TX) == SMBUS_IT_TX) + { + /* Enable ERR, TC, STOP, NACK, RXI interrupt */ + tmpisr |= SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_TXI; + } + + if ((InterruptRequest & SMBUS_IT_RX) == SMBUS_IT_RX) + { + /* Enable ERR, TC, STOP, NACK, TXI interrupt */ + tmpisr |= SMBUS_IT_ERRI | SMBUS_IT_TCI | SMBUS_IT_STOPI | SMBUS_IT_NACKI | SMBUS_IT_RXI; + } + + /* Enable interrupts only at the end */ + /* to avoid the risk of SMBUS interrupt handle execution before */ + /* all interrupts requested done */ + __HAL_SMBUS_ENABLE_IT(hsmbus, tmpisr); +} +/** + * @brief Manage the disabling of Interrupts. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param InterruptRequest Value of @ref SMBUS_Interrupt_configuration_definition. + * @retval HAL status + */ +static void SMBUS_Disable_IRQ(struct __SMBUS_HandleTypeDef *hsmbus, uint32_t InterruptRequest) +{ + uint32_t tmpisr = 0UL; + uint32_t tmpstate = hsmbus->State; + + if ((tmpstate == HAL_SMBUS_STATE_READY) && ((InterruptRequest & SMBUS_IT_ALERT) == SMBUS_IT_ALERT)) + { + /* Disable ERR interrupt */ + tmpisr |= SMBUS_IT_ERRI; + } + + if ((InterruptRequest & SMBUS_IT_TX) == SMBUS_IT_TX) + { + /* Disable TC, STOP, NACK and TXI interrupt */ + tmpisr |= SMBUS_IT_TCI | SMBUS_IT_TXI; + + if ((SMBUS_GET_ALERT_ENABLED(hsmbus) == 0UL) + && ((tmpstate & HAL_SMBUS_STATE_LISTEN) != HAL_SMBUS_STATE_LISTEN)) + { + /* Disable ERR interrupt */ + tmpisr |= SMBUS_IT_ERRI; + } + + if ((tmpstate & HAL_SMBUS_STATE_LISTEN) != HAL_SMBUS_STATE_LISTEN) + { + /* Disable STOP and NACK interrupt */ + tmpisr |= SMBUS_IT_STOPI | SMBUS_IT_NACKI; + } + } + + if ((InterruptRequest & SMBUS_IT_RX) == SMBUS_IT_RX) + { + /* Disable TC, STOP, NACK and RXI interrupt */ + tmpisr |= SMBUS_IT_TCI | SMBUS_IT_RXI; + + if ((SMBUS_GET_ALERT_ENABLED(hsmbus) == 0UL) + && ((tmpstate & HAL_SMBUS_STATE_LISTEN) != HAL_SMBUS_STATE_LISTEN)) + { + /* Disable ERR interrupt */ + tmpisr |= SMBUS_IT_ERRI; + } + + if ((tmpstate & HAL_SMBUS_STATE_LISTEN) != HAL_SMBUS_STATE_LISTEN) + { + /* Disable STOP and NACK interrupt */ + tmpisr |= SMBUS_IT_STOPI | SMBUS_IT_NACKI; + } + } + + if ((InterruptRequest & SMBUS_IT_ADDR) == SMBUS_IT_ADDR) + { + /* Disable ADDR, STOP and NACK interrupt */ + tmpisr |= SMBUS_IT_ADDRI | SMBUS_IT_STOPI | SMBUS_IT_NACKI; + + if (SMBUS_GET_ALERT_ENABLED(hsmbus) == 0UL) + { + /* Disable ERR interrupt */ + tmpisr |= SMBUS_IT_ERRI; + } + } + + /* Disable interrupts only at the end */ + /* to avoid a breaking situation like at "t" time */ + /* all disable interrupts request are not done */ + __HAL_SMBUS_DISABLE_IT(hsmbus, tmpisr); +} + +/** + * @brief SMBUS interrupts error handler. + * @param hsmbus SMBUS handle. + * @retval None + */ +static void SMBUS_ITErrorHandler(struct __SMBUS_HandleTypeDef *hsmbus) +{ + uint32_t itflags = READ_REG(hsmbus->Instance->ISR); + uint32_t itsources = READ_REG(hsmbus->Instance->CR1); + uint32_t tmpstate; + uint32_t tmperror; + + /* SMBUS Bus error interrupt occurred ------------------------------------*/ + if (((itflags & SMBUS_FLAG_BERR) == SMBUS_FLAG_BERR) && ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI)) + { + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_BERR; + + /* Clear BERR flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_BERR); + } + + /* SMBUS Over-Run/Under-Run interrupt occurred ----------------------------------------*/ + if (((itflags & SMBUS_FLAG_OVR) == SMBUS_FLAG_OVR) && ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI)) + { + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_OVR; + + /* Clear OVR flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_OVR); + } + + /* SMBUS Arbitration Loss error interrupt occurred ------------------------------------*/ + if (((itflags & SMBUS_FLAG_ARLO) == SMBUS_FLAG_ARLO) && ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI)) + { + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_ARLO; + + /* Clear ARLO flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ARLO); + } + + /* SMBUS Timeout error interrupt occurred ---------------------------------------------*/ + if (((itflags & SMBUS_FLAG_TIMEOUT) == SMBUS_FLAG_TIMEOUT) && ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI)) + { + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_BUSTIMEOUT; + + /* Clear TIMEOUT flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_TIMEOUT); + } + + /* SMBUS Alert error interrupt occurred -----------------------------------------------*/ + if (((itflags & SMBUS_FLAG_ALERT) == SMBUS_FLAG_ALERT) && ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI)) + { + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_ALERT; + + /* Clear ALERT flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_ALERT); + } + + /* SMBUS Packet Error Check error interrupt occurred ----------------------------------*/ + if (((itflags & SMBUS_FLAG_PECERR) == SMBUS_FLAG_PECERR) && ((itsources & SMBUS_IT_ERRI) == SMBUS_IT_ERRI)) + { + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_PECERR; + + /* Clear PEC error flag */ + __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_PECERR); + } + + /* Store current volatile hsmbus->State, misra rule */ + tmperror = hsmbus->ErrorCode; + + /* Call the Error Callback in case of Error detected */ + if ((tmperror != HAL_SMBUS_ERROR_NONE) && (tmperror != HAL_SMBUS_ERROR_ACKF)) + { + /* Do not Reset the HAL state in case of ALERT error */ + if ((tmperror & HAL_SMBUS_ERROR_ALERT) != HAL_SMBUS_ERROR_ALERT) + { + /* Store current volatile hsmbus->State, misra rule */ + tmpstate = hsmbus->State; + + if (((tmpstate & HAL_SMBUS_STATE_SLAVE_BUSY_TX) == HAL_SMBUS_STATE_SLAVE_BUSY_TX) + || ((tmpstate & HAL_SMBUS_STATE_SLAVE_BUSY_RX) == HAL_SMBUS_STATE_SLAVE_BUSY_RX)) + { + /* Reset only HAL_SMBUS_STATE_SLAVE_BUSY_XX */ + /* keep HAL_SMBUS_STATE_LISTEN if set */ + hsmbus->PreviousState = HAL_SMBUS_STATE_READY; + hsmbus->State = HAL_SMBUS_STATE_LISTEN; + } + } + + /* Call the Error callback to inform upper layer */ +#if (USE_HAL_SMBUS_REGISTER_CALLBACKS == 1) + hsmbus->ErrorCallback(hsmbus); +#else + HAL_SMBUS_ErrorCallback(hsmbus); +#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */ + } +} + +/** + * @brief Handle SMBUS Communication Timeout. + * @param hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains + * the configuration information for the specified SMBUS. + * @param Flag Specifies the SMBUS flag to check. + * @param Status The new Flag status (SET or RESET). + * @param Timeout Timeout duration + * @retval HAL status + */ +static HAL_StatusTypeDef SMBUS_WaitOnFlagUntilTimeout(struct __SMBUS_HandleTypeDef *hsmbus, uint32_t Flag, FlagStatus Status, uint32_t Timeout) +{ + uint32_t tickstart = HAL_GetTick(); + + /* Wait until flag is set */ + while ((FlagStatus)(__HAL_SMBUS_GET_FLAG(hsmbus, Flag)) == Status) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL)) + { + hsmbus->PreviousState = hsmbus->State; + hsmbus->State = HAL_SMBUS_STATE_READY; + + /* Update SMBUS error code */ + hsmbus->ErrorCode |= HAL_SMBUS_ERROR_HALTIMEOUT; + + /* Process Unlocked */ + __HAL_UNLOCK(hsmbus); + + return HAL_ERROR; + } + } + } + + return HAL_OK; +} + +/** + * @brief Handle SMBUSx communication when starting transfer or during transfer (TC or TCR flag are set). + * @param hsmbus SMBUS handle. + * @param DevAddress specifies the slave address to be programmed. + * @param Size specifies the number of bytes to be programmed. + * This parameter must be a value between 0 and 255. + * @param Mode New state of the SMBUS START condition generation. + * This parameter can be one or a combination of the following values: + * @arg @ref SMBUS_RELOAD_MODE Enable Reload mode. + * @arg @ref SMBUS_AUTOEND_MODE Enable Automatic end mode. + * @arg @ref SMBUS_SOFTEND_MODE Enable Software end mode and Reload mode. + * @arg @ref SMBUS_SENDPEC_MODE Enable Packet Error Calculation mode. + * @param Request New state of the SMBUS START condition generation. + * This parameter can be one of the following values: + * @arg @ref SMBUS_NO_STARTSTOP Don't Generate stop and start condition. + * @arg @ref SMBUS_GENERATE_STOP Generate stop condition (Size should be set to 0). + * @arg @ref SMBUS_GENERATE_START_READ Generate Restart for read request. + * @arg @ref SMBUS_GENERATE_START_WRITE Generate Restart for write request. + * @retval None + */ +static void SMBUS_TransferConfig(struct __SMBUS_HandleTypeDef *hsmbus, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request) +{ + /* Check the parameters */ + assert_param(IS_SMBUS_ALL_INSTANCE(hsmbus->Instance)); + assert_param(IS_SMBUS_TRANSFER_MODE(Mode)); + assert_param(IS_SMBUS_TRANSFER_REQUEST(Request)); + + /* update CR2 register */ + MODIFY_REG(hsmbus->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31UL - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_PECBYTE)), \ + (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request)); +} + +/** + * @brief Convert SMBUSx OTHER_xxx XferOptions to functionnal XferOptions. + * @param hsmbus SMBUS handle. + * @retval None + */ +static void SMBUS_ConvertOtherXferOptions(struct __SMBUS_HandleTypeDef *hsmbus) +{ + /* if user set XferOptions to SMBUS_OTHER_FRAME_NO_PEC */ + /* it request implicitly to generate a restart condition */ + /* set XferOptions to SMBUS_FIRST_FRAME */ + if (hsmbus->XferOptions == SMBUS_OTHER_FRAME_NO_PEC) + { + hsmbus->XferOptions = SMBUS_FIRST_FRAME; + } + /* else if user set XferOptions to SMBUS_OTHER_FRAME_WITH_PEC */ + /* it request implicitly to generate a restart condition */ + /* set XferOptions to SMBUS_FIRST_FRAME | SMBUS_SENDPEC_MODE */ + else if (hsmbus->XferOptions == SMBUS_OTHER_FRAME_WITH_PEC) + { + hsmbus->XferOptions = SMBUS_FIRST_FRAME | SMBUS_SENDPEC_MODE; + } + /* else if user set XferOptions to SMBUS_OTHER_AND_LAST_FRAME_NO_PEC */ + /* it request implicitly to generate a restart condition */ + /* then generate a stop condition at the end of transfer */ + /* set XferOptions to SMBUS_FIRST_AND_LAST_FRAME_NO_PEC */ + else if (hsmbus->XferOptions == SMBUS_OTHER_AND_LAST_FRAME_NO_PEC) + { + hsmbus->XferOptions = SMBUS_FIRST_AND_LAST_FRAME_NO_PEC; + } + /* else if user set XferOptions to SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC */ + /* it request implicitly to generate a restart condition */ + /* then generate a stop condition at the end of transfer */ + /* set XferOptions to SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC */ + else if (hsmbus->XferOptions == SMBUS_OTHER_AND_LAST_FRAME_WITH_PEC) + { + hsmbus->XferOptions = SMBUS_FIRST_AND_LAST_FRAME_WITH_PEC; + } + else + { + /* Nothing to do */ + } +} +/** + * @} + */ + +#endif /* HAL_SMBUS_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c new file mode 100644 index 0000000..1011413 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c @@ -0,0 +1,4277 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_spi.c + * @author MCD Application Team + * @brief SPI HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Serial Peripheral Interface (SPI) peripheral: + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral Control functions + * + Peripheral State functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + The SPI HAL driver can be used as follows: + + (#) Declare a SPI_HandleTypeDef handle structure, for example: + SPI_HandleTypeDef hspi; + + (#)Initialize the SPI low level resources by implementing the HAL_SPI_MspInit() API: + (##) Enable the SPIx interface clock + (##) SPI pins configuration + (+++) Enable the clock for the SPI GPIOs + (+++) Configure these SPI pins as alternate function push-pull + (##) NVIC configuration if you need to use interrupt process + (+++) Configure the SPIx interrupt priority + (+++) Enable the NVIC SPI IRQ handle + (##) DMA Configuration if you need to use DMA process + (+++) Declare a DMA_HandleTypeDef handle structure for the transmit or receive Stream/Channel + (+++) Enable the DMAx clock + (+++) Configure the DMA handle parameters + (+++) Configure the DMA Tx or Rx Stream/Channel + (+++) Associate the initialized hdma_tx(or _rx) handle to the hspi DMA Tx or Rx handle + (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on the DMA Tx or Rx Stream/Channel + + (#) Program the Mode, BidirectionalMode , Data size, Baudrate Prescaler, NSS + management, Clock polarity and phase, FirstBit and CRC configuration in the hspi Init structure. + + (#) Initialize the SPI registers by calling the HAL_SPI_Init() API: + (++) This API configures also the low level Hardware GPIO, CLOCK, CORTEX...etc) + by calling the customized HAL_SPI_MspInit() API. + [..] + Circular mode restriction: + (#) The DMA circular mode cannot be used when the SPI is configured in these modes: + (##) Master 2Lines RxOnly + (##) Master 1Line Rx + (#) The CRC feature is not managed when the DMA circular mode is enabled + (#) When the SPI DMA Pause/Stop features are used, we must use the following APIs + the HAL_SPI_DMAPause()/ HAL_SPI_DMAStop() only under the SPI callbacks + [..] + Master Receive mode restriction: + (#) In Master unidirectional receive-only mode (MSTR =1, BIDIMODE=0, RXONLY=1) or + bidirectional receive mode (MSTR=1, BIDIMODE=1, BIDIOE=0), to ensure that the SPI + does not initiate a new transfer the following procedure has to be respected: + (##) HAL_SPI_DeInit() + (##) HAL_SPI_Init() + [..] + Callback registration: + + (#) The compilation flag USE_HAL_SPI_REGISTER_CALLBACKS when set to 1U + allows the user to configure dynamically the driver callbacks. + Use Functions HAL_SPI_RegisterCallback() to register an interrupt callback. + + Function HAL_SPI_RegisterCallback() allows to register following callbacks: + (++) TxCpltCallback : SPI Tx Completed callback + (++) RxCpltCallback : SPI Rx Completed callback + (++) TxRxCpltCallback : SPI TxRx Completed callback + (++) TxHalfCpltCallback : SPI Tx Half Completed callback + (++) RxHalfCpltCallback : SPI Rx Half Completed callback + (++) TxRxHalfCpltCallback : SPI TxRx Half Completed callback + (++) ErrorCallback : SPI Error callback + (++) AbortCpltCallback : SPI Abort callback + (++) MspInitCallback : SPI Msp Init callback + (++) MspDeInitCallback : SPI Msp DeInit callback + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + + (#) Use function HAL_SPI_UnRegisterCallback to reset a callback to the default + weak function. + HAL_SPI_UnRegisterCallback takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (++) TxCpltCallback : SPI Tx Completed callback + (++) RxCpltCallback : SPI Rx Completed callback + (++) TxRxCpltCallback : SPI TxRx Completed callback + (++) TxHalfCpltCallback : SPI Tx Half Completed callback + (++) RxHalfCpltCallback : SPI Rx Half Completed callback + (++) TxRxHalfCpltCallback : SPI TxRx Half Completed callback + (++) ErrorCallback : SPI Error callback + (++) AbortCpltCallback : SPI Abort callback + (++) MspInitCallback : SPI Msp Init callback + (++) MspDeInitCallback : SPI Msp DeInit callback + + [..] + By default, after the HAL_SPI_Init() and when the state is HAL_SPI_STATE_RESET + all callbacks are set to the corresponding weak functions: + examples HAL_SPI_MasterTxCpltCallback(), HAL_SPI_MasterRxCpltCallback(). + Exception done for MspInit and MspDeInit functions that are + reset to the legacy weak functions in the HAL_SPI_Init()/ HAL_SPI_DeInit() only when + these callbacks are null (not registered beforehand). + If MspInit or MspDeInit are not null, the HAL_SPI_Init()/ HAL_SPI_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state. + + [..] + Callbacks can be registered/unregistered in HAL_SPI_STATE_READY state only. + Exception done MspInit/MspDeInit functions that can be registered/unregistered + in HAL_SPI_STATE_READY or HAL_SPI_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + Then, the user first registers the MspInit/MspDeInit user callbacks + using HAL_SPI_RegisterCallback() before calling HAL_SPI_DeInit() + or HAL_SPI_Init() function. + + [..] + When the compilation define USE_HAL_PPP_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registering feature is not available + and weak (surcharged) callbacks are used. + + [..] + Using the HAL it is not possible to reach all supported SPI frequency with the different SPI Modes, + the following table resume the max SPI frequency reached with data size 8bits/16bits, + according to frequency of the APBx Peripheral Clock (fPCLK) used by the SPI instance. + + @endverbatim + + Additional table : + + DataSize = SPI_DATASIZE_8BIT: + +----------------------------------------------------------------------------------------------+ + | | | 2Lines Fullduplex | 2Lines RxOnly | 1Line | + | Process | Tranfert mode |---------------------|----------------------|----------------------| + | | | Master | Slave | Master | Slave | Master | Slave | + |==============================================================================================| + | T | Polling | Fpclk/4 | Fpclk/8 | NA | NA | NA | NA | + | X |----------------|----------|----------|-----------|----------|-----------|----------| + | / | Interrupt | Fpclk/4 | Fpclk/16 | NA | NA | NA | NA | + | R |----------------|----------|----------|-----------|----------|-----------|----------| + | X | DMA | Fpclk/2 | Fpclk/2 | NA | NA | NA | NA | + |=========|================|==========|==========|===========|==========|===========|==========| + | | Polling | Fpclk/4 | Fpclk/8 | Fpclk/16 | Fpclk/8 | Fpclk/8 | Fpclk/8 | + | |----------------|----------|----------|-----------|----------|-----------|----------| + | R | Interrupt | Fpclk/8 | Fpclk/16 | Fpclk/8 | Fpclk/8 | Fpclk/8 | Fpclk/4 | + | X |----------------|----------|----------|-----------|----------|-----------|----------| + | | DMA | Fpclk/4 | Fpclk/2 | Fpclk/2 | Fpclk/16 | Fpclk/2 | Fpclk/16 | + |=========|================|==========|==========|===========|==========|===========|==========| + | | Polling | Fpclk/8 | Fpclk/2 | NA | NA | Fpclk/8 | Fpclk/8 | + | |----------------|----------|----------|-----------|----------|-----------|----------| + | T | Interrupt | Fpclk/2 | Fpclk/4 | NA | NA | Fpclk/16 | Fpclk/8 | + | X |----------------|----------|----------|-----------|----------|-----------|----------| + | | DMA | Fpclk/2 | Fpclk/2 | NA | NA | Fpclk/8 | Fpclk/16 | + +----------------------------------------------------------------------------------------------+ + + DataSize = SPI_DATASIZE_16BIT: + +----------------------------------------------------------------------------------------------+ + | | | 2Lines Fullduplex | 2Lines RxOnly | 1Line | + | Process | Tranfert mode |---------------------|----------------------|----------------------| + | | | Master | Slave | Master | Slave | Master | Slave | + |==============================================================================================| + | T | Polling | Fpclk/4 | Fpclk/8 | NA | NA | NA | NA | + | X |----------------|----------|----------|-----------|----------|-----------|----------| + | / | Interrupt | Fpclk/4 | Fpclk/16 | NA | NA | NA | NA | + | R |----------------|----------|----------|-----------|----------|-----------|----------| + | X | DMA | Fpclk/2 | Fpclk/2 | NA | NA | NA | NA | + |=========|================|==========|==========|===========|==========|===========|==========| + | | Polling | Fpclk/4 | Fpclk/8 | Fpclk/16 | Fpclk/8 | Fpclk/8 | Fpclk/8 | + | |----------------|----------|----------|-----------|----------|-----------|----------| + | R | Interrupt | Fpclk/8 | Fpclk/16 | Fpclk/8 | Fpclk/8 | Fpclk/8 | Fpclk/4 | + | X |----------------|----------|----------|-----------|----------|-----------|----------| + | | DMA | Fpclk/4 | Fpclk/2 | Fpclk/2 | Fpclk/16 | Fpclk/2 | Fpclk/16 | + |=========|================|==========|==========|===========|==========|===========|==========| + | | Polling | Fpclk/8 | Fpclk/2 | NA | NA | Fpclk/8 | Fpclk/8 | + | |----------------|----------|----------|-----------|----------|-----------|----------| + | T | Interrupt | Fpclk/2 | Fpclk/4 | NA | NA | Fpclk/16 | Fpclk/8 | + | X |----------------|----------|----------|-----------|----------|-----------|----------| + | | DMA | Fpclk/2 | Fpclk/2 | NA | NA | Fpclk/8 | Fpclk/16 | + +----------------------------------------------------------------------------------------------+ + @note The max SPI frequency depend on SPI data size (4bits, 5bits,..., 8bits,...15bits, 16bits), + SPI mode(2 Lines fullduplex, 2 lines RxOnly, 1 line TX/RX) and Process mode (Polling, IT, DMA). + @note + (#) TX/RX processes are HAL_SPI_TransmitReceive(), HAL_SPI_TransmitReceive_IT() and HAL_SPI_TransmitReceive_DMA() + (#) RX processes are HAL_SPI_Receive(), HAL_SPI_Receive_IT() and HAL_SPI_Receive_DMA() + (#) TX processes are HAL_SPI_Transmit(), HAL_SPI_Transmit_IT() and HAL_SPI_Transmit_DMA() + + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup SPI SPI + * @brief SPI HAL module driver + * @{ + */ +#ifdef HAL_SPI_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +/** @defgroup SPI_Private_Constants SPI Private Constants + * @{ + */ +#define SPI_DEFAULT_TIMEOUT 100U +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup SPI_Private_Functions SPI Private Functions + * @{ + */ +static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma); +static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma); +static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma); +static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma); +static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma); +static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma); +static void SPI_DMAError(DMA_HandleTypeDef *hdma); +static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma); +static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma); +static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma); +static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State, + uint32_t Timeout, uint32_t Tickstart); +static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State, + uint32_t Timeout, uint32_t Tickstart); +static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi); +static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi); +static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi); +static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi); +static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi); +static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi); +static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi); +static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi); +#if (USE_SPI_CRC != 0U) +static void SPI_RxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi); +static void SPI_RxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi); +static void SPI_2linesRxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi); +static void SPI_2linesRxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi); +#endif /* USE_SPI_CRC */ +static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi); +static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi); +static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi); +static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi); +static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi); +static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart); +static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup SPI_Exported_Functions SPI Exported Functions + * @{ + */ + +/** @defgroup SPI_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to initialize and + de-initialize the SPIx peripheral: + + (+) User must implement HAL_SPI_MspInit() function in which he configures + all related peripherals resources (CLOCK, GPIO, DMA, IT and NVIC ). + + (+) Call the function HAL_SPI_Init() to configure the selected device with + the selected configuration: + (++) Mode + (++) Direction + (++) Data Size + (++) Clock Polarity and Phase + (++) NSS Management + (++) BaudRate Prescaler + (++) FirstBit + (++) TIMode + (++) CRC Calculation + (++) CRC Polynomial if CRC enabled + (++) CRC Length, used only with Data8 and Data16 + (++) FIFO reception threshold + + (+) Call the function HAL_SPI_DeInit() to restore the default configuration + of the selected SPIx peripheral. + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the SPI according to the specified parameters + * in the SPI_InitTypeDef and initialize the associated handle. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi) +{ + uint32_t frxth; + + /* Check the SPI handle allocation */ + if (hspi == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance)); + assert_param(IS_SPI_MODE(hspi->Init.Mode)); + assert_param(IS_SPI_DIRECTION(hspi->Init.Direction)); + assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize)); + assert_param(IS_SPI_NSS(hspi->Init.NSS)); + assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode)); + assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler)); + assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit)); + assert_param(IS_SPI_TIMODE(hspi->Init.TIMode)); + if (hspi->Init.TIMode == SPI_TIMODE_DISABLE) + { + assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity)); + assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase)); + } +#if (USE_SPI_CRC != 0U) + assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation)); + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial)); + assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength)); + } +#else + hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE; +#endif /* USE_SPI_CRC */ + + if (hspi->State == HAL_SPI_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + hspi->Lock = HAL_UNLOCKED; + +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + /* Init the SPI Callback settings */ + hspi->TxCpltCallback = HAL_SPI_TxCpltCallback; /* Legacy weak TxCpltCallback */ + hspi->RxCpltCallback = HAL_SPI_RxCpltCallback; /* Legacy weak RxCpltCallback */ + hspi->TxRxCpltCallback = HAL_SPI_TxRxCpltCallback; /* Legacy weak TxRxCpltCallback */ + hspi->TxHalfCpltCallback = HAL_SPI_TxHalfCpltCallback; /* Legacy weak TxHalfCpltCallback */ + hspi->RxHalfCpltCallback = HAL_SPI_RxHalfCpltCallback; /* Legacy weak RxHalfCpltCallback */ + hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */ + hspi->ErrorCallback = HAL_SPI_ErrorCallback; /* Legacy weak ErrorCallback */ + hspi->AbortCpltCallback = HAL_SPI_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + + if (hspi->MspInitCallback == NULL) + { + hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit */ + } + + /* Init the low level hardware : GPIO, CLOCK, NVIC... */ + hspi->MspInitCallback(hspi); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC... */ + HAL_SPI_MspInit(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + } + + hspi->State = HAL_SPI_STATE_BUSY; + + /* Disable the selected SPI peripheral */ + __HAL_SPI_DISABLE(hspi); + + /* Align by default the rs fifo threshold on the data size */ + if (hspi->Init.DataSize > SPI_DATASIZE_8BIT) + { + frxth = SPI_RXFIFO_THRESHOLD_HF; + } + else + { + frxth = SPI_RXFIFO_THRESHOLD_QF; + } + + /* CRC calculation is valid only for 16Bit and 8 Bit */ + if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT)) + { + /* CRC must be disabled */ + hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE; + } + + /* Align the CRC Length on the data size */ + if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE) + { + /* CRC Length aligned on the data size : value set by default */ + if (hspi->Init.DataSize > SPI_DATASIZE_8BIT) + { + hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT; + } + else + { + hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT; + } + } + + /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/ + /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management, + Communication speed, First bit and CRC calculation state */ + WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | + hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) | + hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit | hspi->Init.CRCCalculation)); +#if (USE_SPI_CRC != 0U) + /* Configure : CRC Length */ + if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT) + { + hspi->Instance->CR1 |= SPI_CR1_CRCL; + } +#endif /* USE_SPI_CRC */ + + /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */ + WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode | + hspi->Init.NSSPMode | hspi->Init.DataSize) | frxth); + +#if (USE_SPI_CRC != 0U) + /*---------------------------- SPIx CRCPOLY Configuration ------------------*/ + /* Configure : CRC Polynomial */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial); + } +#endif /* USE_SPI_CRC */ + +#if defined(SPI_I2SCFGR_I2SMOD) + /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */ + CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD); +#endif /* SPI_I2SCFGR_I2SMOD */ + + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + hspi->State = HAL_SPI_STATE_READY; + + return HAL_OK; +} + +/** + * @brief De-Initialize the SPI peripheral. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi) +{ + /* Check the SPI handle allocation */ + if (hspi == NULL) + { + return HAL_ERROR; + } + + /* Check SPI Instance parameter */ + assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance)); + + hspi->State = HAL_SPI_STATE_BUSY; + + /* Disable the SPI Peripheral Clock */ + __HAL_SPI_DISABLE(hspi); + +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + if (hspi->MspDeInitCallback == NULL) + { + hspi->MspDeInitCallback = HAL_SPI_MspDeInit; /* Legacy weak MspDeInit */ + } + + /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */ + hspi->MspDeInitCallback(hspi); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */ + HAL_SPI_MspDeInit(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + hspi->State = HAL_SPI_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(hspi); + + return HAL_OK; +} + +/** + * @brief Initialize the SPI MSP. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SPI_MspInit should be implemented in the user file + */ +} + +/** + * @brief De-Initialize the SPI MSP. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SPI_MspDeInit should be implemented in the user file + */ +} + +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) +/** + * @brief Register a User SPI Callback + * To be used instead of the weak predefined callback + * @param hspi Pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for the specified SPI. + * @param CallbackID ID of the callback to be registered + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_RegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID, + pSPI_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + hspi->ErrorCode |= HAL_SPI_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(hspi); + + if (HAL_SPI_STATE_READY == hspi->State) + { + switch (CallbackID) + { + case HAL_SPI_TX_COMPLETE_CB_ID : + hspi->TxCpltCallback = pCallback; + break; + + case HAL_SPI_RX_COMPLETE_CB_ID : + hspi->RxCpltCallback = pCallback; + break; + + case HAL_SPI_TX_RX_COMPLETE_CB_ID : + hspi->TxRxCpltCallback = pCallback; + break; + + case HAL_SPI_TX_HALF_COMPLETE_CB_ID : + hspi->TxHalfCpltCallback = pCallback; + break; + + case HAL_SPI_RX_HALF_COMPLETE_CB_ID : + hspi->RxHalfCpltCallback = pCallback; + break; + + case HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID : + hspi->TxRxHalfCpltCallback = pCallback; + break; + + case HAL_SPI_ERROR_CB_ID : + hspi->ErrorCallback = pCallback; + break; + + case HAL_SPI_ABORT_CB_ID : + hspi->AbortCpltCallback = pCallback; + break; + + case HAL_SPI_MSPINIT_CB_ID : + hspi->MspInitCallback = pCallback; + break; + + case HAL_SPI_MSPDEINIT_CB_ID : + hspi->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK); + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_SPI_STATE_RESET == hspi->State) + { + switch (CallbackID) + { + case HAL_SPI_MSPINIT_CB_ID : + hspi->MspInitCallback = pCallback; + break; + + case HAL_SPI_MSPDEINIT_CB_ID : + hspi->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK); + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK); + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hspi); + return status; +} + +/** + * @brief Unregister an SPI Callback + * SPI callback is redirected to the weak predefined callback + * @param hspi Pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for the specified SPI. + * @param CallbackID ID of the callback to be unregistered + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_UnRegisterCallback(SPI_HandleTypeDef *hspi, HAL_SPI_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(hspi); + + if (HAL_SPI_STATE_READY == hspi->State) + { + switch (CallbackID) + { + case HAL_SPI_TX_COMPLETE_CB_ID : + hspi->TxCpltCallback = HAL_SPI_TxCpltCallback; /* Legacy weak TxCpltCallback */ + break; + + case HAL_SPI_RX_COMPLETE_CB_ID : + hspi->RxCpltCallback = HAL_SPI_RxCpltCallback; /* Legacy weak RxCpltCallback */ + break; + + case HAL_SPI_TX_RX_COMPLETE_CB_ID : + hspi->TxRxCpltCallback = HAL_SPI_TxRxCpltCallback; /* Legacy weak TxRxCpltCallback */ + break; + + case HAL_SPI_TX_HALF_COMPLETE_CB_ID : + hspi->TxHalfCpltCallback = HAL_SPI_TxHalfCpltCallback; /* Legacy weak TxHalfCpltCallback */ + break; + + case HAL_SPI_RX_HALF_COMPLETE_CB_ID : + hspi->RxHalfCpltCallback = HAL_SPI_RxHalfCpltCallback; /* Legacy weak RxHalfCpltCallback */ + break; + + case HAL_SPI_TX_RX_HALF_COMPLETE_CB_ID : + hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */ + break; + + case HAL_SPI_ERROR_CB_ID : + hspi->ErrorCallback = HAL_SPI_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_SPI_ABORT_CB_ID : + hspi->AbortCpltCallback = HAL_SPI_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + break; + + case HAL_SPI_MSPINIT_CB_ID : + hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_SPI_MSPDEINIT_CB_ID : + hspi->MspDeInitCallback = HAL_SPI_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK); + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_SPI_STATE_RESET == hspi->State) + { + switch (CallbackID) + { + case HAL_SPI_MSPINIT_CB_ID : + hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_SPI_MSPDEINIT_CB_ID : + hspi->MspDeInitCallback = HAL_SPI_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK); + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_INVALID_CALLBACK); + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(hspi); + return status; +} +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +/** + * @} + */ + +/** @defgroup SPI_Exported_Functions_Group2 IO operation functions + * @brief Data transfers functions + * +@verbatim + ============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to manage the SPI + data transfers. + + [..] The SPI supports master and slave mode : + + (#) There are two modes of transfer: + (++) Blocking mode: The communication is performed in polling mode. + The HAL status of all data processing is returned by the same function + after finishing transfer. + (++) No-Blocking mode: The communication is performed using Interrupts + or DMA, These APIs return the HAL status. + The end of the data processing will be indicated through the + dedicated SPI IRQ when using Interrupt mode or the DMA IRQ when + using DMA mode. + The HAL_SPI_TxCpltCallback(), HAL_SPI_RxCpltCallback() and HAL_SPI_TxRxCpltCallback() user callbacks + will be executed respectively at the end of the transmit or Receive process + The HAL_SPI_ErrorCallback()user callback will be executed when a communication error is detected + + (#) APIs provided for these 2 transfer modes (Blocking mode or Non blocking mode using either Interrupt or DMA) + exist for 1Line (simplex) and 2Lines (full duplex) modes. + +@endverbatim + * @{ + */ + +/** + * @brief Transmit an amount of data in blocking mode. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @param pData pointer to data buffer + * @param Size amount of data to be sent + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + HAL_StatusTypeDef errorcode = HAL_OK; + uint16_t initial_TxXferCount; + + /* Check Direction parameter */ + assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction)); + + /* Process Locked */ + __HAL_LOCK(hspi); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + initial_TxXferCount = Size; + + if (hspi->State != HAL_SPI_STATE_READY) + { + errorcode = HAL_BUSY; + goto error; + } + + if ((pData == NULL) || (Size == 0U)) + { + errorcode = HAL_ERROR; + goto error; + } + + /* Set the transaction information */ + hspi->State = HAL_SPI_STATE_BUSY_TX; + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + hspi->pTxBuffPtr = (uint8_t *)pData; + hspi->TxXferSize = Size; + hspi->TxXferCount = Size; + + /*Init field not used in handle to zero */ + hspi->pRxBuffPtr = (uint8_t *)NULL; + hspi->RxXferSize = 0U; + hspi->RxXferCount = 0U; + hspi->TxISR = NULL; + hspi->RxISR = NULL; + + /* Configure communication direction : 1Line */ + if (hspi->Init.Direction == SPI_DIRECTION_1LINE) + { + SPI_1LINE_TX(hspi); + } + +#if (USE_SPI_CRC != 0U) + /* Reset CRC Calculation */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + SPI_RESET_CRC(hspi); + } +#endif /* USE_SPI_CRC */ + + /* Check if the SPI is already enabled */ + if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) + { + /* Enable SPI peripheral */ + __HAL_SPI_ENABLE(hspi); + } + + /* Transmit data in 16 Bit mode */ + if (hspi->Init.DataSize > SPI_DATASIZE_8BIT) + { + if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U)) + { + hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr); + hspi->pTxBuffPtr += sizeof(uint16_t); + hspi->TxXferCount--; + } + /* Transmit data in 16 Bit mode */ + while (hspi->TxXferCount > 0U) + { + /* Wait until TXE flag is set to send data */ + if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) + { + hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr); + hspi->pTxBuffPtr += sizeof(uint16_t); + hspi->TxXferCount--; + } + else + { + /* Timeout management */ + if ((((HAL_GetTick() - tickstart) >= Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U)) + { + errorcode = HAL_TIMEOUT; + goto error; + } + } + } + } + /* Transmit data in 8 Bit mode */ + else + { + if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U)) + { + if (hspi->TxXferCount > 1U) + { + /* write on the data register in packing mode */ + hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr); + hspi->pTxBuffPtr += sizeof(uint16_t); + hspi->TxXferCount -= 2U; + } + else + { + *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr); + hspi->pTxBuffPtr ++; + hspi->TxXferCount--; + } + } + while (hspi->TxXferCount > 0U) + { + /* Wait until TXE flag is set to send data */ + if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) + { + if (hspi->TxXferCount > 1U) + { + /* write on the data register in packing mode */ + hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr); + hspi->pTxBuffPtr += sizeof(uint16_t); + hspi->TxXferCount -= 2U; + } + else + { + *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr); + hspi->pTxBuffPtr++; + hspi->TxXferCount--; + } + } + else + { + /* Timeout management */ + if ((((HAL_GetTick() - tickstart) >= Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U)) + { + errorcode = HAL_TIMEOUT; + goto error; + } + } + } + } +#if (USE_SPI_CRC != 0U) + /* Enable CRC Transmission */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT); + } +#endif /* USE_SPI_CRC */ + + /* Check the end of the transaction */ + if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_FLAG; + } + + /* Clear overrun flag in 2 Lines communication mode because received is not read */ + if (hspi->Init.Direction == SPI_DIRECTION_2LINES) + { + __HAL_SPI_CLEAR_OVRFLAG(hspi); + } + + if (hspi->ErrorCode != HAL_SPI_ERROR_NONE) + { + errorcode = HAL_ERROR; + } + +error: + hspi->State = HAL_SPI_STATE_READY; + /* Process Unlocked */ + __HAL_UNLOCK(hspi); + return errorcode; +} + +/** + * @brief Receive an amount of data in blocking mode. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @param pData pointer to data buffer + * @param Size amount of data to be received + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint32_t tickstart; + HAL_StatusTypeDef errorcode = HAL_OK; + + if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES)) + { + hspi->State = HAL_SPI_STATE_BUSY_RX; + /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */ + return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout); + } + + /* Process Locked */ + __HAL_LOCK(hspi); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + if (hspi->State != HAL_SPI_STATE_READY) + { + errorcode = HAL_BUSY; + goto error; + } + + if ((pData == NULL) || (Size == 0U)) + { + errorcode = HAL_ERROR; + goto error; + } + + /* Set the transaction information */ + hspi->State = HAL_SPI_STATE_BUSY_RX; + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + hspi->pRxBuffPtr = (uint8_t *)pData; + hspi->RxXferSize = Size; + hspi->RxXferCount = Size; + + /*Init field not used in handle to zero */ + hspi->pTxBuffPtr = (uint8_t *)NULL; + hspi->TxXferSize = 0U; + hspi->TxXferCount = 0U; + hspi->RxISR = NULL; + hspi->TxISR = NULL; + +#if (USE_SPI_CRC != 0U) + /* Reset CRC Calculation */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + SPI_RESET_CRC(hspi); + /* this is done to handle the CRCNEXT before the latest data */ + hspi->RxXferCount--; + } +#endif /* USE_SPI_CRC */ + + /* Set the Rx Fifo threshold */ + if (hspi->Init.DataSize > SPI_DATASIZE_8BIT) + { + /* Set RX Fifo threshold according the reception data length: 16bit */ + CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + } + else + { + /* Set RX Fifo threshold according the reception data length: 8bit */ + SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + } + + /* Configure communication direction: 1Line */ + if (hspi->Init.Direction == SPI_DIRECTION_1LINE) + { + SPI_1LINE_RX(hspi); + } + + /* Check if the SPI is already enabled */ + if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) + { + /* Enable SPI peripheral */ + __HAL_SPI_ENABLE(hspi); + } + + /* Receive data in 8 Bit mode */ + if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT) + { + /* Transfer loop */ + while (hspi->RxXferCount > 0U) + { + /* Check the RXNE flag */ + if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) + { + /* read the received data */ + (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR; + hspi->pRxBuffPtr += sizeof(uint8_t); + hspi->RxXferCount--; + } + else + { + /* Timeout management */ + if ((((HAL_GetTick() - tickstart) >= Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U)) + { + errorcode = HAL_TIMEOUT; + goto error; + } + } + } + } + else + { + /* Transfer loop */ + while (hspi->RxXferCount > 0U) + { + /* Check the RXNE flag */ + if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) + { + *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR; + hspi->pRxBuffPtr += sizeof(uint16_t); + hspi->RxXferCount--; + } + else + { + /* Timeout management */ + if ((((HAL_GetTick() - tickstart) >= Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U)) + { + errorcode = HAL_TIMEOUT; + goto error; + } + } + } + } + +#if (USE_SPI_CRC != 0U) + /* Handle the CRC Transmission */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + /* freeze the CRC before the latest data */ + SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT); + + /* Read the latest data */ + if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK) + { + /* the latest data has not been received */ + errorcode = HAL_TIMEOUT; + goto error; + } + + /* Receive last data in 16 Bit mode */ + if (hspi->Init.DataSize > SPI_DATASIZE_8BIT) + { + *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR; + } + /* Receive last data in 8 Bit mode */ + else + { + (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR; + } + + /* Wait the CRC data */ + if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC); + errorcode = HAL_TIMEOUT; + goto error; + } + + /* Read CRC to Flush DR and RXNE flag */ + if (hspi->Init.DataSize == SPI_DATASIZE_16BIT) + { + /* Read 16bit CRC */ + READ_REG(hspi->Instance->DR); + } + else + { + /* Read 8bit CRC */ + READ_REG(*(__IO uint8_t *)&hspi->Instance->DR); + + if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)) + { + if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK) + { + /* Error on the CRC reception */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC); + errorcode = HAL_TIMEOUT; + goto error; + } + /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */ + READ_REG(*(__IO uint8_t *)&hspi->Instance->DR); + } + } + } +#endif /* USE_SPI_CRC */ + + /* Check the end of the transaction */ + if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_FLAG; + } + +#if (USE_SPI_CRC != 0U) + /* Check if CRC error occurred */ + if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR)) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC); + __HAL_SPI_CLEAR_CRCERRFLAG(hspi); + } +#endif /* USE_SPI_CRC */ + + if (hspi->ErrorCode != HAL_SPI_ERROR_NONE) + { + errorcode = HAL_ERROR; + } + +error : + hspi->State = HAL_SPI_STATE_READY; + __HAL_UNLOCK(hspi); + return errorcode; +} + +/** + * @brief Transmit and Receive an amount of data in blocking mode. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @param pTxData pointer to transmission data buffer + * @param pRxData pointer to reception data buffer + * @param Size amount of data to be sent and received + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, + uint32_t Timeout) +{ + uint16_t initial_TxXferCount; + uint16_t initial_RxXferCount; + uint32_t tmp_mode; + HAL_SPI_StateTypeDef tmp_state; + uint32_t tickstart; +#if (USE_SPI_CRC != 0U) + uint32_t spi_cr1; + uint32_t spi_cr2; +#endif /* USE_SPI_CRC */ + + /* Variable used to alternate Rx and Tx during transfer */ + uint32_t txallowed = 1U; + HAL_StatusTypeDef errorcode = HAL_OK; + + /* Check Direction parameter */ + assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction)); + + /* Process Locked */ + __HAL_LOCK(hspi); + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + /* Init temporary variables */ + tmp_state = hspi->State; + tmp_mode = hspi->Init.Mode; + initial_TxXferCount = Size; + initial_RxXferCount = Size; +#if (USE_SPI_CRC != 0U) + spi_cr1 = READ_REG(hspi->Instance->CR1); + spi_cr2 = READ_REG(hspi->Instance->CR2); +#endif /* USE_SPI_CRC */ + + if (!((tmp_state == HAL_SPI_STATE_READY) || \ + ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX)))) + { + errorcode = HAL_BUSY; + goto error; + } + + if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U)) + { + errorcode = HAL_ERROR; + goto error; + } + + /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */ + if (hspi->State != HAL_SPI_STATE_BUSY_RX) + { + hspi->State = HAL_SPI_STATE_BUSY_TX_RX; + } + + /* Set the transaction information */ + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + hspi->pRxBuffPtr = (uint8_t *)pRxData; + hspi->RxXferCount = Size; + hspi->RxXferSize = Size; + hspi->pTxBuffPtr = (uint8_t *)pTxData; + hspi->TxXferCount = Size; + hspi->TxXferSize = Size; + + /*Init field not used in handle to zero */ + hspi->RxISR = NULL; + hspi->TxISR = NULL; + +#if (USE_SPI_CRC != 0U) + /* Reset CRC Calculation */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + SPI_RESET_CRC(hspi); + } +#endif /* USE_SPI_CRC */ + + /* Set the Rx Fifo threshold */ + if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U)) + { + /* Set fiforxthreshold according the reception data length: 16bit */ + CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + } + else + { + /* Set fiforxthreshold according the reception data length: 8bit */ + SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + } + + /* Check if the SPI is already enabled */ + if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) + { + /* Enable SPI peripheral */ + __HAL_SPI_ENABLE(hspi); + } + + /* Transmit and Receive data in 16 Bit mode */ + if (hspi->Init.DataSize > SPI_DATASIZE_8BIT) + { + if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U)) + { + hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr); + hspi->pTxBuffPtr += sizeof(uint16_t); + hspi->TxXferCount--; + } + while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U)) + { + /* Check TXE flag */ + if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U)) + { + hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr); + hspi->pTxBuffPtr += sizeof(uint16_t); + hspi->TxXferCount--; + /* Next Data is a reception (Rx). Tx not allowed */ + txallowed = 0U; + +#if (USE_SPI_CRC != 0U) + /* Enable CRC Transmission */ + if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)) + { + /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */ + if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP)) + { + SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM); + } + SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT); + } +#endif /* USE_SPI_CRC */ + } + + /* Check RXNE flag */ + if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U)) + { + *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR; + hspi->pRxBuffPtr += sizeof(uint16_t); + hspi->RxXferCount--; + /* Next Data is a Transmission (Tx). Tx is allowed */ + txallowed = 1U; + } + if (((HAL_GetTick() - tickstart) >= Timeout) && (Timeout != HAL_MAX_DELAY)) + { + errorcode = HAL_TIMEOUT; + goto error; + } + } + } + /* Transmit and Receive data in 8 Bit mode */ + else + { + if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U)) + { + if (hspi->TxXferCount > 1U) + { + hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr); + hspi->pTxBuffPtr += sizeof(uint16_t); + hspi->TxXferCount -= 2U; + } + else + { + *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr); + hspi->pTxBuffPtr++; + hspi->TxXferCount--; + } + } + while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U)) + { + /* Check TXE flag */ + if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U)) + { + if (hspi->TxXferCount > 1U) + { + hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr); + hspi->pTxBuffPtr += sizeof(uint16_t); + hspi->TxXferCount -= 2U; + } + else + { + *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr); + hspi->pTxBuffPtr++; + hspi->TxXferCount--; + } + /* Next Data is a reception (Rx). Tx not allowed */ + txallowed = 0U; + +#if (USE_SPI_CRC != 0U) + /* Enable CRC Transmission */ + if ((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)) + { + /* Set NSS Soft to received correctly the CRC on slave mode with NSS pulse activated */ + if ((READ_BIT(spi_cr1, SPI_CR1_MSTR) == 0U) && (READ_BIT(spi_cr2, SPI_CR2_NSSP) == SPI_CR2_NSSP)) + { + SET_BIT(hspi->Instance->CR1, SPI_CR1_SSM); + } + SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT); + } +#endif /* USE_SPI_CRC */ + } + + /* Wait until RXNE flag is reset */ + if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U)) + { + if (hspi->RxXferCount > 1U) + { + *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR; + hspi->pRxBuffPtr += sizeof(uint16_t); + hspi->RxXferCount -= 2U; + if (hspi->RxXferCount <= 1U) + { + /* Set RX Fifo threshold before to switch on 8 bit data size */ + SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + } + } + else + { + (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR; + hspi->pRxBuffPtr++; + hspi->RxXferCount--; + } + /* Next Data is a Transmission (Tx). Tx is allowed */ + txallowed = 1U; + } + if ((((HAL_GetTick() - tickstart) >= Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U)) + { + errorcode = HAL_TIMEOUT; + goto error; + } + } + } + +#if (USE_SPI_CRC != 0U) + /* Read CRC from DR to close CRC calculation process */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + /* Wait until TXE flag */ + if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK) + { + /* Error on the CRC reception */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC); + errorcode = HAL_TIMEOUT; + goto error; + } + /* Read CRC */ + if (hspi->Init.DataSize == SPI_DATASIZE_16BIT) + { + /* Read 16bit CRC */ + READ_REG(hspi->Instance->DR); + } + else + { + /* Read 8bit CRC */ + READ_REG(*(__IO uint8_t *)&hspi->Instance->DR); + + if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT) + { + if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK) + { + /* Error on the CRC reception */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC); + errorcode = HAL_TIMEOUT; + goto error; + } + /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */ + READ_REG(*(__IO uint8_t *)&hspi->Instance->DR); + } + } + } + + /* Check if CRC error occurred */ + if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR)) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC); + /* Clear CRC Flag */ + __HAL_SPI_CLEAR_CRCERRFLAG(hspi); + + errorcode = HAL_ERROR; + } +#endif /* USE_SPI_CRC */ + + /* Check the end of the transaction */ + if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK) + { + errorcode = HAL_ERROR; + hspi->ErrorCode = HAL_SPI_ERROR_FLAG; + } + +error : + hspi->State = HAL_SPI_STATE_READY; + __HAL_UNLOCK(hspi); + return errorcode; +} + +/** + * @brief Transmit an amount of data in non-blocking mode with Interrupt. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @param pData pointer to data buffer + * @param Size amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size) +{ + HAL_StatusTypeDef errorcode = HAL_OK; + + /* Check Direction parameter */ + assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction)); + + /* Process Locked */ + __HAL_LOCK(hspi); + + if ((pData == NULL) || (Size == 0U)) + { + errorcode = HAL_ERROR; + goto error; + } + + if (hspi->State != HAL_SPI_STATE_READY) + { + errorcode = HAL_BUSY; + goto error; + } + + /* Set the transaction information */ + hspi->State = HAL_SPI_STATE_BUSY_TX; + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + hspi->pTxBuffPtr = (uint8_t *)pData; + hspi->TxXferSize = Size; + hspi->TxXferCount = Size; + + /* Init field not used in handle to zero */ + hspi->pRxBuffPtr = (uint8_t *)NULL; + hspi->RxXferSize = 0U; + hspi->RxXferCount = 0U; + hspi->RxISR = NULL; + + /* Set the function for IT treatment */ + if (hspi->Init.DataSize > SPI_DATASIZE_8BIT) + { + hspi->TxISR = SPI_TxISR_16BIT; + } + else + { + hspi->TxISR = SPI_TxISR_8BIT; + } + + /* Configure communication direction : 1Line */ + if (hspi->Init.Direction == SPI_DIRECTION_1LINE) + { + SPI_1LINE_TX(hspi); + } + +#if (USE_SPI_CRC != 0U) + /* Reset CRC Calculation */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + SPI_RESET_CRC(hspi); + } +#endif /* USE_SPI_CRC */ + + /* Enable TXE and ERR interrupt */ + __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR)); + + + /* Check if the SPI is already enabled */ + if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) + { + /* Enable SPI peripheral */ + __HAL_SPI_ENABLE(hspi); + } + +error : + __HAL_UNLOCK(hspi); + return errorcode; +} + +/** + * @brief Receive an amount of data in non-blocking mode with Interrupt. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @param pData pointer to data buffer + * @param Size amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size) +{ + HAL_StatusTypeDef errorcode = HAL_OK; + + if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER)) + { + hspi->State = HAL_SPI_STATE_BUSY_RX; + /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */ + return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size); + } + + /* Process Locked */ + __HAL_LOCK(hspi); + + if (hspi->State != HAL_SPI_STATE_READY) + { + errorcode = HAL_BUSY; + goto error; + } + + if ((pData == NULL) || (Size == 0U)) + { + errorcode = HAL_ERROR; + goto error; + } + + /* Set the transaction information */ + hspi->State = HAL_SPI_STATE_BUSY_RX; + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + hspi->pRxBuffPtr = (uint8_t *)pData; + hspi->RxXferSize = Size; + hspi->RxXferCount = Size; + + /* Init field not used in handle to zero */ + hspi->pTxBuffPtr = (uint8_t *)NULL; + hspi->TxXferSize = 0U; + hspi->TxXferCount = 0U; + hspi->TxISR = NULL; + + /* Check the data size to adapt Rx threshold and the set the function for IT treatment */ + if (hspi->Init.DataSize > SPI_DATASIZE_8BIT) + { + /* Set RX Fifo threshold according the reception data length: 16 bit */ + CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + hspi->RxISR = SPI_RxISR_16BIT; + } + else + { + /* Set RX Fifo threshold according the reception data length: 8 bit */ + SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + hspi->RxISR = SPI_RxISR_8BIT; + } + + /* Configure communication direction : 1Line */ + if (hspi->Init.Direction == SPI_DIRECTION_1LINE) + { + SPI_1LINE_RX(hspi); + } + +#if (USE_SPI_CRC != 0U) + /* Reset CRC Calculation */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + hspi->CRCSize = 1U; + if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)) + { + hspi->CRCSize = 2U; + } + SPI_RESET_CRC(hspi); + } + else + { + hspi->CRCSize = 0U; + } +#endif /* USE_SPI_CRC */ + + /* Enable TXE and ERR interrupt */ + __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR)); + + /* Note : The SPI must be enabled after unlocking current process + to avoid the risk of SPI interrupt handle execution before current + process unlock */ + + /* Check if the SPI is already enabled */ + if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) + { + /* Enable SPI peripheral */ + __HAL_SPI_ENABLE(hspi); + } + +error : + /* Process Unlocked */ + __HAL_UNLOCK(hspi); + return errorcode; +} + +/** + * @brief Transmit and Receive an amount of data in non-blocking mode with Interrupt. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @param pTxData pointer to transmission data buffer + * @param pRxData pointer to reception data buffer + * @param Size amount of data to be sent and received + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size) +{ + uint32_t tmp_mode; + HAL_SPI_StateTypeDef tmp_state; + HAL_StatusTypeDef errorcode = HAL_OK; + + /* Check Direction parameter */ + assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction)); + + /* Process locked */ + __HAL_LOCK(hspi); + + /* Init temporary variables */ + tmp_state = hspi->State; + tmp_mode = hspi->Init.Mode; + + if (!((tmp_state == HAL_SPI_STATE_READY) || \ + ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX)))) + { + errorcode = HAL_BUSY; + goto error; + } + + if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U)) + { + errorcode = HAL_ERROR; + goto error; + } + + /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */ + if (hspi->State != HAL_SPI_STATE_BUSY_RX) + { + hspi->State = HAL_SPI_STATE_BUSY_TX_RX; + } + + /* Set the transaction information */ + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + hspi->pTxBuffPtr = (uint8_t *)pTxData; + hspi->TxXferSize = Size; + hspi->TxXferCount = Size; + hspi->pRxBuffPtr = (uint8_t *)pRxData; + hspi->RxXferSize = Size; + hspi->RxXferCount = Size; + + /* Set the function for IT treatment */ + if (hspi->Init.DataSize > SPI_DATASIZE_8BIT) + { + hspi->RxISR = SPI_2linesRxISR_16BIT; + hspi->TxISR = SPI_2linesTxISR_16BIT; + } + else + { + hspi->RxISR = SPI_2linesRxISR_8BIT; + hspi->TxISR = SPI_2linesTxISR_8BIT; + } + +#if (USE_SPI_CRC != 0U) + /* Reset CRC Calculation */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + hspi->CRCSize = 1U; + if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)) + { + hspi->CRCSize = 2U; + } + SPI_RESET_CRC(hspi); + } + else + { + hspi->CRCSize = 0U; + } +#endif /* USE_SPI_CRC */ + + /* Check if packing mode is enabled and if there is more than 2 data to receive */ + if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (Size >= 2U)) + { + /* Set RX Fifo threshold according the reception data length: 16 bit */ + CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + } + else + { + /* Set RX Fifo threshold according the reception data length: 8 bit */ + SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + } + + /* Enable TXE, RXNE and ERR interrupt */ + __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR)); + + /* Check if the SPI is already enabled */ + if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) + { + /* Enable SPI peripheral */ + __HAL_SPI_ENABLE(hspi); + } + +error : + /* Process Unlocked */ + __HAL_UNLOCK(hspi); + return errorcode; +} + +/** + * @brief Transmit an amount of data in non-blocking mode with DMA. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @param pData pointer to data buffer + * @param Size amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size) +{ + HAL_StatusTypeDef errorcode = HAL_OK; + + /* Check tx dma handle */ + assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx)); + + /* Check Direction parameter */ + assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction)); + + /* Process Locked */ + __HAL_LOCK(hspi); + + if (hspi->State != HAL_SPI_STATE_READY) + { + errorcode = HAL_BUSY; + goto error; + } + + if ((pData == NULL) || (Size == 0U)) + { + errorcode = HAL_ERROR; + goto error; + } + + /* Set the transaction information */ + hspi->State = HAL_SPI_STATE_BUSY_TX; + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + hspi->pTxBuffPtr = (uint8_t *)pData; + hspi->TxXferSize = Size; + hspi->TxXferCount = Size; + + /* Init field not used in handle to zero */ + hspi->pRxBuffPtr = (uint8_t *)NULL; + hspi->TxISR = NULL; + hspi->RxISR = NULL; + hspi->RxXferSize = 0U; + hspi->RxXferCount = 0U; + + /* Configure communication direction : 1Line */ + if (hspi->Init.Direction == SPI_DIRECTION_1LINE) + { + SPI_1LINE_TX(hspi); + } + +#if (USE_SPI_CRC != 0U) + /* Reset CRC Calculation */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + SPI_RESET_CRC(hspi); + } +#endif /* USE_SPI_CRC */ + + /* Set the SPI TxDMA Half transfer complete callback */ + hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt; + + /* Set the SPI TxDMA transfer complete callback */ + hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt; + + /* Set the DMA error callback */ + hspi->hdmatx->XferErrorCallback = SPI_DMAError; + + /* Set the DMA AbortCpltCallback */ + hspi->hdmatx->XferAbortCallback = NULL; + + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX); + /* Packing mode is enabled only if the DMA setting is HALWORD */ + if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)) + { + /* Check the even/odd of the data size + crc if enabled */ + if ((hspi->TxXferCount & 0x1U) == 0U) + { + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX); + hspi->TxXferCount = (hspi->TxXferCount >> 1U); + } + else + { + SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX); + hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U; + } + } + + /* Enable the Tx DMA Stream/Channel */ + if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, + hspi->TxXferCount)) + { + /* Update SPI error code */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA); + errorcode = HAL_ERROR; + + hspi->State = HAL_SPI_STATE_READY; + goto error; + } + + /* Check if the SPI is already enabled */ + if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) + { + /* Enable SPI peripheral */ + __HAL_SPI_ENABLE(hspi); + } + + /* Enable the SPI Error Interrupt Bit */ + __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR)); + + /* Enable Tx DMA Request */ + SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN); + +error : + /* Process Unlocked */ + __HAL_UNLOCK(hspi); + return errorcode; +} + +/** + * @brief Receive an amount of data in non-blocking mode with DMA. + * @note In case of MASTER mode and SPI_DIRECTION_2LINES direction, hdmatx shall be defined. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @param pData pointer to data buffer + * @note When the CRC feature is enabled the pData Length must be Size + 1. + * @param Size amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size) +{ + HAL_StatusTypeDef errorcode = HAL_OK; + + /* Check rx dma handle */ + assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx)); + + if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER)) + { + hspi->State = HAL_SPI_STATE_BUSY_RX; + + /* Check tx dma handle */ + assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx)); + + /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */ + return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size); + } + + /* Process Locked */ + __HAL_LOCK(hspi); + + if (hspi->State != HAL_SPI_STATE_READY) + { + errorcode = HAL_BUSY; + goto error; + } + + if ((pData == NULL) || (Size == 0U)) + { + errorcode = HAL_ERROR; + goto error; + } + + /* Set the transaction information */ + hspi->State = HAL_SPI_STATE_BUSY_RX; + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + hspi->pRxBuffPtr = (uint8_t *)pData; + hspi->RxXferSize = Size; + hspi->RxXferCount = Size; + + /*Init field not used in handle to zero */ + hspi->RxISR = NULL; + hspi->TxISR = NULL; + hspi->TxXferSize = 0U; + hspi->TxXferCount = 0U; + + /* Configure communication direction : 1Line */ + if (hspi->Init.Direction == SPI_DIRECTION_1LINE) + { + SPI_1LINE_RX(hspi); + } + +#if (USE_SPI_CRC != 0U) + /* Reset CRC Calculation */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + SPI_RESET_CRC(hspi); + } +#endif /* USE_SPI_CRC */ + + + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX); + if (hspi->Init.DataSize > SPI_DATASIZE_8BIT) + { + /* Set RX Fifo threshold according the reception data length: 16bit */ + CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + } + else + { + /* Set RX Fifo threshold according the reception data length: 8bit */ + SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + + if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD) + { + /* Set RX Fifo threshold according the reception data length: 16bit */ + CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + + if ((hspi->RxXferCount & 0x1U) == 0x0U) + { + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX); + hspi->RxXferCount = hspi->RxXferCount >> 1U; + } + else + { + SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX); + hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U; + } + } + } + + /* Set the SPI RxDMA Half transfer complete callback */ + hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt; + + /* Set the SPI Rx DMA transfer complete callback */ + hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt; + + /* Set the DMA error callback */ + hspi->hdmarx->XferErrorCallback = SPI_DMAError; + + /* Set the DMA AbortCpltCallback */ + hspi->hdmarx->XferAbortCallback = NULL; + + /* Enable the Rx DMA Stream/Channel */ + if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, + hspi->RxXferCount)) + { + /* Update SPI error code */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA); + errorcode = HAL_ERROR; + + hspi->State = HAL_SPI_STATE_READY; + goto error; + } + + /* Check if the SPI is already enabled */ + if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) + { + /* Enable SPI peripheral */ + __HAL_SPI_ENABLE(hspi); + } + + /* Enable the SPI Error Interrupt Bit */ + __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR)); + + /* Enable Rx DMA Request */ + SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN); + +error: + /* Process Unlocked */ + __HAL_UNLOCK(hspi); + return errorcode; +} + +/** + * @brief Transmit and Receive an amount of data in non-blocking mode with DMA. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @param pTxData pointer to transmission data buffer + * @param pRxData pointer to reception data buffer + * @note When the CRC feature is enabled the pRxData Length must be Size + 1 + * @param Size amount of data to be sent + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, + uint16_t Size) +{ + uint32_t tmp_mode; + HAL_SPI_StateTypeDef tmp_state; + HAL_StatusTypeDef errorcode = HAL_OK; + + /* Check rx & tx dma handles */ + assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx)); + assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx)); + + /* Check Direction parameter */ + assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction)); + + /* Process locked */ + __HAL_LOCK(hspi); + + /* Init temporary variables */ + tmp_state = hspi->State; + tmp_mode = hspi->Init.Mode; + + if (!((tmp_state == HAL_SPI_STATE_READY) || + ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX)))) + { + errorcode = HAL_BUSY; + goto error; + } + + if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U)) + { + errorcode = HAL_ERROR; + goto error; + } + + /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */ + if (hspi->State != HAL_SPI_STATE_BUSY_RX) + { + hspi->State = HAL_SPI_STATE_BUSY_TX_RX; + } + + /* Set the transaction information */ + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + hspi->pTxBuffPtr = (uint8_t *)pTxData; + hspi->TxXferSize = Size; + hspi->TxXferCount = Size; + hspi->pRxBuffPtr = (uint8_t *)pRxData; + hspi->RxXferSize = Size; + hspi->RxXferCount = Size; + + /* Init field not used in handle to zero */ + hspi->RxISR = NULL; + hspi->TxISR = NULL; + +#if (USE_SPI_CRC != 0U) + /* Reset CRC Calculation */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + SPI_RESET_CRC(hspi); + } +#endif /* USE_SPI_CRC */ + + /* Reset the threshold bit */ + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX); + + /* The packing mode management is enabled by the DMA settings according the spi data size */ + if (hspi->Init.DataSize > SPI_DATASIZE_8BIT) + { + /* Set fiforxthreshold according the reception data length: 16bit */ + CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + } + else + { + /* Set RX Fifo threshold according the reception data length: 8bit */ + SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + + if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD) + { + if ((hspi->TxXferSize & 0x1U) == 0x0U) + { + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX); + hspi->TxXferCount = hspi->TxXferCount >> 1U; + } + else + { + SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX); + hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U; + } + } + + if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD) + { + /* Set RX Fifo threshold according the reception data length: 16bit */ + CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + + if ((hspi->RxXferCount & 0x1U) == 0x0U) + { + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX); + hspi->RxXferCount = hspi->RxXferCount >> 1U; + } + else + { + SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX); + hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U; + } + } + } + + /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */ + if (hspi->State == HAL_SPI_STATE_BUSY_RX) + { + /* Set the SPI Rx DMA Half transfer complete callback */ + hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt; + hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt; + } + else + { + /* Set the SPI Tx/Rx DMA Half transfer complete callback */ + hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt; + hspi->hdmarx->XferCpltCallback = SPI_DMATransmitReceiveCplt; + } + + /* Set the DMA error callback */ + hspi->hdmarx->XferErrorCallback = SPI_DMAError; + + /* Set the DMA AbortCpltCallback */ + hspi->hdmarx->XferAbortCallback = NULL; + + /* Enable the Rx DMA Stream/Channel */ + if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, + hspi->RxXferCount)) + { + /* Update SPI error code */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA); + errorcode = HAL_ERROR; + + hspi->State = HAL_SPI_STATE_READY; + goto error; + } + + /* Enable Rx DMA Request */ + SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN); + + /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing + is performed in DMA reception complete callback */ + hspi->hdmatx->XferHalfCpltCallback = NULL; + hspi->hdmatx->XferCpltCallback = NULL; + hspi->hdmatx->XferErrorCallback = NULL; + hspi->hdmatx->XferAbortCallback = NULL; + + /* Enable the Tx DMA Stream/Channel */ + if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, + hspi->TxXferCount)) + { + /* Update SPI error code */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA); + errorcode = HAL_ERROR; + + hspi->State = HAL_SPI_STATE_READY; + goto error; + } + + /* Check if the SPI is already enabled */ + if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) + { + /* Enable SPI peripheral */ + __HAL_SPI_ENABLE(hspi); + } + /* Enable the SPI Error Interrupt Bit */ + __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR)); + + /* Enable Tx DMA Request */ + SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN); + +error : + /* Process Unlocked */ + __HAL_UNLOCK(hspi); + return errorcode; +} + +/** + * @brief Abort ongoing transfer (blocking mode). + * @param hspi SPI handle. + * @note This procedure could be used for aborting any ongoing transfer (Tx and Rx), + * started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable SPI Interrupts (depending of transfer direction) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode) + * - Set handle State to READY + * @note This procedure is executed in blocking mode : when exiting function, Abort is considered as completed. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi) +{ + HAL_StatusTypeDef errorcode; + __IO uint32_t count; + __IO uint32_t resetcount; + + /* Initialized local variable */ + errorcode = HAL_OK; + resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U); + count = resetcount; + + /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */ + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE); + + /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */ + if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE)) + { + hspi->TxISR = SPI_AbortTx_ISR; + /* Wait HAL_SPI_STATE_ABORT state */ + do + { + if (count == 0U) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT); + break; + } + count--; + } while (hspi->State != HAL_SPI_STATE_ABORT); + /* Reset Timeout Counter */ + count = resetcount; + } + + if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE)) + { + hspi->RxISR = SPI_AbortRx_ISR; + /* Wait HAL_SPI_STATE_ABORT state */ + do + { + if (count == 0U) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT); + break; + } + count--; + } while (hspi->State != HAL_SPI_STATE_ABORT); + /* Reset Timeout Counter */ + count = resetcount; + } + + /* Disable the SPI DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN)) + { + /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */ + if (hspi->hdmatx != NULL) + { + /* Set the SPI DMA Abort callback : + will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */ + hspi->hdmatx->XferAbortCallback = NULL; + + /* Abort DMA Tx Handle linked to SPI Peripheral */ + if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + + /* Disable Tx DMA Request */ + CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN)); + + if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + + /* Disable SPI Peripheral */ + __HAL_SPI_DISABLE(hspi); + + /* Empty the FRLVL fifo */ + if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + } + } + + /* Disable the SPI DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN)) + { + /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */ + if (hspi->hdmarx != NULL) + { + /* Set the SPI DMA Abort callback : + will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */ + hspi->hdmarx->XferAbortCallback = NULL; + + /* Abort DMA Rx Handle linked to SPI Peripheral */ + if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + + /* Disable peripheral */ + __HAL_SPI_DISABLE(hspi); + + /* Control the BSY flag */ + if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + + /* Empty the FRLVL fifo */ + if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + + /* Disable Rx DMA Request */ + CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN)); + } + } + /* Reset Tx and Rx transfer counters */ + hspi->RxXferCount = 0U; + hspi->TxXferCount = 0U; + + /* Check error during Abort procedure */ + if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT) + { + /* return HAL_Error in case of error during Abort procedure */ + errorcode = HAL_ERROR; + } + else + { + /* Reset errorCode */ + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + } + + /* Clear the Error flags in the SR register */ + __HAL_SPI_CLEAR_OVRFLAG(hspi); + __HAL_SPI_CLEAR_FREFLAG(hspi); + + /* Restore hspi->state to ready */ + hspi->State = HAL_SPI_STATE_READY; + + return errorcode; +} + +/** + * @brief Abort ongoing transfer (Interrupt mode). + * @param hspi SPI handle. + * @note This procedure could be used for aborting any ongoing transfer (Tx and Rx), + * started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable SPI Interrupts (depending of transfer direction) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode) + * - Set handle State to READY + * - At abort completion, call user abort complete callback + * @note This procedure is executed in Interrupt mode, meaning that abort procedure could be + * considered as completed only when user abort complete callback is executed (not when exiting function). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_Abort_IT(SPI_HandleTypeDef *hspi) +{ + HAL_StatusTypeDef errorcode; + uint32_t abortcplt ; + __IO uint32_t count; + __IO uint32_t resetcount; + + /* Initialized local variable */ + errorcode = HAL_OK; + abortcplt = 1U; + resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U); + count = resetcount; + + /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */ + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE); + + /* Change Rx and Tx Irq Handler to Disable TXEIE, RXNEIE and ERRIE interrupts */ + if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE)) + { + hspi->TxISR = SPI_AbortTx_ISR; + /* Wait HAL_SPI_STATE_ABORT state */ + do + { + if (count == 0U) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT); + break; + } + count--; + } while (hspi->State != HAL_SPI_STATE_ABORT); + /* Reset Timeout Counter */ + count = resetcount; + } + + if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE)) + { + hspi->RxISR = SPI_AbortRx_ISR; + /* Wait HAL_SPI_STATE_ABORT state */ + do + { + if (count == 0U) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT); + break; + } + count--; + } while (hspi->State != HAL_SPI_STATE_ABORT); + /* Reset Timeout Counter */ + count = resetcount; + } + + /* If DMA Tx and/or DMA Rx Handles are associated to SPI Handle, DMA Abort complete callbacks should be initialised + before any call to DMA Abort functions */ + /* DMA Tx Handle is valid */ + if (hspi->hdmatx != NULL) + { + /* Set DMA Abort Complete callback if UART DMA Tx request if enabled. + Otherwise, set it to NULL */ + if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN)) + { + hspi->hdmatx->XferAbortCallback = SPI_DMATxAbortCallback; + } + else + { + hspi->hdmatx->XferAbortCallback = NULL; + } + } + /* DMA Rx Handle is valid */ + if (hspi->hdmarx != NULL) + { + /* Set DMA Abort Complete callback if UART DMA Rx request if enabled. + Otherwise, set it to NULL */ + if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN)) + { + hspi->hdmarx->XferAbortCallback = SPI_DMARxAbortCallback; + } + else + { + hspi->hdmarx->XferAbortCallback = NULL; + } + } + + /* Disable the SPI DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN)) + { + /* Abort the SPI DMA Tx Stream/Channel */ + if (hspi->hdmatx != NULL) + { + /* Abort DMA Tx Handle linked to SPI Peripheral */ + if (HAL_DMA_Abort_IT(hspi->hdmatx) != HAL_OK) + { + hspi->hdmatx->XferAbortCallback = NULL; + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + else + { + abortcplt = 0U; + } + } + } + /* Disable the SPI DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN)) + { + /* Abort the SPI DMA Rx Stream/Channel */ + if (hspi->hdmarx != NULL) + { + /* Abort DMA Rx Handle linked to SPI Peripheral */ + if (HAL_DMA_Abort_IT(hspi->hdmarx) != HAL_OK) + { + hspi->hdmarx->XferAbortCallback = NULL; + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + else + { + abortcplt = 0U; + } + } + } + + if (abortcplt == 1U) + { + /* Reset Tx and Rx transfer counters */ + hspi->RxXferCount = 0U; + hspi->TxXferCount = 0U; + + /* Check error during Abort procedure */ + if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT) + { + /* return HAL_Error in case of error during Abort procedure */ + errorcode = HAL_ERROR; + } + else + { + /* Reset errorCode */ + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + } + + /* Clear the Error flags in the SR register */ + __HAL_SPI_CLEAR_OVRFLAG(hspi); + __HAL_SPI_CLEAR_FREFLAG(hspi); + + /* Restore hspi->State to Ready */ + hspi->State = HAL_SPI_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->AbortCpltCallback(hspi); +#else + HAL_SPI_AbortCpltCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + } + + return errorcode; +} + +/** + * @brief Pause the DMA Transfer. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for the specified SPI module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_DMAPause(SPI_HandleTypeDef *hspi) +{ + /* Process Locked */ + __HAL_LOCK(hspi); + + /* Disable the SPI DMA Tx & Rx requests */ + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN); + + /* Process Unlocked */ + __HAL_UNLOCK(hspi); + + return HAL_OK; +} + +/** + * @brief Resume the DMA Transfer. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for the specified SPI module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_DMAResume(SPI_HandleTypeDef *hspi) +{ + /* Process Locked */ + __HAL_LOCK(hspi); + + /* Enable the SPI DMA Tx & Rx requests */ + SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN); + + /* Process Unlocked */ + __HAL_UNLOCK(hspi); + + return HAL_OK; +} + +/** + * @brief Stop the DMA Transfer. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for the specified SPI module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPI_DMAStop(SPI_HandleTypeDef *hspi) +{ + HAL_StatusTypeDef errorcode = HAL_OK; + /* The Lock is not implemented on this API to allow the user application + to call the HAL SPI API under callbacks HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback(): + when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated + and the correspond call back is executed HAL_SPI_TxCpltCallback() or HAL_SPI_RxCpltCallback() or HAL_SPI_TxRxCpltCallback() + */ + + /* Abort the SPI DMA tx Stream/Channel */ + if (hspi->hdmatx != NULL) + { + if (HAL_OK != HAL_DMA_Abort(hspi->hdmatx)) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA); + errorcode = HAL_ERROR; + } + } + /* Abort the SPI DMA rx Stream/Channel */ + if (hspi->hdmarx != NULL) + { + if (HAL_OK != HAL_DMA_Abort(hspi->hdmarx)) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA); + errorcode = HAL_ERROR; + } + } + + /* Disable the SPI DMA Tx & Rx requests */ + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN); + hspi->State = HAL_SPI_STATE_READY; + return errorcode; +} + +/** + * @brief Handle SPI interrupt request. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for the specified SPI module. + * @retval None + */ +void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi) +{ + uint32_t itsource = hspi->Instance->CR2; + uint32_t itflag = hspi->Instance->SR; + + /* SPI in mode Receiver ----------------------------------------------------*/ + if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) && + (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET)) + { + hspi->RxISR(hspi); + return; + } + + /* SPI in mode Transmitter -------------------------------------------------*/ + if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET)) + { + hspi->TxISR(hspi); + return; + } + + /* SPI in Error Treatment --------------------------------------------------*/ + if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) + || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET)) + { + /* SPI Overrun error interrupt occurred ----------------------------------*/ + if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) + { + if (hspi->State != HAL_SPI_STATE_BUSY_TX) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR); + __HAL_SPI_CLEAR_OVRFLAG(hspi); + } + else + { + __HAL_SPI_CLEAR_OVRFLAG(hspi); + return; + } + } + + /* SPI Mode Fault error interrupt occurred -------------------------------*/ + if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF); + __HAL_SPI_CLEAR_MODFFLAG(hspi); + } + + /* SPI Frame error interrupt occurred ------------------------------------*/ + if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE); + __HAL_SPI_CLEAR_FREFLAG(hspi); + } + + if (hspi->ErrorCode != HAL_SPI_ERROR_NONE) + { + /* Disable all interrupts */ + __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR); + + hspi->State = HAL_SPI_STATE_READY; + /* Disable the SPI DMA requests if enabled */ + if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN))) + { + CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN)); + + /* Abort the SPI DMA Rx channel */ + if (hspi->hdmarx != NULL) + { + /* Set the SPI DMA Abort callback : + will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */ + hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError; + if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx)) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT); + } + } + /* Abort the SPI DMA Tx channel */ + if (hspi->hdmatx != NULL) + { + /* Set the SPI DMA Abort callback : + will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */ + hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError; + if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx)) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT); + } + } + } + else + { + /* Call user error callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->ErrorCallback(hspi); +#else + HAL_SPI_ErrorCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + } + } + return; + } +} + +/** + * @brief Tx Transfer completed callback. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SPI_TxCpltCallback should be implemented in the user file + */ +} + +/** + * @brief Rx Transfer completed callback. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SPI_RxCpltCallback should be implemented in the user file + */ +} + +/** + * @brief Tx and Rx Transfer completed callback. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SPI_TxRxCpltCallback should be implemented in the user file + */ +} + +/** + * @brief Tx Half Transfer completed callback. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SPI_TxHalfCpltCallback should be implemented in the user file + */ +} + +/** + * @brief Rx Half Transfer completed callback. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file + */ +} + +/** + * @brief Tx and Rx Half Transfer callback. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file + */ +} + +/** + * @brief SPI error callback. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SPI_ErrorCallback should be implemented in the user file + */ + /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes + and user can use HAL_SPI_GetError() API to check the latest error occurred + */ +} + +/** + * @brief SPI Abort Complete callback. + * @param hspi SPI handle. + * @retval None + */ +__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hspi); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_SPI_AbortCpltCallback can be implemented in the user file. + */ +} + +/** + * @} + */ + +/** @defgroup SPI_Exported_Functions_Group3 Peripheral State and Errors functions + * @brief SPI control functions + * +@verbatim + =============================================================================== + ##### Peripheral State and Errors functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the SPI. + (+) HAL_SPI_GetState() API can be helpful to check in run-time the state of the SPI peripheral + (+) HAL_SPI_GetError() check in run-time Errors occurring during communication +@endverbatim + * @{ + */ + +/** + * @brief Return the SPI handle state. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval SPI state + */ +HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi) +{ + /* Return SPI handle state */ + return hspi->State; +} + +/** + * @brief Return the SPI error code. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval SPI error code in bitmap format + */ +uint32_t HAL_SPI_GetError(SPI_HandleTypeDef *hspi) +{ + /* Return SPI ErrorCode */ + return hspi->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup SPI_Private_Functions + * @brief Private functions + * @{ + */ + +/** + * @brief DMA SPI transmit process complete callback. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma) +{ + SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + uint32_t tickstart; + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + /* DMA Normal Mode */ + if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC) + { + /* Disable ERR interrupt */ + __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR); + + /* Disable Tx DMA Request */ + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN); + + /* Check the end of the transaction */ + if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG); + } + + /* Clear overrun flag in 2 Lines communication mode because received data is not read */ + if (hspi->Init.Direction == SPI_DIRECTION_2LINES) + { + __HAL_SPI_CLEAR_OVRFLAG(hspi); + } + + hspi->TxXferCount = 0U; + hspi->State = HAL_SPI_STATE_READY; + + if (hspi->ErrorCode != HAL_SPI_ERROR_NONE) + { + /* Call user error callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->ErrorCallback(hspi); +#else + HAL_SPI_ErrorCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + return; + } + } + /* Call user Tx complete callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->TxCpltCallback(hspi); +#else + HAL_SPI_TxCpltCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA SPI receive process complete callback. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma) +{ + SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + uint32_t tickstart; + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + /* DMA Normal Mode */ + if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC) + { + /* Disable ERR interrupt */ + __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR); + +#if (USE_SPI_CRC != 0U) + /* CRC handling */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + /* Wait until RXNE flag */ + if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK) + { + /* Error on the CRC reception */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC); + } + /* Read CRC */ + if (hspi->Init.DataSize > SPI_DATASIZE_8BIT) + { + /* Read 16bit CRC */ + READ_REG(hspi->Instance->DR); + } + else + { + /* Read 8bit CRC */ + READ_REG(*(__IO uint8_t *)&hspi->Instance->DR); + + if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT) + { + if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK) + { + /* Error on the CRC reception */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC); + } + /* Read 8bit CRC again in case of 16bit CRC in 8bit Data mode */ + READ_REG(*(__IO uint8_t *)&hspi->Instance->DR); + } + } + } +#endif /* USE_SPI_CRC */ + + /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */ + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN); + + /* Check the end of the transaction */ + if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_FLAG; + } + + hspi->RxXferCount = 0U; + hspi->State = HAL_SPI_STATE_READY; + +#if (USE_SPI_CRC != 0U) + /* Check if CRC error occurred */ + if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR)) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC); + __HAL_SPI_CLEAR_CRCERRFLAG(hspi); + } +#endif /* USE_SPI_CRC */ + + if (hspi->ErrorCode != HAL_SPI_ERROR_NONE) + { + /* Call user error callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->ErrorCallback(hspi); +#else + HAL_SPI_ErrorCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + return; + } + } + /* Call user Rx complete callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->RxCpltCallback(hspi); +#else + HAL_SPI_RxCpltCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA SPI transmit receive process complete callback. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma) +{ + SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + uint32_t tickstart; + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + /* DMA Normal Mode */ + if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC) + { + /* Disable ERR interrupt */ + __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR); + +#if (USE_SPI_CRC != 0U) + /* CRC handling */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + if ((hspi->Init.DataSize == SPI_DATASIZE_8BIT) && (hspi->Init.CRCLength == SPI_CRC_LENGTH_8BIT)) + { + if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_QUARTER_FULL, SPI_DEFAULT_TIMEOUT, + tickstart) != HAL_OK) + { + /* Error on the CRC reception */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC); + } + /* Read CRC to Flush DR and RXNE flag */ + READ_REG(*(__IO uint8_t *)&hspi->Instance->DR); + } + else + { + if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_HALF_FULL, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK) + { + /* Error on the CRC reception */ + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC); + } + /* Read CRC to Flush DR and RXNE flag */ + READ_REG(hspi->Instance->DR); + } + } +#endif /* USE_SPI_CRC */ + + /* Check the end of the transaction */ + if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG); + } + + /* Disable Rx/Tx DMA Request */ + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN); + + hspi->TxXferCount = 0U; + hspi->RxXferCount = 0U; + hspi->State = HAL_SPI_STATE_READY; + +#if (USE_SPI_CRC != 0U) + /* Check if CRC error occurred */ + if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR)) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC); + __HAL_SPI_CLEAR_CRCERRFLAG(hspi); + } +#endif /* USE_SPI_CRC */ + + if (hspi->ErrorCode != HAL_SPI_ERROR_NONE) + { + /* Call user error callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->ErrorCallback(hspi); +#else + HAL_SPI_ErrorCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + return; + } + } + /* Call user TxRx complete callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->TxRxCpltCallback(hspi); +#else + HAL_SPI_TxRxCpltCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA SPI half transmit process complete callback. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) +{ + SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + + /* Call user Tx half complete callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->TxHalfCpltCallback(hspi); +#else + HAL_SPI_TxHalfCpltCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA SPI half receive process complete callback + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma) +{ + SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + + /* Call user Rx half complete callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->RxHalfCpltCallback(hspi); +#else + HAL_SPI_RxHalfCpltCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA SPI half transmit receive process complete callback. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma) +{ + SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + + /* Call user TxRx half complete callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->TxRxHalfCpltCallback(hspi); +#else + HAL_SPI_TxRxHalfCpltCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA SPI communication error callback. + * @param hdma pointer to a DMA_HandleTypeDef structure that contains + * the configuration information for the specified DMA module. + * @retval None + */ +static void SPI_DMAError(DMA_HandleTypeDef *hdma) +{ + SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + + /* Stop the disable DMA transfer on SPI side */ + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN); + + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA); + hspi->State = HAL_SPI_STATE_READY; + /* Call user error callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->ErrorCallback(hspi); +#else + HAL_SPI_ErrorCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA SPI communication abort callback, when initiated by HAL services on Error + * (To be called at end of DMA Abort procedure following error occurrence). + * @param hdma DMA handle. + * @retval None + */ +static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma) +{ + SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + hspi->RxXferCount = 0U; + hspi->TxXferCount = 0U; + + /* Call user error callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->ErrorCallback(hspi); +#else + HAL_SPI_ErrorCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA SPI Tx communication abort callback, when initiated by user + * (To be called at end of DMA Tx Abort procedure following user abort request). + * @note When this callback is executed, User Abort complete call back is called only if no + * Abort still ongoing for Rx DMA Handle. + * @param hdma DMA handle. + * @retval None + */ +static void SPI_DMATxAbortCallback(DMA_HandleTypeDef *hdma) +{ + SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + + hspi->hdmatx->XferAbortCallback = NULL; + + /* Disable Tx DMA Request */ + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN); + + if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + + /* Disable SPI Peripheral */ + __HAL_SPI_DISABLE(hspi); + + /* Empty the FRLVL fifo */ + if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + + /* Check if an Abort process is still ongoing */ + if (hspi->hdmarx != NULL) + { + if (hspi->hdmarx->XferAbortCallback != NULL) + { + return; + } + } + + /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */ + hspi->RxXferCount = 0U; + hspi->TxXferCount = 0U; + + /* Check no error during Abort procedure */ + if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT) + { + /* Reset errorCode */ + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + } + + /* Clear the Error flags in the SR register */ + __HAL_SPI_CLEAR_OVRFLAG(hspi); + __HAL_SPI_CLEAR_FREFLAG(hspi); + + /* Restore hspi->State to Ready */ + hspi->State = HAL_SPI_STATE_READY; + + /* Call user Abort complete callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->AbortCpltCallback(hspi); +#else + HAL_SPI_AbortCpltCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA SPI Rx communication abort callback, when initiated by user + * (To be called at end of DMA Rx Abort procedure following user abort request). + * @note When this callback is executed, User Abort complete call back is called only if no + * Abort still ongoing for Tx DMA Handle. + * @param hdma DMA handle. + * @retval None + */ +static void SPI_DMARxAbortCallback(DMA_HandleTypeDef *hdma) +{ + SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */ + + /* Disable SPI Peripheral */ + __HAL_SPI_DISABLE(hspi); + + hspi->hdmarx->XferAbortCallback = NULL; + + /* Disable Rx DMA Request */ + CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN); + + /* Control the BSY flag */ + if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + + /* Empty the FRLVL fifo */ + if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + + /* Check if an Abort process is still ongoing */ + if (hspi->hdmatx != NULL) + { + if (hspi->hdmatx->XferAbortCallback != NULL) + { + return; + } + } + + /* No Abort process still ongoing : All DMA Stream/Channel are aborted, call user Abort Complete callback */ + hspi->RxXferCount = 0U; + hspi->TxXferCount = 0U; + + /* Check no error during Abort procedure */ + if (hspi->ErrorCode != HAL_SPI_ERROR_ABORT) + { + /* Reset errorCode */ + hspi->ErrorCode = HAL_SPI_ERROR_NONE; + } + + /* Clear the Error flags in the SR register */ + __HAL_SPI_CLEAR_OVRFLAG(hspi); + __HAL_SPI_CLEAR_FREFLAG(hspi); + + /* Restore hspi->State to Ready */ + hspi->State = HAL_SPI_STATE_READY; + + /* Call user Abort complete callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->AbortCpltCallback(hspi); +#else + HAL_SPI_AbortCpltCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ +} + +/** + * @brief Rx 8-bit handler for Transmit and Receive in Interrupt mode. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi) +{ + /* Receive data in packing mode */ + if (hspi->RxXferCount > 1U) + { + *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR); + hspi->pRxBuffPtr += sizeof(uint16_t); + hspi->RxXferCount -= 2U; + if (hspi->RxXferCount == 1U) + { + /* Set RX Fifo threshold according the reception data length: 8bit */ + SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + } + } + /* Receive data in 8 Bit mode */ + else + { + *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR); + hspi->pRxBuffPtr++; + hspi->RxXferCount--; + } + + /* Check end of the reception */ + if (hspi->RxXferCount == 0U) + { +#if (USE_SPI_CRC != 0U) + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD); + hspi->RxISR = SPI_2linesRxISR_8BITCRC; + return; + } +#endif /* USE_SPI_CRC */ + + /* Disable RXNE and ERR interrupt */ + __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR)); + + if (hspi->TxXferCount == 0U) + { + SPI_CloseRxTx_ISR(hspi); + } + } +} + +#if (USE_SPI_CRC != 0U) +/** + * @brief Rx 8-bit handler for Transmit and Receive in Interrupt mode. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_2linesRxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi) +{ + /* Read 8bit CRC to flush Data Regsiter */ + READ_REG(*(__IO uint8_t *)&hspi->Instance->DR); + + hspi->CRCSize--; + + /* Check end of the reception */ + if (hspi->CRCSize == 0U) + { + /* Disable RXNE and ERR interrupt */ + __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR)); + + if (hspi->TxXferCount == 0U) + { + SPI_CloseRxTx_ISR(hspi); + } + } +} +#endif /* USE_SPI_CRC */ + +/** + * @brief Tx 8-bit handler for Transmit and Receive in Interrupt mode. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi) +{ + /* Transmit data in packing Bit mode */ + if (hspi->TxXferCount >= 2U) + { + hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr); + hspi->pTxBuffPtr += sizeof(uint16_t); + hspi->TxXferCount -= 2U; + } + /* Transmit data in 8 Bit mode */ + else + { + *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr); + hspi->pTxBuffPtr++; + hspi->TxXferCount--; + } + + /* Check the end of the transmission */ + if (hspi->TxXferCount == 0U) + { +#if (USE_SPI_CRC != 0U) + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + /* Set CRC Next Bit to send CRC */ + SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT); + /* Disable TXE interrupt */ + __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE); + return; + } +#endif /* USE_SPI_CRC */ + + /* Disable TXE interrupt */ + __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE); + + if (hspi->RxXferCount == 0U) + { + SPI_CloseRxTx_ISR(hspi); + } + } +} + +/** + * @brief Rx 16-bit handler for Transmit and Receive in Interrupt mode. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi) +{ + /* Receive data in 16 Bit mode */ + *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR); + hspi->pRxBuffPtr += sizeof(uint16_t); + hspi->RxXferCount--; + + if (hspi->RxXferCount == 0U) + { +#if (USE_SPI_CRC != 0U) + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + hspi->RxISR = SPI_2linesRxISR_16BITCRC; + return; + } +#endif /* USE_SPI_CRC */ + + /* Disable RXNE interrupt */ + __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE); + + if (hspi->TxXferCount == 0U) + { + SPI_CloseRxTx_ISR(hspi); + } + } +} + +#if (USE_SPI_CRC != 0U) +/** + * @brief Manage the CRC 16-bit receive for Transmit and Receive in Interrupt mode. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_2linesRxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi) +{ + /* Read 16bit CRC to flush Data Regsiter */ + READ_REG(hspi->Instance->DR); + + /* Disable RXNE interrupt */ + __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE); + + SPI_CloseRxTx_ISR(hspi); +} +#endif /* USE_SPI_CRC */ + +/** + * @brief Tx 16-bit handler for Transmit and Receive in Interrupt mode. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi) +{ + /* Transmit data in 16 Bit mode */ + hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr); + hspi->pTxBuffPtr += sizeof(uint16_t); + hspi->TxXferCount--; + + /* Enable CRC Transmission */ + if (hspi->TxXferCount == 0U) + { +#if (USE_SPI_CRC != 0U) + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + /* Set CRC Next Bit to send CRC */ + SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT); + /* Disable TXE interrupt */ + __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE); + return; + } +#endif /* USE_SPI_CRC */ + + /* Disable TXE interrupt */ + __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE); + + if (hspi->RxXferCount == 0U) + { + SPI_CloseRxTx_ISR(hspi); + } + } +} + +#if (USE_SPI_CRC != 0U) +/** + * @brief Manage the CRC 8-bit receive in Interrupt context. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_RxISR_8BITCRC(struct __SPI_HandleTypeDef *hspi) +{ + /* Read 8bit CRC to flush Data Register */ + READ_REG(*(__IO uint8_t *)&hspi->Instance->DR); + + hspi->CRCSize--; + + if (hspi->CRCSize == 0U) + { + SPI_CloseRx_ISR(hspi); + } +} +#endif /* USE_SPI_CRC */ + +/** + * @brief Manage the receive 8-bit in Interrupt context. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi) +{ + *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR); + hspi->pRxBuffPtr++; + hspi->RxXferCount--; + +#if (USE_SPI_CRC != 0U) + /* Enable CRC Transmission */ + if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)) + { + SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT); + } +#endif /* USE_SPI_CRC */ + + if (hspi->RxXferCount == 0U) + { +#if (USE_SPI_CRC != 0U) + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + hspi->RxISR = SPI_RxISR_8BITCRC; + return; + } +#endif /* USE_SPI_CRC */ + SPI_CloseRx_ISR(hspi); + } +} + +#if (USE_SPI_CRC != 0U) +/** + * @brief Manage the CRC 16-bit receive in Interrupt context. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_RxISR_16BITCRC(struct __SPI_HandleTypeDef *hspi) +{ + /* Read 16bit CRC to flush Data Register */ + READ_REG(hspi->Instance->DR); + + /* Disable RXNE and ERR interrupt */ + __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR)); + + SPI_CloseRx_ISR(hspi); +} +#endif /* USE_SPI_CRC */ + +/** + * @brief Manage the 16-bit receive in Interrupt context. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi) +{ + *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR); + hspi->pRxBuffPtr += sizeof(uint16_t); + hspi->RxXferCount--; + +#if (USE_SPI_CRC != 0U) + /* Enable CRC Transmission */ + if ((hspi->RxXferCount == 1U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)) + { + SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT); + } +#endif /* USE_SPI_CRC */ + + if (hspi->RxXferCount == 0U) + { +#if (USE_SPI_CRC != 0U) + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + hspi->RxISR = SPI_RxISR_16BITCRC; + return; + } +#endif /* USE_SPI_CRC */ + SPI_CloseRx_ISR(hspi); + } +} + +/** + * @brief Handle the data 8-bit transmit in Interrupt mode. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi) +{ + *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr); + hspi->pTxBuffPtr++; + hspi->TxXferCount--; + + if (hspi->TxXferCount == 0U) + { +#if (USE_SPI_CRC != 0U) + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + /* Enable CRC Transmission */ + SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT); + } +#endif /* USE_SPI_CRC */ + SPI_CloseTx_ISR(hspi); + } +} + +/** + * @brief Handle the data 16-bit transmit in Interrupt mode. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi) +{ + /* Transmit data in 16 Bit mode */ + hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr); + hspi->pTxBuffPtr += sizeof(uint16_t); + hspi->TxXferCount--; + + if (hspi->TxXferCount == 0U) + { +#if (USE_SPI_CRC != 0U) + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + /* Enable CRC Transmission */ + SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT); + } +#endif /* USE_SPI_CRC */ + SPI_CloseTx_ISR(hspi); + } +} + +/** + * @brief Handle SPI Communication Timeout. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @param Flag SPI flag to check + * @param State flag state to check + * @param Timeout Timeout duration + * @param Tickstart tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State, + uint32_t Timeout, uint32_t Tickstart) +{ + while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State) + { + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U)) + { + /* Disable the SPI and reset the CRC: the CRC value should be cleared + on both master and slave sides in order to resynchronize the master + and slave for their respective CRC calculation */ + + /* Disable TXE, RXNE and ERR interrupts for the interrupt process */ + __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR)); + + if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE) + || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))) + { + /* Disable SPI peripheral */ + __HAL_SPI_DISABLE(hspi); + } + + /* Reset CRC Calculation */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + SPI_RESET_CRC(hspi); + } + + hspi->State = HAL_SPI_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hspi); + + return HAL_TIMEOUT; + } + } + } + + return HAL_OK; +} + +/** + * @brief Handle SPI FIFO Communication Timeout. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @param Fifo Fifo to check + * @param State Fifo state to check + * @param Timeout Timeout duration + * @param Tickstart tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State, + uint32_t Timeout, uint32_t Tickstart) +{ + while ((hspi->Instance->SR & Fifo) != State) + { + if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY)) + { + /* Read 8bit CRC to flush Data Register */ + READ_REG(*((__IO uint8_t *)&hspi->Instance->DR)); + } + + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U)) + { + /* Disable the SPI and reset the CRC: the CRC value should be cleared + on both master and slave sides in order to resynchronize the master + and slave for their respective CRC calculation */ + + /* Disable TXE, RXNE and ERR interrupts for the interrupt process */ + __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR)); + + if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE) + || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))) + { + /* Disable SPI peripheral */ + __HAL_SPI_DISABLE(hspi); + } + + /* Reset CRC Calculation */ + if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) + { + SPI_RESET_CRC(hspi); + } + + hspi->State = HAL_SPI_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(hspi); + + return HAL_TIMEOUT; + } + } + } + + return HAL_OK; +} + +/** + * @brief Handle the check of the RX transaction complete. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @param Timeout Timeout duration + * @param Tickstart tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart) +{ + if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE) + || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))) + { + /* Disable SPI peripheral */ + __HAL_SPI_DISABLE(hspi); + } + + /* Control the BSY flag */ + if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG); + return HAL_TIMEOUT; + } + + if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE) + || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))) + { + /* Empty the FRLVL fifo */ + if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG); + return HAL_TIMEOUT; + } + } + return HAL_OK; +} + +/** + * @brief Handle the check of the RXTX or TX transaction complete. + * @param hspi SPI handle + * @param Timeout Timeout duration + * @param Tickstart tick start value + * @retval HAL status + */ +static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart) +{ + /* Control if the TX fifo is empty */ + if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG); + return HAL_TIMEOUT; + } + + /* Control the BSY flag */ + if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG); + return HAL_TIMEOUT; + } + + /* Control if the RX fifo is empty */ + if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG); + return HAL_TIMEOUT; + } + + return HAL_OK; +} + +/** + * @brief Handle the end of the RXTX transaction. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi) +{ + uint32_t tickstart; + + /* Init tickstart for timeout managment*/ + tickstart = HAL_GetTick(); + + /* Disable ERR interrupt */ + __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR); + + /* Check the end of the transaction */ + if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG); + } + +#if (USE_SPI_CRC != 0U) + /* Check if CRC error occurred */ + if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET) + { + hspi->State = HAL_SPI_STATE_READY; + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC); + __HAL_SPI_CLEAR_CRCERRFLAG(hspi); + /* Call user error callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->ErrorCallback(hspi); +#else + HAL_SPI_ErrorCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + } + else + { +#endif /* USE_SPI_CRC */ + if (hspi->ErrorCode == HAL_SPI_ERROR_NONE) + { + if (hspi->State == HAL_SPI_STATE_BUSY_RX) + { + hspi->State = HAL_SPI_STATE_READY; + /* Call user Rx complete callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->RxCpltCallback(hspi); +#else + HAL_SPI_RxCpltCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + } + else + { + hspi->State = HAL_SPI_STATE_READY; + /* Call user TxRx complete callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->TxRxCpltCallback(hspi); +#else + HAL_SPI_TxRxCpltCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + } + } + else + { + hspi->State = HAL_SPI_STATE_READY; + /* Call user error callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->ErrorCallback(hspi); +#else + HAL_SPI_ErrorCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + } +#if (USE_SPI_CRC != 0U) + } +#endif /* USE_SPI_CRC */ +} + +/** + * @brief Handle the end of the RX transaction. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi) +{ + /* Disable RXNE and ERR interrupt */ + __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR)); + + /* Check the end of the transaction */ + if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG); + } + hspi->State = HAL_SPI_STATE_READY; + +#if (USE_SPI_CRC != 0U) + /* Check if CRC error occurred */ + if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC); + __HAL_SPI_CLEAR_CRCERRFLAG(hspi); + /* Call user error callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->ErrorCallback(hspi); +#else + HAL_SPI_ErrorCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + } + else + { +#endif /* USE_SPI_CRC */ + if (hspi->ErrorCode == HAL_SPI_ERROR_NONE) + { + /* Call user Rx complete callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->RxCpltCallback(hspi); +#else + HAL_SPI_RxCpltCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + } + else + { + /* Call user error callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->ErrorCallback(hspi); +#else + HAL_SPI_ErrorCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + } +#if (USE_SPI_CRC != 0U) + } +#endif /* USE_SPI_CRC */ +} + +/** + * @brief Handle the end of the TX transaction. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi) +{ + uint32_t tickstart; + + /* Init tickstart for timeout management*/ + tickstart = HAL_GetTick(); + + /* Disable TXE and ERR interrupt */ + __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR)); + + /* Check the end of the transaction */ + if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG); + } + + /* Clear overrun flag in 2 Lines communication mode because received is not read */ + if (hspi->Init.Direction == SPI_DIRECTION_2LINES) + { + __HAL_SPI_CLEAR_OVRFLAG(hspi); + } + + hspi->State = HAL_SPI_STATE_READY; + if (hspi->ErrorCode != HAL_SPI_ERROR_NONE) + { + /* Call user error callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->ErrorCallback(hspi); +#else + HAL_SPI_ErrorCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + } + else + { + /* Call user Rx complete callback */ +#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U) + hspi->TxCpltCallback(hspi); +#else + HAL_SPI_TxCpltCallback(hspi); +#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */ + } +} + +/** + * @brief Handle abort a Rx transaction. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi) +{ + __IO uint32_t count; + + /* Disable SPI Peripheral */ + __HAL_SPI_DISABLE(hspi); + + count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U); + + /* Disable RXNEIE interrupt */ + CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE)); + + /* Check RXNEIE is disabled */ + do + { + if (count == 0U) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT); + break; + } + count--; + } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE)); + + /* Control the BSY flag */ + if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + + /* Empty the FRLVL fifo */ + if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + + hspi->State = HAL_SPI_STATE_ABORT; +} + +/** + * @brief Handle abort a Tx or Rx/Tx transaction. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for SPI module. + * @retval None + */ +static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi) +{ + __IO uint32_t count; + + count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U); + + /* Disable TXEIE interrupt */ + CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE)); + + /* Check TXEIE is disabled */ + do + { + if (count == 0U) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT); + break; + } + count--; + } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE)); + + if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + + /* Disable SPI Peripheral */ + __HAL_SPI_DISABLE(hspi); + + /* Empty the FRLVL fifo */ + if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + + /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */ + if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE)) + { + /* Disable RXNEIE interrupt */ + CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE)); + + /* Check RXNEIE is disabled */ + do + { + if (count == 0U) + { + SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT); + break; + } + count--; + } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE)); + + /* Control the BSY flag */ + if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + + /* Empty the FRLVL fifo */ + if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK) + { + hspi->ErrorCode = HAL_SPI_ERROR_ABORT; + } + } + hspi->State = HAL_SPI_STATE_ABORT; +} + +/** + * @} + */ + +#endif /* HAL_SPI_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c new file mode 100644 index 0000000..07a2ffc --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c @@ -0,0 +1,115 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_spi_ex.c + * @author MCD Application Team + * @brief Extended SPI HAL module driver. + * This file provides firmware functions to manage the following + * SPI peripheral extended functionalities : + * + IO operation functions + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup SPIEx SPIEx + * @brief SPI Extended HAL module driver + * @{ + */ +#ifdef HAL_SPI_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +/** @defgroup SPIEx_Private_Constants SPIEx Private Constants + * @{ + */ +#define SPI_FIFO_SIZE 4UL +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup SPIEx_Exported_Functions SPIEx Exported Functions + * @{ + */ + +/** @defgroup SPIEx_Exported_Functions_Group1 IO operation functions + * @brief Data transfers functions + * +@verbatim + ============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] + This subsection provides a set of extended functions to manage the SPI + data transfers. + + (#) Rx data flush function: + (++) HAL_SPIEx_FlushRxFifo() + +@endverbatim + * @{ + */ + +/** + * @brief Flush the RX fifo. + * @param hspi pointer to a SPI_HandleTypeDef structure that contains + * the configuration information for the specified SPI module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_SPIEx_FlushRxFifo(SPI_HandleTypeDef *hspi) +{ + __IO uint32_t tmpreg; + uint8_t count = 0U; + while ((hspi->Instance->SR & SPI_FLAG_FRLVL) != SPI_FRLVL_EMPTY) + { + count++; + tmpreg = hspi->Instance->DR; + UNUSED(tmpreg); /* To avoid GCC warning */ + if (count == SPI_FIFO_SIZE) + { + return HAL_TIMEOUT; + } + } + return HAL_OK; +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_SPI_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c new file mode 100644 index 0000000..ce7a1e8 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c @@ -0,0 +1,6926 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_tim.c + * @author MCD Application Team + * @brief TIM HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Timer (TIM) peripheral: + * + TIM Time Base Initialization + * + TIM Time Base Start + * + TIM Time Base Start Interruption + * + TIM Time Base Start DMA + * + TIM Output Compare/PWM Initialization + * + TIM Output Compare/PWM Channel Configuration + * + TIM Output Compare/PWM Start + * + TIM Output Compare/PWM Start Interruption + * + TIM Output Compare/PWM Start DMA + * + TIM Input Capture Initialization + * + TIM Input Capture Channel Configuration + * + TIM Input Capture Start + * + TIM Input Capture Start Interruption + * + TIM Input Capture Start DMA + * + TIM One Pulse Initialization + * + TIM One Pulse Channel Configuration + * + TIM One Pulse Start + * + TIM Encoder Interface Initialization + * + TIM Encoder Interface Start + * + TIM Encoder Interface Start Interruption + * + TIM Encoder Interface Start DMA + * + Commutation Event configuration with Interruption and DMA + * + TIM OCRef clear configuration + * + TIM External Clock configuration + @verbatim + ============================================================================== + ##### TIMER Generic features ##### + ============================================================================== + [..] The Timer features include: + (#) 16-bit up, down, up/down auto-reload counter. + (#) 16-bit programmable prescaler allowing dividing (also on the fly) the + counter clock frequency either by any factor between 1 and 65536. + (#) Up to 4 independent channels for: + (++) Input Capture + (++) Output Compare + (++) PWM generation (Edge and Center-aligned Mode) + (++) One-pulse mode output + (#) Synchronization circuit to control the timer with external signals and to interconnect + several timers together. + (#) Supports incremental encoder for positioning purposes + + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Initialize the TIM low level resources by implementing the following functions + depending on the selected feature: + (++) Time Base : HAL_TIM_Base_MspInit() + (++) Input Capture : HAL_TIM_IC_MspInit() + (++) Output Compare : HAL_TIM_OC_MspInit() + (++) PWM generation : HAL_TIM_PWM_MspInit() + (++) One-pulse mode output : HAL_TIM_OnePulse_MspInit() + (++) Encoder mode output : HAL_TIM_Encoder_MspInit() + + (#) Initialize the TIM low level resources : + (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE(); + (##) TIM pins configuration + (+++) Enable the clock for the TIM GPIOs using the following function: + __HAL_RCC_GPIOx_CLK_ENABLE(); + (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init(); + + (#) The external Clock can be configured, if needed (the default clock is the + internal clock from the APBx), using the following function: + HAL_TIM_ConfigClockSource, the clock configuration should be done before + any start function. + + (#) Configure the TIM in the desired functioning mode using one of the + Initialization function of this driver: + (++) HAL_TIM_Base_Init: to use the Timer to generate a simple time base + (++) HAL_TIM_OC_Init and HAL_TIM_OC_ConfigChannel: to use the Timer to generate an + Output Compare signal. + (++) HAL_TIM_PWM_Init and HAL_TIM_PWM_ConfigChannel: to use the Timer to generate a + PWM signal. + (++) HAL_TIM_IC_Init and HAL_TIM_IC_ConfigChannel: to use the Timer to measure an + external signal. + (++) HAL_TIM_OnePulse_Init and HAL_TIM_OnePulse_ConfigChannel: to use the Timer + in One Pulse Mode. + (++) HAL_TIM_Encoder_Init: to use the Timer Encoder Interface. + + (#) Activate the TIM peripheral using one of the start functions depending from the feature used: + (++) Time Base : HAL_TIM_Base_Start(), HAL_TIM_Base_Start_DMA(), HAL_TIM_Base_Start_IT() + (++) Input Capture : HAL_TIM_IC_Start(), HAL_TIM_IC_Start_DMA(), HAL_TIM_IC_Start_IT() + (++) Output Compare : HAL_TIM_OC_Start(), HAL_TIM_OC_Start_DMA(), HAL_TIM_OC_Start_IT() + (++) PWM generation : HAL_TIM_PWM_Start(), HAL_TIM_PWM_Start_DMA(), HAL_TIM_PWM_Start_IT() + (++) One-pulse mode output : HAL_TIM_OnePulse_Start(), HAL_TIM_OnePulse_Start_IT() + (++) Encoder mode output : HAL_TIM_Encoder_Start(), HAL_TIM_Encoder_Start_DMA(), HAL_TIM_Encoder_Start_IT(). + + (#) The DMA Burst is managed with the two following functions: + HAL_TIM_DMABurst_WriteStart() + HAL_TIM_DMABurst_ReadStart() + + *** Callback registration *** + ============================================= + + [..] + The compilation define USE_HAL_TIM_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + + [..] + Use Function @ref HAL_TIM_RegisterCallback() to register a callback. + @ref HAL_TIM_RegisterCallback() takes as parameters the HAL peripheral handle, + the Callback ID and a pointer to the user callback function. + + [..] + Use function @ref HAL_TIM_UnRegisterCallback() to reset a callback to the default + weak function. + @ref HAL_TIM_UnRegisterCallback takes as parameters the HAL peripheral handle, + and the Callback ID. + + [..] + These functions allow to register/unregister following callbacks: + (+) Base_MspInitCallback : TIM Base Msp Init Callback. + (+) Base_MspDeInitCallback : TIM Base Msp DeInit Callback. + (+) IC_MspInitCallback : TIM IC Msp Init Callback. + (+) IC_MspDeInitCallback : TIM IC Msp DeInit Callback. + (+) OC_MspInitCallback : TIM OC Msp Init Callback. + (+) OC_MspDeInitCallback : TIM OC Msp DeInit Callback. + (+) PWM_MspInitCallback : TIM PWM Msp Init Callback. + (+) PWM_MspDeInitCallback : TIM PWM Msp DeInit Callback. + (+) OnePulse_MspInitCallback : TIM One Pulse Msp Init Callback. + (+) OnePulse_MspDeInitCallback : TIM One Pulse Msp DeInit Callback. + (+) Encoder_MspInitCallback : TIM Encoder Msp Init Callback. + (+) Encoder_MspDeInitCallback : TIM Encoder Msp DeInit Callback. + (+) HallSensor_MspInitCallback : TIM Hall Sensor Msp Init Callback. + (+) HallSensor_MspDeInitCallback : TIM Hall Sensor Msp DeInit Callback. + (+) PeriodElapsedCallback : TIM Period Elapsed Callback. + (+) PeriodElapsedHalfCpltCallback : TIM Period Elapsed half complete Callback. + (+) TriggerCallback : TIM Trigger Callback. + (+) TriggerHalfCpltCallback : TIM Trigger half complete Callback. + (+) IC_CaptureCallback : TIM Input Capture Callback. + (+) IC_CaptureHalfCpltCallback : TIM Input Capture half complete Callback. + (+) OC_DelayElapsedCallback : TIM Output Compare Delay Elapsed Callback. + (+) PWM_PulseFinishedCallback : TIM PWM Pulse Finished Callback. + (+) PWM_PulseFinishedHalfCpltCallback : TIM PWM Pulse Finished half complete Callback. + (+) ErrorCallback : TIM Error Callback. + (+) CommutationCallback : TIM Commutation Callback. + (+) CommutationHalfCpltCallback : TIM Commutation half complete Callback. + (+) BreakCallback : TIM Break Callback. + (+) Break2Callback : TIM Break2 Callback. + + [..] +By default, after the Init and when the state is HAL_TIM_STATE_RESET +all interrupt callbacks are set to the corresponding weak functions: + examples @ref HAL_TIM_TriggerCallback(), @ref HAL_TIM_ErrorCallback(). + + [..] + Exception done for MspInit and MspDeInit functions that are reset to the legacy weak + functionalities in the Init / DeInit only when these callbacks are null + (not registered beforehand). If not, MspInit or MspDeInit are not null, the Init / DeInit + keep and use the user MspInit / MspDeInit callbacks(registered beforehand) + + [..] + Callbacks can be registered / unregistered in HAL_TIM_STATE_READY state only. + Exception done MspInit / MspDeInit that can be registered / unregistered + in HAL_TIM_STATE_READY or HAL_TIM_STATE_RESET state, + thus registered(user) MspInit / DeInit callbacks can be used during the Init / DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using @ref HAL_TIM_RegisterCallback() before calling DeInit or Init function. + + [..] + When The compilation define USE_HAL_TIM_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup TIM TIM + * @brief TIM HAL module driver + * @{ + */ + +#ifdef HAL_TIM_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @addtogroup TIM_Private_Constants + * @{ + */ +#define TIMx_AF1_ETRSEL TIM1_AF1_ETRSEL +/** + * @} + */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @addtogroup TIM_Private_Functions + * @{ + */ +static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config); +static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter); +static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter); +static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter); +static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter); +static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter); +static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource); +static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma); +static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma); +static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma); +static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma); +static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim, + TIM_SlaveConfigTypeDef *sSlaveConfig); +/** + * @} + */ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup TIM_Exported_Functions TIM Exported Functions + * @{ + */ + +/** @defgroup TIM_Exported_Functions_Group1 TIM Time Base functions + * @brief Time Base functions + * +@verbatim + ============================================================================== + ##### Time Base functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM base. + (+) De-initialize the TIM base. + (+) Start the Time Base. + (+) Stop the Time Base. + (+) Start the Time Base and enable interrupt. + (+) Stop the Time Base and disable interrupt. + (+) Start the Time Base and enable DMA transfer. + (+) Stop the Time Base and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Time base Unit according to the specified + * parameters in the TIM_HandleTypeDef and initialize the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init() + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->Base_MspInitCallback == NULL) + { + htim->Base_MspInitCallback = HAL_TIM_Base_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->Base_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + HAL_TIM_Base_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Set the Time Base configuration */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM Base peripheral + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->Base_MspDeInitCallback == NULL) + { + htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit; + } + /* DeInit the low level hardware */ + htim->Base_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_TIM_Base_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Base MSP. + * @param htim TIM Base handle + * @retval None + */ +__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_Base_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Base MSP. + * @param htim TIM Base handle + * @retval None + */ +__weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_Base_MspDeInit could be implemented in the user file + */ +} + + +/** + * @brief Starts the TIM Base generation. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Change the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Base generation. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Change the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Base generation in interrupt mode. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + /* Enable the TIM Update interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Base generation in interrupt mode. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + /* Disable the TIM Update interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Base generation in DMA mode. + * @param htim TIM Base handle + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_DMA_INSTANCE(htim->Instance)); + + if (htim->State == HAL_TIM_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->State == HAL_TIM_STATE_READY) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + htim->State = HAL_TIM_STATE_BUSY; + } + } + else + { + /* nothing to do */ + } + + /* Set the DMA Period elapsed callbacks */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt; + htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR, Length) != HAL_OK) + { + return HAL_ERROR; + } + + /* Enable the TIM Update DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Base generation in DMA mode. + * @param htim TIM Base handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_DMA_INSTANCE(htim->Instance)); + + /* Disable the TIM Update DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE); + + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group2 TIM Output Compare functions + * @brief TIM Output Compare functions + * +@verbatim + ============================================================================== + ##### TIM Output Compare functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM Output Compare. + (+) De-initialize the TIM Output Compare. + (+) Start the TIM Output Compare. + (+) Stop the TIM Output Compare. + (+) Start the TIM Output Compare and enable interrupt. + (+) Stop the TIM Output Compare and disable interrupt. + (+) Start the TIM Output Compare and enable DMA transfer. + (+) Stop the TIM Output Compare and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Output Compare according to the specified + * parameters in the TIM_HandleTypeDef and initializes the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init() + * @param htim TIM Output Compare handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->OC_MspInitCallback == NULL) + { + htim->OC_MspInitCallback = HAL_TIM_OC_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->OC_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_OC_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Init the base time for the Output Compare */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM peripheral + * @param htim TIM Output Compare handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->OC_MspDeInitCallback == NULL) + { + htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit; + } + /* DeInit the low level hardware */ + htim->OC_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_OC_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Output Compare MSP. + * @param htim TIM Output Compare handle + * @retval None + */ +__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OC_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Output Compare MSP. + * @param htim TIM Output Compare handle + * @retval None + */ +__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OC_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM Output Compare signal generation. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Enable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Output Compare signal generation. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Disable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Output Compare signal generation in interrupt mode. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Enable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + break; + } + + /* Enable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Output Compare signal generation in interrupt mode. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + break; + } + + /* Disable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Output Compare signal generation in DMA mode. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to TIM peripheral + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + if (htim->State == HAL_TIM_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->State == HAL_TIM_STATE_READY) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + htim->State = HAL_TIM_STATE_BUSY; + } + } + else + { + /* nothing to do */ + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK) + { + return HAL_ERROR; + } + + /* Enable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK) + { + return HAL_ERROR; + } + + /* Enable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 4 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4); + break; + } + + default: + break; + } + + /* Enable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Output Compare signal generation in DMA mode. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + + default: + break; + } + + /* Disable the Output compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group3 TIM PWM functions + * @brief TIM PWM functions + * +@verbatim + ============================================================================== + ##### TIM PWM functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM PWM. + (+) De-initialize the TIM PWM. + (+) Start the TIM PWM. + (+) Stop the TIM PWM. + (+) Start the TIM PWM and enable interrupt. + (+) Stop the TIM PWM and disable interrupt. + (+) Start the TIM PWM and enable DMA transfer. + (+) Stop the TIM PWM and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM PWM Time Base according to the specified + * parameters in the TIM_HandleTypeDef and initializes the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init() + * @param htim TIM PWM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->PWM_MspInitCallback == NULL) + { + htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->PWM_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_PWM_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Init the base time for the PWM */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM peripheral + * @param htim TIM PWM handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->PWM_MspDeInitCallback == NULL) + { + htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit; + } + /* DeInit the low level hardware */ + htim->PWM_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_PWM_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM PWM MSP. + * @param htim TIM PWM handle + * @retval None + */ +__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PWM_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM PWM MSP. + * @param htim TIM PWM handle + * @retval None + */ +__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PWM_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the PWM signal generation. + * @param htim TIM handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the PWM signal generation. + * @param htim TIM PWM handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Disable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the PWM signal generation in interrupt mode. + * @param htim TIM PWM handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Enable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + break; + } + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the PWM signal generation in interrupt mode. + * @param htim TIM PWM handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + break; + } + + /* Disable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM PWM signal generation in DMA mode. + * @param htim TIM PWM handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to TIM peripheral + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + if (htim->State == HAL_TIM_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->State == HAL_TIM_STATE_READY) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + htim->State = HAL_TIM_STATE_BUSY; + } + } + else + { + /* nothing to do */ + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK) + { + return HAL_ERROR; + } + + /* Enable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Output Capture/Compare 3 request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 4 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4); + break; + } + + default: + break; + } + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM PWM signal generation in DMA mode. + * @param htim TIM PWM handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + + default: + break; + } + + /* Disable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group4 TIM Input Capture functions + * @brief TIM Input Capture functions + * +@verbatim + ============================================================================== + ##### TIM Input Capture functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM Input Capture. + (+) De-initialize the TIM Input Capture. + (+) Start the TIM Input Capture. + (+) Stop the TIM Input Capture. + (+) Start the TIM Input Capture and enable interrupt. + (+) Stop the TIM Input Capture and disable interrupt. + (+) Start the TIM Input Capture and enable DMA transfer. + (+) Stop the TIM Input Capture and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Input Capture Time base according to the specified + * parameters in the TIM_HandleTypeDef and initializes the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init() + * @param htim TIM Input Capture handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->IC_MspInitCallback == NULL) + { + htim->IC_MspInitCallback = HAL_TIM_IC_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->IC_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_IC_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Init the base time for the input capture */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM peripheral + * @param htim TIM Input Capture handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->IC_MspDeInitCallback == NULL) + { + htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit; + } + /* DeInit the low level hardware */ + htim->IC_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_IC_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Input Capture MSP. + * @param htim TIM Input Capture handle + * @retval None + */ +__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_IC_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Input Capture MSP. + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_IC_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM Input Capture measurement. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Enable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Input Capture measurement. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + /* Disable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Input Capture measurement in interrupt mode. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Enable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + break; + } + /* Enable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Input Capture measurement in interrupt mode. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4); + break; + } + + default: + break; + } + + /* Disable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Input Capture measurement in DMA mode. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @param pData The destination Buffer address. + * @param Length The length of data to be transferred from TIM peripheral to memory. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance)); + + if (htim->State == HAL_TIM_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->State == HAL_TIM_STATE_READY) + { + if ((pData == NULL) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + htim->State = HAL_TIM_STATE_BUSY; + } + } + else + { + /* nothing to do */ + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + case TIM_CHANNEL_4: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 4 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4); + break; + } + + default: + break; + } + + /* Enable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Input Capture measurement in DMA mode. + * @param htim TIM Input Capture handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel)); + assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + case TIM_CHANNEL_4: + { + /* Disable the TIM Capture/Compare 4 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + + default: + break; + } + + /* Disable the Input Capture channel */ + TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group5 TIM One Pulse functions + * @brief TIM One Pulse functions + * +@verbatim + ============================================================================== + ##### TIM One Pulse functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM One Pulse. + (+) De-initialize the TIM One Pulse. + (+) Start the TIM One Pulse. + (+) Stop the TIM One Pulse. + (+) Start the TIM One Pulse and enable interrupt. + (+) Stop the TIM One Pulse and disable interrupt. + (+) Start the TIM One Pulse and enable DMA transfer. + (+) Stop the TIM One Pulse and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM One Pulse Time Base according to the specified + * parameters in the TIM_HandleTypeDef and initializes the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_OnePulse_DeInit() before HAL_TIM_OnePulse_Init() + * @param htim TIM One Pulse handle + * @param OnePulseMode Select the One pulse mode. + * This parameter can be one of the following values: + * @arg TIM_OPMODE_SINGLE: Only one pulse will be generated. + * @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode) +{ + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_OPM_MODE(OnePulseMode)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->OnePulse_MspInitCallback == NULL) + { + htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->OnePulse_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_OnePulse_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Configure the Time base in the One Pulse Mode */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Reset the OPM Bit */ + htim->Instance->CR1 &= ~TIM_CR1_OPM; + + /* Configure the OPM Mode */ + htim->Instance->CR1 |= OnePulseMode; + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM One Pulse + * @param htim TIM One Pulse handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->OnePulse_MspDeInitCallback == NULL) + { + htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit; + } + /* DeInit the low level hardware */ + htim->OnePulse_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_TIM_OnePulse_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM One Pulse MSP. + * @param htim TIM One Pulse handle + * @retval None + */ +__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OnePulse_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM One Pulse MSP. + * @param htim TIM One Pulse handle + * @retval None + */ +__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM One Pulse signal generation. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(OutputChannel); + + /* Enable the Capture compare and the Input Capture channels + (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) + if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and + if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output + in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together + + No need to enable the counter, it's enabled automatically by hardware + (the counter starts in response to a stimulus and generate a pulse */ + + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM One Pulse signal generation. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channels to be disable + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(OutputChannel); + + /* Disable the Capture compare and the Input Capture channels + (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) + if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and + if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output + in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */ + + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM One Pulse signal generation in interrupt mode. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(OutputChannel); + + /* Enable the Capture compare and the Input Capture channels + (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) + if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and + if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output + in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together + + No need to enable the counter, it's enabled automatically by hardware + (the counter starts in response to a stimulus and generate a pulse */ + + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Enable the main output */ + __HAL_TIM_MOE_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM One Pulse signal generation in interrupt mode. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(OutputChannel); + + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + + /* Disable the Capture compare and the Input Capture channels + (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) + if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and + if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output + in all combinations, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET) + { + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group6 TIM Encoder functions + * @brief TIM Encoder functions + * +@verbatim + ============================================================================== + ##### TIM Encoder functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure the TIM Encoder. + (+) De-initialize the TIM Encoder. + (+) Start the TIM Encoder. + (+) Stop the TIM Encoder. + (+) Start the TIM Encoder and enable interrupt. + (+) Stop the TIM Encoder and disable interrupt. + (+) Start the TIM Encoder and enable DMA transfer. + (+) Stop the TIM Encoder and disable DMA transfer. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Encoder Interface and initialize the associated handle. + * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse) + * requires a timer reset to avoid unexpected direction + * due to DIR bit readonly in center aligned mode. + * Ex: call @ref HAL_TIM_Encoder_DeInit() before HAL_TIM_Encoder_Init() + * @note Encoder mode and External clock mode 2 are not compatible and must not be selected together + * Ex: A call for @ref HAL_TIM_Encoder_Init will erase the settings of @ref HAL_TIM_ConfigClockSource + * using TIM_CLOCKSOURCE_ETRMODE2 and vice versa + * @param htim TIM Encoder Interface handle + * @param sConfig TIM Encoder Interface configuration structure + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, TIM_Encoder_InitTypeDef *sConfig) +{ + uint32_t tmpsmcr; + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode)); + assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection)); + assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection)); + assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity)); + assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity)); + assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler)); + assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler)); + assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter)); + assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy weak callbacks */ + TIM_ResetCallback(htim); + + if (htim->Encoder_MspInitCallback == NULL) + { + htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->Encoder_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIM_Encoder_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Reset the SMS and ECE bits */ + htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE); + + /* Configure the Time base in the Encoder Mode */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Get the TIMx SMCR register value */ + tmpsmcr = htim->Instance->SMCR; + + /* Get the TIMx CCMR1 register value */ + tmpccmr1 = htim->Instance->CCMR1; + + /* Get the TIMx CCER register value */ + tmpccer = htim->Instance->CCER; + + /* Set the encoder Mode */ + tmpsmcr |= sConfig->EncoderMode; + + /* Select the Capture Compare 1 and the Capture Compare 2 as input */ + tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S); + tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U)); + + /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */ + tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC); + tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F); + tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U); + tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U); + + /* Set the TI1 and the TI2 Polarities */ + tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P); + tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP); + tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U); + + /* Write to TIMx SMCR */ + htim->Instance->SMCR = tmpsmcr; + + /* Write to TIMx CCMR1 */ + htim->Instance->CCMR1 = tmpccmr1; + + /* Write to TIMx CCER */ + htim->Instance->CCER = tmpccer; + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + + +/** + * @brief DeInitializes the TIM Encoder interface + * @param htim TIM Encoder Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->Encoder_MspDeInitCallback == NULL) + { + htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit; + } + /* DeInit the low level hardware */ + htim->Encoder_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_TIM_Encoder_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Encoder Interface MSP. + * @param htim TIM Encoder Interface handle + * @retval None + */ +__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_Encoder_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Encoder Interface MSP. + * @param htim TIM Encoder Interface handle + * @retval None + */ +__weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_Encoder_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM Encoder Interface. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Enable the encoder interface channels */ + switch (Channel) + { + case TIM_CHANNEL_1: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + break; + } + + case TIM_CHANNEL_2: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + break; + } + + default : + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + break; + } + } + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Encoder Interface. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channels 1 and 2 + (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */ + switch (Channel) + { + case TIM_CHANNEL_1: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + break; + } + + case TIM_CHANNEL_2: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + break; + } + + default : + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + break; + } + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Encoder Interface in interrupt mode. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Enable the encoder interface channels */ + /* Enable the capture compare Interrupts 1 and/or 2 */ + switch (Channel) + { + case TIM_CHANNEL_1: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + default : + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + } + + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Encoder Interface in interrupt mode. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channels 1 and 2 + (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */ + if (Channel == TIM_CHANNEL_1) + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + /* Disable the capture compare Interrupts 1 */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + } + else if (Channel == TIM_CHANNEL_2) + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + /* Disable the capture compare Interrupts 2 */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + } + else + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + /* Disable the capture compare Interrupts 1 and 2 */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Encoder Interface in DMA mode. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @param pData1 The destination Buffer address for IC1. + * @param pData2 The destination Buffer address for IC2. + * @param Length The length of data to be transferred from TIM peripheral to memory. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1, + uint32_t *pData2, uint16_t Length) +{ + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + if (htim->State == HAL_TIM_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->State == HAL_TIM_STATE_READY) + { + if ((((pData1 == NULL) || (pData2 == NULL))) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + htim->State = HAL_TIM_STATE_BUSY; + } + } + else + { + /* nothing to do */ + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Input Capture DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError; + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Input Capture DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + break; + } + + case TIM_CHANNEL_ALL: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1, Length) != HAL_OK) + { + return HAL_ERROR; + } + + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the Peripheral */ + __HAL_TIM_ENABLE(htim); + + /* Enable the Capture compare channel */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); + + /* Enable the TIM Input Capture DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + /* Enable the TIM Input Capture DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + default: + break; + } + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Encoder Interface in DMA mode. + * @param htim TIM Encoder Interface handle + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channels 1 and 2 + (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */ + if (Channel == TIM_CHANNEL_1) + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + /* Disable the capture compare DMA Request 1 */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + } + else if (Channel == TIM_CHANNEL_2) + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + /* Disable the capture compare DMA Request 2 */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + } + else + { + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE); + + /* Disable the capture compare DMA Request 1 and 2 */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + } + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ +/** @defgroup TIM_Exported_Functions_Group7 TIM IRQ handler management + * @brief TIM IRQ handler management + * +@verbatim + ============================================================================== + ##### IRQ handler management ##### + ============================================================================== + [..] + This section provides Timer IRQ handler function. + +@endverbatim + * @{ + */ +/** + * @brief This function handles TIM interrupts requests. + * @param htim TIM handle + * @retval None + */ +void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim) +{ + /* Capture compare 1 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET) + { + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1); + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + + /* Input capture event */ + if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U) + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + /* Output compare event */ + else + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + } + } + } + /* Capture compare 2 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2); + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + /* Input capture event */ + if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U) + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + /* Output compare event */ + else + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + } + } + /* Capture compare 3 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3); + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + /* Input capture event */ + if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U) + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + /* Output compare event */ + else + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + } + } + /* Capture compare 4 event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4); + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + /* Input capture event */ + if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U) + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + /* Output compare event */ + else + { +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->OC_DelayElapsedCallback(htim); + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_OC_DelayElapsedCallback(htim); + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; + } + } + /* TIM Update event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PeriodElapsedCallback(htim); +#else + HAL_TIM_PeriodElapsedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM Break input event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->BreakCallback(htim); +#else + HAL_TIMEx_BreakCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM Break2 input event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET) + { + __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->Break2Callback(htim); +#else + HAL_TIMEx_Break2Callback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM Trigger detection event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->TriggerCallback(htim); +#else + HAL_TIM_TriggerCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } + /* TIM commutation event */ + if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET) + { + if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET) + { + __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM); +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->CommutationCallback(htim); +#else + HAL_TIMEx_CommutCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + } +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions + * @brief TIM Peripheral Control functions + * +@verbatim + ============================================================================== + ##### Peripheral Control functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Configure The Input Output channels for OC, PWM, IC or One Pulse mode. + (+) Configure External Clock source. + (+) Configure Complementary channels, break features and dead time. + (+) Configure Master and the Slave synchronization. + (+) Configure the DMA Burst Mode. + +@endverbatim + * @{ + */ + +/** + * @brief Initializes the TIM Output Compare Channels according to the specified + * parameters in the TIM_OC_InitTypeDef. + * @param htim TIM Output Compare handle + * @param sConfig TIM Output Compare configuration structure + * @param Channel TIM Channels to configure + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, + TIM_OC_InitTypeDef *sConfig, + uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CHANNELS(Channel)); + assert_param(IS_TIM_OC_MODE(sConfig->OCMode)); + assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity)); + + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 1 in Output Compare */ + TIM_OC1_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_2: + { + /* Check the parameters */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 2 in Output Compare */ + TIM_OC2_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_3: + { + /* Check the parameters */ + assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 3 in Output Compare */ + TIM_OC3_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_4: + { + /* Check the parameters */ + assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 4 in Output Compare */ + TIM_OC4_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_5: + { + /* Check the parameters */ + assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 5 in Output Compare */ + TIM_OC5_SetConfig(htim->Instance, sConfig); + break; + } + + case TIM_CHANNEL_6: + { + /* Check the parameters */ + assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); + + /* Configure the TIM Channel 6 in Output Compare */ + TIM_OC6_SetConfig(htim->Instance, sConfig); + break; + } + + default: + break; + } + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Input Capture Channels according to the specified + * parameters in the TIM_IC_InitTypeDef. + * @param htim TIM IC handle + * @param sConfig TIM Input Capture configuration structure + * @param Channel TIM Channel to configure + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity)); + assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection)); + assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler)); + assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter)); + + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + if (Channel == TIM_CHANNEL_1) + { + /* TI1 Configuration */ + TIM_TI1_SetConfig(htim->Instance, + sConfig->ICPolarity, + sConfig->ICSelection, + sConfig->ICFilter); + + /* Reset the IC1PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC; + + /* Set the IC1PSC value */ + htim->Instance->CCMR1 |= sConfig->ICPrescaler; + } + else if (Channel == TIM_CHANNEL_2) + { + /* TI2 Configuration */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + TIM_TI2_SetConfig(htim->Instance, + sConfig->ICPolarity, + sConfig->ICSelection, + sConfig->ICFilter); + + /* Reset the IC2PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC; + + /* Set the IC2PSC value */ + htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U); + } + else if (Channel == TIM_CHANNEL_3) + { + /* TI3 Configuration */ + assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); + + TIM_TI3_SetConfig(htim->Instance, + sConfig->ICPolarity, + sConfig->ICSelection, + sConfig->ICFilter); + + /* Reset the IC3PSC Bits */ + htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC; + + /* Set the IC3PSC value */ + htim->Instance->CCMR2 |= sConfig->ICPrescaler; + } + else + { + /* TI4 Configuration */ + assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); + + TIM_TI4_SetConfig(htim->Instance, + sConfig->ICPolarity, + sConfig->ICSelection, + sConfig->ICFilter); + + /* Reset the IC4PSC Bits */ + htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC; + + /* Set the IC4PSC value */ + htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U); + } + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM PWM channels according to the specified + * parameters in the TIM_OC_InitTypeDef. + * @param htim TIM PWM handle + * @param sConfig TIM PWM configuration structure + * @param Channel TIM Channels to be configured + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, + TIM_OC_InitTypeDef *sConfig, + uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CHANNELS(Channel)); + assert_param(IS_TIM_PWM_MODE(sConfig->OCMode)); + assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity)); + assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode)); + + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + /* Configure the Channel 1 in PWM mode */ + TIM_OC1_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel1 */ + htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE; + htim->Instance->CCMR1 |= sConfig->OCFastMode; + break; + } + + case TIM_CHANNEL_2: + { + /* Check the parameters */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + /* Configure the Channel 2 in PWM mode */ + TIM_OC2_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel2 */ + htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE; + htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U; + break; + } + + case TIM_CHANNEL_3: + { + /* Check the parameters */ + assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); + + /* Configure the Channel 3 in PWM mode */ + TIM_OC3_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel3 */ + htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE; + htim->Instance->CCMR2 |= sConfig->OCFastMode; + break; + } + + case TIM_CHANNEL_4: + { + /* Check the parameters */ + assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); + + /* Configure the Channel 4 in PWM mode */ + TIM_OC4_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel4 */ + htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE; + htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U; + break; + } + + case TIM_CHANNEL_5: + { + /* Check the parameters */ + assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); + + /* Configure the Channel 5 in PWM mode */ + TIM_OC5_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel5*/ + htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE; + htim->Instance->CCMR3 |= sConfig->OCFastMode; + break; + } + + case TIM_CHANNEL_6: + { + /* Check the parameters */ + assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); + + /* Configure the Channel 6 in PWM mode */ + TIM_OC6_SetConfig(htim->Instance, sConfig); + + /* Set the Preload enable bit for channel6 */ + htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE; + + /* Configure the Output Fast mode */ + htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE; + htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U; + break; + } + + default: + break; + } + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM One Pulse Channels according to the specified + * parameters in the TIM_OnePulse_InitTypeDef. + * @param htim TIM One Pulse handle + * @param sConfig TIM One Pulse configuration structure + * @param OutputChannel TIM output channel to configure + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @param InputChannel TIM input Channel to configure + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @note To output a waveform with a minimum delay user can enable the fast + * mode by calling the @ref __HAL_TIM_ENABLE_OCxFAST macro. Then CCx + * output is forced in response to the edge detection on TIx input, + * without taking in account the comparison. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef *sConfig, + uint32_t OutputChannel, uint32_t InputChannel) +{ + TIM_OC_InitTypeDef temp1; + + /* Check the parameters */ + assert_param(IS_TIM_OPM_CHANNELS(OutputChannel)); + assert_param(IS_TIM_OPM_CHANNELS(InputChannel)); + + if (OutputChannel != InputChannel) + { + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Extract the Output compare configuration from sConfig structure */ + temp1.OCMode = sConfig->OCMode; + temp1.Pulse = sConfig->Pulse; + temp1.OCPolarity = sConfig->OCPolarity; + temp1.OCNPolarity = sConfig->OCNPolarity; + temp1.OCIdleState = sConfig->OCIdleState; + temp1.OCNIdleState = sConfig->OCNIdleState; + + switch (OutputChannel) + { + case TIM_CHANNEL_1: + { + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + TIM_OC1_SetConfig(htim->Instance, &temp1); + break; + } + case TIM_CHANNEL_2: + { + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + TIM_OC2_SetConfig(htim->Instance, &temp1); + break; + } + default: + break; + } + + switch (InputChannel) + { + case TIM_CHANNEL_1: + { + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity, + sConfig->ICSelection, sConfig->ICFilter); + + /* Reset the IC1PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC; + + /* Select the Trigger source */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= TIM_TS_TI1FP1; + + /* Select the Slave Mode */ + htim->Instance->SMCR &= ~TIM_SMCR_SMS; + htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER; + break; + } + case TIM_CHANNEL_2: + { + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity, + sConfig->ICSelection, sConfig->ICFilter); + + /* Reset the IC2PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC; + + /* Select the Trigger source */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= TIM_TS_TI2FP2; + + /* Select the Slave Mode */ + htim->Instance->SMCR &= ~TIM_SMCR_SMS; + htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER; + break; + } + + default: + break; + } + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Configure the DMA Burst to transfer Data from the memory to the TIM peripheral + * @param htim TIM handle + * @param BurstBaseAddress TIM Base address from where the DMA will start the Data write + * This parameter can be one of the following values: + * @arg TIM_DMABASE_CR1 + * @arg TIM_DMABASE_CR2 + * @arg TIM_DMABASE_SMCR + * @arg TIM_DMABASE_DIER + * @arg TIM_DMABASE_SR + * @arg TIM_DMABASE_EGR + * @arg TIM_DMABASE_CCMR1 + * @arg TIM_DMABASE_CCMR2 + * @arg TIM_DMABASE_CCER + * @arg TIM_DMABASE_CNT + * @arg TIM_DMABASE_PSC + * @arg TIM_DMABASE_ARR + * @arg TIM_DMABASE_RCR + * @arg TIM_DMABASE_CCR1 + * @arg TIM_DMABASE_CCR2 + * @arg TIM_DMABASE_CCR3 + * @arg TIM_DMABASE_CCR4 + * @arg TIM_DMABASE_BDTR + * @arg TIM_DMABASE_OR + * @arg TIM_DMABASE_CCMR3 + * @arg TIM_DMABASE_CCR5 + * @arg TIM_DMABASE_CCR6 + * @arg TIM_DMABASE_AF1 + * @arg TIM_DMABASE_AF2 + * @param BurstRequestSrc TIM DMA Request sources + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: TIM update Interrupt source + * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source + * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source + * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source + * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source + * @arg TIM_DMA_COM: TIM Commutation DMA source + * @arg TIM_DMA_TRIGGER: TIM Trigger DMA source + * @param BurstBuffer The Buffer address. + * @param BurstLength DMA Burst length. This parameter can be one value + * between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS. + * @note This function should be used only when BurstLength is equal to DMA data transfer length. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, uint32_t BurstRequestSrc, + uint32_t *BurstBuffer, uint32_t BurstLength) +{ + /* Check the parameters */ + assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance)); + assert_param(IS_TIM_DMA_BASE(BurstBaseAddress)); + assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc)); + assert_param(IS_TIM_DMA_LENGTH(BurstLength)); + + if (htim->State == HAL_TIM_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->State == HAL_TIM_STATE_READY) + { + if ((BurstBuffer == NULL) && (BurstLength > 0U)) + { + return HAL_ERROR; + } + else + { + htim->State = HAL_TIM_STATE_BUSY; + } + } + else + { + /* nothing to do */ + } + switch (BurstRequestSrc) + { + case TIM_DMA_UPDATE: + { + /* Set the DMA Period elapsed callbacks */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt; + htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer, (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC4: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_COM: + { + /* Set the DMA commutation callbacks */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt; + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_TRIGGER: + { + /* Set the DMA trigger callbacks */ + htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt; + htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer, + (uint32_t)&htim->Instance->DMAR, ((BurstLength) >> 8U) + 1U) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + default: + break; + } + /* configure the DMA Burst Mode */ + htim->Instance->DCR = (BurstBaseAddress | BurstLength); + + /* Enable the TIM DMA Request */ + __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc); + + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM DMA Burst mode + * @param htim TIM handle + * @param BurstRequestSrc TIM DMA Request sources to disable + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc) +{ + HAL_StatusTypeDef status = HAL_OK; + /* Check the parameters */ + assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc)); + + /* Abort the DMA transfer (at least disable the DMA channel) */ + switch (BurstRequestSrc) + { + case TIM_DMA_UPDATE: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]); + break; + } + case TIM_DMA_CC1: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + case TIM_DMA_CC2: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + case TIM_DMA_CC3: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + case TIM_DMA_CC4: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + case TIM_DMA_COM: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]); + break; + } + case TIM_DMA_TRIGGER: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]); + break; + } + default: + break; + } + + if (HAL_OK == status) + { + /* Disable the TIM Update DMA request */ + __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc); + } + + /* Return function status */ + return status; +} + +/** + * @brief Configure the DMA Burst to transfer Data from the TIM peripheral to the memory + * @param htim TIM handle + * @param BurstBaseAddress TIM Base address from where the DMA will start the Data read + * This parameter can be one of the following values: + * @arg TIM_DMABASE_CR1 + * @arg TIM_DMABASE_CR2 + * @arg TIM_DMABASE_SMCR + * @arg TIM_DMABASE_DIER + * @arg TIM_DMABASE_SR + * @arg TIM_DMABASE_EGR + * @arg TIM_DMABASE_CCMR1 + * @arg TIM_DMABASE_CCMR2 + * @arg TIM_DMABASE_CCER + * @arg TIM_DMABASE_CNT + * @arg TIM_DMABASE_PSC + * @arg TIM_DMABASE_ARR + * @arg TIM_DMABASE_RCR + * @arg TIM_DMABASE_CCR1 + * @arg TIM_DMABASE_CCR2 + * @arg TIM_DMABASE_CCR3 + * @arg TIM_DMABASE_CCR4 + * @arg TIM_DMABASE_BDTR + * @arg TIM_DMABASE_OR + * @arg TIM_DMABASE_CCMR3 + * @arg TIM_DMABASE_CCR5 + * @arg TIM_DMABASE_CCR6 + * @arg TIM_DMABASE_AF1 + * @arg TIM_DMABASE_AF2 + * @param BurstRequestSrc TIM DMA Request sources + * This parameter can be one of the following values: + * @arg TIM_DMA_UPDATE: TIM update Interrupt source + * @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source + * @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source + * @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source + * @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source + * @arg TIM_DMA_COM: TIM Commutation DMA source + * @arg TIM_DMA_TRIGGER: TIM Trigger DMA source + * @param BurstBuffer The Buffer address. + * @param BurstLength DMA Burst length. This parameter can be one value + * between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS. + * @note This function should be used only when BurstLength is equal to DMA data transfer length. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress, + uint32_t BurstRequestSrc, uint32_t *BurstBuffer, uint32_t BurstLength) +{ + /* Check the parameters */ + assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance)); + assert_param(IS_TIM_DMA_BASE(BurstBaseAddress)); + assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc)); + assert_param(IS_TIM_DMA_LENGTH(BurstLength)); + + if (htim->State == HAL_TIM_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->State == HAL_TIM_STATE_READY) + { + if ((BurstBuffer == NULL) && (BurstLength > 0U)) + { + return HAL_ERROR; + } + else + { + htim->State = HAL_TIM_STATE_BUSY; + } + } + else + { + /* nothing to do */ + } + switch (BurstRequestSrc) + { + case TIM_DMA_UPDATE: + { + /* Set the DMA Period elapsed callbacks */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt; + htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC1: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC2: + { + /* Set the DMA capture/compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC3: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_CC4: + { + /* Set the DMA capture callbacks */ + htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_COM: + { + /* Set the DMA commutation callbacks */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt; + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + case TIM_DMA_TRIGGER: + { + /* Set the DMA trigger callbacks */ + htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt; + htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer, ((BurstLength) >> 8U) + 1U) != HAL_OK) + { + return HAL_ERROR; + } + break; + } + default: + break; + } + + /* configure the DMA Burst Mode */ + htim->Instance->DCR = (BurstBaseAddress | BurstLength); + + /* Enable the TIM DMA Request */ + __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc); + + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the DMA burst reading + * @param htim TIM handle + * @param BurstRequestSrc TIM DMA Request sources to disable. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc) +{ + HAL_StatusTypeDef status = HAL_OK; + /* Check the parameters */ + assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc)); + + /* Abort the DMA transfer (at least disable the DMA channel) */ + switch (BurstRequestSrc) + { + case TIM_DMA_UPDATE: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]); + break; + } + case TIM_DMA_CC1: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + case TIM_DMA_CC2: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + case TIM_DMA_CC3: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + case TIM_DMA_CC4: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]); + break; + } + case TIM_DMA_COM: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]); + break; + } + case TIM_DMA_TRIGGER: + { + status = HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]); + break; + } + default: + break; + } + + if (HAL_OK == status) + { + /* Disable the TIM Update DMA request */ + __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc); + } + + /* Return function status */ + return status; +} + +/** + * @brief Generate a software event + * @param htim TIM handle + * @param EventSource specifies the event source. + * This parameter can be one of the following values: + * @arg TIM_EVENTSOURCE_UPDATE: Timer update Event source + * @arg TIM_EVENTSOURCE_CC1: Timer Capture Compare 1 Event source + * @arg TIM_EVENTSOURCE_CC2: Timer Capture Compare 2 Event source + * @arg TIM_EVENTSOURCE_CC3: Timer Capture Compare 3 Event source + * @arg TIM_EVENTSOURCE_CC4: Timer Capture Compare 4 Event source + * @arg TIM_EVENTSOURCE_COM: Timer COM event source + * @arg TIM_EVENTSOURCE_TRIGGER: Timer Trigger Event source + * @arg TIM_EVENTSOURCE_BREAK: Timer Break event source + * @arg TIM_EVENTSOURCE_BREAK2: Timer Break2 event source + * @note Basic timers can only generate an update event. + * @note TIM_EVENTSOURCE_COM is relevant only with advanced timer instances. + * @note TIM_EVENTSOURCE_BREAK and TIM_EVENTSOURCE_BREAK2 are relevant + * only for timer instances supporting break input(s). + * @retval HAL status + */ + +HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_EVENT_SOURCE(EventSource)); + + /* Process Locked */ + __HAL_LOCK(htim); + + /* Change the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Set the event sources */ + htim->Instance->EGR = EventSource; + + /* Change the TIM state */ + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Configures the OCRef clear feature + * @param htim TIM handle + * @param sClearInputConfig pointer to a TIM_ClearInputConfigTypeDef structure that + * contains the OCREF clear feature and parameters for the TIM peripheral. + * @param Channel specifies the TIM Channel + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 + * @arg TIM_CHANNEL_2: TIM Channel 2 + * @arg TIM_CHANNEL_3: TIM Channel 3 + * @arg TIM_CHANNEL_4: TIM Channel 4 + * @arg TIM_CHANNEL_5: TIM Channel 5 + * @arg TIM_CHANNEL_6: TIM Channel 6 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim, + TIM_ClearInputConfigTypeDef *sClearInputConfig, + uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_OCXREF_CLEAR_INSTANCE(htim->Instance)); + assert_param(IS_TIM_CLEARINPUT_SOURCE(sClearInputConfig->ClearInputSource)); + + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + switch (sClearInputConfig->ClearInputSource) + { + case TIM_CLEARINPUTSOURCE_NONE: + { + /* Clear the OCREF clear selection bit and the the ETR Bits */ + CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_OCCS | TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP)); + + /* Clear TIMx_AF1_OCREF_CLR (reset value) */ + CLEAR_BIT(htim->Instance->AF1, TIM1_AF1_ETRSEL); + break; + } + case TIM_CLEARINPUTSOURCE_COMP1: + case TIM_CLEARINPUTSOURCE_COMP2: + { + /* Clear the OCREF clear selection bit */ + CLEAR_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS); + + /* OCREF_CLR_INT is connected to COMPx output */ + MODIFY_REG(htim->Instance->AF1, TIM1_AF1_ETRSEL, sClearInputConfig->ClearInputSource); + break; + } + + case TIM_CLEARINPUTSOURCE_ETR: + { + /* Check the parameters */ + assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity)); + assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler)); + assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter)); + + /* When OCRef clear feature is used with ETR source, ETR prescaler must be off */ + if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1) + { + htim->State = HAL_TIM_STATE_READY; + __HAL_UNLOCK(htim); + return HAL_ERROR; + } + + TIM_ETR_SetConfig(htim->Instance, + sClearInputConfig->ClearInputPrescaler, + sClearInputConfig->ClearInputPolarity, + sClearInputConfig->ClearInputFilter); + + /* Set the OCREF clear selection bit */ + SET_BIT(htim->Instance->SMCR, TIM_SMCR_OCCS); + + /* Clear TIMx_AF1_OCREF_CLR (reset value) */ + CLEAR_BIT(htim->Instance->AF1, TIM1_AF1_ETRSEL); + break; + } + + default: + break; + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 1 */ + SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE); + } + else + { + /* Disable the OCREF clear feature for Channel 1 */ + CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE); + } + break; + } + case TIM_CHANNEL_2: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 2 */ + SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE); + } + else + { + /* Disable the OCREF clear feature for Channel 2 */ + CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE); + } + break; + } + case TIM_CHANNEL_3: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 3 */ + SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE); + } + else + { + /* Disable the OCREF clear feature for Channel 3 */ + CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE); + } + break; + } + case TIM_CHANNEL_4: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 4 */ + SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE); + } + else + { + /* Disable the OCREF clear feature for Channel 4 */ + CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE); + } + break; + } + case TIM_CHANNEL_5: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 5 */ + SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE); + } + else + { + /* Disable the OCREF clear feature for Channel 5 */ + CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC5CE); + } + break; + } + case TIM_CHANNEL_6: + { + if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE) + { + /* Enable the OCREF clear feature for Channel 6 */ + SET_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE); + } + else + { + /* Disable the OCREF clear feature for Channel 6 */ + CLEAR_BIT(htim->Instance->CCMR3, TIM_CCMR3_OC6CE); + } + break; + } + default: + break; + } + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the clock source to be used + * @param htim TIM handle + * @param sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that + * contains the clock source information for the TIM peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig) +{ + uint32_t tmpsmcr; + + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Check the parameters */ + assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource)); + + /* Reset the SMS, TS, ECE, ETPS and ETRF bits */ + tmpsmcr = htim->Instance->SMCR; + tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS); + tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP); + htim->Instance->SMCR = tmpsmcr; + + switch (sClockSourceConfig->ClockSource) + { + case TIM_CLOCKSOURCE_INTERNAL: + { + assert_param(IS_TIM_INSTANCE(htim->Instance)); + break; + } + + case TIM_CLOCKSOURCE_ETRMODE1: + { + /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/ + assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance)); + + /* Check ETR input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler)); + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + /* Configure the ETR Clock source */ + TIM_ETR_SetConfig(htim->Instance, + sClockSourceConfig->ClockPrescaler, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + + /* Select the External clock mode1 and the ETRF trigger */ + tmpsmcr = htim->Instance->SMCR; + tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1); + /* Write to TIMx SMCR */ + htim->Instance->SMCR = tmpsmcr; + break; + } + + case TIM_CLOCKSOURCE_ETRMODE2: + { + /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/ + assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance)); + + /* Check ETR input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler)); + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + /* Configure the ETR Clock source */ + TIM_ETR_SetConfig(htim->Instance, + sClockSourceConfig->ClockPrescaler, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + /* Enable the External clock mode2 */ + htim->Instance->SMCR |= TIM_SMCR_ECE; + break; + } + + case TIM_CLOCKSOURCE_TI1: + { + /* Check whether or not the timer instance supports external clock mode 1 */ + assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance)); + + /* Check TI1 input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + TIM_TI1_ConfigInputStage(htim->Instance, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1); + break; + } + + case TIM_CLOCKSOURCE_TI2: + { + /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/ + assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance)); + + /* Check TI2 input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + TIM_TI2_ConfigInputStage(htim->Instance, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2); + break; + } + + case TIM_CLOCKSOURCE_TI1ED: + { + /* Check whether or not the timer instance supports external clock mode 1 */ + assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance)); + + /* Check TI1 input conditioning related parameters */ + assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity)); + assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter)); + + TIM_TI1_ConfigInputStage(htim->Instance, + sClockSourceConfig->ClockPolarity, + sClockSourceConfig->ClockFilter); + TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED); + break; + } + + case TIM_CLOCKSOURCE_ITR0: + case TIM_CLOCKSOURCE_ITR1: + case TIM_CLOCKSOURCE_ITR2: + case TIM_CLOCKSOURCE_ITR3: + { + /* Check whether or not the timer instance supports internal trigger input */ + assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance)); + + TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource); + break; + } + + default: + break; + } + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Selects the signal connected to the TI1 input: direct from CH1_input + * or a XOR combination between CH1_input, CH2_input & CH3_input + * @param htim TIM handle. + * @param TI1_Selection Indicate whether or not channel 1 is connected to the + * output of a XOR gate. + * This parameter can be one of the following values: + * @arg TIM_TI1SELECTION_CH1: The TIMx_CH1 pin is connected to TI1 input + * @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3 + * pins are connected to the TI1 input (XOR combination) + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection) +{ + uint32_t tmpcr2; + + /* Check the parameters */ + assert_param(IS_TIM_XOR_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TI1SELECTION(TI1_Selection)); + + /* Get the TIMx CR2 register value */ + tmpcr2 = htim->Instance->CR2; + + /* Reset the TI1 selection */ + tmpcr2 &= ~TIM_CR2_TI1S; + + /* Set the TI1 selection */ + tmpcr2 |= TI1_Selection; + + /* Write to TIMxCR2 */ + htim->Instance->CR2 = tmpcr2; + + return HAL_OK; +} + +/** + * @brief Configures the TIM in Slave mode + * @param htim TIM handle. + * @param sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that + * contains the selected trigger (internal trigger input, filtered + * timer input or external trigger input) and the Slave mode + * (Disable, Reset, Gated, Trigger, External clock mode 1). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig) +{ + /* Check the parameters */ + assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance)); + assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode)); + assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger)); + + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK) + { + htim->State = HAL_TIM_STATE_READY; + __HAL_UNLOCK(htim); + return HAL_ERROR; + } + + /* Disable Trigger Interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER); + + /* Disable Trigger DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER); + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the TIM in Slave mode in interrupt mode + * @param htim TIM handle. + * @param sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that + * contains the selected trigger (internal trigger input, filtered + * timer input or external trigger input) and the Slave mode + * (Disable, Reset, Gated, Trigger, External clock mode 1). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim, + TIM_SlaveConfigTypeDef *sSlaveConfig) +{ + /* Check the parameters */ + assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance)); + assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode)); + assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger)); + + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK) + { + htim->State = HAL_TIM_STATE_READY; + __HAL_UNLOCK(htim); + return HAL_ERROR; + } + + /* Enable Trigger Interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER); + + /* Disable Trigger DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER); + + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Read the captured value from Capture Compare unit + * @param htim TIM handle. + * @param Channel TIM Channels to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @arg TIM_CHANNEL_4: TIM Channel 4 selected + * @retval Captured value + */ +uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpreg = 0U; + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + + /* Return the capture 1 value */ + tmpreg = htim->Instance->CCR1; + + break; + } + case TIM_CHANNEL_2: + { + /* Check the parameters */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + + /* Return the capture 2 value */ + tmpreg = htim->Instance->CCR2; + + break; + } + + case TIM_CHANNEL_3: + { + /* Check the parameters */ + assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); + + /* Return the capture 3 value */ + tmpreg = htim->Instance->CCR3; + + break; + } + + case TIM_CHANNEL_4: + { + /* Check the parameters */ + assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); + + /* Return the capture 4 value */ + tmpreg = htim->Instance->CCR4; + + break; + } + + default: + break; + } + + return tmpreg; +} + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions + * @brief TIM Callbacks functions + * +@verbatim + ============================================================================== + ##### TIM Callbacks functions ##### + ============================================================================== + [..] + This section provides TIM callback functions: + (+) TIM Period elapsed callback + (+) TIM Output Compare callback + (+) TIM Input capture callback + (+) TIM Trigger callback + (+) TIM Error callback + +@endverbatim + * @{ + */ + +/** + * @brief Period elapsed callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PeriodElapsedCallback could be implemented in the user file + */ +} + +/** + * @brief Period elapsed half complete callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Output Compare callback in non-blocking mode + * @param htim TIM OC handle + * @retval None + */ +__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file + */ +} + +/** + * @brief Input Capture callback in non-blocking mode + * @param htim TIM IC handle + * @retval None + */ +__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_IC_CaptureCallback could be implemented in the user file + */ +} + +/** + * @brief Input Capture half complete callback in non-blocking mode + * @param htim TIM IC handle + * @retval None + */ +__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief PWM Pulse finished callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file + */ +} + +/** + * @brief PWM Pulse finished half complete callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Hall Trigger detection callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_TriggerCallback could be implemented in the user file + */ +} + +/** + * @brief Hall Trigger detection half complete callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Timer error callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIM_ErrorCallback could be implemented in the user file + */ +} + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User TIM callback to be used instead of the weak predefined callback + * @param htim tim handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID + * @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID + * @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID + * @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID + * @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID + * @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID + * @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID + * @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID + * @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID + * @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID + * @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID + * @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID + * @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID + * @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID + * @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID + * @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID + * @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID + * @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID + * @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID + * @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID + * @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID + * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID + * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callback ID + * @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID + * @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID + * @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID + * @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID + * @param pCallback pointer to the callback function + * @retval status + */ +HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID, + pTIM_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(htim); + + if (htim->State == HAL_TIM_STATE_READY) + { + switch (CallbackID) + { + case HAL_TIM_BASE_MSPINIT_CB_ID : + htim->Base_MspInitCallback = pCallback; + break; + + case HAL_TIM_BASE_MSPDEINIT_CB_ID : + htim->Base_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_IC_MSPINIT_CB_ID : + htim->IC_MspInitCallback = pCallback; + break; + + case HAL_TIM_IC_MSPDEINIT_CB_ID : + htim->IC_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_OC_MSPINIT_CB_ID : + htim->OC_MspInitCallback = pCallback; + break; + + case HAL_TIM_OC_MSPDEINIT_CB_ID : + htim->OC_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_PWM_MSPINIT_CB_ID : + htim->PWM_MspInitCallback = pCallback; + break; + + case HAL_TIM_PWM_MSPDEINIT_CB_ID : + htim->PWM_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID : + htim->OnePulse_MspInitCallback = pCallback; + break; + + case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID : + htim->OnePulse_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_ENCODER_MSPINIT_CB_ID : + htim->Encoder_MspInitCallback = pCallback; + break; + + case HAL_TIM_ENCODER_MSPDEINIT_CB_ID : + htim->Encoder_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID : + htim->HallSensor_MspInitCallback = pCallback; + break; + + case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID : + htim->HallSensor_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_PERIOD_ELAPSED_CB_ID : + htim->PeriodElapsedCallback = pCallback; + break; + + case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID : + htim->PeriodElapsedHalfCpltCallback = pCallback; + break; + + case HAL_TIM_TRIGGER_CB_ID : + htim->TriggerCallback = pCallback; + break; + + case HAL_TIM_TRIGGER_HALF_CB_ID : + htim->TriggerHalfCpltCallback = pCallback; + break; + + case HAL_TIM_IC_CAPTURE_CB_ID : + htim->IC_CaptureCallback = pCallback; + break; + + case HAL_TIM_IC_CAPTURE_HALF_CB_ID : + htim->IC_CaptureHalfCpltCallback = pCallback; + break; + + case HAL_TIM_OC_DELAY_ELAPSED_CB_ID : + htim->OC_DelayElapsedCallback = pCallback; + break; + + case HAL_TIM_PWM_PULSE_FINISHED_CB_ID : + htim->PWM_PulseFinishedCallback = pCallback; + break; + + case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID : + htim->PWM_PulseFinishedHalfCpltCallback = pCallback; + break; + + case HAL_TIM_ERROR_CB_ID : + htim->ErrorCallback = pCallback; + break; + + case HAL_TIM_COMMUTATION_CB_ID : + htim->CommutationCallback = pCallback; + break; + + case HAL_TIM_COMMUTATION_HALF_CB_ID : + htim->CommutationHalfCpltCallback = pCallback; + break; + + case HAL_TIM_BREAK_CB_ID : + htim->BreakCallback = pCallback; + break; + + case HAL_TIM_BREAK2_CB_ID : + htim->Break2Callback = pCallback; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (htim->State == HAL_TIM_STATE_RESET) + { + switch (CallbackID) + { + case HAL_TIM_BASE_MSPINIT_CB_ID : + htim->Base_MspInitCallback = pCallback; + break; + + case HAL_TIM_BASE_MSPDEINIT_CB_ID : + htim->Base_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_IC_MSPINIT_CB_ID : + htim->IC_MspInitCallback = pCallback; + break; + + case HAL_TIM_IC_MSPDEINIT_CB_ID : + htim->IC_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_OC_MSPINIT_CB_ID : + htim->OC_MspInitCallback = pCallback; + break; + + case HAL_TIM_OC_MSPDEINIT_CB_ID : + htim->OC_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_PWM_MSPINIT_CB_ID : + htim->PWM_MspInitCallback = pCallback; + break; + + case HAL_TIM_PWM_MSPDEINIT_CB_ID : + htim->PWM_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID : + htim->OnePulse_MspInitCallback = pCallback; + break; + + case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID : + htim->OnePulse_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_ENCODER_MSPINIT_CB_ID : + htim->Encoder_MspInitCallback = pCallback; + break; + + case HAL_TIM_ENCODER_MSPDEINIT_CB_ID : + htim->Encoder_MspDeInitCallback = pCallback; + break; + + case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID : + htim->HallSensor_MspInitCallback = pCallback; + break; + + case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID : + htim->HallSensor_MspDeInitCallback = pCallback; + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return status; +} + +/** + * @brief Unregister a TIM callback + * TIM callback is redirected to the weak predefined callback + * @param htim tim handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID + * @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID + * @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID + * @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID + * @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID + * @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID + * @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID + * @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID + * @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID + * @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID + * @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID + * @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID + * @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID + * @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID + * @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID + * @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID + * @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID + * @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID + * @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID + * @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID + * @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID + * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID + * @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callback ID + * @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID + * @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID + * @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID + * @arg @ref HAL_TIM_BREAK2_CB_ID Break2 Callback ID + * @retval status + */ +HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(htim); + + if (htim->State == HAL_TIM_STATE_READY) + { + switch (CallbackID) + { + case HAL_TIM_BASE_MSPINIT_CB_ID : + htim->Base_MspInitCallback = HAL_TIM_Base_MspInit; /* Legacy weak Base MspInit Callback */ + break; + + case HAL_TIM_BASE_MSPDEINIT_CB_ID : + htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit; /* Legacy weak Base Msp DeInit Callback */ + break; + + case HAL_TIM_IC_MSPINIT_CB_ID : + htim->IC_MspInitCallback = HAL_TIM_IC_MspInit; /* Legacy weak IC Msp Init Callback */ + break; + + case HAL_TIM_IC_MSPDEINIT_CB_ID : + htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit; /* Legacy weak IC Msp DeInit Callback */ + break; + + case HAL_TIM_OC_MSPINIT_CB_ID : + htim->OC_MspInitCallback = HAL_TIM_OC_MspInit; /* Legacy weak OC Msp Init Callback */ + break; + + case HAL_TIM_OC_MSPDEINIT_CB_ID : + htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit; /* Legacy weak OC Msp DeInit Callback */ + break; + + case HAL_TIM_PWM_MSPINIT_CB_ID : + htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit; /* Legacy weak PWM Msp Init Callback */ + break; + + case HAL_TIM_PWM_MSPDEINIT_CB_ID : + htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit; /* Legacy weak PWM Msp DeInit Callback */ + break; + + case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID : + htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit; /* Legacy weak One Pulse Msp Init Callback */ + break; + + case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID : + htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit; /* Legacy weak One Pulse Msp DeInit Callback */ + break; + + case HAL_TIM_ENCODER_MSPINIT_CB_ID : + htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit; /* Legacy weak Encoder Msp Init Callback */ + break; + + case HAL_TIM_ENCODER_MSPDEINIT_CB_ID : + htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit; /* Legacy weak Encoder Msp DeInit Callback */ + break; + + case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID : + htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit; /* Legacy weak Hall Sensor Msp Init Callback */ + break; + + case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID : + htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit; /* Legacy weak Hall Sensor Msp DeInit Callback */ + break; + + case HAL_TIM_PERIOD_ELAPSED_CB_ID : + htim->PeriodElapsedCallback = HAL_TIM_PeriodElapsedCallback; /* Legacy weak Period Elapsed Callback */ + break; + + case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID : + htim->PeriodElapsedHalfCpltCallback = HAL_TIM_PeriodElapsedHalfCpltCallback; /* Legacy weak Period Elapsed half complete Callback */ + break; + + case HAL_TIM_TRIGGER_CB_ID : + htim->TriggerCallback = HAL_TIM_TriggerCallback; /* Legacy weak Trigger Callback */ + break; + + case HAL_TIM_TRIGGER_HALF_CB_ID : + htim->TriggerHalfCpltCallback = HAL_TIM_TriggerHalfCpltCallback; /* Legacy weak Trigger half complete Callback */ + break; + + case HAL_TIM_IC_CAPTURE_CB_ID : + htim->IC_CaptureCallback = HAL_TIM_IC_CaptureCallback; /* Legacy weak IC Capture Callback */ + break; + + case HAL_TIM_IC_CAPTURE_HALF_CB_ID : + htim->IC_CaptureHalfCpltCallback = HAL_TIM_IC_CaptureHalfCpltCallback; /* Legacy weak IC Capture half complete Callback */ + break; + + case HAL_TIM_OC_DELAY_ELAPSED_CB_ID : + htim->OC_DelayElapsedCallback = HAL_TIM_OC_DelayElapsedCallback; /* Legacy weak OC Delay Elapsed Callback */ + break; + + case HAL_TIM_PWM_PULSE_FINISHED_CB_ID : + htim->PWM_PulseFinishedCallback = HAL_TIM_PWM_PulseFinishedCallback; /* Legacy weak PWM Pulse Finished Callback */ + break; + + case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID : + htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback; /* Legacy weak PWM Pulse Finished half complete Callback */ + break; + + case HAL_TIM_ERROR_CB_ID : + htim->ErrorCallback = HAL_TIM_ErrorCallback; /* Legacy weak Error Callback */ + break; + + case HAL_TIM_COMMUTATION_CB_ID : + htim->CommutationCallback = HAL_TIMEx_CommutCallback; /* Legacy weak Commutation Callback */ + break; + + case HAL_TIM_COMMUTATION_HALF_CB_ID : + htim->CommutationHalfCpltCallback = HAL_TIMEx_CommutHalfCpltCallback; /* Legacy weak Commutation half complete Callback */ + break; + + case HAL_TIM_BREAK_CB_ID : + htim->BreakCallback = HAL_TIMEx_BreakCallback; /* Legacy weak Break Callback */ + break; + + case HAL_TIM_BREAK2_CB_ID : + htim->Break2Callback = HAL_TIMEx_Break2Callback; /* Legacy weak Break2 Callback */ + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (htim->State == HAL_TIM_STATE_RESET) + { + switch (CallbackID) + { + case HAL_TIM_BASE_MSPINIT_CB_ID : + htim->Base_MspInitCallback = HAL_TIM_Base_MspInit; /* Legacy weak Base MspInit Callback */ + break; + + case HAL_TIM_BASE_MSPDEINIT_CB_ID : + htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit; /* Legacy weak Base Msp DeInit Callback */ + break; + + case HAL_TIM_IC_MSPINIT_CB_ID : + htim->IC_MspInitCallback = HAL_TIM_IC_MspInit; /* Legacy weak IC Msp Init Callback */ + break; + + case HAL_TIM_IC_MSPDEINIT_CB_ID : + htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit; /* Legacy weak IC Msp DeInit Callback */ + break; + + case HAL_TIM_OC_MSPINIT_CB_ID : + htim->OC_MspInitCallback = HAL_TIM_OC_MspInit; /* Legacy weak OC Msp Init Callback */ + break; + + case HAL_TIM_OC_MSPDEINIT_CB_ID : + htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit; /* Legacy weak OC Msp DeInit Callback */ + break; + + case HAL_TIM_PWM_MSPINIT_CB_ID : + htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit; /* Legacy weak PWM Msp Init Callback */ + break; + + case HAL_TIM_PWM_MSPDEINIT_CB_ID : + htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit; /* Legacy weak PWM Msp DeInit Callback */ + break; + + case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID : + htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit; /* Legacy weak One Pulse Msp Init Callback */ + break; + + case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID : + htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit; /* Legacy weak One Pulse Msp DeInit Callback */ + break; + + case HAL_TIM_ENCODER_MSPINIT_CB_ID : + htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit; /* Legacy weak Encoder Msp Init Callback */ + break; + + case HAL_TIM_ENCODER_MSPDEINIT_CB_ID : + htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit; /* Legacy weak Encoder Msp DeInit Callback */ + break; + + case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID : + htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit; /* Legacy weak Hall Sensor Msp Init Callback */ + break; + + case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID : + htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit; /* Legacy weak Hall Sensor Msp DeInit Callback */ + break; + + default : + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return status; +} +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup TIM_Exported_Functions_Group10 TIM Peripheral State functions + * @brief TIM Peripheral State functions + * +@verbatim + ============================================================================== + ##### Peripheral State functions ##### + ============================================================================== + [..] + This subsection permits to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Return the TIM Base handle state. + * @param htim TIM Base handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM OC handle state. + * @param htim TIM Output Compare handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM PWM handle state. + * @param htim TIM handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM Input Capture handle state. + * @param htim TIM IC handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM One Pulse Mode handle state. + * @param htim TIM OPM handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @brief Return the TIM Encoder Mode handle state. + * @param htim TIM Encoder Interface handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup TIM_Private_Functions TIM Private Functions + * @{ + */ + +/** + * @brief TIM DMA error callback + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMAError(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + htim->State = HAL_TIM_STATE_READY; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->ErrorCallback(htim); +#else + HAL_TIM_ErrorCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief TIM DMA Delay Pulse complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + htim->State = HAL_TIM_STATE_READY; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PWM_PulseFinishedCallback(htim); +#else + HAL_TIM_PWM_PulseFinishedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA Delay Pulse half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + htim->State = HAL_TIM_STATE_READY; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PWM_PulseFinishedHalfCpltCallback(htim); +#else + HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA Capture complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + htim->State = HAL_TIM_STATE_READY; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureCallback(htim); +#else + HAL_TIM_IC_CaptureCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA Capture half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + htim->State = HAL_TIM_STATE_READY; + + if (hdma == htim->hdma[TIM_DMA_ID_CC1]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC2]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC3]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3; + } + else if (hdma == htim->hdma[TIM_DMA_ID_CC4]) + { + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4; + } + else + { + /* nothing to do */ + } + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->IC_CaptureHalfCpltCallback(htim); +#else + HAL_TIM_IC_CaptureHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED; +} + +/** + * @brief TIM DMA Period Elapse complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + htim->State = HAL_TIM_STATE_READY; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PeriodElapsedCallback(htim); +#else + HAL_TIM_PeriodElapsedCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief TIM DMA Period Elapse half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + htim->State = HAL_TIM_STATE_READY; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->PeriodElapsedHalfCpltCallback(htim); +#else + HAL_TIM_PeriodElapsedHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief TIM DMA Trigger callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + htim->State = HAL_TIM_STATE_READY; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->TriggerCallback(htim); +#else + HAL_TIM_TriggerCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief TIM DMA Trigger half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + htim->State = HAL_TIM_STATE_READY; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->TriggerHalfCpltCallback(htim); +#else + HAL_TIM_TriggerHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief Time Base configuration + * @param TIMx TIM peripheral + * @param Structure TIM Base configuration structure + * @retval None + */ +void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure) +{ + uint32_t tmpcr1; + tmpcr1 = TIMx->CR1; + + /* Set TIM Time Base Unit parameters ---------------------------------------*/ + if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx)) + { + /* Select the Counter Mode */ + tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS); + tmpcr1 |= Structure->CounterMode; + } + + if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx)) + { + /* Set the clock division */ + tmpcr1 &= ~TIM_CR1_CKD; + tmpcr1 |= (uint32_t)Structure->ClockDivision; + } + + /* Set the auto-reload preload */ + MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload); + + TIMx->CR1 = tmpcr1; + + /* Set the Autoreload value */ + TIMx->ARR = (uint32_t)Structure->Period ; + + /* Set the Prescaler value */ + TIMx->PSC = Structure->Prescaler; + + if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx)) + { + /* Set the Repetition Counter value */ + TIMx->RCR = Structure->RepetitionCounter; + } + + /* Generate an update event to reload the Prescaler + and the repetition counter (only for advanced timer) value immediately */ + TIMx->EGR = TIM_EGR_UG; +} + +/** + * @brief Timer Output Compare 1 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The ouput configuration structure + * @retval None + */ +static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the Channel 1: Reset the CC1E Bit */ + TIMx->CCER &= ~TIM_CCER_CC1E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR1 register value */ + tmpccmrx = TIMx->CCMR1; + + /* Reset the Output Compare Mode Bits */ + tmpccmrx &= ~TIM_CCMR1_OC1M; + tmpccmrx &= ~TIM_CCMR1_CC1S; + /* Select the Output Compare Mode */ + tmpccmrx |= OC_Config->OCMode; + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC1P; + /* Set the Output Compare Polarity */ + tmpccer |= OC_Config->OCPolarity; + + if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1)) + { + /* Check parameters */ + assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity)); + + /* Reset the Output N Polarity level */ + tmpccer &= ~TIM_CCER_CC1NP; + /* Set the Output N Polarity */ + tmpccer |= OC_Config->OCNPolarity; + /* Reset the Output N State */ + tmpccer &= ~TIM_CCER_CC1NE; + } + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Check parameters */ + assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState)); + assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState)); + + /* Reset the Output Compare and Output Compare N IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS1; + tmpcr2 &= ~TIM_CR2_OIS1N; + /* Set the Output Idle state */ + tmpcr2 |= OC_Config->OCIdleState; + /* Set the Output N Idle state */ + tmpcr2 |= OC_Config->OCNIdleState; + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR1 */ + TIMx->CCMR1 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR1 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 2 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The ouput configuration structure + * @retval None + */ +void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the Channel 2: Reset the CC2E Bit */ + TIMx->CCER &= ~TIM_CCER_CC2E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR1 register value */ + tmpccmrx = TIMx->CCMR1; + + /* Reset the Output Compare mode and Capture/Compare selection Bits */ + tmpccmrx &= ~TIM_CCMR1_OC2M; + tmpccmrx &= ~TIM_CCMR1_CC2S; + + /* Select the Output Compare Mode */ + tmpccmrx |= (OC_Config->OCMode << 8U); + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC2P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 4U); + + if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2)) + { + assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity)); + + /* Reset the Output N Polarity level */ + tmpccer &= ~TIM_CCER_CC2NP; + /* Set the Output N Polarity */ + tmpccer |= (OC_Config->OCNPolarity << 4U); + /* Reset the Output N State */ + tmpccer &= ~TIM_CCER_CC2NE; + + } + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Check parameters */ + assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState)); + assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState)); + + /* Reset the Output Compare and Output Compare N IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS2; + tmpcr2 &= ~TIM_CR2_OIS2N; + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 2U); + /* Set the Output N Idle state */ + tmpcr2 |= (OC_Config->OCNIdleState << 2U); + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR1 */ + TIMx->CCMR1 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR2 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 3 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The ouput configuration structure + * @retval None + */ +static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the Channel 3: Reset the CC2E Bit */ + TIMx->CCER &= ~TIM_CCER_CC3E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR2 register value */ + tmpccmrx = TIMx->CCMR2; + + /* Reset the Output Compare mode and Capture/Compare selection Bits */ + tmpccmrx &= ~TIM_CCMR2_OC3M; + tmpccmrx &= ~TIM_CCMR2_CC3S; + /* Select the Output Compare Mode */ + tmpccmrx |= OC_Config->OCMode; + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC3P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 8U); + + if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3)) + { + assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity)); + + /* Reset the Output N Polarity level */ + tmpccer &= ~TIM_CCER_CC3NP; + /* Set the Output N Polarity */ + tmpccer |= (OC_Config->OCNPolarity << 8U); + /* Reset the Output N State */ + tmpccer &= ~TIM_CCER_CC3NE; + } + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Check parameters */ + assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState)); + assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState)); + + /* Reset the Output Compare and Output Compare N IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS3; + tmpcr2 &= ~TIM_CR2_OIS3N; + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 4U); + /* Set the Output N Idle state */ + tmpcr2 |= (OC_Config->OCNIdleState << 4U); + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR2 */ + TIMx->CCMR2 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR3 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 4 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The ouput configuration structure + * @retval None + */ +static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the Channel 4: Reset the CC4E Bit */ + TIMx->CCER &= ~TIM_CCER_CC4E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + + /* Get the TIMx CCMR2 register value */ + tmpccmrx = TIMx->CCMR2; + + /* Reset the Output Compare mode and Capture/Compare selection Bits */ + tmpccmrx &= ~TIM_CCMR2_OC4M; + tmpccmrx &= ~TIM_CCMR2_CC4S; + + /* Select the Output Compare Mode */ + tmpccmrx |= (OC_Config->OCMode << 8U); + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC4P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 12U); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Check parameters */ + assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState)); + + /* Reset the Output Compare IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS4; + + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 6U); + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR2 */ + TIMx->CCMR2 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR4 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 5 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The ouput configuration structure + * @retval None + */ +static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx, + TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the output: Reset the CCxE Bit */ + TIMx->CCER &= ~TIM_CCER_CC5E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + /* Get the TIMx CCMR1 register value */ + tmpccmrx = TIMx->CCMR3; + + /* Reset the Output Compare Mode Bits */ + tmpccmrx &= ~(TIM_CCMR3_OC5M); + /* Select the Output Compare Mode */ + tmpccmrx |= OC_Config->OCMode; + + /* Reset the Output Polarity level */ + tmpccer &= ~TIM_CCER_CC5P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 16U); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Reset the Output Compare IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS5; + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 8U); + } + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR3 */ + TIMx->CCMR3 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR5 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Timer Output Compare 6 configuration + * @param TIMx to select the TIM peripheral + * @param OC_Config The ouput configuration structure + * @retval None + */ +static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx, + TIM_OC_InitTypeDef *OC_Config) +{ + uint32_t tmpccmrx; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Disable the output: Reset the CCxE Bit */ + TIMx->CCER &= ~TIM_CCER_CC6E; + + /* Get the TIMx CCER register value */ + tmpccer = TIMx->CCER; + /* Get the TIMx CR2 register value */ + tmpcr2 = TIMx->CR2; + /* Get the TIMx CCMR1 register value */ + tmpccmrx = TIMx->CCMR3; + + /* Reset the Output Compare Mode Bits */ + tmpccmrx &= ~(TIM_CCMR3_OC6M); + /* Select the Output Compare Mode */ + tmpccmrx |= (OC_Config->OCMode << 8U); + + /* Reset the Output Polarity level */ + tmpccer &= (uint32_t)~TIM_CCER_CC6P; + /* Set the Output Compare Polarity */ + tmpccer |= (OC_Config->OCPolarity << 20U); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + /* Reset the Output Compare IDLE State */ + tmpcr2 &= ~TIM_CR2_OIS6; + /* Set the Output Idle state */ + tmpcr2 |= (OC_Config->OCIdleState << 10U); + } + + /* Write to TIMx CR2 */ + TIMx->CR2 = tmpcr2; + + /* Write to TIMx CCMR3 */ + TIMx->CCMR3 = tmpccmrx; + + /* Set the Capture Compare Register value */ + TIMx->CCR6 = OC_Config->Pulse; + + /* Write to TIMx CCER */ + TIMx->CCER = tmpccer; +} + +/** + * @brief Slave Timer configuration function + * @param htim TIM handle + * @param sSlaveConfig Slave timer configuration + * @retval None + */ +static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim, + TIM_SlaveConfigTypeDef *sSlaveConfig) +{ + uint32_t tmpsmcr; + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Get the TIMx SMCR register value */ + tmpsmcr = htim->Instance->SMCR; + + /* Reset the Trigger Selection Bits */ + tmpsmcr &= ~TIM_SMCR_TS; + /* Set the Input Trigger source */ + tmpsmcr |= sSlaveConfig->InputTrigger; + + /* Reset the slave mode Bits */ + tmpsmcr &= ~TIM_SMCR_SMS; + /* Set the slave mode */ + tmpsmcr |= sSlaveConfig->SlaveMode; + + /* Write to TIMx SMCR */ + htim->Instance->SMCR = tmpsmcr; + + /* Configure the trigger prescaler, filter, and polarity */ + switch (sSlaveConfig->InputTrigger) + { + case TIM_TS_ETRF: + { + /* Check the parameters */ + assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler)); + assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity)); + assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter)); + /* Configure the ETR Trigger source */ + TIM_ETR_SetConfig(htim->Instance, + sSlaveConfig->TriggerPrescaler, + sSlaveConfig->TriggerPolarity, + sSlaveConfig->TriggerFilter); + break; + } + + case TIM_TS_TI1F_ED: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter)); + + if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) + { + return HAL_ERROR; + } + + /* Disable the Channel 1: Reset the CC1E Bit */ + tmpccer = htim->Instance->CCER; + htim->Instance->CCER &= ~TIM_CCER_CC1E; + tmpccmr1 = htim->Instance->CCMR1; + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC1F; + tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U); + + /* Write to TIMx CCMR1 and CCER registers */ + htim->Instance->CCMR1 = tmpccmr1; + htim->Instance->CCER = tmpccer; + break; + } + + case TIM_TS_TI1FP1: + { + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity)); + assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter)); + + /* Configure TI1 Filter and Polarity */ + TIM_TI1_ConfigInputStage(htim->Instance, + sSlaveConfig->TriggerPolarity, + sSlaveConfig->TriggerFilter); + break; + } + + case TIM_TS_TI2FP2: + { + /* Check the parameters */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity)); + assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter)); + + /* Configure TI2 Filter and Polarity */ + TIM_TI2_ConfigInputStage(htim->Instance, + sSlaveConfig->TriggerPolarity, + sSlaveConfig->TriggerFilter); + break; + } + + case TIM_TS_ITR0: + case TIM_TS_ITR1: + case TIM_TS_ITR2: + case TIM_TS_ITR3: + { + /* Check the parameter */ + assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); + break; + } + + default: + break; + } + return HAL_OK; +} + +/** + * @brief Configure the TI1 as Input. + * @param TIMx to select the TIM peripheral. + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 1 is selected to be connected to IC1. + * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 1 is selected to be connected to IC2. + * @arg TIM_ICSELECTION_TRC: TIM Input 1 is selected to be connected to TRC. + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI2FP1 + * (on channel2 path) is used as the input signal. Therefore CCMR1 must be + * protected against un-initialized filter and polarity values. + */ +void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Disable the Channel 1: Reset the CC1E Bit */ + TIMx->CCER &= ~TIM_CCER_CC1E; + tmpccmr1 = TIMx->CCMR1; + tmpccer = TIMx->CCER; + + /* Select the Input */ + if (IS_TIM_CC2_INSTANCE(TIMx) != RESET) + { + tmpccmr1 &= ~TIM_CCMR1_CC1S; + tmpccmr1 |= TIM_ICSelection; + } + else + { + tmpccmr1 |= TIM_CCMR1_CC1S_0; + } + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC1F; + tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F); + + /* Select the Polarity and set the CC1E Bit */ + tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP); + tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP)); + + /* Write to TIMx CCMR1 and CCER registers */ + TIMx->CCMR1 = tmpccmr1; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the Polarity and Filter for TI1. + * @param TIMx to select the TIM peripheral. + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Disable the Channel 1: Reset the CC1E Bit */ + tmpccer = TIMx->CCER; + TIMx->CCER &= ~TIM_CCER_CC1E; + tmpccmr1 = TIMx->CCMR1; + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC1F; + tmpccmr1 |= (TIM_ICFilter << 4U); + + /* Select the Polarity and set the CC1E Bit */ + tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP); + tmpccer |= TIM_ICPolarity; + + /* Write to TIMx CCMR1 and CCER registers */ + TIMx->CCMR1 = tmpccmr1; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the TI2 as Input. + * @param TIMx to select the TIM peripheral + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 2 is selected to be connected to IC2. + * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 2 is selected to be connected to IC1. + * @arg TIM_ICSELECTION_TRC: TIM Input 2 is selected to be connected to TRC. + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI1FP2 + * (on channel1 path) is used as the input signal. Therefore CCMR1 must be + * protected against un-initialized filter and polarity values. + */ +static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Disable the Channel 2: Reset the CC2E Bit */ + TIMx->CCER &= ~TIM_CCER_CC2E; + tmpccmr1 = TIMx->CCMR1; + tmpccer = TIMx->CCER; + + /* Select the Input */ + tmpccmr1 &= ~TIM_CCMR1_CC2S; + tmpccmr1 |= (TIM_ICSelection << 8U); + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC2F; + tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F); + + /* Select the Polarity and set the CC2E Bit */ + tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP); + tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP)); + + /* Write to TIMx CCMR1 and CCER registers */ + TIMx->CCMR1 = tmpccmr1 ; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the Polarity and Filter for TI2. + * @param TIMx to select the TIM peripheral. + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + */ +static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Disable the Channel 2: Reset the CC2E Bit */ + TIMx->CCER &= ~TIM_CCER_CC2E; + tmpccmr1 = TIMx->CCMR1; + tmpccer = TIMx->CCER; + + /* Set the filter */ + tmpccmr1 &= ~TIM_CCMR1_IC2F; + tmpccmr1 |= (TIM_ICFilter << 12U); + + /* Select the Polarity and set the CC2E Bit */ + tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP); + tmpccer |= (TIM_ICPolarity << 4U); + + /* Write to TIMx CCMR1 and CCER registers */ + TIMx->CCMR1 = tmpccmr1 ; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the TI3 as Input. + * @param TIMx to select the TIM peripheral + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 3 is selected to be connected to IC3. + * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 3 is selected to be connected to IC4. + * @arg TIM_ICSELECTION_TRC: TIM Input 3 is selected to be connected to TRC. + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @retval None + * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI3FP4 + * (on channel1 path) is used as the input signal. Therefore CCMR2 must be + * protected against un-initialized filter and polarity values. + */ +static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr2; + uint32_t tmpccer; + + /* Disable the Channel 3: Reset the CC3E Bit */ + TIMx->CCER &= ~TIM_CCER_CC3E; + tmpccmr2 = TIMx->CCMR2; + tmpccer = TIMx->CCER; + + /* Select the Input */ + tmpccmr2 &= ~TIM_CCMR2_CC3S; + tmpccmr2 |= TIM_ICSelection; + + /* Set the filter */ + tmpccmr2 &= ~TIM_CCMR2_IC3F; + tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F); + + /* Select the Polarity and set the CC3E Bit */ + tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP); + tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP)); + + /* Write to TIMx CCMR2 and CCER registers */ + TIMx->CCMR2 = tmpccmr2; + TIMx->CCER = tmpccer; +} + +/** + * @brief Configure the TI4 as Input. + * @param TIMx to select the TIM peripheral + * @param TIM_ICPolarity The Input Polarity. + * This parameter can be one of the following values: + * @arg TIM_ICPOLARITY_RISING + * @arg TIM_ICPOLARITY_FALLING + * @arg TIM_ICPOLARITY_BOTHEDGE + * @param TIM_ICSelection specifies the input to be used. + * This parameter can be one of the following values: + * @arg TIM_ICSELECTION_DIRECTTI: TIM Input 4 is selected to be connected to IC4. + * @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 4 is selected to be connected to IC3. + * @arg TIM_ICSELECTION_TRC: TIM Input 4 is selected to be connected to TRC. + * @param TIM_ICFilter Specifies the Input Capture Filter. + * This parameter must be a value between 0x00 and 0x0F. + * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI4FP3 + * (on channel1 path) is used as the input signal. Therefore CCMR2 must be + * protected against un-initialized filter and polarity values. + * @retval None + */ +static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, + uint32_t TIM_ICFilter) +{ + uint32_t tmpccmr2; + uint32_t tmpccer; + + /* Disable the Channel 4: Reset the CC4E Bit */ + TIMx->CCER &= ~TIM_CCER_CC4E; + tmpccmr2 = TIMx->CCMR2; + tmpccer = TIMx->CCER; + + /* Select the Input */ + tmpccmr2 &= ~TIM_CCMR2_CC4S; + tmpccmr2 |= (TIM_ICSelection << 8U); + + /* Set the filter */ + tmpccmr2 &= ~TIM_CCMR2_IC4F; + tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F); + + /* Select the Polarity and set the CC4E Bit */ + tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP); + tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP)); + + /* Write to TIMx CCMR2 and CCER registers */ + TIMx->CCMR2 = tmpccmr2; + TIMx->CCER = tmpccer ; +} + +/** + * @brief Selects the Input Trigger source + * @param TIMx to select the TIM peripheral + * @param InputTriggerSource The Input Trigger source. + * This parameter can be one of the following values: + * @arg TIM_TS_ITR0: Internal Trigger 0 + * @arg TIM_TS_ITR1: Internal Trigger 1 + * @arg TIM_TS_ITR2: Internal Trigger 2 + * @arg TIM_TS_ITR3: Internal Trigger 3 + * @arg TIM_TS_TI1F_ED: TI1 Edge Detector + * @arg TIM_TS_TI1FP1: Filtered Timer Input 1 + * @arg TIM_TS_TI2FP2: Filtered Timer Input 2 + * @arg TIM_TS_ETRF: External Trigger input + * @retval None + */ +static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource) +{ + uint32_t tmpsmcr; + + /* Get the TIMx SMCR register value */ + tmpsmcr = TIMx->SMCR; + /* Reset the TS Bits */ + tmpsmcr &= ~TIM_SMCR_TS; + /* Set the Input Trigger source and the slave mode*/ + tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1); + /* Write to TIMx SMCR */ + TIMx->SMCR = tmpsmcr; +} +/** + * @brief Configures the TIMx External Trigger (ETR). + * @param TIMx to select the TIM peripheral + * @param TIM_ExtTRGPrescaler The external Trigger Prescaler. + * This parameter can be one of the following values: + * @arg TIM_ETRPRESCALER_DIV1: ETRP Prescaler OFF. + * @arg TIM_ETRPRESCALER_DIV2: ETRP frequency divided by 2. + * @arg TIM_ETRPRESCALER_DIV4: ETRP frequency divided by 4. + * @arg TIM_ETRPRESCALER_DIV8: ETRP frequency divided by 8. + * @param TIM_ExtTRGPolarity The external Trigger Polarity. + * This parameter can be one of the following values: + * @arg TIM_ETRPOLARITY_INVERTED: active low or falling edge active. + * @arg TIM_ETRPOLARITY_NONINVERTED: active high or rising edge active. + * @param ExtTRGFilter External Trigger Filter. + * This parameter must be a value between 0x00 and 0x0F + * @retval None + */ +void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler, + uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter) +{ + uint32_t tmpsmcr; + + tmpsmcr = TIMx->SMCR; + + /* Reset the ETR Bits */ + tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP); + + /* Set the Prescaler, the Filter value and the Polarity */ + tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U))); + + /* Write to TIMx SMCR */ + TIMx->SMCR = tmpsmcr; +} + +/** + * @brief Enables or disables the TIM Capture Compare Channel x. + * @param TIMx to select the TIM peripheral + * @param Channel specifies the TIM Channel + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 + * @arg TIM_CHANNEL_2: TIM Channel 2 + * @arg TIM_CHANNEL_3: TIM Channel 3 + * @arg TIM_CHANNEL_4: TIM Channel 4 + * @arg TIM_CHANNEL_5: TIM Channel 5 selected + * @arg TIM_CHANNEL_6: TIM Channel 6 selected + * @param ChannelState specifies the TIM Channel CCxE bit new state. + * This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE. + * @retval None + */ +void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState) +{ + uint32_t tmp; + + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(TIMx)); + assert_param(IS_TIM_CHANNELS(Channel)); + + tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */ + + /* Reset the CCxE Bit */ + TIMx->CCER &= ~tmp; + + /* Set or reset the CCxE Bit */ + TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */ +} + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) +/** + * @brief Reset interrupt callbacks to the legacy weak callbacks. + * @param htim pointer to a TIM_HandleTypeDef structure that contains + * the configuration information for TIM module. + * @retval None + */ +void TIM_ResetCallback(TIM_HandleTypeDef *htim) +{ + /* Reset the TIM callback to the legacy weak callbacks */ + htim->PeriodElapsedCallback = HAL_TIM_PeriodElapsedCallback; /* Legacy weak PeriodElapsedCallback */ + htim->PeriodElapsedHalfCpltCallback = HAL_TIM_PeriodElapsedHalfCpltCallback; /* Legacy weak PeriodElapsedHalfCpltCallback */ + htim->TriggerCallback = HAL_TIM_TriggerCallback; /* Legacy weak TriggerCallback */ + htim->TriggerHalfCpltCallback = HAL_TIM_TriggerHalfCpltCallback; /* Legacy weak TriggerHalfCpltCallback */ + htim->IC_CaptureCallback = HAL_TIM_IC_CaptureCallback; /* Legacy weak IC_CaptureCallback */ + htim->IC_CaptureHalfCpltCallback = HAL_TIM_IC_CaptureHalfCpltCallback; /* Legacy weak IC_CaptureHalfCpltCallback */ + htim->OC_DelayElapsedCallback = HAL_TIM_OC_DelayElapsedCallback; /* Legacy weak OC_DelayElapsedCallback */ + htim->PWM_PulseFinishedCallback = HAL_TIM_PWM_PulseFinishedCallback; /* Legacy weak PWM_PulseFinishedCallback */ + htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback; /* Legacy weak PWM_PulseFinishedHalfCpltCallback */ + htim->ErrorCallback = HAL_TIM_ErrorCallback; /* Legacy weak ErrorCallback */ + htim->CommutationCallback = HAL_TIMEx_CommutCallback; /* Legacy weak CommutationCallback */ + htim->CommutationHalfCpltCallback = HAL_TIMEx_CommutHalfCpltCallback; /* Legacy weak CommutationHalfCpltCallback */ + htim->BreakCallback = HAL_TIMEx_BreakCallback; /* Legacy weak BreakCallback */ + htim->Break2Callback = HAL_TIMEx_Break2Callback; /* Legacy weak Break2Callback */ +} +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + +/** + * @} + */ + +#endif /* HAL_TIM_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c new file mode 100644 index 0000000..503cb0c --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c @@ -0,0 +1,2213 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_tim_ex.c + * @author MCD Application Team + * @brief TIM HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Timer Extended peripheral: + * + Time Hall Sensor Interface Initialization + * + Time Hall Sensor Interface Start + * + Time Complementary signal break and dead time configuration + * + Time Master and Slave synchronization configuration + * + Time Output Compare/PWM Channel Configuration (for channels 5 and 6) + * + Time OCRef clear configuration + * + Timer remapping capabilities configuration + @verbatim + ============================================================================== + ##### TIMER Extended features ##### + ============================================================================== + [..] + The Timer Extended features include: + (#) Complementary outputs with programmable dead-time for : + (++) Output Compare + (++) PWM generation (Edge and Center-aligned Mode) + (++) One-pulse mode output + (#) Synchronization circuit to control the timer with external signals and to + interconnect several timers together. + (#) Break input to put the timer output signals in reset state or in a known state. + (#) Supports incremental (quadrature) encoder and hall-sensor circuitry for + positioning purposes + + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Initialize the TIM low level resources by implementing the following functions + depending on the selected feature: + (++) Hall Sensor output : HAL_TIMEx_HallSensor_MspInit() + + (#) Initialize the TIM low level resources : + (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE(); + (##) TIM pins configuration + (+++) Enable the clock for the TIM GPIOs using the following function: + __HAL_RCC_GPIOx_CLK_ENABLE(); + (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init(); + + (#) The external Clock can be configured, if needed (the default clock is the + internal clock from the APBx), using the following function: + HAL_TIM_ConfigClockSource, the clock configuration should be done before + any start function. + + (#) Configure the TIM in the desired functioning mode using one of the + initialization function of this driver: + (++) HAL_TIMEx_HallSensor_Init() and HAL_TIMEx_ConfigCommutEvent(): to use the + Timer Hall Sensor Interface and the commutation event with the corresponding + Interrupt and DMA request if needed (Note that One Timer is used to interface + with the Hall sensor Interface and another Timer should be used to use + the commutation event). + + (#) Activate the TIM peripheral using one of the start functions: + (++) Complementary Output Compare : HAL_TIMEx_OCN_Start(), HAL_TIMEx_OCN_Start_DMA(), HAL_TIMEx_OC_Start_IT() + (++) Complementary PWM generation : HAL_TIMEx_PWMN_Start(), HAL_TIMEx_PWMN_Start_DMA(), HAL_TIMEx_PWMN_Start_IT() + (++) Complementary One-pulse mode output : HAL_TIMEx_OnePulseN_Start(), HAL_TIMEx_OnePulseN_Start_IT() + (++) Hall Sensor output : HAL_TIMEx_HallSensor_Start(), HAL_TIMEx_HallSensor_Start_DMA(), HAL_TIMEx_HallSensor_Start_IT(). + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup TIMEx TIMEx + * @brief TIM Extended HAL module driver + * @{ + */ + +#ifdef HAL_TIM_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/** @addtogroup TIMEx_Private_Macros + * @{ + */ +#define TIM_GET_OR_MASK(__INSTANCE__) \ + (((__INSTANCE__) == TIM1) ? (TIM1_OR_ETR_ADC1_RMP | TIM1_OR_TI1_RMP) : \ + ((__INSTANCE__) == TIM2) ? (TIM2_OR_TI4_RMP | TIM2_OR_ETR_RMP | TIM2_OR_ITR1_RMP) : \ + ((__INSTANCE__) == TIM16) ? TIM16_OR_TI1_RMP : TIM17_OR_TI1_RMP) +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState); + +/* Exported functions --------------------------------------------------------*/ +/** @defgroup TIMEx_Exported_Functions TIM Extended Exported Functions + * @{ + */ + +/** @defgroup TIMEx_Exported_Functions_Group1 Extended Timer Hall Sensor functions + * @brief Timer Hall Sensor functions + * +@verbatim + ============================================================================== + ##### Timer Hall Sensor functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and configure TIM HAL Sensor. + (+) De-initialize TIM HAL Sensor. + (+) Start the Hall Sensor Interface. + (+) Stop the Hall Sensor Interface. + (+) Start the Hall Sensor Interface and enable interrupts. + (+) Stop the Hall Sensor Interface and disable interrupts. + (+) Start the Hall Sensor Interface and enable DMA transfers. + (+) Stop the Hall Sensor Interface and disable DMA transfers. + +@endverbatim + * @{ + */ +/** + * @brief Initializes the TIM Hall Sensor Interface and initialize the associated handle. + * @param htim TIM Hall Sensor Interface handle + * @param sConfig TIM Hall Sensor configuration structure + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, TIM_HallSensor_InitTypeDef *sConfig) +{ + TIM_OC_InitTypeDef OC_Config; + + /* Check the TIM handle allocation */ + if (htim == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode)); + assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision)); + assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload)); + assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity)); + assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler)); + assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter)); + + if (htim->State == HAL_TIM_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htim->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + /* Reset interrupt callbacks to legacy week callbacks */ + TIM_ResetCallback(htim); + + if (htim->HallSensor_MspInitCallback == NULL) + { + htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit; + } + /* Init the low level hardware : GPIO, CLOCK, NVIC */ + htim->HallSensor_MspInitCallback(htim); +#else + /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */ + HAL_TIMEx_HallSensor_MspInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + } + + /* Set the TIM state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Configure the Time base in the Encoder Mode */ + TIM_Base_SetConfig(htim->Instance, &htim->Init); + + /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the Hall sensor */ + TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter); + + /* Reset the IC1PSC Bits */ + htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC; + /* Set the IC1PSC value */ + htim->Instance->CCMR1 |= sConfig->IC1Prescaler; + + /* Enable the Hall sensor interface (XOR function of the three inputs) */ + htim->Instance->CR2 |= TIM_CR2_TI1S; + + /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= TIM_TS_TI1F_ED; + + /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */ + htim->Instance->SMCR &= ~TIM_SMCR_SMS; + htim->Instance->SMCR |= TIM_SLAVEMODE_RESET; + + /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/ + OC_Config.OCFastMode = TIM_OCFAST_DISABLE; + OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET; + OC_Config.OCMode = TIM_OCMODE_PWM2; + OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET; + OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH; + OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH; + OC_Config.Pulse = sConfig->Commutation_Delay; + + TIM_OC2_SetConfig(htim->Instance, &OC_Config); + + /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2 + register to 101 */ + htim->Instance->CR2 &= ~TIM_CR2_MMS; + htim->Instance->CR2 |= TIM_TRGO_OC2REF; + + /* Initialize the TIM state*/ + htim->State = HAL_TIM_STATE_READY; + + return HAL_OK; +} + +/** + * @brief DeInitializes the TIM Hall Sensor interface + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(htim->Instance)); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Disable the TIM Peripheral Clock */ + __HAL_TIM_DISABLE(htim); + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + if (htim->HallSensor_MspDeInitCallback == NULL) + { + htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit; + } + /* DeInit the low level hardware */ + htim->HallSensor_MspDeInitCallback(htim); +#else + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + HAL_TIMEx_HallSensor_MspDeInit(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ + + /* Change TIM state */ + htim->State = HAL_TIM_STATE_RESET; + + /* Release Lock */ + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Initializes the TIM Hall Sensor MSP. + * @param htim TIM Hall Sensor Interface handle + * @retval None + */ +__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file + */ +} + +/** + * @brief DeInitializes TIM Hall Sensor MSP. + * @param htim TIM Hall Sensor Interface handle + * @retval None + */ +__weak void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_HallSensor_MspDeInit could be implemented in the user file + */ +} + +/** + * @brief Starts the TIM Hall Sensor Interface. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Enable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Hall sensor Interface. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channels 1, 2 and 3 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Hall Sensor Interface in interrupt mode. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Enable the capture compare Interrupts 1 event */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + + /* Enable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Hall Sensor Interface in interrupt mode. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + /* Disable the capture compare Interrupts event */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Hall Sensor Interface in DMA mode. + * @param htim TIM Hall Sensor Interface handle + * @param pData The destination Buffer address. + * @param Length The length of data to be transferred from TIM peripheral to memory. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + if (htim->State == HAL_TIM_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->State == HAL_TIM_STATE_READY) + { + if (((uint32_t)pData == 0U) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + htim->State = HAL_TIM_STATE_BUSY; + } + } + else + { + /* nothing to do */ + } + /* Enable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); + + /* Set the DMA Input Capture 1 Callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt; + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel for Capture 1*/ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the capture compare 1 Interrupt */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Hall Sensor Interface in DMA mode. + * @param htim TIM Hall Sensor Interface handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim) +{ + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance)); + + /* Disable the Input Capture channel 1 + (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1, TIM_CHANNEL_2 and TIM_CHANNEL_3) */ + TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE); + + + /* Disable the capture compare Interrupts 1 event */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group2 Extended Timer Complementary Output Compare functions + * @brief Timer Complementary Output Compare functions + * +@verbatim + ============================================================================== + ##### Timer Complementary Output Compare functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Start the Complementary Output Compare/PWM. + (+) Stop the Complementary Output Compare/PWM. + (+) Start the Complementary Output Compare/PWM and enable interrupts. + (+) Stop the Complementary Output Compare/PWM and disable interrupts. + (+) Start the Complementary Output Compare/PWM and enable DMA transfers. + (+) Stop the Complementary Output Compare/PWM and disable DMA transfers. + +@endverbatim + * @{ + */ + +/** + * @brief Starts the TIM Output Compare signal generation on the complementary + * output. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Enable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Output Compare signal generation on the complementary + * output. + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Disable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Output Compare signal generation in interrupt mode + * on the complementary output. + * @param htim TIM OC handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Output Compare interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Output Compare interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Output Compare interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + + default: + break; + } + + /* Enable the TIM Break interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK); + + /* Enable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Output Compare signal generation in interrupt mode + * on the complementary output. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpccer; + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Output Compare interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Output Compare interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Output Compare interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + default: + break; + } + + /* Disable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the TIM Break interrupt (only if no more channel is active) */ + tmpccer = htim->Instance->CCER; + if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET) + { + __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK); + } + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM Output Compare signal generation in DMA mode + * on the complementary output. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to TIM peripheral + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + if (htim->State == HAL_TIM_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->State == HAL_TIM_STATE_READY) + { + if (((uint32_t)pData == 0U) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + htim->State = HAL_TIM_STATE_BUSY; + } + } + else + { + /* nothing to do */ + } + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Output Compare DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Output Compare DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Output Compare DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + default: + break; + } + + /* Enable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM Output Compare signal generation in DMA mode + * on the complementary output. + * @param htim TIM Output Compare handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Output Compare DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Output Compare DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Output Compare DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + default: + break; + } + + /* Disable the Capture compare channel N */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group3 Extended Timer Complementary PWM functions + * @brief Timer Complementary PWM functions + * +@verbatim + ============================================================================== + ##### Timer Complementary PWM functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Start the Complementary PWM. + (+) Stop the Complementary PWM. + (+) Start the Complementary PWM and enable interrupts. + (+) Stop the Complementary PWM and disable interrupts. + (+) Start the Complementary PWM and enable DMA transfers. + (+) Stop the Complementary PWM and disable DMA transfers. + (+) Start the Complementary Input Capture measurement. + (+) Stop the Complementary Input Capture. + (+) Start the Complementary Input Capture and enable interrupts. + (+) Stop the Complementary Input Capture and disable interrupts. + (+) Start the Complementary Input Capture and enable DMA transfers. + (+) Stop the Complementary Input Capture and disable DMA transfers. + (+) Start the Complementary One Pulse generation. + (+) Stop the Complementary One Pulse. + (+) Start the Complementary One Pulse and enable interrupts. + (+) Stop the Complementary One Pulse and disable interrupts. + +@endverbatim + * @{ + */ + +/** + * @brief Starts the PWM signal generation on the complementary output. + * @param htim TIM handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Enable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the PWM signal generation on the complementary output. + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + /* Disable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the PWM signal generation in interrupt mode on the + * complementary output. + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Enable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3); + break; + } + + default: + break; + } + + /* Enable the TIM Break interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK); + + /* Enable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the PWM signal generation in interrupt mode on the + * complementary output. + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + uint32_t tmpccer; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3); + break; + } + + default: + break; + } + + /* Disable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the TIM Break interrupt (only if no more channel is active) */ + tmpccer = htim->Instance->CCER; + if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET) + { + __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK); + } + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM PWM signal generation in DMA mode on the + * complementary output + * @param htim TIM handle + * @param Channel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @param pData The source Buffer address. + * @param Length The length of data to be transferred from memory to TIM peripheral + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length) +{ + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + if (htim->State == HAL_TIM_STATE_BUSY) + { + return HAL_BUSY; + } + else if (htim->State == HAL_TIM_STATE_READY) + { + if (((uint32_t)pData == 0U) && (Length > 0U)) + { + return HAL_ERROR; + } + else + { + htim->State = HAL_TIM_STATE_BUSY; + } + } + else + { + /* nothing to do */ + } + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1); + break; + } + + case TIM_CHANNEL_2: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2); + break; + } + + case TIM_CHANNEL_3: + { + /* Set the DMA compare callbacks */ + htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt; + htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt; + + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK) + { + return HAL_ERROR; + } + /* Enable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3); + break; + } + + default: + break; + } + + /* Enable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */ + tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS; + if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr)) + { + __HAL_TIM_ENABLE(htim); + } + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM PWM signal generation in DMA mode on the complementary + * output + * @param htim TIM handle + * @param Channel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @arg TIM_CHANNEL_3: TIM Channel 3 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel)); + + switch (Channel) + { + case TIM_CHANNEL_1: + { + /* Disable the TIM Capture/Compare 1 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]); + break; + } + + case TIM_CHANNEL_2: + { + /* Disable the TIM Capture/Compare 2 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]); + break; + } + + case TIM_CHANNEL_3: + { + /* Disable the TIM Capture/Compare 3 DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3); + (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]); + break; + } + + default: + break; + } + + /* Disable the complementary PWM output */ + TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group4 Extended Timer Complementary One Pulse functions + * @brief Timer Complementary One Pulse functions + * +@verbatim + ============================================================================== + ##### Timer Complementary One Pulse functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Start the Complementary One Pulse generation. + (+) Stop the Complementary One Pulse. + (+) Start the Complementary One Pulse and enable interrupts. + (+) Stop the Complementary One Pulse and disable interrupts. + +@endverbatim + * @{ + */ + +/** + * @brief Starts the TIM One Pulse signal generation on the complementary + * output. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); + + /* Enable the complementary One Pulse output */ + TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM One Pulse signal generation on the complementary + * output. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); + + /* Disable the complementary One Pulse output */ + TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Starts the TIM One Pulse signal generation in interrupt mode on the + * complementary channel. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channel to be enabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); + + /* Enable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1); + + /* Enable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2); + + /* Enable the complementary One Pulse output */ + TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE); + + /* Enable the Main Output */ + __HAL_TIM_MOE_ENABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stops the TIM One Pulse signal generation in interrupt mode on the + * complementary channel. + * @param htim TIM One Pulse handle + * @param OutputChannel TIM Channel to be disabled + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 selected + * @arg TIM_CHANNEL_2: TIM Channel 2 selected + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel) +{ + /* Check the parameters */ + assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel)); + + /* Disable the TIM Capture/Compare 1 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1); + + /* Disable the TIM Capture/Compare 2 interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2); + + /* Disable the complementary One Pulse output */ + TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE); + + /* Disable the Main Output */ + __HAL_TIM_MOE_DISABLE(htim); + + /* Disable the Peripheral */ + __HAL_TIM_DISABLE(htim); + + /* Return function status */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group5 Extended Peripheral Control functions + * @brief Peripheral Control functions + * +@verbatim + ============================================================================== + ##### Peripheral Control functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Configure the commutation event in case of use of the Hall sensor interface. + (+) Configure Output channels for OC and PWM mode. + + (+) Configure Complementary channels, break features and dead time. + (+) Configure Master synchronization. + (+) Configure timer remapping capabilities. + (+) Enable or disable channel grouping. + +@endverbatim + * @{ + */ + +/** + * @brief Configure the TIM commutation event sequence. + * @note This function is mandatory to use the commutation event in order to + * update the configuration at each commutation detection on the TRGI input of the Timer, + * the typical use of this feature is with the use of another Timer(interface Timer) + * configured in Hall sensor interface, this interface Timer will generate the + * commutation at its TRGO output (connected to Timer used in this function) each time + * the TI1 of the Interface Timer detect a commutation at its input TI1. + * @param htim TIM handle + * @param InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor + * This parameter can be one of the following values: + * @arg TIM_TS_ITR0: Internal trigger 0 selected + * @arg TIM_TS_ITR1: Internal trigger 1 selected + * @arg TIM_TS_ITR2: Internal trigger 2 selected + * @arg TIM_TS_ITR3: Internal trigger 3 selected + * @arg TIM_TS_NONE: No trigger is needed + * @param CommutationSource the Commutation Event source + * This parameter can be one of the following values: + * @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer + * @arg TIM_COMMUTATION_SOFTWARE: Commutation source is set by software using the COMG bit + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance)); + assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger)); + + __HAL_LOCK(htim); + + if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) || + (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3)) + { + /* Select the Input trigger */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= InputTrigger; + } + + /* Select the Capture Compare preload feature */ + htim->Instance->CR2 |= TIM_CR2_CCPC; + /* Select the Commutation event source */ + htim->Instance->CR2 &= ~TIM_CR2_CCUS; + htim->Instance->CR2 |= CommutationSource; + + /* Disable Commutation Interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM); + + /* Disable Commutation DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM); + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configure the TIM commutation event sequence with interrupt. + * @note This function is mandatory to use the commutation event in order to + * update the configuration at each commutation detection on the TRGI input of the Timer, + * the typical use of this feature is with the use of another Timer(interface Timer) + * configured in Hall sensor interface, this interface Timer will generate the + * commutation at its TRGO output (connected to Timer used in this function) each time + * the TI1 of the Interface Timer detect a commutation at its input TI1. + * @param htim TIM handle + * @param InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor + * This parameter can be one of the following values: + * @arg TIM_TS_ITR0: Internal trigger 0 selected + * @arg TIM_TS_ITR1: Internal trigger 1 selected + * @arg TIM_TS_ITR2: Internal trigger 2 selected + * @arg TIM_TS_ITR3: Internal trigger 3 selected + * @arg TIM_TS_NONE: No trigger is needed + * @param CommutationSource the Commutation Event source + * This parameter can be one of the following values: + * @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer + * @arg TIM_COMMUTATION_SOFTWARE: Commutation source is set by software using the COMG bit + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance)); + assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger)); + + __HAL_LOCK(htim); + + if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) || + (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3)) + { + /* Select the Input trigger */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= InputTrigger; + } + + /* Select the Capture Compare preload feature */ + htim->Instance->CR2 |= TIM_CR2_CCPC; + /* Select the Commutation event source */ + htim->Instance->CR2 &= ~TIM_CR2_CCUS; + htim->Instance->CR2 |= CommutationSource; + + /* Disable Commutation DMA request */ + __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM); + + /* Enable the Commutation Interrupt */ + __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM); + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configure the TIM commutation event sequence with DMA. + * @note This function is mandatory to use the commutation event in order to + * update the configuration at each commutation detection on the TRGI input of the Timer, + * the typical use of this feature is with the use of another Timer(interface Timer) + * configured in Hall sensor interface, this interface Timer will generate the + * commutation at its TRGO output (connected to Timer used in this function) each time + * the TI1 of the Interface Timer detect a commutation at its input TI1. + * @note The user should configure the DMA in his own software, in This function only the COMDE bit is set + * @param htim TIM handle + * @param InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor + * This parameter can be one of the following values: + * @arg TIM_TS_ITR0: Internal trigger 0 selected + * @arg TIM_TS_ITR1: Internal trigger 1 selected + * @arg TIM_TS_ITR2: Internal trigger 2 selected + * @arg TIM_TS_ITR3: Internal trigger 3 selected + * @arg TIM_TS_NONE: No trigger is needed + * @param CommutationSource the Commutation Event source + * This parameter can be one of the following values: + * @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer + * @arg TIM_COMMUTATION_SOFTWARE: Commutation source is set by software using the COMG bit + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t InputTrigger, + uint32_t CommutationSource) +{ + /* Check the parameters */ + assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance)); + assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger)); + + __HAL_LOCK(htim); + + if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) || + (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3)) + { + /* Select the Input trigger */ + htim->Instance->SMCR &= ~TIM_SMCR_TS; + htim->Instance->SMCR |= InputTrigger; + } + + /* Select the Capture Compare preload feature */ + htim->Instance->CR2 |= TIM_CR2_CCPC; + /* Select the Commutation event source */ + htim->Instance->CR2 &= ~TIM_CR2_CCUS; + htim->Instance->CR2 |= CommutationSource; + + /* Enable the Commutation DMA Request */ + /* Set the DMA Commutation Callback */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt; + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt; + /* Set the DMA error callback */ + htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError; + + /* Disable Commutation Interrupt */ + __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM); + + /* Enable the Commutation DMA Request */ + __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM); + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the TIM in master mode. + * @param htim TIM handle. + * @param sMasterConfig pointer to a TIM_MasterConfigTypeDef structure that + * contains the selected trigger output (TRGO) and the Master/Slave + * mode. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, + TIM_MasterConfigTypeDef *sMasterConfig) +{ + uint32_t tmpcr2; + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance)); + assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger)); + assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode)); + + /* Check input state */ + __HAL_LOCK(htim); + + /* Change the handler state */ + htim->State = HAL_TIM_STATE_BUSY; + + /* Get the TIMx CR2 register value */ + tmpcr2 = htim->Instance->CR2; + + /* Get the TIMx SMCR register value */ + tmpsmcr = htim->Instance->SMCR; + + /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */ + if (IS_TIM_TRGO2_INSTANCE(htim->Instance)) + { + /* Check the parameters */ + assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2)); + + /* Clear the MMS2 bits */ + tmpcr2 &= ~TIM_CR2_MMS2; + /* Select the TRGO2 source*/ + tmpcr2 |= sMasterConfig->MasterOutputTrigger2; + } + + /* Reset the MMS Bits */ + tmpcr2 &= ~TIM_CR2_MMS; + /* Select the TRGO source */ + tmpcr2 |= sMasterConfig->MasterOutputTrigger; + + /* Update TIMx CR2 */ + htim->Instance->CR2 = tmpcr2; + + if (IS_TIM_SLAVE_INSTANCE(htim->Instance)) + { + /* Reset the MSM Bit */ + tmpsmcr &= ~TIM_SMCR_MSM; + /* Set master mode */ + tmpsmcr |= sMasterConfig->MasterSlaveMode; + + /* Update TIMx SMCR */ + htim->Instance->SMCR = tmpsmcr; + } + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the Break feature, dead time, Lock level, OSSI/OSSR State + * and the AOE(automatic output enable). + * @param htim TIM handle + * @param sBreakDeadTimeConfig pointer to a TIM_ConfigBreakDeadConfigTypeDef structure that + * contains the BDTR Register configuration information for the TIM peripheral. + * @note Interrupts can be generated when an active level is detected on the + * break input, the break 2 input or the system break input. Break + * interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim, + TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig) +{ + /* Keep this variable initialized to 0 as it is used to configure BDTR register */ + uint32_t tmpbdtr = 0U; + + /* Check the parameters */ + assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance)); + assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode)); + assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode)); + assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel)); + assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime)); + assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState)); + assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity)); + assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter)); + assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput)); + + /* Check input state */ + __HAL_LOCK(htim); + + /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State, + the OSSI State, the dead time value and the Automatic Output Enable Bit */ + + /* Set the BDTR bits */ + MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime); + MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel); + MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode); + MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode); + MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState); + MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity); + MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput); + MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos)); + + if (IS_TIM_BKIN2_INSTANCE(htim->Instance)) + { + /* Check the parameters */ + assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State)); + assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity)); + assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter)); + + /* Set the BREAK2 input related BDTR bits */ + MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos)); + MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State); + MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity); + } + + /* Set TIMx_BDTR */ + htim->Instance->BDTR = tmpbdtr; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the break input source. + * @param htim TIM handle. + * @param BreakInput Break input to configure + * This parameter can be one of the following values: + * @arg TIM_BREAKINPUT_BRK: Timer break input + * @arg TIM_BREAKINPUT_BRK2: Timer break 2 input + * @param sBreakInputConfig Break input source configuration + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim, + uint32_t BreakInput, + TIMEx_BreakInputConfigTypeDef *sBreakInputConfig) + +{ + uint32_t tmporx; + uint32_t bkin_enable_mask; + uint32_t bkin_polarity_mask; + uint32_t bkin_enable_bitpos; + uint32_t bkin_polarity_bitpos; + + /* Check the parameters */ + assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance)); + assert_param(IS_TIM_BREAKINPUT(BreakInput)); + assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source)); + assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable)); + assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity)); + + /* Check input state */ + __HAL_LOCK(htim); + + switch (sBreakInputConfig->Source) + { + case TIM_BREAKINPUTSOURCE_BKIN: + { + bkin_enable_mask = TIM1_AF1_BKINE; + bkin_enable_bitpos = TIM1_AF1_BKINE_Pos; + bkin_polarity_mask = TIM1_AF1_BKINP; + bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos; + break; + } +#if defined(COMP1) && defined(COMP2) + case TIM_BREAKINPUTSOURCE_COMP1: + { + bkin_enable_mask = TIM1_AF1_BKCMP1E; + bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos; + bkin_polarity_mask = TIM1_AF1_BKCMP1P; + bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos; + break; + } + case TIM_BREAKINPUTSOURCE_COMP2: + { + bkin_enable_mask = TIM1_AF1_BKCMP2E; + bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos; + bkin_polarity_mask = TIM1_AF1_BKCMP2P; + bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos; + break; + } +#endif /* COMP1 && COMP2 */ + + default: + { + bkin_enable_mask = 0U; + bkin_polarity_mask = 0U; + bkin_enable_bitpos = 0U; + bkin_polarity_bitpos = 0U; + break; + } + } + + switch (BreakInput) + { + case TIM_BREAKINPUT_BRK: + { + /* Get the TIMx_AF1 register value */ + tmporx = htim->Instance->AF1; + + /* Enable the break input */ + tmporx &= ~bkin_enable_mask; + tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask; + + /* Set the break input polarity */ + tmporx &= ~bkin_polarity_mask; + tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask; + + /* Set TIMx_AF1 */ + htim->Instance->AF1 = tmporx; + break; + } + case TIM_BREAKINPUT_BRK2: + { + /* Get the TIMx_AF2 register value */ + tmporx = htim->Instance->AF2; + + /* Enable the break input */ + tmporx &= ~bkin_enable_mask; + tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask; + + /* Set the break input polarity */ + tmporx &= ~bkin_polarity_mask; + tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask; + + /* Set TIMx_AF2 */ + htim->Instance->AF2 = tmporx; + break; + } + default: + break; + } + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Configures the TIMx Remapping input capabilities. + * @param htim TIM handle. + * @param Remap specifies the TIM remapping source. + * For TIM1, the parameter is a combination of 2 fields (field1 | field2): + * + * field1 can have the following values: + * @arg TIM_TIM1_ETR_ADC1_GPIO: TIM1_ETR is connected to I/O + * @arg TIM_TIM1_ETR_ADC1_AWD1: TIM1_ETR is connected to ADC1 AWD1 + * @arg TIM_TIM1_ETR_ADC1_AWD2: TIM1_ETR is connected to ADC1 AWD2 + * @arg TIM_TIM1_ETR_ADC1_AWD3: TIM1_ETR is connected to ADC1 AWD3 + * @arg TIM_TIM1_ETR_COMP1: TIM1_ETR is connected to COMP1 output (*) + * @arg TIM_TIM1_ETR_COMP2: TIM1_ETR is connected to COMP2 output (*) + * field2 can have the following values: + * @arg TIM_TIM1_TI1_GPIO: TIM1 TI1 is connected to I/O + * @arg TIM_TIM1_TI1_COMP1: TIM1 TI1 is connected to COMP1 output (*) + * + * For TIM2, the parameter is a combination of 3 fields (field1 | field2 | field3): + * + * field1 can have the following values: + * @arg TIM_TIM2_ITR1_NONE: No internal trigger on TIM2_ITR1 + * @arg TIM_TIM2_ITR1_USB: TIM2_ITR1 is connected to USB SOF (*) + * + * field2 can have the following values: + * @arg TIM_TIM2_ETR_GPIO: TIM2_ETR is connected to I/O + * @arg TIM_TIM2_ETR_LSE: TIM2_ETR is connected to LSE + * @arg TIM_TIM2_ETR_COMP1: TIM2_ETR is connected to COMP1 output (*) + * @arg TIM_TIM2_ETR_COMP2: TIM2_ETR is connected to COMP2 output (*) + * + * field3 can have the following values: + * @arg TIM_TIM2_TI4_GPIO: TIM2 TI4 is connected to I/O + * @arg TIM_TIM2_TI4_COMP1: TIM2 TI4 is connected to COMP1 output (*) + * @arg TIM_TIM2_TI4_COMP2: TIM2 TI4 is connected to COMP2 output (*) + * @arg TIM_TIM2_TI4_COMP1_COMP2: TIM2 TI4 is connected to logical OR between COMP1 and COMP2 output (*) + * + * For TIM16, the parameter can have the following values: + * @arg TIM_TIM16_TI1_GPIO: TIM16 TI1 is connected to I/O + * @arg TIM_TIM16_TI1_LSI: TIM16 TI1 is connected to LSI + * @arg TIM_TIM16_TI1_LSE: TIM16 TI1 is connected to LSE + * @arg TIM_TIM16_TI1_RTC: TIM16 TI1 is connected to RTC wakeup interrupt + * + * For TIM17, the parameter can have the following values: + * @arg TIM_TIM17_TI1_GPIO: TIM17 TI1 is connected to I/O + * @arg TIM_TIM17_TI1_MSI: TIM17 TI1 is connected to MSI (constraint: MSI clock < 1/4 TIM APB clock) + * @arg TIM_TIM17_TI1_HSE: TIM17 TI1 is connected to HSE div 32 + * @arg TIM_TIM17_TI1_MCO: TIM17 TI1 is connected to MCO + * + * (*) Value not defined in all devices. + * + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap) +{ + uint32_t tmpor; + uint32_t tmpaf1; + + /* Check parameters */ + assert_param(IS_TIM_REMAP(htim->Instance, Remap)); + + __HAL_LOCK(htim); + + /* Read TIMx_OR */ + tmpor = READ_REG(htim->Instance->OR); + + /* Read TIMx_AF1 */ + tmpaf1 = READ_REG(htim->Instance->AF1); + + /* Set ETR_SEL bit field (if required) */ + if (IS_TIM_ETRSEL_INSTANCE(htim->Instance)) + { + if ((Remap & TIM1_AF1_ETRSEL) != (uint32_t)RESET) + { + /* COMP1 output or COMP2 output connected to ETR input */ + MODIFY_REG(tmpaf1, TIM1_AF1_ETRSEL, (Remap & TIM1_AF1_ETRSEL)); + } + else + { + /* ETR legacy mode */ + MODIFY_REG(tmpaf1, TIM1_AF1_ETRSEL, 0U); + } + + /* Set TIMx_AF1 */ + WRITE_REG(htim->Instance->AF1, tmpaf1); + } + + /* Set other remapping capabilities */ + MODIFY_REG(tmpor, TIM_GET_OR_MASK(htim->Instance), (Remap & (~TIM1_AF1_ETRSEL))); + + /* Set TIMx_OR */ + WRITE_REG(htim->Instance->OR, tmpor); + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @brief Group channel 5 and channel 1, 2 or 3 + * @param htim TIM handle. + * @param Channels specifies the reference signal(s) the OC5REF is combined with. + * This parameter can be any combination of the following values: + * TIM_GROUPCH5_NONE: No effect of OC5REF on OC1REFC, OC2REFC and OC3REFC + * TIM_GROUPCH5_OC1REFC: OC1REFC is the logical AND of OC1REFC and OC5REF + * TIM_GROUPCH5_OC2REFC: OC2REFC is the logical AND of OC2REFC and OC5REF + * TIM_GROUPCH5_OC3REFC: OC3REFC is the logical AND of OC3REFC and OC5REF + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TIMEx_GroupChannel5(TIM_HandleTypeDef *htim, uint32_t Channels) +{ + /* Check parameters */ + assert_param(IS_TIM_COMBINED3PHASEPWM_INSTANCE(htim->Instance)); + assert_param(IS_TIM_GROUPCH5(Channels)); + + /* Process Locked */ + __HAL_LOCK(htim); + + htim->State = HAL_TIM_STATE_BUSY; + + /* Clear GC5Cx bit fields */ + htim->Instance->CCR5 &= ~(TIM_CCR5_GC5C3 | TIM_CCR5_GC5C2 | TIM_CCR5_GC5C1); + + /* Set GC5Cx bit fields */ + htim->Instance->CCR5 |= Channels; + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + + __HAL_UNLOCK(htim); + + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group6 Extended Callbacks functions + * @brief Extended Callbacks functions + * +@verbatim + ============================================================================== + ##### Extended Callbacks functions ##### + ============================================================================== + [..] + This section provides Extended TIM callback functions: + (+) Timer Commutation callback + (+) Timer Break callback + +@endverbatim + * @{ + */ + +/** + * @brief Hall commutation changed callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_CommutCallback could be implemented in the user file + */ +} +/** + * @brief Hall commutation changed half complete callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file + */ +} + +/** + * @brief Hall Break detection callback in non-blocking mode + * @param htim TIM handle + * @retval None + */ +__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TIMEx_BreakCallback could be implemented in the user file + */ +} + +/** + * @brief Hall Break2 detection callback in non blocking mode + * @param htim: TIM handle + * @retval None + */ +__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htim); + + /* NOTE : This function Should not be modified, when the callback is needed, + the HAL_TIMEx_Break2Callback could be implemented in the user file + */ +} +/** + * @} + */ + +/** @defgroup TIMEx_Exported_Functions_Group7 Extended Peripheral State functions + * @brief Extended Peripheral State functions + * +@verbatim + ============================================================================== + ##### Extended Peripheral State functions ##### + ============================================================================== + [..] + This subsection permits to get in run-time the status of the peripheral + and the data flow. + +@endverbatim + * @{ + */ + +/** + * @brief Return the TIM Hall Sensor interface handle state. + * @param htim TIM Hall Sensor handle + * @retval HAL state + */ +HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(TIM_HandleTypeDef *htim) +{ + return htim->State; +} + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup TIMEx_Private_Functions TIMEx Private Functions + * @{ + */ + +/** + * @brief TIM DMA Commutation callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->CommutationCallback(htim); +#else + HAL_TIMEx_CommutCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + +/** + * @brief TIM DMA Commutation half complete callback. + * @param hdma pointer to DMA handle. + * @retval None + */ +void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma) +{ + TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + /* Change the htim state */ + htim->State = HAL_TIM_STATE_READY; + +#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1) + htim->CommutationHalfCpltCallback(htim); +#else + HAL_TIMEx_CommutHalfCpltCallback(htim); +#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */ +} + + +/** + * @brief Enables or disables the TIM Capture Compare Channel xN. + * @param TIMx to select the TIM peripheral + * @param Channel specifies the TIM Channel + * This parameter can be one of the following values: + * @arg TIM_CHANNEL_1: TIM Channel 1 + * @arg TIM_CHANNEL_2: TIM Channel 2 + * @arg TIM_CHANNEL_3: TIM Channel 3 + * @param ChannelNState specifies the TIM Channel CCxNE bit new state. + * This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable. + * @retval None + */ +static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState) +{ + uint32_t tmp; + + tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */ + + /* Reset the CCxNE Bit */ + TIMx->CCER &= ~tmp; + + /* Set or reset the CCxNE Bit */ + TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */ +} +/** + * @} + */ + +#endif /* HAL_TIM_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_timebase_rtc_alarm_template.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_timebase_rtc_alarm_template.c new file mode 100644 index 0000000..c9a1638 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_timebase_rtc_alarm_template.c @@ -0,0 +1,301 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_timebase_rtc_alarm_template.c + * @author MCD Application Team + * @brief HAL time base based on the hardware RTC_ALARM Template. + * + * This file override the native HAL time base functions (defined as weak) + * to use the RTC ALARM for time base generation: + * + Intializes the RTC peripheral to increment the seconds registers each 1ms + * + The alarm is configured to assert an interrupt when the RTC reaches 1ms + * + HAL_IncTick is called at each Alarm event and the time is reset to 00:00:00 + * + HSE (default), LSE or LSI can be selected as RTC clock source + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + This file must be copied to the application folder and modified as follows: + (#) Rename it to 'stm32wbxx_hal_timebase_rtc_alarm.c' + (#) Add this file and the RTC HAL drivers to your project and uncomment + HAL_RTC_MODULE_ENABLED define in stm32wbxx_hal_conf.h + + [..] + (@) HAL RTC alarm and HAL RTC wakeup drivers can’t be used with low power modes: + The wake up capability of the RTC may be intrusive in case of prior low power mode + configuration requiring different wake up sources. + Application/Example behavior is no more guaranteed + (@) The stm32wbxx_hal_timebase_tim use is recommended for the Applications/Examples + requiring low power modes + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup HAL_TimeBase_RTC_Alarm_Template HAL TimeBase RTC Alarm Template + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/* Uncomment the line below to select the appropriate RTC Clock source for your application: + + RTC_CLOCK_SOURCE_HSE: can be selected for applications requiring timing precision. + + RTC_CLOCK_SOURCE_LSE: can be selected for applications with low constraint on timing + precision. + + RTC_CLOCK_SOURCE_LSI: can be selected for applications with low constraint on timing + precision. + */ +#define RTC_CLOCK_SOURCE_HSE +/* #define RTC_CLOCK_SOURCE_LSE */ +/* #define RTC_CLOCK_SOURCE_LSI */ + +#ifdef RTC_CLOCK_SOURCE_HSE + #define RTC_ASYNCH_PREDIV 99U + #define RTC_SYNCH_PREDIV 9U + #define RCC_RTCCLKSOURCE_1MHZ ((uint32_t)((uint32_t)RCC_BDCR_RTCSEL | (uint32_t)((HSE_VALUE/1000000U) << 16U))) +#else /* RTC_CLOCK_SOURCE_LSE || RTC_CLOCK_SOURCE_LSI */ + #define RTC_ASYNCH_PREDIV 0U + #define RTC_SYNCH_PREDIV 31U +#endif /* RTC_CLOCK_SOURCE_HSE */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +extern RTC_HandleTypeDef hRTC_Handle; +RTC_HandleTypeDef hRTC_Handle; + +/* Private function prototypes -----------------------------------------------*/ +void RTC_Alarm_IRQHandler(void); +/* Private functions ---------------------------------------------------------*/ + +/** + * @brief This function configures the RTC_ALARMA as a time base source. + * The time source is configured to have 1ms time base with a dedicated + * Tick interrupt priority. + * @note This function is called automatically at the beginning of program after + * reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). + * @param TickPriority: Tick interrupt priority. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority) +{ + __IO uint32_t counter = 0U; + + RCC_OscInitTypeDef RCC_OscInitStruct; + RCC_PeriphCLKInitTypeDef PeriphClkInitStruct; + +#ifdef RTC_CLOCK_SOURCE_LSE + /* Configue LSE as RTC clock soucre */ + RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE; + RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE; + RCC_OscInitStruct.LSEState = RCC_LSE_ON; + PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE; +#elif defined (RTC_CLOCK_SOURCE_LSI) + /* Configue LSI as RTC clock soucre */ + RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI1; + RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE; + RCC_OscInitStruct.LSIState = RCC_LSI_ON; + PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI; +#elif defined (RTC_CLOCK_SOURCE_HSE) + /* Configue HSE as RTC clock soucre */ + RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE; + RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE; + RCC_OscInitStruct.HSEState = RCC_HSE_ON; + /* Ensure that RTC is clocked by 1MHz */ + PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_1MHZ; +#else +#error Please select the RTC Clock source +#endif /* RTC_CLOCK_SOURCE_LSE */ + + if(HAL_RCC_OscConfig(&RCC_OscInitStruct) == HAL_OK) + { + PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC; + if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) == HAL_OK) + { + /* Enable RTC Clock */ + __HAL_RCC_RTC_ENABLE(); + /* The time base should be 1ms + Time base = ((RTC_ASYNCH_PREDIV + 1) * (RTC_SYNCH_PREDIV + 1)) / RTC_CLOCK + HSE as RTC clock + Time base = ((99 + 1) * (9 + 1)) / 1MHz + = 1ms + LSE as RTC clock + Time base = ((31 + 1) * (0 + 1)) / 32.768KHz + = ~1ms + LSI as RTC clock + Time base = ((31 + 1) * (0 + 1)) / 32KHz + = 1ms + */ + hRTC_Handle.Instance = RTC; + hRTC_Handle.Init.HourFormat = RTC_HOURFORMAT_24; + hRTC_Handle.Init.AsynchPrediv = RTC_ASYNCH_PREDIV; + hRTC_Handle.Init.SynchPrediv = RTC_SYNCH_PREDIV; + hRTC_Handle.Init.OutPut = RTC_OUTPUT_DISABLE; + hRTC_Handle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH; + hRTC_Handle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN; + if (HAL_RTC_Init(&hRTC_Handle) != HAL_OK) + { + return HAL_ERROR; + } + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(&hRTC_Handle); + + /* Disable the Alarm A interrupt */ + __HAL_RTC_ALARMA_DISABLE(&hRTC_Handle); + + /* Clear flag alarm A */ + __HAL_RTC_ALARM_CLEAR_FLAG(&hRTC_Handle, RTC_FLAG_ALRAF); + + counter = 0U; + /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */ + while(__HAL_RTC_ALARM_GET_FLAG(&hRTC_Handle, RTC_FLAG_ALRAWF) == 0U) + { + if(counter++ == (SystemCoreClock /48U)) /* Timeout = ~ 1s */ + { + return HAL_ERROR; + } + } + + hRTC_Handle.Instance->ALRMAR = (uint32_t)0x01U; + + /* Configure the Alarm state: Enable Alarm */ + __HAL_RTC_ALARMA_ENABLE(&hRTC_Handle); + /* Configure the Alarm interrupt */ + __HAL_RTC_ALARM_ENABLE_IT(&hRTC_Handle, RTC_IT_ALRA); + + /* RTC Alarm Interrupt Configuration: EXTI configuration */ + __HAL_RTC_ALARM_EXTI_ENABLE_IT(); + __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE(); + + /* Check if the Initialization mode is set */ + if((hRTC_Handle.Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET) + { + /* Set the Initialization mode */ + hRTC_Handle.Instance->ISR = (uint32_t)RTC_INIT_MASK; + counter = 0U; + while((hRTC_Handle.Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET) + { + if(counter++ == (SystemCoreClock /48U)) /* Timeout = ~ 1s */ + { + return HAL_ERROR; + } + } + } + hRTC_Handle.Instance->DR = 0U; + hRTC_Handle.Instance->TR = 0U; + + hRTC_Handle.Instance->ISR &= (uint32_t)~RTC_ISR_INIT; + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(&hRTC_Handle); + + HAL_NVIC_SetPriority(RTC_Alarm_IRQn, TickPriority, 0U); + HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn); + return HAL_OK; + } + } + return HAL_ERROR; +} + +/** + * @brief Suspend Tick increment. + * @note Disable the tick increment by disabling RTC ALARM interrupt. + * @retval None + */ +void HAL_SuspendTick(void) +{ + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(&hRTC_Handle); + /* Disable RTC ALARM update Interrupt */ + __HAL_RTC_ALARM_DISABLE_IT(&hRTC_Handle, RTC_IT_ALRA); + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(&hRTC_Handle); +} + +/** + * @brief Resume Tick increment. + * @note Enable the tick increment by Enabling RTC ALARM interrupt. + * @retval None + */ +void HAL_ResumeTick(void) +{ + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(&hRTC_Handle); + /* Enable RTC ALARM Update interrupt */ + __HAL_RTC_ALARM_ENABLE_IT(&hRTC_Handle, RTC_IT_ALRA); + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(&hRTC_Handle); +} + +/** + * @brief ALARM A Event Callback in non blocking mode + * @note This function is called when RTC_ALARM interrupt took place, inside + * RTC_ALARM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment + * a global variable "uwTick" used as application time base. + * @param hrtc : RTC handle + * @retval None + */ +void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc) +{ + __IO uint32_t counter = 0U; + + HAL_IncTick(); + + __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc); + + /* Set the Initialization mode */ + hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK; + + while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET) + { + if(counter++ == (SystemCoreClock /48U)) /* Timeout = ~ 1s */ + { + break; + } + } + + hrtc->Instance->DR = 0U; + hrtc->Instance->TR = 0U; + + hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); +} + +/** + * @brief This function handles RTC ALARM interrupt request. + * @retval None + */ +void RTC_Alarm_IRQHandler(void) +{ + HAL_RTC_AlarmIRQHandler(&hRTC_Handle); +} + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_timebase_rtc_wakeup_template.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_timebase_rtc_wakeup_template.c new file mode 100644 index 0000000..d3aa560 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_timebase_rtc_wakeup_template.c @@ -0,0 +1,279 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_timebase_rtc_wakeup_template.c + * @author MCD Application Team + * @brief HAL time base based on the hardware RTC_WAKEUP Template. + * + * This file overrides the native HAL time base functions (defined as weak) + * to use the RTC WAKEUP for the time base generation: + * + Intializes the RTC peripheral and configures the wakeup timer to be + * incremented each 1ms + * + The wakeup feature is configured to assert an interrupt each 1ms + * + HAL_IncTick is called inside the HAL_RTCEx_WakeUpTimerEventCallback + * + HSE (default), LSE or LSI can be selected as RTC clock source + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + This file must be copied to the application folder and modified as follows: + (#) Rename it to 'stm32wbxx_hal_timebase_rtc_wakeup.c' + (#) Add this file and the RTC HAL drivers to your project and uncomment + HAL_RTC_MODULE_ENABLED define in stm32wbxx_hal_conf.h + + [..] + (@) HAL RTC alarm and HAL RTC wakeup drivers can’t be used with low power modes: + The wake up capability of the RTC may be intrusive in case of prior low power mode + configuration requiring different wake up sources. + Application/Example behavior is no more guaranteed + (@) The stm32wbxx_hal_timebase_tim use is recommended for the Applications/Examples + requiring low power modes + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup HAL_TimeBase_RTC_WakeUp_Template HAL TimeBase RTC WakeUp Template + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ + +/* Uncomment the line below to select the appropriate RTC Clock source for your application: + + RTC_CLOCK_SOURCE_HSE: can be selected for applications requiring timing precision. + + RTC_CLOCK_SOURCE_LSE: can be selected for applications with low constraint on timing + precision. + + RTC_CLOCK_SOURCE_LSI: can be selected for applications with low constraint on timing + precision. + */ +#define RTC_CLOCK_SOURCE_HSE +/* #define RTC_CLOCK_SOURCE_LSE */ +/* #define RTC_CLOCK_SOURCE_LSI */ + +#ifdef RTC_CLOCK_SOURCE_HSE + #define RTC_ASYNCH_PREDIV 99U + #define RTC_SYNCH_PREDIV 9U + #define RCC_RTCCLKSOURCE_1MHZ ((uint32_t)((uint32_t)RCC_BDCR_RTCSEL | (uint32_t)((HSE_VALUE/1000000U) << 16U))) +#else /* RTC_CLOCK_SOURCE_LSE || RTC_CLOCK_SOURCE_LSI */ + #define RTC_ASYNCH_PREDIV 0U + #define RTC_SYNCH_PREDIV 31U +#endif /* RTC_CLOCK_SOURCE_HSE */ + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +extern RTC_HandleTypeDef hRTC_Handle; +RTC_HandleTypeDef hRTC_Handle; + +/* Private function prototypes -----------------------------------------------*/ +void RTC_WKUP_IRQHandler(void); + +/* Private functions ---------------------------------------------------------*/ + +/** + * @brief This function configures the RTC_WKUP as a time base source. + * The time source is configured to have 1ms time base with a dedicated + * Tick interrupt priority. + * Wakeup Time base = ((RTC_ASYNCH_PREDIV + 1) * (RTC_SYNCH_PREDIV + 1)) / RTC_CLOCK + = 1ms + * Wakeup Time = WakeupTimebase * WakeUpCounter (0 + 1) + = 1 ms + * @note This function is called automatically at the beginning of program after + * reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). + * @param TickPriority: Tick interrupt priority. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority) +{ + __IO uint32_t counter = 0U; + + RCC_OscInitTypeDef RCC_OscInitStruct; + RCC_PeriphCLKInitTypeDef PeriphClkInitStruct; + +#ifdef RTC_CLOCK_SOURCE_LSE + /* Configue LSE as RTC clock soucre */ + RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE; + RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE; + RCC_OscInitStruct.LSEState = RCC_LSE_ON; + PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE; +#elif defined (RTC_CLOCK_SOURCE_LSI) + /* Configue LSI as RTC clock soucre */ + RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI1; + RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE; + RCC_OscInitStruct.LSIState = RCC_LSI_ON; + PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI; +#elif defined (RTC_CLOCK_SOURCE_HSE) + /* Configue HSE as RTC clock soucre */ + RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE; + RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE; + RCC_OscInitStruct.HSEState = RCC_HSE_ON; + /* Ensure that RTC is clocked by 1MHz */ + PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_1MHZ; +#else +#error Please select the RTC Clock source +#endif /* RTC_CLOCK_SOURCE_LSE */ + + if(HAL_RCC_OscConfig(&RCC_OscInitStruct) == HAL_OK) + { + PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC; + if(HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) == HAL_OK) + { + /* Enable RTC Clock */ + __HAL_RCC_RTC_ENABLE(); + /* The time base should be 1ms + Time base = ((RTC_ASYNCH_PREDIV + 1) * (RTC_SYNCH_PREDIV + 1)) / RTC_CLOCK + HSE as RTC clock + Time base = ((99 + 1) * (9 + 1)) / 1Mhz + = 1ms + LSE as RTC clock + Time base = ((31 + 1) * (0 + 1)) / 32.768Khz + = ~1ms + LSI as RTC clock + Time base = ((31 + 1) * (0 + 1)) / 32Khz + = 1ms + */ + hRTC_Handle.Instance = RTC; + hRTC_Handle.Init.HourFormat = RTC_HOURFORMAT_24; + hRTC_Handle.Init.AsynchPrediv = RTC_ASYNCH_PREDIV; + hRTC_Handle.Init.SynchPrediv = RTC_SYNCH_PREDIV; + hRTC_Handle.Init.OutPut = RTC_OUTPUT_DISABLE; + hRTC_Handle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH; + hRTC_Handle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN; + if (HAL_RTC_Init(&hRTC_Handle) != HAL_OK) + { + return HAL_ERROR; + } + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(&hRTC_Handle); + + /* Disable the Wake-up Timer */ + __HAL_RTC_WAKEUPTIMER_DISABLE(&hRTC_Handle); + + /* In case of interrupt mode is used, the interrupt source must disabled */ + __HAL_RTC_WAKEUPTIMER_DISABLE_IT(&hRTC_Handle,RTC_IT_WUT); + + /* Wait till RTC WUTWF flag is set */ + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hRTC_Handle, RTC_FLAG_WUTWF) == 0U) + { + if(counter++ == (SystemCoreClock /48U)) + { + return HAL_ERROR; + } + } + + /* Clear PWR wake up Flag */ + __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU); + + /* Clear RTC Wake Up timer Flag */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hRTC_Handle, RTC_FLAG_WUTF); + + /* Configure the Wake-up Timer counter */ + hRTC_Handle.Instance->WUTR = 0U; + + /* Clear the Wake-up Timer clock source bits in CR register */ + hRTC_Handle.Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL; + + /* Configure the clock source */ + hRTC_Handle.Instance->CR |= (uint32_t)RTC_WAKEUPCLOCK_CK_SPRE_16BITS; + + /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */ + __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT(); + + __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE(); + + /* Configure the Interrupt in the RTC_CR register */ + __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hRTC_Handle,RTC_IT_WUT); + + /* Enable the Wake-up Timer */ + __HAL_RTC_WAKEUPTIMER_ENABLE(&hRTC_Handle); + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(&hRTC_Handle); + + HAL_NVIC_SetPriority(RTC_WKUP_IRQn, TickPriority, 0U); + HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn); + return HAL_OK; + } + } + return HAL_ERROR; +} + +/** + * @brief Suspend Tick increment. + * @note Disable the tick increment by disabling RTC_WKUP interrupt. + * @retval None + */ +void HAL_SuspendTick(void) +{ + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(&hRTC_Handle); + /* Disable WAKE UP TIMER Interrupt */ + __HAL_RTC_WAKEUPTIMER_DISABLE_IT(&hRTC_Handle, RTC_IT_WUT); + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(&hRTC_Handle); +} + +/** + * @brief Resume Tick increment. + * @note Enable the tick increment by Enabling RTC_WKUP interrupt. + * @retval None + */ +void HAL_ResumeTick(void) +{ + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE(&hRTC_Handle); + /* Enable WAKE UP TIMER interrupt */ + __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hRTC_Handle, RTC_IT_WUT); + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE(&hRTC_Handle); +} + +/** + * @brief Wake Up Timer Event Callback in non blocking mode + * @note This function is called when RTC_WKUP interrupt took place, inside + * RTC_WKUP_IRQHandler(). It makes a direct call to HAL_IncTick() to increment + * a global variable "uwTick" used as application time base. + * @param hrtc : RTC handle + * @retval None + */ +void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc) +{ + HAL_IncTick(); +} + +/** + * @brief This function handles WAKE UP TIMER interrupt request. + * @retval None + */ +void RTC_WKUP_IRQHandler(void) +{ + HAL_RTCEx_WakeUpTimerIRQHandler(&hRTC_Handle); +} + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_timebase_tim_template.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_timebase_tim_template.c new file mode 100644 index 0000000..10c37e5 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_timebase_tim_template.c @@ -0,0 +1,166 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_timebase_tim_template.c + * @author MCD Application Team + * @brief HAL time base based on the hardware TIM Template. + * + * This file overrides the native HAL time base functions (defined as weak) + * the TIM time base: + * + Intializes the TIM peripheral generate a Period elapsed Event each 1ms + * + HAL_IncTick is called inside HAL_TIM_PeriodElapsedCallback ie each 1ms + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @addtogroup HAL_TimeBase_TIM + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +extern TIM_HandleTypeDef TimHandle; +TIM_HandleTypeDef TimHandle; +/* Private function prototypes -----------------------------------------------*/ +void TIM2_IRQHandler(void); +/* Private functions ---------------------------------------------------------*/ + +/** + * @brief This function configures the TIM2 as a time base source. + * The time source is configured to have 1ms time base with a dedicated + * Tick interrupt priority. + * @note This function is called automatically at the beginning of program after + * reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). + * @param TickPriority: Tick interrupt priority. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority) +{ + RCC_ClkInitTypeDef clkconfig; + uint32_t uwTimclock, uwAPB1Prescaler; + uint32_t uwPrescalerValue; + uint32_t pFLatency; + + /*Configure the TIM2 IRQ priority */ + HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0U); + + /* Enable the TIM2 global Interrupt */ + HAL_NVIC_EnableIRQ(TIM2_IRQn); + + /* Enable TIM2 clock */ + __HAL_RCC_TIM2_CLK_ENABLE(); + + /* Get clock configuration */ + HAL_RCC_GetClockConfig(&clkconfig, &pFLatency); + + /* Get APB1 prescaler */ + uwAPB1Prescaler = clkconfig.APB1CLKDivider; + + /* Compute TIM2 clock */ + if (uwAPB1Prescaler == RCC_HCLK_DIV1) + { + uwTimclock = HAL_RCC_GetPCLK1Freq(); + } + else + { + uwTimclock = 2U*HAL_RCC_GetPCLK1Freq(); + } + + /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */ + uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U); + + /* Initialize TIM2 */ + TimHandle.Instance = TIM2; + + /* Initialize TIMx peripheral as follow: + + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base. + + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock. + + ClockDivision = 0 + + Counter direction = Up + */ + TimHandle.Init.Period = (1000000U / 1000U) - 1U; + TimHandle.Init.Prescaler = uwPrescalerValue; + TimHandle.Init.ClockDivision = 0U; + TimHandle.Init.CounterMode = TIM_COUNTERMODE_UP; + if(HAL_TIM_Base_Init(&TimHandle) == HAL_OK) + { + /* Start the TIM time Base generation in interrupt mode */ + return HAL_TIM_Base_Start_IT(&TimHandle); + } + + /* Return function status */ + return HAL_ERROR; +} + +/** + * @brief Suspend Tick increment. + * @note Disable the tick increment by disabling TIM2 update interrupt. + * @retval None + */ +void HAL_SuspendTick(void) +{ + /* Disable TIM2 update Interrupt */ + __HAL_TIM_DISABLE_IT(&TimHandle, TIM_IT_UPDATE); +} + +/** + * @brief Resume Tick increment. + * @note Enable the tick increment by Enabling TIM2 update interrupt. + * @retval None + */ +void HAL_ResumeTick(void) +{ + /* Enable TIM2 Update interrupt */ + __HAL_TIM_ENABLE_IT(&TimHandle, TIM_IT_UPDATE); +} + +/** + * @brief Period elapsed callback in non blocking mode + * @note This function is called when TIM2 interrupt took place, inside + * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment + * a global variable "uwTick" used as application time base. + * @param htim : TIM handle + * @retval None + */ +void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) +{ + HAL_IncTick(); +} + +/** + * @brief This function handles TIM interrupt request. + * @retval None + */ +void TIM2_IRQHandler(void) +{ + HAL_TIM_IRQHandler(&TimHandle); +} + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tsc.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tsc.c new file mode 100644 index 0000000..9abed26 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tsc.c @@ -0,0 +1,1122 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_tsc.c + * @author MCD Application Team + * @brief This file provides firmware functions to manage the following + * functionalities of the Touch Sensing Controller (TSC) peripheral: + * + Initialization and De-initialization + * + Channel IOs, Shield IOs and Sampling IOs configuration + * + Start and Stop an acquisition + * + Read acquisition result + * + Interrupts and flags management + * + @verbatim +================================================================================ + ##### TSC specific features ##### +================================================================================ + [..] + (#) Proven and robust surface charge transfer acquisition principle + + (#) Supports up to 3 capacitive sensing channels per group + + (#) Capacitive sensing channels can be acquired in parallel offering a very good + response time + + (#) Spread spectrum feature to improve system robustness in noisy environments + + (#) Full hardware management of the charge transfer acquisition sequence + + (#) Programmable charge transfer frequency + + (#) Programmable sampling capacitor I/O pin + + (#) Programmable channel I/O pin + + (#) Programmable max count value to avoid long acquisition when a channel is faulty + + (#) Dedicated end of acquisition and max count error flags with interrupt capability + + (#) One sampling capacitor for up to 3 capacitive sensing channels to reduce the system + components + + (#) Compatible with proximity, touchkey, linear and rotary touch sensor implementation + + ##### How to use this driver ##### +================================================================================ + [..] + (#) Enable the TSC interface clock using __HAL_RCC_TSC_CLK_ENABLE() macro. + + (#) GPIO pins configuration + (++) Enable the clock for the TSC GPIOs using __HAL_RCC_GPIOx_CLK_ENABLE() macro. + (++) Configure the TSC pins used as sampling IOs in alternate function output Open-Drain mode, + and TSC pins used as channel/shield IOs in alternate function output Push-Pull mode + using HAL_GPIO_Init() function. + + (#) Interrupts configuration + (++) Configure the NVIC (if the interrupt model is used) using HAL_NVIC_SetPriority() + and HAL_NVIC_EnableIRQ() and function. + + (#) TSC configuration + (++) Configure all TSC parameters and used TSC IOs using HAL_TSC_Init() function. + + [..] TSC peripheral alternate functions are mapped on AF9. + + *** Acquisition sequence *** + =================================== + [..] + (+) Discharge all IOs using HAL_TSC_IODischarge() function. + (+) Wait a certain time allowing a good discharge of all capacitors. This delay depends + of the sampling capacitor and electrodes design. + (+) Select the channel IOs to be acquired using HAL_TSC_IOConfig() function. + (+) Launch the acquisition using either HAL_TSC_Start() or HAL_TSC_Start_IT() function. + If the synchronized mode is selected, the acquisition will start as soon as the signal + is received on the synchro pin. + (+) Wait the end of acquisition using either HAL_TSC_PollForAcquisition() or + HAL_TSC_GetState() function or using WFI instruction for example. + (+) Check the group acquisition status using HAL_TSC_GroupGetStatus() function. + (+) Read the acquisition value using HAL_TSC_GroupGetValue() function. + + *** Callback registration *** + ============================================= + + [..] + The compilation flag USE_HAL_TSC_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + Use Functions @ref HAL_TSC_RegisterCallback() to register an interrupt callback. + + [..] + Function @ref HAL_TSC_RegisterCallback() allows to register following callbacks: + (+) ConvCpltCallback : callback for conversion complete process. + (+) ErrorCallback : callback for error detection. + (+) MspInitCallback : callback for Msp Init. + (+) MspDeInitCallback : callback for Msp DeInit. + [..] + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + [..] + Use function @ref HAL_TSC_UnRegisterCallback to reset a callback to the default + weak function. + @ref HAL_TSC_UnRegisterCallback takes as parameters the HAL peripheral handle, + and the Callback ID. + [..] + This function allows to reset following callbacks: + (+) ConvCpltCallback : callback for conversion complete process. + (+) ErrorCallback : callback for error detection. + (+) MspInitCallback : callback for Msp Init. + (+) MspDeInitCallback : callback for Msp DeInit. + + [..] + By default, after the @ref HAL_TSC_Init() and when the state is @ref HAL_TSC_STATE_RESET + all callbacks are set to the corresponding weak functions: + examples @ref HAL_TSC_ConvCpltCallback(), @ref HAL_TSC_ErrorCallback(). + Exception done for MspInit and MspDeInit functions that are + reset to the legacy weak functions in the @ref HAL_TSC_Init()/ @ref HAL_TSC_DeInit() only when + these callbacks are null (not registered beforehand). + If MspInit or MspDeInit are not null, the @ref HAL_TSC_Init()/ @ref HAL_TSC_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state. + + [..] + Callbacks can be registered/unregistered in @ref HAL_TSC_STATE_READY state only. + Exception done MspInit/MspDeInit functions that can be registered/unregistered + in @ref HAL_TSC_STATE_READY or @ref HAL_TSC_STATE_RESET state, + thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit. + Then, the user first registers the MspInit/MspDeInit user callbacks + using @ref HAL_TSC_RegisterCallback() before calling @ref HAL_TSC_DeInit() + or @ref HAL_TSC_Init() function. + + [..] + When the compilation flag USE_HAL_TSC_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available and all callbacks + are set to the corresponding weak functions. + + @endverbatim + ****************************************************************************** + + Table 1. IOs for the STM32WBxx devices + +--------------------------------+ + | IOs | TSC functions | + |--------------|-----------------| + | PB12 (AF) | TSC_G1_IO1 | + | PB13 (AF) | TSC_G1_IO2 | + | PB14 (AF) | TSC_G1_IO3 | + | PB15 (AF) | TSC_G1_IO4 | + |--------------|-----------------| + | PB4 (AF) | TSC_G2_IO1 | + | PB5 (AF) | TSC_G2_IO2 | + | PB6 (AF) | TSC_G2_IO3 | + | PB7 (AF) | TSC_G2_IO4 | + |--------------|-----------------| + | PA15 (AF) | TSC_G3_IO1 | + | PC10 (AF) | TSC_G3_IO2 | + | PC11 (AF) | TSC_G3_IO3 | + | PC12 (AF) | TSC_G3_IO4 | + |--------------|-----------------| + | PC6 (AF) | TSC_G4_IO1 | + | PC7 (AF) | TSC_G4_IO2 | + | PC8 (AF) | TSC_G4_IO3 | + | PC9 (AF) | TSC_G4_IO4 | + |--------------|-----------------| + | PD4 (AF) | TSC_G5_IO1 | + | PD5 (AF) | TSC_G5_IO2 | + | PD6 (AF) | TSC_G5_IO3 | + | PD7 (AF) | TSC_G5_IO4 | + |--------------|-----------------| + | PD10 (AF) | TSC_G6_IO1 | + | PD11 (AF) | TSC_G6_IO2 | + | PD12 (AF) | TSC_G6_IO3 | + | PD13 (AF) | TSC_G6_IO4 | + |--------------|-----------------| + | PE2 (AF) | TSC_G7_IO1 | + | PE1 (AF) | TSC_G7_IO2 | + | PE0 (AF) | TSC_G7_IO3 | + | PB9 (AF) | TSC_G7_IO4 | + |--------------|-----------------| + | PB10 (AF) | TSC_SYNC | + | PD2 (AF) | | + +--------------------------------+ + + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +#if defined(TSC) +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup TSC TSC + * @brief HAL TSC module driver + * @{ + */ + +#ifdef HAL_TSC_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static uint32_t TSC_extract_groups(uint32_t iomask); + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup TSC_Exported_Functions TSC Exported Functions + * @{ + */ + +/** @defgroup TSC_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and de-initialization functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Initialize and configure the TSC. + (+) De-initialize the TSC. +@endverbatim + * @{ + */ + +/** + * @brief Initialize the TSC peripheral according to the specified parameters + * in the TSC_InitTypeDef structure and initialize the associated handle. + * @param htsc TSC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TSC_Init(TSC_HandleTypeDef *htsc) +{ + /* Check TSC handle allocation */ + if (htsc == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance)); + assert_param(IS_TSC_CTPH(htsc->Init.CTPulseHighLength)); + assert_param(IS_TSC_CTPL(htsc->Init.CTPulseLowLength)); + assert_param(IS_TSC_SS(htsc->Init.SpreadSpectrum)); + assert_param(IS_TSC_SSD(htsc->Init.SpreadSpectrumDeviation)); + assert_param(IS_TSC_SS_PRESC(htsc->Init.SpreadSpectrumPrescaler)); + assert_param(IS_TSC_PG_PRESC(htsc->Init.PulseGeneratorPrescaler)); + assert_param(IS_TSC_MCV(htsc->Init.MaxCountValue)); + assert_param(IS_TSC_IODEF(htsc->Init.IODefaultMode)); + assert_param(IS_TSC_SYNC_POL(htsc->Init.SynchroPinPolarity)); + assert_param(IS_TSC_ACQ_MODE(htsc->Init.AcquisitionMode)); + assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt)); + assert_param(IS_TSC_GROUP(htsc->Init.ChannelIOs)); + assert_param(IS_TSC_GROUP(htsc->Init.ShieldIOs)); + assert_param(IS_TSC_GROUP(htsc->Init.SamplingIOs)); + + if (htsc->State == HAL_TSC_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + htsc->Lock = HAL_UNLOCKED; + +#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1) + /* Init the TSC Callback settings */ + htsc->ConvCpltCallback = HAL_TSC_ConvCpltCallback; /* Legacy weak ConvCpltCallback */ + htsc->ErrorCallback = HAL_TSC_ErrorCallback; /* Legacy weak ErrorCallback */ + + if (htsc->MspInitCallback == NULL) + { + htsc->MspInitCallback = HAL_TSC_MspInit; /* Legacy weak MspInit */ + } + + /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */ + htsc->MspInitCallback(htsc); +#else + /* Init the low level hardware : GPIO, CLOCK, CORTEX */ + HAL_TSC_MspInit(htsc); +#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */ + } + + /* Initialize the TSC state */ + htsc->State = HAL_TSC_STATE_BUSY; + + /*--------------------------------------------------------------------------*/ + /* Set TSC parameters */ + + /* Enable TSC */ + htsc->Instance->CR = TSC_CR_TSCE; + + /* Set all functions */ + htsc->Instance->CR |= (htsc->Init.CTPulseHighLength | + htsc->Init.CTPulseLowLength | + (htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) | + htsc->Init.SpreadSpectrumPrescaler | + htsc->Init.PulseGeneratorPrescaler | + htsc->Init.MaxCountValue | + htsc->Init.SynchroPinPolarity | + htsc->Init.AcquisitionMode); + + /* Spread spectrum */ + if (htsc->Init.SpreadSpectrum == ENABLE) + { + htsc->Instance->CR |= TSC_CR_SSE; + } + + /* Disable Schmitt trigger hysteresis on all used TSC IOs */ + htsc->Instance->IOHCR = (~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs)); + + /* Set channel and shield IOs */ + htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs); + + /* Set sampling IOs */ + htsc->Instance->IOSCR = htsc->Init.SamplingIOs; + + /* Set the groups to be acquired */ + htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs); + + /* Disable interrupts */ + htsc->Instance->IER &= (~(TSC_IT_EOA | TSC_IT_MCE)); + + /* Clear flags */ + htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE); + + /*--------------------------------------------------------------------------*/ + + /* Initialize the TSC state */ + htsc->State = HAL_TSC_STATE_READY; + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Deinitialize the TSC peripheral registers to their default reset values. + * @param htsc TSC handle + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TSC_DeInit(TSC_HandleTypeDef *htsc) +{ + /* Check TSC handle allocation */ + if (htsc == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance)); + + /* Change TSC state */ + htsc->State = HAL_TSC_STATE_BUSY; + +#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1) + if (htsc->MspDeInitCallback == NULL) + { + htsc->MspDeInitCallback = HAL_TSC_MspDeInit; /* Legacy weak MspDeInit */ + } + + /* DeInit the low level hardware: GPIO, CLOCK, NVIC */ + htsc->MspDeInitCallback(htsc); +#else + /* DeInit the low level hardware */ + HAL_TSC_MspDeInit(htsc); +#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */ + + /* Change TSC state */ + htsc->State = HAL_TSC_STATE_RESET; + + /* Process unlocked */ + __HAL_UNLOCK(htsc); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Initialize the TSC MSP. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @retval None + */ +__weak void HAL_TSC_MspInit(TSC_HandleTypeDef *htsc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htsc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TSC_MspInit could be implemented in the user file. + */ +} + +/** + * @brief DeInitialize the TSC MSP. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @retval None + */ +__weak void HAL_TSC_MspDeInit(TSC_HandleTypeDef *htsc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htsc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TSC_MspDeInit could be implemented in the user file. + */ +} + +#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User TSC Callback + * To be used instead of the weak predefined callback + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_TSC_CONV_COMPLETE_CB_ID Conversion completed callback ID + * @arg @ref HAL_TSC_ERROR_CB_ID Error callback ID + * @arg @ref HAL_TSC_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_TSC_MSPDEINIT_CB_ID MspDeInit callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TSC_RegisterCallback(TSC_HandleTypeDef *htsc, HAL_TSC_CallbackIDTypeDef CallbackID, pTSC_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + htsc->ErrorCode |= HAL_TSC_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(htsc); + + if (HAL_TSC_STATE_READY == htsc->State) + { + switch (CallbackID) + { + case HAL_TSC_CONV_COMPLETE_CB_ID : + htsc->ConvCpltCallback = pCallback; + break; + + case HAL_TSC_ERROR_CB_ID : + htsc->ErrorCallback = pCallback; + break; + + case HAL_TSC_MSPINIT_CB_ID : + htsc->MspInitCallback = pCallback; + break; + + case HAL_TSC_MSPDEINIT_CB_ID : + htsc->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + htsc->ErrorCode |= HAL_TSC_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_TSC_STATE_RESET == htsc->State) + { + switch (CallbackID) + { + case HAL_TSC_MSPINIT_CB_ID : + htsc->MspInitCallback = pCallback; + break; + + case HAL_TSC_MSPDEINIT_CB_ID : + htsc->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + htsc->ErrorCode |= HAL_TSC_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + htsc->ErrorCode |= HAL_TSC_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(htsc); + return status; +} + +/** + * @brief Unregister an TSC Callback + * TSC callback is redirected to the weak predefined callback + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * This parameter can be one of the following values: + * @arg @ref HAL_TSC_CONV_COMPLETE_CB_ID Conversion completed callback ID + * @arg @ref HAL_TSC_ERROR_CB_ID Error callback ID + * @arg @ref HAL_TSC_MSPINIT_CB_ID MspInit callback ID + * @arg @ref HAL_TSC_MSPDEINIT_CB_ID MspDeInit callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TSC_UnRegisterCallback(TSC_HandleTypeDef *htsc, HAL_TSC_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(htsc); + + if (HAL_TSC_STATE_READY == htsc->State) + { + switch (CallbackID) + { + case HAL_TSC_CONV_COMPLETE_CB_ID : + htsc->ConvCpltCallback = HAL_TSC_ConvCpltCallback; /* Legacy weak ConvCpltCallback */ + break; + + case HAL_TSC_ERROR_CB_ID : + htsc->ErrorCallback = HAL_TSC_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_TSC_MSPINIT_CB_ID : + htsc->MspInitCallback = HAL_TSC_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_TSC_MSPDEINIT_CB_ID : + htsc->MspDeInitCallback = HAL_TSC_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + htsc->ErrorCode |= HAL_TSC_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_TSC_STATE_RESET == htsc->State) + { + switch (CallbackID) + { + case HAL_TSC_MSPINIT_CB_ID : + htsc->MspInitCallback = HAL_TSC_MspInit; /* Legacy weak MspInit */ + break; + + case HAL_TSC_MSPDEINIT_CB_ID : + htsc->MspDeInitCallback = HAL_TSC_MspDeInit; /* Legacy weak MspDeInit */ + break; + + default : + /* Update the error code */ + htsc->ErrorCode |= HAL_TSC_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + htsc->ErrorCode |= HAL_TSC_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(htsc); + return status; +} + +#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup TSC_Exported_Functions_Group2 Input and Output operation functions + * @brief Input and Output operation functions + * +@verbatim + =============================================================================== + ##### IO Operation functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Start acquisition in polling mode. + (+) Start acquisition in interrupt mode. + (+) Stop conversion in polling mode. + (+) Stop conversion in interrupt mode. + (+) Poll for acquisition completed. + (+) Get group acquisition status. + (+) Get group acquisition value. +@endverbatim + * @{ + */ + +/** + * @brief Start the acquisition. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TSC_Start(TSC_HandleTypeDef *htsc) +{ + /* Check the parameters */ + assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance)); + + /* Process locked */ + __HAL_LOCK(htsc); + + /* Change TSC state */ + htsc->State = HAL_TSC_STATE_BUSY; + + /* Clear interrupts */ + __HAL_TSC_DISABLE_IT(htsc, (TSC_IT_EOA | TSC_IT_MCE)); + + /* Clear flags */ + __HAL_TSC_CLEAR_FLAG(htsc, (TSC_FLAG_EOA | TSC_FLAG_MCE)); + + /* Set touch sensing IOs not acquired to the specified IODefaultMode */ + if (htsc->Init.IODefaultMode == TSC_IODEF_OUT_PP_LOW) + { + __HAL_TSC_SET_IODEF_OUTPPLOW(htsc); + } + else + { + __HAL_TSC_SET_IODEF_INFLOAT(htsc); + } + + /* Launch the acquisition */ + __HAL_TSC_START_ACQ(htsc); + + /* Process unlocked */ + __HAL_UNLOCK(htsc); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Start the acquisition in interrupt mode. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_TSC_Start_IT(TSC_HandleTypeDef *htsc) +{ + /* Check the parameters */ + assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance)); + assert_param(IS_TSC_MCE_IT(htsc->Init.MaxCountInterrupt)); + + /* Process locked */ + __HAL_LOCK(htsc); + + /* Change TSC state */ + htsc->State = HAL_TSC_STATE_BUSY; + + /* Enable end of acquisition interrupt */ + __HAL_TSC_ENABLE_IT(htsc, TSC_IT_EOA); + + /* Enable max count error interrupt (optional) */ + if (htsc->Init.MaxCountInterrupt == ENABLE) + { + __HAL_TSC_ENABLE_IT(htsc, TSC_IT_MCE); + } + else + { + __HAL_TSC_DISABLE_IT(htsc, TSC_IT_MCE); + } + + /* Clear flags */ + __HAL_TSC_CLEAR_FLAG(htsc, (TSC_FLAG_EOA | TSC_FLAG_MCE)); + + /* Set touch sensing IOs not acquired to the specified IODefaultMode */ + if (htsc->Init.IODefaultMode == TSC_IODEF_OUT_PP_LOW) + { + __HAL_TSC_SET_IODEF_OUTPPLOW(htsc); + } + else + { + __HAL_TSC_SET_IODEF_INFLOAT(htsc); + } + + /* Launch the acquisition */ + __HAL_TSC_START_ACQ(htsc); + + /* Process unlocked */ + __HAL_UNLOCK(htsc); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the acquisition previously launched in polling mode. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TSC_Stop(TSC_HandleTypeDef *htsc) +{ + /* Check the parameters */ + assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance)); + + /* Process locked */ + __HAL_LOCK(htsc); + + /* Stop the acquisition */ + __HAL_TSC_STOP_ACQ(htsc); + + /* Set touch sensing IOs in low power mode (output push-pull) */ + __HAL_TSC_SET_IODEF_OUTPPLOW(htsc); + + /* Clear flags */ + __HAL_TSC_CLEAR_FLAG(htsc, (TSC_FLAG_EOA | TSC_FLAG_MCE)); + + /* Change TSC state */ + htsc->State = HAL_TSC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(htsc); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Stop the acquisition previously launched in interrupt mode. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TSC_Stop_IT(TSC_HandleTypeDef *htsc) +{ + /* Check the parameters */ + assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance)); + + /* Process locked */ + __HAL_LOCK(htsc); + + /* Stop the acquisition */ + __HAL_TSC_STOP_ACQ(htsc); + + /* Set touch sensing IOs in low power mode (output push-pull) */ + __HAL_TSC_SET_IODEF_OUTPPLOW(htsc); + + /* Disable interrupts */ + __HAL_TSC_DISABLE_IT(htsc, (TSC_IT_EOA | TSC_IT_MCE)); + + /* Clear flags */ + __HAL_TSC_CLEAR_FLAG(htsc, (TSC_FLAG_EOA | TSC_FLAG_MCE)); + + /* Change TSC state */ + htsc->State = HAL_TSC_STATE_READY; + + /* Process unlocked */ + __HAL_UNLOCK(htsc); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Start acquisition and wait until completion. + * @note There is no need of a timeout parameter as the max count error is already + * managed by the TSC peripheral. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @retval HAL state + */ +HAL_StatusTypeDef HAL_TSC_PollForAcquisition(TSC_HandleTypeDef *htsc) +{ + /* Check the parameters */ + assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance)); + + /* Process locked */ + __HAL_LOCK(htsc); + + /* Check end of acquisition */ + while (HAL_TSC_GetState(htsc) == HAL_TSC_STATE_BUSY) + { + /* The timeout (max count error) is managed by the TSC peripheral itself. */ + } + + /* Process unlocked */ + __HAL_UNLOCK(htsc); + + return HAL_OK; +} + +/** + * @brief Get the acquisition status for a group. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @param gx_index Index of the group + * @retval Group status + */ +TSC_GroupStatusTypeDef HAL_TSC_GroupGetStatus(TSC_HandleTypeDef *htsc, uint32_t gx_index) +{ + /* Check the parameters */ + assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance)); + assert_param(IS_TSC_GROUP_INDEX(gx_index)); + + /* Return the group status */ + return (__HAL_TSC_GET_GROUP_STATUS(htsc, gx_index)); +} + +/** + * @brief Get the acquisition measure for a group. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @param gx_index Index of the group + * @retval Acquisition measure + */ +uint32_t HAL_TSC_GroupGetValue(TSC_HandleTypeDef *htsc, uint32_t gx_index) +{ + /* Check the parameters */ + assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance)); + assert_param(IS_TSC_GROUP_INDEX(gx_index)); + + /* Return the group acquisition counter */ + return htsc->Instance->IOGXCR[gx_index]; +} + +/** + * @} + */ + +/** @defgroup TSC_Exported_Functions_Group3 Peripheral Control functions + * @brief Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] This section provides functions allowing to: + (+) Configure TSC IOs + (+) Discharge TSC IOs +@endverbatim + * @{ + */ + +/** + * @brief Configure TSC IOs. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @param config Pointer to the configuration structure. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TSC_IOConfig(TSC_HandleTypeDef *htsc, TSC_IOConfigTypeDef *config) +{ + /* Check the parameters */ + assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance)); + assert_param(IS_TSC_GROUP(config->ChannelIOs)); + assert_param(IS_TSC_GROUP(config->ShieldIOs)); + assert_param(IS_TSC_GROUP(config->SamplingIOs)); + + /* Process locked */ + __HAL_LOCK(htsc); + + /* Stop acquisition */ + __HAL_TSC_STOP_ACQ(htsc); + + /* Disable Schmitt trigger hysteresis on all used TSC IOs */ + htsc->Instance->IOHCR = (~(config->ChannelIOs | config->ShieldIOs | config->SamplingIOs)); + + /* Set channel and shield IOs */ + htsc->Instance->IOCCR = (config->ChannelIOs | config->ShieldIOs); + + /* Set sampling IOs */ + htsc->Instance->IOSCR = config->SamplingIOs; + + /* Set groups to be acquired */ + htsc->Instance->IOGCSR = TSC_extract_groups(config->ChannelIOs); + + /* Process unlocked */ + __HAL_UNLOCK(htsc); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Discharge TSC IOs. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @param choice This parameter can be set to ENABLE or DISABLE. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_TSC_IODischarge(TSC_HandleTypeDef *htsc, FunctionalState choice) +{ + /* Check the parameters */ + assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance)); + + /* Process locked */ + __HAL_LOCK(htsc); + + if (choice == ENABLE) + { + __HAL_TSC_SET_IODEF_OUTPPLOW(htsc); + } + else + { + __HAL_TSC_SET_IODEF_INFLOAT(htsc); + } + + /* Process unlocked */ + __HAL_UNLOCK(htsc); + + /* Return the group acquisition counter */ + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup TSC_Exported_Functions_Group4 Peripheral State and Errors functions + * @brief Peripheral State and Errors functions + * +@verbatim + =============================================================================== + ##### State and Errors functions ##### + =============================================================================== + [..] + This subsection provides functions allowing to + (+) Get TSC state. + +@endverbatim + * @{ + */ + +/** + * @brief Return the TSC handle state. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @retval HAL state + */ +HAL_TSC_StateTypeDef HAL_TSC_GetState(TSC_HandleTypeDef *htsc) +{ + /* Check the parameters */ + assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance)); + + if (htsc->State == HAL_TSC_STATE_BUSY) + { + /* Check end of acquisition flag */ + if (__HAL_TSC_GET_FLAG(htsc, TSC_FLAG_EOA) != RESET) + { + /* Check max count error flag */ + if (__HAL_TSC_GET_FLAG(htsc, TSC_FLAG_MCE) != RESET) + { + /* Change TSC state */ + htsc->State = HAL_TSC_STATE_ERROR; + } + else + { + /* Change TSC state */ + htsc->State = HAL_TSC_STATE_READY; + } + } + } + + /* Return TSC state */ + return htsc->State; +} + +/** + * @} + */ + +/** @defgroup TSC_IRQ_Handler_and_Callbacks IRQ Handler and Callbacks + * @{ + */ + +/** + * @brief Handle TSC interrupt request. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @retval None + */ +void HAL_TSC_IRQHandler(TSC_HandleTypeDef *htsc) +{ + /* Check the parameters */ + assert_param(IS_TSC_ALL_INSTANCE(htsc->Instance)); + + /* Check if the end of acquisition occurred */ + if (__HAL_TSC_GET_FLAG(htsc, TSC_FLAG_EOA) != RESET) + { + /* Clear EOA flag */ + __HAL_TSC_CLEAR_FLAG(htsc, TSC_FLAG_EOA); + } + + /* Check if max count error occurred */ + if (__HAL_TSC_GET_FLAG(htsc, TSC_FLAG_MCE) != RESET) + { + /* Clear MCE flag */ + __HAL_TSC_CLEAR_FLAG(htsc, TSC_FLAG_MCE); + /* Change TSC state */ + htsc->State = HAL_TSC_STATE_ERROR; +#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1) + htsc->ErrorCallback(htsc); +#else + /* Conversion completed callback */ + HAL_TSC_ErrorCallback(htsc); +#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */ + } + else + { + /* Change TSC state */ + htsc->State = HAL_TSC_STATE_READY; +#if (USE_HAL_TSC_REGISTER_CALLBACKS == 1) + htsc->ConvCpltCallback(htsc); +#else + /* Conversion completed callback */ + HAL_TSC_ConvCpltCallback(htsc); +#endif /* USE_HAL_TSC_REGISTER_CALLBACKS */ + } +} + +/** + * @brief Acquisition completed callback in non-blocking mode. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @retval None + */ +__weak void HAL_TSC_ConvCpltCallback(TSC_HandleTypeDef *htsc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htsc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TSC_ConvCpltCallback could be implemented in the user file. + */ +} + +/** + * @brief Error callback in non-blocking mode. + * @param htsc Pointer to a TSC_HandleTypeDef structure that contains + * the configuration information for the specified TSC. + * @retval None + */ +__weak void HAL_TSC_ErrorCallback(TSC_HandleTypeDef *htsc) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(htsc); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_TSC_ErrorCallback could be implemented in the user file. + */ +} + +/** + * @} + */ + +/** + * @} + */ + +/* Private functions ---------------------------------------------------------*/ +/** @defgroup TSC_Private_Functions TSC Private Functions + * @{ + */ + +/** + * @brief Utility function used to set the acquired groups mask. + * @param iomask Channels IOs mask + * @retval Acquired groups mask + */ +static uint32_t TSC_extract_groups(uint32_t iomask) +{ + uint32_t groups = 0UL; + uint32_t idx; + + for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++) + { + if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL ) + { + groups |= (1UL << idx); + } + } + + return groups; +} + +/** + * @} + */ + +#endif /* HAL_TSC_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* TSC */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c new file mode 100644 index 0000000..22e88e6 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c @@ -0,0 +1,4073 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_uart.c + * @author MCD Application Team + * @brief UART HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Universal Asynchronous Receiver Transmitter Peripheral (UART). + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral Control functions + * + * + @verbatim + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] + The UART HAL driver can be used as follows: + + (#) Declare a UART_HandleTypeDef handle structure (eg. UART_HandleTypeDef huart). + (#) Initialize the UART low level resources by implementing the HAL_UART_MspInit() API: + (++) Enable the USARTx interface clock. + (++) UART pins configuration: + (+++) Enable the clock for the UART GPIOs. + (+++) Configure these UART pins as alternate function pull-up. + (++) NVIC configuration if you need to use interrupt process (HAL_UART_Transmit_IT() + and HAL_UART_Receive_IT() APIs): + (+++) Configure the USARTx interrupt priority. + (+++) Enable the NVIC USART IRQ handle. + (++) UART interrupts handling: + -@@- The specific UART interrupts (Transmission complete interrupt, + RXNE interrupt, RX/TX FIFOs related interrupts and Error Interrupts) + are managed using the macros __HAL_UART_ENABLE_IT() and __HAL_UART_DISABLE_IT() + inside the transmit and receive processes. + (++) DMA Configuration if you need to use DMA process (HAL_UART_Transmit_DMA() + and HAL_UART_Receive_DMA() APIs): + (+++) Declare a DMA handle structure for the Tx/Rx channel. + (+++) Enable the DMAx interface clock. + (+++) Configure the declared DMA handle structure with the required Tx/Rx parameters. + (+++) Configure the DMA Tx/Rx channel. + (+++) Associate the initialized DMA handle to the UART DMA Tx/Rx handle. + (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on the DMA Tx/Rx channel. + + (#) Program the Baud Rate, Word Length, Stop Bit, Parity, Prescaler value , Hardware + flow control and Mode (Receiver/Transmitter) in the huart handle Init structure. + + (#) If required, program UART advanced features (TX/RX pins swap, auto Baud rate detection,...) + in the huart handle AdvancedInit structure. + + (#) For the UART asynchronous mode, initialize the UART registers by calling + the HAL_UART_Init() API. + + (#) For the UART Half duplex mode, initialize the UART registers by calling + the HAL_HalfDuplex_Init() API. + + (#) For the UART LIN (Local Interconnection Network) mode, initialize the UART registers + by calling the HAL_LIN_Init() API. + + (#) For the UART Multiprocessor mode, initialize the UART registers + by calling the HAL_MultiProcessor_Init() API. + + (#) For the UART RS485 Driver Enabled mode, initialize the UART registers + by calling the HAL_RS485Ex_Init() API. + + [..] + (@) These API's (HAL_UART_Init(), HAL_HalfDuplex_Init(), HAL_LIN_Init(), HAL_MultiProcessor_Init(), + also configure the low level Hardware GPIO, CLOCK, CORTEX...etc) by + calling the customized HAL_UART_MspInit() API. + + ##### Callback registration ##### + ================================== + + [..] + The compilation define USE_HAL_UART_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + + [..] + Use Function @ref HAL_UART_RegisterCallback() to register a user callback. + Function @ref HAL_UART_RegisterCallback() allows to register following callbacks: + (+) TxHalfCpltCallback : Tx Half Complete Callback. + (+) TxCpltCallback : Tx Complete Callback. + (+) RxHalfCpltCallback : Rx Half Complete Callback. + (+) RxCpltCallback : Rx Complete Callback. + (+) ErrorCallback : Error Callback. + (+) AbortCpltCallback : Abort Complete Callback. + (+) AbortTransmitCpltCallback : Abort Transmit Complete Callback. + (+) AbortReceiveCpltCallback : Abort Receive Complete Callback. + (+) WakeupCallback : Wakeup Callback. + (+) RxFifoFullCallback : Rx Fifo Full Callback. + (+) TxFifoEmptyCallback : Tx Fifo Empty Callback. + (+) MspInitCallback : UART MspInit. + (+) MspDeInitCallback : UART MspDeInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + [..] + Use function @ref HAL_UART_UnRegisterCallback() to reset a callback to the default + weak (surcharged) function. + @ref HAL_UART_UnRegisterCallback() takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) TxHalfCpltCallback : Tx Half Complete Callback. + (+) TxCpltCallback : Tx Complete Callback. + (+) RxHalfCpltCallback : Rx Half Complete Callback. + (+) RxCpltCallback : Rx Complete Callback. + (+) ErrorCallback : Error Callback. + (+) AbortCpltCallback : Abort Complete Callback. + (+) AbortTransmitCpltCallback : Abort Transmit Complete Callback. + (+) AbortReceiveCpltCallback : Abort Receive Complete Callback. + (+) WakeupCallback : Wakeup Callback. + (+) RxFifoFullCallback : Rx Fifo Full Callback. + (+) TxFifoEmptyCallback : Tx Fifo Empty Callback. + (+) MspInitCallback : UART MspInit. + (+) MspDeInitCallback : UART MspDeInit. + + [..] + By default, after the @ref HAL_UART_Init() and when the state is HAL_UART_STATE_RESET + all callbacks are set to the corresponding weak (surcharged) functions: + examples @ref HAL_UART_TxCpltCallback(), @ref HAL_UART_RxHalfCpltCallback(). + Exception done for MspInit and MspDeInit functions that are respectively + reset to the legacy weak (surcharged) functions in the @ref HAL_UART_Init() + and @ref HAL_UART_DeInit() only when these callbacks are null (not registered beforehand). + If not, MspInit or MspDeInit are not null, the @ref HAL_UART_Init() and @ref HAL_UART_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand). + + [..] + Callbacks can be registered/unregistered in HAL_UART_STATE_READY state only. + Exception done MspInit/MspDeInit that can be registered/unregistered + in HAL_UART_STATE_READY or HAL_UART_STATE_RESET state, thus registered (user) + MspInit/DeInit callbacks can be used during the Init/DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using @ref HAL_UART_RegisterCallback() before calling @ref HAL_UART_DeInit() + or @ref HAL_UART_Init() function. + + [..] + When The compilation define USE_HAL_UART_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available + and weak (surcharged) callbacks are used. + + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup UART UART + * @brief HAL UART module driver + * @{ + */ + +#ifdef HAL_UART_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @defgroup UART_Private_Constants UART Private Constants + * @{ + */ +#define USART_CR1_FIELDS ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | \ + USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8| \ + USART_CR1_FIFOEN )) /*!< UART or USART CR1 fields of parameters set by UART_SetConfig API */ + +#define USART_CR3_FIELDS ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT| \ + USART_CR3_TXFTCFG | USART_CR3_RXFTCFG )) /*!< UART or USART CR3 fields of parameters set by UART_SetConfig API */ + +#if defined(LPUART1) +#define LPUART_BRR_MIN 0x00000300U /* LPUART BRR minimum authorized value */ +#define LPUART_BRR_MAX 0x000FFFFFU /* LPUART BRR maximum authorized value */ +#endif + +#define UART_BRR_MIN 0x10U /* UART BRR minimum authorized value */ +#define UART_BRR_MAX 0x0000FFFFU /* UART BRR maximum authorized value */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @addtogroup UART_Private_Functions + * @{ + */ +static void UART_EndTxTransfer(UART_HandleTypeDef *huart); +static void UART_EndRxTransfer(UART_HandleTypeDef *huart); +static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma); +static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma); +static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma); +static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma); +static void UART_DMAError(DMA_HandleTypeDef *hdma); +static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma); +static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma); +static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma); +static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma); +static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma); +static void UART_TxISR_8BIT(UART_HandleTypeDef *huart); +static void UART_TxISR_16BIT(UART_HandleTypeDef *huart); +static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart); +static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart); +static void UART_EndTransmit_IT(UART_HandleTypeDef *huart); +static void UART_RxISR_8BIT(UART_HandleTypeDef *huart); +static void UART_RxISR_16BIT(UART_HandleTypeDef *huart); +static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart); +static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup UART_Exported_Functions UART Exported Functions + * @{ + */ + +/** @defgroup UART_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim +=============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to initialize the USARTx or the UARTy + in asynchronous mode. + (+) For the asynchronous mode the parameters below can be configured: + (++) Baud Rate + (++) Word Length + (++) Stop Bit + (++) Parity: If the parity is enabled, then the MSB bit of the data written + in the data register is transmitted but is changed by the parity bit. + (++) Hardware flow control + (++) Receiver/transmitter modes + (++) Over Sampling Method + (++) One-Bit Sampling Method + (+) For the asynchronous mode, the following advanced features can be configured as well: + (++) TX and/or RX pin level inversion + (++) data logical level inversion + (++) RX and TX pins swap + (++) RX overrun detection disabling + (++) DMA disabling on RX error + (++) MSB first on communication line + (++) auto Baud rate detection + [..] + The HAL_UART_Init(), HAL_HalfDuplex_Init(), HAL_LIN_Init()and HAL_MultiProcessor_Init()API + follow respectively the UART asynchronous, UART Half duplex, UART LIN mode + and UART multiprocessor mode configuration procedures (details for the procedures + are available in reference manual). + +@endverbatim + + Depending on the frame length defined by the M1 and M0 bits (7-bit, + 8-bit or 9-bit), the possible UART formats are listed in the + following table. + + Table 1. UART frame format. + +-----------------------------------------------------------------------+ + | M1 bit | M0 bit | PCE bit | UART frame | + |---------|---------|-----------|---------------------------------------| + | 0 | 0 | 0 | | SB | 8 bit data | STB | | + |---------|---------|-----------|---------------------------------------| + | 0 | 0 | 1 | | SB | 7 bit data | PB | STB | | + |---------|---------|-----------|---------------------------------------| + | 0 | 1 | 0 | | SB | 9 bit data | STB | | + |---------|---------|-----------|---------------------------------------| + | 0 | 1 | 1 | | SB | 8 bit data | PB | STB | | + |---------|---------|-----------|---------------------------------------| + | 1 | 0 | 0 | | SB | 7 bit data | STB | | + |---------|---------|-----------|---------------------------------------| + | 1 | 0 | 1 | | SB | 6 bit data | PB | STB | | + +-----------------------------------------------------------------------+ + + * @{ + */ + +/** + * @brief Initialize the UART mode according to the specified + * parameters in the UART_InitTypeDef and initialize the associated handle. + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) +{ + /* Check the UART handle allocation */ + if (huart == NULL) + { + return HAL_ERROR; + } + + if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE) + { + /* Check the parameters */ + assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance)); + } + else + { + /* Check the parameters */ +#if defined(LPUART1) + assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance))); +#else + assert_param(IS_UART_INSTANCE(huart->Instance)); +#endif + } + + if (huart->gState == HAL_UART_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + huart->Lock = HAL_UNLOCKED; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + UART_InitCallbacksToDefault(huart); + + if (huart->MspInitCallback == NULL) + { + huart->MspInitCallback = HAL_UART_MspInit; + } + + /* Init the low level hardware */ + huart->MspInitCallback(huart); +#else + /* Init the low level hardware : GPIO, CLOCK */ + HAL_UART_MspInit(huart); +#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */ + } + + huart->gState = HAL_UART_STATE_BUSY; + + __HAL_UART_DISABLE(huart); + + /* Set the UART Communication parameters */ + if (UART_SetConfig(huart) == HAL_ERROR) + { + return HAL_ERROR; + } + + if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT) + { + UART_AdvFeatureConfig(huart); + } + + /* In asynchronous mode, the following bits must be kept cleared: + - LINEN and CLKEN bits in the USART_CR2 register, + - SCEN, HDSEL and IREN bits in the USART_CR3 register.*/ + CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN)); + CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN)); + + __HAL_UART_ENABLE(huart); + + /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */ + return (UART_CheckIdleState(huart)); +} + +/** + * @brief Initialize the half-duplex mode according to the specified + * parameters in the UART_InitTypeDef and creates the associated handle. + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart) +{ + /* Check the UART handle allocation */ + if (huart == NULL) + { + return HAL_ERROR; + } + + /* Check UART instance */ + assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance)); + + if (huart->gState == HAL_UART_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + huart->Lock = HAL_UNLOCKED; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + UART_InitCallbacksToDefault(huart); + + if (huart->MspInitCallback == NULL) + { + huart->MspInitCallback = HAL_UART_MspInit; + } + + /* Init the low level hardware */ + huart->MspInitCallback(huart); +#else + /* Init the low level hardware : GPIO, CLOCK */ + HAL_UART_MspInit(huart); +#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */ + } + + huart->gState = HAL_UART_STATE_BUSY; + + __HAL_UART_DISABLE(huart); + + /* Set the UART Communication parameters */ + if (UART_SetConfig(huart) == HAL_ERROR) + { + return HAL_ERROR; + } + + if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT) + { + UART_AdvFeatureConfig(huart); + } + + /* In half-duplex mode, the following bits must be kept cleared: + - LINEN and CLKEN bits in the USART_CR2 register, + - SCEN and IREN bits in the USART_CR3 register.*/ + CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN)); + CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN)); + + /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */ + SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL); + + __HAL_UART_ENABLE(huart); + + /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */ + return (UART_CheckIdleState(huart)); +} + + +/** + * @brief Initialize the LIN mode according to the specified + * parameters in the UART_InitTypeDef and creates the associated handle. + * @param huart UART handle. + * @param BreakDetectLength Specifies the LIN break detection length. + * This parameter can be one of the following values: + * @arg @ref UART_LINBREAKDETECTLENGTH_10B 10-bit break detection + * @arg @ref UART_LINBREAKDETECTLENGTH_11B 11-bit break detection + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength) +{ + /* Check the UART handle allocation */ + if (huart == NULL) + { + return HAL_ERROR; + } + + /* Check the LIN UART instance */ + assert_param(IS_UART_LIN_INSTANCE(huart->Instance)); + /* Check the Break detection length parameter */ + assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength)); + + /* LIN mode limited to 16-bit oversampling only */ + if (huart->Init.OverSampling == UART_OVERSAMPLING_8) + { + return HAL_ERROR; + } + /* LIN mode limited to 8-bit data length */ + if (huart->Init.WordLength != UART_WORDLENGTH_8B) + { + return HAL_ERROR; + } + + if (huart->gState == HAL_UART_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + huart->Lock = HAL_UNLOCKED; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + UART_InitCallbacksToDefault(huart); + + if (huart->MspInitCallback == NULL) + { + huart->MspInitCallback = HAL_UART_MspInit; + } + + /* Init the low level hardware */ + huart->MspInitCallback(huart); +#else + /* Init the low level hardware : GPIO, CLOCK */ + HAL_UART_MspInit(huart); +#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */ + } + + huart->gState = HAL_UART_STATE_BUSY; + + __HAL_UART_DISABLE(huart); + + /* Set the UART Communication parameters */ + if (UART_SetConfig(huart) == HAL_ERROR) + { + return HAL_ERROR; + } + + if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT) + { + UART_AdvFeatureConfig(huart); + } + + /* In LIN mode, the following bits must be kept cleared: + - LINEN and CLKEN bits in the USART_CR2 register, + - SCEN and IREN bits in the USART_CR3 register.*/ + CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN); + CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN)); + + /* Enable the LIN mode by setting the LINEN bit in the CR2 register */ + SET_BIT(huart->Instance->CR2, USART_CR2_LINEN); + + /* Set the USART LIN Break detection length. */ + MODIFY_REG(huart->Instance->CR2, USART_CR2_LBDL, BreakDetectLength); + + __HAL_UART_ENABLE(huart); + + /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */ + return (UART_CheckIdleState(huart)); +} + + +/** + * @brief Initialize the multiprocessor mode according to the specified + * parameters in the UART_InitTypeDef and initialize the associated handle. + * @param huart UART handle. + * @param Address UART node address (4-, 6-, 7- or 8-bit long). + * @param WakeUpMethod Specifies the UART wakeup method. + * This parameter can be one of the following values: + * @arg @ref UART_WAKEUPMETHOD_IDLELINE WakeUp by an idle line detection + * @arg @ref UART_WAKEUPMETHOD_ADDRESSMARK WakeUp by an address mark + * @note If the user resorts to idle line detection wake up, the Address parameter + * is useless and ignored by the initialization function. + * @note If the user resorts to address mark wake up, the address length detection + * is configured by default to 4 bits only. For the UART to be able to + * manage 6-, 7- or 8-bit long addresses detection, the API + * HAL_MultiProcessorEx_AddressLength_Set() must be called after + * HAL_MultiProcessor_Init(). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod) +{ + /* Check the UART handle allocation */ + if (huart == NULL) + { + return HAL_ERROR; + } + + /* Check the wake up method parameter */ + assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod)); + + if (huart->gState == HAL_UART_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + huart->Lock = HAL_UNLOCKED; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + UART_InitCallbacksToDefault(huart); + + if (huart->MspInitCallback == NULL) + { + huart->MspInitCallback = HAL_UART_MspInit; + } + + /* Init the low level hardware */ + huart->MspInitCallback(huart); +#else + /* Init the low level hardware : GPIO, CLOCK */ + HAL_UART_MspInit(huart); +#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */ + } + + huart->gState = HAL_UART_STATE_BUSY; + + __HAL_UART_DISABLE(huart); + + /* Set the UART Communication parameters */ + if (UART_SetConfig(huart) == HAL_ERROR) + { + return HAL_ERROR; + } + + if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT) + { + UART_AdvFeatureConfig(huart); + } + + /* In multiprocessor mode, the following bits must be kept cleared: + - LINEN and CLKEN bits in the USART_CR2 register, + - SCEN, HDSEL and IREN bits in the USART_CR3 register. */ + CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN)); + CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN)); + + if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK) + { + /* If address mark wake up method is chosen, set the USART address node */ + MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS)); + } + + /* Set the wake up method by setting the WAKE bit in the CR1 register */ + MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod); + + __HAL_UART_ENABLE(huart); + + /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */ + return (UART_CheckIdleState(huart)); +} + + +/** + * @brief DeInitialize the UART peripheral. + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart) +{ + /* Check the UART handle allocation */ + if (huart == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ +#if defined(LPUART1) + assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance))); +#else + assert_param(IS_UART_INSTANCE(huart->Instance)); +#endif + + huart->gState = HAL_UART_STATE_BUSY; + + __HAL_UART_DISABLE(huart); + + huart->Instance->CR1 = 0x0U; + huart->Instance->CR2 = 0x0U; + huart->Instance->CR3 = 0x0U; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + if (huart->MspDeInitCallback == NULL) + { + huart->MspDeInitCallback = HAL_UART_MspDeInit; + } + /* DeInit the low level hardware */ + huart->MspDeInitCallback(huart); +#else + /* DeInit the low level hardware */ + HAL_UART_MspDeInit(huart); +#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */ + + huart->ErrorCode = HAL_UART_ERROR_NONE; + huart->gState = HAL_UART_STATE_RESET; + huart->RxState = HAL_UART_STATE_RESET; + + __HAL_UNLOCK(huart); + + return HAL_OK; +} + +/** + * @brief Initialize the UART MSP. + * @param huart UART handle. + * @retval None + */ +__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(huart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_UART_MspInit can be implemented in the user file + */ +} + +/** + * @brief DeInitialize the UART MSP. + * @param huart UART handle. + * @retval None + */ +__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(huart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_UART_MspDeInit can be implemented in the user file + */ +} + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User UART Callback + * To be used instead of the weak predefined callback + * @param huart uart handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_UART_TX_HALFCOMPLETE_CB_ID Tx Half Complete Callback ID + * @arg @ref HAL_UART_TX_COMPLETE_CB_ID Tx Complete Callback ID + * @arg @ref HAL_UART_RX_HALFCOMPLETE_CB_ID Rx Half Complete Callback ID + * @arg @ref HAL_UART_RX_COMPLETE_CB_ID Rx Complete Callback ID + * @arg @ref HAL_UART_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_UART_ABORT_COMPLETE_CB_ID Abort Complete Callback ID + * @arg @ref HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID Abort Transmit Complete Callback ID + * @arg @ref HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID Abort Receive Complete Callback ID + * @arg @ref HAL_UART_WAKEUP_CB_ID Wakeup Callback ID + * @arg @ref HAL_UART_RX_FIFO_FULL_CB_ID Rx Fifo Full Callback ID + * @arg @ref HAL_UART_TX_FIFO_EMPTY_CB_ID Tx Fifo Empty Callback ID + * @arg @ref HAL_UART_MSPINIT_CB_ID MspInit Callback ID + * @arg @ref HAL_UART_MSPDEINIT_CB_ID MspDeInit Callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID, + pUART_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + + __HAL_LOCK(huart); + + if (huart->gState == HAL_UART_STATE_READY) + { + switch (CallbackID) + { + case HAL_UART_TX_HALFCOMPLETE_CB_ID : + huart->TxHalfCpltCallback = pCallback; + break; + + case HAL_UART_TX_COMPLETE_CB_ID : + huart->TxCpltCallback = pCallback; + break; + + case HAL_UART_RX_HALFCOMPLETE_CB_ID : + huart->RxHalfCpltCallback = pCallback; + break; + + case HAL_UART_RX_COMPLETE_CB_ID : + huart->RxCpltCallback = pCallback; + break; + + case HAL_UART_ERROR_CB_ID : + huart->ErrorCallback = pCallback; + break; + + case HAL_UART_ABORT_COMPLETE_CB_ID : + huart->AbortCpltCallback = pCallback; + break; + + case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID : + huart->AbortTransmitCpltCallback = pCallback; + break; + + case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID : + huart->AbortReceiveCpltCallback = pCallback; + break; + + case HAL_UART_WAKEUP_CB_ID : + huart->WakeupCallback = pCallback; + break; + + case HAL_UART_RX_FIFO_FULL_CB_ID : + huart->RxFifoFullCallback = pCallback; + break; + + case HAL_UART_TX_FIFO_EMPTY_CB_ID : + huart->TxFifoEmptyCallback = pCallback; + break; + + case HAL_UART_MSPINIT_CB_ID : + huart->MspInitCallback = pCallback; + break; + + case HAL_UART_MSPDEINIT_CB_ID : + huart->MspDeInitCallback = pCallback; + break; + + default : + huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK; + + status = HAL_ERROR; + break; + } + } + else if (huart->gState == HAL_UART_STATE_RESET) + { + switch (CallbackID) + { + case HAL_UART_MSPINIT_CB_ID : + huart->MspInitCallback = pCallback; + break; + + case HAL_UART_MSPDEINIT_CB_ID : + huart->MspDeInitCallback = pCallback; + break; + + default : + huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK; + + status = HAL_ERROR; + break; + } + } + else + { + huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK; + + status = HAL_ERROR; + } + + __HAL_UNLOCK(huart); + + return status; +} + +/** + * @brief Unregister an UART Callback + * UART callaback is redirected to the weak predefined callback + * @param huart uart handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_UART_TX_HALFCOMPLETE_CB_ID Tx Half Complete Callback ID + * @arg @ref HAL_UART_TX_COMPLETE_CB_ID Tx Complete Callback ID + * @arg @ref HAL_UART_RX_HALFCOMPLETE_CB_ID Rx Half Complete Callback ID + * @arg @ref HAL_UART_RX_COMPLETE_CB_ID Rx Complete Callback ID + * @arg @ref HAL_UART_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_UART_ABORT_COMPLETE_CB_ID Abort Complete Callback ID + * @arg @ref HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID Abort Transmit Complete Callback ID + * @arg @ref HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID Abort Receive Complete Callback ID + * @arg @ref HAL_UART_WAKEUP_CB_ID Wakeup Callback ID + * @arg @ref HAL_UART_RX_FIFO_FULL_CB_ID Rx Fifo Full Callback ID + * @arg @ref HAL_UART_TX_FIFO_EMPTY_CB_ID Tx Fifo Empty Callback ID + * @arg @ref HAL_UART_MSPINIT_CB_ID MspInit Callback ID + * @arg @ref HAL_UART_MSPDEINIT_CB_ID MspDeInit Callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_UnRegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + __HAL_LOCK(huart); + + if (HAL_UART_STATE_READY == huart->gState) + { + switch (CallbackID) + { + case HAL_UART_TX_HALFCOMPLETE_CB_ID : + huart->TxHalfCpltCallback = HAL_UART_TxHalfCpltCallback; /* Legacy weak TxHalfCpltCallback */ + break; + + case HAL_UART_TX_COMPLETE_CB_ID : + huart->TxCpltCallback = HAL_UART_TxCpltCallback; /* Legacy weak TxCpltCallback */ + break; + + case HAL_UART_RX_HALFCOMPLETE_CB_ID : + huart->RxHalfCpltCallback = HAL_UART_RxHalfCpltCallback; /* Legacy weak RxHalfCpltCallback */ + break; + + case HAL_UART_RX_COMPLETE_CB_ID : + huart->RxCpltCallback = HAL_UART_RxCpltCallback; /* Legacy weak RxCpltCallback */ + break; + + case HAL_UART_ERROR_CB_ID : + huart->ErrorCallback = HAL_UART_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_UART_ABORT_COMPLETE_CB_ID : + huart->AbortCpltCallback = HAL_UART_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + break; + + case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID : + huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */ + break; + + case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID : + huart->AbortReceiveCpltCallback = HAL_UART_AbortReceiveCpltCallback; /* Legacy weak AbortReceiveCpltCallback */ + break; + + case HAL_UART_WAKEUP_CB_ID : + huart->WakeupCallback = HAL_UARTEx_WakeupCallback; /* Legacy weak WakeupCallback */ + break; + + case HAL_UART_RX_FIFO_FULL_CB_ID : + huart->RxFifoFullCallback = HAL_UARTEx_RxFifoFullCallback; /* Legacy weak RxFifoFullCallback */ + break; + + case HAL_UART_TX_FIFO_EMPTY_CB_ID : + huart->TxFifoEmptyCallback = HAL_UARTEx_TxFifoEmptyCallback; /* Legacy weak TxFifoEmptyCallback */ + break; + + case HAL_UART_MSPINIT_CB_ID : + huart->MspInitCallback = HAL_UART_MspInit; /* Legacy weak MspInitCallback */ + break; + + case HAL_UART_MSPDEINIT_CB_ID : + huart->MspDeInitCallback = HAL_UART_MspDeInit; /* Legacy weak MspDeInitCallback */ + break; + + default : + huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK; + + status = HAL_ERROR; + break; + } + } + else if (HAL_UART_STATE_RESET == huart->gState) + { + switch (CallbackID) + { + case HAL_UART_MSPINIT_CB_ID : + huart->MspInitCallback = HAL_UART_MspInit; + break; + + case HAL_UART_MSPDEINIT_CB_ID : + huart->MspDeInitCallback = HAL_UART_MspDeInit; + break; + + default : + huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK; + + status = HAL_ERROR; + break; + } + } + else + { + huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK; + + status = HAL_ERROR; + } + + __HAL_UNLOCK(huart); + + return status; +} +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + +/** + * @} + */ + +/** @defgroup UART_Exported_Functions_Group2 IO operation functions + * @brief UART Transmit/Receive functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + This subsection provides a set of functions allowing to manage the UART asynchronous + and Half duplex data transfers. + + (#) There are two mode of transfer: + (+) Blocking mode: The communication is performed in polling mode. + The HAL status of all data processing is returned by the same function + after finishing transfer. + (+) Non-Blocking mode: The communication is performed using Interrupts + or DMA, These API's return the HAL status. + The end of the data processing will be indicated through the + dedicated UART IRQ when using Interrupt mode or the DMA IRQ when + using DMA mode. + The HAL_UART_TxCpltCallback(), HAL_UART_RxCpltCallback() user callbacks + will be executed respectively at the end of the transmit or Receive process + The HAL_UART_ErrorCallback()user callback will be executed when a communication error is detected + + (#) Blocking mode API's are : + (+) HAL_UART_Transmit() + (+) HAL_UART_Receive() + + (#) Non-Blocking mode API's with Interrupt are : + (+) HAL_UART_Transmit_IT() + (+) HAL_UART_Receive_IT() + (+) HAL_UART_IRQHandler() + + (#) Non-Blocking mode API's with DMA are : + (+) HAL_UART_Transmit_DMA() + (+) HAL_UART_Receive_DMA() + (+) HAL_UART_DMAPause() + (+) HAL_UART_DMAResume() + (+) HAL_UART_DMAStop() + + (#) A set of Transfer Complete Callbacks are provided in Non_Blocking mode: + (+) HAL_UART_TxHalfCpltCallback() + (+) HAL_UART_TxCpltCallback() + (+) HAL_UART_RxHalfCpltCallback() + (+) HAL_UART_RxCpltCallback() + (+) HAL_UART_ErrorCallback() + + (#) Non-Blocking mode transfers could be aborted using Abort API's : + (+) HAL_UART_Abort() + (+) HAL_UART_AbortTransmit() + (+) HAL_UART_AbortReceive() + (+) HAL_UART_Abort_IT() + (+) HAL_UART_AbortTransmit_IT() + (+) HAL_UART_AbortReceive_IT() + + (#) For Abort services based on interrupts (HAL_UART_Abortxxx_IT), a set of Abort Complete Callbacks are provided: + (+) HAL_UART_AbortCpltCallback() + (+) HAL_UART_AbortTransmitCpltCallback() + (+) HAL_UART_AbortReceiveCpltCallback() + + (#) In Non-Blocking mode transfers, possible errors are split into 2 categories. + Errors are handled as follows : + (+) Error is considered as Recoverable and non blocking : Transfer could go till end, but error severity is + to be evaluated by user : this concerns Frame Error, Parity Error or Noise Error in Interrupt mode reception . + Received character is then retrieved and stored in Rx buffer, Error code is set to allow user to identify error type, + and HAL_UART_ErrorCallback() user callback is executed. Transfer is kept ongoing on UART side. + If user wants to abort it, Abort services should be called by user. + (+) Error is considered as Blocking : Transfer could not be completed properly and is aborted. + This concerns Overrun Error In Interrupt mode reception and all errors in DMA mode. + Error code is set to allow user to identify error type, and HAL_UART_ErrorCallback() user callback is executed. + + -@- In the Half duplex communication, it is forbidden to run the transmit + and receive process in parallel, the UART state HAL_UART_STATE_BUSY_TX_RX can't be useful. + +@endverbatim + * @{ + */ + +/** + * @brief Send an amount of data in blocking mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the sent data is handled as a set of u16. In this case, Size must indicate the number + * of u16 provided through pData. + * @note When FIFO mode is enabled, writing a data in the TDR register adds one + * data to the TXFIFO. Write operations to the TDR register are performed + * when TXFNF flag is set. From hardware perspective, TXFNF flag and + * TXE are mapped on the same bit-field. + * @param huart UART handle. + * @param pData Pointer to data buffer (u8 or u16 data elements). + * @param Size Amount of data elements (u8 or u16) to be sent. + * @param Timeout Timeout duration. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint8_t *pdata8bits; + uint16_t *pdata16bits; + uint32_t tickstart; + + /* Check that a Tx process is not already ongoing */ + if (huart->gState == HAL_UART_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + __HAL_LOCK(huart); + + huart->ErrorCode = HAL_UART_ERROR_NONE; + huart->gState = HAL_UART_STATE_BUSY_TX; + + /* Init tickstart for timeout managment*/ + tickstart = HAL_GetTick(); + + huart->TxXferSize = Size; + huart->TxXferCount = Size; + + /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */ + if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE)) + { + pdata8bits = NULL; + pdata16bits = (uint16_t *) pData; + } + else + { + pdata8bits = pData; + pdata16bits = NULL; + } + + __HAL_UNLOCK(huart); + + while (huart->TxXferCount > 0U) + { + if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + if (pdata8bits == NULL) + { + huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU); + pdata16bits++; + } + else + { + huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU); + pdata8bits++; + } + huart->TxXferCount--; + } + + if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + + /* At end of Tx process, restore huart->gState to Ready */ + huart->gState = HAL_UART_STATE_READY; + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in blocking mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the received data is handled as a set of u16. In this case, Size must indicate the number + * of u16 available through pData. + * @note When FIFO mode is enabled, the RXFNE flag is set as long as the RXFIFO + * is not empty. Read operations from the RDR register are performed when + * RXFNE flag is set. From hardware perspective, RXFNE flag and + * RXNE are mapped on the same bit-field. + * @param huart UART handle. + * @param pData Pointer to data buffer (u8 or u16 data elements). + * @param Size Amount of data elements (u8 or u16) to be received. + * @param Timeout Timeout duration. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout) +{ + uint8_t *pdata8bits; + uint16_t *pdata16bits; + uint16_t uhMask; + uint32_t tickstart; + + /* Check that a Rx process is not already ongoing */ + if (huart->RxState == HAL_UART_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + __HAL_LOCK(huart); + + huart->ErrorCode = HAL_UART_ERROR_NONE; + huart->RxState = HAL_UART_STATE_BUSY_RX; + + /* Init tickstart for timeout managment*/ + tickstart = HAL_GetTick(); + + huart->RxXferSize = Size; + huart->RxXferCount = Size; + + /* Computation of UART mask to apply to RDR register */ + UART_MASK_COMPUTATION(huart); + uhMask = huart->Mask; + + /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */ + if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE)) + { + pdata8bits = NULL; + pdata16bits = (uint16_t *) pData; + } + else + { + pdata8bits = pData; + pdata16bits = NULL; + } + + __HAL_UNLOCK(huart); + + /* as long as data have to be received */ + while (huart->RxXferCount > 0U) + { + if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + if (pdata8bits == NULL) + { + *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask); + pdata16bits++; + } + else + { + *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask); + pdata8bits++; + } + huart->RxXferCount--; + } + + /* At end of Rx process, restore huart->RxState to Ready */ + huart->RxState = HAL_UART_STATE_READY; + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Send an amount of data in interrupt mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the sent data is handled as a set of u16. In this case, Size must indicate the number + * of u16 provided through pData. + * @param huart UART handle. + * @param pData Pointer to data buffer (u8 or u16 data elements). + * @param Size Amount of data elements (u8 or u16) to be sent. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size) +{ + /* Check that a Tx process is not already ongoing */ + if (huart->gState == HAL_UART_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + __HAL_LOCK(huart); + + huart->pTxBuffPtr = pData; + huart->TxXferSize = Size; + huart->TxXferCount = Size; + huart->TxISR = NULL; + + huart->ErrorCode = HAL_UART_ERROR_NONE; + huart->gState = HAL_UART_STATE_BUSY_TX; + + /* Configure Tx interrupt processing */ + if (huart->FifoMode == UART_FIFOMODE_ENABLE) + { + /* Set the Tx ISR function pointer according to the data word length */ + if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE)) + { + huart->TxISR = UART_TxISR_16BIT_FIFOEN; + } + else + { + huart->TxISR = UART_TxISR_8BIT_FIFOEN; + } + + __HAL_UNLOCK(huart); + + /* Enable the TX FIFO threshold interrupt */ + SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE); + } + else + { + /* Set the Tx ISR function pointer according to the data word length */ + if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE)) + { + huart->TxISR = UART_TxISR_16BIT; + } + else + { + huart->TxISR = UART_TxISR_8BIT; + } + + __HAL_UNLOCK(huart); + + /* Enable the Transmit Data Register Empty interrupt */ + SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in interrupt mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the received data is handled as a set of u16. In this case, Size must indicate the number + * of u16 available through pData. + * @param huart UART handle. + * @param pData Pointer to data buffer (u8 or u16 data elements). + * @param Size Amount of data elements (u8 or u16) to be received. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size) +{ + /* Check that a Rx process is not already ongoing */ + if (huart->RxState == HAL_UART_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + __HAL_LOCK(huart); + + huart->pRxBuffPtr = pData; + huart->RxXferSize = Size; + huart->RxXferCount = Size; + huart->RxISR = NULL; + + /* Computation of UART mask to apply to RDR register */ + UART_MASK_COMPUTATION(huart); + + huart->ErrorCode = HAL_UART_ERROR_NONE; + huart->RxState = HAL_UART_STATE_BUSY_RX; + + /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */ + SET_BIT(huart->Instance->CR3, USART_CR3_EIE); + + /* Configure Rx interrupt processing*/ + if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess)) + { + /* Set the Rx ISR function pointer according to the data word length */ + if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE)) + { + huart->RxISR = UART_RxISR_16BIT_FIFOEN; + } + else + { + huart->RxISR = UART_RxISR_8BIT_FIFOEN; + } + + __HAL_UNLOCK(huart); + + /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */ + SET_BIT(huart->Instance->CR1, USART_CR1_PEIE); + SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE); + } + else + { + /* Set the Rx ISR function pointer according to the data word length */ + if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE)) + { + huart->RxISR = UART_RxISR_16BIT; + } + else + { + huart->RxISR = UART_RxISR_8BIT; + } + + __HAL_UNLOCK(huart); + + /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */ + SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Send an amount of data in DMA mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the sent data is handled as a set of u16. In this case, Size must indicate the number + * of u16 provided through pData. + * @param huart UART handle. + * @param pData Pointer to data buffer (u8 or u16 data elements). + * @param Size Amount of data elements (u8 or u16) to be sent. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size) +{ + /* Check that a Tx process is not already ongoing */ + if (huart->gState == HAL_UART_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + __HAL_LOCK(huart); + + huart->pTxBuffPtr = pData; + huart->TxXferSize = Size; + huart->TxXferCount = Size; + + huart->ErrorCode = HAL_UART_ERROR_NONE; + huart->gState = HAL_UART_STATE_BUSY_TX; + + if (huart->hdmatx != NULL) + { + /* Set the UART DMA transfer complete callback */ + huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt; + + /* Set the UART DMA Half transfer complete callback */ + huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt; + + /* Set the DMA error callback */ + huart->hdmatx->XferErrorCallback = UART_DMAError; + + /* Set the DMA abort callback */ + huart->hdmatx->XferAbortCallback = NULL; + + /* Enable the UART transmit DMA channel */ + if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK) + { + /* Set error code to DMA */ + huart->ErrorCode = HAL_UART_ERROR_DMA; + + __HAL_UNLOCK(huart); + + /* Restore huart->gState to ready */ + huart->gState = HAL_UART_STATE_READY; + + return HAL_ERROR; + } + } + /* Clear the TC flag in the ICR register */ + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF); + + __HAL_UNLOCK(huart); + + /* Enable the DMA transfer for transmit request by setting the DMAT bit + in the UART CR3 register */ + SET_BIT(huart->Instance->CR3, USART_CR3_DMAT); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in DMA mode. + * @note When the UART parity is enabled (PCE = 1), the received data contain + * the parity bit (MSB position). + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the received data is handled as a set of u16. In this case, Size must indicate the number + * of u16 available through pData. + * @param huart UART handle. + * @param pData Pointer to data buffer (u8 or u16 data elements). + * @param Size Amount of data elements (u8 or u16) to be received. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size) +{ + /* Check that a Rx process is not already ongoing */ + if (huart->RxState == HAL_UART_STATE_READY) + { + if ((pData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + __HAL_LOCK(huart); + + huart->pRxBuffPtr = pData; + huart->RxXferSize = Size; + + huart->ErrorCode = HAL_UART_ERROR_NONE; + huart->RxState = HAL_UART_STATE_BUSY_RX; + + if (huart->hdmarx != NULL) + { + /* Set the UART DMA transfer complete callback */ + huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt; + + /* Set the UART DMA Half transfer complete callback */ + huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt; + + /* Set the DMA error callback */ + huart->hdmarx->XferErrorCallback = UART_DMAError; + + /* Set the DMA abort callback */ + huart->hdmarx->XferAbortCallback = NULL; + + /* Enable the DMA channel */ + if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK) + { + /* Set error code to DMA */ + huart->ErrorCode = HAL_UART_ERROR_DMA; + + __HAL_UNLOCK(huart); + + /* Restore huart->gState to ready */ + huart->gState = HAL_UART_STATE_READY; + + return HAL_ERROR; + } + } + __HAL_UNLOCK(huart); + + /* Enable the UART Parity Error Interrupt */ + SET_BIT(huart->Instance->CR1, USART_CR1_PEIE); + + /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */ + SET_BIT(huart->Instance->CR3, USART_CR3_EIE); + + /* Enable the DMA transfer for the receiver request by setting the DMAR bit + in the UART CR3 register */ + SET_BIT(huart->Instance->CR3, USART_CR3_DMAR); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Pause the DMA Transfer. + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart) +{ + const HAL_UART_StateTypeDef gstate = huart->gState; + const HAL_UART_StateTypeDef rxstate = huart->RxState; + + __HAL_LOCK(huart); + + if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) && + (gstate == HAL_UART_STATE_BUSY_TX)) + { + /* Disable the UART DMA Tx request */ + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT); + } + if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) && + (rxstate == HAL_UART_STATE_BUSY_RX)) + { + /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE); + CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE); + + /* Disable the UART DMA Rx request */ + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR); + } + + __HAL_UNLOCK(huart); + + return HAL_OK; +} + +/** + * @brief Resume the DMA Transfer. + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart) +{ + __HAL_LOCK(huart); + + if (huart->gState == HAL_UART_STATE_BUSY_TX) + { + /* Enable the UART DMA Tx request */ + SET_BIT(huart->Instance->CR3, USART_CR3_DMAT); + } + if (huart->RxState == HAL_UART_STATE_BUSY_RX) + { + /* Clear the Overrun flag before resuming the Rx transfer */ + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF); + + /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */ + SET_BIT(huart->Instance->CR1, USART_CR1_PEIE); + SET_BIT(huart->Instance->CR3, USART_CR3_EIE); + + /* Enable the UART DMA Rx request */ + SET_BIT(huart->Instance->CR3, USART_CR3_DMAR); + } + + __HAL_UNLOCK(huart); + + return HAL_OK; +} + +/** + * @brief Stop the DMA Transfer. + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart) +{ + /* The Lock is not implemented on this API to allow the user application + to call the HAL UART API under callbacks HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback() / + HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback: + indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete + interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of + the stream and the corresponding call back is executed. */ + + const HAL_UART_StateTypeDef gstate = huart->gState; + const HAL_UART_StateTypeDef rxstate = huart->RxState; + + /* Stop UART DMA Tx request if ongoing */ + if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) && + (gstate == HAL_UART_STATE_BUSY_TX)) + { + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT); + + /* Abort the UART DMA Tx channel */ + if (huart->hdmatx != NULL) + { + if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK) + { + if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + huart->ErrorCode = HAL_UART_ERROR_DMA; + + return HAL_TIMEOUT; + } + } + } + + UART_EndTxTransfer(huart); + } + + /* Stop UART DMA Rx request if ongoing */ + if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) && + (rxstate == HAL_UART_STATE_BUSY_RX)) + { + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR); + + /* Abort the UART DMA Rx channel */ + if (huart->hdmarx != NULL) + { + if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK) + { + if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + huart->ErrorCode = HAL_UART_ERROR_DMA; + + return HAL_TIMEOUT; + } + } + } + + UART_EndRxTransfer(huart); + } + + return HAL_OK; +} + +/** + * @brief Abort ongoing transfers (blocking mode). + * @param huart UART handle. + * @note This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable UART Interrupts (Tx and Rx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode) + * - Set handle State to READY + * @note This procedure is executed in blocking mode : when exiting function, Abort is considered as completed. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart) +{ + /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE)); + CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE); + + /* Disable the UART DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) + { + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT); + + /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */ + if (huart->hdmatx != NULL) + { + /* Set the UART DMA Abort callback to Null. + No call back execution at end of DMA abort procedure */ + huart->hdmatx->XferAbortCallback = NULL; + + if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK) + { + if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + huart->ErrorCode = HAL_UART_ERROR_DMA; + + return HAL_TIMEOUT; + } + } + } + } + + /* Disable the UART DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR); + + /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */ + if (huart->hdmarx != NULL) + { + /* Set the UART DMA Abort callback to Null. + No call back execution at end of DMA abort procedure */ + huart->hdmarx->XferAbortCallback = NULL; + + if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK) + { + if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + huart->ErrorCode = HAL_UART_ERROR_DMA; + + return HAL_TIMEOUT; + } + } + } + } + + /* Reset Tx and Rx transfer counters */ + huart->TxXferCount = 0U; + huart->RxXferCount = 0U; + + /* Clear the Error flags in the ICR register */ + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF); + + /* Flush the whole TX FIFO (if needed) */ + if (huart->FifoMode == UART_FIFOMODE_ENABLE) + { + __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST); + } + + /* Discard the received data */ + __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST); + + /* Restore huart->gState and huart->RxState to Ready */ + huart->gState = HAL_UART_STATE_READY; + huart->RxState = HAL_UART_STATE_READY; + + huart->ErrorCode = HAL_UART_ERROR_NONE; + + return HAL_OK; +} + +/** + * @brief Abort ongoing Transmit transfer (blocking mode). + * @param huart UART handle. + * @note This procedure could be used for aborting any ongoing Tx transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable UART Interrupts (Tx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode) + * - Set handle State to READY + * @note This procedure is executed in blocking mode : when exiting function, Abort is considered as completed. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart) +{ + /* Disable TCIE, TXEIE and TXFTIE interrupts */ + CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE)); + CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE); + + /* Disable the UART DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) + { + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT); + + /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */ + if (huart->hdmatx != NULL) + { + /* Set the UART DMA Abort callback to Null. + No call back execution at end of DMA abort procedure */ + huart->hdmatx->XferAbortCallback = NULL; + + if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK) + { + if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + huart->ErrorCode = HAL_UART_ERROR_DMA; + + return HAL_TIMEOUT; + } + } + } + } + + /* Reset Tx transfer counter */ + huart->TxXferCount = 0U; + + /* Flush the whole TX FIFO (if needed) */ + if (huart->FifoMode == UART_FIFOMODE_ENABLE) + { + __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST); + } + + /* Restore huart->gState to Ready */ + huart->gState = HAL_UART_STATE_READY; + + return HAL_OK; +} + +/** + * @brief Abort ongoing Receive transfer (blocking mode). + * @param huart UART handle. + * @note This procedure could be used for aborting any ongoing Rx transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable UART Interrupts (Rx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode) + * - Set handle State to READY + * @note This procedure is executed in blocking mode : when exiting function, Abort is considered as completed. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart) +{ + /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */ + CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE)); + CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE); + + /* Disable the UART DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR); + + /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */ + if (huart->hdmarx != NULL) + { + /* Set the UART DMA Abort callback to Null. + No call back execution at end of DMA abort procedure */ + huart->hdmarx->XferAbortCallback = NULL; + + if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK) + { + if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + huart->ErrorCode = HAL_UART_ERROR_DMA; + + return HAL_TIMEOUT; + } + } + } + } + + /* Reset Rx transfer counter */ + huart->RxXferCount = 0U; + + /* Clear the Error flags in the ICR register */ + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF); + + /* Discard the received data */ + __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST); + + /* Restore huart->RxState to Ready */ + huart->RxState = HAL_UART_STATE_READY; + + return HAL_OK; +} + +/** + * @brief Abort ongoing transfers (Interrupt mode). + * @param huart UART handle. + * @note This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable UART Interrupts (Tx and Rx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode) + * - Set handle State to READY + * - At abort completion, call user abort complete callback + * @note This procedure is executed in Interrupt mode, meaning that abort procedure could be + * considered as completed only when user abort complete callback is executed (not when exiting function). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart) +{ + uint32_t abortcplt = 1U; + + /* Disable interrupts */ + CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_TCIE | USART_CR1_RXNEIE_RXFNEIE | USART_CR1_TXEIE_TXFNFIE)); + CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE)); + + /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised + before any call to DMA Abort functions */ + /* DMA Tx Handle is valid */ + if (huart->hdmatx != NULL) + { + /* Set DMA Abort Complete callback if UART DMA Tx request if enabled. + Otherwise, set it to NULL */ + if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) + { + huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback; + } + else + { + huart->hdmatx->XferAbortCallback = NULL; + } + } + /* DMA Rx Handle is valid */ + if (huart->hdmarx != NULL) + { + /* Set DMA Abort Complete callback if UART DMA Rx request if enabled. + Otherwise, set it to NULL */ + if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) + { + huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback; + } + else + { + huart->hdmarx->XferAbortCallback = NULL; + } + } + + /* Disable the UART DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) + { + /* Disable DMA Tx at UART level */ + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT); + + /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */ + if (huart->hdmatx != NULL) + { + /* UART Tx DMA Abort callback has already been initialised : + will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */ + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK) + { + huart->hdmatx->XferAbortCallback = NULL; + } + else + { + abortcplt = 0U; + } + } + } + + /* Disable the UART DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR); + + /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */ + if (huart->hdmarx != NULL) + { + /* UART Rx DMA Abort callback has already been initialised : + will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */ + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK) + { + huart->hdmarx->XferAbortCallback = NULL; + abortcplt = 1U; + } + else + { + abortcplt = 0U; + } + } + } + + /* if no DMA abort complete callback execution is required => call user Abort Complete callback */ + if (abortcplt == 1U) + { + /* Reset Tx and Rx transfer counters */ + huart->TxXferCount = 0U; + huart->RxXferCount = 0U; + + /* Clear ISR function pointers */ + huart->RxISR = NULL; + huart->TxISR = NULL; + + /* Reset errorCode */ + huart->ErrorCode = HAL_UART_ERROR_NONE; + + /* Clear the Error flags in the ICR register */ + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF); + + /* Flush the whole TX FIFO (if needed) */ + if (huart->FifoMode == UART_FIFOMODE_ENABLE) + { + __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST); + } + + /* Discard the received data */ + __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST); + + /* Restore huart->gState and huart->RxState to Ready */ + huart->gState = HAL_UART_STATE_READY; + huart->RxState = HAL_UART_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /* Call registered Abort complete callback */ + huart->AbortCpltCallback(huart); +#else + /* Call legacy weak Abort complete callback */ + HAL_UART_AbortCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + } + + return HAL_OK; +} + +/** + * @brief Abort ongoing Transmit transfer (Interrupt mode). + * @param huart UART handle. + * @note This procedure could be used for aborting any ongoing Tx transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable UART Interrupts (Tx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode) + * - Set handle State to READY + * - At abort completion, call user abort complete callback + * @note This procedure is executed in Interrupt mode, meaning that abort procedure could be + * considered as completed only when user abort complete callback is executed (not when exiting function). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart) +{ + /* Disable interrupts */ + CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TCIE | USART_CR1_TXEIE_TXFNFIE)); + CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE); + + /* Disable the UART DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) + { + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT); + + /* Abort the UART DMA Tx channel : use non blocking DMA Abort API (callback) */ + if (huart->hdmatx != NULL) + { + /* Set the UART DMA Abort callback : + will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */ + huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback; + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK) + { + /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */ + huart->hdmatx->XferAbortCallback(huart->hdmatx); + } + } + else + { + /* Reset Tx transfer counter */ + huart->TxXferCount = 0U; + + /* Clear TxISR function pointers */ + huart->TxISR = NULL; + + /* Restore huart->gState to Ready */ + huart->gState = HAL_UART_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /* Call registered Abort Transmit Complete Callback */ + huart->AbortTransmitCpltCallback(huart); +#else + /* Call legacy weak Abort Transmit Complete Callback */ + HAL_UART_AbortTransmitCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + } + } + else + { + /* Reset Tx transfer counter */ + huart->TxXferCount = 0U; + + /* Clear TxISR function pointers */ + huart->TxISR = NULL; + + /* Flush the whole TX FIFO (if needed) */ + if (huart->FifoMode == UART_FIFOMODE_ENABLE) + { + __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST); + } + + /* Restore huart->gState to Ready */ + huart->gState = HAL_UART_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /* Call registered Abort Transmit Complete Callback */ + huart->AbortTransmitCpltCallback(huart); +#else + /* Call legacy weak Abort Transmit Complete Callback */ + HAL_UART_AbortTransmitCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + } + + return HAL_OK; +} + +/** + * @brief Abort ongoing Receive transfer (Interrupt mode). + * @param huart UART handle. + * @note This procedure could be used for aborting any ongoing Rx transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable UART Interrupts (Rx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode) + * - Set handle State to READY + * - At abort completion, call user abort complete callback + * @note This procedure is executed in Interrupt mode, meaning that abort procedure could be + * considered as completed only when user abort complete callback is executed (not when exiting function). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart) +{ + /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE)); + CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE)); + + /* Disable the UART DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR); + + /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */ + if (huart->hdmarx != NULL) + { + /* Set the UART DMA Abort callback : + will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */ + huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK) + { + /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */ + huart->hdmarx->XferAbortCallback(huart->hdmarx); + } + } + else + { + /* Reset Rx transfer counter */ + huart->RxXferCount = 0U; + + /* Clear RxISR function pointer */ + huart->pRxBuffPtr = NULL; + + /* Clear the Error flags in the ICR register */ + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF); + + /* Discard the received data */ + __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST); + + /* Restore huart->RxState to Ready */ + huart->RxState = HAL_UART_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /* Call registered Abort Receive Complete Callback */ + huart->AbortReceiveCpltCallback(huart); +#else + /* Call legacy weak Abort Receive Complete Callback */ + HAL_UART_AbortReceiveCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + } + } + else + { + /* Reset Rx transfer counter */ + huart->RxXferCount = 0U; + + /* Clear RxISR function pointer */ + huart->pRxBuffPtr = NULL; + + /* Clear the Error flags in the ICR register */ + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF); + + /* Restore huart->RxState to Ready */ + huart->RxState = HAL_UART_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /* Call registered Abort Receive Complete Callback */ + huart->AbortReceiveCpltCallback(huart); +#else + /* Call legacy weak Abort Receive Complete Callback */ + HAL_UART_AbortReceiveCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + } + + return HAL_OK; +} + +/** + * @brief Handle UART interrupt request. + * @param huart UART handle. + * @retval None + */ +void HAL_UART_IRQHandler(UART_HandleTypeDef *huart) +{ + uint32_t isrflags = READ_REG(huart->Instance->ISR); + uint32_t cr1its = READ_REG(huart->Instance->CR1); + uint32_t cr3its = READ_REG(huart->Instance->CR3); + + uint32_t errorflags; + uint32_t errorcode; + + /* If no error occurs */ + errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF)); + if (errorflags == 0U) + { + /* UART in mode Receiver ---------------------------------------------------*/ + if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U) + && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) + || ((cr3its & USART_CR3_RXFTIE) != 0U))) + { + if (huart->RxISR != NULL) + { + huart->RxISR(huart); + } + return; + } + } + + /* If some errors occur */ + if ((errorflags != 0U) + && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U) + || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))) + { + /* UART parity error interrupt occurred -------------------------------------*/ + if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U)) + { + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF); + + huart->ErrorCode |= HAL_UART_ERROR_PE; + } + + /* UART frame error interrupt occurred --------------------------------------*/ + if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U)) + { + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF); + + huart->ErrorCode |= HAL_UART_ERROR_FE; + } + + /* UART noise error interrupt occurred --------------------------------------*/ + if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U)) + { + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF); + + huart->ErrorCode |= HAL_UART_ERROR_NE; + } + + /* UART Over-Run interrupt occurred -----------------------------------------*/ + if (((isrflags & USART_ISR_ORE) != 0U) + && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) || + ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U))) + { + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF); + + huart->ErrorCode |= HAL_UART_ERROR_ORE; + } + + /* UART Receiver Timeout interrupt occurred ---------------------------------*/ + if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U)) + { + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF); + + huart->ErrorCode |= HAL_UART_ERROR_RTO; + } + + /* Call UART Error Call back function if need be ----------------------------*/ + if (huart->ErrorCode != HAL_UART_ERROR_NONE) + { + /* UART in mode Receiver --------------------------------------------------*/ + if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U) + && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) + || ((cr3its & USART_CR3_RXFTIE) != 0U))) + { + if (huart->RxISR != NULL) + { + huart->RxISR(huart); + } + } + + /* If Error is to be considered as blocking : + - Receiver Timeout error in Reception + - Overrun error in Reception + - any error occurs in DMA mode reception + */ + errorcode = huart->ErrorCode; + if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) || + ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U)) + { + /* Blocking error : transfer is aborted + Set the UART state ready to be able to start again the process, + Disable Rx Interrupts, and disable Rx DMA request, if ongoing */ + UART_EndRxTransfer(huart); + + /* Disable the UART DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR); + + /* Abort the UART DMA Rx channel */ + if (huart->hdmarx != NULL) + { + /* Set the UART DMA Abort callback : + will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */ + huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK) + { + /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */ + huart->hdmarx->XferAbortCallback(huart->hdmarx); + } + } + else + { + /* Call user error callback */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /*Call registered error callback*/ + huart->ErrorCallback(huart); +#else + /*Call legacy weak error callback*/ + HAL_UART_ErrorCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + + } + } + else + { + /* Call user error callback */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /*Call registered error callback*/ + huart->ErrorCallback(huart); +#else + /*Call legacy weak error callback*/ + HAL_UART_ErrorCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + } + } + else + { + /* Non Blocking error : transfer could go on. + Error is notified to user through user error callback */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /*Call registered error callback*/ + huart->ErrorCallback(huart); +#else + /*Call legacy weak error callback*/ + HAL_UART_ErrorCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + huart->ErrorCode = HAL_UART_ERROR_NONE; + } + } + return; + + } /* End if some error occurs */ + + /* UART wakeup from Stop mode interrupt occurred ---------------------------*/ + if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U)) + { + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF); + + /* UART Rx state is not reset as a reception process might be ongoing. + If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */ + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /* Call registered Wakeup Callback */ + huart->WakeupCallback(huart); +#else + /* Call legacy weak Wakeup Callback */ + HAL_UARTEx_WakeupCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + return; + } + + /* UART in mode Transmitter ------------------------------------------------*/ + if (((isrflags & USART_ISR_TXE_TXFNF) != 0U) + && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U) + || ((cr3its & USART_CR3_TXFTIE) != 0U))) + { + if (huart->TxISR != NULL) + { + huart->TxISR(huart); + } + return; + } + + /* UART in mode Transmitter (transmission end) -----------------------------*/ + if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U)) + { + UART_EndTransmit_IT(huart); + return; + } + + /* UART TX Fifo Empty occurred ----------------------------------------------*/ + if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U)) + { +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /* Call registered Tx Fifo Empty Callback */ + huart->TxFifoEmptyCallback(huart); +#else + /* Call legacy weak Tx Fifo Empty Callback */ + HAL_UARTEx_TxFifoEmptyCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + return; + } + + /* UART RX Fifo Full occurred ----------------------------------------------*/ + if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U)) + { +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /* Call registered Rx Fifo Full Callback */ + huart->RxFifoFullCallback(huart); +#else + /* Call legacy weak Rx Fifo Full Callback */ + HAL_UARTEx_RxFifoFullCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + return; + } +} + +/** + * @brief Tx Transfer completed callback. + * @param huart UART handle. + * @retval None + */ +__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(huart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_UART_TxCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief Tx Half Transfer completed callback. + * @param huart UART handle. + * @retval None + */ +__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(huart); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_UART_TxHalfCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief Rx Transfer completed callback. + * @param huart UART handle. + * @retval None + */ +__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(huart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_UART_RxCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief Rx Half Transfer completed callback. + * @param huart UART handle. + * @retval None + */ +__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(huart); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_UART_RxHalfCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief UART error callback. + * @param huart UART handle. + * @retval None + */ +__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(huart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_UART_ErrorCallback can be implemented in the user file. + */ +} + +/** + * @brief UART Abort Complete callback. + * @param huart UART handle. + * @retval None + */ +__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(huart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_UART_AbortCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief UART Abort Complete callback. + * @param huart UART handle. + * @retval None + */ +__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(huart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief UART Abort Receive Complete callback. + * @param huart UART handle. + * @retval None + */ +__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(huart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file. + */ +} + +/** + * @} + */ + +/** @defgroup UART_Exported_Functions_Group3 Peripheral Control functions + * @brief UART control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to control the UART. + (+) HAL_UART_ReceiverTimeout_Config() API allows to configure the receiver timeout value on the fly + (+) HAL_UART_EnableReceiverTimeout() API enables the receiver timeout feature + (+) HAL_UART_DisableReceiverTimeout() API disables the receiver timeout feature + (+) HAL_MultiProcessor_EnableMuteMode() API enables mute mode + (+) HAL_MultiProcessor_DisableMuteMode() API disables mute mode + (+) HAL_MultiProcessor_EnterMuteMode() API enters mute mode + (+) UART_SetConfig() API configures the UART peripheral + (+) UART_AdvFeatureConfig() API optionally configures the UART advanced features + (+) UART_CheckIdleState() API ensures that TEACK and/or REACK are set after initialization + (+) HAL_HalfDuplex_EnableTransmitter() API disables receiver and enables transmitter + (+) HAL_HalfDuplex_EnableReceiver() API disables transmitter and enables receiver + (+) HAL_LIN_SendBreak() API transmits the break characters +@endverbatim + * @{ + */ + +/** + * @brief Update on the fly the receiver timeout value in RTOR register. + * @param huart Pointer to a UART_HandleTypeDef structure that contains + * the configuration information for the specified UART module. + * @param TimeoutValue receiver timeout value in number of baud blocks. The timeout + * value must be less or equal to 0x0FFFFFFFF. + * @retval None + */ +void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue) +{ + if (!(IS_LPUART_INSTANCE(huart->Instance))) + { + assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue)); + MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue); + } +} + +/** + * @brief Enable the UART receiver timeout feature. + * @param huart Pointer to a UART_HandleTypeDef structure that contains + * the configuration information for the specified UART module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart) +{ + if (!(IS_LPUART_INSTANCE(huart->Instance))) + { + if (huart->gState == HAL_UART_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(huart); + + huart->gState = HAL_UART_STATE_BUSY; + + /* Set the USART RTOEN bit */ + SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN); + + huart->gState = HAL_UART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(huart); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Disable the UART receiver timeout feature. + * @param huart Pointer to a UART_HandleTypeDef structure that contains + * the configuration information for the specified UART module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UART_DisableReceiverTimeout(UART_HandleTypeDef *huart) +{ + if (!(IS_LPUART_INSTANCE(huart->Instance))) + { + if (huart->gState == HAL_UART_STATE_READY) + { + /* Process Locked */ + __HAL_LOCK(huart); + + huart->gState = HAL_UART_STATE_BUSY; + + /* Clear the USART RTOEN bit */ + CLEAR_BIT(huart->Instance->CR2, USART_CR2_RTOEN); + + huart->gState = HAL_UART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(huart); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } + } + else + { + return HAL_ERROR; + } +} + +/** + * @brief Enable UART in mute mode (does not mean UART enters mute mode; + * to enter mute mode, HAL_MultiProcessor_EnterMuteMode() API must be called). + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MultiProcessor_EnableMuteMode(UART_HandleTypeDef *huart) +{ + __HAL_LOCK(huart); + + huart->gState = HAL_UART_STATE_BUSY; + + /* Enable USART mute mode by setting the MME bit in the CR1 register */ + SET_BIT(huart->Instance->CR1, USART_CR1_MME); + + huart->gState = HAL_UART_STATE_READY; + + return (UART_CheckIdleState(huart)); +} + +/** + * @brief Disable UART mute mode (does not mean the UART actually exits mute mode + * as it may not have been in mute mode at this very moment). + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MultiProcessor_DisableMuteMode(UART_HandleTypeDef *huart) +{ + __HAL_LOCK(huart); + + huart->gState = HAL_UART_STATE_BUSY; + + /* Disable USART mute mode by clearing the MME bit in the CR1 register */ + CLEAR_BIT(huart->Instance->CR1, USART_CR1_MME); + + huart->gState = HAL_UART_STATE_READY; + + return (UART_CheckIdleState(huart)); +} + +/** + * @brief Enter UART mute mode (means UART actually enters mute mode). + * @note To exit from mute mode, HAL_MultiProcessor_DisableMuteMode() API must be called. + * @param huart UART handle. + * @retval None + */ +void HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart) +{ + __HAL_UART_SEND_REQ(huart, UART_MUTE_MODE_REQUEST); +} + +/** + * @brief Enable the UART transmitter and disable the UART receiver. + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart) +{ + __HAL_LOCK(huart); + huart->gState = HAL_UART_STATE_BUSY; + + /* Clear TE and RE bits */ + CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE)); + + /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */ + SET_BIT(huart->Instance->CR1, USART_CR1_TE); + + huart->gState = HAL_UART_STATE_READY; + + __HAL_UNLOCK(huart); + + return HAL_OK; +} + +/** + * @brief Enable the UART receiver and disable the UART transmitter. + * @param huart UART handle. + * @retval HAL status. + */ +HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart) +{ + __HAL_LOCK(huart); + huart->gState = HAL_UART_STATE_BUSY; + + /* Clear TE and RE bits */ + CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE)); + + /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */ + SET_BIT(huart->Instance->CR1, USART_CR1_RE); + + huart->gState = HAL_UART_STATE_READY; + + __HAL_UNLOCK(huart); + + return HAL_OK; +} + + +/** + * @brief Transmit break characters. + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart) +{ + /* Check the parameters */ + assert_param(IS_UART_LIN_INSTANCE(huart->Instance)); + + __HAL_LOCK(huart); + + huart->gState = HAL_UART_STATE_BUSY; + + /* Send break characters */ + __HAL_UART_SEND_REQ(huart, UART_SENDBREAK_REQUEST); + + huart->gState = HAL_UART_STATE_READY; + + __HAL_UNLOCK(huart); + + return HAL_OK; +} + +/** + * @} + */ + +/** @defgroup UART_Exported_Functions_Group4 Peripheral State and Error functions + * @brief UART Peripheral State functions + * +@verbatim + ============================================================================== + ##### Peripheral State and Error functions ##### + ============================================================================== + [..] + This subsection provides functions allowing to : + (+) Return the UART handle state. + (+) Return the UART handle error code + +@endverbatim + * @{ + */ + +/** + * @brief Return the UART handle state. + * @param huart Pointer to a UART_HandleTypeDef structure that contains + * the configuration information for the specified UART. + * @retval HAL state + */ +HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart) +{ + uint32_t temp1; + uint32_t temp2; + temp1 = huart->gState; + temp2 = huart->RxState; + + return (HAL_UART_StateTypeDef)(temp1 | temp2); +} + +/** + * @brief Return the UART handle error code. + * @param huart Pointer to a UART_HandleTypeDef structure that contains + * the configuration information for the specified UART. + * @retval UART Error Code + */ +uint32_t HAL_UART_GetError(UART_HandleTypeDef *huart) +{ + return huart->ErrorCode; +} +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup UART_Private_Functions UART Private Functions + * @{ + */ + +/** + * @brief Initialize the callbacks to their default values. + * @param huart UART handle. + * @retval none + */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) +void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart) +{ + /* Init the UART Callback settings */ + huart->TxHalfCpltCallback = HAL_UART_TxHalfCpltCallback; /* Legacy weak TxHalfCpltCallback */ + huart->TxCpltCallback = HAL_UART_TxCpltCallback; /* Legacy weak TxCpltCallback */ + huart->RxHalfCpltCallback = HAL_UART_RxHalfCpltCallback; /* Legacy weak RxHalfCpltCallback */ + huart->RxCpltCallback = HAL_UART_RxCpltCallback; /* Legacy weak RxCpltCallback */ + huart->ErrorCallback = HAL_UART_ErrorCallback; /* Legacy weak ErrorCallback */ + huart->AbortCpltCallback = HAL_UART_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */ + huart->AbortReceiveCpltCallback = HAL_UART_AbortReceiveCpltCallback; /* Legacy weak AbortReceiveCpltCallback */ + huart->WakeupCallback = HAL_UARTEx_WakeupCallback; /* Legacy weak WakeupCallback */ + huart->RxFifoFullCallback = HAL_UARTEx_RxFifoFullCallback; /* Legacy weak RxFifoFullCallback */ + huart->TxFifoEmptyCallback = HAL_UARTEx_TxFifoEmptyCallback; /* Legacy weak TxFifoEmptyCallback */ + +} +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + +/** + * @brief Configure the UART peripheral. + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart) +{ + uint32_t tmpreg; + uint16_t brrtemp; + UART_ClockSourceTypeDef clocksource; + uint32_t usartdiv = 0x00000000U; + HAL_StatusTypeDef ret = HAL_OK; +#if defined(LPUART1) + uint32_t lpuart_ker_ck_pres = 0x00000000U; +#endif + uint32_t pclk; + + /* Check the parameters */ + assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate)); + assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength)); +#if defined(LPUART1) + if (UART_INSTANCE_LOWPOWER(huart)) + { + assert_param(IS_LPUART_STOPBITS(huart->Init.StopBits)); + } + else + { + assert_param(IS_UART_STOPBITS(huart->Init.StopBits)); + assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling)); + } +#else + assert_param(IS_UART_STOPBITS(huart->Init.StopBits)); + assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling)); +#endif + + assert_param(IS_UART_PARITY(huart->Init.Parity)); + assert_param(IS_UART_MODE(huart->Init.Mode)); + assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl)); + assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling)); + assert_param(IS_UART_PRESCALER(huart->Init.ClockPrescaler)); + + /*-------------------------- USART CR1 Configuration -----------------------*/ + /* Clear M, PCE, PS, TE, RE and OVER8 bits and configure + * the UART Word Length, Parity, Mode and oversampling: + * set the M bits according to huart->Init.WordLength value + * set PCE and PS bits according to huart->Init.Parity value + * set TE and RE bits according to huart->Init.Mode value + * set OVER8 bit according to huart->Init.OverSampling value */ + tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ; + tmpreg |= (uint32_t)huart->FifoMode; + MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg); + + /*-------------------------- USART CR2 Configuration -----------------------*/ + /* Configure the UART Stop Bits: Set STOP[13:12] bits according + * to huart->Init.StopBits value */ + MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits); + + /*-------------------------- USART CR3 Configuration -----------------------*/ + /* Configure + * - UART HardWare Flow Control: set CTSE and RTSE bits according + * to huart->Init.HwFlowCtl value + * - one-bit sampling method versus three samples' majority rule according + * to huart->Init.OneBitSampling (not applicable to LPUART) */ + tmpreg = (uint32_t)huart->Init.HwFlowCtl; + +#if defined(LPUART1) + if (!(UART_INSTANCE_LOWPOWER(huart))) + { + tmpreg |= huart->Init.OneBitSampling; + } +#else + tmpreg |= huart->Init.OneBitSampling; +#endif + MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg); + + /*-------------------------- USART PRESC Configuration -----------------------*/ + /* Configure + * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */ + MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler); + + /*-------------------------- USART BRR Configuration -----------------------*/ + UART_GETCLOCKSOURCE(huart, clocksource); + +#if defined(LPUART1) + /* Check LPUART instance */ + if (UART_INSTANCE_LOWPOWER(huart)) + { + /* Retrieve frequency clock */ + switch (clocksource) + { + case UART_CLOCKSOURCE_PCLK1: + lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler)); + break; + case UART_CLOCKSOURCE_HSI: + lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler)); + break; + case UART_CLOCKSOURCE_SYSCLK: + lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler)); + break; + case UART_CLOCKSOURCE_LSE: + lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler)); + break; + default: + ret = HAL_ERROR; + break; + } + + /* if proper clock source reported */ + if (lpuart_ker_ck_pres != 0U) + { + /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */ + if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) || + (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate))) + { + ret = HAL_ERROR; + } + else + { + switch (clocksource) + { + case UART_CLOCKSOURCE_PCLK1: + pclk = HAL_RCC_GetPCLK1Freq(); + usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler)); + break; + case UART_CLOCKSOURCE_HSI: + usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler)); + break; + case UART_CLOCKSOURCE_SYSCLK: + pclk = HAL_RCC_GetSysClockFreq(); + usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler)); + break; + case UART_CLOCKSOURCE_LSE: + usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler)); + break; + default: + ret = HAL_ERROR; + break; + } + + /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */ + if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX)) + { + huart->Instance->BRR = usartdiv; + } + else + { + ret = HAL_ERROR; + } + } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */ + } /* if (lpuart_ker_ck_pres != 0) */ + } + /* Check UART Over Sampling to set Baud Rate Register */ + else if (huart->Init.OverSampling == UART_OVERSAMPLING_8) +#else + if (huart->Init.OverSampling == UART_OVERSAMPLING_8) +#endif /* LPUART1 */ + { + switch (clocksource) + { + case UART_CLOCKSOURCE_PCLK2: + pclk = HAL_RCC_GetPCLK2Freq(); + usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler)); + break; + case UART_CLOCKSOURCE_HSI: + usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler)); + break; + case UART_CLOCKSOURCE_SYSCLK: + pclk = HAL_RCC_GetSysClockFreq(); + usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler)); + break; + case UART_CLOCKSOURCE_LSE: + usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler)); + break; + default: + ret = HAL_ERROR; + break; + } + + /* USARTDIV must be greater than or equal to 0d16 */ + if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX)) + { + brrtemp = (uint16_t)(usartdiv & 0xFFF0U); + brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U); + huart->Instance->BRR = brrtemp; + } + else + { + ret = HAL_ERROR; + } + } + else + { + switch (clocksource) + { + case UART_CLOCKSOURCE_PCLK2: + pclk = HAL_RCC_GetPCLK2Freq(); + usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler)); + break; + case UART_CLOCKSOURCE_HSI: + usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler)); + break; + case UART_CLOCKSOURCE_SYSCLK: + pclk = HAL_RCC_GetSysClockFreq(); + usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler)); + break; + case UART_CLOCKSOURCE_LSE: + usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler)); + break; + default: + ret = HAL_ERROR; + break; + } + + /* USARTDIV must be greater than or equal to 0d16 */ + if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX)) + { + huart->Instance->BRR = usartdiv; + } + else + { + ret = HAL_ERROR; + } + } + + /* Initialize the number of data to process during RX/TX ISR execution */ + huart->NbTxDataToProcess = 1; + huart->NbRxDataToProcess = 1; + + /* Clear ISR function pointers */ + huart->RxISR = NULL; + huart->TxISR = NULL; + + return ret; +} + +/** + * @brief Configure the UART peripheral advanced features. + * @param huart UART handle. + * @retval None + */ +void UART_AdvFeatureConfig(UART_HandleTypeDef *huart) +{ + /* Check whether the set of advanced features to configure is properly set */ + assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit)); + + /* if required, configure TX pin active level inversion */ + if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT)) + { + assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert)); + MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert); + } + + /* if required, configure RX pin active level inversion */ + if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT)) + { + assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert)); + MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert); + } + + /* if required, configure data inversion */ + if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT)) + { + assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert)); + MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert); + } + + /* if required, configure RX/TX pins swap */ + if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT)) + { + assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap)); + MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap); + } + + /* if required, configure RX overrun detection disabling */ + if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT)) + { + assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable)); + MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable); + } + + /* if required, configure DMA disabling on reception error */ + if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT)) + { + assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError)); + MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError); + } + + /* if required, configure auto Baud rate detection scheme */ + if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT)) + { + assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance)); + assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable)); + MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable); + /* set auto Baudrate detection parameters if detection is enabled */ + if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE) + { + assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode)); + MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode); + } + } + + /* if required, configure MSB first on communication line */ + if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT)) + { + assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst)); + MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst); + } +} + +/** + * @brief Check the UART Idle State. + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart) +{ + uint32_t tickstart; + + /* Initialize the UART ErrorCode */ + huart->ErrorCode = HAL_UART_ERROR_NONE; + + /* Init tickstart for timeout managment*/ + tickstart = HAL_GetTick(); + + /* Check if the Transmitter is enabled */ + if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE) + { + /* Wait until TEACK flag is set */ + if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK) + { + /* Timeout occurred */ + return HAL_TIMEOUT; + } + } + + /* Check if the Receiver is enabled */ + if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE) + { + /* Wait until REACK flag is set */ + if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK) + { + /* Timeout occurred */ + return HAL_TIMEOUT; + } + } + + /* Initialize the UART State */ + huart->gState = HAL_UART_STATE_READY; + huart->RxState = HAL_UART_STATE_READY; + + __HAL_UNLOCK(huart); + + return HAL_OK; +} + +/** + * @brief Handle UART Communication Timeout. + * @param huart UART handle. + * @param Flag Specifies the UART flag to check + * @param Status Flag status (SET or RESET) + * @param Tickstart Tick start value + * @param Timeout Timeout duration + * @retval HAL status + */ +HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, + uint32_t Tickstart, uint32_t Timeout) +{ + /* Wait until flag is set */ + while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */ + CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE)); + CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE); + + huart->gState = HAL_UART_STATE_READY; + huart->RxState = HAL_UART_STATE_READY; + + __HAL_UNLOCK(huart); + + return HAL_TIMEOUT; + } + + if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) + { + if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET) + { + /* Clear Receiver Timeout flag*/ + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF); + + /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */ + CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE)); + CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE); + + huart->gState = HAL_UART_STATE_READY; + huart->RxState = HAL_UART_STATE_READY; + huart->ErrorCode = HAL_UART_ERROR_RTO; + + /* Process Unlocked */ + __HAL_UNLOCK(huart); + + return HAL_TIMEOUT; + } + } + } + } + return HAL_OK; +} + + +/** + * @brief End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion). + * @param huart UART handle. + * @retval None + */ +static void UART_EndTxTransfer(UART_HandleTypeDef *huart) +{ + /* Disable TXEIE, TCIE, TXFT interrupts */ + CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE)); + CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE)); + + /* At end of Tx process, restore huart->gState to Ready */ + huart->gState = HAL_UART_STATE_READY; +} + + +/** + * @brief End ongoing Rx transfer on UART peripheral (following error detection or Reception completion). + * @param huart UART handle. + * @retval None + */ +static void UART_EndRxTransfer(UART_HandleTypeDef *huart) +{ + /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)); + CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE)); + + /* At end of Rx process, restore huart->RxState to Ready */ + huart->RxState = HAL_UART_STATE_READY; + + /* Reset RxIsr function pointer */ + huart->RxISR = NULL; +} + + +/** + * @brief DMA UART transmit process complete callback. + * @param hdma DMA handle. + * @retval None + */ +static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma) +{ + UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent); + + /* DMA Normal mode */ + if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC)) + { + huart->TxXferCount = 0U; + + /* Disable the DMA transfer for transmit request by resetting the DMAT bit + in the UART CR3 register */ + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT); + + /* Enable the UART Transmit Complete Interrupt */ + SET_BIT(huart->Instance->CR1, USART_CR1_TCIE); + } + /* DMA Circular mode */ + else + { +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /*Call registered Tx complete callback*/ + huart->TxCpltCallback(huart); +#else + /*Call legacy weak Tx complete callback*/ + HAL_UART_TxCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + } +} + +/** + * @brief DMA UART transmit process half complete callback. + * @param hdma DMA handle. + * @retval None + */ +static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma) +{ + UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent); + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /*Call registered Tx Half complete callback*/ + huart->TxHalfCpltCallback(huart); +#else + /*Call legacy weak Tx Half complete callback*/ + HAL_UART_TxHalfCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA UART receive process complete callback. + * @param hdma DMA handle. + * @retval None + */ +static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma) +{ + UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent); + + /* DMA Normal mode */ + if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC)) + { + huart->RxXferCount = 0U; + + /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE); + CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE); + + /* Disable the DMA transfer for the receiver request by resetting the DMAR bit + in the UART CR3 register */ + CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR); + + /* At end of Rx process, restore huart->RxState to Ready */ + huart->RxState = HAL_UART_STATE_READY; + } + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /*Call registered Rx complete callback*/ + huart->RxCpltCallback(huart); +#else + /*Call legacy weak Rx complete callback*/ + HAL_UART_RxCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA UART receive process half complete callback. + * @param hdma DMA handle. + * @retval None + */ +static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma) +{ + UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent); + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /*Call registered Rx Half complete callback*/ + huart->RxHalfCpltCallback(huart); +#else + /*Call legacy weak Rx Half complete callback*/ + HAL_UART_RxHalfCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA UART communication error callback. + * @param hdma DMA handle. + * @retval None + */ +static void UART_DMAError(DMA_HandleTypeDef *hdma) +{ + UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent); + + const HAL_UART_StateTypeDef gstate = huart->gState; + const HAL_UART_StateTypeDef rxstate = huart->RxState; + + /* Stop UART DMA Tx request if ongoing */ + if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) && + (gstate == HAL_UART_STATE_BUSY_TX)) + { + huart->TxXferCount = 0U; + UART_EndTxTransfer(huart); + } + + /* Stop UART DMA Rx request if ongoing */ + if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) && + (rxstate == HAL_UART_STATE_BUSY_RX)) + { + huart->RxXferCount = 0U; + UART_EndRxTransfer(huart); + } + + huart->ErrorCode |= HAL_UART_ERROR_DMA; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /*Call registered error callback*/ + huart->ErrorCallback(huart); +#else + /*Call legacy weak error callback*/ + HAL_UART_ErrorCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA UART communication abort callback, when initiated by HAL services on Error + * (To be called at end of DMA Abort procedure following error occurrence). + * @param hdma DMA handle. + * @retval None + */ +static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma) +{ + UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent); + huart->RxXferCount = 0U; + huart->TxXferCount = 0U; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /*Call registered error callback*/ + huart->ErrorCallback(huart); +#else + /*Call legacy weak error callback*/ + HAL_UART_ErrorCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA UART Tx communication abort callback, when initiated by user + * (To be called at end of DMA Tx Abort procedure following user abort request). + * @note When this callback is executed, User Abort complete call back is called only if no + * Abort still ongoing for Rx DMA Handle. + * @param hdma DMA handle. + * @retval None + */ +static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma) +{ + UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent); + + huart->hdmatx->XferAbortCallback = NULL; + + /* Check if an Abort process is still ongoing */ + if (huart->hdmarx != NULL) + { + if (huart->hdmarx->XferAbortCallback != NULL) + { + return; + } + } + + /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */ + huart->TxXferCount = 0U; + huart->RxXferCount = 0U; + + /* Reset errorCode */ + huart->ErrorCode = HAL_UART_ERROR_NONE; + + /* Clear the Error flags in the ICR register */ + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF); + + /* Flush the whole TX FIFO (if needed) */ + if (huart->FifoMode == UART_FIFOMODE_ENABLE) + { + __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST); + } + + /* Restore huart->gState and huart->RxState to Ready */ + huart->gState = HAL_UART_STATE_READY; + huart->RxState = HAL_UART_STATE_READY; + + /* Call user Abort complete callback */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /* Call registered Abort complete callback */ + huart->AbortCpltCallback(huart); +#else + /* Call legacy weak Abort complete callback */ + HAL_UART_AbortCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ +} + + +/** + * @brief DMA UART Rx communication abort callback, when initiated by user + * (To be called at end of DMA Rx Abort procedure following user abort request). + * @note When this callback is executed, User Abort complete call back is called only if no + * Abort still ongoing for Tx DMA Handle. + * @param hdma DMA handle. + * @retval None + */ +static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma) +{ + UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent); + + huart->hdmarx->XferAbortCallback = NULL; + + /* Check if an Abort process is still ongoing */ + if (huart->hdmatx != NULL) + { + if (huart->hdmatx->XferAbortCallback != NULL) + { + return; + } + } + + /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */ + huart->TxXferCount = 0U; + huart->RxXferCount = 0U; + + /* Reset errorCode */ + huart->ErrorCode = HAL_UART_ERROR_NONE; + + /* Clear the Error flags in the ICR register */ + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF); + + /* Discard the received data */ + __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST); + + /* Restore huart->gState and huart->RxState to Ready */ + huart->gState = HAL_UART_STATE_READY; + huart->RxState = HAL_UART_STATE_READY; + + /* Call user Abort complete callback */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /* Call registered Abort complete callback */ + huart->AbortCpltCallback(huart); +#else + /* Call legacy weak Abort complete callback */ + HAL_UART_AbortCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ +} + + +/** + * @brief DMA UART Tx communication abort callback, when initiated by user by a call to + * HAL_UART_AbortTransmit_IT API (Abort only Tx transfer) + * (This callback is executed at end of DMA Tx Abort procedure following user abort request, + * and leads to user Tx Abort Complete callback execution). + * @param hdma DMA handle. + * @retval None + */ +static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma) +{ + UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent); + + huart->TxXferCount = 0U; + + /* Flush the whole TX FIFO (if needed) */ + if (huart->FifoMode == UART_FIFOMODE_ENABLE) + { + __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST); + } + + /* Restore huart->gState to Ready */ + huart->gState = HAL_UART_STATE_READY; + + /* Call user Abort complete callback */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /* Call registered Abort Transmit Complete Callback */ + huart->AbortTransmitCpltCallback(huart); +#else + /* Call legacy weak Abort Transmit Complete Callback */ + HAL_UART_AbortTransmitCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA UART Rx communication abort callback, when initiated by user by a call to + * HAL_UART_AbortReceive_IT API (Abort only Rx transfer) + * (This callback is executed at end of DMA Rx Abort procedure following user abort request, + * and leads to user Rx Abort Complete callback execution). + * @param hdma DMA handle. + * @retval None + */ +static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma) +{ + UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; + + huart->RxXferCount = 0U; + + /* Clear the Error flags in the ICR register */ + __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF); + + /* Discard the received data */ + __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST); + + /* Restore huart->RxState to Ready */ + huart->RxState = HAL_UART_STATE_READY; + + /* Call user Abort complete callback */ +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /* Call registered Abort Receive Complete Callback */ + huart->AbortReceiveCpltCallback(huart); +#else + /* Call legacy weak Abort Receive Complete Callback */ + HAL_UART_AbortReceiveCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ +} + +/** + * @brief TX interrrupt handler for 7 or 8 bits data word length . + * @note Function is called under interruption only, once + * interruptions have been enabled by HAL_UART_Transmit_IT(). + * @param huart UART handle. + * @retval None + */ +static void UART_TxISR_8BIT(UART_HandleTypeDef *huart) +{ + /* Check that a Tx process is ongoing */ + if (huart->gState == HAL_UART_STATE_BUSY_TX) + { + if (huart->TxXferCount == 0U) + { + /* Disable the UART Transmit Data Register Empty Interrupt */ + CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE); + + /* Enable the UART Transmit Complete Interrupt */ + SET_BIT(huart->Instance->CR1, USART_CR1_TCIE); + } + else + { + huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF); + huart->pTxBuffPtr++; + huart->TxXferCount--; + } + } +} + +/** + * @brief TX interrrupt handler for 9 bits data word length. + * @note Function is called under interruption only, once + * interruptions have been enabled by HAL_UART_Transmit_IT(). + * @param huart UART handle. + * @retval None + */ +static void UART_TxISR_16BIT(UART_HandleTypeDef *huart) +{ + uint16_t *tmp; + + /* Check that a Tx process is ongoing */ + if (huart->gState == HAL_UART_STATE_BUSY_TX) + { + if (huart->TxXferCount == 0U) + { + /* Disable the UART Transmit Data Register Empty Interrupt */ + CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE); + + /* Enable the UART Transmit Complete Interrupt */ + SET_BIT(huart->Instance->CR1, USART_CR1_TCIE); + } + else + { + tmp = (uint16_t *) huart->pTxBuffPtr; + huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL); + huart->pTxBuffPtr += 2U; + huart->TxXferCount--; + } + } +} + +/** + * @brief TX interrrupt handler for 7 or 8 bits data word length and FIFO mode is enabled. + * @note Function is called under interruption only, once + * interruptions have been enabled by HAL_UART_Transmit_IT(). + * @param huart UART handle. + * @retval None + */ +static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart) +{ + uint16_t nb_tx_data; + + /* Check that a Tx process is ongoing */ + if (huart->gState == HAL_UART_STATE_BUSY_TX) + { + for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--) + { + if (huart->TxXferCount == 0U) + { + /* Disable the TX FIFO threshold interrupt */ + CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE); + + /* Enable the UART Transmit Complete Interrupt */ + SET_BIT(huart->Instance->CR1, USART_CR1_TCIE); + + break; /* force exit loop */ + } + else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U) + { + huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF); + huart->pTxBuffPtr++; + huart->TxXferCount--; + } + else + { + /* Nothing to do */ + } + } + } +} + +/** + * @brief TX interrrupt handler for 9 bits data word length and FIFO mode is enabled. + * @note Function is called under interruption only, once + * interruptions have been enabled by HAL_UART_Transmit_IT(). + * @param huart UART handle. + * @retval None + */ +static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart) +{ + uint16_t *tmp; + uint16_t nb_tx_data; + + /* Check that a Tx process is ongoing */ + if (huart->gState == HAL_UART_STATE_BUSY_TX) + { + for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--) + { + if (huart->TxXferCount == 0U) + { + /* Disable the TX FIFO threshold interrupt */ + CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE); + + /* Enable the UART Transmit Complete Interrupt */ + SET_BIT(huart->Instance->CR1, USART_CR1_TCIE); + + break; /* force exit loop */ + } + else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U) + { + tmp = (uint16_t *) huart->pTxBuffPtr; + huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL); + huart->pTxBuffPtr += 2U; + huart->TxXferCount--; + } + else + { + /* Nothing to do */ + } + } + } +} + +/** + * @brief Wrap up transmission in non-blocking mode. + * @param huart pointer to a UART_HandleTypeDef structure that contains + * the configuration information for the specified UART module. + * @retval None + */ +static void UART_EndTransmit_IT(UART_HandleTypeDef *huart) +{ + /* Disable the UART Transmit Complete Interrupt */ + CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE); + + /* Tx process is ended, restore huart->gState to Ready */ + huart->gState = HAL_UART_STATE_READY; + + /* Cleat TxISR function pointer */ + huart->TxISR = NULL; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /*Call registered Tx complete callback*/ + huart->TxCpltCallback(huart); +#else + /*Call legacy weak Tx complete callback*/ + HAL_UART_TxCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ +} + +/** + * @brief RX interrrupt handler for 7 or 8 bits data word length . + * @param huart UART handle. + * @retval None + */ +static void UART_RxISR_8BIT(UART_HandleTypeDef *huart) +{ + uint16_t uhMask = huart->Mask; + uint16_t uhdata; + + /* Check that a Rx process is ongoing */ + if (huart->RxState == HAL_UART_STATE_BUSY_RX) + { + uhdata = (uint16_t) READ_REG(huart->Instance->RDR); + *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask); + huart->pRxBuffPtr++; + huart->RxXferCount--; + + if (huart->RxXferCount == 0U) + { + /* Disable the UART Parity Error Interrupt and RXNE interrupts */ + CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)); + + /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */ + CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE); + + /* Rx process is completed, restore huart->RxState to Ready */ + huart->RxState = HAL_UART_STATE_READY; + + /* Clear RxISR function pointer */ + huart->RxISR = NULL; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /*Call registered Rx complete callback*/ + huart->RxCpltCallback(huart); +#else + /*Call legacy weak Rx complete callback*/ + HAL_UART_RxCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + } + } + else + { + /* Clear RXNE interrupt flag */ + __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST); + } +} + +/** + * @brief RX interrrupt handler for 9 bits data word length . + * @note Function is called under interruption only, once + * interruptions have been enabled by HAL_UART_Receive_IT() + * @param huart UART handle. + * @retval None + */ +static void UART_RxISR_16BIT(UART_HandleTypeDef *huart) +{ + uint16_t *tmp; + uint16_t uhMask = huart->Mask; + uint16_t uhdata; + + /* Check that a Rx process is ongoing */ + if (huart->RxState == HAL_UART_STATE_BUSY_RX) + { + uhdata = (uint16_t) READ_REG(huart->Instance->RDR); + tmp = (uint16_t *) huart->pRxBuffPtr ; + *tmp = (uint16_t)(uhdata & uhMask); + huart->pRxBuffPtr += 2U; + huart->RxXferCount--; + + if (huart->RxXferCount == 0U) + { + /* Disable the UART Parity Error Interrupt and RXNE interrupt*/ + CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)); + + /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */ + CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE); + + /* Rx process is completed, restore huart->RxState to Ready */ + huart->RxState = HAL_UART_STATE_READY; + + /* Clear RxISR function pointer */ + huart->RxISR = NULL; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /*Call registered Rx complete callback*/ + huart->RxCpltCallback(huart); +#else + /*Call legacy weak Rx complete callback*/ + HAL_UART_RxCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + } + } + else + { + /* Clear RXNE interrupt flag */ + __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST); + } +} + +/** + * @brief RX interrrupt handler for 7 or 8 bits data word length and FIFO mode is enabled. + * @note Function is called under interruption only, once + * interruptions have been enabled by HAL_UART_Receive_IT() + * @param huart UART handle. + * @retval None + */ +static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart) +{ + uint16_t uhMask = huart->Mask; + uint16_t uhdata; + uint16_t nb_rx_data; + uint16_t rxdatacount; + + /* Check that a Rx process is ongoing */ + if (huart->RxState == HAL_UART_STATE_BUSY_RX) + { + for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--) + { + uhdata = (uint16_t) READ_REG(huart->Instance->RDR); + *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask); + huart->pRxBuffPtr++; + huart->RxXferCount--; + + if (huart->RxXferCount == 0U) + { + /* Disable the UART Parity Error Interrupt and RXFT interrupt*/ + CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE); + + /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */ + CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE)); + + /* Rx process is completed, restore huart->RxState to Ready */ + huart->RxState = HAL_UART_STATE_READY; + + /* Clear RxISR function pointer */ + huart->RxISR = NULL; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /*Call registered Rx complete callback*/ + huart->RxCpltCallback(huart); +#else + /*Call legacy weak Rx complete callback*/ + HAL_UART_RxCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + } + } + + /* When remaining number of bytes to receive is less than the RX FIFO + threshold, next incoming frames are processed as if FIFO mode was + disabled (i.e. one interrupt per received frame). + */ + rxdatacount = huart->RxXferCount; + if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess)) + { + /* Disable the UART RXFT interrupt*/ + CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE); + + /* Update the RxISR function pointer */ + huart->RxISR = UART_RxISR_8BIT; + + /* Enable the UART Data Register Not Empty interrupt */ + SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE); + } + } + else + { + /* Clear RXNE interrupt flag */ + __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST); + } +} + +/** + * @brief RX interrrupt handler for 9 bits data word length and FIFO mode is enabled. + * @note Function is called under interruption only, once + * interruptions have been enabled by HAL_UART_Receive_IT() + * @param huart UART handle. + * @retval None + */ +static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart) +{ + uint16_t *tmp; + uint16_t uhMask = huart->Mask; + uint16_t uhdata; + uint16_t nb_rx_data; + uint16_t rxdatacount; + + /* Check that a Rx process is ongoing */ + if (huart->RxState == HAL_UART_STATE_BUSY_RX) + { + for (nb_rx_data = huart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--) + { + uhdata = (uint16_t) READ_REG(huart->Instance->RDR); + tmp = (uint16_t *) huart->pRxBuffPtr ; + *tmp = (uint16_t)(uhdata & uhMask); + huart->pRxBuffPtr += 2U; + huart->RxXferCount--; + + if (huart->RxXferCount == 0U) + { + /* Disable the UART Parity Error Interrupt and RXFT interrupt*/ + CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE); + + /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */ + CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE)); + + /* Rx process is completed, restore huart->RxState to Ready */ + huart->RxState = HAL_UART_STATE_READY; + + /* Clear RxISR function pointer */ + huart->RxISR = NULL; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + /*Call registered Rx complete callback*/ + huart->RxCpltCallback(huart); +#else + /*Call legacy weak Rx complete callback*/ + HAL_UART_RxCpltCallback(huart); +#endif /* USE_HAL_UART_REGISTER_CALLBACKS */ + } + } + + /* When remaining number of bytes to receive is less than the RX FIFO + threshold, next incoming frames are processed as if FIFO mode was + disabled (i.e. one interrupt per received frame). + */ + rxdatacount = huart->RxXferCount; + if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess)) + { + /* Disable the UART RXFT interrupt*/ + CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE); + + /* Update the RxISR function pointer */ + huart->RxISR = UART_RxISR_16BIT; + + /* Enable the UART Data Register Not Empty interrupt */ + SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE); + } + } + else + { + /* Clear RXNE interrupt flag */ + __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST); + } +} + +/** + * @} + */ + +#endif /* HAL_UART_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c new file mode 100644 index 0000000..1ab7a12 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c @@ -0,0 +1,729 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_uart_ex.c + * @author MCD Application Team + * @brief Extended UART HAL module driver. + * This file provides firmware functions to manage the following extended + * functionalities of the Universal Asynchronous Receiver Transmitter Peripheral (UART). + * + Initialization and de-initialization functions + * + Peripheral Control functions + * + * + @verbatim + ============================================================================== + ##### UART peripheral extended features ##### + ============================================================================== + + (#) Declare a UART_HandleTypeDef handle structure. + + (#) For the UART RS485 Driver Enable mode, initialize the UART registers + by calling the HAL_RS485Ex_Init() API. + + (#) FIFO mode enabling/disabling and RX/TX FIFO threshold programming. + + -@- When UART operates in FIFO mode, FIFO mode must be enabled prior + starting RX/TX transfers. Also RX/TX FIFO thresholds must be + configured prior starting RX/TX transfers. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup UARTEx UARTEx + * @brief UART Extended HAL module driver + * @{ + */ + +#ifdef HAL_UART_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @defgroup UARTEX_Private_Constants UARTEx Private Constants + * @{ + */ +/* UART RX FIFO depth */ +#define RX_FIFO_DEPTH 8U + +/* UART TX FIFO depth */ +#define TX_FIFO_DEPTH 8U +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup UARTEx_Private_Functions UARTEx Private Functions + * @{ + */ +static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection); +static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup UARTEx_Exported_Functions UARTEx Exported Functions + * @{ + */ + +/** @defgroup UARTEx_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Extended Initialization and Configuration Functions + * +@verbatim +=============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to initialize the USARTx or the UARTy + in asynchronous mode. + (+) For the asynchronous mode the parameters below can be configured: + (++) Baud Rate + (++) Word Length + (++) Stop Bit + (++) Parity: If the parity is enabled, then the MSB bit of the data written + in the data register is transmitted but is changed by the parity bit. + (++) Hardware flow control + (++) Receiver/transmitter modes + (++) Over Sampling Method + (++) One-Bit Sampling Method + (+) For the asynchronous mode, the following advanced features can be configured as well: + (++) TX and/or RX pin level inversion + (++) data logical level inversion + (++) RX and TX pins swap + (++) RX overrun detection disabling + (++) DMA disabling on RX error + (++) MSB first on communication line + (++) auto Baud rate detection + [..] + The HAL_RS485Ex_Init() API follows the UART RS485 mode configuration + procedures (details for the procedures are available in reference manual). + +@endverbatim + + Depending on the frame length defined by the M1 and M0 bits (7-bit, + 8-bit or 9-bit), the possible UART formats are listed in the + following table. + + Table 1. UART frame format. + +-----------------------------------------------------------------------+ + | M1 bit | M0 bit | PCE bit | UART frame | + |---------|---------|-----------|---------------------------------------| + | 0 | 0 | 0 | | SB | 8 bit data | STB | | + |---------|---------|-----------|---------------------------------------| + | 0 | 0 | 1 | | SB | 7 bit data | PB | STB | | + |---------|---------|-----------|---------------------------------------| + | 0 | 1 | 0 | | SB | 9 bit data | STB | | + |---------|---------|-----------|---------------------------------------| + | 0 | 1 | 1 | | SB | 8 bit data | PB | STB | | + |---------|---------|-----------|---------------------------------------| + | 1 | 0 | 0 | | SB | 7 bit data | STB | | + |---------|---------|-----------|---------------------------------------| + | 1 | 0 | 1 | | SB | 6 bit data | PB | STB | | + +-----------------------------------------------------------------------+ + + * @{ + */ + +/** + * @brief Initialize the RS485 Driver enable feature according to the specified + * parameters in the UART_InitTypeDef and creates the associated handle. + * @param huart UART handle. + * @param Polarity Select the driver enable polarity. + * This parameter can be one of the following values: + * @arg @ref UART_DE_POLARITY_HIGH DE signal is active high + * @arg @ref UART_DE_POLARITY_LOW DE signal is active low + * @param AssertionTime Driver Enable assertion time: + * 5-bit value defining the time between the activation of the DE (Driver Enable) + * signal and the beginning of the start bit. It is expressed in sample time + * units (1/8 or 1/16 bit time, depending on the oversampling rate) + * @param DeassertionTime Driver Enable deassertion time: + * 5-bit value defining the time between the end of the last stop bit, in a + * transmitted message, and the de-activation of the DE (Driver Enable) signal. + * It is expressed in sample time units (1/8 or 1/16 bit time, depending on the + * oversampling rate). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime, + uint32_t DeassertionTime) +{ + uint32_t temp; + + /* Check the UART handle allocation */ + if (huart == NULL) + { + return HAL_ERROR; + } + /* Check the Driver Enable UART instance */ + assert_param(IS_UART_DRIVER_ENABLE_INSTANCE(huart->Instance)); + + /* Check the Driver Enable polarity */ + assert_param(IS_UART_DE_POLARITY(Polarity)); + + /* Check the Driver Enable assertion time */ + assert_param(IS_UART_ASSERTIONTIME(AssertionTime)); + + /* Check the Driver Enable deassertion time */ + assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime)); + + if (huart->gState == HAL_UART_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + huart->Lock = HAL_UNLOCKED; + +#if (USE_HAL_UART_REGISTER_CALLBACKS == 1) + UART_InitCallbacksToDefault(huart); + + if (huart->MspInitCallback == NULL) + { + huart->MspInitCallback = HAL_UART_MspInit; + } + + /* Init the low level hardware */ + huart->MspInitCallback(huart); +#else + /* Init the low level hardware : GPIO, CLOCK, CORTEX */ + HAL_UART_MspInit(huart); +#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */ + } + + huart->gState = HAL_UART_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_UART_DISABLE(huart); + + /* Set the UART Communication parameters */ + if (UART_SetConfig(huart) == HAL_ERROR) + { + return HAL_ERROR; + } + + if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT) + { + UART_AdvFeatureConfig(huart); + } + + /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */ + SET_BIT(huart->Instance->CR3, USART_CR3_DEM); + + /* Set the Driver Enable polarity */ + MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity); + + /* Set the Driver Enable assertion and deassertion times */ + temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS); + temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS); + MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp); + + /* Enable the Peripheral */ + __HAL_UART_ENABLE(huart); + + /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */ + return (UART_CheckIdleState(huart)); +} + +/** + * @} + */ + +/** @defgroup UARTEx_Exported_Functions_Group2 IO operation functions + * @brief Extended functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + This subsection provides a set of Wakeup and FIFO mode related callback functions. + + (#) Wakeup from Stop mode Callback: + (+) HAL_UARTEx_WakeupCallback() + + (#) TX/RX Fifos Callbacks: + (+) HAL_UARTEx_RxFifoFullCallback() + (+) HAL_UARTEx_TxFifoEmptyCallback() + +@endverbatim + * @{ + */ + +/** + * @brief UART wakeup from Stop mode callback. + * @param huart UART handle. + * @retval None + */ +__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(huart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_UARTEx_WakeupCallback can be implemented in the user file. + */ +} + +/** + * @brief UART RX Fifo full callback. + * @param huart UART handle. + * @retval None + */ +__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(huart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file. + */ +} + +/** + * @brief UART TX Fifo empty callback. + * @param huart UART handle. + * @retval None + */ +__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(huart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file. + */ +} + +/** + * @} + */ + +/** @defgroup UARTEx_Exported_Functions_Group3 Peripheral Control functions + * @brief Extended Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] This section provides the following functions: + (+) HAL_MultiProcessorEx_AddressLength_Set() API optionally sets the UART node address + detection length to more than 4 bits for multiprocessor address mark wake up. + (+) HAL_UARTEx_StopModeWakeUpSourceConfig() API defines the wake-up from stop mode + trigger: address match, Start Bit detection or RXNE bit status. + (+) HAL_UARTEx_EnableStopMode() API enables the UART to wake up the MCU from stop mode + (+) HAL_UARTEx_DisableStopMode() API disables the above functionality + (+) HAL_UARTEx_EnableFifoMode() API enables the FIFO mode + (+) HAL_UARTEx_DisableFifoMode() API disables the FIFO mode + (+) HAL_UARTEx_SetTxFifoThreshold() API sets the TX FIFO threshold + (+) HAL_UARTEx_SetRxFifoThreshold() API sets the RX FIFO threshold + +@endverbatim + * @{ + */ + +/** + * @brief By default in multiprocessor mode, when the wake up method is set + * to address mark, the UART handles only 4-bit long addresses detection; + * this API allows to enable longer addresses detection (6-, 7- or 8-bit + * long). + * @note Addresses detection lengths are: 6-bit address detection in 7-bit data mode, + * 7-bit address detection in 8-bit data mode, 8-bit address detection in 9-bit data mode. + * @param huart UART handle. + * @param AddressLength This parameter can be one of the following values: + * @arg @ref UART_ADDRESS_DETECT_4B 4-bit long address + * @arg @ref UART_ADDRESS_DETECT_7B 6-, 7- or 8-bit long address + * @retval HAL status + */ +HAL_StatusTypeDef HAL_MultiProcessorEx_AddressLength_Set(UART_HandleTypeDef *huart, uint32_t AddressLength) +{ + /* Check the UART handle allocation */ + if (huart == NULL) + { + return HAL_ERROR; + } + + /* Check the address length parameter */ + assert_param(IS_UART_ADDRESSLENGTH_DETECT(AddressLength)); + + huart->gState = HAL_UART_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_UART_DISABLE(huart); + + /* Set the address length */ + MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, AddressLength); + + /* Enable the Peripheral */ + __HAL_UART_ENABLE(huart); + + /* TEACK and/or REACK to check before moving huart->gState to Ready */ + return (UART_CheckIdleState(huart)); +} + +/** + * @brief Set Wakeup from Stop mode interrupt flag selection. + * @note It is the application responsibility to enable the interrupt used as + * usart_wkup interrupt source before entering low-power mode. + * @param huart UART handle. + * @param WakeUpSelection Address match, Start Bit detection or RXNE/RXFNE bit status. + * This parameter can be one of the following values: + * @arg @ref UART_WAKEUP_ON_ADDRESS + * @arg @ref UART_WAKEUP_ON_STARTBIT + * @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t tickstart; + + /* check the wake-up from stop mode UART instance */ + assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance)); + /* check the wake-up selection parameter */ + assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent)); + + /* Process Locked */ + __HAL_LOCK(huart); + + huart->gState = HAL_UART_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_UART_DISABLE(huart); + + /* Set the wake-up selection scheme */ + MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent); + + if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS) + { + UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection); + } + + /* Enable the Peripheral */ + __HAL_UART_ENABLE(huart); + + /* Init tickstart for timeout managment*/ + tickstart = HAL_GetTick(); + + /* Wait until REACK flag is set */ + if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK) + { + status = HAL_TIMEOUT; + } + else + { + /* Initialize the UART State */ + huart->gState = HAL_UART_STATE_READY; + } + + /* Process Unlocked */ + __HAL_UNLOCK(huart); + + return status; +} + +/** + * @brief Enable UART Stop Mode. + * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE. + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart) +{ + /* Process Locked */ + __HAL_LOCK(huart); + + /* Set UESM bit */ + SET_BIT(huart->Instance->CR1, USART_CR1_UESM); + + /* Process Unlocked */ + __HAL_UNLOCK(huart); + + return HAL_OK; +} + +/** + * @brief Disable UART Stop Mode. + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UARTEx_DisableStopMode(UART_HandleTypeDef *huart) +{ + /* Process Locked */ + __HAL_LOCK(huart); + + /* Clear UESM bit */ + CLEAR_BIT(huart->Instance->CR1, USART_CR1_UESM); + + /* Process Unlocked */ + __HAL_UNLOCK(huart); + + return HAL_OK; +} + +/** + * @brief Enable the FIFO mode. + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart) +{ + uint32_t tmpcr1; + + /* Check parameters */ + assert_param(IS_UART_FIFO_INSTANCE(huart->Instance)); + + /* Process Locked */ + __HAL_LOCK(huart); + + huart->gState = HAL_UART_STATE_BUSY; + + /* Save actual UART configuration */ + tmpcr1 = READ_REG(huart->Instance->CR1); + + /* Disable UART */ + __HAL_UART_DISABLE(huart); + + /* Enable FIFO mode */ + SET_BIT(tmpcr1, USART_CR1_FIFOEN); + huart->FifoMode = UART_FIFOMODE_ENABLE; + + /* Restore UART configuration */ + WRITE_REG(huart->Instance->CR1, tmpcr1); + + /* Determine the number of data to process during RX/TX ISR execution */ + UARTEx_SetNbDataToProcess(huart); + + huart->gState = HAL_UART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(huart); + + return HAL_OK; +} + +/** + * @brief Disable the FIFO mode. + * @param huart UART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart) +{ + uint32_t tmpcr1; + + /* Check parameters */ + assert_param(IS_UART_FIFO_INSTANCE(huart->Instance)); + + /* Process Locked */ + __HAL_LOCK(huart); + + huart->gState = HAL_UART_STATE_BUSY; + + /* Save actual UART configuration */ + tmpcr1 = READ_REG(huart->Instance->CR1); + + /* Disable UART */ + __HAL_UART_DISABLE(huart); + + /* Enable FIFO mode */ + CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN); + huart->FifoMode = UART_FIFOMODE_DISABLE; + + /* Restore UART configuration */ + WRITE_REG(huart->Instance->CR1, tmpcr1); + + huart->gState = HAL_UART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(huart); + + return HAL_OK; +} + +/** + * @brief Set the TXFIFO threshold. + * @param huart UART handle. + * @param Threshold TX FIFO threshold value + * This parameter can be one of the following values: + * @arg @ref UART_TXFIFO_THRESHOLD_1_8 + * @arg @ref UART_TXFIFO_THRESHOLD_1_4 + * @arg @ref UART_TXFIFO_THRESHOLD_1_2 + * @arg @ref UART_TXFIFO_THRESHOLD_3_4 + * @arg @ref UART_TXFIFO_THRESHOLD_7_8 + * @arg @ref UART_TXFIFO_THRESHOLD_8_8 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold) +{ + uint32_t tmpcr1; + + /* Check parameters */ + assert_param(IS_UART_FIFO_INSTANCE(huart->Instance)); + assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold)); + + /* Process Locked */ + __HAL_LOCK(huart); + + huart->gState = HAL_UART_STATE_BUSY; + + /* Save actual UART configuration */ + tmpcr1 = READ_REG(huart->Instance->CR1); + + /* Disable UART */ + __HAL_UART_DISABLE(huart); + + /* Update TX threshold configuration */ + MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold); + + /* Determine the number of data to process during RX/TX ISR execution */ + UARTEx_SetNbDataToProcess(huart); + + /* Restore UART configuration */ + WRITE_REG(huart->Instance->CR1, tmpcr1); + + huart->gState = HAL_UART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(huart); + + return HAL_OK; +} + +/** + * @brief Set the RXFIFO threshold. + * @param huart UART handle. + * @param Threshold RX FIFO threshold value + * This parameter can be one of the following values: + * @arg @ref UART_RXFIFO_THRESHOLD_1_8 + * @arg @ref UART_RXFIFO_THRESHOLD_1_4 + * @arg @ref UART_RXFIFO_THRESHOLD_1_2 + * @arg @ref UART_RXFIFO_THRESHOLD_3_4 + * @arg @ref UART_RXFIFO_THRESHOLD_7_8 + * @arg @ref UART_RXFIFO_THRESHOLD_8_8 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold) +{ + uint32_t tmpcr1; + + /* Check the parameters */ + assert_param(IS_UART_FIFO_INSTANCE(huart->Instance)); + assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold)); + + /* Process Locked */ + __HAL_LOCK(huart); + + huart->gState = HAL_UART_STATE_BUSY; + + /* Save actual UART configuration */ + tmpcr1 = READ_REG(huart->Instance->CR1); + + /* Disable UART */ + __HAL_UART_DISABLE(huart); + + /* Update RX threshold configuration */ + MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold); + + /* Determine the number of data to process during RX/TX ISR execution */ + UARTEx_SetNbDataToProcess(huart); + + /* Restore UART configuration */ + WRITE_REG(huart->Instance->CR1, tmpcr1); + + huart->gState = HAL_UART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(huart); + + return HAL_OK; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup UARTEx_Private_Functions + * @{ + */ + +/** + * @brief Initialize the UART wake-up from stop mode parameters when triggered by address detection. + * @param huart UART handle. + * @param WakeUpSelection UART wake up from stop mode parameters. + * @retval None + */ +static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection) +{ + assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength)); + + /* Set the USART address length */ + MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength); + + /* Set the USART address node */ + MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS)); +} + +/** + * @brief Calculate the number of data to process in RX/TX ISR. + * @note The RX FIFO depth and the TX FIFO depth is extracted from + * the UART configuration registers. + * @param huart UART handle. + * @retval None + */ +static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart) +{ + uint8_t rx_fifo_depth; + uint8_t tx_fifo_depth; + uint8_t rx_fifo_threshold; + uint8_t tx_fifo_threshold; + uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U}; + uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U}; + + if (huart->FifoMode == UART_FIFOMODE_DISABLE) + { + huart->NbTxDataToProcess = 1U; + huart->NbRxDataToProcess = 1U; + } + else + { + rx_fifo_depth = RX_FIFO_DEPTH; + tx_fifo_depth = TX_FIFO_DEPTH; + rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos); + tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos); + huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold]; + huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold]; + } +} +/** + * @} + */ + +#endif /* HAL_UART_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_usart.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_usart.c new file mode 100644 index 0000000..e6c7363 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_usart.c @@ -0,0 +1,3654 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_usart.c + * @author MCD Application Team + * @brief USART HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Universal Synchronous/Asynchronous Receiver Transmitter + * Peripheral (USART). + * + Initialization and de-initialization functions + * + IO operation functions + * + Peripheral Control functions + * + Peripheral State and Error functions + * + @verbatim + =============================================================================== + ##### How to use this driver ##### + =============================================================================== + [..] + The USART HAL driver can be used as follows: + + (#) Declare a USART_HandleTypeDef handle structure (eg. USART_HandleTypeDef husart). + (#) Initialize the USART low level resources by implementing the HAL_USART_MspInit() API: + (++) Enable the USARTx interface clock. + (++) USART pins configuration: + (+++) Enable the clock for the USART GPIOs. + (+++) Configure these USART pins as alternate function pull-up. + (++) NVIC configuration if you need to use interrupt process (HAL_USART_Transmit_IT(), + HAL_USART_Receive_IT() and HAL_USART_TransmitReceive_IT() APIs): + (+++) Configure the USARTx interrupt priority. + (+++) Enable the NVIC USART IRQ handle. + (++) USART interrupts handling: + -@@- The specific USART interrupts (Transmission complete interrupt, + RXNE interrupt and Error Interrupts) will be managed using the macros + __HAL_USART_ENABLE_IT() and __HAL_USART_DISABLE_IT() inside the transmit and receive process. + (++) DMA Configuration if you need to use DMA process (HAL_USART_Transmit_DMA() + HAL_USART_Receive_DMA() and HAL_USART_TransmitReceive_DMA() APIs): + (+++) Declare a DMA handle structure for the Tx/Rx channel. + (+++) Enable the DMAx interface clock. + (+++) Configure the declared DMA handle structure with the required Tx/Rx parameters. + (+++) Configure the DMA Tx/Rx channel. + (+++) Associate the initialized DMA handle to the USART DMA Tx/Rx handle. + (+++) Configure the priority and enable the NVIC for the transfer complete interrupt on the DMA Tx/Rx channel. + + (#) Program the Baud Rate, Word Length, Stop Bit, Parity, and Mode + (Receiver/Transmitter) in the husart handle Init structure. + + (#) Initialize the USART registers by calling the HAL_USART_Init() API: + (++) This API configures also the low level Hardware GPIO, CLOCK, CORTEX...etc) + by calling the customized HAL_USART_MspInit(&husart) API. + + [..] + (@) To configure and enable/disable the USART to wake up the MCU from stop mode, resort to UART API's + HAL_UARTEx_StopModeWakeUpSourceConfig(), HAL_UARTEx_EnableStopMode() and + HAL_UARTEx_DisableStopMode() in casting the USART handle to UART type UART_HandleTypeDef. + + ##### Callback registration ##### + ================================== + + [..] + The compilation define USE_HAL_USART_REGISTER_CALLBACKS when set to 1 + allows the user to configure dynamically the driver callbacks. + + [..] + Use Function @ref HAL_USART_RegisterCallback() to register a user callback. + Function @ref HAL_USART_RegisterCallback() allows to register following callbacks: + (+) TxHalfCpltCallback : Tx Half Complete Callback. + (+) TxCpltCallback : Tx Complete Callback. + (+) RxHalfCpltCallback : Rx Half Complete Callback. + (+) RxCpltCallback : Rx Complete Callback. + (+) TxRxCpltCallback : Tx Rx Complete Callback. + (+) ErrorCallback : Error Callback. + (+) AbortCpltCallback : Abort Complete Callback. + (+) RxFifoFullCallback : Rx Fifo Full Callback. + (+) TxFifoEmptyCallback : Tx Fifo Empty Callback. + (+) MspInitCallback : USART MspInit. + (+) MspDeInitCallback : USART MspDeInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + [..] + Use function @ref HAL_USART_UnRegisterCallback() to reset a callback to the default + weak (surcharged) function. + @ref HAL_USART_UnRegisterCallback() takes as parameters the HAL peripheral handle, + and the Callback ID. + This function allows to reset following callbacks: + (+) TxHalfCpltCallback : Tx Half Complete Callback. + (+) TxCpltCallback : Tx Complete Callback. + (+) RxHalfCpltCallback : Rx Half Complete Callback. + (+) RxCpltCallback : Rx Complete Callback. + (+) TxRxCpltCallback : Tx Rx Complete Callback. + (+) ErrorCallback : Error Callback. + (+) AbortCpltCallback : Abort Complete Callback. + (+) RxFifoFullCallback : Rx Fifo Full Callback. + (+) TxFifoEmptyCallback : Tx Fifo Empty Callback. + (+) MspInitCallback : USART MspInit. + (+) MspDeInitCallback : USART MspDeInit. + + [..] + By default, after the @ref HAL_USART_Init() and when the state is HAL_USART_STATE_RESET + all callbacks are set to the corresponding weak (surcharged) functions: + examples @ref HAL_USART_TxCpltCallback(), @ref HAL_USART_RxHalfCpltCallback(). + Exception done for MspInit and MspDeInit functions that are respectively + reset to the legacy weak (surcharged) functions in the @ref HAL_USART_Init() + and @ref HAL_USART_DeInit() only when these callbacks are null (not registered beforehand). + If not, MspInit or MspDeInit are not null, the @ref HAL_USART_Init() and @ref HAL_USART_DeInit() + keep and use the user MspInit/MspDeInit callbacks (registered beforehand). + + [..] + Callbacks can be registered/unregistered in HAL_USART_STATE_READY state only. + Exception done MspInit/MspDeInit that can be registered/unregistered + in HAL_USART_STATE_READY or HAL_USART_STATE_RESET state, thus registered (user) + MspInit/DeInit callbacks can be used during the Init/DeInit. + In that case first register the MspInit/MspDeInit user callbacks + using @ref HAL_USART_RegisterCallback() before calling @ref HAL_USART_DeInit() + or @ref HAL_USART_Init() function. + + [..] + When The compilation define USE_HAL_USART_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registration feature is not available + and weak (surcharged) callbacks are used. + + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup USART USART + * @brief HAL USART Synchronous module driver + * @{ + */ + +#ifdef HAL_USART_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/** @defgroup USART_Private_Constants USART Private Constants + * @{ + */ +#define USART_DUMMY_DATA ((uint16_t) 0xFFFF) /*!< USART transmitted dummy data */ +#define USART_TEACK_REACK_TIMEOUT 1000U /*!< USART TX or RX enable acknowledge time-out value */ +#define USART_CR1_FIELDS ((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | \ + USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8 | \ + USART_CR1_FIFOEN )) /*!< USART CR1 fields of parameters set by USART_SetConfig API */ + +#define USART_CR2_FIELDS ((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | \ + USART_CR2_LBCL | USART_CR2_STOP | USART_CR2_SLVEN | \ + USART_CR2_DIS_NSS)) /*!< USART CR2 fields of parameters set by USART_SetConfig API */ + +#define USART_CR3_FIELDS ((uint32_t)(USART_CR3_TXFTCFG | USART_CR3_RXFTCFG )) /*!< USART or USART CR3 fields of parameters set by USART_SetConfig API */ + +#define USART_BRR_MIN 0x10U /* USART BRR minimum authorized value */ +#define USART_BRR_MAX 0xFFFFU /* USART BRR maximum authorized value */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @addtogroup USART_Private_Functions + * @{ + */ +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) +void USART_InitCallbacksToDefault(USART_HandleTypeDef *husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ +static void USART_EndTransfer(USART_HandleTypeDef *husart); +static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma); +static void USART_DMAReceiveCplt(DMA_HandleTypeDef *hdma); +static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma); +static void USART_DMARxHalfCplt(DMA_HandleTypeDef *hdma); +static void USART_DMAError(DMA_HandleTypeDef *hdma); +static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma); +static void USART_DMATxAbortCallback(DMA_HandleTypeDef *hdma); +static void USART_DMARxAbortCallback(DMA_HandleTypeDef *hdma); +static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout); +static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart); +static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart); +static void USART_TxISR_8BIT(USART_HandleTypeDef *husart); +static void USART_TxISR_16BIT(USART_HandleTypeDef *husart); +static void USART_TxISR_8BIT_FIFOEN(USART_HandleTypeDef *husart); +static void USART_TxISR_16BIT_FIFOEN(USART_HandleTypeDef *husart); +static void USART_EndTransmit_IT(USART_HandleTypeDef *husart); +static void USART_RxISR_8BIT(USART_HandleTypeDef *husart); +static void USART_RxISR_16BIT(USART_HandleTypeDef *husart); +static void USART_RxISR_8BIT_FIFOEN(USART_HandleTypeDef *husart); +static void USART_RxISR_16BIT_FIFOEN(USART_HandleTypeDef *husart); + + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup USART_Exported_Functions USART Exported Functions + * @{ + */ + +/** @defgroup USART_Exported_Functions_Group1 Initialization and de-initialization functions + * @brief Initialization and Configuration functions + * +@verbatim + =============================================================================== + ##### Initialization and Configuration functions ##### + =============================================================================== + [..] + This subsection provides a set of functions allowing to initialize the USART + in asynchronous and in synchronous modes. + (+) For the asynchronous mode only these parameters can be configured: + (++) Baud Rate + (++) Word Length + (++) Stop Bit + (++) Parity: If the parity is enabled, then the MSB bit of the data written + in the data register is transmitted but is changed by the parity bit. + (++) USART polarity + (++) USART phase + (++) USART LastBit + (++) Receiver/transmitter modes + + [..] + The HAL_USART_Init() function follows the USART synchronous configuration + procedure (details for the procedure are available in reference manual). + +@endverbatim + + Depending on the frame length defined by the M1 and M0 bits (7-bit, + 8-bit or 9-bit), the possible USART formats are listed in the + following table. + + Table 1. USART frame format. + +-----------------------------------------------------------------------+ + | M1 bit | M0 bit | PCE bit | USART frame | + |---------|---------|-----------|---------------------------------------| + | 0 | 0 | 0 | | SB | 8 bit data | STB | | + |---------|---------|-----------|---------------------------------------| + | 0 | 0 | 1 | | SB | 7 bit data | PB | STB | | + |---------|---------|-----------|---------------------------------------| + | 0 | 1 | 0 | | SB | 9 bit data | STB | | + |---------|---------|-----------|---------------------------------------| + | 0 | 1 | 1 | | SB | 8 bit data | PB | STB | | + |---------|---------|-----------|---------------------------------------| + | 1 | 0 | 0 | | SB | 7 bit data | STB | | + |---------|---------|-----------|---------------------------------------| + | 1 | 0 | 1 | | SB | 6 bit data | PB | STB | | + +-----------------------------------------------------------------------+ + + * @{ + */ + +/** + * @brief Initialize the USART mode according to the specified + * parameters in the USART_InitTypeDef and initialize the associated handle. + * @param husart USART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart) +{ + /* Check the USART handle allocation */ + if (husart == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_USART_INSTANCE(husart->Instance)); + + if (husart->State == HAL_USART_STATE_RESET) + { + /* Allocate lock resource and initialize it */ + husart->Lock = HAL_UNLOCKED; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + USART_InitCallbacksToDefault(husart); + + if (husart->MspInitCallback == NULL) + { + husart->MspInitCallback = HAL_USART_MspInit; + } + + /* Init the low level hardware */ + husart->MspInitCallback(husart); +#else + /* Init the low level hardware : GPIO, CLOCK */ + HAL_USART_MspInit(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + + husart->State = HAL_USART_STATE_BUSY; + + /* Disable the Peripheral */ + __HAL_USART_DISABLE(husart); + + /* Set the Usart Communication parameters */ + if (USART_SetConfig(husart) == HAL_ERROR) + { + return HAL_ERROR; + } + + /* In Synchronous mode, the following bits must be kept cleared: + - LINEN bit in the USART_CR2 register + - HDSEL, SCEN and IREN bits in the USART_CR3 register.*/ + husart->Instance->CR2 &= ~USART_CR2_LINEN; + husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN); + + /* Enable the Peripheral */ + __HAL_USART_ENABLE(husart); + + /* TEACK and/or REACK to check before moving husart->State to Ready */ + return (USART_CheckIdleState(husart)); +} + +/** + * @brief DeInitialize the USART peripheral. + * @param husart USART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_DeInit(USART_HandleTypeDef *husart) +{ + /* Check the USART handle allocation */ + if (husart == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_USART_INSTANCE(husart->Instance)); + + husart->State = HAL_USART_STATE_BUSY; + + husart->Instance->CR1 = 0x0U; + husart->Instance->CR2 = 0x0U; + husart->Instance->CR3 = 0x0U; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + if (husart->MspDeInitCallback == NULL) + { + husart->MspDeInitCallback = HAL_USART_MspDeInit; + } + /* DeInit the low level hardware */ + husart->MspDeInitCallback(husart); +#else + /* DeInit the low level hardware */ + HAL_USART_MspDeInit(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + + husart->ErrorCode = HAL_USART_ERROR_NONE; + husart->State = HAL_USART_STATE_RESET; + + /* Process Unlock */ + __HAL_UNLOCK(husart); + + return HAL_OK; +} + +/** + * @brief Initialize the USART MSP. + * @param husart USART handle. + * @retval None + */ +__weak void HAL_USART_MspInit(USART_HandleTypeDef *husart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(husart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_USART_MspInit can be implemented in the user file + */ +} + +/** + * @brief DeInitialize the USART MSP. + * @param husart USART handle. + * @retval None + */ +__weak void HAL_USART_MspDeInit(USART_HandleTypeDef *husart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(husart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_USART_MspDeInit can be implemented in the user file + */ +} + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User USART Callback + * To be used instead of the weak predefined callback + * @param husart usart handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_USART_TX_HALFCOMPLETE_CB_ID Tx Half Complete Callback ID + * @arg @ref HAL_USART_TX_COMPLETE_CB_ID Tx Complete Callback ID + * @arg @ref HAL_USART_RX_HALFCOMPLETE_CB_ID Rx Half Complete Callback ID + * @arg @ref HAL_USART_RX_COMPLETE_CB_ID Rx Complete Callback ID + * @arg @ref HAL_USART_TX_RX_COMPLETE_CB_ID Rx Complete Callback ID + * @arg @ref HAL_USART_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_USART_ABORT_COMPLETE_CB_ID Abort Complete Callback ID + * @arg @ref HAL_USART_RX_FIFO_FULL_CB_ID Rx Fifo Full Callback ID + * @arg @ref HAL_USART_TX_FIFO_EMPTY_CB_ID Tx Fifo Empty Callback ID + * @arg @ref HAL_USART_MSPINIT_CB_ID MspInit Callback ID + * @arg @ref HAL_USART_MSPDEINIT_CB_ID MspDeInit Callback ID + * @param pCallback pointer to the Callback function + * @retval HAL status ++ */ +HAL_StatusTypeDef HAL_USART_RegisterCallback(USART_HandleTypeDef *husart, HAL_USART_CallbackIDTypeDef CallbackID, pUSART_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + /* Update the error code */ + husart->ErrorCode |= HAL_USART_ERROR_INVALID_CALLBACK; + + return HAL_ERROR; + } + /* Process locked */ + __HAL_LOCK(husart); + + if (husart->State == HAL_USART_STATE_READY) + { + switch (CallbackID) + { + case HAL_USART_TX_HALFCOMPLETE_CB_ID : + husart->TxHalfCpltCallback = pCallback; + break; + + case HAL_USART_TX_COMPLETE_CB_ID : + husart->TxCpltCallback = pCallback; + break; + + case HAL_USART_RX_HALFCOMPLETE_CB_ID : + husart->RxHalfCpltCallback = pCallback; + break; + + case HAL_USART_RX_COMPLETE_CB_ID : + husart->RxCpltCallback = pCallback; + break; + + case HAL_USART_TX_RX_COMPLETE_CB_ID : + husart->TxRxCpltCallback = pCallback; + break; + + case HAL_USART_ERROR_CB_ID : + husart->ErrorCallback = pCallback; + break; + + case HAL_USART_ABORT_COMPLETE_CB_ID : + husart->AbortCpltCallback = pCallback; + break; + + case HAL_USART_RX_FIFO_FULL_CB_ID : + husart->RxFifoFullCallback = pCallback; + break; + + case HAL_USART_TX_FIFO_EMPTY_CB_ID : + husart->TxFifoEmptyCallback = pCallback; + break; + + case HAL_USART_MSPINIT_CB_ID : + husart->MspInitCallback = pCallback; + break; + + case HAL_USART_MSPDEINIT_CB_ID : + husart->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + husart->ErrorCode |= HAL_USART_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (husart->State == HAL_USART_STATE_RESET) + { + switch (CallbackID) + { + case HAL_USART_MSPINIT_CB_ID : + husart->MspInitCallback = pCallback; + break; + + case HAL_USART_MSPDEINIT_CB_ID : + husart->MspDeInitCallback = pCallback; + break; + + default : + /* Update the error code */ + husart->ErrorCode |= HAL_USART_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + husart->ErrorCode |= HAL_USART_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(husart); + + return status; +} + +/** + * @brief Unregister an UART Callback + * UART callaback is redirected to the weak predefined callback + * @param husart uart handle + * @param CallbackID ID of the callback to be unregistered + * This parameter can be one of the following values: + * @arg @ref HAL_USART_TX_HALFCOMPLETE_CB_ID Tx Half Complete Callback ID + * @arg @ref HAL_USART_TX_COMPLETE_CB_ID Tx Complete Callback ID + * @arg @ref HAL_USART_RX_HALFCOMPLETE_CB_ID Rx Half Complete Callback ID + * @arg @ref HAL_USART_RX_COMPLETE_CB_ID Rx Complete Callback ID + * @arg @ref HAL_USART_TX_RX_COMPLETE_CB_ID Rx Complete Callback ID + * @arg @ref HAL_USART_ERROR_CB_ID Error Callback ID + * @arg @ref HAL_USART_ABORT_COMPLETE_CB_ID Abort Complete Callback ID + * @arg @ref HAL_USART_RX_FIFO_FULL_CB_ID Rx Fifo Full Callback ID + * @arg @ref HAL_USART_TX_FIFO_EMPTY_CB_ID Tx Fifo Empty Callback ID + * @arg @ref HAL_USART_MSPINIT_CB_ID MspInit Callback ID + * @arg @ref HAL_USART_MSPDEINIT_CB_ID MspDeInit Callback ID + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_UnRegisterCallback(USART_HandleTypeDef *husart, HAL_USART_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + /* Process locked */ + __HAL_LOCK(husart); + + if (HAL_USART_STATE_READY == husart->State) + { + switch (CallbackID) + { + case HAL_USART_TX_HALFCOMPLETE_CB_ID : + husart->TxHalfCpltCallback = HAL_USART_TxHalfCpltCallback; /* Legacy weak TxHalfCpltCallback */ + break; + + case HAL_USART_TX_COMPLETE_CB_ID : + husart->TxCpltCallback = HAL_USART_TxCpltCallback; /* Legacy weak TxCpltCallback */ + break; + + case HAL_USART_RX_HALFCOMPLETE_CB_ID : + husart->RxHalfCpltCallback = HAL_USART_RxHalfCpltCallback; /* Legacy weak RxHalfCpltCallback */ + break; + + case HAL_USART_RX_COMPLETE_CB_ID : + husart->RxCpltCallback = HAL_USART_RxCpltCallback; /* Legacy weak RxCpltCallback */ + break; + + case HAL_USART_TX_RX_COMPLETE_CB_ID : + husart->TxRxCpltCallback = HAL_USART_TxRxCpltCallback; /* Legacy weak TxRxCpltCallback */ + break; + + case HAL_USART_ERROR_CB_ID : + husart->ErrorCallback = HAL_USART_ErrorCallback; /* Legacy weak ErrorCallback */ + break; + + case HAL_USART_ABORT_COMPLETE_CB_ID : + husart->AbortCpltCallback = HAL_USART_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + break; + + case HAL_USART_RX_FIFO_FULL_CB_ID : + husart->RxFifoFullCallback = HAL_USARTEx_RxFifoFullCallback; /* Legacy weak RxFifoFullCallback */ + break; + + case HAL_USART_TX_FIFO_EMPTY_CB_ID : + husart->TxFifoEmptyCallback = HAL_USARTEx_TxFifoEmptyCallback; /* Legacy weak TxFifoEmptyCallback */ + break; + + case HAL_USART_MSPINIT_CB_ID : + husart->MspInitCallback = HAL_USART_MspInit; /* Legacy weak MspInitCallback */ + break; + + case HAL_USART_MSPDEINIT_CB_ID : + husart->MspDeInitCallback = HAL_USART_MspDeInit; /* Legacy weak MspDeInitCallback */ + break; + + default : + /* Update the error code */ + husart->ErrorCode |= HAL_USART_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else if (HAL_USART_STATE_RESET == husart->State) + { + switch (CallbackID) + { + case HAL_USART_MSPINIT_CB_ID : + husart->MspInitCallback = HAL_USART_MspInit; + break; + + case HAL_USART_MSPDEINIT_CB_ID : + husart->MspDeInitCallback = HAL_USART_MspDeInit; + break; + + default : + /* Update the error code */ + husart->ErrorCode |= HAL_USART_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + break; + } + } + else + { + /* Update the error code */ + husart->ErrorCode |= HAL_USART_ERROR_INVALID_CALLBACK; + + /* Return error status */ + status = HAL_ERROR; + } + + /* Release Lock */ + __HAL_UNLOCK(husart); + + return status; +} +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + + +/** + * @} + */ + +/** @defgroup USART_Exported_Functions_Group2 IO operation functions + * @brief USART Transmit and Receive functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + [..] This subsection provides a set of functions allowing to manage the USART synchronous + data transfers. + + [..] The USART supports master mode only: it cannot receive or send data related to an input + clock (SCLK is always an output). + + [..] + + (#) There are two modes of transfer: + (++) Blocking mode: The communication is performed in polling mode. + The HAL status of all data processing is returned by the same function + after finishing transfer. + (++) No-Blocking mode: The communication is performed using Interrupts + or DMA, These API's return the HAL status. + The end of the data processing will be indicated through the + dedicated USART IRQ when using Interrupt mode or the DMA IRQ when + using DMA mode. + The HAL_USART_TxCpltCallback(), HAL_USART_RxCpltCallback() and HAL_USART_TxRxCpltCallback() user callbacks + will be executed respectively at the end of the transmit or Receive process + The HAL_USART_ErrorCallback()user callback will be executed when a communication error is detected + + (#) Blocking mode API's are : + (++) HAL_USART_Transmit() in simplex mode + (++) HAL_USART_Receive() in full duplex receive only + (++) HAL_USART_TransmitReceive() in full duplex mode + + (#) Non-Blocking mode API's with Interrupt are : + (++) HAL_USART_Transmit_IT() in simplex mode + (++) HAL_USART_Receive_IT() in full duplex receive only + (++) HAL_USART_TransmitReceive_IT() in full duplex mode + (++) HAL_USART_IRQHandler() + + (#) No-Blocking mode API's with DMA are : + (++) HAL_USART_Transmit_DMA() in simplex mode + (++) HAL_USART_Receive_DMA() in full duplex receive only + (++) HAL_USART_TransmitReceive_DMA() in full duplex mode + (++) HAL_USART_DMAPause() + (++) HAL_USART_DMAResume() + (++) HAL_USART_DMAStop() + + (#) A set of Transfer Complete Callbacks are provided in Non_Blocking mode: + (++) HAL_USART_TxCpltCallback() + (++) HAL_USART_RxCpltCallback() + (++) HAL_USART_TxHalfCpltCallback() + (++) HAL_USART_RxHalfCpltCallback() + (++) HAL_USART_ErrorCallback() + (++) HAL_USART_TxRxCpltCallback() + + (#) Non-Blocking mode transfers could be aborted using Abort API's : + (++) HAL_USART_Abort() + (++) HAL_USART_Abort_IT() + + (#) For Abort services based on interrupts (HAL_USART_Abort_IT), a Abort Complete Callbacks is provided: + (++) HAL_USART_AbortCpltCallback() + + (#) In Non-Blocking mode transfers, possible errors are split into 2 categories. + Errors are handled as follows : + (++) Error is considered as Recoverable and non blocking : Transfer could go till end, but error severity is + to be evaluated by user : this concerns Frame Error, Parity Error or Noise Error in Interrupt mode reception . + Received character is then retrieved and stored in Rx buffer, Error code is set to allow user to identify error type, + and HAL_USART_ErrorCallback() user callback is executed. Transfer is kept ongoing on USART side. + If user wants to abort it, Abort services should be called by user. + (++) Error is considered as Blocking : Transfer could not be completed properly and is aborted. + This concerns Overrun Error In Interrupt mode reception and all errors in DMA mode. + Error code is set to allow user to identify error type, and HAL_USART_ErrorCallback() user callback is executed. + +@endverbatim + * @{ + */ + +/** + * @brief Simplex send an amount of data in blocking mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the sent data is handled as a set of u16. In this case, Size must indicate the number + * of u16 provided through pTxData. + * @param husart USART handle. + * @param pTxData Pointer to data buffer (u8 or u16 data elements). + * @param Size Amount of data elements (u8 or u16) to be sent. + * @param Timeout Timeout duration. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout) +{ + uint8_t *ptxdata8bits; + uint16_t *ptxdata16bits; + uint32_t tickstart; + + + if (husart->State == HAL_USART_STATE_READY) + { + if ((pTxData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->ErrorCode = HAL_USART_ERROR_NONE; + husart->State = HAL_USART_STATE_BUSY_TX; + + /* Init tickstart for timeout managment*/ + tickstart = HAL_GetTick(); + + husart->TxXferSize = Size; + husart->TxXferCount = Size; + + /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */ + if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE)) + { + ptxdata8bits = NULL; + ptxdata16bits = (uint16_t *) pTxData; + } + else + { + ptxdata8bits = pTxData; + ptxdata16bits = NULL; + } + + /* Check the remaining data to be sent */ + while (husart->TxXferCount > 0U) + { + if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + if (ptxdata8bits == NULL) + { + husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU); + ptxdata16bits++; + } + else + { + husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU); + ptxdata8bits++; + } + + husart->TxXferCount--; + } + + if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + + /* Clear Transmission Complete Flag */ + __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF); + + /* Clear overrun flag and discard the received data */ + __HAL_USART_CLEAR_OREFLAG(husart); + __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST); + __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST); + + /* At end of Tx process, restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in blocking mode. + * @note To receive synchronous data, dummy data are simultaneously transmitted. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the received data is handled as a set of u16. In this case, Size must indicate the number + * of u16 available through pRxData. + * @param husart USART handle. + * @param pRxData Pointer to data buffer (u8 or u16 data elements). + * @param Size Amount of data elements (u8 or u16) to be received. + * @param Timeout Timeout duration. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_Receive(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size, uint32_t Timeout) +{ + uint8_t *prxdata8bits; + uint16_t *prxdata16bits; + uint16_t uhMask; + uint32_t tickstart; + + + if (husart->State == HAL_USART_STATE_READY) + { + if ((pRxData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->ErrorCode = HAL_USART_ERROR_NONE; + husart->State = HAL_USART_STATE_BUSY_RX; + + /* Init tickstart for timeout managment*/ + tickstart = HAL_GetTick(); + + husart->RxXferSize = Size; + husart->RxXferCount = Size; + + /* Computation of USART mask to apply to RDR register */ + USART_MASK_COMPUTATION(husart); + uhMask = husart->Mask; + + /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */ + if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE)) + { + prxdata8bits = NULL; + prxdata16bits = (uint16_t *) pRxData; + } + else + { + prxdata8bits = pRxData; + prxdata16bits = NULL; + } + + /* as long as data have to be received */ + while (husart->RxXferCount > 0U) + { + if (husart->SlaveMode == USART_SLAVEMODE_DISABLE) + { + /* Wait until TXE flag is set to send dummy byte in order to generate the + * clock for the slave to send data. + * Whatever the frame length (7, 8 or 9-bit long), the same dummy value + * can be written for all the cases. */ + if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x0FF); + } + + /* Wait for RXNE Flag */ + if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + + if (prxdata8bits == NULL) + { + *prxdata16bits = (uint16_t)(husart->Instance->RDR & uhMask); + prxdata16bits++; + } + else + { + *prxdata8bits = (uint8_t)(husart->Instance->RDR & (uint8_t)(uhMask & 0xFFU)); + prxdata8bits++; + } + + husart->RxXferCount--; + + } + + /* Clear SPI slave underrun flag and discard transmit data */ + if (husart->SlaveMode == USART_SLAVEMODE_ENABLE) + { + __HAL_USART_CLEAR_UDRFLAG(husart); + __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST); + } + + /* At end of Rx process, restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Full-Duplex Send and Receive an amount of data in blocking mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the sent data and the received data are handled as sets of u16. In this case, Size must indicate the number + * of u16 available through pTxData and through pRxData. + * @param husart USART handle. + * @param pTxData pointer to TX data buffer (u8 or u16 data elements). + * @param pRxData pointer to RX data buffer (u8 or u16 data elements). + * @param Size amount of data elements (u8 or u16) to be sent (same amount to be received). + * @param Timeout Timeout duration. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_TransmitReceive(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout) +{ + uint8_t *prxdata8bits; + uint16_t *prxdata16bits; + uint8_t *ptxdata8bits; + uint16_t *ptxdata16bits; + uint16_t uhMask; + uint16_t rxdatacount; + uint32_t tickstart; + + + if (husart->State == HAL_USART_STATE_READY) + { + if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->ErrorCode = HAL_USART_ERROR_NONE; + husart->State = HAL_USART_STATE_BUSY_RX; + + /* Init tickstart for timeout managment*/ + tickstart = HAL_GetTick(); + + husart->RxXferSize = Size; + husart->TxXferSize = Size; + husart->TxXferCount = Size; + husart->RxXferCount = Size; + + /* Computation of USART mask to apply to RDR register */ + USART_MASK_COMPUTATION(husart); + uhMask = husart->Mask; + + /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */ + if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE)) + { + prxdata8bits = NULL; + ptxdata8bits = NULL; + ptxdata16bits = (uint16_t *) pTxData; + prxdata16bits = (uint16_t *) pRxData; + } + else + { + prxdata8bits = pRxData; + ptxdata8bits = pTxData; + ptxdata16bits = NULL; + prxdata16bits = NULL; + } + + if ((husart->TxXferCount == 0x01U) || (husart->SlaveMode == USART_SLAVEMODE_ENABLE)) + { + /* Wait until TXE flag is set to send data */ + if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + if (ptxdata8bits == NULL) + { + husart->Instance->TDR = (uint16_t)(*ptxdata16bits & uhMask); + ptxdata16bits++; + } + else + { + husart->Instance->TDR = (uint8_t)(*ptxdata8bits & (uint8_t)(uhMask & 0xFFU)); + ptxdata8bits++; + } + + husart->TxXferCount--; + } + + /* Check the remain data to be sent */ + /* rxdatacount is a temporary variable for MISRAC2012-Rule-13.5 */ + rxdatacount = husart->RxXferCount; + while ((husart->TxXferCount > 0U) || (rxdatacount > 0U)) + { + if (husart->TxXferCount > 0U) + { + /* Wait until TXE flag is set to send data */ + if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + if (ptxdata8bits == NULL) + { + husart->Instance->TDR = (uint16_t)(*ptxdata16bits & uhMask); + ptxdata16bits++; + } + else + { + husart->Instance->TDR = (uint8_t)(*ptxdata8bits & (uint8_t)(uhMask & 0xFFU)); + ptxdata8bits++; + } + + husart->TxXferCount--; + } + + if (husart->RxXferCount > 0U) + { + /* Wait for RXNE Flag */ + if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK) + { + return HAL_TIMEOUT; + } + + if (prxdata8bits == NULL) + { + *prxdata16bits = (uint16_t)(husart->Instance->RDR & uhMask); + prxdata16bits++; + } + else + { + *prxdata8bits = (uint8_t)(husart->Instance->RDR & (uint8_t)(uhMask & 0xFFU)); + prxdata8bits++; + } + + husart->RxXferCount--; + } + rxdatacount = husart->RxXferCount; + } + + /* At end of TxRx process, restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Send an amount of data in interrupt mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the sent data is handled as a set of u16. In this case, Size must indicate the number + * of u16 provided through pTxData. + * @param husart USART handle. + * @param pTxData pointer to data buffer (u8 or u16 data elements). + * @param Size amount of data elements (u8 or u16) to be sent. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_Transmit_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size) +{ + + if (husart->State == HAL_USART_STATE_READY) + { + if ((pTxData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->pTxBuffPtr = pTxData; + husart->TxXferSize = Size; + husart->TxXferCount = Size; + husart->TxISR = NULL; + + husart->ErrorCode = HAL_USART_ERROR_NONE; + husart->State = HAL_USART_STATE_BUSY_TX; + + /* The USART Error Interrupts: (Frame error, noise error, overrun error) + are not managed by the USART Transmit Process to avoid the overrun interrupt + when the usart mode is configured for transmit and receive "USART_MODE_TX_RX" + to benefit for the frame error and noise interrupts the usart mode should be + configured only for transmit "USART_MODE_TX" */ + + /* Configure Tx interrupt processing */ + if (husart->FifoMode == USART_FIFOMODE_ENABLE) + { + /* Set the Tx ISR function pointer according to the data word length */ + if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE)) + { + husart->TxISR = USART_TxISR_16BIT_FIFOEN; + } + else + { + husart->TxISR = USART_TxISR_8BIT_FIFOEN; + } + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + /* Enable the TX FIFO threshold interrupt */ + __HAL_USART_ENABLE_IT(husart, USART_IT_TXFT); + } + else + { + /* Set the Tx ISR function pointer according to the data word length */ + if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE)) + { + husart->TxISR = USART_TxISR_16BIT; + } + else + { + husart->TxISR = USART_TxISR_8BIT; + } + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + /* Enable the USART Transmit Data Register Empty Interrupt */ + __HAL_USART_ENABLE_IT(husart, USART_IT_TXE); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in interrupt mode. + * @note To receive synchronous data, dummy data are simultaneously transmitted. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the received data is handled as a set of u16. In this case, Size must indicate the number + * of u16 available through pRxData. + * @param husart USART handle. + * @param pRxData pointer to data buffer (u8 or u16 data elements). + * @param Size amount of data elements (u8 or u16) to be received. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_Receive_IT(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size) +{ + uint16_t nb_dummy_data; + + + if (husart->State == HAL_USART_STATE_READY) + { + if ((pRxData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->pRxBuffPtr = pRxData; + husart->RxXferSize = Size; + husart->RxXferCount = Size; + husart->RxISR = NULL; + + USART_MASK_COMPUTATION(husart); + + husart->ErrorCode = HAL_USART_ERROR_NONE; + husart->State = HAL_USART_STATE_BUSY_RX; + + /* Enable the USART Error Interrupt: (Frame error, noise error, overrun error) */ + SET_BIT(husart->Instance->CR3, USART_CR3_EIE); + + /* Configure Rx interrupt processing */ + if ((husart->FifoMode == USART_FIFOMODE_ENABLE) && (Size >= husart->NbRxDataToProcess)) + { + /* Set the Rx ISR function pointer according to the data word length */ + if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE)) + { + husart->RxISR = USART_RxISR_16BIT_FIFOEN; + } + else + { + husart->RxISR = USART_RxISR_8BIT_FIFOEN; + } + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + /* Enable the USART Parity Error interrupt and RX FIFO Threshold interrupt */ + SET_BIT(husart->Instance->CR1, USART_CR1_PEIE); + SET_BIT(husart->Instance->CR3, USART_CR3_RXFTIE); + } + else + { + /* Set the Rx ISR function pointer according to the data word length */ + if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE)) + { + husart->RxISR = USART_RxISR_16BIT; + } + else + { + husart->RxISR = USART_RxISR_8BIT; + } + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + /* Enable the USART Parity Error and Data Register not empty Interrupts */ + SET_BIT(husart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE); + } + + if (husart->SlaveMode == USART_SLAVEMODE_DISABLE) + { + /* Send dummy data in order to generate the clock for the Slave to send the next data. + When FIFO mode is disabled only one data must be transferred. + When FIFO mode is enabled data must be transmitted until the RX FIFO reaches its threshold. + */ + if ((husart->FifoMode == USART_FIFOMODE_ENABLE) && (Size >= husart->NbRxDataToProcess)) + { + for (nb_dummy_data = husart->NbRxDataToProcess ; nb_dummy_data > 0U ; nb_dummy_data--) + { + husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF); + } + } + else + { + husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF); + } + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Full-Duplex Send and Receive an amount of data in interrupt mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the sent data and the received data are handled as sets of u16. In this case, Size must indicate the number + * of u16 available through pTxData and through pRxData. + * @param husart USART handle. + * @param pTxData pointer to TX data buffer (u8 or u16 data elements). + * @param pRxData pointer to RX data buffer (u8 or u16 data elements). + * @param Size amount of data elements (u8 or u16) to be sent (same amount to be received). + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_TransmitReceive_IT(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size) +{ + + if (husart->State == HAL_USART_STATE_READY) + { + if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->pRxBuffPtr = pRxData; + husart->RxXferSize = Size; + husart->RxXferCount = Size; + husart->pTxBuffPtr = pTxData; + husart->TxXferSize = Size; + husart->TxXferCount = Size; + + /* Computation of USART mask to apply to RDR register */ + USART_MASK_COMPUTATION(husart); + + husart->ErrorCode = HAL_USART_ERROR_NONE; + husart->State = HAL_USART_STATE_BUSY_TX_RX; + + /* Configure TxRx interrupt processing */ + if ((husart->FifoMode == USART_FIFOMODE_ENABLE) && (Size >= husart->NbRxDataToProcess)) + { + /* Set the Rx ISR function pointer according to the data word length */ + if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE)) + { + husart->TxISR = USART_TxISR_16BIT_FIFOEN; + husart->RxISR = USART_RxISR_16BIT_FIFOEN; + } + else + { + husart->TxISR = USART_TxISR_8BIT_FIFOEN; + husart->RxISR = USART_RxISR_8BIT_FIFOEN; + } + + /* Process Locked */ + __HAL_UNLOCK(husart); + + /* Enable the USART Error Interrupt: (Frame error, noise error, overrun error) */ + SET_BIT(husart->Instance->CR3, USART_CR3_EIE); + + /* Enable the USART Parity Error interrupt */ + SET_BIT(husart->Instance->CR1, USART_CR1_PEIE); + + /* Enable the TX and RX FIFO Threshold interrupts */ + SET_BIT(husart->Instance->CR3, (USART_CR3_TXFTIE | USART_CR3_RXFTIE)); + } + else + { + if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE)) + { + husart->TxISR = USART_TxISR_16BIT; + husart->RxISR = USART_RxISR_16BIT; + } + else + { + husart->TxISR = USART_TxISR_8BIT; + husart->RxISR = USART_RxISR_8BIT; + } + + /* Process Locked */ + __HAL_UNLOCK(husart); + + /* Enable the USART Error Interrupt: (Frame error, noise error, overrun error) */ + SET_BIT(husart->Instance->CR3, USART_CR3_EIE); + + /* Enable the USART Parity Error and USART Data Register not empty Interrupts */ + SET_BIT(husart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE); + + /* Enable the USART Transmit Data Register Empty Interrupt */ + SET_BIT(husart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE); + } + + return HAL_OK; + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Send an amount of data in DMA mode. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the sent data is handled as a set of u16. In this case, Size must indicate the number + * of u16 provided through pTxData. + * @param husart USART handle. + * @param pTxData pointer to data buffer (u8 or u16 data elements). + * @param Size amount of data elements (u8 or u16) to be sent. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_Transmit_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t *tmp; + + + if (husart->State == HAL_USART_STATE_READY) + { + if ((pTxData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->pTxBuffPtr = pTxData; + husart->TxXferSize = Size; + husart->TxXferCount = Size; + + husart->ErrorCode = HAL_USART_ERROR_NONE; + husart->State = HAL_USART_STATE_BUSY_TX; + + if (husart->hdmatx != NULL) + { + /* Set the USART DMA transfer complete callback */ + husart->hdmatx->XferCpltCallback = USART_DMATransmitCplt; + + /* Set the USART DMA Half transfer complete callback */ + husart->hdmatx->XferHalfCpltCallback = USART_DMATxHalfCplt; + + /* Set the DMA error callback */ + husart->hdmatx->XferErrorCallback = USART_DMAError; + + /* Enable the USART transmit DMA channel */ + tmp = (uint32_t *)&pTxData; + status = HAL_DMA_Start_IT(husart->hdmatx, *(uint32_t *)tmp, (uint32_t)&husart->Instance->TDR, Size); + } + + if(status == HAL_OK) + { + /* Clear the TC flag in the ICR register */ + __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF); + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + /* Enable the DMA transfer for transmit request by setting the DMAT bit + in the USART CR3 register */ + SET_BIT(husart->Instance->CR3, USART_CR3_DMAT); + + return HAL_OK; + } + else + { + /* Set error code to DMA */ + husart->ErrorCode = HAL_USART_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + /* Restore husart->State to ready */ + husart->State = HAL_USART_STATE_READY; + + return HAL_ERROR; + } + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Receive an amount of data in DMA mode. + * @note When the USART parity is enabled (PCE = 1), the received data contain + * the parity bit (MSB position). + * @note The USART DMA transmit channel must be configured in order to generate the clock for the slave. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the received data is handled as a set of u16. In this case, Size must indicate the number + * of u16 available through pRxData. + * @param husart USART handle. + * @param pRxData pointer to data buffer (u8 or u16 data elements). + * @param Size amount of data elements (u8 or u16) to be received. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_Receive_DMA(USART_HandleTypeDef *husart, uint8_t *pRxData, uint16_t Size) +{ + HAL_StatusTypeDef status = HAL_OK; + uint32_t *tmp = (uint32_t *)&pRxData; + + + /* Check that a Rx process is not already ongoing */ + if (husart->State == HAL_USART_STATE_READY) + { + if ((pRxData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->pRxBuffPtr = pRxData; + husart->RxXferSize = Size; + husart->pTxBuffPtr = pRxData; + husart->TxXferSize = Size; + + husart->ErrorCode = HAL_USART_ERROR_NONE; + husart->State = HAL_USART_STATE_BUSY_RX; + + if (husart->hdmarx != NULL) + { + /* Set the USART DMA Rx transfer complete callback */ + husart->hdmarx->XferCpltCallback = USART_DMAReceiveCplt; + + /* Set the USART DMA Half transfer complete callback */ + husart->hdmarx->XferHalfCpltCallback = USART_DMARxHalfCplt; + + /* Set the USART DMA Rx transfer error callback */ + husart->hdmarx->XferErrorCallback = USART_DMAError; + + /* Enable the USART receive DMA channel */ + status = HAL_DMA_Start_IT(husart->hdmarx, (uint32_t)&husart->Instance->RDR, *(uint32_t *)tmp, Size); + } + + if ((status == HAL_OK) && + (husart->SlaveMode == USART_SLAVEMODE_DISABLE)) + { + /* Enable the USART transmit DMA channel: the transmit channel is used in order + to generate in the non-blocking mode the clock to the slave device, + this mode isn't a simplex receive mode but a full-duplex receive mode */ + + /* Set the USART DMA Tx Complete and Error callback to Null */ + if (husart->hdmatx != NULL) + { + husart->hdmatx->XferErrorCallback = NULL; + husart->hdmatx->XferHalfCpltCallback = NULL; + husart->hdmatx->XferCpltCallback = NULL; + status = HAL_DMA_Start_IT(husart->hdmatx, *(uint32_t *)tmp, (uint32_t)&husart->Instance->TDR, Size); + } + } + + if(status == HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + /* Enable the USART Parity Error Interrupt */ + SET_BIT(husart->Instance->CR1, USART_CR1_PEIE); + + /* Enable the USART Error Interrupt: (Frame error, noise error, overrun error) */ + SET_BIT(husart->Instance->CR3, USART_CR3_EIE); + + /* Enable the DMA transfer for the receiver request by setting the DMAR bit + in the USART CR3 register */ + SET_BIT(husart->Instance->CR3, USART_CR3_DMAR); + + /* Enable the DMA transfer for transmit request by setting the DMAT bit + in the USART CR3 register */ + SET_BIT(husart->Instance->CR3, USART_CR3_DMAT); + + return HAL_OK; + } + else + { + if(husart->hdmarx != NULL) + { + status = HAL_DMA_Abort(husart->hdmarx); + } + + /* No need to check on error code */ + UNUSED(status); + + /* Set error code to DMA */ + husart->ErrorCode = HAL_USART_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + /* Restore husart->State to ready */ + husart->State = HAL_USART_STATE_READY; + + return HAL_ERROR; + } + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Full-Duplex Transmit Receive an amount of data in non-blocking mode. + * @note When the USART parity is enabled (PCE = 1) the data received contain the parity bit. + * @note When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01), + * the sent data and the received data are handled as sets of u16. In this case, Size must indicate the number + * of u16 available through pTxData and through pRxData. + * @param husart USART handle. + * @param pTxData pointer to TX data buffer (u8 or u16 data elements). + * @param pRxData pointer to RX data buffer (u8 or u16 data elements). + * @param Size amount of data elements (u8 or u16) to be received/sent. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_TransmitReceive_DMA(USART_HandleTypeDef *husart, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size) +{ + HAL_StatusTypeDef status; + uint32_t *tmp; + + + if (husart->State == HAL_USART_STATE_READY) + { + if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U)) + { + return HAL_ERROR; + } + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->pRxBuffPtr = pRxData; + husart->RxXferSize = Size; + husart->pTxBuffPtr = pTxData; + husart->TxXferSize = Size; + + husart->ErrorCode = HAL_USART_ERROR_NONE; + husart->State = HAL_USART_STATE_BUSY_TX_RX; + + if ((husart->hdmarx != NULL) && (husart->hdmatx != NULL)) + { + /* Set the USART DMA Rx transfer complete callback */ + husart->hdmarx->XferCpltCallback = USART_DMAReceiveCplt; + + /* Set the USART DMA Half transfer complete callback */ + husart->hdmarx->XferHalfCpltCallback = USART_DMARxHalfCplt; + + /* Set the USART DMA Tx transfer complete callback */ + husart->hdmatx->XferCpltCallback = USART_DMATransmitCplt; + + /* Set the USART DMA Half transfer complete callback */ + husart->hdmatx->XferHalfCpltCallback = USART_DMATxHalfCplt; + + /* Set the USART DMA Tx transfer error callback */ + husart->hdmatx->XferErrorCallback = USART_DMAError; + + /* Set the USART DMA Rx transfer error callback */ + husart->hdmarx->XferErrorCallback = USART_DMAError; + + /* Enable the USART receive DMA channel */ + tmp = (uint32_t *)&pRxData; + status = HAL_DMA_Start_IT(husart->hdmarx, (uint32_t)&husart->Instance->RDR, *(uint32_t *)tmp, Size); + + /* Enable the USART transmit DMA channel */ + if(status == HAL_OK) + { + tmp = (uint32_t *)&pTxData; + status = HAL_DMA_Start_IT(husart->hdmatx, *(uint32_t *)tmp, (uint32_t)&husart->Instance->TDR, Size); + } + } + else + { + status = HAL_ERROR; + } + + if(status == HAL_OK) + { + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + /* Enable the USART Parity Error Interrupt */ + SET_BIT(husart->Instance->CR1, USART_CR1_PEIE); + + /* Enable the USART Error Interrupt: (Frame error, noise error, overrun error) */ + SET_BIT(husart->Instance->CR3, USART_CR3_EIE); + + /* Clear the TC flag in the ICR register */ + __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF); + + /* Enable the DMA transfer for the receiver request by setting the DMAR bit + in the USART CR3 register */ + SET_BIT(husart->Instance->CR3, USART_CR3_DMAR); + + /* Enable the DMA transfer for transmit request by setting the DMAT bit + in the USART CR3 register */ + SET_BIT(husart->Instance->CR3, USART_CR3_DMAT); + + return HAL_OK; + } + else + { + if(husart->hdmarx != NULL) + { + status = HAL_DMA_Abort(husart->hdmarx); + } + + /* No need to check on error code */ + UNUSED(status); + + /* Set error code to DMA */ + husart->ErrorCode = HAL_USART_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + /* Restore husart->State to ready */ + husart->State = HAL_USART_STATE_READY; + + return HAL_ERROR; + } + } + else + { + return HAL_BUSY; + } +} + +/** + * @brief Pause the DMA Transfer. + * @param husart USART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_DMAPause(USART_HandleTypeDef *husart) +{ + const HAL_USART_StateTypeDef state = husart->State; + + /* Process Locked */ + __HAL_LOCK(husart); + + if ((HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT)) && + (state == HAL_USART_STATE_BUSY_TX)) + { + /* Disable the USART DMA Tx request */ + CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT); + } + else if ((state == HAL_USART_STATE_BUSY_RX) || + (state == HAL_USART_STATE_BUSY_TX_RX)) + { + if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT)) + { + /* Disable the USART DMA Tx request */ + CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT); + } + if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) + { + /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE); + CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE); + + /* Disable the USART DMA Rx request */ + CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR); + } + } + else + { + /* Nothing to do */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_OK; +} + +/** + * @brief Resume the DMA Transfer. + * @param husart USART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_DMAResume(USART_HandleTypeDef *husart) +{ + const HAL_USART_StateTypeDef state = husart->State; + + /* Process Locked */ + __HAL_LOCK(husart); + + if (state == HAL_USART_STATE_BUSY_TX) + { + /* Enable the USART DMA Tx request */ + SET_BIT(husart->Instance->CR3, USART_CR3_DMAT); + } + else if ((state == HAL_USART_STATE_BUSY_RX) || + (state == HAL_USART_STATE_BUSY_TX_RX)) + { + /* Clear the Overrun flag before resuming the Rx transfer*/ + __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_OREF); + + /* Reenable PE and ERR (Frame error, noise error, overrun error) interrupts */ + SET_BIT(husart->Instance->CR1, USART_CR1_PEIE); + SET_BIT(husart->Instance->CR3, USART_CR3_EIE); + + /* Enable the USART DMA Rx request before the DMA Tx request */ + SET_BIT(husart->Instance->CR3, USART_CR3_DMAR); + + /* Enable the USART DMA Tx request */ + SET_BIT(husart->Instance->CR3, USART_CR3_DMAT); + } + else + { + /* Nothing to do */ + } + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_OK; +} + +/** + * @brief Stop the DMA Transfer. + * @param husart USART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USART_DMAStop(USART_HandleTypeDef *husart) +{ + /* The Lock is not implemented on this API to allow the user application + to call the HAL USART API under callbacks HAL_USART_TxCpltCallback() / HAL_USART_RxCpltCallback() / + HAL_USART_TxHalfCpltCallback / HAL_USART_RxHalfCpltCallback: + indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete + interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of + the stream and the corresponding call back is executed. */ + + /* Disable the USART Tx/Rx DMA requests */ + CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT); + CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR); + + /* Abort the USART DMA tx channel */ + if (husart->hdmatx != NULL) + { + if (HAL_DMA_Abort(husart->hdmatx) != HAL_OK) + { + if (HAL_DMA_GetError(husart->hdmatx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + husart->ErrorCode = HAL_USART_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_TIMEOUT; + } + } + } + /* Abort the USART DMA rx channel */ + if (husart->hdmarx != NULL) + { + if (HAL_DMA_Abort(husart->hdmarx) != HAL_OK) + { + if (HAL_DMA_GetError(husart->hdmarx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + husart->ErrorCode = HAL_USART_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_TIMEOUT; + } + } + } + + USART_EndTransfer(husart); + husart->State = HAL_USART_STATE_READY; + + return HAL_OK; +} + +/** + * @brief Abort ongoing transfers (blocking mode). + * @param husart USART handle. + * @note This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable USART Interrupts (Tx and Rx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode) + * - Set handle State to READY + * @note This procedure is executed in blocking mode : when exiting function, Abort is considered as completed. + * @retval HAL status +*/ +HAL_StatusTypeDef HAL_USART_Abort(USART_HandleTypeDef *husart) +{ + /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE)); + CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE)); + + /* Disable the USART DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT)) + { + CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT); + + /* Abort the USART DMA Tx channel : use blocking DMA Abort API (no callback) */ + if (husart->hdmatx != NULL) + { + /* Set the USART DMA Abort callback to Null. + No call back execution at end of DMA abort procedure */ + husart->hdmatx->XferAbortCallback = NULL; + + if (HAL_DMA_Abort(husart->hdmatx) != HAL_OK) + { + if (HAL_DMA_GetError(husart->hdmatx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + husart->ErrorCode = HAL_USART_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_TIMEOUT; + } + } + } + } + + /* Disable the USART DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR); + + /* Abort the USART DMA Rx channel : use blocking DMA Abort API (no callback) */ + if (husart->hdmarx != NULL) + { + /* Set the USART DMA Abort callback to Null. + No call back execution at end of DMA abort procedure */ + husart->hdmarx->XferAbortCallback = NULL; + + if (HAL_DMA_Abort(husart->hdmarx) != HAL_OK) + { + if (HAL_DMA_GetError(husart->hdmarx) == HAL_DMA_ERROR_TIMEOUT) + { + /* Set error code to DMA */ + husart->ErrorCode = HAL_USART_ERROR_DMA; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_TIMEOUT; + } + } + } + } + + /* Reset Tx and Rx transfer counters */ + husart->TxXferCount = 0U; + husart->RxXferCount = 0U; + + /* Clear the Error flags in the ICR register */ + __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_OREF | USART_CLEAR_NEF | USART_CLEAR_PEF | USART_CLEAR_FEF); + + /* Flush the whole TX FIFO (if needed) */ + if (husart->FifoMode == USART_FIFOMODE_ENABLE) + { + __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST); + } + + /* Discard the received data */ + __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST); + + /* Restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + + /* Reset Handle ErrorCode to No Error */ + husart->ErrorCode = HAL_USART_ERROR_NONE; + + return HAL_OK; +} + +/** + * @brief Abort ongoing transfers (Interrupt mode). + * @param husart USART handle. + * @note This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode. + * This procedure performs following operations : + * - Disable USART Interrupts (Tx and Rx) + * - Disable the DMA transfer in the peripheral register (if enabled) + * - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode) + * - Set handle State to READY + * - At abort completion, call user abort complete callback + * @note This procedure is executed in Interrupt mode, meaning that abort procedure could be + * considered as completed only when user abort complete callback is executed (not when exiting function). + * @retval HAL status +*/ +HAL_StatusTypeDef HAL_USART_Abort_IT(USART_HandleTypeDef *husart) +{ + uint32_t abortcplt = 1U; + + /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE)); + CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE)); + + /* If DMA Tx and/or DMA Rx Handles are associated to USART Handle, DMA Abort complete callbacks should be initialised + before any call to DMA Abort functions */ + /* DMA Tx Handle is valid */ + if (husart->hdmatx != NULL) + { + /* Set DMA Abort Complete callback if USART DMA Tx request if enabled. + Otherwise, set it to NULL */ + if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT)) + { + husart->hdmatx->XferAbortCallback = USART_DMATxAbortCallback; + } + else + { + husart->hdmatx->XferAbortCallback = NULL; + } + } + /* DMA Rx Handle is valid */ + if (husart->hdmarx != NULL) + { + /* Set DMA Abort Complete callback if USART DMA Rx request if enabled. + Otherwise, set it to NULL */ + if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) + { + husart->hdmarx->XferAbortCallback = USART_DMARxAbortCallback; + } + else + { + husart->hdmarx->XferAbortCallback = NULL; + } + } + + /* Disable the USART DMA Tx request if enabled */ + if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAT)) + { + /* Disable DMA Tx at USART level */ + CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT); + + /* Abort the USART DMA Tx channel : use non blocking DMA Abort API (callback) */ + if (husart->hdmatx != NULL) + { + /* USART Tx DMA Abort callback has already been initialised : + will lead to call HAL_USART_AbortCpltCallback() at end of DMA abort procedure */ + + /* Abort DMA TX */ + if (HAL_DMA_Abort_IT(husart->hdmatx) != HAL_OK) + { + husart->hdmatx->XferAbortCallback = NULL; + } + else + { + abortcplt = 0U; + } + } + } + + /* Disable the USART DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR); + + /* Abort the USART DMA Rx channel : use non blocking DMA Abort API (callback) */ + if (husart->hdmarx != NULL) + { + /* USART Rx DMA Abort callback has already been initialised : + will lead to call HAL_USART_AbortCpltCallback() at end of DMA abort procedure */ + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK) + { + husart->hdmarx->XferAbortCallback = NULL; + abortcplt = 1U; + } + else + { + abortcplt = 0U; + } + } + } + + /* if no DMA abort complete callback execution is required => call user Abort Complete callback */ + if (abortcplt == 1U) + { + /* Reset Tx and Rx transfer counters */ + husart->TxXferCount = 0U; + husart->RxXferCount = 0U; + + /* Reset errorCode */ + husart->ErrorCode = HAL_USART_ERROR_NONE; + + /* Clear the Error flags in the ICR register */ + __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_OREF | USART_CLEAR_NEF | USART_CLEAR_PEF | USART_CLEAR_FEF); + + /* Flush the whole TX FIFO (if needed) */ + if (husart->FifoMode == USART_FIFOMODE_ENABLE) + { + __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST); + } + + /* Discard the received data */ + __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST); + + /* Restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + + /* As no DMA to be aborted, call directly user Abort complete callback */ +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Abort Complete Callback */ + husart->AbortCpltCallback(husart); +#else + /* Call legacy weak Abort Complete Callback */ + HAL_USART_AbortCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + + return HAL_OK; +} + +/** + * @brief Handle USART interrupt request. + * @param husart USART handle. + * @retval None + */ +void HAL_USART_IRQHandler(USART_HandleTypeDef *husart) +{ + uint32_t isrflags = READ_REG(husart->Instance->ISR); + uint32_t cr1its = READ_REG(husart->Instance->CR1); + uint32_t cr3its = READ_REG(husart->Instance->CR3); + + uint32_t errorflags; + uint32_t errorcode; + + /* If no error occurs */ + errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_UDR)); + if (errorflags == 0U) + { + /* USART in mode Receiver ---------------------------------------------------*/ + if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U) + && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) + || ((cr3its & USART_CR3_RXFTIE) != 0U))) + { + if (husart->RxISR != NULL) + { + husart->RxISR(husart); + } + return; + } + } + + /* If some errors occur */ + if ((errorflags != 0U) + && (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U) + || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))) + { + /* USART parity error interrupt occurred -------------------------------------*/ + if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U)) + { + __HAL_USART_CLEAR_IT(husart, USART_CLEAR_PEF); + + husart->ErrorCode |= HAL_USART_ERROR_PE; + } + + /* USART frame error interrupt occurred --------------------------------------*/ + if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U)) + { + __HAL_USART_CLEAR_IT(husart, USART_CLEAR_FEF); + + husart->ErrorCode |= HAL_USART_ERROR_FE; + } + + /* USART noise error interrupt occurred --------------------------------------*/ + if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U)) + { + __HAL_USART_CLEAR_IT(husart, USART_CLEAR_NEF); + + husart->ErrorCode |= HAL_USART_ERROR_NE; + } + + /* USART Over-Run interrupt occurred -----------------------------------------*/ + if (((isrflags & USART_ISR_ORE) != 0U) + && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) || + ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U))) + { + __HAL_USART_CLEAR_IT(husart, USART_CLEAR_OREF); + + husart->ErrorCode |= HAL_USART_ERROR_ORE; + } + + /* USART SPI slave underrun error interrupt occurred -------------------------*/ + if (((isrflags & USART_ISR_UDR) != 0U) && ((cr3its & USART_CR3_EIE) != 0U)) + { + /* Ignore SPI slave underrun errors when reception is going on */ + if (husart->State == HAL_USART_STATE_BUSY_RX) + { + __HAL_USART_CLEAR_UDRFLAG(husart); + return; + } + else + { + __HAL_USART_CLEAR_UDRFLAG(husart); + husart->ErrorCode |= HAL_USART_ERROR_UDR; + } + } + + /* Call USART Error Call back function if need be --------------------------*/ + if (husart->ErrorCode != HAL_USART_ERROR_NONE) + { + /* USART in mode Receiver ---------------------------------------------------*/ + if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U) + && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) + || ((cr3its & USART_CR3_RXFTIE) != 0U))) + { + if (husart->RxISR != NULL) + { + husart->RxISR(husart); + } + } + + /* If Overrun error occurs, or if any error occurs in DMA mode reception, + consider error as blocking */ + errorcode = husart->ErrorCode & HAL_USART_ERROR_ORE; + if ((HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) || + (errorcode != 0U)) + { + /* Blocking error : transfer is aborted + Set the USART state ready to be able to start again the process, + Disable Interrupts, and disable DMA requests, if ongoing */ + USART_EndTransfer(husart); + + /* Disable the USART DMA Rx request if enabled */ + if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) + { + CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR | USART_CR3_DMAR); + + /* Abort the USART DMA Tx channel */ + if (husart->hdmatx != NULL) + { + /* Set the USART Tx DMA Abort callback to NULL : no callback + executed at end of DMA abort procedure */ + husart->hdmatx->XferAbortCallback = NULL; + + /* Abort DMA TX */ + (void)HAL_DMA_Abort_IT(husart->hdmatx); + } + + /* Abort the USART DMA Rx channel */ + if (husart->hdmarx != NULL) + { + /* Set the USART Rx DMA Abort callback : + will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */ + husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError; + + /* Abort DMA RX */ + if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK) + { + /* Call Directly husart->hdmarx->XferAbortCallback function in case of error */ + husart->hdmarx->XferAbortCallback(husart->hdmarx); + } + } + else + { + /* Call user error callback */ +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Error Callback */ + husart->ErrorCallback(husart); +#else + /* Call legacy weak Error Callback */ + HAL_USART_ErrorCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + } + else + { + /* Call user error callback */ +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Error Callback */ + husart->ErrorCallback(husart); +#else + /* Call legacy weak Error Callback */ + HAL_USART_ErrorCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + } + else + { + /* Non Blocking error : transfer could go on. + Error is notified to user through user error callback */ +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Error Callback */ + husart->ErrorCallback(husart); +#else + /* Call legacy weak Error Callback */ + HAL_USART_ErrorCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + husart->ErrorCode = HAL_USART_ERROR_NONE; + } + } + return; + + } /* End if some error occurs */ + + + /* USART in mode Transmitter ------------------------------------------------*/ + if (((isrflags & USART_ISR_TXE_TXFNF) != 0U) + && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U) + || ((cr3its & USART_CR3_TXFTIE) != 0U))) + { + if (husart->TxISR != NULL) + { + husart->TxISR(husart); + } + return; + } + + /* USART in mode Transmitter (transmission end) -----------------------------*/ + if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U)) + { + USART_EndTransmit_IT(husart); + return; + } + + /* USART TX Fifo Empty occurred ----------------------------------------------*/ + if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U)) + { +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Tx Fifo Empty Callback */ + husart->TxFifoEmptyCallback(husart); +#else + /* Call legacy weak Tx Fifo Empty Callback */ + HAL_USARTEx_TxFifoEmptyCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + return; + } + + /* USART RX Fifo Full occurred ----------------------------------------------*/ + if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U)) + { +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Rx Fifo Full Callback */ + husart->RxFifoFullCallback(husart); +#else + /* Call legacy weak Rx Fifo Full Callback */ + HAL_USARTEx_RxFifoFullCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + return; + } +} + +/** + * @brief Tx Transfer completed callback. + * @param husart USART handle. + * @retval None + */ +__weak void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(husart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_USART_TxCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief Tx Half Transfer completed callback. + * @param husart USART handle. + * @retval None + */ +__weak void HAL_USART_TxHalfCpltCallback(USART_HandleTypeDef *husart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(husart); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_USART_TxHalfCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief Rx Transfer completed callback. + * @param husart USART handle. + * @retval None + */ +__weak void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(husart); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_USART_RxCpltCallback can be implemented in the user file. + */ +} + +/** + * @brief Rx Half Transfer completed callback. + * @param husart USART handle. + * @retval None + */ +__weak void HAL_USART_RxHalfCpltCallback(USART_HandleTypeDef *husart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(husart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_USART_RxHalfCpltCallback can be implemented in the user file + */ +} + +/** + * @brief Tx/Rx Transfers completed callback for the non-blocking process. + * @param husart USART handle. + * @retval None + */ +__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(husart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_USART_TxRxCpltCallback can be implemented in the user file + */ +} + +/** + * @brief USART error callback. + * @param husart USART handle. + * @retval None + */ +__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(husart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_USART_ErrorCallback can be implemented in the user file. + */ +} + +/** + * @brief USART Abort Complete callback. + * @param husart USART handle. + * @retval None + */ +__weak void HAL_USART_AbortCpltCallback(USART_HandleTypeDef *husart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(husart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_USART_AbortCpltCallback can be implemented in the user file. + */ +} + +/** + * @} + */ + +/** @defgroup USART_Exported_Functions_Group4 Peripheral State and Error functions + * @brief USART Peripheral State and Error functions + * +@verbatim + ============================================================================== + ##### Peripheral State and Error functions ##### + ============================================================================== + [..] + This subsection provides functions allowing to : + (+) Return the USART handle state + (+) Return the USART handle error code + +@endverbatim + * @{ + */ + + +/** + * @brief Return the USART handle state. + * @param husart pointer to a USART_HandleTypeDef structure that contains + * the configuration information for the specified USART. + * @retval USART handle state + */ +HAL_USART_StateTypeDef HAL_USART_GetState(USART_HandleTypeDef *husart) +{ + return husart->State; +} + +/** + * @brief Return the USART error code. + * @param husart pointer to a USART_HandleTypeDef structure that contains + * the configuration information for the specified USART. + * @retval USART handle Error Code + */ +uint32_t HAL_USART_GetError(USART_HandleTypeDef *husart) +{ + return husart->ErrorCode; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @defgroup USART_Private_Functions USART Private Functions + * @{ + */ + +/** + * @brief Initialize the callbacks to their default values. + * @param husart USART handle. + * @retval none + */ +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) +void USART_InitCallbacksToDefault(USART_HandleTypeDef *husart) +{ + /* Init the USART Callback settings */ + husart->TxHalfCpltCallback = HAL_USART_TxHalfCpltCallback; /* Legacy weak TxHalfCpltCallback */ + husart->TxCpltCallback = HAL_USART_TxCpltCallback; /* Legacy weak TxCpltCallback */ + husart->RxHalfCpltCallback = HAL_USART_RxHalfCpltCallback; /* Legacy weak RxHalfCpltCallback */ + husart->RxCpltCallback = HAL_USART_RxCpltCallback; /* Legacy weak RxCpltCallback */ + husart->TxRxCpltCallback = HAL_USART_TxRxCpltCallback; /* Legacy weak TxRxCpltCallback */ + husart->ErrorCallback = HAL_USART_ErrorCallback; /* Legacy weak ErrorCallback */ + husart->AbortCpltCallback = HAL_USART_AbortCpltCallback; /* Legacy weak AbortCpltCallback */ + husart->RxFifoFullCallback = HAL_USARTEx_RxFifoFullCallback; /* Legacy weak RxFifoFullCallback */ + husart->TxFifoEmptyCallback = HAL_USARTEx_TxFifoEmptyCallback; /* Legacy weak TxFifoEmptyCallback */ +} +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + +/** + * @brief End ongoing transfer on USART peripheral (following error detection or Transfer completion). + * @param husart USART handle. + * @retval None + */ +static void USART_EndTransfer(USART_HandleTypeDef *husart) +{ + /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE)); + CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE)); + + /* At end of process, restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; +} + +/** + * @brief DMA USART transmit process complete callback. + * @param hdma DMA handle. + * @retval None + */ +static void USART_DMATransmitCplt(DMA_HandleTypeDef *hdma) +{ + USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent); + + /* DMA Normal mode */ + if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC)) + { + husart->TxXferCount = 0U; + + if (husart->State == HAL_USART_STATE_BUSY_TX) + { + /* Disable the DMA transfer for transmit request by resetting the DMAT bit + in the USART CR3 register */ + CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT); + + /* Enable the USART Transmit Complete Interrupt */ + __HAL_USART_ENABLE_IT(husart, USART_IT_TC); + } + } + /* DMA Circular mode */ + else + { + if (husart->State == HAL_USART_STATE_BUSY_TX) + { +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Tx Complete Callback */ + husart->TxCpltCallback(husart); +#else + /* Call legacy weak Tx Complete Callback */ + HAL_USART_TxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + } +} + +/** + * @brief DMA USART transmit process half complete callback. + * @param hdma DMA handle. + * @retval None + */ +static void USART_DMATxHalfCplt(DMA_HandleTypeDef *hdma) +{ + USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent); + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Tx Half Complete Callback */ + husart->TxHalfCpltCallback(husart); +#else + /* Call legacy weak Tx Half Complete Callback */ + HAL_USART_TxHalfCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA USART receive process complete callback. + * @param hdma DMA handle. + * @retval None + */ +static void USART_DMAReceiveCplt(DMA_HandleTypeDef *hdma) +{ + USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent); + + /* DMA Normal mode */ + if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC)) + { + husart->RxXferCount = 0U; + + /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */ + CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE); + CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE); + + /* Disable the DMA RX transfer for the receiver request by resetting the DMAR bit + in USART CR3 register */ + CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR); + /* similarly, disable the DMA TX transfer that was started to provide the + clock to the slave device */ + CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAT); + + if (husart->State == HAL_USART_STATE_BUSY_RX) + { +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Rx Complete Callback */ + husart->RxCpltCallback(husart); +#else + /* Call legacy weak Rx Complete Callback */ + HAL_USART_RxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + /* The USART state is HAL_USART_STATE_BUSY_TX_RX */ + else + { +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Tx Rx Complete Callback */ + husart->TxRxCpltCallback(husart); +#else + /* Call legacy weak Tx Rx Complete Callback */ + HAL_USART_TxRxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + husart->State = HAL_USART_STATE_READY; + } + /* DMA circular mode */ + else + { + if (husart->State == HAL_USART_STATE_BUSY_RX) + { +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Rx Complete Callback */ + husart->RxCpltCallback(husart); +#else + /* Call legacy weak Rx Complete Callback */ + HAL_USART_RxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + /* The USART state is HAL_USART_STATE_BUSY_TX_RX */ + else + { +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Tx Rx Complete Callback */ + husart->TxRxCpltCallback(husart); +#else + /* Call legacy weak Tx Rx Complete Callback */ + HAL_USART_TxRxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + } +} + +/** + * @brief DMA USART receive process half complete callback. + * @param hdma DMA handle. + * @retval None + */ +static void USART_DMARxHalfCplt(DMA_HandleTypeDef *hdma) +{ + USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent); + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Rx Half Complete Callback */ + husart->RxHalfCpltCallback(husart); +#else + /* Call legacy weak Rx Half Complete Callback */ + HAL_USART_RxHalfCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA USART communication error callback. + * @param hdma DMA handle. + * @retval None + */ +static void USART_DMAError(DMA_HandleTypeDef *hdma) +{ + USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent); + + husart->RxXferCount = 0U; + husart->TxXferCount = 0U; + USART_EndTransfer(husart); + + husart->ErrorCode |= HAL_USART_ERROR_DMA; + husart->State = HAL_USART_STATE_READY; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Error Callback */ + husart->ErrorCallback(husart); +#else + /* Call legacy weak Error Callback */ + HAL_USART_ErrorCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA USART communication abort callback, when initiated by HAL services on Error + * (To be called at end of DMA Abort procedure following error occurrence). + * @param hdma DMA handle. + * @retval None + */ +static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma) +{ + USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent); + husart->RxXferCount = 0U; + husart->TxXferCount = 0U; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Error Callback */ + husart->ErrorCallback(husart); +#else + /* Call legacy weak Error Callback */ + HAL_USART_ErrorCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ +} + +/** + * @brief DMA USART Tx communication abort callback, when initiated by user + * (To be called at end of DMA Tx Abort procedure following user abort request). + * @note When this callback is executed, User Abort complete call back is called only if no + * Abort still ongoing for Rx DMA Handle. + * @param hdma DMA handle. + * @retval None + */ +static void USART_DMATxAbortCallback(DMA_HandleTypeDef *hdma) +{ + USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent); + + husart->hdmatx->XferAbortCallback = NULL; + + /* Check if an Abort process is still ongoing */ + if (husart->hdmarx != NULL) + { + if (husart->hdmarx->XferAbortCallback != NULL) + { + return; + } + } + + /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */ + husart->TxXferCount = 0U; + husart->RxXferCount = 0U; + + /* Reset errorCode */ + husart->ErrorCode = HAL_USART_ERROR_NONE; + + /* Clear the Error flags in the ICR register */ + __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_OREF | USART_CLEAR_NEF | USART_CLEAR_PEF | USART_CLEAR_FEF); + + /* Restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + + /* Call user Abort complete callback */ +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Abort Complete Callback */ + husart->AbortCpltCallback(husart); +#else + /* Call legacy weak Abort Complete Callback */ + HAL_USART_AbortCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + +} + + +/** + * @brief DMA USART Rx communication abort callback, when initiated by user + * (To be called at end of DMA Rx Abort procedure following user abort request). + * @note When this callback is executed, User Abort complete call back is called only if no + * Abort still ongoing for Tx DMA Handle. + * @param hdma DMA handle. + * @retval None + */ +static void USART_DMARxAbortCallback(DMA_HandleTypeDef *hdma) +{ + USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent); + + husart->hdmarx->XferAbortCallback = NULL; + + /* Check if an Abort process is still ongoing */ + if (husart->hdmatx != NULL) + { + if (husart->hdmatx->XferAbortCallback != NULL) + { + return; + } + } + + /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */ + husart->TxXferCount = 0U; + husart->RxXferCount = 0U; + + /* Reset errorCode */ + husart->ErrorCode = HAL_USART_ERROR_NONE; + + /* Clear the Error flags in the ICR register */ + __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_OREF | USART_CLEAR_NEF | USART_CLEAR_PEF | USART_CLEAR_FEF); + + /* Restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + + /* Call user Abort complete callback */ +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Abort Complete Callback */ + husart->AbortCpltCallback(husart); +#else + /* Call legacy weak Abort Complete Callback */ + HAL_USART_AbortCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ +} + + +/** + * @brief Handle USART Communication Timeout. + * @param husart USART handle. + * @param Flag Specifies the USART flag to check. + * @param Status the Flag status (SET or RESET). + * @param Tickstart Tick start value + * @param Timeout timeout duration. + * @retval HAL status + */ +static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout) +{ + /* Wait until flag is set */ + while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status) + { + /* Check for the Timeout */ + if (Timeout != HAL_MAX_DELAY) + { + if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) + { + husart->State = HAL_USART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_TIMEOUT; + } + } + } + return HAL_OK; +} + +/** + * @brief Configure the USART peripheral. + * @param husart USART handle. + * @retval HAL status + */ +static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart) +{ + uint32_t tmpreg; + USART_ClockSourceTypeDef clocksource; + HAL_StatusTypeDef ret = HAL_OK; + uint16_t brrtemp; + uint32_t usartdiv = 0x00000000; + uint32_t pclk; + + /* Check the parameters */ + assert_param(IS_USART_POLARITY(husart->Init.CLKPolarity)); + assert_param(IS_USART_PHASE(husart->Init.CLKPhase)); + assert_param(IS_USART_LASTBIT(husart->Init.CLKLastBit)); + assert_param(IS_USART_BAUDRATE(husart->Init.BaudRate)); + assert_param(IS_USART_WORD_LENGTH(husart->Init.WordLength)); + assert_param(IS_USART_STOPBITS(husart->Init.StopBits)); + assert_param(IS_USART_PARITY(husart->Init.Parity)); + assert_param(IS_USART_MODE(husart->Init.Mode)); + assert_param(IS_USART_PRESCALER(husart->Init.ClockPrescaler)); + + /*-------------------------- USART CR1 Configuration -----------------------*/ + /* Clear M, PCE, PS, TE and RE bits and configure + * the USART Word Length, Parity and Mode: + * set the M bits according to husart->Init.WordLength value + * set PCE and PS bits according to husart->Init.Parity value + * set TE and RE bits according to husart->Init.Mode value + * force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */ + tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8; + MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg); + + /*---------------------------- USART CR2 Configuration ---------------------*/ + /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits: + * set CPOL bit according to husart->Init.CLKPolarity value + * set CPHA bit according to husart->Init.CLKPhase value + * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only) + * set STOP[13:12] bits according to husart->Init.StopBits value */ + tmpreg = (uint32_t)(USART_CLOCK_ENABLE); + tmpreg |= (uint32_t)husart->Init.CLKLastBit; + tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase); + tmpreg |= (uint32_t)husart->Init.StopBits; + MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg); + + /*-------------------------- USART PRESC Configuration -----------------------*/ + /* Configure + * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */ + MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler); + + /*-------------------------- USART BRR Configuration -----------------------*/ + /* BRR is filled-up according to OVER8 bit setting which is forced to 1 */ + USART_GETCLOCKSOURCE(husart, clocksource); + + switch (clocksource) + { + case USART_CLOCKSOURCE_PCLK2: + pclk = HAL_RCC_GetPCLK2Freq(); + usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler)); + break; + case USART_CLOCKSOURCE_HSI: + usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler)); + break; + case USART_CLOCKSOURCE_SYSCLK: + pclk = HAL_RCC_GetSysClockFreq(); + usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler)); + break; + case USART_CLOCKSOURCE_LSE: + usartdiv = (uint32_t)(USART_DIV_SAMPLING8(LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler)); + break; + default: + ret = HAL_ERROR; + break; + } + + /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */ + if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX)) + { + brrtemp = (uint16_t)(usartdiv & 0xFFF0U); + brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U); + husart->Instance->BRR = brrtemp; + } + else + { + ret = HAL_ERROR; + } + + /* Initialize the number of data to process during RX/TX ISR execution */ + husart->NbTxDataToProcess = 1U; + husart->NbRxDataToProcess = 1U; + + /* Clear ISR function pointers */ + husart->RxISR = NULL; + husart->TxISR = NULL; + + return ret; +} + +/** + * @brief Check the USART Idle State. + * @param husart USART handle. + * @retval HAL status + */ +static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart) +{ + uint32_t tickstart; + + /* Initialize the USART ErrorCode */ + husart->ErrorCode = HAL_USART_ERROR_NONE; + + /* Init tickstart for timeout managment*/ + tickstart = HAL_GetTick(); + + /* Check if the Transmitter is enabled */ + if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE) + { + /* Wait until TEACK flag is set */ + if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK) + { + /* Timeout occurred */ + return HAL_TIMEOUT; + } + } + /* Check if the Receiver is enabled */ + if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE) + { + /* Wait until REACK flag is set */ + if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK) + { + /* Timeout occurred */ + return HAL_TIMEOUT; + } + } + + /* Initialize the USART state*/ + husart->State = HAL_USART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_OK; +} + +/** + * @brief Simplex send an amount of data in non-blocking mode. + * @note Function called under interruption only, once + * interruptions have been enabled by HAL_USART_Transmit_IT(). + * @note The USART errors are not managed to avoid the overrun error. + * @note ISR function executed when FIFO mode is disabled and when the + * data word length is less than 9 bits long. + * @param husart USART handle. + * @retval None + */ +static void USART_TxISR_8BIT(USART_HandleTypeDef *husart) +{ + const HAL_USART_StateTypeDef state = husart->State; + + /* Check that a Tx process is ongoing */ + if ((state == HAL_USART_STATE_BUSY_TX) || + (state == HAL_USART_STATE_BUSY_TX_RX)) + { + if (husart->TxXferCount == 0U) + { + /* Disable the USART Transmit data register empty interrupt */ + __HAL_USART_DISABLE_IT(husart, USART_IT_TXE); + + /* Enable the USART Transmit Complete Interrupt */ + __HAL_USART_ENABLE_IT(husart, USART_IT_TC); + } + else + { + husart->Instance->TDR = (uint8_t)(*husart->pTxBuffPtr & (uint8_t)0xFF); + husart->pTxBuffPtr++; + husart->TxXferCount--; + } + } +} + +/** + * @brief Simplex send an amount of data in non-blocking mode. + * @note Function called under interruption only, once + * interruptions have been enabled by HAL_USART_Transmit_IT(). + * @note The USART errors are not managed to avoid the overrun error. + * @note ISR function executed when FIFO mode is disabled and when the + * data word length is 9 bits long. + * @param husart USART handle. + * @retval None + */ +static void USART_TxISR_16BIT(USART_HandleTypeDef *husart) +{ + const HAL_USART_StateTypeDef state = husart->State; + uint16_t *tmp; + + if ((state == HAL_USART_STATE_BUSY_TX) || + (state == HAL_USART_STATE_BUSY_TX_RX)) + { + if (husart->TxXferCount == 0U) + { + /* Disable the USART Transmit data register empty interrupt */ + __HAL_USART_DISABLE_IT(husart, USART_IT_TXE); + + /* Enable the USART Transmit Complete Interrupt */ + __HAL_USART_ENABLE_IT(husart, USART_IT_TC); + } + else + { + tmp = (uint16_t *) husart->pTxBuffPtr; + husart->Instance->TDR = (uint16_t)(*tmp & 0x01FFU); + husart->pTxBuffPtr += 2U; + husart->TxXferCount--; + } + } +} + +/** + * @brief Simplex send an amount of data in non-blocking mode. + * @note Function called under interruption only, once + * interruptions have been enabled by HAL_USART_Transmit_IT(). + * @note The USART errors are not managed to avoid the overrun error. + * @note ISR function executed when FIFO mode is enabled and when the + * data word length is less than 9 bits long. + * @param husart USART handle. + * @retval None + */ +static void USART_TxISR_8BIT_FIFOEN(USART_HandleTypeDef *husart) +{ + const HAL_USART_StateTypeDef state = husart->State; + uint16_t nb_tx_data; + + /* Check that a Tx process is ongoing */ + if ((state == HAL_USART_STATE_BUSY_TX) || + (state == HAL_USART_STATE_BUSY_TX_RX)) + { + for (nb_tx_data = husart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--) + { + if (husart->TxXferCount == 0U) + { + /* Disable the TX FIFO threshold interrupt */ + __HAL_USART_DISABLE_IT(husart, USART_IT_TXFT); + + /* Enable the USART Transmit Complete Interrupt */ + __HAL_USART_ENABLE_IT(husart, USART_IT_TC); + + break; /* force exit loop */ + } + else if (__HAL_USART_GET_FLAG(husart, USART_FLAG_TXFNF) == SET) + { + husart->Instance->TDR = (uint8_t)(*husart->pTxBuffPtr & (uint8_t)0xFF); + husart->pTxBuffPtr++; + husart->TxXferCount--; + } + else + { + /* Nothing to do */ + } + } + } +} + +/** + * @brief Simplex send an amount of data in non-blocking mode. + * @note Function called under interruption only, once + * interruptions have been enabled by HAL_USART_Transmit_IT(). + * @note The USART errors are not managed to avoid the overrun error. + * @note ISR function executed when FIFO mode is enabled and when the + * data word length is 9 bits long. + * @param husart USART handle. + * @retval None + */ +static void USART_TxISR_16BIT_FIFOEN(USART_HandleTypeDef *husart) +{ + const HAL_USART_StateTypeDef state = husart->State; + uint16_t *tmp; + uint16_t nb_tx_data; + + /* Check that a Tx process is ongoing */ + if ((state == HAL_USART_STATE_BUSY_TX) || + (state == HAL_USART_STATE_BUSY_TX_RX)) + { + for (nb_tx_data = husart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--) + { + if (husart->TxXferCount == 0U) + { + /* Disable the TX FIFO threshold interrupt */ + __HAL_USART_DISABLE_IT(husart, USART_IT_TXFT); + + /* Enable the USART Transmit Complete Interrupt */ + __HAL_USART_ENABLE_IT(husart, USART_IT_TC); + + break; /* force exit loop */ + } + else if (__HAL_USART_GET_FLAG(husart, USART_FLAG_TXFNF) == SET) + { + tmp = (uint16_t *) husart->pTxBuffPtr; + husart->Instance->TDR = (uint16_t)(*tmp & 0x01FFU); + husart->pTxBuffPtr += 2U; + husart->TxXferCount--; + } + else + { + /* Nothing to do */ + } + } + } +} + +/** + * @brief Wraps up transmission in non-blocking mode. + * @param husart Pointer to a USART_HandleTypeDef structure that contains + * the configuration information for the specified USART module. + * @retval None + */ +static void USART_EndTransmit_IT(USART_HandleTypeDef *husart) +{ + /* Disable the USART Transmit Complete Interrupt */ + __HAL_USART_DISABLE_IT(husart, USART_IT_TC); + + /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */ + __HAL_USART_DISABLE_IT(husart, USART_IT_ERR); + + /* Clear TxISR function pointer */ + husart->TxISR = NULL; + + if (husart->State == HAL_USART_STATE_BUSY_TX) + { + /* Clear overrun flag and discard the received data */ + __HAL_USART_CLEAR_OREFLAG(husart); + __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST); + + /* Tx process is completed, restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Tx Complete Callback */ + husart->TxCpltCallback(husart); +#else + /* Call legacy weak Tx Complete Callback */ + HAL_USART_TxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + else if (husart->RxXferCount == 0U) + { + /* TxRx process is completed, restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Tx Rx Complete Callback */ + husart->TxRxCpltCallback(husart); +#else + /* Call legacy weak Tx Rx Complete Callback */ + HAL_USART_TxRxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + else + { + /* Nothing to do */ + } +} + + +/** + * @brief Simplex receive an amount of data in non-blocking mode. + * @note Function called under interruption only, once + * interruptions have been enabled by HAL_USART_Receive_IT(). + * @note ISR function executed when FIFO mode is disabled and when the + * data word length is less than 9 bits long. + * @param husart USART handle + * @retval None + */ +static void USART_RxISR_8BIT(USART_HandleTypeDef *husart) +{ + const HAL_USART_StateTypeDef state = husart->State; + uint16_t txdatacount; + uint16_t uhMask = husart->Mask; + + if ((state == HAL_USART_STATE_BUSY_RX) || + (state == HAL_USART_STATE_BUSY_TX_RX)) + { + *husart->pRxBuffPtr = (uint8_t)(husart->Instance->RDR & (uint8_t)uhMask); + husart->pRxBuffPtr++; + husart->RxXferCount--; + + if (husart->RxXferCount == 0U) + { + /* Disable the USART Parity Error Interrupt and RXNE interrupt*/ + CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)); + + /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */ + CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE); + + /* Clear RxISR function pointer */ + husart->RxISR = NULL; + + /* txdatacount is a temporary variable for MISRAC2012-Rule-13.5 */ + txdatacount = husart->TxXferCount; + + if (state == HAL_USART_STATE_BUSY_RX) + { + /* Clear SPI slave underrun flag and discard transmit data */ + if (husart->SlaveMode == USART_SLAVEMODE_ENABLE) + { + __HAL_USART_CLEAR_UDRFLAG(husart); + __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST); + } + + /* Rx process is completed, restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Rx Complete Callback */ + husart->RxCpltCallback(husart); +#else + /* Call legacy weak Rx Complete Callback */ + HAL_USART_RxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + else if ((READ_BIT(husart->Instance->CR1, USART_CR1_TCIE) != USART_CR1_TCIE) && + (txdatacount == 0U)) + { + /* TxRx process is completed, restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Tx Rx Complete Callback */ + husart->TxRxCpltCallback(husart); +#else + /* Call legacy weak Tx Rx Complete Callback */ + HAL_USART_TxRxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + else + { + /* Nothing to do */ + } + } + else if ((state == HAL_USART_STATE_BUSY_RX) && + (husart->SlaveMode == USART_SLAVEMODE_DISABLE)) + { + /* Send dummy byte in order to generate the clock for the Slave to Send the next data */ + husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF); + } + else + { + /* Nothing to do */ + } + } +} + +/** + * @brief Simplex receive an amount of data in non-blocking mode. + * @note Function called under interruption only, once + * interruptions have been enabled by HAL_USART_Receive_IT(). + * @note ISR function executed when FIFO mode is disabled and when the + * data word length is 9 bits long. + * @param husart USART handle + * @retval None + */ +static void USART_RxISR_16BIT(USART_HandleTypeDef *husart) +{ + const HAL_USART_StateTypeDef state = husart->State; + uint16_t txdatacount; + uint16_t *tmp; + uint16_t uhMask = husart->Mask; + + if ((state == HAL_USART_STATE_BUSY_RX) || + (state == HAL_USART_STATE_BUSY_TX_RX)) + { + tmp = (uint16_t *) husart->pRxBuffPtr; + *tmp = (uint16_t)(husart->Instance->RDR & uhMask); + husart->pRxBuffPtr += 2U; + husart->RxXferCount--; + + if (husart->RxXferCount == 0U) + { + /* Disable the USART Parity Error Interrupt and RXNE interrupt*/ + CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)); + + /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */ + CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE); + + /* Clear RxISR function pointer */ + husart->RxISR = NULL; + + /* txdatacount is a temporary variable for MISRAC2012-Rule-13.5 */ + txdatacount = husart->TxXferCount; + + if (state == HAL_USART_STATE_BUSY_RX) + { + /* Clear SPI slave underrun flag and discard transmit data */ + if (husart->SlaveMode == USART_SLAVEMODE_ENABLE) + { + __HAL_USART_CLEAR_UDRFLAG(husart); + __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST); + } + + /* Rx process is completed, restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Rx Complete Callback */ + husart->RxCpltCallback(husart); +#else + /* Call legacy weak Rx Complete Callback */ + HAL_USART_RxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + else if ((READ_BIT(husart->Instance->CR1, USART_CR1_TCIE) != USART_CR1_TCIE) && + (txdatacount == 0U)) + { + /* TxRx process is completed, restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Tx Rx Complete Callback */ + husart->TxRxCpltCallback(husart); +#else + /* Call legacy weak Tx Rx Complete Callback */ + HAL_USART_TxRxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + else + { + /* Nothing to do */ + } + } + else if ((state == HAL_USART_STATE_BUSY_RX) && + (husart->SlaveMode == USART_SLAVEMODE_DISABLE)) + { + /* Send dummy byte in order to generate the clock for the Slave to Send the next data */ + husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF); + } + else + { + /* Nothing to do */ + } + } +} + +/** + * @brief Simplex receive an amount of data in non-blocking mode. + * @note Function called under interruption only, once + * interruptions have been enabled by HAL_USART_Receive_IT(). + * @note ISR function executed when FIFO mode is enabled and when the + * data word length is less than 9 bits long. + * @param husart USART handle + * @retval None + */ +static void USART_RxISR_8BIT_FIFOEN(USART_HandleTypeDef *husart) +{ + HAL_USART_StateTypeDef state = husart->State; + uint16_t txdatacount; + uint16_t rxdatacount; + uint16_t uhMask = husart->Mask; + uint16_t nb_rx_data; + + /* Check that a Rx process is ongoing */ + if ((state == HAL_USART_STATE_BUSY_RX) || + (state == HAL_USART_STATE_BUSY_TX_RX)) + { + for (nb_rx_data = husart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--) + { + if (__HAL_USART_GET_FLAG(husart, USART_FLAG_RXFNE) == SET) + { + *husart->pRxBuffPtr = (uint8_t)(husart->Instance->RDR & (uint8_t)(uhMask & 0xFFU)); + husart->pRxBuffPtr++; + husart->RxXferCount--; + + if (husart->RxXferCount == 0U) + { + /* Disable the USART Parity Error Interrupt */ + CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE); + + /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */ + CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE)); + + /* Clear RxISR function pointer */ + husart->RxISR = NULL; + + /* txdatacount is a temporary variable for MISRAC2012-Rule-13.5 */ + txdatacount = husart->TxXferCount; + + if (state == HAL_USART_STATE_BUSY_RX) + { + /* Clear SPI slave underrun flag and discard transmit data */ + if (husart->SlaveMode == USART_SLAVEMODE_ENABLE) + { + __HAL_USART_CLEAR_UDRFLAG(husart); + __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST); + } + + /* Rx process is completed, restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + state = HAL_USART_STATE_READY; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Rx Complete Callback */ + husart->RxCpltCallback(husart); +#else + /* Call legacy weak Rx Complete Callback */ + HAL_USART_RxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + else if ((READ_BIT(husart->Instance->CR1, USART_CR1_TCIE) != USART_CR1_TCIE) && + (txdatacount == 0U)) + { + /* TxRx process is completed, restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + state = HAL_USART_STATE_READY; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Tx Rx Complete Callback */ + husart->TxRxCpltCallback(husart); +#else + /* Call legacy weak Tx Rx Complete Callback */ + HAL_USART_TxRxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + else + { + /* Nothing to do */ + } + } + else if ((state == HAL_USART_STATE_BUSY_RX) && + (husart->SlaveMode == USART_SLAVEMODE_DISABLE)) + { + /* Send dummy byte in order to generate the clock for the Slave to Send the next data */ + husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF); + } + else + { + /* Nothing to do */ + } + } + } + + /* When remaining number of bytes to receive is less than the RX FIFO + threshold, next incoming frames are processed as if FIFO mode was + disabled (i.e. one interrupt per received frame). + */ + rxdatacount = husart->RxXferCount; + if (((rxdatacount != 0U)) && (rxdatacount < husart->NbRxDataToProcess)) + { + /* Disable the USART RXFT interrupt*/ + CLEAR_BIT(husart->Instance->CR3, USART_CR3_RXFTIE); + + /* Update the RxISR function pointer */ + husart->RxISR = USART_RxISR_8BIT; + + /* Enable the USART Data Register Not Empty interrupt */ + SET_BIT(husart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE); + + if ((husart->TxXferCount == 0U) && + (state == HAL_USART_STATE_BUSY_TX_RX) && + (husart->SlaveMode == USART_SLAVEMODE_DISABLE)) + { + /* Send dummy byte in order to generate the clock for the Slave to Send the next data */ + husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF); + } + } + } + else + { + /* Clear RXNE interrupt flag */ + __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST); + } +} + +/** + * @brief Simplex receive an amount of data in non-blocking mode. + * @note Function called under interruption only, once + * interruptions have been enabled by HAL_USART_Receive_IT(). + * @note ISR function executed when FIFO mode is enabled and when the + * data word length is 9 bits long. + * @param husart USART handle + * @retval None + */ +static void USART_RxISR_16BIT_FIFOEN(USART_HandleTypeDef *husart) +{ + HAL_USART_StateTypeDef state = husart->State; + uint16_t txdatacount; + uint16_t rxdatacount; + uint16_t *tmp; + uint16_t uhMask = husart->Mask; + uint16_t nb_rx_data; + + /* Check that a Tx process is ongoing */ + if ((state == HAL_USART_STATE_BUSY_RX) || + (state == HAL_USART_STATE_BUSY_TX_RX)) + { + for (nb_rx_data = husart->NbRxDataToProcess ; nb_rx_data > 0U ; nb_rx_data--) + { + if (__HAL_USART_GET_FLAG(husart, USART_FLAG_RXFNE) == SET) + { + tmp = (uint16_t *) husart->pRxBuffPtr; + *tmp = (uint16_t)(husart->Instance->RDR & uhMask); + husart->pRxBuffPtr += 2U; + husart->RxXferCount--; + + if (husart->RxXferCount == 0U) + { + /* Disable the USART Parity Error Interrupt */ + CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE); + + /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */ + CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE)); + + /* Clear RxISR function pointer */ + husart->RxISR = NULL; + + /* txdatacount is a temporary variable for MISRAC2012-Rule-13.5 */ + txdatacount = husart->TxXferCount; + + if (state == HAL_USART_STATE_BUSY_RX) + { + /* Clear SPI slave underrun flag and discard transmit data */ + if (husart->SlaveMode == USART_SLAVEMODE_ENABLE) + { + __HAL_USART_CLEAR_UDRFLAG(husart); + __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST); + } + + /* Rx process is completed, restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + state = HAL_USART_STATE_READY; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Rx Complete Callback */ + husart->RxCpltCallback(husart); +#else + /* Call legacy weak Rx Complete Callback */ + HAL_USART_RxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + else if ((READ_BIT(husart->Instance->CR1, USART_CR1_TCIE) != USART_CR1_TCIE) && + (txdatacount == 0U)) + { + /* TxRx process is completed, restore husart->State to Ready */ + husart->State = HAL_USART_STATE_READY; + state = HAL_USART_STATE_READY; + +#if (USE_HAL_USART_REGISTER_CALLBACKS == 1) + /* Call registered Tx Rx Complete Callback */ + husart->TxRxCpltCallback(husart); +#else + /* Call legacy weak Tx Rx Complete Callback */ + HAL_USART_TxRxCpltCallback(husart); +#endif /* USE_HAL_USART_REGISTER_CALLBACKS */ + } + else + { + /* Nothing to do */ + } + } + else if ((state == HAL_USART_STATE_BUSY_RX) && + (husart->SlaveMode == USART_SLAVEMODE_DISABLE)) + { + /* Send dummy byte in order to generate the clock for the Slave to Send the next data */ + husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF); + } + else + { + /* Nothing to do */ + } + } + } + + /* When remaining number of bytes to receive is less than the RX FIFO + threshold, next incoming frames are processed as if FIFO mode was + disabled (i.e. one interrupt per received frame). + */ + rxdatacount = husart->RxXferCount; + if (((rxdatacount != 0U)) && (rxdatacount < husart->NbRxDataToProcess)) + { + /* Disable the USART RXFT interrupt*/ + CLEAR_BIT(husart->Instance->CR3, USART_CR3_RXFTIE); + + /* Update the RxISR function pointer */ + husart->RxISR = USART_RxISR_16BIT; + + /* Enable the USART Data Register Not Empty interrupt */ + SET_BIT(husart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE); + + if ((husart->TxXferCount == 0U) && + (state == HAL_USART_STATE_BUSY_TX_RX) && + (husart->SlaveMode == USART_SLAVEMODE_DISABLE)) + { + /* Send dummy byte in order to generate the clock for the Slave to Send the next data */ + husart->Instance->TDR = (USART_DUMMY_DATA & (uint16_t)0x00FF); + } + } + } + else + { + /* Clear RXNE interrupt flag */ + __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST); + } +} + +/** + * @} + */ + +#endif /* HAL_USART_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_usart_ex.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_usart_ex.c new file mode 100644 index 0000000..aaf6946 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_usart_ex.c @@ -0,0 +1,538 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_usart_ex.c + * @author MCD Application Team + * @brief Extended USART HAL module driver. + * This file provides firmware functions to manage the following extended + * functionalities of the Universal Synchronous Receiver Transmitter Peripheral (USART). + * + Peripheral Control functions + * + * + @verbatim + ============================================================================== + ##### USART peripheral extended features ##### + ============================================================================== + + (#) FIFO mode enabling/disabling and RX/TX FIFO threshold programming. + + -@- When USART operates in FIFO mode, FIFO mode must be enabled prior + starting RX/TX transfers. Also RX/TX FIFO thresholds must be + configured prior starting RX/TX transfers. + + (#) Slave mode enabling/disabling and NSS pin configuration. + + -@- When USART operates in Slave mode, Slave mode must be enabled prior + starting RX/TX transfers. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +/** @defgroup USARTEx USARTEx + * @brief USART Extended HAL module driver + * @{ + */ + +#ifdef HAL_USART_MODULE_ENABLED + +/* Private typedef -----------------------------------------------------------*/ +/** @defgroup USARTEx_Private_Constants USARTEx Private Constants + * @{ + */ +/* UART RX FIFO depth */ +#define RX_FIFO_DEPTH 8U + +/* UART TX FIFO depth */ +#define TX_FIFO_DEPTH 8U +/** + * @} + */ + +/* Private define ------------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup USARTEx_Private_Functions USARTEx Private Functions + * @{ + */ +static void USARTEx_SetNbDataToProcess(USART_HandleTypeDef *husart); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup USARTEx_Exported_Functions USARTEx Exported Functions + * @{ + */ + +/** @defgroup USARTEx_Exported_Functions_Group1 IO operation functions + * @brief Extended USART Transmit/Receive functions + * +@verbatim + =============================================================================== + ##### IO operation functions ##### + =============================================================================== + This subsection provides a set of FIFO mode related callback functions. + + (#) TX/RX Fifos Callbacks: + (+) HAL_USARTEx_RxFifoFullCallback() + (+) HAL_USARTEx_TxFifoEmptyCallback() + +@endverbatim + * @{ + */ + +/** + * @brief USART RX Fifo full callback. + * @param husart USART handle. + * @retval None + */ +__weak void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(husart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_USARTEx_RxFifoFullCallback can be implemented in the user file. + */ +} + +/** + * @brief USART TX Fifo empty callback. + * @param husart USART handle. + * @retval None + */ +__weak void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(husart); + + /* NOTE : This function should not be modified, when the callback is needed, + the HAL_USARTEx_TxFifoEmptyCallback can be implemented in the user file. + */ +} + +/** + * @} + */ + +/** @defgroup USARTEx_Exported_Functions_Group2 Peripheral Control functions + * @brief Extended Peripheral Control functions + * +@verbatim + =============================================================================== + ##### Peripheral Control functions ##### + =============================================================================== + [..] This section provides the following functions: + (+) HAL_USARTEx_EnableSPISlaveMode() API enables the SPI slave mode + (+) HAL_USARTEx_DisableSPISlaveMode() API disables the SPI slave mode + (+) HAL_USARTEx_ConfigNSS API configures the Slave Select input pin (NSS) + (+) HAL_USARTEx_EnableFifoMode() API enables the FIFO mode + (+) HAL_USARTEx_DisableFifoMode() API disables the FIFO mode + (+) HAL_USARTEx_SetTxFifoThreshold() API sets the TX FIFO threshold + (+) HAL_USARTEx_SetRxFifoThreshold() API sets the RX FIFO threshold + + +@endverbatim + * @{ + */ + +/** + * @brief Enable the SPI slave mode. + * @note When the USART operates in SPI slave mode, it handles data flow using + * the serial interface clock derived from the external SCLK signal + * provided by the external master SPI device. + * @note In SPI slave mode, the USART must be enabled before starting the master + * communications (or between frames while the clock is stable). Otherwise, + * if the USART slave is enabled while the master is in the middle of a + * frame, it will become desynchronized with the master. + * @note The data register of the slave needs to be ready before the first edge + * of the communication clock or before the end of the ongoing communication, + * otherwise the SPI slave will transmit zeros. + * @param husart USART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USARTEx_EnableSlaveMode(USART_HandleTypeDef *husart) +{ + uint32_t tmpcr1; + + /* Check parameters */ + assert_param(IS_UART_SPI_SLAVE_INSTANCE(husart->Instance)); + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->State = HAL_USART_STATE_BUSY; + + /* Save actual USART configuration */ + tmpcr1 = READ_REG(husart->Instance->CR1); + + /* Disable USART */ + __HAL_USART_DISABLE(husart); + + /* In SPI slave mode mode, the following bits must be kept cleared: + - LINEN and CLKEN bit in the USART_CR2 register + - HDSEL, SCEN and IREN bits in the USART_CR3 register.*/ + CLEAR_BIT(husart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN)); + CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN)); + + /* Enable SPI slave mode */ + SET_BIT(husart->Instance->CR2, USART_CR2_SLVEN); + + /* Restore USART configuration */ + WRITE_REG(husart->Instance->CR1, tmpcr1); + + husart->SlaveMode = USART_SLAVEMODE_ENABLE; + + husart->State = HAL_USART_STATE_READY; + + /* Enable USART */ + __HAL_USART_ENABLE(husart); + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_OK; +} + +/** + * @brief Disable the SPI slave mode. + * @param husart USART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USARTEx_DisableSlaveMode(USART_HandleTypeDef *husart) +{ + uint32_t tmpcr1; + + /* Check parameters */ + assert_param(IS_UART_SPI_SLAVE_INSTANCE(husart->Instance)); + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->State = HAL_USART_STATE_BUSY; + + /* Save actual USART configuration */ + tmpcr1 = READ_REG(husart->Instance->CR1); + + /* Disable USART */ + __HAL_USART_DISABLE(husart); + + /* Disable SPI slave mode */ + CLEAR_BIT(husart->Instance->CR2, USART_CR2_SLVEN); + + /* Restore USART configuration */ + WRITE_REG(husart->Instance->CR1, tmpcr1); + + husart->SlaveMode = USART_SLAVEMODE_ENABLE; + + husart->State = HAL_USART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_OK; +} + +/** + * @brief Configure the Slave Select input pin (NSS). + * @note Software NSS management: SPI slave will always be selected and NSS + * input pin will be ignored. + * @note Hardware NSS management: the SPI slave selection depends on NSS + * input pin. The slave is selected when NSS is low and deselected when + * NSS is high. + * @param husart USART handle. + * @param NSSConfig NSS configuration. + * This parameter can be one of the following values: + * @arg @ref USART_NSS_HARD + * @arg @ref USART_NSS_SOFT + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USARTEx_ConfigNSS(USART_HandleTypeDef *husart, uint32_t NSSConfig) +{ + uint32_t tmpcr1; + + /* Check parameters */ + assert_param(IS_UART_SPI_SLAVE_INSTANCE(husart->Instance)); + assert_param(IS_USART_NSS(NSSConfig)); + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->State = HAL_USART_STATE_BUSY; + + /* Save actual USART configuration */ + tmpcr1 = READ_REG(husart->Instance->CR1); + + /* Disable USART */ + __HAL_USART_DISABLE(husart); + + /* Program DIS_NSS bit in the USART_CR2 register */ + MODIFY_REG(husart->Instance->CR2, USART_CR2_DIS_NSS, NSSConfig); + + /* Restore USART configuration */ + WRITE_REG(husart->Instance->CR1, tmpcr1); + + husart->State = HAL_USART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_OK; +} + +/** + * @brief Enable the FIFO mode. + * @param husart USART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USARTEx_EnableFifoMode(USART_HandleTypeDef *husart) +{ + uint32_t tmpcr1; + + /* Check parameters */ + assert_param(IS_UART_FIFO_INSTANCE(husart->Instance)); + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->State = HAL_USART_STATE_BUSY; + + /* Save actual USART configuration */ + tmpcr1 = READ_REG(husart->Instance->CR1); + + /* Disable USART */ + __HAL_USART_DISABLE(husart); + + /* Enable FIFO mode */ + SET_BIT(tmpcr1, USART_CR1_FIFOEN); + husart->FifoMode = USART_FIFOMODE_ENABLE; + + /* Restore USART configuration */ + WRITE_REG(husart->Instance->CR1, tmpcr1); + + /* Determine the number of data to process during RX/TX ISR execution */ + USARTEx_SetNbDataToProcess(husart); + + husart->State = HAL_USART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_OK; +} + +/** + * @brief Disable the FIFO mode. + * @param husart USART handle. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USARTEx_DisableFifoMode(USART_HandleTypeDef *husart) +{ + uint32_t tmpcr1; + + /* Check parameters */ + assert_param(IS_UART_FIFO_INSTANCE(husart->Instance)); + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->State = HAL_USART_STATE_BUSY; + + /* Save actual USART configuration */ + tmpcr1 = READ_REG(husart->Instance->CR1); + + /* Disable USART */ + __HAL_USART_DISABLE(husart); + + /* Enable FIFO mode */ + CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN); + husart->FifoMode = USART_FIFOMODE_DISABLE; + + /* Restore USART configuration */ + WRITE_REG(husart->Instance->CR1, tmpcr1); + + husart->State = HAL_USART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_OK; +} + +/** + * @brief Set the TXFIFO threshold. + * @param husart USART handle. + * @param Threshold TX FIFO threshold value + * This parameter can be one of the following values: + * @arg @ref USART_TXFIFO_THRESHOLD_1_8 + * @arg @ref USART_TXFIFO_THRESHOLD_1_4 + * @arg @ref USART_TXFIFO_THRESHOLD_1_2 + * @arg @ref USART_TXFIFO_THRESHOLD_3_4 + * @arg @ref USART_TXFIFO_THRESHOLD_7_8 + * @arg @ref USART_TXFIFO_THRESHOLD_8_8 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USARTEx_SetTxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold) +{ + uint32_t tmpcr1; + + /* Check parameters */ + assert_param(IS_UART_FIFO_INSTANCE(husart->Instance)); + assert_param(IS_USART_TXFIFO_THRESHOLD(Threshold)); + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->State = HAL_USART_STATE_BUSY; + + /* Save actual USART configuration */ + tmpcr1 = READ_REG(husart->Instance->CR1); + + /* Disable USART */ + __HAL_USART_DISABLE(husart); + + /* Update TX threshold configuration */ + MODIFY_REG(husart->Instance->CR3, USART_CR3_TXFTCFG, Threshold); + + /* Determine the number of data to process during RX/TX ISR execution */ + USARTEx_SetNbDataToProcess(husart); + + /* Restore USART configuration */ + WRITE_REG(husart->Instance->CR1, tmpcr1); + + husart->State = HAL_USART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_OK; +} + +/** + * @brief Set the RXFIFO threshold. + * @param husart USART handle. + * @param Threshold RX FIFO threshold value + * This parameter can be one of the following values: + * @arg @ref USART_RXFIFO_THRESHOLD_1_8 + * @arg @ref USART_RXFIFO_THRESHOLD_1_4 + * @arg @ref USART_RXFIFO_THRESHOLD_1_2 + * @arg @ref USART_RXFIFO_THRESHOLD_3_4 + * @arg @ref USART_RXFIFO_THRESHOLD_7_8 + * @arg @ref USART_RXFIFO_THRESHOLD_8_8 + * @retval HAL status + */ +HAL_StatusTypeDef HAL_USARTEx_SetRxFifoThreshold(USART_HandleTypeDef *husart, uint32_t Threshold) +{ + uint32_t tmpcr1; + + /* Check the parameters */ + assert_param(IS_UART_FIFO_INSTANCE(husart->Instance)); + assert_param(IS_USART_RXFIFO_THRESHOLD(Threshold)); + + /* Process Locked */ + __HAL_LOCK(husart); + + husart->State = HAL_USART_STATE_BUSY; + + /* Save actual USART configuration */ + tmpcr1 = READ_REG(husart->Instance->CR1); + + /* Disable USART */ + __HAL_USART_DISABLE(husart); + + /* Update RX threshold configuration */ + MODIFY_REG(husart->Instance->CR3, USART_CR3_RXFTCFG, Threshold); + + /* Determine the number of data to process during RX/TX ISR execution */ + USARTEx_SetNbDataToProcess(husart); + + /* Restore USART configuration */ + WRITE_REG(husart->Instance->CR1, tmpcr1); + + husart->State = HAL_USART_STATE_READY; + + /* Process Unlocked */ + __HAL_UNLOCK(husart); + + return HAL_OK; +} + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup USARTEx_Private_Functions + * @{ + */ + +/** + * @brief Calculate the number of data to process in RX/TX ISR. + * @note The RX FIFO depth and the TX FIFO depth is extracted from + * the USART configuration registers. + * @param husart USART handle. + * @retval None + */ +static void USARTEx_SetNbDataToProcess(USART_HandleTypeDef *husart) +{ + uint8_t rx_fifo_depth; + uint8_t tx_fifo_depth; + uint8_t rx_fifo_threshold; + uint8_t tx_fifo_threshold; + /* 2 0U/1U added for MISRAC2012-Rule-18.1_b and MISRAC2012-Rule-18.1_d */ + uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U}; + uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U}; + + if (husart->FifoMode == USART_FIFOMODE_DISABLE) + { + husart->NbTxDataToProcess = 1U; + husart->NbRxDataToProcess = 1U; + } + else + { + rx_fifo_depth = RX_FIFO_DEPTH; + tx_fifo_depth = TX_FIFO_DEPTH; + rx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos) & 0xFFU); + tx_fifo_threshold = (uint8_t)((READ_BIT(husart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos) & 0xFFU); + husart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold]; + husart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold]; + } +} +/** + * @} + */ + +#endif /* HAL_USART_MODULE_ENABLED */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_wwdg.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_wwdg.c new file mode 100644 index 0000000..e70227c --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_wwdg.c @@ -0,0 +1,413 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_wwdg.c + * @author MCD Application Team + * @brief WWDG HAL module driver. + * This file provides firmware functions to manage the following + * functionalities of the Window Watchdog (WWDG) peripheral: + * + Initialization and Configuration functions + * + IO operation functions + @verbatim + ============================================================================== + ##### WWDG Specific features ##### + ============================================================================== + [..] + Once enabled the WWDG generates a system reset on expiry of a programmed + time period, unless the program refreshes the counter (T[6;0] downcounter) + before reaching 0x3F value (i.e. a reset is generated when the counter + value rolls down from 0x40 to 0x3F). + + (+) An MCU reset is also generated if the counter value is refreshed + before the counter has reached the refresh window value. This + implies that the counter must be refreshed in a limited window. + (+) Once enabled the WWDG cannot be disabled except by a system reset. + (+) WWDGRST flag in RCC CSR register can be used to inform when a WWDG + reset occurs. + (+) The WWDG counter input clock is derived from the APB clock divided + by a programmable prescaler. + (+) WWDG clock (Hz) = PCLK1 / (4096 * Prescaler) + (+) WWDG timeout (mS) = 1000 * (T[5;0] + 1) / WWDG clock (Hz) + where T[5;0] are the lowest 6 bits of Counter. + (+) WWDG Counter refresh is allowed between the following limits : + (++) min time (mS) = 1000 * (Counter - Window) / WWDG clock + (++) max time (mS) = 1000 * (Counter - 0x40) / WWDG clock + (+) Typical values: + (++) Counter min (T[5;0] = 0x00) at 64 MHz (PCLK1) with zero prescaler: + max timeout before reset: approximately 64us + (++) Counter max (T[5;0] = 0x3F) at 64 MHz (PCLK1) with prescaler dividing by 128: + max timeout before reset: approximately 524.28ms + + ##### How to use this driver ##### + ============================================================================== + + *** Common driver usage *** + =========================== + + [..] + (+) Enable WWDG APB1 clock using __HAL_RCC_WWDG_CLK_ENABLE(). + (+) Set the WWDG prescaler, refresh window and counter value + using HAL_WWDG_Init() function. + (+) Start the WWDG using HAL_WWDG_Start() function. + When the WWDG is enabled the counter value should be configured to + a value greater than 0x40 to prevent generating an immediate reset. + (+) Optionally you can enable the Early Wakeup Interrupt (EWI) which is + generated when the counter reaches 0x40, and then start the WWDG using + HAL_WWDG_Start_IT(). At EWI HAL_WWDG_WakeupCallback is executed and user can + add his own code by customization of callback HAL_WWDG_WakeupCallback. + Once enabled, EWI interrupt cannot be disabled except by a system reset. + (+) Then the application program must refresh the WWDG counter at regular + intervals during normal operation to prevent an MCU reset, using + HAL_WWDG_Refresh() function. This operation must occur only when + the counter is lower than the refresh window value already programmed. + + *** Callback registration *** + ============================= + + [..] + The compilation define USE_HAL_WWDG_REGISTER_CALLBACKS when set to 1 allows + the user to configure dynamically the driver callbacks. Use Functions + HAL_WWDG_RegisterCallback() to register a user callback. + + (+) Function HAL_WWDG_RegisterCallback() allows to register following + callbacks: + (++) EwiCallback : callback for Early WakeUp Interrupt. + (++) MspInitCallback : WWDG MspInit. + This function takes as parameters the HAL peripheral handle, the Callback ID + and a pointer to the user callback function. + + (+) Use function HAL_WWDG_UnRegisterCallback() to reset a callback to + the default weak (surcharged) function. HAL_WWDG_UnRegisterCallback() + takes as parameters the HAL peripheral handle and the Callback ID. + This function allows to reset following callbacks: + (++) EwiCallback : callback for Early WakeUp Interrupt. + (++) MspInitCallback : WWDG MspInit. + + [..] + When calling HAL_WWDG_Init function, callbacks are reset to the + corresponding legacy weak (surcharged) functions: + HAL_WWDG_EarlyWakeupCallback() and HAL_WWDG_MspInit() only if they have + not been registered before. + + [..] + When compilation define USE_HAL_WWDG_REGISTER_CALLBACKS is set to 0 or + not defined, the callback registering feature is not available + and weak (surcharged) callbacks are used. + + *** WWDG HAL driver macros list *** + =================================== + [..] + Below the list of most used macros in WWDG HAL driver. + (+) __HAL_WWDG_ENABLE: Enable the WWDG peripheral + (+) __HAL_WWDG_GET_FLAG: Get the selected WWDG's flag status + (+) __HAL_WWDG_CLEAR_FLAG: Clear the WWDG's pending flags + (+) __HAL_WWDG_ENABLE_IT: Enable the WWDG early wakeup interrupt + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_HAL_Driver + * @{ + */ + +#ifdef HAL_WWDG_MODULE_ENABLED +/** @defgroup WWDG WWDG + * @brief WWDG HAL module driver. + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ + +/** @defgroup WWDG_Exported_Functions WWDG Exported Functions + * @{ + */ + +/** @defgroup WWDG_Exported_Functions_Group1 Initialization and Configuration functions + * @brief Initialization and Configuration functions. + * +@verbatim + ============================================================================== + ##### Initialization and Configuration functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Initialize and start the WWDG according to the specified parameters + in the WWDG_InitTypeDef of associated handle. + (+) Initialize the WWDG MSP. + +@endverbatim + * @{ + */ + +/** + * @brief Initialize the WWDG according to the specified. + * parameters in the WWDG_InitTypeDef of associated handle. + * @param hwwdg pointer to a WWDG_HandleTypeDef structure that contains + * the configuration information for the specified WWDG module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_WWDG_Init(WWDG_HandleTypeDef *hwwdg) +{ + /* Check the WWDG handle allocation */ + if (hwwdg == NULL) + { + return HAL_ERROR; + } + + /* Check the parameters */ + assert_param(IS_WWDG_ALL_INSTANCE(hwwdg->Instance)); + assert_param(IS_WWDG_PRESCALER(hwwdg->Init.Prescaler)); + assert_param(IS_WWDG_WINDOW(hwwdg->Init.Window)); + assert_param(IS_WWDG_COUNTER(hwwdg->Init.Counter)); + assert_param(IS_WWDG_EWI_MODE(hwwdg->Init.EWIMode)); + +#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1) + /* Reset Callback pointers */ + if (hwwdg->EwiCallback == NULL) + { + hwwdg->EwiCallback = HAL_WWDG_EarlyWakeupCallback; + } + + if (hwwdg->MspInitCallback == NULL) + { + hwwdg->MspInitCallback = HAL_WWDG_MspInit; + } + + /* Init the low level hardware */ + hwwdg->MspInitCallback(hwwdg); +#else + /* Init the low level hardware */ + HAL_WWDG_MspInit(hwwdg); +#endif + + /* Set WWDG Counter */ + WRITE_REG(hwwdg->Instance->CR, (WWDG_CR_WDGA | hwwdg->Init.Counter)); + + /* Set WWDG Prescaler and Window */ + WRITE_REG(hwwdg->Instance->CFR, (hwwdg->Init.EWIMode | hwwdg->Init.Prescaler | hwwdg->Init.Window)); + + /* Return function status */ + return HAL_OK; +} + + +/** + * @brief Initialize the WWDG MSP. + * @param hwwdg pointer to a WWDG_HandleTypeDef structure that contains + * the configuration information for the specified WWDG module. + * @note When rewriting this function in user file, mechanism may be added + * to avoid multiple initialize when HAL_WWDG_Init function is called + * again to change parameters. + * @retval None + */ +__weak void HAL_WWDG_MspInit(WWDG_HandleTypeDef *hwwdg) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hwwdg); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_WWDG_MspInit could be implemented in the user file + */ +} + + +#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1) +/** + * @brief Register a User WWDG Callback + * To be used instead of the weak (surcharged) predefined callback + * @param hwwdg WWDG handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_WWDG_EWI_CB_ID Early WakeUp Interrupt Callback ID + * @arg @ref HAL_WWDG_MSPINIT_CB_ID MspInit callback ID + * @param pCallback pointer to the Callback function + * @retval status + */ +HAL_StatusTypeDef HAL_WWDG_RegisterCallback(WWDG_HandleTypeDef *hwwdg, HAL_WWDG_CallbackIDTypeDef CallbackID, pWWDG_CallbackTypeDef pCallback) +{ + HAL_StatusTypeDef status = HAL_OK; + + if (pCallback == NULL) + { + status = HAL_ERROR; + } + else + { + switch (CallbackID) + { + case HAL_WWDG_EWI_CB_ID: + hwwdg->EwiCallback = pCallback; + break; + + case HAL_WWDG_MSPINIT_CB_ID: + hwwdg->MspInitCallback = pCallback; + break; + + default: + status = HAL_ERROR; + break; + } + } + + return status; +} + + +/** + * @brief Unregister a WWDG Callback + * WWDG Callback is redirected to the weak (surcharged) predefined callback + * @param hwwdg WWDG handle + * @param CallbackID ID of the callback to be registered + * This parameter can be one of the following values: + * @arg @ref HAL_WWDG_EWI_CB_ID Early WakeUp Interrupt Callback ID + * @arg @ref HAL_WWDG_MSPINIT_CB_ID MspInit callback ID + * @retval status + */ +HAL_StatusTypeDef HAL_WWDG_UnRegisterCallback(WWDG_HandleTypeDef *hwwdg, HAL_WWDG_CallbackIDTypeDef CallbackID) +{ + HAL_StatusTypeDef status = HAL_OK; + + switch (CallbackID) + { + case HAL_WWDG_EWI_CB_ID: + hwwdg->EwiCallback = HAL_WWDG_EarlyWakeupCallback; + break; + + case HAL_WWDG_MSPINIT_CB_ID: + hwwdg->MspInitCallback = HAL_WWDG_MspInit; + break; + + default: + status = HAL_ERROR; + break; + } + + return status; +} +#endif + +/** + * @} + */ + +/** @defgroup WWDG_Exported_Functions_Group2 IO operation functions + * @brief IO operation functions + * +@verbatim + ============================================================================== + ##### IO operation functions ##### + ============================================================================== + [..] + This section provides functions allowing to: + (+) Refresh the WWDG. + (+) Handle WWDG interrupt request and associated function callback. + +@endverbatim + * @{ + */ + +/** + * @brief Refresh the WWDG. + * @param hwwdg pointer to a WWDG_HandleTypeDef structure that contains + * the configuration information for the specified WWDG module. + * @retval HAL status + */ +HAL_StatusTypeDef HAL_WWDG_Refresh(WWDG_HandleTypeDef *hwwdg) +{ + /* Write to WWDG CR the WWDG Counter value to refresh with */ + WRITE_REG(hwwdg->Instance->CR, (hwwdg->Init.Counter)); + + /* Return function status */ + return HAL_OK; +} + +/** + * @brief Handle WWDG interrupt request. + * @note The Early Wakeup Interrupt (EWI) can be used if specific safety operations + * or data logging must be performed before the actual reset is generated. + * The EWI interrupt is enabled by calling HAL_WWDG_Init function with + * EWIMode set to WWDG_EWI_ENABLE. + * When the downcounter reaches the value 0x40, and EWI interrupt is + * generated and the corresponding Interrupt Service Routine (ISR) can + * be used to trigger specific actions (such as communications or data + * logging), before resetting the device. + * @param hwwdg pointer to a WWDG_HandleTypeDef structure that contains + * the configuration information for the specified WWDG module. + * @retval None + */ +void HAL_WWDG_IRQHandler(WWDG_HandleTypeDef *hwwdg) +{ + /* Check if Early Wakeup Interrupt is enable */ + if (__HAL_WWDG_GET_IT_SOURCE(hwwdg, WWDG_IT_EWI) != RESET) + { + /* Check if WWDG Early Wakeup Interrupt occurred */ + if (__HAL_WWDG_GET_FLAG(hwwdg, WWDG_FLAG_EWIF) != RESET) + { + /* Clear the WWDG Early Wakeup flag */ + __HAL_WWDG_CLEAR_FLAG(hwwdg, WWDG_FLAG_EWIF); + +#if (USE_HAL_WWDG_REGISTER_CALLBACKS == 1) + /* Early Wakeup registered callback */ + hwwdg->EwiCallback(hwwdg); +#else + /* Early Wakeup callback */ + HAL_WWDG_EarlyWakeupCallback(hwwdg); +#endif + } + } +} + + +/** + * @brief WWDG Early Wakeup callback. + * @param hwwdg pointer to a WWDG_HandleTypeDef structure that contains + * the configuration information for the specified WWDG module. + * @retval None + */ +__weak void HAL_WWDG_EarlyWakeupCallback(WWDG_HandleTypeDef *hwwdg) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(hwwdg); + + /* NOTE: This function should not be modified, when the callback is needed, + the HAL_WWDG_EarlyWakeupCallback could be implemented in the user file + */ +} + +/** + * @} + */ + +/** + * @} + */ + +#endif /* HAL_WWDG_MODULE_ENABLED */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c new file mode 100644 index 0000000..2aa46ee --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c @@ -0,0 +1,957 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_adc.c + * @author MCD Application Team + * @brief ADC LL module driver + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_adc.h" +#include "stm32wbxx_ll_bus.h" + +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (ADC1) + +/** @addtogroup ADC_LL ADC + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @addtogroup ADC_LL_Private_Constants + * @{ + */ + +/* Definitions of ADC hardware constraints delays */ +/* Note: Only ADC peripheral HW delays are defined in ADC LL driver driver, */ +/* not timeout values: */ +/* Timeout values for ADC operations are dependent to device clock */ +/* configuration (system clock versus ADC clock), */ +/* and therefore must be defined in user application. */ +/* Refer to @ref ADC_LL_EC_HW_DELAYS for description of ADC timeout */ +/* values definition. */ +/* Note: ADC timeout values are defined here in CPU cycles to be independent */ +/* of device clock setting. */ +/* In user application, ADC timeout values should be defined with */ +/* temporal values, in function of device clock settings. */ +/* Highest ratio CPU clock frequency vs ADC clock frequency: */ +/* - ADC clock from synchronous clock with AHB prescaler 512, */ +/* APB prescaler 16, ADC prescaler 4. */ +/* - ADC clock from asynchronous clock (PLLSAI) with prescaler 1, */ +/* with highest ratio CPU clock frequency vs HSI clock frequency: */ +/* CPU clock frequency max 72MHz, PLLSAI freq min 26MHz: ratio 4. */ +/* Unit: CPU cycles. */ +#define ADC_CLOCK_RATIO_VS_CPU_HIGHEST (512UL * 16UL * 4UL) +#define ADC_TIMEOUT_DISABLE_CPU_CYCLES (ADC_CLOCK_RATIO_VS_CPU_HIGHEST * 1UL) +#define ADC_TIMEOUT_STOP_CONVERSION_CPU_CYCLES (ADC_CLOCK_RATIO_VS_CPU_HIGHEST * 1UL) + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup ADC_LL_Private_Macros + * @{ + */ + +/* Check of parameters for configuration of ADC hierarchical scope: */ +/* common to several ADC instances. */ +#define IS_LL_ADC_COMMON_CLOCK(__CLOCK__) \ + ( ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV1) \ + || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV2) \ + || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV4) \ + || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV1) \ + || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV2) \ + || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV4) \ + || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV6) \ + || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV8) \ + || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV10) \ + || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV12) \ + || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV16) \ + || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV32) \ + || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV64) \ + || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV128) \ + || ((__CLOCK__) == LL_ADC_CLOCK_ASYNC_DIV256) \ + ) + +/* Check of parameters for configuration of ADC hierarchical scope: */ +/* ADC instance. */ +#define IS_LL_ADC_RESOLUTION(__RESOLUTION__) \ + ( ((__RESOLUTION__) == LL_ADC_RESOLUTION_12B) \ + || ((__RESOLUTION__) == LL_ADC_RESOLUTION_10B) \ + || ((__RESOLUTION__) == LL_ADC_RESOLUTION_8B) \ + || ((__RESOLUTION__) == LL_ADC_RESOLUTION_6B) \ + ) + +#define IS_LL_ADC_DATA_ALIGN(__DATA_ALIGN__) \ + ( ((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_RIGHT) \ + || ((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_LEFT) \ + ) + +#define IS_LL_ADC_LOW_POWER(__LOW_POWER__) \ + ( ((__LOW_POWER__) == LL_ADC_LP_MODE_NONE) \ + || ((__LOW_POWER__) == LL_ADC_LP_AUTOWAIT) \ + ) + +/* Check of parameters for configuration of ADC hierarchical scope: */ +/* ADC group regular */ +#define IS_LL_ADC_REG_TRIG_SOURCE(__REG_TRIG_SOURCE__) \ + ( ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE) \ + || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO) \ + || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_TRGO2) \ + || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1) \ + || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2) \ + || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3) \ + || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO) \ + || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2) \ + || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11) \ + ) + +#define IS_LL_ADC_REG_CONTINUOUS_MODE(__REG_CONTINUOUS_MODE__) \ + ( ((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_SINGLE) \ + || ((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_CONTINUOUS) \ + ) + +#define IS_LL_ADC_REG_DMA_TRANSFER(__REG_DMA_TRANSFER__) \ + ( ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_NONE) \ + || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_LIMITED) \ + || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_UNLIMITED) \ + ) + +#define IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(__REG_OVR_DATA_BEHAVIOR__) \ + ( ((__REG_OVR_DATA_BEHAVIOR__) == LL_ADC_REG_OVR_DATA_PRESERVED) \ + || ((__REG_OVR_DATA_BEHAVIOR__) == LL_ADC_REG_OVR_DATA_OVERWRITTEN) \ + ) + +#define IS_LL_ADC_REG_SEQ_SCAN_LENGTH(__REG_SEQ_SCAN_LENGTH__) \ + ( ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_DISABLE) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS) \ + || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS) \ + ) + +#define IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(__REG_SEQ_DISCONT_MODE__) \ + ( ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_DISABLE) \ + || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_1RANK) \ + || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_2RANKS) \ + || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_3RANKS) \ + || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_4RANKS) \ + || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_5RANKS) \ + || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_6RANKS) \ + || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_7RANKS) \ + || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_8RANKS) \ + ) + +/* Check of parameters for configuration of ADC hierarchical scope: */ +/* ADC group injected */ +#define IS_LL_ADC_INJ_TRIG_SOURCE(__INJ_TRIG_SOURCE__) \ + ( ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE) \ + || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO) \ + || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO2) \ + || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4) \ + || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO) \ + || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1) \ + || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15) \ + ) + +#define IS_LL_ADC_INJ_TRIG_EXT_EDGE(__INJ_TRIG_EXT_EDGE__) \ + ( ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_RISING) \ + || ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_FALLING) \ + || ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_RISINGFALLING) \ + ) + +#define IS_LL_ADC_INJ_TRIG_AUTO(__INJ_TRIG_AUTO__) \ + ( ((__INJ_TRIG_AUTO__) == LL_ADC_INJ_TRIG_INDEPENDENT) \ + || ((__INJ_TRIG_AUTO__) == LL_ADC_INJ_TRIG_FROM_GRP_REGULAR) \ + ) + +#define IS_LL_ADC_INJ_SEQ_SCAN_LENGTH(__INJ_SEQ_SCAN_LENGTH__) \ + ( ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_DISABLE) \ + || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS) \ + || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS) \ + || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS) \ + ) + +#define IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE(__INJ_SEQ_DISCONT_MODE__) \ + ( ((__INJ_SEQ_DISCONT_MODE__) == LL_ADC_INJ_SEQ_DISCONT_DISABLE) \ + || ((__INJ_SEQ_DISCONT_MODE__) == LL_ADC_INJ_SEQ_DISCONT_1RANK) \ + ) + +/** + * @} + */ + + +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup ADC_LL_Exported_Functions + * @{ + */ + +/** @addtogroup ADC_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize registers of all ADC instances belonging to + * the same ADC common instance to their default reset values. + * @note This function is performing a hard reset, using high level + * clock source RCC ADC reset. + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @retval An ErrorStatus enumeration value: + * - SUCCESS: ADC common registers are de-initialized + * - ERROR: not applicable + */ +ErrorStatus LL_ADC_CommonDeInit(ADC_Common_TypeDef *ADCxy_COMMON) +{ + /* Check the parameters */ + assert_param(IS_ADC_COMMON_INSTANCE(ADCxy_COMMON)); + + /* Force reset of ADC clock (core clock) */ + LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_ADC); + + /* Release reset of ADC clock (core clock) */ + LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_ADC); + + return SUCCESS; +} + +/** + * @brief Initialize some features of ADC common parameters + * (all ADC instances belonging to the same ADC common instance) + * and multimode (for devices with several ADC instances available). + * @note The setting of ADC common parameters is conditioned to + * ADC instances state: + * All ADC instances belonging to the same ADC common instance + * must be disabled. + * @param ADCxy_COMMON ADC common instance + * (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() ) + * @param ADC_CommonInitStruct Pointer to a @ref LL_ADC_CommonInitTypeDef structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: ADC common registers are initialized + * - ERROR: ADC common registers are not initialized + */ +ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct) +{ + ErrorStatus status = SUCCESS; + + /* Check the parameters */ + assert_param(IS_ADC_COMMON_INSTANCE(ADCxy_COMMON)); + assert_param(IS_LL_ADC_COMMON_CLOCK(ADC_CommonInitStruct->CommonClock)); + + /* Note: Hardware constraint (refer to description of functions */ + /* "LL_ADC_SetCommonXXX()": */ + /* On this STM32 serie, setting of these features is conditioned to */ + /* ADC state: */ + /* All ADC instances of the ADC common group must be disabled. */ + if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL) + { + /* Configuration of ADC hierarchical scope: */ + /* - common to several ADC */ + /* (all ADC instances belonging to the same ADC common instance) */ + /* - Set ADC clock (conversion clock) */ +#if defined(ADC_MULTIMODE_SUPPORT) + if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT) + { + MODIFY_REG(ADCxy_COMMON->CCR, + ADC_CCR_CKMODE + | ADC_CCR_PRESC + | ADC_CCR_DUAL + | ADC_CCR_MDMA + | ADC_CCR_DELAY + , + ADC_CommonInitStruct->CommonClock + | ADC_CommonInitStruct->Multimode + | ADC_CommonInitStruct->MultiDMATransfer + | ADC_CommonInitStruct->MultiTwoSamplingDelay + ); + } + else + { + MODIFY_REG(ADCxy_COMMON->CCR, + ADC_CCR_CKMODE + | ADC_CCR_PRESC + | ADC_CCR_DUAL + | ADC_CCR_MDMA + | ADC_CCR_DELAY + , + ADC_CommonInitStruct->CommonClock + | LL_ADC_MULTI_INDEPENDENT + ); + } +#else + LL_ADC_SetCommonClock(ADCxy_COMMON, ADC_CommonInitStruct->CommonClock); +#endif + } + else + { + /* Initialization error: One or several ADC instances belonging to */ + /* the same ADC common instance are not disabled. */ + status = ERROR; + } + + return status; +} + +/** + * @brief Set each @ref LL_ADC_CommonInitTypeDef field to default value. + * @param ADC_CommonInitStruct Pointer to a @ref LL_ADC_CommonInitTypeDef structure + * whose fields will be set to default values. + * @retval None + */ +void LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct) +{ + /* Set ADC_CommonInitStruct fields to default values */ + /* Set fields of ADC common */ + /* (all ADC instances belonging to the same ADC common instance) */ + ADC_CommonInitStruct->CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV2; + +} + +/** + * @brief De-initialize registers of the selected ADC instance + * to their default reset values. + * @note To reset all ADC instances quickly (perform a hard reset), + * use function @ref LL_ADC_CommonDeInit(). + * @note If this functions returns error status, it means that ADC instance + * is in an unknown state. + * In this case, perform a hard reset using high level + * clock source RCC ADC reset. + * Refer to function @ref LL_ADC_CommonDeInit(). + * @param ADCx ADC instance + * @retval An ErrorStatus enumeration value: + * - SUCCESS: ADC registers are de-initialized + * - ERROR: ADC registers are not de-initialized + */ +ErrorStatus LL_ADC_DeInit(ADC_TypeDef *ADCx) +{ + ErrorStatus status = SUCCESS; + + __IO uint32_t timeout_cpu_cycles = 0UL; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(ADCx)); + + /* Disable ADC instance if not already disabled. */ + if (LL_ADC_IsEnabled(ADCx) == 1UL) + { + /* Set ADC group regular trigger source to SW start to ensure to not */ + /* have an external trigger event occurring during the conversion stop */ + /* ADC disable process. */ + LL_ADC_REG_SetTriggerSource(ADCx, LL_ADC_REG_TRIG_SOFTWARE); + + /* Stop potential ADC conversion on going on ADC group regular. */ + if (LL_ADC_REG_IsConversionOngoing(ADCx) != 0UL) + { + if (LL_ADC_REG_IsStopConversionOngoing(ADCx) == 0UL) + { + LL_ADC_REG_StopConversion(ADCx); + } + } + + /* Set ADC group injected trigger source to SW start to ensure to not */ + /* have an external trigger event occurring during the conversion stop */ + /* ADC disable process. */ + LL_ADC_INJ_SetTriggerSource(ADCx, LL_ADC_INJ_TRIG_SOFTWARE); + + /* Stop potential ADC conversion on going on ADC group injected. */ + if (LL_ADC_INJ_IsConversionOngoing(ADCx) != 0UL) + { + if (LL_ADC_INJ_IsStopConversionOngoing(ADCx) == 0UL) + { + LL_ADC_INJ_StopConversion(ADCx); + } + } + + /* Wait for ADC conversions are effectively stopped */ + timeout_cpu_cycles = ADC_TIMEOUT_STOP_CONVERSION_CPU_CYCLES; + while ((LL_ADC_REG_IsStopConversionOngoing(ADCx) + | LL_ADC_INJ_IsStopConversionOngoing(ADCx)) == 1UL) + { + timeout_cpu_cycles--; + if (timeout_cpu_cycles == 0UL) + { + /* Time-out error */ + status = ERROR; + break; + } + } + + /* Flush group injected contexts queue (register JSQR): */ + /* Note: Bit JQM must be set to empty the contexts queue (otherwise */ + /* contexts queue is maintained with the last active context). */ + LL_ADC_INJ_SetQueueMode(ADCx, LL_ADC_INJ_QUEUE_2CONTEXTS_END_EMPTY); + + /* Disable the ADC instance */ + LL_ADC_Disable(ADCx); + + /* Wait for ADC instance is effectively disabled */ + timeout_cpu_cycles = ADC_TIMEOUT_DISABLE_CPU_CYCLES; + while (LL_ADC_IsDisableOngoing(ADCx) == 1UL) + { + timeout_cpu_cycles--; + if (timeout_cpu_cycles == 0UL) + { + /* Time-out error */ + status = ERROR; + break; + } + } + } + + /* Check whether ADC state is compliant with expected state */ + if (READ_BIT(ADCx->CR, + (ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART + | ADC_CR_ADDIS | ADC_CR_ADEN) + ) + == 0UL) + { + /* ========== Reset ADC registers ========== */ + /* Reset register IER */ + CLEAR_BIT(ADCx->IER, + (LL_ADC_IT_ADRDY + | LL_ADC_IT_EOC + | LL_ADC_IT_EOS + | LL_ADC_IT_OVR + | LL_ADC_IT_EOSMP + | LL_ADC_IT_JEOC + | LL_ADC_IT_JEOS + | LL_ADC_IT_JQOVF + | LL_ADC_IT_AWD1 + | LL_ADC_IT_AWD2 + | LL_ADC_IT_AWD3 + ) + ); + + /* Reset register ISR */ + SET_BIT(ADCx->ISR, + (LL_ADC_FLAG_ADRDY + | LL_ADC_FLAG_EOC + | LL_ADC_FLAG_EOS + | LL_ADC_FLAG_OVR + | LL_ADC_FLAG_EOSMP + | LL_ADC_FLAG_JEOC + | LL_ADC_FLAG_JEOS + | LL_ADC_FLAG_JQOVF + | LL_ADC_FLAG_AWD1 + | LL_ADC_FLAG_AWD2 + | LL_ADC_FLAG_AWD3 + ) + ); + + /* Reset register CR */ + /* - Bits ADC_CR_JADSTP, ADC_CR_ADSTP, ADC_CR_JADSTART, ADC_CR_ADSTART, */ + /* ADC_CR_ADCAL, ADC_CR_ADDIS, ADC_CR_ADEN are in */ + /* access mode "read-set": no direct reset applicable. */ + /* - Reset Calibration mode to default setting (single ended). */ + /* - Disable ADC internal voltage regulator. */ + /* - Enable ADC deep power down. */ + /* Note: ADC internal voltage regulator disable and ADC deep power */ + /* down enable are conditioned to ADC state disabled: */ + /* already done above. */ + CLEAR_BIT(ADCx->CR, ADC_CR_ADVREGEN | ADC_CR_ADCALDIF); + SET_BIT(ADCx->CR, ADC_CR_DEEPPWD); + + /* Reset register CFGR */ + MODIFY_REG(ADCx->CFGR, + (ADC_CFGR_AWD1CH | ADC_CFGR_JAUTO | ADC_CFGR_JAWD1EN + | ADC_CFGR_AWD1EN | ADC_CFGR_AWD1SGL | ADC_CFGR_JQM + | ADC_CFGR_JDISCEN | ADC_CFGR_DISCNUM | ADC_CFGR_DISCEN + | ADC_CFGR_AUTDLY | ADC_CFGR_CONT | ADC_CFGR_OVRMOD + | ADC_CFGR_EXTEN | ADC_CFGR_EXTSEL | ADC_CFGR_ALIGN + | ADC_CFGR_RES | ADC_CFGR_DMACFG | ADC_CFGR_DMAEN), + ADC_CFGR_JQDIS + ); + + /* Reset register CFGR2 */ + CLEAR_BIT(ADCx->CFGR2, + (ADC_CFGR2_ROVSM | ADC_CFGR2_TROVS | ADC_CFGR2_OVSS + | ADC_CFGR2_OVSR | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSE) + ); + + /* Reset register SMPR1 */ + CLEAR_BIT(ADCx->SMPR1, + (ADC_SMPR1_SMP9 | ADC_SMPR1_SMP8 | ADC_SMPR1_SMP7 + | ADC_SMPR1_SMP6 | ADC_SMPR1_SMP5 | ADC_SMPR1_SMP4 + | ADC_SMPR1_SMP3 | ADC_SMPR1_SMP2 | ADC_SMPR1_SMP1) + ); + + /* Reset register SMPR2 */ + CLEAR_BIT(ADCx->SMPR2, + (ADC_SMPR2_SMP18 | ADC_SMPR2_SMP17 | ADC_SMPR2_SMP16 + | ADC_SMPR2_SMP15 | ADC_SMPR2_SMP14 | ADC_SMPR2_SMP13 + | ADC_SMPR2_SMP12 | ADC_SMPR2_SMP11 | ADC_SMPR2_SMP10) + ); + + /* Reset register TR1 */ + MODIFY_REG(ADCx->TR1, ADC_TR1_HT1 | ADC_TR1_LT1, ADC_TR1_HT1); + + /* Reset register TR2 */ + MODIFY_REG(ADCx->TR2, ADC_TR2_HT2 | ADC_TR2_LT2, ADC_TR2_HT2); + + /* Reset register TR3 */ + MODIFY_REG(ADCx->TR3, ADC_TR3_HT3 | ADC_TR3_LT3, ADC_TR3_HT3); + + /* Reset register SQR1 */ + CLEAR_BIT(ADCx->SQR1, + (ADC_SQR1_SQ4 | ADC_SQR1_SQ3 | ADC_SQR1_SQ2 + | ADC_SQR1_SQ1 | ADC_SQR1_L) + ); + + /* Reset register SQR2 */ + CLEAR_BIT(ADCx->SQR2, + (ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7 + | ADC_SQR2_SQ6 | ADC_SQR2_SQ5) + ); + + /* Reset register SQR3 */ + CLEAR_BIT(ADCx->SQR3, + (ADC_SQR3_SQ14 | ADC_SQR3_SQ13 | ADC_SQR3_SQ12 + | ADC_SQR3_SQ11 | ADC_SQR3_SQ10) + ); + + /* Reset register SQR4 */ + CLEAR_BIT(ADCx->SQR4, ADC_SQR4_SQ16 | ADC_SQR4_SQ15); + + /* Reset register JSQR */ + CLEAR_BIT(ADCx->JSQR, + (ADC_JSQR_JL + | ADC_JSQR_JEXTSEL | ADC_JSQR_JEXTEN + | ADC_JSQR_JSQ4 | ADC_JSQR_JSQ3 + | ADC_JSQR_JSQ2 | ADC_JSQR_JSQ1) + ); + + /* Reset register DR */ + /* Note: bits in access mode read only, no direct reset applicable */ + + /* Reset register OFR1 */ + CLEAR_BIT(ADCx->OFR1, ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1); + /* Reset register OFR2 */ + CLEAR_BIT(ADCx->OFR2, ADC_OFR2_OFFSET2_EN | ADC_OFR2_OFFSET2_CH | ADC_OFR2_OFFSET2); + /* Reset register OFR3 */ + CLEAR_BIT(ADCx->OFR3, ADC_OFR3_OFFSET3_EN | ADC_OFR3_OFFSET3_CH | ADC_OFR3_OFFSET3); + /* Reset register OFR4 */ + CLEAR_BIT(ADCx->OFR4, ADC_OFR4_OFFSET4_EN | ADC_OFR4_OFFSET4_CH | ADC_OFR4_OFFSET4); + + /* Reset registers JDR1, JDR2, JDR3, JDR4 */ + /* Note: bits in access mode read only, no direct reset applicable */ + + /* Reset register AWD2CR */ + CLEAR_BIT(ADCx->AWD2CR, ADC_AWD2CR_AWD2CH); + + /* Reset register AWD3CR */ + CLEAR_BIT(ADCx->AWD3CR, ADC_AWD3CR_AWD3CH); + + /* Reset register DIFSEL */ + CLEAR_BIT(ADCx->DIFSEL, ADC_DIFSEL_DIFSEL); + + /* Reset register CALFACT */ + CLEAR_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT_D | ADC_CALFACT_CALFACT_S); + } + else + { + /* ADC instance is in an unknown state */ + /* Need to performing a hard reset of ADC instance, using high level */ + /* clock source RCC ADC reset. */ + /* Caution: On this STM32 serie, if several ADC instances are available */ + /* on the selected device, RCC ADC reset will reset */ + /* all ADC instances belonging to the common ADC instance. */ + status = ERROR; + } + + return status; +} + +/** + * @brief Initialize some features of ADC instance. + * @note These parameters have an impact on ADC scope: ADC instance. + * Affects both group regular and group injected (availability + * of ADC group injected depends on STM32 families). + * Refer to corresponding unitary functions into + * @ref ADC_LL_EF_Configuration_ADC_Instance . + * @note The setting of these parameters by function @ref LL_ADC_Init() + * is conditioned to ADC state: + * ADC instance must be disabled. + * This condition is applied to all ADC features, for efficiency + * and compatibility over all STM32 families. However, the different + * features can be set under different ADC state conditions + * (setting possible with ADC enabled without conversion on going, + * ADC enabled with conversion on going, ...) + * Each feature can be updated afterwards with a unitary function + * and potentially with ADC in a different state than disabled, + * refer to description of each function for setting + * conditioned to ADC state. + * @note After using this function, some other features must be configured + * using LL unitary functions. + * The minimum configuration remaining to be done is: + * - Set ADC group regular or group injected sequencer: + * map channel on the selected sequencer rank. + * Refer to function @ref LL_ADC_REG_SetSequencerRanks(). + * - Set ADC channel sampling time + * Refer to function LL_ADC_SetChannelSamplingTime(); + * @param ADCx ADC instance + * @param ADC_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: ADC registers are initialized + * - ERROR: ADC registers are not initialized + */ +ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct) +{ + ErrorStatus status = SUCCESS; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(ADCx)); + + assert_param(IS_LL_ADC_RESOLUTION(ADC_InitStruct->Resolution)); + assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment)); + assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode)); + + /* Note: Hardware constraint (refer to description of this function): */ + /* ADC instance must be disabled. */ + if (LL_ADC_IsEnabled(ADCx) == 0UL) + { + /* Configuration of ADC hierarchical scope: */ + /* - ADC instance */ + /* - Set ADC data resolution */ + /* - Set ADC conversion data alignment */ + /* - Set ADC low power mode */ + MODIFY_REG(ADCx->CFGR, + ADC_CFGR_RES + | ADC_CFGR_ALIGN + | ADC_CFGR_AUTDLY + , + ADC_InitStruct->Resolution + | ADC_InitStruct->DataAlignment + | ADC_InitStruct->LowPowerMode + ); + + } + else + { + /* Initialization error: ADC instance is not disabled. */ + status = ERROR; + } + return status; +} + +/** + * @brief Set each @ref LL_ADC_InitTypeDef field to default value. + * @param ADC_InitStruct Pointer to a @ref LL_ADC_InitTypeDef structure + * whose fields will be set to default values. + * @retval None + */ +void LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct) +{ + /* Set ADC_InitStruct fields to default values */ + /* Set fields of ADC instance */ + ADC_InitStruct->Resolution = LL_ADC_RESOLUTION_12B; + ADC_InitStruct->DataAlignment = LL_ADC_DATA_ALIGN_RIGHT; + ADC_InitStruct->LowPowerMode = LL_ADC_LP_MODE_NONE; + +} + +/** + * @brief Initialize some features of ADC group regular. + * @note These parameters have an impact on ADC scope: ADC group regular. + * Refer to corresponding unitary functions into + * @ref ADC_LL_EF_Configuration_ADC_Group_Regular + * (functions with prefix "REG"). + * @note The setting of these parameters by function @ref LL_ADC_Init() + * is conditioned to ADC state: + * ADC instance must be disabled. + * This condition is applied to all ADC features, for efficiency + * and compatibility over all STM32 families. However, the different + * features can be set under different ADC state conditions + * (setting possible with ADC enabled without conversion on going, + * ADC enabled with conversion on going, ...) + * Each feature can be updated afterwards with a unitary function + * and potentially with ADC in a different state than disabled, + * refer to description of each function for setting + * conditioned to ADC state. + * @note After using this function, other features must be configured + * using LL unitary functions. + * The minimum configuration remaining to be done is: + * - Set ADC group regular or group injected sequencer: + * map channel on the selected sequencer rank. + * Refer to function @ref LL_ADC_REG_SetSequencerRanks(). + * - Set ADC channel sampling time + * Refer to function LL_ADC_SetChannelSamplingTime(); + * @param ADCx ADC instance + * @param ADC_REG_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: ADC registers are initialized + * - ERROR: ADC registers are not initialized + */ +ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct) +{ + ErrorStatus status = SUCCESS; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(ADCx)); + assert_param(IS_LL_ADC_REG_TRIG_SOURCE(ADC_REG_InitStruct->TriggerSource)); + assert_param(IS_LL_ADC_REG_SEQ_SCAN_LENGTH(ADC_REG_InitStruct->SequencerLength)); + if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE) + { + assert_param(IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(ADC_REG_InitStruct->SequencerDiscont)); + } + assert_param(IS_LL_ADC_REG_CONTINUOUS_MODE(ADC_REG_InitStruct->ContinuousMode)); + assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer)); + assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun)); + + /* Note: Hardware constraint (refer to description of this function): */ + /* ADC instance must be disabled. */ + if (LL_ADC_IsEnabled(ADCx) == 0UL) + { + /* Configuration of ADC hierarchical scope: */ + /* - ADC group regular */ + /* - Set ADC group regular trigger source */ + /* - Set ADC group regular sequencer length */ + /* - Set ADC group regular sequencer discontinuous mode */ + /* - Set ADC group regular continuous mode */ + /* - Set ADC group regular conversion data transfer: no transfer or */ + /* transfer by DMA, and DMA requests mode */ + /* - Set ADC group regular overrun behavior */ + /* Note: On this STM32 serie, ADC trigger edge is set to value 0x0 by */ + /* setting of trigger source to SW start. */ + if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE) + { + MODIFY_REG(ADCx->CFGR, + ADC_CFGR_EXTSEL + | ADC_CFGR_EXTEN + | ADC_CFGR_DISCEN + | ADC_CFGR_DISCNUM + | ADC_CFGR_CONT + | ADC_CFGR_DMAEN + | ADC_CFGR_DMACFG + | ADC_CFGR_OVRMOD + , + ADC_REG_InitStruct->TriggerSource + | ADC_REG_InitStruct->SequencerDiscont + | ADC_REG_InitStruct->ContinuousMode + | ADC_REG_InitStruct->DMATransfer + | ADC_REG_InitStruct->Overrun + ); + } + else + { + MODIFY_REG(ADCx->CFGR, + ADC_CFGR_EXTSEL + | ADC_CFGR_EXTEN + | ADC_CFGR_DISCEN + | ADC_CFGR_DISCNUM + | ADC_CFGR_CONT + | ADC_CFGR_DMAEN + | ADC_CFGR_DMACFG + | ADC_CFGR_OVRMOD + , + ADC_REG_InitStruct->TriggerSource + | LL_ADC_REG_SEQ_DISCONT_DISABLE + | ADC_REG_InitStruct->ContinuousMode + | ADC_REG_InitStruct->DMATransfer + | ADC_REG_InitStruct->Overrun + ); + } + + /* Set ADC group regular sequencer length and scan direction */ + LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength); + } + else + { + /* Initialization error: ADC instance is not disabled. */ + status = ERROR; + } + return status; +} + +/** + * @brief Set each @ref LL_ADC_REG_InitTypeDef field to default value. + * @param ADC_REG_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure + * whose fields will be set to default values. + * @retval None + */ +void LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct) +{ + /* Set ADC_REG_InitStruct fields to default values */ + /* Set fields of ADC group regular */ + /* Note: On this STM32 serie, ADC trigger edge is set to value 0x0 by */ + /* setting of trigger source to SW start. */ + ADC_REG_InitStruct->TriggerSource = LL_ADC_REG_TRIG_SOFTWARE; + ADC_REG_InitStruct->SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE; + ADC_REG_InitStruct->SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE; + ADC_REG_InitStruct->ContinuousMode = LL_ADC_REG_CONV_SINGLE; + ADC_REG_InitStruct->DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE; + ADC_REG_InitStruct->Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN; +} + +/** + * @brief Initialize some features of ADC group injected. + * @note These parameters have an impact on ADC scope: ADC group injected. + * Refer to corresponding unitary functions into + * @ref ADC_LL_EF_Configuration_ADC_Group_Regular + * (functions with prefix "INJ"). + * @note The setting of these parameters by function @ref LL_ADC_Init() + * is conditioned to ADC state: + * ADC instance must be disabled. + * This condition is applied to all ADC features, for efficiency + * and compatibility over all STM32 families. However, the different + * features can be set under different ADC state conditions + * (setting possible with ADC enabled without conversion on going, + * ADC enabled with conversion on going, ...) + * Each feature can be updated afterwards with a unitary function + * and potentially with ADC in a different state than disabled, + * refer to description of each function for setting + * conditioned to ADC state. + * @note After using this function, other features must be configured + * using LL unitary functions. + * The minimum configuration remaining to be done is: + * - Set ADC group injected sequencer: + * map channel on the selected sequencer rank. + * Refer to function @ref LL_ADC_INJ_SetSequencerRanks(). + * - Set ADC channel sampling time + * Refer to function LL_ADC_SetChannelSamplingTime(); + * @param ADCx ADC instance + * @param ADC_INJ_InitStruct Pointer to a @ref LL_ADC_INJ_InitTypeDef structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: ADC registers are initialized + * - ERROR: ADC registers are not initialized + */ +ErrorStatus LL_ADC_INJ_Init(ADC_TypeDef *ADCx, LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct) +{ + ErrorStatus status = SUCCESS; + + /* Check the parameters */ + assert_param(IS_ADC_ALL_INSTANCE(ADCx)); + assert_param(IS_LL_ADC_INJ_TRIG_SOURCE(ADC_INJ_InitStruct->TriggerSource)); + assert_param(IS_LL_ADC_INJ_SEQ_SCAN_LENGTH(ADC_INJ_InitStruct->SequencerLength)); + if (ADC_INJ_InitStruct->SequencerLength != LL_ADC_INJ_SEQ_SCAN_DISABLE) + { + assert_param(IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE(ADC_INJ_InitStruct->SequencerDiscont)); + } + assert_param(IS_LL_ADC_INJ_TRIG_AUTO(ADC_INJ_InitStruct->TrigAuto)); + + /* Note: Hardware constraint (refer to description of this function): */ + /* ADC instance must be disabled. */ + if (LL_ADC_IsEnabled(ADCx) == 0UL) + { + /* Configuration of ADC hierarchical scope: */ + /* - ADC group injected */ + /* - Set ADC group injected trigger source */ + /* - Set ADC group injected sequencer length */ + /* - Set ADC group injected sequencer discontinuous mode */ + /* - Set ADC group injected conversion trigger: independent or */ + /* from ADC group regular */ + /* Note: On this STM32 serie, ADC trigger edge is set to value 0x0 by */ + /* setting of trigger source to SW start. */ + if (ADC_INJ_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE) + { + MODIFY_REG(ADCx->CFGR, + ADC_CFGR_JDISCEN + | ADC_CFGR_JAUTO + , + ADC_INJ_InitStruct->SequencerDiscont + | ADC_INJ_InitStruct->TrigAuto + ); + } + else + { + MODIFY_REG(ADCx->CFGR, + ADC_CFGR_JDISCEN + | ADC_CFGR_JAUTO + , + LL_ADC_REG_SEQ_DISCONT_DISABLE + | ADC_INJ_InitStruct->TrigAuto + ); + } + + MODIFY_REG(ADCx->JSQR, + ADC_JSQR_JEXTSEL + | ADC_JSQR_JEXTEN + | ADC_JSQR_JL + , + ADC_INJ_InitStruct->TriggerSource + | ADC_INJ_InitStruct->SequencerLength + ); + } + else + { + /* Initialization error: ADC instance is not disabled. */ + status = ERROR; + } + return status; +} + +/** + * @brief Set each @ref LL_ADC_INJ_InitTypeDef field to default value. + * @param ADC_INJ_InitStruct Pointer to a @ref LL_ADC_INJ_InitTypeDef structure + * whose fields will be set to default values. + * @retval None + */ +void LL_ADC_INJ_StructInit(LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct) +{ + /* Set ADC_INJ_InitStruct fields to default values */ + /* Set fields of ADC group injected */ + ADC_INJ_InitStruct->TriggerSource = LL_ADC_INJ_TRIG_SOFTWARE; + ADC_INJ_InitStruct->SequencerLength = LL_ADC_INJ_SEQ_SCAN_DISABLE; + ADC_INJ_InitStruct->SequencerDiscont = LL_ADC_INJ_SEQ_DISCONT_DISABLE; + ADC_INJ_InitStruct->TrigAuto = LL_ADC_INJ_TRIG_INDEPENDENT; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* ADC1 */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_comp.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_comp.c new file mode 100644 index 0000000..772ae4c --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_comp.c @@ -0,0 +1,256 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_comp.c + * @author MCD Application Team + * @brief COMP LL module driver + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_comp.h" + +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (COMP1) || defined (COMP2) + +/** @addtogroup COMP_LL COMP + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/** @addtogroup COMP_LL_Private_Macros + * @{ + */ + +/* Check of parameters for configuration of COMP hierarchical scope: */ +/* COMP instance. */ + +#define IS_LL_COMP_POWER_MODE(__POWER_MODE__) \ + ( ((__POWER_MODE__) == LL_COMP_POWERMODE_HIGHSPEED) \ + || ((__POWER_MODE__) == LL_COMP_POWERMODE_MEDIUMSPEED) \ + || ((__POWER_MODE__) == LL_COMP_POWERMODE_ULTRALOWPOWER) \ + ) + +/* Note: On this STM32 serie, comparator input plus parameters are */ +/* the same on all COMP instances. */ +/* However, comparator instance kept as macro parameter for */ +/* compatibility with other STM32 families. */ +#define IS_LL_COMP_INPUT_PLUS(__COMP_INSTANCE__, __INPUT_PLUS__) \ + ( ((__INPUT_PLUS__) == LL_COMP_INPUT_PLUS_IO1) \ + || ((__INPUT_PLUS__) == LL_COMP_INPUT_PLUS_IO2) \ + || ((__INPUT_PLUS__) == LL_COMP_INPUT_PLUS_IO3) \ + ) + +/* Note: On this STM32 serie, comparator input minus parameters are */ +/* the same on all COMP instances. */ +/* However, comparator instance kept as macro parameter for */ +/* compatibility with other STM32 families. */ +#define IS_LL_COMP_INPUT_MINUS(__COMP_INSTANCE__, __INPUT_MINUS__) \ + ( ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_1_4VREFINT) \ + || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_1_2VREFINT) \ + || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_3_4VREFINT) \ + || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_VREFINT) \ + || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_IO1) \ + || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_IO2) \ + || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_IO3) \ + || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_IO4) \ + || ((__INPUT_MINUS__) == LL_COMP_INPUT_MINUS_IO5) \ + ) + +#define IS_LL_COMP_INPUT_HYSTERESIS(__INPUT_HYSTERESIS__) \ + ( ((__INPUT_HYSTERESIS__) == LL_COMP_HYSTERESIS_NONE) \ + || ((__INPUT_HYSTERESIS__) == LL_COMP_HYSTERESIS_LOW) \ + || ((__INPUT_HYSTERESIS__) == LL_COMP_HYSTERESIS_MEDIUM) \ + || ((__INPUT_HYSTERESIS__) == LL_COMP_HYSTERESIS_HIGH) \ + ) + +#define IS_LL_COMP_OUTPUT_POLARITY(__POLARITY__) \ + ( ((__POLARITY__) == LL_COMP_OUTPUTPOL_NONINVERTED) \ + || ((__POLARITY__) == LL_COMP_OUTPUTPOL_INVERTED) \ + ) + +#define IS_LL_COMP_OUTPUT_BLANKING_SOURCE(__OUTPUT_BLANKING_SOURCE__) \ + ( ((__OUTPUT_BLANKING_SOURCE__) == LL_COMP_BLANKINGSRC_NONE) \ + || ((__OUTPUT_BLANKING_SOURCE__) == LL_COMP_BLANKINGSRC_TIM1_OC5) \ + || ((__OUTPUT_BLANKING_SOURCE__) == LL_COMP_BLANKINGSRC_TIM2_OC3) \ + ) + +/** + * @} + */ + + +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup COMP_LL_Exported_Functions + * @{ + */ + +/** @addtogroup COMP_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize registers of the selected COMP instance + * to their default reset values. + * @note If comparator is locked, de-initialization by software is + * not possible. + * The only way to unlock the comparator is a device hardware reset. + * @param COMPx COMP instance + * @retval An ErrorStatus enumeration value: + * - SUCCESS: COMP registers are de-initialized + * - ERROR: COMP registers are not de-initialized + */ +ErrorStatus LL_COMP_DeInit(COMP_TypeDef *COMPx) +{ + ErrorStatus status = SUCCESS; + + /* Check the parameters */ + assert_param(IS_COMP_ALL_INSTANCE(COMPx)); + + /* Note: Hardware constraint (refer to description of this function): */ + /* COMP instance must not be locked. */ + if (LL_COMP_IsLocked(COMPx) == 0UL) + { + LL_COMP_WriteReg(COMPx, CSR, 0x00000000UL); + + } + else + { + /* Comparator instance is locked: de-initialization by software is */ + /* not possible. */ + /* The only way to unlock the comparator is a device hardware reset. */ + status = ERROR; + } + + return status; +} + +/** + * @brief Initialize some features of COMP instance. + * @note This function configures features of the selected COMP instance. + * Some features are also available at scope COMP common instance + * (common to several COMP instances). + * Refer to functions having argument "COMPxy_COMMON" as parameter. + * @param COMPx COMP instance + * @param COMP_InitStruct Pointer to a @ref LL_COMP_InitTypeDef structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: COMP registers are initialized + * - ERROR: COMP registers are not initialized + */ +ErrorStatus LL_COMP_Init(COMP_TypeDef *COMPx, LL_COMP_InitTypeDef *COMP_InitStruct) +{ + ErrorStatus status = SUCCESS; + + /* Check the parameters */ + assert_param(IS_COMP_ALL_INSTANCE(COMPx)); + assert_param(IS_LL_COMP_POWER_MODE(COMP_InitStruct->PowerMode)); + assert_param(IS_LL_COMP_INPUT_PLUS(COMPx, COMP_InitStruct->InputPlus)); + assert_param(IS_LL_COMP_INPUT_MINUS(COMPx, COMP_InitStruct->InputMinus)); + assert_param(IS_LL_COMP_INPUT_HYSTERESIS(COMP_InitStruct->InputHysteresis)); + assert_param(IS_LL_COMP_OUTPUT_POLARITY(COMP_InitStruct->OutputPolarity)); + assert_param(IS_LL_COMP_OUTPUT_BLANKING_SOURCE(COMP_InitStruct->OutputBlankingSource)); + + /* Note: Hardware constraint (refer to description of this function) */ + /* COMP instance must not be locked. */ + if (LL_COMP_IsLocked(COMPx) == 0UL) + { + /* Configuration of comparator instance : */ + /* - PowerMode */ + /* - InputPlus */ + /* - InputMinus */ + /* - InputHysteresis */ + /* - OutputPolarity */ + /* - OutputBlankingSource */ + MODIFY_REG(COMPx->CSR, + COMP_CSR_PWRMODE + | COMP_CSR_INPSEL + | COMP_CSR_SCALEN + | COMP_CSR_BRGEN + | COMP_CSR_INMESEL + | COMP_CSR_INMSEL + | COMP_CSR_HYST + | COMP_CSR_POLARITY + | COMP_CSR_BLANKING + , + COMP_InitStruct->PowerMode + | COMP_InitStruct->InputPlus + | COMP_InitStruct->InputMinus + | COMP_InitStruct->InputHysteresis + | COMP_InitStruct->OutputPolarity + | COMP_InitStruct->OutputBlankingSource + ); + + } + else + { + /* Initialization error: COMP instance is locked. */ + status = ERROR; + } + + return status; +} + +/** + * @brief Set each @ref LL_COMP_InitTypeDef field to default value. + * @param COMP_InitStruct Pointer to a @ref LL_COMP_InitTypeDef structure + * whose fields will be set to default values. + * @retval None + */ +void LL_COMP_StructInit(LL_COMP_InitTypeDef *COMP_InitStruct) +{ + /* Set COMP_InitStruct fields to default values */ + COMP_InitStruct->PowerMode = LL_COMP_POWERMODE_ULTRALOWPOWER; + COMP_InitStruct->InputPlus = LL_COMP_INPUT_PLUS_IO1; + COMP_InitStruct->InputMinus = LL_COMP_INPUT_MINUS_VREFINT; + COMP_InitStruct->InputHysteresis = LL_COMP_HYSTERESIS_NONE; + COMP_InitStruct->OutputPolarity = LL_COMP_OUTPUTPOL_NONINVERTED; + COMP_InitStruct->OutputBlankingSource = LL_COMP_BLANKINGSRC_NONE; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* COMP1 || COMP2 */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_crc.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_crc.c new file mode 100644 index 0000000..c2606e7 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_crc.c @@ -0,0 +1,107 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_crc.c + * @author MCD Application Team + * @brief CRC LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_crc.h" +#include "stm32wbxx_ll_bus.h" + +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (CRC) + +/** @addtogroup CRC_LL + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup CRC_LL_Exported_Functions + * @{ + */ + +/** @addtogroup CRC_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize CRC registers (Registers restored to their default values). + * @param CRCx CRC Instance + * @retval An ErrorStatus enumeration value: + * - SUCCESS: CRC registers are de-initialized + * - ERROR: CRC registers are not de-initialized + */ +ErrorStatus LL_CRC_DeInit(CRC_TypeDef *CRCx) +{ + ErrorStatus status = SUCCESS; + + /* Check the parameters */ + assert_param(IS_CRC_ALL_INSTANCE(CRCx)); + + if (CRCx == CRC) + { + /* Force CRC reset */ + LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_CRC); + + /* Release CRC reset */ + LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_CRC); + } + else + { + status = ERROR; + } + + return (status); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (CRC) */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_crs.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_crs.c new file mode 100644 index 0000000..6ca6737 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_crs.c @@ -0,0 +1,86 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_crs.h + * @author MCD Application Team + * @brief CRS LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_crs.h" +#include "stm32wbxx_ll_bus.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(CRS) + +/** @defgroup CRS_LL CRS + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup CRS_LL_Exported_Functions + * @{ + */ + +/** @addtogroup CRS_LL_EF_Init + * @{ + */ + +/** + * @brief De-Initializes CRS peripheral registers to their default reset values. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: CRS registers are de-initialized + * - ERROR: not applicable + */ +ErrorStatus LL_CRS_DeInit(void) +{ + LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_CRS); + LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_CRS); + + return SUCCESS; +} + + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(CRS) */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_dma.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_dma.c new file mode 100644 index 0000000..b4abe89 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_dma.c @@ -0,0 +1,372 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_dma.c + * @author MCD Application Team + * @brief DMA LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_dma.h" +#include "stm32wbxx_ll_bus.h" +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (DMA1) || defined (DMA2) + +/** @defgroup DMA_LL DMA + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup DMA_LL_Private_Macros + * @{ + */ +#define IS_LL_DMA_DIRECTION(__VALUE__) (((__VALUE__) == LL_DMA_DIRECTION_PERIPH_TO_MEMORY) || \ + ((__VALUE__) == LL_DMA_DIRECTION_MEMORY_TO_PERIPH) || \ + ((__VALUE__) == LL_DMA_DIRECTION_MEMORY_TO_MEMORY)) + +#define IS_LL_DMA_MODE(__VALUE__) (((__VALUE__) == LL_DMA_MODE_NORMAL) || \ + ((__VALUE__) == LL_DMA_MODE_CIRCULAR)) + +#define IS_LL_DMA_PERIPHINCMODE(__VALUE__) (((__VALUE__) == LL_DMA_PERIPH_INCREMENT) || \ + ((__VALUE__) == LL_DMA_PERIPH_NOINCREMENT)) + +#define IS_LL_DMA_MEMORYINCMODE(__VALUE__) (((__VALUE__) == LL_DMA_MEMORY_INCREMENT) || \ + ((__VALUE__) == LL_DMA_MEMORY_NOINCREMENT)) + +#define IS_LL_DMA_PERIPHDATASIZE(__VALUE__) (((__VALUE__) == LL_DMA_PDATAALIGN_BYTE) || \ + ((__VALUE__) == LL_DMA_PDATAALIGN_HALFWORD) || \ + ((__VALUE__) == LL_DMA_PDATAALIGN_WORD)) + +#define IS_LL_DMA_MEMORYDATASIZE(__VALUE__) (((__VALUE__) == LL_DMA_MDATAALIGN_BYTE) || \ + ((__VALUE__) == LL_DMA_MDATAALIGN_HALFWORD) || \ + ((__VALUE__) == LL_DMA_MDATAALIGN_WORD)) + +#define IS_LL_DMA_NBDATA(__VALUE__) ((__VALUE__) <= 0x0000FFFFU) + +#define IS_LL_DMA_PERIPHREQUEST(__VALUE__) ((__VALUE__) <= 40U) + +#define IS_LL_DMA_PRIORITY(__VALUE__) (((__VALUE__) == LL_DMA_PRIORITY_LOW) || \ + ((__VALUE__) == LL_DMA_PRIORITY_MEDIUM) || \ + ((__VALUE__) == LL_DMA_PRIORITY_HIGH) || \ + ((__VALUE__) == LL_DMA_PRIORITY_VERYHIGH)) + +#if defined (DMA2) +#if defined (DMA2_Channel6) && defined (DMA2_Channel7) +#define IS_LL_DMA_ALL_CHANNEL_INSTANCE(INSTANCE, CHANNEL) ((((INSTANCE) == DMA1) && \ + (((CHANNEL) == LL_DMA_CHANNEL_1) || \ + ((CHANNEL) == LL_DMA_CHANNEL_2) || \ + ((CHANNEL) == LL_DMA_CHANNEL_3) || \ + ((CHANNEL) == LL_DMA_CHANNEL_4) || \ + ((CHANNEL) == LL_DMA_CHANNEL_5) || \ + ((CHANNEL) == LL_DMA_CHANNEL_6) || \ + ((CHANNEL) == LL_DMA_CHANNEL_7))) || \ + (((INSTANCE) == DMA2) && \ + (((CHANNEL) == LL_DMA_CHANNEL_1) || \ + ((CHANNEL) == LL_DMA_CHANNEL_2) || \ + ((CHANNEL) == LL_DMA_CHANNEL_3) || \ + ((CHANNEL) == LL_DMA_CHANNEL_4) || \ + ((CHANNEL) == LL_DMA_CHANNEL_5) || \ + ((CHANNEL) == LL_DMA_CHANNEL_6) || \ + ((CHANNEL) == LL_DMA_CHANNEL_7)))) +#else +#define IS_LL_DMA_ALL_CHANNEL_INSTANCE(INSTANCE, CHANNEL) ((((INSTANCE) == DMA1) && \ + (((CHANNEL) == LL_DMA_CHANNEL_1) || \ + ((CHANNEL) == LL_DMA_CHANNEL_2) || \ + ((CHANNEL) == LL_DMA_CHANNEL_3) || \ + ((CHANNEL) == LL_DMA_CHANNEL_4) || \ + ((CHANNEL) == LL_DMA_CHANNEL_5) || \ + ((CHANNEL) == LL_DMA_CHANNEL_6) || \ + ((CHANNEL) == LL_DMA_CHANNEL_7))) || \ + (((INSTANCE) == DMA2) && \ + (((CHANNEL) == LL_DMA_CHANNEL_1) || \ + ((CHANNEL) == LL_DMA_CHANNEL_2) || \ + ((CHANNEL) == LL_DMA_CHANNEL_3) || \ + ((CHANNEL) == LL_DMA_CHANNEL_4) || \ + ((CHANNEL) == LL_DMA_CHANNEL_5)))) +#endif +#else +#define IS_LL_DMA_ALL_CHANNEL_INSTANCE(INSTANCE, CHANNEL) ((((INSTANCE) == DMA1) && \ + (((CHANNEL) == LL_DMA_CHANNEL_1)|| \ + ((CHANNEL) == LL_DMA_CHANNEL_2) || \ + ((CHANNEL) == LL_DMA_CHANNEL_3) || \ + ((CHANNEL) == LL_DMA_CHANNEL_4) || \ + ((CHANNEL) == LL_DMA_CHANNEL_5) || \ + ((CHANNEL) == LL_DMA_CHANNEL_6) || \ + ((CHANNEL) == LL_DMA_CHANNEL_7)))) +#endif +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup DMA_LL_Exported_Functions + * @{ + */ + +/** @addtogroup DMA_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize the DMA registers to their default reset values. + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @arg @ref LL_DMA_CHANNEL_ALL + * @retval An ErrorStatus enumeration value: + * - SUCCESS: DMA registers are de-initialized + * - ERROR: DMA registers are not de-initialized + */ +ErrorStatus LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Channel) +{ + DMA_Channel_TypeDef *tmp; + ErrorStatus status = SUCCESS; + + /* Check the DMA Instance DMAx and Channel parameters*/ + assert_param(IS_LL_DMA_ALL_CHANNEL_INSTANCE(DMAx, Channel) || (Channel == LL_DMA_CHANNEL_ALL)); + + if (Channel == LL_DMA_CHANNEL_ALL) + { + if (DMAx == DMA1) + { + /* Force reset of DMA clock */ + LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA1); + + /* Release reset of DMA clock */ + LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA1); + } +#if defined(DMA2) + else if (DMAx == DMA2) + { + /* Force reset of DMA clock */ + LL_AHB1_GRP1_ForceReset(LL_AHB1_GRP1_PERIPH_DMA2); + + /* Release reset of DMA clock */ + LL_AHB1_GRP1_ReleaseReset(LL_AHB1_GRP1_PERIPH_DMA2); + } +#endif + else + { + status = ERROR; + } + } + else + { + tmp = (DMA_Channel_TypeDef *)(__LL_DMA_GET_CHANNEL_INSTANCE(DMAx, Channel)); + + /* Reset DMAx_Channely control register */ + WRITE_REG(tmp->CCR, 0U); + + /* Reset DMAx_Channely remaining bytes register */ + WRITE_REG(tmp->CNDTR, 0U); + + /* Reset DMAx_Channely peripheral address register */ + WRITE_REG(tmp->CPAR, 0U); + + /* Reset DMAx_Channely memory address register */ + WRITE_REG(tmp->CMAR, 0U); + + /* Reset Request register field for DMAx Channel */ + LL_DMA_SetPeriphRequest(DMAx, Channel, LL_DMAMUX_REQ_MEM2MEM); + + if (Channel == LL_DMA_CHANNEL_1) + { + /* Reset interrupt pending bits for DMAx Channel1 */ + LL_DMA_ClearFlag_GI1(DMAx); + } + else if (Channel == LL_DMA_CHANNEL_2) + { + /* Reset interrupt pending bits for DMAx Channel2 */ + LL_DMA_ClearFlag_GI2(DMAx); + } + else if (Channel == LL_DMA_CHANNEL_3) + { + /* Reset interrupt pending bits for DMAx Channel3 */ + LL_DMA_ClearFlag_GI3(DMAx); + } + else if (Channel == LL_DMA_CHANNEL_4) + { + /* Reset interrupt pending bits for DMAx Channel4 */ + LL_DMA_ClearFlag_GI4(DMAx); + } + else if (Channel == LL_DMA_CHANNEL_5) + { + /* Reset interrupt pending bits for DMAx Channel5 */ + LL_DMA_ClearFlag_GI5(DMAx); + } + + else if (Channel == LL_DMA_CHANNEL_6) + { + /* Reset interrupt pending bits for DMAx Channel6 */ + LL_DMA_ClearFlag_GI6(DMAx); + } + else if (Channel == LL_DMA_CHANNEL_7) + { + /* Reset interrupt pending bits for DMAx Channel7 */ + LL_DMA_ClearFlag_GI7(DMAx); + } + else + { + status = ERROR; + } + } + + return status; +} + +/** + * @brief Initialize the DMA registers according to the specified parameters in DMA_InitStruct. + * @note To convert DMAx_Channely Instance to DMAx Instance and Channely, use helper macros : + * @arg @ref __LL_DMA_GET_INSTANCE + * @arg @ref __LL_DMA_GET_CHANNEL + * @param DMAx DMAx Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_DMA_CHANNEL_1 + * @arg @ref LL_DMA_CHANNEL_2 + * @arg @ref LL_DMA_CHANNEL_3 + * @arg @ref LL_DMA_CHANNEL_4 + * @arg @ref LL_DMA_CHANNEL_5 + * @arg @ref LL_DMA_CHANNEL_6 + * @arg @ref LL_DMA_CHANNEL_7 + * @param DMA_InitStruct pointer to a @ref LL_DMA_InitTypeDef structure. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: DMA registers are initialized + * - ERROR: Not applicable + */ +ErrorStatus LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct) +{ + /* Check the DMA Instance DMAx and Channel parameters*/ + assert_param(IS_LL_DMA_ALL_CHANNEL_INSTANCE(DMAx, Channel)); + + /* Check the DMA parameters from DMA_InitStruct */ + assert_param(IS_LL_DMA_DIRECTION(DMA_InitStruct->Direction)); + assert_param(IS_LL_DMA_MODE(DMA_InitStruct->Mode)); + assert_param(IS_LL_DMA_PERIPHINCMODE(DMA_InitStruct->PeriphOrM2MSrcIncMode)); + assert_param(IS_LL_DMA_MEMORYINCMODE(DMA_InitStruct->MemoryOrM2MDstIncMode)); + assert_param(IS_LL_DMA_PERIPHDATASIZE(DMA_InitStruct->PeriphOrM2MSrcDataSize)); + assert_param(IS_LL_DMA_MEMORYDATASIZE(DMA_InitStruct->MemoryOrM2MDstDataSize)); + assert_param(IS_LL_DMA_NBDATA(DMA_InitStruct->NbData)); + assert_param(IS_LL_DMA_PERIPHREQUEST(DMA_InitStruct->PeriphRequest)); + assert_param(IS_LL_DMA_PRIORITY(DMA_InitStruct->Priority)); + + /*---------------------------- DMAx CCR Configuration ------------------------ + * Configure DMAx_Channely: data transfer direction, data transfer mode, + * peripheral and memory increment mode, + * data size alignment and priority level with parameters : + * - Direction: DMA_CCR_DIR and DMA_CCR_MEM2MEM bits + * - Mode: DMA_CCR_CIRC bit + * - PeriphOrM2MSrcIncMode: DMA_CCR_PINC bit + * - MemoryOrM2MDstIncMode: DMA_CCR_MINC bit + * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits + * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits + * - Priority: DMA_CCR_PL[1:0] bits + */ + LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction | \ + DMA_InitStruct->Mode | \ + DMA_InitStruct->PeriphOrM2MSrcIncMode | \ + DMA_InitStruct->MemoryOrM2MDstIncMode | \ + DMA_InitStruct->PeriphOrM2MSrcDataSize | \ + DMA_InitStruct->MemoryOrM2MDstDataSize | \ + DMA_InitStruct->Priority); + + /*-------------------------- DMAx CMAR Configuration ------------------------- + * Configure the memory or destination base address with parameter : + * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits + */ + LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress); + + /*-------------------------- DMAx CPAR Configuration ------------------------- + * Configure the peripheral or source base address with parameter : + * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits + */ + LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress); + + /*--------------------------- DMAx CNDTR Configuration ----------------------- + * Configure the peripheral base address with parameter : + * - NbData: DMA_CNDTR_NDT[15:0] bits + */ + LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData); + + /*--------------------------- DMAMUXx CCR Configuration ---------------------- + * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter : + * - PeriphRequest: DMA_CxCR[7:0] bits + */ + LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest); + + return SUCCESS; +} + +/** + * @brief Set each @ref LL_DMA_InitTypeDef field to default value. + * @param DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure. + * @retval None + */ +void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct) +{ + /* Set DMA_InitStruct fields to default values */ + DMA_InitStruct->PeriphOrM2MSrcAddress = 0x00000000U; + DMA_InitStruct->MemoryOrM2MDstAddress = 0x00000000U; + DMA_InitStruct->Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY; + DMA_InitStruct->Mode = LL_DMA_MODE_NORMAL; + DMA_InitStruct->PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT; + DMA_InitStruct->MemoryOrM2MDstIncMode = LL_DMA_MEMORY_NOINCREMENT; + DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE; + DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE; + DMA_InitStruct->NbData = 0x00000000U; + DMA_InitStruct->PeriphRequest = LL_DMAMUX_REQ_MEM2MEM; + DMA_InitStruct->Priority = LL_DMA_PRIORITY_LOW; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* DMA1 || DMA2 */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_exti.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_exti.c new file mode 100644 index 0000000..10e79c2 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_exti.c @@ -0,0 +1,299 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_exti.c + * @author MCD Application Team + * @brief EXTI LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_exti.h" +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (EXTI) + +/** @defgroup EXTI_LL EXTI + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup EXTI_LL_Private_Macros + * @{ + */ + +#define IS_LL_EXTI_LINE_0_31(__VALUE__) (((__VALUE__) & ~LL_EXTI_LINE_ALL_0_31) == 0x00000000U) +#define IS_LL_EXTI_LINE_32_63(__VALUE__) (((__VALUE__) & ~LL_EXTI_LINE_ALL_32_63) == 0x00000000U) + +#define IS_LL_EXTI_MODE(__VALUE__) (((__VALUE__) == LL_EXTI_MODE_IT) \ + || ((__VALUE__) == LL_EXTI_MODE_EVENT) \ + || ((__VALUE__) == LL_EXTI_MODE_IT_EVENT)) + + +#define IS_LL_EXTI_TRIGGER(__VALUE__) (((__VALUE__) == LL_EXTI_TRIGGER_NONE) \ + || ((__VALUE__) == LL_EXTI_TRIGGER_RISING) \ + || ((__VALUE__) == LL_EXTI_TRIGGER_FALLING) \ + || ((__VALUE__) == LL_EXTI_TRIGGER_RISING_FALLING)) + +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup EXTI_LL_Exported_Functions + * @{ + */ + +/** @addtogroup EXTI_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize the EXTI registers to their default reset values. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: EXTI registers are de-initialized + * - ERROR: not applicable + */ +ErrorStatus LL_EXTI_DeInit(void) +{ + /* Rising Trigger selection register set to default reset values */ + LL_EXTI_WriteReg(RTSR1, 0x00000000U); + + /* Falling Trigger selection register set to default reset values */ + LL_EXTI_WriteReg(FTSR1, 0x00000000U); + + /* Software interrupt event register set to default reset values */ + LL_EXTI_WriteReg(SWIER1, 0x00000000U); + + /* Pending register set to default reset values */ + LL_EXTI_WriteReg(PR1, 0xFFFFFFFFu); + + /* Rising Trigger selection register 2 set to default reset values */ + LL_EXTI_WriteReg(RTSR2, 0x00000000U); + + /* Falling Trigger selection register 2 set to default reset values */ + LL_EXTI_WriteReg(FTSR2, 0x00000000U); + + /* Software interrupt event register 2 set to default reset values */ + LL_EXTI_WriteReg(SWIER2, 0x00000000U); + + /* Pending register 2 set to default reset values */ + LL_EXTI_WriteReg(PR2, 0xFFFFFFFFu); + + /* Interrupt mask register set to default reset values */ + LL_EXTI_WriteReg(IMR1, 0x00000000U); + LL_EXTI_WriteReg(C2IMR1, 0x00000000U); + + /* Event mask register set to default reset values */ + LL_EXTI_WriteReg(EMR1, 0x00000000U); + LL_EXTI_WriteReg(C2EMR1, 0x00000000U); + + /* Interrupt mask register 2 set to default reset values */ + LL_EXTI_WriteReg(IMR2, 0x00000000U); + LL_EXTI_WriteReg(C2IMR2, 0x00000000U); + + /* Event mask register 2 set to default reset values */ + LL_EXTI_WriteReg(EMR2, 0x00000000U); + LL_EXTI_WriteReg(C2EMR2, 0x00000000U); + + return SUCCESS; +} + +/** + * @brief Initialize the EXTI registers according to the specified parameters in EXTI_InitStruct. + * @param EXTI_InitStruct pointer to a @ref LL_EXTI_InitTypeDef structure. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: EXTI registers are initialized + * - ERROR: not applicable + */ +ErrorStatus LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct) +{ + ErrorStatus status = SUCCESS; + /* Check the parameters */ + assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31)); + assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63)); + assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand)); + assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode)); + + /* ENABLE LineCommand */ + if (EXTI_InitStruct->LineCommand != DISABLE) + { + assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger)); + + /* Configure EXTI Lines in range from 0 to 31 */ + if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE) + { + switch (EXTI_InitStruct->Mode) + { + case LL_EXTI_MODE_IT: + /* First Disable Event on provided Lines */ + LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31); + /* Then Enable IT on provided Lines */ + LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31); + break; + case LL_EXTI_MODE_EVENT: + /* First Disable IT on provided Lines */ + LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31); + /* Then Enable Event on provided Lines */ + LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31); + break; + case LL_EXTI_MODE_IT_EVENT: + /* Directly Enable IT & Event on provided Lines */ + LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31); + LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31); + break; + default: + status = ERROR; + break; + } + if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE) + { + switch (EXTI_InitStruct->Trigger) + { + case LL_EXTI_TRIGGER_RISING: + /* First Disable Falling Trigger on provided Lines */ + LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31); + /* Then Enable Rising Trigger on provided Lines */ + LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31); + break; + case LL_EXTI_TRIGGER_FALLING: + /* First Disable Rising Trigger on provided Lines */ + LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31); + /* Then Enable Falling Trigger on provided Lines */ + LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31); + break; + case LL_EXTI_TRIGGER_RISING_FALLING: + LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31); + LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31); + break; + default: + status = ERROR; + break; + } + } + } + /* Configure EXTI Lines in range from 32 to 63 */ + if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE) + { + switch (EXTI_InitStruct->Mode) + { + case LL_EXTI_MODE_IT: + /* First Disable Event on provided Lines */ + LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63); + /* Then Enable IT on provided Lines */ + LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63); + break; + case LL_EXTI_MODE_EVENT: + /* First Disable IT on provided Lines */ + LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63); + /* Then Enable Event on provided Lines */ + LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63); + break; + case LL_EXTI_MODE_IT_EVENT: + /* Directly Enable IT & Event on provided Lines */ + LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63); + LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63); + break; + default: + status = ERROR; + break; + } + if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE) + { + switch (EXTI_InitStruct->Trigger) + { + case LL_EXTI_TRIGGER_RISING: + /* First Disable Falling Trigger on provided Lines */ + LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63); + /* Then Enable IT on provided Lines */ + LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63); + break; + case LL_EXTI_TRIGGER_FALLING: + /* First Disable Rising Trigger on provided Lines */ + LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63); + /* Then Enable Falling Trigger on provided Lines */ + LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63); + break; + case LL_EXTI_TRIGGER_RISING_FALLING: + LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63); + LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63); + break; + default: + status = ERROR; + break; + } + } + } + } + /* DISABLE LineCommand */ + else + { + /* De-configure EXTI Lines in range from 0 to 31 */ + LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31); + LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31); + /* De-configure EXTI Lines in range from 32 to 63 */ + LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63); + LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63); + } + return status; +} + +/** + * @brief Set each @ref LL_EXTI_InitTypeDef field to default value. + * @param EXTI_InitStruct Pointer to a @ref LL_EXTI_InitTypeDef structure. + * @retval None + */ +void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct) +{ + EXTI_InitStruct->Line_0_31 = LL_EXTI_LINE_NONE; + EXTI_InitStruct->Line_32_63 = LL_EXTI_LINE_NONE; + EXTI_InitStruct->LineCommand = DISABLE; + EXTI_InitStruct->Mode = LL_EXTI_MODE_IT; + EXTI_InitStruct->Trigger = LL_EXTI_TRIGGER_FALLING; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (EXTI) */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_gpio.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_gpio.c new file mode 100644 index 0000000..daf9f6a --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_gpio.c @@ -0,0 +1,275 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_gpio.c + * @author MCD Application Team + * @brief GPIO LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_gpio.h" +#include "stm32wbxx_ll_bus.h" +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOH) + +/** @addtogroup GPIO_LL + * @{ + */ +/** MISRA C:2012 deviation rule has been granted for following rules: + * Rule-12.2 - Medium: RHS argument is in interval [0,INF] which is out of + * range of the shift operator in following API : + * LL_GPIO_Init + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup GPIO_LL_Private_Macros + * @{ + */ +#define IS_LL_GPIO_PIN(__VALUE__) (((0x00u) < (__VALUE__)) && ((__VALUE__) <= (LL_GPIO_PIN_ALL))) + +#define IS_LL_GPIO_MODE(__VALUE__) (((__VALUE__) == LL_GPIO_MODE_INPUT) ||\ + ((__VALUE__) == LL_GPIO_MODE_OUTPUT) ||\ + ((__VALUE__) == LL_GPIO_MODE_ALTERNATE) ||\ + ((__VALUE__) == LL_GPIO_MODE_ANALOG)) + +#define IS_LL_GPIO_OUTPUT_TYPE(__VALUE__) (((__VALUE__) == LL_GPIO_OUTPUT_PUSHPULL) ||\ + ((__VALUE__) == LL_GPIO_OUTPUT_OPENDRAIN)) + +#define IS_LL_GPIO_SPEED(__VALUE__) (((__VALUE__) == LL_GPIO_SPEED_FREQ_LOW) ||\ + ((__VALUE__) == LL_GPIO_SPEED_FREQ_MEDIUM) ||\ + ((__VALUE__) == LL_GPIO_SPEED_FREQ_HIGH) ||\ + ((__VALUE__) == LL_GPIO_SPEED_FREQ_VERY_HIGH)) + +#define IS_LL_GPIO_PULL(__VALUE__) (((__VALUE__) == LL_GPIO_PULL_NO) ||\ + ((__VALUE__) == LL_GPIO_PULL_UP) ||\ + ((__VALUE__) == LL_GPIO_PULL_DOWN)) + +#define IS_LL_GPIO_ALTERNATE(__VALUE__) (((__VALUE__) == LL_GPIO_AF_0 ) ||\ + ((__VALUE__) == LL_GPIO_AF_1 ) ||\ + ((__VALUE__) == LL_GPIO_AF_2 ) ||\ + ((__VALUE__) == LL_GPIO_AF_3 ) ||\ + ((__VALUE__) == LL_GPIO_AF_4 ) ||\ + ((__VALUE__) == LL_GPIO_AF_5 ) ||\ + ((__VALUE__) == LL_GPIO_AF_6 ) ||\ + ((__VALUE__) == LL_GPIO_AF_7 ) ||\ + ((__VALUE__) == LL_GPIO_AF_8 ) ||\ + ((__VALUE__) == LL_GPIO_AF_9 ) ||\ + ((__VALUE__) == LL_GPIO_AF_10 ) ||\ + ((__VALUE__) == LL_GPIO_AF_11 ) ||\ + ((__VALUE__) == LL_GPIO_AF_12 ) ||\ + ((__VALUE__) == LL_GPIO_AF_13 ) ||\ + ((__VALUE__) == LL_GPIO_AF_14 ) ||\ + ((__VALUE__) == LL_GPIO_AF_15 )) +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup GPIO_LL_Exported_Functions + * @{ + */ + +/** @addtogroup GPIO_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize GPIO registers (Registers restored to their default values). + * @param GPIOx GPIO Port + * @retval An ErrorStatus enumeration value: + * - SUCCESS: GPIO registers are de-initialized + * - ERROR: Wrong GPIO Port + */ +ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx) +{ + ErrorStatus status = SUCCESS; + + /* Check the parameters */ + assert_param(IS_GPIO_ALL_INSTANCE(GPIOx)); + + /* Force and Release reset on clock of GPIOx Port */ + if (GPIOx == GPIOA) + { + LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOA); + LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOA); + } + else if (GPIOx == GPIOB) + { + LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOB); + LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOB); + } + else if (GPIOx == GPIOC) + { + LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOC); + LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOC); + } +#if defined(GPIOD) + else if (GPIOx == GPIOD) + { + LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOD); + LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOD); + } +#endif /* GPIOD */ +#if defined(GPIOE) + else if (GPIOx == GPIOE) + { + LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOE); + LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOE); + } +#endif /* GPIOE */ +#if defined(GPIOH) + else if (GPIOx == GPIOH) + { + LL_AHB2_GRP1_ForceReset(LL_AHB2_GRP1_PERIPH_GPIOH); + LL_AHB2_GRP1_ReleaseReset(LL_AHB2_GRP1_PERIPH_GPIOH); + } +#endif /* GPIOH */ + else + { + status = ERROR; + } + + return (status); +} + +/** + * @brief Initialize GPIO registers according to the specified parameters in GPIO_InitStruct. + * @param GPIOx GPIO Port + * @param GPIO_InitStruct pointer to a @ref LL_GPIO_InitTypeDef structure + * that contains the configuration information for the specified GPIO peripheral. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content + * - ERROR: Not applicable + */ +ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct) +{ + uint32_t pinpos; + uint32_t currentpin; + + /* Check the parameters */ + assert_param(IS_GPIO_ALL_INSTANCE(GPIOx)); + assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin)); + assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode)); + assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull)); + + /* ------------------------- Configure the port pins ---------------- */ + /* Initialize pinpos on first pin set */ + pinpos = POSITION_VAL(GPIO_InitStruct->Pin); + + /* Configure the port pins */ + while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u) + { + /* Get current io position */ + currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos); + + if (currentpin != 0x00u) + { + if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)) + { + /* Check Speed mode parameters */ + assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed)); + + /* Speed mode configuration */ + LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed); + + /* Check Output mode parameters */ + assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType)); + + /* Output mode configuration*/ + LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType); + } + + /* Pull-up Pull down resistor configuration*/ + LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull); + + if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE) + { + /* Check Alternate parameter */ + assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate)); + + /* Speed mode configuration */ + if (POSITION_VAL(currentpin) < 0x00000008uL) + { + LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate); + } + else + { + LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate); + } + } + + /* Pin Mode configuration */ + LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode); + } + pinpos++; + } + + return (SUCCESS); +} + +/** + * @brief Set each @ref LL_GPIO_InitTypeDef field to default value. + * @param GPIO_InitStruct pointer to a @ref LL_GPIO_InitTypeDef structure + * whose fields will be set to default values. + * @retval None + */ + +void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct) +{ + /* Reset GPIO init structure parameters values */ + GPIO_InitStruct->Pin = LL_GPIO_PIN_ALL; + GPIO_InitStruct->Mode = LL_GPIO_MODE_ANALOG; + GPIO_InitStruct->Speed = LL_GPIO_SPEED_FREQ_LOW; + GPIO_InitStruct->OutputType = LL_GPIO_OUTPUT_PUSHPULL; + GPIO_InitStruct->Pull = LL_GPIO_PULL_NO; + GPIO_InitStruct->Alternate = LL_GPIO_AF_0; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOH) */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_i2c.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_i2c.c new file mode 100644 index 0000000..c19c719 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_i2c.c @@ -0,0 +1,228 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_i2c.c + * @author MCD Application Team + * @brief I2C LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_i2c.h" +#include "stm32wbxx_ll_bus.h" +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (I2C1) || defined (I2C3) + +/** @defgroup I2C_LL I2C + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup I2C_LL_Private_Macros + * @{ + */ + +#define IS_LL_I2C_PERIPHERAL_MODE(__VALUE__) (((__VALUE__) == LL_I2C_MODE_I2C) || \ + ((__VALUE__) == LL_I2C_MODE_SMBUS_HOST) || \ + ((__VALUE__) == LL_I2C_MODE_SMBUS_DEVICE) || \ + ((__VALUE__) == LL_I2C_MODE_SMBUS_DEVICE_ARP)) + +#define IS_LL_I2C_ANALOG_FILTER(__VALUE__) (((__VALUE__) == LL_I2C_ANALOGFILTER_ENABLE) || \ + ((__VALUE__) == LL_I2C_ANALOGFILTER_DISABLE)) + +#define IS_LL_I2C_DIGITAL_FILTER(__VALUE__) ((__VALUE__) <= 0x0000000FU) + +#define IS_LL_I2C_OWN_ADDRESS1(__VALUE__) ((__VALUE__) <= 0x000003FFU) + +#define IS_LL_I2C_TYPE_ACKNOWLEDGE(__VALUE__) (((__VALUE__) == LL_I2C_ACK) || \ + ((__VALUE__) == LL_I2C_NACK)) + +#define IS_LL_I2C_OWN_ADDRSIZE(__VALUE__) (((__VALUE__) == LL_I2C_OWNADDRESS1_7BIT) || \ + ((__VALUE__) == LL_I2C_OWNADDRESS1_10BIT)) +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup I2C_LL_Exported_Functions + * @{ + */ + +/** @addtogroup I2C_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize the I2C registers to their default reset values. + * @param I2Cx I2C Instance. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: I2C registers are de-initialized + * - ERROR: I2C registers are not de-initialized + */ +ErrorStatus LL_I2C_DeInit(I2C_TypeDef *I2Cx) +{ + ErrorStatus status = SUCCESS; + + /* Check the I2C Instance I2Cx */ + assert_param(IS_I2C_ALL_INSTANCE(I2Cx)); + + if (I2Cx == I2C1) + { + /* Force reset of I2C clock */ + LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C1); + + /* Release reset of I2C clock */ + LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C1); + } +#if defined(I2C3) + else if (I2Cx == I2C3) + { + /* Force reset of I2C clock */ + LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_I2C3); + + /* Release reset of I2C clock */ + LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_I2C3); + } +#endif + else + { + status = ERROR; + } + + return status; +} + +/** + * @brief Initialize the I2C registers according to the specified parameters in I2C_InitStruct. + * @param I2Cx I2C Instance. + * @param I2C_InitStruct pointer to a @ref LL_I2C_InitTypeDef structure. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: I2C registers are initialized + * - ERROR: Not applicable + */ +ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct) +{ + /* Check the I2C Instance I2Cx */ + assert_param(IS_I2C_ALL_INSTANCE(I2Cx)); + + /* Check the I2C parameters from I2C_InitStruct */ + assert_param(IS_LL_I2C_PERIPHERAL_MODE(I2C_InitStruct->PeripheralMode)); + assert_param(IS_LL_I2C_ANALOG_FILTER(I2C_InitStruct->AnalogFilter)); + assert_param(IS_LL_I2C_DIGITAL_FILTER(I2C_InitStruct->DigitalFilter)); + assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1)); + assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge)); + assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize)); + + /* Disable the selected I2Cx Peripheral */ + LL_I2C_Disable(I2Cx); + + /*---------------------------- I2Cx CR1 Configuration ------------------------ + * Configure the analog and digital noise filters with parameters : + * - AnalogFilter: I2C_CR1_ANFOFF bit + * - DigitalFilter: I2C_CR1_DNF[3:0] bits + */ + LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter); + + /*---------------------------- I2Cx TIMINGR Configuration -------------------- + * Configure the SDA setup, hold time and the SCL high, low period with parameter : + * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0], + * I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits + */ + LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing); + + /* Enable the selected I2Cx Peripheral */ + LL_I2C_Enable(I2Cx); + + /*---------------------------- I2Cx OAR1 Configuration ----------------------- + * Disable, Configure and Enable I2Cx device own address 1 with parameters : + * - OwnAddress1: I2C_OAR1_OA1[9:0] bits + * - OwnAddrSize: I2C_OAR1_OA1MODE bit + */ + LL_I2C_DisableOwnAddress1(I2Cx); + LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize); + + /* OwnAdress1 == 0 is reserved for General Call address */ + if (I2C_InitStruct->OwnAddress1 != 0U) + { + LL_I2C_EnableOwnAddress1(I2Cx); + } + + /*---------------------------- I2Cx MODE Configuration ----------------------- + * Configure I2Cx peripheral mode with parameter : + * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits + */ + LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode); + + /*---------------------------- I2Cx CR2 Configuration ------------------------ + * Configure the ACKnowledge or Non ACKnowledge condition + * after the address receive match code or next received byte with parameter : + * - TypeAcknowledge: I2C_CR2_NACK bit + */ + LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge); + + return SUCCESS; +} + +/** + * @brief Set each @ref LL_I2C_InitTypeDef field to default value. + * @param I2C_InitStruct Pointer to a @ref LL_I2C_InitTypeDef structure. + * @retval None + */ +void LL_I2C_StructInit(LL_I2C_InitTypeDef *I2C_InitStruct) +{ + /* Set I2C_InitStruct fields to default values */ + I2C_InitStruct->PeripheralMode = LL_I2C_MODE_I2C; + I2C_InitStruct->Timing = 0U; + I2C_InitStruct->AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE; + I2C_InitStruct->DigitalFilter = 0U; + I2C_InitStruct->OwnAddress1 = 0U; + I2C_InitStruct->TypeAcknowledge = LL_I2C_NACK; + I2C_InitStruct->OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* I2C1 || I2C3 */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_lptim.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_lptim.c new file mode 100644 index 0000000..ea02936 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_lptim.c @@ -0,0 +1,318 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_lptim.c + * @author MCD Application Team + * @brief LPTIM LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_lptim.h" +#include "stm32wbxx_ll_bus.h" +#include "stm32wbxx_ll_rcc.h" + + +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (LPTIM1) || defined (LPTIM2) + +/** @addtogroup LPTIM_LL + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup LPTIM_LL_Private_Macros + * @{ + */ +#define IS_LL_LPTIM_CLOCK_SOURCE(__VALUE__) (((__VALUE__) == LL_LPTIM_CLK_SOURCE_INTERNAL) \ + || ((__VALUE__) == LL_LPTIM_CLK_SOURCE_EXTERNAL)) + +#define IS_LL_LPTIM_CLOCK_PRESCALER(__VALUE__) (((__VALUE__) == LL_LPTIM_PRESCALER_DIV1) \ + || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV2) \ + || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV4) \ + || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV8) \ + || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV16) \ + || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV32) \ + || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV64) \ + || ((__VALUE__) == LL_LPTIM_PRESCALER_DIV128)) + +#define IS_LL_LPTIM_WAVEFORM(__VALUE__) (((__VALUE__) == LL_LPTIM_OUTPUT_WAVEFORM_PWM) \ + || ((__VALUE__) == LL_LPTIM_OUTPUT_WAVEFORM_SETONCE)) + +#define IS_LL_LPTIM_OUTPUT_POLARITY(__VALUE__) (((__VALUE__) == LL_LPTIM_OUTPUT_POLARITY_REGULAR) \ + || ((__VALUE__) == LL_LPTIM_OUTPUT_POLARITY_INVERSE)) +/** + * @} + */ + + +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/** @defgroup LPTIM_Private_Functions LPTIM Private Functions + * @{ + */ +/** + * @} + */ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup LPTIM_LL_Exported_Functions + * @{ + */ + +/** @addtogroup LPTIM_LL_EF_Init + * @{ + */ + +/** + * @brief Set LPTIMx registers to their reset values. + * @param LPTIMx LP Timer instance + * @retval An ErrorStatus enumeration value: + * - SUCCESS: LPTIMx registers are de-initialized + * - ERROR: invalid LPTIMx instance + */ +ErrorStatus LL_LPTIM_DeInit(LPTIM_TypeDef *LPTIMx) +{ + ErrorStatus result = SUCCESS; + + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(LPTIMx)); + + if (LPTIMx == LPTIM1) + { + LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_LPTIM1); + LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_LPTIM1); + } +#if defined(LPTIM2) + else if (LPTIMx == LPTIM2) + { + LL_APB1_GRP2_ForceReset(LL_APB1_GRP2_PERIPH_LPTIM2); + LL_APB1_GRP2_ReleaseReset(LL_APB1_GRP2_PERIPH_LPTIM2); + } +#endif /* LPTIM2 */ + else + { + result = ERROR; + } + + return result; +} + +/** + * @brief Set each fields of the LPTIM_InitStruct structure to its default + * value. + * @param LPTIM_InitStruct pointer to a @ref LL_LPTIM_InitTypeDef structure + * @retval None + */ +void LL_LPTIM_StructInit(LL_LPTIM_InitTypeDef *LPTIM_InitStruct) +{ + /* Set the default configuration */ + LPTIM_InitStruct->ClockSource = LL_LPTIM_CLK_SOURCE_INTERNAL; + LPTIM_InitStruct->Prescaler = LL_LPTIM_PRESCALER_DIV1; + LPTIM_InitStruct->Waveform = LL_LPTIM_OUTPUT_WAVEFORM_PWM; + LPTIM_InitStruct->Polarity = LL_LPTIM_OUTPUT_POLARITY_REGULAR; +} + +/** + * @brief Configure the LPTIMx peripheral according to the specified parameters. + * @note LL_LPTIM_Init can only be called when the LPTIM instance is disabled. + * @note LPTIMx can be disabled using unitary function @ref LL_LPTIM_Disable(). + * @param LPTIMx LP Timer Instance + * @param LPTIM_InitStruct pointer to a @ref LL_LPTIM_InitTypeDef structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: LPTIMx instance has been initialized + * - ERROR: LPTIMx instance hasn't been initialized + */ +ErrorStatus LL_LPTIM_Init(LPTIM_TypeDef *LPTIMx, LL_LPTIM_InitTypeDef *LPTIM_InitStruct) +{ + ErrorStatus result = SUCCESS; + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(LPTIMx)); + assert_param(IS_LL_LPTIM_CLOCK_SOURCE(LPTIM_InitStruct->ClockSource)); + assert_param(IS_LL_LPTIM_CLOCK_PRESCALER(LPTIM_InitStruct->Prescaler)); + assert_param(IS_LL_LPTIM_WAVEFORM(LPTIM_InitStruct->Waveform)); + assert_param(IS_LL_LPTIM_OUTPUT_POLARITY(LPTIM_InitStruct->Polarity)); + + /* The LPTIMx_CFGR register must only be modified when the LPTIM is disabled + (ENABLE bit is reset to 0). + */ + if (LL_LPTIM_IsEnabled(LPTIMx) == 1UL) + { + result = ERROR; + } + else + { + /* Set CKSEL bitfield according to ClockSource value */ + /* Set PRESC bitfield according to Prescaler value */ + /* Set WAVE bitfield according to Waveform value */ + /* Set WAVEPOL bitfield according to Polarity value */ + MODIFY_REG(LPTIMx->CFGR, + (LPTIM_CFGR_CKSEL | LPTIM_CFGR_PRESC | LPTIM_CFGR_WAVE | LPTIM_CFGR_WAVPOL), + LPTIM_InitStruct->ClockSource | \ + LPTIM_InitStruct->Prescaler | \ + LPTIM_InitStruct->Waveform | \ + LPTIM_InitStruct->Polarity); + } + + return result; +} + +/** + * @brief Disable the LPTIM instance + * @rmtoll CR ENABLE LL_LPTIM_Disable + * @param LPTIMx Low-Power Timer instance + * @note The following sequence is required to solve LPTIM disable HW limitation. + * Please check Errata Sheet ES0335 for more details under "MCU may remain + * stuck in LPTIM interrupt when entering Stop mode" section. + * @retval None + */ +void LL_LPTIM_Disable(LPTIM_TypeDef *LPTIMx) +{ + LL_RCC_ClocksTypeDef rcc_clock; + uint32_t tmpclksource = 0; + uint32_t tmpIER; + uint32_t tmpCFGR; + uint32_t tmpCMP; + uint32_t tmpARR; + uint32_t tmpOR; + + /* Check the parameters */ + assert_param(IS_LPTIM_INSTANCE(LPTIMx)); + + __disable_irq(); + + /********** Save LPTIM Config *********/ + /* Save LPTIM source clock */ + switch ((uint32_t)LPTIMx) + { + case LPTIM1_BASE: + tmpclksource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE); + break; +#if defined(LPTIM2) + case LPTIM2_BASE: + tmpclksource = LL_RCC_GetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE); + break; +#endif /* LPTIM2 */ + default: + break; + } + + /* Save LPTIM configuration registers */ + tmpIER = LPTIMx->IER; + tmpCFGR = LPTIMx->CFGR; + tmpCMP = LPTIMx->CMP; + tmpARR = LPTIMx->ARR; + tmpOR = LPTIMx->OR; + + /************* Reset LPTIM ************/ + (void)LL_LPTIM_DeInit(LPTIMx); + + /********* Restore LPTIM Config *******/ + LL_RCC_GetSystemClocksFreq(&rcc_clock); + + if ((tmpCMP != 0UL) || (tmpARR != 0UL)) + { + /* Force LPTIM source kernel clock from APB */ + switch ((uint32_t)LPTIMx) + { + case LPTIM1_BASE: + LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM1_CLKSOURCE_PCLK1); + break; +#if defined(LPTIM2) + case LPTIM2_BASE: + LL_RCC_SetLPTIMClockSource(LL_RCC_LPTIM2_CLKSOURCE_PCLK1); + break; +#endif /* LPTIM2 */ + default: + break; + } + + if (tmpCMP != 0UL) + { + /* Restore CMP and ARR registers (LPTIM should be enabled first) */ + LPTIMx->CR |= LPTIM_CR_ENABLE; + LPTIMx->CMP = tmpCMP; + + /* Polling on CMP write ok status after above restore operation */ + do + { + rcc_clock.SYSCLK_Frequency--; /* Used for timeout */ + } + while (((LL_LPTIM_IsActiveFlag_CMPOK(LPTIMx) != 1UL)) && ((rcc_clock.SYSCLK_Frequency) > 0UL)); + + LL_LPTIM_ClearFlag_CMPOK(LPTIMx); + } + + if (tmpARR != 0UL) + { + LPTIMx->CR |= LPTIM_CR_ENABLE; + LPTIMx->ARR = tmpARR; + + LL_RCC_GetSystemClocksFreq(&rcc_clock); + /* Polling on ARR write ok status after above restore operation */ + do + { + rcc_clock.SYSCLK_Frequency--; /* Used for timeout */ + } + while (((LL_LPTIM_IsActiveFlag_ARROK(LPTIMx) != 1UL)) && ((rcc_clock.SYSCLK_Frequency) > 0UL)); + + LL_LPTIM_ClearFlag_ARROK(LPTIMx); + } + + + /* Restore LPTIM source kernel clock */ + LL_RCC_SetLPTIMClockSource(tmpclksource); + } + + /* Restore configuration registers (LPTIM should be disabled first) */ + LPTIMx->CR &= ~(LPTIM_CR_ENABLE); + LPTIMx->IER = tmpIER; + LPTIMx->CFGR = tmpCFGR; + LPTIMx->OR = tmpOR; + + __enable_irq(); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* LPTIM1 || LPTIM2 */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_lpuart.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_lpuart.c new file mode 100644 index 0000000..6f44fd2 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_lpuart.c @@ -0,0 +1,283 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_lpuart.c + * @author MCD Application Team + * @brief LPUART LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_lpuart.h" +#include "stm32wbxx_ll_rcc.h" +#include "stm32wbxx_ll_bus.h" +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif /* USE_FULL_ASSERT */ + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (LPUART1) + +/** @addtogroup LPUART_LL + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @addtogroup LPUART_LL_Private_Constants + * @{ + */ + +/** + * @} + */ + + +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup LPUART_LL_Private_Macros + * @{ + */ + +/* Check of parameters for configuration of LPUART registers */ + +#define IS_LL_LPUART_PRESCALER(__VALUE__) (((__VALUE__) == LL_LPUART_PRESCALER_DIV1) \ + || ((__VALUE__) == LL_LPUART_PRESCALER_DIV2) \ + || ((__VALUE__) == LL_LPUART_PRESCALER_DIV4) \ + || ((__VALUE__) == LL_LPUART_PRESCALER_DIV6) \ + || ((__VALUE__) == LL_LPUART_PRESCALER_DIV8) \ + || ((__VALUE__) == LL_LPUART_PRESCALER_DIV10) \ + || ((__VALUE__) == LL_LPUART_PRESCALER_DIV12) \ + || ((__VALUE__) == LL_LPUART_PRESCALER_DIV16) \ + || ((__VALUE__) == LL_LPUART_PRESCALER_DIV32) \ + || ((__VALUE__) == LL_LPUART_PRESCALER_DIV64) \ + || ((__VALUE__) == LL_LPUART_PRESCALER_DIV128) \ + || ((__VALUE__) == LL_LPUART_PRESCALER_DIV256)) + +/* __BAUDRATE__ Depending on constraints applicable for LPUART BRR register */ +/* value : */ +/* - fck must be in the range [3 x baudrate, 4096 x baudrate] */ +/* - LPUART_BRR register value should be >= 0x300 */ +/* - LPUART_BRR register value should be <= 0xFFFFF (20 bits) */ +/* Baudrate specified by the user should belong to [8, 21300000].*/ +#define IS_LL_LPUART_BAUDRATE(__BAUDRATE__) (((__BAUDRATE__) <= 21300000U) && ((__BAUDRATE__) >= 8U)) + +/* __VALUE__ BRR content must be greater than or equal to 0x300. */ +#define IS_LL_LPUART_BRR_MIN(__VALUE__) ((__VALUE__) >= 0x300U) + +/* __VALUE__ BRR content must be lower than or equal to 0xFFFFF. */ +#define IS_LL_LPUART_BRR_MAX(__VALUE__) ((__VALUE__) <= 0x000FFFFFU) + +#define IS_LL_LPUART_DIRECTION(__VALUE__) (((__VALUE__) == LL_LPUART_DIRECTION_NONE) \ + || ((__VALUE__) == LL_LPUART_DIRECTION_RX) \ + || ((__VALUE__) == LL_LPUART_DIRECTION_TX) \ + || ((__VALUE__) == LL_LPUART_DIRECTION_TX_RX)) + +#define IS_LL_LPUART_PARITY(__VALUE__) (((__VALUE__) == LL_LPUART_PARITY_NONE) \ + || ((__VALUE__) == LL_LPUART_PARITY_EVEN) \ + || ((__VALUE__) == LL_LPUART_PARITY_ODD)) + +#define IS_LL_LPUART_DATAWIDTH(__VALUE__) (((__VALUE__) == LL_LPUART_DATAWIDTH_7B) \ + || ((__VALUE__) == LL_LPUART_DATAWIDTH_8B) \ + || ((__VALUE__) == LL_LPUART_DATAWIDTH_9B)) + +#define IS_LL_LPUART_STOPBITS(__VALUE__) (((__VALUE__) == LL_LPUART_STOPBITS_1) \ + || ((__VALUE__) == LL_LPUART_STOPBITS_2)) + +#define IS_LL_LPUART_HWCONTROL(__VALUE__) (((__VALUE__) == LL_LPUART_HWCONTROL_NONE) \ + || ((__VALUE__) == LL_LPUART_HWCONTROL_RTS) \ + || ((__VALUE__) == LL_LPUART_HWCONTROL_CTS) \ + || ((__VALUE__) == LL_LPUART_HWCONTROL_RTS_CTS)) + +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup LPUART_LL_Exported_Functions + * @{ + */ + +/** @addtogroup LPUART_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize LPUART registers (Registers restored to their default values). + * @param LPUARTx LPUART Instance + * @retval An ErrorStatus enumeration value: + * - SUCCESS: LPUART registers are de-initialized + * - ERROR: not applicable + */ +ErrorStatus LL_LPUART_DeInit(USART_TypeDef *LPUARTx) +{ + ErrorStatus status = SUCCESS; + + /* Check the parameters */ + assert_param(IS_LPUART_INSTANCE(LPUARTx)); + + if (LPUARTx == LPUART1) + { + /* Force reset of LPUART peripheral */ + LL_APB1_GRP2_ForceReset(LL_APB1_GRP2_PERIPH_LPUART1); + + /* Release reset of LPUART peripheral */ + LL_APB1_GRP2_ReleaseReset(LL_APB1_GRP2_PERIPH_LPUART1); + } + else + { + status = ERROR; + } + + return (status); +} + +/** + * @brief Initialize LPUART registers according to the specified + * parameters in LPUART_InitStruct. + * @note As some bits in LPUART configuration registers can only be written when the LPUART is disabled (USART_CR1_UE bit =0), + * LPUART Peripheral should be in disabled state prior calling this function. Otherwise, ERROR result will be returned. + * @note Baud rate value stored in LPUART_InitStruct BaudRate field, should be valid (different from 0). + * @param LPUARTx LPUART Instance + * @param LPUART_InitStruct pointer to a @ref LL_LPUART_InitTypeDef structure + * that contains the configuration information for the specified LPUART peripheral. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: LPUART registers are initialized according to LPUART_InitStruct content + * - ERROR: Problem occurred during LPUART Registers initialization + */ +ErrorStatus LL_LPUART_Init(USART_TypeDef *LPUARTx, LL_LPUART_InitTypeDef *LPUART_InitStruct) +{ + ErrorStatus status = ERROR; + uint32_t periphclk; + + /* Check the parameters */ + assert_param(IS_LPUART_INSTANCE(LPUARTx)); + assert_param(IS_LL_LPUART_PRESCALER(LPUART_InitStruct->PrescalerValue)); + assert_param(IS_LL_LPUART_BAUDRATE(LPUART_InitStruct->BaudRate)); + assert_param(IS_LL_LPUART_DATAWIDTH(LPUART_InitStruct->DataWidth)); + assert_param(IS_LL_LPUART_STOPBITS(LPUART_InitStruct->StopBits)); + assert_param(IS_LL_LPUART_PARITY(LPUART_InitStruct->Parity)); + assert_param(IS_LL_LPUART_DIRECTION(LPUART_InitStruct->TransferDirection)); + assert_param(IS_LL_LPUART_HWCONTROL(LPUART_InitStruct->HardwareFlowControl)); + + /* LPUART needs to be in disabled state, in order to be able to configure some bits in + CRx registers. Otherwise (LPUART not in Disabled state) => return ERROR */ + if (LL_LPUART_IsEnabled(LPUARTx) == 0U) + { + /*---------------------------- LPUART CR1 Configuration ----------------------- + * Configure LPUARTx CR1 (LPUART Word Length, Parity and Transfer Direction bits) with parameters: + * - DataWidth: USART_CR1_M bits according to LPUART_InitStruct->DataWidth value + * - Parity: USART_CR1_PCE, USART_CR1_PS bits according to LPUART_InitStruct->Parity value + * - TransferDirection: USART_CR1_TE, USART_CR1_RE bits according to LPUART_InitStruct->TransferDirection value + */ + MODIFY_REG(LPUARTx->CR1, + (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE), + (LPUART_InitStruct->DataWidth | LPUART_InitStruct->Parity | LPUART_InitStruct->TransferDirection)); + + /*---------------------------- LPUART CR2 Configuration ----------------------- + * Configure LPUARTx CR2 (Stop bits) with parameters: + * - Stop Bits: USART_CR2_STOP bits according to LPUART_InitStruct->StopBits value. + */ + LL_LPUART_SetStopBitsLength(LPUARTx, LPUART_InitStruct->StopBits); + + /*---------------------------- LPUART CR3 Configuration ----------------------- + * Configure LPUARTx CR3 (Hardware Flow Control) with parameters: + * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to LPUART_InitStruct->HardwareFlowControl value. + */ + LL_LPUART_SetHWFlowCtrl(LPUARTx, LPUART_InitStruct->HardwareFlowControl); + + /*---------------------------- LPUART BRR Configuration ----------------------- + * Retrieve Clock frequency used for LPUART Peripheral + */ + periphclk = LL_RCC_GetLPUARTClockFreq(LL_RCC_LPUART1_CLKSOURCE); + + /* Configure the LPUART Baud Rate : + - prescaler value is required + - valid baud rate value (different from 0) is required + - Peripheral clock as returned by RCC service, should be valid (different from 0). + */ + if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO) + && (LPUART_InitStruct->BaudRate != 0U)) + { + status = SUCCESS; + LL_LPUART_SetBaudRate(LPUARTx, + periphclk, + LPUART_InitStruct->PrescalerValue, + LPUART_InitStruct->BaudRate); + + /* Check BRR is greater than or equal to 0x300 */ + assert_param(IS_LL_LPUART_BRR_MIN(LPUARTx->BRR)); + + /* Check BRR is lower than or equal to 0xFFFFF */ + assert_param(IS_LL_LPUART_BRR_MAX(LPUARTx->BRR)); + } + + /*---------------------------- LPUART PRESC Configuration ----------------------- + * Configure LPUARTx PRESC (Prescaler) with parameters: + * - PrescalerValue: LPUART_PRESC_PRESCALER bits according to LPUART_InitStruct->PrescalerValue value. + */ + LL_LPUART_SetPrescaler(LPUARTx, LPUART_InitStruct->PrescalerValue); + } + + return (status); +} + +/** + * @brief Set each @ref LL_LPUART_InitTypeDef field to default value. + * @param LPUART_InitStruct pointer to a @ref LL_LPUART_InitTypeDef structure + * whose fields will be set to default values. + * @retval None + */ + +void LL_LPUART_StructInit(LL_LPUART_InitTypeDef *LPUART_InitStruct) +{ + /* Set LPUART_InitStruct fields to default values */ + LPUART_InitStruct->PrescalerValue = LL_LPUART_PRESCALER_DIV1; + LPUART_InitStruct->BaudRate = 9600U; + LPUART_InitStruct->DataWidth = LL_LPUART_DATAWIDTH_8B; + LPUART_InitStruct->StopBits = LL_LPUART_STOPBITS_1; + LPUART_InitStruct->Parity = LL_LPUART_PARITY_NONE ; + LPUART_InitStruct->TransferDirection = LL_LPUART_DIRECTION_TX_RX; + LPUART_InitStruct->HardwareFlowControl = LL_LPUART_HWCONTROL_NONE; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (LPUART1) */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_pka.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_pka.c new file mode 100644 index 0000000..6f3b661 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_pka.c @@ -0,0 +1,164 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_pka.c + * @author MCD Application Team + * @brief PKA LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_pka.h" +#include "stm32wbxx_ll_bus.h" + +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(PKA) + +/** @addtogroup PKA_LL + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup PKA_LL_Private_Macros PKA Private Constants + * @{ + */ +#define IS_LL_PKA_MODE(__VALUE__) (((__VALUE__) == LL_PKA_MODE_MONTGOMERY_PARAM_MOD_EXP) ||\ + ((__VALUE__) == LL_PKA_MODE_MONTGOMERY_PARAM) ||\ + ((__VALUE__) == LL_PKA_MODE_MODULAR_EXP) ||\ + ((__VALUE__) == LL_PKA_MODE_MONTGOMERY_PARAM_ECC) ||\ + ((__VALUE__) == LL_PKA_MODE_ECC_KP_PRIMITIVE) ||\ + ((__VALUE__) == LL_PKA_MODE_ECDSA_SIGNATURE) ||\ + ((__VALUE__) == LL_PKA_MODE_ECDSA_VERIFICATION) ||\ + ((__VALUE__) == LL_PKA_MODE_POINT_CHECK) ||\ + ((__VALUE__) == LL_PKA_MODE_RSA_CRT_EXP) ||\ + ((__VALUE__) == LL_PKA_MODE_MODULAR_INV) ||\ + ((__VALUE__) == LL_PKA_MODE_ARITHMETIC_ADD) ||\ + ((__VALUE__) == LL_PKA_MODE_ARITHMETIC_SUB) ||\ + ((__VALUE__) == LL_PKA_MODE_ARITHMETIC_MUL) ||\ + ((__VALUE__) == LL_PKA_MODE_COMPARISON) ||\ + ((__VALUE__) == LL_PKA_MODE_MODULAR_REDUC) ||\ + ((__VALUE__) == LL_PKA_MODE_MODULAR_ADD) ||\ + ((__VALUE__) == LL_PKA_MODE_MODULAR_SUB) ||\ + ((__VALUE__) == LL_PKA_MODE_MONTGOMERY_MUL)) +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup PKA_LL_Exported_Functions + * @{ + */ + +/** @addtogroup PKA_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize PKA registers (Registers restored to their default values). + * @param PKAx PKA Instance. + * @retval ErrorStatus + * - SUCCESS: PKA registers are de-initialized + * - ERROR: PKA registers are not de-initialized + */ +ErrorStatus LL_PKA_DeInit(PKA_TypeDef *PKAx) +{ + ErrorStatus status = SUCCESS; + + /* Check the parameters */ + assert_param(IS_PKA_ALL_INSTANCE(PKAx)); + + if (PKAx == PKA) + { + /* Force PKA reset */ + LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_PKA); + + /* Release PKA reset */ + LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_PKA); + } + else + { + status = ERROR; + } + + return (status); +} + +/** + * @brief Initialize PKA registers according to the specified parameters in PKA_InitStruct. + * @param PKAx PKA Instance. + * @param PKA_InitStruct pointer to a @ref LL_PKA_InitTypeDef structure + * that contains the configuration information for the specified PKA peripheral. + * @retval ErrorStatus + * - SUCCESS: PKA registers are initialized according to PKA_InitStruct content + * - ERROR: Not applicable + */ +ErrorStatus LL_PKA_Init(PKA_TypeDef *PKAx, LL_PKA_InitTypeDef *PKA_InitStruct) +{ + assert_param(IS_PKA_ALL_INSTANCE(PKAx)); + assert_param(IS_LL_PKA_MODE(PKA_InitStruct->Mode)); + + LL_PKA_Config(PKAx, PKA_InitStruct->Mode); + + return (SUCCESS); +} + +/** + * @brief Set each @ref LL_PKA_InitTypeDef field to default value. + * @param PKA_InitStruct pointer to a @ref LL_PKA_InitTypeDef structure + * whose fields will be set to default values. + * @retval None + */ + +void LL_PKA_StructInit(LL_PKA_InitTypeDef *PKA_InitStruct) +{ + /* Reset PKA init structure parameters values */ + PKA_InitStruct->Mode = LL_PKA_MODE_MONTGOMERY_PARAM_MOD_EXP; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined (PKA) */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_pwr.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_pwr.c new file mode 100644 index 0000000..d039338 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_pwr.c @@ -0,0 +1,151 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_pwr.c + * @author MCD Application Team + * @brief PWR LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_pwr.h" +#include "stm32wbxx_ll_bus.h" + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(PWR) + +/** @defgroup PWR_LL PWR + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ + +/** @defgroup PWR_LL_Private_Constants PWR Private Constants + * @{ + */ +/* Definitions of PWR registers reset value */ +#define PWR_CR1_RESET_VALUE (0x00000200) +#define PWR_CR2_RESET_VALUE (0x00000000) +#define PWR_CR3_RESET_VALUE (0x00008000) +#define PWR_CR4_RESET_VALUE (0x00000000) +#define PWR_CR5_RESET_VALUE (0x00004272) +#define PWR_PUCRA_RESET_VALUE (0x00000000) +#define PWR_PDCRA_RESET_VALUE (0x00000000) +#define PWR_PUCRB_RESET_VALUE (0x00000000) +#define PWR_PDCRB_RESET_VALUE (0x00000000) +#define PWR_PUCRC_RESET_VALUE (0x00000000) +#define PWR_PDCRC_RESET_VALUE (0x00000000) +#define PWR_PUCRD_RESET_VALUE (0x00000000) +#define PWR_PDCRD_RESET_VALUE (0x00000000) +#define PWR_PUCRE_RESET_VALUE (0x00000000) +#define PWR_PDCRE_RESET_VALUE (0x00000000) +#define PWR_PUCRH_RESET_VALUE (0x00000000) +#define PWR_PDCRH_RESET_VALUE (0x00000000) +#define PWR_C2CR1_RESET_VALUE (0x00000000) +#define PWR_C2CR3_RESET_VALUE (0x00008000) +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup PWR_LL_Exported_Functions + * @{ + */ + +/** @addtogroup PWR_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize the PWR registers to their default reset values. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: PWR registers are de-initialized + * - ERROR: not applicable + */ +ErrorStatus LL_PWR_DeInit(void) +{ + /* Apply reset values to all PWR registers */ + LL_PWR_WriteReg(CR1, PWR_CR1_RESET_VALUE); + LL_PWR_WriteReg(CR2, PWR_CR2_RESET_VALUE); + LL_PWR_WriteReg(CR3, PWR_CR3_RESET_VALUE); + LL_PWR_WriteReg(CR4, PWR_CR4_RESET_VALUE); + LL_PWR_WriteReg(CR5, PWR_CR5_RESET_VALUE); + LL_PWR_WriteReg(PUCRA, PWR_PUCRA_RESET_VALUE); + LL_PWR_WriteReg(PDCRA, PWR_PDCRA_RESET_VALUE); + LL_PWR_WriteReg(PUCRB, PWR_PUCRB_RESET_VALUE); + LL_PWR_WriteReg(PDCRB, PWR_PDCRB_RESET_VALUE); + LL_PWR_WriteReg(PUCRC, PWR_PUCRC_RESET_VALUE); + LL_PWR_WriteReg(PDCRC, PWR_PDCRC_RESET_VALUE); +#if defined(GPIOD) + LL_PWR_WriteReg(PUCRD, PWR_PUCRD_RESET_VALUE); + LL_PWR_WriteReg(PDCRD, PWR_PDCRD_RESET_VALUE); +#endif + LL_PWR_WriteReg(PUCRE, PWR_PUCRE_RESET_VALUE); + LL_PWR_WriteReg(PDCRE, PWR_PDCRE_RESET_VALUE); + LL_PWR_WriteReg(PUCRH, PWR_PUCRH_RESET_VALUE); + LL_PWR_WriteReg(PDCRH, PWR_PDCRH_RESET_VALUE); + LL_PWR_WriteReg(C2CR1, PWR_C2CR1_RESET_VALUE); + LL_PWR_WriteReg(C2CR3, PWR_C2CR3_RESET_VALUE); + + /* Clear all flags */ + LL_PWR_WriteReg(SCR, + LL_PWR_SCR_CC2HF + | LL_PWR_SCR_C802AF + | LL_PWR_SCR_CBLEAF + | LL_PWR_SCR_CCRPEF + | LL_PWR_SCR_C802WUF + | LL_PWR_SCR_CBLEWUF +#if defined(PWR_CR5_SMPSEN) + | LL_PWR_SCR_CBORHF + | LL_PWR_SCR_CSMPSFBF +#endif + | LL_PWR_SCR_CWUF + ); + + LL_PWR_WriteReg(EXTSCR, + LL_PWR_EXTSCR_CCRPF + | LL_PWR_EXTSCR_C2CSSF + | LL_PWR_EXTSCR_C1CSSF + ); + + return SUCCESS; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* defined(PWR) */ +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_rcc.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_rcc.c new file mode 100644 index 0000000..23aa838 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_rcc.c @@ -0,0 +1,1412 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_rcc.c + * @author MCD Application Team + * @brief RCC LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_rcc.h" +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(RCC) + +/** @addtogroup RCC_LL + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup RCC_LL_Private_Macros + * @{ + */ +#define IS_LL_RCC_USART_CLKSOURCE(__VALUE__) ((__VALUE__) == LL_RCC_USART1_CLKSOURCE) + +#if defined(LPUART1) +#define IS_LL_RCC_LPUART_CLKSOURCE(__VALUE__) ((__VALUE__) == LL_RCC_LPUART1_CLKSOURCE) +#endif + +#if defined(I2C3) +#define IS_LL_RCC_I2C_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_I2C1_CLKSOURCE) \ + || ((__VALUE__) == LL_RCC_I2C3_CLKSOURCE)) +#else +#define IS_LL_RCC_I2C_CLKSOURCE(__VALUE__) ((__VALUE__) == LL_RCC_I2C1_CLKSOURCE) +#endif + +#define IS_LL_RCC_LPTIM_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_LPTIM1_CLKSOURCE) \ + || ((__VALUE__) == LL_RCC_LPTIM2_CLKSOURCE)) + +#if defined(SAI1) +#define IS_LL_RCC_SAI_CLKSOURCE(__VALUE__) ((__VALUE__) == LL_RCC_SAI1_CLKSOURCE) +#endif + +#define IS_LL_RCC_RNG_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_RNG_CLKSOURCE)) + +#define IS_LL_RCC_CLK48_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_CLK48_CLKSOURCE)) + +#if defined(USB) +#define IS_LL_RCC_USB_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_USB_CLKSOURCE)) +#endif + +#define IS_LL_RCC_ADC_CLKSOURCE(__VALUE__) (((__VALUE__) == LL_RCC_ADC_CLKSOURCE)) + +#if defined(SPI_I2S_SUPPORT) +#define IS_LL_RCC_I2S_CLKSOURCE(__VALUE__) ((__VALUE__) == LL_RCC_I2S_CLKSOURCE) +#endif +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup RCC_LL_Private_Functions RCC Private functions + * @{ + */ +uint32_t RCC_PLL_GetFreqDomain_SYS(void); +#if defined(SAI1) +uint32_t RCC_PLL_GetFreqDomain_SAI(void); +#endif +uint32_t RCC_PLL_GetFreqDomain_ADC(void); +uint32_t RCC_PLL_GetFreqDomain_48M(void); + +#if defined(SAI1) +uint32_t RCC_PLLSAI1_GetFreqDomain_SAI(void); +uint32_t RCC_PLLSAI1_GetFreqDomain_48M(void); +uint32_t RCC_PLLSAI1_GetFreqDomain_ADC(void); +#endif + +#if defined(SPI_I2S_SUPPORT) +uint32_t RCC_PLL_GetFreqDomain_I2S(void); +#endif + +uint32_t RCC_GetSystemClockFreq(void); + + +uint32_t RCC_GetHCLK1ClockFreq(uint32_t SYSCLK_Frequency); +uint32_t RCC_GetHCLK2ClockFreq(uint32_t SYSCLK_Frequency); +uint32_t RCC_GetHCLK4ClockFreq(uint32_t SYSCLK_Frequency); +uint32_t RCC_GetHCLK5ClockFreq(void); + + +uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency); +uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency); +/** + * @} + */ + + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup RCC_LL_Exported_Functions + * @{ + */ + +/** @addtogroup RCC_LL_EF_Init + * @{ + */ + +/** + * @brief Reset the RCC clock to the default reset state. + * @note The default reset state of the clock configuration is given below: + * - MSI ON and used as system clock source + * - HSE, HSI, HSI48, PLL and PLLSAI1 Source OFF + * - CPU1, CPU2, AHB4, APB1 and APB2 prescaler set to 1. + * - CSS, MCO OFF + * - All interrupts disabled + * @note This function doesn't modify the configuration of the + * - Peripheral clocks + * - LSI, LSE and RTC clocks + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RCC registers are de-initialized + * - ERROR: not applicable + */ +ErrorStatus LL_RCC_DeInit(void) +{ + uint32_t vl_mask; + + /* Set MSION bit */ + LL_RCC_MSI_Enable(); + + /* Insure MSIRDY bit is set before writing default MSIRANGE value */ + while (LL_RCC_MSI_IsReady() == 0U) + {} + + /* Set MSIRANGE default value */ + LL_RCC_MSI_SetRange(LL_RCC_MSIRANGE_6); + + /* Set MSITRIM bits to the reset value*/ + LL_RCC_MSI_SetCalibTrimming(0); + + /* Set HSITRIM bits to the reset value*/ + LL_RCC_HSI_SetCalibTrimming(0x40U); + + /* Reset CFGR register */ + LL_RCC_WriteReg(CFGR, 0x00070000U); /* MSI selected as System Clock and all prescaler to not divided */ + + /* Wait for MSI oscillator used as system clock */ + while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_MSI) + {} + + /* Write new mask in CR register */ + LL_RCC_WriteReg(CR, 0x00000061); + + /* Wait for PLL READY bit to be reset */ + while (LL_RCC_PLL_IsReady() != 0U) + {} + + /* Reset PLLCFGR register */ + LL_RCC_WriteReg(PLLCFGR, 0x22041000U); + +#if defined(SAI1) + /* Wait for PLLSAI READY bit to be reset */ + while (LL_RCC_PLLSAI1_IsReady() != 0U) + {} + + /* Reset PLLSAI1CFGR register */ + LL_RCC_WriteReg(PLLSAI1CFGR, 0x22041000U); +#endif + + /* Disable all interrupts */ + LL_RCC_WriteReg(CIER, 0x00000000U); + + /* Clear all interrupt flags */ +#if defined(SAI1) + vl_mask = RCC_CICR_LSI1RDYC | RCC_CICR_LSERDYC | RCC_CICR_MSIRDYC | RCC_CICR_HSIRDYC | RCC_CICR_HSERDYC | RCC_CICR_PLLRDYC | RCC_CICR_PLLSAI1RDYC | \ + RCC_CICR_CSSC | RCC_CICR_HSI48RDYC | RCC_CICR_LSECSSC | RCC_CICR_LSI2RDYC; +#else + vl_mask = RCC_CICR_LSI1RDYC | RCC_CICR_LSERDYC | RCC_CICR_MSIRDYC | RCC_CICR_HSIRDYC | RCC_CICR_HSERDYC | RCC_CICR_PLLRDYC | \ + RCC_CICR_CSSC | RCC_CICR_HSI48RDYC | RCC_CICR_LSECSSC | RCC_CICR_LSI2RDYC; +#endif + LL_RCC_WriteReg(CICR, vl_mask); + + /* Clear reset flags */ + LL_RCC_ClearResetFlags(); + +#if defined(RCC_SMPS_SUPPORT) + /* SMPS reset */ + LL_RCC_WriteReg(SMPSCR, 0x00000301U); /* MSI default clock source */ +#endif + + /* RF Wakeup Clock Source selection */ + LL_RCC_SetRFWKPClockSource(LL_RCC_RFWKP_CLKSOURCE_NONE); + + /* HSI48 reset */ + LL_RCC_HSI48_Disable(); + + /* HSECR register write unlock & then reset*/ + LL_RCC_WriteReg(HSECR, HSE_CONTROL_UNLOCK_KEY); + LL_RCC_WriteReg(HSECR, LL_RCC_HSE_CURRENTMAX_3); /* HSEGMC set to default value 011, current max limit 1.13 mA/V */ + + /* EXTCFGR reset*/ + LL_RCC_WriteReg(EXTCFGR, 0x00030000U); + + return SUCCESS; +} + +/** + * @} + */ + +/** @addtogroup RCC_LL_EF_Get_Freq + * @brief Return the frequencies of different on chip clocks; System, AHB, APB1 and APB2 buses clocks + * and different peripheral clocks available on the device. + * @note If SYSCLK source is MSI, function returns values based on MSI values(*) + * @note If SYSCLK source is HSI, function returns values based on HSI_VALUE(**) + * @note If SYSCLK source is HSE, function returns values based on HSE_VALUE(***) + * @note If SYSCLK source is PLL, function returns values based on HSE_VALUE(***) + * or HSI_VALUE(**) or MSI values(*) multiplied/divided by the PLL factors. + * @note (*) MSI values are retrieved thanks to __LL_RCC_CALC_MSI_FREQ macro + * @note (**) HSI_VALUE is a constant defined in this file (default value + * 16 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * @note (***) HSE_VALUE is a constant defined in this file (default value + * 32 MHz), user has to ensure that HSE_VALUE is same as the real + * frequency of the crystal used. Otherwise, this function may + * have wrong result. + * @note The result of this function could be incorrect when using fractional + * value for HSE crystal. + * @note This function can be used by the user application to compute the + * baud-rate for the communication peripherals or configure other parameters. + * @{ + */ + +/** + * @brief Return the frequencies of different on chip clocks; System, AHB, APB1 and APB2 buses clocks + * @note Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function + * must be called to update structure fields. Otherwise, any + * configuration based on this function will be incorrect. + * @param RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies + * @retval None + */ +void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks) +{ + /* Get SYSCLK frequency */ + RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq(); + + /* HCLK1 clock frequency */ + RCC_Clocks->HCLK1_Frequency = RCC_GetHCLK1ClockFreq(RCC_Clocks->SYSCLK_Frequency); + + /* HCLK2 clock frequency */ + RCC_Clocks->HCLK2_Frequency = RCC_GetHCLK2ClockFreq(RCC_Clocks->SYSCLK_Frequency); + + /* HCLK4 clock frequency */ + RCC_Clocks->HCLK4_Frequency = RCC_GetHCLK4ClockFreq(RCC_Clocks->SYSCLK_Frequency); + + /* HCLK5 clock frequency */ + RCC_Clocks->HCLK5_Frequency = RCC_GetHCLK5ClockFreq(); + + /* PCLK1 clock frequency */ + RCC_Clocks->PCLK1_Frequency = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK1_Frequency); + + /* PCLK2 clock frequency */ + RCC_Clocks->PCLK2_Frequency = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK1_Frequency); +} + +#if defined(RCC_SMPS_SUPPORT) +/** + * @brief Return SMPS clock frequency + * @note This function is only applicable when CPU runs, + * When waking up from Standby mode and powering on the VCODE supply, the HSI is + * selected as SMPS Step Down converter clock, independent from the selection in + * SMPSSEL. + * @retval SMPS clock frequency (in Hz) + * - @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready + */ +uint32_t LL_RCC_GetSMPSClockFreq(void) +{ + uint32_t smps_frequency; + uint32_t smps_prescaler_index = ((LL_RCC_GetSMPSPrescaler()) >> RCC_SMPSCR_SMPSDIV_Pos); + uint32_t smpsClockSource = LL_RCC_GetSMPSClockSource(); + + if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSI) /* SMPS Clock source is HSI Osc. */ + { + if (LL_RCC_HSI_IsReady() == 1U) + { + smps_frequency = HSI_VALUE / SmpsPrescalerTable[smps_prescaler_index][0]; + } + else + { + smps_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + } + } + else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_HSE) /* SMPS Clock source is HSE Osc. */ + { + if (LL_RCC_HSE_IsReady() == 1U) + { + smps_frequency = HSE_VALUE / SmpsPrescalerTable[smps_prescaler_index][5]; + } + else + { + smps_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + } + } + else if (smpsClockSource == LL_RCC_SMPS_CLKSOURCE_STATUS_MSI) /* SMPS Clock source is MSI Osc. */ + { + uint32_t msiRange = LL_RCC_MSI_GetRange(); + + if (msiRange == LL_RCC_MSIRANGE_8) + { + smps_frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_8) / SmpsPrescalerTable[smps_prescaler_index][4]; + } + else if (msiRange == LL_RCC_MSIRANGE_9) + { + smps_frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_9) / SmpsPrescalerTable[smps_prescaler_index][3]; + } + else if (msiRange == LL_RCC_MSIRANGE_10) + { + smps_frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_10) / SmpsPrescalerTable[smps_prescaler_index][2]; + } + else if (msiRange == LL_RCC_MSIRANGE_11) + { + smps_frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGE_11) / SmpsPrescalerTable[smps_prescaler_index][1]; + } + else + { + smps_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + } + } + else /* SMPS has no Clock */ + { + smps_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + } + + if (smps_frequency != LL_RCC_PERIPH_FREQUENCY_NO) + { + /* Systematic div by 2 */ + smps_frequency = smps_frequency >> 1U; + } + + return smps_frequency; +} +#endif + +/** + * @brief Return USARTx clock frequency + * @param USARTxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_USART1_CLKSOURCE + * @retval USART clock frequency (in Hz) + * - @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready + */ +uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource) +{ + uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + + /* Check parameter */ + assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource)); + + /* USART1CLK clock frequency */ + switch (LL_RCC_GetUSARTClockSource(USARTxSource)) + { + case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */ + usart_frequency = RCC_GetSystemClockFreq(); + break; + + case LL_RCC_USART1_CLKSOURCE_HSI: /* USART1 Clock is HSI Osc. */ + if (LL_RCC_HSI_IsReady() == 1U) + { + usart_frequency = HSI_VALUE; + } + break; + + case LL_RCC_USART1_CLKSOURCE_LSE: /* USART1 Clock is LSE Osc. */ + if (LL_RCC_LSE_IsReady() == 1U) + { + usart_frequency = LSE_VALUE; + } + break; + + case LL_RCC_USART1_CLKSOURCE_PCLK2: /* USART1 Clock is PCLK2 */ + default: + usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLK1ClockFreq(RCC_GetSystemClockFreq())); + break; + } + return usart_frequency; +} + +/** + * @brief Return I2Cx clock frequency + * @param I2CxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_I2C1_CLKSOURCE + * @arg @ref LL_RCC_I2C3_CLKSOURCE + * @retval I2C clock frequency (in Hz) + * - @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that HSI oscillator is not ready + */ +uint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource) +{ + uint32_t i2c_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + + /* Check parameter */ + assert_param(IS_LL_RCC_I2C_CLKSOURCE(I2CxSource)); + + if (I2CxSource == LL_RCC_I2C1_CLKSOURCE) + { + /* I2C1 CLK clock frequency */ + switch (LL_RCC_GetI2CClockSource(I2CxSource)) + { + case LL_RCC_I2C1_CLKSOURCE_SYSCLK: /* I2C1 Clock is System Clock */ + i2c_frequency = RCC_GetSystemClockFreq(); + break; + + case LL_RCC_I2C1_CLKSOURCE_HSI: /* I2C1 Clock is HSI Osc. */ + if (LL_RCC_HSI_IsReady() == 1U) + { + i2c_frequency = HSI_VALUE; + } + break; + + case LL_RCC_I2C1_CLKSOURCE_PCLK1: /* I2C1 Clock is PCLK1 */ + default: + i2c_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLK1ClockFreq(RCC_GetSystemClockFreq())); + break; + } + } +#if defined(I2C3) + else + { + /* I2C3 CLK clock frequency */ + switch (LL_RCC_GetI2CClockSource(I2CxSource)) + { + case LL_RCC_I2C3_CLKSOURCE_SYSCLK: /* I2C3 Clock is System Clock */ + i2c_frequency = RCC_GetSystemClockFreq(); + break; + + case LL_RCC_I2C3_CLKSOURCE_HSI: /* I2C3 Clock is HSI Osc. */ + if (LL_RCC_HSI_IsReady() == 1U) + { + i2c_frequency = HSI_VALUE; + } + break; + + case LL_RCC_I2C3_CLKSOURCE_PCLK1: /* I2C3 Clock is PCLK1 */ + default: + i2c_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLK1ClockFreq(RCC_GetSystemClockFreq())); + break; + } + } +#endif + + return i2c_frequency; +} + +#if defined(LPUART1) +/** + * @brief Return LPUARTx clock frequency + * @param LPUARTxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_LPUART1_CLKSOURCE + * @retval LPUART clock frequency (in Hz) + * - @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready + */ +uint32_t LL_RCC_GetLPUARTClockFreq(uint32_t LPUARTxSource) +{ + uint32_t lpuart_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + + /* Check parameter */ + assert_param(IS_LL_RCC_LPUART_CLKSOURCE(LPUARTxSource)); + + /* LPUART1CLK clock frequency */ + switch (LL_RCC_GetLPUARTClockSource(LPUARTxSource)) + { + case LL_RCC_LPUART1_CLKSOURCE_SYSCLK: /* LPUART1 Clock is System Clock */ + lpuart_frequency = RCC_GetSystemClockFreq(); + break; + + case LL_RCC_LPUART1_CLKSOURCE_HSI: /* LPUART1 Clock is HSI Osc. */ + if (LL_RCC_HSI_IsReady() == 1U) + { + lpuart_frequency = HSI_VALUE; + } + break; + + case LL_RCC_LPUART1_CLKSOURCE_LSE: /* LPUART1 Clock is LSE Osc. */ + if (LL_RCC_LSE_IsReady() == 1U) + { + lpuart_frequency = LSE_VALUE; + } + break; + + case LL_RCC_LPUART1_CLKSOURCE_PCLK1: /* LPUART1 Clock is PCLK1 */ + default: + lpuart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLK1ClockFreq(RCC_GetSystemClockFreq())); + break; + } + + return lpuart_frequency; +} +#endif + +/** + * @brief Return LPTIMx clock frequency + * @param LPTIMxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_LPTIM1_CLKSOURCE + * @arg @ref LL_RCC_LPTIM2_CLKSOURCE + * @retval LPTIM clock frequency (in Hz) + * - @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI, LSI or LSE) is not ready + */ +uint32_t LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource) +{ + uint32_t lptim_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + uint32_t temp = LL_RCC_LSI2_IsReady(); + + /* Check parameter */ + assert_param(IS_LL_RCC_LPTIM_CLKSOURCE(LPTIMxSource)); + + if (LPTIMxSource == LL_RCC_LPTIM1_CLKSOURCE) + { + /* LPTIM1CLK clock frequency */ + switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource)) + { + case LL_RCC_LPTIM1_CLKSOURCE_LSI: /* LPTIM1 Clock is LSI Osc. */ + if ((LL_RCC_LSI1_IsReady() == 1UL) || (temp == 1UL)) + { + lptim_frequency = LSI_VALUE; + } + break; + + case LL_RCC_LPTIM1_CLKSOURCE_HSI: /* LPTIM1 Clock is HSI Osc. */ + if (LL_RCC_HSI_IsReady() == 1U) + { + lptim_frequency = HSI_VALUE; + } + break; + + case LL_RCC_LPTIM1_CLKSOURCE_LSE: /* LPTIM1 Clock is LSE Osc. */ + if (LL_RCC_LSE_IsReady() == 1U) + { + lptim_frequency = LSE_VALUE; + } + break; + + case LL_RCC_LPTIM1_CLKSOURCE_PCLK1: /* LPTIM1 Clock is PCLK1 */ + default: + lptim_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLK1ClockFreq(RCC_GetSystemClockFreq())); + break; + } + } + else + { + /* LPTIM2CLK clock frequency */ + switch (LL_RCC_GetLPTIMClockSource(LPTIMxSource)) + { + case LL_RCC_LPTIM2_CLKSOURCE_LSI: /* LPTIM2 Clock is LSI Osc. */ + if ((LL_RCC_LSI1_IsReady() == 1UL) || (temp == 1UL)) + { + lptim_frequency = LSI_VALUE; + } + break; + + case LL_RCC_LPTIM2_CLKSOURCE_HSI: /* LPTIM2 Clock is HSI Osc. */ + if (LL_RCC_HSI_IsReady() == 1U) + { + lptim_frequency = HSI_VALUE; + } + break; + + case LL_RCC_LPTIM2_CLKSOURCE_LSE: /* LPTIM2 Clock is LSE Osc. */ + if (LL_RCC_LSE_IsReady() == 1U) + { + lptim_frequency = LSE_VALUE; + } + break; + + case LL_RCC_LPTIM2_CLKSOURCE_PCLK1: /* LPTIM2 Clock is PCLK1 */ + default: + lptim_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLK1ClockFreq(RCC_GetSystemClockFreq())); + break; + } + } + + return lptim_frequency; +} + +#if defined(SAI1) +/** + * @brief Return SAIx clock frequency + * @param SAIxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_SAI1_CLKSOURCE + * + * @retval SAI clock frequency (in Hz) + * - @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that PLL is not ready + * - @ref LL_RCC_PERIPH_FREQUENCY_NA indicates that external clock is used + */ +uint32_t LL_RCC_GetSAIClockFreq(uint32_t SAIxSource) +{ + uint32_t sai_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + + /* Check parameter */ + assert_param(IS_LL_RCC_SAI_CLKSOURCE(SAIxSource)); + + switch (LL_RCC_GetSAIClockSource(SAIxSource)) + { + case LL_RCC_SAI1_CLKSOURCE_HSI: /* HSI clock used as SAI1 clock source */ + if (LL_RCC_HSI_IsReady() == 1U) + { + sai_frequency = HSI_VALUE; + } + break; + +#if defined(SAI1) + case LL_RCC_SAI1_CLKSOURCE_PLLSAI1: /* PLLSAI1 clock used as SAI1 clock source */ + if (LL_RCC_PLLSAI1_IsReady() == 1U) + { + sai_frequency = RCC_PLLSAI1_GetFreqDomain_SAI(); + } + break; +#endif + + case LL_RCC_SAI1_CLKSOURCE_PLL: /* PLL clock used as SAI1 clock source */ + if (LL_RCC_PLL_IsReady() == 1U) + { + sai_frequency = RCC_PLL_GetFreqDomain_SAI(); + } + break; + + case LL_RCC_SAI1_CLKSOURCE_PIN: /* External input clock used as SAI1 clock source */ + default: + sai_frequency = LL_RCC_PERIPH_FREQUENCY_NA; + break; + } + return sai_frequency; +} +#endif + +/** + * @brief Return CLK48x clock frequency + * @param CLK48xSource This parameter can be one of the following values: + * @arg @ref LL_RCC_CLK48_CLKSOURCE + * @retval USB clock frequency (in Hz) + * - @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (MSI or HSI48) or PLLs (PLL or PLLSAI1) is not ready + */ +uint32_t LL_RCC_GetCLK48ClockFreq(uint32_t CLK48xSource) +{ + uint32_t clk48_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + + /* Check parameter */ + assert_param(IS_LL_RCC_CLK48_CLKSOURCE(CLK48xSource)); + + /* CLK48CLK clock frequency */ + switch (LL_RCC_GetCLK48ClockSource(CLK48xSource)) + { +#if defined(SAI1) + case LL_RCC_CLK48_CLKSOURCE_PLLSAI1: /* PLLSAI1 clock used as CLK48 clock source */ + if (LL_RCC_PLLSAI1_IsReady() == 1U) + { + clk48_frequency = RCC_PLLSAI1_GetFreqDomain_48M(); + } + break; +#endif + + case LL_RCC_CLK48_CLKSOURCE_PLL: /* PLL clock used as CLK48 clock source */ + if (LL_RCC_PLL_IsReady() == 1U) + { + clk48_frequency = RCC_PLL_GetFreqDomain_48M(); + } + break; + + case LL_RCC_CLK48_CLKSOURCE_MSI: /* MSI clock used as CLK48 clock source */ + if (LL_RCC_MSI_IsReady() == 1U) + { + clk48_frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + } + break; + + case LL_RCC_CLK48_CLKSOURCE_HSI48: /* HSI48 clock used as CLK48 clock source */ + default: + if (LL_RCC_HSI48_IsReady() == 1U) + { + clk48_frequency = HSI48_VALUE; + } + break; + } + + return clk48_frequency; +} + +#if defined(USB) +/** + * @brief Return USBx clock frequency + * @param USBxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_CLK48_CLKSOURCE + * @retval USB clock frequency (in Hz) + * - @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (MSI or HSI48) or PLLs (PLL or PLLSAI1) is not ready + */ +uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource) +{ + return LL_RCC_GetCLK48ClockFreq(USBxSource); +} +#endif + +/** + * @brief Return RNGx clock frequency + * @param RNGxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_RNG_CLKSOURCE + * @retval RNG clock frequency (in Hz) + * - @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (MSI or HSI48) or PLLs (PLL or PLLSAI1) is not ready + */ +uint32_t LL_RCC_GetRNGClockFreq(uint32_t RNGxSource) +{ + uint32_t rng_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + uint32_t rngClockSource = LL_RCC_GetRNGClockSource(RNGxSource); + + /* Check parameter */ + assert_param(IS_LL_RCC_RNG_CLKSOURCE(RNGxSource)); + + /* RNGCLK clock frequency */ + if (rngClockSource == LL_RCC_RNG_CLKSOURCE_LSI) /* LSI clock used as RNG clock source */ + { + const uint32_t temp_lsi1Status = LL_RCC_LSI1_IsReady(); + const uint32_t temp_lsi2Status = LL_RCC_LSI2_IsReady(); + if ((temp_lsi1Status == 1U) || (temp_lsi2Status == 1U)) + { + rng_frequency = LSI_VALUE; + } + } + else if (rngClockSource == LL_RCC_RNG_CLKSOURCE_LSE) /* LSE clock used as RNG clock source */ + { + if (LL_RCC_LSE_IsReady() == 1U) + { + rng_frequency = LSE_VALUE; + } + } + else /* CLK48 clock used as RNG clock source */ + { + /* Systematic Div by 3 */ + rng_frequency = LL_RCC_GetCLK48ClockFreq(LL_RCC_CLK48_CLKSOURCE) / 3U; + } + return rng_frequency; +} + +/** + * @brief Return ADCx clock frequency + * @param ADCxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_ADC_CLKSOURCE + * @retval ADC clock frequency (in Hz) + * - @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (MSI) or PLL is not ready + * - @ref LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected + */ +uint32_t LL_RCC_GetADCClockFreq(uint32_t ADCxSource) +{ + uint32_t adc_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + + /* Check parameter */ + assert_param(IS_LL_RCC_ADC_CLKSOURCE(ADCxSource)); + + /* ADCCLK clock frequency */ + switch (LL_RCC_GetADCClockSource(ADCxSource)) + { +#if defined(SAI1) + case LL_RCC_ADC_CLKSOURCE_PLLSAI1: /* PLLSAI1 clock used as ADC clock source */ + if (LL_RCC_PLLSAI1_IsReady() == 1U) + { + adc_frequency = RCC_PLLSAI1_GetFreqDomain_ADC(); + } + break; +#endif + + case LL_RCC_ADC_CLKSOURCE_SYSCLK: /* SYSCLK clock used as ADC clock source */ + adc_frequency = RCC_GetSystemClockFreq(); + break; + + case LL_RCC_ADC_CLKSOURCE_PLL: /* PLL clock used as ADC clock source */ + if (LL_RCC_PLL_IsReady() == 1U) + { + adc_frequency = RCC_PLL_GetFreqDomain_ADC(); + } + break; + + case LL_RCC_ADC_CLKSOURCE_NONE: /* No clock used as ADC clock source */ + default: + adc_frequency = LL_RCC_PERIPH_FREQUENCY_NA; + break; + } + + return adc_frequency; +} + +/** + * @brief Return RTC & LCD clock frequency + * @retval RTC clock frequency (in Hz) + * - @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillators (LSI, LSE or HSE) are not ready + * - @ref LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected + */ +uint32_t LL_RCC_GetRTCClockFreq(void) +{ + uint32_t rtc_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + uint32_t temp = LL_RCC_LSI2_IsReady(); + + /* RTCCLK clock frequency */ + switch (LL_RCC_GetRTCClockSource()) + { + case LL_RCC_RTC_CLKSOURCE_LSE: /* LSE clock used as RTC clock source */ + if (LL_RCC_LSE_IsReady() == 1U) + { + rtc_frequency = LSE_VALUE; + } + break; + + case LL_RCC_RTC_CLKSOURCE_LSI: /* LSI clock used as RTC clock source */ + + if ((LL_RCC_LSI1_IsReady() == 1UL) || (temp == 1UL)) + { + rtc_frequency = LSI_VALUE; + } + break; + + case LL_RCC_RTC_CLKSOURCE_HSE_DIV32: /* HSE clock used as ADC clock source */ + rtc_frequency = HSE_VALUE / 32U; + break; + + case LL_RCC_RTC_CLKSOURCE_NONE: /* No clock used as RTC clock source */ + default: + rtc_frequency = LL_RCC_PERIPH_FREQUENCY_NA; + break; + } + + return rtc_frequency; +} + +/** + * @brief Return RF Wakeup clock frequency + * @retval RFWKP clock frequency (in Hz) + * - @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillators (LSI, LSE or HSE) are not ready + * - @ref LL_RCC_PERIPH_FREQUENCY_NA indicates that no clock source selected + */ +uint32_t LL_RCC_GetRFWKPClockFreq(void) +{ + uint32_t rfwkp_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + uint32_t temp = LL_RCC_LSI2_IsReady(); + + /* RTCCLK clock frequency */ + switch (LL_RCC_GetRFWKPClockSource()) + { + case LL_RCC_RFWKP_CLKSOURCE_LSE: /* LSE clock used as RF Wakeup clock source */ + if (LL_RCC_LSE_IsReady() == 1U) + { + rfwkp_frequency = LSE_VALUE; + } + break; + + case LL_RCC_RFWKP_CLKSOURCE_LSI: /* LSI clock used as RF Wakeup clock source */ + if ((LL_RCC_LSI1_IsReady() == 1UL) || (temp == 1UL)) + { + rfwkp_frequency = LSI_VALUE; + } + break; + + case LL_RCC_RFWKP_CLKSOURCE_HSE_DIV1024: /* HSE clock used as RF Wakeup clock source */ + rfwkp_frequency = HSE_VALUE / 1024U; + break; + + case LL_RCC_RFWKP_CLKSOURCE_NONE: /* No clock used as RF Wakeup clock source */ + default: + rfwkp_frequency = LL_RCC_PERIPH_FREQUENCY_NA; + break; + } + + return rfwkp_frequency; +} + +#if defined(SPI_I2S_SUPPORT) +/** + * @brief Return I2Sx clock frequency + * @param I2SxSource This parameter can be one of the following values: + * @arg @ref LL_RCC_I2S_CLKSOURCE + * @retval I2S clock frequency (in Hz) + * - @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI) or PLLs (PLL) is not ready + */ +uint32_t LL_RCC_GetI2SClockFreq(uint32_t I2SxSource) +{ + uint32_t i2s_frequency = LL_RCC_PERIPH_FREQUENCY_NO; + + /* Check parameter */ + assert_param(IS_LL_RCC_I2S_CLKSOURCE(I2SxSource)); + + /* I2SCLK clock frequency */ + switch (LL_RCC_GetI2SClockSource(I2SxSource)) + { + case LL_RCC_I2S_CLKSOURCE_PLL: /* I2S2 Clock is PLL"P" */ + if (LL_RCC_PLL_IsReady() == 1U) + { + i2s_frequency = RCC_PLL_GetFreqDomain_I2S(); + } + break; + + case LL_RCC_I2S_CLKSOURCE_PIN: /* I2S2 Clock is External clock */ + i2s_frequency = EXTERNAL_CLOCK_VALUE; + break; + + case LL_RCC_I2S_CLKSOURCE_HSI: /* HSI clock used as I2S clock source */ + default: + if (LL_RCC_HSI_IsReady() == 1U) + { + i2s_frequency = HSI_VALUE; + } + break; + } + return i2s_frequency; +} +#endif + +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup RCC_LL_Private_Functions + * @{ + */ + +/** + * @brief Return SYSTEM clock (SYSCLK) frequency + * @retval SYSTEM clock frequency (in Hz) + */ +uint32_t RCC_GetSystemClockFreq(void) +{ + uint32_t frequency; + + /* Get SYSCLK source -------------------------------------------------------*/ + switch (LL_RCC_GetSysClkSource()) + { + case LL_RCC_SYS_CLKSOURCE_STATUS_MSI: /* MSI used as system clock source */ + frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + + case LL_RCC_SYS_CLKSOURCE_STATUS_HSI: /* HSI used as system clock source */ + frequency = HSI_VALUE; + break; + + case LL_RCC_SYS_CLKSOURCE_STATUS_HSE: /* HSE used as system clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + frequency = HSE_VALUE / 2U; + } + else + { + frequency = HSE_VALUE; + } + break; + + case LL_RCC_SYS_CLKSOURCE_STATUS_PLL: /* PLL used as system clock source */ + frequency = RCC_PLL_GetFreqDomain_SYS(); + break; + + default: + frequency = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + } + + return frequency; +} + +/** + * @brief Return HCLK1 clock frequency + * @param SYSCLK_Frequency SYSCLK clock frequency + * @retval HCLK1 clock frequency (in Hz) + */ +uint32_t RCC_GetHCLK1ClockFreq(uint32_t SYSCLK_Frequency) +{ + /* HCLK clock frequency */ + return __LL_RCC_CALC_HCLK1_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler()); +} + +/** + * @brief Return HCLK2 clock frequency + * @param SYSCLK_Frequency SYSCLK clock frequency + * @retval HCLK2 clock frequency (in Hz) + */ +uint32_t RCC_GetHCLK2ClockFreq(uint32_t SYSCLK_Frequency) +{ + /* HCLK clock frequency */ + return __LL_RCC_CALC_HCLK2_FREQ(SYSCLK_Frequency, LL_C2_RCC_GetAHBPrescaler()); +} + +/** + * @brief Return HCLK clock frequency + * @param SYSCLK_Frequency SYSCLK clock frequency + * @retval HCLK4 clock frequency (in Hz) + */ +uint32_t RCC_GetHCLK4ClockFreq(uint32_t SYSCLK_Frequency) +{ + /* HCLK clock frequency */ + return __LL_RCC_CALC_HCLK4_FREQ(SYSCLK_Frequency, LL_RCC_GetAHB4Prescaler()); +} + +/** + * @brief Return HCLK5 clock frequency + * @retval HCLK5 clock frequency (in Hz) + */ +uint32_t RCC_GetHCLK5ClockFreq(void) +{ + uint32_t frequency; + + /* Get SYSCLK source -------------------------------------------------------*/ + switch (LL_RCC_GetRFClockSource()) + { + case LL_RCC_RF_CLKSOURCE_HSI: /* HSI used as system clock source */ + frequency = HSI_VALUE; + break; + + case LL_RCC_RF_CLKSOURCE_HSE_DIV2: /* HSE Div2 used as system clock source */ + frequency = HSE_VALUE / 2U; + break; + + default: + frequency = HSI_VALUE; + break; + } + + return frequency; + +} + + +/** + * @brief Return PCLK1 clock frequency + * @param HCLK_Frequency HCLK clock frequency + * @retval PCLK1 clock frequency (in Hz) + */ +uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency) +{ + /* PCLK1 clock frequency */ + return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler()); +} + +/** + * @brief Return PCLK2 clock frequency + * @param HCLK_Frequency HCLK clock frequency + * @retval PCLK2 clock frequency (in Hz) + */ +uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency) +{ + /* PCLK2 clock frequency */ + return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler()); +} + +/** + * @brief Return PLL clock (PLLRCLK) frequency used for system domain + * @retval PLLRCLK clock frequency (in Hz) + */ +uint32_t RCC_PLL_GetFreqDomain_SYS(void) +{ + uint32_t pllinputfreq, pllsource; + + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLN + SYSCLK = PLL_VCO / PLLR + */ + pllsource = LL_RCC_PLL_GetMainSource(); + + switch (pllsource) + { + case LL_RCC_PLLSOURCE_MSI: /* MSI used as PLL clock source */ + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + + case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + pllinputfreq = HSI_VALUE; + break; + + case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + pllinputfreq = HSE_VALUE / 2U; + } + else + { + pllinputfreq = HSE_VALUE; + } + break; + + default: + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + } + return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), + LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR()); +} + +#if defined(SAI1) +/** + * @brief Return PLL clock (PLLPCLK) frequency used for SAI domain + * @retval PLLPCLK clock frequency (in Hz) + */ +uint32_t RCC_PLL_GetFreqDomain_SAI(void) +{ + uint32_t pllinputfreq, pllsource; + + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value / PLLM) * PLLN + SAI Domain clock = PLL_VCO / PLLP + */ + pllsource = LL_RCC_PLL_GetMainSource(); + + switch (pllsource) + { + case LL_RCC_PLLSOURCE_MSI: /* MSI used as PLL clock source */ + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + + case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + pllinputfreq = HSI_VALUE; + break; + + case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + pllinputfreq = HSE_VALUE / 2U; + } + else + { + pllinputfreq = HSE_VALUE; + } + break; + + default: + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + } + return __LL_RCC_CALC_PLLCLK_SAI_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), + LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP()); +} +#endif + +/** + * @brief Return PLL clock (PLLPCLK) frequency used for ADC domain + * @retval PLLPCLK clock frequency (in Hz) + */ +uint32_t RCC_PLL_GetFreqDomain_ADC(void) +{ + uint32_t pllinputfreq, pllsource; + + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value / PLLM) * PLLN + SAI Domain clock = PLL_VCO / PLLP + */ + pllsource = LL_RCC_PLL_GetMainSource(); + + switch (pllsource) + { + case LL_RCC_PLLSOURCE_MSI: /* MSI used as PLL clock source */ + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + + case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + pllinputfreq = HSI_VALUE; + break; + + case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + pllinputfreq = HSE_VALUE / 2U; + } + else + { + pllinputfreq = HSE_VALUE; + } + + break; + + default: + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + } + return __LL_RCC_CALC_PLLCLK_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), + LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP()); +} + + +/** + * @brief Return PLL clock (PLLQCLK) frequency used for 48 MHz domain + * @retval PLLQCLK clock frequency (in Hz) + */ +uint32_t RCC_PLL_GetFreqDomain_48M(void) +{ + uint32_t pllinputfreq, pllsource; + + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLN + 48M Domain clock = PLL_VCO / PLLQ + */ + pllsource = LL_RCC_PLL_GetMainSource(); + + switch (pllsource) + { + case LL_RCC_PLLSOURCE_MSI: /* MSI used as PLL clock source */ + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + + case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + pllinputfreq = HSI_VALUE; + break; + + case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + pllinputfreq = HSE_VALUE / 2U; + } + else + { + pllinputfreq = HSE_VALUE; + } + + break; + + default: + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + } + return __LL_RCC_CALC_PLLCLK_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), + LL_RCC_PLL_GetN(), LL_RCC_PLL_GetQ()); +} + +#if defined(SAI1) +/** + * @brief Return PLLSAI1 clock (PLLSAI1PCLK) frequency used for SAI domain + * @retval PLLSAI1PCLK clock frequency (in Hz) + */ +uint32_t RCC_PLLSAI1_GetFreqDomain_SAI(void) +{ + uint32_t pllinputfreq, pllsource; + + /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */ + /* SAI Domain clock = PLLSAI1_VCO / PLLSAI1P */ + pllsource = LL_RCC_PLL_GetMainSource(); + + switch (pllsource) + { + case LL_RCC_PLLSOURCE_MSI: /* MSI used as PLLSAI1 clock source */ + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + + case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLLSAI1 clock source */ + pllinputfreq = HSI_VALUE; + break; + + case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLLSAI1 clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + pllinputfreq = HSE_VALUE / 2U; + } + else + { + pllinputfreq = HSE_VALUE; + } + + break; + + default: + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + } + return __LL_RCC_CALC_PLLSAI1_SAI_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), + LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetP()); +} + +/** + * @brief Return PLLSAI1 clock (PLLSAI1QCLK) frequency used for 48Mhz domain + * @retval PLLSAI1QCLK clock frequency (in Hz) + */ +uint32_t RCC_PLLSAI1_GetFreqDomain_48M(void) +{ + uint32_t pllinputfreq, pllsource; + + /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */ + /* 48M Domain clock = PLLSAI1_VCO / PLLSAI1Q */ + pllsource = LL_RCC_PLL_GetMainSource(); + + switch (pllsource) + { + case LL_RCC_PLLSOURCE_MSI: /* MSI used as PLLSAI1 clock source */ + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + + case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLLSAI1 clock source */ + pllinputfreq = HSI_VALUE; + break; + + case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLLSAI1 clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + pllinputfreq = HSE_VALUE / 2U; + } + else + { + pllinputfreq = HSE_VALUE; + } + break; + + default: + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + } + return __LL_RCC_CALC_PLLSAI1_48M_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), + LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetQ()); +} + +/** + * @brief Return PLLSAI1 clock (PLLSAI1RCLK) frequency used for ADC domain + * @retval PLLSAI1RCLK clock frequency (in Hz) + */ +uint32_t RCC_PLLSAI1_GetFreqDomain_ADC(void) +{ + uint32_t pllinputfreq, pllsource; + + /* PLLSAI1_VCO = (HSE_VALUE or HSI_VALUE or MSI Value/ PLLM) * PLLSAI1N */ + /* 48M Domain clock = PLLSAI1_VCO / PLLSAI1R */ + pllsource = LL_RCC_PLL_GetMainSource(); + + switch (pllsource) + { + case LL_RCC_PLLSOURCE_MSI: /* MSI used as PLLSAI1 clock source */ + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + + case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLLSAI1 clock source */ + pllinputfreq = HSI_VALUE; + break; + + case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLLSAI1 clock source */ + if (LL_RCC_HSE_IsEnabledDiv2() == 1U) + { + pllinputfreq = HSE_VALUE / 2U; + } + else + { + pllinputfreq = HSE_VALUE; + } + break; + + default: + pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange()); + break; + } + return __LL_RCC_CALC_PLLSAI1_ADC_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), + LL_RCC_PLLSAI1_GetN(), LL_RCC_PLLSAI1_GetR()); +} +#endif + +#if defined(SPI_I2S_SUPPORT) +/** + * @brief Return PLL clock frequency used for I2S domain + * @retval PLL clock frequency (in Hz) + */ +uint32_t RCC_PLL_GetFreqDomain_I2S(void) +{ + uint32_t pllinputfreq, pllsource; + + /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN + I2S Domain clock = PLL_VCO / PLLP + */ + pllsource = LL_RCC_PLL_GetMainSource(); + + switch (pllsource) + { + case LL_RCC_PLLSOURCE_HSE: /* HSE used as PLL clock source */ + pllinputfreq = HSE_VALUE; + break; + + case LL_RCC_PLLSOURCE_HSI: /* HSI used as PLL clock source */ + default: + pllinputfreq = HSI_VALUE; + break; + } + return __LL_RCC_CALC_PLLCLK_I2S_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), + LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP()); +} +#endif + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(RCC) */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_rng.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_rng.c new file mode 100644 index 0000000..07a660f --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_rng.c @@ -0,0 +1,138 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_rng.c + * @author MCD Application Team + * @brief RNG LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_rng.h" +#include "stm32wbxx_ll_bus.h" + +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (RNG) + +/** @addtogroup RNG_LL + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup RNG_LL_Private_Macros RNG Private Macros + * @{ + */ +#define IS_LL_RNG_CED(__MODE__) (((__MODE__) == LL_RNG_CED_ENABLE) || \ + ((__MODE__) == LL_RNG_CED_DISABLE)) + +/** + * @} + */ +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup RNG_LL_Exported_Functions + * @{ + */ + +/** @addtogroup RNG_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize RNG registers (Registers restored to their default values). + * @param RNGx RNG Instance + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RNG registers are de-initialized + * - ERROR: not applicable + */ +ErrorStatus LL_RNG_DeInit(RNG_TypeDef *RNGx) +{ + /* Check the parameters */ + assert_param(IS_RNG_ALL_INSTANCE(RNGx)); + /* Enable RNG reset state */ + LL_AHB3_GRP1_ForceReset(LL_AHB3_GRP1_PERIPH_RNG); + + /* Release RNG from reset state */ + LL_AHB3_GRP1_ReleaseReset(LL_AHB3_GRP1_PERIPH_RNG); + return (SUCCESS); +} + +/** + * @brief Initialize RNG registers according to the specified parameters in RNG_InitStruct. + * @param RNGx RNG Instance + * @param RNG_InitStruct pointer to a LL_RNG_InitTypeDef structure + * that contains the configuration information for the specified RNG peripheral. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RNG registers are initialized according to RNG_InitStruct content + * - ERROR: not applicable + */ +ErrorStatus LL_RNG_Init(RNG_TypeDef *RNGx, LL_RNG_InitTypeDef *RNG_InitStruct) +{ + /* Check the parameters */ + assert_param(IS_RNG_ALL_INSTANCE(RNGx)); + assert_param(IS_LL_RNG_CED(RNG_InitStruct->ClockErrorDetection)); + + /* Clock Error Detection configuration */ + MODIFY_REG(RNGx->CR, RNG_CR_CED, RNG_InitStruct->ClockErrorDetection); + + return (SUCCESS); +} + +/** + * @brief Set each @ref LL_RNG_InitTypeDef field to default value. + * @param RNG_InitStruct pointer to a @ref LL_RNG_InitTypeDef structure + * whose fields will be set to default values. + * @retval None + */ +void LL_RNG_StructInit(LL_RNG_InitTypeDef *RNG_InitStruct) +{ + /* Set RNG_InitStruct fields to default values */ + RNG_InitStruct->ClockErrorDetection = LL_RNG_CED_ENABLE; + +} +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* RNG */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_rtc.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_rtc.c new file mode 100644 index 0000000..3930930 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_rtc.c @@ -0,0 +1,879 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_rtc.c + * @author MCD Application Team + * @brief RTC LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_rtc.h" +#include "stm32wbxx_ll_cortex.h" +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined(RTC) + +/** @addtogroup RTC_LL + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @addtogroup RTC_LL_Private_Constants + * @{ + */ +/* Default values used for prescaler */ +#define RTC_ASYNCH_PRESC_DEFAULT 0x0000007FU +#define RTC_SYNCH_PRESC_DEFAULT 0x000000FFU + +/* Values used for timeout */ +#define RTC_INITMODE_TIMEOUT 1000U /* 1s when tick set to 1ms */ +#define RTC_SYNCHRO_TIMEOUT 1000U /* 1s when tick set to 1ms */ +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup RTC_LL_Private_Macros + * @{ + */ + +#define IS_LL_RTC_HOURFORMAT(__VALUE__) (((__VALUE__) == LL_RTC_HOURFORMAT_24HOUR) \ + || ((__VALUE__) == LL_RTC_HOURFORMAT_AMPM)) + +#define IS_LL_RTC_ASYNCH_PREDIV(__VALUE__) ((__VALUE__) <= 0x7FU) + +#define IS_LL_RTC_SYNCH_PREDIV(__VALUE__) ((__VALUE__) <= 0x7FFFU) + +#define IS_LL_RTC_FORMAT(__VALUE__) (((__VALUE__) == LL_RTC_FORMAT_BIN) \ + || ((__VALUE__) == LL_RTC_FORMAT_BCD)) + +#define IS_LL_RTC_TIME_FORMAT(__VALUE__) (((__VALUE__) == LL_RTC_TIME_FORMAT_AM_OR_24) \ + || ((__VALUE__) == LL_RTC_TIME_FORMAT_PM)) + +#define IS_LL_RTC_HOUR12(__HOUR__) (((__HOUR__) > 0U) && ((__HOUR__) <= 12U)) +#define IS_LL_RTC_HOUR24(__HOUR__) ((__HOUR__) <= 23U) +#define IS_LL_RTC_MINUTES(__MINUTES__) ((__MINUTES__) <= 59U) +#define IS_LL_RTC_SECONDS(__SECONDS__) ((__SECONDS__) <= 59U) + +#define IS_LL_RTC_WEEKDAY(__VALUE__) (((__VALUE__) == LL_RTC_WEEKDAY_MONDAY) \ + || ((__VALUE__) == LL_RTC_WEEKDAY_TUESDAY) \ + || ((__VALUE__) == LL_RTC_WEEKDAY_WEDNESDAY) \ + || ((__VALUE__) == LL_RTC_WEEKDAY_THURSDAY) \ + || ((__VALUE__) == LL_RTC_WEEKDAY_FRIDAY) \ + || ((__VALUE__) == LL_RTC_WEEKDAY_SATURDAY) \ + || ((__VALUE__) == LL_RTC_WEEKDAY_SUNDAY)) + +#define IS_LL_RTC_DAY(__DAY__) (((__DAY__) >= 1U) && ((__DAY__) <= 31U)) + +#define IS_LL_RTC_MONTH(__VALUE__) (((__VALUE__) == LL_RTC_MONTH_JANUARY) \ + || ((__VALUE__) == LL_RTC_MONTH_FEBRUARY) \ + || ((__VALUE__) == LL_RTC_MONTH_MARCH) \ + || ((__VALUE__) == LL_RTC_MONTH_APRIL) \ + || ((__VALUE__) == LL_RTC_MONTH_MAY) \ + || ((__VALUE__) == LL_RTC_MONTH_JUNE) \ + || ((__VALUE__) == LL_RTC_MONTH_JULY) \ + || ((__VALUE__) == LL_RTC_MONTH_AUGUST) \ + || ((__VALUE__) == LL_RTC_MONTH_SEPTEMBER) \ + || ((__VALUE__) == LL_RTC_MONTH_OCTOBER) \ + || ((__VALUE__) == LL_RTC_MONTH_NOVEMBER) \ + || ((__VALUE__) == LL_RTC_MONTH_DECEMBER)) + +#define IS_LL_RTC_YEAR(__YEAR__) ((__YEAR__) <= 99U) + +#define IS_LL_RTC_ALMA_MASK(__VALUE__) (((__VALUE__) == LL_RTC_ALMA_MASK_NONE) \ + || ((__VALUE__) == LL_RTC_ALMA_MASK_DATEWEEKDAY) \ + || ((__VALUE__) == LL_RTC_ALMA_MASK_HOURS) \ + || ((__VALUE__) == LL_RTC_ALMA_MASK_MINUTES) \ + || ((__VALUE__) == LL_RTC_ALMA_MASK_SECONDS) \ + || ((__VALUE__) == LL_RTC_ALMA_MASK_ALL)) + +#define IS_LL_RTC_ALMB_MASK(__VALUE__) (((__VALUE__) == LL_RTC_ALMB_MASK_NONE) \ + || ((__VALUE__) == LL_RTC_ALMB_MASK_DATEWEEKDAY) \ + || ((__VALUE__) == LL_RTC_ALMB_MASK_HOURS) \ + || ((__VALUE__) == LL_RTC_ALMB_MASK_MINUTES) \ + || ((__VALUE__) == LL_RTC_ALMB_MASK_SECONDS) \ + || ((__VALUE__) == LL_RTC_ALMB_MASK_ALL)) + + +#define IS_LL_RTC_ALMA_DATE_WEEKDAY_SEL(__SEL__) (((__SEL__) == LL_RTC_ALMA_DATEWEEKDAYSEL_DATE) || \ + ((__SEL__) == LL_RTC_ALMA_DATEWEEKDAYSEL_WEEKDAY)) + +#define IS_LL_RTC_ALMB_DATE_WEEKDAY_SEL(__SEL__) (((__SEL__) == LL_RTC_ALMB_DATEWEEKDAYSEL_DATE) || \ + ((__SEL__) == LL_RTC_ALMB_DATEWEEKDAYSEL_WEEKDAY)) + + +/** + * @} + */ +/* Private function prototypes -----------------------------------------------*/ +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup RTC_LL_Exported_Functions + * @{ + */ + +/** @addtogroup RTC_LL_EF_Init + * @{ + */ + +/** + * @brief De-Initializes the RTC registers to their default reset values. + * @note This function doesn't reset the RTC Clock source and RTC Backup Data + * registers. + * @param RTCx RTC Instance + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC registers are de-initialized + * - ERROR: RTC registers are not de-initialized + */ +ErrorStatus LL_RTC_DeInit(RTC_TypeDef *RTCx) +{ + ErrorStatus status = ERROR; + + /* Check the parameter */ + assert_param(IS_RTC_ALL_INSTANCE(RTCx)); + + /* Disable the write protection for RTC registers */ + LL_RTC_DisableWriteProtection(RTCx); + + /* Set Initialization mode */ + if (LL_RTC_EnterInitMode(RTCx) != ERROR) + { + /* Reset TR, DR and CR registers */ + WRITE_REG(RTCx->TR, 0x00000000U); +#if defined(RTC_WAKEUP_SUPPORT) + WRITE_REG(RTCx->WUTR, RTC_WUTR_WUT); +#endif /* RTC_WAKEUP_SUPPORT */ + WRITE_REG(RTCx->DR , (RTC_DR_WDU_0 | RTC_DR_MU_0 | RTC_DR_DU_0)); + /* Reset All CR bits except CR[2:0] */ +#if defined(RTC_WAKEUP_SUPPORT) + WRITE_REG(RTCx->CR, (READ_REG(RTCx->CR) & RTC_CR_WUCKSEL)); +#else + WRITE_REG(RTCx, CR, 0x00000000U); +#endif /* RTC_WAKEUP_SUPPORT */ + WRITE_REG(RTCx->PRER, (RTC_PRER_PREDIV_A | RTC_SYNCH_PRESC_DEFAULT)); + WRITE_REG(RTCx->ALRMAR, 0x00000000U); + WRITE_REG(RTCx->ALRMBR, 0x00000000U); + WRITE_REG(RTCx->SHIFTR, 0x00000000U); + WRITE_REG(RTCx->CALR, 0x00000000U); + WRITE_REG(RTCx->ALRMASSR, 0x00000000U); + WRITE_REG(RTCx->ALRMBSSR, 0x00000000U); + + /* Reset ISR register and exit initialization mode */ + WRITE_REG(RTCx->ISR, 0x00000000U); + + /* Reset Tamper and alternate functions configuration register */ + WRITE_REG(RTCx->TAMPCR, 0x00000000U); + + /* Reset Option register */ + WRITE_REG(RTCx->OR, 0x00000000U); + + /* Wait till the RTC RSF flag is set */ + status = LL_RTC_WaitForSynchro(RTCx); + } + + /* Enable the write protection for RTC registers */ + LL_RTC_EnableWriteProtection(RTCx); + + return status; +} + +/** + * @brief Initializes the RTC registers according to the specified parameters + * in RTC_InitStruct. + * @param RTCx RTC Instance + * @param RTC_InitStruct pointer to a @ref LL_RTC_InitTypeDef structure that contains + * the configuration information for the RTC peripheral. + * @note The RTC Prescaler register is write protected and can be written in + * initialization mode only. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC registers are initialized + * - ERROR: RTC registers are not initialized + */ +ErrorStatus LL_RTC_Init(RTC_TypeDef *RTCx, LL_RTC_InitTypeDef *RTC_InitStruct) +{ + ErrorStatus status = ERROR; + + /* Check the parameters */ + assert_param(IS_RTC_ALL_INSTANCE(RTCx)); + assert_param(IS_LL_RTC_HOURFORMAT(RTC_InitStruct->HourFormat)); + assert_param(IS_LL_RTC_ASYNCH_PREDIV(RTC_InitStruct->AsynchPrescaler)); + assert_param(IS_LL_RTC_SYNCH_PREDIV(RTC_InitStruct->SynchPrescaler)); + + /* Disable the write protection for RTC registers */ + LL_RTC_DisableWriteProtection(RTCx); + + /* Set Initialization mode */ + if (LL_RTC_EnterInitMode(RTCx) != ERROR) + { + /* Set Hour Format */ + LL_RTC_SetHourFormat(RTCx, RTC_InitStruct->HourFormat); + + /* Configure Synchronous and Asynchronous prescaler factor */ + LL_RTC_SetSynchPrescaler(RTCx, RTC_InitStruct->SynchPrescaler); + LL_RTC_SetAsynchPrescaler(RTCx, RTC_InitStruct->AsynchPrescaler); + + /* Exit Initialization mode */ + LL_RTC_DisableInitMode(RTCx); + + status = SUCCESS; + } + /* Enable the write protection for RTC registers */ + LL_RTC_EnableWriteProtection(RTCx); + + return status; +} + +/** + * @brief Set each @ref LL_RTC_InitTypeDef field to default value. + * @param RTC_InitStruct pointer to a @ref LL_RTC_InitTypeDef structure which will be initialized. + * @retval None + */ +void LL_RTC_StructInit(LL_RTC_InitTypeDef *RTC_InitStruct) +{ + /* Set RTC_InitStruct fields to default values */ + RTC_InitStruct->HourFormat = LL_RTC_HOURFORMAT_24HOUR; + RTC_InitStruct->AsynchPrescaler = RTC_ASYNCH_PRESC_DEFAULT; + RTC_InitStruct->SynchPrescaler = RTC_SYNCH_PRESC_DEFAULT; +} + +/** + * @brief Set the RTC current time. + * @param RTCx RTC Instance + * @param RTC_Format This parameter can be one of the following values: + * @arg @ref LL_RTC_FORMAT_BIN + * @arg @ref LL_RTC_FORMAT_BCD + * @param RTC_TimeStruct pointer to a RTC_TimeTypeDef structure that contains + * the time configuration information for the RTC. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC Time register is configured + * - ERROR: RTC Time register is not configured + */ +ErrorStatus LL_RTC_TIME_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_TimeTypeDef *RTC_TimeStruct) +{ + ErrorStatus status = ERROR; + + /* Check the parameters */ + assert_param(IS_RTC_ALL_INSTANCE(RTCx)); + assert_param(IS_LL_RTC_FORMAT(RTC_Format)); + + if (RTC_Format == LL_RTC_FORMAT_BIN) + { + if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR) + { + assert_param(IS_LL_RTC_HOUR12(RTC_TimeStruct->Hours)); + assert_param(IS_LL_RTC_TIME_FORMAT(RTC_TimeStruct->TimeFormat)); + } + else + { + RTC_TimeStruct->TimeFormat = 0x00U; + assert_param(IS_LL_RTC_HOUR24(RTC_TimeStruct->Hours)); + } + assert_param(IS_LL_RTC_MINUTES(RTC_TimeStruct->Minutes)); + assert_param(IS_LL_RTC_SECONDS(RTC_TimeStruct->Seconds)); + } + else + { + if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR) + { + assert_param(IS_LL_RTC_HOUR12(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Hours))); + assert_param(IS_LL_RTC_TIME_FORMAT(RTC_TimeStruct->TimeFormat)); + } + else + { + RTC_TimeStruct->TimeFormat = 0x00U; + assert_param(IS_LL_RTC_HOUR24(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Hours))); + } + assert_param(IS_LL_RTC_MINUTES(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Minutes))); + assert_param(IS_LL_RTC_SECONDS(__LL_RTC_CONVERT_BCD2BIN(RTC_TimeStruct->Seconds))); + } + + /* Disable the write protection for RTC registers */ + LL_RTC_DisableWriteProtection(RTCx); + + /* Set Initialization mode */ + if (LL_RTC_EnterInitMode(RTCx) != ERROR) + { + /* Check the input parameters format */ + if (RTC_Format != LL_RTC_FORMAT_BIN) + { + LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, RTC_TimeStruct->Hours, + RTC_TimeStruct->Minutes, RTC_TimeStruct->Seconds); + } + else + { + LL_RTC_TIME_Config(RTCx, RTC_TimeStruct->TimeFormat, __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Hours), + __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Minutes), + __LL_RTC_CONVERT_BIN2BCD(RTC_TimeStruct->Seconds)); + } + + /* Exit Initialization mode */ + LL_RTC_DisableInitMode(RTC); + + /* If RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */ + if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U) + { + status = LL_RTC_WaitForSynchro(RTCx); + } + else + { + status = SUCCESS; + } + } + /* Enable the write protection for RTC registers */ + LL_RTC_EnableWriteProtection(RTCx); + + return status; +} + +/** + * @brief Set each @ref LL_RTC_TimeTypeDef field to default value (Time = 00h:00min:00sec). + * @param RTC_TimeStruct pointer to a @ref LL_RTC_TimeTypeDef structure which will be initialized. + * @retval None + */ +void LL_RTC_TIME_StructInit(LL_RTC_TimeTypeDef *RTC_TimeStruct) +{ + /* Time = 00h:00min:00sec */ + RTC_TimeStruct->TimeFormat = LL_RTC_TIME_FORMAT_AM_OR_24; + RTC_TimeStruct->Hours = 0U; + RTC_TimeStruct->Minutes = 0U; + RTC_TimeStruct->Seconds = 0U; +} + +/** + * @brief Set the RTC current date. + * @param RTCx RTC Instance + * @param RTC_Format This parameter can be one of the following values: + * @arg @ref LL_RTC_FORMAT_BIN + * @arg @ref LL_RTC_FORMAT_BCD + * @param RTC_DateStruct pointer to a RTC_DateTypeDef structure that contains + * the date configuration information for the RTC. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC Day register is configured + * - ERROR: RTC Day register is not configured + */ +ErrorStatus LL_RTC_DATE_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_DateTypeDef *RTC_DateStruct) +{ + ErrorStatus status = ERROR; + + /* Check the parameters */ + assert_param(IS_RTC_ALL_INSTANCE(RTCx)); + assert_param(IS_LL_RTC_FORMAT(RTC_Format)); + + if ((RTC_Format == LL_RTC_FORMAT_BIN) && ((RTC_DateStruct->Month & 0x10U) == 0x10U)) + { + RTC_DateStruct->Month = (RTC_DateStruct->Month & (uint8_t)~(0x10U)) + 0x0AU; + } + if (RTC_Format == LL_RTC_FORMAT_BIN) + { + assert_param(IS_LL_RTC_YEAR(RTC_DateStruct->Year)); + assert_param(IS_LL_RTC_MONTH(RTC_DateStruct->Month)); + assert_param(IS_LL_RTC_DAY(RTC_DateStruct->Day)); + } + else + { + assert_param(IS_LL_RTC_YEAR(__LL_RTC_CONVERT_BCD2BIN(RTC_DateStruct->Year))); + assert_param(IS_LL_RTC_MONTH(__LL_RTC_CONVERT_BCD2BIN(RTC_DateStruct->Month))); + assert_param(IS_LL_RTC_DAY(__LL_RTC_CONVERT_BCD2BIN(RTC_DateStruct->Day))); + } + assert_param(IS_LL_RTC_WEEKDAY(RTC_DateStruct->WeekDay)); + + /* Disable the write protection for RTC registers */ + LL_RTC_DisableWriteProtection(RTCx); + + /* Set Initialization mode */ + if (LL_RTC_EnterInitMode(RTCx) != ERROR) + { + /* Check the input parameters format */ + if (RTC_Format != LL_RTC_FORMAT_BIN) + { + LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, RTC_DateStruct->Day, RTC_DateStruct->Month, RTC_DateStruct->Year); + } + else + { + LL_RTC_DATE_Config(RTCx, RTC_DateStruct->WeekDay, __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Day), + __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Month), __LL_RTC_CONVERT_BIN2BCD(RTC_DateStruct->Year)); + } + + /* Exit Initialization mode */ + LL_RTC_DisableInitMode(RTC); + + /* If RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */ + if (LL_RTC_IsShadowRegBypassEnabled(RTCx) == 0U) + { + status = LL_RTC_WaitForSynchro(RTCx); + } + else + { + status = SUCCESS; + } + } + /* Enable the write protection for RTC registers */ + LL_RTC_EnableWriteProtection(RTCx); + + return status; +} + +/** + * @brief Set each @ref LL_RTC_DateTypeDef field to default value (date = Monday, January 01 xx00) + * @param RTC_DateStruct pointer to a @ref LL_RTC_DateTypeDef structure which will be initialized. + * @retval None + */ +void LL_RTC_DATE_StructInit(LL_RTC_DateTypeDef *RTC_DateStruct) +{ + /* Monday, January 01 xx00 */ + RTC_DateStruct->WeekDay = LL_RTC_WEEKDAY_MONDAY; + RTC_DateStruct->Day = 1U; + RTC_DateStruct->Month = LL_RTC_MONTH_JANUARY; + RTC_DateStruct->Year = 0U; +} + +/** + * @brief Set the RTC Alarm A. + * @note The Alarm register can only be written when the corresponding Alarm + * is disabled (Use @ref LL_RTC_ALMA_Disable function). + * @param RTCx RTC Instance + * @param RTC_Format This parameter can be one of the following values: + * @arg @ref LL_RTC_FORMAT_BIN + * @arg @ref LL_RTC_FORMAT_BCD + * @param RTC_AlarmStruct pointer to a @ref LL_RTC_AlarmTypeDef structure that + * contains the alarm configuration parameters. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: ALARMA registers are configured + * - ERROR: ALARMA registers are not configured + */ +ErrorStatus LL_RTC_ALMA_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_AlarmTypeDef *RTC_AlarmStruct) +{ + /* Check the parameters */ + assert_param(IS_RTC_ALL_INSTANCE(RTCx)); + assert_param(IS_LL_RTC_FORMAT(RTC_Format)); + assert_param(IS_LL_RTC_ALMA_MASK(RTC_AlarmStruct->AlarmMask)); + assert_param(IS_LL_RTC_ALMA_DATE_WEEKDAY_SEL(RTC_AlarmStruct->AlarmDateWeekDaySel)); + + if (RTC_Format == LL_RTC_FORMAT_BIN) + { + if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR) + { + assert_param(IS_LL_RTC_HOUR12(RTC_AlarmStruct->AlarmTime.Hours)); + assert_param(IS_LL_RTC_TIME_FORMAT(RTC_AlarmStruct->AlarmTime.TimeFormat)); + } + else + { + RTC_AlarmStruct->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_LL_RTC_HOUR24(RTC_AlarmStruct->AlarmTime.Hours)); + } + assert_param(IS_LL_RTC_MINUTES(RTC_AlarmStruct->AlarmTime.Minutes)); + assert_param(IS_LL_RTC_SECONDS(RTC_AlarmStruct->AlarmTime.Seconds)); + + if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMA_DATEWEEKDAYSEL_DATE) + { + assert_param(IS_LL_RTC_DAY(RTC_AlarmStruct->AlarmDateWeekDay)); + } + else + { + assert_param(IS_LL_RTC_WEEKDAY(RTC_AlarmStruct->AlarmDateWeekDay)); + } + } + else + { + if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR) + { + assert_param(IS_LL_RTC_HOUR12(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Hours))); + assert_param(IS_LL_RTC_TIME_FORMAT(RTC_AlarmStruct->AlarmTime.TimeFormat)); + } + else + { + RTC_AlarmStruct->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_LL_RTC_HOUR24(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Hours))); + } + + assert_param(IS_LL_RTC_MINUTES(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Minutes))); + assert_param(IS_LL_RTC_SECONDS(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Seconds))); + + if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMA_DATEWEEKDAYSEL_DATE) + { + assert_param(IS_LL_RTC_DAY(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmDateWeekDay))); + } + else + { + assert_param(IS_LL_RTC_WEEKDAY(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmDateWeekDay))); + } + } + + /* Disable the write protection for RTC registers */ + LL_RTC_DisableWriteProtection(RTCx); + + /* Select weekday selection */ + if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMA_DATEWEEKDAYSEL_DATE) + { + /* Set the date for ALARM */ + LL_RTC_ALMA_DisableWeekday(RTCx); + if (RTC_Format != LL_RTC_FORMAT_BIN) + { + LL_RTC_ALMA_SetDay(RTCx, RTC_AlarmStruct->AlarmDateWeekDay); + } + else + { + LL_RTC_ALMA_SetDay(RTCx, __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmDateWeekDay)); + } + } + else + { + /* Set the week day for ALARM */ + LL_RTC_ALMA_EnableWeekday(RTCx); + LL_RTC_ALMA_SetWeekDay(RTCx, RTC_AlarmStruct->AlarmDateWeekDay); + } + + /* Configure the Alarm register */ + if (RTC_Format != LL_RTC_FORMAT_BIN) + { + LL_RTC_ALMA_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat, RTC_AlarmStruct->AlarmTime.Hours, + RTC_AlarmStruct->AlarmTime.Minutes, RTC_AlarmStruct->AlarmTime.Seconds); + } + else + { + LL_RTC_ALMA_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat, + __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Hours), + __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Minutes), + __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Seconds)); + } + /* Set ALARM mask */ + LL_RTC_ALMA_SetMask(RTCx, RTC_AlarmStruct->AlarmMask); + + /* Enable the write protection for RTC registers */ + LL_RTC_EnableWriteProtection(RTCx); + + return SUCCESS; +} + +/** + * @brief Set the RTC Alarm B. + * @note The Alarm register can only be written when the corresponding Alarm + * is disabled (@ref LL_RTC_ALMB_Disable function). + * @param RTCx RTC Instance + * @param RTC_Format This parameter can be one of the following values: + * @arg @ref LL_RTC_FORMAT_BIN + * @arg @ref LL_RTC_FORMAT_BCD + * @param RTC_AlarmStruct pointer to a @ref LL_RTC_AlarmTypeDef structure that + * contains the alarm configuration parameters. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: ALARMB registers are configured + * - ERROR: ALARMB registers are not configured + */ +ErrorStatus LL_RTC_ALMB_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_AlarmTypeDef *RTC_AlarmStruct) +{ + /* Check the parameters */ + assert_param(IS_RTC_ALL_INSTANCE(RTCx)); + assert_param(IS_LL_RTC_FORMAT(RTC_Format)); + assert_param(IS_LL_RTC_ALMB_MASK(RTC_AlarmStruct->AlarmMask)); + assert_param(IS_LL_RTC_ALMB_DATE_WEEKDAY_SEL(RTC_AlarmStruct->AlarmDateWeekDaySel)); + + if (RTC_Format == LL_RTC_FORMAT_BIN) + { + if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR) + { + assert_param(IS_LL_RTC_HOUR12(RTC_AlarmStruct->AlarmTime.Hours)); + assert_param(IS_LL_RTC_TIME_FORMAT(RTC_AlarmStruct->AlarmTime.TimeFormat)); + } + else + { + RTC_AlarmStruct->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_LL_RTC_HOUR24(RTC_AlarmStruct->AlarmTime.Hours)); + } + assert_param(IS_LL_RTC_MINUTES(RTC_AlarmStruct->AlarmTime.Minutes)); + assert_param(IS_LL_RTC_SECONDS(RTC_AlarmStruct->AlarmTime.Seconds)); + + if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMB_DATEWEEKDAYSEL_DATE) + { + assert_param(IS_LL_RTC_DAY(RTC_AlarmStruct->AlarmDateWeekDay)); + } + else + { + assert_param(IS_LL_RTC_WEEKDAY(RTC_AlarmStruct->AlarmDateWeekDay)); + } + } + else + { + if (LL_RTC_GetHourFormat(RTCx) != LL_RTC_HOURFORMAT_24HOUR) + { + assert_param(IS_LL_RTC_HOUR12(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Hours))); + assert_param(IS_LL_RTC_TIME_FORMAT(RTC_AlarmStruct->AlarmTime.TimeFormat)); + } + else + { + RTC_AlarmStruct->AlarmTime.TimeFormat = 0x00U; + assert_param(IS_LL_RTC_HOUR24(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Hours))); + } + + assert_param(IS_LL_RTC_MINUTES(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Minutes))); + assert_param(IS_LL_RTC_SECONDS(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmTime.Seconds))); + + if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMB_DATEWEEKDAYSEL_DATE) + { + assert_param(IS_LL_RTC_DAY(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmDateWeekDay))); + } + else + { + assert_param(IS_LL_RTC_WEEKDAY(__LL_RTC_CONVERT_BCD2BIN(RTC_AlarmStruct->AlarmDateWeekDay))); + } + } + + /* Disable the write protection for RTC registers */ + LL_RTC_DisableWriteProtection(RTCx); + + /* Select weekday selection */ + if (RTC_AlarmStruct->AlarmDateWeekDaySel == LL_RTC_ALMB_DATEWEEKDAYSEL_DATE) + { + /* Set the date for ALARM */ + LL_RTC_ALMB_DisableWeekday(RTCx); + if (RTC_Format != LL_RTC_FORMAT_BIN) + { + LL_RTC_ALMB_SetDay(RTCx, RTC_AlarmStruct->AlarmDateWeekDay); + } + else + { + LL_RTC_ALMB_SetDay(RTCx, __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmDateWeekDay)); + } + } + else + { + /* Set the week day for ALARM */ + LL_RTC_ALMB_EnableWeekday(RTCx); + LL_RTC_ALMB_SetWeekDay(RTCx, RTC_AlarmStruct->AlarmDateWeekDay); + } + + /* Configure the Alarm register */ + if (RTC_Format != LL_RTC_FORMAT_BIN) + { + LL_RTC_ALMB_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat, RTC_AlarmStruct->AlarmTime.Hours, + RTC_AlarmStruct->AlarmTime.Minutes, RTC_AlarmStruct->AlarmTime.Seconds); + } + else + { + LL_RTC_ALMB_ConfigTime(RTCx, RTC_AlarmStruct->AlarmTime.TimeFormat, + __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Hours), + __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Minutes), + __LL_RTC_CONVERT_BIN2BCD(RTC_AlarmStruct->AlarmTime.Seconds)); + } + /* Set ALARM mask */ + LL_RTC_ALMB_SetMask(RTCx, RTC_AlarmStruct->AlarmMask); + + /* Enable the write protection for RTC registers */ + LL_RTC_EnableWriteProtection(RTCx); + + return SUCCESS; +} + +/** + * @brief Set each @ref LL_RTC_AlarmTypeDef of ALARMA field to default value (Time = 00h:00mn:00sec / + * Day = 1st day of the month/Mask = all fields are masked). + * @param RTC_AlarmStruct pointer to a @ref LL_RTC_AlarmTypeDef structure which will be initialized. + * @retval None + */ +void LL_RTC_ALMA_StructInit(LL_RTC_AlarmTypeDef *RTC_AlarmStruct) +{ + /* Alarm Time Settings : Time = 00h:00mn:00sec */ + RTC_AlarmStruct->AlarmTime.TimeFormat = LL_RTC_ALMA_TIME_FORMAT_AM; + RTC_AlarmStruct->AlarmTime.Hours = 0U; + RTC_AlarmStruct->AlarmTime.Minutes = 0U; + RTC_AlarmStruct->AlarmTime.Seconds = 0U; + + /* Alarm Day Settings : Day = 1st day of the month */ + RTC_AlarmStruct->AlarmDateWeekDaySel = LL_RTC_ALMA_DATEWEEKDAYSEL_DATE; + RTC_AlarmStruct->AlarmDateWeekDay = 1U; + + /* Alarm Masks Settings : Mask = all fields are not masked */ + RTC_AlarmStruct->AlarmMask = LL_RTC_ALMA_MASK_NONE; +} + +/** + * @brief Set each @ref LL_RTC_AlarmTypeDef of ALARMA field to default value (Time = 00h:00mn:00sec / + * Day = 1st day of the month/Mask = all fields are masked). + * @param RTC_AlarmStruct pointer to a @ref LL_RTC_AlarmTypeDef structure which will be initialized. + * @retval None + */ +void LL_RTC_ALMB_StructInit(LL_RTC_AlarmTypeDef *RTC_AlarmStruct) +{ + /* Alarm Time Settings : Time = 00h:00mn:00sec */ + RTC_AlarmStruct->AlarmTime.TimeFormat = LL_RTC_ALMB_TIME_FORMAT_AM; + RTC_AlarmStruct->AlarmTime.Hours = 0U; + RTC_AlarmStruct->AlarmTime.Minutes = 0U; + RTC_AlarmStruct->AlarmTime.Seconds = 0U; + + /* Alarm Day Settings : Day = 1st day of the month */ + RTC_AlarmStruct->AlarmDateWeekDaySel = LL_RTC_ALMB_DATEWEEKDAYSEL_DATE; + RTC_AlarmStruct->AlarmDateWeekDay = 1U; + + /* Alarm Masks Settings : Mask = all fields are not masked */ + RTC_AlarmStruct->AlarmMask = LL_RTC_ALMB_MASK_NONE; +} + +/** + * @brief Enters the RTC Initialization mode. + * @note The RTC Initialization mode is write protected, use the + * @ref LL_RTC_DisableWriteProtection before calling this function. + * @param RTCx RTC Instance + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC is in Init mode + * - ERROR: RTC is not in Init mode + */ +ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx) +{ + __IO uint32_t timeout = RTC_INITMODE_TIMEOUT; + ErrorStatus status = SUCCESS; + uint32_t tmp; + + /* Check the parameter */ + assert_param(IS_RTC_ALL_INSTANCE(RTCx)); + + /* Check if the Initialization mode is set */ + if (LL_RTC_IsActiveFlag_INIT(RTCx) == 0U) + { + /* Set the Initialization mode */ + LL_RTC_EnableInitMode(RTCx); + + /* Wait till RTC is in INIT state and if Time out is reached exit */ + tmp = LL_RTC_IsActiveFlag_INIT(RTCx); + while ((timeout != 0U) && (tmp != 1U)) + { + if (LL_SYSTICK_IsActiveCounterFlag() == 1U) + { + timeout --; + } + tmp = LL_RTC_IsActiveFlag_INIT(RTCx); + if (timeout == 0U) + { + status = ERROR; + } + } + } + return status; +} + +/** + * @brief Exit the RTC Initialization mode. + * @note When the initialization sequence is complete, the calendar restarts + * counting after 4 RTCCLK cycles. + * @note The RTC Initialization mode is write protected, use the + * @ref LL_RTC_DisableWriteProtection before calling this function. + * @param RTCx RTC Instance + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC exited from in Init mode + * - ERROR: Not applicable + */ +ErrorStatus LL_RTC_ExitInitMode(RTC_TypeDef *RTCx) +{ + /* Check the parameter */ + assert_param(IS_RTC_ALL_INSTANCE(RTCx)); + + /* Disable initialization mode */ + LL_RTC_DisableInitMode(RTCx); + + return SUCCESS; +} + +/** + * @brief Waits until the RTC Time and Day registers (RTC_TR and RTC_DR) are + * synchronized with RTC APB clock. + * @note The RTC Resynchronization mode is write protected, use the + * @ref LL_RTC_DisableWriteProtection before calling this function. + * @note To read the calendar through the shadow registers after Calendar + * initialization, calendar update or after wakeup from low power modes + * the software must first clear the RSF flag. + * The software must then wait until it is set again before reading + * the calendar, which means that the calendar registers have been + * correctly copied into the RTC_TR and RTC_DR shadow registers. + * @param RTCx RTC Instance + * @retval An ErrorStatus enumeration value: + * - SUCCESS: RTC registers are synchronised + * - ERROR: RTC registers are not synchronised + */ +ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx) +{ + __IO uint32_t timeout = RTC_SYNCHRO_TIMEOUT; + ErrorStatus status = SUCCESS; + uint32_t tmp; + + /* Check the parameter */ + assert_param(IS_RTC_ALL_INSTANCE(RTCx)); + + /* Clear RSF flag */ + LL_RTC_ClearFlag_RS(RTCx); + + /* Wait the registers to be synchronised */ + tmp = LL_RTC_IsActiveFlag_RS(RTCx); + while ((timeout != 0U) && (tmp != 0U)) + { + if (LL_SYSTICK_IsActiveCounterFlag() == 1U) + { + timeout--; + } + tmp = LL_RTC_IsActiveFlag_RS(RTCx); + if (timeout == 0U) + { + status = ERROR; + } + } + + if (status != ERROR) + { + timeout = RTC_SYNCHRO_TIMEOUT; + tmp = LL_RTC_IsActiveFlag_RS(RTCx); + while ((timeout != 0U) && (tmp != 1U)) + { + if (LL_SYSTICK_IsActiveCounterFlag() == 1U) + { + timeout--; + } + tmp = LL_RTC_IsActiveFlag_RS(RTCx); + if (timeout == 0U) + { + status = ERROR; + } + } + } + + return (status); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* defined(RTC) */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_spi.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_spi.c new file mode 100644 index 0000000..1301719 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_spi.c @@ -0,0 +1,529 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_spi.c + * @author MCD Application Team + * @brief SPI LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_spi.h" +#include "stm32wbxx_ll_bus.h" +#include "stm32wbxx_ll_rcc.h" + +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (SPI1) || defined (SPI2) + +/** @addtogroup SPI_LL + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* Private constants ---------------------------------------------------------*/ +/** @defgroup SPI_LL_Private_Constants SPI Private Constants + * @{ + */ +/* SPI registers Masks */ +#define SPI_CR1_CLEAR_MASK (SPI_CR1_CPHA | SPI_CR1_CPOL | SPI_CR1_MSTR | \ + SPI_CR1_BR | SPI_CR1_LSBFIRST | SPI_CR1_SSI | \ + SPI_CR1_SSM | SPI_CR1_RXONLY | SPI_CR1_CRCL | \ + SPI_CR1_CRCNEXT | SPI_CR1_CRCEN | SPI_CR1_BIDIOE | \ + SPI_CR1_BIDIMODE) +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup SPI_LL_Private_Macros SPI Private Macros + * @{ + */ +#define IS_LL_SPI_TRANSFER_DIRECTION(__VALUE__) (((__VALUE__) == LL_SPI_FULL_DUPLEX) \ + || ((__VALUE__) == LL_SPI_SIMPLEX_RX) \ + || ((__VALUE__) == LL_SPI_HALF_DUPLEX_RX) \ + || ((__VALUE__) == LL_SPI_HALF_DUPLEX_TX)) + +#define IS_LL_SPI_MODE(__VALUE__) (((__VALUE__) == LL_SPI_MODE_MASTER) \ + || ((__VALUE__) == LL_SPI_MODE_SLAVE)) + +#define IS_LL_SPI_DATAWIDTH(__VALUE__) (((__VALUE__) == LL_SPI_DATAWIDTH_4BIT) \ + || ((__VALUE__) == LL_SPI_DATAWIDTH_5BIT) \ + || ((__VALUE__) == LL_SPI_DATAWIDTH_6BIT) \ + || ((__VALUE__) == LL_SPI_DATAWIDTH_7BIT) \ + || ((__VALUE__) == LL_SPI_DATAWIDTH_8BIT) \ + || ((__VALUE__) == LL_SPI_DATAWIDTH_9BIT) \ + || ((__VALUE__) == LL_SPI_DATAWIDTH_10BIT) \ + || ((__VALUE__) == LL_SPI_DATAWIDTH_11BIT) \ + || ((__VALUE__) == LL_SPI_DATAWIDTH_12BIT) \ + || ((__VALUE__) == LL_SPI_DATAWIDTH_13BIT) \ + || ((__VALUE__) == LL_SPI_DATAWIDTH_14BIT) \ + || ((__VALUE__) == LL_SPI_DATAWIDTH_15BIT) \ + || ((__VALUE__) == LL_SPI_DATAWIDTH_16BIT)) + +#define IS_LL_SPI_POLARITY(__VALUE__) (((__VALUE__) == LL_SPI_POLARITY_LOW) \ + || ((__VALUE__) == LL_SPI_POLARITY_HIGH)) + +#define IS_LL_SPI_PHASE(__VALUE__) (((__VALUE__) == LL_SPI_PHASE_1EDGE) \ + || ((__VALUE__) == LL_SPI_PHASE_2EDGE)) + +#define IS_LL_SPI_NSS(__VALUE__) (((__VALUE__) == LL_SPI_NSS_SOFT) \ + || ((__VALUE__) == LL_SPI_NSS_HARD_INPUT) \ + || ((__VALUE__) == LL_SPI_NSS_HARD_OUTPUT)) + +#define IS_LL_SPI_BAUDRATE(__VALUE__) (((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV2) \ + || ((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV4) \ + || ((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV8) \ + || ((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV16) \ + || ((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV32) \ + || ((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV64) \ + || ((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV128) \ + || ((__VALUE__) == LL_SPI_BAUDRATEPRESCALER_DIV256)) + +#define IS_LL_SPI_BITORDER(__VALUE__) (((__VALUE__) == LL_SPI_LSB_FIRST) \ + || ((__VALUE__) == LL_SPI_MSB_FIRST)) + +#define IS_LL_SPI_CRCCALCULATION(__VALUE__) (((__VALUE__) == LL_SPI_CRCCALCULATION_ENABLE) \ + || ((__VALUE__) == LL_SPI_CRCCALCULATION_DISABLE)) + +#define IS_LL_SPI_CRC_POLYNOMIAL(__VALUE__) ((__VALUE__) >= 0x1U) + +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup SPI_LL_Exported_Functions + * @{ + */ + +/** @addtogroup SPI_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize the SPI registers to their default reset values. + * @param SPIx SPI Instance + * @retval An ErrorStatus enumeration value: + * - SUCCESS: SPI registers are de-initialized + * - ERROR: SPI registers are not de-initialized + */ +ErrorStatus LL_SPI_DeInit(SPI_TypeDef *SPIx) +{ + ErrorStatus status = ERROR; + + /* Check the parameters */ + assert_param(IS_SPI_ALL_INSTANCE(SPIx)); + +#if defined(SPI1) + if (SPIx == SPI1) + { + /* Force reset of SPI clock */ + LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_SPI1); + + /* Release reset of SPI clock */ + LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_SPI1); + + status = SUCCESS; + } +#endif /* SPI1 */ +#if defined(SPI2) + if (SPIx == SPI2) + { + /* Force reset of SPI clock */ + LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_SPI2); + + /* Release reset of SPI clock */ + LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_SPI2); + + status = SUCCESS; + } +#endif /* SPI2 */ + + return status; +} + +/** + * @brief Initialize the SPI registers according to the specified parameters in SPI_InitStruct. + * @note As some bits in SPI configuration registers can only be written when the SPI is disabled (SPI_CR1_SPE bit =0), + * SPI peripheral should be in disabled state prior calling this function. Otherwise, ERROR result will be returned. + * @param SPIx SPI Instance + * @param SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure + * @retval An ErrorStatus enumeration value. (Return always SUCCESS) + */ +ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct) +{ + ErrorStatus status = ERROR; + + /* Check the SPI Instance SPIx*/ + assert_param(IS_SPI_ALL_INSTANCE(SPIx)); + + /* Check the SPI parameters from SPI_InitStruct*/ + assert_param(IS_LL_SPI_TRANSFER_DIRECTION(SPI_InitStruct->TransferDirection)); + assert_param(IS_LL_SPI_MODE(SPI_InitStruct->Mode)); + assert_param(IS_LL_SPI_DATAWIDTH(SPI_InitStruct->DataWidth)); + assert_param(IS_LL_SPI_POLARITY(SPI_InitStruct->ClockPolarity)); + assert_param(IS_LL_SPI_PHASE(SPI_InitStruct->ClockPhase)); + assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS)); + assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate)); + assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder)); + assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation)); + + if (LL_SPI_IsEnabled(SPIx) == 0x00000000U) + { + /*---------------------------- SPIx CR1 Configuration ------------------------ + * Configure SPIx CR1 with parameters: + * - TransferDirection: SPI_CR1_BIDIMODE, SPI_CR1_BIDIOE and SPI_CR1_RXONLY bits + * - Master/Slave Mode: SPI_CR1_MSTR bit + * - ClockPolarity: SPI_CR1_CPOL bit + * - ClockPhase: SPI_CR1_CPHA bit + * - NSS management: SPI_CR1_SSM bit + * - BaudRate prescaler: SPI_CR1_BR[2:0] bits + * - BitOrder: SPI_CR1_LSBFIRST bit + * - CRCCalculation: SPI_CR1_CRCEN bit + */ + MODIFY_REG(SPIx->CR1, + SPI_CR1_CLEAR_MASK, + SPI_InitStruct->TransferDirection | SPI_InitStruct->Mode | + SPI_InitStruct->ClockPolarity | SPI_InitStruct->ClockPhase | + SPI_InitStruct->NSS | SPI_InitStruct->BaudRate | + SPI_InitStruct->BitOrder | SPI_InitStruct->CRCCalculation); + + /*---------------------------- SPIx CR2 Configuration ------------------------ + * Configure SPIx CR2 with parameters: + * - DataWidth: DS[3:0] bits + * - NSS management: SSOE bit + */ + MODIFY_REG(SPIx->CR2, + SPI_CR2_DS | SPI_CR2_SSOE, + SPI_InitStruct->DataWidth | (SPI_InitStruct->NSS >> 16U)); + + /*---------------------------- SPIx CRCPR Configuration ---------------------- + * Configure SPIx CRCPR with parameters: + * - CRCPoly: CRCPOLY[15:0] bits + */ + if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE) + { + assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly)); + LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly); + } + status = SUCCESS; + } + +#if defined (SPI_I2S_SUPPORT) + /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */ + CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD); +#endif /* SPI_I2S_SUPPORT */ + return status; +} + +/** + * @brief Set each @ref LL_SPI_InitTypeDef field to default value. + * @param SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure + * whose fields will be set to default values. + * @retval None + */ +void LL_SPI_StructInit(LL_SPI_InitTypeDef *SPI_InitStruct) +{ + /* Set SPI_InitStruct fields to default values */ + SPI_InitStruct->TransferDirection = LL_SPI_FULL_DUPLEX; + SPI_InitStruct->Mode = LL_SPI_MODE_SLAVE; + SPI_InitStruct->DataWidth = LL_SPI_DATAWIDTH_8BIT; + SPI_InitStruct->ClockPolarity = LL_SPI_POLARITY_LOW; + SPI_InitStruct->ClockPhase = LL_SPI_PHASE_1EDGE; + SPI_InitStruct->NSS = LL_SPI_NSS_HARD_INPUT; + SPI_InitStruct->BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2; + SPI_InitStruct->BitOrder = LL_SPI_MSB_FIRST; + SPI_InitStruct->CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE; + SPI_InitStruct->CRCPoly = 7U; +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#if defined(SPI_I2S_SUPPORT) +/** @addtogroup I2S_LL + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @defgroup I2S_LL_Private_Constants I2S Private Constants + * @{ + */ +/* I2S registers Masks */ +#define I2S_I2SCFGR_CLEAR_MASK (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \ + SPI_I2SCFGR_CKPOL | SPI_I2SCFGR_I2SSTD | \ + SPI_I2SCFGR_I2SCFG | SPI_I2SCFGR_I2SMOD ) + +#define I2S_I2SPR_CLEAR_MASK 0x0002U +/** + * @} + */ +/* Private macros ------------------------------------------------------------*/ +/** @defgroup I2S_LL_Private_Macros I2S Private Macros + * @{ + */ + +#define IS_LL_I2S_DATAFORMAT(__VALUE__) (((__VALUE__) == LL_I2S_DATAFORMAT_16B) \ + || ((__VALUE__) == LL_I2S_DATAFORMAT_16B_EXTENDED) \ + || ((__VALUE__) == LL_I2S_DATAFORMAT_24B) \ + || ((__VALUE__) == LL_I2S_DATAFORMAT_32B)) + +#define IS_LL_I2S_CPOL(__VALUE__) (((__VALUE__) == LL_I2S_POLARITY_LOW) \ + || ((__VALUE__) == LL_I2S_POLARITY_HIGH)) + +#define IS_LL_I2S_STANDARD(__VALUE__) (((__VALUE__) == LL_I2S_STANDARD_PHILIPS) \ + || ((__VALUE__) == LL_I2S_STANDARD_MSB) \ + || ((__VALUE__) == LL_I2S_STANDARD_LSB) \ + || ((__VALUE__) == LL_I2S_STANDARD_PCM_SHORT) \ + || ((__VALUE__) == LL_I2S_STANDARD_PCM_LONG)) + +#define IS_LL_I2S_MODE(__VALUE__) (((__VALUE__) == LL_I2S_MODE_SLAVE_TX) \ + || ((__VALUE__) == LL_I2S_MODE_SLAVE_RX) \ + || ((__VALUE__) == LL_I2S_MODE_MASTER_TX) \ + || ((__VALUE__) == LL_I2S_MODE_MASTER_RX)) + +#define IS_LL_I2S_MCLK_OUTPUT(__VALUE__) (((__VALUE__) == LL_I2S_MCLK_OUTPUT_ENABLE) \ + || ((__VALUE__) == LL_I2S_MCLK_OUTPUT_DISABLE)) + +#define IS_LL_I2S_AUDIO_FREQ(__VALUE__) ((((__VALUE__) >= LL_I2S_AUDIOFREQ_8K) \ + && ((__VALUE__) <= LL_I2S_AUDIOFREQ_192K)) \ + || ((__VALUE__) == LL_I2S_AUDIOFREQ_DEFAULT)) + +#define IS_LL_I2S_PRESCALER_LINEAR(__VALUE__) ((__VALUE__) >= 0x2U) + +#define IS_LL_I2S_PRESCALER_PARITY(__VALUE__) (((__VALUE__) == LL_I2S_PRESCALER_PARITY_EVEN) \ + || ((__VALUE__) == LL_I2S_PRESCALER_PARITY_ODD)) +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup I2S_LL_Exported_Functions + * @{ + */ + +/** @addtogroup I2S_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize the SPI/I2S registers to their default reset values. + * @param SPIx SPI Instance + * @retval An ErrorStatus enumeration value: + * - SUCCESS: SPI registers are de-initialized + * - ERROR: SPI registers are not de-initialized + */ +ErrorStatus LL_I2S_DeInit(SPI_TypeDef *SPIx) +{ + return LL_SPI_DeInit(SPIx); +} + +/** + * @brief Initializes the SPI/I2S registers according to the specified parameters in I2S_InitStruct. + * @note As some bits in SPI configuration registers can only be written when the SPI is disabled (SPI_CR1_SPE bit =0), + * SPI peripheral should be in disabled state prior calling this function. Otherwise, ERROR result will be returned. + * @param SPIx SPI Instance + * @param I2S_InitStruct pointer to a @ref LL_I2S_InitTypeDef structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: SPI registers are Initialized + * - ERROR: SPI registers are not Initialized + */ +ErrorStatus LL_I2S_Init(SPI_TypeDef *SPIx, LL_I2S_InitTypeDef *I2S_InitStruct) +{ + uint32_t i2sdiv = 2U; + uint32_t i2sodd = 0U; + uint32_t packetlength = 1U; + uint32_t tmp; + uint32_t sourceclock; + ErrorStatus status = ERROR; + + /* Check the I2S parameters */ + assert_param(IS_I2S_ALL_INSTANCE(SPIx)); + assert_param(IS_LL_I2S_MODE(I2S_InitStruct->Mode)); + assert_param(IS_LL_I2S_STANDARD(I2S_InitStruct->Standard)); + assert_param(IS_LL_I2S_DATAFORMAT(I2S_InitStruct->DataFormat)); + assert_param(IS_LL_I2S_MCLK_OUTPUT(I2S_InitStruct->MCLKOutput)); + assert_param(IS_LL_I2S_AUDIO_FREQ(I2S_InitStruct->AudioFreq)); + assert_param(IS_LL_I2S_CPOL(I2S_InitStruct->ClockPolarity)); + + if (LL_I2S_IsEnabled(SPIx) == 0x00000000U) + { + /*---------------------------- SPIx I2SCFGR Configuration -------------------- + * Configure SPIx I2SCFGR with parameters: + * - Mode: SPI_I2SCFGR_I2SCFG[1:0] bit + * - Standard: SPI_I2SCFGR_I2SSTD[1:0] and SPI_I2SCFGR_PCMSYNC bits + * - DataFormat: SPI_I2SCFGR_CHLEN and SPI_I2SCFGR_DATLEN bits + * - ClockPolarity: SPI_I2SCFGR_CKPOL bit + */ + + /* Write to SPIx I2SCFGR */ + MODIFY_REG(SPIx->I2SCFGR, + I2S_I2SCFGR_CLEAR_MASK, + I2S_InitStruct->Mode | I2S_InitStruct->Standard | + I2S_InitStruct->DataFormat | I2S_InitStruct->ClockPolarity | + SPI_I2SCFGR_I2SMOD); + + /*---------------------------- SPIx I2SPR Configuration ---------------------- + * Configure SPIx I2SPR with parameters: + * - MCLKOutput: SPI_I2SPR_MCKOE bit + * - AudioFreq: SPI_I2SPR_I2SDIV[7:0] and SPI_I2SPR_ODD bits + */ + + /* If the requested audio frequency is not the default, compute the prescaler (i2sodd, i2sdiv) + * else, default values are used: i2sodd = 0U, i2sdiv = 2U. + */ + if (I2S_InitStruct->AudioFreq != LL_I2S_AUDIOFREQ_DEFAULT) + { + /* Check the frame length (For the Prescaler computing) + * Default value: LL_I2S_DATAFORMAT_16B (packetlength = 1U). + */ + if (I2S_InitStruct->DataFormat != LL_I2S_DATAFORMAT_16B) + { + /* Packet length is 32 bits */ + packetlength = 2U; + } + + /* If an external I2S clock has to be used, the specific define should be set + in the project configuration or in the stm32wbxx_ll_rcc.h file */ + /* Get the I2S source clock value */ + sourceclock = LL_RCC_GetI2SClockFreq(LL_RCC_I2S_CLKSOURCE); + + /* Compute the Real divider depending on the MCLK output state with a floating point */ + if (I2S_InitStruct->MCLKOutput == LL_I2S_MCLK_OUTPUT_ENABLE) + { + /* MCLK output is enabled */ + tmp = (((((sourceclock / 256U) * 10U) / I2S_InitStruct->AudioFreq)) + 5U); + } + else + { + /* MCLK output is disabled */ + tmp = (((((sourceclock / (32U * packetlength)) * 10U) / I2S_InitStruct->AudioFreq)) + 5U); + } + + /* Remove the floating point */ + tmp = tmp / 10U; + + /* Check the parity of the divider */ + i2sodd = (tmp & (uint16_t)0x0001U); + + /* Compute the i2sdiv prescaler */ + i2sdiv = ((tmp - i2sodd) / 2U); + + /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */ + i2sodd = (i2sodd << 8U); + } + + /* Test if the divider is 1 or 0 or greater than 0xFF */ + if ((i2sdiv < 2U) || (i2sdiv > 0xFFU)) + { + /* Set the default values */ + i2sdiv = 2U; + i2sodd = 0U; + } + + /* Write to SPIx I2SPR register the computed value */ + WRITE_REG(SPIx->I2SPR, i2sdiv | i2sodd | I2S_InitStruct->MCLKOutput); + + status = SUCCESS; + } + return status; +} + +/** + * @brief Set each @ref LL_I2S_InitTypeDef field to default value. + * @param I2S_InitStruct pointer to a @ref LL_I2S_InitTypeDef structure + * whose fields will be set to default values. + * @retval None + */ +void LL_I2S_StructInit(LL_I2S_InitTypeDef *I2S_InitStruct) +{ + /*--------------- Reset I2S init structure parameters values -----------------*/ + I2S_InitStruct->Mode = LL_I2S_MODE_SLAVE_TX; + I2S_InitStruct->Standard = LL_I2S_STANDARD_PHILIPS; + I2S_InitStruct->DataFormat = LL_I2S_DATAFORMAT_16B; + I2S_InitStruct->MCLKOutput = LL_I2S_MCLK_OUTPUT_DISABLE; + I2S_InitStruct->AudioFreq = LL_I2S_AUDIOFREQ_DEFAULT; + I2S_InitStruct->ClockPolarity = LL_I2S_POLARITY_LOW; +} + +/** + * @brief Set linear and parity prescaler. + * @note To calculate value of PrescalerLinear(I2SDIV[7:0] bits) and PrescalerParity(ODD bit)\n + * Check Audio frequency table and formulas inside Reference Manual (SPI/I2S). + * @param SPIx SPI Instance + * @param PrescalerLinear value Min_Data=0x02 and Max_Data=0xFF. + * @param PrescalerParity This parameter can be one of the following values: + * @arg @ref LL_I2S_PRESCALER_PARITY_EVEN + * @arg @ref LL_I2S_PRESCALER_PARITY_ODD + * @retval None + */ +void LL_I2S_ConfigPrescaler(SPI_TypeDef *SPIx, uint32_t PrescalerLinear, uint32_t PrescalerParity) +{ + /* Check the I2S parameters */ + assert_param(IS_I2S_ALL_INSTANCE(SPIx)); + assert_param(IS_LL_I2S_PRESCALER_LINEAR(PrescalerLinear)); + assert_param(IS_LL_I2S_PRESCALER_PARITY(PrescalerParity)); + + /* Write to SPIx I2SPR */ + MODIFY_REG(SPIx->I2SPR, SPI_I2SPR_I2SDIV | SPI_I2SPR_ODD, PrescalerLinear | (PrescalerParity << 8U)); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +#endif /* SPI_I2S_SUPPORT */ + +#endif /* defined (SPI1) || defined (SPI2) */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_tim.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_tim.c new file mode 100644 index 0000000..ba79b2a --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_tim.c @@ -0,0 +1,1304 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_tim.c + * @author MCD Application Team + * @brief TIM LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_tim.h" +#include "stm32wbxx_ll_bus.h" + +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif /* USE_FULL_ASSERT */ + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (TIM1) || defined (TIM2) || defined (TIM16) || defined (TIM7) + +/** @addtogroup TIM_LL + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup TIM_LL_Private_Macros + * @{ + */ +#define IS_LL_TIM_COUNTERMODE(__VALUE__) (((__VALUE__) == LL_TIM_COUNTERMODE_UP) \ + || ((__VALUE__) == LL_TIM_COUNTERMODE_DOWN) \ + || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_UP) \ + || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_DOWN) \ + || ((__VALUE__) == LL_TIM_COUNTERMODE_CENTER_UP_DOWN)) + +#define IS_LL_TIM_CLOCKDIVISION(__VALUE__) (((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV1) \ + || ((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV2) \ + || ((__VALUE__) == LL_TIM_CLOCKDIVISION_DIV4)) + +#define IS_LL_TIM_OCMODE(__VALUE__) (((__VALUE__) == LL_TIM_OCMODE_FROZEN) \ + || ((__VALUE__) == LL_TIM_OCMODE_ACTIVE) \ + || ((__VALUE__) == LL_TIM_OCMODE_INACTIVE) \ + || ((__VALUE__) == LL_TIM_OCMODE_TOGGLE) \ + || ((__VALUE__) == LL_TIM_OCMODE_FORCED_INACTIVE) \ + || ((__VALUE__) == LL_TIM_OCMODE_FORCED_ACTIVE) \ + || ((__VALUE__) == LL_TIM_OCMODE_PWM1) \ + || ((__VALUE__) == LL_TIM_OCMODE_PWM2) \ + || ((__VALUE__) == LL_TIM_OCMODE_RETRIG_OPM1) \ + || ((__VALUE__) == LL_TIM_OCMODE_RETRIG_OPM2) \ + || ((__VALUE__) == LL_TIM_OCMODE_COMBINED_PWM1) \ + || ((__VALUE__) == LL_TIM_OCMODE_COMBINED_PWM2) \ + || ((__VALUE__) == LL_TIM_OCMODE_ASSYMETRIC_PWM1) \ + || ((__VALUE__) == LL_TIM_OCMODE_ASSYMETRIC_PWM2)) + +#define IS_LL_TIM_OCSTATE(__VALUE__) (((__VALUE__) == LL_TIM_OCSTATE_DISABLE) \ + || ((__VALUE__) == LL_TIM_OCSTATE_ENABLE)) + +#define IS_LL_TIM_OCPOLARITY(__VALUE__) (((__VALUE__) == LL_TIM_OCPOLARITY_HIGH) \ + || ((__VALUE__) == LL_TIM_OCPOLARITY_LOW)) + +#define IS_LL_TIM_OCIDLESTATE(__VALUE__) (((__VALUE__) == LL_TIM_OCIDLESTATE_LOW) \ + || ((__VALUE__) == LL_TIM_OCIDLESTATE_HIGH)) + +#define IS_LL_TIM_ACTIVEINPUT(__VALUE__) (((__VALUE__) == LL_TIM_ACTIVEINPUT_DIRECTTI) \ + || ((__VALUE__) == LL_TIM_ACTIVEINPUT_INDIRECTTI) \ + || ((__VALUE__) == LL_TIM_ACTIVEINPUT_TRC)) + +#define IS_LL_TIM_ICPSC(__VALUE__) (((__VALUE__) == LL_TIM_ICPSC_DIV1) \ + || ((__VALUE__) == LL_TIM_ICPSC_DIV2) \ + || ((__VALUE__) == LL_TIM_ICPSC_DIV4) \ + || ((__VALUE__) == LL_TIM_ICPSC_DIV8)) + +#define IS_LL_TIM_IC_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_IC_FILTER_FDIV1) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N2) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N4) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV1_N8) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV2_N6) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV2_N8) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV4_N6) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV4_N8) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV8_N6) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV8_N8) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N5) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N6) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV16_N8) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N5) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N6) \ + || ((__VALUE__) == LL_TIM_IC_FILTER_FDIV32_N8)) + +#define IS_LL_TIM_IC_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_IC_POLARITY_RISING) \ + || ((__VALUE__) == LL_TIM_IC_POLARITY_FALLING) \ + || ((__VALUE__) == LL_TIM_IC_POLARITY_BOTHEDGE)) + +#define IS_LL_TIM_ENCODERMODE(__VALUE__) (((__VALUE__) == LL_TIM_ENCODERMODE_X2_TI1) \ + || ((__VALUE__) == LL_TIM_ENCODERMODE_X2_TI2) \ + || ((__VALUE__) == LL_TIM_ENCODERMODE_X4_TI12)) + +#define IS_LL_TIM_IC_POLARITY_ENCODER(__VALUE__) (((__VALUE__) == LL_TIM_IC_POLARITY_RISING) \ + || ((__VALUE__) == LL_TIM_IC_POLARITY_FALLING)) + +#define IS_LL_TIM_OSSR_STATE(__VALUE__) (((__VALUE__) == LL_TIM_OSSR_DISABLE) \ + || ((__VALUE__) == LL_TIM_OSSR_ENABLE)) + +#define IS_LL_TIM_OSSI_STATE(__VALUE__) (((__VALUE__) == LL_TIM_OSSI_DISABLE) \ + || ((__VALUE__) == LL_TIM_OSSI_ENABLE)) + +#define IS_LL_TIM_LOCK_LEVEL(__VALUE__) (((__VALUE__) == LL_TIM_LOCKLEVEL_OFF) \ + || ((__VALUE__) == LL_TIM_LOCKLEVEL_1) \ + || ((__VALUE__) == LL_TIM_LOCKLEVEL_2) \ + || ((__VALUE__) == LL_TIM_LOCKLEVEL_3)) + +#define IS_LL_TIM_BREAK_STATE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_DISABLE) \ + || ((__VALUE__) == LL_TIM_BREAK_ENABLE)) + +#define IS_LL_TIM_BREAK_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_POLARITY_LOW) \ + || ((__VALUE__) == LL_TIM_BREAK_POLARITY_HIGH)) + +#define IS_LL_TIM_BREAK_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N2) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N4) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV1_N8) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV2_N6) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV2_N8) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV4_N6) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV4_N8) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV8_N6) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV8_N8) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N5) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N6) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV16_N8) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N5) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N6) \ + || ((__VALUE__) == LL_TIM_BREAK_FILTER_FDIV32_N8)) + +#define IS_LL_TIM_BREAK2_STATE(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_DISABLE) \ + || ((__VALUE__) == LL_TIM_BREAK2_ENABLE)) + +#define IS_LL_TIM_BREAK2_POLARITY(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_POLARITY_LOW) \ + || ((__VALUE__) == LL_TIM_BREAK2_POLARITY_HIGH)) + +#define IS_LL_TIM_BREAK2_FILTER(__VALUE__) (((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N2) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N4) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV1_N8) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV2_N6) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV2_N8) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV4_N6) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV4_N8) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV8_N6) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV8_N8) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N5) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N6) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV16_N8) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N5) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N6) \ + || ((__VALUE__) == LL_TIM_BREAK2_FILTER_FDIV32_N8)) + +#define IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(__VALUE__) (((__VALUE__) == LL_TIM_AUTOMATICOUTPUT_DISABLE) \ + || ((__VALUE__) == LL_TIM_AUTOMATICOUTPUT_ENABLE)) +/** + * @} + */ + + +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup TIM_LL_Private_Functions TIM Private Functions + * @{ + */ +static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct); +static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct); +static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct); +static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct); +static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct); +static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct); +static ErrorStatus IC1Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct); +static ErrorStatus IC2Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct); +static ErrorStatus IC3Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct); +static ErrorStatus IC4Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct); +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup TIM_LL_Exported_Functions + * @{ + */ + +/** @addtogroup TIM_LL_EF_Init + * @{ + */ + +/** + * @brief Set TIMx registers to their reset values. + * @param TIMx Timer instance + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx registers are de-initialized + * - ERROR: invalid TIMx instance + */ +ErrorStatus LL_TIM_DeInit(TIM_TypeDef *TIMx) +{ + ErrorStatus result = SUCCESS; + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(TIMx)); + + if (TIMx == TIM1) + { + LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM1); + LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM1); + } + else if (TIMx == TIM2) + { + LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_TIM2); + LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_TIM2); + } + else if (TIMx == TIM16) + { + LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM16); + LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM16); + } + else if (TIMx == TIM17) + { + LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_TIM17); + LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_TIM17); + } + else + { + result = ERROR; + } + + return result; +} + +/** + * @brief Set the fields of the time base unit configuration data structure + * to their default values. + * @param TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (time base unit configuration data structure) + * @retval None + */ +void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct) +{ + /* Set the default configuration */ + TIM_InitStruct->Prescaler = (uint16_t)0x0000; + TIM_InitStruct->CounterMode = LL_TIM_COUNTERMODE_UP; + TIM_InitStruct->Autoreload = 0xFFFFFFFFU; + TIM_InitStruct->ClockDivision = LL_TIM_CLOCKDIVISION_DIV1; + TIM_InitStruct->RepetitionCounter = 0x00000000U; +} + +/** + * @brief Configure the TIMx time base unit. + * @param TIMx Timer Instance + * @param TIM_InitStruct pointer to a @ref LL_TIM_InitTypeDef structure (TIMx time base unit configuration data structure) + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx registers are de-initialized + * - ERROR: not applicable + */ +ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct) +{ + uint32_t tmpcr1; + + /* Check the parameters */ + assert_param(IS_TIM_INSTANCE(TIMx)); + assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode)); + assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision)); + + tmpcr1 = LL_TIM_ReadReg(TIMx, CR1); + + if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx)) + { + /* Select the Counter Mode */ + MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode); + } + + if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx)) + { + /* Set the clock division */ + MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision); + } + + /* Write to TIMx CR1 */ + LL_TIM_WriteReg(TIMx, CR1, tmpcr1); + + /* Set the Autoreload value */ + LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload); + + /* Set the Prescaler value */ + LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler); + + if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx)) + { + /* Set the Repetition Counter value */ + LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter); + } + + /* Generate an update event to reload the Prescaler + and the repetition counter value (if applicable) immediately */ + LL_TIM_GenerateEvent_UPDATE(TIMx); + + return SUCCESS; +} + +/** + * @brief Set the fields of the TIMx output channel configuration data + * structure to their default values. + * @param TIM_OC_InitStruct pointer to a @ref LL_TIM_OC_InitTypeDef structure (the output channel configuration data structure) + * @retval None + */ +void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct) +{ + /* Set the default configuration */ + TIM_OC_InitStruct->OCMode = LL_TIM_OCMODE_FROZEN; + TIM_OC_InitStruct->OCState = LL_TIM_OCSTATE_DISABLE; + TIM_OC_InitStruct->OCNState = LL_TIM_OCSTATE_DISABLE; + TIM_OC_InitStruct->CompareValue = 0x00000000U; + TIM_OC_InitStruct->OCPolarity = LL_TIM_OCPOLARITY_HIGH; + TIM_OC_InitStruct->OCNPolarity = LL_TIM_OCPOLARITY_HIGH; + TIM_OC_InitStruct->OCIdleState = LL_TIM_OCIDLESTATE_LOW; + TIM_OC_InitStruct->OCNIdleState = LL_TIM_OCIDLESTATE_LOW; +} + +/** + * @brief Configure the TIMx output channel. + * @param TIMx Timer Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @arg @ref LL_TIM_CHANNEL_CH5 + * @arg @ref LL_TIM_CHANNEL_CH6 + * @param TIM_OC_InitStruct pointer to a @ref LL_TIM_OC_InitTypeDef structure (TIMx output channel configuration data structure) + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx output channel is initialized + * - ERROR: TIMx output channel is not initialized + */ +ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct) +{ + ErrorStatus result = ERROR; + + switch (Channel) + { + case LL_TIM_CHANNEL_CH1: + result = OC1Config(TIMx, TIM_OC_InitStruct); + break; + case LL_TIM_CHANNEL_CH2: + result = OC2Config(TIMx, TIM_OC_InitStruct); + break; + case LL_TIM_CHANNEL_CH3: + result = OC3Config(TIMx, TIM_OC_InitStruct); + break; + case LL_TIM_CHANNEL_CH4: + result = OC4Config(TIMx, TIM_OC_InitStruct); + break; + case LL_TIM_CHANNEL_CH5: + result = OC5Config(TIMx, TIM_OC_InitStruct); + break; + case LL_TIM_CHANNEL_CH6: + result = OC6Config(TIMx, TIM_OC_InitStruct); + break; + default: + break; + } + + return result; +} + +/** + * @brief Set the fields of the TIMx input channel configuration data + * structure to their default values. + * @param TIM_ICInitStruct pointer to a @ref LL_TIM_IC_InitTypeDef structure (the input channel configuration data structure) + * @retval None + */ +void LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct) +{ + /* Set the default configuration */ + TIM_ICInitStruct->ICPolarity = LL_TIM_IC_POLARITY_RISING; + TIM_ICInitStruct->ICActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI; + TIM_ICInitStruct->ICPrescaler = LL_TIM_ICPSC_DIV1; + TIM_ICInitStruct->ICFilter = LL_TIM_IC_FILTER_FDIV1; +} + +/** + * @brief Configure the TIMx input channel. + * @param TIMx Timer Instance + * @param Channel This parameter can be one of the following values: + * @arg @ref LL_TIM_CHANNEL_CH1 + * @arg @ref LL_TIM_CHANNEL_CH2 + * @arg @ref LL_TIM_CHANNEL_CH3 + * @arg @ref LL_TIM_CHANNEL_CH4 + * @param TIM_IC_InitStruct pointer to a @ref LL_TIM_IC_InitTypeDef structure (TIMx input channel configuration data structure) + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx output channel is initialized + * - ERROR: TIMx output channel is not initialized + */ +ErrorStatus LL_TIM_IC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct) +{ + ErrorStatus result = ERROR; + + switch (Channel) + { + case LL_TIM_CHANNEL_CH1: + result = IC1Config(TIMx, TIM_IC_InitStruct); + break; + case LL_TIM_CHANNEL_CH2: + result = IC2Config(TIMx, TIM_IC_InitStruct); + break; + case LL_TIM_CHANNEL_CH3: + result = IC3Config(TIMx, TIM_IC_InitStruct); + break; + case LL_TIM_CHANNEL_CH4: + result = IC4Config(TIMx, TIM_IC_InitStruct); + break; + default: + break; + } + + return result; +} + +/** + * @brief Fills each TIM_EncoderInitStruct field with its default value + * @param TIM_EncoderInitStruct pointer to a @ref LL_TIM_ENCODER_InitTypeDef structure (encoder interface configuration data structure) + * @retval None + */ +void LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct) +{ + /* Set the default configuration */ + TIM_EncoderInitStruct->EncoderMode = LL_TIM_ENCODERMODE_X2_TI1; + TIM_EncoderInitStruct->IC1Polarity = LL_TIM_IC_POLARITY_RISING; + TIM_EncoderInitStruct->IC1ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI; + TIM_EncoderInitStruct->IC1Prescaler = LL_TIM_ICPSC_DIV1; + TIM_EncoderInitStruct->IC1Filter = LL_TIM_IC_FILTER_FDIV1; + TIM_EncoderInitStruct->IC2Polarity = LL_TIM_IC_POLARITY_RISING; + TIM_EncoderInitStruct->IC2ActiveInput = LL_TIM_ACTIVEINPUT_DIRECTTI; + TIM_EncoderInitStruct->IC2Prescaler = LL_TIM_ICPSC_DIV1; + TIM_EncoderInitStruct->IC2Filter = LL_TIM_IC_FILTER_FDIV1; +} + +/** + * @brief Configure the encoder interface of the timer instance. + * @param TIMx Timer Instance + * @param TIM_EncoderInitStruct pointer to a @ref LL_TIM_ENCODER_InitTypeDef structure (TIMx encoder interface configuration data structure) + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx registers are de-initialized + * - ERROR: not applicable + */ +ErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + + /* Check the parameters */ + assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx)); + assert_param(IS_LL_TIM_ENCODERMODE(TIM_EncoderInitStruct->EncoderMode)); + assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_EncoderInitStruct->IC1Polarity)); + assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct->IC1ActiveInput)); + assert_param(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct->IC1Prescaler)); + assert_param(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct->IC1Filter)); + assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_EncoderInitStruct->IC2Polarity)); + assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_EncoderInitStruct->IC2ActiveInput)); + assert_param(IS_LL_TIM_ICPSC(TIM_EncoderInitStruct->IC2Prescaler)); + assert_param(IS_LL_TIM_IC_FILTER(TIM_EncoderInitStruct->IC2Filter)); + + /* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */ + TIMx->CCER &= (uint32_t)~(TIM_CCER_CC1E | TIM_CCER_CC2E); + + /* Get the TIMx CCMR1 register value */ + tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1); + + /* Get the TIMx CCER register value */ + tmpccer = LL_TIM_ReadReg(TIMx, CCER); + + /* Configure TI1 */ + tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC1S | TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC); + tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1ActiveInput >> 16U); + tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Filter >> 16U); + tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC1Prescaler >> 16U); + + /* Configure TI2 */ + tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC2S | TIM_CCMR1_IC2F | TIM_CCMR1_IC2PSC); + tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2ActiveInput >> 8U); + tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Filter >> 8U); + tmpccmr1 |= (uint32_t)(TIM_EncoderInitStruct->IC2Prescaler >> 8U); + + /* Set TI1 and TI2 polarity and enable TI1 and TI2 */ + tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP | TIM_CCER_CC2P | TIM_CCER_CC2NP); + tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC1Polarity); + tmpccer |= (uint32_t)(TIM_EncoderInitStruct->IC2Polarity << 4U); + tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E); + + /* Set encoder mode */ + LL_TIM_SetEncoderMode(TIMx, TIM_EncoderInitStruct->EncoderMode); + + /* Write to TIMx CCMR1 */ + LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1); + + /* Write to TIMx CCER */ + LL_TIM_WriteReg(TIMx, CCER, tmpccer); + + return SUCCESS; +} + +/** + * @brief Set the fields of the TIMx Hall sensor interface configuration data + * structure to their default values. + * @param TIM_HallSensorInitStruct pointer to a @ref LL_TIM_HALLSENSOR_InitTypeDef structure (HALL sensor interface configuration data structure) + * @retval None + */ +void LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct) +{ + /* Set the default configuration */ + TIM_HallSensorInitStruct->IC1Polarity = LL_TIM_IC_POLARITY_RISING; + TIM_HallSensorInitStruct->IC1Prescaler = LL_TIM_ICPSC_DIV1; + TIM_HallSensorInitStruct->IC1Filter = LL_TIM_IC_FILTER_FDIV1; + TIM_HallSensorInitStruct->CommutationDelay = 0U; +} + +/** + * @brief Configure the Hall sensor interface of the timer instance. + * @note TIMx CH1, CH2 and CH3 inputs connected through a XOR + * to the TI1 input channel + * @note TIMx slave mode controller is configured in reset mode. + Selected internal trigger is TI1F_ED. + * @note Channel 1 is configured as input, IC1 is mapped on TRC. + * @note Captured value stored in TIMx_CCR1 correspond to the time elapsed + * between 2 changes on the inputs. It gives information about motor speed. + * @note Channel 2 is configured in output PWM 2 mode. + * @note Compare value stored in TIMx_CCR2 corresponds to the commutation delay. + * @note OC2REF is selected as trigger output on TRGO. + * @note LL_TIM_IC_POLARITY_BOTHEDGE must not be used for TI1 when it is used + * when TIMx operates in Hall sensor interface mode. + * @param TIMx Timer Instance + * @param TIM_HallSensorInitStruct pointer to a @ref LL_TIM_HALLSENSOR_InitTypeDef structure (TIMx HALL sensor interface configuration data structure) + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx registers are de-initialized + * - ERROR: not applicable + */ +ErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct) +{ + uint32_t tmpcr2; + uint32_t tmpccmr1; + uint32_t tmpccer; + uint32_t tmpsmcr; + + /* Check the parameters */ + assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(TIMx)); + assert_param(IS_LL_TIM_IC_POLARITY_ENCODER(TIM_HallSensorInitStruct->IC1Polarity)); + assert_param(IS_LL_TIM_ICPSC(TIM_HallSensorInitStruct->IC1Prescaler)); + assert_param(IS_LL_TIM_IC_FILTER(TIM_HallSensorInitStruct->IC1Filter)); + + /* Disable the CC1 and CC2: Reset the CC1E and CC2E Bits */ + TIMx->CCER &= (uint32_t)~(TIM_CCER_CC1E | TIM_CCER_CC2E); + + /* Get the TIMx CR2 register value */ + tmpcr2 = LL_TIM_ReadReg(TIMx, CR2); + + /* Get the TIMx CCMR1 register value */ + tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1); + + /* Get the TIMx CCER register value */ + tmpccer = LL_TIM_ReadReg(TIMx, CCER); + + /* Get the TIMx SMCR register value */ + tmpsmcr = LL_TIM_ReadReg(TIMx, SMCR); + + /* Connect TIMx_CH1, CH2 and CH3 pins to the TI1 input */ + tmpcr2 |= TIM_CR2_TI1S; + + /* OC2REF signal is used as trigger output (TRGO) */ + tmpcr2 |= LL_TIM_TRGO_OC2REF; + + /* Configure the slave mode controller */ + tmpsmcr &= (uint32_t)~(TIM_SMCR_TS | TIM_SMCR_SMS); + tmpsmcr |= LL_TIM_TS_TI1F_ED; + tmpsmcr |= LL_TIM_SLAVEMODE_RESET; + + /* Configure input channel 1 */ + tmpccmr1 &= (uint32_t)~(TIM_CCMR1_CC1S | TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC); + tmpccmr1 |= (uint32_t)(LL_TIM_ACTIVEINPUT_TRC >> 16U); + tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Filter >> 16U); + tmpccmr1 |= (uint32_t)(TIM_HallSensorInitStruct->IC1Prescaler >> 16U); + + /* Configure input channel 2 */ + tmpccmr1 &= (uint32_t)~(TIM_CCMR1_OC2M | TIM_CCMR1_OC2FE | TIM_CCMR1_OC2PE | TIM_CCMR1_OC2CE); + tmpccmr1 |= (uint32_t)(LL_TIM_OCMODE_PWM2 << 8U); + + /* Set Channel 1 polarity and enable Channel 1 and Channel2 */ + tmpccer &= (uint32_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP | TIM_CCER_CC2P | TIM_CCER_CC2NP); + tmpccer |= (uint32_t)(TIM_HallSensorInitStruct->IC1Polarity); + tmpccer |= (uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E); + + /* Write to TIMx CR2 */ + LL_TIM_WriteReg(TIMx, CR2, tmpcr2); + + /* Write to TIMx SMCR */ + LL_TIM_WriteReg(TIMx, SMCR, tmpsmcr); + + /* Write to TIMx CCMR1 */ + LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1); + + /* Write to TIMx CCER */ + LL_TIM_WriteReg(TIMx, CCER, tmpccer); + + /* Write to TIMx CCR2 */ + LL_TIM_OC_SetCompareCH2(TIMx, TIM_HallSensorInitStruct->CommutationDelay); + + return SUCCESS; +} + +/** + * @brief Set the fields of the Break and Dead Time configuration data structure + * to their default values. + * @param TIM_BDTRInitStruct pointer to a @ref LL_TIM_BDTR_InitTypeDef structure (Break and Dead Time configuration data structure) + * @retval None + */ +void LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct) +{ + /* Set the default configuration */ + TIM_BDTRInitStruct->OSSRState = LL_TIM_OSSR_DISABLE; + TIM_BDTRInitStruct->OSSIState = LL_TIM_OSSI_DISABLE; + TIM_BDTRInitStruct->LockLevel = LL_TIM_LOCKLEVEL_OFF; + TIM_BDTRInitStruct->DeadTime = (uint8_t)0x00; + TIM_BDTRInitStruct->BreakState = LL_TIM_BREAK_DISABLE; + TIM_BDTRInitStruct->BreakPolarity = LL_TIM_BREAK_POLARITY_LOW; + TIM_BDTRInitStruct->BreakFilter = LL_TIM_BREAK_FILTER_FDIV1; + TIM_BDTRInitStruct->Break2State = LL_TIM_BREAK2_DISABLE; + TIM_BDTRInitStruct->Break2Polarity = LL_TIM_BREAK2_POLARITY_LOW; + TIM_BDTRInitStruct->Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1; + TIM_BDTRInitStruct->AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE; +} + +/** + * @brief Configure the Break and Dead Time feature of the timer instance. + * @note As the bits BK2P, BK2E, BK2F[3:0], BKF[3:0], AOE, BKP, BKE, OSSI, OSSR + * and DTG[7:0] can be write-locked depending on the LOCK configuration, it + * can be necessary to configure all of them during the first write access to + * the TIMx_BDTR register. + * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a break input. + * @note Macro IS_TIM_BKIN2_INSTANCE(TIMx) can be used to check whether or not + * a timer instance provides a second break input. + * @param TIMx Timer Instance + * @param TIM_BDTRInitStruct pointer to a @ref LL_TIM_BDTR_InitTypeDef structure (Break and Dead Time configuration data structure) + * @retval An ErrorStatus enumeration value: + * - SUCCESS: Break and Dead Time is initialized + * - ERROR: not applicable + */ +ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct) +{ + uint32_t tmpbdtr = 0; + + /* Check the parameters */ + assert_param(IS_TIM_BREAK_INSTANCE(TIMx)); + assert_param(IS_LL_TIM_OSSR_STATE(TIM_BDTRInitStruct->OSSRState)); + assert_param(IS_LL_TIM_OSSI_STATE(TIM_BDTRInitStruct->OSSIState)); + assert_param(IS_LL_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->LockLevel)); + assert_param(IS_LL_TIM_BREAK_STATE(TIM_BDTRInitStruct->BreakState)); + assert_param(IS_LL_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->BreakPolarity)); + assert_param(IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->AutomaticOutput)); + + /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State, + the OSSI State, the dead time value and the Automatic Output Enable Bit */ + + /* Set the BDTR bits */ + MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime); + MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel); + MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState); + MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState); + MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState); + MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity); + MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput); + MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput); + if (IS_TIM_ADVANCED_INSTANCE(TIMx)) + { + assert_param(IS_LL_TIM_BREAK_FILTER(TIM_BDTRInitStruct->BreakFilter)); + MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter); + } + + if (IS_TIM_BKIN2_INSTANCE(TIMx)) + { + assert_param(IS_LL_TIM_BREAK2_STATE(TIM_BDTRInitStruct->Break2State)); + assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity)); + assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter)); + + /* Set the BREAK2 input related BDTR bit-fields */ + MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter)); + MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State); + MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity); + } + + /* Set TIMx_BDTR */ + LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr); + + return SUCCESS; +} +/** + * @} + */ + +/** + * @} + */ + +/** @addtogroup TIM_LL_Private_Functions TIM Private Functions + * @brief Private functions + * @{ + */ +/** + * @brief Configure the TIMx output channel 1. + * @param TIMx Timer Instance + * @param TIM_OCInitStruct pointer to the the TIMx output channel 1 configuration data structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx registers are de-initialized + * - ERROR: not applicable + */ +static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(TIMx)); + assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); + assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState)); + assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity)); + assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState)); + assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity)); + + /* Disable the Channel 1: Reset the CC1E Bit */ + CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E); + + /* Get the TIMx CCER register value */ + tmpccer = LL_TIM_ReadReg(TIMx, CCER); + + /* Get the TIMx CR2 register value */ + tmpcr2 = LL_TIM_ReadReg(TIMx, CR2); + + /* Get the TIMx CCMR1 register value */ + tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1); + + /* Reset Capture/Compare selection Bits */ + CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S); + + /* Set the Output Compare Mode */ + MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode); + + /* Set the Output Compare Polarity */ + MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity); + + /* Set the Output State */ + MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState)); + assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState)); + + /* Set the complementary output Polarity */ + MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U); + + /* Set the complementary output State */ + MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U); + + /* Set the Output Idle state */ + MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState); + + /* Set the complementary output Idle state */ + MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U); + } + + /* Write to TIMx CR2 */ + LL_TIM_WriteReg(TIMx, CR2, tmpcr2); + + /* Write to TIMx CCMR1 */ + LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1); + + /* Set the Capture Compare Register value */ + LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue); + + /* Write to TIMx CCER */ + LL_TIM_WriteReg(TIMx, CCER, tmpccer); + + return SUCCESS; +} + +/** + * @brief Configure the TIMx output channel 2. + * @param TIMx Timer Instance + * @param TIM_OCInitStruct pointer to the the TIMx output channel 2 configuration data structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx registers are de-initialized + * - ERROR: not applicable + */ +static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct) +{ + uint32_t tmpccmr1; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Check the parameters */ + assert_param(IS_TIM_CC2_INSTANCE(TIMx)); + assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); + assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState)); + assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity)); + assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState)); + assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity)); + + /* Disable the Channel 2: Reset the CC2E Bit */ + CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E); + + /* Get the TIMx CCER register value */ + tmpccer = LL_TIM_ReadReg(TIMx, CCER); + + /* Get the TIMx CR2 register value */ + tmpcr2 = LL_TIM_ReadReg(TIMx, CR2); + + /* Get the TIMx CCMR1 register value */ + tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1); + + /* Reset Capture/Compare selection Bits */ + CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S); + + /* Select the Output Compare Mode */ + MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U); + + /* Set the Output Compare Polarity */ + MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U); + + /* Set the Output State */ + MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState)); + assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState)); + + /* Set the complementary output Polarity */ + MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U); + + /* Set the complementary output State */ + MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U); + + /* Set the Output Idle state */ + MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U); + + /* Set the complementary output Idle state */ + MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U); + } + + /* Write to TIMx CR2 */ + LL_TIM_WriteReg(TIMx, CR2, tmpcr2); + + /* Write to TIMx CCMR1 */ + LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1); + + /* Set the Capture Compare Register value */ + LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue); + + /* Write to TIMx CCER */ + LL_TIM_WriteReg(TIMx, CCER, tmpccer); + + return SUCCESS; +} + +/** + * @brief Configure the TIMx output channel 3. + * @param TIMx Timer Instance + * @param TIM_OCInitStruct pointer to the the TIMx output channel 3 configuration data structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx registers are de-initialized + * - ERROR: not applicable + */ +static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct) +{ + uint32_t tmpccmr2; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Check the parameters */ + assert_param(IS_TIM_CC3_INSTANCE(TIMx)); + assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); + assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState)); + assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity)); + assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState)); + assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity)); + + /* Disable the Channel 3: Reset the CC3E Bit */ + CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E); + + /* Get the TIMx CCER register value */ + tmpccer = LL_TIM_ReadReg(TIMx, CCER); + + /* Get the TIMx CR2 register value */ + tmpcr2 = LL_TIM_ReadReg(TIMx, CR2); + + /* Get the TIMx CCMR2 register value */ + tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2); + + /* Reset Capture/Compare selection Bits */ + CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S); + + /* Select the Output Compare Mode */ + MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode); + + /* Set the Output Compare Polarity */ + MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U); + + /* Set the Output State */ + MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState)); + assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState)); + + /* Set the complementary output Polarity */ + MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U); + + /* Set the complementary output State */ + MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U); + + /* Set the Output Idle state */ + MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U); + + /* Set the complementary output Idle state */ + MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U); + } + + /* Write to TIMx CR2 */ + LL_TIM_WriteReg(TIMx, CR2, tmpcr2); + + /* Write to TIMx CCMR2 */ + LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2); + + /* Set the Capture Compare Register value */ + LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue); + + /* Write to TIMx CCER */ + LL_TIM_WriteReg(TIMx, CCER, tmpccer); + + return SUCCESS; +} + +/** + * @brief Configure the TIMx output channel 4. + * @param TIMx Timer Instance + * @param TIM_OCInitStruct pointer to the the TIMx output channel 4 configuration data structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx registers are de-initialized + * - ERROR: not applicable + */ +static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct) +{ + uint32_t tmpccmr2; + uint32_t tmpccer; + uint32_t tmpcr2; + + /* Check the parameters */ + assert_param(IS_TIM_CC4_INSTANCE(TIMx)); + assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); + assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState)); + assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity)); + assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity)); + assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState)); + + /* Disable the Channel 4: Reset the CC4E Bit */ + CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E); + + /* Get the TIMx CCER register value */ + tmpccer = LL_TIM_ReadReg(TIMx, CCER); + + /* Get the TIMx CR2 register value */ + tmpcr2 = LL_TIM_ReadReg(TIMx, CR2); + + /* Get the TIMx CCMR2 register value */ + tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2); + + /* Reset Capture/Compare selection Bits */ + CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S); + + /* Select the Output Compare Mode */ + MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U); + + /* Set the Output Compare Polarity */ + MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U); + + /* Set the Output State */ + MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState)); + assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState)); + + /* Set the Output Idle state */ + MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U); + } + + /* Write to TIMx CR2 */ + LL_TIM_WriteReg(TIMx, CR2, tmpcr2); + + /* Write to TIMx CCMR2 */ + LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2); + + /* Set the Capture Compare Register value */ + LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue); + + /* Write to TIMx CCER */ + LL_TIM_WriteReg(TIMx, CCER, tmpccer); + + return SUCCESS; +} + +/** + * @brief Configure the TIMx output channel 5. + * @param TIMx Timer Instance + * @param TIM_OCInitStruct pointer to the the TIMx output channel 5 configuration data structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx registers are de-initialized + * - ERROR: not applicable + */ +static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct) +{ + uint32_t tmpccmr3; + uint32_t tmpccer; + + /* Check the parameters */ + assert_param(IS_TIM_CC5_INSTANCE(TIMx)); + assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); + assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState)); + assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity)); + assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity)); + assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState)); + + /* Disable the Channel 5: Reset the CC5E Bit */ + CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E); + + /* Get the TIMx CCER register value */ + tmpccer = LL_TIM_ReadReg(TIMx, CCER); + + /* Get the TIMx CCMR3 register value */ + tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); + + /* Select the Output Compare Mode */ + MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode); + + /* Set the Output Compare Polarity */ + MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U); + + /* Set the Output State */ + MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState)); + assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState)); + + /* Set the Output Idle state */ + MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U); + + } + + /* Write to TIMx CCMR3 */ + LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); + + /* Set the Capture Compare Register value */ + LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue); + + /* Write to TIMx CCER */ + LL_TIM_WriteReg(TIMx, CCER, tmpccer); + + return SUCCESS; +} + +/** + * @brief Configure the TIMx output channel 6. + * @param TIMx Timer Instance + * @param TIM_OCInitStruct pointer to the the TIMx output channel 6 configuration data structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx registers are de-initialized + * - ERROR: not applicable + */ +static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct) +{ + uint32_t tmpccmr3; + uint32_t tmpccer; + + /* Check the parameters */ + assert_param(IS_TIM_CC6_INSTANCE(TIMx)); + assert_param(IS_LL_TIM_OCMODE(TIM_OCInitStruct->OCMode)); + assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCState)); + assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity)); + assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity)); + assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState)); + + /* Disable the Channel 5: Reset the CC6E Bit */ + CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E); + + /* Get the TIMx CCER register value */ + tmpccer = LL_TIM_ReadReg(TIMx, CCER); + + /* Get the TIMx CCMR3 register value */ + tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3); + + /* Select the Output Compare Mode */ + MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U); + + /* Set the Output Compare Polarity */ + MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U); + + /* Set the Output State */ + MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U); + + if (IS_TIM_BREAK_INSTANCE(TIMx)) + { + assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState)); + assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState)); + + /* Set the Output Idle state */ + MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U); + } + + /* Write to TIMx CCMR3 */ + LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3); + + /* Set the Capture Compare Register value */ + LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue); + + /* Write to TIMx CCER */ + LL_TIM_WriteReg(TIMx, CCER, tmpccer); + + return SUCCESS; +} + +/** + * @brief Configure the TIMx input channel 1. + * @param TIMx Timer Instance + * @param TIM_ICInitStruct pointer to the the TIMx input channel 1 configuration data structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx registers are de-initialized + * - ERROR: not applicable + */ +static ErrorStatus IC1Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct) +{ + /* Check the parameters */ + assert_param(IS_TIM_CC1_INSTANCE(TIMx)); + assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity)); + assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput)); + assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler)); + assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter)); + + /* Disable the Channel 1: Reset the CC1E Bit */ + TIMx->CCER &= (uint32_t)~TIM_CCER_CC1E; + + /* Select the Input and set the filter and the prescaler value */ + MODIFY_REG(TIMx->CCMR1, + (TIM_CCMR1_CC1S | TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC), + (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 16U); + + /* Select the Polarity and set the CC1E Bit */ + MODIFY_REG(TIMx->CCER, + (TIM_CCER_CC1P | TIM_CCER_CC1NP), + (TIM_ICInitStruct->ICPolarity | TIM_CCER_CC1E)); + + return SUCCESS; +} + +/** + * @brief Configure the TIMx input channel 2. + * @param TIMx Timer Instance + * @param TIM_ICInitStruct pointer to the the TIMx input channel 2 configuration data structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx registers are de-initialized + * - ERROR: not applicable + */ +static ErrorStatus IC2Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct) +{ + /* Check the parameters */ + assert_param(IS_TIM_CC2_INSTANCE(TIMx)); + assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity)); + assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput)); + assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler)); + assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter)); + + /* Disable the Channel 2: Reset the CC2E Bit */ + TIMx->CCER &= (uint32_t)~TIM_CCER_CC2E; + + /* Select the Input and set the filter and the prescaler value */ + MODIFY_REG(TIMx->CCMR1, + (TIM_CCMR1_CC2S | TIM_CCMR1_IC2F | TIM_CCMR1_IC2PSC), + (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 8U); + + /* Select the Polarity and set the CC2E Bit */ + MODIFY_REG(TIMx->CCER, + (TIM_CCER_CC2P | TIM_CCER_CC2NP), + ((TIM_ICInitStruct->ICPolarity << 4U) | TIM_CCER_CC2E)); + + return SUCCESS; +} + +/** + * @brief Configure the TIMx input channel 3. + * @param TIMx Timer Instance + * @param TIM_ICInitStruct pointer to the the TIMx input channel 3 configuration data structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx registers are de-initialized + * - ERROR: not applicable + */ +static ErrorStatus IC3Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct) +{ + /* Check the parameters */ + assert_param(IS_TIM_CC3_INSTANCE(TIMx)); + assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity)); + assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput)); + assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler)); + assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter)); + + /* Disable the Channel 3: Reset the CC3E Bit */ + TIMx->CCER &= (uint32_t)~TIM_CCER_CC3E; + + /* Select the Input and set the filter and the prescaler value */ + MODIFY_REG(TIMx->CCMR2, + (TIM_CCMR2_CC3S | TIM_CCMR2_IC3F | TIM_CCMR2_IC3PSC), + (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 16U); + + /* Select the Polarity and set the CC3E Bit */ + MODIFY_REG(TIMx->CCER, + (TIM_CCER_CC3P | TIM_CCER_CC3NP), + ((TIM_ICInitStruct->ICPolarity << 8U) | TIM_CCER_CC3E)); + + return SUCCESS; +} + +/** + * @brief Configure the TIMx input channel 4. + * @param TIMx Timer Instance + * @param TIM_ICInitStruct pointer to the the TIMx input channel 4 configuration data structure + * @retval An ErrorStatus enumeration value: + * - SUCCESS: TIMx registers are de-initialized + * - ERROR: not applicable + */ +static ErrorStatus IC4Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct) +{ + /* Check the parameters */ + assert_param(IS_TIM_CC4_INSTANCE(TIMx)); + assert_param(IS_LL_TIM_IC_POLARITY(TIM_ICInitStruct->ICPolarity)); + assert_param(IS_LL_TIM_ACTIVEINPUT(TIM_ICInitStruct->ICActiveInput)); + assert_param(IS_LL_TIM_ICPSC(TIM_ICInitStruct->ICPrescaler)); + assert_param(IS_LL_TIM_IC_FILTER(TIM_ICInitStruct->ICFilter)); + + /* Disable the Channel 4: Reset the CC4E Bit */ + TIMx->CCER &= (uint32_t)~TIM_CCER_CC4E; + + /* Select the Input and set the filter and the prescaler value */ + MODIFY_REG(TIMx->CCMR2, + (TIM_CCMR2_CC4S | TIM_CCMR2_IC4F | TIM_CCMR2_IC4PSC), + (TIM_ICInitStruct->ICActiveInput | TIM_ICInitStruct->ICFilter | TIM_ICInitStruct->ICPrescaler) >> 8U); + + /* Select the Polarity and set the CC2E Bit */ + MODIFY_REG(TIMx->CCER, + (TIM_CCER_CC4P | TIM_CCER_CC4NP), + ((TIM_ICInitStruct->ICPolarity << 12U) | TIM_CCER_CC4E)); + + return SUCCESS; +} + + +/** + * @} + */ + +/** + * @} + */ + +#endif /* TIM1 || TIM2 || TIM16 || TIM17 */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_usart.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_usart.c new file mode 100644 index 0000000..5ce7867 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_usart.c @@ -0,0 +1,389 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_usart.c + * @author MCD Application Team + * @brief USART LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#if defined(USE_FULL_LL_DRIVER) + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_usart.h" +#include "stm32wbxx_ll_rcc.h" +#include "stm32wbxx_ll_bus.h" +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +#if defined (USART1) + +/** @addtogroup USART_LL + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @addtogroup USART_LL_Private_Constants + * @{ + */ + +/** + * @} + */ + + +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup USART_LL_Private_Macros + * @{ + */ + +#define IS_LL_USART_PRESCALER(__VALUE__) (((__VALUE__) == LL_USART_PRESCALER_DIV1) \ + || ((__VALUE__) == LL_USART_PRESCALER_DIV2) \ + || ((__VALUE__) == LL_USART_PRESCALER_DIV4) \ + || ((__VALUE__) == LL_USART_PRESCALER_DIV6) \ + || ((__VALUE__) == LL_USART_PRESCALER_DIV8) \ + || ((__VALUE__) == LL_USART_PRESCALER_DIV10) \ + || ((__VALUE__) == LL_USART_PRESCALER_DIV12) \ + || ((__VALUE__) == LL_USART_PRESCALER_DIV16) \ + || ((__VALUE__) == LL_USART_PRESCALER_DIV32) \ + || ((__VALUE__) == LL_USART_PRESCALER_DIV64) \ + || ((__VALUE__) == LL_USART_PRESCALER_DIV128) \ + || ((__VALUE__) == LL_USART_PRESCALER_DIV256)) + +/* __BAUDRATE__ The maximum Baud Rate is derived from the maximum clock available + * divided by the smallest oversampling used on the USART (i.e. 8) */ +#define IS_LL_USART_BAUDRATE(__BAUDRATE__) ((__BAUDRATE__) <= 8000000U) + +/* __VALUE__ In case of oversampling by 16 and 8, BRR content must be greater than or equal to 16d. */ +#define IS_LL_USART_BRR_MIN(__VALUE__) ((__VALUE__) >= 16U) + +/* __VALUE__ BRR content must be lower than or equal to 0xFFFF. */ +#define IS_LL_USART_BRR_MAX(__VALUE__) ((__VALUE__) <= 0x0000FFFFU) + +#define IS_LL_USART_DIRECTION(__VALUE__) (((__VALUE__) == LL_USART_DIRECTION_NONE) \ + || ((__VALUE__) == LL_USART_DIRECTION_RX) \ + || ((__VALUE__) == LL_USART_DIRECTION_TX) \ + || ((__VALUE__) == LL_USART_DIRECTION_TX_RX)) + +#define IS_LL_USART_PARITY(__VALUE__) (((__VALUE__) == LL_USART_PARITY_NONE) \ + || ((__VALUE__) == LL_USART_PARITY_EVEN) \ + || ((__VALUE__) == LL_USART_PARITY_ODD)) + +#define IS_LL_USART_DATAWIDTH(__VALUE__) (((__VALUE__) == LL_USART_DATAWIDTH_7B) \ + || ((__VALUE__) == LL_USART_DATAWIDTH_8B) \ + || ((__VALUE__) == LL_USART_DATAWIDTH_9B)) + +#define IS_LL_USART_OVERSAMPLING(__VALUE__) (((__VALUE__) == LL_USART_OVERSAMPLING_16) \ + || ((__VALUE__) == LL_USART_OVERSAMPLING_8)) + +#define IS_LL_USART_LASTBITCLKOUTPUT(__VALUE__) (((__VALUE__) == LL_USART_LASTCLKPULSE_NO_OUTPUT) \ + || ((__VALUE__) == LL_USART_LASTCLKPULSE_OUTPUT)) + +#define IS_LL_USART_CLOCKPHASE(__VALUE__) (((__VALUE__) == LL_USART_PHASE_1EDGE) \ + || ((__VALUE__) == LL_USART_PHASE_2EDGE)) + +#define IS_LL_USART_CLOCKPOLARITY(__VALUE__) (((__VALUE__) == LL_USART_POLARITY_LOW) \ + || ((__VALUE__) == LL_USART_POLARITY_HIGH)) + +#define IS_LL_USART_CLOCKOUTPUT(__VALUE__) (((__VALUE__) == LL_USART_CLOCK_DISABLE) \ + || ((__VALUE__) == LL_USART_CLOCK_ENABLE)) + +#define IS_LL_USART_STOPBITS(__VALUE__) (((__VALUE__) == LL_USART_STOPBITS_0_5) \ + || ((__VALUE__) == LL_USART_STOPBITS_1) \ + || ((__VALUE__) == LL_USART_STOPBITS_1_5) \ + || ((__VALUE__) == LL_USART_STOPBITS_2)) + +#define IS_LL_USART_HWCONTROL(__VALUE__) (((__VALUE__) == LL_USART_HWCONTROL_NONE) \ + || ((__VALUE__) == LL_USART_HWCONTROL_RTS) \ + || ((__VALUE__) == LL_USART_HWCONTROL_CTS) \ + || ((__VALUE__) == LL_USART_HWCONTROL_RTS_CTS)) + +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup USART_LL_Exported_Functions + * @{ + */ + +/** @addtogroup USART_LL_EF_Init + * @{ + */ + +/** + * @brief De-initialize USART registers (Registers restored to their default values). + * @param USARTx USART Instance + * @retval An ErrorStatus enumeration value: + * - SUCCESS: USART registers are de-initialized + * - ERROR: USART registers are not de-initialized + */ +ErrorStatus LL_USART_DeInit(USART_TypeDef *USARTx) +{ + ErrorStatus status = SUCCESS; + + /* Check the parameters */ + assert_param(IS_UART_INSTANCE(USARTx)); + + if (USARTx == USART1) + { + /* Force reset of USART clock */ + LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_USART1); + + /* Release reset of USART clock */ + LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_USART1); + } + else + { + status = ERROR; + } + + return (status); +} + +/** + * @brief Initialize USART registers according to the specified + * parameters in USART_InitStruct. + * @note As some bits in USART configuration registers can only be written when the USART is disabled (USART_CR1_UE bit =0), + * USART IP should be in disabled state prior calling this function. Otherwise, ERROR result will be returned. + * @note Baud rate value stored in USART_InitStruct BaudRate field, should be valid (different from 0). + * @param USARTx USART Instance + * @param USART_InitStruct pointer to a LL_USART_InitTypeDef structure + * that contains the configuration information for the specified USART peripheral. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: USART registers are initialized according to USART_InitStruct content + * - ERROR: Problem occurred during USART Registers initialization + */ +ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct) +{ + ErrorStatus status = ERROR; + uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO; + + /* Check the parameters */ + assert_param(IS_UART_INSTANCE(USARTx)); + assert_param(IS_LL_USART_PRESCALER(USART_InitStruct->PrescalerValue)); + assert_param(IS_LL_USART_BAUDRATE(USART_InitStruct->BaudRate)); + assert_param(IS_LL_USART_DATAWIDTH(USART_InitStruct->DataWidth)); + assert_param(IS_LL_USART_STOPBITS(USART_InitStruct->StopBits)); + assert_param(IS_LL_USART_PARITY(USART_InitStruct->Parity)); + assert_param(IS_LL_USART_DIRECTION(USART_InitStruct->TransferDirection)); + assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl)); + assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling)); + + /* USART needs to be in disabled state, in order to be able to configure some bits in + CRx registers */ + if (LL_USART_IsEnabled(USARTx) == 0U) + { + /*---------------------------- USART CR1 Configuration --------------------- + * Configure USARTx CR1 (USART Word Length, Parity, Mode and Oversampling bits) with parameters: + * - DataWidth: USART_CR1_M bits according to USART_InitStruct->DataWidth value + * - Parity: USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value + * - TransferDirection: USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value + * - Oversampling: USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value. + */ + MODIFY_REG(USARTx->CR1, + (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | + USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), + (USART_InitStruct->DataWidth | USART_InitStruct->Parity | + USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling)); + + /*---------------------------- USART CR2 Configuration --------------------- + * Configure USARTx CR2 (Stop bits) with parameters: + * - Stop Bits: USART_CR2_STOP bits according to USART_InitStruct->StopBits value. + * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit(). + */ + LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits); + + /*---------------------------- USART CR3 Configuration --------------------- + * Configure USARTx CR3 (Hardware Flow Control) with parameters: + * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value. + */ + LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl); + + /*---------------------------- USART BRR Configuration --------------------- + * Retrieve Clock frequency used for USART Peripheral + */ + if (USARTx == USART1) + { + periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE); + } + else + { + /* Nothing to do, as error code is already assigned to ERROR value */ + } + + /* Configure the USART Baud Rate : + - prescaler value is required + - valid baud rate value (different from 0) is required + - Peripheral clock as returned by RCC service, should be valid (different from 0). + */ + if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO) + && (USART_InitStruct->BaudRate != 0U)) + { + status = SUCCESS; + LL_USART_SetBaudRate(USARTx, + periphclk, + USART_InitStruct->PrescalerValue, + USART_InitStruct->OverSampling, + USART_InitStruct->BaudRate); + + /* Check BRR is greater than or equal to 16d */ + assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR)); + + /* Check BRR is lower than or equal to 0xFFFF */ + assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR)); + } + + /*---------------------------- USART PRESC Configuration ----------------------- + * Configure USARTx PRESC (Prescaler) with parameters: + * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value. + */ + LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue); + } + /* Endif (=> USART not in Disabled state => return ERROR) */ + + return (status); +} + +/** + * @brief Set each @ref LL_USART_InitTypeDef field to default value. + * @param USART_InitStruct pointer to a @ref LL_USART_InitTypeDef structure + * whose fields will be set to default values. + * @retval None + */ + +void LL_USART_StructInit(LL_USART_InitTypeDef *USART_InitStruct) +{ + /* Set USART_InitStruct fields to default values */ + USART_InitStruct->PrescalerValue = LL_USART_PRESCALER_DIV1; + USART_InitStruct->BaudRate = 9600U; + USART_InitStruct->DataWidth = LL_USART_DATAWIDTH_8B; + USART_InitStruct->StopBits = LL_USART_STOPBITS_1; + USART_InitStruct->Parity = LL_USART_PARITY_NONE ; + USART_InitStruct->TransferDirection = LL_USART_DIRECTION_TX_RX; + USART_InitStruct->HardwareFlowControl = LL_USART_HWCONTROL_NONE; + USART_InitStruct->OverSampling = LL_USART_OVERSAMPLING_16; +} + +/** + * @brief Initialize USART Clock related settings according to the + * specified parameters in the USART_ClockInitStruct. + * @note As some bits in USART configuration registers can only be written when the USART is disabled (USART_CR1_UE bit =0), + * USART IP should be in disabled state prior calling this function. Otherwise, ERROR result will be returned. + * @param USARTx USART Instance + * @param USART_ClockInitStruct pointer to a @ref LL_USART_ClockInitTypeDef structure + * that contains the Clock configuration information for the specified USART peripheral. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: USART registers related to Clock settings are initialized according to USART_ClockInitStruct content + * - ERROR: Problem occurred during USART Registers initialization + */ +ErrorStatus LL_USART_ClockInit(USART_TypeDef *USARTx, LL_USART_ClockInitTypeDef *USART_ClockInitStruct) +{ + ErrorStatus status = SUCCESS; + + /* Check USART Instance and Clock signal output parameters */ + assert_param(IS_UART_INSTANCE(USARTx)); + assert_param(IS_LL_USART_CLOCKOUTPUT(USART_ClockInitStruct->ClockOutput)); + + /* USART needs to be in disabled state, in order to be able to configure some bits in + CRx registers */ + if (LL_USART_IsEnabled(USARTx) == 0U) + { + /*---------------------------- USART CR2 Configuration -----------------------*/ + /* If Clock signal has to be output */ + if (USART_ClockInitStruct->ClockOutput == LL_USART_CLOCK_DISABLE) + { + /* Deactivate Clock signal delivery : + * - Disable Clock Output: USART_CR2_CLKEN cleared + */ + LL_USART_DisableSCLKOutput(USARTx); + } + else + { + /* Ensure USART instance is USART capable */ + assert_param(IS_USART_INSTANCE(USARTx)); + + /* Check clock related parameters */ + assert_param(IS_LL_USART_CLOCKPOLARITY(USART_ClockInitStruct->ClockPolarity)); + assert_param(IS_LL_USART_CLOCKPHASE(USART_ClockInitStruct->ClockPhase)); + assert_param(IS_LL_USART_LASTBITCLKOUTPUT(USART_ClockInitStruct->LastBitClockPulse)); + + /*---------------------------- USART CR2 Configuration ----------------------- + * Configure USARTx CR2 (Clock signal related bits) with parameters: + * - Enable Clock Output: USART_CR2_CLKEN set + * - Clock Polarity: USART_CR2_CPOL bit according to USART_ClockInitStruct->ClockPolarity value + * - Clock Phase: USART_CR2_CPHA bit according to USART_ClockInitStruct->ClockPhase value + * - Last Bit Clock Pulse Output: USART_CR2_LBCL bit according to USART_ClockInitStruct->LastBitClockPulse value. + */ + MODIFY_REG(USARTx->CR2, + USART_CR2_CLKEN | USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_LBCL, + USART_CR2_CLKEN | USART_ClockInitStruct->ClockPolarity | + USART_ClockInitStruct->ClockPhase | USART_ClockInitStruct->LastBitClockPulse); + } + } + /* Else (USART not in Disabled state => return ERROR */ + else + { + status = ERROR; + } + + return (status); +} + +/** + * @brief Set each field of a @ref LL_USART_ClockInitTypeDef type structure to default value. + * @param USART_ClockInitStruct pointer to a @ref LL_USART_ClockInitTypeDef structure + * whose fields will be set to default values. + * @retval None + */ +void LL_USART_ClockStructInit(LL_USART_ClockInitTypeDef *USART_ClockInitStruct) +{ + /* Set LL_USART_ClockInitStruct fields with default values */ + USART_ClockInitStruct->ClockOutput = LL_USART_CLOCK_DISABLE; + USART_ClockInitStruct->ClockPolarity = LL_USART_POLARITY_LOW; /* Not relevant when ClockOutput = LL_USART_CLOCK_DISABLE */ + USART_ClockInitStruct->ClockPhase = LL_USART_PHASE_1EDGE; /* Not relevant when ClockOutput = LL_USART_CLOCK_DISABLE */ + USART_ClockInitStruct->LastBitClockPulse = LL_USART_LASTCLKPULSE_NO_OUTPUT; /* Not relevant when ClockOutput = LL_USART_CLOCK_DISABLE */ +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +#endif /* USART1 */ + +/** + * @} + */ + +#endif /* USE_FULL_LL_DRIVER */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_usb.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_usb.c new file mode 100644 index 0000000..1e6b6ea --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_usb.c @@ -0,0 +1,878 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_usb.c + * @author MCD Application Team + * @brief USB Low Layer HAL module driver. + * + * This file provides firmware functions to manage the following + * functionalities of the USB Peripheral Controller: + * + Initialization/de-initialization functions + * + I/O operation functions + * + Peripheral Control functions + * + Peripheral State functions + * + @verbatim + ============================================================================== + ##### How to use this driver ##### + ============================================================================== + [..] + (#) Fill parameters of Init structure in USB_OTG_CfgTypeDef structure. + + (#) Call USB_CoreInit() API to initialize the USB Core peripheral. + + (#) The upper HAL HCD/PCD driver will call the right routines for its internal processes. + + @endverbatim + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @addtogroup STM32WBxx_LL_USB_DRIVER + * @{ + */ + +#if defined (HAL_PCD_MODULE_ENABLED) || defined (HAL_HCD_MODULE_ENABLED) +#if defined (USB) +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + + +/** + * @brief Initializes the USB Core + * @param USBx: USB Instance + * @param cfg : pointer to a USB_CfgTypeDef structure that contains + * the configuration information for the specified USBx peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(USBx); + UNUSED(cfg); + + /* NOTE : - This function is not required by USB Device FS peripheral, it is used + only by USB OTG FS peripheral. + - This function is added to ensure compatibility across platforms. + */ + + return HAL_OK; +} + +/** + * @brief USB_EnableGlobalInt + * Enables the controller's Global Int in the AHB Config reg + * @param USBx : Selected device + * @retval HAL status + */ +HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx) +{ + uint16_t winterruptmask; + + /* Set winterruptmask variable */ + winterruptmask = USB_CNTR_CTRM | USB_CNTR_WKUPM | + USB_CNTR_SUSPM | USB_CNTR_ERRM | + USB_CNTR_SOFM | USB_CNTR_ESOFM | + USB_CNTR_RESETM | USB_CNTR_L1REQM; + + /* Set interrupt mask */ + USBx->CNTR |= winterruptmask; + + return HAL_OK; +} + +/** + * @brief USB_DisableGlobalInt + * Disable the controller's Global Int in the AHB Config reg + * @param USBx : Selected device + * @retval HAL status +*/ +HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx) +{ + uint16_t winterruptmask; + + /* Set winterruptmask variable */ + winterruptmask = USB_CNTR_CTRM | USB_CNTR_WKUPM | + USB_CNTR_SUSPM | USB_CNTR_ERRM | + USB_CNTR_SOFM | USB_CNTR_ESOFM | + USB_CNTR_RESETM | USB_CNTR_L1REQM; + + /* Clear interrupt mask */ + USBx->CNTR &= ~winterruptmask; + + return HAL_OK; +} + +/** + * @brief USB_SetCurrentMode : Set functional mode + * @param USBx : Selected device + * @param mode : current core mode + * This parameter can be one of the these values: + * @arg USB_DEVICE_MODE: Peripheral mode mode + * @retval HAL status + */ +HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(USBx); + UNUSED(mode); + + /* NOTE : - This function is not required by USB Device FS peripheral, it is used + only by USB OTG FS peripheral. + - This function is added to ensure compatibility across platforms. + */ + return HAL_OK; +} + +/** + * @brief USB_DevInit : Initializes the USB controller registers + * for device mode + * @param USBx : Selected device + * @param cfg : pointer to a USB_CfgTypeDef structure that contains + * the configuration information for the specified USBx peripheral. + * @retval HAL status + */ +HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(cfg); + + /* Init Device */ + /*CNTR_FRES = 1*/ + USBx->CNTR = USB_CNTR_FRES; + + /*CNTR_FRES = 0*/ + USBx->CNTR = 0; + + /*Clear pending interrupts*/ + USBx->ISTR = 0; + + /*Set Btable Address*/ + USBx->BTABLE = BTABLE_ADDRESS; + + /* Enable USB Device Interrupt mask */ + (void)USB_EnableGlobalInt(USBx); + + return HAL_OK; +} + +/** + * @brief USB_SetDevSpeed :Initializes the device speed + * depending on the PHY type and the enumeration speed of the device. + * @param USBx Selected device + * @param speed device speed + * @retval Hal status + */ +HAL_StatusTypeDef USB_SetDevSpeed(USB_TypeDef *USBx, uint8_t speed) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(USBx); + UNUSED(speed); + + /* NOTE : - This function is not required by USB Device FS peripheral, it is used + only by USB OTG FS peripheral. + - This function is added to ensure compatibility across platforms. + */ + + return HAL_OK; +} + +/** + * @brief USB_FlushTxFifo : Flush a Tx FIFO + * @param USBx : Selected device + * @param num : FIFO number + * This parameter can be a value from 1 to 15 + 15 means Flush all Tx FIFOs + * @retval HAL status + */ +HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef *USBx, uint32_t num) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(USBx); + UNUSED(num); + + /* NOTE : - This function is not required by USB Device FS peripheral, it is used + only by USB OTG FS peripheral. + - This function is added to ensure compatibility across platforms. + */ + + return HAL_OK; +} + +/** + * @brief USB_FlushRxFifo : Flush Rx FIFO + * @param USBx : Selected device + * @retval HAL status + */ +HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef *USBx) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(USBx); + + /* NOTE : - This function is not required by USB Device FS peripheral, it is used + only by USB OTG FS peripheral. + - This function is added to ensure compatibility across platforms. + */ + + return HAL_OK; +} + +/** + * @brief Activate and configure an endpoint + * @param USBx : Selected device + * @param ep: pointer to endpoint structure + * @retval HAL status + */ +HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep) +{ + HAL_StatusTypeDef ret = HAL_OK; + uint16_t wEpRegVal; + + wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK; + + /* initialize Endpoint */ + switch (ep->type) + { + case EP_TYPE_CTRL: + wEpRegVal |= USB_EP_CONTROL; + break; + + case EP_TYPE_BULK: + wEpRegVal |= USB_EP_BULK; + break; + + case EP_TYPE_INTR: + wEpRegVal |= USB_EP_INTERRUPT; + break; + + case EP_TYPE_ISOC: + wEpRegVal |= USB_EP_ISOCHRONOUS; + break; + + default: + ret = HAL_ERROR; + break; + } + + PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX); + + PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num); + + if (ep->doublebuffer == 0U) + { + if (ep->is_in != 0U) + { + /*Set the endpoint Transmit buffer address */ + PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress); + PCD_CLEAR_TX_DTOG(USBx, ep->num); + + if (ep->type != EP_TYPE_ISOC) + { + /* Configure NAK status for the Endpoint */ + PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); + } + else + { + /* Configure TX Endpoint to disabled state */ + PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); + } + } + else + { + /*Set the endpoint Receive buffer address */ + PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress); + /*Set the endpoint Receive buffer counter*/ + PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket); + PCD_CLEAR_RX_DTOG(USBx, ep->num); + /* Configure VALID status for the Endpoint*/ + PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID); + } + } + /*Double Buffer*/ + else + { + /* Set the endpoint as double buffered */ + PCD_SET_EP_DBUF(USBx, ep->num); + /* Set buffer address for double buffered mode */ + PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1); + + if (ep->is_in == 0U) + { + /* Clear the data toggle bits for the endpoint IN/OUT */ + PCD_CLEAR_RX_DTOG(USBx, ep->num); + PCD_CLEAR_TX_DTOG(USBx, ep->num); + + /* Reset value of the data toggle bits for the endpoint out */ + PCD_TX_DTOG(USBx, ep->num); + + PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID); + PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); + } + else + { + /* Clear the data toggle bits for the endpoint IN/OUT */ + PCD_CLEAR_RX_DTOG(USBx, ep->num); + PCD_CLEAR_TX_DTOG(USBx, ep->num); + PCD_RX_DTOG(USBx, ep->num); + + if (ep->type != EP_TYPE_ISOC) + { + /* Configure NAK status for the Endpoint */ + PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); + } + else + { + /* Configure TX Endpoint to disabled state */ + PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); + } + + PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS); + } + } + + return ret; +} + +/** + * @brief De-activate and de-initialize an endpoint + * @param USBx : Selected device + * @param ep: pointer to endpoint structure + * @retval HAL status + */ +HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep) +{ + if (ep->doublebuffer == 0U) + { + if (ep->is_in != 0U) + { + PCD_CLEAR_TX_DTOG(USBx, ep->num); + /* Configure DISABLE status for the Endpoint*/ + PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); + } + else + { + PCD_CLEAR_RX_DTOG(USBx, ep->num); + /* Configure DISABLE status for the Endpoint*/ + PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS); + } + } + /*Double Buffer*/ + else + { + if (ep->is_in == 0U) + { + /* Clear the data toggle bits for the endpoint IN/OUT*/ + PCD_CLEAR_RX_DTOG(USBx, ep->num); + PCD_CLEAR_TX_DTOG(USBx, ep->num); + + /* Reset value of the data toggle bits for the endpoint out*/ + PCD_TX_DTOG(USBx, ep->num); + + PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS); + PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); + } + else + { + /* Clear the data toggle bits for the endpoint IN/OUT*/ + PCD_CLEAR_RX_DTOG(USBx, ep->num); + PCD_CLEAR_TX_DTOG(USBx, ep->num); + PCD_RX_DTOG(USBx, ep->num); + /* Configure DISABLE status for the Endpoint*/ + PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); + PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS); + } + } + + return HAL_OK; +} + +/** + * @brief USB_EPStartXfer : setup and starts a transfer over an EP + * @param USBx : Selected device + * @param ep: pointer to endpoint structure + * @retval HAL status + */ +HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep) +{ + uint16_t pmabuffer; + uint32_t len; + + /* IN endpoint */ + if (ep->is_in == 1U) + { + /*Multi packet transfer*/ + if (ep->xfer_len > ep->maxpacket) + { + len = ep->maxpacket; + ep->xfer_len -= len; + } + else + { + len = ep->xfer_len; + ep->xfer_len = 0U; + } + + /* configure and validate Tx endpoint */ + if (ep->doublebuffer == 0U) + { + USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len); + PCD_SET_EP_TX_CNT(USBx, ep->num, len); + } + else + { + /* Write the data to the USB endpoint */ + if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U) + { + /* Set the Double buffer counter for pmabuffer1 */ + PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len); + pmabuffer = ep->pmaaddr1; + } + else + { + /* Set the Double buffer counter for pmabuffer0 */ + PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len); + pmabuffer = ep->pmaaddr0; + } + USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len); + PCD_FreeUserBuffer(USBx, ep->num, ep->is_in); + } + + PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID); + } + else /* OUT endpoint */ + { + /* Multi packet transfer*/ + if (ep->xfer_len > ep->maxpacket) + { + len = ep->maxpacket; + ep->xfer_len -= len; + } + else + { + len = ep->xfer_len; + ep->xfer_len = 0U; + } + + /* configure and validate Rx endpoint */ + if (ep->doublebuffer == 0U) + { + /*Set RX buffer count*/ + PCD_SET_EP_RX_CNT(USBx, ep->num, len); + } + else + { + /*Set the Double buffer counter*/ + PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len); + } + + PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID); + } + + return HAL_OK; +} + +/** + * @brief USB_WritePacket : Writes a packet into the Tx FIFO associated + * with the EP/channel + * @param USBx : Selected device + * @param src : pointer to source buffer + * @param ch_ep_num : endpoint or host channel number + * @param len : Number of bytes to write + * @retval HAL status + */ +HAL_StatusTypeDef USB_WritePacket(USB_TypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(USBx); + UNUSED(src); + UNUSED(ch_ep_num); + UNUSED(len); + /* NOTE : - This function is not required by USB Device FS peripheral, it is used + only by USB OTG FS peripheral. + - This function is added to ensure compatibility across platforms. + */ + return HAL_OK; +} + +/** + * @brief USB_ReadPacket : read a packet from the Tx FIFO associated + * with the EP/channel + * @param USBx : Selected device + * @param dest : destination pointer + * @param len : Number of bytes to read + * @retval pointer to destination buffer + */ +void *USB_ReadPacket(USB_TypeDef *USBx, uint8_t *dest, uint16_t len) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(USBx); + UNUSED(dest); + UNUSED(len); + /* NOTE : - This function is not required by USB Device FS peripheral, it is used + only by USB OTG FS peripheral. + - This function is added to ensure compatibility across platforms. + */ + return ((void *)NULL); +} + +/** + * @brief USB_EPSetStall : set a stall condition over an EP + * @param USBx : Selected device + * @param ep: pointer to endpoint structure + * @retval HAL status + */ +HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep) +{ + if (ep->is_in != 0U) + { + PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL); + } + else + { + PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL); + } + + return HAL_OK; +} + +/** + * @brief USB_EPClearStall : Clear a stall condition over an EP + * @param USBx : Selected device + * @param ep: pointer to endpoint structure + * @retval HAL status + */ +HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep) +{ + if (ep->doublebuffer == 0U) + { + if (ep->is_in != 0U) + { + PCD_CLEAR_TX_DTOG(USBx, ep->num); + + if (ep->type != EP_TYPE_ISOC) + { + /* Configure NAK status for the Endpoint */ + PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); + } + } + else + { + PCD_CLEAR_RX_DTOG(USBx, ep->num); + + /* Configure VALID status for the Endpoint*/ + PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID); + } + } + + return HAL_OK; +} + +/** + * @brief USB_StopDevice : Stop the usb device mode + * @param USBx : Selected device + * @retval HAL status + */ +HAL_StatusTypeDef USB_StopDevice(USB_TypeDef *USBx) +{ + /* disable all interrupts and force USB reset */ + USBx->CNTR = USB_CNTR_FRES; + + /* clear interrupt status register */ + USBx->ISTR = 0; + + /* switch-off device */ + USBx->CNTR = (USB_CNTR_FRES | USB_CNTR_PDWN); + + return HAL_OK; +} + +/** + * @brief USB_SetDevAddress : Stop the usb device mode + * @param USBx : Selected device + * @param address : new device address to be assigned + * This parameter can be a value from 0 to 255 + * @retval HAL status + */ +HAL_StatusTypeDef USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address) +{ + if (address == 0U) + { + /* set device address and enable function */ + USBx->DADDR = USB_DADDR_EF; + } + + return HAL_OK; +} + +/** + * @brief USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down + * @param USBx : Selected device + * @retval HAL status + */ +HAL_StatusTypeDef USB_DevConnect(USB_TypeDef *USBx) +{ + /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */ + USBx->BCDR |= USB_BCDR_DPPU; + + return HAL_OK; +} + +/** + * @brief USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down + * @param USBx : Selected device + * @retval HAL status + */ +HAL_StatusTypeDef USB_DevDisconnect(USB_TypeDef *USBx) +{ + /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */ + USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU)); + + return HAL_OK; +} + +/** + * @brief USB_ReadInterrupts: return the global USB interrupt status + * @param USBx : Selected device + * @retval HAL status + */ +uint32_t USB_ReadInterrupts(USB_TypeDef *USBx) +{ + uint32_t tmpreg; + + tmpreg = USBx->ISTR; + return tmpreg; +} + +/** + * @brief USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status + * @param USBx : Selected device + * @retval HAL status + */ +uint32_t USB_ReadDevAllOutEpInterrupt(USB_TypeDef *USBx) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(USBx); + /* NOTE : - This function is not required by USB Device FS peripheral, it is used + only by USB OTG FS peripheral. + - This function is added to ensure compatibility across platforms. + */ + return (0); +} + +/** + * @brief USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status + * @param USBx : Selected device + * @retval HAL status + */ +uint32_t USB_ReadDevAllInEpInterrupt(USB_TypeDef *USBx) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(USBx); + /* NOTE : - This function is not required by USB Device FS peripheral, it is used + only by USB OTG FS peripheral. + - This function is added to ensure compatibility across platforms. + */ + return (0); +} + +/** + * @brief Returns Device OUT EP Interrupt register + * @param USBx : Selected device + * @param epnum : endpoint number + * This parameter can be a value from 0 to 15 + * @retval Device OUT EP Interrupt register + */ +uint32_t USB_ReadDevOutEPInterrupt(USB_TypeDef *USBx, uint8_t epnum) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(USBx); + UNUSED(epnum); + /* NOTE : - This function is not required by USB Device FS peripheral, it is used + only by USB OTG FS peripheral. + - This function is added to ensure compatibility across platforms. + */ + return (0); +} + +/** + * @brief Returns Device IN EP Interrupt register + * @param USBx : Selected device + * @param epnum : endpoint number + * This parameter can be a value from 0 to 15 + * @retval Device IN EP Interrupt register + */ +uint32_t USB_ReadDevInEPInterrupt(USB_TypeDef *USBx, uint8_t epnum) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(USBx); + UNUSED(epnum); + /* NOTE : - This function is not required by USB Device FS peripheral, it is used + only by USB OTG FS peripheral. + - This function is added to ensure compatibility across platforms. + */ + return (0); +} + +/** + * @brief USB_ClearInterrupts: clear a USB interrupt + * @param USBx Selected device + * @param interrupt interrupt flag + * @retval None + */ +void USB_ClearInterrupts(USB_TypeDef *USBx, uint32_t interrupt) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(USBx); + UNUSED(interrupt); + /* NOTE : - This function is not required by USB Device FS peripheral, it is used + only by USB OTG FS peripheral. + - This function is added to ensure compatibility across platforms. + */ +} + +/** + * @brief Prepare the EP0 to start the first control setup + * @param USBx Selected device + * @param psetup pointer to setup packet + * @retval HAL status + */ +HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup) +{ + /* Prevent unused argument(s) compilation warning */ + UNUSED(USBx); + UNUSED(psetup); + /* NOTE : - This function is not required by USB Device FS peripheral, it is used + only by USB OTG FS peripheral. + - This function is added to ensure compatibility across platforms. + */ + return HAL_OK; +} + +/** + * @brief USB_ActivateRemoteWakeup : active remote wakeup signalling + * @param USBx Selected device + * @retval HAL status + */ +HAL_StatusTypeDef USB_ActivateRemoteWakeup(USB_TypeDef *USBx) +{ + USBx->CNTR |= USB_CNTR_RESUME; + + return HAL_OK; +} + +/** + * @brief USB_DeActivateRemoteWakeup : de-active remote wakeup signalling + * @param USBx Selected device + * @retval HAL status + */ +HAL_StatusTypeDef USB_DeActivateRemoteWakeup(USB_TypeDef *USBx) +{ + USBx->CNTR &= ~(USB_CNTR_RESUME); + return HAL_OK; +} + +/** + * @brief Copy a buffer from user memory area to packet memory area (PMA) + * @param USBx USB peripheral instance register address. + * @param pbUsrBuf pointer to user memory area. + * @param wPMABufAddr address into PMA. + * @param wNBytes: no. of bytes to be copied. + * @retval None + */ +void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes) +{ + uint32_t n = ((uint32_t)wNBytes + 1U) >> 1; + uint32_t BaseAddr = (uint32_t)USBx; + uint32_t i, temp1, temp2; + __IO uint16_t *pdwVal; + uint8_t *pBuf = pbUsrBuf; + + pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS)); + + for (i = n; i != 0U; i--) + { + temp1 = *pBuf; + pBuf++; + temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8)); + *pdwVal = (uint16_t)temp2; + pdwVal++; + +#if PMA_ACCESS > 1U + pdwVal++; +#endif + + pBuf++; + } +} + +/** + * @brief Copy a buffer from user memory area to packet memory area (PMA) + * @param USBx: USB peripheral instance register address. + * @param pbUsrBuf pointer to user memory area. + * @param wPMABufAddr address into PMA. + * @param wNBytes: no. of bytes to be copied. + * @retval None + */ +void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes) +{ + uint32_t n = (uint32_t)wNBytes >> 1; + uint32_t BaseAddr = (uint32_t)USBx; + uint32_t i, temp; + __IO uint16_t *pdwVal; + uint8_t *pBuf = pbUsrBuf; + + pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS)); + + for (i = n; i != 0U; i--) + { + temp = *(__IO uint16_t *)pdwVal; + pdwVal++; + *pBuf = (uint8_t)((temp >> 0) & 0xFFU); + pBuf++; + *pBuf = (uint8_t)((temp >> 8) & 0xFFU); + pBuf++; + +#if PMA_ACCESS > 1U + pdwVal++; +#endif + } + + if ((wNBytes % 2U) != 0U) + { + temp = *pdwVal; + *pBuf = (uint8_t)((temp >> 0) & 0xFFU); + } +} + + +/** + * @} + */ + +/** + * @} + */ +#endif /* defined (USB) */ +#endif /* defined (HAL_PCD_MODULE_ENABLED) || defined (HAL_HCD_MODULE_ENABLED) */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_utils.c b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_utils.c new file mode 100644 index 0000000..ce9cbc1 --- /dev/null +++ b/Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_utils.c @@ -0,0 +1,741 @@ +/** + ****************************************************************************** + * @file stm32wbxx_ll_utils.c + * @author MCD Application Team + * @brief UTILS LL module driver. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_ll_utils.h" +#include "stm32wbxx_ll_rcc.h" +#include "stm32wbxx_ll_system.h" +#include "stm32wbxx_ll_pwr.h" +#ifdef USE_FULL_ASSERT +#include "stm32_assert.h" +#else +#define assert_param(expr) ((void)0U) +#endif + +/** @addtogroup STM32WBxx_LL_Driver + * @{ + */ + +/** @addtogroup UTILS_LL + * @{ + */ + +/* Private types -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private constants ---------------------------------------------------------*/ +/** @addtogroup UTILS_LL_Private_Constants + * @{ + */ +#define UTILS_MAX_FREQUENCY_SCALE1 64000000U /*!< Maximum frequency for system clock at power scale1, in Hz */ +#if defined(PWR_CR1_VOS) +#define UTILS_MAX_FREQUENCY_SCALE2 16000000U /*!< Maximum frequency for system clock at power scale2, in Hz */ +#endif + +/* Defines used for PLL range */ +#define UTILS_PLLVCO_INPUT_MIN 2660000U /*!< Frequency min for PLLVCO input, in Hz */ +#define UTILS_PLLVCO_INPUT_MAX 16000000U /*!< Frequency max for PLLVCO input, in Hz */ +#define UTILS_PLLVCO_OUTPUT_MIN 96000000U /*!< Frequency min for PLLVCO output, in Hz */ +#define UTILS_PLLVCO_OUTPUT_MAX 344000000U /*!< Frequency max for PLLVCO output, in Hz */ + +/* Defines used for HCLK2 frequency check */ +#define UTILS_HCLK2_MAX 32000000U /*!< HCLK2 frequency maximum at 32MHz */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @addtogroup UTILS_LL_Private_Macros + * @{ + */ +#define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_2) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_3) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_4) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_5) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_6) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_8) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_10) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_16) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_32) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_64) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_128) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_256) \ + || ((__VALUE__) == LL_RCC_SYSCLK_DIV_512)) + +#define IS_LL_UTILS_APB1_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB1_DIV_1) \ + || ((__VALUE__) == LL_RCC_APB1_DIV_2) \ + || ((__VALUE__) == LL_RCC_APB1_DIV_4) \ + || ((__VALUE__) == LL_RCC_APB1_DIV_8) \ + || ((__VALUE__) == LL_RCC_APB1_DIV_16)) + +#define IS_LL_UTILS_APB2_DIV(__VALUE__) (((__VALUE__) == LL_RCC_APB2_DIV_1) \ + || ((__VALUE__) == LL_RCC_APB2_DIV_2) \ + || ((__VALUE__) == LL_RCC_APB2_DIV_4) \ + || ((__VALUE__) == LL_RCC_APB2_DIV_8) \ + || ((__VALUE__) == LL_RCC_APB2_DIV_16)) + +#define IS_LL_UTILS_PLLM_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLLM_DIV_1) \ + || ((__VALUE__) == LL_RCC_PLLM_DIV_2) \ + || ((__VALUE__) == LL_RCC_PLLM_DIV_3) \ + || ((__VALUE__) == LL_RCC_PLLM_DIV_4) \ + || ((__VALUE__) == LL_RCC_PLLM_DIV_5) \ + || ((__VALUE__) == LL_RCC_PLLM_DIV_6) \ + || ((__VALUE__) == LL_RCC_PLLM_DIV_7) \ + || ((__VALUE__) == LL_RCC_PLLM_DIV_8)) + +#define IS_LL_UTILS_PLLN_VALUE(__VALUE__) ((6U <= (__VALUE__)) && ((__VALUE__) <= 127U)) + +#define IS_LL_UTILS_PLLR_VALUE(__VALUE__) (((__VALUE__) == LL_RCC_PLLR_DIV_2) \ + || ((__VALUE__) == LL_RCC_PLLR_DIV_3) \ + || ((__VALUE__) == LL_RCC_PLLR_DIV_4) \ + || ((__VALUE__) == LL_RCC_PLLR_DIV_5) \ + || ((__VALUE__) == LL_RCC_PLLR_DIV_6) \ + || ((__VALUE__) == LL_RCC_PLLR_DIV_7) \ + || ((__VALUE__) == LL_RCC_PLLR_DIV_8)) + +#define IS_LL_UTILS_PLLVCO_INPUT(__VALUE__) ((UTILS_PLLVCO_INPUT_MIN <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLLVCO_INPUT_MAX)) + +#define IS_LL_UTILS_PLLVCO_OUTPUT(__VALUE__) ((UTILS_PLLVCO_OUTPUT_MIN <= (__VALUE__)) && ((__VALUE__) <= UTILS_PLLVCO_OUTPUT_MAX)) + +#if defined(PWR_CR1_VOS) +#define IS_LL_UTILS_PLL_FREQUENCY(__VALUE__) ((LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1) ? ((__VALUE__) <= UTILS_MAX_FREQUENCY_SCALE1) : \ + ((__VALUE__) <= UTILS_MAX_FREQUENCY_SCALE2)) +#else +#define IS_LL_UTILS_PLL_FREQUENCY(__VALUE__) ((__VALUE__) <= UTILS_MAX_FREQUENCY_SCALE1) +#endif + +#define IS_LL_UTILS_HSE_BYPASS(__STATE__) (((__STATE__) == LL_UTILS_HSEBYPASS_ON) \ + || ((__STATE__) == LL_UTILS_HSEBYPASS_OFF)) + +#define countof(a) (sizeof(a) / sizeof(*(a))) +/** + * @} + */ +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup UTILS_LL_Private_Functions UTILS Private functions + * @{ + */ +static uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct); +static ErrorStatus UTILS_SetFlashLatency(uint32_t HCLK4_Frequency); +static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct); +static ErrorStatus UTILS_PLL_IsBusy(void); + +/** + * @} + */ + +/* Exported functions --------------------------------------------------------*/ +/** @addtogroup UTILS_LL_Exported_Functions + * @{ + */ + +/** @addtogroup UTILS_LL_EF_DELAY + * @{ + */ + +/** + * @brief This function configures the Cortex-M SysTick source to have 1ms time base. + * @note When a RTOS is used, it is recommended to avoid changing the Systick + * configuration by calling this function, for a delay use rather osDelay RTOS service. + * @param HCLKFrequency HCLK frequency in Hz + * @note HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq (HCLK1_Frequency field) + * @retval None + */ +void LL_Init1msTick(uint32_t HCLKFrequency) +{ + /* Use frequency provided in argument */ + LL_InitTick(HCLKFrequency, 1000); +} + + +/** + * @brief This function provides accurate delay (in milliseconds) based + * on SysTick counter flag + * @note When a RTOS is used, it is recommended to avoid using blocking delay + * and use rather osDelay service. + * @note To respect 1ms timebase, user should call @ref LL_Init1msTick function which + * will configure Systick to 1ms + * @param Delay specifies the delay time length, in milliseconds. + * @retval None + */ +void LL_mDelay(uint32_t Delay) +{ + uint32_t mDelay = Delay; + __IO uint32_t tmp = SysTick->CTRL; /* Clear the COUNTFLAG first */ + /* Add this code to indicate that local variable is not used */ + ((void)tmp); + + /* Add a period to guaranty minimum wait */ + if (mDelay < LL_MAX_DELAY) + { + mDelay++; + } + + while (mDelay != 0U) + { + if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U) + { + mDelay--; + } + } +} + +/** + * @} + */ + +/** @addtogroup UTILS_EF_SYSTEM + * @brief System Configuration functions + * + @verbatim + =============================================================================== + ##### System Configuration functions ##### + =============================================================================== + [..] + System, HCLK1, HCLK2, AHBS, AHBRF and APB buses clocks configuration + + (+) The maximum frequency of the SYSCLK, HCLK1, HCLK4, PCLK1 and PCLK2 + is 640000000 Hz. + ....... (+) The maximum frequency of the HCLK2 is 320000000 Hz. + + @endverbatim + @internal + Depending on the device voltage range, the maximum frequency should be + adapted accordingly: + (++) HCLK4 clock frequency for STM32WB55xx device + (++) +--------------------------------------------------------+ + (++) | Latency | HCLK4 clock frequency (MHz) | + (++) | |--------------------------------------| + (++) | | voltage range 1 | voltage range 2 | + (++) | | 1.2 V | 1.0 V | + (++) |-----------------|-------------------|------------------| + (++) |0WS(1 CPU cycles)| 0 < HCLK4 <= 18 | 0 < HCLK4 <= 6 | + (++) |-----------------|-------------------|------------------| + (++) |1WS(2 CPU cycles)| 18 < HCLK4 <= 36 | 6 < HCLK4 <= 12 | + (++) |-----------------|-------------------|------------------| + (++) |2WS(3 CPU cycles)| 36 < HCLK4 <= 54 | 12 < HCLK4 <= 16| + (++) |-----------------|-------------------|------------------| + (++) |3WS(4 CPU cycles)| 54 < HCLK4 <= 64 | N.A. | + (++) +--------------------------------------------------------+ + @endinternal + * @{ + */ + +/** + * @brief This function sets directly SystemCoreClock CMSIS variable. + * @note Variable can be calculated also through SystemCoreClockUpdate function. + * @param HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq (HCLK1_Frequency field)) + * @retval None + */ +void LL_SetSystemCoreClock(uint32_t HCLKFrequency) +{ + /* HCLK clock frequency */ + SystemCoreClock = HCLKFrequency; +} + +/** + * @brief This function configures system clock with MSI as clock source of the PLL + * @note The application needs to ensure that PLL and PLLSAI1 are disabled. + * @note The application needs to ensure that PLL configuration is valid + * @note The application needs to ensure that MSI range is valid. + * @note The application needs to ensure that BUS prescalers are valid + * @note Function is based on the following formula: + * - PLL output frequency = (((MSI frequency / PLLM) * PLLN) / PLLR) + * - PLLM: ensure that the VCO input frequency ranges from 2.66 to 16 MHz (PLLVCO_input = MSI frequency / PLLM) + * - PLLN: ensure that the VCO output frequency is between 96 and 344 MHz (PLLVCO_output = PLLVCO_input * PLLN) + * - PLLR: ensure that max frequency at 64000000 Hz is reached (PLLVCO_output / PLLR) + * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains + * the configuration information for the PLL. + * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains + * the configuration information for the BUS prescalers. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: Max frequency configuration done + * - ERROR: Max frequency configuration not done + */ +ErrorStatus LL_PLL_ConfigSystemClock_MSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, + LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct) +{ + ErrorStatus status; + uint32_t pllrfreq, hclk2freq, msi_range; + + /* Check if one of the PLL is enabled */ + if (UTILS_PLL_IsBusy() == SUCCESS) + { + /* Get the current MSI range & check coherency */ + msi_range = LL_RCC_MSI_GetRange(); + switch (msi_range) + { + case LL_RCC_MSIRANGE_0: /* MSI = 100 KHz */ + case LL_RCC_MSIRANGE_1: /* MSI = 200 KHz */ + case LL_RCC_MSIRANGE_2: /* MSI = 400 KHz */ + case LL_RCC_MSIRANGE_3: /* MSI = 800 KHz */ + case LL_RCC_MSIRANGE_4: /* MSI = 1 MHz */ + case LL_RCC_MSIRANGE_5: /* MSI = 2 MHz */ + /* PLLVCO input frequency can not in the range from 2.66 to 16 MHz*/ + status = ERROR; + break; + + case LL_RCC_MSIRANGE_6: /* MSI = 4 MHz */ + case LL_RCC_MSIRANGE_7: /* MSI = 8 MHz */ + case LL_RCC_MSIRANGE_8: /* MSI = 16 MHz */ + case LL_RCC_MSIRANGE_9: /* MSI = 24 MHz */ + case LL_RCC_MSIRANGE_10: /* MSI = 32 MHz */ + case LL_RCC_MSIRANGE_11: /* MSI = 48 MHz */ + default: + status = SUCCESS; + break; + } + + /* PLL is ready, MSI range is valid and HCLK2 frequency is coherent + Main PLL configuration and activation */ + if (status != ERROR) + { + /* Calculate the new PLL output frequency & verify all PLL stages are correct (VCO input ranges, + VCO output ranges & SYSCLK max) when assert activated */ + pllrfreq = UTILS_GetPLLOutputFrequency(__LL_RCC_CALC_MSI_FREQ(msi_range), UTILS_PLLInitStruct); + hclk2freq = __LL_RCC_CALC_HCLK2_FREQ(pllrfreq, UTILS_ClkInitStruct->CPU2CLKDivider); + + /* Check HCLK2 frequency coherency */ + if (hclk2freq > UTILS_HCLK2_MAX) + { + /* HCLK2 frequency can not be higher than 32Mhz */ + status = ERROR; + } + else + { + + /* Enable MSI if not enabled */ + if (LL_RCC_MSI_IsReady() != 1U) + { + LL_RCC_MSI_Enable(); + while ((LL_RCC_MSI_IsReady() != 1U)) + { + /* Wait for MSI ready */ + } + } + + /* Configure PLL domain SYS */ + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_MSI, UTILS_PLLInitStruct->PLLM, UTILS_PLLInitStruct->PLLN, + UTILS_PLLInitStruct->PLLR); + + /* Enable PLL and switch system clock to PLL - latency check done internally */ + status = UTILS_EnablePLLAndSwitchSystem(pllrfreq, UTILS_ClkInitStruct); + } + } + } + else + { + /* Current PLL configuration cannot be modified */ + status = ERROR; + } + + return status; +} + +/** + * @brief This function configures system clock at maximum frequency with HSI as clock source of the PLL + * @note The application need to ensure that PLL and/or PLLSAI1 are disabled. + * @note The application needs to ensure that PLL configuration is valid + * @note The application needs to ensure that BUS prescalers are valid + * @note Function is based on the following formula: + * - PLL output frequency = (((HSI frequency / PLLM) * PLLN) / PLLR) + * - PLLM: ensure that the VCO input frequency ranges from 2.66 to 16 MHz (PLLVCO_input = HSI frequency / PLLM) + * - PLLN: ensure that the VCO output frequency is between 96 and 344 MHz (PLLVCO_output = PLLVCO_input * PLLN) + * - PLLR: ensure that max frequency at 64000000 Hz is reach (PLLVCO_output / PLLR) + * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains + * the configuration information for the PLL. + * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains + * the configuration information for the BUS prescalers. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: Max frequency configuration done + * - ERROR: Max frequency configuration not done + */ +ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, + LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct) +{ + ErrorStatus status; + uint32_t pllrfreq, hclk2freq; + + /* Check if one of the PLL is enabled */ + if (UTILS_PLL_IsBusy() == SUCCESS) + { + /* Calculate the new PLL output frequency */ + pllrfreq = UTILS_GetPLLOutputFrequency(HSI_VALUE, UTILS_PLLInitStruct); + hclk2freq = __LL_RCC_CALC_HCLK2_FREQ(pllrfreq, UTILS_ClkInitStruct->CPU2CLKDivider); + + /* Check HCLK2 frequency coherency */ + if (hclk2freq > UTILS_HCLK2_MAX) + { + /* HCLK2 frequency can not be higher than 32Mhz */ + status = ERROR; + } + else + { + /* Enable HSI if not enabled */ + if (LL_RCC_HSI_IsReady() != 1U) + { + LL_RCC_HSI_Enable(); + while (LL_RCC_HSI_IsReady() != 1U) + { + /* Wait for HSI ready */ + } + } + + /* Configure PLL */ + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, UTILS_PLLInitStruct->PLLM, UTILS_PLLInitStruct->PLLN, + UTILS_PLLInitStruct->PLLR); + + /* Enable PLL and switch system clock to PLL */ + status = UTILS_EnablePLLAndSwitchSystem(pllrfreq, UTILS_ClkInitStruct); + } + } + else + { + /* Current PLL configuration cannot be modified */ + status = ERROR; + } + + return status; +} + +/** + * @brief This function configures system clock with HSE as clock source of the PLL + * @note The application need to ensure that PLL and/or PLLSAI1 are disabled. + * @note The application needs to ensure that PLL configuration is valid + * @note The application needs to ensure that BUS prescalers are valid + * @note Function is based on the following formula: + * - PLL output frequency = (((HSE frequency / PLLM) * PLLN) / PLLR) + * - PLLM: ensure that the VCO input frequency ranges from 2.66 to 16 MHz (PLLVCO_input = HSE frequency / PLLM) + * - PLLN: ensure that the VCO output frequency is between 96 and 344 MHz (PLLVCO_output = PLLVCO_input * PLLN) + * - PLLR: ensure that max frequency at 64000000 Hz is reached (PLLVCO_output / PLLR) + * @param HSEBypass This parameter can be one of the following values: + * @arg @ref LL_UTILS_HSEBYPASS_ON + * @arg @ref LL_UTILS_HSEBYPASS_OFF + * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains + * the configuration information for the PLL. + * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains + * the configuration information for the BUS prescalers. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: Max frequency configuration done + * - ERROR: Max frequency configuration not done + */ +ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEBypass, LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct) +{ + ErrorStatus status; + uint32_t pllrfreq, hclk2freq; + + /* Check the parameters */ + assert_param(IS_LL_UTILS_HSE_BYPASS(HSEBypass)); + + /* Check if one of the PLL is enabled */ + if (UTILS_PLL_IsBusy() == SUCCESS) + { + /* Calculate the new PLL output frequency */ + pllrfreq = UTILS_GetPLLOutputFrequency(HSE_VALUE, UTILS_PLLInitStruct); + hclk2freq = __LL_RCC_CALC_HCLK2_FREQ(pllrfreq, UTILS_ClkInitStruct->CPU2CLKDivider); + + /* Check HCLK2 frequency coherency */ + if (hclk2freq > UTILS_HCLK2_MAX) + { + /* HCLK2 frequency can not be higher than 32Mhz */ + status = ERROR; + } + else + { + + /* Enable HSE if not enabled */ + if (LL_RCC_HSE_IsReady() != 1U) + { + /* Check if need to enable HSE bypass feature or not */ + if (HSEBypass == LL_UTILS_HSEBYPASS_ON) + { + LL_RCC_HSE_EnableBypass(); + } + else + { + LL_RCC_HSE_DisableBypass(); + } + + /* Enable HSE */ + LL_RCC_HSE_Enable(); + while (LL_RCC_HSE_IsReady() != 1U) + { + /* Wait for HSE ready */ + } + } + + /* Configure PLL */ + LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, UTILS_PLLInitStruct->PLLM, UTILS_PLLInitStruct->PLLN, + UTILS_PLLInitStruct->PLLR); + + /* Enable PLL and switch system clock to PLL */ + status = UTILS_EnablePLLAndSwitchSystem(pllrfreq, UTILS_ClkInitStruct); + } + } + else + { + /* Current PLL configuration cannot be modified */ + status = ERROR; + } + + return status; +} + + +/** + * @} + */ + + +/** + * @} + */ + +/** @addtogroup UTILS_LL_Private_Functions + * @{ + */ +/** + * @brief Update number of Flash wait states in line with new frequency and current + voltage range. + * @param HCLK4_Frequency HCLK4 frequency + * @retval An ErrorStatus enumeration value: + * - SUCCESS: Latency has been modified + * - ERROR: Latency cannot be modified + */ +static ErrorStatus UTILS_SetFlashLatency(uint32_t HCLK4_Frequency) +{ + ErrorStatus status = SUCCESS; + uint32_t latency = LL_FLASH_LATENCY_0; /* default value 0WS */ + uint16_t index; + + /* Array used for FLASH latency according to HCLK4 Frequency */ + /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */ + const uint32_t UTILS_CLK_SRC_RANGE_VOS1[] = {18000000U, 36000000U, 54000000U, UTILS_MAX_FREQUENCY_SCALE1}; + +#if defined(PWR_CR1_VOS) + /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */ + const uint32_t UTILS_CLK_SRC_RANGE_VOS2[] = {6000000U, 12000000U, UTILS_MAX_FREQUENCY_SCALE2}; +#endif + + /* Flash Latency range */ + const uint32_t UTILS_LATENCY_RANGE[] = {LL_FLASH_LATENCY_0, LL_FLASH_LATENCY_1, LL_FLASH_LATENCY_2, LL_FLASH_LATENCY_3}; + + /* Frequency cannot be equal to 0 */ + if (HCLK4_Frequency == 0U) + { + status = ERROR; + } + else + { +#if defined(PWR_CR1_VOS) + if (LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1) + { + for (index = 0; index < countof(UTILS_CLK_SRC_RANGE_VOS1); index++) + { + if (HCLK4_Frequency <= UTILS_CLK_SRC_RANGE_VOS1[index]) + { + latency = UTILS_LATENCY_RANGE[index]; + break; + } + } + } + else /* SCALE2 */ + { + for (index = 0; index < countof(UTILS_CLK_SRC_RANGE_VOS2); index++) + { + if (HCLK4_Frequency <= UTILS_CLK_SRC_RANGE_VOS2[index]) + { + latency = UTILS_LATENCY_RANGE[index]; + break; + } + } + } +#else + for (index = 0; index < countof(UTILS_CLK_SRC_RANGE_VOS1); index++) + { + if (HCLK4_Frequency <= UTILS_CLK_SRC_RANGE_VOS1[index]) + { + latency = UTILS_LATENCY_RANGE[index]; + break; + } + } +#endif + + LL_FLASH_SetLatency(latency); + + /* Check that the new number of wait states is taken into account to access the Flash + memory by reading the FLASH_ACR register */ + while (LL_FLASH_GetLatency() != latency) + { + } + } + return status; +} + +/** + * @brief Function to check that PLL can be modified + * @param PLL_InputFrequency PLL input frequency (in Hz) + * @param UTILS_PLLInitStruct pointer to a @ref LL_UTILS_PLLInitTypeDef structure that contains + * the configuration information for the PLL. + * @retval PLL output frequency (in Hz) + */ +static uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct) +{ + uint32_t pllfreq; + + /* Check the parameters */ + assert_param(IS_LL_UTILS_PLLM_VALUE(UTILS_PLLInitStruct->PLLM)); + assert_param(IS_LL_UTILS_PLLN_VALUE(UTILS_PLLInitStruct->PLLN)); + assert_param(IS_LL_UTILS_PLLR_VALUE(UTILS_PLLInitStruct->PLLR)); + + /* Check different PLL parameters according to RM */ + /* - PLLM: ensure that the VCO input frequency ranges from 2.66 to 16 MHz. */ + pllfreq = PLL_InputFrequency / (((UTILS_PLLInitStruct->PLLM >> RCC_PLLCFGR_PLLM_Pos) + 1U)); + assert_param(IS_LL_UTILS_PLLVCO_INPUT(pllfreq)); + + /* - PLLN: ensure that the VCO output frequency is between 96 and 344 MHz.*/ + pllfreq = pllfreq * (UTILS_PLLInitStruct->PLLN & (RCC_PLLCFGR_PLLN >> RCC_PLLCFGR_PLLN_Pos)); + assert_param(IS_LL_UTILS_PLLVCO_OUTPUT(pllfreq)); + + /* - PLLR: ensure that max frequency at 64000000 Hz is reached */ + pllfreq = pllfreq / ((UTILS_PLLInitStruct->PLLR >> RCC_PLLCFGR_PLLR_Pos) + 1U); + assert_param(IS_LL_UTILS_PLL_FREQUENCY(pllfreq)); + + return pllfreq; +} + +/** + * @brief Function to check that PLL can be modified + * @retval An ErrorStatus enumeration value: + * - SUCCESS: PLL modification can be done + * - ERROR: PLL is busy + */ +static ErrorStatus UTILS_PLL_IsBusy(void) +{ + ErrorStatus status = SUCCESS; + + /* Check if PLL is busy*/ + if (LL_RCC_PLL_IsReady() != 0U) + { + /* PLL configuration cannot be modified */ + status = ERROR; + } +#if defined(SAI1) + /* Check if PLLSAI1 is busy*/ + if (LL_RCC_PLLSAI1_IsReady() != 0U) + { + /* PLLSAI1 configuration cannot be modified */ + status = ERROR; + } +#endif + + return status; +} + +/** + * @brief Function to enable PLL and switch system clock to PLL + * @param SYSCLK_Frequency SYSCLK frequency + * @param UTILS_ClkInitStruct pointer to a @ref LL_UTILS_ClkInitTypeDef structure that contains + * the configuration information for the BUS prescalers. + * @retval An ErrorStatus enumeration value: + * - SUCCESS: No problem to switch system to PLL + * - ERROR: Problem to switch system to PLL + */ +static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct) +{ + ErrorStatus status = SUCCESS; + uint32_t hclks_frequency_target, hclks_frequency_current, sysclk_current; + + assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->CPU1CLKDivider)); + assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->CPU2CLKDivider)); + assert_param(IS_LL_UTILS_SYSCLK_DIV(UTILS_ClkInitStruct->AHB4CLKDivider)); + assert_param(IS_LL_UTILS_APB1_DIV(UTILS_ClkInitStruct->APB1CLKDivider)); + assert_param(IS_LL_UTILS_APB2_DIV(UTILS_ClkInitStruct->APB2CLKDivider)); + + /* Calculate HCLK4 frequency based on SYSCLK_Frequency target */ + hclks_frequency_target = __LL_RCC_CALC_HCLK4_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->AHB4CLKDivider); + + /* Calculate HCLK4 frequency current */ + sysclk_current = (SystemCoreClock * AHBPrescTable[(LL_RCC_GetAHBPrescaler() & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]); + hclks_frequency_current = __LL_RCC_CALC_HCLK4_FREQ(sysclk_current, LL_RCC_GetAHB4Prescaler()); + + /* Increasing the number of wait states because of higher CPU frequency */ + if (hclks_frequency_current < hclks_frequency_target) + { + /* Set FLASH latency to highest latency */ + status = UTILS_SetFlashLatency(hclks_frequency_target); + } + + /* Update system clock configuration */ + if (status == SUCCESS) + { + /* Enable PLL */ + LL_RCC_PLL_Enable(); + LL_RCC_PLL_EnableDomain_SYS(); + while (LL_RCC_PLL_IsReady() != 1U) + { + /* Wait for PLL ready */ + } + + /* Sysclk activation on the main PLL */ + LL_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->CPU1CLKDivider); + LL_C2_RCC_SetAHBPrescaler(UTILS_ClkInitStruct->CPU2CLKDivider); + LL_RCC_SetAHB4Prescaler(UTILS_ClkInitStruct->AHB4CLKDivider); + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL); + while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) + { + /* Wait for system clock switch to PLL */ + } + + /* Set APB1 & APB2 prescaler*/ + LL_RCC_SetAPB1Prescaler(UTILS_ClkInitStruct->APB1CLKDivider); + LL_RCC_SetAPB2Prescaler(UTILS_ClkInitStruct->APB2CLKDivider); + } + + /* Decreasing the number of wait states because of lower CPU frequency */ + if (hclks_frequency_current > hclks_frequency_target) + { + /* Set FLASH latency to lowest latency */ + status = UTILS_SetFlashLatency(hclks_frequency_target); + } + + /* Update SystemCoreClock variable */ + if (status == SUCCESS) + { + LL_SetSystemCoreClock(__LL_RCC_CALC_HCLK1_FREQ(SYSCLK_Frequency, UTILS_ClkInitStruct->CPU1CLKDivider)); + } + + return status; +} + +/** + * @} + */ + + + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc.h b/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc.h new file mode 100644 index 0000000..121bdb5 --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc.h @@ -0,0 +1,179 @@ +/** + ****************************************************************************** + * @file usbd_cdc.h + * @author MCD Application Team + * @brief header file for the usbd_cdc.c file. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __USB_CDC_H +#define __USB_CDC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "usbd_ioreq.h" + +/** @addtogroup STM32_USB_DEVICE_LIBRARY + * @{ + */ + +/** @defgroup usbd_cdc + * @brief This file is the Header file for usbd_cdc.c + * @{ + */ + + +/** @defgroup usbd_cdc_Exported_Defines + * @{ + */ +#define CDC_IN_EP 0x81U /* EP1 for data IN */ +#define CDC_OUT_EP 0x01U /* EP1 for data OUT */ +#define CDC_CMD_EP 0x82U /* EP2 for CDC commands */ + +#ifndef CDC_HS_BINTERVAL +#define CDC_HS_BINTERVAL 0x10U +#endif /* CDC_HS_BINTERVAL */ + +#ifndef CDC_FS_BINTERVAL +#define CDC_FS_BINTERVAL 0x10U +#endif /* CDC_FS_BINTERVAL */ + +/* CDC Endpoints parameters: you can fine tune these values depending on the needed baudrates and performance. */ +#define CDC_DATA_HS_MAX_PACKET_SIZE 512U /* Endpoint IN & OUT Packet size */ +#define CDC_DATA_FS_MAX_PACKET_SIZE 64U /* Endpoint IN & OUT Packet size */ +#define CDC_CMD_PACKET_SIZE 8U /* Control Endpoint Packet size */ + +#define USB_CDC_CONFIG_DESC_SIZ 67U +#define CDC_DATA_HS_IN_PACKET_SIZE CDC_DATA_HS_MAX_PACKET_SIZE +#define CDC_DATA_HS_OUT_PACKET_SIZE CDC_DATA_HS_MAX_PACKET_SIZE + +#define CDC_DATA_FS_IN_PACKET_SIZE CDC_DATA_FS_MAX_PACKET_SIZE +#define CDC_DATA_FS_OUT_PACKET_SIZE CDC_DATA_FS_MAX_PACKET_SIZE + +/*---------------------------------------------------------------------*/ +/* CDC definitions */ +/*---------------------------------------------------------------------*/ +#define CDC_SEND_ENCAPSULATED_COMMAND 0x00U +#define CDC_GET_ENCAPSULATED_RESPONSE 0x01U +#define CDC_SET_COMM_FEATURE 0x02U +#define CDC_GET_COMM_FEATURE 0x03U +#define CDC_CLEAR_COMM_FEATURE 0x04U +#define CDC_SET_LINE_CODING 0x20U +#define CDC_GET_LINE_CODING 0x21U +#define CDC_SET_CONTROL_LINE_STATE 0x22U +#define CDC_SEND_BREAK 0x23U + +/** + * @} + */ + + +/** @defgroup USBD_CORE_Exported_TypesDefinitions + * @{ + */ + +/** + * @} + */ +typedef struct +{ + uint32_t bitrate; + uint8_t format; + uint8_t paritytype; + uint8_t datatype; +} USBD_CDC_LineCodingTypeDef; + +typedef struct _USBD_CDC_Itf +{ + int8_t (* Init)(void); + int8_t (* DeInit)(void); + int8_t (* Control)(uint8_t cmd, uint8_t *pbuf, uint16_t length); + int8_t (* Receive)(uint8_t *Buf, uint32_t *Len); + +} USBD_CDC_ItfTypeDef; + + +typedef struct +{ + uint32_t data[CDC_DATA_HS_MAX_PACKET_SIZE / 4U]; /* Force 32bits alignment */ + uint8_t CmdOpCode; + uint8_t CmdLength; + uint8_t *RxBuffer; + uint8_t *TxBuffer; + uint32_t RxLength; + uint32_t TxLength; + + __IO uint32_t TxState; + __IO uint32_t RxState; +} +USBD_CDC_HandleTypeDef; + + + +/** @defgroup USBD_CORE_Exported_Macros + * @{ + */ + +/** + * @} + */ + +/** @defgroup USBD_CORE_Exported_Variables + * @{ + */ + +extern USBD_ClassTypeDef USBD_CDC; +#define USBD_CDC_CLASS &USBD_CDC +/** + * @} + */ + +/** @defgroup USB_CORE_Exported_Functions + * @{ + */ +uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev, + USBD_CDC_ItfTypeDef *fops); + +uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev, + uint8_t *pbuff, + uint16_t length); + +uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, + uint8_t *pbuff); + +uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev); + +uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev); +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_CDC_H */ +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc_if_template.h b/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc_if_template.h new file mode 100644 index 0000000..158ad40 --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc/usbd_cdc_if_template.h @@ -0,0 +1,45 @@ +/** + ****************************************************************************** + * @file usbd_cdc_if_template.h + * @author MCD Application Team + * @brief Header for usbd_cdc_if_template.c file. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __USBD_CDC_IF_TEMPLATE_H +#define __USBD_CDC_IF_TEMPLATE_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "usbd_cdc.h" + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +extern USBD_CDC_ItfTypeDef USBD_CDC_Template_fops; + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USBD_CDC_IF_TEMPLATE_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc.c b/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc.c new file mode 100644 index 0000000..8332b22 --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc.c @@ -0,0 +1,945 @@ +/** + ****************************************************************************** + * @file usbd_cdc.c + * @author MCD Application Team + * @brief This file provides the high layer firmware functions to manage the + * following functionalities of the USB CDC Class: + * - Initialization and Configuration of high and low layer + * - Enumeration as CDC Device (and enumeration for each implemented memory interface) + * - OUT/IN data transfer + * - Command IN transfer (class requests management) + * - Error management + * + * @verbatim + * + * =================================================================== + * CDC Class Driver Description + * =================================================================== + * This driver manages the "Universal Serial Bus Class Definitions for Communications Devices + * Revision 1.2 November 16, 2007" and the sub-protocol specification of "Universal Serial Bus + * Communications Class Subclass Specification for PSTN Devices Revision 1.2 February 9, 2007" + * This driver implements the following aspects of the specification: + * - Device descriptor management + * - Configuration descriptor management + * - Enumeration as CDC device with 2 data endpoints (IN and OUT) and 1 command endpoint (IN) + * - Requests management (as described in section 6.2 in specification) + * - Abstract Control Model compliant + * - Union Functional collection (using 1 IN endpoint for control) + * - Data interface class + * + * These aspects may be enriched or modified for a specific user application. + * + * This driver doesn't implement the following aspects of the specification + * (but it is possible to manage these features with some modifications on this driver): + * - Any class-specific aspect relative to communication classes should be managed by user application. + * - All communication classes other than PSTN are not managed + * + * @endverbatim + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* BSPDependencies +- "stm32xxxxx_{eval}{discovery}{nucleo_144}.c" +- "stm32xxxxx_{eval}{discovery}_io.c" +EndBSPDependencies */ + +/* Includes ------------------------------------------------------------------*/ +#include "usbd_cdc.h" +#include "usbd_ctlreq.h" + + +/** @addtogroup STM32_USB_DEVICE_LIBRARY + * @{ + */ + + +/** @defgroup USBD_CDC + * @brief usbd core module + * @{ + */ + +/** @defgroup USBD_CDC_Private_TypesDefinitions + * @{ + */ +/** + * @} + */ + + +/** @defgroup USBD_CDC_Private_Defines + * @{ + */ +/** + * @} + */ + + +/** @defgroup USBD_CDC_Private_Macros + * @{ + */ + +/** + * @} + */ + + +/** @defgroup USBD_CDC_Private_FunctionPrototypes + * @{ + */ + + +static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, + uint8_t cfgidx); + +static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, + uint8_t cfgidx); + +static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req); + +static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, + uint8_t epnum); + +static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, + uint8_t epnum); + +static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev); + +static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length); + +static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length); + +static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length); + +static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length); + +uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length); + +/* USB Standard Device Descriptor */ +__ALIGN_BEGIN static uint8_t USBD_CDC_DeviceQualifierDesc[USB_LEN_DEV_QUALIFIER_DESC] __ALIGN_END = +{ + USB_LEN_DEV_QUALIFIER_DESC, + USB_DESC_TYPE_DEVICE_QUALIFIER, + 0x00, + 0x02, + 0x00, + 0x00, + 0x00, + 0x40, + 0x01, + 0x00, +}; + +/** + * @} + */ + +/** @defgroup USBD_CDC_Private_Variables + * @{ + */ + + +/* CDC interface class callbacks structure */ +USBD_ClassTypeDef USBD_CDC = +{ + USBD_CDC_Init, + USBD_CDC_DeInit, + USBD_CDC_Setup, + NULL, /* EP0_TxSent, */ + USBD_CDC_EP0_RxReady, + USBD_CDC_DataIn, + USBD_CDC_DataOut, + NULL, + NULL, + NULL, + USBD_CDC_GetHSCfgDesc, + USBD_CDC_GetFSCfgDesc, + USBD_CDC_GetOtherSpeedCfgDesc, + USBD_CDC_GetDeviceQualifierDescriptor, +}; + +/* USB CDC device Configuration Descriptor */ +__ALIGN_BEGIN uint8_t USBD_CDC_CfgHSDesc[USB_CDC_CONFIG_DESC_SIZ] __ALIGN_END = +{ + /*Configuration Descriptor*/ + 0x09, /* bLength: Configuration Descriptor size */ + USB_DESC_TYPE_CONFIGURATION, /* bDescriptorType: Configuration */ + USB_CDC_CONFIG_DESC_SIZ, /* wTotalLength:no of returned bytes */ + 0x00, + 0x02, /* bNumInterfaces: 2 interface */ + 0x01, /* bConfigurationValue: Configuration value */ + 0x00, /* iConfiguration: Index of string descriptor describing the configuration */ + 0xC0, /* bmAttributes: self powered */ + 0x32, /* MaxPower 0 mA */ + + /*---------------------------------------------------------------------------*/ + + /*Interface Descriptor */ + 0x09, /* bLength: Interface Descriptor size */ + USB_DESC_TYPE_INTERFACE, /* bDescriptorType: Interface */ + /* Interface descriptor type */ + 0x00, /* bInterfaceNumber: Number of Interface */ + 0x00, /* bAlternateSetting: Alternate setting */ + 0x01, /* bNumEndpoints: One endpoints used */ + 0x02, /* bInterfaceClass: Communication Interface Class */ + 0x02, /* bInterfaceSubClass: Abstract Control Model */ + 0x01, /* bInterfaceProtocol: Common AT commands */ + 0x00, /* iInterface: */ + + /*Header Functional Descriptor*/ + 0x05, /* bLength: Endpoint Descriptor size */ + 0x24, /* bDescriptorType: CS_INTERFACE */ + 0x00, /* bDescriptorSubtype: Header Func Desc */ + 0x10, /* bcdCDC: spec release number */ + 0x01, + + /*Call Management Functional Descriptor*/ + 0x05, /* bFunctionLength */ + 0x24, /* bDescriptorType: CS_INTERFACE */ + 0x01, /* bDescriptorSubtype: Call Management Func Desc */ + 0x00, /* bmCapabilities: D0+D1 */ + 0x01, /* bDataInterface: 1 */ + + /*ACM Functional Descriptor*/ + 0x04, /* bFunctionLength */ + 0x24, /* bDescriptorType: CS_INTERFACE */ + 0x02, /* bDescriptorSubtype: Abstract Control Management desc */ + 0x02, /* bmCapabilities */ + + /*Union Functional Descriptor*/ + 0x05, /* bFunctionLength */ + 0x24, /* bDescriptorType: CS_INTERFACE */ + 0x06, /* bDescriptorSubtype: Union func desc */ + 0x00, /* bMasterInterface: Communication class interface */ + 0x01, /* bSlaveInterface0: Data Class Interface */ + + /*Endpoint 2 Descriptor*/ + 0x07, /* bLength: Endpoint Descriptor size */ + USB_DESC_TYPE_ENDPOINT, /* bDescriptorType: Endpoint */ + CDC_CMD_EP, /* bEndpointAddress */ + 0x03, /* bmAttributes: Interrupt */ + LOBYTE(CDC_CMD_PACKET_SIZE), /* wMaxPacketSize: */ + HIBYTE(CDC_CMD_PACKET_SIZE), + CDC_HS_BINTERVAL, /* bInterval: */ + /*---------------------------------------------------------------------------*/ + + /*Data class interface descriptor*/ + 0x09, /* bLength: Endpoint Descriptor size */ + USB_DESC_TYPE_INTERFACE, /* bDescriptorType: */ + 0x01, /* bInterfaceNumber: Number of Interface */ + 0x00, /* bAlternateSetting: Alternate setting */ + 0x02, /* bNumEndpoints: Two endpoints used */ + 0x0A, /* bInterfaceClass: CDC */ + 0x00, /* bInterfaceSubClass: */ + 0x00, /* bInterfaceProtocol: */ + 0x00, /* iInterface: */ + + /*Endpoint OUT Descriptor*/ + 0x07, /* bLength: Endpoint Descriptor size */ + USB_DESC_TYPE_ENDPOINT, /* bDescriptorType: Endpoint */ + CDC_OUT_EP, /* bEndpointAddress */ + 0x02, /* bmAttributes: Bulk */ + LOBYTE(CDC_DATA_HS_MAX_PACKET_SIZE), /* wMaxPacketSize: */ + HIBYTE(CDC_DATA_HS_MAX_PACKET_SIZE), + 0x00, /* bInterval: ignore for Bulk transfer */ + + /*Endpoint IN Descriptor*/ + 0x07, /* bLength: Endpoint Descriptor size */ + USB_DESC_TYPE_ENDPOINT, /* bDescriptorType: Endpoint */ + CDC_IN_EP, /* bEndpointAddress */ + 0x02, /* bmAttributes: Bulk */ + LOBYTE(CDC_DATA_HS_MAX_PACKET_SIZE), /* wMaxPacketSize: */ + HIBYTE(CDC_DATA_HS_MAX_PACKET_SIZE), + 0x00 /* bInterval: ignore for Bulk transfer */ +} ; + + +/* USB CDC device Configuration Descriptor */ +__ALIGN_BEGIN uint8_t USBD_CDC_CfgFSDesc[USB_CDC_CONFIG_DESC_SIZ] __ALIGN_END = +{ + /*Configuration Descriptor*/ + 0x09, /* bLength: Configuration Descriptor size */ + USB_DESC_TYPE_CONFIGURATION, /* bDescriptorType: Configuration */ + USB_CDC_CONFIG_DESC_SIZ, /* wTotalLength:no of returned bytes */ + 0x00, + 0x02, /* bNumInterfaces: 2 interface */ + 0x01, /* bConfigurationValue: Configuration value */ + 0x00, /* iConfiguration: Index of string descriptor describing the configuration */ + 0xC0, /* bmAttributes: self powered */ + 0x32, /* MaxPower 0 mA */ + + /*---------------------------------------------------------------------------*/ + + /*Interface Descriptor */ + 0x09, /* bLength: Interface Descriptor size */ + USB_DESC_TYPE_INTERFACE, /* bDescriptorType: Interface */ + /* Interface descriptor type */ + 0x00, /* bInterfaceNumber: Number of Interface */ + 0x00, /* bAlternateSetting: Alternate setting */ + 0x01, /* bNumEndpoints: One endpoints used */ + 0x02, /* bInterfaceClass: Communication Interface Class */ + 0x02, /* bInterfaceSubClass: Abstract Control Model */ + 0x01, /* bInterfaceProtocol: Common AT commands */ + 0x00, /* iInterface: */ + + /*Header Functional Descriptor*/ + 0x05, /* bLength: Endpoint Descriptor size */ + 0x24, /* bDescriptorType: CS_INTERFACE */ + 0x00, /* bDescriptorSubtype: Header Func Desc */ + 0x10, /* bcdCDC: spec release number */ + 0x01, + + /*Call Management Functional Descriptor*/ + 0x05, /* bFunctionLength */ + 0x24, /* bDescriptorType: CS_INTERFACE */ + 0x01, /* bDescriptorSubtype: Call Management Func Desc */ + 0x00, /* bmCapabilities: D0+D1 */ + 0x01, /* bDataInterface: 1 */ + + /*ACM Functional Descriptor*/ + 0x04, /* bFunctionLength */ + 0x24, /* bDescriptorType: CS_INTERFACE */ + 0x02, /* bDescriptorSubtype: Abstract Control Management desc */ + 0x02, /* bmCapabilities */ + + /*Union Functional Descriptor*/ + 0x05, /* bFunctionLength */ + 0x24, /* bDescriptorType: CS_INTERFACE */ + 0x06, /* bDescriptorSubtype: Union func desc */ + 0x00, /* bMasterInterface: Communication class interface */ + 0x01, /* bSlaveInterface0: Data Class Interface */ + + /*Endpoint 2 Descriptor*/ + 0x07, /* bLength: Endpoint Descriptor size */ + USB_DESC_TYPE_ENDPOINT, /* bDescriptorType: Endpoint */ + CDC_CMD_EP, /* bEndpointAddress */ + 0x03, /* bmAttributes: Interrupt */ + LOBYTE(CDC_CMD_PACKET_SIZE), /* wMaxPacketSize: */ + HIBYTE(CDC_CMD_PACKET_SIZE), + CDC_FS_BINTERVAL, /* bInterval: */ + /*---------------------------------------------------------------------------*/ + + /*Data class interface descriptor*/ + 0x09, /* bLength: Endpoint Descriptor size */ + USB_DESC_TYPE_INTERFACE, /* bDescriptorType: */ + 0x01, /* bInterfaceNumber: Number of Interface */ + 0x00, /* bAlternateSetting: Alternate setting */ + 0x02, /* bNumEndpoints: Two endpoints used */ + 0x0A, /* bInterfaceClass: CDC */ + 0x00, /* bInterfaceSubClass: */ + 0x00, /* bInterfaceProtocol: */ + 0x00, /* iInterface: */ + + /*Endpoint OUT Descriptor*/ + 0x07, /* bLength: Endpoint Descriptor size */ + USB_DESC_TYPE_ENDPOINT, /* bDescriptorType: Endpoint */ + CDC_OUT_EP, /* bEndpointAddress */ + 0x02, /* bmAttributes: Bulk */ + LOBYTE(CDC_DATA_FS_MAX_PACKET_SIZE), /* wMaxPacketSize: */ + HIBYTE(CDC_DATA_FS_MAX_PACKET_SIZE), + 0x00, /* bInterval: ignore for Bulk transfer */ + + /*Endpoint IN Descriptor*/ + 0x07, /* bLength: Endpoint Descriptor size */ + USB_DESC_TYPE_ENDPOINT, /* bDescriptorType: Endpoint */ + CDC_IN_EP, /* bEndpointAddress */ + 0x02, /* bmAttributes: Bulk */ + LOBYTE(CDC_DATA_FS_MAX_PACKET_SIZE), /* wMaxPacketSize: */ + HIBYTE(CDC_DATA_FS_MAX_PACKET_SIZE), + 0x00 /* bInterval: ignore for Bulk transfer */ +} ; + +__ALIGN_BEGIN uint8_t USBD_CDC_OtherSpeedCfgDesc[USB_CDC_CONFIG_DESC_SIZ] __ALIGN_END = +{ + 0x09, /* bLength: Configuation Descriptor size */ + USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION, + USB_CDC_CONFIG_DESC_SIZ, + 0x00, + 0x02, /* bNumInterfaces: 2 interfaces */ + 0x01, /* bConfigurationValue: */ + 0x04, /* iConfiguration: */ + 0xC0, /* bmAttributes: */ + 0x32, /* MaxPower 100 mA */ + + /*Interface Descriptor */ + 0x09, /* bLength: Interface Descriptor size */ + USB_DESC_TYPE_INTERFACE, /* bDescriptorType: Interface */ + /* Interface descriptor type */ + 0x00, /* bInterfaceNumber: Number of Interface */ + 0x00, /* bAlternateSetting: Alternate setting */ + 0x01, /* bNumEndpoints: One endpoints used */ + 0x02, /* bInterfaceClass: Communication Interface Class */ + 0x02, /* bInterfaceSubClass: Abstract Control Model */ + 0x01, /* bInterfaceProtocol: Common AT commands */ + 0x00, /* iInterface: */ + + /*Header Functional Descriptor*/ + 0x05, /* bLength: Endpoint Descriptor size */ + 0x24, /* bDescriptorType: CS_INTERFACE */ + 0x00, /* bDescriptorSubtype: Header Func Desc */ + 0x10, /* bcdCDC: spec release number */ + 0x01, + + /*Call Management Functional Descriptor*/ + 0x05, /* bFunctionLength */ + 0x24, /* bDescriptorType: CS_INTERFACE */ + 0x01, /* bDescriptorSubtype: Call Management Func Desc */ + 0x00, /* bmCapabilities: D0+D1 */ + 0x01, /* bDataInterface: 1 */ + + /*ACM Functional Descriptor*/ + 0x04, /* bFunctionLength */ + 0x24, /* bDescriptorType: CS_INTERFACE */ + 0x02, /* bDescriptorSubtype: Abstract Control Management desc */ + 0x02, /* bmCapabilities */ + + /*Union Functional Descriptor*/ + 0x05, /* bFunctionLength */ + 0x24, /* bDescriptorType: CS_INTERFACE */ + 0x06, /* bDescriptorSubtype: Union func desc */ + 0x00, /* bMasterInterface: Communication class interface */ + 0x01, /* bSlaveInterface0: Data Class Interface */ + + /*Endpoint 2 Descriptor*/ + 0x07, /* bLength: Endpoint Descriptor size */ + USB_DESC_TYPE_ENDPOINT, /* bDescriptorType: Endpoint */ + CDC_CMD_EP, /* bEndpointAddress */ + 0x03, /* bmAttributes: Interrupt */ + LOBYTE(CDC_CMD_PACKET_SIZE), /* wMaxPacketSize: */ + HIBYTE(CDC_CMD_PACKET_SIZE), + CDC_FS_BINTERVAL, /* bInterval: */ + + /*---------------------------------------------------------------------------*/ + + /*Data class interface descriptor*/ + 0x09, /* bLength: Endpoint Descriptor size */ + USB_DESC_TYPE_INTERFACE, /* bDescriptorType: */ + 0x01, /* bInterfaceNumber: Number of Interface */ + 0x00, /* bAlternateSetting: Alternate setting */ + 0x02, /* bNumEndpoints: Two endpoints used */ + 0x0A, /* bInterfaceClass: CDC */ + 0x00, /* bInterfaceSubClass: */ + 0x00, /* bInterfaceProtocol: */ + 0x00, /* iInterface: */ + + /*Endpoint OUT Descriptor*/ + 0x07, /* bLength: Endpoint Descriptor size */ + USB_DESC_TYPE_ENDPOINT, /* bDescriptorType: Endpoint */ + CDC_OUT_EP, /* bEndpointAddress */ + 0x02, /* bmAttributes: Bulk */ + 0x40, /* wMaxPacketSize: */ + 0x00, + 0x00, /* bInterval: ignore for Bulk transfer */ + + /*Endpoint IN Descriptor*/ + 0x07, /* bLength: Endpoint Descriptor size */ + USB_DESC_TYPE_ENDPOINT, /* bDescriptorType: Endpoint */ + CDC_IN_EP, /* bEndpointAddress */ + 0x02, /* bmAttributes: Bulk */ + 0x40, /* wMaxPacketSize: */ + 0x00, + 0x00 /* bInterval */ +}; + +/** + * @} + */ + +/** @defgroup USBD_CDC_Private_Functions + * @{ + */ + +/** + * @brief USBD_CDC_Init + * Initialize the CDC interface + * @param pdev: device instance + * @param cfgidx: Configuration index + * @retval status + */ +static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx) +{ + uint8_t ret = 0U; + USBD_CDC_HandleTypeDef *hcdc; + + if (pdev->dev_speed == USBD_SPEED_HIGH) + { + /* Open EP IN */ + USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK, + CDC_DATA_HS_IN_PACKET_SIZE); + + pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U; + + /* Open EP OUT */ + USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK, + CDC_DATA_HS_OUT_PACKET_SIZE); + + pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U; + + } + else + { + /* Open EP IN */ + USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK, + CDC_DATA_FS_IN_PACKET_SIZE); + + pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U; + + /* Open EP OUT */ + USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK, + CDC_DATA_FS_OUT_PACKET_SIZE); + + pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U; + } + /* Open Command IN EP */ + USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE); + pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U; + + pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef)); + + if (pdev->pClassData == NULL) + { + ret = 1U; + } + else + { + hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData; + + /* Init physical Interface components */ + ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init(); + + /* Init Xfer states */ + hcdc->TxState = 0U; + hcdc->RxState = 0U; + + if (pdev->dev_speed == USBD_SPEED_HIGH) + { + /* Prepare Out endpoint to receive next packet */ + USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer, + CDC_DATA_HS_OUT_PACKET_SIZE); + } + else + { + /* Prepare Out endpoint to receive next packet */ + USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer, + CDC_DATA_FS_OUT_PACKET_SIZE); + } + } + return ret; +} + +/** + * @brief USBD_CDC_Init + * DeInitialize the CDC layer + * @param pdev: device instance + * @param cfgidx: Configuration index + * @retval status + */ +static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx) +{ + uint8_t ret = 0U; + + /* Close EP IN */ + USBD_LL_CloseEP(pdev, CDC_IN_EP); + pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U; + + /* Close EP OUT */ + USBD_LL_CloseEP(pdev, CDC_OUT_EP); + pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U; + + /* Close Command IN EP */ + USBD_LL_CloseEP(pdev, CDC_CMD_EP); + pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U; + + /* DeInit physical Interface components */ + if (pdev->pClassData != NULL) + { + ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit(); + USBD_free(pdev->pClassData); + pdev->pClassData = NULL; + } + + return ret; +} + +/** + * @brief USBD_CDC_Setup + * Handle the CDC specific requests + * @param pdev: instance + * @param req: usb requests + * @retval status + */ +static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req) +{ + USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData; + uint8_t ifalt = 0U; + uint16_t status_info = 0U; + uint8_t ret = USBD_OK; + + switch (req->bmRequest & USB_REQ_TYPE_MASK) + { + case USB_REQ_TYPE_CLASS : + if (req->wLength) + { + if (req->bmRequest & 0x80U) + { + ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest, + (uint8_t *)(void *)hcdc->data, + req->wLength); + + USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength); + } + else + { + hcdc->CmdOpCode = req->bRequest; + hcdc->CmdLength = (uint8_t)req->wLength; + + USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength); + } + } + else + { + ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest, + (uint8_t *)(void *)req, 0U); + } + break; + + case USB_REQ_TYPE_STANDARD: + switch (req->bRequest) + { + case USB_REQ_GET_STATUS: + if (pdev->dev_state == USBD_STATE_CONFIGURED) + { + USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U); + } + else + { + USBD_CtlError(pdev, req); + ret = USBD_FAIL; + } + break; + + case USB_REQ_GET_INTERFACE: + if (pdev->dev_state == USBD_STATE_CONFIGURED) + { + USBD_CtlSendData(pdev, &ifalt, 1U); + } + else + { + USBD_CtlError(pdev, req); + ret = USBD_FAIL; + } + break; + + case USB_REQ_SET_INTERFACE: + if (pdev->dev_state != USBD_STATE_CONFIGURED) + { + USBD_CtlError(pdev, req); + ret = USBD_FAIL; + } + break; + + default: + USBD_CtlError(pdev, req); + ret = USBD_FAIL; + break; + } + break; + + default: + USBD_CtlError(pdev, req); + ret = USBD_FAIL; + break; + } + + return ret; +} + +/** + * @brief USBD_CDC_DataIn + * Data sent on non-control IN endpoint + * @param pdev: device instance + * @param epnum: endpoint number + * @retval status + */ +static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum) +{ + USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData; + PCD_HandleTypeDef *hpcd = pdev->pData; + + if (pdev->pClassData != NULL) + { + if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U)) + { + /* Update the packet total length */ + pdev->ep_in[epnum].total_length = 0U; + + /* Send ZLP */ + USBD_LL_Transmit(pdev, epnum, NULL, 0U); + } + else + { + hcdc->TxState = 0U; + } + return USBD_OK; + } + else + { + return USBD_FAIL; + } +} + +/** + * @brief USBD_CDC_DataOut + * Data received on non-control Out endpoint + * @param pdev: device instance + * @param epnum: endpoint number + * @retval status + */ +static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum) +{ + USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData; + + /* Get the received data length */ + hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum); + + /* USB data will be immediately processed, this allow next USB traffic being + NAKed till the end of the application Xfer */ + if (pdev->pClassData != NULL) + { + ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength); + + return USBD_OK; + } + else + { + return USBD_FAIL; + } +} + +/** + * @brief USBD_CDC_EP0_RxReady + * Handle EP0 Rx Ready event + * @param pdev: device instance + * @retval status + */ +static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev) +{ + USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData; + + if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU)) + { + ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode, + (uint8_t *)(void *)hcdc->data, + (uint16_t)hcdc->CmdLength); + hcdc->CmdOpCode = 0xFFU; + + } + return USBD_OK; +} + +/** + * @brief USBD_CDC_GetFSCfgDesc + * Return configuration descriptor + * @param speed : current device speed + * @param length : pointer data length + * @retval pointer to descriptor buffer + */ +static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length) +{ + *length = sizeof(USBD_CDC_CfgFSDesc); + return USBD_CDC_CfgFSDesc; +} + +/** + * @brief USBD_CDC_GetHSCfgDesc + * Return configuration descriptor + * @param speed : current device speed + * @param length : pointer data length + * @retval pointer to descriptor buffer + */ +static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length) +{ + *length = sizeof(USBD_CDC_CfgHSDesc); + return USBD_CDC_CfgHSDesc; +} + +/** + * @brief USBD_CDC_GetCfgDesc + * Return configuration descriptor + * @param speed : current device speed + * @param length : pointer data length + * @retval pointer to descriptor buffer + */ +static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length) +{ + *length = sizeof(USBD_CDC_OtherSpeedCfgDesc); + return USBD_CDC_OtherSpeedCfgDesc; +} + +/** +* @brief DeviceQualifierDescriptor +* return Device Qualifier descriptor +* @param length : pointer data length +* @retval pointer to descriptor buffer +*/ +uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length) +{ + *length = sizeof(USBD_CDC_DeviceQualifierDesc); + return USBD_CDC_DeviceQualifierDesc; +} + +/** +* @brief USBD_CDC_RegisterInterface + * @param pdev: device instance + * @param fops: CD Interface callback + * @retval status + */ +uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev, + USBD_CDC_ItfTypeDef *fops) +{ + uint8_t ret = USBD_FAIL; + + if (fops != NULL) + { + pdev->pUserData = fops; + ret = USBD_OK; + } + + return ret; +} + +/** + * @brief USBD_CDC_SetTxBuffer + * @param pdev: device instance + * @param pbuff: Tx Buffer + * @retval status + */ +uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev, + uint8_t *pbuff, + uint16_t length) +{ + USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData; + + hcdc->TxBuffer = pbuff; + hcdc->TxLength = length; + + return USBD_OK; +} + + +/** + * @brief USBD_CDC_SetRxBuffer + * @param pdev: device instance + * @param pbuff: Rx Buffer + * @retval status + */ +uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, + uint8_t *pbuff) +{ + USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData; + + hcdc->RxBuffer = pbuff; + + return USBD_OK; +} + +/** + * @brief USBD_CDC_TransmitPacket + * Transmit packet on IN endpoint + * @param pdev: device instance + * @retval status + */ +uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev) +{ + USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData; + + if (pdev->pClassData != NULL) + { + if (hcdc->TxState == 0U) + { + /* Tx Transfer in progress */ + hcdc->TxState = 1U; + + /* Update the packet total length */ + pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength; + + /* Transmit next packet */ + USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, + (uint16_t)hcdc->TxLength); + + return USBD_OK; + } + else + { + return USBD_BUSY; + } + } + else + { + return USBD_FAIL; + } +} + + +/** + * @brief USBD_CDC_ReceivePacket + * prepare OUT Endpoint for reception + * @param pdev: device instance + * @retval status + */ +uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev) +{ + USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData; + + /* Suspend or Resume USB Out process */ + if (pdev->pClassData != NULL) + { + if (pdev->dev_speed == USBD_SPEED_HIGH) + { + /* Prepare Out endpoint to receive next packet */ + USBD_LL_PrepareReceive(pdev, + CDC_OUT_EP, + hcdc->RxBuffer, + CDC_DATA_HS_OUT_PACKET_SIZE); + } + else + { + /* Prepare Out endpoint to receive next packet */ + USBD_LL_PrepareReceive(pdev, + CDC_OUT_EP, + hcdc->RxBuffer, + CDC_DATA_FS_OUT_PACKET_SIZE); + } + return USBD_OK; + } + else + { + return USBD_FAIL; + } +} +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc_if_template.c b/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc_if_template.c new file mode 100644 index 0000000..9ebf8fb --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Src/usbd_cdc_if_template.c @@ -0,0 +1,223 @@ +/** + ****************************************************************************** + * @file usbd_cdc_if_template.c + * @author MCD Application Team + * @brief Generic media access Layer. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* BSPDependencies +- "stm32xxxxx_{eval}{discovery}{nucleo_144}.c" +- "stm32xxxxx_{eval}{discovery}_io.c" +EndBSPDependencies */ + +/* Includes ------------------------------------------------------------------*/ +#include "usbd_cdc_if_template.h" + +/** @addtogroup STM32_USB_DEVICE_LIBRARY + * @{ + */ + + +/** @defgroup USBD_CDC + * @brief usbd core module + * @{ + */ + +/** @defgroup USBD_CDC_Private_TypesDefinitions + * @{ + */ +/** + * @} + */ + + +/** @defgroup USBD_CDC_Private_Defines + * @{ + */ +/** + * @} + */ + + +/** @defgroup USBD_CDC_Private_Macros + * @{ + */ + +/** + * @} + */ + + +/** @defgroup USBD_CDC_Private_FunctionPrototypes + * @{ + */ + +static int8_t TEMPLATE_Init(void); +static int8_t TEMPLATE_DeInit(void); +static int8_t TEMPLATE_Control(uint8_t cmd, uint8_t *pbuf, uint16_t length); +static int8_t TEMPLATE_Receive(uint8_t *pbuf, uint32_t *Len); + +USBD_CDC_ItfTypeDef USBD_CDC_Template_fops = +{ + TEMPLATE_Init, + TEMPLATE_DeInit, + TEMPLATE_Control, + TEMPLATE_Receive +}; + +USBD_CDC_LineCodingTypeDef linecoding = +{ + 115200, /* baud rate*/ + 0x00, /* stop bits-1*/ + 0x00, /* parity - none*/ + 0x08 /* nb. of bits 8*/ +}; + +/* Private functions ---------------------------------------------------------*/ + +/** + * @brief TEMPLATE_Init + * Initializes the CDC media low layer + * @param None + * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL + */ +static int8_t TEMPLATE_Init(void) +{ + /* + Add your initialization code here + */ + return (0); +} + +/** + * @brief TEMPLATE_DeInit + * DeInitializes the CDC media low layer + * @param None + * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL + */ +static int8_t TEMPLATE_DeInit(void) +{ + /* + Add your deinitialization code here + */ + return (0); +} + + +/** + * @brief TEMPLATE_Control + * Manage the CDC class requests + * @param Cmd: Command code + * @param Buf: Buffer containing command data (request parameters) + * @param Len: Number of data to be sent (in bytes) + * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL + */ +static int8_t TEMPLATE_Control(uint8_t cmd, uint8_t *pbuf, uint16_t length) +{ + switch (cmd) + { + case CDC_SEND_ENCAPSULATED_COMMAND: + /* Add your code here */ + break; + + case CDC_GET_ENCAPSULATED_RESPONSE: + /* Add your code here */ + break; + + case CDC_SET_COMM_FEATURE: + /* Add your code here */ + break; + + case CDC_GET_COMM_FEATURE: + /* Add your code here */ + break; + + case CDC_CLEAR_COMM_FEATURE: + /* Add your code here */ + break; + + case CDC_SET_LINE_CODING: + linecoding.bitrate = (uint32_t)(pbuf[0] | (pbuf[1] << 8) | \ + (pbuf[2] << 16) | (pbuf[3] << 24)); + linecoding.format = pbuf[4]; + linecoding.paritytype = pbuf[5]; + linecoding.datatype = pbuf[6]; + + /* Add your code here */ + break; + + case CDC_GET_LINE_CODING: + pbuf[0] = (uint8_t)(linecoding.bitrate); + pbuf[1] = (uint8_t)(linecoding.bitrate >> 8); + pbuf[2] = (uint8_t)(linecoding.bitrate >> 16); + pbuf[3] = (uint8_t)(linecoding.bitrate >> 24); + pbuf[4] = linecoding.format; + pbuf[5] = linecoding.paritytype; + pbuf[6] = linecoding.datatype; + + /* Add your code here */ + break; + + case CDC_SET_CONTROL_LINE_STATE: + /* Add your code here */ + break; + + case CDC_SEND_BREAK: + /* Add your code here */ + break; + + default: + break; + } + + return (0); +} + +/** + * @brief TEMPLATE_Receive + * Data received over USB OUT endpoint are sent over CDC interface + * through this function. + * + * @note + * This function will issue a NAK packet on any OUT packet received on + * USB endpoint untill exiting this function. If you exit this function + * before transfer is complete on CDC interface (ie. using DMA controller) + * it will result in receiving more data while previous ones are still + * not sent. + * + * @param Buf: Buffer of data to be received + * @param Len: Number of data received (in bytes) + * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL + */ +static int8_t TEMPLATE_Receive(uint8_t *Buf, uint32_t *Len) +{ + + return (0); +} + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_conf_template.h b/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_conf_template.h new file mode 100644 index 0000000..e47c41c --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_conf_template.h @@ -0,0 +1,162 @@ +/** + ****************************************************************************** + * @file usbd_conf_template.h + * @author MCD Application Team + * @brief Header file for the usbd_conf_template.c file + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __USBD_CONF_TEMPLATE_H +#define __USBD_CONF_TEMPLATE_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stm32fxxx.h" /* replace 'stm32xxx' with your HAL driver header filename, ex: stm32f4xx.h */ +#include +#include +#include + +/** @addtogroup STM32_USB_DEVICE_LIBRARY + * @{ + */ + +/** @defgroup USBD_CONF + * @brief USB device low level driver configuration file + * @{ + */ + +/** @defgroup USBD_CONF_Exported_Defines + * @{ + */ + +#define USBD_MAX_NUM_INTERFACES 1U +#define USBD_MAX_NUM_CONFIGURATION 1U +#define USBD_MAX_STR_DESC_SIZ 0x100U +#define USBD_SUPPORT_USER_STRING_DESC 0U +#define USBD_SELF_POWERED 1U +#define USBD_DEBUG_LEVEL 2U + +/* MSC Class Config */ +#define MSC_MEDIA_PACKET 8192U + +/* CDC Class Config */ +#define USBD_CDC_INTERVAL 2000U + +/* DFU Class Config */ +#define USBD_DFU_MAX_ITF_NUM 1U +#define USBD_DFU_XFERS_IZE 1024U + +/* AUDIO Class Config */ +#define USBD_AUDIO_FREQ 22100U + +/** @defgroup USBD_Exported_Macros + * @{ + */ + +/* Memory management macros */ +#define USBD_malloc malloc +#define USBD_free free +#define USBD_memset memset +#define USBD_memcpy memcpy + +/* DEBUG macros */ +#if (USBD_DEBUG_LEVEL > 0U) +#define USBD_UsrLog(...) do { \ + printf(__VA_ARGS__); \ + printf("\n"); \ +} while (0) +#else +#define USBD_UsrLog(...) do {} while (0) +#endif + +#if (USBD_DEBUG_LEVEL > 1U) + +#define USBD_ErrLog(...) do { \ + printf("ERROR: ") ; \ + printf(__VA_ARGS__); \ + printf("\n"); \ +} while (0) +#else +#define USBD_ErrLog(...) do {} while (0) +#endif + +#if (USBD_DEBUG_LEVEL > 2U) +#define USBD_DbgLog(...) do { \ + printf("DEBUG : ") ; \ + printf(__VA_ARGS__); \ + printf("\n"); \ +} while (0) +#else +#define USBD_DbgLog(...) do {} while (0) +#endif + +/** + * @} + */ + + + +/** + * @} + */ + + +/** @defgroup USBD_CONF_Exported_Types + * @{ + */ +/** + * @} + */ + + +/** @defgroup USBD_CONF_Exported_Macros + * @{ + */ +/** + * @} + */ + +/** @defgroup USBD_CONF_Exported_Variables + * @{ + */ +/** + * @} + */ + +/** @defgroup USBD_CONF_Exported_FunctionsPrototype + * @{ + */ +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USBD_CONF_TEMPLATE_H */ + + +/** + * @} + */ + +/** + * @} + */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_core.h b/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_core.h new file mode 100644 index 0000000..2392815 --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_core.h @@ -0,0 +1,161 @@ +/** + ****************************************************************************** + * @file usbd_core.h + * @author MCD Application Team + * @brief Header file for usbd_core.c file + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __USBD_CORE_H +#define __USBD_CORE_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "usbd_conf.h" +#include "usbd_def.h" +#include "usbd_ioreq.h" +#include "usbd_ctlreq.h" + +/** @addtogroup STM32_USB_DEVICE_LIBRARY + * @{ + */ + +/** @defgroup USBD_CORE + * @brief This file is the Header file for usbd_core.c file + * @{ + */ + + +/** @defgroup USBD_CORE_Exported_Defines + * @{ + */ +#ifndef USBD_DEBUG_LEVEL +#define USBD_DEBUG_LEVEL 0U +#endif /* USBD_DEBUG_LEVEL */ +/** + * @} + */ + + +/** @defgroup USBD_CORE_Exported_TypesDefinitions + * @{ + */ + + +/** + * @} + */ + + + +/** @defgroup USBD_CORE_Exported_Macros + * @{ + */ + +/** + * @} + */ + +/** @defgroup USBD_CORE_Exported_Variables + * @{ + */ +#define USBD_SOF USBD_LL_SOF +/** + * @} + */ + +/** @defgroup USBD_CORE_Exported_FunctionsPrototype + * @{ + */ +USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id); +USBD_StatusTypeDef USBD_DeInit(USBD_HandleTypeDef *pdev); +USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev); +USBD_StatusTypeDef USBD_Stop(USBD_HandleTypeDef *pdev); +USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass); + +USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev); +USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx); +USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx); + +USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup); +USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev, uint8_t epnum, uint8_t *pdata); +USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum, uint8_t *pdata); + +USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev); +USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev, USBD_SpeedTypeDef speed); +USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev); +USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev); + +USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev); +USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum); +USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum); + +USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev); +USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev); + +/* USBD Low Level Driver */ +USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev); +USBD_StatusTypeDef USBD_LL_DeInit(USBD_HandleTypeDef *pdev); +USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev); +USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev); +USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, + uint8_t ep_addr, + uint8_t ep_type, + uint16_t ep_mps); + +USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr); +USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr); +USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr); +USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr); +uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr); +USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr); +USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, + uint8_t ep_addr, + uint8_t *pbuf, + uint16_t size); + +USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, + uint8_t ep_addr, + uint8_t *pbuf, + uint16_t size); + +uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr); +void USBD_LL_Delay(uint32_t Delay); + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USBD_CORE_H */ + +/** + * @} + */ + +/** +* @} +*/ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + + + diff --git a/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h b/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h new file mode 100644 index 0000000..047fe2e --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ctlreq.h @@ -0,0 +1,105 @@ +/** + ****************************************************************************** + * @file usbd_req.h + * @author MCD Application Team + * @brief Header file for the usbd_req.c file + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __USB_REQUEST_H +#define __USB_REQUEST_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "usbd_def.h" + + +/** @addtogroup STM32_USB_DEVICE_LIBRARY + * @{ + */ + +/** @defgroup USBD_REQ + * @brief header file for the usbd_req.c file + * @{ + */ + +/** @defgroup USBD_REQ_Exported_Defines + * @{ + */ +/** + * @} + */ + + +/** @defgroup USBD_REQ_Exported_Types + * @{ + */ +/** + * @} + */ + + + +/** @defgroup USBD_REQ_Exported_Macros + * @{ + */ +/** + * @} + */ + +/** @defgroup USBD_REQ_Exported_Variables + * @{ + */ +/** + * @} + */ + +/** @defgroup USBD_REQ_Exported_FunctionsPrototype + * @{ + */ + +USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req); +USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req); +USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req); + + +void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req); + +void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata); + +void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len); +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USB_REQUEST_H */ + +/** + * @} + */ + +/** +* @} +*/ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h b/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h new file mode 100644 index 0000000..a805e8b --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_def.h @@ -0,0 +1,348 @@ +/** + ****************************************************************************** + * @file usbd_def.h + * @author MCD Application Team + * @brief General defines for the usb device library + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __USBD_DEF_H +#define __USBD_DEF_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "usbd_conf.h" + +/** @addtogroup STM32_USBD_DEVICE_LIBRARY + * @{ + */ + +/** @defgroup USB_DEF + * @brief general defines for the usb device library file + * @{ + */ + +/** @defgroup USB_DEF_Exported_Defines + * @{ + */ + +#ifndef NULL +#define NULL 0U +#endif /* NULL */ + +#ifndef USBD_MAX_NUM_INTERFACES +#define USBD_MAX_NUM_INTERFACES 1U +#endif /* USBD_MAX_NUM_CONFIGURATION */ + +#ifndef USBD_MAX_NUM_CONFIGURATION +#define USBD_MAX_NUM_CONFIGURATION 1U +#endif /* USBD_MAX_NUM_CONFIGURATION */ + +#ifndef USBD_LPM_ENABLED +#define USBD_LPM_ENABLED 0U +#endif /* USBD_LPM_ENABLED */ + +#ifndef USBD_SELF_POWERED +#define USBD_SELF_POWERED 1U +#endif /*USBD_SELF_POWERED */ + +#ifndef USBD_SUPPORT_USER_STRING_DESC +#define USBD_SUPPORT_USER_STRING_DESC 0U +#endif /* USBD_SUPPORT_USER_STRING_DESC */ + +#define USB_LEN_DEV_QUALIFIER_DESC 0x0AU +#define USB_LEN_DEV_DESC 0x12U +#define USB_LEN_CFG_DESC 0x09U +#define USB_LEN_IF_DESC 0x09U +#define USB_LEN_EP_DESC 0x07U +#define USB_LEN_OTG_DESC 0x03U +#define USB_LEN_LANGID_STR_DESC 0x04U +#define USB_LEN_OTHER_SPEED_DESC_SIZ 0x09U + +#define USBD_IDX_LANGID_STR 0x00U +#define USBD_IDX_MFC_STR 0x01U +#define USBD_IDX_PRODUCT_STR 0x02U +#define USBD_IDX_SERIAL_STR 0x03U +#define USBD_IDX_CONFIG_STR 0x04U +#define USBD_IDX_INTERFACE_STR 0x05U + +#define USB_REQ_TYPE_STANDARD 0x00U +#define USB_REQ_TYPE_CLASS 0x20U +#define USB_REQ_TYPE_VENDOR 0x40U +#define USB_REQ_TYPE_MASK 0x60U + +#define USB_REQ_RECIPIENT_DEVICE 0x00U +#define USB_REQ_RECIPIENT_INTERFACE 0x01U +#define USB_REQ_RECIPIENT_ENDPOINT 0x02U +#define USB_REQ_RECIPIENT_MASK 0x03U + +#define USB_REQ_GET_STATUS 0x00U +#define USB_REQ_CLEAR_FEATURE 0x01U +#define USB_REQ_SET_FEATURE 0x03U +#define USB_REQ_SET_ADDRESS 0x05U +#define USB_REQ_GET_DESCRIPTOR 0x06U +#define USB_REQ_SET_DESCRIPTOR 0x07U +#define USB_REQ_GET_CONFIGURATION 0x08U +#define USB_REQ_SET_CONFIGURATION 0x09U +#define USB_REQ_GET_INTERFACE 0x0AU +#define USB_REQ_SET_INTERFACE 0x0BU +#define USB_REQ_SYNCH_FRAME 0x0CU + +#define USB_DESC_TYPE_DEVICE 0x01U +#define USB_DESC_TYPE_CONFIGURATION 0x02U +#define USB_DESC_TYPE_STRING 0x03U +#define USB_DESC_TYPE_INTERFACE 0x04U +#define USB_DESC_TYPE_ENDPOINT 0x05U +#define USB_DESC_TYPE_DEVICE_QUALIFIER 0x06U +#define USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION 0x07U +#define USB_DESC_TYPE_BOS 0x0FU + +#define USB_CONFIG_REMOTE_WAKEUP 0x02U +#define USB_CONFIG_SELF_POWERED 0x01U + +#define USB_FEATURE_EP_HALT 0x00U +#define USB_FEATURE_REMOTE_WAKEUP 0x01U +#define USB_FEATURE_TEST_MODE 0x02U + +#define USB_DEVICE_CAPABITY_TYPE 0x10U + +#define USB_HS_MAX_PACKET_SIZE 512U +#define USB_FS_MAX_PACKET_SIZE 64U +#define USB_MAX_EP0_SIZE 64U + +/* Device Status */ +#define USBD_STATE_DEFAULT 0x01U +#define USBD_STATE_ADDRESSED 0x02U +#define USBD_STATE_CONFIGURED 0x03U +#define USBD_STATE_SUSPENDED 0x04U + + +/* EP0 State */ +#define USBD_EP0_IDLE 0x00U +#define USBD_EP0_SETUP 0x01U +#define USBD_EP0_DATA_IN 0x02U +#define USBD_EP0_DATA_OUT 0x03U +#define USBD_EP0_STATUS_IN 0x04U +#define USBD_EP0_STATUS_OUT 0x05U +#define USBD_EP0_STALL 0x06U + +#define USBD_EP_TYPE_CTRL 0x00U +#define USBD_EP_TYPE_ISOC 0x01U +#define USBD_EP_TYPE_BULK 0x02U +#define USBD_EP_TYPE_INTR 0x03U + + +/** + * @} + */ + + +/** @defgroup USBD_DEF_Exported_TypesDefinitions + * @{ + */ + +typedef struct usb_setup_req +{ + uint8_t bmRequest; + uint8_t bRequest; + uint16_t wValue; + uint16_t wIndex; + uint16_t wLength; +} USBD_SetupReqTypedef; + +struct _USBD_HandleTypeDef; + +typedef struct _Device_cb +{ + uint8_t (*Init)(struct _USBD_HandleTypeDef *pdev, uint8_t cfgidx); + uint8_t (*DeInit)(struct _USBD_HandleTypeDef *pdev, uint8_t cfgidx); + /* Control Endpoints*/ + uint8_t (*Setup)(struct _USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req); + uint8_t (*EP0_TxSent)(struct _USBD_HandleTypeDef *pdev); + uint8_t (*EP0_RxReady)(struct _USBD_HandleTypeDef *pdev); + /* Class Specific Endpoints*/ + uint8_t (*DataIn)(struct _USBD_HandleTypeDef *pdev, uint8_t epnum); + uint8_t (*DataOut)(struct _USBD_HandleTypeDef *pdev, uint8_t epnum); + uint8_t (*SOF)(struct _USBD_HandleTypeDef *pdev); + uint8_t (*IsoINIncomplete)(struct _USBD_HandleTypeDef *pdev, uint8_t epnum); + uint8_t (*IsoOUTIncomplete)(struct _USBD_HandleTypeDef *pdev, uint8_t epnum); + + uint8_t *(*GetHSConfigDescriptor)(uint16_t *length); + uint8_t *(*GetFSConfigDescriptor)(uint16_t *length); + uint8_t *(*GetOtherSpeedConfigDescriptor)(uint16_t *length); + uint8_t *(*GetDeviceQualifierDescriptor)(uint16_t *length); +#if (USBD_SUPPORT_USER_STRING_DESC == 1U) + uint8_t *(*GetUsrStrDescriptor)(struct _USBD_HandleTypeDef *pdev, uint8_t index, uint16_t *length); +#endif + +} USBD_ClassTypeDef; + +/* Following USB Device Speed */ +typedef enum +{ + USBD_SPEED_HIGH = 0U, + USBD_SPEED_FULL = 1U, + USBD_SPEED_LOW = 2U, +} USBD_SpeedTypeDef; + +/* Following USB Device status */ +typedef enum +{ + USBD_OK = 0U, + USBD_BUSY, + USBD_FAIL, +} USBD_StatusTypeDef; + +/* USB Device descriptors structure */ +typedef struct +{ + uint8_t *(*GetDeviceDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length); + uint8_t *(*GetLangIDStrDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length); + uint8_t *(*GetManufacturerStrDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length); + uint8_t *(*GetProductStrDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length); + uint8_t *(*GetSerialStrDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length); + uint8_t *(*GetConfigurationStrDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length); + uint8_t *(*GetInterfaceStrDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length); +#if (USBD_LPM_ENABLED == 1U) + uint8_t *(*GetBOSDescriptor)(USBD_SpeedTypeDef speed, uint16_t *length); +#endif +} USBD_DescriptorsTypeDef; + +/* USB Device handle structure */ +typedef struct +{ + uint32_t status; + uint32_t is_used; + uint32_t total_length; + uint32_t rem_length; + uint32_t maxpacket; +} USBD_EndpointTypeDef; + +/* USB Device handle structure */ +typedef struct _USBD_HandleTypeDef +{ + uint8_t id; + uint32_t dev_config; + uint32_t dev_default_config; + uint32_t dev_config_status; + USBD_SpeedTypeDef dev_speed; + USBD_EndpointTypeDef ep_in[16]; + USBD_EndpointTypeDef ep_out[16]; + uint32_t ep0_state; + uint32_t ep0_data_len; + uint8_t dev_state; + uint8_t dev_old_state; + uint8_t dev_address; + uint8_t dev_connection_status; + uint8_t dev_test_mode; + uint32_t dev_remote_wakeup; + + USBD_SetupReqTypedef request; + USBD_DescriptorsTypeDef *pDesc; + USBD_ClassTypeDef *pClass; + void *pClassData; + void *pUserData; + void *pData; +} USBD_HandleTypeDef; + +/** + * @} + */ + + + +/** @defgroup USBD_DEF_Exported_Macros + * @{ + */ +#define SWAPBYTE(addr) (((uint16_t)(*((uint8_t *)(addr)))) + \ + (((uint16_t)(*(((uint8_t *)(addr)) + 1U))) << 8U)) + +#define LOBYTE(x) ((uint8_t)((x) & 0x00FFU)) +#define HIBYTE(x) ((uint8_t)(((x) & 0xFF00U) >> 8U)) +#define MIN(a, b) (((a) < (b)) ? (a) : (b)) +#define MAX(a, b) (((a) > (b)) ? (a) : (b)) + + +#if defined ( __GNUC__ ) +#ifndef __weak +#define __weak __attribute__((weak)) +#endif /* __weak */ +#ifndef __packed +#define __packed __attribute__((__packed__)) +#endif /* __packed */ +#endif /* __GNUC__ */ + + +/* In HS mode and when the DMA is used, all variables and data structures dealing + with the DMA during the transaction process should be 4-bytes aligned */ + +#if defined ( __GNUC__ ) && !defined (__CC_ARM) /* GNU Compiler */ +#ifndef __ALIGN_END +#define __ALIGN_END __attribute__ ((aligned (4U))) +#endif /* __ALIGN_END */ +#ifndef __ALIGN_BEGIN +#define __ALIGN_BEGIN +#endif /* __ALIGN_BEGIN */ +#else +#ifndef __ALIGN_END +#define __ALIGN_END +#endif /* __ALIGN_END */ +#ifndef __ALIGN_BEGIN +#if defined (__CC_ARM) /* ARM Compiler */ +#define __ALIGN_BEGIN __align(4U) +#elif defined (__ICCARM__) /* IAR Compiler */ +#define __ALIGN_BEGIN +#endif /* __CC_ARM */ +#endif /* __ALIGN_BEGIN */ +#endif /* __GNUC__ */ + + +/** + * @} + */ + +/** @defgroup USBD_DEF_Exported_Variables + * @{ + */ + +/** + * @} + */ + +/** @defgroup USBD_DEF_Exported_FunctionsPrototype + * @{ + */ + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USBD_DEF_H */ + +/** + * @} + */ + +/** +* @} +*/ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_desc_template.h b/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_desc_template.h new file mode 100644 index 0000000..35a5e63 --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_desc_template.h @@ -0,0 +1,41 @@ +/** + ****************************************************************************** + * @file usbd_desc_template.h + * @author MCD Application Team + * @brief Header for usbd_desc_template.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __USBD_DESC_TEMPLATE_H +#define __USBD_DESC_TEMPLATE_H + +/* Includes ------------------------------------------------------------------*/ +#include "usbd_def.h" + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +#define DEVICE_ID1 (0x1FFF7A10) +#define DEVICE_ID2 (0x1FFF7A14) +#define DEVICE_ID3 (0x1FFF7A18) + +#define USB_SIZ_STRING_SERIAL 0x1A + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +extern USBD_DescriptorsTypeDef XXX_Desc; /* Replace 'XXX_Desc' with your active USB device class, ex: HID_Desc */ + +#endif /* __USBD_DESC_TEMPLATE_H*/ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h b/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h new file mode 100644 index 0000000..629369e --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Core/Inc/usbd_ioreq.h @@ -0,0 +1,119 @@ +/** + ****************************************************************************** + * @file usbd_ioreq.h + * @author MCD Application Team + * @brief Header file for the usbd_ioreq.c file + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __USBD_IOREQ_H +#define __USBD_IOREQ_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "usbd_def.h" +#include "usbd_core.h" + +/** @addtogroup STM32_USB_DEVICE_LIBRARY + * @{ + */ + +/** @defgroup USBD_IOREQ + * @brief header file for the usbd_ioreq.c file + * @{ + */ + +/** @defgroup USBD_IOREQ_Exported_Defines + * @{ + */ +/** + * @} + */ + + +/** @defgroup USBD_IOREQ_Exported_Types + * @{ + */ + + +/** + * @} + */ + + + +/** @defgroup USBD_IOREQ_Exported_Macros + * @{ + */ + +/** + * @} + */ + +/** @defgroup USBD_IOREQ_Exported_Variables + * @{ + */ + +/** + * @} + */ + +/** @defgroup USBD_IOREQ_Exported_FunctionsPrototype + * @{ + */ + +USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev, + uint8_t *pbuf, + uint16_t len); + +USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev, + uint8_t *pbuf, + uint16_t len); + +USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev, + uint8_t *pbuf, + uint16_t len); + +USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev, + uint8_t *pbuf, + uint16_t len); + +USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev); + +USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev); + +uint32_t USBD_GetRxCount(USBD_HandleTypeDef *pdev, uint8_t ep_addr); + +/** + * @} + */ + +#ifdef __cplusplus +} +#endif + +#endif /* __USBD_IOREQ_H */ + +/** + * @} + */ + +/** +* @} +*/ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_conf_template.c b/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_conf_template.c new file mode 100644 index 0000000..dbc75d8 --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_conf_template.c @@ -0,0 +1,201 @@ +/** + ****************************************************************************** + * @file usbd_conf_template.c + * @author MCD Application Team + * @brief USB Device configuration and interface file + * This template should be copied to the user folder, + * renamed and customized following user needs. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "usbd_core.h" +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/** + * @brief Initializes the Low Level portion of the Device driver. + * @param pdev: Device handle + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev) +{ + return USBD_OK; +} + +/** + * @brief De-Initializes the Low Level portion of the Device driver. + * @param pdev: Device handle + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_LL_DeInit(USBD_HandleTypeDef *pdev) +{ + return USBD_OK; +} + +/** + * @brief Starts the Low Level portion of the Device driver. + * @param pdev: Device handle + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev) +{ + return USBD_OK; +} + +/** + * @brief Stops the Low Level portion of the Device driver. + * @param pdev: Device handle + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev) +{ + return USBD_OK; +} + +/** + * @brief Opens an endpoint of the Low Level Driver. + * @param pdev: Device handle + * @param ep_addr: Endpoint Number + * @param ep_type: Endpoint Type + * @param ep_mps: Endpoint Max Packet Size + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, + uint8_t ep_type, uint16_t ep_mps) +{ + return USBD_OK; +} + +/** + * @brief Closes an endpoint of the Low Level Driver. + * @param pdev: Device handle + * @param ep_addr: Endpoint Number + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr) +{ + return USBD_OK; +} + +/** + * @brief Flushes an endpoint of the Low Level Driver. + * @param pdev: Device handle + * @param ep_addr: Endpoint Number + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr) +{ + return USBD_OK; +} + +/** + * @brief Sets a Stall condition on an endpoint of the Low Level Driver. + * @param pdev: Device handle + * @param ep_addr: Endpoint Number + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr) +{ + return USBD_OK; +} + +/** + * @brief Clears a Stall condition on an endpoint of the Low Level Driver. + * @param pdev: Device handle + * @param ep_addr: Endpoint Number + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, + uint8_t ep_addr) +{ + return USBD_OK; +} + +/** + * @brief Returns Stall condition. + * @param pdev: Device handle + * @param ep_addr: Endpoint Number + * @retval Stall (1: Yes, 0: No) + */ +uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr) +{ + return 0; +} + +/** + * @brief Assigns a USB address to the device. + * @param pdev: Device handle + * @param ep_addr: Endpoint Number + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, + uint8_t dev_addr) +{ + return USBD_OK; +} + +/** + * @brief Transmits data over an endpoint. + * @param pdev: Device handle + * @param ep_addr: Endpoint Number + * @param pbuf: Pointer to data to be sent + * @param size: Data size + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, + uint8_t *pbuf, uint16_t size) +{ + return USBD_OK; +} + +/** + * @brief Prepares an endpoint for reception. + * @param pdev: Device handle + * @param ep_addr: Endpoint Number + * @param pbuf: Pointer to data to be received + * @param size: Data size + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, + uint8_t ep_addr, uint8_t *pbuf, + uint16_t size) +{ + return USBD_OK; +} + +/** + * @brief Returns the last transferred packet size. + * @param pdev: Device handle + * @param ep_addr: Endpoint Number + * @retval Recived Data Size + */ +uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr) +{ + return 0U; +} + +/** + * @brief Delays routine for the USB Device Library. + * @param Delay: Delay in ms + * @retval None + */ +void USBD_LL_Delay(uint32_t Delay) +{ +} +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_core.c b/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_core.c new file mode 100644 index 0000000..ca87977 --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_core.c @@ -0,0 +1,611 @@ +/** + ****************************************************************************** + * @file usbd_core.c + * @author MCD Application Team + * @brief This file provides all the USBD core functions. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "usbd_core.h" + +/** @addtogroup STM32_USBD_DEVICE_LIBRARY +* @{ +*/ + + +/** @defgroup USBD_CORE +* @brief usbd core module +* @{ +*/ + +/** @defgroup USBD_CORE_Private_TypesDefinitions +* @{ +*/ + +/** +* @} +*/ + + +/** @defgroup USBD_CORE_Private_Defines +* @{ +*/ + +/** +* @} +*/ + + +/** @defgroup USBD_CORE_Private_Macros +* @{ +*/ + +/** +* @} +*/ + + +/** @defgroup USBD_CORE_Private_FunctionPrototypes +* @{ +*/ + +/** +* @} +*/ + +/** @defgroup USBD_CORE_Private_Variables +* @{ +*/ + +/** +* @} +*/ + + +/** @defgroup USBD_CORE_Private_Functions +* @{ +*/ + +/** +* @brief USBD_Init +* Initializes the device stack and load the class driver +* @param pdev: device instance +* @param pdesc: Descriptor structure address +* @param id: Low level core index +* @retval None +*/ +USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, + USBD_DescriptorsTypeDef *pdesc, uint8_t id) +{ + /* Check whether the USB Host handle is valid */ + if (pdev == NULL) + { +#if (USBD_DEBUG_LEVEL > 1U) + USBD_ErrLog("Invalid Device handle"); +#endif + return USBD_FAIL; + } + + /* Unlink previous class*/ + if (pdev->pClass != NULL) + { + pdev->pClass = NULL; + } + + /* Assign USBD Descriptors */ + if (pdesc != NULL) + { + pdev->pDesc = pdesc; + } + + /* Set Device initial State */ + pdev->dev_state = USBD_STATE_DEFAULT; + pdev->id = id; + /* Initialize low level driver */ + USBD_LL_Init(pdev); + + return USBD_OK; +} + +/** +* @brief USBD_DeInit +* Re-Initialize th device library +* @param pdev: device instance +* @retval status: status +*/ +USBD_StatusTypeDef USBD_DeInit(USBD_HandleTypeDef *pdev) +{ + /* Set Default State */ + pdev->dev_state = USBD_STATE_DEFAULT; + + /* Free Class Resources */ + pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config); + + /* Stop the low level driver */ + USBD_LL_Stop(pdev); + + /* Initialize low level driver */ + USBD_LL_DeInit(pdev); + + return USBD_OK; +} + +/** + * @brief USBD_RegisterClass + * Link class driver to Device Core. + * @param pDevice : Device Handle + * @param pclass: Class handle + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass) +{ + USBD_StatusTypeDef status = USBD_OK; + if (pclass != NULL) + { + /* link the class to the USB Device handle */ + pdev->pClass = pclass; + status = USBD_OK; + } + else + { +#if (USBD_DEBUG_LEVEL > 1U) + USBD_ErrLog("Invalid Class handle"); +#endif + status = USBD_FAIL; + } + + return status; +} + +/** + * @brief USBD_Start + * Start the USB Device Core. + * @param pdev: Device Handle + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev) +{ + /* Start the low level driver */ + USBD_LL_Start(pdev); + + return USBD_OK; +} + +/** + * @brief USBD_Stop + * Stop the USB Device Core. + * @param pdev: Device Handle + * @retval USBD Status + */ +USBD_StatusTypeDef USBD_Stop(USBD_HandleTypeDef *pdev) +{ + /* Free Class Resources */ + pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config); + + /* Stop the low level driver */ + USBD_LL_Stop(pdev); + + return USBD_OK; +} + +/** +* @brief USBD_RunTestMode +* Launch test mode process +* @param pdev: device instance +* @retval status +*/ +USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev) +{ + /* Prevent unused argument compilation warning */ + UNUSED(pdev); + + return USBD_OK; +} + +/** +* @brief USBD_SetClassConfig +* Configure device and start the interface +* @param pdev: device instance +* @param cfgidx: configuration index +* @retval status +*/ + +USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx) +{ + USBD_StatusTypeDef ret = USBD_FAIL; + + if (pdev->pClass != NULL) + { + /* Set configuration and Start the Class*/ + if (pdev->pClass->Init(pdev, cfgidx) == 0U) + { + ret = USBD_OK; + } + } + + return ret; +} + +/** +* @brief USBD_ClrClassConfig +* Clear current configuration +* @param pdev: device instance +* @param cfgidx: configuration index +* @retval status: USBD_StatusTypeDef +*/ +USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx) +{ + /* Clear configuration and De-initialize the Class process*/ + pdev->pClass->DeInit(pdev, cfgidx); + + return USBD_OK; +} + + +/** +* @brief USBD_SetupStage +* Handle the setup stage +* @param pdev: device instance +* @retval status +*/ +USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup) +{ + USBD_ParseSetupRequest(&pdev->request, psetup); + + pdev->ep0_state = USBD_EP0_SETUP; + + pdev->ep0_data_len = pdev->request.wLength; + + switch (pdev->request.bmRequest & 0x1FU) + { + case USB_REQ_RECIPIENT_DEVICE: + USBD_StdDevReq(pdev, &pdev->request); + break; + + case USB_REQ_RECIPIENT_INTERFACE: + USBD_StdItfReq(pdev, &pdev->request); + break; + + case USB_REQ_RECIPIENT_ENDPOINT: + USBD_StdEPReq(pdev, &pdev->request); + break; + + default: + USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U)); + break; + } + + return USBD_OK; +} + +/** +* @brief USBD_DataOutStage +* Handle data OUT stage +* @param pdev: device instance +* @param epnum: endpoint index +* @retval status +*/ +USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev, + uint8_t epnum, uint8_t *pdata) +{ + USBD_EndpointTypeDef *pep; + + if (epnum == 0U) + { + pep = &pdev->ep_out[0]; + + if (pdev->ep0_state == USBD_EP0_DATA_OUT) + { + if (pep->rem_length > pep->maxpacket) + { + pep->rem_length -= pep->maxpacket; + + USBD_CtlContinueRx(pdev, pdata, + (uint16_t)MIN(pep->rem_length, pep->maxpacket)); + } + else + { + if ((pdev->pClass->EP0_RxReady != NULL) && + (pdev->dev_state == USBD_STATE_CONFIGURED)) + { + pdev->pClass->EP0_RxReady(pdev); + } + USBD_CtlSendStatus(pdev); + } + } + else + { + if (pdev->ep0_state == USBD_EP0_STATUS_OUT) + { + /* + * STATUS PHASE completed, update ep0_state to idle + */ + pdev->ep0_state = USBD_EP0_IDLE; + USBD_LL_StallEP(pdev, 0U); + } + } + } + else if ((pdev->pClass->DataOut != NULL) && + (pdev->dev_state == USBD_STATE_CONFIGURED)) + { + pdev->pClass->DataOut(pdev, epnum); + } + else + { + /* should never be in this condition */ + return USBD_FAIL; + } + + return USBD_OK; +} + +/** +* @brief USBD_DataInStage +* Handle data in stage +* @param pdev: device instance +* @param epnum: endpoint index +* @retval status +*/ +USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, + uint8_t epnum, uint8_t *pdata) +{ + USBD_EndpointTypeDef *pep; + + if (epnum == 0U) + { + pep = &pdev->ep_in[0]; + + if (pdev->ep0_state == USBD_EP0_DATA_IN) + { + if (pep->rem_length > pep->maxpacket) + { + pep->rem_length -= pep->maxpacket; + + USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length); + + /* Prepare endpoint for premature end of transfer */ + USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U); + } + else + { + /* last packet is MPS multiple, so send ZLP packet */ + if ((pep->total_length % pep->maxpacket == 0U) && + (pep->total_length >= pep->maxpacket) && + (pep->total_length < pdev->ep0_data_len)) + { + USBD_CtlContinueSendData(pdev, NULL, 0U); + pdev->ep0_data_len = 0U; + + /* Prepare endpoint for premature end of transfer */ + USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U); + } + else + { + if ((pdev->pClass->EP0_TxSent != NULL) && + (pdev->dev_state == USBD_STATE_CONFIGURED)) + { + pdev->pClass->EP0_TxSent(pdev); + } + USBD_LL_StallEP(pdev, 0x80U); + USBD_CtlReceiveStatus(pdev); + } + } + } + else + { + if ((pdev->ep0_state == USBD_EP0_STATUS_IN) || + (pdev->ep0_state == USBD_EP0_IDLE)) + { + USBD_LL_StallEP(pdev, 0x80U); + } + } + + if (pdev->dev_test_mode == 1U) + { + USBD_RunTestMode(pdev); + pdev->dev_test_mode = 0U; + } + } + else if ((pdev->pClass->DataIn != NULL) && + (pdev->dev_state == USBD_STATE_CONFIGURED)) + { + pdev->pClass->DataIn(pdev, epnum); + } + else + { + /* should never be in this condition */ + return USBD_FAIL; + } + + return USBD_OK; +} + +/** +* @brief USBD_LL_Reset +* Handle Reset event +* @param pdev: device instance +* @retval status +*/ + +USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev) +{ + /* Open EP0 OUT */ + USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE); + pdev->ep_out[0x00U & 0xFU].is_used = 1U; + + pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE; + + /* Open EP0 IN */ + USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE); + pdev->ep_in[0x80U & 0xFU].is_used = 1U; + + pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE; + + /* Upon Reset call user call back */ + pdev->dev_state = USBD_STATE_DEFAULT; + pdev->ep0_state = USBD_EP0_IDLE; + pdev->dev_config = 0U; + pdev->dev_remote_wakeup = 0U; + + if (pdev->pClassData) + { + pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config); + } + + return USBD_OK; +} + +/** +* @brief USBD_LL_Reset +* Handle Reset event +* @param pdev: device instance +* @retval status +*/ +USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev, + USBD_SpeedTypeDef speed) +{ + pdev->dev_speed = speed; + + return USBD_OK; +} + +/** +* @brief USBD_Suspend +* Handle Suspend event +* @param pdev: device instance +* @retval status +*/ + +USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev) +{ + pdev->dev_old_state = pdev->dev_state; + pdev->dev_state = USBD_STATE_SUSPENDED; + + return USBD_OK; +} + +/** +* @brief USBD_Resume +* Handle Resume event +* @param pdev: device instance +* @retval status +*/ + +USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev) +{ + if (pdev->dev_state == USBD_STATE_SUSPENDED) + { + pdev->dev_state = pdev->dev_old_state; + } + + return USBD_OK; +} + +/** +* @brief USBD_SOF +* Handle SOF event +* @param pdev: device instance +* @retval status +*/ + +USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev) +{ + if (pdev->dev_state == USBD_STATE_CONFIGURED) + { + if (pdev->pClass->SOF != NULL) + { + pdev->pClass->SOF(pdev); + } + } + + return USBD_OK; +} + +/** +* @brief USBD_IsoINIncomplete +* Handle iso in incomplete event +* @param pdev: device instance +* @retval status +*/ +USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev, + uint8_t epnum) +{ + /* Prevent unused arguments compilation warning */ + UNUSED(pdev); + UNUSED(epnum); + + return USBD_OK; +} + +/** +* @brief USBD_IsoOUTIncomplete +* Handle iso out incomplete event +* @param pdev: device instance +* @retval status +*/ +USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev, + uint8_t epnum) +{ + /* Prevent unused arguments compilation warning */ + UNUSED(pdev); + UNUSED(epnum); + + return USBD_OK; +} + +/** +* @brief USBD_DevConnected +* Handle device connection event +* @param pdev: device instance +* @retval status +*/ +USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev) +{ + /* Prevent unused argument compilation warning */ + UNUSED(pdev); + + return USBD_OK; +} + +/** +* @brief USBD_DevDisconnected +* Handle device disconnection event +* @param pdev: device instance +* @retval status +*/ +USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev) +{ + /* Free Class Resources */ + pdev->dev_state = USBD_STATE_DEFAULT; + pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config); + + return USBD_OK; +} +/** +* @} +*/ + + +/** +* @} +*/ + + +/** +* @} +*/ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ctlreq.c b/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ctlreq.c new file mode 100644 index 0000000..4561c8d --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ctlreq.c @@ -0,0 +1,918 @@ +/** + ****************************************************************************** + * @file usbd_req.c + * @author MCD Application Team + * @brief This file provides the standard USB requests following chapter 9. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "usbd_ctlreq.h" +#include "usbd_ioreq.h" + + +/** @addtogroup STM32_USBD_STATE_DEVICE_LIBRARY + * @{ + */ + + +/** @defgroup USBD_REQ + * @brief USB standard requests module + * @{ + */ + +/** @defgroup USBD_REQ_Private_TypesDefinitions + * @{ + */ + +/** + * @} + */ + + +/** @defgroup USBD_REQ_Private_Defines + * @{ + */ + +/** + * @} + */ + + +/** @defgroup USBD_REQ_Private_Macros + * @{ + */ + +/** + * @} + */ + + +/** @defgroup USBD_REQ_Private_Variables + * @{ + */ + +/** + * @} + */ + + +/** @defgroup USBD_REQ_Private_FunctionPrototypes + * @{ + */ +static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req); + +static void USBD_SetAddress(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req); + +static void USBD_SetConfig(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req); + +static void USBD_GetConfig(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req); + +static void USBD_GetStatus(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req); + +static void USBD_SetFeature(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req); + +static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req); + +static uint8_t USBD_GetLen(uint8_t *buf); + +/** + * @} + */ + + +/** @defgroup USBD_REQ_Private_Functions + * @{ + */ + + +/** +* @brief USBD_StdDevReq +* Handle standard usb device requests +* @param pdev: device instance +* @param req: usb request +* @retval status +*/ +USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req) +{ + USBD_StatusTypeDef ret = USBD_OK; + + switch (req->bmRequest & USB_REQ_TYPE_MASK) + { + case USB_REQ_TYPE_CLASS: + case USB_REQ_TYPE_VENDOR: + pdev->pClass->Setup(pdev, req); + break; + + case USB_REQ_TYPE_STANDARD: + switch (req->bRequest) + { + case USB_REQ_GET_DESCRIPTOR: + USBD_GetDescriptor(pdev, req); + break; + + case USB_REQ_SET_ADDRESS: + USBD_SetAddress(pdev, req); + break; + + case USB_REQ_SET_CONFIGURATION: + USBD_SetConfig(pdev, req); + break; + + case USB_REQ_GET_CONFIGURATION: + USBD_GetConfig(pdev, req); + break; + + case USB_REQ_GET_STATUS: + USBD_GetStatus(pdev, req); + break; + + case USB_REQ_SET_FEATURE: + USBD_SetFeature(pdev, req); + break; + + case USB_REQ_CLEAR_FEATURE: + USBD_ClrFeature(pdev, req); + break; + + default: + USBD_CtlError(pdev, req); + break; + } + break; + + default: + USBD_CtlError(pdev, req); + break; + } + + return ret; +} + +/** +* @brief USBD_StdItfReq +* Handle standard usb interface requests +* @param pdev: device instance +* @param req: usb request +* @retval status +*/ +USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req) +{ + USBD_StatusTypeDef ret = USBD_OK; + + switch (req->bmRequest & USB_REQ_TYPE_MASK) + { + case USB_REQ_TYPE_CLASS: + case USB_REQ_TYPE_VENDOR: + case USB_REQ_TYPE_STANDARD: + switch (pdev->dev_state) + { + case USBD_STATE_DEFAULT: + case USBD_STATE_ADDRESSED: + case USBD_STATE_CONFIGURED: + + if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) + { + ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req); + + if ((req->wLength == 0U) && (ret == USBD_OK)) + { + USBD_CtlSendStatus(pdev); + } + } + else + { + USBD_CtlError(pdev, req); + } + break; + + default: + USBD_CtlError(pdev, req); + break; + } + break; + + default: + USBD_CtlError(pdev, req); + break; + } + + return USBD_OK; +} + +/** +* @brief USBD_StdEPReq +* Handle standard usb endpoint requests +* @param pdev: device instance +* @param req: usb request +* @retval status +*/ +USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req) +{ + USBD_EndpointTypeDef *pep; + uint8_t ep_addr; + USBD_StatusTypeDef ret = USBD_OK; + ep_addr = LOBYTE(req->wIndex); + + switch (req->bmRequest & USB_REQ_TYPE_MASK) + { + case USB_REQ_TYPE_CLASS: + case USB_REQ_TYPE_VENDOR: + pdev->pClass->Setup(pdev, req); + break; + + case USB_REQ_TYPE_STANDARD: + /* Check if it is a class request */ + if ((req->bmRequest & 0x60U) == 0x20U) + { + ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req); + + return ret; + } + + switch (req->bRequest) + { + case USB_REQ_SET_FEATURE: + switch (pdev->dev_state) + { + case USBD_STATE_ADDRESSED: + if ((ep_addr != 0x00U) && (ep_addr != 0x80U)) + { + USBD_LL_StallEP(pdev, ep_addr); + USBD_LL_StallEP(pdev, 0x80U); + } + else + { + USBD_CtlError(pdev, req); + } + break; + + case USBD_STATE_CONFIGURED: + if (req->wValue == USB_FEATURE_EP_HALT) + { + if ((ep_addr != 0x00U) && + (ep_addr != 0x80U) && (req->wLength == 0x00U)) + { + USBD_LL_StallEP(pdev, ep_addr); + } + } + USBD_CtlSendStatus(pdev); + + break; + + default: + USBD_CtlError(pdev, req); + break; + } + break; + + case USB_REQ_CLEAR_FEATURE: + + switch (pdev->dev_state) + { + case USBD_STATE_ADDRESSED: + if ((ep_addr != 0x00U) && (ep_addr != 0x80U)) + { + USBD_LL_StallEP(pdev, ep_addr); + USBD_LL_StallEP(pdev, 0x80U); + } + else + { + USBD_CtlError(pdev, req); + } + break; + + case USBD_STATE_CONFIGURED: + if (req->wValue == USB_FEATURE_EP_HALT) + { + if ((ep_addr & 0x7FU) != 0x00U) + { + USBD_LL_ClearStallEP(pdev, ep_addr); + } + USBD_CtlSendStatus(pdev); + } + break; + + default: + USBD_CtlError(pdev, req); + break; + } + break; + + case USB_REQ_GET_STATUS: + switch (pdev->dev_state) + { + case USBD_STATE_ADDRESSED: + if ((ep_addr != 0x00U) && (ep_addr != 0x80U)) + { + USBD_CtlError(pdev, req); + break; + } + pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \ + &pdev->ep_out[ep_addr & 0x7FU]; + + pep->status = 0x0000U; + + USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U); + break; + + case USBD_STATE_CONFIGURED: + if ((ep_addr & 0x80U) == 0x80U) + { + if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U) + { + USBD_CtlError(pdev, req); + break; + } + } + else + { + if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U) + { + USBD_CtlError(pdev, req); + break; + } + } + + pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \ + &pdev->ep_out[ep_addr & 0x7FU]; + + if ((ep_addr == 0x00U) || (ep_addr == 0x80U)) + { + pep->status = 0x0000U; + } + else if (USBD_LL_IsStallEP(pdev, ep_addr)) + { + pep->status = 0x0001U; + } + else + { + pep->status = 0x0000U; + } + + USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U); + break; + + default: + USBD_CtlError(pdev, req); + break; + } + break; + + default: + USBD_CtlError(pdev, req); + break; + } + break; + + default: + USBD_CtlError(pdev, req); + break; + } + + return ret; +} + + +/** +* @brief USBD_GetDescriptor +* Handle Get Descriptor requests +* @param pdev: device instance +* @param req: usb request +* @retval status +*/ +static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req) +{ + uint16_t len = 0U; + uint8_t *pbuf = NULL; + uint8_t err = 0U; + + switch (req->wValue >> 8) + { +#if (USBD_LPM_ENABLED == 1U) + case USB_DESC_TYPE_BOS: + if (pdev->pDesc->GetBOSDescriptor != NULL) + { + pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len); + } + else + { + USBD_CtlError(pdev, req); + err++; + } + break; +#endif + case USB_DESC_TYPE_DEVICE: + pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len); + break; + + case USB_DESC_TYPE_CONFIGURATION: + if (pdev->dev_speed == USBD_SPEED_HIGH) + { + pbuf = pdev->pClass->GetHSConfigDescriptor(&len); + pbuf[1] = USB_DESC_TYPE_CONFIGURATION; + } + else + { + pbuf = pdev->pClass->GetFSConfigDescriptor(&len); + pbuf[1] = USB_DESC_TYPE_CONFIGURATION; + } + break; + + case USB_DESC_TYPE_STRING: + switch ((uint8_t)(req->wValue)) + { + case USBD_IDX_LANGID_STR: + if (pdev->pDesc->GetLangIDStrDescriptor != NULL) + { + pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len); + } + else + { + USBD_CtlError(pdev, req); + err++; + } + break; + + case USBD_IDX_MFC_STR: + if (pdev->pDesc->GetManufacturerStrDescriptor != NULL) + { + pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len); + } + else + { + USBD_CtlError(pdev, req); + err++; + } + break; + + case USBD_IDX_PRODUCT_STR: + if (pdev->pDesc->GetProductStrDescriptor != NULL) + { + pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len); + } + else + { + USBD_CtlError(pdev, req); + err++; + } + break; + + case USBD_IDX_SERIAL_STR: + if (pdev->pDesc->GetSerialStrDescriptor != NULL) + { + pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len); + } + else + { + USBD_CtlError(pdev, req); + err++; + } + break; + + case USBD_IDX_CONFIG_STR: + if (pdev->pDesc->GetConfigurationStrDescriptor != NULL) + { + pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len); + } + else + { + USBD_CtlError(pdev, req); + err++; + } + break; + + case USBD_IDX_INTERFACE_STR: + if (pdev->pDesc->GetInterfaceStrDescriptor != NULL) + { + pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len); + } + else + { + USBD_CtlError(pdev, req); + err++; + } + break; + + default: +#if (USBD_SUPPORT_USER_STRING_DESC == 1U) + if (pdev->pClass->GetUsrStrDescriptor != NULL) + { + pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue), &len); + } + else + { + USBD_CtlError(pdev, req); + err++; + } + break; +#else + USBD_CtlError(pdev, req); + err++; +#endif + } + break; + + case USB_DESC_TYPE_DEVICE_QUALIFIER: + if (pdev->dev_speed == USBD_SPEED_HIGH) + { + pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len); + } + else + { + USBD_CtlError(pdev, req); + err++; + } + break; + + case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION: + if (pdev->dev_speed == USBD_SPEED_HIGH) + { + pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len); + pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION; + } + else + { + USBD_CtlError(pdev, req); + err++; + } + break; + + default: + USBD_CtlError(pdev, req); + err++; + break; + } + + if (err != 0U) + { + return; + } + else + { + if ((len != 0U) && (req->wLength != 0U)) + { + len = MIN(len, req->wLength); + (void)USBD_CtlSendData(pdev, pbuf, len); + } + + if (req->wLength == 0U) + { + (void)USBD_CtlSendStatus(pdev); + } + } +} + +/** +* @brief USBD_SetAddress +* Set device address +* @param pdev: device instance +* @param req: usb request +* @retval status +*/ +static void USBD_SetAddress(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req) +{ + uint8_t dev_addr; + + if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U)) + { + dev_addr = (uint8_t)(req->wValue) & 0x7FU; + + if (pdev->dev_state == USBD_STATE_CONFIGURED) + { + USBD_CtlError(pdev, req); + } + else + { + pdev->dev_address = dev_addr; + USBD_LL_SetUSBAddress(pdev, dev_addr); + USBD_CtlSendStatus(pdev); + + if (dev_addr != 0U) + { + pdev->dev_state = USBD_STATE_ADDRESSED; + } + else + { + pdev->dev_state = USBD_STATE_DEFAULT; + } + } + } + else + { + USBD_CtlError(pdev, req); + } +} + +/** +* @brief USBD_SetConfig +* Handle Set device configuration request +* @param pdev: device instance +* @param req: usb request +* @retval status +*/ +static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req) +{ + static uint8_t cfgidx; + + cfgidx = (uint8_t)(req->wValue); + + if (cfgidx > USBD_MAX_NUM_CONFIGURATION) + { + USBD_CtlError(pdev, req); + } + else + { + switch (pdev->dev_state) + { + case USBD_STATE_ADDRESSED: + if (cfgidx) + { + pdev->dev_config = cfgidx; + pdev->dev_state = USBD_STATE_CONFIGURED; + if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL) + { + USBD_CtlError(pdev, req); + return; + } + USBD_CtlSendStatus(pdev); + } + else + { + USBD_CtlSendStatus(pdev); + } + break; + + case USBD_STATE_CONFIGURED: + if (cfgidx == 0U) + { + pdev->dev_state = USBD_STATE_ADDRESSED; + pdev->dev_config = cfgidx; + USBD_ClrClassConfig(pdev, cfgidx); + USBD_CtlSendStatus(pdev); + } + else if (cfgidx != pdev->dev_config) + { + /* Clear old configuration */ + USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config); + + /* set new configuration */ + pdev->dev_config = cfgidx; + if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL) + { + USBD_CtlError(pdev, req); + return; + } + USBD_CtlSendStatus(pdev); + } + else + { + USBD_CtlSendStatus(pdev); + } + break; + + default: + USBD_CtlError(pdev, req); + USBD_ClrClassConfig(pdev, cfgidx); + break; + } + } +} + +/** +* @brief USBD_GetConfig +* Handle Get device configuration request +* @param pdev: device instance +* @param req: usb request +* @retval status +*/ +static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req) +{ + if (req->wLength != 1U) + { + USBD_CtlError(pdev, req); + } + else + { + switch (pdev->dev_state) + { + case USBD_STATE_DEFAULT: + case USBD_STATE_ADDRESSED: + pdev->dev_default_config = 0U; + USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U); + break; + + case USBD_STATE_CONFIGURED: + USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U); + break; + + default: + USBD_CtlError(pdev, req); + break; + } + } +} + +/** +* @brief USBD_GetStatus +* Handle Get Status request +* @param pdev: device instance +* @param req: usb request +* @retval status +*/ +static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req) +{ + switch (pdev->dev_state) + { + case USBD_STATE_DEFAULT: + case USBD_STATE_ADDRESSED: + case USBD_STATE_CONFIGURED: + if (req->wLength != 0x2U) + { + USBD_CtlError(pdev, req); + break; + } + +#if (USBD_SELF_POWERED == 1U) + pdev->dev_config_status = USB_CONFIG_SELF_POWERED; +#else + pdev->dev_config_status = 0U; +#endif + + if (pdev->dev_remote_wakeup) + { + pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP; + } + + USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U); + break; + + default: + USBD_CtlError(pdev, req); + break; + } +} + + +/** +* @brief USBD_SetFeature +* Handle Set device feature request +* @param pdev: device instance +* @param req: usb request +* @retval status +*/ +static void USBD_SetFeature(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req) +{ + if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) + { + pdev->dev_remote_wakeup = 1U; + USBD_CtlSendStatus(pdev); + } +} + + +/** +* @brief USBD_ClrFeature +* Handle clear device feature request +* @param pdev: device instance +* @param req: usb request +* @retval status +*/ +static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req) +{ + switch (pdev->dev_state) + { + case USBD_STATE_DEFAULT: + case USBD_STATE_ADDRESSED: + case USBD_STATE_CONFIGURED: + if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) + { + pdev->dev_remote_wakeup = 0U; + USBD_CtlSendStatus(pdev); + } + break; + + default: + USBD_CtlError(pdev, req); + break; + } +} + +/** +* @brief USBD_ParseSetupRequest +* Copy buffer into setup structure +* @param pdev: device instance +* @param req: usb request +* @retval None +*/ + +void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata) +{ + req->bmRequest = *(uint8_t *)(pdata); + req->bRequest = *(uint8_t *)(pdata + 1U); + req->wValue = SWAPBYTE(pdata + 2U); + req->wIndex = SWAPBYTE(pdata + 4U); + req->wLength = SWAPBYTE(pdata + 6U); + +} + +/** +* @brief USBD_CtlError +* Handle USB low level Error +* @param pdev: device instance +* @param req: usb request +* @retval None +*/ + +void USBD_CtlError(USBD_HandleTypeDef *pdev, + USBD_SetupReqTypedef *req) +{ + USBD_LL_StallEP(pdev, 0x80U); + USBD_LL_StallEP(pdev, 0U); +} + + +/** + * @brief USBD_GetString + * Convert Ascii string into unicode one + * @param desc : descriptor buffer + * @param unicode : Formatted string buffer (unicode) + * @param len : descriptor length + * @retval None + */ +void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len) +{ + uint8_t idx = 0U; + + if (desc != NULL) + { + *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U; + unicode[idx++] = *(uint8_t *)(void *)len; + unicode[idx++] = USB_DESC_TYPE_STRING; + + while (*desc != '\0') + { + unicode[idx++] = *desc++; + unicode[idx++] = 0U; + } + } +} + +/** + * @brief USBD_GetLen + * return the string length + * @param buf : pointer to the ascii string buffer + * @retval string length + */ +static uint8_t USBD_GetLen(uint8_t *buf) +{ + uint8_t len = 0U; + + while (*buf != '\0') + { + len++; + buf++; + } + + return len; +} +/** + * @} + */ + + +/** + * @} + */ + + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_desc_template.c b/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_desc_template.c new file mode 100644 index 0000000..ed0dfe2 --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_desc_template.c @@ -0,0 +1,277 @@ +/** + ****************************************************************************** + * @file usbd_desc_template.c + * @author MCD Application Team + * @brief This file provides the USBD descriptors and string formatting method. + * This template should be copied to the user folder, + * renamed and customized following user needs. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "usbd_core.h" +#include "usbd_desc.h" +#include "usbd_conf.h" + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +#define USBD_VID 0x0483 +#define USBD_PID 0xaaaa /* Replace '0xaaaa' with your device product ID */ +#define USBD_LANGID_STRING 0xbbb /* Replace '0xbbb' with your device language ID */ +#define USBD_MANUFACTURER_STRING "xxxxx" /* Add your manufacturer string */ +#define USBD_PRODUCT_HS_STRING "xxxxx" /* Add your product High Speed string */ +#define USBD_PRODUCT_FS_STRING "xxxxx" /* Add your product Full Speed string */ +#define USBD_CONFIGURATION_HS_STRING "xxxxx" /* Add your configuration High Speed string */ +#define USBD_INTERFACE_HS_STRING "xxxxx" /* Add your Interface High Speed string */ +#define USBD_CONFIGURATION_FS_STRING "xxxxx" /* Add your configuration Full Speed string */ +#define USBD_INTERFACE_FS_STRING "xxxxx" /* Add your Interface Full Speed string */ + +/* Private macro -------------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +uint8_t *USBD_Class_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length); +uint8_t *USBD_Class_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length); +uint8_t *USBD_Class_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length); +uint8_t *USBD_Class_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length); +uint8_t *USBD_Class_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length); +uint8_t *USBD_Class_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length); +uint8_t *USBD_Class_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length); +#ifdef USBD_SUPPORT_USER_STRING_DESC +uint8_t *USBD_Class_USRStringDesc(USBD_SpeedTypeDef speed, uint8_t idx, uint16_t *length); +#endif /* USBD_SUPPORT_USER_STRING_DESC */ + +/* Private variables ---------------------------------------------------------*/ +USBD_DescriptorsTypeDef Class_Desc = +{ + USBD_Class_DeviceDescriptor, + USBD_Class_LangIDStrDescriptor, + USBD_Class_ManufacturerStrDescriptor, + USBD_Class_ProductStrDescriptor, + USBD_Class_SerialStrDescriptor, + USBD_Class_ConfigStrDescriptor, + USBD_Class_InterfaceStrDescriptor, +}; + +/* USB Standard Device Descriptor */ +#if defined ( __ICCARM__ ) /*!< IAR Compiler */ +#pragma data_alignment=4 +#endif +__ALIGN_BEGIN uint8_t USBD_DeviceDesc[USB_LEN_DEV_DESC] __ALIGN_END = +{ + 0x12, /* bLength */ + USB_DESC_TYPE_DEVICE, /* bDescriptorType */ + 0x00, /* bcdUSB */ + 0x02, + 0x00, /* bDeviceClass */ + 0x00, /* bDeviceSubClass */ + 0x00, /* bDeviceProtocol */ + USB_MAX_EP0_SIZE, /* bMaxPacketSize */ + LOBYTE(USBD_VID), /* idVendor */ + HIBYTE(USBD_VID), /* idVendor */ + LOBYTE(USBD_PID), /* idVendor */ + HIBYTE(USBD_PID), /* idVendor */ + 0x00, /* bcdDevice rel. 2.00 */ + 0x02, + USBD_IDX_MFC_STR, /* Index of manufacturer string */ + USBD_IDX_PRODUCT_STR, /* Index of product string */ + USBD_IDX_SERIAL_STR, /* Index of serial number string */ + USBD_MAX_NUM_CONFIGURATION /* bNumConfigurations */ +}; /* USB_DeviceDescriptor */ + +/* USB Standard Device Descriptor */ +#if defined ( __ICCARM__ ) /*!< IAR Compiler */ +#pragma data_alignment=4 +#endif +__ALIGN_BEGIN uint8_t USBD_LangIDDesc[USB_LEN_LANGID_STR_DESC] __ALIGN_END = +{ + USB_LEN_LANGID_STR_DESC, + USB_DESC_TYPE_STRING, + LOBYTE(USBD_LANGID_STRING), + HIBYTE(USBD_LANGID_STRING), +}; + +uint8_t USBD_StringSerial[USB_SIZ_STRING_SERIAL] = +{ + USB_SIZ_STRING_SERIAL, + USB_DESC_TYPE_STRING, +}; + +#if defined ( __ICCARM__ ) /*!< IAR Compiler */ +#pragma data_alignment=4 +#endif +__ALIGN_BEGIN uint8_t USBD_StrDesc[USBD_MAX_STR_DESC_SIZ] __ALIGN_END; + +/* Private functions ---------------------------------------------------------*/ +static void IntToUnicode(uint32_t value, uint8_t *pbuf, uint8_t len); +static void Get_SerialNum(void); + +/** + * @brief Returns the device descriptor. + * @param speed: Current device speed + * @param length: Pointer to data length variable + * @retval Pointer to descriptor buffer + */ +uint8_t *USBD_Class_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length) +{ + *length = sizeof(USBD_DeviceDesc); + return (uint8_t *)USBD_DeviceDesc; +} + +/** + * @brief Returns the LangID string descriptor. + * @param speed: Current device speed + * @param length: Pointer to data length variable + * @retval Pointer to descriptor buffer + */ +uint8_t *USBD_Class_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length) +{ + *length = sizeof(USBD_LangIDDesc); + return (uint8_t *)USBD_LangIDDesc; +} + +/** + * @brief Returns the product string descriptor. + * @param speed: Current device speed + * @param length: Pointer to data length variable + * @retval Pointer to descriptor buffer + */ +uint8_t *USBD_Class_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length) +{ + if (speed == USBD_SPEED_HIGH) + { + USBD_GetString((uint8_t *)USBD_PRODUCT_HS_STRING, USBD_StrDesc, length); + } + else + { + USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length); + } + return USBD_StrDesc; +} + +/** + * @brief Returns the manufacturer string descriptor. + * @param speed: Current device speed + * @param length: Pointer to data length variable + * @retval Pointer to descriptor buffer + */ +uint8_t *USBD_Class_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length) +{ + USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length); + return USBD_StrDesc; +} + +/** + * @brief Returns the serial number string descriptor. + * @param speed: Current device speed + * @param length: Pointer to data length variable + * @retval Pointer to descriptor buffer + */ +uint8_t *USBD_Class_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length) +{ + *length = USB_SIZ_STRING_SERIAL; + + /* Update the serial number string descriptor with the data from the unique ID*/ + Get_SerialNum(); + + return (uint8_t *)USBD_StringSerial; +} + +/** + * @brief Returns the configuration string descriptor. + * @param speed: Current device speed + * @param length: Pointer to data length variable + * @retval Pointer to descriptor buffer + */ +uint8_t *USBD_Class_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length) +{ + if (speed == USBD_SPEED_HIGH) + { + USBD_GetString((uint8_t *)USBD_CONFIGURATION_HS_STRING, USBD_StrDesc, length); + } + else + { + USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); + } + return USBD_StrDesc; +} + +/** + * @brief Returns the interface string descriptor. + * @param speed: Current device speed + * @param length: Pointer to data length variable + * @retval Pointer to descriptor buffer + */ +uint8_t *USBD_Class_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length) +{ + if (speed == USBD_SPEED_HIGH) + { + USBD_GetString((uint8_t *)USBD_INTERFACE_HS_STRING, USBD_StrDesc, length); + } + else + { + USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length); + } + return USBD_StrDesc; +} + +/** + * @brief Create the serial number string descriptor + * @param None + * @retval None + */ +static void Get_SerialNum(void) +{ + uint32_t deviceserial0, deviceserial1, deviceserial2; + + deviceserial0 = *(uint32_t *)DEVICE_ID1; + deviceserial1 = *(uint32_t *)DEVICE_ID2; + deviceserial2 = *(uint32_t *)DEVICE_ID3; + + deviceserial0 += deviceserial2; + + if (deviceserial0 != 0U) + { + IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8U); + IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4U); + } +} + +/** + * @brief Convert Hex 32Bits value into char + * @param value: value to convert + * @param pbuf: pointer to the buffer + * @param len: buffer length + * @retval None + */ +static void IntToUnicode(uint32_t value, uint8_t *pbuf, uint8_t len) +{ + uint8_t idx = 0U; + + for (idx = 0U ; idx < len ; idx ++) + { + if (((value >> 28)) < 0xAU) + { + pbuf[ 2U * idx] = (value >> 28) + '0'; + } + else + { + pbuf[2U * idx] = (value >> 28) + 'A' - 10U; + } + + value = value << 4; + + pbuf[2U * idx + 1] = 0U; + } +} + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c b/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c new file mode 100644 index 0000000..7e969de --- /dev/null +++ b/Middlewares/ST/STM32_USB_Device_Library/Core/Src/usbd_ioreq.c @@ -0,0 +1,216 @@ +/** + ****************************************************************************** + * @file usbd_ioreq.c + * @author MCD Application Team + * @brief This file provides the IO requests APIs for control endpoints. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2015 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "usbd_ioreq.h" + +/** @addtogroup STM32_USB_DEVICE_LIBRARY + * @{ + */ + + +/** @defgroup USBD_IOREQ + * @brief control I/O requests module + * @{ + */ + +/** @defgroup USBD_IOREQ_Private_TypesDefinitions + * @{ + */ +/** + * @} + */ + + +/** @defgroup USBD_IOREQ_Private_Defines + * @{ + */ + +/** + * @} + */ + + +/** @defgroup USBD_IOREQ_Private_Macros + * @{ + */ +/** + * @} + */ + + +/** @defgroup USBD_IOREQ_Private_Variables + * @{ + */ + +/** + * @} + */ + + +/** @defgroup USBD_IOREQ_Private_FunctionPrototypes + * @{ + */ +/** + * @} + */ + + +/** @defgroup USBD_IOREQ_Private_Functions + * @{ + */ + +/** +* @brief USBD_CtlSendData +* send data on the ctl pipe +* @param pdev: device instance +* @param buff: pointer to data buffer +* @param len: length of data to be sent +* @retval status +*/ +USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev, + uint8_t *pbuf, uint16_t len) +{ + /* Set EP0 State */ + pdev->ep0_state = USBD_EP0_DATA_IN; + pdev->ep_in[0].total_length = len; + pdev->ep_in[0].rem_length = len; + + /* Start the transfer */ + USBD_LL_Transmit(pdev, 0x00U, pbuf, len); + + return USBD_OK; +} + +/** +* @brief USBD_CtlContinueSendData +* continue sending data on the ctl pipe +* @param pdev: device instance +* @param buff: pointer to data buffer +* @param len: length of data to be sent +* @retval status +*/ +USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev, + uint8_t *pbuf, uint16_t len) +{ + /* Start the next transfer */ + USBD_LL_Transmit(pdev, 0x00U, pbuf, len); + + return USBD_OK; +} + +/** +* @brief USBD_CtlPrepareRx +* receive data on the ctl pipe +* @param pdev: device instance +* @param buff: pointer to data buffer +* @param len: length of data to be received +* @retval status +*/ +USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev, + uint8_t *pbuf, uint16_t len) +{ + /* Set EP0 State */ + pdev->ep0_state = USBD_EP0_DATA_OUT; + pdev->ep_out[0].total_length = len; + pdev->ep_out[0].rem_length = len; + + /* Start the transfer */ + USBD_LL_PrepareReceive(pdev, 0U, pbuf, len); + + return USBD_OK; +} + +/** +* @brief USBD_CtlContinueRx +* continue receive data on the ctl pipe +* @param pdev: device instance +* @param buff: pointer to data buffer +* @param len: length of data to be received +* @retval status +*/ +USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev, + uint8_t *pbuf, uint16_t len) +{ + USBD_LL_PrepareReceive(pdev, 0U, pbuf, len); + + return USBD_OK; +} + +/** +* @brief USBD_CtlSendStatus +* send zero lzngth packet on the ctl pipe +* @param pdev: device instance +* @retval status +*/ +USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev) +{ + /* Set EP0 State */ + pdev->ep0_state = USBD_EP0_STATUS_IN; + + /* Start the transfer */ + USBD_LL_Transmit(pdev, 0x00U, NULL, 0U); + + return USBD_OK; +} + +/** +* @brief USBD_CtlReceiveStatus +* receive zero lzngth packet on the ctl pipe +* @param pdev: device instance +* @retval status +*/ +USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev) +{ + /* Set EP0 State */ + pdev->ep0_state = USBD_EP0_STATUS_OUT; + + /* Start the transfer */ + USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U); + + return USBD_OK; +} + +/** +* @brief USBD_GetRxCount +* returns the received data length +* @param pdev: device instance +* @param ep_addr: endpoint address +* @retval Rx Data blength +*/ +uint32_t USBD_GetRxCount(USBD_HandleTypeDef *pdev, uint8_t ep_addr) +{ + return USBD_LL_GetRxDataSize(pdev, ep_addr); +} + +/** + * @} + */ + + +/** + * @} + */ + + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/ble.h b/Middlewares/ST/STM32_WPAN/ble/ble.h new file mode 100644 index 0000000..e6e0d32 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/ble.h @@ -0,0 +1,75 @@ +/** + ****************************************************************************** + * @file ble.h + * @author MCD Application Team + * @brief BLE interface + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __BLE_H +#define __BLE_H + +#ifdef __cplusplus +extern "C" { +#endif + + +/* Includes ------------------------------------------------------------------*/ +#include "ble_conf.h" +#include "ble_dbg_conf.h" + +/**< core */ +#include "core/ble_core.h" +#include "core/ble_bufsize.h" +#include "core/ble_defs.h" +#include "core/ble_legacy.h" +#include "core/ble_std.h" + +/**< blesvc */ +#include "svc/Inc/bls.h" +#include "svc/Inc/crs_stm.h" +#include "svc/Inc/dis.h" +#include "svc/Inc/eds_stm.h" +#include "svc/Inc/hids.h" +#include "svc/Inc/hrs.h" +#include "svc/Inc/hts.h" +#include "svc/Inc/ias.h" +#include "svc/Inc/lls.h" +#include "svc/Inc/tps.h" +#include "svc/Inc/motenv_stm.h" +#include "svc/Inc/p2p_stm.h" +#include "svc/Inc/otas_stm.h" +#include "svc/Inc/mesh.h" +#include "svc/Inc/template_stm.h" + +#include "svc/Inc/svc_ctl.h" + +#include "svc/Inc/uuid.h" + + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +#ifdef __cplusplus +} +#endif + +#endif /*__BLE_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/ble_common.h b/Middlewares/ST/STM32_WPAN/ble/ble_common.h new file mode 100644 index 0000000..b464be9 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/ble_common.h @@ -0,0 +1,113 @@ +/** + ****************************************************************************** + * @file ble_common.h + * @author MCD Application Team + * @brief Common file to BLE Middleware + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2018 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __BLE_COMMON_H +#define __BLE_COMMON_H + +#ifdef __cplusplus +extern "C" { +#endif + +#include +#include +#include +#include +#include + +#include "ble_conf.h" +#include "ble_dbg_conf.h" + +/* -------------------------------- * + * Basic definitions * + * -------------------------------- */ + +#undef NULL +#define NULL 0 + +#undef FALSE +#define FALSE 0 + +#undef TRUE +#define TRUE (!0) + + +/* -------------------------------- * + * Macro delimiters * + * -------------------------------- */ + +#define M_BEGIN do { + +#define M_END } while(0) + + +/* -------------------------------- * + * Some useful macro definitions * + * -------------------------------- */ + +#define MAX( x, y ) (((x)>(y))?(x):(y)) + +#define MIN( x, y ) (((x)<(y))?(x):(y)) + +#define MODINC( a, m ) M_BEGIN (a)++; if ((a)>=(m)) (a)=0; M_END + +#define MODDEC( a, m ) M_BEGIN if ((a)==0) (a)=(m); (a)--; M_END + +#define MODADD( a, b, m ) M_BEGIN (a)+=(b); if ((a)>=(m)) (a)-=(m); M_END + +#define MODSUB( a, b, m ) MODADD( a, (m)-(b), m ) + +#ifdef WIN32 +#define ALIGN(n) +#else +#define ALIGN(n) __attribute__((aligned(n))) +#endif + +#define PAUSE( t ) M_BEGIN \ + volatile int _i; \ + for ( _i = t; _i > 0; _i -- ); \ + M_END + +#define DIVF( x, y ) ((x)/(y)) + +#define DIVC( x, y ) (((x)+(y)-1)/(y)) + +#define DIVR( x, y ) (((x)+((y)/2))/(y)) + +#define SHRR( x, n ) ((((x)>>((n)-1))+1)>>1) + +#define BITN( w, n ) (((w)[(n)/32] >> ((n)%32)) & 1) + +#define BITNSET( w, n, b ) M_BEGIN (w)[(n)/32] |= ((U32)(b))<<((n)%32); M_END + + /* -------------------------------- * + * Compiler * + * -------------------------------- */ +#define PLACE_IN_SECTION( __x__ ) __attribute__((section (__x__))) + + + +#ifdef __cplusplus +} +#endif + +#endif /*__BLE_COMMON_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_events.c b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_events.c new file mode 100644 index 0000000..1c73c66 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_events.c @@ -0,0 +1,1862 @@ +/****************************************************************************** + * @file ble_events.c + * @author MCD Application Team + * @date 22 January 2020 + * @brief Source file for STM32WB (Event callbacks) + * Auto-generated file: do not edit! + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#include "ble_events.h" + +void hci_disconnection_complete_event_process(uint8_t *buffer_in); +void hci_encryption_change_event_process(uint8_t *buffer_in); +void hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in); +void hci_hardware_error_event_process(uint8_t *buffer_in); +void hci_number_of_completed_packets_event_process(uint8_t *buffer_in); +void hci_data_buffer_overflow_event_process(uint8_t *buffer_in); +void hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in); +void aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in); +void aci_hal_scan_req_report_event_process(uint8_t *buffer_in); +void aci_hal_fw_error_event_process(uint8_t *buffer_in); +void aci_gap_limited_discoverable_event_process(uint8_t *buffer_in); +void aci_gap_pairing_complete_event_process(uint8_t *buffer_in); +void aci_gap_pass_key_req_event_process(uint8_t *buffer_in); +void aci_gap_authorization_req_event_process(uint8_t *buffer_in); +void aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in); +void aci_gap_bond_lost_event_process(uint8_t *buffer_in); +void aci_gap_proc_complete_event_process(uint8_t *buffer_in); +void aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in); +void aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in); +void aci_gap_keypress_notification_event_process(uint8_t *buffer_in); +void aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in); +void aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in); +void aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in); +void aci_l2cap_command_reject_event_process(uint8_t *buffer_in); +void aci_gatt_attribute_modified_event_process(uint8_t *buffer_in); +void aci_gatt_proc_timeout_event_process(uint8_t *buffer_in); +void aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in); +void aci_att_find_info_resp_event_process(uint8_t *buffer_in); +void aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in); +void aci_att_read_by_type_resp_event_process(uint8_t *buffer_in); +void aci_att_read_resp_event_process(uint8_t *buffer_in); +void aci_att_read_blob_resp_event_process(uint8_t *buffer_in); +void aci_att_read_multiple_resp_event_process(uint8_t *buffer_in); +void aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in); +void aci_att_prepare_write_resp_event_process(uint8_t *buffer_in); +void aci_att_exec_write_resp_event_process(uint8_t *buffer_in); +void aci_gatt_indication_event_process(uint8_t *buffer_in); +void aci_gatt_notification_event_process(uint8_t *buffer_in); +void aci_gatt_proc_complete_event_process(uint8_t *buffer_in); +void aci_gatt_error_resp_event_process(uint8_t *buffer_in); +void aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in); +void aci_gatt_write_permit_req_event_process(uint8_t *buffer_in); +void aci_gatt_read_permit_req_event_process(uint8_t *buffer_in); +void aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in); +void aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in); +void aci_gatt_server_confirmation_event_process(uint8_t *buffer_in); +void aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in); +void aci_gatt_read_ext_event_process(uint8_t *buffer_in); +void aci_gatt_indication_ext_event_process(uint8_t *buffer_in); +void aci_gatt_notification_ext_event_process(uint8_t *buffer_in); +void hci_le_connection_complete_event_process(uint8_t *buffer_in); +void hci_le_advertising_report_event_process(uint8_t *buffer_in); +void hci_le_connection_update_complete_event_process(uint8_t *buffer_in); +void hci_le_read_remote_features_complete_event_process(uint8_t *buffer_in); +void hci_le_long_term_key_request_event_process(uint8_t *buffer_in); +void hci_le_data_length_change_event_process(uint8_t *buffer_in); +void hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in); +void hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in); +void hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in); +void hci_le_direct_advertising_report_event_process(uint8_t *buffer_in); +void hci_le_phy_update_complete_event_process(uint8_t *buffer_in); + +const hci_event_table_t hci_event_table[HCI_EVENT_TABLE_SIZE] = +{ + /* hci_disconnection_complete_event */ + { 0x0005, hci_disconnection_complete_event_process }, + /* hci_encryption_change_event */ + { 0x0008, hci_encryption_change_event_process }, + /* hci_read_remote_version_information_complete_event */ + { 0x000c, hci_read_remote_version_information_complete_event_process }, + /* hci_hardware_error_event */ + { 0x0010, hci_hardware_error_event_process }, + /* hci_number_of_completed_packets_event */ + { 0x0013, hci_number_of_completed_packets_event_process }, + /* hci_data_buffer_overflow_event */ + { 0x001a, hci_data_buffer_overflow_event_process }, + /* hci_encryption_key_refresh_complete_event */ + { 0x0030, hci_encryption_key_refresh_complete_event_process }, +}; + +const hci_event_table_t hci_le_meta_event_table[HCI_LE_META_EVENT_TABLE_SIZE] = +{ + /* hci_le_connection_complete_event */ + { 0x0001, hci_le_connection_complete_event_process }, + /* hci_le_advertising_report_event */ + { 0x0002, hci_le_advertising_report_event_process }, + /* hci_le_connection_update_complete_event */ + { 0x0003, hci_le_connection_update_complete_event_process }, + /* hci_le_read_remote_features_complete_event */ + { 0x0004, hci_le_read_remote_features_complete_event_process }, + /* hci_le_long_term_key_request_event */ + { 0x0005, hci_le_long_term_key_request_event_process }, + /* hci_le_data_length_change_event */ + { 0x0007, hci_le_data_length_change_event_process }, + /* hci_le_read_local_p256_public_key_complete_event */ + { 0x0008, hci_le_read_local_p256_public_key_complete_event_process }, + /* hci_le_generate_dhkey_complete_event */ + { 0x0009, hci_le_generate_dhkey_complete_event_process }, + /* hci_le_enhanced_connection_complete_event */ + { 0x000a, hci_le_enhanced_connection_complete_event_process }, + /* hci_le_direct_advertising_report_event */ + { 0x000b, hci_le_direct_advertising_report_event_process }, + /* hci_le_phy_update_complete_event */ + { 0x000c, hci_le_phy_update_complete_event_process }, +}; + +const hci_event_table_t hci_vendor_specific_event_table[HCI_VENDOR_SPECIFIC_EVENT_TABLE_SIZE] = +{ + /* aci_hal_end_of_radio_activity_event */ + { 0x0004, aci_hal_end_of_radio_activity_event_process }, + /* aci_hal_scan_req_report_event */ + { 0x0005, aci_hal_scan_req_report_event_process }, + /* aci_hal_fw_error_event */ + { 0x0006, aci_hal_fw_error_event_process }, + /* aci_gap_limited_discoverable_event */ + { 0x0400, aci_gap_limited_discoverable_event_process }, + /* aci_gap_pairing_complete_event */ + { 0x0401, aci_gap_pairing_complete_event_process }, + /* aci_gap_pass_key_req_event */ + { 0x0402, aci_gap_pass_key_req_event_process }, + /* aci_gap_authorization_req_event */ + { 0x0403, aci_gap_authorization_req_event_process }, + /* aci_gap_slave_security_initiated_event */ + { 0x0404, aci_gap_slave_security_initiated_event_process }, + /* aci_gap_bond_lost_event */ + { 0x0405, aci_gap_bond_lost_event_process }, + /* aci_gap_proc_complete_event */ + { 0x0407, aci_gap_proc_complete_event_process }, + /* aci_gap_addr_not_resolved_event */ + { 0x0408, aci_gap_addr_not_resolved_event_process }, + /* aci_gap_numeric_comparison_value_event */ + { 0x0409, aci_gap_numeric_comparison_value_event_process }, + /* aci_gap_keypress_notification_event */ + { 0x040a, aci_gap_keypress_notification_event_process }, + /* aci_l2cap_connection_update_resp_event */ + { 0x0800, aci_l2cap_connection_update_resp_event_process }, + /* aci_l2cap_proc_timeout_event */ + { 0x0801, aci_l2cap_proc_timeout_event_process }, + /* aci_l2cap_connection_update_req_event */ + { 0x0802, aci_l2cap_connection_update_req_event_process }, + /* aci_l2cap_command_reject_event */ + { 0x080a, aci_l2cap_command_reject_event_process }, + /* aci_gatt_attribute_modified_event */ + { 0x0c01, aci_gatt_attribute_modified_event_process }, + /* aci_gatt_proc_timeout_event */ + { 0x0c02, aci_gatt_proc_timeout_event_process }, + /* aci_att_exchange_mtu_resp_event */ + { 0x0c03, aci_att_exchange_mtu_resp_event_process }, + /* aci_att_find_info_resp_event */ + { 0x0c04, aci_att_find_info_resp_event_process }, + /* aci_att_find_by_type_value_resp_event */ + { 0x0c05, aci_att_find_by_type_value_resp_event_process }, + /* aci_att_read_by_type_resp_event */ + { 0x0c06, aci_att_read_by_type_resp_event_process }, + /* aci_att_read_resp_event */ + { 0x0c07, aci_att_read_resp_event_process }, + /* aci_att_read_blob_resp_event */ + { 0x0c08, aci_att_read_blob_resp_event_process }, + /* aci_att_read_multiple_resp_event */ + { 0x0c09, aci_att_read_multiple_resp_event_process }, + /* aci_att_read_by_group_type_resp_event */ + { 0x0c0a, aci_att_read_by_group_type_resp_event_process }, + /* aci_att_prepare_write_resp_event */ + { 0x0c0c, aci_att_prepare_write_resp_event_process }, + /* aci_att_exec_write_resp_event */ + { 0x0c0d, aci_att_exec_write_resp_event_process }, + /* aci_gatt_indication_event */ + { 0x0c0e, aci_gatt_indication_event_process }, + /* aci_gatt_notification_event */ + { 0x0c0f, aci_gatt_notification_event_process }, + /* aci_gatt_proc_complete_event */ + { 0x0c10, aci_gatt_proc_complete_event_process }, + /* aci_gatt_error_resp_event */ + { 0x0c11, aci_gatt_error_resp_event_process }, + /* aci_gatt_disc_read_char_by_uuid_resp_event */ + { 0x0c12, aci_gatt_disc_read_char_by_uuid_resp_event_process }, + /* aci_gatt_write_permit_req_event */ + { 0x0c13, aci_gatt_write_permit_req_event_process }, + /* aci_gatt_read_permit_req_event */ + { 0x0c14, aci_gatt_read_permit_req_event_process }, + /* aci_gatt_read_multi_permit_req_event */ + { 0x0c15, aci_gatt_read_multi_permit_req_event_process }, + /* aci_gatt_tx_pool_available_event */ + { 0x0c16, aci_gatt_tx_pool_available_event_process }, + /* aci_gatt_server_confirmation_event */ + { 0x0c17, aci_gatt_server_confirmation_event_process }, + /* aci_gatt_prepare_write_permit_req_event */ + { 0x0c18, aci_gatt_prepare_write_permit_req_event_process }, + /* aci_gatt_read_ext_event */ + { 0x0c1d, aci_gatt_read_ext_event_process }, + /* aci_gatt_indication_ext_event */ + { 0x0c1e, aci_gatt_indication_ext_event_process }, + /* aci_gatt_notification_ext_event */ + { 0x0c1f, aci_gatt_notification_ext_event_process }, +}; + +/* hci_disconnection_complete_event */ +/* Event len: 1 + 2 + 1 */ +/** + * @brief The Disconnection Complete event occurs when a connection is terminated. +The status parameter indicates if the disconnection was successful or not. The +reason parameter indicates the reason for the disconnection if the disconnection +was successful. If the disconnection was not successful, the value of the +reason parameter can be ignored by the Host. For example, this can be the +case if the Host has issued the Disconnect command and there was a parameter +error, or the command was not presently allowed, or a Connection_Handle +that didn't correspond to a connection was given. + * @param Status Status error code. + * @param Connection_Handle Connection_Handle which was disconnected. + * Values: + - 0x0000 ... 0x0EFF + * @param Reason Reason for disconnection (see Bluetooth Core Specification [Vol 2] Part D, Error Codes). + * @retval None +*/ + +void hci_disconnection_complete_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_disconnection_complete_event_rp0 *rp0 = (hci_disconnection_complete_event_rp0 *)buffer_in; + hci_disconnection_complete_event(rp0->Status, + rp0->Connection_Handle, + rp0->Reason); +} + +/* hci_encryption_change_event */ +/* Event len: 1 + 2 + 1 */ +/** + * @brief The Encryption Change event is used to indicate that the change of the encryption +mode has been completed. The Connection_Handle will be a Connection_Handle +for an ACL connection. The Encryption_Enabled event parameter +specifies the new Encryption_Enabled parameter for the Connection_Handle +specified by the Connection_Handle event parameter. This event will occur on +both devices to notify the Hosts when Encryption has changed for the specified +Connection_Handle between two devices. Note: This event shall not be generated +if encryption is paused or resumed; during a role switch, for example. +The meaning of the Encryption_Enabled parameter depends on whether the +Host has indicated support for Secure Connections in the Secure_Connections_Host_Support +parameter. When Secure_Connections_Host_Support is +'disabled' or the Connection_Handle refers to an LE link, the Controller shall +only use Encryption_Enabled values 0x00 (OFF) and 0x01 (ON). +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.7.8) + * @param Status Status error code. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Encryption_Enabled Link Level Encryption. + * Values: + - 0x00: Link Level Encryption OFF + - 0x01: Link Level Encryption is ON with AES-CCM + * @retval None +*/ + +void hci_encryption_change_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_encryption_change_event_rp0 *rp0 = (hci_encryption_change_event_rp0 *)buffer_in; + hci_encryption_change_event(rp0->Status, + rp0->Connection_Handle, + rp0->Encryption_Enabled); +} + +/* hci_read_remote_version_information_complete_event */ +/* Event len: 1 + 2 + 1 + 2 + 2 */ +/** + * @brief The Read Remote Version Information Complete event is used to indicate the +completion of the process obtaining the version information of the remote Controller +specified by the Connection_Handle event parameter. The Connection_Handle +shall be for an ACL connection. +The Version event parameter defines the specification version of the LE Controller. +The Manufacturer_Name event parameter indicates the manufacturer +of the remote Controller. The Subversion event parameter is controlled +by the manufacturer and is implementation dependent. The Subversion +event parameter defines the various revisions that each version of the Bluetooth +hardware will go through as design processes change and errors are +fixed. This allows the software to determine what Bluetooth hardware is being +used and, if necessary, to work around various bugs in the hardware. +When the Connection_Handle is associated with an LE-U logical link, the Version +event parameter shall be Link Layer VersNr parameter, the Manufacturer_Name +event parameter shall be the CompId parameter, and the Subversion +event parameter shall be the SubVersNr parameter. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.7.12) + * @param Status Status error code. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Version Version of the Current LMP in the remote Controller + * @param Manufacturer_Name Manufacturer Name of the remote Controller + * @param Subversion Subversion of the LMP in the remote Controller + * @retval None +*/ + +void hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_read_remote_version_information_complete_event_rp0 *rp0 = (hci_read_remote_version_information_complete_event_rp0 *)buffer_in; + hci_read_remote_version_information_complete_event(rp0->Status, + rp0->Connection_Handle, + rp0->Version, + rp0->Manufacturer_Name, + rp0->Subversion); +} + +/* hci_hardware_error_event */ +/* Event len: 1 */ +/** + * @brief The Hardware Error event is used to indicate some implementation specific type of hardware failure for the controller. This event is used to notify the Host that a hardware failure has occurred in the Controller. + * @param Hardware_Code Hardware Error Event code. +Error code 0 is not used. +Error code 1 is bluecore act2 error detected. +Error code 2 is bluecore time overrun error detected. +Error code 3 is internal FIFO full. + * Values: + - 0x00: Not used + - 0x01: event_act2 error + - 0x02: event_time_overrun error + - 0x03: event_fifo_full error + * @retval None +*/ + +void hci_hardware_error_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_hardware_error_event_rp0 *rp0 = (hci_hardware_error_event_rp0 *)buffer_in; + hci_hardware_error_event(rp0->Hardware_Code); +} + +/* hci_number_of_completed_packets_event */ +/* Event len: 1 + rp0->Number_of_Handles * (sizeof(Handle_Packets_Pair_Entry_t)) */ +/** + * @brief 'The Number Of Completed Packets event is used by the Controller to indicate +to the Host how many HCI Data Packets have been completed (transmitted or +flushed) for each Connection_Handle since the previous Number Of Completed +Packets event was sent to the Host. This means that the corresponding +buffer space has been freed in the Controller. Based on this information, and +the HC_Total_Num_ACL_Data_Packets and HC_Total_Num_Synchronous_- +Data_Packets return parameter of the Read_Buffer_Size command, the Host +can determine for which Connection_Handles the following HCI Data Packets +should be sent to the Controller. The Number Of Completed Packets event +must not be sent before the corresponding Connection Complete event. While +the Controller has HCI data packets in its buffer, it must keep sending the Number +Of Completed Packets event to the Host at least periodically, until it finally +reports that all the pending ACL Data Packets have been transmitted or +flushed. + * @param Number_of_Handles The number of Connection_Handles and Num_HCI_Data_Packets parameters pairs contained in this event + * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t + * @retval None +*/ + +void hci_number_of_completed_packets_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_number_of_completed_packets_event_rp0 *rp0 = (hci_number_of_completed_packets_event_rp0 *)buffer_in; + hci_number_of_completed_packets_event(rp0->Number_of_Handles, + rp0->Handle_Packets_Pair_Entry); +} + +/* hci_data_buffer_overflow_event */ +/* Event len: 1 */ +/** + * @brief 'This event is used to indicate that the Controller's data buffers have been overflowed. +This can occur if the Host has sent more packets than allowed. The +Link_Type parameter is used to indicate that the overflow was caused by ACL data. + * @param Link_Type On wich type of channel overflow has occurred. + * Values: + - 0x01: ACL Buffer Overflow + * @retval None +*/ + +void hci_data_buffer_overflow_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_data_buffer_overflow_event_rp0 *rp0 = (hci_data_buffer_overflow_event_rp0 *)buffer_in; + hci_data_buffer_overflow_event(rp0->Link_Type); +} + +/* hci_encryption_key_refresh_complete_event */ +/* Event len: 1 + 2 */ +/** + * @brief 'The Encryption Key Refresh Complete event is used to indicate to the Host +that the encryption key was refreshed on the given Connection_Handle any +time encryption is paused and then resumed. +If the Encryption Key Refresh Complete event was generated due to an +encryption pause and resume operation embedded within a change connection +link key procedure, the Encryption Key Refresh Complete event shall be sent +prior to the Change Connection Link Key Complete event. +If the Encryption Key Refresh Complete event was generated due to an +encryption pause and resume operation embedded within a role switch procedure, +the Encryption Key Refresh Complete event shall be sent prior to the +Role Change event. + * @param Status Status error code. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @retval None +*/ + +void hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_encryption_key_refresh_complete_event_rp0 *rp0 = (hci_encryption_key_refresh_complete_event_rp0 *)buffer_in; + hci_encryption_key_refresh_complete_event(rp0->Status, + rp0->Connection_Handle); +} + +/* aci_hal_end_of_radio_activity_event */ +/* Event len: 1 + 1 + 4 */ +/** + * @brief 'This event is generated when the device completes a radio activity and provide information when a new radio acitivity will be performed. +Informtation provided includes type of radio activity and absolute time in system ticks when a new radio acitivity is schedule, if any. Application can use this information to schedule user activities synchronous to selected radio activitities. A command @ref aci_hal_set_radio_activity_mask is provided to enable radio activity events of user interests, by default no events are enabled. +User should take into account that enablinng radio events in application with intense radio activity could lead to a fairly high rate of events generated. +Application use cases includes synchronizing notification with connection interval, switiching antenna at the end of advertising or performing flash erase operation while radio is idle. + * @param Last_State Completed radio events + * Values: + - 0x00: Idle + - 0x01: Advertising + - 0x02: Connection event slave + - 0x03: Scanning + - 0x04: Connection request + - 0x05: Connection event slave + - 0x06: TX test mode + - 0x07: RX test mode + * @param Next_State Incoming radio events + * Values: + - 0x00: Idle + - 0x01: Advertising + - 0x02: Connection event slave + - 0x03: Scanning + - 0x04: Connection request + - 0x05: Connection event slave + - 0x06: TX test mode + - 0x07: RX test mode + * @param Next_State_SysTime 32bit absolute current time expressed in internal time units. + * @retval None +*/ + +void aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_hal_end_of_radio_activity_event_rp0 *rp0 = (aci_hal_end_of_radio_activity_event_rp0 *)buffer_in; + aci_hal_end_of_radio_activity_event(rp0->Last_State, + rp0->Next_State, + rp0->Next_State_SysTime); +} + +/* aci_hal_scan_req_report_event */ +/* Event len: 1 + 1 + 6 */ +/** + * @brief This event is reported to the application after a scan request is received and a scan reponse +is scheduled to be transmitted. + * @param RSSI N Size: 1 Octet (signed integer) +Units: dBm + * Values: + - 127: RSSI not available + - -127 ... 20 + * @param Peer_Address_Type 0x00 Public Device Address +0x01 Random Device Address +0x02 Public Identity Address (Corresponds to Resolved Private Address) +0x03 Random (Static) Identity Address (Corresponds to Resolved Private Address) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Public Identity Address + - 0x03: Random (Static) Identity Address + * @param Peer_Address Public Device Address or Random Device Address of the peer device + * @retval None +*/ + +void aci_hal_scan_req_report_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_hal_scan_req_report_event_rp0 *rp0 = (aci_hal_scan_req_report_event_rp0 *)buffer_in; + aci_hal_scan_req_report_event(rp0->RSSI, + rp0->Peer_Address_Type, + rp0->Peer_Address); +} + +/* aci_hal_fw_error_event */ +/* Event len: 1 + 1 + rp0->Data_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is generated to report firmware error informations. + * @param FW_Error_Type FW Error type + * Values: + - 0x01: L2CAP recombination failure + - 0x02: GATT UNEXPECTED RESPONSE ERROR + - 0x03: NVM LEVEL WARNING + * @param Data_Length Length of Data in octets + * @param Data The error event info + * @retval None +*/ + +void aci_hal_fw_error_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_hal_fw_error_event_rp0 *rp0 = (aci_hal_fw_error_event_rp0 *)buffer_in; + aci_hal_fw_error_event(rp0->FW_Error_Type, + rp0->Data_Length, + rp0->Data); +} + +/* aci_gap_limited_discoverable_event */ +/* Event len: 0 */ +/** + * @brief This event is generated by the controller when the limited discoverable mode ends due to +timeout. The timeout is 180 seconds. + * @retval None +*/ + +void aci_gap_limited_discoverable_event_process(uint8_t *buffer_in) +{ + aci_gap_limited_discoverable_event(); +} + +/* aci_gap_pairing_complete_event */ +/* Event len: 2 + 1 + 1 */ +/** + * @brief This event is generated when the pairing process has completed successfully or a pairing +procedure timeout has occurred or the pairing has failed. This is to notify the application that +we have paired with a remote device so that it can take further actions or to notify that a +timeout has occurred so that the upper layer can decide to disconnect the link. + * @param Connection_Handle Connection handle on which the pairing procedure completed + * @param Status Specific pairing status (0:Success,1:Timeout,2:Failed) + * Values: + - 0x00: Success + - 0x01: Timeout + - 0x02: Failed + * @param Reason Pairing reason error code + * Values: + - 0x02: OOB_NOT_AVAILABLE + - 0x03: AUTH_REQ_CANNOT_BE_MET + - 0x04: CONFIRM_VALUE_FAILED + - 0x05: PAIRING_NOT_SUPPORTED + - 0x06: INSUFF_ENCRYPTION_KEY_SIZE + - 0x07: CMD_NOT_SUPPORTED + - 0x08: UNSPECIFIED_REASON + - 0x09: VERY_EARLY_NEXT_ATTEMPT + - 0x0A: SM_INVALID_PARAMS + - 0x0B: SMP_SC_DHKEY_CHECK_FAILED + - 0x0C: SMP_SC_NUMCOMPARISON_FAILED + * @retval None +*/ + +void aci_gap_pairing_complete_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gap_pairing_complete_event_rp0 *rp0 = (aci_gap_pairing_complete_event_rp0 *)buffer_in; + aci_gap_pairing_complete_event(rp0->Connection_Handle, + rp0->Status, + rp0->Reason); +} + +/* aci_gap_pass_key_req_event */ +/* Event len: 2 */ +/** + * @brief This event is generated by the Security manager to the application when a passkey is +required for pairing. When this event is received, the application has to respond with the +@ref aci_gap_pass_key_resp command. + * @param Connection_Handle Connection handle for which the passkey has been requested. + * @retval None +*/ + +void aci_gap_pass_key_req_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gap_pass_key_req_event_rp0 *rp0 = (aci_gap_pass_key_req_event_rp0 *)buffer_in; + aci_gap_pass_key_req_event(rp0->Connection_Handle); +} + +/* aci_gap_authorization_req_event */ +/* Event len: 2 */ +/** + * @brief This event is generated by the Security manager to the application when the application has +set that authorization is required for reading/writing of attributes. This event will be +generated as soon as the pairing is complete. When this event is received, +@ref aci_gap_authorization_resp command should be used to respond by the application. + * @param Connection_Handle Connection handle for which authorization has been requested. + * @retval None +*/ + +void aci_gap_authorization_req_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gap_authorization_req_event_rp0 *rp0 = (aci_gap_authorization_req_event_rp0 *)buffer_in; + aci_gap_authorization_req_event(rp0->Connection_Handle); +} + +/* aci_gap_slave_security_initiated_event */ +/* Event len: 0 */ +/** + * @brief This event is generated when the slave security request is successfully sent to the master. + * @retval None +*/ + +void aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in) +{ + aci_gap_slave_security_initiated_event(); +} + +/* aci_gap_bond_lost_event */ +/* Event len: 0 */ +/** + * @brief This event is generated when a pairing request is issued in response to a slave security +request from a master which has previously bonded with the slave. When this event is +received, the upper layer has to issue the command @ref aci_gap_allow_rebond in order to +allow the slave to continue the pairing process with the master. + * @retval None +*/ + +void aci_gap_bond_lost_event_process(uint8_t *buffer_in) +{ + aci_gap_bond_lost_event(); +} + +/* aci_gap_proc_complete_event */ +/* Event len: 1 + 1 + 1 + rp0->Data_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is sent by the GAP to the upper layers when a procedure previously started has +been terminated by the upper layer or has completed for any other reason + * @param Procedure_Code Terminated procedure. + * Values: + - 0x01: GAP_LIMITED_DISCOVERY_PROC + - 0x02: GAP_GENERAL_DISCOVERY_PROC + - 0x04: GAP_NAME_DISCOVERY_PROC + - 0x08: GAP_AUTO_CONNECTION_ESTABLISHMENT_PROC + - 0x10: GAP_GENERAL_CONNECTION_ESTABLISHMENT_PROC + - 0x20: GAP_SELECTIVE_CONNECTION_ESTABLISHMENT_PROC + - 0x40: GAP_DIRECT_CONNECTION_ESTABLISHMENT_PROC + - 0x80: GAP_OBSERVATION_PROC + * @param Status Status error code. + * @param Data_Length Length of Data in octets + * @param Data Procedure Specific Data: +- For Name Discovery Procedure: the name of the peer device if the procedure completed successfully. + * @retval None +*/ + +void aci_gap_proc_complete_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gap_proc_complete_event_rp0 *rp0 = (aci_gap_proc_complete_event_rp0 *)buffer_in; + aci_gap_proc_complete_event(rp0->Procedure_Code, + rp0->Status, + rp0->Data_Length, + rp0->Data); +} + +/* aci_gap_addr_not_resolved_event */ +/* Event len: 2 */ +/** + * @brief This event is sent only by a privacy enabled Peripheral. The event is sent to the +upper layers when the peripheral is unsuccessful in resolving the resolvable +address of the peer device after connecting to it. + * @param Connection_Handle Connection handle for which the private address could not be +resolved with any of the stored IRK's. + * @retval None +*/ + +void aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gap_addr_not_resolved_event_rp0 *rp0 = (aci_gap_addr_not_resolved_event_rp0 *)buffer_in; + aci_gap_addr_not_resolved_event(rp0->Connection_Handle); +} + +/* aci_gap_numeric_comparison_value_event */ +/* Event len: 2 + 4 */ +/** + * @brief This event is sent only during SC v.4.2 Pairing, when Numeric Comparison Association model is selected, in order to show the Numeric Value generated, and to ask for Confirmation to the User. When this event is received, the application has to respond with the +@ref aci_gap_numeric_comparison_resp command. + * @param Connection_Handle Connection handle related to the underlying Pairing + * @param Numeric_Value + * @retval None +*/ + +void aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gap_numeric_comparison_value_event_rp0 *rp0 = (aci_gap_numeric_comparison_value_event_rp0 *)buffer_in; + aci_gap_numeric_comparison_value_event(rp0->Connection_Handle, + rp0->Numeric_Value); +} + +/* aci_gap_keypress_notification_event */ +/* Event len: 2 + 1 */ +/** + * @brief This event is sent only during SC v.4.2 Pairing, when Keypress Notifications are supported, in order to show the input type signalled by the peer device, having Keyboard only I/O capabilities. When this event is received, no action is required to the User. + * @param Connection_Handle Connection handle related to the underlying Pairing + * @param Notification_Type Type of Keypress input notified/signaled by peer device (having Keyboard only I/O capabilities + * @retval None +*/ + +void aci_gap_keypress_notification_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gap_keypress_notification_event_rp0 *rp0 = (aci_gap_keypress_notification_event_rp0 *)buffer_in; + aci_gap_keypress_notification_event(rp0->Connection_Handle, + rp0->Notification_Type); +} + +/* aci_l2cap_connection_update_resp_event */ +/* Event len: 2 + 2 */ +/** + * @brief This event is generated when the master responds to the connection update request packet +with a connection update response packet. + * @param Connection_Handle Connection handle referring to the COS Channel where the Disconnection has been received. + * @param Result + * @retval None +*/ + +void aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_l2cap_connection_update_resp_event_rp0 *rp0 = (aci_l2cap_connection_update_resp_event_rp0 *)buffer_in; + aci_l2cap_connection_update_resp_event(rp0->Connection_Handle, + rp0->Result); +} + +/* aci_l2cap_proc_timeout_event */ +/* Event len: 2 + 1 + rp0->Data_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is generated when the master does not respond to the connection update +request packet with a connection update response packet or a command reject packet +within 30 seconds. + * @param Connection_Handle Handle of the connection related to this L2CAP procedure. + * @param Data_Length Length of following data + * @param Data + * @retval None +*/ + +void aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_l2cap_proc_timeout_event_rp0 *rp0 = (aci_l2cap_proc_timeout_event_rp0 *)buffer_in; + aci_l2cap_proc_timeout_event(rp0->Connection_Handle, + rp0->Data_Length, + rp0->Data); +} + +/* aci_l2cap_connection_update_req_event */ +/* Event len: 2 + 1 + 2 + 2 + 2 + 2 + 2 */ +/** + * @brief The event is given by the L2CAP layer when a connection update request is received from +the slave. The upper layer which receives this event has to respond by sending a +@ref aci_l2cap_connection_parameter_update_resp command. + * @param Connection_Handle Handle of the connection related to this L2CAP procedure. + * @param Identifier This is the identifier which associate the request to the response. + * @param L2CAP_Length Length of the L2CAP connection update request. + * @param Interval_Min Minimum value for the connection event interval. This shall be less +than or equal to Conn_Interval_Max. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Interval_Max Maximum value for the connection event interval. This shall be +greater than or equal to Conn_Interval_Min. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Slave_Latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Timeout_Multiplier Defines connection timeout parameter in the following manner: Timeout Multiplier * 10ms. + * @retval None +*/ + +void aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_l2cap_connection_update_req_event_rp0 *rp0 = (aci_l2cap_connection_update_req_event_rp0 *)buffer_in; + aci_l2cap_connection_update_req_event(rp0->Connection_Handle, + rp0->Identifier, + rp0->L2CAP_Length, + rp0->Interval_Min, + rp0->Interval_Max, + rp0->Slave_Latency, + rp0->Timeout_Multiplier); +} + +/* aci_l2cap_command_reject_event */ +/* Event len: 2 + 1 + 2 + 1 + rp0->Data_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is generated when the master responds to the connection update request packet +with a command reject packet. + * @param Connection_Handle Connection handle referring to the COS Channel where the Disconnection has been received. + * @param Identifier This is the identifier which associate the request to the response. + * @param Reason Reason + * @param Data_Length Length of following data + * @param Data Data field associated with Reason + * @retval None +*/ + +void aci_l2cap_command_reject_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_l2cap_command_reject_event_rp0 *rp0 = (aci_l2cap_command_reject_event_rp0 *)buffer_in; + aci_l2cap_command_reject_event(rp0->Connection_Handle, + rp0->Identifier, + rp0->Reason, + rp0->Data_Length, + rp0->Data); +} + +/* aci_gatt_attribute_modified_event */ +/* Event len: 2 + 2 + 2 + 2 + rp0->Attr_Data_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is generated to the application by the GATT server when a client modifies any +attribute on the server, as consequence of one of the following GATT procedures: +- write without response +- signed write without response +- write characteristic value +- write long characteristic value +- reliable write. + * @param Connection_Handle The connection handle which modified the attribute. + * @param Attr_Handle Handle of the attribute that was modified. + * @param Offset Bits 14-0: offset from which the write has been performed by the peer device. Bit 15 is used as flag: when set to 1 it indicates that more data are to come (fragmented event in case of long attribute data). + * @param Attr_Data_Length Length of Attr_Data in octets + * @param Attr_Data The modified value + * @retval None +*/ + +void aci_gatt_attribute_modified_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_attribute_modified_event_rp0 *rp0 = (aci_gatt_attribute_modified_event_rp0 *)buffer_in; + aci_gatt_attribute_modified_event(rp0->Connection_Handle, + rp0->Attr_Handle, + rp0->Offset, + rp0->Attr_Data_Length, + rp0->Attr_Data); +} + +/* aci_gatt_proc_timeout_event */ +/* Event len: 2 */ +/** + * @brief This event is generated by the client/server to the application on a GATT timeout (30 +seconds). This is a critical event that should not happen during normal operating conditions. It is an indication of either a major disruption in the communication link or a mistake in the application which does not provide a reply to GATT procedures. After this event, the GATT channel is closed and no more GATT communication can be performed. The applications is exptected to issue an @ref aci_gap_terminate to disconnect from the peer device. It is important to leave an 100 ms blank window before sending the @ref aci_gap_terminate, since immediately after this event, system could save important information in non volatile memory. + * @param Connection_Handle Connection handle on which the GATT procedure has timed out + * @retval None +*/ + +void aci_gatt_proc_timeout_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_proc_timeout_event_rp0 *rp0 = (aci_gatt_proc_timeout_event_rp0 *)buffer_in; + aci_gatt_proc_timeout_event(rp0->Connection_Handle); +} + +/* aci_att_exchange_mtu_resp_event */ +/* Event len: 2 + 2 */ +/** + * @brief This event is generated in response to an Exchange MTU request. See +@ref aci_gatt_exchange_config. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Server_RX_MTU Attribute server receive MTU size + * @retval None +*/ + +void aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_att_exchange_mtu_resp_event_rp0 *rp0 = (aci_att_exchange_mtu_resp_event_rp0 *)buffer_in; + aci_att_exchange_mtu_resp_event(rp0->Connection_Handle, + rp0->Server_RX_MTU); +} + +/* aci_att_find_info_resp_event */ +/* Event len: 2 + 1 + 1 + rp0->Event_Data_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is generated in response to a Find Information Request. See +@ref aci_att_find_info_req and Find Information Response in Bluetooth Core v5.0 +spec. This event is also generated in response to @ref aci_gatt_disc_all_char_desc + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Format Format of the hanndle-uuid pairs + * @param Event_Data_Length Length of Handle_UUID_Pair in octets + * @param Handle_UUID_Pair A sequence of handle-uuid pairs. if format=1, each pair is:[2 octets for handle, 2 octets for UUIDs], if format=2, each pair is:[2 octets for handle, 16 octets for UUIDs] + * @retval None +*/ + +void aci_att_find_info_resp_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_att_find_info_resp_event_rp0 *rp0 = (aci_att_find_info_resp_event_rp0 *)buffer_in; + aci_att_find_info_resp_event(rp0->Connection_Handle, + rp0->Format, + rp0->Event_Data_Length, + rp0->Handle_UUID_Pair); +} + +/* aci_att_find_by_type_value_resp_event */ +/* Event len: 2 + 1 + rp0->Num_of_Handle_Pair * (sizeof(Attribute_Group_Handle_Pair_t)) */ +/** + * @brief This event is generated in response to a @ref aci_att_find_by_type_value_req + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Num_of_Handle_Pair Number of attribute, group handle pairs + * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t + * @retval None +*/ + +void aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_att_find_by_type_value_resp_event_rp0 *rp0 = (aci_att_find_by_type_value_resp_event_rp0 *)buffer_in; + aci_att_find_by_type_value_resp_event(rp0->Connection_Handle, + rp0->Num_of_Handle_Pair, + rp0->Attribute_Group_Handle_Pair); +} + +/* aci_att_read_by_type_resp_event */ +/* Event len: 2 + 1 + 1 + rp0->Data_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is generated in response to a @ref aci_att_read_by_type_req. See +@ref aci_gatt_find_included_services and @ref aci_gatt_disc_all_char_desc. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Handle_Value_Pair_Length The size of each attribute handle-value pair + * @param Data_Length Length of Handle_Value_Pair_Data in octets + * @param Handle_Value_Pair_Data Attribute Data List as defined in Bluetooth Core v5.0 spec. A sequence of handle-value pairs: [2 octets for Attribute Handle, (Handle_Value_Pair_Length - 2 octets) for Attribute Value] + * @retval None +*/ + +void aci_att_read_by_type_resp_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_att_read_by_type_resp_event_rp0 *rp0 = (aci_att_read_by_type_resp_event_rp0 *)buffer_in; + aci_att_read_by_type_resp_event(rp0->Connection_Handle, + rp0->Handle_Value_Pair_Length, + rp0->Data_Length, + rp0->Handle_Value_Pair_Data); +} + +/* aci_att_read_resp_event */ +/* Event len: 2 + 1 + rp0->Event_Data_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is generated in response to a Read Request. See @ref aci_gatt_read_char_value. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Event_Data_Length Length of following data + * @param Attribute_Value The value of the attribute. + * @retval None +*/ + +void aci_att_read_resp_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_att_read_resp_event_rp0 *rp0 = (aci_att_read_resp_event_rp0 *)buffer_in; + aci_att_read_resp_event(rp0->Connection_Handle, + rp0->Event_Data_Length, + rp0->Attribute_Value); +} + +/* aci_att_read_blob_resp_event */ +/* Event len: 2 + 1 + rp0->Event_Data_Length * (sizeof(uint8_t)) */ +/** + * @brief This event can be generated during a read long characteristic value procedure. See @ref aci_gatt_read_long_char_value. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Event_Data_Length Length of following data + * @param Attribute_Value Part of the attribute value. + * @retval None +*/ + +void aci_att_read_blob_resp_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_att_read_blob_resp_event_rp0 *rp0 = (aci_att_read_blob_resp_event_rp0 *)buffer_in; + aci_att_read_blob_resp_event(rp0->Connection_Handle, + rp0->Event_Data_Length, + rp0->Attribute_Value); +} + +/* aci_att_read_multiple_resp_event */ +/* Event len: 2 + 1 + rp0->Event_Data_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is generated in response to a Read Multiple Request. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Event_Data_Length Length of following data + * @param Set_Of_Values A set of two or more values. +A concatenation of attribute values for each of the attribute handles in the request in the order that they were requested. + * @retval None +*/ + +void aci_att_read_multiple_resp_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_att_read_multiple_resp_event_rp0 *rp0 = (aci_att_read_multiple_resp_event_rp0 *)buffer_in; + aci_att_read_multiple_resp_event(rp0->Connection_Handle, + rp0->Event_Data_Length, + rp0->Set_Of_Values); +} + +/* aci_att_read_by_group_type_resp_event */ +/* Event len: 2 + 1 + 1 + rp0->Data_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is generated in response to a Read By Group Type Request. See +@ref aci_gatt_disc_all_primary_services. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Data_Length The size of each attribute data + * @param Data_Length Length of Attribute_Data_List in octets + * @param Attribute_Data_List Attribute Data List as defined in Bluetooth Core v5.0 spec. A sequence of attribute handle, end group handle, attribute value tuples: [2 octets for Attribute Handle, 2 octets End Group Handle, (Attribute_Data_Length - 4 octets) for Attribute Value] + * @retval None +*/ + +void aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_att_read_by_group_type_resp_event_rp0 *rp0 = (aci_att_read_by_group_type_resp_event_rp0 *)buffer_in; + aci_att_read_by_group_type_resp_event(rp0->Connection_Handle, + rp0->Attribute_Data_Length, + rp0->Data_Length, + rp0->Attribute_Data_List); +} + +/* aci_att_prepare_write_resp_event */ +/* Event len: 2 + 2 + 2 + 1 + rp0->Part_Attribute_Value_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is generated in response to a @ref aci_att_prepare_write_req. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Handle The handle of the attribute to be written + * @param Offset The offset of the first octet to be written. + * @param Part_Attribute_Value_Length Length of Part_Attribute_Value in octets + * @param Part_Attribute_Value The value of the attribute to be written + * @retval None +*/ + +void aci_att_prepare_write_resp_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_att_prepare_write_resp_event_rp0 *rp0 = (aci_att_prepare_write_resp_event_rp0 *)buffer_in; + aci_att_prepare_write_resp_event(rp0->Connection_Handle, + rp0->Attribute_Handle, + rp0->Offset, + rp0->Part_Attribute_Value_Length, + rp0->Part_Attribute_Value); +} + +/* aci_att_exec_write_resp_event */ +/* Event len: 2 */ +/** + * @brief This event is generated in response to an Execute Write Request. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @retval None +*/ + +void aci_att_exec_write_resp_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_att_exec_write_resp_event_rp0 *rp0 = (aci_att_exec_write_resp_event_rp0 *)buffer_in; + aci_att_exec_write_resp_event(rp0->Connection_Handle); +} + +/* aci_gatt_indication_event */ +/* Event len: 2 + 2 + 1 + rp0->Attribute_Value_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is generated when an indication is received from the server. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Handle The handle of the attribute + * @param Attribute_Value_Length Length of Attribute_Value in octets + * @param Attribute_Value The current value of the attribute + * @retval None +*/ + +void aci_gatt_indication_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_indication_event_rp0 *rp0 = (aci_gatt_indication_event_rp0 *)buffer_in; + aci_gatt_indication_event(rp0->Connection_Handle, + rp0->Attribute_Handle, + rp0->Attribute_Value_Length, + rp0->Attribute_Value); +} + +/* aci_gatt_notification_event */ +/* Event len: 2 + 2 + 1 + rp0->Attribute_Value_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is generated when a notification is received from the server. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Handle The handle of the attribute + * @param Attribute_Value_Length Length of Attribute_Value in octets + * @param Attribute_Value The current value of the attribute + * @retval None +*/ + +void aci_gatt_notification_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_notification_event_rp0 *rp0 = (aci_gatt_notification_event_rp0 *)buffer_in; + aci_gatt_notification_event(rp0->Connection_Handle, + rp0->Attribute_Handle, + rp0->Attribute_Value_Length, + rp0->Attribute_Value); +} + +/* aci_gatt_proc_complete_event */ +/* Event len: 2 + 1 */ +/** + * @brief This event is generated when a GATT client procedure completes either with error or +successfully. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Error_Code Indicates whether the procedure completed with an error or was successful (see "Status error codes" section) + * @retval None +*/ + +void aci_gatt_proc_complete_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_proc_complete_event_rp0 *rp0 = (aci_gatt_proc_complete_event_rp0 *)buffer_in; + aci_gatt_proc_complete_event(rp0->Connection_Handle, + rp0->Error_Code); +} + +/* aci_gatt_error_resp_event */ +/* Event len: 2 + 1 + 2 + 1 */ +/** + * @brief This event is generated when an Error Response is received from the server. The error +response can be given by the server at the end of one of the GATT discovery procedures. +This does not mean that the procedure ended with an error, but this error event is part of the +procedure itself. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Req_Opcode The request that generated this error response + * @param Attribute_Handle The attribute handle that generated this error response + * @param Error_Code The reason why the request has generated an error response (ATT error codes) + * Values: + - 0x01: Invalid handle + - 0x02: Read not permitted + - 0x03: Write not permitted + - 0x04: Invalid PDU + - 0x05: Insufficient authentication + - 0x06: Request not supported + - 0x07: Invalid offset + - 0x08: Insufficient authorization + - 0x09: Prepare queue full + - 0x0A: Attribute not found + - 0x0B: Attribute not long + - 0x0C: Insufficient encryption key size + - 0x0D: Invalid attribute value length + - 0x0E: Unlikely error + - 0x0F: Insufficient encryption + - 0x10: Unsupported group type + - 0x11: Insufficient resources + * @retval None +*/ + +void aci_gatt_error_resp_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_error_resp_event_rp0 *rp0 = (aci_gatt_error_resp_event_rp0 *)buffer_in; + aci_gatt_error_resp_event(rp0->Connection_Handle, + rp0->Req_Opcode, + rp0->Attribute_Handle, + rp0->Error_Code); +} + +/* aci_gatt_disc_read_char_by_uuid_resp_event */ +/* Event len: 2 + 2 + 1 + rp0->Attribute_Value_Length * (sizeof(uint8_t)) */ +/** + * @brief This event can be generated during a "Discover Characteristics By UUID" procedure or a +"Read using Characteristic UUID" procedure. +The attribute value will be a service declaration as defined in Bluetooth Core v5.0.spec +(vol.3, Part G, ch. 3.3.1), when a "Discover Characteristics By UUID" has been started. It will +be the value of the Characteristic if a* "Read using Characteristic UUID" has been +performed. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Handle The handle of the attribute + * @param Attribute_Value_Length Length of Attribute_Value in octets + * @param Attribute_Value The attribute value will be a service declaration as defined in Bluetooth Core v5.0 spec + (vol.3, Part G, ch. 3.3.1), when a "Discover Characteristics By UUID" has been started. + It will be the value of the Characteristic if a "Read using Characteristic UUID" has been performed. + * @retval None +*/ + +void aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *rp0 = (aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *)buffer_in; + aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle, + rp0->Attribute_Handle, + rp0->Attribute_Value_Length, + rp0->Attribute_Value); +} + +/* aci_gatt_write_permit_req_event */ +/* Event len: 2 + 2 + 1 + rp0->Data_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is given to the application when a write request, write command or signed write +command is received by the server from the client. This event will be given to the application +only if the event bit for this event generation is set when the characteristic was added. +When this event is received, the application has to check whether the value being requested +for write can be allowed to be written and respond with the command @ref aci_gatt_write_resp. +The details of the parameters of the command can be found. Based on the response from +the application, the attribute value will be modified by the stack. If the write is rejected by the +application, then the value of the attribute will not be modified. In case of a write REQ, an +error response will be sent to the client, with the error code as specified by the application. +In case of write/signed write commands, no response is sent to the client but the attribute is +not modified. + * @param Connection_Handle Handle of the connection on which there was the request to write the attribute + * @param Attribute_Handle The handle of the attribute + * @param Data_Length Length of Data field + * @param Data The data that the client has requested to write + * @retval None +*/ + +void aci_gatt_write_permit_req_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_write_permit_req_event_rp0 *rp0 = (aci_gatt_write_permit_req_event_rp0 *)buffer_in; + aci_gatt_write_permit_req_event(rp0->Connection_Handle, + rp0->Attribute_Handle, + rp0->Data_Length, + rp0->Data); +} + +/* aci_gatt_read_permit_req_event */ +/* Event len: 2 + 2 + 2 */ +/** + * @brief This event is given to the application when a read request or read blob request is received +by the server from the client. This event will be given to the application only if the event bit +for this event generation is set when the characteristic was added. +On receiving this event, the application can update the value of the handle if it desires and +when done, it has to send the @ref aci_gatt_allow_read command to indicate to the stack that it +can send the response to the client. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Handle The handle of the attribute + * @param Offset Contains the offset from which the read has been requested + * @retval None +*/ + +void aci_gatt_read_permit_req_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_read_permit_req_event_rp0 *rp0 = (aci_gatt_read_permit_req_event_rp0 *)buffer_in; + aci_gatt_read_permit_req_event(rp0->Connection_Handle, + rp0->Attribute_Handle, + rp0->Offset); +} + +/* aci_gatt_read_multi_permit_req_event */ +/* Event len: 2 + 1 + rp0->Number_of_Handles * (sizeof(Handle_Item_t)) */ +/** + * @brief This event is given to the application when a read multiple request or read by type request is +received by the server from the client. This event will be given to the application only if the +event bit for this event generation is set when the characteristic was added. +On receiving this event, the application can update the values of the handles if it desires and +when done, it has to send the @ref aci_gatt_allow_read command to indicate to the stack that it +can send the response to the client. + * @param Connection_Handle Handle of the connection which requested to read the attribute + * @param Number_of_Handles + * @param Handle_Item See @ref Handle_Item_t + * @retval None +*/ + +void aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_read_multi_permit_req_event_rp0 *rp0 = (aci_gatt_read_multi_permit_req_event_rp0 *)buffer_in; + aci_gatt_read_multi_permit_req_event(rp0->Connection_Handle, + rp0->Number_of_Handles, + rp0->Handle_Item); +} + +/* aci_gatt_tx_pool_available_event */ +/* Event len: 2 + 2 */ +/** + * @brief Each time BLE FW stack raises the error code +BLE_STATUS_INSUFFICIENT_RESOURCES (0x64), the +@ref aci_gatt_tx_pool_available_event event is generated as soon as there are at least two +buffers available for notifications or write commands. + * @param Connection_Handle Connection handle related to the request + * @param Available_Buffers Number of buffers available + * @retval None +*/ + +void aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_tx_pool_available_event_rp0 *rp0 = (aci_gatt_tx_pool_available_event_rp0 *)buffer_in; + aci_gatt_tx_pool_available_event(rp0->Connection_Handle, + rp0->Available_Buffers); +} + +/* aci_gatt_server_confirmation_event */ +/* Event len: 2 */ +/** + * @brief This event is generated when the client has sent the confirmation to a previously sent indication + * @param Connection_Handle Connection handle related to the event + * @retval None +*/ + +void aci_gatt_server_confirmation_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_server_confirmation_event_rp0 *rp0 = (aci_gatt_server_confirmation_event_rp0 *)buffer_in; + aci_gatt_server_confirmation_event(rp0->Connection_Handle); +} + +/* aci_gatt_prepare_write_permit_req_event */ +/* Event len: 2 + 2 + 2 + 1 + rp0->Data_Length * (sizeof(uint8_t)) */ +/** + * @brief This event is given to the application when a prepare write request +is received by the server from the client. This event will be given to the application +only if the event bit for this event generation is set when the characteristic was added. +When this event is received, the application has to check whether the value being requested +for write can be allowed to be written and respond with the command @ref aci_gatt_write_resp. +Based on the response from the application, the attribute value will be modified by the stack. +If the write is rejected by the application, then the value of the attribute will not be modified +and an error response will be sent to the client, with the error code as specified by the application. + * @param Connection_Handle Handle of the connection on which there was the request to write the attribute + * @param Attribute_Handle The handle of the attribute + * @param Offset The offset from which the prepare write has been requested + * @param Data_Length Length of Data field + * @param Data The data that the client has requested to write + * @retval None +*/ + +void aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_prepare_write_permit_req_event_rp0 *rp0 = (aci_gatt_prepare_write_permit_req_event_rp0 *)buffer_in; + aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle, + rp0->Attribute_Handle, + rp0->Offset, + rp0->Data_Length, + rp0->Data); +} + +/* aci_gatt_read_ext_event */ +/* Event len: 2 + 2 + 2 + rp0->Event_Data_Length * (sizeof(uint8_t)) */ +/** + * @brief When it is enabled with ACI_GATT_SET_EVENT_MASK, this event is generated instead of ACI_ATT_READ_RESP_EVENT / ACI_ATT_READ_BLOB_RESP_EVENT / ACI_ATT_READ_MULTIPLE_RESP_EVENT. +This event should be used instead of those events when ATT_MTU > (BLE_EVT_MAX_PARAM_LEN - 4) +i.e. ATT_MTU > 251 for BLE_EVT_MAX_PARAM_LEN default value. + + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Offset Bits 14-0: offset in octets from which Attribute_Value data starts. Bit 15 is used as flag: when set to 1 it indicates that more data are to come (fragmented event in case of long attribute data). + * @param Event_Data_Length Length of following data + * @param Attribute_Value The value of the attribute(s). + * @retval None +*/ + +void aci_gatt_read_ext_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_read_ext_event_rp0 *rp0 = (aci_gatt_read_ext_event_rp0 *)buffer_in; + aci_gatt_read_ext_event(rp0->Connection_Handle, + rp0->Offset, + rp0->Event_Data_Length, + rp0->Attribute_Value); +} + +/* aci_gatt_indication_ext_event */ +/* Event len: 2 + 2 + 2 + 2 + rp0->Attribute_Value_Length * (sizeof(uint8_t)) */ +/** + * @brief When it is enabled with ACI_GATT_SET_EVENT_MASK and when an indication is received from the server, this event is generated instead of ACI_GATT_INDICATION_EVENT. +This event should be used instead of ACI_GATT_INDICATION_EVENT when ATT_MTU > (BLE_EVT_MAX_PARAM_LEN - 4) +i.e. ATT_MTU > 251 for BLE_EVT_MAX_PARAM_LEN default value. + + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Handle The handle of the attribute + * @param Offset Bits 14-0: offset in octets from which Attribute_Value data starts. Bit 15 is used as flag: when set to 1 it indicates that more data are to come (fragmented event in case of long attribute data). + * @param Attribute_Value_Length Length of Attribute_Value in octets + * @param Attribute_Value The current value of the attribute + * @retval None +*/ + +void aci_gatt_indication_ext_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_indication_ext_event_rp0 *rp0 = (aci_gatt_indication_ext_event_rp0 *)buffer_in; + aci_gatt_indication_ext_event(rp0->Connection_Handle, + rp0->Attribute_Handle, + rp0->Offset, + rp0->Attribute_Value_Length, + rp0->Attribute_Value); +} + +/* aci_gatt_notification_ext_event */ +/* Event len: 2 + 2 + 2 + 2 + rp0->Attribute_Value_Length * (sizeof(uint8_t)) */ +/** + * @brief When it is enabled with ACI_GATT_SET_EVENT_MASK and when a notification is received from the server, this event is generated instead of ACI_GATT_NOTIFICATION_EVENT. +This event should be used instead of ACI_GATT_NOTIFICATION_EVENT when ATT_MTU > (BLE_EVT_MAX_PARAM_LEN - 4) +i.e. ATT_MTU > 251 for BLE_EVT_MAX_PARAM_LEN default value. + + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Handle The handle of the attribute + * @param Offset Bits 14-0: offset in octets from which Attribute_Value data starts. Bit 15 is used as flag: when set to 1 it indicates that more data are to come (fragmented event in case of long attribute data). + * @param Attribute_Value_Length Length of Attribute_Value in octets + * @param Attribute_Value The current value of the attribute + * @retval None +*/ + +void aci_gatt_notification_ext_event_process(uint8_t *buffer_in) +{ + /* Input params */ + aci_gatt_notification_ext_event_rp0 *rp0 = (aci_gatt_notification_ext_event_rp0 *)buffer_in; + aci_gatt_notification_ext_event(rp0->Connection_Handle, + rp0->Attribute_Handle, + rp0->Offset, + rp0->Attribute_Value_Length, + rp0->Attribute_Value); +} + +/* hci_le_connection_complete_event */ +/* Event len: 1 + 2 + 1 + 1 + 6 + 2 + 2 + 2 + 1 */ +/** + * @brief The LE Connection Complete event indicates to both of the Hosts forming the +connection that a new connection has been created. Upon the creation of the +connection a Connection_Handle shall be assigned by the Controller, and +passed to the Host in this event. If the connection establishment fails this event +shall be provided to the Host that had issued the LE_Create_Connection command. +This event indicates to the Host which issued a LE_Create_Connection +command and received a Command Status event if the connection +establishment failed or was successful. +The Master_Clock_Accuracy parameter is only valid for a slave. On a master, +this parameter shall be set to 0x00. See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.1 + * @param Status Status error code. + * @param Connection_Handle Connection handle to be used to identify the connection with the peer device. + * Values: + - 0x0000 ... 0x0EFF + * @param Role Role of the local device in the connection. + * Values: + - 0x00: Master + - 0x01: Slave + * @param Peer_Address_Type The address type of the peer device. + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + * @param Peer_Address Public Device Address or Random Device Address of the peer +device + * @param Conn_Interval Connection interval used on this connection. +Time = N * 1.25 msec + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Supervision_Timeout Supervision timeout for the LE Link. +It shall be a multiple of 10 ms and larger than (1 + connSlaveLatency) * connInterval * 2. +Time = N * 10 msec. + * Values: + - 0x000A (100 ms) ... 0x0C80 (32000 ms) + * @param Master_Clock_Accuracy Master clock accuracy. Only valid for a slave. + * Values: + - 0x00: 500 ppm + - 0x01: 250 ppm + - 0x02: 150 ppm + - 0x03: 100 ppm + - 0x04: 75 ppm + - 0x05: 50 ppm + - 0x06: 30 ppm + - 0x07: 20 ppm + * @retval None +*/ + +void hci_le_connection_complete_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_le_connection_complete_event_rp0 *rp0 = (hci_le_connection_complete_event_rp0 *)buffer_in; + hci_le_connection_complete_event(rp0->Status, + rp0->Connection_Handle, + rp0->Role, + rp0->Peer_Address_Type, + rp0->Peer_Address, + rp0->Conn_Interval, + rp0->Conn_Latency, + rp0->Supervision_Timeout, + rp0->Master_Clock_Accuracy); +} + +/* hci_le_advertising_report_event */ +/* Event len: 1 + rp0->Num_Reports * (sizeof(Advertising_Report_t)) */ +/** + * @brief The LE Advertising Report event indicates that a Bluetooth device or multiple +Bluetooth devices have responded to an active scan or received some information +during a passive scan. The Controller may queue these advertising reports +and send information from multiple devices in one LE Advertising Report event. See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.2 + * @param Num_Reports Number of responses in this event. + * Values: + - 0x01 + * @param Advertising_Report See @ref Advertising_Report_t + * @retval None +*/ + +void hci_le_advertising_report_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_le_advertising_report_event_rp0 *rp0 = (hci_le_advertising_report_event_rp0 *)buffer_in; + + Advertising_Report_t Advertising_Report[1]; + int i; + for (i = 0; i < rp0->Num_Reports; i++) + { + buffer_in += 1; + Osal_MemCpy( &Advertising_Report[0], buffer_in, 9 ); + Advertising_Report[0].Data = &buffer_in[9]; + buffer_in += 9 + buffer_in[8]; + Advertising_Report[0].RSSI = buffer_in[0]; + hci_le_advertising_report_event( 1, Advertising_Report ); + } + +} + +/* hci_le_connection_update_complete_event */ +/* Event len: 1 + 2 + 2 + 2 + 2 */ +/** + * @brief The LE Connection Update Complete event is used to indicate that the Controller +process to update the connection has completed. +On a slave, if no connection parameters are updated, then this event shall not be issued. +On a master, this event shall be issued if the Connection_Update command was sent. See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.3 + * @param Status Status error code. + * @param Connection_Handle Connection handle to be used to identify the connection with the peer device. + * Values: + - 0x0000 ... 0x0EFF + * @param Conn_Interval Connection interval used on this connection. +Time = N * 1.25 msec + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Supervision_Timeout Supervision timeout for the LE Link. +It shall be a multiple of 10 ms and larger than (1 + connSlaveLatency) * connInterval * 2. +Time = N * 10 msec. + * Values: + - 0x000A (100 ms) ... 0x0C80 (32000 ms) + * @retval None +*/ + +void hci_le_connection_update_complete_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_le_connection_update_complete_event_rp0 *rp0 = (hci_le_connection_update_complete_event_rp0 *)buffer_in; + hci_le_connection_update_complete_event(rp0->Status, + rp0->Connection_Handle, + rp0->Conn_Interval, + rp0->Conn_Latency, + rp0->Supervision_Timeout); +} + +/* hci_le_read_remote_features_complete_event */ +/* Event len: 1 + 2 + 8 */ +/** + * @brief The LE Read Remote Features Complete event is used to indicate the +completion of the process of the Controller obtaining the used features of the +remote Bluetooth device specified by the Connection_Handle event parameter.See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.4 + * @param Status Status error code. + * @param Connection_Handle Connection handle to be used to identify the connection with the peer device. + * Values: + - 0x0000 ... 0x0EFF + * @param LE_Features Bit Mask List of used LE features. For details see LE Link Layer specification. + * @retval None +*/ + +void hci_le_read_remote_features_complete_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_le_read_remote_features_complete_event_rp0 *rp0 = (hci_le_read_remote_features_complete_event_rp0 *)buffer_in; + hci_le_read_remote_features_complete_event(rp0->Status, + rp0->Connection_Handle, + rp0->LE_Features); +} + +/* hci_le_long_term_key_request_event */ +/* Event len: 2 + 8 + 2 */ +/** + * @brief The LE Long Term Key Request event indicates that the master device is +attempting to encrypt or re-encrypt the link and is requesting the Long Term +Key from the Host. (See [Vol 6] Part B, Section 5.1.3)and Bluetooth spec 5.0 vol 2 [part E] 7.7.65.5 + * @param Connection_Handle Connection handle to be used to identify the connection with the peer device. + * Values: + - 0x0000 ... 0x0EFF + * @param Random_Number 64-bit random number + * @param Encrypted_Diversifier 16-bit encrypted diversifier + * @retval None +*/ + +void hci_le_long_term_key_request_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_le_long_term_key_request_event_rp0 *rp0 = (hci_le_long_term_key_request_event_rp0 *)buffer_in; + hci_le_long_term_key_request_event(rp0->Connection_Handle, + rp0->Random_Number, + rp0->Encrypted_Diversifier); +} + +/* hci_le_data_length_change_event */ +/* Event len: 2 + 2 + 2 + 2 + 2 */ +/** + * @brief The LE Data Length Change event notifies the Host of a change to either the +maximum Payload length or the maximum transmission time of packets in +either direction. The values reported are the maximum that will actually be +used on the connection following the change, except that on the LE Coded +PHY a packet taking up to 2704 us to transmit may be sent even though the +corresponding parameter has a lower value. + See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.7 + * @param Connection_Handle Connection handle to be used to identify the connection with the peer device. + * Values: + - 0x0000 ... 0x0EFF + * @param MaxTxOctets The maximum number of payload octets in a Link Layer packet that the +local Controller will send on this connection(connEffectiveMaxTxOctets defined in [Vol 6] Part B, Section 4.5.10). + * Values: + - 0x001B ... 0x00FB + * @param MaxTxTime The maximum time that the local Controller will take to send a Link +Layer packet on this connection (connEffectiveMaxTxTime defined in[Vol 6] Part B, Section 4.5.10). + * Values: + - 0x0148 ... 0x4290 + * @param MaxRxOctets The maximum number of payload octets in a Link Layer packet that the +local Controller expects to receive on this connection(connEffectiveMaxRxOctets defined in [Vol 6] Part B, Section 4.5.10). + * Values: + - 0x001B ... 0x00FB + * @param MaxRxTime The maximum time that the local Controller expects to take to receive a +Link Layer packet on this connection (connEffectiveMaxRxTime defined in [Vol 6] Part B, Section 4.5.10). + * Values: + - 0x0148 ... 0x4290 + * @retval None +*/ + +void hci_le_data_length_change_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_le_data_length_change_event_rp0 *rp0 = (hci_le_data_length_change_event_rp0 *)buffer_in; + hci_le_data_length_change_event(rp0->Connection_Handle, + rp0->MaxTxOctets, + rp0->MaxTxTime, + rp0->MaxRxOctets, + rp0->MaxRxTime); +} + +/* hci_le_read_local_p256_public_key_complete_event */ +/* Event len: 1 + 64 */ +/** + * @brief This event is generated when local P-256 key generation is complete. + See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.8 + * @param Status Status error code. + * @param Local_P256_Public_Key Local P-256 public key. + * @retval None +*/ + +void hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_le_read_local_p256_public_key_complete_event_rp0 *rp0 = (hci_le_read_local_p256_public_key_complete_event_rp0 *)buffer_in; + hci_le_read_local_p256_public_key_complete_event(rp0->Status, + rp0->Local_P256_Public_Key); +} + +/* hci_le_generate_dhkey_complete_event */ +/* Event len: 1 + 32 */ +/** + * @brief This event indicates that LE Diffie Hellman key generation has been completed +by the Controller. See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.9 + * @param Status Status error code. + * @param DHKey Diffie Hellman Key + * @retval None +*/ + +void hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_le_generate_dhkey_complete_event_rp0 *rp0 = (hci_le_generate_dhkey_complete_event_rp0 *)buffer_in; + hci_le_generate_dhkey_complete_event(rp0->Status, + rp0->DHKey); +} + +/* hci_le_enhanced_connection_complete_event */ +/* Event len: 1 + 2 + 1 + 1 + 6 + 6 + 6 + 2 + 2 + 2 + 1 */ +/** + * @brief The LE Enhanced Connection Complete event indicates to both of the Hosts +forming the connection that a new connection has been created. Upon the +creation of the connection a Connection_Handle shall be assigned by the +Controller, and passed to the Host in this event. If the connection establishment +fails, this event shall be provided to the Host that had issued the +LE_Create_Connection command. +If this event is unmasked and LE Connection Complete event is unmasked, +only the LE Enhanced Connection Complete event is sent when a new +connection has been completed. +This event indicates to the Host that issued a LE_Create_Connection +command and received a Command Status event if the connection +establishment failed or was successful. +The Master_Clock_Accuracy parameter is only valid for a slave. On a master, +this parameter shall be set to 0x00. See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.10 + * @param Status Status error code. + * @param Connection_Handle Connection handle to be used to identify the connection with the peer device. + * Values: + - 0x0000 ... 0x0EFF + * @param Role Role of the local device in the connection. + * Values: + - 0x00: Master + - 0x01: Slave + * @param Peer_Address_Type 0x00 Public Device Address +0x01 Random Device Address +0x02 Public Identity Address (Corresponds to Resolved Private Address) +0x03 Random (Static) Identity Address (Corresponds to Resolved Private Address) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Public Identity Address + - 0x03: Random (Static) Identity Address + * @param Peer_Address Public Device Address, Random Device Address, Public Identity +Address or Random (static) Identity Address of the device to be connected. + * @param Local_Resolvable_Private_Address Resolvable Private Address being used by the local device for this connection. +This is only valid when the Own_Address_Type is set to 0x02 or 0x03. For other Own_Address_Type values, +the Controller shall return all zeros. + * @param Peer_Resolvable_Private_Address Resolvable Private Address being used by the peer device for this connection. +This is only valid for Peer_Address_Type 0x02 and 0x03. For +other Peer_Address_Type values, the Controller shall return all zeros. + * @param Conn_Interval Connection interval used on this connection. +Time = N * 1.25 msec + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Supervision_Timeout Supervision timeout for the LE Link. +It shall be a multiple of 10 ms and larger than (1 + connSlaveLatency) * connInterval * 2. +Time = N * 10 msec. + * Values: + - 0x000A (100 ms) ... 0x0C80 (32000 ms) + * @param Master_Clock_Accuracy Master clock accuracy. Only valid for a slave. + * Values: + - 0x00: 500 ppm + - 0x01: 250 ppm + - 0x02: 150 ppm + - 0x03: 100 ppm + - 0x04: 75 ppm + - 0x05: 50 ppm + - 0x06: 30 ppm + - 0x07: 20 ppm + * @retval None +*/ + +void hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_le_enhanced_connection_complete_event_rp0 *rp0 = (hci_le_enhanced_connection_complete_event_rp0 *)buffer_in; + hci_le_enhanced_connection_complete_event(rp0->Status, + rp0->Connection_Handle, + rp0->Role, + rp0->Peer_Address_Type, + rp0->Peer_Address, + rp0->Local_Resolvable_Private_Address, + rp0->Peer_Resolvable_Private_Address, + rp0->Conn_Interval, + rp0->Conn_Latency, + rp0->Supervision_Timeout, + rp0->Master_Clock_Accuracy); +} + +/* hci_le_direct_advertising_report_event */ +/* Event len: 1 + rp0->Num_Reports * (sizeof(Direct_Advertising_Report_t)) */ +/** + * @brief The LE Direct Advertising Report event indicates that directed advertisements +have been received where the advertiser is using a resolvable private address +for the InitA field in the ADV_DIRECT_IND PDU and the +Scanning_Filter_Policy is equal to 0x02 or 0x03, see HCI_LE_Set_Scan_Parameters. +Direct_Address_Type and Direct_Addres is the address the directed +advertisements are being directed to. Address_Type and Address is the +address of the advertiser sending the directed advertisements. See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.11 + * @param Num_Reports Number of responses in this event. + * Values: + - 0x01 + * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t + * @retval None +*/ + +void hci_le_direct_advertising_report_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_le_direct_advertising_report_event_rp0 *rp0 = (hci_le_direct_advertising_report_event_rp0 *)buffer_in; + hci_le_direct_advertising_report_event(rp0->Num_Reports, + rp0->Direct_Advertising_Report); +} + +/* hci_le_phy_update_complete_event */ +/* Event len: 1 + 2 + 1 + 1 */ +/** + * @brief The LE PHY Update Complete Event is used to indicate that the Controller has +changed the transmitter PHY or receiver PHY in use. +If the Controller changes the transmitter PHY, the receiver PHY, or both PHYs, +this event shall be issued. +If an LE_Set_PHY command was sent and the Controller determines that +neither PHY will change as a result, it issues this event immediately. + See See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.12 + * @param Status Status error code. + * @param Connection_Handle Connection handle to be used to identify the connection with the peer device. + * Values: + - 0x0000 ... 0x0EFF + * @param TX_PHY Transmitter PHY in use + * Values: + - 0x01: The transmitter PHY for the connection is LE 1M + - 0x02: The transmitter PHY for the connection is LE 2M + - 0x03: The transmitter PHY for the connection is LE Coded (Not Supported by STM32WB) + * @param RX_PHY Receiver PHY in use + * Values: + - 0x01: The receiver PHY for the connection is LE 1M + - 0x02: The receiver PHY for the connection is LE 2M + - 0x03: The receiver PHY for the connection is LE Coded (Not Supported by STM32WB) + * @retval None +*/ + +void hci_le_phy_update_complete_event_process(uint8_t *buffer_in) +{ + /* Input params */ + hci_le_phy_update_complete_event_rp0 *rp0 = (hci_le_phy_update_complete_event_rp0 *)buffer_in; + hci_le_phy_update_complete_event(rp0->Status, + rp0->Connection_Handle, + rp0->TX_PHY, + rp0->RX_PHY); +} + diff --git a/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_events.h b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_events.h new file mode 100644 index 0000000..4aa35e2 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_events.h @@ -0,0 +1,1185 @@ +/****************************************************************************** + * @file ble_events.h + * @author MCD Application Team + * @date 22 January 2020 + * @brief Header file for STM32WB (Event callbacks) + * Auto-generated file: do not edit! + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#ifndef BLE_EVENTS_H__ +#define BLE_EVENTS_H__ + + + +#include "ble_types.h" + +typedef struct +{ + uint16_t evt_code; + void (*process)(uint8_t *buffer_in); +} hci_event_table_t; + +#define HCI_EVENT_TABLE_SIZE 7 +#define HCI_LE_META_EVENT_TABLE_SIZE 11 +#define HCI_VENDOR_SPECIFIC_EVENT_TABLE_SIZE 43 +extern const hci_event_table_t hci_event_table[HCI_EVENT_TABLE_SIZE]; +extern const hci_event_table_t hci_le_meta_event_table[HCI_LE_META_EVENT_TABLE_SIZE]; +extern const hci_event_table_t hci_vendor_specific_event_table[HCI_VENDOR_SPECIFIC_EVENT_TABLE_SIZE]; +/** + *@defgroup HCI_events HCI events + *@brief HCI events layer. + *@{ + */ +/* HCI events */ +/** + * @brief The Disconnection Complete event occurs when a connection is terminated. +The status parameter indicates if the disconnection was successful or not. The +reason parameter indicates the reason for the disconnection if the disconnection +was successful. If the disconnection was not successful, the value of the +reason parameter can be ignored by the Host. For example, this can be the +case if the Host has issued the Disconnect command and there was a parameter +error, or the command was not presently allowed, or a Connection_Handle +that didn't correspond to a connection was given. + * @param Status Status error code. + * @param Connection_Handle Connection_Handle which was disconnected. + * Values: + - 0x0000 ... 0x0EFF + * @param Reason Reason for disconnection (see Bluetooth Core Specification [Vol 2] Part D, Error Codes). + * @retval None +*/ +WEAK_FUNCTION(void hci_disconnection_complete_event(uint8_t Status, + uint16_t Connection_Handle, + uint8_t Reason)); +/** + * @brief The Encryption Change event is used to indicate that the change of the encryption +mode has been completed. The Connection_Handle will be a Connection_Handle +for an ACL connection. The Encryption_Enabled event parameter +specifies the new Encryption_Enabled parameter for the Connection_Handle +specified by the Connection_Handle event parameter. This event will occur on +both devices to notify the Hosts when Encryption has changed for the specified +Connection_Handle between two devices. Note: This event shall not be generated +if encryption is paused or resumed; during a role switch, for example. +The meaning of the Encryption_Enabled parameter depends on whether the +Host has indicated support for Secure Connections in the Secure_Connections_Host_Support +parameter. When Secure_Connections_Host_Support is +'disabled' or the Connection_Handle refers to an LE link, the Controller shall +only use Encryption_Enabled values 0x00 (OFF) and 0x01 (ON). +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.7.8) + * @param Status Status error code. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Encryption_Enabled Link Level Encryption. + * Values: + - 0x00: Link Level Encryption OFF + - 0x01: Link Level Encryption is ON with AES-CCM + * @retval None +*/ +WEAK_FUNCTION(void hci_encryption_change_event(uint8_t Status, + uint16_t Connection_Handle, + uint8_t Encryption_Enabled)); +/** + * @brief The Read Remote Version Information Complete event is used to indicate the +completion of the process obtaining the version information of the remote Controller +specified by the Connection_Handle event parameter. The Connection_Handle +shall be for an ACL connection. +The Version event parameter defines the specification version of the LE Controller. +The Manufacturer_Name event parameter indicates the manufacturer +of the remote Controller. The Subversion event parameter is controlled +by the manufacturer and is implementation dependent. The Subversion +event parameter defines the various revisions that each version of the Bluetooth +hardware will go through as design processes change and errors are +fixed. This allows the software to determine what Bluetooth hardware is being +used and, if necessary, to work around various bugs in the hardware. +When the Connection_Handle is associated with an LE-U logical link, the Version +event parameter shall be Link Layer VersNr parameter, the Manufacturer_Name +event parameter shall be the CompId parameter, and the Subversion +event parameter shall be the SubVersNr parameter. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.7.12) + * @param Status Status error code. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Version Version of the Current LMP in the remote Controller + * @param Manufacturer_Name Manufacturer Name of the remote Controller + * @param Subversion Subversion of the LMP in the remote Controller + * @retval None +*/ +WEAK_FUNCTION(void hci_read_remote_version_information_complete_event(uint8_t Status, + uint16_t Connection_Handle, + uint8_t Version, + uint16_t Manufacturer_Name, + uint16_t Subversion)); +/** + * @brief The Hardware Error event is used to indicate some implementation specific type of hardware failure for the controller. This event is used to notify the Host that a hardware failure has occurred in the Controller. + * @param Hardware_Code Hardware Error Event code. +Error code 0 is not used. +Error code 1 is bluecore act2 error detected. +Error code 2 is bluecore time overrun error detected. +Error code 3 is internal FIFO full. + * Values: + - 0x00: Not used + - 0x01: event_act2 error + - 0x02: event_time_overrun error + - 0x03: event_fifo_full error + * @retval None +*/ +WEAK_FUNCTION(void hci_hardware_error_event(uint8_t Hardware_Code)); +/** + * @brief 'The Number Of Completed Packets event is used by the Controller to indicate +to the Host how many HCI Data Packets have been completed (transmitted or +flushed) for each Connection_Handle since the previous Number Of Completed +Packets event was sent to the Host. This means that the corresponding +buffer space has been freed in the Controller. Based on this information, and +the HC_Total_Num_ACL_Data_Packets and HC_Total_Num_Synchronous_- +Data_Packets return parameter of the Read_Buffer_Size command, the Host +can determine for which Connection_Handles the following HCI Data Packets +should be sent to the Controller. The Number Of Completed Packets event +must not be sent before the corresponding Connection Complete event. While +the Controller has HCI data packets in its buffer, it must keep sending the Number +Of Completed Packets event to the Host at least periodically, until it finally +reports that all the pending ACL Data Packets have been transmitted or +flushed. + * @param Number_of_Handles The number of Connection_Handles and Num_HCI_Data_Packets parameters pairs contained in this event + * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t + * @retval None +*/ +WEAK_FUNCTION(void hci_number_of_completed_packets_event(uint8_t Number_of_Handles, + Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[])); +/** + * @brief 'This event is used to indicate that the Controller's data buffers have been overflowed. +This can occur if the Host has sent more packets than allowed. The +Link_Type parameter is used to indicate that the overflow was caused by ACL data. + * @param Link_Type On wich type of channel overflow has occurred. + * Values: + - 0x01: ACL Buffer Overflow + * @retval None +*/ +WEAK_FUNCTION(void hci_data_buffer_overflow_event(uint8_t Link_Type)); +/** + * @brief 'The Encryption Key Refresh Complete event is used to indicate to the Host +that the encryption key was refreshed on the given Connection_Handle any +time encryption is paused and then resumed. +If the Encryption Key Refresh Complete event was generated due to an +encryption pause and resume operation embedded within a change connection +link key procedure, the Encryption Key Refresh Complete event shall be sent +prior to the Change Connection Link Key Complete event. +If the Encryption Key Refresh Complete event was generated due to an +encryption pause and resume operation embedded within a role switch procedure, +the Encryption Key Refresh Complete event shall be sent prior to the +Role Change event. + * @param Status Status error code. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @retval None +*/ +WEAK_FUNCTION(void hci_encryption_key_refresh_complete_event(uint8_t Status, + uint16_t Connection_Handle)); +/** + * @} + */ +/** + *@defgroup HCI_LE_meta_events HCI LE meta events + *@brief HCI LE meta events layer. + *@{ + */ +/* HCI LE meta events */ +/** + * @brief The LE Connection Complete event indicates to both of the Hosts forming the +connection that a new connection has been created. Upon the creation of the +connection a Connection_Handle shall be assigned by the Controller, and +passed to the Host in this event. If the connection establishment fails this event +shall be provided to the Host that had issued the LE_Create_Connection command. +This event indicates to the Host which issued a LE_Create_Connection +command and received a Command Status event if the connection +establishment failed or was successful. +The Master_Clock_Accuracy parameter is only valid for a slave. On a master, +this parameter shall be set to 0x00. See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.1 + * @param Status Status error code. + * @param Connection_Handle Connection handle to be used to identify the connection with the peer device. + * Values: + - 0x0000 ... 0x0EFF + * @param Role Role of the local device in the connection. + * Values: + - 0x00: Master + - 0x01: Slave + * @param Peer_Address_Type The address type of the peer device. + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + * @param Peer_Address Public Device Address or Random Device Address of the peer +device + * @param Conn_Interval Connection interval used on this connection. +Time = N * 1.25 msec + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Supervision_Timeout Supervision timeout for the LE Link. +It shall be a multiple of 10 ms and larger than (1 + connSlaveLatency) * connInterval * 2. +Time = N * 10 msec. + * Values: + - 0x000A (100 ms) ... 0x0C80 (32000 ms) + * @param Master_Clock_Accuracy Master clock accuracy. Only valid for a slave. + * Values: + - 0x00: 500 ppm + - 0x01: 250 ppm + - 0x02: 150 ppm + - 0x03: 100 ppm + - 0x04: 75 ppm + - 0x05: 50 ppm + - 0x06: 30 ppm + - 0x07: 20 ppm + * @retval None +*/ +WEAK_FUNCTION(void hci_le_connection_complete_event(uint8_t Status, + uint16_t Connection_Handle, + uint8_t Role, + uint8_t Peer_Address_Type, + uint8_t Peer_Address[6], + uint16_t Conn_Interval, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout, + uint8_t Master_Clock_Accuracy)); +/** + * @brief The LE Advertising Report event indicates that a Bluetooth device or multiple +Bluetooth devices have responded to an active scan or received some information +during a passive scan. The Controller may queue these advertising reports +and send information from multiple devices in one LE Advertising Report event. See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.2 + * @param Num_Reports Number of responses in this event. + * Values: + - 0x01 + * @param Advertising_Report See @ref Advertising_Report_t + * @retval None +*/ +WEAK_FUNCTION(void hci_le_advertising_report_event(uint8_t Num_Reports, + Advertising_Report_t Advertising_Report[])); +/** + * @brief The LE Connection Update Complete event is used to indicate that the Controller +process to update the connection has completed. +On a slave, if no connection parameters are updated, then this event shall not be issued. +On a master, this event shall be issued if the Connection_Update command was sent. See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.3 + * @param Status Status error code. + * @param Connection_Handle Connection handle to be used to identify the connection with the peer device. + * Values: + - 0x0000 ... 0x0EFF + * @param Conn_Interval Connection interval used on this connection. +Time = N * 1.25 msec + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Supervision_Timeout Supervision timeout for the LE Link. +It shall be a multiple of 10 ms and larger than (1 + connSlaveLatency) * connInterval * 2. +Time = N * 10 msec. + * Values: + - 0x000A (100 ms) ... 0x0C80 (32000 ms) + * @retval None +*/ +WEAK_FUNCTION(void hci_le_connection_update_complete_event(uint8_t Status, + uint16_t Connection_Handle, + uint16_t Conn_Interval, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout)); +/** + * @brief The LE Read Remote Features Complete event is used to indicate the +completion of the process of the Controller obtaining the used features of the +remote Bluetooth device specified by the Connection_Handle event parameter.See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.4 + * @param Status Status error code. + * @param Connection_Handle Connection handle to be used to identify the connection with the peer device. + * Values: + - 0x0000 ... 0x0EFF + * @param LE_Features Bit Mask List of used LE features. For details see LE Link Layer specification. + * @retval None +*/ +WEAK_FUNCTION(void hci_le_read_remote_features_complete_event(uint8_t Status, + uint16_t Connection_Handle, + uint8_t LE_Features[8])); +/** + * @brief The LE Long Term Key Request event indicates that the master device is +attempting to encrypt or re-encrypt the link and is requesting the Long Term +Key from the Host. (See [Vol 6] Part B, Section 5.1.3)and Bluetooth spec 5.0 vol 2 [part E] 7.7.65.5 + * @param Connection_Handle Connection handle to be used to identify the connection with the peer device. + * Values: + - 0x0000 ... 0x0EFF + * @param Random_Number 64-bit random number + * @param Encrypted_Diversifier 16-bit encrypted diversifier + * @retval None +*/ +WEAK_FUNCTION(void hci_le_long_term_key_request_event(uint16_t Connection_Handle, + uint8_t Random_Number[8], + uint16_t Encrypted_Diversifier)); +/** + * @brief The LE Data Length Change event notifies the Host of a change to either the +maximum Payload length or the maximum transmission time of packets in +either direction. The values reported are the maximum that will actually be +used on the connection following the change, except that on the LE Coded +PHY a packet taking up to 2704 us to transmit may be sent even though the +corresponding parameter has a lower value. + See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.7 + * @param Connection_Handle Connection handle to be used to identify the connection with the peer device. + * Values: + - 0x0000 ... 0x0EFF + * @param MaxTxOctets The maximum number of payload octets in a Link Layer packet that the +local Controller will send on this connection(connEffectiveMaxTxOctets defined in [Vol 6] Part B, Section 4.5.10). + * Values: + - 0x001B ... 0x00FB + * @param MaxTxTime The maximum time that the local Controller will take to send a Link +Layer packet on this connection (connEffectiveMaxTxTime defined in[Vol 6] Part B, Section 4.5.10). + * Values: + - 0x0148 ... 0x4290 + * @param MaxRxOctets The maximum number of payload octets in a Link Layer packet that the +local Controller expects to receive on this connection(connEffectiveMaxRxOctets defined in [Vol 6] Part B, Section 4.5.10). + * Values: + - 0x001B ... 0x00FB + * @param MaxRxTime The maximum time that the local Controller expects to take to receive a +Link Layer packet on this connection (connEffectiveMaxRxTime defined in [Vol 6] Part B, Section 4.5.10). + * Values: + - 0x0148 ... 0x4290 + * @retval None +*/ +WEAK_FUNCTION(void hci_le_data_length_change_event(uint16_t Connection_Handle, + uint16_t MaxTxOctets, + uint16_t MaxTxTime, + uint16_t MaxRxOctets, + uint16_t MaxRxTime)); +/** + * @brief This event is generated when local P-256 key generation is complete. + See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.8 + * @param Status Status error code. + * @param Local_P256_Public_Key Local P-256 public key. + * @retval None +*/ +WEAK_FUNCTION(void hci_le_read_local_p256_public_key_complete_event(uint8_t Status, + uint8_t Local_P256_Public_Key[64])); +/** + * @brief This event indicates that LE Diffie Hellman key generation has been completed +by the Controller. See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.9 + * @param Status Status error code. + * @param DHKey Diffie Hellman Key + * @retval None +*/ +WEAK_FUNCTION(void hci_le_generate_dhkey_complete_event(uint8_t Status, + uint8_t DHKey[32])); +/** + * @brief The LE Enhanced Connection Complete event indicates to both of the Hosts +forming the connection that a new connection has been created. Upon the +creation of the connection a Connection_Handle shall be assigned by the +Controller, and passed to the Host in this event. If the connection establishment +fails, this event shall be provided to the Host that had issued the +LE_Create_Connection command. +If this event is unmasked and LE Connection Complete event is unmasked, +only the LE Enhanced Connection Complete event is sent when a new +connection has been completed. +This event indicates to the Host that issued a LE_Create_Connection +command and received a Command Status event if the connection +establishment failed or was successful. +The Master_Clock_Accuracy parameter is only valid for a slave. On a master, +this parameter shall be set to 0x00. See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.10 + * @param Status Status error code. + * @param Connection_Handle Connection handle to be used to identify the connection with the peer device. + * Values: + - 0x0000 ... 0x0EFF + * @param Role Role of the local device in the connection. + * Values: + - 0x00: Master + - 0x01: Slave + * @param Peer_Address_Type 0x00 Public Device Address +0x01 Random Device Address +0x02 Public Identity Address (Corresponds to Resolved Private Address) +0x03 Random (Static) Identity Address (Corresponds to Resolved Private Address) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Public Identity Address + - 0x03: Random (Static) Identity Address + * @param Peer_Address Public Device Address, Random Device Address, Public Identity +Address or Random (static) Identity Address of the device to be connected. + * @param Local_Resolvable_Private_Address Resolvable Private Address being used by the local device for this connection. +This is only valid when the Own_Address_Type is set to 0x02 or 0x03. For other Own_Address_Type values, +the Controller shall return all zeros. + * @param Peer_Resolvable_Private_Address Resolvable Private Address being used by the peer device for this connection. +This is only valid for Peer_Address_Type 0x02 and 0x03. For +other Peer_Address_Type values, the Controller shall return all zeros. + * @param Conn_Interval Connection interval used on this connection. +Time = N * 1.25 msec + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Supervision_Timeout Supervision timeout for the LE Link. +It shall be a multiple of 10 ms and larger than (1 + connSlaveLatency) * connInterval * 2. +Time = N * 10 msec. + * Values: + - 0x000A (100 ms) ... 0x0C80 (32000 ms) + * @param Master_Clock_Accuracy Master clock accuracy. Only valid for a slave. + * Values: + - 0x00: 500 ppm + - 0x01: 250 ppm + - 0x02: 150 ppm + - 0x03: 100 ppm + - 0x04: 75 ppm + - 0x05: 50 ppm + - 0x06: 30 ppm + - 0x07: 20 ppm + * @retval None +*/ +WEAK_FUNCTION(void hci_le_enhanced_connection_complete_event(uint8_t Status, + uint16_t Connection_Handle, + uint8_t Role, + uint8_t Peer_Address_Type, + uint8_t Peer_Address[6], + uint8_t Local_Resolvable_Private_Address[6], + uint8_t Peer_Resolvable_Private_Address[6], + uint16_t Conn_Interval, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout, + uint8_t Master_Clock_Accuracy)); +/** + * @brief The LE Direct Advertising Report event indicates that directed advertisements +have been received where the advertiser is using a resolvable private address +for the InitA field in the ADV_DIRECT_IND PDU and the +Scanning_Filter_Policy is equal to 0x02 or 0x03, see HCI_LE_Set_Scan_Parameters. +Direct_Address_Type and Direct_Addres is the address the directed +advertisements are being directed to. Address_Type and Address is the +address of the advertiser sending the directed advertisements. See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.11 + * @param Num_Reports Number of responses in this event. + * Values: + - 0x01 + * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t + * @retval None +*/ +WEAK_FUNCTION(void hci_le_direct_advertising_report_event(uint8_t Num_Reports, + Direct_Advertising_Report_t Direct_Advertising_Report[])); +/** + * @brief The LE PHY Update Complete Event is used to indicate that the Controller has +changed the transmitter PHY or receiver PHY in use. +If the Controller changes the transmitter PHY, the receiver PHY, or both PHYs, +this event shall be issued. +If an LE_Set_PHY command was sent and the Controller determines that +neither PHY will change as a result, it issues this event immediately. + See See Bluetooth spec 5.0 vol 2 [part E] 7.7.65.12 + * @param Status Status error code. + * @param Connection_Handle Connection handle to be used to identify the connection with the peer device. + * Values: + - 0x0000 ... 0x0EFF + * @param TX_PHY Transmitter PHY in use + * Values: + - 0x01: The transmitter PHY for the connection is LE 1M + - 0x02: The transmitter PHY for the connection is LE 2M + - 0x03: The transmitter PHY for the connection is LE Coded (Not Supported by STM32WB) + * @param RX_PHY Receiver PHY in use + * Values: + - 0x01: The receiver PHY for the connection is LE 1M + - 0x02: The receiver PHY for the connection is LE 2M + - 0x03: The receiver PHY for the connection is LE Coded (Not Supported by STM32WB) + * @retval None +*/ +WEAK_FUNCTION(void hci_le_phy_update_complete_event(uint8_t Status, + uint16_t Connection_Handle, + uint8_t TX_PHY, + uint8_t RX_PHY)); +/** + * @} + */ +/** + *@defgroup ACI_GAP_events ACI GAP events + *@brief ACI GAP events layer. + *@{ + */ +/* ACI GAP events */ +/** + * @brief This event is generated by the controller when the limited discoverable mode ends due to +timeout. The timeout is 180 seconds. + * @retval None +*/ +WEAK_FUNCTION(void aci_gap_limited_discoverable_event(void)); +/** + * @brief This event is generated when the pairing process has completed successfully or a pairing +procedure timeout has occurred or the pairing has failed. This is to notify the application that +we have paired with a remote device so that it can take further actions or to notify that a +timeout has occurred so that the upper layer can decide to disconnect the link. + * @param Connection_Handle Connection handle on which the pairing procedure completed + * @param Status Specific pairing status (0:Success,1:Timeout,2:Failed) + * Values: + - 0x00: Success + - 0x01: Timeout + - 0x02: Failed + * @param Reason Pairing reason error code + * Values: + - 0x02: OOB_NOT_AVAILABLE + - 0x03: AUTH_REQ_CANNOT_BE_MET + - 0x04: CONFIRM_VALUE_FAILED + - 0x05: PAIRING_NOT_SUPPORTED + - 0x06: INSUFF_ENCRYPTION_KEY_SIZE + - 0x07: CMD_NOT_SUPPORTED + - 0x08: UNSPECIFIED_REASON + - 0x09: VERY_EARLY_NEXT_ATTEMPT + - 0x0A: SM_INVALID_PARAMS + - 0x0B: SMP_SC_DHKEY_CHECK_FAILED + - 0x0C: SMP_SC_NUMCOMPARISON_FAILED + * @retval None +*/ +WEAK_FUNCTION(void aci_gap_pairing_complete_event(uint16_t Connection_Handle, + uint8_t Status, + uint8_t Reason)); +/** + * @brief This event is generated by the Security manager to the application when a passkey is +required for pairing. When this event is received, the application has to respond with the +@ref aci_gap_pass_key_resp command. + * @param Connection_Handle Connection handle for which the passkey has been requested. + * @retval None +*/ +WEAK_FUNCTION(void aci_gap_pass_key_req_event(uint16_t Connection_Handle)); +/** + * @brief This event is generated by the Security manager to the application when the application has +set that authorization is required for reading/writing of attributes. This event will be +generated as soon as the pairing is complete. When this event is received, +@ref aci_gap_authorization_resp command should be used to respond by the application. + * @param Connection_Handle Connection handle for which authorization has been requested. + * @retval None +*/ +WEAK_FUNCTION(void aci_gap_authorization_req_event(uint16_t Connection_Handle)); +/** + * @brief This event is generated when the slave security request is successfully sent to the master. + * @retval None +*/ +WEAK_FUNCTION(void aci_gap_slave_security_initiated_event(void)); +/** + * @brief This event is generated when a pairing request is issued in response to a slave security +request from a master which has previously bonded with the slave. When this event is +received, the upper layer has to issue the command @ref aci_gap_allow_rebond in order to +allow the slave to continue the pairing process with the master. + * @retval None +*/ +WEAK_FUNCTION(void aci_gap_bond_lost_event(void)); +/** + * @brief This event is sent by the GAP to the upper layers when a procedure previously started has +been terminated by the upper layer or has completed for any other reason + * @param Procedure_Code Terminated procedure. + * Values: + - 0x01: GAP_LIMITED_DISCOVERY_PROC + - 0x02: GAP_GENERAL_DISCOVERY_PROC + - 0x04: GAP_NAME_DISCOVERY_PROC + - 0x08: GAP_AUTO_CONNECTION_ESTABLISHMENT_PROC + - 0x10: GAP_GENERAL_CONNECTION_ESTABLISHMENT_PROC + - 0x20: GAP_SELECTIVE_CONNECTION_ESTABLISHMENT_PROC + - 0x40: GAP_DIRECT_CONNECTION_ESTABLISHMENT_PROC + - 0x80: GAP_OBSERVATION_PROC + * @param Status Status error code. + * @param Data_Length Length of Data in octets + * @param Data Procedure Specific Data: +- For Name Discovery Procedure: the name of the peer device if the procedure completed successfully. + * @retval None +*/ +WEAK_FUNCTION(void aci_gap_proc_complete_event(uint8_t Procedure_Code, + uint8_t Status, + uint8_t Data_Length, + uint8_t Data[])); +/** + * @brief This event is sent only by a privacy enabled Peripheral. The event is sent to the +upper layers when the peripheral is unsuccessful in resolving the resolvable +address of the peer device after connecting to it. + * @param Connection_Handle Connection handle for which the private address could not be +resolved with any of the stored IRK's. + * @retval None +*/ +WEAK_FUNCTION(void aci_gap_addr_not_resolved_event(uint16_t Connection_Handle)); +/** + * @brief This event is sent only during SC v.4.2 Pairing, when Numeric Comparison Association model is selected, in order to show the Numeric Value generated, and to ask for Confirmation to the User. When this event is received, the application has to respond with the +@ref aci_gap_numeric_comparison_resp command. + * @param Connection_Handle Connection handle related to the underlying Pairing + * @param Numeric_Value + * @retval None +*/ +WEAK_FUNCTION(void aci_gap_numeric_comparison_value_event(uint16_t Connection_Handle, + uint32_t Numeric_Value)); +/** + * @brief This event is sent only during SC v.4.2 Pairing, when Keypress Notifications are supported, in order to show the input type signalled by the peer device, having Keyboard only I/O capabilities. When this event is received, no action is required to the User. + * @param Connection_Handle Connection handle related to the underlying Pairing + * @param Notification_Type Type of Keypress input notified/signaled by peer device (having Keyboard only I/O capabilities + * @retval None +*/ +WEAK_FUNCTION(void aci_gap_keypress_notification_event(uint16_t Connection_Handle, + uint8_t Notification_Type)); +/** + * @} + */ +/** + *@defgroup ACI_GATT_ATT_events ACI GATT/ATT events + *@brief ACI GATT/ATT events layer. + *@{ + */ +/* ACI GATT/ATT events */ +/** + * @brief This event is generated to the application by the GATT server when a client modifies any +attribute on the server, as consequence of one of the following GATT procedures: +- write without response +- signed write without response +- write characteristic value +- write long characteristic value +- reliable write. + * @param Connection_Handle The connection handle which modified the attribute. + * @param Attr_Handle Handle of the attribute that was modified. + * @param Offset Bits 14-0: offset from which the write has been performed by the peer device. Bit 15 is used as flag: when set to 1 it indicates that more data are to come (fragmented event in case of long attribute data). + * @param Attr_Data_Length Length of Attr_Data in octets + * @param Attr_Data The modified value + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_attribute_modified_event(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint16_t Offset, + uint16_t Attr_Data_Length, + uint8_t Attr_Data[])); +/** + * @brief This event is generated by the client/server to the application on a GATT timeout (30 +seconds). This is a critical event that should not happen during normal operating conditions. It is an indication of either a major disruption in the communication link or a mistake in the application which does not provide a reply to GATT procedures. After this event, the GATT channel is closed and no more GATT communication can be performed. The applications is exptected to issue an @ref aci_gap_terminate to disconnect from the peer device. It is important to leave an 100 ms blank window before sending the @ref aci_gap_terminate, since immediately after this event, system could save important information in non volatile memory. + * @param Connection_Handle Connection handle on which the GATT procedure has timed out + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_proc_timeout_event(uint16_t Connection_Handle)); +/** + * @brief This event is generated in response to an Exchange MTU request. See +@ref aci_gatt_exchange_config. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Server_RX_MTU Attribute server receive MTU size + * @retval None +*/ +WEAK_FUNCTION(void aci_att_exchange_mtu_resp_event(uint16_t Connection_Handle, + uint16_t Server_RX_MTU)); +/** + * @brief This event is generated in response to a Find Information Request. See +@ref aci_att_find_info_req and Find Information Response in Bluetooth Core v5.0 +spec. This event is also generated in response to @ref aci_gatt_disc_all_char_desc + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Format Format of the hanndle-uuid pairs + * @param Event_Data_Length Length of Handle_UUID_Pair in octets + * @param Handle_UUID_Pair A sequence of handle-uuid pairs. if format=1, each pair is:[2 octets for handle, 2 octets for UUIDs], if format=2, each pair is:[2 octets for handle, 16 octets for UUIDs] + * @retval None +*/ +WEAK_FUNCTION(void aci_att_find_info_resp_event(uint16_t Connection_Handle, + uint8_t Format, + uint8_t Event_Data_Length, + uint8_t Handle_UUID_Pair[])); +/** + * @brief This event is generated in response to a @ref aci_att_find_by_type_value_req + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Num_of_Handle_Pair Number of attribute, group handle pairs + * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t + * @retval None +*/ +WEAK_FUNCTION(void aci_att_find_by_type_value_resp_event(uint16_t Connection_Handle, + uint8_t Num_of_Handle_Pair, + Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[])); +/** + * @brief This event is generated in response to a @ref aci_att_read_by_type_req. See +@ref aci_gatt_find_included_services and @ref aci_gatt_disc_all_char_desc. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Handle_Value_Pair_Length The size of each attribute handle-value pair + * @param Data_Length Length of Handle_Value_Pair_Data in octets + * @param Handle_Value_Pair_Data Attribute Data List as defined in Bluetooth Core v5.0 spec. A sequence of handle-value pairs: [2 octets for Attribute Handle, (Handle_Value_Pair_Length - 2 octets) for Attribute Value] + * @retval None +*/ +WEAK_FUNCTION(void aci_att_read_by_type_resp_event(uint16_t Connection_Handle, + uint8_t Handle_Value_Pair_Length, + uint8_t Data_Length, + uint8_t Handle_Value_Pair_Data[])); +/** + * @brief This event is generated in response to a Read Request. See @ref aci_gatt_read_char_value. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Event_Data_Length Length of following data + * @param Attribute_Value The value of the attribute. + * @retval None +*/ +WEAK_FUNCTION(void aci_att_read_resp_event(uint16_t Connection_Handle, + uint8_t Event_Data_Length, + uint8_t Attribute_Value[])); +/** + * @brief This event can be generated during a read long characteristic value procedure. See @ref aci_gatt_read_long_char_value. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Event_Data_Length Length of following data + * @param Attribute_Value Part of the attribute value. + * @retval None +*/ +WEAK_FUNCTION(void aci_att_read_blob_resp_event(uint16_t Connection_Handle, + uint8_t Event_Data_Length, + uint8_t Attribute_Value[])); +/** + * @brief This event is generated in response to a Read Multiple Request. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Event_Data_Length Length of following data + * @param Set_Of_Values A set of two or more values. +A concatenation of attribute values for each of the attribute handles in the request in the order that they were requested. + * @retval None +*/ +WEAK_FUNCTION(void aci_att_read_multiple_resp_event(uint16_t Connection_Handle, + uint8_t Event_Data_Length, + uint8_t Set_Of_Values[])); +/** + * @brief This event is generated in response to a Read By Group Type Request. See +@ref aci_gatt_disc_all_primary_services. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Data_Length The size of each attribute data + * @param Data_Length Length of Attribute_Data_List in octets + * @param Attribute_Data_List Attribute Data List as defined in Bluetooth Core v5.0 spec. A sequence of attribute handle, end group handle, attribute value tuples: [2 octets for Attribute Handle, 2 octets End Group Handle, (Attribute_Data_Length - 4 octets) for Attribute Value] + * @retval None +*/ +WEAK_FUNCTION(void aci_att_read_by_group_type_resp_event(uint16_t Connection_Handle, + uint8_t Attribute_Data_Length, + uint8_t Data_Length, + uint8_t Attribute_Data_List[])); +/** + * @brief This event is generated in response to a @ref aci_att_prepare_write_req. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Handle The handle of the attribute to be written + * @param Offset The offset of the first octet to be written. + * @param Part_Attribute_Value_Length Length of Part_Attribute_Value in octets + * @param Part_Attribute_Value The value of the attribute to be written + * @retval None +*/ +WEAK_FUNCTION(void aci_att_prepare_write_resp_event(uint16_t Connection_Handle, + uint16_t Attribute_Handle, + uint16_t Offset, + uint8_t Part_Attribute_Value_Length, + uint8_t Part_Attribute_Value[])); +/** + * @brief This event is generated in response to an Execute Write Request. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @retval None +*/ +WEAK_FUNCTION(void aci_att_exec_write_resp_event(uint16_t Connection_Handle)); +/** + * @brief This event is generated when an indication is received from the server. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Handle The handle of the attribute + * @param Attribute_Value_Length Length of Attribute_Value in octets + * @param Attribute_Value The current value of the attribute + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_indication_event(uint16_t Connection_Handle, + uint16_t Attribute_Handle, + uint8_t Attribute_Value_Length, + uint8_t Attribute_Value[])); +/** + * @brief This event is generated when a notification is received from the server. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Handle The handle of the attribute + * @param Attribute_Value_Length Length of Attribute_Value in octets + * @param Attribute_Value The current value of the attribute + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_notification_event(uint16_t Connection_Handle, + uint16_t Attribute_Handle, + uint8_t Attribute_Value_Length, + uint8_t Attribute_Value[])); +/** + * @brief This event is generated when a GATT client procedure completes either with error or +successfully. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Error_Code Indicates whether the procedure completed with an error or was successful (see "Status error codes" section) + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_proc_complete_event(uint16_t Connection_Handle, + uint8_t Error_Code)); +/** + * @brief This event is generated when an Error Response is received from the server. The error +response can be given by the server at the end of one of the GATT discovery procedures. +This does not mean that the procedure ended with an error, but this error event is part of the +procedure itself. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Req_Opcode The request that generated this error response + * @param Attribute_Handle The attribute handle that generated this error response + * @param Error_Code The reason why the request has generated an error response (ATT error codes) + * Values: + - 0x01: Invalid handle + - 0x02: Read not permitted + - 0x03: Write not permitted + - 0x04: Invalid PDU + - 0x05: Insufficient authentication + - 0x06: Request not supported + - 0x07: Invalid offset + - 0x08: Insufficient authorization + - 0x09: Prepare queue full + - 0x0A: Attribute not found + - 0x0B: Attribute not long + - 0x0C: Insufficient encryption key size + - 0x0D: Invalid attribute value length + - 0x0E: Unlikely error + - 0x0F: Insufficient encryption + - 0x10: Unsupported group type + - 0x11: Insufficient resources + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_error_resp_event(uint16_t Connection_Handle, + uint8_t Req_Opcode, + uint16_t Attribute_Handle, + uint8_t Error_Code)); +/** + * @brief This event can be generated during a "Discover Characteristics By UUID" procedure or a +"Read using Characteristic UUID" procedure. +The attribute value will be a service declaration as defined in Bluetooth Core v5.0.spec +(vol.3, Part G, ch. 3.3.1), when a "Discover Characteristics By UUID" has been started. It will +be the value of the Characteristic if a* "Read using Characteristic UUID" has been +performed. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Handle The handle of the attribute + * @param Attribute_Value_Length Length of Attribute_Value in octets + * @param Attribute_Value The attribute value will be a service declaration as defined in Bluetooth Core v5.0 spec + (vol.3, Part G, ch. 3.3.1), when a "Discover Characteristics By UUID" has been started. + It will be the value of the Characteristic if a "Read using Characteristic UUID" has been performed. + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_disc_read_char_by_uuid_resp_event(uint16_t Connection_Handle, + uint16_t Attribute_Handle, + uint8_t Attribute_Value_Length, + uint8_t Attribute_Value[])); +/** + * @brief This event is given to the application when a write request, write command or signed write +command is received by the server from the client. This event will be given to the application +only if the event bit for this event generation is set when the characteristic was added. +When this event is received, the application has to check whether the value being requested +for write can be allowed to be written and respond with the command @ref aci_gatt_write_resp. +The details of the parameters of the command can be found. Based on the response from +the application, the attribute value will be modified by the stack. If the write is rejected by the +application, then the value of the attribute will not be modified. In case of a write REQ, an +error response will be sent to the client, with the error code as specified by the application. +In case of write/signed write commands, no response is sent to the client but the attribute is +not modified. + * @param Connection_Handle Handle of the connection on which there was the request to write the attribute + * @param Attribute_Handle The handle of the attribute + * @param Data_Length Length of Data field + * @param Data The data that the client has requested to write + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_write_permit_req_event(uint16_t Connection_Handle, + uint16_t Attribute_Handle, + uint8_t Data_Length, + uint8_t Data[])); +/** + * @brief This event is given to the application when a read request or read blob request is received +by the server from the client. This event will be given to the application only if the event bit +for this event generation is set when the characteristic was added. +On receiving this event, the application can update the value of the handle if it desires and +when done, it has to send the @ref aci_gatt_allow_read command to indicate to the stack that it +can send the response to the client. + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Handle The handle of the attribute + * @param Offset Contains the offset from which the read has been requested + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_read_permit_req_event(uint16_t Connection_Handle, + uint16_t Attribute_Handle, + uint16_t Offset)); +/** + * @brief This event is given to the application when a read multiple request or read by type request is +received by the server from the client. This event will be given to the application only if the +event bit for this event generation is set when the characteristic was added. +On receiving this event, the application can update the values of the handles if it desires and +when done, it has to send the @ref aci_gatt_allow_read command to indicate to the stack that it +can send the response to the client. + * @param Connection_Handle Handle of the connection which requested to read the attribute + * @param Number_of_Handles + * @param Handle_Item See @ref Handle_Item_t + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_read_multi_permit_req_event(uint16_t Connection_Handle, + uint8_t Number_of_Handles, + Handle_Item_t Handle_Item[])); +/** + * @brief Each time BLE FW stack raises the error code +BLE_STATUS_INSUFFICIENT_RESOURCES (0x64), the +@ref aci_gatt_tx_pool_available_event event is generated as soon as there are at least two +buffers available for notifications or write commands. + * @param Connection_Handle Connection handle related to the request + * @param Available_Buffers Number of buffers available + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_tx_pool_available_event(uint16_t Connection_Handle, + uint16_t Available_Buffers)); +/** + * @brief This event is generated when the client has sent the confirmation to a previously sent indication + * @param Connection_Handle Connection handle related to the event + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_server_confirmation_event(uint16_t Connection_Handle)); +/** + * @brief This event is given to the application when a prepare write request +is received by the server from the client. This event will be given to the application +only if the event bit for this event generation is set when the characteristic was added. +When this event is received, the application has to check whether the value being requested +for write can be allowed to be written and respond with the command @ref aci_gatt_write_resp. +Based on the response from the application, the attribute value will be modified by the stack. +If the write is rejected by the application, then the value of the attribute will not be modified +and an error response will be sent to the client, with the error code as specified by the application. + * @param Connection_Handle Handle of the connection on which there was the request to write the attribute + * @param Attribute_Handle The handle of the attribute + * @param Offset The offset from which the prepare write has been requested + * @param Data_Length Length of Data field + * @param Data The data that the client has requested to write + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_prepare_write_permit_req_event(uint16_t Connection_Handle, + uint16_t Attribute_Handle, + uint16_t Offset, + uint8_t Data_Length, + uint8_t Data[])); +/** + * @brief When it is enabled with ACI_GATT_SET_EVENT_MASK, this event is generated instead of ACI_ATT_READ_RESP_EVENT / ACI_ATT_READ_BLOB_RESP_EVENT / ACI_ATT_READ_MULTIPLE_RESP_EVENT. +This event should be used instead of those events when ATT_MTU > (BLE_EVT_MAX_PARAM_LEN - 4) +i.e. ATT_MTU > 251 for BLE_EVT_MAX_PARAM_LEN default value. + + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Offset Bits 14-0: offset in octets from which Attribute_Value data starts. Bit 15 is used as flag: when set to 1 it indicates that more data are to come (fragmented event in case of long attribute data). + * @param Event_Data_Length Length of following data + * @param Attribute_Value The value of the attribute(s). + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_read_ext_event(uint16_t Connection_Handle, + uint16_t Offset, + uint16_t Event_Data_Length, + uint8_t Attribute_Value[])); +/** + * @brief When it is enabled with ACI_GATT_SET_EVENT_MASK and when an indication is received from the server, this event is generated instead of ACI_GATT_INDICATION_EVENT. +This event should be used instead of ACI_GATT_INDICATION_EVENT when ATT_MTU > (BLE_EVT_MAX_PARAM_LEN - 4) +i.e. ATT_MTU > 251 for BLE_EVT_MAX_PARAM_LEN default value. + + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Handle The handle of the attribute + * @param Offset Bits 14-0: offset in octets from which Attribute_Value data starts. Bit 15 is used as flag: when set to 1 it indicates that more data are to come (fragmented event in case of long attribute data). + * @param Attribute_Value_Length Length of Attribute_Value in octets + * @param Attribute_Value The current value of the attribute + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_indication_ext_event(uint16_t Connection_Handle, + uint16_t Attribute_Handle, + uint16_t Offset, + uint16_t Attribute_Value_Length, + uint8_t Attribute_Value[])); +/** + * @brief When it is enabled with ACI_GATT_SET_EVENT_MASK and when a notification is received from the server, this event is generated instead of ACI_GATT_NOTIFICATION_EVENT. +This event should be used instead of ACI_GATT_NOTIFICATION_EVENT when ATT_MTU > (BLE_EVT_MAX_PARAM_LEN - 4) +i.e. ATT_MTU > 251 for BLE_EVT_MAX_PARAM_LEN default value. + + * @param Connection_Handle Connection handle related to the response. + * Values: + - 0x0000 ... 0x0EFF + * @param Attribute_Handle The handle of the attribute + * @param Offset Bits 14-0: offset in octets from which Attribute_Value data starts. Bit 15 is used as flag: when set to 1 it indicates that more data are to come (fragmented event in case of long attribute data). + * @param Attribute_Value_Length Length of Attribute_Value in octets + * @param Attribute_Value The current value of the attribute + * @retval None +*/ +WEAK_FUNCTION(void aci_gatt_notification_ext_event(uint16_t Connection_Handle, + uint16_t Attribute_Handle, + uint16_t Offset, + uint16_t Attribute_Value_Length, + uint8_t Attribute_Value[])); +/** + * @} + */ +/** + *@defgroup ACI_L2CAP_events ACI L2CAP events + *@brief ACI L2CAP events layer. + *@{ + */ +/* ACI L2CAP events */ +/** + * @brief This event is generated when the master responds to the connection update request packet +with a connection update response packet. + * @param Connection_Handle Connection handle referring to the COS Channel where the Disconnection has been received. + * @param Result + * @retval None +*/ +WEAK_FUNCTION(void aci_l2cap_connection_update_resp_event(uint16_t Connection_Handle, + uint16_t Result)); +/** + * @brief This event is generated when the master does not respond to the connection update +request packet with a connection update response packet or a command reject packet +within 30 seconds. + * @param Connection_Handle Handle of the connection related to this L2CAP procedure. + * @param Data_Length Length of following data + * @param Data + * @retval None +*/ +WEAK_FUNCTION(void aci_l2cap_proc_timeout_event(uint16_t Connection_Handle, + uint8_t Data_Length, + uint8_t Data[])); +/** + * @brief The event is given by the L2CAP layer when a connection update request is received from +the slave. The upper layer which receives this event has to respond by sending a +@ref aci_l2cap_connection_parameter_update_resp command. + * @param Connection_Handle Handle of the connection related to this L2CAP procedure. + * @param Identifier This is the identifier which associate the request to the response. + * @param L2CAP_Length Length of the L2CAP connection update request. + * @param Interval_Min Minimum value for the connection event interval. This shall be less +than or equal to Conn_Interval_Max. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Interval_Max Maximum value for the connection event interval. This shall be +greater than or equal to Conn_Interval_Min. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Slave_Latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Timeout_Multiplier Defines connection timeout parameter in the following manner: Timeout Multiplier * 10ms. + * @retval None +*/ +WEAK_FUNCTION(void aci_l2cap_connection_update_req_event(uint16_t Connection_Handle, + uint8_t Identifier, + uint16_t L2CAP_Length, + uint16_t Interval_Min, + uint16_t Interval_Max, + uint16_t Slave_Latency, + uint16_t Timeout_Multiplier)); +/** + * @brief This event is generated when the master responds to the connection update request packet +with a command reject packet. + * @param Connection_Handle Connection handle referring to the COS Channel where the Disconnection has been received. + * @param Identifier This is the identifier which associate the request to the response. + * @param Reason Reason + * @param Data_Length Length of following data + * @param Data Data field associated with Reason + * @retval None +*/ +WEAK_FUNCTION(void aci_l2cap_command_reject_event(uint16_t Connection_Handle, + uint8_t Identifier, + uint16_t Reason, + uint8_t Data_Length, + uint8_t Data[])); +/** + * @} + */ +/** + *@defgroup ACI_HAL_events ACI HAL events + *@brief ACI HAL events layer. + *@{ + */ +/* ACI HAL events */ +/** + * @brief 'This event is generated when the device completes a radio activity and provide information when a new radio acitivity will be performed. +Informtation provided includes type of radio activity and absolute time in system ticks when a new radio acitivity is schedule, if any. Application can use this information to schedule user activities synchronous to selected radio activitities. A command @ref aci_hal_set_radio_activity_mask is provided to enable radio activity events of user interests, by default no events are enabled. +User should take into account that enablinng radio events in application with intense radio activity could lead to a fairly high rate of events generated. +Application use cases includes synchronizing notification with connection interval, switiching antenna at the end of advertising or performing flash erase operation while radio is idle. + * @param Last_State Completed radio events + * Values: + - 0x00: Idle + - 0x01: Advertising + - 0x02: Connection event slave + - 0x03: Scanning + - 0x04: Connection request + - 0x05: Connection event slave + - 0x06: TX test mode + - 0x07: RX test mode + * @param Next_State Incoming radio events + * Values: + - 0x00: Idle + - 0x01: Advertising + - 0x02: Connection event slave + - 0x03: Scanning + - 0x04: Connection request + - 0x05: Connection event slave + - 0x06: TX test mode + - 0x07: RX test mode + * @param Next_State_SysTime 32bit absolute current time expressed in internal time units. + * @retval None +*/ +WEAK_FUNCTION(void aci_hal_end_of_radio_activity_event(uint8_t Last_State, + uint8_t Next_State, + uint32_t Next_State_SysTime)); +/** + * @brief This event is reported to the application after a scan request is received and a scan reponse +is scheduled to be transmitted. + * @param RSSI N Size: 1 Octet (signed integer) +Units: dBm + * Values: + - 127: RSSI not available + - -127 ... 20 + * @param Peer_Address_Type 0x00 Public Device Address +0x01 Random Device Address +0x02 Public Identity Address (Corresponds to Resolved Private Address) +0x03 Random (Static) Identity Address (Corresponds to Resolved Private Address) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Public Identity Address + - 0x03: Random (Static) Identity Address + * @param Peer_Address Public Device Address or Random Device Address of the peer device + * @retval None +*/ +WEAK_FUNCTION(void aci_hal_scan_req_report_event(uint8_t RSSI, + uint8_t Peer_Address_Type, + uint8_t Peer_Address[6])); +/** + * @brief This event is generated to report firmware error informations. + * @param FW_Error_Type FW Error type + * Values: + - 0x01: L2CAP recombination failure + - 0x02: GATT UNEXPECTED RESPONSE ERROR + - 0x03: NVM LEVEL WARNING + * @param Data_Length Length of Data in octets + * @param Data The error event info + * @retval None +*/ +WEAK_FUNCTION(void aci_hal_fw_error_event(uint8_t FW_Error_Type, + uint8_t Data_Length, + uint8_t Data[])); +/** + * @} + */ + +#endif /* ! BLE_EVENTS_H__ */ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c new file mode 100644 index 0000000..ca3aee7 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c @@ -0,0 +1,1485 @@ +/****************************************************************************** + * @file ble_gap_aci.c + * @author MCD Application Team + * @date 23 May 2019 + * @brief Source file for ble api STM32WB (gap_aci) + * Auto-generated file: do not edit! + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#include "ble_gap_aci.h" + +tBleStatus aci_gap_set_non_discoverable(void) +{ + struct hci_request rq; + tBleStatus status = 0; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x081; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_set_limited_discoverable(uint8_t Advertising_Type, + uint16_t Advertising_Interval_Min, + uint16_t Advertising_Interval_Max, + uint8_t Own_Address_Type, + uint8_t Advertising_Filter_Policy, + uint8_t Local_Name_Length, + uint8_t Local_Name[], + uint8_t Service_Uuid_length, + uint8_t Service_Uuid_List[], + uint16_t Slave_Conn_Interval_Min, + uint16_t Slave_Conn_Interval_Max) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_set_limited_discoverable_cp0 *cp0 = (aci_gap_set_limited_discoverable_cp0*)(cmd_buffer); + aci_gap_set_limited_discoverable_cp1 *cp1 = (aci_gap_set_limited_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t))); + aci_gap_set_limited_discoverable_cp2 *cp2 = (aci_gap_set_limited_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t))); + tBleStatus status = 0; + int index_input = 0; + cp0->Advertising_Type = htob(Advertising_Type, 1); + index_input += 1; + cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2); + index_input += 2; + cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2); + index_input += 2; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1); + index_input += 1; + cp0->Local_Name_Length = htob(Local_Name_Length, 1); + index_input += 1; + /* var_len_data input */ + { + Osal_MemCpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length); + index_input += Local_Name_Length; + { + cp1->Service_Uuid_length = htob(Service_Uuid_length, 1); + } + index_input += 1; + Osal_MemCpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length); + index_input += Service_Uuid_length; + { + cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2); + } + index_input += 2; + { + cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2); + } + index_input += 2; + } + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x082; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_set_discoverable(uint8_t Advertising_Type, + uint16_t Advertising_Interval_Min, + uint16_t Advertising_Interval_Max, + uint8_t Own_Address_Type, + uint8_t Advertising_Filter_Policy, + uint8_t Local_Name_Length, + uint8_t Local_Name[], + uint8_t Service_Uuid_length, + uint8_t Service_Uuid_List[], + uint16_t Slave_Conn_Interval_Min, + uint16_t Slave_Conn_Interval_Max) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer); + aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t))); + aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t))); + tBleStatus status = 0; + int index_input = 0; + cp0->Advertising_Type = htob(Advertising_Type, 1); + index_input += 1; + cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2); + index_input += 2; + cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2); + index_input += 2; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1); + index_input += 1; + cp0->Local_Name_Length = htob(Local_Name_Length, 1); + index_input += 1; + /* var_len_data input */ + { + Osal_MemCpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length); + index_input += Local_Name_Length; + { + cp1->Service_Uuid_length = htob(Service_Uuid_length, 1); + } + index_input += 1; + Osal_MemCpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length); + index_input += Service_Uuid_length; + { + cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2); + } + index_input += 2; + { + cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2); + } + index_input += 2; + } + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x083; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_set_direct_connectable(uint8_t Own_Address_Type, + uint8_t Directed_Advertising_Type, + uint8_t Direct_Address_Type, + uint8_t Direct_Address[6], + uint16_t Advertising_Interval_Min, + uint16_t Advertising_Interval_Max) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_set_direct_connectable_cp0 *cp0 = (aci_gap_set_direct_connectable_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Directed_Advertising_Type = htob(Directed_Advertising_Type, 1); + index_input += 1; + cp0->Direct_Address_Type = htob(Direct_Address_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Direct_Address, (const void *) Direct_Address, 6); + index_input += 6; + cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2); + index_input += 2; + cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x084; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_set_io_capability(uint8_t IO_Capability) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->IO_Capability = htob(IO_Capability, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x085; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_set_authentication_requirement(uint8_t Bonding_Mode, + uint8_t MITM_Mode, + uint8_t SC_Support, + uint8_t KeyPress_Notification_Support, + uint8_t Min_Encryption_Key_Size, + uint8_t Max_Encryption_Key_Size, + uint8_t Use_Fixed_Pin, + uint32_t Fixed_Pin, + uint8_t Identity_Address_Type) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Bonding_Mode = htob(Bonding_Mode, 1); + index_input += 1; + cp0->MITM_Mode = htob(MITM_Mode, 1); + index_input += 1; + cp0->SC_Support = htob(SC_Support, 1); + index_input += 1; + cp0->KeyPress_Notification_Support = htob(KeyPress_Notification_Support, 1); + index_input += 1; + cp0->Min_Encryption_Key_Size = htob(Min_Encryption_Key_Size, 1); + index_input += 1; + cp0->Max_Encryption_Key_Size = htob(Max_Encryption_Key_Size, 1); + index_input += 1; + cp0->Use_Fixed_Pin = htob(Use_Fixed_Pin, 1); + index_input += 1; + cp0->Fixed_Pin = htob(Fixed_Pin, 4); + index_input += 4; + cp0->Identity_Address_Type = htob(Identity_Address_Type, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x086; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_set_authorization_requirement(uint16_t Connection_Handle, + uint8_t Authorization_Enable) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_set_authorization_requirement_cp0 *cp0 = (aci_gap_set_authorization_requirement_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Authorization_Enable = htob(Authorization_Enable, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x087; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_pass_key_resp(uint16_t Connection_Handle, + uint32_t Pass_Key) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Pass_Key = htob(Pass_Key, 4); + index_input += 4; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x088; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_authorization_resp(uint16_t Connection_Handle, + uint8_t Authorize) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_authorization_resp_cp0 *cp0 = (aci_gap_authorization_resp_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Authorize = htob(Authorize, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x089; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_init(uint8_t Role, + uint8_t privacy_enabled, + uint8_t device_name_char_len, + uint16_t *Service_Handle, + uint16_t *Dev_Name_Char_Handle, + uint16_t *Appearance_Char_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer); + aci_gap_init_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Role = htob(Role, 1); + index_input += 1; + cp0->privacy_enabled = htob(privacy_enabled, 1); + index_input += 1; + cp0->device_name_char_len = htob(device_name_char_len, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x08a; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Service_Handle = btoh(resp.Service_Handle, 2); + *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2); + *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_set_non_connectable(uint8_t Advertising_Event_Type, + uint8_t Own_Address_Type) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_set_non_connectable_cp0 *cp0 = (aci_gap_set_non_connectable_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Advertising_Event_Type = htob(Advertising_Event_Type, 1); + index_input += 1; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x08b; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_set_undirected_connectable(uint16_t Advertising_Interval_Min, + uint16_t Advertising_Interval_Max, + uint8_t Own_Address_Type, + uint8_t Adv_Filter_Policy) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_set_undirected_connectable_cp0 *cp0 = (aci_gap_set_undirected_connectable_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2); + index_input += 2; + cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2); + index_input += 2; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Adv_Filter_Policy = htob(Adv_Filter_Policy, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x08c; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_slave_security_req(uint16_t Connection_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_slave_security_req_cp0 *cp0 = (aci_gap_slave_security_req_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x08d; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_update_adv_data(uint8_t AdvDataLen, + uint8_t AdvData[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->AdvDataLen = htob(AdvDataLen, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->AdvData, (const void *) AdvData, AdvDataLen); + index_input += AdvDataLen; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x08e; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_delete_ad_type(uint8_t ADType) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_delete_ad_type_cp0 *cp0 = (aci_gap_delete_ad_type_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->ADType = htob(ADType, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x08f; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_get_security_level(uint16_t Connection_Handle, + uint8_t *Security_Mode, + uint8_t *Security_Level) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_get_security_level_cp0 *cp0 = (aci_gap_get_security_level_cp0*)(cmd_buffer); + aci_gap_get_security_level_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x090; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Security_Mode = btoh(resp.Security_Mode, 1); + *Security_Level = btoh(resp.Security_Level, 1); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_set_event_mask(uint16_t GAP_Evt_Mask) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_set_event_mask_cp0 *cp0 = (aci_gap_set_event_mask_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->GAP_Evt_Mask = htob(GAP_Evt_Mask, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x091; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_configure_whitelist(void) +{ + struct hci_request rq; + tBleStatus status = 0; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x092; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_terminate(uint16_t Connection_Handle, + uint8_t Reason) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_terminate_cp0 *cp0 = (aci_gap_terminate_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Reason = htob(Reason, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x093; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_clear_security_db(void) +{ + struct hci_request rq; + tBleStatus status = 0; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x094; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_allow_rebond(uint16_t Connection_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x095; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_start_limited_discovery_proc(uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Own_Address_Type, + uint8_t Filter_Duplicates) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_start_limited_discovery_proc_cp0 *cp0 = (aci_gap_start_limited_discovery_proc_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2); + index_input += 2; + cp0->LE_Scan_Window = htob(LE_Scan_Window, 2); + index_input += 2; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Filter_Duplicates = htob(Filter_Duplicates, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x096; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_start_general_discovery_proc(uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Own_Address_Type, + uint8_t Filter_Duplicates) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_start_general_discovery_proc_cp0 *cp0 = (aci_gap_start_general_discovery_proc_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2); + index_input += 2; + cp0->LE_Scan_Window = htob(LE_Scan_Window, 2); + index_input += 2; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Filter_Duplicates = htob(Filter_Duplicates, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x097; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_start_name_discovery_proc(uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Peer_Address_Type, + uint8_t Peer_Address[6], + uint8_t Own_Address_Type, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout, + uint16_t Minimum_CE_Length, + uint16_t Maximum_CE_Length) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_start_name_discovery_proc_cp0 *cp0 = (aci_gap_start_name_discovery_proc_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2); + index_input += 2; + cp0->LE_Scan_Window = htob(LE_Scan_Window, 2); + index_input += 2; + cp0->Peer_Address_Type = htob(Peer_Address_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Peer_Address, (const void *) Peer_Address, 6); + index_input += 6; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2); + index_input += 2; + cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2); + index_input += 2; + cp0->Conn_Latency = htob(Conn_Latency, 2); + index_input += 2; + cp0->Supervision_Timeout = htob(Supervision_Timeout, 2); + index_input += 2; + cp0->Minimum_CE_Length = htob(Minimum_CE_Length, 2); + index_input += 2; + cp0->Maximum_CE_Length = htob(Maximum_CE_Length, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x098; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_start_auto_connection_establish_proc(uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Own_Address_Type, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout, + uint16_t Minimum_CE_Length, + uint16_t Maximum_CE_Length, + uint8_t Num_of_Whitelist_Entries, + Whitelist_Entry_t Whitelist_Entry[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_start_auto_connection_establish_proc_cp0 *cp0 = (aci_gap_start_auto_connection_establish_proc_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2); + index_input += 2; + cp0->LE_Scan_Window = htob(LE_Scan_Window, 2); + index_input += 2; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2); + index_input += 2; + cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2); + index_input += 2; + cp0->Conn_Latency = htob(Conn_Latency, 2); + index_input += 2; + cp0->Supervision_Timeout = htob(Supervision_Timeout, 2); + index_input += 2; + cp0->Minimum_CE_Length = htob(Minimum_CE_Length, 2); + index_input += 2; + cp0->Maximum_CE_Length = htob(Maximum_CE_Length, 2); + index_input += 2; + cp0->Num_of_Whitelist_Entries = htob(Num_of_Whitelist_Entries, 1); + index_input += 1; + Osal_MemCpy((void*) &cp0->Whitelist_Entry, (const void *) Whitelist_Entry, Num_of_Whitelist_Entries * (sizeof(Whitelist_Entry_t))); + index_input += Num_of_Whitelist_Entries * (sizeof(Whitelist_Entry_t)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x099; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_start_general_connection_establish_proc(uint8_t LE_Scan_Type, + uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Own_Address_Type, + uint8_t Scanning_Filter_Policy, + uint8_t Filter_Duplicates) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_start_general_connection_establish_proc_cp0 *cp0 = (aci_gap_start_general_connection_establish_proc_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->LE_Scan_Type = htob(LE_Scan_Type, 1); + index_input += 1; + cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2); + index_input += 2; + cp0->LE_Scan_Window = htob(LE_Scan_Window, 2); + index_input += 2; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Scanning_Filter_Policy = htob(Scanning_Filter_Policy, 1); + index_input += 1; + cp0->Filter_Duplicates = htob(Filter_Duplicates, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x09a; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_start_selective_connection_establish_proc(uint8_t LE_Scan_Type, + uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Own_Address_Type, + uint8_t Scanning_Filter_Policy, + uint8_t Filter_Duplicates, + uint8_t Num_of_Whitelist_Entries, + Whitelist_Entry_t Whitelist_Entry[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_start_selective_connection_establish_proc_cp0 *cp0 = (aci_gap_start_selective_connection_establish_proc_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->LE_Scan_Type = htob(LE_Scan_Type, 1); + index_input += 1; + cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2); + index_input += 2; + cp0->LE_Scan_Window = htob(LE_Scan_Window, 2); + index_input += 2; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Scanning_Filter_Policy = htob(Scanning_Filter_Policy, 1); + index_input += 1; + cp0->Filter_Duplicates = htob(Filter_Duplicates, 1); + index_input += 1; + cp0->Num_of_Whitelist_Entries = htob(Num_of_Whitelist_Entries, 1); + index_input += 1; + Osal_MemCpy((void*) &cp0->Whitelist_Entry, (const void *) Whitelist_Entry, Num_of_Whitelist_Entries * (sizeof(Whitelist_Entry_t))); + index_input += Num_of_Whitelist_Entries * (sizeof(Whitelist_Entry_t)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x09b; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_create_connection(uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Peer_Address_Type, + uint8_t Peer_Address[6], + uint8_t Own_Address_Type, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout, + uint16_t Minimum_CE_Length, + uint16_t Maximum_CE_Length) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_create_connection_cp0 *cp0 = (aci_gap_create_connection_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2); + index_input += 2; + cp0->LE_Scan_Window = htob(LE_Scan_Window, 2); + index_input += 2; + cp0->Peer_Address_Type = htob(Peer_Address_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Peer_Address, (const void *) Peer_Address, 6); + index_input += 6; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2); + index_input += 2; + cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2); + index_input += 2; + cp0->Conn_Latency = htob(Conn_Latency, 2); + index_input += 2; + cp0->Supervision_Timeout = htob(Supervision_Timeout, 2); + index_input += 2; + cp0->Minimum_CE_Length = htob(Minimum_CE_Length, 2); + index_input += 2; + cp0->Maximum_CE_Length = htob(Maximum_CE_Length, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x09c; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_terminate_gap_proc(uint8_t Procedure_Code) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_terminate_gap_proc_cp0 *cp0 = (aci_gap_terminate_gap_proc_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Procedure_Code = htob(Procedure_Code, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x09d; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_start_connection_update(uint16_t Connection_Handle, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout, + uint16_t Minimum_CE_Length, + uint16_t Maximum_CE_Length) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_start_connection_update_cp0 *cp0 = (aci_gap_start_connection_update_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2); + index_input += 2; + cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2); + index_input += 2; + cp0->Conn_Latency = htob(Conn_Latency, 2); + index_input += 2; + cp0->Supervision_Timeout = htob(Supervision_Timeout, 2); + index_input += 2; + cp0->Minimum_CE_Length = htob(Minimum_CE_Length, 2); + index_input += 2; + cp0->Maximum_CE_Length = htob(Maximum_CE_Length, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x09e; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_send_pairing_req(uint16_t Connection_Handle, + uint8_t Force_Rebond) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_send_pairing_req_cp0 *cp0 = (aci_gap_send_pairing_req_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Force_Rebond = htob(Force_Rebond, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x09f; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_resolve_private_addr(uint8_t Address[6], + uint8_t Actual_Address[6]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_resolve_private_addr_cp0 *cp0 = (aci_gap_resolve_private_addr_cp0*)(cmd_buffer); + aci_gap_resolve_private_addr_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + Osal_MemCpy((void *) &cp0->Address, (const void *) Address, 6); + index_input += 6; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x0a0; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + Osal_MemCpy((void *) Actual_Address, (const void *) resp.Actual_Address, 6); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_set_broadcast_mode(uint16_t Advertising_Interval_Min, + uint16_t Advertising_Interval_Max, + uint8_t Advertising_Type, + uint8_t Own_Address_Type, + uint8_t Adv_Data_Length, + uint8_t Adv_Data[], + uint8_t Num_of_Whitelist_Entries, + Whitelist_Entry_t Whitelist_Entry[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_set_broadcast_mode_cp0 *cp0 = (aci_gap_set_broadcast_mode_cp0*)(cmd_buffer); + aci_gap_set_broadcast_mode_cp1 *cp1 = (aci_gap_set_broadcast_mode_cp1*)(cmd_buffer + 2 + 2 + 1 + 1 + 1 + Adv_Data_Length * (sizeof(uint8_t))); + tBleStatus status = 0; + int index_input = 0; + cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2); + index_input += 2; + cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2); + index_input += 2; + cp0->Advertising_Type = htob(Advertising_Type, 1); + index_input += 1; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Adv_Data_Length = htob(Adv_Data_Length, 1); + index_input += 1; + /* var_len_data input */ + { + Osal_MemCpy((void *) &cp0->Adv_Data, (const void *) Adv_Data, Adv_Data_Length); + index_input += Adv_Data_Length; + { + cp1->Num_of_Whitelist_Entries = htob(Num_of_Whitelist_Entries, 1); + } + index_input += 1; + Osal_MemCpy((void *) &cp1->Whitelist_Entry, (const void *) Whitelist_Entry, Num_of_Whitelist_Entries * (sizeof(Whitelist_Entry_t))); + index_input += Num_of_Whitelist_Entries * (sizeof(Whitelist_Entry_t)); + } + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x0a1; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_start_observation_proc(uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t LE_Scan_Type, + uint8_t Own_Address_Type, + uint8_t Filter_Duplicates, + uint8_t Scanning_Filter_Policy) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_start_observation_proc_cp0 *cp0 = (aci_gap_start_observation_proc_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2); + index_input += 2; + cp0->LE_Scan_Window = htob(LE_Scan_Window, 2); + index_input += 2; + cp0->LE_Scan_Type = htob(LE_Scan_Type, 1); + index_input += 1; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Filter_Duplicates = htob(Filter_Duplicates, 1); + index_input += 1; + cp0->Scanning_Filter_Policy = htob(Scanning_Filter_Policy, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x0a2; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_get_bonded_devices(uint8_t *Num_of_Addresses, + Bonded_Device_Entry_t Bonded_Device_Entry[]) +{ + struct hci_request rq; + aci_gap_get_bonded_devices_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x0a3; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Num_of_Addresses = btoh(resp.Num_of_Addresses, 1); + Osal_MemCpy((void *) Bonded_Device_Entry, (const void *) resp.Bonded_Device_Entry, *Num_of_Addresses * (sizeof(Bonded_Device_Entry_t))); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_is_device_bonded(uint8_t Peer_Address_Type, + uint8_t Peer_Address[6]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_is_device_bonded_cp0 *cp0 = (aci_gap_is_device_bonded_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Peer_Address_Type = htob(Peer_Address_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Peer_Address, (const void *) Peer_Address, 6); + index_input += 6; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x0a4; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_numeric_comparison_value_confirm_yesno(uint16_t Connection_Handle, + uint8_t Confirm_Yes_No) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Confirm_Yes_No = htob(Confirm_Yes_No, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x0a5; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_passkey_input(uint16_t Connection_Handle, + uint8_t Input_Type) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_passkey_input_cp0 *cp0 = (aci_gap_passkey_input_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Input_Type = htob(Input_Type, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x0a6; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_get_oob_data(uint8_t OOB_Data_Type, + uint8_t *Address_Type, + uint8_t Address[6], + uint8_t *OOB_Data_Len, + uint8_t OOB_Data[16]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_get_oob_data_cp0 *cp0 = (aci_gap_get_oob_data_cp0*)(cmd_buffer); + aci_gap_get_oob_data_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->OOB_Data_Type = htob(OOB_Data_Type, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x0a7; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Address_Type = btoh(resp.Address_Type, 1); + Osal_MemCpy((void *) Address, (const void *) resp.Address, 6); + *OOB_Data_Len = btoh(resp.OOB_Data_Len, 1); + Osal_MemCpy((void *) OOB_Data, (const void *) resp.OOB_Data, 16); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_set_oob_data(uint8_t Device_Type, + uint8_t Address_Type, + uint8_t Address[6], + uint8_t OOB_Data_Type, + uint8_t OOB_Data_Len, + uint8_t OOB_Data[16]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_set_oob_data_cp0 *cp0 = (aci_gap_set_oob_data_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Device_Type = htob(Device_Type, 1); + index_input += 1; + cp0->Address_Type = htob(Address_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Address, (const void *) Address, 6); + index_input += 6; + cp0->OOB_Data_Type = htob(OOB_Data_Type, 1); + index_input += 1; + cp0->OOB_Data_Len = htob(OOB_Data_Len, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->OOB_Data, (const void *) OOB_Data, 16); + index_input += 16; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x0a8; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_add_devices_to_resolving_list(uint8_t Num_of_Resolving_list_Entries, + Whitelist_Identity_Entry_t Whitelist_Identity_Entry[], + uint8_t Clear_Resolving_List) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_add_devices_to_resolving_list_cp0 *cp0 = (aci_gap_add_devices_to_resolving_list_cp0*)(cmd_buffer); + aci_gap_add_devices_to_resolving_list_cp1 *cp1 = (aci_gap_add_devices_to_resolving_list_cp1*)(cmd_buffer + 1 + Num_of_Resolving_list_Entries * (sizeof(Whitelist_Identity_Entry_t))); + tBleStatus status = 0; + int index_input = 0; + cp0->Num_of_Resolving_list_Entries = htob(Num_of_Resolving_list_Entries, 1); + index_input += 1; + /* var_len_data input */ + { + Osal_MemCpy((void *) &cp0->Whitelist_Identity_Entry, (const void *) Whitelist_Identity_Entry, Num_of_Resolving_list_Entries * (sizeof(Whitelist_Identity_Entry_t))); + index_input += Num_of_Resolving_list_Entries * (sizeof(Whitelist_Identity_Entry_t)); + { + cp1->Clear_Resolving_List = htob(Clear_Resolving_List, 1); + } + index_input += 1; + } + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x0a9; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gap_remove_bonded_device(uint8_t Peer_Identity_Address_Type, + uint8_t Peer_Identity_Address[6]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gap_remove_bonded_device_cp0 *cp0 = (aci_gap_remove_bonded_device_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Peer_Identity_Address_Type = htob(Peer_Identity_Address_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Peer_Identity_Address, (const void *) Peer_Identity_Address, 6); + index_input += 6; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x0aa; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + diff --git a/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.h b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.h new file mode 100644 index 0000000..3f0bfaf --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.h @@ -0,0 +1,1329 @@ +/****************************************************************************** + * @file ble_gap_aci.h + * @author MCD Application Team + * @date 06 November 2019 + * @brief Header file for STM32WB (gap_aci) + * Auto-generated file: do not edit! + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#ifndef BLE_GAP_ACI_H__ +#define BLE_GAP_ACI_H__ + + +#include "ble_types.h" + +/** + * @brief Put the device in non-discoverable mode. This command disables the LL advertising. + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_set_non_discoverable(void); + +/** + * @brief Put the device in limited discoverable mode (as defined in Bluetooth Specification v.5.0, +Vol. 3, Part C, section 9.2.3). The device will be discoverable for maximum period of TGAP +(lim_adv_timeout) = 180 seconds (from errata). The advertising can be disabled at any time +by issuing @ref aci_gap_set_non_discoverable command. +The Adv_Interval_Min and Adv_Interval_Max parameters are optional. If both are set to 0, +the GAP will use default values for adv intervals for limited discoverable mode (250 ms +and 500 ms respectively). +To allow a fast connection, the host can set Local_Name, Service_Uuid_List, +Slave_Conn_Interval_Min and Slave_Conn_Interval_Max. If provided, these data will be +inserted into the advertising packet payload as AD data. These parameters are optional +in this command. These values can be set in advertised data using GAP_Update_Adv_Data +command separately. +The total size of data in advertising packet cannot exceed 31 bytes. +With this command, the BLE Stack will also add automatically the following +standard AD types: +- AD Flags +- Power Level +When advertising timeout happens (i.e. limited discovery period has elapsed), controller generates +@ref aci_gap_limited_discoverable_event event. + * @param Advertising_Type Advertising type. Advertising_Type type cannot be any of GAP_ADV_HIGH_DC_DIRECT_IND or GAP_ADV_HIGH_DC_DIRECT_IND. + * Values: + - 0x00: ADV_IND (Connectable undirected advertising) + - 0x01: ADV_DIRECT_IND (Connectable directed advertising) + - 0x02: ADV_SCAN_IND (Scannable undirected advertising) + - 0x03: ADV_NONCONN_IND (Non connectable undirected advertising) + * @param Advertising_Interval_Min Minimum advertising interval. +Time = N * 0.625 msec. + * Values: + - 0x0020 (20.000 ms) ... 0x4000 (10240.000 ms) + * @param Advertising_Interval_Max Maximum advertising interval. +Time = N * 0.625 msec. + * Values: + - 0x0020 (20.000 ms) ... 0x4000 (10240.000 ms) + * @param Own_Address_Type Own address type: + - 0x00: Public Device Address (it is allowed only if privacy is disabled) + - 0x01: Random Device Address (it is allowed only if privacy is disabled) + - 0x02: Resolvable Private Address (it is allowed only if privacy is enabled) + - 0x03: Non Resolvable Private Address (it is allowed only if privacy is enabled) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address + - 0x03: Non Resolvable Private Address + * @param Advertising_Filter_Policy Advertising filter policy: not applicable (the value of Advertising_Filter_Policy parameter is not used inside the Stack) + * @param Local_Name_Length Length of the local_name field in octets. +If length is set to 0x00, Local_Name parameter is not used. + * @param Local_Name Local name of the device. First byte must be 0x08 for Shortened Local Name +or 0x09 for Complete Local Name. No NULL character at the end. + * @param Service_Uuid_length Length of the Service Uuid List in octets. +If there is no service to be advertised, set this field to 0x00. + * @param Service_Uuid_List This is the list of the UUIDs as defined in Volume 3, +Section 11 of GAP Specification. First byte is the AD Type. +See also Supplement to the Bluetooth Core 5.0 specification. + * @param Slave_Conn_Interval_Min Slave connection interval minimum value suggested by Peripheral. +If Slave_Conn_Interval_Min and Slave_Conn_Interval_Max are not 0x0000, +Slave Connection Interval Range AD structure will be added in advertising +data. +Connection interval is defined in the following manner: +connIntervalmin = Slave_Conn_Interval_Min x 1.25ms. + * Values: + - 0x0000 (NaN) + - 0xFFFF (NaN) : No specific minimum + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Slave_Conn_Interval_Max Slave connection interval maximum value suggested by Peripheral. +If Slave_Conn_Interval_Min and Slave_Conn_Interval_Max are not 0x0000, +Slave Connection Interval Range AD structure will be added in advertising +data. +Connection interval is defined in the following manner: +connIntervalmax = Slave_Conn_Interval_Max x 1.25ms + * Values: + - 0x0000 (NaN) + - 0xFFFF (NaN) : No specific maximum + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_set_limited_discoverable(uint8_t Advertising_Type, + uint16_t Advertising_Interval_Min, + uint16_t Advertising_Interval_Max, + uint8_t Own_Address_Type, + uint8_t Advertising_Filter_Policy, + uint8_t Local_Name_Length, + uint8_t Local_Name[], + uint8_t Service_Uuid_length, + uint8_t Service_Uuid_List[], + uint16_t Slave_Conn_Interval_Min, + uint16_t Slave_Conn_Interval_Max); + +/** + * @brief Put the device in general discoverable mode (as defined in Bluetooth Specification v.5.0, +Vol. 3, Part C, section 9.2.4). The device will be discoverable until the host issues +the @ref aci_gap_set_non_discoverable command. The Adv_Interval_Min and Adv_Interval_Max +parameters are optional. If both are set to 0, the GAP uses the default values for adv +intervals for general discoverable mode. +When using connectable undirected advertising events: +- Adv_Interval_Min = 30 ms +- Adv_Interval_Max = 60 ms +When using non-connectable advertising events or scannable undirected advertising events: +- Adv_Interval_Min = 100 ms +- Adv_Interval_Max = 150 ms +Host can set the Local Name, a Service UUID list and the Slave Connection Interval Range. +If provided, these data will be inserted into the advertising packet payload as AD data. +These parameters are optional in this command. These values can be also set using +aci_gap_update_adv_data() separately. +The total size of data in advertising packet cannot exceed 31 bytes. +With this command, the BLE Stack will also add automatically the following standard +AD types: +- AD Flags +- TX Power Level + * @param Advertising_Type Advertising type. Advertising_Type type cannot be any of GAP_ADV_HIGH_DC_DIRECT_IND or GAP_ADV_HIGH_DC_DIRECT_IND. + * Values: + - 0x00: ADV_IND (Connectable undirected advertising) + - 0x01: ADV_DIRECT_IND (Connectable directed advertising) + - 0x02: ADV_SCAN_IND (Scannable undirected advertising) + - 0x03: ADV_NONCONN_IND (Non connectable undirected advertising) + * @param Advertising_Interval_Min Minimum advertising interval. +Time = N * 0.625 msec. + * Values: + - 0x0020 (20.000 ms) ... 0x4000 (10240.000 ms) + * @param Advertising_Interval_Max Maximum advertising interval. +Time = N * 0.625 msec. + * Values: + - 0x0020 (20.000 ms) ... 0x4000 (10240.000 ms) + * @param Own_Address_Type Own address type: + - 0x00: Public Device Address (it is allowed only if privacy is disabled) + - 0x01: Random Device Address (it is allowed only if privacy is disabled) + - 0x02: Resolvable Private Address (it is allowed only if privacy is enabled) + - 0x03: Non Resolvable Private Address (it is allowed only if privacy is enabled) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address + - 0x03: Non Resolvable Private Address + * @param Advertising_Filter_Policy Advertising filter policy: not applicable (the value of Advertising_Filter_Policy parameter is not used inside the Stack) + * @param Local_Name_Length Length of the local_name field in octets. +If length is set to 0x00, Local_Name parameter is not used. + * @param Local_Name Local name of the device. First byte must be 0x08 for Shortened Local Name +or 0x09 for Complete Local Name. No NULL character at the end. + * @param Service_Uuid_length Length of the Service Uuid List in octets. +If there is no service to be advertised, set this field to 0x00. + * @param Service_Uuid_List This is the list of the UUIDs as defined in Volume 3, +Section 11 of GAP Specification. First byte is the AD Type. +See also Supplement to the Bluetooth Core 5.0 specification. + * @param Slave_Conn_Interval_Min Slave connection interval minimum value suggested by Peripheral. +If Slave_Conn_Interval_Min and Slave_Conn_Interval_Max are not 0x0000, +Slave Connection Interval Range AD structure will be added in advertising +data. +Connection interval is defined in the following manner: +connIntervalmin = Slave_Conn_Interval_Min x 1.25ms. + * Values: + - 0x0000 (NaN) + - 0xFFFF (NaN) : No specific minimum + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Slave_Conn_Interval_Max Slave connection interval maximum value suggested by Peripheral. +If Slave_Conn_Interval_Min and Slave_Conn_Interval_Max are not 0x0000, +Slave Connection Interval Range AD structure will be added in advertising +data. +Connection interval is defined in the following manner: +connIntervalmax = Slave_Conn_Interval_Max x 1.25ms + * Values: + - 0x0000 (NaN) + - 0xFFFF (NaN) : No specific maximum + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_set_discoverable(uint8_t Advertising_Type, + uint16_t Advertising_Interval_Min, + uint16_t Advertising_Interval_Max, + uint8_t Own_Address_Type, + uint8_t Advertising_Filter_Policy, + uint8_t Local_Name_Length, + uint8_t Local_Name[], + uint8_t Service_Uuid_length, + uint8_t Service_Uuid_List[], + uint16_t Slave_Conn_Interval_Min, + uint16_t Slave_Conn_Interval_Max); + +/** + * @brief Set the device in direct connectable mode (as defined in Bluetooth Specification v.5.0, +Vol. 3, Part C, section 9.3.3). Device uses direct connectable mode to advertise using High Duty +cycle advertisement events or Low Duty cycle advertisement events and the address as +either what is specified in the Own Address Type parameter. The command specifies the type of the advertising used. +If the privacy is enabled, the Type parameter in reconnection address is used for advertising, otherwise the address +of the type specified in OwnAddrType is used. +The device will be in directed connectable mode only for 1.28 seconds. If no connection +is established within this duration, the device enters non discoverable mode and +advertising will have to be again enabled explicitly. +The controller generates a @ref hci_le_connection_complete_event event with the status set to +HCI_DIRECTED_ADV_TIMEOUT if the connection was not established and 0x00 if the +connection was successfully established.If Host privacy (i.e. privacy 1.1) is enabled this command returns BLE_STATUS_INVALID_PARAMS. + * @param Own_Address_Type Own address type: + - 0x00: Public Device Address (only if privacy is disabled) + - 0x01: Random Device Address (only if privacy is disabled) + - 0x02: Resolvable Private Address (only if privacy is enabled) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address + * @param Directed_Advertising_Type Type of directed advertising. + * Values: + - 0x01: High Duty Cycle Directed Advertising + - 0x04: Low Duty Cycle Directed Advertising + * @param Direct_Address_Type The address type of the peer device. + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + * @param Direct_Address Initiator Bluetooth address + * @param Advertising_Interval_Min Minimum advertising interval. +Time = N * 0.625 msec. + * Values: + - 0x0020 (20.000 ms) ... 0x4000 (10240.000 ms) + * @param Advertising_Interval_Max Maximum advertising interval. +Time = N * 0.625 msec. + * Values: + - 0x0020 (20.000 ms) ... 0x4000 (10240.000 ms) + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_set_direct_connectable(uint8_t Own_Address_Type, + uint8_t Directed_Advertising_Type, + uint8_t Direct_Address_Type, + uint8_t Direct_Address[6], + uint16_t Advertising_Interval_Min, + uint16_t Advertising_Interval_Max); + +/** + * @brief Set the IO capabilities of the device. This command has to be given only when the device is +not in a connected state. + * @param IO_Capability IO capability of the device. + * Values: + - 0x00: IO_CAP_DISPLAY_ONLY + - 0x01: IO_CAP_DISPLAY_YES_NO + - 0x02: IO_CAP_KEYBOARD_ONLY + - 0x03: IO_CAP_NO_INPUT_NO_OUTPUT + - 0x04: IO_CAP_KEYBOARD_DISPLAY + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_set_io_capability(uint8_t IO_Capability); + +/** + * @brief Set the authentication requirements for the device. If the OOB_Enable is set to 0, the +following 16 octets of OOB_Data will be ignored on reception. This command has to be +given only when the device is not in a connected state. + * @param Bonding_Mode Bonding mode. +Only if bonding is enabled (0x01), the bonding +information is stored in flash + * Values: + - 0x00: No-bonding mode + - 0x01: Bonding mode + * @param MITM_Mode MITM mode. + * Values: + - 0x00: MITM protection not required + - 0x01: MITM protection required + * @param SC_Support LE Secure connections support + * Values: + - 0x00: Secure Connections Pairing not supported + - 0x01: Secure Connections Pairing supported but optional + - 0x02: Secure Connections Pairing supported and mandatory (SC Only Mode) + * @param KeyPress_Notification_Support Keypress notification support + * Values: + - 0x00: Keypress notification not supported + - 0x01: Keypress notification supported + * @param Min_Encryption_Key_Size Minimum encryption key size to be used during pairing + * @param Max_Encryption_Key_Size Maximum encryption key size to be used during pairing + * @param Use_Fixed_Pin Use or not fixed pin. If set to 0x00, then during the pairing process +the application will not be requested for a pin (Fixed_Pin will be used). +If set to 0x01, then during pairing process if a +passkey is required the application will be +notified + * Values: + - 0x00: use a fixed pin + - 0x01: do not use a fixed pin + * @param Fixed_Pin Fixed pin to be used during pairing if MIMT protection is enabled. +Any random value between 0 to 999999 + * Values: + - 0 ... 999999 + * @param Identity_Address_Type Identity address type. + * Values: + - 0x00: Public Identity Address + - 0x01: Random (static) Identity Address + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_set_authentication_requirement(uint8_t Bonding_Mode, + uint8_t MITM_Mode, + uint8_t SC_Support, + uint8_t KeyPress_Notification_Support, + uint8_t Min_Encryption_Key_Size, + uint8_t Max_Encryption_Key_Size, + uint8_t Use_Fixed_Pin, + uint32_t Fixed_Pin, + uint8_t Identity_Address_Type); + +/** + * @brief Set the authorization requirements of the device. This command has to be given when connected +to a device if authorization is required to access services which require authorization. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Authorization_Enable Enable the authorization in the device +and when a remote device tries to read/write a characteristic with authorization +requirements, the stack will send back an error response with +"Insufficient authorization" error code. After pairing is complete a +ACI_GAP_AUTHORIZATION_REQ_EVENT will be sent to the Host. + * Values: + - 0x00: Authorization not required + - 0x01: Authorization required + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_set_authorization_requirement(uint16_t Connection_Handle, + uint8_t Authorization_Enable); + +/** + * @brief This command should be send by the host in response to @ref aci_gap_pass_key_req_event +event. The command parameter contains the pass key which will be used during the pairing process. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Pass_Key Pass key that will be used during the pairing process. +Must be a six-digit decimal number. + * Values: + - 0 ... 999999 + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_pass_key_resp(uint16_t Connection_Handle, + uint32_t Pass_Key); + +/** + * @brief Authorize a device to access attributes. This command should be send by the host in +response to @ref aci_gap_authorization_req_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Authorize Authorization response. + * Values: + - 0x01: Authorize + - 0x02: Reject + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_authorization_resp(uint16_t Connection_Handle, + uint8_t Authorize); + +/** + * @brief Initialize the GAP layer. Register the GAP service with the GATT. +All the standard GAP characteristics will also be added: +- Device Name +- Appearance +- Peripheral Preferred Connection Parameters (peripheral role only). +Note that if the Peripheral Preferred Connection Parameters characteristic is added, its handle is equal to the Appearance characteristic handle plus 2. + * @param Role Bitmap of allowed roles. + * Flags: + - 0x01: Peripheral + - 0x02: Broadcaster + - 0x04: Central + - 0x08: Observer + * @param privacy_enabled Specify if privacy is enabled or not and which one . + * Values: + - 0x00: Privacy disabled + - 0x01: Privacy host enabled + - 0x02: Privacy controller enabled + * @param device_name_char_len Length of the device name characteristic + * @param[out] Service_Handle Handle of the GAP service + * @param[out] Dev_Name_Char_Handle Device Name Characteristic handle + * @param[out] Appearance_Char_Handle Appearance Characteristic handle + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_init(uint8_t Role, + uint8_t privacy_enabled, + uint8_t device_name_char_len, + uint16_t *Service_Handle, + uint16_t *Dev_Name_Char_Handle, + uint16_t *Appearance_Char_Handle); + +/** + * @brief Put the device into non connectable mode. This mode does not support connection. The +privacy setting done in the @ref aci_gap_init command plays a role in deciding the valid +parameters for this command.Advertiser filter policy is internally set to 0x00 + * @param Advertising_Event_Type Advertising type. + * Values: + - 0x02: ADV_SCAN_IND (Scannable undirected advertising) + - 0x03: ADV_NONCONN_IND (Non connectable undirected advertising) + * @param Own_Address_Type Own address type: + - 0x00: Public Device Address (it is allowed only if privacy is disabled) + - 0x01: Random Device Address (it is allowed only if privacy is disabled) + - 0x02: Resolvable Private Address (it is allowed only if privacy is enabled) + - 0x03: Non Resolvable Private Address (it is allowed only if privacy is enabled) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address + - 0x03: Non Resolvable Private Address + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_set_non_connectable(uint8_t Advertising_Event_Type, + uint8_t Own_Address_Type); + +/** + * @brief Put the device into undirected connectable mode. +If privacy is enabled in the device, a resolvable private address is generated and used as the +advertiser's address. If not, the address of the type specified in own_addr_type is used for +advertising. + * @param Advertising_Interval_Min Minimum advertising interval. +Time = N * 0.625 msec. + * Values: + - 0x0020 (20.000 ms) ... 0x4000 (10240.000 ms) + * @param Advertising_Interval_Max Maximum advertising interval. +Time = N * 0.625 msec. + * Values: + - 0x0020 (20.000 ms) ... 0x4000 (10240.000 ms) + * @param Own_Address_Type Own address type: + - 0x00: Public Device Address (it is allowed only if privacy is disabled) + - 0x01: Random Device Address (it is allowed only if privacy is disabled) + - 0x02: Resolvable Private Address (it is allowed only if controller privacy is enabled or if Host privacy (i.e. privacy 1.1) is enabled) + - 0x03: Non Resolvable Private Address (it is allowed only if Host privacy (i.e. privacy 1.1) is enabled) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address + - 0x03: Non Resolvable Private Address + * @param Adv_Filter_Policy Advertising filter policy. + * Values: + - 0x00: Allow Scan Request from Any, Allow Connect Request from Any + - 0x03: Allow Scan Request from White List Only, Allow Connect Request from White List Only + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_set_undirected_connectable(uint16_t Advertising_Interval_Min, + uint16_t Advertising_Interval_Max, + uint8_t Own_Address_Type, + uint8_t Adv_Filter_Policy); + +/** + * @brief Send a slave security request to the master. +This command has to be issued to notify the master of the security requirements of the slave. +The master may encrypt the link, initiate the pairing procedure, or reject the request. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_slave_security_req(uint16_t Connection_Handle); + +/** + * @brief This command can be used to update the advertising data for a particular AD type. If the AD +type specified does not exist, then it is added to the advertising data. If the overall +advertising data length is more than 31 octets after the update, then the command is +rejected and the old data is retained. + * @param AdvDataLen Length of AdvData in octets + * @param AdvData Advertising data used by the device while advertising. + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_update_adv_data(uint8_t AdvDataLen, + uint8_t AdvData[]); + +/** + * @brief This command can be used to delete the specified AD type from the advertisement data if +present. + * @param ADType One of the AD types like in Bluetooth specification (see volume 3, Part C, 11.1) + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_delete_ad_type(uint8_t ADType); + +/** + * @brief This command can be used to get the current security settings of the device. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param[out] Security_Mode Security mode. + * Values: + - 0x01: Security Mode 1 + - 0x02: Security Mode 2 + * @param[out] Security_Level Security Level. + * Values: + - 0x01: Security Level 1 + - 0x02: Security Level 2 + - 0x03: Security Level 3 + - 0x04: Security Level 4 + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_get_security_level(uint16_t Connection_Handle, + uint8_t *Security_Mode, + uint8_t *Security_Level); + +/** + * @brief It allows masking events from the GAP. The default configuration is all the events masked. + * @param GAP_Evt_Mask GAP event mask. Default: 0xFFFF. + * Flags: + - 0x0000: No events + - 0x0001: ACI_GAP_LIMITED_DISCOVERABLE_EVENT + - 0x0002: ACI_GAP_PAIRING_COMPLETE_EVENT + - 0x0004: ACI_GAP_PASS_KEY_REQ_EVENT + - 0x0008: ACI_GAP_AUTHORIZATION_REQ_EVENT + - 0x0010: ACI_GAP_SLAVE_SECURITY_INITIATED_EVENT + - 0x0020: ACI_GAP_BOND_LOST_EVENT + - 0x0080: ACI_GAP_PROC_COMPLETE_EVENT + - 0x0100: ACI_L2CAP_CONNECTION_UPDATE_REQ_EVENT + - 0x0200: ACI_L2CAP_CONNECTION_UPDATE_RESP_EVENT + - 0x0400: ACI_L2CAP_PROC_TIMEOUT_EVENT + - 0x0800: ACI_GAP_ADDR_NOT_RESOLVED_EVENT + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_set_event_mask(uint16_t GAP_Evt_Mask); + +/** + * @brief Add addresses of bonded devices into the controller's whitelist. +The command returns an error if it was unable to add the bonded devices into the whitelist. + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_configure_whitelist(void); + +/** + * @brief Command the controller to terminate the connection. +A @ref hci_disconnection_complete_event event will be generated when the link is disconnected. It is important to leave an 100 ms blank window +before sending any new command (including system hardware reset), since immediately after @ref hci_disconnection_complete_event event, +system could save important information in non volatile memory. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Reason The reason for ending the connection. + * Values: + - 0x05: Authentication Failure + - 0x13: Remote User Terminated Connection + - 0x14: Remote Device Terminated Connection due to Low Resources + - 0x15: Remote Device Terminated Connection due to Power Off + - 0x1A: Unsupported Remote Feature + - 0x3B: Unacceptable Connection Parameters + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_terminate(uint16_t Connection_Handle, + uint8_t Reason); + +/** + * @brief Clear the security database. All the devices in the security database will be removed. + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_clear_security_db(void); + +/** + * @brief Allows the security manager to complete the pairing procedure and re-bond with the master. +This command should be given by the application when it receives the +ACI_GAP_BOND_LOST_EVENT if it wants the re-bonding to happen successfully. If this +command is not given on receiving the event, the bonding procedure will timeout. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_allow_rebond(uint16_t Connection_Handle); + +/** + * @brief Start the limited discovery procedure. The controller is commanded to start active scanning. +When this procedure is started, only the devices in limited discoverable mode are returned +to the upper layers. +The procedure is terminated when either the upper layers issue a command to terminate +the procedure by issuing the command @ref aci_gap_terminate_gap_proc with the procedure +code set to 0x01 or a timeout happens. When the procedure is terminated due to any of the +above reasons, @ref aci_gap_proc_complete_event event is returned with the procedure code +set to 0x01. +The device found when the procedure is ongoing is returned to the upper layers through the +event @ref hci_le_advertising_report_event. + * @param LE_Scan_Interval This is defined as the time interval from when the Controller started +its last LE scan until it begins the subsequent LE scan. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param LE_Scan_Window Amount of time for the duration of the LE scan. LE_Scan_Window +shall be less than or equal to LE_Scan_Interval. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param Own_Address_Type Own address type: + - 0x00: Public Device Address (it is allowed only if privacy is disabled) + - 0x01: Random Device Address (it is allowed only if privacy is disabled) + - 0x02: Resolvable Private Address (it is allowed only if privacy is enabled) + - 0x03: Non Resolvable Private Address (it is allowed only if privacy is enabled) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address + - 0x03: Non Resolvable Private Address + * @param Filter_Duplicates Enable/disable duplicate filtering. + * Values: + - 0x00: Duplicate filtering disabled + - 0x01: Duplicate filtering enabled + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_start_limited_discovery_proc(uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Own_Address_Type, + uint8_t Filter_Duplicates); + +/** + * @brief Start the general discovery procedure. The controller is commanded to start active +scanning. The procedure is terminated when either the upper layers issue a command +to terminate the procedure by issuing the command @ref aci_gap_terminate_gap_proc +with the procedure code set to 0x02 or a timeout happens. When the procedure is +terminated due to any of the above reasons, @ref aci_gap_proc_complete_event event +is returned with the procedure code set to 0x02. The device found when the procedure +is ongoing is returned to @ref hci_le_advertising_report_event. + * @param LE_Scan_Interval This is defined as the time interval from when the Controller started +its last LE scan until it begins the subsequent LE scan. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param LE_Scan_Window Amount of time for the duration of the LE scan. LE_Scan_Window +shall be less than or equal to LE_Scan_Interval. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param Own_Address_Type Own address type: + - 0x00: Public Device Address (it is allowed only if privacy is disabled) + - 0x01: Random Device Address (it is allowed only if privacy is disabled) + - 0x02: Resolvable Private Address (it is allowed only if privacy is enabled) + - 0x03: Non Resolvable Private Address (it is allowed only if privacy is enabled) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address + - 0x03: Non Resolvable Private Address + * @param Filter_Duplicates Enable/disable duplicate filtering. + * Values: + - 0x00: Duplicate filtering disabled + - 0x01: Duplicate filtering enabled + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_start_general_discovery_proc(uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Own_Address_Type, + uint8_t Filter_Duplicates); + +/** + * @brief Start the name discovery procedure. A LE_Create_Connection call will be made to the +controller by GAP with the initiator filter policy set to "ignore whitelist and process +connectable advertising packets only for the specified device". Once a connection is +established, GATT procedure is started to read the device name characteristic. When the +read is completed (successfully or unsuccessfully), a @ref aci_gap_proc_complete_event +event is given to the upper layer. The event also contains the name of the device if the +device name was read successfully. + * @param LE_Scan_Interval This is defined as the time interval from when the Controller started +its last LE scan until it begins the subsequent LE scan. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param LE_Scan_Window Amount of time for the duration of the LE scan. LE_Scan_Window +shall be less than or equal to LE_Scan_Interval. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param Peer_Address_Type Address type. + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + * @param Peer_Address Public Device Address or Random Device Address of the device +to be connected. + * @param Own_Address_Type Own address type: + - 0x00: Public Device Address (it is allowed only if privacy is disabled) + - 0x01: Random Device Address (it is allowed only if privacy is disabled) + - 0x02: Resolvable Private Address (it is allowed only if privacy is enabled) + - 0x03: Non Resolvable Private Address (it is allowed only if privacy is enabled) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address + - 0x03: Non Resolvable Private Address + * @param Conn_Interval_Min Minimum value for the connection event interval. This shall be less +than or equal to Conn_Interval_Max. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Interval_Max Maximum value for the connection event interval. This shall be +greater than or equal to Conn_Interval_Min. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Supervision_Timeout Supervision timeout for the LE Link. +It shall be a multiple of 10 ms and larger than (1 + connSlaveLatency) * connInterval * 2. +Time = N * 10 msec. + * Values: + - 0x000A (100 ms) ... 0x0C80 (32000 ms) + * @param Minimum_CE_Length Information parameter about the minimum length of connection +needed for this LE connection. +Time = N * 0.625 msec. + * Values: + - 0x0000 (0.000 ms) ... 0xFFFF (40959.375 ms) + * @param Maximum_CE_Length Information parameter about the maximum length of connection needed +for this LE connection. +Time = N * 0.625 msec. + * Values: + - 0x0000 (0.000 ms) ... 0xFFFF (40959.375 ms) + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_start_name_discovery_proc(uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Peer_Address_Type, + uint8_t Peer_Address[6], + uint8_t Own_Address_Type, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout, + uint16_t Minimum_CE_Length, + uint16_t Maximum_CE_Length); + +/** + * @brief Start the auto connection establishment procedure. The devices specified are added to the +white list of the controller and a LE_Create_Connection call will be made to the controller by +GAP with the initiator filter policy set to "use whitelist to determine which advertiser to +connect to". When a command is issued to terminate the procedure by upper layer, a +LE_Create_Connection_Cancel call will be made to the controller by GAP. +The procedure is terminated when either a connection is successfully established with one of +the specified devices in the white list or the procedure is explicitly terminated by issuing +the command @ref aci_gap_terminate_gap_proc with the procedure code set to 0x08. A +@ref aci_gap_proc_complete_event event is returned with the procedure code set to 0x08.If controller privacy is enabled and the peer device (advertiser) is in the resolving list then the link layer will generate a RPA, if it is not then the RPA/NRPA generated by the Host will be used; + * @param LE_Scan_Interval This is defined as the time interval from when the Controller started +its last LE scan until it begins the subsequent LE scan. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param LE_Scan_Window Amount of time for the duration of the LE scan. LE_Scan_Window +shall be less than or equal to LE_Scan_Interval. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param Own_Address_Type Own address type: + - 0x00: Public Device Address (it is allowed only if privacy is disabled) + - 0x01: Random Device Address (it is allowed only if privacy is disabled) + - 0x02: Resolvable Private Address (it is allowed only if privacy is enabled) + - 0x03: Non Resolvable Private Address (it is allowed only if privacy is enabled) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address + - 0x03: Non Resolvable Private Address + * @param Conn_Interval_Min Minimum value for the connection event interval. This shall be less +than or equal to Conn_Interval_Max. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Interval_Max Maximum value for the connection event interval. This shall be +greater than or equal to Conn_Interval_Min. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Supervision_Timeout Supervision timeout for the LE Link. +It shall be a multiple of 10 ms and larger than (1 + connSlaveLatency) * connInterval * 2. +Time = N * 10 msec. + * Values: + - 0x000A (100 ms) ... 0x0C80 (32000 ms) + * @param Minimum_CE_Length Information parameter about the minimum length of connection +needed for this LE connection. +Time = N * 0.625 msec. + * Values: + - 0x0000 (0.000 ms) ... 0xFFFF (40959.375 ms) + * @param Maximum_CE_Length Information parameter about the maximum length of connection needed +for this LE connection. +Time = N * 0.625 msec. + * Values: + - 0x0000 (0.000 ms) ... 0xFFFF (40959.375 ms) + * @param Num_of_Whitelist_Entries Number of devices that have to be added to the whitelist. + * @param Whitelist_Entry See @ref Whitelist_Entry_t + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_start_auto_connection_establish_proc(uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Own_Address_Type, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout, + uint16_t Minimum_CE_Length, + uint16_t Maximum_CE_Length, + uint8_t Num_of_Whitelist_Entries, + Whitelist_Entry_t Whitelist_Entry[]); + +/** + * @brief Start a general connection establishment procedure. The host enables scanning in the +controller with the scanner filter policy set to "accept all advertising packets" and from the +scanning results, all the devices are sent to the upper layer using the event +LE_Advertising_Report. The upper layer then has to select one of the devices to which it +wants to connect by issuing the command @ref aci_gap_create_connection. If privacy is +enabled, then either a private resolvable address or a non resolvable address, based on the +address type specified in the command is set as the scanner address but the gap create +connection always uses a private resolvable address if the general connection +establishment procedure is active. +The procedure is terminated when a connection is established or the upper layer terminates +the procedure by issuing the command @ref aci_gap_terminate_gap_proc with the procedure +code set to 0x10. On completion of the procedure a @ref aci_gap_proc_complete_event event +is generated with the procedure code set to 0x10. If controller privacy is enabled and the peer device (advertiser) is in the resolving list then the link layer will generate a RPA, if it is not then the RPA/NRPA generated by the Host will be used; + * @param LE_Scan_Type Passive or active scanning. With active scanning SCAN_REQ packets are sent. + * Values: + - 0x00: Passive Scanning + - 0x01: Active scanning + * @param LE_Scan_Interval This is defined as the time interval from when the Controller started +its last LE scan until it begins the subsequent LE scan. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param LE_Scan_Window Amount of time for the duration of the LE scan. LE_Scan_Window +shall be less than or equal to LE_Scan_Interval. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param Own_Address_Type Own address type: + - 0x00: Public Device Address (it is allowed only if privacy is disabled) + - 0x01: Random Device Address (it is allowed only if privacy is disabled) + - 0x02: Resolvable Private Address (it is allowed only if privacy is enabled) + - 0x03: Non Resolvable Private Address (it is allowed only if privacy is enabled) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address + - 0x03: Non Resolvable Private Address + * @param Scanning_Filter_Policy Scanning filter policy: + - 0x00 Accept all advertisement packets.Directed advertising packets which are not addressed for this device shall be ignored. + - 0x01 Ignore advertisement packets from devices not in the White List Only.Directed advertising packets which are not addressed for this device shall be ignored. + - 0x02 Accept all undirected advertisement packets (it is allowed only if controller privacy or host privacy is enabled).Directed advertisement packets where initiator address is a RPA and Directed advertisement packets addressed to this device shall be accepted. + - 0x03 Accept all undirected advertisement packets from devices that are in the White List.Directed advertisement packets where initiator address is RPA and Directed advertisement packets addressed to this device shall be accepted. + - NOTE: if controller privacy is enabled Scanning_Filter_Policy can only assume values 0x00 or 0x02; if Host privacy is enabled Scanning_Filter_Policy can only assume value 0x00. + * Values: + - 0x00: Accept all + - 0x01: Ignore devices not in the White List + - 0x02: Accept all (use resolving list) + - 0x03: Ignore devices not in the White List (use resolving list) + * @param Filter_Duplicates Enable/disable duplicate filtering. + * Values: + - 0x00: Duplicate filtering disabled + - 0x01: Duplicate filtering enabled + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_start_general_connection_establish_proc(uint8_t LE_Scan_Type, + uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Own_Address_Type, + uint8_t Scanning_Filter_Policy, + uint8_t Filter_Duplicates); + +/** + * @brief Start a selective connection establishment procedure. The GAP adds the specified device +addresses into white list and enables scanning in the controller with the scanner filter policy +set to "accept packets only from devices in whitelist". All the devices found are sent to the +upper layer by the event @ref hci_le_advertising_report_event. The upper layer then has to select one of +the devices to which it wants to connect by issuing the command @ref aci_gap_create_connection. +On completion of the procedure a @ref aci_gap_proc_complete_event event is generated with +the procedure code set to 0x20. The procedure is terminated when a connection is established +or the upper layer terminates the procedure by issuing the command +@ref aci_gap_terminate_gap_proc with the procedure code set to 0x20.If controller privacy is enabled and the peer device (advertiser) is in the resolving list then the link layer will generate a RPA, if it is not then the RPA/NRPA generated by the Host will be used; + * @param LE_Scan_Type Passive or active scanning. With active scanning SCAN_REQ packets are sent. + * Values: + - 0x00: Passive Scanning + - 0x01: Active scanning + * @param LE_Scan_Interval This is defined as the time interval from when the Controller started +its last LE scan until it begins the subsequent LE scan. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param LE_Scan_Window Amount of time for the duration of the LE scan. LE_Scan_Window +shall be less than or equal to LE_Scan_Interval. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param Own_Address_Type Own address type: + - 0x00: Public Device Address (it is allowed only if privacy is disabled) + - 0x01: Random Device Address (it is allowed only if privacy is disabled) + - 0x02: Resolvable Private Address (it is allowed only if privacy is enabled) + - 0x03: Non Resolvable Private Address (it is allowed only if privacy is enabled) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address + - 0x03: Non Resolvable Private Address + * @param Scanning_Filter_Policy Scanning filter policy: + - 0x00 Accept all advertisement packets.Directed advertising packets which are not addressed for this device shall be ignored. + - 0x01 Ignore advertisement packets from devices not in the White List Only.Directed advertising packets which are not addressed for this device shall be ignored. + - 0x02 Accept all undirected advertisement packets (it is allowed only if controller privacy or host privacy is enabled).Directed advertisement packets where initiator address is a RPA and Directed advertisement packets addressed to this device shall be accepted. + - 0x03 Accept all undirected advertisement packets from devices that are in the White List.Directed advertisement packets where initiator address is RPA and Directed advertisement packets addressed to this device shall be accepted. + - NOTE: if controller privacy is enabled Scanning_Filter_Policy can only assume values 0x01 or 0x03; if Host privacy is enabled Scanning_Filter_Policy can only assume value 0x01. + * Values: + - 0x00: Accept all + - 0x01: Ignore devices not in the White List + - 0x02: Accept all (use resolving list) + - 0x03: Ignore devices not in the White List (use resolving list) + * @param Filter_Duplicates Enable/disable duplicate filtering. + * Values: + - 0x00: Duplicate filtering disabled + - 0x01: Duplicate filtering enabled + * @param Num_of_Whitelist_Entries Number of devices that have to be added to the whitelist. + * @param Whitelist_Entry See @ref Whitelist_Entry_t + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_start_selective_connection_establish_proc(uint8_t LE_Scan_Type, + uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Own_Address_Type, + uint8_t Scanning_Filter_Policy, + uint8_t Filter_Duplicates, + uint8_t Num_of_Whitelist_Entries, + Whitelist_Entry_t Whitelist_Entry[]); + +/** + * @brief Start the direct connection establishment procedure. A LE_Create_Connection call will be +made to the controller by GAP with the initiator filter policy set to "ignore whitelist and +process connectable advertising packets only for the specified device". The procedure can +be terminated explicitly by the upper layer by issuing the command +@ref aci_gap_terminate_gap_proc. When a command is issued to terminate the +procedure by upper layer, a @ref hci_le_create_connection_cancel call will be made to the +controller by GAP. +On termination of the procedure, a @ref hci_le_connection_complete_event event is returned. The +procedure can be explicitly terminated by the upper layer by issuing the command +@ref aci_gap_terminate_gap_proc with the procedure_code set to 0x40.If controller privacy is enabled and the peer device (advertiser) is in the resolving list then the link layer will generate a RPA, if it is not then the RPA/NRPA generated by the Host will be used; + * @param LE_Scan_Interval This is defined as the time interval from when the Controller started +its last LE scan until it begins the subsequent LE scan. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param LE_Scan_Window Amount of time for the duration of the LE scan. LE_Scan_Window +shall be less than or equal to LE_Scan_Interval. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param Peer_Address_Type The address type of the peer device. + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + * @param Peer_Address Public Device Address or Random Device Address of the device +to be connected. + * @param Own_Address_Type Own address type: + - 0x00: Public Device Address (it is allowed only if privacy is disabled) + - 0x01: Random Device Address (it is allowed only if privacy is disabled) + - 0x02: Resolvable Private Address (it is allowed only if privacy is enabled) + - 0x03: Non Resolvable Private Address (it is allowed only if privacy is enabled) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address + - 0x03: Non Resolvable Private Address + * @param Conn_Interval_Min Minimum value for the connection event interval. This shall be less +than or equal to Conn_Interval_Max. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Interval_Max Maximum value for the connection event interval. This shall be +greater than or equal to Conn_Interval_Min. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Supervision_Timeout Supervision timeout for the LE Link. +It shall be a multiple of 10 ms and larger than (1 + connSlaveLatency) * connInterval * 2. +Time = N * 10 msec. + * Values: + - 0x000A (100 ms) ... 0x0C80 (32000 ms) + * @param Minimum_CE_Length Information parameter about the minimum length of connection +needed for this LE connection. +Time = N * 0.625 msec. + * Values: + - 0x0000 (0.000 ms) ... 0xFFFF (40959.375 ms) + * @param Maximum_CE_Length Information parameter about the maximum length of connection needed +for this LE connection. +Time = N * 0.625 msec. + * Values: + - 0x0000 (0.000 ms) ... 0xFFFF (40959.375 ms) + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_create_connection(uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Peer_Address_Type, + uint8_t Peer_Address[6], + uint8_t Own_Address_Type, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout, + uint16_t Minimum_CE_Length, + uint16_t Maximum_CE_Length); + +/** + * @brief Terminate the specified GATT procedure. An @ref aci_gap_proc_complete_event event is +returned with the procedure code set to the corresponding procedure. + * @param Procedure_Code GAP procedure bitmap. + * Values: + - 0x00: No events + - 0x01: GAP_LIMITED_DISCOVERY_PROC + - 0x02: GAP_GENERAL_DISCOVERY_PROC + - 0x04: GAP_NAME_DISCOVERY_PROC + - 0x08: GAP_AUTO_CONNECTION_ESTABLISHMENT_PROC + - 0x10: GAP_GENERAL_CONNECTION_ESTABLISHMENT_PROC + - 0x20: GAP_SELECTIVE_CONNECTION_ESTABLISHMENT_PROC + - 0x40: GAP_DIRECT_CONNECTION_ESTABLISHMENT_PROC + - 0x80: GAP_OBSERVATION_PROC + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_terminate_gap_proc(uint8_t Procedure_Code); + +/** + * @brief Start the connection update procedure (only when role is Master). A @ref hci_le_connection_update is called. +On completion of the procedure, an @ref hci_le_connection_update_complete_event event is returned to +the upper layer. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Conn_Interval_Min Minimum value for the connection event interval. This shall be less +than or equal to Conn_Interval_Max. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Interval_Max Maximum value for the connection event interval. This shall be +greater than or equal to Conn_Interval_Min. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Supervision_Timeout Supervision timeout for the LE Link. +It shall be a multiple of 10 ms and larger than (1 + connSlaveLatency) * connInterval * 2. +Time = N * 10 msec. + * Values: + - 0x000A (100 ms) ... 0x0C80 (32000 ms) + * @param Minimum_CE_Length Information parameter about the minimum length of connection +needed for this LE connection. +Time = N * 0.625 msec. + * Values: + - 0x0000 (0.000 ms) ... 0xFFFF (40959.375 ms) + * @param Maximum_CE_Length Information parameter about the maximum length of connection needed +for this LE connection. +Time = N * 0.625 msec. + * Values: + - 0x0000 (0.000 ms) ... 0xFFFF (40959.375 ms) + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_start_connection_update(uint16_t Connection_Handle, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout, + uint16_t Minimum_CE_Length, + uint16_t Maximum_CE_Length); + +/** + * @brief Send the SM pairing request to start a pairing process. The authentication requirements and +IO capabilities should be set before issuing this command using the +@ref aci_gap_set_io_capability and @ref aci_gap_set_authentication_requirement commands. +A @ref aci_gap_pairing_complete_event event is returned after the pairing process is completed. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Force_Rebond If 1, Pairing request will be sent even if the device was previously bonded, + otherwise pairing request is not sent. + * Values: + - 0x00: NO + - 0x01: YES + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_send_pairing_req(uint16_t Connection_Handle, + uint8_t Force_Rebond); + +/** + * @brief This command tries to resolve the address provided with the IRKs present in its database. If +the address is resolved successfully with any one of the IRKs present in the database, it +returns success and also the corresponding public/static random address stored with the +IRK in the database. + * @param Address Address to be resolved + * @param[out] Actual_Address The public or static random address of the peer device, distributed during pairing phase. + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_resolve_private_addr(uint8_t Address[6], + uint8_t Actual_Address[6]); + +/** + * @brief This command puts the device into broadcast mode. A privacy enabled device uses either a +resolvable private address or a non-resolvable private address as specified in the +Own_Addr_Type parameter of the command. + * @param Advertising_Interval_Min Minimum advertising interval. +Time = N * 0.625 msec. + * Values: + - 0x0020 (20.000 ms) ... 0x4000 (10240.000 ms) + * @param Advertising_Interval_Max Maximum advertising interval. +Time = N * 0.625 msec. + * Values: + - 0x0020 (20.000 ms) ... 0x4000 (10240.000 ms) + * @param Advertising_Type Non connectable advertising type + * Values: + - 0x02: ADV_SCAN_IND (Scannable undirected advertising) + - 0x03: ADV_NONCONN_IND (Non connectable undirected advertising) + * @param Own_Address_Type If Privacy is disabled, then the address can be public or static random. +If Privacy is enabled, then the address can be a resolvable private address or a non-resolvable private address. + * Values: + - 0x00: Public address + - 0x01: Static random address + - 0x02: Resolvable private address + - 0x03: Non-resolvable private address + * @param Adv_Data_Length Length of the advertising data in the advertising packet. + * @param Adv_Data Advertising data used by the device while advertising. + * @param Num_of_Whitelist_Entries Number of devices that have to be added to the whitelist. + * @param Whitelist_Entry See @ref Whitelist_Entry_t + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_set_broadcast_mode(uint16_t Advertising_Interval_Min, + uint16_t Advertising_Interval_Max, + uint8_t Advertising_Type, + uint8_t Own_Address_Type, + uint8_t Adv_Data_Length, + uint8_t Adv_Data[], + uint8_t Num_of_Whitelist_Entries, + Whitelist_Entry_t Whitelist_Entry[]); + +/** + * @brief Starts an Observation procedure, when the device is in Observer Role. The host enables +scanning in the controller. The advertising reports are sent to the upper layer using standard +LE Advertising Report Event. (See Bluetooth Core v5.0, Vol. 2, part E, Ch. 7.7.65.2, LE +Advertising Report Event). If controller privacy is enabled and the peer device (advertiser) is in the resolving list then the link layer will generate a RPA, if it is not then the RPA/NRPA generated by the Host will be used; + * @param LE_Scan_Interval This is defined as the time interval from when the Controller started +its last LE scan until it begins the subsequent LE scan. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param LE_Scan_Window Amount of time for the duration of the LE scan. LE_Scan_Window +shall be less than or equal to LE_Scan_Interval. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param LE_Scan_Type Passive or active scanning. With active scanning SCAN_REQ packets are sent. + * Values: + - 0x00: Passive Scanning + - 0x01: Active scanning + * @param Own_Address_Type Own address type: + - 0x00: Public Device Address (it is allowed only if privacy is disabled) + - 0x01: Random Device Address (it is allowed only if privacy is disabled) + - 0x02: Resolvable Private Address (it is allowed only if privacy is enabled) + - 0x03: Non Resolvable Private Address (it is allowed only if privacy is enabled) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address + - 0x03: Non Resolvable Private Address + * @param Filter_Duplicates Enable/disable duplicate filtering. + * Values: + - 0x00: Duplicate filtering disabled + - 0x01: Duplicate filtering enabled + * @param Scanning_Filter_Policy Scanning filter policy: + - 0x00 Accept all advertisement packets (it is allowed only if controller privacy is enabled).Directed advertising packets which are not addressed for this device shall be ignored. + - 0x01 Ignore advertisement packets from devices not in the White List Only.Directed advertising packets which are not addressed for this device shall be ignored. + - 0x02 Accept all undirected advertisement packets (it is allowed only if controller privacy or host privacy is enabled).Directed advertisement packets where initiator address is a RPA and Directed advertisement packets addressed to this device shall be accepted. + - 0x03 Accept all undirected advertisement packets from devices that are in the White List.Directed advertisement packets where initiator address is RPA and Directed advertisement packets addressed to this device shall be accepted. + - NOTE: If Host privacy is enabled Scanning_Filter_Policy can only take values 0x00 or 0x01; + * Values: + - 0x00: Accept all + - 0x01: Ignore devices not in the White List + - 0x02: Accept all (use resolving list) + - 0x03: Ignore devices not in the White List (use resolving list) + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_start_observation_proc(uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t LE_Scan_Type, + uint8_t Own_Address_Type, + uint8_t Filter_Duplicates, + uint8_t Scanning_Filter_Policy); + +/** + * @brief This command gets the list of the devices which are bonded. It returns the +number of addresses and the corresponding address types and values. + * @param[out] Num_of_Addresses The number of bonded devices + * @param[out] Bonded_Device_Entry See @ref Bonded_Device_Entry_t + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_get_bonded_devices(uint8_t *Num_of_Addresses, + Bonded_Device_Entry_t Bonded_Device_Entry[]); + +/** + * @brief The command finds whether the device, whose address is specified in the command, is +bonded. If the device is using a resolvable private address and it has been bonded, then the +command will return BLE_STATUS_SUCCESS. + * @param Peer_Address_Type Address type. + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + * @param Peer_Address Address used by the peer device while advertising + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_is_device_bonded(uint8_t Peer_Address_Type, + uint8_t Peer_Address[6]); + +/** + * @brief This command allows the User to validate/confirm or not the Numeric Comparison value showed through the ACI_GAP_Numeric_Comparison_Value_Event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Confirm_Yes_No 0 : The Numeric Values showed on both local and peer device are different! +1 : The Numeric Values showed on both local and peer device are equal! + * Values: + - 0x00: No + - 0x01: YES + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_numeric_comparison_value_confirm_yesno(uint16_t Connection_Handle, + uint8_t Confirm_Yes_No); + +/** + * @brief This command permits to signal to the Stack the input type detected during Passkey input. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Input_Type Passkey input type detected + * Values: + - 0x00: Passkey entry started + - 0x01: Passkey digit entered + - 0x02: Passkey digit erased + - 0x03: Passkey cleared + - 0x04: Passkey entry completed + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_passkey_input(uint16_t Connection_Handle, + uint8_t Input_Type); + +/** + * @brief This command is sent by the User to get (i.e. to extract from the Stack) the OOB data generated by the Stack itself. + * @param OOB_Data_Type OOB Data type + * Values: + - 0x00: TK (LP v.4.1) + - 0x01: Random (SC v.4.2) + - 0x02: Confirm (SC v.4.2) + * @param[out] Address_Type Identity address type. + * Values: + - 0x00: Public Identity Address + - 0x01: Random (static) Identity Address + * @param[out] Address Public or Random (static) address of this device + * @param[out] OOB_Data_Len Length of OOB Data + * @param[out] OOB_Data Local Pairing Data intended to the remote device to be sent via OOB. + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_get_oob_data(uint8_t OOB_Data_Type, + uint8_t *Address_Type, + uint8_t Address[6], + uint8_t *OOB_Data_Len, + uint8_t OOB_Data[16]); + +/** + * @brief This command is sent (by the User) to input the OOB data arrived via OOB communication. + * @param Device_Type OOB Device type + * Values: + - 0x00: Local device + - 0x01: Remote device + * @param Address_Type Identity address type. + * Values: + - 0x00: Public Identity Address + - 0x01: Random (static) Identity Address + * @param Address Public or Random (static) address of the peer device + * @param OOB_Data_Type OOB Data type + * Values: + - 0x00: TK (LP v.4.1) + - 0x01: Random (SC v.4.2) + - 0x02: Confirm (SC v.4.2) + * @param OOB_Data_Len Length of OOB Data + * @param OOB_Data Pairing Data received through OOB from remote device + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_set_oob_data(uint8_t Device_Type, + uint8_t Address_Type, + uint8_t Address[6], + uint8_t OOB_Data_Type, + uint8_t OOB_Data_Len, + uint8_t OOB_Data[16]); + +/** + * @brief This command is used to add one device to the list of address translations used to resolve Resolvable Private Addresses in the Controller. + * @param Num_of_Resolving_list_Entries Number of devices that have to be added to the resolving list. + * @param Whitelist_Identity_Entry See @ref Whitelist_Identity_Entry_t + * @param Clear_Resolving_List Clear the resolving list + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_add_devices_to_resolving_list(uint8_t Num_of_Resolving_list_Entries, + Whitelist_Identity_Entry_t Whitelist_Identity_Entry[], + uint8_t Clear_Resolving_List); + +/** + * @brief This command is used to remove a specified device from bonding table + * @param Peer_Identity_Address_Type Identity address type. + * Values: + - 0x00: Public Identity Address + - 0x01: Random (static) Identity Address + * @param Peer_Identity_Address Public or Random (static) Identity address of the peer device + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gap_remove_bonded_device(uint8_t Peer_Identity_Address_Type, + uint8_t Peer_Identity_Address[6]); + +/** + * @} + */ + +#endif /* ! BLE_GAP_ACI_H__ */ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c new file mode 100644 index 0000000..27d4275 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c @@ -0,0 +1,1622 @@ +/****************************************************************************** + * @file ble_gatt_aci.c + * @author MCD Application Team + * @date 06 September 2019 + * @brief Source file for ble api STM32WB (gatt_aci) + * Auto-generated file: do not edit! + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#include "ble_gatt_aci.h" + +tBleStatus aci_gatt_init(void) +{ + struct hci_request rq; + tBleStatus status = 0; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x101; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type, + Service_UUID_t *Service_UUID, + uint8_t Service_Type, + uint8_t Max_Attribute_Records, + uint16_t *Service_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer); + aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0))); + aci_gatt_add_service_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Service_UUID_Type = htob(Service_UUID_Type, 1); + index_input += 1; + /* var_len_data input */ + { + uint8_t size; + switch (Service_UUID_Type) { + case 1: size = 2; break; + case 2: size = 16; break; + default: return BLE_STATUS_ERROR; + } + Osal_MemCpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size); + index_input += size; + { + cp1->Service_Type = htob(Service_Type, 1); + } + index_input += 1; + { + cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1); + } + index_input += 1; + } + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x102; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Service_Handle = btoh(resp.Service_Handle, 2); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_include_service(uint16_t Service_Handle, + uint16_t Include_Start_Handle, + uint16_t Include_End_Handle, + uint8_t Include_UUID_Type, + Include_UUID_t *Include_UUID, + uint16_t *Include_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_include_service_cp0 *cp0 = (aci_gatt_include_service_cp0*)(cmd_buffer); + aci_gatt_include_service_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + int uuid_size = (Include_UUID_Type == 2) ? 16 : 2; + cp0->Service_Handle = htob(Service_Handle, 2); + index_input += 2; + cp0->Include_Start_Handle = htob(Include_Start_Handle, 2); + index_input += 2; + cp0->Include_End_Handle = htob(Include_End_Handle, 2); + index_input += 2; + cp0->Include_UUID_Type = htob(Include_UUID_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Include_UUID, (const void *) Include_UUID, uuid_size); + index_input += uuid_size; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x103; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Include_Handle = btoh(resp.Include_Handle, 2); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_add_char(uint16_t Service_Handle, + uint8_t Char_UUID_Type, + Char_UUID_t *Char_UUID, + uint16_t Char_Value_Length, + uint8_t Char_Properties, + uint8_t Security_Permissions, + uint8_t GATT_Evt_Mask, + uint8_t Enc_Key_Size, + uint8_t Is_Variable, + uint16_t *Char_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer); + aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0))); + aci_gatt_add_char_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Service_Handle = htob(Service_Handle, 2); + index_input += 2; + cp0->Char_UUID_Type = htob(Char_UUID_Type, 1); + index_input += 1; + /* var_len_data input */ + { + uint8_t size; + switch (Char_UUID_Type) { + case 1: size = 2; break; + case 2: size = 16; break; + default: return BLE_STATUS_ERROR; + } + Osal_MemCpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size); + index_input += size; + { + cp1->Char_Value_Length = htob(Char_Value_Length, 2); + } + index_input += 2; + { + cp1->Char_Properties = htob(Char_Properties, 1); + } + index_input += 1; + { + cp1->Security_Permissions = htob(Security_Permissions, 1); + } + index_input += 1; + { + cp1->GATT_Evt_Mask = htob(GATT_Evt_Mask, 1); + } + index_input += 1; + { + cp1->Enc_Key_Size = htob(Enc_Key_Size, 1); + } + index_input += 1; + { + cp1->Is_Variable = htob(Is_Variable, 1); + } + index_input += 1; + } + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x104; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Char_Handle = btoh(resp.Char_Handle, 2); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_add_char_desc(uint16_t Service_Handle, + uint16_t Char_Handle, + uint8_t Char_Desc_Uuid_Type, + Char_Desc_Uuid_t *Char_Desc_Uuid, + uint8_t Char_Desc_Value_Max_Len, + uint8_t Char_Desc_Value_Length, + uint8_t Char_Desc_Value[], + uint8_t Security_Permissions, + uint8_t Access_Permissions, + uint8_t GATT_Evt_Mask, + uint8_t Enc_Key_Size, + uint8_t Is_Variable, + uint16_t *Char_Desc_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_add_char_desc_cp0 *cp0 = (aci_gatt_add_char_desc_cp0*)(cmd_buffer); + aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0))); + aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t))); + aci_gatt_add_char_desc_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Service_Handle = htob(Service_Handle, 2); + index_input += 2; + cp0->Char_Handle = htob(Char_Handle, 2); + index_input += 2; + cp0->Char_Desc_Uuid_Type = htob(Char_Desc_Uuid_Type, 1); + index_input += 1; + /* var_len_data input */ + { + uint8_t size; + switch (Char_Desc_Uuid_Type) { + case 1: size = 2; break; + case 2: size = 16; break; + default: return BLE_STATUS_ERROR; + } + Osal_MemCpy((void *) &cp0->Char_Desc_Uuid, (const void *) Char_Desc_Uuid, size); + index_input += size; + { + cp1->Char_Desc_Value_Max_Len = htob(Char_Desc_Value_Max_Len, 1); + } + index_input += 1; + { + cp1->Char_Desc_Value_Length = htob(Char_Desc_Value_Length, 1); + } + index_input += 1; + Osal_MemCpy((void *) &cp1->Char_Desc_Value, (const void *) Char_Desc_Value, Char_Desc_Value_Length); + index_input += Char_Desc_Value_Length; + { + cp2->Security_Permissions = htob(Security_Permissions, 1); + } + index_input += 1; + { + cp2->Access_Permissions = htob(Access_Permissions, 1); + } + index_input += 1; + { + cp2->GATT_Evt_Mask = htob(GATT_Evt_Mask, 1); + } + index_input += 1; + { + cp2->Enc_Key_Size = htob(Enc_Key_Size, 1); + } + index_input += 1; + { + cp2->Is_Variable = htob(Is_Variable, 1); + } + index_input += 1; + } + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x105; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Char_Desc_Handle = btoh(resp.Char_Desc_Handle, 2); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle, + uint16_t Char_Handle, + uint8_t Val_Offset, + uint8_t Char_Value_Length, + uint8_t Char_Value[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Service_Handle = htob(Service_Handle, 2); + index_input += 2; + cp0->Char_Handle = htob(Char_Handle, 2); + index_input += 2; + cp0->Val_Offset = htob(Val_Offset, 1); + index_input += 1; + cp0->Char_Value_Length = htob(Char_Value_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length); + index_input += Char_Value_Length; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x106; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_del_char(uint16_t Serv_Handle, + uint16_t Char_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_del_char_cp0 *cp0 = (aci_gatt_del_char_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Serv_Handle = htob(Serv_Handle, 2); + index_input += 2; + cp0->Char_Handle = htob(Char_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x107; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_del_service(uint16_t Serv_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_del_service_cp0 *cp0 = (aci_gatt_del_service_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Serv_Handle = htob(Serv_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x108; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_del_include_service(uint16_t Serv_Handle, + uint16_t Include_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_del_include_service_cp0 *cp0 = (aci_gatt_del_include_service_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Serv_Handle = htob(Serv_Handle, 2); + index_input += 2; + cp0->Include_Handle = htob(Include_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x109; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_set_event_mask(uint32_t GATT_Evt_Mask) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_set_event_mask_cp0 *cp0 = (aci_gatt_set_event_mask_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->GATT_Evt_Mask = htob(GATT_Evt_Mask, 4); + index_input += 4; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x10a; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_exchange_config(uint16_t Connection_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_exchange_config_cp0 *cp0 = (aci_gatt_exchange_config_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x10b; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_att_find_info_req(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_att_find_info_req_cp0 *cp0 = (aci_att_find_info_req_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Start_Handle = htob(Start_Handle, 2); + index_input += 2; + cp0->End_Handle = htob(End_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x10c; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_att_find_by_type_value_req(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle, + uint16_t UUID, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_att_find_by_type_value_req_cp0 *cp0 = (aci_att_find_by_type_value_req_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Start_Handle = htob(Start_Handle, 2); + index_input += 2; + cp0->End_Handle = htob(End_Handle, 2); + index_input += 2; + cp0->UUID = htob(UUID, 2); + index_input += 2; + cp0->Attribute_Val_Length = htob(Attribute_Val_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Attribute_Val, (const void *) Attribute_Val, Attribute_Val_Length); + index_input += Attribute_Val_Length; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x10d; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_att_read_by_type_req(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle, + uint8_t UUID_Type, + UUID_t *UUID) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_att_read_by_type_req_cp0 *cp0 = (aci_att_read_by_type_req_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + int uuid_size = (UUID_Type == 2) ? 16 : 2; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Start_Handle = htob(Start_Handle, 2); + index_input += 2; + cp0->End_Handle = htob(End_Handle, 2); + index_input += 2; + cp0->UUID_Type = htob(UUID_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->UUID, (const void *) UUID, uuid_size); + index_input += uuid_size; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x10e; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_att_read_by_group_type_req(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle, + uint8_t UUID_Type, + UUID_t *UUID) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_att_read_by_group_type_req_cp0 *cp0 = (aci_att_read_by_group_type_req_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + int uuid_size = (UUID_Type == 2) ? 16 : 2; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Start_Handle = htob(Start_Handle, 2); + index_input += 2; + cp0->End_Handle = htob(End_Handle, 2); + index_input += 2; + cp0->UUID_Type = htob(UUID_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->UUID, (const void *) UUID, uuid_size); + index_input += uuid_size; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x10f; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_att_prepare_write_req(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint16_t Val_Offset, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_att_prepare_write_req_cp0 *cp0 = (aci_att_prepare_write_req_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + cp0->Val_Offset = htob(Val_Offset, 2); + index_input += 2; + cp0->Attribute_Val_Length = htob(Attribute_Val_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Attribute_Val, (const void *) Attribute_Val, Attribute_Val_Length); + index_input += Attribute_Val_Length; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x110; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_att_execute_write_req(uint16_t Connection_Handle, + uint8_t Execute) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_att_execute_write_req_cp0 *cp0 = (aci_att_execute_write_req_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Execute = htob(Execute, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x111; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_disc_all_primary_services(uint16_t Connection_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_disc_all_primary_services_cp0 *cp0 = (aci_gatt_disc_all_primary_services_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x112; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_disc_primary_service_by_uuid(uint16_t Connection_Handle, + uint8_t UUID_Type, + UUID_t *UUID) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_disc_primary_service_by_uuid_cp0 *cp0 = (aci_gatt_disc_primary_service_by_uuid_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + int uuid_size = (UUID_Type == 2) ? 16 : 2; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->UUID_Type = htob(UUID_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->UUID, (const void *) UUID, uuid_size); + index_input += uuid_size; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x113; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_find_included_services(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_find_included_services_cp0 *cp0 = (aci_gatt_find_included_services_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Start_Handle = htob(Start_Handle, 2); + index_input += 2; + cp0->End_Handle = htob(End_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x114; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_disc_all_char_of_service(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_disc_all_char_of_service_cp0 *cp0 = (aci_gatt_disc_all_char_of_service_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Start_Handle = htob(Start_Handle, 2); + index_input += 2; + cp0->End_Handle = htob(End_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x115; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_disc_char_by_uuid(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle, + uint8_t UUID_Type, + UUID_t *UUID) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_disc_char_by_uuid_cp0 *cp0 = (aci_gatt_disc_char_by_uuid_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + int uuid_size = (UUID_Type == 2) ? 16 : 2; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Start_Handle = htob(Start_Handle, 2); + index_input += 2; + cp0->End_Handle = htob(End_Handle, 2); + index_input += 2; + cp0->UUID_Type = htob(UUID_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->UUID, (const void *) UUID, uuid_size); + index_input += uuid_size; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x116; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_disc_all_char_desc(uint16_t Connection_Handle, + uint16_t Char_Handle, + uint16_t End_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_disc_all_char_desc_cp0 *cp0 = (aci_gatt_disc_all_char_desc_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Char_Handle = htob(Char_Handle, 2); + index_input += 2; + cp0->End_Handle = htob(End_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x117; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_read_char_value(uint16_t Connection_Handle, + uint16_t Attr_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_read_char_value_cp0 *cp0 = (aci_gatt_read_char_value_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x118; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_read_using_char_uuid(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle, + uint8_t UUID_Type, + UUID_t *UUID) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_read_using_char_uuid_cp0 *cp0 = (aci_gatt_read_using_char_uuid_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + int uuid_size = (UUID_Type == 2) ? 16 : 2; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Start_Handle = htob(Start_Handle, 2); + index_input += 2; + cp0->End_Handle = htob(End_Handle, 2); + index_input += 2; + cp0->UUID_Type = htob(UUID_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->UUID, (const void *) UUID, uuid_size); + index_input += uuid_size; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x119; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_read_long_char_value(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint16_t Val_Offset) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_read_long_char_value_cp0 *cp0 = (aci_gatt_read_long_char_value_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + cp0->Val_Offset = htob(Val_Offset, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x11a; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_read_multiple_char_value(uint16_t Connection_Handle, + uint8_t Number_of_Handles, + Handle_Entry_t Handle_Entry[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_read_multiple_char_value_cp0 *cp0 = (aci_gatt_read_multiple_char_value_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Number_of_Handles = htob(Number_of_Handles, 1); + index_input += 1; + Osal_MemCpy((void*) &cp0->Handle_Entry, (const void *) Handle_Entry, Number_of_Handles * (sizeof(Handle_Entry_t))); + index_input += Number_of_Handles * (sizeof(Handle_Entry_t)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x11b; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_write_char_value(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_write_char_value_cp0 *cp0 = (aci_gatt_write_char_value_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + cp0->Attribute_Val_Length = htob(Attribute_Val_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Attribute_Val, (const void *) Attribute_Val, Attribute_Val_Length); + index_input += Attribute_Val_Length; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x11c; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_write_long_char_value(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint16_t Val_Offset, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_write_long_char_value_cp0 *cp0 = (aci_gatt_write_long_char_value_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + cp0->Val_Offset = htob(Val_Offset, 2); + index_input += 2; + cp0->Attribute_Val_Length = htob(Attribute_Val_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Attribute_Val, (const void *) Attribute_Val, Attribute_Val_Length); + index_input += Attribute_Val_Length; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x11d; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_write_char_reliable(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint16_t Val_Offset, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_write_char_reliable_cp0 *cp0 = (aci_gatt_write_char_reliable_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + cp0->Val_Offset = htob(Val_Offset, 2); + index_input += 2; + cp0->Attribute_Val_Length = htob(Attribute_Val_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Attribute_Val, (const void *) Attribute_Val, Attribute_Val_Length); + index_input += Attribute_Val_Length; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x11e; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_write_long_char_desc(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint16_t Val_Offset, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_write_long_char_desc_cp0 *cp0 = (aci_gatt_write_long_char_desc_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + cp0->Val_Offset = htob(Val_Offset, 2); + index_input += 2; + cp0->Attribute_Val_Length = htob(Attribute_Val_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Attribute_Val, (const void *) Attribute_Val, Attribute_Val_Length); + index_input += Attribute_Val_Length; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x11f; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_read_long_char_desc(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint16_t Val_Offset) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_read_long_char_desc_cp0 *cp0 = (aci_gatt_read_long_char_desc_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + cp0->Val_Offset = htob(Val_Offset, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x120; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_write_char_desc(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_write_char_desc_cp0 *cp0 = (aci_gatt_write_char_desc_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + cp0->Attribute_Val_Length = htob(Attribute_Val_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Attribute_Val, (const void *) Attribute_Val, Attribute_Val_Length); + index_input += Attribute_Val_Length; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x121; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_read_char_desc(uint16_t Connection_Handle, + uint16_t Attr_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_read_char_desc_cp0 *cp0 = (aci_gatt_read_char_desc_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x122; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_write_without_resp(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_write_without_resp_cp0 *cp0 = (aci_gatt_write_without_resp_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + cp0->Attribute_Val_Length = htob(Attribute_Val_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Attribute_Val, (const void *) Attribute_Val, Attribute_Val_Length); + index_input += Attribute_Val_Length; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x123; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_signed_write_without_resp(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_signed_write_without_resp_cp0 *cp0 = (aci_gatt_signed_write_without_resp_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + cp0->Attribute_Val_Length = htob(Attribute_Val_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Attribute_Val, (const void *) Attribute_Val, Attribute_Val_Length); + index_input += Attribute_Val_Length; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x124; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_confirm_indication(uint16_t Connection_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x125; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_write_resp(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint8_t Write_status, + uint8_t Error_Code, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_write_resp_cp0 *cp0 = (aci_gatt_write_resp_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + cp0->Write_status = htob(Write_status, 1); + index_input += 1; + cp0->Error_Code = htob(Error_Code, 1); + index_input += 1; + cp0->Attribute_Val_Length = htob(Attribute_Val_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Attribute_Val, (const void *) Attribute_Val, Attribute_Val_Length); + index_input += Attribute_Val_Length; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x126; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_allow_read(uint16_t Connection_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_allow_read_cp0 *cp0 = (aci_gatt_allow_read_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x127; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_set_security_permission(uint16_t Serv_Handle, + uint16_t Attr_Handle, + uint8_t Security_Permissions) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_set_security_permission_cp0 *cp0 = (aci_gatt_set_security_permission_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Serv_Handle = htob(Serv_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + cp0->Security_Permissions = htob(Security_Permissions, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x128; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_set_desc_value(uint16_t Serv_Handle, + uint16_t Char_Handle, + uint16_t Char_Desc_Handle, + uint16_t Val_Offset, + uint8_t Char_Desc_Value_Length, + uint8_t Char_Desc_Value[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_set_desc_value_cp0 *cp0 = (aci_gatt_set_desc_value_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Serv_Handle = htob(Serv_Handle, 2); + index_input += 2; + cp0->Char_Handle = htob(Char_Handle, 2); + index_input += 2; + cp0->Char_Desc_Handle = htob(Char_Desc_Handle, 2); + index_input += 2; + cp0->Val_Offset = htob(Val_Offset, 2); + index_input += 2; + cp0->Char_Desc_Value_Length = htob(Char_Desc_Value_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Char_Desc_Value, (const void *) Char_Desc_Value, Char_Desc_Value_Length); + index_input += Char_Desc_Value_Length; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x129; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_read_handle_value(uint16_t Attr_Handle, + uint16_t Offset, + uint16_t Value_Length_Requested, + uint16_t *Length, + uint16_t *Value_Length, + uint8_t Value[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_read_handle_value_cp0 *cp0 = (aci_gatt_read_handle_value_cp0*)(cmd_buffer); + aci_gatt_read_handle_value_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + cp0->Offset = htob(Offset, 2); + index_input += 2; + cp0->Value_Length_Requested = htob(Value_Length_Requested, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x12a; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Length = btoh(resp.Length, 2); + *Value_Length = btoh(resp.Value_Length, 2); + Osal_MemCpy((void *) Value, (const void *) resp.Value, *Value_Length); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_update_char_value_ext(uint16_t Conn_Handle_To_Notify, + uint16_t Service_Handle, + uint16_t Char_Handle, + uint8_t Update_Type, + uint16_t Char_Length, + uint16_t Value_Offset, + uint8_t Value_Length, + uint8_t Value[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_update_char_value_ext_cp0 *cp0 = (aci_gatt_update_char_value_ext_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Conn_Handle_To_Notify = htob(Conn_Handle_To_Notify, 2); + index_input += 2; + cp0->Service_Handle = htob(Service_Handle, 2); + index_input += 2; + cp0->Char_Handle = htob(Char_Handle, 2); + index_input += 2; + cp0->Update_Type = htob(Update_Type, 1); + index_input += 1; + cp0->Char_Length = htob(Char_Length, 2); + index_input += 2; + cp0->Value_Offset = htob(Value_Offset, 2); + index_input += 2; + cp0->Value_Length = htob(Value_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Value, (const void *) Value, Value_Length); + index_input += Value_Length; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x12c; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_deny_read(uint16_t Connection_Handle, + uint8_t Error_Code) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_deny_read_cp0 *cp0 = (aci_gatt_deny_read_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Error_Code = htob(Error_Code, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x12d; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_gatt_set_access_permission(uint16_t Serv_Handle, + uint16_t Attr_Handle, + uint8_t Access_Permissions) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_gatt_set_access_permission_cp0 *cp0 = (aci_gatt_set_access_permission_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Serv_Handle = htob(Serv_Handle, 2); + index_input += 2; + cp0->Attr_Handle = htob(Attr_Handle, 2); + index_input += 2; + cp0->Access_Permissions = htob(Access_Permissions, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x12e; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + diff --git a/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.h b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.h new file mode 100644 index 0000000..98c7e1b --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.h @@ -0,0 +1,897 @@ +/****************************************************************************** + * @file ble_gatt_aci.h + * @author MCD Application Team + * @date 08 October 2019 + * @brief Header file for STM32WB (gatt_aci) + * Auto-generated file: do not edit! + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#ifndef BLE_GATT_ACI_H__ +#define BLE_GATT_ACI_H__ + + +#include "ble_types.h" + +/** + * @brief Initialize the GATT layer for server and client roles. +It adds also the GATT service with Service Changed Characteristic. +Until this command is issued the GATT channel will not process any commands even if the +connection is opened. This command has to be given before using any of the GAP features. + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_init(void); + +/** + * @brief Add a service to GATT Server. When a service is created in the server, the host needs to +reserve the handle ranges for this service using Max_Attribute_Records parameter. This +parameter specifies the maximum number of attribute records that can be added to this +service (including the service attribute, include attribute, characteristic attribute, +characteristic value attribute and characteristic descriptor attribute). Handle of the created +service is returned in command complete event. Service declaration is taken from the service pool. +The attributes for characteristics and descriptors are allocated from the attribute pool. + * @param Service_UUID_Type UUID type: 0x01 = 16 bits UUID while 0x02 = 128 bits UUID + * @param Service_UUID See @ref Service_UUID_t + * @param Service_Type Service type. + * Values: + - 0x01: Primary Service + - 0x02: Secondary Service + * @param Max_Attribute_Records Maximum number of attribute records that can be added to this service + * @param[out] Service_Handle Handle of the Service. +When this service is added, a handle is allocated by the server for this service. +Server also allocates a range of handles for this service from serviceHandle to + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type, + Service_UUID_t *Service_UUID, + uint8_t Service_Type, + uint8_t Max_Attribute_Records, + uint16_t *Service_Handle); + +/** + * @brief Include a service given by Include_Start_Handle and Include_End_Handle to another +service given by Service_Handle. Attribute server creates an INCLUDE definition +attribute and return the handle of this attribute in Included_handle. + * @param Service_Handle Handle of the Service to which another service has to be included. + * @param Include_Start_Handle Start Handle of the Service which has to be included in service + * @param Include_End_Handle End Handle of the Service which has to be included in service + * @param Include_UUID_Type UUID type: 0x01 = 16 bits UUID while 0x02 = 128 bits UUID + * @param Include_UUID See @ref Include_UUID_t + * @param[out] Include_Handle Handle of the include declaration + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_include_service(uint16_t Service_Handle, + uint16_t Include_Start_Handle, + uint16_t Include_End_Handle, + uint8_t Include_UUID_Type, + Include_UUID_t *Include_UUID, + uint16_t *Include_Handle); + +/** + * @brief Add a characteristic to a service. + * @param Service_Handle Handle of the Service to which the characteristic will be added + * @param Char_UUID_Type UUID type: 0x01 = 16 bits UUID while 0x02 = 128 bits UUID + * @param Char_UUID See @ref Char_UUID_t + * @param Char_Value_Length Maximum length of the characteristic value. + * @param Char_Properties Characteristic Properties (Volume 3, Part G, section 3.3.1.1 of Bluetooth Specification 5.0) + * Flags: + - 0x00: CHAR_PROP_NONE + - 0x01: CHAR_PROP_BROADCAST (Broadcast) + - 0x02: CHAR_PROP_READ (Read) + - 0x04: CHAR_PROP_WRITE_WITHOUT_RESP (Write w/o resp) + - 0x08: CHAR_PROP_WRITE (Write) + - 0x10: CHAR_PROP_NOTIFY (Notify) + - 0x20: CHAR_PROP_INDICATE (Indicate) + - 0x40: CHAR_PROP_SIGNED_WRITE (Authenticated Signed Writes) + - 0x80: CHAR_PROP_EXT (Extended Properties) + * @param Security_Permissions Security permission flags. + * Flags: + - 0x00: None + - 0x01: AUTHEN_READ (Need authentication to read) + - 0x02: AUTHOR_READ (Need authorization to read) + - 0x04: ENCRY_READ (Need encryption to read) + - 0x08: AUTHEN_WRITE (need authentication to write) + - 0x10: AUTHOR_WRITE (need authorization to write) + - 0x20: ENCRY_WRITE (need encryption to write) + * @param GATT_Evt_Mask GATT event mask. + * Flags: + - 0x00: GATT_DONT_NOTIFY_EVENTS + - 0x01: GATT_NOTIFY_ATTRIBUTE_WRITE + - 0x02: GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP + - 0x04: GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP + * @param Enc_Key_Size Minimum encryption key size required to read the characteristic. + * Values: + - 0x07 ... 0x10 + * @param Is_Variable Specify if the characteristic value has a fixed length or +a variable length. + * Values: + - 0x00: Fixed length + - 0x01: Variable length + * @param[out] Char_Handle Handle of the Characteristic that has been added. +It is the handle of the characteristic declaration. +The attribute that holds the characteristic value is allocated at the next handle, +followed by the Client Characteristic Configuration descriptor if the characteristic +has CHAR_PROP_NOTIFY or CHAR_PROP_INDICATE properties. + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_add_char(uint16_t Service_Handle, + uint8_t Char_UUID_Type, + Char_UUID_t *Char_UUID, + uint16_t Char_Value_Length, + uint8_t Char_Properties, + uint8_t Security_Permissions, + uint8_t GATT_Evt_Mask, + uint8_t Enc_Key_Size, + uint8_t Is_Variable, + uint16_t *Char_Handle); + +/** + * @brief Add a characteristic descriptor to a service. + * @param Service_Handle Handle of service to which the characteristic belongs + * @param Char_Handle Handle of the characteristic to which description has to be added + * @param Char_Desc_Uuid_Type UUID type: 0x01 = 16 bits UUID while 0x02 = 128 bits UUID + * @param Char_Desc_Uuid See @ref Char_Desc_Uuid_t + * @param Char_Desc_Value_Max_Len The maximum length of the descriptor value + * @param Char_Desc_Value_Length Current Length of the characteristic descriptor value + * @param Char_Desc_Value Value of the characteristic description + * @param Security_Permissions Security permission flags. + * Flags: + - 0x00: None + - 0x01: AUTHEN_READ (Need authentication to read) + - 0x02: AUTHOR_READ (Need authorization to read) + - 0x04: ENCRY_READ (Need encryption to read) + - 0x08: AUTHEN_WRITE (need authentication to write) + - 0x10: AUTHOR_WRITE (need authorization to write) + - 0x20: ENCRY_WRITE (need encryption to write) + * @param Access_Permissions Access permission + * Flags: + - 0x00: None + - 0x01: READ + - 0x02: WRITE + - 0x04: WRITE_WO_RESP + - 0x08: SIGNED_WRITE + * @param GATT_Evt_Mask GATT event mask. + * Flags: + - 0x00: GATT_DONT_NOTIFY_EVENTS + - 0x01: GATT_NOTIFY_ATTRIBUTE_WRITE + - 0x02: GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP + - 0x04: GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP + * @param Enc_Key_Size Minimum encryption key size required to read the characteristic. + * Values: + - 0x07 ... 0x10 + * @param Is_Variable Specify if the characteristic value has a fixed length or +a variable length. + * Values: + - 0x00: Fixed length + - 0x01: Variable length + * @param[out] Char_Desc_Handle Handle of the characteristic descriptor + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_add_char_desc(uint16_t Service_Handle, + uint16_t Char_Handle, + uint8_t Char_Desc_Uuid_Type, + Char_Desc_Uuid_t *Char_Desc_Uuid, + uint8_t Char_Desc_Value_Max_Len, + uint8_t Char_Desc_Value_Length, + uint8_t Char_Desc_Value[], + uint8_t Security_Permissions, + uint8_t Access_Permissions, + uint8_t GATT_Evt_Mask, + uint8_t Enc_Key_Size, + uint8_t Is_Variable, + uint16_t *Char_Desc_Handle); + +/** + * @brief Update a characteristic value in a service. +If notifications (or indications) are enabled on that characteristic, +a notification (or indication) will be sent to the client after sending +this command to the STM32WB. The command is queued into the STM32WB command queue. +If the buffer is full, because previous commands could not be still processed, +the function will return BLE_STATUS_INSUFFICIENT_RESOURCES. This will happen +if notifications (or indications) are enabled and the application calls +@ref aci_gatt_update_char_value at an higher rate than what is allowed by the link. +Throughput on BLE link depends on connection interval and connection length +parameters (decided by the master, see aci_l2cap_connection_parameter_update_request() +for more info on how to suggest new connection parameters from a slave). If the +application does not want to lose notifications because STM32WB buffer becomes full, +it has to retry again till the function returns BLE_STATUS_SUCCESS or any other error code. + * @param Service_Handle Handle of service to which the characteristic belongs + * @param Char_Handle Handle of the characteristic declaration + * @param Val_Offset The offset from which the attribute value has to be updated. +If this is set to 0 and the attribute value is of variable length, then the length of the attribute will be set to the Char_Value_Length. +If the Val_Offset is set to a value greater than 0, then the length of the attribute will be set to the maximum length as +specified for the attribute while adding the characteristic. + * @param Char_Value_Length Length of the characteristic value in octets + * @param Char_Value Characteristic value + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle, + uint16_t Char_Handle, + uint8_t Val_Offset, + uint8_t Char_Value_Length, + uint8_t Char_Value[]); + +/** + * @brief Delete the specified characteristic from the service. + * @param Serv_Handle Handle of service to which the characteristic belongs + * @param Char_Handle Handle of the characteristic which has to be deleted + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_del_char(uint16_t Serv_Handle, + uint16_t Char_Handle); + +/** + * @brief Delete the specified service from the GATT server database. + * @param Serv_Handle Handle of the service to be deleted + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_del_service(uint16_t Serv_Handle); + +/** + * @brief Delete the Include definition from the service. + * @param Serv_Handle Handle of the service to which the include service belongs + * @param Include_Handle Handle of the included service which has to be deleted + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_del_include_service(uint16_t Serv_Handle, + uint16_t Include_Handle); + +/** + * @brief Mask events from the GATT. The default configuration is all the events masked. + * @param GATT_Evt_Mask GATT/ATT event mask. + * Values: + - 0x00000001: ACI_GATT_ATTRIBUTE_MODIFIED_EVENT + - 0x00000002: ACI_GATT_PROC_TIMEOUT_EVENT + - 0x00000004: ACI_ATT_EXCHANGE_MTU_RESP_EVENT + - 0x00000008: ACI_ATT_FIND_INFO_RESP_EVENT + - 0x00000010: ACI_ATT_FIND_BY_TYPE_VALUE_RESP_EVENT + - 0x00000020: ACI_ATT_READ_BY_TYPE_RESP_EVENT + - 0x00000040: ACI_ATT_READ_RESP_EVENT + - 0x00000080: ACI_ATT_READ_BLOB_RESP_EVENT + - 0x00000100: ACI_ATT_READ_MULTIPLE_RESP_EVENT + - 0x00000200: ACI_ATT_READ_BY_GROUP_TYPE_RESP_EVENT + - 0x00000800: ACI_ATT_PREPARE_WRITE_RESP_EVENT + - 0x00001000: ACI_ATT_EXEC_WRITE_RESP_EVENT + - 0x00002000: ACI_GATT_INDICATION_EVENT + - 0x00004000: ACI_GATT_NOTIFICATION_EVENT + - 0x00008000: ACI_GATT_ERROR_RESP_EVENT + - 0x00010000: ACI_GATT_PROC_COMPLETE_EVENT + - 0x00020000: ACI_GATT_DISC_READ_CHAR_BY_UUID_RESP_EVENT + - 0x00040000: ACI_GATT_TX_POOL_AVAILABLE_EVENT + - 0x00100000: ACI_GATT_READ_EXT_EVENT + - 0x00200000: ACI_GATT_INDICATION_EXT_EVENT + - 0x00400000: ACI_GATT_NOTIFICATION_EXT_EVENT + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_set_event_mask(uint32_t GATT_Evt_Mask); + +/** + * @brief Perform an ATT MTU exchange procedure. +When the ATT MTU exchange procedure is completed, a @ref aci_att_exchange_mtu_resp_event +event is generated. A @ref aci_gatt_proc_complete_event event is also generated +to indicate the end of the procedure. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_exchange_config(uint16_t Connection_Handle); + +/** + * @brief Send a Find Information Request. +This command is used to obtain the mapping of attribute handles with their associated +types. The responses of the procedure are given through the +@ref aci_att_find_info_resp_event event. The end of the procedure is indicated by +a @ref aci_gatt_proc_complete_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Start_Handle First requested handle number + * @param End_Handle Last requested handle number + * @retval Value indicating success or error code. +*/ +tBleStatus aci_att_find_info_req(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle); + +/** + * @brief Send a Find By Type Value Request +The Find By Type Value Request is used to obtain the handles of attributes that +have a given 16-bit UUID attribute type and a given attribute value. +The responses of the procedure are given through the @ref aci_att_find_by_type_value_resp_event event. +The end of the procedure is indicated by a @ref aci_gatt_proc_complete_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Start_Handle First requested handle number + * @param End_Handle Last requested handle number + * @param UUID 2 octet UUID to find (little-endian) + * @param Attribute_Val_Length Length of attribute value (maximum value is ATT_MTU - 7). + * @param Attribute_Val Attribute value to find + * @retval Value indicating success or error code. +*/ +tBleStatus aci_att_find_by_type_value_req(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle, + uint16_t UUID, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]); + +/** + * @brief Send a Read By Type Request. +The Read By Type Request is used to obtain the values of attributes where the attribute +type is known but the handle is not known. +The responses are given through the @ref aci_att_read_by_type_resp_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Start_Handle First requested handle number + * @param End_Handle Last requested handle number + * @param UUID_Type UUID type: 0x01 = 16 bits UUID while 0x02 = 128 bits UUID + * @param UUID See @ref UUID_t + * @retval Value indicating success or error code. +*/ +tBleStatus aci_att_read_by_type_req(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle, + uint8_t UUID_Type, + UUID_t *UUID); + +/** + * @brief Send a Read By Group Type Request. +The Read By Group Type Request is used to obtain the values of grouping attributes where +the attribute type is known but the handle is not known. Grouping attributes are defined +at GATT layer. The grouping attribute types are: "Primary Service", "Secondary Service" +and "Characteristic". +The responses of the procedure are given through the @ref aci_att_read_by_group_type_resp_event event. +The end of the procedure is indicated by a @ref aci_gatt_proc_complete_event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Start_Handle First requested handle number + * @param End_Handle Last requested handle number + * @param UUID_Type UUID type: 0x01 = 16 bits UUID while 0x02 = 128 bits UUID + * @param UUID See @ref UUID_t + * @retval Value indicating success or error code. +*/ +tBleStatus aci_att_read_by_group_type_req(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle, + uint8_t UUID_Type, + UUID_t *UUID); + +/** + * @brief Send a Prepare Write Request. +The Prepare Write Request is used to request the server to prepare to write the value of an attribute. +The responses of the procedure are given through the @ref aci_att_prepare_write_resp_event event. +The end of the procedure is indicated by a @ref aci_gatt_proc_complete_event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Attr_Handle Handle of the attribute to be written + * @param Val_Offset The offset of the first octet to be written + * @param Attribute_Val_Length Length of attribute value (maximum value is ATT_MTU - 5). + * @param Attribute_Val The value of the attribute to be written + * @retval Value indicating success or error code. +*/ +tBleStatus aci_att_prepare_write_req(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint16_t Val_Offset, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]); + +/** + * @brief Send an Execute Write Request. +The Execute Write Request is used to request the server to write or cancel the write +of all the prepared values currently held in the prepare queue from this client. +The result of the procedure is given through the @ref aci_att_exec_write_resp_event event. +The end of the procedure is indicated by a @ref aci_gatt_proc_complete_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Execute Execute or cancel writes. + * Values: + - 0x00: Cancel all prepared writes + - 0x01: Immediately write all pending prepared values + * @retval Value indicating success or error code. +*/ +tBleStatus aci_att_execute_write_req(uint16_t Connection_Handle, + uint8_t Execute); + +/** + * @brief Start the GATT client procedure to discover all primary services on the server. +The responses of the procedure are given through the @ref aci_att_read_by_group_type_resp_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_disc_all_primary_services(uint16_t Connection_Handle); + +/** + * @brief Start the procedure to discover the primary services of the specified UUID on the server. +The responses of the procedure are given through the @ref aci_att_find_by_type_value_resp_event event. +The end of the procedure is indicated by a @ref aci_gatt_proc_complete_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param UUID_Type UUID type: 0x01 = 16 bits UUID while 0x02 = 128 bits UUID + * @param UUID See @ref UUID_t + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_disc_primary_service_by_uuid(uint16_t Connection_Handle, + uint8_t UUID_Type, + UUID_t *UUID); + +/** + * @brief Start the procedure to find all included services. +The responses of the procedure are given through the @ref aci_att_read_by_type_resp_event event. +The end of the procedure is indicated by a @ref aci_gatt_proc_complete_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Start_Handle Start attribute handle of the service + * @param End_Handle End attribute handle of the service + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_find_included_services(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle); + +/** + * @brief Start the procedure to discover all the characteristics of a given service. +When the procedure is completed, a @ref aci_gatt_proc_complete_event event is generated. +Before procedure completion the response packets are given through +@ref aci_att_read_by_type_resp_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Start_Handle Start attribute handle of the service + * @param End_Handle End attribute handle of the service + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_disc_all_char_of_service(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle); + +/** + * @brief Start the procedure to discover all the characteristics specified by a UUID. +When the procedure is completed, a @ref aci_gatt_proc_complete_event event is generated. +Before procedure completion the response packets are given through +@ref aci_gatt_disc_read_char_by_uuid_resp_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Start_Handle Start attribute handle of the service + * @param End_Handle End attribute handle of the service + * @param UUID_Type UUID type: 0x01 = 16 bits UUID while 0x02 = 128 bits UUID + * @param UUID See @ref UUID_t + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_disc_char_by_uuid(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle, + uint8_t UUID_Type, + UUID_t *UUID); + +/** + * @brief Start the procedure to discover all characteristic descriptors on the server. +When the procedure is completed, a @ref aci_gatt_proc_complete_event event is generated. +Before procedure completion the response packets are given through +@ref aci_att_find_info_resp_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Char_Handle Handle of the characteristic value + * @param End_Handle End handle of the characteristic + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_disc_all_char_desc(uint16_t Connection_Handle, + uint16_t Char_Handle, + uint16_t End_Handle); + +/** + * @brief Start the procedure to read the attribute value. +When the procedure is completed, a @ref aci_gatt_proc_complete_event event is generated. +Before procedure completion the response packet is given through @ref aci_att_read_resp_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Attr_Handle Handle of the characteristic value to be read + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_read_char_value(uint16_t Connection_Handle, + uint16_t Attr_Handle); + +/** + * @brief This command sends a Read By Type Request packet to the server in order to read the value attribute of the characteristics specified by the UUID. +When the procedure is completed, an @ref aci_gatt_proc_complete_event event is generated. +Before procedure completion, the response packet is given through one @ref aci_gatt_disc_read_char_by_uuid_resp_event event per reported attribute. +Note: the number of bytes of a value reported by @ref aci_gatt_disc_read_char_by_uuid_resp_event event can not exceed BLE_EVT_MAX_PARAM_LEN - 7 i.e. 248 bytes for default value of BLE_EVT_MAX_PARAM_LEN. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Start_Handle Starting handle of the range to be searched + * @param End_Handle End handle of the range to be searched + * @param UUID_Type UUID type: 0x01 = 16 bits UUID while 0x02 = 128 bits UUID + * @param UUID See @ref UUID_t + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_read_using_char_uuid(uint16_t Connection_Handle, + uint16_t Start_Handle, + uint16_t End_Handle, + uint8_t UUID_Type, + UUID_t *UUID); + +/** + * @brief Start the procedure to read a long characteristic value. +When the procedure is completed, a @ref aci_gatt_proc_complete_event event is generated. +Before procedure completion the response packets are given through @ref aci_att_read_blob_resp_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Attr_Handle Handle of the characteristic value to be read + * @param Val_Offset Offset from which the value needs to be read + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_read_long_char_value(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint16_t Val_Offset); + +/** + * @brief Start a procedure to read multiple characteristic values from a server. +This sub-procedure is used to read multiple Characteristic Values from a server when the +client knows the Characteristic Value Handles. +When the procedure is completed, a @ref aci_gatt_proc_complete_event event is generated. +Before procedure completion the response packets are given through +@ref aci_att_read_multiple_resp_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Number_of_Handles The number of handles for which the value has to be read + * @param Handle_Entry See @ref Handle_Entry_t + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_read_multiple_char_value(uint16_t Connection_Handle, + uint8_t Number_of_Handles, + Handle_Entry_t Handle_Entry[]); + +/** + * @brief Start the procedure to write a characteristic value. +When the procedure is completed, a @ref aci_gatt_proc_complete_event event is generated. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Attr_Handle Handle of the characteristic value to be written + * @param Attribute_Val_Length Length of the value to be written + * @param Attribute_Val Value to be written + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_write_char_value(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]); + +/** + * @brief Start the procedure to write a long characteristic value. +When the procedure is completed, a @ref aci_gatt_proc_complete_event event is generated. +During the procedure, @ref aci_att_prepare_write_resp_event and @ref aci_att_exec_write_resp_event +events are raised. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Attr_Handle Handle of the characteristic value to be written + * @param Val_Offset Offset at which the attribute has to be written + * @param Attribute_Val_Length Length of the value to be written + * @param Attribute_Val Value to be written + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_write_long_char_value(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint16_t Val_Offset, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]); + +/** + * @brief Start the procedure to write a characteristic reliably. +When the procedure is completed, a @ref aci_gatt_proc_complete_event event is generated. +During the procedure, @ref aci_att_prepare_write_resp_event and @ref aci_att_exec_write_resp_event +events are raised. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Attr_Handle Handle of the attribute to be written + * @param Val_Offset Offset at which the attribute has to be written + * @param Attribute_Val_Length Length of the value to be written + * @param Attribute_Val Value to be written + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_write_char_reliable(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint16_t Val_Offset, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]); + +/** + * @brief Start the procedure to write a long characteristic descriptor. +When the procedure is completed, a @ref aci_gatt_proc_complete_event event is generated. +During the procedure, @ref aci_att_prepare_write_resp_event and @ref aci_att_exec_write_resp_event +events are raised. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Attr_Handle Handle of the attribute to be written + * @param Val_Offset Offset at which the attribute has to be written + * @param Attribute_Val_Length Length of the value to be written + * @param Attribute_Val Value to be written + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_write_long_char_desc(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint16_t Val_Offset, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]); + +/** + * @brief Start the procedure to read a long characteristic value. +When the procedure is completed, a @ref aci_gatt_proc_complete_event event is +generated. Before procedure completion the response packets are given through +@ref aci_att_read_blob_resp_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Attr_Handle Handle of the characteristic descriptor + * @param Val_Offset Offset from which the value needs to be read + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_read_long_char_desc(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint16_t Val_Offset); + +/** + * @brief Start the procedure to write a characteristic descriptor. +When the procedure is completed, a @ref aci_gatt_proc_complete_event event is generated. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Attr_Handle Handle of the attribute to be written + * @param Attribute_Val_Length Length of the value to be written + * @param Attribute_Val Value to be written + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_write_char_desc(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]); + +/** + * @brief Start the procedure to read the descriptor specified. +When the procedure is completed, a @ref aci_gatt_proc_complete_event event is generated. +Before procedure completion the response packet is given through @ref aci_att_read_resp_event event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Attr_Handle Handle of the descriptor to be read + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_read_char_desc(uint16_t Connection_Handle, + uint16_t Attr_Handle); + +/** + * @brief Start the procedure to write a characteristic value without waiting for any response from the server. No events are generated after this command is executed. The length of the value to be written must not exceed (ATT_MTU - 3); it must also not exceed (BLE_EVT_MAX_PARAM_LEN - 5) i.e. 250 for BLE_EVT_MAX_PARAM_LEN default value. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Attr_Handle Handle of the characteristic value to be written + * @param Attribute_Val_Length Length of the value to be written + * @param Attribute_Val Value to be written + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_write_without_resp(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]); + +/** + * @brief Start a signed write without response from the server. +The procedure is used to write a characteristic value with an authentication signature without waiting +for any response from the server. It cannot be used when the link is encrypted. The length of the value to be written must not exceed (ATT_MTU - 15); it must also not exceed (BLE_EVT_MAX_PARAM_LEN - 5) i.e. 250 for BLE_EVT_MAX_PARAM_LEN default value. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Attr_Handle Handle of the characteristic value to be written + * @param Attribute_Val_Length Length of the value to be written + * @param Attribute_Val Value to be written + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_signed_write_without_resp(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]); + +/** + * @brief Allow application to confirm indication. This command has to be sent when the application +receives the event @ref aci_gatt_indication_event. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_confirm_indication(uint16_t Connection_Handle); + +/** + * @brief Allow or reject a write request from a client. +This command has to be sent by the application when it receives the +@ref aci_gatt_write_permit_req_event. If the write can be allowed, then the status and error +code has to be set to 0. If the write cannot be allowed, then the status has to be set to 1 and +the error code has to be set to the error code that has to be passed to the client. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Attr_Handle Handle of the attribute that was passed in the event EVT_BLUE_GATT_WRITE_PERMIT_REQ + * @param Write_status If the value can be written or not. + * Values: + - 0x00: The value can be written to the attribute specified by attr_handle + - 0x01: The value cannot be written to the attribute specified by the attr_handle + * @param Error_Code The error code that has to be passed to the client in case the write has to be rejected + * @param Attribute_Val_Length Length of the value to be written as passed in the event EVT_BLUE_GATT_WRITE_PERMIT_REQ + * @param Attribute_Val Value as passed in the event EVT_BLUE_GATT_WRITE_PERMIT_REQ + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_write_resp(uint16_t Connection_Handle, + uint16_t Attr_Handle, + uint8_t Write_status, + uint8_t Error_Code, + uint8_t Attribute_Val_Length, + uint8_t Attribute_Val[]); + +/** + * @brief Allow the GATT server to send a response to a read request from a client. +The application has to send this command when it receives the +@ref aci_gatt_read_permit_req_event or @ref aci_gatt_read_multi_permit_req_event. This +command indicates to the stack that the response can be sent to the client. So if the +application wishes to update any of the attributes before they are read by the client, it has to +update the characteristic values using the @ref aci_gatt_update_char_value and then give +this command. The application should perform the required operations within 30 seconds. +Otherwise the GATT procedure will be timeout. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_allow_read(uint16_t Connection_Handle); + +/** + * @brief This command sets the security permission for the attribute handle specified. Currently the +setting of security permission is allowed only for client configuration descriptor. + * @param Serv_Handle Handle of the service which contains the attribute whose security permission has to be modified + * @param Attr_Handle Handle of the attribute whose security permission has to be modified + * @param Security_Permissions Security permission flags. + * Flags: + - 0x00: None + - 0x01: AUTHEN_READ (Need authentication to read) + - 0x02: AUTHOR_READ (Need authorization to read) + - 0x04: ENCRY_READ (Need encryption to read) + - 0x08: AUTHEN_WRITE (need authentication to write) + - 0x10: AUTHOR_WRITE (need authorization to write) + - 0x20: ENCRY_WRITE (need encryption to write) + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_set_security_permission(uint16_t Serv_Handle, + uint16_t Attr_Handle, + uint8_t Security_Permissions); + +/** + * @brief This command sets the value of the descriptor specified by charDescHandle. + * @param Serv_Handle Handle of the service which contains the characteristic descriptor + * @param Char_Handle Handle of the characteristic which contains the descriptor + * @param Char_Desc_Handle Handle of the descriptor whose value has to be set + * @param Val_Offset Offset from which the descriptor value has to be updated + * @param Char_Desc_Value_Length Length of the descriptor value + * @param Char_Desc_Value Descriptor value + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_set_desc_value(uint16_t Serv_Handle, + uint16_t Char_Handle, + uint16_t Char_Desc_Handle, + uint16_t Val_Offset, + uint8_t Char_Desc_Value_Length, + uint8_t Char_Desc_Value[]); + +/** + * @brief Reads the value of the attribute handle specified from the local GATT database. + * @param Attr_Handle Handle of the attribute to read + * @param Offset Offset from which the value needs to be read + * @param Value_Length_Requested Maximum number of octets to be returned as attribute value + * @param[out] Length Length of the attribute value + * @param[out] Value_Length Length in octets of the Value parameter + * @param[out] Value Attribute value + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_read_handle_value(uint16_t Attr_Handle, + uint16_t Offset, + uint16_t Value_Length_Requested, + uint16_t *Length, + uint16_t *Value_Length, + uint8_t Value[]); + +/** + * @brief This command is a more flexible version of @ref aci_gatt_update_char_value + to support update of long attribute up to 512 bytes and indicate selectively the generation of Indication/Notification. + * @param Conn_Handle_To_Notify Connection handle to notify. Notify all subscribed clients if equal to 0x0000 + * @param Service_Handle Handle of service to which the characteristic belongs + * @param Char_Handle Handle of the characteristic declaration + * @param Update_Type Allow Notification or Indication generation, + if enabled in the client characteristic configuration descriptor + * Flags: + - 0x00: Do not notify + - 0x01: Notification + - 0x02: Indication + * @param Char_Length Total length of the characteristic value. + In case of a variable size characteristic, this field specifies the new length of the characteristic value after the update; in case of fixed length characteristic this field is ignored. + * @param Value_Offset The offset from which the attribute value has to be updated. + * @param Value_Length Length of the Value parameter in octets + * @param Value Updated characteristic value + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_update_char_value_ext(uint16_t Conn_Handle_To_Notify, + uint16_t Service_Handle, + uint16_t Char_Handle, + uint8_t Update_Type, + uint16_t Char_Length, + uint16_t Value_Offset, + uint8_t Value_Length, + uint8_t Value[]); + +/** + * @brief Deny the GATT server to send a response to a read request from a client. +The application may send this command when it receives the @ref aci_gatt_read_permit_req_event or @ref aci_gatt_read_multi_permit_req_event. +This command indicates to the stack that the client is not allowed to read the requested characteristic due to e.g. application restrictions. +The Error code shall be either 0x08 (Insufficient Authorization) or a value in the range 0x80-0x9F (Application Error). +The application should issue the @ref aci_gatt_deny_read or @ref aci_gatt_allow_read command within 30 seconds from the reception of +the @ref aci_gatt_read_permit_req_event or @ref aci_gatt_read_multi_permit_req_event events otherwise the GATT procedure will issue a timeout. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Error_Code Error code for the command + * Values: + - 0x08: Insufficient Authorization + - 0x80 ... 0x9F: Application Error + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_deny_read(uint16_t Connection_Handle, + uint8_t Error_Code); + +/** + * @brief This command sets the access permission for the attribute handle specified. + * @param Serv_Handle Handle of the service which contains the attribute whose access permission has to be modified + * @param Attr_Handle Handle of the attribute whose security permission has to be modified + * @param Access_Permissions Access permission + * Flags: + - 0x00: None + - 0x01: READ + - 0x02: WRITE + - 0x04: WRITE_WO_RESP + - 0x08: SIGNED_WRITE + * @retval Value indicating success or error code. +*/ +tBleStatus aci_gatt_set_access_permission(uint16_t Serv_Handle, + uint16_t Attr_Handle, + uint8_t Access_Permissions); + +/** + * @} + */ + +#endif /* ! BLE_GATT_ACI_H__ */ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c new file mode 100644 index 0000000..4590f6f --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c @@ -0,0 +1,477 @@ +/****************************************************************************** + * @file ble_hal_aci.c + * @author MCD Application Team + * @date 23 May 2019 + * @brief Source file for ble api STM32WB (hal_aci) + * Auto-generated file: do not edit! + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#include "ble_hal_aci.h" + +tBleStatus aci_hal_get_fw_build_number(uint16_t *Build_Number) +{ + struct hci_request rq; + aci_hal_get_fw_build_number_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x000; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Build_Number = btoh(resp.Build_Number, 2); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_write_config_data(uint8_t Offset, + uint8_t Length, + uint8_t Value[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Offset = htob(Offset, 1); + index_input += 1; + cp0->Length = htob(Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Value, (const void *) Value, Length); + index_input += Length; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x00c; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_read_config_data(uint8_t Offset, + uint8_t *Data_Length, + uint8_t Data[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_hal_read_config_data_cp0 *cp0 = (aci_hal_read_config_data_cp0*)(cmd_buffer); + aci_hal_read_config_data_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Offset = htob(Offset, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x00d; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Data_Length = btoh(resp.Data_Length, 1); + Osal_MemCpy((void *) Data, (const void *) resp.Data, *Data_Length); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power, + uint8_t PA_Level) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->En_High_Power = htob(En_High_Power, 1); + index_input += 1; + cp0->PA_Level = htob(PA_Level, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x00f; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_le_tx_test_packet_number(uint32_t *Number_Of_Packets) +{ + struct hci_request rq; + aci_hal_le_tx_test_packet_number_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x014; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Number_Of_Packets = btoh(resp.Number_Of_Packets, 4); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_tone_start(uint8_t RF_Channel, + uint8_t Freq_offset) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_hal_tone_start_cp0 *cp0 = (aci_hal_tone_start_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->RF_Channel = htob(RF_Channel, 1); + index_input += 1; + cp0->Freq_offset = htob(Freq_offset, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x015; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_tone_stop(void) +{ + struct hci_request rq; + tBleStatus status = 0; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x016; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_get_link_status(uint8_t Link_Status[8], + uint16_t Link_Connection_Handle[16 / 2]) +{ + struct hci_request rq; + aci_hal_get_link_status_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x017; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + Osal_MemCpy((void *) Link_Status, (const void *) resp.Link_Status, 8); + Osal_MemCpy((void *) Link_Connection_Handle, (const void *) resp.Link_Connection_Handle, 16); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_set_radio_activity_mask(uint16_t Radio_Activity_Mask) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_hal_set_radio_activity_mask_cp0 *cp0 = (aci_hal_set_radio_activity_mask_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Radio_Activity_Mask = htob(Radio_Activity_Mask, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x018; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_get_anchor_period(uint32_t *Anchor_Period, + uint32_t *Max_Free_Slot) +{ + struct hci_request rq; + aci_hal_get_anchor_period_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x019; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Anchor_Period = btoh(resp.Anchor_Period, 4); + *Max_Free_Slot = btoh(resp.Max_Free_Slot, 4); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_set_event_mask(uint32_t Event_Mask) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_hal_set_event_mask_cp0 *cp0 = (aci_hal_set_event_mask_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Event_Mask = htob(Event_Mask, 4); + index_input += 4; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x01a; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_set_smp_eng_config(uint32_t SMP_Config) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_hal_set_smp_eng_config_cp0 *cp0 = (aci_hal_set_smp_eng_config_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->SMP_Config = htob(SMP_Config, 4); + index_input += 4; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x01b; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_get_pm_debug_info(uint8_t *Allocated_For_TX, + uint8_t *Allocated_For_RX, + uint8_t *Allocated_MBlocks) +{ + struct hci_request rq; + aci_hal_get_pm_debug_info_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x01c; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Allocated_For_TX = btoh(resp.Allocated_For_TX, 1); + *Allocated_For_RX = btoh(resp.Allocated_For_RX, 1); + *Allocated_MBlocks = btoh(resp.Allocated_MBlocks, 1); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_read_radio_reg(uint8_t Register_Address, + uint8_t *reg_val) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_hal_read_radio_reg_cp0 *cp0 = (aci_hal_read_radio_reg_cp0*)(cmd_buffer); + aci_hal_read_radio_reg_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Register_Address = htob(Register_Address, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x030; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *reg_val = btoh(resp.reg_val, 1); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_write_radio_reg(uint8_t Register_Address, + uint8_t Register_Value) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_hal_write_radio_reg_cp0 *cp0 = (aci_hal_write_radio_reg_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Register_Address = htob(Register_Address, 1); + index_input += 1; + cp0->Register_Value = htob(Register_Value, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x031; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_read_raw_rssi(uint8_t Value[3]) +{ + struct hci_request rq; + aci_hal_read_raw_rssi_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x032; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + Osal_MemCpy((void *) Value, (const void *) resp.Value, 3); + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_rx_start(uint8_t RF_Channel) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_hal_rx_start_cp0 *cp0 = (aci_hal_rx_start_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->RF_Channel = htob(RF_Channel, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x033; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_rx_stop(void) +{ + struct hci_request rq; + tBleStatus status = 0; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x034; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_hal_stack_reset(void) +{ + struct hci_request rq; + tBleStatus status = 0; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x03b; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + diff --git a/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.h b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.h new file mode 100644 index 0000000..135800a --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.h @@ -0,0 +1,305 @@ +/****************************************************************************** + * @file ble_hal_aci.h + * @author MCD Application Team + * @date 13 January 2020 + * @brief Header file for STM32WB (hal_aci) + * Auto-generated file: do not edit! + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#ifndef BLE_HAL_ACI_H__ +#define BLE_HAL_ACI_H__ + + +#include "ble_types.h" + +/** + * @brief This command returns the build number associated with the firmware version currently running + * @param[out] Build_Number Build number of the firmware. + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_get_fw_build_number(uint16_t *Build_Number); + +/** + * @brief This command writes a value to a low level configure data structure. It is useful to setup +directly some low level parameters for the system in the runtime. + * @param Offset Offset of the element in the configuration data structure +which has to be written. The valid offsets are: + +- 0x00: Bluetooth public address, Value length to be written: 6 bytes +- 0x08: Encryption root key used to derive LTK and CSRK, Value length to be written: 16 bytes +- 0x18: Identity root key used to derive LTK and CSRK, Value length to be written: 16 bytes +- 0x2E: Static Random Address: 6 bytes + * Values: + - 0x00: CONFIG_DATA_PUBADDR_OFFSET + - 0x08: CONFIG_DATA_ER_OFFSET + - 0x18: CONFIG_DATA_IR_OFFSET + - 0x2E: CONFIG_DATA_RANDOM_ADDRESS_WR + * @param Length Length of data to be written + * @param Value Data to be written + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_write_config_data(uint8_t Offset, + uint8_t Length, + uint8_t Value[]); + +/** + * @brief This command requests the value in the low level configure data structure. +The number of read bytes changes for different Offset. + * @param Offset Offset of the element in the configuration data structure +which has to be read. The valid offsets are: + +* 0x00: Bluetooth public address, Value length returned: 6 bytes +* 0x08: Encryption root key used to derive LTK and CSRK, Value length returned: 16 bytes +* 0x18: Identity root key used to derive LTK and CSRK, Value length returned: 16 bytes +* 0x80: Static random address. Value length returned: 6 bytes (read-only) + * Values: + - 0x00: CONFIG_DATA_PUBADDR_OFFSET + - 0x08: CONFIG_DATA_ER_OFFSET + - 0x18: CONFIG_DATA_IR_OFFSET + - 0x80: CONFIG_DATA_RANDOM_ADDRESS + * @param[out] Data_Length Length of Data in octets + * @param[out] Data Data field associated with Offset parameter + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_read_config_data(uint8_t Offset, + uint8_t *Data_Length, + uint8_t Data[]); + +/** + * @brief This command sets the TX power level of the device. By controlling the +PA_LEVEL, that determines the output power level (dBm) at the IC pin. +When the system starts up or reboots, the default TX power level will be used, which is the +maximum value of 6 dBm. Once this command is given, the output power will be changed +instantly, regardless if there is Bluetooth communication going on or not. For example, for +debugging purpose, the device can be set to advertise all the time. And use this +command to observe the signal strength changing. +The system will keep the last received TX power level from the command, i.e. the 2nd +command overwrites the previous TX power level. The new TX power level remains until +another Set TX Power command, or the system reboots. + * @param En_High_Power Enable High Power mode - Deprecated and ignored on STM32WB + * Values: + - 0x00: Standard Power + - 0x01: High Power + * @param PA_Level Power amplifier output level. Output power is indicative and it depends on the PCB layout and associated +components.Here the values are given at the IC pin + * Values: + - 0x00: -40 dBm + - 0x01: -20.85 dBm + - 0x02: -19.75 dBm + - 0x03: -18.85 dBm + - 0x04: -17.6 dBm + - 0x05: -16.5 dBm + - 0x06: -15.25 dBm + - 0x07: -14.1 dBm + - 0x08: -13.15 dBm + - 0x09: -12.05 dBm + - 0x0A: -10.9 dBm + - 0x0B: -9.9 dBm + - 0x0C: -8.85 dBm + - 0x0D: -7.8 dBm + - 0x0E: -6.9 dBm + - 0x0F: -5.9 dBm + - 0x10: -4.95 dBm + - 0x11: -4 dBm + - 0x12: -3.15 dBm + - 0x13: -2.45 dBm + - 0x14: -1.8 dBm + - 0x15: -1.3 dBm + - 0x16: -0.85 dBm + - 0x17: -0.5 dBm + - 0x18: -0.15 dBm + - 0x19: 0 dBm + - 0x1A: +1 dBm + - 0x1B: +2 dBm + - 0x1C: +3 dBm + - 0x1D: +4 dBm + - 0x1E: +5 dBm + - 0x1F: +6 dBm + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power, + uint8_t PA_Level); + +/** + * @brief This command returns the number of packets sent in Direct Test Mode. +When the Direct TX test is started, a 32-bit counter is used to count how many packets have been transmitted. +This command can be used to check how many packets have been sent during the Direct TX test. +The counter starts from 0 and counts upwards. The counter can wrap and start from 0 again. +The counter is not cleared until the next Direct TX test starts. + * @param[out] Number_Of_Packets Number of packets sent during the last Direct TX test. + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_le_tx_test_packet_number(uint32_t *Number_Of_Packets); + +/** + * @brief This command starts a carrier frequency, i.e. a tone, on a specific channel. The frequency +sine wave at the specific channel may be used for debugging purpose only. The channel ID +is a parameter from 0x00 to 0x27 for the 40 BLE channels, e.g. 0x00 for 2.402 GHz, 0x01 +for 2.404 GHz etc. +This command should not be used when normal Bluetooth activities are ongoing. +The tone should be stopped by @ref aci_hal_tone_stop command. + * @param RF_Channel BLE Channel ID, from 0x00 to 0x27 meaning (2.402 + 2*0xXX) GHz +Device will continuously emit 0s, that means that the tone +will be at the channel center frequency less the maximum +frequency deviation (250kHz). + * Values: + - 0x00 ... 0x27 + * @param Freq_offset Frequency Offset for tone channel + * Values: + - 0x00 ... 0xFF + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_tone_start(uint8_t RF_Channel, + uint8_t Freq_offset); + +/** + * @brief This command is used to stop the previously started @ref aci_hal_tone_start command. + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_tone_stop(void); + +/** + * @brief This command returns the status of the 8 Bluetooth low energy links managed by the device + * @param[out] Link_Status Array of link status (8 links). Each link status is 1 byte. + * @param[out] Link_Connection_Handle Array of connection handles (2 bytes) for 8 links. + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_get_link_status(uint8_t Link_Status[8], + uint16_t Link_Connection_Handle[16 / 2]); + +/** + * @brief This command set the bitmask associated to @ref aci_hal_end_of_radio_activity_event. +Only the radio activities enabled in the mask will be reported to application by @ref aci_hal_end_of_radio_activity_event + * @param Radio_Activity_Mask Bitmask of radio events + * Flags: + - 0x0001: Idle + - 0x0002: Advertising + - 0x0004: Connection event slave + - 0x0008: Scanning + - 0x0010: Connection request + - 0x0020: Connection event master + - 0x0040: TX test mode + - 0x0080: RX test mode + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_set_radio_activity_mask(uint16_t Radio_Activity_Mask); + +/** + * @brief This command returns information about the Anchor Period to help application in selecting + slot timings when operating in multi-link scenarios. + * @param[out] Anchor_Period Current anchor period. +T = N * 0.625 ms. + * @param[out] Max_Free_Slot Maximum available time that can be allocated for a new slot. +T = N * 0.625 ms. + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_get_anchor_period(uint32_t *Anchor_Period, + uint32_t *Max_Free_Slot); + +/** + * @brief This command is used to enable/disable the generation of HAL events + * @param Event_Mask Mask to enable/disable generation of HAL events + * Flags: + - 0x00000000: No events specified (Default) + - 0x00000001: ACI_HAL_SCAN_REQ_REPORT_EVENT + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_set_event_mask(uint32_t Event_Mask); + +/** + * @brief This command is used to provide a specific engineering setup to the Security Manager Protocol Layer. It may be used during development/debug only! + * @param SMP_Config Mask to configure SMP engineering knobs + * Flags: + - 0x00000000: Default config (all reset) + - 0x00000001: Cheat Level 1 ON + - 0x00000002: RFU + - 0x00000003: Cheat Level 3 ON + - 0x00000004: RFU + - 0x00000005: Cheat Level 5 ON + - 0x00000006: Cheat Level 6 ON + - 0x00000007: Cheat Level 7 ON + - 0x00000010: DBG messages ON + - 0x00000100: Debug Public Key ON + - 0x00000107: Debug KEY On + DBG msg Off + CL=7 + - 0x00000117: Debug KEY On + DBG msg On + CL=7 + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_set_smp_eng_config(uint32_t SMP_Config); + +/** + * @brief This command is used to retrieve TX, RX and total buffer count allocated for ACL packets. + * @param[out] Allocated_For_TX MBlocks allocated for TXing + * @param[out] Allocated_For_RX MBlocks allocated for RXing + * @param[out] Allocated_MBlocks Overall allocated MBlocks + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_get_pm_debug_info(uint8_t *Allocated_For_TX, + uint8_t *Allocated_For_RX, + uint8_t *Allocated_MBlocks); + +/** + * @brief This command Reads Register value from the RF module + * @param Register_Address Address of the register to be read + * @param[out] reg_val Register value + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_read_radio_reg(uint8_t Register_Address, + uint8_t *reg_val); + +/** + * @brief This command writes Register value to the RF module + * @param Register_Address Address of the register to be written + * @param Register_Value Value to be written + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_write_radio_reg(uint8_t Register_Address, + uint8_t Register_Value); + +/** + * @brief This command returns the raw value of the RSSI + * @param[out] Value RAW RSSI value + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_read_raw_rssi(uint8_t Value[3]); + +/** + * @brief This command does set up the RF to listen to a specific RF channel + * @param RF_Channel BLE Channel ID, from 0x00 to 0x27 meaning (2.402 + 2*0xXX) GHz +Device will continuously emit 0s, that means that the tone +will be at the channel center frequency less the maximum +frequency deviation (250kHz). + * Values: + - 0x00 ... 0x27 + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_rx_start(uint8_t RF_Channel); + +/** + * @brief This command stop a previous ACI_HAL_RX_START command + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_rx_stop(void); + +/** + * @brief This command is equivalent to HCI_RESET but ensures the sleep mode is entered' immediately after its completion + * @retval Value indicating success or error code. +*/ +tBleStatus aci_hal_stack_reset(void); + +/** + * @} + */ + +#endif /* ! BLE_HAL_ACI_H__ */ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c new file mode 100644 index 0000000..fc8fa41 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c @@ -0,0 +1,1721 @@ +/****************************************************************************** + * @file ble_hci_le.c + * @author MCD Application Team + * @date 22 January 2020 + * @brief Source file for ble api STM32WB (hci_le) + * Auto-generated file: do not edit! + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#include "ble_hci_le.h" + +tBleStatus hci_disconnect(uint16_t Connection_Handle, + uint8_t Reason) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_disconnect_cp0 *cp0 = (hci_disconnect_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Reason = htob(Reason, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x01; + rq.ocf = 0x006; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_read_remote_version_information(uint16_t Connection_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_read_remote_version_information_cp0 *cp0 = (hci_read_remote_version_information_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x01; + rq.ocf = 0x01d; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_set_event_mask(uint8_t Event_Mask[8]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_set_event_mask_cp0 *cp0 = (hci_set_event_mask_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + Osal_MemCpy((void *) &cp0->Event_Mask, (const void *) Event_Mask, 8); + index_input += 8; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x03; + rq.ocf = 0x001; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_reset(void) +{ + struct hci_request rq; + tBleStatus status = 0; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x03; + rq.ocf = 0x003; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_read_transmit_power_level(uint16_t Connection_Handle, + uint8_t Type, + uint8_t *Transmit_Power_Level) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_read_transmit_power_level_cp0 *cp0 = (hci_read_transmit_power_level_cp0*)(cmd_buffer); + hci_read_transmit_power_level_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Type = htob(Type, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x03; + rq.ocf = 0x02d; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Transmit_Power_Level = btoh(resp.Transmit_Power_Level, 1); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_set_controller_to_host_flow_control(uint8_t Flow_Control_Enable) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_set_controller_to_host_flow_control_cp0 *cp0 = (hci_set_controller_to_host_flow_control_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Flow_Control_Enable = htob(Flow_Control_Enable, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x03; + rq.ocf = 0x031; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_host_buffer_size(uint16_t Host_ACL_Data_Packet_Length, + uint8_t Host_Synchronous_Data_Packet_Length, + uint16_t Host_Total_Num_ACL_Data_Packets, + uint16_t Host_Total_Num_Synchronous_Data_Packets) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_host_buffer_size_cp0 *cp0 = (hci_host_buffer_size_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Host_ACL_Data_Packet_Length = htob(Host_ACL_Data_Packet_Length, 2); + index_input += 2; + cp0->Host_Synchronous_Data_Packet_Length = htob(Host_Synchronous_Data_Packet_Length, 1); + index_input += 1; + cp0->Host_Total_Num_ACL_Data_Packets = htob(Host_Total_Num_ACL_Data_Packets, 2); + index_input += 2; + cp0->Host_Total_Num_Synchronous_Data_Packets = htob(Host_Total_Num_Synchronous_Data_Packets, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x03; + rq.ocf = 0x033; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_host_number_of_completed_packets(uint8_t Number_Of_Handles, + Host_Nb_Of_Completed_Pkt_Pair_t Host_Nb_Of_Completed_Pkt_Pair[]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_host_number_of_completed_packets_cp0 *cp0 = (hci_host_number_of_completed_packets_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Number_Of_Handles = htob(Number_Of_Handles, 1); + index_input += 1; + Osal_MemCpy((void*) &cp0->Host_Nb_Of_Completed_Pkt_Pair, (const void *) Host_Nb_Of_Completed_Pkt_Pair, Number_Of_Handles * (sizeof(Host_Nb_Of_Completed_Pkt_Pair_t))); + index_input += Number_Of_Handles * (sizeof(Host_Nb_Of_Completed_Pkt_Pair_t)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x03; + rq.ocf = 0x035; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_read_local_version_information(uint8_t *HCI_Version, + uint16_t *HCI_Revision, + uint8_t *LMP_PAL_Version, + uint16_t *Manufacturer_Name, + uint16_t *LMP_PAL_Subversion) +{ + struct hci_request rq; + hci_read_local_version_information_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x04; + rq.ocf = 0x001; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *HCI_Version = btoh(resp.HCI_Version, 1); + *HCI_Revision = btoh(resp.HCI_Revision, 2); + *LMP_PAL_Version = btoh(resp.LMP_PAL_Version, 1); + *Manufacturer_Name = btoh(resp.Manufacturer_Name, 2); + *LMP_PAL_Subversion = btoh(resp.LMP_PAL_Subversion, 2); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_read_local_supported_commands(uint8_t Supported_Commands[64]) +{ + struct hci_request rq; + hci_read_local_supported_commands_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x04; + rq.ocf = 0x002; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + Osal_MemCpy((void *) Supported_Commands, (const void *) resp.Supported_Commands, 64); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_read_local_supported_features(uint8_t LMP_Features[8]) +{ + struct hci_request rq; + hci_read_local_supported_features_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x04; + rq.ocf = 0x003; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + Osal_MemCpy((void *) LMP_Features, (const void *) resp.LMP_Features, 8); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_read_bd_addr(uint8_t BD_ADDR[6]) +{ + struct hci_request rq; + hci_read_bd_addr_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x04; + rq.ocf = 0x009; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + Osal_MemCpy((void *) BD_ADDR, (const void *) resp.BD_ADDR, 6); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_read_rssi(uint16_t Connection_Handle, + uint8_t *RSSI) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_read_rssi_cp0 *cp0 = (hci_read_rssi_cp0*)(cmd_buffer); + hci_read_rssi_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x05; + rq.ocf = 0x005; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *RSSI = btoh(resp.RSSI, 1); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_set_event_mask(uint8_t LE_Event_Mask[8]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_set_event_mask_cp0 *cp0 = (hci_le_set_event_mask_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + Osal_MemCpy((void *) &cp0->LE_Event_Mask, (const void *) LE_Event_Mask, 8); + index_input += 8; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x001; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_read_buffer_size(uint16_t *HC_LE_ACL_Data_Packet_Length, + uint8_t *HC_Total_Num_LE_ACL_Data_Packets) +{ + struct hci_request rq; + hci_le_read_buffer_size_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x002; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *HC_LE_ACL_Data_Packet_Length = btoh(resp.HC_LE_ACL_Data_Packet_Length, 2); + *HC_Total_Num_LE_ACL_Data_Packets = btoh(resp.HC_Total_Num_LE_ACL_Data_Packets, 1); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_read_local_supported_features(uint8_t LE_Features[8]) +{ + struct hci_request rq; + hci_le_read_local_supported_features_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x003; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + Osal_MemCpy((void *) LE_Features, (const void *) resp.LE_Features, 8); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_set_random_address(uint8_t Random_Address[6]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_set_random_address_cp0 *cp0 = (hci_le_set_random_address_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + Osal_MemCpy((void *) &cp0->Random_Address, (const void *) Random_Address, 6); + index_input += 6; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x005; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_set_advertising_parameters(uint16_t Advertising_Interval_Min, + uint16_t Advertising_Interval_Max, + uint8_t Advertising_Type, + uint8_t Own_Address_Type, + uint8_t Peer_Address_Type, + uint8_t Peer_Address[6], + uint8_t Advertising_Channel_Map, + uint8_t Advertising_Filter_Policy) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_set_advertising_parameters_cp0 *cp0 = (hci_le_set_advertising_parameters_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2); + index_input += 2; + cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2); + index_input += 2; + cp0->Advertising_Type = htob(Advertising_Type, 1); + index_input += 1; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Peer_Address_Type = htob(Peer_Address_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Peer_Address, (const void *) Peer_Address, 6); + index_input += 6; + cp0->Advertising_Channel_Map = htob(Advertising_Channel_Map, 1); + index_input += 1; + cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x006; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_read_advertising_channel_tx_power(uint8_t *Transmit_Power_Level) +{ + struct hci_request rq; + hci_le_read_advertising_channel_tx_power_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x007; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Transmit_Power_Level = btoh(resp.Transmit_Power_Level, 1); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_set_advertising_data(uint8_t Advertising_Data_Length, + uint8_t Advertising_Data[31]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_set_advertising_data_cp0 *cp0 = (hci_le_set_advertising_data_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Advertising_Data_Length = htob(Advertising_Data_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Advertising_Data, (const void *) Advertising_Data, 31); + index_input += 31; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x008; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_set_scan_response_data(uint8_t Scan_Response_Data_Length, + uint8_t Scan_Response_Data[31]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_set_scan_response_data_cp0 *cp0 = (hci_le_set_scan_response_data_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Scan_Response_Data, (const void *) Scan_Response_Data, 31); + index_input += 31; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x009; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_set_advertise_enable(uint8_t Advertising_Enable) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_set_advertise_enable_cp0 *cp0 = (hci_le_set_advertise_enable_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Advertising_Enable = htob(Advertising_Enable, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x00a; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_set_scan_parameters(uint8_t LE_Scan_Type, + uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Own_Address_Type, + uint8_t Scanning_Filter_Policy) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_set_scan_parameters_cp0 *cp0 = (hci_le_set_scan_parameters_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->LE_Scan_Type = htob(LE_Scan_Type, 1); + index_input += 1; + cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2); + index_input += 2; + cp0->LE_Scan_Window = htob(LE_Scan_Window, 2); + index_input += 2; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Scanning_Filter_Policy = htob(Scanning_Filter_Policy, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x00b; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_set_scan_enable(uint8_t LE_Scan_Enable, + uint8_t Filter_Duplicates) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_set_scan_enable_cp0 *cp0 = (hci_le_set_scan_enable_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->LE_Scan_Enable = htob(LE_Scan_Enable, 1); + index_input += 1; + cp0->Filter_Duplicates = htob(Filter_Duplicates, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x00c; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_create_connection(uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Initiator_Filter_Policy, + uint8_t Peer_Address_Type, + uint8_t Peer_Address[6], + uint8_t Own_Address_Type, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout, + uint16_t Minimum_CE_Length, + uint16_t Maximum_CE_Length) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_create_connection_cp0 *cp0 = (hci_le_create_connection_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->LE_Scan_Interval = htob(LE_Scan_Interval, 2); + index_input += 2; + cp0->LE_Scan_Window = htob(LE_Scan_Window, 2); + index_input += 2; + cp0->Initiator_Filter_Policy = htob(Initiator_Filter_Policy, 1); + index_input += 1; + cp0->Peer_Address_Type = htob(Peer_Address_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Peer_Address, (const void *) Peer_Address, 6); + index_input += 6; + cp0->Own_Address_Type = htob(Own_Address_Type, 1); + index_input += 1; + cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2); + index_input += 2; + cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2); + index_input += 2; + cp0->Conn_Latency = htob(Conn_Latency, 2); + index_input += 2; + cp0->Supervision_Timeout = htob(Supervision_Timeout, 2); + index_input += 2; + cp0->Minimum_CE_Length = htob(Minimum_CE_Length, 2); + index_input += 2; + cp0->Maximum_CE_Length = htob(Maximum_CE_Length, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x00d; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_create_connection_cancel(void) +{ + struct hci_request rq; + tBleStatus status = 0; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x00e; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_read_white_list_size(uint8_t *White_List_Size) +{ + struct hci_request rq; + hci_le_read_white_list_size_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x00f; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *White_List_Size = btoh(resp.White_List_Size, 1); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_clear_white_list(void) +{ + struct hci_request rq; + tBleStatus status = 0; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x010; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_add_device_to_white_list(uint8_t Address_Type, + uint8_t Address[6]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_add_device_to_white_list_cp0 *cp0 = (hci_le_add_device_to_white_list_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Address_Type = htob(Address_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Address, (const void *) Address, 6); + index_input += 6; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x011; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_remove_device_from_white_list(uint8_t Address_Type, + uint8_t Address[6]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_remove_device_from_white_list_cp0 *cp0 = (hci_le_remove_device_from_white_list_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Address_Type = htob(Address_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Address, (const void *) Address, 6); + index_input += 6; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x012; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_connection_update(uint16_t Connection_Handle, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout, + uint16_t Minimum_CE_Length, + uint16_t Maximum_CE_Length) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_connection_update_cp0 *cp0 = (hci_le_connection_update_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2); + index_input += 2; + cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2); + index_input += 2; + cp0->Conn_Latency = htob(Conn_Latency, 2); + index_input += 2; + cp0->Supervision_Timeout = htob(Supervision_Timeout, 2); + index_input += 2; + cp0->Minimum_CE_Length = htob(Minimum_CE_Length, 2); + index_input += 2; + cp0->Maximum_CE_Length = htob(Maximum_CE_Length, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x013; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_set_host_channel_classification(uint8_t LE_Channel_Map[5]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_set_host_channel_classification_cp0 *cp0 = (hci_le_set_host_channel_classification_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + Osal_MemCpy((void *) &cp0->LE_Channel_Map, (const void *) LE_Channel_Map, 5); + index_input += 5; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x014; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_read_channel_map(uint16_t Connection_Handle, + uint8_t LE_Channel_Map[5]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_read_channel_map_cp0 *cp0 = (hci_le_read_channel_map_cp0*)(cmd_buffer); + hci_le_read_channel_map_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x015; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + Osal_MemCpy((void *) LE_Channel_Map, (const void *) resp.LE_Channel_Map, 5); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_read_remote_features(uint16_t Connection_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_read_remote_features_cp0 *cp0 = (hci_le_read_remote_features_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x016; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_encrypt(uint8_t Key[16], + uint8_t Plaintext_Data[16], + uint8_t Encrypted_Data[16]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_encrypt_cp0 *cp0 = (hci_le_encrypt_cp0*)(cmd_buffer); + hci_le_encrypt_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + Osal_MemCpy((void *) &cp0->Key, (const void *) Key, 16); + index_input += 16; + Osal_MemCpy((void *) &cp0->Plaintext_Data, (const void *) Plaintext_Data, 16); + index_input += 16; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x017; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + Osal_MemCpy((void *) Encrypted_Data, (const void *) resp.Encrypted_Data, 16); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_rand(uint8_t Random_Number[8]) +{ + struct hci_request rq; + hci_le_rand_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x018; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + Osal_MemCpy((void *) Random_Number, (const void *) resp.Random_Number, 8); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_start_encryption(uint16_t Connection_Handle, + uint8_t Random_Number[8], + uint16_t Encrypted_Diversifier, + uint8_t Long_Term_Key[16]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_start_encryption_cp0 *cp0 = (hci_le_start_encryption_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemCpy((void *) &cp0->Random_Number, (const void *) Random_Number, 8); + index_input += 8; + cp0->Encrypted_Diversifier = htob(Encrypted_Diversifier, 2); + index_input += 2; + Osal_MemCpy((void *) &cp0->Long_Term_Key, (const void *) Long_Term_Key, 16); + index_input += 16; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x019; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_long_term_key_request_reply(uint16_t Connection_Handle, + uint8_t Long_Term_Key[16]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_long_term_key_request_reply_cp0 *cp0 = (hci_le_long_term_key_request_reply_cp0*)(cmd_buffer); + hci_le_long_term_key_request_reply_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemCpy((void *) &cp0->Long_Term_Key, (const void *) Long_Term_Key, 16); + index_input += 16; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x01a; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_long_term_key_requested_negative_reply(uint16_t Connection_Handle) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_long_term_key_requested_negative_reply_cp0 *cp0 = (hci_le_long_term_key_requested_negative_reply_cp0*)(cmd_buffer); + hci_le_long_term_key_requested_negative_reply_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x01b; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_read_supported_states(uint8_t LE_States[8]) +{ + struct hci_request rq; + hci_le_read_supported_states_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x01c; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + Osal_MemCpy((void *) LE_States, (const void *) resp.LE_States, 8); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_receiver_test(uint8_t RX_Frequency) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_receiver_test_cp0 *cp0 = (hci_le_receiver_test_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->RX_Frequency = htob(RX_Frequency, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x01d; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_transmitter_test(uint8_t TX_Frequency, + uint8_t Length_Of_Test_Data, + uint8_t Packet_Payload) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_transmitter_test_cp0 *cp0 = (hci_le_transmitter_test_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->TX_Frequency = htob(TX_Frequency, 1); + index_input += 1; + cp0->Length_Of_Test_Data = htob(Length_Of_Test_Data, 1); + index_input += 1; + cp0->Packet_Payload = htob(Packet_Payload, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x01e; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_test_end(uint16_t *Number_Of_Packets) +{ + struct hci_request rq; + hci_le_test_end_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x01f; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Number_Of_Packets = btoh(resp.Number_Of_Packets, 2); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_set_data_length(uint16_t Connection_Handle, + uint16_t TxOctets, + uint16_t TxTime) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_set_data_length_cp0 *cp0 = (hci_le_set_data_length_cp0*)(cmd_buffer); + hci_le_set_data_length_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->TxOctets = htob(TxOctets, 2); + index_input += 2; + cp0->TxTime = htob(TxTime, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x022; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_read_suggested_default_data_length(uint16_t *SuggestedMaxTxOctets, + uint16_t *SuggestedMaxTxTime) +{ + struct hci_request rq; + hci_le_read_suggested_default_data_length_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x023; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *SuggestedMaxTxOctets = btoh(resp.SuggestedMaxTxOctets, 2); + *SuggestedMaxTxTime = btoh(resp.SuggestedMaxTxTime, 2); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_write_suggested_default_data_length(uint16_t SuggestedMaxTxOctets, + uint16_t SuggestedMaxTxTime) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_write_suggested_default_data_length_cp0 *cp0 = (hci_le_write_suggested_default_data_length_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->SuggestedMaxTxOctets = htob(SuggestedMaxTxOctets, 2); + index_input += 2; + cp0->SuggestedMaxTxTime = htob(SuggestedMaxTxTime, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x024; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_read_local_p256_public_key(void) +{ + struct hci_request rq; + tBleStatus status = 0; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x025; + rq.event = 0x0F; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_generate_dhkey(uint8_t Remote_P256_Public_Key[64]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_generate_dhkey_cp0 *cp0 = (hci_le_generate_dhkey_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + Osal_MemCpy((void *) &cp0->Remote_P256_Public_Key, (const void *) Remote_P256_Public_Key, 64); + index_input += 64; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x026; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_add_device_to_resolving_list(uint8_t Peer_Identity_Address_Type, + uint8_t Peer_Identity_Address[6], + uint8_t Peer_IRK[16], + uint8_t Local_IRK[16]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_add_device_to_resolving_list_cp0 *cp0 = (hci_le_add_device_to_resolving_list_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Peer_Identity_Address_Type = htob(Peer_Identity_Address_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Peer_Identity_Address, (const void *) Peer_Identity_Address, 6); + index_input += 6; + Osal_MemCpy((void *) &cp0->Peer_IRK, (const void *) Peer_IRK, 16); + index_input += 16; + Osal_MemCpy((void *) &cp0->Local_IRK, (const void *) Local_IRK, 16); + index_input += 16; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x027; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_remove_device_from_resolving_list(uint8_t Peer_Identity_Address_Type, + uint8_t Peer_Identity_Address[6]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_remove_device_from_resolving_list_cp0 *cp0 = (hci_le_remove_device_from_resolving_list_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Peer_Identity_Address_Type = htob(Peer_Identity_Address_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Peer_Identity_Address, (const void *) Peer_Identity_Address, 6); + index_input += 6; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x028; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_clear_resolving_list(void) +{ + struct hci_request rq; + tBleStatus status = 0; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x029; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_read_resolving_list_size(uint8_t *Resolving_List_Size) +{ + struct hci_request rq; + hci_le_read_resolving_list_size_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x02a; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *Resolving_List_Size = btoh(resp.Resolving_List_Size, 1); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_read_peer_resolvable_address(uint8_t Peer_Identity_Address_Type, + uint8_t Peer_Identity_Address[6], + uint8_t Peer_Resolvable_Address[6]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_read_peer_resolvable_address_cp0 *cp0 = (hci_le_read_peer_resolvable_address_cp0*)(cmd_buffer); + hci_le_read_peer_resolvable_address_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Peer_Identity_Address_Type = htob(Peer_Identity_Address_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Peer_Identity_Address, (const void *) Peer_Identity_Address, 6); + index_input += 6; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x02b; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + Osal_MemCpy((void *) Peer_Resolvable_Address, (const void *) resp.Peer_Resolvable_Address, 6); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_read_local_resolvable_address(uint8_t Peer_Identity_Address_Type, + uint8_t Peer_Identity_Address[6], + uint8_t Local_Resolvable_Address[6]) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_read_local_resolvable_address_cp0 *cp0 = (hci_le_read_local_resolvable_address_cp0*)(cmd_buffer); + hci_le_read_local_resolvable_address_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Peer_Identity_Address_Type = htob(Peer_Identity_Address_Type, 1); + index_input += 1; + Osal_MemCpy((void *) &cp0->Peer_Identity_Address, (const void *) Peer_Identity_Address, 6); + index_input += 6; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x02c; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + Osal_MemCpy((void *) Local_Resolvable_Address, (const void *) resp.Local_Resolvable_Address, 6); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_set_address_resolution_enable(uint8_t Address_Resolution_Enable) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_set_address_resolution_enable_cp0 *cp0 = (hci_le_set_address_resolution_enable_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Address_Resolution_Enable = htob(Address_Resolution_Enable, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x02d; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_set_resolvable_private_address_timeout(uint16_t RPA_Timeout) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_set_resolvable_private_address_timeout_cp0 *cp0 = (hci_le_set_resolvable_private_address_timeout_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->RPA_Timeout = htob(RPA_Timeout, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x02e; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_read_maximum_data_length(uint16_t *supportedMaxTxOctets, + uint16_t *supportedMaxTxTime, + uint16_t *supportedMaxRxOctets, + uint16_t *supportedMaxRxTime) +{ + struct hci_request rq; + hci_le_read_maximum_data_length_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x02f; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *supportedMaxTxOctets = btoh(resp.supportedMaxTxOctets, 2); + *supportedMaxTxTime = btoh(resp.supportedMaxTxTime, 2); + *supportedMaxRxOctets = btoh(resp.supportedMaxRxOctets, 2); + *supportedMaxRxTime = btoh(resp.supportedMaxRxTime, 2); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_read_phy(uint16_t Connection_Handle, + uint8_t *TX_PHY, + uint8_t *RX_PHY) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer); + hci_le_read_phy_rp0 resp; + Osal_MemSet(&resp, 0, sizeof(resp)); + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x030; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &resp; + rq.rlen = sizeof(resp); + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (resp.Status) + { + return resp.Status; + } + *TX_PHY = btoh(resp.TX_PHY, 1); + *RX_PHY = btoh(resp.RX_PHY, 1); + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_set_default_phy(uint8_t ALL_PHYS, + uint8_t TX_PHYS, + uint8_t RX_PHYS) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->ALL_PHYS = htob(ALL_PHYS, 1); + index_input += 1; + cp0->TX_PHYS = htob(TX_PHYS, 1); + index_input += 1; + cp0->RX_PHYS = htob(RX_PHYS, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x031; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_set_phy(uint16_t Connection_Handle, + uint8_t ALL_PHYS, + uint8_t TX_PHYS, + uint8_t RX_PHYS, + uint16_t PHY_options) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_set_phy_cp0 *cp0 = (hci_le_set_phy_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->ALL_PHYS = htob(ALL_PHYS, 1); + index_input += 1; + cp0->TX_PHYS = htob(TX_PHYS, 1); + index_input += 1; + cp0->RX_PHYS = htob(RX_PHYS, 1); + index_input += 1; + cp0->PHY_options = htob(PHY_options, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x032; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_enhanced_receiver_test(uint8_t RX_Frequency, + uint8_t PHY, + uint8_t Modulation_Index) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_enhanced_receiver_test_cp0 *cp0 = (hci_le_enhanced_receiver_test_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->RX_Frequency = htob(RX_Frequency, 1); + index_input += 1; + cp0->PHY = htob(PHY, 1); + index_input += 1; + cp0->Modulation_Index = htob(Modulation_Index, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x033; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus hci_le_enhanced_transmitter_test(uint8_t TX_Frequency, + uint8_t Length_Of_Test_Data, + uint8_t Packet_Payload, + uint8_t PHY) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + hci_le_enhanced_transmitter_test_cp0 *cp0 = (hci_le_enhanced_transmitter_test_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->TX_Frequency = htob(TX_Frequency, 1); + index_input += 1; + cp0->Length_Of_Test_Data = htob(Length_Of_Test_Data, 1); + index_input += 1; + cp0->Packet_Payload = htob(Packet_Payload, 1); + index_input += 1; + cp0->PHY = htob(PHY, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x08; + rq.ocf = 0x034; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + diff --git a/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.h b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.h new file mode 100644 index 0000000..548bc72 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.h @@ -0,0 +1,1587 @@ +/****************************************************************************** + * @file ble_hci_le.h + * @author MCD Application Team + * @date 22 January 2020 + * @brief Header file for STM32WB (hci_le) + * Auto-generated file: do not edit! + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#ifndef BLE_HCI_LE_H__ +#define BLE_HCI_LE_H__ + + +#include "ble_types.h" + +/** + * @brief The @ref hci_disconnect is used to terminate an existing connection. The +Connection_Handle command parameter indicates which connection is to be +disconnected. The Reason command parameter indicates the reason for ending +the connection. The remote Controller will receive the Reason command +parameter in the @ref hci_disconnection_complete_event event. All synchronous connections +on a physical link should be disconnected before the ACL connection on the +same physical connection is disconnected. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.1.6) +It is important to leave an 100 ms blank window before sending any new command (including system hardware reset), +since immediately after @ref hci_disconnection_complete_event event, system could save important information in non volatile memory. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Reason The reason for ending the connection. + * Values: + - 0x05: Authentication Failure + - 0x13: Remote User Terminated Connection + - 0x14: Remote Device Terminated Connection due to Low Resources + - 0x15: Remote Device Terminated Connection due to Power Off + - 0x1A: Unsupported Remote Feature + - 0x3B: Unacceptable Connection Parameters + * @retval Value indicating success or error code. +*/ +tBleStatus hci_disconnect(uint16_t Connection_Handle, + uint8_t Reason); + +/** + * @brief This command will obtain the values for the version information for the remote +device identified by the Connection_Handle parameter. The Connection_Handle +must be a Connection_Handle for an ACL or LE connection. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.1.23) + * @param Connection_Handle Specifies which Connection_Handle's version information to get. + * Values: + - 0x0000 ... 0x0EFF + * @retval Value indicating success or error code. +*/ +tBleStatus hci_read_remote_version_information(uint16_t Connection_Handle); + +/** + * @brief The Set_Event_Mask command is used to control which events are generated +by the HCI for the Host. + +If the bit in the Event_Mask is set to a one, then the +event associated with that bit will be enabled. For an LE Controller, the LE +Meta Event bit in the Event_Mask shall enable or disable all LE events in the +LE Meta Event (see Section 7.7.65). The Host has to deal with each event that +occurs. The event mask allows the Host to control how much it is interrupted. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.3.1) + * @param Event_Mask Event mask. Default: 0x20001FFFFFFFFFFF + * Flags: + - 0x0000000000000000: No events specified + - 0x0000000000000001: Inquiry Complete Event + - 0x0000000000000002: Inquiry Result Event + - 0x0000000000000004: Connection Complete Event + - 0x0000000000000008: Connection Request Event + - 0x0000000000000010: Disconnection Complete Event + - 0x0000000000000020: Authentication Complete Event + - 0x0000000000000040: Remote Name Request Complete Event + - 0x0000000000000080: Encryption Change Event + - 0x0000000000000100: Change Connection Link Key Complete Event + - 0x0000000000000200: Master Link Key Complete Event + - 0x0000000000000400: Read Remote Supported Features Complete Event + - 0x0000000000000800: Read Remote Version Information Complete Event + - 0x0000000000001000: QoS Setup Complete Event + - 0x0000000000008000: Hardware Error Event + - 0x0000000000010000: Flush Occurred Event + - 0x0000000000020000: Role Change Event + - 0x0000000000080000: Mode Change Event + - 0x0000000000100000: Return Link Keys Event + - 0x0000000000200000: PIN Code Request Event + - 0x0000000000400000: Link Key Request Event + - 0x0000000000800000: Link Key Notification Event + - 0x0000000001000000: Loopback Command Event + - 0x0000000002000000: Data Buffer Overflow Event + - 0x0000000004000000: Max Slots Change Event + - 0x0000000008000000: Read Clock Offset Complete Event + - 0x0000000010000000: Connection Packet Type Changed Event + - 0x0000000020000000: QoS Violation Event + - 0x0000000040000000: Page Scan Mode Change Event + - 0x0000000080000000: Page Scan Repetition Mode Change Event + - 0x0000000100000000: Flow Specification Complete Event + - 0x0000000200000000: Inquiry Result with RSSI Event + - 0x0000000400000000: Read Remote Extended Features Complete Event + - 0x0000080000000000: Synchronous Connection Complete Event + - 0x0000100000000000: Synchronous Connection Changed Event + - 0x0000200000000000: Sniff Subrating Event + - 0x0000400000000000: Extended Inquiry Result Event + - 0x0000800000000000: Encryption Key Refresh Complete Event + - 0x0001000000000000: IO Capability Request Event + - 0x0002000000000000: IO Capability Request Reply Event + - 0x0004000000000000: User Confirmation Request Event + - 0x0008000000000000: User Passkey Request Event + - 0x0010000000000000: Remote OOB Data Request Event + - 0x0020000000000000: Simple Pairing Complete Event + - 0x0080000000000000: Link Supervision Timeout Changed Event + - 0x0100000000000000: Enhanced Flush Complete Event + - 0x0400000000000000: User Passkey Notification Event + - 0x0800000000000000: Keypress Notification Event + - 0x1000000000000000: Remote Host Supported Features Notification Event + - 0x2000000000000000: LE Meta-Event + * @retval Value indicating success or error code. +*/ +tBleStatus hci_set_event_mask(uint8_t Event_Mask[8]); + +/** + * @brief The Reset command will reset the Link Layer on an LE +Controller. + +The Reset command shall not affect the used HCI transport layer since the HCI transport +layers may have reset mechanisms of their own. After the reset is completed, +the current operational state will be lost, the Controller will enter standby mode +and the Controller will automatically revert to the default values for the parameters +for which default values are defined in the specification. +Note: The Reset command will not necessarily perform a hardware reset. This +is implementation defined. +The Host shall not send additional HCI commands before the Command Complete +event related to the Reset command has been received. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.3.2) + * @retval Value indicating success or error code. +*/ +tBleStatus hci_reset(void); + +/** + * @brief This command reads the values for the Transmit_Power_Level parameter for +the specified Connection_Handle. The Connection_Handle shall be a Connection_Handle +for an ACL connection. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.3.35) + * @param Connection_Handle Specifies which Connection_Handle's Transmit Power Level setting to read. + * Values: + - 0x0000 ... 0x0EFF + * @param Type Current or maximum transmit power level. + * Values: + - 0x00: Read Current Transmit Power Level. + - 0x01: Read Maximum Transmit Power Level. + * @param[out] Transmit_Power_Level Size: 1 Octet (signed integer) +Units: dBm + * Values: + - -30 ... 20 + * @retval Value indicating success or error code. +*/ +tBleStatus hci_read_transmit_power_level(uint16_t Connection_Handle, + uint8_t Type, + uint8_t *Transmit_Power_Level); + +/** + * @brief This command is used by the Host to turn flow control on or off for data and/or +voice sent in the direction from the Controller to the Host. If flow control is turned +off, the Host should not send the Host_Number_Of_Completed_Packets +command. That command will be ignored by the Controller if it is sent by the +Host and flow control is off. If flow control is turned on for HCI ACL Data Packets +and off for HCI synchronous Data Packets, +Host_Number_Of_Completed_Packets commands sent by the Host should only +contain Connection_Handles for ACL connections. If flow control is turned off for +HCI ACL Data Packets and on for HCI synchronous Data Packets, +Host_Number_Of_Completed_Packets commands sent by the Host should only +contain Connection_Handles for synchronous connections. If flow control is +turned on for HCI ACL Data Packets and HCI synchronous Data Packets, the +Host will send Host_Number_Of_Completed_Packets commands both for ACL +connections and synchronous connections. +The Flow_Control_Enable parameter shall only be changed if no connections +exist. See Bluetooth Spec v.5.0, Vol. 2, Part E, 7.3.38 + * @param Flow_Control_Enable Enable/Disable the Flow Control + * Values: + - 0x00: Flow control off in direction from Controller to Host. Default. + - 0x01: Flow control on for HCI ACL Data Packets and off for HCI synchronous.Data Packets in direction from Controller to Host. + - 0x02: Flow control off for HCI ACL Data Packets and on for HCI synchronous.Data Packets in direction from Controller to Host. + - 0x03: Flow control on both for HCI ACL Data Packets and HCI synchronous.Data Packets in direction from Controller to Host. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_set_controller_to_host_flow_control(uint8_t Flow_Control_Enable); + +/** + * @brief The Host_Buffer_Size command is used by the Host to notify the Controller +about the maximum size of the data portion of HCI ACL and synchronous Data +Packets sent from the Controller to the Host. The Controller shall segment the +data to be transmitted from the Controller to the Host according to these sizes, +so that the HCI Data Packets will contain data with up to these sizes. The +Host_Buffer_Size command also notifies the Controller about the total number +of HCI ACL and synchronous Data Packets that can be stored in the data +buffers of the Host. If flow control from the Controller to the Host is turned off, +and the Host_Buffer_Size command has not been issued by the Host, this +means that the Controller will send HCI Data Packets to the Host with any +lengths the Controller wants to use, and it is assumed that the data buffer sizes +of the Host are unlimited. If flow control from the Controller to the Host is turned +on, the Host_Buffer_Size command shall after a power-on or a reset always be +sent by the Host before the first Host_Number_Of_Completed_Packets +command is sent. +The Set Controller To Host Flow Control Command is used to turn flow control +on or off. The Host_ACL_Data_Packet_Length command parameter will be +used to determine the size of the L2CAP segments contained in ACL Data +Packets, which are transferred from the Controller to the Host. The +Host_Synchronous_Data_Packet_Length command parameter is used to +determine the maximum size of HCI synchronous Data Packets. Both the Host +and the Controller shall support command and event packets, where the data +portion (excluding header) contained in the packets is 255 octets in size. +The Host_Total_Num_ACL_Data_Packets command parameter contains the +total number of HCI ACL Data Packets that can be stored in the data buffers of +the Host. The Controller will determine how the buffers are to be divided +between different Connection_Handles. The Host_Total_Num_Synchronous_ +Data_Packets command parameter gives the same information for HCI +synchronous Data Packets. +Note: The Host_ACL_Data_Packet_Length and Host_Synchronous_Data_ +Packet_Length command parameters do not include the length of the HCI Data +Packet header. See Bluetooth Spec v.5.0, Vol. 2, Part E, 7.3.39 + * @param Host_ACL_Data_Packet_Length Maximum length (in octets) of the data portion of each HCI ACL Data Packet that the Host is able to accept. Must be greater or equal to 251 bytes + * @param Host_Synchronous_Data_Packet_Length Maximum length (in octets) of the data portion of each HCI synchronous Data Packet that the Host is able to accept. + * @param Host_Total_Num_ACL_Data_Packets Total number of HCI ACL Data Packets that can be stored in the data buffers of the Host. + * @param Host_Total_Num_Synchronous_Data_Packets Total number of HCI synchronous Data Packets that can be stored in the data buffers of the Host. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_host_buffer_size(uint16_t Host_ACL_Data_Packet_Length, + uint8_t Host_Synchronous_Data_Packet_Length, + uint16_t Host_Total_Num_ACL_Data_Packets, + uint16_t Host_Total_Num_Synchronous_Data_Packets); + +/** + * @brief The Host_Number_Of_Completed_Packets command is used by the Host to +indicate to the Controller the number of HCI Data Packets that have been +completed for each Connection_Handle since the previous Host_Number_Of_ +Completed_Packets command was sent to the Controller. This means that the +corresponding buffer space has been freed in the Host. Based on this +information, and the Host_Total_Num_ACL_Data_Packets and +Host_Total_Num_Synchronous_Data_Packets command parameters of the +Host_Buffer_Size command, the Controller can determine for which +Connection_Handles the following HCI Data Packets should be sent to the +Host. The command should only be issued by the Host if flow control in the +direction from the Controller to the Host is on and there is at least one +connection, or if the Controller is in local loopback mode. Otherwise, the +command will be ignored by the Controller. When the Host has completed one +or more HCI Data Packet(s) it shall send a +Host_Number_Of_Completed_Packets command to the Controller, until it +finally reports that all pending HCI Data Packets have been completed. The +frequency at which this command is sent is manufacturer specific. +The Set Controller To Host Flow Control Command is used to turn flow control on +or off. If flow control from the Controller to the Host is turned on, the +Host_Buffer_Size command shall always be sent by the Host after a power-on or +a reset before the first Host_Number_Of_Completed_Packets command is sent. +Note: The Host_Number_Of_Completed_Packets command is a special +command in the sense that no event is normally generated after the command +has completed. The command may be sent at any time by the Host when there +is at least one connection, or if the Controller is in local loopback mode +independent of other commands. The normal flow control for commands is not +used for the Host_Number_Of_Completed_Packets command. See Bluetooth Spec v.5.0, Vol. 2, Part E, 7.3.40 + * @param Number_Of_Handles The number of Connection_Handles and Host_Num_Of_Completed_Packets +parameters pairs contained in this command. + * Values: + - 0 ... 255 + * @param Host_Nb_Of_Completed_Pkt_Pair See @ref Host_Nb_Of_Completed_Pkt_Pair_t + * @retval Value indicating success or error code. +*/ +tBleStatus hci_host_number_of_completed_packets(uint8_t Number_Of_Handles, + Host_Nb_Of_Completed_Pkt_Pair_t Host_Nb_Of_Completed_Pkt_Pair[]); + +/** + * @brief This command reads the values for the version information for the local Controller. +The HCI Version information defines the version information of the HCI layer. +The LMP/PAL Version information defines the version of the LMP or PAL. The +Manufacturer_Name information indicates the manufacturer of the local device. +The HCI Revision and LMP/PAL Subversion are implementation dependent. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.4.1) + * @param[out] HCI_Version See Bluetooth Assigned Numbers (https://www.bluetooth.org/en-us/specification/assigned-numbers) + * @param[out] HCI_Revision Revision of the Current HCI in the BR/EDR Controller. + * @param[out] LMP_PAL_Version Version of the Current LMP or PAL in the Controller. +See Bluetooth Assigned Numbers (https://www.bluetooth.org/en-us/specification/assigned-numbers) + * @param[out] Manufacturer_Name Manufacturer Name of the BR/EDR Controller. +See Bluetooth Assigned Numbers (https://www.bluetooth.org/en-us/specification/assigned-numbers) + * @param[out] LMP_PAL_Subversion Subversion of the Current LMP or PAL in the Controller. This value is +implementation dependent. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_read_local_version_information(uint8_t *HCI_Version, + uint16_t *HCI_Revision, + uint8_t *LMP_PAL_Version, + uint16_t *Manufacturer_Name, + uint16_t *LMP_PAL_Subversion); + +/** + * @brief This command reads the list of HCI commands supported for the local Controller. +This command shall return the Supported_Commands configuration parameter. +It is implied that if a command is listed as supported, the feature underlying +that command is also supported. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.4.2) + * @param[out] Supported_Commands Bit mask for each HCI Command. If a bit is 1, the Controller supports the +corresponding command and the features required for the command. +Unsupported or undefined commands shall be set to 0. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_read_local_supported_commands(uint8_t Supported_Commands[64]); + +/** + * @brief This command requests a list of the supported features for the local +Controller. This command will return a list of the LMP features. For details see +Part C, Link Manager Protocol Specification on page 227. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.4.3) + * @param[out] LMP_Features Bit Mask List of LMP features. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_read_local_supported_features(uint8_t LMP_Features[8]); + +/** + * @brief On an LE Controller, this command shall read the Public Device Address as +defined in [Vol 6] Part B, Section 1.3, Device Address. If this Controller does +not have a Public Device Address, the value 0x000000000000 shall be +returned. +On an LE Controller, the public address shall be the same as the +BD_ADDR. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.4.6) + * @param[out] BD_ADDR BD_ADDR ( Bluetooth Device Address) of the Device. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_read_bd_addr(uint8_t BD_ADDR[6]); + +/** + * @brief This command reads the Received Signal Strength Indication (RSSI) value from +a Controller. +For an LE transport, a Connection_Handle is used as the Handle command +parameter and return parameter. The meaning of the RSSI metric is an absolute +receiver signal strength value in dBm to +/- 6 dB accuracy. If the RSSI cannot +be read, the RSSI metric shall be set to 127. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.5.4) + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param[out] RSSI N Size: 1 Octet (signed integer) +Units: dBm + * Values: + - 127: RSSI not available + - -127 ... 20 + * @retval Value indicating success or error code. +*/ +tBleStatus hci_read_rssi(uint16_t Connection_Handle, + uint8_t *RSSI); + +/** + * @brief The LE_Set_Event_Mask command is used to control which LE events are +generated by the HCI for the Host. If the bit in the LE_Event_Mask is set to a +one, then the event associated with that bit will be enabled. The Host has to +deal with each event that is generated by an LE Controller. The event mask +allows the Host to control which events will interrupt it. +For LE events to be generated, the LE Meta-Event bit in the Event_Mask shall +also be set. If that bit is not set, then LE events shall not be generated, regardless +of how the LE_Event_Mask is set. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.1) + * @param LE_Event_Mask LE event mask. Default: 0x00000000000FFFFF. + * Flags: + - 0x0000000000000000: No LE events specified + - 0x0000000000000001: LE Connection Complete Event + - 0x0000000000000002: LE Advertising Report Event + - 0x0000000000000004: LE Connection Update Complete Event + - 0x0000000000000008: LE Read Remote Used Features Complete Event + - 0x0000000000000010: LE Long Term Key Request Event + - 0x0000000000000020: LE Remote Connection Parameter Request Event + - 0x0000000000000040: LE Data Length Change Event + - 0x0000000000000080: LE Read Local P-256 Public Key Complete Event + - 0x0000000000000100: LE Generate DHKey Complete Event + - 0x0000000000000200: LE Enhanced Connection Complete Event + - 0x0000000000000400: LE Direct Advertising Report Event + - 0x0000000000000800: LE PHY Update Complete Event + - 0x0000000000001000: LE Extended Advertising Report Event + - 0x0000000000002000: LE Periodic Advertising Sync Established Event + - 0x0000000000004000: LE Periodic Advertising Report Event + - 0x0000000000008000: LE Periodic Advertising Sync Lost Event + - 0x0000000000010000: LE Extended Scan Timeouout Event + - 0x0000000000020000: LE Extended Advertising Set Terminated Event + - 0x0000000000040000: LE Scan Request Received Event + - 0x0000000000080000: LE Channel Selection Algorithm Event + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_set_event_mask(uint8_t LE_Event_Mask[8]); + +/** + * @brief The LE_Read_Buffer_Size command is used to read the maximum size of the +data portion of HCI LE ACL Data Packets sent from the Host to the Controller. +The Host will segment the data transmitted to the Controller according to these +values, so that the HCI Data Packets will contain data with up to this size. The +LE_Read_Buffer_Size command also returns the total number of HCI LE ACL +Data Packets that can be stored in the data buffers of the Controller. The +LE_Read_Buffer_Size command must be issued by the Host before it sends +any data to an LE Controller (see Section 4.1.1). +If the Controller returns a length value of zero, the Host shall use the +Read_Buffer_Size command to determine the size of the data buffers +Note: Both the Read_Buffer_Size and LE_Read_Buffer_Size commands may +return buffer length and number of packets parameter values that are nonzero. +The HC_LE_ACL_Data_Packet_Length return parameter shall be used to +determine the size of the L2CAP PDU segments contained in ACL Data +Packets, which are transferred from the Host to the Controller to be broken up +into packets by the Link Layer. Both the Host and the Controller shall support +command and event packets, where the data portion (excluding header) +contained in the packets is 255 octets in size. The +HC_Total_Num_LE_ACL_Data_Packets return parameter contains the total +number of HCI ACL Data Packets that can be stored in the data buffers of the +Controller. The Host determines how the buffers are to be divided between +different Connection Handles. +Note: The HC_LE_ACL_Data_Packet_Length return parameter does not +include the length of the HCI Data Packet header. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.2) + * @param[out] HC_LE_ACL_Data_Packet_Length 0x0000 No dedicated LE Buffer - use Read_Buffer_Size command. +0x0001 - 0xFFFF Maximum length (in octets) of the data portion of each HCI ACL Data +Packet that the Controller is able to accept. + * @param[out] HC_Total_Num_LE_ACL_Data_Packets 0x00 No dedicated LE Buffer - use Read_Buffer_Size command. +0x01 - 0xFF Total number of HCI ACL Data Packets that can be stored in the data +buffers of the Controller. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_read_buffer_size(uint16_t *HC_LE_ACL_Data_Packet_Length, + uint8_t *HC_Total_Num_LE_ACL_Data_Packets); + +/** + * @brief This command requests the list of the supported LE features for the Controller. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.3) + * @param[out] LE_Features Bit Mask List of LE features. See Core v5.0, Vol. 6, Part B, Section 4.6. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_read_local_supported_features(uint8_t LE_Features[8]); + +/** + * @brief The LE_Set_Random_Address command is used by the Host to set the LE +Random Device Address in the Controller (see [Vol 6] Part B, Section 1.3). +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.4) + * @param Random_Address Random Device Address. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_set_random_address(uint8_t Random_Address[6]); + +/** + * @brief The LE_Set_Advertising_Parameters command is used by the Host to set the +advertising parameters. +The Advertising_Interval_Min shall be less than or equal to the Advertising_Interval_Max. +The Advertising_Interval_Min and Advertising_Interval_Max +should not be the same value to enable the Controller to determine the best +advertising interval given other activities. +For high duty cycle directed advertising, i.e. when Advertising_Type is 0x01 +(ADV_DIRECT_IND, high duty cycle), the Advertising_Interval_Min and Advertising_Interval_Max +parameters are not used and shall be ignored. +The Advertising_Type is used to determine the packet type that is used for +advertising when advertising is enabled. +The Advertising_Interval_Min and Advertising_Interval_Max shall not be set to +less than 0x00A0 (100 ms) if the Advertising_Type is set to 0x02 (ADV_SCAN_IND) +or 0x03 (ADV_NONCONN_IND). The Own_Address_Type determines +if the advertising packets are identified with the Public Device Address of +the device, or a Random Device Address as written by the LE_Set_Random_Address +command. +If directed advertising is performed, i.e. when Advertising_Type is set to 0x01 +(ADV_DIRECT_IND, high duty cycle) or 0x04 (ADV_DIRECT_IND, low duty +cycle mode), then the Direct_Address_Type and Direct_Address shall be valid, +otherwise they shall be ignored by the Controller and not used. +The Advertising_Channel_Map is a bit field that indicates the advertising channels +that shall be used when transmitting advertising packets. At least one +channel bit shall be set in the Advertising_Channel_Map parameter. +The Advertising_Filter_Policy parameter shall be ignored when directed advertising +is enabled. +The Host shall not issue this command when advertising is enabled in the Controller; +if it is the Command Disallowed error code shall be used. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.5) + * @param Advertising_Interval_Min Minimum advertising interval. +Time = N * 0.625 msec. + * Values: + - 0x0020 (20.000 ms) ... 0x4000 (10240.000 ms) + * @param Advertising_Interval_Max Maximum advertising interval. +Time = N * 0.625 msec. + * Values: + - 0x0020 (20.000 ms) ... 0x4000 (10240.000 ms) + * @param Advertising_Type Advertising type. + * Values: + - 0x00: ADV_IND (Connectable undirected advertising) + - 0x01: ADV_DIRECT_IND, high duty cycle (Connectable high duty cycle directed advertising) + - 0x02: ADV_SCAN_IND (Scannable undirected advertising) + - 0x03: ADV_NONCONN_IND (Non connectable undirected advertising) + - 0x04: ADV_DIRECT_IND, low duty cycle (Connectable low duty cycle directed advertising) + * @param Own_Address_Type Own address type. + - 0x00: Public Device Address + - 0x01 Random Device Address + - 0x02: Controller generates Resolvable Private Address based on the local + IRK from resolving list. If resolving list contains no matching entry, + use public address. + - 0x03: Controller generates Resolvable Private Address based on the local + IRK from resolving list. If resolving list contains no matching entry, + use random address from LE_Set_Random_Address. + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address or Public Address + - 0x03: Resolvable Private Address or Random Address + * @param Peer_Address_Type The address type of the peer device. + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + * @param Peer_Address Public Device Address, Random Device Address, Public Identity +Address or Random (static) Identity Address of the device to be connected. + * @param Advertising_Channel_Map Advertising channel map. +Default: 00000111b (all channels enabled). + * Flags: + - 0x01: ch 37 + - 0x02: ch 38 + - 0x04: ch 39 + * @param Advertising_Filter_Policy Advertising filter policy. + * Values: + - 0x00: Allow Scan Request from Any, Allow Connect Request from Any + - 0x01: Allow Scan Request from White List Only, Allow Connect Request from Any + - 0x02: Allow Scan Request from Any, Allow Connect Request from White List Only + - 0x03: Allow Scan Request from White List Only, Allow Connect Request from White List Only + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_set_advertising_parameters(uint16_t Advertising_Interval_Min, + uint16_t Advertising_Interval_Max, + uint8_t Advertising_Type, + uint8_t Own_Address_Type, + uint8_t Peer_Address_Type, + uint8_t Peer_Address[6], + uint8_t Advertising_Channel_Map, + uint8_t Advertising_Filter_Policy); + +/** + * @brief The LE_Read_Advertising_Channel_Tx_Power command is used by the Host +to read the transmit power level used for LE advertising channel packets. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.6) + * @param[out] Transmit_Power_Level Size: 1 Octet (signed integer) +Units: dBm +Accuracy: +/- 4 dBm + * Values: + - -20 ... 10 + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_read_advertising_channel_tx_power(uint8_t *Transmit_Power_Level); + +/** + * @brief The LE_Set_Advertising_Data command is used to set the data used in advertising +packets that have a data field. +Only the significant part of the Advertising_Data is transmitted in the advertising +packets, as defined in [Vol 3] Part C, Section 11., +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.7) + * @param Advertising_Data_Length The number of significant octets in the following data field + * @param Advertising_Data 31 octets of data formatted as defined in [Vol 3] Part C, Section 11. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_set_advertising_data(uint8_t Advertising_Data_Length, + uint8_t Advertising_Data[31]); + +/** + * @brief This command is used to provide data used in Scanning Packets that have a +data field. +Only the significant part of the Scan_Response_Data is transmitted in the +Scanning Packets, as defined in [Vol 3] Part C, Section 11. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.8) + * @param Scan_Response_Data_Length The number of significant octets in the following data field + * @param Scan_Response_Data 31 octets of data formatted as defined in [Vol 3] Part C, Section 11. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_set_scan_response_data(uint8_t Scan_Response_Data_Length, + uint8_t Scan_Response_Data[31]); + +/** + * @brief The LE_Set_Advertise_Enable command is used to request the Controller to +start or stop advertising. The Controller manages the timing of advertisements +as per the advertising parameters given in the LE_Set_Advertising_Parameters +command. +The Controller shall continue advertising until the Host issues an LE_Set_Advertise_Enable +command with Advertising_Enable set to 0x00 (Advertising is +disabled) or until a connection is created or until the Advertising is timed out +due to high duty cycle Directed Advertising. In these cases, advertising is then +disabled. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.9) + * @param Advertising_Enable Enable/disable advertise. Default is 0 (disabled). + * Values: + - 0x00: Advertising is disabled + - 0x01: Advertising is enabled + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_set_advertise_enable(uint8_t Advertising_Enable); + +/** + * @brief The LE_Set_Scan_Parameters command is used to set the scan parameters. +The LE_Scan_Type parameter controls the type of scan to perform. +The LE_Scan_Interval and LE_Scan_Window parameters are recommendations +from the Host on how long (LE_Scan_Window) and how frequently +(LE_Scan_Interval) the Controller should scan (See [Vol 6] Part B, Section +4.4.3). The LE_Scan_Window parameter shall always be set to a value smaller +or equal to the value set for the LE_Scan_Interval parameter. If they are set to +the same value scanning should be run continuously. +The Own_Address_Type parameter determines the address used (Public or +Random Device Address) when performing active scan. +The Host shall not issue this command when scanning is enabled in the Controller; +if it is the Command Disallowed error code shall be used. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.10) + * @param LE_Scan_Type Passive or active scanning. With active scanning SCAN_REQ packets are sent. + * Values: + - 0x00: Passive Scanning + - 0x01: Active scanning + * @param LE_Scan_Interval This is defined as the time interval from when the Controller started +its last LE scan until it begins the subsequent LE scan. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param LE_Scan_Window Amount of time for the duration of the LE scan. LE_Scan_Window +shall be less than or equal to LE_Scan_Interval. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param Own_Address_Type Own address type. + - 0x00: Public Device Address + - 0x01 Random Device Address + - 0x02: Controller generates Resolvable Private Address based on the local + IRK from resolving list. If resolving list contains no matching entry, + use public address. + - 0x03: Controller generates Resolvable Private Address based on the local + IRK from resolving list. If resolving list contains no matching entry, + use random address from LE_Set_Random_Address. + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address or Public Address + - 0x03: Resolvable Private Address or Random Address + * @param Scanning_Filter_Policy 0x00 Accept all advertisement packets. +Directed advertising packets which are not addressed for this device +shall be ignored. +0x01 Ignore advertisement packets from devices not in the White List Only. +Directed advertising packets which are not addressed for this device +shall be ignored +0x02 Accept all undirected advertisement packets. +Directed advertisement packets where initiator address is a RPA and +Directed advertisement packets addressed to this device shall be accepted. +0x03 Accept all undirected advertisement packets from devices that are in +the White List.Directed advertisement packets where initiator address is RPA and Directed advertisement packets addressed to this device shall be accepted. + * Values: + - 0x00: Accept all + - 0x01: Ignore devices not in the White List + - 0x02: Accept all (use resolving list) + - 0x03: Ignore devices not in the White List (use resolving list) + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_set_scan_parameters(uint8_t LE_Scan_Type, + uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Own_Address_Type, + uint8_t Scanning_Filter_Policy); + +/** + * @brief The LE_Set_Scan_Enable command is used to start scanning. Scanning is +used to discover advertising devices nearby. +The Filter_Duplicates parameter controls whether the Link Layer shall filter +duplicate advertising reports to the Host, or if the Link Layer should generate +advertising reports for each packet received. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.11) + * @param LE_Scan_Enable Enable/disable scan. Default is 0 (disabled). + * Values: + - 0x00: Scanning disabled + - 0x01: Scanning enabled + * @param Filter_Duplicates Enable/disable duplicate filtering. + * Values: + - 0x00: Duplicate filtering disabled + - 0x01: Duplicate filtering enabled + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_set_scan_enable(uint8_t LE_Scan_Enable, + uint8_t Filter_Duplicates); + +/** + * @brief The LE_Create_Connection command is used to create a Link Layer connection +to a connectable advertiser. +The LE_Scan_Interval and LE_Scan_Window parameters are recommendations +from the Host on how long (LE_Scan_Window) and how frequently +(LE_Scan_Interval) the Controller should scan. The LE_Scan_Window parameter +shall be set to a value smaller or equal to the value set for the LE_Scan_Interval +parameter. If both are set to the same value, scanning should run +continuously. +The Initiator_Filter_Policy is used to determine whether the White List is used. +If the White List is not used, the Peer_Address_Type and the Peer_Address +parameters specify the address type and address of the advertising device to +connect to. +The Link Layer shall set the address in the CONNECT_REQ packets to either +the Public Device Address or the Random Device Addressed based on the +Own_Address_Type parameter. +The Conn_Interval_Min and Conn_Interval_Max parameters define the minimum +and maximum allowed connection interval. The Conn_Interval_Min +parameter shall not be greater than the Conn_Interval_Max parameter. +The Conn_Latency parameter defines the maximum allowed connection +latency (see [Vol 6] Part B, Section 4.5.1). +The Supervision_Timeout parameter defines the link supervision timeout for +the connection. The Supervision_Timeout in milliseconds shall be larger than +(1 + Conn_Latency) * Conn_Interval_Max * 2, where Conn_Interval_Max is +given in milliseconds. (See [Vol 6] Part B, Section 4.5.2). +The Minimum_CE_Length and Maximum_CE_Length parameters are informative +parameters providing the Controller with the expected minimum and maximum +length of the connection events. The Minimum_CE_Length parameter +shall be less than or equal to the Maximum_CE_Length parameter. +The Host shall not issue this command when another LE_Create_Connection +is pending in the Controller; if this does occur the Controller shall return the +Command Disallowed error code shall be used. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.12) + * @param LE_Scan_Interval This is defined as the time interval from when the Controller started +its last LE scan until it begins the subsequent LE scan. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param LE_Scan_Window Amount of time for the duration of the LE scan. LE_Scan_Window +shall be less than or equal to LE_Scan_Interval. +Time = N * 0.625 msec. + * Values: + - 0x0004 (2.500 ms) ... 0x4000 (10240.000 ms) + * @param Initiator_Filter_Policy 0x00 White list is not used to determine which advertiser to connect to. +Peer_Address_Type and Peer_Address shall be used. +0x01 White list is used to determine which advertiser to connect to. +Peer_Address_Type and Peer_Address shall be ignored. + * Values: + - 0x00: White list not used + - 0x01: White list used + * @param Peer_Address_Type 0x00 Public Device Address +0x01 Random Device Address +0x02 Public Identity Address (Corresponds to Resolved Private Address) +0x03 Random (Static) Identity Address (Corresponds to Resolved Private Address) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Public Identity Address + - 0x03: Random (Static) Identity Address + * @param Peer_Address Public Device Address or Random Device Address of the device +to be connected. + * @param Own_Address_Type Own address type. + - 0x00: Public Device Address + - 0x01 Random Device Address + - 0x02: Controller generates Resolvable Private Address based on the local + IRK from resolving list. If resolving list contains no matching entry, + use public address. + - 0x03: Controller generates Resolvable Private Address based on the local + IRK from resolving list. If resolving list contains no matching entry, + use random address from LE_Set_Random_Address. + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Resolvable Private Address or Public Address + - 0x03: Resolvable Private Address or Random Address + * @param Conn_Interval_Min Minimum value for the connection event interval. This shall be less +than or equal to Conn_Interval_Max. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Interval_Max Maximum value for the connection event interval. This shall be +greater than or equal to Conn_Interval_Min. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Supervision_Timeout Supervision timeout for the LE Link. +It shall be a multiple of 10 ms and larger than (1 + connSlaveLatency) * connInterval * 2. +Time = N * 10 msec. + * Values: + - 0x000A (100 ms) ... 0x0C80 (32000 ms) + * @param Minimum_CE_Length Information parameter about the minimum length of connection +needed for this LE connection. +Time = N * 0.625 msec. + * Values: + - 0x0000 (0.000 ms) ... 0xFFFF (40959.375 ms) + * @param Maximum_CE_Length Information parameter about the maximum length of connection needed +for this LE connection. +Time = N * 0.625 msec. + * Values: + - 0x0000 (0.000 ms) ... 0xFFFF (40959.375 ms) + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_create_connection(uint16_t LE_Scan_Interval, + uint16_t LE_Scan_Window, + uint8_t Initiator_Filter_Policy, + uint8_t Peer_Address_Type, + uint8_t Peer_Address[6], + uint8_t Own_Address_Type, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout, + uint16_t Minimum_CE_Length, + uint16_t Maximum_CE_Length); + +/** + * @brief The LE_Create_Connection_Cancel command is used to cancel the LE_Create_Connection +command. This command shall only be issued after the +LE_Create_Connection command has been issued, a Command Status event +has been received for the LE Create Connection command and before the LE +Connection Complete event. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.13) + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_create_connection_cancel(void); + +/** + * @brief The LE_Read_White_List_Size command is used to read the total number of +white list entries that can be stored in the Controller. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.14) + * @param[out] White_List_Size Total number of white list entries that can be stored in the Controller. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_read_white_list_size(uint8_t *White_List_Size); + +/** + * @brief The LE_Clear_White_List command is used to clear the white list stored in the +Controller. +This command can be used at any time except when: +- the advertising filter policy uses the white list and advertising is enabled. +- the scanning filter policy uses the white list and scanning is enabled. +- the initiator filter policy uses the white list and an LE_Create_Connection +command is outstanding. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.15) + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_clear_white_list(void); + +/** + * @brief The LE_Add_Device_To_White_List command is used to add a single device +to the white list stored in the Controller. +This command can be used at any time except when: +- the advertising filter policy uses the white list and advertising is enabled. +- the scanning filter policy uses the white list and scanning is enabled. +- the initiator filter policy uses the white list and a create connection command +is outstanding. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.16) + * @param Address_Type Address type. + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + * @param Address Public Device Address or Random Device Address of the device +to be added to the white list. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_add_device_to_white_list(uint8_t Address_Type, + uint8_t Address[6]); + +/** + * @brief The LE_Remove_Device_From_White_List command is used to remove a single +device from the white list stored in the Controller. +This command can be used at any time except when: +- the advertising filter policy uses the white list and advertising is enabled. +- the scanning filter policy uses the white list and scanning is enabled. +- the initiator filter policy uses the white list and a create connection command +is outstanding. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.17) + * @param Address_Type Address type. + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + * @param Address Public Device Address or Random Device Address of the device + to be removed from the white list. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_remove_device_from_white_list(uint8_t Address_Type, + uint8_t Address[6]); + +/** + * @brief The LE_Connection_Update command is used to change the Link Layer connection +parameters of a connection. This command is supported only on master side. +The Conn_Interval_Min and Conn_Interval_Max parameters are used to define +the minimum and maximum allowed connection interval. The Conn_Interval_Min +parameter shall not be greater than the Conn_Interval_Max parameter. +The Conn_Latency parameter shall define the maximum allowed connection +latency. +The Supervision_Timeout parameter shall define the link supervision timeout +for the LE link. The Supervision_Timeout in milliseconds shall be larger than (1 ++ Conn_Latency) * Conn_Interval_Max * 2, where Conn_Interval_Max is given +in milliseconds. +The Minimum_CE_Length and Maximum_CE_Length are information parameters +providing the Controller with a hint about the expected minimum and maximum +length of the connection events. The Minimum_CE_Length shall be less +than or equal to the Maximum_CE_Length. +The actual parameter values selected by the Link Layer may be different from +the parameter values provided by the Host through this command. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.18) + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Conn_Interval_Min Minimum value for the connection event interval. This shall be less +than or equal to Conn_Interval_Max. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Interval_Max Maximum value for the connection event interval. This shall be +greater than or equal to Conn_Interval_Min. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Supervision_Timeout Supervision timeout for the LE Link. +It shall be a multiple of 10 ms and larger than (1 + connSlaveLatency) * connInterval * 2. +Time = N * 10 msec. + * Values: + - 0x000A (100 ms) ... 0x0C80 (32000 ms) + * @param Minimum_CE_Length Information parameter about the minimum length of connection +needed for this LE connection. +Time = N * 0.625 msec. + * Values: + - 0x0000 (0.000 ms) ... 0xFFFF (40959.375 ms) + * @param Maximum_CE_Length Information parameter about the maximum length of connection needed +for this LE connection. +Time = N * 0.625 msec. + * Values: + - 0x0000 (0.000 ms) ... 0xFFFF (40959.375 ms) + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_connection_update(uint16_t Connection_Handle, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Conn_Latency, + uint16_t Supervision_Timeout, + uint16_t Minimum_CE_Length, + uint16_t Maximum_CE_Length); + +/** + * @brief The LE_Set_Host_Channel_Classification command allows the Host to specify +a channel classification for data channels based on its "local information". This +classification persists until overwritten with a subsequent LE_Set_Host_Channel_Classification +command or until the Controller is reset using the Reset +command (see [Vol 6] Part B, Section 4.5.8.1). +If this command is used, the Host should send it within 10 seconds of knowing +that the channel classification has changed. The interval between two successive +commands sent shall be at least one second. +This command shall only be used when the local device supports the Master +role. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.19) + * @param LE_Channel_Map This parameter contains 37 1-bit fields. +The nth such field (in the range 0 to 36) contains the value for the +link layer channel index n. +Channel n is bad = 0. +Channel n is unknown = 1. +The most significant bits are reserved and shall be set to 0. +At least one channel shall be marked as unknown. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_set_host_channel_classification(uint8_t LE_Channel_Map[5]); + +/** + * @brief The LE_Read_Channel_Map command returns the current Channel_Map for +the specified Connection_Handle. The returned value indicates the state of the +Channel_Map specified by the last transmitted or received Channel_Map (in a +CONNECT_REQ or LL_CHANNEL_MAP_REQ message) for the specified +Connection_Handle, regardless of whether the Master has received an +acknowledgement. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.20) + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param[out] LE_Channel_Map This parameter contains 37 1-bit fields. +The nth such field (in the range 0 to 36) contains the value for the +link layer channel index n. +Channel n is unused = 0. +Channel n is used = 1. +The most significant bits are reserved and shall be set to 0. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_read_channel_map(uint16_t Connection_Handle, + uint8_t LE_Channel_Map[5]); + +/** + * @brief This command requests a list of the used LE features from the remote device. +This command shall return a list of the used LE features. For details see [Vol 6] +Part B, Section 4.6. +This command may be issued on both the master and slave. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.21) + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_read_remote_features(uint16_t Connection_Handle); + +/** + * @brief The LE_Encrypt command is used to request the Controller to encrypt the +Plaintext_Data in the command using the Key given in the command and +returns the Encrypted_Data to the Host. The AES-128 bit block cypher is +defined in NIST Publication FIPS-197 (http://csrc.nist.gov/publications/fips/ +fips197/fips-197.pdf). +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.22) + * @param Key 128 bit key for the encryption of the data given in the command. + * @param Plaintext_Data 128 bit data block that is requested to be encrypted. + * @param[out] Encrypted_Data 128 bit encrypted data block. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_encrypt(uint8_t Key[16], + uint8_t Plaintext_Data[16], + uint8_t Encrypted_Data[16]); + +/** + * @brief The LE_Rand command is used to request the Controller to generate 8 octets +of random data to be sent to the Host. The Random_Number shall be generated +according to [Vol 2] Part H, Section 2 if the LE Feature (LL Encryption) is +supported. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.23) + * @param[out] Random_Number Random Number + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_rand(uint8_t Random_Number[8]); + +/** + * @brief The LE_Start_Encryption command is used to authenticate the given encryption +key associated with the remote device specified by the connection handle, +and once authenticated will encrypt the connection. The parameters are as +defined in [Vol 3] Part H, Section 2.4.4. +If the connection is already encrypted then the Controller shall pause connection +encryption before attempting to authenticate the given encryption key, and +then re-encrypt the connection. While encryption is paused no user data shall +be transmitted. +On an authentication failure, the connection shall be automatically disconnected +by the Link Layer. If this command succeeds, then the connection shall +be encrypted. +This command shall only be used when the local device's role is Master. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.24) + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Random_Number 64 bit random number. + * @param Encrypted_Diversifier 16 bit encrypted diversifier. + * @param Long_Term_Key 128 bit long term key. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_start_encryption(uint16_t Connection_Handle, + uint8_t Random_Number[8], + uint16_t Encrypted_Diversifier, + uint8_t Long_Term_Key[16]); + +/** + * @brief The LE_Long_Term_Key_Request_Reply command is used to reply to an LE +Long Term Key Request event from the Controller, and specifies the +Long_Term_Key parameter that shall be used for this Connection_Handle. The +Long_Term_Key is used as defined in [Vol 6] Part B, Section 5.1.3. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.25) + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Long_Term_Key 128 bit long term key. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_long_term_key_request_reply(uint16_t Connection_Handle, + uint8_t Long_Term_Key[16]); + +/** + * @brief The LE_Long_Term_Key_Request_Negative_Reply command is used to reply +to an LE Long Term Key Request event from the Controller if the Host cannot +provide a Long Term Key for this Connection_Handle. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.26) + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_long_term_key_requested_negative_reply(uint16_t Connection_Handle); + +/** + * @brief The LE_Read_Supported_States command reads the states and state combinations +that the link layer supports. See [Vol 6] Part B, Section 1.1.1. +LE_States is an 8-octet bit field. If a bit is set to 1 then this state or state combination +is supported by the Controller. Multiple bits in LE_States may be set to 1 +to indicate support for multiple state and state combinations. +All the Advertising type with the Initiate State combinations shall be set only if +the corresponding Advertising types and Master Role combination are set. +All the Scanning types and the Initiate State combinations shall be set only if +the corresponding Scanning types and Master Role combination are set. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.27) + * @param[out] LE_States State or state combination is supported by the Controller. +See Core v5.0, Vol.2, part E, Ch. 7.8.27. + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_read_supported_states(uint8_t LE_States[8]); + +/** + * @brief This command is used to start a test where the DUT receives test reference +packets at a fixed interval. The tester generates the test reference packets. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.28) + * @param RX_Frequency N = (F - 2402) / 2 +Frequency Range : 2402 MHz to 2480 MHz + * Values: + - 0x00 ... 0x27 + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_receiver_test(uint8_t RX_Frequency); + +/** + * @brief This command is used to start a test where the DUT generates test reference +packets at a fixed interval. The Controller shall transmit at maximum power. +An LE Controller supporting the LE_Transmitter_Test command shall support +Packet_Payload values 0x00, 0x01 and 0x02. An LE Controller may support +other values of Packet_Payload. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.29) + * @param TX_Frequency N = (F - 2402) / 2 +Frequency Range : 2402 MHz to 2480 MHz + * Values: + - 0x00 ... 0x27 + * @param Length_Of_Test_Data Length in bytes of payload data in each packet. + * Values: + - 0x00 ... 0x25 + * @param Packet_Payload Type of packet payload. + * Values: + - 0x00: Pseudo-Random bit sequence 9 + - 0x01: Pattern of alternating bits '11110000' + - 0x02: Pattern of alternating bits '10101010' + - 0x03: Pseudo-Random bit sequence 15 + - 0x04: Pattern of All '1' bits + - 0x05: Pattern of All '0' bits + - 0x06: Pattern of alternating bits '00001111' + - 0x07: Pattern of alternating bits '0101' + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_transmitter_test(uint8_t TX_Frequency, + uint8_t Length_Of_Test_Data, + uint8_t Packet_Payload); + +/** + * @brief This command is used to stop any test which is in progress. The Number_Of_Packets +for a transmitter test shall be reported as 0x0000. The Number_Of_Packets +is an unsigned number and contains the number of received +packets. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.30) + * @param[out] Number_Of_Packets Number of packets received + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_test_end(uint16_t *Number_Of_Packets); + +/** + * @brief The LE_Set_Data_Length command allows the Host to suggest maximum +transmission packet size and maximum packet transmission time +(connMaxTxOctets and connMaxTxTime - see Bluetooth Specification v5.0 [Vol 6] Part B, Section 4.5.10) to +be used for a given connection. The Controller may use smaller or larger +values based on local information. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param TxOctets Preferred maximum number of payload octets that the local Controller +should include in a single Link Layer packet on this connection. + * Values: + - 0x001B ... 0x00FB + * @param TxTime Preferred maximum number of microseconds that the local Controller +should use to transmit a single Link Layer packet on this connection. + * Values: + - 0x0148 ... 0x4290 + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_set_data_length(uint16_t Connection_Handle, + uint16_t TxOctets, + uint16_t TxTime); + +/** + * @brief The LE_Read_Suggested_Default_Data_Length command allows the Host to +read the Host's suggested values (SuggestedMaxTxOctets and +SuggestedMaxTxTime) for the Controller's maximum transmitted number of +payload octets and maximum packet transmission time to be used for new +connections (see Bluetooth Specification v5.0 [Vol 6] Part B, Section 4.5.10). + * @param[out] SuggestedMaxTxOctets The Host's suggested value for the Controller's maximum transmitted +number of payload octets to be used for new connections. + * Values: + - 0x001B ... 0x00FB + * @param[out] SuggestedMaxTxTime The Host's suggested value for the Controller's maximum packet +transmission time to be used for new connections. + * Values: + - 0x0148 ... 0x4290 + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_read_suggested_default_data_length(uint16_t *SuggestedMaxTxOctets, + uint16_t *SuggestedMaxTxTime); + +/** + * @brief The LE_Write_Suggested_Default_Data_Length command allows the Host to +specify its suggested values for the Controller's maximum transmission +number of payload octets and maximum packet transmission time to be used +for new connections. The Controller may use smaller or larger values for +connInitialMaxTxOctets and connInitialMaxTxTime based on local +information.(see Bluetooth Specification [Vol 6] Part B, Section 4.5.10). + * @param SuggestedMaxTxOctets The Host's suggested value for the Controller's maximum transmitted +number of payload octets to be used for new connections. + * Values: + - 0x001B ... 0x00FB + * @param SuggestedMaxTxTime The Host's suggested value for the Controller's maximum packet +transmission time to be used for new connections. + * Values: + - 0x0148 ... 0x4290 + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_write_suggested_default_data_length(uint16_t SuggestedMaxTxOctets, + uint16_t SuggestedMaxTxTime); + +/** + * @brief The LE_Read_Local_P-256_Public_Key command is used to return the local +P-256 public key from the Controller. The Controller shall generate a new P- +256 public/private key pair upon receipt of this command. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.36) + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_read_local_p256_public_key(void); + +/** + * @brief The LE_Generate_DHKey command is used to initiate generation of a Diffie- +Hellman key in the Controller for use over the LE transport. This command +takes the remote P-256 public key as input. The Diffie-Hellman key generation +uses the private key generated by LE_Read_Local_P256_Public_Key command. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.37) + * @param Remote_P256_Public_Key The remote P-256 public key: +X, Y format +Octets 31-0: X co-ordinate +Octets 63-32: Y co-ordinate +Little Endian Format + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_generate_dhkey(uint8_t Remote_P256_Public_Key[64]); + +/** + * @brief The LE_Add_Device_To_Resolving_List command is used to add one device +to the list of address translations used to resolve Resolvable Private Addresses +in the Controller. +This command cannot be used when address translation is enabled in the +Controller and: +- Advertising is enabled +- Scanning is enabled +- Create connection command is outstanding +This command can be used at any time when address translation is disabled in +the Controller. +When a Controller cannot add a device to the resolving list because the list is +full, it shall respond with error code 0x07 (Memory Capacity Exceeded). +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.38) + * @param Peer_Identity_Address_Type Identity address type. + * Values: + - 0x00: Public Identity Address + - 0x01: Random (static) Identity Address + * @param Peer_Identity_Address Public or Random (static) Identity address of the peer device + * @param Peer_IRK IRK of the peer device + * @param Local_IRK IRK of the local device + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_add_device_to_resolving_list(uint8_t Peer_Identity_Address_Type, + uint8_t Peer_Identity_Address[6], + uint8_t Peer_IRK[16], + uint8_t Local_IRK[16]); + +/** + * @brief The LE_Remove_Device_From_Resolving_List command is used to remove +one device from the list of address translations used to resolve Resolvable +Private Addresses in the controller. +This command cannot be used when address translation is enabled in the +Controller and: +- Advertising is enabled +- Scanning is enabled +- Create connection command is outstanding +This command can be used at any time when address translation is disabled in +the Controller. +When a Controller cannot remove a device from the resolving list because it is +not found, it shall respond with error code 0x02 (Unknown Connection +Identifier). +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.39) + * @param Peer_Identity_Address_Type Identity address type. + * Values: + - 0x00: Public Identity Address + - 0x01: Random (static) Identity Address + * @param Peer_Identity_Address Public or Random (static) Identity address of the peer device + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_remove_device_from_resolving_list(uint8_t Peer_Identity_Address_Type, + uint8_t Peer_Identity_Address[6]); + +/** + * @brief The LE_Clear_Resolving_List command is used to remove all devices from the +list of address translations used to resolve Resolvable Private Addresses in the +Controller. +This command cannot be used when address translation is enabled in the +Controller and: +- Advertising is enabled +- Scanning is enabled +- Create connection command is outstanding +This command can be used at any time when address translation is disabled in +the Controller. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.40) + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_clear_resolving_list(void); + +/** + * @brief The LE_Read_Resolving_List_Size command is used to read the total number +of address translation entries in the resolving list that can be stored in the +Controller. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.41) + * @param[out] Resolving_List_Size Number of address translation entries in the resolving list + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_read_resolving_list_size(uint8_t *Resolving_List_Size); + +/** + * @brief The LE_Read_Peer_Resolvable_Address command is used to get the current +peer Resolvable Private Address being used for the corresponding peer Public +and Random (static) Identity Address. The peer's resolvable address being +used may change after the command is called. +This command can be used at any time. +When a Controller cannot find a Resolvable Private Address associated with +the Peer Identity Address, it shall respond with error code 0x02 (Unknown +Connection Identifier). +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.42) + * @param Peer_Identity_Address_Type Identity address type. + * Values: + - 0x00: Public Identity Address + - 0x01: Random (static) Identity Address + * @param Peer_Identity_Address Public or Random (static) Identity address of the peer device + * @param[out] Peer_Resolvable_Address Resolvable Private Address being used by the peer device + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_read_peer_resolvable_address(uint8_t Peer_Identity_Address_Type, + uint8_t Peer_Identity_Address[6], + uint8_t Peer_Resolvable_Address[6]); + +/** + * @brief The LE_Read_Local_Resolvable_Address command is used to get the current +local Resolvable Private Address being used for the corresponding peer +Identity Address. The local's resolvable address being used may change after +the command is called. +This command can be used at any time. +When a Controller cannot find a Resolvable Private Address associated with +the Peer Identity Address, it shall respond with error code 0x02 (Unknown +Connection Identifier). +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.43) + * @param Peer_Identity_Address_Type Identity address type. + * Values: + - 0x00: Public Identity Address + - 0x01: Random (static) Identity Address + * @param Peer_Identity_Address Public or Random (static) Identity address of the peer device + * @param[out] Local_Resolvable_Address Resolvable Private Address being used by the local device + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_read_local_resolvable_address(uint8_t Peer_Identity_Address_Type, + uint8_t Peer_Identity_Address[6], + uint8_t Local_Resolvable_Address[6]); + +/** + * @brief The LE_Set_Address_Resolution_Enable command is used to enable +resolution of Resolvable Private Addresses in the Controller. This causes the +Controller to use the resolving list whenever the Controller receives a local or +peer Resolvable Private Address. +This command can be used at any time except when: +- Advertising is enabled +- Scanning is enabled +- Create connection command is outstanding +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.44) + * @param Address_Resolution_Enable Enable/disable address resolution in the controller. +0x00: Address Resolution in controller disabled (default), +0x01: Address Resolution in controller enabled + * Values: + - 0x00: Address Resolution in controller disabled (default) + - 0x01: Address Resolution in controller enabled + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_set_address_resolution_enable(uint8_t Address_Resolution_Enable); + +/** + * @brief The LE_Set_Resolvable_Private_Address_Timeout command set the length of +time the controller uses a Resolvable Private Address before a new resolvable +private address is generated and starts being used. +This timeout applies to all addresses generated by the controller. +(See Bluetooth Specification v.5.0, Vol. 2, Part E, 7.8.45) + * @param RPA_Timeout RPA_Timeout measured in seconds. +Range for N: 0x0001 - 0xA1B8 (1 sec - approximately 11.5 hours) +Default: N= 0x0384 (900 secs or 15 minutes) + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_set_resolvable_private_address_timeout(uint16_t RPA_Timeout); + +/** + * @brief The LE_Read_Maximum_Data_Length command allows the Host to read the +Controller’s maximum supported payload octets and packet duration times for +transmission and reception (supportedMaxTxOctets and +supportedMaxTxTime, supportedMaxRxOctets, and supportedMaxRxTime, +see Bluetooth Specification v5.0 [Vol 6] Part B, Section 4.5.10). + * @param[out] supportedMaxTxOctets Maximum number of payload octets that the local Controller supports +for transmission of a single Link Layer packet on a data connection. + * Values: + - 0x001B ... 0x00FB + * @param[out] supportedMaxTxTime Maximum time, in microseconds, that the local Controller supports for +transmission of a single Link Layer packet on a data connection. + * Values: + - 0x0148 ... 0x4290 + * @param[out] supportedMaxRxOctets Maximum number of payload octets that the local Controller supports +for reception of a single Link Layer packet on a data connection. + * Values: + - 0x001B ... 0x00FB + * @param[out] supportedMaxRxTime Maximum time, in microseconds, that the local Controller supports for +reception of a single Link Layer packet on a data connection. + * Values: + - 0x0148 ... 0x4290 + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_read_maximum_data_length(uint16_t *supportedMaxTxOctets, + uint16_t *supportedMaxTxTime, + uint16_t *supportedMaxRxOctets, + uint16_t *supportedMaxRxTime); + +/** + * @brief The LE_Read_PHY command is used to read the current transmitter PHY and +receiver PHY on the connection identified by the Connection_Handle. see Bluetooth Specification [vol2] part E Section 7.8.47 + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param[out] TX_PHY Transmitter PHY in use + * Values: + - 0x01: The transmitter PHY for the connection is LE 1M + - 0x02: The transmitter PHY for the connection is LE 2M + - 0x03: The transmitter PHY for the connection is LE Coded (Not Supported by STM32WB) + * @param[out] RX_PHY Receiver PHY in use + * Values: + - 0x01: The receiver PHY for the connection is LE 1M + - 0x02: The receiver PHY for the connection is LE 2M + - 0x03: The receiver PHY for the connection is LE Coded (Not Supported by STM32WB) + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_read_phy(uint16_t Connection_Handle, + uint8_t *TX_PHY, + uint8_t *RX_PHY); + +/** + * @brief The LE_Set_Default_PHY command allows the Host to specify its preferred +values for the transmitter PHY and receiver PHY to be used for all subsequent +connections over the LE transport. +The ALL_PHYS parameter is a bit field that allows the Host to specify, for each +direction, whether it has no preference among the PHYs that the Controller +supports in a given direction or whether it has specified particular PHYs that it +prefers in the TX_PHYS or RX_PHYS parameter. +The TX_PHYS parameter is a bit field that indicates the transmitter PHYs that +the Host prefers the Controller to use. If the ALL_PHYS parameter specifies +that the Host has no preference, the TX_PHYS parameter is ignored; +otherwise at least one bit shall be set to 1. +The RX_PHYS parameter is a bit field that indicates the receiver PHYs that the +Host prefers the Controller to use. If the ALL_PHYS parameter specifies that +the Host has no preference, the RX_PHYS parameter is ignored; otherwise at +least one bit shall be set to 1. See Bluetooth Specification [Vol2] Part E Section 7.8.48 + * @param ALL_PHYS Host preferences for TX PHY and RX PHY + * Values: + - 0x00 ... 0x03 + * @param TX_PHYS Host preferences for TX PHY (no LE coded support) + * Values: + - 0x00 ... 0x03 + * @param RX_PHYS Host preferences for RX PHY (no LE coded support) + * Values: + - 0x00 ... 0x03 + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_set_default_phy(uint8_t ALL_PHYS, + uint8_t TX_PHYS, + uint8_t RX_PHYS); + +/** + * @brief The LE_Set_PHY command is used to set the PHY preferences for the +connection identified by the Connection_Handle. The Controller might not be +able to make the change (e.g. because the peer does not support the +requested PHY) or may decide that the current PHY is preferable. +The ALL_PHYS parameter is a bit field that allows the Host to specify, for each +direction, whether it has no preference among the PHYs that the Controller +supports in a given direction or whether it has specified particular PHYs that it +prefers in the TX_PHYS or RX_PHYS parameter. +The TX_PHYS parameter is a bit field that indicates the transmitter PHYs that +the Host prefers the Controller to use. If the ALL_PHYS parameter specifies +that the Host has no preference, the TX_PHYS parameter is ignored; +otherwise at least one bit shall be set to 1. +The RX_PHYS parameter is a bit field that indicates the receiver PHYs that the +Host prefers the Controller to use. If the ALL_PHYS parameter specifies that +the Host has no preference, the RX_PHYS parameter is ignored; otherwise at +least one bit shall be set to 1. +If, for at least one direction, the Host has specified a preference and the current +PHY is not one of those preferred, the Controller shall request a change. +Otherwise the Controller may, but need not, request a change. +The PHY preferences provided by the LE Set PHY command override those +provided via the LE Set Default PHY command (Section 7.8.48) or any +preferences previously set using the LE Set PHY command on the same +connection. +The PHY_options parameter is a bit field that allows the Host to specify options +for PHYs. The default value for a new connection shall be all zero bits. The +Controller may override any preferred coding for transmitting on the LE Coded +PHY. +The Host may specify a preferred coding even if it prefers not to use the LE +Coded transmitter PHY since the Controller may override the PHY preference. +see Bluetooth Specification v5.0 [Vol 6] Part B, Section 7.8.49 + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param ALL_PHYS Host preferences for TX PHY and RX PHY + * Values: + - 0x00 ... 0x03 + * @param TX_PHYS Host preferences for TX PHY (no LE coded support) + * Values: + - 0x00 ... 0x03 + * @param RX_PHYS Host preferences for RX PHY (no LE coded support) + * Values: + - 0x00 ... 0x03 + * @param PHY_options Not Supported by STM32WB + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_set_phy(uint16_t Connection_Handle, + uint8_t ALL_PHYS, + uint8_t TX_PHYS, + uint8_t RX_PHYS, + uint16_t PHY_options); + +/** + * @brief This command is used to start a test where the DUT receives test reference +packets at a fixed interval. The tester generates the test reference packets. +see Bluetooth Specification v5.0 [Vol 6] Part B, Section 7.8.50 + * @param RX_Frequency N = (F - 2402) / 2 +Frequency Range : 2402 MHz to 2480 MHz + * Values: + - 0x00 ... 0x27 + * @param PHY PHY to use for test packet + * Values: + - 0x00: Reserved for future use + - 0x01: Transmitter set to use the LE 1M PHY + - 0x02: Transmitter set to use the LE 2M PHY + - 0x03: Transmitter set to use the LE Coded PHY with S=8 data coding + - 0x04: Transmitter set to use the LE Coded PHY with S=2 data coding + * @param Modulation_Index Modulation index capability of the transmitter + * Values: + - 0x00: Assume transmitter will have a standard modulation index + - 0x01: Assume transmitter will have a stable modulation index + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_enhanced_receiver_test(uint8_t RX_Frequency, + uint8_t PHY, + uint8_t Modulation_Index); + +/** + * @brief This command is used to start a test where the DUT generates test reference +packets at a fixed interval. The Controller shall transmit at maximum power. +An LE Controller supporting the LE_Enhanced Transmitter_Test command +shall support Packet_Payload values 0x00, 0x01 and 0x02. An LE Controller +supporting the LE Coded PHY shall also support Packet_Payload value 0x04 (not supported by STM32WB). +An LE Controller may support other values of Packet_Payload. see Bluetooth Specification v5.0 [Vol 6] Part B, Section 7.8.51 + * @param TX_Frequency N = (F - 2402) / 2 +Frequency Range : 2402 MHz to 2480 MHz + * Values: + - 0x00 ... 0x27 + * @param Length_Of_Test_Data Length in bytes of payload data in each packet. + * Values: + - 0x00 ... 0x25 + * @param Packet_Payload Type of packet payload. + * Values: + - 0x00: Pseudo-Random bit sequence 9 + - 0x01: Pattern of alternating bits '11110000' + - 0x02: Pattern of alternating bits '10101010' + - 0x03: Pseudo-Random bit sequence 15 + - 0x04: Pattern of All '1' bits + - 0x05: Pattern of All '0' bits + - 0x06: Pattern of alternating bits '00001111' + - 0x07: Pattern of alternating bits '0101' + * @param PHY PHY to use for test packet + * Values: + - 0x00: Reserved for future use + - 0x01: Transmitter set to use the LE 1M PHY + - 0x02: Transmitter set to use the LE 2M PHY + - 0x03: Transmitter set to use the LE Coded PHY with S=8 data coding + - 0x04: Transmitter set to use the LE Coded PHY with S=2 data coding + * @retval Value indicating success or error code. +*/ +tBleStatus hci_le_enhanced_transmitter_test(uint8_t TX_Frequency, + uint8_t Length_Of_Test_Data, + uint8_t Packet_Payload, + uint8_t PHY); + +/** + * @} + */ + +#endif /* ! BLE_HCI_LE_H__ */ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c new file mode 100644 index 0000000..41cdce8 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c @@ -0,0 +1,109 @@ +/****************************************************************************** + * @file ble_l2cap_aci.c + * @author MCD Application Team + * @date 23 May 2019 + * @brief Source file for ble api STM32WB (l2cap_aci) + * Auto-generated file: do not edit! + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#include "ble_l2cap_aci.h" + +tBleStatus aci_l2cap_connection_parameter_update_req(uint16_t Connection_Handle, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Slave_latency, + uint16_t Timeout_Multiplier) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_l2cap_connection_parameter_update_req_cp0 *cp0 = (aci_l2cap_connection_parameter_update_req_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2); + index_input += 2; + cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2); + index_input += 2; + cp0->Slave_latency = htob(Slave_latency, 2); + index_input += 2; + cp0->Timeout_Multiplier = htob(Timeout_Multiplier, 2); + index_input += 2; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x181; + rq.event = 0x0F; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + +tBleStatus aci_l2cap_connection_parameter_update_resp(uint16_t Connection_Handle, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Slave_latency, + uint16_t Timeout_Multiplier, + uint16_t Minimum_CE_Length, + uint16_t Maximum_CE_Length, + uint8_t Identifier, + uint8_t Accept) +{ + struct hci_request rq; + uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN]; + aci_l2cap_connection_parameter_update_resp_cp0 *cp0 = (aci_l2cap_connection_parameter_update_resp_cp0*)(cmd_buffer); + tBleStatus status = 0; + int index_input = 0; + cp0->Connection_Handle = htob(Connection_Handle, 2); + index_input += 2; + cp0->Conn_Interval_Min = htob(Conn_Interval_Min, 2); + index_input += 2; + cp0->Conn_Interval_Max = htob(Conn_Interval_Max, 2); + index_input += 2; + cp0->Slave_latency = htob(Slave_latency, 2); + index_input += 2; + cp0->Timeout_Multiplier = htob(Timeout_Multiplier, 2); + index_input += 2; + cp0->Minimum_CE_Length = htob(Minimum_CE_Length, 2); + index_input += 2; + cp0->Maximum_CE_Length = htob(Maximum_CE_Length, 2); + index_input += 2; + cp0->Identifier = htob(Identifier, 1); + index_input += 1; + cp0->Accept = htob(Accept, 1); + index_input += 1; + Osal_MemSet(&rq, 0, sizeof(rq)); + rq.ogf = 0x3f; + rq.ocf = 0x182; + rq.cparam = cmd_buffer; + rq.clen = index_input; + rq.rparam = &status; + rq.rlen = 1; + if (hci_send_req(&rq, FALSE) < 0) + return BLE_STATUS_TIMEOUT; + if (status) + { + return status; + } + return BLE_STATUS_SUCCESS; +} + diff --git a/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.h b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.h new file mode 100644 index 0000000..7cf8ebd --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.h @@ -0,0 +1,108 @@ +/****************************************************************************** + * @file ble_l2cap_aci.h + * @author MCD Application Team + * @date 23 May 2019 + * @brief Header file for STM32WB (l2cap_aci) + * Auto-generated file: do not edit! + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#ifndef BLE_L2CAP_ACI_H__ +#define BLE_L2CAP_ACI_H__ + + +#include "ble_types.h" + +/** + * @brief Send an L2CAP connection parameter update request from the slave to the master. +An @ref aci_l2cap_connection_update_resp_event event will be raised when the master will respond to the +request (accepts or rejects). + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Conn_Interval_Min Minimum value for the connection event interval. This shall be less +than or equal to Conn_Interval_Max. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Interval_Max Maximum value for the connection event interval. This shall be +greater than or equal to Conn_Interval_Min. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Slave_latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Timeout_Multiplier Defines connection timeout parameter in the following manner: Timeout Multiplier * 10ms. + * @retval Value indicating success or error code. +*/ +tBleStatus aci_l2cap_connection_parameter_update_req(uint16_t Connection_Handle, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Slave_latency, + uint16_t Timeout_Multiplier); + +/** + * @brief Accept or reject a connection update. This command should be sent in response +to a @ref aci_l2cap_connection_update_req_event event from the controller. The accept parameter has to be +set if the connection parameters given in the event are acceptable. + * @param Connection_Handle Connection handle for which the command is given. + * Values: + - 0x0000 ... 0x0EFF + * @param Conn_Interval_Min Minimum value for the connection event interval. This shall be less +than or equal to Conn_Interval_Max. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Conn_Interval_Max Maximum value for the connection event interval. This shall be +greater than or equal to Conn_Interval_Min. +Time = N * 1.25 msec. + * Values: + - 0x0006 (7.50 ms) ... 0x0C80 (4000.00 ms) + * @param Slave_latency Slave latency for the connection in number of connection events. + * Values: + - 0x0000 ... 0x01F3 + * @param Timeout_Multiplier Defines connection timeout parameter in the following manner: Timeout Multiplier * 10ms. + * @param Minimum_CE_Length Information parameter about the minimum length of connection +needed for this LE connection. +Time = N * 0.625 msec. + * Values: + - 0x0000 (0.000 ms) ... 0xFFFF (40959.375 ms) + * @param Maximum_CE_Length Information parameter about the maximum length of connection needed +for this LE connection. +Time = N * 0.625 msec. + * Values: + - 0x0000 (0.000 ms) ... 0xFFFF (40959.375 ms) + * @param Identifier Identifier received in ACI_L2CAP_Connection_Update_Req event. + * @param Accept Specify if connection update parameters are acceptable or not. + * Values: + - 0x00: Reject + - 0x01: Accept + * @retval Value indicating success or error code. +*/ +tBleStatus aci_l2cap_connection_parameter_update_resp(uint16_t Connection_Handle, + uint16_t Conn_Interval_Min, + uint16_t Conn_Interval_Max, + uint16_t Slave_latency, + uint16_t Timeout_Multiplier, + uint16_t Minimum_CE_Length, + uint16_t Maximum_CE_Length, + uint8_t Identifier, + uint8_t Accept); + +/** + * @} + */ + +#endif /* ! BLE_L2CAP_ACI_H__ */ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_types.h b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_types.h new file mode 100644 index 0000000..46b8ecc --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/auto/ble_types.h @@ -0,0 +1,2691 @@ +/****************************************************************************** + * @file ble_types.h + * @author MCD Application Team + * @date 22 January 2020 + * @brief Auto-generated file: do not edit! + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#ifndef BLE_TYPES_H__ +#define BLE_TYPES_H__ + +#include +#include "compiler.h" +#include "ble_const.h" + +typedef uint8_t tBleStatus; + +/** Documentation for C struct Host_Nb_Of_Completed_Pkt_Pair_t */ +typedef PACKED(struct) +{ + /** Connection_Handle[i] + * Values: + - 0x0000 ... 0x0EFF + */ + uint16_t Connection_Handle; + /** The number of HCI Data Packets [i] that have been completed for the associated +Connection_Handle since the previous time the event was +returned. + * Values: + - 0x0000 ... 0xFFFF + */ + uint16_t Host_Num_Of_Completed_Packets; +} Host_Nb_Of_Completed_Pkt_Pair_t; + + +/** Documentation for C struct Whitelist_Entry_t */ +typedef PACKED(struct) +{ + /** Address type. + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + */ + uint8_t Peer_Address_Type; + /** Public Device Address or Random Device Address of the device +to be added to the white list. + */ + uint8_t Peer_Address[6]; +} Whitelist_Entry_t; + + +/** Documentation for C struct Bonded_Device_Entry_t */ +typedef PACKED(struct) +{ + /** Address type. + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + */ + uint8_t Address_Type; + /** Public Device Address or Random Device Address of the device +to be added to the white list. + */ + uint8_t Address[6]; +} Bonded_Device_Entry_t; + + +/** Documentation for C struct Whitelist_Identity_Entry_t */ +typedef PACKED(struct) +{ + /** Identity address type. + * Values: + - 0x00: Public Identity Address + - 0x01: Random (static) Identity Address + */ + uint8_t Peer_Identity_Address_Type; + /** Public or Random (static) Identity address of the peer device + */ + uint8_t Peer_Identity_Address[6]; +} Whitelist_Identity_Entry_t; + + +/** Documentation for C union Service_UUID_t */ +typedef PACKED(union) +{ + /** 16-bit UUID + */ + uint16_t Service_UUID_16; + /** 128-bit UUID + */ + uint8_t Service_UUID_128[16]; +} Service_UUID_t; + + +/** Documentation for C union Include_UUID_t */ +typedef PACKED(union) +{ + /** 16-bit UUID + */ + uint16_t Include_UUID_16; + /** 128-bit UUID + */ + uint8_t Include_UUID_128[16]; +} Include_UUID_t; + + +/** Documentation for C union Char_UUID_t */ +typedef PACKED(union) +{ + /** 16-bit UUID + */ + uint16_t Char_UUID_16; + /** 128-bit UUID + */ + uint8_t Char_UUID_128[16]; +} Char_UUID_t; + + +/** Documentation for C union Char_Desc_Uuid_t */ +typedef PACKED(union) +{ + /** 16-bit UUID + */ + uint16_t Char_UUID_16; + /** 128-bit UUID + */ + uint8_t Char_UUID_128[16]; +} Char_Desc_Uuid_t; + + +/** Documentation for C union UUID_t */ +typedef PACKED(union) +{ + /** 16-bit UUID + */ + uint16_t UUID_16; + /** 128-bit UUID + */ + uint8_t UUID_128[16]; +} UUID_t; + + +/** Documentation for C struct Handle_Entry_t */ +typedef PACKED(struct) +{ + /** The handles for which the attribute value has to be read + */ + uint16_t Handle; +} Handle_Entry_t; + + +/** Documentation for C struct Handle_Packets_Pair_Entry_t */ +typedef PACKED(struct) +{ + /** Connection handle + */ + uint16_t Connection_Handle; + /** The number of HCI Data Packets that have been completed (transmitted +or flushed) for the associated Connection_Handle since the previous time +the event was returned. + */ + uint16_t HC_Num_Of_Completed_Packets; +} Handle_Packets_Pair_Entry_t; + + +/** Documentation for C struct Attribute_Group_Handle_Pair_t */ +typedef PACKED(struct) +{ + /** Found Attribute handle + */ + uint16_t Found_Attribute_Handle; + /** Group End handle + */ + uint16_t Group_End_Handle; +} Attribute_Group_Handle_Pair_t; + + +/** Documentation for C struct Handle_Item_t */ +typedef PACKED(struct) +{ + /** + */ + uint16_t Handle; +} Handle_Item_t; + + + +/** Documentation for C struct Advertising_Report_t */ +typedef PACKED(struct) +{ + /** Type of advertising report event: +ADV_IND: Connectable undirected advertising', +ADV_DIRECT_IND: Connectable directed advertising, +ADV_SCAN_IND: Scannable undirected advertising, +ADV_NONCONN_IND: Non connectable undirected advertising, +SCAN_RSP: Scan response. + * Values: + - 0x00: ADV_IND + - 0x01: ADV_DIRECT_IND + - 0x02: ADV_SCAN_IND + - 0x03: ADV_NONCONN_IND + - 0x04: SCAN_RSP + */ + uint8_t Event_Type; + /** 0x00 Public Device Address +0x01 Random Device Address +0x02 Public Identity Address (Corresponds to Resolved Private Address) +0x03 Random (Static) Identity Address (Corresponds to Resolved Private Address) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Public Identity Address + - 0x03: Random (Static) Identity Address + */ + uint8_t Address_Type; + /** Public Device Address or Random Device Address of the device +to be connected. + */ + uint8_t Address[6]; + /** Length of the Data[i] field for each device which responded. + * Values: + - 0 ... 31 + */ + uint8_t Length_Data; + /** Length_Data[i] octets of advertising or scan response data formatted +as defined in [Vol 3] Part C, Section 8. + */ + uint8_t *Data; + /** N Size: 1 Octet (signed integer) +Units: dBm + * Values: + - 127: RSSI not available + - -127 ... 20 + */ + uint8_t RSSI; +} Advertising_Report_t; + + +/** Documentation for C struct Direct_Advertising_Report_t */ +typedef PACKED(struct) +{ + /** Advertising type + * Values: + - 0x01: Connectable directed advertising (ADV_DIRECT_IND) + */ + uint8_t Event_Type; + /** 0x00 Public Device Address +0x01 Random Device Address +0x02 Public Identity Address (Corresponds to Resolved Private Address) +0x03 Random (Static) Identity Address (Corresponds to Resolved Private Address) + * Values: + - 0x00: Public Device Address + - 0x01: Random Device Address + - 0x02: Public Identity Address + - 0x03: Random (Static) Identity Address + */ + uint8_t Address_Type; + /** Public Device Address, Random Device Address, Public Identity +Address or Random (static) Identity Address of the advertising device. + */ + uint8_t Address[6]; + /** 0x01 Random Device Address + * Values: + - 0x01: Random Device Address + */ + uint8_t Direct_Address_Type; + /** Random Device Address + */ + uint8_t Direct_Address[6]; + /** N Size: 1 Octet (signed integer) +Units: dBm + * Values: + - 127: RSSI not available + - -127 ... 20 + */ + uint8_t RSSI; +} Direct_Advertising_Report_t; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Reason; +} hci_disconnect_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_disconnect_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} hci_read_remote_version_information_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_read_remote_version_information_rp0; + +typedef PACKED(struct) +{ + uint8_t Event_Mask[8]; +} hci_set_event_mask_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_set_event_mask_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_reset_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Type; +} hci_read_transmit_power_level_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; + uint8_t Transmit_Power_Level; +} hci_read_transmit_power_level_rp0; + +typedef PACKED(struct) +{ + uint8_t Flow_Control_Enable; +} hci_set_controller_to_host_flow_control_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_set_controller_to_host_flow_control_rp0; + +typedef PACKED(struct) +{ + uint16_t Host_ACL_Data_Packet_Length; + uint8_t Host_Synchronous_Data_Packet_Length; + uint16_t Host_Total_Num_ACL_Data_Packets; + uint16_t Host_Total_Num_Synchronous_Data_Packets; +} hci_host_buffer_size_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_host_buffer_size_rp0; + +typedef PACKED(struct) +{ + uint8_t Number_Of_Handles; + Host_Nb_Of_Completed_Pkt_Pair_t Host_Nb_Of_Completed_Pkt_Pair[(BLE_CMD_MAX_PARAM_LEN - 1)/sizeof(Host_Nb_Of_Completed_Pkt_Pair_t)]; +} hci_host_number_of_completed_packets_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_host_number_of_completed_packets_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t HCI_Version; + uint16_t HCI_Revision; + uint8_t LMP_PAL_Version; + uint16_t Manufacturer_Name; + uint16_t LMP_PAL_Subversion; +} hci_read_local_version_information_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Supported_Commands[64]; +} hci_read_local_supported_commands_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t LMP_Features[8]; +} hci_read_local_supported_features_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t BD_ADDR[6]; +} hci_read_bd_addr_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} hci_read_rssi_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; + uint8_t RSSI; +} hci_read_rssi_rp0; + +typedef PACKED(struct) +{ + uint8_t LE_Event_Mask[8]; +} hci_le_set_event_mask_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_set_event_mask_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t HC_LE_ACL_Data_Packet_Length; + uint8_t HC_Total_Num_LE_ACL_Data_Packets; +} hci_le_read_buffer_size_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t LE_Features[8]; +} hci_le_read_local_supported_features_rp0; + +typedef PACKED(struct) +{ + uint8_t Random_Address[6]; +} hci_le_set_random_address_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_set_random_address_rp0; + +typedef PACKED(struct) +{ + uint16_t Advertising_Interval_Min; + uint16_t Advertising_Interval_Max; + uint8_t Advertising_Type; + uint8_t Own_Address_Type; + uint8_t Peer_Address_Type; + uint8_t Peer_Address[6]; + uint8_t Advertising_Channel_Map; + uint8_t Advertising_Filter_Policy; +} hci_le_set_advertising_parameters_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_set_advertising_parameters_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Transmit_Power_Level; +} hci_le_read_advertising_channel_tx_power_rp0; + +typedef PACKED(struct) +{ + uint8_t Advertising_Data_Length; + uint8_t Advertising_Data[31]; +} hci_le_set_advertising_data_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_set_advertising_data_rp0; + +typedef PACKED(struct) +{ + uint8_t Scan_Response_Data_Length; + uint8_t Scan_Response_Data[31]; +} hci_le_set_scan_response_data_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_set_scan_response_data_rp0; + +typedef PACKED(struct) +{ + uint8_t Advertising_Enable; +} hci_le_set_advertise_enable_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_set_advertise_enable_rp0; + +typedef PACKED(struct) +{ + uint8_t LE_Scan_Type; + uint16_t LE_Scan_Interval; + uint16_t LE_Scan_Window; + uint8_t Own_Address_Type; + uint8_t Scanning_Filter_Policy; +} hci_le_set_scan_parameters_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_set_scan_parameters_rp0; + +typedef PACKED(struct) +{ + uint8_t LE_Scan_Enable; + uint8_t Filter_Duplicates; +} hci_le_set_scan_enable_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_set_scan_enable_rp0; + +typedef PACKED(struct) +{ + uint16_t LE_Scan_Interval; + uint16_t LE_Scan_Window; + uint8_t Initiator_Filter_Policy; + uint8_t Peer_Address_Type; + uint8_t Peer_Address[6]; + uint8_t Own_Address_Type; + uint16_t Conn_Interval_Min; + uint16_t Conn_Interval_Max; + uint16_t Conn_Latency; + uint16_t Supervision_Timeout; + uint16_t Minimum_CE_Length; + uint16_t Maximum_CE_Length; +} hci_le_create_connection_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_create_connection_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_create_connection_cancel_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t White_List_Size; +} hci_le_read_white_list_size_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_clear_white_list_rp0; + +typedef PACKED(struct) +{ + uint8_t Address_Type; + uint8_t Address[6]; +} hci_le_add_device_to_white_list_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_add_device_to_white_list_rp0; + +typedef PACKED(struct) +{ + uint8_t Address_Type; + uint8_t Address[6]; +} hci_le_remove_device_from_white_list_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_remove_device_from_white_list_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Conn_Interval_Min; + uint16_t Conn_Interval_Max; + uint16_t Conn_Latency; + uint16_t Supervision_Timeout; + uint16_t Minimum_CE_Length; + uint16_t Maximum_CE_Length; +} hci_le_connection_update_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_connection_update_rp0; + +typedef PACKED(struct) +{ + uint8_t LE_Channel_Map[5]; +} hci_le_set_host_channel_classification_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_set_host_channel_classification_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} hci_le_read_channel_map_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; + uint8_t LE_Channel_Map[5]; +} hci_le_read_channel_map_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} hci_le_read_remote_features_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_read_remote_features_rp0; + +typedef PACKED(struct) +{ + uint8_t Key[16]; + uint8_t Plaintext_Data[16]; +} hci_le_encrypt_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Encrypted_Data[16]; +} hci_le_encrypt_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Random_Number[8]; +} hci_le_rand_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Random_Number[8]; + uint16_t Encrypted_Diversifier; + uint8_t Long_Term_Key[16]; +} hci_le_start_encryption_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_start_encryption_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Long_Term_Key[16]; +} hci_le_long_term_key_request_reply_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; +} hci_le_long_term_key_request_reply_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} hci_le_long_term_key_requested_negative_reply_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; +} hci_le_long_term_key_requested_negative_reply_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t LE_States[8]; +} hci_le_read_supported_states_rp0; + +typedef PACKED(struct) +{ + uint8_t RX_Frequency; +} hci_le_receiver_test_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_receiver_test_rp0; + +typedef PACKED(struct) +{ + uint8_t TX_Frequency; + uint8_t Length_Of_Test_Data; + uint8_t Packet_Payload; +} hci_le_transmitter_test_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_transmitter_test_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Number_Of_Packets; +} hci_le_test_end_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t TxOctets; + uint16_t TxTime; +} hci_le_set_data_length_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; +} hci_le_set_data_length_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t SuggestedMaxTxOctets; + uint16_t SuggestedMaxTxTime; +} hci_le_read_suggested_default_data_length_rp0; + +typedef PACKED(struct) +{ + uint16_t SuggestedMaxTxOctets; + uint16_t SuggestedMaxTxTime; +} hci_le_write_suggested_default_data_length_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_write_suggested_default_data_length_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_read_local_p256_public_key_rp0; + +typedef PACKED(struct) +{ + uint8_t Remote_P256_Public_Key[64]; +} hci_le_generate_dhkey_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_generate_dhkey_rp0; + +typedef PACKED(struct) +{ + uint8_t Peer_Identity_Address_Type; + uint8_t Peer_Identity_Address[6]; + uint8_t Peer_IRK[16]; + uint8_t Local_IRK[16]; +} hci_le_add_device_to_resolving_list_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_add_device_to_resolving_list_rp0; + +typedef PACKED(struct) +{ + uint8_t Peer_Identity_Address_Type; + uint8_t Peer_Identity_Address[6]; +} hci_le_remove_device_from_resolving_list_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_remove_device_from_resolving_list_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_clear_resolving_list_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Resolving_List_Size; +} hci_le_read_resolving_list_size_rp0; + +typedef PACKED(struct) +{ + uint8_t Peer_Identity_Address_Type; + uint8_t Peer_Identity_Address[6]; +} hci_le_read_peer_resolvable_address_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Peer_Resolvable_Address[6]; +} hci_le_read_peer_resolvable_address_rp0; + +typedef PACKED(struct) +{ + uint8_t Peer_Identity_Address_Type; + uint8_t Peer_Identity_Address[6]; +} hci_le_read_local_resolvable_address_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Local_Resolvable_Address[6]; +} hci_le_read_local_resolvable_address_rp0; + +typedef PACKED(struct) +{ + uint8_t Address_Resolution_Enable; +} hci_le_set_address_resolution_enable_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_set_address_resolution_enable_rp0; + +typedef PACKED(struct) +{ + uint16_t RPA_Timeout; +} hci_le_set_resolvable_private_address_timeout_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_set_resolvable_private_address_timeout_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t supportedMaxTxOctets; + uint16_t supportedMaxTxTime; + uint16_t supportedMaxRxOctets; + uint16_t supportedMaxRxTime; +} hci_le_read_maximum_data_length_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} hci_le_read_phy_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; + uint8_t TX_PHY; + uint8_t RX_PHY; +} hci_le_read_phy_rp0; + +typedef PACKED(struct) +{ + uint8_t ALL_PHYS; + uint8_t TX_PHYS; + uint8_t RX_PHYS; +} hci_le_set_default_phy_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_set_default_phy_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t ALL_PHYS; + uint8_t TX_PHYS; + uint8_t RX_PHYS; + uint16_t PHY_options; +} hci_le_set_phy_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_set_phy_rp0; + +typedef PACKED(struct) +{ + uint8_t RX_Frequency; + uint8_t PHY; + uint8_t Modulation_Index; +} hci_le_enhanced_receiver_test_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_enhanced_receiver_test_rp0; + +typedef PACKED(struct) +{ + uint8_t TX_Frequency; + uint8_t Length_Of_Test_Data; + uint8_t Packet_Payload; + uint8_t PHY; +} hci_le_enhanced_transmitter_test_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} hci_le_enhanced_transmitter_test_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Build_Number; +} aci_hal_get_fw_build_number_rp0; + +typedef PACKED(struct) +{ + uint8_t Offset; + uint8_t Length; + uint8_t Value[(BLE_CMD_MAX_PARAM_LEN - 2)/sizeof(uint8_t)]; +} aci_hal_write_config_data_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_hal_write_config_data_rp0; + +typedef PACKED(struct) +{ + uint8_t Offset; +} aci_hal_read_config_data_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Data_Length; + uint8_t Data[((BLE_EVT_MAX_PARAM_LEN - 3) - 2)/sizeof(uint8_t)]; +} aci_hal_read_config_data_rp0; + +typedef PACKED(struct) +{ + uint8_t En_High_Power; + uint8_t PA_Level; +} aci_hal_set_tx_power_level_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_hal_set_tx_power_level_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint32_t Number_Of_Packets; +} aci_hal_le_tx_test_packet_number_rp0; + +typedef PACKED(struct) +{ + uint8_t RF_Channel; + uint8_t Freq_offset; +} aci_hal_tone_start_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_hal_tone_start_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_hal_tone_stop_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Link_Status[8]; + uint16_t Link_Connection_Handle[16 / 2]; +} aci_hal_get_link_status_rp0; + +typedef PACKED(struct) +{ + uint16_t Radio_Activity_Mask; +} aci_hal_set_radio_activity_mask_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_hal_set_radio_activity_mask_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint32_t Anchor_Period; + uint32_t Max_Free_Slot; +} aci_hal_get_anchor_period_rp0; + +typedef PACKED(struct) +{ + uint32_t Event_Mask; +} aci_hal_set_event_mask_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_hal_set_event_mask_rp0; + +typedef PACKED(struct) +{ + uint32_t SMP_Config; +} aci_hal_set_smp_eng_config_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_hal_set_smp_eng_config_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Allocated_For_TX; + uint8_t Allocated_For_RX; + uint8_t Allocated_MBlocks; +} aci_hal_get_pm_debug_info_rp0; + +typedef PACKED(struct) +{ + uint8_t Register_Address; +} aci_hal_read_radio_reg_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t reg_val; +} aci_hal_read_radio_reg_rp0; + +typedef PACKED(struct) +{ + uint8_t Register_Address; + uint8_t Register_Value; +} aci_hal_write_radio_reg_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_hal_write_radio_reg_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Value[3]; +} aci_hal_read_raw_rssi_rp0; + +typedef PACKED(struct) +{ + uint8_t RF_Channel; +} aci_hal_rx_start_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_hal_rx_start_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_hal_rx_stop_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_hal_stack_reset_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_set_non_discoverable_rp0; + +typedef PACKED(struct) +{ + uint8_t Advertising_Type; + uint16_t Advertising_Interval_Min; + uint16_t Advertising_Interval_Max; + uint8_t Own_Address_Type; + uint8_t Advertising_Filter_Policy; + uint8_t Local_Name_Length; + uint8_t Local_Name[(BLE_CMD_MAX_PARAM_LEN - 8)/sizeof(uint8_t)]; +} aci_gap_set_limited_discoverable_cp0; + +typedef PACKED(struct) +{ + uint8_t Service_Uuid_length; + uint8_t Service_Uuid_List[(BLE_CMD_MAX_PARAM_LEN - 1)/sizeof(uint8_t)]; +} aci_gap_set_limited_discoverable_cp1; + +typedef PACKED(struct) +{ + uint16_t Slave_Conn_Interval_Min; + uint16_t Slave_Conn_Interval_Max; +} aci_gap_set_limited_discoverable_cp2; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_set_limited_discoverable_rp0; + +typedef PACKED(struct) +{ + uint8_t Advertising_Type; + uint16_t Advertising_Interval_Min; + uint16_t Advertising_Interval_Max; + uint8_t Own_Address_Type; + uint8_t Advertising_Filter_Policy; + uint8_t Local_Name_Length; + uint8_t Local_Name[(BLE_CMD_MAX_PARAM_LEN - 8)/sizeof(uint8_t)]; +} aci_gap_set_discoverable_cp0; + +typedef PACKED(struct) +{ + uint8_t Service_Uuid_length; + uint8_t Service_Uuid_List[(BLE_CMD_MAX_PARAM_LEN - 1)/sizeof(uint8_t)]; +} aci_gap_set_discoverable_cp1; + +typedef PACKED(struct) +{ + uint16_t Slave_Conn_Interval_Min; + uint16_t Slave_Conn_Interval_Max; +} aci_gap_set_discoverable_cp2; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_set_discoverable_rp0; + +typedef PACKED(struct) +{ + uint8_t Own_Address_Type; + uint8_t Directed_Advertising_Type; + uint8_t Direct_Address_Type; + uint8_t Direct_Address[6]; + uint16_t Advertising_Interval_Min; + uint16_t Advertising_Interval_Max; +} aci_gap_set_direct_connectable_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_set_direct_connectable_rp0; + +typedef PACKED(struct) +{ + uint8_t IO_Capability; +} aci_gap_set_io_capability_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_set_io_capability_rp0; + +typedef PACKED(struct) +{ + uint8_t Bonding_Mode; + uint8_t MITM_Mode; + uint8_t SC_Support; + uint8_t KeyPress_Notification_Support; + uint8_t Min_Encryption_Key_Size; + uint8_t Max_Encryption_Key_Size; + uint8_t Use_Fixed_Pin; + uint32_t Fixed_Pin; + uint8_t Identity_Address_Type; +} aci_gap_set_authentication_requirement_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_set_authentication_requirement_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Authorization_Enable; +} aci_gap_set_authorization_requirement_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_set_authorization_requirement_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint32_t Pass_Key; +} aci_gap_pass_key_resp_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_pass_key_resp_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Authorize; +} aci_gap_authorization_resp_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_authorization_resp_rp0; + +typedef PACKED(struct) +{ + uint8_t Role; + uint8_t privacy_enabled; + uint8_t device_name_char_len; +} aci_gap_init_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Service_Handle; + uint16_t Dev_Name_Char_Handle; + uint16_t Appearance_Char_Handle; +} aci_gap_init_rp0; + +typedef PACKED(struct) +{ + uint8_t Advertising_Event_Type; + uint8_t Own_Address_Type; +} aci_gap_set_non_connectable_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_set_non_connectable_rp0; + +typedef PACKED(struct) +{ + uint16_t Advertising_Interval_Min; + uint16_t Advertising_Interval_Max; + uint8_t Own_Address_Type; + uint8_t Adv_Filter_Policy; +} aci_gap_set_undirected_connectable_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_set_undirected_connectable_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} aci_gap_slave_security_req_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_slave_security_req_rp0; + +typedef PACKED(struct) +{ + uint8_t AdvDataLen; + uint8_t AdvData[(BLE_CMD_MAX_PARAM_LEN - 1)/sizeof(uint8_t)]; +} aci_gap_update_adv_data_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_update_adv_data_rp0; + +typedef PACKED(struct) +{ + uint8_t ADType; +} aci_gap_delete_ad_type_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_delete_ad_type_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} aci_gap_get_security_level_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Security_Mode; + uint8_t Security_Level; +} aci_gap_get_security_level_rp0; + +typedef PACKED(struct) +{ + uint16_t GAP_Evt_Mask; +} aci_gap_set_event_mask_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_set_event_mask_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_configure_whitelist_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Reason; +} aci_gap_terminate_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_terminate_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_clear_security_db_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} aci_gap_allow_rebond_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_allow_rebond_rp0; + +typedef PACKED(struct) +{ + uint16_t LE_Scan_Interval; + uint16_t LE_Scan_Window; + uint8_t Own_Address_Type; + uint8_t Filter_Duplicates; +} aci_gap_start_limited_discovery_proc_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_start_limited_discovery_proc_rp0; + +typedef PACKED(struct) +{ + uint16_t LE_Scan_Interval; + uint16_t LE_Scan_Window; + uint8_t Own_Address_Type; + uint8_t Filter_Duplicates; +} aci_gap_start_general_discovery_proc_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_start_general_discovery_proc_rp0; + +typedef PACKED(struct) +{ + uint16_t LE_Scan_Interval; + uint16_t LE_Scan_Window; + uint8_t Peer_Address_Type; + uint8_t Peer_Address[6]; + uint8_t Own_Address_Type; + uint16_t Conn_Interval_Min; + uint16_t Conn_Interval_Max; + uint16_t Conn_Latency; + uint16_t Supervision_Timeout; + uint16_t Minimum_CE_Length; + uint16_t Maximum_CE_Length; +} aci_gap_start_name_discovery_proc_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_start_name_discovery_proc_rp0; + +typedef PACKED(struct) +{ + uint16_t LE_Scan_Interval; + uint16_t LE_Scan_Window; + uint8_t Own_Address_Type; + uint16_t Conn_Interval_Min; + uint16_t Conn_Interval_Max; + uint16_t Conn_Latency; + uint16_t Supervision_Timeout; + uint16_t Minimum_CE_Length; + uint16_t Maximum_CE_Length; + uint8_t Num_of_Whitelist_Entries; + Whitelist_Entry_t Whitelist_Entry[(BLE_CMD_MAX_PARAM_LEN - 18)/sizeof(Whitelist_Entry_t)]; +} aci_gap_start_auto_connection_establish_proc_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_start_auto_connection_establish_proc_rp0; + +typedef PACKED(struct) +{ + uint8_t LE_Scan_Type; + uint16_t LE_Scan_Interval; + uint16_t LE_Scan_Window; + uint8_t Own_Address_Type; + uint8_t Scanning_Filter_Policy; + uint8_t Filter_Duplicates; +} aci_gap_start_general_connection_establish_proc_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_start_general_connection_establish_proc_rp0; + +typedef PACKED(struct) +{ + uint8_t LE_Scan_Type; + uint16_t LE_Scan_Interval; + uint16_t LE_Scan_Window; + uint8_t Own_Address_Type; + uint8_t Scanning_Filter_Policy; + uint8_t Filter_Duplicates; + uint8_t Num_of_Whitelist_Entries; + Whitelist_Entry_t Whitelist_Entry[(BLE_CMD_MAX_PARAM_LEN - 9)/sizeof(Whitelist_Entry_t)]; +} aci_gap_start_selective_connection_establish_proc_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_start_selective_connection_establish_proc_rp0; + +typedef PACKED(struct) +{ + uint16_t LE_Scan_Interval; + uint16_t LE_Scan_Window; + uint8_t Peer_Address_Type; + uint8_t Peer_Address[6]; + uint8_t Own_Address_Type; + uint16_t Conn_Interval_Min; + uint16_t Conn_Interval_Max; + uint16_t Conn_Latency; + uint16_t Supervision_Timeout; + uint16_t Minimum_CE_Length; + uint16_t Maximum_CE_Length; +} aci_gap_create_connection_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_create_connection_rp0; + +typedef PACKED(struct) +{ + uint8_t Procedure_Code; +} aci_gap_terminate_gap_proc_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_terminate_gap_proc_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Conn_Interval_Min; + uint16_t Conn_Interval_Max; + uint16_t Conn_Latency; + uint16_t Supervision_Timeout; + uint16_t Minimum_CE_Length; + uint16_t Maximum_CE_Length; +} aci_gap_start_connection_update_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_start_connection_update_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Force_Rebond; +} aci_gap_send_pairing_req_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_send_pairing_req_rp0; + +typedef PACKED(struct) +{ + uint8_t Address[6]; +} aci_gap_resolve_private_addr_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Actual_Address[6]; +} aci_gap_resolve_private_addr_rp0; + +typedef PACKED(struct) +{ + uint16_t Advertising_Interval_Min; + uint16_t Advertising_Interval_Max; + uint8_t Advertising_Type; + uint8_t Own_Address_Type; + uint8_t Adv_Data_Length; + uint8_t Adv_Data[(BLE_CMD_MAX_PARAM_LEN - 7)/sizeof(uint8_t)]; +} aci_gap_set_broadcast_mode_cp0; + +typedef PACKED(struct) +{ + uint8_t Num_of_Whitelist_Entries; + Whitelist_Entry_t Whitelist_Entry[(BLE_CMD_MAX_PARAM_LEN - 1)/sizeof(Whitelist_Entry_t)]; +} aci_gap_set_broadcast_mode_cp1; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_set_broadcast_mode_rp0; + +typedef PACKED(struct) +{ + uint16_t LE_Scan_Interval; + uint16_t LE_Scan_Window; + uint8_t LE_Scan_Type; + uint8_t Own_Address_Type; + uint8_t Filter_Duplicates; + uint8_t Scanning_Filter_Policy; +} aci_gap_start_observation_proc_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_start_observation_proc_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Num_of_Addresses; + Bonded_Device_Entry_t Bonded_Device_Entry[((BLE_EVT_MAX_PARAM_LEN - 3) - 2)/sizeof(Bonded_Device_Entry_t)]; +} aci_gap_get_bonded_devices_rp0; + +typedef PACKED(struct) +{ + uint8_t Peer_Address_Type; + uint8_t Peer_Address[6]; +} aci_gap_is_device_bonded_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_is_device_bonded_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Confirm_Yes_No; +} aci_gap_numeric_comparison_value_confirm_yesno_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_numeric_comparison_value_confirm_yesno_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Input_Type; +} aci_gap_passkey_input_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_passkey_input_rp0; + +typedef PACKED(struct) +{ + uint8_t OOB_Data_Type; +} aci_gap_get_oob_data_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Address_Type; + uint8_t Address[6]; + uint8_t OOB_Data_Type; + uint8_t OOB_Data_Len; + uint8_t OOB_Data[16]; +} aci_gap_get_oob_data_rp0; + +typedef PACKED(struct) +{ + uint8_t Device_Type; + uint8_t Address_Type; + uint8_t Address[6]; + uint8_t OOB_Data_Type; + uint8_t OOB_Data_Len; + uint8_t OOB_Data[16]; +} aci_gap_set_oob_data_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_set_oob_data_rp0; + +typedef PACKED(struct) +{ + uint8_t Num_of_Resolving_list_Entries; + Whitelist_Identity_Entry_t Whitelist_Identity_Entry[(BLE_CMD_MAX_PARAM_LEN - 1)/sizeof(Whitelist_Identity_Entry_t)]; +} aci_gap_add_devices_to_resolving_list_cp0; + +typedef PACKED(struct) +{ + uint8_t Clear_Resolving_List; +} aci_gap_add_devices_to_resolving_list_cp1; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_add_devices_to_resolving_list_rp0; + +typedef PACKED(struct) +{ + uint8_t Peer_Identity_Address_Type; + uint8_t Peer_Identity_Address[6]; +} aci_gap_remove_bonded_device_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gap_remove_bonded_device_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_init_rp0; + +typedef PACKED(struct) +{ + uint8_t Service_UUID_Type; + Service_UUID_t Service_UUID; +} aci_gatt_add_service_cp0; + +typedef PACKED(struct) +{ + uint8_t Service_Type; + uint8_t Max_Attribute_Records; +} aci_gatt_add_service_cp1; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Service_Handle; +} aci_gatt_add_service_rp0; + +typedef PACKED(struct) +{ + uint16_t Service_Handle; + uint16_t Include_Start_Handle; + uint16_t Include_End_Handle; + uint8_t Include_UUID_Type; + Include_UUID_t Include_UUID; +} aci_gatt_include_service_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Include_Handle; +} aci_gatt_include_service_rp0; + +typedef PACKED(struct) +{ + uint16_t Service_Handle; + uint8_t Char_UUID_Type; + Char_UUID_t Char_UUID; +} aci_gatt_add_char_cp0; + +typedef PACKED(struct) +{ + uint16_t Char_Value_Length; + uint8_t Char_Properties; + uint8_t Security_Permissions; + uint8_t GATT_Evt_Mask; + uint8_t Enc_Key_Size; + uint8_t Is_Variable; +} aci_gatt_add_char_cp1; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Char_Handle; +} aci_gatt_add_char_rp0; + +typedef PACKED(struct) +{ + uint16_t Service_Handle; + uint16_t Char_Handle; + uint8_t Char_Desc_Uuid_Type; + Char_Desc_Uuid_t Char_Desc_Uuid; +} aci_gatt_add_char_desc_cp0; + +typedef PACKED(struct) +{ + uint8_t Char_Desc_Value_Max_Len; + uint8_t Char_Desc_Value_Length; + uint8_t Char_Desc_Value[(BLE_CMD_MAX_PARAM_LEN - 2)/sizeof(uint8_t)]; +} aci_gatt_add_char_desc_cp1; + +typedef PACKED(struct) +{ + uint8_t Security_Permissions; + uint8_t Access_Permissions; + uint8_t GATT_Evt_Mask; + uint8_t Enc_Key_Size; + uint8_t Is_Variable; +} aci_gatt_add_char_desc_cp2; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Char_Desc_Handle; +} aci_gatt_add_char_desc_rp0; + +typedef PACKED(struct) +{ + uint16_t Service_Handle; + uint16_t Char_Handle; + uint8_t Val_Offset; + uint8_t Char_Value_Length; + uint8_t Char_Value[(BLE_CMD_MAX_PARAM_LEN - 6)/sizeof(uint8_t)]; +} aci_gatt_update_char_value_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_update_char_value_rp0; + +typedef PACKED(struct) +{ + uint16_t Serv_Handle; + uint16_t Char_Handle; +} aci_gatt_del_char_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_del_char_rp0; + +typedef PACKED(struct) +{ + uint16_t Serv_Handle; +} aci_gatt_del_service_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_del_service_rp0; + +typedef PACKED(struct) +{ + uint16_t Serv_Handle; + uint16_t Include_Handle; +} aci_gatt_del_include_service_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_del_include_service_rp0; + +typedef PACKED(struct) +{ + uint32_t GATT_Evt_Mask; +} aci_gatt_set_event_mask_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_set_event_mask_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} aci_gatt_exchange_config_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_exchange_config_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Start_Handle; + uint16_t End_Handle; +} aci_att_find_info_req_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_att_find_info_req_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Start_Handle; + uint16_t End_Handle; + uint16_t UUID; + uint8_t Attribute_Val_Length; + uint8_t Attribute_Val[(BLE_CMD_MAX_PARAM_LEN - 9)/sizeof(uint8_t)]; +} aci_att_find_by_type_value_req_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_att_find_by_type_value_req_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Start_Handle; + uint16_t End_Handle; + uint8_t UUID_Type; + UUID_t UUID; +} aci_att_read_by_type_req_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_att_read_by_type_req_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Start_Handle; + uint16_t End_Handle; + uint8_t UUID_Type; + UUID_t UUID; +} aci_att_read_by_group_type_req_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_att_read_by_group_type_req_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attr_Handle; + uint16_t Val_Offset; + uint8_t Attribute_Val_Length; + uint8_t Attribute_Val[(BLE_CMD_MAX_PARAM_LEN - 7)/sizeof(uint8_t)]; +} aci_att_prepare_write_req_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_att_prepare_write_req_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Execute; +} aci_att_execute_write_req_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_att_execute_write_req_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} aci_gatt_disc_all_primary_services_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_disc_all_primary_services_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t UUID_Type; + UUID_t UUID; +} aci_gatt_disc_primary_service_by_uuid_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_disc_primary_service_by_uuid_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Start_Handle; + uint16_t End_Handle; +} aci_gatt_find_included_services_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_find_included_services_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Start_Handle; + uint16_t End_Handle; +} aci_gatt_disc_all_char_of_service_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_disc_all_char_of_service_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Start_Handle; + uint16_t End_Handle; + uint8_t UUID_Type; + UUID_t UUID; +} aci_gatt_disc_char_by_uuid_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_disc_char_by_uuid_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Char_Handle; + uint16_t End_Handle; +} aci_gatt_disc_all_char_desc_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_disc_all_char_desc_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attr_Handle; +} aci_gatt_read_char_value_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_read_char_value_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Start_Handle; + uint16_t End_Handle; + uint8_t UUID_Type; + UUID_t UUID; +} aci_gatt_read_using_char_uuid_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_read_using_char_uuid_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attr_Handle; + uint16_t Val_Offset; +} aci_gatt_read_long_char_value_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_read_long_char_value_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Number_of_Handles; + Handle_Entry_t Handle_Entry[(BLE_CMD_MAX_PARAM_LEN - 3)/sizeof(Handle_Entry_t)]; +} aci_gatt_read_multiple_char_value_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_read_multiple_char_value_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attr_Handle; + uint8_t Attribute_Val_Length; + uint8_t Attribute_Val[(BLE_CMD_MAX_PARAM_LEN - 5)/sizeof(uint8_t)]; +} aci_gatt_write_char_value_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_write_char_value_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attr_Handle; + uint16_t Val_Offset; + uint8_t Attribute_Val_Length; + uint8_t Attribute_Val[(BLE_CMD_MAX_PARAM_LEN - 7)/sizeof(uint8_t)]; +} aci_gatt_write_long_char_value_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_write_long_char_value_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attr_Handle; + uint16_t Val_Offset; + uint8_t Attribute_Val_Length; + uint8_t Attribute_Val[(BLE_CMD_MAX_PARAM_LEN - 7)/sizeof(uint8_t)]; +} aci_gatt_write_char_reliable_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_write_char_reliable_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attr_Handle; + uint16_t Val_Offset; + uint8_t Attribute_Val_Length; + uint8_t Attribute_Val[(BLE_CMD_MAX_PARAM_LEN - 7)/sizeof(uint8_t)]; +} aci_gatt_write_long_char_desc_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_write_long_char_desc_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attr_Handle; + uint16_t Val_Offset; +} aci_gatt_read_long_char_desc_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_read_long_char_desc_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attr_Handle; + uint8_t Attribute_Val_Length; + uint8_t Attribute_Val[(BLE_CMD_MAX_PARAM_LEN - 5)/sizeof(uint8_t)]; +} aci_gatt_write_char_desc_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_write_char_desc_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attr_Handle; +} aci_gatt_read_char_desc_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_read_char_desc_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attr_Handle; + uint8_t Attribute_Val_Length; + uint8_t Attribute_Val[(BLE_CMD_MAX_PARAM_LEN - 5)/sizeof(uint8_t)]; +} aci_gatt_write_without_resp_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_write_without_resp_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attr_Handle; + uint8_t Attribute_Val_Length; + uint8_t Attribute_Val[(BLE_CMD_MAX_PARAM_LEN - 5)/sizeof(uint8_t)]; +} aci_gatt_signed_write_without_resp_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_signed_write_without_resp_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} aci_gatt_confirm_indication_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_confirm_indication_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attr_Handle; + uint8_t Write_status; + uint8_t Error_Code; + uint8_t Attribute_Val_Length; + uint8_t Attribute_Val[(BLE_CMD_MAX_PARAM_LEN - 7)/sizeof(uint8_t)]; +} aci_gatt_write_resp_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_write_resp_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} aci_gatt_allow_read_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_allow_read_rp0; + +typedef PACKED(struct) +{ + uint16_t Serv_Handle; + uint16_t Attr_Handle; + uint8_t Security_Permissions; +} aci_gatt_set_security_permission_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_set_security_permission_rp0; + +typedef PACKED(struct) +{ + uint16_t Serv_Handle; + uint16_t Char_Handle; + uint16_t Char_Desc_Handle; + uint16_t Val_Offset; + uint8_t Char_Desc_Value_Length; + uint8_t Char_Desc_Value[(BLE_CMD_MAX_PARAM_LEN - 9)/sizeof(uint8_t)]; +} aci_gatt_set_desc_value_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_set_desc_value_rp0; + +typedef PACKED(struct) +{ + uint16_t Attr_Handle; + uint16_t Offset; + uint16_t Value_Length_Requested; +} aci_gatt_read_handle_value_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Length; + uint16_t Value_Length; + uint8_t Value[((BLE_EVT_MAX_PARAM_LEN - 3) - 5)/sizeof(uint8_t)]; +} aci_gatt_read_handle_value_rp0; + +typedef PACKED(struct) +{ + uint16_t Conn_Handle_To_Notify; + uint16_t Service_Handle; + uint16_t Char_Handle; + uint8_t Update_Type; + uint16_t Char_Length; + uint16_t Value_Offset; + uint8_t Value_Length; + uint8_t Value[(BLE_CMD_MAX_PARAM_LEN - 12)/sizeof(uint8_t)]; +} aci_gatt_update_char_value_ext_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_update_char_value_ext_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Error_Code; +} aci_gatt_deny_read_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_deny_read_rp0; + +typedef PACKED(struct) +{ + uint16_t Serv_Handle; + uint16_t Attr_Handle; + uint8_t Access_Permissions; +} aci_gatt_set_access_permission_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_gatt_set_access_permission_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Conn_Interval_Min; + uint16_t Conn_Interval_Max; + uint16_t Slave_latency; + uint16_t Timeout_Multiplier; +} aci_l2cap_connection_parameter_update_req_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_l2cap_connection_parameter_update_req_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Conn_Interval_Min; + uint16_t Conn_Interval_Max; + uint16_t Slave_latency; + uint16_t Timeout_Multiplier; + uint16_t Minimum_CE_Length; + uint16_t Maximum_CE_Length; + uint8_t Identifier; + uint8_t Accept; +} aci_l2cap_connection_parameter_update_resp_cp0; + +typedef PACKED(struct) +{ + uint8_t Status; +} aci_l2cap_connection_parameter_update_resp_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; + uint8_t Reason; +} hci_disconnection_complete_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; + uint8_t Encryption_Enabled; +} hci_encryption_change_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; + uint8_t Version; + uint16_t Manufacturer_Name; + uint16_t Subversion; +} hci_read_remote_version_information_complete_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Hardware_Code; +} hci_hardware_error_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Number_of_Handles; + Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[(BLE_EVT_MAX_PARAM_LEN - 1)/sizeof(Handle_Packets_Pair_Entry_t)]; +} hci_number_of_completed_packets_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Link_Type; +} hci_data_buffer_overflow_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; +} hci_encryption_key_refresh_complete_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Last_State; + uint8_t Next_State; + uint32_t Next_State_SysTime; +} aci_hal_end_of_radio_activity_event_rp0; + +typedef PACKED(struct) +{ + uint8_t RSSI; + uint8_t Peer_Address_Type; + uint8_t Peer_Address[6]; +} aci_hal_scan_req_report_event_rp0; + +typedef PACKED(struct) +{ + uint8_t FW_Error_Type; + uint8_t Data_Length; + uint8_t Data[((BLE_EVT_MAX_PARAM_LEN - 2) - 2)/sizeof(uint8_t)]; +} aci_hal_fw_error_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Status; + uint8_t Reason; +} aci_gap_pairing_complete_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} aci_gap_pass_key_req_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} aci_gap_authorization_req_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Procedure_Code; + uint8_t Status; + uint8_t Data_Length; + uint8_t Data[((BLE_EVT_MAX_PARAM_LEN - 2) - 3)/sizeof(uint8_t)]; +} aci_gap_proc_complete_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} aci_gap_addr_not_resolved_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint32_t Numeric_Value; +} aci_gap_numeric_comparison_value_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Notification_Type; +} aci_gap_keypress_notification_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Result; +} aci_l2cap_connection_update_resp_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Data_Length; + uint8_t Data[((BLE_EVT_MAX_PARAM_LEN - 2) - 3)/sizeof(uint8_t)]; +} aci_l2cap_proc_timeout_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Identifier; + uint16_t L2CAP_Length; + uint16_t Interval_Min; + uint16_t Interval_Max; + uint16_t Slave_Latency; + uint16_t Timeout_Multiplier; +} aci_l2cap_connection_update_req_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Identifier; + uint16_t Reason; + uint8_t Data_Length; + uint8_t Data[((BLE_EVT_MAX_PARAM_LEN - 2) - 6)/sizeof(uint8_t)]; +} aci_l2cap_command_reject_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attr_Handle; + uint16_t Offset; + uint16_t Attr_Data_Length; + uint8_t Attr_Data[((BLE_EVT_MAX_PARAM_LEN - 2) - 8)/sizeof(uint8_t)]; +} aci_gatt_attribute_modified_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} aci_gatt_proc_timeout_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Server_RX_MTU; +} aci_att_exchange_mtu_resp_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Format; + uint8_t Event_Data_Length; + uint8_t Handle_UUID_Pair[((BLE_EVT_MAX_PARAM_LEN - 2) - 4)/sizeof(uint8_t)]; +} aci_att_find_info_resp_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Num_of_Handle_Pair; + Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[((BLE_EVT_MAX_PARAM_LEN - 2) - 3)/sizeof(Attribute_Group_Handle_Pair_t)]; +} aci_att_find_by_type_value_resp_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Handle_Value_Pair_Length; + uint8_t Data_Length; + uint8_t Handle_Value_Pair_Data[((BLE_EVT_MAX_PARAM_LEN - 2) - 4)/sizeof(uint8_t)]; +} aci_att_read_by_type_resp_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Event_Data_Length; + uint8_t Attribute_Value[((BLE_EVT_MAX_PARAM_LEN - 2) - 3)/sizeof(uint8_t)]; +} aci_att_read_resp_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Event_Data_Length; + uint8_t Attribute_Value[((BLE_EVT_MAX_PARAM_LEN - 2) - 3)/sizeof(uint8_t)]; +} aci_att_read_blob_resp_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Event_Data_Length; + uint8_t Set_Of_Values[((BLE_EVT_MAX_PARAM_LEN - 2) - 3)/sizeof(uint8_t)]; +} aci_att_read_multiple_resp_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Attribute_Data_Length; + uint8_t Data_Length; + uint8_t Attribute_Data_List[((BLE_EVT_MAX_PARAM_LEN - 2) - 4)/sizeof(uint8_t)]; +} aci_att_read_by_group_type_resp_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attribute_Handle; + uint16_t Offset; + uint8_t Part_Attribute_Value_Length; + uint8_t Part_Attribute_Value[((BLE_EVT_MAX_PARAM_LEN - 2) - 7)/sizeof(uint8_t)]; +} aci_att_prepare_write_resp_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} aci_att_exec_write_resp_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attribute_Handle; + uint8_t Attribute_Value_Length; + uint8_t Attribute_Value[((BLE_EVT_MAX_PARAM_LEN - 2) - 5)/sizeof(uint8_t)]; +} aci_gatt_indication_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attribute_Handle; + uint8_t Attribute_Value_Length; + uint8_t Attribute_Value[((BLE_EVT_MAX_PARAM_LEN - 2) - 5)/sizeof(uint8_t)]; +} aci_gatt_notification_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Error_Code; +} aci_gatt_proc_complete_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Req_Opcode; + uint16_t Attribute_Handle; + uint8_t Error_Code; +} aci_gatt_error_resp_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attribute_Handle; + uint8_t Attribute_Value_Length; + uint8_t Attribute_Value[((BLE_EVT_MAX_PARAM_LEN - 2) - 5)/sizeof(uint8_t)]; +} aci_gatt_disc_read_char_by_uuid_resp_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attribute_Handle; + uint8_t Data_Length; + uint8_t Data[((BLE_EVT_MAX_PARAM_LEN - 2) - 5)/sizeof(uint8_t)]; +} aci_gatt_write_permit_req_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attribute_Handle; + uint16_t Offset; +} aci_gatt_read_permit_req_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Number_of_Handles; + Handle_Item_t Handle_Item[((BLE_EVT_MAX_PARAM_LEN - 2) - 3)/sizeof(Handle_Item_t)]; +} aci_gatt_read_multi_permit_req_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Available_Buffers; +} aci_gatt_tx_pool_available_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; +} aci_gatt_server_confirmation_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attribute_Handle; + uint16_t Offset; + uint8_t Data_Length; + uint8_t Data[((BLE_EVT_MAX_PARAM_LEN - 2) - 7)/sizeof(uint8_t)]; +} aci_gatt_prepare_write_permit_req_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Offset; + uint16_t Event_Data_Length; + uint8_t Attribute_Value[((BLE_EVT_MAX_PARAM_LEN - 2) - 6)/sizeof(uint8_t)]; +} aci_gatt_read_ext_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attribute_Handle; + uint16_t Offset; + uint16_t Attribute_Value_Length; + uint8_t Attribute_Value[((BLE_EVT_MAX_PARAM_LEN - 2) - 8)/sizeof(uint8_t)]; +} aci_gatt_indication_ext_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t Attribute_Handle; + uint16_t Offset; + uint16_t Attribute_Value_Length; + uint8_t Attribute_Value[((BLE_EVT_MAX_PARAM_LEN - 2) - 8)/sizeof(uint8_t)]; +} aci_gatt_notification_ext_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; + uint8_t Role; + uint8_t Peer_Address_Type; + uint8_t Peer_Address[6]; + uint16_t Conn_Interval; + uint16_t Conn_Latency; + uint16_t Supervision_Timeout; + uint8_t Master_Clock_Accuracy; +} hci_le_connection_complete_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Num_Reports; + Advertising_Report_t Advertising_Report[((BLE_EVT_MAX_PARAM_LEN - 1) - 1)/sizeof(Advertising_Report_t)]; +} hci_le_advertising_report_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; + uint16_t Conn_Interval; + uint16_t Conn_Latency; + uint16_t Supervision_Timeout; +} hci_le_connection_update_complete_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; + uint8_t LE_Features[8]; +} hci_le_read_remote_features_complete_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint8_t Random_Number[8]; + uint16_t Encrypted_Diversifier; +} hci_le_long_term_key_request_event_rp0; + +typedef PACKED(struct) +{ + uint16_t Connection_Handle; + uint16_t MaxTxOctets; + uint16_t MaxTxTime; + uint16_t MaxRxOctets; + uint16_t MaxRxTime; +} hci_le_data_length_change_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t Local_P256_Public_Key[64]; +} hci_le_read_local_p256_public_key_complete_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint8_t DHKey[32]; +} hci_le_generate_dhkey_complete_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; + uint8_t Role; + uint8_t Peer_Address_Type; + uint8_t Peer_Address[6]; + uint8_t Local_Resolvable_Private_Address[6]; + uint8_t Peer_Resolvable_Private_Address[6]; + uint16_t Conn_Interval; + uint16_t Conn_Latency; + uint16_t Supervision_Timeout; + uint8_t Master_Clock_Accuracy; +} hci_le_enhanced_connection_complete_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Num_Reports; + Direct_Advertising_Report_t Direct_Advertising_Report[((BLE_EVT_MAX_PARAM_LEN - 1) - 1)/sizeof(Direct_Advertising_Report_t)]; +} hci_le_direct_advertising_report_event_rp0; + +typedef PACKED(struct) +{ + uint8_t Status; + uint16_t Connection_Handle; + uint8_t TX_PHY; + uint8_t RX_PHY; +} hci_le_phy_update_complete_event_rp0; + + +#endif /* ! BLE_TYPES_H__ */ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/ble_bufsize.h b/Middlewares/ST/STM32_WPAN/ble/core/ble_bufsize.h new file mode 100644 index 0000000..53fac68 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/ble_bufsize.h @@ -0,0 +1,161 @@ +/***************************************************************************** + * @file ble_bufsize.h + * @author MCD Application Team + * @brief Definition of BLE stack buffers size + ***************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ***************************************************************************** + */ + +#ifndef BLE_BUFSIZE_H__ +#define BLE_BUFSIZE_H__ + + +/* + * BLE_DEFAULT_ATT_MTU: minimum MTU value that GATT must support. + */ +#define BLE_DEFAULT_ATT_MTU 23 + +/* + * BLE_DEFAULT_MAX_ATT_MTU: maximum supported ATT MTU size. + */ +#define BLE_DEFAULT_MAX_ATT_MTU 158 + +/* + * BLE_DEFAULT_MAX_ATT_SIZE: maximum attribute size. + */ +#define BLE_DEFAULT_MAX_ATT_SIZE 512 + +/* + * BLE_PREP_WRITE_X_ATT: compute how many Prepare Write Request are needed to + * write a characteristic with size 'max_att' when the used ATT_MTU value is + * equal to BLE_DEFAULT_ATT_MTU (23). + */ +#define BLE_PREP_WRITE_X_ATT(max_att) \ + (DIVC(max_att, BLE_DEFAULT_ATT_MTU - 5) * 2) + +/* + * BLE_DEFAULT_PREP_WRITE_LIST_SIZE: default minimum Prepare Write List size. + */ +#define BLE_DEFAULT_PREP_WRITE_LIST_SIZE \ + BLE_PREP_WRITE_X_ATT(BLE_DEFAULT_MAX_ATT_SIZE) + +/* + * BLE_MEM_BLOCK_X_MTU: compute how many memory blocks are needed to compose + * an ATT packet with ATT_MTU=mtu. + */ +#define BLE_MEM_BLOCK_SIZE 32 + +#define BLE_MEM_BLOCK_X_TX(mtu) \ + (DIVC((mtu) + 4U, BLE_MEM_BLOCK_SIZE) + 1U) + +#define BLE_MEM_BLOCK_X_RX(mtu, n_link) \ + ((DIVC((mtu) + 4U, BLE_MEM_BLOCK_SIZE) + 2U) * (n_link) + 1) + +#define BLE_MEM_BLOCK_X_MTU(mtu, n_link) \ + (BLE_MEM_BLOCK_X_TX(mtu) + BLE_MEM_BLOCK_X_RX(mtu, n_link)) + +/* + * BLE_MBLOCKS_SECURE_CONNECTIONS: minimum number of blocks required for + * secure connections + */ +#define BLE_MBLOCKS_SECURE_CONNECTIONS 4 + +/* + * BLE_MBLOCKS_CALC: minimum number of buffers needed by the stack. + * This is the minimum racomanded value and depends on: + * - pw: size of Prepare Write List + * - mtu: ATT_MTU size + * - n_link: maximum number of simultaneous connections + */ +#define BLE_MBLOCKS_CALC(pw, mtu, n_link) \ + ((pw) + MAX(BLE_MEM_BLOCK_X_MTU(mtu, n_link), \ + BLE_MBLOCKS_SECURE_CONNECTIONS)) + +/* + * BLE_DEFAULT_MBLOCKS_COUNT: default memory blocks count + */ +#define BLE_DEFAULT_MBLOCKS_COUNT(n_link) \ + BLE_MBLOCKS_CALC(BLE_DEFAULT_PREP_WRITE_LIST_SIZE, \ + BLE_DEFAULT_MAX_ATT_MTU, n_link) + +/* + * BLE_FIXED_BUFFER_SIZE_BYTES: + * A part of the RAM, is dinamically allocated by initilizing all the pointers + * defined in a global context variable "mem_alloc_ctx_p". + * This initialization is made in the Dynamic_allocator functions, which + * assing a portion of RAM given by the external application to the above + * mentioned "global pointers". + * + * The size of this Dynamic RAM is made of 2 main components: + * - a part that is parameters-dependent (num of links, GATT buffers, ...), + * and which value is explicited by the following macro; + * - a part, that may be considered "fixed", i.e. independent from the above + * mentioned parameters. +*/ +#if (SLAVE_ONLY == 0) && (LL_ONLY == 0) +#define BLE_FIXED_BUFFER_SIZE_BYTES 6976 /* Full stack */ +#elif SLAVE_ONLY == 0 +#define BLE_FIXED_BUFFER_SIZE_BYTES 6272 /* LL only */ +#else +#define BLE_FIXED_BUFFER_SIZE_BYTES 4628 /* Slave only */ +#endif + +/* + * BLE_PER_LINK_SIZE_BYTES: additional memory size used per link + */ +#if (SLAVE_ONLY == 0) && (LL_ONLY == 0) +#define BLE_PER_LINK_SIZE_BYTES 376 /* Full stack */ +#elif SLAVE_ONLY == 0 +#define BLE_PER_LINK_SIZE_BYTES 192 /* LL only */ +#else +#define BLE_PER_LINK_SIZE_BYTES 332 /* Slave only */ +#endif + +/* + * BLE_TOTAL_BUFFER_SIZE: this macro returns the amount of memory, in bytes, + * needed for the storage of data structures (except GATT database elements) + * whose size depends on the number of supported connections. + * + * @param num_links: Maximum number of simultaneous connections that the device + * will support. Valid values are from 1 to 8. + * + * @param mblocks_count: Number of memory blocks allocated for packets. + */ +#define BLE_TOTAL_BUFFER_SIZE(n_link, mblocks_count) \ + (BLE_FIXED_BUFFER_SIZE_BYTES + \ + (BLE_PER_LINK_SIZE_BYTES * (n_link)) + \ + ((BLE_MEM_BLOCK_SIZE + 12) * (mblocks_count))) + +/* + * BLE_TOTAL_BUFFER_SIZE_GATT: this macro returns the amount of memory, + * in bytes, needed for the storage of GATT database elements. + * + * @param num_gatt_attributes: Maximum number of Attributes (i.e. the number + * of characteristic + the number of characteristic values + the number of + * descriptors, excluding the services) that can be stored in the GATT + * database. Note that certain characteristics and relative descriptors are + * added automatically during device initialization so this parameters should + * be 9 plus the number of user Attributes + * + * @param num_gatt_services: Maximum number of Services that can be stored in + * the GATT database. Note that the GAP and GATT services are automatically + * added so this parameter should be 2 plus the number of user services + * + * @param att_value_array_size: Size of the storage area for Attribute values. + */ +#define BLE_TOTAL_BUFFER_SIZE_GATT(num_gatt_attributes, num_gatt_services, att_value_array_size) \ + (((((att_value_array_size) - 1) | 3) + 1) + \ + (40 * (num_gatt_attributes)) + (48 * (num_gatt_services))) + + +#endif /* ! BLE_BUFSIZE_H__ */ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/ble_core.h b/Middlewares/ST/STM32_WPAN/ble/core/ble_core.h new file mode 100644 index 0000000..bcc666d --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/ble_core.h @@ -0,0 +1,44 @@ +/***************************************************************************** + * @file ble_core.h + * @author MCD Application Team + * @brief This file contains the definitions for BLE stack + ***************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#ifndef BLE_CORE_H__ +#define BLE_CORE_H__ + + +/* BLE standard definitions */ +#include "ble_std.h" + +/* BLE API definitions */ +#include "ble_defs.h" +#include "auto/ble_gap_aci.h" +#include "auto/ble_gatt_aci.h" +#include "auto/ble_hal_aci.h" +#include "auto/ble_hci_le.h" +#include "auto/ble_l2cap_aci.h" +#include "auto/ble_events.h" + +/* BLE stack buffer size definitions */ +#include "ble_bufsize.h" + +/* BLE legacy definitions */ +#include "ble_legacy.h" + + +#endif /* ! BLE_CORE_H__ */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***/ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/ble_defs.h b/Middlewares/ST/STM32_WPAN/ble/core/ble_defs.h new file mode 100644 index 0000000..675a1c6 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/ble_defs.h @@ -0,0 +1,582 @@ +/***************************************************************************** + * @file ble_defs.h + * @author MCD Application Team + * @brief This file contains definitions used for BLE Stack interface. + ***************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#ifndef BLE_DEFS_H__ +#define BLE_DEFS_H__ + + +/* ------------------------------------------------------------------------- */ + +/* ACI vendor specific event codes */ + +/* ACI GAP events */ +#define ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE 0x0400 +#define ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE 0x0401 +#define ACI_GAP_PASS_KEY_REQ_VSEVT_CODE 0x0402 +#define ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE 0x0403 +#define ACI_GAP_SLAVE_SECURITY_INITIATED_VSEVT_CODE 0x0404 +#define ACI_GAP_BOND_LOST_VSEVT_CODE 0x0405 +#define ACI_GAP_PROC_COMPLETE_VSEVT_CODE 0x0407 +#define ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE 0x0408 +#define ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE 0x0409 +#define ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE 0x040A + +/* ACI GATT/ATT events */ +#define ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE 0x0C01 +#define ACI_GATT_PROC_TIMEOUT_VSEVT_CODE 0x0C02 +#define ACI_ATT_EXCHANGE_MTU_RESP_VSEVT_CODE 0x0C03 +#define ACI_ATT_FIND_INFO_RESP_VSEVT_CODE 0x0C04 +#define ACI_ATT_FIND_BY_TYPE_VALUE_RESP_VSEVT_CODE 0x0C05 +#define ACI_ATT_READ_BY_TYPE_RESP_VSEVT_CODE 0x0C06 +#define ACI_ATT_READ_RESP_VSEVT_CODE 0x0C07 +#define ACI_ATT_READ_BLOB_RESP_VSEVT_CODE 0x0C08 +#define ACI_ATT_READ_MULTIPLE_RESP_VSEVT_CODE 0x0C09 +#define ACI_ATT_READ_BY_GROUP_TYPE_RESP_VSEVT_CODE 0x0C0A +#define ACI_ATT_PREPARE_WRITE_RESP_VSEVT_CODE 0x0C0C +#define ACI_ATT_EXEC_WRITE_RESP_VSEVT_CODE 0x0C0D +#define ACI_GATT_INDICATION_VSEVT_CODE 0x0C0E +#define ACI_GATT_NOTIFICATION_VSEVT_CODE 0x0C0F +#define ACI_GATT_PROC_COMPLETE_VSEVT_CODE 0x0C10 +#define ACI_GATT_ERROR_RESP_VSEVT_CODE 0x0C11 +#define ACI_GATT_DISC_READ_CHAR_BY_UUID_RESP_VSEVT_CODE 0x0C12 +#define ACI_GATT_WRITE_PERMIT_REQ_VSEVT_CODE 0x0C13 +#define ACI_GATT_READ_PERMIT_REQ_VSEVT_CODE 0x0C14 +#define ACI_GATT_READ_MULTI_PERMIT_REQ_VSEVT_CODE 0x0C15 +#define ACI_GATT_TX_POOL_AVAILABLE_VSEVT_CODE 0x0C16 +#define ACI_GATT_SERVER_CONFIRMATION_VSEVT_CODE 0x0C17 +#define ACI_GATT_PREPARE_WRITE_PERMIT_REQ_VSEVT_CODE 0x0C18 +#define ACI_GATT_READ_EXT_VSEVT_CODE 0x0C1D +#define ACI_GATT_INDICATION_EXT_VSEVT_CODE 0x0C1E +#define ACI_GATT_NOTIFICATION_EXT_VSEVT_CODE 0x0C1F + +/* ACI L2CAP events */ +#define ACI_L2CAP_CONNECTION_UPDATE_RESP_VSEVT_CODE 0x0800 +#define ACI_L2CAP_PROC_TIMEOUT_VSEVT_CODE 0x0801 +#define ACI_L2CAP_CONNECTION_UPDATE_REQ_VSEVT_CODE 0x0802 +#define ACI_L2CAP_COMMAND_REJECT_VSEVT_CODE 0x080A + +/* ACI HAL events */ +#define ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE 0x0004 +#define ACI_HAL_SCAN_REQ_REPORT_VSEVT_CODE 0x0005 +#define ACI_HAL_FW_ERROR_VSEVT_CODE 0x0006 + + +/* ------------------------------------------------------------------------- */ + +/* Status codes */ +#define BLE_STATUS_SUCCESS 0x00 +#define BLE_STATUS_SEC_UNKNOWN_CONNECTION_ID 0x40 +#define BLE_STATUS_FAILED 0x41 +#define BLE_STATUS_INVALID_PARAMS 0x42 +#define BLE_STATUS_BUSY 0x43 +#define BLE_STATUS_PENDING 0x45 +#define BLE_STATUS_NOT_ALLOWED 0x46 +#define BLE_STATUS_ERROR 0x47 +#define BLE_STATUS_OUT_OF_MEMORY 0x48 +#define BLE_STATUS_INVALID_CID 0x50 +#define BLE_STATUS_DEV_IN_BLACKLIST 0x59 +#define BLE_STATUS_CSRK_NOT_FOUND 0x5A +#define BLE_STATUS_IRK_NOT_FOUND 0x5B +#define BLE_STATUS_DEV_NOT_FOUND_IN_DB 0x5C +#define BLE_STATUS_SEC_DB_FULL 0x5D +#define BLE_STATUS_DEV_NOT_BONDED 0x5E +#define BLE_STATUS_INSUFFICIENT_ENC_KEYSIZE 0x5F +#define BLE_STATUS_INVALID_HANDLE 0x60 +#define BLE_STATUS_OUT_OF_HANDLE 0x61 +#define BLE_STATUS_INVALID_OPERATION 0x62 +#define BLE_STATUS_CHARAC_ALREADY_EXISTS 0x63 +#define BLE_STATUS_INSUFFICIENT_RESOURCES 0x64 +#define BLE_STATUS_SEC_PERMISSION_ERROR 0x65 +#define BLE_STATUS_ADDR_NOT_RESOLVED 0x70 + +/* Returned when no valid slots are available + * (e.g. when there are no available state machines). + */ +#define BLE_STATUS_NO_VALID_SLOT 0x82 + +/* Returned when a scan window shorter than minimum allowed value has been + * requested (i.e. 2ms) + */ +#define BLE_STATUS_SCAN_WINDOW_SHORT 0x83 + +/* Returned when the maximum requested interval to be allocated is shorter + * then the current anchor period and a there is no submultiple for the + * current anchor period that is between the minimum and the maximum requested + * intervals. + */ +#define BLE_STATUS_NEW_INTERVAL_FAILED 0x84 + +/* Returned when the maximum requested interval to be allocated is greater + * than the current anchor period and there is no multiple of the anchor + * period that is between the minimum and the maximum requested intervals. + */ +#define BLE_STATUS_INTERVAL_TOO_LARGE 0x85 + +/* Returned when the current anchor period or a new one can be found that + * is compatible to the interval range requested by the new slot but the + * maximum available length that can be allocated is less than the minimum + * requested slot length. + */ +#define BLE_STATUS_LENGTH_FAILED 0x86 + +/* + * Library Error Codes + */ +#define BLE_STATUS_TIMEOUT 0xFF + + +/* ------------------------------------------------------------------------- */ + + +/* GAP UUIDs + */ +#define GAP_SERVICE_UUID 0x1800 +#define DEVICE_NAME_UUID 0x2A00 +#define APPEARANCE_UUID 0x2A01 +#define PERIPHERAL_PRIVACY_FLAG_UUID 0x2A02 +#define RECONNECTION_ADDR_UUID 0x2A03 +#define PERIPHERAL_PREFERRED_CONN_PARAMS_UUID 0x2A04 + + +/* Characteristic value lengths + */ +#define DEVICE_NAME_CHARACTERISTIC_LEN 8 +#define APPEARANCE_CHARACTERISTIC_LEN 2 +#define PERIPHERAL_PRIVACY_CHARACTERISTIC_LEN 1 +#define RECONNECTION_ADDR_CHARACTERISTIC_LEN 6 +#define PERIPHERAL_PREF_CONN_PARAMS_CHARACTERISTIC_LEN 8 + + +/* Adv. lengths + */ +#define MAX_ADV_DATA_LEN 31 +#define DEVICE_NAME_LEN 7 +#define BD_ADDR_SIZE 6 + + +/* AD types for adv. data and scan response data + */ +#define AD_TYPE_FLAGS 0x01 +#define AD_TYPE_16_BIT_SERV_UUID 0x02 +#define AD_TYPE_16_BIT_SERV_UUID_CMPLT_LIST 0x03 +#define AD_TYPE_32_BIT_SERV_UUID 0x04 +#define AD_TYPE_32_BIT_SERV_UUID_CMPLT_LIST 0x05 +#define AD_TYPE_128_BIT_SERV_UUID 0x06 +#define AD_TYPE_128_BIT_SERV_UUID_CMPLT_LIST 0x07 +#define AD_TYPE_SHORTENED_LOCAL_NAME 0x08 +#define AD_TYPE_COMPLETE_LOCAL_NAME 0x09 +#define AD_TYPE_TX_POWER_LEVEL 0x0A +#define AD_TYPE_CLASS_OF_DEVICE 0x0D +#define AD_TYPE_SEC_MGR_TK_VALUE 0x10 +#define AD_TYPE_SEC_MGR_OOB_FLAGS 0x11 +#define AD_TYPE_SLAVE_CONN_INTERVAL 0x12 +#define AD_TYPE_SERV_SOLICIT_16_BIT_UUID_LIST 0x14 +#define AD_TYPE_SERV_SOLICIT_128_BIT_UUID_LIST 0x15 +#define AD_TYPE_SERVICE_DATA 0x16 +#define AD_TYPE_APPEARANCE 0x19 +#define AD_TYPE_ADVERTISING_INTERVAL 0x1A +#define AD_TYPE_LE_ROLE 0x1C +#define AD_TYPE_SERV_SOLICIT_32_BIT_UUID_LIST 0x1F +#define AD_TYPE_URI 0x24 +#define AD_TYPE_MANUFACTURER_SPECIFIC_DATA 0xFF + + +/* Flag bits for Flags AD Type + */ +#define FLAG_BIT_LE_LIMITED_DISCOVERABLE_MODE 0x01 +#define FLAG_BIT_LE_GENERAL_DISCOVERABLE_MODE 0x02 +#define FLAG_BIT_BR_EDR_NOT_SUPPORTED 0x04 +#define FLAG_BIT_LE_BR_EDR_CONTROLLER 0x08 +#define FLAG_BIT_LE_BR_EDR_HOST 0x10 + + +/* Appearance values + */ +#define GAP_APPEARANCE_UNKNOWN 0x0000 +#define GAP_APPEARANCE_GENERIC_PHONE 0x0040 +#define GAP_APPEARANCE_GENERIC_COMPUTER 0x0080 +#define GAP_APPEARANCE_GENERIC_WATCH 0x00C0 +#define GAP_APPEARANCE_WATCH_SPORT_WATCH 0x00C1 +#define GAP_APPEARANCE_GENERIC_CLOCK 0x0100 +#define GAP_APPEARANCE_GENERIC_DISPLAY 0x0140 +#define GAP_APPEARANCE_GENERIC_REMOTE_CONTROL 0x0180 +#define GAP_APPEARANCE_GENERIC_EYE_GLASSES 0x01C0 +#define GAP_APPEARANCE_GENERIC_TAG 0x0200 +#define GAP_APPEARANCE_GENERIC_KEYRING 0x0240 +#define GAP_APPEARANCE_GENERIC_MEDIA_PLAYER 0x0280 +#define GAP_APPEARANCE_GENERIC_BARCODE_SCANNER 0x02C0 +#define GAP_APPEARANCE_GENERIC_THERMOMETER 0x0300 +#define GAP_APPEARANCE_THERMOMETER_EAR 0x0301 +#define GAP_APPEARANCE_GENERIC_HEART_RATE_SENSOR 0x0340 +#define GAP_APPEARANCE_HEART_RATE_SENSOR_HEART_RATE_BELT 0x0341 +#define GAP_APPEARANCE_GENERIC_BLOOD_PRESSURE 0x0380 +#define GAP_APPEARANCE_BLOOD_PRESSURE_ARM 0x0381 +#define GAP_APPEARANCE_BLOOD_PRESSURE_WRIST 0x0382 +#define GAP_APPEARANCE_HUMAN_INTERFACE_DEVICE 0x03C0 +#define GAP_APPEARANCE_KEYBOARD 0x03C1 +#define GAP_APPEARANCE_MOUSE 0x03C2 +#define GAP_APPEARANCE_JOYSTICK 0x03C3 +#define GAP_APPEARANCE_GAMEPAD 0x03C4 +#define GAP_APPEARANCE_DIGITIZER_TABLET 0x03C5 +#define GAP_APPEARANCE_CARD_READER 0x03C6 +#define GAP_APPEARANCE_DIGITAL_PEN 0x03C7 +#define GAP_APPEARANCE_BARCODE_SCANNER 0x03C8 +#define GAP_APPEARANCE_GENERIC_GLUCOSE_METER 0x0400 +#define GAP_APPEARANCE_GENERIC_RUNNING_WALKING_SENSOR 0x0440 +#define GAP_APPEARANCE_RUNNING_WALKING_IN_SHOE 0x0441 +#define GAP_APPEARANCE_RUNNING_WALKING_ON_SHOE 0x0442 +#define GAP_APPEARANCE_RUNNING_WALKING_ON_HIP 0x0443 +#define GAP_APPEARANCE_GENERIC_CYCLING 0x0480 +#define GAP_APPEARANCE_CYCLING_CYCLING_COMPUTER 0x0481 +#define GAP_APPEARANCE_CYCLING_SPEED_SENSOR 0x0482 +#define GAP_APPEARANCE_CYCLING_CADENCE_SENSOR 0x0483 +#define GAP_APPEARANCE_CYCLING_POWER_SENSOR 0x0484 +#define GAP_APPEARANCE_CYCLING_SPEED_AND_CADENCE_SENSOR 0x0485 +#define GAP_APPEARANCE_GENERIC_PULSE_OXYMETER 0x0C40 +#define GAP_APPEARANCE_FINGERTIP 0x0C41 +#define GAP_APPEARANCE_WRIST_WORN 0x0C42 +#define GAP_APPEARANCE_GENERIC_WEIGHT_SCALE 0x0C80 +#define GAP_APPEARANCE_GENERIC_OUTDOOR_SPORT_ACTIVITY 0x1440 +#define GAP_APPEARANCE_LOCATION_DISPLAY_DEVICE 0x1441 +#define GAP_APPEARANCE_LOCATION_AND_NAVIGATION_DISPLAY_DEVICE 0x1442 +#define GAP_APPEARANCE_LOCATION_POD 0x1443 +#define GAP_APPEARANCE_LOCATION_AND_NAVIGATION_POD 0x1444 +#define GAP_APPEARANCE_GENERIC_ENVIRONMENTAL_SENSOR 0x1640 + + +/* Privacy flag values + */ +#define PRIVACY_ENABLED 0x02 +#define PRIVACY_DISABLED 0x00 + + +/* Intervals in terms of 625 micro sec + */ +#define DIR_CONN_ADV_INT_MIN 0x190 /* 250 ms */ +#define DIR_CONN_ADV_INT_MAX 0x320 /* 500 ms */ +#define UNDIR_CONN_ADV_INT_MIN 0x800 /* 1.28 s */ +#define UNDIR_CONN_ADV_INT_MAX 0x1000 /* 2.56 s */ +#define LIM_DISC_ADV_INT_MIN 0x190 /* 250 ms */ +#define LIM_DISC_ADV_INT_MAX 0x320 /* 500 ms */ +#define GEN_DISC_ADV_INT_MIN 0x800 /* 1.28 s */ +#define GEN_DISC_ADV_INT_MAX 0x1000 /* 2.56 s */ + + +/* Timeout values + */ +#define LIM_DISC_MODE_TIMEOUT 180000 /* 180 seconds */ +#define PRIVATE_ADDR_INT_TIMEOUT 900000 /* 15 minutes */ + + +/* GAP Roles + */ +#define GAP_PERIPHERAL_ROLE 0x01 +#define GAP_BROADCASTER_ROLE 0x02 +#define GAP_CENTRAL_ROLE 0x04 +#define GAP_OBSERVER_ROLE 0x08 + + +/* GAP procedure codes + * Procedure codes for EVT_BLUE_GAP_PROCEDURE_COMPLETE event + * and aci_gap_terminate_gap_procedure() command. + */ +#define GAP_LIMITED_DISCOVERY_PROC 0x01 +#define GAP_GENERAL_DISCOVERY_PROC 0x02 +#define GAP_NAME_DISCOVERY_PROC 0x04 +#define GAP_AUTO_CONNECTION_ESTABLISHMENT_PROC 0x08 +#define GAP_GENERAL_CONNECTION_ESTABLISHMENT_PROC 0x10 +#define GAP_SELECTIVE_CONNECTION_ESTABLISHMENT_PROC 0x20 +#define GAP_DIRECT_CONNECTION_ESTABLISHMENT_PROC 0x40 +#define GAP_OBSERVATION_PROC 0x80 + + +/* ------------------------------------------------------------------------- */ + + +/* IO capabilities + */ +#define IO_CAP_DISPLAY_ONLY 0x00 +#define IO_CAP_DISPLAY_YES_NO 0x01 +#define IO_CAP_KEYBOARD_ONLY 0x02 +#define IO_CAP_NO_INPUT_NO_OUTPUT 0x03 +#define IO_CAP_KEYBOARD_DISPLAY 0x04 + + +/* Authentication requirements + */ +#define NO_BONDING 0x00 +#define BONDING 0x01 + + +/* MITM protection requirements + */ +#define MITM_PROTECTION_NOT_REQUIRED 0x00 +#define MITM_PROTECTION_REQUIRED 0x01 + + +/* Out-Of-Band data + */ +#define OOB_AUTH_DATA_ABSENT 0x00 +#define OOB_AUTH_DATA_PRESENT 0x01 + + +/* Authorization requirements + */ +#define AUTHORIZATION_NOT_REQUIRED 0x00 +#define AUTHORIZATION_REQUIRED 0x01 + + +/* Connection authorization + */ +#define CONNECTION_AUTHORIZED 0x01 +#define CONNECTION_REJECTED 0x02 + + +/* Use fixed pin + */ +#define USE_FIXED_PIN_FOR_PAIRING 0x00 +#define DONOT_USE_FIXED_PIN_FOR_PAIRING 0x01 + + +/* Link security status + */ +#define SM_LINK_AUTHENTICATED 0x01 +#define SM_LINK_AUTHORIZED 0x02 +#define SM_LINK_ENCRYPTED 0x04 + + +/* SMP pairing failed reason codes + */ +#define PASSKEY_ENTRY_FAILED 0x01 +#define OOB_NOT_AVAILABLE 0x02 +#define AUTH_REQ_CANNOT_BE_MET 0x03 +#define CONFIRM_VALUE_FAILED 0x04 +#define PAIRING_NOT_SUPPORTED 0x05 +#define INSUFF_ENCRYPTION_KEY_SIZE 0x06 +#define CMD_NOT_SUPPORTED 0x07 +#define UNSPECIFIED_REASON 0x08 +#define VERY_EARLY_NEXT_ATTEMPT 0x09 +#define SM_INVALID_PARAMS 0x0A + + +/* Pairing failed error codes + * Error codes in EVT_BLUE_GAP_PAIRING_CMPLT event + */ +#define SM_PAIRING_SUCCESS 0x00 +#define SM_PAIRING_TIMEOUT 0x01 +#define SM_PAIRING_FAILED 0x02 + + +/* ------------------------------------------------------------------------- */ + + +/* Well-Known UUIDs + */ +#define PRIMARY_SERVICE_UUID 0x2800 +#define SECONDARY_SERVICE_UUID 0x2801 +#define INCLUDE_SERVICE_UUID 0x2802 +#define CHARACTERISTIC_UUID 0x2803 +#define CHAR_EXTENDED_PROP_DESC_UUID 0x2900 +#define CHAR_USER_DESC_UUID 0x2901 +#define CHAR_CLIENT_CONFIG_DESC_UUID 0x2902 +#define CHAR_SERVER_CONFIG_DESC_UUID 0x2903 +#define CHAR_FORMAT_DESC_UUID 0x2904 +#define CHAR_AGGR_FMT_DESC_UUID 0x2905 +#define GATT_SERVICE_UUID 0x1801 +#define GAP_SERVICE_UUID 0x1800 +#define SERVICE_CHANGED_UUID 0x2A05 + + +/* Access permissions for an attribute + */ +#define ATTR_NO_ACCESS 0x00 +#define ATTR_ACCESS_READ_ONLY 0x01 +#define ATTR_ACCESS_WRITE_REQ_ONLY 0x02 +#define ATTR_ACCESS_READ_WRITE 0x03 +#define ATTR_ACCESS_WRITE_WITHOUT_RESPONSE 0x04 +#define ATTR_ACCESS_SIGNED_WRITE_ALLOWED 0x08 +#define ATTR_ACCESS_WRITE_ANY 0x0E + + +/* Characteristic properties. + */ +#define CHAR_PROP_NONE 0x00 +#define CHAR_PROP_BROADCAST 0x01 +#define CHAR_PROP_READ 0x02 +#define CHAR_PROP_WRITE_WITHOUT_RESP 0x04 +#define CHAR_PROP_WRITE 0x08 +#define CHAR_PROP_NOTIFY 0x10 +#define CHAR_PROP_INDICATE 0x20 +#define CHAR_PROP_SIGNED_WRITE 0x40 +#define CHAR_PROP_EXT 0x80 + + +/* Security permissions for an attribute. + */ +#define ATTR_PERMISSION_NONE 0x00 /* No security. */ +#define ATTR_PERMISSION_AUTHEN_READ 0x01 /* Need authentication to read */ +#define ATTR_PERMISSION_AUTHOR_READ 0x02 /* Need authorization to read */ +#define ATTR_PERMISSION_ENCRY_READ 0x04 /* Need encryption to read */ +#define ATTR_PERMISSION_AUTHEN_WRITE 0x08 /* Need authentication to write */ +#define ATTR_PERMISSION_AUTHOR_WRITE 0x10 /* Need authorization to write */ +#define ATTR_PERMISSION_ENCRY_WRITE 0x20 /* Need encryption to write */ + + +/* Type of UUID (16 bit or 128 bit. + */ +#define UUID_TYPE_16 0x01 +#define UUID_TYPE_128 0x02 + + +/* Type of service (primary or secondary + */ +#define PRIMARY_SERVICE 0x01 +#define SECONDARY_SERVICE 0x02 + + +/* Gatt Event Mask + * Type of event generated by GATT server + * See aci_gatt_add_char. + */ +#define GATT_DONT_NOTIFY_EVENTS 0x00 +#define GATT_NOTIFY_ATTRIBUTE_WRITE 0x01 +#define GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP 0x02 +#define GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP 0x04 + + +/* Type of characteristic length + * See aci_gatt_add_char() + */ +#define CHAR_VALUE_LEN_CONSTANT 0x00 +#define CHAR_VALUE_LEN_VARIABLE 0x01 + + +/* Encryption key size + */ +#define MIN_ENCRY_KEY_SIZE 7 +#define MAX_ENCRY_KEY_SIZE 0x10 + + +/* Format + */ +#define FORMAT_UINT8 0x04 +#define FORMAT_UINT16 0x06 +#define FORMAT_SINT16 0x0E +#define FORMAT_SINT24 0x0F + + +/* Unit + */ +#define UNIT_UNITLESS 0x2700 +#define UNIT_TEMP_CELSIUS 0x272F +#define UNIT_PRESSURE_BAR 0x2780 + + +/* ------------------------------------------------------------------------- */ + + +/* Advertising policy for filtering (white list related) + * See hci_le_set_advertising_parameters + */ +#define NO_WHITE_LIST_USE 0x00 +#define WHITE_LIST_FOR_ONLY_SCAN 0x01 +#define WHITE_LIST_FOR_ONLY_CONN 0x02 +#define WHITE_LIST_FOR_ALL 0x03 + + +/* Bluetooth address types + */ +#define PUBLIC_ADDR 0 +#define RANDOM_ADDR 1 +#define STATIC_RANDOM_ADDR 1 +#define RESOLVABLE_PRIVATE_ADDR 2 +#define NON_RESOLVABLE_PRIVATE_ADDR 3 + + +/* Directed advertising types + * Type of advertising during directed advertising + */ +#define HIGH_DUTY_CYCLE_DIRECTED_ADV 1 +#define LOW_DUTY_CYCLE_DIRECTED_ADV 4 + + +/* Advertising type + * See hci_le_set_advertising_parameters + */ +#define ADV_IND 0x00 +#define ADV_DIRECT_IND 0x01 +#define ADV_SCAN_IND 0x02 +#define ADV_NONCONN_IND 0x03 +#define SCAN_RSP 0x04 + + +/* Lowest allowed interval value for connectable types(20ms)..multiple of 625us + */ +#define ADV_INTERVAL_LOWEST_CONN 0X0020 + + +/* Highest allowed interval value (10.24s)..multiple of 625us. + */ +#define ADV_INTERVAL_HIGHEST 0X4000 + + +/* Lowest allowed interval value for non connectable types + * (100ms)..multiple of 625us. + */ +#define ADV_INTERVAL_LOWEST_NONCONN 0X00a0 + + +/* Advertising channels + */ +#define ADV_CH_37 0x01 +#define ADV_CH_38 0x02 +#define ADV_CH_39 0x04 + + +/* Scan_types Scan types + */ +#define PASSIVE_SCAN 0 +#define ACTIVE_SCAN 1 + + +/* ------------------------------------------------------------------------- */ + + +/* Configuration values. + * See aci_hal_write_config_data(). + */ +#define CONFIG_DATA_PUBADDR_OFFSET 0x00 +#define CONFIG_DATA_DIV_OFFSET 0x06 +#define CONFIG_DATA_ER_OFFSET 0x08 +#define CONFIG_DATA_IR_OFFSET 0x18 +#define CONFIG_DATA_RANDOM_ADDRESS_OFFSET 0x2E + +/* Length for configuration values. + * See aci_hal_write_config_data(). + */ +#define CONFIG_DATA_PUBADDR_LEN 6 +#define CONFIG_DATA_DIV_LEN 2 +#define CONFIG_DATA_ER_LEN 16 +#define CONFIG_DATA_IR_LEN 16 +#define CONFIG_DATA_RANDOM_ADDRESS_LEN 6 + + +/* ------------------------------------------------------------------------- */ + + +#endif /* BLE_DEFS_H__ */ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/ble_legacy.h b/Middlewares/ST/STM32_WPAN/ble/core/ble_legacy.h new file mode 100644 index 0000000..b47ec9f --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/ble_legacy.h @@ -0,0 +1,198 @@ +/***************************************************************************** + * @file ble_legacy.h + * @author MCD Application Team + * @brief This file contains legacy definitions used for BLE. + ***************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#ifndef BLE_LEGACY_H__ +#define BLE_LEGACY_H__ + + +/* ------------------------------------------------------------------------- */ + + +/* + * The event code in the @ref hci_event_pckt structure. + * If event code is EVT_VENDOR, application can use @ref evt_blue_aci + * structure to parse the packet. + */ +#define EVT_VENDOR 0xFF + +#define EVT_CONN_COMPLETE 0x03 +#define EVT_DISCONN_COMPLETE 0x05 +#define EVT_LE_META_EVENT 0x3E +#define EVT_LE_CONN_UPDATE_COMPLETE 0x03 +#define EVT_LE_CONN_COMPLETE 0x01 +#define EVT_LE_ADVERTISING_REPORT 0x02 +#define EVT_LE_PHY_UPDATE_COMPLETE 0x0C +#define EVT_LE_ENHANCED_CONN_COMPLETE 0x0A + +typedef PACKED(struct) _hci_uart_pckt +{ + uint8_t type; + uint8_t data[1]; +} hci_uart_pckt; + +typedef PACKED(struct) _hci_event_pckt +{ + uint8_t evt; + uint8_t plen; + uint8_t data[1]; +} hci_event_pckt; + +typedef PACKED(struct) _evt_le_meta_event +{ + uint8_t subevent; + uint8_t data[1]; +} evt_le_meta_event; + +/** + * Vendor specific event for BLE core. + */ +typedef PACKED(struct) _evt_blue_aci +{ + uint16_t ecode; /**< One of the BLE core event codes. */ + uint8_t data[1]; +} evt_blue_aci; + + +/* BLE core event codes */ +#define EVT_BLUE_GATT_ATTRIBUTE_MODIFIED (0x0C01) +#define EVT_BLUE_GATT_PROCEDURE_TIMEOUT (0x0C02) +#define EVT_BLUE_ATT_EXCHANGE_MTU_RESP (0x0C03) +#define EVT_BLUE_ATT_FIND_INFORMATION_RESP (0x0C04) +#define EVT_BLUE_ATT_FIND_BY_TYPE_VAL_RESP (0x0C05) +#define EVT_BLUE_ATT_READ_BY_TYPE_RESP (0x0C06) +#define EVT_BLUE_ATT_READ_RESP (0x0C07) +#define EVT_BLUE_ATT_READ_BLOB_RESP (0x0C08) +#define EVT_BLUE_ATT_READ_MULTIPLE_RESP (0x0C09) +#define EVT_BLUE_ATT_READ_BY_GROUP_TYPE_RESP (0x0C0A) +#define EVT_BLUE_ATT_PREPARE_WRITE_RESP (0x0C0C) +#define EVT_BLUE_ATT_EXEC_WRITE_RESP (0x0C0D) +#define EVT_BLUE_GATT_INDICATION (0x0C0E) +#define EVT_BLUE_GATT_NOTIFICATION (0x0C0F) +#define EVT_BLUE_GATT_PROCEDURE_COMPLETE (0x0C10) +#define EVT_BLUE_GATT_ERROR_RESP (0x0C11) +#define EVT_BLUE_GATT_DISC_READ_CHAR_BY_UUID_RESP (0x0C12) +#define EVT_BLUE_GATT_WRITE_PERMIT_REQ (0x0C13) +#define EVT_BLUE_GATT_READ_PERMIT_REQ (0x0C14) +#define EVT_BLUE_GATT_READ_MULTI_PERMIT_REQ (0x0C15) +#define EVT_BLUE_GATT_TX_POOL_AVAILABLE (0x0C16) +#define EVT_BLUE_GATT_SERVER_CONFIRMATION_EVENT (0x0C17) +#define EVT_BLUE_GATT_PREPARE_WRITE_PERMIT_REQ (0x0C18) +#define EVT_BLUE_GAP_LIMITED_DISCOVERABLE (0x0400) +#define EVT_BLUE_GAP_PAIRING_CMPLT (0x0401) +#define EVT_BLUE_GAP_PASS_KEY_REQUEST (0x0402) +#define EVT_BLUE_GAP_AUTHORIZATION_REQUEST (0x0403) +#define EVT_BLUE_GAP_SLAVE_SECURITY_INITIATED (0X0404) +#define EVT_BLUE_GAP_BOND_LOST (0X0405) +#define EVT_BLUE_GAP_DEVICE_FOUND (0x0406) +#define EVT_BLUE_GAP_PROCEDURE_COMPLETE (0x0407) +#define EVT_BLUE_GAP_ADDR_NOT_RESOLVED (0x0408) +#define EVT_BLUE_GAP_NUMERIC_COMPARISON_VALUE (0x0409) +#define EVT_BLUE_GAP_KEYPRESS_NOTIFICATION (0x040A) +#define EVT_BLUE_L2CAP_CONNECTION_UPDATE_REQ (0x0802) +#define EVT_BLUE_L2CAP_CONNECTION_UPDATE_RESP (0x0800) + + +/* Macro to get RSSI from advertising report #0. + * "p" must be a pointer to the event parameters buffer + */ +#define HCI_LE_ADVERTISING_REPORT_RSSI_0(p) \ + (*(int8_t*)((&((hci_le_advertising_report_event_rp0*)(p))-> \ + Advertising_Report[0].Length_Data) + 1 + \ + ((hci_le_advertising_report_event_rp0*)(p))-> \ + Advertising_Report[0].Length_Data)) + + +/* ------------------------------------------------------------------------- */ + + +/* Bluetooth 48 bit address (in little-endian order). + */ +typedef uint8_t tBDAddr[6]; + + +/* ------------------------------------------------------------------------- */ + + +/* Min. ATT MTU size + */ +#define ATT_MTU 23 + + +/* ------------------------------------------------------------------------- */ + + +/* Error Codes as specified by the specification + */ +#define ERR_CMD_SUCCESS 0x00 +#define ERR_UNKNOWN_HCI_COMMAND 0x01 +#define ERR_UNKNOWN_CONN_IDENTIFIER 0x02 +#define ERR_AUTH_FAILURE 0x05 +#define ERR_PIN_OR_KEY_MISSING 0x06 +#define ERR_MEM_CAPACITY_EXCEEDED 0x07 +#define ERR_CONNECTION_TIMEOUT 0x08 +#define ERR_COMMAND_DISALLOWED 0x0C +#define ERR_UNSUPPORTED_FEATURE 0x11 +#define ERR_INVALID_HCI_CMD_PARAMS 0x12 +#define ERR_RMT_USR_TERM_CONN 0x13 +#define ERR_RMT_DEV_TERM_CONN_LOW_RESRCES 0x14 +#define ERR_RMT_DEV_TERM_CONN_POWER_OFF 0x15 +#define ERR_LOCAL_HOST_TERM_CONN 0x16 +#define ERR_UNSUPP_RMT_FEATURE 0x1A +#define ERR_INVALID_LMP_PARAM 0x1E +#define ERR_UNSPECIFIED_ERROR 0x1F +#define ERR_LL_RESP_TIMEOUT 0x22 +#define ERR_LMP_PDU_NOT_ALLOWED 0x24 +#define ERR_INSTANT_PASSED 0x28 +#define ERR_PAIR_UNIT_KEY_NOT_SUPP 0x29 +#define ERR_CONTROLLER_BUSY 0x3A +#define ERR_DIRECTED_ADV_TIMEOUT 0x3C +#define ERR_CONN_END_WITH_MIC_FAILURE 0x3D +#define ERR_CONN_FAILED_TO_ESTABLISH 0x3E + + +/* ------------------------------------------------------------------------- */ + + +/* Obsolete error codes + */ +#define BLE_STATUS_INVALID_LEN_PDU 0x44 +#define FLASH_READ_FAILED 0x49 +#define FLASH_WRITE_FAILED 0x4A +#define FLASH_ERASE_FAILED 0x4B +#define TIMER_NOT_VALID_LAYER 0x54 +#define TIMER_INSUFFICIENT_RESOURCES 0x55 +#define BLE_STATUS_INVALID_PARAMETER 0x61 +#define BLE_INSUFFICIENT_ENC_KEYSIZE 0x65 +#define BLE_STATUS_PROFILE_ALREADY_INITIALIZED 0xF0 +#define BLE_STATUS_NULL_PARAM 0xF1 + + +/* ------------------------------------------------------------------------- */ + + +/* Deprecative name for LE Read Remote Features command + */ +#define hci_le_read_remote_used_features hci_le_read_remote_features +#define hci_le_read_remote_used_features_complete_event_rp0 \ + hci_le_read_remote_features_complete_event_rp0 + + +/* ------------------------------------------------------------------------- */ + + +#endif /* BLE_LEGACY_H__ */ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/ble_std.h b/Middlewares/ST/STM32_WPAN/ble/core/ble_std.h new file mode 100644 index 0000000..6bfc252 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/ble_std.h @@ -0,0 +1,121 @@ +/****************************************************************************** + * @file ble_std.h + * @author MCD Application Team + * @brief BLE standard definitions + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#ifndef BLE_STD_H__ +#define BLE_STD_H__ + + +/* HCI packet type */ +#define HCI_COMMAND_PKT_TYPE 0x01 +#define HCI_ACLDATA_PKT_TYPE 0x02 +#define HCI_EVENT_PKT_TYPE 0x04 + +/* HCI packet header size */ +#define HCI_COMMAND_HDR_SIZE 4 +#define HCI_ACLDATA_HDR_SIZE 5 +#define HCI_EVENT_HDR_SIZE 3 + +/* HCI parameters length */ +#define HCI_COMMAND_MAX_PARAM_LEN 255 +#define HCI_ACLDATA_MAX_DATA_LEN 251 /* HC_LE_Data_Packet_Length */ +#define HCI_EVENT_MAX_PARAM_LEN 255 + +/* HCI packet maximum size */ +#define HCI_COMMAND_PKT_MAX_SIZE \ + (HCI_COMMAND_HDR_SIZE + HCI_COMMAND_MAX_PARAM_LEN) +#define HCI_ACLDATA_PKT_MAX_SIZE \ + (HCI_ACLDATA_HDR_SIZE + HCI_ACLDATA_MAX_DATA_LEN) +#define HCI_EVENT_PKT_MAX_SIZE \ + (HCI_EVENT_HDR_SIZE + HCI_EVENT_MAX_PARAM_LEN) + +/* HCI event code */ +#define HCI_DISCONNECTION_COMPLETE_EVT_CODE 0x05 +#define HCI_ENCRYPTION_CHANGE_EVT_CODE 0x08 +#define HCI_READ_REMOTE_VERSION_INFORMATION_COMPLETE_EVT_CODE 0x0C +#define HCI_COMMAND_COMPLETE_EVT_CODE 0x0E +#define HCI_COMMAND_STATUS_EVT_CODE 0x0F +#define HCI_HARDWARE_ERROR_EVT_CODE 0x10 +#define HCI_NUMBER_OF_COMPLETED_PACKETS_EVT_CODE 0x13 +#define HCI_DATA_BUFFER_OVERFLOW_EVT_CODE 0x1A +#define HCI_ENCRYPTION_KEY_REFRESH_COMPLETE_EVT_CODE 0x30 +#define HCI_LE_META_EVT_CODE 0x3E +#define HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE 0xFF + +/* HCI subevent code */ +#define HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE 0x01 +#define HCI_LE_ADVERTISING_REPORT_SUBEVT_CODE 0x02 +#define HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE 0x03 +#define HCI_LE_READ_REMOTE_FEATURES_COMPLETE_SUBEVT_CODE 0x04 +#define HCI_LE_LONG_TERM_KEY_REQUEST_SUBEVT_CODE 0x05 +#define HCI_LE_DATA_LENGTH_CHANGE_SUBEVT_CODE 0x07 +#define HCI_LE_READ_LOCAL_P256_PUBLIC_KEY_COMPLETE_SUBEVT_CODE 0x08 +#define HCI_LE_GENERATE_DHKEY_COMPLETE_SUBEVT_CODE 0x09 +#define HCI_LE_ENHANCED_CONNECTION_COMPLETE_SUBEVT_CODE 0x0A +#define HCI_LE_DIRECT_ADVERTISING_REPORT_SUBEVT_CODE 0x0B +#define HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE 0x0C + +/* HCI error code */ +#define HCI_SUCCESS_ERR_CODE 0x00 +#define HCI_UNKNOWN_HCI_COMMAND_ERR_CODE 0x01 +#define HCI_UNKNOWN_CONNECTION_IDENTIFIER_ERR_CODE 0x02 +#define HCI_AUTHENTICATION_FAILURE_ERR_CODE 0x05 +#define HCI_PIN_OR_KEY_MISSING_ERR_CODE 0x06 +#define HCI_MEMORY_CAPACITY_EXCEEDED_ERR_CODE 0x07 +#define HCI_CONNECTION_TIMEOUT_ERR_CODE 0x08 +#define HCI_COMMAND_DISALLOWED_ERR_CODE 0x0C +#define HCI_UNSUPPORTED_FEATURE_OR_PARAMETER_VALUE_ERR_CODE 0x11 +#define HCI_INVALID_HCI_COMMAND_PARAMETERS_ERR_CODE 0x12 +#define HCI_REMOTE_USER_TERMINATED_CONNECTION_ERR_CODE 0x13 +#define HCI_CONNECTION_TERMINATED_BY_LOCAL_HOST_ERR_CODE 0x16 +#define HCI_LMP_FEATURE_ERR_CODE 0x1A +#define HCI_INVALID_LL_PARAMETERS_ERR_CODE 0x1E +#define HCI_UNSPECIFIED_ERROR_ERR_CODE 0x1F +#define HCI_LL_RESPONSE_TIMEOUT_ERR_CODE 0x22 +#define HCI_LL_PROCEDURE_COLLISION_ERR_CODE 0x23 +#define HCI_LMP_PDU_NOT_ALLOWED_ERR_CODE 0x24 +#define HCI_INSTANT_PASSED_ERR_CODE 0x28 +#define HCI_DIFFERENT_TRANSACTION_COLLISION_ERR_CODE 0x2A +#define HCI_PARAMETER_OUT_OF_MANDATORY_RANGE_ERR_CODE 0x30 +#define HCI_HOST_BUSY_PAIRING_ERR_CODE 0x38 +#define HCI_CONTROLLER_BUSY_ERR_CODE 0x3A +#define HCI_ADVERTISING_TIMEOUT_ERR_CODE 0x3C +#define HCI_CONNECTION_TERMINATED_DUE_TO_MIC_FAILURE_ERR_CODE 0x3D +#define HCI_CONNECTION_FAILED_TO_BE_ESTABLISHED_ERR_CODE 0x3E + +/* HCI_LE_Read_PHY */ +#define HCI_TX_PHY_LE_1M 0x01 +#define HCI_TX_PHY_LE_2M 0x02 +#define HCI_TX_PHY_LE_CODED 0x03 +#define HCI_RX_PHY_LE_1M 0x01 +#define HCI_RX_PHY_LE_2M 0x02 +#define HCI_RX_PHY_LE_CODED 0x03 + +/* HCI_LE_Set_PHY */ +#define HCI_ALL_PHYS_TX_NO_PREF 0x01 +#define HCI_ALL_PHYS_RX_NO_PREF 0x02 +#define HCI_TX_PHYS_LE_1M_PREF 0x01 +#define HCI_TX_PHYS_LE_2M_PREF 0x02 +#define HCI_TX_PHYS_LE_CODED_PREF 0x04 +#define HCI_RX_PHYS_LE_1M_PREF 0x01 +#define HCI_RX_PHYS_LE_2M_PREF 0x02 +#define HCI_RX_PHYS_LE_CODED_PREF 0x04 + + +#endif /* BLE_STD_H__ */ + +/*********************** (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/template/ble_const.h b/Middlewares/ST/STM32_WPAN/ble/core/template/ble_const.h new file mode 100644 index 0000000..ee61f18 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/template/ble_const.h @@ -0,0 +1,115 @@ +/***************************************************************************** + * @file ble_const.h + * @author MCD Application Team + * @brief This file contains the definitions which are compiler dependent. + ***************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#ifndef BLE_CONST_H__ +#define BLE_CONST_H__ + + +#include +#include +#include "ble_std.h" +#include "ble_defs.h" +#include "osal.h" + + +/* Size of command/events buffers: + * + * To change the size of commands and events parameters used in the + * auto-generated files, you need to update 2 defines: + * + * - BLE_CMD_MAX_PARAM_LEN + * - BLE_EVT_MAX_PARAM_LEN + * + * These 2 defines are set below with default values and can be changed. + * + * To compute the value to support a characteristic of 512 bytes for a specific + * command or an event, you need to look in "ble_types.h". + * + * Here are 2 examples, one with a command and one with an event: + * + * - aci_gatt_update_char_value_ext_cp0 + * ---------------------------------- + * + * we have in the structure: + * + * uint8_t Value[(BLE_CMD_MAX_PARAM_LEN- 12)/sizeof(uint8_t)]; + * + * so to support a 512 byte value, we need to have + * + * BLE_CMD_MAX_PARAM_LEN at least equal to: 512 + 12 = 524 + * + * - aci_gatt_read_handle_value_rp0 + * ------------------------------ + * + * we have in the structure: + * + * uint8_t Value[((BLE_EVT_MAX_PARAM_LEN - 3) - 5)/sizeof(uint8_t)]; + * + * so to support a 512 byte value, we need to have + * + * BLE_EVT_MAX_PARAM_LEN at least equal to: 512 + 3 + 5 = 520 + * + * If you need several events or commands with 512-size values, you need to + * take the maximum values for BLE_EVT_MAX_PARAM_LEN and BLE_CMD_MAX_PARAM_LEN. + * + */ + +/* Maximum parameter size of BLE commands. + * Change this value if needed. */ +#define BLE_CMD_MAX_PARAM_LEN HCI_COMMAND_MAX_PARAM_LEN + +/* Maximum parameter size of BLE responses/events. + * Change this value if needed. */ +#define BLE_EVT_MAX_PARAM_LEN HCI_EVENT_MAX_PARAM_LEN + + +/* Callback function to send command and receive response */ +struct hci_request +{ + uint16_t ogf; + uint16_t ocf; + int event; + void* cparam; + int clen; + void* rparam; + int rlen; +}; +extern int hci_send_req( struct hci_request* req, uint8_t async ); + + +/* Byte order conversions */ +#define htob( d, n ) (d) /* LE */ +#define btoh( d, n ) (d) /* LE */ + + +#ifndef FALSE +#define FALSE 0 +#endif + +#ifndef MIN +#define MIN( a, b ) (((a) < (b)) ? (a) : (b)) +#endif + +#ifndef MAX +#define MAX( a, b ) (((a) > (b)) ? (a) : (b)) +#endif + + +#endif /* ! BLE_CONST_H__ */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***/ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/template/compiler.h b/Middlewares/ST/STM32_WPAN/ble/core/template/compiler.h new file mode 100644 index 0000000..30b5bb3 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/template/compiler.h @@ -0,0 +1,164 @@ +/***************************************************************************** + * @file compiler.h + * @author MCD Application Team + * @brief This file contains the definitions which are compiler dependent. + ***************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#ifndef COMPILER_H__ +#define COMPILER_H__ + + +/** + * @brief This is the section dedicated to IAR toolchain + */ +#if defined(__ICCARM__) || defined(__IAR_SYSTEMS_ASM__) + +#define QUOTE_(a) #a + +/** + * @brief PACKED + * Use the PACKED macro for variables that needs to be packed. + * Usage: PACKED(struct) myStruct_s + * PACKED(union) myStruct_s + */ +#define PACKED(decl) __packed decl + +/** + * @brief SECTION + * Use the SECTION macro to assign data or code in a specific section. + * Usage: SECTION(".my_section") + */ +#define SECTION(name) _Pragma(QUOTE_(location=name)) + +/** + * @brief ALIGN_DEF + * Use the ALIGN_DEF macro to specify the alignment of a variable. + * Usage: ALIGN_DEF(4) + */ +#define ALIGN_DEF(v) _Pragma(QUOTE_(data_alignment=v)) + +/** + * @brief WEAK_FUNCTION + * Use the WEAK_FUNCTION macro to declare a weak function. + * Usage: WEAK_FUNCTION(int my_weak_function(void)) + */ +#define WEAK_FUNCTION(function) __weak function + +/** + * @brief NO_INIT + * Use the NO_INIT macro to declare a not initialized variable. + * Usage: NO_INIT(int my_no_init_var) + * Usage: NO_INIT(uint16_t my_no_init_array[10]) + */ +#define NO_INIT(var) __no_init var + +/** + * @brief This is the section dedicated to Atollic toolchain + */ +#else +#ifdef __GNUC__ + +/** + * @brief PACKED + * Use the PACKED macro for variables that needs to be packed. + * Usage: PACKED(struct) myStruct_s + * PACKED(union) myStruct_s + */ +#define PACKED(decl) decl __attribute__((packed)) + +/** + * @brief SECTION + * Use the SECTION macro to assign data or code in a specific section. + * Usage: SECTION(".my_section") + */ +#define SECTION(name) __attribute__((section(name))) + +/** + * @brief ALIGN_DEF + * Use the ALIGN_DEF macro to specify the alignment of a variable. + * Usage: ALIGN_DEF(4) + */ +#define ALIGN_DEF(N) __attribute__((aligned(N))) + +/** + * @brief WEAK_FUNCTION + * Use the WEAK_FUNCTION macro to declare a weak function. + * Usage: WEAK_FUNCTION(int my_weak_function(void)) + */ +#define WEAK_FUNCTION(function) __attribute__((weak)) function + +/** + * @brief NO_INIT + * Use the NO_INIT macro to declare a not initialized variable. + * Usage: NO_INIT(int my_no_init_var) + * Usage: NO_INIT(uint16_t my_no_init_array[10]) + */ +#define NO_INIT(var) var __attribute__((section(".noinit"))) + +/** + * @brief This is the section dedicated to Keil toolchain + */ +#else +#ifdef __CC_ARM + +/** + * @brief PACKED + * Use the PACKED macro for variables that needs to be packed. + * Usage: PACKED(struct) myStruct_s + * PACKED(union) myStruct_s + */ +#define PACKED(decl) decl __attribute__((packed)) + +/** + * @brief SECTION + * Use the SECTION macro to assign data or code in a specific section. + * Usage: SECTION(".my_section") + */ +#define SECTION(name) __attribute__((section(name))) + +/** + * @brief ALIGN_DEF + * Use the ALIGN_DEF macro to specify the alignment of a variable. + * Usage: ALIGN_DEF(4) + */ +#define ALIGN_DEF(N) __attribute__((aligned(N))) + +/** + * @brief WEAK_FUNCTION + * Use the WEAK_FUNCTION macro to declare a weak function. + * Usage: WEAK_FUNCTION(int my_weak_function(void)) + */ +#define WEAK_FUNCTION(function) __weak function + +/** + * @brief NO_INIT + * Use the NO_INIT macro to declare a not initialized variable. + * Usage: NO_INIT(int my_no_init_var) + * Usage: NO_INIT(uint16_t my_no_init_array[10]) + */ +#define NO_INIT(var) var __attribute__((section("NoInit"))) + +#else + +#error Neither ICCARM, CC ARM nor GNUC C detected. Define your macros. + +#endif +#endif +#endif + + +#endif /* ! COMPILER_H__ */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***/ diff --git a/Middlewares/ST/STM32_WPAN/ble/core/template/osal.c b/Middlewares/ST/STM32_WPAN/ble/core/template/osal.c new file mode 100644 index 0000000..850566b --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/template/osal.c @@ -0,0 +1,51 @@ +/***************************************************************************** + * @file osal.c + * @author MCD Application Team + * @brief Implements the interface defined in "osal.h" needed by the stack. + * Actually, only memset, memcpy and memcmp wrappers are implemented. + ***************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#include +#include "osal.h" + + +/** + * Osal_MemCpy + * + */ + +void* Osal_MemCpy( void *dest, const void *src, unsigned int size ) +{ + return memcpy( dest, src, size ); +} + +/** + * Osal_MemSet + * + */ + +void* Osal_MemSet( void *ptr, int value, unsigned int size ) +{ + return memset( ptr, value, size ); +} + +/** + * Osal_MemCmp + * + */ +int Osal_MemCmp( const void *s1, const void *s2, unsigned int size ) +{ + return memcmp( s1, s2, size ); +} diff --git a/Middlewares/ST/STM32_WPAN/ble/core/template/osal.h b/Middlewares/ST/STM32_WPAN/ble/core/template/osal.h new file mode 100644 index 0000000..665200a --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/core/template/osal.h @@ -0,0 +1,66 @@ +/***************************************************************************** + * @file osal.h + * @author MCD Application Team + * @brief This header file defines the OS abstraction layer used by + * the BLE stack. OSAL defines the set of functions which needs to be + * ported to target operating system and target platform. + * Actually, only memset, memcpy and memcmp wrappers are defined. + ***************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +#ifndef OSAL_H__ +#define OSAL_H__ + + +/** + * This function copies size number of bytes from a + * memory location pointed by src to a destination + * memory location pointed by dest + * + * @param[in] dest Destination address + * @param[in] src Source address + * @param[in] size size in the bytes + * + * @return Address of the destination + */ + +extern void* Osal_MemCpy( void *dest, const void *src, unsigned int size ); + +/** + * This function sets first number of bytes, specified + * by size, to the destination memory pointed by ptr + * to the specified value + * + * @param[in] ptr Destination address + * @param[in] value Value to be set + * @param[in] size Size in the bytes + * + * @return Address of the destination + */ + +extern void* Osal_MemSet( void *ptr, int value, unsigned int size ); + +/** + * This function compares n bytes of two regions of memory + * + * @param[in] s1 First buffer to compare. + * @param[in] s2 Second buffer to compare. + * @param[in] size Number of bytes to compare. + * + * @return 0 if the two buffers are equal, 1 otherwise + */ +extern int Osal_MemCmp( const void *s1, const void *s2, unsigned int size ); + + +#endif /* OSAL_H__ */ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/bls.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/bls.h new file mode 100644 index 0000000..5c97931 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/bls.h @@ -0,0 +1,103 @@ +/** + ****************************************************************************** + * @file bls.h + * @author MCD Application Team + * @brief Header for bls.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __BLS_H +#define __BLS_H + +#ifdef __cplusplus +extern "C" +{ +#endif + +/* Includes ------------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +typedef enum +{ + NO_FLAG = 0, + VALUE_UNIT_KILO_PASCAL = (1<<0), /*0 -> Blood pressure systolic, diastolic & Mean values in units of mmHg - if 1 -> in units of kPa*/ + TIME_STAMP_PRESENT = (1<<1), + PULSE_RATE_PRESENT = (1<<2), + USER_ID_PRESENT = (1<<3), + MEASUREMENT_STATUS_PRESENT = (1<<4) +} BLS_Measurement_Flags_t; + +typedef enum +{ + BLS_MEASUREMENT_IND_ENABLED_EVT, + BLS_MEASUREMENT_IND_DISABLED_EVT, +#if (BLE_CFG_BLS_INTERMEDIATE_CUFF_PRESSURE != 0) + BLS_INTERMEDIATE_CUFF_PRESSURE_NOTIF_ENABLED_EVT, + BLS_INTERMEDIATE_CUFF_PRESSURE_NOTIF_DISABLED_EVT, +#endif +} BLS_App_Opcode_Notification_evt_t; + +typedef struct +{ + BLS_App_Opcode_Notification_evt_t BLS_Evt_Opcode; +}BLS_App_Notification_evt_t; + +typedef struct +{ + uint16_t Year; + uint8_t Month; + uint8_t Day; + uint8_t Hours; + uint8_t Minutes; + uint8_t Seconds; +}BLS_TimeStamp_t; + +typedef struct +{ + uint16_t MeasurementValue_Systolic; + uint16_t MeasurementValue_Diastolic; + uint16_t MeasurementValue_Mean; +#if (BLE_CFG_BLS_TIME_STAMP_FLAG != 0) + BLS_TimeStamp_t TimeStamp; +#endif +#if (BLE_CFG_BLS_PULSE_RATE_FLAG != 0) + uint16_t PulseRate; +#endif +#if (BLE_CFG_BLS_USER_ID_FLAG != 0) + uint8_t UserID; +#endif +#if (BLE_CFG_BLS_MEASUREMENT_STATUS_FLAG != 0) + uint16_t MeasurementStatus; +#endif + uint8_t Flags; +}BLS_Value_t; + + +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +void BLS_Init(void); +void BLS_Update_Char(uint16_t UUID, uint8_t *pPayload); +void BLS_App_Notification(BLS_App_Notification_evt_t * pNotification); + +#ifdef __cplusplus +} +#endif + +#endif /*__BLS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/bvopus_service_stm.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/bvopus_service_stm.h new file mode 100644 index 0000000..1973b79 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/bvopus_service_stm.h @@ -0,0 +1,209 @@ +/** + ****************************************************************************** + * @file bluevoice_opus.h + * @author SRA-A&SP + * @version V1.0.1 + * @date 22-Oct-2019 + * @brief This file contains definitions for BlueVoiceOPUS service. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT(c) 2019 STMicroelectronics

+ * + * Redistribution and use in source and binary forms, with or without modification, + * are permitted provided that the following conditions are met: + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * 2. Redistributions in binary form must reproduce the above copyright notice, + * this list of conditions and the following disclaimer in the documentation + * and/or other materials provided with the distribution. + * 3. Neither the name of STMicroelectronics nor the names of its contributors + * may be used to endorse or promote products derived from this software + * without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE + * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL + * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR + * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER + * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, + * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE + * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __BVOPUS_SERVICE_STM_H +#define __BVOPUS_SERVICE_STM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "opus.h" +#include "string.h" +#include "opus_private.h" +#include "ble_gatt_aci.h" +#include "opus_interface_stm.h" + +/*!< Return states values. */ +typedef enum +{ + BV_OPUS_SUCCESS = 0x00, /*!< Success.*/ + BV_OPUS_ERROR = 0x01, /*!< Error.*/ + BV_OPUS_TIMEOUT = 0x02, /*!< A BLE timeout occurred.*/ + BV_OPUS_TX_HANDLE_NOT_AVAILABLE = 0x10, /*!< TX BlueVoiceOPUS characteristics handle not set.*/ + BV_OPUS_NOTIF_DISABLE = 0x11, /*!< The notifications are disabled.*/ + BV_OPUS_INVALID_PARAM = 0x12, /*!< Invalid Opus parameters.*/ + BV_OPUS_ENC_NOT_CONFIG = 0x13, /*!< BlueVoiceOPUS encoder not configured.*/ + BV_OPUS_DEC_NOT_CONFIG = 0x14, /*!< BlueVoiceOPUS decoder not configured.*/ + BV_OPUS_PKT_NOT_COMPLETE = 0x15, /*!< Received Opus packet not completed.*/ +} BV_OPUS_Status; + +/*!< BVOPUS control event type. */ +typedef enum +{ + BVOPUS_STM_START_STREAMING_EVT, /*!< Requested to start audio streaming.*/ + BVOPUS_STM_STOP_STREAMING_EVT, /*!< Requested to stop audio streaming.*/ + BVOPUS_STM_ENABLE_CTRL_EVT, /*!< Control char enabled.*/ + BVOPUS_STM_DISABLE_CTRL_EVT, /*!< Control char disable.*/ + BVOPUS_STM_ERROR_EVT, /*!< Error.*/ +} BVOPUS_STM_evt_code_t; + +/*!< BlueVoice service and characteristics uuid. */ +typedef struct +{ + Service_UUID_t service_uuid; /*!< Service UUID.*/ + Char_UUID_t audio_uuid; /*!< Audio characteristic UUID.*/ + Char_UUID_t ctrl_uuid; /*!< Control characteristic UUID.*/ +} BV_OPUS_uuid_t; + +/*!< BlueVoiceOPUS service and characteristics handle. */ +typedef struct +{ + uint16_t ServiceHandle; /*!< Service handle.*/ + uint16_t ServiceEndHandle; /*!< Service End handle.*/ + uint16_t CharAudioHandle; /*!< Audio characteristic handle.*/ + uint16_t CharCtrlHandle; /*!< Control characteristic handle.*/ +} BV_OPUS_ProfileHandle_t; + + +/* Define --------------------------------------------------------------------*/ + +/*!< BlueNRG low-level communication timeout.*/ +#define BV_OPUS_SENDING_TIMEOUT 0xFF + +/*!< Control message type */ +#define BV_OPUS_CONTROL (uint8_t)0x0A +#define BV_OPUS_ENABLE_NOTIF_REQ (uint8_t)0x10 +#define BV_OPUS_DISABLE_NOTIF_REQ (uint8_t)0x11 + +/* External constant ---------------------------------------------------------*/ +extern const uint8_t bvopus_service_uuid[16]; +extern const uint8_t bvopus_audio_char_uuid[16]; +extern const uint8_t bvopus_ctrl_char_uuid[16]; + +/* Function prototype --------------------------------------------------------*/ + +/** +* @brief Called when a Start or Stop streaming event occurs. +* @param Evt_code: start or stop streaming event. +* @retval None. +*/ +void BVOPUS_STM_APP_Notification(BVOPUS_STM_evt_code_t Evt_code); + +/** + * @brief BlueVoice Opus Service initialization + * @param None + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +void BVOPUS_STM_Init(void); + +/** + * @brief This function initializes Opus encoder. + * @param Opus encoder configuration. + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BVOPUS_CodecEncInit(OPUS_IF_ENC_ConfigTypeDef *ENC_configOpus); + +/** + * @brief This function initializes Opus decoder. + * @param Opus decoder configuration. + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BVOPUS_CodecDecInit(OPUS_IF_DEC_ConfigTypeDef *DEC_configOpus); + +/** + * @brief This function sets the maximum ble packet size. + * @param max_length: maximum ble packet size. + * @retval None. + */ +void BluevoiceOPUS_SetMaxDataLength(uint16_t max_length); + +/** + * @brief This function returns the audio notification status. + * @param None. + * @retval 1 if audio notification are enabled, 0 otherwise. + */ +uint8_t BluevoiceOPUS_isAudioNotifEnabled(void); + +/** + * @brief This function returns the control notification status. + * @param None. + * @retval 1 if the control notification are enabled, 0 otherwise. + */ +uint8_t BluevoiceOPUS_isCtrlNotifEnabled(void); + +/** + * @brief This function is called to decode audio data using opus. + * @param buf_in: pointer to the encoded buffer. + * @param len_in: buffer in length. + * @param buf_out: pointer to the decoded buffer. + * @param pcm_samples: number of PCM samples decoded. + * @param opus_err: @ref opus_errorcodes. + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BluevoiceOPUS_ParseData(uint8_t *buf_in, uint8_t len_in, uint8_t *buf_out, uint16_t *pcm_samples, int *opus_err); + +/** + * @brief This function is called to packetize, encode and send audio data. + * @param data_buffer: data to be sent + * @param opus_err: @ref opus_errorcodes. + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BluevoiceOPUS_SendAudioData(uint8_t *data_buffer, int *opus_err); + +/** + * @brief This function is called to send control command. + * @param data_buffer: data to be sent + * @param Nb_bytes: number of bytes to be sent (max 20) + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BluevoiceOPUS_SendCtrlData(uint8_t *data_buffer, uint8_t Nb_bytes); + +/** + * @brief This function is called to send an enable notification request. + * @param None + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BluevoiceOPUS_SendEnableNotifReq(void); + +/** + * @brief This function is called to send a disable notification request. + * @param None + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BluevoiceOPUS_SendDisableNotifReq(void); + + +#ifdef __cplusplus +} +#endif + +#endif /* __BVOPUS_SERVICE_STM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/crs_stm.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/crs_stm.h new file mode 100644 index 0000000..ecf9d0e --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/crs_stm.h @@ -0,0 +1,75 @@ + +/** + ****************************************************************************** + * @file crs_stm.h + * @author MCD Application Team + * @version V0.0.1.alpha + * @date 04-September-2018 + * @brief Header for crs_stm.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32XX_CRS_H +#define __STM32XX_CRS_H + +#ifdef __cplusplus +extern "C" +{ +#endif + +/* Includes ------------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +typedef enum +{ + CRS_NOTIFY_ENABLED_EVT, + CRS_NOTIFY_DISABLED_EVT, + CRS_READ_EVT, + CRS_WRITE_EVT, +} CRS_Opcode_evt_t; + +typedef struct +{ + uint8_t * pPayload; + uint8_t Length; +}CRS_Data_t; + +typedef struct +{ + CRS_Opcode_evt_t CRS_Evt_Opcode; + CRS_Data_t DataTransfered; + uint16_t ConnectionHandle; + uint8_t ServiceInstance; +}CRSAPP_Notification_evt_t; + + +/* Exported constants --------------------------------------------------------*/ +#define CRS_MAX_DATA_LEN (ATT_MTU - 3) /**< Maximum length of data (in bytes) that can be transmitted to the peer. */ + +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +void CRS_STM_Init(void); +void CRSAPP_Notification(CRSAPP_Notification_evt_t *pNotification); +tBleStatus CRSAPP_Update_Char(uint16_t UUID, uint8_t *pPayload); + + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32XX_CRS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/dis.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/dis.h new file mode 100644 index 0000000..d23ec7d --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/dis.h @@ -0,0 +1,53 @@ +/** + ****************************************************************************** + * @file dis.h + * @author MCD Application Team + * @brief Header for dis.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __DIS_H +#define __DIS_H + +#ifdef __cplusplus +extern "C" +{ +#endif + +/* Includes ------------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +typedef struct +{ + uint8_t *pPayload; + uint8_t Length; +}DIS_Data_t; + + +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +void DIS_Init(void); +tBleStatus DIS_UpdateChar(uint16_t uuid, DIS_Data_t *p_data); + +#ifdef __cplusplus +} +#endif + +#endif /*__DIS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/eds_stm.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/eds_stm.h new file mode 100644 index 0000000..5a3328a --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/eds_stm.h @@ -0,0 +1,80 @@ + +/** + ****************************************************************************** + * @file eds_stm.h + * @author MCD Application Team + * @brief Header for stm32xx_enddevicemanagement.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __EDS_STM_H +#define __EDS_STM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ + + +/* Exported types ------------------------------------------------------------*/ +typedef enum +{ + EDS_STM_NOTIFY_DISABLED_EVT, + EDS_STM_NOTIFY_ENABLED_EVT, +} EDS_STM_Opcode_evt_t; + +typedef struct +{ + uint8_t Device1_Status; + uint8_t Device2_Status; + uint8_t Device3_Status; + uint8_t Device4_Status; + uint8_t Device5_Status; + uint8_t Device6_Status; + }EDS_STM_Status_t; + +typedef struct +{ + uint8_t * pPayload; + uint8_t Length; +}EDS_STM_Data_t; + +typedef struct +{ + EDS_STM_Opcode_evt_t EDS_Evt_Opcode; + EDS_STM_Data_t DataTransfered; + uint16_t ConnectionHandle; + }EDS_STM_App_Notification_evt_t; + + + +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +void EDS_STM_Init( void ); +void EDS_STM_App_Notification(EDS_STM_App_Notification_evt_t * pNotification); +tBleStatus EDS_STM_Update_Char(uint16_t UUID, uint8_t *pPayload); + + +#ifdef __cplusplus +} +#endif + +#endif /*__EDS_STM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/hids.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/hids.h new file mode 100644 index 0000000..f9a902d --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/hids.h @@ -0,0 +1,78 @@ +/** + ****************************************************************************** + * @file hids.h + * @author MCD Application Team + * @brief Header for hids.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __HIDS_H +#define __HIDS_H + +#ifdef __cplusplus +extern "C" +{ +#endif + +/* Includes ------------------------------------------------------------------*/ + + +/* Exported types ------------------------------------------------------------*/ +typedef enum +{ + HIDS_REPORT_NOTIFICATION_ENABLED, + HIDS_REPORT_NOTIFICATION_DISABLED, + HIDS_KEYB_INPUT_NOTIFY_ENABLED, + HIDS_KEYB_INPUT_NOTIFY_DISABLED, + HIDS_MOUSE_INPUT_NOTIFY_ENABLED, + HIDS_MOUSE_INPUT_NOTIFY_DISABLED, + HIDS_OUTPUT_REPORT, + HIDS_KEYBOARD_INPUT_REPORT, + HIDS_KEYBOARD_OUTPUT_REPORT, + HIDS_MOUSE_INPUT_REPORT +} HIDS_Opcode_Notification_evt_t; + +typedef struct +{ + HIDS_Opcode_Notification_evt_t HIDS_Evt_Opcode; + uint8_t Instance; + uint8_t Index; + uint8_t ReportLength; + uint8_t *pReport; +} HIDS_App_Notification_evt_t; + + +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +void HIDS_Init(void); +tBleStatus HIDS_Update_Char(uint16_t UUID, + uint8_t service_instance, + uint8_t Report_Index, + uint8_t report_size, + uint8_t *pPayload); +void HIDS_Notification(HIDS_App_Notification_evt_t *pNotification); + + +#ifdef __cplusplus +} +#endif + +#endif /*__HIDS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/hrs.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/hrs.h new file mode 100644 index 0000000..3abc5a7 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/hrs.h @@ -0,0 +1,100 @@ +/** + ****************************************************************************** + * @file hrs.h + * @author MCD Application Team + * @brief Header for stm32xx_heartrate.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __HRS_H +#define __HRS_H + +#ifdef __cplusplus +extern "C" { +#endif + + /* Includes ------------------------------------------------------------------*/ + /* Exported types ------------------------------------------------------------*/ + typedef enum + { + HRS_HRM_VALUE_FORMAT_UINT16 = 1, + HRS_HRM_SENSOR_CONTACTS_PRESENT = 2, + HRS_HRM_SENSOR_CONTACTS_SUPPORTED = 4, + HRS_HRM_ENERGY_EXPENDED_PRESENT = 8, + HRS_HRM_RR_INTERVAL_PRESENT = 0x10 + } HRS_HrmFlags_t; + + typedef enum + { + HRS_BODY_SENSOR_LOCATION_OTHER = 0, + HRS_BODY_SENSOR_LOCATION_CHEST = 1, + HRS_BODY_SENSOR_LOCATION_WRIST = 2, + HRS_BODY_SENSOR_LOCATION_FINGER = 3, + HRS_BODY_SENSOR_LOCATION_HAND = 4, + HRS_BODY_SENSOR_LOCATION_EAR_LOBE = 5, + HRS_BODY_SENSOR_LOCATION_FOOT = 6 + } HRS_BodySensorLocation_t; + + typedef enum + { + HRS_RESET_ENERGY_EXPENDED_EVT, + HRS_NOTIFICATION_ENABLED, + HRS_NOTIFICATION_DISABLED, + HRS_STM_BOOT_REQUEST_EVT, + } HRS_NotCode_t; + + typedef struct +{ + uint8_t * pPayload; + uint8_t Length; +}HRS_Data_t; + +typedef struct +{ + HRS_NotCode_t HRS_Evt_Opcode; + HRS_Data_t DataTransfered; + uint16_t ConnectionHandle; + uint8_t ServiceInstance; +}HRS_App_Notification_evt_t; + + typedef struct{ + uint16_t MeasurementValue; +#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG == 1) + uint16_t EnergyExpended; +#endif +#if (BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG != 0) + uint16_t aRRIntervalValues[BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG + BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG]; + uint8_t NbreOfValidRRIntervalValues; +#endif + uint8_t Flags; + }HRS_MeasVal_t; + + /* Exported constants --------------------------------------------------------*/ + /* External variables --------------------------------------------------------*/ + /* Exported macros -----------------------------------------------------------*/ + /* Exported functions ------------------------------------------------------- */ + void HRS_Init(void); + tBleStatus HRS_UpdateChar(uint16_t uuid, uint8_t *p_payload); + void HRS_Notification(HRS_App_Notification_evt_t *pNotification); + +#ifdef __cplusplus +} +#endif + +#endif /*__HRS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/hts.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/hts.h new file mode 100644 index 0000000..f8bc169 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/hts.h @@ -0,0 +1,114 @@ + +/** + ****************************************************************************** + * @file hts.h + * @author MCD Application Team + * @brief Header for shst.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __HTS_H +#define __HTS_H + +#ifdef __cplusplus +extern "C" +{ +#endif + +/* Includes ------------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +typedef enum +{ + NO_FLAGS = 0, + VALUE_UNIT_FAHRENHEIT = (1<<0), + SENSOR_TIME_STAMP_PRESENT = (1<<1), + SENSOR_TEMPERATURE_TYPE_PRESENT = (1<<2), +} HTS_TM_Flags_t; + +typedef enum +{ + TT_Armpit = 1, + TT_Body = 2, + TT_Ear = 3, + TT_Finger = 4, + TT_Gastro_intestinal_Tract = 5, + TT_Mouth = 6, + TT_Rectum = 7, + TT_Toe = 8, + TT_Tympanum = 9 +} HTS_Temperature_Type_t; + +typedef enum +{ + HTS_MEASUREMENT_INTERVAL_RECEIVED_EVT, + HTS_MEASUREMENT_IND_ENABLED_EVT, + HTS_MEASUREMENT_IND_DISABLED_EVT, + HTS_MEASUREMENT_INTERVAL_IND_ENABLED_EVT, + HTS_MEASUREMENT_INTERVAL_IND_DISABLED_EVT, + HTS_INTERMEDIATE_TEMPERATURE_NOT_ENABLED_EVT, + HTS_INTERMEDIATE_TEMPERATURE_NOT_DISABLED_EVT, +} HTS_App_Opcode_Notification_evt_t; + +typedef struct +{ + HTS_App_Opcode_Notification_evt_t HTS_Evt_Opcode; +#if (BLE_CFG_HTS_MEASUREMENT_INTERVAL != 0) + uint16_t RangeInterval; +#endif +}HTS_App_Notification_evt_t; + +#if (BLE_CFG_HTS_TIME_STAMP_FLAG != 0) +typedef struct +{ + uint16_t Year; + uint8_t Month; + uint8_t Day; + uint8_t Hours; + uint8_t Minutes; + uint8_t Seconds; +}HTS_TimeStamp_t; +#endif + +typedef struct +{ + uint32_t MeasurementValue; +#if (BLE_CFG_HTS_TIME_STAMP_FLAG != 0) + HTS_TimeStamp_t TimeStamp; +#endif +#if (BLE_CFG_HTS_TEMPERATURE_TYPE_VALUE_STATIC == 0) + HTS_Temperature_Type_t TemperatureType; +#endif + uint8_t Flags; +}HTS_TemperatureValue_t; + + +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +void HTS_Init(void); +tBleStatus HTS_Update_Char(uint16_t UUID, + uint8_t *pPayload); +void HTS_App_Notification(HTS_App_Notification_evt_t * pNotification); + +#ifdef __cplusplus +} +#endif + +#endif /*__HTS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/ias.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/ias.h new file mode 100644 index 0000000..a18dd41 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/ias.h @@ -0,0 +1,63 @@ +/** + ****************************************************************************** + * @file ias.h + * @author MCD Application Team + * @brief Header for ias.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __IAS_H +#define __IAS_H + +#ifdef __cplusplus +extern "C" +{ +#endif + + +/* Includes ------------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +typedef enum +{ + IAS_NO_ALERT_EVT, + IAS_MID_ALERT_EVT, + IAS_HIGH_ALERT_EVT +} IAS_App_Opcode_Notification_evt_t; + +typedef struct +{ + IAS_App_Opcode_Notification_evt_t IAS_Evt_Opcode; +}IAS_App_Notification_evt_t; + + +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +void IAS_Init(void); +tBleStatus IAS_Update_Char(uint16_t UUID, uint8_t *pPayload); +void IAS_App_Notification(IAS_App_Notification_evt_t *pNotification); + + +#ifdef __cplusplus +} +#endif + +#endif /*__IAS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/lls.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/lls.h new file mode 100644 index 0000000..25e85ce --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/lls.h @@ -0,0 +1,64 @@ +/** + ****************************************************************************** + * @file lls.h + * @author MCD Application Team + * @brief Header for lls.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __LLS_H +#define __LLS_H + +#ifdef __cplusplus +extern "C" +{ +#endif + +/* Includes ------------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +typedef enum +{ + LLS_NO_ALERT_EVT, + LLS_MID_ALERT_EVT, + LLS_HIGH_ALERT_EVT, + LLS_DISCONNECT_EVT, + LLS_CONNECT_EVT +} LLS_App_Opcode_Notification_evt_t; + +typedef struct +{ + LLS_App_Opcode_Notification_evt_t LLS_Evt_Opcode; +}LLS_App_Notification_evt_t; + + +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +void LLS_Init(void); +tBleStatus LLS_Update_Char(uint16_t UUID, uint8_t *pPayload); +void LLS_App_Notification(LLS_App_Notification_evt_t *pNotification); + + +#ifdef __cplusplus +} +#endif + +#endif /*__LLS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/mesh.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/mesh.h new file mode 100644 index 0000000..818665d --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/mesh.h @@ -0,0 +1,70 @@ +/** + ****************************************************************************** + * @file mesh.h + * @author MCD Application Team + * @brief Header for mesh.c module + ****************************************************************************** + * @attention + * + *

© Copyright c 2017 STMicroelectronics International N.V. + * All rights reserved.

+ * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted, provided that the following conditions are met: + * + * 1. Redistribution of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * 2. Redistributions in binary form must reproduce the above copyright notice, + * this list of conditions and the following disclaimer in the documentation + * and/or other materials provided with the distribution. + * 3. Neither the name of STMicroelectronics nor the names of other + * contributors to this software may be used to endorse or promote products + * derived from this software without specific written permission. + * 4. This software, including modifications and/or derivative works of this + * software, must execute solely and exclusively on microcontroller or + * microprocessor devices manufactured by or for STMicroelectronics. + * 5. Redistribution and use of this software other than as permitted under + * this license is void and will automatically terminate your rights under + * this license. + * + * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT + * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A + * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY + * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT + * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, + * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT + * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, + * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, + * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __MESH_H +#define __MESH_H + +#ifdef __cplusplus +extern "C" +{ +#endif + + /* Includes ------------------------------------------------------------------*/ + /* Exported types ------------------------------------------------------------*/ + /* Exported constants --------------------------------------------------------*/ + /* External variables --------------------------------------------------------*/ + /* Exported macros -----------------------------------------------------------*/ + /* Exported functions ------------------------------------------------------- */ + void MESH_Init(void); + +#ifdef __cplusplus +} +#endif + +#endif /*__MESH_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/motenv_stm.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/motenv_stm.h new file mode 100644 index 0000000..3761caa --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/motenv_stm.h @@ -0,0 +1,168 @@ + +/** + ****************************************************************************** + * @file motenv_stm.h + * @author SRA/AST + * @brief Header for motenv_stm.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef MOTENV_STM_H +#define MOTENV_STM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/** + * @brief MOTENV Event Opcode definition + */ +typedef enum +{ + /* HW Service Chars related events */ + HW_MOTION_NOTIFY_ENABLED_EVT, + HW_MOTION_NOTIFY_DISABLED_EVT, + HW_ENV_NOTIFY_ENABLED_EVT, + HW_ENV_NOTIFY_DISABLED_EVT, + HW_ENV_READ_EVT, + HW_ACC_EVENT_NOTIFY_ENABLED_EVT, + HW_ACC_EVENT_NOTIFY_DISABLED_EVT, + HW_ACC_EVENT_READ_EVT, + /* SW Service Chars related events */ + SW_MOTIONFX_NOTIFY_ENABLED_EVT, + SW_MOTIONFX_NOTIFY_DISABLED_EVT, + SW_ECOMPASS_NOTIFY_ENABLED_EVT, + SW_ECOMPASS_NOTIFY_DISABLED_EVT, + SW_ACTIVITY_REC_NOTIFY_ENABLED_EVT, + SW_ACTIVITY_REC_NOTIFY_DISABLED_EVT, + SW_ACTIVITY_REC_READ_EVT, + SW_CARRY_POSITION_NOTIFY_ENABLED_EVT, + SW_CARRY_POSITION_NOTIFY_DISABLED_EVT, + SW_CARRY_POSITION_READ_EVT, + SW_GESTURE_REC_NOTIFY_ENABLED_EVT, + SW_GESTURE_REC_NOTIFY_DISABLED_EVT, + SW_GESTURE_REC_READ_EVT, + SW_PEDOMETER_NOTIFY_ENABLED_EVT, + SW_PEDOMETER_NOTIFY_DISABLED_EVT, + SW_PEDOMETER_READ_EVT, + SW_INTENSITY_DET_NOTIFY_ENABLED_EVT, + SW_INTENSITY_DET_NOTIFY_DISABLED_EVT, + /* Config Service Chars related events */ + CONFIG_NOTIFY_ENABLED_EVT, + CONFIG_NOTIFY_DISABLED_EVT, + CONFIG_WRITE_EVT, + /* Console Service Chars related events */ + CONSOLE_TERM_NOTIFY_ENABLED_EVT, + CONSOLE_TERM_NOTIFY_DISABLED_EVT, + CONSOLE_STDERR_NOTIFY_ENABLED_EVT, + CONSOLE_STDERR_NOTIFY_DISABLED_EVT, + CONSOLE_TERM_READ_EVT, + CONSOLE_STDERR_READ_EVT +} MOTENV_STM_Opcode_evt_t; + +/** + * @brief MOTENV Event data structure definition + */ +typedef struct +{ + uint8_t *pPayload; + uint8_t Length; +} MOTENV_STM_Data_t; + +/** + * @brief MOTENV Notification structure definition + */ +typedef struct +{ + MOTENV_STM_Opcode_evt_t Motenv_Evt_Opcode; + MOTENV_STM_Data_t DataTransfered; + uint16_t ConnectionHandle; + uint8_t ServiceInstance; +} MOTENV_STM_App_Notification_evt_t; + + +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/** + * @brief Motion (Acc-Gyro-Magneto) Char shortened UUID + */ +#define MOTION_CHAR_UUID (0xE000) +/** + * @brief Environmental (Temp-Humidity-Pressure) Char shortened UUID + */ +#define ENV_CHAR_UUID (0x1D00) +/** + * @brief Acceleration event Char shortened UUID + */ +#define ACC_EVENT_CHAR_UUID (0x0004) +/** + * @brief Sensor Fusion Char shortened UUID + */ +#define MOTION_FX_CHAR_UUID (0x0100) +/** + * @brief E-Compass event Char shortened UUID + */ +#define ECOMPASS_CHAR_UUID (0x0040) +/** + * @brief Activity Recognition Char event Char shortened UUID + */ +#define ACTIVITY_REC_CHAR_UUID (0x0010) +/** + * @brief Carry Position event Char shortened UUID + */ +#define CARRY_POSITION_CHAR_UUID (0x0008) +/** + * @brief Gesture Recognition event Char shortened UUID + */ +#define GESTURE_REC_CHAR_UUID (0x0200) +/** + * @brief Pedometer Char shortened UUID + */ +#define PEDOMETER_CHAR_UUID (0x0001) +/** + * @brief Intensity Detection Char shortened UUID + */ +#define INTENSITY_DET_CHAR_UUID (0x0020) +/** + * @brief Config Char shortened UUID + */ +#define CONFIG_CHAR_UUID (0x0002) +/** + * @brief Console Terminal Char shortened UUID + */ +#define CONSOLE_TERM_CHAR_UUID (0x010E) +/** + * @brief Cosnole Stderr Char shortened UUID + */ +#define CONSOLE_STDERR_CHAR_UUID (0x020E) + +/* Exported functions ------------------------------------------------------- */ +void MOTENV_STM_Init(void); +void MOTENV_STM_App_Notification(MOTENV_STM_App_Notification_evt_t *pNotification); +tBleStatus MOTENV_STM_App_Update_Char(uint16_t UUID, uint8_t payloadLen, uint8_t *pPayload); + + +#ifdef __cplusplus +} +#endif + +#endif /* MOTENV_STM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/opus_interface_stm.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/opus_interface_stm.h new file mode 100644 index 0000000..1a7ea93 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/opus_interface_stm.h @@ -0,0 +1,212 @@ +/** + ****************************************************************************** + * @file opus_interface_stm.h + * @author SRA-A&SP + * @version V1.0.0 + * @date 08-May-2019 + * @brief This file contains definitions for the opus interface. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT(c) 2019 STMicroelectronics

+ * + * Redistribution and use in source and binary forms, with or without modification, + * are permitted provided that the following conditions are met: + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * 2. Redistributions in binary form must reproduce the above copyright notice, + * this list of conditions and the following disclaimer in the documentation + * and/or other materials provided with the distribution. + * 3. Neither the name of STMicroelectronics nor the names of its contributors + * may be used to endorse or promote products derived from this software + * without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE + * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL + * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR + * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER + * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, + * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE + * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __OPUS_INTERFACE_STM_H +#define __OPUS_INTERFACE_STM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "opus.h" +#include "opus_private.h" +#include "ble_gatt_aci.h" + +/** + * @brief Return states values. + */ +typedef enum +{ + OPUS_IF_SUCCESS = 0x00, /*!< Success.*/ + OPUS_IF_ERROR = 0x01, /*!< Error.*/ + OPUS_IF_INVALID_PARAM = 0x02, /*!< Invalid Opus parameters.*/ + OPUS_IF_ENC_NOT_CONFIG = 0x03, /*!< BlueVoiceOPUS encoder not configured.*/ + OPUS_IF_DEC_NOT_CONFIG = 0x04, /*!< BlueVoiceOPUS decoder not configured.*/ +} OPUS_IF_Status; + + +/** + * @brief Opus encoder configuration parameters. + */ +typedef struct +{ + float ms_frame; /*!< audio frame size [ms] (2.5, 5, 10, 20, 40, 60).*/ + + uint32_t sample_freq; /*!< Audio sampling frequency [Hz] (8000, 12000, 16000, 24000, 48000).*/ + + uint8_t channels; /*!< Number of audio input channels. */ + + int application; /*!< Specifies the application type (OPUS_APPLICATION_VOIP, OPUS_APPLICATION_AUDIO, OPUS_APPLICATION_RESTRICTED_LOWDELAY) see opus_define.h. */ + + uint32_t bitrate; /*!< Specifies the choosen encoding bitrate [bps] (from 6000 to 510000). */ + + uint8_t complexity; /*!< Specifies the choosen encoding complexity (from 0 to 10). */ + +} OPUS_IF_ENC_ConfigTypeDef; + + +/** + * @brief Opus decoder configuration parameters. + */ +typedef struct +{ + float ms_frame; /*!< audio frame size [ms] (2.5, 5, 10, 20, 40, 60). */ + + uint32_t sample_freq; /*!< Audio sampling frequency [Hz] (8000, 12000, 16000, 24000, 48000). */ + + uint8_t channels; /*!< Number of audio input channels */ + + uint32_t bitrate; /*!< Specifies the choosen encoding bitrate [bps] (from 6000 to 510000). */ + +} OPUS_IF_DEC_ConfigTypeDef; + + +/** + * @brief Encoder initialization. + * @param Opus encoder configuration. + * @param opus_err: @ref opus_errorcodes + * @retval OPUS_IF_Status: Value indicating success or error (in case of error check opus_err). + */ +OPUS_IF_Status OPUS_IF_ENC_Init(OPUS_IF_ENC_ConfigTypeDef *ENC_configOpus, int *opus_err); + +/** + * @brief Encoder deinit function. + * @param None. + * @retval None. + */ +void OPUS_IF_ENC_Deinit(void); + +/** + * @brief This function returns if the the Opus Encoder is configured. + * @param None. + * @retval uint8_t: 1 if the Encoder is configured 0 otherwise. + */ +uint8_t OPUS_IF_ENC_IsConfigured(void); + +/** + * @brief Decoder initialization. + * @param Opus decoder configuration. + * @param opus_err: @ref opus_errorcodes + * @retval OPUS_IF_Status: Value indicating success or error (in case of error check opus_err). + */ +OPUS_IF_Status OPUS_IF_DEC_Init(OPUS_IF_DEC_ConfigTypeDef *DEC_configOpus, int *opus_err); + +/** + * @brief Decoder deinit function. + * @param None. + * @retval None. + */ +void OPUS_IF_DEC_Deinit(void); + +/** + * @brief This function returns if the the Opus Decoder is configured. + * @param None. + * @retval uint8_t: 1 if the Decoder is configured 0 otherwise. + */ +uint8_t OPUS_IF_DEC_IsConfigured(void); + +/** + * @brief Set bitrate to be used for encoding + * @param bitrate: Indicate the bitrate in bit per second. + * @param opus_err: @ref opus_errorcodes. + * @retval OPUS_IF_Status: Value indicating success or error (in case of error check opus_err). + */ +OPUS_IF_Status OPUS_IF_ENC_Set_Bitrate(OPUS_IF_ENC_ConfigTypeDef *ENC_configOpus, int bitrate, int *opus_err); + +/** + * @brief Set constant bitrate option for the encoder. + * @param None. + * @retval OPUS_IF_Status: Value indicating success or error. + */ +OPUS_IF_Status OPUS_IF_ENC_Set_CBR(void); + +/** + * @brief Set variable bitrate option for the encoder. + * @param None. + * @retval OPUS_IF_Status: Value indicating success or error. + */ +OPUS_IF_Status OPUS_IF_ENC_Set_VBR(void); + +/** + * @brief Set complexity to be used for encoding + * @param complexity: value from o to 10. + * @param opus_err: @ref opus_errorcodes. + * @retval OPUS_IF_Status: Value indicating success or error (in case of error check opus_err). + */ +OPUS_IF_Status OPUS_IF_ENC_Set_Complexity(OPUS_IF_ENC_ConfigTypeDef *ENC_configOpus, int complexity, int *opus_err); + +/** + * @brief Force the encoder to use only SILK + * @param None. + * @retval OPUS_IF_Status: Value indicating success or error. + */ +OPUS_IF_Status OPUS_IF_ENC_Force_SILKmode(void); + +/** + * @brief Force the encoder to use only CELT. + * @param None. + * @retval OPUS_IF_Status: Value indicating success or error. + */ +OPUS_IF_Status OPUS_IF_ENC_Force_CELTmode(void); + +/** + * @brief Encoding functions. + * @param buf_in: pointer to the PCM buffer to be encoded. + * @param buf_out: pointer to the Encoded buffer. + * @retval Number of bytes in case of success, 0 viceversa. + */ +int OPUS_IF_ENC_Encode(uint8_t * buf_in, uint8_t * buf_out); + +/** + * @brief Decoding functions. + * @param buf_in: pointer to the Encoded buffer to be decoded. + * @param len: length of the buffer in. + * @param buf_out: pointer to the Decoded buffer. + * @retval Number of decoded samples or @ref opus_errorcodes. + */ +int OPUS_IF_DEC_Decode(uint8_t * buf_in, uint32_t len, uint8_t * buf_out); + + +#ifdef __cplusplus +} +#endif + +#endif /* __OPUS_INTERFACE_STM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/otas_stm.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/otas_stm.h new file mode 100644 index 0000000..4645969 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/otas_stm.h @@ -0,0 +1,109 @@ +/** + ****************************************************************************** + * @file otas_stm.h + * @author MCD Application Team + * @brief Interface to OTA BLE service + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __OTAS_STM_H +#define __OTAS_STM_H + +#ifdef __cplusplus +extern "C" { +#endif + + /* Includes ------------------------------------------------------------------*/ +#include "stm32_wpan_common.h" + + /* Exported defines -----------------------------------------------------------*/ +#define OTAS_STM_RAW_DATA_SIZE (20) + + /* Exported types ------------------------------------------------------------*/ + typedef enum + { + OTAS_STM_BASE_ADDR_ID, + OTAS_STM_RAW_DATA_ID, + OTAS_STM_CONF_ID, + OTAS_STM_CONF_EVENT_ID, + } OTAS_STM_ChardId_t; + + typedef enum + { + OTAS_STM_STOP_ALL_UPLOAD = 0x00, + OTAS_STM_WIRELESS_FW_UPLOAD = 0x01, + OTAS_STM_APPLICATION_UPLOAD = 0x02, + OTAS_STM_UPLOAD_FINISHED = 0x07, + OTAS_STM_CANCEL_UPLOAD = 0x08, + } OTAS_STM_Command_t; + + typedef enum + { + OTAS_STM_REBOOT_CONFIRMED = 0x01, + } OTAS_STM_Indication_Msg_t; + + typedef struct{ + uint8_t *pPayload; + OTAS_STM_ChardId_t ChardId; + uint8_t ValueLength; + } OTA_STM_Notification_t; + + typedef PACKED_STRUCT{ + OTAS_STM_Command_t Command; /**< [0:7] */ + uint8_t Base_Addr[3]; /**< [8:31] */ + } OTA_STM_Base_Addr_Event_Format_t; + + typedef PACKED_STRUCT{ + uint8_t Raw_Data[OTAS_STM_RAW_DATA_SIZE]; + } OTA_STM_Raw_Data_Event_Format_t; + + typedef PACKED_STRUCT{ + aci_gatt_server_confirmation_event_rp0 Conf_Event; + } OTA_STM_Conf_Event_Format_t; + + typedef PACKED_STRUCT{ + OTAS_STM_Indication_Msg_t Conf_Msg; + } OTA_STM_Conf_Char_Format_t; + + /* Exported constants --------------------------------------------------------*/ + /* External variables --------------------------------------------------------*/ + /* Exported macros -----------------------------------------------------------*/ + /* Exported functions ------------------------------------------------------- */ + void OTAS_STM_Notification( OTA_STM_Notification_t *p_notification ); + + /** + * @brief Service initialization + * @param None + * @retval None + */ + void OTAS_STM_Init(void); + + /** + * @brief Characteristic update + * @param ChardId: Id of the characteristic to be written + * @param p_payload: The new value to be written + * @retval Command status + */ + tBleStatus OTAS_STM_UpdateChar(OTAS_STM_ChardId_t ChardId, uint8_t *p_payload); + +#ifdef __cplusplus +} +#endif + +#endif /*__OTAS_STM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/p2p_stm.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/p2p_stm.h new file mode 100644 index 0000000..45720f7 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/p2p_stm.h @@ -0,0 +1,74 @@ + +/** + ****************************************************************************** + * @file p2p_stm.h + * @author MCD Application Team + * @brief Header for p2p_stm.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __P2PS_STM_H +#define __P2PS_STM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ + + + +/* Exported types ------------------------------------------------------------*/ +typedef enum +{ + P2PS_STM__NOTIFY_ENABLED_EVT, + P2PS_STM_NOTIFY_DISABLED_EVT, + P2PS_STM_READ_EVT, + P2PS_STM_WRITE_EVT, + P2PS_STM_BOOT_REQUEST_EVT, +} P2PS_STM_Opcode_evt_t; + +typedef struct +{ + uint8_t * pPayload; + uint8_t Length; +}P2PS_STM_Data_t; + +typedef struct +{ + P2PS_STM_Opcode_evt_t P2P_Evt_Opcode; + P2PS_STM_Data_t DataTransfered; + uint16_t ConnectionHandle; + uint8_t ServiceInstance; +}P2PS_STM_App_Notification_evt_t; + + +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +void P2PS_STM_Init( void ); +void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification); +tBleStatus P2PS_STM_App_Update_Char(uint16_t UUID, uint8_t *pPayload,uint8_t charValueLen); + + +#ifdef __cplusplus +} +#endif + +#endif /*__P2PS_STM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/svc_ctl.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/svc_ctl.h new file mode 100644 index 0000000..781fa9e --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/svc_ctl.h @@ -0,0 +1,172 @@ + +/** + ****************************************************************************** + * @file svc_ctl.h + * @author MCD Application Team + * @brief Header for ble_controller.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/** + * The BLE Controller supports the application to handle services and clients. + * It provides an API to initialize the BLE core Device and a handler mechanism to rout the GATT/GAP events to the + * application. When the ble_controller is used (recommended), the application shall register a callback for each + * Service and each Client implemented. This is already done with the Services and Clients provided in that delivery. + * + A GATT event is relevant to only one Service and/or one Client. When a GATT event is received, it is notified to + * the registered handlers to the BLE controller. When no registered handler acknowledges positively the GATT event, + * it is reported to the application. + * + A GAP event is not relevant to either a Service or a Client. It is sent to the application + * + In case the application does not want to take benefit from the ble_controller, it could bypass it. In that case, + * the application shall: + * - call SVCCTL_Init() to initialize the BLE core device (or implement on its own what is inside that function + * - implement TLHCI_UserEvtRx() which is the notification from the HCI layer to report all events (GATT/GAP). + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __SVCCTL_H +#define __SVCCTL_H + +#ifdef __cplusplus +extern "C" { +#endif + + /* Includes ------------------------------------------------------------------*/ + /* Exported types ------------------------------------------------------------*/ + typedef enum + { + SVCCTL_EvtNotAck, + SVCCTL_EvtAckFlowEnable, + SVCCTL_EvtAckFlowDisable, + } SVCCTL_EvtAckStatus_t; + + typedef enum + { + SVCCTL_UserEvtFlowDisable, + SVCCTL_UserEvtFlowEnable, + } SVCCTL_UserEvtFlowStatus_t; + + typedef SVCCTL_EvtAckStatus_t (*SVC_CTL_p_EvtHandler_t)(void *p_evt); + + /* Exported constants --------------------------------------------------------*/ + /* External variables --------------------------------------------------------*/ + /* Exported macros -----------------------------------------------------------*/ + + /* Exported functions ------------------------------------------------------- */ + /** + * @brief It initializes the BLE core Driver and sends some commands to initialize the BLE core device + * It shall be called before any BLE operation + * + * @param None + * @retval None + */ + void SVCCTL_Init( void ); + + /** + * @brief This API registers a handler to be called when a GATT user event is received from the BLE core device. When + * a Service is created, it shall register a callback to be notified when a GATT event is received from the + * BLE core device. When a GATT event is received, it shall be checked in the handler if the GATT events belongs + * to the Service or not. The handler shall return the correct status depending on the result. As soon as one + * Service handler registered acknowledges positively the GATT event, the ble_controller stops calling the + * registered Service handlers. + * This handler is called in the TL_BLE_HCI_UserEvtProc() context + * + * @param pfBLE_SVC_Service_Event_Handler: This is the Service handler that the ble_controller calls to report a GATT + * event received. If the GATT event belongs to that Service, the callback shall return positively with + * SVCCTL_EvtAckFlowEnable. + * @retval None + */ + void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler ); + + /** + * @brief This API registers a handler to be called when a GATT user event is received from the BLE core device. When + * a Client is created, it shall register a callback to be notified when a GATT event is received from the + * BLE core device. When a GATT event is received, it shall be checked in the handler if the GATT events belongs + * to the Client or not. The handler shall return the correct status depending on the result. As soon as one + * Client handler registered acknowledges positively the GATT event, the ble_controller stops calling the + * registered Client handlers. + * This handler is called in the TL_BLE_HCI_UserEvtProc() context + * + * @param pfBLE_SVC_Client_Event_Handler: This is the Client handler that the ble_controller calls to report a GATT + * event received. If the GATT event belongs to that Client, the callback shall return positively with + * SVCCTL_EvtAckFlowEnable. + * @retval None + */ + void SVCCTL_RegisterCltHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Client_Event_Handler ); + + /** + * @brief This API is used to resume the User Event Flow that has been stopped in return of SVCCTL_UserEvtRx() + * + * @param None + * @retval None + */ + void SVCCTL_ResumeUserEventFlow( void ); + + + /** + * @brief This callback is triggered when either + * + a GAP event is received from the BLE core device. + * + a GATT event that has not been positively acknowledged by the registered handler is received from the + * BLE core device. + * The event is returned in a HCI packet. The full HCI packet is stored in a single buffer and is available when + * this callback is triggered. However, an ACI event may be longer than a HCI packet and could be fragmented over + * several HCI packets. The HCI layer only handles HCI packets so when an ACI packet is split over several HCI + * packets, this callback is triggered for each HCI fragment. It is the responsibility of the application to + * reassemble the ACI event. + * This callback is triggered in the TL_BLE_HCI_UserEvtProc() context + * + * @param pckt: The user event received from the BLE core device + * @retval None + */ + SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification( void *pckt ); + + /** + * @brief + * + * + * @param pckt: The user event received from the BLE core device + * @retval SVCCTL_UserEvtFlowStatus_t: SVCCTL_UserEvtFlowEnable when the packet has been processed + * SVCCTL_UserEvtFlowDisable otherwise (the packet is kept in the queue) + */ + SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt ); + + /** + * @brief This API may be used by the application when the Service Controller is used to add a custom service + * + * + * @param None + * @retval None + */ + void SVCCTL_InitCustomSvc( void ); + + /** + * @brief This API may be overloaded by the application to select a limited list of ble services to initialize. + * It is called by SVCCTL_Init() + * By default, SVCCTL_SvcInit() is implemented to initialize all BLE services which are included in the + * application at build time + * If it is required to initialize only limited part of the BLE service available in the application, + * this API may be used to call the initialization API of the subset of needed services at run time. + * + * @param None + * @retval None + */ + void SVCCTL_SvcInit( void ); + +#ifdef __cplusplus +} +#endif + +#endif /*__SVCCTL_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/template_stm.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/template_stm.h new file mode 100644 index 0000000..794ce95 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/template_stm.h @@ -0,0 +1,74 @@ + +/** + ****************************************************************************** + * @file template_stm.h + * @author MCD Application Team + * @brief Header for template_stm.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __TEMPLATE_STM_H +#define __TEMPLATE_STM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ + + + +/* Exported types ------------------------------------------------------------*/ +typedef enum +{ + TEMPLATE_STM_NOTIFY_ENABLED_EVT, + TEMPLATE_STM_NOTIFY_DISABLED_EVT, + TEMPLATE_STM_READ_EVT, + TEMPLATE_STM_WRITE_EVT, + TEMPLATE_STM_BOOT_REQUEST_EVT, +} TEMPLATE_STM_Opcode_evt_t; + +typedef struct +{ + uint8_t * pPayload; + uint8_t Length; +}TEMPLATE_STM_Data_t; + +typedef struct +{ + TEMPLATE_STM_Opcode_evt_t Template_Evt_Opcode; + TEMPLATE_STM_Data_t DataTransfered; + uint16_t ConnectionHandle; + uint8_t ServiceInstance; +}TEMPLATE_STM_App_Notification_evt_t; + + +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +void TEMPLATE_STM_Init( void ); +void TEMPLATE_STM_App_Notification(TEMPLATE_STM_App_Notification_evt_t *pNotification); +tBleStatus TEMPLATE_STM_App_Update_Char(uint16_t UUID, uint8_t *pPayload); + + +#ifdef __cplusplus +} +#endif + +#endif /*__TEMPLATE_STM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/tps.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/tps.h new file mode 100644 index 0000000..1ebed94 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/tps.h @@ -0,0 +1,47 @@ +/** + ****************************************************************************** + * @file tps.h + * @author MCD Application Team + * @brief Header for tps.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __TPS_H +#define __TPS_H + +#ifdef __cplusplus +extern "C" +{ +#endif + + /* Includes ------------------------------------------------------------------*/ + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +void TPS_Init(void); +tBleStatus TPS_Update_Char(uint16_t UUID, uint8_t *pPayload); + +#ifdef __cplusplus +} +#endif + +#endif /*__TPS_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Inc/uuid.h b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/uuid.h new file mode 100644 index 0000000..920b5dd --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Inc/uuid.h @@ -0,0 +1,316 @@ +/** + ****************************************************************************** + * @file uuid.h.h + * @author MCD Application Team + * @version V1.0.0 + * @date 04-September-2018 + * @brief Header containing the UUIDs of all the services and caharcteristics + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + + +#ifndef _UUID_H_ +#define _UUID_H_ + +/* Descriptor UUIDs */ +#define CHAR_EXTENDED_PROPERTIES_DESCRIPTOR_UUID (0x2900) +#define CHAR_USER_DESCRIPTION_DESCRIPTOR_UUID (0x2901) +#define CLIENT_CHAR_CONFIG_DESCRIPTOR_UUID (0x2902) +#define SERVER_CHAR_CONFIG_DESCRIPTOR_UUID (0x2903) +#define CHAR_PRESENTATION_FORMAT_DESCRIPTOR_UUID (0x2904) +#define CHAR_AGGREGATE_FORMAT_DESCRIPTOR_UUID (0x2905) +#define VALID_RANGE_DESCRIPTOR_UUID (0x2906) +#define EXTERNAL_REPORT_REFERENCE_DESCRIPTOR_UUID (0x2907) +#define REPORT_REFERENCE_DESCRIPTOR_UUID (0x2908) +#define NUMBER_OF_DIGITALS_DESCRIPTOR_UUID (0x2909) +#define VALUE_TRIGGER_SETTING_DESCRIPTOR_UUID (0x290A) +#define ES_CONFIGURATION_DESCRIPTOR_UUID (0x290B) +#define ES_MEASUREMENT_DESCRIPTOR_UUID (0x290C) +#define ES_TRIGGER_SETTING_DESCRIPTOR_UUID (0x290D) +#define TIME_TRIGGER_SETTING_DESCRIPTOR_UUID (0x290E) + +/* UUIDs of Generic Attribute service */ +#define GENERIC_ATTRIBUTE_SERVICE_UUID (0x1801) +#define SERVICE_CHANGED_CHARACTERISTIC_UUID (0x2A05) + +/* UUIDs of immediate alert service */ +#define IMMEDIATE_ALERT_SERVICE_UUID (0x1802) +#define ALERT_LEVEL_CHARACTERISTIC_UUID (0x2A06) + +/* UUIDs for Link Loss service */ +#define LINK_LOSS_SERVICE_UUID (0x1803) +#define LINK_LOSS_ALERT_LEVEL_CHARACTERISTIC_UUID (0x2A06) + +/* UUIDs for TX Power service */ +#define TX_POWER_SERVICE_UUID (0x1804) +#define TX_POWER_LEVEL_CHARACTERISTIC_UUID (0x2A07) + +/* UUIDs for Time service */ +#define CURRENT_TIME_SERVICE_UUID (0x1805) +#define CURRENT_TIME_CHAR_UUID (0x2A2B) +#define LOCAL_TIME_INFORMATION_CHAR_UUID (0x2A0F) +#define REFERENCE_TIME_INFORMATION_CHAR_UUID (0x2A14) + +/* UUIDs for Reference Time Update service */ +#define REFERENCE_UPDATE_TIME_SERVICE_UUID (0x1806) +#define TIME_UPDATE_CONTROL_POINT_CHAR_UUID (0x2A16) +#define TIME_UPDATE_STATE_CHAR_UUID (0x2A17) + +/* UUIDs for Next DST Change service */ +#define NEXT_DST_CHANGE_SERVICE_UUID (0x1807) +#define TIME_WITH_DST_CHAR_UUID (0x2A11) + +/* UUIDs for glucose profile */ +#define GLUCOSE_SERVICE_UUID (0x1808) +#define GLUCOSE_MEASUREMENT_CHAR_UUID (0x2A18) +#define GLUCOSE_MEASUREMENT_CONTEXT_CHAR_UUID (0x2A34) +#define GLUCOSE_FEATURE_CHAR_UUID (0x2A51) +/* Record Access Control Point (RACP) */ +#define GLUCOSE_RACP_CHAR_UUID (0x2A52) + +/* UUIDs for health thermometer profile */ +#define HEALTH_THERMOMETER_SERVICE_UUID (0x1809) +#define TEMPERATURE_MEASUREMENT_CHAR_UUID (0x2A1C) +#define TEMPERATURE_TYPE_CHAR_UUID (0x2A1D) +#define INTERMEDIATE_TEMPERATURE_CHAR_UUID (0x2A1E) +#define MEASUREMENT_INTERVAL_CHAR_UUID (0x2A21) + +/* UUIDs for Device Information Service */ +#define DEVICE_INFORMATION_SERVICE_UUID (0x180A) +#define SYSTEM_ID_UUID (0x2A23) +#define MODEL_NUMBER_UUID (0x2A24) +#define SERIAL_NUMBER_UUID (0x2A25) +#define FIRMWARE_REVISION_UUID (0x2A26) +#define HARDWARE_REVISION_UUID (0x2A27) +#define SOFTWARE_REVISION_UUID (0x2A28) +#define MANUFACTURER_NAME_UUID (0x2A29) +#define IEEE_CERTIFICATION_UUID (0x2A2A) +#define PNP_ID_UUID (0x2A50) + +/* UUIDs for Heart Rate Service */ +#define HEART_RATE_SERVICE_UUID (0x180D) +#define CLIENT_CHARACTERISTIC_CONFIG_DESCRIPTOR_UUID (0x2902) +#define HEART_RATE_MEASURMENT_UUID (0x2A37) +#define SENSOR_LOCATION_UUID (0x2A38) +#define CONTROL_POINT_UUID (0x2A39) + +/* UUIDs for Phone Alert status profile */ +#define PHONE_ALERT_SERVICE_UUID (0x180E) +#define PHONE_ALERT_STATUS_CHARAC_UUID (0x2A3F) +#define RINGER_CNTRL_POINT_CHARAC_UUID (0x2A40) +#define RINGER_SETTING_CHARAC_UUID (0x2A41) + +/* UUIDs for battery service */ +#define BATTERY_SERVICE_UUID (0x180F) +#define BATTERY_LEVEL_CHAR_UUID (0x2A19) + +/* UUIDs for Blood Pressure profile */ +#define BLOOD_PRESSURE_SERVICE_UUID (0x1810) +#define BLOOD_PRESSURE_MEASUREMENT_CHAR_UUID (0x2A35) +#define INTERMEDIATE_CUFF_PRESSURE_CHAR_UUID (0x2A36) +#define BLOOD_PRESSURE_FEATURE_CHAR_UUID (0x2A49) + +/* UUIDs for alert notification profile */ +#define ALERT_NOTIFICATION_SERVICE_UUID (0x1811) +#define SUPPORTED_NEW_ALERT_CATEGORY_CHAR_UUID (0x2A47) +#define NEW_ALERT_CHAR_UUID (0x2A46) +#define SUPPORTED_UNREAD_ALERT_CATEGORY_CHAR_UUID (0x2A48) +#define UNREAD_ALERT_STATUS_CHAR_UUID (0x2A45) +#define ALERT_NOTIFICATION_CONTROL_POINT_CHAR_UUID (0x2A44) + +/* UUIDs for human interface device */ +#define HUMAN_INTERFACE_DEVICE_SERVICE_UUID (0x1812) +#define PROTOCOL_MODE_CHAR_UUID (0x2A4E) +#define REPORT_CHAR_UUID (0x2A4D) +#define REPORT_MAP_CHAR_UUID (0x2A4B) +#define BOOT_KEYBOARD_INPUT_REPORT_CHAR_UUID (0x2A22) +#define BOOT_KEYBOARD_OUTPUT_REPORT_CHAR_UUID (0x2A32) +#define BOOT_MOUSE_INPUT_REPORT_CHAR_UUID (0x2A33) +#define HID_INFORMATION_CHAR_UUID (0x2A4A) +#define HID_CONTROL_POINT_CHAR_UUID (0x2A4C) + +/* UUIDs for scan parameter service */ +#define SCAN_PARAMETER_SERVICE_UUID (0x1813) +#define SCAN_INTERVAL_WINDOW_CHAR_UUID (0x2A4F) +#define SCAN_REFRESH_CHAR_UUID (0x2A31) + +/* UUIDs for running speed and cadence service */ +#define RUNNING_SPEED_CADENCE_SERVICE_UUID (0x1814) +#define RUNNING_SPEED_CADENCE_MEASUREMENT_CHAR_UUID (0x2A53) +#define RUNNING_SPEED_CADENCE_FEATURE_CHAR_UUID (0x2A54) + +/* UUIDs for automation IO service */ +#define AUTOMATION_IO_SERVICE_UUID (0x1815) +#define AUTOMATION_IO_DIGITAL_CHAR_UUID (0x2A56) +#define AUTOMATION_IO_ANALOG_CHAR_UUID (0x2A58) +#define AUTOMATION_IO_AGGREGATE_CHAR_UUID (0x2A5A) + +/* UUIDs for cycling speed and cadence service */ +#define CYCLING_SPEED_CADENCE_SERVICE_UUID (0x1816) +#define CYCLING_SPEED_CADENCE_MEASUREMENT_CHAR_UUID (0x2A5B) +#define CYCLING_SPEED_CADENCE_FEATURE_CHAR_UUID (0x2A5C) + +/* UUIDs for cycling power service */ +#define CYCLING_POWER_SERVICE_UUID (0x1818) +#define CYCLING_POWER_MEASUREMENT_CHAR_UUID (0x2A63) +#define CYCLING_POWER_FEATURE_CHAR_UUID (0x2A65) +#define CYCLING_POWER_SENSOR_LOCATION_CHAR_UUID (0x2A5D) + +/* UUIDs for location and navigation device */ +#define LOCATION_NAVIGATION_SERVICE_UUID (0x1819) +#define LN_FEATURE_UUID (0x2A6A) +#define LOCATION_SPEED_UUID (0x2A67) +#define POSITION_QUALITY_UUID (0x2A69) +#define LN_CONTROL_POINT_UUID (0x2A6B) +#define NAVIGATION_UUID (0x2A68) + +/* UUIDs for environmental sensing profile */ +#define ENVIRONMENTAL_SENSING_SERVICE_UUID (0x181A) +#define DESCRIPTOR_VALUE_CHANGED_UUID (0x2A7D) +#define APPARENT_WIND_DIRECTION_UUID (0x2A73) +#define APPARENT_WIND_SPEED_UUID (0x2A72) +#define DEW_POINT_UUID (0x2A7B) +#define ELEVATION_UUID (0x2A6C) +#define GUST_FACTOR_UUID (0x2A74) +#define HEAT_INDEX_UUID (0x2A7A) +#define HUMIDITY_UUID (0x2A6F) +#define IRRADIANCE_UUID (0x2A77) +#define POLLEN_CONCENTRATION_UUID (0x2A75) +#define RAINFALL_UUID (0x2A78) +#define PRESSURE_UUID (0x2A6D) +#define TEMPERATURE_UUID (0x2A6E) +#define TRUE_WIND_DIRECTION_UUID (0x2A71) +#define TRUE_WIND_SPEED_UUID (0x2A70) +#define UV_INDEX_UUID (0x2A76) +#define WIND_CHILL_UUID (0x2A79) +#define BAROMETRIC_PRESSURE_TREND_UUID (0x2AA3) +#define MAGNETIC_DECLINATION_UUID (0x2A2C) +#define MAGNETIC_FLUX_DENSITY_2D_UUID (0x2AA0) +#define MAGNETIC_FLUX_DENSITY_3D_UUID (0x2AA1) + +/* UUIDs for body composition service */ +#define BODY_COMPOSITION_SERVICE_UUID (0x181B) +#define BODY_COMPOSITION_MEASUREMENT_CHAR_UUID (0x2A9C) +#define BODY_COMPOSITION_FEATURE_CHARAC (0x2A9B) + +/* UUIDs for user data service */ +#define USER_DATA_SERVICE_UUID (0x181C) +#define AERO_HR_LOWER_LIMIT_CHAR_UUID (0x2A7E) +#define AEROBIC_THRESHOLD_CHAR_UUID (0x2A7F) +#define AGE_CHAR_UUID (0x2A80) +#define ANAERO_HR_LOWER_LIMIT_CHAR_UUID (0x2A81) +#define ANAERO_HR_UPPER_LIMIT_CHAR_UUID (0x2A82) +#define ANAEROBIC_THRESHOLD_CHAR_UUID (0x2A83) +#define AERO_HR_UPPER_LIMIT_CHAR_UUID (0x2A84) +#define BIRTH_DATE_CHAR_UUID (0x2A85) +#define DATE_THRESHOLD_ASSESSMENT_CHAR_UUID (0x2A86) +#define EMAIL_ADDRESS_CHAR_UUID (0x2A87) +#define FAT_BURN_HR_LOWER_LIMIT_CHAR_UUID (0x2A88) +#define FAT_BURN_HR_UPPER_LIMIT_CHAR_UUID (0x2A89) +#define FIRST_NAME_CHAR_UUID (0x2A8A) +#define FIVE_ZONE_HR_LIMIT_CHAR_UUID (0x2A8B) +#define GENDER_CHAR_UUID (0x2A8C) +#define HEART_RATE_MAX_CHAR_UUID (0x2A8D) +#define HEIGHT_CHAR_UUID (0x2A8E) +#define HIP_CIRC_CHAR_UUID (0x2A8F) +#define LAST_NAME_CHAR_UUID (0x2A90) +#define MAX_RECO_HEART_RATE_CHAR_UUID (0x2A91) +#define RESTING_HEART_RATE_CHAR_UUID (0x2A92) +#define SPORT_TYPE_CHAR_UUID (0x2A93) +#define THREE_ZONE_HR_LIMIT_CHAR_UUID (0x2A94) +#define TWO_ZONE_HR_LIMIT_CHAR_UUID (0x2A95) +#define VO2_MAX_CHAR_UUID (0x2A96) +#define WAIST_CIRC_CHAR_UUID (0x2A97) +#define WEIGHT_CHAR_UUID (0x2A98) +#define DATABASE_CHANGE_INCREMENT_CHAR_UUID (0x2A99) +#define USER_INDEX_CHAR_UUID (0x2A9A) +#define USER_CONTROL_POINT_CHAR_UUID (0x2A9F) +#define LANGUAGE_CHAR_UUID (0x2AA2) + +/* UUIDs for weight scale profile */ +#define WEIGHT_SCALE_SERVICE_UUID (0x181D) +#define WEIGHT_SCALE_MEASUREMENT_CHAR_UUID (0x2A9D) +#define WEIGHT_SCALE_FEATURE_CHAR_UUID (0x2A9E) + +/* UUIDs for weight scale profile */ +#define BOND_MANAGEMENT_SERVICE_UUID (0x181E) +#define BM_CONTROL_POINT_CHAR_UUID (0x2AA4) +#define BM_FEATURE_CHAR_UUID (0x2AA5) + +/* UUIDs for Internet Support Service */ +#define INTERNET_SUPPORT_SERVICE_UUID (0x1820) + +/* UUIDs for Indoor Positioning Service */ +#define INDOOR_POSITIONING_SERVICE_UUID (0x1821) +#define IP_CONFIGURATION_CHAR_UUID (0x2AAD) +#define IP_LATITUDE_CHAR_UUID (0x2AAE) +#define IP_LONGITUDE_CHAR_UUID (0x2AAF) + +/* UUIDs for HTTP proxy Service */ +#define HTTP_PROXY_SERVICE_UUID (0x1823) +#define HTTP_URI_CHAR_UUID (0x2AB6) +#define HTTP_HEADERS_CHAR_UUID (0x2AB7) +#define HTTP_STATUS_CODE_CHAR_UUID (0x2AB8) +#define HTTP_ENTITY_BODY_CHAR_UUID (0x2AB9) +#define HTTP_CONTROL_POINT_CHAR_UUID (0x2ABA) +#define HTTP_SECURITY_CHAR_UUID (0x2ABB) + +/* UUIDs for Object Transfer Service */ +#define OBJECT_TRANSFER_SERVICE_UUID (0x1825) +#define OTS_FEATURE_CHAR_UUID (0x2ABD) +#define OBJECT_NAME_CHAR_UUID (0x2ABE) +#define OBJECT_TYPE_CHAR_UUID (0x2ABF) +#define OBJECT_SIZE_CHAR_UUID (0x2AC0) +#define OBJECT_PROPERTIES_CHAR_UUID (0x2AC4) +#define OBJECT_ACTION_CONTROL_POINT_CHAR_UUID (0x2AC5) +#define OBJECT_LIST_CONTROL_POINT_CHAR_UUID (0x2AC6) + +/* Custom Services*/ +/* UUIDs for data transfer service */ +#define DATA_TRANSFER_SERVICE_UUID (0xFE80) +#define DATA_TRANSFER_TX_CHAR_UUID (0xFE81) +#define DATA_TRANSFER_RX_CHAR_UUID (0xFE82) + +/* UUIDs for custom battery service */ +#define CUSTOM_BATTERY_SERVICE_UUID (0xF2F0) +#define CUSTOM_BATTERY_LEVEL_CHAR_UUID (0xF2F1) + +/* Custom Services*/ +/* UUIDs for data transfer service */ +#define LED_BUTTON_SERVICE_UUID (0x1A30) +#define LED_CHAR_UUID (0x2B50) +#define BUTTON_CHAR_UUID (0x2B51) +/*UUIDs for End Device Management Service*/ +#define END_DEVICE_MGT_SERVICE_UUID (0x1A40) +#define END_DEVICE_STATUS_CHAR_UUID (0x2B60) + +#define P2P_SERVICE_UUID (0xFE40) +#define P2P_WRITE_CHAR_UUID (0xFE41) +#define P2P_NOTIFY_CHAR_UUID (0xFE42) + +#define HOME_SERVICE_UUID (0xFE90) +#define HOME_WRITE_CHAR_UUID (0xFE91) +#define HOME_NOTIFY_CHAR_UUID (0xFE92) + +#define CAM_SERVICE_UUID (0xFEA0) +#define CAM_WRITE_CHAR_UUID (0xFEA1) +#define CAM_NOTIFY_CHAR_UUID (0xFEA2) + +/* UUIDs for Cable Replacement Service */ +#define CRS_SERVICE_UUID (0xFE60) +#define CRS_TX_CHAR_UUID (0xFE61) +#define CRS_RX_CHAR_UUID (0xFE62) + +#endif /* _UUID_H_ */ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/bls.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/bls.c new file mode 100644 index 0000000..c4210a5 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/bls.c @@ -0,0 +1,461 @@ +/** + ****************************************************************************** + * @file bls.c + * @author MCD Application Team + * @brief Blood Pressure Service + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + + +/* Private typedef -----------------------------------------------------------*/ +typedef struct +{ + uint16_t SvcHdle; /**< Service handle */ + uint16_t MeasurementCharHdle; /**< Characteristic handle */ +#if (BLE_CFG_BLS_INTERMEDIATE_CUFF_PRESSURE != 0) +uint16_t IntermediateCuffCharHdle; /**< Characteristic handle */ +#endif +#if (BLE_CFG_BLS_SUPPORTED_FEATURES != 0) + uint16_t FeatureCharHdle; /**< Characteristic handle */ +#endif +}BLS_Context_t; + + +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Store Value into a buffer in Little Endian Format */ +#define STORE_LE_16(buf, val) ( ((buf)[0] = (uint8_t) (val) ) , \ + ((buf)[1] = (uint8_t) (val>>8) ) ) + + +/* Private variables ---------------------------------------------------------*/ +static BLS_Context_t BLS_Context; + + +/* Private function prototypes -----------------------------------------------*/ +static void BLS_Update_Char_Value(uint16_t CharHandle, + BLS_Value_t *pBloodPressureValue); +#if (BLE_CFG_BLS_SUPPORTED_FEATURES != 0) +static void BLS_Update_Char_Feature(uint16_t CharHandle, + uint16_t *pBloodPressureFeature); +#endif +static SVCCTL_EvtAckStatus_t BLS_Event_Handler(void *pckt); + + +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/** + * @brief Event handler + * @param Event: Address of the buffer holding the Event + * @retval Ack: Return whether the Event has been managed or not + */ +static SVCCTL_EvtAckStatus_t BLS_Event_Handler(void *Event) +{ + SVCCTL_EvtAckStatus_t return_value; + hci_event_pckt *event_pckt; + evt_blue_aci *blue_evt; + aci_gatt_attribute_modified_event_rp0* attribute_modified; + BLS_App_Notification_evt_t Notification; + + + return_value = SVCCTL_EvtNotAck; + event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data); + + switch(event_pckt->evt) + { + case EVT_VENDOR: + { + blue_evt = (evt_blue_aci*)event_pckt->data; + switch(blue_evt->ecode) + { + case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED: + { + attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data; + if(attribute_modified->Attr_Handle == (BLS_Context.MeasurementCharHdle + 2)) + { + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application to start measurement + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Indication) + { + Notification.BLS_Evt_Opcode = BLS_MEASUREMENT_IND_ENABLED_EVT; + BLS_App_Notification(&Notification); + + } + else + { + Notification.BLS_Evt_Opcode = BLS_MEASUREMENT_IND_DISABLED_EVT; + BLS_App_Notification(&Notification); + + } + } +#if (BLE_CFG_BLS_INTERMEDIATE_CUFF_PRESSURE != 0) + if(attribute_modified->Attr_Handle == (BLS_Context.IntermediateCuffCharHdle + 2)) + { + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application to start intermediate cuff pressure measure + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.BLS_Evt_Opcode = BLS_INTERMEDIATE_CUFF_PRESSURE_NOTIF_ENABLED_EVT; + BLS_App_Notification(&Notification); + } + else + { + Notification.BLS_Evt_Opcode = BLS_INTERMEDIATE_CUFF_PRESSURE_NOTIF_DISABLED_EVT; + BLS_App_Notification(&Notification); + } + } +#endif + } + break; + + default: + break; + } + } + break; /* HCI_EVT_VENDOR_SPECIFIC */ + + default: + break; + } + + return(return_value); +}/* end BLS_Event_Handler */ + + +#if (BLE_CFG_BLS_SUPPORTED_FEATURES != 0) +/** + * @brief Blood Pressure Feature Characteristic update + * @param Service_Instance: Instance of the service to which the characteristic belongs + * @param pBloodPressureFeature: The address of the new value to be written + * @retval None + */ +static void BLS_Update_Char_Feature(uint16_t CharHandle, uint16_t *pBloodPressureFeature) +{ + uint8_t buffer[2]; + + STORE_LE_16(&buffer[0], *pBloodPressureFeature); + + aci_gatt_update_char_value(BLS_Context.SvcHdle, + BLS_Context.FeatureCharHdle, + 0, /* charValOffset */ + 1, /* charValueLen */ + (uint8_t *) & buffer[0]); + + return; +}/* end BLS_Update_Char_Feature() */ +#endif + + +/** + * @brief Blood Pressure Measurement Characteristic update + * @param Service_Instance: Instance of the service to which the characteristic belongs + * @param pBloodPressureValue: The address of the new value to be written + * @retval None + */ +static void BLS_Update_Char_Value(uint16_t CharHandle, + BLS_Value_t *pBloodPressureValue) +{ + uint8_t bpm_value[ +#if (BLE_CFG_BLS_TIME_STAMP_FLAG != 0) + 7 + +#endif +#if (BLE_CFG_BLS_MEASUREMENT_STATUS_FLAG == 0) + 2 + +#endif + 1 + 6 + ]; + uint8_t bpm_char_length = 0; + + /** + * Flags update + */ + bpm_value[bpm_char_length++] = (uint8_t)pBloodPressureValue->Flags; + + /** + * Blood Pressure Measurement Value + */ + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->MeasurementValue_Systolic); + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->MeasurementValue_Systolic >> 8); + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->MeasurementValue_Diastolic); + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->MeasurementValue_Diastolic >> 8); + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->MeasurementValue_Mean); + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->MeasurementValue_Mean >> 8); + +#if (BLE_CFG_BLS_TIME_STAMP_FLAG != 0) + if ((pBloodPressureValue->Flags) & TIME_STAMP_PRESENT) + { + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->TimeStamp.Year); + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->TimeStamp.Year >> 8); + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->TimeStamp.Month); + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->TimeStamp.Day); + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->TimeStamp.Hours); + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->TimeStamp.Minutes); + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->TimeStamp.Seconds); + } +#endif + + +#if (BLE_CFG_BLS_PULSE_RATE_FLAG != 0) + /** + * Pulse Rate field + */ + if ((pBloodPressureValue->Flags) & PULSE_RATE_PRESENT) + { + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->PulseRate & 0xFF); + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->PulseRate >> 8); + } +#endif + +#if (BLE_CFG_BLS_USER_ID_FLAG != 0) + /** + * User Id field + */ + if ((pBloodPressureValue->Flags) & USER_ID_PRESENT) + { + bpm_value[bpm_char_length++] = (uint8_t)(pBloodPressureValue->UserID); + } +#endif + +#if (BLE_CFG_BLS_MEASUREMENT_STATUS_FLAG != 0) + + if ((pBloodPressureValue->Flags) & MEASUREMENT_STATUS_PRESENT) + { + + bpm_value[bpm_char_length] = (uint8_t)pBloodPressureValue->MeasurementStatus; + bpm_char_length++; + bpm_value[bpm_char_length] = (uint8_t)(pBloodPressureValue->MeasurementStatus >> 8); + bpm_char_length++; + + } +#endif + + + + aci_gatt_update_char_value(BLS_Context.SvcHdle, + CharHandle, + 0, /* charValOffset */ + bpm_char_length, /* charValueLen */ + (uint8_t *) &bpm_value[0]); + + + return; + +}/* end BLS_Update_Char_Value() */ + + +/* Public functions ----------------------------------------------------------*/ + +/** + * @brief Service initialization + * @param None + * @retval None + */ +void BLS_Init(void) +{ + uint16_t uuid; + tBleStatus hciCmdResult = BLE_STATUS_SUCCESS; + + /** + * Register the event handler to the BLE controller + */ + SVCCTL_RegisterSvcHandler(BLS_Event_Handler); + + /** + * Add Blood Pressure Service + * + * service_max_attribute_record = 1 for Blood Pressure service + + * 3 for Blood Pressure measurement (2 + 1 desc) + + * 3 for Intermediate Cuff Pressure (2 + 1 desc) + + * 2 for Blood Pressure Feature + */ + uuid = BLOOD_PRESSURE_SERVICE_UUID; + hciCmdResult = aci_gatt_add_service(UUID_TYPE_16, + (Service_UUID_t *) &uuid, + PRIMARY_SERVICE, +#if (BLE_CFG_BLS_INTERMEDIATE_CUFF_PRESSURE == 1) + 3 + +#endif +#if (BLE_CFG_BLS_SUPPORTED_FEATURES == 1) + 2 + +#endif + 4, + &(BLS_Context.SvcHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_BLS_MSG("Blood Pressure Service (BLS) is added Successfully %04X\n", + BLS_Context.SvcHdle); + } + else + { + BLE_DBG_BLS_MSG ("FAILED to add Blood Pressure Service (BLS), Error: %02X !!\n", + hciCmdResult); + } + + /** + * Add Blood Pressure Measurement Characteristic + */ + uuid = BLOOD_PRESSURE_MEASUREMENT_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(BLS_Context.SvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , +#if (BLE_CFG_BLS_TIME_STAMP_FLAG != 0) + 7 + +#endif +#if (BLE_CFG_BLS_PULSE_RATE_FLAG != 0) + 2 + +#endif +#if (BLE_CFG_BLS_USER_ID_FLAG != 0) + 1 + +#endif +#if (BLE_CFG_BLS_MEASUREMENT_STATUS_FLAG != 0) + 2 + +#endif + 1 + 6, /**< flags on 1 uint8_t + Measurement value on 3 uint16_t */ + CHAR_PROP_INDICATE, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, /* isVariable */ + &(BLS_Context.MeasurementCharHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_BLS_MSG("BLS Measurement Characteristic Added Successfully %04X \n", + BLS_Context.MeasurementCharHdle); + } + else + { + BLE_DBG_BLS_MSG ("FAILED to add BLS Measurement Characteristic, Error: %02X !!\n", + hciCmdResult); + } +#if (BLE_CFG_BLS_INTERMEDIATE_CUFF_PRESSURE != 0) + /** + * Add Intermediate cuff pressure measurement Characteristic + */ + uuid = INTERMEDIATE_CUFF_PRESSURE_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(BLS_Context.SvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , +#if (BLE_CFG_BLS_TIME_STAMP_FLAG != 0) + 7 + +#endif +#if (BLE_CFG_BLS_PULSE_RATE_FLAG != 0) + 2 + +#endif +#if (BLE_CFG_BLS_USER_ID_FLAG != 0) + 1 + +#endif +#if (BLE_CFG_BLS_MEASUREMENT_STATUS_FLAG != 0) + 2 + +#endif + 1 + 6, /**< flags on 1 uint8_t + Measurement value on 3 uint16_t */ + CHAR_PROP_NOTIFY, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, /* isVariable */ + &(BLS_Context.IntermediateCuffCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_BLS_MSG("BLS Intermediate Cuff Pressure Characteristic Added Successfully %04X \n", + BLS_Context.IntermediateCuffCharHdle); + } + else + { + BLE_DBG_BLS_MSG ("FAILED to add BLS Intermediate Cuff Pressure Characteristic, Error: %02X !!\n", + hciCmdResult); + } +#endif + +#if (BLE_CFG_BLS_SUPPORTED_FEATURES == 1) + /** + * Add Blood Pressure supported features Characteristic + */ + uuid = BLOOD_PRESSURE_FEATURE_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(BLS_Context.SvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + 2, + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_CONSTANT, /* isVariable */ + &(BLS_Context.FeatureCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_BLS_MSG("BLS Pressure Feature Characteristic Added Successfully %04X \n", + BLS_Context.FeatureCharHdle); + } + else + { + BLE_DBG_BLS_MSG ("FAILED to add BLS Pressure Feature Characteristic, Error: %02X !!\n", + hciCmdResult); + } +#endif + + + return; +} + + +/** + * @brief Characteristic update + * @param UUID: UUID of the characteristic + * @param Service_Instance: Instance of the service to which the characteristic belongs + * @param pPayload + */ +void BLS_Update_Char(uint16_t UUID, uint8_t *pPayload) +{ + switch(UUID) + { + case BLOOD_PRESSURE_MEASUREMENT_CHAR_UUID: + BLS_Update_Char_Value(BLS_Context.MeasurementCharHdle, + (BLS_Value_t*) pPayload); + break; + +#if (BLE_CFG_BLS_INTERMEDIATE_CUFF_PRESSURE != 0) + case INTERMEDIATE_CUFF_PRESSURE_CHAR_UUID: + BLS_Update_Char_Value(BLS_Context.IntermediateCuffCharHdle, + (BLS_Value_t*) pPayload); + break; +#endif + +#if (BLE_CFG_BLS_SUPPORTED_FEATURES != 0) + case BLOOD_PRESSURE_FEATURE_CHAR_UUID: + BLS_Update_Char_Feature(BLS_Context.FeatureCharHdle, + (uint16_t*) pPayload); + + break; +#endif + + default: + break; + } + + return; +}/* end BLS_Update_Char() */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/bvopus_service_stm.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/bvopus_service_stm.c new file mode 100644 index 0000000..1818be4 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/bvopus_service_stm.c @@ -0,0 +1,839 @@ +/** + ****************************************************************************** + * @file bvopus_service_stm.c + * @author SRA-A&SP + * @version V1.0.1 + * @date 22-Oct-2019 + * @brief This file contains definitions for BlueVoice opus service. + ****************************************************************************** + * @attention + * + *

© COPYRIGHT(c) 2019 STMicroelectronics

+ * + * Redistribution and use in source and binary forms, with or without modification, + * are permitted provided that the following conditions are met: + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * 2. Redistributions in binary form must reproduce the above copyright notice, + * this list of conditions and the following disclaimer in the documentation + * and/or other materials provided with the distribution. + * 3. Neither the name of STMicroelectronics nor the names of its contributors + * may be used to endorse or promote products derived from this software + * without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE + * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL + * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR + * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER + * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, + * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE + * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "bvopus_service_stm.h" +#include "opus_interface_stm.h" +#include "common_blesvc.h" + +#ifndef MIN +#define MIN(a,b) ((a) < (b) )? (a) : (b) +#endif + +/* Private typedef -----------------------------------------------------------*/ + +/*!< Transport protocol packet type. */ +typedef enum +{ + BV_OPUS_TP_START_PACKET = 0x00, + BV_OPUS_TP_START_END_PACKET = 0x20, + BV_OPUS_TP_MIDDLE_PACKET = 0x40, + BV_OPUS_TP_END_PACKET = 0x80 +} BV_OPUS_TP_Packet_Typedef; + +/*!< Transport protocol status. */ +typedef enum +{ + BV_OPUS_TP_WAIT_START = 0, + BV_OPUS_TP_WAIT_END = 1 +} BV_OPUS_TP_Status_Typedef; + +/*!< BV_OPUS_Handle structure definition. */ +typedef struct +{ + uint8_t TX_configured; /*!< Specifies if the Tx service is configured. */ + + BV_OPUS_uuid_t BV_uuid; /*!< Specifies the uuid for the bluevoice service and characteristics. */ + + BV_OPUS_ProfileHandle_t BV_handle; /*!< Specifies the handle for the bluevoice service and characteristics. */ + + uint8_t AudioNotifEnabled; /*!< Audio characteristic enabled. */ + + uint8_t CtrlNotifEnabled; /*!< Control characteristic enabled. */ + + uint8_t MaxDataLength; /*!< Maximum ble packet length. */ + + uint8_t *pInternalMemory_dec; /*!< Pointer to the internal memory used for the BlueVoice decoding. */ + + uint8_t *pInternalMemory_enc; /*!< Pointer to the internal memory used for the BlueVoice encoding. */ + +} BV_OPUS_HandleTypeDef; + +static BV_OPUS_HandleTypeDef hBV_OPUS; + +/* Private variables ---------------------------------------------------------*/ + +/*!< Audio service uuid.*/ +const uint8_t bvopus_service_uuid[16] = +{ + 0x1b,0xc5,0xd5,0xa5,0x02,0x00,0xb4,0x9a,0xe1,0x11,0x01,0x00,0x00,0x00,0x00,0x00 +}; + +/*!< Audio characteristic uuid.*/ +const uint8_t bvopus_audio_char_uuid[16] = +{ + 0x1b,0xc5,0xd5,0xa5,0x02,0x00,0x36,0xac,0xe1,0x11,0x02,0x00,0x01,0x00,0x00,0x00 +}; + +/*!< Control characteristic uuid.*/ +const uint8_t bvopus_ctrl_char_uuid[16] = +{ + 0x1b,0xc5,0xd5,0xa5,0x02,0x00,0x36,0xac,0xe1,0x11,0x02,0x00,0x02,0x00,0x00,0x00 +}; + +/* Private function prototypes -----------------------------------------------*/ + +/** + * @brief This function is called to add BlueVoiceOPUS Service. + * @param None. + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BluevoiceOPUS_AddService(void); + +/** + * @brief This function is called to add BlueVoice characteristics. + * @param service_handle: Handle of the service to which the characteristic must be added. + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BluevoiceOPUS_AddChar(uint16_t service_handle); + +/** + * @brief This function returns the amount of memory required for the current bluevoice decoder setup. + * @param Opus decoder configuration. + * @retval Number of byte, 0 for invalid parameters. + */ +uint32_t BVOPUS_DEC_getMemorySize(OPUS_IF_DEC_ConfigTypeDef *DEC_configOpus); + +/** + * @brief This functions returns the amount of memory required for the current bluevoice encoder setup. + * @param Opus encoder configuration. + * @retval Number of byte, 0 for invalid parameters. + */ +uint32_t BVOPUS_ENC_getMemorySize(OPUS_IF_ENC_ConfigTypeDef *ENC_configOpus); + +/** + * @brief This function must be called when there is a LE attribute modified event. + * @param attr_handle: Attribute handle. + * @param attr_len: Attribute length. + * @param attr_value: Attribute value. + * @retval BVOPUS_STM_evt_code_t: Value indicating the operatione code. + */ +BVOPUS_STM_evt_code_t BluevoiceOPUS_AttributeModified_CB(uint16_t attr_handle, uint16_t attr_len, uint8_t *attr_value); + +/** + * @brief Event handler + * @param Event: Address of the buffer holding the Event + * @retval Ack: Return whether the Event has been managed or not. + */ +static SVCCTL_EvtAckStatus_t BVOPUS_Event_Handler(void *Event); + +/** + * @brief This function is called to parse a BV_OPUS_TP packet. + * @param buffer_out: pointer to the output buffer. + * @param buffer_in: pointer to the input data. + * @param len: buffer in length + * @retval Buffer out length. + */ +uint32_t BluevoiceOPUS_TP_Parse(uint8_t* buffer_out, uint8_t* buffer_in, uint32_t len); + +/** + * @brief This function is called to prepare a BV_OPUS_TP packet. + * @param buffer_out: pointer to the buffer used to save BV_OPUS_TP packet. + * @param buffer_in: pointer to the input data. + * @param len: buffer in length + * @retval Buffer out length. + */ +uint32_t BluevoiceOPUS_TP_Encapsulate(uint8_t* buffer_out, uint8_t* buffer_in, uint16_t len); + + +/* Functions Definition ------------------------------------------------------*/ + +/** + * @brief BlueVoice Opus Service initialization + * @param None + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +void BVOPUS_STM_Init(void) +{ + /* Register the event handler to the BLE controller */ + SVCCTL_RegisterSvcHandler(BVOPUS_Event_Handler); + + memset(&hBV_OPUS, 0, sizeof(hBV_OPUS)); + + /* Set default ble packet size equal to 20B*/ + hBV_OPUS.MaxDataLength = 20; + + BluevoiceOPUS_AddService(); + + BluevoiceOPUS_AddChar(hBV_OPUS.BV_handle.ServiceHandle); +} + +/** + * @brief BlueVoiceOPUS Event handler + * @param Event: Address of the buffer holding the Event + * @retval Ack: Return whether the Event has been managed or not. + */ +static SVCCTL_EvtAckStatus_t BVOPUS_Event_Handler(void *Event) +{ + SVCCTL_EvtAckStatus_t return_value; + hci_event_pckt *event_pckt; + evt_blue_aci *blue_evt; + + return_value = SVCCTL_EvtNotAck; + event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data); + + BVOPUS_STM_evt_code_t Evt_code; + + switch(event_pckt->evt) + { + case EVT_VENDOR: + { + blue_evt = (evt_blue_aci*)event_pckt->data; + switch(blue_evt->ecode) + { + case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED: + { + aci_gatt_attribute_modified_event_rp0 *pr = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data; + Evt_code = BluevoiceOPUS_AttributeModified_CB(pr->Attr_Handle, pr->Attr_Data_Length, pr->Attr_Data); + if(Evt_code == BVOPUS_STM_START_STREAMING_EVT) + { + hBV_OPUS.AudioNotifEnabled = 1; + } + if(Evt_code == BVOPUS_STM_STOP_STREAMING_EVT) + { + hBV_OPUS.AudioNotifEnabled = 0; + } + BVOPUS_STM_APP_Notification(Evt_code); + } + break; + + default: + break; + } + } + break; + + default: + break; + } + + return(return_value); +} + +/** + * @brief This function must be called when there is a LE attribute modified event. + * @param attr_handle: Attribute handle. + * @param attr_len: Attribute length. + * @param attr_value: Attribute value. + * @retval BVOPUS_STM_evt_code_t: Value indicating the operatione code. + */ +BVOPUS_STM_evt_code_t BluevoiceOPUS_AttributeModified_CB(uint16_t attr_handle, uint16_t attr_len, uint8_t *attr_value) +{ + if (attr_handle == (hBV_OPUS.BV_handle.CharAudioHandle + 2)) + { + if (attr_value[0] == 0x01) + { + return BVOPUS_STM_START_STREAMING_EVT; + } + else if(attr_value[0] == 0x00) + { + return BVOPUS_STM_STOP_STREAMING_EVT; + } + } + else if(attr_handle == (hBV_OPUS.BV_handle.CharCtrlHandle + 2)) + { + if (attr_value[0] == 0x01) + { + hBV_OPUS.CtrlNotifEnabled = 1; + return BVOPUS_STM_ENABLE_CTRL_EVT; + } + else if(attr_value[0] == 0x00) + { + hBV_OPUS.CtrlNotifEnabled = 0; + return BVOPUS_STM_DISABLE_CTRL_EVT; + } + } + return BVOPUS_STM_ERROR_EVT; +} + +/** + * @brief This functions returns the amount of memory required for the current bluevoice encoder setup. + * @param Opus encoder configuration. + * @retval Number of byte, 0 for invalid parameters. + */ +uint32_t BVOPUS_ENC_getMemorySize(OPUS_IF_ENC_ConfigTypeDef *ENC_configOpus) +{ + if((ENC_configOpus->bitrate<6000) || (ENC_configOpus->bitrate>510000)) + { + return 0; + } + if((ENC_configOpus->ms_frame!=2.5f) && + (ENC_configOpus->ms_frame!=5.0f) && + (ENC_configOpus->ms_frame!=10.0f) && + (ENC_configOpus->ms_frame!=20.0f) && + (ENC_configOpus->ms_frame!=40.0f) && + (ENC_configOpus->ms_frame!=60.0f)) + { + return 0; + } + + uint32_t tot_enc_size, max_enc_frame_size; + + /* size x2 (worst case encode VBR) x2 (temp buffer used for BVTP) */ + max_enc_frame_size = (ENC_configOpus->bitrate/8/((uint16_t)(1000.0f/ENC_configOpus->ms_frame)))*4; + tot_enc_size = max_enc_frame_size + (max_enc_frame_size/19)+1; + + return tot_enc_size; +} + +/** + * @brief This function returns the amount of memory required for the current bluevoice decoder setup. + * @param Opus decoder configuration. + * @retval Number of byte, 0 for invalid parameters. + */ +uint32_t BVOPUS_DEC_getMemorySize(OPUS_IF_DEC_ConfigTypeDef *DEC_configOpus) +{ + if((DEC_configOpus->bitrate<6000) || (DEC_configOpus->bitrate>510000)) + { + return 0; + } + if((DEC_configOpus->ms_frame!=2.5f) && + (DEC_configOpus->ms_frame!=5.0f) && + (DEC_configOpus->ms_frame!=10.0f) && + (DEC_configOpus->ms_frame!=20.0f) && + (DEC_configOpus->ms_frame!=40.0f) && + (DEC_configOpus->ms_frame!=60.0f)) + { + return 0; + } + + uint32_t tot_dec_size = (DEC_configOpus->bitrate/8/((uint16_t)(1000.0f/DEC_configOpus->ms_frame)))*2; + + return tot_dec_size; +} + +/** + * @brief This function is called to add BlueVoiceOPUS Service. + * @param None. + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BluevoiceOPUS_AddService(void) +{ + tBleStatus ret; + + memcpy(hBV_OPUS.BV_uuid.service_uuid.Service_UUID_128, bvopus_service_uuid, sizeof(bvopus_service_uuid)); + + ret = aci_gatt_add_service(UUID_TYPE_128, &hBV_OPUS.BV_uuid.service_uuid, PRIMARY_SERVICE, 9, &hBV_OPUS.BV_handle.ServiceHandle); + + if (ret != BLE_STATUS_SUCCESS) + { + return BV_OPUS_ERROR; + } + + return BV_OPUS_SUCCESS; +} + +/** + * @brief This function is called to add BlueVoice characteristics. + * @param service_handle: Handle of the service to which the characteristic must be added. + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BluevoiceOPUS_AddChar(uint16_t service_handle) +{ + tBleStatus ret; + + memcpy(hBV_OPUS.BV_uuid.audio_uuid.Char_UUID_128, bvopus_audio_char_uuid, sizeof(bvopus_audio_char_uuid)); + + ret = aci_gatt_add_char(hBV_OPUS.BV_handle.ServiceHandle, UUID_TYPE_128, &hBV_OPUS.BV_uuid.audio_uuid, + (CFG_BLE_MAX_ATT_MTU-3), CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS, 16, 1, + &hBV_OPUS.BV_handle.CharAudioHandle); + + if (ret != BLE_STATUS_SUCCESS) + { + return BV_OPUS_ERROR; + } + memcpy(hBV_OPUS.BV_uuid.ctrl_uuid.Char_UUID_128, bvopus_ctrl_char_uuid, sizeof(bvopus_ctrl_char_uuid)); + + ret = aci_gatt_add_char(hBV_OPUS.BV_handle.ServiceHandle, UUID_TYPE_128, &hBV_OPUS.BV_uuid.ctrl_uuid, + 20, CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS, 16, 1, + &hBV_OPUS.BV_handle.CharCtrlHandle); + + if (ret != BLE_STATUS_SUCCESS) + { + return BV_OPUS_ERROR; + } + + hBV_OPUS.TX_configured = 1; + + return BV_OPUS_SUCCESS; +} + +/** + * @brief This function initializes Opus encoder. + * @param Opus encoder configuration. + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BVOPUS_CodecEncInit(OPUS_IF_ENC_ConfigTypeDef *ENC_configOpus) +{ + uint32_t enc_size = BVOPUS_ENC_getMemorySize(ENC_configOpus); + if(enc_size == 0) + { + return BV_OPUS_INVALID_PARAM; + } + hBV_OPUS.pInternalMemory_enc = (uint8_t *)malloc(enc_size); + + if(!OPUS_IF_ENC_IsConfigured()) + { + int opus_err; + OPUS_IF_Status status = OPUS_IF_ENC_Init(ENC_configOpus, &opus_err); + if(status == OPUS_IF_INVALID_PARAM) + { + return BV_OPUS_INVALID_PARAM; + } + else if(status == OPUS_IF_ERROR) + { + return BV_OPUS_ERROR; + } + } + + return BV_OPUS_SUCCESS; +} + +/** + * @brief This function initializes Opus decoder. + * @param Opus decoder configuration. + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BVOPUS_CodecDecInit(OPUS_IF_DEC_ConfigTypeDef *DEC_configOpus) +{ + uint32_t dec_size = BVOPUS_DEC_getMemorySize(DEC_configOpus); + if(dec_size == 0) + { + return BV_OPUS_INVALID_PARAM; + } + hBV_OPUS.pInternalMemory_dec = (uint8_t *)malloc(dec_size); + + if(!OPUS_IF_DEC_IsConfigured()) + { + int opus_err; + OPUS_IF_Status status = OPUS_IF_DEC_Init(DEC_configOpus, &opus_err); + if(status == OPUS_IF_INVALID_PARAM) + { + return BV_OPUS_INVALID_PARAM; + } + else if(status == OPUS_IF_ERROR) + { + return BV_OPUS_ERROR; + } + } + + return BV_OPUS_SUCCESS; +} + + +/** + * @brief This function sets the maximum ble packet size. + * @param max_length: maximum ble packet size. + * @retval None. + */ +void BluevoiceOPUS_SetMaxDataLength(uint16_t max_length) +{ + hBV_OPUS.MaxDataLength = (max_length-3); +} + + +/** + * @brief This function returns the audio notification status. + * @param None. + * @retval 1 if audio notification are enabled, 0 otherwise. + */ +uint8_t BluevoiceOPUS_isAudioNotifEnabled(void) +{ + return hBV_OPUS.AudioNotifEnabled; +} + +/** + * @brief This function returns the control notification status. + * @param None. + * @retval 1 if the control notification are enabled, 0 otherwise. + */ +uint8_t BluevoiceOPUS_isCtrlNotifEnabled(void) +{ + return hBV_OPUS.CtrlNotifEnabled; +} + +/** + * @brief This function is called to decode audio data using opus. + * @param buf_in: pointer to the encoded buffer. + * @param len_in: buffer in length. + * @param buf_out: pointer to the decoded buffer. + * @param pcm_samples: number of PCM samples decoded. + * @param opus_err: @ref opus_errorcodes. + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BluevoiceOPUS_ParseData(uint8_t *buf_in, uint8_t len_in, uint8_t *buf_out, uint16_t *pcm_samples, int *opus_err) +{ + if(!OPUS_IF_DEC_IsConfigured()) + { + return BV_OPUS_DEC_NOT_CONFIG; + } + + uint32_t OpusDecBufLen = BluevoiceOPUS_TP_Parse(hBV_OPUS.pInternalMemory_dec, buf_in, len_in); + + if (OpusDecBufLen > 0) + { + *opus_err = OPUS_IF_DEC_Decode(hBV_OPUS.pInternalMemory_dec, OpusDecBufLen, buf_out); + + if(*opus_err<=0) + { + *pcm_samples = 0; + return BV_OPUS_ERROR; + } + else + { + *pcm_samples = *opus_err; + return BV_OPUS_SUCCESS; + } + } + else + { + return BV_OPUS_PKT_NOT_COMPLETE; + } +} + +/** + * @brief This function is called to packetize, encode and send audio data. + * @param data_buffer: data to be sent + * @param opus_err: @ref opus_errorcodes. + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BluevoiceOPUS_SendAudioData(uint8_t *data_buffer, int *opus_err) +{ + if(!hBV_OPUS.TX_configured) + { + return BV_OPUS_TX_HANDLE_NOT_AVAILABLE; + } + + if(!hBV_OPUS.AudioNotifEnabled) + { + return BV_OPUS_NOTIF_DISABLE; + } + + if(!OPUS_IF_ENC_IsConfigured()) + { + return BV_OPUS_ENC_NOT_CONFIG; + } + + uint32_t j = 0, len = 0, tot_len = 0; + uint32_t timeout_cnt = 0; + int32_t OpusEncBufLen = 0; + uint8_t *OpusEncBuf_BV_OPUS_TP; + *opus_err = 0; + + OpusEncBufLen = OPUS_IF_ENC_Encode((uint8_t *) data_buffer, hBV_OPUS.pInternalMemory_enc); + + if(OpusEncBufLen<=0) + { + *opus_err = OpusEncBufLen; + return BV_OPUS_ERROR; + } + + OpusEncBuf_BV_OPUS_TP = &hBV_OPUS.pInternalMemory_enc[OpusEncBufLen]; + + + tot_len = BluevoiceOPUS_TP_Encapsulate(OpusEncBuf_BV_OPUS_TP, hBV_OPUS.pInternalMemory_enc, OpusEncBufLen); + + /* Data are sent as notifications*/ + while (j < tot_len) + { + len = MIN(hBV_OPUS.MaxDataLength, tot_len - j); + + while(aci_gatt_update_char_value(hBV_OPUS.BV_handle.ServiceHandle, hBV_OPUS.BV_handle.CharAudioHandle, 0, + len,(uint8_t*) &OpusEncBuf_BV_OPUS_TP[j]) != BLE_STATUS_SUCCESS) + { + /* Radio is busy */ + /*-------------------------------------------------------*/ + timeout_cnt++; + if (timeout_cnt >= BV_OPUS_SENDING_TIMEOUT) + { + return BV_OPUS_TIMEOUT; + } + } + j += len; + } + + return BV_OPUS_SUCCESS; +} + +/** + * @brief This function is called to send control command. + * @param data_buffer: data to be sent + * @param Nb_bytes: number of bytes to be sent (max 20) + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BluevoiceOPUS_SendCtrlData(uint8_t* data_buffer, uint8_t Nb_bytes) +{ + if(!hBV_OPUS.TX_configured) + { + return BV_OPUS_TX_HANDLE_NOT_AVAILABLE; + } + + if(!hBV_OPUS.CtrlNotifEnabled) + { + return BV_OPUS_NOTIF_DISABLE; + } + + uint32_t timeout_cnt = 0; + if(Nb_bytes > 20) + { + /*length too long for a single packet*/ + return BV_OPUS_ERROR; + } + + /* Data are sent as notifications*/ + while (aci_gatt_update_char_value(hBV_OPUS.BV_handle.ServiceHandle, hBV_OPUS.BV_handle.CharCtrlHandle, 0, + Nb_bytes, (uint8_t *)data_buffer) != BLE_STATUS_SUCCESS) + { + /* Radio is busy */ + /*-------------------------------------------------------*/ + timeout_cnt++; + if (timeout_cnt >= BV_OPUS_SENDING_TIMEOUT) + { + return BV_OPUS_TIMEOUT; + } + } + return BV_OPUS_SUCCESS; +} + +/** + * @brief This function is called to send an enable notification request. + * @param None + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BluevoiceOPUS_SendEnableNotifReq(void) +{ + uint8_t data[] = {BV_OPUS_CONTROL, BV_OPUS_ENABLE_NOTIF_REQ}; + + return BluevoiceOPUS_SendCtrlData(data, 2); +} + +/** + * @brief This function is called to send a disable notification request. + * @param None + * @retval BV_OPUS_Status: Value indicating success or error code. + */ +BV_OPUS_Status BluevoiceOPUS_SendDisableNotifReq(void) +{ + uint8_t data[] = {BV_OPUS_CONTROL, BV_OPUS_DISABLE_NOTIF_REQ}; + + return BluevoiceOPUS_SendCtrlData(data, 2); +} + + +/**********************************/ +/******* Transfer Protocol *******/ +/**********************************/ + +/** + * @brief This function is called to parse a BV_OPUS_TP packet. + * @param buffer_out: pointer to the output buffer. + * @param buffer_in: pointer to the input data. + * @param len: buffer in length + * @retval Buffer out length. + */ +uint32_t BluevoiceOPUS_TP_Parse(uint8_t* buffer_out, uint8_t* buffer_in, uint32_t len) +{ + static uint32_t tot_len = 0; + uint32_t buff_out_len; + static BV_OPUS_TP_Status_Typedef status = BV_OPUS_TP_WAIT_START; + BV_OPUS_TP_Packet_Typedef packet_type; + + packet_type = (BV_OPUS_TP_Packet_Typedef) buffer_in[0]; + + switch (status) + { + case BV_OPUS_TP_WAIT_START: + { + if (packet_type == BV_OPUS_TP_START_PACKET) + { + /*First part of an Opus packet*/ + /*packet is enqueued*/ + memcpy((uint8_t*) &buffer_out[tot_len], (uint8_t*) &buffer_in[1], (len - 1)); + tot_len += len - 1; + status = BV_OPUS_TP_WAIT_END; + return 0; + } + else if (packet_type == BV_OPUS_TP_START_END_PACKET) + { + /*Final part of an Opus packet*/ + /*packet is enqueued*/ + memcpy((uint8_t*) &buffer_out[tot_len], (uint8_t*) &buffer_in[1], (len - 1)); + + tot_len += len - 1; + + /*number of bytes of the output packet*/ + buff_out_len = tot_len; + + /*total length set to zero*/ + tot_len = 0; + + /*reset status*/ + status = BV_OPUS_TP_WAIT_START; + + /*return decoded output dimension*/ + return buff_out_len; + } + else + { + /* Error */ + return 0; + } + } + case BV_OPUS_TP_WAIT_END: + { + if (packet_type == BV_OPUS_TP_MIDDLE_PACKET) + { + /*Central part of an Opus packet*/ + /*packet is enqueued*/ + memcpy((uint8_t*) &buffer_out[tot_len], (uint8_t*) &buffer_in[1], (len - 1)); + + tot_len += len - 1; + return 0; + } + else if (packet_type == BV_OPUS_TP_END_PACKET) + { + /*Final part of an Opus packet*/ + /*packet is enqueued*/ + memcpy((uint8_t*) &buffer_out[tot_len], (uint8_t*) &buffer_in[1], (len - 1)); + + tot_len += len - 1; + + /*number of bytes of the output packet*/ + buff_out_len = tot_len; + + /*total length set to zero*/ + tot_len = 0; + + /*reset status*/ + status = BV_OPUS_TP_WAIT_START; + + /*return decoded output dimension*/ + return buff_out_len; + } + else + { + /*reset status*/ + status = BV_OPUS_TP_WAIT_START; + + /*total length set to zero*/ + tot_len = 0; + + return 0; /* error */ + } + } + } + return 0; +} + +/** + * @brief This function is called to prepare a BV_OPUS_TP packet. + * @param buffer_out: pointer to the buffer used to save BV_OPUS_TP packet. + * @param buffer_in: pointer to the input data. + * @param len: buffer in length + * @retval Buffer out length. + */ +uint32_t BluevoiceOPUS_TP_Encapsulate(uint8_t* buffer_out, uint8_t* buffer_in, uint16_t len) +{ + uint32_t size = 0, tot_size = 0; + uint32_t counter = 0; + BV_OPUS_TP_Packet_Typedef packet_type = BV_OPUS_TP_START_PACKET; + + /* One byte header is added to each BLE packet */ + + while (counter < len) + { + size = MIN((hBV_OPUS.MaxDataLength-1), len - counter); + + if (len - counter <= (hBV_OPUS.MaxDataLength-1)) + { + if (counter == 0) + { + packet_type = BV_OPUS_TP_START_END_PACKET; + } + else + { + packet_type = BV_OPUS_TP_END_PACKET; + } + } + + switch (packet_type) + { + case BV_OPUS_TP_START_PACKET: + { + /*First part of an Opus packet*/ + buffer_out[tot_size] = ((uint8_t) (BV_OPUS_TP_START_PACKET)); + tot_size++; + packet_type = BV_OPUS_TP_MIDDLE_PACKET; + } + break; + case BV_OPUS_TP_START_END_PACKET: + { + /*First and last part of an Opus packet*/ + buffer_out[tot_size] = ((uint8_t) (BV_OPUS_TP_START_END_PACKET)); + tot_size++; + packet_type = BV_OPUS_TP_START_PACKET; + } + break; + case BV_OPUS_TP_MIDDLE_PACKET: + { + /*Central part of an Opus packet*/ + buffer_out[tot_size] = ((uint8_t) (BV_OPUS_TP_MIDDLE_PACKET)); + tot_size++; + } + break; + case BV_OPUS_TP_END_PACKET: + { + /*Last part of an Opus packet*/ + buffer_out[tot_size] = ((uint8_t) (BV_OPUS_TP_END_PACKET)); + tot_size++; + packet_type = BV_OPUS_TP_START_PACKET; + } + break; + } + + /*Input data is incapsulated*/ + memcpy((uint8_t*) &buffer_out[tot_size], (uint8_t *) &buffer_in[counter], size); + + /*length variables update*/ + counter += size; + tot_size += size; + } + return tot_size; +} + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/common_blesvc.h b/Middlewares/ST/STM32_WPAN/ble/svc/Src/common_blesvc.h new file mode 100644 index 0000000..5d28411 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/common_blesvc.h @@ -0,0 +1,55 @@ + +/** + ****************************************************************************** + * @file common_blesvc.h + * @author MCD Application Team + * @brief Header for ble modules + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __COMMON_BLESVC_H +#define __COMMON_BLESVC_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "ble_common.h" +#include "ble.h" +#include "dbg_trace.h" + + + +/* Exported types ------------------------------------------------------------*/ +typedef enum +{ + COMSVC_Notification = ( 1 << 0 ), + COMSVC_Indication = ( 1 << 1 ), +} COMSVC_ClientCharConfMask_t; + +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ + + +#ifdef __cplusplus +} +#endif + +#endif /*__COMMON_BLESVC_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/crs_stm.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/crs_stm.c new file mode 100644 index 0000000..4c4f64d --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/crs_stm.c @@ -0,0 +1,310 @@ +/** + ****************************************************************************** + * @file crs_stm.c + * @author MCD Application Team + * @version V0.0.1.alpha + * @date 04-September-2018 + * @brief Cable Replacement Service (Custom STM) + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + +/* Private typedef -----------------------------------------------------------*/ +typedef struct +{ + uint16_t SvcHdle; /**< Service handle */ + uint16_t CRSTXCharHdle; /**< Characteristic handle */ + uint16_t CRSRXCharHdle; /**< Characteristic handle */ +}CRSContext_t; + +/* Private defines -----------------------------------------------------------*/ +#define BM_UUID_LENGTH UUID_TYPE_128 + +#define BM_REQ_CHAR_SIZE (3) + + +/* Private macros ------------------------------------------------------------*/ + +/* Private variables ---------------------------------------------------------*/ +/** + * Request Characteristic UUID + * 0000fe11-8e22-4541-9d4c-21edae82ed19 + */ +const uint8_t BM_REQ_CHAR_UUID[16] = {0x19, 0xed, 0x82, 0xae, + 0xed, 0x21, 0x4c, 0x9d, + 0x41, 0x45, 0x22, 0x8e, + 0x11, 0xFE, 0x00, 0x00}; + +/** + * START of Section BLE_DRIVER_CONTEXT + */ +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static CRSContext_t CRSContext; +/** + * END of Section BLE_DRIVER_CONTEXT + */ +/* Private function prototypes -----------------------------------------------*/ +static SVCCTL_EvtAckStatus_t CRS_Event_Handler(void *pckt); + + +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ----------------------------------------------------------*/ + +#define COPY_UUID_128(uuid_struct, uuid_15, uuid_14, uuid_13, uuid_12, uuid_11, uuid_10, uuid_9, uuid_8, uuid_7, uuid_6, uuid_5, uuid_4, uuid_3, uuid_2, uuid_1, uuid_0) \ +do {\ + uuid_struct[0] = uuid_0; uuid_struct[1] = uuid_1; uuid_struct[2] = uuid_2; uuid_struct[3] = uuid_3; \ + uuid_struct[4] = uuid_4; uuid_struct[5] = uuid_5; uuid_struct[6] = uuid_6; uuid_struct[7] = uuid_7; \ + uuid_struct[8] = uuid_8; uuid_struct[9] = uuid_9; uuid_struct[10] = uuid_10; uuid_struct[11] = uuid_11; \ + uuid_struct[12] = uuid_12; uuid_struct[13] = uuid_13; uuid_struct[14] = uuid_14; uuid_struct[15] = uuid_15; \ +}while(0) + +/* Hardware Characteristics Service */ +/* + The following 128bits UUIDs have been generated from the random UUID + generator: + daf4562c-1dfc-11e7-93ae-92361f002671 + daf458b6-1dfc-11e7-93ae-92361f002671 + daf45d16-1dfc-11e7-93ae-92361f002671 + D973F2E0-B19E-11E2-9E96-0800200C9A66: Service 128bits UUID + D973F2E1-B19E-11E2-9E96-0800200C9A66: Characteristic_1 128bits UUID + D973F2E2-B19E-11E2-9E96-0800200C9A66: Characteristic_2 128bits UUID + */ +#define COPY_CRS_UUID(uuid_struct, uuid) \ + COPY_UUID_128(uuid_struct, \ + uuid[0], uuid[1], uuid[2], uuid[3], uuid[4], uuid[5], uuid[6], uuid[7], \ + uuid[8], uuid[9], uuid[10], uuid[11], uuid[12], uuid[13], uuid[14], uuid[15]) + +#define CRS_MAX_RX_CHAR_LEN CRS_MAX_DATA_LEN /**< Maximum length of the RX Characteristic (in bytes). */ +#define CRS_MAX_TX_CHAR_LEN CRS_MAX_DATA_LEN /**< Maximum length of the TX Characteristic (in bytes). */ + + +/** + * @brief Event handler + * @param Event: Address of the buffer holding the Event + * @retval Ack: Return whether the Event has been managed or not + */ +static SVCCTL_EvtAckStatus_t CRS_Event_Handler(void *Event) +{ + SVCCTL_EvtAckStatus_t return_value; + hci_event_pckt *event_pckt; + evt_blue_aci *blue_evt; + aci_gatt_attribute_modified_event_rp0 * attribute_modified; + CRSAPP_Notification_evt_t Notification; + + return_value = SVCCTL_EvtNotAck; + event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data); + + switch(event_pckt->evt) + { + case EVT_VENDOR: + { + blue_evt = (evt_blue_aci*)event_pckt->data; + switch(blue_evt->ecode) + { + case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED: + { + attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data; + if(attribute_modified->Attr_Handle == (CRSContext.CRSRXCharHdle + 2)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.CRS_Evt_Opcode = CRS_NOTIFY_ENABLED_EVT; + CRSAPP_Notification(&Notification); + + } + else + { + Notification.CRS_Evt_Opcode = CRS_NOTIFY_DISABLED_EVT; + + CRSAPP_Notification(&Notification); + + } + } + + else if(attribute_modified->Attr_Handle == (CRSContext.CRSTXCharHdle + 1)) + { + /*value handle */ + BLE_DBG_CRS_STM_MSG("-- GATT : RX\n"); + Notification.CRS_Evt_Opcode = CRS_WRITE_EVT; + Notification.DataTransfered.Length = attribute_modified->Attr_Data_Length; + Notification.DataTransfered.pPayload = attribute_modified->Attr_Data; + CRSAPP_Notification(&Notification); + } + } + break; + + default: + break; + } + } + break; /* HCI_EVT_VENDOR_SPECIFIC */ + + default: + break; + } + + return(return_value); +}/* end CRS_Event_Handler */ + + +/* Public functions ----------------------------------------------------------*/ + +/** + * @brief Service initialization + * @param None + * @retval None + */ +void CRS_STM_Init(void) +{ + Char_UUID_t uuid; + tBleStatus hciCmdResult = BLE_STATUS_SUCCESS; + uint8_t service_uuid[] = { CRS_STM_UUID128 }; + uint8_t rx_uuid[] = { CRS_STM_RX_UUID128 }; + uint8_t tx_uuid[] = { CRS_STM_TX_UUID128 }; + + /** + * Register the event handler to the BLE controller + */ + SVCCTL_RegisterSvcHandler(CRS_Event_Handler); + + /** + * Cable Replacement Service + * + * Max_Attribute_Records = 2*no_of_char + 1 + * service_max_attribute_record = 1 for Cable Replacement service + + * 2 for CRS TX characteristic + + * 2 for CRS RX characteristic + + * 1 for client char configuration descriptor + * + */ + COPY_CRS_UUID(uuid.Char_UUID_128, service_uuid); + hciCmdResult = aci_gatt_add_service( + UUID_TYPE_128, + (Service_UUID_t *) &uuid, + PRIMARY_SERVICE, + 6, + &(CRSContext.SvcHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_CRS_STM_MSG("Cable Replacement (CR) Service is added Successfully 0x%02X\n", + CRSContext.SvcHdle); + } + else + { + BLE_DBG_CRS_STM_MSG ("FAILED to add Cable Replacement (CR) Service, Error: 0x%02X !!\n", + hciCmdResult); + } + + /** + * Add TX Characteristic + */ + COPY_CRS_UUID(uuid.Char_UUID_128, tx_uuid); + hciCmdResult = aci_gatt_add_char( + CRSContext.SvcHdle, + UUID_TYPE_128, + &uuid , + CRS_MAX_TX_CHAR_LEN, + CHAR_PROP_WRITE_WITHOUT_RESP|CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, /* gattEvtMask */ + 10, /* encryKeySize */ + 1, /* isVariable */ + &(CRSContext.CRSTXCharHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_CRS_STM_MSG("TX Characteristic is added Successfully 0x%02X\n", + CRSContext.CRSTXCharHdle); + } + else + { + BLE_DBG_CRS_STM_MSG ("FAILED to add TX Characteristic, Error: 0x%02X !!\n", + hciCmdResult); + } + + /** + * Add RX Characteristic + */ + COPY_CRS_UUID(uuid.Char_UUID_128, rx_uuid); + hciCmdResult = aci_gatt_add_char(CRSContext.SvcHdle, + UUID_TYPE_128, + &uuid, + CRS_MAX_RX_CHAR_LEN, + CHAR_PROP_READ|CHAR_PROP_NOTIFY, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, /* gattEvtMask */ + 10, /* encryKeySize */ + 1, /* isVariable: 1 */ + &(CRSContext.CRSRXCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_CRS_STM_MSG("RX Characteristic is added Successfully 0x%02X\n", + CRSContext.CRSRXCharHdle); + } + else + { + BLE_DBG_CRS_STM_MSG ("FAILED to add RX Characteristic, Error: 0x%02X !!\n", + hciCmdResult); + } + + return; +} + +/** + * @brief Characteristic update + * @param UUID: UUID of the characteristic + * @param Service_Instance: Instance of the service to which the characteristic belongs + * + */ +tBleStatus CRSAPP_Update_Char(uint16_t UUID, uint8_t *pPayload) +{ + tBleStatus result = BLE_STATUS_INVALID_PARAMS; + switch(UUID) + { + case CRS_RX_CHAR_UUID: + { + uint8_t size; + + size = 0; + while(pPayload[size] != '\0') + { + size++; + } + result = aci_gatt_update_char_value(CRSContext.SvcHdle, + CRSContext.CRSRXCharHdle, + 0, /* charValOffset */ + size/*CRS_MAX_RX_CHAR_LEN*/, /* charValueLen */ + (uint8_t *) pPayload); + } + break; + + default: + break; + } + + return result; +}/* end CRSAPP_Update_Char() */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/dis.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/dis.c new file mode 100644 index 0000000..b44afd6 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/dis.c @@ -0,0 +1,503 @@ +/** + ****************************************************************************** + * @file dis.c + * @author MCD Application Team + * @brief Device Information Service + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + + +/* Private typedef -----------------------------------------------------------*/ +typedef struct +{ + uint16_t DeviceInformationSvcHdle; /**< Service handle */ +#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0) + uint16_t ManufacturerNameStringCharHdle; /**< Characteristic handle */ +#endif +#if (BLE_CFG_DIS_MODEL_NUMBER_STRING != 0) + uint16_t ModelNumberStringCharHdle; /**< Characteristic handle */ +#endif +#if (BLE_CFG_DIS_SERIAL_NUMBER_STRING != 0) + uint16_t SerialNumberStringCharHdle; /**< Characteristic handle */ +#endif +#if (BLE_CFG_DIS_HARDWARE_REVISION_STRING != 0) + uint16_t HardwareRevisionStringCharHdle; /**< Characteristic handle */ +#endif +#if (BLE_CFG_DIS_FIRMWARE_REVISION_STRING != 0) + uint16_t FirmwareRevisionStringCharHdle; /**< Characteristic handle */ +#endif +#if (BLE_CFG_DIS_SOFTWARE_REVISION_STRING != 0) + uint16_t SoftwareRevisionStringCharHdle; /**< Characteristic handle */ +#endif +#if (BLE_CFG_DIS_SYSTEM_ID != 0) + uint16_t SystemIDCharHdle; /**< Characteristic handle */ +#endif +#if (BLE_CFG_DIS_IEEE_CERTIFICATION != 0) + uint16_t IEEECertificationCharHdle; /**< Characteristic handle */ +#endif +#if (BLE_CFG_DIS_PNP_ID != 0) + uint16_t PNPIDCharHdle; /**< Characteristic handle */ +#endif +}DIS_Context_t; + + +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/** + * START of Section BLE_DRIVER_CONTEXT + */ + +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static DIS_Context_t DIS_Context; + +/** + * END of Section BLE_DRIVER_CONTEXT + */ + + +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ----------------------------------------------------------*/ +/* Public functions ----------------------------------------------------------*/ +/** + * @brief Service initialization + * @param None + * @retval None + */ +void DIS_Init(void) +{ + uint16_t uuid; + tBleStatus hciCmdResult; + + memset ( &DIS_Context, 0, sizeof(DIS_Context_t) ); + + /** + * Register the event handler to the BLE controller + * + * There is no need of an interrupt handler for this service + */ + + /** + * Add Device Information Service + */ + uuid = DEVICE_INFORMATION_SERVICE_UUID; + hciCmdResult = aci_gatt_add_service(UUID_TYPE_16, + (Service_UUID_t *) &uuid, + PRIMARY_SERVICE, +#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0) + 2+ +#endif +#if (BLE_CFG_DIS_MODEL_NUMBER_STRING != 0) + 2+ +#endif +#if (BLE_CFG_DIS_SERIAL_NUMBER_STRING != 0) + 2+ +#endif +#if (BLE_CFG_DIS_HARDWARE_REVISION_STRING != 0) + 2+ +#endif +#if (BLE_CFG_DIS_FIRMWARE_REVISION_STRING != 0) + 2+ +#endif +#if (BLE_CFG_DIS_SOFTWARE_REVISION_STRING != 0) + 2+ +#endif +#if (BLE_CFG_DIS_SYSTEM_ID != 0) + 2+ +#endif +#if (BLE_CFG_DIS_IEEE_CERTIFICATION != 0) + 2+ +#endif +#if (BLE_CFG_DIS_PNP_ID != 0) + 2+ +#endif + 1, + &(DIS_Context.DeviceInformationSvcHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_DIS_MSG ("Device Information Service (DIS) is added Successfully %04X\n", + DIS_Context.DeviceInformationSvcHdle); + } + else + { + BLE_DBG_DIS_MSG ("FAILED to add Device Information Service (DIS), Error: %02X !!\n", + hciCmdResult); + } + +#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0) + /** + * Add Manufacturer Name String Characteristic + */ + uuid = MANUFACTURER_NAME_UUID; + hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_DIS_MANUFACTURER_NAME_STRING_LEN_MAX, + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, /* isVariable */ + &(DIS_Context.ManufacturerNameStringCharHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_DIS_MSG ("Manufacturer Name Characteristic Added Successfully %04X \n", + DIS_Context.ManufacturerNameStringCharHdle); + } + else + { + BLE_DBG_DIS_MSG ("FAILED to add Manufacturer Name Characteristic, Error: %02X !!\n", + hciCmdResult); + } + +#endif + +#if (BLE_CFG_DIS_MODEL_NUMBER_STRING != 0) + /** + * Add Model Number String Characteristic + */ + uuid = MODEL_NUMBER_UUID; + hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_DIS_MODEL_NUMBER_STRING_LEN_MAX, + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, /* isVariable */ + &(DIS_Context.ModelNumberStringCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_DIS_MSG ("Model Number String Characteristic Added Successfully %04X \n", + DIS_Context.ModelNumberStringCharHdle); + } + else + { + BLE_DBG_DIS_MSG ("FAILED to add Model Number String Characteristic, Error: %02X !!\n", + hciCmdResult); + } + +#endif + +#if (BLE_CFG_DIS_SERIAL_NUMBER_STRING != 0) + /** + * Add Serial Number String Characteristic + */ + uuid = SERIAL_NUMBER_UUID; + hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_DIS_SERIAL_NUMBER_STRING_LEN_MAX, + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, /* isVariable */ + &(DIS_Context.SerialNumberStringCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_DIS_MSG ("Serial Number String Characteristic Added Successfully %04X \n", + DIS_Context.SerialNumberStringCharHdle); + } + else + { + BLE_DBG_DIS_MSG ("FAILED to add Serial Number String Characteristic, Error: %02X !!\n", + hciCmdResult); + } + +#endif + +#if (BLE_CFG_DIS_HARDWARE_REVISION_STRING != 0) + /** + * Add Hardware Revision String Characteristic + */ + uuid = HARDWARE_REVISION_UUID; + hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_DIS_HARDWARE_REVISION_STRING_LEN_MAX, + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, /* isVariable */ + &(DIS_Context.HardwareRevisionStringCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_DIS_MSG ("Hardware Revision String Characteristic Added Successfully %04X \n", + DIS_Context.HardwareRevisionStringCharHdle); + } + else + { + BLE_DBG_DIS_MSG ("FAILED to add Hardware Revision String Characteristic, Error: %02X !!\n", + hciCmdResult); + } + +#endif + +#if (BLE_CFG_DIS_FIRMWARE_REVISION_STRING != 0) + /** + * Add Firmware Revision String Characteristic + */ + uuid = FIRMWARE_REVISION_UUID; + hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_DIS_FIRMWARE_REVISION_STRING_LEN_MAX, + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, /* isVariable */ + &(DIS_Context.FirmwareRevisionStringCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_DIS_MSG ("Firmware Revision String Characteristic Added Successfully %04X \n", + DIS_Context.FirmwareRevisionStringCharHdle); + } + else + { + BLE_DBG_DIS_MSG ("FAILED to add Firmware Revision String Characteristic, Error: %02X !!\n", + hciCmdResult); + } +#endif + +#if (BLE_CFG_DIS_SOFTWARE_REVISION_STRING != 0) + /** + * Add Software Revision String Characteristic + */ + uuid = SOFTWARE_REVISION_UUID; + hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_DIS_SOFTWARE_REVISION_STRING_LEN_MAX, + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, /* isVariable */ + &(DIS_Context.SoftwareRevisionStringCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_DIS_MSG ("Software Revision String Characteristic Added Successfully %04X \n", + DIS_Context.SoftwareRevisionStringCharHdle); + } + else + { + BLE_DBG_DIS_MSG ("FAILED to add Software Revision String Characteristic, Error: %02X !!\n", + hciCmdResult); + } +#endif + +#if (BLE_CFG_DIS_SYSTEM_ID != 0) + /** + * Add System ID Characteristic + */ + uuid = SYSTEM_ID_UUID; + hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_DIS_SYSTEM_ID_LEN_MAX, + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_CONSTANT, /* isVariable */ + &(DIS_Context.SystemIDCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_DIS_MSG ("System ID Characteristic Added Successfully %04X \n", + DIS_Context.SystemIDCharHdle); + } + else + { + BLE_DBG_DIS_MSG ("FAILED to add System ID Characteristic, Error: %02X !!\n", + hciCmdResult); + } +#endif + +#if (BLE_CFG_DIS_IEEE_CERTIFICATION != 0) + /** + * Add IEEE CertificationCharacteristic + */ + uuid = IEEE_CERTIFICATION_UUID; + hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_DIS_IEEE_CERTIFICATION_LEN_MAX, + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, /* isVariable */ + &(DIS_Context.IEEECertificationCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_DIS_MSG ("IEEE Certification Characteristic Added Successfully %04X \n", + DIS_Context.IEEECertificationCharHdle); + } + else + { + BLE_DBG_DIS_MSG ("FAILED to add IEEE Certification Characteristic, Error: %02X !!\n", + hciCmdResult); + } +#endif + +#if (BLE_CFG_DIS_PNP_ID != 0) + /** + * Add PNP ID Characteristic + */ + uuid = PNP_ID_UUID; + hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_DIS_PNP_ID_LEN_MAX, + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_CONSTANT, /* isVariable */ + &(DIS_Context.PNPIDCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_DIS_MSG ("PNP ID Characteristic Added Successfully %04X \n", + DIS_Context.PNPIDCharHdle); + } + else + { + BLE_DBG_DIS_MSG ("FAILED to add PNP ID Characteristic, Error: %02X !!\n", + hciCmdResult); + } +#endif + + return; +} + +/** + * @brief Characteristic update + * @param UUID: UUID of the characteristic + * @retval None + */ +tBleStatus DIS_UpdateChar(uint16_t UUID, DIS_Data_t *pPData) +{ + tBleStatus return_value; + + switch(UUID) + { +#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0) + case MANUFACTURER_NAME_UUID: + return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle, + DIS_Context.ManufacturerNameStringCharHdle, + 0, + pPData->Length, + (uint8_t *)pPData->pPayload); + break; +#endif + +#if (BLE_CFG_DIS_MODEL_NUMBER_STRING != 0) + case MODEL_NUMBER_UUID: + return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle, + DIS_Context.ModelNumberStringCharHdle, + 0, + pPData->Length, + (uint8_t *)pPData->pPayload); + break; +#endif + +#if (BLE_CFG_DIS_SERIAL_NUMBER_STRING != 0) + case SERIAL_NUMBER_UUID: + return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle, + DIS_Context.SerialNumberStringCharHdle, + 0, + pPData->Length, + (uint8_t *)pPData->pPayload); + break; +#endif + +#if (BLE_CFG_DIS_HARDWARE_REVISION_STRING != 0) + case HARDWARE_REVISION_UUID: + return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle, + DIS_Context.HardwareRevisionStringCharHdle, + 0, + pPData->Length, + (uint8_t *)pPData->pPayload); + break; +#endif + +#if (BLE_CFG_DIS_FIRMWARE_REVISION_STRING != 0) + case FIRMWARE_REVISION_UUID: + return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle, + DIS_Context.FirmwareRevisionStringCharHdle, + 0, + pPData->Length, + (uint8_t *)pPData->pPayload); + break; +#endif + +#if (BLE_CFG_DIS_SOFTWARE_REVISION_STRING != 0) + case SOFTWARE_REVISION_UUID: + return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle, + DIS_Context.SoftwareRevisionStringCharHdle, + 0, + pPData->Length, + (uint8_t *)pPData->pPayload); + break; +#endif + +#if (BLE_CFG_DIS_SYSTEM_ID != 0) + case SYSTEM_ID_UUID: + return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle, + DIS_Context.SystemIDCharHdle, + 0, + pPData->Length, + (uint8_t *)pPData->pPayload); + break; +#endif + +#if (BLE_CFG_DIS_IEEE_CERTIFICATION != 0) + case IEEE_CERTIFICATION_UUID: + return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle, + DIS_Context.IEEECertificationCharHdle, + 0, + pPData->Length, + (uint8_t *)pPData->pPayload); + break; +#endif + +#if (BLE_CFG_DIS_PNP_ID != 0) + case PNP_ID_UUID: + return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle, + DIS_Context.PNPIDCharHdle, + 0, + pPData->Length, + (uint8_t *)pPData->pPayload); + break; +#endif + + default: + return_value = 0; + break; + } + + return return_value; +}/* end DIS_UpdateChar() */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/eds_stm.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/eds_stm.c new file mode 100644 index 0000000..d8df25b --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/eds_stm.c @@ -0,0 +1,212 @@ +/** + ****************************************************************************** + * @file eds_stm.c + * @author MCD Application Team + * @brief End Device Service (Custom - STM) + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + + +/* Private typedef -----------------------------------------------------------*/ +typedef struct{ + uint16_t EndDeviceManagementSvcHdle; /**< Service handle */ + uint16_t EndDeviceStatusCharHdle; /**< Characteristic handle */ + +}EndDeviceManagementContext_t; + +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ + +/* Private variables ---------------------------------------------------------*/ +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static EndDeviceManagementContext_t aEndDeviceManagementContext; + +/* Private function prototypes -----------------------------------------------*/ +static SVCCTL_EvtAckStatus_t EndDeviceManagement_Event_Handler(void *pckt); + + +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ----------------------------------------------------------*/ +#define COPY_UUID_128(uuid_struct, uuid_15, uuid_14, uuid_13, uuid_12, uuid_11, uuid_10, uuid_9, uuid_8, uuid_7, uuid_6, uuid_5, uuid_4, uuid_3, uuid_2, uuid_1, uuid_0) \ +do {\ + uuid_struct[0] = uuid_0; uuid_struct[1] = uuid_1; uuid_struct[2] = uuid_2; uuid_struct[3] = uuid_3; \ + uuid_struct[4] = uuid_4; uuid_struct[5] = uuid_5; uuid_struct[6] = uuid_6; uuid_struct[7] = uuid_7; \ + uuid_struct[8] = uuid_8; uuid_struct[9] = uuid_9; uuid_struct[10] = uuid_10; uuid_struct[11] = uuid_11; \ + uuid_struct[12] = uuid_12; uuid_struct[13] = uuid_13; uuid_struct[14] = uuid_14; uuid_struct[15] = uuid_15; \ +}while(0) + +/* Hardware Characteristics Service */ +#define COPY_EDM_SERVICE_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0xfe,0x50,0xcc,0x7a,0x48,0x2a,0x98,0x4a,0x7f,0x2e,0xd5,0xb3,0xe5,0x8f) +#define COPY_EDM_STATUS_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0xfe,0x51,0x8e,0x22,0x45,0x41,0x9d,0x4c,0x21,0xed,0xae,0x82,0xed,0x19) + + +/** + * @brief Event handler + * @param Event: Address of the buffer holding the Event + * @retval Ack: Return whether the Event has been managed or not + */ +static SVCCTL_EvtAckStatus_t EndDeviceManagement_Event_Handler(void *Event) +{ + SVCCTL_EvtAckStatus_t return_value; + hci_event_pckt *event_pckt; + evt_blue_aci *blue_evt; + aci_gatt_attribute_modified_event_rp0 * attribute_modified; + EDS_STM_App_Notification_evt_t Notification; + + return_value = SVCCTL_EvtNotAck; + event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data); + + switch(event_pckt->evt) + { + case EVT_VENDOR: + { + blue_evt = (evt_blue_aci*)event_pckt->data; + switch(blue_evt->ecode) + { + case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED: + { + attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data; + + if(attribute_modified->Attr_Handle == (aEndDeviceManagementContext.EndDeviceStatusCharHdle + 2)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + + Notification.EDS_Evt_Opcode = EDS_STM_NOTIFY_ENABLED_EVT; + EDS_STM_App_Notification(&Notification); + + } + else + { + + Notification.EDS_Evt_Opcode = EDS_STM_NOTIFY_DISABLED_EVT; + EDS_STM_App_Notification(&Notification); + + } + } + + + + } + break; + + default: + break; + } + } + break; /* HCI_EVT_VENDOR_SPECIFIC */ + + default: + break; + } + + return(return_value); +}/* end SVCCTL_EvtAckStatus_t */ + + +/* Public functions ----------------------------------------------------------*/ + +/** + * @brief Service initialization + * @param None + * @retval None + */ +void EDS_STM_Init(void) +{ + Char_UUID_t uuid16; + + /** + * Register the event handler to the BLE controller + */ + SVCCTL_RegisterSvcHandler(EndDeviceManagement_Event_Handler); + + /** + * End Device Mgt Service + * + * Max_Attribute_Records = 2*no_of_char + 1 + * service_max_attribute_record = 1 for End Device Mgt service + + * 2 for End Device Staus characteristic + + * 1 for client char configuration descriptor + * + */ + COPY_EDM_SERVICE_UUID(uuid16.Char_UUID_128); + aci_gatt_add_service(UUID_TYPE_128, + (Service_UUID_t *) &uuid16, + PRIMARY_SERVICE, + 5, + &(aEndDeviceManagementContext.EndDeviceManagementSvcHdle)); + + /** + * Add End Device Status Characteristic + */ + COPY_EDM_STATUS_CHAR_UUID(uuid16.Char_UUID_128); + aci_gatt_add_char(aEndDeviceManagementContext.EndDeviceManagementSvcHdle, + UUID_TYPE_128, + &uuid16, + 6, + CHAR_PROP_READ|CHAR_PROP_NOTIFY, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + 1, /* isVariable */ + &(aEndDeviceManagementContext.EndDeviceStatusCharHdle)); + + BLE_DBG_EDS_STM_MSG("-- End Device Managment Service (EDMS) is added Successfully %04X\n", + aEndDeviceManagementContext.EndDeviceManagementSvcHdle); + + return; +} + +/** + * @brief Characteristic update + * @param UUID: UUID of the characteristic + * @param Service_Instance: Instance of the service to which the characteristic belongs + * + */ +tBleStatus EDS_STM_Update_Char(uint16_t UUID, uint8_t *pPayload) +{ + tBleStatus result = BLE_STATUS_INVALID_PARAMS; + + + switch(UUID) + { + case END_DEVICE_STATUS_CHAR_UUID: + + result = aci_gatt_update_char_value(aEndDeviceManagementContext.EndDeviceManagementSvcHdle, + aEndDeviceManagementContext.EndDeviceStatusCharHdle, + 0, /* charValOffset */ + 6, /* charValueLen */ + (uint8_t *) pPayload); + + break; + + default: + break; + } + + return result; +}/* end BLE_SVC_LedButton_Update_Char() */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/hids.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/hids.c new file mode 100644 index 0000000..6707a68 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/hids.c @@ -0,0 +1,1192 @@ +/** + ****************************************************************************** + * @file hids.c + * @author MCD Application Team + * @brief Human Interface Device Service + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + + +/* Private typedef -----------------------------------------------------------*/ +typedef struct +{ + uint16_t HidSvcHdle; /**< Service handle */ +#if (BLE_CFG_HIDS_PROTOCOL_MODE_CHAR != 0) + uint16_t HidProtocolModeCharHdle; /**< Characteristic handle */ +#endif +#if (BLE_CFG_HIDS_REPORT_CHAR != 0) + uint16_t HidReportCharHdle[BLE_CFG_HIDS_INPUT_REPORT_NB + + BLE_CFG_HIDS_OUTPUT_REPORT_NB + + BLE_CFG_HIDS_FEATURE_REPORT_NB]; /**< Characteristic handle */ + uint16_t HidReportReferenceDescHdle[BLE_CFG_HIDS_INPUT_REPORT_NB + + BLE_CFG_HIDS_OUTPUT_REPORT_NB + + BLE_CFG_HIDS_FEATURE_REPORT_NB]; /**< Descriptor handle */ +#endif + uint16_t HidReportMapCharHdle; /**< Characteristic handle */ +#if (BLE_CFG_HIDS_EXTERNAL_REPORT_REFERENCE != 0) + uint16_t HidExternalReferenceDescHdle; /**< Descriptor handle */ +#endif +#if (BLE_CFG_HIDS_KEYBOARD_DEVICE != 0) + uint16_t HidKeyboardReportInputCharHdle; /**< Characteristic handle */ + uint16_t HidKeyboardReportOutputCharHdle; /**< Characteristic handle */ +#endif +#if (BLE_CFG_HIDS_MOUSE_DEVICE != 0) + uint16_t HidMouseReportInputCharHdle; /**< Characteristic handle */ +#endif + uint16_t HidInformationCharHdle; /**< Characteristic handle */ + uint16_t HidControlPointCharHdle; /**< Characteristic handle */ +}HIDS_Context_t; + + +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Store Value into a buffer in Little Endian Format */ +#define STORE_LE_16(buf, val) ( ((buf)[0] = (uint8_t) (val) ) , \ + ((buf)[1] = (uint8_t) (val>>8) ) ) +#define STORE_LE_32(buf, val) ( ((buf)[0] = (uint8_t) (val) ) , \ + ((buf)[1] = (uint8_t) (val>>8) ) , \ + ((buf)[2] = (uint8_t) (val>>16) ) , \ + ((buf)[3] = (uint8_t) (val>>24) ) ) + + +/* Private variables ---------------------------------------------------------*/ + +/** + * START of Section BLE_DRIVER_CONTEXT + */ + +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static HIDS_Context_t HIDS_Context[BLE_CFG_HIDS_NUMBER]; + +/** + * END of Section BLE_DRIVER_CONTEXT + */ + + +/* Private function prototypes -----------------------------------------------*/ +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ----------------------------------------------------------*/ + +/** + * @brief HID Handle Control Point write + * @retval None + */ +static void HIDS_Handle_Control_Point_Write(uint8_t service_instance, uint8_t *attVal) +{ + tBleStatus hciCmdResult; + uint16_t length; + uint8_t data; + + hciCmdResult = aci_gatt_read_handle_value(HIDS_Context[service_instance].HidControlPointCharHdle + 1, + 0, + 1, + &length, + &length, + &data); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG("Command %d of length %d\n", data, length); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to read handle value, Error: %02X !!\n", + hciCmdResult); + } +} + + +#if((BLE_CFG_HIDS_MOUSE_DEVICE != 0) && (BLE_CFG_HIDS_MOUSE_INPUT_WRITE != 0)) +/** + * @brief HID Handle Mouse Input write + * @retval None + */ +static void HIDS_Handle_Mouse_Input_Write(uint8_t service_instance, uint8_t *attVal) +{ + tBleStatus hciCmdResult; + uint16_t length; + uint8_t *data = 0; + HIDS_App_Notification_evt_t Notification; + + hciCmdResult = aci_gatt_read_handle_value(HIDS_Context[service_instance].HidMouseReportInputCharHdle + 1, + 0, + BLE_CFG_HIDS_BOOT_MOUSE_INPUT_REPORT_MAX_LEN, + &length, + &length, + data); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + uint8_t i; + + for(i = 0; i < length; i++) + BLE_DBG_HIDS_MSG("Data[%d] 0x%X \n", i, data[i]); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to read handle value, Error: %02X !!\n", + hciCmdResult); + } + + /** + * Notify the application of notification setting + */ + Notification.HIDS_Evt_Opcode = HIDS_MOUSE_INPUT_REPORT; + Notification.Instance = service_instance; + Notification.Index = 0; + Notification.pReport = data; + Notification.ReportLength = length; + + HIDS_Notification(&Notification); +} +#endif + +#if((BLE_CFG_HIDS_KEYBOARD_DEVICE != 0) && (BLE_CFG_HIDS_KEYBOARD_INPUT_WRITE != 0)) +/** + * @brief HID Handle Keyboard Output write + * @retval None + */ +static void HIDS_Handle_Keyboard_Output_Write(uint8_t service_instance, uint8_t *attVal) +{ + tBleStatus hciCmdResult; + uint16_t length; + uint8_t *data = 0; + HIDS_App_Notification_evt_t Notification; + + hciCmdResult = aci_gatt_read_handle_value(HIDS_Context[service_instance].HidKeyboardReportOutputCharHdle + 1, + 0, + BLE_CFG_HIDS_BOOT_KEYBOARD_OUTPUT_REPORT_MAX_LEN, + &length, + &length, + data); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + uint8_t i; + + for(i = 0; i < length; i++) + BLE_DBG_HIDS_MSG("Data[%d] 0x%X \n", i, data[i]); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to read handle value, Error: %02X !!\n", + hciCmdResult); + } + + /** + * Notify the application of notification setting + */ + Notification.HIDS_Evt_Opcode = HIDS_KEYBOARD_OUTPUT_REPORT; + Notification.Instance = service_instance; + Notification.pReport = data; + Notification.ReportLength = length; + + HIDS_Notification(&Notification); +} +#endif + + +#if((BLE_CFG_HIDS_KEYBOARD_DEVICE != 0) && (BLE_CFG_HIDS_KEYBOARD_INPUT_WRITE != 0)) +/** + * @brief HID Handle Keyboard Input write + * @retval None + */ +static void HIDS_Handle_Keyboard_Input_Write(uint8_t service_instance, uint8_t *attVal) +{ + tBleStatus hciCmdResult; + uint8_t *data = 0; + uint16_t length; + HIDS_App_Notification_evt_t Notification; + + hciCmdResult = aci_gatt_read_handle_value(HIDS_Context[service_instance].HidKeyboardReportInputCharHdle + 1, + 0, + BLE_CFG_HIDS_BOOT_KEYBOARD_INPUT_REPORT_MAX_LEN, + &length, + &length, + data); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + uint8_t i; + + for(i = 0; i < length; i++) + BLE_DBG_HIDS_MSG("Data[%d] 0x%X \n", i, data[i]); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to read handle value, Error: %02X !!\n", + hciCmdResult); + } + + /** + * Notify the application of notification setting + */ + Notification.HIDS_Evt_Opcode = HIDS_KEYBOARD_INPUT_REPORT; + Notification.Instance = service_instance; + Notification.pReport = data; + Notification.ReportLength = length; + + HIDS_Notification(&Notification); +} +#endif + + +#if(BLE_CFG_HIDS_REPORT_CHAR != 0) +/** + * @brief HID Handle Report + * @retval None + */ +static void HIDS_Handle_Report(uint8_t service_instance, uint8_t report_index, uint8_t *attVal) +{ + tBleStatus hciCmdResult; + uint8_t *data = 0; + uint16_t length; + HIDS_App_Notification_evt_t Notification; + + /** + * Category ID update + */ + hciCmdResult = aci_gatt_read_handle_value(HIDS_Context[service_instance].HidReportCharHdle[report_index] + 1, + 0, + BLE_CFG_HIDS_REPORT_MAX_LEN, + &length, + &length, + data); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + uint8_t i; + + for(i = 0; i < length; i++) + BLE_DBG_HIDS_MSG("Report %d Data[%d] 0x%X \n", report_index, i, data[i]); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to read handle value, Error: %02X !!\n", + hciCmdResult); + } + + /** + * Notify the application of notification setting + */ + Notification.HIDS_Evt_Opcode = HIDS_OUTPUT_REPORT; + Notification.Instance = service_instance; + Notification.Index = report_index; + Notification.pReport = data; + Notification.ReportLength = length; + + HIDS_Notification(&Notification); +} +#endif + + +#if(BLE_CFG_HIDS_PROTOCOL_MODE_CHAR != 0) +/** + * @brief HID Handle Protocol Mode + * @retval None + */ +static void HIDS_Handle_Protocol_Mode(uint8_t service_instance, uint8_t *attVal) +{ + tBleStatus hciCmdResult; + uint16_t length; + uint8_t data; + + hciCmdResult = aci_gatt_read_handle_value(HIDS_Context[service_instance].HidProtocolModeCharHdle + 1, + 0, + 1, + &length, + &length, + &data); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG("Mode %d of length %d\n", data, length); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to read handle value, Error: %02X !!\n", + hciCmdResult); + } +} +#endif + + +/** + * @brief Event handler + * @param Event: Address of the buffer holding the Event + * @retval Ack: Return whether the Event has been managed or not + */ +static SVCCTL_EvtAckStatus_t HIDS_Event_Handler(void *Event) +{ + SVCCTL_EvtAckStatus_t return_value; + hci_event_pckt *event_pckt; + evt_blue_aci *blue_evt; + aci_gatt_attribute_modified_event_rp0 * attribute_modified; + uint8_t service_instance; +#if (BLE_CFG_HIDS_REPORT_CHAR != 0) + uint8_t i; +#endif + + return_value = SVCCTL_EvtNotAck; + event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data); + + switch(event_pckt->evt) + { + case EVT_VENDOR: + { + blue_evt = (evt_blue_aci*)event_pckt->data; + switch(blue_evt->ecode) + { +#if ((BLE_CFG_HIDS_REPORT_CHAR != 0) || (BLE_CFG_HIDS_KEYBOARD_DEVICE != 0) || (BLE_CFG_HIDS_MOUSE_DEVICE != 0)) + case EVT_BLUE_GATT_WRITE_PERMIT_REQ: + { + aci_gatt_write_permit_req_event_rp0 * write_perm_req; + + write_perm_req = (aci_gatt_write_permit_req_event_rp0*)blue_evt->data; + +#if ((BLE_CFG_HIDS_REPORT_CHAR != 0) || (BLE_CFG_HIDS_KEYBOARD_DEVICE != 0) || ((BLE_CFG_HIDS_MOUSE_DEVICE != 0) && (BLE_CFG_HIDS_MOUSE_INPUT_WRITE != 0))) + for(service_instance = 0; service_instance < BLE_CFG_HIDS_NUMBER ; service_instance++) + { +#if (BLE_CFG_HIDS_REPORT_CHAR != 0) + for(i = 0; i < BLE_CFG_HIDS_INPUT_REPORT_NB + BLE_CFG_HIDS_OUTPUT_REPORT_NB + BLE_CFG_HIDS_FEATURE_REPORT_NB; i++) + { + if(write_perm_req->Attribute_Handle == (HIDS_Context[service_instance].HidReportCharHdle[i]) + 1) + { + return_value = SVCCTL_EvtAckFlowEnable; + /** + * received a correct value + */ + + aci_gatt_write_resp(write_perm_req->Connection_Handle, + write_perm_req->Attribute_Handle, + 0x00, /* write_status = 0 (no error))*/ + 0x00, /* err_code */ + write_perm_req->Data_Length, + (uint8_t *)&(write_perm_req->Data[0])); + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_WRITE_PERMIT_REQ, HidReportCharHdle[%d]: 0x%02X, Len: 0x%02X !!\n", + i, write_perm_req->Attribute_Handle, write_perm_req->Data_Length); + HIDS_Handle_Report(service_instance, i, write_perm_req->Data); + } + } +#endif +#if (BLE_CFG_HIDS_KEYBOARD_DEVICE != 0) +#if (BLE_CFG_HIDS_KEYBOARD_INPUT_WRITE != 0) + if(write_perm_req->Attribute_Handle == (HIDS_Context[service_instance].HidKeyboardReportInputCharHdle) + 1) + { + return_value = SVCCTL_EvtAckFlowEnable; + + aci_gatt_write_resp(write_perm_req->Connection_Handle, + write_perm_req->Attribute_Handle, + 0x00, /* write_status = 0 (no error)) */ + (uint8_t)0, /* err_code */ + write_perm_req->Data_Length, + (uint8_t *)&(write_perm_req->Data[0])); + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_WRITE_PERMIT_REQ, HidKeyboardReportInputCharHdle: 0x%02X, Len: 0x%02X !!\n", + write_perm_req->Attribute_Handle, write_perm_req->Data_Length); + HIDS_Handle_Keyboard_Input_Write(service_instance, write_perm_req->Data); + } +#endif + if(write_perm_req->Attribute_Handle == (HIDS_Context[service_instance].HidKeyboardReportOutputCharHdle) + 1) + { + return_value = SVCCTL_EvtAckFlowEnable; + + aci_gatt_write_resp(write_perm_req->Connection_Handle, + write_perm_req->Attribute_Handle, + 0x00, /* write_status = 0 (no error)) */ + (uint8_t)0, /* err_code */ + write_perm_req->Data_Length, + (uint8_t *)&(write_perm_req->Data[0])); + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_WRITE_PERMIT_REQ, HidKeyboardReportOutputCharHdle: 0x%02X, Len: 0x%02X !!\n", + write_perm_req->Attribute_Handle, write_perm_req->Data_Length); + HIDS_Handle_Keyboard_Output_Write(service_instance, write_perm_req->Data); + } +#endif +#if ((BLE_CFG_HIDS_MOUSE_DEVICE != 0) && (BLE_CFG_HIDS_MOUSE_INPUT_WRITE != 0)) + if(write_perm_req->Attribute_Handle == (HIDS_Context[service_instance].HidMouseReportInputCharHdle) + 1) + { + return_value = SVCCTL_EvtAckFlowEnable; + + aci_gatt_write_resp(write_perm_req->Connection_Handle, + write_perm_req->Attribute_Handle, + 0x00, /* write_status = 0 (no error)) */ + (uint8_t)0, /* err_code */ + write_perm_req->Data_Length, + (uint8_t *)&(write_perm_req->Data[0])); + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_WRITE_PERMIT_REQ, HidMouseReportInputCharHdle: 0x%02X, Len: 0x%02X !!\n", + write_perm_req->Attribute_Handle, write_perm_req->Data_Length); + HIDS_Handle_Mouse_Input_Write(service_instance, write_perm_req->Data); + } +#endif + } +#endif + } + break; +#endif + case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED: + { + attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data; + for(service_instance = 0; service_instance < BLE_CFG_HIDS_NUMBER ; service_instance++) + { +#if (BLE_CFG_HIDS_PROTOCOL_MODE_CHAR != 0) + /* Report characteristic write */ + if(attribute_modified->Attr_Handle == (HIDS_Context[service_instance].HidProtocolModeCharHdle) + 1) + { + return_value = SVCCTL_EvtAckFlowEnable; + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED, HidProtocolModeCharHdle: 0x%02X, Len: 0x%02X !!\n", + attribute_modified->Attr_Handle, attribute_modified->Attr_Data_Length); + HIDS_Handle_Protocol_Mode(service_instance, attribute_modified->Attr_Data); + } +#endif +#if (BLE_CFG_HIDS_REPORT_CHAR != 0) + for(i = 0; i < BLE_CFG_HIDS_INPUT_REPORT_NB + BLE_CFG_HIDS_OUTPUT_REPORT_NB + BLE_CFG_HIDS_FEATURE_REPORT_NB ; i++) + { + /* Report characteristic write */ + if(attribute_modified->Attr_Handle == (HIDS_Context[service_instance].HidReportCharHdle[i]) + 1) + { + return_value = SVCCTL_EvtAckFlowEnable; + if(i < BLE_CFG_HIDS_INPUT_REPORT_NB) + { + aci_gatt_write_resp(attribute_modified->Connection_Handle, + attribute_modified->Attr_Handle, + 0x00, /* write_status = 0 (no error))*/ + 0x00, /* err_code */ + attribute_modified->Attr_Data_Length, + (uint8_t *)&(attribute_modified->Attr_Data[0])); + } + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED, HidReportCharHdle[%d]: 0x%02X, Len: 0x%02X !!\n", + i, attribute_modified->Attr_Handle, attribute_modified->Attr_Data_Length); + HIDS_Handle_Report(service_instance, i, attribute_modified->Attr_Data); + } + /* Report Client Characteristic Configuration descriptor write */ + if(attribute_modified->Attr_Handle == (HIDS_Context[service_instance].HidReportCharHdle[i]) + 2) + { + HIDS_App_Notification_evt_t Notification; + + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify the application of notification setting + */ + Notification.Instance = service_instance; + Notification.Index = i; + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED HIDS_REPORT_NOTIFICATION_ENABLED\n"); + Notification.HIDS_Evt_Opcode = HIDS_REPORT_NOTIFICATION_ENABLED; + HIDS_Notification(&Notification); + } + else + { + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED HIDS_REPORT_NOTIFICATION_DISABLED\n"); + Notification.HIDS_Evt_Opcode = HIDS_REPORT_NOTIFICATION_DISABLED; + HIDS_Notification(&Notification); + } + } + } /* End for(i = 0; i < HIDS_INPUT_REPORT_NB + HIDS_OUTPUT_REPORT_NB + BLE_CFG_HIDS_FEATURE_REPORT_NB ; i++) */ +#endif +#if (BLE_CFG_HIDS_KEYBOARD_DEVICE != 0) +#if (BLE_CFG_HIDS_KEYBOARD_INPUT_WRITE != 0) + /* Keyboard Report Input characteristic write */ + if(attribute_modified->Attr_Handle == (HIDS_Context[service_instance].HidKeyboardReportInputCharHdle) + 1) + { + return_value = SVCCTL_EvtAckFlowEnable; + aci_gatt_write_resp(attribute_modified->Connection_Handle, + attribute_modified->Attr_Handle, + 0x00, /* write_status = 0 (no error))*/ + 0x00, /* err_code */ + attribute_modified->Attr_Data_Length, + (uint8_t *)&(attribute_modified->Attr_Data[0])); + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED, HidKeyboardReportInputCharHdle: 0x%02X, Len: 0x%02X !!\n", + attribute_modified->Attr_Handle, attribute_modified->Attr_Data_Length); + HIDS_Handle_Keyboard_Input_Write(service_instance, attribute_modified->Attr_Data); + } +#endif + /* Keyboard Report Input Client Characteristic Configuration descriptor write */ + if(attribute_modified->Attr_Handle == (HIDS_Context[service_instance].HidKeyboardReportInputCharHdle) + 2) + { + HIDS_App_Notification_evt_t Notification; + + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify the application of write setting + */ + Notification.Instance = service_instance; + Notification.Index = 0; + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED HIDS_KEYB_INPUT_NOTIFY_ENABLED\n"); + Notification.HIDS_Evt_Opcode = HIDS_KEYB_INPUT_NOTIFY_ENABLED; + HIDS_Notification(&Notification); + } + else + { + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED HIDS_KEYB_INPUT_NOTIFY_DISABLED\n"); + Notification.HIDS_Evt_Opcode = HIDS_KEYB_INPUT_NOTIFY_DISABLED; + HIDS_Notification(&Notification); + } + } + /* Keyboard Report Output characteristic write */ + if(attribute_modified->Attr_Handle == (HIDS_Context[service_instance].HidKeyboardReportOutputCharHdle) + 1) + { + return_value = SVCCTL_EvtAckFlowEnable; + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED, HidKeyboardReportOutputCharHdle: 0x%02X, Len: 0x%02X !!\n", + attribute_modified->Attr_Handle, attribute_modified->Attr_Data_Length); + HIDS_Handle_Keyboard_Output_Write(service_instance, attribute_modified->Attr_Data); + } +#endif +#if (BLE_CFG_HIDS_MOUSE_DEVICE != 0) +#if (BLE_CFG_HIDS_MOUSE_INPUT_WRITE != 0) + /* Mouse Report Input characteristic write */ + if(attribute_modified->Attr_Handle == (HIDS_Context[service_instance].HidMouseReportInputCharHdle) + 1) + { + return_value = SVCCTL_EvtAckFlowEnable; + aci_gatt_write_resp(attribute_modified->Connection_Handle, + attribute_modified->Attr_Handle, + 0x00, /* write_status = 0 (no error))*/ + 0x00, /* err_code */ + attribute_modified->Attr_Data_Length, + (uint8_t *)&(attribute_modified->Attr_Data[0])); + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED, HidMouseReportInputCharHdle: 0x%02X, Len: 0x%02X !!\n", + attribute_modified->Attr_Handle, attribute_modified->Attr_Data_Length); + HIDS_Handle_Mouse_Input_Write(service_instance, attribute_modified->Attr_Data); + } +#endif + /* Mouse Report Input Client Characteristic Configuration descriptor write */ + if(attribute_modified->Attr_Handle == (HIDS_Context[service_instance].HidMouseReportInputCharHdle) + 2) + { + HIDS_App_Notification_evt_t Notification; + + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify the application of write setting + */ + Notification.Instance = service_instance; + Notification.Index = 0; + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED HIDS_MOUSE_INPUT_NOTIFY_ENABLED\n"); + Notification.HIDS_Evt_Opcode = HIDS_MOUSE_INPUT_NOTIFY_ENABLED; + HIDS_Notification(&Notification); + } + else + { + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED HIDS_MOUSE_INPUT_NOTIFY_DISABLED\n"); + Notification.HIDS_Evt_Opcode = HIDS_MOUSE_INPUT_NOTIFY_DISABLED; + HIDS_Notification(&Notification); + } + } +#endif + /* Control Point Characteristic write */ + if(attribute_modified->Attr_Handle == (HIDS_Context[service_instance].HidControlPointCharHdle) + 1) + { + return_value = SVCCTL_EvtAckFlowEnable; + BLE_DBG_HIDS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED, HidControlPointCharHdle: 0x%02X, Len: 0x%02X !!\n", + attribute_modified->Attr_Handle, attribute_modified->Attr_Data_Length); + HIDS_Handle_Control_Point_Write(0/*service_instance*/, attribute_modified->Attr_Data); + } + } /* End for(service_instance = 0; service_instance < BLE_CFG_HIDS_NUMBER ; service_instance++) */ + } + break; + + default: + break; + } + } + break; /* HCI_EVT_VENDOR_SPECIFIC */ + + default: + break; + } + + return(return_value); +}/* end HIDS_Event_Handler */ + + +/* Public functions ----------------------------------------------------------*/ + +/** + * @brief Service initialization + * @param None + * @retval None + */ +void HIDS_Init(void) +{ + uint16_t uuid; + uint8_t service_instance; +#if (BLE_CFG_HIDS_REPORT_CHAR != 0) + uint8_t i; +#endif + tBleStatus hciCmdResult; +#if (BLE_CFG_HIDS_PROTOCOL_MODE_CHAR != 0) + uint8_t protocol_mode; +#endif + + /** + * Register the event handler to the BLE controller + */ + SVCCTL_RegisterSvcHandler(HIDS_Event_Handler); + + for(service_instance = 0; service_instance < BLE_CFG_HIDS_NUMBER; service_instance++) + { + /** + * Add Human Interface Device Service + * + * Max_Attribute_Records = 2*no_of_char + 1 + * service_max_attribute_record = 1 for HID service + + * 2 for protocol mode characteristic + + * 2 report characteristic + + * 1 for client char configuration descriptor + + * 1 for report reference descriptor + + * 2 for report map characteristic + + * 2 boot keyboard input report characteristic + + * 1 for client char configuration descriptor + + * 2 boot keyboard output report characteristic + + * 2 boot mouse input report characteristic + + * 1 for client char configuration descriptor + + * 2 for HID information characteristic + + * 2 for HID control point characteristic + */ + uuid = HUMAN_INTERFACE_DEVICE_SERVICE_UUID; + hciCmdResult = aci_gatt_add_service(UUID_TYPE_16, + (Service_UUID_t *) &uuid, + PRIMARY_SERVICE, +#if (BLE_CFG_HIDS_PROTOCOL_MODE_CHAR != 0) + 2+ +#endif +#if (BLE_CFG_HIDS_REPORT_CHAR != 0) + (4*BLE_CFG_HIDS_INPUT_REPORT_NB)+ + (3*BLE_CFG_HIDS_OUTPUT_REPORT_NB)+ + (3*BLE_CFG_HIDS_FEATURE_REPORT_NB)+ +#endif +#if (BLE_CFG_HIDS_EXTERNAL_REPORT_REFERENCE != 0) + 1+ +#endif +#if (BLE_CFG_HIDS_KEYBOARD_DEVICE != 0) + 5+ +#endif +#if (BLE_CFG_HIDS_MOUSE_DEVICE != 0) + 3+ +#endif + 1 + 2 + 2 + 2, /* Service + Report Map + HID Information + HID Control Point */ + &(HIDS_Context[service_instance].HidSvcHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("Human Interface Device Service (HIDS) is added Successfully %04X\n", + HIDS_Context[service_instance].HidSvcHdle); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add Human Interface Device Service (HIDS), Error: %02X !!\n", + hciCmdResult); + } + + +#if (BLE_CFG_HIDS_PROTOCOL_MODE_CHAR != 0) + /** + * Add Protocol Mode Characteristic + */ + uuid = PROTOCOL_MODE_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(HIDS_Context[service_instance].HidSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + 1, + CHAR_PROP_READ | CHAR_PROP_WRITE_WITHOUT_RESP, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_CONSTANT, + &(HIDS_Context[service_instance].HidProtocolModeCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("Protocol Mode Characterisitic is added Successfully %04X\n", + HIDS_Context[service_instance].HidProtocolModeCharHdle); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add Protocol Mode Characterisitic, Error: %02X !!\n", + hciCmdResult); + } + protocol_mode = BLE_CFG_HIDS_PROTOCOL_MODE; + hciCmdResult = aci_gatt_update_char_value(HIDS_Context[service_instance].HidSvcHdle, + HIDS_Context[service_instance].HidProtocolModeCharHdle, + (uint8_t)0, + (uint8_t)1, + (uint8_t *)&protocol_mode); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("Protocol mode charact update is Successfully %04X\n", + HIDS_Context[service_instance].HidProtocolModeCharHdle); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to update Protocol mode charact, Error: %02X !!\n", + hciCmdResult); + } +#endif + +#if (BLE_CFG_HIDS_REPORT_CHAR != 0) + /** + * Add Report Characteristic + */ + for(i = 0; + i < (BLE_CFG_HIDS_INPUT_REPORT_NB + BLE_CFG_HIDS_OUTPUT_REPORT_NB + BLE_CFG_HIDS_FEATURE_REPORT_NB); + i++) + { + if(i < BLE_CFG_HIDS_INPUT_REPORT_NB) + { + uint8_t buf[2] = {0,0}; + + uuid = REPORT_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(HIDS_Context[service_instance].HidSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_HIDS_REPORT_MAX_LEN, /* bytes */ + CHAR_PROP_READ | CHAR_PROP_NOTIFY +#if (BLE_CFG_HIDS_INPUT_WRITE != 0) + | CHAR_PROP_WRITE, +#else + , +#endif + ATTR_PERMISSION_NONE, +#if (BLE_CFG_HIDS_INPUT_WRITE != 0) + GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP, +#else + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ +#endif + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, + &(HIDS_Context[service_instance].HidReportCharHdle[i])); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("Input Report Characterisitic is added Successfully %04X\n", + HIDS_Context[service_instance].HidReportCharHdle[i]); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add Input Report Characterisitic, Error: %02X !!\n", + hciCmdResult); + } + + uuid = REPORT_REFERENCE_DESCRIPTOR_UUID; + buf[0] = i; + buf[1] = 1; /* Input Report */ + /* add the valid descriptor */ + hciCmdResult = aci_gatt_add_char_desc(HIDS_Context[service_instance].HidSvcHdle, + HIDS_Context[service_instance].HidReportCharHdle[i], + UUID_TYPE_16, + (Char_Desc_Uuid_t *)&uuid, + BLE_CFG_HIDS_REPORT_REFERENCE_LEN, + BLE_CFG_HIDS_REPORT_REFERENCE_LEN, + (void *)&buf, + ATTR_PERMISSION_NONE, + ATTR_ACCESS_READ_ONLY, + GATT_DONT_NOTIFY_EVENTS, + MIN_ENCRY_KEY_SIZE, + CHAR_VALUE_LEN_CONSTANT, + &HIDS_Context[service_instance].HidReportReferenceDescHdle[i]); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("Input Report Reference Descriptor is added Successfully %04X\n", + HIDS_Context[service_instance].HidReportReferenceDescHdle[i]); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add Input Report Reference Descriptor, Error: %02X !!\n", + hciCmdResult); + } + } + else if((i - BLE_CFG_HIDS_INPUT_REPORT_NB) < BLE_CFG_HIDS_OUTPUT_REPORT_NB) + { + uint8_t buf[2] = {0,0}; + + uuid = REPORT_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(HIDS_Context[service_instance].HidSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_HIDS_REPORT_MAX_LEN, /* bytes */ + CHAR_PROP_READ | CHAR_PROP_WRITE | CHAR_PROP_WRITE_WITHOUT_RESP, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, + &(HIDS_Context[service_instance].HidReportCharHdle[i])); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("Output Report Characterisitic is added Successfully %04X\n", + HIDS_Context[service_instance].HidReportReferenceDescHdle[i]); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add Output Report Characterisitic, Error: %02X !!\n", + hciCmdResult); + } + + uuid = REPORT_REFERENCE_DESCRIPTOR_UUID; + buf[0] = i; + buf[1] = 2; /* Output Report */ + /* add the valid descriptor */ + hciCmdResult = aci_gatt_add_char_desc(HIDS_Context[service_instance].HidSvcHdle, + HIDS_Context[service_instance].HidReportCharHdle[i], + UUID_TYPE_16, + (Char_Desc_Uuid_t *)&uuid, + BLE_CFG_HIDS_REPORT_REFERENCE_LEN, + BLE_CFG_HIDS_REPORT_REFERENCE_LEN, + (void *)&buf, + ATTR_PERMISSION_NONE, + ATTR_ACCESS_READ_ONLY, + GATT_DONT_NOTIFY_EVENTS, + MIN_ENCRY_KEY_SIZE, + CHAR_VALUE_LEN_CONSTANT, + &HIDS_Context[service_instance].HidReportReferenceDescHdle[i]); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("Output Report Reference Descriptor is added Successfully %04X\n", + HIDS_Context[service_instance].HidReportReferenceDescHdle[i]); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add Output Report Reference Descriptor, Error: %02X !!\n", + hciCmdResult); + } + } + else if((i - BLE_CFG_HIDS_INPUT_REPORT_NB - BLE_CFG_HIDS_OUTPUT_REPORT_NB) < BLE_CFG_HIDS_FEATURE_REPORT_NB) + { + uint8_t buf[2] = {0,0}; + + uuid = REPORT_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(HIDS_Context[service_instance].HidSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_HIDS_REPORT_MAX_LEN, /* bytes */ + CHAR_PROP_READ | CHAR_PROP_WRITE, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, + &(HIDS_Context[service_instance].HidReportCharHdle[i])); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("Feature Report Characterisitic is added Successfully %04X\n", + HIDS_Context[service_instance].HidReportReferenceDescHdle[i]); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add Feature Report Characterisitic, Error: %02X !!\n", + hciCmdResult); + } + + uuid = REPORT_REFERENCE_DESCRIPTOR_UUID; + buf[0] = i; + buf[1] = 3; /* Input Report */ + /* add the valid descriptor */ + hciCmdResult = aci_gatt_add_char_desc(HIDS_Context[service_instance].HidSvcHdle, + HIDS_Context[service_instance].HidReportCharHdle[i], + UUID_TYPE_16, + (Char_Desc_Uuid_t*)&uuid, + BLE_CFG_HIDS_REPORT_REFERENCE_LEN, + BLE_CFG_HIDS_REPORT_REFERENCE_LEN, + (void *)&buf, + ATTR_PERMISSION_NONE, + ATTR_ACCESS_READ_ONLY, + GATT_DONT_NOTIFY_EVENTS, + MIN_ENCRY_KEY_SIZE, + CHAR_VALUE_LEN_CONSTANT, + &HIDS_Context[service_instance].HidReportReferenceDescHdle[i]); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("Feature Report Reference Descriptor is added Successfully %04X\n", + HIDS_Context[service_instance].HidReportReferenceDescHdle[i]); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add Feature Report Reference Descriptor, Error: %02X !!\n", + hciCmdResult); + } + } + } +#endif + + /** + * Add Report Map Characteristic + */ + uuid = REPORT_MAP_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(HIDS_Context[service_instance].HidSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_HIDS_REPORT_MAP_MAX_LEN, + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, + &(HIDS_Context[service_instance].HidReportMapCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("Report Map Characterisitic is added Successfully %04X\n", + HIDS_Context[service_instance].HidReportMapCharHdle); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add Report Map Characterisitic, Error: %02X !!\n", + hciCmdResult); + } + +#if (BLE_CFG_HIDS_EXTERNAL_REPORT_REFERENCE != 0) + { + uint8_t buf[2] = {0,0}; + + uuid = EXTERNAL_REPORT_REFERENCE_DESCRIPTOR_UUID; + STORE_LE_16(buf, 0); /* Characteristic UUID */ + /* add the valid descriptor */ + hciCmdResult = aci_gatt_add_char_desc(HIDS_Context[service_instance].HidSvcHdle, + HIDS_Context[service_instance].HidReportMapCharHdle, + UUID_TYPE_16, + (Char_Desc_Uuid_t *)&uuid, + BLE_CFG_HIDS_EXTERNAL_REPORT_REFERENCE_LEN, + BLE_CFG_HIDS_EXTERNAL_REPORT_REFERENCE_LEN, + (void *)&buf, + ATTR_PERMISSION_NONE, + ATTR_ACCESS_READ_ONLY, + GATT_DONT_NOTIFY_EVENTS, + MIN_ENCRY_KEY_SIZE, + CHAR_VALUE_LEN_CONSTANT, + &HIDS_Context[service_instance].HidExternalReferenceDescHdle); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("External Report Reference Descriptor is added Successfully %04X\n", + HIDS_Context[service_instance].HidExternalReferenceDescHdle); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add External Report Reference Descriptor, Error: %02X !!\n", + hciCmdResult); + } + } +#endif + +#if (BLE_CFG_HIDS_KEYBOARD_DEVICE != 0) + /** + * Add Boot Keyboard Input Report Characteristic + */ + uuid = BOOT_KEYBOARD_INPUT_REPORT_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(HIDS_Context[service_instance].HidSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_HIDS_BOOT_KEYBOARD_INPUT_REPORT_MAX_LEN, + CHAR_PROP_READ | CHAR_PROP_NOTIFY +#if (BLE_CFG_HIDS_KEYBOARD_INPUT_WRITE != 0) + | CHAR_PROP_WRITE, +#else + , +#endif + ATTR_PERMISSION_NONE, + GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, + &(HIDS_Context[service_instance].HidKeyboardReportInputCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("Boot Keyboard Input Report Characterisitic is added Successfully %04X\n", + HIDS_Context[service_instance].HidKeyboardReportInputCharHdle); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add Boot Keyboard Input Report Characterisitic, Error: %02X !!\n", + hciCmdResult); + } + + /** + * Add Boot Keyboard Output Report Characteristic + */ + uuid = BOOT_KEYBOARD_OUTPUT_REPORT_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(HIDS_Context[service_instance].HidSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_HIDS_BOOT_KEYBOARD_OUTPUT_REPORT_MAX_LEN, + CHAR_PROP_READ | CHAR_PROP_WRITE | CHAR_PROP_WRITE_WITHOUT_RESP, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, + &(HIDS_Context[service_instance].HidKeyboardReportOutputCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("Boot Keyboard Output Report Characterisitic is added Successfully %04X\n", + HIDS_Context[service_instance].HidKeyboardReportOutputCharHdle); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add Boot Keyboard Output Report Characterisitic, Error: %02X !!\n", + hciCmdResult); + } +#endif +#if (BLE_CFG_HIDS_MOUSE_DEVICE != 0) + /** + * Add Boot Mouse Input Report Characteristic + */ + uuid = BOOT_MOUSE_INPUT_REPORT_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(HIDS_Context[service_instance].HidSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_HIDS_BOOT_MOUSE_INPUT_REPORT_MAX_LEN, + CHAR_PROP_READ | CHAR_PROP_NOTIFY +#if (BLE_CFG_HIDS_MOUSE_INPUT_WRITE != 0) + | CHAR_PROP_WRITE, +#else + , +#endif + ATTR_PERMISSION_NONE, +#if (BLE_CFG_HIDS_MOUSE_INPUT_WRITE != 0) + GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP, +#else + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ +#endif + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, + &(HIDS_Context[service_instance].HidMouseReportInputCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("Boot Mouse Input Report Characterisitic is added Successfully %04X\n", + HIDS_Context[service_instance].HidMouseReportInputCharHdle); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add Boot Mouse Input Report Characterisitic, Error: %02X !!\n", + hciCmdResult); + } +#endif + + uuid = HID_INFORMATION_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(HIDS_Context[service_instance].HidSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_HIDS_INFORMATION_LEN, /* bytes */ + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_CONSTANT, + &(HIDS_Context[service_instance].HidInformationCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("HID Information Characterisitic is added Successfully %04X\n", + HIDS_Context[service_instance].HidInformationCharHdle); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add HID Information Characterisitic, Error: %02X !!\n", + hciCmdResult); + } + + uuid = HID_CONTROL_POINT_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(HIDS_Context[service_instance].HidSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + BLE_CFG_HIDS_CONTROL_POINT_LEN, /* bytes */ + CHAR_PROP_WRITE_WITHOUT_RESP, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_CONSTANT, + &(HIDS_Context[service_instance].HidControlPointCharHdle)); + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HIDS_MSG ("HID Control Point Characterisitic is added Successfully %04X\n", + HIDS_Context[service_instance].HidControlPointCharHdle); + } + else + { + BLE_DBG_HIDS_MSG ("FAILED to add HID Control Point Characterisitic, Error: %02X !!\n", + hciCmdResult); + } + + } + + return; +} + +/** + * @brief Characteristic update + * @param UUID: UUID of the characteristic + * @param service_instance: Instance of the service to which the characteristic belongs + * @retval BodySensorLocationValue: The new value to be written + */ +tBleStatus HIDS_Update_Char(uint16_t UUID, + uint8_t service_instance, + uint8_t Report_Index, + uint8_t report_size, + uint8_t *pPayload) +{ + tBleStatus return_value = BLE_STATUS_FAILED; + switch(UUID) + { +#if (BLE_CFG_HIDS_REPORT_CHAR != 0) + case REPORT_CHAR_UUID: + { + return_value = aci_gatt_update_char_value(HIDS_Context[service_instance].HidSvcHdle, + HIDS_Context[service_instance].HidReportCharHdle[Report_Index], + 0, /* charValOffset */ + report_size, + pPayload); + } + break; +#endif + case REPORT_MAP_CHAR_UUID: + { + return_value = aci_gatt_update_char_value(HIDS_Context[service_instance].HidSvcHdle, + HIDS_Context[service_instance].HidReportMapCharHdle, + 0, /* charValOffset */ + report_size, + pPayload); + } + break; +#if (BLE_CFG_HIDS_KEYBOARD_DEVICE != 0) + case BOOT_KEYBOARD_INPUT_REPORT_CHAR_UUID: + { + return_value = aci_gatt_update_char_value(HIDS_Context[service_instance].HidSvcHdle, + HIDS_Context[service_instance].HidKeyboardReportInputCharHdle, + 0, /* charValOffset */ + report_size, + pPayload); + } + break; +#endif +#if (BLE_CFG_HIDS_MOUSE_DEVICE != 0) + case BOOT_MOUSE_INPUT_REPORT_CHAR_UUID: + { + return_value = aci_gatt_update_char_value(HIDS_Context[service_instance].HidSvcHdle, + HIDS_Context[service_instance].HidMouseReportInputCharHdle, + 0, /* charValOffset */ + report_size, + pPayload); + } + break; +#endif + + case HID_INFORMATION_CHAR_UUID: + { + return_value = aci_gatt_update_char_value(HIDS_Context[service_instance].HidSvcHdle, + HIDS_Context[service_instance].HidInformationCharHdle, + 0, /* charValOffset */ + report_size, + pPayload); + } + break; + default: + break; + } + + return return_value; +}/* end HIDS_Update_Char() */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/hrs.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/hrs.c new file mode 100644 index 0000000..cec1649 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/hrs.c @@ -0,0 +1,589 @@ +/** + ****************************************************************************** + * @file hrs.c + * @author MCD Application Team + * @brief Heart Rate Service + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + +/* Private typedef -----------------------------------------------------------*/ +typedef struct +{ + uint16_t HeartRateSvcHdle; /**< Service handle */ + uint16_t HeartRatemeasurementCharHdle; /**< Characteristic handle */ +#if (BLE_CFG_HRS_BODY_SENSOR_LOCATION_CHAR != 0) + uint16_t BodySensorLocationCharHdle; /**< Characteristic handle */ +#endif +#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0) + uint16_t ControlPointCharHdle; /**< Characteristic handle */ +#endif +#if (BLE_CFG_OTA_REBOOT_CHAR != 0) +uint16_t RebootReqCharHdle; /**< Characteristic handle */ +#endif +}HRS_Context_t; + + +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +#define HRS_CNTL_POINT_RESET_ENERGY_EXPENDED (0x01) +#define HRS_CNTL_POINT_VALUE_IS_SUPPORTED (0x00) +#define HRS_CNTL_POINT_VALUE_NOT_SUPPORTED (0x80) + +#define HRS_MAX_NBR_RR_INTERVAL_VALUES 9 + +#define BM_REQ_CHAR_SIZE (3) + +/* Private variables ---------------------------------------------------------*/ +/** + * Reboot Characteristic UUID + * 0000fe11-8e22-4541-9d4c-21edae82ed19 + */ +#if(BLE_CFG_OTA_REBOOT_CHAR != 0) +static const uint8_t BM_REQ_CHAR_UUID[16] = {0x19, 0xed, 0x82, 0xae, + 0xed, 0x21, 0x4c, 0x9d, + 0x41, 0x45, 0x22, 0x8e, + 0x11, 0xFE, 0x00, 0x00}; +#endif + +/** + * START of Section BLE_DRIVER_CONTEXT + */ + +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static HRS_Context_t HRS_Context; + +/** + * END of Section BLE_DRIVER_CONTEXT + */ + + +/* Private function prototypes -----------------------------------------------*/ +#if (BLE_CFG_HRS_BODY_SENSOR_LOCATION_CHAR != 0) +static tBleStatus Update_Char_BodySensorLocation( HRS_BodySensorLocation_t *pBodySensorLocationValue ); +#endif +static tBleStatus Update_Char_Measurement(HRS_MeasVal_t *pMeasurement ); +static SVCCTL_EvtAckStatus_t HearRate_Event_Handler(void *pckt); + + +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ----------------------------------------------------------*/ + +/** + * @brief Event handler + * @param Event: Address of the buffer holding the Event + * @retval Ack: Return whether the Event has been managed or not + */ +static SVCCTL_EvtAckStatus_t HearRate_Event_Handler(void *Event) +{ + SVCCTL_EvtAckStatus_t return_value; + hci_event_pckt *event_pckt; + evt_blue_aci *blue_evt; + aci_gatt_attribute_modified_event_rp0 * attribute_modified; + HRS_App_Notification_evt_t Notification; + + return_value = SVCCTL_EvtNotAck; + event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data); + + switch(event_pckt->evt) + { + case EVT_VENDOR: + { + blue_evt = (evt_blue_aci*)event_pckt->data; + switch(blue_evt->ecode) + { +#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0) + case EVT_BLUE_GATT_WRITE_PERMIT_REQ: + { + aci_gatt_write_permit_req_event_rp0 * write_perm_req; + + BLE_DBG_HRS_MSG("EVT_BLUE_GATT_WRITE_PERMIT_REQ\n"); + write_perm_req = (aci_gatt_write_permit_req_event_rp0*)blue_evt->data; + + if(write_perm_req->Attribute_Handle == (HRS_Context.ControlPointCharHdle + 1)) + { + return_value = SVCCTL_EvtAckFlowEnable; + + if (write_perm_req->Data[0] == HRS_CNTL_POINT_RESET_ENERGY_EXPENDED) + { + /* received a correct value for HRM control point char */ + aci_gatt_write_resp(write_perm_req->Connection_Handle, + write_perm_req->Attribute_Handle, + 0x00, /* write_status = 0 (no error))*/ + (uint8_t)HRS_CNTL_POINT_VALUE_IS_SUPPORTED, /* err_code */ + write_perm_req->Data_Length, + (uint8_t *)&write_perm_req->Data[0]); + + /** + * Notify the application to Reset The Energy Expended Value + */ + Notification.HRS_Evt_Opcode = HRS_RESET_ENERGY_EXPENDED_EVT; + HRS_Notification(&Notification); + } + else + { + /* received value of HRM control point char is incorrect */ + aci_gatt_write_resp(write_perm_req->Connection_Handle, + write_perm_req->Attribute_Handle, + 0x1, /* write_status = 1 (error))*/ + (uint8_t)HRS_CNTL_POINT_VALUE_NOT_SUPPORTED, /* err_code */ + write_perm_req->Data_Length, + (uint8_t *)&write_perm_req->Data[0]); + } + } + } + break; +#endif + + case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED: + { + attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data; + if(attribute_modified->Attr_Handle == (HRS_Context.HeartRatemeasurementCharHdle + 2)) + { + return_value = SVCCTL_EvtAckFlowEnable; + + /** + * Notify the application to start measurement + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + BLE_DBG_HRS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED HRS_NOTIFICATION_ENABLED\n"); + Notification.HRS_Evt_Opcode =HRS_NOTIFICATION_ENABLED; + HRS_Notification(&Notification); + } + else + { + BLE_DBG_HRS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED HRS_NOTIFICATION_DISABLED\n"); + Notification.HRS_Evt_Opcode =HRS_NOTIFICATION_DISABLED; + HRS_Notification(&Notification); + } + } +#if (BLE_CFG_OTA_REBOOT_CHAR != 0) + else if(attribute_modified->Attr_Handle == (HRS_Context.RebootReqCharHdle + 1)) + { + BLE_DBG_HRS_MSG("EVT_BLUE_GATT_ATTRIBUTE_MODIFIED HRS_STM_BOOT_REQUEST_EVT\n"); + Notification.HRS_Evt_Opcode = HRS_STM_BOOT_REQUEST_EVT; + Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length; + Notification.DataTransfered.pPayload=attribute_modified->Attr_Data; + HRS_Notification(&Notification); + } +#endif + } + break; + + default: + break; + } + } + break; /* HCI_EVT_VENDOR_SPECIFIC */ + + default: + break; + } + + return(return_value); +}/* end HearRate_Event_Handler */ + +#if (BLE_CFG_HRS_BODY_SENSOR_LOCATION_CHAR != 0) +/** + * @brief Body Sensor Location Characteristic update + * @param Service_Instance: Instance of the service to which the characteristic belongs + * @param pBodySensorLocationValue: The address of the new value to be written + * @retval None + */ +static tBleStatus Update_Char_BodySensorLocation(HRS_BodySensorLocation_t *pBodySensorLocationValue) +{ + tBleStatus return_value = BLE_STATUS_SUCCESS; + + return_value = aci_gatt_update_char_value(HRS_Context.HeartRateSvcHdle, + HRS_Context.BodySensorLocationCharHdle, + 0, /* charValOffset */ + 1, /* charValueLen */ + (uint8_t *) pBodySensorLocationValue); + return return_value; +}/* end Update_Char_BodySensorLocation() */ +#endif + +/** + * @brief Heart rate Measurement Characteristic update + * @param Service_Instance: Instance of the service to which the characteristic belongs + * @param pBodySensorLocationValue: The address of the new value to be written + * @retval None + */ +static tBleStatus Update_Char_Measurement (HRS_MeasVal_t *pMeasurement ) +{ + tBleStatus return_value=BLE_STATUS_SUCCESS; + uint8_t ahrm_value[ +#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0) + 2 /** Energy Expended Info */ +#endif +#if (BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG != 0) + +(2*BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG) /**< RR Interval */ +#endif + +3 + ]; + + uint8_t hrm_char_length; + + /** + * Flags update + */ + ahrm_value[0] = (uint8_t)pMeasurement->Flags; + hrm_char_length = 1; + + /** + * Heart Rate Measurement Value + */ + if ( (pMeasurement->Flags) & HRS_HRM_VALUE_FORMAT_UINT16 ) + { + ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->MeasurementValue & 0xFF); + hrm_char_length++; + ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->MeasurementValue >> 8); + hrm_char_length++; + } + else + { + ahrm_value[hrm_char_length] = (uint8_t)pMeasurement->MeasurementValue; + hrm_char_length++; + } + +#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0) + /** + * Energy Expended + */ + if ((pMeasurement->Flags) & HRS_HRM_ENERGY_EXPENDED_PRESENT) + { + ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->EnergyExpended & 0xFF); + hrm_char_length++; + ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->EnergyExpended >> 8); + hrm_char_length++; + } +#endif + +#if (BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG != 0) + /** + * RR Interval Values + */ + if ((pMeasurement->Flags) & HRS_HRM_RR_INTERVAL_PRESENT) + { + uint8_t index; + uint8_t rr_interval_number; + + if((pMeasurement->Flags) & HRS_HRM_VALUE_FORMAT_UINT16) + { +#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0) + if ((pMeasurement->Flags) & HRS_HRM_ENERGY_EXPENDED_PRESENT) + { +#if (BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG > (HRS_MAX_NBR_RR_INTERVAL_VALUES-2)) + /** + * When the HRM is on 16bits and the Energy expended info is present + * The maximum RR values is 7 + */ + if(pMeasurement->NbreOfValidRRIntervalValues > (HRS_MAX_NBR_RR_INTERVAL_VALUES-2)) + { + rr_interval_number = (HRS_MAX_NBR_RR_INTERVAL_VALUES-2); + } + else +#endif + { + rr_interval_number = pMeasurement->NbreOfValidRRIntervalValues; + } + } + else + { +#if (BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG > (HRS_MAX_NBR_RR_INTERVAL_VALUES-1)) + /** + * When the HRM is on 16bits and the Energy expended info is not present + * The maximum RR values is 8 + */ + if(pMeasurement->NbreOfValidRRIntervalValues > (HRS_MAX_NBR_RR_INTERVAL_VALUES-1)) + { + rr_interval_number = (HRS_MAX_NBR_RR_INTERVAL_VALUES-1); + } + else +#endif + { + rr_interval_number = pMeasurement->NbreOfValidRRIntervalValues; + } + } +#else /**< (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0) */ +#if (BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG > (HRS_MAX_NBR_RR_INTERVAL_VALUES-1)) + /** + * When the HRM is on 16bits and the Energy expended info is not present + * The maximum RR values is 8 + */ + if(pMeasurement->NbreOfValidRRIntervalValues > (HRS_MAX_NBR_RR_INTERVAL_VALUES-1)) + { + rr_interval_number = (HRS_MAX_NBR_RR_INTERVAL_VALUES-1); + } + else +#endif + { + rr_interval_number = pMeasurement->NbreOfValidRRIntervalValues; + } +#endif + } + else + { +#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0) + if ((pMeasurement->Flags) & HRS_HRM_ENERGY_EXPENDED_PRESENT) + { +#if (BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG > (HRS_MAX_NBR_RR_INTERVAL_VALUES-1)) + /** + * When the HRM is on 8bits and the Energy expended info is present + * The maximum RR values is 8 + */ + if(pMeasurement->NbreOfValidRRIntervalValues > (HRS_MAX_NBR_RR_INTERVAL_VALUES-1)) + { + rr_interval_number = (HRS_MAX_NBR_RR_INTERVAL_VALUES-1); + } + else +#endif + { + rr_interval_number = pMeasurement->NbreOfValidRRIntervalValues; + } + } + else + { + rr_interval_number = pMeasurement->NbreOfValidRRIntervalValues; + } +#else /**< (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0) */ + rr_interval_number = pMeasurement->NbreOfValidRRIntervalValues; +#endif + } + + for ( index = 0 ; index < rr_interval_number ; index++ ) + { + ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->aRRIntervalValues[index] & 0xFF); + hrm_char_length++; + ahrm_value[hrm_char_length] = (uint8_t)(pMeasurement->aRRIntervalValues[index] >> 8); + hrm_char_length++; + } + } + +#endif /**< (BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG != 0) */ + + return_value = aci_gatt_update_char_value(HRS_Context.HeartRateSvcHdle, + HRS_Context.HeartRatemeasurementCharHdle, + 0, /* charValOffset */ + hrm_char_length, /* charValueLen */ + (uint8_t *) &ahrm_value[0]); + + return return_value; +}/* end Update_Char_Measurement() */ + + +/* Public functions ----------------------------------------------------------*/ + +/** + * @brief Service initialization + * @param None + * @retval None + */ +void HRS_Init(void) +{ + uint16_t uuid; + tBleStatus hciCmdResult = BLE_STATUS_SUCCESS; + + /** + * Register the event handler to the BLE controller + */ + SVCCTL_RegisterSvcHandler(HearRate_Event_Handler); + + /** + * Add Heart Rate Service + * + * Max_Attribute_Records = 2*no_of_char + 1 + * service_max_attribute_record = 1 for heart rate service + + * 2 for hear rate measurement characteristic + + * 1 for client char configuration descriptor + + * 2 for body sensor location characteristic + + * 2 for control point characteristic + */ + uuid = HEART_RATE_SERVICE_UUID; + hciCmdResult = aci_gatt_add_service(UUID_TYPE_16, + (Service_UUID_t *) &uuid, + PRIMARY_SERVICE, +#if (BLE_CFG_HRS_BODY_SENSOR_LOCATION_CHAR != 0) + 2+ +#endif +#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0) + 2+ +#endif +#if (BLE_CFG_OTA_REBOOT_CHAR != 0) + 2+ +#endif + 4, + &(HRS_Context.HeartRateSvcHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HRS_MSG ("Heart Rate Service (HRS) is added Successfully %04X\n", + HRS_Context.HeartRateSvcHdle); + } + else + { + BLE_DBG_HRS_MSG ("FAILED to add Heart Rate Service (HRS), Error: %02X !!\n", + hciCmdResult); + } + + /** + * Add Heart Rate Measurement Characteristic + */ + uuid = HEART_RATE_MEASURMENT_UUID; + hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , +#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0) + 2 /** Energy Expended Info */ +#endif +#if (BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG != 0) + +(2*BLE_CFG_HRS_ENERGY_RR_INTERVAL_FLAG) /**< RR Interval */ +#endif + +1 /** Flags */ + +2, /** Measure */ + CHAR_PROP_NOTIFY, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + 1, /* isVariable */ + &(HRS_Context.HeartRatemeasurementCharHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HRS_MSG ("Heart Rate Measurement Characteristic Added Successfully %04X \n", + HRS_Context.HeartRatemeasurementCharHdle); + } + else + { + BLE_DBG_HRS_MSG ("FAILED to add Heart Rate Measurement Characteristic, Error: %02X !!\n", + hciCmdResult); + } + +#if (BLE_CFG_HRS_BODY_SENSOR_LOCATION_CHAR != 0) + /** + * Add Body Sensor Location Characteristic + */ + uuid = SENSOR_LOCATION_UUID; + hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + 1, /* bytes */ + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + 0, /* isVariable: 0 */ + &(HRS_Context.BodySensorLocationCharHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HRS_MSG ("Sensor Location Characteristic Added Successfully %04X \n", + HRS_Context.BodySensorLocationCharHdle); + } + else + { + BLE_DBG_HRS_MSG ("FAILED to add Sensor Location Characteristic, Error: %02X !!\n", + hciCmdResult); + } + +#endif + +#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0) + uuid = CONTROL_POINT_UUID; + hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + 1, /* bytes */ + CHAR_PROP_WRITE, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 10, /* encryKeySize */ + 0, /* isVariable: 0*/ + &(HRS_Context.ControlPointCharHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HRS_MSG ("Control Point Characteristic Added Successfully %04X \n", + HRS_Context.ControlPointCharHdle); + } + else + { + BLE_DBG_HRS_MSG ("FAILED to add Control Point Characteristic, Error: %02X !!\n", + hciCmdResult); + } +#endif + +#if (BLE_CFG_OTA_REBOOT_CHAR != 0) + /** + * Add Boot Request Characteristic + */ + hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle, + UUID_TYPE_128, + (Char_UUID_t *)BM_REQ_CHAR_UUID, + BM_REQ_CHAR_SIZE, + CHAR_PROP_WRITE_WITHOUT_RESP, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, + 10, + 0, + &(HRS_Context.RebootReqCharHdle)); + + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HRS_MSG ("OTA Reboot Characteristic Added Successfully %04X \n", + HRS_Context.RebootReqCharHdle); + } + else + { + BLE_DBG_HRS_MSG ("FAILED to add OTA Reboot Characteristic, Error: %02X !!\n", + hciCmdResult); + } +#endif + + + + return; +} + +/** + * @brief Characteristic update + * @param UUID: UUID of the characteristic + * @retval BodySensorLocationValue: The new value to be written + */ +tBleStatus HRS_UpdateChar(uint16_t UUID, uint8_t *pPayload) +{ + tBleStatus return_value=0; + switch(UUID) + { +#if (BLE_CFG_HRS_BODY_SENSOR_LOCATION_CHAR != 0) + case SENSOR_LOCATION_UUID: + return_value = Update_Char_BodySensorLocation((HRS_BodySensorLocation_t*)pPayload); + break; +#endif + case HEART_RATE_MEASURMENT_UUID: + return_value = Update_Char_Measurement((HRS_MeasVal_t*)pPayload); + break; + + default: + break; + } + + return return_value; +}/* end HRS_UpdateChar() */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/hts.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/hts.c new file mode 100644 index 0000000..1bfe075 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/hts.c @@ -0,0 +1,605 @@ +/** + ****************************************************************************** + * @file hst.c + * @author MCD Application Team + * @brief Health Thermometer Service + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + + +/* Private typedef -----------------------------------------------------------*/ +typedef struct +{ + uint16_t SvcHdle; /**< Service handle */ + uint16_t TemperatureMeasurementCharHdle; /**< Characteristic handle */ +#if(BLE_CFG_HTS_TEMPERATURE_TYPE_VALUE_STATIC == 1) + uint16_t TemperatureTypeCharHdle; /**< Characteristic handle */ +#endif +#if(BLE_CFG_HTS_INTERMEDIATE_TEMPERATURE != 0) + uint16_t IntermediateTemperatureCharHdle; /**< Characteristic handle */ +#endif +#if(BLE_CFG_HTS_MEASUREMENT_INTERVAL != 0) + uint16_t MeasurementIntervalCharHdle; /**< Characteristic handle */ + uint16_t ValidRangeDescHdle; /**< Descriptor handle */ +#endif +}HTS_Context_t; + + +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +#define INTERVAL_OUT_OF_RANGE (0x80) + + +/* Private variables ---------------------------------------------------------*/ +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static HTS_Context_t HTS_Context; + +#if (BLE_CFG_HTS_MEASUREMENT_INTERVAL_WR_PROP != 0) +static const uint8_t aValidRangeInterval[4] = +{ + (uint8_t)BLE_CFG_HTS_TEMPERATURE_INTERVAL_MIN_VALUE, \ + (uint8_t)(BLE_CFG_HTS_TEMPERATURE_INTERVAL_MIN_VALUE>>8), \ + (uint8_t)BLE_CFG_HTS_TEMPERATURE_INTERVAL_MAX_VALUE, \ + (uint8_t)(BLE_CFG_HTS_TEMPERATURE_INTERVAL_MAX_VALUE>>8) \ +}; +#endif + + +/* Private function prototypes -----------------------------------------------*/ +static tBleStatus Update_Char_TemperatureValue(uint16_t CharHandle, HTS_TemperatureValue_t *pTemperatureValue); +static SVCCTL_EvtAckStatus_t HTS_Event_Handler(void *pckt); + + +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ----------------------------------------------------------*/ + +/** + * @brief Event handler + * @param Event: Address of the buffer holding the Event + * @retval Ack: Return whether the Event has been managed or not + */ +static SVCCTL_EvtAckStatus_t HTS_Event_Handler(void *Event) +{ + SVCCTL_EvtAckStatus_t return_value; + hci_event_pckt *event_pckt; + evt_blue_aci *blue_evt; + aci_gatt_attribute_modified_event_rp0 * attribute_modified; + HTS_App_Notification_evt_t Notification; + + return_value = SVCCTL_EvtNotAck; + event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data); + + switch(event_pckt->evt) + { + case EVT_VENDOR: + { + blue_evt = (evt_blue_aci*)event_pckt->data; + switch(blue_evt->ecode) + { +#if(BLE_CFG_HTS_MEASUREMENT_INTERVAL != 0) + case EVT_BLUE_GATT_WRITE_PERMIT_REQ: + { + aci_gatt_write_permit_req_event_rp0 * write_perm_req; + + write_perm_req = (aci_gatt_write_permit_req_event_rp0*)blue_evt->data; + + if(write_perm_req->Attribute_Handle == (HTS_Context.MeasurementIntervalCharHdle + 1)) + { + uint32_t validrangevalue; + + return_value = SVCCTL_EvtAckFlowEnable; + validrangevalue = write_perm_req->Data[0] + (write_perm_req->Data[1] << 8); + + if ((validrangevalue == 0) || + ((validrangevalue >= BLE_CFG_HTS_TEMPERATURE_INTERVAL_MIN_VALUE) && + (validrangevalue <= BLE_CFG_HTS_TEMPERATURE_INTERVAL_MAX_VALUE))) + { + /** + * received a correct value + */ + + aci_gatt_write_resp(write_perm_req->Connection_Handle, + write_perm_req->Attribute_Handle, + 0x00, /* write_status = 0 (no error))*/ + 0x00, /* err_code */ + write_perm_req->Data_Length, + (uint8_t *)&write_perm_req->Data[0]); + + /** + * Notify to the application a new interval has been received + */ + Notification.RangeInterval = (uint16_t)validrangevalue; + Notification.HTS_Evt_Opcode = HTS_MEASUREMENT_INTERVAL_RECEIVED_EVT; + HTS_App_Notification(&Notification); + } + else + { + /** + * received a value out of range + */ + aci_gatt_write_resp(write_perm_req->Connection_Handle, + write_perm_req->Attribute_Handle, + 0x1, /* write_status = 1 (error))*/ + INTERVAL_OUT_OF_RANGE, /* err_code */ + write_perm_req->Data_Length, + (uint8_t *)&write_perm_req->Data[0]); + } + } + } + break; +#endif + + case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED: + { + attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data; + if(attribute_modified->Attr_Handle == (HTS_Context.TemperatureMeasurementCharHdle + 2)) + { + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application to start measurement + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Indication) + { + Notification.HTS_Evt_Opcode = HTS_MEASUREMENT_IND_ENABLED_EVT; + HTS_App_Notification(&Notification); + + } + else + { + Notification.HTS_Evt_Opcode = HTS_MEASUREMENT_IND_DISABLED_EVT; + HTS_App_Notification(&Notification); + + } + } +#if(BLE_CFG_HTS_INTERMEDIATE_TEMPERATURE != 0) + if(attribute_modified->Attr_Handle == (HTS_Context.IntermediateTemperatureCharHdle + 2)) + { + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application to start measurement + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.HTS_Evt_Opcode = HTS_INTERMEDIATE_TEMPERATURE_NOT_ENABLED_EVT; + HTS_App_Notification(&Notification); + + } + else + { + Notification.HTS_Evt_Opcode = HTS_INTERMEDIATE_TEMPERATURE_NOT_DISABLED_EVT; + HTS_App_Notification(&Notification); + + } + } +#endif +#if(BLE_CFG_HTS_MEASUREMENT_INTERVAL != 0) + if(attribute_modified->Attr_Handle == (HTS_Context.MeasurementIntervalCharHdle + 2)) + { + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application to start measurement + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Indication) + { + Notification.HTS_Evt_Opcode = HTS_MEASUREMENT_INTERVAL_IND_ENABLED_EVT; + HTS_App_Notification(&Notification); + + } + else + { + Notification.HTS_Evt_Opcode = HTS_MEASUREMENT_INTERVAL_IND_DISABLED_EVT; + HTS_App_Notification(&Notification); + + } + } +#endif + } + break; + + default: + break; + } + } + break; /* HCI_EVT_VENDOR_SPECIFIC */ + + default: + break; + } + + return(return_value); +}/* end HTS_Event_Handler */ + +/** + * @brief Temperature Measurement Characteristic update + * @param Service_Instance: Instance of the service to which the characteristic belongs + * @param pTemperatureValue: The address of the new value to be written + * @retval None + */ +static tBleStatus Update_Char_TemperatureValue(uint16_t CharHandle, + HTS_TemperatureValue_t *pTemperatureValue) +{ + tBleStatus return_value; + + uint8_t atm_value[ +#if (BLE_CFG_HTS_TIME_STAMP_FLAG != 0) + 7 + +#endif +#if (BLE_CFG_HTS_TEMPERATURE_TYPE_VALUE_STATIC == 0) + 1 + +#endif + 1 + 4 + ]; + uint8_t tm_char_length; + + /** + * Flags update + */ + atm_value[0] = (uint8_t)pTemperatureValue->Flags; + + /** + * Temperature Measurement Value + */ + atm_value[1] = (uint8_t)(pTemperatureValue->MeasurementValue); + atm_value[2] = (uint8_t)(pTemperatureValue->MeasurementValue >> 8); + atm_value[3] = (uint8_t)(pTemperatureValue->MeasurementValue >> 16); + atm_value[4] = (uint8_t)(pTemperatureValue->MeasurementValue >> 24); + + tm_char_length = 5; + +#if (BLE_CFG_HTS_TIME_STAMP_FLAG != 0) + if (pTemperatureValue->Flags & SENSOR_TIME_STAMP_PRESENT) + { + atm_value[tm_char_length] = (uint8_t)(pTemperatureValue->TimeStamp.Year); + tm_char_length++; + atm_value[tm_char_length] = (uint8_t)(pTemperatureValue->TimeStamp.Year >> 8); + tm_char_length++; + atm_value[tm_char_length] = (uint8_t)(pTemperatureValue->TimeStamp.Month); + tm_char_length++; + atm_value[tm_char_length] = (uint8_t)(pTemperatureValue->TimeStamp.Day); + tm_char_length++; + atm_value[tm_char_length] = (uint8_t)(pTemperatureValue->TimeStamp.Hours); + tm_char_length++; + atm_value[tm_char_length] = (uint8_t)(pTemperatureValue->TimeStamp.Minutes); + tm_char_length++; + atm_value[tm_char_length] = (uint8_t)(pTemperatureValue->TimeStamp.Seconds); + tm_char_length++; + } +#endif + +#if (BLE_CFG_HTS_TEMPERATURE_TYPE_VALUE_STATIC == 0) + /** + * The Temperature Type Info flag shall be set by the application + */ + atm_value[tm_char_length] = (uint8_t)(pTemperatureValue->TemperatureType); + tm_char_length++; +#endif + + return_value = aci_gatt_update_char_value(HTS_Context.SvcHdle, + CharHandle, + 0, /* charValOffset */ + tm_char_length, /* charValueLen */ + (uint8_t *) &atm_value[0]); + + + return return_value; + +}/* end Update_Char_TemperatureValue() */ + + +/* Public functions ----------------------------------------------------------*/ + +/** + * @brief Service initialization + * @param None + * @retval None + */ +void HTS_Init(void) +{ + uint16_t uuid; + tBleStatus hciCmdResult = BLE_STATUS_SUCCESS; + + /** + * Register the event handler to the BLE controller + */ + SVCCTL_RegisterSvcHandler(HTS_Event_Handler); + + /** + * Add Health Thermometer Service + * + * service_max_attribute_record = 1 for health thermometer service + + * 3 for temperature measurement (2 + 1 desc) + + * 2 for temperature type + + * 3 for intermediate temperature ( 2 + 1 desc) + + * 2 for measurement interval + + * 1 for measurement interval indicate descriptor + + * 1 for measurement interval write descriptor + + */ + uuid = HEALTH_THERMOMETER_SERVICE_UUID; + hciCmdResult = aci_gatt_add_service(UUID_TYPE_16, + (Service_UUID_t *) &uuid, + PRIMARY_SERVICE, +#if (BLE_CFG_HTS_TEMPERATURE_TYPE_VALUE_STATIC == 1) + 2+ +#endif +#if (BLE_CFG_HTS_INTERMEDIATE_TEMPERATURE != 0) + 3+ +#endif +#if (BLE_CFG_HTS_MEASUREMENT_INTERVAL != 0) + 2+ +#endif +#if (BLE_CFG_HTS_MEASUREMENT_INTERVAL_IND_PROP != 0) + 1+ +#endif +#if (BLE_CFG_HTS_MEASUREMENT_INTERVAL_WR_PROP != 0) + 1+ +#endif + 4, + &(HTS_Context.SvcHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HTS_MSG ("Health Thermometer Service (HTS) is added Successfully %04X\n", + HTS_Context.SvcHdle); + } + else + { + BLE_DBG_HTS_MSG ("FAILED to add Health Thermometer Service (HTS), Error: %02X !!\n", + hciCmdResult); + } + + /** + * Add Temperature Measurement Characteristic + */ + uuid = TEMPERATURE_MEASUREMENT_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(HTS_Context.SvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , +#if (BLE_CFG_HTS_TIME_STAMP_FLAG != 0) + 7 + +#endif +#if (BLE_CFG_HTS_TEMPERATURE_TYPE_VALUE_STATIC == 0) + 1 + +#endif + 1 + 4, /**< flags + Temp value*/ + CHAR_PROP_INDICATE, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, /* isVariable */ + &(HTS_Context.TemperatureMeasurementCharHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HTS_MSG ("Temperature Measurement Characteristic Added Successfully %04X \n", + HTS_Context.TemperatureMeasurementCharHdle); + } + else + { + BLE_DBG_HTS_MSG ("FAILED to add Temperature Measurement Characteristic, Error: %02X !!\n", + hciCmdResult); + } + +#if (BLE_CFG_HTS_TEMPERATURE_TYPE_VALUE_STATIC == 1) + /** + * Add Temperature Type Characteristic + */ + uuid = TEMPERATURE_TYPE_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(HTS_Context.SvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + 1, + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_CONSTANT, /* isVariable */ + &(HTS_Context.TemperatureTypeCharHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HTS_MSG ("Temperature Type Characteristic Added Successfully %04X \n", + HTS_Context.TemperatureTypeCharHdle); + } + else + { + BLE_DBG_HTS_MSG ("FAILED to add Temperature Type Characteristic, Error: %02X !!\n", + hciCmdResult); + } +#endif + +#if (BLE_CFG_HTS_INTERMEDIATE_TEMPERATURE != 0) + /** + * Add Intermediate Temperature Characteristic + */ + uuid = INTERMEDIATE_TEMPERATURE_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(HTS_Context.SvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , +#if (BLE_CFG_HTS_TIME_STAMP_FLAG != 0) + 7 + +#endif +#if (BLE_CFG_HTS_TEMPERATURE_TYPE_VALUE_STATIC == 0) + 1 + +#endif + 1 + 4, /**< flags + Temp value*/ + CHAR_PROP_NOTIFY, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_VARIABLE, /* isVariable */ + &(HTS_Context.IntermediateTemperatureCharHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HTS_MSG ("Intermediate Temperature Characteristic Added Successfully %04X \n", + HTS_Context.IntermediateTemperatureCharHdle); + } + else + { + BLE_DBG_HTS_MSG ("FAILED to add Intermediate Temperature Characteristic, Error: %02X !!\n", + hciCmdResult); + } +#endif + +#if (BLE_CFG_HTS_MEASUREMENT_INTERVAL != 0) + /** + * Add Measurement interval Characteristic + */ + uuid = MEASUREMENT_INTERVAL_CHAR_UUID; + hciCmdResult = aci_gatt_add_char(HTS_Context.SvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + 2, +#if (BLE_CFG_HTS_MEASUREMENT_INTERVAL_WR_PROP != 0) + CHAR_PROP_WRITE | +#endif +#if (BLE_CFG_HTS_MEASUREMENT_INTERVAL_IND_PROP != 0) + CHAR_PROP_INDICATE | +#endif + CHAR_PROP_READ, + ATTR_PERMISSION_AUTHEN_WRITE, +#if (BLE_CFG_HTS_MEASUREMENT_INTERVAL_WR_PROP != 0) + GATT_NOTIFY_ATTRIBUTE_WRITE | +#endif +#if (BLE_CFG_HTS_MEASUREMENT_INTERVAL_IND_PROP != 0) + GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP | +#endif + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + CHAR_VALUE_LEN_CONSTANT, /* isVariable */ + &(HTS_Context.MeasurementIntervalCharHdle)); + + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HTS_MSG ("Measurement Interval Characteristic Added Successfully %04X \n", + HTS_Context.MeasurementIntervalCharHdle); + } + else + { + BLE_DBG_HTS_MSG ("FAILED to add Measurement Interval Characteristic, Error: %02X !!\n", + hciCmdResult); + } + + /* Reset manually the permission of the Client Characteristic Configuration descriptor to NONE */ + hciCmdResult = aci_gatt_set_security_permission(HTS_Context.SvcHdle, + HTS_Context.MeasurementIntervalCharHdle+2, + ATTR_PERMISSION_NONE); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HTS_MSG ("Set Permission None to Measurement Interval CCC Successfully %04X \n", + HTS_Context.MeasurementIntervalCharHdle+2); + } + else + { + BLE_DBG_HTS_MSG ("FAILED to set Permission None to Measurement Interval CCC, Error: %02X !!\n", + hciCmdResult); + } + + /** + * Add the valid range descriptor + */ +#if (BLE_CFG_HTS_MEASUREMENT_INTERVAL_WR_PROP != 0) + uuid = VALID_RANGE_DESCRIPTOR_UUID; + hciCmdResult = aci_gatt_add_char_desc(HTS_Context.SvcHdle, + HTS_Context.MeasurementIntervalCharHdle, + UUID_TYPE_16, + (Char_Desc_Uuid_t *)&uuid, + 4, + 4, + (void *)&aValidRangeInterval, + ATTR_PERMISSION_NONE, + ATTR_ACCESS_READ_ONLY, + GATT_DONT_NOTIFY_EVENTS, + 10, + CHAR_VALUE_LEN_CONSTANT, + &HTS_Context.ValidRangeDescHdle); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_HTS_MSG ("Valid Range Descriptor Added Successfully %04X \n", + HTS_Context.ValidRangeDescHdle); + } + else + { + BLE_DBG_HTS_MSG ("FAILED to add Valid Range Descriptor, Error: %02X !!\n", + hciCmdResult); + } + +#endif +#endif + + return; +} + + +/** + * @brief Characteristic update + * @param UUID: UUID of the characteristic + * @param Service_Instance: Instance of the service to which the characteristic belongs + * @param pPayload + */ +tBleStatus HTS_Update_Char(uint16_t UUID, + uint8_t *pPayload) +{ + tBleStatus return_value=0; + + switch(UUID) + { + case TEMPERATURE_MEASUREMENT_CHAR_UUID: + return_value = Update_Char_TemperatureValue(HTS_Context.TemperatureMeasurementCharHdle, + (HTS_TemperatureValue_t*) pPayload); + break; + +#if (BLE_CFG_HTS_TEMPERATURE_TYPE_VALUE_STATIC == 1) + case TEMPERATURE_TYPE_CHAR_UUID: + return_value = aci_gatt_update_char_value(HTS_Context.SvcHdle, + HTS_Context.TemperatureTypeCharHdle, + 0, /* charValOffset */ + 1, /* charValueLen */ + (uint8_t *)pPayload); + + break; +#endif + +#if (BLE_CFG_HTS_INTERMEDIATE_TEMPERATURE != 0) + case INTERMEDIATE_TEMPERATURE_CHAR_UUID: + return_value = Update_Char_TemperatureValue(HTS_Context.IntermediateTemperatureCharHdle, + (HTS_TemperatureValue_t*) pPayload); + break; +#endif + +#if (BLE_CFG_HTS_MEASUREMENT_INTERVAL != 0) + case MEASUREMENT_INTERVAL_CHAR_UUID: + return_value = aci_gatt_update_char_value(HTS_Context.SvcHdle, + HTS_Context.MeasurementIntervalCharHdle, + 0, /* charValOffset */ + 2, /* charValueLen */ + (uint8_t *)pPayload); + break; +#endif + + default: + break; + } + + return return_value; +}/* end HTS_Update_Char() */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/ias.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/ias.c new file mode 100644 index 0000000..f875c78 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/ias.c @@ -0,0 +1,211 @@ +/** + ****************************************************************************** + * @file ias.c + * @author MCD Application Team + * @brief Immediate Alert Service + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + + +/* Private typedef -----------------------------------------------------------*/ +typedef struct +{ + uint16_t SvcHdle; /**< Service handle */ + uint16_t AlertLevelCharHdle; /**< Characteristic handle */ +}IAS_Context_t; + + +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/** + * START of Section BLE_DRIVER_CONTEXT + */ + +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static IAS_Context_t IAS_Context; + +/** + * END of Section BLE_DRIVER_CONTEXT + */ + + +/* Private function prototypes -----------------------------------------------*/ +static SVCCTL_EvtAckStatus_t IAS_Event_Handler(void *pckt); + + +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ----------------------------------------------------------*/ + +/** + * @brief Event handler + * @param Event: Address of the buffer holding the Event + * @retval Ack: Return whether the Event has been managed or not + */ +static SVCCTL_EvtAckStatus_t IAS_Event_Handler(void *Event) +{ + SVCCTL_EvtAckStatus_t return_value; + hci_event_pckt *event_pckt; + evt_blue_aci *blue_evt; + aci_gatt_attribute_modified_event_rp0* attribute_modified; + IAS_App_Notification_evt_t Notification; + + return_value = SVCCTL_EvtNotAck; + event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data); + + switch(event_pckt->evt) + { + case EVT_VENDOR: + { + blue_evt = (evt_blue_aci*)event_pckt->data; + switch(blue_evt->ecode) + { + case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED: + { + attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data; + if(attribute_modified->Attr_Handle == (IAS_Context.AlertLevelCharHdle + 1)) + { + return_value = SVCCTL_EvtAckFlowEnable; + if(attribute_modified->Attr_Data[0] == 0) + { + Notification.IAS_Evt_Opcode = IAS_NO_ALERT_EVT; + IAS_App_Notification(&Notification); + } + else if(attribute_modified->Attr_Data[0] == 1) + { + Notification.IAS_Evt_Opcode = IAS_MID_ALERT_EVT; + IAS_App_Notification(&Notification); + } + else if(attribute_modified->Attr_Data[0] == 2) + { + Notification.IAS_Evt_Opcode = IAS_HIGH_ALERT_EVT; + IAS_App_Notification(&Notification); + } + } + } + break; + + default: + break; + } + } + break; /* HCI_EVT_VENDOR_SPECIFIC */ + + default: + break; + } + + return(return_value); +}/* end IAS_Event_Handler */ + + +/* Public functions ----------------------------------------------------------*/ + +/** + * @brief Service initialization + * @param None + * @retval None + */ +void IAS_Init(void) +{ + uint16_t uuid; + tBleStatus hciCmdResult; + + /** + * Register the event handler to the BLE controller + */ + SVCCTL_RegisterSvcHandler(IAS_Event_Handler); + + /** + * Add Immediate Alert Service + * + * Max_Attribute_Records = 2*no_of_char + 1 + * service_max_attribute_record = 1 for Immediate Alert service + + * 2 for alert level characteristic + + */ + uuid = IMMEDIATE_ALERT_SERVICE_UUID; + hciCmdResult = aci_gatt_add_service(UUID_TYPE_16, + (Service_UUID_t *) &uuid, + PRIMARY_SERVICE, + 3, + &(IAS_Context.SvcHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_IAS_MSG ("Immediate Alert Service (IAS) is added Successfully %04X\n", + IAS_Context.SvcHdle); + } + else + { + BLE_DBG_IAS_MSG ("FAILED to add Immediate Alert Service (IAS), Error: %02X !!\n", + hciCmdResult); + } + + /** + * Add Alert Level Characteristic + */ + uuid = ALERT_LEVEL_CHARACTERISTIC_UUID; + hciCmdResult = aci_gatt_add_char(IAS_Context.SvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + 1, + CHAR_PROP_WRITE_WITHOUT_RESP, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, + MIN_ENCRY_KEY_SIZE, + CHAR_VALUE_LEN_CONSTANT, + &(IAS_Context.AlertLevelCharHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_IAS_MSG ("Alert Level Characteristic Added Successfully %04X \n", + IAS_Context.AlertLevelCharHdle); + } + else + { + BLE_DBG_IAS_MSG ("FAILED to add Alert Level Characteristic, Error: %02X !!\n", + hciCmdResult); + } + + return; +} + + +/** + * @brief Characteristic update + * @param UUID: UUID of the characteristic + * @retval AlertLevelValue: The new value to be written + */ +tBleStatus IAS_Update_Char(uint16_t UUID, uint8_t *pPayload) +{ + tBleStatus return_value = BLE_STATUS_FAILED; + + if(UUID == ALERT_LEVEL_CHARACTERISTIC_UUID) + { + return_value = aci_gatt_update_char_value(IAS_Context.SvcHdle, + IAS_Context.AlertLevelCharHdle, + 0, /* charValOffset */ + 1, /* charValueLen */ + (uint8_t *) pPayload); +} + + return return_value; +}/* end IAS_Update_Char() */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/lls.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/lls.c new file mode 100644 index 0000000..1a56900 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/lls.c @@ -0,0 +1,211 @@ +/** + ****************************************************************************** + * @file lls.c + * @author MCD Application Team + * @brief Link Loss Service + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + + +/* Private typedef -----------------------------------------------------------*/ +typedef struct +{ + uint16_t SvcHdle; /**< Service handle */ + uint16_t AlertLevelCharHdle; /**< Characteristic handle */ +}LLS_Context_t; + + +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/** + * START of Section BLE_DRIVER_CONTEXT + */ + +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static LLS_Context_t LLS_Context; + +/** + * END of Section BLE_DRIVER_CONTEXT + */ + + +/* Private function prototypes -----------------------------------------------*/ +static SVCCTL_EvtAckStatus_t LLS_Event_Handler(void *pckt); + + +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ----------------------------------------------------------*/ + +/** + * @brief Event handler + * @param Event: Address of the buffer holding the Event + * @retval Ack: Return whether the Event has been managed or not + */ +static SVCCTL_EvtAckStatus_t LLS_Event_Handler(void *Event) +{ + SVCCTL_EvtAckStatus_t return_value; + hci_event_pckt *event_pckt; + evt_blue_aci *blue_evt; + aci_gatt_attribute_modified_event_rp0 * attribute_modified; + LLS_App_Notification_evt_t Notification; + + return_value = SVCCTL_EvtNotAck; + event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data); + + switch(event_pckt->evt) + { + case EVT_VENDOR: + { + blue_evt = (evt_blue_aci*)event_pckt->data; + switch(blue_evt->ecode) + { + case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED: + { + attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data; + if(attribute_modified->Attr_Handle == (LLS_Context.AlertLevelCharHdle + 1)) + { + return_value = SVCCTL_EvtAckFlowEnable; + if(attribute_modified->Attr_Data[0] == 0) + { + Notification.LLS_Evt_Opcode = LLS_NO_ALERT_EVT; + LLS_App_Notification(&Notification); + } + else if(attribute_modified->Attr_Data[0] == 1) + { + Notification.LLS_Evt_Opcode = LLS_MID_ALERT_EVT; + LLS_App_Notification(&Notification); + } + else if(attribute_modified->Attr_Data[0] == 2) + { + Notification.LLS_Evt_Opcode = LLS_HIGH_ALERT_EVT; + LLS_App_Notification(&Notification); + } + } + } + break; + + default: + break; + } + } + break; /* HCI_EVT_VENDOR_SPECIFIC */ + + default: + break; + } + + return(return_value); +}/* end LLS_Event_Handler */ + + +/* Public functions ----------------------------------------------------------*/ + +/** + * @brief Service initialization + * @param None + * @retval None + */ +void LLS_Init(void) +{ + uint16_t uuid; + tBleStatus hciCmdResult; + + /** + * Register the event handler to the BLE controller + */ + SVCCTL_RegisterSvcHandler(LLS_Event_Handler); + + /** + * Add Link Loss Service + * + * Max_Attribute_Records = 2*no_of_char + 1 + * service_max_attribute_record = 1 for Link Loss service + + * 2 for alert level characteristic + + */ + uuid = LINK_LOSS_SERVICE_UUID; + hciCmdResult = aci_gatt_add_service(UUID_TYPE_16, + (Service_UUID_t *) &uuid, + PRIMARY_SERVICE, + 3, + &(LLS_Context.SvcHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_LLS_MSG ("Link Loss Service (LLS) is added Successfully %04X\n", + LLS_Context.SvcHdle); + } + else + { + BLE_DBG_LLS_MSG ("FAILED to add Link Loss Service (LLS), Error: %02X !!\n", + hciCmdResult); + } + + /** + * Add Alert Level Characteristic + */ + uuid = LINK_LOSS_ALERT_LEVEL_CHARACTERISTIC_UUID; + hciCmdResult = aci_gatt_add_char(LLS_Context.SvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + 1, + CHAR_PROP_READ | CHAR_PROP_WRITE, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, + MIN_ENCRY_KEY_SIZE, + CHAR_VALUE_LEN_CONSTANT, + &(LLS_Context.AlertLevelCharHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_LLS_MSG ("Alert Level Characteristic Added Successfully %04X \n", + LLS_Context.AlertLevelCharHdle); + } + else + { + BLE_DBG_LLS_MSG ("FAILED to add Alert Level Characteristic, Error: %02X !!\n", + hciCmdResult); + } + + return; +} + + +/** + * @brief Characteristic update + * @param UUID: UUID of the characteristic + * @retval AlertLevelValue: The new value to be written + */ +tBleStatus LLS_Update_Char(uint16_t UUID, uint8_t *pPayload) +{ + tBleStatus return_value = BLE_STATUS_FAILED; + + if(UUID == LINK_LOSS_ALERT_LEVEL_CHARACTERISTIC_UUID) + { + return_value = aci_gatt_update_char_value(LLS_Context.SvcHdle, + LLS_Context.AlertLevelCharHdle, + 0, /* charValOffset */ + 1, /* charValueLen */ + (uint8_t *) pPayload); + } + + return return_value; +}/* end LLS_Update_Char() */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/mesh.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/mesh.c new file mode 100644 index 0000000..62ecc41 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/mesh.c @@ -0,0 +1,220 @@ +/** + ****************************************************************************** + * @file mesh.c + * @author MCD Application Team + * @brief Mesh + ****************************************************************************** + * @attention + * + *

© Copyright c 2017 STMicroelectronics International N.V. + * All rights reserved.

+ * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted, provided that the following conditions are met: + * + * 1. Redistribution of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * 2. Redistributions in binary form must reproduce the above copyright notice, + * this list of conditions and the following disclaimer in the documentation + * and/or other materials provided with the distribution. + * 3. Neither the name of STMicroelectronics nor the names of other + * contributors to this software may be used to endorse or promote products + * derived from this software without specific written permission. + * 4. This software, including modifications and/or derivative works of this + * software, must execute solely and exclusively on microcontroller or + * microprocessor devices manufactured by or for STMicroelectronics. + * 5. Redistribution and use of this software other than as permitted under + * this license is void and will automatically terminate your rights under + * this license. + * + * THIS SOFTWARE IS PROVIDED BY STMICROELECTRONICS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS, IMPLIED OR STATUTORY WARRANTIES, INCLUDING, BUT NOT + * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A + * PARTICULAR PURPOSE AND NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY + * RIGHTS ARE DISCLAIMED TO THE FULLEST EXTENT PERMITTED BY LAW. IN NO EVENT + * SHALL STMICROELECTRONICS OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, + * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT + * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, + * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF + * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING + * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, + * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" +#include "ble_mesh.h" +#include "appli_mesh.h" +#include "models_if.h" +#include "mesh_cfg.h" +#include "appli_config_client.h" +#include "appli_nvm.h" + + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +const MOBLE_USER_BLE_CB_MAP user_ble_cb = +{ + Appli_BleStackInitCb, + Appli_BleSetTxPowerCb, + Appli_BleGattConnectionCompleteCb, + Appli_BleGattDisconnectionCompleteCb, + Appli_BleUnprovisionedIdentifyCb, + Appli_BleSetUUIDCb, + Appli_BleSetProductInfoCB, + Appli_BleSetNumberOfElementsCb, + Appli_BleDisableFilterCb +}; + +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/* This structure contains Mesh library Initialisation info data */ +const Mesh_Initialization_t BLEMeshlib_Init_params = +{ + bdaddr, + &TrParams, + &FnParams, + &LpnParams, + &NeighborTableParams, + BLUENRG_MESH_FEATURES, + BLUENRG_MESH_PRVN_BEARER_INFO, + &PrvnParams, + &DynBufferParam +}; + +extern MOBLEUINT8 bdaddr[]; + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* This structure contains Mesh library Initialisation info data */ +/* Private function prototypes -----------------------------------------------*/ +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ----------------------------------------------------------*/ +/* Public functions ----------------------------------------------------------*/ + +/** + * @brief Mesh initialization + * @param None + * @retval None + */ +void MESH_Init(void) +{ + MOBLEUINT8 uuid[16]; + MOBLEUINT8 PrvnDevKeyFlag = 0; +#if PROVISIONER_FEATURE +// MOBLEUINT8 prvsnrDevKey[16]; +#endif + + /* Check for valid Board Address */ + if (!Appli_CheckBdMacAddr()) + { + TRACE_I(TF_INIT,"Bad BD_MAC ADDR!\r\n"); + /* LED Blinks if BDAddr is not appropriate */ + while (1) + { + Appli_LedBlink(); + } + } + + /* Set BLE configuration function callbacks */ + BLEMesh_BleHardwareInitCallBack(&user_ble_cb); + + /* Initializes BLE-Mesh Library */ + if (MOBLE_FAILED(BLEMesh_Init(&BLEMeshlib_Init_params))) + { + TRACE_I(TF_INIT,"Could not initialize BLE-Mesh library!\r\n"); + /* LED continuously blinks if library fails to initialize */ + while (1) + { + Appli_LedBlink(); + } + } + +/* Check if Node is a Provisioner */ +//#if PROVISIONER_FEATURE +// MOBLEUINT8 prvsnrDevKey[16]; +// /* Initializes Mesh network parameters */ +// BluenrgMesh_CreateNetwork(prvsnrDevKey); +// +// /* Following functions help to Configure the Provisioner to default settings*/ +// ApplicationSetNodeSigModelList(); +// AppliConfigClient_SelfPublicationSetDefault(); +// AppliConfigClient_SelfSubscriptionSetDefault(); +// Appli_ConfigClient_SelfDefaultAppKeyBind(); +// +// TRACE_I(TF_PROVISION,"Provisioner node \r\n"); +// TRACE_I(TF_PROVISION,"Provisioner Dev Key:"); +// for(MOBLEUINT8 i=0;i<16;i++) +// { +// TRACE_I(TF_INIT,"[%02x] ",prvsnrDevKey[i]); +// } +// TRACE_I(TF_INIT,"\r\n"); + +//#else + /* Checks if the node is already provisioned or not */ + if (BLEMesh_IsUnprovisioned() == MOBLE_TRUE) + { + BLEMesh_InitUnprovisionedNode(); /* Initalizes Unprovisioned node */ + + TRACE_I(TF_PROVISION,"Unprovisioned device \r\n"); + +#if PB_ADV_SUPPORTED + BLEMesh_SetUnprovisionedDevBeaconInterval(100); +#endif + } + else + { + BLEMesh_InitProvisionedNode(); /* Initalizes Provisioned node */ + TRACE_I(TF_PROVISION,"Provisioned node \r\n"); + TRACE_I(TF_INIT,"Provisioned Node Address: [%04x] \n\r", BLEMesh_GetAddress()); + } +//#endif + /* Initializes the Application */ + /* This function also checks for Power OnOff Cycles + Define the following Macro "ENABLE_UNPROVISIONING_BY_POWER_ONOFF_CYCLE" + to check the Power-OnOff Cycles + 5 Continous cycles of OnOff with Ontime <2 sec will cause unprovisioning + */ + Appli_Init(&PrvnDevKeyFlag); +#if PROVISIONER_FEATURE +// AppliNvm_saveProvisionerDevKey(&prvsnrDevKey[0], +// sizeof(prvsnrDevKey), +// &PrvnDevKeyFlag); +#endif + +/* Check to manually unprovision the board */ + Appli_CheckForUnprovision(); + /* Set attention timer callback */ + BLEMesh_SetAttentionTimerCallback(Appli_BleAttentionTimerCb); + + /* Set uuid for the board*/ + Appli_BleSetUUIDCb(uuid); + + /* Prints the MAC Address of the board */ + TRACE_I(TF_INIT,"BLE-Mesh Lighting Demo v%s\n\r", BLE_MESH_APPLICATION_VERSION); + TRACE_I(TF_INIT,"BLE-Mesh Library v%s\n\r", BLEMesh_GetLibraryVersion()); + TRACE_I(TF_INIT,"BD_MAC Address = [%02x]:[%02x]:[%02x]:[%02x]:[%02x]:[%02x] \n\r", + bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]); + TRACE_I(TF_INIT,"UUID Address = "); + for(MOBLEUINT8 i=0;i<16;i++) + { + TRACE_I(TF_INIT,"[%02x] ",uuid[i]); + } + TRACE_I(TF_INIT,"\r\n"); + /* Models intialization */ + BLEMesh_ModelsInit(); + + /* Turn on Yellow LED */ +#if (LOW_POWER_FEATURE == 1) +// BSP_LED_On(LED_RED); +#endif + +#ifdef CUSTOM_BOARD_PWM_SELECTION + Light_UpdatePWMValue((MOBLEUINT8)DEFAULT_STATE); +#endif +} + +/************************ (C) COPYRIGHT 2019 STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/motenv_stm.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/motenv_stm.c new file mode 100644 index 0000000..8864284 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/motenv_stm.c @@ -0,0 +1,950 @@ +/** + ****************************************************************************** + * @file motenv_stm.c + * @author SRA/AST + * @brief MOTENV Service (Custom STM) + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + +/* Private typedef -----------------------------------------------------------*/ +/** + * @brief MOTENV Context structure definition + */ +typedef struct +{ + /* Handles for HW Service and Chars */ + uint16_t HWSvcHdle; /**< Service handle */ + uint16_t HWMotionCharHdle; /**< Characteristic handle */ + uint16_t HWEnvCharHdle; /**< Characteristic handle */ + uint16_t HWAccEventCharHdle; /**< Characteristic handle */ + + /* Handles for SW Service and Chars */ + uint16_t SWSvcHdle; /**< Service handle */ + uint16_t SWQuaternionsCharHdle; /**< Characteristic handle */ + uint16_t SWECompassCharHdle; /**< Characteristic handle */ + uint16_t SWActivityRecCharHdle; /**< Characteristic handle */ + uint16_t SWCarryPositionCharHdle; /**< Characteristic handle */ + uint16_t SWGestureRecCharHdle; /**< Characteristic handle */ + uint16_t SWPedometerCharHdle; /**< Characteristic handle */ + uint16_t SWIntensityDetCharHdle; /**< Characteristic handle */ + + /* Handles for Config Service and Chars */ + uint16_t ConfigSvcHdle; /**< Service handle */ + uint16_t ConfigCharHdle; /**< Characteristic handle */ + + /* Handles for Console Service and Chars */ + uint16_t ConsoleSvcHdle; /**< Service handle */ + uint16_t ConsoleTermCharHdle; /**< Characteristic handle */ + uint16_t ConsoleStderrCharHdle; /**< Characteristic handle */ +} MotenvContext_t; + +/* Private defines -----------------------------------------------------------*/ + +/* Private macros ------------------------------------------------------------*/ + +/* Private variables ---------------------------------------------------------*/ + +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static MotenvContext_t aMotenvContext; + +/* Private function prototypes -----------------------------------------------*/ +static SVCCTL_EvtAckStatus_t Motenv_Event_Handler(void *pckt); + + +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ----------------------------------------------------------*/ + +#define COPY_UUID_128(uuid_struct, uuid_15, uuid_14, uuid_13, uuid_12, uuid_11, uuid_10, uuid_9, uuid_8, uuid_7, uuid_6, uuid_5, uuid_4, uuid_3, uuid_2, uuid_1, uuid_0) \ +do {\ + uuid_struct[0] = uuid_0; uuid_struct[1] = uuid_1; uuid_struct[2] = uuid_2; uuid_struct[3] = uuid_3; \ + uuid_struct[4] = uuid_4; uuid_struct[5] = uuid_5; uuid_struct[6] = uuid_6; uuid_struct[7] = uuid_7; \ + uuid_struct[8] = uuid_8; uuid_struct[9] = uuid_9; uuid_struct[10] = uuid_10; uuid_struct[11] = uuid_11; \ + uuid_struct[12] = uuid_12; uuid_struct[13] = uuid_13; uuid_struct[14] = uuid_14; uuid_struct[15] = uuid_15; \ +}while(0) + +/* Hardware Service and Characteristics */ +#define COPY_HW_SERVICE_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x00,0x00,0x00,0x01,0x11,0xE1,0x9A,0xB4,0x00,0x02,0xA5,0xD5,0xC5,0x1B) +#define COPY_HW_MOTION_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0xE0,0x00,0x00,0x00,0x01,0x11,0xE1,0xAC,0x36,0x00,0x02,0xA5,0xD5,0xC5,0x1B) +#define COPY_HW_ENV_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x1D,0x00,0x00,0x00,0x01,0x11,0xE1,0xAC,0x36,0x00,0x02,0xA5,0xD5,0xC5,0x1B) +#define COPY_HW_ACC_EVENT_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x04,0x00,0x00,0x01,0x11,0xE1,0xAC,0x36,0x00,0x02,0xA5,0xD5,0xC5,0x1B) + +#define HW_CHAR_NUMBER (3) + +/* Software Service and Characteristics */ +#define COPY_SW_SERVICE_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x00,0x00,0x00,0x02,0x11,0xE1,0x9A,0xB4,0x00,0x02,0xA5,0xD5,0xC5,0x1B) +#define COPY_SW_QUATERNIONS_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x01,0x00,0x00,0x01,0x11,0xE1,0xAC,0x36,0x00,0x02,0xA5,0xD5,0xC5,0x1B) +#define COPY_SW_ECOMPASS_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x00,0x40,0x00,0x01,0x11,0xE1,0xAC,0x36,0x00,0x02,0xA5,0xD5,0xC5,0x1B) + +#define COPY_SW_ACTIVITY_REC_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x00,0x10,0x00,0x01,0x11,0xE1,0xAC,0x36,0x00,0x02,0xA5,0xD5,0xC5,0x1B) +#define COPY_SW_CARRY_POSITION_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x00,0x08,0x00,0x01,0x11,0xE1,0xAC,0x36,0x00,0x02,0xA5,0xD5,0xC5,0x1B) +#define COPY_SW_GESTURE_REC_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x00,0x02,0x00,0x01,0x11,0xE1,0xAC,0x36,0x00,0x02,0xA5,0xD5,0xC5,0x1B) +#define COPY_SW_PEDOMETER_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x00,0x01,0x00,0x01,0x11,0xE1,0xAC,0x36,0x00,0x02,0xA5,0xD5,0xC5,0x1B) +#define COPY_SW_INTENSITY_DET_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x00,0x20,0x00,0x01,0x11,0xE1,0xAC,0x36,0x00,0x02,0xA5,0xD5,0xC5,0x1B) + +#define SW_CHAR_NUMBER (7) + +/* Configuration Service and Characteristics */ +#define COPY_CONFIG_SERVICE_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x00,0x00,0x00,0x0F,0x11,0xE1,0x9A,0xB4,0x00,0x02,0xA5,0xD5,0xC5,0x1B) +#define COPY_CONFIG_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x00,0x02,0x00,0x0F,0x11,0xE1,0xAC,0x36,0x00,0x02,0xA5,0xD5,0xC5,0x1B) + +#define CONFIG_CHAR_NUMBER (1) + +/* Console Service and Characteristics */ +#define COPY_CONSOLE_SERVICE_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x00,0x00,0x00,0x0E,0x11,0xE1,0x9A,0xB4,0x00,0x02,0xA5,0xD5,0xC5,0x1B) +#define COPY_TERM_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x00,0x01,0x00,0x0E,0x11,0xE1,0xAC,0x36,0x00,0x02,0xA5,0xD5,0xC5,0x1B) +#define COPY_STDERR_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0x00,0x02,0x00,0x0E,0x11,0xE1,0xAC,0x36,0x00,0x02,0xA5,0xD5,0xC5,0x1B) + +#define CONSOLE_CHAR_NUMBER (2) + +/* Characteristic Length */ +#define TIMESTAMP_LEN (2) + +/* Hardware Characteristic Length */ +#define MOTION_CHAR_LEN (TIMESTAMP_LEN+(3*3*2)) //(ACC+GYRO+MAG)*(X+Y+Z)*2BYTES +#define ENV_CHAR_LEN (TIMESTAMP_LEN+(2*2)+2+4) //(2BYTES*2TEMP)+(2BYTES*HUM)+(4BYTES*PRESS) +#define ACC_EVENT_CHAR_LEN (TIMESTAMP_LEN+3) + +/* Software Characteristic Length */ +#define QUATERNION_NUM (3) +#define QUATERNION_CHAR_LEN (TIMESTAMP_LEN+(6*QUATERNION_NUM)) +#define ECOMPASS_CHAR_LEN (TIMESTAMP_LEN+2) +#define ACTIVITY_REC_CHAR_LEN (TIMESTAMP_LEN+1) +#define CARRY_POSITION_CHAR_LEN (TIMESTAMP_LEN+1) +#define GESTURE_REC_CHAR_LEN (TIMESTAMP_LEN+1) +#define PEDOMETER_CHAR_LEN (TIMESTAMP_LEN+4+2) +#define INTENSITY_DET_CHAR_LEN (TIMESTAMP_LEN+1) + +/* Configuration Characteristic Length */ +#define CONFIG_CHAR_LEN (TIMESTAMP_LEN+18) + +/* Console Characteristic Length */ +#define CONSOLE_CHAR_LEN (TIMESTAMP_LEN+18) + +/** + * @brief Event handler + * @param Event: Address of the buffer holding the Event + * @retval Ack: Return whether the Event has been managed or not + */ +static SVCCTL_EvtAckStatus_t Motenv_Event_Handler(void *Event) +{ + SVCCTL_EvtAckStatus_t return_value; + hci_event_pckt *event_pckt; + evt_blue_aci *blue_evt; + aci_gatt_attribute_modified_event_rp0 * attribute_modified; + aci_gatt_read_permit_req_event_rp0 *read_permit_req; + MOTENV_STM_App_Notification_evt_t Notification; + + return_value = SVCCTL_EvtNotAck; + event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data); + + switch(event_pckt->evt) + { + case EVT_VENDOR: + { + blue_evt = (evt_blue_aci*)event_pckt->data; + switch(blue_evt->ecode) + { + /* Handle Read request from GATT Client */ + case EVT_BLUE_GATT_READ_PERMIT_REQ: + { + read_permit_req = (aci_gatt_read_permit_req_event_rp0*)blue_evt->data; + /* Env char */ + if(read_permit_req->Attribute_Handle == (aMotenvContext.HWEnvCharHdle + 1U)) + { + /** + * Notify to application + */ + BLE_DBG_TEMPLATE_STM_MSG("-- GATT : READ ENV CHAR INFO RECEIVED\n"); + Notification.Motenv_Evt_Opcode = HW_ENV_READ_EVT; + MOTENV_STM_App_Notification(&Notification); + } + /* Acc Event char */ + if(read_permit_req->Attribute_Handle == (aMotenvContext.HWAccEventCharHdle + 1U)) + { + /** + * Notify to application + */ + BLE_DBG_TEMPLATE_STM_MSG("-- GATT : READ ACC EVENT CHAR INFO RECEIVED\n"); + Notification.Motenv_Evt_Opcode = HW_ACC_EVENT_READ_EVT; + MOTENV_STM_App_Notification(&Notification); + } + /* Activity Rec char */ + else if(read_permit_req->Attribute_Handle == (aMotenvContext.SWActivityRecCharHdle + 1U)) + { + /** + * Notify to application + */ + BLE_DBG_TEMPLATE_STM_MSG("-- GATT : READ ACTIVITY REC CHAR INFO RECEIVED\n"); + Notification.Motenv_Evt_Opcode = SW_ACTIVITY_REC_READ_EVT; + MOTENV_STM_App_Notification(&Notification); + } + /* CarryPosition char */ + else if(read_permit_req->Attribute_Handle == (aMotenvContext.SWCarryPositionCharHdle + 1U)) + { + /** + * Notify to application + */ + BLE_DBG_TEMPLATE_STM_MSG("-- GATT : READ CARRY POSITION CHAR INFO RECEIVED\n"); + Notification.Motenv_Evt_Opcode = SW_CARRY_POSITION_READ_EVT; + MOTENV_STM_App_Notification(&Notification); + } + /* GestureRec char */ + else if(read_permit_req->Attribute_Handle == (aMotenvContext.SWGestureRecCharHdle + 1U)) + { + /** + * Notify to application + */ + BLE_DBG_TEMPLATE_STM_MSG("-- GATT : READ GESTURE REC CHAR INFO RECEIVED\n"); + Notification.Motenv_Evt_Opcode = SW_GESTURE_REC_READ_EVT; + MOTENV_STM_App_Notification(&Notification); + } + /* Pedometer char */ + else if(read_permit_req->Attribute_Handle == (aMotenvContext.SWPedometerCharHdle + 1U)) + { + /** + * Notify to application + */ + BLE_DBG_TEMPLATE_STM_MSG("-- GATT : READ PEDOMETER CHAR INFO RECEIVED\n"); + Notification.Motenv_Evt_Opcode = SW_PEDOMETER_READ_EVT; + MOTENV_STM_App_Notification(&Notification); + } + else + { + /* do nothing */ + } + /* Console Term char */ + if(read_permit_req->Attribute_Handle == (aMotenvContext.ConsoleTermCharHdle + 1U)) + { + /** + * Notify to application + */ + BLE_DBG_TEMPLATE_STM_MSG("-- GATT : READ CONSOLE TERM CHAR INFO RECEIVED\n"); + Notification.Motenv_Evt_Opcode = CONSOLE_TERM_READ_EVT; + MOTENV_STM_App_Notification(&Notification); + } + /* Console Stderr char */ + if(read_permit_req->Attribute_Handle == (aMotenvContext.ConsoleStderrCharHdle + 1U)) + { + /** + * Notify to application + */ + BLE_DBG_TEMPLATE_STM_MSG("-- GATT : READ CONSOLE STDERR CHAR INFO RECEIVED\n"); + Notification.Motenv_Evt_Opcode = CONSOLE_STDERR_READ_EVT; + MOTENV_STM_App_Notification(&Notification); + } + (void)aci_gatt_allow_read(read_permit_req->Connection_Handle); + break; + } + + /* Handle Write request or Notification enabling from GATT Client */ + case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED: + { + attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data; + /* Env char */ + if(attribute_modified->Attr_Handle == (aMotenvContext.HWEnvCharHdle + 2U)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.Motenv_Evt_Opcode = HW_ENV_NOTIFY_ENABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + else + { + Notification.Motenv_Evt_Opcode = HW_ENV_NOTIFY_DISABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + } + + /* Acc Event char */ + if(attribute_modified->Attr_Handle == (aMotenvContext.HWAccEventCharHdle + 2U)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.Motenv_Evt_Opcode = HW_ACC_EVENT_NOTIFY_ENABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + else + { + Notification.Motenv_Evt_Opcode = HW_ACC_EVENT_NOTIFY_DISABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + } + + /* Motion char */ + else if(attribute_modified->Attr_Handle == (aMotenvContext.HWMotionCharHdle + 2U)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.Motenv_Evt_Opcode = HW_MOTION_NOTIFY_ENABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + else + { + Notification.Motenv_Evt_Opcode = HW_MOTION_NOTIFY_DISABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + } + + /* MotionFX (Quat) char */ + else if(attribute_modified->Attr_Handle == (aMotenvContext.SWQuaternionsCharHdle + 2U)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.Motenv_Evt_Opcode = SW_MOTIONFX_NOTIFY_ENABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + else + { + Notification.Motenv_Evt_Opcode = SW_MOTIONFX_NOTIFY_DISABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + } + + /* MotionFX (ECompass) char */ + else if(attribute_modified->Attr_Handle == (aMotenvContext.SWECompassCharHdle + 2U)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.Motenv_Evt_Opcode = SW_ECOMPASS_NOTIFY_ENABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + else + { + Notification.Motenv_Evt_Opcode = SW_ECOMPASS_NOTIFY_DISABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + } + + /* Activity Rec char */ + else if(attribute_modified->Attr_Handle == (aMotenvContext.SWActivityRecCharHdle + 2U)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.Motenv_Evt_Opcode = SW_ACTIVITY_REC_NOTIFY_ENABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + else + { + Notification.Motenv_Evt_Opcode = SW_ACTIVITY_REC_NOTIFY_DISABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + } + + /* Carry Position char */ + else if(attribute_modified->Attr_Handle == (aMotenvContext.SWCarryPositionCharHdle + 2U)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.Motenv_Evt_Opcode = SW_CARRY_POSITION_NOTIFY_ENABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + else + { + Notification.Motenv_Evt_Opcode = SW_CARRY_POSITION_NOTIFY_DISABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + } + + /* GestureRec char */ + else if(attribute_modified->Attr_Handle == (aMotenvContext.SWGestureRecCharHdle + 2U)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.Motenv_Evt_Opcode = SW_GESTURE_REC_NOTIFY_ENABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + else + { + Notification.Motenv_Evt_Opcode = SW_GESTURE_REC_NOTIFY_DISABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + } + + /* Pedometer char */ + else if(attribute_modified->Attr_Handle == (aMotenvContext.SWPedometerCharHdle + 2U)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.Motenv_Evt_Opcode = SW_PEDOMETER_NOTIFY_ENABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + else + { + Notification.Motenv_Evt_Opcode = SW_PEDOMETER_NOTIFY_DISABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + } + + /* IntensityDet char */ + else if(attribute_modified->Attr_Handle == (aMotenvContext.SWIntensityDetCharHdle + 2U)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.Motenv_Evt_Opcode = SW_INTENSITY_DET_NOTIFY_ENABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + else + { + Notification.Motenv_Evt_Opcode = SW_INTENSITY_DET_NOTIFY_DISABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + } + + /* Configuration char */ + else if(attribute_modified->Attr_Handle == (aMotenvContext.ConfigCharHdle + 2U)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.Motenv_Evt_Opcode = CONFIG_NOTIFY_ENABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + else + { + Notification.Motenv_Evt_Opcode = CONFIG_NOTIFY_DISABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + } + + /* Configuration char */ + else if(attribute_modified->Attr_Handle == (aMotenvContext.ConfigCharHdle + 1U)) + { + BLE_DBG_TEMPLATE_STM_MSG("-- GATT : WRITE CONFIG CHAR INFO RECEIVED\n"); + Notification.Motenv_Evt_Opcode = CONFIG_WRITE_EVT; + Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length; + Notification.DataTransfered.pPayload=attribute_modified->Attr_Data; + MOTENV_STM_App_Notification(&Notification); + } + + /* Console Term char */ + else if(attribute_modified->Attr_Handle == (aMotenvContext.ConsoleTermCharHdle + 2U)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.Motenv_Evt_Opcode = CONSOLE_TERM_NOTIFY_ENABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + else + { + Notification.Motenv_Evt_Opcode = CONSOLE_TERM_NOTIFY_DISABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + } + + /* Console Stderr char */ + else if(attribute_modified->Attr_Handle == (aMotenvContext.ConsoleStderrCharHdle + 2U)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.Motenv_Evt_Opcode = CONSOLE_STDERR_NOTIFY_ENABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + else + { + Notification.Motenv_Evt_Opcode = CONSOLE_STDERR_NOTIFY_DISABLED_EVT; + MOTENV_STM_App_Notification(&Notification); + } + } + else + { + /* do nothing */ + } + break; + } + + default: + break; + } + break; /* HCI_EVT_VENDOR_SPECIFIC */ + } + + default: + break; + } + + return(return_value); +}/* end Motenv_Event_Handler */ + + +/* Public functions ----------------------------------------------------------*/ + +/** + * @brief Service initialization + * @param None + * @retval None + */ +void MOTENV_STM_Init(void) +{ + Char_UUID_t uuid16; + + /** + * Register the event handler to the BLE controller + */ + SVCCTL_RegisterSvcHandler(Motenv_Event_Handler); + + /** + * Add HW Service + */ + COPY_HW_SERVICE_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_service(UUID_TYPE_128, + (Service_UUID_t *) &uuid16, + PRIMARY_SERVICE, + 1+(3*HW_CHAR_NUMBER), /*Max_Attribute_Records*/ + &(aMotenvContext.HWSvcHdle)); + /** + * Add Motion Characteristic for HW Service + */ + COPY_HW_MOTION_CHAR_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_char(aMotenvContext.HWSvcHdle, + UUID_TYPE_128, &uuid16, + MOTION_CHAR_LEN, + CHAR_PROP_NOTIFY, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 16, /* encryKeySize */ + 0, /* isVariable: 1 */ + &(aMotenvContext.HWMotionCharHdle)); + + /** + * Add Env Characteristic for HW Service + */ + COPY_HW_ENV_CHAR_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_char(aMotenvContext.HWSvcHdle, + UUID_TYPE_128, &uuid16, + ENV_CHAR_LEN, + CHAR_PROP_NOTIFY|CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 16, /* encryKeySize */ + 0, /* isVariable: 1 */ + &(aMotenvContext.HWEnvCharHdle)); + + /** + * Add Acc Event Characteristic for HW Service + */ + COPY_HW_ACC_EVENT_CHAR_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_char(aMotenvContext.HWSvcHdle, + UUID_TYPE_128, &uuid16, + ACC_EVENT_CHAR_LEN, + CHAR_PROP_NOTIFY|CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 16, /* encryKeySize */ + 1, /* isVariable: 1 */ + &(aMotenvContext.HWAccEventCharHdle)); + + /** + * Add SW Service + */ + COPY_SW_SERVICE_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_service(UUID_TYPE_128, + (Service_UUID_t *) &uuid16, + PRIMARY_SERVICE, + 1+(3*SW_CHAR_NUMBER), /*Max_Attribute_Records*/ + &(aMotenvContext.SWSvcHdle)); + + /** + * Add Quaternions Characteristic for SW Service + */ + COPY_SW_QUATERNIONS_CHAR_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_char(aMotenvContext.SWSvcHdle, + UUID_TYPE_128, &uuid16, + QUATERNION_CHAR_LEN, + CHAR_PROP_NOTIFY, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 16, /* encryKeySize */ + 0, /* isVariable: 1 */ + &(aMotenvContext.SWQuaternionsCharHdle)); + + /** + * Add ECompass Characteristic for SW Service + */ + COPY_SW_ECOMPASS_CHAR_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_char(aMotenvContext.SWSvcHdle, + UUID_TYPE_128, &uuid16, + ECOMPASS_CHAR_LEN, + CHAR_PROP_NOTIFY, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 16, /* encryKeySize */ + 0, /* isVariable: 1 */ + &(aMotenvContext.SWECompassCharHdle)); + + /** + * Add Activity Rec Characteristic for SW Service + */ + COPY_SW_ACTIVITY_REC_CHAR_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_char(aMotenvContext.SWSvcHdle, + UUID_TYPE_128, &uuid16, + ACTIVITY_REC_CHAR_LEN, + CHAR_PROP_NOTIFY | CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 16, /* encryKeySize */ + 0, /* isVariable: 1 */ + &(aMotenvContext.SWActivityRecCharHdle)); + + /** + * Add Carry Position Characteristic for SW Service + */ + COPY_SW_CARRY_POSITION_CHAR_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_char(aMotenvContext.SWSvcHdle, + UUID_TYPE_128, &uuid16, + CARRY_POSITION_CHAR_LEN, + CHAR_PROP_NOTIFY | CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 16, /* encryKeySize */ + 0, /* isVariable: 1 */ + &(aMotenvContext.SWCarryPositionCharHdle)); + + /** + * Add Gesture Rec Characteristic for SW Service + */ + COPY_SW_GESTURE_REC_CHAR_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_char(aMotenvContext.SWSvcHdle, + UUID_TYPE_128, &uuid16, + GESTURE_REC_CHAR_LEN, + CHAR_PROP_NOTIFY | CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 16, /* encryKeySize */ + 0, /* isVariable: 1 */ + &(aMotenvContext.SWGestureRecCharHdle)); + + /** + * Add Pedometer Characteristic for SW Service + */ + COPY_SW_PEDOMETER_CHAR_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_char(aMotenvContext.SWSvcHdle, + UUID_TYPE_128, &uuid16, + PEDOMETER_CHAR_LEN, + CHAR_PROP_NOTIFY | CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 16, /* encryKeySize */ + 0, /* isVariable: 1 */ + &(aMotenvContext.SWPedometerCharHdle)); + + /** + * Add IntensityDet Characteristic for SW Service + */ + COPY_SW_INTENSITY_DET_CHAR_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_char(aMotenvContext.SWSvcHdle, + UUID_TYPE_128, &uuid16, + INTENSITY_DET_CHAR_LEN, + CHAR_PROP_NOTIFY, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 16, /* encryKeySize */ + 0, /* isVariable: 1 */ + &(aMotenvContext.SWIntensityDetCharHdle)); + + /** + * Add Config Service + */ + COPY_CONFIG_SERVICE_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_service(UUID_TYPE_128, + (Service_UUID_t *) &uuid16, + PRIMARY_SERVICE, + 1+(3*CONFIG_CHAR_NUMBER), /*Max_Attribute_Records*/ + &(aMotenvContext.ConfigSvcHdle)); + + /** + * Add Config Characteristic for Config Service + */ + COPY_CONFIG_CHAR_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_char(aMotenvContext.ConfigSvcHdle, + UUID_TYPE_128, &uuid16, + CONFIG_CHAR_LEN, + CHAR_PROP_NOTIFY | CHAR_PROP_WRITE_WITHOUT_RESP, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 16, /* encryKeySize */ + 0, /* isVariable: 1 */ + &(aMotenvContext.ConfigCharHdle)); + + /** + * Add Console Service + */ + COPY_CONSOLE_SERVICE_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_service(UUID_TYPE_128, + (Service_UUID_t *) &uuid16, + PRIMARY_SERVICE, + 1+(3*CONSOLE_CHAR_NUMBER), /*Max_Attribute_Records*/ + &(aMotenvContext.ConsoleSvcHdle)); + /** + * Add Cosole Term Characteristic for Config Service + */ + COPY_TERM_CHAR_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_char(aMotenvContext.ConsoleSvcHdle, + UUID_TYPE_128, &uuid16, + CONSOLE_CHAR_LEN, + CHAR_PROP_NOTIFY | CHAR_PROP_WRITE_WITHOUT_RESP | CHAR_PROP_WRITE | CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE | GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 16, /* encryKeySize */ + 1, /* isVariable: 1 */ + &(aMotenvContext.ConsoleTermCharHdle)); + /** + * Add Console Stderr Characteristic for Config Service + */ + COPY_STDERR_CHAR_UUID(uuid16.Char_UUID_128); + (void)aci_gatt_add_char(aMotenvContext.ConsoleSvcHdle, + UUID_TYPE_128, &uuid16, + CONSOLE_CHAR_LEN, + CHAR_PROP_NOTIFY | CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */ + 16, /* encryKeySize */ + 1, /* isVariable: 1 */ + &(aMotenvContext.ConsoleStderrCharHdle)); + + return; +} /* end MOTENV_STM_Init */ + +/** + * @brief Characteristic update + * @param UUID: UUID of the characteristic + * @param payloadLen: Length of the char value to be notified + * @param pPayload: Char value to be notified + * @retval BLE status + */ +tBleStatus MOTENV_STM_App_Update_Char(uint16_t UUID, uint8_t payloadLen, uint8_t *pPayload) +{ + tBleStatus result = BLE_STATUS_INVALID_PARAMS; + switch(UUID) + { + case ENV_CHAR_UUID: + + result = aci_gatt_update_char_value(aMotenvContext.HWSvcHdle, + aMotenvContext.HWEnvCharHdle, + 0, /* charValOffset */ + payloadLen, /* charValueLen */ + pPayload); + + break; + + case MOTION_CHAR_UUID: + + result = aci_gatt_update_char_value(aMotenvContext.HWSvcHdle, + aMotenvContext.HWMotionCharHdle, + 0, /* charValOffset */ + payloadLen, /* charValueLen */ + pPayload); + + break; + + case ACC_EVENT_CHAR_UUID: + + result = aci_gatt_update_char_value(aMotenvContext.HWSvcHdle, + aMotenvContext.HWAccEventCharHdle, + 0, /* charValOffset */ + payloadLen, /* charValueLen */ + pPayload); + + break; + + case MOTION_FX_CHAR_UUID: + + result = aci_gatt_update_char_value(aMotenvContext.SWSvcHdle, + aMotenvContext.SWQuaternionsCharHdle, + 0, /* charValOffset */ + payloadLen, /* charValueLen */ + pPayload); + break; + + case ECOMPASS_CHAR_UUID: + + result = aci_gatt_update_char_value(aMotenvContext.SWSvcHdle, + aMotenvContext.SWECompassCharHdle, + 0, /* charValOffset */ + payloadLen, /* charValueLen */ + pPayload); + break; + + case ACTIVITY_REC_CHAR_UUID: + + result = aci_gatt_update_char_value(aMotenvContext.SWSvcHdle, + aMotenvContext.SWActivityRecCharHdle, + 0, /* charValOffset */ + payloadLen, /* charValueLen */ + pPayload); + break; + + case CARRY_POSITION_CHAR_UUID: + + result = aci_gatt_update_char_value(aMotenvContext.SWSvcHdle, + aMotenvContext.SWCarryPositionCharHdle, + 0, /* charValOffset */ + payloadLen, /* charValueLen */ + pPayload); + break; + + case GESTURE_REC_CHAR_UUID: + + result = aci_gatt_update_char_value(aMotenvContext.SWSvcHdle, + aMotenvContext.SWGestureRecCharHdle, + 0, /* charValOffset */ + payloadLen, /* charValueLen */ + pPayload); + break; + + case PEDOMETER_CHAR_UUID: + + result = aci_gatt_update_char_value(aMotenvContext.SWSvcHdle, + aMotenvContext.SWPedometerCharHdle, + 0, /* charValOffset */ + payloadLen, /* charValueLen */ + pPayload); + break; + + case INTENSITY_DET_CHAR_UUID: + + result = aci_gatt_update_char_value(aMotenvContext.SWSvcHdle, + aMotenvContext.SWIntensityDetCharHdle, + 0, /* charValOffset */ + payloadLen, /* charValueLen */ + pPayload); + break; + + case CONFIG_CHAR_UUID: + + result = aci_gatt_update_char_value(aMotenvContext.ConfigSvcHdle, + aMotenvContext.ConfigCharHdle, + 0, /* charValOffset */ + payloadLen, /* charValueLen */ + pPayload); + break; + + case CONSOLE_TERM_CHAR_UUID: + + result = aci_gatt_update_char_value(aMotenvContext.ConsoleSvcHdle, + aMotenvContext.ConsoleTermCharHdle, + 0, /* charValOffset */ + payloadLen, /* charValueLen */ + pPayload); + break; + + case CONSOLE_STDERR_CHAR_UUID: + + result = aci_gatt_update_char_value(aMotenvContext.ConsoleSvcHdle, + aMotenvContext.ConsoleStderrCharHdle, + 0, /* charValOffset */ + payloadLen, /* charValueLen */ + pPayload); + break; + + default: + break; + } + + return result; +} + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/opus_interface_stm.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/opus_interface_stm.c new file mode 100644 index 0000000..4427b06 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/opus_interface_stm.c @@ -0,0 +1,374 @@ +/** + ****************************************************************************** + * @file opus_interface_stm.c + * @author SRA-A&SP + * @version V1.0.0 + * @date 08-May-2019 + * @brief This file contains definitions for the opus interface. + ****************************************************************************** +* @attention + * + *

© COPYRIGHT(c) 2019 STMicroelectronics

+ * + * Redistribution and use in source and binary forms, with or without modification, + * are permitted provided that the following conditions are met: + * 1. Redistributions of source code must retain the above copyright notice, + * this list of conditions and the following disclaimer. + * 2. Redistributions in binary form must reproduce the above copyright notice, + * this list of conditions and the following disclaimer in the documentation + * and/or other materials provided with the distribution. + * 3. Neither the name of STMicroelectronics nor the names of its contributors + * may be used to endorse or promote products derived from this software + * without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE + * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL + * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR + * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER + * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, + * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE + * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "opus_interface_stm.h" + +/** + * @brief Opus_HandleTypeDef structure definition + */ +typedef struct +{ + uint16_t ENC_frame_size; /*!< Specifies the encoder frame size. */ + + uint16_t DEC_frame_size; /*!< Specifies the decoder frame size. */ + + uint16_t max_enc_frame_size; /*!< Specifies the maximum size of the encoder frame. */ + + OpusEncoder *Encoder; /*!< Opus encoder. */ + + uint8_t ENC_configured; /*!< Specifies if the Encoder is configured. */ + + OpusDecoder *Decoder; /*!< Opus decoder. */ + + uint8_t DEC_configured; /*!< Specifies if the Decoder is configured. */ + +} OPUS_IF_Codec_HandleTypeDef; + + +static OPUS_IF_Codec_HandleTypeDef hOpus; + + +/** + * @brief Encoder initialization. + * @param ENC_configOpus: Opus encoder configuration. + * @param opus_err: @ref opus_errorcodes + * @retval OPUS_IF_Status: Value indicating success or error (in case of error check opus_err). + */ +OPUS_IF_Status OPUS_IF_ENC_Init(OPUS_IF_ENC_ConfigTypeDef *ENC_configOpus, int *opus_err) +{ + if((ENC_configOpus->application!=OPUS_APPLICATION_VOIP) && + (ENC_configOpus->application!=OPUS_APPLICATION_AUDIO) && + (ENC_configOpus->application!=OPUS_APPLICATION_RESTRICTED_LOWDELAY)) + { + return OPUS_IF_INVALID_PARAM; + } + if((ENC_configOpus->bitrate<6000) || (ENC_configOpus->bitrate>510000)) + { + return OPUS_IF_INVALID_PARAM; + } + if(ENC_configOpus->complexity>10) + { + return OPUS_IF_INVALID_PARAM; + } + if(ENC_configOpus->channels==0) + { + return OPUS_IF_INVALID_PARAM; + } + if((ENC_configOpus->ms_frame!=2.5f) && + (ENC_configOpus->ms_frame!=5.0f) && + (ENC_configOpus->ms_frame!=10.0f) && + (ENC_configOpus->ms_frame!=20.0f) && + (ENC_configOpus->ms_frame!=40.0f) && + (ENC_configOpus->ms_frame!=60.0f)) + { + return OPUS_IF_INVALID_PARAM; + } + if((ENC_configOpus->sample_freq!=8000) && + (ENC_configOpus->sample_freq!=12000) && + (ENC_configOpus->sample_freq!=16000) && + (ENC_configOpus->sample_freq!=24000) && + (ENC_configOpus->sample_freq!=48000)) + { + return OPUS_IF_INVALID_PARAM; + } + + hOpus.ENC_frame_size = (uint16_t)(((float)(ENC_configOpus->sample_freq/1000))*ENC_configOpus->ms_frame); + + hOpus.max_enc_frame_size = (ENC_configOpus->bitrate/8/((uint16_t)(1000.0f/ENC_configOpus->ms_frame)))*4; + + *opus_err = 0; + OPUS_IF_Status status; + + hOpus.Encoder = opus_encoder_create(ENC_configOpus->sample_freq, ENC_configOpus->channels, ENC_configOpus->application, opus_err); + + if (*opus_err != OPUS_OK) + { + return OPUS_IF_ERROR; + } + + status = OPUS_IF_ENC_Set_Bitrate(ENC_configOpus, ENC_configOpus->bitrate, opus_err); + if (status != OPUS_IF_SUCCESS) + { + return OPUS_IF_ERROR; + } + + status = OPUS_IF_ENC_Set_Complexity(ENC_configOpus, ENC_configOpus->complexity, opus_err); + if (status != OPUS_IF_SUCCESS) + { + return OPUS_IF_ERROR; + } + + hOpus.ENC_configured = 1; + + return OPUS_IF_SUCCESS; +} + +/** + * @brief Encoder deinit function. + * @param None. + * @retval None. + */ +void OPUS_IF_ENC_Deinit(void) +{ + opus_encoder_destroy(hOpus.Encoder); + hOpus.ENC_configured = 0; + hOpus.ENC_frame_size = 0; + hOpus.max_enc_frame_size = 0; +} + +/** + * @brief This function returns if the the Opus Encoder is configured. + * @param None. + * @retval uint8_t: 1 if the Encoder is configured 0 otherwise. + */ +uint8_t OPUS_IF_ENC_IsConfigured(void) +{ + return hOpus.ENC_configured; +} + +/** + * @brief Decoder initialization. + * @param DEC_configOpus: Opus decoder configuration. + * @param opus_err: @ref opus_errorcodes + * @retval OPUS_IF_Status: Value indicating success or error (in case of error check opus_err). + */ +OPUS_IF_Status OPUS_IF_DEC_Init(OPUS_IF_DEC_ConfigTypeDef *DEC_configOpus, int *opus_err) +{ + if((DEC_configOpus->bitrate<6000) || (DEC_configOpus->bitrate>510000)) + { + return OPUS_IF_INVALID_PARAM; + } + if(DEC_configOpus->channels==0) + { + return OPUS_IF_INVALID_PARAM; + } + if((DEC_configOpus->ms_frame!=2.5f) && + (DEC_configOpus->ms_frame!=5.0f) && + (DEC_configOpus->ms_frame!=10.0f) && + (DEC_configOpus->ms_frame!=20.0f) && + (DEC_configOpus->ms_frame!=40.0f) && + (DEC_configOpus->ms_frame!=60.0f)) + { + return OPUS_IF_INVALID_PARAM; + } + if((DEC_configOpus->sample_freq!=8000) && + (DEC_configOpus->sample_freq!=12000) && + (DEC_configOpus->sample_freq!=16000) && + (DEC_configOpus->sample_freq!=24000) && + (DEC_configOpus->sample_freq!=48000)) + { + return OPUS_IF_INVALID_PARAM; + } + + hOpus.DEC_frame_size = (uint16_t)(((float)(DEC_configOpus->sample_freq/1000))*DEC_configOpus->ms_frame); + + hOpus.Decoder = opus_decoder_create(DEC_configOpus->sample_freq, DEC_configOpus->channels, opus_err); + + if (*opus_err != OPUS_OK) + { + return OPUS_IF_ERROR; + } + + hOpus.DEC_configured = 1; + + return OPUS_IF_SUCCESS; +} + +/** + * @brief Decoder deinit function. + * @param None. + * @retval None. + */ +void OPUS_IF_DEC_Deinit(void) +{ + opus_decoder_destroy(hOpus.Decoder); + hOpus.DEC_configured = 0; + hOpus.DEC_frame_size = 0; +} + +/** + * @brief This function returns if the the Opus Decoder is configured. + * @param None. + * @retval uint8_t: 1 if the Decoder is configured 0 otherwise. + */ +uint8_t OPUS_IF_DEC_IsConfigured(void) +{ + return hOpus.DEC_configured; +} + +/** + * @brief Set bitrate to be used for encoding + * @param ENC_configOpus: Opus encoder configuration. + * @param bitrate: Indicate the bitrate in bit per second. + * @param opus_err: @ref opus_errorcodes. + * @retval OPUS_IF_Status: Value indicating success or error (in case of error check opus_err). + */ +OPUS_IF_Status OPUS_IF_ENC_Set_Bitrate(OPUS_IF_ENC_ConfigTypeDef *ENC_configOpus, int bitrate, int *opus_err) +{ + if((bitrate<6000) || (bitrate>510000)) + { + return OPUS_IF_INVALID_PARAM; + } + + *opus_err = opus_encoder_ctl(hOpus.Encoder, OPUS_SET_BITRATE(bitrate)); + if (*opus_err != OPUS_OK) + { + return OPUS_IF_ERROR; + } + + ENC_configOpus->bitrate = bitrate; + + return OPUS_IF_SUCCESS; +} + +/** + * @brief Set constant bitrate option for the encoder. + * @param None. + * @retval OPUS_IF_Status: Value indicating success or error. + */ +OPUS_IF_Status OPUS_IF_ENC_Set_CBR(void) +{ + int err = opus_encoder_ctl(hOpus.Encoder, OPUS_SET_VBR(0)); + if (err != OPUS_OK) + { + return OPUS_IF_ERROR; + } + + return OPUS_IF_SUCCESS; +} + +/** + * @brief Set variable bitrate option for the encoder. + * @param None. + * @retval OPUS_IF_Status: Value indicating success or error. + */ +OPUS_IF_Status OPUS_IF_ENC_Set_VBR(void) +{ + int err = opus_encoder_ctl(hOpus.Encoder, OPUS_SET_VBR(1)); + if (err != OPUS_OK) + { + return OPUS_IF_ERROR; + } + + return OPUS_IF_SUCCESS; +} + +/** + * @brief Set complexity to be used for encoding + * @param ENC_configOpus: Opus encoder configuration. + * @param complexity: value from o to 10. + * @param opus_err: @ref opus_errorcodes. + * @retval OPUS_IF_Status: Value indicating success or error (in case of error check opus_err). + */ +OPUS_IF_Status OPUS_IF_ENC_Set_Complexity(OPUS_IF_ENC_ConfigTypeDef *ENC_configOpus, int complexity, int *opus_err) +{ + if(complexity>10) + { + return OPUS_IF_INVALID_PARAM; + } + + *opus_err = opus_encoder_ctl(hOpus.Encoder, OPUS_SET_COMPLEXITY(complexity)); + + if (*opus_err != OPUS_OK) + { + return OPUS_IF_ERROR; + } + + ENC_configOpus->complexity = complexity; + + return OPUS_IF_SUCCESS; +} + +/** + * @brief Force the encoder to use only SILK + * @param None. + * @retval OPUS_IF_Status: Value indicating success or error. + */ +OPUS_IF_Status OPUS_IF_ENC_Force_SILKmode(void) +{ + int err = opus_encoder_ctl(hOpus.Encoder, OPUS_SET_FORCE_MODE(MODE_SILK_ONLY)); + + if (err != OPUS_OK) + { + return OPUS_IF_ERROR; + } + + return OPUS_IF_SUCCESS; +} + +/** + * @brief Force the encoder to use only CELT. + * @param None. + * @retval OPUS_IF_Status: Value indicating success or error. + */ +OPUS_IF_Status OPUS_IF_ENC_Force_CELTmode(void) +{ + int err = opus_encoder_ctl(hOpus.Encoder, OPUS_SET_FORCE_MODE(MODE_CELT_ONLY)); + + if (err != OPUS_OK) + { + return OPUS_IF_ERROR; + } + + return OPUS_IF_SUCCESS; +} + +/** + * @brief Encoding functions. + * @param buf_in: pointer to the PCM buffer to be encoded. + * @param buf_out: pointer to the Encoded buffer. + * @retval Number of bytes in case of success, 0 viceversa. + */ +int OPUS_IF_ENC_Encode(uint8_t * buf_in, uint8_t * buf_out) +{ + return opus_encode(hOpus.Encoder, (opus_int16 *) buf_in, hOpus.ENC_frame_size, (unsigned char *) buf_out, (opus_int32) hOpus.max_enc_frame_size); +} + +/** + * @brief Decoding functions. + * @param buf_in: pointer to the Encoded buffer to be decoded. + * @param len: length of the buffer in. + * @param buf_out: pointer to the Decoded buffer. + * @retval Number of decoded samples or @ref opus_errorcodes. + */ +int OPUS_IF_DEC_Decode(uint8_t * buf_in, uint32_t len, uint8_t * buf_out) +{ + return opus_decode(hOpus.Decoder, (unsigned char *) buf_in, (opus_int32) len, (opus_int16 *) buf_out, hOpus.DEC_frame_size, 0); +} + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/otas_stm.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/otas_stm.c new file mode 100644 index 0000000..67241d4 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/otas_stm.c @@ -0,0 +1,295 @@ +/** + ****************************************************************************** + * @file otas_stm.c + * @author MCD Application Team + * @brief OTA Service + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + +/* Private typedef -----------------------------------------------------------*/ +typedef enum +{ + OTAS_Conf_Not_Pending, + OTAS_Conf_Pending, +} OTAS_Conf_Status_t; + +typedef struct +{ + uint16_t OTAS_SvcHdle; /**< Service handle */ + uint16_t OTAS_Base_Addr_CharHdle; /**< Characteristic handle */ + uint16_t OTAS_Conf_CharHdle; /**< Characteristic handle */ + uint16_t OTAS_Raw_Data_CharHdle; /**< Characteristic handle */ + OTAS_Conf_Status_t OTAS_Conf_Status; /**< Indication Status */ +}OTAS_Context_t; + + +/* Private defines -----------------------------------------------------------*/ +#define UUID_128_SUPPORTED 1 +#if (UUID_128_SUPPORTED == 1) +#define OTA_UUID_LENGTH UUID_TYPE_128 +#else +#define OTA_UUID_LENGTH UUID_TYPE_16 +#endif + +#define OTA_BASE_ADR_CHAR_SIZE (4) +#define OTA_CONF_CHAR_SIZE (1) +#define OTA_RAW_DATA_CHAR_SIZE OTAS_STM_RAW_DATA_SIZE + +/** +* Service UUID +* 0000fe20-cc7a-482a-984a-7f2ed5b3e58f +*/ +#if (UUID_128_SUPPORTED == 1) +const uint8_t OTAS_SVC_UUID[16] = {0x8f, 0xe5, 0xb3, 0xd5, + 0x2e, 0x7f, 0x4a, 0x98, + 0x2a, 0x48, 0x7a, 0xcc, + 0x20, 0xFE, 0x00, 0x00}; +#else +const uint8_t OTAS_SVC_UUID[2] = {0x20, 0xFE}; +#endif + + +/** +* Base Address Characteristic UUID +* 0000fe22-8e22-4541-9d4c-21edae82ed19 +*/ +#if (UUID_128_SUPPORTED == 1) +const uint8_t OTA_BASE_ADR_CHAR_UUID[16] = {0x19, 0xed, 0x82, 0xae, + 0xed, 0x21, 0x4c, 0x9d, + 0x41, 0x45, 0x22, 0x8e, + 0x22, 0xFE, 0x00, 0x00}; +#else +const uint8_t OTA_BASE_ADR_CHAR_UUID[2] = {0x22, 0xFE}; +#endif + +/** +* Confirmation Characteristic UUID +* 0000fe23-8e22-4541-9d4c-21edae82ed19 +*/ +#if (UUID_128_SUPPORTED == 1) +const uint8_t OTA_CONF_CHAR_UUID[16] = {0x19, 0xed, 0x82, 0xae, + 0xed, 0x21, 0x4c, 0x9d, + 0x41, 0x45, 0x22, 0x8e, + 0x23, 0xFE, 0x00, 0x00}; +#else +const uint8_t OTA_CONF_CHAR_UUID[2] = {0x23, 0xfe}; +#endif + +/** +* Raw Data Characteristic UUID +* 0000fe24-8e22-4541-9d4c-21edae82ed19 +*/ +#if (UUID_128_SUPPORTED == 1) +const uint8_t OTA_RAW_DATA_CHAR_UUID[16] = {0x19, 0xed, 0x82, 0xae, + 0xed, 0x21, 0x4c, 0x9d, + 0x41, 0x45, 0x22, 0x8e, + 0x24, 0xFE, 0x00, 0x00}; +#else +const uint8_t OTA_RAW_DATA_CHAR_UUID[2] = {0x24, 0xfe}; +#endif + + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/** + * START of Section BLE_DRIVER_CONTEXT + */ +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static OTAS_Context_t OTAS_Context; +/** + * END of Section BLE_DRIVER_CONTEXT + */ + +/* Private function prototypes -----------------------------------------------*/ +static SVCCTL_EvtAckStatus_t OTAS_Event_Handler(void *pckt); + + +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ----------------------------------------------------------*/ + +/** + * @brief Event handler + * @param Event: Address of the buffer holding the Event + * @retval Ack: Return whether the Event has been managed or not + */ +static SVCCTL_EvtAckStatus_t OTAS_Event_Handler(void *Event) +{ + SVCCTL_EvtAckStatus_t return_value; + hci_event_pckt *event_pckt; + evt_blue_aci *blue_evt; + aci_gatt_attribute_modified_event_rp0 * attribute_modified; + OTA_STM_Notification_t notification; + + return_value = SVCCTL_EvtNotAck; + + event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data); + + switch(event_pckt->evt) + { + case EVT_VENDOR: + { + blue_evt = (evt_blue_aci*)event_pckt->data; + attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data; + switch(blue_evt->ecode) + { + case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED: + { + if(attribute_modified->Attr_Handle == (OTAS_Context.OTAS_Base_Addr_CharHdle + 1)) + { + /** + * Base Address + */ + return_value = SVCCTL_EvtAckFlowEnable; + + notification.ChardId = OTAS_STM_BASE_ADDR_ID; + notification.pPayload = (uint8_t*)&attribute_modified->Attr_Data[0]; + notification.ValueLength = attribute_modified->Attr_Data_Length; + OTAS_STM_Notification( ¬ification ); + } + else if(attribute_modified->Attr_Handle == (OTAS_Context.OTAS_Raw_Data_CharHdle + 1)) + { + /** + * Raw Data + */ + return_value = SVCCTL_EvtAckFlowEnable; + + notification.ChardId = OTAS_STM_RAW_DATA_ID; + notification.pPayload = (uint8_t*)&attribute_modified->Attr_Data[0]; + notification.ValueLength = attribute_modified->Attr_Data_Length; + OTAS_STM_Notification( ¬ification ); + } + } + break; + + case EVT_BLUE_GATT_SERVER_CONFIRMATION_EVENT: + { + if( OTAS_Context.OTAS_Conf_Status != OTAS_Conf_Not_Pending) + { + /** + * Confirmation Event + */ + OTAS_Context.OTAS_Conf_Status = OTAS_Conf_Not_Pending; + + return_value = SVCCTL_EvtAckFlowEnable; + + notification.ChardId = OTAS_STM_CONF_EVENT_ID; + notification.pPayload = (uint8_t*)&attribute_modified->Attr_Data[0]; + notification.ValueLength = attribute_modified->Attr_Data_Length; + OTAS_STM_Notification( ¬ification ); + } + } + break; + + default: + break; + } + } + break; + + default: + break; + } + + return(return_value); +} + +/* Public functions ----------------------------------------------------------*/ +void OTAS_STM_Init(void) +{ + /** + * Register the event handler to the BLE controller + */ + SVCCTL_RegisterSvcHandler(OTAS_Event_Handler); + + /** + * Add OTA Service + */ + aci_gatt_add_service(OTA_UUID_LENGTH, + (Service_UUID_t *)OTAS_SVC_UUID, + PRIMARY_SERVICE, + 1 + + 2 /**< OTA_BASE CHAR */ + + 3 /**< OTA_CONF CHAR */ + + 2, /**< OTA_RAW_DATA CHAR */ + &(OTAS_Context.OTAS_SvcHdle)); + + + /** + * Add Base Address Characteristic + */ + aci_gatt_add_char(OTAS_Context.OTAS_SvcHdle, + OTA_UUID_LENGTH, + (Char_UUID_t *)OTA_BASE_ADR_CHAR_UUID, + OTA_BASE_ADR_CHAR_SIZE, + CHAR_PROP_WRITE_WITHOUT_RESP, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, + 10, + 0, + &(OTAS_Context.OTAS_Base_Addr_CharHdle)); + + /** + * Add Confirmation Characteristic + */ + aci_gatt_add_char(OTAS_Context.OTAS_SvcHdle, + OTA_UUID_LENGTH, + (Char_UUID_t *)OTA_CONF_CHAR_UUID, + OTA_CONF_CHAR_SIZE, + CHAR_PROP_INDICATE, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, + 10, + 0, + &(OTAS_Context.OTAS_Conf_CharHdle)); + + /** + * Add Raw Data Characteristic + */ + aci_gatt_add_char(OTAS_Context.OTAS_SvcHdle, + OTA_UUID_LENGTH, + (Char_UUID_t *)OTA_RAW_DATA_CHAR_UUID, + OTA_RAW_DATA_CHAR_SIZE, + CHAR_PROP_WRITE_WITHOUT_RESP, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, + 10, + 1, + &(OTAS_Context.OTAS_Raw_Data_CharHdle)); + + OTAS_Context.OTAS_Conf_Status = OTAS_Conf_Not_Pending; + + return; +} + +tBleStatus OTAS_STM_UpdateChar(OTAS_STM_ChardId_t ChardId, uint8_t *p_payload) +{ + tBleStatus return_value; + + OTAS_Context.OTAS_Conf_Status = OTAS_Conf_Pending; + + return_value = aci_gatt_update_char_value(OTAS_Context.OTAS_SvcHdle, + OTAS_Context.OTAS_Conf_CharHdle, + 0, /**< charValOffset */ + OTA_CONF_CHAR_SIZE, /**< charValueLen */ + p_payload); + + return return_value; +} + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c new file mode 100644 index 0000000..06bd365 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c @@ -0,0 +1,302 @@ +/** + ****************************************************************************** + * @file p2p_stm.c + * @author MCD Application Team + * @brief Peer to Peer Service (Custom STM) + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + +/* Private typedef -----------------------------------------------------------*/ +typedef struct{ + uint16_t PeerToPeerSvcHdle; /**< Service handle */ + uint16_t P2PWriteClientToServerCharHdle; /**< Characteristic handle */ + uint16_t P2PNotifyServerToClientCharHdle; /**< Characteristic handle */ +#if(BLE_CFG_OTA_REBOOT_CHAR != 0) + uint16_t RebootReqCharHdle; /**< Characteristic handle */ +#endif +}PeerToPeerContext_t; + +/* Private defines -----------------------------------------------------------*/ +#define UUID_128_SUPPORTED 1 + +#if (UUID_128_SUPPORTED == 1) +#define BM_UUID_LENGTH UUID_TYPE_128 +#else +#define BM_UUID_LENGTH UUID_TYPE_16 +#endif + +#define BM_REQ_CHAR_SIZE (3) + + +/* Private macros ------------------------------------------------------------*/ + +/* Private variables ---------------------------------------------------------*/ +/** + * Reboot Characteristic UUID + * 0000fe11-8e22-4541-9d4c-21edae82ed19 + */ +#if(BLE_CFG_OTA_REBOOT_CHAR != 0) +#if (UUID_128_SUPPORTED == 1) +static const uint8_t BM_REQ_CHAR_UUID[16] = {0x19, 0xed, 0x82, 0xae, + 0xed, 0x21, 0x4c, 0x9d, + 0x41, 0x45, 0x22, 0x8e, + 0x11, 0xFE, 0x00, 0x00}; +#else +static const uint8_t BM_REQ_CHAR_UUID[2] = {0x11, 0xFE}; +#endif +#endif + +/** + * START of Section BLE_DRIVER_CONTEXT + */ +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static PeerToPeerContext_t aPeerToPeerContext; + +/** + * END of Section BLE_DRIVER_CONTEXT + */ +/* Private function prototypes -----------------------------------------------*/ +static SVCCTL_EvtAckStatus_t PeerToPeer_Event_Handler(void *pckt); + + +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ----------------------------------------------------------*/ + +#define COPY_UUID_128(uuid_struct, uuid_15, uuid_14, uuid_13, uuid_12, uuid_11, uuid_10, uuid_9, uuid_8, uuid_7, uuid_6, uuid_5, uuid_4, uuid_3, uuid_2, uuid_1, uuid_0) \ +do {\ + uuid_struct[0] = uuid_0; uuid_struct[1] = uuid_1; uuid_struct[2] = uuid_2; uuid_struct[3] = uuid_3; \ + uuid_struct[4] = uuid_4; uuid_struct[5] = uuid_5; uuid_struct[6] = uuid_6; uuid_struct[7] = uuid_7; \ + uuid_struct[8] = uuid_8; uuid_struct[9] = uuid_9; uuid_struct[10] = uuid_10; uuid_struct[11] = uuid_11; \ + uuid_struct[12] = uuid_12; uuid_struct[13] = uuid_13; uuid_struct[14] = uuid_14; uuid_struct[15] = uuid_15; \ +}while(0) + +/* Hardware Characteristics Service */ +/* + The following 128bits UUIDs have been generated from the random UUID + generator: + D973F2E0-B19E-11E2-9E96-0800200C9A66: Service 128bits UUID + D973F2E1-B19E-11E2-9E96-0800200C9A66: Characteristic_1 128bits UUID + D973F2E2-B19E-11E2-9E96-0800200C9A66: Characteristic_2 128bits UUID + */ +#define COPY_P2P_SERVICE_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0xfe,0x40,0xcc,0x7a,0x48,0x2a,0x98,0x4a,0x7f,0x2e,0xd5,0xb3,0xe5,0x8f) +#define COPY_P2P_WRITE_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0xfe,0x41,0x8e,0x22,0x45,0x41,0x9d,0x4c,0x21,0xed,0xae,0x82,0xed,0x19) +#define COPY_P2P_NOTIFY_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0xfe,0x42,0x8e,0x22,0x45,0x41,0x9d,0x4c,0x21,0xed,0xae,0x82,0xed,0x19) + + + +/** + * @brief Event handler + * @param Event: Address of the buffer holding the Event + * @retval Ack: Return whether the Event has been managed or not + */ +static SVCCTL_EvtAckStatus_t PeerToPeer_Event_Handler(void *Event) +{ + SVCCTL_EvtAckStatus_t return_value; + hci_event_pckt *event_pckt; + evt_blue_aci *blue_evt; + aci_gatt_attribute_modified_event_rp0 * attribute_modified; + P2PS_STM_App_Notification_evt_t Notification; + + return_value = SVCCTL_EvtNotAck; + event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data); + + switch(event_pckt->evt) + { + case EVT_VENDOR: + { + blue_evt = (evt_blue_aci*)event_pckt->data; + switch(blue_evt->ecode) + { + case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED: + { + attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data; + if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PNotifyServerToClientCharHdle + 2)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.P2P_Evt_Opcode = P2PS_STM__NOTIFY_ENABLED_EVT; + P2PS_STM_App_Notification(&Notification); + } + else + { + Notification.P2P_Evt_Opcode = P2PS_STM_NOTIFY_DISABLED_EVT; + P2PS_STM_App_Notification(&Notification); + } + } + + else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.P2PWriteClientToServerCharHdle + 1)) + { + BLE_DBG_P2P_STM_MSG("-- GATT : LED CONFIGURATION RECEIVED\n"); + Notification.P2P_Evt_Opcode = P2PS_STM_WRITE_EVT; + Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length; + Notification.DataTransfered.pPayload=attribute_modified->Attr_Data; + P2PS_STM_App_Notification(&Notification); + } +#if(BLE_CFG_OTA_REBOOT_CHAR != 0) + else if(attribute_modified->Attr_Handle == (aPeerToPeerContext.RebootReqCharHdle + 1)) + { + BLE_DBG_P2P_STM_MSG("-- GATT : REBOOT REQUEST RECEIVED\n"); + Notification.P2P_Evt_Opcode = P2PS_STM_BOOT_REQUEST_EVT; + Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length; + Notification.DataTransfered.pPayload=attribute_modified->Attr_Data; + P2PS_STM_App_Notification(&Notification); + } +#endif + } + break; + + default: + break; + } + } + break; /* HCI_EVT_VENDOR_SPECIFIC */ + + default: + break; + } + + return(return_value); +}/* end SVCCTL_EvtAckStatus_t */ + + +/* Public functions ----------------------------------------------------------*/ + +/** + * @brief Service initialization + * @param None + * @retval None + */ +void P2PS_STM_Init(void) +{ + + Char_UUID_t uuid16; + + /** + * Register the event handler to the BLE controller + */ + SVCCTL_RegisterSvcHandler(PeerToPeer_Event_Handler); + + /** + * Peer To Peer Service + * + * Max_Attribute_Records = 2*no_of_char + 1 + * service_max_attribute_record = 1 for Peer To Peer service + + * 2 for P2P Write characteristic + + * 2 for P2P Notify characteristic + + * 1 for client char configuration descriptor + + * + */ + COPY_P2P_SERVICE_UUID(uuid16.Char_UUID_128); + aci_gatt_add_service(UUID_TYPE_128, + (Service_UUID_t *) &uuid16, + PRIMARY_SERVICE, + 8, + &(aPeerToPeerContext.PeerToPeerSvcHdle)); + + /** + * Add Read/Write Characteristic + */ + COPY_P2P_WRITE_CHAR_UUID(uuid16.Char_UUID_128); + aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle, + UUID_TYPE_128, &uuid16, + 244,//20, + CHAR_PROP_WRITE_WITHOUT_RESP/*|CHAR_PROP_READ*/, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, /* gattEvtMask */ + 10, /* encryKeySize */ + 1, /* isVariable */ + &(aPeerToPeerContext.P2PWriteClientToServerCharHdle)); + + /** + * Add Notify Characteristic + */ + COPY_P2P_NOTIFY_UUID(uuid16.Char_UUID_128); + aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle, + UUID_TYPE_128, &uuid16, + 244,//20, + CHAR_PROP_NOTIFY, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, /* gattEvtMask */ + 10, /* encryKeySize */ + 1, /* isVariable: 1 */ + &(aPeerToPeerContext.P2PNotifyServerToClientCharHdle)); + +#if(BLE_CFG_OTA_REBOOT_CHAR != 0) + /** + * Add Boot Request Characteristic + */ + aci_gatt_add_char(aPeerToPeerContext.PeerToPeerSvcHdle, + BM_UUID_LENGTH, + (Char_UUID_t *)BM_REQ_CHAR_UUID, + BM_REQ_CHAR_SIZE, + CHAR_PROP_WRITE_WITHOUT_RESP, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, + 10, + 0, + &(aPeerToPeerContext.RebootReqCharHdle)); +#endif + + + return; +} + +/** + * @brief Characteristic update + * @param UUID: UUID of the characteristic + * @param Service_Instance: Instance of the service to which the characteristic belongs + * + */ +tBleStatus P2PS_STM_App_Update_Char(uint16_t UUID, uint8_t *pPayload, uint8_t charValueLen) +{ + tBleStatus result = BLE_STATUS_INVALID_PARAMS; + switch(UUID) + { + case P2P_NOTIFY_CHAR_UUID: + + result = aci_gatt_update_char_value(aPeerToPeerContext.PeerToPeerSvcHdle, + aPeerToPeerContext.P2PNotifyServerToClientCharHdle, + 0, /* charValOffset */ + charValueLen, /* charValueLen */ + (uint8_t *) pPayload); + break; + + case P2P_WRITE_CHAR_UUID: + + result = aci_gatt_update_char_value(aPeerToPeerContext.PeerToPeerSvcHdle, + aPeerToPeerContext.P2PWriteClientToServerCharHdle, + 0, /* charValOffset */ + charValueLen, /* charValueLen */ + (uint8_t *) pPayload); + + break; + + default: + break; + } + + return result; +}/* end P2PS_STM_Init() */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c new file mode 100644 index 0000000..1a7e653 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c @@ -0,0 +1,317 @@ +/** + ****************************************************************************** + * @file svc_ctl.c + * @author MCD Application Team + * @brief BLE Controller + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + +/* Private typedef -----------------------------------------------------------*/ +typedef struct +{ +#if (BLE_CFG_SVC_MAX_NBR_CB > 0) +SVC_CTL_p_EvtHandler_t SVCCTL__SvcHandlerTab[BLE_CFG_SVC_MAX_NBR_CB]; +#endif +uint8_t NbreOfRegisteredHandler; +} SVCCTL_EvtHandler_t; + +typedef struct +{ +#if (BLE_CFG_CLT_MAX_NBR_CB > 0) +SVC_CTL_p_EvtHandler_t SVCCTL_CltHandlerTable[BLE_CFG_CLT_MAX_NBR_CB]; +#endif +uint8_t NbreOfRegisteredHandler; +} SVCCTL_CltHandler_t; + +/* Private defines -----------------------------------------------------------*/ +#define SVCCTL_EGID_EVT_MASK 0xFF00 +#define SVCCTL_GATT_EVT_TYPE 0x0C00 +#define SVCCTL_GAP_DEVICE_NAME_LENGTH 7 + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** + * START of Section BLE_DRIVER_CONTEXT + */ + +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") SVCCTL_EvtHandler_t SVCCTL_EvtHandler; +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") SVCCTL_CltHandler_t SVCCTL_CltHandler; + +/** + * END of Section BLE_DRIVER_CONTEXT + */ + +/* Private functions ----------------------------------------------------------*/ +/* Weak functions ----------------------------------------------------------*/ +void BVOPUS_STM_Init(void); + +__weak void BLS_Init( void ) +{ + return; +} +__weak void CRS_STM_Init( void ) +{ + return; +} +__weak void DIS_Init( void ) +{ + return; +} +__weak void EDS_STM_Init( void ) +{ + return; +} +__weak void HIDS_Init( void ) +{ + return; +} +__weak void HRS_Init( void ) +{ + return; +} +__weak void HTS_Init( void ) +{ + return; +} +__weak void IAS_Init( void ) +{ + return; +} +__weak void LLS_Init( void ) +{ + return; +} +__weak void TPS_Init( void ) +{ + return; +} +__weak void MOTENV_STM_Init( void ) +{ + return; +} +__weak void P2PS_STM_Init( void ) +{ + return; +} +__weak void OTAS_STM_Init( void ) +{ + return; +} +__weak void MESH_Init( void ) +{ + return; +} +__weak void BVOPUS_STM_Init( void ) +{ + return; +} +__weak void SVCCTL_InitCustomSvc( void ) +{ + return; +} + +/* Functions Definition ------------------------------------------------------*/ + +void SVCCTL_Init( void ) +{ + + /** + * Initialize the number of registered Handler + */ + SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0; + SVCCTL_CltHandler.NbreOfRegisteredHandler = 0; + + /** + * Add and Initialize requested services + */ + SVCCTL_SvcInit(); + + return; +} + +__weak void SVCCTL_SvcInit(void) +{ + BLS_Init(); + + CRS_STM_Init(); + + DIS_Init(); + + EDS_STM_Init(); + + HIDS_Init(); + + HRS_Init(); + + HTS_Init(); + + IAS_Init(); + + LLS_Init(); + + TPS_Init(); + + MOTENV_STM_Init(); + + P2PS_STM_Init(); + + OTAS_STM_Init(); + + BVOPUS_STM_Init(); + + MESH_Init(); + + SVCCTL_InitCustomSvc(); + + return; +} + +/** + * @brief BLE Controller initialization + * @param None + * @retval None + */ +void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler ) +{ +#if (BLE_CFG_SVC_MAX_NBR_CB > 0) + SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler; + SVCCTL_EvtHandler.NbreOfRegisteredHandler++; +#else + (void)(pfBLE_SVC_Service_Event_Handler); +#endif + + return; +} + +/** + * @brief BLE Controller initialization + * @param None + * @retval None + */ +void SVCCTL_RegisterCltHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Client_Event_Handler ) +{ +#if (BLE_CFG_CLT_MAX_NBR_CB > 0) + SVCCTL_CltHandler.SVCCTL_CltHandlerTable[SVCCTL_CltHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Client_Event_Handler; + SVCCTL_CltHandler.NbreOfRegisteredHandler++; +#else + (void)(pfBLE_SVC_Client_Event_Handler); +#endif + + return; +} + +SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt ) +{ + hci_event_pckt *event_pckt; + evt_blue_aci *blue_evt; + SVCCTL_EvtAckStatus_t event_notification_status; + SVCCTL_UserEvtFlowStatus_t return_status; + uint8_t index; + + event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data; + event_notification_status = SVCCTL_EvtNotAck; + + switch (event_pckt->evt) + { + case EVT_VENDOR: + { + blue_evt = (evt_blue_aci*) event_pckt->data; + + switch ((blue_evt->ecode) & SVCCTL_EGID_EVT_MASK) + { + case SVCCTL_GATT_EVT_TYPE: +#if (BLE_CFG_SVC_MAX_NBR_CB > 0) + /* For Service event handler */ + for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++) + { + event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt); + /** + * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers + * a GATT event is relevant for only one Service + */ + if (event_notification_status != SVCCTL_EvtNotAck) + { + /** + * The event has been managed. The Event processing should be stopped + */ + break; + } + } +#endif +#if (BLE_CFG_CLT_MAX_NBR_CB > 0) + /* For Client event handler */ + event_notification_status = SVCCTL_EvtNotAck; + for(index = 0; index
© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.
+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + +/* Private typedef -----------------------------------------------------------*/ +typedef struct{ + uint16_t TemplateSvcHdle; /**< Service handle */ + uint16_t TemplateWriteClientToServerCharHdle; /**< Characteristic handle */ + uint16_t TemplateNotifyServerToClientCharHdle; /**< Characteristic handle */ + uint16_t RebootReqCharHdle; /**< Characteristic handle */ +}TemplateContext_t; + +/* Private defines -----------------------------------------------------------*/ +#define UUID_128_SUPPORTED 1 + +#if (UUID_128_SUPPORTED == 1) +#define BM_UUID_LENGTH UUID_TYPE_128 +#else +#define BM_UUID_LENGTH UUID_TYPE_16 +#endif + +#define BM_REQ_CHAR_SIZE (3) + + +/* Private macros ------------------------------------------------------------*/ + +/* Private variables ---------------------------------------------------------*/ +/** + * Reboot Characteristic UUID + * 0000fe11-8e22-4541-9d4c-21edae82ed19 + */ +#if(BLE_CFG_OTA_REBOOT_CHAR != 0) +#if (UUID_128_SUPPORTED == 1) +static const uint8_t BM_REQ_CHAR_UUID[16] = {0x19, 0xed, 0x82, 0xae, + 0xed, 0x21, 0x4c, 0x9d, + 0x41, 0x45, 0x22, 0x8e, + 0x11, 0xFE, 0x00, 0x00}; +#else +static const uint8_t BM_REQ_CHAR_UUID[2] = {0x11, 0xFE}; +#endif +#endif + +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static TemplateContext_t aTemplateContext; + +/* Private function prototypes -----------------------------------------------*/ +static SVCCTL_EvtAckStatus_t Template_Event_Handler(void *pckt); + + +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ----------------------------------------------------------*/ + +#define COPY_UUID_128(uuid_struct, uuid_15, uuid_14, uuid_13, uuid_12, uuid_11, uuid_10, uuid_9, uuid_8, uuid_7, uuid_6, uuid_5, uuid_4, uuid_3, uuid_2, uuid_1, uuid_0) \ +do {\ + uuid_struct[0] = uuid_0; uuid_struct[1] = uuid_1; uuid_struct[2] = uuid_2; uuid_struct[3] = uuid_3; \ + uuid_struct[4] = uuid_4; uuid_struct[5] = uuid_5; uuid_struct[6] = uuid_6; uuid_struct[7] = uuid_7; \ + uuid_struct[8] = uuid_8; uuid_struct[9] = uuid_9; uuid_struct[10] = uuid_10; uuid_struct[11] = uuid_11; \ + uuid_struct[12] = uuid_12; uuid_struct[13] = uuid_13; uuid_struct[14] = uuid_14; uuid_struct[15] = uuid_15; \ +}while(0) + +/* Hardware Characteristics Service */ +/* + The following 128bits UUIDs have been generated from the random UUID + generator: + D973F2E0-B19E-11E2-9E96-0800200C9A66: Service 128bits UUID + D973F2E1-B19E-11E2-9E96-0800200C9A66: Characteristic_1 128bits UUID + D973F2E2-B19E-11E2-9E96-0800200C9A66: Characteristic_2 128bits UUID + */ +#define COPY_TEMPLATE_SERVICE_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0xAA,0xBB,0xcc,0x7a,0x48,0x2a,0x98,0x4a,0x7f,0x2e,0xd5,0xb3,0xe5,0x8f) +#define COPY_TEMPLATE_WRITE_CHAR_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0xAA,0xCC,0x8e,0x22,0x45,0x41,0x9d,0x4c,0x21,0xed,0xae,0x82,0xed,0x19) +#define COPY_TEMPLATE_NOTIFY_UUID(uuid_struct) COPY_UUID_128(uuid_struct,0x00,0x00,0xAA,0xDD,0x8e,0x22,0x45,0x41,0x9d,0x4c,0x21,0xed,0xae,0x82,0xed,0x19) + + + +/** + * @brief Event handler + * @param Event: Address of the buffer holding the Event + * @retval Ack: Return whether the Event has been managed or not + */ +static SVCCTL_EvtAckStatus_t Template_Event_Handler(void *Event) +{ + SVCCTL_EvtAckStatus_t return_value; + hci_event_pckt *event_pckt; + evt_blue_aci *blue_evt; + aci_gatt_attribute_modified_event_rp0 * attribute_modified; + TEMPLATE_STM_App_Notification_evt_t Notification; + + return_value = SVCCTL_EvtNotAck; + event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data); + + switch(event_pckt->evt) + { + case EVT_VENDOR: + { + blue_evt = (evt_blue_aci*)event_pckt->data; + switch(blue_evt->ecode) + { + case EVT_BLUE_GATT_ATTRIBUTE_MODIFIED: + { + attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blue_evt->data; + if(attribute_modified->Attr_Handle == (aTemplateContext.TemplateNotifyServerToClientCharHdle + 2)) + { + /** + * Descriptor handle + */ + return_value = SVCCTL_EvtAckFlowEnable; + /** + * Notify to application + */ + if(attribute_modified->Attr_Data[0] & COMSVC_Notification) + { + Notification.Template_Evt_Opcode = TEMPLATE_STM_NOTIFY_ENABLED_EVT; + TEMPLATE_STM_App_Notification(&Notification); + } + else + { + Notification.Template_Evt_Opcode = TEMPLATE_STM_NOTIFY_DISABLED_EVT; + TEMPLATE_STM_App_Notification(&Notification); + } + } + + else if(attribute_modified->Attr_Handle == (aTemplateContext.TemplateWriteClientToServerCharHdle + 1)) + { + BLE_DBG_TEMPLATE_STM_MSG("-- GATT : WRITE CHAR INFO RECEIVED\n"); + Notification.Template_Evt_Opcode = TEMPLATE_STM_WRITE_EVT; + Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length; + Notification.DataTransfered.pPayload=attribute_modified->Attr_Data; + TEMPLATE_STM_App_Notification(&Notification); + } + + else if(attribute_modified->Attr_Handle == (aTemplateContext.RebootReqCharHdle + 1)) + { + BLE_DBG_TEMPLATE_STM_MSG("-- GATT : REBOOT REQUEST RECEIVED\n"); + Notification.Template_Evt_Opcode = TEMPLATE_STM_BOOT_REQUEST_EVT; + Notification.DataTransfered.Length=attribute_modified->Attr_Data_Length; + Notification.DataTransfered.pPayload=attribute_modified->Attr_Data; + TEMPLATE_STM_App_Notification(&Notification); + } + } + break; + + default: + break; + } + } + break; /* HCI_EVT_VENDOR_SPECIFIC */ + + default: + break; + } + + return(return_value); +}/* end SVCCTL_EvtAckStatus_t */ + + +/* Public functions ----------------------------------------------------------*/ + +/** + * @brief Service initialization + * @param None + * @retval None + */ +void SVCCTL_InitCustomSvc(void) +{ + + Char_UUID_t uuid16; + + /** + * Register the event handler to the BLE controller + */ + SVCCTL_RegisterSvcHandler(Template_Event_Handler); + + /** + * Peer To Peer Service + * + * Max_Attribute_Records = 2*no_of_char + 1 + * service_max_attribute_record = 1 for Template service + + * 2 for Template Write characteristic + + * 2 for Template Notify characteristic + + * 1 for client char configuration descriptor + + * + */ + + COPY_TEMPLATE_SERVICE_UUID(uuid16.Char_UUID_128); + aci_gatt_add_service(UUID_TYPE_128, + (Service_UUID_t *) &uuid16, + PRIMARY_SERVICE, + 8, /*Max_Attribute_Records*/ + &(aTemplateContext.TemplateSvcHdle)); + + /** + * Add Write Characteristic + */ + COPY_TEMPLATE_WRITE_CHAR_UUID(uuid16.Char_UUID_128); + aci_gatt_add_char(aTemplateContext.TemplateSvcHdle, + UUID_TYPE_128, &uuid16, + 2, + CHAR_PROP_WRITE_WITHOUT_RESP|CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, /* gattEvtMask */ + 10, /* encryKeySize */ + 1, /* isVariable */ + &(aTemplateContext.TemplateWriteClientToServerCharHdle)); + + /** + * Add Notify Characteristic + */ + COPY_TEMPLATE_NOTIFY_UUID(uuid16.Char_UUID_128); + aci_gatt_add_char(aTemplateContext.TemplateSvcHdle, + UUID_TYPE_128, &uuid16, + 2, + CHAR_PROP_NOTIFY, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, /* gattEvtMask */ + 10, /* encryKeySize */ + 1, /* isVariable: 1 */ + &(aTemplateContext.TemplateNotifyServerToClientCharHdle)); + + #if(OTA_REBOOT_SUPPORT != 0) + /** + * Add Boot Request Characteristic + */ + aci_gatt_add_char(aTemplateContext.TemplateSvcHdle, + BM_UUID_LENGTH, + (Char_UUID_t *)BM_REQ_CHAR_UUID, + BM_REQ_CHAR_SIZE, + CHAR_PROP_WRITE_WITHOUT_RESP, + ATTR_PERMISSION_NONE, + GATT_NOTIFY_ATTRIBUTE_WRITE, + 10, + 0, + &(aTemplateContext.RebootReqCharHdle)); +#endif + return; +} + +/** + * @brief Characteristic update + * @param UUID: UUID of the characteristic + * @param Service_Instance: Instance of the service to which the characteristic belongs + * + */ +tBleStatus TEMPLATE_STM_App_Update_Char(uint16_t UUID, uint8_t *pPayload) +{ + tBleStatus result = BLE_STATUS_INVALID_PARAMS; + switch(UUID) + { + case 0x0000: + + result = aci_gatt_update_char_value(aTemplateContext.TemplateSvcHdle, + aTemplateContext.TemplateNotifyServerToClientCharHdle, + 0, /* charValOffset */ + 2, /* charValueLen */ + (uint8_t *) pPayload); + + break; + + default: + break; + } + + return result; +}/* end TEMPLATE_STM_Init() */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/ble/svc/Src/tps.c b/Middlewares/ST/STM32_WPAN/ble/svc/Src/tps.c new file mode 100644 index 0000000..d37fc50 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/ble/svc/Src/tps.c @@ -0,0 +1,143 @@ +/** + ****************************************************************************** + * @file tps.c + * @author MCD Application Team + * @brief TX Power Service + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "common_blesvc.h" + + +/* Private typedef -----------------------------------------------------------*/ +typedef struct +{ + uint16_t SvcHdle; /**< Service handle */ + uint16_t LevelCharHdle; /**< Characteristic handle */ +}TPS_Context_t; + +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/** + * START of Section BLE_DRIVER_CONTEXT + */ + +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static TPS_Context_t TPS_Context; + +/** + * END of Section BLE_DRIVER_CONTEXT + */ + + +/* Private function prototypes -----------------------------------------------*/ +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Public functions ----------------------------------------------------------*/ + +/** + * @brief Service initialization + * @param None + * @retval None + */ +void TPS_Init(void) +{ + uint16_t uuid; + tBleStatus hciCmdResult = BLE_STATUS_SUCCESS; + + /** + * Add TX Power Service + * + * Max_Attribute_Records = 2*no_of_char + 1 + * service_max_attribute_record = 1 for Tx Power service + + * 2 for Tx Power Level measurement characteristic + + */ + uuid = TX_POWER_SERVICE_UUID; + hciCmdResult = aci_gatt_add_service(UUID_TYPE_16, + (Service_UUID_t *) &uuid, + PRIMARY_SERVICE, + 3, + &(TPS_Context.SvcHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_TPS_MSG ("Tx Power Service (TPS) is added Successfully %04X\n", + TPS_Context.SvcHdle); + } + else + { + BLE_DBG_TPS_MSG ("FAILED to add Tx Power Service (TPS), Error: %02X !!\n", + hciCmdResult); + } + + /** + * Add Tx Power Level Characteristic + */ + uuid = TX_POWER_LEVEL_CHARACTERISTIC_UUID; + hciCmdResult = aci_gatt_add_char(TPS_Context.SvcHdle, + UUID_TYPE_16, + (Char_UUID_t *) &uuid , + 1, + CHAR_PROP_READ, + ATTR_PERMISSION_NONE, + GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */ + 10, /* encryKeySize */ + 1, /* isVariable */ + &(TPS_Context.LevelCharHdle)); + + if (hciCmdResult == BLE_STATUS_SUCCESS) + { + BLE_DBG_TPS_MSG ("Tx Power Level Characteristic Added Successfully %04X \n", + TPS_Context.LevelCharHdle); + } + else + { + BLE_DBG_TPS_MSG ("FAILED to add Tx Power Level Characteristic, Error: %02X !!\n", + hciCmdResult); + } + + return; +} + +/** + * @brief Characteristic update + * @param UUID: UUID of the characteristic + * @retval TxPowerLevelValue: The new value to be written + */ +tBleStatus TPS_Update_Char(uint16_t UUID, uint8_t *pPayload) +{ + tBleStatus return_value=0; + switch(UUID) + { + case TX_POWER_LEVEL_CHARACTERISTIC_UUID: + return_value = aci_gatt_update_char_value(TPS_Context.SvcHdle, + TPS_Context.LevelCharHdle, + 0, /* charValOffset */ + 1, /* charValueLen */ + (uint8_t *) pPayload); + + break; + + default: + break; + } + + return return_value; +}/* end TPS_Update_Char() */ + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/hw.h b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/hw.h new file mode 100644 index 0000000..591215a --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/hw.h @@ -0,0 +1,94 @@ +/** + ****************************************************************************** + * @file hw.h + * @author MCD Application Team + * @brief Hardware + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __HW_H +#define __HW_H + +#ifdef __cplusplus +extern "C" { +#endif + + /* Includes ------------------------------------------------------------------*/ + + /****************************************************************************** + * HW IPCC + ******************************************************************************/ + void HW_IPCC_Enable( void ); + void HW_IPCC_Init( void ); + void HW_IPCC_Rx_Handler( void ); + void HW_IPCC_Tx_Handler( void ); + + void HW_IPCC_BLE_Init( void ); + void HW_IPCC_BLE_SendCmd( void ); + void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) ); + void HW_IPCC_BLE_RxEvtNot( void ); + void HW_IPCC_BLE_SendAclData( void ); + void HW_IPCC_BLE_AclDataAckNot( void ); + + void HW_IPCC_SYS_Init( void ); + void HW_IPCC_SYS_SendCmd( void ); + void HW_IPCC_SYS_CmdEvtNot( void ); + void HW_IPCC_SYS_EvtNot( void ); + + void HW_IPCC_THREAD_Init( void ); + void HW_IPCC_OT_SendCmd( void ); + void HW_IPCC_CLI_SendCmd( void ); + void HW_IPCC_THREAD_SendAck( void ); + void HW_IPCC_OT_CmdEvtNot( void ); + void HW_IPCC_CLI_CmdEvtNot( void ); + void HW_IPCC_THREAD_EvtNot( void ); + void HW_IPCC_THREAD_CliSendAck( void ); + void HW_IPCC_THREAD_CliEvtNot( void ); + + void HW_IPCC_LLDTESTS_Init( void ); + void HW_IPCC_LLDTESTS_SendCliCmd( void ); + void HW_IPCC_LLDTESTS_ReceiveCliRsp( void ); + void HW_IPCC_LLDTESTS_SendCliRspAck( void ); + void HW_IPCC_LLDTESTS_ReceiveM0Cmd( void ); + void HW_IPCC_LLDTESTS_SendM0CmdAck( void ); + + void HW_IPCC_TRACES_Init( void ); + void HW_IPCC_TRACES_EvtNot( void ); + + void HW_IPCC_MAC_802_15_4_Init( void ); + void HW_IPCC_MAC_802_15_4_SendCmd( void ); + void HW_IPCC_MAC_802_15_4_SendAck( void ); + void HW_IPCC_MAC_802_15_4_CmdEvtNot( void ); + void HW_IPCC_MAC_802_15_4_EvtNot( void ); + + void HW_IPCC_ZIGBEE_Init( void ); + + void HW_IPCC_ZIGBEE_SendM4RequestToM0(void); /* M4 Request to M0 */ + void HW_IPCC_ZIGBEE_RecvAppliAckFromM0(void); /* Request ACK from M0 */ + + void HW_IPCC_ZIGBEE_RecvM0NotifyToM4(void); /* M0 Notify to M4 */ + void HW_IPCC_ZIGBEE_SendM4AckToM0Notify(void); /* Notify ACK from M4 */ + void HW_IPCC_ZIGBEE_RecvM0RequestToM4(void); /* M0 Request to M4 */ + void HW_IPCC_ZIGBEE_SendM4AckToM0Request(void); /* Request ACK from M4 */ + + +#ifdef __cplusplus +} +#endif + +#endif /*__HW_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c new file mode 100644 index 0000000..2ea82a6 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c @@ -0,0 +1,572 @@ +/** + ****************************************************************************** + * @file shci.c + * @author MCD Application Team + * @brief HCI command for the system channel + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "stm32_wpan_common.h" + +#include "shci_tl.h" +#include "shci.h" +#include "stm32wbxx.h" + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Global variables ----------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Local Functions Definition ------------------------------------------------------*/ +/* Public Functions Definition ------------------------------------------------------*/ + +/** + * C2 COMMAND + * These commands are sent to the CPU2 + */ +uint8_t SHCI_C2_FUS_GetState( SHCI_FUS_GetState_ErrorCode_t *p_error_code ) +{ + /** + * A command status event + payload has the same size than the expected command complete + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE + 1]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + shci_send( SHCI_OPCODE_C2_FUS_GET_STATE, + 0, + 0, + p_rsp ); + + if(p_error_code != 0) + { + *p_error_code = (SHCI_FUS_GetState_ErrorCode_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[1]); + } + + return (((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_FUS_FwUpgrade( uint32_t fw_src_add, uint32_t fw_dest_add ) +{ + /** + * TL_BLEEVT_CS_BUFFER_SIZE is 15 bytes so it is large enough to hold the 8 bytes of command parameters + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + uint32_t *p_cmd; + uint8_t cmd_length; + + p_cmd = (uint32_t*)local_buffer; + cmd_length = 0; + + if(fw_src_add != 0) + { + *p_cmd = fw_src_add; + cmd_length += 4; + } + + if(fw_dest_add != 0) + { + *(p_cmd+1) = fw_dest_add; + cmd_length += 4; + } + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + shci_send( SHCI_OPCODE_C2_FUS_FW_UPGRADE, + cmd_length, + local_buffer, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_FUS_FwDelete( void ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + shci_send( SHCI_OPCODE_C2_FUS_FW_DELETE, + 0, + 0, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_FUS_UpdateAuthKey( SHCI_C2_FUS_UpdateAuthKey_Cmd_Param_t *pParam ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + shci_send( SHCI_OPCODE_C2_FUS_UPDATE_AUTH_KEY, + sizeof( SHCI_C2_FUS_UpdateAuthKey_Cmd_Param_t ), + (uint8_t*)pParam, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_FUS_LockAuthKey( void ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + shci_send( SHCI_OPCODE_C2_FUS_LOCK_AUTH_KEY, + 0, + 0, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_FUS_StoreUsrKey( SHCI_C2_FUS_StoreUsrKey_Cmd_Param_t *pParam, uint8_t *p_key_index ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE + 1]; + TL_EvtPacket_t * p_rsp; + uint8_t local_payload_len; + + if(pParam->KeyType == KEYTYPE_ENCRYPTED) + { + /** + * When the key is encrypted, the 12 bytes IV Key is included in the payload as well + * The IV key is always 12 bytes + */ + local_payload_len = pParam->KeySize + 2 + 12; + } + else + { + local_payload_len = pParam->KeySize + 2; + } + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + shci_send( SHCI_OPCODE_C2_FUS_STORE_USR_KEY, + local_payload_len , + (uint8_t*)pParam, + p_rsp ); + + *p_key_index = (((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[1]); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_FUS_LoadUsrKey( uint8_t key_index ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + local_buffer[0] = key_index; + + shci_send( SHCI_OPCODE_C2_FUS_LOAD_USR_KEY, + 1, + local_buffer, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_FUS_StartWs( void ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + shci_send( SHCI_OPCODE_C2_FUS_START_WS, + 0, + 0, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + + +SHCI_CmdStatus_t SHCI_C2_FUS_LockUsrKey( uint8_t key_index ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + local_buffer[0] = key_index; + + shci_send( SHCI_OPCODE_C2_FUS_LOCK_USR_KEY, + 1, + local_buffer, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + shci_send( SHCI_OPCODE_C2_BLE_INIT, + sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ), + (uint8_t*)&pCmdPacket->Param, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_THREAD_Init( void ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + shci_send( SHCI_OPCODE_C2_THREAD_INIT, + 0, + 0, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_LLDTESTS_Init( uint8_t param_size, uint8_t * p_param ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + shci_send( SHCI_OPCODE_C2_LLD_TESTS_INIT, + param_size, + p_param, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_ZIGBEE_Init( void ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + shci_send( SHCI_OPCODE_C2_ZIGBEE_INIT, + 0, + 0, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + shci_send( SHCI_OPCODE_C2_DEBUG_INIT, + sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ), + (uint8_t*)&pCmdPacket->Param, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_FLASH_EraseActivity( SHCI_EraseActivity_t erase_activity ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + local_buffer[0] = erase_activity; + + shci_send( SHCI_OPCODE_C2_FLASH_ERASE_ACTIVITY, + 1, + local_buffer, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_CONCURRENT_SetMode( SHCI_C2_CONCURRENT_Mode_Param_t Mode ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + local_buffer[0] = Mode; + + shci_send( SHCI_OPCODE_C2_CONCURRENT_SET_MODE, + 1, + local_buffer, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_FLASH_StoreData( SHCI_C2_FLASH_Ip_t Ip ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + local_buffer[0] = Ip; + + shci_send( SHCI_OPCODE_C2_FLASH_STORE_DATA, + 1, + local_buffer, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_FLASH_EraseData( SHCI_C2_FLASH_Ip_t Ip ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + local_buffer[0] = Ip; + + shci_send( SHCI_OPCODE_C2_FLASH_ERASE_DATA, + 1, + local_buffer, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_RADIO_AllowLowPower( SHCI_C2_FLASH_Ip_t Ip,uint8_t FlagRadioLowPowerOn) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + local_buffer[0] = Ip; + local_buffer[1] = FlagRadioLowPowerOn; + + shci_send( SHCI_OPCODE_C2_RADIO_ALLOW_LOW_POWER, + 2, + local_buffer, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_MAC_802_15_4_Init( void ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + shci_send( SHCI_OPCODE_C2_MAC_802_15_4_INIT, + 0, + 0, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_Reinit( void ) +{ + /** + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + shci_send( SHCI_OPCODE_C2_REINIT, + 0, + 0, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_ExtpaConfig(uint32_t gpio_port, uint16_t gpio_pin_number, uint8_t gpio_polarity, uint8_t gpio_status) +{ + /** + * TL_BLEEVT_CS_BUFFER_SIZE is 15 bytes so it is large enough to hold the 8 bytes of command parameters + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + ((SHCI_C2_EXTPA_CONFIG_Cmd_Param_t*)local_buffer)->gpio_port = gpio_port; + ((SHCI_C2_EXTPA_CONFIG_Cmd_Param_t*)local_buffer)->gpio_pin_number = gpio_pin_number; + ((SHCI_C2_EXTPA_CONFIG_Cmd_Param_t*)local_buffer)->gpio_polarity = gpio_polarity; + ((SHCI_C2_EXTPA_CONFIG_Cmd_Param_t*)local_buffer)->gpio_status = gpio_status; + + shci_send( SHCI_OPCODE_C2_EXTPA_CONFIG, + 8, + local_buffer, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +SHCI_CmdStatus_t SHCI_C2_SetFlashActivityControl(SHCI_C2_SET_FLASH_ACTIVITY_CONTROL_Source_t Source) +{ + /** + * TL_BLEEVT_CS_BUFFER_SIZE is 15 bytes so it is large enough to hold the 1 byte of command parameter + * Buffer is large enough to hold command complete without payload + */ + uint8_t local_buffer[TL_BLEEVT_CS_BUFFER_SIZE]; + TL_EvtPacket_t * p_rsp; + + p_rsp = (TL_EvtPacket_t *)local_buffer; + + local_buffer[0] = (uint8_t)Source; + + shci_send( SHCI_OPCODE_C2_SET_FLASH_ACTIVITY_CONTROL, + 1, + local_buffer, + p_rsp ); + + return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]); +} + +/** + * Local System COMMAND + * These commands are NOT sent to the CPU2 + */ + +SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo ) +{ + uint32_t ipccdba = 0; + MB_RefTable_t * p_RefTable = NULL; + uint32_t version = 0; + uint32_t memorySize = 0; + uint32_t infoStack = 0; + + ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA ); + p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE); + + /** + * Retrieve the WirelessFwInfoTable + * This table is stored in RAM at startup during the TL (transport layer) initialization + */ + version = p_RefTable->p_device_info_table->WirelessFwInfoTable.Version; + pWirelessInfo->VersionMajor = ((version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET); + pWirelessInfo->VersionMinor = ((version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET); + pWirelessInfo->VersionSub = ((version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET); + pWirelessInfo->VersionBranch = ((version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET); + pWirelessInfo->VersionReleaseType = ((version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET); + + memorySize = p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize; + pWirelessInfo->MemorySizeSram2B = ((memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET); + pWirelessInfo->MemorySizeSram2A = ((memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET); + pWirelessInfo->MemorySizeSram1 = ((memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET); + pWirelessInfo->MemorySizeFlash = ((memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET); + + infoStack = p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack; + pWirelessInfo->StackType = ((infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET); + + /** + * Retrieve the FusInfoTable + * This table is stored in RAM at startup during the TL (transport layer) initialization + */ + version = p_RefTable->p_device_info_table->FusInfoTable.Version; + pWirelessInfo->FusVersionMajor = ((version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET); + pWirelessInfo->FusVersionMinor = ((version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET); + pWirelessInfo->FusVersionSub = ((version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET); + + memorySize = p_RefTable->p_device_info_table->FusInfoTable.MemorySize; + pWirelessInfo->FusMemorySizeSram2B = ((memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET); + pWirelessInfo->FusMemorySizeSram2A = ((memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET); + pWirelessInfo->FusMemorySizeFlash = ((memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET); + + return (SHCI_Success); +} + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.h b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.h new file mode 100644 index 0000000..d804057 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.h @@ -0,0 +1,755 @@ +/** + ****************************************************************************** + * @file shci.h + * @author MCD Application Team + * @brief HCI command for the system channel + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __SHCI_H +#define __SHCI_H + +#ifdef __cplusplus +extern "C" { +#endif + + /* Includes ------------------------------------------------------------------*/ +#include "mbox_def.h" /* Requested to expose the MB_WirelessFwInfoTable_t structure */ + + /* Exported types ------------------------------------------------------------*/ + + /* SYSTEM EVENT */ + typedef enum + { + WIRELESS_FW_RUNNING = 0x00, + RSS_FW_RUNNING = 0x01, + } SHCI_SysEvt_Ready_Rsp_t; + + /* ERROR CODES + * + * These error codes are detected on M0 side and are send back to the M4 via a system + * notification message. It is up to the application running on M4 to manage these errors + * + * These errors can be generated by all layers (low level driver, stack, framework infrastructure, etc..) + */ + typedef enum + { + ERR_BLE_INIT = 0, + ERR_THREAD_LLD_FATAL_ERROR = 125, /* The LLD driver used on 802_15_4 detected a fatal error */ + ERR_THREAD_UNKNOWN_CMD = 126, /* The command send by the M4 to control the Thread stack is unknown */ + ERR_ZIGBEE_UNKNOWN_CMD = 200, /* The command send by the M4 to control the Zigbee stack is unknown */ + } SCHI_SystemErrCode_t; + +#define SHCI_EVTCODE ( 0xFF ) +#define SHCI_SUB_EVT_CODE_BASE ( 0x9200 ) + + /** + * THE ORDER SHALL NOT BE CHANGED TO GUARANTEE COMPATIBILITY WITH THE CPU1 DEFINITION + */ + typedef enum + { + SHCI_SUB_EVT_CODE_READY = SHCI_SUB_EVT_CODE_BASE, + SHCI_SUB_EVT_ERROR_NOTIF, + } SHCI_SUB_EVT_CODE_t; + + typedef PACKED_STRUCT{ + SHCI_SysEvt_Ready_Rsp_t sysevt_ready_rsp; + } SHCI_C2_Ready_Evt_t; + + typedef PACKED_STRUCT{ + SCHI_SystemErrCode_t errorCode; + } SHCI_C2_ErrorNotif_Evt_t; + + /* SYSTEM COMMAND */ + typedef PACKED_STRUCT + { + uint32_t MetaData[3]; + } SHCI_Header_t; + + typedef enum + { + SHCI_Success = 0x00, + SHCI_UNKNOWN_CMD = 0x01, + SHCI_ERR_UNSUPPORTED_FEATURE = 0x11, + SHCI_ERR_INVALID_HCI_CMD_PARAMS = 0x12, + SHCI_FUS_CMD_NOT_SUPPORTED = 0xFF, + } SHCI_CmdStatus_t; + + typedef enum + { + SHCI_8BITS = 0x01, + SHCI_16BITS = 0x02, + SHCI_32BITS = 0x04, + } SHCI_Busw_t; + +#define SHCI_OGF ( 0x3F ) +#define SHCI_OCF_BASE ( 0x50 ) + + /** + * THE ORDER SHALL NOT BE CHANGED TO GUARANTEE COMPATIBILITY WITH THE CPU2 DEFINITION + */ + typedef enum + { + SHCI_OCF_C2_RESERVED1 = SHCI_OCF_BASE, + SHCI_OCF_C2_RESERVED2, + SHCI_OCF_C2_FUS_GET_STATE, + SHCI_OCF_C2_FUS_RESERVED1, + SHCI_OCF_C2_FUS_FW_UPGRADE, + SHCI_OCF_C2_FUS_FW_DELETE, + SHCI_OCF_C2_FUS_UPDATE_AUTH_KEY, + SHCI_OCF_C2_FUS_LOCK_AUTH_KEY, + SHCI_OCF_C2_FUS_STORE_USR_KEY, + SHCI_OCF_C2_FUS_LOAD_USR_KEY, + SHCI_OCF_C2_FUS_START_WS, + SHCI_OCF_C2_FUS_RESERVED2, + SHCI_OCF_C2_FUS_RESERVED3, + SHCI_OCF_C2_FUS_LOCK_USR_KEY, + SHCI_OCF_C2_FUS_RESERVED5, + SHCI_OCF_C2_FUS_RESERVED6, + SHCI_OCF_C2_FUS_RESERVED7, + SHCI_OCF_C2_FUS_RESERVED8, + SHCI_OCF_C2_FUS_RESERVED9, + SHCI_OCF_C2_FUS_RESERVED10, + SHCI_OCF_C2_FUS_RESERVED11, + SHCI_OCF_C2_FUS_RESERVED12, + SHCI_OCF_C2_BLE_INIT, + SHCI_OCF_C2_THREAD_INIT, + SHCI_OCF_C2_DEBUG_INIT, + SHCI_OCF_C2_FLASH_ERASE_ACTIVITY, + SHCI_OCF_C2_CONCURRENT_SET_MODE, + SHCI_OCF_C2_FLASH_STORE_DATA, + SHCI_OCF_C2_FLASH_ERASE_DATA, + SHCI_OCF_C2_RADIO_ALLOW_LOW_POWER, + SHCI_OCF_C2_MAC_802_15_4_INIT, + SHCI_OCF_C2_REINIT, + SHCI_OCF_C2_ZIGBEE_INIT, + SHCI_OCF_C2_LLD_TESTS_INIT, + SHCI_OCF_C2_EXTPA_CONFIG, + SHCI_OCF_C2_SET_FLASH_ACTIVITY_CONTROL + } SHCI_OCF_t; + +#define SHCI_OPCODE_C2_FUS_GET_STATE (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_GET_STATE) +/** No command parameters */ +/** Response parameters*/ + typedef enum + { + FUS_STATE_NO_ERROR = 0x00, + FUS_STATE_IMG_NOT_FOUND = 0x01, + FUS_STATE_IMG_CORRUPT = 0x02, + FUS_STATE_IMG_NOT_AUTHENTIC = 0x03, + FUS_STATE_IMG_NOT_ENOUGH_SPACE = 0x04, + FUS_STATE_ERR_UNKNOWN = 0xFF, + } SHCI_FUS_GetState_ErrorCode_t; + +#define SHCI_OPCODE_C2_FUS_RESERVED1 (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_RESERVED1) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_FW_UPGRADE (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_FW_UPGRADE) + /** No structure for command parameters */ + /** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_FW_DELETE (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_FW_DELETE) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_UPDATE_AUTH_KEY (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_UPDATE_AUTH_KEY) + typedef PACKED_STRUCT{ + uint8_t KeySize; + uint8_t KeyData[64]; + } SHCI_C2_FUS_UpdateAuthKey_Cmd_Param_t; + + /** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_LOCK_AUTH_KEY (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_LOCK_AUTH_KEY) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_STORE_USR_KEY (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_STORE_USR_KEY) + /** Command parameters */ + /* List of supported key type */ + enum + { + KEYTYPE_NONE = 0x00, + KEYTYPE_SIMPLE = 0x01, + KEYTYPE_MASTER = 0x02, + KEYTYPE_ENCRYPTED = 0x03, + }; + + /* List of supported key size */ + enum + { + KEYSIZE_16 = 16, + KEYSIZE_32 = 32, + }; + + typedef PACKED_STRUCT{ + uint8_t KeyType; + uint8_t KeySize; + uint8_t KeyData[32 + 12]; + } SHCI_C2_FUS_StoreUsrKey_Cmd_Param_t; + + /** Response parameters*/ + /** It responds a 1 byte value holding the index given for the stored key */ + +#define SHCI_OPCODE_C2_FUS_LOAD_USR_KEY (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_LOAD_USR_KEY) + /** Command parameters */ + /** 1 byte holding the key index value */ + + /** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_START_WS (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_START_WS) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_RESERVED2 (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_RESERVED2) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_RESERVED3 (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_RESERVED3) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_LOCK_USR_KEY (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_LOCK_USR_KEY) + /** Command parameters */ + /** 1 byte holding the key index value */ + + /** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_RESERVED5 (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_RESERVED5) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_RESERVED6 (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_RESERVED6) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_RESERVED7 (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_RESERVED7) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_RESERVED8 (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_RESERVED8) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_RESERVED9 (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_RESERVED9) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_RESERVED10 (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_RESERVED10) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_RESERVED11 (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_RESERVED11) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_FUS_RESERVED12 (( SHCI_OGF << 10) + SHCI_OCF_C2_FUS_RESERVED12) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_BLE_INIT (( SHCI_OGF << 10) + SHCI_OCF_C2_BLE_INIT) + /** THE ORDER SHALL NOT BE CHANGED */ + typedef PACKED_STRUCT{ + uint8_t* pBleBufferAddress; /**< NOT USED CURRENTLY */ + uint32_t BleBufferSize; /**< Size of the Buffer allocated in pBleBufferAddress */ + uint16_t NumAttrRecord; + uint16_t NumAttrServ; + uint16_t AttrValueArrSize; + uint8_t NumOfLinks; + uint8_t ExtendedPacketLengthEnable; + uint8_t PrWriteListSize; + uint8_t MblockCount; + uint16_t AttMtu; + uint16_t SlaveSca; + uint8_t MasterSca; + uint8_t LsSource; + uint32_t MaxConnEventLength; + uint16_t HsStartupTime; + uint8_t ViterbiEnable; + uint8_t LlOnly; + uint8_t HwVersion; + } SHCI_C2_Ble_Init_Cmd_Param_t; + + typedef PACKED_STRUCT{ + SHCI_Header_t Header; /** Does not need to be initialized by the user */ + SHCI_C2_Ble_Init_Cmd_Param_t Param; + } SHCI_C2_Ble_Init_Cmd_Packet_t; + + /** No response parameters*/ + +#define SHCI_OPCODE_C2_THREAD_INIT (( SHCI_OGF << 10) + SHCI_OCF_C2_THREAD_INIT) +/** No command parameters */ +/** No response parameters*/ + +#define SHCI_OPCODE_C2_DEBUG_INIT (( SHCI_OGF << 10) + SHCI_OCF_C2_DEBUG_INIT) + /** Command parameters */ + typedef PACKED_STRUCT + { + uint8_t thread_config; + uint8_t ble_config; + uint8_t mac_802_15_4_config; + uint8_t zigbee_config; + } SHCI_C2_DEBUG_TracesConfig_t; + + typedef PACKED_STRUCT + { + uint8_t ble_dtb_cfg; + uint8_t reserved[3]; + } SHCI_C2_DEBUG_GeneralConfig_t; + + typedef PACKED_STRUCT{ + uint8_t *pGpioConfig; + uint8_t *pTracesConfig; + uint8_t *pGeneralConfig; + uint8_t GpioConfigSize; + uint8_t TracesConfigSize; + uint8_t GeneralConfigSize; + } SHCI_C2_DEBUG_init_Cmd_Param_t; + + typedef PACKED_STRUCT{ + SHCI_Header_t Header; /** Does not need to be initialized by the user */ + SHCI_C2_DEBUG_init_Cmd_Param_t Param; + } SHCI_C2_DEBUG_Init_Cmd_Packet_t; + /** No response parameters*/ + +#define SHCI_OPCODE_C2_FLASH_ERASE_ACTIVITY (( SHCI_OGF << 10) + SHCI_OCF_C2_FLASH_ERASE_ACTIVITY) + /** Command parameters */ + typedef enum + { + ERASE_ACTIVITY_OFF = 0x00, + ERASE_ACTIVITY_ON = 0x01, + } SHCI_EraseActivity_t; + + /** No response parameters*/ + +#define SHCI_OPCODE_C2_CONCURRENT_SET_MODE (( SHCI_OGF << 10) + SHCI_OCF_C2_CONCURRENT_SET_MODE) +/** command parameters */ + typedef enum + { + BLE_ENABLE, + THREAD_ENABLE, + ZIGBEE_ENABLE, + } SHCI_C2_CONCURRENT_Mode_Param_t; + /** No response parameters*/ + +#define SHCI_OPCODE_C2_FLASH_STORE_DATA (( SHCI_OGF << 10) + SHCI_OCF_C2_FLASH_STORE_DATA) +#define SHCI_OPCODE_C2_FLASH_ERASE_DATA (( SHCI_OGF << 10) + SHCI_OCF_C2_FLASH_ERASE_DATA) +/** command parameters */ + typedef enum + { + BLE_IP, + THREAD_IP, + ZIGBEE_IP, + } SHCI_C2_FLASH_Ip_t; + /** No response parameters*/ + +#define SHCI_OPCODE_C2_RADIO_ALLOW_LOW_POWER (( SHCI_OGF << 10) + SHCI_OCF_C2_RADIO_ALLOW_LOW_POWER) + +#define SHCI_OPCODE_C2_MAC_802_15_4_INIT (( SHCI_OGF << 10) + SHCI_OCF_C2_MAC_802_15_4_INIT) + +#define SHCI_OPCODE_C2_REINIT (( SHCI_OGF << 10) + SHCI_OCF_C2_REINIT) + +#define SHCI_OPCODE_C2_ZIGBEE_INIT (( SHCI_OGF << 10) + SHCI_OCF_C2_ZIGBEE_INIT) + +#define SHCI_OPCODE_C2_LLD_TESTS_INIT (( SHCI_OGF << 10) + SHCI_OCF_C2_LLD_TESTS_INIT) + +#define SHCI_OPCODE_C2_EXTPA_CONFIG (( SHCI_OGF << 10) + SHCI_OCF_C2_EXTPA_CONFIG) + /** Command parameters */ + enum + { + EXT_PA_ENABLED_LOW, + EXT_PA_ENABLED_HIGH, + }/* gpio_polarity */; + + enum + { + EXT_PA_DISABLED, + EXT_PA_ENABLED, + }/* gpio_status */; + + typedef PACKED_STRUCT{ + uint32_t gpio_port; + uint16_t gpio_pin_number; + uint8_t gpio_polarity; + uint8_t gpio_status; + } SHCI_C2_EXTPA_CONFIG_Cmd_Param_t; + + /** No response parameters*/ + +#define SHCI_OPCODE_C2_SET_FLASH_ACTIVITY_CONTROL (( SHCI_OGF << 10) + SHCI_OCF_C2_SET_FLASH_ACTIVITY_CONTROL) + /** Command parameters */ + typedef enum + { + FLASH_ACTIVITY_CONTROL_PES, + FLASH_ACTIVITY_CONTROL_SEM7, + }SHCI_C2_SET_FLASH_ACTIVITY_CONTROL_Source_t; + + /** No response parameters*/ + + /* Exported type --------------------------------------------------------*/ + +typedef MB_WirelessFwInfoTable_t SHCI_WirelessFwInfoTable_t; + +/* + * At startup, the informations relative to the wireless binary are stored in RAM trough a structure defined by + * SHCI_WirelessFwInfoTable_t.This structure contains 4 fields (Version,MemorySize, Stack_info and a reserved part) + * each of those coded on 32 bits as shown on the table below: + * + * + * |7 |6 |5 |4 |3 |2 |1 |0 |7 |6 |5 |4 |3 |2 |1 |0 |7 |6 |5 |4 |3 |2 |1 |0 |7 |6 |5 |4 |3 |2 |1 |0 | + * ------------------------------------------------------------------------------------------------- + * Version | Major version | Minor version | Sub version | Branch |Releas Type| + * ------------------------------------------------------------------------------------------------- + * MemorySize | SRAM2B (kB) | SRAM2A (kB) | SRAM1 (kB) | FLASH (4kb) | + * ------------------------------------------------------------------------------------------------- + * Info stack | Reserved | Reserved | Reserved | Type (MAC,Thread,BLE) | + * ------------------------------------------------------------------------------------------------- + * Reserved | Reserved | Reserved | Reserved | Reserved | + * ------------------------------------------------------------------------------------------------- + * + */ + +/* Field Version */ +#define INFO_VERSION_MAJOR_OFFSET 24 +#define INFO_VERSION_MAJOR_MASK 0xff000000 +#define INFO_VERSION_MINOR_OFFSET 16 +#define INFO_VERSION_MINOR_MASK 0x00ff0000 +#define INFO_VERSION_SUB_OFFSET 8 +#define INFO_VERSION_SUB_MASK 0x0000ff00 +#define INFO_VERSION_BRANCH_OFFSET 4 +#define INFO_VERSION_BRANCH_MASK 0x0000000f0 +#define INFO_VERSION_TYPE_OFFSET 0 +#define INFO_VERSION_TYPE_MASK 0x00000000f + +#define INFO_VERSION_TYPE_RELEASE 1 + +/* Field Memory */ +#define INFO_SIZE_SRAM2B_OFFSET 24 +#define INFO_SIZE_SRAM2B_MASK 0xff000000 +#define INFO_SIZE_SRAM2A_OFFSET 16 +#define INFO_SIZE_SRAM2A_MASK 0x00ff0000 +#define INFO_SIZE_SRAM1_OFFSET 8 +#define INFO_SIZE_SRAM1_MASK 0x0000ff00 +#define INFO_SIZE_FLASH_OFFSET 0 +#define INFO_SIZE_FLASH_MASK 0x000000ff + +/* Field stack information */ +#define INFO_STACK_TYPE_OFFSET 0 +#define INFO_STACK_TYPE_MASK 0x000000ff +#define INFO_STACK_TYPE_NONE 0 + +#define INFO_STACK_TYPE_BLE_STANDARD 0x01 +#define INFO_STACK_TYPE_BLE_HCI 0x02 +#define INFO_STACK_TYPE_BLE_LIGHT 0x03 +#define INFO_STACK_TYPE_THREAD_FTD 0x10 +#define INFO_STACK_TYPE_THREAD_MTD 0x11 +#define INFO_STACK_TYPE_ZIGBEE 0x30 +#define INFO_STACK_TYPE_MAC 0x40 +#define INFO_STACK_TYPE_BLE_THREAD_FTD_STATIC 0x50 +#define INFO_STACK_TYPE_802154_LLD_TESTS 0x60 +#define INFO_STACK_TYPE_802154_PHY_VALID 0x61 +#define INFO_STACK_TYPE_BLE_PHY_VALID 0x62 +#define INFO_STACK_TYPE_BLE_LLD_TESTS 0x63 +#define INFO_STACK_TYPE_BLE_ZIGBEE_FFD_STATIC 0x70 + +typedef struct { +/** + * Wireless Info + */ + uint8_t VersionMajor; + uint8_t VersionMinor; + uint8_t VersionSub; + uint8_t VersionBranch; + uint8_t VersionReleaseType; + uint8_t MemorySizeSram2B; /*< Multiple of 1K */ + uint8_t MemorySizeSram2A; /*< Multiple of 1K */ + uint8_t MemorySizeSram1; /*< Multiple of 1K */ + uint8_t MemorySizeFlash; /*< Multiple of 4K */ + uint8_t StackType; +/** + * Fus Info + */ + uint8_t FusVersionMajor; + uint8_t FusVersionMinor; + uint8_t FusVersionSub; + uint8_t FusMemorySizeSram2B; /*< Multiple of 1K */ + uint8_t FusMemorySizeSram2A; /*< Multiple of 1K */ + uint8_t FusMemorySizeFlash; /*< Multiple of 4K */ +}WirelessFwInfo_t; + + +/* Exported functions ------------------------------------------------------- */ + +/** + * For all SHCI_C2_FUS_xxx() command: + * When the wireless FW is running on the CPU2, the command returns SHCI_FUS_CMD_NOT_SUPPORTED + * When any FUS command is sent after the SHCI_FUS_CMD_NOT_SUPPORTED has been received, + * the CPU2 switches on the RSS ( This reboots automatically the device ) + */ + /** + * SHCI_C2_FUS_GetState + * @brief Read the FUS State + * If the user is not interested by the Error code response, a null value may + * be passed as parameter + * + * @param p_rsp : return the error code when the FUS State Value = 0xFF + * @retval FUS State Values + */ + uint8_t SHCI_C2_FUS_GetState( SHCI_FUS_GetState_ErrorCode_t *p_rsp ); + + /** + * SHCI_C2_FUS_FwUpgrade + * @brief Request the FUS to install the CPU2 firmware update + * + * @param fw_src_add: Address of the firmware image location + * @param fw_dest_add: Address of the firmware destination + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_FUS_FwUpgrade( uint32_t fw_src_add, uint32_t fw_dest_add ); + + /** + * SHCI_C2_FUS_FwDelete + * @brief Delete the wireless stack on CPU2 + * + * @param None + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_FUS_FwDelete( void ); + + /** + * SHCI_C2_FUS_UpdateAuthKey + * @brief Request the FUS to update the authentication key + * + * @param pCmdPacket + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_FUS_UpdateAuthKey( SHCI_C2_FUS_UpdateAuthKey_Cmd_Param_t *pParam ); + + /** + * SHCI_C2_FUS_LockAuthKey + * @brief Request the FUS to prevent any future update of the authentication key + * + * @param None + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_FUS_LockAuthKey( void ); + + /** + * SHCI_C2_FUS_StoreUsrKey + * @brief Request the FUS to store the user key + * + * @param pParam : command parameter + * @param p_key_index : Index allocated by the FUS to the stored key + * + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_FUS_StoreUsrKey( SHCI_C2_FUS_StoreUsrKey_Cmd_Param_t *pParam, uint8_t *p_key_index ); + + /** + * SHCI_C2_FUS_LoadUsrKey + * @brief Request the FUS to load the user key into the AES + * + * @param key_index : index of the user key to load in AES1 + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_FUS_LoadUsrKey( uint8_t key_index ); + + /** + * SHCI_C2_FUS_StartWs + * @brief Request the FUS to reboot on the wireless stack + * + * @param None + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_FUS_StartWs( void ); + + /** + * SHCI_C2_FUS_LockUsrKey + * @brief Request the FUS to lock the user key so that it cannot be updated later on + * + * @param key_index : index of the user key to lock + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_FUS_LockUsrKey( uint8_t key_index ); + + /** + * SHCI_C2_BLE_Init + * @brief Provides parameters and starts the BLE Stack + * + * @param pCmdPacket : Parameters to be provided to the BLE Stack + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket ); + + /** + * SHCI_C2_THREAD_Init + * @brief Starts the THREAD Stack + * + * @param None + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_THREAD_Init( void ); + + /** + * SHCI_C2_LLDTESTS_Init + * @brief Starts the LLD tests CLI + * + * @param param_size : Nb of bytes + * @param p_param : pointeur with data to give from M4 to M0 + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_LLDTESTS_Init( uint8_t param_size, uint8_t * p_param ); + + /** + * SHCI_C2_ZIGBEE_Init + * @brief Starts the Zigbee Stack + * + * @param None + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_ZIGBEE_Init( void ); + + /** + * SHCI_C2_DEBUG_Init + * @brief Starts the Traces + * + * @param None + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket ); + + /** + * SHCI_C2_FLASH_EraseActivity + * @brief Provides the information of the start and the end of a flash erase window on the CPU1 + * + * @param erase_activity: Start/End of erase activity + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_FLASH_EraseActivity( SHCI_EraseActivity_t erase_activity ); + + /** + * SHCI_C2_CONCURRENT_SetMode + * @brief Enable/Disable Thread on CPU2 (M0+) + * + * @param Mode: BLE or Thread enable flag + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_CONCURRENT_SetMode( SHCI_C2_CONCURRENT_Mode_Param_t Mode ); + + /** + * SHCI_C2_FLASH_StoreData + * @brief Store Data in Flash + * + * @param Ip: BLE or THREAD + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_FLASH_StoreData( SHCI_C2_FLASH_Ip_t Ip ); + + /** + * SHCI_C2_FLASH_EraseData + * @brief Erase Data in Flash + * + * @param Ip: BLE or THREAD + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_FLASH_EraseData( SHCI_C2_FLASH_Ip_t Ip ); + + /** + * SHCI_C2_RADIO_AllowLowPower + * @brief Allow or forbid IP_radio (802_15_4 or BLE) to enter in low power mode. + * + * @param Ip: BLE or 802_15_5 + * @param FlagRadioLowPowerOn: True or false + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_RADIO_AllowLowPower( SHCI_C2_FLASH_Ip_t Ip,uint8_t FlagRadioLowPowerOn); + + + /** + * SHCI_C2_MAC_802_15_4_Init + * @brief Starts the MAC 802.15.4 on M0 + * + * @param None + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_MAC_802_15_4_Init( void ); + + /** + * SHCI_GetWirelessFwInfo + * @brief This function read back the informations relative to the wireless binary loaded. + * Refer yourself to SHCI_WirelessFwInfoTable_t structure to get the significance + * of the different parameters returned. + * @param pWirelessInfo : Pointer to WirelessFwInfo_t. + * + * @retval SHCI_Success + */ + SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo ); + + /** + * SHCI_C2_Reinit + * @brief This is required to allow the CPU1 to fake a set C2BOOT when it has already been set. + * In order to fake a C2BOOT, the CPU1 shall : + * - Send SHCI_C2_Reinit() + * - call SEV instruction + * WARNING: + * This function is intended to be used by the SBSFU + * + * @param None + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_Reinit( void ); + + /** + * SHCI_C2_ExtpaConfig + * @brief Send the Ext PA configuration + * When the CPU2 receives the command, it controls the Ext PA as requested by the configuration + * This configures only which IO is used to enable/disable the ExtPA and the associated polarity + * This command has no effect on the other IO that is used to control the mode of the Ext PA (Rx/Tx) + * + * @param gpio_port: GPIOx where x can be (A..F) to select the GPIO peripheral for STM32WBxx family + * @param gpio_pin_number: This parameter can be one of GPIO_PIN_x (= LL_GPIO_PIN_x) where x can be (0..15). + * @param gpio_polarity: This parameter can be either + * - EXT_PA_ENABLED_LOW: ExtPA is enabled when GPIO is low + * - EXT_PA_ENABLED_HIGH: ExtPA is enabled when GPIO is high + * @param gpio_status: This parameter can be either + * - EXT_PA_DISABLED: Stop driving the ExtPA + * - EXT_PA_ENABLED: Drive the ExtPA according to radio activity + * (ON before the Event and OFF at the end of the event) + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_ExtpaConfig(uint32_t gpio_port, uint16_t gpio_pin_number, uint8_t gpio_polarity, uint8_t gpio_status); + + /** + * SHCI_C2_SetFlashActivityControl + * @brief Set the mechanism to be used on CPU2 to prevent the CPU1 to either write or erase in flash + * + * @param Source: It can be one of the following list + * - FLASH_ACTIVITY_CONTROL_PES : The CPU2 set the PES bit to prevent the CPU1 to either read or write in flash + * - FLASH_ACTIVITY_CONTROL_SEM7 : The CPU2 gets the semaphore 7 to prevent the CPU1 to either read or write in flash. + * This requires the CPU1 to first get semaphore 7 before erasing or writing the flash. + * + * @retval Status + */ + SHCI_CmdStatus_t SHCI_C2_SetFlashActivityControl(SHCI_C2_SET_FLASH_ACTIVITY_CONTROL_Source_t Source); + + #ifdef __cplusplus +} +#endif + +#endif /*__SHCI_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c new file mode 100644 index 0000000..1836732 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c @@ -0,0 +1,310 @@ +/** + ****************************************************************************** + * @file hci_tl.c + * @author MCD Application Team + * @brief Function for managing HCI interface. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "ble_common.h" +#include "ble_const.h" + +#include "stm_list.h" +#include "tl.h" +#include "hci_tl.h" + + +/* Private typedef -----------------------------------------------------------*/ +typedef enum +{ + HCI_TL_CMD_RESP_RELEASE, + HCI_TL_CMD_RESP_WAIT, +} HCI_TL_CmdRespStatus_t; + +/* Private defines -----------------------------------------------------------*/ + +/** + * The default HCI layer timeout is set to 33s + */ +#define HCI_TL_DEFAULT_TIMEOUT (33000) + +/* Private macros ------------------------------------------------------------*/ +/* Public variables ---------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** + * START of Section BLE_DRIVER_CONTEXT + */ +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static volatile uint8_t hci_timer_id; +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static tListNode HciAsynchEventQueue; +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") static TL_CmdPacket_t *pCmdBuffer; +PLACE_IN_SECTION("BLE_DRIVER_CONTEXT") HCI_TL_UserEventFlowStatus_t UserEventFlow; +/** + * END of Section BLE_DRIVER_CONTEXT + */ + +static tHciContext hciContext; +static tListNode HciCmdEventQueue; +static void (* StatusNotCallBackFunction) (HCI_TL_CmdStatus_t status); + +static volatile HCI_TL_CmdRespStatus_t CmdRspStatusFlag; + +/* Private function prototypes -----------------------------------------------*/ +static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus); +static void SendCmd(uint16_t opcode, uint8_t plen, void *param); +static void TlEvtReceived(TL_EvtPacket_t *hcievt); +static void TlInit( TL_CmdPacket_t * p_cmdbuffer ); + +/* Interface ------- ---------------------------------------------------------*/ +void hci_init(void(* UserEvtRx)(void* pData), void* pConf) +{ + StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack; + hciContext.UserEvtRx = UserEvtRx; + + hci_register_io_bus (&hciContext.io); + + TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer)); + + return; +} + +void hci_user_evt_proc(void) +{ + TL_EvtPacket_t *phcievtbuffer; + tHCI_UserEvtRxParam UserEvtRxParam; + + /** + * Up to release version v1.2.0, a while loop was implemented to read out events from the queue as long as + * it is not empty. However, in a bare metal implementation, this leads to calling in a "blocking" mode + * hci_user_evt_proc() as long as events are received without giving the opportunity to run other tasks + * in the background. + * From now, the events are reported one by one. When it is checked there is still an event pending in the queue, + * a request to the user is made to call again hci_user_evt_proc(). + * This gives the opportunity to the application to run other background tasks between each event. + */ + + /** + * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node() + * in case the user overwrite the header where the next/prev pointers are located + */ + + if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable)) + { + LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer ); + + if (hciContext.UserEvtRx != NULL) + { + UserEvtRxParam.pckt = phcievtbuffer; + UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable; + hciContext.UserEvtRx((void *)&UserEvtRxParam); + UserEventFlow = UserEvtRxParam.status; + } + else + { + UserEventFlow = HCI_TL_UserEventFlow_Enable; + } + + if(UserEventFlow != HCI_TL_UserEventFlow_Disable) + { + TL_MM_EvtDone( phcievtbuffer ); + } + else + { + /** + * put back the event in the queue + */ + LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer ); + } + } + + if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable)) + { + hci_notify_asynch_evt((void*) &HciAsynchEventQueue); + } + + + return; +} + +void hci_resume_flow( void ) +{ + UserEventFlow = HCI_TL_UserEventFlow_Enable; + + /** + * It is better to go through the background process as it is not sure from which context this API may + * be called + */ + hci_notify_asynch_evt((void*) &HciAsynchEventQueue); + + return; +} + +int hci_send_req(struct hci_request *p_cmd, uint8_t async) +{ + (void)(async); + uint16_t opcode; + TL_CcEvt_t *pcommand_complete_event; + TL_CsEvt_t *pcommand_status_event; + TL_EvtPacket_t *pevtpacket; + uint8_t hci_cmd_complete_return_parameters_length; + HCI_TL_CmdStatus_t local_cmd_status; + + NotifyCmdStatus(HCI_TL_CmdBusy); + local_cmd_status = HCI_TL_CmdBusy; + opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10); + SendCmd(opcode, p_cmd->clen, p_cmd->cparam); + + while(local_cmd_status == HCI_TL_CmdBusy) + { + hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT); + + /** + * Process Cmd Event + */ + while(LST_is_empty(&HciCmdEventQueue) == FALSE) + { + LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket); + + if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE) + { + pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload; + if(pcommand_status_event->cmdcode == opcode) + { + *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status; + } + + if(pcommand_status_event->numcmd != 0) + { + local_cmd_status = HCI_TL_CmdAvailable; + } + } + else + { + pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload; + + if(pcommand_complete_event->cmdcode == opcode) + { + hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE; + p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen); + memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen); + } + + if(pcommand_complete_event->numcmd != 0) + { + local_cmd_status = HCI_TL_CmdAvailable; + } + } + } + } + + NotifyCmdStatus(HCI_TL_CmdAvailable); + + return 0; +} + +/* Private functions ---------------------------------------------------------*/ +static void TlInit( TL_CmdPacket_t * p_cmdbuffer ) +{ + TL_BLE_InitConf_t Conf; + + /** + * Always initialize the command event queue + */ + LST_init_head (&HciCmdEventQueue); + + pCmdBuffer = p_cmdbuffer; + + LST_init_head (&HciAsynchEventQueue); + + UserEventFlow = HCI_TL_UserEventFlow_Enable; + + /* Initialize low level driver */ + if (hciContext.io.Init) + { + + Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer; + Conf.IoBusEvtCallBack = TlEvtReceived; + hciContext.io.Init(&Conf); + } + + return; +} + +static void SendCmd(uint16_t opcode, uint8_t plen, void *param) +{ + pCmdBuffer->cmdserial.cmd.cmdcode = opcode; + pCmdBuffer->cmdserial.cmd.plen = plen; + memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen ); + + hciContext.io.Send(0,0); + + return; +} + +static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus) +{ + if(hcicmdstatus == HCI_TL_CmdBusy) + { + if(StatusNotCallBackFunction != 0) + { + StatusNotCallBackFunction(HCI_TL_CmdBusy); + } + } + else + { + if(StatusNotCallBackFunction != 0) + { + StatusNotCallBackFunction(HCI_TL_CmdAvailable); + } + } + + return; +} + +static void TlEvtReceived(TL_EvtPacket_t *hcievt) +{ + if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) ) + { + LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt); + hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */ + } + else + { + LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt); + hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */ + } + + return; +} + +/* Weak implementation ----------------------------------------------------------------*/ +__WEAK void hci_cmd_resp_wait(uint32_t timeout) +{ + (void)timeout; + + CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT; + while(CmdRspStatusFlag != HCI_TL_CMD_RESP_RELEASE); + + return; +} + +__WEAK void hci_cmd_resp_release(uint32_t flag) +{ + (void)flag; + + CmdRspStatusFlag = HCI_TL_CMD_RESP_RELEASE; + + return; +} diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.h b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.h new file mode 100644 index 0000000..7eda1df --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.h @@ -0,0 +1,189 @@ +/** + ****************************************************************************** + * @file hci_tl.h + * @author MCD Application Team + * @brief Constants and functions for HCI layer. See Bluetooth Core + * v 4.0, Vol. 2, Part E. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +#ifndef __HCI_TL_H_ +#define __HCI_TL_H_ + +#include "stm32_wpan_common.h" +#include "tl.h" + +/* Exported defines -----------------------------------------------------------*/ +typedef enum +{ + HCI_TL_UserEventFlow_Disable, + HCI_TL_UserEventFlow_Enable, +} HCI_TL_UserEventFlowStatus_t; + +typedef enum +{ + HCI_TL_CmdBusy, + HCI_TL_CmdAvailable +} HCI_TL_CmdStatus_t; + +/** + * @brief Structure used to manage the BUS IO operations. + * All the structure fields will point to functions defined at user level. + * @{ + */ +typedef struct +{ + int32_t (* Init) (void* pConf); /**< Pointer to HCI TL function for the IO Bus initialization */ + int32_t (* DeInit) (void); /**< Pointer to HCI TL function for the IO Bus de-initialization */ + int32_t (* Reset) (void); /**< Pointer to HCI TL function for the IO Bus reset */ + int32_t (* Receive) (uint8_t*, uint16_t); /**< Pointer to HCI TL function for the IO Bus data reception */ + int32_t (* Send) (uint8_t*, uint16_t); /**< Pointer to HCI TL function for the IO Bus data transmission */ + int32_t (* DataAck) (uint8_t*, uint16_t* len); /**< Pointer to HCI TL function for the IO Bus data ack reception */ + int32_t (* GetTick) (void); /**< Pointer to BSP function for getting the HAL time base timestamp */ +} tHciIO; +/** + * @} + */ + +/** + * @brief Contain the HCI context + * @{ + */ +typedef struct +{ + tHciIO io; /**< Manage the BUS IO operations */ + void (* UserEvtRx) (void * pData); /**< ACI events callback function pointer */ +} tHciContext; + +typedef struct +{ + HCI_TL_UserEventFlowStatus_t status; + TL_EvtPacket_t *pckt; +} tHCI_UserEvtRxParam; + +typedef struct +{ + uint8_t *p_cmdbuffer; + void (* StatusNotCallBack) (HCI_TL_CmdStatus_t status); +} HCI_TL_HciInitConf_t; + +/** + * @brief Register IO bus services. + * @param fops The HCI IO structure managing the IO BUS + * @retval None + */ +void hci_register_io_bus(tHciIO* fops); + +/** + * @brief This callback is called from either + * - IPCC RX interrupt context + * - hci_user_evt_proc() context. + * - hci_resume_flow() context + * It requests hci_user_evt_proc() to be executed. + * + * @param pdata Packet or event pointer + * @retval None + */ +void hci_notify_asynch_evt(void* pdata); + +/** + * @brief This function resume the User Event Flow which has been stopped on return + * from UserEvtRx() when the User Event has not been processed. + * + * @param None + * @retval None + */ +void hci_resume_flow(void); + + +/** + * @brief This function is called when an ACI/HCI command is sent to the CPU2 and the response is waited. + * It is called from the same context the HCI command has been sent. + * It shall not return until the command response notified by hci_cmd_resp_release() is received. + * A weak implementation is available in hci_tl.c based on polling mechanism + * The user may re-implement this function in the application to improve performance : + * - It may use UTIL_SEQ_WaitEvt() API when using the Sequencer + * - It may use a semaphore when using cmsis_os interface + * + * @param timeout: Waiting timeout + * @retval None + */ +void hci_cmd_resp_wait(uint32_t timeout); + +/** + * @brief This function is called when an ACI/HCI command response is received from the CPU2. + * A weak implementation is available in hci_tl.c based on polling mechanism + * The user may re-implement this function in the application to improve performance : + * - It may use UTIL_SEQ_SetEvt() API when using the Sequencer + * - It may use a semaphore when using cmsis_os interface + * + * @param flag: Release flag + * @retval None + */ +void hci_cmd_resp_release(uint32_t flag); + + + +/** + * END OF SECTION - FUNCTIONS TO BE IMPLEMENTED BY THE APPLICATION + ********************************************************************************************************************* + */ + + +/** + ********************************************************************************************************************* + * START OF SECTION - PROCESS TO BE CALLED BY THE SCHEDULER + */ + +/** + * @brief This process shall be called by the scheduler each time it is requested with hci_notify_asynch_evt() + * This process may send an ACI/HCI command when the svc_ctl.c module is used + * + * @param None + * @retval None + */ + +void hci_user_evt_proc(void); + +/** + * END OF SECTION - PROCESS TO BE CALLED BY THE SCHEDULER + ********************************************************************************************************************* + */ + + +/** + ********************************************************************************************************************* + * START OF SECTION - INTERFACES USED BY THE BLE DRIVER + */ + +/** + * @brief Initialize the Host Controller Interface. + * This function must be called before any data can be received + * from BLE controller. + * + * @param pData: ACI events callback function pointer + * This callback is triggered when an user event is received from + * the BLE core device. + * @param pConf: Configuration structure pointer + * @retval None + */ +void hci_init(void(* UserEvtRx)(void* pData), void* pConf); + +/** + * END OF SECTION - INTERFACES USED BY THE BLE DRIVER + ********************************************************************************************************************* + */ + +#endif /* __TL_BLE_HCI_H_ */ diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c new file mode 100644 index 0000000..350c1b1 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c @@ -0,0 +1,32 @@ +/** + ****************************************************************************** + * @file hci_tl_if.c + * @author MCD Application Team + * @brief Transport layer interface to BLE + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#include "hci_tl.h" +#include "tl.h" + + +void hci_register_io_bus(tHciIO* fops) +{ + /* Register IO bus services */ + fops->Init = TL_BLE_Init; + fops->Send = TL_BLE_SendCmd; + + return; +} + +/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/mbox_def.h b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/mbox_def.h new file mode 100644 index 0000000..939d517 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/mbox_def.h @@ -0,0 +1,239 @@ +/** + ****************************************************************************** + * @file mbox_def.h + * @author MCD Application Team + * @brief Mailbox definition + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __MBOX_H +#define __MBOX_H + +#ifdef __cplusplus +extern "C" { +#endif + +#include "stm32_wpan_common.h" + + /** + * This file shall be identical between the CPU1 and the CPU2 + */ + + /** + ********************************************************************************* + * TABLES + ********************************************************************************* + */ + + /** + * Version + * [0:3] = Build - 0: Untracked - 15:Released - x: Tracked version + * [4:7] = branch - 0: Mass Market - x: ... + * [8:15] = Subversion + * [16:23] = Version minor + * [24:31] = Version major + * + * Memory Size + * [0:7] = Flash ( Number of 4k sector) + * [8:15] = Reserved ( Shall be set to 0 - may be used as flash extension ) + * [16:23] = SRAM2b ( Number of 1k sector) + * [24:31] = SRAM2a ( Number of 1k sector) + */ + typedef PACKED_STRUCT + { + uint32_t Version; + } MB_SafeBootInfoTable_t; + + typedef PACKED_STRUCT + { + uint32_t Version; + uint32_t MemorySize; + uint32_t FusInfo; + } MB_FusInfoTable_t; + + typedef PACKED_STRUCT + { + uint32_t Version; + uint32_t MemorySize; + uint32_t InfoStack; + uint32_t Reserved; + } MB_WirelessFwInfoTable_t; + + typedef struct + { + MB_SafeBootInfoTable_t SafeBootInfoTable; + MB_FusInfoTable_t FusInfoTable; + MB_WirelessFwInfoTable_t WirelessFwInfoTable; + } MB_DeviceInfoTable_t; + + typedef struct + { + uint8_t *pcmd_buffer; + uint8_t *pcs_buffer; + uint8_t *pevt_queue; + uint8_t *phci_acl_data_buffer; + } MB_BleTable_t; + + typedef struct + { + uint8_t *notack_buffer; + uint8_t *clicmdrsp_buffer; + uint8_t *otcmdrsp_buffer; + } MB_ThreadTable_t; + + typedef struct + { + uint8_t *clicmdrsp_buffer; + uint8_t *m0cmd_buffer; + } MB_LldTestsTable_t; + + typedef struct + { + uint8_t *notifM0toM4_buffer; + uint8_t *appliCmdM4toM0_buffer; + uint8_t *requestM0toM4_buffer; + } MB_ZigbeeTable_t; + /** + * msg + * [0:7] = cmd/evt + * [8:31] = Reserved + */ + typedef struct + { + uint8_t *pcmd_buffer; + uint8_t *sys_queue; + } MB_SysTable_t; + + typedef struct + { + uint8_t *spare_ble_buffer; + uint8_t *spare_sys_buffer; + uint8_t *blepool; + uint32_t blepoolsize; + uint8_t *pevt_free_buffer_queue; + uint8_t *traces_evt_pool; + uint32_t tracespoolsize; + } MB_MemManagerTable_t; + + typedef struct + { + uint8_t *traces_queue; + } MB_TracesTable_t; + + typedef struct + { + uint8_t *p_cmdrsp_buffer; + uint8_t *p_notack_buffer; + uint8_t *evt_queue; + } MB_Mac_802_15_4_t; + + typedef struct + { + MB_DeviceInfoTable_t *p_device_info_table; + MB_BleTable_t *p_ble_table; + MB_ThreadTable_t *p_thread_table; + MB_SysTable_t *p_sys_table; + MB_MemManagerTable_t *p_mem_manager_table; + MB_TracesTable_t *p_traces_table; + MB_Mac_802_15_4_t *p_mac_802_15_4_table; + MB_ZigbeeTable_t *p_zigbee_table; + MB_LldTestsTable_t *p_lld_tests_table; +} MB_RefTable_t; + +#ifdef __cplusplus +} +#endif + +/** + ********************************************************************************* + * IPCC CHANNELS + ********************************************************************************* + */ + +/* CPU1 CPU2 + * | (SYSTEM) | + * |----HW_IPCC_SYSTEM_CMD_RSP_CHANNEL-------------->| + * | | + * |<---HW_IPCC_SYSTEM_EVENT_CHANNEL-----------------| + * | | + * | (ZIGBEE) | + * |----HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL------------>| + * | | + * |----HW_IPCC_ZIGBEE_CMD_CLI_CHANNEL-------------->| + * | | + * |<---HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL-------| + * | | + * |<---HW_IPCC_ZIGBEE_CLI_NOTIF_ACK_CHANNEL---------| + * | | + * | (THREAD) | + * |----HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL----------->| + * | | + * |----HW_IPCC_THREAD_CLI_CMD_CHANNEL-------------->| + * | | + * |<---HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL------| + * | | + * |<---HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL--| + * | | + * | (BLE) | + * |----HW_IPCC_BLE_CMD_CHANNEL--------------------->| + * | | + * |----HW_IPCC_HCI_ACL_DATA_CHANNEL---------------->| + * | | + * |<---HW_IPCC_BLE_EVENT_CHANNEL--------------------| + * | | + * | (MAC) | + * |----HW_IPCC_MAC_802_15_4_CMD_RSP_CHANNEL-------->| + * | | + * |<---HW_IPCC_MAC_802_15_4_NOTIFICATION_ACK_CHANNEL| + * | | + * | (BUFFER) | + * |----HW_IPCC_MM_RELEASE_BUFFER_CHANNE------------>| + * | | + * | (TRACE) | + * |<----HW_IPCC_TRACES_CHANNEL----------------------| + * | | + * + * + * + */ + + + +/** CPU1 */ +#define HW_IPCC_BLE_CMD_CHANNEL LL_IPCC_CHANNEL_1 +#define HW_IPCC_SYSTEM_CMD_RSP_CHANNEL LL_IPCC_CHANNEL_2 +#define HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL LL_IPCC_CHANNEL_3 +#define HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL LL_IPCC_CHANNEL_3 +#define HW_IPCC_MAC_802_15_4_CMD_RSP_CHANNEL LL_IPCC_CHANNEL_3 +#define HW_IPCC_MM_RELEASE_BUFFER_CHANNEL LL_IPCC_CHANNEL_4 +#define HW_IPCC_THREAD_CLI_CMD_CHANNEL LL_IPCC_CHANNEL_5 +#define HW_IPCC_LLDTESTS_CLI_CMD_CHANNEL LL_IPCC_CHANNEL_5 +#define HW_IPCC_HCI_ACL_DATA_CHANNEL LL_IPCC_CHANNEL_6 + +/** CPU2 */ +#define HW_IPCC_BLE_EVENT_CHANNEL LL_IPCC_CHANNEL_1 +#define HW_IPCC_SYSTEM_EVENT_CHANNEL LL_IPCC_CHANNEL_2 +#define HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL LL_IPCC_CHANNEL_3 +#define HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL LL_IPCC_CHANNEL_3 +#define HW_IPCC_MAC_802_15_4_NOTIFICATION_ACK_CHANNEL LL_IPCC_CHANNEL_3 +#define HW_IPCC_LLDTESTS_M0_CMD_CHANNEL LL_IPCC_CHANNEL_3 +#define HW_IPCC_TRACES_CHANNEL LL_IPCC_CHANNEL_4 +#define HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL LL_IPCC_CHANNEL_5 +#define HW_IPCC_LLDTESTS_CLI_RSP_CHANNEL LL_IPCC_CHANNEL_5 +#define HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL LL_IPCC_CHANNEL_5 +#endif /*__MBOX_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c new file mode 100644 index 0000000..7e8b557 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c @@ -0,0 +1,257 @@ +/** + ****************************************************************************** + * @file shci.c + * @author MCD Application Team + * @brief System HCI command implementation + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "stm32_wpan_common.h" + +#include "stm_list.h" +#include "shci_tl.h" + + +/* Private typedef -----------------------------------------------------------*/ +typedef enum +{ + SHCI_TL_CMD_RESP_RELEASE, + SHCI_TL_CMD_RESP_WAIT, +} SHCI_TL_CmdRespStatus_t; + +/* Private defines -----------------------------------------------------------*/ +/** + * The default System HCI layer timeout is set to 33s + */ +#define SHCI_TL_DEFAULT_TIMEOUT (33000) + +/* Private macros ------------------------------------------------------------*/ +/* Public variables ---------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/** + * START of Section SYSTEM_DRIVER_CONTEXT + */ +PLACE_IN_SECTION("SYSTEM_DRIVER_CONTEXT") static tListNode SHciAsynchEventQueue; +PLACE_IN_SECTION("SYSTEM_DRIVER_CONTEXT") static volatile SHCI_TL_CmdStatus_t SHCICmdStatus; +PLACE_IN_SECTION("SYSTEM_DRIVER_CONTEXT") static TL_CmdPacket_t *pCmdBuffer; +PLACE_IN_SECTION("SYSTEM_DRIVER_CONTEXT") SHCI_TL_UserEventFlowStatus_t SHCI_TL_UserEventFlow; +/** + * END of Section SYSTEM_DRIVER_CONTEXT + */ + +static tSHciContext shciContext; +static void (* StatusNotCallBackFunction) (SHCI_TL_CmdStatus_t status); + +static volatile SHCI_TL_CmdRespStatus_t CmdRspStatusFlag; + +/* Private function prototypes -----------------------------------------------*/ +static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus); +static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt); +static void TlUserEvtReceived(TL_EvtPacket_t *shcievt); +static void TlInit( TL_CmdPacket_t * p_cmdbuffer ); + +/* Interface ------- ---------------------------------------------------------*/ +void shci_init(void(* UserEvtRx)(void* pData), void* pConf) +{ + StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack; + shciContext.UserEvtRx = UserEvtRx; + + shci_register_io_bus (&shciContext.io); + + TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer)); + + return; +} + +void shci_user_evt_proc(void) +{ + TL_EvtPacket_t *phcievtbuffer; + tSHCI_UserEvtRxParam UserEvtRxParam; + + /** + * Up to release version v1.2.0, a while loop was implemented to read out events from the queue as long as + * it is not empty. However, in a bare metal implementation, this leads to calling in a "blocking" mode + * shci_user_evt_proc() as long as events are received without giving the opportunity to run other tasks + * in the background. + * From now, the events are reported one by one. When it is checked there is still an event pending in the queue, + * a request to the user is made to call again shci_user_evt_proc(). + * This gives the opportunity to the application to run other background tasks between each event. + */ + + /** + * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node() + * in case the user overwrite the header where the next/prev pointers are located + */ + if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)) + { + LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer ); + + if (shciContext.UserEvtRx != NULL) + { + UserEvtRxParam.pckt = phcievtbuffer; + UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable; + shciContext.UserEvtRx((void *)&UserEvtRxParam); + SHCI_TL_UserEventFlow = UserEvtRxParam.status; + } + else + { + SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable; + } + + if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable) + { + TL_MM_EvtDone( phcievtbuffer ); + } + else + { + /** + * put back the event in the queue + */ + LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer ); + } + } + + if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)) + { + shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); + } + + + return; +} + +void shci_resume_flow( void ) +{ + SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable; + + /** + * It is better to go through the background process as it is not sure from which context this API may + * be called + */ + shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); + + return; +} + +void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp ) +{ + Cmd_SetStatus(SHCI_TL_CmdBusy); + + pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code; + pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload; + + memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload ); + + shciContext.io.Send(0,0); + + shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT); + + /** + * The command complete of a system command does not have the header + * It starts immediately with the evtserial field + */ + memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE ); + + Cmd_SetStatus(SHCI_TL_CmdAvailable); + + return; +} + +/* Private functions ---------------------------------------------------------*/ +static void TlInit( TL_CmdPacket_t * p_cmdbuffer ) +{ + TL_SYS_InitConf_t Conf; + + pCmdBuffer = p_cmdbuffer; + + LST_init_head (&SHciAsynchEventQueue); + + Cmd_SetStatus(SHCI_TL_CmdAvailable); + + SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable; + + /* Initialize low level driver */ + if (shciContext.io.Init) + { + + Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer; + Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived; + Conf.IoBusCallBackUserEvt = TlUserEvtReceived; + shciContext.io.Init(&Conf); + } + + return; +} + +static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus) +{ + if(shcicmdstatus == SHCI_TL_CmdBusy) + { + if(StatusNotCallBackFunction != 0) + { + StatusNotCallBackFunction( SHCI_TL_CmdBusy ); + } + SHCICmdStatus = SHCI_TL_CmdBusy; + } + else + { + SHCICmdStatus = SHCI_TL_CmdAvailable; + if(StatusNotCallBackFunction != 0) + { + StatusNotCallBackFunction( SHCI_TL_CmdAvailable ); + } + } + + return; +} + +static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt) +{ + (void)(shcievt); + shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */ + + return; +} + +static void TlUserEvtReceived(TL_EvtPacket_t *shcievt) +{ + LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt); + shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */ + + return; +} + +/* Weak implementation ----------------------------------------------------------------*/ +__WEAK void shci_cmd_resp_wait(uint32_t timeout) +{ + (void)timeout; + + CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT; + while(CmdRspStatusFlag != SHCI_TL_CMD_RESP_RELEASE); + + return; +} + +__WEAK void shci_cmd_resp_release(uint32_t flag) +{ + (void)flag; + + CmdRspStatusFlag = SHCI_TL_CMD_RESP_RELEASE; + + return; +} + + diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.h b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.h new file mode 100644 index 0000000..3fbc492 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.h @@ -0,0 +1,175 @@ +/** + ****************************************************************************** + * @file shci_tl.h + * @author MCD Application Team + * @brief System HCI command header for the system channel + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +#ifndef __SHCI_TL_H_ +#define __SHCI_TL_H_ + +#ifdef __cplusplus +extern "C" { +#endif + +#include "tl.h" + +/* Exported defines -----------------------------------------------------------*/ +typedef enum +{ + SHCI_TL_UserEventFlow_Disable, + SHCI_TL_UserEventFlow_Enable, +} SHCI_TL_UserEventFlowStatus_t; + +typedef enum +{ + SHCI_TL_CmdBusy, + SHCI_TL_CmdAvailable +} SHCI_TL_CmdStatus_t; + +/** + * @brief Structure used to manage the BUS IO operations. + * All the structure fields will point to functions defined at user level. + * @{ + */ +typedef struct +{ + int32_t (* Init) (void* pConf); /**< Pointer to SHCI TL function for the IO Bus initialization */ + int32_t (* DeInit) (void); /**< Pointer to SHCI TL function for the IO Bus de-initialization */ + int32_t (* Reset) (void); /**< Pointer to SHCI TL function for the IO Bus reset */ + int32_t (* Receive) (uint8_t*, uint16_t); /**< Pointer to SHCI TL function for the IO Bus data reception */ + int32_t (* Send) (uint8_t*, uint16_t); /**< Pointer to SHCI TL function for the IO Bus data transmission */ + int32_t (* DataAck) (uint8_t*, uint16_t* len); /**< Pointer to SHCI TL function for the IO Bus data ack reception */ + int32_t (* GetTick) (void); /**< Pointer to BSP function for getting the HAL time base timestamp */ +} tSHciIO; +/** + * @} + */ + +/** + * @brief Contain the SHCI context + * @{ + */ +typedef struct +{ + tSHciIO io; /**< Manage the BUS IO operations */ + void (* UserEvtRx) (void * pData); /**< User System events callback function pointer */ +} tSHciContext; + +typedef struct +{ + SHCI_TL_UserEventFlowStatus_t status; + TL_EvtPacket_t *pckt; +} tSHCI_UserEvtRxParam; + +typedef struct +{ + uint8_t *p_cmdbuffer; + void (* StatusNotCallBack) (SHCI_TL_CmdStatus_t status); +} SHCI_TL_HciInitConf_t; + +/** + * shci_send + * @brief Send an System HCI Command + * + * @param : cmd_code = Opcode of the command + * @param : len_cmd_payload = Length of the command payload + * @param : p_cmd_payload = Address of the command payload + * @param : p_rsp_status = Address of the full buffer holding the command complete event + * @retval : None + */ +void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp_status ); + +/** + * @brief Register IO bus services. + * @param fops The SHCI IO structure managing the IO BUS + * @retval None + */ +void shci_register_io_bus(tSHciIO* fops); + +/** + * @brief Interrupt service routine that must be called when the system channel + * reports a packet has been received + * + * @param pdata Packet or event pointer + * @retval None + */ +void shci_notify_asynch_evt(void* pdata); + +/** + * @brief This function resume the User Event Flow which has been stopped on return + * from UserEvtRx() when the User Event has not been processed. + * + * @param None + * @retval None + */ +void shci_resume_flow(void); + + +/** + * @brief This function is called when an System HCI Command is sent to the CPU2 and the response is waited. + * It is called from the same context the System HCI command has been sent. + * It shall not return until the command response notified by shci_cmd_resp_release() is received. + * A weak implementation is available in shci_tl.c based on polling mechanism + * The user may re-implement this function in the application to improve performance : + * - It may use UTIL_SEQ_WaitEvt() API when using the Sequencer + * - It may use a semaphore when using cmsis_os interface + * + * @param timeout: Waiting timeout + * @retval None + */ +void shci_cmd_resp_wait(uint32_t timeout); + +/** + * @brief This function is called when an System HCI command is received from the CPU2. + * A weak implementation is available in shci_tl.c based on polling mechanism + * The user may re-implement this function in the application to improve performance : + * - It may use UTIL_SEQ_SetEvt() API when using the Sequencer + * - It may use a semaphore when using cmsis_os interface + * + * + * @param flag: Release flag + * @retval None + */ +void shci_cmd_resp_release(uint32_t flag); + + +/** + * @brief This process shall be called each time the shci_notify_asynch_evt notification is received + * + * @param None + * @retval None + */ + +void shci_user_evt_proc(void); + +/** + * @brief Initialize the System Host Controller Interface. + * This function must be called before any communication on the System Channel + * + * @param pData: System events callback function pointer + * This callback is triggered when an user event is received on + * the System Channel from CPU2. + * @param pConf: Configuration structure pointer + * @retval None + */ +void shci_init(void(* UserEvtRx)(void* pData), void* pConf); + +#ifdef __cplusplus +} +#endif + +#endif /* __SHCI_TL_H_ */ diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c new file mode 100644 index 0000000..6ba345d --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c @@ -0,0 +1,32 @@ +/** + ****************************************************************************** + * @file shci_tl_if.c + * @author MCD Application Team + * @brief Transport layer interface to the system channel + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +#include "shci_tl.h" +#include "tl.h" + + +void shci_register_io_bus(tSHciIO* fops) +{ + /* Register IO bus services */ + fops->Init = TL_SYS_Init; + fops->Send = TL_SYS_SendCmd; + + return; +} + +/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl.h b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl.h new file mode 100644 index 0000000..b116589 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl.h @@ -0,0 +1,315 @@ +/** + ****************************************************************************** + * @file tl.h + * @author MCD Application Team + * @brief Header for tl module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __TL_H +#define __TL_H + +#ifdef __cplusplus +extern "C" { +#endif + + +/* Includes ------------------------------------------------------------------*/ +#include "stm32_wpan_common.h" + +/* Exported defines -----------------------------------------------------------*/ +#define TL_BLECMD_PKT_TYPE ( 0x01 ) +#define TL_ACL_DATA_PKT_TYPE ( 0x02 ) +#define TL_BLEEVT_PKT_TYPE ( 0x04 ) +#define TL_OTCMD_PKT_TYPE ( 0x08 ) +#define TL_OTRSP_PKT_TYPE ( 0x09 ) +#define TL_CLICMD_PKT_TYPE ( 0x0A ) +#define TL_OTNOT_PKT_TYPE ( 0x0C ) +#define TL_OTACK_PKT_TYPE ( 0x0D ) +#define TL_CLINOT_PKT_TYPE ( 0x0E ) +#define TL_CLIACK_PKT_TYPE ( 0x0F ) +#define TL_SYSCMD_PKT_TYPE ( 0x10 ) +#define TL_SYSRSP_PKT_TYPE ( 0x11 ) +#define TL_SYSEVT_PKT_TYPE ( 0x12 ) +#define TL_CLIRESP_PKT_TYPE ( 0x15 ) +#define TL_M0CMD_PKT_TYPE ( 0x16 ) +#define TL_LOCCMD_PKT_TYPE ( 0x20 ) +#define TL_LOCRSP_PKT_TYPE ( 0x21 ) +#define TL_TRACES_APP_PKT_TYPE ( 0x40 ) +#define TL_TRACES_WL_PKT_TYPE ( 0x41 ) + +#define TL_CMD_HDR_SIZE (4) +#define TL_EVT_HDR_SIZE (3) +#define TL_EVT_CS_PAYLOAD_SIZE (4) + +#define TL_BLEEVT_CC_OPCODE (0x0E) +#define TL_BLEEVT_CS_OPCODE (0x0F) + +#define TL_BLEEVT_CS_PACKET_SIZE (TL_EVT_HDR_SIZE + sizeof(TL_CsEvt_t)) +#define TL_BLEEVT_CS_BUFFER_SIZE (sizeof(TL_PacketHeader_t) + TL_BLEEVT_CS_PACKET_SIZE) + +/* Exported types ------------------------------------------------------------*/ +/**< Packet header */ +typedef PACKED_STRUCT +{ + uint32_t *next; + uint32_t *prev; +} TL_PacketHeader_t; + +/******************************************************************************* + * Event type + */ + +/** + * This the payload of TL_Evt_t for a command status event + */ +typedef PACKED_STRUCT +{ + uint8_t status; + uint8_t numcmd; + uint16_t cmdcode; +} TL_CsEvt_t; + +/** + * This the payload of TL_Evt_t for a command complete event + */ +typedef PACKED_STRUCT +{ + uint8_t numcmd; + uint16_t cmdcode; + uint8_t payload[1]; +} TL_CcEvt_t; + +/** + * This the payload of TL_Evt_t for an asynchronous event + */ +typedef PACKED_STRUCT +{ + uint16_t subevtcode; + uint8_t payload[1]; +} TL_AsynchEvt_t; + +typedef PACKED_STRUCT +{ + uint8_t evtcode; + uint8_t plen; + uint8_t payload[1]; +} TL_Evt_t; + +typedef PACKED_STRUCT +{ + uint8_t type; + TL_Evt_t evt; +} TL_EvtSerial_t; + +/** + * This format shall be used for all events (asynchronous and command response) reported + * by the CPU2 except for the command response of a system command where the header is not there + * and the format to be used shall be TL_EvtSerial_t. + * Note: Be careful that the asynchronous events reported by the CPU2 on the system channel do + * include the header and shall use TL_EvtPacket_t format. Only the command response format on the + * system channel is different. + */ +typedef PACKED_STRUCT +{ + TL_PacketHeader_t header; + TL_EvtSerial_t evtserial; +} TL_EvtPacket_t; + +/***************************************************************************************** + * Command type + */ + +typedef PACKED_STRUCT +{ + uint16_t cmdcode; + uint8_t plen; + uint8_t payload[255]; +} TL_Cmd_t; + +typedef PACKED_STRUCT +{ + uint8_t type; + TL_Cmd_t cmd; +} TL_CmdSerial_t; + +typedef PACKED_STRUCT +{ + TL_PacketHeader_t header; + TL_CmdSerial_t cmdserial; +} TL_CmdPacket_t; + +/***************************************************************************************** + * HCI ACL DATA type + */ +typedef PACKED_STRUCT +{ + uint8_t type; + uint16_t handle; + uint16_t length; + uint8_t acl_data[1]; +} TL_AclDataSerial_t; + +typedef PACKED_STRUCT +{ + TL_PacketHeader_t header; + TL_AclDataSerial_t AclDataSerial; +} TL_AclDataPacket_t; + +typedef struct +{ + uint8_t *p_BleSpareEvtBuffer; + uint8_t *p_SystemSpareEvtBuffer; + uint8_t *p_AsynchEvtPool; + uint32_t AsynchEvtPoolSize; + uint8_t *p_TracesEvtPool; + uint32_t TracesEvtPoolSize; +} TL_MM_Config_t; + +typedef struct +{ + uint8_t *p_ThreadOtCmdRspBuffer; + uint8_t *p_ThreadCliRspBuffer; + uint8_t *p_ThreadNotAckBuffer; +} TL_TH_Config_t; + +typedef struct +{ + uint8_t *p_LldTestsCliCmdRspBuffer; + uint8_t *p_LldTestsM0CmdBuffer; +} TL_LLD_tests_Config_t; + +typedef struct +{ + uint8_t *p_Mac_802_15_4_CmdRspBuffer; + uint8_t *p_Mac_802_15_4_NotAckBuffer; +} TL_MAC_802_15_4_Config_t; + +typedef struct +{ + uint8_t *p_ZigbeeOtCmdRspBuffer; + uint8_t *p_ZigbeeNotAckBuffer; + uint8_t *p_ZigbeeNotifRequestBuffer; +} TL_ZIGBEE_Config_t; + +/** + * @brief Contain the BLE HCI Init Configuration + * @{ + */ +typedef struct +{ + void (* IoBusEvtCallBack) ( TL_EvtPacket_t *phcievt ); + void (* IoBusAclDataTxAck) ( void ); + uint8_t *p_cmdbuffer; + uint8_t *p_AclDataBuffer; +} TL_BLE_InitConf_t; + +/** + * @brief Contain the SYSTEM HCI Init Configuration + * @{ + */ +typedef struct +{ + void (* IoBusCallBackCmdEvt) (TL_EvtPacket_t *phcievt); + void (* IoBusCallBackUserEvt) (TL_EvtPacket_t *phcievt); + uint8_t *p_cmdbuffer; +} TL_SYS_InitConf_t; + +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/****************************************************************************** + * GENERAL + ******************************************************************************/ +void TL_Enable( void ); +void TL_Init( void ); + +/****************************************************************************** + * BLE + ******************************************************************************/ +int32_t TL_BLE_Init( void* pConf ); +int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size ); +int32_t TL_BLE_SendAclData( uint8_t* buffer, uint16_t size ); + +/****************************************************************************** + * SYSTEM + ******************************************************************************/ +int32_t TL_SYS_Init( void* pConf ); +int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size ); + +/****************************************************************************** + * THREAD + ******************************************************************************/ +void TL_THREAD_Init( TL_TH_Config_t *p_Config ); +void TL_OT_SendCmd( void ); +void TL_CLI_SendCmd( void ); +void TL_OT_CmdEvtReceived( TL_EvtPacket_t * Otbuffer ); +void TL_THREAD_NotReceived( TL_EvtPacket_t * Notbuffer ); +void TL_THREAD_SendAck ( void ); +void TL_THREAD_CliSendAck ( void ); +void TL_THREAD_CliNotReceived( TL_EvtPacket_t * Notbuffer ); + +/****************************************************************************** + * LLD TESTS + ******************************************************************************/ +void TL_LLDTESTS_Init( TL_LLD_tests_Config_t *p_Config ); +void TL_LLDTESTS_SendCliCmd( void ); +void TL_LLDTESTS_ReceiveCliRsp( TL_CmdPacket_t * Notbuffer ); +void TL_LLDTESTS_SendCliRspAck( void ); +void TL_LLDTESTS_ReceiveM0Cmd( TL_CmdPacket_t * Notbuffer ); +void TL_LLDTESTS_SendM0CmdAck( void ); + +/****************************************************************************** + * MEMORY MANAGER + ******************************************************************************/ +void TL_MM_Init( TL_MM_Config_t *p_Config ); +void TL_MM_EvtDone( TL_EvtPacket_t * hcievt ); + +/****************************************************************************** + * TRACES + ******************************************************************************/ +void TL_TRACES_Init( void ); +void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt ); + +/****************************************************************************** + * MAC 802.15.4 + ******************************************************************************/ +void TL_MAC_802_15_4_Init( TL_MAC_802_15_4_Config_t *p_Config ); +void TL_MAC_802_15_4_SendCmd( void ); +void TL_MAC_802_15_4_CmdEvtReceived( TL_EvtPacket_t * Otbuffer ); +void TL_MAC_802_15_4_NotReceived( TL_EvtPacket_t * Notbuffer ); +void TL_MAC_802_15_4_SendAck ( void ); + +/****************************************************************************** + * ZIGBEE + ******************************************************************************/ +void TL_ZIGBEE_Init( TL_ZIGBEE_Config_t *p_Config ); +void TL_ZIGBEE_SendM4RequestToM0( void ); +void TL_ZIGBEE_SendM4AckToM0Notify ( void ); +void TL_ZIGBEE_NotReceived( TL_EvtPacket_t * Notbuffer ); +void TL_ZIGBEE_CmdEvtReceived( TL_EvtPacket_t * Otbuffer ); +void TL_ZIGBEE_M0RequestReceived(TL_EvtPacket_t * Otbuffer ); +void TL_ZIGBEE_SendM4AckToM0Request(void); + +#ifdef __cplusplus +} /* extern "C" */ +#endif + +#endif /*__TL_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mac_802_15_4.h b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mac_802_15_4.h new file mode 100644 index 0000000..3819eb1 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mac_802_15_4.h @@ -0,0 +1,44 @@ +/** + ****************************************************************************** + * @file tl_mac_802_15_4.h + * @author MCD Application Team + * @brief Constants and functions for managing MAC 802.15.4 TL + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +#ifndef __TL_MAC_802_15_4_H +#define __TL_MAC_802_15_4_H + +/* Includes ------------------------------------------------------------------*/ + +#include "tl.h" +#include + +#include "802_15_4_mac_core.h" + +/* Exported functions ------------------------------------------------------------*/ +void Mac_802_15_4_PreCmdProcessing(void); +void Mac_802_15_4_CmdTransfer(void); + +TL_CmdPacket_t* MAC_802_15_4_GetCmdBuffer(void); +TL_Evt_t* MAC_802_15_4_GetRspPayEvt(void); + +TL_Evt_t* MAC_802_15_4_GetNotificationBuffer(void); +MAC_802_15_4_Notification_t* MAC_802_15_4_GetNotificationPayloadBuffer(void); + +/* Exported defines -----------------------------------------------------------*/ + + +#endif /* __TL_MAC_802_15_4_H_ */ diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c new file mode 100644 index 0000000..8a97b00 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c @@ -0,0 +1,564 @@ +/** + ****************************************************************************** + * @file tl_mbox.c + * @author MCD Application Team + * @brief Transport layer for the mailbox interface + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "stm32_wpan_common.h" +#include "hw.h" + +#include "stm_list.h" +#include "tl.h" +#include "mbox_def.h" + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/**< reference table */ +PLACE_IN_SECTION("MAPPING_TABLE") static volatile MB_RefTable_t TL_RefTable; +PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static MB_DeviceInfoTable_t TL_DeviceInfoTable; +PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static MB_BleTable_t TL_BleTable; +PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static MB_ThreadTable_t TL_ThreadTable; +PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static MB_LldTestsTable_t TL_LldTestsTable; +PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static MB_SysTable_t TL_SysTable; +PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static MB_MemManagerTable_t TL_MemManagerTable; +PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static MB_TracesTable_t TL_TracesTable; +PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static MB_Mac_802_15_4_t TL_Mac_802_15_4_Table; +PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static MB_ZigbeeTable_t TL_Zigbee_Table; + +/**< tables */ +PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static tListNode FreeBufQueue; +PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static tListNode TracesEvtQueue; +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static uint8_t CsBuffer[sizeof(TL_PacketHeader_t) + TL_EVT_HDR_SIZE + sizeof(TL_CsEvt_t)]; +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static tListNode EvtQueue; +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static tListNode SystemEvtQueue; + + +static tListNode LocalFreeBufQueue; +static void (* BLE_IoBusEvtCallBackFunction) (TL_EvtPacket_t *phcievt); +static void (* BLE_IoBusAclDataTxAck) ( void ); +static void (* SYS_CMD_IoBusCallBackFunction) (TL_EvtPacket_t *phcievt); +static void (* SYS_EVT_IoBusCallBackFunction) (TL_EvtPacket_t *phcievt); + + +/* Global variables ----------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void SendFreeBuf( void ); + +/* Public Functions Definition ------------------------------------------------------*/ + +/****************************************************************************** + * GENERAL + ******************************************************************************/ +void TL_Enable( void ) +{ + HW_IPCC_Enable(); + + return; +} + + +void TL_Init( void ) +{ + TL_RefTable.p_device_info_table = &TL_DeviceInfoTable; + TL_RefTable.p_ble_table = &TL_BleTable; + TL_RefTable.p_thread_table = &TL_ThreadTable; + TL_RefTable.p_lld_tests_table = &TL_LldTestsTable; + TL_RefTable.p_sys_table = &TL_SysTable; + TL_RefTable.p_mem_manager_table = &TL_MemManagerTable; + TL_RefTable.p_traces_table = &TL_TracesTable; + TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table; + TL_RefTable.p_zigbee_table = &TL_Zigbee_Table; + HW_IPCC_Init(); + + return; +} + + +/****************************************************************************** + * BLE + ******************************************************************************/ +int32_t TL_BLE_Init( void* pConf ) +{ + MB_BleTable_t * p_bletable; + + TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf; + + LST_init_head (&EvtQueue); + + p_bletable = TL_RefTable.p_ble_table; + + p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer; + p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer; + p_bletable->pcs_buffer = (uint8_t*)CsBuffer; + p_bletable->pevt_queue = (uint8_t*)&EvtQueue; + + HW_IPCC_BLE_Init(); + + BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack; + BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck; + + return 0; +} + +int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size ) +{ + (void)(buffer); + (void)(size); + + ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE; + + HW_IPCC_BLE_SendCmd(); + + return 0; +} + +void HW_IPCC_BLE_RxEvtNot(void) +{ + TL_EvtPacket_t *phcievt; + + while(LST_is_empty(&EvtQueue) == FALSE) + { + LST_remove_head (&EvtQueue, (tListNode **)&phcievt); + + BLE_IoBusEvtCallBackFunction(phcievt); + } + + return; +} + +int32_t TL_BLE_SendAclData( uint8_t* buffer, uint16_t size ) +{ + (void)(buffer); + (void)(size); + + ((TL_AclDataPacket_t *)(TL_RefTable.p_ble_table->phci_acl_data_buffer))->AclDataSerial.type = TL_ACL_DATA_PKT_TYPE; + + HW_IPCC_BLE_SendAclData(); + + return 0; +} + +void HW_IPCC_BLE_AclDataAckNot(void) +{ + BLE_IoBusAclDataTxAck( ); + + return; +} + +/****************************************************************************** + * SYSTEM + ******************************************************************************/ +int32_t TL_SYS_Init( void* pConf ) +{ + MB_SysTable_t * p_systable; + + TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf; + + LST_init_head (&SystemEvtQueue); + p_systable = TL_RefTable.p_sys_table; + p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer; + p_systable->sys_queue = (uint8_t*)&SystemEvtQueue; + + HW_IPCC_SYS_Init(); + + SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt; + SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt; + + return 0; +} + +int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size ) +{ + (void)(buffer); + (void)(size); + + ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE; + + HW_IPCC_SYS_SendCmd(); + + return 0; +} + +void HW_IPCC_SYS_CmdEvtNot(void) +{ + SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) ); + + return; +} + +void HW_IPCC_SYS_EvtNot( void ) +{ + TL_EvtPacket_t *p_evt; + + while(LST_is_empty(&SystemEvtQueue) == FALSE) + { + LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt); + SYS_EVT_IoBusCallBackFunction( p_evt ); + } + + return; +} + +/****************************************************************************** + * THREAD + ******************************************************************************/ +#ifdef THREAD_WB +void TL_THREAD_Init( TL_TH_Config_t *p_Config ) +{ + MB_ThreadTable_t * p_thread_table; + + p_thread_table = TL_RefTable.p_thread_table; + + p_thread_table->clicmdrsp_buffer = p_Config->p_ThreadCliRspBuffer; + p_thread_table->otcmdrsp_buffer = p_Config->p_ThreadOtCmdRspBuffer; + p_thread_table->notack_buffer = p_Config->p_ThreadNotAckBuffer; + + HW_IPCC_THREAD_Init(); + + return; +} + +void TL_OT_SendCmd( void ) +{ + ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->otcmdrsp_buffer))->cmdserial.type = TL_OTCMD_PKT_TYPE; + + HW_IPCC_OT_SendCmd(); + + return; +} + +void TL_CLI_SendCmd( void ) +{ + ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->clicmdrsp_buffer))->cmdserial.type = TL_CLICMD_PKT_TYPE; + + HW_IPCC_CLI_SendCmd(); + + return; +} + +void TL_THREAD_SendAck ( void ) +{ + ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE; + + HW_IPCC_THREAD_SendAck(); + + return; +} + +void TL_THREAD_CliSendAck ( void ) +{ + ((TL_CmdPacket_t *)(TL_RefTable.p_thread_table->notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE; + + HW_IPCC_THREAD_CliSendAck(); + + return; +} + +void HW_IPCC_OT_CmdEvtNot(void) +{ + TL_OT_CmdEvtReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->otcmdrsp_buffer) ); + + return; +} + +void HW_IPCC_THREAD_EvtNot( void ) +{ + TL_THREAD_NotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->notack_buffer) ); + + return; +} + +void HW_IPCC_THREAD_CliEvtNot( void ) +{ + TL_THREAD_CliNotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_thread_table->clicmdrsp_buffer) ); + + return; +} + +__WEAK void TL_OT_CmdEvtReceived( TL_EvtPacket_t * Otbuffer ){}; +__WEAK void TL_THREAD_NotReceived( TL_EvtPacket_t * Notbuffer ){}; +__WEAK void TL_THREAD_CliNotReceived( TL_EvtPacket_t * Notbuffer ){}; + +#endif /* THREAD_WB */ + +/****************************************************************************** + * LLD TESTS + ******************************************************************************/ +#ifdef LLD_TESTS_WB +void TL_LLDTESTS_Init( TL_LLD_tests_Config_t *p_Config ) +{ + MB_LldTestsTable_t * p_lld_tests_table; + + p_lld_tests_table = TL_RefTable.p_lld_tests_table; + p_lld_tests_table->clicmdrsp_buffer = p_Config->p_LldTestsCliCmdRspBuffer; + p_lld_tests_table->m0cmd_buffer = p_Config->p_LldTestsM0CmdBuffer; + HW_IPCC_LLDTESTS_Init(); + return; +} + +void TL_LLDTESTS_SendCliCmd( void ) +{ + ((TL_CmdPacket_t *)(TL_RefTable.p_lld_tests_table->clicmdrsp_buffer))->cmdserial.type = TL_CLICMD_PKT_TYPE; + HW_IPCC_LLDTESTS_SendCliCmd(); + return; +} + +void HW_IPCC_LLDTESTS_ReceiveCliRsp( void ) +{ + TL_LLDTESTS_ReceiveCliRsp( (TL_CmdPacket_t*)(TL_RefTable.p_lld_tests_table->clicmdrsp_buffer) ); + return; +} + +void TL_LLDTESTS_SendCliRspAck( void ) +{ + HW_IPCC_LLDTESTS_SendCliRspAck(); + return; +} + +void HW_IPCC_LLDTESTS_ReceiveM0Cmd( void ) +{ + TL_LLDTESTS_ReceiveM0Cmd( (TL_CmdPacket_t*)(TL_RefTable.p_lld_tests_table->m0cmd_buffer) ); + return; +} + + +void TL_LLDTESTS_SendM0CmdAck( void ) +{ + HW_IPCC_LLDTESTS_SendM0CmdAck(); + return; +} + +__WEAK void TL_LLDTESTS_ReceiveCliRsp( TL_CmdPacket_t * Notbuffer ){}; +__WEAK void TL_LLDTESTS_ReceiveM0Cmd( TL_CmdPacket_t * Notbuffer ){}; +#endif /* LLD_TESTS_WB */ + +#ifdef MAC_802_15_4_WB +/****************************************************************************** + * MAC 802.15.4 + ******************************************************************************/ +void TL_MAC_802_15_4_Init( TL_MAC_802_15_4_Config_t *p_Config ) +{ + MB_Mac_802_15_4_t * p_mac_802_15_4_table; + + p_mac_802_15_4_table = TL_RefTable.p_mac_802_15_4_table; + + p_mac_802_15_4_table->p_cmdrsp_buffer = p_Config->p_Mac_802_15_4_CmdRspBuffer; + p_mac_802_15_4_table->p_notack_buffer = p_Config->p_Mac_802_15_4_NotAckBuffer; + + HW_IPCC_MAC_802_15_4_Init(); + + return; +} + +void TL_MAC_802_15_4_SendCmd( void ) +{ + ((TL_CmdPacket_t *)(TL_RefTable.p_mac_802_15_4_table->p_cmdrsp_buffer))->cmdserial.type = TL_OTCMD_PKT_TYPE; + + HW_IPCC_MAC_802_15_4_SendCmd(); + + return; +} + +void TL_MAC_802_15_4_SendAck ( void ) +{ + ((TL_CmdPacket_t *)(TL_RefTable.p_mac_802_15_4_table->p_notack_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE; + + HW_IPCC_MAC_802_15_4_SendAck(); + + return; +} + +void HW_IPCC_MAC_802_15_4_CmdEvtNot(void) +{ + TL_MAC_802_15_4_CmdEvtReceived( (TL_EvtPacket_t*)(TL_RefTable.p_mac_802_15_4_table->p_cmdrsp_buffer) ); + + return; +} + +void HW_IPCC_MAC_802_15_4_EvtNot( void ) +{ + TL_MAC_802_15_4_NotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_mac_802_15_4_table->p_notack_buffer) ); + + return; +} + +__WEAK void TL_MAC_802_15_4_CmdEvtReceived( TL_EvtPacket_t * Otbuffer ){}; +__WEAK void TL_MAC_802_15_4_NotReceived( TL_EvtPacket_t * Notbuffer ){}; +#endif + +#ifdef ZIGBEE_WB +/****************************************************************************** + * ZIGBEE + ******************************************************************************/ +void TL_ZIGBEE_Init( TL_ZIGBEE_Config_t *p_Config ) +{ + MB_ZigbeeTable_t * p_zigbee_table; + + p_zigbee_table = TL_RefTable.p_zigbee_table; + p_zigbee_table->appliCmdM4toM0_buffer = p_Config->p_ZigbeeOtCmdRspBuffer; + p_zigbee_table->notifM0toM4_buffer = p_Config->p_ZigbeeNotAckBuffer; + p_zigbee_table->requestM0toM4_buffer = p_Config->p_ZigbeeNotifRequestBuffer; + + HW_IPCC_ZIGBEE_Init(); + + return; +} + +/* Zigbee M4 to M0 Request */ +void TL_ZIGBEE_SendM4RequestToM0( void ) +{ + ((TL_CmdPacket_t *)(TL_RefTable.p_zigbee_table->appliCmdM4toM0_buffer))->cmdserial.type = TL_OTCMD_PKT_TYPE; + + HW_IPCC_ZIGBEE_SendM4RequestToM0(); + + return; +} + +/* Used to receive an ACK from the M0 */ +void HW_IPCC_ZIGBEE_RecvAppliAckFromM0(void) +{ + TL_ZIGBEE_CmdEvtReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->appliCmdM4toM0_buffer) ); + + return; +} + +/* Zigbee notification from M0 to M4 */ +void HW_IPCC_ZIGBEE_RecvM0NotifyToM4( void ) +{ + TL_ZIGBEE_NotReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->notifM0toM4_buffer) ); + + return; +} + +/* Send an ACK to the M0 for a Notification */ +void TL_ZIGBEE_SendM4AckToM0Notify ( void ) +{ + ((TL_CmdPacket_t *)(TL_RefTable.p_zigbee_table->notifM0toM4_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE; + + HW_IPCC_ZIGBEE_SendM4AckToM0Notify(); + + return; +} + +/* Zigbee M0 to M4 Request */ +void HW_IPCC_ZIGBEE_RecvM0RequestToM4( void ) +{ + TL_ZIGBEE_M0RequestReceived( (TL_EvtPacket_t*)(TL_RefTable.p_zigbee_table->requestM0toM4_buffer) ); + + return; +} + +/* Send an ACK to the M0 for a Request */ +void TL_ZIGBEE_SendM4AckToM0Request(void) +{ + ((TL_CmdPacket_t *)(TL_RefTable.p_zigbee_table->requestM0toM4_buffer))->cmdserial.type = TL_OTACK_PKT_TYPE; + + HW_IPCC_ZIGBEE_SendM4AckToM0Request(); + + return; +} + + +__WEAK void TL_ZIGBEE_CmdEvtReceived( TL_EvtPacket_t * Otbuffer ){}; +__WEAK void TL_ZIGBEE_NotReceived( TL_EvtPacket_t * Notbuffer ){}; +#endif + + + +/****************************************************************************** + * MEMORY MANAGER + ******************************************************************************/ +void TL_MM_Init( TL_MM_Config_t *p_Config ) +{ + static MB_MemManagerTable_t * p_mem_manager_table; + + LST_init_head (&FreeBufQueue); + LST_init_head (&LocalFreeBufQueue); + + p_mem_manager_table = TL_RefTable.p_mem_manager_table; + + p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool; + p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize; + p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue; + p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer; + p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer; + p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool; + p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize; + + return; +} + +void TL_MM_EvtDone(TL_EvtPacket_t * phcievt) +{ + LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt); + + HW_IPCC_MM_SendFreeBuf( SendFreeBuf ); + + return; +} + +static void SendFreeBuf( void ) +{ + tListNode *p_node; + + while ( FALSE == LST_is_empty (&LocalFreeBufQueue) ) + { + LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node ); + LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node ); + } + + return; +} + + +/****************************************************************************** + * TRACES + ******************************************************************************/ +void TL_TRACES_Init( void ) +{ + LST_init_head (&TracesEvtQueue); + + TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue; + + HW_IPCC_TRACES_Init(); + + return; +} + +void HW_IPCC_TRACES_EvtNot(void) +{ + TL_EvtPacket_t *phcievt; + + while(LST_is_empty(&TracesEvtQueue) == FALSE) + { + LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt); + TL_TRACES_EvtReceived( phcievt ); + } + + return; +} + +__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt ) +{ + (void)(hcievt); +} + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_thread_hci.c b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_thread_hci.c new file mode 100644 index 0000000..9a6a61f --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_thread_hci.c @@ -0,0 +1,51 @@ +/** + ****************************************************************************** + * @file tl_thread_hci.c + * @author MCD Application Team + * @brief Function for managing HCI interface. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "stm32_wpan_common.h" +#include "stm_list.h" +#include "tl.h" +#include "tl_thread_hci.h" + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ + + + +/* Private macros ------------------------------------------------------------*/ + +/* Public variables ---------------------------------------------------------*/ + + + +/* Private variables ---------------------------------------------------------*/ + + +/* Private function prototypes -----------------------------------------------*/ + + +/* Private functions ----------------------------------------------------------*/ +__WEAK void Pre_OtCmdProcessing(void){return;} +__WEAK void Ot_Cmd_Transfer(void){return;} +__WEAK Thread_OT_Cmd_Request_t* THREAD_Get_OTCmdPayloadBuffer(void){return 0;} +__WEAK Thread_OT_Cmd_Request_t* THREAD_Get_OTCmdRspPayloadBuffer(void){return 0;} +__WEAK Thread_OT_Cmd_Request_t* THREAD_Get_NotificationPayloadBuffer(void){return 0;} + + diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_thread_hci.h b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_thread_hci.h new file mode 100644 index 0000000..54f064a --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_thread_hci.h @@ -0,0 +1,37 @@ +/** + ****************************************************************************** + * @file tl_thread_hci.h + * @author MCD Application Team + * @brief Constants and functions for managing Thread TL + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +#ifndef __TL_THREAD_HCI_H_ +#define __TL_THREAD_HCI_H_ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_core_interface_def.h" + +/* Exported functions ------------------------------------------------------------*/ +void Pre_OtCmdProcessing(void); +void Ot_Cmd_Transfer(void); +Thread_OT_Cmd_Request_t* THREAD_Get_OTCmdPayloadBuffer(void); +Thread_OT_Cmd_Request_t* THREAD_Get_OTCmdRspPayloadBuffer(void); +Thread_OT_Cmd_Request_t* THREAD_Get_NotificationPayloadBuffer(void); + +/* Exported defines -----------------------------------------------------------*/ + + +#endif /* __TL_THREAD_HCI_H_ */ diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_zigbee_hci.c b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_zigbee_hci.c new file mode 100644 index 0000000..4130b3b --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_zigbee_hci.c @@ -0,0 +1,54 @@ +/** + ****************************************************************************** + * @file tl_zigbee_hci.c + * @author MCD Application Team + * @brief Function for managing HCI interface. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "stm32_wpan_common.h" +#include "hw.h" + +#include "stm_list.h" + +#include "tl.h" +#include "tl_zigbee_hci.h" + + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ + + + +/* Private macros ------------------------------------------------------------*/ + +/* Public variables ---------------------------------------------------------*/ + + + +/* Private variables ---------------------------------------------------------*/ + + +/* Private function prototypes -----------------------------------------------*/ + + +/* Private functions ----------------------------------------------------------*/ +__weak void Pre_ZigbeeCmdProcessing(void){return;} +__weak void ZIGBEE_CmdTransfer(void){return;} +__weak Zigbee_Cmd_Request_t* ZIGBEE_Get_OTCmdPayloadBuffer(void){return 0;} +__weak Zigbee_Cmd_Request_t* ZIGBEE_Get_OTCmdRspPayloadBuffer(void){return 0;} +__weak Zigbee_Cmd_Request_t* ZIGBEE_Get_NotificationPayloadBuffer(void){return 0;} +__weak Zigbee_Cmd_Request_t* ZIGBEE_Get_M0RequestPayloadBuffer(void){return 0;} diff --git a/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_zigbee_hci.h b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_zigbee_hci.h new file mode 100644 index 0000000..6d239a2 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_zigbee_hci.h @@ -0,0 +1,42 @@ +/** + ****************************************************************************** + * @file tl_zigbee_hci.h + * @author MCD Application Team + * @brief Constants and functions for managing Thread TL + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +#ifndef __TL_ZIGBEE_HCI_H_ +#define __TL_ZIGBEE_HCI_H_ + +/* Includes ------------------------------------------------------------------*/ +#include "zigbee_core.h" +#include "stm32wbxx_core_interface_def.h" +#include "tl.h" +#include + + +/* Exported functions ------------------------------------------------------------*/ +void Pre_ZigbeeCmdProcessing(void); +void ZIGBEE_CmdTransfer(void); +Zigbee_Cmd_Request_t* ZIGBEE_Get_OTCmdPayloadBuffer(void); +Zigbee_Cmd_Request_t* ZIGBEE_Get_OTCmdRspPayloadBuffer(void); +Zigbee_Cmd_Request_t* ZIGBEE_Get_NotificationPayloadBuffer(void); +Zigbee_Cmd_Request_t* ZIGBEE_Get_M0RequestPayloadBuffer(void); + +/* Exported defines -----------------------------------------------------------*/ + + +#endif /* __TL_ZIGBEE_HCI_H_*/ diff --git a/Middlewares/ST/STM32_WPAN/stm32_wpan_common.h b/Middlewares/ST/STM32_WPAN/stm32_wpan_common.h new file mode 100644 index 0000000..32f3144 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/stm32_wpan_common.h @@ -0,0 +1,170 @@ +/** + ****************************************************************************** + * @file stm32_wpan_common.h + * @author MCD Application Team + * @brief Common file to utilities + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2018 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32_WPAN_COMMON_H +#define __STM32_WPAN_COMMON_H + +#ifdef __cplusplus +extern "C" { +#endif + +#if defined ( __CC_ARM ) + #define __ASM __asm /*!< asm keyword for ARM Compiler */ + #define __INLINE __inline /*!< inline keyword for ARM Compiler */ + #define __STATIC_INLINE static __inline +#elif defined ( __ICCARM__ ) + #define __ASM __asm /*!< asm keyword for IAR Compiler */ + #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */ + #define __STATIC_INLINE static inline +#elif defined ( __GNUC__ ) + #define __ASM __asm /*!< asm keyword for GNU Compiler */ + #define __INLINE inline /*!< inline keyword for GNU Compiler */ + #define __STATIC_INLINE static inline +#endif + +#include +#include +#include +#include +#include +#include "cmsis_compiler.h" + + /* -------------------------------- * + * Basic definitions * + * -------------------------------- */ + +#undef NULL +#define NULL 0U + +#undef FALSE +#define FALSE 0U + +#undef TRUE +#define TRUE (!0U) + + /* -------------------------------- * + * Critical Section definition * + * -------------------------------- */ +#undef BACKUP_PRIMASK +#define BACKUP_PRIMASK() uint32_t primask_bit= __get_PRIMASK() + +#undef DISABLE_IRQ +#define DISABLE_IRQ() __disable_irq() + +#undef RESTORE_PRIMASK +#define RESTORE_PRIMASK() __set_PRIMASK(primask_bit) + + /* -------------------------------- * + * Macro delimiters * + * -------------------------------- */ +#undef M_BEGIN +#define M_BEGIN do { + +#undef M_END +#define M_END } while(0) + + /* -------------------------------- * + * Some useful macro definitions * + * -------------------------------- */ +#undef MAX +#define MAX( x, y ) (((x)>(y))?(x):(y)) + +#undef MIN +#define MIN( x, y ) (((x)<(y))?(x):(y)) + +#undef MODINC +#define MODINC( a, m ) M_BEGIN (a)++; if ((a)>=(m)) (a)=0; M_END + +#undef MODDEC +#define MODDEC( a, m ) M_BEGIN if ((a)==0) (a)=(m); (a)--; M_END + +#undef MODADD +#define MODADD( a, b, m ) M_BEGIN (a)+=(b); if ((a)>=(m)) (a)-=(m); M_END + +#undef MODSUB +#define MODSUB( a, b, m ) MODADD( a, (m)-(b), m ) + +#undef ALIGN +#ifdef WIN32 +#define ALIGN(n) +#else +#define ALIGN(n) __attribute__((aligned(n))) +#endif + +#undef PAUSE +#define PAUSE( t ) M_BEGIN \ + volatile int _i; \ + for ( _i = t; _i > 0; _i -- ); \ + M_END +#undef DIVF +#define DIVF( x, y ) ((x)/(y)) + +#undef DIVC +#define DIVC( x, y ) (((x)+(y)-1)/(y)) + +#undef DIVR +#define DIVR( x, y ) (((x)+((y)/2))/(y)) + +#undef SHRR +#define SHRR( x, n ) ((((x)>>((n)-1))+1)>>1) + +#undef BITN +#define BITN( w, n ) (((w)[(n)/32] >> ((n)%32)) & 1) + +#undef BITNSET +#define BITNSET( w, n, b ) M_BEGIN (w)[(n)/32] |= ((U32)(b))<<((n)%32); M_END + +/* -------------------------------- * + * Section attribute * + * -------------------------------- */ +#undef PLACE_IN_SECTION +#define PLACE_IN_SECTION( __x__ ) __attribute__((section (__x__))) + +/* ----------------------------------- * + * Packed usage (compiler dependent) * + * ----------------------------------- */ +#undef PACKED__ +#undef PACKED_STRUCT + +#if defined ( __CC_ARM ) + #if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050U) + #define PACKED__ __attribute__((packed)) + #define PACKED_STRUCT struct PACKED__ + #else + #define PACKED__(TYPE) __packed TYPE + #define PACKED_STRUCT PACKED__(struct) + #endif +#elif defined ( __GNUC__ ) + #define PACKED__ __attribute__((packed)) + #define PACKED_STRUCT struct PACKED__ +#elif defined (__ICCARM__) + #define PACKED_STRUCT __packed struct +#elif + #define PACKED_STRUCT __packed struct +#endif + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32_WPAN_COMMON_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c b/Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c new file mode 100644 index 0000000..58266c6 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c @@ -0,0 +1,332 @@ +/** + ****************************************************************************** + * @file dbg_trace.c + * @author MCD Application Team + * @brief This file contains the Interface with BLE Drivers functions. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "utilities_common.h" +#include "stm_queue.h" +#include "dbg_trace.h" + +/* Definition of the function */ +#if !defined(__GNUC__) /* SW4STM32 */ +size_t __write(int handle, const unsigned char * buf, size_t bufSize); +#endif + +/** @addtogroup TRACE + * @{ + */ + + +/** @defgroup TRACE_LOG + * @brief TRACE Logging functions + * @{ + */ + +/* Private typedef -----------------------------------------------------------*/ +/** @defgroup TRACE Log private typedef + * @{ + */ + +/** + * @} + */ + +/* Private defines -----------------------------------------------------------*/ +/** @defgroup TRACE Log private defines + * @{ + */ + +/** + * @} + */ + +/* Private macros ------------------------------------------------------------*/ +/** @defgroup TRACE Log private macros + * @{ + */ +/** + * @} + */ + +/* Private variables ---------------------------------------------------------*/ +/** @defgroup TRACE Log private variables + * @{ + */ +#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 )) +#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0) +static queue_t MsgDbgTraceQueue; +static uint8_t MsgDbgTraceQueueBuff[DBG_TRACE_MSG_QUEUE_SIZE]; +#endif +__IO ITStatus DbgTracePeripheralReady = SET; +#endif +/** + * @} + */ + +/* Global variables ----------------------------------------------------------*/ +/** @defgroup TRACE Log Global variable + * @{ + */ +/** + * @} + */ + +/* Private function prototypes -----------------------------------------------*/ +/** @defgroup TRACE Log private function prototypes + * @{ + */ +#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 )) +static void DbgTrace_TxCpltCallback(void); +#endif + + +/** + * @} + */ + + +/* Private Functions Definition ------------------------------------------------------*/ +/** @defgroup TRACE Log Private function + * @{ + */ + + +/* Functions Definition ------------------------------------------------------*/ +/** @defgroup TRACE Log APIs + * @{ + */ + +/** + * @brief DbgTraceGetFileName: Return filename string extracted from full path information + * @param *fullPath Fullpath string (path + filename) + * @retval char* Pointer on filename string + */ + +const char *DbgTraceGetFileName(const char *fullpath) +{ + const char *ret = fullpath; + + if (strrchr(fullpath, '\\') != NULL) + { + ret = strrchr(fullpath, '\\') + 1; + } + else if (strrchr(fullpath, '/') != NULL) + { + ret = strrchr(fullpath, '/') + 1; + } + + return ret; +} + +/** + * @brief DbgTraceBuffer: Output buffer content information to output Stream + * @param *pBuffer Pointer on buffer to be output + * @param u32Length buffer Size + * @paramt strFormat string as expected by "printf" function. Used to desrcibe buffer content information. + * @param ... Paremeters to be "formatted" in strFormat string (if any) + * @retval None + */ + +void DbgTraceBuffer(const void *pBuffer, uint32_t u32Length, const char *strFormat, ...) +{ + va_list vaArgs; + uint32_t u32Index; + va_start(vaArgs, strFormat); + vprintf(strFormat, vaArgs); + va_end(vaArgs); + for (u32Index = 0; u32Index < u32Length; u32Index ++) + { + printf(" %02X", ((const uint8_t *) pBuffer)[u32Index]); + } +} + +#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 )) +/** + * @brief DBG_TRACE USART Tx Transfer completed callback + * @param UartHandle: UART handle. + * @note Indicate the end of the transmission of a DBG_TRACE trace buffer to DBG_TRACE USART. If queue + * contains new trace data to transmit, start a new transmission. + * @retval None + */ +static void DbgTrace_TxCpltCallback(void) +{ +#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0) + uint8_t* buf; + uint16_t bufSize; + + BACKUP_PRIMASK(); + + DISABLE_IRQ(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + /* Remove element just sent to UART */ + CircularQueue_Remove(&MsgDbgTraceQueue,&bufSize); + + /* Sense if new data to be sent */ + buf=CircularQueue_Sense(&MsgDbgTraceQueue,&bufSize); + + + if ( buf != NULL) + { + RESTORE_PRIMASK(); + DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback); + } + else + { + DbgTracePeripheralReady = SET; + RESTORE_PRIMASK(); + } + +#else + BACKUP_PRIMASK(); + + DISABLE_IRQ(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + + DbgTracePeripheralReady = SET; + + RESTORE_PRIMASK(); +#endif +} +#endif + +void DbgTraceInit( void ) +{ +#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 )) + DbgOutputInit(); +#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0) + CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG); +#endif +#endif + return; +} + + +#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 )) +#if defined(__GNUC__) /* SW4STM32 (GCC) */ +/** + * @brief _write: override the __write standard lib function to redirect printf to USART. + * @param handle output handle (STDIO, STDERR...) + * @param buf buffer to write + * @param bufsize buffer size + * @param ...: arguments to be formatted in format string + * @retval none + */ +size_t _write(int handle, const unsigned char * buf, size_t bufSize) +{ + return ( DbgTraceWrite(handle, buf, bufSize) ); +} + +#else +/** + * @brief __write: override the _write standard lib function to redirect printf to USART. + * @param handle output handle (STDIO, STDERR...) + * @param buf buffer to write + * @param bufsize buffer size + * @param ...: arguments to be formatted in format string + * @retval none + */ +size_t __write(int handle, const unsigned char * buf, size_t bufSize) +{ + return ( DbgTraceWrite(handle, buf, bufSize) ); +} +#endif /* #if defined(__GNUC__) */ + +/** + * @brief Override the standard lib function to redirect printf to USART. + * @param handle output handle (STDIO, STDERR...) + * @param buf buffer to write + * @param bufsize buffer size + * @retval Number of elements written + */ +size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize) +{ + size_t chars_written = 0; + uint8_t* buffer; + + BACKUP_PRIMASK(); + + /* Ignore flushes */ + if ( handle == -1 ) + { + chars_written = ( size_t ) 0; + } + /* Only allow stdout/stderr output */ + else if ( ( handle != 1 ) && ( handle != 2 ) ) + { + chars_written = ( size_t ) - 1; + } + /* Parameters OK, call the low-level character output routine */ + else if (bufSize != 0) + { + chars_written = bufSize; + /* If queue emepty and TX free, send directly */ + /* CS Start */ + +#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0) + DISABLE_IRQ(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + buffer=CircularQueue_Add(&MsgDbgTraceQueue,(uint8_t*)buf, bufSize,1); + if (buffer && DbgTracePeripheralReady) + { + DbgTracePeripheralReady = RESET; + RESTORE_PRIMASK(); + DbgOutputTraces((uint8_t*)buffer, bufSize, DbgTrace_TxCpltCallback); + } + else + { + RESTORE_PRIMASK(); + } +#else + DISABLE_IRQ(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + DbgTracePeripheralReady = RESET; + RESTORE_PRIMASK(); + + DbgOutputTraces((uint8_t*)buf, bufSize, DbgTrace_TxCpltCallback); + while (!DbgTracePeripheralReady); +#endif + /* CS END */ + } + return ( chars_written ); +} + +#if defined ( __CC_ARM ) /* Keil */ + +/* For KEIL re-implement our own version of fputc */ +int fputc(int ch, FILE *f) +{ + /* temp char avoids endianness issue */ + char tempch = ch; + /* Write one character to Debug Circular Queue */ + DbgTraceWrite(1U, (const unsigned char *) &tempch, 1); + return ch; +} + +#endif /* #if defined ( __CC_ARM ) */ + +#endif /* #if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 )) */ + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/utilities/dbg_trace.h b/Middlewares/ST/STM32_WPAN/utilities/dbg_trace.h new file mode 100644 index 0000000..49839a0 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/utilities/dbg_trace.h @@ -0,0 +1,104 @@ +/** + ****************************************************************************** + * @file dbg_trace.h + * @author MCD Application Team + * @brief Header for dbg_trace.c + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __DBG_TRACE_H__ +#define __DBG_TRACE_H__ + +#ifdef __cplusplus +extern "C" +{ +#endif + +/* Exported types ------------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +#if ( ( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ) ) +#define PRINT_LOG_BUFF_DBG(...) DbgTraceBuffer(__VA_ARGS__) +#if ( CFG_DEBUG_TRACE_FULL != 0 ) +#define PRINT_MESG_DBG(...) do{printf("\r\n [%s][%s][%d] ", DbgTraceGetFileName(__FILE__),__FUNCTION__,__LINE__);printf(__VA_ARGS__);}while(0); +#else +#define PRINT_MESG_DBG printf +#endif +#else +#define PRINT_LOG_BUFF_DBG(...) +#define PRINT_MESG_DBG(...) +#endif + +#define PRINT_NO_MESG(...) + +/* Exported functions ------------------------------------------------------- */ + + /** + * @brief Request the user to initialize the peripheral to output traces + * + * @param None + * @retval None + */ +extern void DbgOutputInit( void ); + +/** + * @brief Request the user to sent the traces on the output peripheral + * + * @param p_data: Address of the buffer to be sent + * @param size: Size of the data to be sent + * @param cb: Function to be called when the data has been sent + * @retval None + */ +extern void DbgOutputTraces( uint8_t *p_data, uint16_t size, void (*cb)(void) ); + +/** + * @brief DbgTraceInit Initialize Logging feature. + * + * @param: None + * @retval: None + */ +void DbgTraceInit( void ); + +/**********************************************************************************************************************/ +/** This function outputs into the log the buffer (in hex) and the provided format string and arguments. + *********************************************************************************************************************** + * + * @param pBuffer Buffer to be output into the logs. + * @param u32Length Length of the buffer, in bytes. + * @param strFormat The format string in printf() style. + * @param ... Arguments of the format string. + * + **********************************************************************************************************************/ +void DbgTraceBuffer( const void *pBuffer , uint32_t u32Length , const char *strFormat , ... ); + +const char *DbgTraceGetFileName( const char *fullpath ); + +/** + * @brief Override the standard lib function to redirect printf to USART. + * @param handle output handle (STDIO, STDERR...) + * @param buf buffer to write + * @param bufsize buffer size + * @retval Number of elements written + */ +size_t DbgTraceWrite(int handle, const unsigned char * buf, size_t bufSize); + +#ifdef __cplusplus +} +#endif + +#endif /*__DBG_TRACE_H__ */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/utilities/otp.c b/Middlewares/ST/STM32_WPAN/utilities/otp.c new file mode 100644 index 0000000..1779617 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/utilities/otp.c @@ -0,0 +1,53 @@ +/** + ****************************************************************************** + * @file otp.c + * @author MCD Application Team + * @brief OTP manager + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "utilities_common.h" + +#include "otp.h" + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Global variables ----------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Functions Definition ------------------------------------------------------*/ + +uint8_t * OTP_Read( uint8_t id ) +{ + uint8_t *p_id; + + p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ; + + while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) ) + { + p_id -= 8 ; + } + + if((*( p_id + 7 )) != id) + { + p_id = 0 ; + } + + return p_id ; +} + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/utilities/otp.h b/Middlewares/ST/STM32_WPAN/utilities/otp.h new file mode 100644 index 0000000..b39a37a --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/utilities/otp.h @@ -0,0 +1,66 @@ +/** + ****************************************************************************** + * @file otp.h + * @author MCD Application Team + * @brief OTP manager interface + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __OTP_H +#define __OTP_H + +#ifdef __cplusplus +extern "C" { +#endif + + /* Includes ------------------------------------------------------------------*/ +#include "utilities_common.h" + + /* Exported types ------------------------------------------------------------*/ + typedef PACKED_STRUCT + { + uint8_t bd_address[6]; + uint8_t hse_tuning; + uint8_t id; + } OTP_ID0_t; + + /* Exported constants --------------------------------------------------------*/ + /* External variables --------------------------------------------------------*/ + /* Exported macros -----------------------------------------------------------*/ + /* Exported functions ------------------------------------------------------- */ + + /** + * @brief This API return the address (64 bits aligned) of the ID parameter in the OTP + * It returns the first ID declaration found from the higher address down to the base address + * The user shall fill the OTP from the base address to the top of the OTP so that the more recent + * declaration is returned by the API + * The OTP manager handles only 64bits parameter + * | Id | Parameter | + * | 8bits | 58bits | + * | MSB | LSB | + * + * @param id: ID of the parameter to read from OTP + * @retval Address of the ID in the OTP - returns 0 when no ID found + */ + uint8_t * OTP_Read( uint8_t id ); + +#ifdef __cplusplus +} +#endif + +#endif /*__OTP_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Middlewares/ST/STM32_WPAN/utilities/stm_list.c b/Middlewares/ST/STM32_WPAN/utilities/stm_list.c new file mode 100644 index 0000000..42e2d50 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/utilities/stm_list.c @@ -0,0 +1,208 @@ +/** + ****************************************************************************** + * @file stm_list.c + * @author MCD Application Team + * @brief TCircular Linked List Implementation. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/****************************************************************************** + * Include Files + ******************************************************************************/ +#include "utilities_common.h" + +#include "stm_list.h" + +/****************************************************************************** + * Function Definitions + ******************************************************************************/ +void LST_init_head (tListNode * listHead) +{ + listHead->next = listHead; + listHead->prev = listHead; +} + +uint8_t LST_is_empty (tListNode * listHead) +{ + uint32_t primask_bit; + uint8_t return_value; + + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + if(listHead->next == listHead) + { + return_value = TRUE; + } + else + { + return_value = FALSE; + } + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ + + return return_value; +} + +void LST_insert_head (tListNode * listHead, tListNode * node) +{ + uint32_t primask_bit; + + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + + node->next = listHead->next; + node->prev = listHead; + listHead->next = node; + (node->next)->prev = node; + + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +} + + +void LST_insert_tail (tListNode * listHead, tListNode * node) +{ + uint32_t primask_bit; + + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + + node->next = listHead; + node->prev = listHead->prev; + listHead->prev = node; + (node->prev)->next = node; + + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +} + + +void LST_remove_node (tListNode * node) +{ + uint32_t primask_bit; + + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + + (node->prev)->next = node->next; + (node->next)->prev = node->prev; + + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +} + + +void LST_remove_head (tListNode * listHead, tListNode ** node ) +{ + uint32_t primask_bit; + + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + + *node = listHead->next; + LST_remove_node (listHead->next); + + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +} + + +void LST_remove_tail (tListNode * listHead, tListNode ** node ) +{ + uint32_t primask_bit; + + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + + *node = listHead->prev; + LST_remove_node (listHead->prev); + + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +} + + +void LST_insert_node_after (tListNode * node, tListNode * ref_node) +{ + uint32_t primask_bit; + + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + + node->next = ref_node->next; + node->prev = ref_node; + ref_node->next = node; + (node->next)->prev = node; + + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +} + + +void LST_insert_node_before (tListNode * node, tListNode * ref_node) +{ + uint32_t primask_bit; + + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + + node->next = ref_node; + node->prev = ref_node->prev; + ref_node->prev = node; + (node->prev)->next = node; + + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +} + + +int LST_get_size (tListNode * listHead) +{ + int size = 0; + tListNode * temp; + uint32_t primask_bit; + + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + + temp = listHead->next; + while (temp != listHead) + { + size++; + temp = temp->next; + } + + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ + + return (size); +} + +void LST_get_next_node (tListNode * ref_node, tListNode ** node) +{ + uint32_t primask_bit; + + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + + *node = ref_node->next; + + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +} + + +void LST_get_prev_node (tListNode * ref_node, tListNode ** node) +{ + uint32_t primask_bit; + + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + + *node = ref_node->prev; + + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +} + diff --git a/Middlewares/ST/STM32_WPAN/utilities/stm_list.h b/Middlewares/ST/STM32_WPAN/utilities/stm_list.h new file mode 100644 index 0000000..78e7446 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/utilities/stm_list.h @@ -0,0 +1,55 @@ +/** + ****************************************************************************** + * @file stm_list.h + * @author MCD Application Team + * @brief Header file for linked list library. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +#ifndef _STM_LIST_H_ +#define _STM_LIST_H_ + +/* Includes ------------------------------------------------------------------*/ + +typedef struct _tListNode { + struct _tListNode * next; + struct _tListNode * prev; +} tListNode; + +void LST_init_head (tListNode * listHead); + +uint8_t LST_is_empty (tListNode * listHead); + +void LST_insert_head (tListNode * listHead, tListNode * node); + +void LST_insert_tail (tListNode * listHead, tListNode * node); + +void LST_remove_node (tListNode * node); + +void LST_remove_head (tListNode * listHead, tListNode ** node ); + +void LST_remove_tail (tListNode * listHead, tListNode ** node ); + +void LST_insert_node_after (tListNode * node, tListNode * ref_node); + +void LST_insert_node_before (tListNode * node, tListNode * ref_node); + +int LST_get_size (tListNode * listHead); + +void LST_get_next_node (tListNode * ref_node, tListNode ** node); + +void LST_get_prev_node (tListNode * ref_node, tListNode ** node); + +#endif /* _STM_LIST_H_ */ diff --git a/Middlewares/ST/STM32_WPAN/utilities/stm_queue.c b/Middlewares/ST/STM32_WPAN/utilities/stm_queue.c new file mode 100644 index 0000000..08512dc --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/utilities/stm_queue.c @@ -0,0 +1,376 @@ +/** + ****************************************************************************** + * @file stm_queue.c + * @author MCD Application Team + * @brief Queue management + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ + +/* Includes ------------------------------------------------------------------*/ +#include "utilities_common.h" + +#include "stm_queue.h" + +/* Private define ------------------------------------------------------------*/ +/* Private typedef -------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +#define MOD(X,Y) (((X) >= (Y)) ? ((X)-(Y)) : (X)) + +/* Private variables ---------------------------------------------------------*/ +/* Global variables ----------------------------------------------------------*/ +/* Extern variables ----------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ +/* Public functions ----------------------------------------------------------*/ + +/** + * @brief Initilaiilze queue strcuture . + * @note This function is used to initialize the global queue strcuture. + * @param q: pointer on queue strcture to be initialised + * @param queueBuffer: pointer on Queue Buffer + * @param queueSize: Size of Queue Buffer + * @param elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements + * @retval always 0 + */ +int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags) +{ + q->qBuff = queueBuffer; + q->first = 0; + q->last = 0; /* queueSize-1; */ + q->byteCount = 0; + q->elementCount = 0; + q->queueMaxSize = queueSize; + q->elementSize = elementSize; + q->optionFlags = optionFlags; + + if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize) + { + /* can not deal with splitting at the end of buffer with fixed size element */ + return -1; + } + return 0; +} + +/** + * @brief Add element to the queue . + * @note This function is used to add one or more element(s) to the Circular Queue . + * @param q: pointer on queue structure to be handled + * @param X; pointer on element(s) to be added + * @param elementSize: Size of element to be added to the queue. Only used if the queue manage variable size elements + * @param nbElements: number of elements in the in buffer pointed by x + * @retval pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big) + */ +uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements) +{ + + uint8_t* ptr = NULL; /* fct return ptr to the element freshly added, if no room fct return NULL */ + uint16_t curElementSize = 0; /* the size of the element currently stored at q->last position */ + uint8_t elemSizeStorageRoom = 0 ; /* Indicate the header (which contain only size) of element in case of varaibale size elemenet (q->elementsize == 0) */ + uint32_t curBuffPosition; /* the current position in the queue buffer */ + uint32_t i; /* loop counter */ + uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */ + uint32_t eob_free_size; /* Eof End of Quque Buffer Free Size */ + uint8_t wrap_will_occur = 0; /* indicate if a wrap around will occurs */ + uint8_t wrapped_element_eob_size; /* In case of Wrap around, indicat size of parta of elemenet that fit at thened of the queuue buffer */ + uint16_t overhead = 0; /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, + indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ + + + elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0; + /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */ + if (q->byteCount) + { + curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize; + } + /* if queue element have fixed size , reset the elementSize arg with fixed element size value */ + if (q->elementSize > 0) + { + elementSize = q->elementSize; + } + + eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0; + + /* check how many bytes of wrapped element (if anay) are at end of buffer */ + wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom)); + wrap_will_occur = wrapped_element_eob_size > elemSizeStorageRoom; + + overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead; + overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom : overhead; + + + /* Store now the elements if ennough room for all elements */ + if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) + { + /* loop to add all elements */ + for (i=0; i < nbElements; i++) + { + q->last = MOD ((q->last + curElementSize),q->queueMaxSize); + curBuffPosition = q->last; + + /* store the element */ + /* store fisrt the element size if element size is varaible */ + if (q->elementSize == 0) + { + q->qBuff[curBuffPosition++]= elementSize & 0xFF; + curBuffPosition = MOD(curBuffPosition, q->queueMaxSize); + q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ; + curBuffPosition = MOD(curBuffPosition, q->queueMaxSize); + q->byteCount += 2; + } + + /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */ + NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize); + /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; + In thi case part of data will copied at the end of the buffer and the rest a the beggining */ + if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG))) + { + /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room) */ + memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy); + /* Adjust bytes count */ + q->byteCount += NbBytesToCopy; + /* Wrap */ + curBuffPosition = 0; + /* set NbCopiedBytes bytes with ampount copied */ + NbCopiedBytes = NbBytesToCopy; + /* set the rest to copy if wrao , if no wrap will be 0 */ + NbBytesToCopy = elementSize - NbBytesToCopy; + /* set the current element Size, will be used to calaculate next last position at beggining of loop */ + curElementSize = (elementSize) + elemSizeStorageRoom ; + } + else if (NbBytesToCopy) /* We have a wrap to manage */ + { + /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */ + if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) + { + /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/ + if (q->elementSize == 0) + { + q->qBuff[curBuffPosition-2] = 0xFF; + q->qBuff[curBuffPosition-1] = 0xFF; + } + q->byteCount += NbBytesToCopy; /* invalid data at the end of buffer are take into account in byteCount */ + /* No bytes coped a the end of buffer */ + NbCopiedBytes = 0; + /* all element to be copied at the begnning of buffer */ + NbBytesToCopy = elementSize; + /* Wrap */ + curBuffPosition = 0; + /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */ + if (q->elementSize == 0) + { + q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF; + q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ; + q->byteCount += 2; + } + + } + /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */ + else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) + { + if (q->elementSize == 0) + { + /* reset the size of current element to the nb bytes fitting at the end of buffer */ + q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF; + q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ; + /* copy the bytes */ + memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy); + q->byteCount += NbBytesToCopy; + /* set the number of copied bytes */ + NbCopiedBytes = NbBytesToCopy; + /* set rest of data to be copied to begnning of buffer */ + NbBytesToCopy = elementSize - NbBytesToCopy; + /* one element more dur to split in 2 elements */ + q->elementCount++; + /* Wrap */ + curBuffPosition = 0; + /* Set new size for rest of data */ + q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF; + q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ; + q->byteCount += 2; + } + else + { + /* Should not occur */ + /* can not manage split Flag on Fixed size element */ + /* Buffer is corrupted */ + return NULL; + } + } + curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ; + q->last = 0; + } + + /* some remaning byte to copy */ + if (NbBytesToCopy) + { + memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy); + q->byteCount += NbBytesToCopy; + } + + /* One more element */ + q->elementCount++; + } + + ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize)); + } + /* for Breakpoint only...to remove */ + else + { + return NULL; + } + return ptr; +} + + +/** + * @brief Remove element from the queue and copy it in provided buffer + * @note This function is used to remove and element from the Circular Queue . + * @param q: pointer on queue structure to be handled + * @param elementSize: Pointer to return Size of element to be removed + * @param buffer: destination buffer where to copy element + * @retval Pointer on removed element. NULL if queue was empty + */ +uint8_t* CircularQueue_Remove_Copy(queue_t *q, uint16_t* elementSize, uint8_t* buffer) +{ + return NULL; +} + + + +/** + * @brief Remove element from the queue. + * @note This function is used to remove and element from the Circular Queue . + * @param q: pointer on queue structure to be handled + * @param elementSize: Pointer to return Size of element to be removed + * @retval Pointer on removed element. NULL if queue was empty + */ +uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize) +{ + uint8_t elemSizeStorageRoom = 0; + uint8_t* ptr= NULL; + elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0; + *elementSize = 0; + if (q->byteCount > 0) + { + /* retreive element Size */ + *elementSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize; + + if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) + { + if (((*elementSize == 0xFFFF) && q->elementSize == 0 ) || + ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) + { + /* all data from current position up to the end of buffer are invalid */ + q->byteCount -= (q->queueMaxSize - q->first); + /* Adjust first element pos */ + q->first = 0; + /* retrieve the rigth size after the wrap [if varaible size element] */ + *elementSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize; + } + } + + /* retreive element */ + ptr = q->qBuff + (MOD((q->first + elemSizeStorageRoom), q->queueMaxSize)); + + /* adjust byte count */ + q->byteCount -= (*elementSize + elemSizeStorageRoom) ; + + /* Adjust q->first */ + if (q->byteCount > 0) + { + q->first = MOD((q->first+ *elementSize + elemSizeStorageRoom ), q->queueMaxSize); + } + /* adjust element count */ + --q->elementCount; + } + return ptr; +} + + +/** + * @brief "Sense" first element of the queue, without removing it and copy it in provided buffer + * @note This function is used to return a pointer on the first element of the queue without removing it. + * @param q: pointer on queue structure to be handled + * @param elementSize: Pointer to return Size of element to be removed + * @param buffer: destination buffer where to copy element + * @retval Pointer on sensed element. NULL if queue was empty + */ + +uint8_t* CircularQueue_Sense_Copy(queue_t *q, uint16_t* elementSize, uint8_t* buffer) +{ + return NULL; +} + + +/** + * @brief "Sense" first element of the queue, without removing it. + * @note This function is used to return a pointer on the first element of the queue without removing it. + * @param q: pointer on queue structure to be handled + * @param elementSize: Pointer to return Size of element to be removed + * @retval Pointer on sensed element. NULL if queue was empty + */ +uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize) +{ + uint8_t elemSizeStorageRoom = 0; + uint8_t* x= NULL; + elemSizeStorageRoom = (q->elementSize == 0) ? 2 : 0; + *elementSize = 0; + uint32_t FirstElemetPos = 0; + + if (q->byteCount > 0) + { + FirstElemetPos = q->first; + *elementSize = (q->elementSize == 0) ? q->qBuff[q->first] + ((q->qBuff[MOD((q->first+1), q->queueMaxSize)])<<8) : q->elementSize; + + if ((q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG) && !(q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) + { + if (((*elementSize == 0xFFFF) && q->elementSize == 0 ) || + ((q->first > q->last) && q->elementSize && ((q->queueMaxSize - q->first) < q->elementSize))) + + { + /* all data from current position up to the end of buffer are invalid */ + FirstElemetPos = 0; /* wrap to the begiining of buffer */ + + /* retrieve the rigth size after the wrap [if varaible size element] */ + *elementSize = (q->elementSize == 0) ? q->qBuff[FirstElemetPos]+ ((q->qBuff[MOD((FirstElemetPos+1), q->queueMaxSize)])<<8) : q->elementSize; + } + } + /* retrieve element */ + x = q->qBuff + (MOD((FirstElemetPos + elemSizeStorageRoom), q->queueMaxSize)); + } + return x; +} + +/** + * @brief Check if queue is empty. + * @note This function is used to to check if the queue is empty. + * @param q: pointer on queue structure to be handled + * @retval TRUE (!0) if the queue is empyu otherwise FALSE (0) + */ +int CircularQueue_Empty(queue_t *q) +{ + int ret=FALSE; + if (q->byteCount <= 0) + { + ret=TRUE; + } + return ret; +} + +int CircularQueue_NbElement(queue_t *q) +{ + return q->elementCount; +} diff --git a/Middlewares/ST/STM32_WPAN/utilities/stm_queue.h b/Middlewares/ST/STM32_WPAN/utilities/stm_queue.h new file mode 100644 index 0000000..5dc63d1 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/utilities/stm_queue.h @@ -0,0 +1,60 @@ +/** + ****************************************************************************** + * @file stm_queue.h + * @author MCD Application Team + * @brief Header for stm_queue.c + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM_QUEUE_H +#define __STM_QUEUE_H + +/* Includes ------------------------------------------------------------------*/ +/* Exported define -----------------------------------------------------------*/ +/* Options flags */ +#define CIRCULAR_QUEUE_NO_FLAG 0 +#define CIRCULAR_QUEUE_NO_WRAP_FLAG 1 +#define CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG 2 + + +/* Exported types ------------------------------------------------------------*/ +typedef struct { + uint8_t* qBuff; /* queue buffer, , provided by init fct */ + uint32_t queueMaxSize; /* size of the queue, provided by init fct (in bytes)*/ + uint16_t elementSize; /* -1 variable. If variable elemenet size the size is stored in the 4 first of the queue element */ + uint32_t first; /* position of first element */ + uint32_t last; /* position of last element */ + uint32_t byteCount; /* number of bytes in the queue */ + uint32_t elementCount; /* number of element in the queue */ + uint8_t optionFlags; /* option to enable specific features */ +} queue_t; + +/* Exported constants --------------------------------------------------------*/ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ +int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionlags); +uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements); +uint8_t* CircularQueue_Remove(queue_t *q, uint16_t* elementSize); +uint8_t* CircularQueue_Sense(queue_t *q, uint16_t* elementSize); +int CircularQueue_Empty(queue_t *q); +int CircularQueue_NbElement(queue_t *q); +uint8_t* CircularQueue_Remove_Copy(queue_t *q, uint16_t* elementSize, uint8_t* buffer); +uint8_t* CircularQueue_Sense_Copy(queue_t *q, uint16_t* elementSize, uint8_t* buffer); + +/******************* (C) COPYRIGHT 2010 STMicroelectronics *****END OF FILE****/ +#endif /* __STM_QUEUE_H */ diff --git a/Middlewares/ST/STM32_WPAN/utilities/utilities_common.h b/Middlewares/ST/STM32_WPAN/utilities/utilities_common.h new file mode 100644 index 0000000..18163c3 --- /dev/null +++ b/Middlewares/ST/STM32_WPAN/utilities/utilities_common.h @@ -0,0 +1,156 @@ +/** + ****************************************************************************** + * @file utilities_common.h + * @author MCD Application Team + * @brief Common file to utilities + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __UTILITIES_COMMON_H +#define __UTILITIES_COMMON_H + +#ifdef __cplusplus +extern "C" { +#endif + +#include +#include +#include +#include +#include + +#include "app_conf.h" + + /* -------------------------------- * + * Basic definitions * + * -------------------------------- */ + +#undef NULL +#define NULL 0 + +#undef FALSE +#define FALSE 0 + +#undef TRUE +#define TRUE (!0) + + /* -------------------------------- * + * Critical Section definition * + * -------------------------------- */ +#undef BACKUP_PRIMASK +#define BACKUP_PRIMASK() uint32_t primask_bit= __get_PRIMASK() + +#undef DISABLE_IRQ +#define DISABLE_IRQ() __disable_irq() + +#undef RESTORE_PRIMASK +#define RESTORE_PRIMASK() __set_PRIMASK(primask_bit) + + /* -------------------------------- * + * Macro delimiters * + * -------------------------------- */ +#undef M_BEGIN +#define M_BEGIN do { + +#undef M_END +#define M_END } while(0) + + /* -------------------------------- * + * Some useful macro definitions * + * -------------------------------- */ +#undef MAX +#define MAX( x, y ) (((x)>(y))?(x):(y)) + +#undef MIN +#define MIN( x, y ) (((x)<(y))?(x):(y)) + +#undef MODINC +#define MODINC( a, m ) M_BEGIN (a)++; if ((a)>=(m)) (a)=0; M_END + +#undef MODDEC +#define MODDEC( a, m ) M_BEGIN if ((a)==0) (a)=(m); (a)--; M_END + +#undef MODADD +#define MODADD( a, b, m ) M_BEGIN (a)+=(b); if ((a)>=(m)) (a)-=(m); M_END + +#undef MODSUB +#define MODSUB( a, b, m ) MODADD( a, (m)-(b), m ) + +#undef ALIGN +#ifdef WIN32 +#define ALIGN(n) +#else +#define ALIGN(n) __attribute__((aligned(n))) +#endif + +#undef PAUSE +#define PAUSE( t ) M_BEGIN \ + volatile int _i; \ + for ( _i = t; _i > 0; _i -- ); \ + M_END +#undef DIVF +#define DIVF( x, y ) ((x)/(y)) + +#undef DIVC +#define DIVC( x, y ) (((x)+(y)-1)/(y)) + +#undef DIVR +#define DIVR( x, y ) (((x)+((y)/2))/(y)) + +#undef SHRR +#define SHRR( x, n ) ((((x)>>((n)-1))+1)>>1) + +#undef BITN +#define BITN( w, n ) (((w)[(n)/32] >> ((n)%32)) & 1) + +#undef BITNSET +#define BITNSET( w, n, b ) M_BEGIN (w)[(n)/32] |= ((U32)(b))<<((n)%32); M_END + +/* -------------------------------- * + * Section attribute * + * -------------------------------- */ +#define PLACE_IN_SECTION( __x__ ) __attribute__((section (__x__))) + +/* ----------------------------------- * + * Packed usage (compiler dependent) * + * ----------------------------------- */ +#undef PACKED__ +#undef PACKED_STRUCT + +#if defined ( __CC_ARM ) + #if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) + #define PACKED__ __attribute__((packed)) + #define PACKED_STRUCT struct PACKED__ + #else + #define PACKED__(TYPE) __packed TYPE + #define PACKED_STRUCT PACKED__(struct) + #endif +#elif defined ( __GNUC__ ) + #define PACKED__ __attribute__((packed)) + #define PACKED_STRUCT struct PACKED__ +#elif defined (__ICCARM__) + #define PACKED_STRUCT __packed struct +#elif + #define PACKED_STRUCT __packed struct +#endif + +#ifdef __cplusplus +} +#endif + +#endif /*__UTILITIES_COMMON_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/README.md b/README.md new file mode 100644 index 0000000..9b8b3a2 --- /dev/null +++ b/README.md @@ -0,0 +1,114 @@ +# LR1110 modem tracker sdk + +## 1. Description + +The LR1110 modem tracker SDK project contains the tracker application and several simple examples highlighting lr1110 modem tracker features : + +Tracker application : +- The app joins automatically the network then periodically : + - Perform a Wi-Fi Scan + - Perform a GNSS scan, the alcsync is needed + - Collect data from sensor , MCU and Modem + - Stream the scan results + - Can be configured through BLE +Simple LoRaWAN Class A application 868/915 MHz: +- The app joins automatically the network then sends uplinks periodically +Simple GNSS example : +- The unix date in ASCII is asked to the user through a terminal, once the date is received by the modem, it executes a GNSS scan periodically according to the gnss settings defined in the application +Simple Wi-Fi example : +- The modem executes a Wi-Fi scan periodically according to the Wi-Fi settings defined in the application +Simple Tx continuous app : +- The modem starts to send continuous wave +Simple BLE standalone app : +- The tracker starts and stays in BLE +Update modem firmware : +- Update trx to modem / modem to modem / modem to trx +Read internal log : +- Read the internal log and send them by UART + +## 2. Build & Install + +To build the host softwares, proceed as follow: + +- use the Keil project, or +- execute the makefile (in gcc folder) + +## 3. Changelog + +### V 1.1.1 ### + +- Remove infinite loop in HardFault Handler / Error Handler / Hal mcu panic and replaced by hal_mcu_reset + +### V 1.1.0 ### + +- Test with LoRa Basics Modem 1.0.7 firmware version +- Fix a flash read overflow in secure memory region during init +- Wi-Fi results were sent even if Wi-Fi feature was disable if the last scan was successful +- Code refactoring +- Code format +- Pin code is regenerated each time that Dev or Join EUI is changed +- Add Get modem status BLE command +- Add Get Chip EUI BLE command +- Fix negative GNSS assistance position +- Watchdog management improvement when BLE is connected +- Disable hall effect sensor when BLE is active preventing crash +- Add assistance position update by downlink + +### V 1.0.0 ### + +- Add internal log capability +- Added enable/disable internal log over BLE +- Added read internal log over BLE +- Watchdog bug fix when scan_internal was smaller than 15s +- General code cleaning +- General documentation + +### V 0.1.3 ### + +- Operation on LR1110 modem 1.0.4 firmware version +- Added temperature reading from accelerometer +- GNSS set constellation fix in BLE thread +- Added LR1110 modem update over BLE +- Added accelerometer IRQ operation in static mode to retart quicker when tracker is static +- GNSS assistance position managed more properly +- Added set ADR profile configurable over BLE +- Added get chip EUI over BLE +- Added get board voltage over BLE +- Added MCU Vref internal reading +- Added TX power offset to +2dB on EU868 band +- Tracker switches in airplane mode is VRef is below the defined voltage threshold +- General code cleaning +- General documentation +- Added make file +- Added README.md + +Known limitations: + +- Behavior not perfect on US band without 64 channels gateway. If 8 channels gateway used, Frquency plan shall be received with the join accept +- Not working on TTN: TTN v2 US non functional (requires stack 1.0.2, modem uses 1.0.3). running on TTNv3, but TTNv3 not officialy released. + +### V 0.1.2 ### + +- Add airplane mode +- Power consumption optimization +- Add mobile and low range ADR in tracker app instead of network controlled ADR +- Set/Get Set Do/Don’t perform GNSS When Wi-Fi result is enough BLE command supported in the firmware and compliant with smartphone app V1.7 +- Bug fix concerning watchdog when : Join process interval increase / scan interval larger than 6min +- Update get modem version command +- Update set/get wi-fi channels ble command +- General code improvement +- Semtech licenses updated +- LR1110 modem driver update and upper layers according to it + +Known limitations: + +- unstable behavior on V2B hardware +- not working on TTN: TTN v2 US non functional (requires stack 1.0.2, modem uses 1.0.3). running on TTNv3, but TTNv3 not released. Not corrected by R&D. Not confirmed: different + +### V 0.1.1 ### + +- Set/Get Region BLE command supported in the firmware and compliant with smartphone app V1.6 +- Set/Get Use Semtech Join Sever usage (default = use Semtech Join Server) BLE command supported in the firmware but not implemented in the smartphone app V1.6 +- Get Pin BLE command supported in the firmware but not implemented in the smartphone app V1.6 +- Low app duty cycle formatted in minutes instead of second for smartphone app V1.6 +- Fix app duty cycle which was using the fixed value instead of the one set though the smartphone app diff --git a/Utilities/lpm/tiny_lpm/stm32_lpm.c b/Utilities/lpm/tiny_lpm/stm32_lpm.c new file mode 100644 index 0000000..1cfd17a --- /dev/null +++ b/Utilities/lpm/tiny_lpm/stm32_lpm.c @@ -0,0 +1,180 @@ +/** + ****************************************************************************** + * @file stm32_lpm.c + * @author MCD Application Team + * @brief Low Power Manager + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32_lpm.h" +#include "utilities_conf.h" + +/* Private typedef -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +#define UTIL_LPM_NO_BIT_SET (0) + +#ifndef UTIL_LPM_INIT_CRITICAL_SECTION + #define UTIL_LPM_INIT_CRITICAL_SECTION( ) +#endif + +#ifndef UTIL_LPM_ENTER_CRITICAL_SECTION + #define UTIL_LPM_ENTER_CRITICAL_SECTION( ) UTILS_ENTER_CRITICAL_SECTION( ) +#endif + +#ifndef UTIL_LPM_EXIT_CRITICAL_SECTION + #define UTIL_LPM_EXIT_CRITICAL_SECTION( ) UTILS_EXIT_CRITICAL_SECTION( ) +#endif + +/* Private function prototypes -----------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +static UTIL_LPM_bm_t StopModeDisable = UTIL_LPM_NO_BIT_SET; +static UTIL_LPM_bm_t OffModeDisable = UTIL_LPM_NO_BIT_SET; + +/* Global variables ----------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Functions Definition ------------------------------------------------------*/ + +void UTIL_LPM_Init( void ) +{ + StopModeDisable = UTIL_LPM_NO_BIT_SET; + OffModeDisable = UTIL_LPM_NO_BIT_SET; + UTIL_LPM_INIT_CRITICAL_SECTION( ); +} + +void UTIL_LPM_DeInit( void ) +{ +} + +void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state ) +{ + UTIL_LPM_ENTER_CRITICAL_SECTION( ); + + switch( state ) + { + case UTIL_LPM_DISABLE: + { + StopModeDisable |= lpm_id_bm; + break; + } + case UTIL_LPM_ENABLE: + { + StopModeDisable &= ( ~lpm_id_bm ); + break; + } + default: + break; + } + + UTIL_LPM_EXIT_CRITICAL_SECTION( ); +} + +void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state ) +{ + UTIL_LPM_ENTER_CRITICAL_SECTION( ); + + switch(state) + { + case UTIL_LPM_DISABLE: + { + OffModeDisable |= lpm_id_bm; + break; + } + case UTIL_LPM_ENABLE: + { + OffModeDisable &= ( ~lpm_id_bm ); + break; + } + default: + break; + } + + UTIL_LPM_EXIT_CRITICAL_SECTION( ); +} + +UTIL_LPM_Mode_t UTIL_LPM_GetMode( void ) +{ + UTIL_LPM_Mode_t mode_selected; + + UTIL_LPM_ENTER_CRITICAL_SECTION( ); + + if( StopModeDisable != UTIL_LPM_NO_BIT_SET ) + { + /** + * At least one user disallows Stop Mode + */ + mode_selected = UTIL_LPM_SLEEPMODE; + } + else + { + if( OffModeDisable != UTIL_LPM_NO_BIT_SET ) + { + /** + * At least one user disallows Off Mode + */ + mode_selected = UTIL_LPM_STOPMODE; + } + else + { + mode_selected = UTIL_LPM_OFFMODE; + } + } + + UTIL_LPM_EXIT_CRITICAL_SECTION( ); + + return mode_selected; +} + +void UTIL_LPM_EnterLowPower( void ) +{ + UTIL_LPM_ENTER_CRITICAL_SECTION( ); + + if( StopModeDisable != UTIL_LPM_NO_BIT_SET ) + { + /** + * At least one user disallows Stop Mode + * SLEEP mode is required + */ + UTIL_PowerDriver.EnterSleepMode( ); + UTIL_PowerDriver.ExitSleepMode( ); + } + else + { + if( OffModeDisable != UTIL_LPM_NO_BIT_SET ) + { + /** + * At least one user disallows Off Mode + * STOP mode is required + */ + UTIL_PowerDriver.EnterStopMode( ); + UTIL_PowerDriver.ExitStopMode( ); + } + else + { + /** + * OFF mode is required + */ + UTIL_PowerDriver.EnterOffMode( ); + UTIL_PowerDriver.ExitOffMode( ); + } + } + + UTIL_LPM_EXIT_CRITICAL_SECTION( ); +} + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Utilities/lpm/tiny_lpm/stm32_lpm.h b/Utilities/lpm/tiny_lpm/stm32_lpm.h new file mode 100644 index 0000000..05553f5 --- /dev/null +++ b/Utilities/lpm/tiny_lpm/stm32_lpm.h @@ -0,0 +1,126 @@ +/** + ****************************************************************************** + * @file stm32_lpm.h + * @author MCD Application Team + * @brief Header for stm32_lpm.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** +*/ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32_LPM_H +#define __STM32_LPM_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stdint.h" + +typedef uint32_t UTIL_LPM_bm_t; + +typedef enum +{ + UTIL_LPM_ENABLE=0, + UTIL_LPM_DISABLE, +} UTIL_LPM_State_t; + +typedef enum +{ + UTIL_LPM_SLEEPMODE, + UTIL_LPM_STOPMODE, + UTIL_LPM_OFFMODE, +} UTIL_LPM_Mode_t; + +/*! + * \brief LPM driver definition + */ +struct UTIL_LPM_Driver_s +{ + void (* EnterSleepMode) ( void ); + void (* ExitSleepMode) ( void ); + void (* EnterStopMode) ( void ); + void (* ExitStopMode) ( void ); + void (* EnterOffMode) ( void ); + void (* ExitOffMode) ( void ); +}; + +/*! + * + * \Remark : This structure is defined and initialized in the specific platform + * power implementation + */ +extern const struct UTIL_LPM_Driver_s UTIL_PowerDriver; + +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +/** + * @brief This API Initializes the LPM resources. + * @param None + * @retval None + */ +void UTIL_LPM_Init( void ); + +/** + * @brief This API Un-Initializes the LPM resources. + * @param None + * @retval None + */ +void UTIL_LPM_DeInit( void ); + +/** + * @brief This API returns the Low Power Mode selected that will be applied when the system will enter low power mode + * if there is no update between the time the mode is read with this API and the time the system enters + * low power mode. + * @param None + * @retval UTIL_LPM_Mode_t + */ +UTIL_LPM_Mode_t UTIL_LPM_GetMode( void ); + +/** + * @brief This API notifies the low power manager if the specified user allows the Stop mode or not. + * The default mode selection for all users is Stop Mode enabled + * @param lpm_id_bm: identifier of the user ( 1 bit per user ) + * @param state: Specify whether StopMode is allowed or not by this user + * @retval None + */ +void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state ); + +/** + * @brief This API notifies the low power manager if the specified user allows the Off mode or not. + * The default mode selection for all users is Off mode enabled + * @param lpm_id_bm: identifier of the user ( 1 bit per user ) + * @param state: Specify whether OffMode is allowed or not by this user + * @retval None + */ +void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state ); + +/** + * @brief This API is called by the low power manager in a critical section (PRIMASK bit set) to allow the + * application to implement dedicated code before entering Low Power Mode + * @param None + * @retval None + */ +void UTIL_LPM_EnterLowPower( void ); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32_LPM_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Utilities/sequencer/stm32_seq.c b/Utilities/sequencer/stm32_seq.c new file mode 100644 index 0000000..716b702 --- /dev/null +++ b/Utilities/sequencer/stm32_seq.c @@ -0,0 +1,382 @@ +/** + ****************************************************************************** + * @file stm32_seq.c + * @author MCD Application Team + * @brief Simple sequencer implementation + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "stm32_seq.h" +#include "utilities_conf.h" + +/* Private typedef -----------------------------------------------------------*/ +typedef struct +{ +uint32_t priority; +uint32_t round_robin; +} UTIL_SEQ_Priority_t; + +/* Private defines -----------------------------------------------------------*/ +#define UTIL_SEQ_NO_BIT_SET (0) +#define UTIL_SEQ_ALL_BIT_SET (~0) + +#ifndef UTIL_SEQ_INIT_CRITICAL_SECTION + #define UTIL_SEQ_INIT_CRITICAL_SECTION( ) +#endif + +#ifndef UTIL_SEQ_ENTER_CRITICAL_SECTION + #define UTIL_SEQ_ENTER_CRITICAL_SECTION( ) UTILS_ENTER_CRITICAL_SECTION( ) +#endif + +#ifndef UTIL_SEQ_EXIT_CRITICAL_SECTION + #define UTIL_SEQ_EXIT_CRITICAL_SECTION( ) UTILS_EXIT_CRITICAL_SECTION( ) +#endif + +/*default number of task is default 32 (maximum), can be reduced by redefining in utilities_conf.h*/ +#ifndef UTIL_SEQ_CONF_TASK_NBR + #define UTIL_SEQ_CONF_TASK_NBR (32) +#endif + +#if UTIL_SEQ_CONF_TASK_NBR > 32 +#error "UTIL_SEQ_CONF_PRIO_NBR must be less of equal then 32" +#endif + +#ifndef UTIL_SEQ_CONF_PRIO_NBR + #define UTIL_SEQ_CONF_PRIO_NBR (2) +#endif + +#ifndef UTIL_SEQ_MEMSET8 +#define UTIL_SEQ_MEMSET8( dest, value, size ) UTILS_MEMSET8( dest, value, size ) +#endif + +/* Private variables ---------------------------------------------------------*/ + +static UTIL_SEQ_bm_t TaskSet = UTIL_SEQ_NO_BIT_SET; +static UTIL_SEQ_bm_t TaskMask = UTIL_SEQ_ALL_BIT_SET; +static UTIL_SEQ_bm_t SuperMask = UTIL_SEQ_ALL_BIT_SET; +static UTIL_SEQ_bm_t EvtSet = UTIL_SEQ_NO_BIT_SET; +static UTIL_SEQ_bm_t EvtWaited = UTIL_SEQ_NO_BIT_SET; +static uint32_t CurrentTaskIdx = 0; +static void (*TaskCb[UTIL_SEQ_CONF_TASK_NBR])( void ); +static UTIL_SEQ_Priority_t TaskPrio[UTIL_SEQ_CONF_PRIO_NBR] = { 0 }; + +/* Global variables ----------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static uint32_t bit_position(uint32_t value); + +/* Functions Definition ------------------------------------------------------*/ +void UTIL_SEQ_Init( void ) +{ + TaskSet = UTIL_SEQ_NO_BIT_SET; + TaskMask = UTIL_SEQ_ALL_BIT_SET; + SuperMask = UTIL_SEQ_ALL_BIT_SET; + EvtSet = UTIL_SEQ_NO_BIT_SET; + EvtWaited = UTIL_SEQ_NO_BIT_SET; + CurrentTaskIdx = 0; + UTIL_SEQ_MEMSET8(TaskCb, 0, sizeof(TaskCb)); + UTIL_SEQ_MEMSET8(TaskPrio, 0, sizeof(TaskPrio)); + UTIL_SEQ_INIT_CRITICAL_SECTION( ); +} + +void UTIL_SEQ_DeInit( void ) +{ +} + +/** + * This function can be nested. + * That is the reason why many variables that are used only in that function are declared static. + * Note: These variables could have been declared static in the function. + */ +void UTIL_SEQ_Run( UTIL_SEQ_bm_t mask_bm ) +{ + uint32_t counter; + UTIL_SEQ_bm_t current_task_set; + UTIL_SEQ_bm_t super_mask_backup; + + /** + * When this function is nested, the mask to be applied cannot be larger than the first call + * The mask is always getting smaller and smaller + * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task + */ + super_mask_backup = SuperMask; + SuperMask &= mask_bm; + + /** + * There are two independent mask to check: + * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask + * SuperMask that comes from UTIL_SEQ_Run + * If the waited event is there, exit from UTIL_SEQ_Run() to return to the + * waiting task + */ + while( (TaskSet & TaskMask & SuperMask) && (!(EvtSet & EvtWaited)) ) + { + counter = 0; + /** + * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending + * on the priority parameter given from UTIL_SEQ_SetTask() + * The while loop is looking for a flag set from the highest priority maskr to the lower + */ + while(!(TaskPrio[counter].priority & TaskMask & SuperMask)) + { + counter++; + } + + current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask; + + /** + * The round_robin register is a mask of allowed flags to be evaluated. + * The concept is to make sure that on each round on UTIL_SEQ_Run(), if two same flags are always set, + * the sequencer does not run always only the first one. + * When a task has been executed, The flag is removed from the round_robin mask. + * If on the next UTIL_SEQ_RUN(), the two same flags are set again, the round_robin mask will mask out the first flag + * so that the second one can be executed. + * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask + * + * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once + */ + if (!(TaskPrio[counter].round_robin & current_task_set)) + { + TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET; + } + + /** Read the flag index of the task to be executed + * Once the index is read, the associated task will be executed even though a higher priority stack is requested + * before task execution. + */ + CurrentTaskIdx = bit_position(current_task_set & TaskPrio[counter].round_robin); + + /** remove from the roun_robin mask the task that has been selected to be executed */ + TaskPrio[counter].round_robin &= ~(1 << (CurrentTaskIdx)); + + UTIL_SEQ_ENTER_CRITICAL_SECTION( ); + /** remove from the list or pending task the one that has been selected to be executed */ + TaskSet &= ~(1 << (CurrentTaskIdx)); + /** remove from all priority mask the task that has been selected to be executed */ + for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter; counter--) + { + TaskPrio[counter - 1].priority &= ~(1 << (CurrentTaskIdx)); + } + UTIL_SEQ_EXIT_CRITICAL_SECTION( ); + /** Execute the task */ + TaskCb[CurrentTaskIdx]( ); + } + + UTIL_SEQ_PreIdle( ); + + UTIL_SEQ_ENTER_CRITICAL_SECTION( ); + if (!((TaskSet & TaskMask & SuperMask) || (EvtSet & EvtWaited))) + { + UTIL_SEQ_Idle( ); + } + UTIL_SEQ_EXIT_CRITICAL_SECTION( ); + + UTIL_SEQ_PostIdle( ); + + /** restore the mask from UTIL_SEQ_Run() */ + SuperMask = super_mask_backup; + + return; +} + +/** + * this function can be nested + */ +void UTIL_SEQ_RegTask( UTIL_SEQ_bm_t task_id_bm , uint32_t flags, void (*task)( void ) ) +{ + UTIL_SEQ_ENTER_CRITICAL_SECTION( ); + + TaskCb[bit_position(task_id_bm)] = task; + + UTIL_SEQ_EXIT_CRITICAL_SECTION( ); + + return; +} + +/** + * this function can be nested + */ +void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t task_id_bm , uint32_t task_prio ) +{ + UTIL_SEQ_ENTER_CRITICAL_SECTION( ); + + TaskSet |= task_id_bm; + TaskPrio[task_prio].priority |= task_id_bm; + + UTIL_SEQ_EXIT_CRITICAL_SECTION( ); + + return; +} + +/** + * this function can be nested + */ +void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t task_id_bm ) +{ + UTIL_SEQ_ENTER_CRITICAL_SECTION( ); + + TaskMask &= (~task_id_bm); + + UTIL_SEQ_EXIT_CRITICAL_SECTION( ); + + return; +} + +/** + * this function can be nested + */ +void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t task_id_bm ) +{ + UTIL_SEQ_ENTER_CRITICAL_SECTION( ); + + TaskMask |= task_id_bm; + + UTIL_SEQ_EXIT_CRITICAL_SECTION( ); + + return; +} + +/** + * this function can be nested + */ +void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t evt_id_bm ) +{ + UTIL_SEQ_ENTER_CRITICAL_SECTION( ); + + EvtSet |= evt_id_bm; + + UTIL_SEQ_EXIT_CRITICAL_SECTION( ); + + return; +} + +/** + * this function can be nested + */ +void UTIL_SEQ_ClrEvt( UTIL_SEQ_bm_t evt_id_bm ) +{ + UTIL_SEQ_ENTER_CRITICAL_SECTION( ); + + EvtSet &= (~evt_id_bm); + + UTIL_SEQ_EXIT_CRITICAL_SECTION( ); + + return; +} + +/** + * this function can be nested + */ +void UTIL_SEQ_WaitEvt( UTIL_SEQ_bm_t evt_id_bm ) +{ + UTIL_SEQ_bm_t event_waited_id_backup; + UTIL_SEQ_bm_t current_task_id_bm; + + /** store in local the current_task_id_bm as the global variable CurrentTaskIdx + * may be overwritten in case there are nested call of UTIL_SEQ_Run() + */ + current_task_id_bm = (1 << CurrentTaskIdx); + + /** backup the event id that was currently waited */ + event_waited_id_backup = EvtWaited; + EvtWaited = evt_id_bm; + /** + * wait for the new event + * note: that means that if the previous waited event occurs, it will not exit + * the while loop below. + * The system is waiting only for the last waited event. + * When it will go out, it will wait again fro the previous one. + * It case it occurs while waiting for the second one, the while loop will exit immediately + */ + while((EvtSet & EvtWaited) == 0) + { + UTIL_SEQ_EvtIdle(current_task_id_bm, EvtWaited); + } + CurrentTaskIdx = bit_position(current_task_id_bm); + + EvtSet &= (~EvtWaited); + EvtWaited = event_waited_id_backup; + + return; +} + +/** + * this function can be nested + */ +UTIL_SEQ_bm_t UTIL_SEQ_IsEvtPend( void ) +{ + return (EvtSet & EvtWaited); +} + +__WEAK void UTIL_SEQ_EvtIdle( uint32_t UTIL_SEQ_bm_t, uint32_t evt_waited_bm ) +{ + /** + * Execute sequencer if not implemented by the application + * By default, all tasks are moved out of the sequencer + * Only UTIL_SEQ_Idle() will be called in critical section + */ + UTIL_SEQ_Run( UTIL_SEQ_NO_BIT_SET ); + + return; +} + +__WEAK void UTIL_SEQ_Idle( void ) +{ + /** + * Stay in run mode if not implemented by the application + */ + return; +} + +__WEAK void UTIL_SEQ_PreIdle( void ) +{ + /** + * Unless specified by the application, there is nothing to be done + */ + return; +} + +__WEAK void UTIL_SEQ_PostIdle( void ) +{ + /** + * Unless specified by the application, there is nothing to be done + */ + return; +} + +#if( __CORTEX_M == 0) +static const uint8_t clz_table_4bit[16] = { 4, 3, 2, 2, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0 }; +static uint32_t bit_position(uint32_t value) +{ + + uint32_t n = 0; + + if ((value & 0xFFFF0000) == 0) { n = 16; value <<= 16; } + if ((value & 0xFF000000) == 0) { n += 8; value <<= 8; } + if ((value & 0xF0000000) == 0) { n += 4; value <<= 4; } + + n += (uint32_t)clz_table_4bit[value >> (32-4)]; + + return (31-n); +} +#else +static uint32_t bit_position(uint32_t value) +{ + return (31 -__CLZ( value )); +} +#endif + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/Utilities/sequencer/stm32_seq.h b/Utilities/sequencer/stm32_seq.h new file mode 100644 index 0000000..f36aa8f --- /dev/null +++ b/Utilities/sequencer/stm32_seq.h @@ -0,0 +1,234 @@ +/** + ****************************************************************************** + * @file stm32_seq.h + * @author MCD Application Team + * @brief sequencer interface + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32_SEQ_H +#define __STM32_SEQ_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "stdint.h" + +/* Exported types ------------------------------------------------------------*/ + typedef uint32_t UTIL_SEQ_bm_t; + +/* Exported constants --------------------------------------------------------*/ +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/** + * This should be used in the application + * + * UTIL_SEQ_RegTask( task_id_bm, UTIL_SEQ_RFU, task );; + * + * This provides a default value for unused parameter + * + */ +#define UTIL_SEQ_RFU 0 + +/** + * This should be used in the application + * while(1) + * { + * UTIL_SEQ_Run( UTIL_SEQ_DEFAULT ); + * } + * + * This informs the sequencer that all tasks registered shall be considered + * + */ +#define UTIL_SEQ_DEFAULT (~0) + +/* Exported functions ------------------------------------------------------- */ +/** + * @brief This API Initializes the SEQ resources. + * @param None + * @retval None + */ +void UTIL_SEQ_Init( void ); + +/** + * @brief This API Un-Initializes the SEQ resources. + * @param None + * @retval None + */ +void UTIL_SEQ_DeInit( void ); + + + +/** + * @brief This is called by the sequencer in critical section (PRIMASK bit) when + * - there is no more tasks to be executed + * AND + * - there is no pending event or the pending event is still not set + * The application should enter low power mode in this function + * When this function is not implemented by the application, the sequencer keeps running a while loop (RUN MODE) + * + * @param None + * @retval None + */ +void UTIL_SEQ_Idle( void ); + +/** + * @brief This is called by the sequencer outside critical section just before calling UTIL_SEQ_Idle( ) + * UTIL_SEQ_PreIdle() is considered as the last task executed before calling UTIL_SEQ_Idle( ) + * In case a task or an event is set from an interrupt handler just after UTIL_SEQ_PreIdle() is called, + * UTIL_SEQ_Idle() will not be called. + * + * @param None + * @retval None + */ +void UTIL_SEQ_PreIdle( void ); + +/** + * @brief This is called by the sequencer outside critical section either + * - after calling UTIL_SEQ_Idle( ) + * OR + * - after calling UTIL_SEQ_PreIdle( ) in case UTIL_SEQ_Idle() in case a task or an event has been + * requested after UTIL_SEQ_PreIdle() has been called. + * + * Note: UTIL_SEQ_PostIdle() is always called if UTIL_SEQ_PreIdle() has been called and never called otherwise + * + * @param None + * @retval None + */ +void UTIL_SEQ_PostIdle( void ); + +/** + * @brief This requests the sequencer to execute all pending tasks using round robin mechanism. + * When no task are pending, it calls UTIL_SEQ_Idle(); + * This function should be called in a while loop in the application + * + * @param mask_bm: this is the list of task (bit mapping) that is be kept in the sequencer list + * @retval None + */ +void UTIL_SEQ_Run( UTIL_SEQ_bm_t mask_bm ); + +/** + * @brief This registers a task in the sequencer. + * + * @param task_id_bm: The Id of the task + * It shall be (1<BEWvNG&%-C2)egMWi+__bMDSoXALB=!BB z?ioookiEJ4-H-j_N?&(ZSDiX_>eQ*KQ|FwXgR_~khBNstKa-!UWb$7j{bgJ&xY#*= ziG@ra%60NzoX_M-7cu!(z-6zK$jhcbujls~{yYsoL?2(m^_S9j1Nwb#o%hWAer7yv zvH)v*=Ncv-1TWozXrmkNqenmazXSZb0{p5zZhYCLG380^J6gNu*0yVEB2-mEV9>Pap)c_&%U)wN35^8;LZ@7;j5 zP@AXKYdyz|?|Hk`6I>Ft=RIP7j_!S9a=G_s(!A6mQ7eWkZL&J%@I4otgZC zU|IT5q>)veIqL16qUCCmHbb+LhNWoUp1M-6$!D^;=|r?7(x}Xneyc2FDPe#qk;WbB z{sBc)QsSu@^)WSD>Pra*^FEy@=I3b4NP8(E7JW~G1~m%G{YnE1X7pHD{|BG0#V2PR*vh7WkZPzJgy^b_BCY% zN04(_>L@|}qU6a^QJ;d^$onFC`K#yZ-aZUkd(e9K!(F8nu3#8_yUh}f!lAGx7~xS* z7wcJl9h1G?%y5k`qj02oFk0gd=7f2@)KnB=z0CO6G|EgX`L5;diOFo8(fwf8R3Bkl zZ?P&ihn>$V&)1g(*vSJdx|O}WFtFNO!ny`x&F=mSgK|S4-gP>%tQ-l~-cuZ8p*yC~b6juZze~9kQL#0HYqSF9 zQcXf?x#j9IdepU;@59zV;vVpJ3&yuBPmn3x_|Axx{Hn!$vL+dqnS#+hBpJ_)czdD( z$wj1F(n4W2kmvHZcb%TxEG2f8691Hl(>IJpw~OT1*fivCi|yreA|BQz_@x9>ZuiI$ z$v8e_CC|5*k1LXqXEL;LF>wWy{?mx0S@U^9GX8a_Ax=2HI3()aM^q_h>S(jURuisC zz=iZ0IU*QcBLvqt2A2;wLE&hLp$CF-r(J$YrkokWR_bVt7U^Nk+x^Y1nu>WrVV9L$ zJIaiYhPY2qL}Q;dr-`T&4bu{K3C1Omo6SRl@#=^h6i0_yZ}T8i%Yt$XNza=pX3QG` zPqvl>pt;dk$#`K{UcoBlpjYF@&S7RuGADI;dpaSBN%%UxCjT0)wDRT&P_-LGguBJuiRIk)@4dqlY z5ZS8m*fQpU3NX+6bWQpzxu{vsieuv8|S$@cL;bnS>lq8|y6yPKwmz1|l{2?GagfJ+j@DqRl6YmB8%wk#uyH>a;YbK7c9 zjP=eXN@DIGxqS;DNjIeDGulfuJ(WyUs@zOofeU*??+o;@?-Yyp_d1;KJEeyFFFWfF@{IFM zZ=4(M(OJ5aw;Fk~%%yv|Qi~PGqXZ(B(jJ+VDdqm0{_L71^>br*gzMZG!btCAY#oiU zx4U4)jBvqu+9ANjynDh^bXyO%GFsp#wp<08J6cVn)E`*t^!0WQWoY8z&HhuiNul-)T*v2_WFa|3DdZzHmK%{ng?8O&h%|`liF~_mG?Y7`Zgh3FE~T<{ zqrgM-Q2Xv+u+=wcwFni$$v&ZOFuJIyo;R%_>g;lFw+x6{gLC)FmKFgx=)d>W<|mv~ zeF$6y9-~{(qO+%J1)BHjziHJ5qjM%Te;s?=N2k0G)o5E@VZ95&b3&D~s%QOm*{R*^ zf@A{o^y-USe}0N-Y{3xTqNlv=tk=L85kA^muy>{1npP~c zjpqd#LR>j?l-l`qD%;MRMDheY zoP5%HSk+FmiV1$PUsCj&dDRkK31du+Nz50PLr$98>CTNb*3rmw8|BbWvw<Uf*?$-83KQtDiLD}dE zD`9syi&X+vzpBUGhQtoWi3VmU%)i&6MzX1y2ulrCe|Q)toHK@3w(%OEP-bu26lOV=#gpX>2UpMT zf5`5C3+RkMrl|k*odJrONtT{rq$CXWRLL z&0Qtz3OAlHA`jLdIWBOy-q$MEx8QmX*Za798{~RdJ)lAg_NT{3I>V5jW)6)r6jHX* zh-OAG9Eyj+l0WBdf_rv^DdXcP>VUqb^A`OUtjRZLMm000-#bd{9`q=c_IF7u)L1Xp zj5h8U5`seevONbP#MMBkdGMZymArA(t^E-rA^6Wr^p!0Q-4f2jnbJxMqfU7f$|uFI z2)Xo4rAO?wY**cXyv=&8w?=#Gs4f3k>uF73wGvi}A}!d;k>;CobxPIpWbg zSUtPyU06BCDO#!>Im(z#6XquEMGh@%;_jfUX-CK%+z}e15Bris-)#QXt6qHMqqid6 zBD9AdozHn%EeN|#xS?-s>0cG*)iUlvwF~#6Y617j)l(83;p>@L)vfNTzn;An?pFQv z9ieq$UiB1m3bwv>icNb8dFw)NPk?*ehI>0i*s^$jEsFz+>pF7|yUz0;lL{S-o->mQ zS_!99dKF5G$M6(vbs3`TdPe2Nz~wTc*L4p>zx?II;#E(}gy|{IfAUYn4A#Ju92fkk9P=^Hw1@G;LM%ifmbQ8tRl&9WUihtc4P0m*lLv7bVw} z7KDGLvg&PvSG*MIkr`K+1gi*>zUL6D@M){dnDJH99gspe^Hd4ApjB1T3d=w+ zQ?Oo>ltDM+8g^~J=eNu#x3v**MMF-#S*fsIYB%};)3Y$=jltxN!9d2b%Qk0rS$dne z>t=AgkGAbra>g*!=X{5W1N!WrnaoE!Q?`xIqJx1BvO7hwb5F+!ZdS^pT?%{AVw@g5 ztZ%@R`%eQ>q3}+#A?0$N-V+)dkdW&s6b?ZLLT=}Pn0o|P2A-Rn%1Qlb0M8Qw()lUm z<>jUF(=QI-c|y!PCbZ^_Pl2H|nHzVT zZtcpw+}LLJof5sXabi`}<+`+hCwwa})8z%81UGIqxt}Lytz4|nTDcG>jxDA~;};h8 z3l|Fg;)S^hu1{a(Mg9#o+>}*JpR!8Up?w)^ZLE_B>uQo$Zro^w>xuR^(7y=h&@qdO z(7OTTseNJLEaX zpa8tEsV5Ef>7(QH(cX@JD33uVdaWmLKC-nmyWLK^UD6?3ID=csM@H0{U8nEa#@`_w zm}sLmnV&S%Ge@ajl@>1R8i;P=hq+Ryhs&A`-4|#nghj)u5sgbtI=kq;_7;yKw_uHe z-P8HEZ3T_c4#Tgtl6I(s9}cT$3YqH!llKg;!oq|LErpORZ1!`30PxiZ@9j}YKp~tFmu7IC69WmP(>C6Z4q|@cPxCd`) zT$oTQWlAwYGNsalQXx|+vq*-THE2_f%M)N^2L@*)qBt4~#9;vnjkmAZ`WkSyY6LZE^WvXB3&oTVW4-J(YE3EPS;)I>n%XP(28Oc)T=GF1)z;m11Z|>Y| zC3&hn-nn@@w9o>bbiGC^$9~qsQbzB~Ev67hZaj*;*1J0H8H}=}pgHO#nhB!XT6q*Z zK5-Lwi~uHxKdx-15%6tpZ@dDfDyu=M%8HT4jY4ZNurWI?iqj5Z$+6}VmI%SIOy1~d zIizvcQI73O;Y@n=5?V_fJsB3mRu;$F+k3=}X6E0$_WYZNJ?sGTlrXJw&Y6W;{o^S2 zv&08SJ2wzz+&D7={Tgd_OvNn442lAJp3NbuNs@pbh6wVnMqh_*A!}AW)>m>^!_NRlRy^!5?4LAoVIE&JFxovLM>~#gOFUH9R6K!5lszPDTPA;*{rU4H;R4Cr0!XkRKcxsM~ifGmr4p7Wlcd6&CA zy5kvme#8}I9b^k4Jdceq|Hu7u&*izIveCxx)DtrGXdLrx4@#cnLFvs2{==m?@Thp2 z{$W{Bi1pG=NhfLAmzj!_2l66~N1zAhV_A^9X>QP-lC#MfpQ2kZBAcK&IwR7XOEn=~ zuuGxln9ZYx-sXe1UrATvesfyR^h@@EZ^n0qiF?sT+2+QJwylWzU1Rq_(qtcYb>r#b znz#qLpX>vD#-qcM-iaE-rzfe#7`%YdCY&m)4{R0><9uB2CH>MYfk&bMWsjo_S_8^( zf<>8?Y_Rfm*+;&XZNp1x6j6rrZ@r9qD@__NXB-5Z!g^TtMas3uMhw0Ymc!##H&MCM zrW?AIDcJPQ&CoYKZU=`aj$7BTGj0tSw>G=3Q*Uaf9^}Rcy~rpVcJlMb@~I7n2g$TU zkKFCf$i~ydtb-f3q^agMv~UWN!Pq}@5pw6$`7l$5@XrF&zoi3vaiT@vAt^NuXCAaJ z&;=iC*~YI?3eKKY`Zrc7_y$|H@j6Oj1#?O>TrIS)?)p3^-IG>nhB&2O;;WU6j%N7^ z{ixB6^K?vmMq`zNaeDZESgp8D-ZuAq&u^rY4QyJFpX_7oYv@P9J-@V{E6C;ECgJ2h zF5j^l{-V>v1ea&SxmzerHKJxgl+v|kP3-ars}gmBeQ%h~4YYs4d80UI=0fepfCqB= zrm_xmB*)fnuFs@c?^;{36?P3In=FFhJT!EPHRD9RDj?hX?ad+EHQ(z&~%wAm!-O-v3oOhb9Brn zyLR8HsN#(i_?>MiCkHk;nZ9aHRe56wq_2z;xo(Kt| z_6GQl7pJ4(Fpby-oA%jbwEM=e!}EqYSelVE!c?TuoO>`tX-ZuM9YZjlu-w|zfTs5sRECbcKSp8Ao-y_J(7_R!T3$e zouRnMrg-5P#S6wLcAdP6%^&M+U4r@iz&j=7hjh5-FG-va9+M=iI7j$0{Lb({;mi|f z?v&UViPH1VhU#}_N#EFPDzqV;QSxGxL}fJj67)}uW?LtDhOm24e_dlV62u{^26R1^ ziu6!Fv-5!F3ymH1nRJiJy;3l+c{KSi!($o;+nFgl06$nkU=mtv9(=zh0PQCaI?%ol zhwhUP4G7v$3p`Z8_M2#K?uX}Y90yy<)hwRUy&}9cKOV}KQaPD+BcmVNp-<52wAonAq@Wio*7ka#$!o7zWS@zm4^%4$u^S!}Iz@!|=^IpU&uV=! zXnnA=X#Hl4ktR~4?L&(776ppXqe7n-eQ7*n-M%kmC3o4Qog1XnsJ-4Ok3fU;K!YSJ zB;m1?B8^IjMqpXTz{jYqzqtdpoj{Yr(Ni)!AhOmF?rf|f$Ow~V+fFc=%t_V2=hke; zEm+A9Ew_HQ*U*de9CRbHC2Vwhuw#9ZhP160$vsZl8=0~M%8>pqmTiZftu9=5g4fmA zsYmObXGJDQ(E7u&+D=x;jO8U)x*w3x55VgzpH~)<-jbzdC60}#*Lrq6#sqj{`cCz! zG+@SHIYWLGej{D@|lySnZ;Jy=~}dD7_7_B z-su8$1W7YS%s|qb=SDsYsUbR-yR>}FhCji6vgH+j7zX;#e4J?-LNrH4O!BWd5bxR$ zRiSV=6xtYqjo*g&cN;@V$dC5(9o+bkryiZHwje>UNu)ew;^85loWV1{H8#4pA$ zylA>W!;#~RlQ)6E^F!;$t0*Tw=ScE-i{t(r&Xps{-;hSnU;{i^D^6M|o&1@2<9+UV zQonGrPNcWuyVyxp^f)DUnsR5{MevkbcNf*Cx$o_swqj=6Gj%2XR5rz~QF31v&$_X? zUl>c3jA1FhD_5s>Tz0K5Ovv~4WcP&e^NFNgzLzX$>mctWC+&@HolXO1`<2&%rt0Iv z@H1de$aj}6ZL|DMiJsCQm-^c~&v4ZnpYC6tn5(z6&km^VYU%d6NeNgZWu{OZjWmEg zKh|kS)`YR!eAAo)$l^es4Ow7A@=t}_YEGkd^PVWEg9mX7;S@g=a=q!SSI%99rZ)_o zqZ4#f%uQv08T-o<(qgn(RO+HWXI(c0RkvhMF>zABfK46QHnT*-%(-+NaLOP6u3U$oB4R zp~#-^Bi57XI|4i0hqwlDNr=0vK5o{-KD1SdbN}W2qW|lOXLLwrTaJIxq4$m3F z5Px%P*abQQm4bmgF(&XaE8)I2IiiH4Z2{cXw)P10tvhF6<%$5N&;3~tG9Vb@ECigP z51X*o>$HOI*V&v~w&Hy4Yr$?{;hZ^?7)`p;OY|?Tn0fEd24rD&_?a1BSW$kjyx1%r zNj^e)Nb(PWODEO_`i~2DEYs+;g}pDe8uHW+u3p`A2z>s6x?1J+-b52}*%Yq`@0f9E)0BJVMIFWS zw2@?E`XbcuH!KOtciyBgLRx*9daw}if1ByS^QnCF&q{vNrgZLEl-`)C%1}Cc0;NaM z?qS;uxtTEO%at#j_C z$>ANlUAV_~qvx7nr?%G(B_fS}?AN5PVhqQ$vl`;)xOSYFZ@)X**<7q#Si3@`)sdEY zzOC^+3>w`-F72f{=@6U4mDxBC73viM*6wfEQ|CIQ1l;XRnT1?QZ=3nhZmu9MFj8Ub zspn<%)LnJ(MA=&J-XmT@V7OX7gWTA=Hkj~*~Mx?utwuCcJO*V)4 zx)b^iarv;t3=W&ce`dp3u6To_*RtMr^7Zxx!?4NM<~6Oc^T?k|?`!Nbyg`!~FF_jl zS=$cnC025Z<%6`7PTQ7Rrt|sYyJgUP;pONLl|8WA_MlH3$NsE7ojv7DvB%QUpK0C@ zrot3?f;OKjWJ-Mj@~osj>cNwCuFMHFLlXTW3o|6te75tBM6L;0p zJ+Mafj!Ie{-a6~V!#Q|LGhI6HwYz4*Dim&*fqPp+J>3ten2D90yCXe>lg_PlekI)7 zpoeVKW^1m2e8J~yKJyh-Fy0vI{F>Ai>6ustzrdL=%3jTsRUfzPv)D0>%_)r^G?`j6 z>*u>?AtkM*)Mo86Z3807o6oF8t>;A)Y623G=_7uE~dl8Y^-5z?KS(D%n2s zYlf2_S+LakgjQLL!Orn6>b;G1Uhd9;J5d&WvWl%m+VohjxwVAWd> zSVXviZ==ae!DV`WacDI81z2Ki2{$;-X5%Y`y@Fs>p>^2oZ-zYwm}l81u-fd&U?)ys zG;ip-5KxPIyX2Mr#-@-Fu&{d4c@y3D}=8ov%`^Y zKfYGczQ>g^%xUL@R+_PEIq{ohQ{#R!LELldfku^V9|BHaH9(Z>P;TI= za97wLGQ!8OzJx=rz%J}=7Z1CGHSnOggAv>@!nVzw#$bNN_8!5QID01I(St$kNAeb` zN3hwky2L&`=LN`mlNSi!YR4ttlovQi&lcq2YR7f3Wi+YUXY3l-Z>j!jJVUrP;<^*p zy|_AXeHYg*Twe6ShiF+V85t4+kO$NzIVr&RE>t!dCCx*0UpWL>Z>6=h)7~`;gF2oE zL%9L+6@ZGMLez(Hf+0KuAx}_g#k0i~4B^?{;_dkdw3n5^do%s6f}~r?vLQL}^YE^4 z4fqxT-=2is+Yem$-Xp^|vUyW~$Y$O)#xpN?_6D^Io*`~O!!w#k-fkE0erzHR81Y6j zaCX>yA-gu=A-e=3{t)T@F9londJ8*eD+-WBRsP3qK~){>m&i+?@b}V zjZN^AtON~5aFwH8E=qdLT=*O)wa4U$yG6V$=0Qzd*ooaC<__?17;8tlU61B0)zxv) z++B4MldlAxJYXPc`W7&ZBun7s%Hn|s*2W_vw%L`zb!Cr%`XAyN#AO1{a^RV9u`_PY zm_B53(EA8_NN_RJkC+6`FOBnX5Ox%{aQ}v)dLg_fF2kH0jIP;lm+i>3r*LJgjI9wiQhV7lm8)~7WN9g?v&+_m zYB$CawUni?kKdokcj%Au=r|p|{h6{z<5GL1$%8wR{73lel`!^yLuRr+Ke5^Px=K4E zW_l5ekyW!{REB+eDg5^Yg>&dxP*LtcEwrId9#w2V>jCothSdnM0+4I0O7Fqj@6vv} zfho_Mf6bmZuZLH5G&vLJe-3H&4aRO4!bKsD*am!~q*AXHU!VB^BIoygCDJ%*Ss#%+ z5(SRO8mBP39i}K>B}~5_qBR$1>n}@mw$8!29{Ywi8l7=35t7szZKt; z<%VukPvqtj#xsbqK-%%_+TLGv_4{^=1!7mt;?6(WScHCMgHt0KJ~39Koz9CJ6r+%} zAc_(iJgj9O+VIm8qVfUO0j@5L^SN@rFjwjq=gJA}c2yo-sB-BNd@6Dk*S%G&w_HDL z*D6Ug52~RfcD-O6W4k%GKYp5RcHypWrrPXNY9lHKIDTehh$JqG3)Nb`RK2lZuD&(# zI<%8ZMq4)I?B%|tddmhrmnQ_@Vx$D5B;Nw0M5Nq4*c~=VNXfoRq+Cel`pS`VBbDzf zLCS-a*EbC*87al*MJfj=)t84cmS8>zgx0{RiX9g$uXshWOM4{eYUX?Yo*6sIF7 z7b7JgB`FJ$5|MH%^O2H}l9lt3av_zgR3PO>Dqop}ln38bd6i=Q`VUIr4w}`Dx(;mKJA+!m9k3 zR(g_o3Un4_>Zw-iU#vl^i0tz1q{ARiD_;-m^#hC_F{QqnfNv?VJ)7FDmAzl`{^#4X zWPo~h!++AVb7@}=+WR2at;7F4MkYCgk-39a(8!1w8SxK@c3eC@GW92gvv~jB&~`0E zQoNUcZZbt$E%E-DzmWFrpnZHU?LDn-b06M|{a8GNUBS$cb$mec=&29%R(vVb97*tM zcfU~Gj2U$+X4Hnn`xv*c;cF4Q_n*s(@JiY+RMvv|zlKo+XL%|*^l#2+{DrHvWUtom z>GSpdsQ+JErNxL^>**^ovOLzkPqMoFeMd&GhK$|@ z8Qqll9k@RCbLaZm68awaN_*&M^PKdF3jpQpp>vRO_D~;EZj4C2QmW6<_u%dSW*_~M zEuUx8^c48?!=cYxI?twQ1^V|n>l(({6rC-V_G-C2yIR8j0}13fA#A`2A&m2x{uSk` ztOGu%?=eR6CmVZlp4Oqc|F%hwlrn!~|8Vj;tMjDHy6V{5KX<;~8tjkQahi7gCU@dD zKjmB^+IBZO1JJp~i*LaC$X}}*Lo6!`0mDsHru4?g&5Vzge>Q{H!9%P(6 zls$Dn>SxLuh!!QgpB=AA-zJ6ViZn*iPn?x9HVtyZf zte23c(+qvrgt#{N62|M24*|b)Kt9(-vYX*FZ=8nRe#MDrx>ZG5iwYcID2a4KkUe(rBfUl@m0zgPGt<|yF*!=j{WfJK)(qM zEL@|mK&v-l^<(<_(xCl25<#49Wc4chPSJG@c5c1>PEkkf1a~dBe?LME`&GZ~8@UYL zfCD@by3~HcdVa#in2{X51lX5kU~}8JZ-?4mUz34l#@`H4w9|qBZ=)~ns)2iZ{RIIY z5-JPyP}v;B{MWEK!EC*jG9PTJ3)%WIHvgl9c#e6PY_-1}rLT1Jzq>r-uq#>v}!)+%EmsKppEC@Mnt*?Vg$jAooVJ5e`6^@^1VFqEFu}aak`&5+JoN+c>x2_V|v(+>}L*p5l^NZ zJ4zJ2K7pbJP^3P`e?pd>b7^_d6k|k})Jb<&*ZR_HI(FT@zVzCT*MPZl*4mC^TO5jO zLGi^l#S(uA6uUX!RUd2E`Ib2q@jeuSC}yA-wndw=H@c$QBO3kY z(RJUu_F3_#u3i2HAx3w#bZG;RIaEG`S-rmW2PTg_kGt6UeCb0O>bgMPX|}Gcr43ppG0dq6~=w7Eos?a$(dd?58fX+Te`$C>B>jHIJo!v(eYmG z!(8Cr>pFOpDX&7pEXclO$94bCTpdUMayfn_$nGDW+5Wj$VWxj0$zR}?n;tcpx~Y`U zN6+TlJ)47`&7q#HuqB!GF4A%bI14;8l6=9sr~yIT(M_cfLq46+uiXV5)*`u*c=O=) z@gCSCGv0$2hnyZ9p3sB0s0W$Z`}$Gm7kXHX_`-qpUI!~vKjvQWg<+)o5qAN3;*h6r z03XQ{#q*5wWNf4x4|aL9c5R1NrqLQ8U=4uGR$hqN@O`XB&(qA0tuMU|qp=7hw`vZM&R7(V&yjOhD)?h;&V9xlsU^sR{mA zcsdiQ0{CYN0{G3Z7oa=9Z=W9!WBCCImn)`zeEDj3OvGAnZE7?*C6#0UPSYFLB7W2( zD%VL&z5$n#BPvs6QTZkOR2+T@IiE@LUT;N?gfBv&Ny&?H1bnB7)Z|$?9GdRQq6mI5 zt6~2DLUN!7Pem-47kUi`JuPYS@jB^8kam2_@W;WYCIwz=VTRXK!lSSUMtas_7b0I2 z!9z+>do5}prZWirG05%T8ri;>$#38~SK3{pBF!Q8NlBlS8Lv;1bn;)A&64&gyl}8n zr<>u&@U@59TTXpXd3d+)YfH7i18sMkm+66zk1;FxZEGPs+~t9hJkYFA7 zoicZ%9ns>6nl@jn9Er3U_%$4!GgG(AT-}(Zd+NM^jNa3S@4_uP)T&;^f2V3p54DC` zj^p3IJ*H9gSR8jcGc^qW)kYhRNC`&!BCM{^tz))6`lA|5e<_>s0^z`<8LB}zXiv|K4R!&s(H8fWz9@XHYtU*xyri=yG027;`b5P9Up;y)awcpK=F&et&E zJ$03D&j`5MC=#9`^ke3GQYrikI` zS~+Aiom`Wi0xYEE|>K$m=T>#co8~_Lq{!)&spKl`KNs zZ#r3>`98tO(BjC`zM-?_=}knC{-yF%4E{Ls)HX!&^sS+Z^7J6&=|i+Rm}wU)Sb*d9 z|DR)gaJYfHir-E=fHn9at_n$F8}E7h$2V-5yyW_}Z~yb}jqG#u-G9n?_?CKK_L+0- zsfReW1MY#_Y)Yi^ics_S^ShHI;jn6i{2?sS3WMHH(O5W&&q$|-(LRJf^AJ5 z^8)w$QW<4z#-Hy0>7RTnpRK*B;+qxcyw5)8y%O(|CXDKPm? zyi@$gN-#A0PT#65sleVDWHO)Wnp|MoU4;K$;yd?az!Cr!hLPoYbiH77a%RPk#hk#aT1Y08z?0* zgyOWMb!ccq3#U%YISnnR#87i^scVO8pwLQOPNC4lh8CRIr)3>Gk!;!0@B7S3iVdOV zyzlS*^!)MKAI;9r<(X$@o|$>(d7hbdT*{R3JDFVi7Ly|{Gueq}+ucn5Yl6w_6MqX& zFu8Y+8Gia*`0;)|@;>;E`CR$F`J}L%dzkFQZ#8~j!tW;hE<#?4JJ)aE_D_f3j6CN` z`}e}`iI2`R9xx95*V(X1uc40k5sX8xpAG+eFh47fn#b`=L1qQBtX8WeNfwJm6h%RB zp86JS~)EUvtCZoTYAIZPw)A7j_)V-njUVtT~UAiAhmN z3OD2T>HljPOaA|VpSuO#kL8A$aX8MrtV;NzAUiM~Y~E0n4eyDrPyfGmlF0&SXZ}fJ zomFGX{n`(;M$M)*XzI)H!AD@gCZ=hYT!b2N|Ee!}>XGDmt>xr_~py-W#K?N^`eRV>P& zrEij_NexyBnxi!MwXA-rHBP$Wu#CAwJf*S3X*M`E1J@;@9uDv#_t2mDrb!)x_ElZun-o zXYh54UKkUW zTJT#nZQylB`|D2#I*SQ&ebeHv2dh}gnJ!1`SS?$Vv`JbrY9tlS(OzEchzV2J?06(J zIar0(Uf$4cktBmHbsDU4oK|hH>=_0ttLe6iN_b7TAWjXx(3gFksJ+lP)^fCOEIZnl zeXZIb8t>^3js0nlO?FKAPfb2Gym)7im5Fc2y@D+0_ZMAX_H-{Ru>6rJ0=4=+rd0Qb z3T@gREnlBF1!?WpH^xla&||gOJj=R;T%TOs?Pip(rdzQ8HL|MP!p4N}>Xz8u-Bv;N zSi_DfKQFVrE|jntHl39KPmic?Hw1CDV{(s;E$fk2I(o8MSx=6D@|H8>xu^46j~0Zw z^`Knwik&&tQ;R(NPUN#}EeCY;T+DKWwdc1Yv`pO3oS?r#Gv+BCgIca~w4%O(dMdf7 z47mTGTtICc?F8osJXexkL>wLPptzD<@nnw>p^_c#M1eHc3tL(S8%~Kj@HnMh&;)v&n~<~uP3=aXcIOB*>SfQ^ zaG|!kTVRvI$9h$<2C4QYty;cTqkTau$6H~7C`C{tUC}O0(Vf+!b?aZ5=efj_eQ<;I zFWJpKSb$50vn#r*)?~ZIx2RuEb_rI;q`I;{os=sXo!>GZC znZgd)h`1jb9+8$BBI4BqK4*D%;#bu{Mg%@aZ(GshZmLsUecL>LU zE;B8UAIs4GO3{x`vx!wb7D4TPEBMr;t!0J!R*b-lZI#`fw-WpjISS3O$tJBVBiI~n zbuv1(gB=t~RK{k6dqi3#_E{b*TL9H!yQy&2qGgUcvZp%!!OiSigd;R_(FP{;kZYVF#b_Z&mwQ(7#Cu zumCe;cDO|eSdB#kjwh8sXMpvyniFmQtxA6gX^^KsRC5^bs4Meta_BsbA+oifNK=$a zqiBNhZ?RlG*+nHfSWydwJQB0$dVSdzm)2MnY)@mP8Y-YR1G>bTH&ME#7{yB3zixKn ztr2gG(L3SzTFl0uzl#N*-1dwT2m${*Cb+UAN}wSyaY>=Nx46O2IxLDaAp5g)!rGC7 zF95!P))9>otIz@D4zw_x-JzZARlb{QXxlTry@y`Qh2XWxql8b<(;mp84F=< zXRP(!BgG|FUjXw;Tij;sPX;ubv3$Ue74(kB!Kb(0b7Y*8Vqb_eMQpMtLQ{3WUu8{# zVl^I&)q#$iRKZxCp!bGYk;0lp`0hiD3~H%L(A%xRZd_b2=HOQxXNE17jCLliD1%AN zYh=p!Zk&~}S?oME^E~}RFY9@pg>GX{F7(#KE@Ve~o2qT$^L=uKx8=y`(DpHr9DS~t zrqSxj)m8yiw_=}%^qGaA%?@|o})WD)xn)bD@2MFg&V&p!asmb4l zS;_2Ft$v&Mb_@F+)nI0f+=q~=z^j%E#=A(hP|M~1rxUwd*!LyG7sklli&Qq${bi)N zRFmNQX~KHMXs`bT+H)xRAJ`3g9j!KFc-ZD+ie!8|l#DJ-3Qk$G8^2Fv8P^Ru+WqGd zx8MMUVm?VS!y02wL9rVh35>qheMj6S(|y9>Wc2+(X52j}I7P&@B&IB3P6@tK3E{BK zxFH5!XuxJ%K7{?MuOZgNs?Q{Y$M%dxDuVTXLQx8RjW^qrEMwt-)wl^goP%_;Swqal zLh#F>X6_0~Ho_YjGj_-FsMpxrpp8c_5M;N7DW$uatTCoM5C4n!88&bZt%8zcJQ|%0@6LfzKJkaoN*WXu|ApG-n$VhYR73<8I+_5&ZeXdFZ<=__Btx;o64B z!L{%dY?ykL<{>Jd%A0b%`|?E>Y-PR`TD5YS!sg6TRQm7brKPOGh}-?Y(8?r1gJYhjY}G-ZuPte}r_S(q{vg| zPu^+fbi=m*aU*li^?6gVF8El9!#mqu;M*T_IbJ&{i8H*m`z`zPontkug-)^QGVHRL zA{z{KnCi=i?-%gN#D_Gb`&gvig?o!5~_*Y~xop?YO0G zXWh1&llo{0 zQ(0iUvAay@cDRVf@)2U+#X9nQ`9XKKH|Wl749eO|!G@R=s_rgQyf^1*c0jcn%>$B_ z+fu4A-Ll+8{Aokz*5vdB!1)Nq3YB%=5$uzjvW+K`$>>pxgc8l>q&EFs(tn%glXob$ zd3Wf$8h14BI<~{VOWvvM^6p%5W?PNi#5%49mi8w5&uq>G$kCd-Vu{091mBV5K9f{iVh^rs7dnsqq)(VU;>m7pgb%<0x-W9`sl%qv}(ACj_1 zVUV zkLSE3-0$$JUoTj~npW;=+9j08#$7`>-q0?&MK+Gdb2)uczf)U2g?4-qKT}S$s?4*r zautnXqC5K&0xNEnysQcHZBw0Q@n#!a62@=;%t7GLFVVb4ef_hTq}|fee4E{8UsC9=Hjb1< zVh=f-{dcS^>t@bE@Cr0LC0SwGT+5r@@3;l_Rwox61w2ojaWM^Ldg$QaZ|8LmPD1wqAJ|BWSWiV zFW)3BQ7^b_(~@bTVd3eXMLL!xs_xeC$+2td{S{lswS-SjfUhZ5p-M)vRhaphYOSyL zOMwmkJpso&DIx`ajJM-{%o~A2@O|KSW3(_hfx z_lNv~Q8rlJ&+xnw&rpqETuSeFUPSMzU@W9}Jm>Q~q9PbB?vvn~!F@7()40z8-z4r+ z;2Srn!Yv#O!ObUVLBYr-Xn5L?iZP2a_mQto-UbYgxy~eU5LqwH;5fjs<~P{+UzfPyO<=z9-n+DApM3 zii_)B>|+{RFo3sEpQDj=7-%PgNAsv)_%Soubiue`Ff`?Gx$uSsoGeau8LH}T8RHEhg<2+i3Ve;VGZ9wQLN3HUNL$>J z|kSg z?i(1@$6Xxdje9Q7ijCC?&dVaMrJtt={KR&NJCl~KI&-U%vmOq%2Sk|4N`y8d|AShoQ zY|!YrZZM>^fzy~1A$}ts`EkG*pzu2f{dKbgF9(kH9Tj|x4GK}EPI486U4fE-vyS!p zb8~wdc$x3V+)w7BEYXN9T?z@}(r$asGQ68*9oCtX;FSz^_KjigHuG%?-uC$Iskm{2 zO@qw_WIl!y<&6=XZS>qzYt-#R`wOf&uI0SkxulN3zz?V%J*^X-Ap z4bx2j+X1Tiz5${FSKtHmS2%XWjdshO(Vc4%jiQ|QV~-r2H<&Y&3yCV^8J14OvyNI$ zUtf>R2t3y}#xkXio_jV(`i#JL2Y=G{lp8)9l8D$;{GJ#)tLX8F^Fp{cSmgfSgW7O_qp)4Hlp=2 zAsZ=-7;z3cz9aEogY~E^#8}e=ow402xG76AX=jYdA!d;YMzBn)Lk?i zO~br)khumT3-l?xq}+(j2nD@uMZBaL5zPqQJOL#=6Pv1!=P4!umk>MB=HMyD0GE)E zj}$+HJR|^Vgu()w(0bX{QExQAnKMj{_Tq;?i|zR>#|gLz*#8SotmeUB)jaS|G=qUh zt&;f61&KmH322Zjh>Z3wHvY`R%*Z7#B$L5vi8&WDacEfNauF+JEt1QEwDh!xt&jo9 zt}?vS^UBeAxtvJCuKKKW2rKlunPF2-K{=*D`XU+mu_nkj)PQ2-GH1Z+ry2jO1nI1F z$o?s*4B__eWNr#K1&lx8Mo+>`Wvc61ywh{lXxwUOEjd~*7@a~^o8ZLE?cA$j)d^UP zSCe)~io&tn5Y4VO?CDrgd1m^PGI$&Y*$sFN4six>?@cszr!}TzSBno>{F;eAu|nH2P^9C0-_l1%jW4APnV27Hbk5g z$+4^{u82~a{E?Y5q?rAB5Gk3N64EY*OF_BxEROiMINFHXY>+@54G4xs$ZDbYU-b$F zDHx!QX3(X`rEke-B;iP7$GNGogdO+go3&8Q^fJ-|KR@9|{kLWa`>1=drg}JCX3>f| zu1%oT^KPY1X;BpRCBenO-T1e<+o&B*#+cH)iTDIs&yV)0H!p-7vLSFII0NDb%zpf@ zL^JxOA+R2yWkzTv#rQF*{pP4{5=V_w>cJNhUM`7rFcVXOFg1iMiu-lKrkNvyx$cax z1w*J4QE8elu^5LEfwm=Hi}5f)33z>b1K2AR3Lb6AevXs>&e|4fPq21_#_JSAVDzTcL2D06XIm7bfE};%O=G%4=P5Vvlsp_MH;m+{teKHY z?dR2sNCvu&F=p3Ek!EnGHc*zJ6BQTp zF+;O>ith#d2Zn9Bq-Vl(vDBr#+GWZzBxuVfax8WZGt6pfJWPJmXc&pf3q#Pv&%c~T z-=}a!8$OMh3atf%3z(sax=5-|6j>4wdsX3b?E+1&XGZOS zm1DOE5}VOAc)Tm?Yp|ig?}zwdXW^w8Utproi}AttO3?eI!==v%$67TiJ;~Ks>48`& z)-X$0QuGZ%>4ikWfSpei3|z_2soCFL4?lVYbnib9tAMPt7=xivb=G_RZ=M|MptVPB z!8qrsYPZS=oq$kk)lz2GXC|J_TO80#9NN-Y<uNEzEUoSkat-yGl>TiX2kWle9iF=vhoiY6?;|hh*Y6G6%ss zi?6=9=1E06zPYh#RtB!j;TphDW^Z#0(=C>UlWrLStvb5?SRGLRTHqPP_@F+>#f%+n zKi@}ORnF@R@Kh&{a}xg)V*ZVDyz*jYW437K{e#h~1re;GcR*gh-WwJSd@l-89!{YZVw^5I#dNAN`@dqSV*4vb>Hp!H;{b<3M z!`!|}-^7Sg%wB~{efpy=lDE)UCpjMNPA6#7iBkft9zY7gHFAtm4x&22bv1T+ymbK4 z>|K-AXhh7`2#1A9Ws94)u$rRDoD_wcbU?XO!|X|-P=*!X)j~d+J*Z~>tu9WL^iH)g zbC~7W^t1h3ZHTg}J%+i0j|*cxcF?6-pxDvE;I~#}BdzQ;DG)L+KXT&V-NB6IeAoW* z8`PhUzcSryg97kGkf-b#S$D_>f>ff{4@r115q&jj(>?+c&QnR}1u8Bbr(d-EaJdi> zN(=N0xlb(3)-T{bOQ}^~$bC{N)9t0-wqIP(s{U*FjL5v@^8*if=B~KNf6-L(T|D(7 z|9Q(pSCYSUMd+%L;bxiEL0kW16N{RE^-Nsx9a)Q=S7QxSGs~>ss26#x{@=;0SFr-i znickFegQ&TJ-??g8>M_9m9o|If?o?z-G1TG{P$!+@A3PJXABCb+5EdAM!U=el|lc9 zQRHR0_&Jz2L~=#Qrr1n2-})y}-|8UUoiKkek_9c`OcrRd^Jgfawn$4>#bzos0g*rV zLy8-0_s$|2tpu$bC|OlnM6bj-$+sYR&E>EykaxH1!mRJ9c>!y;O=9zQgqH_|`7&H_ zz7=lad=c)L`C}so1J^POdg8F>TJ~C?6@1n~|60`R0fgk;_Cg;U{{X_)`rjUrZXZwg zwx6J-;ryp;Fl`5lN^Rh$=iOJ(zS_h0#V@H1&Z)W+83s5uxn4D)iZs=O{+&2DK}&-4b! zPT{MCZ#`_T(9gsl+`u3=!)Pb}M$^y3{qT$0{joCa`{siqx<963UM6`W@+x=Xjdje# zvy3?cH1`Q?Y@o=`{g7X${jg3-g%W2&eud|u*}#PHhb~ch3pRNoEQZX|=8P)M0Y30t zrHu#-!z`i)(V;smGo=1Du=(>xi~ zp8Qk`h1ZZNN~$J5>0%)!&ObS{PSW;jWMB5DlexR{|Ap$JVE;9-g=C)A2<=||8)>gN z^dnl2)BS#?i`I7P_heL0ShYzrgp!B_wSPb~CM0E0+=pEyyi64?+739}wEmIUoRELR z_1Y@Uhjkm8v`wN>mvFZb1(?tT<>fB_zN9Pnous1NbETIx9f-M|Qn{W^K%1psp+l-X0uQX1pTOgrDLl@`r1AKA!oLsX5SasAFJb%}j>ng~6zZW` zU=zT82t5pLl(!Gn{48xP0cCo-FmH$036}V*{`vaN!y`lfr>fgau4 zbr~oiO(AE?Nn_CdnHU@yrk?qAre}JGi9%{e^bE9@pV>3Z(KAai?x|lm?^imm8#4H4W9J#DGyUlL<<1*syj!;Z%C?1)%;*eV(yC&=yR?i&d~myNc;7kXY0 z#h!9;Jl8_rAFEMBqk!ul5n~|>?86SBCLr# z(0)3S(QR?!H;V+OxM3e8X|#VJoM%Pm!KMO&Rl{INT_*H|#*Zs;!GdWxx^|!xajOtl zAkYq_1ojLy4#6l81t(d^GH8ZfkSh(v&D!3UIA5QXspWZ*3CJD$1mrQkaSI9doPm7A z4rXBI0CwyguzyFenP@EK?K6AOdc>Wo$H5jsws=_pn$%r#g#aEqSVij=tyj=1&&)y` zaq)J2|TBWAH$D!sOEa<2M%d17Ci-Rf9zsL8eWoX zFziqTR)c*?i2GciK0XhiEk8<9d}p7UiYK3|g=E5*ClLQ;Dn68n4 zCcYE#awh+Or1CR|S$=09gpe&HPc-5GYr6bQyoz|5v&{Gh)8%L4Lx@*1@r_(3PvgSe zr~0w7kwg);QaAhSxbCjQA7E{?hFqLlEidA$<#O1B?Ln9lcp*T!gh;7jv!?S2;nIG8 zr9U9Il^SnbCwZ+Z-{J7RYAyDwhxne=A1G=&UZ-FWYxS5g^nlfqhG7Z6dD7}IC4DdW zvwXCJwnpAOnPaY%>qXre&^OELX+^sjJ@})pSns4HyMw8VQJ*}Xetbl=l6-9MR#QH< ze^a3bzsmMw?c!3c^Fd|biIKZGwwUM(`KjMiwZlr#ouHmPov@%~9I!&{Bt8Hwc+8(J zxet~Vaw}2o;TY&2>)w&FtW=4GC=vbj#W z1HP-duL)FqnHdY;MKKw62Z9Fez03YCw4!|0u`I2~@?c+J+J}Wc0G;y`S(y}`tRFH< zuRa61OeaZ~{t*lY7}!^?3-Nuw)i^X{hXwi^Z4t(poptuwA^DaH#CNICTa82MVi6 zl79aP{eeBWU9>Ho6aZaVCaKcW9FM14bP7u+`3e7A?8%|bwdTP>!)e%sy~R1O(#XME znIQ>T@DpviJ49XWQ1CDDbdn$CDyk z$Xa0>V2PeFDOmDt<}5>{8_8&SfOsS;@JR}3{+ z3EiJea%^6TS;qHaDNAcex*X6V^mMHBQBB!p>YL_8lr2qU6J=TPrl#6Jiu_YO`4cIhUPe#Ro(3G-MjSCygg?B8a zsEx5ZF1StsN7nHutnl#bp!N~i+Lq?JZJg#Uqie_GiKcQQdfkm?{cF?M^ZN4?r1cUb z&6`C-86t=Z_8DSC$9oZfCw-?FQSd$#r+69KOEKcddw-l-&(yHR8}r3M$l& z`6(=fFv3t8fnlfy)VD4-;;$d)%QfksEDh@bQBnt|Bcx*M#zypd)V$2M*=e{_J+g8= zFs+BY3}Mtu^p4qr>?rSr-SJve=9sUU+CQV=AdMl+zDLR@zWx9oJ9g&wd>5QkB6=Fu z@isjX?dA6HpbqTl?#rY<6`?+&UZ0BnE8(#hvnCW@Tzf?NxCD3>6GAux;rT9;ena4N zz<;@naGDaJ53TzOZ@n~(XJc|9L1{@r`S%QzLx8dcn1DwDj9w0dG|<4LZWD)5Ae41G z3V~I58p^j*P`;UgawnjCfkPooOejQyQzLr1KK**_$okZ$U<5KSZWvJ?!o{o)QSP*e zv+fu;Yu+yX{uD)+?cz%JY zf{!C(GW|U99kSn3KqGEX9;b_w*i8~$e3+mU8blZGd}Pa{KNYbUO~Z-k2hf}*qt%1I z{RpkQR>t%J-rQIeGqDmtDOp(-NF1FG(qIrje&G=T=Qxwmo@6QwT0bk>vSbX>2*z~b z7)}u0l1lSVCXIjP%jZZ#bS@gla3bX@w9ZYiDY7_b_*TXg^=e&OAVi$YF4yG+cC_p7 zVzjDHUA9P{x@;lZ;70>?O*p?GES@ihE$3%P1bxDC2f}~F(~Vuu^s&ojopp%D6&z|l zL9L-tCK~q+1o)csGPL2*)Hh{g*sjDKiZ z`S>4B_wx~y^-7Gn`ojd{KRLW(vB_u+sv%K{z$u>ApG5R6XbO~*F z7%*ssp?V68xvmcj#wqA9L_?3+HF<$0oV!4dSkAYhrc!Jd#z5d1LAe=Y#7`QjtHp?5 zoJ<3qWdl0_qHH6rKKRL)76oNpuNjuDvB zyd?42lGb9_>(m)fQXkOUGGO|PWT;IregvIS6nbsy`@W%c-#-CZ|H83g9a}*$bS4b= zgTFe!sJH(smE(`dVd3rgAaXp&b2QiaIaffkS>{A8%*uQ<(--Q3aXrfGNacPeQ{L^! zeIv)c3~8=GntxBFc{GzIfHZ4(34*aUN%;OSQ~DPX_eGxHiTpm~-xd>%fgPfwTSUAoQQ9TwluMD*gy3r+6CBc^E4) zcC|#aze$urzH5c;5iEMWkmiqQMY4?$jDJszL+_5~ap}>NvYUXNHSuqx*-nQLyqxmRhoH#>VK71WV^@oQT1&idA}XiSOQX^sMf%$)Jzv>rJ-raz+A+}S zZr`cd4ZkPqT%3OR)Qi;%xROcc5UdCu0r%=2n0&#_FNdy!`n&LKYXjhx#zD4n`4X_AwS9bs!`rUiA40?6ef3PFe(2qostE?4L~}OOOo|1 zBw0Vc1v2%NJr7cqy&Sk47Ek8>0(*Dkjs)fHBo4HO;*a?g(Q8qH9euKjmq2T5;fL4h zBg-(tD|DQb_^@O|=)q?|>*s)WehS~Y8GO6{G7?sA*rn&5KNIaYKb2cCEPQ-ouL8c) z0l8)xvn-C81Gq^UXwQv?hE-2c+Wvx7O?m1s=)1M|g^m^`lZn3x*bVHDDI;`04S2)a zr!>Tzc)p@!2Wr-@<}UQ$kaMZv^Roj@e&`8Op+YJx!;|u|jz2=`Vd_&zCeqm#QXr!O z_s|cSQz!US*f;by`AJSfG7%A62+2#FI2%v8NRqMS7!M6Q_{r3KV0hpxhV7Kn#E^0j zhLC6hLvmTiQ?T)y8zFg|f)Py`nUueV{E6t!L8~?nEwz16opR*#?Yr~ep?a8kEgT1G zBeMjH@=}+HFRf{R3D40@SY-W|hRafLt5R@1p9}5}Ib4zm65O*Gn5}RY1J?14F0xCo zLVGp=w%}?Y-^XxrT*-Yq_3m)qXnB^r;#-wv+D^Kg7^@F1R# z#194`1pq&Gbu!6q90(R_vUx4qhShcU<+Fq23ltD+>kEBWwJ7*PpAFEh#%@4|=94j$ z_~o`Dz`G+}#NqEs!M`N~fA{X)ut`g6;0~a7OdT5bh0vkZbE)8`dyF(Ho8w;0O6h)( zcs~frduXLl;5;tDZ}dCsAT#8aEzZDR_^1ycD zaRdLx+B)!8$n`R}-#fOEVAGxz7O22((_rvZ7@X|~LHQndl{9{-UQ+Hu-*hCulcYN1 ztVo=sb`~WOy){8@4V_5Exd)O-?oIn*VqRx~PLDq4i4iZ)! zyMMI&%Y(RsVo3nL=LeT`vpI+1>mXnDiCu7)Jb-Z_8c$J(|0L>KM_NStbWXJ-4>=c9 zCe`ht8S&9wvgaiER6udyIRe6?b%6jvVAC^ttOYiMciVl{Cq`R(e0O4$(7gF8@VhkP zo{EJ&$B4Um)QD38FQIokV-+E48E}J{kq18?c~|nv5B~|*@Ql)?ObCrI< zsBx(T?CYs?Z>sdO<6ebrCDC6#t)uWhOPbWpl_c6LpqFiCrW6csBaD?2=FRB#ptt1Al)6JkeF;U5pXt<*j^ngpC|U&&K{fjHXYI zq7kjqfbm3gRJvUz{)2XT9~M+p`bf%lq5cE~V3y>6O^&`Nv_Qix98I%(mWiS)chbb9UNI)ki)DQCK>4P9Y%WStG4Q-(ds+1Z>Z z@k>m>DgkLMprU@5H8;bmT)B~A$dUp&JFNXDx~Tk=&S*2~hnVxw`U6N~t_C;o)!;$C z8jOahWA~?T7v5o|0#1#GuA%qfc565l9ws=-7PZZM7vB+`&JEye;HET4nDfZ`(fKW* zpFvujwtzeYjS^ujIh*Tnep#)>do4J?<5)#pi1GTV7BnBD9?DOEKiOH$z?l-#t7gMu z!sG(8wl#2BSmBM}>~)**QvCUz=fz3T(~4v6j|G&peixyZvC!>W#(p=pIiuU1?4j_y zRCs+RoOHefhxEN^IA`^}!_lt{(b`=klD_v|=zE<$Q{Q`OWE%9Yunixj@15)u567ea zLAqan;!J(-IOt?IL*|m!_d4)iKjK|%5+8LzmpeqKAUMaHwat{172XIP)wZ*cm2K&xezw_tKq>wRT0WC0>N2 zLLWdwU{ahig5peF>sh*+sXQMGrRYxJbVvF%*-yR3xiC;+^#IO6U)b!2QL8_61ySN1 zoD$y$7izA*&_vderLhvYH=v#=U{=hJWDQdgv4Z~nEp-0H(Pjs??{3kzIl!wP-_}?~ zGFD1;XLuWCzM{6R7}?Af4OCxR?vp&SblDHoS`Vs-!N+`~zj=F2%Y5&l?Ts6nw+~0( zjWxD3Z*PD_bDmDzy*HV~pA|_ff2!zrYLPE?frEsW*$zH(F>nq!2xrQXom|!h3qER1 zxafg?px&Zvryg)_Z>+i!u_|*TR^|8Fh}aD+0yM_MLO4-NP(Dh`CMZEl$5LVMCZ=Pi zoZ1D>9ml1a)bKY3S!9|wZLVXm31S^@g0{?A=?*?C1)(4PB)w6qNC^QN-VeH(Hxp(e z?&DCvi!1$2D$yaI>5Vyz(<5d`q6E~?Pbt4P{8DN@QAW-ueDC(j`Q%3fQqLaPj8u$C z+l(}2<`l%hW~5?l+GgbbQS(PSU)pAb@{OEB)(p}da^N%O5Yi!yv>7qykgHJ8tC}oXKdpgQDRbQR54SOxdnkeW)M<~vB_DJBDMBz**q50wJ{%+%hr1L`JG6p`$|1}>=0EL&MK244s%Ss33oDGH zRdFK3_z3sg^pc)5*Oa9f!~~~+@VAH3VdncEQtxuBU8fs#nDKPdigVjoovH{q6^Bpv27p87ddqpraP*bre7G+qC#B_l@uowBV|Upe#Zup=ogaxWh?jiqumfxR;1MM+JE&S?Am4^}lOV<|9=JY5__o znUsGzuUn%ZEswBH)X0>EP2%CEM64LPVzPA`j!sG7?j4>N<4JX-@@DCvXP%p6YYxml z!%-KkWs{1XryxlfE3x3_tl{VaNF#=$SqX464Gbn5IFaFkC>YP#_|3s@9)1jC{UFYf z9H6r#_%+e9!`^H){xeDL8%Y^%IGF?YwIuG)FrH2DyQLOxWtFQ|RjQ{<3vNvc>|ams0u;lu+sH@vd>|A%4&o+hM~pQU zk|~^ga9tUms0WG(i-@k?o?=(`CkAes(npG2CNEaeqR| z?_xiUUI>}zd`Fl4oR}_qK`agR;m=j}H$PQ&$Xv-#cFCv8Hd?I@Sp!=!GlXumb+5Vh zMq_A}*59eMdXDyG*{b_@+wI+A)m5Hpo>`uYJhs5CeuM5e#aS>qb2(M}Q>-X73H|qU z%TTm6+1!Ks57C47{DU4OTBSa8t4HYE20!cYbosksru2fFGAU%LZk`oOLT^ni7Hl7i z?n!<=3ONBePntpqs-A&5Jp=VuDX2tyL(%I#C*+UPkijRs1IYgcK7e*Rk7KQ(XC3RNHOR18+pxnEHed;N^z=8+=I5;2vmPa7dk?__D8n({Gloar!z zn+wczAs%*&tdjhst%OWo83Ik2 zrO+lOWJnhM6g#2^J{5vlWMul_r_zrK=|m4(fIq?S1Xi|@7y=IZg430nvaTX4$zT=H zhm3Hn5+!1{W6XY!>0@IGImTuxla8!NC+3ck_IpsrGL!?0f;5c37ndrxEIoqKd8j^n z(K?n?>+A=Xj#j&OI9d|3!ksc;^{Tkb&a%W2Sc!cU?LCg2$CUf9CpBe8)v!l(j|r8f}#W}>y*GZ@C(P3CT#=^ zXT+fcvdZzx%qWx_b0ub!{TpDPtt$$}znqGXAdKQ)Mm+cP((>Bag5|jP^(=mL_oIp5 zjgY{Y*x@WUPyIlP0$m@`93&I9z^_)O^HD}w47ME+vXVDX7JTm$>Aq3x;OXXP(wQd= z3P+R+%O0KXC7+v=`18C}nN%W;C$q$RAt&j?4Kd^@P3xZ`=^FT(J;@GtE6$!OIm>1S z#+Cjue!3s$HEyM+6t|vY9jm5^Z59QqOdwai53?Pcb2{Q~4-jYMSJA5^t<8m`+hVsL#3@XCcjcIc_OH+# z>;eyqQ;bZ9ZI@y*R>ja3pg)b{Ou?Ok2roiN%fKwSzd-m5v~8W{58%#ESgx@7`F|3e1-Rq&j3X2~T{B0k z)70XD=y1ZsQW(n7lS*x%G3XC4SV6LtxTVLqD}~jS+yU5?Ur>hBC`Fa0(`cAcM z@mjRW*huaYc3^*_qj3?qdW-RUoQcTR?Fd_$33~xyW{WP?VrbLf;r>k4`mH1NUhIfs ztm8Y%zF0B)5bji5Ua>DWjlBhTI$Ho&VY}fv*%G)V>>%73Y!2L+%nP@a-41sadll|^ zOoi)W3AnV=+ZUU|_QmEh*0I_v&k#!NkCG+6#fZTgdJN{~{jcz~)?dzz%EbXgnMokAe|+2ytj~r!rtG%mBU@5Wccz;%h}Z z%M57=;rrLY9NhSP<-1I#{<{!zOni9+T9-4BRVoqYbZ~lR9R;BI3uELiMBhSEhMO1U zh>Vn{m9paMGv)qd^p6QU#(z4b3?aA~s{QlPG>DomcV4wz@htOIu2`d#tzK~*Xx+2C zf-VWBzmA+{3HF%eew@sO``<|i+>=Q@sxj{{=n?4VHOcrxg5Lps`Jxf~`kHGi*413Q ze4TIA%Cj4LfK89Lao`~xt%+z6dT=`CGsr_aELbI99!y5tabpnOmO*nzQ7WB;bR_vB zUdfV@7^c$@k4mskA)f^jy=1fzH$Vb2XCeG|4F;f3B>QFXFK*b3;B0UX!uQ~|@7$!I zGb1ZWat|BAZXXnZ!@a=aYa?)An6tsCGKBkv8o^hxmfcz@Dqy>71#osr#eN zIZM?fe*3UFZ|-wa~{B-y_#1qdx((hf~lV90l!1g93+kCGJ`yXijK+&0Ohqny|SY z`M;jZf7_`1yFU*$hTnf^1U5GS+O;WYt42Xv`?;`Lg!~t$@?S72|KiVwje2|pHsb-U zAO$UF6tu#>i;aObhU7BmEiL%1{oe~-C|%;X;C0Nx_Xl1(X%(gYPTa8k2JTsX>A9G}$_)fm} zh0T(l>wUh@Qiy$TO)}aNqZ0sGWUJ3wZqds49f{r92y7tFpRwSz$MRmCGGYx^_k0(;qMXkC?!EeJ|hFSUv`Q@UidM zo(4Kw*6~-Y6K@Uu4esmQ{rylB{#S?S*5fnyPQkt4EE;0pV1fdEEh#9c!0o;7?Ys{c z)}RmG9=!X{zbJNN#oGd2Q4Hte9*TUOb-WE2KN}+Vr$b$E9~n9h_Yj~SKx`QP9}Y#} z9vte1`@qm2;ogr}Td$DyAm+QpSOwlfSmV%1xc3a%k&DuYhCYV-b)@`_@7R5tHQ`Y! zzNvAS_A6-dotS}+A$Hpk(=YimrK>}_hhw-k4d>h*22{~yr>BB2$A2UK3qu8Z`uzmn zSMqZH1HNTL6z@a+EA+1xvyMmbRz5`T)kA1Wp8K+)$MAj$()58^k#{XSy9jM$~{?~gBo`|UXO{I}xQz->fq1$tUE=AxZz5VAXN z(aS%$P`B#!`WtxvDpFj9{FlRjbNmXp+v0D+-4d^a8$j&&9}q<@!dq?pLbzX!zY6#I z_?2+iB7Qn@&x3zeoZRa8@8B+rUj)~OSjPvo0fOg=*9M55uZ}Cg2j3krz6Oja$HnnK zz+Hs2gU5dgTA75md2w=Q$J=)4xUIG{UV^t0q?fPg>V_-UpnqK_d=ii?gw@*p6V4VDm{EhRCz7&ir4wp zc+-3%XBN{u9erEkLX2&E2V_L1YicUW)>JB=k+<^NHS5e2>uS7TSm&u;UbCzc$qDdh z#LZK7-cozZtvi+NTTEv4AEn!tO1NrM?M5m^*=c@IgL2brP3?}_t%|Z{?UndQ#yn*e zf2R0g%A;)9zU@Y3+xA<`jQAAC*>aav0_PPg&LV!}_8pXd+olb-)NS9U1h`g9aqlYK z#oG$sOhNMy#^uYdsa#i8RgETKR=_t14Gs zQ@MK0h;+3Z>ek&<8(bHx-MMq!mQA;esBQL_3VymjmFoTeoi7QMX~;S8D5T-K3y1>o@W? z_ioxXB5Y(oq}wc=bHnzn!P*^lJGXB$GpwVYuiLS8-EEt8ZreV8{#9S7#IXk2AYF)W zh?)4;)Yk2wkFZoPrI^uSORLX@jcWgzRn?x#ifdL8^^Bl+$ZZq}+EczWz$m5_6L&6Q z!G!Ka!M^8a{DRCF$L$QB#~$)k{8F;i+bm1UvFC>E-EF?&!kdFt6z^yqh%Oi&h|W$7 zL~HT;ZDKh38h)?h_gkESc?J84cd-*%isv!Bzl9S}?<3uKoZjq6U{48K6OwJ(w67Lp zr;$bbjOh_OY+cCqh4t@NaXNncSlp|Zqff+ba-|M8z8==VZ_H<5+@XzcmEdNT+YXn1 z{2uDV>twq8*5_~=?m3p>iUl~mqr0*GKOdJgt1is6;I05zYT~{CNJ;tGWvUO=)s)Rm z(CD0hb1bWd?h|-^M+t6Pq8(zcI~E-rhStF;*2!8E?y>s|@{PmXB)4Y4-ofroL@!7{ zf>tNju?KOFY(hjx5v(2zSUuEZ{(=?+?Uvq|K@*XZYx7=7o!28R1MSxYSTFq<--M#w zMEbln{N?7E>yf)S3A;GjJI13w85)ir1czpj_DH)p@M523!rbcXVzUT}_Ef-Tf&W6dCDm8?-TI6b3ZCPUS>b-%7Oa%&8HCQ(H!G!5pN zVk=Iv9bj~>?I6yz2`t-}H5Ffm^HLg|TcVvF*AGELpfp0;57|HV`|-q?LDHWvhg3q} zOG!z`q48iTx&D6CLcsS+%@aYhv>fy@8_xDt295+=ej{+gFM9)itM{;fIJyyE4|Bu% z&gKik1(k8TD58UT*`|HeF3^Q3D-|#feXu!^cThe`YtqYbbQAQnj@BG6?OSrZUi=#I zlh@~XkI}OhVfZ!TcdT|ex(%rz8-YAzAeW zQtd`|NmL)QYYJuB%z-w0nMy^Q{UXz5)R&G{E8t!@WbsP4^HT=Q7kRso?GeEt4Giw* zQ0&GrvU)>$N%P-cfPI1g_I&W(PClMp7=eRUy#ojX(K|=Lf%PtjBjdYC))cI(+Ob_w{u{p`{4T^iGy`yk@jKh6$Krz5Zrq9* zQo1I5KZ@*JE^QG4q{CwipWR&O5d$mnts#mL1#z}LV#b9Qid#m;NrH4X&RISxP8Q@$ z94otPRGdR_@Hptd`a>(9<#GE{Ne_4GCZm>+_ z*eTqV3ODf&38AxiIG;_$1*_W1E@sNbJjutTk!> zo`~V5aZszXzv*T%fE#~sc1(hm1=U*Ncbqfl(HnzRiDdF)>O;aHbHX8I&#Bx*kS6kd zxOsmct)5t0n(o#TKDv7f_hRX+!&%o1DGi-KI8G<8vi;leCEsjCISC^Itg>F|2GhbA$rjnH-JC(Ycv!lCS0G7>=!H9e?5JCqSzA0pOH+ZheIM1N^-{kpxE$G|r+2I!4 zVq=A?Zl~Pr9JwKt1&rr7gka>N7ID57mgd)o<@sA8FG1p$ldRoLUxiq#*KQVO;~r7x zBKSo3B3j-!M`NaizS&}EE&;@JJ5?I z2O!UL?$e5Um>rVO5L5f=lD|*(CkxqP zLB;yCmhS(+w`X(@zWV)UOzK<@c+m1i^I{F!wBwVH|8r{=^-j{Fu*3fQH5-k4H2Qe5 zLF)uvU-`eHXQI)Y2!DK;lX}L2p0WIy#l=Nud&UF#*V(p@Myr9ppQyM^_@~hnakbR; zS^q=adlL;f#gHCLZKu`Uwl~_a9$Q|=su0U97-3&B+Ff{O?*&F}E*;?YW_51of{aNJye>YEE zNVD~)@Oluf^-BDITWhUIwH9v4P0i;Q!Dr6rZul(p1t(=L_SjJ4{(m>8f2y@c&}FZq zz(I6*b>8dM_#Q=8H>4j;FZY!T!a><1GzkYu^HF}BX!YvjCXKEDjcx;tZjJm2tv-ye zF7OfhPovS%6#72emDbSDZgb)%<|383hR%Y|Ttl7k+0Y}oO0hmme;RN9Pu9^JIDL-B z=>fFU*Z!Ba(^Ay$pUi6*|A)0dfsd*>`@r#Y@2r_5WC8&K4sa(d88B#qXrrP|wqb@X zk)@)7P9T8EP(MZ(}R@uw7;mX!3lwA z9`Y(_HEZFr(D69pT*}+?7MJm-b7Y^5Ic9f;m0MKeUEdAf_4hO_GUqyd8aD6eJfq<5 z_YQR~(Sha{Y@#y&oolSnMbm+o2_1MliygrW2#_#<6UTpqMsFzlPdYlt(D9O0x{Asu`YvynM;>u4s zt$^+$C=V74K)T|_x9QHfwM++i4){TK0m}Fql>>Zs^!~trcSSh}*}}`?fP9X+h|W`@ zN>0i-5TagL+y`@2A55ta=J)zwYBbXYZZ55}uFyFbxvs!!%j6oH2XxYz%!AXE*;&C& zdT~|GeapDp36nvt%1v(8{VsFXIh+oD7ks@(=zdpld#~kRPn~emfP3YUk#7O|%tTyE zBgyA(E-OsLWx;I7jobM46>gysZ`hpE0lTT}a<||WCuPds@l$XgUdX0+lIg0)+d)Sz zVm0Gg!8cvSsQHMH-7_B2Wp7sVm>(R8kXltoFOSU5QQRzS8w;PY+|C@2L5k@uaR$k7 zO~@6rD9E3oxFkc@>@40#V=9Z=&5)fnG44hVpQ&+WR$O#7cefu+> zhVr01DP1;iEogPUV09b7^{JPKfu2M3>EFd@27pS5+EBldbnwMtaCrePt0UgxWyerT+oF=|M%42;#L;-lMNS(h`Nf#O4*gM!X~ZzYoDqwS zvc;4$Og9H_a&?zYIJ_7$^Kr zXW}zT%SPs8w+N02oiBB#LQzk4M4FdcDhvGa4{^V76JV8Y?R}*@Y4c$G>6|>8{^+L{UnjrLMV%b3@c1D~dj> zxmcJuU|61GuA;mX)qPB>4)|+jmN$8>gj)v%G(bgpI%=JiCbI&|QA-}1s3=#2bk7#f z7`voqeAP)oJkwQU(>?QUPqr?nJo_18nyypGGnZw8vTrWaV;!yxW~XNdHlFx-ce-KS z_)Pis3jJ}kif91mggoaV^xYzSVd zD{O4-DHPMDjr!Q|OnFe$i_oX8gH8f#`8_s6;F}Y-s`|?fPqJycBUPp4=h$LHfMVSP zj*TlEqq+b!t30UJPjh4vG?7Dt#@w`zP2G>^L})O0KldKnS%UIiO0(9H1%85gj?tZU zNU_F|1Ag?);1a&qkp+p%fS+T5>CX{hI&(HQJ^=kY`t$yrdu)_?l_R}##IdE0?|^TC zIqvSPa9rqgLH68i$JnmtKFyU^IXdZYDg}rcQkaarxJp{ zVvoGZQP6oeQa3s_ci!e2y(2Jto$c;V-#sfn-7J%U;J@OG>t6m!IW&Ns zdQ1Y|^@wM_6c28PJlL%8V^Ip%Pt$c(ChTmg>4*h0>{t)WsKyz2dY&lf8T21rp7*$_ zmxMf>{FzDUl=74l0oSdv#V*R$yiD1O7bno!y*(W+veAez=d&k4S>$f5Wa2afFBP-v zP`m=|zSTr-br>7sC{% z7EqrJEhXj7v4()GGajaX8U2g_EBu=wLpjSg%EHduTpi1`v39?0cEyFGvM%GJ{&>$L zo?b4LlH-x>aFed%sppTGWwAxvahr=ZdTio$4Fc9L;T6ci?>SccDPy2IvcjSnSIxZo znr{_fTfJgsP3_D_%S? z$jT0>RUNgC49xKg%q5p&9OmW?T{p<9pecPdIJ=5v>~~iRN3$g+H`=g%3&vf;cE*+C z(c@ob3B#VzZD)4&qzQG?Z=a9*PUd7kKJ=Af)nfgLVu`vZhdrCUgXJApGg{dX^-pH+ z+hSwgg5_7}5B=eeo_HZoA9$tPgcD}DEL_Qs2>CqU}k&$(+*yff8*3AEiQz&@FG!MyhlC;IX<~HI!5A+_vN> zly#F*#^`*6+hjd*G#xz-X;saoy5rEvy=?RjK_0z>#%^G?zJ+!$@O|Pu?;I}#^j%l< zjp^j5J$}p}kM3K^*4dJ^Id?2MA71@pI)>`y_(}K?u8v)Q@_4)!Zr1A$8)UqrmUd&+ zt{ETth>zc<{x|{G2Rh-S!h9x6`H20IK_*_$fwAY*v1!ImOWh({y4UJ+*Ez?#z0i!7 zaML{{IPFg{%l^|H7VBxNg@KEcvCn}klD}{Xe{l$Z8~8XF_^5TkiK?&@FBnw19%St{ z;Bv*#TXUsMVKpl87P{YrECsvZZSsr3qj=LV20x2s<5dJ?(#L>Bj}wEZW0{_|5V#N_ z+cv}PM+wv5hAiS>N!$!Kw3x#UZpGlWaXs9k1^g5RhdPV*{|-$_<-Za4Uu;skJQvVS z@i};DaFs*XX@EWkgzc}f847gA%DL~UE_(g*4@d?OgNGrdM-1+Zk$HieW8y-duuFpb z-PwGo&D!lQ|2McJzP3 z*WYIo`)q)n2o?HlX4vZRqN<8R{}!N|0h3B3A}-mf6iK_pB-q8BV(?f@kJ9MkRA1;e zLw!iXhd~vjjlj7MqF~lNdfxi!E&h z^V*K9?iX~gn-Xy2Q8wucUyZE+zpbk1ui@n{Lyl*nRQ?QM8_Z#XZf8Zn^^~x4cEBXL zk#8CD%|gC9l;1-b`VabRaN)#$?8v)NhW)CEy~4j~>{WbmzkVXP=Y44V80He*p!%^% zH~3$){T8`XO-qpP+dN;r@DkNj5O$UY%AZ1gy9CLFd`pn;-@p@3?KT^{;X~E;{gnEa zqrT1;gx9sa2G(?|stZu9^{r$YcGuVzw(Q(cV_Ven2b6o#xWz4BZtO4DnnbxCzGS%` zLAj_sW+&Ps*%KGgqvuX&JwfLa(!ICj`9;s^eree0C>H}{I&H<}7(u*69#$Fp;bm0_ zya-d*`l9XOMCo>;bm#G#<}%`q#^N1OWn{FVTx>C+{jPHXcd>mNe(BL!<-(3zTFhu! zVaL)IH@?)m)T<_5iwxnxlwLig+R(bmUY(SvMY2~1)?(0j_pR$2??)oqc;5=hLyvbQ z^nV}kZ*pjQ)DiK2Q~P@ z6aBsU^uSTpn#kqSqpS&|nEEoaM{gFOV?eayJtV$XJ1|3gW{-(w=IYSyb*`v_IXVea z@X@2qs_3n;30H`n;uU(xT^92VvNc~P&rXaRcHlbK%`S6~jzyIzky+(0sciR)wyKt$ z=;NDPzJ$53#lc5u9n8gi#3pN%o2XUgxd(g$XAcxLCT7n})Jwo9eg8!N+&PFDD_EDb z2!1BLgOM7qq*l~cjH))&&q5k?c>VBA*3ZDQ`sxS1!pYlI=3HkJ3Q)5GUb88v*%YeT zTs|Y%ff+7KkHFj*qx-^Fmp_7WzRvat#<@0%X!idqOruCIRGw?^ERVK528kinSqrwbtizFOulls zshu84T}f%>7&PZn_82JvJNJ@v?uJC&hT3B;T8S~XzK36OH1&kEzR2pIBZF4rVF~D$ zm?I_Bav2y$$^G$Ln2nqHj4W~O#*BPBq|Hcbr(g5j%tFQ`>LLXH4moDDzVcRT8r({R zQ_(x_HLmyZ7Em92HMCz9S!?Nt<4hWcHxUnjMxNO!1iu#{^Sj`L|5y7o#5KBg!QTL1 zDBh3wlHHYo(6xB?eBng%6d(-1o02^5)ipIz{d#buZ>+6eM{K~L&oyLP*aC2i*RF54 zdvzVS#(mW*YYU|HwY4?Gm0TmO*s{5HlQdmgwXv4-DJOi8jIlkB?(S8NMTX(EwHdsn zZ$>lSLLk#E283N1ZUf$vWVm&K47VOXL%?}vR+TZJ+u5u1MtYU~ku>b~jBQ7;kTQzw9qWyXU<^FC`{nqCOr?=;-5q!zmP<8Fv|@itQ5!zyWYP$EA1M9K zY|Fh*d7db;ELmZ*l<(m_>2)K#k2Y`je>(0j?IpGk+8=`i*Or{7(l3r}(I ztbFUBI;=z;{E0fC^tgTb9?E<&^gPTHc#WTC-;z@Ddj^#JQl<4$ig#Q!8 zo$BXl!mvxV3WcK8N-hfGEK@f_xpyb=qIy{o8UR{e7u3?>2RkFCuEmg1IT)TdKHJ+Yhl^Z%QhTV$1-|^?xX^>HT-;BwU~cHuZgc=BYLL)a2U%$!FRsx4 zgXI@%Z?vBm(a@kq1;nTDntoRuZZ}?!`Casm19X`z0UQ`-kLsrjN9i_;ay%9*c71w+ zfl)91gA8+yfK~up+Be8fbeI#niPCDC#O#^Cj_u$Ty~4%v#}GBITIkjn3Ed{C5`1&G z*$U>X^fq{$%B*p4Yp%1odYG}q*4!RPOB%<6XUGh_$)-TdSWD9w zQ;QWCFq6(OL%{7a>^QF!N8cY)(rq^TZ11(3ulO3Rf1RrgRAoU@l*?nfKss<}7L2Fs zTC8pFfFAkHQ8Kk&LffR9XNoOEiXz0STn9nN7}Rf#)NdUazvx45r*SQ~ zUg$yVrc+qbUmN3WlFp-di^1J-a6xl@%1#rL2uI3#i^lbHYL*p}G1R%)Cc7V!%AQlR ztt8?2NF2AG@Lviayrv4)g{=I>ld-*%Xzs8{Xt^x{`1{#`sjbk-93%5pNW5SNCd2k} ztN`ZE(dIa!s`~6gxPAiHczj!8Ghsdr7n_tJLqmLbISYgY>1wxC&9PG0BQY95!zrcE zT6zlalC1E(FLo8oEj%44tZwHxVR;dJd_1-hQW089&myh?eye!?*dq_ne55ib@xii^ zs>OKLB|(0Sw(ONGSX{ASK?$vnsbN^^QbHJ8utF-Y-Hbj+(> zw2S)v>esJopb);`?w`ygPq~IxLLN=o0?o?9Xd%8qVr+8ZjHL{Jc$-ETCR2$gVhTe_ z@U`R@WBn=yW*G=Cm8H8hS=DlQCR%5iKoWZjIz>kbZo%AL<+2z&6}l251NUNFbNEtw z0KG~*+5~=mi=2;CON-zK|GC`%cKBPTL+{lTF<+E3+k`1BUnh+N?!8QyfY(@*_79MN zMCZ=Y@YM^#8N+b6_&B*AA)=JcW0SPhEN%lVnc;0QVI`25*=a(F1V=0M#61HEU54Pw zFkXMb2ORcT)ztk)S_d#DshK<4Q|RyOG!WdfjTlOz>!g<75j7D0R?Jj`zVa!L8q5-B0-l;N}wSx;fd9dLY^b ze0{SiZyMWUe--a_U%5LzVVWj?NeU~s!i3vrlz5c@KJp zYQbJot+zK-W4HNE$#(?1u)?oSvNo;2n}!v_O20bON^5J=N`@Ib%gV-GQ2q@)fzaC! zx!;}(4vmkkdc1)+W@RvCYmR$_=b-u*X2kibL+#{YhpnvVF9M|;AElJ@krJR7>vRFBULV-g6R1RQqILfjv&$~`)>0j4;bH82W92gL(!=#pY=m6GU1qrc z8q1JxN>CD--Vn5 z=S7v5k69ef4?p=5ROn%&rK$XakJ`hCeqItLvoL%uxDv8mChGq%nfc*D?qi0%EKKJ3 za6b1*gZ;WNnIpsFxsL_*qA-~m;gMKr6aN5jH2fxo$&80E58>m0{jxBb7jPQDstCF( z(=#_SJ<-HPmXl}p)Va

(|-QH9WVi_VB2Ad#scy{l z0d4{FJvF?fI@Q%Qz;$qdOIVQ_v!u_3d5C;l)hcf?TyrnzaE@DQ?ZL20^JaJ1mw4< z4^kYh4O?91pOm?-1CI_k{+?pNZE^3uRQCgM$o$tNFH4aVc+Cg>58#Jt61*GVhD6-D zCU7^ARD007_h3W?GopIPTl;RW04YslvEH)aDPZJ;?;t$*o@x%h6ecNF;26SL83zTt zJ|zjh`d)uK*=P-UE=p_1Gf`SIejKH>;;AUD5!<7*Har1%TD*67yuCc$9v-8e$9N-p zLCJ|X5V=Q=cD6V`8&b#}eBcKd#y8lYgoa1{Mw9kG zgU1NE+H1Y^?h>*u@RpkPLF@iK*dyKf)Giy}1{bT!g2n2Jw@KPB&Bu9hNL9mrCqnD{ z!Z^u$x-%XJzXgSr(`$!9;u&lz%S^~pPxm+>OTDQqZH|-6QrB~t<(f=d1CJwMC7P_7 z_m2kuY5;O~{E*kBoFQU=&x2qsOT!tCc}-GMV2ASv`ai zZVHj<vz5@6LH{6S4l>FXa5R{URbG!LedIKC7tW=I-!rE0B1WhUV}5Z=}g8B z%$DqdW+4yvrxOEAoP_V?0jD$>C#QmdeWwcjo1{G;Gu|MLh1|l+;BO0z3ycp;2uJ|| zxvR<+;2&`%8Y{bC03{VTVE`{33x~lr0ye*IRKPEcM%vtfRT_i6NKw83HWUXY0PZLF z<3uH4ZweSdpREiAoQkqprFFreUd3s#*b}*K%1LcFh4~cahmbg@C>t?vwUPHeUPFhK zPL9ha-pph4YwzQ!hDj*|9cP{3HdQ;5ZYRptA4^NA$s|xaMQ{@imSo!x%U?$l=}4v= z&4kB$&HJ<7GVjstM2qgg88Nt7WppmsO&qAS8$FDhQvq}Ueegk*_QF<+^W@g0@19LF z5pVFOP@&)H;{2FR^jaG{3Lvz5(*N2C9 zYtR=1x`+^IEMayOM)%!eNT`_Po{XMnlG{7Mo(C+}c_vB+?HeAowgR7N z+V>pV-#I?dV_vqibj%UWWnT7lB-q0u*;QNHNk$gMxQxdz4-o@3FQnHKBXD-93`*YS z>LyhTEbwLdpf9%SIrQ8IJ|=xo?XIR->RtgmWJN$qB3e&X?ueO)s`4OX)ZYG^1$G4M z@n7+4g`4C>_&21XN56{V?3g0KjkveDHVsZkqP3FxSko^nxV~?J{sIw_hJ8yRmHOVz z!z220totd6;?X$J@H)cjglzM;ka91$%5$;K`@r#??y4FOZ1e!A?fMb(4c+=2sqUe= zch5TYtl(THd<~?f$uRO*yQ5COiDoOsOzVpYnqV@fUQ7LM-RJERqzp5z=dB-aY)N2_ zH{cEcSa=;_UDxq4p(W2fuz|2O5g|#8k?aQ%B6F;dTtWg@B)f(u^7v?J)|dKVwbh=4 zB;f3rv}^bwkIykhvK?Gu>I)ZEQcS`fnYC4|gunSr{s?c{tvwK>U z!cDwZ&N^1-1YZ!v(%RdDSMo&jqxQD#8Ro{D6~1Di%#gRyjHW=xWI=SJHUl?A9H?yK7Wk&8}+H7dn>TnitHq=9#Z~ zJhW*6S1-3}xH?=&Q=Xl~)p3@$Cu1bB^;GvkZ>meEPIZ-3XADe>TBL>_91vSrks4Mq zz;&?CmBifxefes*`;$JT<|Wr~_mFZw-yhdTl2FZPe?MNNQ2Prk8Cz?cWFI8khIWfl zuGQng`3;z}vy-@eL-77G!rDWMElhnz@qtT1y6LQt$T_OwiU3UIW5)eKV}b131gDjV zwHdN+RgRmh1;_=pBBuY|j`5(1o4xhU3gNiZ#bj^2xB4sF;ji@KIpu`vXf*SbCgd<0JTMaWHJpSi~`e*gLpQY5cNH+%*dBVWCm(j{3Sbu?1X=z%CdY z?mk#g5@e`nu?B(qCxFgq_7QzA7x5y>*r-l6xy2n}=Dwflm@TD1Pe5u21QHdxv=-o-G9bRD-kUG6b%aI zQZZm2w}_vBFDU7~W{RKY28VYH^~%A#%jGnO|L^kHb;&$}C4TT=jRd#p4e}@n@|-X1 zU2eb{iT<+{FC&}Vw;MKRJK39k!G!MzKDe#oxWaKw?ZtF=5H><;D%nlJ*TRg)b~hP& zG7^5Tgb{!E@9?t62>eTn*Ft{T<_C%H-&%3t7_B-qzx;eogRM{2cfV`;ayd-Fx46;f zSVp#@a<^|U?9O)0)r{5gT~=8BJDX}F>Ya%97#hS+I7GteSx^p9-veJ~Zs0*=>tIsC z=Cn#}bdzZI2@+1A(5%yev1I|(9BV41`v=q}ykOLI8e!WEEt4eQ`vLecytGQtFR>mO zcznk`9go!?s@+SnNmiT!&qVdEwfi7Vw>7S0g|lF0a5F8O3%fC#3Hsh>*aYs5g~&G& z%7&@pOsmlV_?dRbI!2Hc*h|C4T@KWR=S1OYCX&0UfflDuC?-h~W46Azi5M2>T1 zU>8HudMJbI&tm!Dj_cB4WuL5O;-$d*?U>EMLe*=&pxmI6eGIpMOMRpCo1@gf);%LZ zuQ(nphj~P!s@Tcri(bJ_exKn?N-Ljs+bZxdb4w%;sv^{f9E^E(&`VK5yckW&n-<|W6@FQR{4R%|VUXW+_(ky2k`m)qD2+Y_>faUdZ7TBaMNlk&x!^IAuM=N2A8~tno|No;6v4 z2LUd{p;v~ItC*KvKsmGE_fB8_8muee*9KUNIjq{Vk0jEQ|2g1V+2>LJpTe`6v&?o{}FPY339vfPspj@My* z?e+UazU04bP`-KaTbRg~?&=8dxZIWJy2>s{>_;)>e|k->Ec80`Kwt$)jtHXDeHqto z(m)BovBQBrNajBQq5r^nd~knFKwh>){z*s~i2M5lB*{;sA`?EphL6-tqYQ6rB*{7c1n2&N;>B=Fjefc;1WF!(N>3sYbu|6T-!lf&vE^Gyi;6y*@|L}(Zlg8RsB zCmO1PR79`S!CnJs5~v~C`kBf*v#??|=@j9A*GUyiimxf=%jH1-C5x^tx|;igZh>!e`glt?cC-G7y^b0;pI5p8^OzIq031%P*W~x{TA4wms^Og8U z413TwBIEbI5fU?F6P#6IXr}Z)Lhyjd^7#BbDQ@T0yr$I2$|M z>|W+5>zv{i?wx}6e=o)+;a&=N`!U>xk-4Al-6yBXD%K zyH-oUG{41Le6>jrinDOhB2Pa=-1j%|ya*i06JFJDH-zFQHc;A?-U53`t80k)kDdjQJVJI921#bUap&S-d?hXmi?@Ju38nl@lT1)t? z&`b{JhvAYl%|)aM`yV(3VW*v~-HNu*tqSy0g2EXueurXHDeeO&w^81({II$guzwsU z%Fq7N3r9)nTdr!bYX0Bn{_`u&A5G@s?aSq5lC1xT4!11#agJOgAJ?P}hEwXCprX2T zd~}oC1-*J7#tl}714i`F8@(o&ul17T)?M8GaxdX1gYgqvyI@ZC6}_cm2d+lCKrfk( z_g({YTklOUA3^GR7i2309Q=l3HqiQX zZSOdk*YpB{mE1+WBVb;E66>T9h)49(!Sx=1SIt{kR8&+bmCP%Fb{CGR4M5J4?L+qi z5{4>=m7=$0$@;t2LrU|yhML-SNjck-YqWu>jilXtM3jZz3bk|Fjj+ANZP&u4jjoxn zY2)=u*m4-1(#K%D#?-e$4!DFoaw#~o)1E_IAlT_60`yax%ZvA~zu}|dg3ADEGUZ68 ze?7F(-W7#j`d+$&Iv=Mo|3%yw9NtSI9_$#9u?Sr#kR~#Tbp=B1kC4_KOSlMJ|C#DEzITejcZoLj$l$qV!<@;q4484{mA5RI=UD(z z5DQD@S3v6c-Tz_UEnEuu`3sN)m;h}s#E}KRs>+3n;WNMwV)IK9emoA}LI%ZIv|u5R zl7OZ0cfDocG^^RKpMPMT5u-Y;;11MrUni}Ix?MC6-Uo)y3N~Ziqnn@&ou*@EM+4_9 z8R?ig@3tTR@;8}|I=tDoIIihTcYF^zIJ{kdmxnp-?aYESg*fhx%%5%t<=ofy1DLF? z3N)-NoIr*Ziru=rK>IdGi^(QU^PfI~@Zz?IVUp&=hd^H^DMA4*RKNNNiF zPs-or{`bP{fPW*=YHbG%Io3V_~ts8&ibWqQkb)N zb~{Q0mVip!aOmat<=@J;%fFVlV&%04z=hblUmd1r6aLT+U3zk6&oDt8w{4kaF>%T7 z#J&a}2AsyQ6fkx29C?fUkZh6{xd^Z7RC79tT{7h0{7|k!c%W?oOn<$Pm#X8eFp^4u zlby*8|7%?j)I0DF8rm%6a=6`XWiTO$iN|)L4qd3jdie$(HVYOsfcjyxeMo-6_JB*=(w=aKcr$x6k#_inqJ;)KRBv1ivxWT7+f;LDjR-FbB8FbhL^VPm4qCZ(unC z=IBJs(fjzQ9_i9zA_Rr1cyNt%IGD`#lTN2bk=<}M012@ak9RJJO#~M;zKYY zow+KRf@bfNNI_>~8e4fdxf|VQ6i^u4&I#py0W@OI1mck$Cs#K`x)d(C)BMzF)QzKg3gz1M$hJ%tXx00Wpp3g@|cpLBvc0ZleRW zl4uN6rxIR5Y7c6cnPsVcPW3XNUPfpCxs3%K7#Z3r0hq77S1F8W=h$B5cHGCEQ|fxP zb3w1NC=!O-3wIJn?p3}C6CO|ZL-ewi?mHZZBXCTbbw-@w;Gu!-zjh`y!WZxwv* zs1Q0qO$BF>R*E}R+(P4ZHJumto`|1_OM6bxxfj?OV9XAW_Ke2sir$d(!rr2hur7>#zQ8?1HH7S@c`LC zz-I3UZ-4)IC9Yc(Qjxp=8PG;)6#|cSsu%y^1+bqbKPSz(8E^UT$#I`^q;0C^ZA&1 znu_Bs80Q-V4W(Df1l^=pv2fGWYlU4uBn@T2$%gKDBv*-N-o*!+BpreJlkS-^0r6;b z7|f5k`B5|%_79_U&qVnjic(O9k~F1W1^WL`h6lKLe>4mB`~G`*s6B=#NU|Iny{Z=y2MP9KZr;r6y5PUV zUQlt1#7~hWnLRj7 z)Av+_`tu~t&@u2BTiftP9jgpcW6oig{@-X)T6aQqSHu8i8+IJyW4e|8M))!k>z`CsYS{m%RKaMMZ=V@+Cp+RQw*wQfC zFQp9HFD1Ss%7b=92iAqXy*DN>A1$YA`*Nb0m!x0Dl^1*O+g}LoMcUgn44$wb+FuQF z-m)f}`08!^3}JOBM=9m-#F+)UhkH$UsgR17j=Dr18<9t1uYhJh^nZlRG3YP)j*N_e zIUN1|CD3E%lIX425W}x;e2~UatxkG2f|o2=Cm~TMaF+5qK^Hd1i{r|;UOFYE zwuhdP25>`PdnD7ou&t@|!ZC&&vUQu^_CPx*g}bQTqfxC@H2g|ydx=AExN6QmZ|y)| z;U=%I4`{#rEP7w!Y^TL1obuuvFD~tSQ7Ua}50IvF4cF<kAw-CJO>0R2XELOU>EmsE?Q&2 zy0~cZ!itjlQhDWq3cBdPv%-rOf#m$7d#fbwuC?72eKjNOms&y3dzaez3Y3{JU%bHq z){;Dr6ZXsbY^&&usN>_CVrNB6z~WO+m&84qJePa@#W-vB&*<`#TTOJ*(zCu<;Op-L zg7-~?)&Ol(YBA~T4FXsrwXPSYiM7HsL%blBNP;$N3-iKEXRRFm#+dhCrzf9Q47~Ib z#kuIdWWe|+sj8aiDdYMerFkW{RzMm2yvnk<(xO`zlwD%iNRF43h>I4Ju1`wiURb%n zb6Z7u;!cak)J5^iD=vzu%_pMK{MwO85DKvswoVd9T)WbIv%&6Oto2)ZC7pVW9A@JC=h*jF^3qGXIwgJOJ-$LOaf z5WR`$2~^h{P@9OJVC6I?jh+z4+l2o{!yx%}MBN&S+TisPwShu2>AdVro`&g7wnlHT z@=(0bk?t!jA% zWaeRAT59m^ubIdsx?8pKclgl9ooid3vlwC{+l`=~;k=Fb6d?QV@KFUHAy0XO;Vz)9GC5+`#3LYj+lYR{XN@8-d?Q{6^uIi{BXhM&maYzsvBm;WsWY zY}ePgdHid*4)+O^$7-H)4L7UfAHe4hPYz^5`6@$Gvt_Ke#adlbcj9rHS^M8AxyKdK?VXKbe zCTgPb70a%Sonr9u(0KXpNEcAIGDn*}_zq54LZ=An`yYCWukHFu#2e-e;eWYZ54%P9 z%iQAYbFZS8mu9@YGzz`S+&I;05Au!1$PC5)1@l7eNtkC*m#C7VQjFK&?vA|<^UK&5 zF#jFf2J{D`f#;3(uBfs;`ZD}JfcEc>X6J=>v!PG?2s;n}{Pq}`Z^Zr|^yzD{b+GS3j)L?I z;y0-evKD+FZ2-q3pzMtv^86J%7^}i#Am<17cacAP=z9m;f5O)inSG|PN(fe|+fq`! zgwgeS?+^dA$<6TgeIv@aB60xdWRv3_ejlQr@{?yvpV`6Kft!*0ni!d@V|!uN#5^#o zQJ#BvA6x_O6n$4UAUuxyLcMI#G4*Cq0LB<^Q^a$0I(#^e$*_jogOvZ&&@8uO;jj-V%OBGNYK| zrp~A`vv(nn--P%hy9~Q-K#9H`eGY4k`%SuIhP=PnPtcxvg{zeq42gk6}6@2&7#0{bm^MvHid5U&Vn=zg2$m2$T|V82V;lb2SO zEG(Bur}5AST?dW>L#5NsGRab3gi5h_l?zL5DbW~yP^XE7GnewqIhSYQ{98&OAOe5f ze}?8?T3NYxUS&x+_T2&g1M^M*<;5MEX>vgP*$Wme(&{#JWOR`i?Y|v#pq~I`+JZ0L z9ZG|7$3$Ccb>^90RN=)7OUmY=@E{nJcotU8D*>8G@e|uW=!=3G)Ocx8?PiHixSJc$ z(U3<0%!|<}(xMV~z7I0izQoSa1f8%CiDp+ot-&ZB4GidwGqVu>N>uy49Q_1i@#k*fw$dmltvf)JpLwfr1->5GO-J*3y&}M#ebE@e}p%JPG+lAE$+tmm@!b?FekIM;?dmSXx`?SXz$~4V8SIo8F9f7DwPZ57(IVt#Ew| z*J-%Mraul!{o|+Dvx~kSdwCmj`B&tBP&2=kN^~4~Y>#XKynm)aGF#}MX*Kphr04up z*Eu+P$;6j4at1J#ril;z8(IwI+k}atVREh-Qw%?U_2!1q#Y;|WPV6L#&?xWa#S8*-hGBw-nZX` z^>Pg)5RQ`eV`cq0QkNoEo%9%D-YiFzTOh;XQP_#%=Pre;_{e1BX)Y%>)#XJ#_Jq3W zXse%smopFhtWehqIO8Klpi<|<|H(M*ax8c}s*~;ktjW;-G$v}@7g6$}#cdJ1dx|J8 zgbh*y!iLM2VN9Fj=6#SQj24YY+@R}psw4{`2e8)0^-?Y3>0~CY#FsFwHJ@W31DBsR zZ5o7gO?TBxi%2>bIr(gEhKw$9%w7+!wq#IZp3|EAJv>0XrMiBzRPFPvtzTKaxxQh& zw6=On?M7+k+J=>PNt?E;Us<=YVSPQM;2DHsFmaPb*qX5Rup?YJDbWg+D%_L5Z zc1LO5x8X1GwG=#qX#DE6^(e@yjn(UFd0yqU_tdYfmFhQf2Cn**kUZJAS-PvX)|VQU zWViv^rrMR1Xi=X4%ZBx<8%U5P!ZbOR8*A59*RLPo#RXULyl{IXt=&j0XLoX*u{$@_ zZoad6ZS}@=cW$mW*P?y8!=b@`$LMAU_6JH+rPlnHrLs!Cliu)5k9{Epz&-X)= zs+s!}?;iP&fzSP+e3QU^bQ#PlxcS+89l9E0CWWyMe59od!97&DWHI`al`Sk;fLXl#>@*QbkyT#KY+M1^FdNJALwAo6 zgYd7GkA5W4TSNRrxE2Z;SR`f z`55y^lR+~K_ayAVbmW2CKD;(5aGwJoHp?q=O@*yCMtoOnM|0_^F1gWpX3x#mh!E_s zZ8gh{sc+@e_D%3Gd4lIrS9POjJWjIW@4B0^-OyjsxnYi#{5))GSm*&~lyLLd%<|So z=;Zrsp#5aWk+H?bnvN{0WgTd;$cV}*tp`=esX$)|6ARm3~`8NNE}*a^8M zJx%&0WeQR zQr~uN#oNxWk!LiKFSR!~;*~?-d!TiM?C*0s-N7}sMwA&bGOvtnfmslH5av{z+6l|u z7*dq%P>-@aavtyF?+3-gy{`un2L$Op!qlYi0+VfKMw#k6HzY{k;cmup!p*Qh4BE>h z_-$i{+ctVY{eWggyK4i!_kz(v>2Y0ib-_TGpxqBo8= zIB{UxcDz1~7pizu^Lg7HSY00GCpIr$UKH+Ij+8$MlUa=yhu=o%HiVjir!PVowy|3f zA^{^k60JnoBX|QjKLO!z=RD4}&JQTVfzF(#Z4%#zlZF{Vj%tw1?!F;&45axrRBr>T8DZWe-gEz*CP@0PH z449?i9;E=d`Dn!Q^^&=+_d1wsdTAA0jdT+M9em!>&(qcDmZicx2?z@xwHs%zq zue9GU!5RK9*srVc{T$zp!vY%s*ENs!I}fB%E?iJDPnw6Fc<>%PApX3Hl5bc1=W+~) zuWjo|a=>8FkZ(@>>sxp0c3p+D2kU+Al+IG*?mU%aDLm~Z-lef-S5P?>rqk!{(;iFk zbiGAY-i+@)?c5eT?cH`W&Zt2p7>2%mBbeo)P6^*-n0n^gzELc$9)Z(>iKbp4h+ftO$6VUP^Xu-bG@v-*`9hf zRmC`lBr?{F_t}t5<1O`y8%sAH^orG`{7pXLLy&V>m)XXoI>?=ege5Qbn&3lNUnz}s zPx{<3b(huMR-Y#8>T>FSUMl`0+qJM>l-+<}-9NXUU4Ev^U0ntl!Ac?@T5GZ1L`^Q7 z51}z}XSc~n{KJ0m59{kJa&5f>vVwL0aMbxPb9eIM9pZhh+S-T{Ns8yT zk^7`tyx&_Vc?GIBa>U#GItR|&(Fn!Lj}Mn4$~Kfns-wKk9tkz0x`@(VV;!|FYa6$ZeA-od`{~$-_l|WtOQ&@aC%5xnPAP+I zRq$zVyo`M6-EELofNw6R9I(1LBu`C5S-uCkCwNWd9VgRH>I64>7XOmelo9A#NG$MX z$?5WIrKT=#y|t~TeseYYeA4D>ojk==Q_l)|uoLx;z~{TIh3~c-$em_~^o*Z`vExDhK?`;~ji$f?8D`U-*U#7d59ken z6@lu2H*jY_knRXD>9#-&@V-vF751fpd4Y6rSbfnV_?ugM-eo55*|1YdUoaoEIU@>1rx!$Tuy~@ zYYLRKWw-Lu4dLe;!q0naz##X-rM#+QQgv9`r^?$;Nx$ncB&4n41B)h z4*1@$YfyQ=xD_=MaA0rGce8zfr!9 z732vnOJF|ih4Ivs%TwT_EnCj>XYHxJ=4HzU#95Yzlj>_;cKd)hwVGD`rte^B%CV;!Fle~Z5EZw2N*flf4a%?_$iac)bfpTI)?j6E`OQYXq-&@>g|(j zrt|-xOI^qRUr|_CxLm^Vm>~>m0VdawYjRBi|Idk2?1NIRmt!cIDUh*KRc;!xWS{j8 z?4#d)M(aRYO3Rv;4Yd+%Nvs6-U?sS_>#ooK)2K72j5<@`jWdTu8h2*&`FWfy`^TL* zG45IhmC3t6Hnl>;Cp+sHTw z(y>qfTMq~{?+cw{sRtJ4CEIQ0kkJ1g9XKj3-2)HxLCP8uQu`oC{WZL`uZCwrLydx` z2c@JQa17X6sO^)rG6r0Lm$8%D{!atoCEI@8Ab6K<`)m42_R;`I$+mY7f;9e9D%)}S zKlQ-Caq`BQk7p!HyJhxb-9J#DE|Tv!!%FbDs2r?{C8vPJyre5(%c_VF5r33dr? z4`km%r-k+TQ{!p!Q9G(E1_vGxROi4)^O$6;hCl9 zdiOg0r>_CsZUm?iU!}zzHk=%-xPv{J7E)&QX5vQjYuvLE-h2?axW#=?4RUudtxG)z ztlWSYDrg@wqjaLP?gu>uxIFE*q{{_uSo!*yne&Mkn@NY%Lj57NK+mQKlMks5*eBs9 z;b+qqx$dzwE~6MY`T204kGgDQkXHu1S0!iHZiQr&{e`X#w!gL)BbGzoZ=a;cs}8-( z(G;A$^^-5H!3sR#&k<*f-w|IE-xa$>QCFh7Mfap`r*5f!k3Ouo8oq6)$gId*Yxsp> zjd7RpfN`YhD$^Fz4@@7Kx=ka@Q_T(Lt>!PxhP3ju+tU7=)|0l{GCk9o*=^X*(^X`4 zvz6>&_9A=S@<+>6>G!4oRrtg*F8#^$uJjY>j*J^KZp-+2#=eX@#Xp0G)M-O)@*J*u z+oATn#kxLQzh5#e`MuB%{aC-zQqJg$ukW*oeYQn?wti@=&+kI}krNt}tNQ%<)4q&T zRyh-gCv*K7`oCOCx-PW;CXse#U)uh%|JcpeLT^-QGWHJv%LyrEroOmO0Gcxe+S4a8 z&p%kb4Ln1uBU+g%`r`JNsmU#FNy2$m&d-zZmx?n2Ioqifs|<(?=(x=A)dGHmfOW~}qn&KcfVqUJHP zYo#Zxu}ZaDDGZuZm*KSH^m>-}h2NeM?$^TYOWjKl?o{)vi&8>65Na;J*|Q*#mMD=< z+gy~&+@r_zh?|dN?EA+%D}H^fg2Ej6NAaq=(OHZzi*sV>oD$G$k|~fs)NxxC4$&lapou}kAP9cZ`z$_e&KDZnB0Z?1yKBd-#&d# z0bouA%p0TmFi%CDXO30%CyqGZS;Re^i?LO6wi-xo2CQ=>20|iPwPJfIqa$9&?e5 zmU}w>30ky0cFa>)bPVqQ4Us0@_u9uKYTQ3}QlWJXf`*x&h+p29XKMUEc($!U?rV~{ zUugg8--2|2*J9t8{ccO0Sna{CBuKyJy`{Bwe;cR5YWG;`MX#qm2@Cv{MZZMJABn$) zn#_;Af||Sn_nJga-ukx&%`jxiemV%+h4!DIWIGZiv*!KCom+TXA^q7;rIgIr2g}-L z^N#txC%5Rda$VfeV?_%aVZPUXcOv)x6(%*s{XB&|k>W!89mxA$p7-A6g2Q%f@A4$y z5Zzn26FuDD8vU#1T8t8R-zXU^3sT*GN#Pxkf^=(5NR&0LuTK5&7Y~Sip*;;HtxS|u zbo{^VU5i%~SDLTtZb&zXG$<o6BCMPkFv>7uI2(ysE?)Cxh@4NN71+D%A z)10E}`|kaI_0_#~pLOr|P3Snju9)=}73Pm9s&i{_^$EEW2fi-UM;_gs>n zaFq6hdTyg8K#!}UcNE*r{2uOtZw7};yVLGd+nZ0hwhh-BhE|^)_#PN3z)0sY-Y)H) zs9}7@Vc>cs#u2%Ou%5>Zy)(0Er6Uv8_!CA=_iT1_1}qU%dugAQqfQm=XId}f?-*Cw zZLiZMP~R0Bs2MsXUmYlW3pk{CF^`j0+MUGVoG{>k8iDgtStu|TZ^rMGcUR0w`}){A zbIy2_HR|QcsXtnKYP|$JjrXfudw(;6R6;FhMQI<9$^~=KEbV1i*GG8FfI#o_|0wTs zVwC&+vmrM6HPHGOn${DU)>Q7cvR=7-SG{i0^{xeuZ=~MN^-K$T zofJiH`iiOFFBI@YZ?C2|Y3#=RmMZ0bY!rmWKv=42jJnLZ;3g6?4HBebwxVH56#Ohh z>`)+4iJPm%)mt8XL)b#CyWCcf1I4%1$>=}&4gJRiVEZ-QLxHL1)p`Q;hgPe|z6_{N zN(t)U&yJ;z%`{zsPpFG6{=Z@!E6$ZeXwyC!B0mM_DcO$qn-hD!CSQ~(XBr#}%gJUi z%}jqDv0yA=u?QFa%m3#4TaoFCU?<*BKH^%dkM&Q7M3vMR&W6veE?~N0Wz8fkfUP$; zQ9CY5Kd>A!VI=fD#&Pg1$oe}ov=q5RyDII@(XO?6rTKWOKXq~DU&HTQiGjZaYW?m& z>lcr_KcnS6-=2L2Zk1Bn#%Xx^Tl)dhu}VuvYR{;*a3hJg3=;GXq$>G3J_`P;hS;IN z^z)+gm7*PyJ@#3iM#mR{?d4XJdL_DB14k}4mu8%O5#!5h!P(?y8Z=Ee4D?FpiwAJXfmrTza4H z0lbmb+~{a4p0ip@$53Dta->en5voPx)_WsLSdCI9(==Q?KPrGzqv2?^pYt9jXNI4@ zH8(+^RSr4=<n%YVOEkkCAgxcLc?r6A zfpYJRDDp!F`A{Gi_r7FEGl})o2B61gMGq+o&X2&^tm&cW^4^!tSZx1whuIzPKXX&jp~`D?P_*_xlxal&`9S}skQS~=89PS;*fW7P8U$k!P0?ql}m1jKaa!V@n>>;9iMXYkw42V;Z!X(^qkD} zHj}n&e*!;ZcX0goVJlzmJA?vjS!$)+FtuhQwcf11t)sn1NZKP%TC6Cr7M)SjEGJ5u ziM~_yA{$F!{xp+zXz)*V1)(Zmf3jR9l)O^qisS`43TWX%wO3h63Zh<3|xwI%p@-PT}~v*8F&^D3oU*^;rk% zDeP40oB2`DtAM^!(|SC5j}1v@!#mr`<_UgC=OTn@a;h zqFJxqN~%SZpjj_ng3{oXp#0SNQSfQTOOG82v|;tGVEsAT<8Ir%WXUss@&DfA6%IjZpS5{hu+VF2E%X&aE_X1WX0#nN=PgKgB6JC6$XyQ1iu=i)&_bML z?F%&R^$`|k$ZK4as+`_}ThRmQPNmvYuO(?rXzM)KFPi+R(|x_+@Ksz3Iqr`Fp@0L} zPNd`on~XkPL+8J_*bs}pXN3ZmAkFd5bblP66<3}3?nP^^==)c~PcvNRldbtfp{EYh zNLOBY+zBbT!#ctzsUItdSO-q??_a1yQA zv;m90;l-RD4Bvb8niKsnPwC@MSiGsKxPXS3+!$FvUP&{idQXg;fJ-lZ^CRhO{3@DQS9~ zy%_0RJ*F)>2OjHa7v@N=YiBgB{}FI?X*KPdkTw{ptGd{?vG2ebmr5Fsyzogafh{aV zukex`dYBOQAD* z)+&;4m#=lB)w82s=a9zvjOzrSb}iBS0xVrT1zLUUndfw+HrCS;IedAqR zInmr-DB(3V#gvXvwwbQ{z)BgLYHn+d!k$(P%ZE8T{P>?Gs-1 z7vaDtE0trKx3(W`g#{A{CGr83$d6&;g6ixGHY%A^hQ%yu1E_3M>9oQ-h>l&$zSd*M zbfkNl&ZTr-&q8!wh5j{vSj@H83vsQyUWk7w3!$~RVfd5L?@|c9vPNLoUGBVIh--lo z;>1dWzG>WB;h)Vybo5(653m&o1H;g#Dj|e1z+GoDd6?;Qt zV}0Wy2@XbR11^1I9TvtmMPn`d3uC-Oz0j5ns|lk|VjXzjvZ1TtcVG`CVGz5j`dSBR zr_QCY1pl`O?~C(E(7xo7P0{Q7D>mr$9rnnOUa-3}xZpiXBbu-AX6Slx`?i^4baQII z1lB%%?xi-%d>S(yNVQ*IIpxjYF6U=L1a|h(T79T}Wwqd&?1us3{XzR)sq^faZ{s^+ zZ+I|b!8gYb1OJ6o_DVWd0Q54BehqXvM;`|5gu)r6bZ+m~oe|fpL8y;Ax zwIOXk!gnGAm9JCNN9)&^>A*LfZ+qK#q)k6@NFN)JKygU3IV7^a;OBJQuFb^jcZ0=z zHe0WA8rW>UPE-G}ibJUZt+rD1Tvf_!sxBeVgX;9pAyLaA(D-H(N3R0CnWJeIw2q^f zYO_H)rU!8vxH$Qsw{i3xpqn^)5ipwAjFOHq7jqEwr9$V-0>{LqAdPPx;!vgm<)L9H zSs0NUQ8K{cQ6>UqE{8H6^gNEH)mb|^IuZ0Pj*bUCpQCR9y_=&m;UUG0^6~m*>e3?dijQ3GrcJs+pB1^3W?D{1Gb}UczpPi0#Nl;n9b`dJ#|6ZF4zZP}-U{rLB1) zARdY}#Oi--M=q_Vp)nrO`wUwz53c0!r&$MD&q6)bkMLvrte-|J5T%Ruinn=k^R z_Fp_?UG0PX-Z8Sg2l9I-%kqVge|sp8#nI+?PKYb8Z;7W*^jqQV@QFYQ+pQCuDjq6XjT*-(9ME~4AjEEd?W#HWuNk{ zK4?Qf2_`Gr;%S^ieI=ShrT&lwHGdV}?584TjJ*8lHFepjcIjgIDc7r1yQqC5s*lzn zWxH+i`zps+i5Nd}5+#W7qxP1_aeQp|kowljJU8RT^ zGaipbHH+HEA+4!q85o9?1u4ekkTMvLN1Dj6Q?YM~R&0(}`YUbdtx!J8PeR{dBg4=W zAjfzdx|Q*GbhU12iBP{(saw$BF?qZWd-d zSCk7`StfUPQnk%gH=!Z#D{!hNxcUW=Jey-*AKs1GS7o2jVeH+qzjpy+X7Jgb{CId} zGC9MrZ=~_DA3YMz9zqGlDmr?e^DI6*ElFXrgTwY&ThUJ&gX`Omo`6?pr$;=P|J=oJ z(PbgW+DWyiIJi47-6I}?hsE&omkVHzmv;QizGATxJ?m%WEtb5)HeG@T2COB6&s}(| z-Ades@=M|8HQvdsw9<_H*~tihET$*ADl8+b@yH3P=L^dq@j&|XFp?MW?Dt5x*4O@%VN&}al z4oa{cD8Zk(`wFcQTN^X;4KXJHdxIXrEA}wLre+ibIjNDDt}v z@|MG6nY<9R24Nu?)(W7bl*lwR1yP1+#PA0(*K*p5c|bAe(Sgd>V``9ImW63+O`W<1R`jKk!&gJe@{ zL@VJ4g5VYL@9$?V9pu!&|GL*iYgU|D%E6I|MKsxG1?y29J{<4i82k!;;Bl^d@XOz? zX-uATchht4e$%I(hdSQ2{c1yjQ$1_2h6}fVmDw>?anbe{gaKs4HT=AyoFmDInT2B> z4i}DC9I##sXS4E;VwrH5anLoLW0Y&6DLzcV2oes8XTgD*m&v)C|g-v0Ygd^ zCH32Cs})0fa4dXxSw(*F>cWb<@|IUDhb2zf2&*Vqw!FA(hSX45+XyRe73=HoZ>Za_ zZA0!ItG2;V-9Jf7l(qQEBQ28Z>KiM6S-EAA?Bw<~sk*lD{$Ex$ZXm{-wbE_Uef9O* z>gp@2HZ&6Jc4AdOuw^}2w}3IaZQEro&Gopq3e4{3Gsy4*4+_?ILF0{*icwfq`h^(G RnBFc3fop

© COPYRIGHT(c) 2019 Ac6

+** +** Redistribution and use in source and binary forms, with or without modification, +** are permitted provided that the following conditions are met: +** 1. Redistributions of source code must retain the above copyright notice, +** this list of conditions and the following disclaimer. +** 2. Redistributions in binary form must reproduce the above copyright notice, +** this list of conditions and the following disclaimer in the documentation +** and/or other materials provided with the distribution. +** 3. Neither the name of Ac6 nor the names of its contributors +** may be used to endorse or promote products derived from this software +** without specific prior written permission. +** +** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE +** IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE +** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE +** FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL +** DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR +** SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER +** CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, +** OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE +** OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +** +***************************************************************************** +*/ + +/* Entry Point */ +ENTRY(Reset_Handler) + +/* Highest address of the user mode stack */ +_estack = 0x20030000; /* end of RAM */ +/* Generate a link error if heap and stack don't fit into RAM */ +_Min_Heap_Size = 0x400; /* required amount of heap */ +_Min_Stack_Size = 0x1000; /* required amount of stack */ + +/* Specify the memory areas */ +MEMORY +{ +FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 512K +RAM1 (xrw) : ORIGIN = 0x20000004, LENGTH = 0x2FFFC +RAM_SHARED (xrw) : ORIGIN = 0x20030000, LENGTH = 10K +} + +/* Define output sections */ +SECTIONS +{ + /* The startup code goes first into FLASH */ + .isr_vector : + { + . = ALIGN(4); + KEEP(*(.isr_vector)) /* Startup code */ + . = ALIGN(4); + } >FLASH + + /* The program code and other data goes into FLASH */ + .text : + { + . = ALIGN(4); + *(.text) /* .text sections (code) */ + *(.text*) /* .text* sections (code) */ + *(.glue_7) /* glue arm to thumb code */ + *(.glue_7t) /* glue thumb to arm code */ + *(.eh_frame) + + KEEP (*(.init)) + KEEP (*(.fini)) + + . = ALIGN(4); + _etext = .; /* define a global symbols at end of code */ + } >FLASH + + /* Constant data goes into FLASH */ + .rodata : + { + . = ALIGN(4); + *(.rodata) /* .rodata sections (constants, strings, etc.) */ + *(.rodata*) /* .rodata* sections (constants, strings, etc.) */ + . = ALIGN(4); + } >FLASH + + .ARM.extab : { *(.ARM.extab* .gnu.linkonce.armextab.*) } >FLASH + .ARM : { + __exidx_start = .; + *(.ARM.exidx*) + __exidx_end = .; + } >FLASH + + .preinit_array : + { + PROVIDE_HIDDEN (__preinit_array_start = .); + KEEP (*(.preinit_array*)) + PROVIDE_HIDDEN (__preinit_array_end = .); + } >FLASH + .init_array : + { + PROVIDE_HIDDEN (__init_array_start = .); + KEEP (*(SORT(.init_array.*))) + KEEP (*(.init_array*)) + PROVIDE_HIDDEN (__init_array_end = .); + } >FLASH + .fini_array : + { + PROVIDE_HIDDEN (__fini_array_start = .); + KEEP (*(SORT(.fini_array.*))) + KEEP (*(.fini_array*)) + PROVIDE_HIDDEN (__fini_array_end = .); + } >FLASH + + /* used by the startup to initialize data */ + _sidata = LOADADDR(.data); + + /* Initialized data sections goes into RAM, load LMA copy after code */ + .data : + { + . = ALIGN(4); + _sdata = .; /* create a global symbol at data start */ + *(.data) /* .data sections */ + *(.data*) /* .data* sections */ + + . = ALIGN(4); + _edata = .; /* define a global symbol at data end */ + } >RAM1 AT> FLASH + + + /* Uninitialized data section */ + . = ALIGN(4); + .bss : + { + /* This is used by the startup in order to initialize the .bss secion */ + _sbss = .; /* define a global symbol at bss start */ + __bss_start__ = _sbss; + *(.bss) + *(.bss*) + *(COMMON) + + . = ALIGN(4); + _ebss = .; /* define a global symbol at bss end */ + __bss_end__ = _ebss; + } >RAM1 + + /* User_heap_stack section, used to check that there is enough RAM left */ + ._user_heap_stack : + { + . = ALIGN(8); + PROVIDE ( end = . ); + PROVIDE ( _end = . ); + . = . + _Min_Heap_Size; + . = . + _Min_Stack_Size; + . = ALIGN(8); + } >RAM1 + + + + /* Remove information from the standard libraries */ + /DISCARD/ : + { + libc.a ( * ) + libm.a ( * ) + libgcc.a ( * ) + } + + .ARM.attributes 0 : { *(.ARM.attributes) } + MAPPING_TABLE (NOLOAD) : { *(MAPPING_TABLE) } >RAM_SHARED + MB_MEM1 (NOLOAD) : { *(MB_MEM1) } >RAM_SHARED + MB_MEM2 (NOLOAD) : { _sMB_MEM2 = . ; *(MB_MEM2) ; _eMB_MEM2 = . ; } >RAM_SHARED +} + + diff --git a/hex_merged/lr1110_modem_loramac_EU868.hex b/hex_merged/lr1110_modem_loramac_EU868.hex new file mode 100644 index 0000000..a7173da --- /dev/null +++ b/hex_merged/lr1110_modem_loramac_EU868.hex @@ -0,0 +1,2313 @@ +:020000040800F2 +:20000000C82300205101000875280008A12400085D0100085F0100086101000800000000D1 +:20002000000000000000000000000000D1310008F90A000800000000AB2C00083932000859 +:200040006B0100086B0100086B010008EB2C00086B0100086B0100086B0100086B01000855 +:200060006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008E0 +:200080006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008C0 +:2000A0006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008A0 +:2000C0006B0100086B0100086B0100086B0100089F4400086B0100086B0100086B01000809 +:2000E0006B0100086B0100086B0100086B010008A7240008AF2400086B0100086B0100089A +:200100006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B0100083F +:200120006B0100086B010008570A00086B0100086B0100086B0100086B010008DFF80CD0EB +:2001400000F096F800480047D9520008C82300200648804706480047FEE7FEE7FEE7FEE716 +:20016000FEE7FEE7FEE7FEE7FEE7FEE7913200083D0100082DE9F05F0546002092469B4687 +:2001800088460646814640241BE0284641464746224600F05CF853465A46C01A914110D329 +:2001A00011461846224600F043F82D1A67EB01084F4622460120002100F03AF817EB0009E9 +:2001C0004E41201EA4F10104DFDC484631462A464346BDE8F09F10B540EA01040346A407E3 +:2001E00003D009E010C9121F10C3042AFAD203E011F8014B03F8014B521EF9D210BDD2B261 +:2002000001E000F8012B491EFBD270470022F6E710B513460A4604461946FFF7F0FF20468D +:2002200010BD421C10F8011B0029FBD1801A7047202A04DB203A00FA02F100207047914011 +:20024000C2F1200320FA03F3194390407047202A04DB203A21FA02F00021704721FA02F35D +:20026000D040C2F1200291400843194670470000064C074D06E0E06840F0010394E80700DC +:2002800098471034AC42F6D3FFF75CFF245700085457000870B58C1810F8015B15F00703C1 +:2002A00001D110F8013B2A1106D110F8012B03E010F8016B01F8016B5B1EF9D12B0705D4D8 +:2002C0000023521E0DD401F8013BFAE710F8013BCB1A921C03E013F8015B01F8015B521EAE +:2002E000F9D5A142D8D3002070BD704700B587B01C2205496846FFF76EFF03F00FF968466C +:2003000002F068FE07B000BD5055000810B500F005FD00F00FFD4FF48030064909680143BA +:20032000044A116000BF00F0D7FB00F005F8FFF7DCFF10BD90080058F0B585B01421684645 +:20034000FFF764FF002500260027002427E0344800EBC400807900B3314850F83400B0F13A +:20036000904F06D02F49084448B1B0F5806F12D10BE02B4800EBC400808805430CE02848DB +:2003800000EBC4008088064306E0254800EBC4008088074300E000BF00BF601CC4B2222C6B +:2003A000D5DB0020029001200190032003908DB10095012002F00CF9012002F04FF969467E +:2003C0004FF0904000F08EFE002229464FF0904000F063FF8EB10096022002F0F9F80220A4 +:2003E00002F03CF969460F48404200F07BFE002231460C48404200F050FF7FB1009704204C +:2004000002F0E6F8042002F029F96946064800F069FE00223946044800F03FFF05B0F0BD03 +:200420004054000800FCFFB70008004810B502F097FF0749002001F09BFDFFF767FF01215A +:20044000084604F03BF802F0B5F904F099FD10BD80020020704770B50446606800F10B059F +:200460002888B0F5124F04D1A81C00F005F8207000E000BF00BF70BD70B50546012000F0A4 +:200480006DF9287890B9012670070078022804D100207107087004F0E9F9FFF727FF0021D5 +:2004A000012004F00BF800F03BF836E000BF002002F0BAFD0446FF2C01D104F0D7F944B163 +:2004C000012000F05BF903E00121002001F020F8FAE74FF00050007802280ED100204FF039 +:2004E0000051087002F0B0FD012000F047F903E00121002001F00CF8FAE7022001070870A6 +:200500000021084602F074FD012000F037F903E00121002000F0FCFFFAE7304670BD000034 +:2005200010B58EB030222A4902A8FFF754FE00F0EFF90121022003F0C1FF264A0021012080 +:2005400003F0F8FF02A802F037FD00F06FF902F0BBFD062004F080FC00BF4FF400401E49A0 +:20056000086100BF00F0CAFA00F02AF9044660791A49087220794872E0788872A078C87295 +:20058000607808732078401C487360798DF8050020798DF80400E0788DF80300A0788DF857 +:2005A000020060788DF801002078401CC0B28DF800006A460621002004F0A9FC084B0022EB +:2005C0000849104601F094FC00F00EF80EB010BDA055000879510008004000581F000020CC +:2005E000510A00081800002000B587B00020039004900590069009480D2100221346CDE952 +:2006000000210290A0228021002004F02CFA04490E2004F0B7FA07B000BD00009255000807 +:200620001F00002070B5054615B1012D0AD104E00124204603F06AFF05E00124204603F00E +:200640008FFF00E000BF00BF70BD70B504462546696801F1080002F075FD064616B1012044 +:20066000287001E00020287070BD704700B585B014216846FFF7CAFD012001F0C5FF0820DD +:20068000009001200190002002900220039069464FF0904000F026FD012208214FF0904085 +:2006A00000F0FBFD012001F0AFFF4FF40040009001200190002002900220039069464FF078 +:2006C000904000F00FFD00224FF400414FF0904000F0E3FD012001F097FF1120009001203F +:2006E0000190002002900220039069464FF0904000F0F8FC012211214FF0904000F0CDFD42 +:2007000005B000BD10B586B00446142101A8FFF77DFD022001F078FF102001F075FF0D4860 +:2007200030F814000190012002900020039002200490094951F8240001A900F0D3FC054A59 +:2007400032F81410044A52F82400012200F0A5FD06B010BDCE5500083400002010B50446C9 +:20076000044A32F81410044A52F82400012200F094FD10BDCE5500083400002010B5044622 +:20078000044A32F81410044A52F82400002200F084FD10BDCE5500083400002010B5044613 +:2007A000044A32F81410044A52F8240000F06EFD10BD0000CE550008340000207047000083 +:2007C0002DE9F04100BF164800680646701CE0B100BF1348001D00686FF07F4101EA102803 +:2007E00000BF00BF0E48001D077800BF0D490E70300A4870300C88700846C77081F804804E +:200800004FEA182048710D4607E0002002F024FA04460CB1254600E0034D2846BDE8F0811E +:200820008075FF1F190000206C550008F0B58BB00020059004F020FCFFF7C2FF07463A467A +:200840000621002004F063FB4EF66E50079000BF29480068069006AA06212E2004F057FBCD +:20086000264A1021182004F052FB254A1021082004F04DFB1821012004F01AFB04F085FA84 +:20088000002444F00104002C18DD1EA508A809A90AAB0C22CDE900100021204604F04DF84C +:2008A0002846FFF7BEFCC6B2334600220095BDF82410BDF8280004F08DFA00BF05A80223A0 +:2008C00000220090BDF82010BDF8280004F082FA002004F02BF900200C491023CDE901306D +:2008E000CDE90310082000231A4601210090084604F06CF80BB0F0BD8075FF1F72550008E2 +:2009000082550008424C45636F72650007B201001CB504480090044801906946034804F04A +:2009200087FB1CBD24000320250600084B06000810B500BF19480068C0F3007028B900BF79 +:2009400016480068C0F3406028B34FF00050007828B900F027F810B101F006FE1DE04FF0BA +:200960000050007850B900F01DF838B901204107087007204870FF2088700EE04FF000505C +:200980000078012809D04FF000500078022804D001F0FCFD01E001F0F9FD10BD940000586D +:2009A0007047000010B50D4B19680D4BD3F88030DBB24FF0006404EB03331A1FB1F1006F70 +:2009C00001D3914201D9002006E0064C0B68A34201D0002000E0012010BD0000407100086E +:2009E00000400058298A449430B50446039D21600020E06020616061A061626023812577DF +:200A000005F0020020B1208910B14FF0FF3030BD0020FCE710B5044654B90B48006818B1A6 +:200A2000002009490968884700200849087009E00120064908700448006818B10120024961 +:200A40000968884710BD00005C000020EC00002003F02CFF704710B5002001F0E3FC10BDAA +:200A60000F4B02689A4206D2426C92080D4B03EB8202826406E0426C92080A4B1C3303EB46 +:200A8000820282640278083A1423B2FBF3F1054A8032C26401F01C0301229A400265704716 +:200AA000080402400008024001794A1E064B03EB82024265044A403282654A1E02F003034B +:200AC00001229A40C26570470009024010B5002001F0B6FC10BD000008B5FFF7F7FF0220D0 +:200AE0000023C202024900900248FFF77DFF08BD3803002018030020704700001FB5134837 +:200B00000068C0B2441E022000900007407801900198062805D200204FF00051087003F0DE +:200B2000C5FE4FF0005080780290DDE901010844A04202D90198201A029000F0BBFA03A952 +:200B4000684600F02DFA00F069FA1FBD80400058704700000348406940F2FA71884301492C +:200B600048617047004000581E48006800F40070B0F5007F16D11B48006820F4007019498F +:200B8000086000BF0846006840F4006008600846006820F40060086000BF0846006840F441 +:200BA000007008600F48006800F48060B0F5806F16D10C48006820F480600A49086000BF25 +:200BC0000846006840F4805008600846006820F48050086000BF0846006840F48060086000 +:200BE00070470000004000580649496921F4FF61022202EBC00242F480321143014A516124 +:200C0000704700000040005810B50849496941F00101064C6161026000BF00BF00BFBFF325 +:200C20006F8F00BF00BF00BF436010BD00400058F0B50246802314460D46104E766946F4BD +:200C400080260E4F7E6100BFEFF31086304672B600BF2E682660241D2D1D5E1EF3B2002B2B +:200C6000F7D100BF054E3669C6F30046002EF9D100BF80F3108800BFF0BD00000040005836 +:200C800070B5054600F00EFB064606E000F00AFB801BA84201D3032070BD1E48006900F458 +:200CA0008030B0F5803FF1D01A48046904F0010020B100BF01201749086100BF4CF2FA30FA +:200CC000044000BF04F0404030B11248806904F0404108430F49886124F0404018B124F007 +:200CE00040400C49086100BF1CB10B4844600120D2E706E000F0D6FA801BA84201D3032037 +:200D0000CAE70448006900F48020B0F5802FF1D00020C1E700400058C002002000BF044877 +:200D2000406840F001000249486000BF70470000002004E000BF0448406840F0020002493D +:200D4000486000BF70470000002004E070B50446002594F82500022803D00420E0630125A2 +:200D600034E02068006820F00E00216808602068006820F0010021680860A06C006820F4E6 +:200D80008070A16C086094F8440000F01C0101208840216C4860D4E913104860606D40B1AD +:200DA000606D006820F48070616D0860D4E916104860012084F8250000BF002084F82400F8 +:200DC00000BFA06B10B12046A16B8847284670BD70B50446206C05682068066894F844007E +:200DE00000F01C01042088402840E0B106F00400C8B12068006800F0200028B920680068BD +:200E000020F004002168086094F8440000F01C0104208840216C4860206B002856D0204690 +:200E2000216B884752E094F8440000F01C0102208840284018B306F0020000B32068006890 +:200E400000F0200040B92068006820F00A0021680860012084F8250094F8440000F01C01EF +:200E600002208840216C486000BF002084F8240000BFE06A50B32046E16A884726E094F8B6 +:200E8000440000F01C01082088402840F0B106F00800D8B12068006820F00E002168086082 +:200EA00094F8440000F01C0101208840216C48600120E06384F8250000BF002084F82400B3 +:200EC00000BF606B10B12046616B884770BD000070B504460CB9012070BD2F49206888424D +:200EE0000BD22E492068401A1421B0FBF1F0800060642A48083820640AE027492068401A45 +:200F00001421B0FBF1F080006064234808382064022084F825002068056847F6F070854380 +:200F2000D4E9020108432169084361690843A1690843E1690843216A0843054320680560C7 +:200F40002046FFF78DFDA068B0F5804F01D1002060602079A16C0860D4E91310486060681F +:200F600060B16068042809D82046FFF79DFD0020616D0860D4E91610486003E000206065EC +:200F8000A065E0650020E063012084F82500002084F8240000BF9FE7080402400800024045 +:200FA0002DE9F04104460F4600BF1B480078012802D10220BDE8F08101201749087000BFC5 +:200FC000002048604FF47A70FFF75AFE0646E6B92068022817D1C01E386065680BE02846AD +:200FE000FFF702FE4FF47A70FFF74AFE06460EB13D6005E06D1CD4E901010844A842EED8BF +:2010000000BFFFF7A7FDFFF7AFFD00BF00200249087000BF3046CDE7C002002000200649F9 +:20102000496941F00041044A51611146496901F0004101B901207047004000582DE9F041E0 +:201040000646884614461D4600BF18480078012802D10220BDE8F08101201449087000BF39 +:20106000002048604FF47A70FFF70AFE0746AFB9012E05D122462B464046FFF7C5FD03E0C9 +:2010800021464046FFF7D4FD4FF47A70FFF7F8FD074607484069B0430549486100BF002076 +:2010A0000249087000BF3846D4E70000C00200200040005800200849496901F0004151B1A4 +:2010C0000649054A9160064991601146496901F0004101B101207047004000582301674514 +:2010E000AB89EFCD70B503460022BDE0012696400D6805EA0604002C72D04D68012D08D03F +:201100004D68022D05D04D68112D02D04D68122D13D1986856000325B540A8435600CD6890 +:20112000B54028439860586801259540A8430D79C5F30015954028435860D86856000325A8 +:20114000B540A84356008D68B5402843D8604D68022D02D04D68122D13D1D60803F1200547 +:2011600055F826005507EE0E0F25B540A8435607F60E0D69B5402843D60803F1200545F825 +:201180002600186856000325B540A8430D7905F003055600B540284318604D6805F080551B +:2011A000B5F1805F5FD1334D960855F8260095072E0F0F25B540A843B3F1904F01D1002582 +:2011C00015E02D4DAB4201D1012510E02B4DAB4201D102250BE02A4DAB4202D1032506E03D +:2011E00041E0284DAB4201D1042500E007259607360FB54028431F4D960845F82600224D47 +:201200002868A0434D6805F48035B5F5803F00D120431D4D28602D1D2868A0434D6805F4FE +:201220000035B5F5003F00D12043174D2D1D2860154D803D2868A0434D6805F48015B5F5A7 +:20124000801F00D12043104D803D28602D1D2868A0434D6805F40015B5F5001F00D120439C +:20126000094D7C3D2860521C0D68D540002D7FF43DAF70BD08000140000400480008004841 +:20128000000C0048001000488008005842690A400AB1816200E0816170470AB1816100E039 +:2012A000816270470148006870470000400000200348006803490978084401490860704797 +:2012C000400000204800002010B50024032000F0CBF80F2000F008F808B1012401E000F0B9 +:2012E0002DF8204610BD000070B50446002511480078D8B100F036F90E4909784FF47A7282 +:20130000B2FBF1F1B0FBF1F6304600F050FA58B9102C07D200222146501E00F067F8064842 +:20132000046004E0012502E0012500E00125284670BD000048000020440000207047000013 +:2013400010B501460846002807DB00F01F0301229A40034B440943F8242000BF10BD000074 +:2013600080E200E010B501460846002817DB00F01F0301229A400B4B440943F8242000BFC7 +:2013800000BF00BFBFF34F8F00BF00BF00BF00BF00BF00BFBFF36F8F00BF00BF00BF00BF19 +:2013A00010BD000080E100E001460846002809DB00F01F0301229A4043099B0003F1E02391 +:2013C000C3F8002100BF704710B501460846002807DB00F01F0301229A40034B440943F872 +:2013E000242000BF10BD000000E200E02DE9F05F80460D46164603F01DFA074639462A463B +:20140000334601F00700C0F1070ABAF1040F02D94FF0040A01E0C0F1070AD14600F1040AFA +:20142000BAF1070F02D24FF0000A01E0A0F1030AD4464FF0010A0AFA09FAAAF1010A0AEA4A +:20144000020A0AFA0CFA4FF0010B0BFA0CFBABF1010B0BEA030B4AEA0B042146404603F051 +:20146000F1F9BDE8F09F000000BF00F00702064B19684FF6FF031940044B0B4343EA022137 +:20148000014B196000BF70470CED00E00000FA051248006820F48040104A10601048006819 +:2014A000104AB0FBF2F0322200FB02F100E0491E0A481430006800F40070B0F5007F01D164 +:2014C0000029F4D105481430006800F40070B0F5007F01D1032070470020FCE70004005892 +:2014E0003C00002040420F000348006840F4804001490860704700000004005803480068E0 +:2015000040F4807001490860704700000004005870B504460D4654B91048006800F40070EF +:20152000B0F5007F0AD1FFF7B3FF38B170BD0B480068C0F3402008B9FFF7D6FF08480068DC +:2015400020F0040006490860012D01D130BF02E040BF20BF20BF00BFE8E700001404005834 +:2015600010ED00E010B500F033F84FF0B041896801F0F0010909034A52F82110B0FBF1F045 +:2015800010BD0000D455000810B5FFF7EBFF4FF0B041896801F4E061090A034A12F82110B6 +:2015A00001F01F01C84010BD1456000810B5FFF7D9FF4FF0B041896801F46051C90A034A59 +:2015C00012F8211001F01F01C84010BD145600082DE9F04101F077F806463EB901F07FF826 +:2015E000C0F30310234951F820403FE0042E01D1214C3BE0082E07D101F06BF8012801D108 +:201600001D4C33E01D4C31E001F072F80746012F0FD0022F02D0032F0AD101E0164D10E0D9 +:2016200001F057F8012801D1134D00E0134D08E000BF01F054F8C0F303100E4951F8205015 +:2016400000BF00BF01F05AF868434FF0B041C96801F07001012202EB1111B0FBF1F14FF05D +:20166000B040C06802EB5070B1FBF0F42046BDE8F0810000345600080024F4000048E801BE +:2016800010B504460CB9012010BD94F8210028B9002084F82000204600F06CF8022084F8E6 +:2016A000210000BFCA202168486253202168486200BF204601F0FAFA48B100BFFF2021681D +:2016C000486200BF042084F821000120DCE7206880682749084021688860216960680843C6 +:2016E000A1690843216889680843216888602168E068086120680169208941EA0040216896 +:2017000008612068C06820F080002168C8602068C06C20F003002168C8646169E069084395 +:201720002168C96C08432168C8642068806800F0200090B9204600F01EF870B100BFFF20B7 +:201740002168486200BF042084F8210000BF002084F8200000BF012096E700BFFF20216897 +:20176000486200BF012084F8210000208CE70000BFFF8FFF704770B504462068C06820F07D +:20178000A0002168C860FFF78DFD054607E0FFF789FD401BB0F57A7F01D9032070BD20681F +:2017A000C06800F020000028F1D00020F6E770B504462546681EB0F1807F01D301200FE027 +:2017C000681E4FF0E02148610F214FF0FF3003F039F800204FF0E0218861072008610020DF +:2017E00070BD704770477047704700002DE9F04704462068C569206806682068876840F6F0 +:201800000F0005EA0008B8F1000F0FD105F0200060B106F0200010B907F0805030B1E06E2F +:2018200010B12046E16E8847BDE8F087B8F1000F7ED06E48384018B96D4830400028F7D02E +:2018400005F0010058B106F4807040B1012021680862D4F8880040F00100C4F8880005F0DC +:20186000020058B107F0010040B1022021680862D4F8880040F00400C4F8880005F004009A +:2018800058B107F0010040B1042021680862D4F8880040F00200C4F8880005F0080070B157 +:2018A00006F0200010B95148384040B1082021680862D4F8880040F00800C4F8880005F463 +:2018C000006060B106F0806048B14FF4006021680862D4F8880040F02000C4F88800D4F87E +:2018E0008800002844D005F0200050B106F0200010B907F0805020B1E06E10B12046E16ED3 +:201900008847D4F888902068806800F04000402802D009F0280028B3204601F04BFF206815 +:20192000806800F04000402818D12068806800E01FE020F0400021688860A06F50B12D48A9 +:20194000A16F8863A06FFFF701FA88B1A06F816B88470DE02046FFF747FF09E02046FFF7B5 +:2019600043FF05E02046FFF73FFF0020C4F888005AE705F4801050B107F4800038B14FF4D0 +:201980008010216808622046FFF72DFF4CE705F0800058B106F0800010B907F4000028B178 +:2019A000206F10B12046216F88473DE705F0400030B106F0400018B1204601F00FFF33E75A +:2019C00005F4000030B106F0804018B12046FFF709FF29E705F0807030B106F0004018B175 +:2019E0002046FFF7FEFE1FE700BF1DE701000010200100049D37000810B504460CB90120BF +:201A000010BDA06900B100E000BFD4F8800028B9002084F87C00204600F02AF82420C4F8E3 +:201A200080002068006820F0010021680860204601F0E6FE012800D1E2E7A06A10B1204605 +:201A400001F0F6FD2068406820F49040216848602068806820F02A00216888602068006852 +:201A600040F0010021680860204601F05DFEC7E710B586B00446142101A8FEF7C7FB46497B +:201A80002068084400287DD100BF012000F0AEFD4FF40070019002200290002003900320B3 +:201AA00004900720059001A94FF09040FFF71AFB012000F09BFD4FF4806001900220029001 +:201AC00000200390032004900720059001A94FF09040FFF707FB012000F088FD4FF40060F6 +:201AE0000190022002900390032004900720059001A94FF09040FFF7F5FA012027490968FB +:201B000021F0030101434FF0B042C2F8881000BF80031146096E014311661146096E01400F +:201B2000009100BF00BF00220F212420FFF75EFC2420FFF739FC00BF00BF022000F03AFD7A +:201B4000042000F037FD1648164908600F2048601021144881600021C1608021016100216D +:201B600041618161C1610162FFF7B2F900BF0D486067846200BF00220F213A20FFF736FC67 +:201B80003A2000E003E0FFF70FFC00BF00E000BF00BF06B010BD000000C8FEBF8800005822 +:201BA000440402402002002010B5044606492068084430B90548006810B10448006880474D +:201BC00000E000BF00BF10BD00C8FEBF14000020704770477047000010B5024800688047BE +:201BE00010BD00007000002010B52021024800F01BFDFFF7F1FF10BD000C005810B500F064 +:201C00000FF80121014800F00DFD10BD000C005810B50121014800F00CFD10BD000C0058CD +:201C200008B507E06946064800F0A4FD0549009809688847024800F08CFD0028F2D008BDDA +:201C40003C0A03206C00002010B50121014800F002FD10BD000C00584FF400700C490968C6 +:201C600001430B4A116000BF00BF0949B43909680143074AB43A116000BF40BF20BF00BFDC +:201C80000448006840F400400249086000BF7047D40800580C04005808B54FF480104FF088 +:201CA000B041096D01434FF0B04211651146096D0140009100BF00BF00BF0A48006840F00C +:201CC00001000849086000BF00BF0846006840F48030086000BF2C20FFF766FB2D20FFF725 +:201CE00063FB08BD000C005810B50821054800F09BFC0548006880470821024800F0ABFC15 +:201D000010BD0000000C00583000002010B504460821084800F096FC30B10748046008217B +:201D2000044800F08AFC04E0A0470821014800F092FC10BD000C00583000002010B50221BD +:201D4000144800F09BFC40B11248001D01680220884310B100F036F81AE001210D4800F0A2 +:201D60008DFC40B10B48001D01680120884310B1FFF744FF0CE00821064800F07FFC38B173 +:201D80000448001D01680820884308B100F04CF810BD0000000C005810B50221024800F03E +:201DA00043FC00F003F810BD000C005810B50349C968086802490968884710BD000003209B +:201DC0007400002010B500F007F80221014800F029FC10BD000C005808B507E06946064868 +:201DE00000F0C8FC0549009809688847024800F0B0FC0028F2D008BD440A0320780000206B +:201E000010B50221014800F014FC10BD000C005810B50221034800F01EFC0221014800F0C7 +:201E20000CFC10BD000C005810B500F007F80821014800F0F7FB10BD000C005808B506E08D +:201E40006946064800F096FC009801F065FB034800F07FFC0028F3D008BD0000BC010320D4 +:201E600010B50821014800F0E4FB10BD000C005810B502211D4800F0E5FB48B91B48001D8D +:201E800001684FF40030884310B1FFF785FF2BE00221164800F0D6FB48B91448001D016830 +:201EA0004FF40030884310B1FFF776FF1CE008210E4800F0C7FB48B90C48001D01684FF46D +:201EC0000020884310B1FFF70FFF0DE02021074800F0B8FB40B90548001D01684FF4001013 +:201EE000884308B1FFF780FE10BD0000000C00582DE9F04706460F4690469946002402F000 +:201F0000F5FC824672B601E0601CC4B2062C07DA04EB4400154901EBC000007B0028F3D156 +:201F2000062C1CD0012004EB4401104A02EBC1010873504602F0F5FC04EB44000B4901EBBE +:201F4000C000066104EB440001EBC00080F80D8004EB440041F830903C70002503E0504600 +:201F600002F0DFFC01252846BDE8F087F80000202DE9F04106460F465A48076000BFCA2032 +:201F800058490968096848625320564909680968486200BF5448006840F020005249086060 +:201FA0000846006800F00700C0F104004F4908704D480830006800F4FE004FF4FE0191FABB +:201FC000A1F1B1FA81F1C840401C49490870464808300068C0F30E00401C46490880084634 +:201FE0000088401E424909784843A0F5A0703F49097820FA01F54FF6FF70854202D33E49CF +:20200000088001E03C490D804FF400203B49096801433A4A116000BF00BF38498031096893 +:202020000143364A8032116000BF002E3ED1012033490870801E33490860002408E00020FA +:2020400004EB4401304A02EBC1010873601CC4B2062CF4DB06202D49087022480068006867 +:20206000806820F480601F490968096888601D4800680068C06800F0800060F490601949DF +:2020800009680968C8604FF400201C490C3108600320FFF755F9134800680068806840F41B +:2020A0008040104909680968886009E00D4800680068C068C0F3802010B10320FFF784F95D +:2020C00000BFFF20074909680968486200BF002203210846FFF78AF90320FFF765F9BDE85E +:2020E000F0810000040000200828004008000020090000200A0000200C00002000080058D4 +:20210000900100208C010020F80000208801002070B505460E461446A04770BD2DE9F04127 +:2021200002F0E4FB074672B600BFCA2048490968096848625320464909680968486200BF46 +:20214000434800680068806820F4806040490968096888603F48047804EB44003E4901EB4C +:20216000C000007B02284DD104EB440051F8305004EB440001EBC000066938480078002872 +:202180003AD004EB440001EBC000407B01281BD10121204602F000FB384602F0C2FB04EBF5 +:2021A00044002D4A02EBC0004168204600F05AF800BFCA20264909680968486253202449E2 +:2021C00009680968486211E0384602F0AAFB204600F0AEF800BFCA201D49096809684862D6 +:2021E00053201B4909680968486200BF2A4621463046FFF78DFF21E000F08CFD384602F004 +:2022000090FB1BE000BF124800680068C068C0F380000028F7D00E4800680068C06800F0C7 +:20222000800060F490600A4909680968C8604FF400200B490860384602F073FB00BFFF20A2 +:20224000034909680968486200BFBDE8F08100000400002088010020F8000020900100203B +:202260000C0800582DE9F04104460D4604EB44002B4901EBC000007B022802D1204600F0ED +:2022800057F802F033FB804672B60320FFF76AF800BFCA20234909680968486253202149E8 +:2022A00009680968486200BF022004EB44011C4A02EBC101087304EB4400114601EBC000B7 +:2022C000856004EB440001EBC0004560204602F08FFF06461448077814480078B84202D0E8 +:2022E00000F018FD0CE004EB44000D4901EBC0008068801B04EB4401094A02EBC101886017 +:2023000000BFFF20074909680968486200BF0320FFF74AF8404602F004FBBDE8F08100005C +:20232000F800002004000020880100208901002070B5054602F0DAFA064672B60320FFF74B +:2023400011F800BFCA20314909680968486253202E4909680968486200BF05EB45002C49E6 +:2023600001EBC000007B022842D10021284602F013FA28480478062C34D127480068C0F3BE +:20238000802040B100BF214800680068C068C0F380000028F7D11D4800680068806820F438 +:2023A00080601A4909680968886000BF174800680068C068C0F380000028F7D01348006815 +:2023C0000068C06800F0800060F490600F4909680968C8604FF40020104908600320FEF71B +:2023E000AFFF05E00E480078A04201D000F092FC00BFFF20054909680968486200BF0320B1 +:20240000FEF7D2FF304602F08CFA70BD04000020F800002088010020082800400C0800581A +:202420008901002010B5044624B90449486FFEF7CFFC00E000BF00BF10BD00009401002062 +:2024400010B50446C4B900BF0D480E4908604FF4E130486000210B488160C1600161816167 +:202460000C2141610021C1610020064988620846FFF7C2FA00BF00E000BF00BF10BD000007 +:20248000003801409401002010B504461CB90348FFF7ACF900E000BF00BF10BD9401002064 +:2024A00000BFFEE7704710B5FFF748FC10BD10B5FFF7DEFC10BD00004FF0FF300849096863 +:2024C0008143074A116000BF6FF050000449103109688143024A1032116000BF70470000D0 +:2024E0008008005810B5FFF709F8FFF707F84FF480701A49096821F4407101434FF0B04209 +:20250000C2F8901000BF00BF1046D0F8900040F400401146C1F8900000BF11481149086047 +:202520000F211048816047F6FF71C160FFF7A8F800BFCA200A4948625320486200BF00202C +:20254000896821F007010143054A916000BF00BFFF201146486200BF10BD000090000058DB +:20256000002800408002002010B50648064908600146086880F3088800BF08464468A0472D +:2025800030BF10BD0070000808ED00E010B5FEF709FA30B100204FF000510870FFF7E4FF93 +:2025A00006E001204107087007204870FF20887010BD704708B54FF0B041896C01434FF075 +:2025C000B04291641146896C0140009100BF08BD08B54FF0B041C96C01434FF0B042D164A6 +:2025E0001146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96CA1 +:202600000140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96C014000913A +:2026200000BF08BD81607047426842EA01424260704742688A4342607047426822EA014243 +:20264000426070470246D0680840884201D1012070470020FCE70A048260704708B506492F +:20266000096801434FF0B042C2F84C11024909680140009100BF08BD4C0100580246D06925 +:202680000840884201D1012070470020FCE7000002480069C0F3C0407047000000400058C6 +:2026A000024602F1800050F82100034B984201D0012070470020FCE70004008042F4806385 +:2026C00040F8213070474FF0B040806800F00C0070474FF0B0400068C0F3005070474FF060 +:2026E000B041096801F0F000B02800D9B02070474FF0B040C06800F0030070474FF0B0402F +:20270000C068C0F30620704700604060704770B505460C4602F0EDF8064672B6286820602D +:2027200065602C6020684460304602F0FDF870BD70B505460C4602F0DCF8064672B6256011 +:20274000686860606C6060680460304602F0ECF870BD70B5044602F0CCF8064672B6206857 +:20276000A04201D1012500E00025304602F0DCF8284670BD70B504460D4602F0BAF80646F1 +:2027800072B620682860206800F004F8304602F0CBF870BD70B5044602F0ABF8054672B6BE +:2027A000D4E900010860D4E900104860284602F0BBF870BD10B50020FDF7A4FF0120FDF7AD +:2027C000A1FF0020FDF7DAFF10BD000010B501EB41030E4C04EBC3035A7D062A04D002EBD3 +:2027E000420304EBC303187500EB4003074C04EBC3035A7500EB400304EBC303197501EBF0 +:20280000410304EBC303587510BD0000F800002010B5154B1B7899421AD001EB4103134C01 +:2028200004EBC3031A7D02EB420304EBC303587500EB400304EBC303597500EB400304EBCA +:20284000C3031A7501EB410304EBC30318750AE000EB4003054C04EBC303597501EB410395 +:2028600004EBC303187510BD88010020F8000020704770477047000010B504463CB908480F +:20288000006858B1002006490968884706E00448006818B1012002490968884710BD00003C +:2028A000540000202DE9FC4106464FF00008771C3878FF284AD1BD1CAC1C2888A0F6014011 +:2028C00010B116283FD129E0618823484088401C81420ED14FF0010800208DF8040004F1E0 +:2028E00008000090A0798DF80500684600F08EF813E061881848C088401C81420DD14FF0B9 +:20290000010801208DF8040004F108000090A0798DF80500684600F079F815E00E48007A00 +:2029200080B100200C4908724FF0010803208DF8040004F108000090A0798DF805006846A5 +:2029400000F064F800E000BF00BF00E000BF00BF4046BDE8FC810000A000002000B587B01B +:20296000244800F0C1FB24480823012223490090022002F0A9F92048801C00210A2201235E +:20298000CDE90232CDE9041008460421CDE900101949088804231A4A022102F026F916483B +:2029A000001D00210A22CDE90212CDE9041008462021CDE90010104908880123114A022139 +:2029C00002F013F90C48801D01210A22CDE90212CDE9041000200421CDE90010064908883C +:2029E0001423094A022102F000F900200249087207B000BDA5280008A0000020D45600081F +:202A0000E4560008F4560008045700082DE9F8430446207920B101283CD003287ED199E092 +:202A200020680078092832D2DFE800F0050618313131312930002BE00020794948744FF082 +:202A4000006008602068C07808702068807848702068407888700020087419E00120704997 +:202A60004874C00608602068C07808702068807848702068407888700020087408E001201F +:202A800000906946022000F0D3F801E000E000BF00BFC2E00026657900BF02216148FFF7B4 +:202AA000FFFD0028F9D1FEF705FB34E05C4B1B7CC3F1080223689919594B1F7C0833F8185C +:202AC000FDF789FB00BFFFF7E3FD0028FBD15448D0E902733A4601680120FEF7AFFA5048EB +:202AE0000068D0E900104E4AD2E9023259405040014310D14A480068083049490860084656 +:202B0000007CC0F108002D1A0846007CC0F108000644002008744248007C00E07CE0C0F1DD +:202B20000800A842C2D9FEF779FA002202213D48FFF7C4FD6DB122689119394A137C083281 +:202B400098182A46FDF747FB3548007C28443449087462E03248007C40B300BF022131483B +:202B6000FFF79EFD0028F9D1FEF7A4FA0CE000BFFFF78EFD0028FBD12948D0E902733A4600 +:202B800001680120FEF75AFA25480068D0E90010234AD2E90232594050400143E7D1FEF74E +:202BA0003DFA002202211F48FFF788FD1C48407C18B301282DD100204FF00051087000BFBE +:202BC00000BF00BF00BF00BFBFF34F8F00BF00BF00BF1548006800F4E06014490843001D6E +:202BE0001149086000BF00BF00BFBFF34F8F00BF00BF00BF00BF00BFFDE7002000F014FA89 +:202C0000002000F011FA03E001210020FEF780FCFAE700BF00BF00E000BF00BFBDE8F88326 +:202C2000A8020020001400580CED00E00000FA05F8B506460C460120064908720A4600946D +:202C4000918810880123002202F0C4F805462846F8BD0000A00000200146074800E00838EB +:202C6000C2798A4202D0054A9042F8D1C2798A4200D0002070470000F873FF1F0070FF1FCC +:202C800070B504460D461646324629462046FDF7A2FA70BD70B504460D4616463246294607 +:202CA0002046FDF7B5FA70BD7047704770B504462068C06800F04000A8B94FF0FF302168C9 +:202CC000C860FEF7EFFA054607E0FEF7EBFA401BB0F57A7F01D9032070BD2068C06800F01F +:202CE00040000028F1D00020F6E710B5FFF716FA10BD0000064A126891B2054A126890B2FE +:202D000003E00146024A126890B28142F9D17047282800402DE9F04132480068C0F3802031 +:202D200040B100BF304800680068C068C0F380000028F7D12C4800680068806820F4806030 +:202D400029490968096888602848047804EB4400274901EBC000876800F006F90546AF42E2 +:202D600004D200260120234908700FE0224800882844B84205D22048068800201D49087040 +:202D800004E0781B86B201201A49087022E004EB4400174901EBC0008068A84207D200207C +:202DA00004EB4401124A02EBC10188600CE004EB44000F4901EBC0008068401B04EB440152 +:202DC0000B4A02EBC101886004EB4400084901EBC000447D062CDAD1304600F073F8BDE8C3 +:202DE000F0810000082800400400002088010020F8000020900100200C00002010B500BFAC +:202E000012480068C0F38060F0B100BF0F480068C0F30070C0B9FEF771FBFEF76FFB00BF23 +:202E20000A48001F006840F480304FF0B041C1F8900000BF00BF0846D0F8900020F4803074 +:202E4000C1F8900000BF00BF10BD00009400005810B5FFF7D3FF00F001F810BD08B54FF4AF +:202E600080104FF0B041096D01434FF0B04211651146096D0140009100BF00BF3F2010495C +:202E8000886000BF00BF886100BF00BF496841EA00410B4A516000BF00BF1146496941EA90 +:202EA0000041516100BF00BF114649680143516000BF00BF114649690143516100BF08BDA3 +:202EC000000C005810B504463CB9FFF713FF214908600320FEF778FA3AE0012C03DC1E489A +:202EE0000078012801D0601E84B200BF1B4800680068C068C0F380000028F7D017480068A9 +:202F00000068C06800F0800060F49060134909680968C8604FF40020114908600320FEF7CA +:202F20000FFA104800686FF30F0020430D490860FFF7E0FE074908600848006800688068A2 +:202F400040F480600549096809688860AFF3008010BD00008C01002008000020040000205D +:202F60000C0800581428004070B50F480068401CB8B1FFF7BFFE04460B480068A04203D350 +:202F800009480068041B05E008480088051B06480068441906480078444306480078C44052 +:202FA00000E00024A0B270BD8C0100200A00002009000020080000207FB505466C462346CC +:202FC00005F10C0221214FF6664002F0C9F9A07B04B070BD7FB505466C46234605F10C0272 +:202FE0000F214FF6684002F0BBF9A07B04B070BD2DE9FF4104460D46E84600261CB1C8F83E +:203000000040301DC6B21DB1C8F80450301DC6B26F463B466A4631464FF6544002F0A0F943 +:20302000B87B04B0BDE8F0817FB504466D462B46002211464FF6524002F092F90CB1E87B04 +:203040002070A87B04B070BD1FB56C462346002211464FF65A4002F083F9A07B04B010BD8B +:203060002DE9F04105466C1C2078052804D03E2805D0FF281ED10FE0FDF7B6FA1BE0A61CFC +:203080003078012805D10E490E480078FFF7EAF800E000BF00BF0EE0A71C3888042803D0BE +:2030A000A0F2074020B903E00020FDF777FB00BF00BF00E000BF00BF0120BDE8F0810000E2 +:2030C0001B8107001800002010B50020034908770349087000F014F810BD0000AC0000200C +:2030E000CC000020704700000449097F034A42F821001146097F491C11777047AC00002061 +:2031000010B5FDF7B2FAFDF74BFCFDF7A3FCFDF71FFDFEF75DFDFEF75CFDFEF75BFDFFF78C +:20312000C1F9FFF746FA00F009FAFFF7A2FBFFF7BBFDFFF713FCFDF741FBFFF799FBFFF7B6 +:20314000D1FF10BD2DE9F0470646771C4FF000093878FF281FD107F10208B8F8000000F4F1 +:203160007F40B0F5406F13D100250BE0174850F82510304688478146B9F1000F00D005E0F2 +:20318000681CC5B21148007FA842EFDC00BF00E000BF00BF00E000BF00BFB9F1000F06D09D +:2031A000B9F1010F08D0B9F1020F09D106E03046FFF756FF044605E0012403E0002401E005 +:2031C000012400BF00BF2046BDE8F087AC0000207047000070B505460C4616460948006870 +:2031E000A0F8095007480068C47222463146054800680C30FCF7EFFF03480021026908461B +:20320000904770BDDC000020D802002008B509E069460748FFF7AEFA0649096908690099A7 +:20322000FFF786FA0248FFF794FA0028F0D008BD640000200000032010B5FEF739F810BD3E +:2032400010B5FEF75BF9FEF759F900BF0F48006840F001004FF0B041C1F8900000BF00BF73 +:2032600000BF0A480068C0F340000028F8D04FF480400649091D096821F4404101434FF0F0 +:20328000B042C2F8941000BF10BD00009000005810B5FDF74DFB2E48006840F470002C4972 +:2032A00008600020FFF7D8FC044674B1A0792949294A11604FF0B041D1F89C1021F47C5157 +:2032C00041EA0021116000BF00BF00BF4FF0B040006840F480304FF0B041086000BF012001 +:2032E0001E49096821F0070101431C4A116000BF00BF00BF1948006800F007000128F8D1D3 +:2033000000BF00BF4FF0B0400068C0F340400028F7D002204FF0B041896821F003010143DA +:203320004FF0B042916000BF00BF00BF4FF0B040806800F00C000828F7D100BF4FF0B04035 +:20334000006820F001004FF0B041086000BF10BD88ED00E0FECAFECA9C000058004000585F +:2033600010B54FF400404FF0B041896821F4004101434FF0B042916000BF01F095F810BD1E +:2033800070B5044626460B48FFF7BEF90A484568B0682860F068E860084868600548A860A6 +:2033A000FEF736FC064930680860064970680860002070BD3C0A0320000003202C0A0320D6 +:2033C0006C0000207000002070B504460D4601200349496809680872FEF736FC002070BD92 +:2033E0000000032010B5FEF737FC10BD10B50B480B4908600B4848600B4888600B48086229 +:203400000B48C8600B4808610B4848610B4888610B48C861FEF740FC10BD0000300103206F +:203420000000032050010320600103206C010320740103207C010320980103209C0103202D +:20344000A801032010B5044621460348FFF770F90248FEF75BFC10BD640000200D32000852 +:2034600010B504461248FFF74FF91248FFF74CF91148006911490860A068096888600F49D3 +:20348000E0680968C8600A480C49096808610B492068096808600949606809684860074992 +:2034A000206909684861054960690968886110BDB401032064000020000003207C00002010 +:2034C00070B5044625460948FFF71EF90848C668A868306005487060FEF792FC0549286818 +:2034E0000860054968680860002070BD440A032000000320740000207800002070B5044662 +:203500000D4610200349C96809680872FEF780FC002070BD000003207047000010B5054816 +:20352000FFF7F2F80348044949690860FEF798FC10BD0000BC01032000000320704710B524 +:203540000446002001F0DCFE10BD000010B50446607A0F2802D0607A0E2807D121460748D9 +:20356000FFF7E6F8002001F057FD06E021460448FFF7DEF8024801F06DFD10BD4C000020CF +:20358000D40000201FB504460A48FFF7BDF80A4804600A48FFF7B8F8012009490870094832 +:2035A000006830B102940848009006480168684688471FBD4C000020DC000020D4000020E0 +:2035C000E0000020D80200204D3500083EB504460B4804600B48FFF797F80120FDF71AFA72 +:2035E0000120094908700948006840B10294084800900848019005480168684688473EBDB1 +:20360000F0000020E4000020F4000020F80200203F3500081936000810B5044621460348D4 +:20362000FFF786F8014801F089FE10BDE400002090F8281001F0010139B10168496821F4B8 +:203640000031C26A11430268516090F8281001F00201022907D10168496821F48031026B9A +:2036600011430268516090F8281001F00401042907D10168496821F48021426B11430268E5 +:20368000516090F8281001F00801082907D10168496821F40041826B11430268516090F862 +:2036A000281001F01001102907D10168896821F48051C26B11430268916090F8281001F0F2 +:2036C0002001202907D10168896821F40051026C11430268916090F8281001F04001402970 +:2036E00013D10168496821F48011426C114302685160416CB1F5801F07D10168496821F410 +:20370000C001826C11430268516090F8281001F08001802907D10168496821F40021C26C5A +:20372000114302685160704738B504460020C4F88800FDF7B7FD05462068006800F00800ED +:2037400008280CD16FF07E402B4600224FF400110090204600F044FE08B1032038BD2068D7 +:20376000006800F0040004280CD16FF07E402B4600224FF480010090204600F031FE08B1A2 +:203780000320EBE72020C4F88000C4F8840000BF002084F87C0000BF00BFDFE770B50546ED +:2037A000AC6A0020A4F85E00A4F856002046FEF71BF870BD0168096821F490710268116081 +:2037C00001688968044A1140026891602021C0F884100021C1667047FEFFFFEF10B504460F +:2037E0002068006820F04000216808602020C4F88000002020672046FEF7D6F910BD00007E +:203800002DE9FC5F04464FF00009002000908346FE492068884200D100E000BF2169A06891 +:20382000084361690843E16940EA010A606E40EA0A0A20680068F649084040EA0A00216869 +:2038400008602068406820F44050E168084321684860D4F818A0ED492068884202D0206AFF +:2038600040EA0A0A20688068EA49084040EA0A00216888602068C06A20F00F00616A084393 +:203880002168C86200BFE4492068884216D10320E2490968014031B1012908D0022904D06D +:2038A000032908D105E0012507E0022505E0042503E0082501E0102500BF1FE0D349206854 +:2038C00088421AD14FF44060D4490968014049B1B1F5806F0AD0B1F5006F05D0B1F5406FD9 +:2038E00008D105E0002507E0022505E0042503E0082501E0102500BF00E0102500BFC34904 +:203900002068884270D135B1022D46D0042D6CD0082D6BD1C7E0FDF737FE616A09B901218C +:2039200038E0616A012901D1022133E0616A022901D104212EE0616A032901D1062129E07E +:20394000616A042901D1082124E0616A052901D10A211FE0616A062901D10C211AE0616ABD +:20396000072901D1102115E0616A082901D1202110E0616A092901D140210BE0616A0A2907 +:2039800001D1802106E0616A0B2902D14FF4807100E00121B0FBF1FBCAE0606A08B90120D9 +:2039A0003BE0606A012801D1022036E0606A022801D1042031E0606A032801D106202CE0FB +:2039C000606A042801D1082027E0606A052801D10A2022E0606A062801D10C201DE0606A3E +:2039E000072804D1102018E056E21AE09DE0606A082801D1202010E0606A092801D14020C3 +:203A00000BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001208149B1FBF0FB02 +:203A200086E0FDF7D5FD616A09B9012138E0616A012901D1022133E0616A022901D10421A9 +:203A40002EE0616A032901D1062129E0616A042901D1082124E0616A052901D10A211FE073 +:203A6000616A062901D10C211AE0616A072901D1102115E0616A082901D1202110E0616A96 +:203A8000092901D140210BE0616A0A2901D1802106E0616A0B2902D14FF4807100E0012177 +:203AA000B0FBF1FB44E0606A08B9012038E0606A012801D1022033E0606A022801D10420A3 +:203AC0002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0FC +:203AE000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A20 +:203B0000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120FF +:203B20004FF40041B1FBF0FB02E00120009000BF00BFBBF1000F0AD0606800EB4000584534 +:203B400003D860680003584502D201200090F5E235B1022D74D0042D65D0082D6FD12CE185 +:203B6000FDF712FD0646606A08B9012238E0606A012801D1022233E0606A022801D1042248 +:203B80002EE0606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE035 +:203BA000606A062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A59 +:203BC000092801D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012237 +:203BE0009446002330461946FCF7C4FA4FF4807200238C46A0FB021E0CFB02E200FB032351 +:203C0000606840088C461CEB00070DE000800040F369FFCFFFF4FF11003801408800005881 +:203C20000024F4000CE068E043F10001D4F804C0624600233846FCF79DFA81461EE11AE1DF +:203C4000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328B3 +:203C600001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D18D +:203C80000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D14022DD +:203CA0000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023F7487F +:203CC0001946FCF757FA4FF4807200238C46A0FB021E0CFB02E200FB0323606840088C466E +:203CE0001CEB000743F10001D4F804C0624600233846FCF73FFA8146C0E0FDF769FC064670 +:203D0000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328F2 +:203D200001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D1CC +:203D40000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D140221C +:203D60000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023304687 +:203D80001946FCF7F7F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C46FC +:203DA0001CEB000743EB0201D4F804C0624600233846FCF7DFF9814660E0606A08B901226B +:203DC00038E0606A012801D1022233E0606A022801D104222EE0606A032801D1062229E0DD +:203DE000606A042801D1082224E0606A052801D10A221FE0606A062801D10C221AE0606A1D +:203E0000072801D1102215E0606A082801D1202210E0606A092801D140220BE0606A0A2866 +:203E200001D1802206E0606A0B2802D14FF4807200E00122944600234FF400401946FCF74E +:203E400099F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C461CEB0007DD +:203E600043EB0201D4F804C0624600233846FCF781F9814602E00120009000BF00BFB9F545 +:203E8000407F06D3B9F5801F03D22068C0F80C9098E20120009095E2E069B0F5004F70D16C +:203EA000012D06D0022D4FD0042D6BD0082D6AD1E1E0FDF77BFB0646606A08B9012038E099 +:203EC000606A012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A30 +:203EE000042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A0728BD +:203F000001D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D1C8 +:203F2000802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EB5100B0FB76 +:203F4000F1F01FFA80F9E5E0606A08B901203BE0606A012801D1022036E0606A022801D19F +:203F6000042031E0606A032801D106202CE0606A042801D1082027E0606A052804D10A2026 +:203F800022E0DFE02CE0C2E0606A062801D10C201AE0606A072801D1102015E0606A0828D8 +:203FA00001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D1C3 +:203FC0004FF4807000E001203449B1FBF0F04000616800EB5100B0FBF1F01FFA80F999E0C8 +:203FE000FDF7F6FA0646606A08B9012038E0606A012801D1022033E0606A022801D10420E9 +:204000002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0B6 +:20402000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606ADA +:20404000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120BA +:20406000B6FBF0F04000616800EB5100B0FBF1F01FFA80F94EE0606A08B901203AE0606A8E +:20408000012801D1022035E0606A022801D1042030E0606A032803D106202BE00024F400E2 +:2040A000606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A60 +:2040C000072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A28AA +:2040E00001D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0400061684B +:2041000000EB5100B0FBF1F01FFA80F902E00120009000BF00BFB9F1100F10D3B9F5803F1B +:204120000DD24FF6F07009EA00000190C9F3420101980843019001982168C86042E1012075 +:2041400000903FE1012D06D0022D4ED0042D6ED0082D6DD1DDE0FDF729FA0646606A08B9D1 +:20416000012038E0606A012801D1022033E0606A022801D104202EE0606A032801D1062027 +:2041800029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE040 +:2041A000606A072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A31 +:2041C0000A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F0616800EB5100BB +:2041E000B0FBF1F01FFA80F9DFE0606A08B901203AE0606A012801D1022035E0606A02282C +:2042000001D1042030E0606A032801D106202BE0606A042801D1082026E0606A052801D1E1 +:204220000A2021E0606A062803D10C201CE026E0B8E0606A072801D1102015E0606A0828D7 +:2042400001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D120 +:204260004FF4807000E001205C49B1FBF0F0616800EB5100B0FBF1F01FFA80F995E0FDF74D +:20428000A7F90646606A08B9012038E0606A012801D1022033E0606A022801D104202EE07C +:2042A000606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0606A58 +:2042C000062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A0928D1 +:2042E00001D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120B6FB98 +:20430000F0F0616800EB5100B0FBF1F01FFA80F94BE0606A08B9012038E0606A012801D1E6 +:20432000022033E0606A022801D104202EE0606A032801D1062029E0606A042801D108206A +:2043400024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D1102015E087 +:20436000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B +:204380000B2802D14FF4807000E001204FF40041B1FBF0F0616800EB5100B0FBF1F01FFA29 +:2043A00080F902E00120009000BF00BFB9F1100F06D3B9F5803F03D22068C0F80C9001E0D2 +:2043C000012000900120A4F86A00A4F868000020E06620670098BDE8FC9F00000024F40024 +:2043E0002DE9F04104460D4617469846069E4AE0701C002847D0FCF755FFA0EB0800B04239 +:2044000000D8C6B92068006820F4D070216808602068806820F00100216888602020C4F822 +:204420008000C4F8840000BF002084F87C0000BF0320BDE8F0812068006800F0040010B346 +:204440002068C069C0F3C020E8B14FF40060216808622068006820F4D0702168086020682C +:20446000806820F00100216888602020C4F88000C4F88400C4F8880000BF002084F87C00FB +:2044800000BF0320D5E72068C0692840A84201D1012000E00020B842AAD00020C9E710B57F +:2044A0000020FDF7F1FF10BD002002490860024908607047800000208400002070B504463B +:2044C0000D4600F019FA064672B63DB1012D0BD10848006820430749086006E005480068AC +:2044E000A0430449086000E000BF00BF304600F01EFA70BD8400002070B504460D464FF076 +:20450000FF3000F03FF870BD7047000070B5044600F0F5F9054672B604480068A0430349BE +:204520000860284600F006FA70BD00008C000020704770472DE9F04105460F46144600F03D +:20454000DEF9064672B6284600F04AFD034941F82040304600F0EEF9BDE8F08138130020B8 +:2045600070B5044600F0CBF9054672B604480068204303490860284600F0DCF970BD00007A +:204580008C0000202DE9F04706464E48D0F80080006830404B49086062E0002400E0641C5E +:2045A000494850F834004949096808404549096808400028F3D0444850F83400434909686C +:2045C00008404049096800EA01053F4800EBC4004068284028B94FF0FF303B4901EBC401DF +:2045E0004860394901EBC401496801EA050000F0F7FC37490860344800EBC40040680A781F +:20460000012191408843304901EBC401486000F076F9074672B62E480178012088402D49E8 +:20462000096881432B48016002240DE0601E264951F8300026490A78012191408843611ECA +:20464000214A42F83100641E002CEFD1384600F071F921491E4A126851F82200804700BF01 +:204660001C48006819490968084016490968084030B11A4800681A490968084000288CD0F0 +:20468000FFF757FF00F03BF9814672B6114800680E49096808400B490968084038B90F4895 +:2046A00000680F490968084008B9FFF72DFF484600F040F9FFF73CFF0248C0F80080BDE88F +:2046C000F087000090000020B81300208C0000209C00002088000020381300209400002099 +:2046E0009800002070B5044600F009F9054672B604480068204303490860284600F01AF9F2 +:2047000070BD00009400002070B504460D4600F0F6F8064672B608480068204306490860D2 +:20472000064850F835002043044941F83500304600F000F970BD000088000020B813002071 +:2047400070B5044611480178012000FA01F610480568046004E00E4801683046FFF7CCFE04 +:204760000C4800680A49096808400028F3D0304600F036FC054908600648006804490968C4 +:204780008843044908600248056070BD9C000020980000209400002070B50A46214C247817 +:2047A000A0420CD11F4C24781F4D2C7000EB40041E4D05EBC404647D1A4D2C7022E000EB08 +:2047C00040041A4D05EBC404237D00EB400405EBC404617D00EB400405EBC404647D03EB5B +:2047E0004305124E06EBC5056C7506290AD000EB4004354605EBC404247D01EB410506EB46 +:20480000C5052C75012400EB4005084E06EBC5052C73044C2478062C03D112B9E41F044D17 +:204820002C6070BD8801002089010020F80000208C01002002480068C0F302207047000069 +:204840000CED00E010B5002804DB0A07130E054A135406E00A07140E034A00F00F031B1F29 +:20486000D45410BD00E400E018ED00E000BF00BF00BFBFF34F8F00BF00BF00BF09480068D7 +:2048800000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BFAB +:2048A00000BFFDE70CED00E00000FA0500BF00BF00BFBFF34F8F00BF00BF00BF09480068BA +:2048C00000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BF6B +:2048E00000BFFDE70CED00E00000FA05EFF310807047EFF310807047EFF310807047EFF3E0 +:204900001080704702E008C8121F08C1002AFAD170477047002001E001C1121F002AFBD157 +:20492000704780F31088704780F31088704780F31088704780F3108870472DE9F04FC9B0EA +:2049400006460F4690469946DDF84CB1DDF848A103AD0722002101A8FEF79CF900242E7082 +:20496000641C6F70641C85F80280641C1822002143A8FEF78FF93F20ADF80C018A20ADF8B6 +:204980000E0103A84590469401A8479007204890002143A800F094FB002803DAFF2049B087 +:2049A000BDE8F08F9DF8040010B19DF80400F6E7BDF80500A9F80000BDF80700AAF800004A +:2049C000BDF80900ABF800000020E8E72DE9F04FC7B006460F4690469946DDF844B1DDF8C6 +:2049E00040A101AD0020009000242E70641C6F70641C85F80280641C85F80390641C85F84B +:204A000004A0641C85F805B0641C5298A871641C5398C5F80700241D5498E872641C18224D +:204A2000002141A8FEF736F93F20ADF804018620ADF8060101A843904494CDF814D10120CE +:204A40004690002141A800F03BFB002803DAFF2047B0BDE8F08F9DF8000010B19DF8000026 +:204A6000F6E70020F4E72DE9F04FC9B08046894692469B46559F539D03AE05A82844029002 +:204A800005A82844401C3844019000200090002486F80080641CA6F80190A41CA6F803A012 +:204AA000A41C86F805B0641C5298B071641CF571641C2A4606F108005499FEF7E1F82C4478 +:204AC00002980770641C3A460298401C5699FEF7D7F83C44019957980880A41C0199589841 +:204AE0004880A41C1822002143A8FEF7D3F83F20ADF80C018320ADF80E0103A84590469466 +:204B0000CDF81CD101204890002143A800F0D8FA002803DAFF2049B0BDE8F08F9DF8000046 +:204B200010B19DF80000F6E70020F4E770B5C8B0044602AE00200190002534706D1C182273 +:204B4000002142A8FEF7A6F83F20ADF808018520ADF80A0102A84490459501A8469001205D +:204B60004790002142A800F0ABFA002802DAFF2048B070BD9DF8040010B19DF80400F7E7A5 +:204B80000020F5E7F0B5C7B004460F4601AE00200090002534706D1C22463946701CFEF745 +:204BA0006FF825441822002141A8FEF773F83F20ADF804018E20ADF8060101A843904495C9 +:204BC000CDF814D101204690002141A800F078FA002802DAFF2047B0F0BD9DF8000010B1AB +:204BE0009DF80000F7E70020F5E72DE9F04FC7B081460E4692469B460DF10408012E01D19B +:204C0000022104E0022E01D1102100E000210DF107000D18032200216846FEF73BF80024EF +:204C2000A8F80090A41C88F80260641C012E02D0022E04D101E0022705E0102703E04720AC +:204C400047B0BDE8F08F00BF3A46514608F10300FEF716F83C44A5F800B0A41C5098A870D7 +:204C6000641C5198E870641C52982871641C53986871641C5498A871641C1822002141A8E3 +:204C8000FEF708F83F20ADF804014FF48270ADF8060101A843904494CDF814D1032046903E +:204CA000002141A800F00CFA002801DAFF20C7E79DF8000010B19DF80000C1E7BDF80110CB +:204CC000559801800020BBE72DE9FF4FC7B0044690469946DDF850B10DF1040A012C01D1E9 +:204CE000022104E0022C01D1102100E000210DF105000F18032200216846FDF7CBFF00257A +:204D00008AF800406D1C012C02D0022C04D101E0022605E0102603E047204BB0BDE8F08FB9 +:204D200000BF32460AF101004899FDF7A9FF354487F800806D1C87F801906D1C18220021CE +:204D400041A8FDF7A7FF3F20ADF804014FF48170ADF8060101A843904495CDF814D10320C5 +:204D60004690002141A800F0ABF9002801DAFF20D3E79DF8000010B19DF80000CDE7BDF88F +:204D80000100ABF800000020C7E700B587B0002000901822002101A8FDF77CFF3F20ADF88E +:204DA000040040F20110ADF80600CDF814D001200690002101A800F083F9002802DAFF2048 +:204DC00007B000BD9DF8000010B19DF80000F7E70020F5E72DE9F047C8B0074688469146E3 +:204DE0001E46DDF840A102AD0020019000242F80A41CA5F80280A41C85F80490641C6E7157 +:204E0000641C32465146A81DFDF73AFF34441822002142A8FDF73EFF3F20ADF808014FF4D3 +:204E20008370ADF80A0102A84490459401A8469001204790002142A800F042F9002803DAC6 +:204E4000FF2048B0BDE8F0879DF8040010B19DF80400F6E70020F4E770B5C8B0044602AEBD +:204E60000020019000253480AD1C1822002142A8FDF710FF3F20ADF808011820ADF80A01A2 +:204E800002A84490459501A8469001204790002142A800F015F9002802DAFF2048B070BDF2 +:204EA0009DF8040010B19DF80400F7E70020F5E7F0B5C7B005460E4601AF002000900024E6 +:204EC0003D70641C7E70641C1822002141A8FDF7E1FE3F20ADF804010F20ADF8060101A893 +:204EE00043904494CDF814D101204690002141A800F0E6F8002802DAFF2047B0F0BD9DF832 +:204F0000000010B19DF80000F7E70020F5E72DE9F041C8B007460C46904602AE00200190CC +:204F2000002537706D1C74706D1C22464146B01CFDF7A6FE25441822002142A8FDF7AAFE12 +:204F40003F20ADF808010C20ADF80A0102A84490459501A8469001204790002142A800F09E +:204F6000AFF8002803DAFF2048B0BDE8F0819DF8040010B19DF80400F6E70020F4E700008D +:204F800000B589B0FEF732FA0E4A00210220FFF7D1FA0D4801900D48029001A90C4800F0EB +:204FA000BBF90C4803900C4804900C48059040F23C50069003A8FEF753FAFEF713FA09B089 +:204FC00000BD0000C95300080807032055040008570400082009032014080320CC0103207F +:204FE00001460022080C000408B91022090401F07F4008B90832090201F0704008B9121DE9 +:205000000901044800EB117000780244C2F11F00704700001457000810B504460120FFF7EE +:2050200061FB10BD10B504460120FFF789FB10BD70B505460C460549606808600448C5611E +:2050400000F010F82068FEF79DFA70BD54000020D802002010B5044600210120FFF754FB13 +:2050600010BD000002490160024901617047000081330008C933000800B587B000200090F7 +:205080001822002101A8FDF705FE0320ADF80400ADF80600CDF814D001200690002101A874 +:2050A00000F00EF8002802DAFF2007B000BD9DF8000010B19DF80000F7E70020F5E700009E +:2050C0002DE9F84F04468A460020FDF7D5FB4FF000092188608861F39F2087B2217B384636 +:2050E000A268FEF777F83BE048F2E800FFF79AFF31E069461F48FDF73DFB0098407A0F289A +:205100000DD1009800F10B067088B84202D13078216908707078F0B14FF001091BE0009843 +:2051200000F10B05B5F80100B84210D10098807AC01E00F0FF086069404501DD404600E0EC +:2051400060696061E91CD4E90402FBF744F8287808B14FF001090748FDF7FBFA0028C8D035 +:20516000B9F1000FC0D00120FDF786FB0020BDE8F88F00004C0000200EB51A48FDF7E9FA9C +:2051800000BB19480078E8B102A91648FDF7F2FA1648C06968B10298019001208DF8000088 +:2051A0001248C169684688479DF800000E49087002E001200C4908700B48007818B102988C +:2051C000FEF740F903E007480299FDF7A0FA0548FDF7BFFA28B90448007810B10148FFF7A7 +:2051E00039FF0EBDD4000020E0000020D80200202DE9F041044634480078062811D13248AF +:2052000000783249087030480470062004EB44012F4A02EBC1014875C01F2E490860002614 +:205220004EE0FDF7A1FE064604EB4400284901EBC0008068304404EB4401254A02EBC10163 +:20524000886004EB4400114601EBC00087681E48007800EB400001EBC0008068B84224D8AE +:205260001948057805EB450001EBC00090F815800BE005EB4500164901EBC000457D05EB75 +:20528000450001EBC00090F81580B8F1060F07D008EB48000E4901EBC0008068B842E8D98A +:2052A00029462046FDF792FA0AE0074801782046FDF7AEFA0448007804490870024804709E +:2052C0003046BDE8F08100008801002089010020F80000208C010020FBF7F6FFFDF7B8FD9A +:2052E000FBF7C4F9FDF7ACFFFDF7E6F8FDF7FAF8FBF79CF803E04FF0FF30FFF743F9FAE7BE +:2053000010B504460220FFF7EDF910BD10B504460220FFF715FA10BD70B505460C460549A0 +:20532000606808600448C56100F010F82068FEF74DF970BD5C000020F802002010B504463E +:2053400000210220FFF7E0F910BD0000024901600249016170470000C1340008FD34000828 +:205360002DE9F04105460C4616461F460020FBF751FB13480068A0F8095011480068C4727F +:20538000224631460E4800680C30FAF724FF0D48002102690846904748F2E800FFF7B6FF4D +:2053A000074800688078C21C0548016807F10800FAF711FF0120FBF72DFBBDE8F081000058 +:2053C000F0000020F80200200EB51A48FDF7C1F900BB19480078E8B102A91648FDF7CAF9E3 +:2053E0001648C06968B10298019001208DF800001248C169684688479DF800000E490870D7 +:2054000002E001200C4908700B48007818B10298FEF718F803E007480299FDF778F905480A +:20542000FDF797F928B90448007810B10148FFF785FF0EBDE4000020F4000020F8020020C2 +:20544000000000480100000000000048010000000000004801000000000000480100000028 +:20546000000000480100000000000048010000000000004801000000000000480100000008 +:205480000000004801000000000000480100000000000048010000000000004801000000E8 +:2054A0000000004801000000000000480100000000000048010000000000004801000000C8 +:2054C0000000004801000000000000480100000000000048010000000000004801000000A8 +:2054E000000000480100000000000048010000000000004801000000000000480100000088 +:20550000000000480100000000000048010000000000004801000000000000480100000067 +:20552000000000480100000000000048010000000000004801000000000000480100000047 +:2055400000000048010000000000004801000000000000000000000000000000405400081D +:20556000C4010320C8010320220404006C7AD8AC5772123456789ABCDEF0123456789ABC58 +:20558000DEF0FEDCBA0987654321FEDCBA098765432109534D54435F544B525F4F54410090 +:2055A000000000000000000000000000000000000000000044000800400508013A799C0002 +:2055C000F4010000FFFFFFFF48010100000020001000000001000000030000000500000057 +:2055E0000100000001000000060000000A000000200000000200000004000000080000006B +:205600001000000040000000800000000001000000020000000000000000000000000000B7 +:205620000000000001000000020000000300000004000000A0860100400D0300801A060049 +:2056400000350C0040420F0080841E0000093D0000127A000024F40000366E010048E80196 +:20566000006CDC0200000000000000000000000000000000010000000300000002000000DA +:205680000200000001000000020000000200000006000000040000000300000002000000F4 +:2056A00004000000040000000C0000000800000006000000040000000800000004000000B8 +:2056C0000C000000080000000600000004000000080000008FE5B3D52E7F4A982A487ACC61 +:2056E00020FE000019ED82AEED214C9D4145228E22FE000019ED82AEED214C9D4145228EA6 +:2057000023FE000019ED82AEED214C9D4145228E24FE0000040302020101010100000000D4 +:20572000000000005457000804000020900100009402000874570008000003204C0A000017 +:205740009402000874570008940100203422000014490008011B05120DFF01861204124832 +:205760001A100453093D32100243015AFF0101FF1100000001FF01FF01FF01FF01FF01FF6F +:2057800001FF01FF01FF01FF01560000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:2057A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09 +:2057C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9 +:2057E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9 +:20580000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8 +:20582000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88 +:20584000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF68 +:20586000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48 +:20588000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28 +:2058A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08 +:2058C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8 +:2058E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8 +:20590000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7 +:20592000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87 +:20594000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67 +:20596000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47 +:20598000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27 +:2059A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07 +:2059C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7 +:2059E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7 +:205A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6 +:205A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86 +:205A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66 +:205A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46 +:205A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF26 +:205AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06 +:205AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6 +:205AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:205B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5 +:205B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85 +:205B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF65 +:205B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF45 +:205B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF25 +:205BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05 +:205BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5 +:205BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5 +:205C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4 +:205C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84 +:205C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64 +:205C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF44 +:205C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24 +:205CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04 +:205CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4 +:205CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4 +:205D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3 +:205D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83 +:205D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63 +:205D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43 +:205D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF23 +:205DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03 +:205DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3 +:205DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3 +:205E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2 +:205E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82 +:205E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF62 +:205E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF42 +:205E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF22 +:205EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02 +:205EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2 +:205EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2 +:205F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1 +:205F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81 +:205F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61 +:205F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41 +:205F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21 +:205FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01 +:205FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1 +:205FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1 +:20600000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0 +:20602000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80 +:20604000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60 +:20606000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40 +:20608000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20 +:2060A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00 +:2060C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0 +:2060E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0 +:20610000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F +:20612000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F +:20614000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F +:20616000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F +:20618000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F +:2061A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF +:2061C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF +:2061E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF +:20620000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E +:20622000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E +:20624000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E +:20626000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E +:20628000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E +:2062A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE +:2062C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE +:2062E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE +:20630000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D +:20632000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D +:20634000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D +:20636000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3D +:20638000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1D +:2063A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD +:2063C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD +:2063E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD +:20640000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C +:20642000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C +:20644000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C +:20646000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C +:20648000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C +:2064A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC +:2064C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC +:2064E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC +:20650000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B +:20652000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B +:20654000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5B +:20656000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B +:20658000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1B +:2065A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB +:2065C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB +:2065E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB +:20660000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9A +:20662000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A +:20664000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A +:20666000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A +:20668000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A +:2066A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA +:2066C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA +:2066E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA +:20670000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99 +:20672000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79 +:20674000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59 +:20676000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39 +:20678000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19 +:2067A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9 +:2067C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9 +:2067E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9 +:20680000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98 +:20682000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78 +:20684000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF58 +:20686000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38 +:20688000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF18 +:2068A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8 +:2068C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8 +:2068E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8 +:20690000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97 +:20692000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77 +:20694000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57 +:20696000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37 +:20698000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF17 +:2069A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7 +:2069C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7 +:2069E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7 +:206A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF96 +:206A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76 +:206A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF56 +:206A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF36 +:206A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF16 +:206AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6 +:206AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6 +:206AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6 +:206B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95 +:206B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF75 +:206B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55 +:206B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35 +:206B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15 +:206BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5 +:206BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5 +:206BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5 +:206C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94 +:206C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF74 +:206C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF54 +:206C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF34 +:206C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14 +:206CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4 +:206CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4 +:206CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB4 +:206D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93 +:206D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73 +:206D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53 +:206D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33 +:206D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13 +:206DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3 +:206DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3 +:206DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3 +:206E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF92 +:206E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72 +:206E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF52 +:206E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32 +:206E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF12 +:206EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2 +:206EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2 +:206EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2 +:206F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91 +:206F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71 +:206F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF51 +:206F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31 +:206F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11 +:206FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1 +:206FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1 +:206FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1 +:20700000901600201573000837C400080DBA000833C40008457B0008E5D7000800000000BD +:2070200000000000000000000000000009C80008057C0008000000009DC400080BC80008AA +:207040002F73000839C400082F730008F9C700082F7300082F730008077C0008457C000867 +:207060004F7C0008597C0008637C0008497B00082F7300082F7300082F7300082F73000805 +:207080002F7300082F730008757900082F7300082F7300082F7300082F7300086D7C00080D +:2070A0002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F73000880 +:2070C0002F7300082F7300082F7300082F730008D5D700082F7300082F7300082F73000856 +:2070E000117C000849C700082F7300082F73000853BD00085BBD00082F73000801C20008E2 +:207100002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F7300081F +:207120002F7300082F7300082F7300082F7300082F7300082F7300082F73000800000000A9 +:20714000002101082010020505050404040303030202020101190301183210391F032509A7 +:207160003D721113F1F7420872124B2DF41072193CC11D011041296015FF8F0C081254026B +:207180004C401AFF0101550A555CA80B4B300158091A705972A10A64387C092AA441320244 +:2071A0000000000000000000000000000000000000000000000000000000000000000000CF +:2071C0000000000000000000000000000000000000000000000000000000000000000000AF +:2071E00000000000000000000000000000000000000000000000000000000000000000008F +:2072000000000000000000000000000000000000000000000000000000000000000000006E +:2072200000000000000000000000000000000000000000000000000000000000000000004E +:2072400000000000000000000000000000000000000000000000000000000000000000002E +:1872600000000000000000000000000000000000000000000000000016 +:20730000DFF80CD000F0E6FA004800478D100108901600200648804706480047FEE7FEE77B +:20732000FEE7FEE7FEE7FEE7FEE7FEE7FEE7FEE7E9C80008017300082DE9F05F0546002020 +:2073400092469B4688460646814640241BE0284641464746224600F007F953465A46C01A47 +:20736000914110D311461846224600F016F82D1A67EB01084F4622460120002100F00DF867 +:2073800017EB00094E41201EA4F10104DFDC484631462A464346BDE8F09F202A04DB203A0B +:2073A00000FA02F1002070479140C2F1200320FA03F319439040704710B540EA0104034632 +:2073C000A40703D009E010C9121F10C3042AFAD203E011F8014B03F8014B521EF9D210BDE8 +:2073E000D2B201E000F8012B491EFBD270470022F6E710B513460A4604461946FFF7F0FF1E +:20740000204610BD421C10F8011B0029FBD1801A70472DE9F04D81EA030404F0004B21F05C +:20742000004514464FF0000A23F0004150EA050220D054EA01021DD0C5F30A570246C5F398 +:207440001303C1F31300C1F30A5640F4801543F48013A7EB0608101BD64608F2FD3873EB34 +:20746000050002D308F1010801E092185B41B8F1000F03DA00200146BDE8F08D00204FF488 +:207480008011064684460EE0171B73EB050705D3121B63EB050306434CEA010C49084FEA4A +:2074A000300092185B4150EA0107EDD152EA030012D082EA040083EA0501084305D0101B07 +:2074C000AB4106D20122002306E000224FF0004302E06FF0010253101AEB06004CEB0851D6 +:2074E00010EB0A0041EB0B01BDE8F04D00F04CB80EB540F2334102910021CDE900110A4645 +:207500000B4600F050F803B000BDC1F30A5210B5C1F3130140F2FF3341F480119A4201DAF4 +:20752000002010BD40F233439A42A2F2334203DC524200F019F810BD904010BD30B50B46BD +:20754000014600202022012409E021FA02F59D4205D303FA02F5491B04FA02F52844151EBF +:20756000A2F10102F1DC30BD202A04DB203A21FA02F00021704721FA02F3D040C2F120025E +:20758000914008431946704710B5141E73F1000408DA401C41F1000192185B411A4301D174 +:2075A00020F0010010BD2DE9F04D92469B4611B1B1FA81F202E0B0FA80F220329046FFF7E5 +:2075C000ECFE04460F4640EA0A0041EA0B0153465A46084313D0114653EA010019D0C8F119 +:2075E00040025046FFF7C0FF05460E46504659464246FFF7D2FE084305D0012004E0204651 +:207600003946BDE8F08D0020054346EAE0762C4337430A986305E40AA0EB08000022FD0A3E +:2076200044EA47540A3002D500200146E9E7010510196941DDE9084500196941BDE8F04DA8 +:20764000A2E72DE9FE4F804681EA0300C00F0C46009021F0004123F00045B8EB0200A94120 +:2076600005D24046214690461C460B46024623F00040104347D0270DC7F30A00C3F30A51AF +:207680000290401A019040286BDAC3F3130040F4801B0098924620B10023D2EB030A63EBAC +:2076A0000B0B01985946C0F140025046FFF775FE06460D4650465946019A00F01DF910EB1A +:2076C00008006141002487EA115284EAE7731A4340D0009A62B3019A012A4FEA075215DCDB +:2076E000001B61EB02014FF0004202EA0752CDE90042001C41F5801132462B46FFF753FF4E +:2077000003B0BDE8F08F40462146F9E7001B61EB0201001C41F5801300185B412018A2F5F3 +:20772000001747EB030140EAD570B6196D4111E06D084FEA360645EAC0754FEA0752001B24 +:2077400061EB0201001C41F5801149084FEA30000019514132462B4603B0BDE8F04FFFF71C +:2077600013BF0098012240000023D0EB020263EBE073009821464FEAE074B8EB000061EB3E +:207780000401E9E783F000435BE781F0004158E72DE9FE4F81EA030404F0004421F00041CC +:2077A00000944FF0000B23F0004350EA01045ED052EA03045BD0C3F30A54C1F30A552C4423 +:2077C000A4F2F3340194A0FB0254C1F3130141F48011C3F3130343F4801301FB024400FB05 +:2077E000034E840A970A44EA815447EA8357A4FB076802958D0A05FB07854FEA932C04FB3C +:207800000C542705029D4FEA065847EA1637B5EB08056EEB070C870E920E47EA811742EAE5 +:207820008312A7FB0201B6EB0B0164EB00042B0D43EA0C335E1844EB1C50DA465146E7FBC0 +:207840000201C5F313044FEA0B3343EA14534FEA0432019C43EA0603A4F10C040294009C32 +:20786000CDE900B4FFF79FFE03B0BDE8F08F00200146F9E7C1F30A52C1F3130140F2FF33B1 +:2078800041F480119A4202DA00200146704740F233439A42A2F2334202DC5242FFF764BE35 +:2078A000FFF77BBD30B5041E71F1000404DB4FF00044404264EB0101141E73F1000405DB7E +:2078C0001C464FF00043524263EB0403994208BF904230BD064C074D06E0E06840F0010372 +:2078E00094E8070098471034AC42F6D3FFF70CFDD020010800210108202A06DBCB17203AA2 +:2079000041FA02F043EAE07306E041FA02F3D040C2F12002914008431946704770B58C18C4 +:2079200010F8015B15F0070301D110F8013B2A1106D110F8012B03E010F8016B01F8016BBC +:207940005B1EF9D12B0705D40023521E0DD401F8013BFAE710F8013BCB1A921C03E013F88A +:20796000015B01F8015B521EF9D5A142D8D3002070BD000010B5024800F048FC10BD00002D +:20798000AC05002070B50546AC6A606D00F0500098BB606D40F4007060652068006800F01A +:2079A0000800A8B1206804F007FA10B32068C06800F40050E8B9606D20F480706065606D2E +:2079C00000F48050A8B9606D40F00100606510E02068C06800F0020058B9606D20F480704B +:2079E0006065606D00F4805018B9606D40F001006065204600F002FC0CE0FFE7606D00F0BA +:207A0000100018B1204600F000FC03E0E06C416B2846884770BD70B50546AC6A606D40F073 +:207A200040006065A06D40F00400A065204600F0ECFB70BD70B50446A56A284600F0E4FBD6 +:207A400070BD000070B50446206804F0A1F90646206804F0A2F970B36EBB2068806800F065 +:207A60000D0001280AD120688168174A1140891C816000BF03202168086009E0606D40F093 +:207A800010006065A06D40F00100A065012070BD01F02EFA05460FE001F02AFA401B022893 +:207AA0000AD9606D40F010006065A06D40F00100A0650120EBE705E02068806800F0010095 +:207AC0000028E9D10020E2E7C0FFFF7F70B50446206804F062F988BB2068806818490840FC +:207AE00048B1606D40F010006065A06D40F00100A065012070BD206804F034F901F0F8F99F +:207B0000054615E0206804F048F910B9206804F029F901F0EDF9401B022809D9606D40F0C6 +:207B200010006065A06D40F00100A0650120E1E72068006800F001000028E3D00020D9E7A8 +:207B40003F00008000BFFEE710B5024800F0C8FE10BD0000100600200F4B02689A4206D282 +:207B6000426C92080D4B03EB8202826406E0426C92080A4B1C3303EB820282640278083A27 +:207B80001423B2FBF3F1054A8032C26401F01C0301229A4002657047080402400008024033 +:207BA00001794A1E064B03EB82024265044A403282654A1E02F0030301229A40C265704797 +:207BC0000009024030B5D0E913546C60446D14B1D0E916546C6090F8444004F01C050124DE +:207BE000AC40056C6C60046863608468102C04D10468A2600468E16003E00468A160046859 +:207C0000E26030BD704710B5012001F081F810BD10B54FF4806001F07BF84FF4006001F081 +:207C200077F84FF4805001F073F84FF4005001F06FF84FF4804001F06BF84FF4004001F0B0 +:207C400067F810BD10B5022001F062F810BD10B5042001F05DF810BD10B5082001F058F8CF +:207C600010BD10B5102001F053F810BD10B5202001F04EF8402001F04BF8802001F048F898 +:207C80004FF4807001F044F84FF4007001F040F810BD0000F8B504460D460020009000BF22 +:207CA00094F85000012801D10220F8BD012084F8500000BF2046FFF7C5FE06468EBB606DE9 +:207CC00020F4885040F002006065206881681B4A114005F0804242F000421143816000BF7B +:207CE00013E00098401C00901549009888420CD3606D20F0020040F01000606500BF0020AB +:207D000084F8500000BF0120CFE720688168C90F0029E6D1606D20F0020040F00100606503 +:207D200004E0FFE7606D40F01000606500BF002084F8500000BF3046B7E70000C0FFFF3F2C +:207D4000AB6A02007047704770477047704700002DE9F84F05460C464FF0000A0020009086 +:207D6000F949E068884200D000E000BF00BF95F85000012802D10220BDE8F88F012085F8BC +:207D8000500000BF286804F012F8002872D12968D4E9002001F1300CC0F3012B0CEB8B03DB +:207DA000D3F800C000F01F0E4FF01F0B0BFA0EFB2CEA0B0C00F01F0BC2F3846E0EFA0BFEA5 +:207DC0004CEA0E0CC3F800C000BF286803F0EFFF8146286803F0D7FF8046B9F1000F2AD10E +:207DE000B8F1000FFBD1A2682168286803F0F6FF60692968C968C1F3C101490000FA01F7B8 +:207E00002069042818D028682268216900F1600C0CEB8103D3F800C0DFF830B30CEA0B0CF7 +:207E200002F0F84B4BF0004B4BEA070B4CEA0B0CC3F800C000BFA8E00021286803F09AFFF4 +:207E4000C0F3120030B90021286803F093FFC0F3846007E00021286803F08CFF90FAA0F077 +:207E6000B0FA80F02168C1F3120121B92168C1F3846105E0ACE1216891FAA1F1B1FA81F167 +:207E8000884204D100221146286803F0C1FF0121286803F06FFFC0F3120030B90121286814 +:207EA00003F068FFC0F3846007E00121286803F061FF90FAA0F0B0FA80F02168C1F3120161 +:207EC00019B92168C1F3846104E0216891FAA1F1B1FA81F1884204D100220121286803F0A1 +:207EE00097FF0221286803F045FFC0F3120030B90221286803F03EFFC0F3846007E00221D0 +:207F0000286803F037FF90FAA0F0B0FA80F02168C1F3120119B92168C1F3846104E02168C3 +:207F200091FAA1F1B1FA81F1884204D100220221286803F06DFF0321286803F01BFFC0F3C0 +:207F4000120030B90321286803F014FFC0F3846007E00321286803F00DFF90FAA0F0B0FA77 +:207F600080F02168C1F3120119B92168C1F3846104E0216891FAA1F1B1FA81F1884204D107 +:207F800000220321286803F043FF286803F005FF002872D12868E2682168D0F8B030C1F325 +:207FA000120C23EA0C0302F0180BDFF8A4C12CFA0BFC0CEA010C43EA0C03C0F8B03000BF73 +:207FC0006149E06888427DD12368C3F312031BB92368C3F3846304E0236893FAA3F3B3FA06 +:207FE00083F35B1C03F01F03092B3ED82368C3F312031BB92368C3F3846304E0236893FAE7 +:20800000A3F3B3FA83F35B1C03F01F034FF0010C0CFA03FC2368C3F312031BB92368C3F35F +:20802000846304E0236893FAA3F3B3FA83F35B1C03F01F034CEA836C2368C3F312031BB9C9 +:208040002368C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F0303EB43034FF0000B39 +:208060004BEA03534CEA030341E02368C3F3120323B92368C3F3846305E077E0236893FA6A +:20808000A3F3B3FA83F35B1C03F01F034FF0010C0CFA03FC2368C3F312031BB92368C3F3DF +:2080A000846304E0236893FAA3F3B3FA83F35B1C03F01F034CEA836C2368C3F312032BB939 +:2080C000236800E018E0C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F030A3B03EB2C +:2080E00043034FF0007B4BEA03534CEA03031946A268286803F072FE164920680840A8B3D3 +:2081000000BF1548806800F0E07600BF134803F044FE60BB12492068884230D106F4000003 +:2081200068BB0E492868884258D146F400010A4803F068FE0B4800680B49B0FBF1F000EBD6 +:2081400040008000009016E000007F4000F0FF03FFFF0700000008800003045000000450F0 +:20816000000052C738000020400D030017E028E00098401E009000980028F9D12EE01B49BD +:20818000206888420CD106F0807048B918492868884223D146F08071164803F033FE1DE074 +:2081A00015492068884219D106F48000B0B910492868884212D146F480010E4803F022FE88 +:2081C0000CE0686D40F0200068654FF0010A05E0686D40F0200068654FF0010A00BF002077 +:2081E00085F8500000BF5046C6E50000000084CB0000045000030450010000800121014ACA +:2082000011707047B0020020704770472DE9F04704464FF0000A206805682068466805F0E6 +:208220000200022811D106F0020002280DD1606D00F0100018B9606D40F400606065204606 +:20824000FFF780FD02202168086005F00400042803D106F00400042807D005F00800082875 +:2082600041D106F0080008283DD1606D00F0100018B9606D40F400706065206803F09CFDC8 +:2082800010B32068C06800F40050B0F5005F24D02068006800F0080008281ED1206803F0AD +:2082A00086FD90B92068406820F00C0021684860606D20F480706065606D00F4805018B97D +:2082C000606D40F00100606507E0606D40F010006065A06D40F00100A0652046FFF78EFFF6 +:2082E0000C202168086005F02000202803D106F02000202807D005F04000402856D106F041 +:208300004000402852D1606D00F0100018B9606D40F4005060652068C16C01F0C00109B9B5 +:20832000012100E00021894600BF206803F044FD07462068D0F80C80B9F1000F06D108F01F +:20834000007020BB1FB308F4005000BB2068006800F04000402823D12068C06800F40010C9 +:20836000A8B9206803F00FFD90B92068406820F0600021684860606D20F480506065606DB8 +:2083800000F4807018B9606D40F00100606507E0606D40F010006065A06D40F00100A06569 +:2083A0002046FFF7D0FC60202168086005F0800080280DD106F08000802809D1606D40F430 +:2083C00080306065204600F06BF980202168086005F48070B0F5807F0FD106F48070B0F5E1 +:2083E000807F0AD1606D40F4003060652046FFF7ACFC4FF480702168086005F40070B0F577 +:20840000007F0FD106F40070B0F5007F0AD1606D40F4802060652046FFF798FC4FF400708B +:208420002168086005F01000102820D106F0100010281CD1606B10B94FF0010A06E02068A6 +:20844000C16801F0030109B14FF0010ABAF1010F0AD1606D40F480606065A06D40F002007F +:20846000A0652046FFF7D1FE10202168086005F48060B0F5806F13D106F48060B0F5806FEC +:208480000ED1606D40F480406065A06D40F00800A0654FF48060216808602046FFF754FC6D +:2084A000BDE8F0872DE9F84304464FF000090020009014B90120BDE8F883206920B1202065 +:2084C000005D012800D100BF606D30B9204600F0E9F80020A06584F8500020688168C1F383 +:2084E000407131B120688168664A1140816000BF00BF206803F056FCA0B920688168624AD5 +:20850000114041F08051816000BF604800686049B0FBF1F0009002E00098401E0090009893 +:208520000028F9D1206803F03DFC48B9606D40F010006065A06D40F00100A0654FF0010936 +:20854000206803F034FC0646606D00F0100000287ED1002EFCD1606D20F4807040F00200E2 +:208560006065206803F019FC68B94A4803F015FC48B960684849896821F47C110143464A2E +:20858000916000BF00BF607E616B41EA4030E1680843A16808432021095D40EA01452020E8 +:2085A000005D012803D1A08C401E45EA4045A06A28B1208D00F47070E16A08430543206859 +:2085C000C0683649084028432168C860206803F0EEFB8046206803F0D6FB0746B8F1000F15 +:2085E0002CD127BB207E002141EA803194F8300041EA40052068C06844F2020188432843B6 +:208600002168C86094F83800012811D1E06B40F00101206C0843616C0843A16C084321688D +:20862000096940F2FC72914308432168086105E02068006920F0010021680861206901288C +:208640000BD12068006B20F00F00E169491E00E010E008432168086305E02068006B20F084 +:208660000F0021680863606D20F0020040F00100606505E0606D40F0100060654FF0010922 +:20868000484618E7C0FFFF5FC0FFFF7F38000020400D0300000004500003045007C0F0FFEA +:2086A0007047000010B596B004464FF4806002904FF04050119002A801F070FA08B106F0D5 +:2086C000E5F94FF400504FF0B041C96C01434FF0B042D1641146C96C0140019100BF00BF3D +:2086E00017481849886605211648C166002101674167802181674900C1678900C0F8801025 +:208700002021C0F884100902C0F88810683000F067F908B106F0BAF900BF0A48683009492C +:2087200008656438C1F8900000BF00221146122001F0EEF8122001F0DBF816B010BD00001D +:2087400008000240A80500202DE9F04104460E461746206803F02BFB002852D100BF94F889 +:208760005000012802D10220BDE8F081012084F8500000BF2046FFF7A9F90546002D3BD147 +:20878000606D40F60161884340F480706065606D00F4805020B1A06D20F00600A06501E055 +:2087A0000020A0651848E16CC8621848E16C08631748E16C48631C202168086000BF002042 +:2087C00084F8500000BF2068406840F01000216848602068C06840F001002168C860226851 +:2087E00002F140013B463246E06C00F061F90546206803F0EBFA05E000BF002084F850007B +:2088000000E002252846AFE785790008357A0008177A000800BF0448406820F001000249E8 +:20882000486000BF70470000002004E000BF0448406820F004000249486000BF70470000E6 +:20884000002004E000BF0448406820F002000249486000BF70470000002004E070B5044673 +:20886000002594F82500022803D00420E063012534E02068006820F00E00216808602068FD +:20888000006820F0010021680860A06C006820F48070A16C086094F8440000F01C01012083 +:2088A0008840216C4860D4E913104860606D40B1606D006820F48070616D0860D4E9161023 +:2088C0004860012084F8250000BF002084F8240000BFA06B10B12046A16B8847284670BD48 +:2088E00070B50446206C05682068066894F8440000F01C01042088402840E0B106F004005E +:20890000C8B12068006800F0200028B92068006820F004002168086094F8440000F01C012B +:2089200004208840216C4860206B002856D02046216B884752E094F8440000F01C0102204B +:208940008840284018B306F0020000B32068006800F0200040B92068006820F00A002168E5 +:208960000860012084F8250094F8440000F01C0102208840216C486000BF002084F8240052 +:2089800000BFE06A50B32046E16A884726E094F8440000F01C01082088402840F0B106F079 +:2089A0000800D8B12068006820F00E002168086094F8440000F01C0101208840216C48602C +:2089C0000120E06384F8250000BF002084F8240000BF606B10B12046616B884770BD00009A +:2089E00070B504460CB9012070BD2F49206888420BD22E492068401A1421B0FBF1F08000B4 +:208A000060642A48083820640AE027492068401A1421B0FBF1F080006064234808382064EC +:208A2000022084F825002068056847F6F0708543D4E9020108432169084361690843A1691A +:208A40000843E1690843216A08430543206805602046FFF781F8A068B0F5804F01D10020E8 +:208A600060602079A16C0860D4E913104860606860B16068042809D82046FFF791F80020ED +:208A8000616D0860D4E91610486003E000206065A065E0650020E063012084F825000020BE +:208AA00084F8240000BF9FE708040240080002402DE9F04104460D4616461F464FF000084D +:208AC00000BF94F82400012802D10220BDE8F081012084F8240000BF94F8250001283FD189 +:208AE000022084F825000020E0632068006820F00100216808603B46324629462046FFF79A +:208B000061F8206B30B12068006840F00E00216808600BE02068006820F004002168086091 +:208B20002068006840F00A0021680860A06C006800F4803028B1A06C006840F48070A16C84 +:208B40000860606D28B1606D006840F48070616D08602068006840F001002168086006E080 +:208B600000BF002084F8240000BF4FF002084046ACE7000070B5044600F0BAF9064625468C +:208B8000681C10B100F0BAF905440AE000BF0848006820F004000649086000BF00BF00BF3B +:208BA00030BF00F0A5F9801BA842EFD370BD000010ED00E0F0B50B46002178E001258D4085 +:208BC00005EA0302002A71D03B4D8E0855F826408D072E0F0F25B5402C40B0F1904F01D1AD +:208BE000002514E0354DA84201D101250FE0344DA84201D102250AE0324DA84201D1032558 +:208C000005E0314DA84201D1042500E007258E07360FB540A54223D12C4D2D6895432B4EF7 +:208C20003560351D2D689543361D3560274D803D2D689543254E803E3560351D2D689543D5 +:208C4000361D35608D072E0F0F2505FA06F41A4D8E0855F82650A543174E8F0846F82750D5 +:208C600005684F000326BE4035430560CE0800F1200555F826504E07F70E0F26BE40B54300 +:208C8000CF0800F1200646F82750C5684F000326BE40B543C560466801258D40AE43466039 +:208CA00085684F000326BE40B5438560491C23FA01F5002D82D1F0BD08000140000400483A +:208CC00000080048000C0048001000488008005870B505460024002D05DD02E06D10601C3A +:208CE000C4B2012DFAD1094850F8240068B1074850F82400806840B1044A52F82420506807 +:208D0000024A52F824209168884770BDF003002010B5044604480068204020B102480460CF +:208D20002046FFF7D5FF10BD0C08005870B503460022BDE0012696400D6805EA0604002C06 +:208D400072D04D68012D08D04D68022D05D04D68112D02D04D68122D13D198685600032542 +:208D6000B540A8435600CD68B54028439860586801259540A8430D79C5F3001595402843F7 +:208D80005860D86856000325B540A84356008D68B5402843D8604D68022D02D04D68122DF0 +:208DA00013D1D60803F1200555F826005507EE0E0F25B540A8435607F60E0D69B5402843C2 +:208DC000D60803F1200545F82600186856000325B540A8430D7905F003055600B540284322 +:208DE00018604D6805F08055B5F1805F5FD1334D960855F8260095072E0F0F25B540A84349 +:208E0000B3F1904F01D1002515E02D4DAB4201D1012510E02B4DAB4201D102250BE02A4DD4 +:208E2000AB4202D1032506E041E0284DAB4201D1042500E007259607360FB54028431F4D2C +:208E4000960845F82600224D2868A0434D6805F48035B5F5803F00D120431D4D28602D1DF3 +:208E60002868A0434D6805F40035B5F5003F00D12043174D2D1D2860154D803D2868A043B7 +:208E80004D6805F48015B5F5801F00D12043104D803D28602D1D2868A0434D6805F40015F0 +:208EA000B5F5001F00D12043094D7C3D2860521C0D68D540002D7FF43DAF70BD0800014024 +:208EC0000004004800080048000C00480010004880080058024613690B400BB1012000E09E +:208EE000002070470AB1816100E081627047000001480068704700002C000020014800780F +:208F00007047000034000020014800687047000030000020024692F8410020282DD100BF76 +:208F200092F84000012801D102207047012082F8400000BF242082F841001068006820F00A +:208F40000100136818601068006820F4805013681860106800680843136818601068006868 +:208F600040F0010013681860202082F8410000BF002082F8400000BFD7E70220D5E710B519 +:208F800002460B4692F8410020282AD100BF92F84000012801D1022010BD012082F84000DC +:208FA00000BF242082F841001068006820F00100146820601068016821F4706141EA0321F0 +:208FC000106801601068006840F0010014682060202082F8410000BF002082F8400000BF58 +:208FE000DAE70220D8E710B504460CB9012010BD242084F841002068006820F00100216882 +:209000000860204600F00CFA0020606484F84100206384F8420000BF84F8400000BF00BFB1 +:20902000E5E7000010B504460CB9012010BD94F8410028B9002084F84000204600F04AFA7E +:20904000242084F841002068006820F0010021680860606820F07060216808612068806813 +:2090600020F4004021688860E068012805D1A06840F400402168886004E0A06840F4044093 +:2090800021688860E068022802D18002216848602068406813490843216848602068C068AF +:2090A00020F400402168C860D4E904010843A16940EA01202168C860D4E9070108432168FF +:2090C00008602068006840F001002168086000206064202084F841000020206384F84200D4 +:2090E00000BFA3E7008000022DE9FC5F0446894692469B46DDE90C780E9E94F84100202857 +:209100007ED117B1B8F1000F05D14FF4007060640120BDE8FC9F00BF94F84000012801D14C +:209120000220F6E7012084F8400000BFFFF7E0FE054619230122D1032046009502F082FDD6 +:2091400008B10120E5E7222084F84100402084F84200002060646762A4F82A8060635B46F5 +:20916000524649462046CDE9006502F0D5FC30B100BF002084F8400000BF0120C9E7608D8B +:20918000FF280CD9FF2020853D48009094F828204FF080734946204602F03AFD0BE0608DEE +:2091A00020853748009094F828204FF000734946204602F02DFD00BF33460022042120467F +:2091C000009502F03FFD08B10120A2E72068406A616A0870606A401C6062208D401E20855C +:2091E000608D401E6085608D48B3208D38BB3346002280212046009502F024FD18B100E0C4 +:209200003CE0012085E7608DFF280CD9FF2020850020009094F828204FF08073494620463D +:2092200002F0F6FC0BE0608D20850020009094F828204FF000734946204602F0E9FC608DDE +:209240000028B9D12A463146204602F02AFD08B101205EE720202168C86120684068094963 +:20926000084021684860202084F84100002084F8420000BF84F8400000BF4AE7022048E7DE +:209280000024008000E800FE2DE9FC5F0446894692469B46DDE90C780E9E94F841002028F6 +:2092A0007DD117B1B8F1000F05D14FF4007060640120BDE8FC9F00BF94F84000012801D1AC +:2092C0000220F6E7012084F8400000BFFFF710FE054619230122D1032046009502F0B2FCD6 +:2092E00008B10120E5E7212084F84100402084F84200002060646762A4F82A8060635B4655 +:20930000524649462046CDE9006502F043FC30B100BF002084F8400000BF0120C9E7608D7B +:20932000FF280CD9FF2020850020009094F828204FF080734946204602F06AFC0BE0608D82 +:2093400020850020009094F828204FF000734946204602F05DFC00BF2A463146204602F0F4 +:20936000CBFC08B10120A4E7606A007821688862606A401C6062608D401E6085208D401EE9 +:209380002085608D40B3208D30BB3346002280212046009502F056FC10B1012089E73AE0C9 +:2093A000608DFF280CD9FF2020850020009094F828204FF080734946204602F029FC0BE043 +:2093C000608D20850020009094F828204FF000734946204602F01CFC608D0028BCD12A46B4 +:2093E0003146204602F05DFC08B1012061E720202168C86120684068084908402168486037 +:20940000202084F84100002084F8420000BF84F8400000BF4DE702204BE7000000E800FEC9 +:2094200070B5044600252A492068096888420DD100BF4FF4001002F04CFD4FF4001002F0F2 +:2094400050FD4FF4001002F02EFD12E020492068D1F8A81088420AD10225A80502F039FD4A +:20946000A80502F03EFDA80502F01DFD01E005F00DFBC5EBC50202EB4202154B03EB820201 +:2094800092F8502002F00F0301229A40C5EBC50303EB43030E4E06EB830393F8523003F052 +:2094A0000F060123B34042EA0301C5EBC50202EB4202074B03EB820292F8502002F0F00206 +:2094C0004FF0904303EB8210FFF774FB70BD00009C00002030B585B004462F4920680968D7 +:2094E000884226D12C4890F8500000F0F0004FF0904101EB8015142228496846FDF75CFF4A +:20950000254890F8520000F00F0101208840224991F8501001F00F020121914008430090F7 +:2095200069462846FFF702FC4FF4001002F0C3FC2FE019492068D1F8A810884227D116487C +:2095400090F8F80000F0F0004FF0904101EB80151422124914316846FDF72EFF0E4890F897 +:20956000FA0000F00F01012088400B4991F8F81001F00F0201219140084300906946284636 +:20958000FFF7D4FB4FF4000002F095FC01E005F07DFA05B030BD00009C0000208C1F0108E1 +:2095A000034800680349097808440149086070472C0000203400002010B500240948006834 +:2095C00040F4807007490860032000F0DFF9002000F00AF808B1012401E000F04FF9204655 +:2095E00010BD00000040005870B50446002511480078D8B100F08AFD0E4909784FF47A729A +:20960000B2FBF1F1B0FBF1F6304601F07AFE58B9102C07D200222146501E00F079F906487D +:20962000046004E0012502E0012500E00125284670BD000034000020300000207047704701 +:209640007047704770477047014691F83600704710B504462068006800F0010050B12068F8 +:20966000806800F0010028B10120216848602046FFF7E6FF20680068C0F3400050B1206839 +:209680008068C0F3400028B10220216848602046FFF7D4FF20680068C0F3800050B12068E8 +:2096A0008068C0F3800028B1042021684860204600F0E3F820680068C0F3C00050B1206844 +:2096C0008068C0F3C00028B10820216848602046FFF7B7FF20680068C0F3001050B12068AF +:2096E0008068C0F3001028B11020216848602046FFF7A5FF20680068C0F3401050B1206809 +:209700008068C0F3401028B12020216848602046FFF799FF20680068C0F3801050B1206864 +:209720008068C0F3801028B14020216848602046FFF788FF10BD000070B504460CB901208F +:2097400070BD6068012800D100BF4FF6FF716069884200D000BF606800B900BF94F8360082 +:2097600028B9002084F83500204600F04DF8022084F836002068C5686068012801D125F03B +:2097800006054FF6FF716069884201D025F46045606808B925F0D80519480540D4E9010107 +:2097A0000843216A0843616A0843A16A08430543606818B9E16920690843054360680128E4 +:2097C00001D1E06805434FF6FF716069884203D0D4E90510084305432068C5600949206820 +:2097E000884205D1D4E90B0108432168086202E02168E06A0862012084F8360000209FE72A +:20980000F8F119FF007C004038B504460D492068884215D140054FF0B041896D01434FF0D8 +:20982000B04291651146896D0140009100BF00BF002211462F2000F06BF82F2000F058F8F9 +:2098400038BD0000007C004010B50446022084F83600204602F0E8FC2046FFF7F5FE0328BE +:2098600000D110BD2068C06820F400202168C860012084F836000020F3E7704708B5032051 +:2098800000F084F84FF400204FF0B041096D01434FF0B04211651146096D0140009100BF0A +:2098A00000BF002211466FF00B0000F031F8002211466FF00A0000F02BF8002211466FF020 +:2098C000090000F025F800221146501F00F020F800221146101F00F01BF800221146901EB0 +:2098E00000F016F800221146501E00F011F808BD01460846002809DB00F01F0301229A4015 +:2099000043099B0003F1E023C3F8002100BF70472DE9F05F80460D46164603F077FF074687 +:2099200039462A46334601F00700C0F1070ABAF1040F02D94FF0040A01E0C0F1070AD14665 +:2099400000F1040ABAF1070F02D24FF0000A01E0A0F1030AD4464FF0010A0AFA09FAAAF1A5 +:20996000010A0AEA020A0AFA0CFA4FF0010B0BFA0CFBABF1010B0BEA030B4AEA0B04214626 +:20998000404603F04BFFBDE8F09F000000BF00F00702064B19684FF6FF031940044B0B4309 +:2099A00043EA0221014B196000BF70470CED00E00000FA050D49096821F00701891C0B4A6A +:2099C00011600B49096841F00401094A1160012801D130BF02E040BF20BF20BF0449096810 +:2099E00021F00401024A1160704700000004005810ED00E00248006800F4C0607047000027 +:209A00000004005801462B48006820F00E000A681043284A10604FF48030274A1268824360 +:209A2000254B1A6000BF00BF234A403212688243214B40331A6000BF00BF1F4A7C3A126830 +:209A400082431D4B7C3B1A6000BF00BF1A1F126882431B1F1A6000BF486800F48030B0F546 +:209A6000803F07D15801144A12680243124B1A6000BF00BF087900F0010050B14FF480301E +:209A80000D4A803A126802430B4B803B1A6000BF00BF087900F00200022809D1C003064A63 +:209AA0007C3A12680243044B7C3B1A6000BF00BF0020704704040058800800580348006869 +:209AC00020F480700149086070470000000400580348006840F4807001490860704700007D +:209AE000000400580348006840F0010001490860704700000404005810B50C48006800F4E8 +:209B0000807018B9FFF7E4FF012400E0002400BF0748006820F080704FF0B041C1F8900093 +:209B200000BF012C01D1FFF7C9FF10BD000400589000005830B585B00546012002F089F99E +:209B400004200090022001900320039000200290049069464FF09040FFF7E8F80D48006851 +:209B600000F4807018B9FFF7B3FF012400E000240948006820F0407045F0807108434FF036 +:209B8000B041C1F89000012C01D1FFF797FF05B030BD000000040058900000582DE9F047CD +:209BA00004460025A946207800F0400040282CD1206B90B1B0F5800F06D0B0F5000F12D0AE +:209BC000B0F5400F10D10DE04FF0B040C06840F480304FF0B041C86008E0201D02F05FFCBE +:209BE000054603E002E001E0012500BF00BF5DB9206BA649096821F4400101434FF0B04204 +:209C0000C2F8881000BF00E0A946208800F40060B0F5006F57D100BF9C480830006800F4F5 +:209C200040700746206CB8424BD0FFF751FF67B9206C96490831096821F4407101434FF0C2 +:209C4000B042C2F8901000BF39E090480830D0F8008000BF4FF0B040D0F8900040F480305E +:209C60008A490831086000BF00BF4FF0B040D0F8900020F48030086000BF28F44070216C27 +:209C800040EA01084FF0B040C0F8908000BFD0F8900000F0010088B1FFF72AF9064608E00C +:209CA000FFF726F9801B41F28831884201D9032503E002F0ABF90128F2D100BF00BFA9466A +:209CC00000E0A94600BF207800F0010058B1A0696E49096821F0030101434FF0B042C2F8EF +:209CE000881000BF00BF207800F0020002280BD1E0696649096821F4406101434FF0B0422A +:209D0000C2F8881000BF00BF207800F01000102802D1A06A02F04CFA207800F0200020289E +:209D200002D1E06A02F044FA207800F00400042802D1206A02F028FA207800F008000828ED +:209D400002D1606A02F020FA208800F48070B0F5807F1AD1676B384602F00AFA00BF606B6F +:209D6000B0F1006F07D14FF0B040C06840F080704FF0B041C860606BB0F1806F05D1201DBE +:209D800002F0D4FB054605B1A946208800F40070B0F5007F25D100BFA06BB0F1804F05D0DD +:209DA000A06BB0F1004F01D0A06B18B9A06B02F01BFA09E0A06B20F08057002002F014FAEE +:209DC000384602F0D5F900BF00BFA06BB0F1C05F07D14FF0B040C06840F080704FF0B0417D +:209DE000C860208800F48060B0F5806F1ED1E06B2649096821F0405101434FF0B042C2F840 +:209E0000881000BFE06BB0F1005F05D11046C06840F480301146C860E06BB0F1805F05D148 +:209E2000201D02F0CAFB054605B1A946208800F48050B0F5805F0CD1606C14490C3109689A +:209E400021F4404101434FF0B042C2F8941000BF00BF208800F40050B0F5005F13D1E06CFB +:209E60004FF0B041496A21F0300101434FF0B042516200BFA06C1146496A21F00301014367 +:209E8000516200BF00BF4846BDE8F087880000582DE9F04104460E4614B90120BDE8F0811E +:209EA0009848006800F00700B04217D29548006820F00700304393490860FFF719F8054623 +:209EC00006E0FFF715F8401B022801D90320E5E78C48006800F00700B042F2D1207800F0DB +:209EE000020002281DD1A0684FF0B041896821F0F00101434FF0B042916000BFFEF7F8FF0C +:209F0000054606E0FEF7F4FF401B022801D90320C4E700BF4FF0B0408068C0F3004000280A +:209F2000F0D0207800F0200020281CD160697649096821F0F00101434FF0B042C2F8081141 +:209F400000BFFEF7D5FF054606E0FEF7D1FF401B022801D90320A1E700BF6B480068C0F3EC +:209F600040400028F1D0207800F0400040281DD1A0696549096821F00F0141EA10114FF086 +:209F8000B042C2F8081100BFFEF7B2FF054606E0FEF7AEFF401B022801D903207EE700BF1E +:209FA00059480068C0F300400028F1D0207800F0040004281DD1E0684FF0B041896821F498 +:209FC000E06101434FF0B042916000BFFEF790FF054606E0FEF78CFF401B022801D9032064 +:209FE0005CE700BF4FF0B0408068C0F340400028F0D0207800F0080008281ED12169C8002C +:20A000004FF0B041896821F4605101434FF0B042916000BFFEF76CFF054606E0FEF768FF47 +:20A02000401B022801D9032038E700BF4FF0B0408068C0F380400028F0D0207800F00100C5 +:20A0400098B36068022804D101F0ACFFA8B9012024E76068032804D102F083F868B901204E +:20A060001CE7606820B902F02BF830B9012015E701F0A6FF08B9012010E760684FF0B041BA +:20A08000896821F0030101434FF0B042916000BFFEF72EFF054609E0FEF72AFF401B41F293 +:20A0A0008831884202D90320F8E605E001F05CFF6168B0EB810FEFD11248006800F00700A3 +:20A0C000B04217D90F48006820F0070030430D490860FEF70DFF054606E0FEF709FF401B0D +:20A0E000022801D90320D9E60648006800F00700B042F2D102F090FBFEF706FF0746FFF75E +:20A1000073FACBE6004000580801005810B500F033F84FF0B041896801F0F0010909034AE6 +:20A1200052F82110B0FBF1F010BD0000481E010810B5FFF7EBFF4FF0B041896801F4E061E0 +:20A14000090A034A12F8211001F01F01C84010BD881E010810B5FFF7D9FF4FF0B04189681B +:20A1600001F46051C90A034A12F8211001F01F01C84010BD881E01082DE9F04101F0F4FE1F +:20A1800006463EB901F093FFC0F30310234951F820403FE0042E01D1214C3BE0082E07D165 +:20A1A00001F0FAFE012801D11D4C33E01D4C31E001F0CBFF0746012F0FD0022F02D0032F79 +:20A1C0000AD101E0164D10E001F0E6FE012801D1134D00E0134D08E000BF01F068FFC0F34E +:20A1E00003100E4951F8205000BF00BF01F0B3FF68434FF0B041C96801F07001012202EB9D +:20A200001111B0FBF1F14FF0B040C06802EB5070B1FBF0F42046BDE8F0810000A81E0108B0 +:20A220000024F4000048E8012DE9F041044614B90120BDE8F081207800F0200020286ED111 +:20A2400001F092FE064601F080FF07461EB10C2E2FD1012F2DD101F033FF18B1E06908B947 +:20A260000120E6E701F023FF616A88420CD2606A02F042FA08B10120DBE7606A01F031FFEB +:20A28000206A01F023FF0BE0606A01F02AFF206A01F01CFF606A02F02FFA08B10120C8E74E +:20A2A00002F0BAFAF8480068FFF79EF980B30120BFE7E069B8B101F0F1FEFEF719FE0546E0 +:20A2C00006E0FEF715FE401B022801D90320B0E701F0F6FE0028F4D0606A01F002FF206A60 +:20A2E00001F0F4FE1AE000BF4FF0B040006820F001004FF0B041086000BFFEF7F9FD05468D +:20A3000008E0FEF7F5FD401B022803D9032090E704E004E001F0D4FE0028F2D100BF2078A6 +:20A3200000F0010000285BD001F01EFE064601F00CFF0746082E03D00C2E08D1032F06D112 +:20A3400001F030FE78B3606868BB012071E700BF6068B0F5803F02D101F015FE1CE06068C9 +:20A36000B0F5A02F0CD100BF4FF0B040006840F480204FF0B041086000BF01F004FE0BE02D +:20A3800000BF4FF0B040006820F480304FF0B041086000BF01F0EEFD00BF606880B1FEF7C3 +:20A3A000A7FD054607E01AE0FEF7A2FD401B642801D903203DE701F0F5FD0028F4D00EE074 +:20A3C000FEF796FD054606E0FEF792FD401B642801D903202DE701F0E5FD0028F4D100BFC9 +:20A3E000207800F0020002284FD101F0BDFD064601F0ABFE0746042E03D00C2E0CD1022F5E +:20A400000AD101F0DDFD18B1E06808B9012010E7206901F0DBFD37E0E068E0B100BF4FF06C +:20A42000B040006840F480704FF0B041086000BFFEF75EFD054606E0FEF75AFD401B0228F7 +:20A4400001D90320F5E601F0BBFD0028F4D0206901F0BCFD18E000BF4FF0B040006820F4FA +:20A4600080704FF0B041086000BFFEF741FD054606E0FEF73DFD401B022801D90320D8E6C2 +:20A4800001F09EFD0028F4D100BF207800F00800082804D0207800F01000102852D1606934 +:20A4A000F0B3207800F0100010284CD101F0DAFD80B901F0CBFDFEF71BFD054606E0FEF71F +:20A4C00017FD401B022801D90320B2E601F0CAFD0028F4D000BF6D48006840F004004FF05B +:20A4E000B041C1F8940000BFFEF702FD054606E0FEF7FEFC401B032801D9032099E601F058 +:20A50000C5FD0028F4D0A0696049096821F4706141EA00214FF0B042C2F8941000BF00E00A +:20A5200031E001F087FDFEF7E3FC054606E0FEF7DFFC401B022801D903207AE601F092FD5E +:20A540000028F4D141E001F081FDFEF7D1FC054606E0FEF7CDFC401B022801D9032068E6FD +:20A5600001F080FD0028F4D001F084FD06E0FEF7BFFC401B032801D903205AE601F086FD42 +:20A580000028F4D121E001F075FDFEF7B1FC054606E0FEF7ADFC401B032801D9032048E648 +:20A5A00001F074FD0028F4D101F044FDFEF7A0FC054606E0FEF79CFC401B022801D9032049 +:20A5C00037E601F04FFD0028F4D1207800F00400042870D12E48006800F4807090B9FFF73A +:20A5E00077FAFEF785FC054606E0FEF781FC401B022801D903201CE62548006800F4807094 +:20A600000028F2D000BFA068012802D101F0EAFC25E0A06805280DD100BF1C48001F0068F4 +:20A6200040F004004FF0B041C1F8900000BF01F0D9FC14E000BF1548001F006820F0010040 +:20A640004FF0B041C1F8900000BF00BF0846D0F8900020F00400C1F8900000BF00BF00BFC3 +:20A66000A068B8B1FEF744FC054608E0FEF740FC401B41F28831884201D90320D9E501F013 +:20A68000BDFC0028F2D016E0300000209400005800040058FEF72CFC054608E0FEF728FC20 +:20A6A000401B41F28831884201D90320C1E501F0A5FC0028F2D1207800F04000402834D134 +:20A6C000A06AC8B100BF7F48006840F001004FF0B041C1F8980000BFFEF70AFC054606E06C +:20A6E000FEF706FC401B022801D90320A1E501F05FFC0028F4D018E000BF7248006820F03A +:20A7000001004FF0B041C1F8980000BFFEF7F0FB054606E0FEF7ECFB401B022801D9032089 +:20A7200087E501F045FC0028F4D1E06A00286ED001F01AFC07464FF0B040C668E06A0228B9 +:20A7400070D106F00301206B814218D106F07001606B814213D1C6F30621A06B88420ED11A +:20A7600006F47811E06B814209D106F06061206C814204D106F06041606C814253D00C2F0F +:20A780004ED04FF0B040006800F0806008B101204FE501F0C8FCFEF7ABFB054606E0FEF7B0 +:20A7A000A7FB401B022801D9032042E54FF0B040006800F000700028F1D1D4E90C01084358 +:20A7C000A16B40EA0120E16B0843216C0843616C08434FF0B041C9683B4A114008434FF0DA +:20A7E000B041C86001F0A8FC4FF0B040C06840F080504FF0B041C860FEF77AFB054607E060 +:20A80000FEF776FB401B022802D9032011E557E04FF0B040006800F000700028F0D04EE015 +:20A82000012006E522E04FF0B040006800F0007098BB01F081FC4FF0B040C06840F08050FB +:20A840004FF0B041C860FEF753FB054606E0FEF74FFB401B022801D90320EAE44FF0B0406E +:20A86000006800F000700028F1D028E00C2F24D001F059FC4FF0B040C06820F003004FF001 +:20A88000B041C8600846C068104908404FF0B041C860FEF72DFB054607E010E0FEF728FBD9 +:20A8A000401B022801D90320C3E44FF0B040006800F000700028F1D101E00120B9E400BF30 +:20A8C0000020B6E4980000588C80C111FFFFFEEE014600BF91F82000012801D10220704783 +:20A8E000012081F8200000BF022081F8210000BFCA200A68506253200A68506200BF086890 +:20A90000806840F020000A68906000BFFF200A68506200BF012081F8210000BF002081F8C9 +:20A92000200000BF00BFDAE77047000010B504462068C068C0F3802050B12046FFF7F4FF9F +:20A940002068C06800F0800060F490602168C8604FF4002002490860012084F8210010BD41 +:20A960000C08005810B5044607F0F0F810BD70B504460E4600BF94F82000012801D1022065 +:20A9800070BD012084F8200000BF022084F8210000BFCA202168486253202168486200BF0E +:20A9A000B6F5807F2BD12068806820F48070216888602068806820F4805021688860FEF752 +:20A9C00097FA054614E0FEF793FA401BB0F57A7F0ED900BFFF202168486200BF032084F8D6 +:20A9E000210000BF002084F8200000BF0320C7E72068C06800F001000028E4D02AE020681C +:20AA0000806820F40070216888602068806820F4005021688860FEF76BFA054614E0FEF786 +:20AA200067FA401BB0F57A7F0ED900BFFF202168486200BF032084F8210000BF002084F8EA +:20AA4000200000BF03209BE72068C068C0F340000028E4D000BFFF202168486200BF012002 +:20AA600084F8210000BF002084F8200000BF00BF86E7000070B505460B461646286840687E +:20AA80000E4900EA0104200CD870C4F30420587004F03F009870C4F3423018705EB9D87806 +:20AAA00001F072FED870587801F06EFE5870987801F06AFE9870002070BD00003FFFFF00FD +:20AAC00070B504460B4616462068806A586020680069C0F30E009860206800680F4900EA54 +:20AAE0000105C5F305401870C5F30620587005F07F00987005F48000000CD8705EB9187835 +:20AB000001F042FE1870587801F03EFE5870987801F03AFE9870002070BD00007F7F7F00AC +:20AB200010B504460CB9012010BD94F8210028B9002084F82000204600F06CF8022084F8B1 +:20AB4000210000BFCA202168486253202168486200BF204601F030FE48B100BFFF202168AE +:20AB6000486200BF042084F821000120DCE720688068274908402168886021696068084391 +:20AB8000A1690843216889680843216888602168E068086120680169208941EA0040216861 +:20ABA00008612068C06820F080002168C8602068C06C20F003002168C8646169E069084361 +:20ABC0002168C96C08432168C8642068806800F0200090B9204600F065FA70B100BFFF203A +:20ABE0002168486200BF042084F8210000BF002084F8200000BF012096E700BFFF20216863 +:20AC0000486200BF012084F8210000208CE70000BFFF8FFF10B5044601F088F90022114634 +:20AC20000320FEF775FE0320FEF762FE10BD00002DE9F04704460D46914600BF94F8200018 +:20AC4000012802D10220BDE8F087012084F8200000BF022084F82100B9F1000F2AD1206843 +:20AC6000806800F0400000B102E00020E87000BFE86900B900E000BF287801F08FFD4FEAF3 +:20AC8000004A687801F08AFD4AEA002AA87801F085FD4AEA000AE8784AEA004A95F8200058 +:20ACA00001F07CFD4AEA0060E9690843696940EA01071FE02068806800F0400000B102E0C3 +:20ACC0000020E87000BFE86900B900E000BF28780004697840EA0120A9780843E97840EACD +:20ACE000014095F8201040EA0160E9690843696940EA0107A969686840EA010800BFCA206C +:20AD00002168486253202168486200BF686AB0F5807F3ED12068806820F480702168886031 +:20AD20002068C06800F0800060F4C0702168C860FEF7DEF8064614E0FEF7DAF8801BB0F5AC +:20AD40007A7F0ED900BFFF202168486200BF032084F8210000BF002084F8200000BF032026 +:20AD600071E72068C06800F001000028E4D02068C7612068C0F844802068806840F48070B6 +:20AD8000216888602068806840F48050216888603DE02068806820F4007021688860206853 +:20ADA000C06800F0800060F420702168C860FEF79FF8064614E0FEF79BF8801BB0F57A7FD9 +:20ADC0000ED900BFFF202168486200BF032084F8210000BF002084F8200000BF032032E786 +:20ADE0002068C068C0F340000028E4D0206807622068C0F848802068806840F4007021683E +:20AE000088602068806840F40050216888600E48006840F400300C4908600B488038006893 +:20AE200040F4003008498039086000BFFF202168486200BF012084F8210000BF002084F853 +:20AE4000200000BF00BFFEE6800800582DE9F04104460D46164600BF94F82000012802D1E9 +:20AE60000220BDE8F081012084F8200000BF022084F821004EB9687800F01000102804D16B +:20AE8000687800F0EF000A30687096B9E87801F085FC4FEA0048687801F080FC48EA002898 +:20AEA000A87801F07BFC48EA0008287848EA403709E0E8780004697840EA0120A9780843A2 +:20AEC000297840EA413700BFCA202168486253202168486200BF204601F06EFC70B100BF4D +:20AEE000FF202168486200BF042084F8210000BF002084F8200000BF0120B2E718483840B4 +:20AF0000216848602068C06820F080002168C8602068806800F0200090B9204600F0C2F836 +:20AF200070B100BFFF202168486200BF042084F8210000BF002084F8200000BF012090E78D +:20AF400000BFFF202168486200BF012084F8210000BF002084F8200000BF00BF81E7000002 +:20AF60003FFFFF002DE9F04104460D46174600BF94F82000012802D10220BDE8F081012093 +:20AF800084F8200000BF022084F82100DFB92068806800F0400000B102E00020E87000BF95 +:20AFA000287801F0FBFB4FEA0048687801F0F6FB48EA0028A87801F0F1FB48EA0008E878D6 +:20AFC00048EA004612E02068806800F0400000B102E00020E87000BF28780004697840EAEE +:20AFE0000120A9780843E97840EA014600BFCA202168486253202168486200BF204601F05A +:20B00000DBFB70B100BFFF202168486200BF042084F8210000BF002084F8200000BF01204D +:20B02000ABE71F483040216808602068806820F4802021688860D5E903010843216889689A +:20B040000843216888602068C06820F080002168C8602068806800F0200090B9204600F024 +:20B0600021F870B100BFFF202168486200BF042084F8210000BF002084F8200000BF0120AA +:20B080007BE700BFFF202168486200BF012084F8210000BF002084F8200000BF00BF6CE774 +:20B0A0007F7F7F0070B504462068C06820F0A0002168C860FDF71CFF054607E0FDF718FF47 +:20B0C000401BB0F57A7F01D9032070BD2068C06800F020000028F1D00020F6E710B5044698 +:20B0E0000CB9012010BD022084F85D002068006820F0400021680860204600F06BF8002098 +:20B10000206684F85D0000BF84F85C0000BF00BFE8E770B504460CB9012070BD606A00B9E7 +:20B1200000BF0021A16294F85D0028B9002084F85C00204600F09AF8022084F85D002068FF +:20B14000006820F0400021680860E068B0F5E06F01D9002501E04FF48055E068B0F5706F46 +:20B1600005D0E068B0F5E06F01D00021A162206B40B9E068B0F5E06F02D90221216301E0A6 +:20B1800001212163D4E9010108432169084361690843218B01F400710843E1690843216A98 +:20B1A0000843A16A0843216808600421A06901EA1040616A0843616B0843E1680843284368 +:20B1C0002168486000202066012084F85D000020A3E7000070B505460024234928680968F3 +:20B1E00088420AD14FF480504FF0B041096E81434FF0B042116600BF01E003F047FCC4EBFF +:20B20000C402194B03EB021292F8682002F00F0301229A40C4EBC403134E06EB031393F886 +:20B220006A3003F00F060123B3401A43C4EBC4030D4E06EB031393F86C3003F00F060123CD +:20B24000B34042EA0301C4EBC402074B03EB021292F8682002F0F0024FF0904303EB82107A +:20B26000FDF7A8FC70BD00009C01002030B587B00446214920680968884239D11E4890F8C1 +:20B28000680000F0F0004FF0904101EB801514221A4902A8FCF790F8174890F8680000F0D8 +:20B2A0000F0101208840144991F86A1001F00F02012191400843104991F86C1001F00F0295 +:20B2C000012191400843029002A92846FDF72EFD4FF480504FF0B041096E01434FF0B04237 +:20B2E00011661146096E0140019100BF00BF01E003F0CCFB07B030BD9C010020DC1F0108B8 +:20B30000704770B504462546681EB0F1807F01D301200FE0681E4FF0E02148610F214FF0B4 +:20B32000FF3002F07BFA00204FF0E021886107200861002070BD10B5FFF7E2FF10BD704731 +:20B340007047704710B504460CB9012010BD2420C4F880002068006820F00100216808604B +:20B360000020216808602168486021688860204600F050F900208034A06020606060803CAB +:20B3800000BF84F87C0000BF00BFDFE7704700002DE9F04704462068C56920680668206830 +:20B3A000876840F60F0005EA0008B8F1000F0FD105F0200060B106F0200010B907F08050FE +:20B3C00030B1E06E10B12046E16E8847BDE8F087B8F1000F7ED06E48384018B96D483040B3 +:20B3E0000028F7D005F0010058B106F4807040B1012021680862D4F8880040F00100C4F82F +:20B40000880005F0020058B107F0010040B1022021680862D4F8880040F00400C4F88800DA +:20B4200005F0040058B107F0010040B1042021680862D4F8880040F00200C4F8880005F04B +:20B44000080070B106F0200010B95148384040B1082021680862D4F8880040F00800C4F87F +:20B46000880005F4006060B106F0806048B14FF4006021680862D4F8880040F02000C4F815 +:20B480008800D4F88800002844D005F0200050B106F0200010B907F0805020B1E06E10B1F8 +:20B4A0002046E16E8847D4F888902068806800F04000402802D009F0280028B3204601F0F7 +:20B4C00013FB2068806800F04000402818D12068806800E01FE020F0400021688860A06F4E +:20B4E00050B12D48A16F8863A06FFDF7B7F988B1A06F816B88470DE02046FFF747FF09E0AD +:20B500002046FFF743FF05E02046FFF73FFF0020C4F888005AE705F4801050B107F4800064 +:20B5200038B14FF48010216808622046FFF709FF4CE705F0800058B106F0800010B907F40D +:20B54000000028B1206F10B12046216F88473DE705F0400030B106F0400018B1204601F06D +:20B56000D7FA33E705F4000030B106F0804018B12046FFF7E5FE29E705F0807030B106F07C +:20B58000004018B12046FFF7DAFE1FE700BF1DE70100001020010004CFCA000810B50446BF +:20B5A0000CB9012010BDA06900B100E000BFD4F8800028B9002084F87C00204600F070F87C +:20B5C0002420C4F880002068006820F0010021680860204601F0AEFA012800D1E2E7A06A2D +:20B5E00010B1204601F0BDF92068406820F49040216848602068806820F02A00216888601D +:20B600002068006840F0010021680860204601F024FAC7E770B505460024204928680968F7 +:20B6200088420AD14FF480404FF0B041096E81434FF0B042116600BF01E003F027FA04EBAC +:20B64000840202EB4412154B03EB820292F8902002F00F0301229A4004EB840303EB441359 +:20B660000E4E06EB830393F8923003F00F060123B34042EA030104EB840202EB4412074B51 +:20B6800003EB820292F8902002F0F0024FF0904303EB8210FDF78EFA70BD000018020020A5 +:20B6A00030B587B00446214920680968884239D11E4890F8900000F0F0004FF0904101EB93 +:20B6C000801514221A4902A8FBF776FE174890F8900000F00F0101208840144991F8921044 +:20B6E00001F00F02012191400843029002A92846FDF71CFB012200212420FEF709F9242091 +:20B70000FEF7F6F84FF480404FF0B041096E01434FF0B04211661146096E0140019100BF50 +:20B7200000BF01E003F0B2F907B030BD18020020F01F01082DE9F84F04460E46174699469E +:20B74000D4F8800020285ED106B117B90120BDE8F88F00BF94F87C00012801D10220F6E791 +:20B76000012084F87C0000BF0020543460632120E062FDF7BDFB824627806780543CA06869 +:20B78000B0F5805F04D1206910B90025B04602E035464FF0000800BF002084F87C0000BFA9 +:20B7A0001DE05346002280212046CDF8009001F0B1FF08B10320CAE745B9B8F80000C0F3E6 +:20B7C00008002168886208F1020803E02878216888626D1CB4F85600401EA4F85600B4F86E +:20B7E00056000028DDD15346002240212046CDF8009001F08FFF08B10320A8E72020C4F860 +:20B8000080000020A3E70220A1E7704710B502480068804710BD00004800002010B5202124 +:20B82000024800F068FBFFF7F1FF10BD000C005810B500F007F80121014800F05AFB10BD23 +:20B84000000C005808B507E06946064800F0D1FD0549009809688847024800F0B9FD0028E7 +:20B86000F2D008BDC80003204400002010B50821054800F040FB054800688047082102489D +:20B8800000F047FB10BD0000000C00582800002010B50221144800F03FFB40B11248001D27 +:20B8A00001680220884310B100F036F81AE001210D4800F031FB40B10B48001D01680120DB +:20B8C000884310B1FFF7B4FF0CE00821064800F023FB38B10448001D01680820884308B15B +:20B8E00000F038F810BD0000000C005810B50221024800F000FB00F003F810BD000C0058BE +:20B9000010B50349C968086802490968884710BD000003204C00002010B500F007F80221B7 +:20B92000014800F0E6FA10BD000C005808B507E06946064800F05DFD0549009809688847AC +:20B94000024800F045FD0028F2D008BDD00003205000002010B500F007F80821014800F043 +:20B96000C8FA10BD000C005808B506E06946064800F03FFD009800F0F3FF034800F028FD2E +:20B980000028F3D008BD0000B000032010B502211D4800F0B5FA48B91B48001D01684FF40B +:20B9A0000030884310B1FFF7A1FF2BE00221164800F0A6FA48B91448001D01684FF40030C3 +:20B9C000884310B1FFF792FF1CE008210E4800F097FA48B90C48001D01684FF4002088434F +:20B9E00010B1FFF743FF0DE02021074800F088FA40B90548001D01684FF40010884308B1BC +:20BA0000FFF70CFF10BD0000000C005800BF07A003F0A6F907A003F0A3F908A003F0A0F992 +:20BA20000BA003F09DF900BF03F0A4F81B5B303B33316D004552524F523A2000486172646F +:20BA40004661756C745F48616E646C65720A0D001B5B306D0000000001688969C1F3400153 +:20BA600011B10021026891620168896901F0010129B90168896941F00101026891617047B5 +:20BA800070B504460D46164620688069C0F3001000283DD017E0681CA8B1FDF729FA801B99 +:20BAA000A84200D87DB9606C40F020006064202084F84100002084F8420000BF84F8400058 +:20BAC00000BF012070BD20688069C0F340100028E1D010202168C86120202168C8612046D2 +:20BAE000FFF7BAFF206840680A49084021684860606C40F004006064202084F841000020BA +:20BB000084F8420000BF84F8400000BF0120D9E70020D7E700E800FE2DE9F843044689461E +:20BB200015461E46DDE908781948F2B2002349460090204600F06CF842463946204600F0A2 +:20BB4000DBF810B10120BDE8F883012E03D1E8B2216888620EE0C5F3072021688862424638 +:20BB60003946204600F0C8F808B10120EBE7E8B2216888623B46002240212046CDF80080C8 +:20BB800000F060F808B10120DDE70020DBE70000002000802DE9F8430446894615461E4614 +:20BBA000DDE908781948F2B2C30249460090204600F02EF842463946204600F09DF810B127 +:20BBC0000120BDE8F883012E03D1E8B2216888620EE0C5F307202168886242463946204667 +:20BBE00000F08AF808B10120EBE7E8B2216888623B46002280212046CDF8008000F022F821 +:20BC000008B10120DDE70020DBE7000000200080F0B5059C05686D684FF4806606EA5456B9 +:20BC200066F0FC2646F4C046B543C1F309064FF47F0707EA02473E431E432643354306685D +:20BC40007560F0BD2DE9F04104460E4617461D46DDF8188019E0681CB8B1FDF749F9A0EBA9 +:20BC60000800A84200D885B9606C40F020006064202084F84100002084F8420000BF84F8C6 +:20BC8000400000BF0120BDE8F081206880693040B04201D1012000E00020B842DBD00020E3 +:20BCA000F1E770B504460D4616461DE0324629462046FFF7E5FE08B1012070BDFDF718F95F +:20BCC000801BA84200D87DB9606C40F020006064202084F84100002084F8420000BF84F8DB +:20BCE000400000BF0120E8E720688069C0F340100028DBD00020E0E770B504460D46164609 +:20BD00001FE0324629462046FFF7BAFE08B1012070BD681CA8B1FDF7EBF8801BA84200D811 +:20BD20007DB9606C40F020006064202084F84100002084F8420000BF84F8400000BF0120B7 +:20BD4000E6E720688069C0F340000028D9D00020DEE710B5FFF79CFD10BD10B5FFF716FE0C +:20BD600010BD00008168024A1140491C81607047C0FFFF7F024602F1600000EB81031868AC +:20BD800000F0F840704701468868C0F3C000704701468868C0F3400070470146886800F05B +:20BDA0000100704701468868C0F30070704701468868C0F3800070470146C86800F440608E +:20BDC00008B9012070470020FCE700008168024A1140091D81607047C0FFFF7F70B500F130 +:20BDE0001404C1F3406504EB85031C68C1F304560725B540AC43C1F3045502FA05F52C4347 +:20BE00001C6070BD826822F0E0720A438260704710B500F1600404EB81031C6824F00044DC +:20BE200014431C6010BD08B54FF0B041896C01434FF0B04291641146896C0140009100BF39 +:20BE400008BD4FF0B041C96C81434FF0B042D164704708B54FF0B041C96C01434FF0B04240 +:20BE6000D1641146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D164114688 +:20BE8000C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96C01407E +:20BEA000009100BF08BD4FF0B041896D81434FF0B0429165704708B54FF0B041896D01437E +:20BEC0004FF0B04291651146896D0140009100BF08BD4FF0B041896B01434FF0B04291630B +:20BEE00070474FF0B041896B81434FF0B0429163704781607047426842EA014242607047BD +:20BF00000246D0680840884201D1012070470020FCE70A04826070470246D06908408842A8 +:20BF200001D1012070470020FCE700000448006840F400404FF0B041C1F8900070470000FC +:20BF400090000058024800680007000E7047000008010058014603480068084041EA10405D +:20BF600070470000880000584FF0B040806800F00C0070474FF0B040006820F480204FF0D6 +:20BF8000B041086070474FF0B040006840F480304FF0B041086070474FF0B0400068C0F37D +:20BFA000005070474FF0B0400068C0F34040704702480068C0F340007047000098000058AD +:20BFC0004FF0B0400068C0F3802070474FF0B041496821F0FE4141EA00614FF0B042516021 +:20BFE000704700000448006840F001004FF0B041C1F89000704700009000005802480068DB +:20C00000C0F34000704700009000005802480068C0F340007047000090000058044909688C +:20C0200021F0180101434FF0B042C2F890107047900000580448006820F001004FF0B04173 +:20C04000C1F8940070470000940000580448006840F001004FF0B041C1F8940070470000D7 +:20C060009400005802480068C0F3400070470000940000580448006820F004004FF0B04194 +:20C08000C1F89400704700009400005802480068C0F3C00070470000940000584FF0B040B9 +:20C0A000006840F001004FF0B041086070474FF0B041096801F0F000B02800D9B0207047DE +:20C0C0004FF0B0400068C0F3400070474FF0B041496821F47F4141EA00214FF0B04251603B +:20C0E00070474FF0B041096821F0F00101434FF0B042116070474FF0B040006820F08060C2 +:20C100004FF0B041086070474FF0B040006840F080604FF0B041086070474FF0B040006843 +:20C12000C0F3C06070474FF0B040006820F080704FF0B041086070474FF0B040006840F0C8 +:20C1400080704FF0B041086070474FF0B040C06800F0030070474FF0B040C068C0F306206F +:20C1600070474FF0B0400068C0F34060704700000449096821F0406101434FF0B042C2F8C8 +:20C180008810704788000058084909684FF47F2202EA101291434FF47F2202EA00121143B2 +:20C1A0004FF0B042C2F88810704700008800005805490968020C1204914341EA00414FF003 +:20C1C000B042C2F8881070478800005805490968020C1204914341EA00414FF0B042C2F876 +:20C1E00088107047880000580449096821F0404101434FF0B042C2F8881070478800005862 +:20C2000010B50748FDF724FA0548FDF71DFB0548406818B1034A10685168884710BD0000C7 +:20C2200070050020100200202DE9F04704464FF0000A72B657492068084418B1B0F5C05F2E +:20C240000CD105E04FF44020FFF784FE824606E04FF44010FFF77EFE824600E000BF00BF28 +:20C26000206887682068D0F80C8020684569206886692068D0F8209046492068084418B192 +:20C28000B0F5C05F21D110E04FF000404FF0B041896B01434FF0B042916300BF00BF114617 +:20C2A000896B8143916300BF10E020204FF0B041C96B01434FF0B042D16300BF00BF114601 +:20C2C000C96B8143D16300BF00E000BF00BF0DB9002E4DD02F492068084418B1B0F5C05F2B +:20C2E0000AD104E04FF44020FFF770FF05E04FF44010FFF76BFF00E000BF00BF95B1206873 +:20C30000006940F0010021680861206845610821204600F041F8032801D184F836000820D4 +:20C320002168486096B12068006940F0010021680861206886611021204600F02DF803282B +:20C3400001D184F8360010202168486011492068084418B1B0F5C05F08D103E05046FFF7F5 +:20C3600035FF04E05046FFF731FF00E000BF00BF2068006920F00100216808612068876028 +:20C380002068C0F80C802068C0F8209062B6BDE8F08700000084FFBF30B5034600200B4CC6 +:20C3A00024681425B4FBF5F44FF47A75B4FBF5F404FB05F200BF521E02B903201C68246843 +:20C3C0000C408C4201D0002AF5D130BD3800002070B5044601F036FA064672B62068A042CF +:20C3E00001D1012500E00025304601F03DFA284670BD70B504460D4601F024FA064672B6C2 +:20C4000020682860206800F004F8304601F02CFA70BD70B5044601F015FA054672B6D4E93F +:20C4200000010860D4E900104860284601F01CFA70BD00BFFEE7704700BF0BA002F090FC39 +:20C440000BA002F08DFC0CA002F08AFC10A002F087FC00BF00BF1048006800F400600028B3 +:20C46000F9D102F087FB00001B5B303B33316D004552524F523A20005056445F50564D5F4D +:20C4800049525148616E646C65720A0D000000001B5B306D0000000014040058704770B57C +:20C4A00004460025FFF727FEFCF722FD064606E0FCF71EFD801B022801D9032503E0FFF700 +:20C4C0002CFE0028F4D100BF75BB4FF0B040006920F4FE40216840EA01204FF0B0410861FF +:20C4E0000846006920F47810616808434FF0B0410861FFF709FEFCF7FBFC064606E0FCF730 +:20C50000F7FC801B022801D9032503E0FFF705FE0128F4D100BF3DB94FF0B04000692169C0 +:20C5200008434FF0B0410861284670BD70B504460025FFF7E0FDFCF7DBFC064606E0FCF726 +:20C54000D7FC801B022801D9032503E0FFF7E5FD0028F4D100BF75BB4FF0B040006920F4FE +:20C56000FE40216840EA01204FF0B04108610846006920F06060A16808434FF0B04108619C +:20C58000FFF7C2FDFCF7B4FC064606E0FCF7B0FC801B022801D9032503E0FFF7BEFD0128EE +:20C5A000F4D100BF3DB94FF0B0400069216908434FF0B0410861284670BD70B504460025CC +:20C5C000FFF799FDFCF794FC064606E0FCF790FC801B022801D9032503E0FFF79EFD002838 +:20C5E000F4D100BF75BB4FF0B040006920F4FE40216840EA01204FF0B04108610846006979 +:20C6000020F06040E16808434FF0B0410861FFF77BFDFCF76DFC064606E0FCF769FC801B4E +:20C62000022801D9032503E0FFF777FD0128F4D100BF3DB94FF0B0400069216908434FF032 +:20C64000B0410861284670BDF0B58BB004460E46274B0FCB07AD0FC5254A1032D2E9001017 +:20C660009268CDE905020491214B1C33D3E90020D3E9021301AD0BC500920027B6F5007FA5 +:20C680000DD1002008E007A951F82010A14202D35DF8207002E0401C0428F4D30DE00020B0 +:20C6A00008E004A951F82010A14202D35DF8207002E0401C0328F4D300BF0E48006820F012 +:20C6C000070038430B490860FCF712FC054607E0FCF70EFC401B022802D903200BB0F0BD01 +:20C6E0000448006800F00700B842F1D10020F5E71C1E0108004000582DE9F0410446B02C8F +:20C7000002D90E48C56A04E00C48C4F3031150F82150FFF717FCC0F30310094951F8200073 +:20C72000B5FBF0F6FDF766F980460648B6FBF0F741463846FFF788FFBDE8F081A81E0108FD +:20C74000481E010840420F0010B50D4C4FF400300C49086020688068C0F3003078B1206887 +:20C76000C068C0F3002050B12068C06800F0800060F4C0702168C8602046FEF7F3F810BD55 +:20C78000080500200C0800580146080900EB8000420001F00F001044C0B270470246002313 +:20C7A000114603E05B1CA1F10A00C1B20A29F9D2180741EA1060704770B504462068C0682B +:20C7C00000F04000A8B94FF0FF302168C860FCF78FFB054607E0FCF78BFB401BB0F57A7F88 +:20C7E00001D9032070BD2068C06800F040000028F1D00020F6E7000010B50248FEF796F8B7 +:20C8000010BD000008050020704710B5FCF7C8FEFEF791FD10BD0000F0B54FF0B046366821 +:20C82000C6F303162B4F57F826204FF0B046B66806F00C0636B1042E07D0082E09D00C2E83 +:20C8400035D10AE0244E326034E0244E224F3E6030E0234E204F3E602CE04FF0B046F66822 +:20C8600006F003034FF0B046F668C6F30216711C022B03D1194EB6FBF1F007E0032B03D1E8 +:20C88000174EB6FBF1F001E0B2FBF1F04FF0B046F668C6F3062670434FF0B046F66801274C +:20C8A00007EB5675B0FBF5F60B4F3E6002E00A4E326000BF00BF4FF0B046B668C6F30316BE +:20C8C000084F57F82640044E3668B6FBF4F6024F3E60F0BDA81E0108380000200024F400E6 +:20C8E0000048E801481E01081948006840F47000174908604FF0B040006840F001004FF05C +:20C90000B04108604FF4E020886008460068114908404FF0B04108600F48006820F00500CF +:20C92000C1F894000846D0F8980020F001000A49091D086009484FF0B041C86008610846AA +:20C94000006820F480200860002088617047000088ED00E0FBFEF6FA940000580010042233 +:20C96000704790F8281001F0010139B10168496821F40031C26A11430268516090F82810A8 +:20C9800001F00201022907D10168496821F48031026B11430268516090F8281001F004012E +:20C9A000042907D10168496821F48021426B11430268516090F8281001F00801082907D1C3 +:20C9C0000168496821F40041826B11430268516090F8281001F01001102907D1016889685E +:20C9E00021F48051C26B11430268916090F8281001F02001202907D10168896821F40051C2 +:20CA0000026C11430268916090F8281001F04001402913D10168496821F48011426C1143F8 +:20CA200002685160416CB1F5801F07D10168496821F4C001826C11430268516090F8281004 +:20CA400001F08001802907D10168496821F40021C26C114302685160704738B504460020E8 +:20CA6000C4F88800FCF744FA05462068006800F0080008280CD16FF07E402B4600224FF40E +:20CA800000110090204600F045FE08B1032038BD2068006800F0040004280CD16FF07E4081 +:20CAA0002B4600224FF480010090204600F032FE08B10320EBE72020C4F88000C4F884009F +:20CAC00000BF002084F87C0000BF00BFDFE770B50546AC6A0020A4F85E00A4F85600204643 +:20CAE000FEF754FC70BD00000168096821F490710268116001688968044A114002689160A5 +:20CB00002021C0F884100021C1667047FEFFFFEF10B504462068006820F04000216808605E +:20CB20002020C4F88000002020672046FEF76DFE10BD00002DE9FC5F04464FF0000900201C +:20CB400000908346FE492068884200D100E000BF2169A068084361690843E16940EA010A02 +:20CB6000606E40EA0A0A20680068F649084040EA0A00216808602068406820F44050E168F0 +:20CB8000084321684860D4F818A0ED492068884202D0206A40EA0A0A20688068EA49084088 +:20CBA00040EA0A00216888602068C06A20F00F00616A08432168C86200BFE44920688842F8 +:20CBC00016D10320E2490968014031B1012908D0022904D0032908D105E0012507E002256D +:20CBE00005E0042503E0082501E0102500BF1FE0D349206888421AD14FF44060D449096879 +:20CC0000014049B1B1F5806F0AD0B1F5006F05D0B1F5406F08D105E0002507E0022505E055 +:20CC2000042503E0082501E0102500BF00E0102500BFC3492068884270D135B1022D46D048 +:20CC4000042D6CD0082D6BD1C7E0FDF771FA616A09B9012138E0616A012901D1022133E02C +:20CC6000616A022901D104212EE0616A032901D1062129E0616A042901D1082124E0616AFE +:20CC8000052901D10A211FE0616A062901D10C211AE0616A072901D1102115E0616A082988 +:20CCA00001D1202110E0616A092901D140210BE0616A0A2901D1802106E0616A0B2902D12D +:20CCC0004FF4807100E00121B0FBF1FBCAE0606A08B901203BE0606A012801D1022036E019 +:20CCE000606A022801D1042031E0606A032801D106202CE0606A042801D1082027E0606A7F +:20CD0000052801D10A2022E0606A062801D10C201DE0606A072804D1102018E056E21AE0CD +:20CD20009DE0606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E00E +:20CD4000606A0B2802D14FF4807000E001208149B1FBF0FB86E0FDF70FFA616A09B901215C +:20CD600038E0616A012901D1022133E0616A022901D104212EE0616A032901D1062129E0AA +:20CD8000616A042901D1082124E0616A052901D10A211FE0616A062901D10C211AE0616AE9 +:20CDA000072901D1102115E0616A082901D1202110E0616A092901D140210BE0616A0A2933 +:20CDC00001D1802106E0616A0B2902D14FF4807100E00121B0FBF1FB44E0606A08B901208B +:20CDE00038E0606A012801D1022033E0606A022801D104202EE0606A032801D1062029E033 +:20CE0000606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A72 +:20CE2000072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A28BC +:20CE400001D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0FB02E0012058 +:20CE6000009000BF00BFBBF1000F0AD0606800EB4000584503D860680003584502D2012047 +:20CE80000090F5E235B1022D74D0042D65D0082D6FD12CE1FDF74CF90646606A08B90122B7 +:20CEA00038E0606A012801D1022233E0606A022801D104222EE0606A032801D1062229E06C +:20CEC000606A042801D1082224E0606A052801D10A221FE0606A062801D10C221AE0606AAC +:20CEE000072801D1102215E0606A082801D1202210E0606A092801D140220BE0606A0A28F6 +:20CF000001D1802206E0606A0B2802D14FF4807200E001229446002330461946FAF70CFAE6 +:20CF20004FF4807200238C46A0FB021E0CFB02E200FB0323606840088C461CEB00070DE023 +:20CF400000800040F369FFCFFFF4FF1100380140880000580024F4000CE068E043F100010A +:20CF6000D4F804C0624600233846FAF7E5F981461EE11AE1606A08B9012238E0606A01288F +:20CF800001D1022233E0606A022801D104222EE0606A032801D1062229E0606A042801D1CE +:20CFA000082224E0606A052801D10A221FE0606A062801D10C221AE0606A072801D1102260 +:20CFC00015E0606A082801D1202210E0606A092801D140220BE0606A0A2801D1802206E0EE +:20CFE000606A0B2802D14FF4807200E0012294460023F7481946FAF79FF94FF480720023AD +:20D000008C46A0FB021E0CFB02E200FB0323606840088C461CEB000743F10001D4F804C0C2 +:20D02000624600233846FAF787F98146C0E0FDF7A3F80646606A08B9012238E0606A01283B +:20D0400001D1022233E0606A022801D104222EE0606A032801D1062229E0606A042801D10D +:20D06000082224E0606A052801D10A221FE0606A062801D10C221AE0606A072801D110229F +:20D0800015E0606A082801D1202210E0606A092801D140220BE0606A0A2801D1802206E02D +:20D0A000606A0B2802D14FF4807200E001229446002330461946FAF73FF94FF48073002215 +:20D0C0008C46A0FB031E0CFB03E300FB0233606840088C461CEB000743EB0201D4F804C0F4 +:20D0E000624600233846FAF727F9814660E0606A08B9012238E0606A012801D1022233E00D +:20D10000606A022801D104222EE0606A032801D1062229E0606A042801D1082224E0606A5D +:20D12000052801D10A221FE0606A062801D10C221AE0606A072801D1102215E0606A0828E7 +:20D1400001D1202210E0606A092801D140220BE0606A0A2801D1802206E0606A0B2802D18B +:20D160004FF4807200E00122944600234FF400401946FAF7E1F84FF4807300228C46A0FB09 +:20D18000031E0CFB03E300FB0233606840088C461CEB000743EB0201D4F804C062460023D5 +:20D1A0003846FAF7C9F8814602E00120009000BF00BFB9F5407F06D3B9F5801F03D2206877 +:20D1C000C0F80C9098E20120009095E2E069B0F5004F70D1012D06D0022D4FD0042D6BD01D +:20D1E000082D6AD1E1E0FCF7B5FF0646606A08B9012038E0606A012801D1022033E0606A83 +:20D20000022801D104202EE0606A032801D1062029E0606A042801D1082024E0606A0528FF +:20D2200001D10A201FE0606A062801D10C201AE0606A072801D1102015E0606A082801D147 +:20D24000202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF41F +:20D26000807000E00120B6FBF0F04000616800EB5100B0FBF1F01FFA80F9E5E0606A08B979 +:20D2800001203BE0606A012801D1022036E0606A022801D1042031E0606A032801D106206D +:20D2A0002CE0606A042801D1082027E0606A052804D10A2022E0DFE02CE0C2E0606A06280E +:20D2C00001D10C201AE0606A072801D1102015E0606A082801D1202010E0606A092801D19D +:20D2E00040200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001203449B1FB62 +:20D30000F0F04000616800EB5100B0FBF1F01FFA80F999E0FCF730FF0646606A08B9012037 +:20D3200038E0606A012801D1022033E0606A022801D104202EE0606A032801D1062029E0ED +:20D34000606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A2D +:20D36000072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A2877 +:20D3800001D1802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EB51005B +:20D3A000B0FBF1F01FFA80F94EE0606A08B901203AE0606A012801D1022035E0606A02286B +:20D3C00001D1042030E0606A032803D106202BE00024F400606A042801D1082024E0606A77 +:20D3E000052801D10A201FE0606A062801D10C201AE0606A072801D1102015E0606A08282B +:20D4000001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D1CE +:20D420004FF4807000E001204FF40041B1FBF0F04000616800EB5100B0FBF1F01FFA80F945 +:20D4400002E00120009000BF00BFB9F1100F10D3B9F5803F0DD24FF6F07009EA000001909A +:20D46000C9F3420101980843019001982168C86042E1012000903FE1012D06D0022D4ED0A9 +:20D48000042D6ED0082D6DD1DDE0FCF763FE0646606A08B9012038E0606A012801D10220A2 +:20D4A00033E0606A022801D104202EE0606A032801D1062029E0606A042801D1082024E077 +:20D4C000606A052801D10A201FE0606A062801D10C201AE0606A072801D1102015E0606AB0 +:20D4E000082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2891 +:20D5000002D14FF4807000E00120B6FBF0F0616800EB5100B0FBF1F01FFA80F9DFE0606AC7 +:20D5200008B901203AE0606A012801D1022035E0606A022801D1042030E0606A032801D132 +:20D5400006202BE0606A042801D1082026E0606A052801D10A2021E0606A062803D10C20B8 +:20D560001CE026E0B8E0606A072801D1102015E0606A082801D1202010E0606A092801D158 +:20D5800040200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001205C49B1FB97 +:20D5A000F0F0616800EB5100B0FBF1F01FFA80F995E0FCF7E1FD0646606A08B9012038E012 +:20D5C000606A012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A99 +:20D5E000042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A072826 +:20D6000001D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D131 +:20D62000802006E0606A0B2802D14FF4807000E00120B6FBF0F0616800EB5100B0FBF1F03E +:20D640001FFA80F94BE0606A08B9012038E0606A012801D1022033E0606A022801D1042065 +:20D660002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0C0 +:20D68000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606AE4 +:20D6A000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120C4 +:20D6C0004FF40041B1FBF0F0616800EB5100B0FBF1F01FFA80F902E00120009000BF00BF06 +:20D6E000B9F1100F06D3B9F5803F03D22068C0F80C9001E0012000900120A4F86A00A4F815 +:20D7000068000020E06620670098BDE8FC9F00000024F4002DE9F04104460D4617469846A5 +:20D72000069E4AE0701C002847D0FBF7E1FBA0EB0800B04200D8C6B92068006820F4D07062 +:20D74000216808602068806820F00100216888602020C4F88000C4F8840000BF002084F8CF +:20D760007C0000BF0320BDE8F0812068006800F0040010B32068C069C0F3C020E8B14FF46E +:20D780000060216808622068006820F4D070216808602068806820F00100216888602020CF +:20D7A000C4F88000C4F88400C4F8880000BF002084F87C0000BF0320D5E72068C06928401B +:20D7C000A84201D1012000E00020B842AAD00020C9E7000010B50248FDF7DAFD10BD000081 +:20D7E0001C02002000BFFEE737B514460846064B6A46214600F0FEF804466946002000F05C +:20D8000090FC20463EBD000023E1000802480068C0F30220704700000CED00E010B500280B +:20D8200004DB0A07130E054A135406E00A07140E034A00F00F031B1FD45410BD00E400E0C6 +:20D8400018ED00E0EFF31080704702E008C8121F08C1002AFAD170477047002001E001C1E8 +:20D86000121F002AFBD1704780F31088704700002DE9FF5F82B00021DDE90430020DDDF863 +:20D8800040B0034318D044F61050A2F2FF3242431514119801281FD0A5EB0B00401C5FEA5C +:20D8A000000A4FF000064E4FDFF83891B046504615D5CAF1000413E0119801244AA30128D0 +:20D8C00001D16FEA0B010298119AC0E90031C0E9024206B0BDE8F09FCBF10000DFE704464F +:20D8E0000021404A491842EB0450CDE9001012E0E00707D032463B4640464946F9F748FFE0 +:20D900008046894632463B4610461946F9F740FF06460F466410002CEAD1DDE90401DDE908 +:20D920000023BAF1000F06DAF9F732FF42464B46F9F72EFF05E0F9F76CFD42464B46F9F78C +:20D9400068FD04460E460022284BF9F7ABFF03D84FF0FF30014607E00022254B20463146AF +:20D96000F9F76FFEF9F786FF102409E0002C0ADB0A220023F9F7E0FC039B30321A55641E9B +:20D9800050EA0102F2D1641C039AC4F111031444119A012A03D0012208430DD10AE008431F +:20D9A00004D000204FF0110B119072E7A3EB0B056D1E0DE05B4504DD4FF0000205F101054A +:20D9C00004E003DA4FF00002A5F10105002AECD002981199C0E90231C0E9004579E7000055 +:20D9E000000014400000F03F300000000000F0430000E03F2DE9FF4F95B09B46894606467D +:20DA000000250FE2252877D100242746F84A0121059400E0044316F8013F203B01FA03F00F +:20DA20001042F7D130782A2811D06FF02F033078A0F13002092A16D8059A44F0020402EB0E +:20DA4000820203EB42021044761C0590EFE759F8042B0592002A03DA504244F400540590EE +:20DA600044F00204761C30782E2816D116F8010F44F004042A280DD06FF02F023078A0F1A3 +:20DA80003003092B09D807EB870302EB4303C718761CF3E759F8047B761C30786C280FD0C7 +:20DAA00006DC4C2817D068280DD06A2814D104E0742810D07A280FD10DE044F400140AE040 +:20DAC00044F4801401E044F440147278824202D104F58014761C761C307866280BD013DCDB +:20DAE000582877D009DC002875D04528F6D04628F4D047281AD19DE118E0632835D06428BC +:20DB000079D0652812D195E1702873D008DC6728F1D069286FD06E280DD06F2806D1B5E081 +:20DB200073282CD0752875D0782874D05A46179990476D1C75E1C4F30250022809D003284B +:20DB40000DD0D9F8001004280DD00D6009F1040967E1D9F80010EA17C1E90052F6E7D9F8B6 +:20DB600000100D80F2E70D70F0E719F8041B8DF8001000208DF80100EA46012003E059F8EB +:20DB800004AB4FF0FF3061074FF0000102D40DE008F101018846B9420FDA8045F8DB1AF8A6 +:20DBA00008100029F4D108E008F1010188468142FADB1AF808100029F6D105985B46A0EB33 +:20DBC000080721463846179A00F094FA284400EB080507E04DE029E10DE01AF8010B5A46F5 +:20DBE00017999047B8F10108F7D25B4621463846179A13E142E00A220092C4F302524FF0CE +:20DC0000000A022A08D059F804CB032A4FEAEC710AD00DE029E02AE009F1070121F007021D +:20DC2000F2E802C1914609E00FFA8CFC4FEAEC71042A03D14FFA8CFC4FEAEC71002907DAED +:20DC40000A460021DCF1000C61EB02012D2202E0220504D52B228DF80420012203E0E20715 +:20DC600001D02022F7E7904659E00A2102E010220DE010214FF0000A00910BE010224FF011 +:20DC8000000A44F004040827009203E008224FF0000A0092C4F30252022A05D059F804CB69 +:20DCA0000021032A08D009E009F1070121F00702F2E802C1914605E01FFA8CFC042A01D13F +:20DCC0000CF0FF0C4FF00008220728D5702806D0009B83F0100353EA0A0305D00EE04022D2 +:20DCE0008DF80420012208E05CEA010206D030228DF804208DF8050002229046009B83F0C4 +:20DD0000080353EA0A030AD15CEA010201D1620705D530228DF804204FF001087F1E582815 +:20DD200004D034A003900EA802900DE036A0F9E753466046009AF9F7FFFA84460398825CB8 +:20DD40000298401E029002705CEA0100F0D1029806A9081A00F1200A600702D524F480342F +:20DD600000E00127574502DDA7EB0A0000E0002000EB0A01009005984144401A0590E0030A +:20DD800006D45B462146179A059800F0B3F90544002706E001A85A46C05D179990476D1CEB +:20DDA0007F1C4745F6DBE0030CD55B462146179A059800F09FF9054404E030205A461799FC +:20DDC00090476D1C0099481E00900029F5DC08E0029802995A460078491C029117999047A6 +:20DDE0006D1CBAF10001AAF1010AF1DC65E100000928010030313233343536373839616233 +:20DE00006364656600000000303132333435363738394142434445460000000000F058F98D +:20DE20000544761C307800287FF4ECAD19B02846BDE8F08F620700D4062709F1070222F051 +:20DE4000070CFCE80223E14603F000485FEA080C02D00FF2702C0DE05FEA045C02D50FF20A +:20DE6000682C07E05FEAC47C02D00FF2602C01E0AFF2700C4FF0FF3823F00043CDF850C0A0 +:20DE800065280CD006DC452809D046281DD047283DD13DE0662818D067287ED138E000216F +:20DEA000112F01DB112000E0781CCDE9000106A90EA8FFF7DDFCDDE90F010E9A0391002183 +:20DEC000009207F1010A04914DE04FF000400097CDE9011006A90EA8FFF7CAFCDDE90F0216 +:20DEE00003920E9B11990022DDF80CA00093049211B9791C00EB010AB7EB0A0004D4C0F1E4 +:20DF0000FF3007F1010A0490AAEB0700019044E0012F00DA01270021112F01DD112000E068 +:20DF20003846CDE9000106A90EA8FFF7A1FCDDE90F010E9A0391002104910092BA46210732 +:20DF40000CD40399514500DA8A46BAF1010F05DD009AAAF10101515C302908D0B84202DA7D +:20DF600010F1040F06DA0121CDE9011015E0AAF10101E9E7002805DC049901440491AAEB4D +:20DF8000000102E0411C514500DD8A460499401A401C01904FF000400290200704D4019871 +:20DFA000504501DBCDF8048000208DF84F0002980DF14F07B0F1004F25D02B200E9002985D +:20DFC0004FF0020800280CDA404202902D200E9007E00A210298F9F7B1FA3031029007F8B2 +:20DFE000011DB8F10001A8F10108F2DC02980028EFD1791E0E980870307800F0200040F0CA +:20E00000450007F8020D12A8C01B00F107081498007800B1012000EB0A01019801EBE07156 +:20E0200005984144401A401E0590E00306D45B462146179A059800F05DF8054414980078AC +:20E0400018B15A46179990476D1CE00324D55B462146179A059800F04DF805441CE00498FF +:20E06000002807DBDDE90301884203DD0098405C179901E0179930205A469047049805F154 +:20E080000105401C04900198401E019004D12E205A46179990476D1CBAF10001AAF1010ADD +:20E0A000DDDC05E017F8010B5A46179990476D1CB8F10001A8F10108F4DC5B462146179A22 +:20E0C0000598ABE62D0000002B000000200000002DE9F041044600251E461746880404D4BF +:20E0E00005E039462020B0476D1C641EF9D52846BDE8F0812DE9F041044600251E46904638 +:20E10000C80301D5302700E02027880404D505E041463846B0476D1C641EF9D52846BDE8AE +:20E12000F0810A68531C0B60107070473EB5054600240BE04B4801F0D8FA4A4800783328E3 +:20E1400003D0052C01D100203EBD641C052C03DC444800783328EDD1022001F0AAFA032047 +:20E1600001F07DFB002001F08AFA002001F0C7FA002001F0DAFA012201A9202001F05EFB93 +:20E180009DF8040020F00100401C01909DF8040020F00200801C01909DF8040020F0040063 +:20E1A000001D01909DF8040020F0080008300190012201A9202001F068FB012001F0CBFAFF +:20E1C0009DF8000020F0100000909DF8000020F04000403000909DF8000020F020000090C0 +:20E1E0009DF8000020F0800000909DF8000020F0020000909DF8000020F0040000909DF865 +:20E20000000020F0010000909DF8000020F008000090684601F008FB012001F0EFFA9DF8EE +:20E22000080020F00200801C02909DF8080020F00800083002909DF8080020F020002030FA +:20E24000029002A801F09DFA042001F0BAFA032001F0A1FA05F0010008B100F005F80120C5 +:20E2600072E700005900002010B50449B1F900000B460122002100F0D5F910BD6000002070 +:20E2800010B5044604F0040010B1012000F0E2F804F0010010B1082000F0DCF804F0020033 +:20E2A00010B1032000F0D6F810BD10B5044604F0040018B10021012000F0DEF904F0010021 +:20E2C00018B10021082000F0D7F904F0020018B10021032000F0D0F910BD00002DE9F0419C +:20E2E000E7B04FF00108072400210D460E4621E000252E46002719E04FF0006101EB0431D1 +:20E3000001EB07204FF48072694600F027F8002008E01DF80010FF2902D16D1C46F1000609 +:20E32000411C88B2FF28F4DD781C87B2102FE3DB601CC4B24FF4805185EA0100304301D0CA +:20E34000C82CD5DB4FF0006000EB043002490860404667B0BDE8F0819800002018B5034627 +:20E3600000200024009406E01C58E4B200949DF800400C54401C9042F6D318BD10B5042057 +:20E38000FDF751FD0120FDF74EFD002211460B20FBF7BEFA0B20FBF7ABFA2A482A4948603E +:20E3A000002129488160C160016101214161042181610021017741770121016280F824101A +:20E3C00081620021C162016380F834104FF480518163002180F83C10001DFAF763F808B1F7 +:20E3E00000F054FB7F211848C0F8D8100421C0F8DC100021C0F8E01014481349C1F8CC006F +:20E4000006211148C0F8D0100421C0F8D41000F1CC01001DF9F79CFC08B100F037FB7F2145 +:20E420000948001DF9F736FC08B100F02FFB012207490548001DFAF787F908B100F026FB61 +:20E4400010BD000000000450A805002001000080AE02002010B586B004461422064901A80A +:20E46000F8F7AAFFADF804400022114601A800F01BF806B010BD00005C1F010870B5044680 +:20E4800004F0F0004FF0904101EB801504F00F020120904081B22846FAF71CFD08B101208C +:20E4A00070BD0020FCE70000F0B585B004460E461746207800F0F0004FF0904101EB80154E +:20E4C000207800F00F0101208840009060680190A0680290E068039020690490B5F1904FBB +:20E4E00003D10120FDF7C3FC21E04648854203D10220FDF7BCFC1AE04348854203D1042038 +:20E50000FDF7B5FC13E04148854203D10820FDF7AEFC0CE03E48854203D11020FDF7A7FCA5 +:20E5200005E03C48854202D18020FDF7A0FCF2B2009881B22846FAF7D5FC69462846FAF7FB +:20E54000F5FB35496068884207D034496068884203D033496068884252D1384600F0A4F8C7 +:20E56000207800F00F000A2840D2DFE800F0050E1720293233343536002211460620FBF701 +:20E58000C7F90620FBF7B4F939E0002211460720FBF7BEF90720FBF7ABF930E0002211464E +:20E5A0000820FBF7B5F90820FBF7A2F927E0002211460920FBF7ACF90920FBF799F91EE0F3 +:20E5C000002211460A20FBF7A3F90A20FBF790F915E000BF00BF00BF00BF002211461720C4 +:20E5E000FBF796F91720FBF783F908E0002211462820FBF78DF92820FBF77AF900BF00BFA9 +:20E6000005B0F0BD0004004800080048000C004800100048001C004800001110000021109A +:20E6200000003110F0B58DB005460E4617461C46104B0FCBCDE90B23CDE909010D4A1032E7 +:20E6400007CA06AB07C3142101A8F8F7D0FEADF8045009A850F82700029006A850F826000C +:20E66000039004B125802246002101A8FFF71CFF0DB0F0BD701F010830B585B004460D46B1 +:20E68000142208496846F8F797FEADF800400DB1012000E00020014600226846FFF704FFED +:20E6A00005B030BD481F010838B1816829B1017801F00F01014A42F821007047F0030020B2 +:20E6C00030B10021027802F00F02024B43F8221070470000F003002070B504460D4604F081 +:20E6E000F0004FF0904101EB80160DB1012000E00020024604F00F030120984081B23046C9 +:20E70000FAF7F0FB70BD000070B50446651EC5EBC50101EB4101034A02EB8101081DFAF788 +:20E7200062FC70BD9C0000202DE9F04105460E4617466C1EC4EBC40000EB4000404951F855 +:20E740002000C4EBC40101EB41013D4A02EB810148603C49C4EBC40000EB400002EB8000C9 +:20E7600081600021C4EBC40000EB400002EB8000C1600121C4EBC40000EB400002EB80003E +:20E7800001610021C4EBC40000EB400002EB80004161C4EBC40000EB400002EB800081615C +:20E7A000C4EBC40000EB400002EB8000C161C4EBC40000EB400002EB80000162C4EBC4004B +:20E7C00000EB400002EB80004162C4EBC40000EB4000114601EB8000A0F85060C4EBC400E2 +:20E7E00000EB400001EB8000A0F85270C4EBC40101EB410102EB8101081DFAF713FC08B139 +:20E8000000F044F9C4EBC40101EB41010C4A02EB8101081D0021FAF77DFB08B100F036F9DD +:20E82000C4EBC40101EB4101054A02EB8101081D0021FAF7A4FB08B100F028F9BDE8F081C2 +:20E840009C000020EC9C90102DE9F84304460D4616461F46DDF820803B46324629462046E2 +:20E86000CDF8008000F0EEFDBDE8F8832DE9F84305460E4617469846089C43463A46314609 +:20E880002846009400F010FE60B943463A4631462846009400F008FE10B90020BDE8F883DE +:20E8A0000120FBE70120F9E700BFEFF31081016072B67047016881F3108800BF70470000F7 +:20E8C00010B5012000F0EEFB044801F019F90120FFF71AFF012000F0CFFC10BD30040020FD +:20E8E00010B500F098FE03F053FA0320FFF7C8FC02F0B8FE00F001F810BD10B50120FDF778 +:20E90000A0FA0220FDF79DFA0420FDF79AFA0820FDF797FA1020FDF794FA8020FDF791FA86 +:20E9200010BD10B50120FDF7B0FA0220FDF7ADFA0420FDF7AAFA1020FDF7A7FA8020FDF7B4 +:20E94000A4FAF9F767FFF9F77DFFF9F76FFF10BD10B5FAF731FE00F039F9FFF7E2FF00F05E +:20E9600067FCFFF7BBFC00F0C9F80A220921012000F092FC052306220721012000F0D2FB8B +:20E98000074801F059F9064801F03AF900F034FAFFF7F4FC162217210120FFF7C5FE10BD58 +:20E9A0003004002010B500F03EFE03F0FDF90720FFF77BFC02F05EFE0120FFF7B7FB01205D +:20E9C00001F0CBF810BD000010B504460549064803F088F82146044803F034F9024803F088 +:20E9E00047F910BD01160108F004002010B572B600F004F800F038F862B610BD08B568468D +:20EA0000FFF752FF15480078012802D1FFF758FF03E0FFF765FFFFF753FF6846FFF74AFF1F +:20EA20004FF480300E49096881430D4A116000BF00BF0B49403109688143094A40321160E1 +:20EA400000BF04200749096821F007010143054A116000BF0120FAF7ADFF08BD9B010020F7 +:20EA6000900800588004005808B56846FFF71CFF00F05AF80448007808B900F06FF8684682 +:20EA8000FFF718FF08BD00009B01002008B56846FFF70AFF00BF0FA000F062F90FA000F026 +:20EAA0005FF9104910A000F05BF910A000F058F900BF00BF07A000F053F908A000F050F97E +:20EAC0000CA000F04DF909A000F04AF900BF00F051F800001B5B303B33316D004552524F96 +:20EAE000523A2000B41F010825730A001B5B306D0000000050414E49430000001CB502207B +:20EB000000904FF0011001906846FAF77BFF00B100BFFAF7E7FF002211460120FAF7F8FEA3 +:20EB20000120FAF7E5FE1CBD10B500F0D4F8162217210120FFF7F8FD0A220921012000F0A3 +:20EB4000ABFB052306220721012000F0EBFA024801F056F810BD00003004002010B500F042 +:20EB600062FD03F021F90320FFF79FFB02F082FD10BD000072B600BF00BF00BF00BF00BF55 +:20EB8000BFF34F8F00BF00BF00BF0A48006800F4E06009490843001D0649086000BF00BFCB +:20EBA00000BFBFF34F8F00BF00BF00BF00BF00BFFDE700000CED00E00000FA0510B5024880 +:20EBC00003F022F810BD0000F004002000B5B3B0482121A8F8F70BFC1C211AA8F8F707FC16 +:20EBE000502106A8F8F703FC142101A8F8F7FFFBFAF76EFF0020FDF711FA00BF2F48006826 +:20EC000020F4C06040F400702C4908600846006800F4C060009000BF00BF472021908801C6 +:20EC20002290012023900002249001202B904020259000202C9021A8FBF7F6FA08B1FFF771 +:20EC400025FF6F201A9002201B9000201C901D901E901F90209001211AA8FBF719F908B163 +:20EC6000FFF714FF43F60550069000200C904FF440300E90002013904FF48070169080013D +:20EC80001790022018901020199006A8FAF786FF08B1FFF7FBFE04200190022002900020D5 +:20ECA00003900490059001A94FF09040FAF73EF8012000F005F833B000BD000000040058AE +:20ECC00010B5044624B14FF00070FAF733FF01E0FAF712FF10BD08B56846FFF7E5FD00206B +:20ECE000FDF79CF900BF00BF4FF0B040006840F480304FF0B041086000BF00BF00BF4FF07E +:20ED0000B0400068C0F340400028F8D000BF4FF0B040006840F480704FF0B041086000BFA7 +:20ED200000BF4FF0B0400068C0F380200028F8D002204FF0B041896821F0030101434FF05F +:20ED4000B042916000BF00BF00BF4FF0B040806800F00C000828F7D16846FFF7ABFD08BD77 +:20ED60000FB408B503A800900099029803F040F80020009001B05DF814FB2DE9F04186B038 +:20ED8000064601A9684602F06FFD04460D46A00A40EA8558C4F30907384600F073F93080D2 +:20EDA000404606B0BDE8F0810320704738B500BF002000906846FFF7E0FF044604EB4400CB +:20EDC000C0EBC410BDF8001001EBC00038BD00000148406A704700000805002010B586B07C +:20EDE00001A9684602F040FD04460248406A201A06B010BD0805002000B587B0FDF796F8F6 +:20EE0000244825490860002048601F212248816040F2FF31C1600021016141618161C161B1 +:20EE2000FBF77EFE08B1FFF731FE00208DF8070001208DF805008DF806008DF804000022F9 +:20EE400001A91548FCF702F800208DF808008DF809008DF80A0003908DF80B0006900590A6 +:20EE6000002202A90C48FCF77DF80B48FBF730FD002201212920FAF74BFD2920FAF738FD62 +:20EE80004FF480710448FBF772FD00F013F807B000BD0000002800400805002070B504461E +:20EEA0008020A4FB005001467D2200232846F8F743FA70BD10B5054901F1140002F0D4FC18 +:20EEC0000249283948620846406A10BD300500202DE9F04387B004464FF00008C146002684 +:20EEE000002700251422554902A8F8F765FA53482838C06B019000F0ABF840F2FF310398B3 +:20EF0000081A1FFA80F8C4F3090040441FFA80F8A40A9DF8065003E04948241A681C85B263 +:20EF200047488442F8D29DF8087003E0A4F56164781C87B2B4F5616FF8D29DF8096002E074 +:20EF40003C3C701C86B23C2CFAD29DF80A0020441FFA80F907E0A8F580601FFA80F809F1BD +:20EF600001001FFA80F9B8F5806FF4D205E0A9F13C001FFA80F9701C86B2B9F13C0FF6D2CE +:20EF800004E0A6F13C0086B2781C87B23C2EF8D204E0A7F1180087B2681C85B2182FF8D2E8 +:20EFA0009DF80700C11700EB91718910A0EB810181B99DF80500401E2249085CA84219DA6C +:20EFC0009DF80500401E085C95FBF0F100FB115085B20FE09DF80500401E1B49085CA84238 +:20EFE00008DA9DF80500401E085C95FBF0F100FB115085B240F2FF30A0EB080013494860D7 +:20F000004FF02060886181F802904E700F7081F820509DF80B00C8700020C86148614FF40A +:20F02000807048620020C8600861002203482838FBF7FEFD07B0BDE8F083000030050020A7 +:20F0400080510100CE1F0108C21F01084805002010B54FF480710948FBF789FC0748006819 +:20F06000C06800F0800060F4C07004490968C8604FF400300249086010BD0000080500206E +:20F080000C08005810B501468B0AC1F309024FF47A7058434FF47A7412FB04F400EB942007 +:20F0A00010BD000070B50446651EC5EBC501034A02EB0111081DFCF711F870BD9C010020C4 +:20F0C00070B502460B46501E014600BFC1EBC104134D05EB041420688468C4F34004002C8A +:20F0E000F4D0C1EBC1050E4E06EB0515DCB22868047300BF00BFC1EBC104094D05EB041491 +:20F100002068846804F00104002CF4D0C1EBC10405EB04142068C468E4B2204670BD00003C +:20F120009C0100202DE9F04105460E46174698466C1EC4EBC4003D4901EB00100068C4EB5B +:20F14000C4013A4A02EB011148604FF48271C4EBC40002EB001081600021C4EBC40002EBB7 +:20F160000010C1604FF4E061C4EBC40002EB001001610021C4EBC40002EB00104161C4EB26 +:20F18000C40002EB001081614FF40071C4EBC40002EB0010C1611021C4EBC40002EB0010E5 +:20F1A00001620021C4EBC40002EB00104162C4EBC40002EB00108162C4EBC40002EB0010F5 +:20F1C000C1620721C4EBC40002EB00100163C4EBC400114601EB0010A0F86860C4EBC40077 +:20F1E00001EB0010A0F86A70C4EBC40001EB0010A0F86C80C4EBC40102EB0111081DFBF724 +:20F2000088FF08B1FFF742FCC4EBC400074901EB00104068006840F04000C4EBC401034A7A +:20F2200002EB011149680860BDE8F0819C0100201CB50E480E490860002048604FF4006191 +:20F240000B4881604FF6FF7141610021016241628162FAF771FA08B1FFF718FC002000904A +:20F2600001900448DDE9001206C01CBD007C0040700500201002002070B50446651E05EBD5 +:20F28000850101EB4511034A02EB8101081DFCF759F870BD180200202DE9F04105460E4634 +:20F2A00017466C1E04EB840000EB4410404951F8200004EB840101EB44113D4A02EB810118 +:20F2C00048604FF4612104EB840000EB441002EB80008160002104EB840000EB441002EB01 +:20F2E0008000C16004EB840000EB441002EB8000016104EB840000EB441002EB800041612B +:20F300000C2104EB840000EB441002EB80008161002104EB840000EB441002EB8000C1615D +:20F3200004EB840000EB441002EB8000016204EB840000EB441002EB8000416204EB840016 +:20F3400000EB441002EB8000C16204EB840000EB4410114601EB8000A0F8906004EB84006E +:20F3600000EB441001EB8000A0F8927004EB840101EB441102EB8101081DFCF70FF908B14B +:20F38000FFF784FB04EB840000EB4410084901EB80004068006840F0010004EB840101EBE8 +:20F3A0004411034A02EB810149680860BDE8F081180200202DE9F04104460D461646671E0E +:20F3C00007EB870101EB4711054A02EB8101081D6FF07F4332462946FCF7ACF9BDE8F081D6 +:20F3E0001802002010B50448FFF76AF90249B1F90000FFF72FF810BD7000002010B50446EB +:20F40000012C08D10849B1F900000B4602220121FFF708F907E00449B1F9000000231A46FC +:20F420000121FFF7FFF810BD7000002010B50446022000F013F901200149087010BD000083 +:20F440006C0000202DE9FE4F04460E4617461D46DDF830804FF00009CA46A4F1010B104889 +:20F46000007810B94FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB41010A4A02EB8101C5 +:20F48000CDE900580290081D53463A463146F9F72BFE08B94FF001094846BDE8FE8F000034 +:20F4A000980100209C0000202DE9FE4F04460E4617461D46DDF830804FF00009CA46A4F1A4 +:20F4C000010B1048007810B94FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB41010A4A70 +:20F4E00002EB8101CDE900580290081D53463A463146F9F7C9FE08B94FF001094846BDE854 +:20F50000FE8F0000980100209C00002010B50024104801F004F904466CB900BF0EA0FFF7E8 +:20F520001FFC0FA0FFF71CFC0FA0FFF719FC18A0FFF716FC0DE000BF17A0FFF711FC18A05B +:20F54000FFF70EFC18A0FFF70BFC11A0FFF708FC00BF10BD300400201B5B303B33326D00B8 +:20F56000494E464F203A2000232323232323203D3D3D3D3D204A4F494E494E47203D3D3DBD +:20F580003D202323232323230D0A0D0A000000001B5B306D000000001B5B303B33316D0049 +:20F5A0004552524F523A2000232323232323203D3D3D3D3D204A4F494E494E4720434D4422 +:20F5C000204552524F52203D3D3D3D202323232323230D0A0D0A00002DE9F04180460C46EE +:20F5E00015461E460027012E02D1032000F025F80DE0781CC7B2404600F030F86008F9F703 +:20F60000B9FA404600F019F86008F9F7B3FAAF42EFDBBDE8F08110B51520FEF71BFF44206D +:20F62000FEF718FF10BD10B501211520FFF724F801214420FFF720F810BD10B5044604F05F +:20F64000010018B101211520FFF746F804F0020018B101214420FFF73FF810BD10B5044607 +:20F6600004F0010018B100211520FFF735F804F0020018B100214420FFF72EF810BD38B539 +:20F68000044601226946232000F0D8F8054675B90CB9012000E000209DF8001060F3C7111C +:20F6A000009101226946232000F0EFF80546284638BD38B5054601226946202000F0BEF82F +:20F6C000044684B99DF8000020F00800083000909DF8000065F30710009001226946202088 +:20F6E00000F0D3F80446204638BD70B50446012221460F2000F0A2F80546284670BD38B525 +:20F700000546012269462E2000F098F8044654B99DF8000065F387100090012269462E2073 +:20F7200000F0B3F80446204638BD38B5054601226946232000F082F8044654B99DF80000E6 +:20F7400065F30510009001226946232000F09DF80446204638BD38B5054601226946212022 +:20F7600000F06CF8044654B99DF8000065F30200009001226946212000F087F8044620462D +:20F7800038BD70B5044601222146302000F07DF80546284670BD38B5054601226946332083 +:20F7A00000F04CF8044654B99DF8000065F30600009001226946332000F067F80446204617 +:20F7C00038BD38B5054601226946322000F036F8044654B99DF8000065F3060000900122BD +:20F7E0006946322000F051F80446204638BD00000121014A117070475800002038B50546D5 +:20F8000001226946242000F019F8044654B99DF8000065F3C300009001226946242000F034 +:20F8200034F80446204638BD70B5044601222146222000F02AF80546284670BDF8B50446CD +:20F840000D4616462B462246332101200096FEF7FBFF07460FB90120F8BD0020FCE738B54B +:20F860000546012269461F20FFF7E8FF044654B99DF8000065F387100090012269461F20D3 +:20F8800000F003F80446204638BDF8B504460D4616462B462246332101200096FEF7E6FF74 +:20F8A00007460FB90120F8BD0020FCE710B586B0002400211A4801F0F3F8044300BF19A01D +:20F8C000FFF74EFA19A0FFF74BFA00BF0121144801F0A6F904430121114800F035F8044303 +:20F8E000184A00210E4801F0A3F8044301208DF8000018208DF8010003208DF80200ADF8A9 +:20F9000014006946064801F034F9044301220221034801F04FF90443204606B010BD000077 +:20F92000300400201B5B306D00000000524547494F4E2020202020203A2045553836380D35 +:20F940000A0D0A00050000207CB505460C4606208DF8040045208DF805008DF8064000200A +:20F960000346032201A90090284600F049FE7CBD10B500BF06A0FFF7F3F907A0FFF7F0F96F +:20F980000748FFF7EDF907A0FFF7EAF900BF10BD1B5B303B33326D00494E464F203A2000D7 +:20F9A000482001081B5B306D0000000038B5002400BF35A0FFF7D4F935A0FFF7D1F936A0F0 +:20F9C000FFF7CEF93FA0FFF7CBF900BF69463F4800F0BEFC0446002C54D19DF8000001F011 +:20F9E00049FD9DF8000000F0010028B99DF8000000F00200022802D1FFF7BCF842E09DF875 +:20FA0000000000F00400042805D09DF8000000F01000102803D103202D49087032E09DF898 +:20FA2000000000F0080008280BD09DF8000000F08000802805D09DF8000000F02000202854 +:20FA400003D10220224908701CE09DF8000000F04000402803D103201D49087012E000BF1E +:20FA60001CA0FFF77DF91DA0FFF77AF99DF800101CA0FFF775F913A0FFF772F900BF03207D +:20FA80001349087038BD00001B5B303B33326D00494E464F203A2000232323232323203D15 +:20FAA0003D3D3D3D204C523131313020414C41524D203D3D3D3D202323232323230D0A0D1A +:20FAC0000A0000001B5B306D00000000300400201C0000201B5B303B33316D004552524F8F +:20FAE000523A2000556E6B6E6F77206D6F64656D207374617475732025640D0A0D0A00000B +:20FB000010B50446B4F9B0000021FEF7B5FDB4F9B2000021FEF7B0FDB4F9B4000021FEF718 +:20FB2000ABFDB4F934000121FEF7A6FDB4F900000121FEF7A1FDB4F9140000231A4619467D +:20FB4000FEF770FDB4F92800002301221946FEF769FD10BD01460520704710B50446012C42 +:20FB600008D10420FEF7A1FB02F03CF90120FFF745FC06E0FFF736FC02F02EF90420FEF738 +:20FB80007FFB10BD2DE9FC4106460D4600240027284601F041FE304600F0ACFC074617B120 +:20FBA0000620BDE8FC81304600F060F8044303208DF8000000208DF8010002208DF8020001 +:20FBC00003208DF804006946304601F09EF804430121304601F038F804430121304601F0FD +:20FBE000BFF8044601220021304601F075F8044301220221304601F06FF804432046D0E72D +:20FC000010B50446B4F900000121FEF735FDB4F934000121FEF730FDB4F9140000231A4676 +:20FC20001946FEF7FFFCB4F9280004F1280301220021FEF7F7FC10BD0021018004218186B9 +:20FC400014210185084A0263C062102181820622A0F8B2200722A0F8B0200522A0F8B42026 +:20FC60000121C0F8B81070471518010870B52DED048B04462046FFF76DFF4FF47A7100FBEC +:20FC800001F63046F7F734FC9FED080B53EC102BF7F7BFFBF7F739FC05462A4602212046B1 +:20FCA00001F072F8BDEC048B70BD000085EB51B81E853E40014800787047000091000020C1 +:20FCC00010B50446B4F92800FEF7D8FB08B1012010BD0020FCE70000014908707047000055 +:20FCE00091000020F0B503461846002613E00C7808270CE080EA040C0CF0010540100DB1C5 +:20FD000080F065006410A7F1010C0CF0FF07002FF0D1491C761C9642E9DBF0BD1CB50446A8 +:20FD200006208DF8040034208DF8050000200346022201A90090204600F062FC1CBD0000E2 +:20FD40002DE9F0470446884615461E46DDE9089700BF1CA0FFF704F81CA0FFF701F81D489D +:20FD600001680068401C1B4B18601BA0FEF7F8FF26A0FEF7F5FF00BF05F0030125A0FEF7B0 +:20FD8000EFFF314628A0FEF7EBFF5FB100BF1FA0FEF7E6FF29A0FEF7E3FF00BF3946484683 +:20FDA00001F09CFC214629A0FEF7DAFF41462CA0FEF7D6FF0220FFF751FC2F4801F058FF7B +:20FDC000BDE8F0871B5B303B33326D00494E464F203A2000240000200D0A23232323232381 +:20FDE000203D3D3D3D3D20444F574E4C494E4B204652414D4520256C75203D3D3D3D202324 +:20FE000023232323230D0A0D0A0000001B5B306D0000000052582057494E444F57202020F0 +:20FE20003A2025640D0A0000525820504F525420202020203A2025640D0A00005258204411 +:20FE400041544120202020203A2000005258205253534920202020203A2025640D0A00002D +:20FE6000525820534E522020202020203A2025640D0A0D0A00000000C00300202DE9F047C4 +:20FE8000ADF5826D06463046FFF71AFF00287CD0002400BF03A9304600F0B1F90446002C77 +:20FEA00074D19DF80C00082871D007DC08286FD2DFE800F01528344C5A97AEBC0D2868D05B +:20FEC00006DC0A2836D00B287ED00C2860D1D7E00E287AD00F2879D0FF28F7D108E19148BA +:20FEE000006870B18F480068006850B19DF80F209DF80E3002EB032290B28A4A126811681F +:20FF0000884702E18748006838B186480068406818B18449096848688047F6E081480068AC +:20FF200038B180480068806818B17E49096888688047EAE07B48006838B17A480068C068D8 +:20FF400018B178490968C8688047DEE07548006848B174480068006928B19DF80E00714A0F +:20FF6000126811698847D0E06E48006878B36D480068406958B39DF80E00403847B29DF84B +:20FF80000F0080004FFA80F804E0C7E0BEE05BE0BAE085E09DF810909DF811A0BDF80E046C +:20FFA000001FC5B2002006E00DF10E01021D8A5C0A54411CC8B2A842F6DB0DF10E00CDE9E1 +:20FFC00000055848006803E04AE079E084E007E053464A464146D0F814C03846E04700BFB3 +:20FFE00093E05048006890B14E480068806970B19DF80E00C0F301159DF80E0000F00F0730 +:020000040801F1 +:2000000048480068394682692846904700BF7CE04448006848B143480068C06928B19DF8A7 +:200020000E00404A1268D16988476EE03D48006848B13C480068006A28B19DF80E00394A1C +:200040001268116A884760E03648006838B135480068406A18B133490968486A804754E0DB +:200060003048006858B12F480068C06A38B1BDF80E142C480068C26A0DF10E00904744E0BF +:200080002848006858B127480068806A38B1BDF80E1424480068826A0DF10E00904734E047 +:2000A0002048006858B11F480068006B38B19DF80E501C480068016B2846884700BF24E019 +:2000C0001848006838B117480068406B18B115490968486B804718E01248006838B11148EF +:2000E0000068806B18B10F490968886B80470CE00C48006838B10B480068C06B18B10949CF +:200100000968C86B804700E000BF00BF3046FFF7D7FD10B1002C3FF4BDAE00BF0DF5826D9B +:20012000BDE8F0878C000020FEB505460C460020019006208DF8080005208DF8090004206C +:2001400001AB022202A90090284600F051F906469DF8040000069DF8051000EB01409DF896 +:20016000061000EB01209DF80710084420603046FEBD7FB505460C4600200190029006207A +:200180008DF80C0012208DF80D00082001AB022203A90090284600F02BF90646002004E004 +:2001A00001A9095C2154411CC8B20828F8DB304604B070BDFEB505460C4600200190062063 +:2001C0008DF8080044208DF80900042001AB022202A90090284600F00BF906469DF804002A +:2001E00000069DF8051000EB01409DF8061000EB01209DF80710084420603046FEBDFEB510 +:2002000006460C4601A9304600F02DF80546BDF80400022825DB25BB06208DF8080000202A +:200220008DF80900BDF80400A31C022202A90090304600F0DDF80546A0782070E078607003 +:20024000BDF80400801EA4F80204002005E0A11C821C8A5C0A54411C88B2B4F802148142E5 +:20026000F5DC2846FEBDFEB505460C460020019006208DF8080033208DF80900022001AB21 +:20028000024602A90090284600F0B2F806469DF805009DF8041000EB012020803046FEBD67 +:2002A0007FB505460C4600200190029006208DF80C0010208DF80D00082001AB022203A90D +:2002C0000090284600F094F80646002004E001A9095C2154411CC8B20828F8DB304604B0CC +:2002E00070BD7CB505460C4606208DF8040028208DF8050001202346022201A9009028462C +:2003000000F076F87CBDFEB505460C460020019006208DF808000E208DF80900042001AB06 +:20032000022202A90090284600F062F806469DF8040000069DF8051000EB01409DF806103A +:2003400000EB01209DF80710084420603046FEBD7CB505460C4606208DF804000B208DF8BB +:20036000050001202346022201A90090284600F03FF87CBD70B586B005460C460020029018 +:200380000390049006208DF8140001208DF815000A2002AB022205A90090284600F028F805 +:2003A00006469DF8080000069DF8091000EB01409DF80A1000EB01209DF80B10084420603D +:2003C0009DF80C0020719DF80D0000049DF80E1000EB01209DF80F100844A0609DF81100E0 +:2003E0009DF8101000EB0120A081304606B070BD2DE9F84F0446884691461D46DDF828A076 +:20040000204600F0E5F8002871D100268346B4F934000021FEF760F9002707E018F80710CB +:20042000D4F8B800FEF74CFE781C87B24F45F5DB4A464146FF20FFF755FC06463146D4F8BC +:20044000B800FEF73DFEB4F934000121FEF744F94FF47A71204600F087F810B1FF20BDE8F7 +:20046000F88FB4F934000021FEF736F90021D4F8B800FEF725FEC0B200909DF8000058B96A +:20048000002707E00021D4F8B800FEF719FEE855781C87B25745F5DB0021D4F8B800FEF78D +:2004A0000FFE00F0FF0BB4F934000121FEF714F901226946FF20FFF715FC06469DF8000057 +:2004C00028B9524629463046FFF70CFC06465E4501D00F2000904FF47A71204600F05EF867 +:2004E00008B1FF20BBE79DF80000B8E7FFE7FF20B5E7000010B504460020FFF7EDFB174940 +:20050000174801F0EFFA40F6B831154801F09AFB134801F0ADFB002012490870B4F900000C +:200520000021FEF7D9F80120F8F724FBB4F900000121FEF7D1F802E02046FFF79FFCFFF749 +:20054000B9FB18B9074800780028F5D005480078012800D110BD0020FCE70000F5150108C0 +:20056000D8030020900000202DE9F04104460D46FEF71CFC0646002708E0FEF717FC07462F +:20058000B81BA84202DD0120BDE8F081B4F91400FDF774FF0028F0D00020F5E72DE9F04135 +:2005A00004460D46FEF702FC0646002708E0FEF7FDFB0746B81BA84202DD0120BDE8F08143 +:2005C000B4F91400FDF75AFF0128F0D00020F5E710B504464FF47A712046FFF7C5FF48B9CA +:2005E000B4F934000021FEF777F8B4F934000121FEF772F84FF47A712046FFF7CFFF10BD0E +:200600002DE9F84F04460D4691461E46DDF828A02046FFF7DDFF00287FD100278346B4F9BB +:2006200034000021FEF758F8B84609E015F80810D4F8B800FEF744FD08F101001FFA80F8CF +:20064000C845F3DB4FF0000809E016F80810D4F8B800FEF735FD08F101001FFA80F8D0451E +:20066000F3DB4A462946FF20FFF73CFB0746524631463846FFF736FB07463946D4F8B80010 +:20068000FEF71EFDB4F934000121FEF725F84FF47A712046FFF768FF10B1FF20BDE8F88F38 +:2006A000B4F934000021FEF717F80021D4F8B800FEF706FDC0B200900021D4F8B800FEF7FB +:2006C000FFFC00F0FF0B01226946FF20FFF70AFB0746B4F934000121FDF7FEFF5F4501D083 +:2006E0000F2000906878297840EA012040F2026188420FD06878297840EA0120B0F58C7FB5 +:2007000008D04FF47A712046FFF748FF10B1FF20C4E702E09DF80000C0E7FF20BEE71CB5F2 +:20072000044606208DF8040025208DF8050000200346022201A900902046FFF761FF1CBD95 +:2007400010B500BF06A0FEF70BFB07A0FEF708FB07A0FEF705FB11A0FEF702FB00BF10BD0A +:200760001B5B303B33326D00494E464F203A2000232323232323203D3D3D3D3D204A4F49FB +:200780004E4544204641494C203D3D3D3D202323232323230D0A0D0A000000001B5B306DFF +:2007A0000000000010B504466CB900BF0DA0FEF7D7FA0EA0FEF7D4FA0EA0FEF7D1FA18A03C +:2007C000FEF7CEFA0DE000BF06A0FEF7C9FA07A0FEF7C6FA14A0FEF7C3FA11A0FEF7C0FA30 +:2007E00000BF10BD1B5B303B33326D00494E464F203A2000232323232323203D3D3D3D3DF1 +:20080000204D4F44454D20554E4D55544544203D3D3D3D202323232323230D0A0D0A0000D0 +:200820001B5B306D00000000232323232323203D3D3D3D3D204D4F44454D204D5554454451 +:20084000203D3D3D3D202323232323230D0A0D0A0000000010B500BF06A0FEF781FA07A023 +:20086000FEF77EFA07A0FEF77BFA0FA0FEF778FA00BF10BD1B5B303B33326D00494E464F79 +:20088000203A2000232323232323203D3D3D3D3D204A4F494E4544203D3D3D3D2023232345 +:2008A0002323230D0A0D0A001B5B306D0000000010B500BF06A0FEF753FA07A0FEF750FA3C +:2008C00007A0FEF74DFA11A0FEF74AFA00BF10BD1B5B303B33326D00494E464F203A200066 +:2008E000232323232323203D3D3D3D3D204E4557204C494E4B20414452203D3D3D3D20232F +:2009000023232323230D0A0D0A0000001B5B306D0000000010B500BF06A0FEF721FA07A006 +:20092000FEF71EFA07A0FEF71BFA10A0FEF718FA00BF10BD1B5B303B33326D00494E464FD7 +:20094000203A2000232323232323203D3D3D3D3D204E4F204556454E54203D3D3D3D202344 +:2009600023232323230D0A0D0A0000001B5B306D000000002DE9FC4106460C4615461F46D6 +:20098000DDF8208006208DF8040029208DF805008DF806408DF807503B46042201A93046F2 +:2009A000CDF80080FFF72CFEBDE8FC8110B5044600BF0CA0FEF7D4F90CA0FEF7D1F92146A2 +:2009C0000CA0FEF7CDF918A0FEF7CAF900BFFFF771F910B1FEF7CEF802E00120FFF77CF937 +:2009E00010BD00001B5B303B33326D00494E464F203A2000232323232323203D3D3D3D3DAE +:200A0000204C5231313130204D4F44454D20524553455420256C75203D3D3D3D202323235D +:200A20002323230D0A0D0A001B5B306D000000002DE9FC4106460C461546002706208DF8EE +:200A400004001C208DF805008DF80640032C00D110272B46032201A930460097FFF7D0FDBA +:200A6000BDE8FC813EB505460C4606208DF804000C208DF80500200E8DF80600200C8DF8F5 +:200A80000700200A8DF80800E0B28DF8090000200346062201A900902846FFF7B1FD3EBDA0 +:200AA0007CB505460C4606208DF8040016208DF805008DF8064000200346032201A9009066 +:200AC0002846FFF79DFD7CBD10B5044600BF07A0FEF746F907A0FEF743F9214607A0FEF75B +:200AE0003FF913A0FEF73CF900BF10BD1B5B303B33326D00494E464F203A20002323232370 +:200B00002323203D3D3D3D3D204D4F44454D2053455420434F4E462025303258203D3D3D84 +:200B20003D202323232323230D0A0D0A000000001B5B306D000000007FB505460C4606204E +:200B40008DF8040013208DF80500002005E0225C811C01AB5A54411CC8B20828F7DB0020DC +:200B600003460A2201A900902846FFF749FD04B070BD30B587B005460C4606208DF80400D3 +:200B800022208DF80500002005E0225C811C01AB5A54411CC8B2A18A8142F6DC00200090C8 +:200BA000A08A801C82B2002301A92846FFF728FD07B030BD7CB506460C46154606208DF86C +:200BC000040020208DF80500284664F39F10C0B28DF8060000200346032201A90090304698 +:200BE000FFF70EFD7CBD7FB505460C4606208DF8040011208DF80500002005E0225C811C60 +:200C000001AB5A54411CC8B20828F7DB002003460A2201A900902846FFF7F2FC04B070BD9F +:200C20007CB505460C4606208DF8040019208DF805008DF8064000200346032201A90090E1 +:200C40002846FFF7DDFC7CBD7CB505460C4606208DF8040036208DF805008DF806400020D6 +:200C60000346032201A900902846FFF7C9FC7CBD10B500BF06A0FEF773F807A0FEF770F8DC +:200C800007A0FEF76DF812A0FEF76AF800BF10BD1B5B303B33326D00494E464F203A200065 +:200CA000232323232323203D3D3D3D3D2053545245414D20444F4E45206E62202564203DE9 +:200CC0003D3D3D202323232323230D0A0D0A00001B5B306D000000002DE9FC4106460C4639 +:200CE000154644EA850701208DF8040016208DF805008DF8067000200346032201A90090B2 +:200D00003046FFF77DFCBDE8FC817FB505460C4601208DF8040012208DF8050020788DF878 +:200D2000060060788DF80700A0788DF80800E0788DF8090020798DF80A0060798DF80B002D +:200D4000A0798DF80C00E0798DF80D00002003460A2201A900902846FFF752FC04B070BD9C +:200D60007CB505460C4601208DF8040010208DF805008DF8064000200346032201A90090AE +:200D80002846FFF73DFC7CBDFEB506460D46144601208DF8040017208DF805008DF806508B +:200DA000200C8DF80700200A8DF80800E0B28DF8090000200346062201A900903046FFF76D +:200DC0001FFCFEBD10B5044600BF10A0FDF7C8FF10A0FDF7C5FF11A0FDF7C2FF1FA0FDF783 +:200DE000BFFF00BF012C07D100BF1CA0FDF7B8FF1CA0FDF7B5FF07E000BF18A0FDF7B0FFE6 +:200E000020A0FDF7ADFF00BF10BD00001B5B303B33326D00494E464F203A20002323232301 +:200E20002323203D3D3D3D3D204150504C49434154494F4E204C4159455220434C4F434B9E +:200E40002053594E43204556454E54203D3D3D3D202323232323230D0A0D0A001B5B306D4C +:200E600000000000434C4F434B2053594E432053544154452053594E4348524F4E495A458C +:200E8000440D0A00434C4F434B2053594E4320535441544520444553594E4348524F4E4927 +:200EA0005A45440D0A00000010B50446032C5DD000BF36A0FDF754FF36A0FDF751FF374858 +:200EC00001680068401C354B186035A0FDF748FF3FA0FDF745FF00BF00BF3DA0FDF740FF38 +:200EE0003DA0FDF73DFF00BF4048017840A0FDF737FF44480078002831D000BF34A0FDF767 +:200F00002FFF41A0FDF72CFF00BF4348007848B1022C01D141A000E041A0014642A0FDF729 +:200F20001FFF07E000BF2AA0FDF71AFF43A0FDF717FF00BF00BF26A0FDF712FF32A0FDF71A +:200F40000FFF00BF2F480178404800F0C7FB00BF1FA0FDF705FF2AA0FDF702FF00BF012085 +:200F6000FEF77CFB3A4800F083FE0DE000BF39A0FDF7F6FE39A0FDF7F3FE3AA0FDF7F0FE2B +:200F800013A0FDF7EDFE00BF10BD00001B5B303B33326D00494E464F203A2000200000209A +:200FA000232323232323203D3D3D3D3D2055504C494E4B204652414D4520256C75203D3DD0 +:200FC0003D3D202323232323230D0A0D0A0000001B5B306D00000000434C4153532020208E +:200FE000202020203A20410D0A00000004000020545820504F525420202020203A20256407 +:201000000D0A0000150000205458204441544120202020203A2000001600002041434B009F +:201020004E41434B00000000434F4E4649524D4544202D2025730D0A00000000554E434FAB +:201040004E4649524D45440D0A000000B4020020A80300201B5B303B33316D004552524FE9 +:20106000523A2000232323232323203D3D3D3D3D205458204552524F52203D3D3D3D2023D4 +:2010800023232323230D0A0D0A0000009EB000201D90069007908DA103C9CDE90401002056 +:2010A0000090019002900390FDF752FCFDF77AFC0123022264210320FEF78EFA00BF85A0ED +:2010C000FDF74EFE85A0FDF74BFE00BF00BF84A0FDF746FE84A0FDF743FE8548FDF740FE3C +:2010E0007CA0FDF73DFE00BF8248099082480A9082480B9082480C9082480D9082480E9085 +:201100008248109082481190824812908248159082481690824817908248189009A9824850 +:20112000FEF730FD68B100BF80A0FDF719FE81A0FDF716FE81A0FDF713FE66A0FDF710FE33 +:2011400000BF19A97848FFF715F900BF64A0FDF707FE65A0FDF704FE85A0FDF701FE5DA07E +:20116000FDF7FEFD00BFBDF870108EA0FDF7F8FD92A01B99FDF7F4FD96A01999FDF7F0FDE1 +:2011800006A96948FEF7F5FF1D9004A96648FFF787F81D90FEF78AFB68B100BF63A0FDF793 +:2011A000DFFD64A0FDF7DCFD90A0FDF7D9FD49A0FDF7D6FD00BF49F64040FDF705FC974985 +:2011C000974800F08FFC1921954800F03BFD9549954800F087FC1921934800F033FD74E0BF +:2011E0005148006B10B15048FEF748FE8F480078052865D2DFE800F003283448610000BF26 +:2012000037A0FDF7ADFD38A0FDF7AAFD88A0FDF7A7FD30A0FDF7A4FD00BF06A94248FFF7D3 +:201220008BFC1D9004A94048FFF7DDFC1D903E48FEF774FD1D9008A93B48FFF764F81D90FD +:2012400001207A4908703FE06A4604A906A8089B00F06CFAFEF75AF903207449087033E05C +:2012600004237F4A7F498048007800F00DFA7F4803787B4802787B497B48007800F060FBB6 +:2012800003206A4908701FE0FDF798FC0420674908704FF47A71484200F0D8FA44F62061F8 +:2012A00008444FF47A7190FBF1F071490860084601681D48FFF7D6FB06E0FDF797FB03E0F4 +:2012C00000205A49087000BF00BF89E70016C001FFFE00011B5B306D000000000D0A0000E6 +:2012E0001B5B303B33326D00494E464F203A20008C200108AD090108ADF90008550801080D +:2013000041070108A90E010841FD0008C90A0108A5070108710C0108C50D010871F9000812 +:20132000B108010815090108300400201B5B303B33316D004552524F523A2000232323234E +:201340002323203D3D3D3D3D204C523131313020424F41524420494E4954204641494C203D +:201360003D3D3D3D202323232323230D0A0D0A00232323232323203D3D3D3D3D204C523147 +:20138000313130204D4F44454D2056455253494F4E203D3D3D3D202323232323230D0A0DB9 +:2013A0000A0000004C4F524157414E20202020203A2025233034580D0A0000004649524DCC +:2013C00057415245202020203A2025233032580D0A000000424F4F544C4F414445522020C0 +:2013E0003A2025233032580D0A000000232323232323203D3D3D3D3D204C4F524157414E23 +:2014000020494E4954204552524F52203D3D3D3D202323232323230D0A0D0A00DD1501089F +:20142000A8030020C5150108C00300201C000020232323232323203D3D3D3D3D204C5231CD +:20144000313130204D4F44454D20494E4954203D3D3D3D202323232323230D0A0D0A0000E0 +:2014600015000020B402002004000020160000201800002010B5044600BF37A0FDF770FCCA +:2014800037A0FDF76DFC00BF04F0010038B100BF31A0FDF765FC36A0FDF762FC00BF04F0BB +:2014A0000200022807D100BF2BA0FDF759FC33A0FDF756FC00BF04F00400042807D100BFC2 +:2014C00025A0FDF74DFC2FA0FDF74AFC00BF04F00800082807D100BF1FA0FDF741FC2BA0C4 +:2014E000FDF73EFC00BF04F01000102807D100BF19A0FDF735FC27A0FDF732FC00BF04F0B2 +:201500002000202807D100BF13A0FDF729FC24A0FDF726FC00BF04F04000402807D100BF34 +:201520000DA0FDF71DFC20A0FDF71AFC00BF04F08000802807D100BF07A0FDF711FC1DA050 +:20154000FDF70EFC00BF00BF03A0FDF709FC1BA0FDF706FC00BF10BD1B5B306D0000000023 +:201560004D6F64656D20737461747573203A200042524F574E4F5554200000004352415372 +:20158000482000004D555445200000004A4F494E4544200053555350454E4420000000006D +:2015A00055504C4F414420004A4F494E494E47200000000053545245414D20000D0A0D0AFE +:2015C0000000000010B50446034800F089FB0220FEF733F810BD0000C003002010B504463C +:2015E000034800F07DFB0120FEF727F810BD0000A80300200121014A117070479000002016 +:2016000000BF07A0FDF7ACFB07A0FDF7A9FB08A0FDF7A6FB11A0FDF7A3FB00BFFDF7AAFAB3 +:201620001B5B303B33326D00494E464F203A2000232323232323203D3D3D3D3D2057415422 +:201640004348444F47205245534554203D3D3D3D202323232323230D0A0D0A001B5B306D3B +:201660000000000010B50F20FCF7F4FE1820FCF7F1FE10BD10B501210F20FCF7FDFF012183 +:201680001820FCF7F9FF10BD2DE9F84305460C4616461F46022D1AD14FF00008002000909A +:2016A00069460D48FEF740FD8046042F01DABDE8F88304203070009820700098000A6070A2 +:2016C0000098000CA0700098000EE07000E000BF00BF00BFEBE70000300400202DE9F041D6 +:2016E00005460E460027002413E01FB10CA0FDF737FB0027295D0BA0FDF732FB601CC1179E +:2017000000EB11710911A0EB011101B90127601CC4B2B442E9DB02A0FDF722FBBDE8F0814E +:201720000D0A000025303258200000002DE9F04104460D4690461F46217816A0FDF710FB26 +:20174000012604E0A15D18A0FDF70AFB761C082EF8DB17A0FDF704FB297816A0FDF700FB44 +:20176000012604E0A95D10A0FDF7FAFA761C082EF8DB0FA0FDF7F4FA00BF13A0FDF7F0FA44 +:2017800013A0FDF7EDFA00BF39461CA0FDF7E8FABDE8F081446576457569202020202020D3 +:2017A0003A202530325800002D253032580000000D0A0000417070457569202020202020C9 +:2017C0003A202530325800001B5B306D000000004170704B65792020202020203A205365A1 +:2017E0006D74656368206A6F696E2073657276657220757365640D0A0000000050696E2022 +:2018000020202020202020203A20253038580D0A0D0A00007047000001490860704700003B +:201820008C000020074800680749484343F239010844044908606FF00041B0FBF1F201FBD0 +:2018400012007047940000206D4EC64110B503460C46FFF7E7FFE11A491C90FBF1F201FB43 +:201860001200184410BD00002DE9F84304460E4600BF00BF2D4800680090002221462C4856 +:20188000F9F7F8F8002231462948F9F719F92748006800998842EDD1E07840F2B55110FBC9 +:2018A00001F0C01C8508E078C11700EB91718910A0EB810109B91F4900E01F4989466178F1 +:2018C000491E01EB4102C2EB8111481C00EBD0714A106178491E490029FA01F101F00301B6 +:2018E000511A0D44A078401E054414484543B0787178C1EB011100EB81003178C1EB4112A6 +:20190000C2EB012100EB011005440021890241EA9551AB0240F2FF327068101A1F1841F17B +:20192000000841463846BDE8F8830000282800400805002050554400A0AA9900805101001F +:201940002DE9FE4305460E4614461F464FF0000801A92F48FEF72EFC0198002846D102A9C8 +:201960002B48FEF7BEFC9DF80800844211DD00BF28A0FDF7F5F929A0FDF7F2F900BF002004 +:2019800003463A46294600902148FEF7F3FF804607E033463A4629461D480094FEF7EAFF43 +:2019A0008046B8F1000F10D100BF26A0FDF7D8F926A0FDF7D5F927A0FDF7D2F915A0FDF7C7 +:2019C000CFF900BF0120BDE8FE8300BF29A0FDF7C7F92AA0FDF7C4F941462A48FDF7C0F9DC +:2019E0000CA0FDF7BDF900BF0020ECE700BF15A0FDF7B6F915A0FDF7B3F923A00199FDF722 +:201A0000AFF904A0FDF7ACF900BF0020DBE70000300400201B5B306D000000000D0A204161 +:201A200050502044415441203E204D4158205041594C4F414420415641494C41424C45207D +:201A40000D0A00001B5B303B33326D00494E464F203A20004C5231313130204D4F44454D23 +:201A60002052455155455354205458200D0A0D0A000000001B5B303B33316D004552524F19 +:201A8000523A20000420010844555459204359434C452C204E4558542055504C494E4B20F9 +:201AA0004156414941424C4520696E202564206D696C6C697365636F6E6473200D0A0D0ADD +:201AC0000000000002460648016804E0914201D10120704749690029F8D10020F9E7000002 +:201AE0000C02002000220260426002724272C160026142617047000070B504460548056863 +:201B00000DB100206872656102480460006800F084F870BD0C02002010B50B4B19681B684B +:201B20005A6909E003681468A34202D91146526902E04861426110BD4B69002BF2D14861FA +:201B4000436100BFF7E700000C0200202DE9F041FDF73EF90746FDF7ADF98046A8EB070657 +:201B60002848006880B1274804680AE065692868B04203D92868801B286001E0002028602F +:201B8000646960690028F1D11E48006880B11D480468006840691B4908600020207200BFA7 +:201BA000E06808B900BFFEE7D4E90310884700BF10E014480468006840691249086000206E +:201BC000207200BFE06808B900BFFEE7D4E90310884700BF0B48006830B1FDF7FFF80949D0 +:201BE000096809688842E4D80648006838B105480068407A18B90348006800F00EF8BDE850 +:201C0000F08100000C02002010B50446204600F067F8204600F02CF810BD70B50446FDF7B7 +:201C2000C3F8054601206072FDF7D8F828442168884203D9FDF7D2F8284420602068FDF726 +:201C400047F970BD2DE9F04104460E4600273046FDF724F90546204600F042F8FDF7A4F819 +:201C60000746BD4200D23D4625606560BDE8F08138B5044600256846FCF716FE1CB120461F +:201C8000FFF720FF18B16846FCF714FE38BD6068206001202072002060721048006828B930 +:201CA000FDF708F92046FFF727FF12E0FDF796F805462068284420600849206809680968BF +:201CC000884203D22046FFF717FF02E02046FFF723FF6846FCF7EEFD00BFD7E70C0200205C +:201CE000F8B505466846FCF7DFFD284806680468006800B11DB96846FCF7DCFDF8BD0020E7 +:201D0000287222480068A8422AD120480068407A012817D100201D49096848721B4800685B +:201D2000406948B11948006840691849086008460068FFF772FF23E0FDF78AF900201349B3 +:201D400008601DE011480068406928B10F48006840690E49086013E000200C4908600FE0F5 +:201D60000BE0AC4207D1606910B16469746101E00024746103E026466469002CF1D100BFE3 +:201D80006846FCF797FD00BFB8E700000C02002010B50448FCF794FC0249B1F90000FCF706 +:201DA00059FB10BD8000002010B50449B1F900000B4601220221FCF735FC10BD800000207E +:201DC00010B504460220FDF749FC01200149087010BD00007C00002010B500210120FCF753 +:201DE0007BFC10BD10B501210846FCF775FC10BD33B5C1B00446214601A8429AFBF7F4FCC8 +:201E0000002808DD01A8F5F7FDFA85B22A4601A90120FDF7CFFA43B030BD00001200000008 +:201E2000240000003600000040000000060000000C000000100000000000000001000000E5 +:201E400002000000030000000100000003000000050000000100000001000000060000006C +:201E60000A000000200000000200000004000000080000001000000040000000800000005A +:201E800000010000000200000000000000000000000000000000000001000000020000003C +:201EA0000300000004000000A0860100400D0300801A060000350C0040420F0080841E0010 +:201EC00000093D0000127A000024F40000366E010048E801006CDC020000000000000000F8 +:201EE0000000000000000000010000000300000002000000020000000100000002000000D7 +:201F0000020000000600000004000000030000000200000004000000040000000C0000009C +:201F200008000000060000000400000008000000040000000C000000080000000600000069 +:201F4000040000000800000000000000010000000000000000000000000000000000000074 +:201F60000300000000000000000000000000000000000000000011100000211000003110CB +:201F8000000000000100000002000000000000001200000000000000030000000400000025 +:201FA000000000001200000000000000030000000400000068616C5F6D63755F70616E6928 +:201FC00063001F1C1F1E1F1E1F1F1E1F1E1F1F1D1F1E1F1E1F1F1E1F1E1F000000000000C3 +:201FE0000200000000000000020000000500000000000000020000000000000002000000D4 +:20200000070000004C5231313130204D4F44454D2052455155455354205458204552524F59 +:202020005220434D442C206D6F64656D5F726573706F6E73655F636F6465203A2025642011 +:202040000D0A0D0A00000000232323232323203D3D3D3D3D20414452204841532053574929 +:2020600054434845442046524F4D204D4F42494C4520544F20535441544943203D3D3D3D0D +:20208000202323232323230D0A0D0A00232323232323203D3D3D3D3D204C5231313130205C +:2020A0004D6F64656D20436C617373412064656D6F206170706C69636174696F6E203D3DC4 +:2020C0003D3D202323232323230D0A0D0A0000004471000804000020B00200001C79000836 +:2020E000A071000800000320D80000004AD80008A0710008B4020020DC1300005AD800088A +:04210000298A449450 +:040000050800013DB1 +:00000001FF diff --git a/hex_merged/lr1110_modem_loramac_US915.hex b/hex_merged/lr1110_modem_loramac_US915.hex new file mode 100644 index 0000000..edac9ce --- /dev/null +++ b/hex_merged/lr1110_modem_loramac_US915.hex @@ -0,0 +1,2311 @@ +:020000040800F2 +:20000000C82300205101000875280008A12400085D0100085F0100086101000800000000D1 +:20002000000000000000000000000000D1310008F90A000800000000AB2C00083932000859 +:200040006B0100086B0100086B010008EB2C00086B0100086B0100086B0100086B01000855 +:200060006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008E0 +:200080006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008C0 +:2000A0006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008A0 +:2000C0006B0100086B0100086B0100086B0100089F4400086B0100086B0100086B01000809 +:2000E0006B0100086B0100086B0100086B010008A7240008AF2400086B0100086B0100089A +:200100006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B0100083F +:200120006B0100086B010008570A00086B0100086B0100086B0100086B010008DFF80CD0EB +:2001400000F096F800480047D9520008C82300200648804706480047FEE7FEE7FEE7FEE716 +:20016000FEE7FEE7FEE7FEE7FEE7FEE7913200083D0100082DE9F05F0546002092469B4687 +:2001800088460646814640241BE0284641464746224600F05CF853465A46C01A914110D329 +:2001A00011461846224600F043F82D1A67EB01084F4622460120002100F03AF817EB0009E9 +:2001C0004E41201EA4F10104DFDC484631462A464346BDE8F09F10B540EA01040346A407E3 +:2001E00003D009E010C9121F10C3042AFAD203E011F8014B03F8014B521EF9D210BDD2B261 +:2002000001E000F8012B491EFBD270470022F6E710B513460A4604461946FFF7F0FF20468D +:2002200010BD421C10F8011B0029FBD1801A7047202A04DB203A00FA02F100207047914011 +:20024000C2F1200320FA03F3194390407047202A04DB203A21FA02F00021704721FA02F35D +:20026000D040C2F1200291400843194670470000064C074D06E0E06840F0010394E80700DC +:2002800098471034AC42F6D3FFF75CFF245700085457000870B58C1810F8015B15F00703C1 +:2002A00001D110F8013B2A1106D110F8012B03E010F8016B01F8016B5B1EF9D12B0705D4D8 +:2002C0000023521E0DD401F8013BFAE710F8013BCB1A921C03E013F8015B01F8015B521EAE +:2002E000F9D5A142D8D3002070BD704700B587B01C2205496846FFF76EFF03F00FF968466C +:2003000002F068FE07B000BD5055000810B500F005FD00F00FFD4FF48030064909680143BA +:20032000044A116000BF00F0D7FB00F005F8FFF7DCFF10BD90080058F0B585B01421684645 +:20034000FFF764FF002500260027002427E0344800EBC400807900B3314850F83400B0F13A +:20036000904F06D02F49084448B1B0F5806F12D10BE02B4800EBC400808805430CE02848DB +:2003800000EBC4008088064306E0254800EBC4008088074300E000BF00BF601CC4B2222C6B +:2003A000D5DB0020029001200190032003908DB10095012002F00CF9012002F04FF969467E +:2003C0004FF0904000F08EFE002229464FF0904000F063FF8EB10096022002F0F9F80220A4 +:2003E00002F03CF969460F48404200F07BFE002231460C48404200F050FF7FB1009704204C +:2004000002F0E6F8042002F029F96946064800F069FE00223946044800F03FFF05B0F0BD03 +:200420004054000800FCFFB70008004810B502F097FF0749002001F09BFDFFF767FF01215A +:20044000084604F03BF802F0B5F904F099FD10BD80020020704770B50446606800F10B059F +:200460002888B0F5124F04D1A81C00F005F8207000E000BF00BF70BD70B50546012000F0A4 +:200480006DF9287890B9012670070078022804D100207107087004F0E9F9FFF727FF0021D5 +:2004A000012004F00BF800F03BF836E000BF002002F0BAFD0446FF2C01D104F0D7F944B163 +:2004C000012000F05BF903E00121002001F020F8FAE74FF00050007802280ED100204FF039 +:2004E0000051087002F0B0FD012000F047F903E00121002001F00CF8FAE7022001070870A6 +:200500000021084602F074FD012000F037F903E00121002000F0FCFFFAE7304670BD000034 +:2005200010B58EB030222A4902A8FFF754FE00F0EFF90121022003F0C1FF264A0021012080 +:2005400003F0F8FF02A802F037FD00F06FF902F0BBFD062004F080FC00BF4FF400401E49A0 +:20056000086100BF00F0CAFA00F02AF9044660791A49087220794872E0788872A078C87295 +:20058000607808732078401C487360798DF8050020798DF80400E0788DF80300A0788DF857 +:2005A000020060788DF801002078401CC0B28DF800006A460621002004F0A9FC084B0022EB +:2005C0000849104601F094FC00F00EF80EB010BDA055000879510008004000581F000020CC +:2005E000510A00081800002000B587B00020039004900590069009480D2100221346CDE952 +:2006000000210290A0228021002004F02CFA04490E2004F0B7FA07B000BD00009255000807 +:200620001F00002070B5054615B1012D0AD104E00124204603F06AFF05E00124204603F00E +:200640008FFF00E000BF00BF70BD70B504462546696801F1080002F075FD064616B1012044 +:20066000287001E00020287070BD704700B585B014216846FFF7CAFD012001F0C5FF0820DD +:20068000009001200190002002900220039069464FF0904000F026FD012208214FF0904085 +:2006A00000F0FBFD012001F0AFFF4FF40040009001200190002002900220039069464FF078 +:2006C000904000F00FFD00224FF400414FF0904000F0E3FD012001F097FF1120009001203F +:2006E0000190002002900220039069464FF0904000F0F8FC012211214FF0904000F0CDFD42 +:2007000005B000BD10B586B00446142101A8FFF77DFD022001F078FF102001F075FF0D4860 +:2007200030F814000190012002900020039002200490094951F8240001A900F0D3FC054A59 +:2007400032F81410044A52F82400012200F0A5FD06B010BDCE5500083400002010B50446C9 +:20076000044A32F81410044A52F82400012200F094FD10BDCE5500083400002010B5044622 +:20078000044A32F81410044A52F82400002200F084FD10BDCE5500083400002010B5044613 +:2007A000044A32F81410044A52F8240000F06EFD10BD0000CE550008340000207047000083 +:2007C0002DE9F04100BF164800680646701CE0B100BF1348001D00686FF07F4101EA102803 +:2007E00000BF00BF0E48001D077800BF0D490E70300A4870300C88700846C77081F804804E +:200800004FEA182048710D4607E0002002F024FA04460CB1254600E0034D2846BDE8F0811E +:200820008075FF1F190000206C550008F0B58BB00020059004F020FCFFF7C2FF07463A467A +:200840000621002004F063FB4EF66E50079000BF29480068069006AA06212E2004F057FBCD +:20086000264A1021182004F052FB254A1021082004F04DFB1821012004F01AFB04F085FA84 +:20088000002444F00104002C18DD1EA508A809A90AAB0C22CDE900100021204604F04DF84C +:2008A0002846FFF7BEFCC6B2334600220095BDF82410BDF8280004F08DFA00BF05A80223A0 +:2008C00000220090BDF82010BDF8280004F082FA002004F02BF900200C491023CDE901306D +:2008E000CDE90310082000231A4601210090084604F06CF80BB0F0BD8075FF1F72550008E2 +:2009000082550008424C45636F72650007B201001CB504480090044801906946034804F04A +:2009200087FB1CBD24000320250600084B06000810B500BF19480068C0F3007028B900BF79 +:2009400016480068C0F3406028B34FF00050007828B900F027F810B101F006FE1DE04FF0BA +:200960000050007850B900F01DF838B901204107087007204870FF2088700EE04FF000505C +:200980000078012809D04FF000500078022804D001F0FCFD01E001F0F9FD10BD940000586D +:2009A0007047000010B50D4B19680D4BD3F88030DBB24FF0006404EB03331A1FB1F1006F70 +:2009C00001D3914201D9002006E0064C0B68A34201D0002000E0012010BD0000407100086E +:2009E00000400058298A449430B50446039D21600020E06020616061A061626023812577DF +:200A000005F0020020B1208910B14FF0FF3030BD0020FCE710B5044654B90B48006818B1A6 +:200A2000002009490968884700200849087009E00120064908700448006818B10120024961 +:200A40000968884710BD00005C000020EC00002003F02CFF704710B5002001F0E3FC10BDAA +:200A60000F4B02689A4206D2426C92080D4B03EB8202826406E0426C92080A4B1C3303EB46 +:200A8000820282640278083A1423B2FBF3F1054A8032C26401F01C0301229A400265704716 +:200AA000080402400008024001794A1E064B03EB82024265044A403282654A1E02F003034B +:200AC00001229A40C26570470009024010B5002001F0B6FC10BD000008B5FFF7F7FF0220D0 +:200AE0000023C202024900900248FFF77DFF08BD3803002018030020704700001FB5134837 +:200B00000068C0B2441E022000900007407801900198062805D200204FF00051087003F0DE +:200B2000C5FE4FF0005080780290DDE901010844A04202D90198201A029000F0BBFA03A952 +:200B4000684600F02DFA00F069FA1FBD80400058704700000348406940F2FA71884301492C +:200B600048617047004000581E48006800F40070B0F5007F16D11B48006820F4007019498F +:200B8000086000BF0846006840F4006008600846006820F40060086000BF0846006840F441 +:200BA000007008600F48006800F48060B0F5806F16D10C48006820F480600A49086000BF25 +:200BC0000846006840F4805008600846006820F48050086000BF0846006840F48060086000 +:200BE00070470000004000580649496921F4FF61022202EBC00242F480321143014A516124 +:200C0000704700000040005810B50849496941F00101064C6161026000BF00BF00BFBFF325 +:200C20006F8F00BF00BF00BF436010BD00400058F0B50246802314460D46104E766946F4BD +:200C400080260E4F7E6100BFEFF31086304672B600BF2E682660241D2D1D5E1EF3B2002B2B +:200C6000F7D100BF054E3669C6F30046002EF9D100BF80F3108800BFF0BD00000040005836 +:200C800070B5054600F00EFB064606E000F00AFB801BA84201D3032070BD1E48006900F458 +:200CA0008030B0F5803FF1D01A48046904F0010020B100BF01201749086100BF4CF2FA30FA +:200CC000044000BF04F0404030B11248806904F0404108430F49886124F0404018B124F007 +:200CE00040400C49086100BF1CB10B4844600120D2E706E000F0D6FA801BA84201D3032037 +:200D0000CAE70448006900F48020B0F5802FF1D00020C1E700400058C002002000BF044877 +:200D2000406840F001000249486000BF70470000002004E000BF0448406840F0020002493D +:200D4000486000BF70470000002004E070B50446002594F82500022803D00420E0630125A2 +:200D600034E02068006820F00E00216808602068006820F0010021680860A06C006820F4E6 +:200D80008070A16C086094F8440000F01C0101208840216C4860D4E913104860606D40B1AD +:200DA000606D006820F48070616D0860D4E916104860012084F8250000BF002084F82400F8 +:200DC00000BFA06B10B12046A16B8847284670BD70B50446206C05682068066894F844007E +:200DE00000F01C01042088402840E0B106F00400C8B12068006800F0200028B920680068BD +:200E000020F004002168086094F8440000F01C0104208840216C4860206B002856D0204690 +:200E2000216B884752E094F8440000F01C0102208840284018B306F0020000B32068006890 +:200E400000F0200040B92068006820F00A0021680860012084F8250094F8440000F01C01EF +:200E600002208840216C486000BF002084F8240000BFE06A50B32046E16A884726E094F8B6 +:200E8000440000F01C01082088402840F0B106F00800D8B12068006820F00E002168086082 +:200EA00094F8440000F01C0101208840216C48600120E06384F8250000BF002084F82400B3 +:200EC00000BF606B10B12046616B884770BD000070B504460CB9012070BD2F49206888424D +:200EE0000BD22E492068401A1421B0FBF1F0800060642A48083820640AE027492068401A45 +:200F00001421B0FBF1F080006064234808382064022084F825002068056847F6F070854380 +:200F2000D4E9020108432169084361690843A1690843E1690843216A0843054320680560C7 +:200F40002046FFF78DFDA068B0F5804F01D1002060602079A16C0860D4E91310486060681F +:200F600060B16068042809D82046FFF79DFD0020616D0860D4E91610486003E000206065EC +:200F8000A065E0650020E063012084F82500002084F8240000BF9FE7080402400800024045 +:200FA0002DE9F04104460F4600BF1B480078012802D10220BDE8F08101201749087000BFC5 +:200FC000002048604FF47A70FFF75AFE0646E6B92068022817D1C01E386065680BE02846AD +:200FE000FFF702FE4FF47A70FFF74AFE06460EB13D6005E06D1CD4E901010844A842EED8BF +:2010000000BFFFF7A7FDFFF7AFFD00BF00200249087000BF3046CDE7C002002000200649F9 +:20102000496941F00041044A51611146496901F0004101B901207047004000582DE9F041E0 +:201040000646884614461D4600BF18480078012802D10220BDE8F08101201449087000BF39 +:20106000002048604FF47A70FFF70AFE0746AFB9012E05D122462B464046FFF7C5FD03E0C9 +:2010800021464046FFF7D4FD4FF47A70FFF7F8FD074607484069B0430549486100BF002076 +:2010A0000249087000BF3846D4E70000C00200200040005800200849496901F0004151B1A4 +:2010C0000649054A9160064991601146496901F0004101B101207047004000582301674514 +:2010E000AB89EFCD70B503460022BDE0012696400D6805EA0604002C72D04D68012D08D03F +:201100004D68022D05D04D68112D02D04D68122D13D1986856000325B540A8435600CD6890 +:20112000B54028439860586801259540A8430D79C5F30015954028435860D86856000325A8 +:20114000B540A84356008D68B5402843D8604D68022D02D04D68122D13D1D60803F1200547 +:2011600055F826005507EE0E0F25B540A8435607F60E0D69B5402843D60803F1200545F825 +:201180002600186856000325B540A8430D7905F003055600B540284318604D6805F080551B +:2011A000B5F1805F5FD1334D960855F8260095072E0F0F25B540A843B3F1904F01D1002582 +:2011C00015E02D4DAB4201D1012510E02B4DAB4201D102250BE02A4DAB4202D1032506E03D +:2011E00041E0284DAB4201D1042500E007259607360FB54028431F4D960845F82600224D47 +:201200002868A0434D6805F48035B5F5803F00D120431D4D28602D1D2868A0434D6805F4FE +:201220000035B5F5003F00D12043174D2D1D2860154D803D2868A0434D6805F48015B5F5A7 +:20124000801F00D12043104D803D28602D1D2868A0434D6805F40015B5F5001F00D120439C +:20126000094D7C3D2860521C0D68D540002D7FF43DAF70BD08000140000400480008004841 +:20128000000C0048001000488008005842690A400AB1816200E0816170470AB1816100E039 +:2012A000816270470148006870470000400000200348006803490978084401490860704797 +:2012C000400000204800002010B50024032000F0CBF80F2000F008F808B1012401E000F0B9 +:2012E0002DF8204610BD000070B50446002511480078D8B100F036F90E4909784FF47A7282 +:20130000B2FBF1F1B0FBF1F6304600F050FA58B9102C07D200222146501E00F067F8064842 +:20132000046004E0012502E0012500E00125284670BD000048000020440000207047000013 +:2013400010B501460846002807DB00F01F0301229A40034B440943F8242000BF10BD000074 +:2013600080E200E010B501460846002817DB00F01F0301229A400B4B440943F8242000BFC7 +:2013800000BF00BFBFF34F8F00BF00BF00BF00BF00BF00BFBFF36F8F00BF00BF00BF00BF19 +:2013A00010BD000080E100E001460846002809DB00F01F0301229A4043099B0003F1E02391 +:2013C000C3F8002100BF704710B501460846002807DB00F01F0301229A40034B440943F872 +:2013E000242000BF10BD000000E200E02DE9F05F80460D46164603F01DFA074639462A463B +:20140000334601F00700C0F1070ABAF1040F02D94FF0040A01E0C0F1070AD14600F1040AFA +:20142000BAF1070F02D24FF0000A01E0A0F1030AD4464FF0010A0AFA09FAAAF1010A0AEA4A +:20144000020A0AFA0CFA4FF0010B0BFA0CFBABF1010B0BEA030B4AEA0B042146404603F051 +:20146000F1F9BDE8F09F000000BF00F00702064B19684FF6FF031940044B0B4343EA022137 +:20148000014B196000BF70470CED00E00000FA051248006820F48040104A10601048006819 +:2014A000104AB0FBF2F0322200FB02F100E0491E0A481430006800F40070B0F5007F01D164 +:2014C0000029F4D105481430006800F40070B0F5007F01D1032070470020FCE70004005892 +:2014E0003C00002040420F000348006840F4804001490860704700000004005803480068E0 +:2015000040F4807001490860704700000004005870B504460D4654B91048006800F40070EF +:20152000B0F5007F0AD1FFF7B3FF38B170BD0B480068C0F3402008B9FFF7D6FF08480068DC +:2015400020F0040006490860012D01D130BF02E040BF20BF20BF00BFE8E700001404005834 +:2015600010ED00E010B500F033F84FF0B041896801F0F0010909034A52F82110B0FBF1F045 +:2015800010BD0000D455000810B5FFF7EBFF4FF0B041896801F4E061090A034A12F82110B6 +:2015A00001F01F01C84010BD1456000810B5FFF7D9FF4FF0B041896801F46051C90A034A59 +:2015C00012F8211001F01F01C84010BD145600082DE9F04101F077F806463EB901F07FF826 +:2015E000C0F30310234951F820403FE0042E01D1214C3BE0082E07D101F06BF8012801D108 +:201600001D4C33E01D4C31E001F072F80746012F0FD0022F02D0032F0AD101E0164D10E0D9 +:2016200001F057F8012801D1134D00E0134D08E000BF01F054F8C0F303100E4951F8205015 +:2016400000BF00BF01F05AF868434FF0B041C96801F07001012202EB1111B0FBF1F14FF05D +:20166000B040C06802EB5070B1FBF0F42046BDE8F0810000345600080024F4000048E801BE +:2016800010B504460CB9012010BD94F8210028B9002084F82000204600F06CF8022084F8E6 +:2016A000210000BFCA202168486253202168486200BF204601F0FAFA48B100BFFF2021681D +:2016C000486200BF042084F821000120DCE7206880682749084021688860216960680843C6 +:2016E000A1690843216889680843216888602168E068086120680169208941EA0040216896 +:2017000008612068C06820F080002168C8602068C06C20F003002168C8646169E069084395 +:201720002168C96C08432168C8642068806800F0200090B9204600F01EF870B100BFFF20B7 +:201740002168486200BF042084F8210000BF002084F8200000BF012096E700BFFF20216897 +:20176000486200BF012084F8210000208CE70000BFFF8FFF704770B504462068C06820F07D +:20178000A0002168C860FFF78DFD054607E0FFF789FD401BB0F57A7F01D9032070BD20681F +:2017A000C06800F020000028F1D00020F6E770B504462546681EB0F1807F01D301200FE027 +:2017C000681E4FF0E02148610F214FF0FF3003F039F800204FF0E0218861072008610020DF +:2017E00070BD704770477047704700002DE9F04704462068C569206806682068876840F6F0 +:201800000F0005EA0008B8F1000F0FD105F0200060B106F0200010B907F0805030B1E06E2F +:2018200010B12046E16E8847BDE8F087B8F1000F7ED06E48384018B96D4830400028F7D02E +:2018400005F0010058B106F4807040B1012021680862D4F8880040F00100C4F8880005F0DC +:20186000020058B107F0010040B1022021680862D4F8880040F00400C4F8880005F004009A +:2018800058B107F0010040B1042021680862D4F8880040F00200C4F8880005F0080070B157 +:2018A00006F0200010B95148384040B1082021680862D4F8880040F00800C4F8880005F463 +:2018C000006060B106F0806048B14FF4006021680862D4F8880040F02000C4F88800D4F87E +:2018E0008800002844D005F0200050B106F0200010B907F0805020B1E06E10B12046E16ED3 +:201900008847D4F888902068806800F04000402802D009F0280028B3204601F04BFF206815 +:20192000806800F04000402818D12068806800E01FE020F0400021688860A06F50B12D48A9 +:20194000A16F8863A06FFFF701FA88B1A06F816B88470DE02046FFF747FF09E02046FFF7B5 +:2019600043FF05E02046FFF73FFF0020C4F888005AE705F4801050B107F4800038B14FF4D0 +:201980008010216808622046FFF72DFF4CE705F0800058B106F0800010B907F4000028B178 +:2019A000206F10B12046216F88473DE705F0400030B106F0400018B1204601F00FFF33E75A +:2019C00005F4000030B106F0804018B12046FFF709FF29E705F0807030B106F0004018B175 +:2019E0002046FFF7FEFE1FE700BF1DE701000010200100049D37000810B504460CB90120BF +:201A000010BDA06900B100E000BFD4F8800028B9002084F87C00204600F02AF82420C4F8E3 +:201A200080002068006820F0010021680860204601F0E6FE012800D1E2E7A06A10B1204605 +:201A400001F0F6FD2068406820F49040216848602068806820F02A00216888602068006852 +:201A600040F0010021680860204601F05DFEC7E710B586B00446142101A8FEF7C7FB46497B +:201A80002068084400287DD100BF012000F0AEFD4FF40070019002200290002003900320B3 +:201AA00004900720059001A94FF09040FFF71AFB012000F09BFD4FF4806001900220029001 +:201AC00000200390032004900720059001A94FF09040FFF707FB012000F088FD4FF40060F6 +:201AE0000190022002900390032004900720059001A94FF09040FFF7F5FA012027490968FB +:201B000021F0030101434FF0B042C2F8881000BF80031146096E014311661146096E01400F +:201B2000009100BF00BF00220F212420FFF75EFC2420FFF739FC00BF00BF022000F03AFD7A +:201B4000042000F037FD1648164908600F2048601021144881600021C1608021016100216D +:201B600041618161C1610162FFF7B2F900BF0D486067846200BF00220F213A20FFF736FC67 +:201B80003A2000E003E0FFF70FFC00BF00E000BF00BF06B010BD000000C8FEBF8800005822 +:201BA000440402402002002010B5044606492068084430B90548006810B10448006880474D +:201BC00000E000BF00BF10BD00C8FEBF14000020704770477047000010B5024800688047BE +:201BE00010BD00007000002010B52021024800F01BFDFFF7F1FF10BD000C005810B500F064 +:201C00000FF80121014800F00DFD10BD000C005810B50121014800F00CFD10BD000C0058CD +:201C200008B507E06946064800F0A4FD0549009809688847024800F08CFD0028F2D008BDDA +:201C40003C0A03206C00002010B50121014800F002FD10BD000C00584FF400700C490968C6 +:201C600001430B4A116000BF00BF0949B43909680143074AB43A116000BF40BF20BF00BFDC +:201C80000448006840F400400249086000BF7047D40800580C04005808B54FF480104FF088 +:201CA000B041096D01434FF0B04211651146096D0140009100BF00BF00BF0A48006840F00C +:201CC00001000849086000BF00BF0846006840F48030086000BF2C20FFF766FB2D20FFF725 +:201CE00063FB08BD000C005810B50821054800F09BFC0548006880470821024800F0ABFC15 +:201D000010BD0000000C00583000002010B504460821084800F096FC30B10748046008217B +:201D2000044800F08AFC04E0A0470821014800F092FC10BD000C00583000002010B50221BD +:201D4000144800F09BFC40B11248001D01680220884310B100F036F81AE001210D4800F0A2 +:201D60008DFC40B10B48001D01680120884310B1FFF744FF0CE00821064800F07FFC38B173 +:201D80000448001D01680820884308B100F04CF810BD0000000C005810B50221024800F03E +:201DA00043FC00F003F810BD000C005810B50349C968086802490968884710BD000003209B +:201DC0007400002010B500F007F80221014800F029FC10BD000C005808B507E06946064868 +:201DE00000F0C8FC0549009809688847024800F0B0FC0028F2D008BD440A0320780000206B +:201E000010B50221014800F014FC10BD000C005810B50221034800F01EFC0221014800F0C7 +:201E20000CFC10BD000C005810B500F007F80821014800F0F7FB10BD000C005808B506E08D +:201E40006946064800F096FC009801F065FB034800F07FFC0028F3D008BD0000BC010320D4 +:201E600010B50821014800F0E4FB10BD000C005810B502211D4800F0E5FB48B91B48001D8D +:201E800001684FF40030884310B1FFF785FF2BE00221164800F0D6FB48B91448001D016830 +:201EA0004FF40030884310B1FFF776FF1CE008210E4800F0C7FB48B90C48001D01684FF46D +:201EC0000020884310B1FFF70FFF0DE02021074800F0B8FB40B90548001D01684FF4001013 +:201EE000884308B1FFF780FE10BD0000000C00582DE9F04706460F4690469946002402F000 +:201F0000F5FC824672B601E0601CC4B2062C07DA04EB4400154901EBC000007B0028F3D156 +:201F2000062C1CD0012004EB4401104A02EBC1010873504602F0F5FC04EB44000B4901EBBE +:201F4000C000066104EB440001EBC00080F80D8004EB440041F830903C70002503E0504600 +:201F600002F0DFFC01252846BDE8F087F80000202DE9F04106460F465A48076000BFCA2032 +:201F800058490968096848625320564909680968486200BF5448006840F020005249086060 +:201FA0000846006800F00700C0F104004F4908704D480830006800F4FE004FF4FE0191FABB +:201FC000A1F1B1FA81F1C840401C49490870464808300068C0F30E00401C46490880084634 +:201FE0000088401E424909784843A0F5A0703F49097820FA01F54FF6FF70854202D33E49CF +:20200000088001E03C490D804FF400203B49096801433A4A116000BF00BF38498031096893 +:202020000143364A8032116000BF002E3ED1012033490870801E33490860002408E00020FA +:2020400004EB4401304A02EBC1010873601CC4B2062CF4DB06202D49087022480068006867 +:20206000806820F480601F490968096888601D4800680068C06800F0800060F490601949DF +:2020800009680968C8604FF400201C490C3108600320FFF755F9134800680068806840F41B +:2020A0008040104909680968886009E00D4800680068C068C0F3802010B10320FFF784F95D +:2020C00000BFFF20074909680968486200BF002203210846FFF78AF90320FFF765F9BDE85E +:2020E000F0810000040000200828004008000020090000200A0000200C00002000080058D4 +:20210000900100208C010020F80000208801002070B505460E461446A04770BD2DE9F04127 +:2021200002F0E4FB074672B600BFCA2048490968096848625320464909680968486200BF46 +:20214000434800680068806820F4806040490968096888603F48047804EB44003E4901EB4C +:20216000C000007B02284DD104EB440051F8305004EB440001EBC000066938480078002872 +:202180003AD004EB440001EBC000407B01281BD10121204602F000FB384602F0C2FB04EBF5 +:2021A00044002D4A02EBC0004168204600F05AF800BFCA20264909680968486253202449E2 +:2021C00009680968486211E0384602F0AAFB204600F0AEF800BFCA201D49096809684862D6 +:2021E00053201B4909680968486200BF2A4621463046FFF78DFF21E000F08CFD384602F004 +:2022000090FB1BE000BF124800680068C068C0F380000028F7D00E4800680068C06800F0C7 +:20222000800060F490600A4909680968C8604FF400200B490860384602F073FB00BFFF20A2 +:20224000034909680968486200BFBDE8F08100000400002088010020F8000020900100203B +:202260000C0800582DE9F04104460D4604EB44002B4901EBC000007B022802D1204600F0ED +:2022800057F802F033FB804672B60320FFF76AF800BFCA20234909680968486253202149E8 +:2022A00009680968486200BF022004EB44011C4A02EBC101087304EB4400114601EBC000B7 +:2022C000856004EB440001EBC0004560204602F08FFF06461448077814480078B84202D0E8 +:2022E00000F018FD0CE004EB44000D4901EBC0008068801B04EB4401094A02EBC101886017 +:2023000000BFFF20074909680968486200BF0320FFF74AF8404602F004FBBDE8F08100005C +:20232000F800002004000020880100208901002070B5054602F0DAFA064672B60320FFF74B +:2023400011F800BFCA20314909680968486253202E4909680968486200BF05EB45002C49E6 +:2023600001EBC000007B022842D10021284602F013FA28480478062C34D127480068C0F3BE +:20238000802040B100BF214800680068C068C0F380000028F7D11D4800680068806820F438 +:2023A00080601A4909680968886000BF174800680068C068C0F380000028F7D01348006815 +:2023C0000068C06800F0800060F490600F4909680968C8604FF40020104908600320FEF71B +:2023E000AFFF05E00E480078A04201D000F092FC00BFFF20054909680968486200BF0320B1 +:20240000FEF7D2FF304602F08CFA70BD04000020F800002088010020082800400C0800581A +:202420008901002010B5044624B90449486FFEF7CFFC00E000BF00BF10BD00009401002062 +:2024400010B50446C4B900BF0D480E4908604FF4E130486000210B488160C1600161816167 +:202460000C2141610021C1610020064988620846FFF7C2FA00BF00E000BF00BF10BD000007 +:20248000003801409401002010B504461CB90348FFF7ACF900E000BF00BF10BD9401002064 +:2024A00000BFFEE7704710B5FFF748FC10BD10B5FFF7DEFC10BD00004FF0FF300849096863 +:2024C0008143074A116000BF6FF050000449103109688143024A1032116000BF70470000D0 +:2024E0008008005810B5FFF709F8FFF707F84FF480701A49096821F4407101434FF0B04209 +:20250000C2F8901000BF00BF1046D0F8900040F400401146C1F8900000BF11481149086047 +:202520000F211048816047F6FF71C160FFF7A8F800BFCA200A4948625320486200BF00202C +:20254000896821F007010143054A916000BF00BFFF201146486200BF10BD000090000058DB +:20256000002800408002002010B50648064908600146086880F3088800BF08464468A0472D +:2025800030BF10BD0070000808ED00E010B5FEF709FA30B100204FF000510870FFF7E4FF93 +:2025A00006E001204107087007204870FF20887010BD704708B54FF0B041896C01434FF075 +:2025C000B04291641146896C0140009100BF08BD08B54FF0B041C96C01434FF0B042D164A6 +:2025E0001146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96CA1 +:202600000140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96C014000913A +:2026200000BF08BD81607047426842EA01424260704742688A4342607047426822EA014243 +:20264000426070470246D0680840884201D1012070470020FCE70A048260704708B506492F +:20266000096801434FF0B042C2F84C11024909680140009100BF08BD4C0100580246D06925 +:202680000840884201D1012070470020FCE7000002480069C0F3C0407047000000400058C6 +:2026A000024602F1800050F82100034B984201D0012070470020FCE70004008042F4806385 +:2026C00040F8213070474FF0B040806800F00C0070474FF0B0400068C0F3005070474FF060 +:2026E000B041096801F0F000B02800D9B02070474FF0B040C06800F0030070474FF0B0402F +:20270000C068C0F30620704700604060704770B505460C4602F0EDF8064672B6286820602D +:2027200065602C6020684460304602F0FDF870BD70B505460C4602F0DCF8064672B6256011 +:20274000686860606C6060680460304602F0ECF870BD70B5044602F0CCF8064672B6206857 +:20276000A04201D1012500E00025304602F0DCF8284670BD70B504460D4602F0BAF80646F1 +:2027800072B620682860206800F004F8304602F0CBF870BD70B5044602F0ABF8054672B6BE +:2027A000D4E900010860D4E900104860284602F0BBF870BD10B50020FDF7A4FF0120FDF7AD +:2027C000A1FF0020FDF7DAFF10BD000010B501EB41030E4C04EBC3035A7D062A04D002EBD3 +:2027E000420304EBC303187500EB4003074C04EBC3035A7500EB400304EBC303197501EBF0 +:20280000410304EBC303587510BD0000F800002010B5154B1B7899421AD001EB4103134C01 +:2028200004EBC3031A7D02EB420304EBC303587500EB400304EBC303597500EB400304EBCA +:20284000C3031A7501EB410304EBC30318750AE000EB4003054C04EBC303597501EB410395 +:2028600004EBC303187510BD88010020F8000020704770477047000010B504463CB908480F +:20288000006858B1002006490968884706E00448006818B1012002490968884710BD00003C +:2028A000540000202DE9FC4106464FF00008771C3878FF284AD1BD1CAC1C2888A0F6014011 +:2028C00010B116283FD129E0618823484088401C81420ED14FF0010800208DF8040004F1E0 +:2028E00008000090A0798DF80500684600F08EF813E061881848C088401C81420DD14FF0B9 +:20290000010801208DF8040004F108000090A0798DF80500684600F079F815E00E48007A00 +:2029200080B100200C4908724FF0010803208DF8040004F108000090A0798DF805006846A5 +:2029400000F064F800E000BF00BF00E000BF00BF4046BDE8FC810000A000002000B587B01B +:20296000244800F0C1FB24480823012223490090022002F0A9F92048801C00210A2201235E +:20298000CDE90232CDE9041008460421CDE900101949088804231A4A022102F026F916483B +:2029A000001D00210A22CDE90212CDE9041008462021CDE90010104908880123114A022139 +:2029C00002F013F90C48801D01210A22CDE90212CDE9041000200421CDE90010064908883C +:2029E0001423094A022102F000F900200249087207B000BDA5280008A0000020D45600081F +:202A0000E4560008F4560008045700082DE9F8430446207920B101283CD003287ED199E092 +:202A200020680078092832D2DFE800F0050618313131312930002BE00020794948744FF082 +:202A4000006008602068C07808702068807848702068407888700020087419E00120704997 +:202A60004874C00608602068C07808702068807848702068407888700020087408E001201F +:202A800000906946022000F0D3F801E000E000BF00BFC2E00026657900BF02216148FFF7B4 +:202AA000FFFD0028F9D1FEF705FB34E05C4B1B7CC3F1080223689919594B1F7C0833F8185C +:202AC000FDF789FB00BFFFF7E3FD0028FBD15448D0E902733A4601680120FEF7AFFA5048EB +:202AE0000068D0E900104E4AD2E9023259405040014310D14A480068083049490860084656 +:202B0000007CC0F108002D1A0846007CC0F108000644002008744248007C00E07CE0C0F1DD +:202B20000800A842C2D9FEF779FA002202213D48FFF7C4FD6DB122689119394A137C083281 +:202B400098182A46FDF747FB3548007C28443449087462E03248007C40B300BF022131483B +:202B6000FFF79EFD0028F9D1FEF7A4FA0CE000BFFFF78EFD0028FBD12948D0E902733A4600 +:202B800001680120FEF75AFA25480068D0E90010234AD2E90232594050400143E7D1FEF74E +:202BA0003DFA002202211F48FFF788FD1C48407C18B301282DD100204FF00051087000BFBE +:202BC00000BF00BF00BF00BFBFF34F8F00BF00BF00BF1548006800F4E06014490843001D6E +:202BE0001149086000BF00BF00BFBFF34F8F00BF00BF00BF00BF00BFFDE7002000F014FA89 +:202C0000002000F011FA03E001210020FEF780FCFAE700BF00BF00E000BF00BFBDE8F88326 +:202C2000A8020020001400580CED00E00000FA05F8B506460C460120064908720A4600946D +:202C4000918810880123002202F0C4F805462846F8BD0000A00000200146074800E00838EB +:202C6000C2798A4202D0054A9042F8D1C2798A4200D0002070470000F873FF1F0070FF1FCC +:202C800070B504460D461646324629462046FDF7A2FA70BD70B504460D4616463246294607 +:202CA0002046FDF7B5FA70BD7047704770B504462068C06800F04000A8B94FF0FF302168C9 +:202CC000C860FEF7EFFA054607E0FEF7EBFA401BB0F57A7F01D9032070BD2068C06800F01F +:202CE00040000028F1D00020F6E710B5FFF716FA10BD0000064A126891B2054A126890B2FE +:202D000003E00146024A126890B28142F9D17047282800402DE9F04132480068C0F3802031 +:202D200040B100BF304800680068C068C0F380000028F7D12C4800680068806820F4806030 +:202D400029490968096888602848047804EB4400274901EBC000876800F006F90546AF42E2 +:202D600004D200260120234908700FE0224800882844B84205D22048068800201D49087040 +:202D800004E0781B86B201201A49087022E004EB4400174901EBC0008068A84207D200207C +:202DA00004EB4401124A02EBC10188600CE004EB44000F4901EBC0008068401B04EB440152 +:202DC0000B4A02EBC101886004EB4400084901EBC000447D062CDAD1304600F073F8BDE8C3 +:202DE000F0810000082800400400002088010020F8000020900100200C00002010B500BFAC +:202E000012480068C0F38060F0B100BF0F480068C0F30070C0B9FEF771FBFEF76FFB00BF23 +:202E20000A48001F006840F480304FF0B041C1F8900000BF00BF0846D0F8900020F4803074 +:202E4000C1F8900000BF00BF10BD00009400005810B5FFF7D3FF00F001F810BD08B54FF4AF +:202E600080104FF0B041096D01434FF0B04211651146096D0140009100BF00BF3F2010495C +:202E8000886000BF00BF886100BF00BF496841EA00410B4A516000BF00BF1146496941EA90 +:202EA0000041516100BF00BF114649680143516000BF00BF114649690143516100BF08BDA3 +:202EC000000C005810B504463CB9FFF713FF214908600320FEF778FA3AE0012C03DC1E489A +:202EE0000078012801D0601E84B200BF1B4800680068C068C0F380000028F7D017480068A9 +:202F00000068C06800F0800060F49060134909680968C8604FF40020114908600320FEF7CA +:202F20000FFA104800686FF30F0020430D490860FFF7E0FE074908600848006800688068A2 +:202F400040F480600549096809688860AFF3008010BD00008C01002008000020040000205D +:202F60000C0800581428004070B50F480068401CB8B1FFF7BFFE04460B480068A04203D350 +:202F800009480068041B05E008480088051B06480068441906480078444306480078C44052 +:202FA00000E00024A0B270BD8C0100200A00002009000020080000207FB505466C462346CC +:202FC00005F10C0221214FF6664002F0C9F9A07B04B070BD7FB505466C46234605F10C0272 +:202FE0000F214FF6684002F0BBF9A07B04B070BD2DE9FF4104460D46E84600261CB1C8F83E +:203000000040301DC6B21DB1C8F80450301DC6B26F463B466A4631464FF6544002F0A0F943 +:20302000B87B04B0BDE8F0817FB504466D462B46002211464FF6524002F092F90CB1E87B04 +:203040002070A87B04B070BD1FB56C462346002211464FF65A4002F083F9A07B04B010BD8B +:203060002DE9F04105466C1C2078052804D03E2805D0FF281ED10FE0FDF7B6FA1BE0A61CFC +:203080003078012805D10E490E480078FFF7EAF800E000BF00BF0EE0A71C3888042803D0BE +:2030A000A0F2074020B903E00020FDF777FB00BF00BF00E000BF00BF0120BDE8F0810000E2 +:2030C0001B8107001800002010B50020034908770349087000F014F810BD0000AC0000200C +:2030E000CC000020704700000449097F034A42F821001146097F491C11777047AC00002061 +:2031000010B5FDF7B2FAFDF74BFCFDF7A3FCFDF71FFDFEF75DFDFEF75CFDFEF75BFDFFF78C +:20312000C1F9FFF746FA00F009FAFFF7A2FBFFF7BBFDFFF713FCFDF741FBFFF799FBFFF7B6 +:20314000D1FF10BD2DE9F0470646771C4FF000093878FF281FD107F10208B8F8000000F4F1 +:203160007F40B0F5406F13D100250BE0174850F82510304688478146B9F1000F00D005E0F2 +:20318000681CC5B21148007FA842EFDC00BF00E000BF00BF00E000BF00BFB9F1000F06D09D +:2031A000B9F1010F08D0B9F1020F09D106E03046FFF756FF044605E0012403E0002401E005 +:2031C000012400BF00BF2046BDE8F087AC0000207047000070B505460C4616460948006870 +:2031E000A0F8095007480068C47222463146054800680C30FCF7EFFF03480021026908461B +:20320000904770BDDC000020D802002008B509E069460748FFF7AEFA0649096908690099A7 +:20322000FFF786FA0248FFF794FA0028F0D008BD640000200000032010B5FEF739F810BD3E +:2032400010B5FEF75BF9FEF759F900BF0F48006840F001004FF0B041C1F8900000BF00BF73 +:2032600000BF0A480068C0F340000028F8D04FF480400649091D096821F4404101434FF0F0 +:20328000B042C2F8941000BF10BD00009000005810B5FDF74DFB2E48006840F470002C4972 +:2032A00008600020FFF7D8FC044674B1A0792949294A11604FF0B041D1F89C1021F47C5157 +:2032C00041EA0021116000BF00BF00BF4FF0B040006840F480304FF0B041086000BF012001 +:2032E0001E49096821F0070101431C4A116000BF00BF00BF1948006800F007000128F8D1D3 +:2033000000BF00BF4FF0B0400068C0F340400028F7D002204FF0B041896821F003010143DA +:203320004FF0B042916000BF00BF00BF4FF0B040806800F00C000828F7D100BF4FF0B04035 +:20334000006820F001004FF0B041086000BF10BD88ED00E0FECAFECA9C000058004000585F +:2033600010B54FF400404FF0B041896821F4004101434FF0B042916000BF01F095F810BD1E +:2033800070B5044626460B48FFF7BEF90A484568B0682860F068E860084868600548A860A6 +:2033A000FEF736FC064930680860064970680860002070BD3C0A0320000003202C0A0320D6 +:2033C0006C0000207000002070B504460D4601200349496809680872FEF736FC002070BD92 +:2033E0000000032010B5FEF737FC10BD10B50B480B4908600B4848600B4888600B48086229 +:203400000B48C8600B4808610B4848610B4888610B48C861FEF740FC10BD0000300103206F +:203420000000032050010320600103206C010320740103207C010320980103209C0103202D +:20344000A801032010B5044621460348FFF770F90248FEF75BFC10BD640000200D32000852 +:2034600010B504461248FFF74FF91248FFF74CF91148006911490860A068096888600F49D3 +:20348000E0680968C8600A480C49096808610B492068096808600949606809684860074992 +:2034A000206909684861054960690968886110BDB401032064000020000003207C00002010 +:2034C00070B5044625460948FFF71EF90848C668A868306005487060FEF792FC0549286818 +:2034E0000860054968680860002070BD440A032000000320740000207800002070B5044662 +:203500000D4610200349C96809680872FEF780FC002070BD000003207047000010B5054816 +:20352000FFF7F2F80348044949690860FEF798FC10BD0000BC01032000000320704710B524 +:203540000446002001F0DCFE10BD000010B50446607A0F2802D0607A0E2807D121460748D9 +:20356000FFF7E6F8002001F057FD06E021460448FFF7DEF8024801F06DFD10BD4C000020CF +:20358000D40000201FB504460A48FFF7BDF80A4804600A48FFF7B8F8012009490870094832 +:2035A000006830B102940848009006480168684688471FBD4C000020DC000020D4000020E0 +:2035C000E0000020D80200204D3500083EB504460B4804600B48FFF797F80120FDF71AFA72 +:2035E0000120094908700948006840B10294084800900848019005480168684688473EBDB1 +:20360000F0000020E4000020F4000020F80200203F3500081936000810B5044621460348D4 +:20362000FFF786F8014801F089FE10BDE400002090F8281001F0010139B10168496821F4B8 +:203640000031C26A11430268516090F8281001F00201022907D10168496821F48031026B9A +:2036600011430268516090F8281001F00401042907D10168496821F48021426B11430268E5 +:20368000516090F8281001F00801082907D10168496821F40041826B11430268516090F862 +:2036A000281001F01001102907D10168896821F48051C26B11430268916090F8281001F0F2 +:2036C0002001202907D10168896821F40051026C11430268916090F8281001F04001402970 +:2036E00013D10168496821F48011426C114302685160416CB1F5801F07D10168496821F410 +:20370000C001826C11430268516090F8281001F08001802907D10168496821F40021C26C5A +:20372000114302685160704738B504460020C4F88800FDF7B7FD05462068006800F00800ED +:2037400008280CD16FF07E402B4600224FF400110090204600F044FE08B1032038BD2068D7 +:20376000006800F0040004280CD16FF07E402B4600224FF480010090204600F031FE08B1A2 +:203780000320EBE72020C4F88000C4F8840000BF002084F87C0000BF00BFDFE770B50546ED +:2037A000AC6A0020A4F85E00A4F856002046FEF71BF870BD0168096821F490710268116081 +:2037C00001688968044A1140026891602021C0F884100021C1667047FEFFFFEF10B504460F +:2037E0002068006820F04000216808602020C4F88000002020672046FEF7D6F910BD00007E +:203800002DE9FC5F04464FF00009002000908346FE492068884200D100E000BF2169A06891 +:20382000084361690843E16940EA010A606E40EA0A0A20680068F649084040EA0A00216869 +:2038400008602068406820F44050E168084321684860D4F818A0ED492068884202D0206AFF +:2038600040EA0A0A20688068EA49084040EA0A00216888602068C06A20F00F00616A084393 +:203880002168C86200BFE4492068884216D10320E2490968014031B1012908D0022904D06D +:2038A000032908D105E0012507E0022505E0042503E0082501E0102500BF1FE0D349206854 +:2038C00088421AD14FF44060D4490968014049B1B1F5806F0AD0B1F5006F05D0B1F5406FD9 +:2038E00008D105E0002507E0022505E0042503E0082501E0102500BF00E0102500BFC34904 +:203900002068884270D135B1022D46D0042D6CD0082D6BD1C7E0FDF737FE616A09B901218C +:2039200038E0616A012901D1022133E0616A022901D104212EE0616A032901D1062129E07E +:20394000616A042901D1082124E0616A052901D10A211FE0616A062901D10C211AE0616ABD +:20396000072901D1102115E0616A082901D1202110E0616A092901D140210BE0616A0A2907 +:2039800001D1802106E0616A0B2902D14FF4807100E00121B0FBF1FBCAE0606A08B90120D9 +:2039A0003BE0606A012801D1022036E0606A022801D1042031E0606A032801D106202CE0FB +:2039C000606A042801D1082027E0606A052801D10A2022E0606A062801D10C201DE0606A3E +:2039E000072804D1102018E056E21AE09DE0606A082801D1202010E0606A092801D14020C3 +:203A00000BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001208149B1FBF0FB02 +:203A200086E0FDF7D5FD616A09B9012138E0616A012901D1022133E0616A022901D10421A9 +:203A40002EE0616A032901D1062129E0616A042901D1082124E0616A052901D10A211FE073 +:203A6000616A062901D10C211AE0616A072901D1102115E0616A082901D1202110E0616A96 +:203A8000092901D140210BE0616A0A2901D1802106E0616A0B2902D14FF4807100E0012177 +:203AA000B0FBF1FB44E0606A08B9012038E0606A012801D1022033E0606A022801D10420A3 +:203AC0002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0FC +:203AE000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A20 +:203B0000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120FF +:203B20004FF40041B1FBF0FB02E00120009000BF00BFBBF1000F0AD0606800EB4000584534 +:203B400003D860680003584502D201200090F5E235B1022D74D0042D65D0082D6FD12CE185 +:203B6000FDF712FD0646606A08B9012238E0606A012801D1022233E0606A022801D1042248 +:203B80002EE0606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE035 +:203BA000606A062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A59 +:203BC000092801D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012237 +:203BE0009446002330461946FCF7C4FA4FF4807200238C46A0FB021E0CFB02E200FB032351 +:203C0000606840088C461CEB00070DE000800040F369FFCFFFF4FF11003801408800005881 +:203C20000024F4000CE068E043F10001D4F804C0624600233846FCF79DFA81461EE11AE1DF +:203C4000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328B3 +:203C600001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D18D +:203C80000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D14022DD +:203CA0000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023F7487F +:203CC0001946FCF757FA4FF4807200238C46A0FB021E0CFB02E200FB0323606840088C466E +:203CE0001CEB000743F10001D4F804C0624600233846FCF73FFA8146C0E0FDF769FC064670 +:203D0000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328F2 +:203D200001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D1CC +:203D40000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D140221C +:203D60000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023304687 +:203D80001946FCF7F7F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C46FC +:203DA0001CEB000743EB0201D4F804C0624600233846FCF7DFF9814660E0606A08B901226B +:203DC00038E0606A012801D1022233E0606A022801D104222EE0606A032801D1062229E0DD +:203DE000606A042801D1082224E0606A052801D10A221FE0606A062801D10C221AE0606A1D +:203E0000072801D1102215E0606A082801D1202210E0606A092801D140220BE0606A0A2866 +:203E200001D1802206E0606A0B2802D14FF4807200E00122944600234FF400401946FCF74E +:203E400099F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C461CEB0007DD +:203E600043EB0201D4F804C0624600233846FCF781F9814602E00120009000BF00BFB9F545 +:203E8000407F06D3B9F5801F03D22068C0F80C9098E20120009095E2E069B0F5004F70D16C +:203EA000012D06D0022D4FD0042D6BD0082D6AD1E1E0FDF77BFB0646606A08B9012038E099 +:203EC000606A012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A30 +:203EE000042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A0728BD +:203F000001D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D1C8 +:203F2000802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EB5100B0FB76 +:203F4000F1F01FFA80F9E5E0606A08B901203BE0606A012801D1022036E0606A022801D19F +:203F6000042031E0606A032801D106202CE0606A042801D1082027E0606A052804D10A2026 +:203F800022E0DFE02CE0C2E0606A062801D10C201AE0606A072801D1102015E0606A0828D8 +:203FA00001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D1C3 +:203FC0004FF4807000E001203449B1FBF0F04000616800EB5100B0FBF1F01FFA80F999E0C8 +:203FE000FDF7F6FA0646606A08B9012038E0606A012801D1022033E0606A022801D10420E9 +:204000002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0B6 +:20402000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606ADA +:20404000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120BA +:20406000B6FBF0F04000616800EB5100B0FBF1F01FFA80F94EE0606A08B901203AE0606A8E +:20408000012801D1022035E0606A022801D1042030E0606A032803D106202BE00024F400E2 +:2040A000606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A60 +:2040C000072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A28AA +:2040E00001D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0400061684B +:2041000000EB5100B0FBF1F01FFA80F902E00120009000BF00BFB9F1100F10D3B9F5803F1B +:204120000DD24FF6F07009EA00000190C9F3420101980843019001982168C86042E1012075 +:2041400000903FE1012D06D0022D4ED0042D6ED0082D6DD1DDE0FDF729FA0646606A08B9D1 +:20416000012038E0606A012801D1022033E0606A022801D104202EE0606A032801D1062027 +:2041800029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE040 +:2041A000606A072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A31 +:2041C0000A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F0616800EB5100BB +:2041E000B0FBF1F01FFA80F9DFE0606A08B901203AE0606A012801D1022035E0606A02282C +:2042000001D1042030E0606A032801D106202BE0606A042801D1082026E0606A052801D1E1 +:204220000A2021E0606A062803D10C201CE026E0B8E0606A072801D1102015E0606A0828D7 +:2042400001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D120 +:204260004FF4807000E001205C49B1FBF0F0616800EB5100B0FBF1F01FFA80F995E0FDF74D +:20428000A7F90646606A08B9012038E0606A012801D1022033E0606A022801D104202EE07C +:2042A000606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0606A58 +:2042C000062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A0928D1 +:2042E00001D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120B6FB98 +:20430000F0F0616800EB5100B0FBF1F01FFA80F94BE0606A08B9012038E0606A012801D1E6 +:20432000022033E0606A022801D104202EE0606A032801D1062029E0606A042801D108206A +:2043400024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D1102015E087 +:20436000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B +:204380000B2802D14FF4807000E001204FF40041B1FBF0F0616800EB5100B0FBF1F01FFA29 +:2043A00080F902E00120009000BF00BFB9F1100F06D3B9F5803F03D22068C0F80C9001E0D2 +:2043C000012000900120A4F86A00A4F868000020E06620670098BDE8FC9F00000024F40024 +:2043E0002DE9F04104460D4617469846069E4AE0701C002847D0FCF755FFA0EB0800B04239 +:2044000000D8C6B92068006820F4D070216808602068806820F00100216888602020C4F822 +:204420008000C4F8840000BF002084F87C0000BF0320BDE8F0812068006800F0040010B346 +:204440002068C069C0F3C020E8B14FF40060216808622068006820F4D0702168086020682C +:20446000806820F00100216888602020C4F88000C4F88400C4F8880000BF002084F87C00FB +:2044800000BF0320D5E72068C0692840A84201D1012000E00020B842AAD00020C9E710B57F +:2044A0000020FDF7F1FF10BD002002490860024908607047800000208400002070B504463B +:2044C0000D4600F019FA064672B63DB1012D0BD10848006820430749086006E005480068AC +:2044E000A0430449086000E000BF00BF304600F01EFA70BD8400002070B504460D464FF076 +:20450000FF3000F03FF870BD7047000070B5044600F0F5F9054672B604480068A0430349BE +:204520000860284600F006FA70BD00008C000020704770472DE9F04105460F46144600F03D +:20454000DEF9064672B6284600F04AFD034941F82040304600F0EEF9BDE8F08138130020B8 +:2045600070B5044600F0CBF9054672B604480068204303490860284600F0DCF970BD00007A +:204580008C0000202DE9F04706464E48D0F80080006830404B49086062E0002400E0641C5E +:2045A000494850F834004949096808404549096808400028F3D0444850F83400434909686C +:2045C00008404049096800EA01053F4800EBC4004068284028B94FF0FF303B4901EBC401DF +:2045E0004860394901EBC401496801EA050000F0F7FC37490860344800EBC40040680A781F +:20460000012191408843304901EBC401486000F076F9074672B62E480178012088402D49E8 +:20462000096881432B48016002240DE0601E264951F8300026490A78012191408843611ECA +:20464000214A42F83100641E002CEFD1384600F071F921491E4A126851F82200804700BF01 +:204660001C48006819490968084016490968084030B11A4800681A490968084000288CD0F0 +:20468000FFF757FF00F03BF9814672B6114800680E49096808400B490968084038B90F4895 +:2046A00000680F490968084008B9FFF72DFF484600F040F9FFF73CFF0248C0F80080BDE88F +:2046C000F087000090000020B81300208C0000209C00002088000020381300209400002099 +:2046E0009800002070B5044600F009F9054672B604480068204303490860284600F01AF9F2 +:2047000070BD00009400002070B504460D4600F0F6F8064672B608480068204306490860D2 +:20472000064850F835002043044941F83500304600F000F970BD000088000020B813002071 +:2047400070B5044611480178012000FA01F610480568046004E00E4801683046FFF7CCFE04 +:204760000C4800680A49096808400028F3D0304600F036FC054908600648006804490968C4 +:204780008843044908600248056070BD9C000020980000209400002070B50A46214C247817 +:2047A000A0420CD11F4C24781F4D2C7000EB40041E4D05EBC404647D1A4D2C7022E000EB08 +:2047C00040041A4D05EBC404237D00EB400405EBC404617D00EB400405EBC404647D03EB5B +:2047E0004305124E06EBC5056C7506290AD000EB4004354605EBC404247D01EB410506EB46 +:20480000C5052C75012400EB4005084E06EBC5052C73044C2478062C03D112B9E41F044D17 +:204820002C6070BD8801002089010020F80000208C01002002480068C0F302207047000069 +:204840000CED00E010B5002804DB0A07130E054A135406E00A07140E034A00F00F031B1F29 +:20486000D45410BD00E400E018ED00E000BF00BF00BFBFF34F8F00BF00BF00BF09480068D7 +:2048800000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BFAB +:2048A00000BFFDE70CED00E00000FA0500BF00BF00BFBFF34F8F00BF00BF00BF09480068BA +:2048C00000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BF6B +:2048E00000BFFDE70CED00E00000FA05EFF310807047EFF310807047EFF310807047EFF3E0 +:204900001080704702E008C8121F08C1002AFAD170477047002001E001C1121F002AFBD157 +:20492000704780F31088704780F31088704780F31088704780F3108870472DE9F04FC9B0EA +:2049400006460F4690469946DDF84CB1DDF848A103AD0722002101A8FEF79CF900242E7082 +:20496000641C6F70641C85F80280641C1822002143A8FEF78FF93F20ADF80C018A20ADF8B6 +:204980000E0103A84590469401A8479007204890002143A800F094FB002803DAFF2049B087 +:2049A000BDE8F08F9DF8040010B19DF80400F6E7BDF80500A9F80000BDF80700AAF800004A +:2049C000BDF80900ABF800000020E8E72DE9F04FC7B006460F4690469946DDF844B1DDF8C6 +:2049E00040A101AD0020009000242E70641C6F70641C85F80280641C85F80390641C85F84B +:204A000004A0641C85F805B0641C5298A871641C5398C5F80700241D5498E872641C18224D +:204A2000002141A8FEF736F93F20ADF804018620ADF8060101A843904494CDF814D10120CE +:204A40004690002141A800F03BFB002803DAFF2047B0BDE8F08F9DF8000010B19DF8000026 +:204A6000F6E70020F4E72DE9F04FC9B08046894692469B46559F539D03AE05A82844029002 +:204A800005A82844401C3844019000200090002486F80080641CA6F80190A41CA6F803A012 +:204AA000A41C86F805B0641C5298B071641CF571641C2A4606F108005499FEF7E1F82C4478 +:204AC00002980770641C3A460298401C5699FEF7D7F83C44019957980880A41C0199589841 +:204AE0004880A41C1822002143A8FEF7D3F83F20ADF80C018320ADF80E0103A84590469466 +:204B0000CDF81CD101204890002143A800F0D8FA002803DAFF2049B0BDE8F08F9DF8000046 +:204B200010B19DF80000F6E70020F4E770B5C8B0044602AE00200190002534706D1C182273 +:204B4000002142A8FEF7A6F83F20ADF808018520ADF80A0102A84490459501A8469001205D +:204B60004790002142A800F0ABFA002802DAFF2048B070BD9DF8040010B19DF80400F7E7A5 +:204B80000020F5E7F0B5C7B004460F4601AE00200090002534706D1C22463946701CFEF745 +:204BA0006FF825441822002141A8FEF773F83F20ADF804018E20ADF8060101A843904495C9 +:204BC000CDF814D101204690002141A800F078FA002802DAFF2047B0F0BD9DF8000010B1AB +:204BE0009DF80000F7E70020F5E72DE9F04FC7B081460E4692469B460DF10408012E01D19B +:204C0000022104E0022E01D1102100E000210DF107000D18032200216846FEF73BF80024EF +:204C2000A8F80090A41C88F80260641C012E02D0022E04D101E0022705E0102703E04720AC +:204C400047B0BDE8F08F00BF3A46514608F10300FEF716F83C44A5F800B0A41C5098A870D7 +:204C6000641C5198E870641C52982871641C53986871641C5498A871641C1822002141A8E3 +:204C8000FEF708F83F20ADF804014FF48270ADF8060101A843904494CDF814D1032046903E +:204CA000002141A800F00CFA002801DAFF20C7E79DF8000010B19DF80000C1E7BDF80110CB +:204CC000559801800020BBE72DE9FF4FC7B0044690469946DDF850B10DF1040A012C01D1E9 +:204CE000022104E0022C01D1102100E000210DF105000F18032200216846FDF7CBFF00257A +:204D00008AF800406D1C012C02D0022C04D101E0022605E0102603E047204BB0BDE8F08FB9 +:204D200000BF32460AF101004899FDF7A9FF354487F800806D1C87F801906D1C18220021CE +:204D400041A8FDF7A7FF3F20ADF804014FF48170ADF8060101A843904495CDF814D10320C5 +:204D60004690002141A800F0ABF9002801DAFF20D3E79DF8000010B19DF80000CDE7BDF88F +:204D80000100ABF800000020C7E700B587B0002000901822002101A8FDF77CFF3F20ADF88E +:204DA000040040F20110ADF80600CDF814D001200690002101A800F083F9002802DAFF2048 +:204DC00007B000BD9DF8000010B19DF80000F7E70020F5E72DE9F047C8B0074688469146E3 +:204DE0001E46DDF840A102AD0020019000242F80A41CA5F80280A41C85F80490641C6E7157 +:204E0000641C32465146A81DFDF73AFF34441822002142A8FDF73EFF3F20ADF808014FF4D3 +:204E20008370ADF80A0102A84490459401A8469001204790002142A800F042F9002803DAC6 +:204E4000FF2048B0BDE8F0879DF8040010B19DF80400F6E70020F4E770B5C8B0044602AEBD +:204E60000020019000253480AD1C1822002142A8FDF710FF3F20ADF808011820ADF80A01A2 +:204E800002A84490459501A8469001204790002142A800F015F9002802DAFF2048B070BDF2 +:204EA0009DF8040010B19DF80400F7E70020F5E7F0B5C7B005460E4601AF002000900024E6 +:204EC0003D70641C7E70641C1822002141A8FDF7E1FE3F20ADF804010F20ADF8060101A893 +:204EE00043904494CDF814D101204690002141A800F0E6F8002802DAFF2047B0F0BD9DF832 +:204F0000000010B19DF80000F7E70020F5E72DE9F041C8B007460C46904602AE00200190CC +:204F2000002537706D1C74706D1C22464146B01CFDF7A6FE25441822002142A8FDF7AAFE12 +:204F40003F20ADF808010C20ADF80A0102A84490459501A8469001204790002142A800F09E +:204F6000AFF8002803DAFF2048B0BDE8F0819DF8040010B19DF80400F6E70020F4E700008D +:204F800000B589B0FEF732FA0E4A00210220FFF7D1FA0D4801900D48029001A90C4800F0EB +:204FA000BBF90C4803900C4804900C48059040F23C50069003A8FEF753FAFEF713FA09B089 +:204FC00000BD0000C95300080807032055040008570400082009032014080320CC0103207F +:204FE00001460022080C000408B91022090401F07F4008B90832090201F0704008B9121DE9 +:205000000901044800EB117000780244C2F11F00704700001457000810B504460120FFF7EE +:2050200061FB10BD10B504460120FFF789FB10BD70B505460C460549606808600448C5611E +:2050400000F010F82068FEF79DFA70BD54000020D802002010B5044600210120FFF754FB13 +:2050600010BD000002490160024901617047000081330008C933000800B587B000200090F7 +:205080001822002101A8FDF705FE0320ADF80400ADF80600CDF814D001200690002101A874 +:2050A00000F00EF8002802DAFF2007B000BD9DF8000010B19DF80000F7E70020F5E700009E +:2050C0002DE9F84F04468A460020FDF7D5FB4FF000092188608861F39F2087B2217B384636 +:2050E000A268FEF777F83BE048F2E800FFF79AFF31E069461F48FDF73DFB0098407A0F289A +:205100000DD1009800F10B067088B84202D13078216908707078F0B14FF001091BE0009843 +:2051200000F10B05B5F80100B84210D10098807AC01E00F0FF086069404501DD404600E0EC +:2051400060696061E91CD4E90402FBF744F8287808B14FF001090748FDF7FBFA0028C8D035 +:20516000B9F1000FC0D00120FDF786FB0020BDE8F88F00004C0000200EB51A48FDF7E9FA9C +:2051800000BB19480078E8B102A91648FDF7F2FA1648C06968B10298019001208DF8000088 +:2051A0001248C169684688479DF800000E49087002E001200C4908700B48007818B102988C +:2051C000FEF740F903E007480299FDF7A0FA0548FDF7BFFA28B90448007810B10148FFF7A7 +:2051E00039FF0EBDD4000020E0000020D80200202DE9F041044634480078062811D13248AF +:2052000000783249087030480470062004EB44012F4A02EBC1014875C01F2E490860002614 +:205220004EE0FDF7A1FE064604EB4400284901EBC0008068304404EB4401254A02EBC10163 +:20524000886004EB4400114601EBC00087681E48007800EB400001EBC0008068B84224D8AE +:205260001948057805EB450001EBC00090F815800BE005EB4500164901EBC000457D05EB75 +:20528000450001EBC00090F81580B8F1060F07D008EB48000E4901EBC0008068B842E8D98A +:2052A00029462046FDF792FA0AE0074801782046FDF7AEFA0448007804490870024804709E +:2052C0003046BDE8F08100008801002089010020F80000208C010020FBF7F6FFFDF7B8FD9A +:2052E000FBF7C4F9FDF7ACFFFDF7E6F8FDF7FAF8FBF79CF803E04FF0FF30FFF743F9FAE7BE +:2053000010B504460220FFF7EDF910BD10B504460220FFF715FA10BD70B505460C460549A0 +:20532000606808600448C56100F010F82068FEF74DF970BD5C000020F802002010B504463E +:2053400000210220FFF7E0F910BD0000024901600249016170470000C1340008FD34000828 +:205360002DE9F04105460C4616461F460020FBF751FB13480068A0F8095011480068C4727F +:20538000224631460E4800680C30FAF724FF0D48002102690846904748F2E800FFF7B6FF4D +:2053A000074800688078C21C0548016807F10800FAF711FF0120FBF72DFBBDE8F081000058 +:2053C000F0000020F80200200EB51A48FDF7C1F900BB19480078E8B102A91648FDF7CAF9E3 +:2053E0001648C06968B10298019001208DF800001248C169684688479DF800000E490870D7 +:2054000002E001200C4908700B48007818B10298FEF718F803E007480299FDF778F905480A +:20542000FDF797F928B90448007810B10148FFF785FF0EBDE4000020F4000020F8020020C2 +:20544000000000480100000000000048010000000000004801000000000000480100000028 +:20546000000000480100000000000048010000000000004801000000000000480100000008 +:205480000000004801000000000000480100000000000048010000000000004801000000E8 +:2054A0000000004801000000000000480100000000000048010000000000004801000000C8 +:2054C0000000004801000000000000480100000000000048010000000000004801000000A8 +:2054E000000000480100000000000048010000000000004801000000000000480100000088 +:20550000000000480100000000000048010000000000004801000000000000480100000067 +:20552000000000480100000000000048010000000000004801000000000000480100000047 +:2055400000000048010000000000004801000000000000000000000000000000405400081D +:20556000C4010320C8010320220404006C7AD8AC5772123456789ABCDEF0123456789ABC58 +:20558000DEF0FEDCBA0987654321FEDCBA098765432109534D54435F544B525F4F54410090 +:2055A000000000000000000000000000000000000000000044000800400508013A799C0002 +:2055C000F4010000FFFFFFFF48010100000020001000000001000000030000000500000057 +:2055E0000100000001000000060000000A000000200000000200000004000000080000006B +:205600001000000040000000800000000001000000020000000000000000000000000000B7 +:205620000000000001000000020000000300000004000000A0860100400D0300801A060049 +:2056400000350C0040420F0080841E0000093D0000127A000024F40000366E010048E80196 +:20566000006CDC0200000000000000000000000000000000010000000300000002000000DA +:205680000200000001000000020000000200000006000000040000000300000002000000F4 +:2056A00004000000040000000C0000000800000006000000040000000800000004000000B8 +:2056C0000C000000080000000600000004000000080000008FE5B3D52E7F4A982A487ACC61 +:2056E00020FE000019ED82AEED214C9D4145228E22FE000019ED82AEED214C9D4145228EA6 +:2057000023FE000019ED82AEED214C9D4145228E24FE0000040302020101010100000000D4 +:20572000000000005457000804000020900100009402000874570008000003204C0A000017 +:205740009402000874570008940100203422000014490008011B05120DFF01861204124832 +:205760001A100453093D32100243015AFF0101FF1100000001FF01FF01FF01FF01FF01FF6F +:2057800001FF01FF01FF01FF01560000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:2057A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09 +:2057C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9 +:2057E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9 +:20580000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8 +:20582000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88 +:20584000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF68 +:20586000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48 +:20588000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28 +:2058A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08 +:2058C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8 +:2058E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8 +:20590000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7 +:20592000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87 +:20594000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67 +:20596000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47 +:20598000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27 +:2059A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07 +:2059C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7 +:2059E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7 +:205A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6 +:205A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86 +:205A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66 +:205A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46 +:205A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF26 +:205AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06 +:205AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6 +:205AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:205B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5 +:205B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85 +:205B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF65 +:205B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF45 +:205B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF25 +:205BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05 +:205BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5 +:205BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5 +:205C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4 +:205C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84 +:205C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64 +:205C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF44 +:205C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24 +:205CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04 +:205CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4 +:205CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4 +:205D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3 +:205D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83 +:205D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63 +:205D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43 +:205D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF23 +:205DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03 +:205DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3 +:205DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3 +:205E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2 +:205E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82 +:205E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF62 +:205E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF42 +:205E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF22 +:205EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02 +:205EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2 +:205EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2 +:205F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1 +:205F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81 +:205F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61 +:205F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41 +:205F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21 +:205FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01 +:205FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1 +:205FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1 +:20600000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0 +:20602000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80 +:20604000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60 +:20606000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40 +:20608000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20 +:2060A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00 +:2060C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0 +:2060E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0 +:20610000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F +:20612000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F +:20614000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F +:20616000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F +:20618000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F +:2061A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF +:2061C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF +:2061E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF +:20620000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E +:20622000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E +:20624000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E +:20626000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E +:20628000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E +:2062A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE +:2062C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE +:2062E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE +:20630000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D +:20632000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D +:20634000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D +:20636000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3D +:20638000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1D +:2063A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD +:2063C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD +:2063E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD +:20640000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C +:20642000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C +:20644000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C +:20646000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C +:20648000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C +:2064A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC +:2064C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC +:2064E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC +:20650000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B +:20652000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B +:20654000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5B +:20656000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B +:20658000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1B +:2065A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB +:2065C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB +:2065E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB +:20660000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9A +:20662000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A +:20664000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A +:20666000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A +:20668000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A +:2066A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA +:2066C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA +:2066E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA +:20670000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99 +:20672000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79 +:20674000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59 +:20676000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39 +:20678000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19 +:2067A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9 +:2067C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9 +:2067E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9 +:20680000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98 +:20682000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78 +:20684000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF58 +:20686000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38 +:20688000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF18 +:2068A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8 +:2068C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8 +:2068E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8 +:20690000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97 +:20692000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77 +:20694000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57 +:20696000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37 +:20698000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF17 +:2069A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7 +:2069C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7 +:2069E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7 +:206A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF96 +:206A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76 +:206A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF56 +:206A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF36 +:206A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF16 +:206AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6 +:206AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6 +:206AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6 +:206B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95 +:206B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF75 +:206B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55 +:206B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35 +:206B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15 +:206BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5 +:206BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5 +:206BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5 +:206C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94 +:206C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF74 +:206C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF54 +:206C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF34 +:206C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14 +:206CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4 +:206CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4 +:206CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB4 +:206D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93 +:206D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73 +:206D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53 +:206D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33 +:206D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13 +:206DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3 +:206DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3 +:206DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3 +:206E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF92 +:206E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72 +:206E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF52 +:206E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32 +:206E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF12 +:206EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2 +:206EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2 +:206EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2 +:206F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91 +:206F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71 +:206F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF51 +:206F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31 +:206F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11 +:206FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1 +:206FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1 +:206FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1 +:20700000901600201573000837C400080DBA000833C40008457B0008E5D7000800000000BD +:2070200000000000000000000000000009C80008057C0008000000009DC400080BC80008AA +:207040002F73000839C400082F730008F9C700082F7300082F730008077C0008457C000867 +:207060004F7C0008597C0008637C0008497B00082F7300082F7300082F7300082F73000805 +:207080002F7300082F730008757900082F7300082F7300082F7300082F7300086D7C00080D +:2070A0002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F73000880 +:2070C0002F7300082F7300082F7300082F730008D5D700082F7300082F7300082F73000856 +:2070E000117C000849C700082F7300082F73000853BD00085BBD00082F73000801C20008E2 +:207100002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F7300081F +:207120002F7300082F7300082F7300082F7300082F7300082F7300082F73000800000000A9 +:20714000CC2001082010020505050404040303030202020101190301183210391F032509DC +:207160003D721113F1F7420872124B2DF41072193C8D1D011041296015FF8F0C081254029F +:207180004C401AFF0101550A555CA80B4B300158091A705972A10A64387C092AA441320244 +:2071A0000000000000000000000000000000000000000000000000000000000000000000CF +:2071C0000000000000000000000000000000000000000000000000000000000000000000AF +:2071E00000000000000000000000000000000000000000000000000000000000000000008F +:2072000000000000000000000000000000000000000000000000000000000000000000006E +:2072200000000000000000000000000000000000000000000000000000000000000000004E +:2072400000000000000000000000000000000000000000000000000000000000000000002E +:1872600000000000000000000000000000000000000000000000000016 +:20730000DFF80CD000F0E6FA0048004759100108901600200648804706480047FEE7FEE7AF +:20732000FEE7FEE7FEE7FEE7FEE7FEE7FEE7FEE7E9C80008017300082DE9F05F0546002020 +:2073400092469B4688460646814640241BE0284641464746224600F007F953465A46C01A47 +:20736000914110D311461846224600F016F82D1A67EB01084F4622460120002100F00DF867 +:2073800017EB00094E41201EA4F10104DFDC484631462A464346BDE8F09F202A04DB203A0B +:2073A00000FA02F1002070479140C2F1200320FA03F319439040704710B540EA0104034632 +:2073C000A40703D009E010C9121F10C3042AFAD203E011F8014B03F8014B521EF9D210BDE8 +:2073E000D2B201E000F8012B491EFBD270470022F6E710B513460A4604461946FFF7F0FF1E +:20740000204610BD421C10F8011B0029FBD1801A70472DE9F04D81EA030404F0004B21F05C +:20742000004514464FF0000A23F0004150EA050220D054EA01021DD0C5F30A570246C5F398 +:207440001303C1F31300C1F30A5640F4801543F48013A7EB0608101BD64608F2FD3873EB34 +:20746000050002D308F1010801E092185B41B8F1000F03DA00200146BDE8F08D00204FF488 +:207480008011064684460EE0171B73EB050705D3121B63EB050306434CEA010C49084FEA4A +:2074A000300092185B4150EA0107EDD152EA030012D082EA040083EA0501084305D0101B07 +:2074C000AB4106D20122002306E000224FF0004302E06FF0010253101AEB06004CEB0851D6 +:2074E00010EB0A0041EB0B01BDE8F04D00F04CB80EB540F2334102910021CDE900110A4645 +:207500000B4600F050F803B000BDC1F30A5210B5C1F3130140F2FF3341F480119A4201DAF4 +:20752000002010BD40F233439A42A2F2334203DC524200F019F810BD904010BD30B50B46BD +:20754000014600202022012409E021FA02F59D4205D303FA02F5491B04FA02F52844151EBF +:20756000A2F10102F1DC30BD202A04DB203A21FA02F00021704721FA02F3D040C2F120025E +:20758000914008431946704710B5141E73F1000408DA401C41F1000192185B411A4301D174 +:2075A00020F0010010BD2DE9F04D92469B4611B1B1FA81F202E0B0FA80F220329046FFF7E5 +:2075C000ECFE04460F4640EA0A0041EA0B0153465A46084313D0114653EA010019D0C8F119 +:2075E00040025046FFF7C0FF05460E46504659464246FFF7D2FE084305D0012004E0204651 +:207600003946BDE8F08D0020054346EAE0762C4337430A986305E40AA0EB08000022FD0A3E +:2076200044EA47540A3002D500200146E9E7010510196941DDE9084500196941BDE8F04DA8 +:20764000A2E72DE9FE4F804681EA0300C00F0C46009021F0004123F00045B8EB0200A94120 +:2076600005D24046214690461C460B46024623F00040104347D0270DC7F30A00C3F30A51AF +:207680000290401A019040286BDAC3F3130040F4801B0098924620B10023D2EB030A63EBAC +:2076A0000B0B01985946C0F140025046FFF775FE06460D4650465946019A00F01DF910EB1A +:2076C00008006141002487EA115284EAE7731A4340D0009A62B3019A012A4FEA075215DCDB +:2076E000001B61EB02014FF0004202EA0752CDE90042001C41F5801132462B46FFF753FF4E +:2077000003B0BDE8F08F40462146F9E7001B61EB0201001C41F5801300185B412018A2F5F3 +:20772000001747EB030140EAD570B6196D4111E06D084FEA360645EAC0754FEA0752001B24 +:2077400061EB0201001C41F5801149084FEA30000019514132462B4603B0BDE8F04FFFF71C +:2077600013BF0098012240000023D0EB020263EBE073009821464FEAE074B8EB000061EB3E +:207780000401E9E783F000435BE781F0004158E72DE9FE4F81EA030404F0004421F00041CC +:2077A00000944FF0000B23F0004350EA01045ED052EA03045BD0C3F30A54C1F30A552C4423 +:2077C000A4F2F3340194A0FB0254C1F3130141F48011C3F3130343F4801301FB024400FB05 +:2077E000034E840A970A44EA815447EA8357A4FB076802958D0A05FB07854FEA932C04FB3C +:207800000C542705029D4FEA065847EA1637B5EB08056EEB070C870E920E47EA811742EAE5 +:207820008312A7FB0201B6EB0B0164EB00042B0D43EA0C335E1844EB1C50DA465146E7FBC0 +:207840000201C5F313044FEA0B3343EA14534FEA0432019C43EA0603A4F10C040294009C32 +:20786000CDE900B4FFF79FFE03B0BDE8F08F00200146F9E7C1F30A52C1F3130140F2FF33B1 +:2078800041F480119A4202DA00200146704740F233439A42A2F2334202DC5242FFF764BE35 +:2078A000FFF77BBD30B5041E71F1000404DB4FF00044404264EB0101141E73F1000405DB7E +:2078C0001C464FF00043524263EB0403994208BF904230BD064C074D06E0E06840F0010372 +:2078E00094E8070098471034AC42F6D3FFF70CFD9C200108CC200108202A06DBCB17203A0B +:2079000041FA02F043EAE07306E041FA02F3D040C2F12002914008431946704770B58C18C4 +:2079200010F8015B15F0070301D110F8013B2A1106D110F8012B03E010F8016B01F8016BBC +:207940005B1EF9D12B0705D40023521E0DD401F8013BFAE710F8013BCB1A921C03E013F88A +:20796000015B01F8015B521EF9D5A142D8D3002070BD000010B5024800F048FC10BD00002D +:20798000AC05002070B50546AC6A606D00F0500098BB606D40F4007060652068006800F01A +:2079A0000800A8B1206804F007FA10B32068C06800F40050E8B9606D20F480706065606D2E +:2079C00000F48050A8B9606D40F00100606510E02068C06800F0020058B9606D20F480704B +:2079E0006065606D00F4805018B9606D40F001006065204600F002FC0CE0FFE7606D00F0BA +:207A0000100018B1204600F000FC03E0E06C416B2846884770BD70B50546AC6A606D40F073 +:207A200040006065A06D40F00400A065204600F0ECFB70BD70B50446A56A284600F0E4FBD6 +:207A400070BD000070B50446206804F0A1F90646206804F0A2F970B36EBB2068806800F065 +:207A60000D0001280AD120688168174A1140891C816000BF03202168086009E0606D40F093 +:207A800010006065A06D40F00100A065012070BD01F02EFA05460FE001F02AFA401B022893 +:207AA0000AD9606D40F010006065A06D40F00100A0650120EBE705E02068806800F0010095 +:207AC0000028E9D10020E2E7C0FFFF7F70B50446206804F062F988BB2068806818490840FC +:207AE00048B1606D40F010006065A06D40F00100A065012070BD206804F034F901F0F8F99F +:207B0000054615E0206804F048F910B9206804F029F901F0EDF9401B022809D9606D40F0C6 +:207B200010006065A06D40F00100A0650120E1E72068006800F001000028E3D00020D9E7A8 +:207B40003F00008000BFFEE710B5024800F0C8FE10BD0000100600200F4B02689A4206D282 +:207B6000426C92080D4B03EB8202826406E0426C92080A4B1C3303EB820282640278083A27 +:207B80001423B2FBF3F1054A8032C26401F01C0301229A4002657047080402400008024033 +:207BA00001794A1E064B03EB82024265044A403282654A1E02F0030301229A40C265704797 +:207BC0000009024030B5D0E913546C60446D14B1D0E916546C6090F8444004F01C050124DE +:207BE000AC40056C6C60046863608468102C04D10468A2600468E16003E00468A160046859 +:207C0000E26030BD704710B5012001F081F810BD10B54FF4806001F07BF84FF4006001F081 +:207C200077F84FF4805001F073F84FF4005001F06FF84FF4804001F06BF84FF4004001F0B0 +:207C400067F810BD10B5022001F062F810BD10B5042001F05DF810BD10B5082001F058F8CF +:207C600010BD10B5102001F053F810BD10B5202001F04EF8402001F04BF8802001F048F898 +:207C80004FF4807001F044F84FF4007001F040F810BD0000F8B504460D460020009000BF22 +:207CA00094F85000012801D10220F8BD012084F8500000BF2046FFF7C5FE06468EBB606DE9 +:207CC00020F4885040F002006065206881681B4A114005F0804242F000421143816000BF7B +:207CE00013E00098401C00901549009888420CD3606D20F0020040F01000606500BF0020AB +:207D000084F8500000BF0120CFE720688168C90F0029E6D1606D20F0020040F00100606503 +:207D200004E0FFE7606D40F01000606500BF002084F8500000BF3046B7E70000C0FFFF3F2C +:207D4000AB6A02007047704770477047704700002DE9F84F05460C464FF0000A0020009086 +:207D6000F949E068884200D000E000BF00BF95F85000012802D10220BDE8F88F012085F8BC +:207D8000500000BF286804F012F8002872D12968D4E9002001F1300CC0F3012B0CEB8B03DB +:207DA000D3F800C000F01F0E4FF01F0B0BFA0EFB2CEA0B0C00F01F0BC2F3846E0EFA0BFEA5 +:207DC0004CEA0E0CC3F800C000BF286803F0EFFF8146286803F0D7FF8046B9F1000F2AD10E +:207DE000B8F1000FFBD1A2682168286803F0F6FF60692968C968C1F3C101490000FA01F7B8 +:207E00002069042818D028682268216900F1600C0CEB8103D3F800C0DFF830B30CEA0B0CF7 +:207E200002F0F84B4BF0004B4BEA070B4CEA0B0CC3F800C000BFA8E00021286803F09AFFF4 +:207E4000C0F3120030B90021286803F093FFC0F3846007E00021286803F08CFF90FAA0F077 +:207E6000B0FA80F02168C1F3120121B92168C1F3846105E0ACE1216891FAA1F1B1FA81F167 +:207E8000884204D100221146286803F0C1FF0121286803F06FFFC0F3120030B90121286814 +:207EA00003F068FFC0F3846007E00121286803F061FF90FAA0F0B0FA80F02168C1F3120161 +:207EC00019B92168C1F3846104E0216891FAA1F1B1FA81F1884204D100220121286803F0A1 +:207EE00097FF0221286803F045FFC0F3120030B90221286803F03EFFC0F3846007E00221D0 +:207F0000286803F037FF90FAA0F0B0FA80F02168C1F3120119B92168C1F3846104E02168C3 +:207F200091FAA1F1B1FA81F1884204D100220221286803F06DFF0321286803F01BFFC0F3C0 +:207F4000120030B90321286803F014FFC0F3846007E00321286803F00DFF90FAA0F0B0FA77 +:207F600080F02168C1F3120119B92168C1F3846104E0216891FAA1F1B1FA81F1884204D107 +:207F800000220321286803F043FF286803F005FF002872D12868E2682168D0F8B030C1F325 +:207FA000120C23EA0C0302F0180BDFF8A4C12CFA0BFC0CEA010C43EA0C03C0F8B03000BF73 +:207FC0006149E06888427DD12368C3F312031BB92368C3F3846304E0236893FAA3F3B3FA06 +:207FE00083F35B1C03F01F03092B3ED82368C3F312031BB92368C3F3846304E0236893FAE7 +:20800000A3F3B3FA83F35B1C03F01F034FF0010C0CFA03FC2368C3F312031BB92368C3F35F +:20802000846304E0236893FAA3F3B3FA83F35B1C03F01F034CEA836C2368C3F312031BB9C9 +:208040002368C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F0303EB43034FF0000B39 +:208060004BEA03534CEA030341E02368C3F3120323B92368C3F3846305E077E0236893FA6A +:20808000A3F3B3FA83F35B1C03F01F034FF0010C0CFA03FC2368C3F312031BB92368C3F3DF +:2080A000846304E0236893FAA3F3B3FA83F35B1C03F01F034CEA836C2368C3F312032BB939 +:2080C000236800E018E0C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F030A3B03EB2C +:2080E00043034FF0007B4BEA03534CEA03031946A268286803F072FE164920680840A8B3D3 +:2081000000BF1548806800F0E07600BF134803F044FE60BB12492068884230D106F4000003 +:2081200068BB0E492868884258D146F400010A4803F068FE0B4800680B49B0FBF1F000EBD6 +:2081400040008000009016E000007F4000F0FF03FFFF0700000008800003045000000450F0 +:20816000000052C738000020400D030017E028E00098401E009000980028F9D12EE01B49BD +:20818000206888420CD106F0807048B918492868884223D146F08071164803F033FE1DE074 +:2081A00015492068884219D106F48000B0B910492868884212D146F480010E4803F022FE88 +:2081C0000CE0686D40F0200068654FF0010A05E0686D40F0200068654FF0010A00BF002077 +:2081E00085F8500000BF5046C6E50000000084CB0000045000030450010000800121014ACA +:2082000011707047B0020020704770472DE9F04704464FF0000A206805682068466805F0E6 +:208220000200022811D106F0020002280DD1606D00F0100018B9606D40F400606065204606 +:20824000FFF780FD02202168086005F00400042803D106F00400042807D005F00800082875 +:2082600041D106F0080008283DD1606D00F0100018B9606D40F400706065206803F09CFDC8 +:2082800010B32068C06800F40050B0F5005F24D02068006800F0080008281ED1206803F0AD +:2082A00086FD90B92068406820F00C0021684860606D20F480706065606D00F4805018B97D +:2082C000606D40F00100606507E0606D40F010006065A06D40F00100A0652046FFF78EFFF6 +:2082E0000C202168086005F02000202803D106F02000202807D005F04000402856D106F041 +:208300004000402852D1606D00F0100018B9606D40F4005060652068C16C01F0C00109B9B5 +:20832000012100E00021894600BF206803F044FD07462068D0F80C80B9F1000F06D108F01F +:20834000007020BB1FB308F4005000BB2068006800F04000402823D12068C06800F40010C9 +:20836000A8B9206803F00FFD90B92068406820F0600021684860606D20F480506065606DB8 +:2083800000F4807018B9606D40F00100606507E0606D40F010006065A06D40F00100A06569 +:2083A0002046FFF7D0FC60202168086005F0800080280DD106F08000802809D1606D40F430 +:2083C00080306065204600F06BF980202168086005F48070B0F5807F0FD106F48070B0F5E1 +:2083E000807F0AD1606D40F4003060652046FFF7ACFC4FF480702168086005F40070B0F577 +:20840000007F0FD106F40070B0F5007F0AD1606D40F4802060652046FFF798FC4FF400708B +:208420002168086005F01000102820D106F0100010281CD1606B10B94FF0010A06E02068A6 +:20844000C16801F0030109B14FF0010ABAF1010F0AD1606D40F480606065A06D40F002007F +:20846000A0652046FFF7D1FE10202168086005F48060B0F5806F13D106F48060B0F5806FEC +:208480000ED1606D40F480406065A06D40F00800A0654FF48060216808602046FFF754FC6D +:2084A000BDE8F0872DE9F84304464FF000090020009014B90120BDE8F883206920B1202065 +:2084C000005D012800D100BF606D30B9204600F0E9F80020A06584F8500020688168C1F383 +:2084E000407131B120688168664A1140816000BF00BF206803F056FCA0B920688168624AD5 +:20850000114041F08051816000BF604800686049B0FBF1F0009002E00098401E0090009893 +:208520000028F9D1206803F03DFC48B9606D40F010006065A06D40F00100A0654FF0010936 +:20854000206803F034FC0646606D00F0100000287ED1002EFCD1606D20F4807040F00200E2 +:208560006065206803F019FC68B94A4803F015FC48B960684849896821F47C110143464A2E +:20858000916000BF00BF607E616B41EA4030E1680843A16808432021095D40EA01452020E8 +:2085A000005D012803D1A08C401E45EA4045A06A28B1208D00F47070E16A08430543206859 +:2085C000C0683649084028432168C860206803F0EEFB8046206803F0D6FB0746B8F1000F15 +:2085E0002CD127BB207E002141EA803194F8300041EA40052068C06844F2020188432843B6 +:208600002168C86094F83800012811D1E06B40F00101206C0843616C0843A16C084321688D +:20862000096940F2FC72914308432168086105E02068006920F0010021680861206901288C +:208640000BD12068006B20F00F00E169491E00E010E008432168086305E02068006B20F084 +:208660000F0021680863606D20F0020040F00100606505E0606D40F0100060654FF0010922 +:20868000484618E7C0FFFF5FC0FFFF7F38000020400D0300000004500003045007C0F0FFEA +:2086A0007047000010B596B004464FF4806002904FF04050119002A801F070FA08B106F0D5 +:2086C000E5F94FF400504FF0B041C96C01434FF0B042D1641146C96C0140019100BF00BF3D +:2086E00017481849886605211648C166002101674167802181674900C1678900C0F8801025 +:208700002021C0F884100902C0F88810683000F067F908B106F0BAF900BF0A48683009492C +:2087200008656438C1F8900000BF00221146122001F0EEF8122001F0DBF816B010BD00001D +:2087400008000240A80500202DE9F04104460E461746206803F02BFB002852D100BF94F889 +:208760005000012802D10220BDE8F081012084F8500000BF2046FFF7A9F90546002D3BD147 +:20878000606D40F60161884340F480706065606D00F4805020B1A06D20F00600A06501E055 +:2087A0000020A0651848E16CC8621848E16C08631748E16C48631C202168086000BF002042 +:2087C00084F8500000BF2068406840F01000216848602068C06840F001002168C860226851 +:2087E00002F140013B463246E06C00F061F90546206803F0EBFA05E000BF002084F850007B +:2088000000E002252846AFE785790008357A0008177A000800BF0448406820F001000249E8 +:20882000486000BF70470000002004E000BF0448406820F004000249486000BF70470000E6 +:20884000002004E000BF0448406820F002000249486000BF70470000002004E070B5044673 +:20886000002594F82500022803D00420E063012534E02068006820F00E00216808602068FD +:20888000006820F0010021680860A06C006820F48070A16C086094F8440000F01C01012083 +:2088A0008840216C4860D4E913104860606D40B1606D006820F48070616D0860D4E9161023 +:2088C0004860012084F8250000BF002084F8240000BFA06B10B12046A16B8847284670BD48 +:2088E00070B50446206C05682068066894F8440000F01C01042088402840E0B106F004005E +:20890000C8B12068006800F0200028B92068006820F004002168086094F8440000F01C012B +:2089200004208840216C4860206B002856D02046216B884752E094F8440000F01C0102204B +:208940008840284018B306F0020000B32068006800F0200040B92068006820F00A002168E5 +:208960000860012084F8250094F8440000F01C0102208840216C486000BF002084F8240052 +:2089800000BFE06A50B32046E16A884726E094F8440000F01C01082088402840F0B106F079 +:2089A0000800D8B12068006820F00E002168086094F8440000F01C0101208840216C48602C +:2089C0000120E06384F8250000BF002084F8240000BF606B10B12046616B884770BD00009A +:2089E00070B504460CB9012070BD2F49206888420BD22E492068401A1421B0FBF1F08000B4 +:208A000060642A48083820640AE027492068401A1421B0FBF1F080006064234808382064EC +:208A2000022084F825002068056847F6F0708543D4E9020108432169084361690843A1691A +:208A40000843E1690843216A08430543206805602046FFF781F8A068B0F5804F01D10020E8 +:208A600060602079A16C0860D4E913104860606860B16068042809D82046FFF791F80020ED +:208A8000616D0860D4E91610486003E000206065A065E0650020E063012084F825000020BE +:208AA00084F8240000BF9FE708040240080002402DE9F04104460D4616461F464FF000084D +:208AC00000BF94F82400012802D10220BDE8F081012084F8240000BF94F8250001283FD189 +:208AE000022084F825000020E0632068006820F00100216808603B46324629462046FFF79A +:208B000061F8206B30B12068006840F00E00216808600BE02068006820F004002168086091 +:208B20002068006840F00A0021680860A06C006800F4803028B1A06C006840F48070A16C84 +:208B40000860606D28B1606D006840F48070616D08602068006840F001002168086006E080 +:208B600000BF002084F8240000BF4FF002084046ACE7000070B5044600F0BAF9064625468C +:208B8000681C10B100F0BAF905440AE000BF0848006820F004000649086000BF00BF00BF3B +:208BA00030BF00F0A5F9801BA842EFD370BD000010ED00E0F0B50B46002178E001258D4085 +:208BC00005EA0302002A71D03B4D8E0855F826408D072E0F0F25B5402C40B0F1904F01D1AD +:208BE000002514E0354DA84201D101250FE0344DA84201D102250AE0324DA84201D1032558 +:208C000005E0314DA84201D1042500E007258E07360FB540A54223D12C4D2D6895432B4EF7 +:208C20003560351D2D689543361D3560274D803D2D689543254E803E3560351D2D689543D5 +:208C4000361D35608D072E0F0F2505FA06F41A4D8E0855F82650A543174E8F0846F82750D5 +:208C600005684F000326BE4035430560CE0800F1200555F826504E07F70E0F26BE40B54300 +:208C8000CF0800F1200646F82750C5684F000326BE40B543C560466801258D40AE43466039 +:208CA00085684F000326BE40B5438560491C23FA01F5002D82D1F0BD08000140000400483A +:208CC00000080048000C0048001000488008005870B505460024002D05DD02E06D10601C3A +:208CE000C4B2012DFAD1094850F8240068B1074850F82400806840B1044A52F82420506807 +:208D0000024A52F824209168884770BDF003002010B5044604480068204020B102480460CF +:208D20002046FFF7D5FF10BD0C08005870B503460022BDE0012696400D6805EA0604002C06 +:208D400072D04D68012D08D04D68022D05D04D68112D02D04D68122D13D198685600032542 +:208D6000B540A8435600CD68B54028439860586801259540A8430D79C5F3001595402843F7 +:208D80005860D86856000325B540A84356008D68B5402843D8604D68022D02D04D68122DF0 +:208DA00013D1D60803F1200555F826005507EE0E0F25B540A8435607F60E0D69B5402843C2 +:208DC000D60803F1200545F82600186856000325B540A8430D7905F003055600B540284322 +:208DE00018604D6805F08055B5F1805F5FD1334D960855F8260095072E0F0F25B540A84349 +:208E0000B3F1904F01D1002515E02D4DAB4201D1012510E02B4DAB4201D102250BE02A4DD4 +:208E2000AB4202D1032506E041E0284DAB4201D1042500E007259607360FB54028431F4D2C +:208E4000960845F82600224D2868A0434D6805F48035B5F5803F00D120431D4D28602D1DF3 +:208E60002868A0434D6805F40035B5F5003F00D12043174D2D1D2860154D803D2868A043B7 +:208E80004D6805F48015B5F5801F00D12043104D803D28602D1D2868A0434D6805F40015F0 +:208EA000B5F5001F00D12043094D7C3D2860521C0D68D540002D7FF43DAF70BD0800014024 +:208EC0000004004800080048000C00480010004880080058024613690B400BB1012000E09E +:208EE000002070470AB1816100E081627047000001480068704700002C000020014800780F +:208F00007047000034000020014800687047000030000020024692F8410020282DD100BF76 +:208F200092F84000012801D102207047012082F8400000BF242082F841001068006820F00A +:208F40000100136818601068006820F4805013681860106800680843136818601068006868 +:208F600040F0010013681860202082F8410000BF002082F8400000BFD7E70220D5E710B519 +:208F800002460B4692F8410020282AD100BF92F84000012801D1022010BD012082F84000DC +:208FA00000BF242082F841001068006820F00100146820601068016821F4706141EA0321F0 +:208FC000106801601068006840F0010014682060202082F8410000BF002082F8400000BF58 +:208FE000DAE70220D8E710B504460CB9012010BD242084F841002068006820F00100216882 +:209000000860204600F00CFA0020606484F84100206384F8420000BF84F8400000BF00BFB1 +:20902000E5E7000010B504460CB9012010BD94F8410028B9002084F84000204600F04AFA7E +:20904000242084F841002068006820F0010021680860606820F07060216808612068806813 +:2090600020F4004021688860E068012805D1A06840F400402168886004E0A06840F4044093 +:2090800021688860E068022802D18002216848602068406813490843216848602068C068AF +:2090A00020F400402168C860D4E904010843A16940EA01202168C860D4E9070108432168FF +:2090C00008602068006840F001002168086000206064202084F841000020206384F84200D4 +:2090E00000BFA3E7008000022DE9FC5F0446894692469B46DDE90C780E9E94F84100202857 +:209100007ED117B1B8F1000F05D14FF4007060640120BDE8FC9F00BF94F84000012801D14C +:209120000220F6E7012084F8400000BFFFF7E0FE054619230122D1032046009502F082FDD6 +:2091400008B10120E5E7222084F84100402084F84200002060646762A4F82A8060635B46F5 +:20916000524649462046CDE9006502F0D5FC30B100BF002084F8400000BF0120C9E7608D8B +:20918000FF280CD9FF2020853D48009094F828204FF080734946204602F03AFD0BE0608DEE +:2091A00020853748009094F828204FF000734946204602F02DFD00BF33460022042120467F +:2091C000009502F03FFD08B10120A2E72068406A616A0870606A401C6062208D401E20855C +:2091E000608D401E6085608D48B3208D38BB3346002280212046009502F024FD18B100E0C4 +:209200003CE0012085E7608DFF280CD9FF2020850020009094F828204FF08073494620463D +:2092200002F0F6FC0BE0608D20850020009094F828204FF000734946204602F0E9FC608DDE +:209240000028B9D12A463146204602F02AFD08B101205EE720202168C86120684068094963 +:20926000084021684860202084F84100002084F8420000BF84F8400000BF4AE7022048E7DE +:209280000024008000E800FE2DE9FC5F0446894692469B46DDE90C780E9E94F841002028F6 +:2092A0007DD117B1B8F1000F05D14FF4007060640120BDE8FC9F00BF94F84000012801D1AC +:2092C0000220F6E7012084F8400000BFFFF710FE054619230122D1032046009502F0B2FCD6 +:2092E00008B10120E5E7212084F84100402084F84200002060646762A4F82A8060635B4655 +:20930000524649462046CDE9006502F043FC30B100BF002084F8400000BF0120C9E7608D7B +:20932000FF280CD9FF2020850020009094F828204FF080734946204602F06AFC0BE0608D82 +:2093400020850020009094F828204FF000734946204602F05DFC00BF2A463146204602F0F4 +:20936000CBFC08B10120A4E7606A007821688862606A401C6062608D401E6085208D401EE9 +:209380002085608D40B3208D30BB3346002280212046009502F056FC10B1012089E73AE0C9 +:2093A000608DFF280CD9FF2020850020009094F828204FF080734946204602F029FC0BE043 +:2093C000608D20850020009094F828204FF000734946204602F01CFC608D0028BCD12A46B4 +:2093E0003146204602F05DFC08B1012061E720202168C86120684068084908402168486037 +:20940000202084F84100002084F8420000BF84F8400000BF4DE702204BE7000000E800FEC9 +:2094200070B5044600252A492068096888420DD100BF4FF4001002F04CFD4FF4001002F0F2 +:2094400050FD4FF4001002F02EFD12E020492068D1F8A81088420AD10225A80502F039FD4A +:20946000A80502F03EFDA80502F01DFD01E005F00DFBC5EBC50202EB4202154B03EB820201 +:2094800092F8502002F00F0301229A40C5EBC50303EB43030E4E06EB830393F8523003F052 +:2094A0000F060123B34042EA0301C5EBC50202EB4202074B03EB820292F8502002F0F00206 +:2094C0004FF0904303EB8210FFF774FB70BD00009C00002030B585B004462F4920680968D7 +:2094E000884226D12C4890F8500000F0F0004FF0904101EB8015142228496846FDF75CFF4A +:20950000254890F8520000F00F0101208840224991F8501001F00F020121914008430090F7 +:2095200069462846FFF702FC4FF4001002F0C3FC2FE019492068D1F8A810884227D116487C +:2095400090F8F80000F0F0004FF0904101EB80151422124914316846FDF72EFF0E4890F897 +:20956000FA0000F00F01012088400B4991F8F81001F00F0201219140084300906946284636 +:20958000FFF7D4FB4FF4000002F095FC01E005F07DFA05B030BD00009C000020581F010815 +:2095A000034800680349097808440149086070472C0000203400002010B500240948006834 +:2095C00040F4807007490860032000F0DFF9002000F00AF808B1012401E000F04FF9204655 +:2095E00010BD00000040005870B50446002511480078D8B100F08AFD0E4909784FF47A729A +:20960000B2FBF1F1B0FBF1F6304601F07AFE58B9102C07D200222146501E00F079F906487D +:20962000046004E0012502E0012500E00125284670BD000034000020300000207047704701 +:209640007047704770477047014691F83600704710B504462068006800F0010050B12068F8 +:20966000806800F0010028B10120216848602046FFF7E6FF20680068C0F3400050B1206839 +:209680008068C0F3400028B10220216848602046FFF7D4FF20680068C0F3800050B12068E8 +:2096A0008068C0F3800028B1042021684860204600F0E3F820680068C0F3C00050B1206844 +:2096C0008068C0F3C00028B10820216848602046FFF7B7FF20680068C0F3001050B12068AF +:2096E0008068C0F3001028B11020216848602046FFF7A5FF20680068C0F3401050B1206809 +:209700008068C0F3401028B12020216848602046FFF799FF20680068C0F3801050B1206864 +:209720008068C0F3801028B14020216848602046FFF788FF10BD000070B504460CB901208F +:2097400070BD6068012800D100BF4FF6FF716069884200D000BF606800B900BF94F8360082 +:2097600028B9002084F83500204600F04DF8022084F836002068C5686068012801D125F03B +:2097800006054FF6FF716069884201D025F46045606808B925F0D80519480540D4E9010107 +:2097A0000843216A0843616A0843A16A08430543606818B9E16920690843054360680128E4 +:2097C00001D1E06805434FF6FF716069884203D0D4E90510084305432068C5600949206820 +:2097E000884205D1D4E90B0108432168086202E02168E06A0862012084F8360000209FE72A +:20980000F8F119FF007C004038B504460D492068884215D140054FF0B041896D01434FF0D8 +:20982000B04291651146896D0140009100BF00BF002211462F2000F06BF82F2000F058F8F9 +:2098400038BD0000007C004010B50446022084F83600204602F0E8FC2046FFF7F5FE0328BE +:2098600000D110BD2068C06820F400202168C860012084F836000020F3E7704708B5032051 +:2098800000F084F84FF400204FF0B041096D01434FF0B04211651146096D0140009100BF0A +:2098A00000BF002211466FF00B0000F031F8002211466FF00A0000F02BF8002211466FF020 +:2098C000090000F025F800221146501F00F020F800221146101F00F01BF800221146901EB0 +:2098E00000F016F800221146501E00F011F808BD01460846002809DB00F01F0301229A4015 +:2099000043099B0003F1E023C3F8002100BF70472DE9F05F80460D46164603F077FF074687 +:2099200039462A46334601F00700C0F1070ABAF1040F02D94FF0040A01E0C0F1070AD14665 +:2099400000F1040ABAF1070F02D24FF0000A01E0A0F1030AD4464FF0010A0AFA09FAAAF1A5 +:20996000010A0AEA020A0AFA0CFA4FF0010B0BFA0CFBABF1010B0BEA030B4AEA0B04214626 +:20998000404603F04BFFBDE8F09F000000BF00F00702064B19684FF6FF031940044B0B4309 +:2099A00043EA0221014B196000BF70470CED00E00000FA050D49096821F00701891C0B4A6A +:2099C00011600B49096841F00401094A1160012801D130BF02E040BF20BF20BF0449096810 +:2099E00021F00401024A1160704700000004005810ED00E00248006800F4C0607047000027 +:209A00000004005801462B48006820F00E000A681043284A10604FF48030274A1268824360 +:209A2000254B1A6000BF00BF234A403212688243214B40331A6000BF00BF1F4A7C3A126830 +:209A400082431D4B7C3B1A6000BF00BF1A1F126882431B1F1A6000BF486800F48030B0F546 +:209A6000803F07D15801144A12680243124B1A6000BF00BF087900F0010050B14FF480301E +:209A80000D4A803A126802430B4B803B1A6000BF00BF087900F00200022809D1C003064A63 +:209AA0007C3A12680243044B7C3B1A6000BF00BF0020704704040058800800580348006869 +:209AC00020F480700149086070470000000400580348006840F4807001490860704700007D +:209AE000000400580348006840F0010001490860704700000404005810B50C48006800F4E8 +:209B0000807018B9FFF7E4FF012400E0002400BF0748006820F080704FF0B041C1F8900093 +:209B200000BF012C01D1FFF7C9FF10BD000400589000005830B585B00546012002F089F99E +:209B400004200090022001900320039000200290049069464FF09040FFF7E8F80D48006851 +:209B600000F4807018B9FFF7B3FF012400E000240948006820F0407045F0807108434FF036 +:209B8000B041C1F89000012C01D1FFF797FF05B030BD000000040058900000582DE9F047CD +:209BA00004460025A946207800F0400040282CD1206B90B1B0F5800F06D0B0F5000F12D0AE +:209BC000B0F5400F10D10DE04FF0B040C06840F480304FF0B041C86008E0201D02F05FFCBE +:209BE000054603E002E001E0012500BF00BF5DB9206BA649096821F4400101434FF0B04204 +:209C0000C2F8881000BF00E0A946208800F40060B0F5006F57D100BF9C480830006800F4F5 +:209C200040700746206CB8424BD0FFF751FF67B9206C96490831096821F4407101434FF0C2 +:209C4000B042C2F8901000BF39E090480830D0F8008000BF4FF0B040D0F8900040F480305E +:209C60008A490831086000BF00BF4FF0B040D0F8900020F48030086000BF28F44070216C27 +:209C800040EA01084FF0B040C0F8908000BFD0F8900000F0010088B1FFF72AF9064608E00C +:209CA000FFF726F9801B41F28831884201D9032503E002F0ABF90128F2D100BF00BFA9466A +:209CC00000E0A94600BF207800F0010058B1A0696E49096821F0030101434FF0B042C2F8EF +:209CE000881000BF00BF207800F0020002280BD1E0696649096821F4406101434FF0B0422A +:209D0000C2F8881000BF00BF207800F01000102802D1A06A02F04CFA207800F0200020289E +:209D200002D1E06A02F044FA207800F00400042802D1206A02F028FA207800F008000828ED +:209D400002D1606A02F020FA208800F48070B0F5807F1AD1676B384602F00AFA00BF606B6F +:209D6000B0F1006F07D14FF0B040C06840F080704FF0B041C860606BB0F1806F05D1201DBE +:209D800002F0D4FB054605B1A946208800F40070B0F5007F25D100BFA06BB0F1804F05D0DD +:209DA000A06BB0F1004F01D0A06B18B9A06B02F01BFA09E0A06B20F08057002002F014FAEE +:209DC000384602F0D5F900BF00BFA06BB0F1C05F07D14FF0B040C06840F080704FF0B0417D +:209DE000C860208800F48060B0F5806F1ED1E06B2649096821F0405101434FF0B042C2F840 +:209E0000881000BFE06BB0F1005F05D11046C06840F480301146C860E06BB0F1805F05D148 +:209E2000201D02F0CAFB054605B1A946208800F48050B0F5805F0CD1606C14490C3109689A +:209E400021F4404101434FF0B042C2F8941000BF00BF208800F40050B0F5005F13D1E06CFB +:209E60004FF0B041496A21F0300101434FF0B042516200BFA06C1146496A21F00301014367 +:209E8000516200BF00BF4846BDE8F087880000582DE9F04104460E4614B90120BDE8F0811E +:209EA0009848006800F00700B04217D29548006820F00700304393490860FFF719F8054623 +:209EC00006E0FFF715F8401B022801D90320E5E78C48006800F00700B042F2D1207800F0DB +:209EE000020002281DD1A0684FF0B041896821F0F00101434FF0B042916000BFFEF7F8FF0C +:209F0000054606E0FEF7F4FF401B022801D90320C4E700BF4FF0B0408068C0F3004000280A +:209F2000F0D0207800F0200020281CD160697649096821F0F00101434FF0B042C2F8081141 +:209F400000BFFEF7D5FF054606E0FEF7D1FF401B022801D90320A1E700BF6B480068C0F3EC +:209F600040400028F1D0207800F0400040281DD1A0696549096821F00F0141EA10114FF086 +:209F8000B042C2F8081100BFFEF7B2FF054606E0FEF7AEFF401B022801D903207EE700BF1E +:209FA00059480068C0F300400028F1D0207800F0040004281DD1E0684FF0B041896821F498 +:209FC000E06101434FF0B042916000BFFEF790FF054606E0FEF78CFF401B022801D9032064 +:209FE0005CE700BF4FF0B0408068C0F340400028F0D0207800F0080008281ED12169C8002C +:20A000004FF0B041896821F4605101434FF0B042916000BFFEF76CFF054606E0FEF768FF47 +:20A02000401B022801D9032038E700BF4FF0B0408068C0F380400028F0D0207800F00100C5 +:20A0400098B36068022804D101F0ACFFA8B9012024E76068032804D102F083F868B901204E +:20A060001CE7606820B902F02BF830B9012015E701F0A6FF08B9012010E760684FF0B041BA +:20A08000896821F0030101434FF0B042916000BFFEF72EFF054609E0FEF72AFF401B41F293 +:20A0A0008831884202D90320F8E605E001F05CFF6168B0EB810FEFD11248006800F00700A3 +:20A0C000B04217D90F48006820F0070030430D490860FEF70DFF054606E0FEF709FF401B0D +:20A0E000022801D90320D9E60648006800F00700B042F2D102F090FBFEF706FF0746FFF75E +:20A1000073FACBE6004000580801005810B500F033F84FF0B041896801F0F0010909034AE6 +:20A1200052F82110B0FBF1F010BD0000141E010810B5FFF7EBFF4FF0B041896801F4E06114 +:20A14000090A034A12F8211001F01F01C84010BD541E010810B5FFF7D9FF4FF0B04189684F +:20A1600001F46051C90A034A12F8211001F01F01C84010BD541E01082DE9F04101F0F4FE53 +:20A1800006463EB901F093FFC0F30310234951F820403FE0042E01D1214C3BE0082E07D165 +:20A1A00001F0FAFE012801D11D4C33E01D4C31E001F0CBFF0746012F0FD0022F02D0032F79 +:20A1C0000AD101E0164D10E001F0E6FE012801D1134D00E0134D08E000BF01F068FFC0F34E +:20A1E00003100E4951F8205000BF00BF01F0B3FF68434FF0B041C96801F07001012202EB9D +:20A200001111B0FBF1F14FF0B040C06802EB5070B1FBF0F42046BDE8F0810000741E0108E4 +:20A220000024F4000048E8012DE9F041044614B90120BDE8F081207800F0200020286ED111 +:20A2400001F092FE064601F080FF07461EB10C2E2FD1012F2DD101F033FF18B1E06908B947 +:20A260000120E6E701F023FF616A88420CD2606A02F042FA08B10120DBE7606A01F031FFEB +:20A28000206A01F023FF0BE0606A01F02AFF206A01F01CFF606A02F02FFA08B10120C8E74E +:20A2A00002F0BAFAF8480068FFF79EF980B30120BFE7E069B8B101F0F1FEFEF719FE0546E0 +:20A2C00006E0FEF715FE401B022801D90320B0E701F0F6FE0028F4D0606A01F002FF206A60 +:20A2E00001F0F4FE1AE000BF4FF0B040006820F001004FF0B041086000BFFEF7F9FD05468D +:20A3000008E0FEF7F5FD401B022803D9032090E704E004E001F0D4FE0028F2D100BF2078A6 +:20A3200000F0010000285BD001F01EFE064601F00CFF0746082E03D00C2E08D1032F06D112 +:20A3400001F030FE78B3606868BB012071E700BF6068B0F5803F02D101F015FE1CE06068C9 +:20A36000B0F5A02F0CD100BF4FF0B040006840F480204FF0B041086000BF01F004FE0BE02D +:20A3800000BF4FF0B040006820F480304FF0B041086000BF01F0EEFD00BF606880B1FEF7C3 +:20A3A000A7FD054607E01AE0FEF7A2FD401B642801D903203DE701F0F5FD0028F4D00EE074 +:20A3C000FEF796FD054606E0FEF792FD401B642801D903202DE701F0E5FD0028F4D100BFC9 +:20A3E000207800F0020002284FD101F0BDFD064601F0ABFE0746042E03D00C2E0CD1022F5E +:20A400000AD101F0DDFD18B1E06808B9012010E7206901F0DBFD37E0E068E0B100BF4FF06C +:20A42000B040006840F480704FF0B041086000BFFEF75EFD054606E0FEF75AFD401B0228F7 +:20A4400001D90320F5E601F0BBFD0028F4D0206901F0BCFD18E000BF4FF0B040006820F4FA +:20A4600080704FF0B041086000BFFEF741FD054606E0FEF73DFD401B022801D90320D8E6C2 +:20A4800001F09EFD0028F4D100BF207800F00800082804D0207800F01000102852D1606934 +:20A4A000F0B3207800F0100010284CD101F0DAFD80B901F0CBFDFEF71BFD054606E0FEF71F +:20A4C00017FD401B022801D90320B2E601F0CAFD0028F4D000BF6D48006840F004004FF05B +:20A4E000B041C1F8940000BFFEF702FD054606E0FEF7FEFC401B032801D9032099E601F058 +:20A50000C5FD0028F4D0A0696049096821F4706141EA00214FF0B042C2F8941000BF00E00A +:20A5200031E001F087FDFEF7E3FC054606E0FEF7DFFC401B022801D903207AE601F092FD5E +:20A540000028F4D141E001F081FDFEF7D1FC054606E0FEF7CDFC401B022801D9032068E6FD +:20A5600001F080FD0028F4D001F084FD06E0FEF7BFFC401B032801D903205AE601F086FD42 +:20A580000028F4D121E001F075FDFEF7B1FC054606E0FEF7ADFC401B032801D9032048E648 +:20A5A00001F074FD0028F4D101F044FDFEF7A0FC054606E0FEF79CFC401B022801D9032049 +:20A5C00037E601F04FFD0028F4D1207800F00400042870D12E48006800F4807090B9FFF73A +:20A5E00077FAFEF785FC054606E0FEF781FC401B022801D903201CE62548006800F4807094 +:20A600000028F2D000BFA068012802D101F0EAFC25E0A06805280DD100BF1C48001F0068F4 +:20A6200040F004004FF0B041C1F8900000BF01F0D9FC14E000BF1548001F006820F0010040 +:20A640004FF0B041C1F8900000BF00BF0846D0F8900020F00400C1F8900000BF00BF00BFC3 +:20A66000A068B8B1FEF744FC054608E0FEF740FC401B41F28831884201D90320D9E501F013 +:20A68000BDFC0028F2D016E0300000209400005800040058FEF72CFC054608E0FEF728FC20 +:20A6A000401B41F28831884201D90320C1E501F0A5FC0028F2D1207800F04000402834D134 +:20A6C000A06AC8B100BF7F48006840F001004FF0B041C1F8980000BFFEF70AFC054606E06C +:20A6E000FEF706FC401B022801D90320A1E501F05FFC0028F4D018E000BF7248006820F03A +:20A7000001004FF0B041C1F8980000BFFEF7F0FB054606E0FEF7ECFB401B022801D9032089 +:20A7200087E501F045FC0028F4D1E06A00286ED001F01AFC07464FF0B040C668E06A0228B9 +:20A7400070D106F00301206B814218D106F07001606B814213D1C6F30621A06B88420ED11A +:20A7600006F47811E06B814209D106F06061206C814204D106F06041606C814253D00C2F0F +:20A780004ED04FF0B040006800F0806008B101204FE501F0C8FCFEF7ABFB054606E0FEF7B0 +:20A7A000A7FB401B022801D9032042E54FF0B040006800F000700028F1D1D4E90C01084358 +:20A7C000A16B40EA0120E16B0843216C0843616C08434FF0B041C9683B4A114008434FF0DA +:20A7E000B041C86001F0A8FC4FF0B040C06840F080504FF0B041C860FEF77AFB054607E060 +:20A80000FEF776FB401B022802D9032011E557E04FF0B040006800F000700028F0D04EE015 +:20A82000012006E522E04FF0B040006800F0007098BB01F081FC4FF0B040C06840F08050FB +:20A840004FF0B041C860FEF753FB054606E0FEF74FFB401B022801D90320EAE44FF0B0406E +:20A86000006800F000700028F1D028E00C2F24D001F059FC4FF0B040C06820F003004FF001 +:20A88000B041C8600846C068104908404FF0B041C860FEF72DFB054607E010E0FEF728FBD9 +:20A8A000401B022801D90320C3E44FF0B040006800F000700028F1D101E00120B9E400BF30 +:20A8C0000020B6E4980000588C80C111FFFFFEEE014600BF91F82000012801D10220704783 +:20A8E000012081F8200000BF022081F8210000BFCA200A68506253200A68506200BF086890 +:20A90000806840F020000A68906000BFFF200A68506200BF012081F8210000BF002081F8C9 +:20A92000200000BF00BFDAE77047000010B504462068C068C0F3802050B12046FFF7F4FF9F +:20A940002068C06800F0800060F490602168C8604FF4002002490860012084F8210010BD41 +:20A960000C08005810B5044607F0D6F810BD70B504460E4600BF94F82000012801D102207F +:20A9800070BD012084F8200000BF022084F8210000BFCA202168486253202168486200BF0E +:20A9A000B6F5807F2BD12068806820F48070216888602068806820F4805021688860FEF752 +:20A9C00097FA054614E0FEF793FA401BB0F57A7F0ED900BFFF202168486200BF032084F8D6 +:20A9E000210000BF002084F8200000BF0320C7E72068C06800F001000028E4D02AE020681C +:20AA0000806820F40070216888602068806820F4005021688860FEF76BFA054614E0FEF786 +:20AA200067FA401BB0F57A7F0ED900BFFF202168486200BF032084F8210000BF002084F8EA +:20AA4000200000BF03209BE72068C068C0F340000028E4D000BFFF202168486200BF012002 +:20AA600084F8210000BF002084F8200000BF00BF86E7000070B505460B461646286840687E +:20AA80000E4900EA0104200CD870C4F30420587004F03F009870C4F3423018705EB9D87806 +:20AAA00001F072FED870587801F06EFE5870987801F06AFE9870002070BD00003FFFFF00FD +:20AAC00070B504460B4616462068806A586020680069C0F30E009860206800680F4900EA54 +:20AAE0000105C5F305401870C5F30620587005F07F00987005F48000000CD8705EB9187835 +:20AB000001F042FE1870587801F03EFE5870987801F03AFE9870002070BD00007F7F7F00AC +:20AB200010B504460CB9012010BD94F8210028B9002084F82000204600F06CF8022084F8B1 +:20AB4000210000BFCA202168486253202168486200BF204601F030FE48B100BFFF202168AE +:20AB6000486200BF042084F821000120DCE720688068274908402168886021696068084391 +:20AB8000A1690843216889680843216888602168E068086120680169208941EA0040216861 +:20ABA00008612068C06820F080002168C8602068C06C20F003002168C8646169E069084361 +:20ABC0002168C96C08432168C8642068806800F0200090B9204600F065FA70B100BFFF203A +:20ABE0002168486200BF042084F8210000BF002084F8200000BF012096E700BFFF20216863 +:20AC0000486200BF012084F8210000208CE70000BFFF8FFF10B5044601F088F90022114634 +:20AC20000320FEF775FE0320FEF762FE10BD00002DE9F04704460D46914600BF94F8200018 +:20AC4000012802D10220BDE8F087012084F8200000BF022084F82100B9F1000F2AD1206843 +:20AC6000806800F0400000B102E00020E87000BFE86900B900E000BF287801F08FFD4FEAF3 +:20AC8000004A687801F08AFD4AEA002AA87801F085FD4AEA000AE8784AEA004A95F8200058 +:20ACA00001F07CFD4AEA0060E9690843696940EA01071FE02068806800F0400000B102E0C3 +:20ACC0000020E87000BFE86900B900E000BF28780004697840EA0120A9780843E97840EACD +:20ACE000014095F8201040EA0160E9690843696940EA0107A969686840EA010800BFCA206C +:20AD00002168486253202168486200BF686AB0F5807F3ED12068806820F480702168886031 +:20AD20002068C06800F0800060F4C0702168C860FEF7DEF8064614E0FEF7DAF8801BB0F5AC +:20AD40007A7F0ED900BFFF202168486200BF032084F8210000BF002084F8200000BF032026 +:20AD600071E72068C06800F001000028E4D02068C7612068C0F844802068806840F48070B6 +:20AD8000216888602068806840F48050216888603DE02068806820F4007021688860206853 +:20ADA000C06800F0800060F420702168C860FEF79FF8064614E0FEF79BF8801BB0F57A7FD9 +:20ADC0000ED900BFFF202168486200BF032084F8210000BF002084F8200000BF032032E786 +:20ADE0002068C068C0F340000028E4D0206807622068C0F848802068806840F4007021683E +:20AE000088602068806840F40050216888600E48006840F400300C4908600B488038006893 +:20AE200040F4003008498039086000BFFF202168486200BF012084F8210000BF002084F853 +:20AE4000200000BF00BFFEE6800800582DE9F04104460D46164600BF94F82000012802D1E9 +:20AE60000220BDE8F081012084F8200000BF022084F821004EB9687800F01000102804D16B +:20AE8000687800F0EF000A30687096B9E87801F085FC4FEA0048687801F080FC48EA002898 +:20AEA000A87801F07BFC48EA0008287848EA403709E0E8780004697840EA0120A9780843A2 +:20AEC000297840EA413700BFCA202168486253202168486200BF204601F06EFC70B100BF4D +:20AEE000FF202168486200BF042084F8210000BF002084F8200000BF0120B2E718483840B4 +:20AF0000216848602068C06820F080002168C8602068806800F0200090B9204600F0C2F836 +:20AF200070B100BFFF202168486200BF042084F8210000BF002084F8200000BF012090E78D +:20AF400000BFFF202168486200BF012084F8210000BF002084F8200000BF00BF81E7000002 +:20AF60003FFFFF002DE9F04104460D46174600BF94F82000012802D10220BDE8F081012093 +:20AF800084F8200000BF022084F82100DFB92068806800F0400000B102E00020E87000BF95 +:20AFA000287801F0FBFB4FEA0048687801F0F6FB48EA0028A87801F0F1FB48EA0008E878D6 +:20AFC00048EA004612E02068806800F0400000B102E00020E87000BF28780004697840EAEE +:20AFE0000120A9780843E97840EA014600BFCA202168486253202168486200BF204601F05A +:20B00000DBFB70B100BFFF202168486200BF042084F8210000BF002084F8200000BF01204D +:20B02000ABE71F483040216808602068806820F4802021688860D5E903010843216889689A +:20B040000843216888602068C06820F080002168C8602068806800F0200090B9204600F024 +:20B0600021F870B100BFFF202168486200BF042084F8210000BF002084F8200000BF0120AA +:20B080007BE700BFFF202168486200BF012084F8210000BF002084F8200000BF00BF6CE774 +:20B0A0007F7F7F0070B504462068C06820F0A0002168C860FDF71CFF054607E0FDF718FF47 +:20B0C000401BB0F57A7F01D9032070BD2068C06800F020000028F1D00020F6E710B5044698 +:20B0E0000CB9012010BD022084F85D002068006820F0400021680860204600F06BF8002098 +:20B10000206684F85D0000BF84F85C0000BF00BFE8E770B504460CB9012070BD606A00B9E7 +:20B1200000BF0021A16294F85D0028B9002084F85C00204600F09AF8022084F85D002068FF +:20B14000006820F0400021680860E068B0F5E06F01D9002501E04FF48055E068B0F5706F46 +:20B1600005D0E068B0F5E06F01D00021A162206B40B9E068B0F5E06F02D90221216301E0A6 +:20B1800001212163D4E9010108432169084361690843218B01F400710843E1690843216A98 +:20B1A0000843A16A0843216808600421A06901EA1040616A0843616B0843E1680843284368 +:20B1C0002168486000202066012084F85D000020A3E7000070B505460024234928680968F3 +:20B1E00088420AD14FF480504FF0B041096E81434FF0B042116600BF01E003F047FCC4EBFF +:20B20000C402194B03EB021292F8682002F00F0301229A40C4EBC403134E06EB031393F886 +:20B220006A3003F00F060123B3401A43C4EBC4030D4E06EB031393F86C3003F00F060123CD +:20B24000B34042EA0301C4EBC402074B03EB021292F8682002F0F0024FF0904303EB82107A +:20B26000FDF7A8FC70BD00009C01002030B587B00446214920680968884239D11E4890F8C1 +:20B28000680000F0F0004FF0904101EB801514221A4902A8FCF790F8174890F8680000F0D8 +:20B2A0000F0101208840144991F86A1001F00F02012191400843104991F86C1001F00F0295 +:20B2C000012191400843029002A92846FDF72EFD4FF480504FF0B041096E01434FF0B04237 +:20B2E00011661146096E0140019100BF00BF01E003F0CCFB07B030BD9C010020A81F0108EC +:20B30000704770B504462546681EB0F1807F01D301200FE0681E4FF0E02148610F214FF0B4 +:20B32000FF3002F07BFA00204FF0E021886107200861002070BD10B5FFF7E2FF10BD704731 +:20B340007047704710B504460CB9012010BD2420C4F880002068006820F00100216808604B +:20B360000020216808602168486021688860204600F050F900208034A06020606060803CAB +:20B3800000BF84F87C0000BF00BFDFE7704700002DE9F04704462068C56920680668206830 +:20B3A000876840F60F0005EA0008B8F1000F0FD105F0200060B106F0200010B907F08050FE +:20B3C00030B1E06E10B12046E16E8847BDE8F087B8F1000F7ED06E48384018B96D483040B3 +:20B3E0000028F7D005F0010058B106F4807040B1012021680862D4F8880040F00100C4F82F +:20B40000880005F0020058B107F0010040B1022021680862D4F8880040F00400C4F88800DA +:20B4200005F0040058B107F0010040B1042021680862D4F8880040F00200C4F8880005F04B +:20B44000080070B106F0200010B95148384040B1082021680862D4F8880040F00800C4F87F +:20B46000880005F4006060B106F0806048B14FF4006021680862D4F8880040F02000C4F815 +:20B480008800D4F88800002844D005F0200050B106F0200010B907F0805020B1E06E10B1F8 +:20B4A0002046E16E8847D4F888902068806800F04000402802D009F0280028B3204601F0F7 +:20B4C00013FB2068806800F04000402818D12068806800E01FE020F0400021688860A06F4E +:20B4E00050B12D48A16F8863A06FFDF7B7F988B1A06F816B88470DE02046FFF747FF09E0AD +:20B500002046FFF743FF05E02046FFF73FFF0020C4F888005AE705F4801050B107F4800064 +:20B5200038B14FF48010216808622046FFF709FF4CE705F0800058B106F0800010B907F40D +:20B54000000028B1206F10B12046216F88473DE705F0400030B106F0400018B1204601F06D +:20B56000D7FA33E705F4000030B106F0804018B12046FFF7E5FE29E705F0807030B106F07C +:20B58000004018B12046FFF7DAFE1FE700BF1DE70100001020010004CFCA000810B50446BF +:20B5A0000CB9012010BDA06900B100E000BFD4F8800028B9002084F87C00204600F070F87C +:20B5C0002420C4F880002068006820F0010021680860204601F0AEFA012800D1E2E7A06A2D +:20B5E00010B1204601F0BDF92068406820F49040216848602068806820F02A00216888601D +:20B600002068006840F0010021680860204601F024FAC7E770B505460024204928680968F7 +:20B6200088420AD14FF480404FF0B041096E81434FF0B042116600BF01E003F027FA04EBAC +:20B64000840202EB4412154B03EB820292F8902002F00F0301229A4004EB840303EB441359 +:20B660000E4E06EB830393F8923003F00F060123B34042EA030104EB840202EB4412074B51 +:20B6800003EB820292F8902002F0F0024FF0904303EB8210FDF78EFA70BD000018020020A5 +:20B6A00030B587B00446214920680968884239D11E4890F8900000F0F0004FF0904101EB93 +:20B6C000801514221A4902A8FBF776FE174890F8900000F00F0101208840144991F8921044 +:20B6E00001F00F02012191400843029002A92846FDF71CFB012200212420FEF709F9242091 +:20B70000FEF7F6F84FF480404FF0B041096E01434FF0B04211661146096E0140019100BF50 +:20B7200000BF01E003F0B2F907B030BD18020020BC1F01082DE9F84F04460E4617469946D2 +:20B74000D4F8800020285ED106B117B90120BDE8F88F00BF94F87C00012801D10220F6E791 +:20B76000012084F87C0000BF0020543460632120E062FDF7BDFB824627806780543CA06869 +:20B78000B0F5805F04D1206910B90025B04602E035464FF0000800BF002084F87C0000BFA9 +:20B7A0001DE05346002280212046CDF8009001F0B1FF08B10320CAE745B9B8F80000C0F3E6 +:20B7C00008002168886208F1020803E02878216888626D1CB4F85600401EA4F85600B4F86E +:20B7E00056000028DDD15346002240212046CDF8009001F08FFF08B10320A8E72020C4F860 +:20B8000080000020A3E70220A1E7704710B502480068804710BD00004800002010B5202124 +:20B82000024800F068FBFFF7F1FF10BD000C005810B500F007F80121014800F05AFB10BD23 +:20B84000000C005808B507E06946064800F0D1FD0549009809688847024800F0B9FD0028E7 +:20B86000F2D008BDC80003204400002010B50821054800F040FB054800688047082102489D +:20B8800000F047FB10BD0000000C00582800002010B50221144800F03FFB40B11248001D27 +:20B8A00001680220884310B100F036F81AE001210D4800F031FB40B10B48001D01680120DB +:20B8C000884310B1FFF7B4FF0CE00821064800F023FB38B10448001D01680820884308B15B +:20B8E00000F038F810BD0000000C005810B50221024800F000FB00F003F810BD000C0058BE +:20B9000010B50349C968086802490968884710BD000003204C00002010B500F007F80221B7 +:20B92000014800F0E6FA10BD000C005808B507E06946064800F05DFD0549009809688847AC +:20B94000024800F045FD0028F2D008BDD00003205000002010B500F007F80821014800F043 +:20B96000C8FA10BD000C005808B506E06946064800F03FFD009800F0F3FF034800F028FD2E +:20B980000028F3D008BD0000B000032010B502211D4800F0B5FA48B91B48001D01684FF40B +:20B9A0000030884310B1FFF7A1FF2BE00221164800F0A6FA48B91448001D01684FF40030C3 +:20B9C000884310B1FFF792FF1CE008210E4800F097FA48B90C48001D01684FF4002088434F +:20B9E00010B1FFF743FF0DE02021074800F088FA40B90548001D01684FF40010884308B1BC +:20BA0000FFF70CFF10BD0000000C005800BF07A003F0A6F907A003F0A3F908A003F0A0F992 +:20BA20000BA003F09DF900BF03F0A4F81B5B303B33316D004552524F523A2000486172646F +:20BA40004661756C745F48616E646C65720A0D001B5B306D0000000001688969C1F3400153 +:20BA600011B10021026891620168896901F0010129B90168896941F00101026891617047B5 +:20BA800070B504460D46164620688069C0F3001000283DD017E0681CA8B1FDF729FA801B99 +:20BAA000A84200D87DB9606C40F020006064202084F84100002084F8420000BF84F8400058 +:20BAC00000BF012070BD20688069C0F340100028E1D010202168C86120202168C8612046D2 +:20BAE000FFF7BAFF206840680A49084021684860606C40F004006064202084F841000020BA +:20BB000084F8420000BF84F8400000BF0120D9E70020D7E700E800FE2DE9F843044689461E +:20BB200015461E46DDE908781948F2B2002349460090204600F06CF842463946204600F0A2 +:20BB4000DBF810B10120BDE8F883012E03D1E8B2216888620EE0C5F3072021688862424638 +:20BB60003946204600F0C8F808B10120EBE7E8B2216888623B46002240212046CDF80080C8 +:20BB800000F060F808B10120DDE70020DBE70000002000802DE9F8430446894615461E4614 +:20BBA000DDE908781948F2B2C30249460090204600F02EF842463946204600F09DF810B127 +:20BBC0000120BDE8F883012E03D1E8B2216888620EE0C5F307202168886242463946204667 +:20BBE00000F08AF808B10120EBE7E8B2216888623B46002280212046CDF8008000F022F821 +:20BC000008B10120DDE70020DBE7000000200080F0B5059C05686D684FF4806606EA5456B9 +:20BC200066F0FC2646F4C046B543C1F309064FF47F0707EA02473E431E432643354306685D +:20BC40007560F0BD2DE9F04104460E4617461D46DDF8188019E0681CB8B1FDF749F9A0EBA9 +:20BC60000800A84200D885B9606C40F020006064202084F84100002084F8420000BF84F8C6 +:20BC8000400000BF0120BDE8F081206880693040B04201D1012000E00020B842DBD00020E3 +:20BCA000F1E770B504460D4616461DE0324629462046FFF7E5FE08B1012070BDFDF718F95F +:20BCC000801BA84200D87DB9606C40F020006064202084F84100002084F8420000BF84F8DB +:20BCE000400000BF0120E8E720688069C0F340100028DBD00020E0E770B504460D46164609 +:20BD00001FE0324629462046FFF7BAFE08B1012070BD681CA8B1FDF7EBF8801BA84200D811 +:20BD20007DB9606C40F020006064202084F84100002084F8420000BF84F8400000BF0120B7 +:20BD4000E6E720688069C0F340000028D9D00020DEE710B5FFF79CFD10BD10B5FFF716FE0C +:20BD600010BD00008168024A1140491C81607047C0FFFF7F024602F1600000EB81031868AC +:20BD800000F0F840704701468868C0F3C000704701468868C0F3400070470146886800F05B +:20BDA0000100704701468868C0F30070704701468868C0F3800070470146C86800F440608E +:20BDC00008B9012070470020FCE700008168024A1140091D81607047C0FFFF7F70B500F130 +:20BDE0001404C1F3406504EB85031C68C1F304560725B540AC43C1F3045502FA05F52C4347 +:20BE00001C6070BD826822F0E0720A438260704710B500F1600404EB81031C6824F00044DC +:20BE200014431C6010BD08B54FF0B041896C01434FF0B04291641146896C0140009100BF39 +:20BE400008BD4FF0B041C96C81434FF0B042D164704708B54FF0B041C96C01434FF0B04240 +:20BE6000D1641146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D164114688 +:20BE8000C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96C01407E +:20BEA000009100BF08BD4FF0B041896D81434FF0B0429165704708B54FF0B041896D01437E +:20BEC0004FF0B04291651146896D0140009100BF08BD4FF0B041896B01434FF0B04291630B +:20BEE00070474FF0B041896B81434FF0B0429163704781607047426842EA014242607047BD +:20BF00000246D0680840884201D1012070470020FCE70A04826070470246D06908408842A8 +:20BF200001D1012070470020FCE700000448006840F400404FF0B041C1F8900070470000FC +:20BF400090000058024800680007000E7047000008010058014603480068084041EA10405D +:20BF600070470000880000584FF0B040806800F00C0070474FF0B040006820F480204FF0D6 +:20BF8000B041086070474FF0B040006840F480304FF0B041086070474FF0B0400068C0F37D +:20BFA000005070474FF0B0400068C0F34040704702480068C0F340007047000098000058AD +:20BFC0004FF0B0400068C0F3802070474FF0B041496821F0FE4141EA00614FF0B042516021 +:20BFE000704700000448006840F001004FF0B041C1F89000704700009000005802480068DB +:20C00000C0F34000704700009000005802480068C0F340007047000090000058044909688C +:20C0200021F0180101434FF0B042C2F890107047900000580448006820F001004FF0B04173 +:20C04000C1F8940070470000940000580448006840F001004FF0B041C1F8940070470000D7 +:20C060009400005802480068C0F3400070470000940000580448006820F004004FF0B04194 +:20C08000C1F89400704700009400005802480068C0F3C00070470000940000584FF0B040B9 +:20C0A000006840F001004FF0B041086070474FF0B041096801F0F000B02800D9B0207047DE +:20C0C0004FF0B0400068C0F3400070474FF0B041496821F47F4141EA00214FF0B04251603B +:20C0E00070474FF0B041096821F0F00101434FF0B042116070474FF0B040006820F08060C2 +:20C100004FF0B041086070474FF0B040006840F080604FF0B041086070474FF0B040006843 +:20C12000C0F3C06070474FF0B040006820F080704FF0B041086070474FF0B040006840F0C8 +:20C1400080704FF0B041086070474FF0B040C06800F0030070474FF0B040C068C0F306206F +:20C1600070474FF0B0400068C0F34060704700000449096821F0406101434FF0B042C2F8C8 +:20C180008810704788000058084909684FF47F2202EA101291434FF47F2202EA00121143B2 +:20C1A0004FF0B042C2F88810704700008800005805490968020C1204914341EA00414FF003 +:20C1C000B042C2F8881070478800005805490968020C1204914341EA00414FF0B042C2F876 +:20C1E00088107047880000580449096821F0404101434FF0B042C2F8881070478800005862 +:20C2000010B50748FDF724FA0548FDF71DFB0548406818B1034A10685168884710BD0000C7 +:20C2200070050020100200202DE9F04704464FF0000A72B657492068084418B1B0F5C05F2E +:20C240000CD105E04FF44020FFF784FE824606E04FF44010FFF77EFE824600E000BF00BF28 +:20C26000206887682068D0F80C8020684569206886692068D0F8209046492068084418B192 +:20C28000B0F5C05F21D110E04FF000404FF0B041896B01434FF0B042916300BF00BF114617 +:20C2A000896B8143916300BF10E020204FF0B041C96B01434FF0B042D16300BF00BF114601 +:20C2C000C96B8143D16300BF00E000BF00BF0DB9002E4DD02F492068084418B1B0F5C05F2B +:20C2E0000AD104E04FF44020FFF770FF05E04FF44010FFF76BFF00E000BF00BF95B1206873 +:20C30000006940F0010021680861206845610821204600F041F8032801D184F836000820D4 +:20C320002168486096B12068006940F0010021680861206886611021204600F02DF803282B +:20C3400001D184F8360010202168486011492068084418B1B0F5C05F08D103E05046FFF7F5 +:20C3600035FF04E05046FFF731FF00E000BF00BF2068006920F00100216808612068876028 +:20C380002068C0F80C802068C0F8209062B6BDE8F08700000084FFBF30B5034600200B4CC6 +:20C3A00024681425B4FBF5F44FF47A75B4FBF5F404FB05F200BF521E02B903201C68246843 +:20C3C0000C408C4201D0002AF5D130BD3800002070B5044601F036FA064672B62068A042CF +:20C3E00001D1012500E00025304601F03DFA284670BD70B504460D4601F024FA064672B6C2 +:20C4000020682860206800F004F8304601F02CFA70BD70B5044601F015FA054672B6D4E93F +:20C4200000010860D4E900104860284601F01CFA70BD00BFFEE7704700BF0BA002F090FC39 +:20C440000BA002F08DFC0CA002F08AFC10A002F087FC00BF00BF1048006800F400600028B3 +:20C46000F9D102F087FB00001B5B303B33316D004552524F523A20005056445F50564D5F4D +:20C4800049525148616E646C65720A0D000000001B5B306D0000000014040058704770B57C +:20C4A00004460025FFF727FEFCF722FD064606E0FCF71EFD801B022801D9032503E0FFF700 +:20C4C0002CFE0028F4D100BF75BB4FF0B040006920F4FE40216840EA01204FF0B0410861FF +:20C4E0000846006920F47810616808434FF0B0410861FFF709FEFCF7FBFC064606E0FCF730 +:20C50000F7FC801B022801D9032503E0FFF705FE0128F4D100BF3DB94FF0B04000692169C0 +:20C5200008434FF0B0410861284670BD70B504460025FFF7E0FDFCF7DBFC064606E0FCF726 +:20C54000D7FC801B022801D9032503E0FFF7E5FD0028F4D100BF75BB4FF0B040006920F4FE +:20C56000FE40216840EA01204FF0B04108610846006920F06060A16808434FF0B04108619C +:20C58000FFF7C2FDFCF7B4FC064606E0FCF7B0FC801B022801D9032503E0FFF7BEFD0128EE +:20C5A000F4D100BF3DB94FF0B0400069216908434FF0B0410861284670BD70B504460025CC +:20C5C000FFF799FDFCF794FC064606E0FCF790FC801B022801D9032503E0FFF79EFD002838 +:20C5E000F4D100BF75BB4FF0B040006920F4FE40216840EA01204FF0B04108610846006979 +:20C6000020F06040E16808434FF0B0410861FFF77BFDFCF76DFC064606E0FCF769FC801B4E +:20C62000022801D9032503E0FFF777FD0128F4D100BF3DB94FF0B0400069216908434FF032 +:20C64000B0410861284670BDF0B58BB004460E46274B0FCB07AD0FC5254A1032D2E9001017 +:20C660009268CDE905020491214B1C33D3E90020D3E9021301AD0BC500920027B6F5007FA5 +:20C680000DD1002008E007A951F82010A14202D35DF8207002E0401C0428F4D30DE00020B0 +:20C6A00008E004A951F82010A14202D35DF8207002E0401C0328F4D300BF0E48006820F012 +:20C6C000070038430B490860FCF712FC054607E0FCF70EFC401B022802D903200BB0F0BD01 +:20C6E0000448006800F00700B842F1D10020F5E7E81D0108004000582DE9F0410446B02CC4 +:20C7000002D90E48C56A04E00C48C4F3031150F82150FFF717FCC0F30310094951F8200073 +:20C72000B5FBF0F6FDF766F980460648B6FBF0F741463846FFF788FFBDE8F081741E010831 +:20C74000141E010840420F0010B50D4C4FF400300C49086020688068C0F3003078B12068BB +:20C76000C068C0F3002050B12068C06800F0800060F4C0702168C8602046FEF7F3F810BD55 +:20C78000080500200C0800580146080900EB8000420001F00F001044C0B270470246002313 +:20C7A000114603E05B1CA1F10A00C1B20A29F9D2180741EA1060704770B504462068C0682B +:20C7C00000F04000A8B94FF0FF302168C860FCF78FFB054607E0FCF78BFB401BB0F57A7F88 +:20C7E00001D9032070BD2068C06800F040000028F1D00020F6E7000010B50248FEF796F8B7 +:20C8000010BD000008050020704710B5FCF7C8FEFEF791FD10BD0000F0B54FF0B046366821 +:20C82000C6F303162B4F57F826204FF0B046B66806F00C0636B1042E07D0082E09D00C2E83 +:20C8400035D10AE0244E326034E0244E224F3E6030E0234E204F3E602CE04FF0B046F66822 +:20C8600006F003034FF0B046F668C6F30216711C022B03D1194EB6FBF1F007E0032B03D1E8 +:20C88000174EB6FBF1F001E0B2FBF1F04FF0B046F668C6F3062670434FF0B046F66801274C +:20C8A00007EB5675B0FBF5F60B4F3E6002E00A4E326000BF00BF4FF0B046B668C6F30316BE +:20C8C000084F57F82640044E3668B6FBF4F6024F3E60F0BD741E0108380000200024F4001A +:20C8E0000048E801141E01081948006840F47000174908604FF0B040006840F001004FF090 +:20C90000B04108604FF4E020886008460068114908404FF0B04108600F48006820F00500CF +:20C92000C1F894000846D0F8980020F001000A49091D086009484FF0B041C86008610846AA +:20C94000006820F480200860002088617047000088ED00E0FBFEF6FA940000580010042233 +:20C96000704790F8281001F0010139B10168496821F40031C26A11430268516090F82810A8 +:20C9800001F00201022907D10168496821F48031026B11430268516090F8281001F004012E +:20C9A000042907D10168496821F48021426B11430268516090F8281001F00801082907D1C3 +:20C9C0000168496821F40041826B11430268516090F8281001F01001102907D1016889685E +:20C9E00021F48051C26B11430268916090F8281001F02001202907D10168896821F40051C2 +:20CA0000026C11430268916090F8281001F04001402913D10168496821F48011426C1143F8 +:20CA200002685160416CB1F5801F07D10168496821F4C001826C11430268516090F8281004 +:20CA400001F08001802907D10168496821F40021C26C114302685160704738B504460020E8 +:20CA6000C4F88800FCF744FA05462068006800F0080008280CD16FF07E402B4600224FF40E +:20CA800000110090204600F045FE08B1032038BD2068006800F0040004280CD16FF07E4081 +:20CAA0002B4600224FF480010090204600F032FE08B10320EBE72020C4F88000C4F884009F +:20CAC00000BF002084F87C0000BF00BFDFE770B50546AC6A0020A4F85E00A4F85600204643 +:20CAE000FEF754FC70BD00000168096821F490710268116001688968044A114002689160A5 +:20CB00002021C0F884100021C1667047FEFFFFEF10B504462068006820F04000216808605E +:20CB20002020C4F88000002020672046FEF76DFE10BD00002DE9FC5F04464FF0000900201C +:20CB400000908346FE492068884200D100E000BF2169A068084361690843E16940EA010A02 +:20CB6000606E40EA0A0A20680068F649084040EA0A00216808602068406820F44050E168F0 +:20CB8000084321684860D4F818A0ED492068884202D0206A40EA0A0A20688068EA49084088 +:20CBA00040EA0A00216888602068C06A20F00F00616A08432168C86200BFE44920688842F8 +:20CBC00016D10320E2490968014031B1012908D0022904D0032908D105E0012507E002256D +:20CBE00005E0042503E0082501E0102500BF1FE0D349206888421AD14FF44060D449096879 +:20CC0000014049B1B1F5806F0AD0B1F5006F05D0B1F5406F08D105E0002507E0022505E055 +:20CC2000042503E0082501E0102500BF00E0102500BFC3492068884270D135B1022D46D048 +:20CC4000042D6CD0082D6BD1C7E0FDF771FA616A09B9012138E0616A012901D1022133E02C +:20CC6000616A022901D104212EE0616A032901D1062129E0616A042901D1082124E0616AFE +:20CC8000052901D10A211FE0616A062901D10C211AE0616A072901D1102115E0616A082988 +:20CCA00001D1202110E0616A092901D140210BE0616A0A2901D1802106E0616A0B2902D12D +:20CCC0004FF4807100E00121B0FBF1FBCAE0606A08B901203BE0606A012801D1022036E019 +:20CCE000606A022801D1042031E0606A032801D106202CE0606A042801D1082027E0606A7F +:20CD0000052801D10A2022E0606A062801D10C201DE0606A072804D1102018E056E21AE0CD +:20CD20009DE0606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E00E +:20CD4000606A0B2802D14FF4807000E001208149B1FBF0FB86E0FDF70FFA616A09B901215C +:20CD600038E0616A012901D1022133E0616A022901D104212EE0616A032901D1062129E0AA +:20CD8000616A042901D1082124E0616A052901D10A211FE0616A062901D10C211AE0616AE9 +:20CDA000072901D1102115E0616A082901D1202110E0616A092901D140210BE0616A0A2933 +:20CDC00001D1802106E0616A0B2902D14FF4807100E00121B0FBF1FB44E0606A08B901208B +:20CDE00038E0606A012801D1022033E0606A022801D104202EE0606A032801D1062029E033 +:20CE0000606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A72 +:20CE2000072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A28BC +:20CE400001D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0FB02E0012058 +:20CE6000009000BF00BFBBF1000F0AD0606800EB4000584503D860680003584502D2012047 +:20CE80000090F5E235B1022D74D0042D65D0082D6FD12CE1FDF74CF90646606A08B90122B7 +:20CEA00038E0606A012801D1022233E0606A022801D104222EE0606A032801D1062229E06C +:20CEC000606A042801D1082224E0606A052801D10A221FE0606A062801D10C221AE0606AAC +:20CEE000072801D1102215E0606A082801D1202210E0606A092801D140220BE0606A0A28F6 +:20CF000001D1802206E0606A0B2802D14FF4807200E001229446002330461946FAF70CFAE6 +:20CF20004FF4807200238C46A0FB021E0CFB02E200FB0323606840088C461CEB00070DE023 +:20CF400000800040F369FFCFFFF4FF1100380140880000580024F4000CE068E043F100010A +:20CF6000D4F804C0624600233846FAF7E5F981461EE11AE1606A08B9012238E0606A01288F +:20CF800001D1022233E0606A022801D104222EE0606A032801D1062229E0606A042801D1CE +:20CFA000082224E0606A052801D10A221FE0606A062801D10C221AE0606A072801D1102260 +:20CFC00015E0606A082801D1202210E0606A092801D140220BE0606A0A2801D1802206E0EE +:20CFE000606A0B2802D14FF4807200E0012294460023F7481946FAF79FF94FF480720023AD +:20D000008C46A0FB021E0CFB02E200FB0323606840088C461CEB000743F10001D4F804C0C2 +:20D02000624600233846FAF787F98146C0E0FDF7A3F80646606A08B9012238E0606A01283B +:20D0400001D1022233E0606A022801D104222EE0606A032801D1062229E0606A042801D10D +:20D06000082224E0606A052801D10A221FE0606A062801D10C221AE0606A072801D110229F +:20D0800015E0606A082801D1202210E0606A092801D140220BE0606A0A2801D1802206E02D +:20D0A000606A0B2802D14FF4807200E001229446002330461946FAF73FF94FF48073002215 +:20D0C0008C46A0FB031E0CFB03E300FB0233606840088C461CEB000743EB0201D4F804C0F4 +:20D0E000624600233846FAF727F9814660E0606A08B9012238E0606A012801D1022233E00D +:20D10000606A022801D104222EE0606A032801D1062229E0606A042801D1082224E0606A5D +:20D12000052801D10A221FE0606A062801D10C221AE0606A072801D1102215E0606A0828E7 +:20D1400001D1202210E0606A092801D140220BE0606A0A2801D1802206E0606A0B2802D18B +:20D160004FF4807200E00122944600234FF400401946FAF7E1F84FF4807300228C46A0FB09 +:20D18000031E0CFB03E300FB0233606840088C461CEB000743EB0201D4F804C062460023D5 +:20D1A0003846FAF7C9F8814602E00120009000BF00BFB9F5407F06D3B9F5801F03D2206877 +:20D1C000C0F80C9098E20120009095E2E069B0F5004F70D1012D06D0022D4FD0042D6BD01D +:20D1E000082D6AD1E1E0FCF7B5FF0646606A08B9012038E0606A012801D1022033E0606A83 +:20D20000022801D104202EE0606A032801D1062029E0606A042801D1082024E0606A0528FF +:20D2200001D10A201FE0606A062801D10C201AE0606A072801D1102015E0606A082801D147 +:20D24000202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF41F +:20D26000807000E00120B6FBF0F04000616800EB5100B0FBF1F01FFA80F9E5E0606A08B979 +:20D2800001203BE0606A012801D1022036E0606A022801D1042031E0606A032801D106206D +:20D2A0002CE0606A042801D1082027E0606A052804D10A2022E0DFE02CE0C2E0606A06280E +:20D2C00001D10C201AE0606A072801D1102015E0606A082801D1202010E0606A092801D19D +:20D2E00040200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001203449B1FB62 +:20D30000F0F04000616800EB5100B0FBF1F01FFA80F999E0FCF730FF0646606A08B9012037 +:20D3200038E0606A012801D1022033E0606A022801D104202EE0606A032801D1062029E0ED +:20D34000606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A2D +:20D36000072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A2877 +:20D3800001D1802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EB51005B +:20D3A000B0FBF1F01FFA80F94EE0606A08B901203AE0606A012801D1022035E0606A02286B +:20D3C00001D1042030E0606A032803D106202BE00024F400606A042801D1082024E0606A77 +:20D3E000052801D10A201FE0606A062801D10C201AE0606A072801D1102015E0606A08282B +:20D4000001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D1CE +:20D420004FF4807000E001204FF40041B1FBF0F04000616800EB5100B0FBF1F01FFA80F945 +:20D4400002E00120009000BF00BFB9F1100F10D3B9F5803F0DD24FF6F07009EA000001909A +:20D46000C9F3420101980843019001982168C86042E1012000903FE1012D06D0022D4ED0A9 +:20D48000042D6ED0082D6DD1DDE0FCF763FE0646606A08B9012038E0606A012801D10220A2 +:20D4A00033E0606A022801D104202EE0606A032801D1062029E0606A042801D1082024E077 +:20D4C000606A052801D10A201FE0606A062801D10C201AE0606A072801D1102015E0606AB0 +:20D4E000082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2891 +:20D5000002D14FF4807000E00120B6FBF0F0616800EB5100B0FBF1F01FFA80F9DFE0606AC7 +:20D5200008B901203AE0606A012801D1022035E0606A022801D1042030E0606A032801D132 +:20D5400006202BE0606A042801D1082026E0606A052801D10A2021E0606A062803D10C20B8 +:20D560001CE026E0B8E0606A072801D1102015E0606A082801D1202010E0606A092801D158 +:20D5800040200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001205C49B1FB97 +:20D5A000F0F0616800EB5100B0FBF1F01FFA80F995E0FCF7E1FD0646606A08B9012038E012 +:20D5C000606A012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A99 +:20D5E000042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A072826 +:20D6000001D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D131 +:20D62000802006E0606A0B2802D14FF4807000E00120B6FBF0F0616800EB5100B0FBF1F03E +:20D640001FFA80F94BE0606A08B9012038E0606A012801D1022033E0606A022801D1042065 +:20D660002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0C0 +:20D68000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606AE4 +:20D6A000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120C4 +:20D6C0004FF40041B1FBF0F0616800EB5100B0FBF1F01FFA80F902E00120009000BF00BF06 +:20D6E000B9F1100F06D3B9F5803F03D22068C0F80C9001E0012000900120A4F86A00A4F815 +:20D7000068000020E06620670098BDE8FC9F00000024F4002DE9F04104460D4617469846A5 +:20D72000069E4AE0701C002847D0FBF7E1FBA0EB0800B04200D8C6B92068006820F4D07062 +:20D74000216808602068806820F00100216888602020C4F88000C4F8840000BF002084F8CF +:20D760007C0000BF0320BDE8F0812068006800F0040010B32068C069C0F3C020E8B14FF46E +:20D780000060216808622068006820F4D070216808602068806820F00100216888602020CF +:20D7A000C4F88000C4F88400C4F8880000BF002084F87C0000BF0320D5E72068C06928401B +:20D7C000A84201D1012000E00020B842AAD00020C9E7000010B50248FDF7DAFD10BD000081 +:20D7E0001C02002000BFFEE737B514460846064B6A46214600F0FEF804466946002000F05C +:20D8000090FC20463EBD000023E1000802480068C0F30220704700000CED00E010B500280B +:20D8200004DB0A07130E054A135406E00A07140E034A00F00F031B1FD45410BD00E400E0C6 +:20D8400018ED00E0EFF31080704702E008C8121F08C1002AFAD170477047002001E001C1E8 +:20D86000121F002AFBD1704780F31088704700002DE9FF5F82B00021DDE90430020DDDF863 +:20D8800040B0034318D044F61050A2F2FF3242431514119801281FD0A5EB0B00401C5FEA5C +:20D8A000000A4FF000064E4FDFF83891B046504615D5CAF1000413E0119801244AA30128D0 +:20D8C00001D16FEA0B010298119AC0E90031C0E9024206B0BDE8F09FCBF10000DFE704464F +:20D8E0000021404A491842EB0450CDE9001012E0E00707D032463B4640464946F9F748FFE0 +:20D900008046894632463B4610461946F9F740FF06460F466410002CEAD1DDE90401DDE908 +:20D920000023BAF1000F06DAF9F732FF42464B46F9F72EFF05E0F9F76CFD42464B46F9F78C +:20D9400068FD04460E460022284BF9F7ABFF03D84FF0FF30014607E00022254B20463146AF +:20D96000F9F76FFEF9F786FF102409E0002C0ADB0A220023F9F7E0FC039B30321A55641E9B +:20D9800050EA0102F2D1641C039AC4F111031444119A012A03D0012208430DD10AE008431F +:20D9A00004D000204FF0110B119072E7A3EB0B056D1E0DE05B4504DD4FF0000205F101054A +:20D9C00004E003DA4FF00002A5F10105002AECD002981199C0E90231C0E9004579E7000055 +:20D9E000000014400000F03F300000000000F0430000E03F2DE9FF4F95B09B46894606467D +:20DA000000250FE2252877D100242746F84A0121059400E0044316F8013F203B01FA03F00F +:20DA20001042F7D130782A2811D06FF02F033078A0F13002092A16D8059A44F0020402EB0E +:20DA4000820203EB42021044761C0590EFE759F8042B0592002A03DA504244F400540590EE +:20DA600044F00204761C30782E2816D116F8010F44F004042A280DD06FF02F023078A0F1A3 +:20DA80003003092B09D807EB870302EB4303C718761CF3E759F8047B761C30786C280FD0C7 +:20DAA00006DC4C2817D068280DD06A2814D104E0742810D07A280FD10DE044F400140AE040 +:20DAC00044F4801401E044F440147278824202D104F58014761C761C307866280BD013DCDB +:20DAE000582877D009DC002875D04528F6D04628F4D047281AD19DE118E0632835D06428BC +:20DB000079D0652812D195E1702873D008DC6728F1D069286FD06E280DD06F2806D1B5E081 +:20DB200073282CD0752875D0782874D05A46179990476D1C75E1C4F30250022809D003284B +:20DB40000DD0D9F8001004280DD00D6009F1040967E1D9F80010EA17C1E90052F6E7D9F8B6 +:20DB600000100D80F2E70D70F0E719F8041B8DF8001000208DF80100EA46012003E059F8EB +:20DB800004AB4FF0FF3061074FF0000102D40DE008F101018846B9420FDA8045F8DB1AF8A6 +:20DBA00008100029F4D108E008F1010188468142FADB1AF808100029F6D105985B46A0EB33 +:20DBC000080721463846179A00F094FA284400EB080507E04DE029E10DE01AF8010B5A46F5 +:20DBE00017999047B8F10108F7D25B4621463846179A13E142E00A220092C4F302524FF0CE +:20DC0000000A022A08D059F804CB032A4FEAEC710AD00DE029E02AE009F1070121F007021D +:20DC2000F2E802C1914609E00FFA8CFC4FEAEC71042A03D14FFA8CFC4FEAEC71002907DAED +:20DC40000A460021DCF1000C61EB02012D2202E0220504D52B228DF80420012203E0E20715 +:20DC600001D02022F7E7904659E00A2102E010220DE010214FF0000A00910BE010224FF011 +:20DC8000000A44F004040827009203E008224FF0000A0092C4F30252022A05D059F804CB69 +:20DCA0000021032A08D009E009F1070121F00702F2E802C1914605E01FFA8CFC042A01D13F +:20DCC0000CF0FF0C4FF00008220728D5702806D0009B83F0100353EA0A0305D00EE04022D2 +:20DCE0008DF80420012208E05CEA010206D030228DF804208DF8050002229046009B83F0C4 +:20DD0000080353EA0A030AD15CEA010201D1620705D530228DF804204FF001087F1E582815 +:20DD200004D034A003900EA802900DE036A0F9E753466046009AF9F7FFFA84460398825CB8 +:20DD40000298401E029002705CEA0100F0D1029806A9081A00F1200A600702D524F480342F +:20DD600000E00127574502DDA7EB0A0000E0002000EB0A01009005984144401A0590E0030A +:20DD800006D45B462146179A059800F0B3F90544002706E001A85A46C05D179990476D1CEB +:20DDA0007F1C4745F6DBE0030CD55B462146179A059800F09FF9054404E030205A461799FC +:20DDC00090476D1C0099481E00900029F5DC08E0029802995A460078491C029117999047A6 +:20DDE0006D1CBAF10001AAF1010AF1DC65E100000928010030313233343536373839616233 +:20DE00006364656600000000303132333435363738394142434445460000000000F058F98D +:20DE20000544761C307800287FF4ECAD19B02846BDE8F08F620700D4062709F1070222F051 +:20DE4000070CFCE80223E14603F000485FEA080C02D00FF2702C0DE05FEA045C02D50FF20A +:20DE6000682C07E05FEAC47C02D00FF2602C01E0AFF2700C4FF0FF3823F00043CDF850C0A0 +:20DE800065280CD006DC452809D046281DD047283DD13DE0662818D067287ED138E000216F +:20DEA000112F01DB112000E0781CCDE9000106A90EA8FFF7DDFCDDE90F010E9A0391002183 +:20DEC000009207F1010A04914DE04FF000400097CDE9011006A90EA8FFF7CAFCDDE90F0216 +:20DEE00003920E9B11990022DDF80CA00093049211B9791C00EB010AB7EB0A0004D4C0F1E4 +:20DF0000FF3007F1010A0490AAEB0700019044E0012F00DA01270021112F01DD112000E068 +:20DF20003846CDE9000106A90EA8FFF7A1FCDDE90F010E9A0391002104910092BA46210732 +:20DF40000CD40399514500DA8A46BAF1010F05DD009AAAF10101515C302908D0B84202DA7D +:20DF600010F1040F06DA0121CDE9011015E0AAF10101E9E7002805DC049901440491AAEB4D +:20DF8000000102E0411C514500DD8A460499401A401C01904FF000400290200704D4019871 +:20DFA000504501DBCDF8048000208DF84F0002980DF14F07B0F1004F25D02B200E9002985D +:20DFC0004FF0020800280CDA404202902D200E9007E00A210298F9F7B1FA3031029007F8B2 +:20DFE000011DB8F10001A8F10108F2DC02980028EFD1791E0E980870307800F0200040F0CA +:20E00000450007F8020D12A8C01B00F107081498007800B1012000EB0A01019801EBE07156 +:20E0200005984144401A401E0590E00306D45B462146179A059800F05DF8054414980078AC +:20E0400018B15A46179990476D1CE00324D55B462146179A059800F04DF805441CE00498FF +:20E06000002807DBDDE90301884203DD0098405C179901E0179930205A469047049805F154 +:20E080000105401C04900198401E019004D12E205A46179990476D1CBAF10001AAF1010ADD +:20E0A000DDDC05E017F8010B5A46179990476D1CB8F10001A8F10108F4DC5B462146179A22 +:20E0C0000598ABE62D0000002B000000200000002DE9F041044600251E461746880404D4BF +:20E0E00005E039462020B0476D1C641EF9D52846BDE8F0812DE9F041044600251E46904638 +:20E10000C80301D5302700E02027880404D505E041463846B0476D1C641EF9D52846BDE8AE +:20E12000F0810A68531C0B60107070473EB5054600240BE04B4801F0D8FA4A4800783328E3 +:20E1400003D0052C01D100203EBD641C052C03DC444800783328EDD1022001F0AAFA032047 +:20E1600001F07DFB002001F08AFA002001F0C7FA002001F0DAFA012201A9202001F05EFB93 +:20E180009DF8040020F00100401C01909DF8040020F00200801C01909DF8040020F0040063 +:20E1A000001D01909DF8040020F0080008300190012201A9202001F068FB012001F0CBFAFF +:20E1C0009DF8000020F0100000909DF8000020F04000403000909DF8000020F020000090C0 +:20E1E0009DF8000020F0800000909DF8000020F0020000909DF8000020F0040000909DF865 +:20E20000000020F0010000909DF8000020F008000090684601F008FB012001F0EFFA9DF8EE +:20E22000080020F00200801C02909DF8080020F00800083002909DF8080020F020002030FA +:20E24000029002A801F09DFA042001F0BAFA032001F0A1FA05F0010008B100F005F80120C5 +:20E2600072E700005900002010B50449B1F900000B460122002100F0D5F910BD6000002070 +:20E2800010B5044604F0040010B1012000F0E2F804F0010010B1082000F0DCF804F0020033 +:20E2A00010B1032000F0D6F810BD10B5044604F0040018B10021012000F0DEF904F0010021 +:20E2C00018B10021082000F0D7F904F0020018B10021032000F0D0F910BD00002DE9F0419C +:20E2E000E7B04FF00108072400210D460E4621E000252E46002719E04FF0006101EB0431D1 +:20E3000001EB07204FF48072694600F027F8002008E01DF80010FF2902D16D1C46F1000609 +:20E32000411C88B2FF28F4DD781C87B2102FE3DB601CC4B24FF4805185EA0100304301D0CA +:20E34000C82CD5DB4FF0006000EB043002490860404667B0BDE8F0819800002018B5034627 +:20E3600000200024009406E01C58E4B200949DF800400C54401C9042F6D318BD10B5042057 +:20E38000FDF751FD0120FDF74EFD002211460B20FBF7BEFA0B20FBF7ABFA2A482A4948603E +:20E3A000002129488160C160016101214161042181610021017741770121016280F824101A +:20E3C00081620021C162016380F834104FF480518163002180F83C10001DFAF763F808B1F7 +:20E3E00000F054FB7F211848C0F8D8100421C0F8DC100021C0F8E01014481349C1F8CC006F +:20E4000006211148C0F8D0100421C0F8D41000F1CC01001DF9F79CFC08B100F037FB7F2145 +:20E420000948001DF9F736FC08B100F02FFB012207490548001DFAF787F908B100F026FB61 +:20E4400010BD000000000450A805002001000080AE02002010B586B004461422064901A80A +:20E46000F8F7AAFFADF804400022114601A800F01BF806B010BD0000281F010870B50446B4 +:20E4800004F0F0004FF0904101EB801504F00F020120904081B22846FAF71CFD08B101208C +:20E4A00070BD0020FCE70000F0B585B004460E461746207800F0F0004FF0904101EB80154E +:20E4C000207800F00F0101208840009060680190A0680290E068039020690490B5F1904FBB +:20E4E00003D10120FDF7C3FC21E04648854203D10220FDF7BCFC1AE04348854203D1042038 +:20E50000FDF7B5FC13E04148854203D10820FDF7AEFC0CE03E48854203D11020FDF7A7FCA5 +:20E5200005E03C48854202D18020FDF7A0FCF2B2009881B22846FAF7D5FC69462846FAF7FB +:20E54000F5FB35496068884207D034496068884203D033496068884252D1384600F0A4F8C7 +:20E56000207800F00F000A2840D2DFE800F0050E1720293233343536002211460620FBF701 +:20E58000C7F90620FBF7B4F939E0002211460720FBF7BEF90720FBF7ABF930E0002211464E +:20E5A0000820FBF7B5F90820FBF7A2F927E0002211460920FBF7ACF90920FBF799F91EE0F3 +:20E5C000002211460A20FBF7A3F90A20FBF790F915E000BF00BF00BF00BF002211461720C4 +:20E5E000FBF796F91720FBF783F908E0002211462820FBF78DF92820FBF77AF900BF00BFA9 +:20E6000005B0F0BD0004004800080048000C004800100048001C004800001110000021109A +:20E6200000003110F0B58DB005460E4617461C46104B0FCBCDE90B23CDE909010D4A1032E7 +:20E6400007CA06AB07C3142101A8F8F7D0FEADF8045009A850F82700029006A850F826000C +:20E66000039004B125802246002101A8FFF71CFF0DB0F0BD3C1F010830B585B004460D46E5 +:20E68000142208496846F8F797FEADF800400DB1012000E00020014600226846FFF704FFED +:20E6A00005B030BD141F010838B1816829B1017801F00F01014A42F821007047F0030020E6 +:20E6C00030B10021027802F00F02024B43F8221070470000F003002070B504460D4604F081 +:20E6E000F0004FF0904101EB80160DB1012000E00020024604F00F030120984081B23046C9 +:20E70000FAF7F0FB70BD000070B50446651EC5EBC50101EB4101034A02EB8101081DFAF788 +:20E7200062FC70BD9C0000202DE9F04105460E4617466C1EC4EBC40000EB4000404951F855 +:20E740002000C4EBC40101EB41013D4A02EB810148603C49C4EBC40000EB400002EB8000C9 +:20E7600081600021C4EBC40000EB400002EB8000C1600121C4EBC40000EB400002EB80003E +:20E7800001610021C4EBC40000EB400002EB80004161C4EBC40000EB400002EB800081615C +:20E7A000C4EBC40000EB400002EB8000C161C4EBC40000EB400002EB80000162C4EBC4004B +:20E7C00000EB400002EB80004162C4EBC40000EB4000114601EB8000A0F85060C4EBC400E2 +:20E7E00000EB400001EB8000A0F85270C4EBC40101EB410102EB8101081DFAF713FC08B139 +:20E8000000F044F9C4EBC40101EB41010C4A02EB8101081D0021FAF77DFB08B100F036F9DD +:20E82000C4EBC40101EB4101054A02EB8101081D0021FAF7A4FB08B100F028F9BDE8F081C2 +:20E840009C000020EC9C90102DE9F84304460D4616461F46DDF820803B46324629462046E2 +:20E86000CDF8008000F0EEFDBDE8F8832DE9F84305460E4617469846089C43463A46314609 +:20E880002846009400F010FE60B943463A4631462846009400F008FE10B90020BDE8F883DE +:20E8A0000120FBE70120F9E700BFEFF31081016072B67047016881F3108800BF70470000F7 +:20E8C00010B5012000F0EEFB044801F0FFF80120FFF71AFF012000F0CFFC10BD3004002018 +:20E8E00010B500F098FE03F039FA0320FFF7C8FC02F09EFE00F001F810BD10B50120FDF7AC +:20E90000A0FA0220FDF79DFA0420FDF79AFA0820FDF797FA1020FDF794FA8020FDF791FA86 +:20E9200010BD10B50120FDF7B0FA0220FDF7ADFA0420FDF7AAFA1020FDF7A7FA8020FDF7B4 +:20E94000A4FAF9F767FFF9F77DFFF9F76FFF10BD10B5FAF731FE00F039F9FFF7E2FF00F05E +:20E9600067FCFFF7BBFC00F0C9F80A220921012000F092FC052306220721012000F0D2FB8B +:20E98000074801F03FF9064801F020F900F034FAFFF7F4FC162217210120FFF7C5FE10BD8C +:20E9A0003004002010B500F03EFE03F0E3F90720FFF77BFC02F044FE0120FFF7B7FB012091 +:20E9C00001F0B1F810BD000010B504460549064803F06EF82146044803F01AF9024803F0D6 +:20E9E0002DF910BDCD150108F004002010B572B600F004F800F038F862B610BD08B56846DC +:20EA0000FFF752FF15480078012802D1FFF758FF03E0FFF765FFFFF753FF6846FFF74AFF1F +:20EA20004FF480300E49096881430D4A116000BF00BF0B49403109688143094A40321160E1 +:20EA400000BF04200749096821F007010143054A116000BF0120FAF7ADFF08BD9B010020F7 +:20EA6000900800588004005808B56846FFF71CFF00F05AF80448007808B900F06FF8684682 +:20EA8000FFF718FF08BD00009B01002008B56846FFF70AFF00BF0FA000F062F90FA000F026 +:20EAA0005FF9104910A000F05BF910A000F058F900BF00BF07A000F053F908A000F050F97E +:20EAC0000CA000F04DF909A000F04AF900BF00F051F800001B5B303B33316D004552524F96 +:20EAE000523A2000801F010825730A001B5B306D0000000050414E49430000001CB50220AF +:20EB000000904FF0011001906846FAF77BFF00B100BFFAF7E7FF002211460120FAF7F8FEA3 +:20EB20000120FAF7E5FE1CBD10B500F0D4F8162217210120FFF7F8FD0A220921012000F0A3 +:20EB4000ABFB052306220721012000F0EBFA024801F03CF810BD00003004002010B500F05C +:20EB600062FD03F007F90320FFF79FFB02F068FD10BD000072B600BF00BF00BF00BF00BF89 +:20EB8000BFF34F8F00BF00BF00BF0A48006800F4E06009490843001D0649086000BF00BFCB +:20EBA00000BFBFF34F8F00BF00BF00BF00BF00BFFDE700000CED00E00000FA0510B5024880 +:20EBC00003F008F810BD0000F004002000B5B3B0482121A8F8F70BFC1C211AA8F8F707FC30 +:20EBE000502106A8F8F703FC142101A8F8F7FFFBFAF76EFF0020FDF711FA00BF2F48006826 +:20EC000020F4C06040F400702C4908600846006800F4C060009000BF00BF472021908801C6 +:20EC20002290012023900002249001202B904020259000202C9021A8FBF7F6FA08B1FFF771 +:20EC400025FF6F201A9002201B9000201C901D901E901F90209001211AA8FBF719F908B163 +:20EC6000FFF714FF43F60550069000200C904FF440300E90002013904FF48070169080013D +:20EC80001790022018901020199006A8FAF786FF08B1FFF7FBFE04200190022002900020D5 +:20ECA00003900490059001A94FF09040FAF73EF8012000F005F833B000BD000000040058AE +:20ECC00010B5044624B14FF00070FAF733FF01E0FAF712FF10BD08B56846FFF7E5FD00206B +:20ECE000FDF79CF900BF00BF4FF0B040006840F480304FF0B041086000BF00BF00BF4FF07E +:20ED0000B0400068C0F340400028F8D000BF4FF0B040006840F480704FF0B041086000BFA7 +:20ED200000BF4FF0B0400068C0F380200028F8D002204FF0B041896821F0030101434FF05F +:20ED4000B042916000BF00BF00BF4FF0B040806800F00C000828F7D16846FFF7ABFD08BD77 +:20ED60000FB408B503A800900099029803F026F80020009001B05DF814FB2DE9F04186B052 +:20ED8000064601A9684602F055FD04460D46A00A40EA8558C4F30907384600F073F93080EC +:20EDA000404606B0BDE8F0810320704738B500BF002000906846FFF7E0FF044604EB4400CB +:20EDC000C0EBC410BDF8001001EBC00038BD00000148406A704700000805002010B586B07C +:20EDE00001A9684602F026FD04460248406A201A06B010BD0805002000B587B0FDF796F810 +:20EE0000244825490860002048601F212248816040F2FF31C1600021016141618161C161B1 +:20EE2000FBF77EFE08B1FFF731FE00208DF8070001208DF805008DF806008DF804000022F9 +:20EE400001A91548FCF702F800208DF808008DF809008DF80A0003908DF80B0006900590A6 +:20EE6000002202A90C48FCF77DF80B48FBF730FD002201212920FAF74BFD2920FAF738FD62 +:20EE80004FF480710448FBF772FD00F013F807B000BD0000002800400805002070B504461E +:20EEA0008020A4FB005001467D2200232846F8F743FA70BD10B5054901F1140002F0BAFC32 +:20EEC0000249283948620846406A10BD300500202DE9F04387B004464FF00008C146002684 +:20EEE000002700251422554902A8F8F765FA53482838C06B019000F0ABF840F2FF310398B3 +:20EF0000081A1FFA80F8C4F3090040441FFA80F8A40A9DF8065003E04948241A681C85B263 +:20EF200047488442F8D29DF8087003E0A4F56164781C87B2B4F5616FF8D29DF8096002E074 +:20EF40003C3C701C86B23C2CFAD29DF80A0020441FFA80F907E0A8F580601FFA80F809F1BD +:20EF600001001FFA80F9B8F5806FF4D205E0A9F13C001FFA80F9701C86B2B9F13C0FF6D2CE +:20EF800004E0A6F13C0086B2781C87B23C2EF8D204E0A7F1180087B2681C85B2182FF8D2E8 +:20EFA0009DF80700C11700EB91718910A0EB810181B99DF80500401E2249085CA84219DA6C +:20EFC0009DF80500401E085C95FBF0F100FB115085B20FE09DF80500401E1B49085CA84238 +:20EFE00008DA9DF80500401E085C95FBF0F100FB115085B240F2FF30A0EB080013494860D7 +:20F000004FF02060886181F802904E700F7081F820509DF80B00C8700020C86148614FF40A +:20F02000807048620020C8600861002203482838FBF7FEFD07B0BDE8F083000030050020A7 +:20F04000805101009A1F01088E1F01084805002010B54FF480710948FBF789FC0748006881 +:20F06000C06800F0800060F4C07004490968C8604FF400300249086010BD0000080500206E +:20F080000C08005810B501468B0AC1F309024FF47A7058434FF47A7412FB04F400EB942007 +:20F0A00010BD000070B50446651EC5EBC501034A02EB0111081DFCF711F870BD9C010020C4 +:20F0C00070B502460B46501E014600BFC1EBC104134D05EB041420688468C4F34004002C8A +:20F0E000F4D0C1EBC1050E4E06EB0515DCB22868047300BF00BFC1EBC104094D05EB041491 +:20F100002068846804F00104002CF4D0C1EBC10405EB04142068C468E4B2204670BD00003C +:20F120009C0100202DE9F04105460E46174698466C1EC4EBC4003D4901EB00100068C4EB5B +:20F14000C4013A4A02EB011148604FF48271C4EBC40002EB001081600021C4EBC40002EBB7 +:20F160000010C1604FF4E061C4EBC40002EB001001610021C4EBC40002EB00104161C4EB26 +:20F18000C40002EB001081614FF40071C4EBC40002EB0010C1611021C4EBC40002EB0010E5 +:20F1A00001620021C4EBC40002EB00104162C4EBC40002EB00108162C4EBC40002EB0010F5 +:20F1C000C1620721C4EBC40002EB00100163C4EBC400114601EB0010A0F86860C4EBC40077 +:20F1E00001EB0010A0F86A70C4EBC40001EB0010A0F86C80C4EBC40102EB0111081DFBF724 +:20F2000088FF08B1FFF742FCC4EBC400074901EB00104068006840F04000C4EBC401034A7A +:20F2200002EB011149680860BDE8F0819C0100201CB50E480E490860002048604FF4006191 +:20F240000B4881604FF6FF7141610021016241628162FAF771FA08B1FFF718FC002000904A +:20F2600001900448DDE9001206C01CBD007C0040700500201002002070B50446651E05EBD5 +:20F28000850101EB4511034A02EB8101081DFCF759F870BD180200202DE9F04105460E4634 +:20F2A00017466C1E04EB840000EB4410404951F8200004EB840101EB44113D4A02EB810118 +:20F2C00048604FF4612104EB840000EB441002EB80008160002104EB840000EB441002EB01 +:20F2E0008000C16004EB840000EB441002EB8000016104EB840000EB441002EB800041612B +:20F300000C2104EB840000EB441002EB80008161002104EB840000EB441002EB8000C1615D +:20F3200004EB840000EB441002EB8000016204EB840000EB441002EB8000416204EB840016 +:20F3400000EB441002EB8000C16204EB840000EB4410114601EB8000A0F8906004EB84006E +:20F3600000EB441001EB8000A0F8927004EB840101EB441102EB8101081DFCF70FF908B14B +:20F38000FFF784FB04EB840000EB4410084901EB80004068006840F0010004EB840101EBE8 +:20F3A0004411034A02EB810149680860BDE8F081180200202DE9F04104460D461646671E0E +:20F3C00007EB870101EB4711054A02EB8101081D6FF07F4332462946FCF7ACF9BDE8F081D6 +:20F3E0001802002010B50448FFF76AF90249B1F90000FFF72FF810BD7000002010B50446EB +:20F40000012C08D10849B1F900000B4602220121FFF708F907E00449B1F9000000231A46FC +:20F420000121FFF7FFF810BD7000002010B50446022000F013F901200149087010BD000083 +:20F440006C0000202DE9FE4F04460E4617461D46DDF830804FF00009CA46A4F1010B104889 +:20F46000007810B94FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB41010A4A02EB8101C5 +:20F48000CDE900580290081D53463A463146F9F72BFE08B94FF001094846BDE8FE8F000034 +:20F4A000980100209C0000202DE9FE4F04460E4617461D46DDF830804FF00009CA46A4F1A4 +:20F4C000010B1048007810B94FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB41010A4A70 +:20F4E00002EB8101CDE900580290081D53463A463146F9F7C9FE08B94FF001094846BDE854 +:20F50000FE8F0000980100209C00002010B50024104801F0EAF804466CB900BF0EA0FFF703 +:20F520001FFC0FA0FFF71CFC0FA0FFF719FC18A0FFF716FC0DE000BF17A0FFF711FC18A05B +:20F54000FFF70EFC18A0FFF70BFC11A0FFF708FC00BF10BD300400201B5B303B33326D00B8 +:20F56000494E464F203A2000232323232323203D3D3D3D3D204A4F494E494E47203D3D3DBD +:20F580003D202323232323230D0A0D0A000000001B5B306D000000001B5B303B33316D0049 +:20F5A0004552524F523A2000232323232323203D3D3D3D3D204A4F494E494E4720434D4422 +:20F5C000204552524F52203D3D3D3D202323232323230D0A0D0A00002DE9F04180460C46EE +:20F5E00015461E460027012E02D1032000F025F80DE0781CC7B2404600F030F86008F9F703 +:20F60000B9FA404600F019F86008F9F7B3FAAF42EFDBBDE8F08110B51520FEF71BFF44206D +:20F62000FEF718FF10BD10B501211520FFF724F801214420FFF720F810BD10B5044604F05F +:20F64000010018B101211520FFF746F804F0020018B101214420FFF73FF810BD10B5044607 +:20F6600004F0010018B100211520FFF735F804F0020018B100214420FFF72EF810BD38B539 +:20F68000044601226946232000F0D8F8054675B90CB9012000E000209DF8001060F3C7111C +:20F6A000009101226946232000F0EFF80546284638BD38B5054601226946202000F0BEF82F +:20F6C000044684B99DF8000020F00800083000909DF8000065F30710009001226946202088 +:20F6E00000F0D3F80446204638BD70B50446012221460F2000F0A2F80546284670BD38B525 +:20F700000546012269462E2000F098F8044654B99DF8000065F387100090012269462E2073 +:20F7200000F0B3F80446204638BD38B5054601226946232000F082F8044654B99DF80000E6 +:20F7400065F30510009001226946232000F09DF80446204638BD38B5054601226946212022 +:20F7600000F06CF8044654B99DF8000065F30200009001226946212000F087F8044620462D +:20F7800038BD70B5044601222146302000F07DF80546284670BD38B5054601226946332083 +:20F7A00000F04CF8044654B99DF8000065F30600009001226946332000F067F80446204617 +:20F7C00038BD38B5054601226946322000F036F8044654B99DF8000065F3060000900122BD +:20F7E0006946322000F051F80446204638BD00000121014A117070475800002038B50546D5 +:20F8000001226946242000F019F8044654B99DF8000065F3C300009001226946242000F034 +:20F8200034F80446204638BD70B5044601222146222000F02AF80546284670BDF8B50446CD +:20F840000D4616462B462246332101200096FEF7FBFF07460FB90120F8BD0020FCE738B54B +:20F860000546012269461F20FFF7E8FF044654B99DF8000065F387100090012269461F20D3 +:20F8800000F003F80446204638BDF8B504460D4616462B462246332101200096FEF7E6FF74 +:20F8A00007460FB90120F8BD0020FCE710B586B000240021174801F0D9F8044300BF16A03D +:20F8C000FFF74EFA16A0FFF74BFA00BF0321114801F08CF90443184A00210E4801F08EF8B0 +:20F8E000044301208DF8000018208DF8010003208DF80200ADF814006946064801F01FF9F4 +:20F90000044301220221034801F03AF90443204606B010BD300400201B5B306D0000000054 +:20F92000524547494F4E2020202020203A2055533931350D0A0D0A000500002010B500BFCB +:20F9400006A0FFF70DFA07A0FFF70AFA0748FFF707FA07A0FFF704FA00BF10BD1B5B303B15 +:20F9600033326D00494E464F203A2000142001081B5B306D0000000038B5002400BF35A01A +:20F98000FFF7EEF935A0FFF7EBF936A0FFF7E8F93FA0FFF7E5F900BF69463F4800F0BEFCDC +:20F9A0000446002C54D19DF8000001F049FD9DF8000000F0010028B99DF8000000F00200F2 +:20F9C000022802D1FFF7D6F842E09DF8000000F00400042805D09DF8000000F010001028ED +:20F9E00003D103202D49087032E09DF8000000F0080008280BD09DF8000000F080008028CB +:20FA000005D09DF8000000F02000202803D10220224908701CE09DF8000000F04000402822 +:20FA200003D103201D49087012E000BF1CA0FFF797F91DA0FFF794F99DF800101CA0FFF767 +:20FA40008FF913A0FFF78CF900BF03201349087038BD00001B5B303B33326D00494E464F66 +:20FA6000203A2000232323232323203D3D3D3D3D204C523131313020414C41524D203D3D41 +:20FA80003D3D202323232323230D0A0D0A0000001B5B306D00000000300400201C00002029 +:20FAA0001B5B303B33316D004552524F523A2000556E6B6E6F77206D6F64656D2073746194 +:20FAC0007475732025640D0A0D0A000010B50446B4F9B0000021FEF7CFFDB4F9B200002125 +:20FAE000FEF7CAFDB4F9B4000021FEF7C5FDB4F934000121FEF7C0FDB4F900000121FEF798 +:20FB0000BBFDB4F9140000231A461946FEF78AFDB4F92800002301221946FEF783FD10BD52 +:20FB200001460520704710B50446012C08D10420FEF7BBFB02F03CF90120FFF75FFC06E03F +:20FB4000FFF750FC02F02EF90420FEF799FB10BD2DE9FC4106460D4600240027284601F034 +:20FB600041FE304600F0ACFC074617B10620BDE8FC81304600F060F8044303208DF800002E +:20FB800000208DF8010002208DF8020003208DF804006946304601F09EF8044301213046DF +:20FBA00001F038F804430121304601F0BFF8044601220021304601F075F8044301220221AE +:20FBC000304601F06FF804432046D0E710B50446B4F900000121FEF74FFDB4F934000121D1 +:20FBE000FEF74AFDB4F9140000231A461946FEF719FDB4F9280004F1280301220021FEF7ED +:20FC000011FD10BD002101800421818614210185084A0263C062102181820622A0F8B220E1 +:20FC20000722A0F8B0200522A0F8B4200121C0F8B8107047E117010870B52DED048B04462E +:20FC40002046FFF76DFF4FF47A7100FB01F63046F7F74EFC9FED080B53EC102BF7F7D9FB33 +:20FC6000F7F753FC05462A460221204601F072F8BDEC048B70BD000085EB51B81E853E40A9 +:20FC800001480078704700009100002010B50446B4F92800FEF7F2FB08B1012010BD0020AE +:20FCA000FCE70000014908707047000091000020F0B503461846002613E00C7808270CE033 +:20FCC00080EA040C0CF0010540100DB180F065006410A7F1010C0CF0FF07002FF0D1491C55 +:20FCE000761C9642E9DBF0BD1CB5044606208DF8040034208DF8050000200346022201A94A +:20FD00000090204600F062FC1CBD00002DE9F0470446884615461E46DDE9089700BF1CA0C2 +:20FD2000FFF71EF81CA0FFF71BF81D4801680068401C1B4B18601BA0FFF712F826A0FFF70B +:20FD40000FF800BF05F0030125A0FFF709F8314628A0FFF705F85FB100BF1FA0FFF700F87A +:20FD600029A0FEF7FDFF00BF3946484601F09CFC214629A0FEF7F4FF41462CA0FEF7F0FF25 +:20FD80000220FFF76BFC2F4801F058FFBDE8F0871B5B303B33326D00494E464F203A2000B0 +:20FDA000240000200D0A232323232323203D3D3D3D3D20444F574E4C494E4B204652414DF9 +:20FDC0004520256C75203D3D3D3D202323232323230D0A0D0A0000001B5B306D0000000071 +:20FDE00052582057494E444F572020203A2025640D0A0000525820504F5254202020202058 +:20FE00003A2025640D0A00005258204441544120202020203A2000005258205253534920DF +:20FE2000202020203A2025640D0A0000525820534E522020202020203A2025640D0A0D0ABA +:20FE400000000000C00300202DE9F047ADF5826D06463046FFF71AFF00287CD0002400BFB9 +:20FE600003A9304600F0B1F90446002C74D19DF80C00082871D007DC08286FD2DFE800F0EE +:20FE80001528344C5A97AEBC0D2868D006DC0A2836D00B287ED00C2860D1D7E00E287AD0A6 +:20FEA0000F2879D0FF28F7D108E19148006870B18F480068006850B19DF80F209DF80E3049 +:20FEC00002EB032290B28A4A12681168884702E18748006838B186480068406818B18449C1 +:20FEE000096848688047F6E08148006838B180480068806818B17E49096888688047EAE090 +:20FF00007B48006838B17A480068C06818B178490968C8688047DEE07548006848B17448F1 +:20FF20000068006928B19DF80E00714A126811698847D0E06E48006878B36D480068406937 +:20FF400058B39DF80E00403847B29DF80F0080004FFA80F804E0C7E0BEE05BE0BAE085E03A +:20FF60009DF810909DF811A0BDF80E04001FC5B2002006E00DF10E01021D8A5C0A54411CD6 +:20FF8000C8B2A842F6DB0DF10E00CDE900055848006803E04AE079E084E007E053464A4683 +:20FFA0004146D0F814C03846E04700BF93E05048006890B14E480068806970B19DF80E005B +:20FFC000C0F301159DF80E0000F00F0748480068394682692846904700BF7CE044480068F9 +:20FFE00048B143480068C06928B19DF80E00404A1268D16988476EE03D48006848B13C48AB +:020000040801F1 +:200000000068006A28B19DF80E00394A1268116A884760E03648006838B135480068406AAD +:2000200018B133490968486A804754E03048006858B12F480068C06A38B1BDF80E142C4837 +:200040000068C26A0DF10E00904744E02848006858B127480068806A38B1BDF80E14244837 +:200060000068826A0DF10E00904734E02048006858B11F480068006B38B19DF80E501C48E2 +:200080000068016B2846884700BF24E01848006838B117480068406B18B115490968486B1E +:2000A000804718E01248006838B111480068806B18B10F490968886B80470CE00C48006836 +:2000C00038B10B480068C06B18B109490968C86B804700E000BF00BF3046FFF7D7FD10B16C +:2000E000002C3FF4BDAE00BF0DF5826DBDE8F0878C000020FEB505460C4600200190062097 +:200100008DF8080005208DF80900042001AB022202A90090284600F051F906469DF80400E3 +:2001200000069DF8051000EB01409DF8061000EB01209DF80710084420603046FEBD7FB54F +:2001400005460C4600200190029006208DF80C0012208DF80D00082001AB022203A9009010 +:20016000284600F02BF90646002004E001A9095C2154411CC8B20828F8DB304604B070BDF8 +:20018000FEB505460C460020019006208DF8080044208DF80900042001AB022202A900908A +:2001A000284600F00BF906469DF8040000069DF8051000EB01409DF8061000EB01209DF8D0 +:2001C0000710084420603046FEBDFEB506460C4601A9304600F02DF80546BDF80400022857 +:2001E00025DB25BB06208DF8080000208DF80900BDF80400A31C022202A90090304600F081 +:20020000DDF80546A0782070E0786070BDF80400801EA4F80204002005E0A11C821C8A5CAF +:200220000A54411C88B2B4F802148142F5DC2846FEBDFEB505460C460020019006208DF89E +:20024000080033208DF80900022001AB024602A90090284600F0B2F806469DF805009DF8E1 +:20026000041000EB012020803046FEBD7FB505460C4600200190029006208DF80C00102092 +:200280008DF80D00082001AB022203A90090284600F094F80646002004E001A9095C2154DA +:2002A000411CC8B20828F8DB304604B070BD7CB505460C4606208DF8040028208DF80500BE +:2002C00001202346022201A90090284600F076F87CBDFEB505460C460020019006208DF885 +:2002E00008000E208DF80900042001AB022202A90090284600F062F806469DF80400000668 +:200300009DF8051000EB01409DF8061000EB01209DF80710084420603046FEBD7CB505462B +:200320000C4606208DF804000B208DF8050001202346022201A90090284600F03FF87CBD51 +:2003400070B586B005460C46002002900390049006208DF8140001208DF815000A2002AB7B +:20036000022205A90090284600F028F806469DF8080000069DF8091000EB01409DF80A1025 +:2003800000EB01209DF80B10084420609DF80C0020719DF80D0000049DF80E1000EB01203E +:2003A0009DF80F100844A0609DF811009DF8101000EB0120A081304606B070BD2DE9F84FFF +:2003C0000446884691461D46DDF828A0204600F0E5F8002871D100268346B4F934000021A0 +:2003E000FEF77AF9002707E018F80710D4F8B800FEF766FE781C87B24F45F5DB4A4641463B +:20040000FF20FFF755FC06463146D4F8B800FEF757FEB4F934000121FEF75EF94FF47A7168 +:20042000204600F087F810B1FF20BDE8F88FB4F934000021FEF750F90021D4F8B800FEF701 +:200440003FFEC0B200909DF8000058B9002707E00021D4F8B800FEF733FEE855781C87B2D4 +:200460005745F5DB0021D4F8B800FEF729FE00F0FF0BB4F934000121FEF72EF90122694664 +:20048000FF20FFF715FC06469DF8000028B9524629463046FFF70CFC06465E4501D00F200A +:2004A00000904FF47A71204600F05EF808B1FF20BBE79DF80000B8E7FFE7FF20B5E7000083 +:2004C00010B504460020FFF7EDFB1749174801F0EFFA40F6B831154801F09AFB134801F028 +:2004E000ADFB002012490870B4F900000021FEF7F3F80120F8F73EFBB4F900000121FEF7A6 +:20050000EBF802E02046FFF79FFCFFF7B9FB18B9074800780028F5D005480078012800D131 +:2005200010BD0020FCE70000C1150108D8030020900000202DE9F04104460D46FEF736FC56 +:200540000646002708E0FEF731FC0746B81BA84202DD0120BDE8F081B4F91400FDF78EFFBC +:200560000028F0D00020F5E72DE9F04104460D46FEF71CFC0646002708E0FEF717FC0746F6 +:20058000B81BA84202DD0120BDE8F081B4F91400FDF774FF0128F0D00020F5E710B504466C +:2005A0004FF47A712046FFF7C5FF48B9B4F934000021FEF791F8B4F934000121FEF78CF8F0 +:2005C0004FF47A712046FFF7CFFF10BD2DE9F84F04460D4691461E46DDF828A02046FFF7C8 +:2005E000DDFF00287FD100278346B4F934000021FEF772F8B84609E015F80810D4F8B800C6 +:20060000FEF75EFD08F101001FFA80F8C845F3DB4FF0000809E016F80810D4F8B800FEF755 +:200620004FFD08F101001FFA80F8D045F3DB4A462946FF20FFF73CFB0746524631463846DB +:20064000FFF736FB07463946D4F8B800FEF738FDB4F934000121FEF73FF84FF47A71204636 +:20066000FFF768FF10B1FF20BDE8F88FB4F934000021FEF731F80021D4F8B800FEF720FD3A +:20068000C0B200900021D4F8B800FEF719FD00F0FF0B01226946FF20FFF70AFB0746B4F9C8 +:2006A00034000121FEF718F85F4501D00F2000906878297840EA012040F2026188420FD0A1 +:2006C0006878297840EA0120B0F58C7F08D04FF47A712046FFF748FF10B1FF20C4E702E088 +:2006E0009DF80000C0E7FF20BEE71CB5044606208DF8040025208DF80500002003460222D4 +:2007000001A900902046FFF761FF1CBD10B500BF06A0FEF725FB07A0FEF722FB07A0FEF776 +:200720001FFB11A0FEF71CFB00BF10BD1B5B303B33326D00494E464F203A20002323232371 +:200740002323203D3D3D3D3D204A4F494E4544204641494C203D3D3D3D20232323232323E7 +:200760000D0A0D0A000000001B5B306D0000000010B504466CB900BF0DA0FEF7F1FA0EA00A +:20078000FEF7EEFA0EA0FEF7EBFA18A0FEF7E8FA0DE000BF06A0FEF7E3FA07A0FEF7E0FACB +:2007A00014A0FEF7DDFA11A0FEF7DAFA00BF10BD1B5B303B33326D00494E464F203A20005A +:2007C000232323232323203D3D3D3D3D204D4F44454D20554E4D55544544203D3D3D3D20EE +:2007E0002323232323230D0A0D0A00001B5B306D00000000232323232323203D3D3D3D3DC3 +:20080000204D4F44454D204D55544544203D3D3D3D202323232323230D0A0D0A0000000073 +:2008200010B500BF06A0FEF79BFA07A0FEF798FA07A0FEF795FA0FA0FEF792FA00BF10BDEF +:200840001B5B303B33326D00494E464F203A2000232323232323203D3D3D3D3D204A4F491A +:200860004E4544203D3D3D3D202323232323230D0A0D0A001B5B306D0000000010B500BFD6 +:2008800006A0FEF76DFA07A0FEF76AFA07A0FEF767FA11A0FEF764FA00BF10BD1B5B303BE8 +:2008A00033326D00494E464F203A2000232323232323203D3D3D3D3D204E4557204C494E90 +:2008C0004B20414452203D3D3D3D202323232323230D0A0D0A0000001B5B306D000000008F +:2008E00010B500BF06A0FEF73BFA07A0FEF738FA07A0FEF735FA10A0FEF732FA00BF10BDAE +:200900001B5B303B33326D00494E464F203A2000232323232323203D3D3D3D3D204E4F207E +:200920004556454E54203D3D3D3D202323232323230D0A0D0A0000001B5B306D00000000EE +:200940002DE9FC4106460C4615461F46DDF8208006208DF8040029208DF805008DF8064024 +:200960008DF807503B46042201A93046CDF80080FFF72CFEBDE8FC8110B5044600BF0CA0D3 +:20098000FEF7EEF90CA0FEF7EBF921460CA0FEF7E7F918A0FEF7E4F900BFFFF771F910B1A4 +:2009A000FEF7E8F802E00120FFF77CF910BD00001B5B303B33326D00494E464F203A2000CE +:2009C000232323232323203D3D3D3D3D204C5231313130204D4F44454D205245534554201E +:2009E000256C75203D3D3D3D202323232323230D0A0D0A001B5B306D000000002DE9FC4157 +:200A000006460C461546002706208DF804001C208DF805008DF80640032C00D110272B46CE +:200A2000032201A930460097FFF7D0FDBDE8FC813EB505460C4606208DF804000C208DF805 +:200A40000500200E8DF80600200C8DF80700200A8DF80800E0B28DF80900002003460622B8 +:200A600001A900902846FFF7B1FD3EBD7CB505460C4606208DF8040016208DF805008DF86D +:200A8000064000200346032201A900902846FFF79DFD7CBD10B5044600BF07A0FEF760F94E +:200AA00007A0FEF75DF9214607A0FEF759F913A0FEF756F900BF10BD1B5B303B33326D00B9 +:200AC000494E464F203A2000232323232323203D3D3D3D3D204D4F44454D2053455420434C +:200AE0004F4E462025303258203D3D3D3D202323232323230D0A0D0A000000001B5B306DCD +:200B0000000000007FB505460C4606208DF8040013208DF80500002005E0225C811C01ABCC +:200B20005A54411CC8B20828F7DB002003460A2201A900902846FFF749FD04B070BD30B5EF +:200B400087B005460C4606208DF8040022208DF80500002005E0225C811C01AB5A54411C6F +:200B6000C8B2A18A8142F6DC00200090A08A801C82B2002301A92846FFF728FD07B030BD97 +:200B80007CB506460C46154606208DF8040020208DF80500284664F39F10C0B28DF8060041 +:200BA00000200346032201A900903046FFF70EFD7CBD7FB505460C4606208DF8040011200C +:200BC0008DF80500002005E0225C811C01AB5A54411CC8B20828F7DB002003460A2201A9F9 +:200BE00000902846FFF7F2FC04B070BD7CB505460C4606208DF8040019208DF805008DF86D +:200C0000064000200346032201A900902846FFF7DDFC7CBD7CB505460C4606208DF80400D3 +:200C200036208DF805008DF8064000200346032201A900902846FFF7C9FC7CBD10B500BF5B +:200C400006A0FEF78DF807A0FEF78AF807A0FEF787F812A0FEF784F800BF10BD1B5B303BAB +:200C600033326D00494E464F203A2000232323232323203D3D3D3D3D2053545245414D20CD +:200C8000444F4E45206E62202564203D3D3D3D202323232323230D0A0D0A00001B5B306D4E +:200CA000000000002DE9FC4106460C46154644EA850701208DF8040016208DF805008DF83F +:200CC000067000200346032201A900903046FFF77DFCBDE8FC817FB505460C4601208DF858 +:200CE000040012208DF8050020788DF8060060788DF80700A0788DF80800E0788DF8090022 +:200D000020798DF80A0060798DF80B00A0798DF80C00E0798DF80D00002003460A2201A96E +:200D200000902846FFF752FC04B070BD7CB505460C4601208DF8040010208DF805008DF8D9 +:200D4000064000200346032201A900902846FFF73DFC7CBDFEB506460D46144601208DF85D +:200D6000040017208DF805008DF80650200C8DF80700200A8DF80800E0B28DF80900002024 +:200D80000346062201A900903046FFF71FFCFEBD10B5044600BF10A0FDF7E2FF10A0FDF76F +:200DA000DFFF11A0FDF7DCFF1FA0FDF7D9FF00BF012C07D100BF1CA0FDF7D2FF1CA0FDF796 +:200DC000CFFF07E000BF18A0FDF7CAFF20A0FDF7C7FF00BF10BD00001B5B303B33326D0071 +:200DE000494E464F203A2000232323232323203D3D3D3D3D204150504C49434154494F4ED6 +:200E0000204C4159455220434C4F434B2053594E43204556454E54203D3D3D3D202323230D +:200E20002323230D0A0D0A001B5B306D00000000434C4F434B2053594E432053544154459E +:200E40002053594E4348524F4E495A45440D0A00434C4F434B2053594E4320535441544551 +:200E600020444553594E4348524F4E495A45440D0A00000010B50446032C5DD000BF36A012 +:200E8000FDF76EFF36A0FDF76BFF374801680068401C354B186035A0FDF762FF3FA0FDF71C +:200EA0005FFF00BF00BF3DA0FDF75AFF3DA0FDF757FF00BF4048017840A0FDF751FF444895 +:200EC0000078002831D000BF34A0FDF749FF41A0FDF746FF00BF4348007848B1022C01D1CD +:200EE00041A000E041A0014642A0FDF739FF07E000BF2AA0FDF734FF43A0FDF731FF00BF9E +:200F000000BF26A0FDF72CFF32A0FDF729FF00BF2F480178404800F0C7FB00BF1FA0FDF7E4 +:200F20001FFF2AA0FDF71CFF00BF0120FEF796FB3A4800F083FE0DE000BF39A0FDF710FFD9 +:200F400039A0FDF70DFF3AA0FDF70AFF13A0FDF707FF00BF10BD00001B5B303B33326D00F5 +:200F6000494E464F203A200020000020232323232323203D3D3D3D3D2055504C494E4B2055 +:200F80004652414D4520256C75203D3D3D3D202323232323230D0A0D0A0000001B5B306D79 +:200FA00000000000434C415353202020202020203A20410D0A0000000400002054582050E9 +:200FC0004F525420202020203A2025640D0A000015000020545820444154412020202020C7 +:200FE0003A2000001600002041434B004E41434B00000000434F4E4649524D4544202D2071 +:2010000025730D0A00000000554E434F4E4649524D45440D0A000000B4020020A80300202F +:201020001B5B303B33316D004552524F523A2000232323232323203D3D3D3D3D205458200B +:201040004552524F52203D3D3D3D202323232323230D0A0D0A0000009EB000201D90069021 +:2010600007908DA103C9CDE9040100200090019002900390FDF76CFCFDF794FC0123022296 +:2010800064210320FEF7A8FA00BF85A0FDF768FE85A0FDF765FE00BF00BF84A0FDF760FE63 +:2010A00084A0FDF75DFE8548FDF75AFE7CA0FDF757FE00BF8248099082480A9082480B9054 +:2010C00082480C9082480D9082480E908248109082481190824812908248159082481690BB +:2010E000824817908248189009A98248FEF730FD68B100BF80A0FDF733FE81A0FDF730FE0F +:2011000081A0FDF72DFE66A0FDF72AFE00BF19A97848FFF715F900BF64A0FDF721FE65A04D +:20112000FDF71EFE85A0FDF71BFE5DA0FDF718FE00BFBDF870108EA0FDF712FE92A01B995A +:20114000FDF70EFE96A01999FDF70AFE06A96948FEF7F5FF1D9004A96648FFF787F81D9038 +:20116000FEF7A4FB68B100BF63A0FDF7F9FD64A0FDF7F6FD90A0FDF7F3FD49A0FDF7F0FD4D +:2011800000BF49F64040FDF71FFC9749974800F08FFC1921954800F03BFD9549954800F09E +:2011A00087FC1921934800F033FD74E05148006B10B15048FEF748FE8F480078052865D2D8 +:2011C000DFE800F003283448610000BF37A0FDF7C7FD38A0FDF7C4FD88A0FDF7C1FD30A0CB +:2011E000FDF7BEFD00BF06A94248FFF78BFC1D9004A94048FFF7DDFC1D903E48FEF774FD81 +:201200001D9008A93B48FFF764F81D9001207A4908703FE06A4604A906A8089B00F06CFA6F +:20122000FEF774F903207449087033E004237F4A7F498048007800F00DFA7F4803787B48ED +:2012400002787B497B48007800F060FB03206A4908701FE0FDF7B2FC0420674908704FF44C +:201260007A71484200F0D8FA44F6206108444FF47A7190FBF1F071490860084601681D4858 +:20128000FFF7D6FB06E0FDF7B1FB03E000205A49087000BF00BF89E70016C001FFFE000120 +:2012A0001B5B306D000000000D0A00001B5B303B33326D00494E464F203A2000582001082A +:2012C0007909010879F90008210801080D070108750E01080DFD0008950A010871070108F3 +:2012E0003D0C0108910D01083DF900087D080108E1080108300400201B5B303B33316D0031 +:201300004552524F523A2000232323232323203D3D3D3D3D204C523131313020424F415201 +:201320004420494E4954204641494C203D3D3D3D202323232323230D0A0D0A002323232319 +:201340002323203D3D3D3D3D204C5231313130204D4F44454D2056455253494F4E203D3D03 +:201360003D3D202323232323230D0A0D0A0000004C4F524157414E20202020203A2025237D +:201380003034580D0A0000004649524D57415245202020203A2025233032580D0A0000002A +:2013A000424F4F544C4F4144455220203A2025233032580D0A000000232323232323203D60 +:2013C0003D3D3D3D204C4F524157414E20494E4954204552524F52203D3D3D3D202323234A +:2013E0002323230D0A0D0A00A9150108A803002091150108C00300201C000020232323236A +:201400002323203D3D3D3D3D204C5231313130204D4F44454D20494E4954203D3D3D3D209A +:201420002323232323230D0A0D0A000015000020B40200200400002016000020180000200F +:2014400010B5044600BF37A0FDF78AFC37A0FDF787FC00BF04F0010038B100BF31A0FDF7FE +:201460007FFC36A0FDF77CFC00BF04F00200022807D100BF2BA0FDF773FC33A0FDF770FCD8 +:2014800000BF04F00400042807D100BF25A0FDF767FC2FA0FDF764FC00BF04F008000828A8 +:2014A00007D100BF1FA0FDF75BFC2BA0FDF758FC00BF04F01000102807D100BF19A0FDF739 +:2014C0004FFC27A0FDF74CFC00BF04F02000202807D100BF13A0FDF743FC24A0FDF740FC32 +:2014E00000BF04F04000402807D100BF0DA0FDF737FC20A0FDF734FC00BF04F08000802867 +:2015000007D100BF07A0FDF72BFC1DA0FDF728FC00BF00BF03A0FDF723FC1BA0FDF720FC9E +:2015200000BF10BD1B5B306D000000004D6F64656D20737461747573203A200042524F57A2 +:201540004E4F55542000000043524153482000004D555445200000004A4F494E4544200060 +:2015600053555350454E44200000000055504C4F414420004A4F494E494E47200000000016 +:2015800053545245414D20000D0A0D0A0000000010B50446034800F089FB0220FEF74DF807 +:2015A00010BD0000C003002010B50446034800F07DFB0120FEF741F810BD0000A8030020D2 +:2015C0000121014A117070479000002000BF07A0FDF7C6FB07A0FDF7C3FB08A0FDF7C0FBEB +:2015E00011A0FDF7BDFB00BFFDF7C4FA1B5B303B33326D00494E464F203A20002323232338 +:201600002323203D3D3D3D3D205741544348444F47205245534554203D3D3D3D2023232382 +:201620002323230D0A0D0A001B5B306D0000000010B50F20FCF70EFF1820FCF70BFF10BD0A +:2016400010B501210F20FDF717F801211820FDF713F810BD2DE9F84305460C4616461F469C +:20166000022D1AD14FF000080020009069460D48FEF740FD8046042F01DABDE8F88304200B +:201680003070009820700098000A60700098000CA0700098000EE07000E000BF00BF00BF49 +:2016A000EBE70000300400202DE9F04105460E460027002413E01FB10CA0FDF751FB0027FD +:2016C000295D0BA0FDF74CFB601CC11700EB11710911A0EB011101B90127601CC4B2B4425C +:2016E000E9DB02A0FDF73CFBBDE8F0810D0A000025303258200000002DE9F04104460D4649 +:2017000090461F46217816A0FDF72AFB012604E0A15D18A0FDF724FB761C082EF8DB17A000 +:20172000FDF71EFB297816A0FDF71AFB012604E0A95D10A0FDF714FB761C082EF8DB0FA02E +:20174000FDF70EFB00BF13A0FDF70AFB13A0FDF707FB00BF39461CA0FDF702FBBDE8F08177 +:201760004465764575692020202020203A202530325800002D253032580000000D0A00000B +:201780004170704575692020202020203A202530325800001B5B306D000000004170704B8D +:2017A00065792020202020203A2053656D74656368206A6F696E20736572766572207573D9 +:2017C00065640D0A0000000050696E2020202020202020203A20253038580D0A0D0A000075 +:2017E0007047000001490860704700008C000020074800680749484343F239010844044983 +:2018000008606FF00041B0FBF1F201FB12007047940000206D4EC64110B503460C46FFF7A1 +:20182000E7FFE11A491C90FBF1F201FB1200184410BD00002DE9F84304460E4600BF00BF50 +:201840002D4800680090002221462C48F9F712F9002231462948F9F733F92748006800998D +:201860008842EDD1E07840F2B55110FB01F0C01C8508E078C11700EB91718910A0EB810128 +:2018800009B91F4900E01F4989466178491E01EB4102C2EB8111481C00EBD0714A10617896 +:2018A000491E490029FA01F101F00301511A0D44A078401E054414484543B0787178C1EB52 +:2018C000011100EB81003178C1EB4112C2EB012100EB011005440021890241EA9551AB0264 +:2018E00040F2FF327068101A1F1841F1000841463846BDE8F8830000282800400805002030 +:2019000050554400A0AA9900805101002DE9FE4305460E4614461F464FF0000801A92F480C +:20192000FEF72EFC0198002846D102A92B48FEF7BEFC9DF80800844211DD00BF28A0FDF717 +:201940000FFA29A0FDF70CFA00BF002003463A46294600902148FEF7F3FF804607E033469E +:201960003A4629461D480094FEF7EAFF8046B8F1000F10D100BF26A0FDF7F2F926A0FDF724 +:20198000EFF927A0FDF7ECF915A0FDF7E9F900BF0120BDE8FE8300BF29A0FDF7E1F92AA00E +:2019A000FDF7DEF941462A48FDF7DAF90CA0FDF7D7F900BF0020ECE700BF15A0FDF7D0F949 +:2019C00015A0FDF7CDF923A00199FDF7C9F904A0FDF7C6F900BF0020DBE700003004002039 +:2019E0001B5B306D000000000D0A204150502044415441203E204D4158205041594C4F4138 +:201A00004420415641494C41424C45200D0A00001B5B303B33326D00494E464F203A200051 +:201A20004C5231313130204D4F44454D2052455155455354205458200D0A0D0A0000000050 +:201A40001B5B303B33316D004552524F523A2000D01F010844555459204359434C452C20D6 +:201A60004E4558542055504C494E4B204156414941424C4520696E202564206D696C6C6908 +:201A80007365636F6E6473200D0A0D0A0000000002460648016804E0914201D101207047A9 +:201AA00049690029F8D10020F9E700000C02002000220260426002724272C16002614261DF +:201AC0007047000070B50446054805680DB100206872656102480460006800F084F870BDF9 +:201AE0000C02002010B50B4B19681B685A6909E003681468A34202D91146526902E04861A9 +:201B0000426110BD4B69002BF2D14861436100BFF7E700000C0200202DE9F041FDF758F90F +:201B20000746FDF7C7F98046A8EB07062848006880B1274804680AE065692868B04203D944 +:201B40002868801B286001E000202860646960690028F1D11E48006880B11D480468006891 +:201B600040691B4908600020207200BFE06808B900BFFEE7D4E90310884700BF10E0144828 +:201B8000046800684069124908600020207200BFE06808B900BFFEE7D4E90310884700BF89 +:201BA0000B48006830B1FDF719F90949096809688842E4D80648006838B105480068407ABB +:201BC00018B90348006800F00EF8BDE8F08100000C02002010B50446204600F067F820461D +:201BE00000F02CF810BD70B50446FDF7DDF8054601206072FDF7F2F828442168884203D915 +:201C0000FDF7ECF8284420602068FDF761F970BD2DE9F04104460E4600273046FDF73EF950 +:201C20000546204600F042F8FDF7BEF80746BD4200D23D4625606560BDE8F08138B50446E7 +:201C400000256846FCF730FE1CB12046FFF720FF18B16846FCF72EFE38BD60682060012054 +:201C60002072002060721048006828B9FDF722F92046FFF727FF12E0FDF7B0F8054620684D +:201C8000284420600849206809680968884203D22046FFF717FF02E02046FFF723FF68467E +:201CA000FCF708FE00BFD7E70C020020F8B505466846FCF7F9FD284806680468006800B18E +:201CC0001DB96846FCF7F6FDF8BD0020287222480068A8422AD120480068407A012817D1D9 +:201CE00000201D49096848721B480068406948B11948006840691849086008460068FFF7DF +:201D000072FF23E0FDF7A4F90020134908601DE011480068406928B10F48006840690E49DB +:201D2000086013E000200C4908600FE00BE0AC4207D1606910B16469746101E000247461C5 +:201D400003E026466469002CF1D100BF6846FCF7B1FD00BFB8E700000C02002010B50448CE +:201D6000FCF7AEFC0249B1F90000FCF773FB10BD8000002010B50449B1F900000B460122D3 +:201D80000221FCF74FFC10BD8000002010B504460220FDF763FC01200149087010BD000041 +:201DA0007C00002010B500210120FCF795FC10BD10B501210846FCF78FFC10BD33B5C1B056 +:201DC0000446214601A8429AFBF70EFD002808DD01A8F5F717FB85B22A4601A90120FDF7B6 +:201DE000E9FA43B030BD000012000000240000003600000040000000060000000C00000062 +:201E00001000000000000000010000000200000003000000010000000300000005000000A3 +:201E20000100000001000000060000000A0000002000000002000000040000000800000062 +:201E40001000000040000000800000000001000000020000000000000000000000000000AF +:201E60000000000001000000020000000300000004000000A0860100400D0300801A060041 +:201E800000350C0040420F0080841E0000093D0000127A000024F40000366E010048E8018E +:201EA000006CDC0200000000000000000000000000000000010000000300000002000000D2 +:201EC0000200000001000000020000000200000006000000040000000300000002000000EC +:201EE00004000000040000000C0000000800000006000000040000000800000004000000B0 +:201F00000C000000080000000600000004000000080000000000000001000000000000009A +:201F200000000000000000000000000003000000000000000000000000000000000000009E +:201F40000000111000002110000031100000000001000000020000000000000012000000D9 +:201F6000000000000300000004000000000000001200000000000000030000000400000041 +:201F800068616C5F6D63755F70616E6963001F1C1F1E1F1E1F1F1E1F1E1F1F1D1F1E1F1EDB +:201FA0001F1F1E1F1E1F000000000000020000000000000002000000050000000000000060 +:201FC000020000000000000002000000070000004C5231313130204D4F44454D20524551FB +:201FE00055455354205458204552524F5220434D442C206D6F64656D5F726573706F6E736F +:20200000655F636F6465203A202564200D0A0D0A00000000232323232323203D3D3D3D3DED +:2020200020414452204841532053574954434845442046524F4D204D4F42494C4520544F43 +:2020400020535441544943203D3D3D3D202323232323230D0A0D0A00232323232323203D35 +:202060003D3D3D3D204C5231313130204D6F64656D20436C617373412064656D6F206170CC +:20208000706C69636174696F6E203D3D3D3D202323232323230D0A0D0A000000447100088C +:2020A00004000020B00200001C790008A071000800000320D80000004AD80008A071000856 +:1020C000B4020020DC1300005AD80008298A449486 +:040000050800013DB1 +:00000001FF diff --git a/hex_merged/lr1110_modem_tracker_EU868.hex b/hex_merged/lr1110_modem_tracker_EU868.hex new file mode 100644 index 0000000..3786d6d --- /dev/null +++ b/hex_merged/lr1110_modem_tracker_EU868.hex @@ -0,0 +1,3484 @@ +:020000040800F2 +:20000000C82300205101000875280008A12400085D0100085F0100086101000800000000D1 +:20002000000000000000000000000000D1310008F90A000800000000AB2C00083932000859 +:200040006B0100086B0100086B010008EB2C00086B0100086B0100086B0100086B01000855 +:200060006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008E0 +:200080006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008C0 +:2000A0006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008A0 +:2000C0006B0100086B0100086B0100086B0100089F4400086B0100086B0100086B01000809 +:2000E0006B0100086B0100086B0100086B010008A7240008AF2400086B0100086B0100089A +:200100006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B0100083F +:200120006B0100086B010008570A00086B0100086B0100086B0100086B010008DFF80CD0EB +:2001400000F096F800480047D9520008C82300200648804706480047FEE7FEE7FEE7FEE716 +:20016000FEE7FEE7FEE7FEE7FEE7FEE7913200083D0100082DE9F05F0546002092469B4687 +:2001800088460646814640241BE0284641464746224600F05CF853465A46C01A914110D329 +:2001A00011461846224600F043F82D1A67EB01084F4622460120002100F03AF817EB0009E9 +:2001C0004E41201EA4F10104DFDC484631462A464346BDE8F09F10B540EA01040346A407E3 +:2001E00003D009E010C9121F10C3042AFAD203E011F8014B03F8014B521EF9D210BDD2B261 +:2002000001E000F8012B491EFBD270470022F6E710B513460A4604461946FFF7F0FF20468D +:2002200010BD421C10F8011B0029FBD1801A7047202A04DB203A00FA02F100207047914011 +:20024000C2F1200320FA03F3194390407047202A04DB203A21FA02F00021704721FA02F35D +:20026000D040C2F1200291400843194670470000064C074D06E0E06840F0010394E80700DC +:2002800098471034AC42F6D3FFF75CFF245700085457000870B58C1810F8015B15F00703C1 +:2002A00001D110F8013B2A1106D110F8012B03E010F8016B01F8016B5B1EF9D12B0705D4D8 +:2002C0000023521E0DD401F8013BFAE710F8013BCB1A921C03E013F8015B01F8015B521EAE +:2002E000F9D5A142D8D3002070BD704700B587B01C2205496846FFF76EFF03F00FF968466C +:2003000002F068FE07B000BD5055000810B500F005FD00F00FFD4FF48030064909680143BA +:20032000044A116000BF00F0D7FB00F005F8FFF7DCFF10BD90080058F0B585B01421684645 +:20034000FFF764FF002500260027002427E0344800EBC400807900B3314850F83400B0F13A +:20036000904F06D02F49084448B1B0F5806F12D10BE02B4800EBC400808805430CE02848DB +:2003800000EBC4008088064306E0254800EBC4008088074300E000BF00BF601CC4B2222C6B +:2003A000D5DB0020029001200190032003908DB10095012002F00CF9012002F04FF969467E +:2003C0004FF0904000F08EFE002229464FF0904000F063FF8EB10096022002F0F9F80220A4 +:2003E00002F03CF969460F48404200F07BFE002231460C48404200F050FF7FB1009704204C +:2004000002F0E6F8042002F029F96946064800F069FE00223946044800F03FFF05B0F0BD03 +:200420004054000800FCFFB70008004810B502F097FF0749002001F09BFDFFF767FF01215A +:20044000084604F03BF802F0B5F904F099FD10BD80020020704770B50446606800F10B059F +:200460002888B0F5124F04D1A81C00F005F8207000E000BF00BF70BD70B50546012000F0A4 +:200480006DF9287890B9012670070078022804D100207107087004F0E9F9FFF727FF0021D5 +:2004A000012004F00BF800F03BF836E000BF002002F0BAFD0446FF2C01D104F0D7F944B163 +:2004C000012000F05BF903E00121002001F020F8FAE74FF00050007802280ED100204FF039 +:2004E0000051087002F0B0FD012000F047F903E00121002001F00CF8FAE7022001070870A6 +:200500000021084602F074FD012000F037F903E00121002000F0FCFFFAE7304670BD000034 +:2005200010B58EB030222A4902A8FFF754FE00F0EFF90121022003F0C1FF264A0021012080 +:2005400003F0F8FF02A802F037FD00F06FF902F0BBFD062004F080FC00BF4FF400401E49A0 +:20056000086100BF00F0CAFA00F02AF9044660791A49087220794872E0788872A078C87295 +:20058000607808732078401C487360798DF8050020798DF80400E0788DF80300A0788DF857 +:2005A000020060788DF801002078401CC0B28DF800006A460621002004F0A9FC084B0022EB +:2005C0000849104601F094FC00F00EF80EB010BDA055000879510008004000581F000020CC +:2005E000510A00081800002000B587B00020039004900590069009480D2100221346CDE952 +:2006000000210290A0228021002004F02CFA04490E2004F0B7FA07B000BD00009255000807 +:200620001F00002070B5054615B1012D0AD104E00124204603F06AFF05E00124204603F00E +:200640008FFF00E000BF00BF70BD70B504462546696801F1080002F075FD064616B1012044 +:20066000287001E00020287070BD704700B585B014216846FFF7CAFD012001F0C5FF0820DD +:20068000009001200190002002900220039069464FF0904000F026FD012208214FF0904085 +:2006A00000F0FBFD012001F0AFFF4FF40040009001200190002002900220039069464FF078 +:2006C000904000F00FFD00224FF400414FF0904000F0E3FD012001F097FF1120009001203F +:2006E0000190002002900220039069464FF0904000F0F8FC012211214FF0904000F0CDFD42 +:2007000005B000BD10B586B00446142101A8FFF77DFD022001F078FF102001F075FF0D4860 +:2007200030F814000190012002900020039002200490094951F8240001A900F0D3FC054A59 +:2007400032F81410044A52F82400012200F0A5FD06B010BDCE5500083400002010B50446C9 +:20076000044A32F81410044A52F82400012200F094FD10BDCE5500083400002010B5044622 +:20078000044A32F81410044A52F82400002200F084FD10BDCE5500083400002010B5044613 +:2007A000044A32F81410044A52F8240000F06EFD10BD0000CE550008340000207047000083 +:2007C0002DE9F04100BF164800680646701CE0B100BF1348001D00686FF07F4101EA102803 +:2007E00000BF00BF0E48001D077800BF0D490E70300A4870300C88700846C77081F804804E +:200800004FEA182048710D4607E0002002F024FA04460CB1254600E0034D2846BDE8F0811E +:200820008075FF1F190000206C550008F0B58BB00020059004F020FCFFF7C2FF07463A467A +:200840000621002004F063FB4EF66E50079000BF29480068069006AA06212E2004F057FBCD +:20086000264A1021182004F052FB254A1021082004F04DFB1821012004F01AFB04F085FA84 +:20088000002444F00104002C18DD1EA508A809A90AAB0C22CDE900100021204604F04DF84C +:2008A0002846FFF7BEFCC6B2334600220095BDF82410BDF8280004F08DFA00BF05A80223A0 +:2008C00000220090BDF82010BDF8280004F082FA002004F02BF900200C491023CDE901306D +:2008E000CDE90310082000231A4601210090084604F06CF80BB0F0BD8075FF1F72550008E2 +:2009000082550008424C45636F72650007B201001CB504480090044801906946034804F04A +:2009200087FB1CBD24000320250600084B06000810B500BF19480068C0F3007028B900BF79 +:2009400016480068C0F3406028B34FF00050007828B900F027F810B101F006FE1DE04FF0BA +:200960000050007850B900F01DF838B901204107087007204870FF2088700EE04FF000505C +:200980000078012809D04FF000500078022804D001F0FCFD01E001F0F9FD10BD940000586D +:2009A0007047000010B50D4B19680D4BD3F88030DBB24FF0006404EB03331A1FB1F1006F70 +:2009C00001D3914201D9002006E0064C0B68A34201D0002000E0012010BD0000407100086E +:2009E00000400058298A449430B50446039D21600020E06020616061A061626023812577DF +:200A000005F0020020B1208910B14FF0FF3030BD0020FCE710B5044654B90B48006818B1A6 +:200A2000002009490968884700200849087009E00120064908700448006818B10120024961 +:200A40000968884710BD00005C000020EC00002003F02CFF704710B5002001F0E3FC10BDAA +:200A60000F4B02689A4206D2426C92080D4B03EB8202826406E0426C92080A4B1C3303EB46 +:200A8000820282640278083A1423B2FBF3F1054A8032C26401F01C0301229A400265704716 +:200AA000080402400008024001794A1E064B03EB82024265044A403282654A1E02F003034B +:200AC00001229A40C26570470009024010B5002001F0B6FC10BD000008B5FFF7F7FF0220D0 +:200AE0000023C202024900900248FFF77DFF08BD3803002018030020704700001FB5134837 +:200B00000068C0B2441E022000900007407801900198062805D200204FF00051087003F0DE +:200B2000C5FE4FF0005080780290DDE901010844A04202D90198201A029000F0BBFA03A952 +:200B4000684600F02DFA00F069FA1FBD80400058704700000348406940F2FA71884301492C +:200B600048617047004000581E48006800F40070B0F5007F16D11B48006820F4007019498F +:200B8000086000BF0846006840F4006008600846006820F40060086000BF0846006840F441 +:200BA000007008600F48006800F48060B0F5806F16D10C48006820F480600A49086000BF25 +:200BC0000846006840F4805008600846006820F48050086000BF0846006840F48060086000 +:200BE00070470000004000580649496921F4FF61022202EBC00242F480321143014A516124 +:200C0000704700000040005810B50849496941F00101064C6161026000BF00BF00BFBFF325 +:200C20006F8F00BF00BF00BF436010BD00400058F0B50246802314460D46104E766946F4BD +:200C400080260E4F7E6100BFEFF31086304672B600BF2E682660241D2D1D5E1EF3B2002B2B +:200C6000F7D100BF054E3669C6F30046002EF9D100BF80F3108800BFF0BD00000040005836 +:200C800070B5054600F00EFB064606E000F00AFB801BA84201D3032070BD1E48006900F458 +:200CA0008030B0F5803FF1D01A48046904F0010020B100BF01201749086100BF4CF2FA30FA +:200CC000044000BF04F0404030B11248806904F0404108430F49886124F0404018B124F007 +:200CE00040400C49086100BF1CB10B4844600120D2E706E000F0D6FA801BA84201D3032037 +:200D0000CAE70448006900F48020B0F5802FF1D00020C1E700400058C002002000BF044877 +:200D2000406840F001000249486000BF70470000002004E000BF0448406840F0020002493D +:200D4000486000BF70470000002004E070B50446002594F82500022803D00420E0630125A2 +:200D600034E02068006820F00E00216808602068006820F0010021680860A06C006820F4E6 +:200D80008070A16C086094F8440000F01C0101208840216C4860D4E913104860606D40B1AD +:200DA000606D006820F48070616D0860D4E916104860012084F8250000BF002084F82400F8 +:200DC00000BFA06B10B12046A16B8847284670BD70B50446206C05682068066894F844007E +:200DE00000F01C01042088402840E0B106F00400C8B12068006800F0200028B920680068BD +:200E000020F004002168086094F8440000F01C0104208840216C4860206B002856D0204690 +:200E2000216B884752E094F8440000F01C0102208840284018B306F0020000B32068006890 +:200E400000F0200040B92068006820F00A0021680860012084F8250094F8440000F01C01EF +:200E600002208840216C486000BF002084F8240000BFE06A50B32046E16A884726E094F8B6 +:200E8000440000F01C01082088402840F0B106F00800D8B12068006820F00E002168086082 +:200EA00094F8440000F01C0101208840216C48600120E06384F8250000BF002084F82400B3 +:200EC00000BF606B10B12046616B884770BD000070B504460CB9012070BD2F49206888424D +:200EE0000BD22E492068401A1421B0FBF1F0800060642A48083820640AE027492068401A45 +:200F00001421B0FBF1F080006064234808382064022084F825002068056847F6F070854380 +:200F2000D4E9020108432169084361690843A1690843E1690843216A0843054320680560C7 +:200F40002046FFF78DFDA068B0F5804F01D1002060602079A16C0860D4E91310486060681F +:200F600060B16068042809D82046FFF79DFD0020616D0860D4E91610486003E000206065EC +:200F8000A065E0650020E063012084F82500002084F8240000BF9FE7080402400800024045 +:200FA0002DE9F04104460F4600BF1B480078012802D10220BDE8F08101201749087000BFC5 +:200FC000002048604FF47A70FFF75AFE0646E6B92068022817D1C01E386065680BE02846AD +:200FE000FFF702FE4FF47A70FFF74AFE06460EB13D6005E06D1CD4E901010844A842EED8BF +:2010000000BFFFF7A7FDFFF7AFFD00BF00200249087000BF3046CDE7C002002000200649F9 +:20102000496941F00041044A51611146496901F0004101B901207047004000582DE9F041E0 +:201040000646884614461D4600BF18480078012802D10220BDE8F08101201449087000BF39 +:20106000002048604FF47A70FFF70AFE0746AFB9012E05D122462B464046FFF7C5FD03E0C9 +:2010800021464046FFF7D4FD4FF47A70FFF7F8FD074607484069B0430549486100BF002076 +:2010A0000249087000BF3846D4E70000C00200200040005800200849496901F0004151B1A4 +:2010C0000649054A9160064991601146496901F0004101B101207047004000582301674514 +:2010E000AB89EFCD70B503460022BDE0012696400D6805EA0604002C72D04D68012D08D03F +:201100004D68022D05D04D68112D02D04D68122D13D1986856000325B540A8435600CD6890 +:20112000B54028439860586801259540A8430D79C5F30015954028435860D86856000325A8 +:20114000B540A84356008D68B5402843D8604D68022D02D04D68122D13D1D60803F1200547 +:2011600055F826005507EE0E0F25B540A8435607F60E0D69B5402843D60803F1200545F825 +:201180002600186856000325B540A8430D7905F003055600B540284318604D6805F080551B +:2011A000B5F1805F5FD1334D960855F8260095072E0F0F25B540A843B3F1904F01D1002582 +:2011C00015E02D4DAB4201D1012510E02B4DAB4201D102250BE02A4DAB4202D1032506E03D +:2011E00041E0284DAB4201D1042500E007259607360FB54028431F4D960845F82600224D47 +:201200002868A0434D6805F48035B5F5803F00D120431D4D28602D1D2868A0434D6805F4FE +:201220000035B5F5003F00D12043174D2D1D2860154D803D2868A0434D6805F48015B5F5A7 +:20124000801F00D12043104D803D28602D1D2868A0434D6805F40015B5F5001F00D120439C +:20126000094D7C3D2860521C0D68D540002D7FF43DAF70BD08000140000400480008004841 +:20128000000C0048001000488008005842690A400AB1816200E0816170470AB1816100E039 +:2012A000816270470148006870470000400000200348006803490978084401490860704797 +:2012C000400000204800002010B50024032000F0CBF80F2000F008F808B1012401E000F0B9 +:2012E0002DF8204610BD000070B50446002511480078D8B100F036F90E4909784FF47A7282 +:20130000B2FBF1F1B0FBF1F6304600F050FA58B9102C07D200222146501E00F067F8064842 +:20132000046004E0012502E0012500E00125284670BD000048000020440000207047000013 +:2013400010B501460846002807DB00F01F0301229A40034B440943F8242000BF10BD000074 +:2013600080E200E010B501460846002817DB00F01F0301229A400B4B440943F8242000BFC7 +:2013800000BF00BFBFF34F8F00BF00BF00BF00BF00BF00BFBFF36F8F00BF00BF00BF00BF19 +:2013A00010BD000080E100E001460846002809DB00F01F0301229A4043099B0003F1E02391 +:2013C000C3F8002100BF704710B501460846002807DB00F01F0301229A40034B440943F872 +:2013E000242000BF10BD000000E200E02DE9F05F80460D46164603F01DFA074639462A463B +:20140000334601F00700C0F1070ABAF1040F02D94FF0040A01E0C0F1070AD14600F1040AFA +:20142000BAF1070F02D24FF0000A01E0A0F1030AD4464FF0010A0AFA09FAAAF1010A0AEA4A +:20144000020A0AFA0CFA4FF0010B0BFA0CFBABF1010B0BEA030B4AEA0B042146404603F051 +:20146000F1F9BDE8F09F000000BF00F00702064B19684FF6FF031940044B0B4343EA022137 +:20148000014B196000BF70470CED00E00000FA051248006820F48040104A10601048006819 +:2014A000104AB0FBF2F0322200FB02F100E0491E0A481430006800F40070B0F5007F01D164 +:2014C0000029F4D105481430006800F40070B0F5007F01D1032070470020FCE70004005892 +:2014E0003C00002040420F000348006840F4804001490860704700000004005803480068E0 +:2015000040F4807001490860704700000004005870B504460D4654B91048006800F40070EF +:20152000B0F5007F0AD1FFF7B3FF38B170BD0B480068C0F3402008B9FFF7D6FF08480068DC +:2015400020F0040006490860012D01D130BF02E040BF20BF20BF00BFE8E700001404005834 +:2015600010ED00E010B500F033F84FF0B041896801F0F0010909034A52F82110B0FBF1F045 +:2015800010BD0000D455000810B5FFF7EBFF4FF0B041896801F4E061090A034A12F82110B6 +:2015A00001F01F01C84010BD1456000810B5FFF7D9FF4FF0B041896801F46051C90A034A59 +:2015C00012F8211001F01F01C84010BD145600082DE9F04101F077F806463EB901F07FF826 +:2015E000C0F30310234951F820403FE0042E01D1214C3BE0082E07D101F06BF8012801D108 +:201600001D4C33E01D4C31E001F072F80746012F0FD0022F02D0032F0AD101E0164D10E0D9 +:2016200001F057F8012801D1134D00E0134D08E000BF01F054F8C0F303100E4951F8205015 +:2016400000BF00BF01F05AF868434FF0B041C96801F07001012202EB1111B0FBF1F14FF05D +:20166000B040C06802EB5070B1FBF0F42046BDE8F0810000345600080024F4000048E801BE +:2016800010B504460CB9012010BD94F8210028B9002084F82000204600F06CF8022084F8E6 +:2016A000210000BFCA202168486253202168486200BF204601F0FAFA48B100BFFF2021681D +:2016C000486200BF042084F821000120DCE7206880682749084021688860216960680843C6 +:2016E000A1690843216889680843216888602168E068086120680169208941EA0040216896 +:2017000008612068C06820F080002168C8602068C06C20F003002168C8646169E069084395 +:201720002168C96C08432168C8642068806800F0200090B9204600F01EF870B100BFFF20B7 +:201740002168486200BF042084F8210000BF002084F8200000BF012096E700BFFF20216897 +:20176000486200BF012084F8210000208CE70000BFFF8FFF704770B504462068C06820F07D +:20178000A0002168C860FFF78DFD054607E0FFF789FD401BB0F57A7F01D9032070BD20681F +:2017A000C06800F020000028F1D00020F6E770B504462546681EB0F1807F01D301200FE027 +:2017C000681E4FF0E02148610F214FF0FF3003F039F800204FF0E0218861072008610020DF +:2017E00070BD704770477047704700002DE9F04704462068C569206806682068876840F6F0 +:201800000F0005EA0008B8F1000F0FD105F0200060B106F0200010B907F0805030B1E06E2F +:2018200010B12046E16E8847BDE8F087B8F1000F7ED06E48384018B96D4830400028F7D02E +:2018400005F0010058B106F4807040B1012021680862D4F8880040F00100C4F8880005F0DC +:20186000020058B107F0010040B1022021680862D4F8880040F00400C4F8880005F004009A +:2018800058B107F0010040B1042021680862D4F8880040F00200C4F8880005F0080070B157 +:2018A00006F0200010B95148384040B1082021680862D4F8880040F00800C4F8880005F463 +:2018C000006060B106F0806048B14FF4006021680862D4F8880040F02000C4F88800D4F87E +:2018E0008800002844D005F0200050B106F0200010B907F0805020B1E06E10B12046E16ED3 +:201900008847D4F888902068806800F04000402802D009F0280028B3204601F04BFF206815 +:20192000806800F04000402818D12068806800E01FE020F0400021688860A06F50B12D48A9 +:20194000A16F8863A06FFFF701FA88B1A06F816B88470DE02046FFF747FF09E02046FFF7B5 +:2019600043FF05E02046FFF73FFF0020C4F888005AE705F4801050B107F4800038B14FF4D0 +:201980008010216808622046FFF72DFF4CE705F0800058B106F0800010B907F4000028B178 +:2019A000206F10B12046216F88473DE705F0400030B106F0400018B1204601F00FFF33E75A +:2019C00005F4000030B106F0804018B12046FFF709FF29E705F0807030B106F0004018B175 +:2019E0002046FFF7FEFE1FE700BF1DE701000010200100049D37000810B504460CB90120BF +:201A000010BDA06900B100E000BFD4F8800028B9002084F87C00204600F02AF82420C4F8E3 +:201A200080002068006820F0010021680860204601F0E6FE012800D1E2E7A06A10B1204605 +:201A400001F0F6FD2068406820F49040216848602068806820F02A00216888602068006852 +:201A600040F0010021680860204601F05DFEC7E710B586B00446142101A8FEF7C7FB46497B +:201A80002068084400287DD100BF012000F0AEFD4FF40070019002200290002003900320B3 +:201AA00004900720059001A94FF09040FFF71AFB012000F09BFD4FF4806001900220029001 +:201AC00000200390032004900720059001A94FF09040FFF707FB012000F088FD4FF40060F6 +:201AE0000190022002900390032004900720059001A94FF09040FFF7F5FA012027490968FB +:201B000021F0030101434FF0B042C2F8881000BF80031146096E014311661146096E01400F +:201B2000009100BF00BF00220F212420FFF75EFC2420FFF739FC00BF00BF022000F03AFD7A +:201B4000042000F037FD1648164908600F2048601021144881600021C1608021016100216D +:201B600041618161C1610162FFF7B2F900BF0D486067846200BF00220F213A20FFF736FC67 +:201B80003A2000E003E0FFF70FFC00BF00E000BF00BF06B010BD000000C8FEBF8800005822 +:201BA000440402402002002010B5044606492068084430B90548006810B10448006880474D +:201BC00000E000BF00BF10BD00C8FEBF14000020704770477047000010B5024800688047BE +:201BE00010BD00007000002010B52021024800F01BFDFFF7F1FF10BD000C005810B500F064 +:201C00000FF80121014800F00DFD10BD000C005810B50121014800F00CFD10BD000C0058CD +:201C200008B507E06946064800F0A4FD0549009809688847024800F08CFD0028F2D008BDDA +:201C40003C0A03206C00002010B50121014800F002FD10BD000C00584FF400700C490968C6 +:201C600001430B4A116000BF00BF0949B43909680143074AB43A116000BF40BF20BF00BFDC +:201C80000448006840F400400249086000BF7047D40800580C04005808B54FF480104FF088 +:201CA000B041096D01434FF0B04211651146096D0140009100BF00BF00BF0A48006840F00C +:201CC00001000849086000BF00BF0846006840F48030086000BF2C20FFF766FB2D20FFF725 +:201CE00063FB08BD000C005810B50821054800F09BFC0548006880470821024800F0ABFC15 +:201D000010BD0000000C00583000002010B504460821084800F096FC30B10748046008217B +:201D2000044800F08AFC04E0A0470821014800F092FC10BD000C00583000002010B50221BD +:201D4000144800F09BFC40B11248001D01680220884310B100F036F81AE001210D4800F0A2 +:201D60008DFC40B10B48001D01680120884310B1FFF744FF0CE00821064800F07FFC38B173 +:201D80000448001D01680820884308B100F04CF810BD0000000C005810B50221024800F03E +:201DA00043FC00F003F810BD000C005810B50349C968086802490968884710BD000003209B +:201DC0007400002010B500F007F80221014800F029FC10BD000C005808B507E06946064868 +:201DE00000F0C8FC0549009809688847024800F0B0FC0028F2D008BD440A0320780000206B +:201E000010B50221014800F014FC10BD000C005810B50221034800F01EFC0221014800F0C7 +:201E20000CFC10BD000C005810B500F007F80821014800F0F7FB10BD000C005808B506E08D +:201E40006946064800F096FC009801F065FB034800F07FFC0028F3D008BD0000BC010320D4 +:201E600010B50821014800F0E4FB10BD000C005810B502211D4800F0E5FB48B91B48001D8D +:201E800001684FF40030884310B1FFF785FF2BE00221164800F0D6FB48B91448001D016830 +:201EA0004FF40030884310B1FFF776FF1CE008210E4800F0C7FB48B90C48001D01684FF46D +:201EC0000020884310B1FFF70FFF0DE02021074800F0B8FB40B90548001D01684FF4001013 +:201EE000884308B1FFF780FE10BD0000000C00582DE9F04706460F4690469946002402F000 +:201F0000F5FC824672B601E0601CC4B2062C07DA04EB4400154901EBC000007B0028F3D156 +:201F2000062C1CD0012004EB4401104A02EBC1010873504602F0F5FC04EB44000B4901EBBE +:201F4000C000066104EB440001EBC00080F80D8004EB440041F830903C70002503E0504600 +:201F600002F0DFFC01252846BDE8F087F80000202DE9F04106460F465A48076000BFCA2032 +:201F800058490968096848625320564909680968486200BF5448006840F020005249086060 +:201FA0000846006800F00700C0F104004F4908704D480830006800F4FE004FF4FE0191FABB +:201FC000A1F1B1FA81F1C840401C49490870464808300068C0F30E00401C46490880084634 +:201FE0000088401E424909784843A0F5A0703F49097820FA01F54FF6FF70854202D33E49CF +:20200000088001E03C490D804FF400203B49096801433A4A116000BF00BF38498031096893 +:202020000143364A8032116000BF002E3ED1012033490870801E33490860002408E00020FA +:2020400004EB4401304A02EBC1010873601CC4B2062CF4DB06202D49087022480068006867 +:20206000806820F480601F490968096888601D4800680068C06800F0800060F490601949DF +:2020800009680968C8604FF400201C490C3108600320FFF755F9134800680068806840F41B +:2020A0008040104909680968886009E00D4800680068C068C0F3802010B10320FFF784F95D +:2020C00000BFFF20074909680968486200BF002203210846FFF78AF90320FFF765F9BDE85E +:2020E000F0810000040000200828004008000020090000200A0000200C00002000080058D4 +:20210000900100208C010020F80000208801002070B505460E461446A04770BD2DE9F04127 +:2021200002F0E4FB074672B600BFCA2048490968096848625320464909680968486200BF46 +:20214000434800680068806820F4806040490968096888603F48047804EB44003E4901EB4C +:20216000C000007B02284DD104EB440051F8305004EB440001EBC000066938480078002872 +:202180003AD004EB440001EBC000407B01281BD10121204602F000FB384602F0C2FB04EBF5 +:2021A00044002D4A02EBC0004168204600F05AF800BFCA20264909680968486253202449E2 +:2021C00009680968486211E0384602F0AAFB204600F0AEF800BFCA201D49096809684862D6 +:2021E00053201B4909680968486200BF2A4621463046FFF78DFF21E000F08CFD384602F004 +:2022000090FB1BE000BF124800680068C068C0F380000028F7D00E4800680068C06800F0C7 +:20222000800060F490600A4909680968C8604FF400200B490860384602F073FB00BFFF20A2 +:20224000034909680968486200BFBDE8F08100000400002088010020F8000020900100203B +:202260000C0800582DE9F04104460D4604EB44002B4901EBC000007B022802D1204600F0ED +:2022800057F802F033FB804672B60320FFF76AF800BFCA20234909680968486253202149E8 +:2022A00009680968486200BF022004EB44011C4A02EBC101087304EB4400114601EBC000B7 +:2022C000856004EB440001EBC0004560204602F08FFF06461448077814480078B84202D0E8 +:2022E00000F018FD0CE004EB44000D4901EBC0008068801B04EB4401094A02EBC101886017 +:2023000000BFFF20074909680968486200BF0320FFF74AF8404602F004FBBDE8F08100005C +:20232000F800002004000020880100208901002070B5054602F0DAFA064672B60320FFF74B +:2023400011F800BFCA20314909680968486253202E4909680968486200BF05EB45002C49E6 +:2023600001EBC000007B022842D10021284602F013FA28480478062C34D127480068C0F3BE +:20238000802040B100BF214800680068C068C0F380000028F7D11D4800680068806820F438 +:2023A00080601A4909680968886000BF174800680068C068C0F380000028F7D01348006815 +:2023C0000068C06800F0800060F490600F4909680968C8604FF40020104908600320FEF71B +:2023E000AFFF05E00E480078A04201D000F092FC00BFFF20054909680968486200BF0320B1 +:20240000FEF7D2FF304602F08CFA70BD04000020F800002088010020082800400C0800581A +:202420008901002010B5044624B90449486FFEF7CFFC00E000BF00BF10BD00009401002062 +:2024400010B50446C4B900BF0D480E4908604FF4E130486000210B488160C1600161816167 +:202460000C2141610021C1610020064988620846FFF7C2FA00BF00E000BF00BF10BD000007 +:20248000003801409401002010B504461CB90348FFF7ACF900E000BF00BF10BD9401002064 +:2024A00000BFFEE7704710B5FFF748FC10BD10B5FFF7DEFC10BD00004FF0FF300849096863 +:2024C0008143074A116000BF6FF050000449103109688143024A1032116000BF70470000D0 +:2024E0008008005810B5FFF709F8FFF707F84FF480701A49096821F4407101434FF0B04209 +:20250000C2F8901000BF00BF1046D0F8900040F400401146C1F8900000BF11481149086047 +:202520000F211048816047F6FF71C160FFF7A8F800BFCA200A4948625320486200BF00202C +:20254000896821F007010143054A916000BF00BFFF201146486200BF10BD000090000058DB +:20256000002800408002002010B50648064908600146086880F3088800BF08464468A0472D +:2025800030BF10BD0070000808ED00E010B5FEF709FA30B100204FF000510870FFF7E4FF93 +:2025A00006E001204107087007204870FF20887010BD704708B54FF0B041896C01434FF075 +:2025C000B04291641146896C0140009100BF08BD08B54FF0B041C96C01434FF0B042D164A6 +:2025E0001146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96CA1 +:202600000140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96C014000913A +:2026200000BF08BD81607047426842EA01424260704742688A4342607047426822EA014243 +:20264000426070470246D0680840884201D1012070470020FCE70A048260704708B506492F +:20266000096801434FF0B042C2F84C11024909680140009100BF08BD4C0100580246D06925 +:202680000840884201D1012070470020FCE7000002480069C0F3C0407047000000400058C6 +:2026A000024602F1800050F82100034B984201D0012070470020FCE70004008042F4806385 +:2026C00040F8213070474FF0B040806800F00C0070474FF0B0400068C0F3005070474FF060 +:2026E000B041096801F0F000B02800D9B02070474FF0B040C06800F0030070474FF0B0402F +:20270000C068C0F30620704700604060704770B505460C4602F0EDF8064672B6286820602D +:2027200065602C6020684460304602F0FDF870BD70B505460C4602F0DCF8064672B6256011 +:20274000686860606C6060680460304602F0ECF870BD70B5044602F0CCF8064672B6206857 +:20276000A04201D1012500E00025304602F0DCF8284670BD70B504460D4602F0BAF80646F1 +:2027800072B620682860206800F004F8304602F0CBF870BD70B5044602F0ABF8054672B6BE +:2027A000D4E900010860D4E900104860284602F0BBF870BD10B50020FDF7A4FF0120FDF7AD +:2027C000A1FF0020FDF7DAFF10BD000010B501EB41030E4C04EBC3035A7D062A04D002EBD3 +:2027E000420304EBC303187500EB4003074C04EBC3035A7500EB400304EBC303197501EBF0 +:20280000410304EBC303587510BD0000F800002010B5154B1B7899421AD001EB4103134C01 +:2028200004EBC3031A7D02EB420304EBC303587500EB400304EBC303597500EB400304EBCA +:20284000C3031A7501EB410304EBC30318750AE000EB4003054C04EBC303597501EB410395 +:2028600004EBC303187510BD88010020F8000020704770477047000010B504463CB908480F +:20288000006858B1002006490968884706E00448006818B1012002490968884710BD00003C +:2028A000540000202DE9FC4106464FF00008771C3878FF284AD1BD1CAC1C2888A0F6014011 +:2028C00010B116283FD129E0618823484088401C81420ED14FF0010800208DF8040004F1E0 +:2028E00008000090A0798DF80500684600F08EF813E061881848C088401C81420DD14FF0B9 +:20290000010801208DF8040004F108000090A0798DF80500684600F079F815E00E48007A00 +:2029200080B100200C4908724FF0010803208DF8040004F108000090A0798DF805006846A5 +:2029400000F064F800E000BF00BF00E000BF00BF4046BDE8FC810000A000002000B587B01B +:20296000244800F0C1FB24480823012223490090022002F0A9F92048801C00210A2201235E +:20298000CDE90232CDE9041008460421CDE900101949088804231A4A022102F026F916483B +:2029A000001D00210A22CDE90212CDE9041008462021CDE90010104908880123114A022139 +:2029C00002F013F90C48801D01210A22CDE90212CDE9041000200421CDE90010064908883C +:2029E0001423094A022102F000F900200249087207B000BDA5280008A0000020D45600081F +:202A0000E4560008F4560008045700082DE9F8430446207920B101283CD003287ED199E092 +:202A200020680078092832D2DFE800F0050618313131312930002BE00020794948744FF082 +:202A4000006008602068C07808702068807848702068407888700020087419E00120704997 +:202A60004874C00608602068C07808702068807848702068407888700020087408E001201F +:202A800000906946022000F0D3F801E000E000BF00BFC2E00026657900BF02216148FFF7B4 +:202AA000FFFD0028F9D1FEF705FB34E05C4B1B7CC3F1080223689919594B1F7C0833F8185C +:202AC000FDF789FB00BFFFF7E3FD0028FBD15448D0E902733A4601680120FEF7AFFA5048EB +:202AE0000068D0E900104E4AD2E9023259405040014310D14A480068083049490860084656 +:202B0000007CC0F108002D1A0846007CC0F108000644002008744248007C00E07CE0C0F1DD +:202B20000800A842C2D9FEF779FA002202213D48FFF7C4FD6DB122689119394A137C083281 +:202B400098182A46FDF747FB3548007C28443449087462E03248007C40B300BF022131483B +:202B6000FFF79EFD0028F9D1FEF7A4FA0CE000BFFFF78EFD0028FBD12948D0E902733A4600 +:202B800001680120FEF75AFA25480068D0E90010234AD2E90232594050400143E7D1FEF74E +:202BA0003DFA002202211F48FFF788FD1C48407C18B301282DD100204FF00051087000BFBE +:202BC00000BF00BF00BF00BFBFF34F8F00BF00BF00BF1548006800F4E06014490843001D6E +:202BE0001149086000BF00BF00BFBFF34F8F00BF00BF00BF00BF00BFFDE7002000F014FA89 +:202C0000002000F011FA03E001210020FEF780FCFAE700BF00BF00E000BF00BFBDE8F88326 +:202C2000A8020020001400580CED00E00000FA05F8B506460C460120064908720A4600946D +:202C4000918810880123002202F0C4F805462846F8BD0000A00000200146074800E00838EB +:202C6000C2798A4202D0054A9042F8D1C2798A4200D0002070470000F873FF1F0070FF1FCC +:202C800070B504460D461646324629462046FDF7A2FA70BD70B504460D4616463246294607 +:202CA0002046FDF7B5FA70BD7047704770B504462068C06800F04000A8B94FF0FF302168C9 +:202CC000C860FEF7EFFA054607E0FEF7EBFA401BB0F57A7F01D9032070BD2068C06800F01F +:202CE00040000028F1D00020F6E710B5FFF716FA10BD0000064A126891B2054A126890B2FE +:202D000003E00146024A126890B28142F9D17047282800402DE9F04132480068C0F3802031 +:202D200040B100BF304800680068C068C0F380000028F7D12C4800680068806820F4806030 +:202D400029490968096888602848047804EB4400274901EBC000876800F006F90546AF42E2 +:202D600004D200260120234908700FE0224800882844B84205D22048068800201D49087040 +:202D800004E0781B86B201201A49087022E004EB4400174901EBC0008068A84207D200207C +:202DA00004EB4401124A02EBC10188600CE004EB44000F4901EBC0008068401B04EB440152 +:202DC0000B4A02EBC101886004EB4400084901EBC000447D062CDAD1304600F073F8BDE8C3 +:202DE000F0810000082800400400002088010020F8000020900100200C00002010B500BFAC +:202E000012480068C0F38060F0B100BF0F480068C0F30070C0B9FEF771FBFEF76FFB00BF23 +:202E20000A48001F006840F480304FF0B041C1F8900000BF00BF0846D0F8900020F4803074 +:202E4000C1F8900000BF00BF10BD00009400005810B5FFF7D3FF00F001F810BD08B54FF4AF +:202E600080104FF0B041096D01434FF0B04211651146096D0140009100BF00BF3F2010495C +:202E8000886000BF00BF886100BF00BF496841EA00410B4A516000BF00BF1146496941EA90 +:202EA0000041516100BF00BF114649680143516000BF00BF114649690143516100BF08BDA3 +:202EC000000C005810B504463CB9FFF713FF214908600320FEF778FA3AE0012C03DC1E489A +:202EE0000078012801D0601E84B200BF1B4800680068C068C0F380000028F7D017480068A9 +:202F00000068C06800F0800060F49060134909680968C8604FF40020114908600320FEF7CA +:202F20000FFA104800686FF30F0020430D490860FFF7E0FE074908600848006800688068A2 +:202F400040F480600549096809688860AFF3008010BD00008C01002008000020040000205D +:202F60000C0800581428004070B50F480068401CB8B1FFF7BFFE04460B480068A04203D350 +:202F800009480068041B05E008480088051B06480068441906480078444306480078C44052 +:202FA00000E00024A0B270BD8C0100200A00002009000020080000207FB505466C462346CC +:202FC00005F10C0221214FF6664002F0C9F9A07B04B070BD7FB505466C46234605F10C0272 +:202FE0000F214FF6684002F0BBF9A07B04B070BD2DE9FF4104460D46E84600261CB1C8F83E +:203000000040301DC6B21DB1C8F80450301DC6B26F463B466A4631464FF6544002F0A0F943 +:20302000B87B04B0BDE8F0817FB504466D462B46002211464FF6524002F092F90CB1E87B04 +:203040002070A87B04B070BD1FB56C462346002211464FF65A4002F083F9A07B04B010BD8B +:203060002DE9F04105466C1C2078052804D03E2805D0FF281ED10FE0FDF7B6FA1BE0A61CFC +:203080003078012805D10E490E480078FFF7EAF800E000BF00BF0EE0A71C3888042803D0BE +:2030A000A0F2074020B903E00020FDF777FB00BF00BF00E000BF00BF0120BDE8F0810000E2 +:2030C0001B8107001800002010B50020034908770349087000F014F810BD0000AC0000200C +:2030E000CC000020704700000449097F034A42F821001146097F491C11777047AC00002061 +:2031000010B5FDF7B2FAFDF74BFCFDF7A3FCFDF71FFDFEF75DFDFEF75CFDFEF75BFDFFF78C +:20312000C1F9FFF746FA00F009FAFFF7A2FBFFF7BBFDFFF713FCFDF741FBFFF799FBFFF7B6 +:20314000D1FF10BD2DE9F0470646771C4FF000093878FF281FD107F10208B8F8000000F4F1 +:203160007F40B0F5406F13D100250BE0174850F82510304688478146B9F1000F00D005E0F2 +:20318000681CC5B21148007FA842EFDC00BF00E000BF00BF00E000BF00BFB9F1000F06D09D +:2031A000B9F1010F08D0B9F1020F09D106E03046FFF756FF044605E0012403E0002401E005 +:2031C000012400BF00BF2046BDE8F087AC0000207047000070B505460C4616460948006870 +:2031E000A0F8095007480068C47222463146054800680C30FCF7EFFF03480021026908461B +:20320000904770BDDC000020D802002008B509E069460748FFF7AEFA0649096908690099A7 +:20322000FFF786FA0248FFF794FA0028F0D008BD640000200000032010B5FEF739F810BD3E +:2032400010B5FEF75BF9FEF759F900BF0F48006840F001004FF0B041C1F8900000BF00BF73 +:2032600000BF0A480068C0F340000028F8D04FF480400649091D096821F4404101434FF0F0 +:20328000B042C2F8941000BF10BD00009000005810B5FDF74DFB2E48006840F470002C4972 +:2032A00008600020FFF7D8FC044674B1A0792949294A11604FF0B041D1F89C1021F47C5157 +:2032C00041EA0021116000BF00BF00BF4FF0B040006840F480304FF0B041086000BF012001 +:2032E0001E49096821F0070101431C4A116000BF00BF00BF1948006800F007000128F8D1D3 +:2033000000BF00BF4FF0B0400068C0F340400028F7D002204FF0B041896821F003010143DA +:203320004FF0B042916000BF00BF00BF4FF0B040806800F00C000828F7D100BF4FF0B04035 +:20334000006820F001004FF0B041086000BF10BD88ED00E0FECAFECA9C000058004000585F +:2033600010B54FF400404FF0B041896821F4004101434FF0B042916000BF01F095F810BD1E +:2033800070B5044626460B48FFF7BEF90A484568B0682860F068E860084868600548A860A6 +:2033A000FEF736FC064930680860064970680860002070BD3C0A0320000003202C0A0320D6 +:2033C0006C0000207000002070B504460D4601200349496809680872FEF736FC002070BD92 +:2033E0000000032010B5FEF737FC10BD10B50B480B4908600B4848600B4888600B48086229 +:203400000B48C8600B4808610B4848610B4888610B48C861FEF740FC10BD0000300103206F +:203420000000032050010320600103206C010320740103207C010320980103209C0103202D +:20344000A801032010B5044621460348FFF770F90248FEF75BFC10BD640000200D32000852 +:2034600010B504461248FFF74FF91248FFF74CF91148006911490860A068096888600F49D3 +:20348000E0680968C8600A480C49096808610B492068096808600949606809684860074992 +:2034A000206909684861054960690968886110BDB401032064000020000003207C00002010 +:2034C00070B5044625460948FFF71EF90848C668A868306005487060FEF792FC0549286818 +:2034E0000860054968680860002070BD440A032000000320740000207800002070B5044662 +:203500000D4610200349C96809680872FEF780FC002070BD000003207047000010B5054816 +:20352000FFF7F2F80348044949690860FEF798FC10BD0000BC01032000000320704710B524 +:203540000446002001F0DCFE10BD000010B50446607A0F2802D0607A0E2807D121460748D9 +:20356000FFF7E6F8002001F057FD06E021460448FFF7DEF8024801F06DFD10BD4C000020CF +:20358000D40000201FB504460A48FFF7BDF80A4804600A48FFF7B8F8012009490870094832 +:2035A000006830B102940848009006480168684688471FBD4C000020DC000020D4000020E0 +:2035C000E0000020D80200204D3500083EB504460B4804600B48FFF797F80120FDF71AFA72 +:2035E0000120094908700948006840B10294084800900848019005480168684688473EBDB1 +:20360000F0000020E4000020F4000020F80200203F3500081936000810B5044621460348D4 +:20362000FFF786F8014801F089FE10BDE400002090F8281001F0010139B10168496821F4B8 +:203640000031C26A11430268516090F8281001F00201022907D10168496821F48031026B9A +:2036600011430268516090F8281001F00401042907D10168496821F48021426B11430268E5 +:20368000516090F8281001F00801082907D10168496821F40041826B11430268516090F862 +:2036A000281001F01001102907D10168896821F48051C26B11430268916090F8281001F0F2 +:2036C0002001202907D10168896821F40051026C11430268916090F8281001F04001402970 +:2036E00013D10168496821F48011426C114302685160416CB1F5801F07D10168496821F410 +:20370000C001826C11430268516090F8281001F08001802907D10168496821F40021C26C5A +:20372000114302685160704738B504460020C4F88800FDF7B7FD05462068006800F00800ED +:2037400008280CD16FF07E402B4600224FF400110090204600F044FE08B1032038BD2068D7 +:20376000006800F0040004280CD16FF07E402B4600224FF480010090204600F031FE08B1A2 +:203780000320EBE72020C4F88000C4F8840000BF002084F87C0000BF00BFDFE770B50546ED +:2037A000AC6A0020A4F85E00A4F856002046FEF71BF870BD0168096821F490710268116081 +:2037C00001688968044A1140026891602021C0F884100021C1667047FEFFFFEF10B504460F +:2037E0002068006820F04000216808602020C4F88000002020672046FEF7D6F910BD00007E +:203800002DE9FC5F04464FF00009002000908346FE492068884200D100E000BF2169A06891 +:20382000084361690843E16940EA010A606E40EA0A0A20680068F649084040EA0A00216869 +:2038400008602068406820F44050E168084321684860D4F818A0ED492068884202D0206AFF +:2038600040EA0A0A20688068EA49084040EA0A00216888602068C06A20F00F00616A084393 +:203880002168C86200BFE4492068884216D10320E2490968014031B1012908D0022904D06D +:2038A000032908D105E0012507E0022505E0042503E0082501E0102500BF1FE0D349206854 +:2038C00088421AD14FF44060D4490968014049B1B1F5806F0AD0B1F5006F05D0B1F5406FD9 +:2038E00008D105E0002507E0022505E0042503E0082501E0102500BF00E0102500BFC34904 +:203900002068884270D135B1022D46D0042D6CD0082D6BD1C7E0FDF737FE616A09B901218C +:2039200038E0616A012901D1022133E0616A022901D104212EE0616A032901D1062129E07E +:20394000616A042901D1082124E0616A052901D10A211FE0616A062901D10C211AE0616ABD +:20396000072901D1102115E0616A082901D1202110E0616A092901D140210BE0616A0A2907 +:2039800001D1802106E0616A0B2902D14FF4807100E00121B0FBF1FBCAE0606A08B90120D9 +:2039A0003BE0606A012801D1022036E0606A022801D1042031E0606A032801D106202CE0FB +:2039C000606A042801D1082027E0606A052801D10A2022E0606A062801D10C201DE0606A3E +:2039E000072804D1102018E056E21AE09DE0606A082801D1202010E0606A092801D14020C3 +:203A00000BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001208149B1FBF0FB02 +:203A200086E0FDF7D5FD616A09B9012138E0616A012901D1022133E0616A022901D10421A9 +:203A40002EE0616A032901D1062129E0616A042901D1082124E0616A052901D10A211FE073 +:203A6000616A062901D10C211AE0616A072901D1102115E0616A082901D1202110E0616A96 +:203A8000092901D140210BE0616A0A2901D1802106E0616A0B2902D14FF4807100E0012177 +:203AA000B0FBF1FB44E0606A08B9012038E0606A012801D1022033E0606A022801D10420A3 +:203AC0002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0FC +:203AE000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A20 +:203B0000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120FF +:203B20004FF40041B1FBF0FB02E00120009000BF00BFBBF1000F0AD0606800EB4000584534 +:203B400003D860680003584502D201200090F5E235B1022D74D0042D65D0082D6FD12CE185 +:203B6000FDF712FD0646606A08B9012238E0606A012801D1022233E0606A022801D1042248 +:203B80002EE0606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE035 +:203BA000606A062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A59 +:203BC000092801D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012237 +:203BE0009446002330461946FCF7C4FA4FF4807200238C46A0FB021E0CFB02E200FB032351 +:203C0000606840088C461CEB00070DE000800040F369FFCFFFF4FF11003801408800005881 +:203C20000024F4000CE068E043F10001D4F804C0624600233846FCF79DFA81461EE11AE1DF +:203C4000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328B3 +:203C600001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D18D +:203C80000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D14022DD +:203CA0000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023F7487F +:203CC0001946FCF757FA4FF4807200238C46A0FB021E0CFB02E200FB0323606840088C466E +:203CE0001CEB000743F10001D4F804C0624600233846FCF73FFA8146C0E0FDF769FC064670 +:203D0000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328F2 +:203D200001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D1CC +:203D40000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D140221C +:203D60000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023304687 +:203D80001946FCF7F7F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C46FC +:203DA0001CEB000743EB0201D4F804C0624600233846FCF7DFF9814660E0606A08B901226B +:203DC00038E0606A012801D1022233E0606A022801D104222EE0606A032801D1062229E0DD +:203DE000606A042801D1082224E0606A052801D10A221FE0606A062801D10C221AE0606A1D +:203E0000072801D1102215E0606A082801D1202210E0606A092801D140220BE0606A0A2866 +:203E200001D1802206E0606A0B2802D14FF4807200E00122944600234FF400401946FCF74E +:203E400099F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C461CEB0007DD +:203E600043EB0201D4F804C0624600233846FCF781F9814602E00120009000BF00BFB9F545 +:203E8000407F06D3B9F5801F03D22068C0F80C9098E20120009095E2E069B0F5004F70D16C +:203EA000012D06D0022D4FD0042D6BD0082D6AD1E1E0FDF77BFB0646606A08B9012038E099 +:203EC000606A012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A30 +:203EE000042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A0728BD +:203F000001D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D1C8 +:203F2000802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EB5100B0FB76 +:203F4000F1F01FFA80F9E5E0606A08B901203BE0606A012801D1022036E0606A022801D19F +:203F6000042031E0606A032801D106202CE0606A042801D1082027E0606A052804D10A2026 +:203F800022E0DFE02CE0C2E0606A062801D10C201AE0606A072801D1102015E0606A0828D8 +:203FA00001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D1C3 +:203FC0004FF4807000E001203449B1FBF0F04000616800EB5100B0FBF1F01FFA80F999E0C8 +:203FE000FDF7F6FA0646606A08B9012038E0606A012801D1022033E0606A022801D10420E9 +:204000002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0B6 +:20402000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606ADA +:20404000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120BA +:20406000B6FBF0F04000616800EB5100B0FBF1F01FFA80F94EE0606A08B901203AE0606A8E +:20408000012801D1022035E0606A022801D1042030E0606A032803D106202BE00024F400E2 +:2040A000606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A60 +:2040C000072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A28AA +:2040E00001D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0400061684B +:2041000000EB5100B0FBF1F01FFA80F902E00120009000BF00BFB9F1100F10D3B9F5803F1B +:204120000DD24FF6F07009EA00000190C9F3420101980843019001982168C86042E1012075 +:2041400000903FE1012D06D0022D4ED0042D6ED0082D6DD1DDE0FDF729FA0646606A08B9D1 +:20416000012038E0606A012801D1022033E0606A022801D104202EE0606A032801D1062027 +:2041800029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE040 +:2041A000606A072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A31 +:2041C0000A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F0616800EB5100BB +:2041E000B0FBF1F01FFA80F9DFE0606A08B901203AE0606A012801D1022035E0606A02282C +:2042000001D1042030E0606A032801D106202BE0606A042801D1082026E0606A052801D1E1 +:204220000A2021E0606A062803D10C201CE026E0B8E0606A072801D1102015E0606A0828D7 +:2042400001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D120 +:204260004FF4807000E001205C49B1FBF0F0616800EB5100B0FBF1F01FFA80F995E0FDF74D +:20428000A7F90646606A08B9012038E0606A012801D1022033E0606A022801D104202EE07C +:2042A000606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0606A58 +:2042C000062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A0928D1 +:2042E00001D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120B6FB98 +:20430000F0F0616800EB5100B0FBF1F01FFA80F94BE0606A08B9012038E0606A012801D1E6 +:20432000022033E0606A022801D104202EE0606A032801D1062029E0606A042801D108206A +:2043400024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D1102015E087 +:20436000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B +:204380000B2802D14FF4807000E001204FF40041B1FBF0F0616800EB5100B0FBF1F01FFA29 +:2043A00080F902E00120009000BF00BFB9F1100F06D3B9F5803F03D22068C0F80C9001E0D2 +:2043C000012000900120A4F86A00A4F868000020E06620670098BDE8FC9F00000024F40024 +:2043E0002DE9F04104460D4617469846069E4AE0701C002847D0FCF755FFA0EB0800B04239 +:2044000000D8C6B92068006820F4D070216808602068806820F00100216888602020C4F822 +:204420008000C4F8840000BF002084F87C0000BF0320BDE8F0812068006800F0040010B346 +:204440002068C069C0F3C020E8B14FF40060216808622068006820F4D0702168086020682C +:20446000806820F00100216888602020C4F88000C4F88400C4F8880000BF002084F87C00FB +:2044800000BF0320D5E72068C0692840A84201D1012000E00020B842AAD00020C9E710B57F +:2044A0000020FDF7F1FF10BD002002490860024908607047800000208400002070B504463B +:2044C0000D4600F019FA064672B63DB1012D0BD10848006820430749086006E005480068AC +:2044E000A0430449086000E000BF00BF304600F01EFA70BD8400002070B504460D464FF076 +:20450000FF3000F03FF870BD7047000070B5044600F0F5F9054672B604480068A0430349BE +:204520000860284600F006FA70BD00008C000020704770472DE9F04105460F46144600F03D +:20454000DEF9064672B6284600F04AFD034941F82040304600F0EEF9BDE8F08138130020B8 +:2045600070B5044600F0CBF9054672B604480068204303490860284600F0DCF970BD00007A +:204580008C0000202DE9F04706464E48D0F80080006830404B49086062E0002400E0641C5E +:2045A000494850F834004949096808404549096808400028F3D0444850F83400434909686C +:2045C00008404049096800EA01053F4800EBC4004068284028B94FF0FF303B4901EBC401DF +:2045E0004860394901EBC401496801EA050000F0F7FC37490860344800EBC40040680A781F +:20460000012191408843304901EBC401486000F076F9074672B62E480178012088402D49E8 +:20462000096881432B48016002240DE0601E264951F8300026490A78012191408843611ECA +:20464000214A42F83100641E002CEFD1384600F071F921491E4A126851F82200804700BF01 +:204660001C48006819490968084016490968084030B11A4800681A490968084000288CD0F0 +:20468000FFF757FF00F03BF9814672B6114800680E49096808400B490968084038B90F4895 +:2046A00000680F490968084008B9FFF72DFF484600F040F9FFF73CFF0248C0F80080BDE88F +:2046C000F087000090000020B81300208C0000209C00002088000020381300209400002099 +:2046E0009800002070B5044600F009F9054672B604480068204303490860284600F01AF9F2 +:2047000070BD00009400002070B504460D4600F0F6F8064672B608480068204306490860D2 +:20472000064850F835002043044941F83500304600F000F970BD000088000020B813002071 +:2047400070B5044611480178012000FA01F610480568046004E00E4801683046FFF7CCFE04 +:204760000C4800680A49096808400028F3D0304600F036FC054908600648006804490968C4 +:204780008843044908600248056070BD9C000020980000209400002070B50A46214C247817 +:2047A000A0420CD11F4C24781F4D2C7000EB40041E4D05EBC404647D1A4D2C7022E000EB08 +:2047C00040041A4D05EBC404237D00EB400405EBC404617D00EB400405EBC404647D03EB5B +:2047E0004305124E06EBC5056C7506290AD000EB4004354605EBC404247D01EB410506EB46 +:20480000C5052C75012400EB4005084E06EBC5052C73044C2478062C03D112B9E41F044D17 +:204820002C6070BD8801002089010020F80000208C01002002480068C0F302207047000069 +:204840000CED00E010B5002804DB0A07130E054A135406E00A07140E034A00F00F031B1F29 +:20486000D45410BD00E400E018ED00E000BF00BF00BFBFF34F8F00BF00BF00BF09480068D7 +:2048800000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BFAB +:2048A00000BFFDE70CED00E00000FA0500BF00BF00BFBFF34F8F00BF00BF00BF09480068BA +:2048C00000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BF6B +:2048E00000BFFDE70CED00E00000FA05EFF310807047EFF310807047EFF310807047EFF3E0 +:204900001080704702E008C8121F08C1002AFAD170477047002001E001C1121F002AFBD157 +:20492000704780F31088704780F31088704780F31088704780F3108870472DE9F04FC9B0EA +:2049400006460F4690469946DDF84CB1DDF848A103AD0722002101A8FEF79CF900242E7082 +:20496000641C6F70641C85F80280641C1822002143A8FEF78FF93F20ADF80C018A20ADF8B6 +:204980000E0103A84590469401A8479007204890002143A800F094FB002803DAFF2049B087 +:2049A000BDE8F08F9DF8040010B19DF80400F6E7BDF80500A9F80000BDF80700AAF800004A +:2049C000BDF80900ABF800000020E8E72DE9F04FC7B006460F4690469946DDF844B1DDF8C6 +:2049E00040A101AD0020009000242E70641C6F70641C85F80280641C85F80390641C85F84B +:204A000004A0641C85F805B0641C5298A871641C5398C5F80700241D5498E872641C18224D +:204A2000002141A8FEF736F93F20ADF804018620ADF8060101A843904494CDF814D10120CE +:204A40004690002141A800F03BFB002803DAFF2047B0BDE8F08F9DF8000010B19DF8000026 +:204A6000F6E70020F4E72DE9F04FC9B08046894692469B46559F539D03AE05A82844029002 +:204A800005A82844401C3844019000200090002486F80080641CA6F80190A41CA6F803A012 +:204AA000A41C86F805B0641C5298B071641CF571641C2A4606F108005499FEF7E1F82C4478 +:204AC00002980770641C3A460298401C5699FEF7D7F83C44019957980880A41C0199589841 +:204AE0004880A41C1822002143A8FEF7D3F83F20ADF80C018320ADF80E0103A84590469466 +:204B0000CDF81CD101204890002143A800F0D8FA002803DAFF2049B0BDE8F08F9DF8000046 +:204B200010B19DF80000F6E70020F4E770B5C8B0044602AE00200190002534706D1C182273 +:204B4000002142A8FEF7A6F83F20ADF808018520ADF80A0102A84490459501A8469001205D +:204B60004790002142A800F0ABFA002802DAFF2048B070BD9DF8040010B19DF80400F7E7A5 +:204B80000020F5E7F0B5C7B004460F4601AE00200090002534706D1C22463946701CFEF745 +:204BA0006FF825441822002141A8FEF773F83F20ADF804018E20ADF8060101A843904495C9 +:204BC000CDF814D101204690002141A800F078FA002802DAFF2047B0F0BD9DF8000010B1AB +:204BE0009DF80000F7E70020F5E72DE9F04FC7B081460E4692469B460DF10408012E01D19B +:204C0000022104E0022E01D1102100E000210DF107000D18032200216846FEF73BF80024EF +:204C2000A8F80090A41C88F80260641C012E02D0022E04D101E0022705E0102703E04720AC +:204C400047B0BDE8F08F00BF3A46514608F10300FEF716F83C44A5F800B0A41C5098A870D7 +:204C6000641C5198E870641C52982871641C53986871641C5498A871641C1822002141A8E3 +:204C8000FEF708F83F20ADF804014FF48270ADF8060101A843904494CDF814D1032046903E +:204CA000002141A800F00CFA002801DAFF20C7E79DF8000010B19DF80000C1E7BDF80110CB +:204CC000559801800020BBE72DE9FF4FC7B0044690469946DDF850B10DF1040A012C01D1E9 +:204CE000022104E0022C01D1102100E000210DF105000F18032200216846FDF7CBFF00257A +:204D00008AF800406D1C012C02D0022C04D101E0022605E0102603E047204BB0BDE8F08FB9 +:204D200000BF32460AF101004899FDF7A9FF354487F800806D1C87F801906D1C18220021CE +:204D400041A8FDF7A7FF3F20ADF804014FF48170ADF8060101A843904495CDF814D10320C5 +:204D60004690002141A800F0ABF9002801DAFF20D3E79DF8000010B19DF80000CDE7BDF88F +:204D80000100ABF800000020C7E700B587B0002000901822002101A8FDF77CFF3F20ADF88E +:204DA000040040F20110ADF80600CDF814D001200690002101A800F083F9002802DAFF2048 +:204DC00007B000BD9DF8000010B19DF80000F7E70020F5E72DE9F047C8B0074688469146E3 +:204DE0001E46DDF840A102AD0020019000242F80A41CA5F80280A41C85F80490641C6E7157 +:204E0000641C32465146A81DFDF73AFF34441822002142A8FDF73EFF3F20ADF808014FF4D3 +:204E20008370ADF80A0102A84490459401A8469001204790002142A800F042F9002803DAC6 +:204E4000FF2048B0BDE8F0879DF8040010B19DF80400F6E70020F4E770B5C8B0044602AEBD +:204E60000020019000253480AD1C1822002142A8FDF710FF3F20ADF808011820ADF80A01A2 +:204E800002A84490459501A8469001204790002142A800F015F9002802DAFF2048B070BDF2 +:204EA0009DF8040010B19DF80400F7E70020F5E7F0B5C7B005460E4601AF002000900024E6 +:204EC0003D70641C7E70641C1822002141A8FDF7E1FE3F20ADF804010F20ADF8060101A893 +:204EE00043904494CDF814D101204690002141A800F0E6F8002802DAFF2047B0F0BD9DF832 +:204F0000000010B19DF80000F7E70020F5E72DE9F041C8B007460C46904602AE00200190CC +:204F2000002537706D1C74706D1C22464146B01CFDF7A6FE25441822002142A8FDF7AAFE12 +:204F40003F20ADF808010C20ADF80A0102A84490459501A8469001204790002142A800F09E +:204F6000AFF8002803DAFF2048B0BDE8F0819DF8040010B19DF80400F6E70020F4E700008D +:204F800000B589B0FEF732FA0E4A00210220FFF7D1FA0D4801900D48029001A90C4800F0EB +:204FA000BBF90C4803900C4804900C48059040F23C50069003A8FEF753FAFEF713FA09B089 +:204FC00000BD0000C95300080807032055040008570400082009032014080320CC0103207F +:204FE00001460022080C000408B91022090401F07F4008B90832090201F0704008B9121DE9 +:205000000901044800EB117000780244C2F11F00704700001457000810B504460120FFF7EE +:2050200061FB10BD10B504460120FFF789FB10BD70B505460C460549606808600448C5611E +:2050400000F010F82068FEF79DFA70BD54000020D802002010B5044600210120FFF754FB13 +:2050600010BD000002490160024901617047000081330008C933000800B587B000200090F7 +:205080001822002101A8FDF705FE0320ADF80400ADF80600CDF814D001200690002101A874 +:2050A00000F00EF8002802DAFF2007B000BD9DF8000010B19DF80000F7E70020F5E700009E +:2050C0002DE9F84F04468A460020FDF7D5FB4FF000092188608861F39F2087B2217B384636 +:2050E000A268FEF777F83BE048F2E800FFF79AFF31E069461F48FDF73DFB0098407A0F289A +:205100000DD1009800F10B067088B84202D13078216908707078F0B14FF001091BE0009843 +:2051200000F10B05B5F80100B84210D10098807AC01E00F0FF086069404501DD404600E0EC +:2051400060696061E91CD4E90402FBF744F8287808B14FF001090748FDF7FBFA0028C8D035 +:20516000B9F1000FC0D00120FDF786FB0020BDE8F88F00004C0000200EB51A48FDF7E9FA9C +:2051800000BB19480078E8B102A91648FDF7F2FA1648C06968B10298019001208DF8000088 +:2051A0001248C169684688479DF800000E49087002E001200C4908700B48007818B102988C +:2051C000FEF740F903E007480299FDF7A0FA0548FDF7BFFA28B90448007810B10148FFF7A7 +:2051E00039FF0EBDD4000020E0000020D80200202DE9F041044634480078062811D13248AF +:2052000000783249087030480470062004EB44012F4A02EBC1014875C01F2E490860002614 +:205220004EE0FDF7A1FE064604EB4400284901EBC0008068304404EB4401254A02EBC10163 +:20524000886004EB4400114601EBC00087681E48007800EB400001EBC0008068B84224D8AE +:205260001948057805EB450001EBC00090F815800BE005EB4500164901EBC000457D05EB75 +:20528000450001EBC00090F81580B8F1060F07D008EB48000E4901EBC0008068B842E8D98A +:2052A00029462046FDF792FA0AE0074801782046FDF7AEFA0448007804490870024804709E +:2052C0003046BDE8F08100008801002089010020F80000208C010020FBF7F6FFFDF7B8FD9A +:2052E000FBF7C4F9FDF7ACFFFDF7E6F8FDF7FAF8FBF79CF803E04FF0FF30FFF743F9FAE7BE +:2053000010B504460220FFF7EDF910BD10B504460220FFF715FA10BD70B505460C460549A0 +:20532000606808600448C56100F010F82068FEF74DF970BD5C000020F802002010B504463E +:2053400000210220FFF7E0F910BD0000024901600249016170470000C1340008FD34000828 +:205360002DE9F04105460C4616461F460020FBF751FB13480068A0F8095011480068C4727F +:20538000224631460E4800680C30FAF724FF0D48002102690846904748F2E800FFF7B6FF4D +:2053A000074800688078C21C0548016807F10800FAF711FF0120FBF72DFBBDE8F081000058 +:2053C000F0000020F80200200EB51A48FDF7C1F900BB19480078E8B102A91648FDF7CAF9E3 +:2053E0001648C06968B10298019001208DF800001248C169684688479DF800000E490870D7 +:2054000002E001200C4908700B48007818B10298FEF718F803E007480299FDF778F905480A +:20542000FDF797F928B90448007810B10148FFF785FF0EBDE4000020F4000020F8020020C2 +:20544000000000480100000000000048010000000000004801000000000000480100000028 +:20546000000000480100000000000048010000000000004801000000000000480100000008 +:205480000000004801000000000000480100000000000048010000000000004801000000E8 +:2054A0000000004801000000000000480100000000000048010000000000004801000000C8 +:2054C0000000004801000000000000480100000000000048010000000000004801000000A8 +:2054E000000000480100000000000048010000000000004801000000000000480100000088 +:20550000000000480100000000000048010000000000004801000000000000480100000067 +:20552000000000480100000000000048010000000000004801000000000000480100000047 +:2055400000000048010000000000004801000000000000000000000000000000405400081D +:20556000C4010320C8010320220404006C7AD8AC5772123456789ABCDEF0123456789ABC58 +:20558000DEF0FEDCBA0987654321FEDCBA098765432109534D54435F544B525F4F54410090 +:2055A000000000000000000000000000000000000000000044000800400508013A799C0002 +:2055C000F4010000FFFFFFFF48010100000020001000000001000000030000000500000057 +:2055E0000100000001000000060000000A000000200000000200000004000000080000006B +:205600001000000040000000800000000001000000020000000000000000000000000000B7 +:205620000000000001000000020000000300000004000000A0860100400D0300801A060049 +:2056400000350C0040420F0080841E0000093D0000127A000024F40000366E010048E80196 +:20566000006CDC0200000000000000000000000000000000010000000300000002000000DA +:205680000200000001000000020000000200000006000000040000000300000002000000F4 +:2056A00004000000040000000C0000000800000006000000040000000800000004000000B8 +:2056C0000C000000080000000600000004000000080000008FE5B3D52E7F4A982A487ACC61 +:2056E00020FE000019ED82AEED214C9D4145228E22FE000019ED82AEED214C9D4145228EA6 +:2057000023FE000019ED82AEED214C9D4145228E24FE0000040302020101010100000000D4 +:20572000000000005457000804000020900100009402000874570008000003204C0A000017 +:205740009402000874570008940100203422000014490008011B05120DFF01861204124832 +:205760001A100453093D32100243015AFF0101FF1100000001FF01FF01FF01FF01FF01FF6F +:2057800001FF01FF01FF01FF01560000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:2057A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09 +:2057C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9 +:2057E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9 +:20580000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8 +:20582000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88 +:20584000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF68 +:20586000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48 +:20588000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28 +:2058A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08 +:2058C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8 +:2058E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8 +:20590000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7 +:20592000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87 +:20594000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67 +:20596000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47 +:20598000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27 +:2059A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07 +:2059C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7 +:2059E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7 +:205A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6 +:205A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86 +:205A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66 +:205A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46 +:205A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF26 +:205AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06 +:205AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6 +:205AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:205B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5 +:205B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85 +:205B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF65 +:205B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF45 +:205B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF25 +:205BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05 +:205BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5 +:205BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5 +:205C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4 +:205C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84 +:205C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64 +:205C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF44 +:205C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24 +:205CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04 +:205CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4 +:205CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4 +:205D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3 +:205D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83 +:205D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63 +:205D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43 +:205D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF23 +:205DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03 +:205DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3 +:205DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3 +:205E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2 +:205E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82 +:205E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF62 +:205E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF42 +:205E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF22 +:205EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02 +:205EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2 +:205EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2 +:205F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1 +:205F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81 +:205F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61 +:205F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41 +:205F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21 +:205FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01 +:205FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1 +:205FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1 +:20600000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0 +:20602000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80 +:20604000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60 +:20606000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40 +:20608000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20 +:2060A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00 +:2060C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0 +:2060E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0 +:20610000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F +:20612000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F +:20614000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F +:20616000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F +:20618000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F +:2061A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF +:2061C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF +:2061E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF +:20620000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E +:20622000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E +:20624000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E +:20626000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E +:20628000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E +:2062A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE +:2062C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE +:2062E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE +:20630000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D +:20632000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D +:20634000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D +:20636000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3D +:20638000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1D +:2063A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD +:2063C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD +:2063E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD +:20640000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C +:20642000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C +:20644000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C +:20646000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C +:20648000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C +:2064A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC +:2064C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC +:2064E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC +:20650000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B +:20652000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B +:20654000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5B +:20656000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B +:20658000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1B +:2065A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB +:2065C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB +:2065E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB +:20660000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9A +:20662000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A +:20664000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A +:20666000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A +:20668000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A +:2066A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA +:2066C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA +:2066E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA +:20670000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99 +:20672000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79 +:20674000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59 +:20676000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39 +:20678000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19 +:2067A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9 +:2067C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9 +:2067E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9 +:20680000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98 +:20682000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78 +:20684000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF58 +:20686000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38 +:20688000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF18 +:2068A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8 +:2068C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8 +:2068E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8 +:20690000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97 +:20692000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77 +:20694000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57 +:20696000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37 +:20698000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF17 +:2069A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7 +:2069C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7 +:2069E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7 +:206A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF96 +:206A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76 +:206A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF56 +:206A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF36 +:206A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF16 +:206AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6 +:206AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6 +:206AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6 +:206B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95 +:206B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF75 +:206B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55 +:206B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35 +:206B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15 +:206BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5 +:206BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5 +:206BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5 +:206C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94 +:206C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF74 +:206C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF54 +:206C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF34 +:206C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14 +:206CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4 +:206CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4 +:206CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB4 +:206D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93 +:206D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73 +:206D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53 +:206D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33 +:206D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13 +:206DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3 +:206DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3 +:206DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3 +:206E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF92 +:206E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72 +:206E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF52 +:206E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32 +:206E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF12 +:206EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2 +:206EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2 +:206EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2 +:206F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91 +:206F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71 +:206F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF51 +:206F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31 +:206F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11 +:206FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1 +:206FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1 +:206FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1 +:20700000103900201573000825D50008D1C9000821D50008B9830008EDFE0008000000009E +:2070200000000000000000000000000031E80008F184000800000000F5DB0008F1E80008F9 +:207040002F73000899D900082F73000851DF00082F7300082F7300080B8500084985000868 +:20706000538500085D85000867850008358400082F7300082F7300082F7300082F730008E9 +:207080002F7300082F730008F97A00082F7300082F7300082F7300082F730008718500087B +:2070A0002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F73000880 +:2070C0002F7300082F7300082F7300082F73000885FB00082F7300082F7300082F73000882 +:2070E00015850008A1DE00082F7300082F73000819CD000821CD00082F730008A1D200080A +:207100002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F7300081F +:207120002F7300082F7300082F7300082F7300082F7300082F7300082F73000800000000A9 +:2071400010B40108000F260505050404040303030202020101280B09534D54435F544B523E +:207160005F0105160DFF0183321039530341093D5AFF010114721145D538010872124B513F +:20718000301072194B4DAA1081399C99F4290B15FF8F0C081254024C400916B801410A5598 +:2071A0005CA80B4B300158091A705972A10A64387C092AA44102FF0201FF017101FF01FF3E +:1471C00001FF01FF01FF01FF01FF01FF01FF01FF0156000064 +:20730000DFF80CD000F0A8FB00480047015A0108103900200648804706480047FEE7FEE757 +:20732000FEE7FEE7FEE7FEE7FEE7FEE7FEE7FEE7CDE90008017300082DE9F05F054600201B +:2073400092469B4688460646814640241BE0284641464746224600F091F953465A46C01ABD +:20736000914110D311461846224600F016F82D1A67EB01084F4622460120002100F00DF867 +:2073800017EB00094E41201EA4F10104DFDC484631462A464346BDE8F09F202A04DB203A0B +:2073A00000FA02F1002070479140C2F1200320FA03F3194390407047014610B509683C2294 +:2073C000B1FBF2F302FB1313B1FBF2F11D480360B1FBF2F302FB1313B1FBF2F11822436082 +:2073E000B1FBF2F302FB1313B1FBF2F183600A1D0723B2FBF3F403FB142282618A0040F2AF +:20740000B55102F66C32B2FBF1F344334361B2FBF1F301FB13218908C1613B2903D3027DF7 +:20742000920700D0491C0022074C13460261E25C8A4203D8891A5B1C0361F8E7491CC16085 +:2074400010BD0000E428002010B2010810B540EA01040346A40703D009E010C9121F10C3E7 +:20746000042AFAD203E011F8014B03F8014B521EF9D210BDD2B201E000F8012B491EFBD2CE +:2074800070470022F6E710B513460A4604461946FFF7F0FF204610BD421C10F8011B00295C +:2074A000FBD1801A70472DE9F04D81EA030404F0004B21F0004514464FF0000A23F000415E +:2074C00050EA050220D054EA01021DD0C5F30A570246C5F31303C1F31300C1F30A5640F40F +:2074E000801543F48013A7EB0608101BD64608F2FD3873EB050002D308F1010801E0921852 +:207500005B41B8F1000F03DA00200146BDE8F08D00204FF48011064684460EE0171B73EB29 +:20752000050705D3121B63EB050306434CEA010C49084FEA300092185B4150EA0107EDD158 +:2075400052EA030012D082EA040083EA0501084305D0101BAB4106D20122002306E00022CA +:207560004FF0004302E06FF0010253101AEB06004CEB085110EB0A0041EB0B01BDE8F04D28 +:2075800000F0C3B80EB5C10F80EAE0700844CA07002140F233438DE80E000A460B4600F039 +:2075A000C3F803B000BD0EB540F2334102910021CDE900110A460B4600F0B6F803B000BD0D +:2075C000C1F30A5210B5C1F3130140F2FF3341F480119A4201DA002010BD40F233439A42BC +:2075E000A2F2334203DC524200F048F810BD904010BD00F0004230F000400AD0C10D01F545 +:207600006071C0F3160042EA0151C20840071143704700200146704701F0004330B421F0EF +:20762000004150EA010206D00A0DA2F56072C1F31301002A02DC30BC00207047440F44EA62 +:20764000C104C100E01830BC00EBC25000F026B830B50B46014600202022012409E021FAED +:2076600002F59D4205D303FA02F5491B04FA02F52844151EA2F10102F1DC30BD202A04DBF7 +:20768000203A21FA02F00021704721FA02F3D040C2F1200291400843194670470029A8BFF4 +:2076A0007047401C490008BF20F00100704710B4B0FA80FC00FA0CF050EA010404BF10BC31 +:2076C000704749B1CCF1200421FA04F411FA0CF118BF012121430843A3EB0C01CB1D4FEA99 +:2076E00000614FEA102042BF002010BC704700EBC35010440029A4BF10BC7047401C490016 +:2077000008BF20F0010010BC704710B5141E73F1000408DA401C41F1000192185B411A439B +:2077200001D120F0010010BD2DE9F04D92469B4611B1B1FA81F202E0B0FA80F22032904687 +:20774000FFF72BFE04460F4640EA0A0041EA0B0153465A46084313D0114653EA010019D01B +:20776000C8F140025046FFF789FF05460E46504659464246FFF711FE084305D0012004E074 +:2077800020463946BDE8F08D0020054346EAE0762C4337430A986305E40AA0EB080000225E +:2077A000FD0A44EA47540A3002D500200146E9E7010510196941DDE9084500196941BDE85D +:2077C000F04DA2E72DE9FE4F804681EA0300C00F0C46009021F0004123F00045B8EB02004C +:2077E000A94105D24046214690461C460B46024623F00040104347D0270DC7F30A00C3F39F +:207800000A510290401A019040286BDAC3F3130040F4801B0098924620B10023D2EB030A1D +:2078200063EB0B0B01985946C0F140025046FFF7B4FD06460D4650465946019A00F01EF906 +:2078400010EB08006141002487EA115284EAE7731A4340D0009A62B3019A012A4FEA07524F +:2078600015DC001B61EB02014FF0004202EA0752CDE90042001C41F5801132462B46FFF72D +:2078800053FF03B0BDE8F08F40462146F9E7001B61EB0201001C41F5801300185B412018B7 +:2078A000A2F5001747EB030140EAD570B6196D4111E06D084FEA360645EAC0754FEA075227 +:2078C000001B61EB0201001C41F5801149084FEA30000019514132462B4603B0BDE8F04F76 +:2078E000FFF713BF0098012240000023D0EB020263EBE073009821464FEAE074B8EB000013 +:2079000061EB0401E9E783F000435BE781F0004158E72DE9FE4F81EA030404F0004421F03F +:20792000004100944FF0000B23F0004350EA01045ED052EA03045BD0C3F30A54C1F30A55D0 +:207940002C44A4F2F3340194A0FB0254C1F3130141F48011C3F3130343F4801301FB02440E +:2079600000FB034E840A970A44EA815447EA8357A4FB076802958D0A05FB07854FEA932CBE +:2079800004FB0C542705029D4FEA065847EA1637B5EB08056EEB070C870E920E47EA811791 +:2079A00042EA8312A7FB0201B6EB0B0164EB00042B0D43EA0C335E1844EB1C50DA465146F5 +:2079C000E7FB0201C5F313044FEA0B3343EA14534FEA0432019C43EA0603A4F10C0402946B +:2079E000009CCDE900B4FFF79FFE03B0BDE8F08F00200146F9E7C1F30A52C1F3130140F2C6 +:207A0000FF3341F480119A4202DA00200146704740F233439A42A2F2334202DC5242FFF7A3 +:207A20002DBEFFF7BABC000030B5041E71F1000404DB4FF00044404264EB0101141E73F1B7 +:207A4000000405DB1C464FF00043524263EB0403994208BF904230BD064C074D06E0E06840 +:207A600040F0010394E8070098471034AC42F6D3FFF74AFCE0B3010810B40108202A06DBA5 +:207A8000CB17203A41FA02F043EAE07306E041FA02F3D040C2F120029140084319467047D0 +:207AA00070B58C1810F8015B15F0070301D110F8013B2A1106D110F8012B03E010F8016BD7 +:207AC00001F8016B5B1EF9D12B0705D40023521E0DD401F8013BFAE710F8013BCB1A921C92 +:207AE00003E013F8015B01F8015B521EF9D5A142D8D3002070BD000010B5024801F0ECF8EA +:207B000010BD00000428002070B50546AC6A606D00F0500098BB606D40F4007060652068A8 +:207B2000006800F00800A8B1206805F033F910B32068C06800F40050E8B9606D20F48070BA +:207B40006065606D00F48050A8B9606D40F00100606510E02068C06800F0020058B9606D3B +:207B600020F480706065606D00F4805018B9606D40F001006065204601F0A6F80CE0FFE750 +:207B8000606D00F0100018B1204601F0A4F803E0E06C416B2846884770BD70B50546AC6A91 +:207BA000606D40F040006065A06D40F00400A065204601F090F870BD70B50446A56A284685 +:207BC00001F088F870BD000070B50446206805F0CDF80646206805F0CEF870B36EBB2068F3 +:207BE000806800F00D0001280AD120688168174A1140891C816000BF03202168086009E037 +:207C0000606D40F010006065A06D40F00100A065012070BD01F0BAFF05460FE001F0B6FF77 +:207C2000401B02280AD9606D40F010006065A06D40F00100A0650120EBE705E0206880687F +:207C400000F001000028E9D10020E2E7C0FFFF7F70B50446206805F08EF888BB2068806806 +:207C60001849084048B1606D40F010006065A06D40F00100A065012070BD206805F060F82A +:207C800001F084FF054615E0206805F074F810B9206805F055F801F079FF401B022809D9E4 +:207CA000606D40F010006065A06D40F00100A0650120E1E72068006800F001000028E3D00A +:207CC0000020D9E73F0000807047000000B587B01C2205496846FFF7B9FB06F091FF68464A +:207CE00006F04DF907B000BD7CAF010800B585B014216846FFF7C5FB0020029003200190B7 +:207D00004FF460400090012005F099F869464FF0904001F053FE012005F081F818200090F2 +:207D2000022005F08CF86946084801F047FE022005F075F801F014FB01F02AFB01F01CFBD1 +:207D400000F006F8FFF7C0FF05B000BD00040048F0B585B014216846FFF793FB0025002636 +:207D60000027002427E0344800EBC400807900B3314850F83400B0F1904F06D02F490844CB +:207D800048B1B0F5806F12D10BE02B4800EBC400808805430CE0284800EBC40080880643BA +:207DA00006E0254800EBC4008088074300E000BF00BF601CC4B2222CD5DB0020029001204E +:207DC0000190032003908DB10095012005F037F8012005F0AFF869464FF0904001F0EEFDED +:207DE000002229464FF0904001F0CBFE8EB10096022005F024F8022005F09CF869460F4870 +:207E0000404201F0DBFD002231460C48404201F0B8FE7FB10097042005F011F8042005F0FF +:207E200089F86946064801F0C9FD00223946044801F0A7FE05B0F0BD6CAE010800FCFFB753 +:207E40000008004810B506F0FDFD0649002004F0EFFCFFF74BFF0121084607F0CFFE09F062 +:207E600057FA10BD60270020704710B50446FFF72DFF00F005F80021012007F0BFFE10BDA5 +:207E800000B58DB030221F4901A8FFF7DFFA00F083FA0121022007F0B1FE1B4A00210420BD +:207EA00007F0F2FE01A806F05CF800F0C3F906F03BFC0020154981F890004FF6FF70C88488 +:207EC000134A0021012007F0DFFE202011498871062009F031F905F067FB00200B4981F80F +:207EE000290081F8280080200B490880A0200B49088001200A4981F8880000F07FF80DB007 +:207F000000BD0000D8AF0108A932010830030020257F000846000020C4030020C6030020FB +:207F2000F006002010B501200BF0A9FB174890F89000052828D0002408F070FF0446002015 +:207F4000124981F8900084B9114981F8880000BF10A00AF017FD11A00AF014FD11A00AF041 +:207F600011FD18A00AF00EFD0DE000BF09A00AF009FD0AA00AF006FD14A00AF003FD11A0DB +:207F80000AF000FD00BF00BF10BD000030030020F00600201B5B303B33326D00494E464F57 +:207FA000203A20002A2A2053544F50204144564552544953494E47202A2A20200D0A0D0A4B +:207FC000000000001B5B306D000000002A2A2053544F50204144564552544953494E472054 +:207FE0002A2A20204661696C6564200D0A0D0A0010B50021012007F031FF10BD2DE9F04118 +:2080000088B005464FF04208012D04D1404806884048078803E04FF4C8664FF47A67022D7D +:208020001BD13D4890F89000012804D03A4890F89000022811D108F0F1FE8046B8F1000FAF +:2080400007D100BF35A00AF09DFC36A00AF09AFC03E041463CA00AF095FC2F4880F890501B +:208060004348807B04090A2C04DA04F130004149887203E004F137003E4988723C48807BA1 +:2080800000F00F040A2C04DA04F130003949C87203E004F137003749C8723548C07B04095A +:2080A0000A2C04DA04F130003249087303E004F13700304908732E48C07B00F00F040A2CA4 +:2080C00004DA04F130002B49487303E004F13700284948730022104829300F4991F8281047 +:2080E000CDE904022348069203910E211346CDE9002102903A463146002008F000FE804669 +:208100001D490E2008F0AEFE804608B0BDE8F081C4030020C6030020300300201B5B306D5D +:20812000000000005375636365737366756C6C792053746F7070656420416476657274694C +:2081400073696E67200A0D0053746F70204164766572746973696E67204661696C6564206C +:208160002C20726573756C743A202564200A0D00F0060020380000204600002070B50546B6 +:2081800015B1012D0AD104E00724204607F068FD05E00724204607F08DFD00E000BF00BFEA +:2081A00070BD70B504462546696801F1080006F0F9FA064616B10120287001E0002028709F +:2081C00070BD7047704700002DE9F04100BF164800680646701CE0B100BF1348001D006830 +:2081E0006FF07F4101EA102800BF00BF0E48001D077800BF0D490E70300A4870300C887014 +:208200000846C77081F804804FEA182048710D4607E0002005F0A0F904460CB1254600E078 +:20822000034D2846BDE8F0818075FF1F2E000020B0AF01082DE9F0418CB0002006900AF06E +:20824000B3FFFFF7C1FF044622460621002008F0CEFF60794649087220794872E078887271 +:20826000A078C87260780873207848734EF66E50089000BF3F480068079007AA06212E2001 +:2082800008F0B5FF3C4A1021182008F0B0FF3B4A1021082008F0ABFF1821012008F078FF53 +:2082A00008F0E3FE002646F00106002E19DD34A709A80AA90BAB0D22CDE9001000213046DD +:2082C00008F058FC3846FFF7E7F800F0FF08434600220097BDF82810BDF82C0008F0EAFE18 +:2082E00000BF06A8022300220090BDF82410BDF82C0008F0DFFE0222114600200AF00DFFFA +:20830000032023490870087808F05CFD0120204948700020C87008204875102088750020B9 +:2083200008751C48886101208870002504E01848001D4555681CC5B2102DF8DB00231448B0 +:208340008169007D124A927D02AF0BC701921048407D0F4A009051789078012208F082FCCD +:208360000B48807808B108F0E1FB0CB0BDE8F081460000208075FF1FB6AF0108C6AF0108EE +:20838000534D54435F545241434B4552000000003003002007B201001CB504480090044835 +:2083A0000190694603480AF06BFE1CBD240003207D810008A381000800BFFEE77047000022 +:2083C00010B5044654B90B48006818B1002009490968884700200849087009E00120064909 +:2083E00008700448006818B1012002490968884710BD000098000020F404002010B500205A +:2084000005F0AAF8044674B1A0790749074A11604FF0B041D1F89C1021F47C5141EA002158 +:20842000116000BF00BF10BDFECAFECA9C0000587047000010B5024800F0F8FF10BD000082 +:20844000682800200F4B02689A4206D2426C92080D4B03EB8202826406E0426C92080A4B79 +:208460001C3303EB820282640278083A1423B2FBF3F1054A8032C26401F01C0301229A409D +:2084800002657047080402400008024001794A1E064B03EB82024265044A403282654A1ECB +:2084A00002F0030301229A40C26570470009024030B5D0E913546C60446D14B1D0E9165434 +:2084C0006C6090F8444004F01C050124AC40056C6C60046863608468102C04D10468A260C7 +:2084E0000468E16003E00468A1600468E26030BD704700005020034909688143014A116080 +:2085000000BF704790080058704710B5012001F047FA10BD10B54FF4806001F041FA4FF402 +:20852000006001F03DFA4FF4805001F039FA4FF4005001F035FA4FF4804001F031FA4FF467 +:20854000004001F02DFA10BD10B5022001F028FA10BD10B5042001F023FA10BD10B508207E +:2085600001F01EFA10BD10B5102001F019FA10BD10B5202001F014FA402001F011FA80205F +:2085800001F00EFA4FF4807001F00AFA4FF4007001F006FA10BD00000348406940F2FA71B8 +:2085A0008843014948617047004000581E48006800F40070B0F5007F16D11B48006820F492 +:2085C00000701949086000BF0846006840F4006008600846006820F40060086000BF084651 +:2085E000006840F4007008600F48006800F48060B0F5806F16D10C48006820F480600A49F6 +:20860000086000BF0846006840F4805008600846006820F48050086000BF0846006840F466 +:208620008060086070470000004000580649496921F4FF61022202EBC00242F4803211431E +:20864000014A5161704700000040005810B50849496941F00101064C6161026000BF00BFDF +:2086600000BFBFF36F8F00BF00BF00BF436010BD00400058F0B50246802314460D46104EAB +:20868000766946F480260E4F7E6100BFEFF31086304672B600BF2E682660241D2D1D5E1E28 +:2086A000F3B2002BF7D100BF054E3669C6F30046002EF9D100BF80F3108800BFF0BD000044 +:2086C0000040005870B5054601F060FA064606E001F05CFA801BA84201D3032070BD1E48BF +:2086E000006900F48030B0F5803FF1D01A48046904F0010020B100BF01201749086100BF4B +:208700004CF2FA30044000BF04F0404030B11248806904F0404108430F49886124F04040C1 +:2087200018B124F040400C49086100BF1CB10B4844600120D2E706E001F028FA801BA84243 +:2087400001D30320CAE70448006900F48020B0F5802FF1D00020C1E700400058FC05002092 +:20876000F8B504460D460020009000BF94F85000012801D10220F8BD012084F8500000BFE6 +:208780002046FFF721FA06468EBB606D20F4885040F002006065206881681B4A114005F001 +:2087A000804242F000421143816000BF13E00098401C00901549009888420CD3606D20F09C +:2087C000020040F01000606500BF002084F8500000BF0120CFE720688168C90F0029E6D128 +:2087E000606D20F0020040F00100606504E0FFE7606D40F01000606500BF002084F850005D +:2088000000BF3046B7E70000C0FFFF3FAB6A02007047704770477047704700002DE9F84F81 +:2088200005460C464FF0000A00200090F949E068884200D000E000BF00BF95F8500001281A +:2088400002D10220BDE8F88F012085F8500000BF286804F09AFA002872D12968D4E9002059 +:2088600001F1300CC0F3012B0CEB8B03D3F800C000F01F0E4FF01F0B0BFA0EFB2CEA0B0C1A +:2088800000F01F0BC2F3846E0EFA0BFE4CEA0E0CC3F800C000BF286804F077FA8146286830 +:2088A00004F05FFA8046B9F1000F2AD1B8F1000FFBD1A2682168286804F07EFA6069296884 +:2088C000C968C1F3C101490000FA01F72069042818D028682268216900F1600C0CEB81039D +:2088E000D3F800C0DFF830B30CEA0B0C02F0F84B4BF0004B4BEA070B4CEA0B0CC3F800C05C +:2089000000BFA8E00021286804F022FAC0F3120030B90021286804F01BFAC0F3846007E069 +:208920000021286804F014FA90FAA0F0B0FA80F02168C1F3120121B92168C1F3846105E01F +:20894000ACE1216891FAA1F1B1FA81F1884204D100221146286804F049FA0121286804F042 +:20896000F7F9C0F3120030B90121286804F0F0F9C0F3846007E00121286804F0E9F990FA3A +:20898000A0F0B0FA80F02168C1F3120119B92168C1F3846104E0216891FAA1F1B1FA81F142 +:2089A000884204D100220121286804F01FFA0221286804F0CDF9C0F3120030B90221286869 +:2089C00004F0C6F9C0F3846007E00221286804F0BFF990FAA0F0B0FA80F02168C1F3120183 +:2089E00019B92168C1F3846104E0216891FAA1F1B1FA81F1884204D100220221286804F074 +:208A0000F5F90321286804F0A3F9C0F3120030B90321286804F09CF9C0F3846007E0032197 +:208A2000286804F095F990FAA0F0B0FA80F02168C1F3120119B92168C1F3846104E021683F +:208A400091FAA1F1B1FA81F1884204D100220321286804F0CBF9286804F08DF9002872D13A +:208A60002868E2682168D0F8B030C1F3120C23EA0C0302F0180BDFF8A4C12CFA0BFC0CEA89 +:208A8000010C43EA0C03C0F8B03000BF6149E06888427DD12368C3F312031BB92368C3F3C1 +:208AA000846304E0236893FAA3F3B3FA83F35B1C03F01F03092B3ED82368C3F312031BB91A +:208AC0002368C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F034FF0010C0CFA03FCDC +:208AE0002368C3F312031BB92368C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F03E3 +:208B00004CEA836C2368C3F312031BB92368C3F3846304E0236893FAA3F3B3FA83F35B1CB2 +:208B200003F01F0303EB43034FF0000B4BEA03534CEA030341E02368C3F3120323B92368FD +:208B4000C3F3846305E077E0236893FAA3F3B3FA83F35B1C03F01F034FF0010C0CFA03FC8E +:208B60002368C3F312031BB92368C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F0362 +:208B80004CEA836C2368C3F312032BB9236800E018E0C3F3846304E0236893FAA3F3B3FA37 +:208BA00083F35B1C03F01F030A3B03EB43034FF0007B4BEA03534CEA03031946A2682868C0 +:208BC00004F0FAF8164920680840A8B300BF1548806800F0E07600BF134804F0CCF860BBEE +:208BE00012492068884230D106F4000068BB0E492868884258D146F400010A4804F0F0F867 +:208C00000B4800680B49B0FBF1F000EB40008000009016E000007F4000F0FF03FFFF0700D2 +:208C2000000008800003045000000450000052C768000020400D030017E028E00098401E1B +:208C4000009000980028F9D12EE01B49206888420CD106F0807048B918492868884223D1C3 +:208C600046F08071164804F0BBF81DE015492068884219D106F48000B0B91049286888429B +:208C800012D146F480010E4804F0AAF80CE0686D40F0200068654FF0010A05E0686D40F038 +:208CA000200068654FF0010A00BF002085F8500000BF5046C6E50000000084CB000004502E +:208CC00000030450010000800121014A117070472C030020704770472DE9F04704464FF084 +:208CE000000A206805682068466805F00200022811D106F0020002280DD1606D00F010006F +:208D000018B9606D40F4006060652046FFF780FD02202168086005F00400042803D106F081 +:208D20000400042807D005F00800082841D106F0080008283DD1606D00F0100018B9606D46 +:208D400040F400706065206804F024F810B32068C06800F40050B0F5005F24D02068006873 +:208D600000F0080008281ED1206804F00EF890B92068406820F00C0021684860606D20F4B3 +:208D800080706065606D00F4805018B9606D40F00100606507E0606D40F010006065A06D33 +:208DA00040F00100A0652046FFF78EFF0C202168086005F02000202803D106F020002028E8 +:208DC00007D005F04000402856D106F04000402852D1606D00F0100018B9606D40F4005048 +:208DE00060652068C16C01F0C00109B9012100E00021894600BF206803F0CCFF07462068B9 +:208E0000D0F80C80B9F1000F06D108F0007020BB1FB308F4005000BB2068006800F0400032 +:208E2000402823D12068C06800F40010A8B9206803F097FF90B92068406820F0600021683E +:208E40004860606D20F480506065606D00F4807018B9606D40F00100606507E0606D40F0CB +:208E600010006065A06D40F00100A0652046FFF7D0FC60202168086005F0800080280DD146 +:208E800006F08000802809D1606D40F480306065204600F06BF980202168086005F4807030 +:208EA000B0F5807F0FD106F48070B0F5807F0AD1606D40F4003060652046FFF7ACFC4FF488 +:208EC00080702168086005F40070B0F5007F0FD106F40070B0F5007F0AD1606D40F480203A +:208EE00060652046FFF798FC4FF400702168086005F01000102820D106F0100010281CD1C0 +:208F0000606B10B94FF0010A06E02068C16801F0030109B14FF0010ABAF1010F0AD1606D80 +:208F200040F480606065A06D40F00200A0652046FFF7D1FE10202168086005F48060B0F54A +:208F4000806F13D106F48060B0F5806F0ED1606D40F480406065A06D40F00800A0654FF4DE +:208F60008060216808602046FFF754FCBDE8F0872DE9F84304464FF000090020009014B9F8 +:208F80000120BDE8F883206920B12020005D012800D100BF606D30B9204600F0E9F80020D3 +:208FA000A06584F8500020688168C1F3407131B120688168664A1140816000BF00BF2068CF +:208FC00003F0DEFEA0B920688168624A114041F08051816000BF604800686049B0FBF1F014 +:208FE000009002E00098401E009000980028F9D1206803F0C5FE48B9606D40F010006065DE +:20900000A06D40F00100A0654FF00109206803F0BCFE0646606D00F0100000287ED1002ED1 +:20902000FCD1606D20F4807040F002006065206803F0A1FE68B94A4803F09DFE48B9606877 +:209040004849896821F47C110143464A916000BF00BF607E616B41EA4030E1680843A168C7 +:2090600008432021095D40EA01452020005D012803D1A08C401E45EA4045A06A28B1208D26 +:2090800000F47070E16A084305432068C0683649084028432168C860206803F076FE8046D6 +:2090A000206803F05EFE0746B8F1000F2CD127BB207E002141EA803194F8300041EA40052E +:2090C0002068C06844F20201884328432168C86094F83800012811D1E06B40F00101206CE8 +:2090E0000843616C0843A16C08432168096940F2FC72914308432168086105E02068006933 +:2091000020F0010021680861206901280BD12068006B20F00F00E169491E00E010E00843E0 +:209120002168086305E02068006B20F00F0021680863606D20F0020040F00100606505E096 +:20914000606D40F0100060654FF00109484618E7C0FFFF5FC0FFFF7F68000020400D030035 +:20916000000004500003045007C0F0FF7047000010B596B004464FF4806002904FF04050FE +:20918000119002A801F07CFB08B109F079FA4FF400504FF0B041C96C01434FF0B042D16455 +:2091A0001146C96C0140019100BF00BF17481849886605211648C1660021016741678021A7 +:2091C00081674900C1678900C0F880102021C0F884100902C0F88810683000F0A7F908B19C +:2091E00009F04EFA00BF0A486830094908656438C1F8900000BF00221146122001F0FAF993 +:20920000122001F0D5F916B010BD0000080002400028002070B50446206803F0B6FD78BB68 +:2092200000BF94F85000012801D1022070BD012084F8500000BF2046FEF70AFD054605BB30 +:20924000606D40F60161884340F480706065606D00F48050B0F5805F04D1A06D20F00600E8 +:20926000A06501E00020A0651C202168086000BF002084F8500000BF206803F095FD06E059 +:2092800004E000BF002084F8500000E002252846CCE700002DE9F04104460E46174620684D +:2092A00003F073FD002852D100BF94F85000012802D10220BDE8F081012084F8500000BF85 +:2092C0002046FEF7C5FC0546002D3BD1606D40F60161884340F480706065606D00F4805044 +:2092E00020B1A06D20F00600A06501E00020A0651848E16CC8621848E16C08631748E16CD4 +:2093000048631C202168086000BF002084F8500000BF2068406840F01000216848602068E2 +:20932000C06840F001002168C860226802F140013B463246E06C00F061F90546206803F010 +:2093400033FD05E000BF002084F8500000E002252846AFE7097B0008B97B00089B7B00085C +:2093600000BF0448406820F001000249486000BF70470000002004E000BF0448406820F0F9 +:2093800004000249486000BF70470000002004E000BF0448406820F002000249486000BFE5 +:2093A00070470000002004E070B50446002594F82500022803D00420E063012534E0206887 +:2093C000006820F00E00216808602068006820F0010021680860A06C006820F48070A16C9F +:2093E000086094F8440000F01C0101208840216C4860D4E913104860606D40B1606D00688F +:2094000020F48070616D0860D4E916104860012084F8250000BF002084F8240000BFA06B7C +:2094200010B12046A16B8847284670BD70B50446206C05682068066894F8440000F01C0154 +:20944000042088402840E0B106F00400C8B12068006800F0200028B92068006820F00400CF +:209460002168086094F8440000F01C0104208840216C4860206B002856D02046216B884763 +:2094800052E094F8440000F01C0102208840284018B306F0020000B32068006800F02000F5 +:2094A00040B92068006820F00A0021680860012084F8250094F8440000F01C01022088402F +:2094C000216C486000BF002084F8240000BFE06A50B32046E16A884726E094F8440000F086 +:2094E0001C01082088402840F0B106F00800D8B12068006820F00E002168086094F8440000 +:2095000000F01C0101208840216C48600120E06384F8250000BF002084F8240000BF606B12 +:2095200010B12046616B884770BD000070B504460CB9012070BD2F49206888420BD22E499C +:209540002068401A1421B0FBF1F0800060642A48083820640AE027492068401A1421B0FBD2 +:20956000F1F080006064234808382064022084F825002068056847F6F0708543D4E90201BA +:2095800008432169084361690843A1690843E1690843216A08430543206805602046FEF746 +:2095A00051FFA068B0F5804F01D1002060602079A16C0860D4E913104860606860B16068F6 +:2095C000042809D82046FEF761FF0020616D0860D4E91610486003E000206065A065E065D0 +:2095E0000020E063012084F82500002084F8240000BF9FE708040240080002402DE9F04162 +:2096000004460D4616461F464FF0000800BF94F82400012802D10220BDE8F081012084F865 +:20962000240000BF94F8250001283FD1022084F825000020E0632068006820F001002168AD +:2096400008603B46324629462046FEF731FF206B30B12068006840F00E00216808600BE039 +:209660002068006820F00400216808602068006840F00A0021680860A06C006800F48030C2 +:2096800028B1A06C006840F48070A16C0860606D28B1606D006840F48070616D0860206827 +:2096A000006840F001002168086006E000BF002084F8240000BF4FF002084046ACE700009A +:2096C00070B5044600F062FA06462546681C10B100F062FA05440AE000BF0848006820F0CD +:2096E00004000649086000BF00BF00BF30BF00F04DFA801BA842EFD370BD000010ED00E0FB +:209700002DE9F04104460F4600BF1B480078012802D10220BDE8F08101201749087000BFDD +:20972000002048604FF47A70FEF7CCFF0646E6B92068022817D1C01E386065680BE0284653 +:20974000FEF774FF4FF47A70FEF7BCFF06460EB13D6005E06D1CD4E901010844A842EED8F3 +:2097600000BFFEF719FFFEF721FF00BF00200249087000BF3046CDE7FC05002000200649ED +:20978000496941F00041044A51611146496901F0004101B901207047004000582DE9F041F9 +:2097A0000646884614461D4600BF18480078012802D10220BDE8F08101201449087000BF52 +:2097C000002048604FF47A70FEF77CFF0746AFB9012E05D122462B464046FEF737FF03E0FD +:2097E00021464046FEF746FF4FF47A70FEF76AFF074607484069B0430549486100BF0020A9 +:209800000249087000BF3846D4E70000FC0500200040005800200849496901F0004151B17D +:209820000649054A9160064991601146496901F0004101B10120704700400058230167452C +:20984000AB89EFCDF0B50B46002178E001258D4005EA0302002A71D03B4D8E0855F8264086 +:209860008D072E0F0F25B5402C40B0F1904F01D1002514E0354DA84201D101250FE0344D43 +:20988000A84201D102250AE0324DA84201D1032505E0314DA84201D1042500E007258E07AF +:2098A000360FB540A54223D12C4D2D6895432B4E3560351D2D689543361D3560274D803DC7 +:2098C0002D689543254E803E3560351D2D689543361D35608D072E0F0F2505FA06F41A4D49 +:2098E0008E0855F82650A543174E8F0846F8275005684F000326BE4035430560CE0800F1EF +:20990000200555F826504E07F70E0F26BE40B543CF0800F1200646F82750C5684F00032692 +:20992000BE40B543C560466801258D40AE43466085684F000326BE40B5438560491C23FA12 +:2099400001F5002D82D1F0BD080001400004004800080048000C0048001000488008005873 +:2099600070B505460024002D05DD02E06D10601CC4B2012DFAD1094850F8240068B10748D5 +:2099800050F82400806840B1044A52F824205068024A52F824209168884770BD4826002091 +:2099A00010B5044604480068204020B1024804602046FFF7D5FF10BD0C08005870B503462E +:2099C0000022BDE0012696400D6805EA0604002C72D04D68012D08D04D68022D05D04D68C6 +:2099E000112D02D04D68122D13D1986856000325B540A8435600CD68B5402843986058687E +:209A000001259540A8430D79C5F30015954028435860D86856000325B540A84356008D682C +:209A2000B5402843D8604D68022D02D04D68122D13D1D60803F1200555F826005507EE0E3E +:209A40000F25B540A8435607F60E0D69B5402843D60803F1200545F8260018685600032563 +:209A6000B540A8430D7905F003055600B540284318604D6805F08055B5F1805F5FD1334DA1 +:209A8000960855F8260095072E0F0F25B540A843B3F1904F01D1002515E02D4DAB4201D120 +:209AA000012510E02B4DAB4201D102250BE02A4DAB4202D1032506E041E0284DAB4201D1AD +:209AC000042500E007259607360FB54028431F4D960845F82600224D2868A0434D6805F412 +:209AE0008035B5F5803F00D120431D4D28602D1D2868A0434D6805F40035B5F5003F00D1C8 +:209B00002043174D2D1D2860154D803D2868A0434D6805F48015B5F5801F00D12043104DFD +:209B2000803D28602D1D2868A0434D6805F40015B5F5001F00D12043094D7C3D2860521C5E +:209B40000D68D540002D7FF43DAF70BD080001400004004800080048000C00480010004831 +:209B600080080058024613690B400BB1012000E00020704742690A400AB1816200E081610D +:209B800070470AB1816100E08162704701480068704700005C00002001480078704700009B +:209BA00064000020014800687047000060000020024692F8410020282DD100BF92F8400057 +:209BC000012801D102207047012082F8400000BF242082F841001068006820F001001368AC +:209BE00018601068006820F4805013681860106800680843136818601068006840F0010007 +:209C000013681860202082F8410000BF002082F8400000BFD7E70220D5E710B502460B4604 +:209C200092F8410020282AD100BF92F84000012801D1022010BD012082F8400000BF2420C5 +:209C400082F841001068006820F00100146820601068016821F4706141EA0321106801606D +:209C60001068006840F0010014682060202082F8410000BF002082F8400000BFDAE70220A1 +:209C8000D8E710B504460CB9012010BD242084F841002068006820F00100216808602046EA +:209CA00000F00CFA0020606484F84100206384F8420000BF84F8400000BF00BFE5E7000007 +:209CC00010B504460CB9012010BD94F8410028B9002084F84000204600F04AFA242084F8DE +:209CE00041002068006820F0010021680860606820F07060216808612068806820F40040D3 +:209D000021688860E068012805D1A06840F400402168886004E0A06840F4044021688860C9 +:209D2000E068022802D18002216848602068406813490843216848602068C06820F400401F +:209D40002168C860D4E904010843A16940EA01202168C860D4E907010843216808602068B6 +:209D6000006840F001002168086000206064202084F841000020206384F8420000BFA3E7CE +:209D8000008000022DE9FC5F0446894692469B46DDE90C780E9E94F8410020287ED117B1DC +:209DA000B8F1000F05D14FF4007060640120BDE8FC9F00BF94F84000012801D10220F6E7B8 +:209DC000012084F8400000BFFFF7E0FE054619230122D1032046009502F016FF08B10120B9 +:209DE000E5E7222084F84100402084F84200002060646762A4F82A8060635B4652464946FC +:209E00002046CDE9006502F069FE30B100BF002084F8400000BF0120C9E7608DFF280CD963 +:209E2000FF2020853D48009094F828204FF080734946204602F0CEFE0BE0608D2085374894 +:209E4000009094F828204FF000734946204602F0C1FE00BF3346002204212046009502F0DA +:209E6000D3FE08B10120A2E72068406A616A0870606A401C6062208D401E2085608D401E56 +:209E80006085608D48B3208D38BB3346002280212046009502F0B8FE18B100E03CE0012090 +:209EA00085E7608DFF280CD9FF2020850020009094F828204FF080734946204602F08AFE54 +:209EC0000BE0608D20850020009094F828204FF000734946204602F07DFE608D0028B9D1CE +:209EE0002A463146204602F0BEFE08B101205EE720202168C8612068406809490840216803 +:209F00004860202084F84100002084F8420000BF84F8400000BF4AE7022048E7002400805E +:209F200000E800FE2DE9FC5F0446894692469B46DDE90C780E9E94F8410020287DD117B1D7 +:209F4000B8F1000F05D14FF4007060640120BDE8FC9F00BF94F84000012801D10220F6E716 +:209F6000012084F8400000BFFFF710FE054619230122D1032046009502F046FE08B10120B8 +:209F8000E5E7212084F84100402084F84200002060646762A4F82A8060635B46524649465B +:209FA0002046CDE9006502F0D7FD30B100BF002084F8400000BF0120C9E7608DFF280CD955 +:209FC000FF2020850020009094F828204FF080734946204602F0FEFD0BE0608D2085002088 +:209FE000009094F828204FF000734946204602F0F1FD00BF2A463146204602F05FFE08B162 +:20A000000120A4E7606A007821688862606A401C6062608D401E6085208D401E2085608D2A +:20A0200040B3208D30BB3346002280212046009502F0EAFD10B1012089E73AE0608DFF2805 +:20A040000CD9FF2020850020009094F828204FF080734946204602F0BDFD0BE0608D208583 +:20A060000020009094F828204FF000734946204602F0B0FD608D0028BCD12A463146204627 +:20A0800002F0F1FD08B1012061E720202168C861206840680849084021684860202084F816 +:20A0A0004100002084F8420000BF84F8400000BF4DE702204BE7000000E800FE70B504466A +:20A0C00000252A492068096888420DD100BF4FF4001002F002FF4FF4001002F006FF4FF4B5 +:20A0E000001002F0E4FE12E020492068D1F8A81088420AD10225A80502F0EFFEA80502F021 +:20A10000F4FEA80502F0D3FE01E008F0B9FAC5EBC50202EB4202154B03EB820292F85020DD +:20A1200002F00F0301229A40C5EBC50303EB43030E4E06EB830393F8523003F00F06012366 +:20A14000B34042EA0301C5EBC50202EB4202074B03EB820292F8502002F0F0024FF0904380 +:20A1600003EB8210FFF76EFB70BD00001801002030B585B004462F4920680968884226D104 +:20A180002C4890F8500000F0F0004FF0904101EB8015142228496846FDF758F9254890F873 +:20A1A000520000F00F0101208840224991F8501001F00F0201219140084300906946284623 +:20A1C000FFF7FCFB4FF4001002F079FE2FE019492068D1F8A810884227D1164890F8F800BC +:20A1E00000F0F0004FF0904101EB80151422124914316846FDF72AF90E4890F8FA0000F08B +:20A200000F01012088400B4991F8F81001F00F02012191400843009069462846FFF7CEFBB4 +:20A220004FF4000002F04BFE01E008F029FA05B030BD00001801002098B1010803480068C4 +:20A240000349097808440149086070475C0000206400002010B500240948006840F48070B6 +:20A2600007490860032000F003FA002000F00AF808B1012401E000F04FF9204610BD0000DA +:20A280000040005870B50446002511480078D8B100F0AEFD0E4909784FF47A72B2FBF1F107 +:20A2A000B0FBF1F6304601F0A6FE58B9102C07D200222146501E00F09DF90648046004E0C8 +:20A2C000012502E0012500E00125284670BD000064000020600000207047704770477047CF +:20A2E00070477047014691F83600704710B504462068006800F0010050B12068806800F0E2 +:20A30000010028B10120216848602046FFF7E6FF20680068C0F3400050B120688068C0F3C9 +:20A32000400028B10220216848602046FFF7D4FF20680068C0F3800050B120688068C0F33B +:20A34000800028B1042021684860204600F0E3F820680068C0F3C00050B120688068C0F397 +:20A36000C00028B10820216848602046FFF7B7FF20680068C0F3001050B120688068C0F302 +:20A38000001028B11020216848602046FFF7A5FF20680068C0F3401050B120688068C0F35C +:20A3A000401028B12020216848602046FFF799FF20680068C0F3801050B120688068C0F3B8 +:20A3C000801028B14020216848602046FFF788FF10BD000070B504460CB9012070BD606889 +:20A3E000012800D100BF4FF6FF716069884200D000BF606800B900BF94F8360028B90020CA +:20A4000084F83500204600F04DF8022084F836002068C5686068012801D125F006054FF63F +:20A42000FF716069884201D025F46045606808B925F0D80519480540D4E901010843216AD4 +:20A440000843616A0843A16A08430543606818B9E1692069084305436068012801D1E068F3 +:20A4600005434FF6FF716069884203D0D4E90510084305432068C56009492068884205D1ED +:20A48000D4E90B0108432168086202E02168E06A0862012084F8360000209FE7F8F119FF1C +:20A4A000007C004038B504460D492068884215D140054FF0B041896D01434FF0B042916545 +:20A4C0001146896D0140009100BF00BF002211462F2000F08FF82F2000F06AF838BD00000A +:20A4E000007C004010B50446022084F83600204602F0EAFE2046FFF7F5FE032800D110BD65 +:20A500002068C06820F400202168C860012084F836000020F3E7704708B5032000F0A8F8B2 +:20A520004FF400204FF0B041096D01434FF0B04211651146096D0140009100BF00BF0022E8 +:20A5400011466FF00B0000F055F8002211466FF00A0000F04FF8002211466FF0090000F013 +:20A5600049F800221146501F00F044F800221146101F00F03FF800221146901E00F03AF86E +:20A5800000221146501E00F035F808BD10B501460846002807DB00F01F0301229A40034B31 +:20A5A000440943F8242000BF10BD000080E200E001460846002809DB00F01F0301229A4051 +:20A5C00043099B0003F1E023C3F8002100BF704710B501460846002807DB00F01F030122B2 +:20A5E0009A40034B440943F8242000BF10BD000000E200E02DE9F05F80460D46164605F04A +:20A60000A1FC074639462A46334601F00700C0F1070ABAF1040F02D94FF0040A01E0C0F1B6 +:20A62000070AD14600F1040ABAF1070F02D24FF0000A01E0A0F1030AD4464FF0010A0AFA2E +:20A6400009FAAAF1010A0AEA020A0AFA0CFA4FF0010B0BFA0CFBABF1010B0BEA030B4AEA11 +:20A660000B042146404605F075FCBDE8F09F000000BF00F00702064B19684FF6FF0319401A +:20A68000044B0B4343EA0221014B196000BF70470CED00E00000FA050D49096821F00701DA +:20A6A000891C0B4A11600B49096841F00401094A1160012801D130BF02E040BF20BF20BFE7 +:20A6C0000449096821F00401024A1160704700000004005810ED00E00248006800F4C06033 +:20A6E000704700000004005801462B48006820F00E000A681043284A10604FF48030274AFC +:20A7000012688243254B1A6000BF00BF234A403212688243214B40331A6000BF00BF1F4A34 +:20A720007C3A126882431D4B7C3B1A6000BF00BF1A1F126882431B1F1A6000BF486800F47E +:20A740008030B0F5803F07D15801144A12680243124B1A6000BF00BF087900F0010050B1CF +:20A760004FF480300D4A803A126802430B4B803B1A6000BF00BF087900F00200022809D196 +:20A78000C003064A7C3A12680243044B7C3B1A6000BF00BF0020704704040058800800581C +:20A7A0000348006820F480700149086070470000000400580348006840F480700149086094 +:20A7C00070470000000400580348006840F0010001490860704700000404005810B50C48A0 +:20A7E000006800F4807018B9FFF7E4FF012400E0002400BF0748006820F080704FF0B04194 +:20A80000C1F8900000BF012C01D1FFF7C9FF10BD000400589000005830B585B005460120DC +:20A8200002F01BFB04200090022001900320039000200290049069464FF09040FFF7BEF843 +:20A840000D48006800F4807018B9FFF7B3FF012400E000240948006820F0407045F0807116 +:20A8600008434FF0B041C1F89000012C01D1FFF797FF05B030BD00000004005890000058A3 +:20A880002DE9F04704460025A946207800F0400040282CD1206B90B1B0F5800F06D0B0F565 +:20A8A000000F12D0B0F5400F10D10DE04FF0B040C06840F480304FF0B041C86008E0201D2D +:20A8C00003F099F9054603E002E001E0012500BF00BF5DB9206BA649096821F440010143C3 +:20A8E0004FF0B042C2F8881000BF00E0A946208800F40060B0F5006F57D100BF9C48083034 +:20A90000006800F440700746206CB8424BD0FFF751FF67B9206C96490831096821F44071FC +:20A9200001434FF0B042C2F8901000BF39E090480830D0F8008000BF4FF0B040D0F89000D2 +:20A9400040F480308A490831086000BF00BF4FF0B040D0F8900020F48030086000BF28F493 +:20A960004070216C40EA01084FF0B040C0F8908000BFD0F8900000F0010088B1FFF706F93A +:20A98000064608E0FFF702F9801B41F28831884201D9032503E002F07FFB0128F2D100BF45 +:20A9A00000BFA94600E0A94600BF207800F0010058B1A0696E49096821F0030101434FF000 +:20A9C000B042C2F8881000BF00BF207800F0020002280BD1E0696649096821F440610143C2 +:20A9E0004FF0B042C2F8881000BF00BF207800F01000102802D1A06A02F020FC207800F013 +:20AA00002000202802D1E06A02F018FC207800F00400042802D1206A02F0FCFB207800F025 +:20AA20000800082802D1606A02F0F4FB208800F48070B0F5807F1AD1676B384602F0DEFB2A +:20AA400000BF606BB0F1006F07D14FF0B040C06840F080704FF0B041C860606BB0F1806F5A +:20AA600005D1201D03F00EF9054605B1A946208800F40070B0F5007F25D100BFA06BB0F148 +:20AA8000804F05D0A06BB0F1004F01D0A06B18B9A06B02F0EFFB09E0A06B20F08057002088 +:20AAA00002F0E8FB384602F0A9FB00BF00BFA06BB0F1C05F07D14FF0B040C06840F0807015 +:20AAC0004FF0B041C860208800F48060B0F5806F1ED1E06B2649096821F0405101434FF0CF +:20AAE000B042C2F8881000BFE06BB0F1005F05D11046C06840F480301146C860E06BB0F165 +:20AB0000805F05D1201D03F004F9054605B1A946208800F48050B0F5805F0CD1606C14496D +:20AB20000C31096821F4404101434FF0B042C2F8941000BF00BF208800F40050B0F5005F90 +:20AB400013D1E06C4FF0B041496A21F0300101434FF0B042516200BFA06C1146496A21F092 +:20AB600003010143516200BF00BF4846BDE8F087880000582DE9F04104460E4614B90120FF +:20AB8000BDE8F0819848006800F00700B04217D29548006820F00700304393490860FEF77D +:20ABA000F5FF054606E0FEF7F1FF401B022801D90320E5E78C48006800F00700B042F2D155 +:20ABC000207800F0020002281DD1A0684FF0B041896821F0F00101434FF0B042916000BF83 +:20ABE000FEF7D4FF054606E0FEF7D0FF401B022801D90320C4E700BF4FF0B0408068C0F3E2 +:20AC000000400028F0D0207800F0200020281CD160697649096821F0F00101434FF0B042BF +:20AC2000C2F8081100BFFEF7B1FF054606E0FEF7ADFF401B022801D90320A1E700BF6B488F +:20AC40000068C0F340400028F1D0207800F0400040281DD1A0696549096821F00F0141EADE +:20AC600010114FF0B042C2F8081100BFFEF78EFF054606E0FEF78AFF401B022801D903203D +:20AC80007EE700BF59480068C0F300400028F1D0207800F0040004281DD1E0684FF0B0418D +:20ACA000896821F4E06101434FF0B042916000BFFEF76CFF054606E0FEF768FF401B0228B6 +:20ACC00001D903205CE700BF4FF0B0408068C0F340400028F0D0207800F0080008281ED194 +:20ACE0002169C8004FF0B041896821F4605101434FF0B042916000BFFEF748FF054606E089 +:20AD0000FEF744FF401B022801D9032038E700BF4FF0B0408068C0F380400028F0D0207891 +:20AD200000F0010098B36068022804D102F080F9A8B9012024E76068032804D102F057FA0D +:20AD400068B901201CE7606820B902F0FFF930B9012015E702F07AF908B9012010E7606817 +:20AD60004FF0B041896821F0030101434FF0B042916000BFFEF70AFF054609E0FEF706FF4C +:20AD8000401B41F28831884202D90320F8E605E002F030F96168B0EB810FEFD11248006850 +:20ADA00000F00700B04217D90F48006820F0070030430D490860FEF7E9FE054606E0FEF7B1 +:20ADC000E5FE401B022801D90320D9E60648006800F00700B042F2D103F090FDFEF7E2FE98 +:20ADE0000746FFF74FFACBE6004000580801005810B500F033F84FF0B041896801F0F0013A +:20AE00000909034A52F82110B0FBF1F010BD000034B0010810B5FFF7EBFF4FF0B04189684C +:20AE200001F4E061090A034A12F8211001F01F01C84010BD74B0010810B5FFF7D9FF4FF05C +:20AE4000B041896801F46051C90A034A12F8211001F01F01C84010BD74B001082DE9F041B5 +:20AE600002F0C8F806463EB902F067F9C0F30310234951F820403FE0042E01D1214C3BE005 +:20AE8000082E07D102F0CEF8012801D11D4C33E01D4C31E002F09FF90746012F0FD0022FE4 +:20AEA00002D0032F0AD101E0164D10E002F0BAF8012801D1134D00E0134D08E000BF02F0A7 +:20AEC0003CF9C0F303100E4951F8205000BF00BF02F087F968434FF0B041C96801F0700109 +:20AEE000012202EB1111B0FBF1F14FF0B040C06802EB5070B1FBF0F42046BDE8F081000083 +:20AF000094B001080024F4000048E8012DE9F041044614B90120BDE8F081207800F020005E +:20AF200020286ED102F066F8064602F054F907461EB10C2E2FD1012F2DD102F007F918B170 +:20AF4000E06908B90120E6E702F0F7F8616A88420CD2606A02F07CFF08B10120DBE7606A08 +:20AF600002F005F9206A02F0F7F80BE0606A02F0FEF8206A02F0F0F8606A02F069FF08B198 +:20AF80000120C8E703F0BAFCF8480068FFF77AF980B30120BFE7E069B8B102F0C5F8FEF7D7 +:20AFA000F5FD054606E0FEF7F1FD401B022801D90320B0E702F0CAF80028F4D0606A02F016 +:20AFC000D6F8206A02F0C8F81AE000BF4FF0B040006820F001004FF0B041086000BFFEF7BA +:20AFE000D5FD054608E0FEF7D1FD401B022803D9032090E704E004E002F0A8F80028F2D149 +:20B0000000BF207800F0010000285BD001F0F2FF064602F0E0F80746082E03D00C2E08D134 +:20B02000032F06D102F004F878B3606868BB012071E700BF6068B0F5803F02D101F0E9FFF3 +:20B040001CE06068B0F5A02F0CD100BF4FF0B040006840F480204FF0B041086000BF01F069 +:20B06000D8FF0BE000BF4FF0B040006820F480304FF0B041086000BF01F0C2FF00BF606864 +:20B0800080B1FEF783FD054607E01AE0FEF77EFD401B642801D903203DE701F0C9FF002885 +:20B0A000F4D00EE0FEF772FD054606E0FEF76EFD401B642801D903202DE701F0B9FF002820 +:20B0C000F4D100BF207800F0020002284FD101F091FF064602F07FF80746042E03D00C2E56 +:20B0E0000CD1022F0AD101F0B1FF18B1E06808B9012010E7206901F0AFFF37E0E068E0B1C4 +:20B1000000BF4FF0B040006840F480704FF0B041086000BFFEF73AFD054606E0FEF736FDD9 +:20B12000401B022801D90320F5E601F08FFF0028F4D0206901F090FF18E000BF4FF0B04058 +:20B14000006820F480704FF0B041086000BFFEF71DFD054606E0FEF719FD401B022801D982 +:20B160000320D8E601F072FF0028F4D100BF207800F00800082804D0207800F0100010287C +:20B1800052D16069F0B3207800F0100010284CD101F0AEFF80B901F09FFFFEF7F7FC05469A +:20B1A00006E0FEF7F3FC401B022801D90320B2E601F09EFF0028F4D000BF6D48006840F025 +:20B1C00004004FF0B041C1F8940000BFFEF7DEFC054606E0FEF7DAFC401B032801D90320E1 +:20B1E00099E601F099FF0028F4D0A0696049096821F4706141EA00214FF0B042C2F8941077 +:20B2000000BF00E031E001F05BFFFEF7BFFC054606E0FEF7BBFC401B022801D903207AE6C4 +:20B2200001F066FF0028F4D141E001F055FFFEF7ADFC054606E0FEF7A9FC401B022801D99D +:20B24000032068E601F054FF0028F4D001F058FF06E0FEF79BFC401B032801D903205AE6D0 +:20B2600001F05AFF0028F4D121E001F049FFFEF78DFC054606E0FEF789FC401B032801D9D4 +:20B28000032048E601F048FF0028F4D101F018FFFEF77CFC054606E0FEF778FC401B0228A4 +:20B2A00001D9032037E601F023FF0028F4D1207800F00400042870D12E48006800F48070B9 +:20B2C00090B9FFF777FAFEF761FC054606E0FEF75DFC401B022801D903201CE62548006894 +:20B2E00000F480700028F2D000BFA068012802D101F0BEFE25E0A06805280DD100BF1C48D5 +:20B30000001F006840F004004FF0B041C1F8900000BF01F0ADFE14E000BF1548001F006807 +:20B3200020F001004FF0B041C1F8900000BF00BF0846D0F8900020F00400C1F8900000BF43 +:20B3400000BF00BFA068B8B1FEF720FC054608E0FEF71CFC401B41F28831884201D903209F +:20B36000D9E501F091FE0028F2D016E0600000209400005800040058FEF708FC054608E0BB +:20B38000FEF704FC401B41F28831884201D90320C1E501F079FE0028F2D1207800F04000E9 +:20B3A000402834D1A06AC8B100BF7F48006840F001004FF0B041C1F8980000BFFEF7E6FB68 +:20B3C000054606E0FEF7E2FB401B022801D90320A1E501F033FE0028F4D018E000BF7248E3 +:20B3E000006820F001004FF0B041C1F8980000BFFEF7CCFB054606E0FEF7C8FB401B02286A +:20B4000001D9032087E501F019FE0028F4D1E06A00286ED001F0EEFD07464FF0B040C66898 +:20B42000E06A022870D106F00301206B814218D106F07001606B814213D1C6F30621A06B62 +:20B4400088420ED106F47811E06B814209D106F06061206C814204D106F06041606C8142D7 +:20B4600053D00C2F4ED04FF0B040006800F0806008B101204FE501F09CFEFEF787FB05468E +:20B4800006E0FEF783FB401B022801D9032042E54FF0B040006800F000700028F1D1D4E90C +:20B4A0000C010843A16B40EA0120E16B0843216C0843616C08434FF0B041C9683B4A11401F +:20B4C00008434FF0B041C86001F07CFE4FF0B040C06840F080504FF0B041C860FEF756FB69 +:20B4E000054607E0FEF752FB401B022802D9032011E557E04FF0B040006800F00070002809 +:20B50000F0D04EE0012006E522E04FF0B040006800F0007098BB01F055FE4FF0B040C0684A +:20B5200040F080504FF0B041C860FEF72FFB054606E0FEF72BFB401B022801D90320EAE4F8 +:20B540004FF0B040006800F000700028F1D028E00C2F24D001F02DFE4FF0B040C06820F051 +:20B5600003004FF0B041C8600846C068104908404FF0B041C860FEF709FB054607E010E0E6 +:20B58000FEF704FB401B022801D90320C3E44FF0B040006800F000700028F1D101E00120AB +:20B5A000B9E400BF0020B6E4980000588C80C111FFFFFEEE014600BF91F82000012801D113 +:20B5C00002207047012081F8200000BF022081F8210000BFCA200A68506253200A685062F9 +:20B5E00000BF0868806840F020000A68906000BFFF200A68506200BF012081F8210000BF47 +:20B60000002081F8200000BF00BFDAE77047000010B504462068C068C0F3802050B1204602 +:20B62000FFF7F4FF2068C06800F0800060F490602168C8604FF4002002490860012084F859 +:20B64000210010BD0C08005810B504460BF09CFD10BD70B504460E4600BF94F820000128C9 +:20B6600001D1022070BD012084F8200000BF022084F8210000BFCA20216848625320216896 +:20B68000486200BFB6F5807F2BD12068806820F48070216888602068806820F480502168D9 +:20B6A0008860FEF773FA054614E0FEF76FFA401BB0F57A7F0ED900BFFF202168486200BFF3 +:20B6C000032084F8210000BF002084F8200000BF0320C7E72068C06800F001000028E4D022 +:20B6E0002AE02068806820F40070216888602068806820F4005021688860FEF747FA054615 +:20B7000014E0FEF743FA401BB0F57A7F0ED900BFFF202168486200BF032084F8210000BFD4 +:20B72000002084F8200000BF03209BE72068C068C0F340000028E4D000BFFF202168486259 +:20B7400000BF012084F8210000BF002084F8200000BF00BF86E7000070B505460B461646E9 +:20B76000286840680E4900EA0104200CD870C4F30420587004F03F009870C4F34230187048 +:20B780005EB9D87802F0ACFBD870587802F0A8FB5870987802F0A4FB9870002070BD00003E +:20B7A0003FFFFF0070B504460B4616462068806A586020680069C0F30E009860206800686C +:20B7C0000F4900EA0105C5F305401870C5F30620587005F07F00987005F48000000CD870AD +:20B7E0005EB9187802F07CFB1870587802F078FB5870987802F074FB9870002070BD0000EE +:20B800007F7F7F0010B504460CB9012010BD94F8210028B9002084F82000204600F06CF8E5 +:20B82000022084F8210000BFCA202168486253202168486200BF204602F06AFB48B100BF93 +:20B84000FF202168486200BF042084F821000120DCE720688068274908402168886021690F +:20B8600060680843A1690843216889680843216888602168E068086120680169208941EA2A +:20B880000040216808612068C06820F080002168C8602068C06C20F003002168C86461693F +:20B8A000E06908432168C96C08432168C8642068806800F0200090B9204600F065FA70B197 +:20B8C00000BFFF202168486200BF042084F8210000BF002084F8200000BF012096E700BF40 +:20B8E000FF202168486200BF012084F8210000208CE70000BFFF8FFF10B5044601F05CFB43 +:20B90000002211460320FEF775FE0320FEF750FE10BD00002DE9F04704460D46914600BF70 +:20B9200094F82000012802D10220BDE8F087012084F8200000BF022084F82100B9F1000F2D +:20B940002AD12068806800F0400000B102E00020E87000BFE86900B900E000BF287802F047 +:20B96000C9FA4FEA004A687802F0C4FA4AEA002AA87802F0BFFA4AEA000AE8784AEA004AAC +:20B9800095F8200002F0B6FA4AEA0060E9690843696940EA01071FE02068806800F0400084 +:20B9A00000B102E00020E87000BFE86900B900E000BF28780004697840EA0120A9780843D8 +:20B9C000E97840EA014095F8201040EA0160E9690843696940EA0107A969686840EA01089D +:20B9E00000BFCA202168486253202168486200BF686AB0F5807F3ED12068806820F480700D +:20BA0000216888602068C06800F0800060F4C0702168C860FEF7BAF8064614E0FEF7B6F8D6 +:20BA2000801BB0F57A7F0ED900BFFF202168486200BF032084F8210000BF002084F82000DB +:20BA400000BF032071E72068C06800F001000028E4D02068C7612068C0F84480206880680B +:20BA600040F48070216888602068806840F48050216888603DE02068806820F400702168B2 +:20BA800088602068C06800F0800060F420702168C860FEF77BF8064614E0FEF777F8801B62 +:20BAA000B0F57A7F0ED900BFFF202168486200BF032084F8210000BF002084F8200000BF37 +:20BAC000032032E72068C068C0F340000028E4D0206807622068C0F848802068806840F40E +:20BAE0000070216888602068806840F40050216888600E48006840F400300C4908600B48CE +:20BB00008038006840F4003008498039086000BFFF202168486200BF012084F8210000BFE2 +:20BB2000002084F8200000BF00BFFEE6800800582DE9F04104460D46164600BF94F820005C +:20BB4000012802D10220BDE8F081012084F8200000BF022084F821004EB9687800F010008F +:20BB6000102804D1687800F0EF000A30687096B9E87802F0BFF94FEA0048687802F0BAF988 +:20BB800048EA0028A87802F0B5F948EA0008287848EA403709E0E8780004697840EA01208F +:20BBA000A9780843297840EA413700BFCA202168486253202168486200BF204602F0A8F99C +:20BBC00070B100BFFF202168486200BF042084F8210000BF002084F8200000BF0120B2E7BF +:20BBE00018483840216848602068C06820F080002168C8602068806800F0200090B920461C +:20BC000000F0C2F870B100BFFF202168486200BF042084F8210000BF002084F8200000BF8E +:20BC2000012090E700BFFF202168486200BF012084F8210000BF002084F8200000BF00BFE5 +:20BC400081E700003FFFFF002DE9F04104460D46174600BF94F82000012802D10220BDE8D0 +:20BC6000F081012084F8200000BF022084F82100DFB92068806800F0400000B102E000202D +:20BC8000E87000BF287802F035F94FEA0048687802F030F948EA0028A87802F02BF948EA8F +:20BCA0000008E87848EA004612E02068806800F0400000B102E00020E87000BF28780004A4 +:20BCC000697840EA0120A9780843E97840EA014600BFCA202168486253202168486200BFB9 +:20BCE000204602F015F970B100BFFF202168486200BF042084F8210000BF002084F82000B1 +:20BD000000BF0120ABE71F483040216808602068806820F4802021688860D5E90301084347 +:20BD2000216889680843216888602068C06820F080002168C8602068806800F0200090B913 +:20BD4000204600F021F870B100BFFF202168486200BF042084F8210000BF002084F8200047 +:20BD600000BF01207BE700BFFF202168486200BF012084F8210000BF002084F8200000BFB9 +:20BD800000BF6CE77F7F7F0070B504462068C06820F0A0002168C860FDF7F8FE054607E078 +:20BDA000FDF7F4FE401BB0F57A7F01D9032070BD2068C06800F020000028F1D00020F6E7D4 +:20BDC0004FF0E020006940F002004FF0E0210861704710B504460CB9012010BD022084F8C9 +:20BDE0005D002068006820F0400021680860204600F06AF80020206684F85D0000BF84F843 +:20BE00005C0000BF00BFE8E770B504460CB9012070BD606A00B900BF0021A16294F85D00A8 +:20BE200028B9002084F85C00204600F099F8022084F85D002068006820F040002168086016 +:20BE4000E068B0F5E06F01D9002501E04FF48055E068B0F5706F05D0E068B0F5E06F01D000 +:20BE60000021A162206B40B9E068B0F5E06F02D90221216301E001212163D4E901010843CB +:20BE80002169084361690843218B01F400710843E1690843216A0843A16A084321680860A9 +:20BEA0000421A06901EA1040616A0843616B0843E1680843284321684860002020660120F5 +:20BEC00084F85D000020A3E770B50546002423492868096888420AD14FF480504FF0B041F6 +:20BEE000096E81434FF0B042116600BF01E006F0C7FBC4EBC402194B03EB021292F868201A +:20BF000002F00F0301229A40C4EBC403134E06EB031393F86A3003F00F060123B3401A43A1 +:20BF2000C4EBC4030D4E06EB031393F86C3003F00F060123B34042EA0301C4EBC402074BEC +:20BF400003EB021292F8682002F0F0024FF0904303EB8210FDF776FC70BD0000180200208A +:20BF600030B587B00446214920680968884239D11E4890F8680000F0F0004FF0904101EBF2 +:20BF8000801514221A4902A8FBF760FA174890F8680000F00F0101208840144991F86A10E5 +:20BFA00001F00F02012191400843104991F86C1001F00F02012191400843029002A92846F8 +:20BFC000FDF7FCFC4FF480504FF0B041096E01434FF0B04211661146096E0140019100BF6F +:20BFE00000BF01E006F04CFB07B030BD18020020E8B10108704770B504462546681EB0F12C +:20C00000807F01D301200FE0681E4FF0E02148610F214FF0FF3003F09DFF00204FF0E02141 +:20C02000886107200861002070BD10B5FFF7E2FF10BD4FF0E020006920F002004FF0E021D7 +:20C040000861704770477047704710B504460CB9012010BD2420C4F880002068006820F059 +:20C060000100216808600020216808602168486021688860204600F04FF900208034A060A9 +:20C0800020606060803C00BF84F87C0000BF00BFDFE770472DE9F04704462068C56920681D +:20C0A00006682068876840F60F0005EA0008B8F1000F0FD105F0200060B106F0200010B9C2 +:20C0C00007F0805030B1E06E10B12046E16E8847BDE8F087B8F1000F7ED06E48384018B904 +:20C0E0006D4830400028F7D005F0010058B106F4807040B1012021680862D4F8880040F0BA +:20C100000100C4F8880005F0020058B107F0010040B1022021680862D4F8880040F0040054 +:20C12000C4F8880005F0040058B107F0010040B1042021680862D4F8880040F00200C4F877 +:20C14000880005F0080070B106F0200010B95148384040B1082021680862D4F8880040F0B9 +:20C160000800C4F8880005F4006060B106F0806048B14FF4006021680862D4F8880040F020 +:20C180002000C4F88800D4F88800002844D005F0200050B106F0200010B907F0805020B11E +:20C1A000E06E10B12046E16E8847D4F888902068806800F04000402802D009F0280028B332 +:20C1C000204602F069FE2068806800F04000402818D12068806800E01FE020F04000216887 +:20C1E0008860A06F50B12D48A16F8863A06FFDF7DBF888B1A06F816B88470DE02046FFF7B5 +:20C2000048FF09E02046FFF744FF05E02046FFF740FF0020C4F888005AE705F4801050B1A0 +:20C2200007F4800038B14FF48010216808622046FFF70AFF4CE705F0800058B106F0800048 +:20C2400010B907F4000028B1206F10B12046216F88473DE705F0400030B106F0400018B1F3 +:20C26000204602F02DFE33E705F4000030B106F0804018B12046FFF7E6FE29E705F0807093 +:20C2800030B106F0004018B12046FFF7DBFE1FE700BF1DE7010000102001000481EE000813 +:20C2A00010B504460CB9012010BDA06900B100E000BFD4F8800028B9002084F87C002046B8 +:20C2C00000F070F82420C4F880002068006820F0010021680860204602F004FE012800D140 +:20C2E000E2E7A06A10B1204602F014FD2068406820F49040216848602068806820F02A0052 +:20C30000216888602068006840F0010021680860204602F07BFDC7E770B50546002420491F +:20C320002868096888420AD14FF480404FF0B041096E81434FF0B042116600BF01E006F0AB +:20C340009FF904EB840202EB4412154B03EB820292F8902002F00F0301229A4004EB84030A +:20C3600003EB44130E4E06EB830393F8923003F00F060123B34042EA030104EB840202EBA7 +:20C380004412074B03EB820292F8902002F0F0024FF0904303EB8210FDF754FA70BD000064 +:20C3A0009402002030B587B00446214920680968884239D11E4890F8900000F0F0004FF08D +:20C3C000904101EB801514221A4902A8FBF73EF8174890F8900000F00F01012088401449E3 +:20C3E00091F8921001F00F02012191400843029002A92846FDF7E2FA012200212420FEF7DA +:20C40000F9F82420FEF7D4F84FF480404FF0B041096E01434FF0B04211661146096E014081 +:20C42000019100BF00BF01E006F02AF907B030BD94020020FCB101082DE9F84F04460E46E7 +:20C4400017469946D4F8800020285ED106B117B90120BDE8F88F00BF94F87C00012801D147 +:20C460000220F6E7012084F87C0000BF0020543460632120E062FDF789FB82462780678029 +:20C48000543CA068B0F5805F04D1206910B90025B04602E035464FF0000800BF002084F83F +:20C4A0007C0000BF1DE05346002280212046CDF8009003F007FB08B10320CAE745B9B8F8FD +:20C4C0000000C0F308002168886208F1020803E02878216888626D1CB4F85600401EA4F8B0 +:20C4E0005600B4F856000028DDD15346002240212046CDF8009003F0E5FA08B10320A8E7FA +:20C500002020C4F880000020A3E70220A1E77047704770477047000010B502480068804731 +:20C5200010BD00007800002010B52021024800F0E6FCFFF7F1FF10BD000C005810B500F0A8 +:20C540000FF80121014800F0D8FC10BD000C005810B50121014800F0D7FC10BD000C005850 +:20C5600008B507E06946064800F0B8FF0549009809688847024800F0A0FF0028F2D008BDC5 +:20C580003C0A03207400002010B50121014800F0CDFC10BD000C00584FF400700C4909680B +:20C5A00001430B4A116000BF00BF0949B43909680143074AB43A116000BF40BF20BF00BFF3 +:20C5C0000448006840F400400249086000BF7047D40800580C04005808B54FF480104FF09F +:20C5E000B041096D01434FF0B04211651146096D0140009100BF00BF00BF0A48006840F023 +:20C6000001000849086000BF00BF0846006840F48030086000BF2C20FDF7CAFF2D20FDF7D7 +:20C62000C7FF08BD000C005810B50821054800F066FC0548006880470821024800F076FC2D +:20C6400010BD0000000C00585800002010B504460821084800F061FC30B10748046008219F +:20C66000044800F055FC04E0A0470821014800F05DFC10BD000C00585800002010B5022116 +:20C68000144800F067FC40B11248001D01680220884310B100F036F81AE001210D4800F0ED +:20C6A00059FC40B10B48001D01680120884310B1FFF744FF0CE00821064800F04BFC38B1F2 +:20C6C0000448001D01680820884308B100F04CF810BD0000000C005810B50221024800F055 +:20C6E0000EFC00F003F810BD000C005810B50349C968086802490968884710BD00000320E7 +:20C700007C00002010B500F007F80221014800F0F4FB10BD000C005808B507E069460648AC +:20C7200000F0DCFE0549009809688847024800F0C4FE0028F2D008BD440A0320800000204D +:20C7400010B50221014800F0DFFB10BD000C005810B50221034800F0E9FB0221014800F04A +:20C76000D7FB10BD000C005810B500F007F80821014800F0C2FB10BD000C005808B506E00F +:20C780006946064800F0AAFE009802F037FA034800F093FE0028F3D008BD0000BC010320ED +:20C7A00010B50821014800F0AFFB10BD000C005810B502211D4800F0B0FB48B91B48001D0E +:20C7C00001684FF40030884310B1FFF785FF2BE00221164800F0A1FB48B91448001D01687C +:20C7E0004FF40030884310B1FFF776FF1CE008210E4800F092FB48B90C48001D01684FF4B9 +:20C800000020884310B1FFF70FFF0DE02021074800F083FB40B90548001D01684FF400105E +:20C82000884308B1FFF780FE10BD0000000C00582DE9F04106460F465A48076000BFCA2035 +:20C8400058490968096848625320564909680968486200BF5448006840F0200052490860F7 +:20C860000846006800F00700C0F104004F4908704D480830006800F4FE004FF4FE0191FA52 +:20C88000A1F1B1FA81F1C840401C49490870464808300068C0F30E00401C464908800846CB +:20C8A0000088401E424909784843A0F5A0703F49097820FA01F54FF6FF70854202D33E4966 +:20C8C000088001E03C490D804FF400203B49096801433A4A116000BF00BF3849803109682B +:20C8E0000143364A8032116000BF002E3ED1012033490870801E33490860002408E0002092 +:20C9000004EB4401304A02EBC1010873601CC4B2062CF4DB06202D490870224800680068FE +:20C92000806820F480601F490968096888601D4800680068C06800F0800060F49060194976 +:20C9400009680968C8604FF400201C490C3108600320FDF71BFE134800680068806840F4E9 +:20C960008040104909680968886009E00D4800680068C068C0F3802010B10320FDF728FE4D +:20C9800000BFFF20074909680968486200BF002203210846FDF72EFE0320FDF709FEBDE8A7 +:20C9A000F0810000240000200828004028000020290000202A0000202C00002000080058CB +:20C9C0009805002094050020000500209005002000BF07A005F0D6FF07A005F0D3FF08A0C1 +:20C9E00005F0D0FF0BA005F0CDFF00BF05F0C2FE1B5B303B33316D004552524F523A2000FD +:20CA0000486172644661756C745F48616E646C65720A0D001B5B306D0000000001688969F9 +:20CA2000C1F3400111B10021026891620168896901F0010129B90168896941F00101026899 +:20CA40009161704770B504460D46164620688069C0F3001000283DD017E0681CA8B1FDF7DE +:20CA600095F8801BA84200D87DB9606C40F020006064202084F84100002084F8420000BF1C +:20CA800084F8400000BF012070BD20688069C0F340100028E1D010202168C86120202168D5 +:20CAA000C8612046FFF7BAFF206840680A49084021684860606C40F004006064202084F8BC +:20CAC0004100002084F8420000BF84F8400000BF0120D9E70020D7E700E800FE2DE9F84307 +:20CAE0000446894615461E46DDE908781948F2B2002349460090204600F06CF84246394610 +:20CB0000204600F0DBF810B10120BDE8F883012E03D1E8B2216888620EE0C5F30720216884 +:20CB2000886242463946204600F0C8F808B10120EBE7E8B2216888623B46002240212046CB +:20CB4000CDF8008000F060F808B10120DDE70020DBE70000002000802DE9F84304468946BE +:20CB600015461E46DDE908781948F2B2C30249460090204600F02EF842463946204600F0EE +:20CB80009DF810B10120BDE8F883012E03D1E8B2216888620EE0C5F3072021688862424626 +:20CBA0003946204600F08AF808B10120EBE7E8B2216888623B46002280212046CDF8008076 +:20CBC00000F022F808B10120DDE70020DBE7000000200080F0B5059C05686D684FF480667A +:20CBE00006EA545666F0FC2646F4C046B543C1F309064FF47F0707EA02473E431E432643DA +:20CC0000354306687560F0BD2DE9F04104460E4617461D46DDF8188019E0681CB8B1FCF7C1 +:20CC2000B5FFA0EB0800A84200D885B9606C40F020006064202084F84100002084F84200F2 +:20CC400000BF84F8400000BF0120BDE8F081206880693040B04201D1012000E00020B842A3 +:20CC6000DBD00020F1E770B504460D4616461DE0324629462046FFF7E5FE08B1012070BDC9 +:20CC8000FCF784FF801BA84200D87DB9606C40F020006064202084F84100002084F84200D0 +:20CCA00000BF84F8400000BF0120E8E720688069C0F340100028DBD00020E0E770B50446AD +:20CCC0000D4616461FE0324629462046FFF7BAFE08B1012070BD681CA8B1FCF757FF801BE3 +:20CCE000A84200D87DB9606C40F020006064202084F84100002084F8420000BF84F8400006 +:20CD000000BF0120E6E720688069C0F340000028D9D00020DEE7704710B5FFF7AFFC10BD62 +:20CD200010B5FFF745FD10BD5020034909680143014A116000BF70479008005870470000DF +:20CD40008168024A1140491C81607047C0FFFF7F024602F1600000EB8103186800F0F84061 +:20CD6000704701468868C0F3C000704701468868C0F3400070470146886800F001007047DB +:20CD800001468868C0F30070704701468868C0F3800070470146C86800F4406008B9012074 +:20CDA00070470020FCE700008168024A1140091D81607047C0FFFF7F70B500F11404C1F356 +:20CDC000406504EB85031C68C1F304560725B540AC43C1F3045502FA05F52C431C6070BD7A +:20CDE000826822F0E0720A438260704710B500F1600404EB81031C6824F0004414431C60C3 +:20CE000010BD08B54FF0B041896C01434FF0B04291641146896C0140009100BF08BD4FF018 +:20CE2000B041C96C81434FF0B042D16470474FF0B041C96C81434FF0B042D164704708B5E8 +:20CE40004FF0B041C96C01434FF0B042D1641146C96C0140009100BF08BD08B54FF0B041F4 +:20CE6000C96C01434FF0B042D1641146C96C0140009100BF08BD08B54FF0B041C96C01438B +:20CE80004FF0B042D1641146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042B3 +:20CEA000D1641146C96C0140009100BF08BD4FF0B041896D81434FF0B0429165704708B5D6 +:20CEC0004FF0B041896D01434FF0B04291651146896D0140009100BF08BD4FF0B041896BFA +:20CEE00001434FF0B042916370474FF0B041896B81434FF0B042916370478160704742680C +:20CF000042EA01424260704742688A4342607047426822EA0142426070470246D06808405F +:20CF2000884201D1012070470020FCE70A0482607047000008B50649096801434FF0B042E1 +:20CF4000C2F84C11024909680140009100BF08BD4C0100580246D0690840884201D101207D +:20CF600070470020FCE70000024602F1800050F82100034B984201D0012070470020FCE7FF +:20CF80000004008042F4806340F82130704700000348006840F00400014908607047000064 +:20CFA00010ED00E00349096821F007010143014A11607047000400580448006840F4004083 +:20CFC0004FF0B041C1F890007047000090000058024800680007000E70470000080100585A +:20CFE000014603480068084041EA104070470000880000584FF0B040806800F00C00704713 +:20D000004FF0B040006820F480204FF0B041086070474FF0B040006840F480304FF0B041CB +:20D02000086070474FF0B0400068C0F3005070474FF0B0400068C0F340407047024800684D +:20D04000C0F3400070470000980000584FF0B0400068C0F3802070474FF0B041496821F0A3 +:20D06000FE4141EA00614FF0B0425160704700000448006840F001004FF0B041C1F89000EE +:20D08000704700009000005802480068C0F34000704700009000005802480068C0F3400008 +:20D0A00070470000900000580449096821F0180101434FF0B042C2F890107047900000587B +:20D0C0000448006820F001004FF0B041C1F8940070470000940000580448006840F0010086 +:20D0E0004FF0B041C1F89400704700009400005802480068C0F340007047000094000058C8 +:20D100000448006820F004004FF0B041C1F89400704700009400005802480068C0F3C00002 +:20D1200070470000940000584FF0B040006840F001004FF0B041086070474FF0B041096894 +:20D1400001F0F000B02800D9B02070474FF0B0400068C0F3400070474FF0B041496821F47F +:20D160007F4141EA00214FF0B042516070474FF0B041096821F0F00101434FF0B042116081 +:20D1800070474FF0B040006820F080604FF0B041086070474FF0B040006840F080604FF01C +:20D1A000B041086070474FF0B0400068C0F3C06070474FF0B040006820F080704FF0B04177 +:20D1C000086070474FF0B040006840F080704FF0B041086070474FF0B040C06800F00300E0 +:20D1E00070474FF0B040C068C0F3062070474FF0B0400068C0F34060704700000449096832 +:20D2000021F0406101434FF0B042C2F88810704788000058084909684FF47F2202EA10124A +:20D2200091434FF47F2202EA001211434FF0B042C2F888107047000088000058054909680B +:20D24000020C1204914341EA00414FF0B042C2F8881070478800005805490968020C12046D +:20D26000914341EA00414FF0B042C2F888107047880000580449096821F0404101434FF081 +:20D28000B042C2F888107047880000584FF0B041896821F0030101434FF0B0429160704760 +:20D2A00010B50748FDF722F80548FDF71BF90548406818B1034A10685168884710BD00001F +:20D2C000C82700208C0200202DE9F04704464FF0000A72B657492068084418B1B0F5C05F88 +:20D2E0000CD105E04FF44020FFF77AFE824606E04FF44010FFF774FE824600E000BF00BF8C +:20D30000206887682068D0F80C8020684569206886692068D0F8209046492068084418B1E1 +:20D32000B0F5C05F21D110E04FF000404FF0B041896B01434FF0B042916300BF00BF114666 +:20D34000896B8143916300BF10E020204FF0B041C96B01434FF0B042D16300BF00BF114650 +:20D36000C96B8143D16300BF00E000BF00BF0DB9002E4DD02F492068084418B1B0F5C05F7A +:20D380000AD104E04FF44020FFF766FF05E04FF44010FFF761FF00E000BF00BF95B12068D6 +:20D3A000006940F0010021680861206845610821204600F041F8032801D184F83600082024 +:20D3C0002168486096B12068006940F0010021680861206886611021204600F02DF803287B +:20D3E00001D184F8360010202168486011492068084418B1B0F5C05F08D103E05046FFF745 +:20D400002BFF04E05046FFF727FF00E000BF00BF2068006920F0010021680861206887608B +:20D420002068C0F80C802068C0F8209062B6BDE8F08700000084FFBF30B5034600200B4C15 +:20D4400024681425B4FBF5F44FF47A75B4FBF5F404FB05F200BF521E02B903201C68246892 +:20D460000C408C4201D0002AF5D130BD6800002000604060704770B505460C4602F07EFD76 +:20D48000064672B62868206065602C6020684460304602F095FD70BD70B505460C4602F0B0 +:20D4A0006DFD064672B62560686860606C6060680460304602F084FD70BD70B5044602F00A +:20D4C0005DFD064672B62068A04201D1012500E00025304602F074FD284670BD70B5044634 +:20D4E0000D4602F04BFD064672B620682860206800F004F8304602F063FD70BD70B5044643 +:20D5000002F03CFD054672B6D4E900010860D4E900104860284602F053FD70BD7047704787 +:20D5200000BFFEE77047000010B504463CB90848006858B1002006490968884706E00448EA +:20D54000006818B1012002490968884710BD000090000020704700000146074800E0083804 +:20D56000C2798A4202D0054A9042F8D1C2798A4200D0002070470000F873FF1F0070FF1F23 +:20D5800070B504460D461646324629462046F9F75DFF70BD70B504460D46164632462946A2 +:20D5A0002046F9F770FF70BD10B5044A0021022002F06AFB00200249087010BD01D900083A +:20D5C000C803002010B50446207810B1012805D100E004E0022006F052F800E000BF00BF75 +:20D5E00010BD000030B5BDB00446207830B1012810D003281AD004283BD12FE001201F495B +:20D60000087000BF1EA005F0BDF91FA005F0BAF900BF2FE000201949087000BF18A005F0CF +:20D62000B1F926A005F0AEF900BF23E00025694660680AF0B3FC0546002D0EDD01210F48FB +:20D6400080F8F61080F8F5502A466946401CF9F7FDFE0021022002F001FC0BE0FF20616824 +:20D660008870606800684FF00051086005F082F800E000BF00BF3DB030BD0000C8030020F8 +:20D680001B5B306D000000002D2D20503250204150504C49434154494F4E20534552564532 +:20D6A00052203A204E4F54494649434154494F4E20454E41424C45440A0D00002D2D20502B +:20D6C0003250204150504C49434154494F4E20534552564552203A204E4F544946494341B6 +:20D6E00054494F4E2044495341424C45440A0D00F8B505460C4616464227A5F57E404138A1 +:20D7000058B1012813D10C4A0094918810883346002203F0CFFC07460AE0074A009451880A +:20D7200010883346002203F0C5FC074600E000BF00BF3846F8BD0000CE04002000B58BB042 +:20D740006C4801F001F800BF8F208DF81C00E5208DF81D00B3208DF81E00D5208DF81F0066 +:20D760002E208DF820007F208DF821004A208DF8220098208DF823002A208DF824004820A5 +:20D780008DF825007A208DF82600CC208DF8270040208DF82800FE208DF8290000208DF884 +:20D7A0002A008DF82B0000BF53480823012207A90090022003F0F8FB00BF19208DF81C0006 +:20D7C000ED208DF81D0082208DF81E00AE208DF81F00ED208DF8200021208DF821004C20DE +:20D7E0008DF822009D208DF8230041208DF8240045208DF8250022208DF826008E208DF8E4 +:20D80000270041208DF82800FE208DF8290000208DF82A008DF82B0000BF3748801C01218C +:20D820000A22CDE90212CDE9041000200421CDE9001031490888F42307AA022103F045FBF5 +:20D8400000BF19208DF81C00ED208DF81D0082208DF81E00AE208DF81F00ED208DF8200017 +:20D8600021208DF821004C208DF822009D208DF8230041208DF8240045208DF825002220EE +:20D880008DF826008E208DF8270042208DF82800FE208DF8290000208DF82A008DF82B0029 +:20D8A00000BF1548001D01210A22CDE90212CDE9041000201021CDE900100F490888F42337 +:20D8C00007AA022103F001FB0B48801D00210A220123CDE90232CDE9041008460421CDE947 +:20D8E0000010054908880323044A022103F0EDFA0BB000BD3DDB0008CE04002034B1010851 +:20D9000010B5134890F8F600012820D10021104880F8F61000BF0FA005F034F80FA005F025 +:20D9200031F800BF0A480078012808D1084890F8F520411C4FF64260FFF7DAFE07E0044801 +:20D9400090F8F520411C4FF64160FFF7D1FE10BDC80300201B5B306D000000002D2D20508D +:20D960003250204150504C49434154494F4E2053455256455220203A20494E464F524D2055 +:20D98000434C49454E542041534E57455220434D44200A0D0000000000BF0BA004F0F2FF5E +:20D9A0000BA004F0EFFF0CA004F0ECFF10A004F0E9FF00BF00BF1048006800F40060002809 +:20D9C000F9D104F0D7FE00001B5B303B33316D004552524F523A20005056445F50564D5F83 +:20D9E00049525148616E646C65720A0D000000001B5B306D000000001404005810B5FEF729 +:20DA000018FB00BF1F200649086000BF0320FFF7C9FAFFF7BDFA00BF00BF30BF10BD0000BC +:20DA20001804005810B5FEF704FB00BF0548006820F004000349086000BF00BF00BF30BF51 +:20DA400010BD000010ED00E010B5FEF7F2FA00BF03211448FFF788FA0028F9D1042111484F +:20DA6000FFF782FA68B900BF0F480068C0F3C03048B1002204210B48FFF784FA00F00CFFF0 +:20DA800001E000F009FF002203210648FFF77AFA0220FFF787FAFFF77BFA00BF00BF30BF3E +:20DAA00010BD0000001400588804005810B5FEF787F910BD10B5FEF783F910BD10B504F086 +:20DAC00033FE002204211C48FFF75CFA00BF03211948FFF749FA0028F9D100BF4FF0B040C1 +:20DAE000806800F00C0004281ED100BF4FF0B040006840F480304FF0B041086000BF00BFD7 +:20DB000000BF4FF0B0400068C0F340400028F7D00220FFF7BBFB00BF00BF4FF0B04080682A +:20DB200000F00C000828F7D1002203210248FFF729FAFEF745F910BD001400582DE9FF4186 +:20DB400006464FF00008771C3878FF2849D1BD1C2888A0F60140002840D1AC1C61882448F8 +:20DB60008088801C814213D14FF00108207A00F0010030B100208DF800006846FFF732FD2E +:20DB80002BE001208DF800006846FFF72BFD24E0618817484088401C81420CD103208DF850 +:20DBA0000000A1798DF8081004F1080001906846FFF718FD11E061880D48C088401C8142D1 +:20DBC0000BD104208DF80000A1798DF8081004F1080001906846FFF705FD00E000BF00BF77 +:20DBE00000E000BF00BF404604B0BDE8F0810000CE040020704770B504460025FFF7C1FA89 +:20DC0000FBF7C4FF064606E0FBF7C0FF801B022801D9032503E0FFF7C6FA0028F4D100BF60 +:20DC200075BB4FF0B040006920F4FE40216840EA01204FF0B04108610846006920F478100A +:20DC4000616808434FF0B0410861FFF7A3FAFBF79DFF064606E0FBF799FF801B022801D99B +:20DC6000032503E0FFF79FFA0128F4D100BF3DB94FF0B0400069216908434FF0B041086161 +:20DC8000284670BD70B504460025FFF77AFAFBF77DFF064606E0FBF779FF801B022801D942 +:20DCA000032503E0FFF77FFA0028F4D100BF75BB4FF0B040006920F4FE40216840EA012050 +:20DCC0004FF0B04108610846006920F06060A16808434FF0B0410861FFF75CFAFBF756FFA4 +:20DCE000064606E0FBF752FF801B022801D9032503E0FFF758FA0128F4D100BF3DB94FF0DB +:20DD0000B0400069216908434FF0B0410861284670BD70B504460025FFF733FAFBF736FFC3 +:20DD2000064606E0FBF732FF801B022801D9032503E0FFF738FA0028F4D100BF75BB4FF0A1 +:20DD4000B040006920F4FE40216840EA01204FF0B04108610846006920F06040E1680843B0 +:20DD60004FF0B0410861FFF715FAFBF70FFF064606E0FBF70BFF801B022801D9032503E02D +:20DD8000FFF711FA0128F4D100BF3DB94FF0B0400069216908434FF0B0410861284670BD3E +:20DDA000F0B58BB004460E46274B0FCB07AD0FC5254A1032D2E900109268CDE90502049149 +:20DDC000214B1C33D3E90020D3E9021301AD0BC500920027B6F5007F0DD1002008E007A9E4 +:20DDE00051F82010A14202D35DF8207002E0401C0428F4D30DE0002008E004A951F82010C1 +:20DE0000A14202D35DF8207002E0401C0328F4D300BF0E48006820F0070038430B4908606A +:20DE2000FBF7B4FE054607E0FBF7B0FE401B022802D903200BB0F0BD0448006800F00700D6 +:20DE4000B842F1D10020F5E708B00108004000582DE9F0410446B02C02D90E48C56A04E000 +:20DE60000C48C4F3031150F82150FFF7B1F8C0F30310094951F82000B5FBF0F6FCF72CFCF9 +:20DE800080460648B6FBF0F741463846FFF788FFBDE8F08194B0010834B0010840420F0073 +:20DEA00010B50D4C4FF400300C49086020688068C0F3003078B12068C068C0F3002050B114 +:20DEC0002068C06800F0800060F4C0702168C8602046FDF7B9FB10BD602700200C080058FF +:20DEE0000146080900EB8000420001F00F001044C0B2704702460023114603E05B1CA1F1F2 +:20DF00000A00C1B20A29F9D2180741EA1060704770B504462068C06800F04000A8B94FF026 +:20DF2000FF302168C860FBF731FE054607E0FBF72DFE401BB0F57A7F01D9032070BD2068E6 +:20DF4000C06800F040000028F1D00020F6E7000010B50248FDF75CFB10BD000060270020B5 +:20DF600070477FB505466C46234605F10C0221214FF6664008F052FEA07B04B070BD7FB5A7 +:20DF800005466C46234605F10C020F214FF6684008F044FEA07B04B070BD00002DE9FC476B +:20DFA00080464FF0420A08F101052878052804D03E2830D0FF2878D1DCE0AF1CB7F8010063 +:20DFC000F149C98C884212D10020EF49C88481F8900000BFEDA004F0D5FCEEA004F0D2FCF7 +:20DFE000EEA004F0CFFCF7A004F0CCFC00BF0120F64981F88700002081F886000120F9F732 +:20E00000FDFF0120F2490870DF48C08C48800846FFF7D8FA83E3AE1C307801286BD0032878 +:20E0200002D00C287ED10EE000BFD8A004F0AAFCD8A004F0A7FCE7A004F0A4FCE1A004F02D +:20E04000A1FC00BF94E000BFD0A004F09BFCD1A004F098FCEAA004F095FCDAA004F092FC32 +:20E0600000BF06F1010999F8000038B900BFD5A004F088FCE9A004F085FC07E000BFD1A09D +:20E0800004F080FCEFA004F07DFC00BFBE49C88C6A4601A905F006F88246BAF1000F21D139 +:20E0A00000BFC8A004F06EFC00E037E3EFA004F069FC00BF9DF8040002280BD19DF8000006 +:20E0C000022807D19DF800209DF80410ECA004F059FC0FE09DF800209DF80410E8A004F042 +:20E0E00051FC07E000BFB7A004F04CFCECA004F049FC00BF3CE0771C00BFA4A004F042FC32 +:20E10000A4A004F03FFCB7F80110ECA004F03AFCACA004F037FC00BF9B4890F890000428BD +:20E1200006D100E023E00620974981F8900003E00520954981F89000B7F801009249C88450 +:20E140000020A34908709048C08C48800846FFF739FA00209E4908708B48C08C4880084624 +:20E16000FFF730FA0120994981F8860000E000BF00BFD4E2AC1C208840F20542811A904213 +:20E180006BD015DC40F20242A0EB020190422FD009DC042878D0B0F5806F1AD0A0F20140D4 +:20E1A000002824D1BDE0012939D00229F9D145E004296AD006DC01296FD0022967D0032918 +:20E1C000EFD17AE0052977D0A1F2FB310029E8D1CAE000BF6DA004F0D5FB6EA004F0D2FB06 +:20E1E000C3A004F0CFFB77A004F0CCFB00BF93E200BF66A004F0C6FB66A004F0C3FBC7A05F +:20E2000004F0C0FB6FA004F0BDFB00BF00BF6DA004F0B8FBCBA004F0B5FB00BF7CE200BF77 +:20E220005AA004F0AFFB5BA004F0ACFBCDA004F0A9FB64A004F0A6FB00BF6DE200BF53A052 +:20E2400004F0A0FB53A004F09DFBD1A004F09AFB5CA004F097FB00BF5EE200BF4BA004F097 +:20E2600091FB4CA004F08EFBD5A004F08BFB55A004F088FB00BF4449C88C02F02BFC00BFD6 +:20E2800050A004F07FFB03E042E234E005E06CE0D3A004F077FB00BF3EE200BF3BA004F08E +:20E2A00071FB3CA004F06EFBD4A004F06BFB45A004F068FB00BF2FE20EE000BF33A004F06B +:20E2C00061FB34A004F05EFBCCA004F05BFB3DA004F058FB00BF1FE200BF2CA004F052FB5B +:20E2E0002CA004F04FFBCEA004F04CFB35A004F049FB00BF10E26168D4A004F043FB616875 +:20E30000D8A004F03FFB2049C88C012102F07BFC00BF2CA004F036FBD7A004F033FB00BF07 +:20E32000FAE1A71C00BF19A004F02CFB19A004F029FBB978E04804F025FB22A004F022FB9B +:20E3400000BFB87838B900BF1EA004F01BFBDBA004F018FB07E000BF1AA004F013FBDCA0F6 +:20E3600004F010FB00BFD7E1D6E100BF07A004F009FB08A004F006FBDAA004F003FB11A058 +:20E3800004F000FB00BFC7E1300300201B5B303B33326D00494E464F203A20002A2A2044C3 +:20E3A0004953434F4E4E454354494F4E204556454E54205749544820434C49454E54200ACA +:20E3C0000D0000001B5B306D00000000F0060020340000202A2A20434F4E4E454354494F9D +:20E3E0004E20555044415445204556454E54205749544820434C49454E54200A0D000000D8 +:20E400004556545F5550444154455F5048595F434F4D504C455445200A0D00004556545F5E +:20E420005550444154455F5048595F434F4D504C4554452C20737461747573206F6B200AFD +:20E440000D0000004556545F5550444154455F5048595F434F4D504C4554452C2073746102 +:20E46000747573206E6F6B200A0D0000526561645F5048592073756363657373200A0D0085 +:20E4800050485920506172616D202054583D2025642C2052583D202564200A0D0000000095 +:20E4A0005265616420636F6E66206E6F74207375636365657373200A0D0000004556545FA6 +:20E4C0004C455F434F4E4E5F434F4D504C45544520666F7220636F6E6E656374696F6E208F +:20E4E00068616E646C6520307825780A0D0000000D0A0D2A2A204556545F424C55455F4780 +:20E5000041505F4C494D495445445F444953434F56455241424C45200A0D00000D0A0D2AAC +:20E520002A204556545F424C55455F4741505F504153535F4B45595F52455155455354205E +:20E540000A0D00000D0A0D2A2A206163695F6761705F706173735F6B65795F726573702051 +:20E560000A0D00000D0A0D2A2A204556545F424C55455F4741505F415554484F52495A4129 +:20E5800054494F4E5F52455155455354200A0D000D0A0D2A2A204556545F424C55455F47CE +:20E5A00041505F534C4156455F53454355524954595F494E49544941544544200A0D0000E8 +:20E5C0000D0A0D2A2A204556545F424C55455F4741505F424F4E445F4C4F5354200A0D009C +:20E5E0000D0A0D2A2A2053656E6420616C6C6F77207265626F6E64200A0D00000D0A0D2A9B +:20E600002A204556545F424C55455F4741505F4445564943455F464F554E44200A0D0000E2 +:20E620000D0A0D2A2A204556545F424C55455F4741505F4B455950524553535F4E4F544927 +:20E640004649434154494F4E200A0D006E756D657269635F76616C7565203D20256C640A4B +:20E660000D0000004865785F76616C7565203D20256C780A0D0000000D0A0D2A2A206163F3 +:20E68000695F6761705F6E756D657269635F636F6D70617269736F6E5F76616C75655F6350 +:20E6A0006F6E6669726D5F7965736E6F2D2D3E594553200A0D00000034B301080D0A0D2A44 +:20E6C0002A2050616972696E67204F4B200A0D000D0A0D2A2A2050616972696E67204B4F19 +:20E6E000200A0D000D0A0D2A2A204556545F424C55455F4741505F50524F43454455524596 +:20E700005F434F4D504C455445200A0D00000000012004F0D6FF00BF00BF00E000BF00BF44 +:20E720000120BDE8FC87000010B50020034908710349087000F014F810BD0000C404002071 +:20E74000CC0400207047000004490979034A42F8210011460979491C11717047C40400203C +:20E7600010B5F9F72EFDF9F729FEF9F761FEF9F7CBFEFDF7CDFEFDF7CCFEFDF7CBFEFEF76B +:20E78000CAFAFEF7DBFA00F04BFAFEF7C8FEFEF7D5FFFEF7DFFEF9F715FDFEF7BFFEFFF7B6 +:20E7A000D1FF10BD2DE9F0470646771C4FF000093878FF281FD107F10208B8F8000000F4DB +:20E7C0007F40B0F5406F13D100250BE0174850F82510304688478146B9F1000F00D005E0DC +:20E7E000681CC5B211480079A842EFDC00BF00E000BF00BF00E000BF00BFB9F1000F06D08D +:20E80000B9F1010F08D0B9F1020F09D106E03046FFF7C4FB044605E0012403E0002401E084 +:20E82000012400BF00BF2046BDE8F087C40400207047000070B505460C461646094800683D +:20E84000A0F8095007480068C47222463146054800680C30F8F7FAFD0348002102690846FF +:20E86000904770BDE40400201406002008B509E069460748FEF732FE0649096908690099BE +:20E88000FEF70AFE0248FEF718FE0028F0D008BD6C0000200000032010B500BF4FF0B04017 +:20E8A000006840F480704FF0B041086000BF00BF00BF4FF0B0400068C0F380200028F7D01E +:20E8C0000120FEF7E3FC00204FF0B041496A21F0030101434FF0B042516200BF00BF00BFC6 +:20E8E0004FF0B040806800F00C000428F7D110BD10B5FBF7A3FCFDF798FB10BDF0B54FF0B6 +:20E90000B0463668C6F303162B4F57F826204FF0B046B66806F00C0636B1042E07D0082E01 +:20E9200009D00C2E35D10AE0244E326034E0244E224F3E6030E0234E204F3E602CE04FF062 +:20E94000B046F66806F003034FF0B046F668C6F30216711C022B03D1194EB6FBF1F007E095 +:20E96000032B03D1174EB6FBF1F001E0B2FBF1F04FF0B046F668C6F3062670434FF0B046CF +:20E98000F668012707EB5675B0FBF5F60B4F3E6002E00A4E326000BF00BF4FF0B046B66809 +:20E9A000C6F30316084F57F82640044E3668B6FBF4F6024F3E60F0BD94B00108680000207D +:20E9C0000024F4000048E80134B001081948006840F47000174908604FF0B040006840F005 +:20E9E00001004FF0B04108604FF4E020886008460068114908404FF0B04108600F480068A4 +:20EA000020F00500C1F894000846D0F8980020F001000A49091D086009484FF0B041C8604B +:20EA200008610846006820F480200860002088617047000088ED00E0FBFEF6FA94000058B1 +:20EA40000010042210B54FF400404FF0B041896821F4004101434FF0B042916000BF01F0AB +:20EA6000C3F810BD70B5044626460B48FEF700FD0A484568B0682860F068E8600848686097 +:20EA80000548A860FDF764FD064930680860064970680860002070BD3C0A03200000032015 +:20EAA0002C0A0320740000207800002070B504460D4601200349496809680872FDF764FDB1 +:20EAC000002070BD0000032010B5FDF765FD10BD10B50B480B4908600B4848600B488860D4 +:20EAE0000B4808620B48C8600B4808610B4848610B4888610B48C861FDF76EFD10BD000042 +:20EB0000300103200000032050010320600103206C010320740103207C0103209801032002 +:20EB20009C010320A801032010B5044621460348FEF7B2FC0248FDF789FD10BD6C000020C8 +:20EB40006DE8000810B504461248FEF791FC1248FEF78EFC1148006911490860A068096897 +:20EB600088600F49E0680968C8600A480C49096808610B49206809680860094960680968B3 +:20EB800048600749206909684861054960690968886110BDB40103206C0000200000032015 +:20EBA0008400002070B5044625460948FEF760FC0848C668A868306005487060FDF7C0FD49 +:20EBC000054928680860054968680860002070BD440A0320000003207C000020800000204C +:20EBE00070B504460D4610200349C96809680872FDF7AEFD002070BD0000032070470000F5 +:20EC000010B50548FEF734FC0348044949690860FDF7C6FD10BD0000BC0103200000032084 +:20EC2000704710B50446002007F0C8FF10BD000010B50446607A0F2802D0607A0E2807D189 +:20EC400021460748FEF728FC002004F00DFA06E021460448FEF720FC024804F093FA10BD88 +:20EC600088000020DC0400201FB504460A48FEF7FFFB0A4804600A48FEF7FAFB0120094928 +:20EC800008700948006830B102940848009006480168684688471FBD88000020E40400202C +:20ECA000DC040020E80400201406002031EC00083EB504460B4804600B48FEF7D9FB0120B8 +:20ECC000F9F77EFB0120094908700948006840B1029408480090084801900548016868467B +:20ECE00088473EBDF8040020EC040020FC0400203406002023EC0008FDEC000810B504468D +:20ED000021460348FEF7C8FB014807F075FF10BDEC04002090F8281001F0010139B10168F2 +:20ED2000496821F40031C26A11430268516090F8281001F00201022907D10168496821F45B +:20ED40008031026B11430268516090F8281001F00401042907D10168496821F48021426BEE +:20ED600011430268516090F8281001F00801082907D10168496821F40041826B1143026846 +:20ED8000516090F8281001F01001102907D10168896821F48051C26B11430268916090F84B +:20EDA000281001F02001202907D10168896821F40051026C11430268916090F8281001F05A +:20EDC0004001402913D10168496821F48011426C114302685160416CB1F5801F07D1016895 +:20EDE000496821F4C001826C11430268516090F8281001F08001802907D10168496821F44D +:20EE00000021C26C114302685160704738B504460020C4F88800FAF7B9FE054620680068FF +:20EE200000F0080008280CD16FF07E402B4600224FF400110090204600F044FE08B10320C5 +:20EE400038BD2068006800F0040004280CD16FF07E402B4600224FF480010090204600F076 +:20EE600031FE08B10320EBE72020C4F88000C4F8840000BF002084F87C0000BF00BFDFE7DE +:20EE800070B50546AC6A0020A4F85E00A4F856002046FDF7FEF870BD0168096821F4907173 +:20EEA0000268116001688968044A1140026891602021C0F884100021C1667047FEFFFFEFAC +:20EEC00010B504462068006820F04000216808602020C4F88000002020672046FDF717FB63 +:20EEE00010BD00002DE9FC5F04464FF00009002000908346FE492068884200D100E000BFC0 +:20EF00002169A068084361690843E16940EA010A606E40EA0A0A20680068F649084040EAD3 +:20EF20000A00216808602068406820F44050E168084321684860D4F818A0ED492068884231 +:20EF400002D0206A40EA0A0A20688068EA49084040EA0A00216888602068C06A20F00F00B6 +:20EF6000616A08432168C86200BFE4492068884216D10320E2490968014031B1012908D0BF +:20EF8000022904D0032908D105E0012507E0022505E0042503E0082501E0102500BF1FE062 +:20EFA000D349206888421AD14FF44060D4490968014049B1B1F5806F0AD0B1F5006F05D0F3 +:20EFC000B1F5406F08D105E0002507E0022505E0042503E0082501E0102500BF00E01025E3 +:20EFE00000BFC3492068884270D135B1022D46D0042D6CD0082D6BD1C7E0FBF70BFF616A3C +:20F0000009B9012138E0616A012901D1022133E0616A022901D104212EE0616A032901D133 +:20F02000062129E0616A042901D1082124E0616A052901D10A211FE0616A062901D10C21BB +:20F040001AE0616A072901D1102115E0616A082901D1202110E0616A092901D140210BE0A9 +:20F06000616A0A2901D1802106E0616A0B2902D14FF4807100E00121B0FBF1FBCAE0606A26 +:20F0800008B901203BE0606A012801D1022036E0606A022801D1042031E0606A032801D1B4 +:20F0A00006202CE0606A042801D1082027E0606A052801D10A2022E0606A062801D10C203C +:20F0C0001DE0606A072804D1102018E056E21AE09DE0606A082801D1202010E0606A092897 +:20F0E00001D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001208149D1 +:20F10000B1FBF0FB86E0FBF7A9FE616A09B9012138E0616A012901D1022133E0616A02299F +:20F1200001D104212EE0616A032901D1062129E0616A042901D1082124E0616A052901D10F +:20F140000A211FE0616A062901D10C211AE0616A072901D1102115E0616A082901D1202190 +:20F1600010E0616A092901D140210BE0616A0A2901D1802106E0616A0B2902D14FF4807127 +:20F1800000E00121B0FBF1FB44E0606A08B9012038E0606A012801D1022033E0606A022800 +:20F1A00001D104202EE0606A032801D1062029E0606A042801D1082024E0606A052801D198 +:20F1C0000A201FE0606A062801D10C201AE0606A072801D1102015E0606A082801D120201A +:20F1E00010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF48070B0 +:20F2000000E001204FF40041B1FBF0FB02E00120009000BF00BFBBF1000F0AD0606800EB79 +:20F220004000584503D860680003584502D201200090F5E235B1022D74D0042D65D0082D5E +:20F240006FD12CE1FBF7E6FD0646606A08B9012238E0606A012801D1022233E0606A02288A +:20F2600001D104222EE0606A032801D1062229E0606A042801D1082224E0606A052801D1D1 +:20F280000A221FE0606A062801D10C221AE0606A072801D1102215E0606A082801D1202251 +:20F2A00010E0606A092801D140220BE0606A0A2801D1802206E0606A0B2802D14FF48072E9 +:20F2C00000E001229446002330461946F8F734F84FF4807200238C46A0FB021E0CFB02E26E +:20F2E00000FB0323606840088C461CEB00070DE000800040F369FFCFFFF4FF1100380140AA +:20F30000880000580024F4000CE068E043F10001D4F804C0624600233846F8F70DF88146F8 +:20F320001EE11AE1606A08B9012238E0606A012801D1022233E0606A022801D104222EE017 +:20F34000606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE0606A01 +:20F36000062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A09287A +:20F3800001D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E00122944616 +:20F3A0000023F7481946F7F7C7FF4FF4807200238C46A0FB021E0CFB02E200FB032360681F +:20F3C00040088C461CEB000743F10001D4F804C0624600233846F7F7AFFF8146C0E0FBF702 +:20F3E0003DFD0646606A08B9012238E0606A012801D1022233E0606A022801D104222EE0CB +:20F40000606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE0606A40 +:20F42000062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A0928B9 +:20F4400001D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E00122944655 +:20F46000002330461946F7F767FF4FF4807300228C46A0FB031E0CFB03E300FB0233606875 +:20F4800040088C461CEB000743EB0201D4F804C0624600233846F7F74FFF814660E0606A2D +:20F4A00008B9012238E0606A012801D1022233E0606A022801D104222EE0606A032801D193 +:20F4C000062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D10C2219 +:20F4E0001AE0606A072801D1102215E0606A082801D1202210E0606A092801D140220BE008 +:20F50000606A0A2801D1802206E0606A0B2802D14FF4807200E00122944600234FF400400D +:20F520001946F7F709FF4FF4807300228C46A0FB031E0CFB03E300FB0233606840088C4691 +:20F540001CEB000743EB0201D4F804C0624600233846F7F7F1FE814602E00120009000BF9D +:20F5600000BFB9F5407F06D3B9F5801F03D22068C0F80C9098E20120009095E2E069B0F5F8 +:20F58000004F70D1012D06D0022D4FD0042D6BD0082D6AD1E1E0FBF74FFC0646606A08B9D8 +:20F5A000012038E0606A012801D1022033E0606A022801D104202EE0606A032801D1062033 +:20F5C00029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE04C +:20F5E000606A072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A3D +:20F600000A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EBD7 +:20F620005100B0FBF1F01FFA80F9E5E0606A08B901203BE0606A012801D1022036E0606A08 +:20F64000022801D1042031E0606A032801D106202CE0606A042801D1082027E0606A052892 +:20F6600004D10A2022E0DFE02CE0C2E0606A062801D10C201AE0606A072801D1102015E03C +:20F68000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A38 +:20F6A0000B2802D14FF4807000E001203449B1FBF0F04000616800EB5100B0FBF1F01FFA1D +:20F6C00080F999E0FBF7CAFB0646606A08B9012038E0606A012801D1022033E0606A022883 +:20F6E00001D104202EE0606A032801D1062029E0606A042801D1082024E0606A052801D153 +:20F700000A201FE0606A062801D10C201AE0606A072801D1102015E0606A082801D12020D4 +:20F7200010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF480706A +:20F7400000E00120B6FBF0F04000616800EB5100B0FBF1F01FFA80F94EE0606A08B90120DA +:20F760003AE0606A012801D1022035E0606A022801D1042030E0606A032803D106202BE07F +:20F780000024F400606A042801D1082024E0606A052801D10A201FE0606A062801D10C2075 +:20F7A0001AE0606A072801D1102015E0606A082801D1202010E0606A092801D140200BE04B +:20F7C000606A0A2801D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0C1 +:20F7E0004000616800EB5100B0FBF1F01FFA80F902E00120009000BF00BFB9F1100F10D3E9 +:20F80000B9F5803F0DD24FF6F07009EA00000190C9F3420101980843019001982168C860B5 +:20F8200042E1012000903FE1012D06D0022D4ED0042D6ED0082D6DD1DDE0FBF7FDFA0646AF +:20F84000606A08B9012038E0606A012801D1022033E0606A022801D104202EE0606A0328FD +:20F8600001D1062029E0606A042801D1082024E0606A052801D10A201FE0606A062801D1D7 +:20F880000C201AE0606A072801D1102015E0606A082801D1202010E0606A092801D1402029 +:20F8A0000BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F06168AB +:20F8C00000EB5100B0FBF1F01FFA80F9DFE0606A08B901203AE0606A012801D1022035E04D +:20F8E000606A022801D1042030E0606A032801D106202BE0606A042801D1082026E0606A56 +:20F90000052801D10A2021E0606A062803D10C201CE026E0B8E0606A072801D1102015E03B +:20F92000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A95 +:20F940000B2802D14FF4807000E001205C49B1FBF0F0616800EB5100B0FBF1F01FFA80F919 +:20F9600095E0FBF77BFA0646606A08B9012038E0606A012801D1022033E0606A022801D1DB +:20F9800004202EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A2058 +:20F9A0001FE0606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E06C +:20F9C000606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E0D8 +:20F9E0000120B6FBF0F0616800EB5100B0FBF1F01FFA80F94BE0606A08B9012038E0606A79 +:20FA0000012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A0428D2 +:20FA200001D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D11B +:20FA4000102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D18020FF +:20FA600006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0616800EB5100B0FBDC +:20FA8000F1F01FFA80F902E00120009000BF00BFB9F1100F06D3B9F5803F03D22068C0F8BE +:20FAA0000C9001E0012000900120A4F86A00A4F868000020E06620670098BDE8FC9F000028 +:20FAC0000024F4002DE9F04104460D4617469846069E4AE0701C002847D0FAF757F8A0EB8B +:20FAE0000800B04200D8C6B92068006820F4D070216808602068806820F00100216888608E +:20FB00002020C4F88000C4F8840000BF002084F87C0000BF0320BDE8F0812068006800F07A +:20FB2000040010B32068C069C0F3C020E8B14FF40060216808622068006820F4D0702168BE +:20FB400008602068806820F00100216888602020C4F88000C4F88400C4F8880000BF00206C +:20FB600084F87C0000BF0320D5E72068C0692840A84201D1012000E00020B842AAD0002065 +:20FB8000C9E7000010B50248FCF784FA10BD00009802002010B500F0F4F9044672B60F4843 +:20FBA000006830B10E49086880470D49486880470FE00C48006830B10949886880470849BB +:20FBC000C868804705E0064908698047044948698047204600F0F7F910BD0000A00000202A +:20FBE00098AF0108A4000020002002490860024908607047A0000020A400002070B50446C1 +:20FC00000D4600F0BEF9064672B63DB1012D0BD10848006820430749086006E00548006810 +:20FC2000A0430449086000E000BF00BF304600F0CAF970BDA400002070B504460D464FF0B3 +:20FC4000FF3000F049F870BD10B5044890F88800012801D1FFF79EFF10BD0000F006002085 +:20FC600070B5044600F090F9054672B604480068A04303490860284600F0A8F970BD0000B2 +:20FC8000AC000020704770472DE9F04105460F46144600F079F9064672B6284601F068FB51 +:20FCA000034941F82040304600F090F9BDE8F0815406002070B5044600F066F9054672B6AF +:20FCC00004480068204303490860284600F07EF970BD0000AC0000202DE9F04706464E485C +:20FCE000D0F80080006830404B49086062E0002400E0641C494850F83400494909680840CA +:20FD00004549096808400028F3D0444850F834004349096808404049096800EA01053F48F3 +:20FD200000EBC4004068284028B94FF0FF303B4901EBC4014860394901EBC401496801EA09 +:20FD4000050001F015FB37490860344800EBC40040680A78012191408843304901EBC40178 +:20FD6000486000F011F9074672B62E480178012088402D49096881432B48016002240DE002 +:20FD8000601E264951F8300026490A78012191408843611E214A42F83100641E002CEFD18B +:20FDA000384600F013F921491E4A126851F82200804700BF1C480068194909680840164946 +:20FDC0000968084030B11A4800681A490968084000288CD0FFF757FF00F0D6F8814672B626 +:20FDE000114800680E49096808400B490968084038B90F4800680F490968084008B9FFF7AD +:20FE000023FF484600F0E2F8FFF73CFF0248C0F80080BDE8F0870000B0000020D4060020CF +:20FE2000AC000020BC000020A800002054060020B4000020B800002070B5044600F0A4F831 +:20FE4000054672B604480068204303490860284600F0BCF870BD0000B400002070B50446E2 +:20FE60000D4600F091F8064672B608480068204306490860064850F835002043044941F8BC +:20FE80003500304600F0A2F870BD0000A8000020D406002070B5044611480178012000FAE2 +:20FEA00001F610480568046004E00E4801683046FFF7C2FE0C4800680A4909680840002863 +:20FEC000F3D0304601F054FA0549086006480068044909688843044908600248056070BD24 +:20FEE000BC000020B8000020B400002000BFFEE70FB41CB50246002007AC00290BD0491EBC +:20FF0000CDE90021054B6A462146069800F024F9009A002111701CBC5DF814FB87080108E8 +:20FF200037B514460846064B6A46214600F014F904466946002000F0B1FC20463EBD0000B1 +:20FF40009D08010802480068C0F30220704700000CED00E010B5002804DB0A07130E054A8F +:20FF6000135406E00A07140E034A00F00F031B1FD45410BD00E400E018ED00E0EFF3108068 +:20FF80007047EFF310807047EFF3108070472DED020B019820F0004001909DED000B02B070 +:20FFA000704702E008C8121F08C1002AFAD170477047002001E001C1121F002AFBD17047DA +:20FFC00080F31088704780F31088704780F31088704700002DE9FF5F82B00021DDE904301A +:20FFE000020DDDF840B0034318D044F61050A2F2FF3242431514119801281FD0A5EB0B0096 +:020000040801F1 +:20000000401C5FEA000A4FF000064E4FDFF83891B046504615D5CAF1000413E011980124B9 +:200020004AA3012801D16FEA0B010298119AC0E90031C0E9024206B0BDE8F09FCBF10000C1 +:20004000DFE704460021404A491842EB0450CDE9001012E0E00707D032463B46404649467F +:20006000F7F757FC8046894632463B4610461946F7F74FFC06460F466410002CEAD1DDE901 +:200080000401DDE90023BAF1000F06DAF7F741FC42464B46F7F73DFC05E0F7F704FA424614 +:2000A0004B46F7F700FA04460E460022284BF7F7BBFC03D84FF0FF30014607E00022254BE6 +:2000C00020463146F7F77EFBF7F795FC102409E0002C0ADB0A220023F7F72EF9039B3032CB +:2000E0001A55641E50EA0102F2D1641C039AC4F111031444119A012A03D0012208430DD1DC +:200100000AE0084304D000204FF0110B119072E7A3EB0B056D1E0DE05B4504DD4FF0000289 +:2001200005F1010504E003DA4FF00002A5F10105002AECD002981199C0E90231C0E9004531 +:2001400079E70000000014400000F03F300000000000F0430000E03F2DE9FF4F95B09B46B0 +:200160008946064600250FE2252877D100242746F84A0121059400E0044316F8013F203B5B +:2001800001FA03F01042F7D130782A2811D06FF02F033078A0F13002092A16D8059A44F08C +:2001A000020402EB820203EB42021044761C0590EFE759F8042B0592002A03DA504244F45D +:2001C0000054059044F00204761C30782E2816D116F8010F44F004042A280DD06FF02F026C +:2001E0003078A0F13003092B09D807EB870302EB4303C718761CF3E759F8047B761C30787A +:200200006C280FD006DC4C2817D068280DD06A2814D104E0742810D07A280FD10DE044F443 +:2002200000140AE044F4801401E044F440147278824202D104F58014761C761C307866281F +:200240000BD013DC582877D009DC002875D04528F6D04628F4D047281AD19DE118E06328FB +:2002600035D0642879D0652812D195E1702873D008DC6728F1D069286FD06E280DD06F28D5 +:2002800006D1B5E073282CD0752875D0782874D05A46179990476D1C75E1C4F3025002285C +:2002A00009D003280DD0D9F8001004280DD00D6009F1040967E1D9F80010EA17C1E90052D9 +:2002C000F6E7D9F800100D80F2E70D70F0E719F8041B8DF8001000208DF80100EA460120EA +:2002E00003E059F804AB4FF0FF3061074FF0000102D40DE008F101018846B9420FDA8045D0 +:20030000F8DB1AF808100029F4D108E008F1010188468142FADB1AF808100029F6D10598F2 +:200320005B46A0EB080721463846179A00F094FA284400EB080507E04DE029E10DE01AF8ED +:20034000010B5A4617999047B8F10108F7D25B4621463846179A13E142E00A220092C4F32D +:2003600002524FF0000A022A08D059F804CB032A4FEAEC710AD00DE029E02AE009F107011D +:2003800021F00702F2E802C1914609E00FFA8CFC4FEAEC71042A03D14FFA8CFC4FEAEC7156 +:2003A000002907DA0A460021DCF1000C61EB02012D2202E0220504D52B228DF80420012250 +:2003C00003E0E20701D02022F7E7904659E00A2102E010220DE010214FF0000A00910BE02F +:2003E00010224FF0000A44F004040827009203E008224FF0000A0092C4F30252022A05D091 +:2004000059F804CB0021032A08D009E009F1070121F00702F2E802C1914605E01FFA8CFC97 +:20042000042A01D10CF0FF0C4FF00008220728D5702806D0009B83F0100353EA0A0305D09A +:200440000EE040228DF80420012208E05CEA010206D030228DF804208DF8050002229046FA +:20046000009B83F0080353EA0A030AD15CEA010201D1620705D530228DF804204FF001089D +:200480007F1E582804D034A003900EA802900DE036A0F9E753466046009AF6F74DFF84463D +:2004A0000398825C0298401E029002705CEA0100F0D1029806A9081A00F1200A600702D5FB +:2004C00024F4803400E00127574502DDA7EB0A0000E0002000EB0A01009005984144401A2F +:2004E0000590E00306D45B462146179A059800F0B3F90544002706E001A85A46C05D17994C +:2005000090476D1C7F1C4745F6DBE0030CD55B462146179A059800F09FF9054404E0302064 +:200520005A46179990476D1C0099481E00900029F5DC08E0029802995A460078491C029155 +:20054000179990476D1CBAF10001AAF1010AF1DC65E1000009280100303132333435363758 +:20056000383961626364656600000000303132333435363738394142434445460000000013 +:2005800000F058F90544761C307800287FF4ECAD19B02846BDE8F08F620700D4062709F1A4 +:2005A000070222F0070CFCE80223E14603F000485FEA080C02D00FF2702C0DE05FEA045C40 +:2005C00002D50FF2682C07E05FEAC47C02D00FF2602C01E0AFF2700C4FF0FF3823F0004316 +:2005E000CDF850C065280CD006DC452809D046281DD047283DD13DE0662818D067287ED14C +:2006000038E00021112F01DB112000E0781CCDE9000106A90EA8FFF7DDFCDDE90F010E9A77 +:2006200003910021009207F1010A04914DE04FF000400097CDE9011006A90EA8FFF7CAFCB0 +:20064000DDE90F0203920E9B11990022DDF80CA00093049211B9791C00EB010AB7EB0A000E +:2006600004D4C0F1FF3007F1010A0490AAEB0700019044E0012F00DA01270021112F01DD69 +:20068000112000E03846CDE9000106A90EA8FFF7A1FCDDE90F010E9A0391002104910092C2 +:2006A000BA4621070CD40399514500DA8A46BAF1010F05DD009AAAF10101515C302908D0A4 +:2006C000B84202DA10F1040F06DA0121CDE9011015E0AAF10101E9E7002805DC049901441A +:2006E0000491AAEB000102E0411C514500DD8A460499401A401C01904FF000400290200731 +:2007000004D40198504501DBCDF8048000208DF84F0002980DF14F07B0F1004F25D02B209C +:200720000E9002984FF0020800280CDA404202902D200E9007E00A210298F6F789FF3031A9 +:20074000029007F8011DB8F10001A8F10108F2DC02980028EFD1791E0E980870307800F001 +:20076000200040F0450007F8020D12A8C01B00F107081498007800B1012000EB0A010198BC +:2007800001EBE07105984144401A401E0590E00306D45B462146179A059800F05DF805440C +:2007A0001498007818B15A46179990476D1CE00324D55B462146179A059800F04DF80544EC +:2007C0001CE00498002807DBDDE90301884203DD0098405C179901E0179930205A469047C7 +:2007E000049805F10105401C04900198401E019004D12E205A46179990476D1CBAF100016A +:20080000AAF1010ADDDC05E017F8010B5A46179990476D1CB8F10001A8F10108F4DC5B460C +:200820002146179A0598ABE62D0000002B000000200000002DE9F041044600251E46174683 +:20084000880404D405E039462020B0476D1C641EF9D52846BDE8F0812DE9F0410446002586 +:200860001E469046C80301D5302700E02027880404D505E041463846B0476D1C641EF9D500 +:200880002846BDE8F0814A68002A06D00A68531C0B6010704868401E486070470A68531C08 +:2008A0000B60107070470000044890ED000ABDEEC00A10EE100A00B270470000E4060020C3 +:2008C000044890ED010ABDEEC00A10EE100A00B270470000E4060020044890ED020ABDEEC4 +:2008E000C00A10EE100A00B270470000E40600201CB500200090684603F023F801A803F0CA +:2009000045F8BDF8040000B21CBD000038B500242FE0684603F064F89DF8000048B316484B +:2009200000210160818002F0DBFE134802F0E2FE1148801C02F0E8FE0F48001D02F0EEFE1D +:200940000D49B1F9000002F049FF0C4880ED000A0949B1F9020002F041FF084880ED010A9A +:200960000549B1F9040002F039FF044880ED020A0124002CCDD038BDC2000020E4060020BD +:200980003EB5054600240BE04B4802F007FF4A480078332803D0052C01D100203EBD641CA9 +:2009A000052C03DC444800783328EDD1022002F0D9FE032002F0D4FF002002F0B9FE00204E +:2009C00002F0F6FE002002F019FF012201A9202002F0A6FF9DF8040020F00100401C0190CC +:2009E0009DF8040020F00200801C01909DF8040020F00400001D01909DF8040020F0080013 +:200A000008300190012201A9202002F0D8FF012002F00AFF9DF8000020F0100000909DF841 +:200A2000000020F04000403000909DF8000020F0200000909DF8000020F0800000909DF8C7 +:200A4000000020F0020000909DF8000020F0040000909DF8000020F0010000909DF80000F0 +:200A600020F008000090684602F050FF012002F037FF9DF8080020F00200801C02909DF824 +:200A8000080020F00800083002909DF8080020F020002030029002A802F0DCFE042002F031 +:200AA00003FF032002F0E0FE05F0010008B100F005F8012072E70000C100002010B5044938 +:200AC000B1F900000B460122002101F08FFB10BDC800002070B5C8B0044602AE002001905F +:200AE00000253480AD1C1822002142A8FCF752FD3F20ADF808019520ADF80A0102A84490DD +:200B0000459501A8469001204790002142A802F06FFB002802DAFF2048B070BD9DF804003C +:200B200010B19DF80400F7E70020F5E700B587B0002000901822002101A8FCF72BFD3F2067 +:200B4000ADF804009220ADF80600CDF814D001200690002101A802F04BFB002802DAFF200A +:200B600007B000BD9DF8000010B19DF80000F7E70020F5E72DE9F04FC9B006460F469046F7 +:200B80009946DDF84CB1DDF848A103AD0722002101A8FCF7FFFC00242E70641C6F70641CB4 +:200BA00085F80280641C1822002143A8FCF7F2FC3F20ADF80C018A20ADF80E0103A84590A0 +:200BC000469401A8479007204890002143A802F00FFB002803DAFF2049B0BDE8F08F9DF8DE +:200BE000040010B19DF80400F6E7BDF80500A9F80000BDF80700AAF80000BDF80900ABF8A0 +:200C000000000020E8E7F0B5C7B005460E4601AF0020009000243D80A41CBE70641C182241 +:200C2000002141A8FCF7B6FC3F20ADF80401A520ADF8060101A843904494CDF814D101206C +:200C40004690002141A802F0D3FA002802DAFF2047B0F0BD9DF8000010B19DF80000F7E765 +:200C60000020F5E72DE9F04FC7B006460F4690469946DDF844B1DDF840A101AD0020009078 +:200C800000242E70641C6F70641C85F80280641C85F80390641C85F804A0641C85F805B0D1 +:200CA000641C5298A871641C5398C5F80700241D5498E872641C1822002141A8FCF76AFCDE +:200CC0003F20ADF804018620ADF8060101A843904494CDF814D101204690002141A802F0C8 +:200CE00087FA002803DAFF2047B0BDE8F08F9DF8000010B19DF80000F6E70020F4E72DE95B +:200D0000F04FC9B08046894692469B46559F539D03AE05A82844029005A82844401C38449C +:200D2000019000200090002486F80080641CA6F80190A41CA6F803A0A41C86F805B0641C2D +:200D40005298B071641CF571641C2A4606F108005499FCF715FC2C4402980770641C3A4641 +:200D60000298401C5699FCF70BFC3C44019957980880A41C019958984880A41C18220021D6 +:200D800043A8FCF707FC3F20ADF80C018320ADF80E0103A845904694CDF81CD10120489005 +:200DA000002143A802F024FA002803DAFF2049B0BDE8F08F9DF8000010B19DF80000F6E70E +:200DC0000020F4E770B5C8B0044602AE00200190002534706D1C1822002142A8FCF7DAFB71 +:200DE0003F20ADF808018520ADF80A0102A84490459501A8469001204790002142A802F0C5 +:200E0000F7F9002802DAFF2048B070BD9DF8040010B19DF80400F7E70020F5E700B587B0E1 +:200E2000002000901822002101A8FCF7B3FB3F20ADF804008120ADF80600CDF814D001203F +:200E40000690002101A802F0D3F9002802DAFF2007B000BD9DF8000010B19DF80000F7E714 +:200E60000020F5E7F0B5C7B004460F4601AE00200090002534706D1C22463946701CFCF7A4 +:200E80007FFB25441822002141A8FCF783FB3F20ADF804018E20ADF8060101A84390449502 +:200EA000CDF814D101204690002141A802F0A0F9002802DAFF2047B0F0BD9DF8000010B1DF +:200EC0009DF80000F7E70020F5E72DE9F04FC7B081460E4692469B460DF10408012E01D1F8 +:200EE000022104E0022E01D1102100E000210DF107000D18032200216846FCF74BFB00243C +:200F0000A8F80090A41C88F80260641C012E02D0022E04D101E0022705E0102703E0472009 +:200F200047B0BDE8F08F00BF3A46514608F10300FCF726FB3C44A5F800B0A41C5098A87023 +:200F4000641C5198E870641C52982871641C53986871641C5498A871641C1822002141A840 +:200F6000FCF718FB3F20ADF804014FF48270ADF8060101A843904494CDF814D1032046908A +:200F8000002141A802F034F9002801DAFF20C7E79DF8000010B19DF80000C1E7BDF80110FF +:200FA000559801800020BBE72DE9FF4FC7B0044690469946DDF850B10DF1040A012C01D146 +:200FC000022104E0022C01D1102100E000210DF105000F18032200216846FCF7DBFA0025CD +:200FE0008AF800406D1C012C02D0022C04D101E0022605E0102603E047204BB0BDE8F08F17 +:2010000000BF32460AF101004899FCF7B9FA354487F800806D1C87F801906D1C1822002121 +:2010200041A8FCF7B7FA3F20ADF804014FF48170ADF8060101A843904495CDF814D1032018 +:201040004690002141A802F0D3F8002801DAFF20D3E79DF8000010B19DF80000CDE7BDF8C3 +:201060000100ABF800000020C7E700B587B0002000901822002101A8FCF78CFA3F20ADF8E1 +:20108000040040F20110ADF80600CDF814D001200690002101A802F0ABF8002802DAFF207C +:2010A00007B000BD9DF8000010B19DF80000F7E70020F5E72DE9F047C8B007468846914640 +:2010C0001E46DDF840A102AD0020019000242F80A41CA5F80280A41C85F80490641C6E71B4 +:2010E000641C32465146A81DFCF74AFA34441822002142A8FCF74EFA3F20ADF808014FF41D +:201100008370ADF80A0102A84490459401A8469001204790002142A802F06AF8002803DAFA +:20112000FF2048B0BDE8F0879DF8040010B19DF80400F6E70020F4E770B5C8B0044602AE1A +:201140000020019000253480AD1C1822002142A8FCF720FA3F20ADF808011820ADF80A01F5 +:2011600002A84490459501A8469001204790002142A802F03DF8002802DAFF2048B070BD26 +:201180009DF8040010B19DF80400F7E70020F5E7F0B5C7B005460E4601AF00200090002443 +:2011A0003D70641C7E70641C1822002141A8FCF7F1F93F20ADF804010F20ADF8060101A8E6 +:2011C00043904494CDF814D101204690002141A802F00EF8002802DAFF2047B0F0BD9DF865 +:2011E000000010B19DF80000F7E70020F5E72DE9F041C8B007460C46904602AE002001902A +:20120000002537706D1C74706D1C22464146B01CFCF7B6F925441822002142A8FCF7BAF95B +:201220003F20ADF808010C20ADF80A0102A84490459501A8469001204790002142A801F0FA +:20124000D7FF002803DAFF2048B0BDE8F0819DF8040010B19DF80400F6E70020F4E70000BB +:2012600038B505460C466A46C721114804F0ABF9BDF80200A04213DD00200E4981F8820060 +:2012800000BF0DA001F07EFB0DA001F07BFB00BFE3B22A46C721064803F0BCFF012038BDA6 +:2012A000BDF8022021460CA001F06CFB0020F6E788260020F00600201B5B306D00000000F8 +:2012C00061646420696E2073747265616D696E67204669466F0D0A004E6F7420656E6F7561 +:2012E0006768742073706163652C206E656564203D202564206279746573202D20667265A0 +:2013000065203D2025642062797465730D0A000000B589B0FDF7DCFB0E4A00210820FEF7B5 +:20132000B3FC0D4801900D48029001A90C4805F051FC0C4803900C4804900C48059040F207 +:201340003C50069003A8FDF7FDFBFDF7BDFB09B000BD0000856C010800070320697E00089F +:201360006B7E0008180903200C080320C401032001460022080C000408B91022090401F0A7 +:201380007F4008B90832090201F0704008B9121D0901044800EB117000780244C2F11F00A5 +:2013A0007047000044B1010810B50020FC49A1F88C0000BFFBA001F0E5FAFCA001F0E2FA96 +:2013C00000BFF74890F88D03022842DD00BFF5A001F0D8FAFEA001F0D5FA00BF0721F0481A +:2013E000B0F88C20B0F88C00401CED4BA3F88C0003F18E0081548E3890F88812B0F88C2017 +:20140000B0F88C00401CA3F88C0003F18E0081541946B1F88822B1F88C300146581801F5FA +:20142000FE71F6F713F8DE48B0F88C00DC49B1F888120844DA49A1F88C000846B0F88C105D +:201440008E30FFF70DFF0020D549A1F88C0081F88D03D34890F89304022842DD00BFD1A0AD +:2014600001F090FAE4A001F08DFA00BF0621CC48B0F88C20B0F88C00401CC94BA3F88C00DC +:2014800003F18E0081548E3890F88E13B0F88C20B0F88C00401CA3F88C0003F18E008154A4 +:2014A0001946B1F88E23B1F88C300146581801F20231F5F7CBFFBA48B0F88C00B849B1F89B +:2014C0008E130844B649A1F88C000846B0F88C108E30FFF7C5FE0020B149A1F88C0081F83A +:2014E0009304AF4890F8980400285DDD002400BFACA001F047FAC9A001F044FA00BF0821F7 +:20150000A748B0F88C20B0F88C00401CA44BA3F88C0003F18E0081548E3890F89804C0EBF6 +:20152000C000C1B21846B0F88C20B0F88C00401CA3F88C0003F18E0081548E3890F88C409E +:20154000002013E0B94901EB40110A7A94498E310A55621C0A44B54901EB40110B681360CD +:2015600089889180E11DCCB2411CC8B28C4991F898148142E6DC8A48B0F88C00884991F807 +:201580009814C1EBC10108448549A1F88C000846B0F88C108E30FFF763FE00208049A1F8C9 +:2015A0008C0081F8980400BF00BF7EA001F0EAF99FA001F0E7F900BF09217948B0F88C200C +:2015C000B0F88C00401C764BA3F88C0003F18E0081548E38B0F88C20B0F88C00401CA3F8F7 +:2015E0008C0003F18E0081548E3890F88010B0F88C20B0F88C00401CA3F88C0003F18E009D +:2016000081548E38B0F8D809C0F307211846B0F88C20B0F88C00401CA3F88C0003F18E00E0 +:2016200081548E3890F8D819B0F88C20B0F88C00401CA3F88C0003F18E0081548E38B0F8C6 +:20164000DA09C0F307211846B0F88C20B0F88C00401CA3F88C0003F18E0081548E3890F8BE +:20166000DA19B0F88C20B0F88C00401CA3F88C0003F18E0081548E38B0F8DC09C0F30721E7 +:201680001846B0F88C20B0F88C00401CA3F88C0003F18E0081548E3890F8DC29B0F88C10F3 +:2016A000B0F88C00401CA3F88C0003F18E0042548E38B0F8DE09C0F307211846B0F88C2079 +:2016C000B0F88C00401CA3F88C0003F18E0081548E3890F8DE19B0F88C20B0F88C00401CD3 +:2016E000A3F88C0003F18E0081540A218E38B0F88C20B0F88C00401CA3F88C0003F18E00EE +:20170000815404218E38B0F88C20B0F88C00401CA3F88C0003F18E0081548E38D0F8E4092C +:20172000010E1846B0F88C20B0F88C00401CA3F88C0003F18E0081548E38D0F8E409C0F3AC +:2017400007411846B0F88C20B0F88C00401CA3F88C0003F18E0081548E38B0F8E409C0F373 +:2017600007211846B0F88C20B0F88C00401CA3F88C0003F18E0081548E3890F8E419B0F88E +:201780008C20B0F88C00401CA3F88C0003F18E0081540B218E38B0F88C20B0F88C0051E0E4 +:2017A000F00600201B5B306D000000000D0A497320616464656420696E20746865207374BC +:2017C0007265616D204669466F3A0D0A00000000202D204E4156206D6573736167652066B2 +:2017E000726F6D20504154434820616E74656E6E61203A2000000000202D204E4156206DAD +:201800006573736167652066726F6D2050434220616E74656E6E61203A200000202D205744 +:20182000694669207363616E203A2000900B0020202D2073656E736F72732076616C7565DF +:20184000203A2000401CA3F88C0003F18E00815402218E38B0F88C20B0F88C00401CA3F8CC +:201860008C0003F18E0081548E38C08801121846B0F88C20B0F88C00401CA3F88C0003F107 +:201880008E0081548E388179B0F88C20B0F88C00401CA3F88C0003F18E0081548E38B0F855 +:2018A0008C108E30FFF7DCFC00200249A1F88C0010BD0000F006002010B5022001F0DFFED8 +:2018C00000200149087010BDD40000200020014908707047E400002010B5044604F00400C1 +:2018E00010B1012000F09AFB04F0010010B1082000F094FB04F0020010B1032000F08EFBD1 +:2019000010BD10B5044604F0040018B10021012000F096FC04F0010018B10021082000F06F +:201920008FFC04F0020018B10021032000F088FC10BD00002DE9FF5F06460C460127B846A0 +:201940004FF000094FF0000A002003900025F7F761FF00BFF8031C49086100BF304600F023 +:2019600021F98146194800F01DF983461848006800F018F9ABEB000000F1010A1448006837 +:20198000B04201D8544504D90027384604B0BDE8F09F02200090CDF80490029400BF03A96D +:2019A0006846F7F7ADFE8046681CC5B2B8F1000F01D0042DF3DB042D01DB00BFFEE70025C1 +:2019C000F7F7DCFE3846E1E700400058FF8F0C0814010020014800687047000014010020ED +:2019E0002DE9F041E7B04FF00108072400210D460E4621E000252E46002719E04FF0006174 +:201A000001EB043101EB07204FF48072694600F027F8002008E01DF80010FF2902D16D1CEE +:201A200046F10006411C88B2FF28F4DD781C87B2102FE3DB601CC4B24FF4805185EA01009A +:201A4000304301D0C82CD5DB4FF0006000EB043002490860404667B0BDE8F0811401002045 +:201A600018B5034600200024009406E01C58E4B200949DF800400C54401C9042F6D318BDF3 +:201A80000149086070470000140100202DE9F74F86B0044615460120049003900020029077 +:201AA00001908246009000BF834605F0070030B105F00700C0F1080000EB050A00E0AA4659 +:201AC00004EB0A000090F7F7A5FE00BF4FF400402B49086100BF2B4800F064F806462A4891 +:201AE000006800F05FF8301A401C019026480068A04203D80198B0EB1A3F05D20020049055 +:201B0000049809B0BDE8F08F32E00027B846002610E002988119079810F801900020F20081 +:201B2000059048460599F5F738FCC71941EB0808701CC6B2082EECDB00BF3A464346214678 +:201B40000120F7F72BFE03900BF1010000F0FF0B039810B1BBF1040FEFDBBBF1040F01DB43 +:201B600000BFFEE74FF0000B083402980830029000988442C9D3F7F701FE5046C1E70000B2 +:201B800000400058FF8F0C08140100200148007870470000C0000020014800787047000006 +:201BA000D40000200146A1F10060000B704700000148007870470000E400002010B50024D1 +:201BC0000349044802F0B0FF0446204610BD000040070020882600200FB410B504469DF8B3 +:201BE0000F100B4880F84B11072180F84C119DF81110204602F0DAFF0021054880F858116C +:201C00009DF80D0000F068F910BC5DF814FB0000B824002010B500242A480079012807D1D0 +:201C200000BF29A000F0AEFE29A000F0ABFE07E000BF25A000F0A6FE2CA000F0A3FE00BF03 +:201C4000204890F8041130A000F09CFE00BF1EA000F098FE34A000F095FE00BF00240CE0FC +:201C6000374800EB440090F90120354810F8141034A000F087FE601CC4B2124890F8040141 +:201C8000A042EDDC00BF10A000F07CFE33A000F079FE00BF002407E00A48401D015D31A0DE +:201CA00000F070FE601CC4B206484088A042F3DC00BF05A000F066FE2CA000F063FE00BF79 +:201CC00010BD0000B82400201B5B306D0000000043415054555245204F4E205041544348C7 +:201CE00020414E54454E4E410D0A000043415054555245204F4E2050434220414E54454E4C +:201D00004E410D0A000000004E6220446574656374656420736174656C6C69746573203A77 +:201D2000202564200D0A0000536174656C6C6974657320696E666F73203A200D0A000000D9 +:201D4000BD2500204944203D202564202D2D20434E203D202564200D0A0000004E41562081 +:201D60003D20000025303258000000000D0A0D0A00000000F8B50446002600250020009007 +:201D8000012738490870384805F090FA58E0206B10B1204602F0E0FA344890F85C0130B12B +:201DA00001282CD0022841D0032848D144E002F0EDF92F480078022809D12C4890F858211B +:201DC00090F84C11204602F081FE05460AE0274890F8583190F84C2190F84B11204602F061 +:201DE0005BFE0546102D02D10126022702E00DB10126002703201D4981F85C011FE06946E4 +:201E0000204602F0C5FD05469DF80000174981F8040101F205129DF80010204602F07FFD67 +:201E200005460220114981F85C0108E000200F4981F85C01012602E000F0D2FB00BF00BF8B +:201E4000012E03D0074800780128A0D102F09AF9054805F063FA03480078012800D1002717 +:201E60003846F8BD0601002018260020B8240020050100200FB41CB5044600200C4981F8BC +:201E80005C0148800B490C4805F04AF943F69821094805F0F5F9DDE90801CDE9000120462B +:201EA00005A90EC9FFF798FE1CBC5DF814FB0000B82400206D6701081826002010B504468F +:201EC000012C02D104F068FE01E004F06BFE0148047110BDB8240020012803D10121034A77 +:201EE000117002E00221014A117070470501002010B5002419E00F48F7F78CF908B100F05E +:201F0000BFFB0120F7F7DCFB0B48007801280CD1002009490870094800884FF461614843FD +:201F200007490988B0FBF1F084B2002CE3D0204610BD0000042800202C030020AA75FF1F14 +:201F40002A03002010B50420FAF75BFF0120FAF758FF002211460B20F8F74CFB0B20F8F7A3 +:201F600027FB2A482A494860002129488160C16001610121416104218161002101774177A0 +:201F80000121016280F8241081620021C162016380F834104FF480518163002180F83C10EC +:201FA000001DF6F7E5FF08B100F06AFB7F211848C0F8D8100421C0F8DC100021C0F8E010F3 +:201FC00014481349C1F8CC0006211148C0F8D0100421C0F8D41000F1CC01001DF6F71EFC09 +:201FE00008B100F04DFB7F210948001DF6F7B8FB08B100F045FB012207490548001DF7F78E +:2020000049F908B100F03CFB10BD00000000045000280020010000802A03002010B586B06C +:2020200004461422064901A8F5F710FAADF804400022114601A800F01BF806B010BD0000A1 +:2020400068B1010870B5044604F0F0004FF0904101EB801504F00F020120904081B22846E3 +:20206000F7F780FD08B1012070BD0020FCE70000F0B585B004460E461746207800F0F0009E +:202080004FF0904101EB8015207800F00F0101208840009060680190A0680290E0680390D0 +:2020A00020690490B5F1904F03D10120FAF7E3FE21E04648854203D10220FAF7DCFE1AE0A6 +:2020C0004348854203D10420FAF7D5FE13E04148854203D10820FAF7CEFE0CE03E488542BD +:2020E00003D11020FAF7C7FE05E03C48854202D18020FAF7C0FEF2B2009881B22846F7F709 +:2021000040FD69462846F7F759FC35496068884207D034496068884203D03349606888424B +:2021200052D1384600F0A4F8207800F00F000A2840D2DFE800F0050E172029323334353669 +:20214000002211460620F8F755FA0620F8F730FA39E0002211460720F8F74CFA0720F8F75F +:2021600027FA30E0002211460820F8F743FA0820F8F71EFA27E0002211460920F8F73AFA66 +:202180000920F8F715FA1EE0002211460A20F8F731FA0A20F8F70CFA15E000BF00BF00BF0C +:2021A00000BF002211461720F8F724FA1720F8F7FFF908E0002211462820F8F71BFA282090 +:2021C000F8F7F6F900BF00BF05B0F0BD0004004800080048000C004800100048001C004895 +:2021E000000011100000211000003110F0B58DB005460E4617461C46104B0FCBCDE90B23F3 +:20220000CDE909010D4A103207CA06AB07C3142101A8F5F736F9ADF8045009A850F8270007 +:20222000029006A850F82600039004B125802246002101A8FFF71CFF0DB0F0BD7CB1010820 +:2022400030B585B004460D46142208496846F5F7FDF8ADF800400DB1012000E000200146A6 +:2022600000226846FFF704FF05B030BD54B1010838B1816829B1017801F00F01014A42F83A +:20228000210070474826002030B10021027802F00F02024B43F8221070470000482600205A +:2022A00070B504460D4604F0F0004FF0904101EB80160DB1012000E00020024604F00F03B9 +:2022C0000120984081B23046F7F75BFC70BD70B5044604F0F0004FF0904101EB801504F012 +:2022E0000F020120904081B22846F7F743FC70BD70B50446651EC5EBC50101EB4101034AFE +:2023000002EB8101081DF7F7BCFC70BD180100202DE9F04105460E4617466C1EC4EBC400DD +:2023200000EB4000404951F82000C4EBC40101EB41013D4A02EB810148603C49C4EBC40048 +:2023400000EB400002EB800081600021C4EBC40000EB400002EB8000C1600121C4EBC40022 +:2023600000EB400002EB800001610021C4EBC40000EB400002EB80004161C4EBC40000EB37 +:20238000400002EB80008161C4EBC40000EB400002EB8000C161C4EBC40000EB400002EBF6 +:2023A00080000162C4EBC40000EB400002EB80004162C4EBC40000EB4000114601EB80002B +:2023C000A0F85060C4EBC40000EB400001EB8000A0F85270C4EBC40101EB410102EB810140 +:2023E000081DF7F76DFC08B100F04AF9C4EBC40101EB41010C4A02EB8101081D0021F7F7DA +:20240000D7FB08B100F03CF9C4EBC40101EB4101054A02EB8101081D0021F7F7FEFB08B1C6 +:2024200000F02EF9BDE8F08118010020EC9C90102DE9F84304460D4616461F46DDF82080EA +:202440003B46324629462046CDF8008000F068FFBDE8F8832DE9F84305460E4617469846C7 +:20246000089C43463A4631462846009400F08AFF60B943463A4631462846009400F082FFB1 +:2024800010B90020BDE8F8830120FBE70120F9E700BFEFF31081016072B67047016881F3E0 +:2024A000108800BF7047000010B5012000F00CFC044801F07BFD0120FFF71AFF012000F03A +:2024C000EDFC10BD8826002010B501F0C6F808F0A5FA0320FFF700FA04F0EAF900F006F895 +:2024E00010BD10B5FFF704FD80B210BD10B50120FAF79DFC0220FAF79AFC0420FAF797FC93 +:202500000820FAF794FC1020FAF791FC8020FAF78EFC10BD10B50120FAF7BBFC0220FAF7DB +:20252000B8FC0420FAF7B5FC1020FAF7B2FC8020FAF7AFFCF6F714FFF6F72AFFF6F71CFFF8 +:2025400010BD000010B5F7F785FE00F051F9FFF7E1FF00F07FFCFFF743FA00F0CFF80A22E7 +:202560000921012000F0AAFC052306220721012000F0EAFB074801F0C1FD064801F0A2FD30 +:2025800000F04CFAFFF7DEFC162217210120FFF7BFFE10BD8826002010B501F066F808F04A +:2025A00049FA0720FFF7ADF904F08AF90120FEF7E7F9012001F033FD10BD000010B504468A +:2025C0000549064804F0ACFD2146044804F058FE024804F06BFE10BDB5670108482700209D +:2025E00010B572B600F004F800F038F862B610BD08B56846FFF74CFF15480078012802D180 +:20260000FFF752FF03E0FFF75FFFFFF74DFF6846FFF744FF4FF480300E49096881430D4A3D +:20262000116000BF00BF0B49403109688143094A4032116000BF04200749096821F00701BE +:202640000143054A116000BF0120F8F725F808BD17020020900800588004005808B5684655 +:20266000FFF716FF00F060F80448007808B900F075F86846FFF712FF08BD00001702002072 +:2026800008B56846FFF704FF00BF0FA000F07AF90FA000F077F9104910A000F073F910A0E1 +:2026A00000F070F900BF00BF07A000F06BF908A000F068F90CA000F065F909A000F062F961 +:2026C00000BF00F057F800001B5B303B33316D004552524F523A2000C0B1010825730A004A +:2026E0001B5B306D0000000050414E49430000000149087070470000170200201CB50220B7 +:2027000000904FF0011001906846F7F7EDFF00B100BFF8F759F8002211460120F7F76AFF1F +:202720000120F7F745FF1CBD10B500F0E6F8162217210120FFF7ECFD0A220921012000F003 +:20274000BDFB052306220721012000F0FDFA024801F0B8FC10BD00008826002010B500F002 +:2027600084FF08F067F90320FFF7CBF804F0A8F810BD000072B600BF00BF00BF00BF00BF5E +:20278000BFF34F8F00BF00BF00BF0A48006800F4E06009490843001D0649086000BF00BF8F +:2027A00000BFBFF34F8F00BF00BF00BF00BF00BFFDE700000CED00E00000FA0510B5024844 +:2027C00004F040FD10BD00004827002010B504462146024804F054FD10BD0000482700200B +:2027E00010B5024804F062FD10BD00004827002000B5B3B0482121A8F4F743FE1C211AA8A6 +:20280000F4F73FFE502106A8F4F73BFE142101A8F4F737FEF7F7CEFF0020FAF745FC00BF83 +:202820002F48006820F4C06040F400702C4908600846006800F4C060009000BF00BF4720C5 +:20284000219088012290012023900002249001202B904020259000202C9021A8F8F756FB2C +:2028600008B1FFF70DFF6F201A9002201B9000201C901D901E901F90209001211AA8F8F73E +:2028800079F908B1FFF7FCFE43F60550069000200C904FF440300E90002013904FF48070F6 +:2028A000169080011790022018901020199006A8F7F7E6FF08B1FFF7E3FE042001900220BF +:2028C0000290002003900490059001A94FF09040F7F774F8012000F005F833B000BD0000C9 +:2028E0000004005810B5044624B14FF00070F7F793FF01E0F7F772FF10BD08B56846FFF7FB +:20290000C7FD0020FAF7D0FB00BF00BF4FF0B040006840F480304FF0B041086000BF00BF08 +:2029200000BF4FF0B0400068C0F340400028F8D000BF4FF0B040006840F480704FF0B04174 +:20294000086000BF00BF4FF0B0400068C0F380200028F8D002204FF0B041896821F003015F +:2029600001434FF0B042916000BF00BF00BF4FF0B040806800F00C000828F7D16846FFF705 +:202980008DFD08BD0FB408B503A800900099029808F074F80020009001B05DF814FB2DE9BB +:2029A000F04186B0064601A9684604F083F804460D46A00A40EA8558C4F30907384600F01A +:2029C00073F93080404606B0BDE8F0810320704738B500BF002000906846FFF7E0FF044686 +:2029E00004EB4400C0EBC410BDF8001001EBC00038BD00000148406A70470000602700206E +:202A000010B586B001A9684604F054F804460248406A201A06B010BD6027002000B587B095 +:202A2000FAF7CAFA244825490860002048601F212248816040F2FF31C160002101614161A4 +:202A40008161C161F8F7DEFE08B1FFF719FE00208DF8070001208DF805008DF806008DF87A +:202A60000400002201A91548F9F762F800208DF808008DF809008DF80A0003908DF80B00F2 +:202A800006900590002202A90C48F9F7DDF80B48F8F790FD002201212920F7F7ABFD2920EA +:202AA000F7F786FD4FF480710448F8F7D2FD00F013F807B000BD00000028004060270020E9 +:202AC00070B504468020A4FB005001467D2200232846F4F731FC70BD10B5054901F1140023 +:202AE00003F0E8FF0249283948620846406A10BD882700202DE9F04387B004464FF0000801 +:202B0000C1460026002700251422554902A8F4F79DFC53482838C06B019000F0ABF840F2BE +:202B2000FF310398081A1FFA80F8C4F3090040441FFA80F8A40A9DF8065003E04948241AF7 +:202B4000681C85B247488442F8D29DF8087003E0A4F56164781C87B2B4F5616FF8D29DF8A8 +:202B6000096002E03C3C701C86B23C2CFAD29DF80A0020441FFA80F907E0A8F580601FFA88 +:202B800080F809F101001FFA80F9B8F5806FF4D205E0A9F13C001FFA80F9701C86B2B9F113 +:202BA0003C0FF6D204E0A6F13C0086B2781C87B23C2EF8D204E0A7F1180087B2681C85B28A +:202BC000182FF8D29DF80700C11700EB91718910A0EB810181B99DF80500401E2249085CDC +:202BE000A84219DA9DF80500401E085C95FBF0F100FB115085B20FE09DF80500401E1B494D +:202C0000085CA84208DA9DF80500401E085C95FBF0F100FB115085B240F2FF30A0EB080030 +:202C2000134948604FF02060886181F802904E700F7081F820509DF80B00C8700020C86196 +:202C400048614FF4807048620020C8600861002203482838F8F75EFE07B0BDE8F083000056 +:202C60008827002080510100DAB10108CEB10108A027002010B54FF480710948F8F7E9FC92 +:202C800007480068C06800F0800060F4C07004490968C8604FF400300249086010BD000088 +:202CA000602700200C08005810B501468B0AC1F309024FF47A7058434FF47A7412FB04F4A3 +:202CC00000EB942010BD000070B50446651EC5EBC501034A02EB0111081DF9F77AF870BD20 +:202CE0001802002070B502460B46501E014600BFC1EBC104134D05EB041420688468C4F364 +:202D00004004002CF4D0C1EBC1050E4E06EB0515DCB22868047300BF00BFC1EBC104094DCC +:202D200005EB04142068846804F00104002CF4D0C1EBC10405EB04142068C468E4B2204605 +:202D400070BD0000180200202DE9F04105460E46174698466C1EC4EBC4003D4901EB00106C +:202D60000068C4EBC4013A4A02EB011148604FF48271C4EBC40002EB001081600021C4EBF5 +:202D8000C40002EB0010C1604FF4E061C4EBC40002EB001001610021C4EBC40002EB00106A +:202DA0004161C4EBC40002EB001081614FF40071C4EBC40002EB0010C1611021C4EBC40035 +:202DC00002EB001001620021C4EBC40002EB00104162C4EBC40002EB00108162C4EBC40099 +:202DE00002EB0010C1620721C4EBC40002EB00100163C4EBC400114601EB0010A0F8686091 +:202E0000C4EBC40001EB0010A0F86A70C4EBC40001EB0010A0F86C80C4EBC40102EB01116B +:202E2000081DF8F7F1FF08B1FFF72AFCC4EBC400074901EB00104068006840F04000C4EBCB +:202E4000C401034A02EB011149680860BDE8F081180200201CB50E480E490860002048604A +:202E60004FF400610B4881604FF6FF7141610021016241628162F7F7ADFA08B1FFF700FCD9 +:202E80000020009001900448DDE9001206C01CBD007C0040C82700208C02002070B5044646 +:202EA000651E05EB850101EB4511034A02EB8101081DF9F7CAF870BD940200202DE9F0411A +:202EC00005460E4617466C1E04EB840000EB4410404951F8200004EB840101EB44113D4A8C +:202EE00002EB810148604FF4612104EB840000EB441002EB80008160002104EB840000EB77 +:202F0000441002EB8000C16004EB840000EB441002EB8000016104EB840000EB441002EBAF +:202F2000800041610C2104EB840000EB441002EB80008161002104EB840000EB441002EB81 +:202F40008000C16104EB840000EB441002EB8000016204EB840000EB441002EB800041628B +:202F600004EB840000EB441002EB8000C16204EB840000EB4410114601EB8000A0F8906012 +:202F800004EB840000EB441001EB8000A0F8927004EB840101EB441102EB8101081DF9F740 +:202FA0007FF908B1FFF76CFB04EB840000EB4410084901EB80004068006840F0010004EBE4 +:202FC000840101EB4411034A02EB810149680860BDE8F081940200202DE9F04104460D46A6 +:202FE0001646671E07EB870101EB4711054A02EB8101081D6FF07F4332462946F9F71CFA41 +:20300000BDE8F0819402002010B50448FFF73CF90249B1F90000FFF701F810BDD8000020FF +:2030200010B50446012C08D10849B1F900000B4602220121FFF7DAF807E00449B1F9000043 +:2030400000231A460121FFF7D1F810BDD800002010B50446022000F023FB01200149087025 +:2030600010BD0000D400002010B504460120FCF7E3FE10BD10B504460120FCF70BFF10BDC4 +:2030800070B505460C460549606808600448C56100F080F82068FBF7E7FD70BD90000020DB +:2030A000140600202DE9F041C8B004460D4616460DF10808052200216846FAF76BFA00279D +:2030C000A8F80040BF1C1822002142A8FAF762FA0820ADF808013020ADF80A0102A844904F +:2030E0004597CDF818D105204790002142A800F07FF8002803DAFF2048B0BDE8F0819DF811 +:20310000000010B19DF80000F6E79DF8030028709DF8040030700020EEE72DE9F041C8B05F +:2031200006460F46904602AD0020019000242E70641C6F70641C85F80280641C182200213D +:2031400042A8FAF727FA0820ADF808013120ADF80A0102A84490459401A8469001204790CE +:20316000002142A800F044F8002803DAFF2048B0BDE8F0819DF8040010B19DF80400F6E716 +:203180000020F4E710B5044600210420FCF766FE10BD0000024901600249016170470000AC +:2031A00065EA0008ADEA000800B587B0002000901822002101A8FAF7EDF90320ADF80400D6 +:2031C000ADF80600CDF814D001200690002101A800F00EF8002802DAFF2007B000BD9DF8F8 +:2031E000000010B19DF80000F7E70020F5E700002DE9F84F04468A460020FAF795F94FF04A +:2032000000092188608861F39F2087B2217B3846A268FBF70FFB3BE048F2E800FFF72AFF4C +:2032200031E069461F48FAF759F90098407A0F280DD1009800F10B067088B84202D13078B6 +:20324000216908707078F0B14FF001091BE0009800F10B05B5F80100B84210D10098807AEB +:20326000C01E00F0FF086069404501DD404600E060696061E91CD4E90402F4F7E7F828782B +:2032800008B14FF001090748FAF717F90028C8D0B9F1000FC0D00120FAF746F90020BDE8BD +:2032A000F88F0000880000200EB51A48FAF705F900BB19480078E8B102A91648FAF70EF99D +:2032C0001648C06968B10298019001208DF800001248C169684688479DF800000E49087018 +:2032E00002E001200C4908700B48007818B10298FBF71AFC03E007480299FAF7BCF8054809 +:20330000FAF7DBF828B90448007810B10148FFF739FF0EBDDC040020E804002014060020FB +:203320002DE9FE4F04460E4617461D46DDF830804FF00009CA46A4F1010B1048007810B9B5 +:203340004FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB41010A4A02EB8101CDE90058D9 +:203360000290081D53463A463146F6F70BFD08B94FF001094846BDE8FE8F00001402002011 +:20338000180100202DE9FE4F04460E4617461D46DDF830804FF00009CA46A4F1010B10485D +:2033A000007810B94FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB41010A4A02EB810146 +:2033C000CDE900580290081D53463A463146F6F7A9FD08B94FF001094846BDE8FE8F00003B +:2033E00014020020180100202DE9F04180460F46154600243DE0162004FB00F6B85D05EB30 +:2034000044110870701C385C05EB44114870B01C385C40B205EB44118870F01C385C05EBA3 +:203420004411C87005EB4410021D301D81B2384602F0DAFA06F10A0081B2384607F0ACFA89 +:2034400000B205EB4411488106F10C0081B2384607F0AAFA05EB4412C2E9040106F114005C +:2034600081B2384607F098FA05EB44110883601CC4B2A045BFDCBDE8F0812DE9F0418046AD +:203480000D46164600241DE004EBC407E85D04EBC4017054781C285C04EBC40131444870EC +:2034A000B81C285C40B204EBC4013144887004EBC4003044C21CF81C81B2284602F094FA67 +:2034C000601CC4B2A045DFDCBDE8F08108B5684600F0E0F99DF80000C0F3400048B99DF8F2 +:2034E0000000C0F3C00020B99DF80000C0F3401020B1002002490870012008BD0020FCE74B +:20350000C00000200A4890F8800040B9084890F88100012803D0064890F8740028B90448AC +:2035200090F88200012800D170470020FCE70000F0060020054890F8800028B9034890F8AE +:203540007400012800D170470020FCE7F006002010B50024104801F0F2FC04466CB900BFDF +:203560000EA0FFF70FFA0FA0FFF70CFA0FA0FFF709FA18A0FFF706FA0DE000BF17A0FFF744 +:2035800001FA18A0FFF7FEF918A0FFF7FBF911A0FFF7F8F900BF10BD882600201B5B303B16 +:2035A00033326D00494E464F203A2000232323232323203D3D3D3D3D204A4F494E494E4742 +:2035C000203D3D3D3D202323232323230D0A0D0A000000001B5B306D000000001B5B303BC3 +:2035E00033316D004552524F523A2000232323232323203D3D3D3D3D204A4F494E494E47C5 +:2036000020434D44204552524F52203D3D3D3D202323232323230D0A0D0A00002DE9F04191 +:2036200080460C4615461E460027012E02D1032000F025F80DE0781CC7B2404600F030F8C2 +:203640006008F6F73DF8404600F019F86008F6F737F8AF42EFDBBDE8F08110B51520FEF715 +:20366000DDFC4420FEF7DAFC10BD10B501211520FEF7E6FD01214420FEF7E2FD10BD10B595 +:20368000044604F0010018B101211520FEF708FE04F0020018B101214420FEF701FE10BDCA +:2036A00010B5044604F0010018B100211520FEF7F7FD04F0020018B100214420FEF7F0FDD8 +:2036C00010BD10B5044604F0010010B11520FEF7FEFD04F0020010B14420FEF7F8FD10BD61 +:2036E00070B5044606222146282000F019F90546284670BD70B5044602222146292000F069 +:203700000FF90546284670BD70B50446022221462B2000F005F90546284670BD70B5044633 +:20372000022221462D2000F0FBF80546284670BD38B5044601226946232000F0F1F8054678 +:2037400075B90CB9012000E000209DF8001060F3C711009101226946232000F030F905467B +:20376000284638BD38B5054601226946202000F0D7F8044684B99DF8000020F00800083071 +:2037800000909DF8000065F30710009001226946202000F014F90446204638BD70B50446E2 +:2037A000012221460F2000F0BBF80546284670BD38B50546012269462E2000F0B1F804468C +:2037C00054B99DF8000065F387100090012269462E2000F0F4F80446204638BD00EE100A1F +:2037E000B8EEC00A9FED041AC0EE010AB3EE000A20EE800A704700000000804338B5054601 +:2038000001226946232000F08BF8044654B99DF8000065F30510009001226946232000F032 +:20382000CEF80446204638BD38B5054601226946212000F075F8044654B99DF8000065F331 +:203840000200009001226946212000F0B8F80446204638BD70B5044601222146302000F045 +:20386000AEF80546284670BD38B5054601226946332000F055F8044654B99DF8000065F3DE +:203880000600009001226946332000F098F80446204638BD70B5044601222146312000F00E +:2038A0003FF80546284670BD38B5054601226946322000F035F8044654B99DF8000065F32E +:2038C0000600009001226946322000F078F80446204638BD0121014A11707047C0000020A4 +:2038E00038B5054601226946242000F019F8044654B99DF8000065F3C30000900122694610 +:20390000242000F05CF80446204638BD70B5044601222146222000F052F80546284670BD1F +:20392000F8B504460D4616462B462246332101200096FEF77DFD07460FB90120F8BD002083 +:20394000FCE738B50446012269460720FFF7E8FF05469DF80000C0F380002070284638BD71 +:2039600038B50546012269461F20FFF7D9FF044654B99DF8000065F38710009001226946F3 +:203980001F2000F01CF80446204638BD38B50446012269460C20FFF7C3FF05469DF8000072 +:2039A0002080012269460D20FFF7BAFF054620889DF8001000EB01202080284638BDF8B565 +:2039C00004460D4616462B462246332101200096FEF740FD07460FB90120F8BD0020FCE7EA +:2039E00038B50446012269462720FFF799FF05469DF80000C0F3C0002070284638BD10B5DE +:203A000000210820FEF74CFC10BD10B501210820FEF746FC10BD000010B586B00024002100 +:203A20002D4801F078FC04432C4890F83500012816D100BF2AA0FEF7A5FF2BA0FEF7A2FFA1 +:203A400000BF0121244801F027FD04430121224800F0CFF9044302211F4801F045FD04432E +:203A60001E4890F8350003280CD100BF1CA0FEF789FF23A0FEF786FF00BF0321164801F0B4 +:203A80000BFD0443244A0021134801F0DAFB044301208DF8000018208DF8010003208DF8D4 +:203AA0000200ADF8140069460B4801F09EFC044301220221084801F0B9FC04430121064884 +:203AC00001F0F7FB044300221146034801F064FD0443204606B010BD88260020F006002092 +:203AE0001B5B306D00000000524547494F4E2020202020203A2045553836380D0A0D0A0067 +:203B0000524547494F4E2020202020203A2055533931350D0A0D0A00040000201CB5044613 +:203B200080208DF8040000208DF805000346022201A90090204600F026F91CBD2DE9F04770 +:203B400007460C4615461E46DDE9088932462946384600F007F84A464146204600F00DF8EA +:203B6000BDE8F0870B1203704170130E8370130CC370130A03714271704730B503461446FF +:203B8000002012E003EB800251F820502D0E157051F820502D0C557031F820502D0A95709E +:203BA00011F82050D570421CD0B2A042EADB30BDF0B5C5B007460D4616461C462B4648F2B0 +:203BC000030203A943A8CDE90064FFF7B7FFA00003AB062243A90090384600F0D4F845B062 +:203BE000F0BD000070B52848007A002843D02648017A26A0FEF7C6FE002430E000BF29A0AA +:203C0000FEF7C0FE29A0FEF7BDFE00BF002509E01D48103000EB4410415D27A0FEF7B2FEBD +:203C2000681CC5B2062DF3DB1748103000EB4410817923A0FEF7A6FE1348103000EB44107A +:203C4000C17924A0FEF79EFE0F48103000EB441090F9081023A0FEF795FE601CC4B20A48CF +:203C6000007AA042CADC00BF0EA0FEF78BFE0CA0FEF788FE07E000BF0AA0FEF783FE1EA0AC +:203C8000FEF780FE00BF70BD401F00206E62204D4143207363616E6E6564203A2025642066 +:203CA0000D0A00001B5B306D000000004D41432061646472203A20002523303258200000B2 +:203CC000202D2D204368616E6E656C203A20256420000000202D2D2054797065203A202593 +:203CE00064200000202D2D2052535349203A202564200D0A000000004E6F204D41432061FC +:203D000064647265737320666F756E64200D0A0D0A00000010B50446B4F900000021FEF7C2 +:203D2000BFFA0120F5F7CCFCB4F900000121FEF7B7FA002010BD70B504460D46FEF748FE96 +:203D4000064606E0FEF744FE801BA84201DD032070BDB4F91400FEF775F90128F2D0002018 +:203D6000F6E710B50446B4F934000021FEF798FAB4F934000121FEF793FA41F288312046F7 +:203D8000FFF7D9FF10BD2DE9F04704460E4617469846DDF820902046FFF7E3FF38BBB4F9FF +:203DA00034000021FEF77CFA002506E0715DD4F8B800FEF797FF681C85B2BD42F6DB0025AB +:203DC00007E018F80510D4F8B800FEF78BFF681C85B24D45F5DBB4F934000121FEF760FA65 +:203DE00041F288312046FFF7A6FFBDE8F0870320FBE77CB505460C4606208DF804004520D3 +:203E00008DF805008DF8064000200346032201A90090284601F004F87CBD000010B500BF6D +:203E200006A0FEF7AFFD07A0FEF7ACFD0748FEF7A9FD07A0FEF7A6FD00BF10BD1B5B303B60 +:203E400033326D00494E464F203A20001CB201081B5B306D0000000038B5002400BF35A05B +:203E6000FEF790FD35A0FEF78DFD36A0FEF78AFD3FA0FEF787FD00BF69463F4800F0FFFCE2 +:203E80000446002C54D19DF8000002F0BBFB9DF8000000F0010028B99DF8000000F002005C +:203EA000022802D1FEF766FC42E09DF8000000F00400042805D09DF8000000F01000102835 +:203EC00003D103202D49087032E09DF8000000F0080008280BD09DF8000000F080008028A6 +:203EE00005D09DF8000000F02000202803D10420224908701CE09DF8000000F040004028FC +:203F000003D103201D49087012E000BF1CA0FEF739FD1DA0FEF736FD9DF800101CA0FEF7F9 +:203F200031FD13A0FEF72EFD00BF03201349087038BD00001B5B303B33326D00494E464FF6 +:203F4000203A2000232323232323203D3D3D3D3D204C523131313020414C41524D203D3D1C +:203F60003D3D202323232323230D0A0D0A0000001B5B306D00000000882600202000002086 +:203F80001B5B303B33316D004552524F523A2000556E6B6E6F77206D6F64656D207374616F +:203FA0007475732025640D0A0D0A000010B50446B4F9B0000021FEF743F9B4F9B200002190 +:203FC000FEF73EF9B4F9B4000021FEF739F9B4F934000121FEF734F9B4F900000121FEF723 +:203FE0002FF9B4F9140000231A461946FEF7FEF8B4F92800002301221946FEF7F7F810BDE0 +:2040000038B504466946204600F0CEFB01490098084438BD6E3DD51201460520704710B5FE +:204020000446012C08D10420FDF76BFC06F020FD0120FEF7F5FF06E0FEF7E6FF06F012FDCF +:204040000420FDF749FC10BD2DE9FC4106460D4600240027284602F0FBFC304600F05AFEE4 +:20406000074617B10620BDE8FC81304600F060F8044303208DF8000000208DF8010002206E +:204080008DF8020003208DF804006946304601F0DAFA04430121304601F012FA04430121BE +:2040A000304601F0FBFA044601220021304601F0B1FA044301220221304601F0ABFA044324 +:2040C0002046D0E710B50446B4F900000121FEF7B7F8B4F934000121FEF7B2F8B4F91400DE +:2040E00000231A461946FEF781F8B4F9280004F1280301220021FEF779F810BD0021018062 +:204100000421818614210185084A0263C062102181820622A0F8B2200722A0F8B020052261 +:20412000A0F8B4200121C0F8B81070474D6A010870B52DED048B04462046FFF76DFF4FF4D7 +:204140007A7100FB01F63046F3F72DFA9FED080B53EC102BF3F7A7F9F3F732FA05462A4687 +:204160000221204601F0AEFABDEC048B70BD000085EB51B81E853E400148007870470000A6 +:204180000D01002010B5FFF73AFC10BD10B5FFF73CFC10BD10B50446B4F92800FDF752FF4A +:2041A00008B1012010BD0020FCE7000001490870704700000D010020F0B50346184600263C +:2041C00013E00C7808270CE080EA040C0CF0010540100DB180F065006410A7F1010C0CF0D9 +:2041E000FF07002FF0D1491C761C9642E9DBF0BD1CB5044606208DF8040034208DF80500E1 +:2042000000200346022201A90090204600F008FE1CBD00002DE9F0470646894617461C467B +:20422000DDE9088500BF1EA0FEF7ACFB1EA0FEF7A9FB1F4801680068401C1D4B18601DA08A +:20424000FEF7A0FB28A0FEF79DFB00BF394628A0FEF798FB21462BA0FEF794FB5DB100BF68 +:2042600021A0FEF78FFB2CA0FEF78CFB00BF2946404602F02FFB31462BA0FEF783FB4946A2 +:204280002EA0FEF77FFB0220FFF70AFA314803F00DF82A464146204602F0C4FABDE8F0872B +:2042A0001B5B303B33326D00494E464F203A20001C0000200D0A232323232323203D3D3DA9 +:2042C0003D3D20444F574E4C494E4B204652414D4520256C75203D3D3D3D2023232323234A +:2042E000230D0A0D0A0000001B5B306D0000000052582057494E444F572020203A20256475 +:204300000D0A0000525820504F525420202020203A2025640D0A00005258204441544120D9 +:20432000202020203A2000005258205253534920202020203A2025640D0A000052582053E1 +:204340004E522020202020203A2025640D0A0D0A00000000B40500202DE9F047ADF5826D35 +:2043600006463046FFF716FF00287CD0002400BF03A9304600F0C7F90446002C74D19DF8F7 +:204380000C00082871D007DC08286FD2DFE800F01528344C5A97AEBC0D2868D006DC0A28FC +:2043A00036D00B287ED00C2860D1D7E00E287AD00F2879D0FF28F7D108E19148006870B120 +:2043C0008F480068006850B19DF80F209DF80E3002EB032290B28A4A12681168884702E1D1 +:2043E0008748006838B186480068406818B18449096848688047F6E08148006838B1804889 +:204400000068806818B17E49096888688047EAE07B48006838B17A480068C06818B17849DA +:204420000968C8688047DEE07548006848B174480068006928B19DF80E00714A1268116980 +:204440008847D0E06E48006878B36D480068406958B39DF80E00403847B29DF80F0080008B +:204460004FFA80F804E0C7E0BEE05BE0BAE085E09DF810909DF811A0BDF80E04001FC5B240 +:20448000002006E00DF10E01021D8A5C0A54411CC8B2A842F6DB0DF10E00CDE900055848AD +:2044A000006803E04AE079E084E007E053464A464146D0F814C03846E04700BF93E0504828 +:2044C000006890B14E480068806970B19DF80E00C0F301159DF80E0000F00F07484800681E +:2044E000394682692846904700BF7CE04448006848B143480068C06928B19DF80E00404AE3 +:204500001268D16988476EE03D48006848B13C480068006A28B19DF80E00394A1268116A9A +:20452000884760E03648006838B135480068406A18B133490968486A804754E030480068CB +:2045400058B12F480068C06A38B1BDF80E142C480068C26A0DF10E00904744E028480068A2 +:2045600058B127480068806A38B1BDF80E1424480068826A0DF10E00904734E0204800682A +:2045800058B11F480068006B38B19DF80E501C480068016B2846884700BF24E018480068FC +:2045A00038B117480068406B18B115490968486B804718E01248006838B111480068806B3F +:2045C00018B10F490968886B80470CE00C48006838B10B480068C06B18B109490968C86B59 +:2045E000804700E000BF00BF3046FFF7D3FD10B1002C3FF4BDAE00BF0DF5826DBDE8F08703 +:2046000008010020014601F00F007047014601F0030070477CB505460C4606208DF8040004 +:204620001B208DF8050001202346022201A90090284600F0EDFA7CBDFEB505460C460020DF +:20464000019006208DF8080005208DF80900042001AB022202A90090284600F0D9FA0646B7 +:204660009DF8040000069DF8051000EB01409DF8061000EB01209DF8071008442060304620 +:20468000FEBD7FB505460C4600200190029006208DF80C000F208DF80D00082001AB0222DB +:2046A00003A90090284600F0B3FA0646002004E001A9095C2154411CC8B20828F8DB30468F +:2046C00004B070BD7FB505460C4600200190029006208DF80C0012208DF80D00082001AB96 +:2046E000022203A90090284600F092FA0646002004E001A9095C2154411CC8B20828F8DBC2 +:20470000304604B070BDFEB506460C4601A9304600F02DF80546BDF80400022825DB25BBAE +:2047200006208DF8080000208DF80900BDF80400A31C022202A90090304600F069FA05462D +:20474000A0782070E0786070BDF80400801EA4F80204002005E0A11C821C8A5C0A54411C8F +:2047600088B2B4F802148142F5DC2846FEBDFEB505460C460020019006208DF80800332079 +:204780008DF80900022001AB024602A90090284600F03EFA06469DF805009DF8041000EB2A +:2047A000012020803046FEBDFEB505460C460020019006208DF808000A208DF80900042077 +:2047C00001AB022202A90090284600F021FA06469DF8040000069DF8051000EB01409DF8FF +:2047E000061000EB01209DF80710084420603046FEBD7FB505460C460020019002900620B4 +:204800008DF80C0010208DF80D00082001AB022203A90090284600F0FBF90646002004E06F +:2048200001A9095C2154411CC8B20828F8DB304604B070BDFEB505460C460020019006209C +:204840008DF808000E208DF80900042001AB022202A90090284600F0DBF906469DF80400C9 +:2048600000069DF8051000EB01409DF8061000EB01209DF80710084420603046FEBD7CB5CB +:2048800005460C4606208DF804000B208DF8050001202346022201A90090284600F0B8F920 +:2048A0007CBD70B586B005460C46002002900390049006208DF8140001208DF815000A204A +:2048C00002AB022205A90090284600F0A1F906469DF8080000069DF8091000EB01409DF873 +:2048E0000A1000EB01209DF80B10084420609DF80C0020719DF80D0000049DF80E1000EBA0 +:2049000001209DF80F100844A0609DF811009DF8101000EB0120A081304606B070BD2DE97F +:20492000F04393B081460C461546202C01DA204600E0202006467700402103A8F2F7A1FD8A +:204940000020029004208DF8080018208DF8090003AB022202A94846009700F059F9804684 +:2049600000200FE0420005EB400103AB9B5C0B700DF10C0C531C1CF803301F335BB24B70AF +:20498000411CC8B2B042EDDB404613B0BDE8F0837CB505460C460020019004208DF80400F9 +:2049A00017208DF8050001202346022201A90090284600F02DF97CBD7CB505460C4604209F +:2049C0008DF804000E208DF8050014202346022201A90090284600F023FA7CBD7CB506466A +:2049E0000C46154604208DF8040014208DF805002346022201A93046009500F011FA7CBD29 +:204A000070B52DED028B84B005460C460020039004208DF8080011208DF80900042003AB04 +:204A2000022202A90090284600F0F2F806469DF80D009DF80C1000EB012000B208EE100A62 +:204A4000B8EEC80ADFED110A20EE200ADFED100A80EE201A84ED001A9DF80F009DF80E104F +:204A600000EB012000B208EE100AB8EEC80ADFED090A20EE200ADFED060A80EE201A84EDE4 +:204A8000011A304604B0BDEC028B70BD0000B4420000004500003443FEB507460C4615460F +:204AA0001E4604208DF8040031208DF805008DF806408DF807508DF80860002003460522E6 +:204AC00001A90090384600F0ABF9FEBDFEB506460C46154604208DF8040030208DF805009C +:204AE00000208DF806008DF807408DF808500346052201A90090304600F092F9FEBD00000C +:204B000070B505460C46224629460648F2F79EFC0448401F448001200249491F81F85C0112 +:204B200070BD0000BD240020FEB507460C4604208DF8040010208DF8050094ED000ADFED37 +:204B4000180A20EE200ADFED170A80EE201ABDEEC10A10EE100A05B2280A8DF80600E8B2CA +:204B60008DF8070094ED010ADFED0D0A20EE200ADFED0D0A80EE201ABDEEC10A10EE100AE9 +:204B800006B2300A8DF80800F0B28DF8090000200346062201A90090384600F041F9FEBD38 +:204BA000000000450000B442000034437CB505460C4604208DF8040000208DF805008DF899 +:204BC00006400346032201A90090284600F028F97CBD10B50446B4F914000021FDF730FB1F +:204BE000B4F900000021FDF75BFB0120F4F768FDB4F900000121FDF753FBFA20F4F760FDB9 +:204C0000B4F9140000231A461946FDF7EFFA10BD2DE9F84F0446884691461D46DDF828A0FB +:204C2000204600F0E5F8002871D100268346B4F934000021FDF734FB002707E018F807108E +:204C4000D4F8B800FEF74EF8781C87B24F45F5DB4A464146FF20FFF7AFFA06463146D4F800 +:204C6000B800FEF73FF8B4F934000121FDF718FB4FF47A71204600F087F810B1FF20BDE8BE +:204C8000F88FB4F934000021FDF70AFB0021D4F8B800FEF727F8C0B200909DF8000058B931 +:204CA000002707E00021D4F8B800FEF71BF8E855781C87B25745F5DB0021D4F8B800FEF729 +:204CC00011F800F0FF0BB4F934000121FDF7E8FA01226946FF20FFF76FFA06469DF80000C7 +:204CE00028B9524629463046FFF766FA06465E4501D00F2000904FF47A71204600F05EF8A7 +:204D000008B1FF20BBE79DF80000B8E7FFE7FF20B5E7000010B504460020FFF747FA17497E +:204D2000174802F0FDF940F6B831154802F0A8FA134802F0BBFA002012490870B4F900007A +:204D40000021FDF7ADFA0120F4F7BAFCB4F900000121FDF7A5FA02E02046FFF7FDFAFFF748 +:204D60000BFA18B9074800780028F5D005480078012800D110BD0020FCE70000A967010801 +:204D8000302600200C0100202DE9F04104460D46FDF71EFE0646002708E0FDF719FE0746C9 +:204DA000B81BA84202DD0120BDE8F081B4F91400FDF748F90028F0D00020F5E72DE9F041FF +:204DC00004460D46FDF704FE0646002708E0FDF7FFFD0746B81BA84202DD0120BDE8F081D5 +:204DE000B4F91400FDF72EF90128F0D00020F5E710B504464FF47A712046FFF7C5FF48B994 +:204E0000B4F934000021FDF74BFAB4F934000121FDF746FA4FF47A712046FFF7CFFF10BDFB +:204E20002DE9F84F04460D4691461E46DDF828A02046FFF7DDFF00287FD100278346B4F953 +:204E400034000021FDF72CFAB84609E015F80810D4F8B800FDF746FF08F101001FFA80F88F +:204E6000C845F3DB4FF0000809E016F80810D4F8B800FDF737FF08F101001FFA80F8D045B3 +:204E8000F3DB4A462946FF20FFF796F90746524631463846FFF790F907463946D4F8B800F8 +:204EA000FDF720FFB4F934000121FDF7F9F94FF47A712046FFF768FF10B1FF20BDE8F88FF9 +:204EC000B4F934000021FDF7EBF90021D4F8B800FDF708FFC0B200900021D4F8B800FDF7BD +:204EE00001FF00F0FF0B01226946FF20FFF764F90746B4F934000121FDF7D2F95F4501D0F0 +:204F00000F2000906878297840EA012040F2026188420FD06878297840EA0120B0F58C7F4C +:204F200008D04FF47A712046FFF748FF10B1FF20C4E702E09DF80000C0E7FF20BEE71CB58A +:204F4000044606208DF8040025208DF8050000200346022201A900902046FFF761FF1CBD2D +:204F600010B500BF06A0FDF70DFD07A0FDF70AFD07A0FDF707FD10A0FDF704FD00BF10BD97 +:204F80001B5B303B33326D00494E464F203A2000232323232323203D3D3D3D3D204A4F4993 +:204FA0004E204641494C203D3D3D3D202323232323230D0A0D0A00001B5B306D0000000020 +:204FC00010B504466CB900BF0DA0FDF7DBFC0EA0FDF7D8FC0EA0FDF7D5FC18A0FDF7D2FC03 +:204FE0000DE000BF06A0FDF7CDFC07A0FDF7CAFC14A0FDF7C7FC11A0FDF7C4FC00BF10BDE5 +:205000001B5B303B33326D00494E464F203A2000232323232323203D3D3D3D3D204D4F4414 +:20502000454D20554E4D55544544203D3D3D3D202323232323230D0A0D0A00001B5B306D55 +:2050400000000000232323232323203D3D3D3D3D204D4F44454D204D55544544203D3D3D25 +:205060003D202323232323230D0A0D0A0000000010B500BF06A0FDF785FC07A0FDF782FC1B +:2050800007A0FDF77FFC0FA0FDF77CFC00BF10BD1B5B303B33326D00494E464F203A2000FA +:2050A000232323232323203D3D3D3D3D204A4F494E4544203D3D3D3D202323232323230DE1 +:2050C0000A0D0A001B5B306D0000000010B500BF06A0FDF757FC07A0FDF754FC07A0FDF7A5 +:2050E00051FC11A0FDF74EFC00BF10BD1B5B303B33326D00494E464F203A20002323232303 +:205100002323203D3D3D3D3D204E4557204C494E4B20414452203D3D3D3D202323232323C6 +:20512000230D0A0D0A0000001B5B306D0000000010B500BF06A0FDF725FC07A0FDF722FC13 +:2051400007A0FDF71FFC10A0FDF71CFC00BF10BD1B5B303B33326D00494E464F203A2000F8 +:20516000232323232323203D3D3D3D3D204E4F204556454E54203D3D3D3D202323232323CA +:20518000230D0A0D0A0000001B5B306D0000000010B5044600BF0CA0FDF7F4FB0CA0FDF7AE +:2051A000F1FB21460CA0FDF7EDFB18A0FDF7EAFB00BFFEF7E1FF10B1FDF7DCFA02E0012061 +:2051C000FEF7F4FF10BD00001B5B303B33326D00494E464F203A2000232323232323203D92 +:2051E0003D3D3D3D204C5231313130204D4F44454D20524553455420256C75203D3D3D3DCB +:20520000202323232323230D0A0D0A001B5B306D000000002DE9FC4107460C4615461E46AA +:2052200006208DF804002F208DF805008DF806402B46032201A938460096FFF7F1FDBDE83E +:20524000FC812DE9FC4106460C461546002706208DF804001C208DF805008DF80640032CEF +:2052600000D110272B46032201A930460097FFF7D7FDBDE8FC813EB505460C4606208DF8B2 +:2052800004000C208DF80500200E8DF80600200C8DF80700200A8DF80800E0B28DF809000C +:2052A00000200346062201A900902846FFF7B8FD3EBD7CB505460C4606208DF80400392039 +:2052C0008DF805008DF8064000200346032201A900902846FFF7A4FD7CBD30B587B005460C +:2052E0000C4606208DF8080014208DF80900002005E0225C811C02AB5A54411CC8B210285D +:20530000F7DB00200346122202A900902846FFF787FD07B030BD7CB505460C4606208DF8DE +:20532000040016208DF805008DF8064000200346032201A900902846FFF772FD7CBD00000A +:2053400010B5044600BF07A0FDF71CFB07A0FDF719FB214607A0FDF715FB13A0FDF712FB58 +:2053600000BF10BD1B5B303B33326D00494E464F203A2000232323232323203D3D3D3D3D25 +:20538000204D4F44454D2053455420434F4E462025303258203D3D3D3D2023232323232324 +:2053A0000D0A0D0A000000001B5B306D000000007FB505460C4606208DF8040013208DF874 +:2053C0000500002005E0225C811C01AB5A54411CC8B20828F7DB002003460A2201A90090A6 +:2053E0002846FFF71DFD04B070BD30B587B005460C4606208DF8040022208DF805000020FA +:2054000005E0225C811C01AB5A54411CC8B2A18A8142F6DC00200090A08A801C82B20023CE +:2054200001A92846FFF7FCFC07B030BD7CB506460C46154606208DF8040020208DF805001F +:20544000284664F39F10C0B28DF8060000200346032201A900903046FFF7E2FC7CBD7FB55C +:2054600005460C4606208DF8040011208DF80500002005E0225C811C01AB5A54411CC8B2D4 +:205480000828F7DB002003460A2201A900902846FFF7C6FC04B070BD7CB505460C46062040 +:2054A0008DF8040019208DF805008DF8064000200346032201A900902846FFF7B1FC7CBDC3 +:2054C0007CB505460C4606208DF8040036208DF805008DF8064000200346032201A90090DC +:2054E0002846FFF79DFC7CBD7CB505460C4606208DF8040007208DF80500E0B28DF806002B +:2055000000200346032201A900902846FFF788FC7CBD000010B500BF0BA0FDF733FA0CA0A6 +:20552000FDF730FA0C4801680068401C0A4B18600AA0FDF727FA15A0FDF724FA00BF012099 +:20554000144981F8820010BD1B5B303B33326D00494E464F203A2000180000202323232309 +:205560002323203D3D3D3D3D2053545245414D20444F4E45206E62202564203D3D3D3D2095 +:205580002323232323230D0A0D0A00001B5B306D00000000F00600207CB506460C461546B8 +:2055A00006208DF804002E208DF805008DF806408DF8075000200346042201A9009030467E +:2055C000FFF72EFC7CBDFEB506460D4614460020019006208DF8080030208DF809008DF8FF +:2055E0000A50042001AB032202A900903046FFF70FFB07469DF805009DF8041000EB01200F +:2056000020809DF807009DF8061000EB012060803846FEBD2DE9FC4106460C46154644EA04 +:20562000850701208DF8040016208DF805008DF8067000200346032201A900903046FFF745 +:20564000EFFBBDE8FC817FB505460C4601208DF8040012208DF8050020788DF8060060780C +:205660008DF80700A0788DF80800E0788DF8090020798DF80A0060798DF80B00A0798DF8E4 +:205680000C00E0798DF80D00002003460A2201A900902846FFF7C4FB04B070BD7CB50546C4 +:2056A0000C4601208DF8040010208DF805008DF8064000200346032201A900902846FFF73D +:2056C000AFFB7CBDFEB506460D46144601208DF8040017208DF805008DF80650200C8DF844 +:2056E0000700200A8DF80800E0B28DF8090000200346062201A900903046FFF791FBFEBD4E +:2057000010B5044600BF19A0FDF73CF919A0FDF739F91AA0FDF736F928A0FDF733F900BF76 +:20572000012C11D100BF25A0FDF72CF925A0FDF729F900BF0123042264210220FDF76EFFD1 +:2057400001202949087110E000BF1CA0FDF71AF926A0FDF717F900BF012304226421184615 +:20576000FDF75CFF00202049087110BD1B5B303B33326D00494E464F203A20002323232326 +:205780002323203D3D3D3D3D204150504C49434154494F4E204C4159455220434C4F434BF5 +:2057A0002053594E43204556454E54203D3D3D3D202323232323230D0A0D0A001B5B306DA3 +:2057C00000000000434C4F434B2053594E432053544154452053594E4348524F4E495A45E3 +:2057E000440D0A0D0A000000F0060020434C4F434B2053594E4320535441544520444553BB +:20580000594E4348524F4E495A45440D0A0D0A007CB505460C4603208DF8040004208DF8EA +:2058200005008DF8064000200346032201A900902846FFF7F5FA7CBD2DE9FF4F85B00D4658 +:2058400014461E46DDE915ABDDE91289149F14A207CACDE9031202908DF80A5020128DF876 +:205860000B00E0B28DF80C008DF80D608DF80E808DF80F9038128DF81000F8B28DF81100B2 +:205880008DF812A08DF813B0002003460C2202A900900598FFF7C4FA09B0BDE8F08F000089 +:2058A0000330000000000000000000002DE9F04105460E4617461C46092096FBF0F02070E6 +:2058C00020783A462946FDF7D8FDBDE8F0812DE9F04105460E4617461C46162096FBF0F016 +:2058E000207020783A462946FDF77EFDBDE8F08170B586B005460C4600200190029003903E +:20590000049003208DF8140008208DF81500102001AB022205A900902846FFF779F9064615 +:205920009DF8040000069DF8051000EB01409DF8061000EB01209DF80710084420609DF82E +:20594000080000069DF8091000EB01409DF80A1000EB01209DF80B10084460609DF80C0047 +:2059600000069DF80D1000EB01409DF80E1000EB01209DF80F100844A0609DF810000006D9 +:205980009DF8111000EB01409DF8121000EB01209DF813100844E060304606B070BD1CB5F4 +:2059A000044603208DF8040007208DF8050000200346022201A900902046FFF731FA1CBD19 +:2059C00070B505460C46224629460548F1F73EFD0448A0F844450320024981F8580570BDE0 +:2059E00064230020401F002010B50346002004E00C181C5D1454441CE0B20628F8DB10BDAA +:205A00002DED068B9EB0002400200C900D90F3A103C9CDE90A010020069007900890099071 +:205A2000FCF790FDFCF7B8FD0123022264210320FDF7F4FD00BFEBA0FCF7A4FFEBA0FCF70B +:205A4000A1FF00BF00BFEAA0FCF79CFFEAA0FCF799FFEB48FCF796FFE2A0FCF793FF00BF7A +:205A600001231A461946E7A0FCF78CFFEC480E90EC480F90EC481090EC481190EC48139019 +:205A8000EC481590EC481690EC481890EC481990EC481790EC481A90EC481B90EC481C9022 +:205AA000EC481D900EA9EC48FEF7CEFA68B100BFEAA0FCF767FFEBA0FCF764FFEBA0FCF743 +:205AC00061FFC8A0FCF75EFF00BFF549E248FEF7E8FE00BFC6A0FCF755FFC7A0FCF752FF95 +:205AE000F0A0FCF74FFFBFA0FCF74CFF00BFEC483838B0F84410F8A0FCF744FFE84838386B +:205B0000016CFBA0FCF73EFFE5483838816BFEA0FCF738FF04F00EF8012800D110E00CA963 +:205B2000CD48FEF7CFFD04460AA9CB48FEF761FE0446012306AA0AA90CA802F08DF91EE030 +:205B4000D748383890F8850028B104F0BBF9012801D002F0F7F9D2493839D1E90201CDE94D +:205B60000C01CF493839D1E90401CDE90A01CC4B383B18330FCBCDE90823CDE90601FDF7CE +:205B80004BFF68B100BFB5A0FCF7FCFEB5A0FCF7F9FEE3A0FCF7F6FE92A0FCF7F3FE00BF23 +:205BA000FCF70CF868B100BFACA0FCF7EBFEADA0FCF7E8FEE6A0FCF7E5FE8AA0FCF7E2FE6F +:205BC00000BF0CA9A448FFF7F3FB04460AA9A248FFF745FC0446A048FEF70AFBB0490839FD +:205BE0009D48FEF727FEAE4910399B48FEF749FD0020AB4938390871012081F8800081F8B7 +:205C00008200FCF76EFCA6493839C8800846C08840F6C411884212DA00BF90A0FCF7B2FE14 +:205C200090A0FCF7AFFED648FCF7ACFE6DA0FCF7A9FE00BF01209A49383981F88300984921 +:205C40003839896F01EB4100FCF7B8FCCD49CE4801F066FA1921CC4801F012FBCB49CC4816 +:205C600001F05EFA1921CA4801F00AFB47F2305001F050F88A493839896F01EB4100FCF74B +:205C8000A5FDFCF7ADFD93E37348006B10B17248FEF762FBBF480078072876D2DFE800F0AF +:205CA00004269C9B429A990000BF51A0FCF76AFE51A0FCF767FEB8A0FCF764FE49A0FCF731 +:205CC00061FE00BF7648383890F83600012804D16148FEF78DFA044604E006A95E48FFF71E +:205CE000FCFA04460120AB49087060E36C48383806AA0AA9036B0CA800F014FE68483838C9 +:205D000090F8830010B9FDF723FC07E000BF35A0FCF738FEACA0FCF735FE00BF03209D49BE +:205D2000087044E35E48383890F8820001280BD1FDF7CCFB5A49383991F8801000EB41008B +:205D40005749383981F88000FDF7DCFB00283FD0FCF734FD5248383890F88100012815D1F1 +:205D600005A93D48FEF756FC9DF8140048B300BF1CA0FCF707FE9C48FCF704FE00BF9B4A15 +:205D800000213548FFF75DFA1BE00CE305A93248FEF740FC4248383890F837009DF8141063 +:205DA00088420ED03E48383890F8371090A0FCF7E9FD3B48383890F837108C4A2648FFF771 +:205DC00040FA0120FDF76CFC6F4801F06FFA19E138E2C6E2B9E298E282E200000016C001EF +:205DE000FFFE00011B5B306D000000000D0A00001B5B303B33326D00494E464F203A200022 +:205E0000ACB201084150502056455253494F4E203A2025642E25642E25640D0A0D0A000055 +:205E200091510108593E010871500108614F01081542010841530108C14F0108014B0108E9 +:205E4000C159010815550108015701081D3E0108CD50010831510108882600201B5B303B87 +:205E600033316D004552524F523A2000232323232323203D3D3D3D3D204C523131313020A9 +:205E8000424F41524420494E4954204641494C203D3D3D3D202323232323230D0A0D0A00D6 +:205EA00028070020232323232323203D3D3D3D3D204C5231313130204D4F44454D205645A2 +:205EC0005253494F4E203D3D3D3D202323232323230D0A0D0A0000004C4F524157414E20CF +:205EE000202020203A2025233034580D0A0000004649524D57415245202020203A2025232E +:205F00003032580D0A000000424F4F544C4F4144455220203A2025233032580D0A00000012 +:205F2000232323232323203D3D3D3D3D204C4F524157414E20494E4954204552524F5220EC +:205F40003D3D3D3D202323232323230D0A0D0A00232323232323203D3D3D3D3D20474E5302 +:205F60005320494E4954204552524F52203D3D3D3D202323232323230D0A0D0A000000009C +:205F800060B20108916701089C05002079670108B405002020000020232323232323203DF3 +:205FA0003D3D3D3D204C5231313130204D4F44454D20494E4954203D3D3D3D2023232323C6 +:205FC00023230D0A0D0A0000545241434B455220494E20414952504C414E45204D4F4445D9 +:205FE0000D0A0D0A00000000F0B20108040000205365742041445220746F2025640A0D0AB4 +:206000000D0000000120FEF70AF80120FCF770FB0020E84981F88100C1F88402084690F87C +:206020006400012817D100BFAFF23C20FCF7AAFCAFF23C20FCF7A6FCDFA0FCF7A3FCAFF252 +:206040005C20FCF79FFC00BFE1480090D94864300FC804F091F8D74890F8840048B1D54874 +:2060600090F8840001285FD1D24890F8980406285ADAD04890F8480001285ED100BFAFF27B +:206080009020FCF77FFCAFF29020FCF77BFCD1A0FCF778FCAFF2B420FCF774FC00BF00F0C8 +:2060A000A7FFC4480079012835D1D048FDF7A8FFC0490860084690F85C0000F0010088B106 +:2060C00001F5227000F20511821C0123CDE90132CDE90310B748806D0090B64848300FC8F3 +:2060E00003F0E4FFB34890F85C0000F00200022823D1BF4800F20511821C0223CDE9013220 +:20610000CDE90310AB48806D0090AA4848300FC803F0CCFF11E000BFAFF23830FCF732FC6D +:20612000B4A0FCF72FFC08E000BFAFF24830FCF729FCBDA0FCF726FC00BF0020FCF7D8FAFF +:2061400000BFAFF25430FCF71DFCAFF25430FCF719FCC4A0FCF716FCAFF27830FCF712FC6F +:2061600000BFFAF7D3FBFAF79FFB9249A1F8D809FAF7A6FB8F49A1F8DA09FAF7ADFB8D496C +:20618000A1F8DC09B1F9DC09F1F7FCF941EC180B8849B1F9DA09F1F7F5F941EC190B854972 +:2061A000B1F9D809F1F7EEF941EC1A0B8DED028B8DED009B53EC1A2BB1A0FCF7E3FB7D48AC +:2061C00090F88010BDA0FCF7DDFBFAF791FB7949A1F8DE090846B0F9DE09642190FBF1F5EC +:2061E0002946BBA0FCF7CEFB00F05AFC08B1012000E000206F4981F8E009084690F8E01910 +:20620000B9A0FCF7BFFBBF497848FEF715FA6948D0F8E419BCA0FCF7B5FBFCF762F965493B +:20622000C8800846C188BEA0FCF7ACFB614890F8850008B104F084F9FBF7B6F80220BE49DE +:2062400008704CE05B4890F88200012844D10020FDF7E5FE5748C06F5649896FB0FBF1F0C7 +:206260005449D1F88412884215D800BFAFF28040FCF788FBAFF28040FCF784FBAFA0FCF7C0 +:2062800081FBAFF2A040FCF77DFB00BF0120494981F881001CE04748C06F4649896FB0FB3E +:2062A000F1F04449D1F88412401A4249896F4FF47A72B1FBF2F100FB01F52946A5A0FCF7DE +:2062C00061FB3C48D0F88402401C3A49C1F8840203209949087002E002209749087066E053 +:2062E000344890F8820060B905AAC7213F48FFF76AF9BDF81620BDF81410A3A0FCF742FB51 +:2063000000BF03208C49087051E0FCF757FA0620894908704FF47A71484200F0B3FB2549A5 +:20632000896F08444FF47A71B0FBF1F0A4490860084601682D48FEF79EFF04462246A048B2 +:206340000168A0A0FCF71EFB31E000212748FEF792FF47F2305000F0DDFC03207649087085 +:2063600025E0FBF719FC10B9FBF722FC38B1FBF7ADFAFBF7A1FA05206F49087012E01B487F +:20638000FDF708FF08B9FCF72BF9FBF7FFFB48B1FDF7D0F830B100211448FEF76CFF0420A7 +:2063A0006549087003E000206349087000BF00BF6AE40000F00600202A2A2A2057692D46DD +:2063C00069205363616E202A2A2A200A0D0A0D00880B00202A2A2A20476E737320536361A0 +:2063E0006E202A2A2A0A0D0A0D000000882600207E0A002057616974206170706C6963615E +:2064000074696F6E206C6179657220636C6F636B2073796E6368726F6E69736174696F6ECE +:206420000D0A0D0A0000000057692D4669205363616E20726573756C7420676F6F642065E0 +:206440006E6F7567682C20646F6E277420706572666F726D20474E5353207363616E0A0DA1 +:20646000000000002A2A2A2073656E736F727320636F6C6C656374202A2A2A0A0D0A0D009F +:20648000416363656C65726174696F6E205B6D675D3A20583D25342E3266206D67207C20C8 +:2064A000593D25342E3266206D67207C205A3D25342E3266206D67200D0A00004D6F7665FF +:2064C00020686973746F7279203A2025640D0A0054656D7065726174757265203A202564DF +:2064E000202A430D0A00000048616C6C20456666656374206F75707574203A2025640D0A93 +:2065000000000000D41000204368617267652076616C7565203A202564206D41680D0A00A0 +:20652000426F61726420766F6C74616765203A202564206D560D0A002000002053656E649A +:2065400020616E20616C697665206672616D650D0A00000044657669636520697320737486 +:2065600061746963206E657874206B65657020616C697665206672616D6520696E202564DA +:20658000207365630D0A000053747265616D696E67206F6E676F696E6720256420627974B6 +:2065A00065732072656D61696E696E672025642062797465732066726565200D0A00000040 +:2065C000140000206C72313131305F6D6F64656D5F7365745F616C61726D5F74696D6572DE +:2065E000203A20256420732C20726573706F6E736520636F6465203A202564200D0A0D0A3E +:206600000000000010B5044600BF37A0FCF7BAF937A0FCF7B7F900BF04F0010038B100BF59 +:2066200031A0FCF7AFF936A0FCF7ACF900BF04F00200022807D100BF2BA0FCF7A3F933A0DD +:20664000FCF7A0F900BF04F00400042807D100BF25A0FCF797F92FA0FCF794F900BF04F0EA +:206660000800082807D100BF1FA0FCF78BF92BA0FCF788F900BF04F01000102807D100BF44 +:2066800019A0FCF77FF927A0FCF77CF900BF04F02000202807D100BF13A0FCF773F924A01F +:2066A000FCF770F900BF04F04000402807D100BF0DA0FCF767F920A0FCF764F900BF04F0C9 +:2066C0008000802807D100BF07A0FCF75BF91DA0FCF758F900BF00BF03A0FCF753F91BA0F1 +:2066E000FCF750F900BF10BD1B5B306D000000004D6F64656D20737461747573203A20008F +:2067000042524F574E4F55542000000043524153482000004D555445200000004A4F494EBD +:206720004544200053555350454E44200000000055504C4F414420004A4F494E494E47205B +:206740000000000053545245414D20000D0A0D0A000000000121014A117070475400002006 +:206760000121014A11707047550000200121014A117070470601002010B50446034800F0E9 +:20678000CDFD0220FCF77BFF10BD0000B405002010B50446034800F0C1FD0120FCF76FFF70 +:2067A00010BD00009C0500200121014A117070470C01002000BF07A0FCF7E4F807A0FCF7AA +:2067C000E1F808A0FCF7DEF811A0FCF7DBF800BFFBF7D0FF1B5B303B33326D00494E464F99 +:2067E000203A2000232323232323203D3D3D3D3D205741544348444F4720524553455420C8 +:206800003D3D3D3D202323232323230D0A0D0A001B5B306D000000000121014A11707047AC +:206820000401002070B504460D461646962C13D100BF0BA0FCF7A6F80BA0FCF7A3F80CA08F +:20684000FCF7A0F817A0FCF79DF800BF324629461648FEF7C3F800E000BF00BF70BD00002F +:206860001B5B303B33326D00494E464F203A2000232323232323203D3D3D3D3D20474E5394 +:2068800053205055534820534F4C564552204D5347203D3D3D3D202323232323230D0A0D19 +:2068A0000A0000001B5B306D000000008826002010B50F20FBF7B2FB1820FBF7AFFB10BDB9 +:2068C00010B501210F20FBF7BBFC01211820FBF7B7FC10BD2DE9F04105460E4600270024FC +:2068E00013E01FB10CA0FCF74DF80027295D0BA0FCF748F8601CC11700EB11710911A0EB00 +:20690000011101B90127601CC4B2B442E9DB02A0FCF738F8BDE8F0810D0A00002530325806 +:20692000200000002DE9F04104460D4616469846217820A0FCF726F8012704E0E15D22A0A3 +:20694000FCF720F87F1C082FF8DB21A0FCF71AF8297820A0FCF716F8012704E0E95D1AA053 +:20696000FCF710F87F1C082FF8DB19A0FCF70AF81D4890F8360038B100BF1CA0FCF702F855 +:206980001CA0FBF7FFFF0FE0317825A0FBF7FAFF012704E0F15D0CA0FBF7F4FF7F1C102F3E +:2069A000F8DB0BA0FBF7EEFF414622A0FBF7EAFFBDE8F0814465764575692020202020203E +:2069C0003A202530325800002D253032580000000D0A000041707045756920202020202057 +:2069E0003A20253032580000F00600201B5B306D000000004170704B65792020202020202B +:206A00003A2053656D74656368206A6F696E2073657276657220757365640D0A00000000E4 +:206A20004170704B65792020202020203A2025303258000050696E202020202020202020CC +:206A40003A20253038580D0A0D0A00007047000001490860704700000801002007480068C9 +:206A60000749484343F239010844044908606FF00041B0FBF1F201FB1200704710010020A7 +:206A80006D4EC64110B503460C46FFF7E7FFE11A491C90FBF1F201FB1200184410BD0000F3 +:206AA00010B50349B1F90000FBF7CCFAC0B210BDD80000202DE9F84304460E4600BF00BFBF +:206AC0002D4800680090002221462C48F4F744FE002231462948F4F765FE27480068009957 +:206AE0008842EDD1E07840F2B55110FB01F0C01C8508E078C11700EB91718910A0EB810156 +:206B000009B91F4900E01F4989466178491E01EB4102C2EB8111481C00EBD0714A106178C3 +:206B2000491E490029FA01F101F00301511A0D44A078401E054414484543B0787178C1EB7F +:206B4000011100EB81003178C1EB4112C2EB012100EB011005440021890241EA9551AB0291 +:206B600040F2FF327068101A1F1841F1000841463846BDE8F88300002828004060270020E3 +:206B800050554400A0AA99008051010010B500210F20FBF785FB10BD10B501211820FBF7F2 +:206BA0007FFB10BD10B500211820FBF779FB10BD10B501210F20FBF773FB10BD10B50446EB +:206BC0000220F9F739F910BD10B504460220F9F761F910BD70B505460C460549606808601C +:206BE0000448C56100F010F82068F8F761F870BD980000203406002010B5044600210820C4 +:206C0000F9F72CF910BD0000024901600249016170470000A5EB0008E1EB00082DE9F041CF +:206C200005460C4616461F460020F1F7C9FB13480068A0F8095011480068C47222463146A0 +:206C40000E4800680C30F0F701FC0D48002102690846904748F2E800FFF7B6FF07480068CC +:206C60008078C21C0548016807F10800F0F7EEFB0120F1F7A5FBBDE8F0810000F8040020DD +:206C8000340600200EB51A48F6F717FC00BB19480078E8B102A91648F6F720FC1648C069AF +:206CA00068B10298019001208DF800001248C169684688479DF800000E49087002E0012082 +:206CC0000C4908700B48007818B10298F7F72CFF03E007480299F6F7CEFB0548F6F7EDFBFB +:206CE00028B90448007810B10148FFF785FF0EBDEC040020FC0400203406002010B5002130 +:206D00000320FBF7CDFA10BD10B501210320FBF7C7FA10BD10B5044600BF78A0FBF732FE38 +:206D200078A0FBF72FFE79A0FBF72CFE83A0FBF729FE00BF0020FDF772F9F7F711F9F1F78D +:206D40005DFBF5F7F1FF7F48007848B9F1F77AF801207C49087000207B4981F8880006E03C +:206D60000120F1F74BF90120774981F88800002076490870744981F8860081F8870081F858 +:206D80008A00D4B17249734800F0CAF92146714800F076FA6F4800F089FA6F496F4800F0B2 +:206DA000BFF96F496D4800F06BFA6749896F6C4A8818FBF70BFDFBF713FDFFF7A5FFFFF7CF +:206DC000E5FE21E04FF0FF30F8F786FFE4B15E4890F88600012817D16048007A30B95D48E3 +:206DE00000F09CFA5D4800F061FA0DE0564890F88A00012808D10020534981F88A00574820 +:206E000000F020FAFBF7DAFC4F4890F8870040B94D4890F886000128D4D04C48007800285D +:206E2000D0D0FFF76BFF05E0F1F7E2F84FF0FF30F8F752FF444890F888000128F4D0012053 +:206E4000FCF71DFC404890F88900012805D100203D4981F8890003F0CDF93B4890F8E80931 +:206E6000012813D100BF25A0FBF78CFD25A0FBF789FD3CA0FBF786FD30A0FBF783FD00BF77 +:206E80000020314981F8E80902F03EFE314800F045FA324800F042FAF1F72CFB00BF17A0ED +:206EA000FBF770FD17A0FBF76DFD3AA0FBF76AFD22A0FBF767FD00BF234890F83400012806 +:206EC0000FD100BF0DA0FBF75DFD0EA0FBF75AFD3CA0FBF757FD19A0FBF754FD00BFFBF754 +:206EE00049FC1949896F01EB4100FBF76FFCFBF777FC0120FDF793F810BD00001B5B303BB6 +:206F000033326D00494E464F203A2000232323232323203D3D3D3D3D2053544152542042C6 +:206F20004C4520544852454144203D3D3D3D202323232323230D0A0D0A0000001B5B306DA1 +:206F40000000000056000020F00600205400002055670108CC05002061670108E4050020A1 +:206F6000C0D40100232323232323203D3D3D3D3D20464C55534820494E5445524E414C201A +:206F80004C4F47203D3D3D3D202323232323230D0A0D0A00232323232323203D3D3D3D3DB8 +:206FA000204C4541564520424C4520544852454144203D3D3D3D202323232323230D0A0D4F +:206FC0000A000000232323232323203D3D3D3D3D20524553455420545241434B4552203D58 +:206FE0003D3D3D202323232323230D0A0D0A000000B52DED048B85B003A93348FDF700FD0F +:207000009DED030A3148D0ED140A30EE600A10EE101A0846F0F7EDFA41EC190BB0EE490A77 +:20702000F0EE690AF8F7B3FFB0EE408AF0EE608A51EC180BF0F7F0FA02909DED040A234868 +:20704000D0ED150A30EE600A10EE101A0846F0F7D0FA41EC190BB0EE490AF0EE690AF8F723 +:2070600096FFB0EE408AF0EE608A51EC180BF0F7D3FA01909DED020ADFED150AB4EEE00A99 +:20708000F1EE10FA08DC9DED010ADFED110AB4EEE00AF1EE10FA12DD00BF0EA0FBF772FC76 +:2070A0000EA0FBF76FFC00BF9DED030A074880ED140A9DED040A80ED150A03F09BF805B036 +:2070C000BDEC048B00BD000088260020F00600208FC2F53C1B5B306D000000004E657720F8 +:2070E000617373697374616E636520706F736974696F6E2073746F7265640D0A0000000005 +:2071000002460648016804E0914201D10120704749690029F8D10020F9E7000088020020C1 +:2071200000220260426002724272C160026142617047000070B50446054805680DB100201C +:207140006872656102480460006800F084F870BD8802002010B50B4B19681B685A6909E06B +:2071600003681468A34202D91146526902E04861426110BD4B69002BF2D14861436100BFAD +:20718000F7E70000880200202DE9F041FBF732FC0746FBF7A1FC8046A8EB070628480068E6 +:2071A00080B1274804680AE065692868B04203D92868801B286001E00020286064696069DB +:2071C0000028F1D11E48006880B11D480468006840691B4908600020207200BFE06808B99E +:2071E00000BFFEE7D4E90310884700BF10E01448046800684069124908600020207200BF90 +:20720000E06808B900BFFEE7D4E90310884700BF0B48006830B1FBF7F3FB094909680968B3 +:207220008842E4D80648006838B105480068407A18B90348006800F00EF8BDE8F08100002A +:207240008802002010B50446204600F067F8204600F02CF810BD70B50446FBF7B7FB05461B +:2072600001206072FBF7CCFB28442168884203D9FBF7C6FB284420602068FBF73BFC70BD4A +:207280002DE9F04104460E4600273046FBF718FC0546204600F042F8FBF798FB0746BD42BA +:2072A00000D23D4625606560BDE8F08138B5044600256846FBF7ECF81CB12046FFF720FFF1 +:2072C00018B16846FBF7EAF838BD6068206001202072002060721048006828B9FBF7FCFBF7 +:2072E0002046FFF727FF12E0FBF78AFB05462068284420600849206809680968884203D28A +:207300002046FFF717FF02E02046FFF723FF6846FBF7C4F800BFD7E788020020F8B5054620 +:207320006846FBF7B5F8284806680468006800B11DB96846FBF7B2F8F8BD002028722248A4 +:207340000068A8422AD120480068407A012817D100201D49096848721B480068406948B127 +:207360001948006840691849086008460068FFF772FF23E0FBF77EFC0020134908601DE065 +:2073800011480068406928B10F48006840690E49086013E000200C4908600FE00BE0AC42EB +:2073A00007D1606910B16469746101E00024746103E026466469002CF1D100BF6846FBF786 +:2073C0006DF800BFB8E700008802002010B500240D48B0F8EA09002810DD0B48D0F8F4093A +:2073E0000949D1F8EC19401A012101EB1030C4B20549D1F8EC092146FAF79CFA01210348E8 +:20740000FAF798FA10BD0000F006002000900C0807B5ADF5647D002063906290619060903D +:207420005F9001205E9000205A90FE48D0F8EC095990002058904C900B900021E6980180B9 +:2074400088E0022264A95998FAF70AFB9DF890015F909DF891115F9800EB012080B25F903C +:207460005F98801E024664A90A905998801CFAF7F7FA6398411C89B2639164A9085C62902F +:2074800063980E3080B263904C98801C4C9056E000200A906398411C89B2639164A9085C4A +:2074A00060906398411C89B2639164A9085C0A906098012807D0022804D0032804D0042829 +:2074C00031D10AE000BF00BF4C98401C4C900A996398084480B263902BE06398411C89B279 +:2074E000639164A9085C59906398411C89B2639164A9095C599800EB012059906398411C07 +:2075000089B2639164A9095C599800EB014059906398411C89B2639164A9095C599800EBEF +:207520000160599005E00A996398084480B2639000BF00BF6198401CC0B2619000BF62991D +:2075400061988842A4DB5E98401C80B25E90002061906390E4995E9888427FF772AF6398A4 +:20756000411C89B2639164A9085C62906398411C89B2639164A9085CE4906398411C89B21D +:20758000639164A9095CE49800EB012080B2E4906398411C89B2639164A9085C589063987C +:2075A000411C89B2639164A9085C589901EB002058906398411C89B2639164A9085C589900 +:2075C00001EB004058906398411C89B2639164A9085C589901EB0060589058A8EFF7ECFEAA +:2075E0002C2201460A904DA8EFF730FF6398411C89B2639164A9085C5D906398411C89B2DA +:20760000639164A9095C5D9800EB012000B25D906398411C89B2639164A9085C5C90639885 +:20762000411C89B2639164A9095C5C9800EB012000B25C906398411C89B2639164A9085CB6 +:207640005B906398411C89B2639164A9095C5B9800EB012000B25B90509B4E9A4D994F980A +:20766000CDE90130CDE903215198401C0090529800F26C700A90E698008840F6B831081ADB +:20768000099069A201460CA80A9BF8F731FCC0B20B90E6980188E59808440A900CA90B9AB9 +:2076A000EFF7D4FEE6990B980880042000904C98411C4C910A90E698008840F6B831081AB5 +:2076C000099060A201460CA80A9BF8F711FCC0B20B90E6980188E59808440A900CA90B9AA2 +:2076E000EFF7B4FEE69801880B98084481B2E69801805B9A5C98CDE90002E698008840F6ED +:20770000B831081A0A9052A201460CA85D9BF8F7EFFBC0B20B90E6980188E59808440A908D +:207720000CA90B9AEFF792FEE69801880B98084481B2E69801806398411C89B2639164A9BD +:20774000085C5A906398411C89B2639164A9095C5A9800EB012000B25A90509B4D9A4E998F +:207760004F98CDE90130CDE903125198401C0090529800F26C700A90E698008840F6B83124 +:20778000081A099028A201460CA80A9BF8F7B0FBC0B20B90E6980188E59808440A900CA9FE +:2077A0000B9AEFF753FEE69801880B98084481B2E6980180052000904C98411C4C910A9058 +:2077C000E698008840F6B831081A09901DA201460CA80A9BF8F78CFBC0B20B90E6980188E0 +:2077E000E59808440A900CA90B9AEFF72FFEE69801880B98084481B2E69801809DED5A0AA3 +:20780000F8EEC00A9FED151A80EE810A8DED070A0798EFF7EEFECDE90801CDE90001E69814 +:2078200000881DE0F00600205B25642D25642D25642025643A25643A25642E3030305D20F3 +:20784000000000005B2564202D2025645D20000025642C25642C25640D0A00000000C842BD +:2078600040F6B831081AFEA2014607900CA8F8F73FFBC0B20B90E6980188E59808440A90F5 +:207880000CA90B9AEFF7E2FDE69801880B98084481B2E6980180BEE200200A9009906398B3 +:2078A000411C89B2639164A9085C60906398411C89B2639164A9085C0A906098012879D0DF +:2078C000022804D0032876D0042875D16BE2509B4E9A4D994F98CDE90130CDE90321519830 +:2078E000401C0090529800F26C700890E698008840F6B831081A0790AFF2D40201460CA8FC +:20790000089BF8F7F5FAC0B20B90E6980188E598084408900CA90B9AEFF798FDE698018895 +:207920000B98084481B2E6980180609900914C98411C4C910890E698008840F6B831081A9F +:207940000790AFF2001201460CA8089BF8F7D0FAC0B20B90E6980188E598084408900CA95C +:207960000B9AEFF773FDE69801880B98084481B2E6980180E698008840F6B831081ABAA241 +:20798000014608900CA8F8F7B3FAC0B20B90E6980188E598084408900CA90B9AEFF756FDB0 +:2079A000E69801880B98084481B2E6980180002008902BE04CE009E11BE26398411C89B236 +:2079C000639164A9085C0790E698008840F6B831081A0690A5A201460CA8079BF8F788FA79 +:2079E000C0B20B90E6980188E598084407900CA90B9AEFF72BFDE69801880B98084481B282 +:207A0000E69801800898401CC0B208900A9908988842D2DBE698008840F6B831081A95A229 +:207A2000014608900CA8F8F763FAC0B20B90E6980188E598084408900CA90B9AEFF706FDAF +:207A4000E69801880B98084481B2E6980180DCE1509B4E9A4D994F98CDE90130CDE90321E0 +:207A60005198401C0090529800F26C700890E698018840F6B830401A0790AFF2542201466D +:207A80000CA8089BF8F734FAC0B20B90E6980188E598084408900CA90B9AEFF7D7FCE6986C +:207AA00001880B98084481B2E6980180609900914C98411C4C910890E698008840F6B831B7 +:207AC000081A0790AFF2842201460CA8089BF8F70FFAC0B20B90E6980188E598084408909B +:207AE0000CA90B9AEFF7B2FCE69801880B98084481B2E6980180E698008840F6B831081A29 +:207B000059A2014608900CA8F8F7F2F9C0B20B90E6980188E598084408900CA90B9AEFF748 +:207B200095FCE69801880B98084481B2E69801800020089028E06398411C89B2639164A938 +:207B4000085C0790E698018840F6B830401A069046A201460CA8079BF8F7CAF9C0B20B90D1 +:207B6000E6980188E598084407900CA90B9AEFF76DFCE69801880B98084481B2E6980180CD +:207B80000898401CC0B208900A9908988842D2DBE698008840F6B831081A36A20146089027 +:207BA0000CA8F8F7A5F9C0B20B90E6980188E598084408900CA90B9AEFF748FCE698018884 +:207BC0000B98084481B2E69801801EE100200890DDE0509B4E9A4D994F98CDE90130CDE9D3 +:207BE00003215198401C0090529800F26C700790E698008840F6B831081A0690AFF2D832B5 +:207C000001460CA8079BF8F773F9C0B20B90E6980188E598084407900CA90B9AEFF716FCA6 +:207C2000E69801880B98084481B2E698018060980090E698008840F6B831081A0790AFF215 +:207C4000FC3201460CA84C9BF8F752F9C0B20B90E6980188E598084407900CA90B9A0FE01D +:207C600025322E32660D0A003031000025303258000000002C302C302C300D0A0000000065 +:207C8000EFF7E4FBE69801880B98084481B2E69801806398411C89B2639164A9085C40B20D +:207CA00009900020079028E06398411C89B2639164A9085C0690E698018840F6B830401A5F +:207CC000059059A201460CA8069BF8F711F9C0B20B90E6980188E598084406900CA90B9AB2 +:207CE000EFF7B4FBE69801880B98084481B2E69801800798401CC0B2079007980528D3DB49 +:207D00006398411C89B2639164A9085C0790E698018840F6B830401A069045A201460CA8DD +:207D2000079BF8F7E5F8C0B20B90E6980188E598084407900CA90B9AEFF788FBE698018897 +:207D40000B98084481B2E6980180E698008840F6B831081A079038A201460CA8099BF8F7BC +:207D6000C7F8C0B20B90E6980188E598084407900CA90B9AEFF76AFBE69801880B98084435 +:207D800081B2E69801800898401CC0B2089007210A9890FBF1F1089881423FF71AAF4C982E +:207DA000401C4C9031E06398411C89B2639164A9085C59906398411C89B2639164A9095CA0 +:207DC000599800EB012059906398411C89B2639164A9095C599800EB014059906398411C66 +:207DE00089B2639164A9095C599800EB016059900BE06098012807DA6098042804DD0A9927 +:207E00006398084480B2639000BF00BF6198401CC0B2619000BF629961988842FFF63CAD65 +:207E20000DF5677D00BD0000253032583A000000253032582C0000004348414E4E454C5F23 +:207E4000312C545950455F422C25642C302C302C302C300D0A0000002DE9F04104460D46C2 +:207E600016461F460120334948710846216881606168C1602968016169684161102231463A +:207E80001830EFF7E3FA01202A4981F8350081F83600022081F83700012081F8480003210E +:207EA000244880F84D100320224981F85C000121204880F84910002180F84B109FED1E0A1B +:207EC00080ED140A9FED1D0A80ED150A00201949086681F88400012081F8640043F6FF7144 +:207EE0001448A0F86610012180F86810022180F86910052180F86A100A2180F86B106E212D +:207F0000C166042180F8701001200A4981F874004EF6602088670A48C867012081F883006B +:207F2000002081F88500012F01D102F063F9BDE8F0810000F0060020FED43442F4FDB84076 +:207F400080EE360010B5134890F8E909FF281CD100201049A1F8EA09F9F73CFD0D49C1F892 +:207F6000EC090846D0F8EC09C1F8F4090A48C1F8F0090846D0F8F009D1F8F419401A0549BA +:207F8000C1F8F80902F034FC01E0002010BD0120FCE70000F0060020FF8F0C082DE9F04F26 +:207FA000ADF2344D07460C460020CDF83004CDF82C0400260125CDF82804CDF82404CDF805 +:207FC0002004CDF81C043146761C785CCDF83004002020700120FE4981F88A00DDF830049E +:207FE000002841F36C8501F064BD3046711CCEB2385CCDF828043046711CCEB2385CCDF83E +:208000002404DDF82804462881F04785DFE810F0450D4600140247027702AC02C402EB02F4 +:208020000203410357039203A8035804B504FA0410055605450D450D6C05A7056A06A906FA +:20804000BF061507330779078F07D507EB07130829086F088508E608050944095A09CB0951 +:20806000F109670A2D0D400DEB05BD05450D450D450DEB0063008600A4008D0AC90A330B46 +:208080007C0BCE01DF0A1D0B920BD10BE70B280C3E0C5A0CA30CB90C5F02CB002078401C96 +:2080A000207001222846691CCDB2225403222846691CCDB2225401222846691CCDB222540D +:2080C0002846691CCDB222542846691CCDB22254F6B201F0E7BC2078401C2070322228464E +:2080E000691CCDB2225404222846691CCDB2225402222846691CCDB2225453222846691C84 +:20810000CDB2225401222846691CCDB2225400222846691CCDB22254F6B2DAE72078401CF8 +:20812000207033222846691CCDB2225402222846691CCDB22254A648B0F84400021228460A +:20814000691CCDB22254A24890F844202846691CCDB22254F6B2BCE72078401C20703422C2 +:208160002846691CCDB2225403222846691CCDB222549748006CC0F307422846691CCDB251 +:2081800022549348B0F84000C0F307222846691CCDB222548E4890F840202846691CCDB2B2 +:2081A0002254F6B295E70DF583618A48FCF767FB2078401C207045222846691CCDB2225445 +:2081C00002222846691CCDB22254814802792846691CCDB222549DF818242846691CCDB224 +:2081E0002254F6B275E74FF000083046711CCEB2385C4FEA00293046711CCEB2385C4844A2 +:208200001FFA80F9B9F1000F12D10120704981F834000020704908707049086080217048DE +:20822000EFF72FF96B48FCF7D4FC6A48FBF776FC4FF000083FE006EB0800385C00066849FA +:20824000654A127841F8220008466349097850F8211006EB0800401C385C01EB00406049D8 +:208260005D4A127841F8220008465B49097850F8211006EB0800801C385C01EB00215848B0 +:20828000554A127840F822105349097850F8211006EB0800C01C385C084451494E4A127844 +:2082A00041F822004C480078401C4B49087008F1040000F0FF08DDF82404801E4045BADC45 +:2082C00045480078402827DB43480078403800F0FF0A4023424A414801683E48FBF768FCFE +:2082E0003E48006800F580703C4908604FF000080AE03B4908F1400051F8200041F8280006 +:2083000008F1010000F0FF08D045F2DB3248007840383149087000BF40F2A760814525D17A +:208320002D480078401EC3B22D4A2C4801682948FBF73EFC2748FBF7EDFC40F2DC50F1F7FC +:20834000BFF9234938312348FCF7ABFA204890F83C0000901E48836B026CB0F844102148AA +:20836000FAF710FB01201A4981F8340049461EA0FAF708FB2078401C207031222846691CC5 +:20838000CDB2225402222846691CCDB222544FEA29222846691CCDB222542846691CCDB2FE +:2083A00004F8009006F19200C6B292E62078401C207039222846691CCDB22254042228465D +:2083C000691CCDB222540248006B020E284617E0F006002088260020F4000020F8000020E9 +:2083E000F01000208CB301086D6F64656D5F667261676D656E745F69642025640A0D000064 +:20840000691CCDB22254FE48006BC0F307422846691CCDB22254FA48008EC0F30722284633 +:20842000691CCDB22254F64890F830202846691CCDB22254F6B24CE60120F14981F889008D +:20844000B81902688A604068C860012081F834002078401C207002222846691CCDB22254C9 +:2084600008222846691CCDB222546019E4498A680260C968416005F10800C5B2E049083147 +:20848000E048FCF795FFDF48FBF7B2FEDC493031DC48FCF7CFF906F10800C6B219E62078F1 +:2084A000401C207003222846691CCDB2225408222846691CCDB222546019D1498A680260CA +:2084C000C968416005F10800C5B2F6B201E62078401C207044222846691CCDB222540822CA +:2084E0002846691CCDB222546019C5498A6A0260C96A416005F10800C5B2F6B2E9E50120D7 +:20850000BF4981F88900B919BD480A680261496841610120BA4981F834002078401C2070FD +:2085200004222846691CCDB2225408222846691CCDB222546019B2490A690260496941607F +:2085400005F10800C5B2AE491031AE48FCF787FFAC48FBF74DFEAA493031AA48FCF76AF932 +:2085600006F10800C6B2B4E52078401C207005222846691CCDB2225408222846691CCDB2BC +:20858000225460199E490A6902604969416005F10800C5B2F6B29CE50120994981F889003A +:2085A000B919102296481830EEF750FF0120944981F834002078401C207006222846691C13 +:2085C000CDB2225410222846691CCDB2225460198B491831EEF73AFF05F11000C5B206F164 +:2085E0001000C6B275E52078401C207007222846691CCDB2225410222846691CCDB22254EA +:2086000060197F491831EEF721FF05F11000C5B2F6B25EE501207A4981F88900B85D01283F +:208620001CDCB85D08B1012000E00020744981F848002078401C207008222846691CCDB2B5 +:20864000225401222846691CCDB222546C4890F848202846691CCDB2225417E00120684944 +:2086600081F848002078401C207008222846691CCDB2225401222846691CCDB222546048F0 +:2086800090F848202846691CCDB22254701CC6B21FE52078401C207009222846691CCDB2D9 +:2086A000225401222846691CCDB22254544890F848202846691CCDB22254F6B209E501200E +:2086C0004F4981F88900B85D022818DCB95D4C4880F84D102078401C20700A222846691CAB +:2086E000CDB2225401222846691CCDB22254444890F84D202846691CCDB2225417E00321F6 +:208700003F4880F84D102078401C20700A222846691CCDB2225401222846691CCDB222545A +:20872000374890F84D202846691CCDB22254701CC6B2CEE42078401C20700B222846691C83 +:20874000CDB2225401222846691CCDB222542C4890F84D202846691CCDB22254F6B2B8E484 +:208760000120274981F889004FF000084FF000094FF0000A4FF0000B3046711CCEB2385C2D +:208780004FEA00683046711CCEB2385C08EB00483046711CCEB2385C08EB00283046711CB1 +:2087A000CEB2385C80443046711CCEB2385C4FEA00693046711CCEB2385C09EB004930465E +:2087C000711CCEB2385C09EB00293046711CCEB2385C814400EE108AB8EEC00ADFED0A0A27 +:2087E00080EE201A064880ED141A00EE109AB8EEC00ADFED050A80EE201A80ED151A05E0DC +:20880000F0060020882600208096184B00F15001FD48FCF789F92078401C20700C222846DF +:20882000691CCDB2225408222846691CCDB22254F64890ED140A5FED0C0A20EE200ABDEE8E +:20884000C00A10EE10AA4FEA1A622846691CCDB22254CAF307422846691CCDB22254CAF34E +:2088600007222846691CCDB222542846691CCDB204F800A0E54890ED150A5FED1D0A20EE8F +:20888000200ABDEEC00A10EE10BA4FEA1B622846691CCDB22254CBF307422846691CCDB25A +:2088A0002254CBF307222846691CCDB222542846691CCDB204F800B006F10800C6B208E4F2 +:2088C000002000212278521C22704FF00D0C2A466B1CDDB204F802C04FF0080C2A466B1CD7 +:2088E000DDB204F802C0C94A92ED140A5FED3A0A20EE200ABDEEC00A10EE100A4FEA106C71 +:208900002A466B1CDDB204F802C0C0F3074C2A466B1CDDB204F802C0C0F3072C2A466B1CEC +:20892000DDB204F802C02A466B1CDDB2A054B74A92ED150A5FED4C0A20EE200ABDEEC00A82 +:2089400010EE101A4FEA116C2A466B1CDDB204F802C0C1F3074C2A466B1CDDB204F802C0AA +:20896000C1F3072C2A466B1CDDB204F802C02A466B1CDDB2A154F6B214E40120A34981F82B +:208980008900B85D01281ADBB85D032817DCB85D81F85C002078401C20700E222846691C57 +:2089A000CDB2225401222846691CCDB22254974890F85C202846691CCDB222541FE0B85DD8 +:2089C000012804DA0120914981F85C0003E003208E4981F85C002078401C20700E222846EC +:2089E000691CCDB2225401222846691CCDB22254864890F85C202846691CCDB22254701CAC +:208A0000C6B2D2E42078401C20700F222846691CCDB2225401222846691CCDB222547B48BD +:208A200090F85C202846691CCDB22254F6B2BCE40120764981F88900B85D01281BDBB85DD7 +:208A4000032818DCB95D714880F849102078401C207010222846691CCDB222540122284628 +:208A6000691CCDB22254694890F849202846691CCDB222541FE0B85D012804DA012163480A +:208A800080F8491003E00321604880F849102078401C207010222846691CCDB222540122C4 +:208AA0002846691CCDB22254584890F849202846691CCDB22254701CC6B276E42078401C03 +:208AC000207011222846691CCDB2225401222846691CCDB222544D4890F849202846691C67 +:208AE000CDB22254F6B260E40120484981F88900B85D012818DCB95D444880F84B102078A2 +:208B0000401C207014222846691CCDB2225401222846691CCDB222543C4890F84B2028465B +:208B2000691CCDB2225417E00121384880F84B102078401C207014222846691CCDB22254AD +:208B400001222846691CCDB22254304890F84B202846691CCDB22254701CC6B225E4207812 +:208B6000401C207015222846691CCDB2225401222846691CCDB22254244890F84B20284612 +:208B8000691CCDB22254F6B20FE42078401C20702D222846691CCDB2225404222846691CEC +:208BA000CDB222541948006E020E2846691CCDB222541648006EC0F307422846691CCDB2BF +:208BC00022541248B0F86000C0F307222846691CCDB222540D4890F860202846691CCDB22A +:208BE0002254F6B227E43046711CCEB2385C4FEA00283046711CCEB2385C40441FFA80F8A8 +:208C00004FF0000915E0000088260020F0060020B819142202FB09010DF58160EEF716FC4B +:208C20000DF58161FE48FBF7C7FE09F1010000F0FF09B9F1030FEBDBB8F1000F15D1701CB4 +:208C4000395CB01C385C01EB0020CDF80404DDF8040400F56050F349F34A02FB0010CDF879 +:208C60000404F249DDF804040866B8F12A0F15D16420F0F725FD6946E948FBF744FD9DF869 +:208C8000020038B99DF8030020B90120E74981F8890002E00020E549086600BF2078401CCC +:208CA00020702C222846691CCDB222543E222846691CCDB222544FEA28222846691CCDB2B1 +:208CC00022542846691CCDB204F80080B91960193C22EEF7BBFB05F13C00C5B206F13E000E +:208CE000C6B20BE40120D14981F88900B85D01281CDCB85D08B1012000E00020CB4981F81E +:208D000064002078401C207016222846691CCDB2225401222846691CCDB22254C34890F8AD +:208D200064202846691CCDB2225417E00120BF4981F864002078401C207016222846691C1B +:208D4000CDB2225401222846691CCDB22254B74890F864202846691CCDB22254701CC6B21C +:208D600019E42078401C207017222846691CCDB2225401222846691CCDB22254AB4890F8CB +:208D800064202846691CCDB22254F6B22AE40121A64A82F889103146721CD6B2795C080220 +:208DA0003146721CD6B2795C014488B2B0F5804F1FDA9E49A1F866002178491C21701823B5 +:208DC00029466A1CD5B26354022329466A1CD5B263549649B1F866100B1229466A1CD5B271 +:208DE0006354924991F8663029466A1CD5B2635420E043F6FF728D49A1F866202178491CF2 +:208E00002170182329466A1CD5B26354022329466A1CD5B263548549B1F866100B12294682 +:208E20006A1CD5B26354814991F8663029466A1CD5B26354B11CCEB22AE42078401C207073 +:208E400019222846691CCDB2225402222846691CCDB222547548B0F8660002122846691C11 +:208E6000CDB22254714890F866202846691CCDB22254F6B20CE401206C4981F88900B85DC9 +:208E800001281BDBB85D022818DCB95D674880F868102078401C20701A222846691CCDB299 +:208EA000225401222846691CCDB222545F4890F868202846691CCDB222541FE0B85D012855 +:208EC00004DA0121594880F8681003E00221574880F868102078401C20701A222846691CB9 +:208EE000CDB2225401222846691CCDB222544F4890F868202846691CCDB22254701CC6B2DF +:208F000017E42078401C20701B222846691CCDB2225401222846691CCDB22254434890F88F +:208F200068202846691CCDB22254F6B217E401203E4981F88900B85D01281BDBB85D022801 +:208F400018DCB95D394880F869102078401C20701C222846691CCDB2225401222846691CD5 +:208F6000CDB22254314890F869202846691CCDB222541FE0B85D012804DA01212B4880F862 +:208F8000691003E00221294880F869102078401C20701C222846691CCDB2225401222846B5 +:208FA000691CCDB22254214890F869202846691CCDB22254701CC6B281E42078401C2070E8 +:208FC0001D222846691CCDB2225401222846691CCDB22254154890F869202846691CCDB27F +:208FE0002254F6B26BE40120104981F88900B95D0E4880F86A102078401C20701E222846F8 +:20900000691CCDB2225401222846691CCDB22254064890F86A202846691CCDB2225407E09C +:2090200088260020803DD51280510100F0060020701CC6B243E42078401C20701F22284678 +:20904000691CCDB2225401222846691CCDB22254FE4890F86A202846691CCDB22254F6B2A3 +:209060002DE40120F94981F88900B85D01281BDBB85D202818DCB95DF44880F86B10207818 +:20908000401C207020222846691CCDB2225401222846691CCDB22254EC4890F86B202846FA +:2090A000691CCDB222541FE0B85D012804DA0121E64880F86B1003E02021E44880F86B1095 +:2090C0002078401C207020222846691CCDB2225401222846691CCDB22254DC4890F86B20A0 +:2090E0002846691CCDB22254701CC6B244E42078401C207021222846691CCDB2225401228A +:209100002846691CCDB22254D04890F86B202846691CCDB22254F6B22EE400200121CB4A43 +:2091200082F889103146721CD6B2795C08023146721CD6B2795C014488B2142823DB41F262 +:20914000883188421FDCC149C8662178491C2170222329466A1CD5B26354022329466A1C38 +:20916000D5B26354B949B1F86C10C1F3072329466A1CD5B26354B54991F86C3029466A1C61 +:20918000D5B2635427E0B95D142903DA1422AF49CA6603E041F28832AC49CA662178491C09 +:2091A0002170222329466A1CD5B26354022329466A1CD5B26354A549B1F86C10C1F307235D +:2091C00029466A1CD5B26354A04991F86C3029466A1CD5B26354B11CCEB212E42078401CE4 +:2091E000207023222846691CCDB2225402222846691CCDB222549548B0F86C00C0F30722D9 +:209200002846691CCDB22254904890F86C202846691CCDB22254F6B209E401208B4981F88F +:209220008900B85D01281CDCB85D08B1012000E00020864981F874002078401C20702422FA +:209240002846691CCDB2225401222846691CCDB222547E4890F874202846691CCDB2225451 +:2092600017E00120794981F874002078401C207024222846691CCDB2225401222846691C5F +:20928000CDB22254714890F874202846691CCDB22254701CC6B210E42078401C2070252259 +:2092A0002846691CCDB2225401222846691CCDB22254664890F874202846691CCDB2225409 +:2092C000F6B2EFE300200121604A82F889103146721CD6B2795C08023146721CD6B2795C47 +:2092E000014488B20A282CDBB0F5E16F29DC4FF47A714143554A91672178491C217026239B +:2093000029466A1CD5B26354022329466A1CD5B263544E49896F4FF47A72B1FBF2F1C1F3C1 +:20932000072329466A1CD5B263544849896F4FF47A72B1FBF2F1CBB229466A1CD5B26354D9 +:209340002EE0B95D0A2903DA0A21404A916703E04FF4E1613D4A91672178491C217026236D +:2093600029466A1CD5B26354022329466A1CD5B263543649896F4FF47A72B1FBF2F1C1F379 +:20938000072329466A1CD5B263543049896F4FF47A72B1FBF2F1CBB229466A1CD5B2635491 +:2093A000B11CCEB27EE32078401C207027222846691CCDB2225402222846691CCDB222543E +:2093C0002248806F4FF47A71B0FBF1F0C0F307222846691CCDB222541C48806F4FF47A7135 +:2093E000B0FBF1F0C2B22846691CCDB22254F6B258E300200121154A82F889103146721CE9 +:20940000D6B2795C08023146721CD6B2795C014488B20A2832DBB0F5B46F2FDCC0EB001136 +:2094200089004FF47A725143084AD1672178491C2170282329466A1CD5B2635402232946B5 +:209440006A1CD5B263540149C96F01E0F00600204EF66022B1FBF2F1C1F3072329466A1CA7 +:20946000D5B26354FB49C96F4EF66022B1FBF2F1CBB229466A1CD5B263542DE0B95D0A29D7 +:2094800003DAF549F34AD16702E0F449F14AD1672178491C2170282329466A1CD5B263549D +:2094A000022329466A1CD5B26354EA49C96F4EF66022B1FBF2F1C1F3072329466A1CD5B23A +:2094C0006354E449C96F4EF66022B1FBF2F1CBB229466A1CD5B26354B11CCEB2E2E22078C2 +:2094E000401C207029222846691CCDB2225402222846691CCDB22254D648C06F4EF660212F +:20950000B0FBF1F0C0F307222846691CCDB22254D048C06F4EF66021B0FBF1F0C2B2284681 +:20952000691CCDB22254F6B2BCE2B85D012802D0B85D03281ED10120C64981F88900B85DE5 +:2095400081F83500012081F834002078401C207035222846691CCDB2225401222846691CB6 +:20956000CDB22254BB4890F835202846691CCDB2225413E02078401C207035222846691C6D +:20958000CDB2225401222846691CCDB22254B14890F835202846691CCDB22254701CC6B209 +:2095A00080E22078401C207036222846691CCDB2225401222846691CCDB22254A54890F805 +:2095C00035202846691CCDB22254F6B26AE2B85D012823DC01209F4981F88900B85D08B144 +:2095E000012000E000209B4981F83600012081F834002078401C20703A222846691CCDB297 +:20960000225401222846691CCDB22254914890F836202846691CCDB2225413E02078401C43 +:2096200020703A222846691CCDB2225401222846691CCDB22254874890F836202846691CAB +:20964000CDB22254701CC6B22CE22078401C20703B222846691CCDB2225401222846691C24 +:20966000CDB222547B4890F836202846691CCDB22254F6B216E20120764981F88900B85DD5 +:20968000012826DC084690F88300B95D88420BD00120704981F83400B85D08B1012000E035 +:2096A00000206C4981F883002078401C207037222846691CCDB2225401222846691CCDB27F +:2096C0002254644890F883202846691CCDB2225417E000205F4981F883002078401C207016 +:2096E00037222846691CCDB2225401222846691CCDB22254574890F883202846691CCDB2E2 +:209700002254701CC6B2CDE12078401C207038222846691CCDB2225401222846691CCDB2C6 +:2097200022544C4890F883202846691CCDB22254F6B2B7E10120474981F88900B85D0128DB +:209740001CDCB85D08B1012000E00020414981F884002078401C20703C222846691CCDB247 +:20976000225401222846691CCDB22254394890F884202846691CCDB2225417E0002035493E +:2097800081F884002078401C20703C222846691CCDB2225401222846691CCDB222542D4882 +:2097A00090F884202846691CCDB22254701CC6B278E12078401C20703D222846691CCDB2E3 +:2097C000225401222846691CCDB22254214890F884202846691CCDB22254F6B262E101207F +:2097E0001C4981F88900B85D032817DCB85D81F837002078401C20703E222846691CCDB2B4 +:20980000225401222846691CCDB22254114890F837202846691CCDB2225417E002200D4938 +:2098200081F837002078401C20703E222846691CCDB2225401222846691CCDB22254054854 +:2098400090F837202846691CCDB22254701CC6B228E10000F0060020C0270900005C2605A7 +:209860002078401C20703F222846691CCDB2225401222846691CCDB222549E4890F837204B +:209880002846691CCDB22254F6B20BE12078401C207040222846691CCDB2225402222846EC +:2098A000691CCDB222549348C08802122846691CCDB222548F4882792846691CCDB2225455 +:2098C000F6B2EFE001208B4981F88900B85D012826DCB85D08B1012000E00020854981F8A4 +:2098E0008500084690F8850028B100F0EBFA012801D0FEF727FB2078401C20704122284674 +:20990000691CCDB2225401222846691CCDB22254784890F885202846691CCDB2225417E0F6 +:209920000020744981F885002078401C207041222846691CCDB2225401222846691CCDB2E8 +:2099400022546C4890F885202846691CCDB22254701CC6B2A6E02078401C207042222846E8 +:20996000691CCDB2225401222846691CCDB22254604890F885202846691CCDB22254F6B2FD +:2099800090E04FF000085B48B0F8EA095A49096888423CD35948008830B95749098888B268 +:2099A000564A5749FDF734FD5448008891281ADD912253495348EDF749FD002006E0504ABA +:2099C00000F19101515C1154411C88B24B49098891398142F3DC4FF0920848480088913820 +:2099E0004649088016E04548028845494548EDF72DFD42480078401C00F0FF0800203F491D +:209A000008803D480068401C3B49086002E00120394908602078401C207043222846691CC0 +:209A2000CDB222542846691CCDB204F8008032480068401E642148432E49B1F8EA19B0FB25 +:209A4000F1F0C2B22846691CCDB22254B8F1000F09DDA8F1010260192A49EDF7F7FCA8F133 +:209A600001002844C5B2F6B21CE00120214981F8E8092078401C20702A222846691CCDB227 +:209A8000225400222846691CCDB22254F6B209E00120CDF81C04F6B204E0DDF824043044B2 +:209AA000C6B200BF00BFDDF82C04401CC0B2CDF82C040DF22C4003C88842FEF696AA0D485F +:209AC00090F88900012805D1DDF81C04012801D100F090FBDDF81C04012801D1F8F74AFEE4 +:209AE000012D01DDCDF82054DDF820040DF2344DBDE8F08FF006002000010020FC00002031 +:209B0000F0120020A81E002010B5094890F8E909FF2805D0FDF75AFCFF20054981F8E9098F +:209B2000034890F8850008B1FEF70CFA10BD0000F006002070B5C0B0FF226946DE48F7F7BD +:209B40008FFF9DF80000DD49487108464079FF2802D1002040B070BD0124002500260DEB5D +:209B60000400D64902688A604068C86008340DEB040002680A614068486108340DEB040107 +:209B80001022CE481830EDF761FC10342146641C1DF8010008B1012000E00020C74981F850 +:209BA00048002046611CCCB21DF80010C34880F84D102046611CCCB21DF80000BF4981F800 +:209BC0005C002046611CCCB21DF80010BB4880F849102046611CCCB21DF80010B74880F8D2 +:209BE0004B102046611CCCB21DF800502046611CCCB21DF8000005EB00252046611CCCB258 +:209C00001DF8000005EB00452046611CCCB21DF8000005EB006500EE105AB8EEC00ADFED9B +:209C2000A80A80EE201AA54880ED141A2046611CCCB21DF800602046611CCCB21DF80000F6 +:209C400006EB00262046611CCCB21DF8000006EB00462046611CCCB21DF8000006EB006673 +:209C600000EE106AB8EEC00ADFED950A80EE201A924880ED151A2046611CCCB21DF800000D +:209C80008E4908660846026E2046611CCCB21DF8000002EB0020894908660846026E2046DA +:209CA000611CCCB21DF8000002EB0040834908660846026E2046611CCCB21DF8000002EB0C +:209CC00000607E4908662046611CCCB21DF8000008B1012000E00020784981F8640020469B +:209CE000611CCCB21DF800107448A0F86610B0F866202046611CCCB21DF8000002EB0020C9 +:209D000081B26E48A0F866102046611CCCB21DF800106A4880F868102046611CCCB21DF8AE +:209D20000010664880F869102046611CCCB21DF80010624880F86A102046611CCCB21DF8DC +:209D400000105E4880F86B102046611CCCB21DF800105A48C166C26E2046611CCCB21DF865 +:209D6000000002EB00215548C1662046611CCCB21DF80010514880F870102046611CCCB299 +:209D80001DF8000008B1012000E000204B4981F874002046611CCCB21DF80000474988675E +:209DA0000846826F2046611CCCB21DF8000002EB00204249886708462146826F601CC4B2CF +:209DC0001DF8010002EB00403C49886708462146826F601CC4B21DF8010002EB0060374951 +:209DE00088672046611CCCB21DF800003349C86708462146C26F601CC4B21DF8010002EB78 +:209E000000202E49C8670846C26F2046611CCCB21DF8000002EB00402849C8670846214605 +:209E2000C26F601CC4B21DF8010002EB00602349C8672046611CCCB21DF800001F4981F8AA +:209E400035002046611CCCB21DF8000008B1012000E00020194981F836002046611CCCB20B +:209E60001DF8000008B1012000E00020134981F883002046611CCCB21DF8000008B101204B +:209E800000E000200D4981F884002046611CCCB21DF80000094981F837002046611CCCB296 +:209EA0001DF8000008B1012000E00020034981F8850000BF01204DE600A00C08F00600208C +:209EC0008096184B10B588B00024202269467548F7F7C6FD0020744981F8E8099DF80000AD +:209EE00081F8E9090124084690F8E909FF2802D1002008B010BD2046611CCCB21DF80000F5 +:209F00006949A1F8EA090846B0F8EA292046611CCCB21DF8000002EB00206349A1F8EA093F +:209F20002046611CCCB21DF800005F49C1F8EC090846D0F8EC292046611CCCB21DF80000B4 +:209F400002EB00205849C1F8EC090846D0F8EC292046611CCCB21DF8000002EB004052493C +:209F6000C1F8EC090846D0F8EC292046611CCCB21DF8000002EB00604B49C1F8EC09D1F83A +:209F8000EC09F7F77DFD2046611CCCB21DF800004549C1F8F0090846D0F8F0292046611C9C +:209FA000CCB21DF8000002EB00203F49C1F8F0090846D0F8F0292046611CCCB21DF8000022 +:209FC00002EB00403849C1F8F00908462146D0F8F029601CC4B21DF8010002EB00603249BB +:209FE000C1F8F0092046611CCCB21DF800002E49C1F8F4090846D0F8F4292046611CCCB278 +:20A000001DF8000002EB00202749C1F8F40908462146D0F8F429601CC4B21DF8010002EB69 +:20A0200000402149C1F8F4090846D0F8F4292046611CCCB21DF8000002EB00601A49C1F8AE +:20A04000F4092046611CCCB21DF800001649C1F8F8090846D0F8F8292046611CCCB21DF8C7 +:20A06000000002EB00201049C1F8F8090846D0F8F8292046611CCCB21DF8000002EB0040E6 +:20A080000949C1F8F80908462146D0F8F829601CC4B21DF8010002EB00600349C1F8F809BB +:20A0A000012026E700900C08F00600200FB42DE9FC41DDE90F48DDE90D67DDE90B01CDE9C3 +:20A0C00000011D4808A90EC9F7F7D4FE3046F7F7F5FE1948F7F74EFE0546012D13D1F7F795 +:20A0E00099FD16484088421E1449891D3846EDF7ADF9124890F80401207010484088401E44 +:20A10000A8F8000013E0022D07D100BF0CA0F8F739FC0DA0F8F736FC07E000BF08A0F8F70B +:20A1200031FC10A0F8F72EFC00BF00202070BDE8FC015DF814FB000088260020B8240020EA +:20A140001B5B306D00000000474E5353205363616E206572726F723A204E6F2074696D65DC +:20A160000A0D0000474E5353205363616E206572726F720A0D00000038B5049C1348006F30 +:20A180000090124864300EC8114800F04DFEFCF7BBFDFCF70DFD0E4800F088FD012808D162 +:20A1A000F9F720FD4FF4A8620A492046EDF74EF909E000BF08A0F8F7E5FB09A0F8F7E2FBCD +:20A1C00000BF00202070FCF799FD38BDF006002088260020481F00201B5B306D0000000014 +:20A1E00057692D4669205363616E206572726F720A0D000070B5C0B0002400250026CD48A4 +:20A200004079FF2803D00121CB48F7F793FBC94842792046611CCCB20DF800200DEB04008C +:20A22000C4498A680260C968416004F10800C4B20DEB0400BF490A6902604969416004F157 +:20A240000800C4B20DEB04001022BA491831EDF7FDF804F11000C4B2B64890F8482020465E +:20A26000611CCCB20DF80020B24890F84D202046611CCCB20DF80020AE4890F85C202046E9 +:20A28000611CCCB20DF80020AA4890F849202046611CCCB20DF80020A64890F84B202046EE +:20A2A000611CCCB20DF80020A24890ED140ADFEDA30A20EE200ABDEEC00A10EE105AEAB2CF +:20A2C0002046611CCCB20DF80020C5F307222046611CCCB20DF80020C5F307422046611CAD +:20A2E000CCB20DF800202A0E2046611CCCB20DF80020904890ED150ADFED900A20EE200AEB +:20A30000BDEEC00A10EE106AF2B22046611CCCB20DF80020C6F307222046611CCCB20DF8DE +:20A320000020C6F307422046611CCCB20DF80020320E2046611CCCB20DF800207D4890F862 +:20A3400060202046611CCCB20DF800207948B0F86000C0F307222046611CCCB20DF80020CC +:20A360007448006EC0F307422046611CCCB20DF800207048006E020E2046611CCCB20DF895 +:20A3800000206C4890F864202046611CCCB20DF80020684890F866202046611CCCB20DF833 +:20A3A00000206448B0F8660002122046611CCCB20DF800205F4890F868202046611CCCB211 +:20A3C0000DF800205B4890F869202046611CCCB20DF80020574890F86A202046611CCCB20C +:20A3E0000DF80020534890F86B202046611CCCB20DF800204F4890F86C202046611CCCB2F8 +:20A400000DF800204B48B0F86C00C0F307222046611CCCB20DF80020464890F87020204602 +:20A42000611CCCB20DF80020424890F874202046611CCCB20DF800203E4890F878202046C4 +:20A44000611CCCB20DF800203A48B0F87800C0F307222046611CCCB20DF800203548806F6C +:20A46000C0F307422046611CCCB20DF800203148806F020E2046611CCCB20DF800202D48E7 +:20A4800090F87C202046611CCCB20DF800202948B0F87C00C0F307222046611CCCB20DF83B +:20A4A00000202448C06FC0F307422046611CCCB20DF800201F48C06F020E2046611CCCB258 +:20A4C0000DF800201B4890F835202046611CCCB20DF80020174890F836202046611CCCB2F3 +:20A4E0000DF80020134890F883202046611CCCB20DF800200F4890F884202046611CCCB247 +:20A500000DF800200B4890F837202046611CCCB20DF80020074890F885202046611CCCB281 +:20A520000DF80020224669460348F7F7AFFA40B070BD0000F006002000A00C088096184B9D +:20A54000F0B5ADF5017D00270324002500264FF4007101A8ECF795FFA148D0F8F809B0F572 +:20A56000007F7DD99E48B0F8EA09401C9C49A1F8EA09084690F8EA292046611C8CB201A904 +:20A580000A549748B0F8EA0902122046611C8CB201A90A54924802782046611C8CB201A987 +:20A5A0000A548F480088C0F307222046611C8CB201A90A548A480068C0F307422046611CC0 +:20A5C0008CB201A90A5486480068020E2046611C8CB201A90A54824890F8D8292046611C90 +:20A5E0008CB201A90A547E48B0F8D809C0F307222046611C8CB201A90A54794890F8DA2975 +:20A600002046611C8CB201A90A547548B0F8DA09C0F307222046611C8CB201A90A5470480C +:20A6200090F8DC292046611C8CB201A90A546C48B0F8DC09C0F307222046611C8CB201A97C +:20A640000A54674890F8DE292046611C8CB201A90A546348B0F8DE09C0F30722204600E0D9 +:20A66000BAE0611C8CB201A90A545D48B0F88802022819DD00BF02200855594890F8881285 +:20A6800001AA601C11545649B1F8882201ABA11C58185449ECF7DAFE5148B0F88802801CA4 +:20A6A000204484B2781CC7B24D48B0F88E0302281ADD00BF012001A90855494890F88E1363 +:20A6C00001AA601C11544649B1F88E2301ABA11C58184549ECF7BAFE4148B0F88E03801CA5 +:20A6E000204484B2781CC7B23D4890F8980400282ADD00BF032001A90855394890F898044D +:20A70000C0EBC000C1B201AA601C1154A01C84B2002012E0354901EB4011097A01AA11557C +:20A72000611C0A44314901EB40110B68136089889180E11D8CB2411CC8B2294991F89814D5 +:20A740008142E7DC781CC7B204222046611C8CB201A90A542046611C8CB201A90A54254683 +:20A76000201D84B2E11704EB5171C910A4EBC10151B12046E11704EB5171C910A4EBC10158 +:20A78000C1F1080121448CB21548D0F8F409061901A94E55C6F3072101AA681C1154C6F39F +:20A7A0000741A81C1154310EE81C1154E0B28DF8040020128DF80500781CC0B28DF8060018 +:20A7C00007492246D1F8F40901A9F7F75FF90448C0F8F46900F00CF80DF5017DF0BD000089 +:20A7E000F00600207A090020800A0020900B002010B588B00024664890F8E909FF2804D0F7 +:20A8000001216448F7F796F803E00120604981F8E9095F4890F8E9292046611CCCB20DF82F +:20A8200000205B4890F8EA292046611CCCB20DF800205748B0F8EA0902122046611CCCB285 +:20A840000DF80020524890F8EC292046611CCCB20DF800204E48B0F8EC09C0F307222046A1 +:20A86000611CCCB20DF800204948D0F8EC09C0F307422046611CCCB20DF800204448D0F894 +:20A88000EC09020E2046611CCCB20DF80020404890F8F0292046611CCCB20DF800203C48FA +:20A8A000B0F8F009C0F307222046611CCCB20DF800203748D0F8F009C0F307422046611C76 +:20A8C000CCB20DF800203248D0F8F009020E2046611CCCB20DF800202D4890F8F429204684 +:20A8E000611CCCB20DF800202948B0F8F409C0F307222046611CCCB20DF800202448D0F88C +:20A90000F409C0F307422046611CCCB20DF800201F48D0F8F409020E2046611CCCB20DF816 +:20A9200000201B48D0F8F0091949D1F8F419401A1749C1F8F809084690F8F8292046611C4D +:20A94000CCB20DF800201248B0F8F809C0F307222046611CCCB20DF800200D48D0F8F809D1 +:20A96000C0F307422046611CCCB20DF800200848D0F8F809020E2046611CCCB20DF80020A6 +:20A98000224669460348F7F781F808B010BD0000F006002000900C080246481C105C535CE8 +:20A9A00000EB032080B2704770B502460B46D05C01060024581C105C241941EB004003F10E +:20A9C0000201515C241C40EB012103F10300105C251C41EB0004181D105C0021090641EA6A +:20A9E000102100062D184C41581D105C0021090441EA10410604AD1944EB0100991D515C60 +:20AA00000024240244EA116609026C187041D91D515C641840F10001204670BD10B5044812 +:20AA2000F7F732FC0249B1F90000F7F7F7FA10BDE800002010B50449B1F900000B46012221 +:20AA40000221F7F7D3FB10BDE800002010B504460220F8F725FE01200149087010BD00004F +:20AA6000E400002010B500210120F7F719FC10BD10B501210846F7F713FC10BD33B5C1B0A3 +:20AA80000446214601A8429AF5F74AFA002808DD01A8ECF701FD85B22A4601A90120F8F758 +:20AAA0009BFA43B030BD2DE9F84380460D4616461F4600242BE004EBC40131444878F9F7EE +:20AAC000A1FD05F1080101EB4411887104EBC401705CF9F79BFD05F1080101EB4411C8711E +:20AAE00005F1080000EB441004EBC401314451F8032F02608988818004EBC40030448178E1 +:20AB000005F1080000EB44100172601CC4B2BC42D1DB05F5806009A91AC9089AC0E90434F7 +:20AB2000C0E902210B980090404608A90EC900F061F8D5F818140844C5F818042F70BDE85D +:20AB4000F8832DE9F84380460D4616461F46002439E006EB44114878F9F754FD05F10801CC +:20AB600001EB4411887106EB44110878F9F74EFD05F1080101EB4411C87105F1080000EB38 +:20AB8000441006EB44114A6802600989818006EB4410817805F1080000EB4410017206EB95 +:20ABA0004410418905F1080000EB4410418106EB4410D0E9041005F1080202EB4412C2E978 +:20ABC0000410601CC4B2BC42C3DB05F5806008A91EC908301EC00B980090404608A90EC90A +:20ABE00000F008F8D5F818140844C5F818042F70BDE8F8830FB410B5044600207CB1012C3C +:20AC00001BD1DDE90412114401EB4101CA00069902EBC1014FF47A72B1FBF2F00DE0DDE961 +:20AC20000412114401EB41018A00069902EB81014FF47A72B1FBF2F000BF00BF10BC5DF887 +:20AC400014FB00000FB59DF80000174981F84805BDF802101448A0F84A159DF8041080F82B +:20AC60004C159DF8051080F84D159DF8061080F84E159DF80C1080F854150299C0F850151F +:20AC800090F85405012808D19DF807000C2804DD0C21054880F84F1504E09DF807100248F0 +:20ACA00080F84F150FBD0000401F0020F0B5E9B00446002500260127002058490870584899 +:20ACC000FCF7F4FA97E0206B10B12046F9F744FB544890F8580530B101280DD002287CD05D +:20ACE000032808D132E001204E4981F858052046FAF755FE06467DE001212046FAF788FD5F +:20AD00000646484890F854150123B0F8500580B2444A92F84E25CDE90331CDE9012041483E +:20AD200090F84F0500903F4890F84D35B0F84A2590F84C152046FAF77FFD06460EB1012512 +:20AD400000270220374981F8580553E00020659066906790689065A92046FAF7C9FD314883 +:20AD600090F8540504281AD14FF490711CA8ECF788FB2C48B0F8441564AB1CAA00F22440CD +:20AD8000FAF794FD65A80FC88DE80F009DF890311CAA244908310120FFF785FE21E0214803 +:20ADA00090F8540501281CD14FF4C07104A8ECF768FB1C48B0F8441564AB04AA00F22440BE +:20ADC000FAF785FD65A80FC88DE80F009DF8903104AA14490831012000E008E0FFF7B1FE70 +:20ADE00000BF012500200F4981F8580502E0F7F7F7FB00BF00BF012D04D0084800780128ED +:20AE00007FF461AF0648FCF789FA04480078012800D10027384669B0F0BD0000040100209D +:20AE2000A0240020401F00200FB410B5044600200B4981F85805087200210948C0F82014BB +:20AE400008490948FCF76CF942F210710648FCF717FA03A80FC8FFF7F5FE10BC5DF814FB56 +:20AE6000401F002019680108A024002000000048010000000000004801000000000000480B +:20AE800001000000000000480100000000000048010000000000004801000000000000488E +:20AEA00001000000000000480100000000000048010000000000004801000000000000486E +:20AEC00001000000000000480100000000000048010000000000004801000000000000484E +:20AEE00001000000000000480100000000000048010000000000004801000000000000482E +:20AF000001000000000000480100000000000048010000000000004801000000000000480D +:20AF20000100000000000048010000000000004801000000000000480100000000000048ED +:20AF40000100000000000048010000000000004801000000000000480100000000000048CD +:20AF60000100000000000048010000000000004801000000000000480100000000000000F5 +:20AF800000000000000000006CAE0108240A0320280A03202204040025DA0008B5DA000820 +:20AFA00049DA0008BDDA0008FDD90008ADDA00086C7AD8AC5772123456789ABCDEF01234A9 +:20AFC00056789ABCDEF0FEDCBA0987654321FEDCBA098765432100000000000000000000A5 +:20AFE00000000000000000000000000044000800400508013A799C00F4010000FFFFFFFF77 +:20B00000480101000000000012000000240000003600000040000000060000000C00000028 +:20B020001000000000000000010000000200000003000000010000000300000005000000F1 +:20B040000100000001000000060000000A00000020000000020000000400000008000000B0 +:20B060001000000040000000800000000001000000020000000000000000000000000000FD +:20B080000000000001000000020000000300000004000000A0860100400D0300801A06008F +:20B0A00000350C0040420F0080841E0000093D0000127A000024F40000366E010048E801DC +:20B0C000006CDC020000000000000000000000000000000001000000030000000200000020 +:20B0E00002000000010000000200000002000000060000000400000003000000020000003A +:20B1000004000000040000000C0000000800000006000000040000000800000004000000FD +:20B120000C0000000800000006000000040000000800000019ED82AEED214C9D4145228E86 +:20B1400011FE000004030202010101010000000000000000000000000100000000000000D0 +:20B160000000000000000000000000000300000000000000000000000000000000000000CC +:20B18000000011100000211000003110000000000100000002000000000000001200000007 +:20B1A00000000000030000000400000000000000120000000000000003000000040000006F +:20B1C00068616C5F6D63755F70616E6963001F1C1F1E1F1E1F1F1E1F1E1F1F1D1F1E1F1E09 +:20B1E0001F1F1E1F1E1F00000000000002000000000000000200000005000000000000008E +:20B20000020000000000000002000000070000001F1D1F1E1F1E1F1F1E1F1E1F2323232329 +:20B220002323203D3D3D3D3D20414452204841532053574954434845442046524F4D204D48 +:20B240004F42494C4520544F20535441544943203D3D3D3D202323232323230D0A0D0A00A4 +:20B26000232323232323203D3D3D3D3D20424F41524420564F4C5441474520544F4F204C73 +:20B280004F572C205354415920494E20414952504C414E45204D4F4445203D3D3D3D2023BC +:20B2A00023232323230D0A0D0A000000232323232323203D3D3D3D3D204C523131313020ED +:20B2C0004D6F64656D20547261636B65722064656D6F206170706C69636174696F6E203DBA +:20B2E0003D3D3D202323232323230D0A0D0A00005365742041445220746F204C5231313100 +:20B30000305F4D4F44454D5F4144525F50524F46494C455F4E4554574F524B5F534552565E +:20B3200045525F434F4E54524F4C4C45440A0D0A0D000000424C455F4354524C5F4170700C +:20B340005F4E6F74696669636174696F6E3A204556545F424C55455F4741505F5041495215 +:20B36000494E475F434D504C542C2070616972696E675F636F6D706C6574652D3E5374618F +:20B38000747573203D2025640A0D00004C5231313130203A206C6F726177616E3A252330B3 +:20B3A0003258202F206669726D776172653A2523303458202F20626F6F746C6F616465725F +:20B3C0003A2523303358202F2066756E6374696F6E616C6974793A25233033580A0D0000E4 +:20B3E000447100080400002098050000A07A0008BC710008000003204C0A0000A07A0008DD +:14B40000BC7100089C05002074330000B2FF0008298A449457 +:040000050800013DB1 +:00000001FF diff --git a/hex_merged/lr1110_modem_tracker_US915.hex b/hex_merged/lr1110_modem_tracker_US915.hex new file mode 100644 index 0000000..7881d2d --- /dev/null +++ b/hex_merged/lr1110_modem_tracker_US915.hex @@ -0,0 +1,3484 @@ +:020000040800F2 +:20000000C82300205101000875280008A12400085D0100085F0100086101000800000000D1 +:20002000000000000000000000000000D1310008F90A000800000000AB2C00083932000859 +:200040006B0100086B0100086B010008EB2C00086B0100086B0100086B0100086B01000855 +:200060006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008E0 +:200080006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008C0 +:2000A0006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008A0 +:2000C0006B0100086B0100086B0100086B0100089F4400086B0100086B0100086B01000809 +:2000E0006B0100086B0100086B0100086B010008A7240008AF2400086B0100086B0100089A +:200100006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B0100083F +:200120006B0100086B010008570A00086B0100086B0100086B0100086B010008DFF80CD0EB +:2001400000F096F800480047D9520008C82300200648804706480047FEE7FEE7FEE7FEE716 +:20016000FEE7FEE7FEE7FEE7FEE7FEE7913200083D0100082DE9F05F0546002092469B4687 +:2001800088460646814640241BE0284641464746224600F05CF853465A46C01A914110D329 +:2001A00011461846224600F043F82D1A67EB01084F4622460120002100F03AF817EB0009E9 +:2001C0004E41201EA4F10104DFDC484631462A464346BDE8F09F10B540EA01040346A407E3 +:2001E00003D009E010C9121F10C3042AFAD203E011F8014B03F8014B521EF9D210BDD2B261 +:2002000001E000F8012B491EFBD270470022F6E710B513460A4604461946FFF7F0FF20468D +:2002200010BD421C10F8011B0029FBD1801A7047202A04DB203A00FA02F100207047914011 +:20024000C2F1200320FA03F3194390407047202A04DB203A21FA02F00021704721FA02F35D +:20026000D040C2F1200291400843194670470000064C074D06E0E06840F0010394E80700DC +:2002800098471034AC42F6D3FFF75CFF245700085457000870B58C1810F8015B15F00703C1 +:2002A00001D110F8013B2A1106D110F8012B03E010F8016B01F8016B5B1EF9D12B0705D4D8 +:2002C0000023521E0DD401F8013BFAE710F8013BCB1A921C03E013F8015B01F8015B521EAE +:2002E000F9D5A142D8D3002070BD704700B587B01C2205496846FFF76EFF03F00FF968466C +:2003000002F068FE07B000BD5055000810B500F005FD00F00FFD4FF48030064909680143BA +:20032000044A116000BF00F0D7FB00F005F8FFF7DCFF10BD90080058F0B585B01421684645 +:20034000FFF764FF002500260027002427E0344800EBC400807900B3314850F83400B0F13A +:20036000904F06D02F49084448B1B0F5806F12D10BE02B4800EBC400808805430CE02848DB +:2003800000EBC4008088064306E0254800EBC4008088074300E000BF00BF601CC4B2222C6B +:2003A000D5DB0020029001200190032003908DB10095012002F00CF9012002F04FF969467E +:2003C0004FF0904000F08EFE002229464FF0904000F063FF8EB10096022002F0F9F80220A4 +:2003E00002F03CF969460F48404200F07BFE002231460C48404200F050FF7FB1009704204C +:2004000002F0E6F8042002F029F96946064800F069FE00223946044800F03FFF05B0F0BD03 +:200420004054000800FCFFB70008004810B502F097FF0749002001F09BFDFFF767FF01215A +:20044000084604F03BF802F0B5F904F099FD10BD80020020704770B50446606800F10B059F +:200460002888B0F5124F04D1A81C00F005F8207000E000BF00BF70BD70B50546012000F0A4 +:200480006DF9287890B9012670070078022804D100207107087004F0E9F9FFF727FF0021D5 +:2004A000012004F00BF800F03BF836E000BF002002F0BAFD0446FF2C01D104F0D7F944B163 +:2004C000012000F05BF903E00121002001F020F8FAE74FF00050007802280ED100204FF039 +:2004E0000051087002F0B0FD012000F047F903E00121002001F00CF8FAE7022001070870A6 +:200500000021084602F074FD012000F037F903E00121002000F0FCFFFAE7304670BD000034 +:2005200010B58EB030222A4902A8FFF754FE00F0EFF90121022003F0C1FF264A0021012080 +:2005400003F0F8FF02A802F037FD00F06FF902F0BBFD062004F080FC00BF4FF400401E49A0 +:20056000086100BF00F0CAFA00F02AF9044660791A49087220794872E0788872A078C87295 +:20058000607808732078401C487360798DF8050020798DF80400E0788DF80300A0788DF857 +:2005A000020060788DF801002078401CC0B28DF800006A460621002004F0A9FC084B0022EB +:2005C0000849104601F094FC00F00EF80EB010BDA055000879510008004000581F000020CC +:2005E000510A00081800002000B587B00020039004900590069009480D2100221346CDE952 +:2006000000210290A0228021002004F02CFA04490E2004F0B7FA07B000BD00009255000807 +:200620001F00002070B5054615B1012D0AD104E00124204603F06AFF05E00124204603F00E +:200640008FFF00E000BF00BF70BD70B504462546696801F1080002F075FD064616B1012044 +:20066000287001E00020287070BD704700B585B014216846FFF7CAFD012001F0C5FF0820DD +:20068000009001200190002002900220039069464FF0904000F026FD012208214FF0904085 +:2006A00000F0FBFD012001F0AFFF4FF40040009001200190002002900220039069464FF078 +:2006C000904000F00FFD00224FF400414FF0904000F0E3FD012001F097FF1120009001203F +:2006E0000190002002900220039069464FF0904000F0F8FC012211214FF0904000F0CDFD42 +:2007000005B000BD10B586B00446142101A8FFF77DFD022001F078FF102001F075FF0D4860 +:2007200030F814000190012002900020039002200490094951F8240001A900F0D3FC054A59 +:2007400032F81410044A52F82400012200F0A5FD06B010BDCE5500083400002010B50446C9 +:20076000044A32F81410044A52F82400012200F094FD10BDCE5500083400002010B5044622 +:20078000044A32F81410044A52F82400002200F084FD10BDCE5500083400002010B5044613 +:2007A000044A32F81410044A52F8240000F06EFD10BD0000CE550008340000207047000083 +:2007C0002DE9F04100BF164800680646701CE0B100BF1348001D00686FF07F4101EA102803 +:2007E00000BF00BF0E48001D077800BF0D490E70300A4870300C88700846C77081F804804E +:200800004FEA182048710D4607E0002002F024FA04460CB1254600E0034D2846BDE8F0811E +:200820008075FF1F190000206C550008F0B58BB00020059004F020FCFFF7C2FF07463A467A +:200840000621002004F063FB4EF66E50079000BF29480068069006AA06212E2004F057FBCD +:20086000264A1021182004F052FB254A1021082004F04DFB1821012004F01AFB04F085FA84 +:20088000002444F00104002C18DD1EA508A809A90AAB0C22CDE900100021204604F04DF84C +:2008A0002846FFF7BEFCC6B2334600220095BDF82410BDF8280004F08DFA00BF05A80223A0 +:2008C00000220090BDF82010BDF8280004F082FA002004F02BF900200C491023CDE901306D +:2008E000CDE90310082000231A4601210090084604F06CF80BB0F0BD8075FF1F72550008E2 +:2009000082550008424C45636F72650007B201001CB504480090044801906946034804F04A +:2009200087FB1CBD24000320250600084B06000810B500BF19480068C0F3007028B900BF79 +:2009400016480068C0F3406028B34FF00050007828B900F027F810B101F006FE1DE04FF0BA +:200960000050007850B900F01DF838B901204107087007204870FF2088700EE04FF000505C +:200980000078012809D04FF000500078022804D001F0FCFD01E001F0F9FD10BD940000586D +:2009A0007047000010B50D4B19680D4BD3F88030DBB24FF0006404EB03331A1FB1F1006F70 +:2009C00001D3914201D9002006E0064C0B68A34201D0002000E0012010BD0000407100086E +:2009E00000400058298A449430B50446039D21600020E06020616061A061626023812577DF +:200A000005F0020020B1208910B14FF0FF3030BD0020FCE710B5044654B90B48006818B1A6 +:200A2000002009490968884700200849087009E00120064908700448006818B10120024961 +:200A40000968884710BD00005C000020EC00002003F02CFF704710B5002001F0E3FC10BDAA +:200A60000F4B02689A4206D2426C92080D4B03EB8202826406E0426C92080A4B1C3303EB46 +:200A8000820282640278083A1423B2FBF3F1054A8032C26401F01C0301229A400265704716 +:200AA000080402400008024001794A1E064B03EB82024265044A403282654A1E02F003034B +:200AC00001229A40C26570470009024010B5002001F0B6FC10BD000008B5FFF7F7FF0220D0 +:200AE0000023C202024900900248FFF77DFF08BD3803002018030020704700001FB5134837 +:200B00000068C0B2441E022000900007407801900198062805D200204FF00051087003F0DE +:200B2000C5FE4FF0005080780290DDE901010844A04202D90198201A029000F0BBFA03A952 +:200B4000684600F02DFA00F069FA1FBD80400058704700000348406940F2FA71884301492C +:200B600048617047004000581E48006800F40070B0F5007F16D11B48006820F4007019498F +:200B8000086000BF0846006840F4006008600846006820F40060086000BF0846006840F441 +:200BA000007008600F48006800F48060B0F5806F16D10C48006820F480600A49086000BF25 +:200BC0000846006840F4805008600846006820F48050086000BF0846006840F48060086000 +:200BE00070470000004000580649496921F4FF61022202EBC00242F480321143014A516124 +:200C0000704700000040005810B50849496941F00101064C6161026000BF00BF00BFBFF325 +:200C20006F8F00BF00BF00BF436010BD00400058F0B50246802314460D46104E766946F4BD +:200C400080260E4F7E6100BFEFF31086304672B600BF2E682660241D2D1D5E1EF3B2002B2B +:200C6000F7D100BF054E3669C6F30046002EF9D100BF80F3108800BFF0BD00000040005836 +:200C800070B5054600F00EFB064606E000F00AFB801BA84201D3032070BD1E48006900F458 +:200CA0008030B0F5803FF1D01A48046904F0010020B100BF01201749086100BF4CF2FA30FA +:200CC000044000BF04F0404030B11248806904F0404108430F49886124F0404018B124F007 +:200CE00040400C49086100BF1CB10B4844600120D2E706E000F0D6FA801BA84201D3032037 +:200D0000CAE70448006900F48020B0F5802FF1D00020C1E700400058C002002000BF044877 +:200D2000406840F001000249486000BF70470000002004E000BF0448406840F0020002493D +:200D4000486000BF70470000002004E070B50446002594F82500022803D00420E0630125A2 +:200D600034E02068006820F00E00216808602068006820F0010021680860A06C006820F4E6 +:200D80008070A16C086094F8440000F01C0101208840216C4860D4E913104860606D40B1AD +:200DA000606D006820F48070616D0860D4E916104860012084F8250000BF002084F82400F8 +:200DC00000BFA06B10B12046A16B8847284670BD70B50446206C05682068066894F844007E +:200DE00000F01C01042088402840E0B106F00400C8B12068006800F0200028B920680068BD +:200E000020F004002168086094F8440000F01C0104208840216C4860206B002856D0204690 +:200E2000216B884752E094F8440000F01C0102208840284018B306F0020000B32068006890 +:200E400000F0200040B92068006820F00A0021680860012084F8250094F8440000F01C01EF +:200E600002208840216C486000BF002084F8240000BFE06A50B32046E16A884726E094F8B6 +:200E8000440000F01C01082088402840F0B106F00800D8B12068006820F00E002168086082 +:200EA00094F8440000F01C0101208840216C48600120E06384F8250000BF002084F82400B3 +:200EC00000BF606B10B12046616B884770BD000070B504460CB9012070BD2F49206888424D +:200EE0000BD22E492068401A1421B0FBF1F0800060642A48083820640AE027492068401A45 +:200F00001421B0FBF1F080006064234808382064022084F825002068056847F6F070854380 +:200F2000D4E9020108432169084361690843A1690843E1690843216A0843054320680560C7 +:200F40002046FFF78DFDA068B0F5804F01D1002060602079A16C0860D4E91310486060681F +:200F600060B16068042809D82046FFF79DFD0020616D0860D4E91610486003E000206065EC +:200F8000A065E0650020E063012084F82500002084F8240000BF9FE7080402400800024045 +:200FA0002DE9F04104460F4600BF1B480078012802D10220BDE8F08101201749087000BFC5 +:200FC000002048604FF47A70FFF75AFE0646E6B92068022817D1C01E386065680BE02846AD +:200FE000FFF702FE4FF47A70FFF74AFE06460EB13D6005E06D1CD4E901010844A842EED8BF +:2010000000BFFFF7A7FDFFF7AFFD00BF00200249087000BF3046CDE7C002002000200649F9 +:20102000496941F00041044A51611146496901F0004101B901207047004000582DE9F041E0 +:201040000646884614461D4600BF18480078012802D10220BDE8F08101201449087000BF39 +:20106000002048604FF47A70FFF70AFE0746AFB9012E05D122462B464046FFF7C5FD03E0C9 +:2010800021464046FFF7D4FD4FF47A70FFF7F8FD074607484069B0430549486100BF002076 +:2010A0000249087000BF3846D4E70000C00200200040005800200849496901F0004151B1A4 +:2010C0000649054A9160064991601146496901F0004101B101207047004000582301674514 +:2010E000AB89EFCD70B503460022BDE0012696400D6805EA0604002C72D04D68012D08D03F +:201100004D68022D05D04D68112D02D04D68122D13D1986856000325B540A8435600CD6890 +:20112000B54028439860586801259540A8430D79C5F30015954028435860D86856000325A8 +:20114000B540A84356008D68B5402843D8604D68022D02D04D68122D13D1D60803F1200547 +:2011600055F826005507EE0E0F25B540A8435607F60E0D69B5402843D60803F1200545F825 +:201180002600186856000325B540A8430D7905F003055600B540284318604D6805F080551B +:2011A000B5F1805F5FD1334D960855F8260095072E0F0F25B540A843B3F1904F01D1002582 +:2011C00015E02D4DAB4201D1012510E02B4DAB4201D102250BE02A4DAB4202D1032506E03D +:2011E00041E0284DAB4201D1042500E007259607360FB54028431F4D960845F82600224D47 +:201200002868A0434D6805F48035B5F5803F00D120431D4D28602D1D2868A0434D6805F4FE +:201220000035B5F5003F00D12043174D2D1D2860154D803D2868A0434D6805F48015B5F5A7 +:20124000801F00D12043104D803D28602D1D2868A0434D6805F40015B5F5001F00D120439C +:20126000094D7C3D2860521C0D68D540002D7FF43DAF70BD08000140000400480008004841 +:20128000000C0048001000488008005842690A400AB1816200E0816170470AB1816100E039 +:2012A000816270470148006870470000400000200348006803490978084401490860704797 +:2012C000400000204800002010B50024032000F0CBF80F2000F008F808B1012401E000F0B9 +:2012E0002DF8204610BD000070B50446002511480078D8B100F036F90E4909784FF47A7282 +:20130000B2FBF1F1B0FBF1F6304600F050FA58B9102C07D200222146501E00F067F8064842 +:20132000046004E0012502E0012500E00125284670BD000048000020440000207047000013 +:2013400010B501460846002807DB00F01F0301229A40034B440943F8242000BF10BD000074 +:2013600080E200E010B501460846002817DB00F01F0301229A400B4B440943F8242000BFC7 +:2013800000BF00BFBFF34F8F00BF00BF00BF00BF00BF00BFBFF36F8F00BF00BF00BF00BF19 +:2013A00010BD000080E100E001460846002809DB00F01F0301229A4043099B0003F1E02391 +:2013C000C3F8002100BF704710B501460846002807DB00F01F0301229A40034B440943F872 +:2013E000242000BF10BD000000E200E02DE9F05F80460D46164603F01DFA074639462A463B +:20140000334601F00700C0F1070ABAF1040F02D94FF0040A01E0C0F1070AD14600F1040AFA +:20142000BAF1070F02D24FF0000A01E0A0F1030AD4464FF0010A0AFA09FAAAF1010A0AEA4A +:20144000020A0AFA0CFA4FF0010B0BFA0CFBABF1010B0BEA030B4AEA0B042146404603F051 +:20146000F1F9BDE8F09F000000BF00F00702064B19684FF6FF031940044B0B4343EA022137 +:20148000014B196000BF70470CED00E00000FA051248006820F48040104A10601048006819 +:2014A000104AB0FBF2F0322200FB02F100E0491E0A481430006800F40070B0F5007F01D164 +:2014C0000029F4D105481430006800F40070B0F5007F01D1032070470020FCE70004005892 +:2014E0003C00002040420F000348006840F4804001490860704700000004005803480068E0 +:2015000040F4807001490860704700000004005870B504460D4654B91048006800F40070EF +:20152000B0F5007F0AD1FFF7B3FF38B170BD0B480068C0F3402008B9FFF7D6FF08480068DC +:2015400020F0040006490860012D01D130BF02E040BF20BF20BF00BFE8E700001404005834 +:2015600010ED00E010B500F033F84FF0B041896801F0F0010909034A52F82110B0FBF1F045 +:2015800010BD0000D455000810B5FFF7EBFF4FF0B041896801F4E061090A034A12F82110B6 +:2015A00001F01F01C84010BD1456000810B5FFF7D9FF4FF0B041896801F46051C90A034A59 +:2015C00012F8211001F01F01C84010BD145600082DE9F04101F077F806463EB901F07FF826 +:2015E000C0F30310234951F820403FE0042E01D1214C3BE0082E07D101F06BF8012801D108 +:201600001D4C33E01D4C31E001F072F80746012F0FD0022F02D0032F0AD101E0164D10E0D9 +:2016200001F057F8012801D1134D00E0134D08E000BF01F054F8C0F303100E4951F8205015 +:2016400000BF00BF01F05AF868434FF0B041C96801F07001012202EB1111B0FBF1F14FF05D +:20166000B040C06802EB5070B1FBF0F42046BDE8F0810000345600080024F4000048E801BE +:2016800010B504460CB9012010BD94F8210028B9002084F82000204600F06CF8022084F8E6 +:2016A000210000BFCA202168486253202168486200BF204601F0FAFA48B100BFFF2021681D +:2016C000486200BF042084F821000120DCE7206880682749084021688860216960680843C6 +:2016E000A1690843216889680843216888602168E068086120680169208941EA0040216896 +:2017000008612068C06820F080002168C8602068C06C20F003002168C8646169E069084395 +:201720002168C96C08432168C8642068806800F0200090B9204600F01EF870B100BFFF20B7 +:201740002168486200BF042084F8210000BF002084F8200000BF012096E700BFFF20216897 +:20176000486200BF012084F8210000208CE70000BFFF8FFF704770B504462068C06820F07D +:20178000A0002168C860FFF78DFD054607E0FFF789FD401BB0F57A7F01D9032070BD20681F +:2017A000C06800F020000028F1D00020F6E770B504462546681EB0F1807F01D301200FE027 +:2017C000681E4FF0E02148610F214FF0FF3003F039F800204FF0E0218861072008610020DF +:2017E00070BD704770477047704700002DE9F04704462068C569206806682068876840F6F0 +:201800000F0005EA0008B8F1000F0FD105F0200060B106F0200010B907F0805030B1E06E2F +:2018200010B12046E16E8847BDE8F087B8F1000F7ED06E48384018B96D4830400028F7D02E +:2018400005F0010058B106F4807040B1012021680862D4F8880040F00100C4F8880005F0DC +:20186000020058B107F0010040B1022021680862D4F8880040F00400C4F8880005F004009A +:2018800058B107F0010040B1042021680862D4F8880040F00200C4F8880005F0080070B157 +:2018A00006F0200010B95148384040B1082021680862D4F8880040F00800C4F8880005F463 +:2018C000006060B106F0806048B14FF4006021680862D4F8880040F02000C4F88800D4F87E +:2018E0008800002844D005F0200050B106F0200010B907F0805020B1E06E10B12046E16ED3 +:201900008847D4F888902068806800F04000402802D009F0280028B3204601F04BFF206815 +:20192000806800F04000402818D12068806800E01FE020F0400021688860A06F50B12D48A9 +:20194000A16F8863A06FFFF701FA88B1A06F816B88470DE02046FFF747FF09E02046FFF7B5 +:2019600043FF05E02046FFF73FFF0020C4F888005AE705F4801050B107F4800038B14FF4D0 +:201980008010216808622046FFF72DFF4CE705F0800058B106F0800010B907F4000028B178 +:2019A000206F10B12046216F88473DE705F0400030B106F0400018B1204601F00FFF33E75A +:2019C00005F4000030B106F0804018B12046FFF709FF29E705F0807030B106F0004018B175 +:2019E0002046FFF7FEFE1FE700BF1DE701000010200100049D37000810B504460CB90120BF +:201A000010BDA06900B100E000BFD4F8800028B9002084F87C00204600F02AF82420C4F8E3 +:201A200080002068006820F0010021680860204601F0E6FE012800D1E2E7A06A10B1204605 +:201A400001F0F6FD2068406820F49040216848602068806820F02A00216888602068006852 +:201A600040F0010021680860204601F05DFEC7E710B586B00446142101A8FEF7C7FB46497B +:201A80002068084400287DD100BF012000F0AEFD4FF40070019002200290002003900320B3 +:201AA00004900720059001A94FF09040FFF71AFB012000F09BFD4FF4806001900220029001 +:201AC00000200390032004900720059001A94FF09040FFF707FB012000F088FD4FF40060F6 +:201AE0000190022002900390032004900720059001A94FF09040FFF7F5FA012027490968FB +:201B000021F0030101434FF0B042C2F8881000BF80031146096E014311661146096E01400F +:201B2000009100BF00BF00220F212420FFF75EFC2420FFF739FC00BF00BF022000F03AFD7A +:201B4000042000F037FD1648164908600F2048601021144881600021C1608021016100216D +:201B600041618161C1610162FFF7B2F900BF0D486067846200BF00220F213A20FFF736FC67 +:201B80003A2000E003E0FFF70FFC00BF00E000BF00BF06B010BD000000C8FEBF8800005822 +:201BA000440402402002002010B5044606492068084430B90548006810B10448006880474D +:201BC00000E000BF00BF10BD00C8FEBF14000020704770477047000010B5024800688047BE +:201BE00010BD00007000002010B52021024800F01BFDFFF7F1FF10BD000C005810B500F064 +:201C00000FF80121014800F00DFD10BD000C005810B50121014800F00CFD10BD000C0058CD +:201C200008B507E06946064800F0A4FD0549009809688847024800F08CFD0028F2D008BDDA +:201C40003C0A03206C00002010B50121014800F002FD10BD000C00584FF400700C490968C6 +:201C600001430B4A116000BF00BF0949B43909680143074AB43A116000BF40BF20BF00BFDC +:201C80000448006840F400400249086000BF7047D40800580C04005808B54FF480104FF088 +:201CA000B041096D01434FF0B04211651146096D0140009100BF00BF00BF0A48006840F00C +:201CC00001000849086000BF00BF0846006840F48030086000BF2C20FFF766FB2D20FFF725 +:201CE00063FB08BD000C005810B50821054800F09BFC0548006880470821024800F0ABFC15 +:201D000010BD0000000C00583000002010B504460821084800F096FC30B10748046008217B +:201D2000044800F08AFC04E0A0470821014800F092FC10BD000C00583000002010B50221BD +:201D4000144800F09BFC40B11248001D01680220884310B100F036F81AE001210D4800F0A2 +:201D60008DFC40B10B48001D01680120884310B1FFF744FF0CE00821064800F07FFC38B173 +:201D80000448001D01680820884308B100F04CF810BD0000000C005810B50221024800F03E +:201DA00043FC00F003F810BD000C005810B50349C968086802490968884710BD000003209B +:201DC0007400002010B500F007F80221014800F029FC10BD000C005808B507E06946064868 +:201DE00000F0C8FC0549009809688847024800F0B0FC0028F2D008BD440A0320780000206B +:201E000010B50221014800F014FC10BD000C005810B50221034800F01EFC0221014800F0C7 +:201E20000CFC10BD000C005810B500F007F80821014800F0F7FB10BD000C005808B506E08D +:201E40006946064800F096FC009801F065FB034800F07FFC0028F3D008BD0000BC010320D4 +:201E600010B50821014800F0E4FB10BD000C005810B502211D4800F0E5FB48B91B48001D8D +:201E800001684FF40030884310B1FFF785FF2BE00221164800F0D6FB48B91448001D016830 +:201EA0004FF40030884310B1FFF776FF1CE008210E4800F0C7FB48B90C48001D01684FF46D +:201EC0000020884310B1FFF70FFF0DE02021074800F0B8FB40B90548001D01684FF4001013 +:201EE000884308B1FFF780FE10BD0000000C00582DE9F04706460F4690469946002402F000 +:201F0000F5FC824672B601E0601CC4B2062C07DA04EB4400154901EBC000007B0028F3D156 +:201F2000062C1CD0012004EB4401104A02EBC1010873504602F0F5FC04EB44000B4901EBBE +:201F4000C000066104EB440001EBC00080F80D8004EB440041F830903C70002503E0504600 +:201F600002F0DFFC01252846BDE8F087F80000202DE9F04106460F465A48076000BFCA2032 +:201F800058490968096848625320564909680968486200BF5448006840F020005249086060 +:201FA0000846006800F00700C0F104004F4908704D480830006800F4FE004FF4FE0191FABB +:201FC000A1F1B1FA81F1C840401C49490870464808300068C0F30E00401C46490880084634 +:201FE0000088401E424909784843A0F5A0703F49097820FA01F54FF6FF70854202D33E49CF +:20200000088001E03C490D804FF400203B49096801433A4A116000BF00BF38498031096893 +:202020000143364A8032116000BF002E3ED1012033490870801E33490860002408E00020FA +:2020400004EB4401304A02EBC1010873601CC4B2062CF4DB06202D49087022480068006867 +:20206000806820F480601F490968096888601D4800680068C06800F0800060F490601949DF +:2020800009680968C8604FF400201C490C3108600320FFF755F9134800680068806840F41B +:2020A0008040104909680968886009E00D4800680068C068C0F3802010B10320FFF784F95D +:2020C00000BFFF20074909680968486200BF002203210846FFF78AF90320FFF765F9BDE85E +:2020E000F0810000040000200828004008000020090000200A0000200C00002000080058D4 +:20210000900100208C010020F80000208801002070B505460E461446A04770BD2DE9F04127 +:2021200002F0E4FB074672B600BFCA2048490968096848625320464909680968486200BF46 +:20214000434800680068806820F4806040490968096888603F48047804EB44003E4901EB4C +:20216000C000007B02284DD104EB440051F8305004EB440001EBC000066938480078002872 +:202180003AD004EB440001EBC000407B01281BD10121204602F000FB384602F0C2FB04EBF5 +:2021A00044002D4A02EBC0004168204600F05AF800BFCA20264909680968486253202449E2 +:2021C00009680968486211E0384602F0AAFB204600F0AEF800BFCA201D49096809684862D6 +:2021E00053201B4909680968486200BF2A4621463046FFF78DFF21E000F08CFD384602F004 +:2022000090FB1BE000BF124800680068C068C0F380000028F7D00E4800680068C06800F0C7 +:20222000800060F490600A4909680968C8604FF400200B490860384602F073FB00BFFF20A2 +:20224000034909680968486200BFBDE8F08100000400002088010020F8000020900100203B +:202260000C0800582DE9F04104460D4604EB44002B4901EBC000007B022802D1204600F0ED +:2022800057F802F033FB804672B60320FFF76AF800BFCA20234909680968486253202149E8 +:2022A00009680968486200BF022004EB44011C4A02EBC101087304EB4400114601EBC000B7 +:2022C000856004EB440001EBC0004560204602F08FFF06461448077814480078B84202D0E8 +:2022E00000F018FD0CE004EB44000D4901EBC0008068801B04EB4401094A02EBC101886017 +:2023000000BFFF20074909680968486200BF0320FFF74AF8404602F004FBBDE8F08100005C +:20232000F800002004000020880100208901002070B5054602F0DAFA064672B60320FFF74B +:2023400011F800BFCA20314909680968486253202E4909680968486200BF05EB45002C49E6 +:2023600001EBC000007B022842D10021284602F013FA28480478062C34D127480068C0F3BE +:20238000802040B100BF214800680068C068C0F380000028F7D11D4800680068806820F438 +:2023A00080601A4909680968886000BF174800680068C068C0F380000028F7D01348006815 +:2023C0000068C06800F0800060F490600F4909680968C8604FF40020104908600320FEF71B +:2023E000AFFF05E00E480078A04201D000F092FC00BFFF20054909680968486200BF0320B1 +:20240000FEF7D2FF304602F08CFA70BD04000020F800002088010020082800400C0800581A +:202420008901002010B5044624B90449486FFEF7CFFC00E000BF00BF10BD00009401002062 +:2024400010B50446C4B900BF0D480E4908604FF4E130486000210B488160C1600161816167 +:202460000C2141610021C1610020064988620846FFF7C2FA00BF00E000BF00BF10BD000007 +:20248000003801409401002010B504461CB90348FFF7ACF900E000BF00BF10BD9401002064 +:2024A00000BFFEE7704710B5FFF748FC10BD10B5FFF7DEFC10BD00004FF0FF300849096863 +:2024C0008143074A116000BF6FF050000449103109688143024A1032116000BF70470000D0 +:2024E0008008005810B5FFF709F8FFF707F84FF480701A49096821F4407101434FF0B04209 +:20250000C2F8901000BF00BF1046D0F8900040F400401146C1F8900000BF11481149086047 +:202520000F211048816047F6FF71C160FFF7A8F800BFCA200A4948625320486200BF00202C +:20254000896821F007010143054A916000BF00BFFF201146486200BF10BD000090000058DB +:20256000002800408002002010B50648064908600146086880F3088800BF08464468A0472D +:2025800030BF10BD0070000808ED00E010B5FEF709FA30B100204FF000510870FFF7E4FF93 +:2025A00006E001204107087007204870FF20887010BD704708B54FF0B041896C01434FF075 +:2025C000B04291641146896C0140009100BF08BD08B54FF0B041C96C01434FF0B042D164A6 +:2025E0001146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96CA1 +:202600000140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96C014000913A +:2026200000BF08BD81607047426842EA01424260704742688A4342607047426822EA014243 +:20264000426070470246D0680840884201D1012070470020FCE70A048260704708B506492F +:20266000096801434FF0B042C2F84C11024909680140009100BF08BD4C0100580246D06925 +:202680000840884201D1012070470020FCE7000002480069C0F3C0407047000000400058C6 +:2026A000024602F1800050F82100034B984201D0012070470020FCE70004008042F4806385 +:2026C00040F8213070474FF0B040806800F00C0070474FF0B0400068C0F3005070474FF060 +:2026E000B041096801F0F000B02800D9B02070474FF0B040C06800F0030070474FF0B0402F +:20270000C068C0F30620704700604060704770B505460C4602F0EDF8064672B6286820602D +:2027200065602C6020684460304602F0FDF870BD70B505460C4602F0DCF8064672B6256011 +:20274000686860606C6060680460304602F0ECF870BD70B5044602F0CCF8064672B6206857 +:20276000A04201D1012500E00025304602F0DCF8284670BD70B504460D4602F0BAF80646F1 +:2027800072B620682860206800F004F8304602F0CBF870BD70B5044602F0ABF8054672B6BE +:2027A000D4E900010860D4E900104860284602F0BBF870BD10B50020FDF7A4FF0120FDF7AD +:2027C000A1FF0020FDF7DAFF10BD000010B501EB41030E4C04EBC3035A7D062A04D002EBD3 +:2027E000420304EBC303187500EB4003074C04EBC3035A7500EB400304EBC303197501EBF0 +:20280000410304EBC303587510BD0000F800002010B5154B1B7899421AD001EB4103134C01 +:2028200004EBC3031A7D02EB420304EBC303587500EB400304EBC303597500EB400304EBCA +:20284000C3031A7501EB410304EBC30318750AE000EB4003054C04EBC303597501EB410395 +:2028600004EBC303187510BD88010020F8000020704770477047000010B504463CB908480F +:20288000006858B1002006490968884706E00448006818B1012002490968884710BD00003C +:2028A000540000202DE9FC4106464FF00008771C3878FF284AD1BD1CAC1C2888A0F6014011 +:2028C00010B116283FD129E0618823484088401C81420ED14FF0010800208DF8040004F1E0 +:2028E00008000090A0798DF80500684600F08EF813E061881848C088401C81420DD14FF0B9 +:20290000010801208DF8040004F108000090A0798DF80500684600F079F815E00E48007A00 +:2029200080B100200C4908724FF0010803208DF8040004F108000090A0798DF805006846A5 +:2029400000F064F800E000BF00BF00E000BF00BF4046BDE8FC810000A000002000B587B01B +:20296000244800F0C1FB24480823012223490090022002F0A9F92048801C00210A2201235E +:20298000CDE90232CDE9041008460421CDE900101949088804231A4A022102F026F916483B +:2029A000001D00210A22CDE90212CDE9041008462021CDE90010104908880123114A022139 +:2029C00002F013F90C48801D01210A22CDE90212CDE9041000200421CDE90010064908883C +:2029E0001423094A022102F000F900200249087207B000BDA5280008A0000020D45600081F +:202A0000E4560008F4560008045700082DE9F8430446207920B101283CD003287ED199E092 +:202A200020680078092832D2DFE800F0050618313131312930002BE00020794948744FF082 +:202A4000006008602068C07808702068807848702068407888700020087419E00120704997 +:202A60004874C00608602068C07808702068807848702068407888700020087408E001201F +:202A800000906946022000F0D3F801E000E000BF00BFC2E00026657900BF02216148FFF7B4 +:202AA000FFFD0028F9D1FEF705FB34E05C4B1B7CC3F1080223689919594B1F7C0833F8185C +:202AC000FDF789FB00BFFFF7E3FD0028FBD15448D0E902733A4601680120FEF7AFFA5048EB +:202AE0000068D0E900104E4AD2E9023259405040014310D14A480068083049490860084656 +:202B0000007CC0F108002D1A0846007CC0F108000644002008744248007C00E07CE0C0F1DD +:202B20000800A842C2D9FEF779FA002202213D48FFF7C4FD6DB122689119394A137C083281 +:202B400098182A46FDF747FB3548007C28443449087462E03248007C40B300BF022131483B +:202B6000FFF79EFD0028F9D1FEF7A4FA0CE000BFFFF78EFD0028FBD12948D0E902733A4600 +:202B800001680120FEF75AFA25480068D0E90010234AD2E90232594050400143E7D1FEF74E +:202BA0003DFA002202211F48FFF788FD1C48407C18B301282DD100204FF00051087000BFBE +:202BC00000BF00BF00BF00BFBFF34F8F00BF00BF00BF1548006800F4E06014490843001D6E +:202BE0001149086000BF00BF00BFBFF34F8F00BF00BF00BF00BF00BFFDE7002000F014FA89 +:202C0000002000F011FA03E001210020FEF780FCFAE700BF00BF00E000BF00BFBDE8F88326 +:202C2000A8020020001400580CED00E00000FA05F8B506460C460120064908720A4600946D +:202C4000918810880123002202F0C4F805462846F8BD0000A00000200146074800E00838EB +:202C6000C2798A4202D0054A9042F8D1C2798A4200D0002070470000F873FF1F0070FF1FCC +:202C800070B504460D461646324629462046FDF7A2FA70BD70B504460D4616463246294607 +:202CA0002046FDF7B5FA70BD7047704770B504462068C06800F04000A8B94FF0FF302168C9 +:202CC000C860FEF7EFFA054607E0FEF7EBFA401BB0F57A7F01D9032070BD2068C06800F01F +:202CE00040000028F1D00020F6E710B5FFF716FA10BD0000064A126891B2054A126890B2FE +:202D000003E00146024A126890B28142F9D17047282800402DE9F04132480068C0F3802031 +:202D200040B100BF304800680068C068C0F380000028F7D12C4800680068806820F4806030 +:202D400029490968096888602848047804EB4400274901EBC000876800F006F90546AF42E2 +:202D600004D200260120234908700FE0224800882844B84205D22048068800201D49087040 +:202D800004E0781B86B201201A49087022E004EB4400174901EBC0008068A84207D200207C +:202DA00004EB4401124A02EBC10188600CE004EB44000F4901EBC0008068401B04EB440152 +:202DC0000B4A02EBC101886004EB4400084901EBC000447D062CDAD1304600F073F8BDE8C3 +:202DE000F0810000082800400400002088010020F8000020900100200C00002010B500BFAC +:202E000012480068C0F38060F0B100BF0F480068C0F30070C0B9FEF771FBFEF76FFB00BF23 +:202E20000A48001F006840F480304FF0B041C1F8900000BF00BF0846D0F8900020F4803074 +:202E4000C1F8900000BF00BF10BD00009400005810B5FFF7D3FF00F001F810BD08B54FF4AF +:202E600080104FF0B041096D01434FF0B04211651146096D0140009100BF00BF3F2010495C +:202E8000886000BF00BF886100BF00BF496841EA00410B4A516000BF00BF1146496941EA90 +:202EA0000041516100BF00BF114649680143516000BF00BF114649690143516100BF08BDA3 +:202EC000000C005810B504463CB9FFF713FF214908600320FEF778FA3AE0012C03DC1E489A +:202EE0000078012801D0601E84B200BF1B4800680068C068C0F380000028F7D017480068A9 +:202F00000068C06800F0800060F49060134909680968C8604FF40020114908600320FEF7CA +:202F20000FFA104800686FF30F0020430D490860FFF7E0FE074908600848006800688068A2 +:202F400040F480600549096809688860AFF3008010BD00008C01002008000020040000205D +:202F60000C0800581428004070B50F480068401CB8B1FFF7BFFE04460B480068A04203D350 +:202F800009480068041B05E008480088051B06480068441906480078444306480078C44052 +:202FA00000E00024A0B270BD8C0100200A00002009000020080000207FB505466C462346CC +:202FC00005F10C0221214FF6664002F0C9F9A07B04B070BD7FB505466C46234605F10C0272 +:202FE0000F214FF6684002F0BBF9A07B04B070BD2DE9FF4104460D46E84600261CB1C8F83E +:203000000040301DC6B21DB1C8F80450301DC6B26F463B466A4631464FF6544002F0A0F943 +:20302000B87B04B0BDE8F0817FB504466D462B46002211464FF6524002F092F90CB1E87B04 +:203040002070A87B04B070BD1FB56C462346002211464FF65A4002F083F9A07B04B010BD8B +:203060002DE9F04105466C1C2078052804D03E2805D0FF281ED10FE0FDF7B6FA1BE0A61CFC +:203080003078012805D10E490E480078FFF7EAF800E000BF00BF0EE0A71C3888042803D0BE +:2030A000A0F2074020B903E00020FDF777FB00BF00BF00E000BF00BF0120BDE8F0810000E2 +:2030C0001B8107001800002010B50020034908770349087000F014F810BD0000AC0000200C +:2030E000CC000020704700000449097F034A42F821001146097F491C11777047AC00002061 +:2031000010B5FDF7B2FAFDF74BFCFDF7A3FCFDF71FFDFEF75DFDFEF75CFDFEF75BFDFFF78C +:20312000C1F9FFF746FA00F009FAFFF7A2FBFFF7BBFDFFF713FCFDF741FBFFF799FBFFF7B6 +:20314000D1FF10BD2DE9F0470646771C4FF000093878FF281FD107F10208B8F8000000F4F1 +:203160007F40B0F5406F13D100250BE0174850F82510304688478146B9F1000F00D005E0F2 +:20318000681CC5B21148007FA842EFDC00BF00E000BF00BF00E000BF00BFB9F1000F06D09D +:2031A000B9F1010F08D0B9F1020F09D106E03046FFF756FF044605E0012403E0002401E005 +:2031C000012400BF00BF2046BDE8F087AC0000207047000070B505460C4616460948006870 +:2031E000A0F8095007480068C47222463146054800680C30FCF7EFFF03480021026908461B +:20320000904770BDDC000020D802002008B509E069460748FFF7AEFA0649096908690099A7 +:20322000FFF786FA0248FFF794FA0028F0D008BD640000200000032010B5FEF739F810BD3E +:2032400010B5FEF75BF9FEF759F900BF0F48006840F001004FF0B041C1F8900000BF00BF73 +:2032600000BF0A480068C0F340000028F8D04FF480400649091D096821F4404101434FF0F0 +:20328000B042C2F8941000BF10BD00009000005810B5FDF74DFB2E48006840F470002C4972 +:2032A00008600020FFF7D8FC044674B1A0792949294A11604FF0B041D1F89C1021F47C5157 +:2032C00041EA0021116000BF00BF00BF4FF0B040006840F480304FF0B041086000BF012001 +:2032E0001E49096821F0070101431C4A116000BF00BF00BF1948006800F007000128F8D1D3 +:2033000000BF00BF4FF0B0400068C0F340400028F7D002204FF0B041896821F003010143DA +:203320004FF0B042916000BF00BF00BF4FF0B040806800F00C000828F7D100BF4FF0B04035 +:20334000006820F001004FF0B041086000BF10BD88ED00E0FECAFECA9C000058004000585F +:2033600010B54FF400404FF0B041896821F4004101434FF0B042916000BF01F095F810BD1E +:2033800070B5044626460B48FFF7BEF90A484568B0682860F068E860084868600548A860A6 +:2033A000FEF736FC064930680860064970680860002070BD3C0A0320000003202C0A0320D6 +:2033C0006C0000207000002070B504460D4601200349496809680872FEF736FC002070BD92 +:2033E0000000032010B5FEF737FC10BD10B50B480B4908600B4848600B4888600B48086229 +:203400000B48C8600B4808610B4848610B4888610B48C861FEF740FC10BD0000300103206F +:203420000000032050010320600103206C010320740103207C010320980103209C0103202D +:20344000A801032010B5044621460348FFF770F90248FEF75BFC10BD640000200D32000852 +:2034600010B504461248FFF74FF91248FFF74CF91148006911490860A068096888600F49D3 +:20348000E0680968C8600A480C49096808610B492068096808600949606809684860074992 +:2034A000206909684861054960690968886110BDB401032064000020000003207C00002010 +:2034C00070B5044625460948FFF71EF90848C668A868306005487060FEF792FC0549286818 +:2034E0000860054968680860002070BD440A032000000320740000207800002070B5044662 +:203500000D4610200349C96809680872FEF780FC002070BD000003207047000010B5054816 +:20352000FFF7F2F80348044949690860FEF798FC10BD0000BC01032000000320704710B524 +:203540000446002001F0DCFE10BD000010B50446607A0F2802D0607A0E2807D121460748D9 +:20356000FFF7E6F8002001F057FD06E021460448FFF7DEF8024801F06DFD10BD4C000020CF +:20358000D40000201FB504460A48FFF7BDF80A4804600A48FFF7B8F8012009490870094832 +:2035A000006830B102940848009006480168684688471FBD4C000020DC000020D4000020E0 +:2035C000E0000020D80200204D3500083EB504460B4804600B48FFF797F80120FDF71AFA72 +:2035E0000120094908700948006840B10294084800900848019005480168684688473EBDB1 +:20360000F0000020E4000020F4000020F80200203F3500081936000810B5044621460348D4 +:20362000FFF786F8014801F089FE10BDE400002090F8281001F0010139B10168496821F4B8 +:203640000031C26A11430268516090F8281001F00201022907D10168496821F48031026B9A +:2036600011430268516090F8281001F00401042907D10168496821F48021426B11430268E5 +:20368000516090F8281001F00801082907D10168496821F40041826B11430268516090F862 +:2036A000281001F01001102907D10168896821F48051C26B11430268916090F8281001F0F2 +:2036C0002001202907D10168896821F40051026C11430268916090F8281001F04001402970 +:2036E00013D10168496821F48011426C114302685160416CB1F5801F07D10168496821F410 +:20370000C001826C11430268516090F8281001F08001802907D10168496821F40021C26C5A +:20372000114302685160704738B504460020C4F88800FDF7B7FD05462068006800F00800ED +:2037400008280CD16FF07E402B4600224FF400110090204600F044FE08B1032038BD2068D7 +:20376000006800F0040004280CD16FF07E402B4600224FF480010090204600F031FE08B1A2 +:203780000320EBE72020C4F88000C4F8840000BF002084F87C0000BF00BFDFE770B50546ED +:2037A000AC6A0020A4F85E00A4F856002046FEF71BF870BD0168096821F490710268116081 +:2037C00001688968044A1140026891602021C0F884100021C1667047FEFFFFEF10B504460F +:2037E0002068006820F04000216808602020C4F88000002020672046FEF7D6F910BD00007E +:203800002DE9FC5F04464FF00009002000908346FE492068884200D100E000BF2169A06891 +:20382000084361690843E16940EA010A606E40EA0A0A20680068F649084040EA0A00216869 +:2038400008602068406820F44050E168084321684860D4F818A0ED492068884202D0206AFF +:2038600040EA0A0A20688068EA49084040EA0A00216888602068C06A20F00F00616A084393 +:203880002168C86200BFE4492068884216D10320E2490968014031B1012908D0022904D06D +:2038A000032908D105E0012507E0022505E0042503E0082501E0102500BF1FE0D349206854 +:2038C00088421AD14FF44060D4490968014049B1B1F5806F0AD0B1F5006F05D0B1F5406FD9 +:2038E00008D105E0002507E0022505E0042503E0082501E0102500BF00E0102500BFC34904 +:203900002068884270D135B1022D46D0042D6CD0082D6BD1C7E0FDF737FE616A09B901218C +:2039200038E0616A012901D1022133E0616A022901D104212EE0616A032901D1062129E07E +:20394000616A042901D1082124E0616A052901D10A211FE0616A062901D10C211AE0616ABD +:20396000072901D1102115E0616A082901D1202110E0616A092901D140210BE0616A0A2907 +:2039800001D1802106E0616A0B2902D14FF4807100E00121B0FBF1FBCAE0606A08B90120D9 +:2039A0003BE0606A012801D1022036E0606A022801D1042031E0606A032801D106202CE0FB +:2039C000606A042801D1082027E0606A052801D10A2022E0606A062801D10C201DE0606A3E +:2039E000072804D1102018E056E21AE09DE0606A082801D1202010E0606A092801D14020C3 +:203A00000BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001208149B1FBF0FB02 +:203A200086E0FDF7D5FD616A09B9012138E0616A012901D1022133E0616A022901D10421A9 +:203A40002EE0616A032901D1062129E0616A042901D1082124E0616A052901D10A211FE073 +:203A6000616A062901D10C211AE0616A072901D1102115E0616A082901D1202110E0616A96 +:203A8000092901D140210BE0616A0A2901D1802106E0616A0B2902D14FF4807100E0012177 +:203AA000B0FBF1FB44E0606A08B9012038E0606A012801D1022033E0606A022801D10420A3 +:203AC0002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0FC +:203AE000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A20 +:203B0000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120FF +:203B20004FF40041B1FBF0FB02E00120009000BF00BFBBF1000F0AD0606800EB4000584534 +:203B400003D860680003584502D201200090F5E235B1022D74D0042D65D0082D6FD12CE185 +:203B6000FDF712FD0646606A08B9012238E0606A012801D1022233E0606A022801D1042248 +:203B80002EE0606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE035 +:203BA000606A062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A59 +:203BC000092801D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012237 +:203BE0009446002330461946FCF7C4FA4FF4807200238C46A0FB021E0CFB02E200FB032351 +:203C0000606840088C461CEB00070DE000800040F369FFCFFFF4FF11003801408800005881 +:203C20000024F4000CE068E043F10001D4F804C0624600233846FCF79DFA81461EE11AE1DF +:203C4000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328B3 +:203C600001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D18D +:203C80000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D14022DD +:203CA0000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023F7487F +:203CC0001946FCF757FA4FF4807200238C46A0FB021E0CFB02E200FB0323606840088C466E +:203CE0001CEB000743F10001D4F804C0624600233846FCF73FFA8146C0E0FDF769FC064670 +:203D0000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328F2 +:203D200001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D1CC +:203D40000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D140221C +:203D60000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023304687 +:203D80001946FCF7F7F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C46FC +:203DA0001CEB000743EB0201D4F804C0624600233846FCF7DFF9814660E0606A08B901226B +:203DC00038E0606A012801D1022233E0606A022801D104222EE0606A032801D1062229E0DD +:203DE000606A042801D1082224E0606A052801D10A221FE0606A062801D10C221AE0606A1D +:203E0000072801D1102215E0606A082801D1202210E0606A092801D140220BE0606A0A2866 +:203E200001D1802206E0606A0B2802D14FF4807200E00122944600234FF400401946FCF74E +:203E400099F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C461CEB0007DD +:203E600043EB0201D4F804C0624600233846FCF781F9814602E00120009000BF00BFB9F545 +:203E8000407F06D3B9F5801F03D22068C0F80C9098E20120009095E2E069B0F5004F70D16C +:203EA000012D06D0022D4FD0042D6BD0082D6AD1E1E0FDF77BFB0646606A08B9012038E099 +:203EC000606A012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A30 +:203EE000042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A0728BD +:203F000001D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D1C8 +:203F2000802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EB5100B0FB76 +:203F4000F1F01FFA80F9E5E0606A08B901203BE0606A012801D1022036E0606A022801D19F +:203F6000042031E0606A032801D106202CE0606A042801D1082027E0606A052804D10A2026 +:203F800022E0DFE02CE0C2E0606A062801D10C201AE0606A072801D1102015E0606A0828D8 +:203FA00001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D1C3 +:203FC0004FF4807000E001203449B1FBF0F04000616800EB5100B0FBF1F01FFA80F999E0C8 +:203FE000FDF7F6FA0646606A08B9012038E0606A012801D1022033E0606A022801D10420E9 +:204000002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0B6 +:20402000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606ADA +:20404000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120BA +:20406000B6FBF0F04000616800EB5100B0FBF1F01FFA80F94EE0606A08B901203AE0606A8E +:20408000012801D1022035E0606A022801D1042030E0606A032803D106202BE00024F400E2 +:2040A000606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A60 +:2040C000072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A28AA +:2040E00001D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0400061684B +:2041000000EB5100B0FBF1F01FFA80F902E00120009000BF00BFB9F1100F10D3B9F5803F1B +:204120000DD24FF6F07009EA00000190C9F3420101980843019001982168C86042E1012075 +:2041400000903FE1012D06D0022D4ED0042D6ED0082D6DD1DDE0FDF729FA0646606A08B9D1 +:20416000012038E0606A012801D1022033E0606A022801D104202EE0606A032801D1062027 +:2041800029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE040 +:2041A000606A072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A31 +:2041C0000A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F0616800EB5100BB +:2041E000B0FBF1F01FFA80F9DFE0606A08B901203AE0606A012801D1022035E0606A02282C +:2042000001D1042030E0606A032801D106202BE0606A042801D1082026E0606A052801D1E1 +:204220000A2021E0606A062803D10C201CE026E0B8E0606A072801D1102015E0606A0828D7 +:2042400001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D120 +:204260004FF4807000E001205C49B1FBF0F0616800EB5100B0FBF1F01FFA80F995E0FDF74D +:20428000A7F90646606A08B9012038E0606A012801D1022033E0606A022801D104202EE07C +:2042A000606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0606A58 +:2042C000062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A0928D1 +:2042E00001D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120B6FB98 +:20430000F0F0616800EB5100B0FBF1F01FFA80F94BE0606A08B9012038E0606A012801D1E6 +:20432000022033E0606A022801D104202EE0606A032801D1062029E0606A042801D108206A +:2043400024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D1102015E087 +:20436000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B +:204380000B2802D14FF4807000E001204FF40041B1FBF0F0616800EB5100B0FBF1F01FFA29 +:2043A00080F902E00120009000BF00BFB9F1100F06D3B9F5803F03D22068C0F80C9001E0D2 +:2043C000012000900120A4F86A00A4F868000020E06620670098BDE8FC9F00000024F40024 +:2043E0002DE9F04104460D4617469846069E4AE0701C002847D0FCF755FFA0EB0800B04239 +:2044000000D8C6B92068006820F4D070216808602068806820F00100216888602020C4F822 +:204420008000C4F8840000BF002084F87C0000BF0320BDE8F0812068006800F0040010B346 +:204440002068C069C0F3C020E8B14FF40060216808622068006820F4D0702168086020682C +:20446000806820F00100216888602020C4F88000C4F88400C4F8880000BF002084F87C00FB +:2044800000BF0320D5E72068C0692840A84201D1012000E00020B842AAD00020C9E710B57F +:2044A0000020FDF7F1FF10BD002002490860024908607047800000208400002070B504463B +:2044C0000D4600F019FA064672B63DB1012D0BD10848006820430749086006E005480068AC +:2044E000A0430449086000E000BF00BF304600F01EFA70BD8400002070B504460D464FF076 +:20450000FF3000F03FF870BD7047000070B5044600F0F5F9054672B604480068A0430349BE +:204520000860284600F006FA70BD00008C000020704770472DE9F04105460F46144600F03D +:20454000DEF9064672B6284600F04AFD034941F82040304600F0EEF9BDE8F08138130020B8 +:2045600070B5044600F0CBF9054672B604480068204303490860284600F0DCF970BD00007A +:204580008C0000202DE9F04706464E48D0F80080006830404B49086062E0002400E0641C5E +:2045A000494850F834004949096808404549096808400028F3D0444850F83400434909686C +:2045C00008404049096800EA01053F4800EBC4004068284028B94FF0FF303B4901EBC401DF +:2045E0004860394901EBC401496801EA050000F0F7FC37490860344800EBC40040680A781F +:20460000012191408843304901EBC401486000F076F9074672B62E480178012088402D49E8 +:20462000096881432B48016002240DE0601E264951F8300026490A78012191408843611ECA +:20464000214A42F83100641E002CEFD1384600F071F921491E4A126851F82200804700BF01 +:204660001C48006819490968084016490968084030B11A4800681A490968084000288CD0F0 +:20468000FFF757FF00F03BF9814672B6114800680E49096808400B490968084038B90F4895 +:2046A00000680F490968084008B9FFF72DFF484600F040F9FFF73CFF0248C0F80080BDE88F +:2046C000F087000090000020B81300208C0000209C00002088000020381300209400002099 +:2046E0009800002070B5044600F009F9054672B604480068204303490860284600F01AF9F2 +:2047000070BD00009400002070B504460D4600F0F6F8064672B608480068204306490860D2 +:20472000064850F835002043044941F83500304600F000F970BD000088000020B813002071 +:2047400070B5044611480178012000FA01F610480568046004E00E4801683046FFF7CCFE04 +:204760000C4800680A49096808400028F3D0304600F036FC054908600648006804490968C4 +:204780008843044908600248056070BD9C000020980000209400002070B50A46214C247817 +:2047A000A0420CD11F4C24781F4D2C7000EB40041E4D05EBC404647D1A4D2C7022E000EB08 +:2047C00040041A4D05EBC404237D00EB400405EBC404617D00EB400405EBC404647D03EB5B +:2047E0004305124E06EBC5056C7506290AD000EB4004354605EBC404247D01EB410506EB46 +:20480000C5052C75012400EB4005084E06EBC5052C73044C2478062C03D112B9E41F044D17 +:204820002C6070BD8801002089010020F80000208C01002002480068C0F302207047000069 +:204840000CED00E010B5002804DB0A07130E054A135406E00A07140E034A00F00F031B1F29 +:20486000D45410BD00E400E018ED00E000BF00BF00BFBFF34F8F00BF00BF00BF09480068D7 +:2048800000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BFAB +:2048A00000BFFDE70CED00E00000FA0500BF00BF00BFBFF34F8F00BF00BF00BF09480068BA +:2048C00000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BF6B +:2048E00000BFFDE70CED00E00000FA05EFF310807047EFF310807047EFF310807047EFF3E0 +:204900001080704702E008C8121F08C1002AFAD170477047002001E001C1121F002AFBD157 +:20492000704780F31088704780F31088704780F31088704780F3108870472DE9F04FC9B0EA +:2049400006460F4690469946DDF84CB1DDF848A103AD0722002101A8FEF79CF900242E7082 +:20496000641C6F70641C85F80280641C1822002143A8FEF78FF93F20ADF80C018A20ADF8B6 +:204980000E0103A84590469401A8479007204890002143A800F094FB002803DAFF2049B087 +:2049A000BDE8F08F9DF8040010B19DF80400F6E7BDF80500A9F80000BDF80700AAF800004A +:2049C000BDF80900ABF800000020E8E72DE9F04FC7B006460F4690469946DDF844B1DDF8C6 +:2049E00040A101AD0020009000242E70641C6F70641C85F80280641C85F80390641C85F84B +:204A000004A0641C85F805B0641C5298A871641C5398C5F80700241D5498E872641C18224D +:204A2000002141A8FEF736F93F20ADF804018620ADF8060101A843904494CDF814D10120CE +:204A40004690002141A800F03BFB002803DAFF2047B0BDE8F08F9DF8000010B19DF8000026 +:204A6000F6E70020F4E72DE9F04FC9B08046894692469B46559F539D03AE05A82844029002 +:204A800005A82844401C3844019000200090002486F80080641CA6F80190A41CA6F803A012 +:204AA000A41C86F805B0641C5298B071641CF571641C2A4606F108005499FEF7E1F82C4478 +:204AC00002980770641C3A460298401C5699FEF7D7F83C44019957980880A41C0199589841 +:204AE0004880A41C1822002143A8FEF7D3F83F20ADF80C018320ADF80E0103A84590469466 +:204B0000CDF81CD101204890002143A800F0D8FA002803DAFF2049B0BDE8F08F9DF8000046 +:204B200010B19DF80000F6E70020F4E770B5C8B0044602AE00200190002534706D1C182273 +:204B4000002142A8FEF7A6F83F20ADF808018520ADF80A0102A84490459501A8469001205D +:204B60004790002142A800F0ABFA002802DAFF2048B070BD9DF8040010B19DF80400F7E7A5 +:204B80000020F5E7F0B5C7B004460F4601AE00200090002534706D1C22463946701CFEF745 +:204BA0006FF825441822002141A8FEF773F83F20ADF804018E20ADF8060101A843904495C9 +:204BC000CDF814D101204690002141A800F078FA002802DAFF2047B0F0BD9DF8000010B1AB +:204BE0009DF80000F7E70020F5E72DE9F04FC7B081460E4692469B460DF10408012E01D19B +:204C0000022104E0022E01D1102100E000210DF107000D18032200216846FEF73BF80024EF +:204C2000A8F80090A41C88F80260641C012E02D0022E04D101E0022705E0102703E04720AC +:204C400047B0BDE8F08F00BF3A46514608F10300FEF716F83C44A5F800B0A41C5098A870D7 +:204C6000641C5198E870641C52982871641C53986871641C5498A871641C1822002141A8E3 +:204C8000FEF708F83F20ADF804014FF48270ADF8060101A843904494CDF814D1032046903E +:204CA000002141A800F00CFA002801DAFF20C7E79DF8000010B19DF80000C1E7BDF80110CB +:204CC000559801800020BBE72DE9FF4FC7B0044690469946DDF850B10DF1040A012C01D1E9 +:204CE000022104E0022C01D1102100E000210DF105000F18032200216846FDF7CBFF00257A +:204D00008AF800406D1C012C02D0022C04D101E0022605E0102603E047204BB0BDE8F08FB9 +:204D200000BF32460AF101004899FDF7A9FF354487F800806D1C87F801906D1C18220021CE +:204D400041A8FDF7A7FF3F20ADF804014FF48170ADF8060101A843904495CDF814D10320C5 +:204D60004690002141A800F0ABF9002801DAFF20D3E79DF8000010B19DF80000CDE7BDF88F +:204D80000100ABF800000020C7E700B587B0002000901822002101A8FDF77CFF3F20ADF88E +:204DA000040040F20110ADF80600CDF814D001200690002101A800F083F9002802DAFF2048 +:204DC00007B000BD9DF8000010B19DF80000F7E70020F5E72DE9F047C8B0074688469146E3 +:204DE0001E46DDF840A102AD0020019000242F80A41CA5F80280A41C85F80490641C6E7157 +:204E0000641C32465146A81DFDF73AFF34441822002142A8FDF73EFF3F20ADF808014FF4D3 +:204E20008370ADF80A0102A84490459401A8469001204790002142A800F042F9002803DAC6 +:204E4000FF2048B0BDE8F0879DF8040010B19DF80400F6E70020F4E770B5C8B0044602AEBD +:204E60000020019000253480AD1C1822002142A8FDF710FF3F20ADF808011820ADF80A01A2 +:204E800002A84490459501A8469001204790002142A800F015F9002802DAFF2048B070BDF2 +:204EA0009DF8040010B19DF80400F7E70020F5E7F0B5C7B005460E4601AF002000900024E6 +:204EC0003D70641C7E70641C1822002141A8FDF7E1FE3F20ADF804010F20ADF8060101A893 +:204EE00043904494CDF814D101204690002141A800F0E6F8002802DAFF2047B0F0BD9DF832 +:204F0000000010B19DF80000F7E70020F5E72DE9F041C8B007460C46904602AE00200190CC +:204F2000002537706D1C74706D1C22464146B01CFDF7A6FE25441822002142A8FDF7AAFE12 +:204F40003F20ADF808010C20ADF80A0102A84490459501A8469001204790002142A800F09E +:204F6000AFF8002803DAFF2048B0BDE8F0819DF8040010B19DF80400F6E70020F4E700008D +:204F800000B589B0FEF732FA0E4A00210220FFF7D1FA0D4801900D48029001A90C4800F0EB +:204FA000BBF90C4803900C4804900C48059040F23C50069003A8FEF753FAFEF713FA09B089 +:204FC00000BD0000C95300080807032055040008570400082009032014080320CC0103207F +:204FE00001460022080C000408B91022090401F07F4008B90832090201F0704008B9121DE9 +:205000000901044800EB117000780244C2F11F00704700001457000810B504460120FFF7EE +:2050200061FB10BD10B504460120FFF789FB10BD70B505460C460549606808600448C5611E +:2050400000F010F82068FEF79DFA70BD54000020D802002010B5044600210120FFF754FB13 +:2050600010BD000002490160024901617047000081330008C933000800B587B000200090F7 +:205080001822002101A8FDF705FE0320ADF80400ADF80600CDF814D001200690002101A874 +:2050A00000F00EF8002802DAFF2007B000BD9DF8000010B19DF80000F7E70020F5E700009E +:2050C0002DE9F84F04468A460020FDF7D5FB4FF000092188608861F39F2087B2217B384636 +:2050E000A268FEF777F83BE048F2E800FFF79AFF31E069461F48FDF73DFB0098407A0F289A +:205100000DD1009800F10B067088B84202D13078216908707078F0B14FF001091BE0009843 +:2051200000F10B05B5F80100B84210D10098807AC01E00F0FF086069404501DD404600E0EC +:2051400060696061E91CD4E90402FBF744F8287808B14FF001090748FDF7FBFA0028C8D035 +:20516000B9F1000FC0D00120FDF786FB0020BDE8F88F00004C0000200EB51A48FDF7E9FA9C +:2051800000BB19480078E8B102A91648FDF7F2FA1648C06968B10298019001208DF8000088 +:2051A0001248C169684688479DF800000E49087002E001200C4908700B48007818B102988C +:2051C000FEF740F903E007480299FDF7A0FA0548FDF7BFFA28B90448007810B10148FFF7A7 +:2051E00039FF0EBDD4000020E0000020D80200202DE9F041044634480078062811D13248AF +:2052000000783249087030480470062004EB44012F4A02EBC1014875C01F2E490860002614 +:205220004EE0FDF7A1FE064604EB4400284901EBC0008068304404EB4401254A02EBC10163 +:20524000886004EB4400114601EBC00087681E48007800EB400001EBC0008068B84224D8AE +:205260001948057805EB450001EBC00090F815800BE005EB4500164901EBC000457D05EB75 +:20528000450001EBC00090F81580B8F1060F07D008EB48000E4901EBC0008068B842E8D98A +:2052A00029462046FDF792FA0AE0074801782046FDF7AEFA0448007804490870024804709E +:2052C0003046BDE8F08100008801002089010020F80000208C010020FBF7F6FFFDF7B8FD9A +:2052E000FBF7C4F9FDF7ACFFFDF7E6F8FDF7FAF8FBF79CF803E04FF0FF30FFF743F9FAE7BE +:2053000010B504460220FFF7EDF910BD10B504460220FFF715FA10BD70B505460C460549A0 +:20532000606808600448C56100F010F82068FEF74DF970BD5C000020F802002010B504463E +:2053400000210220FFF7E0F910BD0000024901600249016170470000C1340008FD34000828 +:205360002DE9F04105460C4616461F460020FBF751FB13480068A0F8095011480068C4727F +:20538000224631460E4800680C30FAF724FF0D48002102690846904748F2E800FFF7B6FF4D +:2053A000074800688078C21C0548016807F10800FAF711FF0120FBF72DFBBDE8F081000058 +:2053C000F0000020F80200200EB51A48FDF7C1F900BB19480078E8B102A91648FDF7CAF9E3 +:2053E0001648C06968B10298019001208DF800001248C169684688479DF800000E490870D7 +:2054000002E001200C4908700B48007818B10298FEF718F803E007480299FDF778F905480A +:20542000FDF797F928B90448007810B10148FFF785FF0EBDE4000020F4000020F8020020C2 +:20544000000000480100000000000048010000000000004801000000000000480100000028 +:20546000000000480100000000000048010000000000004801000000000000480100000008 +:205480000000004801000000000000480100000000000048010000000000004801000000E8 +:2054A0000000004801000000000000480100000000000048010000000000004801000000C8 +:2054C0000000004801000000000000480100000000000048010000000000004801000000A8 +:2054E000000000480100000000000048010000000000004801000000000000480100000088 +:20550000000000480100000000000048010000000000004801000000000000480100000067 +:20552000000000480100000000000048010000000000004801000000000000480100000047 +:2055400000000048010000000000004801000000000000000000000000000000405400081D +:20556000C4010320C8010320220404006C7AD8AC5772123456789ABCDEF0123456789ABC58 +:20558000DEF0FEDCBA0987654321FEDCBA098765432109534D54435F544B525F4F54410090 +:2055A000000000000000000000000000000000000000000044000800400508013A799C0002 +:2055C000F4010000FFFFFFFF48010100000020001000000001000000030000000500000057 +:2055E0000100000001000000060000000A000000200000000200000004000000080000006B +:205600001000000040000000800000000001000000020000000000000000000000000000B7 +:205620000000000001000000020000000300000004000000A0860100400D0300801A060049 +:2056400000350C0040420F0080841E0000093D0000127A000024F40000366E010048E80196 +:20566000006CDC0200000000000000000000000000000000010000000300000002000000DA +:205680000200000001000000020000000200000006000000040000000300000002000000F4 +:2056A00004000000040000000C0000000800000006000000040000000800000004000000B8 +:2056C0000C000000080000000600000004000000080000008FE5B3D52E7F4A982A487ACC61 +:2056E00020FE000019ED82AEED214C9D4145228E22FE000019ED82AEED214C9D4145228EA6 +:2057000023FE000019ED82AEED214C9D4145228E24FE0000040302020101010100000000D4 +:20572000000000005457000804000020900100009402000874570008000003204C0A000017 +:205740009402000874570008940100203422000014490008011B05120DFF01861204124832 +:205760001A100453093D32100243015AFF0101FF1100000001FF01FF01FF01FF01FF01FF6F +:2057800001FF01FF01FF01FF01560000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:2057A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09 +:2057C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9 +:2057E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9 +:20580000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8 +:20582000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88 +:20584000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF68 +:20586000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48 +:20588000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28 +:2058A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08 +:2058C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8 +:2058E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8 +:20590000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7 +:20592000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87 +:20594000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67 +:20596000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47 +:20598000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27 +:2059A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07 +:2059C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7 +:2059E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7 +:205A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6 +:205A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86 +:205A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66 +:205A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46 +:205A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF26 +:205AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06 +:205AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6 +:205AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:205B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5 +:205B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85 +:205B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF65 +:205B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF45 +:205B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF25 +:205BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05 +:205BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5 +:205BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5 +:205C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4 +:205C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84 +:205C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64 +:205C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF44 +:205C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24 +:205CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04 +:205CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4 +:205CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4 +:205D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3 +:205D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83 +:205D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63 +:205D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43 +:205D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF23 +:205DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03 +:205DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3 +:205DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3 +:205E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2 +:205E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82 +:205E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF62 +:205E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF42 +:205E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF22 +:205EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02 +:205EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2 +:205EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2 +:205F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1 +:205F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81 +:205F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61 +:205F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41 +:205F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21 +:205FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01 +:205FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1 +:205FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1 +:20600000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0 +:20602000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80 +:20604000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60 +:20606000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40 +:20608000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20 +:2060A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00 +:2060C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0 +:2060E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0 +:20610000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F +:20612000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F +:20614000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F +:20616000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F +:20618000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F +:2061A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF +:2061C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF +:2061E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF +:20620000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E +:20622000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E +:20624000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E +:20626000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E +:20628000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E +:2062A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE +:2062C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE +:2062E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE +:20630000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D +:20632000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D +:20634000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D +:20636000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3D +:20638000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1D +:2063A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD +:2063C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD +:2063E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD +:20640000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C +:20642000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C +:20644000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C +:20646000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C +:20648000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C +:2064A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC +:2064C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC +:2064E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC +:20650000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B +:20652000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B +:20654000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5B +:20656000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B +:20658000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1B +:2065A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB +:2065C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB +:2065E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB +:20660000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9A +:20662000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A +:20664000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A +:20666000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A +:20668000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A +:2066A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA +:2066C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA +:2066E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA +:20670000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99 +:20672000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79 +:20674000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59 +:20676000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39 +:20678000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19 +:2067A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9 +:2067C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9 +:2067E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9 +:20680000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98 +:20682000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78 +:20684000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF58 +:20686000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38 +:20688000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF18 +:2068A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8 +:2068C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8 +:2068E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8 +:20690000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97 +:20692000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77 +:20694000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57 +:20696000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37 +:20698000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF17 +:2069A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7 +:2069C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7 +:2069E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7 +:206A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF96 +:206A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76 +:206A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF56 +:206A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF36 +:206A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF16 +:206AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6 +:206AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6 +:206AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6 +:206B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95 +:206B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF75 +:206B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55 +:206B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35 +:206B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15 +:206BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5 +:206BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5 +:206BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5 +:206C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94 +:206C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF74 +:206C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF54 +:206C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF34 +:206C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14 +:206CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4 +:206CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4 +:206CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB4 +:206D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93 +:206D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73 +:206D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53 +:206D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33 +:206D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13 +:206DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3 +:206DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3 +:206DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3 +:206E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF92 +:206E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72 +:206E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF52 +:206E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32 +:206E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF12 +:206EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2 +:206EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2 +:206EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2 +:206F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91 +:206F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71 +:206F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF51 +:206F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31 +:206F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11 +:206FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1 +:206FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1 +:206FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1 +:20700000103900201573000825D50008D1C9000821D50008B9830008EDFE0008000000009E +:2070200000000000000000000000000031E80008F184000800000000F5DB0008F1E80008F9 +:207040002F73000899D900082F73000851DF00082F7300082F7300080B8500084985000868 +:20706000538500085D85000867850008358400082F7300082F7300082F7300082F730008E9 +:207080002F7300082F730008F97A00082F7300082F7300082F7300082F730008718500087B +:2070A0002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F73000880 +:2070C0002F7300082F7300082F7300082F73000885FB00082F7300082F7300082F73000882 +:2070E00015850008A1DE00082F7300082F73000819CD000821CD00082F730008A1D200080A +:207100002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F7300081F +:207120002F7300082F7300082F7300082F7300082F7300082F7300082F73000800000000A9 +:2071400010B40108000F260505050404040303030202020101280B09534D54435F544B523E +:207160005F0105160DFF0183321039530341093D5AFF010114721145D538010872124B513F +:20718000301072194B4DAA1081399C99F4290B15FF8F0C081254024C400916B801410A5598 +:2071A0005CA80B4B300158091A705972A10A64387C092AA44102FF0201FF017101FF01FF3E +:1471C00001FF01FF01FF01FF01FF01FF01FF01FF0156000064 +:20730000DFF80CD000F0A8FB00480047015A0108103900200648804706480047FEE7FEE757 +:20732000FEE7FEE7FEE7FEE7FEE7FEE7FEE7FEE7CDE90008017300082DE9F05F054600201B +:2073400092469B4688460646814640241BE0284641464746224600F091F953465A46C01ABD +:20736000914110D311461846224600F016F82D1A67EB01084F4622460120002100F00DF867 +:2073800017EB00094E41201EA4F10104DFDC484631462A464346BDE8F09F202A04DB203A0B +:2073A00000FA02F1002070479140C2F1200320FA03F3194390407047014610B509683C2294 +:2073C000B1FBF2F302FB1313B1FBF2F11D480360B1FBF2F302FB1313B1FBF2F11822436082 +:2073E000B1FBF2F302FB1313B1FBF2F183600A1D0723B2FBF3F403FB142282618A0040F2AF +:20740000B55102F66C32B2FBF1F344334361B2FBF1F301FB13218908C1613B2903D3027DF7 +:20742000920700D0491C0022074C13460261E25C8A4203D8891A5B1C0361F8E7491CC16085 +:2074400010BD0000E428002010B2010810B540EA01040346A40703D009E010C9121F10C3E7 +:20746000042AFAD203E011F8014B03F8014B521EF9D210BDD2B201E000F8012B491EFBD2CE +:2074800070470022F6E710B513460A4604461946FFF7F0FF204610BD421C10F8011B00295C +:2074A000FBD1801A70472DE9F04D81EA030404F0004B21F0004514464FF0000A23F000415E +:2074C00050EA050220D054EA01021DD0C5F30A570246C5F31303C1F31300C1F30A5640F40F +:2074E000801543F48013A7EB0608101BD64608F2FD3873EB050002D308F1010801E0921852 +:207500005B41B8F1000F03DA00200146BDE8F08D00204FF48011064684460EE0171B73EB29 +:20752000050705D3121B63EB050306434CEA010C49084FEA300092185B4150EA0107EDD158 +:2075400052EA030012D082EA040083EA0501084305D0101BAB4106D20122002306E00022CA +:207560004FF0004302E06FF0010253101AEB06004CEB085110EB0A0041EB0B01BDE8F04D28 +:2075800000F0C3B80EB5C10F80EAE0700844CA07002140F233438DE80E000A460B4600F039 +:2075A000C3F803B000BD0EB540F2334102910021CDE900110A460B4600F0B6F803B000BD0D +:2075C000C1F30A5210B5C1F3130140F2FF3341F480119A4201DA002010BD40F233439A42BC +:2075E000A2F2334203DC524200F048F810BD904010BD00F0004230F000400AD0C10D01F545 +:207600006071C0F3160042EA0151C20840071143704700200146704701F0004330B421F0EF +:20762000004150EA010206D00A0DA2F56072C1F31301002A02DC30BC00207047440F44EA62 +:20764000C104C100E01830BC00EBC25000F026B830B50B46014600202022012409E021FAED +:2076600002F59D4205D303FA02F5491B04FA02F52844151EA2F10102F1DC30BD202A04DBF7 +:20768000203A21FA02F00021704721FA02F3D040C2F1200291400843194670470029A8BFF4 +:2076A0007047401C490008BF20F00100704710B4B0FA80FC00FA0CF050EA010404BF10BC31 +:2076C000704749B1CCF1200421FA04F411FA0CF118BF012121430843A3EB0C01CB1D4FEA99 +:2076E00000614FEA102042BF002010BC704700EBC35010440029A4BF10BC7047401C490016 +:2077000008BF20F0010010BC704710B5141E73F1000408DA401C41F1000192185B411A439B +:2077200001D120F0010010BD2DE9F04D92469B4611B1B1FA81F202E0B0FA80F22032904687 +:20774000FFF72BFE04460F4640EA0A0041EA0B0153465A46084313D0114653EA010019D01B +:20776000C8F140025046FFF789FF05460E46504659464246FFF711FE084305D0012004E074 +:2077800020463946BDE8F08D0020054346EAE0762C4337430A986305E40AA0EB080000225E +:2077A000FD0A44EA47540A3002D500200146E9E7010510196941DDE9084500196941BDE85D +:2077C000F04DA2E72DE9FE4F804681EA0300C00F0C46009021F0004123F00045B8EB02004C +:2077E000A94105D24046214690461C460B46024623F00040104347D0270DC7F30A00C3F39F +:207800000A510290401A019040286BDAC3F3130040F4801B0098924620B10023D2EB030A1D +:2078200063EB0B0B01985946C0F140025046FFF7B4FD06460D4650465946019A00F01EF906 +:2078400010EB08006141002487EA115284EAE7731A4340D0009A62B3019A012A4FEA07524F +:2078600015DC001B61EB02014FF0004202EA0752CDE90042001C41F5801132462B46FFF72D +:2078800053FF03B0BDE8F08F40462146F9E7001B61EB0201001C41F5801300185B412018B7 +:2078A000A2F5001747EB030140EAD570B6196D4111E06D084FEA360645EAC0754FEA075227 +:2078C000001B61EB0201001C41F5801149084FEA30000019514132462B4603B0BDE8F04F76 +:2078E000FFF713BF0098012240000023D0EB020263EBE073009821464FEAE074B8EB000013 +:2079000061EB0401E9E783F000435BE781F0004158E72DE9FE4F81EA030404F0004421F03F +:20792000004100944FF0000B23F0004350EA01045ED052EA03045BD0C3F30A54C1F30A55D0 +:207940002C44A4F2F3340194A0FB0254C1F3130141F48011C3F3130343F4801301FB02440E +:2079600000FB034E840A970A44EA815447EA8357A4FB076802958D0A05FB07854FEA932CBE +:2079800004FB0C542705029D4FEA065847EA1637B5EB08056EEB070C870E920E47EA811791 +:2079A00042EA8312A7FB0201B6EB0B0164EB00042B0D43EA0C335E1844EB1C50DA465146F5 +:2079C000E7FB0201C5F313044FEA0B3343EA14534FEA0432019C43EA0603A4F10C0402946B +:2079E000009CCDE900B4FFF79FFE03B0BDE8F08F00200146F9E7C1F30A52C1F3130140F2C6 +:207A0000FF3341F480119A4202DA00200146704740F233439A42A2F2334202DC5242FFF7A3 +:207A20002DBEFFF7BABC000030B5041E71F1000404DB4FF00044404264EB0101141E73F1B7 +:207A4000000405DB1C464FF00043524263EB0403994208BF904230BD064C074D06E0E06840 +:207A600040F0010394E8070098471034AC42F6D3FFF74AFCE0B3010810B40108202A06DBA5 +:207A8000CB17203A41FA02F043EAE07306E041FA02F3D040C2F120029140084319467047D0 +:207AA00070B58C1810F8015B15F0070301D110F8013B2A1106D110F8012B03E010F8016BD7 +:207AC00001F8016B5B1EF9D12B0705D40023521E0DD401F8013BFAE710F8013BCB1A921C92 +:207AE00003E013F8015B01F8015B521EF9D5A142D8D3002070BD000010B5024801F0ECF8EA +:207B000010BD00000428002070B50546AC6A606D00F0500098BB606D40F4007060652068A8 +:207B2000006800F00800A8B1206805F033F910B32068C06800F40050E8B9606D20F48070BA +:207B40006065606D00F48050A8B9606D40F00100606510E02068C06800F0020058B9606D3B +:207B600020F480706065606D00F4805018B9606D40F001006065204601F0A6F80CE0FFE750 +:207B8000606D00F0100018B1204601F0A4F803E0E06C416B2846884770BD70B50546AC6A91 +:207BA000606D40F040006065A06D40F00400A065204601F090F870BD70B50446A56A284685 +:207BC00001F088F870BD000070B50446206805F0CDF80646206805F0CEF870B36EBB2068F3 +:207BE000806800F00D0001280AD120688168174A1140891C816000BF03202168086009E037 +:207C0000606D40F010006065A06D40F00100A065012070BD01F0BAFF05460FE001F0B6FF77 +:207C2000401B02280AD9606D40F010006065A06D40F00100A0650120EBE705E0206880687F +:207C400000F001000028E9D10020E2E7C0FFFF7F70B50446206805F08EF888BB2068806806 +:207C60001849084048B1606D40F010006065A06D40F00100A065012070BD206805F060F82A +:207C800001F084FF054615E0206805F074F810B9206805F055F801F079FF401B022809D9E4 +:207CA000606D40F010006065A06D40F00100A0650120E1E72068006800F001000028E3D00A +:207CC0000020D9E73F0000807047000000B587B01C2205496846FFF7B9FB06F091FF68464A +:207CE00006F04DF907B000BD7CAF010800B585B014216846FFF7C5FB0020029003200190B7 +:207D00004FF460400090012005F099F869464FF0904001F053FE012005F081F818200090F2 +:207D2000022005F08CF86946084801F047FE022005F075F801F014FB01F02AFB01F01CFBD1 +:207D400000F006F8FFF7C0FF05B000BD00040048F0B585B014216846FFF793FB0025002636 +:207D60000027002427E0344800EBC400807900B3314850F83400B0F1904F06D02F490844CB +:207D800048B1B0F5806F12D10BE02B4800EBC400808805430CE0284800EBC40080880643BA +:207DA00006E0254800EBC4008088074300E000BF00BF601CC4B2222CD5DB0020029001204E +:207DC0000190032003908DB10095012005F037F8012005F0AFF869464FF0904001F0EEFDED +:207DE000002229464FF0904001F0CBFE8EB10096022005F024F8022005F09CF869460F4870 +:207E0000404201F0DBFD002231460C48404201F0B8FE7FB10097042005F011F8042005F0FF +:207E200089F86946064801F0C9FD00223946044801F0A7FE05B0F0BD6CAE010800FCFFB753 +:207E40000008004810B506F0FDFD0649002004F0EFFCFFF74BFF0121084607F0CFFE09F062 +:207E600057FA10BD60270020704710B50446FFF72DFF00F005F80021012007F0BFFE10BDA5 +:207E800000B58DB030221F4901A8FFF7DFFA00F083FA0121022007F0B1FE1B4A00210420BD +:207EA00007F0F2FE01A806F05CF800F0C3F906F03BFC0020154981F890004FF6FF70C88488 +:207EC000134A0021012007F0DFFE202011498871062009F031F905F067FB00200B4981F80F +:207EE000290081F8280080200B490880A0200B49088001200A4981F8880000F07FF80DB007 +:207F000000BD0000D8AF0108A932010830030020257F000846000020C4030020C6030020FB +:207F2000F006002010B501200BF0A9FB174890F89000052828D0002408F070FF0446002015 +:207F4000124981F8900084B9114981F8880000BF10A00AF017FD11A00AF014FD11A00AF041 +:207F600011FD18A00AF00EFD0DE000BF09A00AF009FD0AA00AF006FD14A00AF003FD11A0DB +:207F80000AF000FD00BF00BF10BD000030030020F00600201B5B303B33326D00494E464F57 +:207FA000203A20002A2A2053544F50204144564552544953494E47202A2A20200D0A0D0A4B +:207FC000000000001B5B306D000000002A2A2053544F50204144564552544953494E472054 +:207FE0002A2A20204661696C6564200D0A0D0A0010B50021012007F031FF10BD2DE9F04118 +:2080000088B005464FF04208012D04D1404806884048078803E04FF4C8664FF47A67022D7D +:208020001BD13D4890F89000012804D03A4890F89000022811D108F0F1FE8046B8F1000FAF +:2080400007D100BF35A00AF09DFC36A00AF09AFC03E041463CA00AF095FC2F4880F890501B +:208060004348807B04090A2C04DA04F130004149887203E004F137003E4988723C48807BA1 +:2080800000F00F040A2C04DA04F130003949C87203E004F137003749C8723548C07B04095A +:2080A0000A2C04DA04F130003249087303E004F13700304908732E48C07B00F00F040A2CA4 +:2080C00004DA04F130002B49487303E004F13700284948730022104829300F4991F8281047 +:2080E000CDE904022348069203910E211346CDE9002102903A463146002008F000FE804669 +:208100001D490E2008F0AEFE804608B0BDE8F081C4030020C6030020300300201B5B306D5D +:20812000000000005375636365737366756C6C792053746F7070656420416476657274694C +:2081400073696E67200A0D0053746F70204164766572746973696E67204661696C6564206C +:208160002C20726573756C743A202564200A0D00F0060020380000204600002070B50546B6 +:2081800015B1012D0AD104E00724204607F068FD05E00724204607F08DFD00E000BF00BFEA +:2081A00070BD70B504462546696801F1080006F0F9FA064616B10120287001E0002028709F +:2081C00070BD7047704700002DE9F04100BF164800680646701CE0B100BF1348001D006830 +:2081E0006FF07F4101EA102800BF00BF0E48001D077800BF0D490E70300A4870300C887014 +:208200000846C77081F804804FEA182048710D4607E0002005F0A0F904460CB1254600E078 +:20822000034D2846BDE8F0818075FF1F2E000020B0AF01082DE9F0418CB0002006900AF06E +:20824000B3FFFFF7C1FF044622460621002008F0CEFF60794649087220794872E078887271 +:20826000A078C87260780873207848734EF66E50089000BF3F480068079007AA06212E2001 +:2082800008F0B5FF3C4A1021182008F0B0FF3B4A1021082008F0ABFF1821012008F078FF53 +:2082A00008F0E3FE002646F00106002E19DD34A709A80AA90BAB0D22CDE9001000213046DD +:2082C00008F058FC3846FFF7E7F800F0FF08434600220097BDF82810BDF82C0008F0EAFE18 +:2082E00000BF06A8022300220090BDF82410BDF82C0008F0DFFE0222114600200AF00DFFFA +:20830000032023490870087808F05CFD0120204948700020C87008204875102088750020B9 +:2083200008751C48886101208870002504E01848001D4555681CC5B2102DF8DB00231448B0 +:208340008169007D124A927D02AF0BC701921048407D0F4A009051789078012208F082FCCD +:208360000B48807808B108F0E1FB0CB0BDE8F081460000208075FF1FB6AF0108C6AF0108EE +:20838000534D54435F545241434B4552000000003003002007B201001CB504480090044835 +:2083A0000190694603480AF06BFE1CBD240003207D810008A381000800BFFEE77047000022 +:2083C00010B5044654B90B48006818B1002009490968884700200849087009E00120064909 +:2083E00008700448006818B1012002490968884710BD000098000020F404002010B500205A +:2084000005F0AAF8044674B1A0790749074A11604FF0B041D1F89C1021F47C5141EA002158 +:20842000116000BF00BF10BDFECAFECA9C0000587047000010B5024800F0F8FF10BD000082 +:20844000682800200F4B02689A4206D2426C92080D4B03EB8202826406E0426C92080A4B79 +:208460001C3303EB820282640278083A1423B2FBF3F1054A8032C26401F01C0301229A409D +:2084800002657047080402400008024001794A1E064B03EB82024265044A403282654A1ECB +:2084A00002F0030301229A40C26570470009024030B5D0E913546C60446D14B1D0E9165434 +:2084C0006C6090F8444004F01C050124AC40056C6C60046863608468102C04D10468A260C7 +:2084E0000468E16003E00468A1600468E26030BD704700005020034909688143014A116080 +:2085000000BF704790080058704710B5012001F047FA10BD10B54FF4806001F041FA4FF402 +:20852000006001F03DFA4FF4805001F039FA4FF4005001F035FA4FF4804001F031FA4FF467 +:20854000004001F02DFA10BD10B5022001F028FA10BD10B5042001F023FA10BD10B508207E +:2085600001F01EFA10BD10B5102001F019FA10BD10B5202001F014FA402001F011FA80205F +:2085800001F00EFA4FF4807001F00AFA4FF4007001F006FA10BD00000348406940F2FA71B8 +:2085A0008843014948617047004000581E48006800F40070B0F5007F16D11B48006820F492 +:2085C00000701949086000BF0846006840F4006008600846006820F40060086000BF084651 +:2085E000006840F4007008600F48006800F48060B0F5806F16D10C48006820F480600A49F6 +:20860000086000BF0846006840F4805008600846006820F48050086000BF0846006840F466 +:208620008060086070470000004000580649496921F4FF61022202EBC00242F4803211431E +:20864000014A5161704700000040005810B50849496941F00101064C6161026000BF00BFDF +:2086600000BFBFF36F8F00BF00BF00BF436010BD00400058F0B50246802314460D46104EAB +:20868000766946F480260E4F7E6100BFEFF31086304672B600BF2E682660241D2D1D5E1E28 +:2086A000F3B2002BF7D100BF054E3669C6F30046002EF9D100BF80F3108800BFF0BD000044 +:2086C0000040005870B5054601F060FA064606E001F05CFA801BA84201D3032070BD1E48BF +:2086E000006900F48030B0F5803FF1D01A48046904F0010020B100BF01201749086100BF4B +:208700004CF2FA30044000BF04F0404030B11248806904F0404108430F49886124F04040C1 +:2087200018B124F040400C49086100BF1CB10B4844600120D2E706E001F028FA801BA84243 +:2087400001D30320CAE70448006900F48020B0F5802FF1D00020C1E700400058FC05002092 +:20876000F8B504460D460020009000BF94F85000012801D10220F8BD012084F8500000BFE6 +:208780002046FFF721FA06468EBB606D20F4885040F002006065206881681B4A114005F001 +:2087A000804242F000421143816000BF13E00098401C00901549009888420CD3606D20F09C +:2087C000020040F01000606500BF002084F8500000BF0120CFE720688168C90F0029E6D128 +:2087E000606D20F0020040F00100606504E0FFE7606D40F01000606500BF002084F850005D +:2088000000BF3046B7E70000C0FFFF3FAB6A02007047704770477047704700002DE9F84F81 +:2088200005460C464FF0000A00200090F949E068884200D000E000BF00BF95F8500001281A +:2088400002D10220BDE8F88F012085F8500000BF286804F09AFA002872D12968D4E9002059 +:2088600001F1300CC0F3012B0CEB8B03D3F800C000F01F0E4FF01F0B0BFA0EFB2CEA0B0C1A +:2088800000F01F0BC2F3846E0EFA0BFE4CEA0E0CC3F800C000BF286804F077FA8146286830 +:2088A00004F05FFA8046B9F1000F2AD1B8F1000FFBD1A2682168286804F07EFA6069296884 +:2088C000C968C1F3C101490000FA01F72069042818D028682268216900F1600C0CEB81039D +:2088E000D3F800C0DFF830B30CEA0B0C02F0F84B4BF0004B4BEA070B4CEA0B0CC3F800C05C +:2089000000BFA8E00021286804F022FAC0F3120030B90021286804F01BFAC0F3846007E069 +:208920000021286804F014FA90FAA0F0B0FA80F02168C1F3120121B92168C1F3846105E01F +:20894000ACE1216891FAA1F1B1FA81F1884204D100221146286804F049FA0121286804F042 +:20896000F7F9C0F3120030B90121286804F0F0F9C0F3846007E00121286804F0E9F990FA3A +:20898000A0F0B0FA80F02168C1F3120119B92168C1F3846104E0216891FAA1F1B1FA81F142 +:2089A000884204D100220121286804F01FFA0221286804F0CDF9C0F3120030B90221286869 +:2089C00004F0C6F9C0F3846007E00221286804F0BFF990FAA0F0B0FA80F02168C1F3120183 +:2089E00019B92168C1F3846104E0216891FAA1F1B1FA81F1884204D100220221286804F074 +:208A0000F5F90321286804F0A3F9C0F3120030B90321286804F09CF9C0F3846007E0032197 +:208A2000286804F095F990FAA0F0B0FA80F02168C1F3120119B92168C1F3846104E021683F +:208A400091FAA1F1B1FA81F1884204D100220321286804F0CBF9286804F08DF9002872D13A +:208A60002868E2682168D0F8B030C1F3120C23EA0C0302F0180BDFF8A4C12CFA0BFC0CEA89 +:208A8000010C43EA0C03C0F8B03000BF6149E06888427DD12368C3F312031BB92368C3F3C1 +:208AA000846304E0236893FAA3F3B3FA83F35B1C03F01F03092B3ED82368C3F312031BB91A +:208AC0002368C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F034FF0010C0CFA03FCDC +:208AE0002368C3F312031BB92368C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F03E3 +:208B00004CEA836C2368C3F312031BB92368C3F3846304E0236893FAA3F3B3FA83F35B1CB2 +:208B200003F01F0303EB43034FF0000B4BEA03534CEA030341E02368C3F3120323B92368FD +:208B4000C3F3846305E077E0236893FAA3F3B3FA83F35B1C03F01F034FF0010C0CFA03FC8E +:208B60002368C3F312031BB92368C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F0362 +:208B80004CEA836C2368C3F312032BB9236800E018E0C3F3846304E0236893FAA3F3B3FA37 +:208BA00083F35B1C03F01F030A3B03EB43034FF0007B4BEA03534CEA03031946A2682868C0 +:208BC00004F0FAF8164920680840A8B300BF1548806800F0E07600BF134804F0CCF860BBEE +:208BE00012492068884230D106F4000068BB0E492868884258D146F400010A4804F0F0F867 +:208C00000B4800680B49B0FBF1F000EB40008000009016E000007F4000F0FF03FFFF0700D2 +:208C2000000008800003045000000450000052C768000020400D030017E028E00098401E1B +:208C4000009000980028F9D12EE01B49206888420CD106F0807048B918492868884223D1C3 +:208C600046F08071164804F0BBF81DE015492068884219D106F48000B0B91049286888429B +:208C800012D146F480010E4804F0AAF80CE0686D40F0200068654FF0010A05E0686D40F038 +:208CA000200068654FF0010A00BF002085F8500000BF5046C6E50000000084CB000004502E +:208CC00000030450010000800121014A117070472C030020704770472DE9F04704464FF084 +:208CE000000A206805682068466805F00200022811D106F0020002280DD1606D00F010006F +:208D000018B9606D40F4006060652046FFF780FD02202168086005F00400042803D106F081 +:208D20000400042807D005F00800082841D106F0080008283DD1606D00F0100018B9606D46 +:208D400040F400706065206804F024F810B32068C06800F40050B0F5005F24D02068006873 +:208D600000F0080008281ED1206804F00EF890B92068406820F00C0021684860606D20F4B3 +:208D800080706065606D00F4805018B9606D40F00100606507E0606D40F010006065A06D33 +:208DA00040F00100A0652046FFF78EFF0C202168086005F02000202803D106F020002028E8 +:208DC00007D005F04000402856D106F04000402852D1606D00F0100018B9606D40F4005048 +:208DE00060652068C16C01F0C00109B9012100E00021894600BF206803F0CCFF07462068B9 +:208E0000D0F80C80B9F1000F06D108F0007020BB1FB308F4005000BB2068006800F0400032 +:208E2000402823D12068C06800F40010A8B9206803F097FF90B92068406820F0600021683E +:208E40004860606D20F480506065606D00F4807018B9606D40F00100606507E0606D40F0CB +:208E600010006065A06D40F00100A0652046FFF7D0FC60202168086005F0800080280DD146 +:208E800006F08000802809D1606D40F480306065204600F06BF980202168086005F4807030 +:208EA000B0F5807F0FD106F48070B0F5807F0AD1606D40F4003060652046FFF7ACFC4FF488 +:208EC00080702168086005F40070B0F5007F0FD106F40070B0F5007F0AD1606D40F480203A +:208EE00060652046FFF798FC4FF400702168086005F01000102820D106F0100010281CD1C0 +:208F0000606B10B94FF0010A06E02068C16801F0030109B14FF0010ABAF1010F0AD1606D80 +:208F200040F480606065A06D40F00200A0652046FFF7D1FE10202168086005F48060B0F54A +:208F4000806F13D106F48060B0F5806F0ED1606D40F480406065A06D40F00800A0654FF4DE +:208F60008060216808602046FFF754FCBDE8F0872DE9F84304464FF000090020009014B9F8 +:208F80000120BDE8F883206920B12020005D012800D100BF606D30B9204600F0E9F80020D3 +:208FA000A06584F8500020688168C1F3407131B120688168664A1140816000BF00BF2068CF +:208FC00003F0DEFEA0B920688168624A114041F08051816000BF604800686049B0FBF1F014 +:208FE000009002E00098401E009000980028F9D1206803F0C5FE48B9606D40F010006065DE +:20900000A06D40F00100A0654FF00109206803F0BCFE0646606D00F0100000287ED1002ED1 +:20902000FCD1606D20F4807040F002006065206803F0A1FE68B94A4803F09DFE48B9606877 +:209040004849896821F47C110143464A916000BF00BF607E616B41EA4030E1680843A168C7 +:2090600008432021095D40EA01452020005D012803D1A08C401E45EA4045A06A28B1208D26 +:2090800000F47070E16A084305432068C0683649084028432168C860206803F076FE8046D6 +:2090A000206803F05EFE0746B8F1000F2CD127BB207E002141EA803194F8300041EA40052E +:2090C0002068C06844F20201884328432168C86094F83800012811D1E06B40F00101206CE8 +:2090E0000843616C0843A16C08432168096940F2FC72914308432168086105E02068006933 +:2091000020F0010021680861206901280BD12068006B20F00F00E169491E00E010E00843E0 +:209120002168086305E02068006B20F00F0021680863606D20F0020040F00100606505E096 +:20914000606D40F0100060654FF00109484618E7C0FFFF5FC0FFFF7F68000020400D030035 +:20916000000004500003045007C0F0FF7047000010B596B004464FF4806002904FF04050FE +:20918000119002A801F07CFB08B109F079FA4FF400504FF0B041C96C01434FF0B042D16455 +:2091A0001146C96C0140019100BF00BF17481849886605211648C1660021016741678021A7 +:2091C00081674900C1678900C0F880102021C0F884100902C0F88810683000F0A7F908B19C +:2091E00009F04EFA00BF0A486830094908656438C1F8900000BF00221146122001F0FAF993 +:20920000122001F0D5F916B010BD0000080002400028002070B50446206803F0B6FD78BB68 +:2092200000BF94F85000012801D1022070BD012084F8500000BF2046FEF70AFD054605BB30 +:20924000606D40F60161884340F480706065606D00F48050B0F5805F04D1A06D20F00600E8 +:20926000A06501E00020A0651C202168086000BF002084F8500000BF206803F095FD06E059 +:2092800004E000BF002084F8500000E002252846CCE700002DE9F04104460E46174620684D +:2092A00003F073FD002852D100BF94F85000012802D10220BDE8F081012084F8500000BF85 +:2092C0002046FEF7C5FC0546002D3BD1606D40F60161884340F480706065606D00F4805044 +:2092E00020B1A06D20F00600A06501E00020A0651848E16CC8621848E16C08631748E16CD4 +:2093000048631C202168086000BF002084F8500000BF2068406840F01000216848602068E2 +:20932000C06840F001002168C860226802F140013B463246E06C00F061F90546206803F010 +:2093400033FD05E000BF002084F8500000E002252846AFE7097B0008B97B00089B7B00085C +:2093600000BF0448406820F001000249486000BF70470000002004E000BF0448406820F0F9 +:2093800004000249486000BF70470000002004E000BF0448406820F002000249486000BFE5 +:2093A00070470000002004E070B50446002594F82500022803D00420E063012534E0206887 +:2093C000006820F00E00216808602068006820F0010021680860A06C006820F48070A16C9F +:2093E000086094F8440000F01C0101208840216C4860D4E913104860606D40B1606D00688F +:2094000020F48070616D0860D4E916104860012084F8250000BF002084F8240000BFA06B7C +:2094200010B12046A16B8847284670BD70B50446206C05682068066894F8440000F01C0154 +:20944000042088402840E0B106F00400C8B12068006800F0200028B92068006820F00400CF +:209460002168086094F8440000F01C0104208840216C4860206B002856D02046216B884763 +:2094800052E094F8440000F01C0102208840284018B306F0020000B32068006800F02000F5 +:2094A00040B92068006820F00A0021680860012084F8250094F8440000F01C01022088402F +:2094C000216C486000BF002084F8240000BFE06A50B32046E16A884726E094F8440000F086 +:2094E0001C01082088402840F0B106F00800D8B12068006820F00E002168086094F8440000 +:2095000000F01C0101208840216C48600120E06384F8250000BF002084F8240000BF606B12 +:2095200010B12046616B884770BD000070B504460CB9012070BD2F49206888420BD22E499C +:209540002068401A1421B0FBF1F0800060642A48083820640AE027492068401A1421B0FBD2 +:20956000F1F080006064234808382064022084F825002068056847F6F0708543D4E90201BA +:2095800008432169084361690843A1690843E1690843216A08430543206805602046FEF746 +:2095A00051FFA068B0F5804F01D1002060602079A16C0860D4E913104860606860B16068F6 +:2095C000042809D82046FEF761FF0020616D0860D4E91610486003E000206065A065E065D0 +:2095E0000020E063012084F82500002084F8240000BF9FE708040240080002402DE9F04162 +:2096000004460D4616461F464FF0000800BF94F82400012802D10220BDE8F081012084F865 +:20962000240000BF94F8250001283FD1022084F825000020E0632068006820F001002168AD +:2096400008603B46324629462046FEF731FF206B30B12068006840F00E00216808600BE039 +:209660002068006820F00400216808602068006840F00A0021680860A06C006800F48030C2 +:2096800028B1A06C006840F48070A16C0860606D28B1606D006840F48070616D0860206827 +:2096A000006840F001002168086006E000BF002084F8240000BF4FF002084046ACE700009A +:2096C00070B5044600F062FA06462546681C10B100F062FA05440AE000BF0848006820F0CD +:2096E00004000649086000BF00BF00BF30BF00F04DFA801BA842EFD370BD000010ED00E0FB +:209700002DE9F04104460F4600BF1B480078012802D10220BDE8F08101201749087000BFDD +:20972000002048604FF47A70FEF7CCFF0646E6B92068022817D1C01E386065680BE0284653 +:20974000FEF774FF4FF47A70FEF7BCFF06460EB13D6005E06D1CD4E901010844A842EED8F3 +:2097600000BFFEF719FFFEF721FF00BF00200249087000BF3046CDE7FC05002000200649ED +:20978000496941F00041044A51611146496901F0004101B901207047004000582DE9F041F9 +:2097A0000646884614461D4600BF18480078012802D10220BDE8F08101201449087000BF52 +:2097C000002048604FF47A70FEF77CFF0746AFB9012E05D122462B464046FEF737FF03E0FD +:2097E00021464046FEF746FF4FF47A70FEF76AFF074607484069B0430549486100BF0020A9 +:209800000249087000BF3846D4E70000FC0500200040005800200849496901F0004151B17D +:209820000649054A9160064991601146496901F0004101B10120704700400058230167452C +:20984000AB89EFCDF0B50B46002178E001258D4005EA0302002A71D03B4D8E0855F8264086 +:209860008D072E0F0F25B5402C40B0F1904F01D1002514E0354DA84201D101250FE0344D43 +:20988000A84201D102250AE0324DA84201D1032505E0314DA84201D1042500E007258E07AF +:2098A000360FB540A54223D12C4D2D6895432B4E3560351D2D689543361D3560274D803DC7 +:2098C0002D689543254E803E3560351D2D689543361D35608D072E0F0F2505FA06F41A4D49 +:2098E0008E0855F82650A543174E8F0846F8275005684F000326BE4035430560CE0800F1EF +:20990000200555F826504E07F70E0F26BE40B543CF0800F1200646F82750C5684F00032692 +:20992000BE40B543C560466801258D40AE43466085684F000326BE40B5438560491C23FA12 +:2099400001F5002D82D1F0BD080001400004004800080048000C0048001000488008005873 +:2099600070B505460024002D05DD02E06D10601CC4B2012DFAD1094850F8240068B10748D5 +:2099800050F82400806840B1044A52F824205068024A52F824209168884770BD4826002091 +:2099A00010B5044604480068204020B1024804602046FFF7D5FF10BD0C08005870B503462E +:2099C0000022BDE0012696400D6805EA0604002C72D04D68012D08D04D68022D05D04D68C6 +:2099E000112D02D04D68122D13D1986856000325B540A8435600CD68B5402843986058687E +:209A000001259540A8430D79C5F30015954028435860D86856000325B540A84356008D682C +:209A2000B5402843D8604D68022D02D04D68122D13D1D60803F1200555F826005507EE0E3E +:209A40000F25B540A8435607F60E0D69B5402843D60803F1200545F8260018685600032563 +:209A6000B540A8430D7905F003055600B540284318604D6805F08055B5F1805F5FD1334DA1 +:209A8000960855F8260095072E0F0F25B540A843B3F1904F01D1002515E02D4DAB4201D120 +:209AA000012510E02B4DAB4201D102250BE02A4DAB4202D1032506E041E0284DAB4201D1AD +:209AC000042500E007259607360FB54028431F4D960845F82600224D2868A0434D6805F412 +:209AE0008035B5F5803F00D120431D4D28602D1D2868A0434D6805F40035B5F5003F00D1C8 +:209B00002043174D2D1D2860154D803D2868A0434D6805F48015B5F5801F00D12043104DFD +:209B2000803D28602D1D2868A0434D6805F40015B5F5001F00D12043094D7C3D2860521C5E +:209B40000D68D540002D7FF43DAF70BD080001400004004800080048000C00480010004831 +:209B600080080058024613690B400BB1012000E00020704742690A400AB1816200E081610D +:209B800070470AB1816100E08162704701480068704700005C00002001480078704700009B +:209BA00064000020014800687047000060000020024692F8410020282DD100BF92F8400057 +:209BC000012801D102207047012082F8400000BF242082F841001068006820F001001368AC +:209BE00018601068006820F4805013681860106800680843136818601068006840F0010007 +:209C000013681860202082F8410000BF002082F8400000BFD7E70220D5E710B502460B4604 +:209C200092F8410020282AD100BF92F84000012801D1022010BD012082F8400000BF2420C5 +:209C400082F841001068006820F00100146820601068016821F4706141EA0321106801606D +:209C60001068006840F0010014682060202082F8410000BF002082F8400000BFDAE70220A1 +:209C8000D8E710B504460CB9012010BD242084F841002068006820F00100216808602046EA +:209CA00000F00CFA0020606484F84100206384F8420000BF84F8400000BF00BFE5E7000007 +:209CC00010B504460CB9012010BD94F8410028B9002084F84000204600F04AFA242084F8DE +:209CE00041002068006820F0010021680860606820F07060216808612068806820F40040D3 +:209D000021688860E068012805D1A06840F400402168886004E0A06840F4044021688860C9 +:209D2000E068022802D18002216848602068406813490843216848602068C06820F400401F +:209D40002168C860D4E904010843A16940EA01202168C860D4E907010843216808602068B6 +:209D6000006840F001002168086000206064202084F841000020206384F8420000BFA3E7CE +:209D8000008000022DE9FC5F0446894692469B46DDE90C780E9E94F8410020287ED117B1DC +:209DA000B8F1000F05D14FF4007060640120BDE8FC9F00BF94F84000012801D10220F6E7B8 +:209DC000012084F8400000BFFFF7E0FE054619230122D1032046009502F016FF08B10120B9 +:209DE000E5E7222084F84100402084F84200002060646762A4F82A8060635B4652464946FC +:209E00002046CDE9006502F069FE30B100BF002084F8400000BF0120C9E7608DFF280CD963 +:209E2000FF2020853D48009094F828204FF080734946204602F0CEFE0BE0608D2085374894 +:209E4000009094F828204FF000734946204602F0C1FE00BF3346002204212046009502F0DA +:209E6000D3FE08B10120A2E72068406A616A0870606A401C6062208D401E2085608D401E56 +:209E80006085608D48B3208D38BB3346002280212046009502F0B8FE18B100E03CE0012090 +:209EA00085E7608DFF280CD9FF2020850020009094F828204FF080734946204602F08AFE54 +:209EC0000BE0608D20850020009094F828204FF000734946204602F07DFE608D0028B9D1CE +:209EE0002A463146204602F0BEFE08B101205EE720202168C8612068406809490840216803 +:209F00004860202084F84100002084F8420000BF84F8400000BF4AE7022048E7002400805E +:209F200000E800FE2DE9FC5F0446894692469B46DDE90C780E9E94F8410020287DD117B1D7 +:209F4000B8F1000F05D14FF4007060640120BDE8FC9F00BF94F84000012801D10220F6E716 +:209F6000012084F8400000BFFFF710FE054619230122D1032046009502F046FE08B10120B8 +:209F8000E5E7212084F84100402084F84200002060646762A4F82A8060635B46524649465B +:209FA0002046CDE9006502F0D7FD30B100BF002084F8400000BF0120C9E7608DFF280CD955 +:209FC000FF2020850020009094F828204FF080734946204602F0FEFD0BE0608D2085002088 +:209FE000009094F828204FF000734946204602F0F1FD00BF2A463146204602F05FFE08B162 +:20A000000120A4E7606A007821688862606A401C6062608D401E6085208D401E2085608D2A +:20A0200040B3208D30BB3346002280212046009502F0EAFD10B1012089E73AE0608DFF2805 +:20A040000CD9FF2020850020009094F828204FF080734946204602F0BDFD0BE0608D208583 +:20A060000020009094F828204FF000734946204602F0B0FD608D0028BCD12A463146204627 +:20A0800002F0F1FD08B1012061E720202168C861206840680849084021684860202084F816 +:20A0A0004100002084F8420000BF84F8400000BF4DE702204BE7000000E800FE70B504466A +:20A0C00000252A492068096888420DD100BF4FF4001002F002FF4FF4001002F006FF4FF4B5 +:20A0E000001002F0E4FE12E020492068D1F8A81088420AD10225A80502F0EFFEA80502F021 +:20A10000F4FEA80502F0D3FE01E008F0B9FAC5EBC50202EB4202154B03EB820292F85020DD +:20A1200002F00F0301229A40C5EBC50303EB43030E4E06EB830393F8523003F00F06012366 +:20A14000B34042EA0301C5EBC50202EB4202074B03EB820292F8502002F0F0024FF0904380 +:20A1600003EB8210FFF76EFB70BD00001801002030B585B004462F4920680968884226D104 +:20A180002C4890F8500000F0F0004FF0904101EB8015142228496846FDF758F9254890F873 +:20A1A000520000F00F0101208840224991F8501001F00F0201219140084300906946284623 +:20A1C000FFF7FCFB4FF4001002F079FE2FE019492068D1F8A810884227D1164890F8F800BC +:20A1E00000F0F0004FF0904101EB80151422124914316846FDF72AF90E4890F8FA0000F08B +:20A200000F01012088400B4991F8F81001F00F02012191400843009069462846FFF7CEFBB4 +:20A220004FF4000002F04BFE01E008F029FA05B030BD00001801002098B1010803480068C4 +:20A240000349097808440149086070475C0000206400002010B500240948006840F48070B6 +:20A2600007490860032000F003FA002000F00AF808B1012401E000F04FF9204610BD0000DA +:20A280000040005870B50446002511480078D8B100F0AEFD0E4909784FF47A72B2FBF1F107 +:20A2A000B0FBF1F6304601F0A6FE58B9102C07D200222146501E00F09DF90648046004E0C8 +:20A2C000012502E0012500E00125284670BD000064000020600000207047704770477047CF +:20A2E00070477047014691F83600704710B504462068006800F0010050B12068806800F0E2 +:20A30000010028B10120216848602046FFF7E6FF20680068C0F3400050B120688068C0F3C9 +:20A32000400028B10220216848602046FFF7D4FF20680068C0F3800050B120688068C0F33B +:20A34000800028B1042021684860204600F0E3F820680068C0F3C00050B120688068C0F397 +:20A36000C00028B10820216848602046FFF7B7FF20680068C0F3001050B120688068C0F302 +:20A38000001028B11020216848602046FFF7A5FF20680068C0F3401050B120688068C0F35C +:20A3A000401028B12020216848602046FFF799FF20680068C0F3801050B120688068C0F3B8 +:20A3C000801028B14020216848602046FFF788FF10BD000070B504460CB9012070BD606889 +:20A3E000012800D100BF4FF6FF716069884200D000BF606800B900BF94F8360028B90020CA +:20A4000084F83500204600F04DF8022084F836002068C5686068012801D125F006054FF63F +:20A42000FF716069884201D025F46045606808B925F0D80519480540D4E901010843216AD4 +:20A440000843616A0843A16A08430543606818B9E1692069084305436068012801D1E068F3 +:20A4600005434FF6FF716069884203D0D4E90510084305432068C56009492068884205D1ED +:20A48000D4E90B0108432168086202E02168E06A0862012084F8360000209FE7F8F119FF1C +:20A4A000007C004038B504460D492068884215D140054FF0B041896D01434FF0B042916545 +:20A4C0001146896D0140009100BF00BF002211462F2000F08FF82F2000F06AF838BD00000A +:20A4E000007C004010B50446022084F83600204602F0EAFE2046FFF7F5FE032800D110BD65 +:20A500002068C06820F400202168C860012084F836000020F3E7704708B5032000F0A8F8B2 +:20A520004FF400204FF0B041096D01434FF0B04211651146096D0140009100BF00BF0022E8 +:20A5400011466FF00B0000F055F8002211466FF00A0000F04FF8002211466FF0090000F013 +:20A5600049F800221146501F00F044F800221146101F00F03FF800221146901E00F03AF86E +:20A5800000221146501E00F035F808BD10B501460846002807DB00F01F0301229A40034B31 +:20A5A000440943F8242000BF10BD000080E200E001460846002809DB00F01F0301229A4051 +:20A5C00043099B0003F1E023C3F8002100BF704710B501460846002807DB00F01F030122B2 +:20A5E0009A40034B440943F8242000BF10BD000000E200E02DE9F05F80460D46164605F04A +:20A60000A1FC074639462A46334601F00700C0F1070ABAF1040F02D94FF0040A01E0C0F1B6 +:20A62000070AD14600F1040ABAF1070F02D24FF0000A01E0A0F1030AD4464FF0010A0AFA2E +:20A6400009FAAAF1010A0AEA020A0AFA0CFA4FF0010B0BFA0CFBABF1010B0BEA030B4AEA11 +:20A660000B042146404605F075FCBDE8F09F000000BF00F00702064B19684FF6FF0319401A +:20A68000044B0B4343EA0221014B196000BF70470CED00E00000FA050D49096821F00701DA +:20A6A000891C0B4A11600B49096841F00401094A1160012801D130BF02E040BF20BF20BFE7 +:20A6C0000449096821F00401024A1160704700000004005810ED00E00248006800F4C06033 +:20A6E000704700000004005801462B48006820F00E000A681043284A10604FF48030274AFC +:20A7000012688243254B1A6000BF00BF234A403212688243214B40331A6000BF00BF1F4A34 +:20A720007C3A126882431D4B7C3B1A6000BF00BF1A1F126882431B1F1A6000BF486800F47E +:20A740008030B0F5803F07D15801144A12680243124B1A6000BF00BF087900F0010050B1CF +:20A760004FF480300D4A803A126802430B4B803B1A6000BF00BF087900F00200022809D196 +:20A78000C003064A7C3A12680243044B7C3B1A6000BF00BF0020704704040058800800581C +:20A7A0000348006820F480700149086070470000000400580348006840F480700149086094 +:20A7C00070470000000400580348006840F0010001490860704700000404005810B50C48A0 +:20A7E000006800F4807018B9FFF7E4FF012400E0002400BF0748006820F080704FF0B04194 +:20A80000C1F8900000BF012C01D1FFF7C9FF10BD000400589000005830B585B005460120DC +:20A8200002F01BFB04200090022001900320039000200290049069464FF09040FFF7BEF843 +:20A840000D48006800F4807018B9FFF7B3FF012400E000240948006820F0407045F0807116 +:20A8600008434FF0B041C1F89000012C01D1FFF797FF05B030BD00000004005890000058A3 +:20A880002DE9F04704460025A946207800F0400040282CD1206B90B1B0F5800F06D0B0F565 +:20A8A000000F12D0B0F5400F10D10DE04FF0B040C06840F480304FF0B041C86008E0201D2D +:20A8C00003F099F9054603E002E001E0012500BF00BF5DB9206BA649096821F440010143C3 +:20A8E0004FF0B042C2F8881000BF00E0A946208800F40060B0F5006F57D100BF9C48083034 +:20A90000006800F440700746206CB8424BD0FFF751FF67B9206C96490831096821F44071FC +:20A9200001434FF0B042C2F8901000BF39E090480830D0F8008000BF4FF0B040D0F89000D2 +:20A9400040F480308A490831086000BF00BF4FF0B040D0F8900020F48030086000BF28F493 +:20A960004070216C40EA01084FF0B040C0F8908000BFD0F8900000F0010088B1FFF706F93A +:20A98000064608E0FFF702F9801B41F28831884201D9032503E002F07FFB0128F2D100BF45 +:20A9A00000BFA94600E0A94600BF207800F0010058B1A0696E49096821F0030101434FF000 +:20A9C000B042C2F8881000BF00BF207800F0020002280BD1E0696649096821F440610143C2 +:20A9E0004FF0B042C2F8881000BF00BF207800F01000102802D1A06A02F020FC207800F013 +:20AA00002000202802D1E06A02F018FC207800F00400042802D1206A02F0FCFB207800F025 +:20AA20000800082802D1606A02F0F4FB208800F48070B0F5807F1AD1676B384602F0DEFB2A +:20AA400000BF606BB0F1006F07D14FF0B040C06840F080704FF0B041C860606BB0F1806F5A +:20AA600005D1201D03F00EF9054605B1A946208800F40070B0F5007F25D100BFA06BB0F148 +:20AA8000804F05D0A06BB0F1004F01D0A06B18B9A06B02F0EFFB09E0A06B20F08057002088 +:20AAA00002F0E8FB384602F0A9FB00BF00BFA06BB0F1C05F07D14FF0B040C06840F0807015 +:20AAC0004FF0B041C860208800F48060B0F5806F1ED1E06B2649096821F0405101434FF0CF +:20AAE000B042C2F8881000BFE06BB0F1005F05D11046C06840F480301146C860E06BB0F165 +:20AB0000805F05D1201D03F004F9054605B1A946208800F48050B0F5805F0CD1606C14496D +:20AB20000C31096821F4404101434FF0B042C2F8941000BF00BF208800F40050B0F5005F90 +:20AB400013D1E06C4FF0B041496A21F0300101434FF0B042516200BFA06C1146496A21F092 +:20AB600003010143516200BF00BF4846BDE8F087880000582DE9F04104460E4614B90120FF +:20AB8000BDE8F0819848006800F00700B04217D29548006820F00700304393490860FEF77D +:20ABA000F5FF054606E0FEF7F1FF401B022801D90320E5E78C48006800F00700B042F2D155 +:20ABC000207800F0020002281DD1A0684FF0B041896821F0F00101434FF0B042916000BF83 +:20ABE000FEF7D4FF054606E0FEF7D0FF401B022801D90320C4E700BF4FF0B0408068C0F3E2 +:20AC000000400028F0D0207800F0200020281CD160697649096821F0F00101434FF0B042BF +:20AC2000C2F8081100BFFEF7B1FF054606E0FEF7ADFF401B022801D90320A1E700BF6B488F +:20AC40000068C0F340400028F1D0207800F0400040281DD1A0696549096821F00F0141EADE +:20AC600010114FF0B042C2F8081100BFFEF78EFF054606E0FEF78AFF401B022801D903203D +:20AC80007EE700BF59480068C0F300400028F1D0207800F0040004281DD1E0684FF0B0418D +:20ACA000896821F4E06101434FF0B042916000BFFEF76CFF054606E0FEF768FF401B0228B6 +:20ACC00001D903205CE700BF4FF0B0408068C0F340400028F0D0207800F0080008281ED194 +:20ACE0002169C8004FF0B041896821F4605101434FF0B042916000BFFEF748FF054606E089 +:20AD0000FEF744FF401B022801D9032038E700BF4FF0B0408068C0F380400028F0D0207891 +:20AD200000F0010098B36068022804D102F080F9A8B9012024E76068032804D102F057FA0D +:20AD400068B901201CE7606820B902F0FFF930B9012015E702F07AF908B9012010E7606817 +:20AD60004FF0B041896821F0030101434FF0B042916000BFFEF70AFF054609E0FEF706FF4C +:20AD8000401B41F28831884202D90320F8E605E002F030F96168B0EB810FEFD11248006850 +:20ADA00000F00700B04217D90F48006820F0070030430D490860FEF7E9FE054606E0FEF7B1 +:20ADC000E5FE401B022801D90320D9E60648006800F00700B042F2D103F090FDFEF7E2FE98 +:20ADE0000746FFF74FFACBE6004000580801005810B500F033F84FF0B041896801F0F0013A +:20AE00000909034A52F82110B0FBF1F010BD000034B0010810B5FFF7EBFF4FF0B04189684C +:20AE200001F4E061090A034A12F8211001F01F01C84010BD74B0010810B5FFF7D9FF4FF05C +:20AE4000B041896801F46051C90A034A12F8211001F01F01C84010BD74B001082DE9F041B5 +:20AE600002F0C8F806463EB902F067F9C0F30310234951F820403FE0042E01D1214C3BE005 +:20AE8000082E07D102F0CEF8012801D11D4C33E01D4C31E002F09FF90746012F0FD0022FE4 +:20AEA00002D0032F0AD101E0164D10E002F0BAF8012801D1134D00E0134D08E000BF02F0A7 +:20AEC0003CF9C0F303100E4951F8205000BF00BF02F087F968434FF0B041C96801F0700109 +:20AEE000012202EB1111B0FBF1F14FF0B040C06802EB5070B1FBF0F42046BDE8F081000083 +:20AF000094B001080024F4000048E8012DE9F041044614B90120BDE8F081207800F020005E +:20AF200020286ED102F066F8064602F054F907461EB10C2E2FD1012F2DD102F007F918B170 +:20AF4000E06908B90120E6E702F0F7F8616A88420CD2606A02F07CFF08B10120DBE7606A08 +:20AF600002F005F9206A02F0F7F80BE0606A02F0FEF8206A02F0F0F8606A02F069FF08B198 +:20AF80000120C8E703F0BAFCF8480068FFF77AF980B30120BFE7E069B8B102F0C5F8FEF7D7 +:20AFA000F5FD054606E0FEF7F1FD401B022801D90320B0E702F0CAF80028F4D0606A02F016 +:20AFC000D6F8206A02F0C8F81AE000BF4FF0B040006820F001004FF0B041086000BFFEF7BA +:20AFE000D5FD054608E0FEF7D1FD401B022803D9032090E704E004E002F0A8F80028F2D149 +:20B0000000BF207800F0010000285BD001F0F2FF064602F0E0F80746082E03D00C2E08D134 +:20B02000032F06D102F004F878B3606868BB012071E700BF6068B0F5803F02D101F0E9FFF3 +:20B040001CE06068B0F5A02F0CD100BF4FF0B040006840F480204FF0B041086000BF01F069 +:20B06000D8FF0BE000BF4FF0B040006820F480304FF0B041086000BF01F0C2FF00BF606864 +:20B0800080B1FEF783FD054607E01AE0FEF77EFD401B642801D903203DE701F0C9FF002885 +:20B0A000F4D00EE0FEF772FD054606E0FEF76EFD401B642801D903202DE701F0B9FF002820 +:20B0C000F4D100BF207800F0020002284FD101F091FF064602F07FF80746042E03D00C2E56 +:20B0E0000CD1022F0AD101F0B1FF18B1E06808B9012010E7206901F0AFFF37E0E068E0B1C4 +:20B1000000BF4FF0B040006840F480704FF0B041086000BFFEF73AFD054606E0FEF736FDD9 +:20B12000401B022801D90320F5E601F08FFF0028F4D0206901F090FF18E000BF4FF0B04058 +:20B14000006820F480704FF0B041086000BFFEF71DFD054606E0FEF719FD401B022801D982 +:20B160000320D8E601F072FF0028F4D100BF207800F00800082804D0207800F0100010287C +:20B1800052D16069F0B3207800F0100010284CD101F0AEFF80B901F09FFFFEF7F7FC05469A +:20B1A00006E0FEF7F3FC401B022801D90320B2E601F09EFF0028F4D000BF6D48006840F025 +:20B1C00004004FF0B041C1F8940000BFFEF7DEFC054606E0FEF7DAFC401B032801D90320E1 +:20B1E00099E601F099FF0028F4D0A0696049096821F4706141EA00214FF0B042C2F8941077 +:20B2000000BF00E031E001F05BFFFEF7BFFC054606E0FEF7BBFC401B022801D903207AE6C4 +:20B2200001F066FF0028F4D141E001F055FFFEF7ADFC054606E0FEF7A9FC401B022801D99D +:20B24000032068E601F054FF0028F4D001F058FF06E0FEF79BFC401B032801D903205AE6D0 +:20B2600001F05AFF0028F4D121E001F049FFFEF78DFC054606E0FEF789FC401B032801D9D4 +:20B28000032048E601F048FF0028F4D101F018FFFEF77CFC054606E0FEF778FC401B0228A4 +:20B2A00001D9032037E601F023FF0028F4D1207800F00400042870D12E48006800F48070B9 +:20B2C00090B9FFF777FAFEF761FC054606E0FEF75DFC401B022801D903201CE62548006894 +:20B2E00000F480700028F2D000BFA068012802D101F0BEFE25E0A06805280DD100BF1C48D5 +:20B30000001F006840F004004FF0B041C1F8900000BF01F0ADFE14E000BF1548001F006807 +:20B3200020F001004FF0B041C1F8900000BF00BF0846D0F8900020F00400C1F8900000BF43 +:20B3400000BF00BFA068B8B1FEF720FC054608E0FEF71CFC401B41F28831884201D903209F +:20B36000D9E501F091FE0028F2D016E0600000209400005800040058FEF708FC054608E0BB +:20B38000FEF704FC401B41F28831884201D90320C1E501F079FE0028F2D1207800F04000E9 +:20B3A000402834D1A06AC8B100BF7F48006840F001004FF0B041C1F8980000BFFEF7E6FB68 +:20B3C000054606E0FEF7E2FB401B022801D90320A1E501F033FE0028F4D018E000BF7248E3 +:20B3E000006820F001004FF0B041C1F8980000BFFEF7CCFB054606E0FEF7C8FB401B02286A +:20B4000001D9032087E501F019FE0028F4D1E06A00286ED001F0EEFD07464FF0B040C66898 +:20B42000E06A022870D106F00301206B814218D106F07001606B814213D1C6F30621A06B62 +:20B4400088420ED106F47811E06B814209D106F06061206C814204D106F06041606C8142D7 +:20B4600053D00C2F4ED04FF0B040006800F0806008B101204FE501F09CFEFEF787FB05468E +:20B4800006E0FEF783FB401B022801D9032042E54FF0B040006800F000700028F1D1D4E90C +:20B4A0000C010843A16B40EA0120E16B0843216C0843616C08434FF0B041C9683B4A11401F +:20B4C00008434FF0B041C86001F07CFE4FF0B040C06840F080504FF0B041C860FEF756FB69 +:20B4E000054607E0FEF752FB401B022802D9032011E557E04FF0B040006800F00070002809 +:20B50000F0D04EE0012006E522E04FF0B040006800F0007098BB01F055FE4FF0B040C0684A +:20B5200040F080504FF0B041C860FEF72FFB054606E0FEF72BFB401B022801D90320EAE4F8 +:20B540004FF0B040006800F000700028F1D028E00C2F24D001F02DFE4FF0B040C06820F051 +:20B5600003004FF0B041C8600846C068104908404FF0B041C860FEF709FB054607E010E0E6 +:20B58000FEF704FB401B022801D90320C3E44FF0B040006800F000700028F1D101E00120AB +:20B5A000B9E400BF0020B6E4980000588C80C111FFFFFEEE014600BF91F82000012801D113 +:20B5C00002207047012081F8200000BF022081F8210000BFCA200A68506253200A685062F9 +:20B5E00000BF0868806840F020000A68906000BFFF200A68506200BF012081F8210000BF47 +:20B60000002081F8200000BF00BFDAE77047000010B504462068C068C0F3802050B1204602 +:20B62000FFF7F4FF2068C06800F0800060F490602168C8604FF4002002490860012084F859 +:20B64000210010BD0C08005810B504460BF09CFD10BD70B504460E4600BF94F820000128C9 +:20B6600001D1022070BD012084F8200000BF022084F8210000BFCA20216848625320216896 +:20B68000486200BFB6F5807F2BD12068806820F48070216888602068806820F480502168D9 +:20B6A0008860FEF773FA054614E0FEF76FFA401BB0F57A7F0ED900BFFF202168486200BFF3 +:20B6C000032084F8210000BF002084F8200000BF0320C7E72068C06800F001000028E4D022 +:20B6E0002AE02068806820F40070216888602068806820F4005021688860FEF747FA054615 +:20B7000014E0FEF743FA401BB0F57A7F0ED900BFFF202168486200BF032084F8210000BFD4 +:20B72000002084F8200000BF03209BE72068C068C0F340000028E4D000BFFF202168486259 +:20B7400000BF012084F8210000BF002084F8200000BF00BF86E7000070B505460B461646E9 +:20B76000286840680E4900EA0104200CD870C4F30420587004F03F009870C4F34230187048 +:20B780005EB9D87802F0ACFBD870587802F0A8FB5870987802F0A4FB9870002070BD00003E +:20B7A0003FFFFF0070B504460B4616462068806A586020680069C0F30E009860206800686C +:20B7C0000F4900EA0105C5F305401870C5F30620587005F07F00987005F48000000CD870AD +:20B7E0005EB9187802F07CFB1870587802F078FB5870987802F074FB9870002070BD0000EE +:20B800007F7F7F0010B504460CB9012010BD94F8210028B9002084F82000204600F06CF8E5 +:20B82000022084F8210000BFCA202168486253202168486200BF204602F06AFB48B100BF93 +:20B84000FF202168486200BF042084F821000120DCE720688068274908402168886021690F +:20B8600060680843A1690843216889680843216888602168E068086120680169208941EA2A +:20B880000040216808612068C06820F080002168C8602068C06C20F003002168C86461693F +:20B8A000E06908432168C96C08432168C8642068806800F0200090B9204600F065FA70B197 +:20B8C00000BFFF202168486200BF042084F8210000BF002084F8200000BF012096E700BF40 +:20B8E000FF202168486200BF012084F8210000208CE70000BFFF8FFF10B5044601F05CFB43 +:20B90000002211460320FEF775FE0320FEF750FE10BD00002DE9F04704460D46914600BF70 +:20B9200094F82000012802D10220BDE8F087012084F8200000BF022084F82100B9F1000F2D +:20B940002AD12068806800F0400000B102E00020E87000BFE86900B900E000BF287802F047 +:20B96000C9FA4FEA004A687802F0C4FA4AEA002AA87802F0BFFA4AEA000AE8784AEA004AAC +:20B9800095F8200002F0B6FA4AEA0060E9690843696940EA01071FE02068806800F0400084 +:20B9A00000B102E00020E87000BFE86900B900E000BF28780004697840EA0120A9780843D8 +:20B9C000E97840EA014095F8201040EA0160E9690843696940EA0107A969686840EA01089D +:20B9E00000BFCA202168486253202168486200BF686AB0F5807F3ED12068806820F480700D +:20BA0000216888602068C06800F0800060F4C0702168C860FEF7BAF8064614E0FEF7B6F8D6 +:20BA2000801BB0F57A7F0ED900BFFF202168486200BF032084F8210000BF002084F82000DB +:20BA400000BF032071E72068C06800F001000028E4D02068C7612068C0F84480206880680B +:20BA600040F48070216888602068806840F48050216888603DE02068806820F400702168B2 +:20BA800088602068C06800F0800060F420702168C860FEF77BF8064614E0FEF777F8801B62 +:20BAA000B0F57A7F0ED900BFFF202168486200BF032084F8210000BF002084F8200000BF37 +:20BAC000032032E72068C068C0F340000028E4D0206807622068C0F848802068806840F40E +:20BAE0000070216888602068806840F40050216888600E48006840F400300C4908600B48CE +:20BB00008038006840F4003008498039086000BFFF202168486200BF012084F8210000BFE2 +:20BB2000002084F8200000BF00BFFEE6800800582DE9F04104460D46164600BF94F820005C +:20BB4000012802D10220BDE8F081012084F8200000BF022084F821004EB9687800F010008F +:20BB6000102804D1687800F0EF000A30687096B9E87802F0BFF94FEA0048687802F0BAF988 +:20BB800048EA0028A87802F0B5F948EA0008287848EA403709E0E8780004697840EA01208F +:20BBA000A9780843297840EA413700BFCA202168486253202168486200BF204602F0A8F99C +:20BBC00070B100BFFF202168486200BF042084F8210000BF002084F8200000BF0120B2E7BF +:20BBE00018483840216848602068C06820F080002168C8602068806800F0200090B920461C +:20BC000000F0C2F870B100BFFF202168486200BF042084F8210000BF002084F8200000BF8E +:20BC2000012090E700BFFF202168486200BF012084F8210000BF002084F8200000BF00BFE5 +:20BC400081E700003FFFFF002DE9F04104460D46174600BF94F82000012802D10220BDE8D0 +:20BC6000F081012084F8200000BF022084F82100DFB92068806800F0400000B102E000202D +:20BC8000E87000BF287802F035F94FEA0048687802F030F948EA0028A87802F02BF948EA8F +:20BCA0000008E87848EA004612E02068806800F0400000B102E00020E87000BF28780004A4 +:20BCC000697840EA0120A9780843E97840EA014600BFCA202168486253202168486200BFB9 +:20BCE000204602F015F970B100BFFF202168486200BF042084F8210000BF002084F82000B1 +:20BD000000BF0120ABE71F483040216808602068806820F4802021688860D5E90301084347 +:20BD2000216889680843216888602068C06820F080002168C8602068806800F0200090B913 +:20BD4000204600F021F870B100BFFF202168486200BF042084F8210000BF002084F8200047 +:20BD600000BF01207BE700BFFF202168486200BF012084F8210000BF002084F8200000BFB9 +:20BD800000BF6CE77F7F7F0070B504462068C06820F0A0002168C860FDF7F8FE054607E078 +:20BDA000FDF7F4FE401BB0F57A7F01D9032070BD2068C06800F020000028F1D00020F6E7D4 +:20BDC0004FF0E020006940F002004FF0E0210861704710B504460CB9012010BD022084F8C9 +:20BDE0005D002068006820F0400021680860204600F06AF80020206684F85D0000BF84F843 +:20BE00005C0000BF00BFE8E770B504460CB9012070BD606A00B900BF0021A16294F85D00A8 +:20BE200028B9002084F85C00204600F099F8022084F85D002068006820F040002168086016 +:20BE4000E068B0F5E06F01D9002501E04FF48055E068B0F5706F05D0E068B0F5E06F01D000 +:20BE60000021A162206B40B9E068B0F5E06F02D90221216301E001212163D4E901010843CB +:20BE80002169084361690843218B01F400710843E1690843216A0843A16A084321680860A9 +:20BEA0000421A06901EA1040616A0843616B0843E1680843284321684860002020660120F5 +:20BEC00084F85D000020A3E770B50546002423492868096888420AD14FF480504FF0B041F6 +:20BEE000096E81434FF0B042116600BF01E006F0C7FBC4EBC402194B03EB021292F868201A +:20BF000002F00F0301229A40C4EBC403134E06EB031393F86A3003F00F060123B3401A43A1 +:20BF2000C4EBC4030D4E06EB031393F86C3003F00F060123B34042EA0301C4EBC402074BEC +:20BF400003EB021292F8682002F0F0024FF0904303EB8210FDF776FC70BD0000180200208A +:20BF600030B587B00446214920680968884239D11E4890F8680000F0F0004FF0904101EBF2 +:20BF8000801514221A4902A8FBF760FA174890F8680000F00F0101208840144991F86A10E5 +:20BFA00001F00F02012191400843104991F86C1001F00F02012191400843029002A92846F8 +:20BFC000FDF7FCFC4FF480504FF0B041096E01434FF0B04211661146096E0140019100BF6F +:20BFE00000BF01E006F04CFB07B030BD18020020E8B10108704770B504462546681EB0F12C +:20C00000807F01D301200FE0681E4FF0E02148610F214FF0FF3003F09DFF00204FF0E02141 +:20C02000886107200861002070BD10B5FFF7E2FF10BD4FF0E020006920F002004FF0E021D7 +:20C040000861704770477047704710B504460CB9012010BD2420C4F880002068006820F059 +:20C060000100216808600020216808602168486021688860204600F04FF900208034A060A9 +:20C0800020606060803C00BF84F87C0000BF00BFDFE770472DE9F04704462068C56920681D +:20C0A00006682068876840F60F0005EA0008B8F1000F0FD105F0200060B106F0200010B9C2 +:20C0C00007F0805030B1E06E10B12046E16E8847BDE8F087B8F1000F7ED06E48384018B904 +:20C0E0006D4830400028F7D005F0010058B106F4807040B1012021680862D4F8880040F0BA +:20C100000100C4F8880005F0020058B107F0010040B1022021680862D4F8880040F0040054 +:20C12000C4F8880005F0040058B107F0010040B1042021680862D4F8880040F00200C4F877 +:20C14000880005F0080070B106F0200010B95148384040B1082021680862D4F8880040F0B9 +:20C160000800C4F8880005F4006060B106F0806048B14FF4006021680862D4F8880040F020 +:20C180002000C4F88800D4F88800002844D005F0200050B106F0200010B907F0805020B11E +:20C1A000E06E10B12046E16E8847D4F888902068806800F04000402802D009F0280028B332 +:20C1C000204602F069FE2068806800F04000402818D12068806800E01FE020F04000216887 +:20C1E0008860A06F50B12D48A16F8863A06FFDF7DBF888B1A06F816B88470DE02046FFF7B5 +:20C2000048FF09E02046FFF744FF05E02046FFF740FF0020C4F888005AE705F4801050B1A0 +:20C2200007F4800038B14FF48010216808622046FFF70AFF4CE705F0800058B106F0800048 +:20C2400010B907F4000028B1206F10B12046216F88473DE705F0400030B106F0400018B1F3 +:20C26000204602F02DFE33E705F4000030B106F0804018B12046FFF7E6FE29E705F0807093 +:20C2800030B106F0004018B12046FFF7DBFE1FE700BF1DE7010000102001000481EE000813 +:20C2A00010B504460CB9012010BDA06900B100E000BFD4F8800028B9002084F87C002046B8 +:20C2C00000F070F82420C4F880002068006820F0010021680860204602F004FE012800D140 +:20C2E000E2E7A06A10B1204602F014FD2068406820F49040216848602068806820F02A0052 +:20C30000216888602068006840F0010021680860204602F07BFDC7E770B50546002420491F +:20C320002868096888420AD14FF480404FF0B041096E81434FF0B042116600BF01E006F0AB +:20C340009FF904EB840202EB4412154B03EB820292F8902002F00F0301229A4004EB84030A +:20C3600003EB44130E4E06EB830393F8923003F00F060123B34042EA030104EB840202EBA7 +:20C380004412074B03EB820292F8902002F0F0024FF0904303EB8210FDF754FA70BD000064 +:20C3A0009402002030B587B00446214920680968884239D11E4890F8900000F0F0004FF08D +:20C3C000904101EB801514221A4902A8FBF73EF8174890F8900000F00F01012088401449E3 +:20C3E00091F8921001F00F02012191400843029002A92846FDF7E2FA012200212420FEF7DA +:20C40000F9F82420FEF7D4F84FF480404FF0B041096E01434FF0B04211661146096E014081 +:20C42000019100BF00BF01E006F02AF907B030BD94020020FCB101082DE9F84F04460E46E7 +:20C4400017469946D4F8800020285ED106B117B90120BDE8F88F00BF94F87C00012801D147 +:20C460000220F6E7012084F87C0000BF0020543460632120E062FDF789FB82462780678029 +:20C48000543CA068B0F5805F04D1206910B90025B04602E035464FF0000800BF002084F83F +:20C4A0007C0000BF1DE05346002280212046CDF8009003F007FB08B10320CAE745B9B8F8FD +:20C4C0000000C0F308002168886208F1020803E02878216888626D1CB4F85600401EA4F8B0 +:20C4E0005600B4F856000028DDD15346002240212046CDF8009003F0E5FA08B10320A8E7FA +:20C500002020C4F880000020A3E70220A1E77047704770477047000010B502480068804731 +:20C5200010BD00007800002010B52021024800F0E6FCFFF7F1FF10BD000C005810B500F0A8 +:20C540000FF80121014800F0D8FC10BD000C005810B50121014800F0D7FC10BD000C005850 +:20C5600008B507E06946064800F0B8FF0549009809688847024800F0A0FF0028F2D008BDC5 +:20C580003C0A03207400002010B50121014800F0CDFC10BD000C00584FF400700C4909680B +:20C5A00001430B4A116000BF00BF0949B43909680143074AB43A116000BF40BF20BF00BFF3 +:20C5C0000448006840F400400249086000BF7047D40800580C04005808B54FF480104FF09F +:20C5E000B041096D01434FF0B04211651146096D0140009100BF00BF00BF0A48006840F023 +:20C6000001000849086000BF00BF0846006840F48030086000BF2C20FDF7CAFF2D20FDF7D7 +:20C62000C7FF08BD000C005810B50821054800F066FC0548006880470821024800F076FC2D +:20C6400010BD0000000C00585800002010B504460821084800F061FC30B10748046008219F +:20C66000044800F055FC04E0A0470821014800F05DFC10BD000C00585800002010B5022116 +:20C68000144800F067FC40B11248001D01680220884310B100F036F81AE001210D4800F0ED +:20C6A00059FC40B10B48001D01680120884310B1FFF744FF0CE00821064800F04BFC38B1F2 +:20C6C0000448001D01680820884308B100F04CF810BD0000000C005810B50221024800F055 +:20C6E0000EFC00F003F810BD000C005810B50349C968086802490968884710BD00000320E7 +:20C700007C00002010B500F007F80221014800F0F4FB10BD000C005808B507E069460648AC +:20C7200000F0DCFE0549009809688847024800F0C4FE0028F2D008BD440A0320800000204D +:20C7400010B50221014800F0DFFB10BD000C005810B50221034800F0E9FB0221014800F04A +:20C76000D7FB10BD000C005810B500F007F80821014800F0C2FB10BD000C005808B506E00F +:20C780006946064800F0AAFE009802F037FA034800F093FE0028F3D008BD0000BC010320ED +:20C7A00010B50821014800F0AFFB10BD000C005810B502211D4800F0B0FB48B91B48001D0E +:20C7C00001684FF40030884310B1FFF785FF2BE00221164800F0A1FB48B91448001D01687C +:20C7E0004FF40030884310B1FFF776FF1CE008210E4800F092FB48B90C48001D01684FF4B9 +:20C800000020884310B1FFF70FFF0DE02021074800F083FB40B90548001D01684FF400105E +:20C82000884308B1FFF780FE10BD0000000C00582DE9F04106460F465A48076000BFCA2035 +:20C8400058490968096848625320564909680968486200BF5448006840F0200052490860F7 +:20C860000846006800F00700C0F104004F4908704D480830006800F4FE004FF4FE0191FA52 +:20C88000A1F1B1FA81F1C840401C49490870464808300068C0F30E00401C464908800846CB +:20C8A0000088401E424909784843A0F5A0703F49097820FA01F54FF6FF70854202D33E4966 +:20C8C000088001E03C490D804FF400203B49096801433A4A116000BF00BF3849803109682B +:20C8E0000143364A8032116000BF002E3ED1012033490870801E33490860002408E0002092 +:20C9000004EB4401304A02EBC1010873601CC4B2062CF4DB06202D490870224800680068FE +:20C92000806820F480601F490968096888601D4800680068C06800F0800060F49060194976 +:20C9400009680968C8604FF400201C490C3108600320FDF71BFE134800680068806840F4E9 +:20C960008040104909680968886009E00D4800680068C068C0F3802010B10320FDF728FE4D +:20C9800000BFFF20074909680968486200BF002203210846FDF72EFE0320FDF709FEBDE8A7 +:20C9A000F0810000240000200828004028000020290000202A0000202C00002000080058CB +:20C9C0009805002094050020000500209005002000BF07A005F0D6FF07A005F0D3FF08A0C1 +:20C9E00005F0D0FF0BA005F0CDFF00BF05F0C2FE1B5B303B33316D004552524F523A2000FD +:20CA0000486172644661756C745F48616E646C65720A0D001B5B306D0000000001688969F9 +:20CA2000C1F3400111B10021026891620168896901F0010129B90168896941F00101026899 +:20CA40009161704770B504460D46164620688069C0F3001000283DD017E0681CA8B1FDF7DE +:20CA600095F8801BA84200D87DB9606C40F020006064202084F84100002084F8420000BF1C +:20CA800084F8400000BF012070BD20688069C0F340100028E1D010202168C86120202168D5 +:20CAA000C8612046FFF7BAFF206840680A49084021684860606C40F004006064202084F8BC +:20CAC0004100002084F8420000BF84F8400000BF0120D9E70020D7E700E800FE2DE9F84307 +:20CAE0000446894615461E46DDE908781948F2B2002349460090204600F06CF84246394610 +:20CB0000204600F0DBF810B10120BDE8F883012E03D1E8B2216888620EE0C5F30720216884 +:20CB2000886242463946204600F0C8F808B10120EBE7E8B2216888623B46002240212046CB +:20CB4000CDF8008000F060F808B10120DDE70020DBE70000002000802DE9F84304468946BE +:20CB600015461E46DDE908781948F2B2C30249460090204600F02EF842463946204600F0EE +:20CB80009DF810B10120BDE8F883012E03D1E8B2216888620EE0C5F3072021688862424626 +:20CBA0003946204600F08AF808B10120EBE7E8B2216888623B46002280212046CDF8008076 +:20CBC00000F022F808B10120DDE70020DBE7000000200080F0B5059C05686D684FF480667A +:20CBE00006EA545666F0FC2646F4C046B543C1F309064FF47F0707EA02473E431E432643DA +:20CC0000354306687560F0BD2DE9F04104460E4617461D46DDF8188019E0681CB8B1FCF7C1 +:20CC2000B5FFA0EB0800A84200D885B9606C40F020006064202084F84100002084F84200F2 +:20CC400000BF84F8400000BF0120BDE8F081206880693040B04201D1012000E00020B842A3 +:20CC6000DBD00020F1E770B504460D4616461DE0324629462046FFF7E5FE08B1012070BDC9 +:20CC8000FCF784FF801BA84200D87DB9606C40F020006064202084F84100002084F84200D0 +:20CCA00000BF84F8400000BF0120E8E720688069C0F340100028DBD00020E0E770B50446AD +:20CCC0000D4616461FE0324629462046FFF7BAFE08B1012070BD681CA8B1FCF757FF801BE3 +:20CCE000A84200D87DB9606C40F020006064202084F84100002084F8420000BF84F8400006 +:20CD000000BF0120E6E720688069C0F340000028D9D00020DEE7704710B5FFF7AFFC10BD62 +:20CD200010B5FFF745FD10BD5020034909680143014A116000BF70479008005870470000DF +:20CD40008168024A1140491C81607047C0FFFF7F024602F1600000EB8103186800F0F84061 +:20CD6000704701468868C0F3C000704701468868C0F3400070470146886800F001007047DB +:20CD800001468868C0F30070704701468868C0F3800070470146C86800F4406008B9012074 +:20CDA00070470020FCE700008168024A1140091D81607047C0FFFF7F70B500F11404C1F356 +:20CDC000406504EB85031C68C1F304560725B540AC43C1F3045502FA05F52C431C6070BD7A +:20CDE000826822F0E0720A438260704710B500F1600404EB81031C6824F0004414431C60C3 +:20CE000010BD08B54FF0B041896C01434FF0B04291641146896C0140009100BF08BD4FF018 +:20CE2000B041C96C81434FF0B042D16470474FF0B041C96C81434FF0B042D164704708B5E8 +:20CE40004FF0B041C96C01434FF0B042D1641146C96C0140009100BF08BD08B54FF0B041F4 +:20CE6000C96C01434FF0B042D1641146C96C0140009100BF08BD08B54FF0B041C96C01438B +:20CE80004FF0B042D1641146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042B3 +:20CEA000D1641146C96C0140009100BF08BD4FF0B041896D81434FF0B0429165704708B5D6 +:20CEC0004FF0B041896D01434FF0B04291651146896D0140009100BF08BD4FF0B041896BFA +:20CEE00001434FF0B042916370474FF0B041896B81434FF0B042916370478160704742680C +:20CF000042EA01424260704742688A4342607047426822EA0142426070470246D06808405F +:20CF2000884201D1012070470020FCE70A0482607047000008B50649096801434FF0B042E1 +:20CF4000C2F84C11024909680140009100BF08BD4C0100580246D0690840884201D101207D +:20CF600070470020FCE70000024602F1800050F82100034B984201D0012070470020FCE7FF +:20CF80000004008042F4806340F82130704700000348006840F00400014908607047000064 +:20CFA00010ED00E00349096821F007010143014A11607047000400580448006840F4004083 +:20CFC0004FF0B041C1F890007047000090000058024800680007000E70470000080100585A +:20CFE000014603480068084041EA104070470000880000584FF0B040806800F00C00704713 +:20D000004FF0B040006820F480204FF0B041086070474FF0B040006840F480304FF0B041CB +:20D02000086070474FF0B0400068C0F3005070474FF0B0400068C0F340407047024800684D +:20D04000C0F3400070470000980000584FF0B0400068C0F3802070474FF0B041496821F0A3 +:20D06000FE4141EA00614FF0B0425160704700000448006840F001004FF0B041C1F89000EE +:20D08000704700009000005802480068C0F34000704700009000005802480068C0F3400008 +:20D0A00070470000900000580449096821F0180101434FF0B042C2F890107047900000587B +:20D0C0000448006820F001004FF0B041C1F8940070470000940000580448006840F0010086 +:20D0E0004FF0B041C1F89400704700009400005802480068C0F340007047000094000058C8 +:20D100000448006820F004004FF0B041C1F89400704700009400005802480068C0F3C00002 +:20D1200070470000940000584FF0B040006840F001004FF0B041086070474FF0B041096894 +:20D1400001F0F000B02800D9B02070474FF0B0400068C0F3400070474FF0B041496821F47F +:20D160007F4141EA00214FF0B042516070474FF0B041096821F0F00101434FF0B042116081 +:20D1800070474FF0B040006820F080604FF0B041086070474FF0B040006840F080604FF01C +:20D1A000B041086070474FF0B0400068C0F3C06070474FF0B040006820F080704FF0B04177 +:20D1C000086070474FF0B040006840F080704FF0B041086070474FF0B040C06800F00300E0 +:20D1E00070474FF0B040C068C0F3062070474FF0B0400068C0F34060704700000449096832 +:20D2000021F0406101434FF0B042C2F88810704788000058084909684FF47F2202EA10124A +:20D2200091434FF47F2202EA001211434FF0B042C2F888107047000088000058054909680B +:20D24000020C1204914341EA00414FF0B042C2F8881070478800005805490968020C12046D +:20D26000914341EA00414FF0B042C2F888107047880000580449096821F0404101434FF081 +:20D28000B042C2F888107047880000584FF0B041896821F0030101434FF0B0429160704760 +:20D2A00010B50748FDF722F80548FDF71BF90548406818B1034A10685168884710BD00001F +:20D2C000C82700208C0200202DE9F04704464FF0000A72B657492068084418B1B0F5C05F88 +:20D2E0000CD105E04FF44020FFF77AFE824606E04FF44010FFF774FE824600E000BF00BF8C +:20D30000206887682068D0F80C8020684569206886692068D0F8209046492068084418B1E1 +:20D32000B0F5C05F21D110E04FF000404FF0B041896B01434FF0B042916300BF00BF114666 +:20D34000896B8143916300BF10E020204FF0B041C96B01434FF0B042D16300BF00BF114650 +:20D36000C96B8143D16300BF00E000BF00BF0DB9002E4DD02F492068084418B1B0F5C05F7A +:20D380000AD104E04FF44020FFF766FF05E04FF44010FFF761FF00E000BF00BF95B12068D6 +:20D3A000006940F0010021680861206845610821204600F041F8032801D184F83600082024 +:20D3C0002168486096B12068006940F0010021680861206886611021204600F02DF803287B +:20D3E00001D184F8360010202168486011492068084418B1B0F5C05F08D103E05046FFF745 +:20D400002BFF04E05046FFF727FF00E000BF00BF2068006920F0010021680861206887608B +:20D420002068C0F80C802068C0F8209062B6BDE8F08700000084FFBF30B5034600200B4C15 +:20D4400024681425B4FBF5F44FF47A75B4FBF5F404FB05F200BF521E02B903201C68246892 +:20D460000C408C4201D0002AF5D130BD6800002000604060704770B505460C4602F07EFD76 +:20D48000064672B62868206065602C6020684460304602F095FD70BD70B505460C4602F0B0 +:20D4A0006DFD064672B62560686860606C6060680460304602F084FD70BD70B5044602F00A +:20D4C0005DFD064672B62068A04201D1012500E00025304602F074FD284670BD70B5044634 +:20D4E0000D4602F04BFD064672B620682860206800F004F8304602F063FD70BD70B5044643 +:20D5000002F03CFD054672B6D4E900010860D4E900104860284602F053FD70BD7047704787 +:20D5200000BFFEE77047000010B504463CB90848006858B1002006490968884706E00448EA +:20D54000006818B1012002490968884710BD000090000020704700000146074800E0083804 +:20D56000C2798A4202D0054A9042F8D1C2798A4200D0002070470000F873FF1F0070FF1F23 +:20D5800070B504460D461646324629462046F9F75DFF70BD70B504460D46164632462946A2 +:20D5A0002046F9F770FF70BD10B5044A0021022002F06AFB00200249087010BD01D900083A +:20D5C000C803002010B50446207810B1012805D100E004E0022006F052F800E000BF00BF75 +:20D5E00010BD000030B5BDB00446207830B1012810D003281AD004283BD12FE001201F495B +:20D60000087000BF1EA005F0BDF91FA005F0BAF900BF2FE000201949087000BF18A005F0CF +:20D62000B1F926A005F0AEF900BF23E00025694660680AF0B3FC0546002D0EDD01210F48FB +:20D6400080F8F61080F8F5502A466946401CF9F7FDFE0021022002F001FC0BE0FF20616824 +:20D660008870606800684FF00051086005F082F800E000BF00BF3DB030BD0000C8030020F8 +:20D680001B5B306D000000002D2D20503250204150504C49434154494F4E20534552564532 +:20D6A00052203A204E4F54494649434154494F4E20454E41424C45440A0D00002D2D20502B +:20D6C0003250204150504C49434154494F4E20534552564552203A204E4F544946494341B6 +:20D6E00054494F4E2044495341424C45440A0D00F8B505460C4616464227A5F57E404138A1 +:20D7000058B1012813D10C4A0094918810883346002203F0CFFC07460AE0074A009451880A +:20D7200010883346002203F0C5FC074600E000BF00BF3846F8BD0000CE04002000B58BB042 +:20D740006C4801F001F800BF8F208DF81C00E5208DF81D00B3208DF81E00D5208DF81F0066 +:20D760002E208DF820007F208DF821004A208DF8220098208DF823002A208DF824004820A5 +:20D780008DF825007A208DF82600CC208DF8270040208DF82800FE208DF8290000208DF884 +:20D7A0002A008DF82B0000BF53480823012207A90090022003F0F8FB00BF19208DF81C0006 +:20D7C000ED208DF81D0082208DF81E00AE208DF81F00ED208DF8200021208DF821004C20DE +:20D7E0008DF822009D208DF8230041208DF8240045208DF8250022208DF826008E208DF8E4 +:20D80000270041208DF82800FE208DF8290000208DF82A008DF82B0000BF3748801C01218C +:20D820000A22CDE90212CDE9041000200421CDE9001031490888F42307AA022103F045FBF5 +:20D8400000BF19208DF81C00ED208DF81D0082208DF81E00AE208DF81F00ED208DF8200017 +:20D8600021208DF821004C208DF822009D208DF8230041208DF8240045208DF825002220EE +:20D880008DF826008E208DF8270042208DF82800FE208DF8290000208DF82A008DF82B0029 +:20D8A00000BF1548001D01210A22CDE90212CDE9041000201021CDE900100F490888F42337 +:20D8C00007AA022103F001FB0B48801D00210A220123CDE90232CDE9041008460421CDE947 +:20D8E0000010054908880323044A022103F0EDFA0BB000BD3DDB0008CE04002034B1010851 +:20D9000010B5134890F8F600012820D10021104880F8F61000BF0FA005F034F80FA005F025 +:20D9200031F800BF0A480078012808D1084890F8F520411C4FF64260FFF7DAFE07E0044801 +:20D9400090F8F520411C4FF64160FFF7D1FE10BDC80300201B5B306D000000002D2D20508D +:20D960003250204150504C49434154494F4E2053455256455220203A20494E464F524D2055 +:20D98000434C49454E542041534E57455220434D44200A0D0000000000BF0BA004F0F2FF5E +:20D9A0000BA004F0EFFF0CA004F0ECFF10A004F0E9FF00BF00BF1048006800F40060002809 +:20D9C000F9D104F0D7FE00001B5B303B33316D004552524F523A20005056445F50564D5F83 +:20D9E00049525148616E646C65720A0D000000001B5B306D000000001404005810B5FEF729 +:20DA000018FB00BF1F200649086000BF0320FFF7C9FAFFF7BDFA00BF00BF30BF10BD0000BC +:20DA20001804005810B5FEF704FB00BF0548006820F004000349086000BF00BF00BF30BF51 +:20DA400010BD000010ED00E010B5FEF7F2FA00BF03211448FFF788FA0028F9D1042111484F +:20DA6000FFF782FA68B900BF0F480068C0F3C03048B1002204210B48FFF784FA00F00CFFF0 +:20DA800001E000F009FF002203210648FFF77AFA0220FFF787FAFFF77BFA00BF00BF30BF3E +:20DAA00010BD0000001400588804005810B5FEF787F910BD10B5FEF783F910BD10B504F086 +:20DAC00033FE002204211C48FFF75CFA00BF03211948FFF749FA0028F9D100BF4FF0B040C1 +:20DAE000806800F00C0004281ED100BF4FF0B040006840F480304FF0B041086000BF00BFD7 +:20DB000000BF4FF0B0400068C0F340400028F7D00220FFF7BBFB00BF00BF4FF0B04080682A +:20DB200000F00C000828F7D1002203210248FFF729FAFEF745F910BD001400582DE9FF4186 +:20DB400006464FF00008771C3878FF2849D1BD1C2888A0F60140002840D1AC1C61882448F8 +:20DB60008088801C814213D14FF00108207A00F0010030B100208DF800006846FFF732FD2E +:20DB80002BE001208DF800006846FFF72BFD24E0618817484088401C81420CD103208DF850 +:20DBA0000000A1798DF8081004F1080001906846FFF718FD11E061880D48C088401C8142D1 +:20DBC0000BD104208DF80000A1798DF8081004F1080001906846FFF705FD00E000BF00BF77 +:20DBE00000E000BF00BF404604B0BDE8F0810000CE040020704770B504460025FFF7C1FA89 +:20DC0000FBF7C4FF064606E0FBF7C0FF801B022801D9032503E0FFF7C6FA0028F4D100BF60 +:20DC200075BB4FF0B040006920F4FE40216840EA01204FF0B04108610846006920F478100A +:20DC4000616808434FF0B0410861FFF7A3FAFBF79DFF064606E0FBF799FF801B022801D99B +:20DC6000032503E0FFF79FFA0128F4D100BF3DB94FF0B0400069216908434FF0B041086161 +:20DC8000284670BD70B504460025FFF77AFAFBF77DFF064606E0FBF779FF801B022801D942 +:20DCA000032503E0FFF77FFA0028F4D100BF75BB4FF0B040006920F4FE40216840EA012050 +:20DCC0004FF0B04108610846006920F06060A16808434FF0B0410861FFF75CFAFBF756FFA4 +:20DCE000064606E0FBF752FF801B022801D9032503E0FFF758FA0128F4D100BF3DB94FF0DB +:20DD0000B0400069216908434FF0B0410861284670BD70B504460025FFF733FAFBF736FFC3 +:20DD2000064606E0FBF732FF801B022801D9032503E0FFF738FA0028F4D100BF75BB4FF0A1 +:20DD4000B040006920F4FE40216840EA01204FF0B04108610846006920F06040E1680843B0 +:20DD60004FF0B0410861FFF715FAFBF70FFF064606E0FBF70BFF801B022801D9032503E02D +:20DD8000FFF711FA0128F4D100BF3DB94FF0B0400069216908434FF0B0410861284670BD3E +:20DDA000F0B58BB004460E46274B0FCB07AD0FC5254A1032D2E900109268CDE90502049149 +:20DDC000214B1C33D3E90020D3E9021301AD0BC500920027B6F5007F0DD1002008E007A9E4 +:20DDE00051F82010A14202D35DF8207002E0401C0428F4D30DE0002008E004A951F82010C1 +:20DE0000A14202D35DF8207002E0401C0328F4D300BF0E48006820F0070038430B4908606A +:20DE2000FBF7B4FE054607E0FBF7B0FE401B022802D903200BB0F0BD0448006800F00700D6 +:20DE4000B842F1D10020F5E708B00108004000582DE9F0410446B02C02D90E48C56A04E000 +:20DE60000C48C4F3031150F82150FFF7B1F8C0F30310094951F82000B5FBF0F6FCF72CFCF9 +:20DE800080460648B6FBF0F741463846FFF788FFBDE8F08194B0010834B0010840420F0073 +:20DEA00010B50D4C4FF400300C49086020688068C0F3003078B12068C068C0F3002050B114 +:20DEC0002068C06800F0800060F4C0702168C8602046FDF7B9FB10BD602700200C080058FF +:20DEE0000146080900EB8000420001F00F001044C0B2704702460023114603E05B1CA1F1F2 +:20DF00000A00C1B20A29F9D2180741EA1060704770B504462068C06800F04000A8B94FF026 +:20DF2000FF302168C860FBF731FE054607E0FBF72DFE401BB0F57A7F01D9032070BD2068E6 +:20DF4000C06800F040000028F1D00020F6E7000010B50248FDF75CFB10BD000060270020B5 +:20DF600070477FB505466C46234605F10C0221214FF6664008F052FEA07B04B070BD7FB5A7 +:20DF800005466C46234605F10C020F214FF6684008F044FEA07B04B070BD00002DE9FC476B +:20DFA00080464FF0420A08F101052878052804D03E2830D0FF2878D1DCE0AF1CB7F8010063 +:20DFC000F149C98C884212D10020EF49C88481F8900000BFEDA004F0D5FCEEA004F0D2FCF7 +:20DFE000EEA004F0CFFCF7A004F0CCFC00BF0120F64981F88700002081F886000120F9F732 +:20E00000FDFF0120F2490870DF48C08C48800846FFF7D8FA83E3AE1C307801286BD0032878 +:20E0200002D00C287ED10EE000BFD8A004F0AAFCD8A004F0A7FCE7A004F0A4FCE1A004F02D +:20E04000A1FC00BF94E000BFD0A004F09BFCD1A004F098FCEAA004F095FCDAA004F092FC32 +:20E0600000BF06F1010999F8000038B900BFD5A004F088FCE9A004F085FC07E000BFD1A09D +:20E0800004F080FCEFA004F07DFC00BFBE49C88C6A4601A905F006F88246BAF1000F21D139 +:20E0A00000BFC8A004F06EFC00E037E3EFA004F069FC00BF9DF8040002280BD19DF8000006 +:20E0C000022807D19DF800209DF80410ECA004F059FC0FE09DF800209DF80410E8A004F042 +:20E0E00051FC07E000BFB7A004F04CFCECA004F049FC00BF3CE0771C00BFA4A004F042FC32 +:20E10000A4A004F03FFCB7F80110ECA004F03AFCACA004F037FC00BF9B4890F890000428BD +:20E1200006D100E023E00620974981F8900003E00520954981F89000B7F801009249C88450 +:20E140000020A34908709048C08C48800846FFF739FA00209E4908708B48C08C4880084624 +:20E16000FFF730FA0120994981F8860000E000BF00BFD4E2AC1C208840F20542811A904213 +:20E180006BD015DC40F20242A0EB020190422FD009DC042878D0B0F5806F1AD0A0F20140D4 +:20E1A000002824D1BDE0012939D00229F9D145E004296AD006DC01296FD0022967D0032918 +:20E1C000EFD17AE0052977D0A1F2FB310029E8D1CAE000BF6DA004F0D5FB6EA004F0D2FB06 +:20E1E000C3A004F0CFFB77A004F0CCFB00BF93E200BF66A004F0C6FB66A004F0C3FBC7A05F +:20E2000004F0C0FB6FA004F0BDFB00BF00BF6DA004F0B8FBCBA004F0B5FB00BF7CE200BF77 +:20E220005AA004F0AFFB5BA004F0ACFBCDA004F0A9FB64A004F0A6FB00BF6DE200BF53A052 +:20E2400004F0A0FB53A004F09DFBD1A004F09AFB5CA004F097FB00BF5EE200BF4BA004F097 +:20E2600091FB4CA004F08EFBD5A004F08BFB55A004F088FB00BF4449C88C02F02BFC00BFD6 +:20E2800050A004F07FFB03E042E234E005E06CE0D3A004F077FB00BF3EE200BF3BA004F08E +:20E2A00071FB3CA004F06EFBD4A004F06BFB45A004F068FB00BF2FE20EE000BF33A004F06B +:20E2C00061FB34A004F05EFBCCA004F05BFB3DA004F058FB00BF1FE200BF2CA004F052FB5B +:20E2E0002CA004F04FFBCEA004F04CFB35A004F049FB00BF10E26168D4A004F043FB616875 +:20E30000D8A004F03FFB2049C88C012102F07BFC00BF2CA004F036FBD7A004F033FB00BF07 +:20E32000FAE1A71C00BF19A004F02CFB19A004F029FBB978E04804F025FB22A004F022FB9B +:20E3400000BFB87838B900BF1EA004F01BFBDBA004F018FB07E000BF1AA004F013FBDCA0F6 +:20E3600004F010FB00BFD7E1D6E100BF07A004F009FB08A004F006FBDAA004F003FB11A058 +:20E3800004F000FB00BFC7E1300300201B5B303B33326D00494E464F203A20002A2A2044C3 +:20E3A0004953434F4E4E454354494F4E204556454E54205749544820434C49454E54200ACA +:20E3C0000D0000001B5B306D00000000F0060020340000202A2A20434F4E4E454354494F9D +:20E3E0004E20555044415445204556454E54205749544820434C49454E54200A0D000000D8 +:20E400004556545F5550444154455F5048595F434F4D504C455445200A0D00004556545F5E +:20E420005550444154455F5048595F434F4D504C4554452C20737461747573206F6B200AFD +:20E440000D0000004556545F5550444154455F5048595F434F4D504C4554452C2073746102 +:20E46000747573206E6F6B200A0D0000526561645F5048592073756363657373200A0D0085 +:20E4800050485920506172616D202054583D2025642C2052583D202564200A0D0000000095 +:20E4A0005265616420636F6E66206E6F74207375636365657373200A0D0000004556545FA6 +:20E4C0004C455F434F4E4E5F434F4D504C45544520666F7220636F6E6E656374696F6E208F +:20E4E00068616E646C6520307825780A0D0000000D0A0D2A2A204556545F424C55455F4780 +:20E5000041505F4C494D495445445F444953434F56455241424C45200A0D00000D0A0D2AAC +:20E520002A204556545F424C55455F4741505F504153535F4B45595F52455155455354205E +:20E540000A0D00000D0A0D2A2A206163695F6761705F706173735F6B65795F726573702051 +:20E560000A0D00000D0A0D2A2A204556545F424C55455F4741505F415554484F52495A4129 +:20E5800054494F4E5F52455155455354200A0D000D0A0D2A2A204556545F424C55455F47CE +:20E5A00041505F534C4156455F53454355524954595F494E49544941544544200A0D0000E8 +:20E5C0000D0A0D2A2A204556545F424C55455F4741505F424F4E445F4C4F5354200A0D009C +:20E5E0000D0A0D2A2A2053656E6420616C6C6F77207265626F6E64200A0D00000D0A0D2A9B +:20E600002A204556545F424C55455F4741505F4445564943455F464F554E44200A0D0000E2 +:20E620000D0A0D2A2A204556545F424C55455F4741505F4B455950524553535F4E4F544927 +:20E640004649434154494F4E200A0D006E756D657269635F76616C7565203D20256C640A4B +:20E660000D0000004865785F76616C7565203D20256C780A0D0000000D0A0D2A2A206163F3 +:20E68000695F6761705F6E756D657269635F636F6D70617269736F6E5F76616C75655F6350 +:20E6A0006F6E6669726D5F7965736E6F2D2D3E594553200A0D00000034B301080D0A0D2A44 +:20E6C0002A2050616972696E67204F4B200A0D000D0A0D2A2A2050616972696E67204B4F19 +:20E6E000200A0D000D0A0D2A2A204556545F424C55455F4741505F50524F43454455524596 +:20E700005F434F4D504C455445200A0D00000000012004F0D6FF00BF00BF00E000BF00BF44 +:20E720000120BDE8FC87000010B50020034908710349087000F014F810BD0000C404002071 +:20E74000CC0400207047000004490979034A42F8210011460979491C11717047C40400203C +:20E7600010B5F9F72EFDF9F729FEF9F761FEF9F7CBFEFDF7CDFEFDF7CCFEFDF7CBFEFEF76B +:20E78000CAFAFEF7DBFA00F04BFAFEF7C8FEFEF7D5FFFEF7DFFEF9F715FDFEF7BFFEFFF7B6 +:20E7A000D1FF10BD2DE9F0470646771C4FF000093878FF281FD107F10208B8F8000000F4DB +:20E7C0007F40B0F5406F13D100250BE0174850F82510304688478146B9F1000F00D005E0DC +:20E7E000681CC5B211480079A842EFDC00BF00E000BF00BF00E000BF00BFB9F1000F06D08D +:20E80000B9F1010F08D0B9F1020F09D106E03046FFF7C4FB044605E0012403E0002401E084 +:20E82000012400BF00BF2046BDE8F087C40400207047000070B505460C461646094800683D +:20E84000A0F8095007480068C47222463146054800680C30F8F7FAFD0348002102690846FF +:20E86000904770BDE40400201406002008B509E069460748FEF732FE0649096908690099BE +:20E88000FEF70AFE0248FEF718FE0028F0D008BD6C0000200000032010B500BF4FF0B04017 +:20E8A000006840F480704FF0B041086000BF00BF00BF4FF0B0400068C0F380200028F7D01E +:20E8C0000120FEF7E3FC00204FF0B041496A21F0030101434FF0B042516200BF00BF00BFC6 +:20E8E0004FF0B040806800F00C000428F7D110BD10B5FBF7A3FCFDF798FB10BDF0B54FF0B6 +:20E90000B0463668C6F303162B4F57F826204FF0B046B66806F00C0636B1042E07D0082E01 +:20E9200009D00C2E35D10AE0244E326034E0244E224F3E6030E0234E204F3E602CE04FF062 +:20E94000B046F66806F003034FF0B046F668C6F30216711C022B03D1194EB6FBF1F007E095 +:20E96000032B03D1174EB6FBF1F001E0B2FBF1F04FF0B046F668C6F3062670434FF0B046CF +:20E98000F668012707EB5675B0FBF5F60B4F3E6002E00A4E326000BF00BF4FF0B046B66809 +:20E9A000C6F30316084F57F82640044E3668B6FBF4F6024F3E60F0BD94B00108680000207D +:20E9C0000024F4000048E80134B001081948006840F47000174908604FF0B040006840F005 +:20E9E00001004FF0B04108604FF4E020886008460068114908404FF0B04108600F480068A4 +:20EA000020F00500C1F894000846D0F8980020F001000A49091D086009484FF0B041C8604B +:20EA200008610846006820F480200860002088617047000088ED00E0FBFEF6FA94000058B1 +:20EA40000010042210B54FF400404FF0B041896821F4004101434FF0B042916000BF01F0AB +:20EA6000C3F810BD70B5044626460B48FEF700FD0A484568B0682860F068E8600848686097 +:20EA80000548A860FDF764FD064930680860064970680860002070BD3C0A03200000032015 +:20EAA0002C0A0320740000207800002070B504460D4601200349496809680872FDF764FDB1 +:20EAC000002070BD0000032010B5FDF765FD10BD10B50B480B4908600B4848600B488860D4 +:20EAE0000B4808620B48C8600B4808610B4848610B4888610B48C861FDF76EFD10BD000042 +:20EB0000300103200000032050010320600103206C010320740103207C0103209801032002 +:20EB20009C010320A801032010B5044621460348FEF7B2FC0248FDF789FD10BD6C000020C8 +:20EB40006DE8000810B504461248FEF791FC1248FEF78EFC1148006911490860A068096897 +:20EB600088600F49E0680968C8600A480C49096808610B49206809680860094960680968B3 +:20EB800048600749206909684861054960690968886110BDB40103206C0000200000032015 +:20EBA0008400002070B5044625460948FEF760FC0848C668A868306005487060FDF7C0FD49 +:20EBC000054928680860054968680860002070BD440A0320000003207C000020800000204C +:20EBE00070B504460D4610200349C96809680872FDF7AEFD002070BD0000032070470000F5 +:20EC000010B50548FEF734FC0348044949690860FDF7C6FD10BD0000BC0103200000032084 +:20EC2000704710B50446002007F0C8FF10BD000010B50446607A0F2802D0607A0E2807D189 +:20EC400021460748FEF728FC002004F00DFA06E021460448FEF720FC024804F093FA10BD88 +:20EC600088000020DC0400201FB504460A48FEF7FFFB0A4804600A48FEF7FAFB0120094928 +:20EC800008700948006830B102940848009006480168684688471FBD88000020E40400202C +:20ECA000DC040020E80400201406002031EC00083EB504460B4804600B48FEF7D9FB0120B8 +:20ECC000F9F77EFB0120094908700948006840B1029408480090084801900548016868467B +:20ECE00088473EBDF8040020EC040020FC0400203406002023EC0008FDEC000810B504468D +:20ED000021460348FEF7C8FB014807F075FF10BDEC04002090F8281001F0010139B10168F2 +:20ED2000496821F40031C26A11430268516090F8281001F00201022907D10168496821F45B +:20ED40008031026B11430268516090F8281001F00401042907D10168496821F48021426BEE +:20ED600011430268516090F8281001F00801082907D10168496821F40041826B1143026846 +:20ED8000516090F8281001F01001102907D10168896821F48051C26B11430268916090F84B +:20EDA000281001F02001202907D10168896821F40051026C11430268916090F8281001F05A +:20EDC0004001402913D10168496821F48011426C114302685160416CB1F5801F07D1016895 +:20EDE000496821F4C001826C11430268516090F8281001F08001802907D10168496821F44D +:20EE00000021C26C114302685160704738B504460020C4F88800FAF7B9FE054620680068FF +:20EE200000F0080008280CD16FF07E402B4600224FF400110090204600F044FE08B10320C5 +:20EE400038BD2068006800F0040004280CD16FF07E402B4600224FF480010090204600F076 +:20EE600031FE08B10320EBE72020C4F88000C4F8840000BF002084F87C0000BF00BFDFE7DE +:20EE800070B50546AC6A0020A4F85E00A4F856002046FDF7FEF870BD0168096821F4907173 +:20EEA0000268116001688968044A1140026891602021C0F884100021C1667047FEFFFFEFAC +:20EEC00010B504462068006820F04000216808602020C4F88000002020672046FDF717FB63 +:20EEE00010BD00002DE9FC5F04464FF00009002000908346FE492068884200D100E000BFC0 +:20EF00002169A068084361690843E16940EA010A606E40EA0A0A20680068F649084040EAD3 +:20EF20000A00216808602068406820F44050E168084321684860D4F818A0ED492068884231 +:20EF400002D0206A40EA0A0A20688068EA49084040EA0A00216888602068C06A20F00F00B6 +:20EF6000616A08432168C86200BFE4492068884216D10320E2490968014031B1012908D0BF +:20EF8000022904D0032908D105E0012507E0022505E0042503E0082501E0102500BF1FE062 +:20EFA000D349206888421AD14FF44060D4490968014049B1B1F5806F0AD0B1F5006F05D0F3 +:20EFC000B1F5406F08D105E0002507E0022505E0042503E0082501E0102500BF00E01025E3 +:20EFE00000BFC3492068884270D135B1022D46D0042D6CD0082D6BD1C7E0FBF70BFF616A3C +:20F0000009B9012138E0616A012901D1022133E0616A022901D104212EE0616A032901D133 +:20F02000062129E0616A042901D1082124E0616A052901D10A211FE0616A062901D10C21BB +:20F040001AE0616A072901D1102115E0616A082901D1202110E0616A092901D140210BE0A9 +:20F06000616A0A2901D1802106E0616A0B2902D14FF4807100E00121B0FBF1FBCAE0606A26 +:20F0800008B901203BE0606A012801D1022036E0606A022801D1042031E0606A032801D1B4 +:20F0A00006202CE0606A042801D1082027E0606A052801D10A2022E0606A062801D10C203C +:20F0C0001DE0606A072804D1102018E056E21AE09DE0606A082801D1202010E0606A092897 +:20F0E00001D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001208149D1 +:20F10000B1FBF0FB86E0FBF7A9FE616A09B9012138E0616A012901D1022133E0616A02299F +:20F1200001D104212EE0616A032901D1062129E0616A042901D1082124E0616A052901D10F +:20F140000A211FE0616A062901D10C211AE0616A072901D1102115E0616A082901D1202190 +:20F1600010E0616A092901D140210BE0616A0A2901D1802106E0616A0B2902D14FF4807127 +:20F1800000E00121B0FBF1FB44E0606A08B9012038E0606A012801D1022033E0606A022800 +:20F1A00001D104202EE0606A032801D1062029E0606A042801D1082024E0606A052801D198 +:20F1C0000A201FE0606A062801D10C201AE0606A072801D1102015E0606A082801D120201A +:20F1E00010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF48070B0 +:20F2000000E001204FF40041B1FBF0FB02E00120009000BF00BFBBF1000F0AD0606800EB79 +:20F220004000584503D860680003584502D201200090F5E235B1022D74D0042D65D0082D5E +:20F240006FD12CE1FBF7E6FD0646606A08B9012238E0606A012801D1022233E0606A02288A +:20F2600001D104222EE0606A032801D1062229E0606A042801D1082224E0606A052801D1D1 +:20F280000A221FE0606A062801D10C221AE0606A072801D1102215E0606A082801D1202251 +:20F2A00010E0606A092801D140220BE0606A0A2801D1802206E0606A0B2802D14FF48072E9 +:20F2C00000E001229446002330461946F8F734F84FF4807200238C46A0FB021E0CFB02E26E +:20F2E00000FB0323606840088C461CEB00070DE000800040F369FFCFFFF4FF1100380140AA +:20F30000880000580024F4000CE068E043F10001D4F804C0624600233846F8F70DF88146F8 +:20F320001EE11AE1606A08B9012238E0606A012801D1022233E0606A022801D104222EE017 +:20F34000606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE0606A01 +:20F36000062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A09287A +:20F3800001D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E00122944616 +:20F3A0000023F7481946F7F7C7FF4FF4807200238C46A0FB021E0CFB02E200FB032360681F +:20F3C00040088C461CEB000743F10001D4F804C0624600233846F7F7AFFF8146C0E0FBF702 +:20F3E0003DFD0646606A08B9012238E0606A012801D1022233E0606A022801D104222EE0CB +:20F40000606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE0606A40 +:20F42000062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A0928B9 +:20F4400001D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E00122944655 +:20F46000002330461946F7F767FF4FF4807300228C46A0FB031E0CFB03E300FB0233606875 +:20F4800040088C461CEB000743EB0201D4F804C0624600233846F7F74FFF814660E0606A2D +:20F4A00008B9012238E0606A012801D1022233E0606A022801D104222EE0606A032801D193 +:20F4C000062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D10C2219 +:20F4E0001AE0606A072801D1102215E0606A082801D1202210E0606A092801D140220BE008 +:20F50000606A0A2801D1802206E0606A0B2802D14FF4807200E00122944600234FF400400D +:20F520001946F7F709FF4FF4807300228C46A0FB031E0CFB03E300FB0233606840088C4691 +:20F540001CEB000743EB0201D4F804C0624600233846F7F7F1FE814602E00120009000BF9D +:20F5600000BFB9F5407F06D3B9F5801F03D22068C0F80C9098E20120009095E2E069B0F5F8 +:20F58000004F70D1012D06D0022D4FD0042D6BD0082D6AD1E1E0FBF74FFC0646606A08B9D8 +:20F5A000012038E0606A012801D1022033E0606A022801D104202EE0606A032801D1062033 +:20F5C00029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE04C +:20F5E000606A072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A3D +:20F600000A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EBD7 +:20F620005100B0FBF1F01FFA80F9E5E0606A08B901203BE0606A012801D1022036E0606A08 +:20F64000022801D1042031E0606A032801D106202CE0606A042801D1082027E0606A052892 +:20F6600004D10A2022E0DFE02CE0C2E0606A062801D10C201AE0606A072801D1102015E03C +:20F68000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A38 +:20F6A0000B2802D14FF4807000E001203449B1FBF0F04000616800EB5100B0FBF1F01FFA1D +:20F6C00080F999E0FBF7CAFB0646606A08B9012038E0606A012801D1022033E0606A022883 +:20F6E00001D104202EE0606A032801D1062029E0606A042801D1082024E0606A052801D153 +:20F700000A201FE0606A062801D10C201AE0606A072801D1102015E0606A082801D12020D4 +:20F7200010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF480706A +:20F7400000E00120B6FBF0F04000616800EB5100B0FBF1F01FFA80F94EE0606A08B90120DA +:20F760003AE0606A012801D1022035E0606A022801D1042030E0606A032803D106202BE07F +:20F780000024F400606A042801D1082024E0606A052801D10A201FE0606A062801D10C2075 +:20F7A0001AE0606A072801D1102015E0606A082801D1202010E0606A092801D140200BE04B +:20F7C000606A0A2801D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0C1 +:20F7E0004000616800EB5100B0FBF1F01FFA80F902E00120009000BF00BFB9F1100F10D3E9 +:20F80000B9F5803F0DD24FF6F07009EA00000190C9F3420101980843019001982168C860B5 +:20F8200042E1012000903FE1012D06D0022D4ED0042D6ED0082D6DD1DDE0FBF7FDFA0646AF +:20F84000606A08B9012038E0606A012801D1022033E0606A022801D104202EE0606A0328FD +:20F8600001D1062029E0606A042801D1082024E0606A052801D10A201FE0606A062801D1D7 +:20F880000C201AE0606A072801D1102015E0606A082801D1202010E0606A092801D1402029 +:20F8A0000BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F06168AB +:20F8C00000EB5100B0FBF1F01FFA80F9DFE0606A08B901203AE0606A012801D1022035E04D +:20F8E000606A022801D1042030E0606A032801D106202BE0606A042801D1082026E0606A56 +:20F90000052801D10A2021E0606A062803D10C201CE026E0B8E0606A072801D1102015E03B +:20F92000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A95 +:20F940000B2802D14FF4807000E001205C49B1FBF0F0616800EB5100B0FBF1F01FFA80F919 +:20F9600095E0FBF77BFA0646606A08B9012038E0606A012801D1022033E0606A022801D1DB +:20F9800004202EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A2058 +:20F9A0001FE0606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E06C +:20F9C000606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E0D8 +:20F9E0000120B6FBF0F0616800EB5100B0FBF1F01FFA80F94BE0606A08B9012038E0606A79 +:20FA0000012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A0428D2 +:20FA200001D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D11B +:20FA4000102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D18020FF +:20FA600006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0616800EB5100B0FBDC +:20FA8000F1F01FFA80F902E00120009000BF00BFB9F1100F06D3B9F5803F03D22068C0F8BE +:20FAA0000C9001E0012000900120A4F86A00A4F868000020E06620670098BDE8FC9F000028 +:20FAC0000024F4002DE9F04104460D4617469846069E4AE0701C002847D0FAF757F8A0EB8B +:20FAE0000800B04200D8C6B92068006820F4D070216808602068806820F00100216888608E +:20FB00002020C4F88000C4F8840000BF002084F87C0000BF0320BDE8F0812068006800F07A +:20FB2000040010B32068C069C0F3C020E8B14FF40060216808622068006820F4D0702168BE +:20FB400008602068806820F00100216888602020C4F88000C4F88400C4F8880000BF00206C +:20FB600084F87C0000BF0320D5E72068C0692840A84201D1012000E00020B842AAD0002065 +:20FB8000C9E7000010B50248FCF784FA10BD00009802002010B500F0F4F9044672B60F4843 +:20FBA000006830B10E49086880470D49486880470FE00C48006830B10949886880470849BB +:20FBC000C868804705E0064908698047044948698047204600F0F7F910BD0000A00000202A +:20FBE00098AF0108A4000020002002490860024908607047A0000020A400002070B50446C1 +:20FC00000D4600F0BEF9064672B63DB1012D0BD10848006820430749086006E00548006810 +:20FC2000A0430449086000E000BF00BF304600F0CAF970BDA400002070B504460D464FF0B3 +:20FC4000FF3000F049F870BD10B5044890F88800012801D1FFF79EFF10BD0000F006002085 +:20FC600070B5044600F090F9054672B604480068A04303490860284600F0A8F970BD0000B2 +:20FC8000AC000020704770472DE9F04105460F46144600F079F9064672B6284601F068FB51 +:20FCA000034941F82040304600F090F9BDE8F0815406002070B5044600F066F9054672B6AF +:20FCC00004480068204303490860284600F07EF970BD0000AC0000202DE9F04706464E485C +:20FCE000D0F80080006830404B49086062E0002400E0641C494850F83400494909680840CA +:20FD00004549096808400028F3D0444850F834004349096808404049096800EA01053F48F3 +:20FD200000EBC4004068284028B94FF0FF303B4901EBC4014860394901EBC401496801EA09 +:20FD4000050001F015FB37490860344800EBC40040680A78012191408843304901EBC40178 +:20FD6000486000F011F9074672B62E480178012088402D49096881432B48016002240DE002 +:20FD8000601E264951F8300026490A78012191408843611E214A42F83100641E002CEFD18B +:20FDA000384600F013F921491E4A126851F82200804700BF1C480068194909680840164946 +:20FDC0000968084030B11A4800681A490968084000288CD0FFF757FF00F0D6F8814672B626 +:20FDE000114800680E49096808400B490968084038B90F4800680F490968084008B9FFF7AD +:20FE000023FF484600F0E2F8FFF73CFF0248C0F80080BDE8F0870000B0000020D4060020CF +:20FE2000AC000020BC000020A800002054060020B4000020B800002070B5044600F0A4F831 +:20FE4000054672B604480068204303490860284600F0BCF870BD0000B400002070B50446E2 +:20FE60000D4600F091F8064672B608480068204306490860064850F835002043044941F8BC +:20FE80003500304600F0A2F870BD0000A8000020D406002070B5044611480178012000FAE2 +:20FEA00001F610480568046004E00E4801683046FFF7C2FE0C4800680A4909680840002863 +:20FEC000F3D0304601F054FA0549086006480068044909688843044908600248056070BD24 +:20FEE000BC000020B8000020B400002000BFFEE70FB41CB50246002007AC00290BD0491EBC +:20FF0000CDE90021054B6A462146069800F024F9009A002111701CBC5DF814FB87080108E8 +:20FF200037B514460846064B6A46214600F014F904466946002000F0B1FC20463EBD0000B1 +:20FF40009D08010802480068C0F30220704700000CED00E010B5002804DB0A07130E054A8F +:20FF6000135406E00A07140E034A00F00F031B1FD45410BD00E400E018ED00E0EFF3108068 +:20FF80007047EFF310807047EFF3108070472DED020B019820F0004001909DED000B02B070 +:20FFA000704702E008C8121F08C1002AFAD170477047002001E001C1121F002AFBD17047DA +:20FFC00080F31088704780F31088704780F31088704700002DE9FF5F82B00021DDE904301A +:20FFE000020DDDF840B0034318D044F61050A2F2FF3242431514119801281FD0A5EB0B0096 +:020000040801F1 +:20000000401C5FEA000A4FF000064E4FDFF83891B046504615D5CAF1000413E011980124B9 +:200020004AA3012801D16FEA0B010298119AC0E90031C0E9024206B0BDE8F09FCBF10000C1 +:20004000DFE704460021404A491842EB0450CDE9001012E0E00707D032463B46404649467F +:20006000F7F757FC8046894632463B4610461946F7F74FFC06460F466410002CEAD1DDE901 +:200080000401DDE90023BAF1000F06DAF7F741FC42464B46F7F73DFC05E0F7F704FA424614 +:2000A0004B46F7F700FA04460E460022284BF7F7BBFC03D84FF0FF30014607E00022254BE6 +:2000C00020463146F7F77EFBF7F795FC102409E0002C0ADB0A220023F7F72EF9039B3032CB +:2000E0001A55641E50EA0102F2D1641C039AC4F111031444119A012A03D0012208430DD1DC +:200100000AE0084304D000204FF0110B119072E7A3EB0B056D1E0DE05B4504DD4FF0000289 +:2001200005F1010504E003DA4FF00002A5F10105002AECD002981199C0E90231C0E9004531 +:2001400079E70000000014400000F03F300000000000F0430000E03F2DE9FF4F95B09B46B0 +:200160008946064600250FE2252877D100242746F84A0121059400E0044316F8013F203B5B +:2001800001FA03F01042F7D130782A2811D06FF02F033078A0F13002092A16D8059A44F08C +:2001A000020402EB820203EB42021044761C0590EFE759F8042B0592002A03DA504244F45D +:2001C0000054059044F00204761C30782E2816D116F8010F44F004042A280DD06FF02F026C +:2001E0003078A0F13003092B09D807EB870302EB4303C718761CF3E759F8047B761C30787A +:200200006C280FD006DC4C2817D068280DD06A2814D104E0742810D07A280FD10DE044F443 +:2002200000140AE044F4801401E044F440147278824202D104F58014761C761C307866281F +:200240000BD013DC582877D009DC002875D04528F6D04628F4D047281AD19DE118E06328FB +:2002600035D0642879D0652812D195E1702873D008DC6728F1D069286FD06E280DD06F28D5 +:2002800006D1B5E073282CD0752875D0782874D05A46179990476D1C75E1C4F3025002285C +:2002A00009D003280DD0D9F8001004280DD00D6009F1040967E1D9F80010EA17C1E90052D9 +:2002C000F6E7D9F800100D80F2E70D70F0E719F8041B8DF8001000208DF80100EA460120EA +:2002E00003E059F804AB4FF0FF3061074FF0000102D40DE008F101018846B9420FDA8045D0 +:20030000F8DB1AF808100029F4D108E008F1010188468142FADB1AF808100029F6D10598F2 +:200320005B46A0EB080721463846179A00F094FA284400EB080507E04DE029E10DE01AF8ED +:20034000010B5A4617999047B8F10108F7D25B4621463846179A13E142E00A220092C4F32D +:2003600002524FF0000A022A08D059F804CB032A4FEAEC710AD00DE029E02AE009F107011D +:2003800021F00702F2E802C1914609E00FFA8CFC4FEAEC71042A03D14FFA8CFC4FEAEC7156 +:2003A000002907DA0A460021DCF1000C61EB02012D2202E0220504D52B228DF80420012250 +:2003C00003E0E20701D02022F7E7904659E00A2102E010220DE010214FF0000A00910BE02F +:2003E00010224FF0000A44F004040827009203E008224FF0000A0092C4F30252022A05D091 +:2004000059F804CB0021032A08D009E009F1070121F00702F2E802C1914605E01FFA8CFC97 +:20042000042A01D10CF0FF0C4FF00008220728D5702806D0009B83F0100353EA0A0305D09A +:200440000EE040228DF80420012208E05CEA010206D030228DF804208DF8050002229046FA +:20046000009B83F0080353EA0A030AD15CEA010201D1620705D530228DF804204FF001089D +:200480007F1E582804D034A003900EA802900DE036A0F9E753466046009AF6F74DFF84463D +:2004A0000398825C0298401E029002705CEA0100F0D1029806A9081A00F1200A600702D5FB +:2004C00024F4803400E00127574502DDA7EB0A0000E0002000EB0A01009005984144401A2F +:2004E0000590E00306D45B462146179A059800F0B3F90544002706E001A85A46C05D17994C +:2005000090476D1C7F1C4745F6DBE0030CD55B462146179A059800F09FF9054404E0302064 +:200520005A46179990476D1C0099481E00900029F5DC08E0029802995A460078491C029155 +:20054000179990476D1CBAF10001AAF1010AF1DC65E1000009280100303132333435363758 +:20056000383961626364656600000000303132333435363738394142434445460000000013 +:2005800000F058F90544761C307800287FF4ECAD19B02846BDE8F08F620700D4062709F1A4 +:2005A000070222F0070CFCE80223E14603F000485FEA080C02D00FF2702C0DE05FEA045C40 +:2005C00002D50FF2682C07E05FEAC47C02D00FF2602C01E0AFF2700C4FF0FF3823F0004316 +:2005E000CDF850C065280CD006DC452809D046281DD047283DD13DE0662818D067287ED14C +:2006000038E00021112F01DB112000E0781CCDE9000106A90EA8FFF7DDFCDDE90F010E9A77 +:2006200003910021009207F1010A04914DE04FF000400097CDE9011006A90EA8FFF7CAFCB0 +:20064000DDE90F0203920E9B11990022DDF80CA00093049211B9791C00EB010AB7EB0A000E +:2006600004D4C0F1FF3007F1010A0490AAEB0700019044E0012F00DA01270021112F01DD69 +:20068000112000E03846CDE9000106A90EA8FFF7A1FCDDE90F010E9A0391002104910092C2 +:2006A000BA4621070CD40399514500DA8A46BAF1010F05DD009AAAF10101515C302908D0A4 +:2006C000B84202DA10F1040F06DA0121CDE9011015E0AAF10101E9E7002805DC049901441A +:2006E0000491AAEB000102E0411C514500DD8A460499401A401C01904FF000400290200731 +:2007000004D40198504501DBCDF8048000208DF84F0002980DF14F07B0F1004F25D02B209C +:200720000E9002984FF0020800280CDA404202902D200E9007E00A210298F6F789FF3031A9 +:20074000029007F8011DB8F10001A8F10108F2DC02980028EFD1791E0E980870307800F001 +:20076000200040F0450007F8020D12A8C01B00F107081498007800B1012000EB0A010198BC +:2007800001EBE07105984144401A401E0590E00306D45B462146179A059800F05DF805440C +:2007A0001498007818B15A46179990476D1CE00324D55B462146179A059800F04DF80544EC +:2007C0001CE00498002807DBDDE90301884203DD0098405C179901E0179930205A469047C7 +:2007E000049805F10105401C04900198401E019004D12E205A46179990476D1CBAF100016A +:20080000AAF1010ADDDC05E017F8010B5A46179990476D1CB8F10001A8F10108F4DC5B460C +:200820002146179A0598ABE62D0000002B000000200000002DE9F041044600251E46174683 +:20084000880404D405E039462020B0476D1C641EF9D52846BDE8F0812DE9F0410446002586 +:200860001E469046C80301D5302700E02027880404D505E041463846B0476D1C641EF9D500 +:200880002846BDE8F0814A68002A06D00A68531C0B6010704868401E486070470A68531C08 +:2008A0000B60107070470000044890ED000ABDEEC00A10EE100A00B270470000E4060020C3 +:2008C000044890ED010ABDEEC00A10EE100A00B270470000E4060020044890ED020ABDEEC4 +:2008E000C00A10EE100A00B270470000E40600201CB500200090684603F023F801A803F0CA +:2009000045F8BDF8040000B21CBD000038B500242FE0684603F064F89DF8000048B316484B +:2009200000210160818002F0DBFE134802F0E2FE1148801C02F0E8FE0F48001D02F0EEFE1D +:200940000D49B1F9000002F049FF0C4880ED000A0949B1F9020002F041FF084880ED010A9A +:200960000549B1F9040002F039FF044880ED020A0124002CCDD038BDC2000020E4060020BD +:200980003EB5054600240BE04B4802F007FF4A480078332803D0052C01D100203EBD641CA9 +:2009A000052C03DC444800783328EDD1022002F0D9FE032002F0D4FF002002F0B9FE00204E +:2009C00002F0F6FE002002F019FF012201A9202002F0A6FF9DF8040020F00100401C0190CC +:2009E0009DF8040020F00200801C01909DF8040020F00400001D01909DF8040020F0080013 +:200A000008300190012201A9202002F0D8FF012002F00AFF9DF8000020F0100000909DF841 +:200A2000000020F04000403000909DF8000020F0200000909DF8000020F0800000909DF8C7 +:200A4000000020F0020000909DF8000020F0040000909DF8000020F0010000909DF80000F0 +:200A600020F008000090684602F050FF012002F037FF9DF8080020F00200801C02909DF824 +:200A8000080020F00800083002909DF8080020F020002030029002A802F0DCFE042002F031 +:200AA00003FF032002F0E0FE05F0010008B100F005F8012072E70000C100002010B5044938 +:200AC000B1F900000B460122002101F08FFB10BDC800002070B5C8B0044602AE002001905F +:200AE00000253480AD1C1822002142A8FCF752FD3F20ADF808019520ADF80A0102A84490DD +:200B0000459501A8469001204790002142A802F06FFB002802DAFF2048B070BD9DF804003C +:200B200010B19DF80400F7E70020F5E700B587B0002000901822002101A8FCF72BFD3F2067 +:200B4000ADF804009220ADF80600CDF814D001200690002101A802F04BFB002802DAFF200A +:200B600007B000BD9DF8000010B19DF80000F7E70020F5E72DE9F04FC9B006460F469046F7 +:200B80009946DDF84CB1DDF848A103AD0722002101A8FCF7FFFC00242E70641C6F70641CB4 +:200BA00085F80280641C1822002143A8FCF7F2FC3F20ADF80C018A20ADF80E0103A84590A0 +:200BC000469401A8479007204890002143A802F00FFB002803DAFF2049B0BDE8F08F9DF8DE +:200BE000040010B19DF80400F6E7BDF80500A9F80000BDF80700AAF80000BDF80900ABF8A0 +:200C000000000020E8E7F0B5C7B005460E4601AF0020009000243D80A41CBE70641C182241 +:200C2000002141A8FCF7B6FC3F20ADF80401A520ADF8060101A843904494CDF814D101206C +:200C40004690002141A802F0D3FA002802DAFF2047B0F0BD9DF8000010B19DF80000F7E765 +:200C60000020F5E72DE9F04FC7B006460F4690469946DDF844B1DDF840A101AD0020009078 +:200C800000242E70641C6F70641C85F80280641C85F80390641C85F804A0641C85F805B0D1 +:200CA000641C5298A871641C5398C5F80700241D5498E872641C1822002141A8FCF76AFCDE +:200CC0003F20ADF804018620ADF8060101A843904494CDF814D101204690002141A802F0C8 +:200CE00087FA002803DAFF2047B0BDE8F08F9DF8000010B19DF80000F6E70020F4E72DE95B +:200D0000F04FC9B08046894692469B46559F539D03AE05A82844029005A82844401C38449C +:200D2000019000200090002486F80080641CA6F80190A41CA6F803A0A41C86F805B0641C2D +:200D40005298B071641CF571641C2A4606F108005499FCF715FC2C4402980770641C3A4641 +:200D60000298401C5699FCF70BFC3C44019957980880A41C019958984880A41C18220021D6 +:200D800043A8FCF707FC3F20ADF80C018320ADF80E0103A845904694CDF81CD10120489005 +:200DA000002143A802F024FA002803DAFF2049B0BDE8F08F9DF8000010B19DF80000F6E70E +:200DC0000020F4E770B5C8B0044602AE00200190002534706D1C1822002142A8FCF7DAFB71 +:200DE0003F20ADF808018520ADF80A0102A84490459501A8469001204790002142A802F0C5 +:200E0000F7F9002802DAFF2048B070BD9DF8040010B19DF80400F7E70020F5E700B587B0E1 +:200E2000002000901822002101A8FCF7B3FB3F20ADF804008120ADF80600CDF814D001203F +:200E40000690002101A802F0D3F9002802DAFF2007B000BD9DF8000010B19DF80000F7E714 +:200E60000020F5E7F0B5C7B004460F4601AE00200090002534706D1C22463946701CFCF7A4 +:200E80007FFB25441822002141A8FCF783FB3F20ADF804018E20ADF8060101A84390449502 +:200EA000CDF814D101204690002141A802F0A0F9002802DAFF2047B0F0BD9DF8000010B1DF +:200EC0009DF80000F7E70020F5E72DE9F04FC7B081460E4692469B460DF10408012E01D1F8 +:200EE000022104E0022E01D1102100E000210DF107000D18032200216846FCF74BFB00243C +:200F0000A8F80090A41C88F80260641C012E02D0022E04D101E0022705E0102703E0472009 +:200F200047B0BDE8F08F00BF3A46514608F10300FCF726FB3C44A5F800B0A41C5098A87023 +:200F4000641C5198E870641C52982871641C53986871641C5498A871641C1822002141A840 +:200F6000FCF718FB3F20ADF804014FF48270ADF8060101A843904494CDF814D1032046908A +:200F8000002141A802F034F9002801DAFF20C7E79DF8000010B19DF80000C1E7BDF80110FF +:200FA000559801800020BBE72DE9FF4FC7B0044690469946DDF850B10DF1040A012C01D146 +:200FC000022104E0022C01D1102100E000210DF105000F18032200216846FCF7DBFA0025CD +:200FE0008AF800406D1C012C02D0022C04D101E0022605E0102603E047204BB0BDE8F08F17 +:2010000000BF32460AF101004899FCF7B9FA354487F800806D1C87F801906D1C1822002121 +:2010200041A8FCF7B7FA3F20ADF804014FF48170ADF8060101A843904495CDF814D1032018 +:201040004690002141A802F0D3F8002801DAFF20D3E79DF8000010B19DF80000CDE7BDF8C3 +:201060000100ABF800000020C7E700B587B0002000901822002101A8FCF78CFA3F20ADF8E1 +:20108000040040F20110ADF80600CDF814D001200690002101A802F0ABF8002802DAFF207C +:2010A00007B000BD9DF8000010B19DF80000F7E70020F5E72DE9F047C8B007468846914640 +:2010C0001E46DDF840A102AD0020019000242F80A41CA5F80280A41C85F80490641C6E71B4 +:2010E000641C32465146A81DFCF74AFA34441822002142A8FCF74EFA3F20ADF808014FF41D +:201100008370ADF80A0102A84490459401A8469001204790002142A802F06AF8002803DAFA +:20112000FF2048B0BDE8F0879DF8040010B19DF80400F6E70020F4E770B5C8B0044602AE1A +:201140000020019000253480AD1C1822002142A8FCF720FA3F20ADF808011820ADF80A01F5 +:2011600002A84490459501A8469001204790002142A802F03DF8002802DAFF2048B070BD26 +:201180009DF8040010B19DF80400F7E70020F5E7F0B5C7B005460E4601AF00200090002443 +:2011A0003D70641C7E70641C1822002141A8FCF7F1F93F20ADF804010F20ADF8060101A8E6 +:2011C00043904494CDF814D101204690002141A802F00EF8002802DAFF2047B0F0BD9DF865 +:2011E000000010B19DF80000F7E70020F5E72DE9F041C8B007460C46904602AE002001902A +:20120000002537706D1C74706D1C22464146B01CFCF7B6F925441822002142A8FCF7BAF95B +:201220003F20ADF808010C20ADF80A0102A84490459501A8469001204790002142A801F0FA +:20124000D7FF002803DAFF2048B0BDE8F0819DF8040010B19DF80400F6E70020F4E70000BB +:2012600038B505460C466A46C721114804F0ABF9BDF80200A04213DD00200E4981F8820060 +:2012800000BF0DA001F07EFB0DA001F07BFB00BFE3B22A46C721064803F0BCFF012038BDA6 +:2012A000BDF8022021460CA001F06CFB0020F6E788260020F00600201B5B306D00000000F8 +:2012C00061646420696E2073747265616D696E67204669466F0D0A004E6F7420656E6F7561 +:2012E0006768742073706163652C206E656564203D202564206279746573202D20667265A0 +:2013000065203D2025642062797465730D0A000000B589B0FDF7DCFB0E4A00210820FEF7B5 +:20132000B3FC0D4801900D48029001A90C4805F051FC0C4803900C4804900C48059040F207 +:201340003C50069003A8FDF7FDFBFDF7BDFB09B000BD0000856C010800070320697E00089F +:201360006B7E0008180903200C080320C401032001460022080C000408B91022090401F0A7 +:201380007F4008B90832090201F0704008B9121D0901044800EB117000780244C2F11F00A5 +:2013A0007047000044B1010810B50020FC49A1F88C0000BFFBA001F0E5FAFCA001F0E2FA96 +:2013C00000BFF74890F88D03022842DD00BFF5A001F0D8FAFEA001F0D5FA00BF0721F0481A +:2013E000B0F88C20B0F88C00401CED4BA3F88C0003F18E0081548E3890F88812B0F88C2017 +:20140000B0F88C00401CA3F88C0003F18E0081541946B1F88822B1F88C300146581801F5FA +:20142000FE71F6F713F8DE48B0F88C00DC49B1F888120844DA49A1F88C000846B0F88C105D +:201440008E30FFF70DFF0020D549A1F88C0081F88D03D34890F89304022842DD00BFD1A0AD +:2014600001F090FAE4A001F08DFA00BF0621CC48B0F88C20B0F88C00401CC94BA3F88C00DC +:2014800003F18E0081548E3890F88E13B0F88C20B0F88C00401CA3F88C0003F18E008154A4 +:2014A0001946B1F88E23B1F88C300146581801F20231F5F7CBFFBA48B0F88C00B849B1F89B +:2014C0008E130844B649A1F88C000846B0F88C108E30FFF7C5FE0020B149A1F88C0081F83A +:2014E0009304AF4890F8980400285DDD002400BFACA001F047FAC9A001F044FA00BF0821F7 +:20150000A748B0F88C20B0F88C00401CA44BA3F88C0003F18E0081548E3890F89804C0EBF6 +:20152000C000C1B21846B0F88C20B0F88C00401CA3F88C0003F18E0081548E3890F88C409E +:20154000002013E0B94901EB40110A7A94498E310A55621C0A44B54901EB40110B681360CD +:2015600089889180E11DCCB2411CC8B28C4991F898148142E6DC8A48B0F88C00884991F807 +:201580009814C1EBC10108448549A1F88C000846B0F88C108E30FFF763FE00208049A1F8C9 +:2015A0008C0081F8980400BF00BF7EA001F0EAF99FA001F0E7F900BF09217948B0F88C200C +:2015C000B0F88C00401C764BA3F88C0003F18E0081548E38B0F88C20B0F88C00401CA3F8F7 +:2015E0008C0003F18E0081548E3890F88010B0F88C20B0F88C00401CA3F88C0003F18E009D +:2016000081548E38B0F8D809C0F307211846B0F88C20B0F88C00401CA3F88C0003F18E00E0 +:2016200081548E3890F8D819B0F88C20B0F88C00401CA3F88C0003F18E0081548E38B0F8C6 +:20164000DA09C0F307211846B0F88C20B0F88C00401CA3F88C0003F18E0081548E3890F8BE +:20166000DA19B0F88C20B0F88C00401CA3F88C0003F18E0081548E38B0F8DC09C0F30721E7 +:201680001846B0F88C20B0F88C00401CA3F88C0003F18E0081548E3890F8DC29B0F88C10F3 +:2016A000B0F88C00401CA3F88C0003F18E0042548E38B0F8DE09C0F307211846B0F88C2079 +:2016C000B0F88C00401CA3F88C0003F18E0081548E3890F8DE19B0F88C20B0F88C00401CD3 +:2016E000A3F88C0003F18E0081540A218E38B0F88C20B0F88C00401CA3F88C0003F18E00EE +:20170000815404218E38B0F88C20B0F88C00401CA3F88C0003F18E0081548E38D0F8E4092C +:20172000010E1846B0F88C20B0F88C00401CA3F88C0003F18E0081548E38D0F8E409C0F3AC +:2017400007411846B0F88C20B0F88C00401CA3F88C0003F18E0081548E38B0F8E409C0F373 +:2017600007211846B0F88C20B0F88C00401CA3F88C0003F18E0081548E3890F8E419B0F88E +:201780008C20B0F88C00401CA3F88C0003F18E0081540B218E38B0F88C20B0F88C0051E0E4 +:2017A000F00600201B5B306D000000000D0A497320616464656420696E20746865207374BC +:2017C0007265616D204669466F3A0D0A00000000202D204E4156206D6573736167652066B2 +:2017E000726F6D20504154434820616E74656E6E61203A2000000000202D204E4156206DAD +:201800006573736167652066726F6D2050434220616E74656E6E61203A200000202D205744 +:20182000694669207363616E203A2000900B0020202D2073656E736F72732076616C7565DF +:20184000203A2000401CA3F88C0003F18E00815402218E38B0F88C20B0F88C00401CA3F8CC +:201860008C0003F18E0081548E38C08801121846B0F88C20B0F88C00401CA3F88C0003F107 +:201880008E0081548E388179B0F88C20B0F88C00401CA3F88C0003F18E0081548E38B0F855 +:2018A0008C108E30FFF7DCFC00200249A1F88C0010BD0000F006002010B5022001F0DFFED8 +:2018C00000200149087010BDD40000200020014908707047E400002010B5044604F00400C1 +:2018E00010B1012000F09AFB04F0010010B1082000F094FB04F0020010B1032000F08EFBD1 +:2019000010BD10B5044604F0040018B10021012000F096FC04F0010018B10021082000F06F +:201920008FFC04F0020018B10021032000F088FC10BD00002DE9FF5F06460C460127B846A0 +:201940004FF000094FF0000A002003900025F7F761FF00BFF8031C49086100BF304600F023 +:2019600021F98146194800F01DF983461848006800F018F9ABEB000000F1010A1448006837 +:20198000B04201D8544504D90027384604B0BDE8F09F02200090CDF80490029400BF03A96D +:2019A0006846F7F7ADFE8046681CC5B2B8F1000F01D0042DF3DB042D01DB00BFFEE70025C1 +:2019C000F7F7DCFE3846E1E700400058FF8F0C0814010020014800687047000014010020ED +:2019E0002DE9F041E7B04FF00108072400210D460E4621E000252E46002719E04FF0006174 +:201A000001EB043101EB07204FF48072694600F027F8002008E01DF80010FF2902D16D1CEE +:201A200046F10006411C88B2FF28F4DD781C87B2102FE3DB601CC4B24FF4805185EA01009A +:201A4000304301D0C82CD5DB4FF0006000EB043002490860404667B0BDE8F0811401002045 +:201A600018B5034600200024009406E01C58E4B200949DF800400C54401C9042F6D318BDF3 +:201A80000149086070470000140100202DE9F74F86B0044615460120049003900020029077 +:201AA00001908246009000BF834605F0070030B105F00700C0F1080000EB050A00E0AA4659 +:201AC00004EB0A000090F7F7A5FE00BF4FF400402B49086100BF2B4800F064F806462A4891 +:201AE000006800F05FF8301A401C019026480068A04203D80198B0EB1A3F05D20020049055 +:201B0000049809B0BDE8F08F32E00027B846002610E002988119079810F801900020F20081 +:201B2000059048460599F5F738FCC71941EB0808701CC6B2082EECDB00BF3A464346214678 +:201B40000120F7F72BFE03900BF1010000F0FF0B039810B1BBF1040FEFDBBBF1040F01DB43 +:201B600000BFFEE74FF0000B083402980830029000988442C9D3F7F701FE5046C1E70000B2 +:201B800000400058FF8F0C08140100200148007870470000C0000020014800787047000006 +:201BA000D40000200146A1F10060000B704700000148007870470000E400002010B50024D1 +:201BC0000349044802F0B0FF0446204610BD000040070020882600200FB410B504469DF8B3 +:201BE0000F100B4880F84B11072180F84C119DF81110204602F0DAFF0021054880F858116C +:201C00009DF80D0000F068F910BC5DF814FB0000B824002010B500242A480079012807D1D0 +:201C200000BF29A000F0AEFE29A000F0ABFE07E000BF25A000F0A6FE2CA000F0A3FE00BF03 +:201C4000204890F8041130A000F09CFE00BF1EA000F098FE34A000F095FE00BF00240CE0FC +:201C6000374800EB440090F90120354810F8141034A000F087FE601CC4B2124890F8040141 +:201C8000A042EDDC00BF10A000F07CFE33A000F079FE00BF002407E00A48401D015D31A0DE +:201CA00000F070FE601CC4B206484088A042F3DC00BF05A000F066FE2CA000F063FE00BF79 +:201CC00010BD0000B82400201B5B306D0000000043415054555245204F4E205041544348C7 +:201CE00020414E54454E4E410D0A000043415054555245204F4E2050434220414E54454E4C +:201D00004E410D0A000000004E6220446574656374656420736174656C6C69746573203A77 +:201D2000202564200D0A0000536174656C6C6974657320696E666F73203A200D0A000000D9 +:201D4000BD2500204944203D202564202D2D20434E203D202564200D0A0000004E41562081 +:201D60003D20000025303258000000000D0A0D0A00000000F8B50446002600250020009007 +:201D8000012738490870384805F090FA58E0206B10B1204602F0E0FA344890F85C0130B12B +:201DA00001282CD0022841D0032848D144E002F0EDF92F480078022809D12C4890F858211B +:201DC00090F84C11204602F081FE05460AE0274890F8583190F84C2190F84B11204602F061 +:201DE0005BFE0546102D02D10126022702E00DB10126002703201D4981F85C011FE06946E4 +:201E0000204602F0C5FD05469DF80000174981F8040101F205129DF80010204602F07FFD67 +:201E200005460220114981F85C0108E000200F4981F85C01012602E000F0D2FB00BF00BF8B +:201E4000012E03D0074800780128A0D102F09AF9054805F063FA03480078012800D1002717 +:201E60003846F8BD0601002018260020B8240020050100200FB41CB5044600200C4981F8BC +:201E80005C0148800B490C4805F04AF943F69821094805F0F5F9DDE90801CDE9000120462B +:201EA00005A90EC9FFF798FE1CBC5DF814FB0000B82400206D6701081826002010B504468F +:201EC000012C02D104F068FE01E004F06BFE0148047110BDB8240020012803D10121034A77 +:201EE000117002E00221014A117070470501002010B5002419E00F48F7F78CF908B100F05E +:201F0000BFFB0120F7F7DCFB0B48007801280CD1002009490870094800884FF461614843FD +:201F200007490988B0FBF1F084B2002CE3D0204610BD0000042800202C030020AA75FF1F14 +:201F40002A03002010B50420FAF75BFF0120FAF758FF002211460B20F8F74CFB0B20F8F7A3 +:201F600027FB2A482A494860002129488160C16001610121416104218161002101774177A0 +:201F80000121016280F8241081620021C162016380F834104FF480518163002180F83C10EC +:201FA000001DF6F7E5FF08B100F06AFB7F211848C0F8D8100421C0F8DC100021C0F8E010F3 +:201FC00014481349C1F8CC0006211148C0F8D0100421C0F8D41000F1CC01001DF6F71EFC09 +:201FE00008B100F04DFB7F210948001DF6F7B8FB08B100F045FB012207490548001DF7F78E +:2020000049F908B100F03CFB10BD00000000045000280020010000802A03002010B586B06C +:2020200004461422064901A8F5F710FAADF804400022114601A800F01BF806B010BD0000A1 +:2020400068B1010870B5044604F0F0004FF0904101EB801504F00F020120904081B22846E3 +:20206000F7F780FD08B1012070BD0020FCE70000F0B585B004460E461746207800F0F0009E +:202080004FF0904101EB8015207800F00F0101208840009060680190A0680290E0680390D0 +:2020A00020690490B5F1904F03D10120FAF7E3FE21E04648854203D10220FAF7DCFE1AE0A6 +:2020C0004348854203D10420FAF7D5FE13E04148854203D10820FAF7CEFE0CE03E488542BD +:2020E00003D11020FAF7C7FE05E03C48854202D18020FAF7C0FEF2B2009881B22846F7F709 +:2021000040FD69462846F7F759FC35496068884207D034496068884203D03349606888424B +:2021200052D1384600F0A4F8207800F00F000A2840D2DFE800F0050E172029323334353669 +:20214000002211460620F8F755FA0620F8F730FA39E0002211460720F8F74CFA0720F8F75F +:2021600027FA30E0002211460820F8F743FA0820F8F71EFA27E0002211460920F8F73AFA66 +:202180000920F8F715FA1EE0002211460A20F8F731FA0A20F8F70CFA15E000BF00BF00BF0C +:2021A00000BF002211461720F8F724FA1720F8F7FFF908E0002211462820F8F71BFA282090 +:2021C000F8F7F6F900BF00BF05B0F0BD0004004800080048000C004800100048001C004895 +:2021E000000011100000211000003110F0B58DB005460E4617461C46104B0FCBCDE90B23F3 +:20220000CDE909010D4A103207CA06AB07C3142101A8F5F736F9ADF8045009A850F8270007 +:20222000029006A850F82600039004B125802246002101A8FFF71CFF0DB0F0BD7CB1010820 +:2022400030B585B004460D46142208496846F5F7FDF8ADF800400DB1012000E000200146A6 +:2022600000226846FFF704FF05B030BD54B1010838B1816829B1017801F00F01014A42F83A +:20228000210070474826002030B10021027802F00F02024B43F8221070470000482600205A +:2022A00070B504460D4604F0F0004FF0904101EB80160DB1012000E00020024604F00F03B9 +:2022C0000120984081B23046F7F75BFC70BD70B5044604F0F0004FF0904101EB801504F012 +:2022E0000F020120904081B22846F7F743FC70BD70B50446651EC5EBC50101EB4101034AFE +:2023000002EB8101081DF7F7BCFC70BD180100202DE9F04105460E4617466C1EC4EBC400DD +:2023200000EB4000404951F82000C4EBC40101EB41013D4A02EB810148603C49C4EBC40048 +:2023400000EB400002EB800081600021C4EBC40000EB400002EB8000C1600121C4EBC40022 +:2023600000EB400002EB800001610021C4EBC40000EB400002EB80004161C4EBC40000EB37 +:20238000400002EB80008161C4EBC40000EB400002EB8000C161C4EBC40000EB400002EBF6 +:2023A00080000162C4EBC40000EB400002EB80004162C4EBC40000EB4000114601EB80002B +:2023C000A0F85060C4EBC40000EB400001EB8000A0F85270C4EBC40101EB410102EB810140 +:2023E000081DF7F76DFC08B100F04AF9C4EBC40101EB41010C4A02EB8101081D0021F7F7DA +:20240000D7FB08B100F03CF9C4EBC40101EB4101054A02EB8101081D0021F7F7FEFB08B1C6 +:2024200000F02EF9BDE8F08118010020EC9C90102DE9F84304460D4616461F46DDF82080EA +:202440003B46324629462046CDF8008000F068FFBDE8F8832DE9F84305460E4617469846C7 +:20246000089C43463A4631462846009400F08AFF60B943463A4631462846009400F082FFB1 +:2024800010B90020BDE8F8830120FBE70120F9E700BFEFF31081016072B67047016881F3E0 +:2024A000108800BF7047000010B5012000F00CFC044801F07BFD0120FFF71AFF012000F03A +:2024C000EDFC10BD8826002010B501F0C6F808F0A5FA0320FFF700FA04F0EAF900F006F895 +:2024E00010BD10B5FFF704FD80B210BD10B50120FAF79DFC0220FAF79AFC0420FAF797FC93 +:202500000820FAF794FC1020FAF791FC8020FAF78EFC10BD10B50120FAF7BBFC0220FAF7DB +:20252000B8FC0420FAF7B5FC1020FAF7B2FC8020FAF7AFFCF6F714FFF6F72AFFF6F71CFFF8 +:2025400010BD000010B5F7F785FE00F051F9FFF7E1FF00F07FFCFFF743FA00F0CFF80A22E7 +:202560000921012000F0AAFC052306220721012000F0EAFB074801F0C1FD064801F0A2FD30 +:2025800000F04CFAFFF7DEFC162217210120FFF7BFFE10BD8826002010B501F066F808F04A +:2025A00049FA0720FFF7ADF904F08AF90120FEF7E7F9012001F033FD10BD000010B504468A +:2025C0000549064804F0ACFD2146044804F058FE024804F06BFE10BDB5670108482700209D +:2025E00010B572B600F004F800F038F862B610BD08B56846FFF74CFF15480078012802D180 +:20260000FFF752FF03E0FFF75FFFFFF74DFF6846FFF744FF4FF480300E49096881430D4A3D +:20262000116000BF00BF0B49403109688143094A4032116000BF04200749096821F00701BE +:202640000143054A116000BF0120F8F725F808BD17020020900800588004005808B5684655 +:20266000FFF716FF00F060F80448007808B900F075F86846FFF712FF08BD00001702002072 +:2026800008B56846FFF704FF00BF0FA000F07AF90FA000F077F9104910A000F073F910A0E1 +:2026A00000F070F900BF00BF07A000F06BF908A000F068F90CA000F065F909A000F062F961 +:2026C00000BF00F057F800001B5B303B33316D004552524F523A2000C0B1010825730A004A +:2026E0001B5B306D0000000050414E49430000000149087070470000170200201CB50220B7 +:2027000000904FF0011001906846F7F7EDFF00B100BFF8F759F8002211460120F7F76AFF1F +:202720000120F7F745FF1CBD10B500F0E6F8162217210120FFF7ECFD0A220921012000F003 +:20274000BDFB052306220721012000F0FDFA024801F0B8FC10BD00008826002010B500F002 +:2027600084FF08F067F90320FFF7CBF804F0A8F810BD000072B600BF00BF00BF00BF00BF5E +:20278000BFF34F8F00BF00BF00BF0A48006800F4E06009490843001D0649086000BF00BF8F +:2027A00000BFBFF34F8F00BF00BF00BF00BF00BFFDE700000CED00E00000FA0510B5024844 +:2027C00004F040FD10BD00004827002010B504462146024804F054FD10BD0000482700200B +:2027E00010B5024804F062FD10BD00004827002000B5B3B0482121A8F4F743FE1C211AA8A6 +:20280000F4F73FFE502106A8F4F73BFE142101A8F4F737FEF7F7CEFF0020FAF745FC00BF83 +:202820002F48006820F4C06040F400702C4908600846006800F4C060009000BF00BF4720C5 +:20284000219088012290012023900002249001202B904020259000202C9021A8F8F756FB2C +:2028600008B1FFF70DFF6F201A9002201B9000201C901D901E901F90209001211AA8F8F73E +:2028800079F908B1FFF7FCFE43F60550069000200C904FF440300E90002013904FF48070F6 +:2028A000169080011790022018901020199006A8F7F7E6FF08B1FFF7E3FE042001900220BF +:2028C0000290002003900490059001A94FF09040F7F774F8012000F005F833B000BD0000C9 +:2028E0000004005810B5044624B14FF00070F7F793FF01E0F7F772FF10BD08B56846FFF7FB +:20290000C7FD0020FAF7D0FB00BF00BF4FF0B040006840F480304FF0B041086000BF00BF08 +:2029200000BF4FF0B0400068C0F340400028F8D000BF4FF0B040006840F480704FF0B04174 +:20294000086000BF00BF4FF0B0400068C0F380200028F8D002204FF0B041896821F003015F +:2029600001434FF0B042916000BF00BF00BF4FF0B040806800F00C000828F7D16846FFF705 +:202980008DFD08BD0FB408B503A800900099029808F074F80020009001B05DF814FB2DE9BB +:2029A000F04186B0064601A9684604F083F804460D46A00A40EA8558C4F30907384600F01A +:2029C00073F93080404606B0BDE8F0810320704738B500BF002000906846FFF7E0FF044686 +:2029E00004EB4400C0EBC410BDF8001001EBC00038BD00000148406A70470000602700206E +:202A000010B586B001A9684604F054F804460248406A201A06B010BD6027002000B587B095 +:202A2000FAF7CAFA244825490860002048601F212248816040F2FF31C160002101614161A4 +:202A40008161C161F8F7DEFE08B1FFF719FE00208DF8070001208DF805008DF806008DF87A +:202A60000400002201A91548F9F762F800208DF808008DF809008DF80A0003908DF80B00F2 +:202A800006900590002202A90C48F9F7DDF80B48F8F790FD002201212920F7F7ABFD2920EA +:202AA000F7F786FD4FF480710448F8F7D2FD00F013F807B000BD00000028004060270020E9 +:202AC00070B504468020A4FB005001467D2200232846F4F731FC70BD10B5054901F1140023 +:202AE00003F0E8FF0249283948620846406A10BD882700202DE9F04387B004464FF0000801 +:202B0000C1460026002700251422554902A8F4F79DFC53482838C06B019000F0ABF840F2BE +:202B2000FF310398081A1FFA80F8C4F3090040441FFA80F8A40A9DF8065003E04948241AF7 +:202B4000681C85B247488442F8D29DF8087003E0A4F56164781C87B2B4F5616FF8D29DF8A8 +:202B6000096002E03C3C701C86B23C2CFAD29DF80A0020441FFA80F907E0A8F580601FFA88 +:202B800080F809F101001FFA80F9B8F5806FF4D205E0A9F13C001FFA80F9701C86B2B9F113 +:202BA0003C0FF6D204E0A6F13C0086B2781C87B23C2EF8D204E0A7F1180087B2681C85B28A +:202BC000182FF8D29DF80700C11700EB91718910A0EB810181B99DF80500401E2249085CDC +:202BE000A84219DA9DF80500401E085C95FBF0F100FB115085B20FE09DF80500401E1B494D +:202C0000085CA84208DA9DF80500401E085C95FBF0F100FB115085B240F2FF30A0EB080030 +:202C2000134948604FF02060886181F802904E700F7081F820509DF80B00C8700020C86196 +:202C400048614FF4807048620020C8600861002203482838F8F75EFE07B0BDE8F083000056 +:202C60008827002080510100DAB10108CEB10108A027002010B54FF480710948F8F7E9FC92 +:202C800007480068C06800F0800060F4C07004490968C8604FF400300249086010BD000088 +:202CA000602700200C08005810B501468B0AC1F309024FF47A7058434FF47A7412FB04F4A3 +:202CC00000EB942010BD000070B50446651EC5EBC501034A02EB0111081DF9F77AF870BD20 +:202CE0001802002070B502460B46501E014600BFC1EBC104134D05EB041420688468C4F364 +:202D00004004002CF4D0C1EBC1050E4E06EB0515DCB22868047300BF00BFC1EBC104094DCC +:202D200005EB04142068846804F00104002CF4D0C1EBC10405EB04142068C468E4B2204605 +:202D400070BD0000180200202DE9F04105460E46174698466C1EC4EBC4003D4901EB00106C +:202D60000068C4EBC4013A4A02EB011148604FF48271C4EBC40002EB001081600021C4EBF5 +:202D8000C40002EB0010C1604FF4E061C4EBC40002EB001001610021C4EBC40002EB00106A +:202DA0004161C4EBC40002EB001081614FF40071C4EBC40002EB0010C1611021C4EBC40035 +:202DC00002EB001001620021C4EBC40002EB00104162C4EBC40002EB00108162C4EBC40099 +:202DE00002EB0010C1620721C4EBC40002EB00100163C4EBC400114601EB0010A0F8686091 +:202E0000C4EBC40001EB0010A0F86A70C4EBC40001EB0010A0F86C80C4EBC40102EB01116B +:202E2000081DF8F7F1FF08B1FFF72AFCC4EBC400074901EB00104068006840F04000C4EBCB +:202E4000C401034A02EB011149680860BDE8F081180200201CB50E480E490860002048604A +:202E60004FF400610B4881604FF6FF7141610021016241628162F7F7ADFA08B1FFF700FCD9 +:202E80000020009001900448DDE9001206C01CBD007C0040C82700208C02002070B5044646 +:202EA000651E05EB850101EB4511034A02EB8101081DF9F7CAF870BD940200202DE9F0411A +:202EC00005460E4617466C1E04EB840000EB4410404951F8200004EB840101EB44113D4A8C +:202EE00002EB810148604FF4612104EB840000EB441002EB80008160002104EB840000EB77 +:202F0000441002EB8000C16004EB840000EB441002EB8000016104EB840000EB441002EBAF +:202F2000800041610C2104EB840000EB441002EB80008161002104EB840000EB441002EB81 +:202F40008000C16104EB840000EB441002EB8000016204EB840000EB441002EB800041628B +:202F600004EB840000EB441002EB8000C16204EB840000EB4410114601EB8000A0F8906012 +:202F800004EB840000EB441001EB8000A0F8927004EB840101EB441102EB8101081DF9F740 +:202FA0007FF908B1FFF76CFB04EB840000EB4410084901EB80004068006840F0010004EBE4 +:202FC000840101EB4411034A02EB810149680860BDE8F081940200202DE9F04104460D46A6 +:202FE0001646671E07EB870101EB4711054A02EB8101081D6FF07F4332462946F9F71CFA41 +:20300000BDE8F0819402002010B50448FFF73CF90249B1F90000FFF701F810BDD8000020FF +:2030200010B50446012C08D10849B1F900000B4602220121FFF7DAF807E00449B1F9000043 +:2030400000231A460121FFF7D1F810BDD800002010B50446022000F023FB01200149087025 +:2030600010BD0000D400002010B504460120FCF7E3FE10BD10B504460120FCF70BFF10BDC4 +:2030800070B505460C460549606808600448C56100F080F82068FBF7E7FD70BD90000020DB +:2030A000140600202DE9F041C8B004460D4616460DF10808052200216846FAF76BFA00279D +:2030C000A8F80040BF1C1822002142A8FAF762FA0820ADF808013020ADF80A0102A844904F +:2030E0004597CDF818D105204790002142A800F07FF8002803DAFF2048B0BDE8F0819DF811 +:20310000000010B19DF80000F6E79DF8030028709DF8040030700020EEE72DE9F041C8B05F +:2031200006460F46904602AD0020019000242E70641C6F70641C85F80280641C182200213D +:2031400042A8FAF727FA0820ADF808013120ADF80A0102A84490459401A8469001204790CE +:20316000002142A800F044F8002803DAFF2048B0BDE8F0819DF8040010B19DF80400F6E716 +:203180000020F4E710B5044600210420FCF766FE10BD0000024901600249016170470000AC +:2031A00065EA0008ADEA000800B587B0002000901822002101A8FAF7EDF90320ADF80400D6 +:2031C000ADF80600CDF814D001200690002101A800F00EF8002802DAFF2007B000BD9DF8F8 +:2031E000000010B19DF80000F7E70020F5E700002DE9F84F04468A460020FAF795F94FF04A +:2032000000092188608861F39F2087B2217B3846A268FBF70FFB3BE048F2E800FFF72AFF4C +:2032200031E069461F48FAF759F90098407A0F280DD1009800F10B067088B84202D13078B6 +:20324000216908707078F0B14FF001091BE0009800F10B05B5F80100B84210D10098807AEB +:20326000C01E00F0FF086069404501DD404600E060696061E91CD4E90402F4F7E7F828782B +:2032800008B14FF001090748FAF717F90028C8D0B9F1000FC0D00120FAF746F90020BDE8BD +:2032A000F88F0000880000200EB51A48FAF705F900BB19480078E8B102A91648FAF70EF99D +:2032C0001648C06968B10298019001208DF800001248C169684688479DF800000E49087018 +:2032E00002E001200C4908700B48007818B10298FBF71AFC03E007480299FAF7BCF8054809 +:20330000FAF7DBF828B90448007810B10148FFF739FF0EBDDC040020E804002014060020FB +:203320002DE9FE4F04460E4617461D46DDF830804FF00009CA46A4F1010B1048007810B9B5 +:203340004FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB41010A4A02EB8101CDE90058D9 +:203360000290081D53463A463146F6F70BFD08B94FF001094846BDE8FE8F00001402002011 +:20338000180100202DE9FE4F04460E4617461D46DDF830804FF00009CA46A4F1010B10485D +:2033A000007810B94FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB41010A4A02EB810146 +:2033C000CDE900580290081D53463A463146F6F7A9FD08B94FF001094846BDE8FE8F00003B +:2033E00014020020180100202DE9F04180460F46154600243DE0162004FB00F6B85D05EB30 +:2034000044110870701C385C05EB44114870B01C385C40B205EB44118870F01C385C05EBA3 +:203420004411C87005EB4410021D301D81B2384602F0DAFA06F10A0081B2384607F0ACFA89 +:2034400000B205EB4411488106F10C0081B2384607F0AAFA05EB4412C2E9040106F114005C +:2034600081B2384607F098FA05EB44110883601CC4B2A045BFDCBDE8F0812DE9F0418046AD +:203480000D46164600241DE004EBC407E85D04EBC4017054781C285C04EBC40131444870EC +:2034A000B81C285C40B204EBC4013144887004EBC4003044C21CF81C81B2284602F094FA67 +:2034C000601CC4B2A045DFDCBDE8F08108B5684600F0E0F99DF80000C0F3400048B99DF8F2 +:2034E0000000C0F3C00020B99DF80000C0F3401020B1002002490870012008BD0020FCE74B +:20350000C00000200A4890F8800040B9084890F88100012803D0064890F8740028B90448AC +:2035200090F88200012800D170470020FCE70000F0060020054890F8800028B9034890F8AE +:203540007400012800D170470020FCE7F006002010B50024104801F0F2FC04466CB900BFDF +:203560000EA0FFF70FFA0FA0FFF70CFA0FA0FFF709FA18A0FFF706FA0DE000BF17A0FFF744 +:2035800001FA18A0FFF7FEF918A0FFF7FBF911A0FFF7F8F900BF10BD882600201B5B303B16 +:2035A00033326D00494E464F203A2000232323232323203D3D3D3D3D204A4F494E494E4742 +:2035C000203D3D3D3D202323232323230D0A0D0A000000001B5B306D000000001B5B303BC3 +:2035E00033316D004552524F523A2000232323232323203D3D3D3D3D204A4F494E494E47C5 +:2036000020434D44204552524F52203D3D3D3D202323232323230D0A0D0A00002DE9F04191 +:2036200080460C4615461E460027012E02D1032000F025F80DE0781CC7B2404600F030F8C2 +:203640006008F6F73DF8404600F019F86008F6F737F8AF42EFDBBDE8F08110B51520FEF715 +:20366000DDFC4420FEF7DAFC10BD10B501211520FEF7E6FD01214420FEF7E2FD10BD10B595 +:20368000044604F0010018B101211520FEF708FE04F0020018B101214420FEF701FE10BDCA +:2036A00010B5044604F0010018B100211520FEF7F7FD04F0020018B100214420FEF7F0FDD8 +:2036C00010BD10B5044604F0010010B11520FEF7FEFD04F0020010B14420FEF7F8FD10BD61 +:2036E00070B5044606222146282000F019F90546284670BD70B5044602222146292000F069 +:203700000FF90546284670BD70B50446022221462B2000F005F90546284670BD70B5044633 +:20372000022221462D2000F0FBF80546284670BD38B5044601226946232000F0F1F8054678 +:2037400075B90CB9012000E000209DF8001060F3C711009101226946232000F030F905467B +:20376000284638BD38B5054601226946202000F0D7F8044684B99DF8000020F00800083071 +:2037800000909DF8000065F30710009001226946202000F014F90446204638BD70B50446E2 +:2037A000012221460F2000F0BBF80546284670BD38B50546012269462E2000F0B1F804468C +:2037C00054B99DF8000065F387100090012269462E2000F0F4F80446204638BD00EE100A1F +:2037E000B8EEC00A9FED041AC0EE010AB3EE000A20EE800A704700000000804338B5054601 +:2038000001226946232000F08BF8044654B99DF8000065F30510009001226946232000F032 +:20382000CEF80446204638BD38B5054601226946212000F075F8044654B99DF8000065F331 +:203840000200009001226946212000F0B8F80446204638BD70B5044601222146302000F045 +:20386000AEF80546284670BD38B5054601226946332000F055F8044654B99DF8000065F3DE +:203880000600009001226946332000F098F80446204638BD70B5044601222146312000F00E +:2038A0003FF80546284670BD38B5054601226946322000F035F8044654B99DF8000065F32E +:2038C0000600009001226946322000F078F80446204638BD0121014A11707047C0000020A4 +:2038E00038B5054601226946242000F019F8044654B99DF8000065F3C30000900122694610 +:20390000242000F05CF80446204638BD70B5044601222146222000F052F80546284670BD1F +:20392000F8B504460D4616462B462246332101200096FEF77DFD07460FB90120F8BD002083 +:20394000FCE738B50446012269460720FFF7E8FF05469DF80000C0F380002070284638BD71 +:2039600038B50546012269461F20FFF7D9FF044654B99DF8000065F38710009001226946F3 +:203980001F2000F01CF80446204638BD38B50446012269460C20FFF7C3FF05469DF8000072 +:2039A0002080012269460D20FFF7BAFF054620889DF8001000EB01202080284638BDF8B565 +:2039C00004460D4616462B462246332101200096FEF740FD07460FB90120F8BD0020FCE7EA +:2039E00038B50446012269462720FFF799FF05469DF80000C0F3C0002070284638BD10B5DE +:203A000000210820FEF74CFC10BD10B501210820FEF746FC10BD000010B586B00024002100 +:203A20002D4801F078FC04432C4890F83500012816D100BF2AA0FEF7A5FF2BA0FEF7A2FFA1 +:203A400000BF0121244801F027FD04430121224800F0CFF9044302211F4801F045FD04432E +:203A60001E4890F8350003280CD100BF1CA0FEF789FF23A0FEF786FF00BF0321164801F0B4 +:203A80000BFD0443244A0021134801F0DAFB044301208DF8000018208DF8010003208DF8D4 +:203AA0000200ADF8140069460B4801F09EFC044301220221084801F0B9FC04430121064884 +:203AC00001F0F7FB044300221146034801F064FD0443204606B010BD88260020F006002092 +:203AE0001B5B306D00000000524547494F4E2020202020203A2045553836380D0A0D0A0067 +:203B0000524547494F4E2020202020203A2055533931350D0A0D0A00040000201CB5044613 +:203B200080208DF8040000208DF805000346022201A90090204600F026F91CBD2DE9F04770 +:203B400007460C4615461E46DDE9088932462946384600F007F84A464146204600F00DF8EA +:203B6000BDE8F0870B1203704170130E8370130CC370130A03714271704730B503461446FF +:203B8000002012E003EB800251F820502D0E157051F820502D0C557031F820502D0A95709E +:203BA00011F82050D570421CD0B2A042EADB30BDF0B5C5B007460D4616461C462B4648F2B0 +:203BC000030203A943A8CDE90064FFF7B7FFA00003AB062243A90090384600F0D4F845B062 +:203BE000F0BD000070B52848007A002843D02648017A26A0FEF7C6FE002430E000BF29A0AA +:203C0000FEF7C0FE29A0FEF7BDFE00BF002509E01D48103000EB4410415D27A0FEF7B2FEBD +:203C2000681CC5B2062DF3DB1748103000EB4410817923A0FEF7A6FE1348103000EB44107A +:203C4000C17924A0FEF79EFE0F48103000EB441090F9081023A0FEF795FE601CC4B20A48CF +:203C6000007AA042CADC00BF0EA0FEF78BFE0CA0FEF788FE07E000BF0AA0FEF783FE1EA0AC +:203C8000FEF780FE00BF70BD401F00206E62204D4143207363616E6E6564203A2025642066 +:203CA0000D0A00001B5B306D000000004D41432061646472203A20002523303258200000B2 +:203CC000202D2D204368616E6E656C203A20256420000000202D2D2054797065203A202593 +:203CE00064200000202D2D2052535349203A202564200D0A000000004E6F204D41432061FC +:203D000064647265737320666F756E64200D0A0D0A00000010B50446B4F900000021FEF7C2 +:203D2000BFFA0120F5F7CCFCB4F900000121FEF7B7FA002010BD70B504460D46FEF748FE96 +:203D4000064606E0FEF744FE801BA84201DD032070BDB4F91400FEF775F90128F2D0002018 +:203D6000F6E710B50446B4F934000021FEF798FAB4F934000121FEF793FA41F288312046F7 +:203D8000FFF7D9FF10BD2DE9F04704460E4617469846DDF820902046FFF7E3FF38BBB4F9FF +:203DA00034000021FEF77CFA002506E0715DD4F8B800FEF797FF681C85B2BD42F6DB0025AB +:203DC00007E018F80510D4F8B800FEF78BFF681C85B24D45F5DBB4F934000121FEF760FA65 +:203DE00041F288312046FFF7A6FFBDE8F0870320FBE77CB505460C4606208DF804004520D3 +:203E00008DF805008DF8064000200346032201A90090284601F004F87CBD000010B500BF6D +:203E200006A0FEF7AFFD07A0FEF7ACFD0748FEF7A9FD07A0FEF7A6FD00BF10BD1B5B303B60 +:203E400033326D00494E464F203A20001CB201081B5B306D0000000038B5002400BF35A05B +:203E6000FEF790FD35A0FEF78DFD36A0FEF78AFD3FA0FEF787FD00BF69463F4800F0FFFCE2 +:203E80000446002C54D19DF8000002F0BBFB9DF8000000F0010028B99DF8000000F002005C +:203EA000022802D1FEF766FC42E09DF8000000F00400042805D09DF8000000F01000102835 +:203EC00003D103202D49087032E09DF8000000F0080008280BD09DF8000000F080008028A6 +:203EE00005D09DF8000000F02000202803D10420224908701CE09DF8000000F040004028FC +:203F000003D103201D49087012E000BF1CA0FEF739FD1DA0FEF736FD9DF800101CA0FEF7F9 +:203F200031FD13A0FEF72EFD00BF03201349087038BD00001B5B303B33326D00494E464FF6 +:203F4000203A2000232323232323203D3D3D3D3D204C523131313020414C41524D203D3D1C +:203F60003D3D202323232323230D0A0D0A0000001B5B306D00000000882600202000002086 +:203F80001B5B303B33316D004552524F523A2000556E6B6E6F77206D6F64656D207374616F +:203FA0007475732025640D0A0D0A000010B50446B4F9B0000021FEF743F9B4F9B200002190 +:203FC000FEF73EF9B4F9B4000021FEF739F9B4F934000121FEF734F9B4F900000121FEF723 +:203FE0002FF9B4F9140000231A461946FEF7FEF8B4F92800002301221946FEF7F7F810BDE0 +:2040000038B504466946204600F0CEFB01490098084438BD6E3DD51201460520704710B5FE +:204020000446012C08D10420FDF76BFC06F020FD0120FEF7F5FF06E0FEF7E6FF06F012FDCF +:204040000420FDF749FC10BD2DE9FC4106460D4600240027284602F0FBFC304600F05AFEE4 +:20406000074617B10620BDE8FC81304600F060F8044303208DF8000000208DF8010002206E +:204080008DF8020003208DF804006946304601F0DAFA04430121304601F012FA04430121BE +:2040A000304601F0FBFA044601220021304601F0B1FA044301220221304601F0ABFA044324 +:2040C0002046D0E710B50446B4F900000121FEF7B7F8B4F934000121FEF7B2F8B4F91400DE +:2040E00000231A461946FEF781F8B4F9280004F1280301220021FEF779F810BD0021018062 +:204100000421818614210185084A0263C062102181820622A0F8B2200722A0F8B020052261 +:20412000A0F8B4200121C0F8B81070474D6A010870B52DED048B04462046FFF76DFF4FF4D7 +:204140007A7100FB01F63046F3F72DFA9FED080B53EC102BF3F7A7F9F3F732FA05462A4687 +:204160000221204601F0AEFABDEC048B70BD000085EB51B81E853E400148007870470000A6 +:204180000D01002010B5FFF73AFC10BD10B5FFF73CFC10BD10B50446B4F92800FDF752FF4A +:2041A00008B1012010BD0020FCE7000001490870704700000D010020F0B50346184600263C +:2041C00013E00C7808270CE080EA040C0CF0010540100DB180F065006410A7F1010C0CF0D9 +:2041E000FF07002FF0D1491C761C9642E9DBF0BD1CB5044606208DF8040034208DF80500E1 +:2042000000200346022201A90090204600F008FE1CBD00002DE9F0470646894617461C467B +:20422000DDE9088500BF1EA0FEF7ACFB1EA0FEF7A9FB1F4801680068401C1D4B18601DA08A +:20424000FEF7A0FB28A0FEF79DFB00BF394628A0FEF798FB21462BA0FEF794FB5DB100BF68 +:2042600021A0FEF78FFB2CA0FEF78CFB00BF2946404602F02FFB31462BA0FEF783FB4946A2 +:204280002EA0FEF77FFB0220FFF70AFA314803F00DF82A464146204602F0C4FABDE8F0872B +:2042A0001B5B303B33326D00494E464F203A20001C0000200D0A232323232323203D3D3DA9 +:2042C0003D3D20444F574E4C494E4B204652414D4520256C75203D3D3D3D2023232323234A +:2042E000230D0A0D0A0000001B5B306D0000000052582057494E444F572020203A20256475 +:204300000D0A0000525820504F525420202020203A2025640D0A00005258204441544120D9 +:20432000202020203A2000005258205253534920202020203A2025640D0A000052582053E1 +:204340004E522020202020203A2025640D0A0D0A00000000B40500202DE9F047ADF5826D35 +:2043600006463046FFF716FF00287CD0002400BF03A9304600F0C7F90446002C74D19DF8F7 +:204380000C00082871D007DC08286FD2DFE800F01528344C5A97AEBC0D2868D006DC0A28FC +:2043A00036D00B287ED00C2860D1D7E00E287AD00F2879D0FF28F7D108E19148006870B120 +:2043C0008F480068006850B19DF80F209DF80E3002EB032290B28A4A12681168884702E1D1 +:2043E0008748006838B186480068406818B18449096848688047F6E08148006838B1804889 +:204400000068806818B17E49096888688047EAE07B48006838B17A480068C06818B17849DA +:204420000968C8688047DEE07548006848B174480068006928B19DF80E00714A1268116980 +:204440008847D0E06E48006878B36D480068406958B39DF80E00403847B29DF80F0080008B +:204460004FFA80F804E0C7E0BEE05BE0BAE085E09DF810909DF811A0BDF80E04001FC5B240 +:20448000002006E00DF10E01021D8A5C0A54411CC8B2A842F6DB0DF10E00CDE900055848AD +:2044A000006803E04AE079E084E007E053464A464146D0F814C03846E04700BF93E0504828 +:2044C000006890B14E480068806970B19DF80E00C0F301159DF80E0000F00F07484800681E +:2044E000394682692846904700BF7CE04448006848B143480068C06928B19DF80E00404AE3 +:204500001268D16988476EE03D48006848B13C480068006A28B19DF80E00394A1268116A9A +:20452000884760E03648006838B135480068406A18B133490968486A804754E030480068CB +:2045400058B12F480068C06A38B1BDF80E142C480068C26A0DF10E00904744E028480068A2 +:2045600058B127480068806A38B1BDF80E1424480068826A0DF10E00904734E0204800682A +:2045800058B11F480068006B38B19DF80E501C480068016B2846884700BF24E018480068FC +:2045A00038B117480068406B18B115490968486B804718E01248006838B111480068806B3F +:2045C00018B10F490968886B80470CE00C48006838B10B480068C06B18B109490968C86B59 +:2045E000804700E000BF00BF3046FFF7D3FD10B1002C3FF4BDAE00BF0DF5826DBDE8F08703 +:2046000008010020014601F00F007047014601F0030070477CB505460C4606208DF8040004 +:204620001B208DF8050001202346022201A90090284600F0EDFA7CBDFEB505460C460020DF +:20464000019006208DF8080005208DF80900042001AB022202A90090284600F0D9FA0646B7 +:204660009DF8040000069DF8051000EB01409DF8061000EB01209DF8071008442060304620 +:20468000FEBD7FB505460C4600200190029006208DF80C000F208DF80D00082001AB0222DB +:2046A00003A90090284600F0B3FA0646002004E001A9095C2154411CC8B20828F8DB30468F +:2046C00004B070BD7FB505460C4600200190029006208DF80C0012208DF80D00082001AB96 +:2046E000022203A90090284600F092FA0646002004E001A9095C2154411CC8B20828F8DBC2 +:20470000304604B070BDFEB506460C4601A9304600F02DF80546BDF80400022825DB25BBAE +:2047200006208DF8080000208DF80900BDF80400A31C022202A90090304600F069FA05462D +:20474000A0782070E0786070BDF80400801EA4F80204002005E0A11C821C8A5C0A54411C8F +:2047600088B2B4F802148142F5DC2846FEBDFEB505460C460020019006208DF80800332079 +:204780008DF80900022001AB024602A90090284600F03EFA06469DF805009DF8041000EB2A +:2047A000012020803046FEBDFEB505460C460020019006208DF808000A208DF80900042077 +:2047C00001AB022202A90090284600F021FA06469DF8040000069DF8051000EB01409DF8FF +:2047E000061000EB01209DF80710084420603046FEBD7FB505460C460020019002900620B4 +:204800008DF80C0010208DF80D00082001AB022203A90090284600F0FBF90646002004E06F +:2048200001A9095C2154411CC8B20828F8DB304604B070BDFEB505460C460020019006209C +:204840008DF808000E208DF80900042001AB022202A90090284600F0DBF906469DF80400C9 +:2048600000069DF8051000EB01409DF8061000EB01209DF80710084420603046FEBD7CB5CB +:2048800005460C4606208DF804000B208DF8050001202346022201A90090284600F0B8F920 +:2048A0007CBD70B586B005460C46002002900390049006208DF8140001208DF815000A204A +:2048C00002AB022205A90090284600F0A1F906469DF8080000069DF8091000EB01409DF873 +:2048E0000A1000EB01209DF80B10084420609DF80C0020719DF80D0000049DF80E1000EBA0 +:2049000001209DF80F100844A0609DF811009DF8101000EB0120A081304606B070BD2DE97F +:20492000F04393B081460C461546202C01DA204600E0202006467700402103A8F2F7A1FD8A +:204940000020029004208DF8080018208DF8090003AB022202A94846009700F059F9804684 +:2049600000200FE0420005EB400103AB9B5C0B700DF10C0C531C1CF803301F335BB24B70AF +:20498000411CC8B2B042EDDB404613B0BDE8F0837CB505460C460020019004208DF80400F9 +:2049A00017208DF8050001202346022201A90090284600F02DF97CBD7CB505460C4604209F +:2049C0008DF804000E208DF8050014202346022201A90090284600F023FA7CBD7CB506466A +:2049E0000C46154604208DF8040014208DF805002346022201A93046009500F011FA7CBD29 +:204A000070B52DED028B84B005460C460020039004208DF8080011208DF80900042003AB04 +:204A2000022202A90090284600F0F2F806469DF80D009DF80C1000EB012000B208EE100A62 +:204A4000B8EEC80ADFED110A20EE200ADFED100A80EE201A84ED001A9DF80F009DF80E104F +:204A600000EB012000B208EE100AB8EEC80ADFED090A20EE200ADFED060A80EE201A84EDE4 +:204A8000011A304604B0BDEC028B70BD0000B4420000004500003443FEB507460C4615460F +:204AA0001E4604208DF8040031208DF805008DF806408DF807508DF80860002003460522E6 +:204AC00001A90090384600F0ABF9FEBDFEB506460C46154604208DF8040030208DF805009C +:204AE00000208DF806008DF807408DF808500346052201A90090304600F092F9FEBD00000C +:204B000070B505460C46224629460648F2F79EFC0448401F448001200249491F81F85C0112 +:204B200070BD0000BD240020FEB507460C4604208DF8040010208DF8050094ED000ADFED37 +:204B4000180A20EE200ADFED170A80EE201ABDEEC10A10EE100A05B2280A8DF80600E8B2CA +:204B60008DF8070094ED010ADFED0D0A20EE200ADFED0D0A80EE201ABDEEC10A10EE100AE9 +:204B800006B2300A8DF80800F0B28DF8090000200346062201A90090384600F041F9FEBD38 +:204BA000000000450000B442000034437CB505460C4604208DF8040000208DF805008DF899 +:204BC00006400346032201A90090284600F028F97CBD10B50446B4F914000021FDF730FB1F +:204BE000B4F900000021FDF75BFB0120F4F768FDB4F900000121FDF753FBFA20F4F760FDB9 +:204C0000B4F9140000231A461946FDF7EFFA10BD2DE9F84F0446884691461D46DDF828A0FB +:204C2000204600F0E5F8002871D100268346B4F934000021FDF734FB002707E018F807108E +:204C4000D4F8B800FEF74EF8781C87B24F45F5DB4A464146FF20FFF7AFFA06463146D4F800 +:204C6000B800FEF73FF8B4F934000121FDF718FB4FF47A71204600F087F810B1FF20BDE8BE +:204C8000F88FB4F934000021FDF70AFB0021D4F8B800FEF727F8C0B200909DF8000058B931 +:204CA000002707E00021D4F8B800FEF71BF8E855781C87B25745F5DB0021D4F8B800FEF729 +:204CC00011F800F0FF0BB4F934000121FDF7E8FA01226946FF20FFF76FFA06469DF80000C7 +:204CE00028B9524629463046FFF766FA06465E4501D00F2000904FF47A71204600F05EF8A7 +:204D000008B1FF20BBE79DF80000B8E7FFE7FF20B5E7000010B504460020FFF747FA17497E +:204D2000174802F0FDF940F6B831154802F0A8FA134802F0BBFA002012490870B4F900007A +:204D40000021FDF7ADFA0120F4F7BAFCB4F900000121FDF7A5FA02E02046FFF7FDFAFFF748 +:204D60000BFA18B9074800780028F5D005480078012800D110BD0020FCE70000A967010801 +:204D8000302600200C0100202DE9F04104460D46FDF71EFE0646002708E0FDF719FE0746C9 +:204DA000B81BA84202DD0120BDE8F081B4F91400FDF748F90028F0D00020F5E72DE9F041FF +:204DC00004460D46FDF704FE0646002708E0FDF7FFFD0746B81BA84202DD0120BDE8F081D5 +:204DE000B4F91400FDF72EF90128F0D00020F5E710B504464FF47A712046FFF7C5FF48B994 +:204E0000B4F934000021FDF74BFAB4F934000121FDF746FA4FF47A712046FFF7CFFF10BDFB +:204E20002DE9F84F04460D4691461E46DDF828A02046FFF7DDFF00287FD100278346B4F953 +:204E400034000021FDF72CFAB84609E015F80810D4F8B800FDF746FF08F101001FFA80F88F +:204E6000C845F3DB4FF0000809E016F80810D4F8B800FDF737FF08F101001FFA80F8D045B3 +:204E8000F3DB4A462946FF20FFF796F90746524631463846FFF790F907463946D4F8B800F8 +:204EA000FDF720FFB4F934000121FDF7F9F94FF47A712046FFF768FF10B1FF20BDE8F88FF9 +:204EC000B4F934000021FDF7EBF90021D4F8B800FDF708FFC0B200900021D4F8B800FDF7BD +:204EE00001FF00F0FF0B01226946FF20FFF764F90746B4F934000121FDF7D2F95F4501D0F0 +:204F00000F2000906878297840EA012040F2026188420FD06878297840EA0120B0F58C7F4C +:204F200008D04FF47A712046FFF748FF10B1FF20C4E702E09DF80000C0E7FF20BEE71CB58A +:204F4000044606208DF8040025208DF8050000200346022201A900902046FFF761FF1CBD2D +:204F600010B500BF06A0FDF70DFD07A0FDF70AFD07A0FDF707FD10A0FDF704FD00BF10BD97 +:204F80001B5B303B33326D00494E464F203A2000232323232323203D3D3D3D3D204A4F4993 +:204FA0004E204641494C203D3D3D3D202323232323230D0A0D0A00001B5B306D0000000020 +:204FC00010B504466CB900BF0DA0FDF7DBFC0EA0FDF7D8FC0EA0FDF7D5FC18A0FDF7D2FC03 +:204FE0000DE000BF06A0FDF7CDFC07A0FDF7CAFC14A0FDF7C7FC11A0FDF7C4FC00BF10BDE5 +:205000001B5B303B33326D00494E464F203A2000232323232323203D3D3D3D3D204D4F4414 +:20502000454D20554E4D55544544203D3D3D3D202323232323230D0A0D0A00001B5B306D55 +:2050400000000000232323232323203D3D3D3D3D204D4F44454D204D55544544203D3D3D25 +:205060003D202323232323230D0A0D0A0000000010B500BF06A0FDF785FC07A0FDF782FC1B +:2050800007A0FDF77FFC0FA0FDF77CFC00BF10BD1B5B303B33326D00494E464F203A2000FA +:2050A000232323232323203D3D3D3D3D204A4F494E4544203D3D3D3D202323232323230DE1 +:2050C0000A0D0A001B5B306D0000000010B500BF06A0FDF757FC07A0FDF754FC07A0FDF7A5 +:2050E00051FC11A0FDF74EFC00BF10BD1B5B303B33326D00494E464F203A20002323232303 +:205100002323203D3D3D3D3D204E4557204C494E4B20414452203D3D3D3D202323232323C6 +:20512000230D0A0D0A0000001B5B306D0000000010B500BF06A0FDF725FC07A0FDF722FC13 +:2051400007A0FDF71FFC10A0FDF71CFC00BF10BD1B5B303B33326D00494E464F203A2000F8 +:20516000232323232323203D3D3D3D3D204E4F204556454E54203D3D3D3D202323232323CA +:20518000230D0A0D0A0000001B5B306D0000000010B5044600BF0CA0FDF7F4FB0CA0FDF7AE +:2051A000F1FB21460CA0FDF7EDFB18A0FDF7EAFB00BFFEF7E1FF10B1FDF7DCFA02E0012061 +:2051C000FEF7F4FF10BD00001B5B303B33326D00494E464F203A2000232323232323203D92 +:2051E0003D3D3D3D204C5231313130204D4F44454D20524553455420256C75203D3D3D3DCB +:20520000202323232323230D0A0D0A001B5B306D000000002DE9FC4107460C4615461E46AA +:2052200006208DF804002F208DF805008DF806402B46032201A938460096FFF7F1FDBDE83E +:20524000FC812DE9FC4106460C461546002706208DF804001C208DF805008DF80640032CEF +:2052600000D110272B46032201A930460097FFF7D7FDBDE8FC813EB505460C4606208DF8B2 +:2052800004000C208DF80500200E8DF80600200C8DF80700200A8DF80800E0B28DF809000C +:2052A00000200346062201A900902846FFF7B8FD3EBD7CB505460C4606208DF80400392039 +:2052C0008DF805008DF8064000200346032201A900902846FFF7A4FD7CBD30B587B005460C +:2052E0000C4606208DF8080014208DF80900002005E0225C811C02AB5A54411CC8B210285D +:20530000F7DB00200346122202A900902846FFF787FD07B030BD7CB505460C4606208DF8DE +:20532000040016208DF805008DF8064000200346032201A900902846FFF772FD7CBD00000A +:2053400010B5044600BF07A0FDF71CFB07A0FDF719FB214607A0FDF715FB13A0FDF712FB58 +:2053600000BF10BD1B5B303B33326D00494E464F203A2000232323232323203D3D3D3D3D25 +:20538000204D4F44454D2053455420434F4E462025303258203D3D3D3D2023232323232324 +:2053A0000D0A0D0A000000001B5B306D000000007FB505460C4606208DF8040013208DF874 +:2053C0000500002005E0225C811C01AB5A54411CC8B20828F7DB002003460A2201A90090A6 +:2053E0002846FFF71DFD04B070BD30B587B005460C4606208DF8040022208DF805000020FA +:2054000005E0225C811C01AB5A54411CC8B2A18A8142F6DC00200090A08A801C82B20023CE +:2054200001A92846FFF7FCFC07B030BD7CB506460C46154606208DF8040020208DF805001F +:20544000284664F39F10C0B28DF8060000200346032201A900903046FFF7E2FC7CBD7FB55C +:2054600005460C4606208DF8040011208DF80500002005E0225C811C01AB5A54411CC8B2D4 +:205480000828F7DB002003460A2201A900902846FFF7C6FC04B070BD7CB505460C46062040 +:2054A0008DF8040019208DF805008DF8064000200346032201A900902846FFF7B1FC7CBDC3 +:2054C0007CB505460C4606208DF8040036208DF805008DF8064000200346032201A90090DC +:2054E0002846FFF79DFC7CBD7CB505460C4606208DF8040007208DF80500E0B28DF806002B +:2055000000200346032201A900902846FFF788FC7CBD000010B500BF0BA0FDF733FA0CA0A6 +:20552000FDF730FA0C4801680068401C0A4B18600AA0FDF727FA15A0FDF724FA00BF012099 +:20554000144981F8820010BD1B5B303B33326D00494E464F203A2000180000202323232309 +:205560002323203D3D3D3D3D2053545245414D20444F4E45206E62202564203D3D3D3D2095 +:205580002323232323230D0A0D0A00001B5B306D00000000F00600207CB506460C461546B8 +:2055A00006208DF804002E208DF805008DF806408DF8075000200346042201A9009030467E +:2055C000FFF72EFC7CBDFEB506460D4614460020019006208DF8080030208DF809008DF8FF +:2055E0000A50042001AB032202A900903046FFF70FFB07469DF805009DF8041000EB01200F +:2056000020809DF807009DF8061000EB012060803846FEBD2DE9FC4106460C46154644EA04 +:20562000850701208DF8040016208DF805008DF8067000200346032201A900903046FFF745 +:20564000EFFBBDE8FC817FB505460C4601208DF8040012208DF8050020788DF8060060780C +:205660008DF80700A0788DF80800E0788DF8090020798DF80A0060798DF80B00A0798DF8E4 +:205680000C00E0798DF80D00002003460A2201A900902846FFF7C4FB04B070BD7CB50546C4 +:2056A0000C4601208DF8040010208DF805008DF8064000200346032201A900902846FFF73D +:2056C000AFFB7CBDFEB506460D46144601208DF8040017208DF805008DF80650200C8DF844 +:2056E0000700200A8DF80800E0B28DF8090000200346062201A900903046FFF791FBFEBD4E +:2057000010B5044600BF19A0FDF73CF919A0FDF739F91AA0FDF736F928A0FDF733F900BF76 +:20572000012C11D100BF25A0FDF72CF925A0FDF729F900BF0123042264210220FDF76EFFD1 +:2057400001202949087110E000BF1CA0FDF71AF926A0FDF717F900BF012304226421184615 +:20576000FDF75CFF00202049087110BD1B5B303B33326D00494E464F203A20002323232326 +:205780002323203D3D3D3D3D204150504C49434154494F4E204C4159455220434C4F434BF5 +:2057A0002053594E43204556454E54203D3D3D3D202323232323230D0A0D0A001B5B306DA3 +:2057C00000000000434C4F434B2053594E432053544154452053594E4348524F4E495A45E3 +:2057E000440D0A0D0A000000F0060020434C4F434B2053594E4320535441544520444553BB +:20580000594E4348524F4E495A45440D0A0D0A007CB505460C4603208DF8040004208DF8EA +:2058200005008DF8064000200346032201A900902846FFF7F5FA7CBD2DE9FF4F85B00D4658 +:2058400014461E46DDE915ABDDE91289149F14A207CACDE9031202908DF80A5020128DF876 +:205860000B00E0B28DF80C008DF80D608DF80E808DF80F9038128DF81000F8B28DF81100B2 +:205880008DF812A08DF813B0002003460C2202A900900598FFF7C4FA09B0BDE8F08F000089 +:2058A0000330000000000000000000002DE9F04105460E4617461C46092096FBF0F02070E6 +:2058C00020783A462946FDF7D8FDBDE8F0812DE9F04105460E4617461C46162096FBF0F016 +:2058E000207020783A462946FDF77EFDBDE8F08170B586B005460C4600200190029003903E +:20590000049003208DF8140008208DF81500102001AB022205A900902846FFF779F9064615 +:205920009DF8040000069DF8051000EB01409DF8061000EB01209DF80710084420609DF82E +:20594000080000069DF8091000EB01409DF80A1000EB01209DF80B10084460609DF80C0047 +:2059600000069DF80D1000EB01409DF80E1000EB01209DF80F100844A0609DF810000006D9 +:205980009DF8111000EB01409DF8121000EB01209DF813100844E060304606B070BD1CB5F4 +:2059A000044603208DF8040007208DF8050000200346022201A900902046FFF731FA1CBD19 +:2059C00070B505460C46224629460548F1F73EFD0448A0F844450320024981F8580570BDE0 +:2059E00064230020401F002010B50346002004E00C181C5D1454441CE0B20628F8DB10BDAA +:205A00002DED068B9EB0002400200C900D90F3A103C9CDE90A010020069007900890099071 +:205A2000FCF790FDFCF7B8FD0123022264210320FDF7F4FD00BFEBA0FCF7A4FFEBA0FCF70B +:205A4000A1FF00BF00BFEAA0FCF79CFFEAA0FCF799FFEB48FCF796FFE2A0FCF793FF00BF7A +:205A600001231A461946E7A0FCF78CFFEC480E90EC480F90EC481090EC481190EC48139019 +:205A8000EC481590EC481690EC481890EC481990EC481790EC481A90EC481B90EC481C9022 +:205AA000EC481D900EA9EC48FEF7CEFA68B100BFEAA0FCF767FFEBA0FCF764FFEBA0FCF743 +:205AC00061FFC8A0FCF75EFF00BFF549E248FEF7E8FE00BFC6A0FCF755FFC7A0FCF752FF95 +:205AE000F0A0FCF74FFFBFA0FCF74CFF00BFEC483838B0F84410F8A0FCF744FFE84838386B +:205B0000016CFBA0FCF73EFFE5483838816BFEA0FCF738FF04F00EF8012800D110E00CA963 +:205B2000CD48FEF7CFFD04460AA9CB48FEF761FE0446012306AA0AA90CA802F08DF91EE030 +:205B4000D748383890F8850028B104F0BBF9012801D002F0F7F9D2493839D1E90201CDE94D +:205B60000C01CF493839D1E90401CDE90A01CC4B383B18330FCBCDE90823CDE90601FDF7CE +:205B80004BFF68B100BFB5A0FCF7FCFEB5A0FCF7F9FEE3A0FCF7F6FE92A0FCF7F3FE00BF23 +:205BA000FCF70CF868B100BFACA0FCF7EBFEADA0FCF7E8FEE6A0FCF7E5FE8AA0FCF7E2FE6F +:205BC00000BF0CA9A448FFF7F3FB04460AA9A248FFF745FC0446A048FEF70AFBB0490839FD +:205BE0009D48FEF727FEAE4910399B48FEF749FD0020AB4938390871012081F8800081F8B7 +:205C00008200FCF76EFCA6493839C8800846C08840F6C411884212DA00BF90A0FCF7B2FE14 +:205C200090A0FCF7AFFED648FCF7ACFE6DA0FCF7A9FE00BF01209A49383981F88300984921 +:205C40003839896F01EB4100FCF7B8FCCD49CE4801F066FA1921CC4801F012FBCB49CC4816 +:205C600001F05EFA1921CA4801F00AFB47F2305001F050F88A493839896F01EB4100FCF74B +:205C8000A5FDFCF7ADFD93E37348006B10B17248FEF762FBBF480078072876D2DFE800F0AF +:205CA00004269C9B429A990000BF51A0FCF76AFE51A0FCF767FEB8A0FCF764FE49A0FCF731 +:205CC00061FE00BF7648383890F83600012804D16148FEF78DFA044604E006A95E48FFF71E +:205CE000FCFA04460120AB49087060E36C48383806AA0AA9036B0CA800F014FE68483838C9 +:205D000090F8830010B9FDF723FC07E000BF35A0FCF738FEACA0FCF735FE00BF03209D49BE +:205D2000087044E35E48383890F8820001280BD1FDF7CCFB5A49383991F8801000EB41008B +:205D40005749383981F88000FDF7DCFB00283FD0FCF734FD5248383890F88100012815D1F1 +:205D600005A93D48FEF756FC9DF8140048B300BF1CA0FCF707FE9C48FCF704FE00BF9B4A15 +:205D800000213548FFF75DFA1BE00CE305A93248FEF740FC4248383890F837009DF8141063 +:205DA00088420ED03E48383890F8371090A0FCF7E9FD3B48383890F837108C4A2648FFF771 +:205DC00040FA0120FDF76CFC6F4801F06FFA19E138E2C6E2B9E298E282E200000016C001EF +:205DE000FFFE00011B5B306D000000000D0A00001B5B303B33326D00494E464F203A200022 +:205E0000ACB201084150502056455253494F4E203A2025642E25642E25640D0A0D0A000055 +:205E200091510108593E010871500108614F01081542010841530108C14F0108014B0108E9 +:205E4000C159010815550108015701081D3E0108CD50010831510108882600201B5B303B87 +:205E600033316D004552524F523A2000232323232323203D3D3D3D3D204C523131313020A9 +:205E8000424F41524420494E4954204641494C203D3D3D3D202323232323230D0A0D0A00D6 +:205EA00028070020232323232323203D3D3D3D3D204C5231313130204D4F44454D205645A2 +:205EC0005253494F4E203D3D3D3D202323232323230D0A0D0A0000004C4F524157414E20CF +:205EE000202020203A2025233034580D0A0000004649524D57415245202020203A2025232E +:205F00003032580D0A000000424F4F544C4F4144455220203A2025233032580D0A00000012 +:205F2000232323232323203D3D3D3D3D204C4F524157414E20494E4954204552524F5220EC +:205F40003D3D3D3D202323232323230D0A0D0A00232323232323203D3D3D3D3D20474E5302 +:205F60005320494E4954204552524F52203D3D3D3D202323232323230D0A0D0A000000009C +:205F800060B20108916701089C05002079670108B405002020000020232323232323203DF3 +:205FA0003D3D3D3D204C5231313130204D4F44454D20494E4954203D3D3D3D2023232323C6 +:205FC00023230D0A0D0A0000545241434B455220494E20414952504C414E45204D4F4445D9 +:205FE0000D0A0D0A00000000F0B20108040000205365742041445220746F2025640A0D0AB4 +:206000000D0000000120FEF70AF80120FCF770FB0020E84981F88100C1F88402084690F87C +:206020006400012817D100BFAFF23C20FCF7AAFCAFF23C20FCF7A6FCDFA0FCF7A3FCAFF252 +:206040005C20FCF79FFC00BFE1480090D94864300FC804F091F8D74890F8840048B1D54874 +:2060600090F8840001285FD1D24890F8980406285ADAD04890F8480001285ED100BFAFF27B +:206080009020FCF77FFCAFF29020FCF77BFCD1A0FCF778FCAFF2B420FCF774FC00BF00F0C8 +:2060A000A7FFC4480079012835D1D048FDF7A8FFC0490860084690F85C0000F0010088B106 +:2060C00001F5227000F20511821C0123CDE90132CDE90310B748806D0090B64848300FC8F3 +:2060E00003F0E4FFB34890F85C0000F00200022823D1BF4800F20511821C0223CDE9013220 +:20610000CDE90310AB48806D0090AA4848300FC803F0CCFF11E000BFAFF23830FCF732FC6D +:20612000B4A0FCF72FFC08E000BFAFF24830FCF729FCBDA0FCF726FC00BF0020FCF7D8FAFF +:2061400000BFAFF25430FCF71DFCAFF25430FCF719FCC4A0FCF716FCAFF27830FCF712FC6F +:2061600000BFFAF7D3FBFAF79FFB9249A1F8D809FAF7A6FB8F49A1F8DA09FAF7ADFB8D496C +:20618000A1F8DC09B1F9DC09F1F7FCF941EC180B8849B1F9DA09F1F7F5F941EC190B854972 +:2061A000B1F9D809F1F7EEF941EC1A0B8DED028B8DED009B53EC1A2BB1A0FCF7E3FB7D48AC +:2061C00090F88010BDA0FCF7DDFBFAF791FB7949A1F8DE090846B0F9DE09642190FBF1F5EC +:2061E0002946BBA0FCF7CEFB00F05AFC08B1012000E000206F4981F8E009084690F8E01910 +:20620000B9A0FCF7BFFBBF497848FEF715FA6948D0F8E419BCA0FCF7B5FBFCF762F965493B +:20622000C8800846C188BEA0FCF7ACFB614890F8850008B104F084F9FBF7B6F80220BE49DE +:2062400008704CE05B4890F88200012844D10020FDF7E5FE5748C06F5649896FB0FBF1F0C7 +:206260005449D1F88412884215D800BFAFF28040FCF788FBAFF28040FCF784FBAFA0FCF7C0 +:2062800081FBAFF2A040FCF77DFB00BF0120494981F881001CE04748C06F4649896FB0FB3E +:2062A000F1F04449D1F88412401A4249896F4FF47A72B1FBF2F100FB01F52946A5A0FCF7DE +:2062C00061FB3C48D0F88402401C3A49C1F8840203209949087002E002209749087066E053 +:2062E000344890F8820060B905AAC7213F48FFF76AF9BDF81620BDF81410A3A0FCF742FB51 +:2063000000BF03208C49087051E0FCF757FA0620894908704FF47A71484200F0B3FB2549A5 +:20632000896F08444FF47A71B0FBF1F0A4490860084601682D48FEF79EFF04462246A048B2 +:206340000168A0A0FCF71EFB31E000212748FEF792FF47F2305000F0DDFC03207649087085 +:2063600025E0FBF719FC10B9FBF722FC38B1FBF7ADFAFBF7A1FA05206F49087012E01B487F +:20638000FDF708FF08B9FCF72BF9FBF7FFFB48B1FDF7D0F830B100211448FEF76CFF0420A7 +:2063A0006549087003E000206349087000BF00BF6AE40000F00600202A2A2A2057692D46DD +:2063C00069205363616E202A2A2A200A0D0A0D00880B00202A2A2A20476E737320536361A0 +:2063E0006E202A2A2A0A0D0A0D000000882600207E0A002057616974206170706C6963615E +:2064000074696F6E206C6179657220636C6F636B2073796E6368726F6E69736174696F6ECE +:206420000D0A0D0A0000000057692D4669205363616E20726573756C7420676F6F642065E0 +:206440006E6F7567682C20646F6E277420706572666F726D20474E5353207363616E0A0DA1 +:20646000000000002A2A2A2073656E736F727320636F6C6C656374202A2A2A0A0D0A0D009F +:20648000416363656C65726174696F6E205B6D675D3A20583D25342E3266206D67207C20C8 +:2064A000593D25342E3266206D67207C205A3D25342E3266206D67200D0A00004D6F7665FF +:2064C00020686973746F7279203A2025640D0A0054656D7065726174757265203A202564DF +:2064E000202A430D0A00000048616C6C20456666656374206F75707574203A2025640D0A93 +:2065000000000000D41000204368617267652076616C7565203A202564206D41680D0A00A0 +:20652000426F61726420766F6C74616765203A202564206D560D0A002000002053656E649A +:2065400020616E20616C697665206672616D650D0A00000044657669636520697320737486 +:2065600061746963206E657874206B65657020616C697665206672616D6520696E202564DA +:20658000207365630D0A000053747265616D696E67206F6E676F696E6720256420627974B6 +:2065A00065732072656D61696E696E672025642062797465732066726565200D0A00000040 +:2065C000140000206C72313131305F6D6F64656D5F7365745F616C61726D5F74696D6572DE +:2065E000203A20256420732C20726573706F6E736520636F6465203A202564200D0A0D0A3E +:206600000000000010B5044600BF37A0FCF7BAF937A0FCF7B7F900BF04F0010038B100BF59 +:2066200031A0FCF7AFF936A0FCF7ACF900BF04F00200022807D100BF2BA0FCF7A3F933A0DD +:20664000FCF7A0F900BF04F00400042807D100BF25A0FCF797F92FA0FCF794F900BF04F0EA +:206660000800082807D100BF1FA0FCF78BF92BA0FCF788F900BF04F01000102807D100BF44 +:2066800019A0FCF77FF927A0FCF77CF900BF04F02000202807D100BF13A0FCF773F924A01F +:2066A000FCF770F900BF04F04000402807D100BF0DA0FCF767F920A0FCF764F900BF04F0C9 +:2066C0008000802807D100BF07A0FCF75BF91DA0FCF758F900BF00BF03A0FCF753F91BA0F1 +:2066E000FCF750F900BF10BD1B5B306D000000004D6F64656D20737461747573203A20008F +:2067000042524F574E4F55542000000043524153482000004D555445200000004A4F494EBD +:206720004544200053555350454E44200000000055504C4F414420004A4F494E494E47205B +:206740000000000053545245414D20000D0A0D0A000000000121014A117070475400002006 +:206760000121014A11707047550000200121014A117070470601002010B50446034800F0E9 +:20678000CDFD0220FCF77BFF10BD0000B405002010B50446034800F0C1FD0120FCF76FFF70 +:2067A00010BD00009C0500200121014A117070470C01002000BF07A0FCF7E4F807A0FCF7AA +:2067C000E1F808A0FCF7DEF811A0FCF7DBF800BFFBF7D0FF1B5B303B33326D00494E464F99 +:2067E000203A2000232323232323203D3D3D3D3D205741544348444F4720524553455420C8 +:206800003D3D3D3D202323232323230D0A0D0A001B5B306D000000000121014A11707047AC +:206820000401002070B504460D461646962C13D100BF0BA0FCF7A6F80BA0FCF7A3F80CA08F +:20684000FCF7A0F817A0FCF79DF800BF324629461648FEF7C3F800E000BF00BF70BD00002F +:206860001B5B303B33326D00494E464F203A2000232323232323203D3D3D3D3D20474E5394 +:2068800053205055534820534F4C564552204D5347203D3D3D3D202323232323230D0A0D19 +:2068A0000A0000001B5B306D000000008826002010B50F20FBF7B2FB1820FBF7AFFB10BDB9 +:2068C00010B501210F20FBF7BBFC01211820FBF7B7FC10BD2DE9F04105460E4600270024FC +:2068E00013E01FB10CA0FCF74DF80027295D0BA0FCF748F8601CC11700EB11710911A0EB00 +:20690000011101B90127601CC4B2B442E9DB02A0FCF738F8BDE8F0810D0A00002530325806 +:20692000200000002DE9F04104460D4616469846217820A0FCF726F8012704E0E15D22A0A3 +:20694000FCF720F87F1C082FF8DB21A0FCF71AF8297820A0FCF716F8012704E0E95D1AA053 +:20696000FCF710F87F1C082FF8DB19A0FCF70AF81D4890F8360038B100BF1CA0FCF702F855 +:206980001CA0FBF7FFFF0FE0317825A0FBF7FAFF012704E0F15D0CA0FBF7F4FF7F1C102F3E +:2069A000F8DB0BA0FBF7EEFF414622A0FBF7EAFFBDE8F0814465764575692020202020203E +:2069C0003A202530325800002D253032580000000D0A000041707045756920202020202057 +:2069E0003A20253032580000F00600201B5B306D000000004170704B65792020202020202B +:206A00003A2053656D74656368206A6F696E2073657276657220757365640D0A00000000E4 +:206A20004170704B65792020202020203A2025303258000050696E202020202020202020CC +:206A40003A20253038580D0A0D0A00007047000001490860704700000801002007480068C9 +:206A60000749484343F239010844044908606FF00041B0FBF1F201FB1200704710010020A7 +:206A80006D4EC64110B503460C46FFF7E7FFE11A491C90FBF1F201FB1200184410BD0000F3 +:206AA00010B50349B1F90000FBF7CCFAC0B210BDD80000202DE9F84304460E4600BF00BFBF +:206AC0002D4800680090002221462C48F4F744FE002231462948F4F765FE27480068009957 +:206AE0008842EDD1E07840F2B55110FB01F0C01C8508E078C11700EB91718910A0EB810156 +:206B000009B91F4900E01F4989466178491E01EB4102C2EB8111481C00EBD0714A106178C3 +:206B2000491E490029FA01F101F00301511A0D44A078401E054414484543B0787178C1EB7F +:206B4000011100EB81003178C1EB4112C2EB012100EB011005440021890241EA9551AB0291 +:206B600040F2FF327068101A1F1841F1000841463846BDE8F88300002828004060270020E3 +:206B800050554400A0AA99008051010010B500210F20FBF785FB10BD10B501211820FBF7F2 +:206BA0007FFB10BD10B500211820FBF779FB10BD10B501210F20FBF773FB10BD10B50446EB +:206BC0000220F9F739F910BD10B504460220F9F761F910BD70B505460C460549606808601C +:206BE0000448C56100F010F82068F8F761F870BD980000203406002010B5044600210820C4 +:206C0000F9F72CF910BD0000024901600249016170470000A5EB0008E1EB00082DE9F041CF +:206C200005460C4616461F460020F1F7C9FB13480068A0F8095011480068C47222463146A0 +:206C40000E4800680C30F0F701FC0D48002102690846904748F2E800FFF7B6FF07480068CC +:206C60008078C21C0548016807F10800F0F7EEFB0120F1F7A5FBBDE8F0810000F8040020DD +:206C8000340600200EB51A48F6F717FC00BB19480078E8B102A91648F6F720FC1648C069AF +:206CA00068B10298019001208DF800001248C169684688479DF800000E49087002E0012082 +:206CC0000C4908700B48007818B10298F7F72CFF03E007480299F6F7CEFB0548F6F7EDFBFB +:206CE00028B90448007810B10148FFF785FF0EBDEC040020FC0400203406002010B5002130 +:206D00000320FBF7CDFA10BD10B501210320FBF7C7FA10BD10B5044600BF78A0FBF732FE38 +:206D200078A0FBF72FFE79A0FBF72CFE83A0FBF729FE00BF0020FDF772F9F7F711F9F1F78D +:206D40005DFBF5F7F1FF7F48007848B9F1F77AF801207C49087000207B4981F8880006E03C +:206D60000120F1F74BF90120774981F88800002076490870744981F8860081F8870081F858 +:206D80008A00D4B17249734800F0CAF92146714800F076FA6F4800F089FA6F496F4800F0B2 +:206DA000BFF96F496D4800F06BFA6749896F6C4A8818FBF70BFDFBF713FDFFF7A5FFFFF7CF +:206DC000E5FE21E04FF0FF30F8F786FFE4B15E4890F88600012817D16048007A30B95D48E3 +:206DE00000F09CFA5D4800F061FA0DE0564890F88A00012808D10020534981F88A00574820 +:206E000000F020FAFBF7DAFC4F4890F8870040B94D4890F886000128D4D04C48007800285D +:206E2000D0D0FFF76BFF05E0F1F7E2F84FF0FF30F8F752FF444890F888000128F4D0012053 +:206E4000FCF71DFC404890F88900012805D100203D4981F8890003F0CDF93B4890F8E80931 +:206E6000012813D100BF25A0FBF78CFD25A0FBF789FD3CA0FBF786FD30A0FBF783FD00BF77 +:206E80000020314981F8E80902F03EFE314800F045FA324800F042FAF1F72CFB00BF17A0ED +:206EA000FBF770FD17A0FBF76DFD3AA0FBF76AFD22A0FBF767FD00BF234890F83400012806 +:206EC0000FD100BF0DA0FBF75DFD0EA0FBF75AFD3CA0FBF757FD19A0FBF754FD00BFFBF754 +:206EE00049FC1949896F01EB4100FBF76FFCFBF777FC0120FDF793F810BD00001B5B303BB6 +:206F000033326D00494E464F203A2000232323232323203D3D3D3D3D2053544152542042C6 +:206F20004C4520544852454144203D3D3D3D202323232323230D0A0D0A0000001B5B306DA1 +:206F40000000000056000020F00600205400002055670108CC05002061670108E4050020A1 +:206F6000C0D40100232323232323203D3D3D3D3D20464C55534820494E5445524E414C201A +:206F80004C4F47203D3D3D3D202323232323230D0A0D0A00232323232323203D3D3D3D3DB8 +:206FA000204C4541564520424C4520544852454144203D3D3D3D202323232323230D0A0D4F +:206FC0000A000000232323232323203D3D3D3D3D20524553455420545241434B4552203D58 +:206FE0003D3D3D202323232323230D0A0D0A000000B52DED048B85B003A93348FDF700FD0F +:207000009DED030A3148D0ED140A30EE600A10EE101A0846F0F7EDFA41EC190BB0EE490A77 +:20702000F0EE690AF8F7B3FFB0EE408AF0EE608A51EC180BF0F7F0FA02909DED040A234868 +:20704000D0ED150A30EE600A10EE101A0846F0F7D0FA41EC190BB0EE490AF0EE690AF8F723 +:2070600096FFB0EE408AF0EE608A51EC180BF0F7D3FA01909DED020ADFED150AB4EEE00A99 +:20708000F1EE10FA08DC9DED010ADFED110AB4EEE00AF1EE10FA12DD00BF0EA0FBF772FC76 +:2070A0000EA0FBF76FFC00BF9DED030A074880ED140A9DED040A80ED150A03F09BF805B036 +:2070C000BDEC048B00BD000088260020F00600208FC2F53C1B5B306D000000004E657720F8 +:2070E000617373697374616E636520706F736974696F6E2073746F7265640D0A0000000005 +:2071000002460648016804E0914201D10120704749690029F8D10020F9E7000088020020C1 +:2071200000220260426002724272C160026142617047000070B50446054805680DB100201C +:207140006872656102480460006800F084F870BD8802002010B50B4B19681B685A6909E06B +:2071600003681468A34202D91146526902E04861426110BD4B69002BF2D14861436100BFAD +:20718000F7E70000880200202DE9F041FBF732FC0746FBF7A1FC8046A8EB070628480068E6 +:2071A00080B1274804680AE065692868B04203D92868801B286001E00020286064696069DB +:2071C0000028F1D11E48006880B11D480468006840691B4908600020207200BFE06808B99E +:2071E00000BFFEE7D4E90310884700BF10E01448046800684069124908600020207200BF90 +:20720000E06808B900BFFEE7D4E90310884700BF0B48006830B1FBF7F3FB094909680968B3 +:207220008842E4D80648006838B105480068407A18B90348006800F00EF8BDE8F08100002A +:207240008802002010B50446204600F067F8204600F02CF810BD70B50446FBF7B7FB05461B +:2072600001206072FBF7CCFB28442168884203D9FBF7C6FB284420602068FBF73BFC70BD4A +:207280002DE9F04104460E4600273046FBF718FC0546204600F042F8FBF798FB0746BD42BA +:2072A00000D23D4625606560BDE8F08138B5044600256846FBF7ECF81CB12046FFF720FFF1 +:2072C00018B16846FBF7EAF838BD6068206001202072002060721048006828B9FBF7FCFBF7 +:2072E0002046FFF727FF12E0FBF78AFB05462068284420600849206809680968884203D28A +:207300002046FFF717FF02E02046FFF723FF6846FBF7C4F800BFD7E788020020F8B5054620 +:207320006846FBF7B5F8284806680468006800B11DB96846FBF7B2F8F8BD002028722248A4 +:207340000068A8422AD120480068407A012817D100201D49096848721B480068406948B127 +:207360001948006840691849086008460068FFF772FF23E0FBF77EFC0020134908601DE065 +:2073800011480068406928B10F48006840690E49086013E000200C4908600FE00BE0AC42EB +:2073A00007D1606910B16469746101E00024746103E026466469002CF1D100BF6846FBF786 +:2073C0006DF800BFB8E700008802002010B500240D48B0F8EA09002810DD0B48D0F8F4093A +:2073E0000949D1F8EC19401A012101EB1030C4B20549D1F8EC092146FAF79CFA01210348E8 +:20740000FAF798FA10BD0000F006002000900C0807B5ADF5647D002063906290619060903D +:207420005F9001205E9000205A90FE48D0F8EC095990002058904C900B900021E6980180B9 +:2074400088E0022264A95998FAF70AFB9DF890015F909DF891115F9800EB012080B25F903C +:207460005F98801E024664A90A905998801CFAF7F7FA6398411C89B2639164A9085C62902F +:2074800063980E3080B263904C98801C4C9056E000200A906398411C89B2639164A9085C4A +:2074A00060906398411C89B2639164A9085C0A906098012807D0022804D0032804D0042829 +:2074C00031D10AE000BF00BF4C98401C4C900A996398084480B263902BE06398411C89B279 +:2074E000639164A9085C59906398411C89B2639164A9095C599800EB012059906398411C07 +:2075000089B2639164A9095C599800EB014059906398411C89B2639164A9095C599800EBEF +:207520000160599005E00A996398084480B2639000BF00BF6198401CC0B2619000BF62991D +:2075400061988842A4DB5E98401C80B25E90002061906390E4995E9888427FF772AF6398A4 +:20756000411C89B2639164A9085C62906398411C89B2639164A9085CE4906398411C89B21D +:20758000639164A9095CE49800EB012080B2E4906398411C89B2639164A9085C589063987C +:2075A000411C89B2639164A9085C589901EB002058906398411C89B2639164A9085C589900 +:2075C00001EB004058906398411C89B2639164A9085C589901EB0060589058A8EFF7ECFEAA +:2075E0002C2201460A904DA8EFF730FF6398411C89B2639164A9085C5D906398411C89B2DA +:20760000639164A9095C5D9800EB012000B25D906398411C89B2639164A9085C5C90639885 +:20762000411C89B2639164A9095C5C9800EB012000B25C906398411C89B2639164A9085CB6 +:207640005B906398411C89B2639164A9095C5B9800EB012000B25B90509B4E9A4D994F980A +:20766000CDE90130CDE903215198401C0090529800F26C700A90E698008840F6B831081ADB +:20768000099069A201460CA80A9BF8F731FCC0B20B90E6980188E59808440A900CA90B9AB9 +:2076A000EFF7D4FEE6990B980880042000904C98411C4C910A90E698008840F6B831081AB5 +:2076C000099060A201460CA80A9BF8F711FCC0B20B90E6980188E59808440A900CA90B9AA2 +:2076E000EFF7B4FEE69801880B98084481B2E69801805B9A5C98CDE90002E698008840F6ED +:20770000B831081A0A9052A201460CA85D9BF8F7EFFBC0B20B90E6980188E59808440A908D +:207720000CA90B9AEFF792FEE69801880B98084481B2E69801806398411C89B2639164A9BD +:20774000085C5A906398411C89B2639164A9095C5A9800EB012000B25A90509B4D9A4E998F +:207760004F98CDE90130CDE903125198401C0090529800F26C700A90E698008840F6B83124 +:20778000081A099028A201460CA80A9BF8F7B0FBC0B20B90E6980188E59808440A900CA9FE +:2077A0000B9AEFF753FEE69801880B98084481B2E6980180052000904C98411C4C910A9058 +:2077C000E698008840F6B831081A09901DA201460CA80A9BF8F78CFBC0B20B90E6980188E0 +:2077E000E59808440A900CA90B9AEFF72FFEE69801880B98084481B2E69801809DED5A0AA3 +:20780000F8EEC00A9FED151A80EE810A8DED070A0798EFF7EEFECDE90801CDE90001E69814 +:2078200000881DE0F00600205B25642D25642D25642025643A25643A25642E3030305D20F3 +:20784000000000005B2564202D2025645D20000025642C25642C25640D0A00000000C842BD +:2078600040F6B831081AFEA2014607900CA8F8F73FFBC0B20B90E6980188E59808440A90F5 +:207880000CA90B9AEFF7E2FDE69801880B98084481B2E6980180BEE200200A9009906398B3 +:2078A000411C89B2639164A9085C60906398411C89B2639164A9085C0A906098012879D0DF +:2078C000022804D0032876D0042875D16BE2509B4E9A4D994F98CDE90130CDE90321519830 +:2078E000401C0090529800F26C700890E698008840F6B831081A0790AFF2D40201460CA8FC +:20790000089BF8F7F5FAC0B20B90E6980188E598084408900CA90B9AEFF798FDE698018895 +:207920000B98084481B2E6980180609900914C98411C4C910890E698008840F6B831081A9F +:207940000790AFF2001201460CA8089BF8F7D0FAC0B20B90E6980188E598084408900CA95C +:207960000B9AEFF773FDE69801880B98084481B2E6980180E698008840F6B831081ABAA241 +:20798000014608900CA8F8F7B3FAC0B20B90E6980188E598084408900CA90B9AEFF756FDB0 +:2079A000E69801880B98084481B2E6980180002008902BE04CE009E11BE26398411C89B236 +:2079C000639164A9085C0790E698008840F6B831081A0690A5A201460CA8079BF8F788FA79 +:2079E000C0B20B90E6980188E598084407900CA90B9AEFF72BFDE69801880B98084481B282 +:207A0000E69801800898401CC0B208900A9908988842D2DBE698008840F6B831081A95A229 +:207A2000014608900CA8F8F763FAC0B20B90E6980188E598084408900CA90B9AEFF706FDAF +:207A4000E69801880B98084481B2E6980180DCE1509B4E9A4D994F98CDE90130CDE90321E0 +:207A60005198401C0090529800F26C700890E698018840F6B830401A0790AFF2542201466D +:207A80000CA8089BF8F734FAC0B20B90E6980188E598084408900CA90B9AEFF7D7FCE6986C +:207AA00001880B98084481B2E6980180609900914C98411C4C910890E698008840F6B831B7 +:207AC000081A0790AFF2842201460CA8089BF8F70FFAC0B20B90E6980188E598084408909B +:207AE0000CA90B9AEFF7B2FCE69801880B98084481B2E6980180E698008840F6B831081A29 +:207B000059A2014608900CA8F8F7F2F9C0B20B90E6980188E598084408900CA90B9AEFF748 +:207B200095FCE69801880B98084481B2E69801800020089028E06398411C89B2639164A938 +:207B4000085C0790E698018840F6B830401A069046A201460CA8079BF8F7CAF9C0B20B90D1 +:207B6000E6980188E598084407900CA90B9AEFF76DFCE69801880B98084481B2E6980180CD +:207B80000898401CC0B208900A9908988842D2DBE698008840F6B831081A36A20146089027 +:207BA0000CA8F8F7A5F9C0B20B90E6980188E598084408900CA90B9AEFF748FCE698018884 +:207BC0000B98084481B2E69801801EE100200890DDE0509B4E9A4D994F98CDE90130CDE9D3 +:207BE00003215198401C0090529800F26C700790E698008840F6B831081A0690AFF2D832B5 +:207C000001460CA8079BF8F773F9C0B20B90E6980188E598084407900CA90B9AEFF716FCA6 +:207C2000E69801880B98084481B2E698018060980090E698008840F6B831081A0790AFF215 +:207C4000FC3201460CA84C9BF8F752F9C0B20B90E6980188E598084407900CA90B9A0FE01D +:207C600025322E32660D0A003031000025303258000000002C302C302C300D0A0000000065 +:207C8000EFF7E4FBE69801880B98084481B2E69801806398411C89B2639164A9085C40B20D +:207CA00009900020079028E06398411C89B2639164A9085C0690E698018840F6B830401A5F +:207CC000059059A201460CA8069BF8F711F9C0B20B90E6980188E598084406900CA90B9AB2 +:207CE000EFF7B4FBE69801880B98084481B2E69801800798401CC0B2079007980528D3DB49 +:207D00006398411C89B2639164A9085C0790E698018840F6B830401A069045A201460CA8DD +:207D2000079BF8F7E5F8C0B20B90E6980188E598084407900CA90B9AEFF788FBE698018897 +:207D40000B98084481B2E6980180E698008840F6B831081A079038A201460CA8099BF8F7BC +:207D6000C7F8C0B20B90E6980188E598084407900CA90B9AEFF76AFBE69801880B98084435 +:207D800081B2E69801800898401CC0B2089007210A9890FBF1F1089881423FF71AAF4C982E +:207DA000401C4C9031E06398411C89B2639164A9085C59906398411C89B2639164A9095CA0 +:207DC000599800EB012059906398411C89B2639164A9095C599800EB014059906398411C66 +:207DE00089B2639164A9095C599800EB016059900BE06098012807DA6098042804DD0A9927 +:207E00006398084480B2639000BF00BF6198401CC0B2619000BF629961988842FFF63CAD65 +:207E20000DF5677D00BD0000253032583A000000253032582C0000004348414E4E454C5F23 +:207E4000312C545950455F422C25642C302C302C302C300D0A0000002DE9F04104460D46C2 +:207E600016461F460120334948710846216881606168C1602968016169684161102231463A +:207E80001830EFF7E3FA03202A4981F83500012081F83600022081F83700012081F848000F +:207EA0000321244880F84D100320224981F85C000121204880F84910002180F84B109FED1F +:207EC0001E0A80ED140A9FED1D0A80ED150A00201849086681F88400012081F8640043F68D +:207EE000FF711448A0F86610012180F86810022180F86910052180F86A100A2180F86B104C +:207F00006E21C166042180F870100120094981F874004EF6602088670948C867012081F861 +:207F20008300002081F88500012F01D102F062F9BDE8F081F0060020FED43442F4FDB840F4 +:207F400080EE360010B5134890F8E909FF281CD100201049A1F8EA09F9F73CFD0D49C1F892 +:207F6000EC090846D0F8EC09C1F8F4090A48C1F8F0090846D0F8F009D1F8F419401A0549BA +:207F8000C1F8F80902F034FC01E0002010BD0120FCE70000F0060020FF8F0C082DE9F04F26 +:207FA000ADF2344D07460C460020CDF83004CDF82C0400260125CDF82804CDF82404CDF805 +:207FC0002004CDF81C043146761C785CCDF83004002020700120FE4981F88A00DDF830049E +:207FE000002841F36C8501F064BD3046711CCEB2385CCDF828043046711CCEB2385CCDF83E +:208000002404DDF82804462881F04785DFE810F0450D4600140247027702AC02C402EB02F4 +:208020000203410357039203A8035804B504FA0410055605450D450D6C05A7056A06A906FA +:20804000BF061507330779078F07D507EB07130829086F088508E608050944095A09CB0951 +:20806000F109670A2D0D400DEB05BD05450D450D450DEB0063008600A4008D0AC90A330B46 +:208080007C0BCE01DF0A1D0B920BD10BE70B280C3E0C5A0CA30CB90C5F02CB002078401C96 +:2080A000207001222846691CCDB2225403222846691CCDB2225401222846691CCDB222540D +:2080C0002846691CCDB222542846691CCDB22254F6B201F0E7BC2078401C2070322228464E +:2080E000691CCDB2225404222846691CCDB2225402222846691CCDB2225453222846691C84 +:20810000CDB2225401222846691CCDB2225400222846691CCDB22254F6B2DAE72078401CF8 +:20812000207033222846691CCDB2225402222846691CCDB22254A648B0F84400021228460A +:20814000691CCDB22254A24890F844202846691CCDB22254F6B2BCE72078401C20703422C2 +:208160002846691CCDB2225403222846691CCDB222549748006CC0F307422846691CCDB251 +:2081800022549348B0F84000C0F307222846691CCDB222548E4890F840202846691CCDB2B2 +:2081A0002254F6B295E70DF583618A48FCF767FB2078401C207045222846691CCDB2225445 +:2081C00002222846691CCDB22254814802792846691CCDB222549DF818242846691CCDB224 +:2081E0002254F6B275E74FF000083046711CCEB2385C4FEA00293046711CCEB2385C4844A2 +:208200001FFA80F9B9F1000F12D10120704981F834000020704908707049086080217048DE +:20822000EFF72FF96B48FCF7D4FC6A48FBF776FC4FF000083FE006EB0800385C00066849FA +:20824000654A127841F8220008466349097850F8211006EB0800401C385C01EB00406049D8 +:208260005D4A127841F8220008465B49097850F8211006EB0800801C385C01EB00215848B0 +:20828000554A127840F822105349097850F8211006EB0800C01C385C084451494E4A127844 +:2082A00041F822004C480078401C4B49087008F1040000F0FF08DDF82404801E4045BADC45 +:2082C00045480078402827DB43480078403800F0FF0A4023424A414801683E48FBF768FCFE +:2082E0003E48006800F580703C4908604FF000080AE03B4908F1400051F8200041F8280006 +:2083000008F1010000F0FF08D045F2DB3248007840383149087000BF40F2A760814525D17A +:208320002D480078401EC3B22D4A2C4801682948FBF73EFC2748FBF7EDFC40F2DC50F1F7FC +:20834000BFF9234938312348FCF7ABFA204890F83C0000901E48836B026CB0F844102148AA +:20836000FAF710FB01201A4981F8340049461EA0FAF708FB2078401C207031222846691CC5 +:20838000CDB2225402222846691CCDB222544FEA29222846691CCDB222542846691CCDB2FE +:2083A00004F8009006F19200C6B292E62078401C207039222846691CCDB22254042228465D +:2083C000691CCDB222540248006B020E284617E0F006002088260020F4000020F8000020E9 +:2083E000F01000208CB301086D6F64656D5F667261676D656E745F69642025640A0D000064 +:20840000691CCDB22254FE48006BC0F307422846691CCDB22254FA48008EC0F30722284633 +:20842000691CCDB22254F64890F830202846691CCDB22254F6B24CE60120F14981F889008D +:20844000B81902688A604068C860012081F834002078401C207002222846691CCDB22254C9 +:2084600008222846691CCDB222546019E4498A680260C968416005F10800C5B2E049083147 +:20848000E048FCF795FFDF48FBF7B2FEDC493031DC48FCF7CFF906F10800C6B219E62078F1 +:2084A000401C207003222846691CCDB2225408222846691CCDB222546019D1498A680260CA +:2084C000C968416005F10800C5B2F6B201E62078401C207044222846691CCDB222540822CA +:2084E0002846691CCDB222546019C5498A6A0260C96A416005F10800C5B2F6B2E9E50120D7 +:20850000BF4981F88900B919BD480A680261496841610120BA4981F834002078401C2070FD +:2085200004222846691CCDB2225408222846691CCDB222546019B2490A690260496941607F +:2085400005F10800C5B2AE491031AE48FCF787FFAC48FBF74DFEAA493031AA48FCF76AF932 +:2085600006F10800C6B2B4E52078401C207005222846691CCDB2225408222846691CCDB2BC +:20858000225460199E490A6902604969416005F10800C5B2F6B29CE50120994981F889003A +:2085A000B919102296481830EEF750FF0120944981F834002078401C207006222846691C13 +:2085C000CDB2225410222846691CCDB2225460198B491831EEF73AFF05F11000C5B206F164 +:2085E0001000C6B275E52078401C207007222846691CCDB2225410222846691CCDB22254EA +:2086000060197F491831EEF721FF05F11000C5B2F6B25EE501207A4981F88900B85D01283F +:208620001CDCB85D08B1012000E00020744981F848002078401C207008222846691CCDB2B5 +:20864000225401222846691CCDB222546C4890F848202846691CCDB2225417E00120684944 +:2086600081F848002078401C207008222846691CCDB2225401222846691CCDB222546048F0 +:2086800090F848202846691CCDB22254701CC6B21FE52078401C207009222846691CCDB2D9 +:2086A000225401222846691CCDB22254544890F848202846691CCDB22254F6B209E501200E +:2086C0004F4981F88900B85D022818DCB95D4C4880F84D102078401C20700A222846691CAB +:2086E000CDB2225401222846691CCDB22254444890F84D202846691CCDB2225417E00321F6 +:208700003F4880F84D102078401C20700A222846691CCDB2225401222846691CCDB222545A +:20872000374890F84D202846691CCDB22254701CC6B2CEE42078401C20700B222846691C83 +:20874000CDB2225401222846691CCDB222542C4890F84D202846691CCDB22254F6B2B8E484 +:208760000120274981F889004FF000084FF000094FF0000A4FF0000B3046711CCEB2385C2D +:208780004FEA00683046711CCEB2385C08EB00483046711CCEB2385C08EB00283046711CB1 +:2087A000CEB2385C80443046711CCEB2385C4FEA00693046711CCEB2385C09EB004930465E +:2087C000711CCEB2385C09EB00293046711CCEB2385C814400EE108AB8EEC00ADFED0A0A27 +:2087E00080EE201A064880ED141A00EE109AB8EEC00ADFED050A80EE201A80ED151A05E0DC +:20880000F0060020882600208096184B00F15001FD48FCF789F92078401C20700C222846DF +:20882000691CCDB2225408222846691CCDB22254F64890ED140A5FED0C0A20EE200ABDEE8E +:20884000C00A10EE10AA4FEA1A622846691CCDB22254CAF307422846691CCDB22254CAF34E +:2088600007222846691CCDB222542846691CCDB204F800A0E54890ED150A5FED1D0A20EE8F +:20888000200ABDEEC00A10EE10BA4FEA1B622846691CCDB22254CBF307422846691CCDB25A +:2088A0002254CBF307222846691CCDB222542846691CCDB204F800B006F10800C6B208E4F2 +:2088C000002000212278521C22704FF00D0C2A466B1CDDB204F802C04FF0080C2A466B1CD7 +:2088E000DDB204F802C0C94A92ED140A5FED3A0A20EE200ABDEEC00A10EE100A4FEA106C71 +:208900002A466B1CDDB204F802C0C0F3074C2A466B1CDDB204F802C0C0F3072C2A466B1CEC +:20892000DDB204F802C02A466B1CDDB2A054B74A92ED150A5FED4C0A20EE200ABDEEC00A82 +:2089400010EE101A4FEA116C2A466B1CDDB204F802C0C1F3074C2A466B1CDDB204F802C0AA +:20896000C1F3072C2A466B1CDDB204F802C02A466B1CDDB2A154F6B214E40120A34981F82B +:208980008900B85D01281ADBB85D032817DCB85D81F85C002078401C20700E222846691C57 +:2089A000CDB2225401222846691CCDB22254974890F85C202846691CCDB222541FE0B85DD8 +:2089C000012804DA0120914981F85C0003E003208E4981F85C002078401C20700E222846EC +:2089E000691CCDB2225401222846691CCDB22254864890F85C202846691CCDB22254701CAC +:208A0000C6B2D2E42078401C20700F222846691CCDB2225401222846691CCDB222547B48BD +:208A200090F85C202846691CCDB22254F6B2BCE40120764981F88900B85D01281BDBB85DD7 +:208A4000032818DCB95D714880F849102078401C207010222846691CCDB222540122284628 +:208A6000691CCDB22254694890F849202846691CCDB222541FE0B85D012804DA012163480A +:208A800080F8491003E00321604880F849102078401C207010222846691CCDB222540122C4 +:208AA0002846691CCDB22254584890F849202846691CCDB22254701CC6B276E42078401C03 +:208AC000207011222846691CCDB2225401222846691CCDB222544D4890F849202846691C67 +:208AE000CDB22254F6B260E40120484981F88900B85D012818DCB95D444880F84B102078A2 +:208B0000401C207014222846691CCDB2225401222846691CCDB222543C4890F84B2028465B +:208B2000691CCDB2225417E00121384880F84B102078401C207014222846691CCDB22254AD +:208B400001222846691CCDB22254304890F84B202846691CCDB22254701CC6B225E4207812 +:208B6000401C207015222846691CCDB2225401222846691CCDB22254244890F84B20284612 +:208B8000691CCDB22254F6B20FE42078401C20702D222846691CCDB2225404222846691CEC +:208BA000CDB222541948006E020E2846691CCDB222541648006EC0F307422846691CCDB2BF +:208BC00022541248B0F86000C0F307222846691CCDB222540D4890F860202846691CCDB22A +:208BE0002254F6B227E43046711CCEB2385C4FEA00283046711CCEB2385C40441FFA80F8A8 +:208C00004FF0000915E0000088260020F0060020B819142202FB09010DF58160EEF716FC4B +:208C20000DF58161FE48FBF7C7FE09F1010000F0FF09B9F1030FEBDBB8F1000F15D1701CB4 +:208C4000395CB01C385C01EB0020CDF80404DDF8040400F56050F349F34A02FB0010CDF879 +:208C60000404F249DDF804040866B8F12A0F15D16420F0F725FD6946E948FBF744FD9DF869 +:208C8000020038B99DF8030020B90120E74981F8890002E00020E549086600BF2078401CCC +:208CA00020702C222846691CCDB222543E222846691CCDB222544FEA28222846691CCDB2B1 +:208CC00022542846691CCDB204F80080B91960193C22EEF7BBFB05F13C00C5B206F13E000E +:208CE000C6B20BE40120D14981F88900B85D01281CDCB85D08B1012000E00020CB4981F81E +:208D000064002078401C207016222846691CCDB2225401222846691CCDB22254C34890F8AD +:208D200064202846691CCDB2225417E00120BF4981F864002078401C207016222846691C1B +:208D4000CDB2225401222846691CCDB22254B74890F864202846691CCDB22254701CC6B21C +:208D600019E42078401C207017222846691CCDB2225401222846691CCDB22254AB4890F8CB +:208D800064202846691CCDB22254F6B22AE40121A64A82F889103146721CD6B2795C080220 +:208DA0003146721CD6B2795C014488B2B0F5804F1FDA9E49A1F866002178491C21701823B5 +:208DC00029466A1CD5B26354022329466A1CD5B263549649B1F866100B1229466A1CD5B271 +:208DE0006354924991F8663029466A1CD5B2635420E043F6FF728D49A1F866202178491CF2 +:208E00002170182329466A1CD5B26354022329466A1CD5B263548549B1F866100B12294682 +:208E20006A1CD5B26354814991F8663029466A1CD5B26354B11CCEB22AE42078401C207073 +:208E400019222846691CCDB2225402222846691CCDB222547548B0F8660002122846691C11 +:208E6000CDB22254714890F866202846691CCDB22254F6B20CE401206C4981F88900B85DC9 +:208E800001281BDBB85D022818DCB95D674880F868102078401C20701A222846691CCDB299 +:208EA000225401222846691CCDB222545F4890F868202846691CCDB222541FE0B85D012855 +:208EC00004DA0121594880F8681003E00221574880F868102078401C20701A222846691CB9 +:208EE000CDB2225401222846691CCDB222544F4890F868202846691CCDB22254701CC6B2DF +:208F000017E42078401C20701B222846691CCDB2225401222846691CCDB22254434890F88F +:208F200068202846691CCDB22254F6B217E401203E4981F88900B85D01281BDBB85D022801 +:208F400018DCB95D394880F869102078401C20701C222846691CCDB2225401222846691CD5 +:208F6000CDB22254314890F869202846691CCDB222541FE0B85D012804DA01212B4880F862 +:208F8000691003E00221294880F869102078401C20701C222846691CCDB2225401222846B5 +:208FA000691CCDB22254214890F869202846691CCDB22254701CC6B281E42078401C2070E8 +:208FC0001D222846691CCDB2225401222846691CCDB22254154890F869202846691CCDB27F +:208FE0002254F6B26BE40120104981F88900B95D0E4880F86A102078401C20701E222846F8 +:20900000691CCDB2225401222846691CCDB22254064890F86A202846691CCDB2225407E09C +:2090200088260020803DD51280510100F0060020701CC6B243E42078401C20701F22284678 +:20904000691CCDB2225401222846691CCDB22254FE4890F86A202846691CCDB22254F6B2A3 +:209060002DE40120F94981F88900B85D01281BDBB85D202818DCB95DF44880F86B10207818 +:20908000401C207020222846691CCDB2225401222846691CCDB22254EC4890F86B202846FA +:2090A000691CCDB222541FE0B85D012804DA0121E64880F86B1003E02021E44880F86B1095 +:2090C0002078401C207020222846691CCDB2225401222846691CCDB22254DC4890F86B20A0 +:2090E0002846691CCDB22254701CC6B244E42078401C207021222846691CCDB2225401228A +:209100002846691CCDB22254D04890F86B202846691CCDB22254F6B22EE400200121CB4A43 +:2091200082F889103146721CD6B2795C08023146721CD6B2795C014488B2142823DB41F262 +:20914000883188421FDCC149C8662178491C2170222329466A1CD5B26354022329466A1C38 +:20916000D5B26354B949B1F86C10C1F3072329466A1CD5B26354B54991F86C3029466A1C61 +:20918000D5B2635427E0B95D142903DA1422AF49CA6603E041F28832AC49CA662178491C09 +:2091A0002170222329466A1CD5B26354022329466A1CD5B26354A549B1F86C10C1F307235D +:2091C00029466A1CD5B26354A04991F86C3029466A1CD5B26354B11CCEB212E42078401CE4 +:2091E000207023222846691CCDB2225402222846691CCDB222549548B0F86C00C0F30722D9 +:209200002846691CCDB22254904890F86C202846691CCDB22254F6B209E401208B4981F88F +:209220008900B85D01281CDCB85D08B1012000E00020864981F874002078401C20702422FA +:209240002846691CCDB2225401222846691CCDB222547E4890F874202846691CCDB2225451 +:2092600017E00120794981F874002078401C207024222846691CCDB2225401222846691C5F +:20928000CDB22254714890F874202846691CCDB22254701CC6B210E42078401C2070252259 +:2092A0002846691CCDB2225401222846691CCDB22254664890F874202846691CCDB2225409 +:2092C000F6B2EFE300200121604A82F889103146721CD6B2795C08023146721CD6B2795C47 +:2092E000014488B20A282CDBB0F5E16F29DC4FF47A714143554A91672178491C217026239B +:2093000029466A1CD5B26354022329466A1CD5B263544E49896F4FF47A72B1FBF2F1C1F3C1 +:20932000072329466A1CD5B263544849896F4FF47A72B1FBF2F1CBB229466A1CD5B26354D9 +:209340002EE0B95D0A2903DA0A21404A916703E04FF4E1613D4A91672178491C217026236D +:2093600029466A1CD5B26354022329466A1CD5B263543649896F4FF47A72B1FBF2F1C1F379 +:20938000072329466A1CD5B263543049896F4FF47A72B1FBF2F1CBB229466A1CD5B2635491 +:2093A000B11CCEB27EE32078401C207027222846691CCDB2225402222846691CCDB222543E +:2093C0002248806F4FF47A71B0FBF1F0C0F307222846691CCDB222541C48806F4FF47A7135 +:2093E000B0FBF1F0C2B22846691CCDB22254F6B258E300200121154A82F889103146721CE9 +:20940000D6B2795C08023146721CD6B2795C014488B20A2832DBB0F5B46F2FDCC0EB001136 +:2094200089004FF47A725143084AD1672178491C2170282329466A1CD5B2635402232946B5 +:209440006A1CD5B263540149C96F01E0F00600204EF66022B1FBF2F1C1F3072329466A1CA7 +:20946000D5B26354FB49C96F4EF66022B1FBF2F1CBB229466A1CD5B263542DE0B95D0A29D7 +:2094800003DAF549F34AD16702E0F449F14AD1672178491C2170282329466A1CD5B263549D +:2094A000022329466A1CD5B26354EA49C96F4EF66022B1FBF2F1C1F3072329466A1CD5B23A +:2094C0006354E449C96F4EF66022B1FBF2F1CBB229466A1CD5B26354B11CCEB2E2E22078C2 +:2094E000401C207029222846691CCDB2225402222846691CCDB22254D648C06F4EF660212F +:20950000B0FBF1F0C0F307222846691CCDB22254D048C06F4EF66021B0FBF1F0C2B2284681 +:20952000691CCDB22254F6B2BCE2B85D012802D0B85D03281ED10120C64981F88900B85DE5 +:2095400081F83500012081F834002078401C207035222846691CCDB2225401222846691CB6 +:20956000CDB22254BB4890F835202846691CCDB2225413E02078401C207035222846691C6D +:20958000CDB2225401222846691CCDB22254B14890F835202846691CCDB22254701CC6B209 +:2095A00080E22078401C207036222846691CCDB2225401222846691CCDB22254A54890F805 +:2095C00035202846691CCDB22254F6B26AE2B85D012823DC01209F4981F88900B85D08B144 +:2095E000012000E000209B4981F83600012081F834002078401C20703A222846691CCDB297 +:20960000225401222846691CCDB22254914890F836202846691CCDB2225413E02078401C43 +:2096200020703A222846691CCDB2225401222846691CCDB22254874890F836202846691CAB +:20964000CDB22254701CC6B22CE22078401C20703B222846691CCDB2225401222846691C24 +:20966000CDB222547B4890F836202846691CCDB22254F6B216E20120764981F88900B85DD5 +:20968000012826DC084690F88300B95D88420BD00120704981F83400B85D08B1012000E035 +:2096A00000206C4981F883002078401C207037222846691CCDB2225401222846691CCDB27F +:2096C0002254644890F883202846691CCDB2225417E000205F4981F883002078401C207016 +:2096E00037222846691CCDB2225401222846691CCDB22254574890F883202846691CCDB2E2 +:209700002254701CC6B2CDE12078401C207038222846691CCDB2225401222846691CCDB2C6 +:2097200022544C4890F883202846691CCDB22254F6B2B7E10120474981F88900B85D0128DB +:209740001CDCB85D08B1012000E00020414981F884002078401C20703C222846691CCDB247 +:20976000225401222846691CCDB22254394890F884202846691CCDB2225417E0002035493E +:2097800081F884002078401C20703C222846691CCDB2225401222846691CCDB222542D4882 +:2097A00090F884202846691CCDB22254701CC6B278E12078401C20703D222846691CCDB2E3 +:2097C000225401222846691CCDB22254214890F884202846691CCDB22254F6B262E101207F +:2097E0001C4981F88900B85D032817DCB85D81F837002078401C20703E222846691CCDB2B4 +:20980000225401222846691CCDB22254114890F837202846691CCDB2225417E002200D4938 +:2098200081F837002078401C20703E222846691CCDB2225401222846691CCDB22254054854 +:2098400090F837202846691CCDB22254701CC6B228E10000F0060020C0270900005C2605A7 +:209860002078401C20703F222846691CCDB2225401222846691CCDB222549E4890F837204B +:209880002846691CCDB22254F6B20BE12078401C207040222846691CCDB2225402222846EC +:2098A000691CCDB222549348C08802122846691CCDB222548F4882792846691CCDB2225455 +:2098C000F6B2EFE001208B4981F88900B85D012826DCB85D08B1012000E00020854981F8A4 +:2098E0008500084690F8850028B100F0EBFA012801D0FEF727FB2078401C20704122284674 +:20990000691CCDB2225401222846691CCDB22254784890F885202846691CCDB2225417E0F6 +:209920000020744981F885002078401C207041222846691CCDB2225401222846691CCDB2E8 +:2099400022546C4890F885202846691CCDB22254701CC6B2A6E02078401C207042222846E8 +:20996000691CCDB2225401222846691CCDB22254604890F885202846691CCDB22254F6B2FD +:2099800090E04FF000085B48B0F8EA095A49096888423CD35948008830B95749098888B268 +:2099A000564A5749FDF734FD5448008891281ADD912253495348EDF749FD002006E0504ABA +:2099C00000F19101515C1154411C88B24B49098891398142F3DC4FF0920848480088913820 +:2099E0004649088016E04548028845494548EDF72DFD42480078401C00F0FF0800203F491D +:209A000008803D480068401C3B49086002E00120394908602078401C207043222846691CC0 +:209A2000CDB222542846691CCDB204F8008032480068401E642148432E49B1F8EA19B0FB25 +:209A4000F1F0C2B22846691CCDB22254B8F1000F09DDA8F1010260192A49EDF7F7FCA8F133 +:209A600001002844C5B2F6B21CE00120214981F8E8092078401C20702A222846691CCDB227 +:209A8000225400222846691CCDB22254F6B209E00120CDF81C04F6B204E0DDF824043044B2 +:209AA000C6B200BF00BFDDF82C04401CC0B2CDF82C040DF22C4003C88842FEF696AA0D485F +:209AC00090F88900012805D1DDF81C04012801D100F090FBDDF81C04012801D1F8F74AFEE4 +:209AE000012D01DDCDF82054DDF820040DF2344DBDE8F08FF006002000010020FC00002031 +:209B0000F0120020A81E002010B5094890F8E909FF2805D0FDF75AFCFF20054981F8E9098F +:209B2000034890F8850008B1FEF70CFA10BD0000F006002070B5C0B0FF226946DE48F7F7BD +:209B40008FFF9DF80000DD49487108464079FF2802D1002040B070BD0124002500260DEB5D +:209B60000400D64902688A604068C86008340DEB040002680A614068486108340DEB040107 +:209B80001022CE481830EDF761FC10342146641C1DF8010008B1012000E00020C74981F850 +:209BA00048002046611CCCB21DF80010C34880F84D102046611CCCB21DF80000BF4981F800 +:209BC0005C002046611CCCB21DF80010BB4880F849102046611CCCB21DF80010B74880F8D2 +:209BE0004B102046611CCCB21DF800502046611CCCB21DF8000005EB00252046611CCCB258 +:209C00001DF8000005EB00452046611CCCB21DF8000005EB006500EE105AB8EEC00ADFED9B +:209C2000A80A80EE201AA54880ED141A2046611CCCB21DF800602046611CCCB21DF80000F6 +:209C400006EB00262046611CCCB21DF8000006EB00462046611CCCB21DF8000006EB006673 +:209C600000EE106AB8EEC00ADFED950A80EE201A924880ED151A2046611CCCB21DF800000D +:209C80008E4908660846026E2046611CCCB21DF8000002EB0020894908660846026E2046DA +:209CA000611CCCB21DF8000002EB0040834908660846026E2046611CCCB21DF8000002EB0C +:209CC00000607E4908662046611CCCB21DF8000008B1012000E00020784981F8640020469B +:209CE000611CCCB21DF800107448A0F86610B0F866202046611CCCB21DF8000002EB0020C9 +:209D000081B26E48A0F866102046611CCCB21DF800106A4880F868102046611CCCB21DF8AE +:209D20000010664880F869102046611CCCB21DF80010624880F86A102046611CCCB21DF8DC +:209D400000105E4880F86B102046611CCCB21DF800105A48C166C26E2046611CCCB21DF865 +:209D6000000002EB00215548C1662046611CCCB21DF80010514880F870102046611CCCB299 +:209D80001DF8000008B1012000E000204B4981F874002046611CCCB21DF80000474988675E +:209DA0000846826F2046611CCCB21DF8000002EB00204249886708462146826F601CC4B2CF +:209DC0001DF8010002EB00403C49886708462146826F601CC4B21DF8010002EB0060374951 +:209DE00088672046611CCCB21DF800003349C86708462146C26F601CC4B21DF8010002EB78 +:209E000000202E49C8670846C26F2046611CCCB21DF8000002EB00402849C8670846214605 +:209E2000C26F601CC4B21DF8010002EB00602349C8672046611CCCB21DF800001F4981F8AA +:209E400035002046611CCCB21DF8000008B1012000E00020194981F836002046611CCCB20B +:209E60001DF8000008B1012000E00020134981F883002046611CCCB21DF8000008B101204B +:209E800000E000200D4981F884002046611CCCB21DF80000094981F837002046611CCCB296 +:209EA0001DF8000008B1012000E00020034981F8850000BF01204DE600A00C08F00600208C +:209EC0008096184B10B588B00024202269467548F7F7C6FD0020744981F8E8099DF80000AD +:209EE00081F8E9090124084690F8E909FF2802D1002008B010BD2046611CCCB21DF80000F5 +:209F00006949A1F8EA090846B0F8EA292046611CCCB21DF8000002EB00206349A1F8EA093F +:209F20002046611CCCB21DF800005F49C1F8EC090846D0F8EC292046611CCCB21DF80000B4 +:209F400002EB00205849C1F8EC090846D0F8EC292046611CCCB21DF8000002EB004052493C +:209F6000C1F8EC090846D0F8EC292046611CCCB21DF8000002EB00604B49C1F8EC09D1F83A +:209F8000EC09F7F77DFD2046611CCCB21DF800004549C1F8F0090846D0F8F0292046611C9C +:209FA000CCB21DF8000002EB00203F49C1F8F0090846D0F8F0292046611CCCB21DF8000022 +:209FC00002EB00403849C1F8F00908462146D0F8F029601CC4B21DF8010002EB00603249BB +:209FE000C1F8F0092046611CCCB21DF800002E49C1F8F4090846D0F8F4292046611CCCB278 +:20A000001DF8000002EB00202749C1F8F40908462146D0F8F429601CC4B21DF8010002EB69 +:20A0200000402149C1F8F4090846D0F8F4292046611CCCB21DF8000002EB00601A49C1F8AE +:20A04000F4092046611CCCB21DF800001649C1F8F8090846D0F8F8292046611CCCB21DF8C7 +:20A06000000002EB00201049C1F8F8090846D0F8F8292046611CCCB21DF8000002EB0040E6 +:20A080000949C1F8F80908462146D0F8F829601CC4B21DF8010002EB00600349C1F8F809BB +:20A0A000012026E700900C08F00600200FB42DE9FC41DDE90F48DDE90D67DDE90B01CDE9C3 +:20A0C00000011D4808A90EC9F7F7D4FE3046F7F7F5FE1948F7F74EFE0546012D13D1F7F795 +:20A0E00099FD16484088421E1449891D3846EDF7ADF9124890F80401207010484088401E44 +:20A10000A8F8000013E0022D07D100BF0CA0F8F739FC0DA0F8F736FC07E000BF08A0F8F70B +:20A1200031FC10A0F8F72EFC00BF00202070BDE8FC015DF814FB000088260020B8240020EA +:20A140001B5B306D00000000474E5353205363616E206572726F723A204E6F2074696D65DC +:20A160000A0D0000474E5353205363616E206572726F720A0D00000038B5049C1348006F30 +:20A180000090124864300EC8114800F04DFEFCF7BBFDFCF70DFD0E4800F088FD012808D162 +:20A1A000F9F720FD4FF4A8620A492046EDF74EF909E000BF08A0F8F7E5FB09A0F8F7E2FBCD +:20A1C00000BF00202070FCF799FD38BDF006002088260020481F00201B5B306D0000000014 +:20A1E00057692D4669205363616E206572726F720A0D000070B5C0B0002400250026CD48A4 +:20A200004079FF2803D00121CB48F7F793FBC94842792046611CCCB20DF800200DEB04008C +:20A22000C4498A680260C968416004F10800C4B20DEB0400BF490A6902604969416004F157 +:20A240000800C4B20DEB04001022BA491831EDF7FDF804F11000C4B2B64890F8482020465E +:20A26000611CCCB20DF80020B24890F84D202046611CCCB20DF80020AE4890F85C202046E9 +:20A28000611CCCB20DF80020AA4890F849202046611CCCB20DF80020A64890F84B202046EE +:20A2A000611CCCB20DF80020A24890ED140ADFEDA30A20EE200ABDEEC00A10EE105AEAB2CF +:20A2C0002046611CCCB20DF80020C5F307222046611CCCB20DF80020C5F307422046611CAD +:20A2E000CCB20DF800202A0E2046611CCCB20DF80020904890ED150ADFED900A20EE200AEB +:20A30000BDEEC00A10EE106AF2B22046611CCCB20DF80020C6F307222046611CCCB20DF8DE +:20A320000020C6F307422046611CCCB20DF80020320E2046611CCCB20DF800207D4890F862 +:20A3400060202046611CCCB20DF800207948B0F86000C0F307222046611CCCB20DF80020CC +:20A360007448006EC0F307422046611CCCB20DF800207048006E020E2046611CCCB20DF895 +:20A3800000206C4890F864202046611CCCB20DF80020684890F866202046611CCCB20DF833 +:20A3A00000206448B0F8660002122046611CCCB20DF800205F4890F868202046611CCCB211 +:20A3C0000DF800205B4890F869202046611CCCB20DF80020574890F86A202046611CCCB20C +:20A3E0000DF80020534890F86B202046611CCCB20DF800204F4890F86C202046611CCCB2F8 +:20A400000DF800204B48B0F86C00C0F307222046611CCCB20DF80020464890F87020204602 +:20A42000611CCCB20DF80020424890F874202046611CCCB20DF800203E4890F878202046C4 +:20A44000611CCCB20DF800203A48B0F87800C0F307222046611CCCB20DF800203548806F6C +:20A46000C0F307422046611CCCB20DF800203148806F020E2046611CCCB20DF800202D48E7 +:20A4800090F87C202046611CCCB20DF800202948B0F87C00C0F307222046611CCCB20DF83B +:20A4A00000202448C06FC0F307422046611CCCB20DF800201F48C06F020E2046611CCCB258 +:20A4C0000DF800201B4890F835202046611CCCB20DF80020174890F836202046611CCCB2F3 +:20A4E0000DF80020134890F883202046611CCCB20DF800200F4890F884202046611CCCB247 +:20A500000DF800200B4890F837202046611CCCB20DF80020074890F885202046611CCCB281 +:20A520000DF80020224669460348F7F7AFFA40B070BD0000F006002000A00C088096184B9D +:20A54000F0B5ADF5017D00270324002500264FF4007101A8ECF795FFA148D0F8F809B0F572 +:20A56000007F7DD99E48B0F8EA09401C9C49A1F8EA09084690F8EA292046611C8CB201A904 +:20A580000A549748B0F8EA0902122046611C8CB201A90A54924802782046611C8CB201A987 +:20A5A0000A548F480088C0F307222046611C8CB201A90A548A480068C0F307422046611CC0 +:20A5C0008CB201A90A5486480068020E2046611C8CB201A90A54824890F8D8292046611C90 +:20A5E0008CB201A90A547E48B0F8D809C0F307222046611C8CB201A90A54794890F8DA2975 +:20A600002046611C8CB201A90A547548B0F8DA09C0F307222046611C8CB201A90A5470480C +:20A6200090F8DC292046611C8CB201A90A546C48B0F8DC09C0F307222046611C8CB201A97C +:20A640000A54674890F8DE292046611C8CB201A90A546348B0F8DE09C0F30722204600E0D9 +:20A66000BAE0611C8CB201A90A545D48B0F88802022819DD00BF02200855594890F8881285 +:20A6800001AA601C11545649B1F8882201ABA11C58185449ECF7DAFE5148B0F88802801CA4 +:20A6A000204484B2781CC7B24D48B0F88E0302281ADD00BF012001A90855494890F88E1363 +:20A6C00001AA601C11544649B1F88E2301ABA11C58184549ECF7BAFE4148B0F88E03801CA5 +:20A6E000204484B2781CC7B23D4890F8980400282ADD00BF032001A90855394890F898044D +:20A70000C0EBC000C1B201AA601C1154A01C84B2002012E0354901EB4011097A01AA11557C +:20A72000611C0A44314901EB40110B68136089889180E11D8CB2411CC8B2294991F89814D5 +:20A740008142E7DC781CC7B204222046611C8CB201A90A542046611C8CB201A90A54254683 +:20A76000201D84B2E11704EB5171C910A4EBC10151B12046E11704EB5171C910A4EBC10158 +:20A78000C1F1080121448CB21548D0F8F409061901A94E55C6F3072101AA681C1154C6F39F +:20A7A0000741A81C1154310EE81C1154E0B28DF8040020128DF80500781CC0B28DF8060018 +:20A7C00007492246D1F8F40901A9F7F75FF90448C0F8F46900F00CF80DF5017DF0BD000089 +:20A7E000F00600207A090020800A0020900B002010B588B00024664890F8E909FF2804D0F7 +:20A8000001216448F7F796F803E00120604981F8E9095F4890F8E9292046611CCCB20DF82F +:20A8200000205B4890F8EA292046611CCCB20DF800205748B0F8EA0902122046611CCCB285 +:20A840000DF80020524890F8EC292046611CCCB20DF800204E48B0F8EC09C0F307222046A1 +:20A86000611CCCB20DF800204948D0F8EC09C0F307422046611CCCB20DF800204448D0F894 +:20A88000EC09020E2046611CCCB20DF80020404890F8F0292046611CCCB20DF800203C48FA +:20A8A000B0F8F009C0F307222046611CCCB20DF800203748D0F8F009C0F307422046611C76 +:20A8C000CCB20DF800203248D0F8F009020E2046611CCCB20DF800202D4890F8F429204684 +:20A8E000611CCCB20DF800202948B0F8F409C0F307222046611CCCB20DF800202448D0F88C +:20A90000F409C0F307422046611CCCB20DF800201F48D0F8F409020E2046611CCCB20DF816 +:20A9200000201B48D0F8F0091949D1F8F419401A1749C1F8F809084690F8F8292046611C4D +:20A94000CCB20DF800201248B0F8F809C0F307222046611CCCB20DF800200D48D0F8F809D1 +:20A96000C0F307422046611CCCB20DF800200848D0F8F809020E2046611CCCB20DF80020A6 +:20A98000224669460348F7F781F808B010BD0000F006002000900C080246481C105C535CE8 +:20A9A00000EB032080B2704770B502460B46D05C01060024581C105C241941EB004003F10E +:20A9C0000201515C241C40EB012103F10300105C251C41EB0004181D105C0021090641EA6A +:20A9E000102100062D184C41581D105C0021090441EA10410604AD1944EB0100991D515C60 +:20AA00000024240244EA116609026C187041D91D515C641840F10001204670BD10B5044812 +:20AA2000F7F732FC0249B1F90000F7F7F7FA10BDE800002010B50449B1F900000B46012221 +:20AA40000221F7F7D3FB10BDE800002010B504460220F8F725FE01200149087010BD00004F +:20AA6000E400002010B500210120F7F719FC10BD10B501210846F7F713FC10BD33B5C1B0A3 +:20AA80000446214601A8429AF5F74AFA002808DD01A8ECF701FD85B22A4601A90120F8F758 +:20AAA0009BFA43B030BD2DE9F84380460D4616461F4600242BE004EBC40131444878F9F7EE +:20AAC000A1FD05F1080101EB4411887104EBC401705CF9F79BFD05F1080101EB4411C8711E +:20AAE00005F1080000EB441004EBC401314451F8032F02608988818004EBC40030448178E1 +:20AB000005F1080000EB44100172601CC4B2BC42D1DB05F5806009A91AC9089AC0E90434F7 +:20AB2000C0E902210B980090404608A90EC900F061F8D5F818140844C5F818042F70BDE85D +:20AB4000F8832DE9F84380460D4616461F46002439E006EB44114878F9F754FD05F10801CC +:20AB600001EB4411887106EB44110878F9F74EFD05F1080101EB4411C87105F1080000EB38 +:20AB8000441006EB44114A6802600989818006EB4410817805F1080000EB4410017206EB95 +:20ABA0004410418905F1080000EB4410418106EB4410D0E9041005F1080202EB4412C2E978 +:20ABC0000410601CC4B2BC42C3DB05F5806008A91EC908301EC00B980090404608A90EC90A +:20ABE00000F008F8D5F818140844C5F818042F70BDE8F8830FB410B5044600207CB1012C3C +:20AC00001BD1DDE90412114401EB4101CA00069902EBC1014FF47A72B1FBF2F00DE0DDE961 +:20AC20000412114401EB41018A00069902EB81014FF47A72B1FBF2F000BF00BF10BC5DF887 +:20AC400014FB00000FB59DF80000174981F84805BDF802101448A0F84A159DF8041080F82B +:20AC60004C159DF8051080F84D159DF8061080F84E159DF80C1080F854150299C0F850151F +:20AC800090F85405012808D19DF807000C2804DD0C21054880F84F1504E09DF807100248F0 +:20ACA00080F84F150FBD0000401F0020F0B5E9B00446002500260127002058490870584899 +:20ACC000FCF7F4FA97E0206B10B12046F9F744FB544890F8580530B101280DD002287CD05D +:20ACE000032808D132E001204E4981F858052046FAF755FE06467DE001212046FAF788FD5F +:20AD00000646484890F854150123B0F8500580B2444A92F84E25CDE90331CDE9012041483E +:20AD200090F84F0500903F4890F84D35B0F84A2590F84C152046FAF77FFD06460EB1012512 +:20AD400000270220374981F8580553E00020659066906790689065A92046FAF7C9FD314883 +:20AD600090F8540504281AD14FF490711CA8ECF788FB2C48B0F8441564AB1CAA00F22440CD +:20AD8000FAF794FD65A80FC88DE80F009DF890311CAA244908310120FFF785FE21E0214803 +:20ADA00090F8540501281CD14FF4C07104A8ECF768FB1C48B0F8441564AB04AA00F22440BE +:20ADC000FAF785FD65A80FC88DE80F009DF8903104AA14490831012000E008E0FFF7B1FE70 +:20ADE00000BF012500200F4981F8580502E0F7F7F7FB00BF00BF012D04D0084800780128ED +:20AE00007FF461AF0648FCF789FA04480078012800D10027384669B0F0BD0000040100209D +:20AE2000A0240020401F00200FB410B5044600200B4981F85805087200210948C0F82014BB +:20AE400008490948FCF76CF942F210710648FCF717FA03A80FC8FFF7F5FE10BC5DF814FB56 +:20AE6000401F002019680108A024002000000048010000000000004801000000000000480B +:20AE800001000000000000480100000000000048010000000000004801000000000000488E +:20AEA00001000000000000480100000000000048010000000000004801000000000000486E +:20AEC00001000000000000480100000000000048010000000000004801000000000000484E +:20AEE00001000000000000480100000000000048010000000000004801000000000000482E +:20AF000001000000000000480100000000000048010000000000004801000000000000480D +:20AF20000100000000000048010000000000004801000000000000480100000000000048ED +:20AF40000100000000000048010000000000004801000000000000480100000000000048CD +:20AF60000100000000000048010000000000004801000000000000480100000000000000F5 +:20AF800000000000000000006CAE0108240A0320280A03202204040025DA0008B5DA000820 +:20AFA00049DA0008BDDA0008FDD90008ADDA00086C7AD8AC5772123456789ABCDEF01234A9 +:20AFC00056789ABCDEF0FEDCBA0987654321FEDCBA098765432100000000000000000000A5 +:20AFE00000000000000000000000000044000800400508013A799C00F4010000FFFFFFFF77 +:20B00000480101000000000012000000240000003600000040000000060000000C00000028 +:20B020001000000000000000010000000200000003000000010000000300000005000000F1 +:20B040000100000001000000060000000A00000020000000020000000400000008000000B0 +:20B060001000000040000000800000000001000000020000000000000000000000000000FD +:20B080000000000001000000020000000300000004000000A0860100400D0300801A06008F +:20B0A00000350C0040420F0080841E0000093D0000127A000024F40000366E010048E801DC +:20B0C000006CDC020000000000000000000000000000000001000000030000000200000020 +:20B0E00002000000010000000200000002000000060000000400000003000000020000003A +:20B1000004000000040000000C0000000800000006000000040000000800000004000000FD +:20B120000C0000000800000006000000040000000800000019ED82AEED214C9D4145228E86 +:20B1400011FE000004030202010101010000000000000000000000000100000000000000D0 +:20B160000000000000000000000000000300000000000000000000000000000000000000CC +:20B18000000011100000211000003110000000000100000002000000000000001200000007 +:20B1A00000000000030000000400000000000000120000000000000003000000040000006F +:20B1C00068616C5F6D63755F70616E6963001F1C1F1E1F1E1F1F1E1F1E1F1F1D1F1E1F1E09 +:20B1E0001F1F1E1F1E1F00000000000002000000000000000200000005000000000000008E +:20B20000020000000000000002000000070000001F1D1F1E1F1E1F1F1E1F1E1F2323232329 +:20B220002323203D3D3D3D3D20414452204841532053574954434845442046524F4D204D48 +:20B240004F42494C4520544F20535441544943203D3D3D3D202323232323230D0A0D0A00A4 +:20B26000232323232323203D3D3D3D3D20424F41524420564F4C5441474520544F4F204C73 +:20B280004F572C205354415920494E20414952504C414E45204D4F4445203D3D3D3D2023BC +:20B2A00023232323230D0A0D0A000000232323232323203D3D3D3D3D204C523131313020ED +:20B2C0004D6F64656D20547261636B65722064656D6F206170706C69636174696F6E203DBA +:20B2E0003D3D3D202323232323230D0A0D0A00005365742041445220746F204C5231313100 +:20B30000305F4D4F44454D5F4144525F50524F46494C455F4E4554574F524B5F534552565E +:20B3200045525F434F4E54524F4C4C45440A0D0A0D000000424C455F4354524C5F4170700C +:20B340005F4E6F74696669636174696F6E3A204556545F424C55455F4741505F5041495215 +:20B36000494E475F434D504C542C2070616972696E675F636F6D706C6574652D3E5374618F +:20B38000747573203D2025640A0D00004C5231313130203A206C6F726177616E3A252330B3 +:20B3A0003258202F206669726D776172653A2523303458202F20626F6F746C6F616465725F +:20B3C0003A2523303358202F2066756E6374696F6E616C6974793A25233033580A0D0000E4 +:20B3E000447100080400002098050000A07A0008BC710008000003204C0A0000A07A0008DD +:14B40000BC7100089C05002074330000B2FF0008298A449457 +:040000050800013DB1 +:00000001FF diff --git a/hex_merged/lr1110_modem_tracker_tx_continuous.hex b/hex_merged/lr1110_modem_tracker_tx_continuous.hex new file mode 100644 index 0000000..3e7c3d4 --- /dev/null +++ b/hex_merged/lr1110_modem_tracker_tx_continuous.hex @@ -0,0 +1,2078 @@ +:020000040800F2 +:20000000C82300205101000875280008A12400085D0100085F0100086101000800000000D1 +:20002000000000000000000000000000D1310008F90A000800000000AB2C00083932000859 +:200040006B0100086B0100086B010008EB2C00086B0100086B0100086B0100086B01000855 +:200060006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008E0 +:200080006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008C0 +:2000A0006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008A0 +:2000C0006B0100086B0100086B0100086B0100089F4400086B0100086B0100086B01000809 +:2000E0006B0100086B0100086B0100086B010008A7240008AF2400086B0100086B0100089A +:200100006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B0100083F +:200120006B0100086B010008570A00086B0100086B0100086B0100086B010008DFF80CD0EB +:2001400000F096F800480047D9520008C82300200648804706480047FEE7FEE7FEE7FEE716 +:20016000FEE7FEE7FEE7FEE7FEE7FEE7913200083D0100082DE9F05F0546002092469B4687 +:2001800088460646814640241BE0284641464746224600F05CF853465A46C01A914110D329 +:2001A00011461846224600F043F82D1A67EB01084F4622460120002100F03AF817EB0009E9 +:2001C0004E41201EA4F10104DFDC484631462A464346BDE8F09F10B540EA01040346A407E3 +:2001E00003D009E010C9121F10C3042AFAD203E011F8014B03F8014B521EF9D210BDD2B261 +:2002000001E000F8012B491EFBD270470022F6E710B513460A4604461946FFF7F0FF20468D +:2002200010BD421C10F8011B0029FBD1801A7047202A04DB203A00FA02F100207047914011 +:20024000C2F1200320FA03F3194390407047202A04DB203A21FA02F00021704721FA02F35D +:20026000D040C2F1200291400843194670470000064C074D06E0E06840F0010394E80700DC +:2002800098471034AC42F6D3FFF75CFF245700085457000870B58C1810F8015B15F00703C1 +:2002A00001D110F8013B2A1106D110F8012B03E010F8016B01F8016B5B1EF9D12B0705D4D8 +:2002C0000023521E0DD401F8013BFAE710F8013BCB1A921C03E013F8015B01F8015B521EAE +:2002E000F9D5A142D8D3002070BD704700B587B01C2205496846FFF76EFF03F00FF968466C +:2003000002F068FE07B000BD5055000810B500F005FD00F00FFD4FF48030064909680143BA +:20032000044A116000BF00F0D7FB00F005F8FFF7DCFF10BD90080058F0B585B01421684645 +:20034000FFF764FF002500260027002427E0344800EBC400807900B3314850F83400B0F13A +:20036000904F06D02F49084448B1B0F5806F12D10BE02B4800EBC400808805430CE02848DB +:2003800000EBC4008088064306E0254800EBC4008088074300E000BF00BF601CC4B2222C6B +:2003A000D5DB0020029001200190032003908DB10095012002F00CF9012002F04FF969467E +:2003C0004FF0904000F08EFE002229464FF0904000F063FF8EB10096022002F0F9F80220A4 +:2003E00002F03CF969460F48404200F07BFE002231460C48404200F050FF7FB1009704204C +:2004000002F0E6F8042002F029F96946064800F069FE00223946044800F03FFF05B0F0BD03 +:200420004054000800FCFFB70008004810B502F097FF0749002001F09BFDFFF767FF01215A +:20044000084604F03BF802F0B5F904F099FD10BD80020020704770B50446606800F10B059F +:200460002888B0F5124F04D1A81C00F005F8207000E000BF00BF70BD70B50546012000F0A4 +:200480006DF9287890B9012670070078022804D100207107087004F0E9F9FFF727FF0021D5 +:2004A000012004F00BF800F03BF836E000BF002002F0BAFD0446FF2C01D104F0D7F944B163 +:2004C000012000F05BF903E00121002001F020F8FAE74FF00050007802280ED100204FF039 +:2004E0000051087002F0B0FD012000F047F903E00121002001F00CF8FAE7022001070870A6 +:200500000021084602F074FD012000F037F903E00121002000F0FCFFFAE7304670BD000034 +:2005200010B58EB030222A4902A8FFF754FE00F0EFF90121022003F0C1FF264A0021012080 +:2005400003F0F8FF02A802F037FD00F06FF902F0BBFD062004F080FC00BF4FF400401E49A0 +:20056000086100BF00F0CAFA00F02AF9044660791A49087220794872E0788872A078C87295 +:20058000607808732078401C487360798DF8050020798DF80400E0788DF80300A0788DF857 +:2005A000020060788DF801002078401CC0B28DF800006A460621002004F0A9FC084B0022EB +:2005C0000849104601F094FC00F00EF80EB010BDA055000879510008004000581F000020CC +:2005E000510A00081800002000B587B00020039004900590069009480D2100221346CDE952 +:2006000000210290A0228021002004F02CFA04490E2004F0B7FA07B000BD00009255000807 +:200620001F00002070B5054615B1012D0AD104E00124204603F06AFF05E00124204603F00E +:200640008FFF00E000BF00BF70BD70B504462546696801F1080002F075FD064616B1012044 +:20066000287001E00020287070BD704700B585B014216846FFF7CAFD012001F0C5FF0820DD +:20068000009001200190002002900220039069464FF0904000F026FD012208214FF0904085 +:2006A00000F0FBFD012001F0AFFF4FF40040009001200190002002900220039069464FF078 +:2006C000904000F00FFD00224FF400414FF0904000F0E3FD012001F097FF1120009001203F +:2006E0000190002002900220039069464FF0904000F0F8FC012211214FF0904000F0CDFD42 +:2007000005B000BD10B586B00446142101A8FFF77DFD022001F078FF102001F075FF0D4860 +:2007200030F814000190012002900020039002200490094951F8240001A900F0D3FC054A59 +:2007400032F81410044A52F82400012200F0A5FD06B010BDCE5500083400002010B50446C9 +:20076000044A32F81410044A52F82400012200F094FD10BDCE5500083400002010B5044622 +:20078000044A32F81410044A52F82400002200F084FD10BDCE5500083400002010B5044613 +:2007A000044A32F81410044A52F8240000F06EFD10BD0000CE550008340000207047000083 +:2007C0002DE9F04100BF164800680646701CE0B100BF1348001D00686FF07F4101EA102803 +:2007E00000BF00BF0E48001D077800BF0D490E70300A4870300C88700846C77081F804804E +:200800004FEA182048710D4607E0002002F024FA04460CB1254600E0034D2846BDE8F0811E +:200820008075FF1F190000206C550008F0B58BB00020059004F020FCFFF7C2FF07463A467A +:200840000621002004F063FB4EF66E50079000BF29480068069006AA06212E2004F057FBCD +:20086000264A1021182004F052FB254A1021082004F04DFB1821012004F01AFB04F085FA84 +:20088000002444F00104002C18DD1EA508A809A90AAB0C22CDE900100021204604F04DF84C +:2008A0002846FFF7BEFCC6B2334600220095BDF82410BDF8280004F08DFA00BF05A80223A0 +:2008C00000220090BDF82010BDF8280004F082FA002004F02BF900200C491023CDE901306D +:2008E000CDE90310082000231A4601210090084604F06CF80BB0F0BD8075FF1F72550008E2 +:2009000082550008424C45636F72650007B201001CB504480090044801906946034804F04A +:2009200087FB1CBD24000320250600084B06000810B500BF19480068C0F3007028B900BF79 +:2009400016480068C0F3406028B34FF00050007828B900F027F810B101F006FE1DE04FF0BA +:200960000050007850B900F01DF838B901204107087007204870FF2088700EE04FF000505C +:200980000078012809D04FF000500078022804D001F0FCFD01E001F0F9FD10BD940000586D +:2009A0007047000010B50D4B19680D4BD3F88030DBB24FF0006404EB03331A1FB1F1006F70 +:2009C00001D3914201D9002006E0064C0B68A34201D0002000E0012010BD0000407100086E +:2009E00000400058298A449430B50446039D21600020E06020616061A061626023812577DF +:200A000005F0020020B1208910B14FF0FF3030BD0020FCE710B5044654B90B48006818B1A6 +:200A2000002009490968884700200849087009E00120064908700448006818B10120024961 +:200A40000968884710BD00005C000020EC00002003F02CFF704710B5002001F0E3FC10BDAA +:200A60000F4B02689A4206D2426C92080D4B03EB8202826406E0426C92080A4B1C3303EB46 +:200A8000820282640278083A1423B2FBF3F1054A8032C26401F01C0301229A400265704716 +:200AA000080402400008024001794A1E064B03EB82024265044A403282654A1E02F003034B +:200AC00001229A40C26570470009024010B5002001F0B6FC10BD000008B5FFF7F7FF0220D0 +:200AE0000023C202024900900248FFF77DFF08BD3803002018030020704700001FB5134837 +:200B00000068C0B2441E022000900007407801900198062805D200204FF00051087003F0DE +:200B2000C5FE4FF0005080780290DDE901010844A04202D90198201A029000F0BBFA03A952 +:200B4000684600F02DFA00F069FA1FBD80400058704700000348406940F2FA71884301492C +:200B600048617047004000581E48006800F40070B0F5007F16D11B48006820F4007019498F +:200B8000086000BF0846006840F4006008600846006820F40060086000BF0846006840F441 +:200BA000007008600F48006800F48060B0F5806F16D10C48006820F480600A49086000BF25 +:200BC0000846006840F4805008600846006820F48050086000BF0846006840F48060086000 +:200BE00070470000004000580649496921F4FF61022202EBC00242F480321143014A516124 +:200C0000704700000040005810B50849496941F00101064C6161026000BF00BF00BFBFF325 +:200C20006F8F00BF00BF00BF436010BD00400058F0B50246802314460D46104E766946F4BD +:200C400080260E4F7E6100BFEFF31086304672B600BF2E682660241D2D1D5E1EF3B2002B2B +:200C6000F7D100BF054E3669C6F30046002EF9D100BF80F3108800BFF0BD00000040005836 +:200C800070B5054600F00EFB064606E000F00AFB801BA84201D3032070BD1E48006900F458 +:200CA0008030B0F5803FF1D01A48046904F0010020B100BF01201749086100BF4CF2FA30FA +:200CC000044000BF04F0404030B11248806904F0404108430F49886124F0404018B124F007 +:200CE00040400C49086100BF1CB10B4844600120D2E706E000F0D6FA801BA84201D3032037 +:200D0000CAE70448006900F48020B0F5802FF1D00020C1E700400058C002002000BF044877 +:200D2000406840F001000249486000BF70470000002004E000BF0448406840F0020002493D +:200D4000486000BF70470000002004E070B50446002594F82500022803D00420E0630125A2 +:200D600034E02068006820F00E00216808602068006820F0010021680860A06C006820F4E6 +:200D80008070A16C086094F8440000F01C0101208840216C4860D4E913104860606D40B1AD +:200DA000606D006820F48070616D0860D4E916104860012084F8250000BF002084F82400F8 +:200DC00000BFA06B10B12046A16B8847284670BD70B50446206C05682068066894F844007E +:200DE00000F01C01042088402840E0B106F00400C8B12068006800F0200028B920680068BD +:200E000020F004002168086094F8440000F01C0104208840216C4860206B002856D0204690 +:200E2000216B884752E094F8440000F01C0102208840284018B306F0020000B32068006890 +:200E400000F0200040B92068006820F00A0021680860012084F8250094F8440000F01C01EF +:200E600002208840216C486000BF002084F8240000BFE06A50B32046E16A884726E094F8B6 +:200E8000440000F01C01082088402840F0B106F00800D8B12068006820F00E002168086082 +:200EA00094F8440000F01C0101208840216C48600120E06384F8250000BF002084F82400B3 +:200EC00000BF606B10B12046616B884770BD000070B504460CB9012070BD2F49206888424D +:200EE0000BD22E492068401A1421B0FBF1F0800060642A48083820640AE027492068401A45 +:200F00001421B0FBF1F080006064234808382064022084F825002068056847F6F070854380 +:200F2000D4E9020108432169084361690843A1690843E1690843216A0843054320680560C7 +:200F40002046FFF78DFDA068B0F5804F01D1002060602079A16C0860D4E91310486060681F +:200F600060B16068042809D82046FFF79DFD0020616D0860D4E91610486003E000206065EC +:200F8000A065E0650020E063012084F82500002084F8240000BF9FE7080402400800024045 +:200FA0002DE9F04104460F4600BF1B480078012802D10220BDE8F08101201749087000BFC5 +:200FC000002048604FF47A70FFF75AFE0646E6B92068022817D1C01E386065680BE02846AD +:200FE000FFF702FE4FF47A70FFF74AFE06460EB13D6005E06D1CD4E901010844A842EED8BF +:2010000000BFFFF7A7FDFFF7AFFD00BF00200249087000BF3046CDE7C002002000200649F9 +:20102000496941F00041044A51611146496901F0004101B901207047004000582DE9F041E0 +:201040000646884614461D4600BF18480078012802D10220BDE8F08101201449087000BF39 +:20106000002048604FF47A70FFF70AFE0746AFB9012E05D122462B464046FFF7C5FD03E0C9 +:2010800021464046FFF7D4FD4FF47A70FFF7F8FD074607484069B0430549486100BF002076 +:2010A0000249087000BF3846D4E70000C00200200040005800200849496901F0004151B1A4 +:2010C0000649054A9160064991601146496901F0004101B101207047004000582301674514 +:2010E000AB89EFCD70B503460022BDE0012696400D6805EA0604002C72D04D68012D08D03F +:201100004D68022D05D04D68112D02D04D68122D13D1986856000325B540A8435600CD6890 +:20112000B54028439860586801259540A8430D79C5F30015954028435860D86856000325A8 +:20114000B540A84356008D68B5402843D8604D68022D02D04D68122D13D1D60803F1200547 +:2011600055F826005507EE0E0F25B540A8435607F60E0D69B5402843D60803F1200545F825 +:201180002600186856000325B540A8430D7905F003055600B540284318604D6805F080551B +:2011A000B5F1805F5FD1334D960855F8260095072E0F0F25B540A843B3F1904F01D1002582 +:2011C00015E02D4DAB4201D1012510E02B4DAB4201D102250BE02A4DAB4202D1032506E03D +:2011E00041E0284DAB4201D1042500E007259607360FB54028431F4D960845F82600224D47 +:201200002868A0434D6805F48035B5F5803F00D120431D4D28602D1D2868A0434D6805F4FE +:201220000035B5F5003F00D12043174D2D1D2860154D803D2868A0434D6805F48015B5F5A7 +:20124000801F00D12043104D803D28602D1D2868A0434D6805F40015B5F5001F00D120439C +:20126000094D7C3D2860521C0D68D540002D7FF43DAF70BD08000140000400480008004841 +:20128000000C0048001000488008005842690A400AB1816200E0816170470AB1816100E039 +:2012A000816270470148006870470000400000200348006803490978084401490860704797 +:2012C000400000204800002010B50024032000F0CBF80F2000F008F808B1012401E000F0B9 +:2012E0002DF8204610BD000070B50446002511480078D8B100F036F90E4909784FF47A7282 +:20130000B2FBF1F1B0FBF1F6304600F050FA58B9102C07D200222146501E00F067F8064842 +:20132000046004E0012502E0012500E00125284670BD000048000020440000207047000013 +:2013400010B501460846002807DB00F01F0301229A40034B440943F8242000BF10BD000074 +:2013600080E200E010B501460846002817DB00F01F0301229A400B4B440943F8242000BFC7 +:2013800000BF00BFBFF34F8F00BF00BF00BF00BF00BF00BFBFF36F8F00BF00BF00BF00BF19 +:2013A00010BD000080E100E001460846002809DB00F01F0301229A4043099B0003F1E02391 +:2013C000C3F8002100BF704710B501460846002807DB00F01F0301229A40034B440943F872 +:2013E000242000BF10BD000000E200E02DE9F05F80460D46164603F01DFA074639462A463B +:20140000334601F00700C0F1070ABAF1040F02D94FF0040A01E0C0F1070AD14600F1040AFA +:20142000BAF1070F02D24FF0000A01E0A0F1030AD4464FF0010A0AFA09FAAAF1010A0AEA4A +:20144000020A0AFA0CFA4FF0010B0BFA0CFBABF1010B0BEA030B4AEA0B042146404603F051 +:20146000F1F9BDE8F09F000000BF00F00702064B19684FF6FF031940044B0B4343EA022137 +:20148000014B196000BF70470CED00E00000FA051248006820F48040104A10601048006819 +:2014A000104AB0FBF2F0322200FB02F100E0491E0A481430006800F40070B0F5007F01D164 +:2014C0000029F4D105481430006800F40070B0F5007F01D1032070470020FCE70004005892 +:2014E0003C00002040420F000348006840F4804001490860704700000004005803480068E0 +:2015000040F4807001490860704700000004005870B504460D4654B91048006800F40070EF +:20152000B0F5007F0AD1FFF7B3FF38B170BD0B480068C0F3402008B9FFF7D6FF08480068DC +:2015400020F0040006490860012D01D130BF02E040BF20BF20BF00BFE8E700001404005834 +:2015600010ED00E010B500F033F84FF0B041896801F0F0010909034A52F82110B0FBF1F045 +:2015800010BD0000D455000810B5FFF7EBFF4FF0B041896801F4E061090A034A12F82110B6 +:2015A00001F01F01C84010BD1456000810B5FFF7D9FF4FF0B041896801F46051C90A034A59 +:2015C00012F8211001F01F01C84010BD145600082DE9F04101F077F806463EB901F07FF826 +:2015E000C0F30310234951F820403FE0042E01D1214C3BE0082E07D101F06BF8012801D108 +:201600001D4C33E01D4C31E001F072F80746012F0FD0022F02D0032F0AD101E0164D10E0D9 +:2016200001F057F8012801D1134D00E0134D08E000BF01F054F8C0F303100E4951F8205015 +:2016400000BF00BF01F05AF868434FF0B041C96801F07001012202EB1111B0FBF1F14FF05D +:20166000B040C06802EB5070B1FBF0F42046BDE8F0810000345600080024F4000048E801BE +:2016800010B504460CB9012010BD94F8210028B9002084F82000204600F06CF8022084F8E6 +:2016A000210000BFCA202168486253202168486200BF204601F0FAFA48B100BFFF2021681D +:2016C000486200BF042084F821000120DCE7206880682749084021688860216960680843C6 +:2016E000A1690843216889680843216888602168E068086120680169208941EA0040216896 +:2017000008612068C06820F080002168C8602068C06C20F003002168C8646169E069084395 +:201720002168C96C08432168C8642068806800F0200090B9204600F01EF870B100BFFF20B7 +:201740002168486200BF042084F8210000BF002084F8200000BF012096E700BFFF20216897 +:20176000486200BF012084F8210000208CE70000BFFF8FFF704770B504462068C06820F07D +:20178000A0002168C860FFF78DFD054607E0FFF789FD401BB0F57A7F01D9032070BD20681F +:2017A000C06800F020000028F1D00020F6E770B504462546681EB0F1807F01D301200FE027 +:2017C000681E4FF0E02148610F214FF0FF3003F039F800204FF0E0218861072008610020DF +:2017E00070BD704770477047704700002DE9F04704462068C569206806682068876840F6F0 +:201800000F0005EA0008B8F1000F0FD105F0200060B106F0200010B907F0805030B1E06E2F +:2018200010B12046E16E8847BDE8F087B8F1000F7ED06E48384018B96D4830400028F7D02E +:2018400005F0010058B106F4807040B1012021680862D4F8880040F00100C4F8880005F0DC +:20186000020058B107F0010040B1022021680862D4F8880040F00400C4F8880005F004009A +:2018800058B107F0010040B1042021680862D4F8880040F00200C4F8880005F0080070B157 +:2018A00006F0200010B95148384040B1082021680862D4F8880040F00800C4F8880005F463 +:2018C000006060B106F0806048B14FF4006021680862D4F8880040F02000C4F88800D4F87E +:2018E0008800002844D005F0200050B106F0200010B907F0805020B1E06E10B12046E16ED3 +:201900008847D4F888902068806800F04000402802D009F0280028B3204601F04BFF206815 +:20192000806800F04000402818D12068806800E01FE020F0400021688860A06F50B12D48A9 +:20194000A16F8863A06FFFF701FA88B1A06F816B88470DE02046FFF747FF09E02046FFF7B5 +:2019600043FF05E02046FFF73FFF0020C4F888005AE705F4801050B107F4800038B14FF4D0 +:201980008010216808622046FFF72DFF4CE705F0800058B106F0800010B907F4000028B178 +:2019A000206F10B12046216F88473DE705F0400030B106F0400018B1204601F00FFF33E75A +:2019C00005F4000030B106F0804018B12046FFF709FF29E705F0807030B106F0004018B175 +:2019E0002046FFF7FEFE1FE700BF1DE701000010200100049D37000810B504460CB90120BF +:201A000010BDA06900B100E000BFD4F8800028B9002084F87C00204600F02AF82420C4F8E3 +:201A200080002068006820F0010021680860204601F0E6FE012800D1E2E7A06A10B1204605 +:201A400001F0F6FD2068406820F49040216848602068806820F02A00216888602068006852 +:201A600040F0010021680860204601F05DFEC7E710B586B00446142101A8FEF7C7FB46497B +:201A80002068084400287DD100BF012000F0AEFD4FF40070019002200290002003900320B3 +:201AA00004900720059001A94FF09040FFF71AFB012000F09BFD4FF4806001900220029001 +:201AC00000200390032004900720059001A94FF09040FFF707FB012000F088FD4FF40060F6 +:201AE0000190022002900390032004900720059001A94FF09040FFF7F5FA012027490968FB +:201B000021F0030101434FF0B042C2F8881000BF80031146096E014311661146096E01400F +:201B2000009100BF00BF00220F212420FFF75EFC2420FFF739FC00BF00BF022000F03AFD7A +:201B4000042000F037FD1648164908600F2048601021144881600021C1608021016100216D +:201B600041618161C1610162FFF7B2F900BF0D486067846200BF00220F213A20FFF736FC67 +:201B80003A2000E003E0FFF70FFC00BF00E000BF00BF06B010BD000000C8FEBF8800005822 +:201BA000440402402002002010B5044606492068084430B90548006810B10448006880474D +:201BC00000E000BF00BF10BD00C8FEBF14000020704770477047000010B5024800688047BE +:201BE00010BD00007000002010B52021024800F01BFDFFF7F1FF10BD000C005810B500F064 +:201C00000FF80121014800F00DFD10BD000C005810B50121014800F00CFD10BD000C0058CD +:201C200008B507E06946064800F0A4FD0549009809688847024800F08CFD0028F2D008BDDA +:201C40003C0A03206C00002010B50121014800F002FD10BD000C00584FF400700C490968C6 +:201C600001430B4A116000BF00BF0949B43909680143074AB43A116000BF40BF20BF00BFDC +:201C80000448006840F400400249086000BF7047D40800580C04005808B54FF480104FF088 +:201CA000B041096D01434FF0B04211651146096D0140009100BF00BF00BF0A48006840F00C +:201CC00001000849086000BF00BF0846006840F48030086000BF2C20FFF766FB2D20FFF725 +:201CE00063FB08BD000C005810B50821054800F09BFC0548006880470821024800F0ABFC15 +:201D000010BD0000000C00583000002010B504460821084800F096FC30B10748046008217B +:201D2000044800F08AFC04E0A0470821014800F092FC10BD000C00583000002010B50221BD +:201D4000144800F09BFC40B11248001D01680220884310B100F036F81AE001210D4800F0A2 +:201D60008DFC40B10B48001D01680120884310B1FFF744FF0CE00821064800F07FFC38B173 +:201D80000448001D01680820884308B100F04CF810BD0000000C005810B50221024800F03E +:201DA00043FC00F003F810BD000C005810B50349C968086802490968884710BD000003209B +:201DC0007400002010B500F007F80221014800F029FC10BD000C005808B507E06946064868 +:201DE00000F0C8FC0549009809688847024800F0B0FC0028F2D008BD440A0320780000206B +:201E000010B50221014800F014FC10BD000C005810B50221034800F01EFC0221014800F0C7 +:201E20000CFC10BD000C005810B500F007F80821014800F0F7FB10BD000C005808B506E08D +:201E40006946064800F096FC009801F065FB034800F07FFC0028F3D008BD0000BC010320D4 +:201E600010B50821014800F0E4FB10BD000C005810B502211D4800F0E5FB48B91B48001D8D +:201E800001684FF40030884310B1FFF785FF2BE00221164800F0D6FB48B91448001D016830 +:201EA0004FF40030884310B1FFF776FF1CE008210E4800F0C7FB48B90C48001D01684FF46D +:201EC0000020884310B1FFF70FFF0DE02021074800F0B8FB40B90548001D01684FF4001013 +:201EE000884308B1FFF780FE10BD0000000C00582DE9F04706460F4690469946002402F000 +:201F0000F5FC824672B601E0601CC4B2062C07DA04EB4400154901EBC000007B0028F3D156 +:201F2000062C1CD0012004EB4401104A02EBC1010873504602F0F5FC04EB44000B4901EBBE +:201F4000C000066104EB440001EBC00080F80D8004EB440041F830903C70002503E0504600 +:201F600002F0DFFC01252846BDE8F087F80000202DE9F04106460F465A48076000BFCA2032 +:201F800058490968096848625320564909680968486200BF5448006840F020005249086060 +:201FA0000846006800F00700C0F104004F4908704D480830006800F4FE004FF4FE0191FABB +:201FC000A1F1B1FA81F1C840401C49490870464808300068C0F30E00401C46490880084634 +:201FE0000088401E424909784843A0F5A0703F49097820FA01F54FF6FF70854202D33E49CF +:20200000088001E03C490D804FF400203B49096801433A4A116000BF00BF38498031096893 +:202020000143364A8032116000BF002E3ED1012033490870801E33490860002408E00020FA +:2020400004EB4401304A02EBC1010873601CC4B2062CF4DB06202D49087022480068006867 +:20206000806820F480601F490968096888601D4800680068C06800F0800060F490601949DF +:2020800009680968C8604FF400201C490C3108600320FFF755F9134800680068806840F41B +:2020A0008040104909680968886009E00D4800680068C068C0F3802010B10320FFF784F95D +:2020C00000BFFF20074909680968486200BF002203210846FFF78AF90320FFF765F9BDE85E +:2020E000F0810000040000200828004008000020090000200A0000200C00002000080058D4 +:20210000900100208C010020F80000208801002070B505460E461446A04770BD2DE9F04127 +:2021200002F0E4FB074672B600BFCA2048490968096848625320464909680968486200BF46 +:20214000434800680068806820F4806040490968096888603F48047804EB44003E4901EB4C +:20216000C000007B02284DD104EB440051F8305004EB440001EBC000066938480078002872 +:202180003AD004EB440001EBC000407B01281BD10121204602F000FB384602F0C2FB04EBF5 +:2021A00044002D4A02EBC0004168204600F05AF800BFCA20264909680968486253202449E2 +:2021C00009680968486211E0384602F0AAFB204600F0AEF800BFCA201D49096809684862D6 +:2021E00053201B4909680968486200BF2A4621463046FFF78DFF21E000F08CFD384602F004 +:2022000090FB1BE000BF124800680068C068C0F380000028F7D00E4800680068C06800F0C7 +:20222000800060F490600A4909680968C8604FF400200B490860384602F073FB00BFFF20A2 +:20224000034909680968486200BFBDE8F08100000400002088010020F8000020900100203B +:202260000C0800582DE9F04104460D4604EB44002B4901EBC000007B022802D1204600F0ED +:2022800057F802F033FB804672B60320FFF76AF800BFCA20234909680968486253202149E8 +:2022A00009680968486200BF022004EB44011C4A02EBC101087304EB4400114601EBC000B7 +:2022C000856004EB440001EBC0004560204602F08FFF06461448077814480078B84202D0E8 +:2022E00000F018FD0CE004EB44000D4901EBC0008068801B04EB4401094A02EBC101886017 +:2023000000BFFF20074909680968486200BF0320FFF74AF8404602F004FBBDE8F08100005C +:20232000F800002004000020880100208901002070B5054602F0DAFA064672B60320FFF74B +:2023400011F800BFCA20314909680968486253202E4909680968486200BF05EB45002C49E6 +:2023600001EBC000007B022842D10021284602F013FA28480478062C34D127480068C0F3BE +:20238000802040B100BF214800680068C068C0F380000028F7D11D4800680068806820F438 +:2023A00080601A4909680968886000BF174800680068C068C0F380000028F7D01348006815 +:2023C0000068C06800F0800060F490600F4909680968C8604FF40020104908600320FEF71B +:2023E000AFFF05E00E480078A04201D000F092FC00BFFF20054909680968486200BF0320B1 +:20240000FEF7D2FF304602F08CFA70BD04000020F800002088010020082800400C0800581A +:202420008901002010B5044624B90449486FFEF7CFFC00E000BF00BF10BD00009401002062 +:2024400010B50446C4B900BF0D480E4908604FF4E130486000210B488160C1600161816167 +:202460000C2141610021C1610020064988620846FFF7C2FA00BF00E000BF00BF10BD000007 +:20248000003801409401002010B504461CB90348FFF7ACF900E000BF00BF10BD9401002064 +:2024A00000BFFEE7704710B5FFF748FC10BD10B5FFF7DEFC10BD00004FF0FF300849096863 +:2024C0008143074A116000BF6FF050000449103109688143024A1032116000BF70470000D0 +:2024E0008008005810B5FFF709F8FFF707F84FF480701A49096821F4407101434FF0B04209 +:20250000C2F8901000BF00BF1046D0F8900040F400401146C1F8900000BF11481149086047 +:202520000F211048816047F6FF71C160FFF7A8F800BFCA200A4948625320486200BF00202C +:20254000896821F007010143054A916000BF00BFFF201146486200BF10BD000090000058DB +:20256000002800408002002010B50648064908600146086880F3088800BF08464468A0472D +:2025800030BF10BD0070000808ED00E010B5FEF709FA30B100204FF000510870FFF7E4FF93 +:2025A00006E001204107087007204870FF20887010BD704708B54FF0B041896C01434FF075 +:2025C000B04291641146896C0140009100BF08BD08B54FF0B041C96C01434FF0B042D164A6 +:2025E0001146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96CA1 +:202600000140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96C014000913A +:2026200000BF08BD81607047426842EA01424260704742688A4342607047426822EA014243 +:20264000426070470246D0680840884201D1012070470020FCE70A048260704708B506492F +:20266000096801434FF0B042C2F84C11024909680140009100BF08BD4C0100580246D06925 +:202680000840884201D1012070470020FCE7000002480069C0F3C0407047000000400058C6 +:2026A000024602F1800050F82100034B984201D0012070470020FCE70004008042F4806385 +:2026C00040F8213070474FF0B040806800F00C0070474FF0B0400068C0F3005070474FF060 +:2026E000B041096801F0F000B02800D9B02070474FF0B040C06800F0030070474FF0B0402F +:20270000C068C0F30620704700604060704770B505460C4602F0EDF8064672B6286820602D +:2027200065602C6020684460304602F0FDF870BD70B505460C4602F0DCF8064672B6256011 +:20274000686860606C6060680460304602F0ECF870BD70B5044602F0CCF8064672B6206857 +:20276000A04201D1012500E00025304602F0DCF8284670BD70B504460D4602F0BAF80646F1 +:2027800072B620682860206800F004F8304602F0CBF870BD70B5044602F0ABF8054672B6BE +:2027A000D4E900010860D4E900104860284602F0BBF870BD10B50020FDF7A4FF0120FDF7AD +:2027C000A1FF0020FDF7DAFF10BD000010B501EB41030E4C04EBC3035A7D062A04D002EBD3 +:2027E000420304EBC303187500EB4003074C04EBC3035A7500EB400304EBC303197501EBF0 +:20280000410304EBC303587510BD0000F800002010B5154B1B7899421AD001EB4103134C01 +:2028200004EBC3031A7D02EB420304EBC303587500EB400304EBC303597500EB400304EBCA +:20284000C3031A7501EB410304EBC30318750AE000EB4003054C04EBC303597501EB410395 +:2028600004EBC303187510BD88010020F8000020704770477047000010B504463CB908480F +:20288000006858B1002006490968884706E00448006818B1012002490968884710BD00003C +:2028A000540000202DE9FC4106464FF00008771C3878FF284AD1BD1CAC1C2888A0F6014011 +:2028C00010B116283FD129E0618823484088401C81420ED14FF0010800208DF8040004F1E0 +:2028E00008000090A0798DF80500684600F08EF813E061881848C088401C81420DD14FF0B9 +:20290000010801208DF8040004F108000090A0798DF80500684600F079F815E00E48007A00 +:2029200080B100200C4908724FF0010803208DF8040004F108000090A0798DF805006846A5 +:2029400000F064F800E000BF00BF00E000BF00BF4046BDE8FC810000A000002000B587B01B +:20296000244800F0C1FB24480823012223490090022002F0A9F92048801C00210A2201235E +:20298000CDE90232CDE9041008460421CDE900101949088804231A4A022102F026F916483B +:2029A000001D00210A22CDE90212CDE9041008462021CDE90010104908880123114A022139 +:2029C00002F013F90C48801D01210A22CDE90212CDE9041000200421CDE90010064908883C +:2029E0001423094A022102F000F900200249087207B000BDA5280008A0000020D45600081F +:202A0000E4560008F4560008045700082DE9F8430446207920B101283CD003287ED199E092 +:202A200020680078092832D2DFE800F0050618313131312930002BE00020794948744FF082 +:202A4000006008602068C07808702068807848702068407888700020087419E00120704997 +:202A60004874C00608602068C07808702068807848702068407888700020087408E001201F +:202A800000906946022000F0D3F801E000E000BF00BFC2E00026657900BF02216148FFF7B4 +:202AA000FFFD0028F9D1FEF705FB34E05C4B1B7CC3F1080223689919594B1F7C0833F8185C +:202AC000FDF789FB00BFFFF7E3FD0028FBD15448D0E902733A4601680120FEF7AFFA5048EB +:202AE0000068D0E900104E4AD2E9023259405040014310D14A480068083049490860084656 +:202B0000007CC0F108002D1A0846007CC0F108000644002008744248007C00E07CE0C0F1DD +:202B20000800A842C2D9FEF779FA002202213D48FFF7C4FD6DB122689119394A137C083281 +:202B400098182A46FDF747FB3548007C28443449087462E03248007C40B300BF022131483B +:202B6000FFF79EFD0028F9D1FEF7A4FA0CE000BFFFF78EFD0028FBD12948D0E902733A4600 +:202B800001680120FEF75AFA25480068D0E90010234AD2E90232594050400143E7D1FEF74E +:202BA0003DFA002202211F48FFF788FD1C48407C18B301282DD100204FF00051087000BFBE +:202BC00000BF00BF00BF00BFBFF34F8F00BF00BF00BF1548006800F4E06014490843001D6E +:202BE0001149086000BF00BF00BFBFF34F8F00BF00BF00BF00BF00BFFDE7002000F014FA89 +:202C0000002000F011FA03E001210020FEF780FCFAE700BF00BF00E000BF00BFBDE8F88326 +:202C2000A8020020001400580CED00E00000FA05F8B506460C460120064908720A4600946D +:202C4000918810880123002202F0C4F805462846F8BD0000A00000200146074800E00838EB +:202C6000C2798A4202D0054A9042F8D1C2798A4200D0002070470000F873FF1F0070FF1FCC +:202C800070B504460D461646324629462046FDF7A2FA70BD70B504460D4616463246294607 +:202CA0002046FDF7B5FA70BD7047704770B504462068C06800F04000A8B94FF0FF302168C9 +:202CC000C860FEF7EFFA054607E0FEF7EBFA401BB0F57A7F01D9032070BD2068C06800F01F +:202CE00040000028F1D00020F6E710B5FFF716FA10BD0000064A126891B2054A126890B2FE +:202D000003E00146024A126890B28142F9D17047282800402DE9F04132480068C0F3802031 +:202D200040B100BF304800680068C068C0F380000028F7D12C4800680068806820F4806030 +:202D400029490968096888602848047804EB4400274901EBC000876800F006F90546AF42E2 +:202D600004D200260120234908700FE0224800882844B84205D22048068800201D49087040 +:202D800004E0781B86B201201A49087022E004EB4400174901EBC0008068A84207D200207C +:202DA00004EB4401124A02EBC10188600CE004EB44000F4901EBC0008068401B04EB440152 +:202DC0000B4A02EBC101886004EB4400084901EBC000447D062CDAD1304600F073F8BDE8C3 +:202DE000F0810000082800400400002088010020F8000020900100200C00002010B500BFAC +:202E000012480068C0F38060F0B100BF0F480068C0F30070C0B9FEF771FBFEF76FFB00BF23 +:202E20000A48001F006840F480304FF0B041C1F8900000BF00BF0846D0F8900020F4803074 +:202E4000C1F8900000BF00BF10BD00009400005810B5FFF7D3FF00F001F810BD08B54FF4AF +:202E600080104FF0B041096D01434FF0B04211651146096D0140009100BF00BF3F2010495C +:202E8000886000BF00BF886100BF00BF496841EA00410B4A516000BF00BF1146496941EA90 +:202EA0000041516100BF00BF114649680143516000BF00BF114649690143516100BF08BDA3 +:202EC000000C005810B504463CB9FFF713FF214908600320FEF778FA3AE0012C03DC1E489A +:202EE0000078012801D0601E84B200BF1B4800680068C068C0F380000028F7D017480068A9 +:202F00000068C06800F0800060F49060134909680968C8604FF40020114908600320FEF7CA +:202F20000FFA104800686FF30F0020430D490860FFF7E0FE074908600848006800688068A2 +:202F400040F480600549096809688860AFF3008010BD00008C01002008000020040000205D +:202F60000C0800581428004070B50F480068401CB8B1FFF7BFFE04460B480068A04203D350 +:202F800009480068041B05E008480088051B06480068441906480078444306480078C44052 +:202FA00000E00024A0B270BD8C0100200A00002009000020080000207FB505466C462346CC +:202FC00005F10C0221214FF6664002F0C9F9A07B04B070BD7FB505466C46234605F10C0272 +:202FE0000F214FF6684002F0BBF9A07B04B070BD2DE9FF4104460D46E84600261CB1C8F83E +:203000000040301DC6B21DB1C8F80450301DC6B26F463B466A4631464FF6544002F0A0F943 +:20302000B87B04B0BDE8F0817FB504466D462B46002211464FF6524002F092F90CB1E87B04 +:203040002070A87B04B070BD1FB56C462346002211464FF65A4002F083F9A07B04B010BD8B +:203060002DE9F04105466C1C2078052804D03E2805D0FF281ED10FE0FDF7B6FA1BE0A61CFC +:203080003078012805D10E490E480078FFF7EAF800E000BF00BF0EE0A71C3888042803D0BE +:2030A000A0F2074020B903E00020FDF777FB00BF00BF00E000BF00BF0120BDE8F0810000E2 +:2030C0001B8107001800002010B50020034908770349087000F014F810BD0000AC0000200C +:2030E000CC000020704700000449097F034A42F821001146097F491C11777047AC00002061 +:2031000010B5FDF7B2FAFDF74BFCFDF7A3FCFDF71FFDFEF75DFDFEF75CFDFEF75BFDFFF78C +:20312000C1F9FFF746FA00F009FAFFF7A2FBFFF7BBFDFFF713FCFDF741FBFFF799FBFFF7B6 +:20314000D1FF10BD2DE9F0470646771C4FF000093878FF281FD107F10208B8F8000000F4F1 +:203160007F40B0F5406F13D100250BE0174850F82510304688478146B9F1000F00D005E0F2 +:20318000681CC5B21148007FA842EFDC00BF00E000BF00BF00E000BF00BFB9F1000F06D09D +:2031A000B9F1010F08D0B9F1020F09D106E03046FFF756FF044605E0012403E0002401E005 +:2031C000012400BF00BF2046BDE8F087AC0000207047000070B505460C4616460948006870 +:2031E000A0F8095007480068C47222463146054800680C30FCF7EFFF03480021026908461B +:20320000904770BDDC000020D802002008B509E069460748FFF7AEFA0649096908690099A7 +:20322000FFF786FA0248FFF794FA0028F0D008BD640000200000032010B5FEF739F810BD3E +:2032400010B5FEF75BF9FEF759F900BF0F48006840F001004FF0B041C1F8900000BF00BF73 +:2032600000BF0A480068C0F340000028F8D04FF480400649091D096821F4404101434FF0F0 +:20328000B042C2F8941000BF10BD00009000005810B5FDF74DFB2E48006840F470002C4972 +:2032A00008600020FFF7D8FC044674B1A0792949294A11604FF0B041D1F89C1021F47C5157 +:2032C00041EA0021116000BF00BF00BF4FF0B040006840F480304FF0B041086000BF012001 +:2032E0001E49096821F0070101431C4A116000BF00BF00BF1948006800F007000128F8D1D3 +:2033000000BF00BF4FF0B0400068C0F340400028F7D002204FF0B041896821F003010143DA +:203320004FF0B042916000BF00BF00BF4FF0B040806800F00C000828F7D100BF4FF0B04035 +:20334000006820F001004FF0B041086000BF10BD88ED00E0FECAFECA9C000058004000585F +:2033600010B54FF400404FF0B041896821F4004101434FF0B042916000BF01F095F810BD1E +:2033800070B5044626460B48FFF7BEF90A484568B0682860F068E860084868600548A860A6 +:2033A000FEF736FC064930680860064970680860002070BD3C0A0320000003202C0A0320D6 +:2033C0006C0000207000002070B504460D4601200349496809680872FEF736FC002070BD92 +:2033E0000000032010B5FEF737FC10BD10B50B480B4908600B4848600B4888600B48086229 +:203400000B48C8600B4808610B4848610B4888610B48C861FEF740FC10BD0000300103206F +:203420000000032050010320600103206C010320740103207C010320980103209C0103202D +:20344000A801032010B5044621460348FFF770F90248FEF75BFC10BD640000200D32000852 +:2034600010B504461248FFF74FF91248FFF74CF91148006911490860A068096888600F49D3 +:20348000E0680968C8600A480C49096808610B492068096808600949606809684860074992 +:2034A000206909684861054960690968886110BDB401032064000020000003207C00002010 +:2034C00070B5044625460948FFF71EF90848C668A868306005487060FEF792FC0549286818 +:2034E0000860054968680860002070BD440A032000000320740000207800002070B5044662 +:203500000D4610200349C96809680872FEF780FC002070BD000003207047000010B5054816 +:20352000FFF7F2F80348044949690860FEF798FC10BD0000BC01032000000320704710B524 +:203540000446002001F0DCFE10BD000010B50446607A0F2802D0607A0E2807D121460748D9 +:20356000FFF7E6F8002001F057FD06E021460448FFF7DEF8024801F06DFD10BD4C000020CF +:20358000D40000201FB504460A48FFF7BDF80A4804600A48FFF7B8F8012009490870094832 +:2035A000006830B102940848009006480168684688471FBD4C000020DC000020D4000020E0 +:2035C000E0000020D80200204D3500083EB504460B4804600B48FFF797F80120FDF71AFA72 +:2035E0000120094908700948006840B10294084800900848019005480168684688473EBDB1 +:20360000F0000020E4000020F4000020F80200203F3500081936000810B5044621460348D4 +:20362000FFF786F8014801F089FE10BDE400002090F8281001F0010139B10168496821F4B8 +:203640000031C26A11430268516090F8281001F00201022907D10168496821F48031026B9A +:2036600011430268516090F8281001F00401042907D10168496821F48021426B11430268E5 +:20368000516090F8281001F00801082907D10168496821F40041826B11430268516090F862 +:2036A000281001F01001102907D10168896821F48051C26B11430268916090F8281001F0F2 +:2036C0002001202907D10168896821F40051026C11430268916090F8281001F04001402970 +:2036E00013D10168496821F48011426C114302685160416CB1F5801F07D10168496821F410 +:20370000C001826C11430268516090F8281001F08001802907D10168496821F40021C26C5A +:20372000114302685160704738B504460020C4F88800FDF7B7FD05462068006800F00800ED +:2037400008280CD16FF07E402B4600224FF400110090204600F044FE08B1032038BD2068D7 +:20376000006800F0040004280CD16FF07E402B4600224FF480010090204600F031FE08B1A2 +:203780000320EBE72020C4F88000C4F8840000BF002084F87C0000BF00BFDFE770B50546ED +:2037A000AC6A0020A4F85E00A4F856002046FEF71BF870BD0168096821F490710268116081 +:2037C00001688968044A1140026891602021C0F884100021C1667047FEFFFFEF10B504460F +:2037E0002068006820F04000216808602020C4F88000002020672046FEF7D6F910BD00007E +:203800002DE9FC5F04464FF00009002000908346FE492068884200D100E000BF2169A06891 +:20382000084361690843E16940EA010A606E40EA0A0A20680068F649084040EA0A00216869 +:2038400008602068406820F44050E168084321684860D4F818A0ED492068884202D0206AFF +:2038600040EA0A0A20688068EA49084040EA0A00216888602068C06A20F00F00616A084393 +:203880002168C86200BFE4492068884216D10320E2490968014031B1012908D0022904D06D +:2038A000032908D105E0012507E0022505E0042503E0082501E0102500BF1FE0D349206854 +:2038C00088421AD14FF44060D4490968014049B1B1F5806F0AD0B1F5006F05D0B1F5406FD9 +:2038E00008D105E0002507E0022505E0042503E0082501E0102500BF00E0102500BFC34904 +:203900002068884270D135B1022D46D0042D6CD0082D6BD1C7E0FDF737FE616A09B901218C +:2039200038E0616A012901D1022133E0616A022901D104212EE0616A032901D1062129E07E +:20394000616A042901D1082124E0616A052901D10A211FE0616A062901D10C211AE0616ABD +:20396000072901D1102115E0616A082901D1202110E0616A092901D140210BE0616A0A2907 +:2039800001D1802106E0616A0B2902D14FF4807100E00121B0FBF1FBCAE0606A08B90120D9 +:2039A0003BE0606A012801D1022036E0606A022801D1042031E0606A032801D106202CE0FB +:2039C000606A042801D1082027E0606A052801D10A2022E0606A062801D10C201DE0606A3E +:2039E000072804D1102018E056E21AE09DE0606A082801D1202010E0606A092801D14020C3 +:203A00000BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001208149B1FBF0FB02 +:203A200086E0FDF7D5FD616A09B9012138E0616A012901D1022133E0616A022901D10421A9 +:203A40002EE0616A032901D1062129E0616A042901D1082124E0616A052901D10A211FE073 +:203A6000616A062901D10C211AE0616A072901D1102115E0616A082901D1202110E0616A96 +:203A8000092901D140210BE0616A0A2901D1802106E0616A0B2902D14FF4807100E0012177 +:203AA000B0FBF1FB44E0606A08B9012038E0606A012801D1022033E0606A022801D10420A3 +:203AC0002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0FC +:203AE000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A20 +:203B0000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120FF +:203B20004FF40041B1FBF0FB02E00120009000BF00BFBBF1000F0AD0606800EB4000584534 +:203B400003D860680003584502D201200090F5E235B1022D74D0042D65D0082D6FD12CE185 +:203B6000FDF712FD0646606A08B9012238E0606A012801D1022233E0606A022801D1042248 +:203B80002EE0606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE035 +:203BA000606A062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A59 +:203BC000092801D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012237 +:203BE0009446002330461946FCF7C4FA4FF4807200238C46A0FB021E0CFB02E200FB032351 +:203C0000606840088C461CEB00070DE000800040F369FFCFFFF4FF11003801408800005881 +:203C20000024F4000CE068E043F10001D4F804C0624600233846FCF79DFA81461EE11AE1DF +:203C4000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328B3 +:203C600001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D18D +:203C80000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D14022DD +:203CA0000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023F7487F +:203CC0001946FCF757FA4FF4807200238C46A0FB021E0CFB02E200FB0323606840088C466E +:203CE0001CEB000743F10001D4F804C0624600233846FCF73FFA8146C0E0FDF769FC064670 +:203D0000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328F2 +:203D200001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D1CC +:203D40000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D140221C +:203D60000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023304687 +:203D80001946FCF7F7F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C46FC +:203DA0001CEB000743EB0201D4F804C0624600233846FCF7DFF9814660E0606A08B901226B +:203DC00038E0606A012801D1022233E0606A022801D104222EE0606A032801D1062229E0DD +:203DE000606A042801D1082224E0606A052801D10A221FE0606A062801D10C221AE0606A1D +:203E0000072801D1102215E0606A082801D1202210E0606A092801D140220BE0606A0A2866 +:203E200001D1802206E0606A0B2802D14FF4807200E00122944600234FF400401946FCF74E +:203E400099F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C461CEB0007DD +:203E600043EB0201D4F804C0624600233846FCF781F9814602E00120009000BF00BFB9F545 +:203E8000407F06D3B9F5801F03D22068C0F80C9098E20120009095E2E069B0F5004F70D16C +:203EA000012D06D0022D4FD0042D6BD0082D6AD1E1E0FDF77BFB0646606A08B9012038E099 +:203EC000606A012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A30 +:203EE000042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A0728BD +:203F000001D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D1C8 +:203F2000802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EB5100B0FB76 +:203F4000F1F01FFA80F9E5E0606A08B901203BE0606A012801D1022036E0606A022801D19F +:203F6000042031E0606A032801D106202CE0606A042801D1082027E0606A052804D10A2026 +:203F800022E0DFE02CE0C2E0606A062801D10C201AE0606A072801D1102015E0606A0828D8 +:203FA00001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D1C3 +:203FC0004FF4807000E001203449B1FBF0F04000616800EB5100B0FBF1F01FFA80F999E0C8 +:203FE000FDF7F6FA0646606A08B9012038E0606A012801D1022033E0606A022801D10420E9 +:204000002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0B6 +:20402000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606ADA +:20404000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120BA +:20406000B6FBF0F04000616800EB5100B0FBF1F01FFA80F94EE0606A08B901203AE0606A8E +:20408000012801D1022035E0606A022801D1042030E0606A032803D106202BE00024F400E2 +:2040A000606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A60 +:2040C000072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A28AA +:2040E00001D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0400061684B +:2041000000EB5100B0FBF1F01FFA80F902E00120009000BF00BFB9F1100F10D3B9F5803F1B +:204120000DD24FF6F07009EA00000190C9F3420101980843019001982168C86042E1012075 +:2041400000903FE1012D06D0022D4ED0042D6ED0082D6DD1DDE0FDF729FA0646606A08B9D1 +:20416000012038E0606A012801D1022033E0606A022801D104202EE0606A032801D1062027 +:2041800029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE040 +:2041A000606A072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A31 +:2041C0000A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F0616800EB5100BB +:2041E000B0FBF1F01FFA80F9DFE0606A08B901203AE0606A012801D1022035E0606A02282C +:2042000001D1042030E0606A032801D106202BE0606A042801D1082026E0606A052801D1E1 +:204220000A2021E0606A062803D10C201CE026E0B8E0606A072801D1102015E0606A0828D7 +:2042400001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D120 +:204260004FF4807000E001205C49B1FBF0F0616800EB5100B0FBF1F01FFA80F995E0FDF74D +:20428000A7F90646606A08B9012038E0606A012801D1022033E0606A022801D104202EE07C +:2042A000606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0606A58 +:2042C000062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A0928D1 +:2042E00001D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120B6FB98 +:20430000F0F0616800EB5100B0FBF1F01FFA80F94BE0606A08B9012038E0606A012801D1E6 +:20432000022033E0606A022801D104202EE0606A032801D1062029E0606A042801D108206A +:2043400024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D1102015E087 +:20436000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B +:204380000B2802D14FF4807000E001204FF40041B1FBF0F0616800EB5100B0FBF1F01FFA29 +:2043A00080F902E00120009000BF00BFB9F1100F06D3B9F5803F03D22068C0F80C9001E0D2 +:2043C000012000900120A4F86A00A4F868000020E06620670098BDE8FC9F00000024F40024 +:2043E0002DE9F04104460D4617469846069E4AE0701C002847D0FCF755FFA0EB0800B04239 +:2044000000D8C6B92068006820F4D070216808602068806820F00100216888602020C4F822 +:204420008000C4F8840000BF002084F87C0000BF0320BDE8F0812068006800F0040010B346 +:204440002068C069C0F3C020E8B14FF40060216808622068006820F4D0702168086020682C +:20446000806820F00100216888602020C4F88000C4F88400C4F8880000BF002084F87C00FB +:2044800000BF0320D5E72068C0692840A84201D1012000E00020B842AAD00020C9E710B57F +:2044A0000020FDF7F1FF10BD002002490860024908607047800000208400002070B504463B +:2044C0000D4600F019FA064672B63DB1012D0BD10848006820430749086006E005480068AC +:2044E000A0430449086000E000BF00BF304600F01EFA70BD8400002070B504460D464FF076 +:20450000FF3000F03FF870BD7047000070B5044600F0F5F9054672B604480068A0430349BE +:204520000860284600F006FA70BD00008C000020704770472DE9F04105460F46144600F03D +:20454000DEF9064672B6284600F04AFD034941F82040304600F0EEF9BDE8F08138130020B8 +:2045600070B5044600F0CBF9054672B604480068204303490860284600F0DCF970BD00007A +:204580008C0000202DE9F04706464E48D0F80080006830404B49086062E0002400E0641C5E +:2045A000494850F834004949096808404549096808400028F3D0444850F83400434909686C +:2045C00008404049096800EA01053F4800EBC4004068284028B94FF0FF303B4901EBC401DF +:2045E0004860394901EBC401496801EA050000F0F7FC37490860344800EBC40040680A781F +:20460000012191408843304901EBC401486000F076F9074672B62E480178012088402D49E8 +:20462000096881432B48016002240DE0601E264951F8300026490A78012191408843611ECA +:20464000214A42F83100641E002CEFD1384600F071F921491E4A126851F82200804700BF01 +:204660001C48006819490968084016490968084030B11A4800681A490968084000288CD0F0 +:20468000FFF757FF00F03BF9814672B6114800680E49096808400B490968084038B90F4895 +:2046A00000680F490968084008B9FFF72DFF484600F040F9FFF73CFF0248C0F80080BDE88F +:2046C000F087000090000020B81300208C0000209C00002088000020381300209400002099 +:2046E0009800002070B5044600F009F9054672B604480068204303490860284600F01AF9F2 +:2047000070BD00009400002070B504460D4600F0F6F8064672B608480068204306490860D2 +:20472000064850F835002043044941F83500304600F000F970BD000088000020B813002071 +:2047400070B5044611480178012000FA01F610480568046004E00E4801683046FFF7CCFE04 +:204760000C4800680A49096808400028F3D0304600F036FC054908600648006804490968C4 +:204780008843044908600248056070BD9C000020980000209400002070B50A46214C247817 +:2047A000A0420CD11F4C24781F4D2C7000EB40041E4D05EBC404647D1A4D2C7022E000EB08 +:2047C00040041A4D05EBC404237D00EB400405EBC404617D00EB400405EBC404647D03EB5B +:2047E0004305124E06EBC5056C7506290AD000EB4004354605EBC404247D01EB410506EB46 +:20480000C5052C75012400EB4005084E06EBC5052C73044C2478062C03D112B9E41F044D17 +:204820002C6070BD8801002089010020F80000208C01002002480068C0F302207047000069 +:204840000CED00E010B5002804DB0A07130E054A135406E00A07140E034A00F00F031B1F29 +:20486000D45410BD00E400E018ED00E000BF00BF00BFBFF34F8F00BF00BF00BF09480068D7 +:2048800000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BFAB +:2048A00000BFFDE70CED00E00000FA0500BF00BF00BFBFF34F8F00BF00BF00BF09480068BA +:2048C00000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BF6B +:2048E00000BFFDE70CED00E00000FA05EFF310807047EFF310807047EFF310807047EFF3E0 +:204900001080704702E008C8121F08C1002AFAD170477047002001E001C1121F002AFBD157 +:20492000704780F31088704780F31088704780F31088704780F3108870472DE9F04FC9B0EA +:2049400006460F4690469946DDF84CB1DDF848A103AD0722002101A8FEF79CF900242E7082 +:20496000641C6F70641C85F80280641C1822002143A8FEF78FF93F20ADF80C018A20ADF8B6 +:204980000E0103A84590469401A8479007204890002143A800F094FB002803DAFF2049B087 +:2049A000BDE8F08F9DF8040010B19DF80400F6E7BDF80500A9F80000BDF80700AAF800004A +:2049C000BDF80900ABF800000020E8E72DE9F04FC7B006460F4690469946DDF844B1DDF8C6 +:2049E00040A101AD0020009000242E70641C6F70641C85F80280641C85F80390641C85F84B +:204A000004A0641C85F805B0641C5298A871641C5398C5F80700241D5498E872641C18224D +:204A2000002141A8FEF736F93F20ADF804018620ADF8060101A843904494CDF814D10120CE +:204A40004690002141A800F03BFB002803DAFF2047B0BDE8F08F9DF8000010B19DF8000026 +:204A6000F6E70020F4E72DE9F04FC9B08046894692469B46559F539D03AE05A82844029002 +:204A800005A82844401C3844019000200090002486F80080641CA6F80190A41CA6F803A012 +:204AA000A41C86F805B0641C5298B071641CF571641C2A4606F108005499FEF7E1F82C4478 +:204AC00002980770641C3A460298401C5699FEF7D7F83C44019957980880A41C0199589841 +:204AE0004880A41C1822002143A8FEF7D3F83F20ADF80C018320ADF80E0103A84590469466 +:204B0000CDF81CD101204890002143A800F0D8FA002803DAFF2049B0BDE8F08F9DF8000046 +:204B200010B19DF80000F6E70020F4E770B5C8B0044602AE00200190002534706D1C182273 +:204B4000002142A8FEF7A6F83F20ADF808018520ADF80A0102A84490459501A8469001205D +:204B60004790002142A800F0ABFA002802DAFF2048B070BD9DF8040010B19DF80400F7E7A5 +:204B80000020F5E7F0B5C7B004460F4601AE00200090002534706D1C22463946701CFEF745 +:204BA0006FF825441822002141A8FEF773F83F20ADF804018E20ADF8060101A843904495C9 +:204BC000CDF814D101204690002141A800F078FA002802DAFF2047B0F0BD9DF8000010B1AB +:204BE0009DF80000F7E70020F5E72DE9F04FC7B081460E4692469B460DF10408012E01D19B +:204C0000022104E0022E01D1102100E000210DF107000D18032200216846FEF73BF80024EF +:204C2000A8F80090A41C88F80260641C012E02D0022E04D101E0022705E0102703E04720AC +:204C400047B0BDE8F08F00BF3A46514608F10300FEF716F83C44A5F800B0A41C5098A870D7 +:204C6000641C5198E870641C52982871641C53986871641C5498A871641C1822002141A8E3 +:204C8000FEF708F83F20ADF804014FF48270ADF8060101A843904494CDF814D1032046903E +:204CA000002141A800F00CFA002801DAFF20C7E79DF8000010B19DF80000C1E7BDF80110CB +:204CC000559801800020BBE72DE9FF4FC7B0044690469946DDF850B10DF1040A012C01D1E9 +:204CE000022104E0022C01D1102100E000210DF105000F18032200216846FDF7CBFF00257A +:204D00008AF800406D1C012C02D0022C04D101E0022605E0102603E047204BB0BDE8F08FB9 +:204D200000BF32460AF101004899FDF7A9FF354487F800806D1C87F801906D1C18220021CE +:204D400041A8FDF7A7FF3F20ADF804014FF48170ADF8060101A843904495CDF814D10320C5 +:204D60004690002141A800F0ABF9002801DAFF20D3E79DF8000010B19DF80000CDE7BDF88F +:204D80000100ABF800000020C7E700B587B0002000901822002101A8FDF77CFF3F20ADF88E +:204DA000040040F20110ADF80600CDF814D001200690002101A800F083F9002802DAFF2048 +:204DC00007B000BD9DF8000010B19DF80000F7E70020F5E72DE9F047C8B0074688469146E3 +:204DE0001E46DDF840A102AD0020019000242F80A41CA5F80280A41C85F80490641C6E7157 +:204E0000641C32465146A81DFDF73AFF34441822002142A8FDF73EFF3F20ADF808014FF4D3 +:204E20008370ADF80A0102A84490459401A8469001204790002142A800F042F9002803DAC6 +:204E4000FF2048B0BDE8F0879DF8040010B19DF80400F6E70020F4E770B5C8B0044602AEBD +:204E60000020019000253480AD1C1822002142A8FDF710FF3F20ADF808011820ADF80A01A2 +:204E800002A84490459501A8469001204790002142A800F015F9002802DAFF2048B070BDF2 +:204EA0009DF8040010B19DF80400F7E70020F5E7F0B5C7B005460E4601AF002000900024E6 +:204EC0003D70641C7E70641C1822002141A8FDF7E1FE3F20ADF804010F20ADF8060101A893 +:204EE00043904494CDF814D101204690002141A800F0E6F8002802DAFF2047B0F0BD9DF832 +:204F0000000010B19DF80000F7E70020F5E72DE9F041C8B007460C46904602AE00200190CC +:204F2000002537706D1C74706D1C22464146B01CFDF7A6FE25441822002142A8FDF7AAFE12 +:204F40003F20ADF808010C20ADF80A0102A84490459501A8469001204790002142A800F09E +:204F6000AFF8002803DAFF2048B0BDE8F0819DF8040010B19DF80400F6E70020F4E700008D +:204F800000B589B0FEF732FA0E4A00210220FFF7D1FA0D4801900D48029001A90C4800F0EB +:204FA000BBF90C4803900C4804900C48059040F23C50069003A8FEF753FAFEF713FA09B089 +:204FC00000BD0000C95300080807032055040008570400082009032014080320CC0103207F +:204FE00001460022080C000408B91022090401F07F4008B90832090201F0704008B9121DE9 +:205000000901044800EB117000780244C2F11F00704700001457000810B504460120FFF7EE +:2050200061FB10BD10B504460120FFF789FB10BD70B505460C460549606808600448C5611E +:2050400000F010F82068FEF79DFA70BD54000020D802002010B5044600210120FFF754FB13 +:2050600010BD000002490160024901617047000081330008C933000800B587B000200090F7 +:205080001822002101A8FDF705FE0320ADF80400ADF80600CDF814D001200690002101A874 +:2050A00000F00EF8002802DAFF2007B000BD9DF8000010B19DF80000F7E70020F5E700009E +:2050C0002DE9F84F04468A460020FDF7D5FB4FF000092188608861F39F2087B2217B384636 +:2050E000A268FEF777F83BE048F2E800FFF79AFF31E069461F48FDF73DFB0098407A0F289A +:205100000DD1009800F10B067088B84202D13078216908707078F0B14FF001091BE0009843 +:2051200000F10B05B5F80100B84210D10098807AC01E00F0FF086069404501DD404600E0EC +:2051400060696061E91CD4E90402FBF744F8287808B14FF001090748FDF7FBFA0028C8D035 +:20516000B9F1000FC0D00120FDF786FB0020BDE8F88F00004C0000200EB51A48FDF7E9FA9C +:2051800000BB19480078E8B102A91648FDF7F2FA1648C06968B10298019001208DF8000088 +:2051A0001248C169684688479DF800000E49087002E001200C4908700B48007818B102988C +:2051C000FEF740F903E007480299FDF7A0FA0548FDF7BFFA28B90448007810B10148FFF7A7 +:2051E00039FF0EBDD4000020E0000020D80200202DE9F041044634480078062811D13248AF +:2052000000783249087030480470062004EB44012F4A02EBC1014875C01F2E490860002614 +:205220004EE0FDF7A1FE064604EB4400284901EBC0008068304404EB4401254A02EBC10163 +:20524000886004EB4400114601EBC00087681E48007800EB400001EBC0008068B84224D8AE +:205260001948057805EB450001EBC00090F815800BE005EB4500164901EBC000457D05EB75 +:20528000450001EBC00090F81580B8F1060F07D008EB48000E4901EBC0008068B842E8D98A +:2052A00029462046FDF792FA0AE0074801782046FDF7AEFA0448007804490870024804709E +:2052C0003046BDE8F08100008801002089010020F80000208C010020FBF7F6FFFDF7B8FD9A +:2052E000FBF7C4F9FDF7ACFFFDF7E6F8FDF7FAF8FBF79CF803E04FF0FF30FFF743F9FAE7BE +:2053000010B504460220FFF7EDF910BD10B504460220FFF715FA10BD70B505460C460549A0 +:20532000606808600448C56100F010F82068FEF74DF970BD5C000020F802002010B504463E +:2053400000210220FFF7E0F910BD0000024901600249016170470000C1340008FD34000828 +:205360002DE9F04105460C4616461F460020FBF751FB13480068A0F8095011480068C4727F +:20538000224631460E4800680C30FAF724FF0D48002102690846904748F2E800FFF7B6FF4D +:2053A000074800688078C21C0548016807F10800FAF711FF0120FBF72DFBBDE8F081000058 +:2053C000F0000020F80200200EB51A48FDF7C1F900BB19480078E8B102A91648FDF7CAF9E3 +:2053E0001648C06968B10298019001208DF800001248C169684688479DF800000E490870D7 +:2054000002E001200C4908700B48007818B10298FEF718F803E007480299FDF778F905480A +:20542000FDF797F928B90448007810B10148FFF785FF0EBDE4000020F4000020F8020020C2 +:20544000000000480100000000000048010000000000004801000000000000480100000028 +:20546000000000480100000000000048010000000000004801000000000000480100000008 +:205480000000004801000000000000480100000000000048010000000000004801000000E8 +:2054A0000000004801000000000000480100000000000048010000000000004801000000C8 +:2054C0000000004801000000000000480100000000000048010000000000004801000000A8 +:2054E000000000480100000000000048010000000000004801000000000000480100000088 +:20550000000000480100000000000048010000000000004801000000000000480100000067 +:20552000000000480100000000000048010000000000004801000000000000480100000047 +:2055400000000048010000000000004801000000000000000000000000000000405400081D +:20556000C4010320C8010320220404006C7AD8AC5772123456789ABCDEF0123456789ABC58 +:20558000DEF0FEDCBA0987654321FEDCBA098765432109534D54435F544B525F4F54410090 +:2055A000000000000000000000000000000000000000000044000800400508013A799C0002 +:2055C000F4010000FFFFFFFF48010100000020001000000001000000030000000500000057 +:2055E0000100000001000000060000000A000000200000000200000004000000080000006B +:205600001000000040000000800000000001000000020000000000000000000000000000B7 +:205620000000000001000000020000000300000004000000A0860100400D0300801A060049 +:2056400000350C0040420F0080841E0000093D0000127A000024F40000366E010048E80196 +:20566000006CDC0200000000000000000000000000000000010000000300000002000000DA +:205680000200000001000000020000000200000006000000040000000300000002000000F4 +:2056A00004000000040000000C0000000800000006000000040000000800000004000000B8 +:2056C0000C000000080000000600000004000000080000008FE5B3D52E7F4A982A487ACC61 +:2056E00020FE000019ED82AEED214C9D4145228E22FE000019ED82AEED214C9D4145228EA6 +:2057000023FE000019ED82AEED214C9D4145228E24FE0000040302020101010100000000D4 +:20572000000000005457000804000020900100009402000874570008000003204C0A000017 +:205740009402000874570008940100203422000014490008011B05120DFF01861204124832 +:205760001A100453093D32100243015AFF0101FF1100000001FF01FF01FF01FF01FF01FF6F +:2057800001FF01FF01FF01FF01560000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:2057A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09 +:2057C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9 +:2057E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9 +:20580000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8 +:20582000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88 +:20584000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF68 +:20586000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48 +:20588000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28 +:2058A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08 +:2058C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8 +:2058E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8 +:20590000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7 +:20592000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87 +:20594000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67 +:20596000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47 +:20598000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27 +:2059A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07 +:2059C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7 +:2059E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7 +:205A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6 +:205A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86 +:205A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66 +:205A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46 +:205A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF26 +:205AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06 +:205AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6 +:205AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:205B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5 +:205B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85 +:205B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF65 +:205B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF45 +:205B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF25 +:205BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05 +:205BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5 +:205BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5 +:205C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4 +:205C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84 +:205C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64 +:205C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF44 +:205C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24 +:205CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04 +:205CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4 +:205CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4 +:205D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3 +:205D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83 +:205D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63 +:205D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43 +:205D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF23 +:205DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03 +:205DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3 +:205DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3 +:205E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2 +:205E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82 +:205E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF62 +:205E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF42 +:205E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF22 +:205EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02 +:205EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2 +:205EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2 +:205F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1 +:205F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81 +:205F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61 +:205F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41 +:205F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21 +:205FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01 +:205FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1 +:205FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1 +:20600000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0 +:20602000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80 +:20604000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60 +:20606000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40 +:20608000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20 +:2060A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00 +:2060C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0 +:2060E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0 +:20610000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F +:20612000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F +:20614000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F +:20616000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F +:20618000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F +:2061A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF +:2061C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF +:2061E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF +:20620000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E +:20622000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E +:20624000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E +:20626000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E +:20628000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E +:2062A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE +:2062C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE +:2062E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE +:20630000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D +:20632000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D +:20634000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D +:20636000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3D +:20638000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1D +:2063A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD +:2063C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD +:2063E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD +:20640000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C +:20642000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C +:20644000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C +:20646000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C +:20648000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C +:2064A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC +:2064C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC +:2064E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC +:20650000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B +:20652000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B +:20654000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5B +:20656000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B +:20658000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1B +:2065A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB +:2065C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB +:2065E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB +:20660000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9A +:20662000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A +:20664000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A +:20666000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A +:20668000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A +:2066A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA +:2066C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA +:2066E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA +:20670000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99 +:20672000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79 +:20674000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59 +:20676000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39 +:20678000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19 +:2067A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9 +:2067C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9 +:2067E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9 +:20680000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98 +:20682000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78 +:20684000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF58 +:20686000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38 +:20688000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF18 +:2068A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8 +:2068C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8 +:2068E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8 +:20690000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97 +:20692000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77 +:20694000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57 +:20696000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37 +:20698000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF17 +:2069A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7 +:2069C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7 +:2069E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7 +:206A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF96 +:206A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76 +:206A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF56 +:206A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF36 +:206A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF16 +:206AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6 +:206AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6 +:206AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6 +:206B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95 +:206B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF75 +:206B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55 +:206B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35 +:206B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15 +:206BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5 +:206BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5 +:206BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5 +:206C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94 +:206C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF74 +:206C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF54 +:206C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF34 +:206C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14 +:206CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4 +:206CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4 +:206CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB4 +:206D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93 +:206D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73 +:206D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53 +:206D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33 +:206D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13 +:206DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3 +:206DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3 +:206DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3 +:206E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF92 +:206E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72 +:206E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF52 +:206E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32 +:206E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF12 +:206EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2 +:206EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2 +:206EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2 +:206F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91 +:206F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71 +:206F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF51 +:206F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31 +:206F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11 +:206FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1 +:206FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1 +:206FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1 +:20700000401500201573000807C000081DB6000803C00008457B0008B5D30008000000009E +:20702000000000000000000000000000D9C30008057C0008000000006DC00008DBC3000848 +:207040002F73000809C000082F730008C9C300082F7300082F730008077C0008457C0008CF +:207060004F7C0008597C0008637C0008497B00082F7300082F7300082F7300082F73000805 +:207080002F7300082F730008757900082F7300082F7300082F7300082F7300086D7C00080D +:2070A0002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F73000880 +:2070C0002F7300082F7300082F7300082F730008A5D300082F7300082F7300082F7300088A +:2070E000117C000819C300082F7300082F73000863B900086BB900082F730008D1BD000833 +:207100002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F7300081F +:207120002F7300082F7300082F7300082F7300082F7300082F7300082F73000800000000A9 +:20714000BC03010881321042010325093D72111319F0420872124B91ED10721912FD3A01D8 +:20716000104115FF8F0C081254024C401AFF0101550A555CA80B4B300158091A705972A162 +:207180000A64387C092AA44132020000000000000000000000000000000000000000000081 +:2071A0000000000000000000000000000000000000000000000000000000000000000000CF +:2071C0000000000000000000000000000000000000000000000000000000000000000000AF +:2071E00000000000000000000000000000000000000000000000000000000000000000008F +:2072000000000000000000000000000000000000000000000000000000000000000000006E +:2072200000000000000000000000000000000000000000000000000000000000000000004E +:2072400000000000000000000000000000000000000000000000000000000000000000002E +:04726000000000002A +:20730000DFF80CD000F0E6FA0048004715FC0008401500200648804706480047FEE7FEE759 +:20732000FEE7FEE7FEE7FEE7FEE7FEE7FEE7FEE7B9C40008017300082DE9F05F0546002054 +:2073400092469B4688460646814640241BE0284641464746224600F007F953465A46C01A47 +:20736000914110D311461846224600F016F82D1A67EB01084F4622460120002100F00DF867 +:2073800017EB00094E41201EA4F10104DFDC484631462A464346BDE8F09F202A04DB203A0B +:2073A00000FA02F1002070479140C2F1200320FA03F319439040704710B540EA0104034632 +:2073C000A40703D009E010C9121F10C3042AFAD203E011F8014B03F8014B521EF9D210BDE8 +:2073E000D2B201E000F8012B491EFBD270470022F6E710B513460A4604461946FFF7F0FF1E +:20740000204610BD421C10F8011B0029FBD1801A70472DE9F04D81EA030404F0004B21F05C +:20742000004514464FF0000A23F0004150EA050220D054EA01021DD0C5F30A570246C5F398 +:207440001303C1F31300C1F30A5640F4801543F48013A7EB0608101BD64608F2FD3873EB34 +:20746000050002D308F1010801E092185B41B8F1000F03DA00200146BDE8F08D00204FF488 +:207480008011064684460EE0171B73EB050705D3121B63EB050306434CEA010C49084FEA4A +:2074A000300092185B4150EA0107EDD152EA030012D082EA040083EA0501084305D0101B07 +:2074C000AB4106D20122002306E000224FF0004302E06FF0010253101AEB06004CEB0851D6 +:2074E00010EB0A0041EB0B01BDE8F04D00F04CB80EB540F2334102910021CDE900110A4645 +:207500000B4600F050F803B000BDC1F30A5210B5C1F3130140F2FF3341F480119A4201DAF4 +:20752000002010BD40F233439A42A2F2334203DC524200F019F810BD904010BD30B50B46BD +:20754000014600202022012409E021FA02F59D4205D303FA02F5491B04FA02F52844151EBF +:20756000A2F10102F1DC30BD202A04DB203A21FA02F00021704721FA02F3D040C2F120025E +:20758000914008431946704710B5141E73F1000408DA401C41F1000192185B411A4301D174 +:2075A00020F0010010BD2DE9F04D92469B4611B1B1FA81F202E0B0FA80F220329046FFF7E5 +:2075C000ECFE04460F4640EA0A0041EA0B0153465A46084313D0114653EA010019D0C8F119 +:2075E00040025046FFF7C0FF05460E46504659464246FFF7D2FE084305D0012004E0204651 +:207600003946BDE8F08D0020054346EAE0762C4337430A986305E40AA0EB08000022FD0A3E +:2076200044EA47540A3002D500200146E9E7010510196941DDE9084500196941BDE8F04DA8 +:20764000A2E72DE9FE4F804681EA0300C00F0C46009021F0004123F00045B8EB0200A94120 +:2076600005D24046214690461C460B46024623F00040104347D0270DC7F30A00C3F30A51AF +:207680000290401A019040286BDAC3F3130040F4801B0098924620B10023D2EB030A63EBAC +:2076A0000B0B01985946C0F140025046FFF775FE06460D4650465946019A00F01DF910EB1A +:2076C00008006141002487EA115284EAE7731A4340D0009A62B3019A012A4FEA075215DCDB +:2076E000001B61EB02014FF0004202EA0752CDE90042001C41F5801132462B46FFF753FF4E +:2077000003B0BDE8F08F40462146F9E7001B61EB0201001C41F5801300185B412018A2F5F3 +:20772000001747EB030140EAD570B6196D4111E06D084FEA360645EAC0754FEA0752001B24 +:2077400061EB0201001C41F5801149084FEA30000019514132462B4603B0BDE8F04FFFF71C +:2077600013BF0098012240000023D0EB020263EBE073009821464FEAE074B8EB000061EB3E +:207780000401E9E783F000435BE781F0004158E72DE9FE4F81EA030404F0004421F00041CC +:2077A00000944FF0000B23F0004350EA01045ED052EA03045BD0C3F30A54C1F30A552C4423 +:2077C000A4F2F3340194A0FB0254C1F3130141F48011C3F3130343F4801301FB024400FB05 +:2077E000034E840A970A44EA815447EA8357A4FB076802958D0A05FB07854FEA932C04FB3C +:207800000C542705029D4FEA065847EA1637B5EB08056EEB070C870E920E47EA811742EAE5 +:207820008312A7FB0201B6EB0B0164EB00042B0D43EA0C335E1844EB1C50DA465146E7FBC0 +:207840000201C5F313044FEA0B3343EA14534FEA0432019C43EA0603A4F10C040294009C32 +:20786000CDE900B4FFF79FFE03B0BDE8F08F00200146F9E7C1F30A52C1F3130140F2FF33B1 +:2078800041F480119A4202DA00200146704740F233439A42A2F2334202DC5242FFF764BE35 +:2078A000FFF77BBD30B5041E71F1000404DB4FF00044404264EB0101141E73F1000405DB7E +:2078C0001C464FF00043524263EB0403994208BF904230BD064C074D06E0E06840F0010372 +:2078E00094E8070098471034AC42F6D3FFF70CFD8C030108BC030108202A06DBCB17203A65 +:2079000041FA02F043EAE07306E041FA02F3D040C2F12002914008431946704770B58C18C4 +:2079200010F8015B15F0070301D110F8013B2A1106D110F8012B03E010F8016B01F8016BBC +:207940005B1EF9D12B0705D40023521E0DD401F8013BFAE710F8013BCB1A921C03E013F88A +:20796000015B01F8015B521EF9D5A142D8D3002070BD000010B5024800F048FC10BD00002D +:207980006004002070B50546AC6A606D00F0500098BB606D40F4007060652068006800F067 +:2079A0000800A8B1206804F00FF810B32068C06800F40050E8B9606D20F480706065606D28 +:2079C00000F48050A8B9606D40F00100606510E02068C06800F0020058B9606D20F480704B +:2079E0006065606D00F4805018B9606D40F001006065204600F002FC0CE0FFE7606D00F0BA +:207A0000100018B1204600F000FC03E0E06C416B2846884770BD70B50546AC6A606D40F073 +:207A200040006065A06D40F00400A065204600F0ECFB70BD70B50446A56A284600F0E4FBD6 +:207A400070BD000070B50446206803F0A9FF0646206803F0AAFF70B36EBB2068806800F04B +:207A60000D0001280AD120688168174A1140891C816000BF03202168086009E0606D40F093 +:207A800010006065A06D40F00100A065012070BD01F0A0F905460FE001F09CF9401B0228B1 +:207AA0000AD9606D40F010006065A06D40F00100A0650120EBE705E02068806800F0010095 +:207AC0000028E9D10020E2E7C0FFFF7F70B50446206803F06AFF88BB2068806818490840EF +:207AE00048B1606D40F010006065A06D40F00100A065012070BD206803F03CFF01F06AF920 +:207B0000054615E0206803F050FF10B9206803F031FF01F05FF9401B022809D9606D40F03A +:207B200010006065A06D40F00100A0650120E1E72068006800F001000028E3D00020D9E7A8 +:207B40003F00008000BFFEE710B5024800F0C8FE10BD0000C40400200F4B02689A4206D2D0 +:207B6000426C92080D4B03EB8202826406E0426C92080A4B1C3303EB820282640278083A27 +:207B80001423B2FBF3F1054A8032C26401F01C0301229A4002657047080402400008024033 +:207BA00001794A1E064B03EB82024265044A403282654A1E02F0030301229A40C265704797 +:207BC0000009024030B5D0E913546C60446D14B1D0E916546C6090F8444004F01C050124DE +:207BE000AC40056C6C60046863608468102C04D10468A2600468E16003E00468A160046859 +:207C0000E26030BD704710B5012000F0F3FF10BD10B54FF4806000F0EDFF4FF4006000F092 +:207C2000E9FF4FF4805000F0E5FF4FF4005000F0E1FF4FF4804000F0DDFF4FF4004000F0D0 +:207C4000D9FF10BD10B5022000F0D4FF10BD10B5042000F0CFFF10BD10B5082000F0CAFFEE +:207C600010BD10B5102000F0C5FF10BD10B5202000F0C0FF402000F0BDFF802000F0BAFFB8 +:207C80004FF4807000F0B6FF4FF4007000F0B2FF10BD0000F8B504460D460020009000BF32 +:207CA00094F85000012801D10220F8BD012084F8500000BF2046FFF7C5FE06468EBB606DE9 +:207CC00020F4885040F002006065206881681B4A114005F0804242F000421143816000BF7B +:207CE00013E00098401C00901549009888420CD3606D20F0020040F01000606500BF0020AB +:207D000084F8500000BF0120CFE720688168C90F0029E6D1606D20F0020040F00100606503 +:207D200004E0FFE7606D40F01000606500BF002084F8500000BF3046B7E70000C0FFFF3F2C +:207D4000AB6A02007047704770477047704700002DE9F84F05460C464FF0000A0020009086 +:207D6000F949E068884200D000E000BF00BF95F85000012802D10220BDE8F88F012085F8BC +:207D8000500000BF286803F01AFE002872D12968D4E9002001F1300CC0F3012B0CEB8B03CE +:207DA000D3F800C000F01F0E4FF01F0B0BFA0EFB2CEA0B0C00F01F0BC2F3846E0EFA0BFEA5 +:207DC0004CEA0E0CC3F800C000BF286803F0F7FD8146286803F0DFFD8046B9F1000F2AD102 +:207DE000B8F1000FFBD1A2682168286803F0FEFD60692968C968C1F3C101490000FA01F7B2 +:207E00002069042818D028682268216900F1600C0CEB8103D3F800C0DFF830B30CEA0B0CF7 +:207E200002F0F84B4BF0004B4BEA070B4CEA0B0CC3F800C000BFA8E00021286803F0A2FDEE +:207E4000C0F3120030B90021286803F09BFDC0F3846007E00021286803F094FD90FAA0F06B +:207E6000B0FA80F02168C1F3120121B92168C1F3846105E0ACE1216891FAA1F1B1FA81F167 +:207E8000884204D100221146286803F0C9FD0121286803F077FDC0F3120030B90121286808 +:207EA00003F070FDC0F3846007E00121286803F069FD90FAA0F0B0FA80F02168C1F3120155 +:207EC00019B92168C1F3846104E0216891FAA1F1B1FA81F1884204D100220121286803F0A1 +:207EE0009FFD0221286803F04DFDC0F3120030B90221286803F046FDC0F3846007E00221BE +:207F0000286803F03FFD90FAA0F0B0FA80F02168C1F3120119B92168C1F3846104E02168BD +:207F200091FAA1F1B1FA81F1884204D100220221286803F075FD0321286803F023FDC0F3B4 +:207F4000120030B90321286803F01CFDC0F3846007E00321286803F015FD90FAA0F0B0FA6B +:207F600080F02168C1F3120119B92168C1F3846104E0216891FAA1F1B1FA81F1884204D107 +:207F800000220321286803F04BFD286803F00DFD002872D12868E2682168D0F8B030C1F319 +:207FA000120C23EA0C0302F0180BDFF8A4C12CFA0BFC0CEA010C43EA0C03C0F8B03000BF73 +:207FC0006149E06888427DD12368C3F312031BB92368C3F3846304E0236893FAA3F3B3FA06 +:207FE00083F35B1C03F01F03092B3ED82368C3F312031BB92368C3F3846304E0236893FAE7 +:20800000A3F3B3FA83F35B1C03F01F034FF0010C0CFA03FC2368C3F312031BB92368C3F35F +:20802000846304E0236893FAA3F3B3FA83F35B1C03F01F034CEA836C2368C3F312031BB9C9 +:208040002368C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F0303EB43034FF0000B39 +:208060004BEA03534CEA030341E02368C3F3120323B92368C3F3846305E077E0236893FA6A +:20808000A3F3B3FA83F35B1C03F01F034FF0010C0CFA03FC2368C3F312031BB92368C3F3DF +:2080A000846304E0236893FAA3F3B3FA83F35B1C03F01F034CEA836C2368C3F312032BB939 +:2080C000236800E018E0C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F030A3B03EB2C +:2080E00043034FF0007B4BEA03534CEA03031946A268286803F07AFC164920680840A8B3CD +:2081000000BF1548806800F0E07600BF134803F04CFC60BB12492068884230D106F40000FD +:2081200068BB0E492868884258D146F400010A4803F070FC0B4800680B49B0FBF1F000EBD0 +:2081400040008000009016E000007F4000F0FF03FFFF0700000008800003045000000450F0 +:20816000000052C714000020400D030017E028E00098401E009000980028F9D12EE01B49E1 +:20818000206888420CD106F0807048B918492868884223D146F08071164803F03BFC1DE06E +:2081A00015492068884219D106F48000B0B910492868884212D146F480010E4803F02AFC82 +:2081C0000CE0686D40F0200068654FF0010A05E0686D40F0200068654FF0010A00BF002077 +:2081E00085F8500000BF5046C6E50000000084CB0000045000030450010000800121014ACA +:208200001170704788020020704770472DE9F04704464FF0000A206805682068466805F00E +:208220000200022811D106F0020002280DD1606D00F0100018B9606D40F400606065204606 +:20824000FFF780FD02202168086005F00400042803D106F00400042807D005F00800082875 +:2082600041D106F0080008283DD1606D00F0100018B9606D40F400706065206803F0A4FBC2 +:2082800010B32068C06800F40050B0F5005F24D02068006800F0080008281ED1206803F0AD +:2082A0008EFB90B92068406820F00C0021684860606D20F480706065606D00F4805018B977 +:2082C000606D40F00100606507E0606D40F010006065A06D40F00100A0652046FFF78EFFF6 +:2082E0000C202168086005F02000202803D106F02000202807D005F04000402856D106F041 +:208300004000402852D1606D00F0100018B9606D40F4005060652068C16C01F0C00109B9B5 +:20832000012100E00021894600BF206803F04CFB07462068D0F80C80B9F1000F06D108F019 +:20834000007020BB1FB308F4005000BB2068006800F04000402823D12068C06800F40010C9 +:20836000A8B9206803F017FB90B92068406820F0600021684860606D20F480506065606DB2 +:2083800000F4807018B9606D40F00100606507E0606D40F010006065A06D40F00100A06569 +:2083A0002046FFF7D0FC60202168086005F0800080280DD106F08000802809D1606D40F430 +:2083C00080306065204600F06BF980202168086005F48070B0F5807F0FD106F48070B0F5E1 +:2083E000807F0AD1606D40F4003060652046FFF7ACFC4FF480702168086005F40070B0F577 +:20840000007F0FD106F40070B0F5007F0AD1606D40F4802060652046FFF798FC4FF400708B +:208420002168086005F01000102820D106F0100010281CD1606B10B94FF0010A06E02068A6 +:20844000C16801F0030109B14FF0010ABAF1010F0AD1606D40F480606065A06D40F002007F +:20846000A0652046FFF7D1FE10202168086005F48060B0F5806F13D106F48060B0F5806FEC +:208480000ED1606D40F480406065A06D40F00800A0654FF48060216808602046FFF754FC6D +:2084A000BDE8F0872DE9F84304464FF000090020009014B90120BDE8F883206920B1202065 +:2084C000005D012800D100BF606D30B9204600F0E9F80020A06584F8500020688168C1F383 +:2084E000407131B120688168664A1140816000BF00BF206803F05EFAA0B920688168624ACF +:20850000114041F08051816000BF604800686049B0FBF1F0009002E00098401E0090009893 +:208520000028F9D1206803F045FA48B9606D40F010006065A06D40F00100A0654FF0010930 +:20854000206803F03CFA0646606D00F0100000287ED1002EFCD1606D20F4807040F00200DC +:208560006065206803F021FA68B94A4803F01DFA48B960684849896821F47C110143464A22 +:20858000916000BF00BF607E616B41EA4030E1680843A16808432021095D40EA01452020E8 +:2085A000005D012803D1A08C401E45EA4045A06A28B1208D00F47070E16A08430543206859 +:2085C000C0683649084028432168C860206803F0F6F98046206803F0DEF90746B8F1000F09 +:2085E0002CD127BB207E002141EA803194F8300041EA40052068C06844F2020188432843B6 +:208600002168C86094F83800012811D1E06B40F00101206C0843616C0843A16C084321688D +:20862000096940F2FC72914308432168086105E02068006920F0010021680861206901288C +:208640000BD12068006B20F00F00E169491E00E010E008432168086305E02068006B20F084 +:208660000F0021680863606D20F0020040F00100606505E0606D40F0100060654FF0010922 +:20868000484618E7C0FFFF5FC0FFFF7F14000020400D0300000004500003045007C0F0FF0E +:2086A0007047000010B596B004464FF4806002904FF04050119002A801F04AF908B105F0FD +:2086C00029FF4FF400504FF0B041C96C01434FF0B042D1641146C96C0140019100BF00BFF3 +:2086E00017481849886605211648C166002101674167802181674900C1678900C0F8801025 +:208700002021C0F884100902C0F88810683000F067F908B105F0FEFE00BF0A4868300949E4 +:2087200008656438C1F8900000BF00221146122000F0E8FF122000F0D5FF16B010BD00001D +:20874000080002405C0400202DE9F04104460E461746206803F033F9002852D100BF94F8D0 +:208760005000012802D10220BDE8F081012084F8500000BF2046FFF7A9F90546002D3BD147 +:20878000606D40F60161884340F480706065606D00F4805020B1A06D20F00600A06501E055 +:2087A0000020A0651848E16CC8621848E16C08631748E16C48631C202168086000BF002042 +:2087C00084F8500000BF2068406840F01000216848602068C06840F001002168C860226851 +:2087E00002F140013B463246E06C00F061F90546206803F0F3F805E000BF002084F8500075 +:2088000000E002252846AFE785790008357A0008177A000800BF0448406820F001000249E8 +:20882000486000BF70470000002004E000BF0448406820F004000249486000BF70470000E6 +:20884000002004E000BF0448406820F002000249486000BF70470000002004E070B5044673 +:20886000002594F82500022803D00420E063012534E02068006820F00E00216808602068FD +:20888000006820F0010021680860A06C006820F48070A16C086094F8440000F01C01012083 +:2088A0008840216C4860D4E913104860606D40B1606D006820F48070616D0860D4E9161023 +:2088C0004860012084F8250000BF002084F8240000BFA06B10B12046A16B8847284670BD48 +:2088E00070B50446206C05682068066894F8440000F01C01042088402840E0B106F004005E +:20890000C8B12068006800F0200028B92068006820F004002168086094F8440000F01C012B +:2089200004208840216C4860206B002856D02046216B884752E094F8440000F01C0102204B +:208940008840284018B306F0020000B32068006800F0200040B92068006820F00A002168E5 +:208960000860012084F8250094F8440000F01C0102208840216C486000BF002084F8240052 +:2089800000BFE06A50B32046E16A884726E094F8440000F01C01082088402840F0B106F079 +:2089A0000800D8B12068006820F00E002168086094F8440000F01C0101208840216C48602C +:2089C0000120E06384F8250000BF002084F8240000BF606B10B12046616B884770BD00009A +:2089E00070B504460CB9012070BD2F49206888420BD22E492068401A1421B0FBF1F08000B4 +:208A000060642A48083820640AE027492068401A1421B0FBF1F080006064234808382064EC +:208A2000022084F825002068056847F6F0708543D4E9020108432169084361690843A1691A +:208A40000843E1690843216A08430543206805602046FFF781F8A068B0F5804F01D10020E8 +:208A600060602079A16C0860D4E913104860606860B16068042809D82046FFF791F80020ED +:208A8000616D0860D4E91610486003E000206065A065E0650020E063012084F825000020BE +:208AA00084F8240000BF9FE708040240080002402DE9F04104460D4616461F464FF000084D +:208AC00000BF94F82400012802D10220BDE8F081012084F8240000BF94F8250001283FD189 +:208AE000022084F825000020E0632068006820F00100216808603B46324629462046FFF79A +:208B000061F8206B30B12068006840F00E00216808600BE02068006820F004002168086091 +:208B20002068006840F00A0021680860A06C006800F4803028B1A06C006840F48070A16C84 +:208B40000860606D28B1606D006840F48070616D08602068006840F001002168086006E080 +:208B600000BF002084F8240000BF4FF002084046ACE7000070B5044600F02CF9064625461A +:208B8000681C10B100F02CF905440AE000BF0848006820F004000649086000BF00BF00BFC9 +:208BA00030BF00F017F9801BA842EFD370BD000010ED00E070B505460024002D05DD02E0F0 +:208BC0006D10601CC4B2012DFAD1094850F8240068B1074850F82400806840B1044A52F82B +:208BE00024205068024A52F824209168884770BDA402002010B5044604480068204020B1F0 +:208C0000024804602046FFF7D5FF10BD0C08005870B503460022BDE0012696400D6805EAAF +:208C20000604002C72D04D68012D08D04D68022D05D04D68112D02D04D68122D13D19868AB +:208C400056000325B540A8435600CD68B54028439860586801259540A8430D79C5F30015DA +:208C6000954028435860D86856000325B540A84356008D68B5402843D8604D68022D02D0C5 +:208C80004D68122D13D1D60803F1200555F826005507EE0E0F25B540A8435607F60E0D694F +:208CA000B5402843D60803F1200545F82600186856000325B540A8430D7905F00305560043 +:208CC000B540284318604D6805F08055B5F1805F5FD1334D960855F8260095072E0F0F25EA +:208CE000B540A843B3F1904F01D1002515E02D4DAB4201D1012510E02B4DAB4201D1022578 +:208D00000BE02A4DAB4202D1032506E041E0284DAB4201D1042500E007259607360FB540C2 +:208D200028431F4D960845F82600224D2868A0434D6805F48035B5F5803F00D120431D4D0F +:208D400028602D1D2868A0434D6805F40035B5F5003F00D12043174D2D1D2860154D803D79 +:208D60002868A0434D6805F48015B5F5801F00D12043104D803D28602D1D2868A0434D68AC +:208D800005F40015B5F5001F00D12043094D7C3D2860521C0D68D540002D7FF43DAF70BD80 +:208DA000080001400004004800080048000C00480010004880080058024613690B400BB177 +:208DC000012000E0002070470AB1816100E081627047000001480068704700000800002014 +:208DE00001480078704700001000002001480068704700000C000020024692F841002028DC +:208E00002DD100BF92F84000012801D102207047012082F8400000BF242082F841001068E6 +:208E2000006820F00100136818601068006820F480501368186010680068084313681860F1 +:208E40001068006840F0010013681860202082F8410000BF002082F8400000BFD7E70220DB +:208E6000D5E710B502460B4692F8410020282AD100BF92F84000012801D1022010BD012036 +:208E800082F8400000BF242082F841001068006820F00100146820601068016821F47061A6 +:208EA00041EA0321106801601068006840F0010014682060202082F8410000BF002082F829 +:208EC000400000BFDAE70220D8E7000010B504460CB9012010BD94F8410028B9002084F8E5 +:208EE0004000204600F0F0F9242084F841002068006820F0010021680860606820F0706058 +:208F0000216808612068806820F4004021688860E068012805D1A06840F4004021688860F6 +:208F200004E0A06840F4044021688860E068022802D180022168486020684068134908438D +:208F4000216848602068C06820F400402168C860D4E904010843A16940EA01202168C86018 +:208F6000D4E907010843216808602068006840F001002168086000206064202084F84100FD +:208F80000020206384F8420000BFA3E7008000022DE9FC5F0446894692469B46DDE90C7818 +:208FA0000E9E94F8410020287ED117B1B8F1000F05D14FF4007060640120BDE8FC9F00BFB4 +:208FC00094F84000012801D10220F6E7012084F8400000BFFFF7FEFE054619230122D103BF +:208FE0002046009502F036FC08B10120E5E7222084F84100402084F84200002060646762E2 +:20900000A4F82A8060635B46524649462046CDE9006502F089FB30B100BF002084F840000C +:2090200000BF0120C9E7608DFF280CD9FF2020853D48009094F828204FF0807349462046D3 +:2090400002F0EEFB0BE0608D20853748009094F828204FF000734946204602F0E1FB00BFA1 +:209060003346002204212046009502F0F3FB08B10120A2E72068406A616A0870606A401C57 +:209080006062208D401E2085608D401E6085608D48B3208D38BB334600228021204600956F +:2090A00002F0D8FB18B100E03CE0012085E7608DFF280CD9FF2020850020009094F8282058 +:2090C0004FF080734946204602F0AAFB0BE0608D20850020009094F828204FF00073494690 +:2090E000204602F09DFB608D0028B9D12A463146204602F0DEFB08B101205EE720202168E1 +:20910000C861206840680949084021684860202084F84100002084F8420000BF84F84000D5 +:2091200000BF4AE7022048E70024008000E800FE2DE9FC5F0446894692469B46DDE90C78D7 +:209140000E9E94F8410020287DD117B1B8F1000F05D14FF4007060640120BDE8FC9F00BF13 +:2091600094F84000012801D10220F6E7012084F8400000BFFFF72EFE054619230122D103ED +:209180002046009502F066FB08B10120E5E7212084F84100402084F8420000206064676212 +:2091A000A4F82A8060635B46524649462046CDE9006502F0F7FA30B100BF002084F84000FE +:2091C00000BF0120C9E7608DFF280CD9FF2020850020009094F828204FF080734946204697 +:2091E00002F01EFB0BE0608D20850020009094F828204FF000734946204602F011FB00BFFF +:209200002A463146204602F07FFB08B10120A4E7606A007821688862606A401C6062608DA6 +:20922000401E6085208D401E2085608D40B3208D30BB3346002280212046009502F00AFB95 +:2092400010B1012089E73AE0608DFF280CD9FF2020850020009094F828204FF080734946A0 +:20926000204602F0DDFA0BE0608D20850020009094F828204FF000734946204602F0D0FA5B +:20928000608D0028BCD12A463146204602F011FB08B1012061E720202168C861206840689D +:2092A0000849084021684860202084F84100002084F8420000BF84F8400000BF4DE7022079 +:2092C0004BE7000000E800FE30B585B004462F4920680968884226D12C4890F8500000F0A4 +:2092E000F0004FF0904101EB8015142228496846FEF762F8254890F8520000F00F010120E1 +:209300008840224991F8501001F00F02012191400843009069462846FFF77AFC4FF4001085 +:2093200002F0C1FB2FE019492068D1F8A810884227D1164890F8F80000F0F0004FF0904175 +:2093400001EB80151422124914316846FEF734F80E4890F8FA0000F00F01012088400B49D2 +:2093600091F8F81001F00F02012191400843009069462846FFF74CFC4FF4000002F093FB6E +:2093800001E005F0C7F805B030BD000074000020C802010803480068034909780844014919 +:2093A00008607047080000201000002010B500240948006840F4807007490860032000F0A5 +:2093C000DFF9002000F00AF808B1012401E000F04FF9204610BD00000040005870B5044672 +:2093E000002511480078D8B100F06AFD0E4909784FF47A72B2FBF1F1B0FBF1F6304601F008 +:20940000F2FD58B9102C07D200222146501E00F079F90648046004E0012502E0012500E03A +:209420000125284670BD0000100000200C000020704770477047704770477047014691F8F5 +:209440003600704710B504462068006800F0010050B12068806800F0010028B1012021684A +:2094600048602046FFF7E6FF20680068C0F3400050B120688068C0F3400028B10220216838 +:2094800048602046FFF7D4FF20680068C0F3800050B120688068C0F3800028B104202168A8 +:2094A0004860204600F0E3F820680068C0F3C00050B120688068C0F3C00028B10820216802 +:2094C00048602046FFF7B7FF20680068C0F3001050B120688068C0F3001028B11020216859 +:2094E00048602046FFF7A5FF20680068C0F3401050B120688068C0F3401028B120202168BB +:2095000048602046FFF799FF20680068C0F3801050B120688068C0F3801028B14020216806 +:2095200048602046FFF788FF10BD000070B504460CB9012070BD6068012800D100BF4FF68B +:20954000FF716069884200D000BF606800B900BF94F8360028B9002084F83500204600F06F +:209560004DF8022084F836002068C5686068012801D125F006054FF6FF716069884201D021 +:2095800025F46045606808B925F0D80519480540D4E901010843216A0843616A0843A16AEB +:2095A00008430543606818B9E1692069084305436068012801D1E06805434FF6FF71606948 +:2095C000884203D0D4E90510084305432068C56009492068884205D1D4E90B0108432168C5 +:2095E000086202E02168E06A0862012084F8360000209FE7F8F119FF007C004038B5044675 +:209600000D492068884215D140054FF0B041896D01434FF0B04291651146896D01400091C7 +:2096200000BF00BF002211462F2000F06BF82F2000F058F838BD0000007C004010B5044642 +:20964000022084F83600204602F0D6FB2046FFF7F5FE032800D110BD2068C06820F4002011 +:209660002168C860012084F836000020F3E7704708B5032000F084F84FF400204FF0B041D6 +:20968000096D01434FF0B04211651146096D0140009100BF00BF002211466FF00B0000F079 +:2096A00031F8002211466FF00A0000F02BF8002211466FF0090000F025F800221146501FB6 +:2096C00000F020F800221146101F00F01BF800221146901E00F016F800221146501E00F0DB +:2096E00011F808BD01460846002809DB00F01F0301229A4043099B0003F1E023C3F8002132 +:2097000000BF70472DE9F05F80460D46164603F065FE074639462A46334601F00700C0F145 +:20972000070ABAF1040F02D94FF0040A01E0C0F1070AD14600F1040ABAF1070F02D24FF0A5 +:20974000000A01E0A0F1030AD4464FF0010A0AFA09FAAAF1010A0AEA020A0AFA0CFA4FF026 +:20976000010B0BFA0CFBABF1010B0BEA030B4AEA0B042146404603F039FEBDE8F09F000098 +:2097800000BF00F00702064B19684FF6FF031940044B0B4343EA0221014B196000BF704777 +:2097A0000CED00E00000FA050248006800F4C060704700000004005801462B48006820F0C6 +:2097C0000E000A681043284A10604FF48030274A12688243254B1A6000BF00BF234A4032EA +:2097E00012688243214B40331A6000BF00BF1F4A7C3A126882431D4B7C3B1A6000BF00BFDE +:209800001A1F126882431B1F1A6000BF486800F48030B0F5803F07D15801144A1268024357 +:20982000124B1A6000BF00BF087900F0010050B14FF480300D4A803A126802430B4B803B8C +:209840001A6000BF00BF087900F00200022809D1C003064A7C3A12680243044B7C3B1A6091 +:2098600000BF00BF0020704704040058800800580348006820F48070014908607047000033 +:20988000000400580348006840F480700149086070470000000400580348006840F00100EC +:2098A00001490860704700000404005810B50C48006800F4807018B9FFF7E4FF012400E0CB +:2098C000002400BF0748006820F080704FF0B041C1F8900000BF012C01D1FFF7C9FF10BD2C +:2098E000000400589000005830B585B00546012002F0AFF8042000900220019003200390E8 +:2099000000200290049069464FF09040FFF780F90D48006800F4807018B9FFF7B3FF012495 +:2099200000E000240948006820F0407045F0807108434FF0B041C1F89000012C01D1FFF7CB +:2099400097FF05B030BD000000040058900000582DE9F04704460025A946207800F0400018 +:2099600040282CD1206B90B1B0F5800F06D0B0F5000F12D0B0F5400F10D10DE04FF0B04025 +:20998000C06840F480304FF0B041C86008E0201D02F06DFB054603E002E001E0012500BF0E +:2099A00000BF5DB9206BA649096821F4400101434FF0B042C2F8881000BF00E0A946208894 +:2099C00000F40060B0F5006F57D100BF9C480830006800F440700746206CB8424BD0FFF72C +:2099E00051FF67B9206C96490831096821F4407101434FF0B042C2F8901000BF39E090489D +:209A00000830D0F8008000BF4FF0B040D0F8900040F480308A490831086000BF00BF4FF06B +:209A2000B040D0F8900020F48030086000BF28F44070216C40EA01084FF0B040C0F8908070 +:209A400000BFD0F8900000F0010088B1FFF7C2F9064608E0FFF7BEF9801B41F288318842E2 +:209A600001D9032503E002F0B9F80128F2D100BF00BFA94600E0A94600BF207800F00100EE +:209A800058B1A0696E49096821F0030101434FF0B042C2F8881000BF00BF207800F00200A8 +:209AA00002280BD1E0696649096821F4406101434FF0B042C2F8881000BF00BF207800F0B4 +:209AC0001000102802D1A06A02F05AF9207800F02000202802D1E06A02F052F9207800F04A +:209AE0000400042802D1206A02F036F9207800F00800082802D1606A02F02EF9208800F4A6 +:209B00008070B0F5807F1AD1676B384602F018F900BF606BB0F1006F07D14FF0B040C068AA +:209B200040F080704FF0B041C860606BB0F1806F05D1201D02F0E2FA054605B1A9462088D9 +:209B400000F40070B0F5007F25D100BFA06BB0F1804F05D0A06BB0F1004F01D0A06B18B9D0 +:209B6000A06B02F029F909E0A06B20F08057002002F022F9384602F0E3F800BF00BFA06BEA +:209B8000B0F1C05F07D14FF0B040C06840F080704FF0B041C860208800F48060B0F5806F4E +:209BA0001ED1E06B2649096821F0405101434FF0B042C2F8881000BFE06BB0F1005F05D142 +:209BC0001046C06840F480301146C860E06BB0F1805F05D1201D02F0D8FA054605B1A94612 +:209BE000208800F48050B0F5805F0CD1606C14490C31096821F4404101434FF0B042C2F8FC +:209C0000941000BF00BF208800F40050B0F5005F13D1E06C4FF0B041496A21F03001014399 +:209C20004FF0B042516200BFA06C1146496A21F003010143516200BF00BF4846BDE8F08737 +:209C4000880000582DE9F04104460E4614B90120BDE8F0819848006800F00700B04217D221 +:209C60009548006820F00700304393490860FFF7B1F8054606E0FFF7ADF8401B022801D907 +:209C80000320E5E78C48006800F00700B042F2D1207800F0020002281DD1A0684FF0B04113 +:209CA000896821F0F00101434FF0B042916000BFFFF790F8054606E0FFF78CF8401B0228DE +:209CC00001D90320C4E700BF4FF0B0408068C0F300400028F0D0207800F0200020281CD14E +:209CE00060697649096821F0F00101434FF0B042C2F8081100BFFFF76DF8054606E0FFF7E0 +:209D000069F8401B022801D90320A1E700BF6B480068C0F340400028F1D0207800F040001A +:209D200040281DD1A0696549096821F00F0141EA10114FF0B042C2F8081100BFFFF74AF83D +:209D4000054606E0FFF746F8401B022801D903207EE700BF59480068C0F300400028F1D013 +:209D6000207800F0040004281DD1E0684FF0B041896821F4E06101434FF0B042916000BF59 +:209D8000FFF728F8054606E0FFF724F8401B022801D903205CE700BF4FF0B0408068C0F31C +:209DA00040400028F0D0207800F0080008281ED12169C8004FF0B041896821F4605101430F +:209DC0004FF0B042916000BFFFF704F8054606E0FFF700F8401B022801D9032038E700BF31 +:209DE0004FF0B0408068C0F380400028F0D0207800F0010098B36068022804D101F0BAFEAD +:209E0000A8B9012024E76068032804D101F091FF68B901201CE7606820B901F039FF30B974 +:209E2000012015E701F0B4FE08B9012010E760684FF0B041896821F0030101434FF0B04216 +:209E4000916000BFFEF7C6FF054609E0FEF7C2FF401B41F28831884202D90320F8E605E0DC +:209E600001F06AFE6168B0EB810FEFD11248006800F00700B04217D90F48006820F0070064 +:209E800030430D490860FEF7A5FF054606E0FEF7A1FF401B022801D90320D9E6064800683B +:209EA00000F00700B042F2D102F09EFAFEF79EFF0746FFF793FACBE6004000580801005860 +:209EC00010B500F033F84FF0B041896801F0F0010909034A52F82110B0FBF1F010BD00006C +:209EE0008401010810B5FFF7EBFF4FF0B041896801F4E061090A034A12F8211001F01F012C +:209F0000C84010BDC401010810B5FFF7D9FF4FF0B041896801F46051C90A034A12F82110E9 +:209F200001F01F01C84010BDC40101082DE9F04101F002FE06463EB901F0A1FEC0F303109C +:209F4000234951F820403FE0042E01D1214C3BE0082E07D101F008FE012801D11D4C33E0C5 +:209F60001D4C31E001F0D9FE0746012F0FD0022F02D0032F0AD101E0164D10E001F0F4FD1D +:209F8000012801D1134D00E0134D08E000BF01F076FEC0F303100E4951F8205000BF00BFC6 +:209FA00001F0C1FE68434FF0B041C96801F07001012202EB1111B0FBF1F14FF0B040C0686D +:209FC00002EB5070B1FBF0F42046BDE8F0810000E40101080024F4000048E8012DE9F0414A +:209FE000044614B90120BDE8F081207800F0200020286ED101F0A0FD064601F08EFE074640 +:20A000001EB10C2E2FD1012F2DD101F041FE18B1E06908B90120E6E701F031FE616A884263 +:20A020000CD2606A02F050F908B10120DBE7606A01F03FFE206A01F031FE0BE0606A01F059 +:20A0400038FE206A01F02AFE606A02F03DF908B10120C8E702F0C8F9F8480068FFF7BEF9A4 +:20A0600080B30120BFE7E069B8B101F0FFFDFEF7B1FE054606E0FEF7ADFE401B022801D973 +:20A080000320B0E701F004FE0028F4D0606A01F010FE206A01F002FE1AE000BF4FF0B040FB +:20A0A000006820F001004FF0B041086000BFFEF791FE054608E0FEF78DFE401B022803D938 +:20A0C000032090E704E004E001F0E2FD0028F2D100BF207800F0010000285BD001F02CFDAE +:20A0E000064601F01AFE0746082E03D00C2E08D1032F06D101F03EFD78B3606868BB012036 +:20A1000071E700BF6068B0F5803F02D101F023FD1CE06068B0F5A02F0CD100BF4FF0B04015 +:20A12000006840F480204FF0B041086000BF01F012FD0BE000BF4FF0B040006820F4803087 +:20A140004FF0B041086000BF01F0FCFC00BF606880B1FEF73FFE054607E01AE0FEF73AFE7C +:20A16000401B642801D903203DE701F003FD0028F4D00EE0FEF72EFE054606E0FEF72AFE9D +:20A18000401B642801D903202DE701F0F3FC0028F4D100BF207800F0020002284FD101F076 +:20A1A000CBFC064601F0B9FD0746042E03D00C2E0CD1022F0AD101F0EBFC18B1E06808B9C6 +:20A1C000012010E7206901F0E9FC37E0E068E0B100BF4FF0B040006840F480704FF0B0416E +:20A1E000086000BFFEF7F6FD054606E0FEF7F2FD401B022801D90320F5E601F0C9FC002800 +:20A20000F4D0206901F0CAFC18E000BF4FF0B040006820F480704FF0B041086000BFFEF79C +:20A22000D9FD054606E0FEF7D5FD401B022801D90320D8E601F0ACFC0028F4D100BF207833 +:20A2400000F00800082804D0207800F01000102852D16069F0B3207800F0100010284CD1B6 +:20A2600001F0E8FC80B901F0D9FCFEF7B3FD054606E0FEF7AFFD401B022801D90320B2E679 +:20A2800001F0D8FC0028F4D000BF6D48006840F004004FF0B041C1F8940000BFFEF79AFD35 +:20A2A000054606E0FEF796FD401B032801D9032099E601F0D3FC0028F4D0A0696049096814 +:20A2C00021F4706141EA00214FF0B042C2F8941000BF00E031E001F095FCFEF77BFD0546D3 +:20A2E00006E0FEF777FD401B022801D903207AE601F0A0FC0028F4D141E001F08FFCFEF721 +:20A3000069FD054606E0FEF765FD401B022801D9032068E601F08EFC0028F4D001F092FC99 +:20A3200006E0FEF757FD401B032801D903205AE601F094FC0028F4D121E001F083FCFEF757 +:20A3400049FD054606E0FEF745FD401B032801D9032048E601F082FC0028F4D101F052FC03 +:20A36000FEF738FD054606E0FEF734FD401B022801D9032037E601F05DFC0028F4D12078EE +:20A3800000F00400042870D12E48006800F4807090B9FFF777FAFEF71DFD054606E0FEF7B5 +:20A3A00019FD401B022801D903201CE62548006800F480700028F2D000BFA068012802D19D +:20A3C00001F0F8FB25E0A06805280DD100BF1C48001F006840F004004FF0B041C1F890002A +:20A3E00000BF01F0E7FB14E000BF1548001F006820F001004FF0B041C1F8900000BF00BF2C +:20A400000846D0F8900020F00400C1F8900000BF00BF00BFA068B8B1FEF7DCFC054608E08B +:20A42000FEF7D8FC401B41F28831884201D90320D9E501F0CBFB0028F2D016E00C000020C4 +:20A440009400005800040058FEF7C4FC054608E0FEF7C0FC401B41F28831884201D903200D +:20A46000C1E501F0B3FB0028F2D1207800F04000402834D1A06AC8B100BF7F48006840F0D6 +:20A4800001004FF0B041C1F8980000BFFEF7A2FC054606E0FEF79EFC401B022801D90320A6 +:20A4A000A1E501F06DFB0028F4D018E000BF7248006820F001004FF0B041C1F8980000BFA7 +:20A4C000FEF788FC054606E0FEF784FC401B022801D9032087E501F053FB0028F4D1E06AF9 +:20A4E00000286ED001F028FB07464FF0B040C668E06A022870D106F00301206B814218D152 +:20A5000006F07001606B814213D1C6F30621A06B88420ED106F47811E06B814209D106F06D +:20A520006061206C814204D106F06041606C814253D00C2F4ED04FF0B040006800F080602D +:20A5400008B101204FE501F0D6FBFEF743FC054606E0FEF73FFC401B022801D9032042E5ED +:20A560004FF0B040006800F000700028F1D1D4E90C010843A16B40EA0120E16B0843216C6A +:20A580000843616C08434FF0B041C9683B4A114008434FF0B041C86001F0B6FB4FF0B040AD +:20A5A000C06840F080504FF0B041C860FEF712FC054607E0FEF70EFC401B022802D9032064 +:20A5C00011E557E04FF0B040006800F000700028F0D04EE0012006E522E04FF0B04000689C +:20A5E00000F0007098BB01F08FFB4FF0B040C06840F080504FF0B041C860FEF7EBFB054658 +:20A6000006E0FEF7E7FB401B022801D90320EAE44FF0B040006800F000700028F1D028E045 +:20A620000C2F24D001F067FB4FF0B040C06820F003004FF0B041C8600846C06810490840BF +:20A640004FF0B041C860FEF7C5FB054607E010E0FEF7C0FB401B022801D90320C3E44FF0B3 +:20A66000B040006800F000700028F1D101E00120B9E400BF0020B6E4980000588C80C11152 +:20A68000FFFFFEEE014600BF91F82000012801D102207047012081F8200000BF022081F839 +:20A6A000210000BFCA200A68506253200A68506200BF0868806840F020000A68906000BF8D +:20A6C000FF200A68506200BF012081F8210000BF002081F8200000BF00BFDAE7704700004F +:20A6E00010B504462068C068C0F3802050B12046FFF7F4FF2068C06800F0800060F4906094 +:20A700002168C8604FF4002002490860012084F8210010BD0C08005810B5044605F0C8FBB4 +:20A7200010BD70B504460E4600BF94F82000012801D1022070BD012084F8200000BF022036 +:20A7400084F8210000BFCA202168486253202168486200BFB6F5807F2BD12068806820F4F1 +:20A760008070216888602068806820F4805021688860FEF72FFB054614E0FEF72BFB401BDF +:20A78000B0F57A7F0ED900BFFF202168486200BF032084F8210000BF002084F8200000BF6A +:20A7A0000320C7E72068C06800F001000028E4D02AE02068806820F4007021688860206854 +:20A7C000806820F4005021688860FEF703FB054614E0FEF7FFFA401BB0F57A7F0ED900BFFD +:20A7E000FF202168486200BF032084F8210000BF002084F8200000BF03209BE72068C068F9 +:20A80000C0F340000028E4D000BFFF202168486200BF012084F8210000BF002084F8200060 +:20A8200000BF00BF86E7000070B505460B461646286840680E4900EA0104200CD870C4F367 +:20A840000420587004F03F009870C4F3423018705EB9D87801F080FDD870587801F07CFDC9 +:20A860005870987801F078FD9870002070BD00003FFFFF0070B504460B4616462068806A7A +:20A88000586020680069C0F30E009860206800680F4900EA0105C5F305401870C5F30620BB +:20A8A000587005F07F00987005F48000000CD8705EB9187801F050FD1870587801F04CFD10 +:20A8C0005870987801F048FD9870002070BD00007F7F7F0010B504460CB9012010BD94F84A +:20A8E000210028B9002084F82000204600F06CF8022084F8210000BFCA20216848625320D2 +:20A900002168486200BF204601F03EFD48B100BFFF202168486200BF042084F82100012008 +:20A92000DCE7206880682749084021688860216960680843A169084321688968084321687B +:20A9400088602168E068086120680169208941EA0040216808612068C06820F08000216814 +:20A96000C8602068C06C20F003002168C8646169E06908432168C96C08432168C86420688F +:20A98000806800F0200090B9204600F065FA70B100BFFF202168486200BF042084F821000F +:20A9A00000BF002084F8200000BF012096E700BFFF202168486200BF012084F82100002011 +:20A9C0008CE70000BFFF8FFF10B5044601F096F8002211460320FEF795FE0320FEF782FE6E +:20A9E00010BD00002DE9F04704460D46914600BF94F82000012802D10220BDE8F087012003 +:20AA000084F8200000BF022084F82100B9F1000F2AD12068806800F0400000B102E0002015 +:20AA2000E87000BFE86900B900E000BF287801F09DFC4FEA004A687801F098FC4AEA002AE6 +:20AA4000A87801F093FC4AEA000AE8784AEA004A95F8200001F08AFC4AEA0060E9690843E5 +:20AA6000696940EA01071FE02068806800F0400000B102E00020E87000BFE86900B900E07F +:20AA800000BF28780004697840EA0120A9780843E97840EA014095F8201040EA0160E96955 +:20AAA0000843696940EA0107A969686840EA010800BFCA202168486253202168486200BFF1 +:20AAC000686AB0F5807F3ED12068806820F48070216888602068C06800F0800060F4C07068 +:20AAE0002168C860FEF776F9064614E0FEF772F9801BB0F57A7F0ED900BFFF202168486270 +:20AB000000BF032084F8210000BF002084F8200000BF032071E72068C06800F00100002838 +:20AB2000E4D02068C7612068C0F844802068806840F48070216888602068806840F4805034 +:20AB4000216888603DE02068806820F40070216888602068C06800F0800060F42070216875 +:20AB6000C860FEF737F9064614E0FEF733F9801BB0F57A7F0ED900BFFF202168486200BF37 +:20AB8000032084F8210000BF002084F8200000BF032032E72068C068C0F340000028E4D000 +:20ABA000206807622068C0F848802068806840F40070216888602068806840F4005021689A +:20ABC00088600E48006840F400300C4908600B488038006840F4003008498039086000BFA6 +:20ABE000FF202168486200BF012084F8210000BF002084F8200000BF00BFFEE680080058C9 +:20AC00002DE9F04104460D46164600BF94F82000012802D10220BDE8F081012084F8200098 +:20AC200000BF022084F821004EB9687800F01000102804D1687800F0EF000A30687096B982 +:20AC4000E87801F093FB4FEA0048687801F08EFB48EA0028A87801F089FB48EA0008287871 +:20AC600048EA403709E0E8780004697840EA0120A9780843297840EA413700BFCA202168D1 +:20AC8000486253202168486200BF204601F07CFB70B100BFFF202168486200BF042084F846 +:20ACA000210000BF002084F8200000BF0120B2E718483840216848602068C06820F0800036 +:20ACC0002168C8602068806800F0200090B9204600F0C2F870B100BFFF202168486200BFF9 +:20ACE000042084F8210000BF002084F8200000BF012090E700BFFF202168486200BF0120D0 +:20AD000084F8210000BF002084F8200000BF00BF81E700003FFFFF002DE9F04104460D4614 +:20AD2000174600BF94F82000012802D10220BDE8F081012084F8200000BF022084F82100DC +:20AD4000DFB92068806800F0400000B102E00020E87000BF287801F009FB4FEA00486878FB +:20AD600001F004FB48EA0028A87801F0FFFA48EA0008E87848EA004612E02068806800F01B +:20AD8000400000B102E00020E87000BF28780004697840EA0120A9780843E97840EA01469B +:20ADA00000BFCA202168486253202168486200BF204601F0E9FA70B100BFFF2021684862E6 +:20ADC00000BF042084F8210000BF002084F8200000BF0120ABE71F483040216808602068B6 +:20ADE000806820F4802021688860D5E903010843216889680843216888602068C06820F043 +:20AE000080002168C8602068806800F0200090B9204600F021F870B100BFFF202168486297 +:20AE200000BF042084F8210000BF002084F8200000BF01207BE700BFFF202168486200BF05 +:20AE4000012084F8210000BF002084F8200000BF00BF6CE77F7F7F0070B504462068C0684C +:20AE600020F0A0002168C860FDF7B4FF054607E0FDF7B0FF401BB0F57A7F01D9032070BDD2 +:20AE80002068C06800F020000028F1D00020F6E770B504460CB9012070BD606A00B900BF48 +:20AEA0000021A16294F85D0028B9002084F85C00204600F04DF8022084F85D002068006826 +:20AEC00020F0400021680860E068B0F5E06F01D9002501E04FF48055E068B0F5706F05D05C +:20AEE000E068B0F5E06F01D00021A162206B40B9E068B0F5E06F02D90221216301E00121DC +:20AF00002163D4E9010108432169084361690843218B01F400710843E1690843216A0843F1 +:20AF2000A16A0843216808600421A06901EA1040616A0843616B0843E168084328432168AC +:20AF4000486000202066012084F85D000020A3E730B587B00446214920680968884239D162 +:20AF60001E4890F8680000F0F0004FF0904101EB801514221A4902A8FCF71EFA174890F8D5 +:20AF8000680000F00F0101208840144991F86A1001F00F02012191400843104991F86C1062 +:20AFA00001F00F02012191400843029002A92846FDF72EFE4FF480504FF0B041096E014388 +:20AFC0004FF0B04211661146096E0140019100BF00BF01E003F09EFA07B030BD7401002005 +:20AFE00018030108704770B504462546681EB0F1807F01D301200FE0681E4FF0E021486123 +:20B000000F214FF0FF3002F0F1F900204FF0E021886107200861002070BD10B5FFF7E2FFF4 +:20B0200010BD704770477047704700002DE9F04704462068C569206806682068876840F677 +:20B040000F0005EA0008B8F1000F0FD105F0200060B106F0200010B907F0805030B1E06E57 +:20B0600010B12046E16E8847BDE8F087B8F1000F7ED06E48384018B96D4830400028F7D056 +:20B0800005F0010058B106F4807040B1012021680862D4F8880040F00100C4F8880005F004 +:20B0A000020058B107F0010040B1022021680862D4F8880040F00400C4F8880005F00400C2 +:20B0C00058B107F0010040B1042021680862D4F8880040F00200C4F8880005F0080070B17F +:20B0E00006F0200010B95148384040B1082021680862D4F8880040F00800C4F8880005F48B +:20B10000006060B106F0806048B14FF4006021680862D4F8880040F02000C4F88800D4F8A5 +:20B120008800002844D005F0200050B106F0200010B907F0805020B1E06E10B12046E16EFA +:20B140008847D4F888902068806800F04000402802D009F0280028B3204601F0ADFA2068E0 +:20B16000806800F04000402818D12068806800E01FE020F0400021688860A06F50B12D48D1 +:20B18000A16F8863A06FFDF769FB88B1A06F816B88470DE02046FFF747FF09E02046FFF776 +:20B1A00043FF05E02046FFF73FFF0020C4F888005AE705F4801050B107F4800038B14FF4F8 +:20B1C0008010216808622046FFF72DFF4CE705F0800058B106F0800010B907F4000028B1A0 +:20B1E000206F10B12046216F88473DE705F0400030B106F0400018B1204601F071FA33E725 +:20B2000005F4000030B106F0804018B12046FFF709FF29E705F0807030B106F0004018B19C +:20B220002046FFF7FEFE1FE700BF1DE701000010200100049FC6000810B504460CB9012055 +:20B2400010BDA06900B100E000BFD4F8800028B9002084F87C00204600F02AF82420C4F80B +:20B2600080002068006820F0010021680860204601F048FA012800D1E2E7A06A10B12046CF +:20B2800001F057F92068406820F49040216848602068806820F02A0021688860206800681D +:20B2A00040F0010021680860204601F0BEF9C7E730B587B00446214920680968884239D113 +:20B2C0001E4890F8900000F0F0004FF0904101EB801514221A4902A8FCF76EF8174890F8FC +:20B2E000900000F00F0101208840144991F8921001F00F02012191400843029002A9284662 +:20B30000FDF786FC012200212420FEF7FBF92420FEF7E8F94FF480404FF0B041096E01433E +:20B320004FF0B04211661146096E0140019100BF00BF01E003F0EEF807B030BDF0010020D7 +:20B340002C0301082DE9F84F04460E4617469946D4F8800020285ED106B117B90120BDE86E +:20B36000F88F00BF94F87C00012801D10220F6E7012084F87C0000BF002054346063212001 +:20B38000E062FDF727FD824627806780543CA068B0F5805F04D1206910B90025B04602E0BD +:20B3A00035464FF0000800BF002084F87C0000BF1DE05346002280212046CDF8009001F030 +:20B3C00091FF08B10320CAE745B9B8F80000C0F308002168886208F1020803E02878216865 +:20B3E00088626D1CB4F85600401EA4F85600B4F856000028DDD15346002240212046CDF869 +:20B40000009001F06FFF08B10320A8E72020C4F880000020A3E70220A1E7704710B502483C +:20B420000068804710BD00002400002010B52021024800F048FBFFF7F1FF10BD000C005832 +:20B4400010B500F007F80121014800F03AFB10BD000C005808B507E06946064800F0B1FD38 +:20B460000549009809688847024800F099FD0028F2D008BDC80003202000002010B508210E +:20B48000054800F020FB0548006880470821024800F027FB10BD0000000C005804000020FE +:20B4A00010B50221144800F01FFB40B11248001D01680220884310B100F036F81AE0012185 +:20B4C0000D4800F011FB40B10B48001D01680120884310B1FFF7B4FF0CE00821064800F0A8 +:20B4E00003FB38B10448001D01680820884308B100F038F810BD0000000C005810B50221AE +:20B50000024800F0E0FA00F003F810BD000C005810B50349C968086802490968884710BDF1 +:20B52000000003202800002010B500F007F80221014800F0C6FA10BD000C005808B507E0FB +:20B540006946064800F03DFD0549009809688847024800F025FD0028F2D008BDD0000320A0 +:20B560002C00002010B500F007F80821014800F0A8FA10BD000C005808B506E069460648F6 +:20B5800000F01FFD009800F0D3FF034800F008FD0028F3D008BD0000B000032010B502219A +:20B5A0001D4800F095FA48B91B48001D01684FF40030884310B1FFF7A1FF2BE0022116489C +:20B5C00000F086FA48B91448001D01684FF40030884310B1FFF792FF1CE008210E4800F027 +:20B5E00077FA48B90C48001D01684FF40020884310B1FFF743FF0DE02021074800F068FA09 +:20B6000040B90548001D01684FF40010884308B1FFF70CFF10BD0000000C005800BF07A0EF +:20B6200003F06FF807A003F06CF808A003F069F80BA003F066F800BF02F0BAFF1B5B303B6F +:20B6400033316D004552524F523A2000486172644661756C745F48616E646C65720A0D0086 +:20B660001B5B306D0000000001688969C1F3400111B10021026891620168896901F00101D9 +:20B6800029B90168896941F0010102689161704770B504460D46164620688069C0F30010D5 +:20B6A00000283DD017E0681CA8B1FDF793FB801BA84200D87DB9606C40F02000606420204C +:20B6C00084F84100002084F8420000BF84F8400000BF012070BD20688069C0F340100028AB +:20B6E000E1D010202168C86120202168C8612046FFF7BAFF206840680A49084021684860B4 +:20B70000606C40F004006064202084F84100002084F8420000BF84F8400000BF0120D9E76F +:20B720000020D7E700E800FE2DE9F8430446894615461E46DDE908781948F2B2002349461F +:20B740000090204600F06CF842463946204600F0DBF810B10120BDE8F883012E03D1E8B2D0 +:20B76000216888620EE0C5F307202168886242463946204600F0C8F808B10120EBE7E8B2B3 +:20B78000216888623B46002240212046CDF8008000F060F808B10120DDE70020DBE70000BF +:20B7A000002000802DE9F8430446894615461E46DDE908781948F2B2C3024946009020462B +:20B7C00000F02EF842463946204600F09DF810B10120BDE8F883012E03D1E8B2216888624F +:20B7E0000EE0C5F307202168886242463946204600F08AF808B10120EBE7E8B22168886271 +:20B800003B46002280212046CDF8008000F022F808B10120DDE70020DBE70000002000800F +:20B82000F0B5059C05686D684FF4806606EA545666F0FC2646F4C046B543C1F309064FF407 +:20B840007F0707EA02473E431E432643354306687560F0BD2DE9F04104460E4617461D46D0 +:20B86000DDF8188019E0681CB8B1FDF7B3FAA0EB0800A84200D885B9606C40F02000606461 +:20B88000202084F84100002084F8420000BF84F8400000BF0120BDE8F0812068806930407B +:20B8A000B04201D1012000E00020B842DBD00020F1E770B504460D4616461DE03246294604 +:20B8C0002046FFF7E5FE08B1012070BDFDF782FA801BA84200D87DB9606C40F0200060643F +:20B8E000202084F84100002084F8420000BF84F8400000BF0120E8E720688069C0F34010CF +:20B900000028DBD00020E0E770B504460D4616461FE0324629462046FFF7BAFE08B101207B +:20B9200070BD681CA8B1FDF755FA801BA84200D87DB9606C40F020006064202084F841004A +:20B94000002084F8420000BF84F8400000BF0120E6E720688069C0F340000028D9D000208C +:20B96000DEE710B5FFF79CFD10BD10B5FFF716FE10BD00008168024A1140491C81607047C2 +:20B98000C0FFFF7F024602F1600000EB8103186800F0F840704701468868C0F3C0007047A0 +:20B9A00001468868C0F3400070470146886800F00100704701468868C0F30070704701466F +:20B9C0008868C0F3800070470146C86800F4406008B9012070470020FCE700008168024AB1 +:20B9E0001140091D81607047C0FFFF7F70B500F11404C1F3406504EB85031C68C1F304566B +:20BA00000725B540AC43C1F3045502FA05F52C431C6070BD826822F0E0720A4382607047C7 +:20BA200010B500F1600404EB81031C6824F0004414431C6010BD08B54FF0B041896C0143D7 +:20BA40004FF0B04291641146896C0140009100BF08BD08B54FF0B041C96C01434FF0B04287 +:20BA6000D1641146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D16411468C +:20BA8000C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96C014082 +:20BAA000009100BF08BD08B54FF0B041896D01434FF0B04291651146896D0140009100BF45 +:20BAC00008BD81607047426842EA0142426070470246D0680840884201D10120704700203B +:20BAE000FCE70A04826070470246D0690840884201D1012070470020FCE7000004480068C8 +:20BB000040F400404FF0B041C1F890007047000090000058024800680007000E704700001B +:20BB200008010058014603480068084041EA104070470000880000584FF0B040806800F049 +:20BB40000C0070474FF0B040006820F480204FF0B041086070474FF0B040006840F480300D +:20BB60004FF0B041086070474FF0B0400068C0F3005070474FF0B0400068C0F340407047A4 +:20BB800002480068C0F3400070470000980000584FF0B0400068C0F3802070474FF0B04188 +:20BBA000496821F0FE4141EA00614FF0B0425160704700000448006840F001004FF0B0414A +:20BBC000C1F89000704700009000005802480068C0F3400070470000900000580248006887 +:20BBE000C0F3400070470000900000580449096821F0180101434FF0B042C2F89010704745 +:20BC0000900000580448006820F001004FF0B041C1F89400704700009400005804480068A3 +:20BC200040F001004FF0B041C1F89400704700009400005802480068C0F340007047000057 +:20BC4000940000580448006820F004004FF0B041C1F894007047000094000058024800685E +:20BC6000C0F3C00070470000940000584FF0B040006840F001004FF0B041086070474FF058 +:20BC8000B041096801F0F000B02800D9B02070474FF0B0400068C0F3400070474FF0B041B8 +:20BCA000496821F47F4141EA00214FF0B042516070474FF0B041096821F0F00101434FF0F3 +:20BCC000B042116070474FF0B040006820F080604FF0B041086070474FF0B040006840F0AD +:20BCE00080604FF0B041086070474FF0B0400068C0F3C06070474FF0B040006820F080705D +:20BD00004FF0B041086070474FF0B040006840F080704FF0B041086070474FF0B040C06877 +:20BD200000F0030070474FF0B040C068C0F3062070474FF0B0400068C0F3406070470000D1 +:20BD40000449096821F0406101434FF0B042C2F88810704788000058084909684FF47F226F +:20BD600002EA101291434FF47F2202EA001211434FF0B042C2F88810704700008800005891 +:20BD800005490968020C1204914341EA00414FF0B042C2F8881070478800005805490968A7 +:20BDA000020C1204914341EA00414FF0B042C2F888107047880000580449096821F04041B5 +:20BDC00001434FF0B042C2F8881070478800005810B50748FDF736FB0548FDF72FFC054813 +:20BDE000406818B1034A10685168884710BD000024040020E80100202DE9F04704464FF091 +:20BE0000000A72B657492068084418B1B0F5C05F0CD105E04FF44020FFF784FE824606E064 +:20BE20004FF44010FFF77EFE824600E000BF00BF206887682068D0F80C80206845692068C6 +:20BE400086692068D0F8209046492068084418B1B0F5C05F21D110E04FF000404FF0B04172 +:20BE6000896B01434FF0B042916300BF00BF1146896B8143916300BF10E020204FF0B041C5 +:20BE8000C96B01434FF0B042D16300BF00BF1146C96B8143D16300BF00E000BF00BF0DB9E1 +:20BEA000002E4DD02F492068084418B1B0F5C05F0AD104E04FF44020FFF770FF05E04FF46F +:20BEC0004010FFF76BFF00E000BF00BF95B12068006940F0010021680861206845610821A3 +:20BEE000204600F041F8032801D184F8360008202168486096B12068006940F001002168B9 +:20BF00000861206886611021204600F02DF8032801D184F8360010202168486011492068AB +:20BF2000084418B1B0F5C05F08D103E05046FFF735FF04E05046FFF731FF00E000BF00BFAE +:20BF40002068006920F0010021680861206887602068C0F80C802068C0F8209062B6BDE805 +:20BF6000F08700000084FFBF30B5034600200B4C24681425B4FBF5F44FF47A75B4FBF5F43C +:20BF800004FB05F200BF521E02B903201C6824680C408C4201D0002AF5D130BD1400002092 +:20BFA00070B5044601F036FA064672B62068A04201D1012500E00025304601F03DFA28460A +:20BFC00070BD70B504460D4601F024FA064672B620682860206800F004F8304601F02CFADE +:20BFE00070BD70B5044601F015FA054672B6D4E900010860D4E900104860284601F01CFA22 +:20C0000070BD00BFFEE7704700BF0BA002F079FB0BA002F076FB0CA002F073FB10A002F00C +:20C0200070FB00BF00BF1048006800F400600028F9D102F0BDFA00001B5B303B33316D00B6 +:20C040004552524F523A20005056445F50564D5F49525148616E646C65720A0D00000000A0 +:20C060001B5B306D0000000014040058704770B504460025FFF727FEFCF7ACFE064606E008 +:20C08000FCF7A8FE801B022801D9032503E0FFF72CFE0028F4D100BF75BB4FF0B0400069C9 +:20C0A00020F4FE40216840EA01204FF0B04108610846006920F47810616808434FF0B0412A +:20C0C0000861FFF709FEFCF785FE064606E0FCF781FE801B022801D9032503E0FFF705FE3D +:20C0E0000128F4D100BF3DB94FF0B0400069216908434FF0B0410861284670BD70B504468D +:20C100000025FFF7E0FDFCF765FE064606E0FCF761FE801B022801D9032503E0FFF7E5FDCB +:20C120000028F4D100BF75BB4FF0B040006920F4FE40216840EA01204FF0B041086108467E +:20C14000006920F06060A16808434FF0B0410861FFF7C2FDFCF73EFE064606E0FCF73AFE78 +:20C16000801B022801D9032503E0FFF7BEFD0128F4D100BF3DB94FF0B04000692169084354 +:20C180004FF0B0410861284670BD70B504460025FFF799FDFCF71EFE064606E0FCF71AFEFF +:20C1A000801B022801D9032503E0FFF79EFD0028F4D100BF75BB4FF0B040006920F4FE407E +:20C1C000216840EA01204FF0B04108610846006920F06040E16808434FF0B0410861FFF768 +:20C1E0007BFDFCF7F7FD064606E0FCF7F3FD801B022801D9032503E0FFF777FD0128F4D1C9 +:20C2000000BF3DB94FF0B0400069216908434FF0B0410861284670BDF0B58BB004460E464A +:20C22000274B0FCB07AD0FC5254A1032D2E900109268CDE905020491214B1C33D3E90020CB +:20C24000D3E9021301AD0BC500920027B6F5007F0DD1002008E007A951F82010A14202D3E5 +:20C260005DF8207002E0401C0428F4D30DE0002008E004A951F82010A14202D35DF82070F0 +:20C2800002E0401C0328F4D300BF0E48006820F0070038430B490860FCF79CFD054607E0E5 +:20C2A000FCF798FD401B022802D903200BB0F0BD0448006800F00700B842F1D10020F5E7A8 +:20C2C00058010108004000582DE9F0410446B02C02D90E48C56A04E00C48C4F3031150F84C +:20C2E0002150FFF717FCC0F30310094951F82000B5FBF0F6FDF758FA80460648B6FBF0F7BB +:20C3000041463846FFF788FFBDE8F081E40101088401010840420F0010B50D4C4FF40030E7 +:20C320000C49086020688068C0F3003078B12068C068C0F3002050B12068C06800F0800020 +:20C3400060F4C0702168C8602046FEF7E5F910BDBC0300200C0800580146080900EB800094 +:20C36000420001F00F001044C0B2704702460023114603E05B1CA1F10A00C1B20A29F9D2D5 +:20C38000180741EA1060704770B504462068C06800F04000A8B94FF0FF302168C860FCF76A +:20C3A00019FD054607E0FCF715FD401BB0F57A7F01D9032070BD2068C06800F04000002805 +:20C3C000F1D00020F6E7000010B50248FEF788F910BD0000BC030020704710B5FCF7DAFF26 +:20C3E000FEF71BFE10BD0000F0B54FF0B0463668C6F303162B4F57F826204FF0B046B668B6 +:20C4000006F00C0636B1042E07D0082E09D00C2E35D10AE0244E326034E0244E224F3E6052 +:20C4200030E0234E204F3E602CE04FF0B046F66806F003034FF0B046F668C6F30216711CE2 +:20C44000022B03D1194EB6FBF1F007E0032B03D1174EB6FBF1F001E0B2FBF1F04FF0B0465E +:20C46000F668C6F3062670434FF0B046F668012707EB5675B0FBF5F60B4F3E6002E00A4E86 +:20C48000326000BF00BF4FF0B046B668C6F30316084F57F82640044E3668B6FBF4F6024F7F +:20C4A0003E60F0BDE4010108140000200024F4000048E801840101081948006840F47000CB +:20C4C000174908604FF0B040006840F001004FF0B04108604FF4E0208860084600681149F9 +:20C4E00008404FF0B04108600F48006820F00500C1F894000846D0F8980020F001000A4929 +:20C50000091D086009484FF0B041C86008610846006820F4802008600020886170470000E9 +:20C5200088ED00E0FBFEF6FA9400005800100422704790F8281001F0010139B1016849682D +:20C5400021F40031C26A11430268516090F8281001F00201022907D10168496821F4803163 +:20C56000026B11430268516090F8281001F00401042907D10168496821F48021426B114353 +:20C580000268516090F8281001F00801082907D10168496821F40041826B114302685160F1 +:20C5A00090F8281001F01001102907D10168896821F48051C26B11430268916090F82810CC +:20C5C00001F02001202907D10168896821F40051026C11430268916090F8281001F0400159 +:20C5E000402913D10168496821F48011426C114302685160416CB1F5801F07D1016849682D +:20C6000021F4C001826C11430268516090F8281001F08001802907D10168496821F40021E4 +:20C62000C26C114302685160704738B504460020C4F88800FCF7CEFB05462068006800F024 +:20C64000080008280CD16FF07E402B4600224FF400110090204600F045FE08B1032038BDC7 +:20C660002068006800F0040004280CD16FF07E402B4600224FF480010090204600F032FE43 +:20C6800008B10320EBE72020C4F88000C4F8840000BF002084F87C0000BF00BFDFE770B5F0 +:20C6A0000546AC6A0020A4F85E00A4F856002046FEF7BAFC70BD00000168096821F49071DF +:20C6C0000268116001688968044A1140026891602021C0F884100021C1667047FEFFFFEFB4 +:20C6E00010B504462068006820F04000216808602020C4F88000002020672046FEF78DFEF1 +:20C7000010BD00002DE9FC5F04464FF00009002000908346FE492068884200D100E000BFC7 +:20C720002169A068084361690843E16940EA010A606E40EA0A0A20680068F649084040EADB +:20C740000A00216808602068406820F44050E168084321684860D4F818A0ED492068884239 +:20C7600002D0206A40EA0A0A20688068EA49084040EA0A00216888602068C06A20F00F00BE +:20C78000616A08432168C86200BFE4492068884216D10320E2490968014031B1012908D0C7 +:20C7A000022904D0032908D105E0012507E0022505E0042503E0082501E0102500BF1FE06A +:20C7C000D349206888421AD14FF44060D4490968014049B1B1F5806F0AD0B1F5006F05D0FB +:20C7E000B1F5406F08D105E0002507E0022505E0042503E0082501E0102500BF00E01025EB +:20C8000000BFC3492068884270D135B1022D46D0042D6CD0082D6BD1C7E0FDF763FB616AED +:20C8200009B9012138E0616A012901D1022133E0616A022901D104212EE0616A032901D13B +:20C84000062129E0616A042901D1082124E0616A052901D10A211FE0616A062901D10C21C3 +:20C860001AE0616A072901D1102115E0616A082901D1202110E0616A092901D140210BE0B1 +:20C88000616A0A2901D1802106E0616A0B2902D14FF4807100E00121B0FBF1FBCAE0606A2E +:20C8A00008B901203BE0606A012801D1022036E0606A022801D1042031E0606A032801D1BC +:20C8C00006202CE0606A042801D1082027E0606A052801D10A2022E0606A062801D10C2044 +:20C8E0001DE0606A072804D1102018E056E21AE09DE0606A082801D1202010E0606A09289F +:20C9000001D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001208149D8 +:20C92000B1FBF0FB86E0FDF701FB616A09B9012138E0616A012901D1022133E0616A022950 +:20C9400001D104212EE0616A032901D1062129E0616A042901D1082124E0616A052901D117 +:20C960000A211FE0616A062901D10C211AE0616A072901D1102115E0616A082901D1202198 +:20C9800010E0616A092901D140210BE0616A0A2901D1802106E0616A0B2902D14FF480712F +:20C9A00000E00121B0FBF1FB44E0606A08B9012038E0606A012801D1022033E0606A022808 +:20C9C00001D104202EE0606A032801D1062029E0606A042801D1082024E0606A052801D1A0 +:20C9E0000A201FE0606A062801D10C201AE0606A072801D1102015E0606A082801D1202022 +:20CA000010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF48070B7 +:20CA200000E001204FF40041B1FBF0FB02E00120009000BF00BFBBF1000F0AD0606800EB81 +:20CA40004000584503D860680003584502D201200090F5E235B1022D74D0042D65D0082D66 +:20CA60006FD12CE1FDF73EFA0646606A08B9012238E0606A012801D1022233E0606A02283B +:20CA800001D104222EE0606A032801D1062229E0606A042801D1082224E0606A052801D1D9 +:20CAA0000A221FE0606A062801D10C221AE0606A072801D1102215E0606A082801D1202259 +:20CAC00010E0606A092801D140220BE0606A0A2801D1802206E0606A0B2802D14FF48072F1 +:20CAE00000E001229446002330461946FAF724FC4FF4807200238C46A0FB021E0CFB02E280 +:20CB000000FB0323606840088C461CEB00070DE000800040F369FFCFFFF4FF1100380140B1 +:20CB2000880000580024F4000CE068E043F10001D4F804C0624600233846FAF7FDFB81460B +:20CB40001EE11AE1606A08B9012238E0606A012801D1022233E0606A022801D104222EE01F +:20CB6000606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE0606A09 +:20CB8000062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A092882 +:20CBA00001D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294461E +:20CBC0000023F7481946FAF7B7FB4FF4807200238C46A0FB021E0CFB02E200FB0323606838 +:20CBE00040088C461CEB000743F10001D4F804C0624600233846FAF79FFB8146C0E0FDF719 +:20CC000095F90646606A08B9012238E0606A012801D1022233E0606A022801D104222EE07E +:20CC2000606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE0606A48 +:20CC4000062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A0928C1 +:20CC600001D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294465D +:20CC8000002330461946FAF757FB4FF4807300228C46A0FB031E0CFB03E300FB023360688E +:20CCA00040088C461CEB000743EB0201D4F804C0624600233846FAF73FFB814660E0606A46 +:20CCC00008B9012238E0606A012801D1022233E0606A022801D104222EE0606A032801D19B +:20CCE000062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D10C2221 +:20CD00001AE0606A072801D1102215E0606A082801D1202210E0606A092801D140220BE00F +:20CD2000606A0A2801D1802206E0606A0B2802D14FF4807200E00122944600234FF4004015 +:20CD40001946FAF7F9FA4FF4807300228C46A0FB031E0CFB03E300FB0233606840088C46AB +:20CD60001CEB000743EB0201D4F804C0624600233846FAF7E1FA814602E00120009000BFB6 +:20CD800000BFB9F5407F06D3B9F5801F03D22068C0F80C9098E20120009095E2E069B0F500 +:20CDA000004F70D1012D06D0022D4FD0042D6BD0082D6AD1E1E0FDF7A7F80646606A08B98A +:20CDC000012038E0606A012801D1022033E0606A022801D104202EE0606A032801D106203B +:20CDE00029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE054 +:20CE0000606A072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A44 +:20CE20000A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EBDF +:20CE40005100B0FBF1F01FFA80F9E5E0606A08B901203BE0606A012801D1022036E0606A10 +:20CE6000022801D1042031E0606A032801D106202CE0606A042801D1082027E0606A05289A +:20CE800004D10A2022E0DFE02CE0C2E0606A062801D10C201AE0606A072801D1102015E044 +:20CEA000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A40 +:20CEC0000B2802D14FF4807000E001203449B1FBF0F04000616800EB5100B0FBF1F01FFA25 +:20CEE00080F999E0FDF722F80646606A08B9012038E0606A012801D1022033E0606A022834 +:20CF000001D104202EE0606A032801D1062029E0606A042801D1082024E0606A052801D15A +:20CF20000A201FE0606A062801D10C201AE0606A072801D1102015E0606A082801D12020DC +:20CF400010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807072 +:20CF600000E00120B6FBF0F04000616800EB5100B0FBF1F01FFA80F94EE0606A08B90120E2 +:20CF80003AE0606A012801D1022035E0606A022801D1042030E0606A032803D106202BE087 +:20CFA0000024F400606A042801D1082024E0606A052801D10A201FE0606A062801D10C207D +:20CFC0001AE0606A072801D1102015E0606A082801D1202010E0606A092801D140200BE053 +:20CFE000606A0A2801D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0C9 +:20D000004000616800EB5100B0FBF1F01FFA80F902E00120009000BF00BFB9F1100F10D3F0 +:20D02000B9F5803F0DD24FF6F07009EA00000190C9F3420101980843019001982168C860BD +:20D0400042E1012000903FE1012D06D0022D4ED0042D6ED0082D6DD1DDE0FCF755FF064659 +:20D06000606A08B9012038E0606A012801D1022033E0606A022801D104202EE0606A032805 +:20D0800001D1062029E0606A042801D1082024E0606A052801D10A201FE0606A062801D1DF +:20D0A0000C201AE0606A072801D1102015E0606A082801D1202010E0606A092801D1402031 +:20D0C0000BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F06168B3 +:20D0E00000EB5100B0FBF1F01FFA80F9DFE0606A08B901203AE0606A012801D1022035E055 +:20D10000606A022801D1042030E0606A032801D106202BE0606A042801D1082026E0606A5D +:20D12000052801D10A2021E0606A062803D10C201CE026E0B8E0606A072801D1102015E043 +:20D14000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A9D +:20D160000B2802D14FF4807000E001205C49B1FBF0F0616800EB5100B0FBF1F01FFA80F921 +:20D1800095E0FCF7D3FE0646606A08B9012038E0606A012801D1022033E0606A022801D186 +:20D1A00004202EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A2060 +:20D1C0001FE0606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E074 +:20D1E000606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E0E0 +:20D200000120B6FBF0F0616800EB5100B0FBF1F01FFA80F94BE0606A08B9012038E0606A80 +:20D22000012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A0428DA +:20D2400001D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D123 +:20D26000102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D1802007 +:20D2800006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0616800EB5100B0FBE4 +:20D2A000F1F01FFA80F902E00120009000BF00BFB9F1100F06D3B9F5803F03D22068C0F8C6 +:20D2C0000C9001E0012000900120A4F86A00A4F868000020E06620670098BDE8FC9F000030 +:20D2E0000024F4002DE9F04104460D4617469846069E4AE0701C002847D0FBF76BFDA0EB79 +:20D300000800B04200D8C6B92068006820F4D070216808602068806820F001002168886095 +:20D320002020C4F88000C4F8840000BF002084F87C0000BF0320BDE8F0812068006800F082 +:20D34000040010B32068C069C0F3C020E8B14FF40060216808622068006820F4D0702168C6 +:20D3600008602068806820F00100216888602020C4F88000C4F88400C4F8880000BF002074 +:20D3800084F87C0000BF0320D5E72068C0692840A84201D1012000E00020B842AAD000206D +:20D3A000C9E7000010B50248FDF740FE10BD0000F401002000BFFEE737B514460846064B11 +:20D3C0006A46214600F0FEF804466946002000F090FC20463EBD0000F3DC000802480068D1 +:20D3E000C0F30220704700000CED00E010B5002804DB0A07130E054A135406E00A07140EFB +:20D40000034A00F00F031B1FD45410BD00E400E018ED00E0EFF31080704702E008C8121FD9 +:20D4200008C1002AFAD170477047002001E001C1121F002AFBD1704780F31088704700005D +:20D440002DE9FF5F82B00021DDE90430020DDDF840B0034318D044F61050A2F2FF32424325 +:20D460001514119801281FD0A5EB0B00401C5FEA000A4FF000064E4FDFF83891B04650466A +:20D4800015D5CAF1000413E0119801244AA3012801D16FEA0B010298119AC0E90031C0E90D +:20D4A000024206B0BDE8F09FCBF10000DFE704460021404A491842EB0450CDE9001012E02D +:20D4C000E00707D032463B4640464946FAF760F98046894632463B4610461946FAF758F9B1 +:20D4E00006460F466410002CEAD1DDE90401DDE90023BAF1000F06DAFAF74AF942464B4695 +:20D50000FAF746F905E0F9F784FF42464B46F9F780FF04460E460022284BFAF7C3F903D840 +:20D520004FF0FF30014607E00022254B20463146FAF787F8FAF79EF9102409E0002C0ADBBA +:20D540000A220023F9F7F8FE039B30321A55641E50EA0102F2D1641C039AC4F11103144467 +:20D56000119A012A03D0012208430DD10AE0084304D000204FF0110B119072E7A3EB0B059A +:20D580006D1E0DE05B4504DD4FF0000205F1010504E003DA4FF00002A5F10105002AECD0D1 +:20D5A00002981199C0E90231C0E9004579E70000000014400000F03F300000000000F04317 +:20D5C0000000E03F2DE9FF4F95B09B468946064600250FE2252877D100242746F84A0121E7 +:20D5E000059400E0044316F8013F203B01FA03F01042F7D130782A2811D06FF02F033078A6 +:20D60000A0F13002092A16D8059A44F0020402EB820203EB42021044761C0590EFE759F808 +:20D62000042B0592002A03DA504244F40054059044F00204761C30782E2816D116F8010F9B +:20D6400044F004042A280DD06FF02F023078A0F13003092B09D807EB870302EB4303C718C0 +:20D66000761CF3E759F8047B761C30786C280FD006DC4C2817D068280DD06A2814D104E0BC +:20D68000742810D07A280FD10DE044F400140AE044F4801401E044F440147278824202D1AF +:20D6A00004F58014761C761C307866280BD013DC582877D009DC002875D04528F6D04628FF +:20D6C000F4D047281AD19DE118E0632835D0642879D0652812D195E1702873D008DC67281D +:20D6E000F1D069286FD06E280DD06F2806D1B5E073282CD0752875D0782874D05A46179976 +:20D7000090476D1C75E1C4F30250022809D003280DD0D9F8001004280DD00D6009F10409E1 +:20D7200067E1D9F80010EA17C1E90052F6E7D9F800100D80F2E70D70F0E719F8041B8DF896 +:20D74000001000208DF80100EA46012003E059F804AB4FF0FF3061074FF0000102D40DE006 +:20D7600008F101018846B9420FDA8045F8DB1AF808100029F4D108E008F1010188468142D8 +:20D78000FADB1AF808100029F6D105985B46A0EB080721463846179A00F094FA284400EB57 +:20D7A000080507E04DE029E10DE01AF8010B5A4617999047B8F10108F7D25B46214638460B +:20D7C000179A13E142E00A220092C4F302524FF0000A022A08D059F804CB032A4FEAEC7189 +:20D7E0000AD00DE029E02AE009F1070121F00702F2E802C1914609E00FFA8CFC4FEAEC71AF +:20D80000042A03D14FFA8CFC4FEAEC71002907DA0A460021DCF1000C61EB02012D2202E0CB +:20D82000220504D52B228DF80420012203E0E20701D02022F7E7904659E00A2102E01022C4 +:20D840000DE010214FF0000A00910BE010224FF0000A44F004040827009203E008224FF021 +:20D86000000A0092C4F30252022A05D059F804CB0021032A08D009E009F1070121F00702B5 +:20D88000F2E802C1914605E01FFA8CFC042A01D10CF0FF0C4FF00008220728D5702806D0AC +:20D8A000009B83F0100353EA0A0305D00EE040228DF80420012208E05CEA010206D03022B3 +:20D8C0008DF804208DF8050002229046009B83F0080353EA0A030AD15CEA010201D1620759 +:20D8E00005D530228DF804204FF001087F1E582804D034A003900EA802900DE036A0F9E7C8 +:20D9000053466046009AF9F717FD84460398825C0298401E029002705CEA0100F0D1029849 +:20D9200006A9081A00F1200A600702D524F4803400E00127574502DDA7EB0A0000E00020D2 +:20D9400000EB0A01009005984144401A0590E00306D45B462146179A059800F0B3F9054438 +:20D96000002706E001A85A46C05D179990476D1C7F1C4745F6DBE0030CD55B462146179AAF +:20D98000059800F09FF9054404E030205A46179990476D1C0099481E00900029F5DC08E0C4 +:20D9A000029802995A460078491C0291179990476D1CBAF10001AAF1010AF1DC65E10000AD +:20D9C000092801003031323334353637383961626364656600000000303132333435363717 +:20D9E00038394142434445460000000000F058F90544761C307800287FF4ECAD19B02846F2 +:20DA0000BDE8F08F620700D4062709F1070222F0070CFCE80223E14603F000485FEA080C88 +:20DA200002D00FF2702C0DE05FEA045C02D50FF2682C07E05FEAC47C02D00FF2602C01E0C5 +:20DA4000AFF2700C4FF0FF3823F00043CDF850C065280CD006DC452809D046281DD04728AD +:20DA60003DD13DE0662818D067287ED138E00021112F01DB112000E0781CCDE9000106A9C7 +:20DA80000EA8FFF7DDFCDDE90F010E9A03910021009207F1010A04914DE04FF00040009761 +:20DAA000CDE9011006A90EA8FFF7CAFCDDE90F0203920E9B11990022DDF80CA000930492F3 +:20DAC00011B9791C00EB010AB7EB0A0004D4C0F1FF3007F1010A0490AAEB0700019044E0A5 +:20DAE000012F00DA01270021112F01DD112000E03846CDE9000106A90EA8FFF7A1FCDDE9B1 +:20DB00000F010E9A0391002104910092BA4621070CD40399514500DA8A46BAF1010F05DDF0 +:20DB2000009AAAF10101515C302908D0B84202DA10F1040F06DA0121CDE9011015E0AAF18D +:20DB40000101E9E7002805DC049901440491AAEB000102E0411C514500DD8A460499401A64 +:20DB6000401C01904FF000400290200704D40198504501DBCDF8048000208DF84F000298C7 +:20DB80000DF14F07B0F1004F25D02B200E9002984FF0020800280CDA404202902D200E9073 +:20DBA00007E00A210298F9F7C9FC3031029007F8011DB8F10001A8F10108F2DC0298002818 +:20DBC000EFD1791E0E980870307800F0200040F0450007F8020D12A8C01B00F10708149854 +:20DBE000007800B1012000EB0A01019801EBE07105984144401A401E0590E00306D45B4642 +:20DC00002146179A059800F05DF805441498007818B15A46179990476D1CE00324D55B46A7 +:20DC20002146179A059800F04DF805441CE00498002807DBDDE90301884203DD0098405C67 +:20DC4000179901E0179930205A469047049805F10105401C04900198401E019004D12E2089 +:20DC60005A46179990476D1CBAF10001AAF1010ADDDC05E017F8010B5A46179990476D1C39 +:20DC8000B8F10001A8F10108F4DC5B462146179A0598ABE62D0000002B0000002000000009 +:20DCA0002DE9F041044600251E461746880404D405E039462020B0476D1C641EF9D52846A7 +:20DCC000BDE8F0812DE9F041044600251E469046C80301D5302700E02027880404D505E0D5 +:20DCE00041463846B0476D1C641EF9D52846BDE8F0810A68531C0B60107070473EB505460A +:20DD000000240BE04B4801F004F94A480078332803D0052C01D100203EBD641C052C03DC8D +:20DD2000444800783328EDD1022001F0D6F8032001F0A9F9002001F0B6F8002001F0F3F874 +:20DD4000002001F006F9012201A9202001F08AF99DF8040020F00100401C01909DF8040002 +:20DD600020F00200801C01909DF8040020F00400001D01909DF8040020F00800083001908F +:20DD8000012201A9202001F094F9012001F0F7F89DF8000020F0100000909DF8000020F00D +:20DDA0004000403000909DF8000020F0200000909DF8000020F0800000909DF8000020F074 +:20DDC000020000909DF8000020F0040000909DF8000020F0010000909DF8000020F0080095 +:20DDE0000090684601F034F9012001F01BF99DF8080020F00200801C02909DF8080020F017 +:20DE00000800083002909DF8080020F020002030029002A801F0C9F8042001F0E6F803200F +:20DE200001F0CDF805F0010008B100F005F8012072E700003500002010B50449B1F9000005 +:20DE40000B460122002100F0D5F910BD3C00002010B5044604F0040010B1012000F0E2F893 +:20DE600004F0010010B1082000F0DCF804F0020010B1032000F0D6F810BD10B5044604F098 +:20DE8000040018B10021012000F0DEF904F0010018B10021082000F0D7F904F0020018B126 +:20DEA0000021032000F0D0F910BD00002DE9F041E7B04FF00108072400210D460E4621E07E +:20DEC00000252E46002719E04FF0006101EB043101EB07204FF48072694600F027F80020A2 +:20DEE00008E01DF80010FF2902D16D1C46F10006411C88B2FF28F4DD781C87B2102FE3DBFB +:20DF0000601CC4B24FF4805185EA0100304301D0C82CD5DB4FF0006000EB04300249086032 +:20DF2000404667B0BDE8F0817000002018B5034600200024009406E01C58E4B200949DF897 +:20DF400000400C54401C9042F6D318BD10B50420FDF771FD0120FDF76EFD002211460B20E6 +:20DF6000FBF7D0FB0B20FBF7BDFB2A482A494860002129488160C1600161012141610421A3 +:20DF800081610021017741770121016280F8241081620021C162016380F834104FF48051C2 +:20DFA0008163002180F83C10001DFAF77BFA08B100F0B0FA7F211848C0F8D8100421C0F845 +:20DFC000DC100021C0F8E01014481349C1F8CC0006211148C0F8D0100421C0F8D41000F185 +:20DFE000CC01001DF9F7B4FE08B100F093FA7F210948001DF9F74EFE08B100F08BFA0122C4 +:20E0000007490548001DFAF79FFB08B100F082FA10BD0000000004505C0400200100008074 +:20E020008602002010B586B004461422064901A8F9F7C2F9ADF804400022114601A800F01F +:20E040001BF806B010BD00009802010870B5044604F0F0004FF0904101EB801504F00F029E +:20E060000120904081B22846FAF7A6FE08B1012070BD0020FCE70000F0B585B004460E46F7 +:20E080001746207800F0F0004FF0904101EB8015207800F00F0101208840009060680190B0 +:20E0A000A0680290E068039020690490B5F1904F03D10120FDF7DBFC21E04648854203D15F +:20E0C0000220FDF7D4FC1AE04348854203D10420FDF7CDFC13E04148854203D10820FDF726 +:20E0E000C6FC0CE03E48854203D11020FDF7BFFC05E03C48854202D18020FDF7B8FCF2B283 +:20E10000009881B22846FAF75FFE69462846FAF77FFD35496068884207D0344960688842F8 +:20E1200003D033496068884252D1384600F0A4F8207800F00F000A2840D2DFE800F0050E2C +:20E140001720293233343536002211460620FBF7D9FA0620FBF7C6FA39E000221146072066 +:20E16000FBF7D0FA0720FBF7BDFA30E0002211460820FBF7C7FA0820FBF7B4FA27E00022BE +:20E1800011460920FBF7BEFA0920FBF7ABFA1EE0002211460A20FBF7B5FA0A20FBF7A2FA9B +:20E1A00015E000BF00BF00BF00BF002211461720FBF7A8FA1720FBF795FA08E00022114611 +:20E1C0002820FBF79FFA2820FBF78CFA00BF00BF05B0F0BD0004004800080048000C0048DC +:20E1E00000100048001C0048000011100000211000003110F0B58DB005460E4617461C4690 +:20E20000104B0FCBCDE90B23CDE909010D4A103207CA06AB07C3142101A8F9F7E8F8ADF8ED +:20E22000045009A850F82700029006A850F82600039004B125802246002101A8FFF71CFF8C +:20E240000DB0F0BDAC02010830B585B004460D46142208496846F9F7AFF8ADF800400DB177 +:20E26000012000E00020014600226846FFF704FF05B030BD8402010838B1816829B1017817 +:20E2800001F00F01014A42F821007047A402002030B10021027802F00F02024B43F8221021 +:20E2A00070470000A402002070B504460D4604F0F0004FF0904101EB80160DB1012000E0EA +:20E2C0000020024604F00F030120984081B23046FAF77AFD70BD00002DE9F04105460E46B3 +:20E2E00017466C1EC4EBC40000EB4000404951F82000C4EBC40101EB41013D4A02EB81010F +:20E3000048603C49C4EBC40000EB400002EB800081600021C4EBC40000EB400002EB8000B8 +:20E32000C1600121C4EBC40000EB400002EB800001610021C4EBC40000EB400002EB800001 +:20E340004161C4EBC40000EB400002EB80008161C4EBC40000EB400002EB8000C161C4EB52 +:20E36000C40000EB400002EB80000162C4EBC40000EB400002EB80004162C4EBC40000EBD2 +:20E380004000114601EB8000A0F85060C4EBC40000EB400001EB8000A0F85270C4EBC4015A +:20E3A00001EB410102EB8101081DFAF78FFD08B100F0B0F8C4EBC40101EB41010C4A02EBE8 +:20E3C0008101081D0021FAF717FD08B100F0A2F8C4EBC40101EB4101054A02EB8101081DA8 +:20E3E0000021FAF73EFD08B100F094F8BDE8F08174000020EC9C90102DE9F84304460D46DB +:20E4000016461F46DDF820803B46324629462046CDF8008000F0C8FCBDE8F8832DE9F8438E +:20E4200005460E4617469846089C43463A4631462846009400F0EAFC60B943463A4631466D +:20E440002846009400F0E2FC10B90020BDE8F8830120FBE70120F9E700BFEFF3108101604C +:20E4600072B67047016881F3108800BF704710B50120FDF70AFB0220FDF707FB0420FDF7C3 +:20E4800004FB1020FDF701FB8020FDF7FEFAFAF7C1F9FAF7D7F9FAF7C9F910BD10B5FAF72F +:20E4A00085FF00F0A9F8FFF7E2FF00F083FBFFF7FDFC00F067F80A220921012000F09EFBC4 +:20E4C000052306220721012000F0EEFA074800F073FE064800F054FE00F05EF9FFF736FD1B +:20E4E000162217210120FFF7F7FE10BDE402002010B500F0BDFC01F0F5FD0720FFF7BDFCA6 +:20E5000001F014FC0120FFF7F9FB012000F0E5FD10BD000008B56846FFF79EFF00BF0FA0C3 +:20E5200000F0EFF80FA000F0ECF8104910A000F0E8F810A000F0E5F800BF00BF07A000F016 +:20E54000E0F808A000F0DDF80CA000F0DAF809A000F0D7F800BF00F02BF800001B5B303BED +:20E5600033316D004552524F523A2000F002010825730A001B5B306D0000000050414E490E +:20E58000430000001CB5022000904FF0011001906846FBF711F900B100BFFBF77DF9002230 +:20E5A00011460120FBF7AEF80120FBF79BF81CBD72B600BF00BF00BF00BF00BFBFF34F8F59 +:20E5C00000BF00BF00BF0A48006800F4E06009490843001D0649086000BF00BF00BFBFF3B0 +:20E5E0004F8F00BF00BF00BF00BF00BFFDE700000CED00E00000FA0500B5B3B0482121A87C +:20E60000F8F7F5FE1C211AA8F8F7F1FE502106A8F8F7EDFE142101A8F8F7E9FEFBF732F971 +:20E620000020FDF7E3FA00BF2F48006820F4C06040F400702C4908600846006800F4C060CC +:20E64000009000BF00BF4720219088012290012023900002249001202B90402025900020BE +:20E660002C9021A8FBF7BAFC08B1FFF753FF6F201A9002201B9000201C901D901E901F9090 +:20E68000209001211AA8FBF7DDFA08B1FFF742FF43F60550069000200C904FF440300E90FC +:20E6A000002013904FF48070169080011790022018901020199006A8FBF74AF908B1FFF761 +:20E6C00029FF0420019002200290002003900490059001A94FF09040FAF79AFA012000F07E +:20E6E00005F833B000BD00000004005810B5044624B14FF00070FBF7F7F801E0FBF7D6F80C +:20E7000010BD0FB408B503A800900099029801F00DFD0020009001B05DF814FB2DE9F04137 +:20E7200086B0064601A9684601F012FB04460D46A00A40EA8558C4F30907384600F072F913 +:20E740003080404606B0BDE8F0810320704738B500BF002000906846FFF7E0FF044604EBC5 +:20E760004400C0EBC410BDF8001001EBC00038BD0148406A70470000BC03002010B586B0EC +:20E7800001A9684601F0E4FA04460248406A201A06B010BDBC03002000B587B0FDF7AEF9F1 +:20E7A000244825490860002048601F212248816040F2FF31C1600021016141618161C16118 +:20E7C000FCF788F808B1FFF7A5FE00208DF8070001208DF805008DF806008DF804000022E7 +:20E7E00001A91548FCF70CFA00208DF808008DF809008DF80A0003908DF80B000690059001 +:20E80000002202A90C48FCF787FA0B48FBF73AFF002201212920FAF775FF2920FAF762FF58 +:20E820004FF480710448FBF77CFF00F013F807B000BD000000280040BC03002070B50446C6 +:20E840008020A4FB005001467D2200232846F8F773FD70BD10B5054901F1140001F078FAAA +:20E860000249283948620846406A10BDE40300202DE9F04387B004464FF00008C146002638 +:20E88000002700251422554902A8F8F795FD53482838C06B019000F0ABF840F2FF310398E6 +:20E8A000081A1FFA80F8C4F3090040441FFA80F8A40A9DF8065003E04948241A681C85B2CA +:20E8C00047488442F8D29DF8087003E0A4F56164781C87B2B4F5616FF8D29DF8096002E0DB +:20E8E0003C3C701C86B23C2CFAD29DF80A0020441FFA80F907E0A8F580601FFA80F809F124 +:20E9000001001FFA80F9B8F5806FF4D205E0A9F13C001FFA80F9701C86B2B9F13C0FF6D234 +:20E9200004E0A6F13C0086B2781C87B23C2EF8D204E0A7F1180087B2681C85B2182FF8D24E +:20E940009DF80700C11700EB91718910A0EB810181B99DF80500401E2249085CA84219DAD2 +:20E960009DF80500401E085C95FBF0F100FB115085B20FE09DF80500401E1B49085CA8429E +:20E9800008DA9DF80500401E085C95FBF0F100FB115085B240F2FF30A0EB0800134948603D +:20E9A0004FF02060886181F802904E700F7081F820509DF80B00C8700020C86148614FF471 +:20E9C000807048620020C8600861002203482838FCF708F807B0BDE8F0830000E403002056 +:20E9E000805101000A030108FE020108FC03002010B54FF480710948FBF793FE0748006883 +:20EA0000C06800F0800060F4C07004490968C8604FF400300249086010BD0000BC03002022 +:20EA20000C08005810B501468B0AC1F309024FF47A7058434FF47A7412FB04F400EB94206D +:20EA400010BD000070B502460B46501E014600BFC1EBC104134D05EB041420688468C4F3B3 +:20EA60004004002CF4D0C1EBC1050E4E06EB0515DCB22868047300BF00BFC1EBC104094DAF +:20EA800005EB04142068846804F00104002CF4D0C1EBC10405EB04142068C468E4B22046E8 +:20EAA00070BD0000740100202DE9F04105460E46174698466C1EC4EBC4003D4901EB0010F4 +:20EAC0000068C4EBC4013A4A02EB011148604FF48271C4EBC40002EB001081600021C4EBD8 +:20EAE000C40002EB0010C1604FF4E061C4EBC40002EB001001610021C4EBC40002EB00104D +:20EB00004161C4EBC40002EB001081614FF40071C4EBC40002EB0010C1611021C4EBC40017 +:20EB200002EB001001620021C4EBC40002EB00104162C4EBC40002EB00108162C4EBC4007B +:20EB400002EB0010C1620721C4EBC40002EB00100163C4EBC400114601EB0010A0F8686073 +:20EB6000C4EBC40001EB0010A0F86A70C4EBC40001EB0010A0F86C80C4EBC40102EB01114E +:20EB8000081DFCF785F908B1FFF7C4FCC4EBC400074901EB00104068006840F04000C4EB82 +:20EBA000C401034A02EB011149680860BDE8F081740100201CB50E480E49086000204860D2 +:20EBC0004FF400610B4881604FF6FF7141610021016241628162FAF7A9FC08B1FFF79AFC21 +:20EBE0000020009001900448DDE9001206C01CBD007C004024040020E80100202DE9F041BD +:20EC000005460E4617466C1E04EB840000EB4410404951F8200004EB840101EB44113D4A8E +:20EC200002EB810148604FF4612104EB840000EB441002EB80008160002104EB840000EB79 +:20EC4000441002EB8000C16004EB840000EB441002EB8000016104EB840000EB441002EBB2 +:20EC6000800041610C2104EB840000EB441002EB80008161002104EB840000EB441002EB84 +:20EC80008000C16104EB840000EB441002EB8000016204EB840000EB441002EB800041628E +:20ECA00004EB840000EB441002EB8000C16204EB840000EB4410114601EB8000A0F8906015 +:20ECC00004EB840000EB441001EB8000A0F8927004EB840101EB441102EB8101081DFCF740 +:20ECE000ABFA08B1FFF716FC04EB840000EB4410084901EB80004068006840F0010004EB0F +:20ED0000840101EB4411034A02EB810149680860BDE8F081F00100202DE9F04104460D464D +:20ED20001646671E07EB870101EB4711054A02EB8101081D6FF07F4332462946FCF702FB59 +:20ED4000BDE8F081F001002010B50448FFF7A0FA0249B1F90000FFF765F910BD4C00002069 +:20ED600010B50446012C08D10849B1F900000B4602220121FFF73EFA07E00449B1F90000E0 +:20ED800000231A460121FFF735FA10BD4C00002010B50446022000F075F8012001490870FF +:20EDA00010BD0000480000202DE9FE4F04460E4617461D46DDF830804FF00009CA46A4F1EB +:20EDC000010B1048007810B94FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB41010A4A77 +:20EDE00002EB8101CDE900580290081D53463A463146FAF7CDF808B94FF001094846BDE85C +:20EE0000FE8F000070010020740000202DE9FE4F04460E4617461D46DDF830804FF00009B2 +:20EE2000CA46A4F1010B1048007810B94FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB07 +:20EE400041010A4A02EB8101CDE900580290081D53463A463146FAF76BF908B94FF00109F9 +:20EE60004846BDE8FE8F0000700100207400002010B501211520FFF7E7F901214420FFF73F +:20EE8000E3F910BD10B5044604F0010018B100211520FFF709FA04F0020018B10021442069 +:20EEA000FFF702FA10BD38B5044601226946232000F0D8F8054675B90CB9012000E0002028 +:20EEC0009DF8001060F3C711009101226946232000F0EFF80546284638BD38B505460122DC +:20EEE0006946202000F0BEF8044684B99DF8000020F00800083000909DF8000065F307107D +:20EF0000009001226946202000F0D3F80446204638BD70B50446012221460F2000F0A2F83D +:20EF20000546284670BD38B50546012269462E2000F098F8044654B99DF8000065F3871038 +:20EF40000090012269462E2000F0B3F80446204638BD38B5054601226946232000F082F80A +:20EF6000044654B99DF8000065F30510009001226946232000F09DF80446204638BD38B57C +:20EF8000054601226946212000F06CF8044654B99DF8000065F302000090012269462120D6 +:20EFA00000F087F80446204638BD70B5044601222146302000F07DF80546284670BD38B5BC +:20EFC000054601226946332000F04CF8044654B99DF8000065F3060000900122694633208E +:20EFE00000F067F80446204638BD38B5054601226946322000F036F8044654B99DF80000B7 +:20F0000065F30600009001226946322000F051F80446204638BD00000121014A117070475B +:20F020003400002038B5054601226946242000F019F8044654B99DF8000065F3C300009096 +:20F0400001226946242000F034F80446204638BD70B5044601222146222000F02AF8054641 +:20F06000284670BDF8B504460D4616462B462246332101200096FFF7BFF907460FB9012087 +:20F08000F8BD0020FCE738B50546012269461F20FFF7E8FF044654B99DF8000065F38710B7 +:20F0A0000090012269461F2000F003F80446204638BDF8B504460D4616462B46224633214C +:20F0C00001200096FFF7AAF907460FB90120F8BD0020FCE701460520704710B50446012C93 +:20F0E00008D10420FEF7C9FE01F01AF80120FFF737FE06E0FFF728FE01F00CF80420FEF7F8 +:20F10000A7FE10BD2DE9FC4106460D4600240027284600F017FE304600F026FB074617B131 +:20F120000620BDE8FC81304600F060F8044303208DF8000000208DF8010002208DF802008B +:20F1400003208DF804006946304600F0A6FC04430121304600F074FC04430121304600F03E +:20F16000C7FC044601220021304600F07DFC044301220221304600F077FC04432046D0E795 +:20F1800010B50446B4F900000121FFF75DF8B4F934000121FFF758F8B4F9140000231A46B9 +:20F1A0001946FFF727F8B4F9280004F1280301220021FFF71FF810BD0021018004218186FA +:20F1C00014210185084A0263C062102181820622A0F8B2200722A0F8B0200522A0F8B420B1 +:20F1E0000121C0F8B810704741FD000870B52DED048B04462046FFF76DFF4FF47A7100FB67 +:20F2000001F63046F8F774F99FED080B53EC102BF8F7FFF8F8F779F905462A460221204681 +:20F2200000F07AFCBDEC048B70BD000085EB51B81E853E4001480078704700006D00002064 +:20F2400010B50446B4F92800FEF700FF08B1012010BD0020FCE700000149087070470000B3 +:20F260006D000020F0B503461846002613E00C7808270CE080EA040C0CF0010540100DB173 +:20F2800080F065006410A7F1010C0CF0FF07002FF0D1491C761C9642E9DBF0BD2DE9F04701 +:20F2A000ADF5826D06463046FFF7CAFF00287CD0002400BF03A9304600F046F90446002C1E +:20F2C00074D19DF80C00082871D007DC08286FD2DFE800F01528344C5A97AEBC0D2868D047 +:20F2E00006DC0A2836D00B287ED00C2860D1D7E00E287AD00F2879D0FF28F7D108E19148A6 +:20F30000006870B18F480068006850B19DF80F209DF80E3002EB032290B28A4A126811680A +:20F32000884702E18748006838B186480068406818B18449096848688047F6E08148006898 +:20F3400038B180480068806818B17E49096888688047EAE07B48006838B17A480068C068C4 +:20F3600018B178490968C8688047DEE07548006848B174480068006928B19DF80E00714AFB +:20F38000126811698847D0E06E48006878B36D480068406958B39DF80E00403847B29DF837 +:20F3A0000F0080004FFA80F804E0C7E0BEE05BE0BAE085E09DF810909DF811A0BDF80E0458 +:20F3C000001FC5B2002006E00DF10E01021D8A5C0A54411CC8B2A842F6DB0DF10E00CDE9CD +:20F3E00000055848006803E04AE079E084E007E053464A464146D0F814C03846E04700BF9F +:20F4000093E05048006890B14E480068806970B19DF80E00C0F301159DF80E0000F00F071B +:20F4200048480068394682692846904700BF7CE04448006848B143480068C06928B19DF893 +:20F440000E00404A1268D16988476EE03D48006848B13C480068006A28B19DF80E00394A08 +:20F460001268116A884760E03648006838B135480068406A18B133490968486A804754E0C7 +:20F480003048006858B12F480068C06A38B1BDF80E142C480068C26A0DF10E00904744E0AB +:20F4A0002848006858B127480068806A38B1BDF80E1424480068826A0DF10E00904734E033 +:20F4C0002048006858B11F480068006B38B19DF80E501C480068016B2846884700BF24E005 +:20F4E0001848006838B117480068406B18B115490968486B804718E01248006838B11148DB +:20F500000068806B18B10F490968886B80470CE00C48006838B10B480068C06B18B10949BA +:20F520000968C86B804700E000BF00BF3046FFF787FE10B1002C3FF4BDAE00BF0DF5826DD6 +:20F54000BDE8F08768000020FEB506460C4601A9304600F02DF80546BDF80400022825DB53 +:20F5600025BB06208DF8080000208DF80900BDF80400A31C022202A90090304600F073F8A2 +:20F580000546A0782070E0786070BDF80400801EA4F80204002005E0A11C821C8A5C0A54B3 +:20F5A000411C88B2B4F802148142F5DC2846FEBDFEB505460C460020019006208DF8080081 +:20F5C00033208DF80900022001AB024602A90090284600F048F806469DF805009DF80410CC +:20F5E00000EB012020803046FEBD70B586B005460C46002002900390049006208DF814009E +:20F6000001208DF815000A2002AB022205A90090284600F028F806469DF8080000069DF8F4 +:20F62000091000EB01409DF80A1000EB01209DF80B10084420609DF80C0020719DF80D007A +:20F6400000049DF80E1000EB01209DF80F100844A0609DF811009DF8101000EB0120A0815F +:20F66000304606B070BD2DE9F84F0446884691461D46DDF828A0204600F0E4F8002871D149 +:20F6800000268346B4F934000021FEF70DFE002707E018F80710D4F8B800FFF7D3F9781C6A +:20F6A00087B24F45F5DB4A464146FF20FFF7DAFD06463146D4F8B800FFF7C4F9B4F93400CF +:20F6C0000121FEF7F1FD4FF47A71204600F086F810B1FF20BDE8F88FB4F934000021FEF720 +:20F6E000E3FD0021D4F8B800FFF7ACF9C0B200909DF8000058B9002707E00021D4F8B8008F +:20F70000FFF7A0F9E855781C87B25745F5DB0021D4F8B800FFF796F900F0FF0BB4F93400DF +:20F720000121FEF7C1FD01226946FF20FFF79AFD06469DF8000028B9524629463046FFF741 +:20F7400091FD06465E4501D00F2000904FF47A71204600F05DF808B1FF20BBE79DF80000B4 +:20F76000B8E7FFE7FF20B5E710B504460020FFF773FD1749174800F067FB40F6B831154827 +:20F7800000F009FC134800F01DFC002012490870B4F900000021FEF787FD0120F9F7EAF9E2 +:20F7A000B4F900000121FEF77FFD02E02046FFF775FDFFF73FFD18B9074800780028F5D0A2 +:20F7C00005480078012800D110BD0020FCE7000021FD00088C0200206C0000202DE9F041F3 +:20F7E00004460D46FEF7B3FF0646002708E0FEF7AEFF0746B81BA84202DD0120BDE8F081A8 +:20F80000B4F91400FEF722FC0028F0D00020F5E72DE9F04104460D46FEF799FF064600274C +:20F8200008E0FEF794FF0746B81BA84202DD0120BDE8F081B4F91400FEF708FC0128F0D095 +:20F840000020F5E710B504464FF47A712046FFF7C5FF48B9B4F934000021FEF725FDB4F988 +:20F8600034000121FEF720FD4FF47A712046FFF7CFFF10BD2DE9F84F04460D4691461E46C6 +:20F88000DDF828A02046FFF7DDFF00287FD100278346B4F934000021FEF706FDB84609E04A +:20F8A00015F80810D4F8B800FFF7CCF808F101001FFA80F8C845F3DB4FF0000809E016F841 +:20F8C0000810D4F8B800FFF7BDF808F101001FFA80F8D045F3DB4A462946FF20FFF7C2FCA1 +:20F8E0000746524631463846FFF7BCFC07463946D4F8B800FFF7A6F8B4F934000121FEF7A4 +:20F90000D3FC4FF47A712046FFF768FF10B1FF20BDE8F88FB4F934000021FEF7C5FC002142 +:20F92000D4F8B800FFF78EF8C0B200900021D4F8B800FFF787F800F0FF0B01226946FF20C0 +:20F94000FFF790FC0746B4F934000121FEF7ACFC5F4501D00F2000906878297840EA012038 +:20F9600040F2026188420FD06878297840EA0120B0F58C7F08D04FF47A712046FFF748FF24 +:20F9800010B1FF20C4E702E09DF80000C0E7FF20BEE7000010B5044600BF0CA0FEF7B1FEDC +:20F9A0000CA0FEF7AEFE21460CA0FEF7AAFE18A0FEF7A7FE00BFFFF73DFC10B1FEF7F8FD5F +:20F9C00002E00120FFF748FC10BD00001B5B303B33326D00494E464F203A20002323232338 +:20F9E0002323203D3D3D3D3D204C5231313130204D4F44454D20524553455420256C752074 +:20FA00003D3D3D3D202323232323230D0A0D0A001B5B306D000000007CB505460C460620CB +:20FA20008DF8040019208DF805008DF8064000200346032201A900902846FFF71BFF7CBD30 +:20FA40007CB505460C4606208DF8040036208DF805008DF8064000200346032201A90090B6 +:20FA60002846FFF707FF7CBD2DE9FC4106460C46154644EA850701208DF8040016208DF878 +:20FA800005008DF8067000200346032201A900903046FFF7EFFEBDE8FC817FB505460C4652 +:20FAA00001208DF8040012208DF8050020788DF8060060788DF80700A0788DF80800E0785C +:20FAC0008DF8090020798DF80A0060798DF80B00A0798DF80C00E0798DF80D000020034609 +:20FAE0000A2201A900902846FFF7C4FE04B070BD7CB505460C4601208DF8040010208DF86C +:20FB000005008DF8064000200346032201A900902846FFF7AFFE7CBDFEB506460D46144657 +:20FB200001208DF8040017208DF805008DF80650200C8DF80700200A8DF80800E0B28DF8F9 +:20FB4000090000200346062201A900903046FFF791FEFEBD10B586B0044611A103C9CDE9A2 +:20FB6000010106208DF80C0008208DF80D0000208DF80E0000BF06E001A90A5C03ABC11C1F +:20FB80005A54411CC8B20828F6D3002003460B2203A900902046FFF76DFE06B010BD0000CB +:20FBA00054455354544553542DE9FF4707460C4615461E46DDE90D9ADDF8308006208DF86E +:20FBC000040008208DF8050003208DF80600200E8DF80700200C8DF80800200A8DF8090096 +:20FBE000E0B28DF80A00E8B28DF80B008DF80C608DF80D808DF80E908DF80FA000200346F7 +:20FC00000C2201A900903846FFF734FE04B0BDE8F087000098B000BFFEF740FCFEF768FC75 +:20FC20002148089008A92148FFF76CFA00BF20A0FEF767FD20A0FEF764FD00BF00BF20A021 +:20FC4000FEF75FFD20A0FEF75CFD2148FEF759FD17A0FEF756FD00BF04A91448FFF7C5FC13 +:20FC6000BDF81C101BA0FEF74CFD20A00699FEF748FD24A00499FEF744FD03210B48FFF70D +:20FC8000CBFE0A48FFF766FF33200021009101231622CDE9011021490448FFF785FF02E0B4 +:20FCA0000248FFF7FBFAFBE795F90008E40200201B5B306D000000000D0A0D0A0000000050 +:20FCC0001B5B303B33326D00494E464F203A2000400301084C4F524157414E2020202020CB +:20FCE0003A2025233034580D0A0000004649524D57415245202020203A2025233032580D49 +:20FD00000A000000424F4F544C4F4144455220203A2025233032580D0A0D0A006001C835C6 +:20FD20000121014A117070476C00002010B501210F20FEF789FA01211820FEF785FA10BD69 +:20FD4000704700000149086070470000680000202DE9F84304460E4600BF00BF2D480068B1 +:20FD60000090002221462C48FAF75EFD002231462948FAF77FFD2748006800998842EDD13B +:20FD8000E07840F2B55110FB01F0C01C8508E078C11700EB91718910A0EB810109B91F4981 +:20FDA00000E01F4989466178491E01EB4102C2EB8111481C00EBD0714A106178491E49000B +:20FDC00029FA01F101F00301511A0D44A078401E054414484543B0787178C1EB011100EB00 +:20FDE00081003178C1EB4112C2EB012100EB011005440021890241EA9551AB0240F2FF32F9 +:20FE00007068101A1F1841F1000841463846BDE8F883000028280040BC03002050554400F2 +:20FE2000A0AA99008051010002460648016804E0914201D10120704749690029F8D10020E9 +:20FE4000F9E70000E401002000220260426002724272C160026142617047000070B5044622 +:20FE6000054805680DB100206872656102480460006800F07BF870BDE401002010B50B4B84 +:20FE800019681B685A6909E003681468A34202D91146526902E04861426110BD4B69002B1F +:20FEA000F2D14861436100BFF7E70000E40100202DE9F041FEF75CFC0746FEF7CBFC80462D +:20FEC000A8EB07062848006880B1274804680AE065692868B04203D92868801B286001E0F4 +:20FEE00000202860646960690028F1D11E48006880B11D480468006840691B49086000200D +:20FF0000207200BFE06808B900BFFEE7D4E90310884700BF10E01448046800684069124961 +:20FF200008600020207200BFE06808B900BFFEE7D4E90310884700BF0B48006830B1FEF74C +:20FF40001DFC0949096809688842E4D80648006838B105480068407A18B90348006800F04C +:20FF600005F8BDE8F0810000E401002070B50446FEF7EBFB054601206072FEF7FFFB284486 +:20FF80002168884203D9FEF7F9FB284420602068FEF76EFC70BD2DE9F04104460E4600273D +:20FFA0003046FEF74BFC0546204600F043F8FEF7CCFB0746BD4200D23D4625606560BDE867 +:20FFC000F081000038B5044600256846FEF744FA1CB12046FFF728FF18B16846FEF742FA7B +:20FFE00038BD6068206001202072002060721048006828B9FEF72EFC2046FFF72FFF12E0E3 +:020000040801F1 +:20000000FEF7BCFB05462068284420600849206809680968884203D22046FFF71FFF02E0BF +:200020002046FFF72BFF6846FEF71CFA00BFD7E7E4010020F8B505466846FEF70DFA2848ED +:2000400006680468006800B11DB96846FEF70AFAF8BD0020287222480068A8422AD12048A2 +:200060000068407A012817D100201D49096848721B480068406948B119480068406918495C +:20008000086008460068FFF771FF23E0FEF7B0FC0020134908601DE011480068406928B114 +:2000A0000F48006840690E49086013E000200C4908600FE00BE0AC4207D1606910B1646952 +:2000C000746101E00024746103E026466469002CF1D100BF6846FEF7C5F900BFB8E70000E9 +:2000E000E401002010B50449B1F900000B4601220221FEF77FF810BD5C00002010B50446E4 +:200100000220FEF7BFFE01200149087010BD00005800002010B500210120FEF7C5F810BD5D +:2001200010B501210846FEF7BFF810BD33B5C1B00446214601A8429AFDF73EF9002808DD4A +:2001400001A8F7F75FF985B22A4601A90120FEF7E3FD43B030BD0000120000002400000053 +:200160003600000040000000060000000C00000010000000000000000100000002000000E4 +:20018000030000000100000003000000050000000100000001000000060000000A00000041 +:2001A000200000000200000004000000080000001000000040000000800000000001000040 +:2001C000000200000000000000000000000000000000000001000000020000000300000017 +:2001E00004000000A0860100400D0300801A060000350C0040420F0080841E0000093D00AA +:2002000000127A000024F40000366E010048E801006CDC020000000000000000000000001A +:200220000000000001000000030000000200000002000000010000000200000002000000B1 +:200240000600000004000000030000000200000004000000040000000C0000000800000073 +:20026000060000000400000008000000040000000C0000000800000006000000040000004A +:20028000080000000000000001000000000000000000000000000000000000000300000052 +:2002A0000000000000000000000000000000000000001110000021100000311000000000AB +:2002C000010000000200000000000000120000000000000003000000040000000000000002 +:2002E0001200000000000000030000000400000068616C5F6D63755F70616E6963001F1C67 +:200300001F1E1F1E1F1F1E1F1E1F1F1D1F1E1F1E1F1F1E1F1E1F000000000000020000003B +:200320000000000002000000050000000000000002000000000000000200000007000000AB +:20034000232323232323203D3D3D3D3D204C5231313130204D6F64656D20545820636F6EBB +:2003600074696E756F75732064656D6F206170706C69636174696F6E203D3D3D3D20232373 +:20038000232323230D0A0D0A000000004471000804000020880200001C7900088C71000896 +:2003A00000000320D80000001AD400088C7100088C020020B41200002AD40008298A449442 +:040000050800013DB1 +:00000001FF diff --git a/hex_merged/lr1110_modem_tracker_update_modem_to_modem.hex b/hex_merged/lr1110_modem_tracker_update_modem_to_modem.hex new file mode 100644 index 0000000..cc49fbd --- /dev/null +++ b/hex_merged/lr1110_modem_tracker_update_modem_to_modem.hex @@ -0,0 +1,9775 @@ +:020000040800F2 +:20000000C82300205101000875280008A12400085D0100085F0100086101000800000000D1 +:20002000000000000000000000000000D1310008F90A000800000000AB2C00083932000859 +:200040006B0100086B0100086B010008EB2C00086B0100086B0100086B0100086B01000855 +:200060006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008E0 +:200080006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008C0 +:2000A0006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008A0 +:2000C0006B0100086B0100086B0100086B0100089F4400086B0100086B0100086B01000809 +:2000E0006B0100086B0100086B0100086B010008A7240008AF2400086B0100086B0100089A +:200100006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B0100083F +:200120006B0100086B010008570A00086B0100086B0100086B0100086B010008DFF80CD0EB +:2001400000F096F800480047D9520008C82300200648804706480047FEE7FEE7FEE7FEE716 +:20016000FEE7FEE7FEE7FEE7FEE7FEE7913200083D0100082DE9F05F0546002092469B4687 +:2001800088460646814640241BE0284641464746224600F05CF853465A46C01A914110D329 +:2001A00011461846224600F043F82D1A67EB01084F4622460120002100F03AF817EB0009E9 +:2001C0004E41201EA4F10104DFDC484631462A464346BDE8F09F10B540EA01040346A407E3 +:2001E00003D009E010C9121F10C3042AFAD203E011F8014B03F8014B521EF9D210BDD2B261 +:2002000001E000F8012B491EFBD270470022F6E710B513460A4604461946FFF7F0FF20468D +:2002200010BD421C10F8011B0029FBD1801A7047202A04DB203A00FA02F100207047914011 +:20024000C2F1200320FA03F3194390407047202A04DB203A21FA02F00021704721FA02F35D +:20026000D040C2F1200291400843194670470000064C074D06E0E06840F0010394E80700DC +:2002800098471034AC42F6D3FFF75CFF245700085457000870B58C1810F8015B15F00703C1 +:2002A00001D110F8013B2A1106D110F8012B03E010F8016B01F8016B5B1EF9D12B0705D4D8 +:2002C0000023521E0DD401F8013BFAE710F8013BCB1A921C03E013F8015B01F8015B521EAE +:2002E000F9D5A142D8D3002070BD704700B587B01C2205496846FFF76EFF03F00FF968466C +:2003000002F068FE07B000BD5055000810B500F005FD00F00FFD4FF48030064909680143BA +:20032000044A116000BF00F0D7FB00F005F8FFF7DCFF10BD90080058F0B585B01421684645 +:20034000FFF764FF002500260027002427E0344800EBC400807900B3314850F83400B0F13A +:20036000904F06D02F49084448B1B0F5806F12D10BE02B4800EBC400808805430CE02848DB +:2003800000EBC4008088064306E0254800EBC4008088074300E000BF00BF601CC4B2222C6B +:2003A000D5DB0020029001200190032003908DB10095012002F00CF9012002F04FF969467E +:2003C0004FF0904000F08EFE002229464FF0904000F063FF8EB10096022002F0F9F80220A4 +:2003E00002F03CF969460F48404200F07BFE002231460C48404200F050FF7FB1009704204C +:2004000002F0E6F8042002F029F96946064800F069FE00223946044800F03FFF05B0F0BD03 +:200420004054000800FCFFB70008004810B502F097FF0749002001F09BFDFFF767FF01215A +:20044000084604F03BF802F0B5F904F099FD10BD80020020704770B50446606800F10B059F +:200460002888B0F5124F04D1A81C00F005F8207000E000BF00BF70BD70B50546012000F0A4 +:200480006DF9287890B9012670070078022804D100207107087004F0E9F9FFF727FF0021D5 +:2004A000012004F00BF800F03BF836E000BF002002F0BAFD0446FF2C01D104F0D7F944B163 +:2004C000012000F05BF903E00121002001F020F8FAE74FF00050007802280ED100204FF039 +:2004E0000051087002F0B0FD012000F047F903E00121002001F00CF8FAE7022001070870A6 +:200500000021084602F074FD012000F037F903E00121002000F0FCFFFAE7304670BD000034 +:2005200010B58EB030222A4902A8FFF754FE00F0EFF90121022003F0C1FF264A0021012080 +:2005400003F0F8FF02A802F037FD00F06FF902F0BBFD062004F080FC00BF4FF400401E49A0 +:20056000086100BF00F0CAFA00F02AF9044660791A49087220794872E0788872A078C87295 +:20058000607808732078401C487360798DF8050020798DF80400E0788DF80300A0788DF857 +:2005A000020060788DF801002078401CC0B28DF800006A460621002004F0A9FC084B0022EB +:2005C0000849104601F094FC00F00EF80EB010BDA055000879510008004000581F000020CC +:2005E000510A00081800002000B587B00020039004900590069009480D2100221346CDE952 +:2006000000210290A0228021002004F02CFA04490E2004F0B7FA07B000BD00009255000807 +:200620001F00002070B5054615B1012D0AD104E00124204603F06AFF05E00124204603F00E +:200640008FFF00E000BF00BF70BD70B504462546696801F1080002F075FD064616B1012044 +:20066000287001E00020287070BD704700B585B014216846FFF7CAFD012001F0C5FF0820DD +:20068000009001200190002002900220039069464FF0904000F026FD012208214FF0904085 +:2006A00000F0FBFD012001F0AFFF4FF40040009001200190002002900220039069464FF078 +:2006C000904000F00FFD00224FF400414FF0904000F0E3FD012001F097FF1120009001203F +:2006E0000190002002900220039069464FF0904000F0F8FC012211214FF0904000F0CDFD42 +:2007000005B000BD10B586B00446142101A8FFF77DFD022001F078FF102001F075FF0D4860 +:2007200030F814000190012002900020039002200490094951F8240001A900F0D3FC054A59 +:2007400032F81410044A52F82400012200F0A5FD06B010BDCE5500083400002010B50446C9 +:20076000044A32F81410044A52F82400012200F094FD10BDCE5500083400002010B5044622 +:20078000044A32F81410044A52F82400002200F084FD10BDCE5500083400002010B5044613 +:2007A000044A32F81410044A52F8240000F06EFD10BD0000CE550008340000207047000083 +:2007C0002DE9F04100BF164800680646701CE0B100BF1348001D00686FF07F4101EA102803 +:2007E00000BF00BF0E48001D077800BF0D490E70300A4870300C88700846C77081F804804E +:200800004FEA182048710D4607E0002002F024FA04460CB1254600E0034D2846BDE8F0811E +:200820008075FF1F190000206C550008F0B58BB00020059004F020FCFFF7C2FF07463A467A +:200840000621002004F063FB4EF66E50079000BF29480068069006AA06212E2004F057FBCD +:20086000264A1021182004F052FB254A1021082004F04DFB1821012004F01AFB04F085FA84 +:20088000002444F00104002C18DD1EA508A809A90AAB0C22CDE900100021204604F04DF84C +:2008A0002846FFF7BEFCC6B2334600220095BDF82410BDF8280004F08DFA00BF05A80223A0 +:2008C00000220090BDF82010BDF8280004F082FA002004F02BF900200C491023CDE901306D +:2008E000CDE90310082000231A4601210090084604F06CF80BB0F0BD8075FF1F72550008E2 +:2009000082550008424C45636F72650007B201001CB504480090044801906946034804F04A +:2009200087FB1CBD24000320250600084B06000810B500BF19480068C0F3007028B900BF79 +:2009400016480068C0F3406028B34FF00050007828B900F027F810B101F006FE1DE04FF0BA +:200960000050007850B900F01DF838B901204107087007204870FF2088700EE04FF000505C +:200980000078012809D04FF000500078022804D001F0FCFD01E001F0F9FD10BD940000586D +:2009A0007047000010B50D4B19680D4BD3F88030DBB24FF0006404EB03331A1FB1F1006F70 +:2009C00001D3914201D9002006E0064C0B68A34201D0002000E0012010BD0000407100086E +:2009E00000400058298A449430B50446039D21600020E06020616061A061626023812577DF +:200A000005F0020020B1208910B14FF0FF3030BD0020FCE710B5044654B90B48006818B1A6 +:200A2000002009490968884700200849087009E00120064908700448006818B10120024961 +:200A40000968884710BD00005C000020EC00002003F02CFF704710B5002001F0E3FC10BDAA +:200A60000F4B02689A4206D2426C92080D4B03EB8202826406E0426C92080A4B1C3303EB46 +:200A8000820282640278083A1423B2FBF3F1054A8032C26401F01C0301229A400265704716 +:200AA000080402400008024001794A1E064B03EB82024265044A403282654A1E02F003034B +:200AC00001229A40C26570470009024010B5002001F0B6FC10BD000008B5FFF7F7FF0220D0 +:200AE0000023C202024900900248FFF77DFF08BD3803002018030020704700001FB5134837 +:200B00000068C0B2441E022000900007407801900198062805D200204FF00051087003F0DE +:200B2000C5FE4FF0005080780290DDE901010844A04202D90198201A029000F0BBFA03A952 +:200B4000684600F02DFA00F069FA1FBD80400058704700000348406940F2FA71884301492C +:200B600048617047004000581E48006800F40070B0F5007F16D11B48006820F4007019498F +:200B8000086000BF0846006840F4006008600846006820F40060086000BF0846006840F441 +:200BA000007008600F48006800F48060B0F5806F16D10C48006820F480600A49086000BF25 +:200BC0000846006840F4805008600846006820F48050086000BF0846006840F48060086000 +:200BE00070470000004000580649496921F4FF61022202EBC00242F480321143014A516124 +:200C0000704700000040005810B50849496941F00101064C6161026000BF00BF00BFBFF325 +:200C20006F8F00BF00BF00BF436010BD00400058F0B50246802314460D46104E766946F4BD +:200C400080260E4F7E6100BFEFF31086304672B600BF2E682660241D2D1D5E1EF3B2002B2B +:200C6000F7D100BF054E3669C6F30046002EF9D100BF80F3108800BFF0BD00000040005836 +:200C800070B5054600F00EFB064606E000F00AFB801BA84201D3032070BD1E48006900F458 +:200CA0008030B0F5803FF1D01A48046904F0010020B100BF01201749086100BF4CF2FA30FA +:200CC000044000BF04F0404030B11248806904F0404108430F49886124F0404018B124F007 +:200CE00040400C49086100BF1CB10B4844600120D2E706E000F0D6FA801BA84201D3032037 +:200D0000CAE70448006900F48020B0F5802FF1D00020C1E700400058C002002000BF044877 +:200D2000406840F001000249486000BF70470000002004E000BF0448406840F0020002493D +:200D4000486000BF70470000002004E070B50446002594F82500022803D00420E0630125A2 +:200D600034E02068006820F00E00216808602068006820F0010021680860A06C006820F4E6 +:200D80008070A16C086094F8440000F01C0101208840216C4860D4E913104860606D40B1AD +:200DA000606D006820F48070616D0860D4E916104860012084F8250000BF002084F82400F8 +:200DC00000BFA06B10B12046A16B8847284670BD70B50446206C05682068066894F844007E +:200DE00000F01C01042088402840E0B106F00400C8B12068006800F0200028B920680068BD +:200E000020F004002168086094F8440000F01C0104208840216C4860206B002856D0204690 +:200E2000216B884752E094F8440000F01C0102208840284018B306F0020000B32068006890 +:200E400000F0200040B92068006820F00A0021680860012084F8250094F8440000F01C01EF +:200E600002208840216C486000BF002084F8240000BFE06A50B32046E16A884726E094F8B6 +:200E8000440000F01C01082088402840F0B106F00800D8B12068006820F00E002168086082 +:200EA00094F8440000F01C0101208840216C48600120E06384F8250000BF002084F82400B3 +:200EC00000BF606B10B12046616B884770BD000070B504460CB9012070BD2F49206888424D +:200EE0000BD22E492068401A1421B0FBF1F0800060642A48083820640AE027492068401A45 +:200F00001421B0FBF1F080006064234808382064022084F825002068056847F6F070854380 +:200F2000D4E9020108432169084361690843A1690843E1690843216A0843054320680560C7 +:200F40002046FFF78DFDA068B0F5804F01D1002060602079A16C0860D4E91310486060681F +:200F600060B16068042809D82046FFF79DFD0020616D0860D4E91610486003E000206065EC +:200F8000A065E0650020E063012084F82500002084F8240000BF9FE7080402400800024045 +:200FA0002DE9F04104460F4600BF1B480078012802D10220BDE8F08101201749087000BFC5 +:200FC000002048604FF47A70FFF75AFE0646E6B92068022817D1C01E386065680BE02846AD +:200FE000FFF702FE4FF47A70FFF74AFE06460EB13D6005E06D1CD4E901010844A842EED8BF +:2010000000BFFFF7A7FDFFF7AFFD00BF00200249087000BF3046CDE7C002002000200649F9 +:20102000496941F00041044A51611146496901F0004101B901207047004000582DE9F041E0 +:201040000646884614461D4600BF18480078012802D10220BDE8F08101201449087000BF39 +:20106000002048604FF47A70FFF70AFE0746AFB9012E05D122462B464046FFF7C5FD03E0C9 +:2010800021464046FFF7D4FD4FF47A70FFF7F8FD074607484069B0430549486100BF002076 +:2010A0000249087000BF3846D4E70000C00200200040005800200849496901F0004151B1A4 +:2010C0000649054A9160064991601146496901F0004101B101207047004000582301674514 +:2010E000AB89EFCD70B503460022BDE0012696400D6805EA0604002C72D04D68012D08D03F +:201100004D68022D05D04D68112D02D04D68122D13D1986856000325B540A8435600CD6890 +:20112000B54028439860586801259540A8430D79C5F30015954028435860D86856000325A8 +:20114000B540A84356008D68B5402843D8604D68022D02D04D68122D13D1D60803F1200547 +:2011600055F826005507EE0E0F25B540A8435607F60E0D69B5402843D60803F1200545F825 +:201180002600186856000325B540A8430D7905F003055600B540284318604D6805F080551B +:2011A000B5F1805F5FD1334D960855F8260095072E0F0F25B540A843B3F1904F01D1002582 +:2011C00015E02D4DAB4201D1012510E02B4DAB4201D102250BE02A4DAB4202D1032506E03D +:2011E00041E0284DAB4201D1042500E007259607360FB54028431F4D960845F82600224D47 +:201200002868A0434D6805F48035B5F5803F00D120431D4D28602D1D2868A0434D6805F4FE +:201220000035B5F5003F00D12043174D2D1D2860154D803D2868A0434D6805F48015B5F5A7 +:20124000801F00D12043104D803D28602D1D2868A0434D6805F40015B5F5001F00D120439C +:20126000094D7C3D2860521C0D68D540002D7FF43DAF70BD08000140000400480008004841 +:20128000000C0048001000488008005842690A400AB1816200E0816170470AB1816100E039 +:2012A000816270470148006870470000400000200348006803490978084401490860704797 +:2012C000400000204800002010B50024032000F0CBF80F2000F008F808B1012401E000F0B9 +:2012E0002DF8204610BD000070B50446002511480078D8B100F036F90E4909784FF47A7282 +:20130000B2FBF1F1B0FBF1F6304600F050FA58B9102C07D200222146501E00F067F8064842 +:20132000046004E0012502E0012500E00125284670BD000048000020440000207047000013 +:2013400010B501460846002807DB00F01F0301229A40034B440943F8242000BF10BD000074 +:2013600080E200E010B501460846002817DB00F01F0301229A400B4B440943F8242000BFC7 +:2013800000BF00BFBFF34F8F00BF00BF00BF00BF00BF00BFBFF36F8F00BF00BF00BF00BF19 +:2013A00010BD000080E100E001460846002809DB00F01F0301229A4043099B0003F1E02391 +:2013C000C3F8002100BF704710B501460846002807DB00F01F0301229A40034B440943F872 +:2013E000242000BF10BD000000E200E02DE9F05F80460D46164603F01DFA074639462A463B +:20140000334601F00700C0F1070ABAF1040F02D94FF0040A01E0C0F1070AD14600F1040AFA +:20142000BAF1070F02D24FF0000A01E0A0F1030AD4464FF0010A0AFA09FAAAF1010A0AEA4A +:20144000020A0AFA0CFA4FF0010B0BFA0CFBABF1010B0BEA030B4AEA0B042146404603F051 +:20146000F1F9BDE8F09F000000BF00F00702064B19684FF6FF031940044B0B4343EA022137 +:20148000014B196000BF70470CED00E00000FA051248006820F48040104A10601048006819 +:2014A000104AB0FBF2F0322200FB02F100E0491E0A481430006800F40070B0F5007F01D164 +:2014C0000029F4D105481430006800F40070B0F5007F01D1032070470020FCE70004005892 +:2014E0003C00002040420F000348006840F4804001490860704700000004005803480068E0 +:2015000040F4807001490860704700000004005870B504460D4654B91048006800F40070EF +:20152000B0F5007F0AD1FFF7B3FF38B170BD0B480068C0F3402008B9FFF7D6FF08480068DC +:2015400020F0040006490860012D01D130BF02E040BF20BF20BF00BFE8E700001404005834 +:2015600010ED00E010B500F033F84FF0B041896801F0F0010909034A52F82110B0FBF1F045 +:2015800010BD0000D455000810B5FFF7EBFF4FF0B041896801F4E061090A034A12F82110B6 +:2015A00001F01F01C84010BD1456000810B5FFF7D9FF4FF0B041896801F46051C90A034A59 +:2015C00012F8211001F01F01C84010BD145600082DE9F04101F077F806463EB901F07FF826 +:2015E000C0F30310234951F820403FE0042E01D1214C3BE0082E07D101F06BF8012801D108 +:201600001D4C33E01D4C31E001F072F80746012F0FD0022F02D0032F0AD101E0164D10E0D9 +:2016200001F057F8012801D1134D00E0134D08E000BF01F054F8C0F303100E4951F8205015 +:2016400000BF00BF01F05AF868434FF0B041C96801F07001012202EB1111B0FBF1F14FF05D +:20166000B040C06802EB5070B1FBF0F42046BDE8F0810000345600080024F4000048E801BE +:2016800010B504460CB9012010BD94F8210028B9002084F82000204600F06CF8022084F8E6 +:2016A000210000BFCA202168486253202168486200BF204601F0FAFA48B100BFFF2021681D +:2016C000486200BF042084F821000120DCE7206880682749084021688860216960680843C6 +:2016E000A1690843216889680843216888602168E068086120680169208941EA0040216896 +:2017000008612068C06820F080002168C8602068C06C20F003002168C8646169E069084395 +:201720002168C96C08432168C8642068806800F0200090B9204600F01EF870B100BFFF20B7 +:201740002168486200BF042084F8210000BF002084F8200000BF012096E700BFFF20216897 +:20176000486200BF012084F8210000208CE70000BFFF8FFF704770B504462068C06820F07D +:20178000A0002168C860FFF78DFD054607E0FFF789FD401BB0F57A7F01D9032070BD20681F +:2017A000C06800F020000028F1D00020F6E770B504462546681EB0F1807F01D301200FE027 +:2017C000681E4FF0E02148610F214FF0FF3003F039F800204FF0E0218861072008610020DF +:2017E00070BD704770477047704700002DE9F04704462068C569206806682068876840F6F0 +:201800000F0005EA0008B8F1000F0FD105F0200060B106F0200010B907F0805030B1E06E2F +:2018200010B12046E16E8847BDE8F087B8F1000F7ED06E48384018B96D4830400028F7D02E +:2018400005F0010058B106F4807040B1012021680862D4F8880040F00100C4F8880005F0DC +:20186000020058B107F0010040B1022021680862D4F8880040F00400C4F8880005F004009A +:2018800058B107F0010040B1042021680862D4F8880040F00200C4F8880005F0080070B157 +:2018A00006F0200010B95148384040B1082021680862D4F8880040F00800C4F8880005F463 +:2018C000006060B106F0806048B14FF4006021680862D4F8880040F02000C4F88800D4F87E +:2018E0008800002844D005F0200050B106F0200010B907F0805020B1E06E10B12046E16ED3 +:201900008847D4F888902068806800F04000402802D009F0280028B3204601F04BFF206815 +:20192000806800F04000402818D12068806800E01FE020F0400021688860A06F50B12D48A9 +:20194000A16F8863A06FFFF701FA88B1A06F816B88470DE02046FFF747FF09E02046FFF7B5 +:2019600043FF05E02046FFF73FFF0020C4F888005AE705F4801050B107F4800038B14FF4D0 +:201980008010216808622046FFF72DFF4CE705F0800058B106F0800010B907F4000028B178 +:2019A000206F10B12046216F88473DE705F0400030B106F0400018B1204601F00FFF33E75A +:2019C00005F4000030B106F0804018B12046FFF709FF29E705F0807030B106F0004018B175 +:2019E0002046FFF7FEFE1FE700BF1DE701000010200100049D37000810B504460CB90120BF +:201A000010BDA06900B100E000BFD4F8800028B9002084F87C00204600F02AF82420C4F8E3 +:201A200080002068006820F0010021680860204601F0E6FE012800D1E2E7A06A10B1204605 +:201A400001F0F6FD2068406820F49040216848602068806820F02A00216888602068006852 +:201A600040F0010021680860204601F05DFEC7E710B586B00446142101A8FEF7C7FB46497B +:201A80002068084400287DD100BF012000F0AEFD4FF40070019002200290002003900320B3 +:201AA00004900720059001A94FF09040FFF71AFB012000F09BFD4FF4806001900220029001 +:201AC00000200390032004900720059001A94FF09040FFF707FB012000F088FD4FF40060F6 +:201AE0000190022002900390032004900720059001A94FF09040FFF7F5FA012027490968FB +:201B000021F0030101434FF0B042C2F8881000BF80031146096E014311661146096E01400F +:201B2000009100BF00BF00220F212420FFF75EFC2420FFF739FC00BF00BF022000F03AFD7A +:201B4000042000F037FD1648164908600F2048601021144881600021C1608021016100216D +:201B600041618161C1610162FFF7B2F900BF0D486067846200BF00220F213A20FFF736FC67 +:201B80003A2000E003E0FFF70FFC00BF00E000BF00BF06B010BD000000C8FEBF8800005822 +:201BA000440402402002002010B5044606492068084430B90548006810B10448006880474D +:201BC00000E000BF00BF10BD00C8FEBF14000020704770477047000010B5024800688047BE +:201BE00010BD00007000002010B52021024800F01BFDFFF7F1FF10BD000C005810B500F064 +:201C00000FF80121014800F00DFD10BD000C005810B50121014800F00CFD10BD000C0058CD +:201C200008B507E06946064800F0A4FD0549009809688847024800F08CFD0028F2D008BDDA +:201C40003C0A03206C00002010B50121014800F002FD10BD000C00584FF400700C490968C6 +:201C600001430B4A116000BF00BF0949B43909680143074AB43A116000BF40BF20BF00BFDC +:201C80000448006840F400400249086000BF7047D40800580C04005808B54FF480104FF088 +:201CA000B041096D01434FF0B04211651146096D0140009100BF00BF00BF0A48006840F00C +:201CC00001000849086000BF00BF0846006840F48030086000BF2C20FFF766FB2D20FFF725 +:201CE00063FB08BD000C005810B50821054800F09BFC0548006880470821024800F0ABFC15 +:201D000010BD0000000C00583000002010B504460821084800F096FC30B10748046008217B +:201D2000044800F08AFC04E0A0470821014800F092FC10BD000C00583000002010B50221BD +:201D4000144800F09BFC40B11248001D01680220884310B100F036F81AE001210D4800F0A2 +:201D60008DFC40B10B48001D01680120884310B1FFF744FF0CE00821064800F07FFC38B173 +:201D80000448001D01680820884308B100F04CF810BD0000000C005810B50221024800F03E +:201DA00043FC00F003F810BD000C005810B50349C968086802490968884710BD000003209B +:201DC0007400002010B500F007F80221014800F029FC10BD000C005808B507E06946064868 +:201DE00000F0C8FC0549009809688847024800F0B0FC0028F2D008BD440A0320780000206B +:201E000010B50221014800F014FC10BD000C005810B50221034800F01EFC0221014800F0C7 +:201E20000CFC10BD000C005810B500F007F80821014800F0F7FB10BD000C005808B506E08D +:201E40006946064800F096FC009801F065FB034800F07FFC0028F3D008BD0000BC010320D4 +:201E600010B50821014800F0E4FB10BD000C005810B502211D4800F0E5FB48B91B48001D8D +:201E800001684FF40030884310B1FFF785FF2BE00221164800F0D6FB48B91448001D016830 +:201EA0004FF40030884310B1FFF776FF1CE008210E4800F0C7FB48B90C48001D01684FF46D +:201EC0000020884310B1FFF70FFF0DE02021074800F0B8FB40B90548001D01684FF4001013 +:201EE000884308B1FFF780FE10BD0000000C00582DE9F04706460F4690469946002402F000 +:201F0000F5FC824672B601E0601CC4B2062C07DA04EB4400154901EBC000007B0028F3D156 +:201F2000062C1CD0012004EB4401104A02EBC1010873504602F0F5FC04EB44000B4901EBBE +:201F4000C000066104EB440001EBC00080F80D8004EB440041F830903C70002503E0504600 +:201F600002F0DFFC01252846BDE8F087F80000202DE9F04106460F465A48076000BFCA2032 +:201F800058490968096848625320564909680968486200BF5448006840F020005249086060 +:201FA0000846006800F00700C0F104004F4908704D480830006800F4FE004FF4FE0191FABB +:201FC000A1F1B1FA81F1C840401C49490870464808300068C0F30E00401C46490880084634 +:201FE0000088401E424909784843A0F5A0703F49097820FA01F54FF6FF70854202D33E49CF +:20200000088001E03C490D804FF400203B49096801433A4A116000BF00BF38498031096893 +:202020000143364A8032116000BF002E3ED1012033490870801E33490860002408E00020FA +:2020400004EB4401304A02EBC1010873601CC4B2062CF4DB06202D49087022480068006867 +:20206000806820F480601F490968096888601D4800680068C06800F0800060F490601949DF +:2020800009680968C8604FF400201C490C3108600320FFF755F9134800680068806840F41B +:2020A0008040104909680968886009E00D4800680068C068C0F3802010B10320FFF784F95D +:2020C00000BFFF20074909680968486200BF002203210846FFF78AF90320FFF765F9BDE85E +:2020E000F0810000040000200828004008000020090000200A0000200C00002000080058D4 +:20210000900100208C010020F80000208801002070B505460E461446A04770BD2DE9F04127 +:2021200002F0E4FB074672B600BFCA2048490968096848625320464909680968486200BF46 +:20214000434800680068806820F4806040490968096888603F48047804EB44003E4901EB4C +:20216000C000007B02284DD104EB440051F8305004EB440001EBC000066938480078002872 +:202180003AD004EB440001EBC000407B01281BD10121204602F000FB384602F0C2FB04EBF5 +:2021A00044002D4A02EBC0004168204600F05AF800BFCA20264909680968486253202449E2 +:2021C00009680968486211E0384602F0AAFB204600F0AEF800BFCA201D49096809684862D6 +:2021E00053201B4909680968486200BF2A4621463046FFF78DFF21E000F08CFD384602F004 +:2022000090FB1BE000BF124800680068C068C0F380000028F7D00E4800680068C06800F0C7 +:20222000800060F490600A4909680968C8604FF400200B490860384602F073FB00BFFF20A2 +:20224000034909680968486200BFBDE8F08100000400002088010020F8000020900100203B +:202260000C0800582DE9F04104460D4604EB44002B4901EBC000007B022802D1204600F0ED +:2022800057F802F033FB804672B60320FFF76AF800BFCA20234909680968486253202149E8 +:2022A00009680968486200BF022004EB44011C4A02EBC101087304EB4400114601EBC000B7 +:2022C000856004EB440001EBC0004560204602F08FFF06461448077814480078B84202D0E8 +:2022E00000F018FD0CE004EB44000D4901EBC0008068801B04EB4401094A02EBC101886017 +:2023000000BFFF20074909680968486200BF0320FFF74AF8404602F004FBBDE8F08100005C +:20232000F800002004000020880100208901002070B5054602F0DAFA064672B60320FFF74B +:2023400011F800BFCA20314909680968486253202E4909680968486200BF05EB45002C49E6 +:2023600001EBC000007B022842D10021284602F013FA28480478062C34D127480068C0F3BE +:20238000802040B100BF214800680068C068C0F380000028F7D11D4800680068806820F438 +:2023A00080601A4909680968886000BF174800680068C068C0F380000028F7D01348006815 +:2023C0000068C06800F0800060F490600F4909680968C8604FF40020104908600320FEF71B +:2023E000AFFF05E00E480078A04201D000F092FC00BFFF20054909680968486200BF0320B1 +:20240000FEF7D2FF304602F08CFA70BD04000020F800002088010020082800400C0800581A +:202420008901002010B5044624B90449486FFEF7CFFC00E000BF00BF10BD00009401002062 +:2024400010B50446C4B900BF0D480E4908604FF4E130486000210B488160C1600161816167 +:202460000C2141610021C1610020064988620846FFF7C2FA00BF00E000BF00BF10BD000007 +:20248000003801409401002010B504461CB90348FFF7ACF900E000BF00BF10BD9401002064 +:2024A00000BFFEE7704710B5FFF748FC10BD10B5FFF7DEFC10BD00004FF0FF300849096863 +:2024C0008143074A116000BF6FF050000449103109688143024A1032116000BF70470000D0 +:2024E0008008005810B5FFF709F8FFF707F84FF480701A49096821F4407101434FF0B04209 +:20250000C2F8901000BF00BF1046D0F8900040F400401146C1F8900000BF11481149086047 +:202520000F211048816047F6FF71C160FFF7A8F800BFCA200A4948625320486200BF00202C +:20254000896821F007010143054A916000BF00BFFF201146486200BF10BD000090000058DB +:20256000002800408002002010B50648064908600146086880F3088800BF08464468A0472D +:2025800030BF10BD0070000808ED00E010B5FEF709FA30B100204FF000510870FFF7E4FF93 +:2025A00006E001204107087007204870FF20887010BD704708B54FF0B041896C01434FF075 +:2025C000B04291641146896C0140009100BF08BD08B54FF0B041C96C01434FF0B042D164A6 +:2025E0001146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96CA1 +:202600000140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96C014000913A +:2026200000BF08BD81607047426842EA01424260704742688A4342607047426822EA014243 +:20264000426070470246D0680840884201D1012070470020FCE70A048260704708B506492F +:20266000096801434FF0B042C2F84C11024909680140009100BF08BD4C0100580246D06925 +:202680000840884201D1012070470020FCE7000002480069C0F3C0407047000000400058C6 +:2026A000024602F1800050F82100034B984201D0012070470020FCE70004008042F4806385 +:2026C00040F8213070474FF0B040806800F00C0070474FF0B0400068C0F3005070474FF060 +:2026E000B041096801F0F000B02800D9B02070474FF0B040C06800F0030070474FF0B0402F +:20270000C068C0F30620704700604060704770B505460C4602F0EDF8064672B6286820602D +:2027200065602C6020684460304602F0FDF870BD70B505460C4602F0DCF8064672B6256011 +:20274000686860606C6060680460304602F0ECF870BD70B5044602F0CCF8064672B6206857 +:20276000A04201D1012500E00025304602F0DCF8284670BD70B504460D4602F0BAF80646F1 +:2027800072B620682860206800F004F8304602F0CBF870BD70B5044602F0ABF8054672B6BE +:2027A000D4E900010860D4E900104860284602F0BBF870BD10B50020FDF7A4FF0120FDF7AD +:2027C000A1FF0020FDF7DAFF10BD000010B501EB41030E4C04EBC3035A7D062A04D002EBD3 +:2027E000420304EBC303187500EB4003074C04EBC3035A7500EB400304EBC303197501EBF0 +:20280000410304EBC303587510BD0000F800002010B5154B1B7899421AD001EB4103134C01 +:2028200004EBC3031A7D02EB420304EBC303587500EB400304EBC303597500EB400304EBCA +:20284000C3031A7501EB410304EBC30318750AE000EB4003054C04EBC303597501EB410395 +:2028600004EBC303187510BD88010020F8000020704770477047000010B504463CB908480F +:20288000006858B1002006490968884706E00448006818B1012002490968884710BD00003C +:2028A000540000202DE9FC4106464FF00008771C3878FF284AD1BD1CAC1C2888A0F6014011 +:2028C00010B116283FD129E0618823484088401C81420ED14FF0010800208DF8040004F1E0 +:2028E00008000090A0798DF80500684600F08EF813E061881848C088401C81420DD14FF0B9 +:20290000010801208DF8040004F108000090A0798DF80500684600F079F815E00E48007A00 +:2029200080B100200C4908724FF0010803208DF8040004F108000090A0798DF805006846A5 +:2029400000F064F800E000BF00BF00E000BF00BF4046BDE8FC810000A000002000B587B01B +:20296000244800F0C1FB24480823012223490090022002F0A9F92048801C00210A2201235E +:20298000CDE90232CDE9041008460421CDE900101949088804231A4A022102F026F916483B +:2029A000001D00210A22CDE90212CDE9041008462021CDE90010104908880123114A022139 +:2029C00002F013F90C48801D01210A22CDE90212CDE9041000200421CDE90010064908883C +:2029E0001423094A022102F000F900200249087207B000BDA5280008A0000020D45600081F +:202A0000E4560008F4560008045700082DE9F8430446207920B101283CD003287ED199E092 +:202A200020680078092832D2DFE800F0050618313131312930002BE00020794948744FF082 +:202A4000006008602068C07808702068807848702068407888700020087419E00120704997 +:202A60004874C00608602068C07808702068807848702068407888700020087408E001201F +:202A800000906946022000F0D3F801E000E000BF00BFC2E00026657900BF02216148FFF7B4 +:202AA000FFFD0028F9D1FEF705FB34E05C4B1B7CC3F1080223689919594B1F7C0833F8185C +:202AC000FDF789FB00BFFFF7E3FD0028FBD15448D0E902733A4601680120FEF7AFFA5048EB +:202AE0000068D0E900104E4AD2E9023259405040014310D14A480068083049490860084656 +:202B0000007CC0F108002D1A0846007CC0F108000644002008744248007C00E07CE0C0F1DD +:202B20000800A842C2D9FEF779FA002202213D48FFF7C4FD6DB122689119394A137C083281 +:202B400098182A46FDF747FB3548007C28443449087462E03248007C40B300BF022131483B +:202B6000FFF79EFD0028F9D1FEF7A4FA0CE000BFFFF78EFD0028FBD12948D0E902733A4600 +:202B800001680120FEF75AFA25480068D0E90010234AD2E90232594050400143E7D1FEF74E +:202BA0003DFA002202211F48FFF788FD1C48407C18B301282DD100204FF00051087000BFBE +:202BC00000BF00BF00BF00BFBFF34F8F00BF00BF00BF1548006800F4E06014490843001D6E +:202BE0001149086000BF00BF00BFBFF34F8F00BF00BF00BF00BF00BFFDE7002000F014FA89 +:202C0000002000F011FA03E001210020FEF780FCFAE700BF00BF00E000BF00BFBDE8F88326 +:202C2000A8020020001400580CED00E00000FA05F8B506460C460120064908720A4600946D +:202C4000918810880123002202F0C4F805462846F8BD0000A00000200146074800E00838EB +:202C6000C2798A4202D0054A9042F8D1C2798A4200D0002070470000F873FF1F0070FF1FCC +:202C800070B504460D461646324629462046FDF7A2FA70BD70B504460D4616463246294607 +:202CA0002046FDF7B5FA70BD7047704770B504462068C06800F04000A8B94FF0FF302168C9 +:202CC000C860FEF7EFFA054607E0FEF7EBFA401BB0F57A7F01D9032070BD2068C06800F01F +:202CE00040000028F1D00020F6E710B5FFF716FA10BD0000064A126891B2054A126890B2FE +:202D000003E00146024A126890B28142F9D17047282800402DE9F04132480068C0F3802031 +:202D200040B100BF304800680068C068C0F380000028F7D12C4800680068806820F4806030 +:202D400029490968096888602848047804EB4400274901EBC000876800F006F90546AF42E2 +:202D600004D200260120234908700FE0224800882844B84205D22048068800201D49087040 +:202D800004E0781B86B201201A49087022E004EB4400174901EBC0008068A84207D200207C +:202DA00004EB4401124A02EBC10188600CE004EB44000F4901EBC0008068401B04EB440152 +:202DC0000B4A02EBC101886004EB4400084901EBC000447D062CDAD1304600F073F8BDE8C3 +:202DE000F0810000082800400400002088010020F8000020900100200C00002010B500BFAC +:202E000012480068C0F38060F0B100BF0F480068C0F30070C0B9FEF771FBFEF76FFB00BF23 +:202E20000A48001F006840F480304FF0B041C1F8900000BF00BF0846D0F8900020F4803074 +:202E4000C1F8900000BF00BF10BD00009400005810B5FFF7D3FF00F001F810BD08B54FF4AF +:202E600080104FF0B041096D01434FF0B04211651146096D0140009100BF00BF3F2010495C +:202E8000886000BF00BF886100BF00BF496841EA00410B4A516000BF00BF1146496941EA90 +:202EA0000041516100BF00BF114649680143516000BF00BF114649690143516100BF08BDA3 +:202EC000000C005810B504463CB9FFF713FF214908600320FEF778FA3AE0012C03DC1E489A +:202EE0000078012801D0601E84B200BF1B4800680068C068C0F380000028F7D017480068A9 +:202F00000068C06800F0800060F49060134909680968C8604FF40020114908600320FEF7CA +:202F20000FFA104800686FF30F0020430D490860FFF7E0FE074908600848006800688068A2 +:202F400040F480600549096809688860AFF3008010BD00008C01002008000020040000205D +:202F60000C0800581428004070B50F480068401CB8B1FFF7BFFE04460B480068A04203D350 +:202F800009480068041B05E008480088051B06480068441906480078444306480078C44052 +:202FA00000E00024A0B270BD8C0100200A00002009000020080000207FB505466C462346CC +:202FC00005F10C0221214FF6664002F0C9F9A07B04B070BD7FB505466C46234605F10C0272 +:202FE0000F214FF6684002F0BBF9A07B04B070BD2DE9FF4104460D46E84600261CB1C8F83E +:203000000040301DC6B21DB1C8F80450301DC6B26F463B466A4631464FF6544002F0A0F943 +:20302000B87B04B0BDE8F0817FB504466D462B46002211464FF6524002F092F90CB1E87B04 +:203040002070A87B04B070BD1FB56C462346002211464FF65A4002F083F9A07B04B010BD8B +:203060002DE9F04105466C1C2078052804D03E2805D0FF281ED10FE0FDF7B6FA1BE0A61CFC +:203080003078012805D10E490E480078FFF7EAF800E000BF00BF0EE0A71C3888042803D0BE +:2030A000A0F2074020B903E00020FDF777FB00BF00BF00E000BF00BF0120BDE8F0810000E2 +:2030C0001B8107001800002010B50020034908770349087000F014F810BD0000AC0000200C +:2030E000CC000020704700000449097F034A42F821001146097F491C11777047AC00002061 +:2031000010B5FDF7B2FAFDF74BFCFDF7A3FCFDF71FFDFEF75DFDFEF75CFDFEF75BFDFFF78C +:20312000C1F9FFF746FA00F009FAFFF7A2FBFFF7BBFDFFF713FCFDF741FBFFF799FBFFF7B6 +:20314000D1FF10BD2DE9F0470646771C4FF000093878FF281FD107F10208B8F8000000F4F1 +:203160007F40B0F5406F13D100250BE0174850F82510304688478146B9F1000F00D005E0F2 +:20318000681CC5B21148007FA842EFDC00BF00E000BF00BF00E000BF00BFB9F1000F06D09D +:2031A000B9F1010F08D0B9F1020F09D106E03046FFF756FF044605E0012403E0002401E005 +:2031C000012400BF00BF2046BDE8F087AC0000207047000070B505460C4616460948006870 +:2031E000A0F8095007480068C47222463146054800680C30FCF7EFFF03480021026908461B +:20320000904770BDDC000020D802002008B509E069460748FFF7AEFA0649096908690099A7 +:20322000FFF786FA0248FFF794FA0028F0D008BD640000200000032010B5FEF739F810BD3E +:2032400010B5FEF75BF9FEF759F900BF0F48006840F001004FF0B041C1F8900000BF00BF73 +:2032600000BF0A480068C0F340000028F8D04FF480400649091D096821F4404101434FF0F0 +:20328000B042C2F8941000BF10BD00009000005810B5FDF74DFB2E48006840F470002C4972 +:2032A00008600020FFF7D8FC044674B1A0792949294A11604FF0B041D1F89C1021F47C5157 +:2032C00041EA0021116000BF00BF00BF4FF0B040006840F480304FF0B041086000BF012001 +:2032E0001E49096821F0070101431C4A116000BF00BF00BF1948006800F007000128F8D1D3 +:2033000000BF00BF4FF0B0400068C0F340400028F7D002204FF0B041896821F003010143DA +:203320004FF0B042916000BF00BF00BF4FF0B040806800F00C000828F7D100BF4FF0B04035 +:20334000006820F001004FF0B041086000BF10BD88ED00E0FECAFECA9C000058004000585F +:2033600010B54FF400404FF0B041896821F4004101434FF0B042916000BF01F095F810BD1E +:2033800070B5044626460B48FFF7BEF90A484568B0682860F068E860084868600548A860A6 +:2033A000FEF736FC064930680860064970680860002070BD3C0A0320000003202C0A0320D6 +:2033C0006C0000207000002070B504460D4601200349496809680872FEF736FC002070BD92 +:2033E0000000032010B5FEF737FC10BD10B50B480B4908600B4848600B4888600B48086229 +:203400000B48C8600B4808610B4848610B4888610B48C861FEF740FC10BD0000300103206F +:203420000000032050010320600103206C010320740103207C010320980103209C0103202D +:20344000A801032010B5044621460348FFF770F90248FEF75BFC10BD640000200D32000852 +:2034600010B504461248FFF74FF91248FFF74CF91148006911490860A068096888600F49D3 +:20348000E0680968C8600A480C49096808610B492068096808600949606809684860074992 +:2034A000206909684861054960690968886110BDB401032064000020000003207C00002010 +:2034C00070B5044625460948FFF71EF90848C668A868306005487060FEF792FC0549286818 +:2034E0000860054968680860002070BD440A032000000320740000207800002070B5044662 +:203500000D4610200349C96809680872FEF780FC002070BD000003207047000010B5054816 +:20352000FFF7F2F80348044949690860FEF798FC10BD0000BC01032000000320704710B524 +:203540000446002001F0DCFE10BD000010B50446607A0F2802D0607A0E2807D121460748D9 +:20356000FFF7E6F8002001F057FD06E021460448FFF7DEF8024801F06DFD10BD4C000020CF +:20358000D40000201FB504460A48FFF7BDF80A4804600A48FFF7B8F8012009490870094832 +:2035A000006830B102940848009006480168684688471FBD4C000020DC000020D4000020E0 +:2035C000E0000020D80200204D3500083EB504460B4804600B48FFF797F80120FDF71AFA72 +:2035E0000120094908700948006840B10294084800900848019005480168684688473EBDB1 +:20360000F0000020E4000020F4000020F80200203F3500081936000810B5044621460348D4 +:20362000FFF786F8014801F089FE10BDE400002090F8281001F0010139B10168496821F4B8 +:203640000031C26A11430268516090F8281001F00201022907D10168496821F48031026B9A +:2036600011430268516090F8281001F00401042907D10168496821F48021426B11430268E5 +:20368000516090F8281001F00801082907D10168496821F40041826B11430268516090F862 +:2036A000281001F01001102907D10168896821F48051C26B11430268916090F8281001F0F2 +:2036C0002001202907D10168896821F40051026C11430268916090F8281001F04001402970 +:2036E00013D10168496821F48011426C114302685160416CB1F5801F07D10168496821F410 +:20370000C001826C11430268516090F8281001F08001802907D10168496821F40021C26C5A +:20372000114302685160704738B504460020C4F88800FDF7B7FD05462068006800F00800ED +:2037400008280CD16FF07E402B4600224FF400110090204600F044FE08B1032038BD2068D7 +:20376000006800F0040004280CD16FF07E402B4600224FF480010090204600F031FE08B1A2 +:203780000320EBE72020C4F88000C4F8840000BF002084F87C0000BF00BFDFE770B50546ED +:2037A000AC6A0020A4F85E00A4F856002046FEF71BF870BD0168096821F490710268116081 +:2037C00001688968044A1140026891602021C0F884100021C1667047FEFFFFEF10B504460F +:2037E0002068006820F04000216808602020C4F88000002020672046FEF7D6F910BD00007E +:203800002DE9FC5F04464FF00009002000908346FE492068884200D100E000BF2169A06891 +:20382000084361690843E16940EA010A606E40EA0A0A20680068F649084040EA0A00216869 +:2038400008602068406820F44050E168084321684860D4F818A0ED492068884202D0206AFF +:2038600040EA0A0A20688068EA49084040EA0A00216888602068C06A20F00F00616A084393 +:203880002168C86200BFE4492068884216D10320E2490968014031B1012908D0022904D06D +:2038A000032908D105E0012507E0022505E0042503E0082501E0102500BF1FE0D349206854 +:2038C00088421AD14FF44060D4490968014049B1B1F5806F0AD0B1F5006F05D0B1F5406FD9 +:2038E00008D105E0002507E0022505E0042503E0082501E0102500BF00E0102500BFC34904 +:203900002068884270D135B1022D46D0042D6CD0082D6BD1C7E0FDF737FE616A09B901218C +:2039200038E0616A012901D1022133E0616A022901D104212EE0616A032901D1062129E07E +:20394000616A042901D1082124E0616A052901D10A211FE0616A062901D10C211AE0616ABD +:20396000072901D1102115E0616A082901D1202110E0616A092901D140210BE0616A0A2907 +:2039800001D1802106E0616A0B2902D14FF4807100E00121B0FBF1FBCAE0606A08B90120D9 +:2039A0003BE0606A012801D1022036E0606A022801D1042031E0606A032801D106202CE0FB +:2039C000606A042801D1082027E0606A052801D10A2022E0606A062801D10C201DE0606A3E +:2039E000072804D1102018E056E21AE09DE0606A082801D1202010E0606A092801D14020C3 +:203A00000BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001208149B1FBF0FB02 +:203A200086E0FDF7D5FD616A09B9012138E0616A012901D1022133E0616A022901D10421A9 +:203A40002EE0616A032901D1062129E0616A042901D1082124E0616A052901D10A211FE073 +:203A6000616A062901D10C211AE0616A072901D1102115E0616A082901D1202110E0616A96 +:203A8000092901D140210BE0616A0A2901D1802106E0616A0B2902D14FF4807100E0012177 +:203AA000B0FBF1FB44E0606A08B9012038E0606A012801D1022033E0606A022801D10420A3 +:203AC0002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0FC +:203AE000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A20 +:203B0000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120FF +:203B20004FF40041B1FBF0FB02E00120009000BF00BFBBF1000F0AD0606800EB4000584534 +:203B400003D860680003584502D201200090F5E235B1022D74D0042D65D0082D6FD12CE185 +:203B6000FDF712FD0646606A08B9012238E0606A012801D1022233E0606A022801D1042248 +:203B80002EE0606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE035 +:203BA000606A062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A59 +:203BC000092801D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012237 +:203BE0009446002330461946FCF7C4FA4FF4807200238C46A0FB021E0CFB02E200FB032351 +:203C0000606840088C461CEB00070DE000800040F369FFCFFFF4FF11003801408800005881 +:203C20000024F4000CE068E043F10001D4F804C0624600233846FCF79DFA81461EE11AE1DF +:203C4000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328B3 +:203C600001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D18D +:203C80000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D14022DD +:203CA0000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023F7487F +:203CC0001946FCF757FA4FF4807200238C46A0FB021E0CFB02E200FB0323606840088C466E +:203CE0001CEB000743F10001D4F804C0624600233846FCF73FFA8146C0E0FDF769FC064670 +:203D0000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328F2 +:203D200001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D1CC +:203D40000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D140221C +:203D60000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023304687 +:203D80001946FCF7F7F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C46FC +:203DA0001CEB000743EB0201D4F804C0624600233846FCF7DFF9814660E0606A08B901226B +:203DC00038E0606A012801D1022233E0606A022801D104222EE0606A032801D1062229E0DD +:203DE000606A042801D1082224E0606A052801D10A221FE0606A062801D10C221AE0606A1D +:203E0000072801D1102215E0606A082801D1202210E0606A092801D140220BE0606A0A2866 +:203E200001D1802206E0606A0B2802D14FF4807200E00122944600234FF400401946FCF74E +:203E400099F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C461CEB0007DD +:203E600043EB0201D4F804C0624600233846FCF781F9814602E00120009000BF00BFB9F545 +:203E8000407F06D3B9F5801F03D22068C0F80C9098E20120009095E2E069B0F5004F70D16C +:203EA000012D06D0022D4FD0042D6BD0082D6AD1E1E0FDF77BFB0646606A08B9012038E099 +:203EC000606A012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A30 +:203EE000042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A0728BD +:203F000001D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D1C8 +:203F2000802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EB5100B0FB76 +:203F4000F1F01FFA80F9E5E0606A08B901203BE0606A012801D1022036E0606A022801D19F +:203F6000042031E0606A032801D106202CE0606A042801D1082027E0606A052804D10A2026 +:203F800022E0DFE02CE0C2E0606A062801D10C201AE0606A072801D1102015E0606A0828D8 +:203FA00001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D1C3 +:203FC0004FF4807000E001203449B1FBF0F04000616800EB5100B0FBF1F01FFA80F999E0C8 +:203FE000FDF7F6FA0646606A08B9012038E0606A012801D1022033E0606A022801D10420E9 +:204000002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0B6 +:20402000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606ADA +:20404000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120BA +:20406000B6FBF0F04000616800EB5100B0FBF1F01FFA80F94EE0606A08B901203AE0606A8E +:20408000012801D1022035E0606A022801D1042030E0606A032803D106202BE00024F400E2 +:2040A000606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A60 +:2040C000072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A28AA +:2040E00001D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0400061684B +:2041000000EB5100B0FBF1F01FFA80F902E00120009000BF00BFB9F1100F10D3B9F5803F1B +:204120000DD24FF6F07009EA00000190C9F3420101980843019001982168C86042E1012075 +:2041400000903FE1012D06D0022D4ED0042D6ED0082D6DD1DDE0FDF729FA0646606A08B9D1 +:20416000012038E0606A012801D1022033E0606A022801D104202EE0606A032801D1062027 +:2041800029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE040 +:2041A000606A072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A31 +:2041C0000A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F0616800EB5100BB +:2041E000B0FBF1F01FFA80F9DFE0606A08B901203AE0606A012801D1022035E0606A02282C +:2042000001D1042030E0606A032801D106202BE0606A042801D1082026E0606A052801D1E1 +:204220000A2021E0606A062803D10C201CE026E0B8E0606A072801D1102015E0606A0828D7 +:2042400001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D120 +:204260004FF4807000E001205C49B1FBF0F0616800EB5100B0FBF1F01FFA80F995E0FDF74D +:20428000A7F90646606A08B9012038E0606A012801D1022033E0606A022801D104202EE07C +:2042A000606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0606A58 +:2042C000062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A0928D1 +:2042E00001D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120B6FB98 +:20430000F0F0616800EB5100B0FBF1F01FFA80F94BE0606A08B9012038E0606A012801D1E6 +:20432000022033E0606A022801D104202EE0606A032801D1062029E0606A042801D108206A +:2043400024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D1102015E087 +:20436000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B +:204380000B2802D14FF4807000E001204FF40041B1FBF0F0616800EB5100B0FBF1F01FFA29 +:2043A00080F902E00120009000BF00BFB9F1100F06D3B9F5803F03D22068C0F80C9001E0D2 +:2043C000012000900120A4F86A00A4F868000020E06620670098BDE8FC9F00000024F40024 +:2043E0002DE9F04104460D4617469846069E4AE0701C002847D0FCF755FFA0EB0800B04239 +:2044000000D8C6B92068006820F4D070216808602068806820F00100216888602020C4F822 +:204420008000C4F8840000BF002084F87C0000BF0320BDE8F0812068006800F0040010B346 +:204440002068C069C0F3C020E8B14FF40060216808622068006820F4D0702168086020682C +:20446000806820F00100216888602020C4F88000C4F88400C4F8880000BF002084F87C00FB +:2044800000BF0320D5E72068C0692840A84201D1012000E00020B842AAD00020C9E710B57F +:2044A0000020FDF7F1FF10BD002002490860024908607047800000208400002070B504463B +:2044C0000D4600F019FA064672B63DB1012D0BD10848006820430749086006E005480068AC +:2044E000A0430449086000E000BF00BF304600F01EFA70BD8400002070B504460D464FF076 +:20450000FF3000F03FF870BD7047000070B5044600F0F5F9054672B604480068A0430349BE +:204520000860284600F006FA70BD00008C000020704770472DE9F04105460F46144600F03D +:20454000DEF9064672B6284600F04AFD034941F82040304600F0EEF9BDE8F08138130020B8 +:2045600070B5044600F0CBF9054672B604480068204303490860284600F0DCF970BD00007A +:204580008C0000202DE9F04706464E48D0F80080006830404B49086062E0002400E0641C5E +:2045A000494850F834004949096808404549096808400028F3D0444850F83400434909686C +:2045C00008404049096800EA01053F4800EBC4004068284028B94FF0FF303B4901EBC401DF +:2045E0004860394901EBC401496801EA050000F0F7FC37490860344800EBC40040680A781F +:20460000012191408843304901EBC401486000F076F9074672B62E480178012088402D49E8 +:20462000096881432B48016002240DE0601E264951F8300026490A78012191408843611ECA +:20464000214A42F83100641E002CEFD1384600F071F921491E4A126851F82200804700BF01 +:204660001C48006819490968084016490968084030B11A4800681A490968084000288CD0F0 +:20468000FFF757FF00F03BF9814672B6114800680E49096808400B490968084038B90F4895 +:2046A00000680F490968084008B9FFF72DFF484600F040F9FFF73CFF0248C0F80080BDE88F +:2046C000F087000090000020B81300208C0000209C00002088000020381300209400002099 +:2046E0009800002070B5044600F009F9054672B604480068204303490860284600F01AF9F2 +:2047000070BD00009400002070B504460D4600F0F6F8064672B608480068204306490860D2 +:20472000064850F835002043044941F83500304600F000F970BD000088000020B813002071 +:2047400070B5044611480178012000FA01F610480568046004E00E4801683046FFF7CCFE04 +:204760000C4800680A49096808400028F3D0304600F036FC054908600648006804490968C4 +:204780008843044908600248056070BD9C000020980000209400002070B50A46214C247817 +:2047A000A0420CD11F4C24781F4D2C7000EB40041E4D05EBC404647D1A4D2C7022E000EB08 +:2047C00040041A4D05EBC404237D00EB400405EBC404617D00EB400405EBC404647D03EB5B +:2047E0004305124E06EBC5056C7506290AD000EB4004354605EBC404247D01EB410506EB46 +:20480000C5052C75012400EB4005084E06EBC5052C73044C2478062C03D112B9E41F044D17 +:204820002C6070BD8801002089010020F80000208C01002002480068C0F302207047000069 +:204840000CED00E010B5002804DB0A07130E054A135406E00A07140E034A00F00F031B1F29 +:20486000D45410BD00E400E018ED00E000BF00BF00BFBFF34F8F00BF00BF00BF09480068D7 +:2048800000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BFAB +:2048A00000BFFDE70CED00E00000FA0500BF00BF00BFBFF34F8F00BF00BF00BF09480068BA +:2048C00000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BF6B +:2048E00000BFFDE70CED00E00000FA05EFF310807047EFF310807047EFF310807047EFF3E0 +:204900001080704702E008C8121F08C1002AFAD170477047002001E001C1121F002AFBD157 +:20492000704780F31088704780F31088704780F31088704780F3108870472DE9F04FC9B0EA +:2049400006460F4690469946DDF84CB1DDF848A103AD0722002101A8FEF79CF900242E7082 +:20496000641C6F70641C85F80280641C1822002143A8FEF78FF93F20ADF80C018A20ADF8B6 +:204980000E0103A84590469401A8479007204890002143A800F094FB002803DAFF2049B087 +:2049A000BDE8F08F9DF8040010B19DF80400F6E7BDF80500A9F80000BDF80700AAF800004A +:2049C000BDF80900ABF800000020E8E72DE9F04FC7B006460F4690469946DDF844B1DDF8C6 +:2049E00040A101AD0020009000242E70641C6F70641C85F80280641C85F80390641C85F84B +:204A000004A0641C85F805B0641C5298A871641C5398C5F80700241D5498E872641C18224D +:204A2000002141A8FEF736F93F20ADF804018620ADF8060101A843904494CDF814D10120CE +:204A40004690002141A800F03BFB002803DAFF2047B0BDE8F08F9DF8000010B19DF8000026 +:204A6000F6E70020F4E72DE9F04FC9B08046894692469B46559F539D03AE05A82844029002 +:204A800005A82844401C3844019000200090002486F80080641CA6F80190A41CA6F803A012 +:204AA000A41C86F805B0641C5298B071641CF571641C2A4606F108005499FEF7E1F82C4478 +:204AC00002980770641C3A460298401C5699FEF7D7F83C44019957980880A41C0199589841 +:204AE0004880A41C1822002143A8FEF7D3F83F20ADF80C018320ADF80E0103A84590469466 +:204B0000CDF81CD101204890002143A800F0D8FA002803DAFF2049B0BDE8F08F9DF8000046 +:204B200010B19DF80000F6E70020F4E770B5C8B0044602AE00200190002534706D1C182273 +:204B4000002142A8FEF7A6F83F20ADF808018520ADF80A0102A84490459501A8469001205D +:204B60004790002142A800F0ABFA002802DAFF2048B070BD9DF8040010B19DF80400F7E7A5 +:204B80000020F5E7F0B5C7B004460F4601AE00200090002534706D1C22463946701CFEF745 +:204BA0006FF825441822002141A8FEF773F83F20ADF804018E20ADF8060101A843904495C9 +:204BC000CDF814D101204690002141A800F078FA002802DAFF2047B0F0BD9DF8000010B1AB +:204BE0009DF80000F7E70020F5E72DE9F04FC7B081460E4692469B460DF10408012E01D19B +:204C0000022104E0022E01D1102100E000210DF107000D18032200216846FEF73BF80024EF +:204C2000A8F80090A41C88F80260641C012E02D0022E04D101E0022705E0102703E04720AC +:204C400047B0BDE8F08F00BF3A46514608F10300FEF716F83C44A5F800B0A41C5098A870D7 +:204C6000641C5198E870641C52982871641C53986871641C5498A871641C1822002141A8E3 +:204C8000FEF708F83F20ADF804014FF48270ADF8060101A843904494CDF814D1032046903E +:204CA000002141A800F00CFA002801DAFF20C7E79DF8000010B19DF80000C1E7BDF80110CB +:204CC000559801800020BBE72DE9FF4FC7B0044690469946DDF850B10DF1040A012C01D1E9 +:204CE000022104E0022C01D1102100E000210DF105000F18032200216846FDF7CBFF00257A +:204D00008AF800406D1C012C02D0022C04D101E0022605E0102603E047204BB0BDE8F08FB9 +:204D200000BF32460AF101004899FDF7A9FF354487F800806D1C87F801906D1C18220021CE +:204D400041A8FDF7A7FF3F20ADF804014FF48170ADF8060101A843904495CDF814D10320C5 +:204D60004690002141A800F0ABF9002801DAFF20D3E79DF8000010B19DF80000CDE7BDF88F +:204D80000100ABF800000020C7E700B587B0002000901822002101A8FDF77CFF3F20ADF88E +:204DA000040040F20110ADF80600CDF814D001200690002101A800F083F9002802DAFF2048 +:204DC00007B000BD9DF8000010B19DF80000F7E70020F5E72DE9F047C8B0074688469146E3 +:204DE0001E46DDF840A102AD0020019000242F80A41CA5F80280A41C85F80490641C6E7157 +:204E0000641C32465146A81DFDF73AFF34441822002142A8FDF73EFF3F20ADF808014FF4D3 +:204E20008370ADF80A0102A84490459401A8469001204790002142A800F042F9002803DAC6 +:204E4000FF2048B0BDE8F0879DF8040010B19DF80400F6E70020F4E770B5C8B0044602AEBD +:204E60000020019000253480AD1C1822002142A8FDF710FF3F20ADF808011820ADF80A01A2 +:204E800002A84490459501A8469001204790002142A800F015F9002802DAFF2048B070BDF2 +:204EA0009DF8040010B19DF80400F7E70020F5E7F0B5C7B005460E4601AF002000900024E6 +:204EC0003D70641C7E70641C1822002141A8FDF7E1FE3F20ADF804010F20ADF8060101A893 +:204EE00043904494CDF814D101204690002141A800F0E6F8002802DAFF2047B0F0BD9DF832 +:204F0000000010B19DF80000F7E70020F5E72DE9F041C8B007460C46904602AE00200190CC +:204F2000002537706D1C74706D1C22464146B01CFDF7A6FE25441822002142A8FDF7AAFE12 +:204F40003F20ADF808010C20ADF80A0102A84490459501A8469001204790002142A800F09E +:204F6000AFF8002803DAFF2048B0BDE8F0819DF8040010B19DF80400F6E70020F4E700008D +:204F800000B589B0FEF732FA0E4A00210220FFF7D1FA0D4801900D48029001A90C4800F0EB +:204FA000BBF90C4803900C4804900C48059040F23C50069003A8FEF753FAFEF713FA09B089 +:204FC00000BD0000C95300080807032055040008570400082009032014080320CC0103207F +:204FE00001460022080C000408B91022090401F07F4008B90832090201F0704008B9121DE9 +:205000000901044800EB117000780244C2F11F00704700001457000810B504460120FFF7EE +:2050200061FB10BD10B504460120FFF789FB10BD70B505460C460549606808600448C5611E +:2050400000F010F82068FEF79DFA70BD54000020D802002010B5044600210120FFF754FB13 +:2050600010BD000002490160024901617047000081330008C933000800B587B000200090F7 +:205080001822002101A8FDF705FE0320ADF80400ADF80600CDF814D001200690002101A874 +:2050A00000F00EF8002802DAFF2007B000BD9DF8000010B19DF80000F7E70020F5E700009E +:2050C0002DE9F84F04468A460020FDF7D5FB4FF000092188608861F39F2087B2217B384636 +:2050E000A268FEF777F83BE048F2E800FFF79AFF31E069461F48FDF73DFB0098407A0F289A +:205100000DD1009800F10B067088B84202D13078216908707078F0B14FF001091BE0009843 +:2051200000F10B05B5F80100B84210D10098807AC01E00F0FF086069404501DD404600E0EC +:2051400060696061E91CD4E90402FBF744F8287808B14FF001090748FDF7FBFA0028C8D035 +:20516000B9F1000FC0D00120FDF786FB0020BDE8F88F00004C0000200EB51A48FDF7E9FA9C +:2051800000BB19480078E8B102A91648FDF7F2FA1648C06968B10298019001208DF8000088 +:2051A0001248C169684688479DF800000E49087002E001200C4908700B48007818B102988C +:2051C000FEF740F903E007480299FDF7A0FA0548FDF7BFFA28B90448007810B10148FFF7A7 +:2051E00039FF0EBDD4000020E0000020D80200202DE9F041044634480078062811D13248AF +:2052000000783249087030480470062004EB44012F4A02EBC1014875C01F2E490860002614 +:205220004EE0FDF7A1FE064604EB4400284901EBC0008068304404EB4401254A02EBC10163 +:20524000886004EB4400114601EBC00087681E48007800EB400001EBC0008068B84224D8AE +:205260001948057805EB450001EBC00090F815800BE005EB4500164901EBC000457D05EB75 +:20528000450001EBC00090F81580B8F1060F07D008EB48000E4901EBC0008068B842E8D98A +:2052A00029462046FDF792FA0AE0074801782046FDF7AEFA0448007804490870024804709E +:2052C0003046BDE8F08100008801002089010020F80000208C010020FBF7F6FFFDF7B8FD9A +:2052E000FBF7C4F9FDF7ACFFFDF7E6F8FDF7FAF8FBF79CF803E04FF0FF30FFF743F9FAE7BE +:2053000010B504460220FFF7EDF910BD10B504460220FFF715FA10BD70B505460C460549A0 +:20532000606808600448C56100F010F82068FEF74DF970BD5C000020F802002010B504463E +:2053400000210220FFF7E0F910BD0000024901600249016170470000C1340008FD34000828 +:205360002DE9F04105460C4616461F460020FBF751FB13480068A0F8095011480068C4727F +:20538000224631460E4800680C30FAF724FF0D48002102690846904748F2E800FFF7B6FF4D +:2053A000074800688078C21C0548016807F10800FAF711FF0120FBF72DFBBDE8F081000058 +:2053C000F0000020F80200200EB51A48FDF7C1F900BB19480078E8B102A91648FDF7CAF9E3 +:2053E0001648C06968B10298019001208DF800001248C169684688479DF800000E490870D7 +:2054000002E001200C4908700B48007818B10298FEF718F803E007480299FDF778F905480A +:20542000FDF797F928B90448007810B10148FFF785FF0EBDE4000020F4000020F8020020C2 +:20544000000000480100000000000048010000000000004801000000000000480100000028 +:20546000000000480100000000000048010000000000004801000000000000480100000008 +:205480000000004801000000000000480100000000000048010000000000004801000000E8 +:2054A0000000004801000000000000480100000000000048010000000000004801000000C8 +:2054C0000000004801000000000000480100000000000048010000000000004801000000A8 +:2054E000000000480100000000000048010000000000004801000000000000480100000088 +:20550000000000480100000000000048010000000000004801000000000000480100000067 +:20552000000000480100000000000048010000000000004801000000000000480100000047 +:2055400000000048010000000000004801000000000000000000000000000000405400081D +:20556000C4010320C8010320220404006C7AD8AC5772123456789ABCDEF0123456789ABC58 +:20558000DEF0FEDCBA0987654321FEDCBA098765432109534D54435F544B525F4F54410090 +:2055A000000000000000000000000000000000000000000044000800400508013A799C0002 +:2055C000F4010000FFFFFFFF48010100000020001000000001000000030000000500000057 +:2055E0000100000001000000060000000A000000200000000200000004000000080000006B +:205600001000000040000000800000000001000000020000000000000000000000000000B7 +:205620000000000001000000020000000300000004000000A0860100400D0300801A060049 +:2056400000350C0040420F0080841E0000093D0000127A000024F40000366E010048E80196 +:20566000006CDC0200000000000000000000000000000000010000000300000002000000DA +:205680000200000001000000020000000200000006000000040000000300000002000000F4 +:2056A00004000000040000000C0000000800000006000000040000000800000004000000B8 +:2056C0000C000000080000000600000004000000080000008FE5B3D52E7F4A982A487ACC61 +:2056E00020FE000019ED82AEED214C9D4145228E22FE000019ED82AEED214C9D4145228EA6 +:2057000023FE000019ED82AEED214C9D4145228E24FE0000040302020101010100000000D4 +:20572000000000005457000804000020900100009402000874570008000003204C0A000017 +:205740009402000874570008940100203422000014490008011B05120DFF01861204124832 +:205760001A100453093D32100243015AFF0101FF1100000001FF01FF01FF01FF01FF01FF6F +:2057800001FF01FF01FF01FF01560000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:2057A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09 +:2057C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9 +:2057E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9 +:20580000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8 +:20582000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88 +:20584000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF68 +:20586000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48 +:20588000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28 +:2058A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08 +:2058C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8 +:2058E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8 +:20590000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7 +:20592000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87 +:20594000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67 +:20596000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47 +:20598000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27 +:2059A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07 +:2059C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7 +:2059E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7 +:205A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6 +:205A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86 +:205A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66 +:205A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46 +:205A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF26 +:205AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06 +:205AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6 +:205AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:205B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5 +:205B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85 +:205B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF65 +:205B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF45 +:205B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF25 +:205BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05 +:205BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5 +:205BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5 +:205C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4 +:205C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84 +:205C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64 +:205C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF44 +:205C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24 +:205CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04 +:205CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4 +:205CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4 +:205D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3 +:205D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83 +:205D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63 +:205D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43 +:205D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF23 +:205DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03 +:205DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3 +:205DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3 +:205E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2 +:205E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82 +:205E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF62 +:205E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF42 +:205E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF22 +:205EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02 +:205EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2 +:205EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2 +:205F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1 +:205F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81 +:205F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61 +:205F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41 +:205F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21 +:205FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01 +:205FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1 +:205FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1 +:20600000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0 +:20602000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80 +:20604000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60 +:20606000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40 +:20608000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20 +:2060A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00 +:2060C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0 +:2060E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0 +:20610000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F +:20612000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F +:20614000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F +:20616000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F +:20618000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F +:2061A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF +:2061C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF +:2061E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF +:20620000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E +:20622000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E +:20624000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E +:20626000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E +:20628000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E +:2062A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE +:2062C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE +:2062E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE +:20630000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D +:20632000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D +:20634000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D +:20636000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3D +:20638000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1D +:2063A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD +:2063C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD +:2063E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD +:20640000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C +:20642000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C +:20644000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C +:20646000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C +:20648000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C +:2064A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC +:2064C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC +:2064E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC +:20650000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B +:20652000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B +:20654000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5B +:20656000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B +:20658000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1B +:2065A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB +:2065C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB +:2065E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB +:20660000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9A +:20662000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A +:20664000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A +:20666000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A +:20668000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A +:2066A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA +:2066C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA +:2066E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA +:20670000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99 +:20672000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79 +:20674000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59 +:20676000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39 +:20678000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19 +:2067A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9 +:2067C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9 +:2067E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9 +:20680000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98 +:20682000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78 +:20684000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF58 +:20686000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38 +:20688000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF18 +:2068A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8 +:2068C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8 +:2068E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8 +:20690000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97 +:20692000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77 +:20694000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57 +:20696000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37 +:20698000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF17 +:2069A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7 +:2069C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7 +:2069E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7 +:206A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF96 +:206A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76 +:206A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF56 +:206A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF36 +:206A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF16 +:206AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6 +:206AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6 +:206AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6 +:206B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95 +:206B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF75 +:206B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55 +:206B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35 +:206B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15 +:206BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5 +:206BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5 +:206BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5 +:206C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94 +:206C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF74 +:206C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF54 +:206C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF34 +:206C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14 +:206CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4 +:206CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4 +:206CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB4 +:206D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93 +:206D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73 +:206D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53 +:206D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33 +:206D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13 +:206DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3 +:206DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3 +:206DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3 +:206E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF92 +:206E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72 +:206E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF52 +:206E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32 +:206E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF12 +:206EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2 +:206EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2 +:206EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2 +:206F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91 +:206F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71 +:206F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF51 +:206F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31 +:206F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11 +:206FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1 +:206FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1 +:206FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1 +:20700000401500201573000807C000081DB6000803C00008457B0008B5D30008000000009E +:20702000000000000000000000000000D9C30008057C0008000000006DC00008DBC3000848 +:207040002F73000809C000082F730008C9C300082F7300082F730008077C0008457C0008CF +:207060004F7C0008597C0008637C0008497B00082F7300082F7300082F7300082F73000805 +:207080002F7300082F730008757900082F7300082F7300082F7300082F7300086D7C00080D +:2070A0002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F73000880 +:2070C0002F7300082F7300082F7300082F730008A5D300082F7300082F7300082F7300088A +:2070E000117C000819C300082F7300082F73000863B900086BB900082F730008D1BD000833 +:207100002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F7300081F +:207120002F7300082F7300082F7300082F7300082F7300082F7300082F73000800000000A9 +:2071400078C5040881321042010325093D72111319F0420872124B91ED1072193C810401DF +:20716000104115FF8F0C081254024C401AFF0101550A555CA80B4B300158091A705972A162 +:207180000A64387C092AA44132020000000000000000000000000000000000000000000081 +:2071A0000000000000000000000000000000000000000000000000000000000000000000CF +:2071C0000000000000000000000000000000000000000000000000000000000000000000AF +:2071E00000000000000000000000000000000000000000000000000000000000000000008F +:2072000000000000000000000000000000000000000000000000000000000000000000006E +:2072200000000000000000000000000000000000000000000000000000000000000000004E +:2072400000000000000000000000000000000000000000000000000000000000000000002E +:04726000000000002A +:20730000DFF80CD000F0E6FA0048004779000108401500200648804706480047FEE7FEE7F0 +:20732000FEE7FEE7FEE7FEE7FEE7FEE7FEE7FEE7B9C40008017300082DE9F05F0546002054 +:2073400092469B4688460646814640241BE0284641464746224600F007F953465A46C01A47 +:20736000914110D311461846224600F016F82D1A67EB01084F4622460120002100F00DF867 +:2073800017EB00094E41201EA4F10104DFDC484631462A464346BDE8F09F202A04DB203A0B +:2073A00000FA02F1002070479140C2F1200320FA03F319439040704710B540EA0104034632 +:2073C000A40703D009E010C9121F10C3042AFAD203E011F8014B03F8014B521EF9D210BDE8 +:2073E000D2B201E000F8012B491EFBD270470022F6E710B513460A4604461946FFF7F0FF1E +:20740000204610BD421C10F8011B0029FBD1801A70472DE9F04D81EA030404F0004B21F05C +:20742000004514464FF0000A23F0004150EA050220D054EA01021DD0C5F30A570246C5F398 +:207440001303C1F31300C1F30A5640F4801543F48013A7EB0608101BD64608F2FD3873EB34 +:20746000050002D308F1010801E092185B41B8F1000F03DA00200146BDE8F08D00204FF488 +:207480008011064684460EE0171B73EB050705D3121B63EB050306434CEA010C49084FEA4A +:2074A000300092185B4150EA0107EDD152EA030012D082EA040083EA0501084305D0101B07 +:2074C000AB4106D20122002306E000224FF0004302E06FF0010253101AEB06004CEB0851D6 +:2074E00010EB0A0041EB0B01BDE8F04D00F04CB80EB540F2334102910021CDE900110A4645 +:207500000B4600F050F803B000BDC1F30A5210B5C1F3130140F2FF3341F480119A4201DAF4 +:20752000002010BD40F233439A42A2F2334203DC524200F019F810BD904010BD30B50B46BD +:20754000014600202022012409E021FA02F59D4205D303FA02F5491B04FA02F52844151EBF +:20756000A2F10102F1DC30BD202A04DB203A21FA02F00021704721FA02F3D040C2F120025E +:20758000914008431946704710B5141E73F1000408DA401C41F1000192185B411A4301D174 +:2075A00020F0010010BD2DE9F04D92469B4611B1B1FA81F202E0B0FA80F220329046FFF7E5 +:2075C000ECFE04460F4640EA0A0041EA0B0153465A46084313D0114653EA010019D0C8F119 +:2075E00040025046FFF7C0FF05460E46504659464246FFF7D2FE084305D0012004E0204651 +:207600003946BDE8F08D0020054346EAE0762C4337430A986305E40AA0EB08000022FD0A3E +:2076200044EA47540A3002D500200146E9E7010510196941DDE9084500196941BDE8F04DA8 +:20764000A2E72DE9FE4F804681EA0300C00F0C46009021F0004123F00045B8EB0200A94120 +:2076600005D24046214690461C460B46024623F00040104347D0270DC7F30A00C3F30A51AF +:207680000290401A019040286BDAC3F3130040F4801B0098924620B10023D2EB030A63EBAC +:2076A0000B0B01985946C0F140025046FFF775FE06460D4650465946019A00F01DF910EB1A +:2076C00008006141002487EA115284EAE7731A4340D0009A62B3019A012A4FEA075215DCDB +:2076E000001B61EB02014FF0004202EA0752CDE90042001C41F5801132462B46FFF753FF4E +:2077000003B0BDE8F08F40462146F9E7001B61EB0201001C41F5801300185B412018A2F5F3 +:20772000001747EB030140EAD570B6196D4111E06D084FEA360645EAC0754FEA0752001B24 +:2077400061EB0201001C41F5801149084FEA30000019514132462B4603B0BDE8F04FFFF71C +:2077600013BF0098012240000023D0EB020263EBE073009821464FEAE074B8EB000061EB3E +:207780000401E9E783F000435BE781F0004158E72DE9FE4F81EA030404F0004421F00041CC +:2077A00000944FF0000B23F0004350EA01045ED052EA03045BD0C3F30A54C1F30A552C4423 +:2077C000A4F2F3340194A0FB0254C1F3130141F48011C3F3130343F4801301FB024400FB05 +:2077E000034E840A970A44EA815447EA8357A4FB076802958D0A05FB07854FEA932C04FB3C +:207800000C542705029D4FEA065847EA1637B5EB08056EEB070C870E920E47EA811742EAE5 +:207820008312A7FB0201B6EB0B0164EB00042B0D43EA0C335E1844EB1C50DA465146E7FBC0 +:207840000201C5F313044FEA0B3343EA14534FEA0432019C43EA0603A4F10C040294009C32 +:20786000CDE900B4FFF79FFE03B0BDE8F08F00200146F9E7C1F30A52C1F3130140F2FF33B1 +:2078800041F480119A4202DA00200146704740F233439A42A2F2334202DC5242FFF764BE35 +:2078A000FFF77BBD30B5041E71F1000404DB4FF00044404264EB0101141E73F1000405DB7E +:2078C0001C464FF00043524263EB0403994208BF904230BD064C074D06E0E06840F0010372 +:2078E00094E8070098471034AC42F6D3FFF70CFD48C5040878C50408202A06DBCB17203A63 +:2079000041FA02F043EAE07306E041FA02F3D040C2F12002914008431946704770B58C18C4 +:2079200010F8015B15F0070301D110F8013B2A1106D110F8012B03E010F8016B01F8016BBC +:207940005B1EF9D12B0705D40023521E0DD401F8013BFAE710F8013BCB1A921C03E013F88A +:20796000015B01F8015B521EF9D5A142D8D3002070BD000010B5024800F048FC10BD00002D +:207980006004002070B50546AC6A606D00F0500098BB606D40F4007060652068006800F067 +:2079A0000800A8B1206804F00FF810B32068C06800F40050E8B9606D20F480706065606D28 +:2079C00000F48050A8B9606D40F00100606510E02068C06800F0020058B9606D20F480704B +:2079E0006065606D00F4805018B9606D40F001006065204600F002FC0CE0FFE7606D00F0BA +:207A0000100018B1204600F000FC03E0E06C416B2846884770BD70B50546AC6A606D40F073 +:207A200040006065A06D40F00400A065204600F0ECFB70BD70B50446A56A284600F0E4FBD6 +:207A400070BD000070B50446206803F0A9FF0646206803F0AAFF70B36EBB2068806800F04B +:207A60000D0001280AD120688168174A1140891C816000BF03202168086009E0606D40F093 +:207A800010006065A06D40F00100A065012070BD01F0A0F905460FE001F09CF9401B0228B1 +:207AA0000AD9606D40F010006065A06D40F00100A0650120EBE705E02068806800F0010095 +:207AC0000028E9D10020E2E7C0FFFF7F70B50446206803F06AFF88BB2068806818490840EF +:207AE00048B1606D40F010006065A06D40F00100A065012070BD206803F03CFF01F06AF920 +:207B0000054615E0206803F050FF10B9206803F031FF01F05FF9401B022809D9606D40F03A +:207B200010006065A06D40F00100A0650120E1E72068006800F001000028E3D00020D9E7A8 +:207B40003F00008000BFFEE710B5024800F0C8FE10BD0000C40400200F4B02689A4206D2D0 +:207B6000426C92080D4B03EB8202826406E0426C92080A4B1C3303EB820282640278083A27 +:207B80001423B2FBF3F1054A8032C26401F01C0301229A4002657047080402400008024033 +:207BA00001794A1E064B03EB82024265044A403282654A1E02F0030301229A40C265704797 +:207BC0000009024030B5D0E913546C60446D14B1D0E916546C6090F8444004F01C050124DE +:207BE000AC40056C6C60046863608468102C04D10468A2600468E16003E00468A160046859 +:207C0000E26030BD704710B5012000F0F3FF10BD10B54FF4806000F0EDFF4FF4006000F092 +:207C2000E9FF4FF4805000F0E5FF4FF4005000F0E1FF4FF4804000F0DDFF4FF4004000F0D0 +:207C4000D9FF10BD10B5022000F0D4FF10BD10B5042000F0CFFF10BD10B5082000F0CAFFEE +:207C600010BD10B5102000F0C5FF10BD10B5202000F0C0FF402000F0BDFF802000F0BAFFB8 +:207C80004FF4807000F0B6FF4FF4007000F0B2FF10BD0000F8B504460D460020009000BF32 +:207CA00094F85000012801D10220F8BD012084F8500000BF2046FFF7C5FE06468EBB606DE9 +:207CC00020F4885040F002006065206881681B4A114005F0804242F000421143816000BF7B +:207CE00013E00098401C00901549009888420CD3606D20F0020040F01000606500BF0020AB +:207D000084F8500000BF0120CFE720688168C90F0029E6D1606D20F0020040F00100606503 +:207D200004E0FFE7606D40F01000606500BF002084F8500000BF3046B7E70000C0FFFF3F2C +:207D4000AB6A02007047704770477047704700002DE9F84F05460C464FF0000A0020009086 +:207D6000F949E068884200D000E000BF00BF95F85000012802D10220BDE8F88F012085F8BC +:207D8000500000BF286803F01AFE002872D12968D4E9002001F1300CC0F3012B0CEB8B03CE +:207DA000D3F800C000F01F0E4FF01F0B0BFA0EFB2CEA0B0C00F01F0BC2F3846E0EFA0BFEA5 +:207DC0004CEA0E0CC3F800C000BF286803F0F7FD8146286803F0DFFD8046B9F1000F2AD102 +:207DE000B8F1000FFBD1A2682168286803F0FEFD60692968C968C1F3C101490000FA01F7B2 +:207E00002069042818D028682268216900F1600C0CEB8103D3F800C0DFF830B30CEA0B0CF7 +:207E200002F0F84B4BF0004B4BEA070B4CEA0B0CC3F800C000BFA8E00021286803F0A2FDEE +:207E4000C0F3120030B90021286803F09BFDC0F3846007E00021286803F094FD90FAA0F06B +:207E6000B0FA80F02168C1F3120121B92168C1F3846105E0ACE1216891FAA1F1B1FA81F167 +:207E8000884204D100221146286803F0C9FD0121286803F077FDC0F3120030B90121286808 +:207EA00003F070FDC0F3846007E00121286803F069FD90FAA0F0B0FA80F02168C1F3120155 +:207EC00019B92168C1F3846104E0216891FAA1F1B1FA81F1884204D100220121286803F0A1 +:207EE0009FFD0221286803F04DFDC0F3120030B90221286803F046FDC0F3846007E00221BE +:207F0000286803F03FFD90FAA0F0B0FA80F02168C1F3120119B92168C1F3846104E02168BD +:207F200091FAA1F1B1FA81F1884204D100220221286803F075FD0321286803F023FDC0F3B4 +:207F4000120030B90321286803F01CFDC0F3846007E00321286803F015FD90FAA0F0B0FA6B +:207F600080F02168C1F3120119B92168C1F3846104E0216891FAA1F1B1FA81F1884204D107 +:207F800000220321286803F04BFD286803F00DFD002872D12868E2682168D0F8B030C1F319 +:207FA000120C23EA0C0302F0180BDFF8A4C12CFA0BFC0CEA010C43EA0C03C0F8B03000BF73 +:207FC0006149E06888427DD12368C3F312031BB92368C3F3846304E0236893FAA3F3B3FA06 +:207FE00083F35B1C03F01F03092B3ED82368C3F312031BB92368C3F3846304E0236893FAE7 +:20800000A3F3B3FA83F35B1C03F01F034FF0010C0CFA03FC2368C3F312031BB92368C3F35F +:20802000846304E0236893FAA3F3B3FA83F35B1C03F01F034CEA836C2368C3F312031BB9C9 +:208040002368C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F0303EB43034FF0000B39 +:208060004BEA03534CEA030341E02368C3F3120323B92368C3F3846305E077E0236893FA6A +:20808000A3F3B3FA83F35B1C03F01F034FF0010C0CFA03FC2368C3F312031BB92368C3F3DF +:2080A000846304E0236893FAA3F3B3FA83F35B1C03F01F034CEA836C2368C3F312032BB939 +:2080C000236800E018E0C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F030A3B03EB2C +:2080E00043034FF0007B4BEA03534CEA03031946A268286803F07AFC164920680840A8B3CD +:2081000000BF1548806800F0E07600BF134803F04CFC60BB12492068884230D106F40000FD +:2081200068BB0E492868884258D146F400010A4803F070FC0B4800680B49B0FBF1F000EBD0 +:2081400040008000009016E000007F4000F0FF03FFFF0700000008800003045000000450F0 +:20816000000052C714000020400D030017E028E00098401E009000980028F9D12EE01B49E1 +:20818000206888420CD106F0807048B918492868884223D146F08071164803F03BFC1DE06E +:2081A00015492068884219D106F48000B0B910492868884212D146F480010E4803F02AFC82 +:2081C0000CE0686D40F0200068654FF0010A05E0686D40F0200068654FF0010A00BF002077 +:2081E00085F8500000BF5046C6E50000000084CB0000045000030450010000800121014ACA +:208200001170704788020020704770472DE9F04704464FF0000A206805682068466805F00E +:208220000200022811D106F0020002280DD1606D00F0100018B9606D40F400606065204606 +:20824000FFF780FD02202168086005F00400042803D106F00400042807D005F00800082875 +:2082600041D106F0080008283DD1606D00F0100018B9606D40F400706065206803F0A4FBC2 +:2082800010B32068C06800F40050B0F5005F24D02068006800F0080008281ED1206803F0AD +:2082A0008EFB90B92068406820F00C0021684860606D20F480706065606D00F4805018B977 +:2082C000606D40F00100606507E0606D40F010006065A06D40F00100A0652046FFF78EFFF6 +:2082E0000C202168086005F02000202803D106F02000202807D005F04000402856D106F041 +:208300004000402852D1606D00F0100018B9606D40F4005060652068C16C01F0C00109B9B5 +:20832000012100E00021894600BF206803F04CFB07462068D0F80C80B9F1000F06D108F019 +:20834000007020BB1FB308F4005000BB2068006800F04000402823D12068C06800F40010C9 +:20836000A8B9206803F017FB90B92068406820F0600021684860606D20F480506065606DB2 +:2083800000F4807018B9606D40F00100606507E0606D40F010006065A06D40F00100A06569 +:2083A0002046FFF7D0FC60202168086005F0800080280DD106F08000802809D1606D40F430 +:2083C00080306065204600F06BF980202168086005F48070B0F5807F0FD106F48070B0F5E1 +:2083E000807F0AD1606D40F4003060652046FFF7ACFC4FF480702168086005F40070B0F577 +:20840000007F0FD106F40070B0F5007F0AD1606D40F4802060652046FFF798FC4FF400708B +:208420002168086005F01000102820D106F0100010281CD1606B10B94FF0010A06E02068A6 +:20844000C16801F0030109B14FF0010ABAF1010F0AD1606D40F480606065A06D40F002007F +:20846000A0652046FFF7D1FE10202168086005F48060B0F5806F13D106F48060B0F5806FEC +:208480000ED1606D40F480406065A06D40F00800A0654FF48060216808602046FFF754FC6D +:2084A000BDE8F0872DE9F84304464FF000090020009014B90120BDE8F883206920B1202065 +:2084C000005D012800D100BF606D30B9204600F0E9F80020A06584F8500020688168C1F383 +:2084E000407131B120688168664A1140816000BF00BF206803F05EFAA0B920688168624ACF +:20850000114041F08051816000BF604800686049B0FBF1F0009002E00098401E0090009893 +:208520000028F9D1206803F045FA48B9606D40F010006065A06D40F00100A0654FF0010930 +:20854000206803F03CFA0646606D00F0100000287ED1002EFCD1606D20F4807040F00200DC +:208560006065206803F021FA68B94A4803F01DFA48B960684849896821F47C110143464A22 +:20858000916000BF00BF607E616B41EA4030E1680843A16808432021095D40EA01452020E8 +:2085A000005D012803D1A08C401E45EA4045A06A28B1208D00F47070E16A08430543206859 +:2085C000C0683649084028432168C860206803F0F6F98046206803F0DEF90746B8F1000F09 +:2085E0002CD127BB207E002141EA803194F8300041EA40052068C06844F2020188432843B6 +:208600002168C86094F83800012811D1E06B40F00101206C0843616C0843A16C084321688D +:20862000096940F2FC72914308432168086105E02068006920F0010021680861206901288C +:208640000BD12068006B20F00F00E169491E00E010E008432168086305E02068006B20F084 +:208660000F0021680863606D20F0020040F00100606505E0606D40F0100060654FF0010922 +:20868000484618E7C0FFFF5FC0FFFF7F14000020400D0300000004500003045007C0F0FF0E +:2086A0007047000010B596B004464FF4806002904FF04050119002A801F04AF908B105F0FD +:2086C00029FF4FF400504FF0B041C96C01434FF0B042D1641146C96C0140019100BF00BFF3 +:2086E00017481849886605211648C166002101674167802181674900C1678900C0F8801025 +:208700002021C0F884100902C0F88810683000F067F908B105F0FEFE00BF0A4868300949E4 +:2087200008656438C1F8900000BF00221146122000F0E8FF122000F0D5FF16B010BD00001D +:20874000080002405C0400202DE9F04104460E461746206803F033F9002852D100BF94F8D0 +:208760005000012802D10220BDE8F081012084F8500000BF2046FFF7A9F90546002D3BD147 +:20878000606D40F60161884340F480706065606D00F4805020B1A06D20F00600A06501E055 +:2087A0000020A0651848E16CC8621848E16C08631748E16C48631C202168086000BF002042 +:2087C00084F8500000BF2068406840F01000216848602068C06840F001002168C860226851 +:2087E00002F140013B463246E06C00F061F90546206803F0F3F805E000BF002084F8500075 +:2088000000E002252846AFE785790008357A0008177A000800BF0448406820F001000249E8 +:20882000486000BF70470000002004E000BF0448406820F004000249486000BF70470000E6 +:20884000002004E000BF0448406820F002000249486000BF70470000002004E070B5044673 +:20886000002594F82500022803D00420E063012534E02068006820F00E00216808602068FD +:20888000006820F0010021680860A06C006820F48070A16C086094F8440000F01C01012083 +:2088A0008840216C4860D4E913104860606D40B1606D006820F48070616D0860D4E9161023 +:2088C0004860012084F8250000BF002084F8240000BFA06B10B12046A16B8847284670BD48 +:2088E00070B50446206C05682068066894F8440000F01C01042088402840E0B106F004005E +:20890000C8B12068006800F0200028B92068006820F004002168086094F8440000F01C012B +:2089200004208840216C4860206B002856D02046216B884752E094F8440000F01C0102204B +:208940008840284018B306F0020000B32068006800F0200040B92068006820F00A002168E5 +:208960000860012084F8250094F8440000F01C0102208840216C486000BF002084F8240052 +:2089800000BFE06A50B32046E16A884726E094F8440000F01C01082088402840F0B106F079 +:2089A0000800D8B12068006820F00E002168086094F8440000F01C0101208840216C48602C +:2089C0000120E06384F8250000BF002084F8240000BF606B10B12046616B884770BD00009A +:2089E00070B504460CB9012070BD2F49206888420BD22E492068401A1421B0FBF1F08000B4 +:208A000060642A48083820640AE027492068401A1421B0FBF1F080006064234808382064EC +:208A2000022084F825002068056847F6F0708543D4E9020108432169084361690843A1691A +:208A40000843E1690843216A08430543206805602046FFF781F8A068B0F5804F01D10020E8 +:208A600060602079A16C0860D4E913104860606860B16068042809D82046FFF791F80020ED +:208A8000616D0860D4E91610486003E000206065A065E0650020E063012084F825000020BE +:208AA00084F8240000BF9FE708040240080002402DE9F04104460D4616461F464FF000084D +:208AC00000BF94F82400012802D10220BDE8F081012084F8240000BF94F8250001283FD189 +:208AE000022084F825000020E0632068006820F00100216808603B46324629462046FFF79A +:208B000061F8206B30B12068006840F00E00216808600BE02068006820F004002168086091 +:208B20002068006840F00A0021680860A06C006800F4803028B1A06C006840F48070A16C84 +:208B40000860606D28B1606D006840F48070616D08602068006840F001002168086006E080 +:208B600000BF002084F8240000BF4FF002084046ACE7000070B5044600F02CF9064625461A +:208B8000681C10B100F02CF905440AE000BF0848006820F004000649086000BF00BF00BFC9 +:208BA00030BF00F017F9801BA842EFD370BD000010ED00E070B505460024002D05DD02E0F0 +:208BC0006D10601CC4B2012DFAD1094850F8240068B1074850F82400806840B1044A52F82B +:208BE00024205068024A52F824209168884770BDA402002010B5044604480068204020B1F0 +:208C0000024804602046FFF7D5FF10BD0C08005870B503460022BDE0012696400D6805EAAF +:208C20000604002C72D04D68012D08D04D68022D05D04D68112D02D04D68122D13D19868AB +:208C400056000325B540A8435600CD68B54028439860586801259540A8430D79C5F30015DA +:208C6000954028435860D86856000325B540A84356008D68B5402843D8604D68022D02D0C5 +:208C80004D68122D13D1D60803F1200555F826005507EE0E0F25B540A8435607F60E0D694F +:208CA000B5402843D60803F1200545F82600186856000325B540A8430D7905F00305560043 +:208CC000B540284318604D6805F08055B5F1805F5FD1334D960855F8260095072E0F0F25EA +:208CE000B540A843B3F1904F01D1002515E02D4DAB4201D1012510E02B4DAB4201D1022578 +:208D00000BE02A4DAB4202D1032506E041E0284DAB4201D1042500E007259607360FB540C2 +:208D200028431F4D960845F82600224D2868A0434D6805F48035B5F5803F00D120431D4D0F +:208D400028602D1D2868A0434D6805F40035B5F5003F00D12043174D2D1D2860154D803D79 +:208D60002868A0434D6805F48015B5F5801F00D12043104D803D28602D1D2868A0434D68AC +:208D800005F40015B5F5001F00D12043094D7C3D2860521C0D68D540002D7FF43DAF70BD80 +:208DA000080001400004004800080048000C00480010004880080058024613690B400BB177 +:208DC000012000E0002070470AB1816100E081627047000001480068704700000800002014 +:208DE00001480078704700001000002001480068704700000C000020024692F841002028DC +:208E00002DD100BF92F84000012801D102207047012082F8400000BF242082F841001068E6 +:208E2000006820F00100136818601068006820F480501368186010680068084313681860F1 +:208E40001068006840F0010013681860202082F8410000BF002082F8400000BFD7E70220DB +:208E6000D5E710B502460B4692F8410020282AD100BF92F84000012801D1022010BD012036 +:208E800082F8400000BF242082F841001068006820F00100146820601068016821F47061A6 +:208EA00041EA0321106801601068006840F0010014682060202082F8410000BF002082F829 +:208EC000400000BFDAE70220D8E7000010B504460CB9012010BD94F8410028B9002084F8E5 +:208EE0004000204600F0F0F9242084F841002068006820F0010021680860606820F0706058 +:208F0000216808612068806820F4004021688860E068012805D1A06840F4004021688860F6 +:208F200004E0A06840F4044021688860E068022802D180022168486020684068134908438D +:208F4000216848602068C06820F400402168C860D4E904010843A16940EA01202168C86018 +:208F6000D4E907010843216808602068006840F001002168086000206064202084F84100FD +:208F80000020206384F8420000BFA3E7008000022DE9FC5F0446894692469B46DDE90C7818 +:208FA0000E9E94F8410020287ED117B1B8F1000F05D14FF4007060640120BDE8FC9F00BFB4 +:208FC00094F84000012801D10220F6E7012084F8400000BFFFF7FEFE054619230122D103BF +:208FE0002046009502F036FC08B10120E5E7222084F84100402084F84200002060646762E2 +:20900000A4F82A8060635B46524649462046CDE9006502F089FB30B100BF002084F840000C +:2090200000BF0120C9E7608DFF280CD9FF2020853D48009094F828204FF0807349462046D3 +:2090400002F0EEFB0BE0608D20853748009094F828204FF000734946204602F0E1FB00BFA1 +:209060003346002204212046009502F0F3FB08B10120A2E72068406A616A0870606A401C57 +:209080006062208D401E2085608D401E6085608D48B3208D38BB334600228021204600956F +:2090A00002F0D8FB18B100E03CE0012085E7608DFF280CD9FF2020850020009094F8282058 +:2090C0004FF080734946204602F0AAFB0BE0608D20850020009094F828204FF00073494690 +:2090E000204602F09DFB608D0028B9D12A463146204602F0DEFB08B101205EE720202168E1 +:20910000C861206840680949084021684860202084F84100002084F8420000BF84F84000D5 +:2091200000BF4AE7022048E70024008000E800FE2DE9FC5F0446894692469B46DDE90C78D7 +:209140000E9E94F8410020287DD117B1B8F1000F05D14FF4007060640120BDE8FC9F00BF13 +:2091600094F84000012801D10220F6E7012084F8400000BFFFF72EFE054619230122D103ED +:209180002046009502F066FB08B10120E5E7212084F84100402084F8420000206064676212 +:2091A000A4F82A8060635B46524649462046CDE9006502F0F7FA30B100BF002084F84000FE +:2091C00000BF0120C9E7608DFF280CD9FF2020850020009094F828204FF080734946204697 +:2091E00002F01EFB0BE0608D20850020009094F828204FF000734946204602F011FB00BFFF +:209200002A463146204602F07FFB08B10120A4E7606A007821688862606A401C6062608DA6 +:20922000401E6085208D401E2085608D40B3208D30BB3346002280212046009502F00AFB95 +:2092400010B1012089E73AE0608DFF280CD9FF2020850020009094F828204FF080734946A0 +:20926000204602F0DDFA0BE0608D20850020009094F828204FF000734946204602F0D0FA5B +:20928000608D0028BCD12A463146204602F011FB08B1012061E720202168C861206840689D +:2092A0000849084021684860202084F84100002084F8420000BF84F8400000BF4DE7022079 +:2092C0004BE7000000E800FE30B585B004462F4920680968884226D12C4890F8500000F0A4 +:2092E000F0004FF0904101EB8015142228496846FEF762F8254890F8520000F00F010120E1 +:209300008840224991F8501001F00F02012191400843009069462846FFF77AFC4FF4001085 +:2093200002F0C1FB2FE019492068D1F8A810884227D1164890F8F80000F0F0004FF0904175 +:2093400001EB80151422124914316846FEF734F80E4890F8FA0000F00F01012088400B49D2 +:2093600091F8F81001F00F02012191400843009069462846FFF74CFC4FF4000002F093FB6E +:2093800001E005F0C7F805B030BD0000740000207CC40408034800680349097808440149A0 +:2093A00008607047080000201000002010B500240948006840F4807007490860032000F0A5 +:2093C000DFF9002000F00AF808B1012401E000F04FF9204610BD00000040005870B5044672 +:2093E000002511480078D8B100F06AFD0E4909784FF47A72B2FBF1F1B0FBF1F6304601F008 +:20940000F2FD58B9102C07D200222146501E00F079F90648046004E0012502E0012500E03A +:209420000125284670BD0000100000200C000020704770477047704770477047014691F8F5 +:209440003600704710B504462068006800F0010050B12068806800F0010028B1012021684A +:2094600048602046FFF7E6FF20680068C0F3400050B120688068C0F3400028B10220216838 +:2094800048602046FFF7D4FF20680068C0F3800050B120688068C0F3800028B104202168A8 +:2094A0004860204600F0E3F820680068C0F3C00050B120688068C0F3C00028B10820216802 +:2094C00048602046FFF7B7FF20680068C0F3001050B120688068C0F3001028B11020216859 +:2094E00048602046FFF7A5FF20680068C0F3401050B120688068C0F3401028B120202168BB +:2095000048602046FFF799FF20680068C0F3801050B120688068C0F3801028B14020216806 +:2095200048602046FFF788FF10BD000070B504460CB9012070BD6068012800D100BF4FF68B +:20954000FF716069884200D000BF606800B900BF94F8360028B9002084F83500204600F06F +:209560004DF8022084F836002068C5686068012801D125F006054FF6FF716069884201D021 +:2095800025F46045606808B925F0D80519480540D4E901010843216A0843616A0843A16AEB +:2095A00008430543606818B9E1692069084305436068012801D1E06805434FF6FF71606948 +:2095C000884203D0D4E90510084305432068C56009492068884205D1D4E90B0108432168C5 +:2095E000086202E02168E06A0862012084F8360000209FE7F8F119FF007C004038B5044675 +:209600000D492068884215D140054FF0B041896D01434FF0B04291651146896D01400091C7 +:2096200000BF00BF002211462F2000F06BF82F2000F058F838BD0000007C004010B5044642 +:20964000022084F83600204602F0D6FB2046FFF7F5FE032800D110BD2068C06820F4002011 +:209660002168C860012084F836000020F3E7704708B5032000F084F84FF400204FF0B041D6 +:20968000096D01434FF0B04211651146096D0140009100BF00BF002211466FF00B0000F079 +:2096A00031F8002211466FF00A0000F02BF8002211466FF0090000F025F800221146501FB6 +:2096C00000F020F800221146101F00F01BF800221146901E00F016F800221146501E00F0DB +:2096E00011F808BD01460846002809DB00F01F0301229A4043099B0003F1E023C3F8002132 +:2097000000BF70472DE9F05F80460D46164603F065FE074639462A46334601F00700C0F145 +:20972000070ABAF1040F02D94FF0040A01E0C0F1070AD14600F1040ABAF1070F02D24FF0A5 +:20974000000A01E0A0F1030AD4464FF0010A0AFA09FAAAF1010A0AEA020A0AFA0CFA4FF026 +:20976000010B0BFA0CFBABF1010B0BEA030B4AEA0B042146404603F039FEBDE8F09F000098 +:2097800000BF00F00702064B19684FF6FF031940044B0B4343EA0221014B196000BF704777 +:2097A0000CED00E00000FA050248006800F4C060704700000004005801462B48006820F0C6 +:2097C0000E000A681043284A10604FF48030274A12688243254B1A6000BF00BF234A4032EA +:2097E00012688243214B40331A6000BF00BF1F4A7C3A126882431D4B7C3B1A6000BF00BFDE +:209800001A1F126882431B1F1A6000BF486800F48030B0F5803F07D15801144A1268024357 +:20982000124B1A6000BF00BF087900F0010050B14FF480300D4A803A126802430B4B803B8C +:209840001A6000BF00BF087900F00200022809D1C003064A7C3A12680243044B7C3B1A6091 +:2098600000BF00BF0020704704040058800800580348006820F48070014908607047000033 +:20988000000400580348006840F480700149086070470000000400580348006840F00100EC +:2098A00001490860704700000404005810B50C48006800F4807018B9FFF7E4FF012400E0CB +:2098C000002400BF0748006820F080704FF0B041C1F8900000BF012C01D1FFF7C9FF10BD2C +:2098E000000400589000005830B585B00546012002F0AFF8042000900220019003200390E8 +:2099000000200290049069464FF09040FFF780F90D48006800F4807018B9FFF7B3FF012495 +:2099200000E000240948006820F0407045F0807108434FF0B041C1F89000012C01D1FFF7CB +:2099400097FF05B030BD000000040058900000582DE9F04704460025A946207800F0400018 +:2099600040282CD1206B90B1B0F5800F06D0B0F5000F12D0B0F5400F10D10DE04FF0B04025 +:20998000C06840F480304FF0B041C86008E0201D02F06DFB054603E002E001E0012500BF0E +:2099A00000BF5DB9206BA649096821F4400101434FF0B042C2F8881000BF00E0A946208894 +:2099C00000F40060B0F5006F57D100BF9C480830006800F440700746206CB8424BD0FFF72C +:2099E00051FF67B9206C96490831096821F4407101434FF0B042C2F8901000BF39E090489D +:209A00000830D0F8008000BF4FF0B040D0F8900040F480308A490831086000BF00BF4FF06B +:209A2000B040D0F8900020F48030086000BF28F44070216C40EA01084FF0B040C0F8908070 +:209A400000BFD0F8900000F0010088B1FFF7C2F9064608E0FFF7BEF9801B41F288318842E2 +:209A600001D9032503E002F0B9F80128F2D100BF00BFA94600E0A94600BF207800F00100EE +:209A800058B1A0696E49096821F0030101434FF0B042C2F8881000BF00BF207800F00200A8 +:209AA00002280BD1E0696649096821F4406101434FF0B042C2F8881000BF00BF207800F0B4 +:209AC0001000102802D1A06A02F05AF9207800F02000202802D1E06A02F052F9207800F04A +:209AE0000400042802D1206A02F036F9207800F00800082802D1606A02F02EF9208800F4A6 +:209B00008070B0F5807F1AD1676B384602F018F900BF606BB0F1006F07D14FF0B040C068AA +:209B200040F080704FF0B041C860606BB0F1806F05D1201D02F0E2FA054605B1A9462088D9 +:209B400000F40070B0F5007F25D100BFA06BB0F1804F05D0A06BB0F1004F01D0A06B18B9D0 +:209B6000A06B02F029F909E0A06B20F08057002002F022F9384602F0E3F800BF00BFA06BEA +:209B8000B0F1C05F07D14FF0B040C06840F080704FF0B041C860208800F48060B0F5806F4E +:209BA0001ED1E06B2649096821F0405101434FF0B042C2F8881000BFE06BB0F1005F05D142 +:209BC0001046C06840F480301146C860E06BB0F1805F05D1201D02F0D8FA054605B1A94612 +:209BE000208800F48050B0F5805F0CD1606C14490C31096821F4404101434FF0B042C2F8FC +:209C0000941000BF00BF208800F40050B0F5005F13D1E06C4FF0B041496A21F03001014399 +:209C20004FF0B042516200BFA06C1146496A21F003010143516200BF00BF4846BDE8F08737 +:209C4000880000582DE9F04104460E4614B90120BDE8F0819848006800F00700B04217D221 +:209C60009548006820F00700304393490860FFF7B1F8054606E0FFF7ADF8401B022801D907 +:209C80000320E5E78C48006800F00700B042F2D1207800F0020002281DD1A0684FF0B04113 +:209CA000896821F0F00101434FF0B042916000BFFFF790F8054606E0FFF78CF8401B0228DE +:209CC00001D90320C4E700BF4FF0B0408068C0F300400028F0D0207800F0200020281CD14E +:209CE00060697649096821F0F00101434FF0B042C2F8081100BFFFF76DF8054606E0FFF7E0 +:209D000069F8401B022801D90320A1E700BF6B480068C0F340400028F1D0207800F040001A +:209D200040281DD1A0696549096821F00F0141EA10114FF0B042C2F8081100BFFFF74AF83D +:209D4000054606E0FFF746F8401B022801D903207EE700BF59480068C0F300400028F1D013 +:209D6000207800F0040004281DD1E0684FF0B041896821F4E06101434FF0B042916000BF59 +:209D8000FFF728F8054606E0FFF724F8401B022801D903205CE700BF4FF0B0408068C0F31C +:209DA00040400028F0D0207800F0080008281ED12169C8004FF0B041896821F4605101430F +:209DC0004FF0B042916000BFFFF704F8054606E0FFF700F8401B022801D9032038E700BF31 +:209DE0004FF0B0408068C0F380400028F0D0207800F0010098B36068022804D101F0BAFEAD +:209E0000A8B9012024E76068032804D101F091FF68B901201CE7606820B901F039FF30B974 +:209E2000012015E701F0B4FE08B9012010E760684FF0B041896821F0030101434FF0B04216 +:209E4000916000BFFEF7C6FF054609E0FEF7C2FF401B41F28831884202D90320F8E605E0DC +:209E600001F06AFE6168B0EB810FEFD11248006800F00700B04217D90F48006820F0070064 +:209E800030430D490860FEF7A5FF054606E0FEF7A1FF401B022801D90320D9E6064800683B +:209EA00000F00700B042F2D102F09EFAFEF79EFF0746FFF793FACBE6004000580801005860 +:209EC00010B500F033F84FF0B041896801F0F0010909034A52F82110B0FBF1F010BD00006C +:209EE00038C3040810B5FFF7EBFF4FF0B041896801F4E061090A034A12F8211001F01F01B3 +:209F0000C84010BD78C3040810B5FFF7D9FF4FF0B041896801F46051C90A034A12F8211070 +:209F200001F01F01C84010BD78C304082DE9F04101F002FE06463EB901F0A1FEC0F3031023 +:209F4000234951F820403FE0042E01D1214C3BE0082E07D101F008FE012801D11D4C33E0C5 +:209F60001D4C31E001F0D9FE0746012F0FD0022F02D0032F0AD101E0164D10E001F0F4FD1D +:209F8000012801D1134D00E0134D08E000BF01F076FEC0F303100E4951F8205000BF00BFC6 +:209FA00001F0C1FE68434FF0B041C96801F07001012202EB1111B0FBF1F14FF0B040C0686D +:209FC00002EB5070B1FBF0F42046BDE8F081000098C304080024F4000048E8012DE9F041D1 +:209FE000044614B90120BDE8F081207800F0200020286ED101F0A0FD064601F08EFE074640 +:20A000001EB10C2E2FD1012F2DD101F041FE18B1E06908B90120E6E701F031FE616A884263 +:20A020000CD2606A02F050F908B10120DBE7606A01F03FFE206A01F031FE0BE0606A01F059 +:20A0400038FE206A01F02AFE606A02F03DF908B10120C8E702F0C8F9F8480068FFF7BEF9A4 +:20A0600080B30120BFE7E069B8B101F0FFFDFEF7B1FE054606E0FEF7ADFE401B022801D973 +:20A080000320B0E701F004FE0028F4D0606A01F010FE206A01F002FE1AE000BF4FF0B040FB +:20A0A000006820F001004FF0B041086000BFFEF791FE054608E0FEF78DFE401B022803D938 +:20A0C000032090E704E004E001F0E2FD0028F2D100BF207800F0010000285BD001F02CFDAE +:20A0E000064601F01AFE0746082E03D00C2E08D1032F06D101F03EFD78B3606868BB012036 +:20A1000071E700BF6068B0F5803F02D101F023FD1CE06068B0F5A02F0CD100BF4FF0B04015 +:20A12000006840F480204FF0B041086000BF01F012FD0BE000BF4FF0B040006820F4803087 +:20A140004FF0B041086000BF01F0FCFC00BF606880B1FEF73FFE054607E01AE0FEF73AFE7C +:20A16000401B642801D903203DE701F003FD0028F4D00EE0FEF72EFE054606E0FEF72AFE9D +:20A18000401B642801D903202DE701F0F3FC0028F4D100BF207800F0020002284FD101F076 +:20A1A000CBFC064601F0B9FD0746042E03D00C2E0CD1022F0AD101F0EBFC18B1E06808B9C6 +:20A1C000012010E7206901F0E9FC37E0E068E0B100BF4FF0B040006840F480704FF0B0416E +:20A1E000086000BFFEF7F6FD054606E0FEF7F2FD401B022801D90320F5E601F0C9FC002800 +:20A20000F4D0206901F0CAFC18E000BF4FF0B040006820F480704FF0B041086000BFFEF79C +:20A22000D9FD054606E0FEF7D5FD401B022801D90320D8E601F0ACFC0028F4D100BF207833 +:20A2400000F00800082804D0207800F01000102852D16069F0B3207800F0100010284CD1B6 +:20A2600001F0E8FC80B901F0D9FCFEF7B3FD054606E0FEF7AFFD401B022801D90320B2E679 +:20A2800001F0D8FC0028F4D000BF6D48006840F004004FF0B041C1F8940000BFFEF79AFD35 +:20A2A000054606E0FEF796FD401B032801D9032099E601F0D3FC0028F4D0A0696049096814 +:20A2C00021F4706141EA00214FF0B042C2F8941000BF00E031E001F095FCFEF77BFD0546D3 +:20A2E00006E0FEF777FD401B022801D903207AE601F0A0FC0028F4D141E001F08FFCFEF721 +:20A3000069FD054606E0FEF765FD401B022801D9032068E601F08EFC0028F4D001F092FC99 +:20A3200006E0FEF757FD401B032801D903205AE601F094FC0028F4D121E001F083FCFEF757 +:20A3400049FD054606E0FEF745FD401B032801D9032048E601F082FC0028F4D101F052FC03 +:20A36000FEF738FD054606E0FEF734FD401B022801D9032037E601F05DFC0028F4D12078EE +:20A3800000F00400042870D12E48006800F4807090B9FFF777FAFEF71DFD054606E0FEF7B5 +:20A3A00019FD401B022801D903201CE62548006800F480700028F2D000BFA068012802D19D +:20A3C00001F0F8FB25E0A06805280DD100BF1C48001F006840F004004FF0B041C1F890002A +:20A3E00000BF01F0E7FB14E000BF1548001F006820F001004FF0B041C1F8900000BF00BF2C +:20A400000846D0F8900020F00400C1F8900000BF00BF00BFA068B8B1FEF7DCFC054608E08B +:20A42000FEF7D8FC401B41F28831884201D90320D9E501F0CBFB0028F2D016E00C000020C4 +:20A440009400005800040058FEF7C4FC054608E0FEF7C0FC401B41F28831884201D903200D +:20A46000C1E501F0B3FB0028F2D1207800F04000402834D1A06AC8B100BF7F48006840F0D6 +:20A4800001004FF0B041C1F8980000BFFEF7A2FC054606E0FEF79EFC401B022801D90320A6 +:20A4A000A1E501F06DFB0028F4D018E000BF7248006820F001004FF0B041C1F8980000BFA7 +:20A4C000FEF788FC054606E0FEF784FC401B022801D9032087E501F053FB0028F4D1E06AF9 +:20A4E00000286ED001F028FB07464FF0B040C668E06A022870D106F00301206B814218D152 +:20A5000006F07001606B814213D1C6F30621A06B88420ED106F47811E06B814209D106F06D +:20A520006061206C814204D106F06041606C814253D00C2F4ED04FF0B040006800F080602D +:20A5400008B101204FE501F0D6FBFEF743FC054606E0FEF73FFC401B022801D9032042E5ED +:20A560004FF0B040006800F000700028F1D1D4E90C010843A16B40EA0120E16B0843216C6A +:20A580000843616C08434FF0B041C9683B4A114008434FF0B041C86001F0B6FB4FF0B040AD +:20A5A000C06840F080504FF0B041C860FEF712FC054607E0FEF70EFC401B022802D9032064 +:20A5C00011E557E04FF0B040006800F000700028F0D04EE0012006E522E04FF0B04000689C +:20A5E00000F0007098BB01F08FFB4FF0B040C06840F080504FF0B041C860FEF7EBFB054658 +:20A6000006E0FEF7E7FB401B022801D90320EAE44FF0B040006800F000700028F1D028E045 +:20A620000C2F24D001F067FB4FF0B040C06820F003004FF0B041C8600846C06810490840BF +:20A640004FF0B041C860FEF7C5FB054607E010E0FEF7C0FB401B022801D90320C3E44FF0B3 +:20A66000B040006800F000700028F1D101E00120B9E400BF0020B6E4980000588C80C11152 +:20A68000FFFFFEEE014600BF91F82000012801D102207047012081F8200000BF022081F839 +:20A6A000210000BFCA200A68506253200A68506200BF0868806840F020000A68906000BF8D +:20A6C000FF200A68506200BF012081F8210000BF002081F8200000BF00BFDAE7704700004F +:20A6E00010B504462068C068C0F3802050B12046FFF7F4FF2068C06800F0800060F4906094 +:20A700002168C8604FF4002002490860012084F8210010BD0C08005810B5044605F08AFDF0 +:20A7200010BD70B504460E4600BF94F82000012801D1022070BD012084F8200000BF022036 +:20A7400084F8210000BFCA202168486253202168486200BFB6F5807F2BD12068806820F4F1 +:20A760008070216888602068806820F4805021688860FEF72FFB054614E0FEF72BFB401BDF +:20A78000B0F57A7F0ED900BFFF202168486200BF032084F8210000BF002084F8200000BF6A +:20A7A0000320C7E72068C06800F001000028E4D02AE02068806820F4007021688860206854 +:20A7C000806820F4005021688860FEF703FB054614E0FEF7FFFA401BB0F57A7F0ED900BFFD +:20A7E000FF202168486200BF032084F8210000BF002084F8200000BF03209BE72068C068F9 +:20A80000C0F340000028E4D000BFFF202168486200BF012084F8210000BF002084F8200060 +:20A8200000BF00BF86E7000070B505460B461646286840680E4900EA0104200CD870C4F367 +:20A840000420587004F03F009870C4F3423018705EB9D87801F080FDD870587801F07CFDC9 +:20A860005870987801F078FD9870002070BD00003FFFFF0070B504460B4616462068806A7A +:20A88000586020680069C0F30E009860206800680F4900EA0105C5F305401870C5F30620BB +:20A8A000587005F07F00987005F48000000CD8705EB9187801F050FD1870587801F04CFD10 +:20A8C0005870987801F048FD9870002070BD00007F7F7F0010B504460CB9012010BD94F84A +:20A8E000210028B9002084F82000204600F06CF8022084F8210000BFCA20216848625320D2 +:20A900002168486200BF204601F03EFD48B100BFFF202168486200BF042084F82100012008 +:20A92000DCE7206880682749084021688860216960680843A169084321688968084321687B +:20A9400088602168E068086120680169208941EA0040216808612068C06820F08000216814 +:20A96000C8602068C06C20F003002168C8646169E06908432168C96C08432168C86420688F +:20A98000806800F0200090B9204600F065FA70B100BFFF202168486200BF042084F821000F +:20A9A00000BF002084F8200000BF012096E700BFFF202168486200BF012084F82100002011 +:20A9C0008CE70000BFFF8FFF10B5044601F096F8002211460320FEF795FE0320FEF782FE6E +:20A9E00010BD00002DE9F04704460D46914600BF94F82000012802D10220BDE8F087012003 +:20AA000084F8200000BF022084F82100B9F1000F2AD12068806800F0400000B102E0002015 +:20AA2000E87000BFE86900B900E000BF287801F09DFC4FEA004A687801F098FC4AEA002AE6 +:20AA4000A87801F093FC4AEA000AE8784AEA004A95F8200001F08AFC4AEA0060E9690843E5 +:20AA6000696940EA01071FE02068806800F0400000B102E00020E87000BFE86900B900E07F +:20AA800000BF28780004697840EA0120A9780843E97840EA014095F8201040EA0160E96955 +:20AAA0000843696940EA0107A969686840EA010800BFCA202168486253202168486200BFF1 +:20AAC000686AB0F5807F3ED12068806820F48070216888602068C06800F0800060F4C07068 +:20AAE0002168C860FEF776F9064614E0FEF772F9801BB0F57A7F0ED900BFFF202168486270 +:20AB000000BF032084F8210000BF002084F8200000BF032071E72068C06800F00100002838 +:20AB2000E4D02068C7612068C0F844802068806840F48070216888602068806840F4805034 +:20AB4000216888603DE02068806820F40070216888602068C06800F0800060F42070216875 +:20AB6000C860FEF737F9064614E0FEF733F9801BB0F57A7F0ED900BFFF202168486200BF37 +:20AB8000032084F8210000BF002084F8200000BF032032E72068C068C0F340000028E4D000 +:20ABA000206807622068C0F848802068806840F40070216888602068806840F4005021689A +:20ABC00088600E48006840F400300C4908600B488038006840F4003008498039086000BFA6 +:20ABE000FF202168486200BF012084F8210000BF002084F8200000BF00BFFEE680080058C9 +:20AC00002DE9F04104460D46164600BF94F82000012802D10220BDE8F081012084F8200098 +:20AC200000BF022084F821004EB9687800F01000102804D1687800F0EF000A30687096B982 +:20AC4000E87801F093FB4FEA0048687801F08EFB48EA0028A87801F089FB48EA0008287871 +:20AC600048EA403709E0E8780004697840EA0120A9780843297840EA413700BFCA202168D1 +:20AC8000486253202168486200BF204601F07CFB70B100BFFF202168486200BF042084F846 +:20ACA000210000BF002084F8200000BF0120B2E718483840216848602068C06820F0800036 +:20ACC0002168C8602068806800F0200090B9204600F0C2F870B100BFFF202168486200BFF9 +:20ACE000042084F8210000BF002084F8200000BF012090E700BFFF202168486200BF0120D0 +:20AD000084F8210000BF002084F8200000BF00BF81E700003FFFFF002DE9F04104460D4614 +:20AD2000174600BF94F82000012802D10220BDE8F081012084F8200000BF022084F82100DC +:20AD4000DFB92068806800F0400000B102E00020E87000BF287801F009FB4FEA00486878FB +:20AD600001F004FB48EA0028A87801F0FFFA48EA0008E87848EA004612E02068806800F01B +:20AD8000400000B102E00020E87000BF28780004697840EA0120A9780843E97840EA01469B +:20ADA00000BFCA202168486253202168486200BF204601F0E9FA70B100BFFF2021684862E6 +:20ADC00000BF042084F8210000BF002084F8200000BF0120ABE71F483040216808602068B6 +:20ADE000806820F4802021688860D5E903010843216889680843216888602068C06820F043 +:20AE000080002168C8602068806800F0200090B9204600F021F870B100BFFF202168486297 +:20AE200000BF042084F8210000BF002084F8200000BF01207BE700BFFF202168486200BF05 +:20AE4000012084F8210000BF002084F8200000BF00BF6CE77F7F7F0070B504462068C0684C +:20AE600020F0A0002168C860FDF7B4FF054607E0FDF7B0FF401BB0F57A7F01D9032070BDD2 +:20AE80002068C06800F020000028F1D00020F6E770B504460CB9012070BD606A00B900BF48 +:20AEA0000021A16294F85D0028B9002084F85C00204600F04DF8022084F85D002068006826 +:20AEC00020F0400021680860E068B0F5E06F01D9002501E04FF48055E068B0F5706F05D05C +:20AEE000E068B0F5E06F01D00021A162206B40B9E068B0F5E06F02D90221216301E00121DC +:20AF00002163D4E9010108432169084361690843218B01F400710843E1690843216A0843F1 +:20AF2000A16A0843216808600421A06901EA1040616A0843616B0843E168084328432168AC +:20AF4000486000202066012084F85D000020A3E730B587B00446214920680968884239D162 +:20AF60001E4890F8680000F0F0004FF0904101EB801514221A4902A8FCF71EFA174890F8D5 +:20AF8000680000F00F0101208840144991F86A1001F00F02012191400843104991F86C1062 +:20AFA00001F00F02012191400843029002A92846FDF72EFE4FF480504FF0B041096E014388 +:20AFC0004FF0B04211661146096E0140019100BF00BF01E003F09EFA07B030BD7401002005 +:20AFE000CCC40408704770B504462546681EB0F1807F01D301200FE0681E4FF0E0214861AB +:20B000000F214FF0FF3002F0F1F900204FF0E021886107200861002070BD10B5FFF7E2FFF4 +:20B0200010BD704770477047704700002DE9F04704462068C569206806682068876840F677 +:20B040000F0005EA0008B8F1000F0FD105F0200060B106F0200010B907F0805030B1E06E57 +:20B0600010B12046E16E8847BDE8F087B8F1000F7ED06E48384018B96D4830400028F7D056 +:20B0800005F0010058B106F4807040B1012021680862D4F8880040F00100C4F8880005F004 +:20B0A000020058B107F0010040B1022021680862D4F8880040F00400C4F8880005F00400C2 +:20B0C00058B107F0010040B1042021680862D4F8880040F00200C4F8880005F0080070B17F +:20B0E00006F0200010B95148384040B1082021680862D4F8880040F00800C4F8880005F48B +:20B10000006060B106F0806048B14FF4006021680862D4F8880040F02000C4F88800D4F8A5 +:20B120008800002844D005F0200050B106F0200010B907F0805020B1E06E10B12046E16EFA +:20B140008847D4F888902068806800F04000402802D009F0280028B3204601F0ADFA2068E0 +:20B16000806800F04000402818D12068806800E01FE020F0400021688860A06F50B12D48D1 +:20B18000A16F8863A06FFDF769FB88B1A06F816B88470DE02046FFF747FF09E02046FFF776 +:20B1A00043FF05E02046FFF73FFF0020C4F888005AE705F4801050B107F4800038B14FF4F8 +:20B1C0008010216808622046FFF72DFF4CE705F0800058B106F0800010B907F4000028B1A0 +:20B1E000206F10B12046216F88473DE705F0400030B106F0400018B1204601F071FA33E725 +:20B2000005F4000030B106F0804018B12046FFF709FF29E705F0807030B106F0004018B19C +:20B220002046FFF7FEFE1FE700BF1DE701000010200100049FC6000810B504460CB9012055 +:20B2400010BDA06900B100E000BFD4F8800028B9002084F87C00204600F02AF82420C4F80B +:20B2600080002068006820F0010021680860204601F048FA012800D1E2E7A06A10B12046CF +:20B2800001F057F92068406820F49040216848602068806820F02A0021688860206800681D +:20B2A00040F0010021680860204601F0BEF9C7E730B587B00446214920680968884239D113 +:20B2C0001E4890F8900000F0F0004FF0904101EB801514221A4902A8FCF76EF8174890F8FC +:20B2E000900000F00F0101208840144991F8921001F00F02012191400843029002A9284662 +:20B30000FDF786FC012200212420FEF7FBF92420FEF7E8F94FF480404FF0B041096E01433E +:20B320004FF0B04211661146096E0140019100BF00BF01E003F0EEF807B030BDF0010020D7 +:20B34000E0C404082DE9F84F04460E4617469946D4F8800020285ED106B117B90120BDE8F6 +:20B36000F88F00BF94F87C00012801D10220F6E7012084F87C0000BF002054346063212001 +:20B38000E062FDF727FD824627806780543CA068B0F5805F04D1206910B90025B04602E0BD +:20B3A00035464FF0000800BF002084F87C0000BF1DE05346002280212046CDF8009001F030 +:20B3C00091FF08B10320CAE745B9B8F80000C0F308002168886208F1020803E02878216865 +:20B3E00088626D1CB4F85600401EA4F85600B4F856000028DDD15346002240212046CDF869 +:20B40000009001F06FFF08B10320A8E72020C4F880000020A3E70220A1E7704710B502483C +:20B420000068804710BD00002400002010B52021024800F048FBFFF7F1FF10BD000C005832 +:20B4400010B500F007F80121014800F03AFB10BD000C005808B507E06946064800F0B1FD38 +:20B460000549009809688847024800F099FD0028F2D008BDC80003202000002010B508210E +:20B48000054800F020FB0548006880470821024800F027FB10BD0000000C005804000020FE +:20B4A00010B50221144800F01FFB40B11248001D01680220884310B100F036F81AE0012185 +:20B4C0000D4800F011FB40B10B48001D01680120884310B1FFF7B4FF0CE00821064800F0A8 +:20B4E00003FB38B10448001D01680820884308B100F038F810BD0000000C005810B50221AE +:20B50000024800F0E0FA00F003F810BD000C005810B50349C968086802490968884710BDF1 +:20B52000000003202800002010B500F007F80221014800F0C6FA10BD000C005808B507E0FB +:20B540006946064800F03DFD0549009809688847024800F025FD0028F2D008BDD0000320A0 +:20B560002C00002010B500F007F80821014800F0A8FA10BD000C005808B506E069460648F6 +:20B5800000F01FFD009800F0D3FF034800F008FD0028F3D008BD0000B000032010B502219A +:20B5A0001D4800F095FA48B91B48001D01684FF40030884310B1FFF7A1FF2BE0022116489C +:20B5C00000F086FA48B91448001D01684FF40030884310B1FFF792FF1CE008210E4800F027 +:20B5E00077FA48B90C48001D01684FF40020884310B1FFF743FF0DE02021074800F068FA09 +:20B6000040B90548001D01684FF40010884308B1FFF70CFF10BD0000000C005800BF07A0EF +:20B6200003F06FF807A003F06CF808A003F069F80BA003F066F800BF02F0BAFF1B5B303B6F +:20B6400033316D004552524F523A2000486172644661756C745F48616E646C65720A0D0086 +:20B660001B5B306D0000000001688969C1F3400111B10021026891620168896901F00101D9 +:20B6800029B90168896941F0010102689161704770B504460D46164620688069C0F30010D5 +:20B6A00000283DD017E0681CA8B1FDF793FB801BA84200D87DB9606C40F02000606420204C +:20B6C00084F84100002084F8420000BF84F8400000BF012070BD20688069C0F340100028AB +:20B6E000E1D010202168C86120202168C8612046FFF7BAFF206840680A49084021684860B4 +:20B70000606C40F004006064202084F84100002084F8420000BF84F8400000BF0120D9E76F +:20B720000020D7E700E800FE2DE9F8430446894615461E46DDE908781948F2B2002349461F +:20B740000090204600F06CF842463946204600F0DBF810B10120BDE8F883012E03D1E8B2D0 +:20B76000216888620EE0C5F307202168886242463946204600F0C8F808B10120EBE7E8B2B3 +:20B78000216888623B46002240212046CDF8008000F060F808B10120DDE70020DBE70000BF +:20B7A000002000802DE9F8430446894615461E46DDE908781948F2B2C3024946009020462B +:20B7C00000F02EF842463946204600F09DF810B10120BDE8F883012E03D1E8B2216888624F +:20B7E0000EE0C5F307202168886242463946204600F08AF808B10120EBE7E8B22168886271 +:20B800003B46002280212046CDF8008000F022F808B10120DDE70020DBE70000002000800F +:20B82000F0B5059C05686D684FF4806606EA545666F0FC2646F4C046B543C1F309064FF407 +:20B840007F0707EA02473E431E432643354306687560F0BD2DE9F04104460E4617461D46D0 +:20B86000DDF8188019E0681CB8B1FDF7B3FAA0EB0800A84200D885B9606C40F02000606461 +:20B88000202084F84100002084F8420000BF84F8400000BF0120BDE8F0812068806930407B +:20B8A000B04201D1012000E00020B842DBD00020F1E770B504460D4616461DE03246294604 +:20B8C0002046FFF7E5FE08B1012070BDFDF782FA801BA84200D87DB9606C40F0200060643F +:20B8E000202084F84100002084F8420000BF84F8400000BF0120E8E720688069C0F34010CF +:20B900000028DBD00020E0E770B504460D4616461FE0324629462046FFF7BAFE08B101207B +:20B9200070BD681CA8B1FDF755FA801BA84200D87DB9606C40F020006064202084F841004A +:20B94000002084F8420000BF84F8400000BF0120E6E720688069C0F340000028D9D000208C +:20B96000DEE710B5FFF79CFD10BD10B5FFF716FE10BD00008168024A1140491C81607047C2 +:20B98000C0FFFF7F024602F1600000EB8103186800F0F840704701468868C0F3C0007047A0 +:20B9A00001468868C0F3400070470146886800F00100704701468868C0F30070704701466F +:20B9C0008868C0F3800070470146C86800F4406008B9012070470020FCE700008168024AB1 +:20B9E0001140091D81607047C0FFFF7F70B500F11404C1F3406504EB85031C68C1F304566B +:20BA00000725B540AC43C1F3045502FA05F52C431C6070BD826822F0E0720A4382607047C7 +:20BA200010B500F1600404EB81031C6824F0004414431C6010BD08B54FF0B041896C0143D7 +:20BA40004FF0B04291641146896C0140009100BF08BD08B54FF0B041C96C01434FF0B04287 +:20BA6000D1641146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D16411468C +:20BA8000C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96C014082 +:20BAA000009100BF08BD08B54FF0B041896D01434FF0B04291651146896D0140009100BF45 +:20BAC00008BD81607047426842EA0142426070470246D0680840884201D10120704700203B +:20BAE000FCE70A04826070470246D0690840884201D1012070470020FCE7000004480068C8 +:20BB000040F400404FF0B041C1F890007047000090000058024800680007000E704700001B +:20BB200008010058014603480068084041EA104070470000880000584FF0B040806800F049 +:20BB40000C0070474FF0B040006820F480204FF0B041086070474FF0B040006840F480300D +:20BB60004FF0B041086070474FF0B0400068C0F3005070474FF0B0400068C0F340407047A4 +:20BB800002480068C0F3400070470000980000584FF0B0400068C0F3802070474FF0B04188 +:20BBA000496821F0FE4141EA00614FF0B0425160704700000448006840F001004FF0B0414A +:20BBC000C1F89000704700009000005802480068C0F3400070470000900000580248006887 +:20BBE000C0F3400070470000900000580449096821F0180101434FF0B042C2F89010704745 +:20BC0000900000580448006820F001004FF0B041C1F89400704700009400005804480068A3 +:20BC200040F001004FF0B041C1F89400704700009400005802480068C0F340007047000057 +:20BC4000940000580448006820F004004FF0B041C1F894007047000094000058024800685E +:20BC6000C0F3C00070470000940000584FF0B040006840F001004FF0B041086070474FF058 +:20BC8000B041096801F0F000B02800D9B02070474FF0B0400068C0F3400070474FF0B041B8 +:20BCA000496821F47F4141EA00214FF0B042516070474FF0B041096821F0F00101434FF0F3 +:20BCC000B042116070474FF0B040006820F080604FF0B041086070474FF0B040006840F0AD +:20BCE00080604FF0B041086070474FF0B0400068C0F3C06070474FF0B040006820F080705D +:20BD00004FF0B041086070474FF0B040006840F080704FF0B041086070474FF0B040C06877 +:20BD200000F0030070474FF0B040C068C0F3062070474FF0B0400068C0F3406070470000D1 +:20BD40000449096821F0406101434FF0B042C2F88810704788000058084909684FF47F226F +:20BD600002EA101291434FF47F2202EA001211434FF0B042C2F88810704700008800005891 +:20BD800005490968020C1204914341EA00414FF0B042C2F8881070478800005805490968A7 +:20BDA000020C1204914341EA00414FF0B042C2F888107047880000580449096821F04041B5 +:20BDC00001434FF0B042C2F8881070478800005810B50748FDF736FB0548FDF72FFC054813 +:20BDE000406818B1034A10685168884710BD000024040020E80100202DE9F04704464FF091 +:20BE0000000A72B657492068084418B1B0F5C05F0CD105E04FF44020FFF784FE824606E064 +:20BE20004FF44010FFF77EFE824600E000BF00BF206887682068D0F80C80206845692068C6 +:20BE400086692068D0F8209046492068084418B1B0F5C05F21D110E04FF000404FF0B04172 +:20BE6000896B01434FF0B042916300BF00BF1146896B8143916300BF10E020204FF0B041C5 +:20BE8000C96B01434FF0B042D16300BF00BF1146C96B8143D16300BF00E000BF00BF0DB9E1 +:20BEA000002E4DD02F492068084418B1B0F5C05F0AD104E04FF44020FFF770FF05E04FF46F +:20BEC0004010FFF76BFF00E000BF00BF95B12068006940F0010021680861206845610821A3 +:20BEE000204600F041F8032801D184F8360008202168486096B12068006940F001002168B9 +:20BF00000861206886611021204600F02DF8032801D184F8360010202168486011492068AB +:20BF2000084418B1B0F5C05F08D103E05046FFF735FF04E05046FFF731FF00E000BF00BFAE +:20BF40002068006920F0010021680861206887602068C0F80C802068C0F8209062B6BDE805 +:20BF6000F08700000084FFBF30B5034600200B4C24681425B4FBF5F44FF47A75B4FBF5F43C +:20BF800004FB05F200BF521E02B903201C6824680C408C4201D0002AF5D130BD1400002092 +:20BFA00070B5044601F036FA064672B62068A04201D1012500E00025304601F03DFA28460A +:20BFC00070BD70B504460D4601F024FA064672B620682860206800F004F8304601F02CFADE +:20BFE00070BD70B5044601F015FA054672B6D4E900010860D4E900104860284601F01CFA22 +:20C0000070BD00BFFEE7704700BF0BA002F079FB0BA002F076FB0CA002F073FB10A002F00C +:20C0200070FB00BF00BF1048006800F400600028F9D102F0BDFA00001B5B303B33316D00B6 +:20C040004552524F523A20005056445F50564D5F49525148616E646C65720A0D00000000A0 +:20C060001B5B306D0000000014040058704770B504460025FFF727FEFCF7ACFE064606E008 +:20C08000FCF7A8FE801B022801D9032503E0FFF72CFE0028F4D100BF75BB4FF0B0400069C9 +:20C0A00020F4FE40216840EA01204FF0B04108610846006920F47810616808434FF0B0412A +:20C0C0000861FFF709FEFCF785FE064606E0FCF781FE801B022801D9032503E0FFF705FE3D +:20C0E0000128F4D100BF3DB94FF0B0400069216908434FF0B0410861284670BD70B504468D +:20C100000025FFF7E0FDFCF765FE064606E0FCF761FE801B022801D9032503E0FFF7E5FDCB +:20C120000028F4D100BF75BB4FF0B040006920F4FE40216840EA01204FF0B041086108467E +:20C14000006920F06060A16808434FF0B0410861FFF7C2FDFCF73EFE064606E0FCF73AFE78 +:20C16000801B022801D9032503E0FFF7BEFD0128F4D100BF3DB94FF0B04000692169084354 +:20C180004FF0B0410861284670BD70B504460025FFF799FDFCF71EFE064606E0FCF71AFEFF +:20C1A000801B022801D9032503E0FFF79EFD0028F4D100BF75BB4FF0B040006920F4FE407E +:20C1C000216840EA01204FF0B04108610846006920F06040E16808434FF0B0410861FFF768 +:20C1E0007BFDFCF7F7FD064606E0FCF7F3FD801B022801D9032503E0FFF777FD0128F4D1C9 +:20C2000000BF3DB94FF0B0400069216908434FF0B0410861284670BDF0B58BB004460E464A +:20C22000274B0FCB07AD0FC5254A1032D2E900109268CDE905020491214B1C33D3E90020CB +:20C24000D3E9021301AD0BC500920027B6F5007F0DD1002008E007A951F82010A14202D3E5 +:20C260005DF8207002E0401C0428F4D30DE0002008E004A951F82010A14202D35DF82070F0 +:20C2800002E0401C0328F4D300BF0E48006820F0070038430B490860FCF79CFD054607E0E5 +:20C2A000FCF798FD401B022802D903200BB0F0BD0448006800F00700B842F1D10020F5E7A8 +:20C2C0000CC30408004000582DE9F0410446B02C02D90E48C56A04E00C48C4F3031150F8D3 +:20C2E0002150FFF717FCC0F30310094951F82000B5FBF0F6FDF758FA80460648B6FBF0F7BB +:20C3000041463846FFF788FFBDE8F08198C3040838C3040840420F0010B50D4C4FF40030F5 +:20C320000C49086020688068C0F3003078B12068C068C0F3002050B12068C06800F0800020 +:20C3400060F4C0702168C8602046FEF7E5F910BDBC0300200C0800580146080900EB800094 +:20C36000420001F00F001044C0B2704702460023114603E05B1CA1F10A00C1B20A29F9D2D5 +:20C38000180741EA1060704770B504462068C06800F04000A8B94FF0FF302168C860FCF76A +:20C3A00019FD054607E0FCF715FD401BB0F57A7F01D9032070BD2068C06800F04000002805 +:20C3C000F1D00020F6E7000010B50248FEF788F910BD0000BC030020704710B5FCF7DAFF26 +:20C3E000FEF71BFE10BD0000F0B54FF0B0463668C6F303162B4F57F826204FF0B046B668B6 +:20C4000006F00C0636B1042E07D0082E09D00C2E35D10AE0244E326034E0244E224F3E6052 +:20C4200030E0234E204F3E602CE04FF0B046F66806F003034FF0B046F668C6F30216711CE2 +:20C44000022B03D1194EB6FBF1F007E0032B03D1174EB6FBF1F001E0B2FBF1F04FF0B0465E +:20C46000F668C6F3062670434FF0B046F668012707EB5675B0FBF5F60B4F3E6002E00A4E86 +:20C48000326000BF00BF4FF0B046B668C6F30316084F57F82640044E3668B6FBF4F6024F7F +:20C4A0003E60F0BD98C30408140000200024F4000048E80138C304081948006840F47000D9 +:20C4C000174908604FF0B040006840F001004FF0B04108604FF4E0208860084600681149F9 +:20C4E00008404FF0B04108600F48006820F00500C1F894000846D0F8980020F001000A4929 +:20C50000091D086009484FF0B041C86008610846006820F4802008600020886170470000E9 +:20C5200088ED00E0FBFEF6FA9400005800100422704790F8281001F0010139B1016849682D +:20C5400021F40031C26A11430268516090F8281001F00201022907D10168496821F4803163 +:20C56000026B11430268516090F8281001F00401042907D10168496821F48021426B114353 +:20C580000268516090F8281001F00801082907D10168496821F40041826B114302685160F1 +:20C5A00090F8281001F01001102907D10168896821F48051C26B11430268916090F82810CC +:20C5C00001F02001202907D10168896821F40051026C11430268916090F8281001F0400159 +:20C5E000402913D10168496821F48011426C114302685160416CB1F5801F07D1016849682D +:20C6000021F4C001826C11430268516090F8281001F08001802907D10168496821F40021E4 +:20C62000C26C114302685160704738B504460020C4F88800FCF7CEFB05462068006800F024 +:20C64000080008280CD16FF07E402B4600224FF400110090204600F045FE08B1032038BDC7 +:20C660002068006800F0040004280CD16FF07E402B4600224FF480010090204600F032FE43 +:20C6800008B10320EBE72020C4F88000C4F8840000BF002084F87C0000BF00BFDFE770B5F0 +:20C6A0000546AC6A0020A4F85E00A4F856002046FEF7BAFC70BD00000168096821F49071DF +:20C6C0000268116001688968044A1140026891602021C0F884100021C1667047FEFFFFEFB4 +:20C6E00010B504462068006820F04000216808602020C4F88000002020672046FEF78DFEF1 +:20C7000010BD00002DE9FC5F04464FF00009002000908346FE492068884200D100E000BFC7 +:20C720002169A068084361690843E16940EA010A606E40EA0A0A20680068F649084040EADB +:20C740000A00216808602068406820F44050E168084321684860D4F818A0ED492068884239 +:20C7600002D0206A40EA0A0A20688068EA49084040EA0A00216888602068C06A20F00F00BE +:20C78000616A08432168C86200BFE4492068884216D10320E2490968014031B1012908D0C7 +:20C7A000022904D0032908D105E0012507E0022505E0042503E0082501E0102500BF1FE06A +:20C7C000D349206888421AD14FF44060D4490968014049B1B1F5806F0AD0B1F5006F05D0FB +:20C7E000B1F5406F08D105E0002507E0022505E0042503E0082501E0102500BF00E01025EB +:20C8000000BFC3492068884270D135B1022D46D0042D6CD0082D6BD1C7E0FDF763FB616AED +:20C8200009B9012138E0616A012901D1022133E0616A022901D104212EE0616A032901D13B +:20C84000062129E0616A042901D1082124E0616A052901D10A211FE0616A062901D10C21C3 +:20C860001AE0616A072901D1102115E0616A082901D1202110E0616A092901D140210BE0B1 +:20C88000616A0A2901D1802106E0616A0B2902D14FF4807100E00121B0FBF1FBCAE0606A2E +:20C8A00008B901203BE0606A012801D1022036E0606A022801D1042031E0606A032801D1BC +:20C8C00006202CE0606A042801D1082027E0606A052801D10A2022E0606A062801D10C2044 +:20C8E0001DE0606A072804D1102018E056E21AE09DE0606A082801D1202010E0606A09289F +:20C9000001D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001208149D8 +:20C92000B1FBF0FB86E0FDF701FB616A09B9012138E0616A012901D1022133E0616A022950 +:20C9400001D104212EE0616A032901D1062129E0616A042901D1082124E0616A052901D117 +:20C960000A211FE0616A062901D10C211AE0616A072901D1102115E0616A082901D1202198 +:20C9800010E0616A092901D140210BE0616A0A2901D1802106E0616A0B2902D14FF480712F +:20C9A00000E00121B0FBF1FB44E0606A08B9012038E0606A012801D1022033E0606A022808 +:20C9C00001D104202EE0606A032801D1062029E0606A042801D1082024E0606A052801D1A0 +:20C9E0000A201FE0606A062801D10C201AE0606A072801D1102015E0606A082801D1202022 +:20CA000010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF48070B7 +:20CA200000E001204FF40041B1FBF0FB02E00120009000BF00BFBBF1000F0AD0606800EB81 +:20CA40004000584503D860680003584502D201200090F5E235B1022D74D0042D65D0082D66 +:20CA60006FD12CE1FDF73EFA0646606A08B9012238E0606A012801D1022233E0606A02283B +:20CA800001D104222EE0606A032801D1062229E0606A042801D1082224E0606A052801D1D9 +:20CAA0000A221FE0606A062801D10C221AE0606A072801D1102215E0606A082801D1202259 +:20CAC00010E0606A092801D140220BE0606A0A2801D1802206E0606A0B2802D14FF48072F1 +:20CAE00000E001229446002330461946FAF724FC4FF4807200238C46A0FB021E0CFB02E280 +:20CB000000FB0323606840088C461CEB00070DE000800040F369FFCFFFF4FF1100380140B1 +:20CB2000880000580024F4000CE068E043F10001D4F804C0624600233846FAF7FDFB81460B +:20CB40001EE11AE1606A08B9012238E0606A012801D1022233E0606A022801D104222EE01F +:20CB6000606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE0606A09 +:20CB8000062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A092882 +:20CBA00001D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294461E +:20CBC0000023F7481946FAF7B7FB4FF4807200238C46A0FB021E0CFB02E200FB0323606838 +:20CBE00040088C461CEB000743F10001D4F804C0624600233846FAF79FFB8146C0E0FDF719 +:20CC000095F90646606A08B9012238E0606A012801D1022233E0606A022801D104222EE07E +:20CC2000606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE0606A48 +:20CC4000062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A0928C1 +:20CC600001D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294465D +:20CC8000002330461946FAF757FB4FF4807300228C46A0FB031E0CFB03E300FB023360688E +:20CCA00040088C461CEB000743EB0201D4F804C0624600233846FAF73FFB814660E0606A46 +:20CCC00008B9012238E0606A012801D1022233E0606A022801D104222EE0606A032801D19B +:20CCE000062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D10C2221 +:20CD00001AE0606A072801D1102215E0606A082801D1202210E0606A092801D140220BE00F +:20CD2000606A0A2801D1802206E0606A0B2802D14FF4807200E00122944600234FF4004015 +:20CD40001946FAF7F9FA4FF4807300228C46A0FB031E0CFB03E300FB0233606840088C46AB +:20CD60001CEB000743EB0201D4F804C0624600233846FAF7E1FA814602E00120009000BFB6 +:20CD800000BFB9F5407F06D3B9F5801F03D22068C0F80C9098E20120009095E2E069B0F500 +:20CDA000004F70D1012D06D0022D4FD0042D6BD0082D6AD1E1E0FDF7A7F80646606A08B98A +:20CDC000012038E0606A012801D1022033E0606A022801D104202EE0606A032801D106203B +:20CDE00029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE054 +:20CE0000606A072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A44 +:20CE20000A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EBDF +:20CE40005100B0FBF1F01FFA80F9E5E0606A08B901203BE0606A012801D1022036E0606A10 +:20CE6000022801D1042031E0606A032801D106202CE0606A042801D1082027E0606A05289A +:20CE800004D10A2022E0DFE02CE0C2E0606A062801D10C201AE0606A072801D1102015E044 +:20CEA000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A40 +:20CEC0000B2802D14FF4807000E001203449B1FBF0F04000616800EB5100B0FBF1F01FFA25 +:20CEE00080F999E0FDF722F80646606A08B9012038E0606A012801D1022033E0606A022834 +:20CF000001D104202EE0606A032801D1062029E0606A042801D1082024E0606A052801D15A +:20CF20000A201FE0606A062801D10C201AE0606A072801D1102015E0606A082801D12020DC +:20CF400010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807072 +:20CF600000E00120B6FBF0F04000616800EB5100B0FBF1F01FFA80F94EE0606A08B90120E2 +:20CF80003AE0606A012801D1022035E0606A022801D1042030E0606A032803D106202BE087 +:20CFA0000024F400606A042801D1082024E0606A052801D10A201FE0606A062801D10C207D +:20CFC0001AE0606A072801D1102015E0606A082801D1202010E0606A092801D140200BE053 +:20CFE000606A0A2801D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0C9 +:20D000004000616800EB5100B0FBF1F01FFA80F902E00120009000BF00BFB9F1100F10D3F0 +:20D02000B9F5803F0DD24FF6F07009EA00000190C9F3420101980843019001982168C860BD +:20D0400042E1012000903FE1012D06D0022D4ED0042D6ED0082D6DD1DDE0FCF755FF064659 +:20D06000606A08B9012038E0606A012801D1022033E0606A022801D104202EE0606A032805 +:20D0800001D1062029E0606A042801D1082024E0606A052801D10A201FE0606A062801D1DF +:20D0A0000C201AE0606A072801D1102015E0606A082801D1202010E0606A092801D1402031 +:20D0C0000BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F06168B3 +:20D0E00000EB5100B0FBF1F01FFA80F9DFE0606A08B901203AE0606A012801D1022035E055 +:20D10000606A022801D1042030E0606A032801D106202BE0606A042801D1082026E0606A5D +:20D12000052801D10A2021E0606A062803D10C201CE026E0B8E0606A072801D1102015E043 +:20D14000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A9D +:20D160000B2802D14FF4807000E001205C49B1FBF0F0616800EB5100B0FBF1F01FFA80F921 +:20D1800095E0FCF7D3FE0646606A08B9012038E0606A012801D1022033E0606A022801D186 +:20D1A00004202EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A2060 +:20D1C0001FE0606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E074 +:20D1E000606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E0E0 +:20D200000120B6FBF0F0616800EB5100B0FBF1F01FFA80F94BE0606A08B9012038E0606A80 +:20D22000012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A0428DA +:20D2400001D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D123 +:20D26000102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D1802007 +:20D2800006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0616800EB5100B0FBE4 +:20D2A000F1F01FFA80F902E00120009000BF00BFB9F1100F06D3B9F5803F03D22068C0F8C6 +:20D2C0000C9001E0012000900120A4F86A00A4F868000020E06620670098BDE8FC9F000030 +:20D2E0000024F4002DE9F04104460D4617469846069E4AE0701C002847D0FBF76BFDA0EB79 +:20D300000800B04200D8C6B92068006820F4D070216808602068806820F001002168886095 +:20D320002020C4F88000C4F8840000BF002084F87C0000BF0320BDE8F0812068006800F082 +:20D34000040010B32068C069C0F3C020E8B14FF40060216808622068006820F4D0702168C6 +:20D3600008602068806820F00100216888602020C4F88000C4F88400C4F8880000BF002074 +:20D3800084F87C0000BF0320D5E72068C0692840A84201D1012000E00020B842AAD000206D +:20D3A000C9E7000010B50248FDF740FE10BD0000F401002000BFFEE737B514460846064B11 +:20D3C0006A46214600F0FEF804466946002000F090FC20463EBD0000F3DC000802480068D1 +:20D3E000C0F30220704700000CED00E010B5002804DB0A07130E054A135406E00A07140EFB +:20D40000034A00F00F031B1FD45410BD00E400E018ED00E0EFF31080704702E008C8121FD9 +:20D4200008C1002AFAD170477047002001E001C1121F002AFBD1704780F31088704700005D +:20D440002DE9FF5F82B00021DDE90430020DDDF840B0034318D044F61050A2F2FF32424325 +:20D460001514119801281FD0A5EB0B00401C5FEA000A4FF000064E4FDFF83891B04650466A +:20D4800015D5CAF1000413E0119801244AA3012801D16FEA0B010298119AC0E90031C0E90D +:20D4A000024206B0BDE8F09FCBF10000DFE704460021404A491842EB0450CDE9001012E02D +:20D4C000E00707D032463B4640464946FAF760F98046894632463B4610461946FAF758F9B1 +:20D4E00006460F466410002CEAD1DDE90401DDE90023BAF1000F06DAFAF74AF942464B4695 +:20D50000FAF746F905E0F9F784FF42464B46F9F780FF04460E460022284BFAF7C3F903D840 +:20D520004FF0FF30014607E00022254B20463146FAF787F8FAF79EF9102409E0002C0ADBBA +:20D540000A220023F9F7F8FE039B30321A55641E50EA0102F2D1641C039AC4F11103144467 +:20D56000119A012A03D0012208430DD10AE0084304D000204FF0110B119072E7A3EB0B059A +:20D580006D1E0DE05B4504DD4FF0000205F1010504E003DA4FF00002A5F10105002AECD0D1 +:20D5A00002981199C0E90231C0E9004579E70000000014400000F03F300000000000F04317 +:20D5C0000000E03F2DE9FF4F95B09B468946064600250FE2252877D100242746F84A0121E7 +:20D5E000059400E0044316F8013F203B01FA03F01042F7D130782A2811D06FF02F033078A6 +:20D60000A0F13002092A16D8059A44F0020402EB820203EB42021044761C0590EFE759F808 +:20D62000042B0592002A03DA504244F40054059044F00204761C30782E2816D116F8010F9B +:20D6400044F004042A280DD06FF02F023078A0F13003092B09D807EB870302EB4303C718C0 +:20D66000761CF3E759F8047B761C30786C280FD006DC4C2817D068280DD06A2814D104E0BC +:20D68000742810D07A280FD10DE044F400140AE044F4801401E044F440147278824202D1AF +:20D6A00004F58014761C761C307866280BD013DC582877D009DC002875D04528F6D04628FF +:20D6C000F4D047281AD19DE118E0632835D0642879D0652812D195E1702873D008DC67281D +:20D6E000F1D069286FD06E280DD06F2806D1B5E073282CD0752875D0782874D05A46179976 +:20D7000090476D1C75E1C4F30250022809D003280DD0D9F8001004280DD00D6009F10409E1 +:20D7200067E1D9F80010EA17C1E90052F6E7D9F800100D80F2E70D70F0E719F8041B8DF896 +:20D74000001000208DF80100EA46012003E059F804AB4FF0FF3061074FF0000102D40DE006 +:20D7600008F101018846B9420FDA8045F8DB1AF808100029F4D108E008F1010188468142D8 +:20D78000FADB1AF808100029F6D105985B46A0EB080721463846179A00F094FA284400EB57 +:20D7A000080507E04DE029E10DE01AF8010B5A4617999047B8F10108F7D25B46214638460B +:20D7C000179A13E142E00A220092C4F302524FF0000A022A08D059F804CB032A4FEAEC7189 +:20D7E0000AD00DE029E02AE009F1070121F00702F2E802C1914609E00FFA8CFC4FEAEC71AF +:20D80000042A03D14FFA8CFC4FEAEC71002907DA0A460021DCF1000C61EB02012D2202E0CB +:20D82000220504D52B228DF80420012203E0E20701D02022F7E7904659E00A2102E01022C4 +:20D840000DE010214FF0000A00910BE010224FF0000A44F004040827009203E008224FF021 +:20D86000000A0092C4F30252022A05D059F804CB0021032A08D009E009F1070121F00702B5 +:20D88000F2E802C1914605E01FFA8CFC042A01D10CF0FF0C4FF00008220728D5702806D0AC +:20D8A000009B83F0100353EA0A0305D00EE040228DF80420012208E05CEA010206D03022B3 +:20D8C0008DF804208DF8050002229046009B83F0080353EA0A030AD15CEA010201D1620759 +:20D8E00005D530228DF804204FF001087F1E582804D034A003900EA802900DE036A0F9E7C8 +:20D9000053466046009AF9F717FD84460398825C0298401E029002705CEA0100F0D1029849 +:20D9200006A9081A00F1200A600702D524F4803400E00127574502DDA7EB0A0000E00020D2 +:20D9400000EB0A01009005984144401A0590E00306D45B462146179A059800F0B3F9054438 +:20D96000002706E001A85A46C05D179990476D1C7F1C4745F6DBE0030CD55B462146179AAF +:20D98000059800F09FF9054404E030205A46179990476D1C0099481E00900029F5DC08E0C4 +:20D9A000029802995A460078491C0291179990476D1CBAF10001AAF1010AF1DC65E10000AD +:20D9C000092801003031323334353637383961626364656600000000303132333435363717 +:20D9E00038394142434445460000000000F058F90544761C307800287FF4ECAD19B02846F2 +:20DA0000BDE8F08F620700D4062709F1070222F0070CFCE80223E14603F000485FEA080C88 +:20DA200002D00FF2702C0DE05FEA045C02D50FF2682C07E05FEAC47C02D00FF2602C01E0C5 +:20DA4000AFF2700C4FF0FF3823F00043CDF850C065280CD006DC452809D046281DD04728AD +:20DA60003DD13DE0662818D067287ED138E00021112F01DB112000E0781CCDE9000106A9C7 +:20DA80000EA8FFF7DDFCDDE90F010E9A03910021009207F1010A04914DE04FF00040009761 +:20DAA000CDE9011006A90EA8FFF7CAFCDDE90F0203920E9B11990022DDF80CA000930492F3 +:20DAC00011B9791C00EB010AB7EB0A0004D4C0F1FF3007F1010A0490AAEB0700019044E0A5 +:20DAE000012F00DA01270021112F01DD112000E03846CDE9000106A90EA8FFF7A1FCDDE9B1 +:20DB00000F010E9A0391002104910092BA4621070CD40399514500DA8A46BAF1010F05DDF0 +:20DB2000009AAAF10101515C302908D0B84202DA10F1040F06DA0121CDE9011015E0AAF18D +:20DB40000101E9E7002805DC049901440491AAEB000102E0411C514500DD8A460499401A64 +:20DB6000401C01904FF000400290200704D40198504501DBCDF8048000208DF84F000298C7 +:20DB80000DF14F07B0F1004F25D02B200E9002984FF0020800280CDA404202902D200E9073 +:20DBA00007E00A210298F9F7C9FC3031029007F8011DB8F10001A8F10108F2DC0298002818 +:20DBC000EFD1791E0E980870307800F0200040F0450007F8020D12A8C01B00F10708149854 +:20DBE000007800B1012000EB0A01019801EBE07105984144401A401E0590E00306D45B4642 +:20DC00002146179A059800F05DF805441498007818B15A46179990476D1CE00324D55B46A7 +:20DC20002146179A059800F04DF805441CE00498002807DBDDE90301884203DD0098405C67 +:20DC4000179901E0179930205A469047049805F10105401C04900198401E019004D12E2089 +:20DC60005A46179990476D1CBAF10001AAF1010ADDDC05E017F8010B5A46179990476D1C39 +:20DC8000B8F10001A8F10108F4DC5B462146179A0598ABE62D0000002B0000002000000009 +:20DCA0002DE9F041044600251E461746880404D405E039462020B0476D1C641EF9D52846A7 +:20DCC000BDE8F0812DE9F041044600251E469046C80301D5302700E02027880404D505E0D5 +:20DCE00041463846B0476D1C641EF9D52846BDE8F0810A68531C0B60107070473EB505460A +:20DD000000240BE04B4801F004F94A480078332803D0052C01D100203EBD641C052C03DC8D +:20DD2000444800783328EDD1022001F0D6F8032001F0A9F9002001F0B6F8002001F0F3F874 +:20DD4000002001F006F9012201A9202001F08AF99DF8040020F00100401C01909DF8040002 +:20DD600020F00200801C01909DF8040020F00400001D01909DF8040020F00800083001908F +:20DD8000012201A9202001F094F9012001F0F7F89DF8000020F0100000909DF8000020F00D +:20DDA0004000403000909DF8000020F0200000909DF8000020F0800000909DF8000020F074 +:20DDC000020000909DF8000020F0040000909DF8000020F0010000909DF8000020F0080095 +:20DDE0000090684601F034F9012001F01BF99DF8080020F00200801C02909DF8080020F017 +:20DE00000800083002909DF8080020F020002030029002A801F0C9F8042001F0E6F803200F +:20DE200001F0CDF805F0010008B100F005F8012072E700003500002010B50449B1F9000005 +:20DE40000B460122002100F0D5F910BD3C00002010B5044604F0040010B1012000F0E2F893 +:20DE600004F0010010B1082000F0DCF804F0020010B1032000F0D6F810BD10B5044604F098 +:20DE8000040018B10021012000F0DEF904F0010018B10021082000F0D7F904F0020018B126 +:20DEA0000021032000F0D0F910BD00002DE9F041E7B04FF00108072400210D460E4621E07E +:20DEC00000252E46002719E04FF0006101EB043101EB07204FF48072694600F027F80020A2 +:20DEE00008E01DF80010FF2902D16D1C46F10006411C88B2FF28F4DD781C87B2102FE3DBFB +:20DF0000601CC4B24FF4805185EA0100304301D0C82CD5DB4FF0006000EB04300249086032 +:20DF2000404667B0BDE8F0817000002018B5034600200024009406E01C58E4B200949DF897 +:20DF400000400C54401C9042F6D318BD10B50420FDF771FD0120FDF76EFD002211460B20E6 +:20DF6000FBF7D0FB0B20FBF7BDFB2A482A494860002129488160C1600161012141610421A3 +:20DF800081610021017741770121016280F8241081620021C162016380F834104FF48051C2 +:20DFA0008163002180F83C10001DFAF77BFA08B100F0B0FA7F211848C0F8D8100421C0F845 +:20DFC000DC100021C0F8E01014481349C1F8CC0006211148C0F8D0100421C0F8D41000F185 +:20DFE000CC01001DF9F7B4FE08B100F093FA7F210948001DF9F74EFE08B100F08BFA0122C4 +:20E0000007490548001DFAF79FFB08B100F082FA10BD0000000004505C0400200100008074 +:20E020008602002010B586B004461422064901A8F9F7C2F9ADF804400022114601A800F01F +:20E040001BF806B010BD00004CC4040870B5044604F0F0004FF0904101EB801504F00F0225 +:20E060000120904081B22846FAF7A6FE08B1012070BD0020FCE70000F0B585B004460E46F7 +:20E080001746207800F0F0004FF0904101EB8015207800F00F0101208840009060680190B0 +:20E0A000A0680290E068039020690490B5F1904F03D10120FDF7DBFC21E04648854203D15F +:20E0C0000220FDF7D4FC1AE04348854203D10420FDF7CDFC13E04148854203D10820FDF726 +:20E0E000C6FC0CE03E48854203D11020FDF7BFFC05E03C48854202D18020FDF7B8FCF2B283 +:20E10000009881B22846FAF75FFE69462846FAF77FFD35496068884207D0344960688842F8 +:20E1200003D033496068884252D1384600F0A4F8207800F00F000A2840D2DFE800F0050E2C +:20E140001720293233343536002211460620FBF7D9FA0620FBF7C6FA39E000221146072066 +:20E16000FBF7D0FA0720FBF7BDFA30E0002211460820FBF7C7FA0820FBF7B4FA27E00022BE +:20E1800011460920FBF7BEFA0920FBF7ABFA1EE0002211460A20FBF7B5FA0A20FBF7A2FA9B +:20E1A00015E000BF00BF00BF00BF002211461720FBF7A8FA1720FBF795FA08E00022114611 +:20E1C0002820FBF79FFA2820FBF78CFA00BF00BF05B0F0BD0004004800080048000C0048DC +:20E1E00000100048001C0048000011100000211000003110F0B58DB005460E4617461C4690 +:20E20000104B0FCBCDE90B23CDE909010D4A103207CA06AB07C3142101A8F9F7E8F8ADF8ED +:20E22000045009A850F82700029006A850F82600039004B125802246002101A8FFF71CFF8C +:20E240000DB0F0BD60C4040830B585B004460D46142208496846F9F7AFF8ADF800400DB1FE +:20E26000012000E00020014600226846FFF704FF05B030BD38C4040838B1816829B101789E +:20E2800001F00F01014A42F821007047A402002030B10021027802F00F02024B43F8221021 +:20E2A00070470000A402002070B504460D4604F0F0004FF0904101EB80160DB1012000E0EA +:20E2C0000020024604F00F030120984081B23046FAF77AFD70BD00002DE9F04105460E46B3 +:20E2E00017466C1EC4EBC40000EB4000404951F82000C4EBC40101EB41013D4A02EB81010F +:20E3000048603C49C4EBC40000EB400002EB800081600021C4EBC40000EB400002EB8000B8 +:20E32000C1600121C4EBC40000EB400002EB800001610021C4EBC40000EB400002EB800001 +:20E340004161C4EBC40000EB400002EB80008161C4EBC40000EB400002EB8000C161C4EB52 +:20E36000C40000EB400002EB80000162C4EBC40000EB400002EB80004162C4EBC40000EBD2 +:20E380004000114601EB8000A0F85060C4EBC40000EB400001EB8000A0F85270C4EBC4015A +:20E3A00001EB410102EB8101081DFAF78FFD08B100F0B0F8C4EBC40101EB41010C4A02EBE8 +:20E3C0008101081D0021FAF717FD08B100F0A2F8C4EBC40101EB4101054A02EB8101081DA8 +:20E3E0000021FAF73EFD08B100F094F8BDE8F08174000020EC9C90102DE9F84304460D46DB +:20E4000016461F46DDF820803B46324629462046CDF8008000F0C8FCBDE8F8832DE9F8438E +:20E4200005460E4617469846089C43463A4631462846009400F0EAFC60B943463A4631466D +:20E440002846009400F0E2FC10B90020BDE8F8830120FBE70120F9E700BFEFF3108101604C +:20E4600072B67047016881F3108800BF704710B50120FDF70AFB0220FDF707FB0420FDF7C3 +:20E4800004FB1020FDF701FB8020FDF7FEFAFAF7C1F9FAF7D7F9FAF7C9F910BD10B5FAF72F +:20E4A00085FF00F0A9F8FFF7E2FF00F083FBFFF7FDFC00F067F80A220921012000F09EFBC4 +:20E4C000052306220721012000F0EEFA074801F027F8064801F007F800F05EF9FFF736FDBE +:20E4E000162217210120FFF7F7FE10BDE402002010B500F0BDFC01F0B7FF0720FFF7BDFCE2 +:20E5000001F0D6FD0120FFF7F9FB012000F098FF10BD000008B56846FFF79EFF00BF0FA04B +:20E5200000F0EFF80FA000F0ECF8104910A000F0E8F810A000F0E5F800BF00BF07A000F016 +:20E54000E0F808A000F0DDF80CA000F0DAF809A000F0D7F800BF00F02BF800001B5B303BED +:20E5600033316D004552524F523A2000A4C4040825730A001B5B306D0000000050414E4995 +:20E58000430000001CB5022000904FF0011001906846FBF711F900B100BFFBF77DF9002230 +:20E5A00011460120FBF7AEF80120FBF79BF81CBD72B600BF00BF00BF00BF00BFBFF34F8F59 +:20E5C00000BF00BF00BF0A48006800F4E06009490843001D0649086000BF00BF00BFBFF3B0 +:20E5E0004F8F00BF00BF00BF00BF00BFFDE700000CED00E00000FA0500B5B3B0482121A87C +:20E60000F8F7F5FE1C211AA8F8F7F1FE502106A8F8F7EDFE142101A8F8F7E9FEFBF732F971 +:20E620000020FDF7E3FA00BF2F48006820F4C06040F400702C4908600846006800F4C060CC +:20E64000009000BF00BF4720219088012290012023900002249001202B90402025900020BE +:20E660002C9021A8FBF7BAFC08B1FFF753FF6F201A9002201B9000201C901D901E901F9090 +:20E68000209001211AA8FBF7DDFA08B1FFF742FF43F60550069000200C904FF440300E90FC +:20E6A000002013904FF48070169080011790022018901020199006A8FBF74AF908B1FFF761 +:20E6C00029FF0420019002200290002003900490059001A94FF09040FAF79AFA012000F07E +:20E6E00005F833B000BD00000004005810B5044624B14FF00070FBF7F7F801E0FBF7D6F80C +:20E7000010BD0FB408B503A800900099029801F0CFFE0020009001B05DF814FB2DE9F04174 +:20E7200086B0064601A9684601F0D4FC04460D46A00A40EA8558C4F30907384600F072F950 +:20E740003080404606B0BDE8F0810320704738B500BF002000906846FFF7E0FF044604EBC5 +:20E760004400C0EBC410BDF8001001EBC00038BD0148406A70470000BC03002010B586B0EC +:20E7800001A9684601F0A6FC04460248406A201A06B010BDBC03002000B587B0FDF7AEF92D +:20E7A000244825490860002048601F212248816040F2FF31C1600021016141618161C16118 +:20E7C000FCF788F808B1FFF7A5FE00208DF8070001208DF805008DF806008DF804000022E7 +:20E7E00001A91548FCF70CFA00208DF808008DF809008DF80A0003908DF80B000690059001 +:20E80000002202A90C48FCF787FA0B48FBF73AFF002201212920FAF775FF2920FAF762FF58 +:20E820004FF480710448FBF77CFF00F013F807B000BD000000280040BC03002070B50446C6 +:20E840008020A4FB005001467D2200232846F8F773FD70BD10B5054901F1140001F03AFCE6 +:20E860000249283948620846406A10BDE40300202DE9F04387B004464FF00008C146002638 +:20E88000002700251422554902A8F8F795FD53482838C06B019000F0ABF840F2FF310398E6 +:20E8A000081A1FFA80F8C4F3090040441FFA80F8A40A9DF8065003E04948241A681C85B2CA +:20E8C00047488442F8D29DF8087003E0A4F56164781C87B2B4F5616FF8D29DF8096002E0DB +:20E8E0003C3C701C86B23C2CFAD29DF80A0020441FFA80F907E0A8F580601FFA80F809F124 +:20E9000001001FFA80F9B8F5806FF4D205E0A9F13C001FFA80F9701C86B2B9F13C0FF6D234 +:20E9200004E0A6F13C0086B2781C87B23C2EF8D204E0A7F1180087B2681C85B2182FF8D24E +:20E940009DF80700C11700EB91718910A0EB810181B99DF80500401E2249085CA84219DAD2 +:20E960009DF80500401E085C95FBF0F100FB115085B20FE09DF80500401E1B49085CA8429E +:20E9800008DA9DF80500401E085C95FBF0F100FB115085B240F2FF30A0EB0800134948603D +:20E9A0004FF02060886181F802904E700F7081F820509DF80B00C8700020C86148614FF471 +:20E9C000807048620020C8600861002203482838FCF708F807B0BDE8F0830000E403002056 +:20E9E00080510100BEC40408B2C40408FC03002010B54FF480710948FBF793FE0748006892 +:20EA0000C06800F0800060F4C07004490968C8604FF400300249086010BD0000BC03002022 +:20EA20000C08005810B501468B0AC1F309024FF47A7058434FF47A7412FB04F400EB94206D +:20EA400010BD000070B502460B46501E014600BFC1EBC104134D05EB041420688468C4F3B3 +:20EA60004004002CF4D0C1EBC1050E4E06EB0515DCB22868047300BF00BFC1EBC104094DAF +:20EA800005EB04142068846804F00104002CF4D0C1EBC10405EB04142068C468E4B22046E8 +:20EAA00070BD0000740100202DE9F04105460E46174698466C1EC4EBC4003D4901EB0010F4 +:20EAC0000068C4EBC4013A4A02EB011148604FF48271C4EBC40002EB001081600021C4EBD8 +:20EAE000C40002EB0010C1604FF4E061C4EBC40002EB001001610021C4EBC40002EB00104D +:20EB00004161C4EBC40002EB001081614FF40071C4EBC40002EB0010C1611021C4EBC40017 +:20EB200002EB001001620021C4EBC40002EB00104162C4EBC40002EB00108162C4EBC4007B +:20EB400002EB0010C1620721C4EBC40002EB00100163C4EBC400114601EB0010A0F8686073 +:20EB6000C4EBC40001EB0010A0F86A70C4EBC40001EB0010A0F86C80C4EBC40102EB01114E +:20EB8000081DFCF785F908B1FFF7C4FCC4EBC400074901EB00104068006840F04000C4EB82 +:20EBA000C401034A02EB011149680860BDE8F081740100201CB50E480E49086000204860D2 +:20EBC0004FF400610B4881604FF6FF7141610021016241628162FAF7A9FC08B1FFF79AFC21 +:20EBE0000020009001900448DDE9001206C01CBD007C004024040020E80100202DE9F041BD +:20EC000005460E4617466C1E04EB840000EB4410404951F8200004EB840101EB44113D4A8E +:20EC200002EB810148604FF4612104EB840000EB441002EB80008160002104EB840000EB79 +:20EC4000441002EB8000C16004EB840000EB441002EB8000016104EB840000EB441002EBB2 +:20EC6000800041610C2104EB840000EB441002EB80008161002104EB840000EB441002EB84 +:20EC80008000C16104EB840000EB441002EB8000016204EB840000EB441002EB800041628E +:20ECA00004EB840000EB441002EB8000C16204EB840000EB4410114601EB8000A0F8906015 +:20ECC00004EB840000EB441001EB8000A0F8927004EB840101EB441102EB8101081DFCF740 +:20ECE000ABFA08B1FFF716FC04EB840000EB4410084901EB80004068006840F0010004EB0F +:20ED0000840101EB4411034A02EB810149680860BDE8F081F00100202DE9F04104460D464D +:20ED20001646671E07EB870101EB4711054A02EB8101081D6FF07F4332462946FCF702FB59 +:20ED4000BDE8F081F001002010B50448FFF7A0FA0249B1F90000FFF765F910BD4C00002069 +:20ED600010B50446012C08D10849B1F900000B4602220121FFF73EFA07E00449B1F90000E0 +:20ED800000231A460121FFF735FA10BD4C00002010B50446022000F075F8012001490870FF +:20EDA00010BD0000480000202DE9FE4F04460E4617461D46DDF830804FF00009CA46A4F1EB +:20EDC000010B1048007810B94FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB41010A4A77 +:20EDE00002EB8101CDE900580290081D53463A463146FAF7CDF808B94FF001094846BDE85C +:20EE0000FE8F000070010020740000202DE9FE4F04460E4617461D46DDF830804FF00009B2 +:20EE2000CA46A4F1010B1048007810B94FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB07 +:20EE400041010A4A02EB8101CDE900580290081D53463A463146FAF76BF908B94FF00109F9 +:20EE60004846BDE8FE8F0000700100207400002010B501211520FFF7E7F901214420FFF73F +:20EE8000E3F910BD10B5044604F0010018B100211520FFF709FA04F0020018B10021442069 +:20EEA000FFF702FA10BD38B5044601226946232000F0D8F8054675B90CB9012000E0002028 +:20EEC0009DF8001060F3C711009101226946232000F0EFF80546284638BD38B505460122DC +:20EEE0006946202000F0BEF8044684B99DF8000020F00800083000909DF8000065F307107D +:20EF0000009001226946202000F0D3F80446204638BD70B50446012221460F2000F0A2F83D +:20EF20000546284670BD38B50546012269462E2000F098F8044654B99DF8000065F3871038 +:20EF40000090012269462E2000F0B3F80446204638BD38B5054601226946232000F082F80A +:20EF6000044654B99DF8000065F30510009001226946232000F09DF80446204638BD38B57C +:20EF8000054601226946212000F06CF8044654B99DF8000065F302000090012269462120D6 +:20EFA00000F087F80446204638BD70B5044601222146302000F07DF80546284670BD38B5BC +:20EFC000054601226946332000F04CF8044654B99DF8000065F3060000900122694633208E +:20EFE00000F067F80446204638BD38B5054601226946322000F036F8044654B99DF80000B7 +:20F0000065F30600009001226946322000F051F80446204638BD00000121014A117070475B +:20F020003400002038B5054601226946242000F019F8044654B99DF8000065F3C300009096 +:20F0400001226946242000F034F80446204638BD70B5044601222146222000F02AF8054641 +:20F06000284670BDF8B504460D4616462B462246332101200096FFF7BFF907460FB9012087 +:20F08000F8BD0020FCE738B50546012269461F20FFF7E8FF044654B99DF8000065F38710B7 +:20F0A0000090012269461F2000F003F80446204638BDF8B504460D4616462B46224633214C +:20F0C00001200096FFF7AAF907460FB90120F8BD0020FCE71CB5044680208DF8040000208E +:20F0E0008DF805000346022201A90090204600F06EF91CBD2DE9F04707460C4615461E469E +:20F10000DDE9088932462946384600F007F84A464146204600F00DF8BDE8F0870B12037026 +:20F120004170130E8370130CC370130A03714271704730B503461446002012E003EB8002B3 +:20F1400051F820502D0E157051F820502D0C557031F820502D0A957011F82050D570421C8E +:20F16000D0B2A042EADB30BDFEB506460C4600200190032501208DF808008DF809000420EF +:20F1800001AB022202A90090304600F09BF8054665B99DF8040020709DF8050060709DF8DA +:20F1A00007009DF8061000EB012060802846FEBDF0B5C5B007460D4616461C462B4648F265 +:20F1C000020203A943A8CDE90064FFF793FFA00003AB062243A90090384600F0F8F845B0AD +:20F1E000F0BDF0B5C5B007460D4616461C462B4648F2030203A943A8CDE90064FFF77AFF1A +:20F20000A00003AB062243A90090384600F0DFF845B0F0BD2DE9FF5F0D4616461F464FF04E +:20F2200000083C46A946C24618E04021204600F033FF00F0FF0B06EB0A225B46494600988D +:20F24000FFF7CFFF804609F58079402C01D2002001E0A4F1400004460AF1010A14B1B8F15A +:20F26000000FE2D0404604B0BDE8F09F2DE9FF5F0D4616461F464FF000083C46A946C24617 +:20F2800018E04021204600F007FF00F0FF0B06EB0A225B4649460098FFF78AFF804609F597 +:20F2A0008079402C01D2002001E0A4F1400004460AF1010A14B1B8F1000FE2D0404604B087 +:20F2C000BDE8F09F2DE9F04704460E4617469846DDF82090204600F068F800283CD1B4F9B7 +:20F2E00034000021FEF7E0FF002506E0715DD4F8B800FFF7A7FB681C85B2BD42F6DBB4F9B8 +:20F3000034000121FEF7D0FF41F28831204600F036F8B4F934000021FEF7C6FF0021D4F8BA +:20F32000B800FFF78FFB002508E00021D4F8B800FFF788FB08F80500681C85B24D45F4DB49 +:20F34000B4F934000121FEF7AFFF41F28831204600F015F8BDE8F0870320FBE710B5044688 +:20F36000B4F900000021FEF79FFF0120F9F702FCB4F900000121FEF797FF002010BD70B5B1 +:20F3800004460D46FFF7E3F9064606E0FFF7DFF9801BA84201DD032070BDB4F91400FEF795 +:20F3A00055FE0128F2D00020F6E710B50446B4F934000021FEF778FFB4F934000121FEF79D +:20F3C00073FF41F288312046FFF7D9FF10BD2DE9F04704460E4617469846DDF820902046BD +:20F3E000FFF7E3FF38BBB4F934000021FEF75CFF002506E0715DD4F8B800FFF723FB681CFB +:20F4000085B2BD42F6DB002507E018F80510D4F8B800FFF717FB681C85B24D45F5DBB4F95E +:20F4200034000121FEF740FF41F288312046FFF7A6FFBDE8F0870320FBE701460520704711 +:20F4400010B50446012C08D10420FEF716FD01F029F80120FFF784FC06E0FFF775FC01F084 +:20F460001BF80420FEF7F4FC10BD2DE9FC4106460D4600240027284600F026FE304600F07E +:20F4800047FB074617B10620BDE8FC81304600F061F8044303208DF8000000208DF8010079 +:20F4A00002208DF8020003208DF804006946304600F0B3FC04430121304600F081FC0443A0 +:20F4C0000121304600F0D4FC044601220021304600F08AFC044301220221304600F084FCE7 +:20F4E00004432046D0E710B50446B4F900000121FEF7AAFEB4F934000121FEF7A5FEB4F9E5 +:20F50000140000231A461946FEF774FEB4F9280004F1280301220021FEF76CFE10BD000029 +:20F52000002101800421818614210185084A0263C062102181820622A0F8B2200722A0F8E2 +:20F54000B0200522A0F8B4200121C0F8B8107047C500010870B52DED048B04462046FFF7AD +:20F560006CFF4FF47A7100FB01F63046F7F7C0FF9FED080B53EC102BF7F74BFFF7F7C5FFDA +:20F5800005462A460221204600F086FCBDEC048B70BD000085EB51B81E853E4001480078F5 +:20F5A000704700006D00002010B50446B4F92800FEF74CFD08B1012010BD0020FCE700003B +:20F5C00001490870704700006D000020F0B503461846002613E00C7808270CE080EA040CA7 +:20F5E0000CF0010540100DB180F065006410A7F1010C0CF0FF07002FF0D1491C761C96424C +:20F60000E9DBF0BD2DE9F047ADF5826D06463046FFF7CAFF00287CD0002400BF03A93046A1 +:20F6200000F046F90446002C74D19DF80C00082871D007DC08286FD2DFE800F01528344C06 +:20F640005A97AEBC0D2868D006DC0A2836D00B287ED00C2860D1D7E00E287AD00F2879D02B +:20F66000FF28F7D108E19148006870B18F480068006850B19DF80F209DF80E3002EB0322FF +:20F6800090B28A4A12681168884702E18748006838B186480068406818B1844909684868FA +:20F6A0008047F6E08148006838B180480068806818B17E49096888688047EAE07B480068CE +:20F6C00038B17A480068C06818B178490968C8688047DEE07548006848B174480068006994 +:20F6E00028B19DF80E00714A126811698847D0E06E48006878B36D480068406958B39DF8B1 +:20F700000E00403847B29DF80F0080004FFA80F804E0C7E0BEE05BE0BAE085E09DF81090ED +:20F720009DF811A0BDF80E04001FC5B2002006E00DF10E01021D8A5C0A54411CC8B2A842EF +:20F74000F6DB0DF10E00CDE900055848006803E04AE079E084E007E053464A464146D0F8E0 +:20F7600014C03846E04700BF93E05048006890B14E480068806970B19DF80E00C0F3011529 +:20F780009DF80E0000F00F0748480068394682692846904700BF7CE04448006848B1434886 +:20F7A0000068C06928B19DF80E00404A1268D16988476EE03D48006848B13C480068006AA5 +:20F7C00028B19DF80E00394A1268116A884760E03648006838B135480068406A18B1334983 +:20F7E0000968486A804754E03048006858B12F480068C06A38B1BDF80E142C480068C26A31 +:20F800000DF10E00904744E02848006858B127480068806A38B1BDF80E1424480068826ABF +:20F820000DF10E00904734E02048006858B11F480068006B38B19DF80E501C480068016BAA +:20F840002846884700BF24E01848006838B117480068406B18B115490968486B804718E07B +:20F860001248006838B111480068806B18B10F490968886B80470CE00C48006838B10B4801 +:20F880000068C06B18B109490968C86B804700E000BF00BF3046FFF787FE10B1002C3FF4E0 +:20F8A000BDAE00BF0DF5826DBDE8F08768000020FEB506460C4601A9304600F02DF80546B8 +:20F8C000BDF80400022825DB25BB06208DF8080000208DF80900BDF80400A31C022202A9BD +:20F8E0000090304600F092F80546A0782070E0786070BDF80400801EA4F80204002005E06F +:20F90000A11C821C8A5C0A54411C88B2B4F802148142F5DC2846FEBDFEB505460C460020C2 +:20F92000019006208DF8080033208DF80900022001AB024602A90090284600F067F8064648 +:20F940009DF805009DF8041000EB012020803046FEBD70B586B005460C460020029003904A +:20F96000049006208DF8140001208DF815000A2002AB022205A90090284600F047F8064657 +:20F980009DF8080000069DF8091000EB01409DF80A1000EB01209DF80B10084420609DF81E +:20F9A0000C0020719DF80D0000049DF80E1000EB01209DF80F100844A0609DF811009DF80A +:20F9C000101000EB0120A081304606B070BD10B50446B4F914000021FEF736FCB4F90000BC +:20F9E0000021FEF761FC0120F9F7C4F8B4F900000121FEF759FCFA20F9F7BCF8B4F914002F +:20FA000000231A461946FEF7F5FB10BD2DE9F84F0446884691461D46DDF828A0204600F0B0 +:20FA2000E5F8002871D100268346B4F934000021FEF73AFC002707E018F80710D4F8B800AA +:20FA4000FFF700F8781C87B24F45F5DB4A464146FF20FFF7BBFD06463146D4F8B800FEF767 +:20FA6000F1FFB4F934000121FEF71EFC4FF47A71204600F087F810B1FF20BDE8F88FB4F9C8 +:20FA800034000021FEF710FC0021D4F8B800FEF7D9FFC0B200909DF8000058B9002707E0E8 +:20FAA0000021D4F8B800FEF7CDFFE855781C87B25745F5DB0021D4F8B800FEF7C3FF00F01E +:20FAC000FF0BB4F934000121FEF7EEFB01226946FF20FFF77BFD06469DF8000028B9524682 +:20FAE00029463046FFF772FD06465E4501D00F2000904FF47A71204600F05EF808B1FF208B +:20FB0000BBE79DF80000B8E7FFE7FF20B5E7000010B504460020FFF753FD1749174800F04A +:20FB200055FB40F6B831154800F0F7FB134800F00BFC002012490870B4F900000021FEF70F +:20FB4000B3FB0120F9F716F8B4F900000121FEF7ABFB02E02046FFF755FDFFF71FFD18B9FB +:20FB6000074800780028F5D005480078012800D110BD0020FCE70000A50001088C020020E6 +:20FB80006C0000202DE9F04104460D46FEF7DFFD0646002708E0FEF7DAFD0746B81BA842F3 +:20FBA00002DD0120BDE8F081B4F91400FEF74EFA0028F0D00020F5E72DE9F04104460D4669 +:20FBC000FEF7C5FD0646002708E0FEF7C0FD0746B81BA84202DD0120BDE8F081B4F9140080 +:20FBE000FEF734FA0128F0D00020F5E710B504464FF47A712046FFF7C5FF48B9B4F93400BE +:20FC00000021FEF751FBB4F934000121FEF74CFB4FF47A712046FFF7CFFF10BD2DE9F84FC1 +:20FC200004460D4691461E46DDF828A02046FFF7DDFF00287FD100278346B4F934000021AD +:20FC4000FEF732FBB84609E015F80810D4F8B800FEF7F8FE08F101001FFA80F8C845F3DBA1 +:20FC60004FF0000809E016F80810D4F8B800FEF7E9FE08F101001FFA80F8D045F3DB4A46D0 +:20FC80002946FF20FFF7A2FC0746524631463846FFF79CFC07463946D4F8B800FEF7D2FEC5 +:20FCA000B4F934000121FEF7FFFA4FF47A712046FFF768FF10B1FF20BDE8F88FB4F9340075 +:20FCC0000021FEF7F1FA0021D4F8B800FEF7BAFEC0B200900021D4F8B800FEF7B3FE00F094 +:20FCE000FF0B01226946FF20FFF770FC0746B4F934000121FEF7D8FA5F4501D00F2000905C +:20FD00006878297840EA012040F2026188420FD06878297840EA0120B0F58C7F08D04FF442 +:20FD20007A712046FFF748FF10B1FF20C4E702E09DF80000C0E7FF20BEE7000010B50446B9 +:20FD400000BF0CA0FEF7DDFC0CA0FEF7DAFC21460CA0FEF7D6FC18A0FEF7D3FC00BFFFF7E8 +:20FD60001DFC10B1FEF724FC02E00120FFF728FC10BD00001B5B303B33326D00494E464FCB +:20FD8000203A2000232323232323203D3D3D3D3D204C5231313130204D4F44454D205245FC +:20FDA00053455420256C75203D3D3D3D202323232323230D0A0D0A001B5B306D00000000EA +:20FDC0007CB505460C4606208DF8040036208DF805008DF8064000200346032201A9009033 +:20FDE0002846FFF71BFF7CBD2DE9FC4106460C46154644EA850701208DF8040016208DF8E1 +:20FE000005008DF8067000200346032201A900903046FFF703FFBDE8FC817FB505460C46B9 +:20FE200001208DF8040012208DF8050020788DF8060060788DF80700A0788DF80800E078D8 +:20FE40008DF8090020798DF80A0060798DF80B00A0798DF80C00E0798DF80D000020034685 +:20FE60000A2201A900902846FFF7D8FE04B070BD7CB505460C4601208DF8040010208DF8D4 +:20FE800005008DF8064000200346032201A900902846FFF7C3FE7CBDFEB506460D461446C0 +:20FEA00001208DF8040017208DF805008DF80650200C8DF80700200A8DF80800E0B28DF876 +:20FEC000090000200346062201A900903046FFF7A5FEFEBD70B596B004460D461646404898 +:20FEE000029002A93F48FFF7C0FA12A93D48FFF730FD9DF84C000090BDF854103A48129B72 +:20FF0000149AFEF7FEFB9DF84C0004285DD11498A04240D000BF35A0FEF7F3FB35A0FEF72B +:20FF2000F0FB00BF2F48FFF752FD01A92D48FFF71BF9BDF806309DF805209DF8041032A012 +:20FF4000FEF7DFFB2748FFF7C5F8BDF8060030B933462A4600212348FFF788F905E03346C2 +:20FF60002A4600211F48FFF755F91E48FFF7F6F940F2DC50F8F7FEFD1948029002A91948B3 +:20FF8000FFF773FA00BF19A0FEF7BBFB29A0FEF7B8FB00BF07E000BF14A0FEF7B2FB28A0E7 +:20FFA000FEF7AFFB00BF12A90E48FFF7D2FC9DF84C000090BDF854100B48129B149AFEF7E1 +:20FFC000A0FBC820F8F7D6FD07E000BF07A0FEF798FB22A0FEF795FB00BF16B070BD00000E +:20FFE0003DFD0008E4020020F4C404081B5B306D0000000055504441544520544F204D4FA0 +:020000040801F1 +:2000000044454D0A0D0000004C5231313130203A2068773A2523303258202F2074797065CC +:200020003A2523303258202F2066773A25233034580A0D00555044415445440A0D000000C5 +:200040004D4F44454D20414C524541445920555020544F20444154450A0D00004445564907 +:200060004345204953204E4F542041204D4F44454D200A0D00000000FEF710FAFEF738FADB +:200080004EF6887202490348FFF724FF00BFFEE7DC04010807000100024610468A4200D99B +:2000A000084670470121014A117070476C00002010B501210F20FEF7C7F801211820FEF7F1 +:2000C000C3F810BD704700000149086070470000680000202DE9F84304460E4600BF00BF83 +:2000E0002D4800680090002221462C48FAF79CFB002231462948FAF7BDFB274800680099EB +:200100008842EDD1E07840F2B55110FB01F0C01C8508E078C11700EB91718910A0EB81019F +:2001200009B91F4900E01F4989466178491E01EB4102C2EB8111481C00EBD0714A1061780D +:20014000491E490029FA01F101F00301511A0D44A078401E054414484543B0787178C1EBC9 +:20016000011100EB81003178C1EB4112C2EB012100EB011005440021890241EA9551AB02DB +:2001800040F2FF327068101A1F1841F1000841463846BDE8F883000028280040BC030020F5 +:2001A00050554400A0AA99008051010002460648016804E0914201D1012070474969002966 +:2001C000F8D10020F9E70000E401002000220260426002724272C160026142617047000025 +:2001E00070B50446054805680DB100206872656102480460006800F07BF870BDE4010020AD +:2002000010B50B4B19681B685A6909E003681468A34202D91146526902E04861426110BD5F +:200220004B69002BF2D14861436100BFF7E70000E40100202DE9F041FEF79AFA0746FEF71B +:2002400009FB8046A8EB07062848006880B1274804680AE065692868B04203D92868801B0F +:20026000286001E000202860646960690028F1D11E48006880B11D480468006840691B49A8 +:2002800008600020207200BFE06808B900BFFEE7D4E90310884700BF10E01448046800685A +:2002A0004069124908600020207200BFE06808B900BFFEE7D4E90310884700BF0B4800689B +:2002C00030B1FEF75BFA0949096809688842E4D80648006838B105480068407A18B903480F +:2002E000006800F005F8BDE8F0810000E401002070B50446FEF729FA054601206072FEF7D4 +:200300003DFA28442168884203D9FEF737FA284420602068FEF7ACFA70BD2DE9F041044618 +:200320000E4600273046FEF789FA0546204600F043F8FEF70AFA0746BD4200D23D46256059 +:200340006560BDE8F081000038B5044600256846FEF782F81CB12046FFF728FF18B1684682 +:20036000FEF780F838BD6068206001202072002060721048006828B9FEF76CFA2046FFF7D6 +:200380002FFF12E0FEF7FAF905462068284420600849206809680968884203D22046FFF7E0 +:2003A0001FFF02E02046FFF72BFF6846FEF75AF800BFD7E7E4010020F8B505466846FEF7A5 +:2003C0004BF8284806680468006800B11DB96846FEF748F8F8BD0020287222480068A84293 +:2003E0002AD120480068407A012817D100201D49096848721B480068406948B11948006880 +:2004000040691849086008460068FFF771FF23E0FEF7EEFA0020134908601DE011480068CC +:20042000406928B10F48006840690E49086013E000200C4908600FE00BE0AC4207D16069DA +:2004400010B16469746101E00024746103E026466469002CF1D100BF6846FEF703F800BF39 +:20046000B8E70000E401002010B50449B1F900000B4601220221FDF7BDFE10BD5C0000208D +:2004800010B504460220FEF7FDFC01200149087010BD00005800002010B500210120FDF71A +:2004A00003FF10BD10B501210846FDF7FDFE10BD33B5C1B00446214601A8429AFCF77CFF7F +:2004C000002808DD01A8F6F79DFF85B22A4601A90120FEF721FC43B030BD000017991BF8B6 +:2004E000A202C48FF0ACBE0D990DCB0D6D05BC625E3EBB33F6AE2E3CB9B11394ABFE813D80 +:200500002E7548DB63E24200D25D4B2B7F801122E41658B76D03986DADA84E103D6F9B1B24 +:200520008996AD1201F424432146BAE8B5B0CDA105AF25C035AB0F61BF11E9F7DD69D8608E +:2005400065E8F21E1679AC07654CD3D200E2F644C2153F86E5655AC695F9B012C504ADC4FA +:20056000F6400B692B35301525EE562E4E55748DD89F242FBA20471BCE07826BF8BB7AFDFF +:200580009B85EA8EC678F9C79738134791DAED4BA52ED32CE4DE4D8786AEB5CA8D70AAF245 +:2005A000E55A5790061717D8A0B7E4B55C9B60FBAB1C225CC29BF8D58F67E8923951D87610 +:2005C00063B9A9ED6F1B047D3C2C6DDB7F84FA513BCE09977B52F4AA6C4A7DBFEFD942BB95 +:2005E000804E99E852C996D02AEA96742EED7C447B46D26F10F7DC2BD808547B02B257D098 +:2006000085B91708D416E3A13CC0EF0F65D2DDCC681EE9A13A60B7A5B5653EAD01B7DE7123 +:20062000A8EA47F789370BBA3997109EABCFF28632D5DB05837ED1EF00C30BECAE21B319F8 +:2006400031C259A8C93C53F28D87389ACBFDE025827E9902DF87E3CB882E3C3B58471B858E +:200660003C618B6F104F17EC6BB33C50A186F29CE6CEA27BA296CB4D824B74532666F10DE3 +:20068000E013398A3A4C8C29ACC7DB1C0A09AF8A91014DAB2E6594B32E62400138583D01B0 +:2006A0004F220D549C4C0350C80564F9A4A563794A4B0DD86B6629A001AD27BE168D2E3E28 +:2006C000E554D1CAE3CC85BD2DE94529B12A083361E9C0F0E4D273CD48AF6BE4D052A0DFE4 +:2006E000E5B7C938563D94AF016A418946E999324B973D45320E179C43A2A6CF0FD5A09093 +:200700009DD35FC27F9B9FDB792B179967A06DAE18BB33AFCD0C25C0A97A3AE1BC964FA646 +:20072000D5DB48E3397C8FFB7A965C429B983F749F396176FCF0BD3ACF97E03BCAB720D97E +:200740007F9A545C99C78886AAA3BCD2308D15E9BA13B5833F0E245A96DA1C3BB4EA62C570 +:20076000478C1C4F335867554E5C92DC1B3F7A49A849044518C0D56929F7671D03B426945A +:200780001FE5EB99C1F9DFC340754CEF441BB32E0FA80389B19A52C17DD10E20B139F7E166 +:2007A0008DE46CDF291DA162540C9A1149B6EF503497C13A7F80ECF31A21E89B4B3DC5300C +:2007C00094E1A6189A4F6682A8020599F4CF9D2A5F7B8D042F3D3F341A60A234EED68A75E6 +:2007E0003569DDFA4F697A232E2A469697516F7F927D145C4CD2E6AA7D382FC38AB9787B1B +:20080000B495DBEC5CE40B2252930B4345A0CC172D4BC50CFE53B99837F853987CD0DF2907 +:20082000DEAD26D0FD31BFF76D88F9762A87D20170CE8EF97E7E91AA6FC1C9059C713A53D7 +:2008400057775F62AFB6498C85386843B7351B247538DD57B9CD003D4AC47A5C53CAA7D020 +:20086000EA14FC3E7338A1E7882B05D673B353F1CB7965B4ED0BB2AB0AF66E383319C69F0C +:2008800087217DC279680DA05E8590F558E1A00A3B7A356D717B765CF8FCA816B6ECE785C3 +:2008A0007F817604B8996D86E95724F4C5C52E3B4179962C38B3013E8F8A59C90F9D6E1222 +:2008C000BA57A21565506FE192939D0C93DA530077D5C175F891DB5356238F0FDF0D20EC75 +:2008E0008740B64CE81C6F9BD535A7108D4DF868ACAF3EAAC8CFC5E5795893CEBFC29EED64 +:20090000B0842BE915082167B7F3BCF68F09EC10C5162434E352D3CC7965AF39460707C613 +:20092000E474CBAB28720139ED31812DB9F498F7B4E05808409B2F6B9705E7B7670E52BBE8 +:2009400048B31FC6ED094926519A95141C1D8F5E4BFA930A357E8BD7B46EB1ABEDC02DD475 +:200960009AFF5069B46863EC39F64E5611B08A77A7A1C5014E54EA28EB6E94A4535BA07311 +:2009800099121DAE0BA78B23393FB1FEBEDD258BE8266841BCF11D7E0FA7531D11864E9B6A +:2009A0001ADFC3FAF147E91EA750A39A51E9E588F2BD22E2EC2F5FD49912056DDD807994DF +:2009C0003B4A5463643F90615E9A194D34D5BFBC39A740A7EAEB6EA1A4382D3D11D992A94F +:2009E0005257B192919996BD5CCE1B3BA0B1A6015C988403499D9D19CDD69DCC17B2E9F74A +:200A000030DB5E1A602E9902BBFE3F2C1B5DF3F25D3CDAA1771183F8ED4F34ACCF76D71644 +:200A200005E00EC619F9DC25645FC27A390B0A774F5C10E57C6C824BBBC27BB62DC10AEA41 +:200A4000FF66EA30DE92A7A391D2241A4404E2DC9A6560E6D506A273C9DBDD3010BEFD27DE +:200A600063A25AE8BEA8FF7EB2634B786CC2BE9A77B2DA2B9DA7BC670660BFAAC3E9A55DDC +:200A800093778FCE6E310A073C6B601DC0257D3BF1CE987FFC3A17881B7C643A667ACC5B97 +:200AA000E525A5514F26E2FD9F30C0C2EC4C998A5736B5B6F0BDEA3905D98BD2D7F80ECD89 +:200AC00017957BDE93B9DBE5A396D95B709B79FEA7804628710247170FDA876EECBFC7B1AF +:200AE0005328DD855A01CD85494D440E4BBD524572CD8F4AA0B15D43816AAD5533E5639ED6 +:200B0000668F95CCEAE11AA8D63C6F59F72DB77A4665DD7F43E7C7C0F210439ACCEB0E98CF +:200B20007D6AADB0EF7673AF37E9FF57C73B834E1876C0724F7BE51D6B5F0A64D227DFC63F +:200B4000A4633F0A04DE3AA7DA0F0CA0A3919B65414F472DDA8D8E17DE6D0EF317110344EE +:200B6000B5EC3A5DE389A9E34DFDA37F5848EA6071D12FFFFA17516A69D174503D81341DA6 +:200B8000BF39839885041C3C735D82FF1FEA4CBAF0DFAD924CE5E33293A4CE6C661C5CB7A7 +:200BA000BC331B10133B127429F9D93741E0F0812A36B5CC5550F8E43BB8E9F9843016D9A9 +:200BC000B4C76A37E3C64A54F8288D495881828F4D7B3D110E78B68D8AC79F02580980E937 +:200BE0002DF163D8E55EDDD95904E8AE42D8917DECC916A34CD699BE104749EA9191F5619F +:200C0000DDC1389D344809D2BC2FFEEF80DE5233286376DBDD25354F97BC67C437B0F2E6B0 +:200C200086BA429A232CD59AF04D381F23FECEDEDB59EB38FAC7184B4AF5D35983515A6AFB +:200C400026BD66A1A1D08003C90D2096FE28B11661BD964E179978D2FB20521967B5E1B10D +:200C60003917BE3FD302DD1CF2FCC48BDDD7209D0E684F4379D69746E8D372C18D17D0CE47 +:200C8000CB20CFE74B262E49B3EF5EFDDE94470DFEAA4C088D400249ED1B170DD0DCA4F880 +:200CA00070CD65AA2909500528B0A1F2E5E542741802CFEA9668019C2D6B06F850350DCA16 +:200CC0001CDE86BF2FB5E01B9020ED18FA6BD94F2C0F42BBEC6A50D663B909E556385440D4 +:200CE0007469ABF6AEAB4E2CA6757E9431D108DF2C745F27325A97E861544384F53436F58C +:200D00008505F5313CF954B5DBD0466BF36D5D445058A17D944A54AD88890891F373FABB1E +:200D20002F0EDEDC341623D2393C4CE137BD3F308A769F96639E3F7B67E8E460BA92CC5C81 +:200D4000A0FE59DF56DD9616C028A6FC800F0C9AD07A712B5F6CB0799EC8B4268B452E36D1 +:200D6000E5BC2D19B6EE07069BACDF60AB6C84BB3E04B32A12AADF0DF9676F53041ABAA39B +:200D8000F7D7DFF17AC6A80B4117A305E29362102854D1F2F39A93381E83D3575206FDDE46 +:200DA000BE9AF50DFE43BC648A89DAE7ACD944968AB94D5244E478DE796E00AE7D2D95AB66 +:200DC000FDF0DA0D22AE5EA548CEBC164D7BBCFFAA40C01EE15CE8D512FBDA040BAAAD4CA6 +:200DE0005E226AC4A577A6A917BF8997F19BCD60C9710230B8EB7422D76A4F29BE940F5C10 +:200E0000B5EC201430FC111AAC0FD6570F0CDDCF714B26931E4CFB69DD88972200E5760932 +:200E2000F5EEA7CDD5517A6702A70591CD70CC74BB3A23B944D1EC12FCDF17F73BBE54700E +:200E4000943BC846A3ADD2C9F20A001DDE4763922D4A4DB5B80D18AB5DA6A1903077D94F93 +:200E60000834A2F4B9D7A153B62C6468ADFE8EFD161CBB41E77FDC1DE26EEA1106CD180D68 +:200E80002B4119D86135E8EEC97E5249F7E01D95FA852EE8EE4E7294D1E1A08FE2C81C752B +:200EA000A4F213E2852AC0D726E64314F9378E1F4E0715E9BD0C50F88081DB4D45CB62869C +:200EC000BE137F6A8780720E9C5AE1109614EB6A698AC1101CF0BDC326826FC85D5EFC8481 +:200EE000676D41826B772CCD1DE88BC709083ECAAB2421872DE9E8EBF97217D91C81BD6497 +:200F00007906EBF32C76A38DC5E771FA58CECE38E0765CDAD35335E9456EB10422218ECA8C +:200F200063E76B88A5C72CA5726444531F6419C18411FBD3CBC61DAD7E003E2291E6BEB8E4 +:200F4000A09C8AB6B9B547FA20BEA4F1B21DBB990C73A7CA01B736DC2AC95C2973679DC265 +:200F6000FDBA671018904FE49014F7EEC14A79280F9DD9851AACE475D1C917840E0C543532 +:200F800035E1C976EDC89B7780F49319CEED3B3FF98E84502314A599205F981F6680A0CE86 +:200FA0000558EE4B4F4111AB4CFD88BC77AA9219B880A9689EAA0E30F467423C1A5861D8A3 +:200FC000F4144BC27D89D6204C416CE9C4E8B99FF7BD39E56E4A8E29BE003637CD97FA9CB4 +:200FE000F052AFFB98FBD67D550528B004E714DF610460D1179B9C400A9F3543042E65E74C +:20100000BA2EA2C67C6F45E9A8F9FD3D3EDFFADD6C1C50E7F6A46C394B2FC3E240DF40809C +:20102000354FF0464A11B45BCC0F83D99DF7FECCF017480D5C9319636BB20E3DD948D34D87 +:201040005D98787CDD0CE6CDF040FB7AD298C856C3F71AB97431F6F1EC6079EE343619C6C9 +:20106000F09B9F516200A2DEADFB2A08B86D8062E88FD37FDF86F37A621B4B347376BCDA1C +:20108000654138955C052484948A89CC823EF6A4FD9243FFC3DA24ED33DAFA9BAE76F3D6F9 +:2010A000CE618C502983F10CF9E73D58418496B7492DEB4C6DEB74BA8AFE59FE5AF0F08524 +:2010C000CCE47729A93F0AE1BAF580686BAA7C46636008084D97EF4CD0D9F3342F39D6BFC0 +:2010E000508CE3268BEBCCE1A5EC847F8596A52C2475015746437951C9FF9F00AB7A407ADE +:2011000083DA9384A297AAF160F490DBDF5E246C1EE5F7FB0D0E2FF9B904F45703B5F78884 +:201120002E81678B6D791DAF96816B853BE05FDFE447F1EDCC5EC71834C947AE871DB9217A +:20114000C2A9A9B6C403C57F7B4E049E31271C303F767AAA959A51FC25F59264C9E1A6E610 +:2011600084CE9F63C468684849B940E93052DF2F5A76461A4320004EE19DB48C16F99F96A1 +:201180003A50C0CEB8CBAC12DA0CAE1096B5C80005F23F572C1CC9E96FDECBE8D3D7CEF34D +:2011A00051525B1F8222BA4D6D7AF33D1C6FB39E1E0015B5717FAC732EBC9E54CD4F942EC3 +:2011C0008E833CBFFDDF71C8CDE7BF0EA99833BC062CA02D6DCA092706D74B9EDA53949CB4 +:2011E0001BC05546488DB78726D29B3CDDFDE4A8CA1B39E13F5388D4668B90ECD66B263C34 +:20120000D5A4F019B6C4F680E375877D4E2C1DD73DDC56D2991209E14821BAFC321483963E +:201220008846C13ACF974FB020E613C4637B57D38DE35E486C45877E052F7B3F2B66BB9500 +:201240000A97089AE12B0CD3C895A51DD1A01F34C55C3D1ECEFB481D6558559910C83A37DF +:201260009987CAF590419EB45F5A633E6C51569F0075BC159ED00555C97953BD24536771B1 +:201280002E30F81ABBFA823319BED338F33F1721452546AF6DB868A234D5EFB1C96AA11805 +:2012A00039583EEC423F6C59CC73AB89EEF5682A9F0D36603838492DA7532D5A52E6A8C6F6 +:2012C000A066E23AD603DCF97261D5E4FEC6273EE0DB87EAF8ABF0ACBA3F075B666DE930D7 +:2012E000A0D2C3CB2F2CFFEA324E1C9D2688BF0A598964E7F4C030CFF2F78836D27A889C03 +:201300001903E113FE047A4B57FCDF5EBCED0E107A956C1205F45F704A3A55DF18BBD77A6E +:2013200067AF706B8D6D4805DB04DCF214532E33BB36F4EED9A119AB0026CC4E6B1E149979 +:20134000BF72C3D78A387F605F230D7192584EFB521B6BE2F040DB02E2466F599533030E5E +:20136000FCED2DDE33900847070A0A6795D4DCC98E837F732453AA241B4029235444B34756 +:2013800022552405A7C1DD67AD44D1974FCDDE1000AF4D81FC8C6CAC25491BFDC66E04962D +:2013A0009991A989B090D65D1CE166C48AD14080095B4A7AEEB15FE96D3C4F5F639DD01EC8 +:2013C000C2D23FD2F98F8B8C1AD9823282C57B460A0EA9CBEC132B1481C8019AD99820F8E3 +:2013E000B97CC5003D9BB5CC871D2BDA9A3D88A7070CBB2B7802F3E314B100306F108208A4 +:20140000A8CD51B265294762FFCDA07F9E72EA56182B99A8A9FFC2730D54B94ECC4B464F6D +:20142000B1F99147768D87081CA697F84B135A4793388FFDD5AC2E2C1D8861D16627A8E228 +:2014400037FE24CEA260AC4E2A7039767AB720E694B6F698784C8B30C0313E5C862D2A2BFF +:201460004F06B051738002A77BA14D852A8EC2B52425DFEDDE6FC2B1176ADAFCFEC939FC35 +:20148000C6C25365A06F7E016071FFFF499829B07839ABCC37F8FECA9CDAE4F1B414A3F32D +:2014A000E7696D38F3097CD835AC083A42D6300288ACF056F8F14FE696F1D42E098A0DFFBA +:2014C000638230B1218065DD58BDC8B96CCA25FD5D0E1AC96A085D1D06701FD9E85769A283 +:2014E00034BF040B29BAFF4527CDAF022335EAC719C29CDF1B3054C025E8ACA2A9E8DC8E0A +:20150000A713081BC2B2C5F7454FB14E7468374654A0DAC5DF78C26D519CDB5BF658B13067 +:20152000408FB36F05A663E7F846CBE06C07309F8D8B0FB1BD23659B7401443A6AE8F80C99 +:20154000C5D36764006F8DC27C0074DED5D775EE0AC3168DBD0B805DDFB94038644539C3C3 +:201560007F3836F8E47C57CA8C4D6F0EA961E26D58105A8F91B460EDFF82A36D60610AC84F +:2015800064165A532371C4A07BBB451A12E06B8B74A6AC0285BF7038D855E701A944853242 +:2015A0009772D18A21D94E545CC8CC84010D59BB7BDC192BB509C87EE986256A07D4DF9CA2 +:2015C000D48120E5AECDE56BFE5E8724188D14388CD2C353719BE0D49B377A5CADCAFC207F +:2015E000A64435EFD4EFDD5BF1B0C576C0BC71ADC468E789A072A6C375744D4EEC4B9CA559 +:201600006DBBE3D1EB23EAB285B07A8B0B9C4CBD11338219BEC0747B6884A1822B174A3A39 +:20162000BD7DFF836CDAC7EAEF19E66E780015FB7094CABDE12FDCAEF9CA3A91F0ECBFF4D1 +:20164000BDDE97645ED33E92C3D9E115146C3CA514701D9624449E7094F5E7DA0A169F3911 +:20166000BC4D668F3DAF461C3423E208BC3FDF3543B3561EE958757E2BD76BC2113AB4E81A +:2016800089942B2277FF0C67F8A96A65EAACA8C221BCEA9532BE6F938561796EE454BB2257 +:2016A000DFA3317DD5ED837EA4300DBA5CFACA4E8380F489F1C5E1DE98F432105FAB1FAA98 +:2016C000E8D87977973BF48836145DDC6DE6D001380D0530E30031A262621991B9607B2D06 +:2016E000D9F4B4B30617632035CD8517DDB94D5C79803264F2EA8D13A733C87621AE914670 +:20170000B50719272FE016D6A821A06CFA1DDF6DE1B438A2DD8A6680FD20A0953F9BD54697 +:20172000D00A348880B08D1C74EFDD4B89EA34E1943008D177AAEAC89FE0676CC98F8B3F43 +:201740006A937BC7A60EDA19B7084A8FA9E99C21D0D8E9B8EB7257967881DD7E864EB37DD1 +:20176000618D9E6DAE86741F342D1CCF77D95D992C0023F956B579FE917C725CCC3477AB50 +:201780004A32148AF3868F8FCACDDE6131E2EB1010277C48A1B9D35EF4C51F455BE5AA9E89 +:2017A0003CACAB0E1494FC09E8E0551468D44CD1B94D20E3399605BA96996EAEE22EAE0EA3 +:2017C000861A2D8030C2B6B06E65C678F47B6CC8EA9D1199817A174E8FF3E66D65B70EF030 +:2017E000697B8051658FB206470980FCCB305FAE8979470AFE17CF2279206416DA5CD581BC +:20180000D821E2C71FB96FB7098E616EE6BEBD56ED2BF632F4BCBCB7C325364CB6F6FC6234 +:201820006EB3C8582EFED5B4B7E054CE37E4DFFD4D7C2222A94D60C1402EFE3C3700ECBF54 +:20184000C72571E1827FBC191FC16551F9C6340984F3E98A235E2558A55F9292D08550F03D +:201860004E79AFDBD1C9A5BE25D4CFFC0AE0AE1C86DDCF77CE5766D5805CFC98FC86C4885B +:201880005BEA514AADFBCDA908BDAB136F4241E87CDE966914EA9AB1513A1F528F94CE0F4F +:2018A000D47C8B5D9461440AEB7A2FD3DC523DDEE82AFC6EF0428C1EC25E7B83C2C6A82A2D +:2018C000F216065960614FA2A9A9CB6F405B4241F00B9D1BA3A6711BB0D40B294C18879387 +:2018E00088BE23C153DDE507220C421B8B358009B2143C101655B1ED2EEF5497FEE6EB1DBF +:20190000231F1D872C045522E269582404F06B09EB94BA3FD0E6F5D79A021972628DC00437 +:201920008782A909D4D175CB96ADF64802ABF40B1B5FFAE244FF2E8F78F201E9F11DB45B13 +:20194000FFDE70002EC7CC7C15473CB8DD9788C66369B43EC115D3C5377334C9D4096F2BA1 +:201960009F0CC2BDDA13E5A4B3829CAEEAE981067E63F61BD9F7656C1699CA434B2514E437 +:20198000333F231A34D19884F83810BC3DC424D81CB44EA05BC91989170AD2CD864338C871 +:2019A000EFB6C5A67C752292EA52F2591E250B91E71C7C1BD7DA2D1A600AB816BE267BC221 +:2019C000ED7CB861A364BD05F4F5107AF825679A5A3E944495425091AA5B19D500849B06EB +:2019E000542500E3F1AEE3933495158AB6A01D5248A32D11D9B6DF89BC93DD4B09AE3CF8C7 +:201A0000D3A82C0270EFCEED3DA758E030FD348B9BED08018D763C39683951EADDF4A4A7FA +:201A2000688CBC2408E915717A32CAA913285BCE6239D69BE8E77FBEFB79C7758C417E0ABB +:201A4000DC53A0FB625BC0D50DE9925D68AC9EE5EA84CCF241D75BB5F52AF1914B618F8A34 +:201A600064C58AB3F0066048CFFBD9AC886A32A685EA7D36528FF10440892A6EFF93AC4E64 +:201A8000609E7E7E2F1178E7FFD738301B600B9C1CBC8FB6516ADD21EBBE85CB982A87A194 +:201AA00061EE363DCDE36B044EAF2625F175B3E8C5A539BA3E749A4C7E46FE397F44E99FC1 +:201AC000B0DD9BB4172E7CD503AB48CCEBEE1E84CC7334D0C0CE95CB6494DF292CE3F073B4 +:201AE00094EBC01238F48D0F6DF0F9E01B589EA7A52C5E299F9A19A599973F9D4D6A480B7A +:201B0000C1B536AA2021FC3FEFFA37F58DCD5E6ECA64146CCB799052F8D95843F6B7747DDA +:201B2000DE6AB75744E939509619E3873646EEB4A3870576AA0DBC9F4BFBB7173CFD5A30D4 +:201B4000AA532AE9C75229A59B63D30E6D1F11222C847253131E80CCC13E427363CA8C137E +:201B6000AA48DB85175E22DAEB2D03D5B4F6BB87685513470263A98AFB07ABA37FF0120046 +:201B8000ECD9794C5106893542C6C4A1C6D4268500E0CED4984590BFA373DC000D1027C14F +:201BA000BBB77454D720C6A59E0158804261B176A1F604933644B2D483C76C6431240A9B06 +:201BC0005AC6CCFF1205142A71BDE745627F92CEB078B8A875C33FB04E5B23211F4ACEA7B0 +:201BE0007FC2B8F8F1AB5BC757AF29544C17BCB231A5A143AF81501D78799A610C0BB1F6E1 +:201C00008718AA6A983A6E642FD3639FFA0AF4F28DB10397831643F87ACE8BF519913B71B5 +:201C20001A9E3E7E404AFB3A8113C3C3382A6255C06258D8A61B04CC434E5D98113EA922BB +:201C4000DCDFE299E2A61A6C439E63B246B106BDA989760F6C30F65B8833E7849F0739EAFD +:201C6000EDD5D2534B6A6DDE86945238F225B2F01A9CCAA14A5542FA9D28E2697C5AB59BEE +:201C8000A4E029F591D827AD3D75E222FAC38AEBA0C25DEDBD0518203A5710306E62B4CFB3 +:201CA000959E94F97DB94B29D72850C8F283DA6942CDCDE1E851509C42D682B5135D8EF4C8 +:201CC000D5E5F3E56478DD0CFB87758333038CAF1673F5230348DB7B5A1D3DA11160DE825A +:201CE000B083A956A5F9D71F29377B513FDCCFFDCDA0EC44E05CEFE598228DDBFAD3F0B3CC +:201D0000EE5BF783364FEF7C468153794D3F951B6CDE2D8C0FC4DA3AF2522FFD437CED93A8 +:201D20005DCFBFD569588DC6D90D9EEF95E0D4F0F3D6ECAA0F8B9E393CE2E2C613A75AE891 +:201D4000CCD393D870E83902E2A1197C0EF85F48B517DF4B00E0874A3F34179EF59766E27E +:201D60007BFAA4D46CDFD3ACF75031380819EE2A60A11D0900283369743EBE6AF9C9EFB697 +:201D8000025288CEC837041D197EFA4930545FCCACB19C890AFF8F93BF705646A81C6C3513 +:201DA0000A72FE2C6649DC1BE3861664D3F15D53AD8508A7D4D84904E97432645FCCDC8329 +:201DC000858ACBE6895F379A5BE4CC9EB654C7A51AC98FC183483216B0652A3F7B77DC5188 +:201DE0009A9D32C2BE8FF4692EB41839DDC4AF835FAEE8B59DAEE1E47CAAD1395CC872C6C2 +:201E00001CCEE3072E0CE919613D1E5091E7533B45E03C155C60E9FB1D56706337FD863159 +:201E20008B232215815AECEFB59D6053536AB7EB866C958F633AA20BE7F419A08396DD4079 +:201E4000D54DDAD8EEB26C0CA4DBFE02FE8DAA9220693B6CD06339D0A3233FE10A352B8410 +:201E6000B0D0B6678B0297421DEB31F001040C3E9F125C646A146C2134DAEBF49D654CAE82 +:201E80003C1368B0DA16F2A1ECC85496309745A4761917F3ED254BC61D5DF19770F16E700D +:201EA000E5B705621E6BE9E033E49B10650389A34152609D38B111F217457959B6BAE184F8 +:201EC00030DE9AB94CD1A11313EE3CB2BB0C7FB7F0EF3ABEF7A168145F61EA3FD31BA67A02 +:201EE0000A355D4FBAEC81BFF568B41798D004DF2B1D1C85FF78500D2A0044C37C5830D9D3 +:201F0000AB26923C22A6077B84AC8B259C741E9BD28E7D46EC7B8BE96BEF7000B80D5A0A3E +:201F200089BBF69FAF524484B9079A8498944752DFD098AC0F136D541C2002895C2913C265 +:201F40009330875DE0020CA361E85D0A3467F6A42013C8F6A29736EB131EBADFEAFFF2A0D4 +:201F6000450A089BE291FB75FC3E48C4CD5969A2B412054E521BA9597434DDD25220925ED4 +:201F800070165FDF7463520C34992E7356655682C1272F4EBC611EEAF4AABFE837F510F24A +:201FA00034F873BC4683E1861F0E3BE958DF7CE126AB9B0E3EAB6EFBF15ADF484F804B1742 +:201FC00090E13BA5CA26903ECEEBED810E61CD605FA3DA05F15AC16CAEE83FD69A70DD4FF5 +:201FE0007B1CDC5128747A5441EEC3BF0DDF2AA6A429CF4E779481E36183EEE2A60B87D130 +:20200000E792DC11553D1D3AA8823A4FAC0AFF633E07149E6B57CFD5FAF20B6267C967BE9B +:20202000BC35D0DE635B0FAF08981F10FAF1211FB59874086387F058F96791A2B3EC393FE6 +:202040001D540497A191237B95E2F5463AA4BF2270B0F6DB96FC66ACF4B48173B8E5033A28 +:202060000EB492DA4F781F5F8E1004ACBA945BF7DB3A9FAB19CA518FAA232AF2FB4BA922E3 +:20208000D640899C089963501E8EFDB76925848C2C844168E661691ACFEBC1F0B752E5FF38 +:2020A0006B1F302486F2A263CE6ADDE6239B8D95E7DBA46992D6B9A46F279A1CDA6C1F2283 +:2020C00087A24655AB22B4A0DE5FC526A483CBA719D1DC43CB2624C1F938E846AD005855C2 +:2020E00023C49A87E79EF5AC43431DD23582242FD6ED2B5BC6179A71E250F8898182FADE74 +:2021000058C225E1F5E3FE3E40C11D43ED9DB123738132FAFB8184C86FD6E2EC1DA41A06F0 +:202120006A4FE8339086DF9F053A792486F617B745B61FEE23204819FAB22A4D70A9A7146E +:20214000F46917CC64F9C8039F000659EDC25BA2C94D833F65D86D2D670925828714E0CB61 +:202160007C48FB79E5C983034F896341AFEAC1F8FE9B5ED9B5CD19D21AAA90371A8CB642BF +:20218000713604E8907B399664C2A94A0CABE125B989908B5A3EA8FE80F0D3CB212F15F2FC +:2021A000C159B223D1067A77AF0DF6DD2C9E6E6700C37C50F7F9FBB443E2FA06CB6E440169 +:2021C000EABC65051ADB972CAE762EB73E6D72C7B2ABFCF5873A1E24C49E40C13498902B0F +:2021E000A95DBA2DB242C1E16E21C46FB335B73E7063E41D53B1C4D84CE73592BBA8F19566 +:2022000036343B82B24ABBFA925FB2DFF9CAA404665EFF438480FF43460197B431EAC93601 +:20222000B705538B2554CEFFE7AF8416F37976F0980AE8337BFCED9B3DF14B86163144FF77 +:202240007D9A106A85ED62B231A9BFEC65DE34D53F39371088453DA2B93737D4C04B4A33A8 +:2022600002FDC81DB8BF73A8DE4394F175ADE41244D6BBF67BF28FFE9AC18A4F467CF94D29 +:20228000D3ABDEFEE6FFD3DC66A45A19A12E7EA392404468C64719664261E22588872116E9 +:2022A000820BE2E49C8921D40374047FBA2B4FBA04674978CAF5553D187BCEB4C57B6D8208 +:2022C000C740A61F3F76B82DD53B017D8E2E84E234578AF055CB7079567097524BE868147C +:2022E000633CF217A8347C14DA617024CBDF706E1F9384DD739E88F12BC0276A68BF90EDB6 +:202300006DC255D7369B7ED72267BF29C01CD81FCEE1D10B1C7A2A9C9C686E94FBDC4D8661 +:202320006CDE31F87EF26FDA540AB6D4E52679231E2876B9967C1CC733AD3D4689FB9058A9 +:2023400093107A44DBAB16A24ADA1BB80BDE8F6DEC5AE37CB7127D7CCCB8BB751468DB266A +:20236000326FBF4DAD03B8A032F22549B8D99C241C7FDC943A38AC0B8E88C9CD41B5EFF10F +:202380002DDAEA291BEA739BF89578A35C96CAE3904C885480C1B84D5F6F7A4CE55CF0DF27 +:2023A00046487F1D763864082A5E52D8083511E1D78DA19D2390AD44F5C72FB38629B7C0EE +:2023C0002A302797D16B419E6D7F5B1A61AD5C8378413BC7D73742CF473C271CA4E3CA2E5D +:2023E0006036B24BC7E689CCA4CEEFCDC388B2EFA9FD006D562CC2AFE85E560B715F5D89CB +:20240000379233E19B134ED6C27A71F5EE52F581143648811043D78F6BD85FDF856419F373 +:20242000A27379AEFC66165CE85C86654044B12EFEA1DB762681CF339C81C894642BBD2B71 +:20244000A2019D303C7098D0B099A0EC8E02F8145D37F10E8B4574AF535BCFA6EAC741608C +:202460000C595C70D6773679DC7965166FE0C6E56FB1C3D856EADA58B08A863238D6858D26 +:2024800003C46B1811432EE2CB8C2A0B38A8BE2B222A536D3E049ACF898AD4D7BA201D9B32 +:2024A000B56276FFEFC9D54296F6FC68EB70BCC5A97A70986C385DFC64AC4ECBE61FDBB212 +:2024C0002C8C4ECA21C3CF9A17EECBC3C3A38E7B47FFFC1A067AC537F402BB4C818A615349 +:2024E000E51483DAAEDC8E1B15C6A94F3DF9F0447D8B6EAC520894990A8DCD0A88D494A56A +:202500004774A53A87414F218927A65C950A3375AF4774040550240E87003325BB5E26D508 +:202520003B0EA175C4F84F1898BC938C719EAB8FF14640495D8F2E25858A39D2D3EC229DC6 +:2025400067E1C0F0BADB3209F8A59ACFDD14BF72181CEBFAEE65ECFCBA5325D9EA01DE0A59 +:20256000C2E7C94191DA746FCCD26AC2A9DDB8BE7C341FD318DB579A51886B83BAC512D1E5 +:20258000BFB74E43F140E2478246A89F8791823E907E0088450AFB3EEF6D019A25459F864F +:2025A000E91ADBC0D1F800C0997E3A5918091D6A8A8DA69F74BA4B826A8737224FFA394C33 +:2025C000EED3F3B6862E69CD7DFB83A00498E9C22499DD3AA1879085280F30CA0715DD9CEE +:2025E000C710CA8B641B3D53FDAE3F0AAF3BB9B406DEE816B2F20FD460F76187E2509B825E +:20260000E71532505DF6F7994F07BEC223DDCF2A7A6CB36732609164C8BE8EBBBF82F9FEFC +:202620001CA36544DFB12F6F968EF2BBD5F230AFA4597382AAC4A5F7391530A3774A191482 +:20264000461E7F07B69F0C3EC360795AF74593AB240424D4BF9448192B49B96F631B99EE0C +:20266000C8884025C4EB7D02612B6FE987E93A1303710A4286571558E99C24A9A15244FD46 +:202680001D21F645E2751D36238D16FC16C63983F89571C17A90AA61B14224911432F74ABA +:2026A0004CA07F5645AA9416AE77A426105A735459D3D0863081BC09706E5CBF40CE48D584 +:2026C00026AE1E49BA186C5B7E4FFF5BBA17164309F977335C3F75D503D9F129125423DCE9 +:2026E000E1A9591B6253770609E9BBC428F29DC931249B1C8824992DCA789CB6CD4811B2CF +:202700005DC747E65A1B99057A636954258D95493E6F84279FA61D1235E90B811F1C34FF47 +:2027200008058DD002AB07EF3AA93D9005B57F9463E8E778465E832F6C35F3FAD42B30EC66 +:202740007764F3CA1C812DB8056A83A21939E48652DD16409E4E21C484FF1092C9C486037E +:202760004365284FA1682C9D348169DC310C98497BAC3EAB6F2FE73FD4BCFE763D2816EC11 +:202780008985260E307AF82A83F5D205CC5CFD01BA1335EBA5604D13241F0D50A72B3B4E69 +:2027A00051A538B1254C2F363815782D8AF066366515B9C7F348812BC0BE51B74A7BF72F0A +:2027C0004D74AF5E1314E8C1D28947A6876917DF27EAF0335C1A1336D12018A208470EE151 +:2027E00029DBE570576697DBD8D0AE6B1118B51A9CD19BC1872E0C8C97852097DF701E72D0 +:2028000053A8DA1FCF68C58177D4708CD174AC16284572EB3D2F548D4E6EF718B5F2A5E0EB +:20282000AFD2F36B1366462C24956DBCAC4A4CECC14C6B614B98B786F3352E408CDF1DA304 +:202840002B779496B423FB7AC78E616818B2042921F2BCE2063DEC07FB8ECCB466249EDD56 +:2028600041807E661F4986D14986EFB403C78C99641313CC92F0F3071AD65958927F607738 +:202880004BE922231D369B7399196F43FCDB967FA8388F69B2BD1A0826872AD344CBB52710 +:2028A0004294A64F13511C0EF28309ED0BA6188971F4B2EA2ED005B75795BC43B14FA3D9E0 +:2028C000099CBCF6DA2396A981E9816811D01DAAC3B031A31931C3189C7AED62EE18D6CEEF +:2028E0001130095D5708121EDEAFFC8769B6E45E24FCD2CB5D18EABCC42C5C8BA04F4498B7 +:2029000091475E0C045C9C3C6874DD1EAC5D7EB228238DB0F9FFE682A7B9D72FE0B4C9146E +:2029200032DF77B91B38371168F737412AFC245A51D08DC650A660CBD9A251D08BEB8046D3 +:202940003467B1A2FC5AD2D17502F164AB3CBB808867A81EA349142F89555059DE15E38AD7 +:20296000FD19C3B4EC5F78AA30F5179A25B3B19531A23DDB164994A46D0F71F4623E8E4197 +:20298000644B861D47848E8580A2975722851E0D907B184D2BD6C8A08C0E5921BE2099BC05 +:2029A0002A3B257FBDC2C315B82632FCC85426526F0A688229EAA4AC724DE5E4F26FF8E987 +:2029C000AFA045ECCB0AD5F2B461B553D0D1595E7033DDACF630C3A660FBA6BE2E8C984753 +:2029E00060589097EBC6922D4B03D573E756A1B75EAAD4A58F3A1AFD6E35469CFA49642EA2 +:202A000045E10A3E31797A484F6F99CF67BA7A9A92D4583E0A6973D3FFEE8ACC1DA5639BC9 +:202A2000768A1220650BE3092C957D7F0E67F539B0BDF1015DD22B31464A3B1A920CF2DF6A +:202A4000164461DE38299BFB5148553A91710F5836927730DEB675C71F91530C3B167C0832 +:202A60001994D79F17E878CF71AD9C819A6DD34F1B3ED1C400D6149A33D7888484B0087352 +:202A8000FD43FAA598F2DE6A73E5F3E4C0CB5B4BEE132BB9AB291485C32248F29ECFDA5914 +:202AA000A2D8FDDF47F70084105E10D2AB8747A23F7299AF1D87C8ED19C4A66E90395DB179 +:202AC0007C2537B354A807A49CA51A01CDBD7FA393A81131A877ACFC7C2C55D2C87FA1A21F +:202AE0009EBFA5CA2B2EA9C0D82C4A1E3F1752D13CF96BCF9D39D25B207040AD794C2C661D +:202B00008D0A3B7714FABE2D154E4BAC608419071CD0A4B7029E39285D70CBE3CC706112A3 +:202B200074A9E4985B309BA1721D967EF0502CDC7CBAA26BBDA3B12A639612B9BC6734E2CF +:202B4000C2B9F9B602A4D227053930D50E5E00F03FA5046F1FD7C9481EC0ED92C0A2868AE0 +:202B6000F2455124E93527053F338D8D76C0DC01B806708BCBE68C1EB3B6FC24275E465EFA +:202B8000BE26574D83798A7AA8B7AF8C69F0FDD9289B3205EF3F04E7BAD05EF45CA70039B9 +:202BA000D03D3446AC17A49E3EF48343372D81F6BCDD6CE873B423114ADEE6C01A95F81ADF +:202BC00021C061C0B1F50A47250C8D6E1526CE6C31797C62E8408BC36F9051F23DCC7FB1E2 +:202BE00093F914064F0F65B1EC65D3854CFF5A26C6DEA50DAFC918380CAC71943033E5081C +:202C000075538AB40477BCE19DEDA5421DE279FC7817DF9087128A66F936546FE9FBF7B6A7 +:202C20007F864C57B8E79A7A8F18A3C0607AE7EB7AF8E6BE1F648E08646F63C3D95EF670BE +:202C4000E153BF521A5C68F2E52A79AEFCDBEBE73A26CCC88E747B4F9083B776A3BA4ABF1A +:202C60004EDDE2A76BE72A4C7551A3C1952905F3003333485247E0A920870F9367FD4B38F8 +:202C8000C835ADEB8C572953576ECB3A9577F9FBFD78EA6665E2C9F9F586EC95046FABB5D9 +:202CA00018CC874CA6DF0C08D6806C4B5F1F914BA926D564F80D4EE0D3650DC80724BF46E5 +:202CC0000DF949EB8E604D2FAE8BE0884ED8345B414188C4A44230EFA5E9315D14906E1FDA +:202CE0003F4D6D747EF8CA5331A2EDD64FD713268F92DD044C80695D25A4D245E913CAF8AD +:202D0000A138F7080EEAEC42A607788FDDE597612C734F0C1B117EDE282D41CDEB3AF29DAE +:202D20009072B14DD6AE0FC28D446F713904D9DB8B9BC906B25C4631686430DBA897F4EC2C +:202D4000607CB5E2A3C8361801674894E2535275DF80367DD7DA8A43DF7763B8D03BFE738A +:202D60004F28201173FAF350713457CF4C52AD9DE38E85325C70AB53614EBAEBA138765063 +:202D8000C7F8089550021C4C9F3C47531C4356CFEE87EFA684096B6C1ED490E91D59D21BE8 +:202DA000F44CA5173D4EF0371DEA327230C6702641D196E08F68BCCD54D796B0D09BD13247 +:202DC000FE49B8AC73368E68B06523AC68F116D86B72CB43E718D42CE083D50FF4D25D1317 +:202DE0006EE93577EC1C1E8C202B7E7C418F5B2B00D9F0FBE2ADE4CA2618065E97DED4C9CE +:202E000006D034AE8941E7DFEB4D14F5CDA19DAC0018308CC6EF0BC509BEEFF019E044EC4A +:202E200062715FC999F511F280784BC1B1B7B6C111173D93962252FB1A26A16971BAB625D6 +:202E4000D54459A327B311B89AD0052D2402A33B22B102BDD83C2F0D17A81B2EFC5F24C6EB +:202E60005A84AD0548EA328384D0AADA6FEA9D5AE4AB7E7F825EC144D66C5AD49EE779458F +:202E8000F27ED07E3CC99B734EFD0101BD6AD0C02A3B752D0C779F85E28125BA5C6F5BA6A1 +:202EA000F132B48EB5747E46CEB71AEE388BA2ABB9832CBCE6973D93B83627E9307ADF58D3 +:202EC000A348CECE9911E293D56A87290054802EF00EAE7B3836C77CC290CCE8B4A51734D9 +:202EE0008B5EE5AB9A514D930CC183F6B1208FDA6E1762CFD830D6EA426F95D3984C64D956 +:202F000045D9A67FE33C570D84B76A617D3D1796F9CE216C42D894112A4FAA690A9984BEFA +:202F20001774C6FCA458F243057F6831E85CF4F5BCBD3CC1183A4236268BA89A72C614E268 +:202F4000A21BD47C97BCC3C97464597129BA075882186FC519E8FC1DA8F0D86963FBE7E0BB +:202F6000BE7EEE7486B72498BBAC4F77CE9B4A287E1014C9C7192EF67484D2C126C41BAB08 +:202F80001AE894C15C64E0731E5581E27C8B3A27E67B88EE54610472DF50BC791304924E2C +:202FA000E9F40178987F2469C5FBA1108DBEEDABBBDD80B2B8BD046E9AD37CC3D25A0D57D6 +:202FC00094A923A8BF101540039F54747194F05066F3C31C3B91138EDD04F843B62C3CE94E +:202FE0001D4242A7C053BBD2A9DE79F8ABEA02AE1254F126D50212BC9805F57D1F15BA8FFE +:2030000091730E0EDC624E7ECC85D46E90BF97632722ED8931B2187534293C37C881AC8531 +:20302000392E15C13E73FE15B3C225DA24FF7887624FBD969D0A54C694B0E73E0DEADEA056 +:20304000A6E30A5235D95A9631CE532FAFC10A3B224F8173C4F330623F9A9E661AC5664C3B +:20306000C824039AE87A60F6E5527F5A73260E4505D6704F16C9CDFDE9563537F59BE0E8CD +:203080002C5BD065987E623C1A66129DD8F3D20DCB9E2AD7C07AF1AE0C04E22CDD9BBA2034 +:2030A000B6CCC3B1B22E5CF47C5B096AA54E0CC9B417850D5F8A6A9656610D61D05E37DB2D +:2030C000DB162C42B3B7F70A5E63BCA395D733E67B7703D315479FF4FBED8B3864ADD88FA7 +:2030E0001369A5E0A628E4EC83789B6FF9898BDD0506F6AD021F108CEB1A07DA8F64B86ED8 +:203100006321E2BEE29214E8B59A2236458922165833A25610DB1E7553DCB540FC9696061B +:203120009B2C529F20C9D510C7304DCDA8FA2E5E51C8F9B7FA20872A1B9008825EDB11397E +:20314000072579E44ACC956CC9B70E23B124E8F2EF84AE01A93E869D1971C910506EB976F3 +:203160004EE9C80173AA114999D05E0E61E37B655967B447EC976AFC403E6E1211209B6809 +:20318000F6A9A2E1C0C3FC3A7A5B9A39E60DDF953E907FE9BF706E3201A0690661C203F317 +:2031A0005982373694143C71DD36FBD817926F3DC4CDB5E7E2D0A3C70438C91EF627E027A7 +:2031C0007EF363B710D3CEA60FD4133A7C749C4C71D3ADC13EB1F21CF889A6BEC342A93E85 +:2031E000F3FD3527EB66929F88609AB775D6116A9C65929E88ADBD2791A8979D04641E6D58 +:20320000AAF9E2EFE6119C02354063762518031200DBB25CA438BCFCFE479A1E33048F15B0 +:20322000F659AB81702EA6394769CB61B5DE19AF751AB3792C323AA8A0F6AB90DAAA5E0DA4 +:20324000AF7E7BB61D253F6FC10266DD6C1F2DB1E4BB5A01D5DBBC7544E0728D27929E91CB +:203260001CF97A5DC8E68122F644BD46DCF46B9D627ED586367802F38A5F8AE87474BF0418 +:2032800061A447295C6664DB6223B0C9BBFAA8D2C8EC30E7C5BC5A731BE281466E291948B6 +:2032A000D754F42E3064D6ECCA30923155A015AFEA4566825299549BFAB01F70DC0FEBC82D +:2032C0008B7B158C3CE399264F4C331009F6A2E0BF0FCB540F39EB13F1F0D852BC8D8F9B59 +:2032E000171C4B77624A66C4C989C870E3E0CD22C85FC3C4B9ADD7C3A4FD5AB508FBB8A10D +:203300001D637E2E287C1866111678A7029B11EA4A5D2921332B28120194BDFC03D71E5959 +:20332000D59C9E1E490A3789DDDC2E77E801940AB3782DBEDD1E2CC937344794823DAE4867 +:203340008F82756667009AFD2005BD40CDF4E79959759B5423509A1BB14822F18939068BDC +:203360004633B67B3A76DAF19B01E20C000B593A52C1518EB9D42B2A2200517E2DBF58B245 +:203380006B280369C730D032D80351E8B5DFF351573BA5B84DF672EF403A285A87A51B6C07 +:2033A000F9B262E14C0AFCCF6272B3433DDAA128049CBFE4C804BB2DBB7148AF35329C2B0C +:2033C0005FCE044B92DAB32E04D7DF788177FA9FBC3AC6173828120D6F9BF07FAD4E8F29E3 +:2033E000A82F49BA7CB5935DC1844B0DB24BEC874912BFFDC47D086227B6592AB30F51523E +:2034000029689D657C7BE0F86133D1C954C2C45E91179DBD4BA59E18604514AE5FF183AB57 +:20342000A4FA530C1482DE5C0E3789FCD1F87C872D126BC31E82133F6175997B514DEA4C0C +:20344000CEF7F9EAAB1A3684DB3A5E0EE8D2C8F48D72113EDD434195FAE5189C5314987404 +:20346000B231540C92C85974F49165E15FCB9E55B0AFCFD26DBEF6C3C96A850F0D426BCFC6 +:203480006E83A4C8CA165FC340D9FBF10D28D65B391088C548AECF7F35F81EC22139FDA282 +:2034A00023206A691C190DE5B6786FE59E6CB1FC011DE6244D7B8AE217EECEC2E157261C2B +:2034C0002F5A62FE1D2DF75C2E2A295629B43887867EC886FF2D744B849CF3E7399993ACAB +:2034E0008DDAFE8D1788A65066C9271C59FC3361594195105C64DD3FD3135309A237BCB642 +:203500008E57CF8CD28D4E0FF2772B6D40DEB6E4D92EE421D660605F63A18336EF9CCECB14 +:203520009F3486F5DCE617CDEC9BE3D808A038ECA8F82DA19BEA515B96569098394B3EFF15 +:20354000B0F77985486C4E560F903BAD9B84D550436FA198D1435A0B43AA5EB4C97FC4979D +:203560000424B1ECFF59C52877877EEFE9F46588382A78A3FC6624FD363FE605A268F200B0 +:203580000463CA108EB7E25F37F7B712081380A411FC6DDCD7D15071B4817C9BC3014F30E0 +:2035A0001CF7639DBCF9F545EAA3E116283F6512B31C22F42295318330EDC276502E461628 +:2035C000F0B1BFCB27B91FCEA822FD8515202006E54388691D873A297DC51C130C2A04077A +:2035E000D4FCEB37C89A351F676C9ABF864EF2084CEC9B99939C12A2892B8D768DA62C1EA6 +:203600008DC1881C1B64C857A42980DADBDCCA4BEFA7FC0DF0A65FD7D1DC0E8EDC5A68B025 +:2036200056247624F06785B3F2CFA7137724501E70B88DC52039422A742B4265BFCB996754 +:20364000C516DF4E6B87DB13FA0CDAD496CE08FF6A02734433ED1D46DD56B46F782C6C4F08 +:2036600034F147CA4AF448BC480EF324080D5CA3FC37A4A888BE719213D70971B71EE6CD9D +:20368000D114A249EBA023EB174EF969E1EA360632F7685F7CF7BBB15784274E00674A1C07 +:2036A000CE423D163DC9A24C10E6168F5B7F59DE30253D9A38EFAD34BF1641633A4166F980 +:2036C0002128721E9ED89A4A68E614E88A9611F2D61D9FF79BC06B2558EE26527C534EFDFE +:2036E000571608C4B5435954708DDA60D6AA0642ECB93EE9189469D061AE4D586C4823535E +:203700002BD95A9DCEA336AF7C9204EAD2B2ED655C36202B4EB63E3AC6E5BB3D347CAAB080 +:2037200013806900C664E6AE4936021FBBB104A8B1B4336561E738EE6156AC07388C101F4F +:20374000A5DC20B002ADC84B00230EBF51D1F0C2423C6BCF0C062337F4D3EB74A070B52360 +:203760005893F9421960546C127323C6C33078AD67F67280830804212B75EA9D512E0D773B +:20378000B2BAAC3E1CDB3F491B38F689FE6737E4B493047C678CB373778C345762E086F2DA +:2037A000EEFE798DA14086A06E6713BB9B9D0DA08A07EA9FC7DA01673079F18286F9EB9B44 +:2037C000966E16D429851174FBD13E3D0B480F8E18E455BE2DAFA4FD7A8C44B996698298E9 +:2037E000DA31B7AE0EB46430985D16B96C40ACA9DCDBEC24D843125DD1F017722874FF36D2 +:20380000EFEA3E07E04D729B0C7FAEBEA516683BB33F137232BDA0406CCE568C23276422C9 +:20382000BCABFA5A0E833A3AC11BAC5E3F5E64876F95DAE3D3E2B049F076129D3637A9B808 +:2038400012F83D9857B46B28ADBB557565116FEC1D19AB94C47337B01250D89A1C082284B7 +:203860001D375DA6DFBEFB90A2A8D3486F2C592A389F2E4B1A37CB1446B60BDACE0243636F +:2038800029C44C02EFE09A530C4BB33E0A35639EEB3968B852849D228C06F3B4C9A5A6B6CD +:2038A000C68E4233D1C62469FDE7FEBBA0FB49B712F99AA7299B259857DBB0989A76689193 +:2038C000A12ABB6C3C2B66EE526149A062680C20901E3943846DF5F7F4A5511B751F07936F +:2038E000772B11120737CD0B9C9CA62AAE9409A808DB5A63D3B48377728F9C46E21FADF34D +:203900005015930CFB0D65994D03809F6BA68492E07F79450A5F52521E7EC079D1EF5B628B +:2039200063C305CAD10480A6015C066283C75E2A05011BE07A2FDF06D4F215458FD5B04DF0 +:20394000802A760C72EBD6A4DC78A150C4B60F3976824EC7C6D729A3191EAD1DF19BABF4BB +:203960009945D5FC5AEFFBD5422DCA5EEEE919BEED909F902717BD8C24E6FBC0444583E353 +:20398000064D18FACEDF612F98465E33F4ACC5F13A13AEABE8293710DA597692312CA0ACDE +:2039A0006A3BDADC9395036E16B6FA16CFC54B402572E154AE70B0FB5BEBC725D3B543E0A6 +:2039C00071BAE777244C66195D61A443D936489C76F6C9E1CD259F57584325CFE720F563EB +:2039E000AA167FDA995FC3D3AB52894B4D22024A3C6BF8C16B14C166B7D057435FC1FC222F +:203A0000B7BC1D17E54BC60092C20AD06FB557E0BE1CC778A569B6419C205F8178D642EE48 +:203A200011B2D84F3982160A8CC0EAC0ED3C8343E6AD29BC2DD4AEE31FF1021597D3501AD7 +:203A4000578134EF3EB84BE2C864BF15B76C52A7639F86FB5154A9A9137DEB44EB85074C30 +:203A6000DA819E4150F082F061BF9FAE154F40C33B27F89343C1DEE6465C1879D4BF824049 +:203A8000F70BBC60E000888BCA71806655544C09598711B325FFC43F71755E0680C59D2ED1 +:203AA00046DFD684802C08357A6D6182CC603EF3E0C5DF20753079A25E253C5DDA36186867 +:203AC00000E9ABE27D59DACB1C0681E9694A1CAF83C74281F0F76EA84AF1E90F845D60204D +:203AE0007E226DE8B77751D2BD41EFF54A6091276B5912501EA95328F9FC22FF5A29CCDD92 +:203B0000DCB3E498D31D717889253047DA3F11D6935070E77BE8B2AD3276F65A99E381E8C3 +:203B2000ABA2E43A72D84FB46C2F488603A5587B56DA628193BFEE41D34A9F8FB2804F97F2 +:203B4000C5A05FCCC7A6172F861FECD05C01253C044CA3A1CD03E19390AFF7C04EFF5E5C2E +:203B6000E971563D7C7DDE526290954D153E0C557DBB9668927CC89B30CC2A460CFE076A19 +:203B8000A58669631606CC42E968BCE1C13E6EA6E7A51240AE212C05488BEFF4130F26A681 +:203BA0003F7466EE7E85726623B7CA21FF30FA3A97C6EA3BC67C8782A4FF9E1B662890D2E2 +:203BC000B9614BF2C6C91374C1812A420ED313E9566490317A6F984370FE9321CBF1868BBF +:203BE0007EAE3967AA6530B5A8396EC28B2ABF5D4FD32CEBD5B87DD5AA785853A25FD283E8 +:203C00004558E83D1BF48135E78BEE74D66F493D7733AA4FED2F88369F2814CB17C9FF3A42 +:203C20009C81A40942344175EBF26400E8E3C4D6405A17CAF462D193F1DD88D5A22EC9FAF5 +:203C40009EAFFD328BACE48ABE0B7B2F436179A95126F49785DA1DDB3FF04236738A2D756B +:203C600040B2A40C25EAC66E22D274ECB51E888FA16418927A3858F24FDF37B621F5CCC7B2 +:203C8000F141E869AC71BD808A1DC80DE0A9B6158AB069D1355F9A29661F71A5546EB04A55 +:203CA000F6DB168BB397A74A8EDA65EDAD65B5468331CE843451C529151E87A48337303B94 +:203CC0006B2BC38D8D5F2A622EACDBBB1A8A373DA650718E210DFB97326F5992B938DFF0FD +:203CE000AC56F7A200752EEFCB551A1107B0C43447741B8000EFFA054B8B855509DF0F6C46 +:203D0000C5CE5EAD94684FEBBC37289F335A6018C46979857177B25740E99D5CCA3438A3F9 +:203D20009F230ECC0EEC916E4632C850A508267FA1823DFA05960D5554D26BB4A5245D85C5 +:203D4000A0B32C7BF3EC929A38A166BC05C9575D9F6D1E7170267CF359166BBBCEE6B469DB +:203D600014936753ED179B7E722C7EFB7A51BCA29655460571A00A4B34E36BCE1676347564 +:203D80000D6382C4B11E07C187FE44D093CE3ACEFA73F8331EDBEC780EFD7A3EAE8111C517 +:203DA000A9B4EFB5E74E6FC5B7CE43C004E5383A2BE75433D43E89BEA2E24974063634AA69 +:203DC000D034C3224F4311E124EAFA33C8665B872021C835B3E88D9DE3B1DA507681797783 +:203DE000C0B1F3DA5B33D49755403E10ACD6707272535E5E8D80B08408AE2F0872F015C55A +:203E0000B1BDFA8E93FDE17BDBA652146C44AE9DBBE4F7312A5DA25EC9A8C407DA5895503D +:203E20009043F66EE8ED8F4DB52F88AAE8F8EA5B4E584D20C048737918E7520EDA78C7D808 +:203E400015BD439043DEBC6E2DFBBDF4E33F6A1C86781C451A203BDFBF957F989C33CA75C5 +:203E6000E8BD8166948AEBA772E6DEFCA5C455C4891FE94ACF0A6F5E08C81A3864CEBD9B25 +:203E800086C3AD23A7BC4EBE7CF786BB212D40DBBFBBB92FC654F2EFEA9546CBA6A81C71B5 +:203EA000460DC44F80E997FCA3A4216D6B8ECE6051F677E18679940255E58A4FD775B7B2A8 +:203EC00080E988D544B39305D7B018D45C536AE6DF4D0D3E7FB3A9DA6115C397166EB938AA +:203EE000A2A9DFB13500E35FA5635BA83FDC924421553E675DC9C12F3443EA882FC0F31464 +:203F00004FF9E17BACC36D171E512B1A7D026466A97D75E0007F40072AD07B34A6A52AECC2 +:203F200019EF2F4126EF5F95FAE4084B318205A65D762AEE054C2A43553E71C57C2541CB52 +:203F4000014FFDE139407B9ED15729F7A95897DFE037D5B3A454DE6DD2891E8D9CF049C85D +:203F6000C29186204EF2B81F1F3AD7B326120E668A334F2D722E90E1FFAD4BE8728344FA46 +:203F8000BE95C0A3B61D0D76EC50E76F0F91FA6ED085C7B5D998A5E63DC097976725D1F92D +:203FA0008FEB4FD380160503414A81D938C99AA21DAAE3B4B625EB4C0BCE45C89CFA3F2951 +:203FC00009156E523A2D893D7CE6D52A9858A9AAF01845BC30B649A4758AC146E32F793A8B +:203FE00002C504B0DA799544661D40589FEECF885CC2D3E6E06E483E9F94C1C934F9DB08A3 +:2040000020FF4D61F867A3046734C9D603BA2B84837C0178AE4C8A035218172FFF34F54A06 +:20402000B2F3C4EB5A98F925941FCBE92E14AF732DD2E45FE676C0CBC01047CD0C9B1E0A75 +:2040400024FA545AF2755AF17F440813C84B0C896B803107CCDC28773F6E5AD3AE9609D7F4 +:204060003293B397C0D894778AF8A1939A8D6E6867AFAFDE3CF8BFBA900BCBE5AC20B14D76 +:2040800098C6492398B02DDDC8BA6F0AC8C1B171099E8BC50C12F251A598B336A88555CE90 +:2040A000CA02C2A81EF720973B38278D5E206CF4F48DD42928C67F5AA8579D9A8903886901 +:2040C000D9FAC0E96F5D3FF33F0138563391ACD82FD8C8D2B549741B0E1433C448C3D341EA +:2040E000040C9FF7B875790CA7EACFCD967F1C551C7B6DB24B1D89601897B8DDD3D75A96D0 +:20410000171537F78B9B11D8AD6A23558526DE84174761B937BF335501985BB3DBFA96137F +:2041200017405A825C0078008BE2F3A6291548E14230BF2E03B9EDA844E84EE6D424F4E12E +:2041400011FE9B78B15D9040A54BF4C2E3E8E64A9E321650729EFF4FF1D5E9FF63070D9E67 +:20416000F7AB85325242E3BCB899A67688FC87BF7CCEBF7A4EFC89759A34C800B858D0102B +:204180006BD5711B51001B518A2129B10D17C7F259450AFBB99FCB4AA85E18107D291F56DB +:2041A0006356D801EAB5B48AE7AE84DA0609309262BEAF7306393D5C8C468A461F50C2E2FD +:2041C000BE7F92D3EF86D9356172563C63729591F149568F12558FCBDCF9ADDC31411BD5BA +:2041E000E68FC55A9C09C5F080F9A0568513CF3890DD68B3FBB0F537B2CEEF0A4B18C0D8F0 +:20420000615D7327A5023332A0EE1A9607E909E6A00A891B43463075C52A7E399A4577F6AF +:20422000F63547F64CE81E99AEC039F5726865437DA3D6F2D25B6FF3E08C91968E2D89219E +:20424000A5FE3C32AB02C85B8291330591679B208598B403D6DF5DBFCD9745159D42C79FD7 +:20426000EE3747D57473BCC52C974F1042753BA441678349892BEC373AEC17608AB0B609FC +:20428000BE6E17483AD522959EE1AB7343C5E527D85EB428195D910D7A2334104550C84672 +:2042A000740967E7E76944A7BA5AB00223E4B9F4D881050D2F5A0B79A85DF842C0004D6D4D +:2042C000CDF3B2422372862D924B1C3864AF58843F556183B2F5614CFEDE0972C590E85B07 +:2042E000B92AF655631CC30AE8B41DB6544F47A0D5B539FE6D144B61EE267EC81F0513D7F5 +:20430000D92184A004F6DBC3BFC55B3AB7ED20EB06A8D9FC090AF46804DDBD60C25978613B +:2043200054A923274A921B432646ACA185283BC541469743D9EE31573078E79CC762C2B11F +:204340004AC97341767FD2D8038709F9DC503948F139AFA401BC565129977562047B07C6FA +:20436000B2B938D8152CC4E3562B789723EC44F0677B7C782F49287E32C0AF0F6F80181448 +:204380000F1FB739BED051D4E281ECD86FCF66A537B8546E6274D4A2EB86AA5C662F33168A +:2043A000A4C4198F1CF699E9F929D251CEC1D47432A844770F8442409362028BD348635E35 +:2043C00054BE776ABF9541187B23B83417914A3F935AF2AB2B5C91F585DF0031EBBBAB7194 +:2043E0002813218ACB49D52B3E93F0D179B11F6582502608629344F66F2BBAFADA42946BEB +:20440000A652D8200793D5F5BA0103E69F28AD2DD35DB0C38D737D48467FDF07F8DFCF2822 +:204420004F8D4E83D951A5AAF4A327D9E8CF2AE0AE303A0C172E9BAEDC3072BE58F930CCC3 +:204440009A34CAFD57559825C2E5639A9935555B7E365EDB9F1A51BA4DAFD6A565B7720185 +:2044600043A28968CC7DEADDB64CC4143F29F974B72675BE2A6B894E56BE7944C52A5C6CA3 +:20448000564AC795145D7B8BFEC973CA8F0AA8E6497F9788C2362FE5DFD82AB6CD23E040E4 +:2044A000AD05BF9B8AD25D43E1FF9BF0FB1E7B9257E6A956B0D45C21B4A9945B2B1AADB632 +:2044C000DD045AC632811DB2A5E01707F70C1BAA7AEA140B7A61B5A08F22F5E8FA9E69E7C5 +:2044E00035648DC0818AA14085C9A3C2A7CC0B6BC13C3EC45D2072C9F86150D9B654638226 +:20450000FA2C35111A11DBFAAFC7F4B2216313255C27F854529E437A73779088A6F389CEE9 +:2045200005852D84A891B3432913234543D48FE09BFC11FCD9ACCBE9C3EB15AE497B79015B +:2045400025463CF69F8E4C81DAFB9FE3CF665F6866DA51D1C4BFD09B0FBC01C21E84FEA64D +:20456000EAA9DB0A59D1CBAE26F4C5476C8DA4AD4E33425862BBB472D97E4679E52794801C +:20458000613619706745732CDC842CD00CDBBCC86338716CB9F935F850BBD1AD08D03DEA0A +:2045A00031ACB2562A61D628F86843D11443FF60C728DC84214FE08F6076581CE36B35F276 +:2045C0009F71E78667D8C811B322C06B85CB365368F0F123CE4D14606C757F09958BB664CF +:2045E0003AA1476B1E1494C4AEE78A8A4D7959F29AB0438AE30C904ECF15678FACB1A631F8 +:20460000EE0794347C1359FB8D4CB5EEB71EBBFE2C5419A5015686972CFAD7FE966CD2A5CA +:20462000F531C8B04E728C2098B3D9C4FD1431955531098751560AA004425F2CE1CE7E1C30 +:20464000CBB6072C5B18E1F6FDF4EDB5BACD47CD17E2C0B036FD85FAC444C7B0187DE9E036 +:20466000E3F0F4318AC0F05050BA5F4C8DD754650871FC886DF1D5A89E8CF34E33E727A7BB +:2046800069B276D3BD60D7AB3BC9125B72199EC187810B81321D00E25AB9C5CE38F08B0B93 +:2046A0003AA4FF8C3404F3E2E86A4878CFB00E98168509F553F055A6305AE33F78A916088B +:2046C00064F10E180C9658E51393BE09039316EE9EBF208372F58EC038FA05C4D530EDC80F +:2046E000658B1C1B87B08317866ABCDB5EA89EBF52B68FB35E3F4A0E16F3E333BF2018572C +:204700006863D2F84706499235C8C5C0DBC85B05B6F9DA93D2D957BF1E205054FDED933FDC +:20472000AD4524950F4F0898CA959E6505894FCD0582E0AFAAB5B924A0F9648A3D2ACFCEE7 +:204740001ECBEE90037FCE8F3559858C773ABA1267637CC6FCAC16F06D0761D8312EC53F2D +:2047600014E03FA3D050B88FAD19D48527F21DFCA34C2B56D79278FBC2CEF09552D7313DB3 +:2047800076E32DBB0AD3E706A5CFA7627A35920F519F92DA7E3F68CEBEFF6767D1B527DDDD +:2047A000924A8CAE5330C1BB05442198BAB023E25C8421CC99586B42432E14EBC442A8EBFF +:2047C000D25A919CCBB261A5AB9D68280073882EB0FBE543220B3F2C33F04CDE21B91CCC82 +:2047E00019BD88718E71BA27B1A081D625E5BB34CB634A3CD91D68EF9EB902254D021A0C75 +:20480000C9923676F10F2411170EF224DC9FEF1EEEC65B76E6B41CA013145C5F52657A8823 +:204820006F1F4ACF28E0E9973C73D5500D9530CAF0010054129069AA4BB9DD4351BA9ACF47 +:20484000E2A77CCA61E13450FBD697236485BB18940DF19C921368D6DF3EDE3D9CA32F21A4 +:20486000ABD581C36715E3C9E18309AB62EDD926229FFF9F93FE68AE9C94D92CA1B21A2A14 +:20488000F364B89700B671D4F3494A0EB0913EB75F9206917D02C1F1AEE95ECD96C8F5D00F +:2048A000DE4C1EC0994FE6DED93C468284942F5BB82BC62EC68EA0DC85EC1FB724F7871124 +:2048C0009E3F2FBD32C770C279DAFB2C7210C3BA5FF2002041111F13A8DC8F1F4A6E04DEAA +:2048E0006058A2EC5D95F6FDDEF62D5493599DFB73EACB242C9A8E3F79F36E1EBAE5B7BACD +:20490000CA8D95554AF37BD6A089156730DDBF8A1DB9C2910A0ADD615D4462C48C2BB08B99 +:20492000AE1ED009F6E1006A660429598F156F6087C8452E8333CC3B0D9AD545E3422DFDA3 +:2049400074BABAD115096CDA63D415AE4972D41B8F6009E9F1C588F20574E96156B995E836 +:204960001BA8E9E7EC285EB6565C936C64412AF1790368165916D157AFC105051F3E383E2D +:20498000F999FE95E96BE2FABECF81A47EBBDC82BDA7971694EFFF5DD35AB7048C8A31A1B9 +:2049A0004FB48F4A1A49F2BB85F1932F07A2C141123F6E6C0FBDD2EA912F47D84B9CD7CE0A +:2049C000FECF77BF4CC3A03E1452020AE2C6B080666957429960BE37F56EA561AFFE3B03F3 +:2049E0002D603A3B299DC0B679BE4993B4D3CB2A6C9B8A1CF4D3ED10AE63CEE6B49DA4239C +:204A00007B5E85EAEA053F8D91D3E1272C864038FD7FAE5AB65E243CF300330AAA31225880 +:204A2000523640C6379815E53D3188A3EB70298FF5D9225CBA6C04BE2DC68E0D38ADE06785 +:204A4000E57A0C69B2C298A1C17F3BB64DA2864EF2338FD90B0E3D887DC0B2B43C98A6CE8B +:204A6000CF3C0A42598F3E962971F358E7BBFAB730A22477DF0E9AABF6F0B03B4F4582382D +:204A80003FE8935F17F11928D9DD1D3CA742DC160AFFE6B25F4991E8ACD800B0F78FF4B1A9 +:204AA000AD370E582BAE52E143B2E1C23ED82DE807F82F67762E697A9726577B1D5E606BEC +:204AC0000B8E358FD8E65024F27057775F3E26BA4BDAAFF4C0773EA508BC3D5B7B1F97C269 +:204AE0007C8BCF5F6835B85771B0A9C03CA08133EB02ADE0CAFE0542025AF5363245ECB494 +:204B00006B551600E9F8319F230A503952B774429B1AA3A4FCB213AA50F7109F05AC03FE8A +:204B20003D105D17B607BEDCF9C1819C5557D054456C0B2A7162AA174E4A5D79238770E7CD +:204B4000BB77EA3CFF478D8D38A4DCEB5860C7BD7A1FA0F0EA83A111E76B6F271BABC0E820 +:204B60000F23FE56DF2795309808192FEEA7FC27C7F92F6A80E0F1435FE519435907625B9A +:204B8000F0355033AB537477E0177C7B5FADFAB574DEAF4E7B929BD651744E0AB3264CA923 +:204BA000625DDA5233246D5A35697A5436EAA324038FB58AE096D27400E2D34ECCFFDED18F +:204BC000938850A710E35C635A3E2C79DA89DE154DCB8E6499D3DAFED14451149B097A8018 +:204BE0004A8CF937A4E28064A48633E9ED2D7A7FB248BC3ED379672767CA327582D11F18BC +:204C0000865F2C12CB2CCEE82D8FC35AC34989342983B3F46D5E9202A2D161D1B73D1D9921 +:204C2000769FBB688B9B0B46A9219025510104EDCB5DBA0F206B795720F510D7F6D0FF19DD +:204C4000ADFF253FDFFAD586A543170F508D50A348903896C8C56861CAE7583FE70929B61F +:204C6000613D7AE4F28400E91D02397F150211FB06FB24DDD3D60311E02351ED2726123E42 +:204C80001395CB8F50D43C96D0D7B700D83F85DFCFB18045765F13E9577BFBE0F014CE119D +:204CA000DC8B9B2D60F21AACF7C5A42B114B408F47B5949E7778184C8C99D4694136396BF9 +:204CC0004BF51F0A5869F795CD36742765C8534877F6EE1F136C2A9C4C856FB16498C06AE2 +:204CE00036F263D3B4A8BE8BD92BA3A6EFE03CC9FC362E3341A0FA03D29E6410204BC6E228 +:204D000065BDBBC020BD2E481F8809FF874E69E478B7A268F9E1AA018AF183E926F5C361EE +:204D200052831672F87370E02C923760CBBE3EAC62EF0F0A491D5B3C23ECABABF10C55C1B4 +:204D4000B5F1D0CB4670D06632C73E1B3458492514DD42FC94AC3DAB1B591BA06782B9C5ED +:204D6000ABCF5EFBB6257032651B6531EFD510B9598CBF64431B33D57C6DDCD5567B99D0FE +:204D8000539243BCBA4155C162495453B89AD3BA2EBB67F800DF6A7ADB91122F3979FCBDCA +:204DA000C1E5EFEFFD93C862C0B81E773F4E9E8CF6933FCCE722A87065B8B269D8BCADDFE4 +:204DC0005FE709CF297EC596C9E7FB69054DE73FE56C576060C395F7AE830DFFCB730BF3F7 +:204DE0007FA547A160AEBD48CBA27E7096ED587DBC8BD2D5218CE40EEE91963903358ADA6A +:204E0000673E59D1C813B7403D7CCD38C7763C72F373B18D350839E66AB58E5FA956AB7A18 +:204E20005E13CB3375E5A54C9BAB30E336523995CD8FBBAF0A3EB76614686D10E562D18746 +:204E400010402028CFC44413E9FD68CB7DC92855F43899FB0DA9F6A91FE2ECEB6580415091 +:204E6000FECF9FF86C6F3EDEF0E2A3A935345153C50432B12177F34ED4A2D653CBC6C9F43A +:204E80009E7FAC089DA63CF236C77EDE05818AF25E0E09BDF82CDB4508DB12ECAB9302439B +:204EA00090474F1E84688B8D0CB2316FA36D52BB5498ECFBD759DA7A7BEE53F8D97255DAAA +:204EC00065129E9966558C4BF794F371CB5DFD2CCF5C923C74590B5AD08EAD6AC85AA56586 +:204EE00044B6DBF96195E453332D734B7CA95C5E8960FBE9AD9314E7D030D57662ADC6B9D9 +:204F00004D311DA32FC567684D6F94435BB085373F63F40F75F198B88868FF08E5CFA0C1CF +:204F2000BB39044BAAC3ABA9BDD577E94EA9BF8330B2D45E06CAB66D4C46A366EA46547E9E +:204F4000C2AA7E5240A2B964FBEF5B8F4092BA7FB6BE0A2EB867D2855FF340E4FE0549FD56 +:204F60008D0752E9CED806DF0D1B2FD0A871CD02318948F50DE33C67518E83080E0288FB41 +:204F8000CBCB62CA7E7584C7672D84F819F68B8E6B1E3919635C7EDB263E1DB18EB91D0050 +:204FA000B6B33E84CE5943F27D3ED6F22C38B07C5648A9843567B9F7F166FB45F9D6B242E6 +:204FC000C6B22B28B1BE51AFD3A2436D4FACD2DC2FCCCA8E27A41766ECFFAC0D80D7C6FB72 +:204FE000E4B85BDE81F2F3D4CD9BC08C50055A6F112CC93A88609D80A210DF2D3424216CE8 +:20500000B2E5B4C63C53C0D3BDA8F54B89613AE096FEB7B791A7CF1123ED0B401A4E88ED62 +:2050200030C2E2F59F4AE07FE6D2EA3E13B4883D8E1C783560FCC74ED8738BF3F60EB82185 +:205040002307F990C6BC212B3B24B81EC3C35928914B1E222AEECDCADEC753730A7F365F3F +:205060007F6EAD6462C30667D88382A785C0BB9B6E52639E4C1E61B3B5D505C71F6CBF732F +:20508000DF653F7E33CD411BAF72E61EA185C8488F9E447E136EBAD73CC4D425C1BA6B93E5 +:2050A000BBF5E3DFA1957C96D4B230EEE9FB0352F75942C6AE5B497F95D91F70615C3DB782 +:2050C000A5B2DCAB295C9AA6A3343A584FEC0366CD7526A245513D5C2C85B1CF498DBDD152 +:2050E000E640B41C567A9B35F64668118ADF689716D5F15B2D0D6768E11ACCDE0306CFD070 +:20510000425642247BE88BE9FD843A5CFC419767FE7231EC0E099BA0ACBB9095A725A5C4C8 +:20512000FF8EBDE58ADFAF2EC12B268C0B94AFE61375B8AC9E790DC5E0EFAA3D9E9101105D +:205140004B7DE5A5F969BCD03FF03F591D0512E0ACA1BF1C9CAEF7533A49A4BBEF48CD4C46 +:205160002E642DD091D6016587E4CFDE5B24D37BD6AA4947C9D03C3FEEC2720209E3B28B7D +:2051800099A6F92E547A80D6642FCF3430E94EA3427803A1E52ACF24CAEE8F833BC1A61EFB +:2051A000977F415EDE75D4CECD88552D26D7C9FFF76A80EBB854696859319F09BE0EDCF72F +:2051C000F5688606BD0C36716E456E8D5843A02954F9BCA2436D01FF548B798638395AB7A9 +:2051E00015790C575A54089B6321A7BBB979393C7A3D1DF795031705709D369C82C0A1A0FF +:20520000FEB249A00392E2E32A4AB71BE118D2C2F4B8247D8A7E4B79A494089554E79D0AF8 +:20522000F48C9E3CE04BB16BE59CFCD29E25D9595E45A90006374B6BDA168B26880745468F +:20524000933CB996D69C6CF05ECBF3CC4C01195D1647601863CE5D2DDE01D3E349241CDE2B +:2052600015DAEE5B4CBF08C7B7466B4A9C7CE28D810DEF3FB8021E34A55860E9B9BB160D3E +:205280007CE693CDDF7355CC9B7EFB30E7905F0B3D1756257C217326DB31E3B51D0494DB7B +:2052A00035CD81B5D6AEBF98B1BF8ED7D50497CBF23D0FEF97D8D45B4F2A35792871ADC5CE +:2052C0001BBCE5EB1A506BEAE557C6B0FD0AB2A38E89364B8BCED34ED6130B14624B372D2F +:2052E000BE07E8ED8734A53A1E0772D2095454DF5FA61010071B948AFC038B460C1E7A1593 +:2053000076897F9C07FC28C98C5EDB7449A78CC5C3F04AE29D1E2233EB8E4EE41D613C7E33 +:20532000AA195FB09FDA46792552EB622F26E8AFBAD8798513731211492324FAC3C04F130B +:2053400055BB3B142E5ED99EBFA79D5E950FD37D1EC3481661233AC471D40938C9AECB44C9 +:20536000CAFC1E53761E375B4A70D5D8D45D004D1A9334B5A57FA56F1ABD72530723266AC7 +:20538000CA73756A2EEE8718F4E679D72C4725F1D8680FEC73EE4665CC6DA1AB75ADE90F9D +:2053A000987117C0CCC0612E965DEF6B92E3D5A5A06E34195C40677A719E44368C2B1D166B +:2053C0000A4468AEA0569DA16B78F2518D238790C59351D4E4B8C5ACC89B66F1A780D1C349 +:2053E00095AD2B0BAACF7399F33811F3D6461476C55D472CEFDCCA079015064662695DB6DB +:20540000CD0EAEE98835D05F360AD13D7862756D822AFC49E635B95E8A1E6D1B08640E4E09 +:20542000E9D9AEF2DA9067697A475C8ECF6EDDE4C01EC32AD31DE8B6E07742E44EEFB5F669 +:205440005D9395F20986133D163F319727CD02106904CD62D344D267A074971CF46A300F83 +:20546000B8B1482D26539B96405C761CC225637DDD0E3D4AC1878BF53AD2DBD7A44C23356F +:205480005815C7EB88941B78BF539BD0F1F90604871C354E1CE9815CFB43E347F7F0CA5E4E +:2054A0001BF1592D8AFAED2FF3FA1D86823A20478662F1909AE1F44917A8A28FC5DCDA7DFE +:2054C000037FA418E6D357616998E2C11BC07F6C37528015FE129EDE8B14DEC668DAF98407 +:2054E0001975AE73BD265049EBB9686338940DCFF1B2E511B61E4728E148B84B645DE34975 +:20550000044615043C232892AA400F16B4DFA134AA3C464BA249BFAE0A6627511130287503 +:20552000568B7D312BB54B33CF3A0B8B5107F7894F22BB84A27ECDB05074A94E6D0FC9AC0E +:205540008B81EA48BD188F879EFF63C84184ED7B27B08001250106736E4AE35342482F4F40 +:20556000338DFFA5F7779A912E2AB9EA56909F10F4C8447214D49DA7B60A14E8B99C3B04B0 +:205580006B46A504BF19F818BA98DDB0C45911C78C8A23C3E5B02678316819F3C2652EDEEE +:2055A0005F70B840310A012A76101DA101C0ADEE60AF1A4147ABE048D59C7B0C5D39037F8A +:2055C000ABF9B72D6A392B919283BF9EDE6E42A2565E95813BEDE5125F84664346D40C7B2C +:2055E000F0A2E5CE98571683BB84E6A6921AF10730CC90C73B374241C3828CE30F856AE98C +:20560000A01A13FF691BB421C8EA0DE77790CCE5E9BFBAF306FB5F0DAD2FB6EC1F735B8852 +:20562000CF628E10C8C12DAA93D6F23B7EB75D7C861404F2023362A9222161A97627A43900 +:2056400045F67AACA3DDF0B2C3C512D9F7321282E3F700B0F492C8C3CBD5912B1BEEAA8E5F +:205660001C527A91F8A2FC12C98EFBCBCF376E20F7DF593049CFD63E19BE0730BC897748BB +:20568000FA136690C8A251FE9DC105913D3DDB02E69AF9996DF7918C4F3AAAB4E384A68DEF +:2056A00073DA8CEFCA885949D2B4A51748F7086E0A54C0D452F14760C5DDFD83D0FAE39AF2 +:2056C000DFE145E48974E3790BE21934484E5AB592B22B60512C124DA457C1F7174532E5D8 +:2056E0006A5CE07D52BECFBF01B96D9AAEACFAB2FBB428DF80438899EB1706F42F335E7F4D +:20570000DA98CAF6EDE3BB51230689218982F85798B69068B1BDD0634E303C91EE81DCBC15 +:20572000E2A0392017903CED93E9ABDE76688C6750ACDCA91F52FD30C0E27EC3C4DF717C56 +:205740003C670D14F2B72FC414BE41EDDF9786BD139986E62BDFFF0F80C2E56070E6BA0C5D +:20576000FA93A672D7822682246A4C8DEACEA35EA06381D891210BCF429BBF06AA564BF896 +:20578000E2711C7AE0EE794D3CBAAFB3CAB2AC902574B7D71CFBDD753416B8DDAC0E69F6F4 +:2057A0002BE82756F22EAFF71882E0475073EE779921BB9CB832B0AEF09848B116445F7A9D +:2057C000AE3B027E83B9D38EF8D88C4E76294D3CF8B407D2BC9CEF442455F258CC0FBDF88E +:2057E000B65724019B51D9E0BC3E1BC150181C81FA858F44E32C394375F2FB06DF59610712 +:20580000D81587F31635FCA56D9C02875C1EEEA8BB085C01E3BC74CFD5E6AB96B5FDF2965B +:205820008ECF7F0ECD528C3CD4CE14F35821E7E46E3E4FA384672CC4EA4F98228EB8E29680 +:20584000BA4E86ED7B359DFF3CF3EE444CF48F3A06172BFC0004918CE6A5B9C9F76BDD4125 +:20586000C80087AD0AB9159669A7795C47DACE543E857A8FCFC00C3887EE847B1C1B2D3AE5 +:205880004E1F9EE77EBA1BAB4C5CFBCB331B742993D7A2DB275C57426A5C307DE47465C6C6 +:2058A000EC4C10A90F2E0A916263753E75DB5C413641D70C5B6C63CA45F60AC36D3B6B84CD +:2058C000E82706E5861C697FB7D5AA4945C08C369A362E7ADA46D5AA2B6AEBFAA01AEB20A8 +:2058E000CD479A5646F45CC66B121D636429B879E7D00DFF9D4089FEE6D756F4FB2EEEB494 +:20590000441B2459D60E67D34A3DB82447C13F384DFAC209AA6497591DB9CF3EE28919A193 +:20592000D49377BC23FDE7577D8C5735DA3EA56A2B4D5E5D2071737B7B1B6D01BA5D40772F +:20594000BA08311D459073905143C3B181064B0F1155F7A134217A2979BF29FC9E068E826F +:2059600073F4A1DEAD54C99F527D8E7FB35ECA3EA748B725DE7F4BD15B1A3A0E237F4B2DC8 +:2059800030CF9BAE9FA6FD1825940DB055799B0978C0BF731FA476E558891914A9E4911FAA +:2059A00076C9F1986FDA4AE7A0D8A75DFC33A2F5EDAB460A40F6CE382439665CF2AF9B5B89 +:2059C00083DF36A1B6D98C9D1BAB6CB9655A9588EA4A43265011F393345079009AD903B662 +:2059E0000D1BD35B9F6AE92EE8B5261BD2D2EA8BC26E6D95B362B1863994480881B513B5A1 +:205A00001C6E3A326BC0293E6BD4C72809E9396FA67A5C267431100662D29F6F5220190FFD +:205A2000B3C98FE57CFE7D8A1B4DCC167EA571A6BF22D41B5441CF7E9D4C5512D89EB2CC7B +:205A4000C49580B53ABDDE15CE09E72DE354970692D6A1B78F727342D756892345E85A9F9A +:205A6000007B5723F114BEF84AE077F213DD3C2E56C80DCCA171354583D3FD32B4C18F017C +:205A80004DE4E114ED4794E948A428A8229D2E8B0C5585D3748ACFCF30B316E26AD98C09F3 +:205AA0008274BB5DA184D4A8CEB1EB3A70E86F70A63EDA02FA061E3824449B545D1E6A16F4 +:205AC0005C09B2614FD6DA2D492B269727F4D1C7B192A4F514F1594CC3E677CD587A5B7727 +:205AE000396E73E521448774213F9ADB3FD376CF24C9BEF4CF6DB5AAF4D2BED5201AA25359 +:205B000003A8FEE55C995B6E8E16B315CC478750100C31DD47DE8AA51EA7EE7DBDEBB921B3 +:205B20000004E8D3368260FE45B8176165F5E52B1C6E956228E81A5267FE58B5217B51D67F +:205B4000B8F3E83C35F3FC791B2685ECA361522C577B0FB803280FBC5A0A9D911C7452D3CF +:205B60007BB114BEB89105F5E67BB893915AD45141E5425687060A8F2F2BCBB97802C179B2 +:205B8000265BD9E7A42A56FC7D554F2881632EEF32852523DA97DE43B5CDA35E1312F31816 +:205BA00022066B13584EFF3F18ADA74DF721A68EC9C4B0AA62BC295995FC53E28EFFF5C0C7 +:205BC000F51B3ACA89437F246E587A1E4CA0731A7D30F38242B5F89A752079C76D4E2827E1 +:205BE0005D6BD2BF191593076654E4E6DF3ABA359CCC8BDDD4DD4B9074E7D4456E679DF6C0 +:205C00006A6A7DD2AFA05B558AEB543078C674636C73D2D7934E950400922CE2BABB5B5F83 +:205C2000AD3A279AF4156DB18F2B6EE6672DFF91FBCA8D28B034888ED161206E855ECB057C +:205C4000EDC7A60CD7BEDF7A17C0CA3A29E69091E46E1429F75BDC71F552D5A54511324826 +:205C6000F0A0BFDF1BBA96FF32F0067EB56CCF013C280C7C344FC27FE063BD15A6F81D96DF +:205C8000E0BE8DC560DB3954436FFE457D115A8FE256E100E1B4139159AC869F99518E45A7 +:205CA0006CABAC0388FB93A2AE0E921AC6619F19D6EB9EA84BEE29539DF5C393C27EF9083A +:205CC0007F8DB5D5504492B225639BFCFAA00CDEA17B10DD53CCFE5BD5E50AF83EB3FC8306 +:205CE0004B5A361E600A8A7079E78C552FF3A15E1C5DC0F6DB310BEF3A32BD32CE3B5E49A5 +:205D0000FB3AAA52EF9FE7639FD78FCBDCDF2A07B62B68D298017D38C04B0E24515C46E243 +:205D20007AA1C63ED7D605FE8F62F5E023CD41E699459E4B06D1967329B670E55023924097 +:205D400014C432087B611E4E766318B0071BAF3950023FE39CDCE606AC533D1E87F089E626 +:205D60004663FA05B66E992DC99FA38D5C6FD1E60130D655575DBF42F1CF19D3A6D554E00B +:205D8000BBCDF0D050FFDEDF33F977AAE349EBC8A463EC10829D22B4E0425A9836C3E2D2CA +:205DA000BD26DB533FC425594412E8DD826DFB2544DB3C00CCAC673BBF3C28FC09AD143792 +:205DC0003AD1737129D71A1C810A8A0F849228E4E0A6692453BE5E1FA57CF1B0E94638B8D6 +:205DE00048C430BAFD45B74A32388AC9B9EC7A259B505615F1A7FC66AEB626F3C8EDC8C25D +:205E000065528A2C38BC23067B515DD7394076AE8CDFC03A8B5775D5EB0D086A063C8AC2D2 +:205E20000F7DFF9D0898CDE99CD124F5B24F327A608EDBFEDF116A2AE858CC0B221BE3C56A +:205E4000EA18A5902452644D59059890DE7D0090CF1B99EA8950A278A7009D7536A5F61B6E +:205E60004CE504C23797ECF1E9063D898AF51E09CA9BE39A3132D16A08A206CDFFA04BA39B +:205E80008C3125D1FD939E33BCBE71F7990033BF56AA8DBB53D30F5F344C3260C57DE89BCE +:205EA000E827F8F6E55B8B615A60A0CFA556142F7F4433787CE970E9BCC56D504C54A78B16 +:205EC0001171A86873B602F430FB6E0534F6B4811658C134EC1E731F309FC561AFDBB4479B +:205EE000B9085765DA6059D8A9608DFED7B0FCEE4D033D259310167C87C6AED71CC779247C +:205F0000365C1197637A9D89B5970475F0008DBE63831469A8E2B54F224567AD0A4E7B44C1 +:205F200036C5852F791ECAD2FD808166932CC7190F73033E2CCC20D48D7D1F02CDE3AD84C1 +:205F40007AB1949BECA205CC044F7F93C563C04401D6C14FC26DCAB3173C9D4A2FB20EF14A +:205F60001DC57672E190AE69A7CBCA60C9D007DD10EE18E72BC9F514AF881A287AAC3723C3 +:205F800087464747E3D61C40B2713ED1C65E5B70E9DA1DA6EA696B57032F24F532A41BE7B2 +:205FA00082BF1974F12AA7A0549877FB507CBA1DAC4C4E2F2114AFA72AD38D2F7F1813F558 +:205FC000E770D997B09FEBFC246C7D5BC91E4DE6C45F49563840B48693073C5113274F3CE2 +:205FE0009599860B1FA138E74CA0A06AFCB891D9E3153366C38F743C62C9906B7483C64831 +:2060000047294EA6417E238E17838A1FC3EAF99CFFC6BD0BFE1F1E97D4981E0B816652C03A +:20602000927AFCA00E113D0F661603F3D68456BBB7F354D8184779011386936440698AE31B +:20604000DED1922D726689B26DA058A7CA26AF196BACCFCF1361D41C1E34F63C75ACC5BEBA +:206060009440E492212E70D5F6F7EA0DF4177E376EC73D25CE8617FBFFBD1C920834BD0836 +:206080004343F758BA39A6D90F3AF842B0BE19204281775653ABCDE374E981CEEDF9876ECA +:2060A000F91E2C6936EAC2326E0D86D8A6439186992CAF73CAF6120DFD9E53B15D3AA0A00B +:2060C000A67D8068EE2560174606EC5BA6A2939FD1589AE728D968428D6A808360C717177A +:2060E00048FFB2CCE174A7B2FDA446ECC5A68668ECF6BF53AA0AC0070E69D508AFAB80EE76 +:20610000BB9E55844ADDBF9EB35C858B3A4E809731E5C1769E05BFEE361CB427B91866BF4B +:20612000FA3CA405881C94F0113F5133985704DFDB173FF590AF2D370C6F5C577D7CB7DE2D +:20614000D77DF9F85A93A4465B0660DB8E13C66D0DC0842820CF2FC8816769448212A0BBD0 +:2061600051E709B4235CB4E9AE583EE10B9FF50A14F866ADB651400392CE2FB6056A91256D +:20618000421A7E931B3E654ECD5EB323525E42B37B1E863048275C78DBE84A10BD48FBB978 +:2061A0002F89BFF5CA230151336800A1A3A038BD19F6B73F3283C957D65FC8E5AA90E75E85 +:2061C0005028C836FD57A02A859D4AC86D2D6170557AC87D446F8FB405039B254E938A74DB +:2061E000B362198D1D6207E34C9F8820568A3F4BBE109FC7C830CA5F610CB2BAC759357D7E +:2062000071BFC6D810CEB844170165BC0ADD50824825B8F9C6ABDC87A01C2D6CDDFDB99575 +:20622000A29A07EFEBE2156C18C81819B92D4DFA26FDE8EFAD22C11820971EE716D1933B8D +:206240001093D0C69C273A0FB447FBEFF33D78623783965A954ADFE7BBB57B8E68A569EDDF +:206260007D1374A8677C30E0DE78F02BEFD1F5A381336A1D835D9CE3D74DD93D515A2EC544 +:2062800032C77C484EB4779EAA8DC09FB2D2C0A338BFD991871B419EE3C1EEF0C188A9F166 +:2062A000D1F852AAC19312767E698716525CBAB19D4D8D55BE8B49CECEA6A2EDB56FC93A4A +:2062C000AF8724C2FEA73E3386421B8B94126FF5228A665248A23804F1961EE9F47D59D161 +:2062E000CB4F25FEFDA8639F2C09AB75250DD651744C954BD9B2A7E69F7972DB902BD42E32 +:2063000089157754554BC8B79D20CE8C1244ED6C92C9C0F12D9FC0BBAB99A20234E3B6F730 +:206320003EE779921917B18E91AC9DFDC4FB733F74CE24E0CE451E1CF35DA50C527B14E41D +:206340005FB8D683F8D14DD6F0031DD18941DA29AD9986D3E0238F766F373C979883ACDF6D +:2063600052B1DB4C9B2958142807E5649AB8D2CC39DDA51ACE7073A080C9FD2907C990EC7A +:206380004DDBC4FE3B770AE9245FEB52DE6BEAE98E9C38A4A43FBDFE6B7B3AA880B772F28B +:2063A0009E28F62EA7DE1F57CA01CB7E880016197B6115DEB367BF124B3AFC1A8DC62A4B10 +:2063C000FF692122AE856F3A2D12649869FE1FE1CFB2DD7EF6700364A458377FBA8D362B91 +:2063E0000EF6EBCC446978FC16E9212A137BAB731506E64CFD599FF76AD0A60D04669B2E72 +:2064000087B38B93C3F02DCE31ABE15779A908AF8EFA1CD218DC2F8CFE3A980EC56929FD32 +:20642000617C550ADA5C2963FD7F679A097407F660C335330B5D0549AA2AD65EE5760DE9CD +:2064400036EF3A5B2F25FA07B46399E7E81EEC6B12244699A7B0410D29443614258AE8B37E +:206460006153C6993D52894AED1ABE9308FA407352B2E95AD42DB31F600C422E18193EAE87 +:206480003D5421431DBE5F098FF1FBA81C5323BCFCA96F1F0DF9A24E0636A7C90B6193B9C6 +:2064A000AE42B110C97C398346D8AEB8FFA19D8A1B4A54AB1EABCC303D13C86E7AC6204B85 +:2064C0007F9662C1FB2546B4F41CCA4795DA50190B1FFE30E4C15B065579FB14B8316D17C9 +:2064E000E2CFC133C35937BDAF4B85E29B3B923475C3D7D70520E3D1EE18EC8C62F54362B1 +:206500008DC359095ECE9D54E457DCD09594B8E5E2A3CFB172A7575CFF1A9D0E9477D62663 +:20652000C69CF1721CC7CA46B825A22A0CE82573EA9373523AE3C1BB503FEE2C81EB2C5002 +:20654000D8FBD3FE6683DF824B503D562FB8249E714FE103A65A9CFD767B1CB0613963611E +:206560009BF0FD3B3139A92B3E9BF7CAEB61A1E5AFD7E8B4DE097357E2EEFFB6649C9A0BB1 +:206580009BF2D7210FFA7287D9C0D053817553EC726B859448D290EBF6D3C6CF029AC9C372 +:2065A0000DE3C777DFC5DEB1AA3D53DDFD4852301CE75537B81B31342F4BA1DA02F137B600 +:2065C000A84045CEF0F1D9EEAD0A8D59959620D58FA230096ACA0393FE7DA13D9C0EAD0F68 +:2065E000CD52A5F31B1CBCA1A6CCDD95E4B697E35C4190B4B68C7A932CB3A43A01FAC43D6F +:20660000FCF3D43B8CCCAF1BEAB168F746B7B0E81BA5B725D23658DB266B0A8BF8EA888CD8 +:2066200028B69CE982D60C718546BD0D26FB6BCE5A4000FFF194382B0D9408D87AC52BD6F1 +:206640006A3428FA4EF74B42CF0532AA8F8163B060D3C2DFF0F23175B82189E26F12B6A559 +:2066600037102CFE3DDA28D4200D6A21E575E8B14F530DAC25EEA2A79C3F6707755883E9B2 +:20668000BD9CA3172E8A5042DD44BB0DA53807B757D47B761BFFE9A3E316049AE052B57168 +:2066A000966887F266399D88DDD02F1438843A8448B068AAE34D68D4ED7E2F8E81556968F0 +:2066C00029DE1B6D03F23D14A297FD21966CC349CA70CF7BEE5A8BF7C60D13695F01D9DBCF +:2066E0004605C17A3D1BEEEA40DB2F6F2C5291CDCD4495B3AF726787DE1B35411C3FDDB48C +:2067000023C427301C2840EC5279F1C6DD984E632EA763E52D736042F6F7D7DE02C06FCA27 +:2067200022D08C4F35A2EB8C87C7431638CDE45653CBAF47E8524768DDDF948F2A3F517250 +:206740006EB655435DCDF25E5A2D24378DEB3E1E719CDCBFD3408F053239482AD56E5BD7AC +:20676000CC16FFE4DD94C93AC64642B95D0165EDA567A977A1F329C9DD34688797927E438D +:206780006ABFD6A75D35156853ED76B1442B0C6FD8E29ECCAA563E2E2020F97F7579F7AB1B +:2067A000F92200A9473DC1551B4B03B71DA5DDA01D0E6F43F8A2203AD21698BA6244C9E7BB +:2067C0005CB57D7A3B7BC5CE2AE88A45853B7B2FAF20BABA35E1C5901F0352B660DE27F7E9 +:2067E000AF9E8FB744976BB676161D8BCE7B62384B73CD8BEC5B318AA3E13FB6288348412E +:2068000074F598C32D0BF096DE357C6FA10E369834244A0E528145649CD2CD7ED166BB03A1 +:20682000E45CFCD2FDF5982DF69C06F9FFEFFDEF878E3344D46E765BAF7A479A6484651F13 +:20684000D40C24F64AE4B78D98278D10719688025A799551FB5A84BF399ED685108973044C +:20686000EBA097383BD473DE2E1D165EC90BC9DF6ED1A131351952993E005CE68BFB13B709 +:20688000E512D40A7F53C4073C3357D1289895709D40BDB20F335DC1B28039741949FB033F +:2068A00007BAAACC2619FCF223EDD4E797A094C09D1B3C913D268522F37F63084374CA131E +:2068C0008F728BAE562632C5B42B783FB6B458C095D4E00D0A026EACB99387F783E96D12C2 +:2068E000B7D37052C61E79EEB24D514A383A6C2B894581277911D1118DC2E496EB8F5A04DB +:2069000059A7DD29677B63B47B25C22C10D0916BE3F82188A50B807A996D4DF6DDE81C882E +:206920007263600B7D5CF131AE2B2D765A349A3313AB4BC64A1192D7756E663E5E02BC2FE0 +:2069400018E3938E3ED6F916BD29EC0635737AF8A998EFE8CE6AB025D44E4E59AD29086FCB +:206960009CA1680EEFDE6AF5A3EBBA3FB687581955D7DA250B66B1E26AC86F68DD5858310D +:20698000367D13CCBF19E1AE319368014B74925D222DD35B6B5A0FAAF7DE4E67C16D924A94 +:2069A000CCEE737C5919D90CC3385E93D578AE2AB8C8A57674C27750A95013F32BE7EAAF84 +:2069C00018A285B30C22A8E129E1F286B4E4469447076CC757F8FD38C976043C99FFEEBC54 +:2069E000C726A989FCDF8FACB98164B627932BB03F9219E96981B9106ED4AB7B9C64B129B1 +:206A00003824DDC7E192D3013A433C80BF4426CEA9C28C54B375E401ADAB1BD9F9C7928782 +:206A200038440F0FB41BC1E1ED8EBEF6A467B2BA76FC8B468FAB634CCFA70157CF393F362E +:206A4000F60F13143D23CFF2C517572B6C7E18BFEB229134EB895348727623028B1D6C9731 +:206A600048CB6A98AD578DFCAFBEF1B2885B49FCF41A44F1C37D1CAC10CAFF9306570762BF +:206A800052BF51EB0D44FE5633AD90AE3C9B1FABFC4A50D527F29B1B18C6BEE43D35940085 +:206AA000E9EEF1C9BAB61E00CF422A0AF25408567C06342F4F704F5661FF12BE0BA85ED66E +:206AC0002AA0291CA9C4F7FC3E8DC434033DAA637F589BF176887C8AAF8B7F285263FD44F9 +:206AE0002E856500461922836BF48AF2D4B52913EC5C68D24BC43EFE4B9A38EA759A855E14 +:206B0000C95C9E4A6F65885BE38545993D185991F628E4D7B2134DF09B89303B4800B9A021 +:206B2000887A15616BF98DA17C2A6ED1F71DE7844CF1C79F8DB897E585FD02A36FCD59D9EE +:206B400031961F21A14959954B472E4D41315B4C2B1214E0F76A16BBA253D4B557C8EE3C06 +:206B6000AB2A808548BD630F28CD3E1B03280069956C882490688CC3BBC84ACB0710AF1878 +:206B80008A65A10F9F7206ED511A48B76CCABC7EE5E923362D00F1EC3C24EDCE12F7D06CE7 +:206BA0003141AD57B22BD11090758F9A9DF856AA3CEE033E81F94F3E65BAF510B39E74770C +:206BC00063EF2C86B116BBB23CAA89E212F873BE2D081564E8208F9991347F77A3964405D6 +:206BE000BDF294CD2E5B7BE699BBB3FA4225EEE5E3C6DA2EEE9982F94D35C0126524A0E24E +:206C0000997CD662647D456233E6FB1BD69E80D7FA583452CB85B39C18D0B423BFC77B2F3F +:206C2000B79AFCF0CD88B89E7E462FCF24CC06ADF068483FA299B151DA7EB01D14F429F1A4 +:206C4000FCE0382E689A92F4044F562058E6B2152B493F2848E858EAD6DFF3DDE7F37191EE +:206C6000DCC60ED6D5EC3EEFD15D89D963BFF4751BF65C23727C1E9A37D7745B98C346CB06 +:206C8000C40DFA38DBA0232680B549E7CB4E81C8454CAF85D719887F632312FBCABAD0A91A +:206CA0000185414E53BE252ED89ACE0FC31A5F867B331730E4599A14B70E0824EF8161D5D3 +:206CC000619392C25BFF4653020B689C0705172AFE1FB4B1E19A3401AE8D5C5D1FC3883E4D +:206CE00035E9337FCF0ACB9D412206A734078AF4E62361B98FF66CAFB4E6C61DC940BBDADC +:206D0000F7C39BC999A652DEA8028DE318B88B692D0468F67F28543E73F27722089D327DEE +:206D20001427C8152D6265869F50633EA69DC769D167D8A351CFF395C280A1BF97CE1383C6 +:206D40001C980A87990C59243A65F3C8B1C728B6393C1BA576AB73EBEB8CB9E414380F16E3 +:206D600026A59C08CEB5410E0F86A52F148B6AE6A74F10BFFCA0969085D996F79323FBE572 +:206D8000460964E22A38E4A0DD440BCCD5F29F5C8FA490D773E3A6C9E9B88CFE21D393ECC1 +:206DA00044901C6F86F7E7B51342C429A00D404BCBD23BA7ED824FC0FE472C923C631931F8 +:206DC0006A8115F4A35A8B03657B27588C1A2087E549A699A31604A33C396955A05C10D8A4 +:206DE0007FE5A9B3394B2221D4B135C486A142E1CBAC38B845BBFC834CE669DEDFEA29CE25 +:206E0000C179A3B329AAD4F8E7AB7EA852D8FD8F15155DC61781C0FADF99FBC6E2B879C822 +:206E2000E00C14EB38278D9AADE5DF29451A6D6AD53D9A3B9E5DD89537E62E077A813972CA +:206E40008B2FDE8A9668960D9E0ED34561323B9A462D973A712EE4EF86DD6486797D5E5D8F +:206E600037B951CEC9AC3F0D1C8D2128133023A3686B2C347C0CFE2A22558D9F7FA4508FBF +:206E8000A3ECB27F6EE3571843CD9870410253D7103238236CC65BDE601A6C76D2ED94BB7B +:206EA000C1E434E761DB9048F0C52BF782AF5F68E82E029D220199FEAA591266FC58E53FCD +:206EC000D547C6312533CDBF3AF0FB45D66EE71C7D731B30267C6DC00D35441AA2C28A373B +:206EE00050B2321D97A30FA07B71871817CFF2C1D74FF19E6695F9AA4E982A9F76964DA435 +:206F0000203E06BD3AF08A8EDB9C240F9BB7BE6473397DB66F0C6D4EBD64B5E2801A1094E5 +:206F20002D78B0074EF172B6A42A697617D0E544F2D0573CBF4610B0EF00570D63E936AC36 +:206F400083ECE4FB1F922DC05C04AB3D645C09DD6B3F2E6557D62FD1F6A9C88C369702E744 +:206F6000C6CAB837508B31E6132FAE312DFB5CEE99BCBC6278952841DB3D041DE53D46285B +:206F8000FF9FBEB9B461A6E40D1DFF904A9AC345D48F656BF7E74967EBBA731EC2887615CC +:206FA000C945CCC91845BCDF21F75ADD624591CDC5BE76D52BF0DF2785255BE393F153E64E +:206FC0002D3118EEC52F254A372B31E2EC654FA3B005965F1FB87163B51018160203FEAF38 +:206FE0001BC76D8817E5C6B31FB2DEC6AC014ABA63D97CC50434247D70D4A54D989771CF24 +:20700000BD6E97161A3C3897CEEF66C458B0B7C8976619CD1E22B916E2B1A682AD1F6CF030 +:20702000C9AA082A1DB9EFC8F79BCBCF53D7EC03ABDEC839A724B1D421F36AAA088E777A50 +:207040005896D6C3917B7AA6AAB95B1BB76455B20E97807A8E3F9B3F063C590C3DFF1F1723 +:207060008455BC7E44154A12BA6A21FCBB37E5F3D4612616C5EBF659533DA624EB8D16C520 +:20708000E1DB1662653991471DD664BC53ACE6E57CEC0D0415D4A7778977E97480E589EDB1 +:2070A0009C572CE5AA701CFBF27491DDE2AE5D37CE87889EEB05E404A43992811D42C9CE6A +:2070C0009FE2ED64E5B0F323D54AB280DBA6C94F492A0DD78AA09614408637E713D13C2FEB +:2070E00087705EEBD0C243D0EA788E3B3E61E7C6BA33F02FCC477450D503014A796D94DCD8 +:20710000141FF17460AFDFDE1CDE986979D948A7779896D1A92598AAB8A857F07CF46DD8ED +:20712000C937B927DF2B33318F589DD43A91DE07F0FC597E0BFBB04213BCD2E18D3E527B24 +:207140002ABA275BBBBA733DC4FA82CFA9787EA90351464B22564FA5883AB4BC5F7B06A149 +:2071600055585900F56A96BFA0CCB45C53B12B660C03DCFF83FFC416E14A9B9FC4324B0A4E +:207180006100E37203B057981E729A82DAB6E9C463DBAFD0B628B9F792C1F458A0AB2DF854 +:2071A000D22137D626113179ECA7CD525D58F2D4EF48BB7CC9C78DE61A1973E3CB9FA5E6D2 +:2071C00075E60AD93BCCD0C8DC81A8D8F014F378EE3DF2D535C131357D32EE13220116B39C +:2071E000A6AD9B5D844F7E749F98BD03C4FBB745298D7AB586A62642E1FC55349872CEA96D +:207200003393AB509C4F63708EEE8FD254ED42A78FDE8C0B44C22EE968AF8F14082A7291D8 +:207220000A1A72AA562DA307636FF6765B63E946872F2F0561D2AD1EA90ABD42914BEA4F07 +:20724000BA034F49C8CFAB2B3A9BF8952B00ADA8027CECC586F9B96FB28633C73F563C4B66 +:20726000C5F5768E49E7FEC25AB9EC0EF0F8778FA04064975DB8913F8F6C51D9042548B15E +:2072800092DDEC8BFE1855AA1CC3F379DB09DEE200B5FF5F665C1A2AAE144551687BC8CA1E +:2072A000937C436BF3F1622553357DF5797D03B39021CD85208641E1ADBCC0E4705FCC3855 +:2072C0008BEF299CAC803649FDCC44A2DDAEB68DDA35797A781E32EEA933CBFB7ACD35DD94 +:2072E00073B544C0E6469D32F79D64EE4C24F20EFA443D10FF58812C1D18E64FB7F74DC459 +:207300003E1147F457688B369D9892BB54D749D6F3C7DC6248C19B5B31064246929E3A5324 +:207320006237EBF7CBFE6FBD3C4FCEECCE0C2270338670797E86E3EA9BD820A77C6F8063B1 +:2073400024D637E288943B02BD3AD7FEE4A96694D1AE4B8B2C3A287BABBCE243D7CD487325 +:20736000C4228AE834F05FF0BA3D8C0752BFB6A0E9BE858697E67CE965BF70913899F7547C +:20738000C1176F6A79E09BBBAC33884ED78B956A5A18CDD4218CD89F01F701F3B48AA7620D +:2073A000982CE0ADED43ECAF5AF9BAFAA5D84AE01E5737E581ABE99D3F1E3A98FA096A71B3 +:2073C0007E1CA66B0D3352454C916C125793A83B2A346DEAB887CB84AE886C1F5D1B0DEE8C +:2073E00028F69936B11BD0BCDDDF66924FC5FA1CD2B98F697854EEB9AE69A3AA3B3054EA67 +:20740000D3BF1B7E56F4C973AE4077448A37C56869A247ADC78D1D8206BE93529EA817210B +:2074200021058EFEF97EE9FB7D077CF12CA7AB20BA163A13D40E56457443ADADAA6BF6E515 +:2074400044B6D4FEBA7CDE6729F6A58BE5500C33CC3085F6A19ECD2675B6E109A9EA47FB8F +:207460005FF1D407DA7D7371663A0CDC7A4C796D412B1D5F8E55E486E467EDBA5F455E7CCD +:20748000880215B12EE05C7916196C81208C5321B42E565B0BCB8857565456A82D3DDAB891 +:2074A000CB6B528D56146CD7639D58A0CA62DCD97131BDB4B4DE22D02F9A0B233A68D3C965 +:2074C0003335956CE466BA67A70738CB7EE0648E16070754778B701AF8EBC74E4B391F9C9C +:2074E000D5823B9411153A575E84F4ABAF2E21303C54927630206658C90B4E0F81C45D087F +:2075000054A2D8F8D69499660EE5110DDEF9FC67F931148C8B3B9C4425E63FD30FC6583403 +:207520001FA2B847407092C56807A1F0B8271D291C818B0562427BA161AA43F8E4FB8CE9D8 +:20754000056BFCAA9998A598328DA6C38560A953D6EC8C73AF09CBB94AAE49EE220E229A86 +:20756000A1D1EDA5A91EBF84B05386C710D39CC2E422455E7F2FFBF9A5FE18E71F36D5A7AE +:207580001AB87690065F6AFEFA9B2738059C0005394997FC0EEF774248D579E6B5DB36207F +:2075A000CDAED5679BEE5D9B2EF388C1E32732E5A8F5BCDD86FC1ECF5936782D4C906B6583 +:2075C0004E71D5D298F2B0C20C06BFF8BF51BFB602E26BA1CA4114AEEAA8E46DEFA9448CF3 +:2075E00079F78F9134B94C8991F48A91538FF2F07CA6E4F38E34DA4883BC6DB299DD3D9651 +:20760000DAB88EE666C55E0363BC4D3D2E8856A0FBE2CA0EF316B960EB90416ADA52FD87D6 +:207620006EF6C0F560CA4E4BE28535085EDA28E3F54FB5421F9282C939E7ACD862B89D52A3 +:20764000808294070CDF711C81835C7C2AB9F8705616C4F623819C8C4C9CFA124D19A555A8 +:2076600061B8FC3B56477B50964B4AD662BB54DD9910D4A62053F876BA23DF8A5E2575F8C9 +:2076800074487A8AA44E55E494AC4022933D9A2718A85B1D84F5D28570043D409727A03F36 +:2076A000FC5A419583413F79672A46AEB045196B24B7E70491DB528379AE1DFCCA95EE365A +:2076C00099C817B289B4FC3B52285913FAE35D2E41DE6829761DE2150BECF012823988B395 +:2076E0007B58A55B979619602449ADC05E845FC5EF7249CDBAFC535F1070B2E45D07114483 +:2077000025513B8F4C16317FFB15F664ADC472B69FBBCEA0ADF49065CE81B836733E912C0B +:20772000B6CADB18CA5A9F04F6C220438EB5238C695C8EC61279E05C17381F83A1B4EECD21 +:20774000F9A1089A7E1165E54FCB8F4C78526754B6470BEEE0D905A27F1E5D8EE36D5B1AF7 +:207760001E13D0DB5C5FA70CF47E675ABA4E136BAC20724678F15798ECE1C94059A8A81299 +:20778000C4DBD39B11538CF97141348EDEB06AA0ECF73D28A36094877634C6E3A062DB77DA +:2077A0005F26CBB40441B84E93D9A9FCEA697DFA7F12E04B2524563F036482DCF244F930E1 +:2077C00042A4A525E0B54E3CBE8FA4C9B5899EC340DEE1241C62C2919D35C61B9ECBB82495 +:2077E00061E9875C8B2D301765282810B9CC13A310CE3708993FAA219ACE1C2977194D70A3 +:20780000A8EB0E57F73ED6A338DA9C2ABB60C2845D936567FB74477AE1E1344A4EBF1DEC47 +:2078200003747FA03EF96B51920511EC3F246462C474BFD24AEEA33FD55A3C433D9847CC89 +:20784000E42813E1210EEB67F9ABD1A20732620C6BB4B5CBED91153175779CD807FB87EBB2 +:20786000B1F68AE4C64F03F8FCC9DB909A3167CEABC68CC08D277A17B47A010A7C6BA33BB3 +:2078800009542B9B3BF70D5951E27CEBFB7F0E0C4B2B76A8FA4ADF7B9C2FAF7D7B100B0E32 +:2078A0009B57935912A000AEB2143B47A69C70F73DE2FB7031E8E2FCE565E7D4447EC0721F +:2078C000F8A6B81385BBF20CDABDC30833B417A79A648350FA2A14B48E37DBFCF50E1DA9D8 +:2078E000F18C428AA80C28C825978D71C5FCBD067B02FBF65A2708E1CFE651023B6FB6A17C +:20790000D30941B2BABDB65CC63ADC024E9FA7AAAC81A7B7F0503D090D97B0AD3CC73CC8DA +:2079200044E0DF4B386F725C04D716D8F47DF5C0BFBB5A31D59F4330D09F45E3798F9BE08F +:2079400081A858EC9D9897FAFF8B461C89B63D60EFE4FD5737D3F0F50430BF1DEBC2BE1883 +:20796000E4751483E5760F539331761559FAFD7909382969BF3D54978026F2E53568CD346D +:20798000E0AF71079BC14B3E2BCE6DED3E918CAEA44ED124D340C4DCB89E74CCF5289DB401 +:2079A000D5A18FD489FC1310F8D98B950E039413C3A78C697986AAEF4E8EED302312243A1A +:2079C000520538DE3B2092BDAFA58D67A4AA48759ACDFAFF3078C39A214C958FAFB8DAAA5C +:2079E000955C46D170C93BBFAA01EC2C94D54CE9F0D489D8F078CBCB90E20FF4AB605C30BC +:207A000073483585F70979709125A5E731DD9F523DEFA588AC72CB6269B85C8CD1E6127AD7 +:207A2000186A5DA78A4718965A559E9C0F5F4D8B93FC06E483529D50042E1F877E770E07F5 +:207A4000BC817288C6BE37D1F705DA52A4CF6D986BE01A2295D53BB808AEBB1CA06F49A753 +:207A6000F1A1E916601C51277E6E44275B254C8A26A8E00562DFAA2F69280A1B6FB4C3B6B5 +:207A80006D5D4C808F0DE1E2A275BA2FCD2531399FA52A9D8F0D8DA3571B6FC3B7346B7351 +:207AA000D4AFE5709E5117878E67C5AE0D41EAF143593352F061E13893C5ED6385CC276DB8 +:207AC00041292E7D3DB274AD9A35703D32DDB83050B4E388D52C5DA02C2E8162F5F5023C3C +:207AE000F1C6B4D9642617B6D18812BDAC681704F1E65F3EE434D7FD7AA55C015F8453136F +:207B000046C5AA75CED91AE6E4DCBC37AF8C99BB44D43FF7A1E46841E218059B99FEE09233 +:207B2000DFD14C3CFCDF522045ACF68D3275A8C4DB711099D7D3B0F9B1B4B4FF1FA14D4B81 +:207B4000A651CA64A53CC4832E56BF05A4219D7C871236504E928DEA9748CB0BA4B1C8B6B4 +:207B60004EBDB0CA40B515F705AF9720A2AE27F9515837E0402EB49D5E9492BA1EE9C5E338 +:207B8000F6F637423588CF20D341A2D7FBDD9E5C50CD5A394A43469320A932171DE455E710 +:207BA00058E5585849CD2166A93D4B48A7DA7ADFF43D6FAB088F54B43ADBD7E02B75A03FB3 +:207BC0005D5842A454ACEC4D14E738C07F7CF1524C385608E5E1E13274ACFA2051AF570C48 +:207BE00055ADE86A51E55630E73FA18B6F17D7DE52E8389E304CD13604F221DE670ACB64C0 +:207C000030A1A0345A54FE62FE4A12C951E1F240C30CF7D4A0CA9E3549E811CC8B2C8761A6 +:207C20004209149635A407B1F2853D6E5594FDBB6922E33D4096317EEFF8A31B03B9196AE7 +:207C40007684076371019750AC0FB4F74DEB6C0A83A05734D5F06CA0647CE4DA312E2505AD +:207C6000EE893B581228B51816C9002B1E7C067BC8E707E27769EB7F8B43D0B0092C9D7E4E +:207C8000175DB93A235E285C63F0B7FE128C3EB558442C09E124FF9A18AFAB9B3E8338BBAF +:207CA000069B815CB35E555B043B3003B1DEFB2C32E4B8E3B517D5A265CCC19485F2034E1B +:207CC000D687279638997BB265139FE1D0822D7C79FCDDA52EA4CC31487664B895919768D4 +:207CE000912D8981836470B6804F9D1BF27190A2ED8BE288EB519020250D3A45E2C1A016BB +:207D000026EDEB5B41C3B19CDB5500FEFFF5838D9A79D89D7423455C42692833E2E36CC7C9 +:207D200056E2C3E48F1093E6405AF6937D2FE6E1EA37CB573EE4E679207F56F3F6B025B986 +:207D4000298634A12D3630D00E11A942EE3DC85541D43F1142513FAFAB004B45788B9F0C1B +:207D6000B359C9C1A312D004924786B9442BBDF33018A91ECD47BB117DDDA6428B814DFE25 +:207D8000C7DAD5886A98FE52515618572F87710ADA010509A7DA8428FEC591DA1DC0D64312 +:207DA000AEF5FF65A869C28F59237CEA0FBA297461BE83FB807BC628997699A08C0CA764A1 +:207DC000E054F64FD20A66E977AB603A30B387D16ED4416483A70219D727B3C5393C53B1ED +:207DE000DC50BE9A1304946DE7BE5E83E1031C94111C4F7B2B1DF77EFEB38F8F86807906C5 +:207E00009D40A9623E28E6E7C5263FFB31752966F79456C8160F43EB56BE06203E39426D91 +:207E2000F7873064CD28C834ED122DAE534628FF3126BA57E8198D7E3DDB4E0A8104852097 +:207E40001417E658EB333C338AA784DED41F688B4263D128A2858CF8259690E0349167D43F +:207E6000A4A6E676C5DC234402B9BD9A5F182976EC3688D0500843CF2F13BB8B54403EFBF3 +:207E8000133763625BD4CDCC97B198776F6747E53B9925A169DB9967984228E5CEDD78FCCE +:207EA00065B70FF805EE3478ED1EF1F286DE20010316B82ED07271CFAFAD5A9B806C6C5A09 +:207EC0004EF763D19ABB4A7043C4A9DA51AB21C0BAC19BFCB0EB69E54D5E392017B47B2648 +:207EE00025CE3CFBCD268E5BE4B775DF27B1719AF17A765DB95CE610B2C62121DBFBA07BB6 +:207F0000BF95F3BD3EC032DD98AE2B5714241F3BC72690EE60AF95D4ABFD3092113D5927DB +:207F20008CF88EA5B1862CE19D9F90CD7AA2CAF48A307E00B594EF73159655253F0F8D2AC6 +:207F400082A9C8ABD6B8630F17169E75EB3F3069DD5323DA8DA593632F94F75F8F2A929C2B +:207F600077B944054BA19810D8CB1CBB25D4A62E59667B2DF2E2382A37593C9EF021E015A0 +:207F80004687B724BA1ACF78E8305FD7D11AAE8071A42AE9EC08B4FCD7925C32350BB7D528 +:207FA000E32268FAEE4FDD6EA0693FAA06FD9AB684F9E33FD6835C246BF0CE9A7CDF33CCF8 +:207FC000C399B6CF2F0693209589174FF53C28A95CC0297AE207F7113F05DB3379F506C517 +:207FE0001E246D843DC84E6EFAE4354F90B72BA2D8C18A54753E3C05964601801BA7FD98F8 +:2080000052CA842FD132B81AC1E2859CD101951F9EECFDBE7E03886EF03BD3BBD330D7B76C +:2080200077611F8BB52CB8FDF2EEAC737F739CF6BE6CEF9AEFD67017B3C4393AFDD99783CC +:208040009F974FE6E12550085E6B34222395EC8C8D095707579F9E4F16CE2CE9E0EFC7E9B9 +:20806000E6AC353F133A3399B096F74421CEC957FDA5CEB5CB905F3A12A07784FCB5D19574 +:20808000AF5E245BBE004030FFDD8559C3BF6055B5388D97DC5F3834ABDCF337F72DDF6762 +:2080A000A3E8D97E268AB6318756095A247A5CBCBD34BD75256518807207F154720D0F417F +:2080C00012CBBA77EC66ADC895ECB3713DECC588309F0785DBB2EC03B98C1FF43882CFFDFB +:2080E000E36602D410A90CF353BE2D68E38B2C548B18E8C048B478932D419610B469858E7F +:20810000B07D91733674E33D10605281E50D481475294E50FE69175B20CEF09AADB8F72DBD +:20812000AC4A088A034914F911C7CC00E52001C04C3D8CF3E820281ED8D97019142D910191 +:208140007F4F88196E7F924172B42779BA7EDF9FA9CFACB59D942C383CE994E75D4C1A772C +:20816000FF8A446E3D4E6B67569E81C44648ACFECB4C2211ACC47D3031020E9EEACD717E0A +:2081800095DF2A20B76BD6DC6A22969D68484B0E76CB3DC1144B62460DD8557532911B6F43 +:2081A000875AD29D14F454828985CCD5E2F7356BA675FE3319373E6F28D428C141BC78EDD9 +:2081C00043336AB0B8A559D9038DFA329DED6D92334199EF800B5D6C6000660F5307AFB459 +:2081E00051D3017F78F0D31B317A8B94A2F959641D5FC139E0C2F5E8B0CD2CBA367AA7A212 +:20820000093134331922B5E325A92B1D2ED4F3AFD6303E8299F3EE7BA9F87E23CF1EA8C5D9 +:208220003D220051088C9E165D84C5C8B95409AEE9B1654A8421308890C7B89860250AFB3D +:20824000A399218E08371D59CBFCD4607CA6A9E42B71865B86119460341BDBFA9A805A67CD +:20826000B485CDB061B61A8A514733EA0ADCEA81B02E148FFE9ACA1A97C7A9CB1EC7DB47B1 +:20828000DB1EC386FFBBA761393F542DB6F45E5C0C368470645604AE0F808DC7F6397AF857 +:2082A000A4C5098247047541A0D9FEE8A14A394FB391245A6A2E06681C81F01FF3437EDFF0 +:2082C000E7CB9FD383D0054DC4290685AAC9281176951E264A31BA338F8C3497E2DE162B13 +:2082E00005B1FA735C5E224628EA62900310BB05D66DC76259B4ED603B16FC8E9EBD97DEF1 +:20830000FAE7ED38BD7F9C88B323D1598DF1EF25D0926CEFEA1920105533B5643246F16209 +:2083200013F56F1363DE60CC3E79269252C1A4C409213A6DC2D333F2808839F1581A6222A9 +:20834000CB3AB28B2CF9EB9728C70BD6DD04FB78AE0B89941E4F94A2F44AF1D6BA6B9213C8 +:20836000D7F736DFD3AD93B5351A6EB6A5A5AD75AEF04356190AED93AADEBD32F9E2CE7207 +:208380003FFF2A3A725BE0BE7A7C0927BC359D015EA2684B998F1BACFCD1A4F538887C03D4 +:2083A0006F7A11E39BA629D4784D24C8DF64A52FBA5614656CC31681C448D7E7295C85F2C5 +:2083C0008F72E42162C222C7671B88A300801BFAA25BFB595B0F5C84C9E13A4348ECD8A7D3 +:2083E00050B851EE7366D45E8549FA474B0EB742E3C81D323D55EAFFA5002B05AB422CB2B5 +:208400009D6A0F62D86DE6F45A92CC64D14AF969435F4F1CF29F73E7C973BC1D32B0FE82BD +:2084200042446148532EBBBA722A14CFE61C422920FE3EB070DBED3C96919D52BD814DC149 +:208440002B40FD63DAE6080990A891E5BC7C4CD70971A2C7E7AF6468BC9BB2E2871AB322D1 +:20846000F1DE5840180A0CEA91A1F4649BB59FB1DEE2CC42DBD0DA08A60141045472E1C4A1 +:20848000492F17CEB2FCF61A58A4C01D6B591BEBC4AFF149F65159FD3A6C54E1832A01B09B +:2084A0004287F220E90442B761E0DCA58CF076B09F1A73A51EDE2E2248B7500BC8FBE40673 +:2084C000C5C7ACFFE7797DF7EAC38D42845F6937C964CA2A3F1B7E273FEA4A29D485CD4F61 +:2084E000D44D6427E3AF35F9A2F8B6BAAD9B2C89D590E52BE354CF3D4DCB221424F54F5447 +:20850000CBAA89C71F783D7B3BDB5506A6470ECAD30679C6220617C9B5AF61D0F3E2D2B302 +:20852000FA636D8D48A36F989AF49BCF8A4691EA35EC67A0924FBBE72C262528278D8B2006 +:20854000B5A3CE1C0BF2DE725F4612A32CA5F2B7A112AD4F131C10A78B73E6D48D390A3D5E +:208560004B720222C4286D03BD6D1258CAE721140F6867F8B2A8251C511B87D367E4A10B16 +:20858000BD4BA9A497254DBE41612187AA0D9BB1C3442E5B67C58520D8D24D2EB2EC748852 +:2085A00041A476075E1425520830169A7B17F2E5EDA1D70AE43F33D0DFEEECB12B4D4F6CED +:2085C000B2ED15E4CD232074C207BA6BC06E6581340C6EF7E33E2B627E845FD9E0ACEE0274 +:2085E0007F321E670BDCFD10B8ABB3D9650FBCD4DFE5E608BE8603A3BE39D00BA8306D0D9E +:2086000095FB691048AAD02A9431451F77B35CA832D21EAE2081BD5259C09FD03EA2F6B27E +:20862000A2B9C2B0BE194F35FEF2A3B40AC59D1E24EC6A3C1D6B3BCBD4BCEA051EB2AF31CE +:20864000E04B3FF957F6803116B6B1BEC65E3D6E8FB40AB9E1C58F0F7237B1DD6C53524DD0 +:20866000378B224C47BFC2E68AA298F1E260AE07C535209765F7B3CD75B0A9F2830E90E71B +:2086800072EE2B9FCAF00DCBF3E7BE36B574EF39B2FEF3F6467EE7B13993E7BEC3BCEE2A02 +:2086A000FAAD53402326366BC75DD86380734EC7A46BF3A95DB368868262527ECF58295032 +:2086C000A1322B91FDEA675002EA2FE8A298DAAAD093B2FCC4CFD32E5174A07B58A4EA7EC3 +:2086E0004851F52498B145EB19904AD78F84174AAF57378FFC8859BE12143C0F58A2837B41 +:2087000052A765581B8AE11EF91F309D618C3FB0FECBEE747F9CE64CC6FFC9ABF27AE30A34 +:208720001687E3567BBCF27EED4A100D74765A2D3CF424280476B739BDE2172537BB3C30D8 +:20874000F6A9EE2EDD5754E052C6D4E60C8DBA6D5335E56D633089D226DE16A148438F11B6 +:20876000185C513E02146BFF0C2FB19BC5AEC50CAAFA6BBE7CF872F11644D97914FA6BD60C +:2087800042C5C111E1EF57FA8FD1992FB5CA68C6315ACE9A9D431706736866CDF72F801452 +:2087A000EF57DA5BF62357B4373E6ABCE923ACE68E41C447A37D85500159EA99AE7CC55EE8 +:2087C00006E56570382B470310E1B7CA67C60D799A8DF04A794D00AE66F7790EF65EE3C552 +:2087E000D52AE0836E7FF76662FC8F31EA75BAA64C713F8A692878D6CC23D6C5A6E6961FC0 +:20880000DFAA0A399D94DD40349598568D0EC9E83F757A84B3D18F0FDFBE49E43E43ECBA76 +:2088200011035DF600B7CD08C341B8B15144ACE9552C5500E970D368B6ACAACCB36F13A196 +:20884000529897B1EE46A3A9BF06C45650275583CEA971421E52EC1AB999DA75DDFCA9B9BC +:20886000D9910821EDDF97C763F5C078B9D93A4C5FADC256BA488554B67FEC16220C291FE7 +:20888000A0DD8A8800E47F1FECEAC1FCD44F7E2A81191A0D74CCD73F7FA10F3FC3FF1FC043 +:2088A00014599122A005CC37523C20C8949710B8FF4EDFA9F71931320C47A49CFE50DCADD5 +:2088C000E6037CEE660AF4977EB04CE335BBD888894062CAA53311660EEF7858FCE062C787 +:2088E00076E69FFEFBF05822B9E0E860B39C51C170B52BB53DFA47153F1203BD9A2DECBEBE +:208900002581CE53F20B84A8DE68594DA2394D3B9792A8AAF1AF66842246C4D115FBCAD765 +:208920000C87DC8354E153E396DFDFABEE37C9A23257F7D0EE9E04FB771DA18E88ACE2CFC8 +:20894000A5597BC18B08E27471D4BA7820D29BC863638459B48241576C426992A17D857DEE +:208960009FCD9970BFBC75A78045C7A81E23A17925234E201F9E18AD5E1028ABAD918975A7 +:20898000E2817AC6EE2CE5836037F2E32BFE33E1448191355E7E97477FF418E253A0EF81F4 +:2089A000054E3645ED7A6B2CD6844D993B169D2C8A8092E348051B80134AE7F6D8AB32FC3F +:2089C00053EEF79AAB9E4DFA15126DD35068735F08766BB34D37A13584A6AB439A35D01384 +:2089E000E9032FEF31ACC1A78A7D0960394C05281013F6CD34D51D38AC6AADE6207107453C +:208A000062BCC90B773726F9EA2D55E7DE2A2FFB68A9A3BC6B1490BB4291B07D6E86066C72 +:208A20006C209DC3FA744CDA1118088E45851CB3087B2C25A8F9FA96D687F2B0D1955ABBDF +:208A400014348EB0821314CF9197B4DED8CD72F5957B69F95DF4416CF78AA59F0EF77FE7B2 +:208A6000A5B79337DAA09DD0086F00DFFC989DFE576D7C6CCF3228C8DEDB7C838588ECCA4C +:208A8000759423245A954EC9D05B866A4641C995FD1876809B71D9F37D178AA3BE349676DE +:208AA00070798C08FC13511228B32E290838507B1D1A2267F6991A31F8F8F619BB0EC7BEA3 +:208AC0008B58D33F587B936E67DE69ABDC9ED79E64DAC2ECB6270CF9D72FD97D48A06934D6 +:208AE0001B2B97458DC86F592274BD5B0E318B24789A956ECCC536FAAB2C5E00B70BAC40E2 +:208B0000B50094AEFD52545D5967C835137671CDB32182C421D1472B0B34D044059F15113F +:208B2000311B507658D387F6035304A846D0A5E1DBB61FA835D54E22ED5F26050BBA277C2C +:208B40009A359D9130ACE35AF3A5777E89D0C104B42972BF1F9FC94B64D383945CE6009B49 +:208B6000F8FC3C57455405020BEAA086C3C716C20E1AF45203B518327F51CE6749003DDE78 +:208B80009E40FF44599BC62C9C2E939B9F9AACF564A7E3690EBC1D79B57A3237075A848246 +:208BA0009D3BDB343E1CEB0201A49C8A037CCE406B6E6A169D438EEE8B0B633B89252A90DE +:208BC000177E3B29ECC289E4F391D9A099E54402D77F6ADE1B23EEA70646F8C65031E8ECF0 +:208BE000A935B4830994D54D8DF3A31ABC129C974B4F9324138CAEE1DA1AC5A7DCC1BBBB71 +:208C0000C3807A47A5725C9A36446668EE2B0B09820126456744710136A1961B9721D33B75 +:208C200051BE2E903F460F52C9ABF182371101D4F38E2B9E75BC7740A0EFB2372F5286C10B +:208C400042CFDB2FA2A7E7A1A21C302A9808B579E357234935840D276C12CE4C4E44D9EDBF +:208C600012D7F50CBE5736C10CB428CAA227418B7755FD65E1407C2D40D9B915B7C7BBF6A9 +:208C80003DD034ED6ECD759D46D2035AF380C17FA2417C9866E0F12D680AEB98BE27EC70A0 +:208CA0003121F989E6A6059C4F93A16647E4926C7B0DE51C24A4CF27C11B3A520C6604ADCF +:208CC00037FB60C206517531828D0B02BF74DFA9D14CEDA56230E1E67AC00BED5726A52AE6 +:208CE0003100C30FD58F618A5D8E1D5A6E67694E21F45F5593E4AC59710FD04EA9563061C1 +:208D0000D57B3491DFF29E347CB3AA98E955714FF67C60A75ABB4AB05D2C545281815ECF46 +:208D2000BE8827BD9DC23DEC8FE24230577A544DF72D91FD4F69D43F7D353DB2BE00A79514 +:208D4000C7B69F1182A71EF9ACD1AC0FB27C4240129BC0F0B943EFD0ED7F1934870077DA15 +:208D60000EAAF9478B66640C1601E13BAC59C82A481B2D5251AEAB47745A2C3B2CF06541A6 +:208D8000FCD695116D9AFF810DDEC825AF8BAB778F4AA53B0562F2CAD79E7544C6F5DD2AD4 +:208DA00025444A16723022EFFA6BD3D3E83785D66FC37BED14C39A4E3131CD9D645611962C +:208DC0006290AEB2F83942E2D7F4138D411B58BC3239761BBF79A4198771A19318FED6B256 +:208DE0003929D0434F859249AFCD6D6BA7B5C0BA2C4BA3CE7F66FEF248CB6CEA34E4A6B988 +:208E0000E950C0FD29C7F6DCD9B55B2646FF9D62E5E8858B09DBC4706B8940485C39C2BFC0 +:208E2000DCA7F4249772ED433097BE0F36D7E2888AD8BB8B59FA19AB3030F25CFEE0F4F61E +:208E40005EDA87BDCC725277D42F1B3CCE72FB603DB0000910A3C2C3942FDA2B9E6A6D73BC +:208E600025F2F8C863BE74C29775CC0CFDDF76BC5F250651C95E8DA38B6A14A74D9FF70FFE +:208E8000F062F8D8D3A74C00961CF65A25E383106B1514963735C0A89CA30D3116071CF4A5 +:208EA0000D156BE565AD4F30AC4302699B88908AD2E8A1EEBCE56FBBC2A52CE789487847FA +:208EC0003AF362A8A33FE53A71C59790616E45D81251284B814372C64E97459C2C1EBC0B68 +:208EE0006AE33852709E14271A574032CBF6989E1BB655000459A23A925069BAE2C94D26F6 +:208F00007E0C9D6E6CCB681DDA7FE38BAE81B0AA691552623F22A13049EBB5BBF306C1D816 +:208F2000C6E5A07D487802322E4FCC63B7E20995466DAEE10C53CC3A00FF8B129129056F21 +:208F40003FF531578D4F49DAD8A539F7DB573E21F16528D1025A6FF316BB963AE883FB6C98 +:208F600093888003A13B3E53E603F2BF466EF72F3AE0376208BCC550292CB5A20C82510358 +:208F80008F43C7937E4B9C5FAB262A8270B56622A114D717AB9E65C4A0DE2D1A6FF702C8AD +:208FA0007094518DD86EFD4CF2EB49B6CFB16AECE4ED8837142AB6450F34A3A6FCB86778A6 +:208FC00034C6392E6238BFF1D57AAB036C0D7175DA3974084D65B709E840B252A737C3D9E3 +:208FE0007810970913610C8617A0BCF6BAAD743821301901DBB0197D5B64AE72F27CD827EF +:20900000BE34400973BB319165916CFAB1A6D5EC9B1FBB3B4A185E7E8E273CDE92FDF7F37B +:20902000B57BA6A85C9AF98AFA616E231464EB5290438E9842B6067C6AB378E7CB246755FE +:20904000751E961B72A1EBD4DB1BBF3757B8E2A586B8A1BF2187EF39B1D7E868322F0B3591 +:20906000E0ACEE7C54B24CB412747CB7CA677314D4DA421208617A6B36FD537804A01DB2C2 +:2090800065F8C9FF677F30CE811254EA170681E87A321E7D456DEF4BCDB0454EDE32F881A4 +:2090A000D9365CD7255E0E69A202069DD664DFA1AEDE6A19E90D87C204154CC5F1AE32D951 +:2090C0005BFC79735777D0986C059ADAE0056E8E6D452C29FF0204A7863177847E80B244F8 +:2090E000358DBFDB15A57FAD0D488DF0BFADC2F06C60ED8934C5BA5041016A87F2B07E4D59 +:20910000B1501C82A6ECE25E9ED99F20CFDD9F04BD1416D6C47E0F7A55E32ED1826D450F57 +:209120009FAEEE958489938AFDA26D161CDB9B98AB69145E3DC4DE6ED56AA7163EF42FC9F0 +:209140005300E9FD27036C873305D492C87C5D7E4371EED8F3A3607F77C74058C08D2C4876 +:20916000172FD37FC26A72AB8F1FFA5C6C4B1CB618C6A327FBBB4251D7E058E445A595D44A +:209180004A0AFE270349B057AE3347002C2907C267A329045A4F2A214874B2CB66514C1046 +:2091A000CAEC56E381D7A446D7E23604592FF6FBE14545ADCF16CC76A231B902288915B3CC +:2091C0002C010253A14F2E76CF3529D4F956BDA95765A22433B75A6B86A6040A0BF0A13B81 +:2091E000F4DA871A086BC9B8D365340A70CEF6BEA5B986AD29831E0C056B96DB2FC98038AC +:20920000B678BE282C71F5EEF4649E8063A57AC9B749933A6DE955D85728B10BD09F98A0C7 +:20922000BE34D9619C12D3D3FBB818F5C9F07031A58434E3903744557449BF1269DC2914E4 +:2092400043C15DDBD1422EBA187EE8B74367600503117439C854C570FA70F131F08DF82A56 +:20926000371532DB0F861A8F2870737F2182F7FE278A26675D401006113295304822C3E02F +:209280004EC2209988F73DB2494BEEC8B840740378020DF116CC50189F3F08607BBA31A9C7 +:2092A000DDAD9002E3353A79A91E3F1BC934EDCC9F50506F9A42E02DFA36E7258A91A76CEF +:2092C0001260632F7A76A9B2A296300EF9BF7F3A07BBEA7CB2EBF9BD9288D76964F0A66029 +:2092E000C5EBCAFB490DAF7608516FD10655E4D3060149BFDB0A0B3DE6B3AC85706EA62623 +:209300009F284F97D4A712324839901446186E77EA425A7B71169080929255EF2D3FEF021C +:20932000E658563F9A5AAF6007DF2B60813CB94A1259881E0C0A320EC72BB309400906D5ED +:209340000377DB3254C9CDD19276BE0446CF40D0D8B7A724FCDF5468679C0D98B7FCC4A824 +:209360000782F680FC844A793D4A2F36761F81BE41A623271A632FB4B88BAE4A56530D4029 +:209380007BEC53B10E2D2F1AC09275EAD81EE9EB9AA54F4B3D82F5242817A5F8010B1C208E +:2093A000FA8D09AF8C14D3B3FF8F87939E4AC8269C42A224C24496C98A84A60FEBC3EF4120 +:2093C00016EF89EEBB7997B4C1B7A9DBE74250971F7C3E6F54763BD3D7772CA89D2BAAF6DC +:2093E00099F876FE5A712D79F3AB80CC0FBA5ADF9BF4223B43905CB9CED734CBE37F599E3A +:209400003D243CFA58FE0A234BDF147B4F7090D9832AB4B83F60C782775A796893B7776C71 +:2094200070BCF4C1580445E15CF0076EF37B32D03FE59B74213A79156E4014302ADA1BB5B6 +:20944000B02BE42FE6FBEB406FEE3DFC2F2102B59C69C95C41B05BAD600251DFD7FA80A0CF +:20946000EDE5C405D654359F3A99BFDB5927981B3F1755BDB74EDB5EDBCF80DF828FE03DD6 +:209480008D983A136F8A64A4052169FE112EFCC145AAFC3BB32C383DC6D42E453161C31FD5 +:2094A00065C7EC90D732150EDDA3B49D42582CDC30146951F6C246A746EB34D86C3A9EA69B +:2094C000FF40A8B45BB9CFFC8670413F763D5687093DC6D32F7D1D4C23B0DD1FD066A278F9 +:2094E000835405C567EFE25FFE432FED127E91AD096625E2645E72A3D0464B8E3C28C8ACF5 +:20950000A2BF01A2C39776777D761D6615FF81815CC48B804AD379FB25E0F5B209945962B4 +:209520003C5180D9CFA87DA1616B12F6A0F500C05CE6533811A81B60CAFD0B34165FFDB05E +:2095400013D21E229226DF2CDD756CF64BD0C32F7F3485454F8DC7852E8498C0CC942C9394 +:20956000CF34FBE7C963BA262D0DD24D1F3A6AEB761577FD40EC443575D635D0CC746CA8AB +:20958000516CC03BEF529E9A7E83307ACC9393098D157FC1041EDC0F77EBAFB57F8907E64A +:2095A000A3F2775A4EFDA628732936DE471BD509E59EDA79D34782308135EC4C330A79E80E +:2095C000EED6F5565CA4E6FFFBE0A6E4EDF5C0DAD89EBFCC3F28D279AD37A58801EB7ACEBE +:2095E000DB845A9A51BAED05C7F36FB20FEE5B0769DBD22786C133E00653B350ED66AC7C73 +:20960000C2A086A9441626177EFB9BAC39FDD5E4B4E86A069224203FB454B88D0165B831B6 +:2096200038E7C7D5ED518DE658DB8FA8E97D4F61FE99F5988BD3B3EAD51218F19BBDE3D91B +:2096400022DA3D69208DBD1A5355566CB5D62C8811ED971EF961634D9618F8AFBCF2E69EF7 +:20966000FCF39BCE10F20FA83AEA229471DD4263BDED33241523169315EAC5BB95155705A5 +:20968000E3885704ACC6BD5EC5170C0CCDE2CD5A294D804F152A753F98926294135E647709 +:2096A00085F89B82A364B0DBDB6300432F5FE3896DFEC58F857920E37DD0D81F9F1508A59E +:2096C000AFD5BACACD3881D38A707E48F4FE660EE61C7E228114147A46E6FB8EEF0C1B165D +:2096E00078AD70BFCD8CD96250324C42DDD45245BA03697332F05D28C39FCB12318469731A +:209700002B04538C4EC5FC3D44DA9D0750F67768E1C685E7BF0DA236D0B9666EF08CD58A19 +:209720009A882B3DAA4D07AE6B01013FE0FB9A9FEA44B1F15CAF82CA64449AD070FD48281D +:209740001CA4FC9835D1B82C5FA59A1FBBC84E925C6DF4E085337595BF7F85974DE15A77F3 +:20976000C7CE3E71DD90B054002C18DE9BD49D347C3EEC149E4D1FED92614FF68516909628 +:2097800002890DEAA854C99227A0981A22F82B38494DE0FFDC07E383678B2DF5BD99A42C02 +:2097A000F9976EA32F3DC79E58A315343DC57EF8138023725C983F7C43852C2DC57F554AA0 +:2097C000DEFC1E38DD53EC53F07F8DF86F35702F9DDE93E9C373EE93832B3674C8FE55F39F +:2097E000AD42749EABA6DAF5564BF8939BC39A9B9BCECB3071DC0E102D91A04FA00ADEB9CC +:2098000013403F29B1EC50689FEA5703C51F6A4B7C36490DBE4AAB1FB78CA2CCC740782290 +:209820004972FB4CF5AB34CF159709A5B1A69F35940C75F1E1F8A4642BB96BF51750C1AB00 +:20984000CDFC67C088BD4B142D91B024FB748580955B82E6CE032280697BBA606548CCAC80 +:209860007B46CB026F886DE3441D13CD80AF6E539DF405B2E6E7EE16BF456BB4F3D75BEF92 +:20988000B54B1119DD902F8D263B4541A5F35BE0C4CB9710C6EC3E4FEB5DDB33271AAE926F +:2098A000919FAF3C8C2E68D4875F3E6ABDF67C47F0BFF300B667AF49618E8496658BC432ED +:2098C00099C8ACC94F8CBFC22F3D40CD65B86F5B843549BCF76B3D30573A91B817B36FC492 +:2098E00044C94DB12BCDC5A3CB51E368F336A8211AF8C0A3042CA6E4AF792C0B498C9AD1D6 +:2099000091C542438A4B344159DAF929BB7FA56B4C559BC42D5B617E19E919DA1A8271B268 +:20992000B3DE4FA4EB7BFE9C9CB77988111167433794EB1DAD39C1623D8B5253FCF94457AA +:20994000E58EF922135DDA0CEB751FE4506883B31A3C2DCC7E7C049F75A4E9E72D99A6E2AF +:209960006E35BCCBF93A5CFF5DDB9DBA9D6EE2C29B47495A45BA5B9D4D31B1E28AE63810AC +:209980003EE22DD34D746C269F17A92C4CA391BBB79BDEF11EBD0429B4B847A17478561CB3 +:2099A0004F4D6B08AFDB9AA8C05EC366A193FC6DD28838FA1440A27CB6FDC3ACD67D213D17 +:2099C0006C843543EDA70C2813A823AA664EAFF8446921C9CAAA9062C6C546BB92383D0BD9 +:2099E0008B53D14E7D31A42B39DD08E5FA6AE54545A7CDD8B3ABCC8A4A94DE1C2D75EF7935 +:209A0000509A1633E0A2E91A334113391FC11577E3A05E969ED80D13C8934B6E93A4F28890 +:209A2000D0262772E90ADBB338C79411594989428F606191E3E361805577105200DC3B0F29 +:209A40005D7DCB64A6F37D523B98460D2DA0F256D7C758108FFE2562B47E708B8D56250FFC +:209A6000A2D9FCB58012DD17C57892D12C8AB4BC2B0958A8317FD318819370707D6E8E3FF3 +:209A800062419B73337A3E918A09D023C7638A745DB48CF4555CD303CAD7057EBFF08B393C +:209AA0005FA8A6713CE0E14C7AC8D82D7396D69451F642278BFC893B758EE85F1BC0BE7D2A +:209AC00023BBE989E458ED67EE6058EEA1C61D21203E3F3250A0316DF7EB3968E00A197218 +:209AE0001383DBB67704B439F3E681FF1E0F589C5EFBADF2302589A22B35513515C5B0C7AE +:209B000083005F9530400A4771C277B94514DADA8CFB6BCFEF5A0AA8E92EFB7BEB3CB30C6E +:209B20000359AC2E4F6B96D6BF19B42EFB50558F50396A1A7B08C7DB88B9857455457F5803 +:209B4000A003ECE4431199C569554EEE70AF5075D06433CB0B1CC9E08FE8FE596B7D07CB78 +:209B60006210D2D587E3D1C133754A6B4D90B944749C256F8C4E3DDA546605CB7771194435 +:209B8000BFF697522E6533CCDAB6A1F26BFB98EDDA1E160A4A28215010FCF90F2661DFC74B +:209BA000DFEAF8AA3279A0808154480885356CACCD5C3210D227C942EBE1FB901679EF38FC +:209BC000A9394A7F9F9EBCAE5BC5FAEDB4867174D14FD44BBF932B7D9CE8A77811A2621309 +:209BE000089A95B5819107BE2D9B1F37C558497919068FCAD2486D2D366C735FE85E1AEDB8 +:209C0000906A2DA2720F07D4552BEF9472920C1D2CF18279DACA8ABC8C7B3938EF9919CC08 +:209C200091B2439D2B1C85954F12C5E32DF8D4D4B7AD8A8C798A2ACF0FE71D386A1297B343 +:209C4000BCB4F2C655264288BC57AE6199E9432625F025B491F6D7CE1475FB756821DCD042 +:209C600038123BBD41666EF761861BC5BEC60BBFAF7FB4524CDBBF4577258D662D2E03EF46 +:209C8000A17FAA8AF6D230112F52CC0A0DBA9DF3A80A2B8D2C6C0C360B33495B126D5E6353 +:209CA000A3281465A70C98D6D3342B3420AC7072DD671135EF4EAC60E651BDDA3CFBFDC393 +:209CC0001CE3516532929B5BCE5AA26DAF74401A679E2D6628D0FC86ADF03E8580E50FD9A2 +:209CE000A5A7EEC2A127D312CE56C27DEF5F2738042CF3A554CBF536F5F38F76A92FD7F805 +:209D0000D6BD08940829D47DC5E3819F90161F0E9F98FFDE6537545129B08E6E555186247D +:209D200080FAC483AC3395F7EE820BB9484A1B2420A04E75560DD1AB0E9C995393F09B27B5 +:209D40002E00737AA005D53B0660D5A204562946A437DBF4D8FCE83817C167249BB3DDF76A +:209D600077C4DB6F40AB080ACEF5697A9528973F054A0737461D95ABDB433832C89CF728ED +:209D8000E7262950A3E126E527C8BF7A151EF4E711D0EDAC38CEAC5D3DED3635E07A464F6B +:209DA000A286FF0E68E2CDAAF4AC679DEAE5757A2C30CA59D179BDDF2033CD05E68E56D324 +:209DC000677FE260DBE96AC0891826F220DDA252AF7176780806412544173C11B4A360736F +:209DE000063092C1482740550D5E9DF4F8DB18E8634E61E511F800D20D6183C7AEF4B736EE +:209E00009D150E6C14616FC92088F7285D964D56FC61B0E019EE1B42099CE1588A8026E9C4 +:209E20005C8BCC6CD49BB15347B04182DD0D75B041F11AC18609A6CB2A2EB65AA8141B5F1C +:209E4000AF7BDF77FA3EB8F0B5647ECB7C0AFFF398B1DD9AB0A68A667CB4AA968DDE1B319B +:209E600023E9A8E42535291C9123004B831DDE7119F46FE53FBEAA235BD6CC5C87AD0828D5 +:209E8000D826FA27103C1F57DA5A9D9F450EB89B078A268E3079E57D99307A1462E15A2B5C +:209EA0005B335028A70ECF95C0D5656808051A4BDAA483DAFB986DA17F7C3FF40BEA5D8132 +:209EC000F91D9504946FCC4C841B0A71B5B69094C71428DF683B966C48E86791B7EE03AB0D +:209EE00075523738BA950D76BBD3D2E71FAE51F4B1047345B1D344FF1874456EC234849D77 +:209F0000B3B874CE9D8C6DC78FDC29FD5AA520EEE7E8003717535549D189F6F525581C2489 +:209F20008B31BCF4FD6F54B96F0A2E8C0BB6ECDAAD83E18E6813239AAF5BE0B8F819569A08 +:209F40007A066EDD9CF3D64211F9416F90667D587E5F321CC13C052790D107EFC106B87868 +:209F6000D73EF859215D846CEA0FC8870F20BBA4EAB3A083843FE56AF7645057A6EB90AD95 +:209F80005AE8AFE69FBA654CA76FA0FA1E7C199761B35B502570DDCE1EF584840543288BD1 +:209FA0008DD9854C545F70C5A0F1B1F5BA93129EA3935AB1119EA395FA1C03E3E161E8EE12 +:209FC000E606521957F14C67336902600DD6CAD7A65433F578463D369BA3730B18A7EE559C +:209FE000B046ECA7F130FB49AEEAF4D5771801AE04F5E4C141D20BF036190DED2287AC9BEF +:20A00000E7331832005E2409F73FCBBAC304F2EDD7F37FC790048FFD86AB2769179BC7D5B1 +:20A02000A1A6999161256D5A529AC629357B2C1D3B35A979D940FD4335F5523092FBF6BCB8 +:20A04000E287ECDD5D4A3AE3BEC684350CCC1802FC9CA8D1DB8A6DC1665A697A9F72ECDCBB +:20A060005768B379715A825C412A5886EFFCE2DB48F5169C7C8F6DAB1AAC344034DAA794C6 +:20A08000A1FC0A288E59B952DAFCCA63BDE0202897A98E7A8AA558320410DB3EAC5547128F +:20A0A000D770FD8C873BC361D71018992B9E73C123895E076729EB967F028D6D2819F5FC86 +:20A0C0003CBBF091439A828F66E0F59690AAED09872F8F4BAEDAFAF0D0F969626B5F319AEE +:20A0E000B159515CA433939F07D074CD257FC1E0EB59788B735DB6D1768B2F099674B5EDC0 +:20A1000001576E367C69996BA5F1E3044274F4990D912F2CE2A794213922890A95B4BE4C22 +:20A1200044219C8D6C86776DAAF7ADA2DB1F04549A25EC30907DCE76903A77913226C11151 +:20A1400020EB8CD4922E7BA8DB9EEC3EA5690B28BBCE34030A95EDE99D0E7E8E8599ECC215 +:20A1600057CECBDF398A4A149D9C45E9B98263AAF762A6B6DAD4D42FFF7115D77003850680 +:20A180001E1FBF6DB148D7EC3D9B291B260CB991B64FFD52CB70C181CD608B1BB7F2593E1E +:20A1A0009CE45005E87095A67A68D542CC4003602D01087C45D43964D2CEB8003CA9714D6C +:20A1C000F2EAADE4EB70D3AB1880F6EE5D1D0472428764BF80ED1868C84D6627213E575A42 +:20A1E000836F93A78649A6FE2F0B2D9ECC8031A436D3120AD4686F829CBC70DA5E8EC0C535 +:20A2000032EFF01148250434B963060AAEB8941393DBF46983D747C6A66FE3C30679B80515 +:20A220007C59C24E08ADDE360072B13CD219F1EC030F145EFDBC1EA15116A3476B648D019F +:20A2400028B2A9A2416CE33E589AB92357FCA421ECAAC7D84D7C1E91DB08D314BF4D0F5B38 +:20A26000D1D47CE23DAD71D117F8A06984702DD484256C742336EB7B09185024D0B8496490 +:20A28000BB2FCD1CB2F07BE1B375A1AE1F17ABAB4EB2ACA4C745329447E1D559328CE1F7DC +:20A2A0004E4A379EB83E79AE56CEC67F823C0498FAA31B637D63F162E029ADF7AE46B3456A +:20A2C0006A10F78CFDF82C71E59EAAD6738442D5A477865BADDF9E4B977BC91A4EB38CF1FA +:20A2E0006C84E8194DC4F97BDDDE57266B5BE39C1F7ECC0724C8735D5F11BAE7AEE5B5A046 +:20A300003C3F96A399F95929642A774FB8524E633685E68D697C2DDFA46983E1828763F872 +:20A320007949DB645708BAFC25D63A8EE3098D5919CD81A21F7373A6528F5FD0B82534A6F7 +:20A34000CDCC47EA047036CF8ECAD08326CD71463A50260B7C84675F2E02169993260CD967 +:20A36000BD423EAEE3C014FB38759D35D4C88E9873E403C914F9E82FD85B57153B77C6029F +:20A38000CC2D1A2CEA8DB5013E46F74A27CD0E469DC7914131228871F4B9B115B26677CBF5 +:20A3A0001484A1B8DEF493707093B9D93A04EBA1E59BB22FCB393A9A07BB883A582828F41F +:20A3C0005BFFCA170F55715A2BF5F7FD382ED6A19277A116223A7B26F0776C16FF4D16FF1B +:20A3E000A358FAD6A8D44DA4E0442EC8BA81FD632118AB86A2D022C8558DCC7DA21F850138 +:20A40000A0F0129B16FD6AAA564CDD9D6878CCE47EF65A82CA4821CC5C5CB7D0E1FFE1C716 +:20A420000CC8E2AA89FC8DD23AA8367181719F0C66185B9CCF8575C386B75E998F22E211D9 +:20A4400044ABE87912D0C6DAA0E4EAA794743E835C4DD2CF3320537C319BC61DFEB91184E5 +:20A4600031E1EDFCBC83FE37B5EF80F2B03C56998275F684C2249BF644DD2F63F01DD3778A +:20A48000B92B5997F5F385D82D500E636C3816E3D83F8141003CE2E91E491BCCBCD7F091D6 +:20A4A00061CAA8CC01353A2B6DEDE080C39CF818D5B21BA4A7A0F368F575C0D6B5DA5C5C0A +:20A4C000A9C3922B36570526F05CCCC421E7DED117C702258DF15126E4AB0AFAF7CF203D58 +:20A4E00026D2B58A17F29C2B5EF7ACF4A98E00027B6EA18C8B4DBFC731F2669E81B5CE89FF +:20A500003400024C14C7554993FA30103DF899FFEDC581DEE7F5690649DC388A9D4286E519 +:20A5200069FFDAB22801A4013C77D23C54A3923B75F44B1BC3E6B26E3147C7326A68CF56D4 +:20A54000D16A770C0014E52BD6D978A0E79141D2A8CCFE244D101AC845FED456BB496E61B2 +:20A56000EEA353C5DBFCBF81896CAA1832318EDCBE5E13E5D54630DA4C0FB9F524D3A93085 +:20A58000C5ECEFB1EECD3AB9BE9BB9F6DEA5D73A14192325D6A65E30E7817AB8847A771979 +:20A5A000D88D9385F46E00F25BA2A940B33CADAD24854C83CE4A6CACD4726F60C76C00DFCC +:20A5C00001670D8677CDFD76E1A71461FAAAA066CF1F2469EF471A0F5E116E9162083C2410 +:20A5E0009EB5F00E35334672A3450C257E9C9CA7184E8BDA561A4476DE722E37786439BBFA +:20A6000015FE4596FEA9A84ADEC9078A5F10E850DEC65BFA30067D69F90947CC091F1CC0A6 +:20A620000F99297EB0A493713E31D4271D6E75109BB01F7BD34D3785953C05210C80CA8962 +:20A64000AEA86E2394E7C4955A0F3A2A343AF82F42F7412C6C249F5F8BCE746D8C3E5BED5D +:20A660006D0916A6B7F291785D0D779C49DBFFF6F90FB2E955018BDB221EF65BDA88D40733 +:20A680003634EF49AB06AA42C04D76F896DBA28148B91945AF339CE497A04C4581AC8F4DDA +:20A6A00001E55F2538E6A4151797B08827B4790181E694471E12B1E2E6F1B84AE76A814925 +:20A6C0000ED2AC6F021A74E84C576FE0AEA7722515B2607ED4EABFA08CCE160DC0B113A2C4 +:20A6E000191F8069FE15AEF4FD57C4DC743D469C3E90EE86BACD40F5BF8A2FD630436CF4DE +:20A700001CE50F0FBAECB2FDE9F1D955E44324151EFBAE5DD32D95CD39D7C4F126E5BBCC80 +:20A72000493532A624B04447D3D6D6BB9AA55843CDBDE713C5FDC99E0CC9FA22F6A1CFBB91 +:20A740004A37B2A3A2CC593A2F60DC587778A6C91AD818464707DA796EFB19E6DC9E48DC0A +:20A76000C4C533D2F838DDD8DFF934E4F4238082448DB9DC96703AA8919819BCBBEFC35A4A +:20A78000AE8486BE24BB90456D02A0298E62D5D13562BF7E09CB1C36FF6B28E9D52FAD9605 +:20A7A0002B71D39DAB79E10B3CE957A6B1803FD385635B563234FD4CFCCBDC795F82508BF8 +:20A7C000BEDEBA85B3D40DF3EEA692C37AF42697988C67C678DFDA12DEC8B3C94F59C9AB31 +:20A7E0004D6F6E17610D66D60ACB7A0ACB8CA3ABD4A0A84413A62AC2D8A5D60FE46614218A +:20A80000F33E5ED87ACDBAD97A8D025D732DB9B57BBD4DF7C6B39499EBEF1A3801341011DF +:20A8200053E03CEF8ADC08E319FC85B953A4EB7200382C99E716447197929289FC3BF97926 +:20A8400042F0CCCB7289D2D3095545F214F71E67C44542946625779F9DC64118841E1DFC73 +:20A86000EBBCF4FFD02F1AAF0221B0C524484A01BCBC6BE0DB59E140F063724648B749803C +:20A880009EE2E4A94D9AA3E24AA19012D34E1312310C062CE0C0D8D335FD05ABB8930AF487 +:20A8A000954EDD447C53FB7BF2BC27F06A814327C9B8B580DE64018AB8203EA41FF8207F42 +:20A8C0002A1E4B696EDBB22EF72CAF40C0B54D4456B11236F11156F9F29C6D8E88C0B7B85B +:20A8E000B7976212D0D804628A0C42B74F65226AB4C8C39E596DE749A1EE22A39740D4D611 +:20A9000016DFE13A7DF585346213B1C2C1C346874B4F281B26C1FAFEE8A42D98C586042344 +:20A920008E50AD6EC0E93A04806B9CFC1ACCDA919CF868C928BD5B2E6E7B1D3E1BAE3749A3 +:20A94000C3D7D12DBAF00279C6ADBA10EA5A811B9366C2A8CADBD8D2D8E04380B63AEE868C +:20A96000F6782FF07D627E3AC1939AC85A8C2421348E850BE145E211B1F86BE89D9A95514E +:20A9800041EF7031EB7EC6B7FB5D263354DDCD7130B84EC31EB5A71ABC9C14442F9B4FF496 +:20A9A0003220221D911D35D598447BB1BF7E0B95AEED16AF870B1058BFDDF3B36CE49CFEE3 +:20A9C000B5A3C22DADC597361BA79FA74E6BDE7B0074DD1EF92EB36E6D08BC8F3A6AAD21EE +:20A9E0008C8779A75DC7514F4E62659E3D1C08BB51F564AEC0B4095EBF4CFBF682A3156CBC +:20AA000090C3A08C1288020DF181388165CA66E2D04EE0919B61D5214FDAFE2C7023077D81 +:20AA2000EF0045B9A48B3AB4EE3413B4D442E2127E72F9B6C678EAD7A3D7EB197F31060B3C +:20AA4000078E4BB0B4B712AFC1A92DC6514876C07905F8A68D95AD668F254374DE42A09AF8 +:20AA6000BDA5EADB493713ACF03E15EC1840A01E25B2CB37C10182B896FF4B6BF05713337E +:20AA8000A84470791D459854D66CC801C61BC54E5123BDC5963AA4770D8C4A5867ED862E70 +:20AAA000F2385887B8C1F99B17652BE30DD41DB4DFAAE641F37BD683B823889A51BC30DAB9 +:20AAC000BA44066883FBEB4C2239CD86D83C84C6BCF5FA35159B8D1C673EAA56C5BCA63F05 +:20AAE0000E4CB2AB308C8919E5C0084F6E2F18B29A93C57659E2605596E1A8BD63B9B75582 +:20AB0000D888664D0B9F3548808D0D646BCCC6FA7380C7B7A8C6F4756707D0154A8DDCB781 +:20AB200017E541617CF63D7D0B87241E245A21D5C000B4B006A77A441C2687030167AE2F63 +:20AB40004929C3D8389701CDA826C65862046DDFE24BA00EEDA32A1E954C58C19D9C9858D7 +:20AB6000B5C34651D7D59A66133B9A92A78B6DD3949C975EBBE9E8DC1E1198BCF8CC829345 +:20AB8000668F94AEEFFCD5D290C6D66910049C30AC68C08301E214855BA567752597B14C0F +:20ABA0006E633C00388FFA9C273B7A2A0990E7EDD601F5E5BFDA69E85D6F79C2B79401606A +:20ABC000D63C212C353C3FB49BD609E66C1E21F91DB8EBEAA386D412334F707EF3E01A6830 +:20ABE000159F158D90017D6FD07FF28B821418C1808F6CD99B5E4B846E3F34B61F050C5B09 +:20AC000054644F8087965F0B8740E85E229ED2A28064A2287A68C98B3E6C5E0373B235AFED +:20AC2000DE4113D267EE4CAC9A0FA26507C7048E0473DBDC15C62D5ED8E513F869F816667A +:20AC40005486C2DDF8F8D9FB36C26728D4026F4AD8323266E3F84CB89454E6C1067D0BF112 +:20AC600051154919847E792E7E9033751CBADE33A74A0FEE03A883E732801BF6C2E1668B6C +:20AC80002865C0DBE2D184418BE235E535FB475D338AF3CD227E4E6C48FB6EC9AAB54AF5CA +:20ACA0008408FFF6D4F7C129C49A7313DB52FCEAB2BBC4DAEA8C92885EB95A72DCDCD0AEB3 +:20ACC0002E990CC2ED08EE212D2D374442B8651718AFCDB34B72DAC2950A523645049ED012 +:20ACE000076EFDB33E60DE80FD7A620CDDE037E1CA3211630EF5A44D560F9E3D8E994C3B27 +:20AD000020BCF7EA6CC72765A97021C9FBA9701E89E9D8FF2E19DC827389FD7FC108A32D83 +:20AD2000305717DE9ABB98753F30DA260126AD9ACB1EA228CD54E912CD40C7D7BBE4B35537 +:20AD4000268C3D654DBECE509E95591D6FB18288693AF8781C6AE1EC93BC33C9FFDBA42B49 +:20AD60002A7A0EBFA29856ACC2C13172A2E8A8B7A7D825CBA69FDFD47AC0D13D9248511B22 +:20AD8000203CA04174E9C77A069470C845CE0FDADB3B6B4A8790E1CCC79C10EA77D02F04A4 +:20ADA000BF87CA1F4ADAB24E8626B45CB7824B412A057063351E376329DF75A2C73B07BFE9 +:20ADC000E4540C254ED0A739EED3BDB9C0E6490D8D935BCEE2449CEE5C142F93FCE3C3FC10 +:20ADE0004D73AF75E85BA961AF15EC5F734E6A31931E169AC25E99DFA0A4FBDCA85327B0D1 +:20AE00001503FC7661BF0955355F7B1054797034B4684B3274851B08632FAF1674554383FF +:20AE2000882BFC3CC816E93466FFB57988D3A75A24D00A1154CE62D3BA06C6F95C74A9E8F7 +:20AE40000DEF6838222F10BFE513EF87B5459C0F477312D8081700CDA9716C0542DA95CA8D +:20AE6000CB4CA8BF3217E66307DE1FDB197508DC46A110B8E6FF982E29034EE181863BD5A5 +:20AE8000597703386D46915001885858E548BD7B282CC9C85E7077AEB5C5D4BD1B89755821 +:20AEA000CEE094CDCA9E1B7FE6CAEB22793D3FA0CEC408C1ADB011C1CC199A8E9BCE2CB94A +:20AEC0006CC2F08CB3CF06698708402E7E5412D53EA983C8D2C7904A72E9BDDB77EBEEF445 +:20AEE0008456FD83D0EF7422F5DA9AE387212E33F8D5315BB23C2AE9DAE4AAAEE461820512 +:20AF0000D9ED563A46C8BFF49806B1A49B6D5CE89CF0504EAF6B05BE0F30BA05AC1EC9F94A +:20AF20006DB1A933319182CC883017D2FDCF7058DF8429A18DE33F49AAF71CA9FB270A8A91 +:20AF4000E5A9B0AB13A912B97C6C5DECF518A74DF8C574BB21E8BB1826C6E231E295BB0B4B +:20AF600081D03EAF8D13EEA1673EBE36DC607C1A38499FFA5C68F17FDCB3FFE8E51A3FF9FE +:20AF8000BFA6AB7AA751955201DC0D9971F4200A97652298C5E432B52DAD75441E4CA0C291 +:20AFA000D468CFBD05334C9A8827D720E44C582756F48D3098FB347319E6213800004A6C07 +:20AFC00063439F32C2CB9AF539A8B114B8D6B67432BEB2E576AF0634E2362C1C704B4C1C17 +:20AFE0004388AB572864348A4F14CD86FE1010315341974B29351513CAE153C9C54DBAEBBB +:20B00000E297150544EDEAE617AA31D92F795AE390CA0D8F7E341CBBD3861034430239064C +:20B0200020A16EF86C13903B09AD9BF8EE4262B366EC1BB977BE38245EF081741468E7CFE5 +:20B040006DE1C4051C39E6C7EC0E11EAE4CDD5F8FA3BDE1A3186F51963DD06A0197BC394A1 +:20B0600007992B422BE33F80AFD45CEB1ED867A81EEF8716481DE75854FECAE2E772729080 +:20B0800000E52111E4779A8949944716541193CC18A849382BC5BD67D2EB87F9098F312B97 +:20B0A000916856F1B5F32808358E54736B3F977C66539D8FB3934F4B4BB74564D2010E2FB1 +:20B0C0000D39593D086ACC254A4BE2C2AF6E69270DBA545775A7FA552EC34045A9AF41540B +:20B0E0006CD79500B7ACC717F3BBBABCDD7F29FEA563A43DD411128838E7A1706C94938CD9 +:20B100000EACEB15CFB52A5DD1BE3FFB9F6512907C0F47008002EAD1BF6F3417D8CDF21DBF +:20B120005B1FE4E14DE447B7CFABF0AB42965726F17211115B12E67A878E73C8BB9CADDCB5 +:20B1400029B87907003A2FEB9402737127449374FB9798AD9A7160A041269739F7C75F9583 +:20B1600060680047BAEF7679E4CC7206D6C3ECD0F58313B51F460FE622AE0AA52D6ACF2309 +:20B180005BE1E1CC374D7F28D7FF7563D89137D9854CF6D2982D73EC3C14C5944208B627E7 +:20B1A00036170B66CC1FEA46272E1B96023B504AEFC3F3DDABB3A219D891E0BAAE108A8F64 +:20B1C0004F2B25F216084EAF4168239D1217E865735E11AB0AFD42C32899340C9685ED182A +:20B1E000BDD12E39C7EF6716B342576A4C051D106318212869D97774BA48C906988E161FD6 +:20B2000027C3FA61D19868698560F07F32AA5EE09E4DF288CC54F0B16CD93DE5D22C274C43 +:20B220009E072293BC308F055806B9D11E2BA807FC13171AE2828F9E38D88639B91AD3917D +:20B24000927BF2D2DA8581961F75750FEAEE5A8DA337CDDB47C2EAAC44978916889376871D +:20B2600085C11A108851DED0660DC8A7A88A499F8A34D89B033FC67C5992B37AE6774091E0 +:20B28000B73FBA774BE3FE32F2EE5EB8A55BB0453C8B01E143555659BC80B33A8A68FB2B0D +:20B2A000C176CF551BBA9E7A2C1841B0AABA6AC27D90E685D8A1E339E300945A66749F2307 +:20B2C00038B8F739A28E5865F22D2E3D6D891B1E501AF12B7BBC76523FD97F6FD84AD7A77D +:20B2E00059E0D359640CA713FEC0DAC130F97416E54E93B5BFAA1C9242BC837F86D643037F +:20B30000A6AB264DD303C0F273530F0B07684C0D7EF250F993DBA145AA305CE0A7ED3486C8 +:20B320008C78A45C53ED2B7197A5458B599746E7C70164CC78FDD4163E17D20FE76506CC59 +:20B34000C8F4A6660A488E47BA3E32C8D320DC2DF0DA5DDAF7B1FB5F0E8538478561A194E0 +:20B3600083A133747B8A9A1517EA859BD5847F5E3022F75DDBE9E632BA4FDC596754A4B91F +:20B3800071CAB66FBEB4757ABC09CA986FF8B14F4429DF5BAEB88FC5B801824B2DF059BD44 +:20B3A0003017EA2A7327CAC61ED3E85E64824EB263C025C41403B679F203C6D22F4E700718 +:20B3C000DAEDDCB1C76BD88133460961D304F7D2F6E885301346E696D4387B2D8F29C26C09 +:20B3E0001606D964101D6A7DCB4919342457FA09D56E9B32CB8094BBFDB29C54F92D5E3FF5 +:20B40000288102317514F33158A163AAE442F3706F31076040610E66EDB3EE52256FA0BA2A +:20B4200079B8655D739F45CBB55652F5A09BB57ADF9244C621E992E7305DD344B56487F108 +:20B4400078898B3681067BCC82B1CC699AE1FEF0FAE8EB458DC782BD94AADDBFD3E1D8AAD6 +:20B460007AB696D433BBF1192377DEE89D720700656E4C8B6F369F25DA0FA5189655525876 +:20B480005AC8CDDBA5680B0876C8445FD26987D71B34F96448DF06C35092EB6710FE003931 +:20B4A000FAFC1142D5813FE880183F16EE2CAAD394DF8089236E5DA35B8FF7CE8FBC02CD6C +:20B4C0001DED63ED5D2D49E2EF6A097CD1D267EAD72722D4F46ED22CBECC59B2496C3E515E +:20B4E0006E3D2720A0BDE5D88BD3B4868CAA40A283C41ECD1BC2BE5089198EBC996F40A59A +:20B50000E03E165A4DA9950E377A417C72180109C71A894D5C554B09D291CC79713C0C885D +:20B520006D57C7B46FEC19C05614511086E071B51F7241CFC6817C7B746BA0EC83951C289B +:20B5400029E021F59656710981D63C6A5CCCC7755AF1F2E2659322E637BFD184118E8DF27D +:20B5600037CDBFA80582F62BEB13F17EC9B9EC59A086B595C9CF21ECCBED0A6867D3719109 +:20B58000F7A274839C572350760F3E856B520F841AF9447458C487F178E81FF9A88903C250 +:20B5A0005FCF8C7396E39178D09DC88A648986CCEFC2A5E4079FC345507511B30E3C1713F9 +:20B5C0009FAFF2EDBC992ACD929D1086912E7BB5874B41E6F13A4ED8E25876F42A64D3A14E +:20B5E0009430CFC09CCBFC5FC261CB11A75AF729C23672EAEBE70109B13BD1280269701A0C +:20B60000AE82382357057991C5DD11FFFD5B01D0AED14C81B40AF2DC08E6E0779F16FAB0E2 +:20B62000237E1FA094A0E925B8FAF0F4840B66140715F03B2AEDD1EE1F3B08D3F439F7391A +:20B6400081FC8BFE96E106C965686EFB37C4EC43002FB45668A96BE1288C9C646D08D3C7E5 +:20B660008CD4647E75A0C21B66F4EA441A67C47D3984C5977BFE93828F1610BD40F7547E2A +:20B68000C1A7CCC452598AFD0DB30884729A54E6B364916BDEC2D600FE00384189F2DAFE9B +:20B6A0005CEE8C96F8D413827FC350FEAA8524A1BEF550702ADCC117115CA7F00A88B7E8B3 +:20B6C00097DA49D213B7F01B7CCC4538519F020975880FE3A0B1FA7AF2A3AC4896B68DDD56 +:20B6E000A119F086C01DBA42D3F885128D1B15E75AB4E33147A5DC85F9BFEFCB7224A72BF2 +:20B700004AFA966FA043DC059D8A4F2B7860CF5CD003FE979CF6C8F426DBEE8DB361643D91 +:20B720002ACE2E04BF954AD3146AD1DBD1BFEAE18CB5B015E7FBC3D1AA1A7FBE6A9B1E3910 +:20B740008D0E774E78E718D0718C76294F6936450756ACDD8CACF5E040AE88E9090DB9D67C +:20B76000E4EE5BC61E9C33B30FE9457A8381E608ED4AD0BFFC70C00226DBC5F7FC1CA4E63A +:20B7800007333F6E2C40B4E3E4CB6B8543D434674F78F7C04D09FF9AED0A7D88351877043D +:20B7A0007BC8D66BB6C1FD0EBAF938E9450FBD1E52535558A2AD5E5E50A3261622749ECDF3 +:20B7C00033A49679CC0D448576C002BEC2FE9F7E473C01E484D2D7AB82E39B2643070BA0B3 +:20B7E000BA08E77E2ECB23F929BB492479C17B6425A8D5A0A09A67975E2EC96711CA381545 +:20B800009069436F373321B286A3BEDF7F87966BCDCFC4E9B461748124233E2B99651A4612 +:20B82000D6FB3EA7286738F148A366858B1E7BD69A107ED19429BD1B24D9ABA9A0350F7B8C +:20B84000E22622E5023D0788C0A3F8EF06E9AD4658F830EF2F11BA9EA0E6D3182E80530E58 +:20B86000FA40BDBE2127095A859221421495EAC63906A0CFF6DB9758D52D1E853B397D9CF5 +:20B880004EA67DC89DCD5F5DA3C0CA035260FF96F3E86C55362CAF7FD1D4F56CDD6E372FEF +:20B8A0005AEAA4FF6FCF29C3481DB93A16B582B7C45DF1C7E28931709A37070983AF60D4EF +:20B8C00088BA6D82BD8C82272957C2EC6F65408E3F336458C089AA64979E85A3436258088E +:20B8E000C079537603B3093D1CD4658DC3162BA1E790A319CCB470D37BE5C3C6CC7C4A381A +:20B90000ECC237BF39B13349E7B1EB8DD6B2A0894EC928F3F48DDE8845BDC24E3166CAF5DB +:20B92000DABD23B9F13ED79DDBF6A1BACD24F7A4EFAA8AF29980E30BDC4D529579FBCFE3E7 +:20B94000CC4F20E311A60C37CF76A0D3BF1C36F72F6480F570C6044C0332AF09FC1E0FCF9C +:20B96000FBF640DE2798F4A00B6B386D5DDABF211C29A10869F343F483492990BBD3E0E4DB +:20B98000AB484B2E9EA4769DA36B23D249149380434F3D862867BE40D5F0CE4DC8B434A65B +:20B9A000FF63A430BA1D3D84E971D4589FCF105B42DE7938505665C4604447DB279BD28BD5 +:20B9C000ED6A166F7423EE0437319DE86C09F6264197DE299C3479C8B140C82A7D4D6D6812 +:20B9E0004ACD82D4B1C46DCCBBECB5FDB5C5984C75E7FF8196C750502C09F312D86EA6F581 +:20BA0000059552DFEC56441B029A45017EB01109092C792290BC70800DC2347DC3BA509E99 +:20BA200072199563A438C632D5DF4B5DB0129EBEA1B819211C6318D4ABF19B13826B328747 +:20BA400088B622C2E7B519A68149A19AC8E0BD5D2A73D1381B91356EF7DA18B3E0D2BE158C +:20BA6000E15BA7FB0BCE920091CDC536027B776F0963042EACA3B9464DCE5A2BA911DB2B75 +:20BA8000AE3851788D88443FBA2D91A3F798CA6B1700900E01166415FA6CB9C9E76E4C0DA5 +:20BAA00023949BD9C1FD1CF114FAE891F7387CD62B362B50C2CFF0E80863EB49300A048CDA +:20BAC0006E387F61B62327807557F8BBCBB4320786DDCEF2B7A333FE609CB0E5F6911AA0A9 +:20BAE000496DFC2727B330F5FA9ACCB995E07D263C41FE7AAE3F8285553E1F23EFAFC65EBD +:20BB0000BD8E6FDC67136566977470EA5691C29FD6F55609E78C5D3786799C518B65BEE6EC +:20BB2000A11CC83AC7BFB94BA8DC5878FA196237018EDC3C827D410DF76AF11262106DCBBA +:20BB400086E214BD0AD38EE09A975145361E70EE6DD0EF5A7D0DD7C1B232208DE90B9241E8 +:20BB6000A1CEBCEF1FE5392D8E04CC442A28C9892A8153C8CFC02E5BE37AA3C0B5B967BACE +:20BB8000B8F2E2F4F3919BAF289028CA329F50C45823033404301AA15935950B2D472DBD9B +:20BBA000FE710997DE24BC664A5CD1C682A1434BAC5EA45FD891652710AA5373773EF2B784 +:20BBC000A19E66166D6218930BA41DE33831941F3AB04A9E8CF46441F63209E578152DA7F7 +:20BBE0004A362CEC5755C959BFEE7541B374730220D8290358065CA7E6DFD7A209A3322619 +:20BC00007C41AC16454683337106B167410E9963957AA6E7D68F1EE10E0C502155D57166FE +:20BC20001B5A164FE60F468CBB839A1078FC485659EECFCF7CE58D2B94421D86FF0300C030 +:20BC400032CB77AA966411E871A7C507679C152D91E800E5949B5904D88AE1AAAAEFA41383 +:20BC60001C5A5EA3AB4A5AFFA51B7D1C2E78048527BFE803CA82E9248933EF22A71D645503 +:20BC8000B587BBA2C967B3A7A1F6666602D72A6DCA299517854A7D7C6AB5DDABEF44440029 +:20BCA00055C8204DF11C5F2CC432E22866832B62F5E41F702E2DA89C853A258CBF2FD25A5B +:20BCC000593B03F6928B588FFE0F529471706E29F3699B12094BCF2342FBBEC16F23AFCD4F +:20BCE00051685031DD01D0D39E42923449A4FFE097A89A7405DAB7A74274510C478EB7C925 +:20BD000012ABC53892B75CCEB0D7DA2AAFE920986BDFB565C7FD78699C2C55ACC02D1097B5 +:20BD200014A38F192C7F120971C878BCFC62CCCA64D8D38492E092BC293D4CCC502AB1ABD6 +:20BD400028B0CA175AF2E2B4776EEB843F6A5EAC71623B1013F2F6ED3F9D6301813E2133E8 +:20BD60006CAA7D39113C81A73ED96D49B8F187A995C5F4111506A023B000284EE610D6AC01 +:20BD8000332DE991D0D9D8DB5D4D39B381E9B536866A74753E50AB0863DB7A642A69ABCF3F +:20BDA0005157EE441EFDB4338D63467272B5DE6E25898AAC521C9BB989423419427763D0E2 +:20BDC0001B02B16A8A4CD066882A4773C99074E24FA31134F7E2DBEE010274DA9C8B8DE244 +:20BDE00050958ABA99ED0EEAB6F480F89F2DC6494EEFA9E0F5A30782179BD75433ABFCBB46 +:20BE00002CBF52A262A8CC85A74FC8DFF853E97F397803FEADE6066F79BBDCA97701D7696D +:20BE20005C79B3CCB0DBA7F777A5F302E287CF64B9C0B0D638BFB8253E3644532D7DFE460C +:20BE400078E9167A38AE3E3AF2D296CEBED080496D190248322B4C307783CC29E600152958 +:20BE60009FA7141E94015D5A9A7C06CEC626E164F99F4C702B85E7B5144E2D54FA9C6888DA +:20BE8000EDC66891553D401F5505AF91E248785EB41E4E9B6A5193F32468BDBA5EE5381FD2 +:20BEA0001046A0BB6F97403B065A3E255E70764BE27827E88387BDF73DCA84E2F0F6FA9EEC +:20BEC0005D841037084D0BBD2053459A94AD44BE92E10939EFF0406C66354A2FD7657D611A +:20BEE0007B0CA39CC8EBE9F9A49F01788DC76722E4EA3CF602BAEE79F5AEE833881CF9FBD5 +:20BF00001B83A747772902A3B9C1DAB84DE06722F35A773CEE3E0335A17B0B7D252BFA3903 +:20BF20001E6E9D13FC8AFAB633FEBC157C08EDC53BC312325C3E3B3A9FBFDBAF110EF6E821 +:20BF400043E08C25A4DA83230A8303BE5E8068AD2CB43C05A758E11C5F0250CA4088E49DC7 +:20BF600068C98F5108D43C4A5E319A8F1C00E3DC742E9B57C13372A8B4B39D7658AE143055 +:20BF8000BD1FC2E869C566C285BD8C551FDD8E14F88CCA3F25589968594FBFFEEA800057D3 +:20BFA0002410E61506A31E342E2EEA970B47F69A7E0F5C6AEEA7B03FDD8091F65A61CA7CDC +:20BFC0004B2A0D033EFAFADDFADE4D95F7FDD6C8266597FA9FBEDEA7CC94B445185C7A89B3 +:20BFE0006B767B809B33D42F072BC428B6EABD4CA8273DFCCE5713E934E465C9834D5DE44D +:20C0000024D015FC1F931F1F293169DA9757C26572BE7C954440E0165B4F43F741DFDE3BA1 +:20C02000A879A04D6F78236F17784171B635833BAA811F9C4AC52AC2D5281DF660FA999A11 +:20C040006CD2B95725C6095A0C1F54139F916E71F678F19D97953402138248F6834997ED22 +:20C06000168E58C4C7E23C21A43DE416AA3A9BD94AB62BE7E38A808DFFEFC40ACFE6D227D1 +:20C08000A0E91276025E17B2BE35A58FECA3BFBEBA6533060C5B173375B9F21784E70FFC7D +:20C0A00096047500034F5630EA87E4120AAEABCCDF34E1C2E12B4B211A975DA6640F494F16 +:20C0C0004813AD66F3E9CCA507AA87C865E361402CB483B030595F655238986BF39CD9CE99 +:20C0E000A59E1506C84CDEEAEC669CEE1F6DE24CCB2403FFFB7C41D8B1E108B8543F863450 +:20C10000633ADF4E3CFA52CEFF97524C4DF91100E041297B78EE1437EC02A17A4CA1599916 +:20C12000D50B6B05F38658088454C209E76DFF274035C7EAAEA2D54D3DE2458F196091E440 +:20C14000B1E7DA4E014D9BE3F5D1961754E0CFFEE109CF08DDF6F8E8BEE52944DDDE7840E8 +:20C1600004EC029753EAE9DDF227AA4A8486837E27BD5EFFD94A458D29C7B50D3FB23F4AB9 +:20C18000D8570A8BBDAA1F708020315DAF11DC5B4D04EA129F6BC52CFEB8276A9D4299BEFB +:20C1A00080728D8F9FCC9A5A244ED6777EF9E34B36CE7A485631445A5B361B9E2EF984903E +:20C1C00046BDF1F575720C36AE43F20D890C3C444D6ABDA67BC6A53333C50D04B61AB5D3B4 +:20C1E0008C192DF2070A2C20308083131C9E2953A09C1F0CBABAF93FB3815F2E564212150F +:20C2000009A3210BE675107C92B8BC1A9A62018F59D32E780512F0522C4DEFA8779390805E +:20C22000FAFD579BA0F50CC9BB2F2F355E0C6519160922FFF185294A854282CE79DCD132DD +:20C2400043F801EC5B615ED0DAAF1C46F6A0C6D4B18271A8C497A42BB0D28B8B3D44353DB0 +:20C2600020C87705BA5DB5262E2DA9491EB021F98DA09AA3B6D230E5F0567DEEB050FA4140 +:20C28000C3C02A5C1621641AAC62575D5E597B8FA65B871BC5D83194FFD98056506CC74ED9 +:20C2A0005A38C543E7FC038B2CD222CB64C0DA680781A1A024FF568B44DF227FC502944BEB +:20C2C000A0C87ECB9671EEFE1CAD2353B7B753EE043BC8084F37915F6D9733B1257126485B +:20C2E0003315FD05B649A2D8901D630438C093962162523D929EE8C57FCAF85DACD8207C99 +:20C30000EBA9C4053D62CEC6A83AAA6271106740BD371C8E1E3814083162D6B4FD9561F364 +:20C320007E3F0E66C8B35B0B09E5C423A97C5BDC53F7832BBE074BE446C7E6D51E8D5ABD44 +:20C340001E487E63BC8235FD3D5D0B6719B98366687F256D538964AC59AEFA43E139FC0799 +:20C360004C79D1BE8B94C150E1E868D83036BEED677B24C3BDF9DA944C3EED98A9E0D53E87 +:20C3800090E810BC5DF6E580EB89A9AB20C91CB0773B3336C05AD4FAFFBD7052DFDFA170D4 +:20C3A00034C40A0FDBC552E434EFCBA021D687A2CD9B39AA45810D7BD4DBFA9ED68D313341 +:20C3C000194793B32B4BEB1A59C27A163D1A0A1B5FF9C0BD2EFFF0E875FB65DC4D265224A1 +:20C3E00012EFAC0C13DD443EDAA80977DEBB7B941FB4EECA715DAC2CD1853A55230042A746 +:20C400005BA3665B7D8B722AF5FA81535194BFF8A61CD74C4BDFDDACC9E41DCED6847EF260 +:20C420009AC7FF61D2C51D5AFCAC1DBFF1A684C4FD7900DC72C2BD61116B14BE4C139F0AD0 +:20C44000C5E99CC608F274C94F81BBAF96E191D06ECA2E5297F3573617300A9B3F83F40C06 +:20C460000EE19F9237C955A28E57C845AC5A4B730E37F75930617C65B7EBB045889B77A80F +:20C48000D20371D921F1A5EF4616F9E71742F42B6141C403723E7F5592CAAE068AA2571192 +:20C4A000557D4C8B6CC6C39712B437EE5569AB6032918419256241018A655AC3B57D020426 +:20C4C000CC76B3DED0095AAFB4642F88A16F1BC448F78DD5CFD38C870319B785C3E7A8AF3A +:20C4E000754BB2E8926CADA7066DCDDEE3E4D86D2AE8F0F92A43EBAC3EE9A7B986C33AEB72 +:20C5000065F395033122858AD3F2395C4B765C89DD30D9E6AEBF82237D704BBA95EF359AA6 +:20C52000B5E19EB78EE1C02FC6950A9DED460614F6096740DE827A20A80D76738A623CC934 +:20C540000AF3BACCD263FA4CFA1C24C8587E911E38610789AB3191E246A5D21E4A26EEE3C2 +:20C56000791FF2AB38336D341E3077726F0E8C849A9776A649EE8FD2CBF00C0261CCBC3BE4 +:20C58000072A7794A89E82C50D8B879295126C808C7A4405282EEE782AA126725E3ED2872B +:20C5A00061BE3ACE02A0094A178F34B86351B67E848101DC30A5CD795D0F0C044F08AE1552 +:20C5C00062DBE9E50AEC70FE61F077F86E1678C78356A6BAC21568434AB18FD2ABCABF4CD2 +:20C5E000D45D547EE0D4F6D1559D2EB9328EE10E0E35194B1790DFD6C795E7799069151256 +:20C60000E14B45E1425F065DC19C2EDB11F4462849F41496198E96E63567453AEE5A8B25CE +:20C6200099F2E142609ABFEB6264F86237408323C56A914809AB1FCB7DE048223BFD75BF92 +:20C64000A0C7E6614152ACD0F7A27CE3B125C6BF4A78DFC0B72E03E0717E4CC852FAA86644 +:20C660005FC53308CB40FCCAA9F1702DEC27337F000FF6393F8B81A37E8B7D5D792A666313 +:20C68000FB72AAB75D99FC0EBE19B234130384E3D0A948CE538B7E20308F6784D3337882DD +:20C6A0009DE0239FB1B3FDFA0D90F29E7135632C1602FC59EDD5791BF098087943ACA9E931 +:20C6C0008DF78A77F0B0CE77E2840BBB4F95A9F4413BBD0848B9163221E1A4FCF34D07F4DC +:20C6E00097C99DF0A3A960EE95DC15A8DB0F8A74B3138E528C90840A17406D23F931172CF9 +:20C70000461864626B41E89A2080640161A0B6D463A3CE766FC52182CB649DF2C45A3FC13A +:20C72000644B4340DBFF9CB3189D879DD73692E7E2A4DA2D3BB6DA611FAAD2B767FE70A4BB +:20C740000042A1C080DECCA627D1F64A525A755EE7DE5937F73BB1E75CEA7E5DC088E7E858 +:20C760005EA88EABEBAFA5282AE6BAD01340E73461F7048207374792D92FD9DD50DA377C7B +:20C78000105ACB29016C55C8A59FB6E9055BB361C3F8556D26EE207551EC1B7CBAFE7752DF +:20C7A0007AEB50DC2B9F26064F137401BFD152F2893F399A240085D7B7205C56E8E3A1BC7B +:20C7C000CBDD40C1CBF12CB37741C9DFC1767431456F141D272EBB701F76C04ABD86D30BB4 +:20C7E000A251EC5059A20999C7E6702F83320A2ECD32C9F9904BA33D7273B37850A7CE746F +:20C800007E980D39F5A70523ABEC37FCCC16628CAAC3EA37D68DA30424D7AE99776C7B1016 +:20C82000DE621A42EA7026D022F014DDEE1F925485693EE15A9E73F728AB4486CF6B22CCE2 +:20C84000044D9435081B30EF8AC1F5EB9D5F83445300582450AFCEB7F54B7D6F2F684DDC4F +:20C86000294E05C13003CB6FD138E0F7721973B504DC2ECCAB27FDC01416B334A9FEB78023 +:20C8800027AB0779532944674DD8273592BFDDB215FC106021001723CF668D3D8EF643E339 +:20C8A0001068933A1B772C6B79F4970E92E61F0078698B7593154A9EB23B8DD20170CD491D +:20C8C000E289812CA32C9688F7800382A9ABF0C2717F700EFC726332766C53C55664FDD15E +:20C8E0008470F66BB069A97689774C16843497AEDE920C37152C4C6BBDCA9E943C7FF92212 +:20C90000E1E72F49FDF887D51E425181CF07B00FF3D2DABBF8D509C030D9DF1F25C1F3757A +:20C920004ACF7DFD32D35E9BBCA74948071D5CB7497E6A3FBBF4F90CCCA25533DAA3FE4B5B +:20C9400072D9C75BE857E8B78E20C47E36210848F70D401567B7A6CA85364C5960A07FCA65 +:20C9600095280B646B94F991F96AEF35570F95DEAE8C29A8E01FB95CD1340DCB31AA7C3E11 +:20C980003217AD91645AB175E3DFD89C72AF8AE9CD5CBA41342A15EF3E79D71B353307A51F +:20C9A0005764BE41243A2AA2C4CECB8991B9DFEB2B7C8EBA495516E217CFB8236BD9941D5E +:20C9C00016E9531AD424D8949AA4E5180D312AE8DCA1E91E1A82646F384B95A3A2897D198D +:20C9E00033A2DFE34BC3ACA7D62C948AEE6C34060B2C43459E094A3E080B902A4E14659376 +:20CA00005199C7AD0D292370A4CBA7FDFEFAF49C5623A3232B054ACC1F717F5AC1A5C589B2 +:20CA20002B22C35378EF96F88237D917AE708807C75125C508013D055F745C7816A971170D +:20CA4000BBD3F3115309A89B4DB2BE2F5E2F7F623B3C42B0AD4D46F4131E955A0770D9BC82 +:20CA600039C5296AD9D250D9C4B24151CD2285FC085B61D50D877ADB8DA89E97F09BCB5B3C +:20CA8000DDC68D5D2A309272C0658BC56278E6FBED988289FA01CA91282E5944BA74812EC5 +:20CAA000E39C3C974AC0B0B355D677890C2A3347CADF4E6CFE61F522A0A21470208BEC6A3C +:20CAC000D811E4300483012AFDE5585DCFC6F8E4245E17B9F84DA0E22A25CEFB9A8BF384D2 +:20CAE000E292BF7922B80810367CBE8A19996385168FB428AA912EDA36A40CD358539EA39B +:20CB000069EEAA19DBC182C0B15628989D5D098A2FFAB8A13483486975AD4DB9364F4F994A +:20CB200065244313F29B1E9EB197DC3D58941879CC300B14C4DA89BF77250AD9C0F714B2F2 +:20CB400001EBDF523C169612E56EC9DF026AC7C435232793DA120016EFFEA6C846F64D06CE +:20CB6000AB95401ACE718540EE94C23C35DBBDDBAF8D03C0771BE853A275A736B76F54D8DD +:20CB8000088D017BEFE94445018DF03548493E25E2249243975E28AC0504541A5F87C7C4F0 +:20CBA0008F771811C63EF11842F7BB35D1830BEB821E45C01A487708D76145C4633726043B +:20CBC00052581335B2A2BD25FEA1984B9598308AA4FF17424B42992C74A0FF69FB647D3FDF +:20CBE0003AD359F2D3366AF21282F8C752016B019DAC50E3625AAFB0538A3220D46A3AD256 +:20CC00007D81C76C97320719297E1B351408B7909464AD03BCD8373D7CB705F53C557CF1C5 +:20CC2000CCB29E759A0179DA423B6B849C5B0761A3F906D297A64B786117E888E3AE55BEAA +:20CC40007AA42A4869FE6C31D7CB834FE003DC85FD9D6445598E1F4A8D6114257924325DA2 +:20CC6000F6EACCF2392C0211900AF3FE583A589574D477A74A71BA35904B10E5EBE299B995 +:20CC8000D2D08DD8AB2C8A8532547E556F572DD85856632FAAEFAE21BD960439EE991B07A2 +:20CCA000669416189711FDFC2FEBB65850D99AFCD746038506C0909BCCBC51FCD5BC9479BB +:20CCC000A3A941E9DF955EC22FEA141DF193CFD3255E321B6478B91650C3501A6CA31A9821 +:20CCE000CB79429A2C8172401656EDBFB240F291B8E09503B417CD94DB821D3601409A1F22 +:20CD0000FD974AF132B9347A6FA7FC2276A9C45585FD6C59304147973A781C979E1ECDD3E8 +:20CD20001B376D3FC577C10BEF5489F7D95BAF6BA9B09C3141E52A46C6C0036C4EACF7B387 +:20CD400002755A95B0898681894E6AFE5570BDF9A00A2A1D7CA56132DF4E1216673639B8EB +:20CD6000951EBE09FCDC68DB0AFE57AEEE34E67334388C2B8FA8703A725DC8FEB27BFEDFF3 +:20CD8000782F1036A6F92ED13C455F057B55E99BF3D6F7F877E21246119F95E10D234A24A2 +:20CDA00011391B97B41E47AA9E11B417C6DE283DE5A25201F2DF0AA86884E983FD2F3533E8 +:20CDC0004CF277A65C7511DFE7F974D3D239B57B30F4D7540D4F9FD6DC223B27982DB67961 +:20CDE0003E1083FA4722EDB8D5D846C3739A016D58EAB01C679E172A3AC440A7CEAB162B36 +:20CE0000FEE9EBF6450E3A257B4BD3217D8B1729A5C7F24C597804B419E2894A8DDB4BBB27 +:20CE2000BDDECBF831C51E9247367CF9FA0F5B50363AB97ADF6C90305DA4E373BED1141D83 +:20CE40005298535AB90760F3E6A3C5809F0B35FA44448C1D143ADE6A08E1AF2D452AC1774E +:20CE6000F8F77196E6AC595BD0AB4F032C921F376BEE5A359969586EC087E8AA24738EE403 +:20CE800055729B9F7F22932229A5A2349CDE2253AAB80B489C16879985588665D91684DF07 +:20CEA00050E5E0661E9F5BD61053C6B0D880C923914E5CE90B1321A97BF0DBD1C73345EB9F +:20CEC000B0AA68E735C30643485F9CBB00624E4C42A2746940E962907A2144B399D8AA0ADB +:20CEE000BEB6FFD416C009E7FB6B00D80108FC255EFB7D66E10D918D52BC811DD117D87D8C +:20CF00007B21703F9A4DB361F69C0225470AD1D41AC362B03A1DC601C1D1864A4620AD603A +:20CF2000A9A69312545F3DE8E2436B3365D4EEFDF3CE1B8399B09B648913A07DE52A7661F8 +:20CF40006705D4E430AB189DC735F07DFF757BA0DABCA9A570C7F492D52E4190BB745353DB +:20CF600080E9EF2B39AC0464B928188483A2AE5C1B5191A93C5446EBA49B55096CAA2519DD +:20CF8000C218E9988EC47DE8987034CDB5CA48C6C963B6D8769A535D2EA63DBC7B366D7410 +:20CFA000A471B9D43207D75524BED6FC42175FE6D12CFADA8F35AB57E258A9D531E5BDB640 +:20CFC00011447C53111FA3083A703202FF7261E4D63140F93C8EF8F8A5D299AB48795F6584 +:20CFE000564DFAD42A1DDC8DABDC238D7A98B7BEFFE0F539AC2209D4BEE74E0F969B00FF68 +:20D00000E774E0805BE3298FDAB9797A44058F327ABE7EFFD2A164837F87F5792835EE7C85 +:20D02000E4FD394AF596777E8E6981CCA2E57E37D66B57FABFCCF855AAD537BCED4F2875D7 +:20D04000A7C2BC853258F79394CF0CB0ACA8C41263A318AF5187ABD36B5C72A895CAAEF4C4 +:20D06000FE025004A4C59687A8D76743395BBFDE71BE1E6776169BFBD38A81620B709B7AD6 +:20D08000A708B82331490D09A2B162948C9AC781EDFE2BD87A86A6104E73BECC79E14CA486 +:20D0A0001FD8AEB742E11AA4E9FD688B12D68504592D6C8BA836662BB9E7374D559254E2BC +:20D0C0008D7F7EFF0B45E1CFC60A01003EA1B6B9C94FAB6DB96188603F53B9222AF41E0FBE +:20D0E000B6C1D91DE0A99F0A791BDAE4F54355872A79470F07E629CAA5FAD2052DCC67BDBF +:20D10000F06969E19529C63EE8BBF3AC034AA754BDC69B368157704C072F1E326161777504 +:20D12000FEC3A254305C38D5FD1878D8345B8E076530F1CB854BD2BABC511E6C24B06E9000 +:20D14000D835FB79E90DA45F72EB55D601C9F4298CB10EC86CDF8A74DB6DB186D1F822938D +:20D1600093D2086176E79245F539D3CA216ABE01B0E53B8753D1250F8932471D2800EDF5C0 +:20D180004FE2234C1458DE0CF9BBEA97F71DAD3E6541090AE5CC81093AA1E119F7913EAE28 +:20D1A0006EE8C7A28D33A6842461223B8C769AE2EECE17AB66A201272B54590891290D7F92 +:20D1C000C4FF83E6F5D785580B195B592DABFC0C3E15288458753CABD59E4DA5382928D24F +:20D1E0000A10F2436FD7236BE74F91C4227D6E06B8C57D51247FB423698D420657B5D19EF0 +:20D20000350560BE9F88A331C7902BCB97F6605DCFCCE628A1270BE6129C38DAB7F1908D3D +:20D22000B3B67B11AAF9CD2C52278B0A93D6ADB9272B26F8D688CA890FE22B7C890B660DC0 +:20D240006B45FB414A63B0474936C72D39F4DE17AB96D671FFFD2FA2516725A5D64D63123A +:20D26000A1C2FDA727FCBBE0D69EFCE4A5A3096E9FF86ACECFBD89D90EC7FA8D2C2C02A7BC +:20D28000329856DA8972F48434C3D6027D9D0768166A5D9F39661877BC3CB5C9770BBD74F6 +:20D2A000AF89A5633833999957D77C1277582D8D5ED515D6603A6ACBF89B4D225D836972A2 +:20D2C0008F1846BCFC35BDC36CB74C4A21CE97D8F5AFE4BCAE09FA2C86CCCCAB5A1E49E74B +:20D2E0001FD278B1BFFA3A3937063EEED4C3DADEAB580375501D5B80A2470AE48970288CE9 +:20D3000053242CA4EA729A4F3294A52B3EBC4C0064CC521E724BAAF646E19FA478AC8B4C43 +:20D320009C86F654C7C23A411C3DA9ED2241EA8276268F5F0A1D4C4ED9745163DF33280534 +:20D34000D8C2F2A6B0CF25A9A0824E01BC8D991E7CAD3586EDBD310DCC37CE1E768EFE011F +:20D36000AB85FC2C97DF1A0E0CC9648DCA4BA5266697C4D90361668C24AA208A90ABF7A3D4 +:20D38000B4AB108C07306F74C27EDD45C8BD2B6EF693069456A3B5E529F0A270F3F6CB7EE5 +:20D3A000C50814328D8E808C456F2EE22F8461A390669DE355701768EB994554C0E9102206 +:20D3C0003A1EBD2C7E7DC2D83D1B5F728004127DD958F4CEC28B7CC1346D55867812ED11BA +:20D3E000390B458648DD22647439A1481292EF065A7D5D791FBDE08682B433E275ED9BC746 +:20D400000E68B47D3A61761E8F95D7A170C757BD9A01E2684035449A51AF5E7CA723B8D3E8 +:20D420006D57A0BC00D99C179F6F62EF5C8EF80A6ED131ED96A42877B94C65417D584FB43C +:20D44000F501B12F27B4BFA19FE329FE1A1FDAD636A47D8DE3A94F47A76E4A24CAE7612D61 +:20D46000AC89E831F7C1999778076363449F88C4394F4626AE3BA76AAAA56A6CE6E71ED331 +:20D4800015DA3DE3D1914EF6CD4D193C106B4E87600BADDFF65E672C1185483B5F948AEFB5 +:20D4A00017A337EB6F2F59E7F99CDD92DD68096AE0E6496A273C3774DEF0BB9269976419D7 +:20D4C000BFDEE5515D417C16B974512497881B356A36371F155B68189B1AE216BFD5F9E632 +:20D4E0006710CB20DF97AFDF53E0A73C83CDDBD04605524DC5DE2F002CEBF9FCAB7933286E +:20D50000766AA5C7D4CD5E9A7D9E15DC4CD9CB2E56ECFE752A0C161271016DDB32517B85AC +:20D520005971A05B281D05122DD8A5805B35B436361493BF8885F7A5FC4E5AC38C6D534FDF +:20D5400045CF1E6E143048F40CF039311A8EAD6D5947192AA59D652961770E74C6A2A1B3BA +:20D5600028777E64E551E131D968BCE621B30AEBFE66CBBEC0E60E119002DD02752C8D25C0 +:20D58000E843BE3B1383DD3CF53B58232A62A38D83680C3036CB80BA273B94076F19B1E9D0 +:20D5A000BD573927F61943DFD7BD16BAE634C9FB6174BDFF3B2A61E1F9358B9585BDF0C705 +:20D5C0001C28BC2F9EED3B395E29E509F3C69FBB502956E5E6EF387E5EF8C258CD8168D25E +:20D5E000936B8493D79CA8B6C6703D5AAF6EA08B72B9B5D5F221C4BB2565C1783365C3B11A +:20D6000023764E124635D15A0491F2AA65875372F87F0590048FD68BB1534DBD5C24ED27E7 +:20D6200031833B8622127A41E7B1BDCB324E21D3EF1A6250B9C37CD00F154D01E73AABC869 +:20D640008785BB2071448D744631EA9701084B405D2E81E41FC4BA9DF603BD69104852A608 +:20D660008D45FB67D5A19A8E3DF50207322F8CAB872CDCCA37C43571BC67EF40CD1EF35982 +:20D680006174D472A0940C0C2D441ECDD4A202DBA44350172540A6662062B84FCECCE92E7B +:20D6A000451F2857840EA45803755E3806F8A8E0D2B3E3EDFAE4EEDABA94AF72F5A01AF25A +:20D6C00057C78CE0DD11E56D2A236A8F98B20DA1E578B01DD4C086637F21DABB7832EA1BB7 +:20D6E000173F7A33DBE5B99D10149F603AD6DB96BF4A9E9D6B31E2243C3B1F566E972CBEAC +:20D700008B81C46A5A041DF2E20474DF35438795EEBF7831896AF7824814D825F03D731EBC +:20D720003B7C2F3CA9722D075070341A13801118EFDA631756A7C080D7F8B50C6164C11503 +:20D740009DC5C42327AEBA59A57D4B37150BFE2D9FE6511CB23A90600BD80297D67F205E8C +:20D76000674437994A1B71CFEA623D3CA43F3DB2A41E98AD092A0FA4F9AEE0BD70A71FB3D8 +:20D78000A50AEC1F68AA131EA48F1306DE4CB7C8ED4359AB811EBDAD22AEDA7C8A4DE50870 +:20D7A000C92D383F1B1C7DAB9B2AD1A7017E69091665DCE6C95832C8D7490C23385F8F2D75 +:20D7C000465D542E14D5A57B02E9942369699195839B561A5A6814057EBA2D6BFC999BAC6C +:20D7E000BD1ED839AE5A5CF00718E1585155F54527CE18D571A09986BEC75CDF0F7810DC6C +:20D80000ECB536A0503CFF160C465E67334FE53E15D9E1DB0632F7159840153B671A6CC76A +:20D82000D568AF3982D143608E2D0CF3F89A721AE45E87C0A8C28C58D5A414A9502368AE5F +:20D8400055D5E7CA6A484DB5C3CC9880AFDD21F779817B30100C8FE8BA3FC62BDD8D51A36E +:20D860009D74BFAC7804C558BB24C9AE1ED29D9EA5A92192BE211335965E127A166934A116 +:20D880005B1D2F47B4EC29CACBA1CF7C11D0FD5C143D93AC41BF52F220B21C55982C891999 +:20D8A000D1224DC8A43088A76EE4D1B278912A25CA5B3F2C08080F436334F740D9389EF2CF +:20D8C00024323245A8336791DF58E5495AC8DB70401B3EEF65919C1F57783C5E6B50809366 +:20D8E000DED8F0A20B645E2B32251CA34C4F797BA949BA1CE352A7906DD3D7E5BE88ABEA38 +:20D900007EA538C10C74447FE9BC6E35743F470E3A1A8233A954430436243B94AAA012E5A1 +:20D920005AF5DB1F66FFF1BAD164ACD7BC790BE074F9FC7C4A1BC1A492FA24BD0D04224B1C +:20D94000ED0257E8ADA7CACB79F5ADF96ABAB4A9DD0AF3352D0578E3C433FA8B3EB0F2C75C +:20D96000BD490E4C1A00357671012AA4855645680EE2748014B2826D8806F1B09352B34713 +:20D980009130C6F018A5ECFDDEC57643B5B8F73E1E71E698B951C8EA78A60655AEA2899AB7 +:20D9A0003F3D8E1C60393A1EF244F010800FCD6B6CF86234667785E420BCE1BC69289589EB +:20D9C000445172C43A032137A28236332ADD1D5A48C487905009F50D68CB9B86E1492A7541 +:20D9E000BE491572A002729673C62028EF89C4CB64F3E040628F50C77A0D300EC8DD9BD70C +:20DA0000670083579020E15FB3B316C34F6C876F01542BCA5E1A4FEEE5945F9A8563B84094 +:20DA2000E5B2DA60AB7EBAAFF4A96CFC35CB972150F985CAD64231C806A6B32EBE80DAAFC9 +:20DA4000DC2351BC5E938B5C24A4C72ED2706403B6CE9FA5161E5D547FD3235975E52B98E4 +:20DA6000DF16EB2B8D1F72B6A5FFDC8B4AEC805821E9EFA9445618AE39063E1ACFA2F4545C +:20DA80003F4D0C70C5099DBDDF2BD50245B3CF150F95B4EB6B9FF3CD9A8B2ABAD3FD8ED352 +:20DAA000458BBC90DD42B04B4D2B4F4FD21EE712467F70F2B6C9D2F2115AAA786FF5C31DF6 +:20DAC000A59E332C6E97CC37167CD33FA6B4BBDA5EEF91BCD9104CFE112716E3A2CE59360C +:20DAE000962802601EE2FD592F5A742F21D980DA1434FEF933283E49BE363DC0F8CB4F8F7D +:20DB00005079D93612AB9923F5767AD3A4176892200E4FA6C557A3E6C4B4C5E181B0CC98CC +:20DB2000095E90B13EB78E9C124C88C76B2EF835EABEE39F0C16CE41F92DC45EECA150A586 +:20DB400097B38564EED627AEFE361952B702B13B66F8D9B5985E9F5543B35A15F85199BBDD +:20DB600037C0521364633729F54486AAC94C9C6DDBF047A48A4F03078743161599F0F5E5AA +:20DB8000C0A1F6EEB3219A6D12D8DEAD6F6A7AEFD2CBC1B436958AED4EFF0D67EA7188E3D3 +:20DBA000FDAC78EE69017A7AE39B84989A2A8697E72379721B762FA28DB62F1FBBFAC7F821 +:20DBC000EADFC540A3E7648D64D57D7C0A00F440E787366C8C090714C74FA6AC99DC3EC2EF +:20DBE000D782737EBC270C374BA2F4F751D3F9BD11BC0ABC439F7D3DC2CA3CF1BFC40D0B80 +:20DC00007BE783583700EA990180879472A53F52A97769E5E6999B84AEE4E4DC22370F56AD +:20DC20008598BA7B4059B2E062279E49CFC933B330832FD2297ADF8F30266186A83E303130 +:20DC4000BA8930BB9FDB366B02FE2E1C21D24E46D04F34E1B6FF0020CA06791FAB1C3F46ED +:20DC6000DC7E3D0BC89F3928A9DA650EB9485C57511B50DBBA5D1AA65A6D4447C0D2D6CD9B +:20DC800043D387CBE32372D27705ADCDE69780E5BAD29674164B4D7B70878A6CA80F211363 +:20DCA00042F62146DEFEAA2A97968B7B38DD20BF1019DCB12FAFCF4513E70D3F861781BE24 +:20DCC0003429F80EC6440E234F66D112C848FDE73630D6BBD5FD34D868D30D1A4D789D4A37 +:20DCE00085B01E9BE95B0167C348D8C174DDB43EA973B06E2A4DA5352136D17CAAB281DFB8 +:20DD0000478270D0A3E65C310ACCE1C6F4B8FF7F01EB1B7A715D0652C19997BE7A3189DAD9 +:20DD200092527E91206A179BC3D337ADDF593D1BD2BCB18685ED123446E71641AD2B654E1E +:20DD4000329915B88821EA133AC3595E1856A0BFA91AEACAC7A1B928CCC4A51418957FC20D +:20DD6000EDB9D92B290D49A64720BC6492CF4436388F95F0F7DFFD84CCAA2D1D70A4A9B999 +:20DD800087BAB121AC428E227CD36C0D82D7D96A9128D8FA05F19CEBDC4346B0D575E470B3 +:20DDA000B1CBD0E5AED3A602BA279954195F4D700ED446EDE4F51B6EBAA5BD2A18BFBC03B3 +:20DDC0008CD2AE4C7D34F138C97D6E646A1B5C9C2E4C3DD86CE236D310E4BEF2433104C4B6 +:20DDE00075A549B5DF06A1BE870B022E33375345FC033AC558E9A1775E216124A973778590 +:20DE0000D5646023DE917F056E6F6778C0B4BD37411D8B8B61A6CBD99DC3BCEE955E5E9A1B +:20DE2000F9271B8ADD961B5727034365BA268BDDC586BB28A0BAE9045152FA32D96BFCA6F4 +:20DE4000C829CE3B5B5FA84F5E751A0DD5D77AF838D43D5831CA33A5C77CF9C4BA83F9CD88 +:20DE6000AC41AA1C2B1132F025B6E7766BE8ACDD9E1D254AD596FF577350FC93C8B74E8BE8 +:20DE80007ECBC6453402173E300FBB5C94800931BDA119A6951A8C0B87F390562EAB44938C +:20DEA000840E159D020133A0CA2B1DCBBDBCA9087FB60F18245E08C359F4E5315932D8E8EA +:20DEC000AC2C5162343192CF08529545740B6A0FFDDE1DB942EAAEDD1E57151CF7561F72D9 +:20DEE00022306F17AC07A5943097623202802A60ADED0D8BEE877091FB9938CAF99D749916 +:20DF0000971029583239773092EFBCD7F915D18A67225BE23A0A4401B8DA24554FE720603A +:20DF2000250CE727E27BAB695B604B44C8E0C5D2108C00ACEED336F513B5DA427C72B4AA44 +:20DF40009614CA059B8E3696002021F28C27E2436DD62AC5526EEEC925C3DE0C24D56EC99D +:20DF6000839A4FE439A58C1EDCE5E190700D22ED5205D75A9F2F18A6A7D1AB77008CED3FA5 +:20DF8000914A782188A74D76352051B54E44869AD275AF22CD07AA5E9B974B412D38206374 +:20DFA000F0EF47DACA0CE1E052C7CEE2F9B7F7CA9BDC02A04467B3B36CC5A9955285619926 +:20DFC000BE2DCD31ABF98C9AE149CD384992ED1E94BF433EC4B713D9F9915083A0C13F4DF4 +:20DFE00056639843B3791169C86B25E59166E05C108B0950FEFB67ADB53DDE03DA2E443D1A +:20E00000151E8BC829B7FED26071FD581B9E7187D552BEA132E9E5567F51E9FBF4FBC6426C +:20E02000E0C977F94C1FFC61FDEE0A20C9317A4CFE9740955DAA8E5CB443735066CD4C197D +:20E040000CE07FDE8922A941945C39A53F6D6932A240D4C6A432454D8F06F1C6B2079D0542 +:20E06000D0EDCC647F6B9A92012DD41E72C33BA0BC8384CAF8A5CF97833BDAF6A5E287A0A1 +:20E080009E22754C8E7B3384D0566AB23BDD61B17B51F6CABC5839ACFDF2AA1EDE5F86E3F1 +:20E0A00000208E6AD2AE26916E18DEA920BFD35537F802AF596C707E5A8E77D79B121D83E7 +:20E0C000CBCEEEE7AA36DFC915BF85CD5EC0F45892F43FE896911947D456C0EA647B7D5600 +:20E0E000B0078F6BAF50DB3E3832318C276709D075EE2AF1D707E0032BE1DB46312319846C +:20E10000D258D6680A2D1D133CD8210F622DE0E8C7C5D1AAD264657EFFD2063742123207DA +:20E12000018B05962123665AFA80A2ED3511227A430275F82F9DFFB71292167BCAEA7C8DA3 +:20E1400068B6206CF43D69913FED5CA505256D2AF33BC13E23C8B2453F692845D0CD172EF6 +:20E16000580A1109C850BA9DF04C58E4561C26930ABC691331A5C3A154D618DF50451A6D58 +:20E1800071909C57F1A0CAC71D7EDA187BBAB06E845190350709ABD41A085A7EBC86F8A08C +:20E1A000EFF53F6D875E872128EF1B10E1B48B52EE0FBA941B8E5923C500F28DD6D110DD46 +:20E1C000CE41BB221999593E89A14FAF9FEB749E6FA42E78702B4EF1C7EE8E3025D887D0EC +:20E1E00006DFAC453BCB7D8D4C9A158BAFBE7409C965D4A0017C5CD7A5FBE5CAB3372646D2 +:20E200004E31509A44E38FA9061B941FC743D8DED1013091C62C0155D0CC9C0F123808D955 +:20E2200097D241702897FFAA23B9DFD2FCA441340A59BFB2FA95DDFFFCF4E1828CF1603714 +:20E2400045B4E6E769B9827989DCB8B70896A283D2A33306468735A0870903C1F18997A8E7 +:20E26000B05FDE7E44A34E2EA6845F1842C2EC29533BC23D234E0AF3C1F94215F22FF11FD9 +:20E28000AB1E65A33F59CA651167A151C05BCEC8E30155B54DEB73C986444665290B9235F9 +:20E2A000E8A753DD0D2496D785681241D6232F2B41BEE902570C7F0CD854E6CDD9069CB28A +:20E2C000F947EFED25E8CBE24BC04641378F356014AB5FD7E9697D675D6B17DBF66FFED360 +:20E2E0001D1DDF3E4F0076FB6EA6F95C3ADB97891FEFC1EA3005682045EAD0852F8B17E3BB +:20E30000FD9FD76BC43DF6EEDBD4222E18C7C42876ED67318353A9D3839BB78EF263B1DBDF +:20E3200093EE1EF4CBA55937B0D8E45B5453A407FC678C6E5464E305A4A23459324CDDBF47 +:20E34000EC9CD6D742A208B81E70813BCA5B68CF7967B1C384E6EC5808C9B19B608B81D0E3 +:20E36000DA2FE25A2DC7B379FE3CF711CF33F01410A62260F0924E02AA3CCC1E27E8B34D07 +:20E38000F22D8938789749D73497BF1921F7FAE5485E4A165022FD628AC65A5079DDE40EBB +:20E3A000FBDE416D7205BA3E78577D43B0671A0358A59798E21917D45480CA47DB296962DE +:20E3C000C985B510BE6969ABDDBC7D5472E00BDF51E6D10C44819D76E05F52FAAA02424B99 +:20E3E00026174B8D29A9D1AB135EF87B4DA658CCCA2C3DB53CEE9DDF9DB7E04826EE4C6DE8 +:20E400007BBE879BC8FE6047C031B130A2863F3BEE6E2BF7637134DFE1C2EB226BE53967BB +:20E42000511C8DE71805913044AD27A00FFE51A8571743FA69D48B24E3385F82A19E6DC957 +:20E440009AF7956CA1FA30D07E1508CBAEA0CBCABA251C8CAF08962B869E1124D80E042DD7 +:20E46000BDE512BA9EF3CE5720EA90372EF394138A56D25224E939629B8374259A683F9AA1 +:20E48000E39375EA5B8556EDDFB1D5EB96C2DDE61C5F22F7FDD33C839B082C285B633D0400 +:20E4A00091138E67410A85E64D8E38087563F90867FA61ABCFD1E89B26A19D28ADED10E271 +:20E4C0003A9DD01C6AC6339F5F93CA087B670B180A70C79E6382196C9FD394A541C1D62AB8 +:20E4E000EA3FD75A4C73F539E9D2FE63AEFBC8B4D597D3A9CF7F8330880092426C86E5C4B4 +:20E50000D4ED6ED0FFCB33740A1762D2F196155D82ED2D856715371D92517A7F7A4258F963 +:20E520003DD3BBFA92D9576F326705466B8E458E667836CA305A59CC7ABC088219D19F66F9 +:20E54000BF1B733C17BA174518128A186DCAAF804E6639D8F72A519D43B6E3D0366E02416C +:20E56000D96AF79E9E4A4B3CA8D9C7DE0074B5B4A675DFA75BF3ACB58AD473816504C1077E +:20E5800070E89BAEF1B84DAD5C42C82CB50B0BBE7024A769FEC1650B7A2215BB50ABDA27E1 +:20E5A000013454F06E7E209E93DBD3359127A7DFF353A5B8BBFF44C3086688A2EA0ED64575 +:20E5C00061D26075CF4A08A96BA8A4E1637CF544C86EC122FF6804557372E3A4DF8A3CC30C +:20E5E000DBDDC0DB0F21A7683449F9385CE3A8CA1619BE8FD03239C3D301BF689E60569AC7 +:20E600007B698A898C02D95D72206941E6303253C49C4032E7917FEBB7D1DEE43D3D4B7431 +:20E62000F77E16DCA37A05FBD9961981C78868A9CA5242E3E643912789491D83C245A4D8D6 +:20E640004A9AE3DBA2F034989BB5A8B5B5664F917817221BFF381DDA9A404F3BE459D25E47 +:20E660004DA44C4A5E9437D0E62C6B0757C68F9EF05C6162BD25013E6C3069833573B6DB5B +:20E680009D47E33CD4D98400B5674FA65639230EFB460BC2E6038479EB1E71FF7F01C3B411 +:20E6A000D4EB4E42E31E4EEC25CE9625E1569086134CC47ABC822E68E22F80EC343D82A450 +:20E6C000E521151F248BBB09665FAFFF53CC6F968721CBBD8ED939B5D73A0B12C1A53C0F92 +:20E6E000E91182A1486808ACCD572D73061C6E3717204EBE7D44F736F50072E8284482039D +:20E700005DED0F5635B84BDB91C8E0C317BF6D32FE3B6A38DF835BDABDFD07F976A37BE323 +:20E720009094065D60BF07A291FD063AAF5F4D73E0EE67B1DD5142E2DECB491EFBE639414B +:20E7400061CED95884455581DCF659BF2A9B4746531732E74E649DC04A0842330D092B3CA8 +:20E76000C5A74FB6A18C9CB145DEE21B4A576E09C44202426789C61AEEF189150273D69AFA +:20E7800056544FA6E361D1912F0A2885ABCD9A3FBFEE2FBB181AAC2D33E8063B34DD264F79 +:20E7A000345979FB58E03FFDFE31CC218B1E3F4B8A69798D3A0245932461CDBD2175CBC553 +:20E7C000D278ADDF38E3639000538450D0FB77B3633427FF3540DFC543BA77E3EC4855A6DD +:20E7E000D4FD999CC17A7DAE6A72C10268F780BDFA4FBB81DAB7CE43C8DAD3BC76FFE6823D +:20E8000021310A96B88951122288F7EDFEB5D94E6A8D59FA71FAC6222312CC3AA2E73A9BC4 +:20E8200020CD3CDFEEB07C48C64DF447147C25DF032B5813209130A6005D9CF1195DBEED61 +:20E840004454B83981C3AB4C924BAB78F9C469782B8E207EFAEDF3A4D903B0C70ACABBACF3 +:20E8600064E0853CAAD9B89950717CC1F9F337A0322E39A101900459F92AA1EC850525284F +:20E8800021447CFE00090E0B04BA25F1B259805FB36493A0DF8B34BB876CA46DA0739081EE +:20E8A000A6AC51B565EA2DB5BE333B5E5D7412A7E3857D4F11C9091998AF5ED7D62A2136B8 +:20E8C00025702575D528967EF3C51A650874B1E94062FC39F10B4D85679DC2DDD6B0A651E6 +:20E8E00033679812763EF8C3CEE79B830C2B2779858EFD7837A43C48C00A430155D07C67BE +:20E90000EF3B002A528827B43C8C9607C907A6F85CF4ED82D57CFBDBAFB6F5C25C467C1AE1 +:20E920008B3B16E22A8744FB238E51A74A7D09D04E464508FB2F3403CD67637C8C51C511D8 +:20E94000FB3F6752169CC6F5A1646B1790B91EF146C19D3A0A8FA2C686F71E8B2289B1FC1B +:20E96000A0F0C78A447BDB79F56360C151A3B91CFD2FB3B79A3F25AB7886F2963A10EA1652 +:20E98000825288FD896AF722ED0D70BBFDFF3A2869C090025E25D77C7E14AAA070DF22575A +:20E9A0009A12D97EBB4DD81512C559FE1B35D9F883E112AB859C7C7E747F9F61E4CBF4EF4F +:20E9C00098766A5843BCFCD39C891829E340E64A2E26E799A6E62D1980CEE79A84A40F54E0 +:20E9E000FD1EE2372919148BFF41DC84CF5851FCBF95348628555A54153B7B18B209E1F640 +:20EA000075BDEECEE827761C9D931AFE343D52E09779415FFB477393E4065C969CDBE053FE +:20EA20006F24FAF44B11D0FA6594259ED9488E4C88D533243C53E259724FA8334756C646B5 +:20EA4000DA84B57BF371A274561E7BAE3AC4DAFF2E9B4B7C3EAB6EC4ADD71DE9CAE4F1EC7A +:20EA6000F456D385FAB9DEDCA8D83171B5DD8819F6E9A0FC8593039D4C342695E3603ABF88 +:20EA8000575C07EF629A22085B982BA24E11E70CF9F3036A53B8CB930455AA3E8CFDCDE05C +:20EAA000A7F3FD718C513DD301C698817CA049C154B6E238FCC7AF992C536D03A427C89614 +:20EAC00044AFEEA0474C7A9703F067D2D880E2058F15F5A61F9E539114BD21A31D42B19D84 +:20EAE00037A67E80303353CE19C4DC593C53C2035D7B4459524B25B5032BD395E0226B550D +:20EB00007E774D26F5FD053C29A71599AAB4D5FF5AAADB989463DAE174A7CFADCDA55AE43A +:20EB20008115D3560246129E5B7B5D82DA0C0E1EA400CEC33D887F9EDAA76079DE76F4B1ED +:20EB40006A0FF3391F36C4A598D02EEEDF1F7E0BDE033A02A259CCB35E296FA359DD1BEFD7 +:20EB6000DF8BBA92D2E584E1E48066CB43E6B3F76A6D861F079143E8C0C95C399DCD202252 +:20EB8000BE1AF8B0FAC3077B304F6FF7C79051A1172B33FBA1AB2FDBEF53447139F4C36279 +:20EBA0005219C7B74D2B8C18CB2672EEC2333C28F0F955A27DB916CC5568440252653D5F58 +:20EBC00040D8D4C532E33A8350A4A5EC7AB64A9CB0B1059B7C917140DD02B5131B6C771C97 +:20EBE000E71D242F6DD6C58B2AAFB4EEED86A7694F5DCF19A23E63D3C4261FDF52488CC5B0 +:20EC00000E8001B86AD86FB0EB8D31106F4595EBC01575E493F513EED303B27EEC1D2A5E11 +:20EC2000ADF34540A18FCC3F57F825E4321B4AE4259E1033AACE43F8ADC78204A32C5B5470 +:20EC4000B8754C8A91EBF69BC57BE4F899D8CE2696FC2E99ECF74D77C103465CCE57D44F75 +:20EC600059D62B99D33EE265BADFDE61C4D3A1F66F5582A9DF8AD9F22ED500E78DBC14FDDC +:20EC80000F1CA5041FA8302B2D07772D62DE9CC8191F1792DF6561046C3DC57AC7C8D47EAF +:20ECA0001FC2031B88F0C65A84F749A8252B8F411259064D9B46FD024B8312C76416C50AA3 +:20ECC000BF73F5F75E4CEA8F22D1A49FD3219921DF8F41BCE84F1BAB341516D442699C73BA +:20ECE000ABE3844DB4FC9470DE2FDF8732CA3161EB289BD5D8A4E6A20A509F570BA13EC877 +:20ED00002E08BF865693DD875BF83D1455BB2822C1B0A47139D904C400D6DCF356DFDDCC4A +:20ED2000F453D3AE0C41911A64AA8EDFC0697E02C1687B608C92EF4127B76262D5EFFF290F +:20ED4000215F110473A3F7C82EC2261314FD16E92DACCCDA2F4D5B08459916874C52B75191 +:20ED60006EDCB702620CFF64C387FC0BDECA8975DDBF570225467BA68776C603A5BE23A853 +:20ED80007E8E72119C932AAE8FB053B88A9F8928314C9EB0B6C0DF86BFFDA3D7D8E93C08D8 +:20EDA0000DFE53871BBCED89A2FB25F05EF68F3A485E3967A0E8FBF39A35CFDE1C442C8806 +:20EDC00005B45950DA6DC2A31E0D10D4AD9C900712D1DBF421E7C63C76D6147C0354E7312F +:20EDE0006EBAF998671F2EF0CC5A8267F42D3932BE114BC7340B4B6738D32F77693CBA3009 +:20EE0000C68C9291AF408AD4DC69DBF2F16D1C014C16240896BBF04E50FA4C9094DCFF549D +:20EE200057DC07EEA3D811EE6DDB69AB3A1BB4D85A3A1BEAE9CD9EB9A270557B9CC3DC4CE4 +:20EE40008C2C520F60A535589AFECD1D4E48381402327FA7402D947F957D2EB810F677C490 +:20EE6000C0BE04448359D9D721FFE95161D9CE621DBAC7D163784B550FCF33D3701FE0AC93 +:20EE800007E6002A42424256F22403C174CD1B17EDDB6FC0CBA37F928056EC176A4B743347 +:20EEA0009652E61BF38A39D277EE98F099EC67132FEA5E22463CEB5ABBAA9E1FAC9132F60E +:20EEC000EA87D9A2AB7868B0FF1AC4082994D2E9DF0F755D5629AD856259126EAEAF53B79B +:20EEE00066003100AD5C61852AEACF73B11E092C7F264F50B38D381EE446ED9841CF83BB5B +:20EF00006B2DEA7A995A3E46B24B4DEF2DA901013868CE76AEEDB51EBE5560E6E54B540836 +:20EF2000BD771246052B3B574788BD55FC86BDB60B59D8FAA0FFDB9C20D85CCCCAB9EC6072 +:20EF4000FDC9E99DB1E268DE7C15D26DE3A2B312A702BFD49114A6A3011738E8067236243E +:20EF60003E86A3D7A24C72CF705F445807E91418373D43189E6E4333F961174005B06D6712 +:20EF800053840C0C2816B4A99248742EFFB4560BF2C00DC91F0F533F3DB6C6D0A11B16FDB7 +:20EFA00090EA4124767AA0FC48D5C021F0C05666881E6F71EA00D12E59C3F0620AF79C36CC +:20EFC000B4F9ADC18E859484D3D51A9AAB75E436B10BA24D3CA5DD897D3AED88C19C31DFCA +:20EFE000AFC4BFA1AD5521B6E591720E911C480CF6E6C1E0111171B717CBFFE8666EAAC29E +:20F0000034931AD4F9A6E5623C5A18BB594821CA0855C82A1A5FD8D1EAFE0C4708CE56E99F +:20F02000C65F48E0094D7DFC246830E43589E8964B25CA03F002C7B111D71B1DCDAF5277CC +:20F0400064DF3651FFE168FA745D0E2AD327EB65B5C9CCBF24E6F5443FEB8383BDED68388B +:20F060006ADF686B66BE2A8EA4484A45B2B2746B18FCFCD2A9A7D1EDF331065C61932D7EC5 +:20F0800065C2AD356DD73E2C052BA21879FC909B83B534AD63AC6F5379FA813C77D40B803F +:20F0A0001B66B01D6D075285E971CA1721AC5782FFCD4AD6A02B94BA37F6F64135B097B041 +:20F0C0009639C1BB772BA3186F4BF724BCE295007559E93567FB70687386DE788FB36CB5A8 +:20F0E000AD05D9EB28CF85D6623190C80621C71714C0E459CF751509760BAB284733798F0F +:20F10000E4946F21B33028E4D5FD5F45FEA2109A602D6421FF391D731B10CB93D277357DDA +:20F12000A84987CC9BA8D79E0AF4CD97562481113C972858EE56B83CCAD7FA2C6D5177CB13 +:20F140005B2B996656B9D8E748444B3C94D8A9E904F210A58BDFC16B20D6691F63C94C5EB6 +:20F1600035B9215E044FA4F21198DAE7253C9A89F898AC584307215ED4FA69A4121E9B1434 +:20F18000A09EA62E000F2D413FAE2C346368944698DD59A434747F0AC2036ACCFFABB06195 +:20F1A0003E30CD329F40AFA30C43E0647844672A2CFF3FF1AEC5BDA4279393923DF4FD7025 +:20F1C0002E2F9EE932D332BE7FEC801CC356348FFC398B8045C2451904B4E531BA56099F48 +:20F1E000CEC76C3504B95D4BDABED4779507F8EA784E5DA7509E7266E50552E3BD4D55CE37 +:20F200008DBF87DC422E50723CA3EF95D555D948298E1471744713D6CB8A09E7EC51F5C741 +:20F22000AA7F6195C8A866826CC9666AE58606627AAFA7A9822F0AD6B27FD78AA88D66C088 +:20F2400012B2C4DB39F84A78B29EDFE59664C733064D9C85E5C631358AFD6C93787767B738 +:20F2600063578EFFBB80B9D8ADD94AB09546055007CD556E45ECC15A28845362D1F1CE7D7A +:20F28000810DEC731DC42C494CF21826EF5C0D3025B3F57252D6EC1FC485E8C0D7F02B389A +:20F2A000A5D455DD17BD10D924E474EF50EA545A754F348CDB293EDB5DC655D1A0D1EBC28B +:20F2C0007C5A90D7BE738FA143BB8BFE1CB09784490908B2DC8919021BA6F77F8032B847AE +:20F2E000389D04B0469B4233C3C1E62D9062A73094390293A55B01C4FF202EF6206529D8DF +:20F3000058E0AB18DE48E8CE6B68969D3649311E51CFCD1481BDBE397149020DF76BA8E257 +:20F32000029EBD1E7004D38810281C2CFA9E5DECDFDFAD72FCA073790B4C41D7213DE6AB5F +:20F34000530A31D722F3C6AF8C17BAA394667EED49951FA179FDF010245DCAA29D4CFAD0A5 +:20F3600038FAA7387A83DEF7ECBE9ECB6495FD97B3EEBFE897526B0EC45F4C2F57C1C1BD2C +:20F38000FB3A25103C44E1AA30BE145C21FD7064CB165EFD791A8635C6DDD0EE8ECFEEB6BC +:20F3A000D4561A753A74429733B640145FBDEF15CF7EE42C493FBB198F1D1E99ED6595F7B6 +:20F3C00067102898B50919A08927C5EF2242BF68296E111ABDC1A640DE692534EC5B868875 +:20F3E000177454E35D5675F77BD9C857B408E933E1B8AB97E9E7B51A91471A401A885A43F6 +:20F40000D9DDCE8F010E48247C32238450E249F8A5D836FABBB57C404A1C9E4011E92F83CD +:20F42000C24782EB10578DA0D93DC546D77E6B9A3F17D1DADE92F1F608E37557A71E06105D +:20F44000C23FBAE321A7751D1A9EFDC652480BF62CF6CB3C6A7C71AE24B15BAC8BD51D3BDC +:20F46000712C5ED9C1DFEED293272E331D2F2EC6E3CA1F3B3571E8E2E33068CBF7960A4E5B +:20F480007A0F8FC88AE69FCFFE919C66515949278A26F6DFEEAFD812CBA221312B947CBB42 +:20F4A0009261B9E338DFC892BD9BF5261A51634AAC14A1C76862D8FB135D8AF9E5404E4155 +:20F4C000133D7446DA8A3018527599C948DD75E54B393467F99FFE97119BFE966CBE1BA657 +:20F4E000CE90EA509AFD2EAA51E6ED663EBE7FEF750870B3B6B95CDA0E40CC57BA668D8E20 +:20F50000F94568941FC318348B65B9025D245567682F5DB5FDCA81E8EF541D558D4D5EDFF6 +:20F52000D57F20401D4D7F64E68E4F46E4035B3EA905EDF6DA88ECC0D84F7D489C69CAEDFA +:20F54000FF0C569D6CC6FC776211AAA28885365B6ACC8968A76DB66EFE57F539DA20DA7E77 +:20F56000AA93CD2B01DE83EA9CF308F459DD05BA3B7CB32CB030D52B2D61F9B5120A2A276B +:20F580006E999DF3FE7BB499154DB9E8C90203EC82405A160B214DEA2D07F7FF123824F232 +:20F5A0005798A34E6044EFB66AF00603C0E999ACBE0AA4732C827031A609A9389382466157 +:20F5C000AB9D9BB37968626C4AC1499E95C8606F6F93BAFB74DFA613E21E3E37E0F1D4E506 +:20F5E0003C92EFE91CF0BD1B8E10E6FA04E144F9F99E6E83CF43E9BB187261417EF4ACBB9E +:20F600009CDDB494947A377AC6547BD738959C4216DDB8F49BDEE7E00984ECB3B1F73F0C55 +:20F62000B912DD32C95601FFF3CEB4E041CB97138C5964557A91E497BFF999B2250C5422F8 +:20F6400041C585F75AA632A9ADAB4D1E252E7E3F7D68EF29C34C7D94CDA5FCB3248C18F87C +:20F66000B625968C958613B4D8423F83531EFD4CBFDF060AFC1C436652585ADC54F6977570 +:20F68000B6F0A34C350357550C4BB4640674A7CCEE7B2D27C3727927A9AF8E26D037BB1421 +:20F6A000CEF49A12D459B7557AE6B762B628D312F0D76077395AE724E2759BA3FF29DC078B +:20F6C00090EF76143BCBDBCBC18B79D08590A9730BFD112FD0BB47A1DDC9D3E25AC49415D2 +:20F6E0006AD55CA14CA9ADBD6A525F37997E4BE7703586C0D5B4CA6DBF0973A3F6896A362C +:20F7000071076D182F90EE8888347DC93081613673B83B3CB083144E0422CC9D633AB30552 +:20F72000DA455AE296EFCBAC5FB6633752E41EBA8598C893A0ABE9DBC53AEC2D6886FF6DBC +:20F74000CD80D987A6E6365B11C454EE602D316FFD50715B7DFDBA6407FDBFC873428B54CB +:20F76000FA66D3671E7FFF81C01347C057A98C4C2E01AC56CAE453A9DD03F3B767C81CB5BB +:20F780005C9DBAF7F9447374296CABC853B60E5A0802B76AE6B45D7D65832E5A4AC39ABBB1 +:20F7A0001F689615FD639DE2AA2B8BFBCAD52E2385AEFB2943942C5BA56844FEAFBA8AC92D +:20F7C000AC5AB032C4EF360D8025CB82C1BC6F3296CD2C583680B24742D5DB7FDF5A465B5A +:20F7E0001D656583488AD63E635AACF8BF9C8805F57A88BB78372246856FD689655B70F72D +:20F80000A7EA5276D30B6EBF47F5684571379D482111F454D8B9B08D76C5737D5E6D05B516 +:20F820009785CDFBA076BCD938F0DE37F978B6E2EA21B7F6F165E13179CD9A8AC5BBD48C89 +:20F84000D45760055C5D624DC9EF971140C42514988F8C05513FB976B70F69962E6C33AE5C +:20F86000253A4D0FAA11BC47FAA147823E39C9A23D2CB7F97400C9C585145377DDF97D6494 +:20F88000D70CEB45024F056E3ABDC97989AC2749D125C9D89D72FE1B5C1A5091A1AE9A872D +:20F8A00025398507B86EC24BDC4F459BB1C61E5B110F00B415A7599C37FABAB074EEEE7749 +:20F8C000D465AA6EED2F407EB0FDC54A3DD81A5CD77CDE9F24E666FD3CCF112BDEA681FD30 +:20F8E000834F710A5D4DF593B38F0584302340A2985205034340618DF075BDB8AE1B25B1AD +:20F900002FBFFD66563B3EC193876FB4C231BE544766ABFB89BAFE353843BF78A5B1F0FE05 +:20F920006F056337280CA6E0C50F5DA433D5E297DFAB018B2501E3F12D9E32EC0EF1767DBE +:20F94000CA8050D6F105AE2BB838392178188E18A29B8ED781F802945F75A74D6BA0AD4F68 +:20F96000F5B59B135EFCDA6407805931BA113C0FB699C5CC2B5CFACBDF194C00279E1CDC43 +:20F9800007082922025812A5211878AF7F9D5D58498E732B601F90CBA6100FE815248627E9 +:20F9A0006EB8DAB1539CA0CC4BBB3CB8F9FF8030982EC324FF746E653DEE0669489DDEB990 +:20F9C00032BD53F69572B9CED782DC1244109DFDD999D92F5B4BED342260729D77E964A3F3 +:20F9E00012B5D097D207531BBA8AB47147B68778F9837E49553BD766F75600AB597606361A +:20FA00004B98841F0B3E68CA86688C61B88203426B3ECF8EECA9174D3F0BC9184970CAF5E9 +:20FA20005B4EFF3D6E2DD6B4A7C33E2158DADE4C9FA833FD8389D5A0044ED746C5137D5D7E +:20FA400034C7081FA577429D1221F18073EAF6B1B92AABB7EC6D1A12ED3BB9F354642668FD +:20FA6000BF5C7A2B9A1E8DA1D0E400BFEE3C6C24CEC0E0561DF46A895D0C1B81B8B4B4CCFA +:20FA800064BCDDF3A28B98FB5201B42AC9C169A32EA380319E66E6B015C7986A4F3EEBBCC1 +:20FAA0005EFDE8D7EB3C8DFAB8097BDC0BF372EAC68CD466E043401FF71BD96B553B1C39C3 +:20FAC000543E958D77DB4DB7494D8E45D707064EBD8894BF462254CCF97DDFF29037E4D09F +:20FAE000E8C6C7BBA7A64A126E3353DA8E98051D61E7E1FA6695233F0591A2209BBCB9D45B +:20FB000052A9D7E65912EDBA619D88C3073F655B7CEA2EA13C3EAEBEED954CE3CA1BBA0E53 +:20FB20009FDF55691E031BB37C24FEA4A6FAAD82F4A3BD86DE47AAC638428BF0AE5B46BD19 +:20FB4000339D9A3604C8E4E40FD62B50D72FA1BD673677BBD0FDE6C00B5354C66B87641F7E +:20FB600063205966C7F073CAC037C002F562B7E81496F05ACC2F16394CF7C7C11BF84896A6 +:20FB8000A88EE647376FFE74C91F9C7F2E2A7B42187915245386957668F7BC59DC2E8576AB +:20FBA000D68A2FD30AE3CA67663A65CD93C2C95847FBAF664A33BB6B998308335D7CEF77ED +:20FBC0003CF1FB90068050FCA2EA6A580F443EBE155F583D3CC4C7005BBD030C4E9E7A663B +:20FBE0001D7E4A877E2A636FD69BB840A6BB07ABCD475AEA8D76A102AE911AEF16485FF4AC +:20FC000013DC800262BBB4724CFB5DEC84CE775A8C6D094B7A88E6C23B619FC5F4A9D323F3 +:20FC20005C5CFF731B5D5EA79E553A928CAADB435C7AFE3E76ECDB436D899AEBF153B1C840 +:20FC4000E55062F013CE1ECDFD824E25A04FB19263E11302253B6A07811C90D3A1206C8E48 +:20FC6000BB5F608BD17CB9119B97A63DC62BB68DA27685F8D6799BC98285B5F51F8C7C807F +:20FC80005CF867C883B07310069943EA84DDB14DA64FEA19251A1A463FD5A9729C303F2C03 +:20FCA00086FDA4AE7365EB8FA4722C0C308ED385E0C8F32D74E44EDE24B317BD25CC253B71 +:20FCC0009ADC60AA341F310802B7C17A5038575A353FDD61147EA0EB0B0649EE1E884D924F +:20FCE0001E0CA9304FB493A3F10214A0428077C38305C52A51FB368B2AC42B0C1AC7363B2A +:20FD00007EA345D99D096DD3E6885AC43B4E5DBB71A42E28AE80ACB0F4B3BD43FF1EC038E0 +:20FD20009F7E49E04A23524DF3F395BEEFC39A5B7B2B0279B20918F21DD72356119B79B762 +:20FD4000630978C0A3A03CB00BE16400F385B9065AD3648D9E2C4CA619F6FB1F1B52B967B9 +:20FD6000996015299333F1BC4AC63D03CAC06CB78300090B73B3312E51F51D6544DC9B0538 +:20FD8000E674104AF081FE0870EC80B80BE677508F76378DEB4A674D82842238B0E4DECB9D +:20FDA000DC54585EADC19E0A5FBB15755D8DBCEFCC7BF8DA3BB02794B6997F8DB150FD00F6 +:20FDC00012060BB85F83626AAFE1100A9607C81B9282E0F9BF085CA7E4B8234B6F2A03B95A +:20FDE0000134912CA1E68DEDF0A0324D593330962B13EB7C6786988334881596A9CE1B7693 +:20FE000048FC02E8D9A89E55D89668AC2F17BB43BBA6B86B85526353B03B8F4FCB56174325 +:20FE20002EE3868E328664DA673C2C9E12B315195AC8ACF41AAC5C47748BF142C5808A4AD1 +:20FE40002E4D1E18DFA1FFADB351BCAB2910545F837E9DD931056273A5B92EC4DE33C8299A +:20FE60005E420D5D498E65BDC2D9D62F0AC6D143833A7E78ABF19980486638868C1E17F96D +:20FE8000FAF0C20C1F8490DE8AE86C16DF4647AA4D01CCA1EFBB7FD4E316E4EFD360A1A097 +:20FEA000A946DEB34FF16EFF231DC25B9782A345CA3F2F4D29F1C93695FB2D573BB0318366 +:20FEC000B56913B945CCA5135B51437B09B6523FE1D9E9150567D863598992B1BEF4402E11 +:20FEE000A9C762AC121A420CD394AB83F51C30486F1CFD49114AD1F1ADD7E75EDAE2E6D1C2 +:20FF00009368D388C9A469AD9AC25CADD57310906E075C08D8646A2BE3D35F7025D4B0EAF9 +:20FF20003E86A22C81A966C9BFD83E87E1446028E6956BFAC40BBEC30A81C02BEB4752C6DD +:20FF4000DFB752012CCCB33AC67BF19BA7915B741AC2E96210912EEB596B9635C75C66B056 +:20FF600024C9F6B75389156CF37554969992EF3150F13244DE3569B9DD23A74EAB88ED37B5 +:20FF80009001397442D4AD156BC7DDD4E3EFEC018D5CEE1C7D3DD96CC42B106BC719001B52 +:20FFA00099C0480DC525E2FC0159837C30F79E98066EA1B907C4143927B5549293EAD124FB +:20FFC000EDEFF2E565A8987DF04CA6EFD861B6253E78058CAC9D2CBDF3297F9C1B1BF6E9A2 +:20FFE000F23A2EB9B71FA50497058C0C81F15F672F4FC6ECD77C6F721C7E63AD2D2FAA628D +:020000040802F0 +:20000000BF7A399AB7227943BE2F4F296C616BD19F05A9F298A0FE791BB2C4585F92716236 +:200020004F0866DE1E9C617B45639B03B41192474268A0ACDC001CCD851D18F7261B2319C2 +:200040000D9BDF5F83421E23DF03B592277F937195AF13B01C4A73E34A4ACF058187DCBA18 +:20006000435FCA4F3DAA0A277041D19B8C49EA6ACFD20BCAD1BFFC91DD3AB225BAB9F5F787 +:200080006A9FD6D41599A9BC803F2E8A973936E57BE115C416751D57FA524792ADAE04ED93 +:2000A0004771CFD03DB35F250ACBEB1013D099CE8DDF43B8A7CA4F5E27F3E49EDD26A0E5B2 +:2000C00004A03EF8042BA5D4B81C82E68E909925A351B5E078994CB8EAAAE9E9D786A75628 +:2000E000AC757E4F3E89A45C32070B0B665344289E8B5C5FCD6409846213AB45CD1D649EE4 +:20010000F939CADE7DB370E3CCE33762531B205B85C7BCE3BDC34A4B410A51804D9CBF206D +:200120006FD22C36ED1412E3D35DFE3BF8D6A4CA76C98EB16FFD151EF4C5BE348ADDE1254C +:200140004C7D5AF1051A3E6F59DE168D2769C89458982B99FD12B8E30179AAAF8E8E83F930 +:20016000EB8FF2F51A251E35AF250747A9E80FB499F90EE62A06A5215D958DD39D9454F2D1 +:20018000A6130EF573FC9791FF2D527D50656CEC64F613BF5417316CE0B56DEA58BB145F5E +:2001A00006160AEE86F79BC4733D1E470870593F1C7F7C95E5492D8326CDF1F527922924C1 +:2001C000B87127F4639F7EEFF163967C983C68AD7EB93A10C493F5DE457309B69090C9C151 +:2001E0005A6EDA53E3E09614B25EFE7D5F8F75C23B8B74F15A49EC9B9A017491E914449C1B +:200200007BF860805A2BA295E4574068DBB3AAD253B0FABD18136BC9F23DF08E0E596F9BAB +:20022000C91D22A9D569342E7F727803DCFDA419BCE374F38A240FF4239EEB9E48DC71D401 +:200240002E0E55A972EF76697FC82990361A3290DFD529D1F6D5C9B80731978ED6FD943D17 +:200260007E045196FFF8795D01D54E7E25A9129AB7F16858F8C03445E04301896DDBF1B3FA +:2002800054F65A56DFB6ED30A3CE320215862C0EED82D0435B25C98D6EB54324CA4EB7A3E4 +:2002A0005F81F7D902B4BBD6EE24838E5A91C6CE464B6AF787899B5018C1F65319445C4B92 +:2002C00057035AB50FA0817A53A29F282309E9520A710B3F05D404796D7ECB949664597EB2 +:2002E000350A012317A567EE976D5302998C21D46B438C203F3DE8EEB6B85CEF93721F2569 +:2003000073DB34238CF60A9262B070DA667351F93FE05BD64A03D5BFB1D1B6356C0DBB8148 +:20032000841E249680C7954996CEF7E6452FF6FC7E569E0C4D1C319D1405784DAF6B43FEA7 +:20034000382C692A2D297D97A360B597EF9AAFAB869C6A0734468CD2C9D4869D049388556B +:200360002FCCF86189292D5557C0842840F5324862893650F681C7013A5882F34F20DE1A65 +:200380006857D171EB418DAF27F937443FAE32F037B80586EACA66A490282280982AEB48C3 +:2003A000CCBB98C6FF88FC3473C8CB50D2C31D84A089A9EA0ADA955CCC96D264991BD8441C +:2003C000A73C1D45530C2C5D9EC8AA6994100479CCC010613FE792E5163D17A0B5FD7D0083 +:2003E0004581E26EBED340EC2C15C95E44DA893330CC5288ABF80FC5C66E6E34C691CF8619 +:200400009327BA6FA0C807C99E52F1BED6C2E10AFAC3AA8EB914A814BD1F62CC686E112808 +:2004200049EC1845C27276DB9FF4FC401DEE9B154D681250C589D3404D15101D66DF5B2F45 +:2004400067B0D9D5F7917CB01F6F18F86A92162F54B761E7BD1AEF3EC019DCCD325EE0ED0E +:20046000B6E09CC5B9569A15B37F3027DF339A9CF7CE6F900E18B13F68F2A27A90C68DECD7 +:2004800036C3F9EA601B9B04C9147BCCF927275CABAFA30DE48094ED3A949151600DB7DA02 +:2004A000F5F89F37AB0E69F913601B470B55F69BE629B75D07DE9C976D1ADF9AE0207EE7F8 +:2004C00088B62B131B0702974A26C4E690C75D76809EB39AA1099C09AE52CE0F68487AD20E +:2004E000414954D8571502A7CD8B5619430FFBA702EE3EF2A388D7BF4166A6DCC7E701209D +:20050000AB7E9E65404328ED9BEFED4D207E5124087E9FAFA7203CEB828E124D6FADEA55B4 +:20052000C24AD799E55B319C6673423920F299E80C07FBECD7A14F9AE671941A325A7E8D54 +:20054000AC332B2B6FCE979EF5A1CBE078E1519F7E386DAA93FCEBEE6FC4784A3586348BC6 +:20056000E5B65EAEA8947835E2541A642C49F6AFBF9505B496F81F298B5EE3092C5A973018 +:2005800077B3F5E8CF02891FBF562C50B9CC3F61D4DA013D0AFFCE8844C41D0CDF0F9BD749 +:2005A00084FE2453C55A158C5E8939159B2F1030A2D45C2037DFD7EC93876C2558BE6FB494 +:2005C000CD50F6A8B266CB56605BC3BFAD351567A60A01876D3566C2EFCD85C96247A4D162 +:2005E0007359278FC1F8C9FB6C197CCA2AA306DC26FCC8D20D0F70B851E8017885897253FD +:200600006A06C2F3E9814FE3BDE514BE098481CDA885EDEF006A376BD8822309B10BFC4532 +:20062000615202FC6230D9592727B24EA6DFA13EB8219020FBAE322300E2100F671E5A43E9 +:20064000CB05B08353244EABF6BACE3CB9C9B6F52FC991E1FCB086054CD2AFDD92F3C9D7D0 +:20066000AAC4E37BD8C3B05A935D3E7FB0D37EADB61F45805052FF99ACEBBD42F0F05EFE08 +:2006800031F04B538F1BACC350E16144AD33BDC07F081CF761A5E6168A0F3264F2FBE4D2E1 +:2006A000C64B1FACA1466417A8D1A668BA1FCE2A9CFC06910BA76BCC242842EB1686E1FF97 +:2006C0003438F6EE03A6A090F323A551EE9D6A1B4A38E043F4F2D48D7F84538F30D2C8DE5C +:2006E000C0BEEBB09D634CD2DBC831427555D8472F5C88C8F43EF257CBDBF90CE7226D3419 +:20070000050BF73BEFDCCF995AB06BAE720461B9EEC63C9EA5D48EE6763ADEA1A2E0AB9743 +:20072000915DFE63D510868F55629971A869DC359A268DD64C0443574D44846A4C692B81A0 +:200740007B59D787B4704F7D787B0D9ED9AEA886231AD721E4406C1E13CCADE9AF5C04C8F5 +:2007600087B1A2486B56EE1985C4DCA5FED63F3630F1A05C1C4386779F0C5D5FCDF49D1C22 +:20078000DB2A361FB5469CA8A89E65B28667CF996204C3A54A726E85D5A3FDA349DDDA7BFE +:2007A0006AEB810577C9BD66E1C189FF64CDA78FDBA69B19BED8075EB0DC0A24E17112928A +:2007C0006B7D7C86163B8CB53395E6353D503BFCC2E40D1B59EFF7DBEEDDCA975215F6CDB8 +:2007E0009A93F4EDA23166A719C4208F48797A68978EBC470CC26759EB8293E06BFACE9281 +:200800002819B0C322856510E3D399C5840E1B70D6501376EFE75E21B22E185BC721EB9B12 +:20082000389A0147B9663FDCDEB4EF08AE9BB09DDB888C2979E84DA5A6A7BD124632B9BFCE +:200840006BF4CDFC31DEEB74F41FD61ADFFD4D29C885ABC73E3506B6DB92E037D8294E25C7 +:2008600016918C67AA3A466C8619F4D3D7DAA93DA2D0357F10698B2A83E0B4F9C62BA9A0AD +:20088000CD74583BE57BDF794B5F8B16E7E239527A521ACCB4FC665648A0193042407303E6 +:2008A0002B54C8517DA8A5EB8F83056D680E024387959BBE80570D3D89BDD0FDC8CBAD952E +:2008C0009E6662CF63122A135A7B20F10A2B59A52158D2AC1674DF960C7AE9503216C44B0C +:2008E000113B280537C7DCC8BB974D96C0DDA56FBF730B169945F8C6B5F39216B030C9907F +:20090000CC1E40E0DF9A77C66F394323EEA7E21A4F4601AF39DCEC58438B6DC9D1FFCF66D1 +:200920005BF6EA51C2698B8387392890C7D118DE3A592DE516A6F6EB4E5E3D850CE82FCF4A +:2009400086B62CD44438D008934CED4AF972B289122858D5CEF6A764423B8E7310B2EBEBFF +:20096000752B828E22F3AEA83235B5AD099E18771167B64B5D31B6167F362A36035D60A90C +:200980001C4CB67097561C3929FF37A8BFE9298E19BCB61C1244562B425960C8C724ED59AF +:2009A000B382E51A8D19CD517CBB6AACBA6FABF1D03946F0D0D27A710D24B874ACB390DD38 +:2009C0004AD45A9BD175FAC03F1862FD943C95EBA10AC7E1D40F7A31494979CFC53D4611EA +:2009E000A9D850BC84C21E1F6BC333B470178DB5BD8897E2582D957EB44FDC8CE82B1DCC4C +:200A000075EF3BDAE950A2EADADD9C0C7ED71036E9F2F3DCB8DEDFE0B62D7FD64821945812 +:200A200049B4167F954505F45E399444F5C940714313B380D6D7A0A21BFAC7F67C315C4DD3 +:200A4000733F319DE9507B240BEEA868644CE08916C21A290D99B479C2C3A8FADC777E6FC7 +:200A6000AA58020ED2BFC3A98AC3428D827149B80047BDD43225A2065FD0DFF4413A447847 +:200A80006234C76F7E12E4F9EBD33DB8459672003D4455F19921D32BDBB1816C026B3FA3D6 +:200AA000729D9A2DEF7C3CEBA53674326233C4CEADCBE85156DB0B43C4636B765C7C2D8F5A +:200AC00089C43202A01D0C575863D2671E680633170C086E7E28BF9FD143E95C7A21412FC1 +:200AE00092207D26A49F659662A0E2D279F7560E3435081D503B38560B9CE9D536CDB7E72C +:200B0000256D4C43F31FEFC3CBE55990BDAC8AE0D6605DD41C5667EEC0858C20BE78BC650E +:200B2000C207FCBC5B5BFC6851FFC4F91CAC58B2E452A34288621E6176BC8A9579B99C8513 +:200B4000744C10701A55EB324318DB3A3371B8715D3D4EED7C17F33724EE5BAF66C65764F7 +:200B6000C06DB500DBFEFE19DABDD8B2D964A035A571FBC7C1814628CAC1A714EB8E9F7B0F +:200B8000C94CBDB60AD51B290772961C08A70584F27753E7594B1EFDE8CA21D3B93ED9FC73 +:200BA000F34E9E7EB95C6DA7F95C136151C1FC75F3BE2443A39904862D35C28B3F28D4A7F4 +:200BC000F49D1C1F8E15C8A459B45C19777C4DFA1B03EB5A9D8289C32FA2E357D9CD732369 +:200BE0004B3D9038BB554E7352902F7AA08AA4EF539FF3F18C0E3D12B944763BE175BF43C7 +:200C0000BF39508BDBFF298E7E3109AFBC588B81299701C5C4E9291D5522127C537BA9E212 +:200C20001E3B65863D3A218E515EA0EA41FD133F04B84C9D437F919D892E0D4BA519C54119 +:200C4000DF98ED7A725E9173831CFE49CD975E126CC209579EA00FCFF413FD6420E88DFA87 +:200C60005D2522657534F916685446B33219D684BC08FF6BAB113CF48B0C6E6F76EBB72C87 +:200C8000C7383B761C0E4610E654D7B221FD71AAF18B62C72F8AA5FAB7EA2CE4AA6D8DA92D +:200CA000036FA9EC4EE7147E49CE057E046D9A33E9E9F5773BD7B008C915B58F3197F12388 +:200CC0007068DCCA62C53605D6C1DBA9EBE22DB9A25BD232E6E42E8F396ED98BAA7F15A2F3 +:200CE0005D4185783F35EC7B2A3D41F9281904378C3AC16593E2FF01B381D79B7E8BE5F27A +:200D0000561973B08534DC67FFF49020E93B2508A34536BB92A6344FB2704CDDA729828B95 +:200D2000590806BAA91418C303A2C6EDC43A75E3FAEEA9B14DACE0D70BC4C5E7E1FF0D16DC +:200D4000A3A90793E9E203BCBE06797D3B0564EB0C6C448CC2D4FD7A66CC289FA4942F9194 +:200D600041CC664D49F44E3362664721454094A4199FED4D7B92B344035BBDD46F8778E0D5 +:200D8000E0DCCCD66A6FCD50F7BB12F796D910E7E1037A9D8D435DABDA92A0113AC7866700 +:200DA000C5C90EDCB6A34824B52EE0304AD5FF854F6B80F36BF46BBD5B79608AD0F5B8CDA4 +:200DC00035B33B8D11E0AB6D4801E65C2D42019497989DC311E9AC62D14E08A73ED3F73C22 +:200DE000560D588DE399CE113F91F480EC4FDF577D3654142ED2095559A9EDE62F24EC4DC1 +:200E0000BF54020102E961A425E238C422D427BDB0520B42A7C5E85C144B8A08B9CA82D921 +:200E200030EE2DE35538D7AE4794823F59DFEEEC5D96979907AF2751D6B096F5C278D33E17 +:200E40006BA8BAFE1607D9CEB360096C2EE26F83973BE5D2E62C5B2E4594F3A5B4A4C94F74 +:200E600015FD0ACEE1845F9DF34C6AC4BC37E38F2508E4E52EA5E6EEDC5F635FA520184F8F +:200E80000C0A73F16308CEB3345BF802B0D614F0FA315E391307FB90841C242D9806358C22 +:200EA000938697472214C4A8B63E5021BF6C95AFE8FF9071B837E32AC0975620734B989826 +:200EC000BEE63A5FED0E742858C7836ACEF94D944A6B116B26CD664D88527E48A6CAE3EBD5 +:200EE000A6790B530E5957E0D1E9161F797B82F6882BF1FED353834351803AAD21925F34F0 +:200F000039C46EA608911A35D8415CF016C47613CE18B42368CAC822E3843DCC978076102A +:200F2000A4F78E860688B3B3DDBC71820E5525EF5A7C69DC33C8CE43DAE9C286E31C132B9C +:200F40002C678F179B807A07C9B63CCB65E9A1A46FFE299A0859DF96D14E2BCC91101D3990 +:200F60008CA32B5F952A9F2FA4DA947275BFB8F68ED1D6095C3CBD192879CD158754931D0B +:200F80002FE9257C77984FFCCED60D850AAC214C805EA554105EE21FBAD33C672CC5ED266B +:200FA00047E53207F32AE35292169912419FB306E27D46D0B67D2A266847662A298CA57687 +:200FC00016EB4849A1CE4C51FB7B1B96AD1276EE736A1E07898C6EFBF79630A6541F4B1D6B +:200FE0001A21C1F2781863D93BE92E7600FD400C7617DEF6E86AF010871D070595E7999816 +:20100000324AFD33831D2F87A82352DE2FD799F80DD1095B8BF24FAC847905EA4C02AE4159 +:20102000FEEAE444964415BFB2A9F2DC93B690B16ED4C6F507D227A070F9DCDD71BA84F0E1 +:20104000396659AC56338487B6340213677E7626C195EB648CE9A340F9E22497902F8806F8 +:20106000DFB1074B98CAD2B1BDEEDF9BFF828A3E4030F314A85842BE0FDDDE06037703EC8B +:201080001D8EE6CF556EB8DDA93B314204BCFCC9B2657DD4F1CD2039D5E1E8EE2EFB34D084 +:2010A00004D47AF58067F770340E2C4610B60A8CBA3654D62E4FA590A7D4B8167429A0DF5A +:2010C000187BF4C410AB769269EA0F2A62DC682CAFBF65B9CECA8832D8C5863C23820F3A79 +:2010E000A86948E5D010093BE96410822512E2FB9FA9D7DE3186B47D64D4C7D93E0C3481DF +:20110000C270156C38181F0E6817B403B2C4E4D1023901F3F8B8A9FAA2423489B22D001824 +:20112000D5396067DEF59B63D327CC22DB1A93BA05CD732CD6B138E9952DF590E678D294BB +:20114000B86B7A40F8BC454442A31ACD6382337BCA274F2F4C5BD816B6CB193BF53B93B9C1 +:20116000FFC0ECB958FF045C356FE765ABC46472FC2E713C965AFA01E39D6657FC859F30D0 +:20118000CE0ADC6D52DE37FF6755467FA592BF01AB2606CB062CC911C2FD381A5265842C2A +:2011A000375BCD97D5C7F044A22409B6DA9D477C3474436D5CF42D88AF2F28D6C89B75CACF +:2011C00047B3586A40BFAE1C436FEE6CDB6E296FF93C3613CAD33194DC29D2FF1A7445DF35 +:2011E0004D165C33D5050E87192805279BA0002F5A80A113F9A851A7552275F3EEFF6D8BCC +:20120000CD1E590F76FBE9342921D6A68528B4B29487CEDBF4F010C1243A0C5DEF59C47454 +:20122000EF8E07E914A45C386A0585A09CE9EA4C68951F4C3B6F95AE1454B98820B19F4CEC +:20124000E3A8E7F2959D1CCE87B84E90C39EBA2314B1D3728184ECEFD9DF53E676CB10ACDB +:20126000E7C8FF3267F5190F9B746B527EE37E09AAFC3719FECD73365E49AD25090AADAC07 +:20128000F2B6C6C4F1C6E053427AF4D03AF8A33FB5F8D80053DE61FCBC63ECE82F68472496 +:2012A00007E7BD84D425BCB5C853AD7CBE2E66DD6651287DBDFB20D3060AF41812E0ECED34 +:2012C0008DD5777F89265A41AEE64FBA7CAF0FDA73AF6B7D3D4A4C32F679F9DE108C3CBCD2 +:2012E0003E079A8E9F8F4785FBFBB1E00AADE857C68F88D72BBA31912FEEE5A72543E514A5 +:20130000954C68AB95B75F79D5E11815CCB9CAFF95E25B99366DD2011B177A96892C97997C +:2013200093FF9A9B649EB0971410FA7605E6FA8A7A424EC241ABBEB95F422070CA5390EDA0 +:20134000524B866B38BF9D9ADDFF7FB56B5A3943DD8EAC323F7C3EDE9C6BAA4F4ECA3B9C71 +:201360005318A81238FFA82A9C7E2DCD6673DB4AC498AB6816E480E09D598AEFF61E551C70 +:2013800021F52C638319CA0E66086E306731F009D79732E8B5498EE9B06F04AECC2C21911F +:2013A0005FB1FEF24844EDD0F9E32AB839B9AE5E8EB9A7830D289DC8EDB63223660DD3E9F6 +:2013C00073EB1CE42470275C0C8D49955CC10E0C7A9C555CEDB5A9DE456F3F45FCC4ECEC2A +:2013E0008270D58C49391F43133C1C0F80AD5C69DDBD743AA096D1E9A7C70ED47857343689 +:20140000F19C562AA4C9E3EDE2FB7DF95530612E81525523EE4C75EB828C58A0B33A88B605 +:20142000FF52AF5918AE426B0CB1C8F748E2C1BA3695B5DB13EDC4F0AC39C7866A6DFE4168 +:20144000E895F7641002D9B9DD5ED76EC895679D07E103F5FD43105CD6F6ADD705F4F790D3 +:20146000E88B4888ED53F9C86394628562A0CA383BD6723A23C6F6268FE8C4FFA5B99C6EE2 +:20148000A13957E0798CF5806ED391283714A51EC13EA6DF416DD62B8DEB9E23B2836E1B8F +:2014A0005B341EE3E26C3BE27D3D677AFC4E64EBCA9C44A038083D543CCBADD5DE30B7BED6 +:2014C000FF7782D3D8012E15221E903F46B37E543ED0264E9C4CA91CA039D7ECB2344BF45B +:2014E000686286CACFC1EDE14B305E017A8DAD1C41CFE0486F6085131102BEEA637F36292F +:201500007D35CCB459ABC0CBF7BE8E4F76A90FDC00562675313FE755A6B6FC9B6CC5D36773 +:20152000C5FF657EBDE038F5331D0983DE73DE445B3BEB048537F2B4E743A4A3E09FA987E4 +:20154000D28D96D78D0491FDB0CE017DC97C78F2AAAA5B68AED933F82576FBA7158E493BC8 +:20156000020A32EA78DB6659523837FD7437A481614DF6E5CF57D17C1E4CAED8F05BB3A910 +:20158000165C511C99A30EEE3600A2EBE47CD357C6FD2C2E23ED875D8A90D59C254D35A103 +:2015A000BA72366D0F8F4EDD3EBA44BC65D8272E6D38FDA43BB8BF6F091837059378EB4609 +:2015C00037E94F3766823DBBDBBCB9A18B7C35A4955580E05443AF5B45F59A89BC3F689B6E +:2015E00001D934FEBC8A6BA599784ADAAB2E4075FA426D5DF2E596AD7578145EDFF9C03B74 +:20160000E4A7221DE9D57C23AC5EAB3A6153F09064FED32CE4A375FEE155CDA33738167189 +:201620006852F768041B2DB1177A8129F88B36270BC247ED78C16C072F5148888A9CAE8325 +:20164000CF418DB2CC0664465C094A732BFF233EB61A620DBC22A6C9A4A8329BAE6082FFDE +:20166000D9C3D233DABBC2A35EFF6F326BC06253ED47B9AB11AE8F0D3798139D50D80E9EAB +:201680008CE313CFB2212B7FB6163A3EDDC190BCDA2E2396710070A5B6C38BA2611757464C +:2016A0006487C63FE908B7FEBA9E9B2985281BF86BC5B73FD6CD72300E30217D67697FF929 +:2016C000888F14DC3327A717657CA43280CC94562409B5A7AFF32F2AE15D1A2BB382782C1E +:2016E00049151926CEA8A834DA58706D87C6EA8BD6A82955BACBF6324A73AA006FBB7D86ED +:201700003ECC2D88218639851C5BF21A9E9F936DD1902255FF897E069FB897CA76358FE22D +:20172000D0BA57C99D18A792EDD7AD84D9272A01F151D729910FC9C3D5A71AA9B629CB6436 +:201740006A3A5CD937BDBD70BF1E525812A88F62FDECA19ABEB0CE3BB06091A4620A4D05BF +:20176000BB666C0013E5DA3DB2B0980553A0149AD5B9D70C23C657791CA221B206E7629192 +:201780006C0FC7BD61C9C8DAE4D0C4A463EB4EDA12373F2ABBA42DEDEA9ECFEB9C74F8FB7C +:2017A00071EBD1C3667FB95F24FD999DA5DF0BE6664EFFE07A06844283EEF38800F4BC4CAF +:2017C0001B150BCD48306D5567CDEF4FEB60BF6A3F3875573DB487FFCA9683038C2EC71EA2 +:2017E0001028FDA691CE132FCEBA08EDB9AC252B04A11383A92383DDE1C55017435488396F +:201800008B329A08B455AD0562B6ACB1372EDA3CAB0F39EB5775C4B4B211030EA7B4A328A2 +:20182000F8AACD84847D05BBBE63A56B375A5576C1BF880854D2F9BB32100726FACFF7C985 +:201840004FC0AEAA97D5727437838E214264E989B18EF6D36BDC1DC8F3368C1ADF54E27EB8 +:2018600016806536D523DCE0EC03339163439596153687873119F91EDC2404A3391628F730 +:201880008636F479FC58F0774D1380E42D4499740E52FA79F6492C10F681AA86BD914C197A +:2018A00075EB1C8CE2F3F3AEA403B34F2644B1D337C502DC93AC8A166D44DE6BEA43408172 +:2018C000BB59A617E40715E60084224E5BF4B9C4EADE49C4E090C05F9CA33D50E552C375F2 +:2018E0009C5DAEB7D6EEF634293A591D37051FD6E641C9510E0D6E6F87FFEFD10F1CCACE50 +:20190000D0345F6E035E4A268B4BAD51C717C1469B2FE1A5BF214358D6852BE33820FEB82A +:201920004B85FBF3AD848093F28F3D9F16280A00CD1CA540FAE77E7FFECA16EF0D1D904885 +:201940009E22D9B7CB38413C1A4CA90C2C57828B360B4D0E51A682846144F8194FFC12C997 +:20196000009EFE0A9E160CD5908813C76B61BF536D0E1F5C432A3FFA4E9C44B21B4795EEFB +:20198000EC266665B417088A6BD03ECAE7FB284336A50CDF31692BFDC3529D63FCE1FDDD29 +:2019A000D2874D9A9B637841FD5BF382A5E75D80F3F53A5472FA2783FFCA173262734354F0 +:2019C000388FBC1CE0B17FAB59CB8BBCC3B79160F9DAD37A2379BB77041D0EF9DBAA4E07E7 +:2019E000B3BC217DB698BADFF656C05C0E460352728D75984E7222360A787E7D01E14F6FA1 +:201A0000EFEE62EB8A2864079DCA88C42E03B1FACCCEF0399E6B995B29A505A50136D30DA1 +:201A2000F34A1EDAEED2843FAABBFA597E53E1A2B403EC0FCC94C68364B03D7F0DAA188365 +:201A40008301969127495FB7E7FB59348DFDB6AAEE21760EBDE8D1B882ADC3B38116AF0A46 +:201A60008B3C864CE230D47460EF0E5D6C348E2CB32ACA5F26A17F39A61F9B3C0C7D41ADC7 +:201A80003802C50B338CEAA232B782266C817EAD3FBF0DACB5766B95313865325F12676727 +:201AA00067C75EF89971104AA7FC7AF1EDCA825284A5FA61DEA17DB5DC58001220CBCA88ED +:201AC000BBCCC5043F796EF0854D3C5C7FDC192A535299BF40D2B221B5D31AB6033215B55F +:201AE000300E15C6D290451D9233111E5F992C05A763B6ADCE20FF9875E8F41F49573FE1CA +:201B00004FB0E6F14C84F5E6713D26BFFDF8E14E0F4E22CE06030B55BC098B232E7C074D66 +:201B20009F470FB935B428A3CEB3C45360167177091BB3EF23443EB56C01FAB4C24DD0CF64 +:201B400010277B03872028EFE3CAF12F73DAD7C024D015D78FF9510F1567EF7A9FF7436873 +:201B600080A55C7E5B6A0052220D4D75A2E555736762AABDA2FC5B001E035BCCCB12A3DA44 +:201B8000829EC758C136B63E7A4397667ADE08FC05EBB943E0DF456E8C3F7516CFCA261979 +:201BA0000EB14C4B6E494AC459898CCBDDE108803CAA054557BDA353D4CC69337830640603 +:201BC00064CF5AD55488F90694AA885D4207995AD4D17B49F5A67E7230C786A075C312C747 +:201BE0006B8B037A66CB6D883260311D8DA41F0F47F54373790953D6DE7F7516AD6F79BB38 +:201C00005307CF0D7A306E565C65354524A5642DBE3460CC104CAD7A109E04AF82A65B50B6 +:201C2000A4192187C71EF534ABDAEEB6C32A9BDBAE1F395D7330ECC80017FC1D25DAA01A02 +:201C4000B06CB443C4A6C0D931DBC3572CAA647E933A259B484ACED619392B47439AB84430 +:201C6000F4A14700EED4994090A7D507B7EE790DA39DBD67FBE28CD02EE6A851E4AD23ED64 +:201C8000B919EB30EF44E36075B7CCFF8FF23BB0E12653CF84C836B9C317D5BF9B83B4B525 +:201CA00021E71B04B4DFC425C6DEA9C0C66FCEDE063A9477E1D7E7B510369C0E2EDB6B7F11 +:201CC000A893B40A430AF3C9C9816C5737304BB060A5E46B5054E27D2E26EADA9443AC8021 +:201CE0001B4ACAD99060DEC745265BC016ADDCB8CB2FFD16BEB30108CEF352EAD6E6A2F890 +:201D000036CB05D5E86E982821826B9CA8269D1ADB5E58D7E725824DA333707EDD2D9856A4 +:201D20009A0B42627E582C99E9BBB507EF493FEB35D02EAA8EEE9BDBCC6D57AF85BB7543F7 +:201D40005D93061C8738223268A8F5F693BA227A8729E4024483A6032D1EB7AE6C7C6AA6CC +:201D6000DBF13F879A39B60CCB3DECDAF77B635E270210E61EEB8A3F52CED948530F23EC98 +:201D8000ADDC7F41CD7B1819324AE51C20DC6A846BB2343D289CA3A1197B349933800DD98A +:201DA0001000D0561B69DE857542E46DA6C8080049DFD3AA2ABF719B7C94FFA70486F0F2CC +:201DC0002A67611A3EF51B40FAE1D46900E1DD8BD36107DD43EE5EBDD84F7CE01E2DAA2DFF +:201DE0007226071EDD13630FABD23AEACA87EC21E1788A895C1CDFA09319F21F99850FE593 +:201E0000B701094FC92DC1905793DE59FB790CB2053FD0D84CB2913B9CC2C2304456C22C8A +:201E2000DDBDE8D7E288BBE0351DC63C4FFD7DF7C011EBAFCA3210881888599BCDE73AE0CF +:201E400093F3365576398911BDC54C74B4782BF506FB811654E3F87C718023F8BA5E80278C +:201E60007525FBCFB1A3C346EDE7BB1D116D5BEC24F31AB89EBD9613B702A2135F424B5396 +:201E8000AD7301A0EE8935AEA2CF891164590727C21C00C6CA18F31503F42B20450EDF0F20 +:201EA0003D35F5335C4DF9D6DB11521008FF2DAB240DAB6ADD540D88E62386713946B1E9BE +:201EC0001A23FE4ECC31E37BCC4C36FFA8D7762712D0F01FE2F34BB5905520E269904C6D56 +:201EE00038D2D09A8131403AF68B02D751B8DC1A777A1CFF8AE963D6ACD9316C9BFCC015A3 +:201F0000DD21B7A57CC039EA6712A064D12A137FCB87836598997A0AC7A4F96DB3F8BE13C2 +:201F20000583534C089C715A621F9EA2D2EC916D3B17CB0517CBAD2DBC29ABF65F8A0F052D +:201F4000222FD3472A52B60856604BF30AB11847E0BBFFDC07711C72400C8BE4C120208412 +:201F600052AFE2EBD08237B0133547562B8D2D10D01BC3724D498BA19B0B18A985B2B4F953 +:201F800026E75117845F2672E8BFFDBF085FDC07BFE23C96255EB1EF6FFD67EB37F34B5388 +:201FA0007C4A43422F0177CD5746C85AD3A4E35615D9375E418D3F89BC13EF97B8E41E9F2C +:201FC000750E6C4E5F95BDF83858201186F42C5314A39970FED55FA615BDEE685E2B0D37D4 +:201FE00046A9DCE43936B842915686BAFA73B6CD779EC496164C0DAD2037C45194192D04DD +:2020000080938736CB2306C5D428927F4A263C56413E2EBCD9931FC007733E818E3A7355AB +:2020200029A1C812A81353448686A7E57D64B2A525E686DCF6CFA47AAAF26F7A90E6F0D6C9 +:202040008583295DB4DED014B69697B0680DF99831B2CD20DA9AE8FD007B4CC8B899BBE23D +:2020600063FF54AC65E8E8FC03976D050E1522E6A4A9A15A8EB5C58168CB687E89836889AF +:20208000B6604DA8C52CEF5729780800214A8CE488197398F6DF18F4F2507AE0D9569F186B +:2020A0006407C41F8B397A953443AA6F8BF006D6904E00E3C81611BA5F0AEBEDA237A36A87 +:2020C0005296A4456B25E2CEA70743DF1C9239176CA1AC2DE34D9BB3510267F2BF66F35B9E +:2020E000B7B32A41A6D6E709835B8C8D13463AB5B6EE69AD6E60A13D4A3CF51FA1529D9F31 +:20210000BB014877B610044F5CF62B2FA092F7A68E15CA5304C4F8B5B85E0A97E8099671CC +:20212000F6CB121D7471B5AD33522D56A7ABBF6A5D7EB4E1AEAD70A29FBFD4F9E871737F92 +:20214000AF78DA85D06FB47C239C820218C92AA81FC51F8209D98F95C699CBD7D9B398CC18 +:20216000124851B0C163D9893A0C66D80FC31B6EA771C45F28B7FDA8825FD8B8738E468B9D +:20218000A1F79853EE1C356DCF7794FF0ECFFE69D556AB08F0804D56D4412BE8047BBA950C +:2021A000D8235889CE14FA5FDC36EF6AF6BF4A67A35D6C49281A5C394D595AB58B2B1162CD +:2021C000D003AAC5EDD9B59F3223C9927D9FD9D570C9744D811C30ED2B36B1F15918169853 +:2021E0001A81A548D1EB8C865926676F0ADF3AC6052C5E3BF46CFD99D5A4084D4BE68C16EA +:20220000E40E319A7736F07D460691D139CF2FCB909DA7F34ECE74E92C79347C4814F22D27 +:202220006DFCD262E4338F04095E01EAB928793C0ABAC305389DE275898DA1B2B7F2565FF0 +:202240004193B142BBE80DE2CCAFC68BA8AC30D39112264C2CBE8387533D96DED6DB2C8395 +:202260007BE85F503068AE286B5A13D5D21686A2A5E01916057876459935EFCBAD82DE722E +:20228000613A114D2E47A80088E728C512EEE4D22534721056FACE8667C19CEA14CB0323E4 +:2022A00093B88CA9DEB4C3071102E23EBD5C86DBCE4122B2246155A893E47A9132E456C57D +:2022C00031D330BD018D24317A945B5129BE793D4D6E2095001C553E8F7D981CFB58F4EDC0 +:2022E000B1A780324F6175B553DCB6B0FF8CDCB3C2361DF102EC23B5F5FC5A933FF95BA767 +:20230000314C951B1C73422E122AF89983142FB732EF3538946F7CA7C482D70A814F19582B +:20232000B829255619F4DD811D067BE9F90157D1BAC5C03902B9C71364A8C10410E16B46AD +:20234000FFD50DE38DB4A76F9AA33A1F846E66A8B53A8CF1EA524159C3D808FD8FB5BFDC0B +:2023600054E6E42CA4F01DCB5589AA71B01A271BE9E03FEF23CC138E86DECEE4539632E3F7 +:202380003AA68527F76CB90004831FDB194F122782D8F8B556DA5221F4105F35CD0943EA2E +:2023A000B9AF3D9228C50274C97AA62EB255F5F2C9FC23D4E26FD729C02C54878854B9779E +:2023C00006E8DD2AB5F2B11E4C60F9015E646214A8F27014230743DF59499D4607D2C20822 +:2023E00045582B5A2E943B657994CE746B63329EF44240DB091D8F913285C86DAAC9AF4483 +:20240000513F8565836A61AF75EFDEB2912C481BA4AF4F03AABEC4A05D76661D08258C02AF +:20242000BD4DCE7E8F27BD7E9EE1E8C3A22A24BC2621E4BDCC371F55CD101E9C353D1812ED +:20244000A986BEDE7E212CB621DBADBCD50014BA5CEAB654FBF2788A8AA6F22B6803FE49EA +:20246000B6A6EB4E43460310DEA6C8A54BD713F48B0BE555BFC84B7E17083C57B640CABBC4 +:202480006FCD7336AF5A453668D7133A65E02BB032F530538410610388D2E097D3D96C6C30 +:2024A00025178588E51CF37F7B0BFB570CD940131776FA5E653BADA1A523ACB0AE95475E71 +:2024C0003E7CCB6B66205E7365C0343B764BFACF04750E72A8B0D939B8644F451232863783 +:2024E00092559CD8B5BDE8972EB131228FBB949EDD14E931A937B39AD0B0C96E968E8DA59D +:202500002A016029EF6249F050F6A4DBEBEBF0A12B376A93DF77F4AEFC282F6DAFCD6D61F0 +:20252000DC864AB9FD6700BD90B9A0E61BC4B67505BB7D1C728BC9EC02D37327DE99578F65 +:2025400088C4337644E18E13D3C8A80187F16FCD431B92E7CA5FF39C44DE7D96D2B4DDC6DB +:20256000F02587C1339AFCFAF8FFBD200EA589CC144F1BA5AA556CE0F8A3FAE556D0BE5F34 +:20258000E787E8B3AD09646FBCAE9DC020F5378D1B66A7A5C137D64CA39D130CBC5938C1B5 +:2025A000140FDA1C192A88012594EFB0AEA7B5635B979FB60B0061BA1644583C050D60881C +:2025C000B9CF9D7B86B75FC9D85DEC05DFD128A5486CD96A5EE7432B28DC6A8F7B6CC1CB39 +:2025E000426E8AD67B5E6C73B28CFFA2ECF7287CEC632032833CF7B626D4C9D4FC90EB7C16 +:20260000C14B02BF605703DCC5B03A13AD9BB16392434328CB084CDB4BFBBE43342E1C0337 +:20262000CF98E767BD779724C23826C7E2984E526B602450D16D214C403B2D582574798E6B +:20264000818364E4FA26F067F65344C8970F99E20210F6DC3235DB10B619009EDEACA2B4BE +:20266000340250681AEC6D8823FE36EEAF97E7B6BB9D6FDFD08264D03A6C614AA42E82E890 +:20268000FCA4C96923B0805C2CCD14EF038F962C98FDC346DA788D43B242A45940A22D7F2A +:2026A0007F90186A2B7E4BDC896E02D89B368BE7A541A6B729B568079650622AAA9A79F9ED +:2026C0005034335ECE229EF6E4989D5AE70AE9AC55AB11A8B8042E0A8B9BF26AD5AB9459CC +:2026E000826D4C9F17191E6BFFA87B63D64B466AB391307B0C2938E6C035D821D1F8D5051E +:20270000CFE2B3148D5F318E8914269E6555C613CDAEA7A489898251601D22CBC5FBE61ACD +:202720005F7A95EDA9B00C2BD881FFDF86213FEE66FB14647C274F5032270FBE82BE9A91F7 +:20274000941D73A9207ABD677BCC8DE0296B82EB701066E8CFBB40412D8049639D92D858A8 +:20276000ECCF8D3161F052096649BAC69615D5B948587A7B662B56E14426FCECF8C6061F3A +:20278000260705563CA2275E82B3ADD10E1B463FA6000611B33B82F3DA2128E8BFD25AF8DF +:2027A000E9B24CEF641CAF4A358F4B3A7F9DFC5B8496EEA5075D561197202F9DEE43FC24C2 +:2027C000B8DF097D410E171621B4407F6BFDE83851783BC9767D4E303E1D0E75DE4A37FFCA +:2027E00010032287DB0F93615191761CB34DF0F2F580CFE592FC50AD50CF0A072C9EB1AAE0 +:202800005053BE90831C31053D720B11B56523458555B1A7A5D0DF1490FD8C6824CF142B58 +:20282000C37A01B9231757FAEECAD11654D0DE097C6B08B75C2B425D52439126270875E9C7 +:20284000B5588E1E9F91EDB573630B1F77AD1D62FC9130AE98082E59E428C47196037979EC +:20286000604709092D7D8D0CF6AF1955214F9A85523119D73398E9B5640860A2A1F4A057E4 +:20288000AC5459B924F31780F29C4826B41957A7E1815FCB6ABFB30908F108C543B8E63366 +:2028A000123F205BAF95DB505D414447EC6948FD89750FDE796F0C721047A6A179641E969A +:2028C000A5512C85D70277542413B55CD1908FCF49E970F45C4A798FF2ED2E1A5FB4464F93 +:2028E000E1B1D626AADF372E7963933A50EA819530E12610BE6B25D362D1ECCCFB4E7880CF +:202900006BFD51E7FE330A5D98C416AACD51B542B6CC2D28EE976554043FC2DC0FFA18B87F +:2029200031180CDB2A3A6468AEDBD428142A1E78F6A41D0E7565B4860D3ECC65A5B6B9D69F +:20294000868C63CAD6BC031DC6956ADE570BE9E526E1529BC5E8DAC2DAAEFEC18C94B50B4F +:202960009B27C0D134C81DD6AEDE75225FEFA74EC4DC8280DEAED28E34EC1AF1C388E8596A +:2029800009E99661F2F5CD178FD7D00A4226829DAEFFECBF79C137DC40811B8AD9C1A787E9 +:2029A000129BFAAF3147192CAB64BACEC08574E4032C8BB158F5968F360607B353D3CCFC0F +:2029C000207B59ADC18F051CB9E1D443A0D3B7F39299B0D1398156A5D057079B08CD23D81D +:2029E000B5CA8C78D88E2C541A13D3665E57AA9825F48940C80DBD1D98A2EF151157C9D73A +:202A000090F6E3432881DD3C97EF9653E1C835E31EC4C19A0CE26868CA1F20725BD08BBB31 +:202A2000A5F574225317D62762CCCFB82D72F55B4868934302E2A717CCE669D15E89896473 +:202A4000DD4BCE5C4AF9768D4F34C6B28A758CC05B5BB255AC3024E37E9877A4DBCF2A00F3 +:202A6000391A54E28DA4693FC5FA67FA04764CC691E129F256B1A6217388A12E67CF7978FC +:202A8000E00C5670E8F014E6F15664DA721C3FA184741BDAB551B08B2208AAB1553A3BA1A1 +:202AA0001A43E4D9A9ED00BDFB772CC327EA4C6FC185248364A93C591088F5EE2289B07B9C +:202AC000B979EB4F636421DD5007518960B5A128B8634ACA48F83EE05DFCE17D6CC2052F10 +:202AE0001AE776E202AD7B58EF521D0B84560BC67DF387771048283D708ABC81EFD499F336 +:202B00004FB9B8783EE69CE70373A2BEEDA037EA19415F6674AFE8332E002FAE4E507015C7 +:202B20001EFC8F37832C354DC67F4816D38388F63AC731DE39386CC50F97E9B88089D754E0 +:202B4000E6092AA2C13D6C1A19C9E9CB9141AD44D0B20F796E898C0720FAE200B00299A260 +:202B600080CCADEE2CD190647DF4C330D1EC1050273037BC505A99BA84CAEE2D15559E4AFA +:202B8000A347E862E06A03BD74CEB672AA837DBDDDA32899CC9C02C6DBED1AACCA13255BCA +:202BA0000D16D955E301FB5E6B6688D1B0E024FBDD03F82712AA8C38785AC65E11FF4DA23A +:202BC000C0F3C23EA245A6A4A403FA4C5B5D1B768704AAD5410160BAC07814FDFD125F15A9 +:202BE000DFDE5F9D7E4567F59D6ACF39A80ABAD4EAD16B55B6649F8212407EDF2FA50FA5C1 +:202C0000D997F93515E433B4830B07319F374C23339C70898F4EBEA1B78A58EB5F99CF409C +:202C2000D4AF2C00F161426E010F7D47B29B37185D5833312C9C93FD42EE4ECDEE988DE3C1 +:202C40000E1F38D21BDB8F175A53C6E743130CB7B2464668773BFE09846DBD253763E30679 +:202C6000F94D976DA97D46FF01527B79F493821BD8A5BA7333A1E35A7A596A99DF398933CF +:202C8000694EB63A3BA7C0EF18C0CE96F10CD275992700994973712C9D1FB7A7108ADF0136 +:202CA000729367B81DAE7F6F532344100E6694D8A57CADF8B710B7D538FCC55225503ACAB0 +:202CC0007F8EB15941B6B8C283666E6107813863CE615FBF69C7B10FF3EADDFE7458A1DD52 +:202CE0003E65574CCC388B08C28B9DF7484F0A5C34B4BB2457C79E5B6D312B51DFC9E7C4CE +:202D000071B24DBFBC4C87CCE646116DB23FD82A0D7CDC95E65DA3578A8D293248316B15EA +:202D200008E6872A51FB3861418B4AA79B734A58864A53AD5FE8625A5508042456EE517144 +:202D4000603FAAE170616501D2ED841C21DAA588CFD298E6030BBAD9CB830B082FA85781BB +:202D6000B8A9A61BF28BEA5BFDEB3F50B25408354C3E9A9C16A7732FE7E75F4146465BD46D +:202D8000EED92BA71DEB9A9E3EB7430210ECEEB1B4FAD52AA70AC7521E21458ADF0B527450 +:202DA0004C08A3381A529119505C9F070F510836206437AC819938C57A60A9034D7D1DAC47 +:202DC00093B31D30AAF419788DC06EC8BCC900FFD16D143F823D06B914E7E5346DD23CA6E6 +:202DE000927DC23EC2C243A183A6C1F8E8D1CFDC96B45F4EC91B1D95C13C43F61391809F90 +:202E0000B228C0C3CC779AD35BD02D8B0040E48EBD6D729DDB0B37D5CBE89407992FAC56CD +:202E2000A4BD068753AA4C37AABD260DC6D925FE006EFD4EB08D33B11EE20EA4D8A674D674 +:202E40006182DDB07E34C4CA132EAEB15326275575004A4F533987A4E370025DFBE7D90FEC +:202E600082ACA48DA862B5AE50B93D1B6FA7E200161A1AA8A1234941786F9C43F9261BC726 +:202E8000865A94D03D77D9F646C6E803F01B8FB31EABA8289E4AF4615A437552A8D91F2429 +:202EA000095AA8E4339FFC822970C3589F0E002820FE323D58B95E6BF7463600A0451F99D3 +:202EC0000C3974F0C10CB7666EDBB08B1535BC30FCC0349D12F48C83E1CD2433928020CB01 +:202EE0008440C3C5D74C7BA2F37F7CCE634A8B37CA1933C7963943BC9EF3647BA54356A51D +:202F0000C69A9EC329851C467DC7054A740AAE0F7304ADE8EF41B226C03A8CEE86CB7AECD3 +:202F200080F58BBE5209967D07D588E40CF3B72440B05D40302EE3488AAA2B2CCE572EA7A8 +:202F4000C91CB620A8DFBF2A5A3565A4AB3EB2FC6B7AC56F2185BE6D4D5DCE42BD23700E15 +:202F6000C33FD0DACCD972F4996746ADF7914897A92B17E9662484D8CC2E5A83C73CCD35AA +:202F8000F083A4113DF7C41C4D0181EB583B07C9498F5DAE79EB6D78AA61EA635B8F60B852 +:202FA000C9F17724AD465E6DB2F3622B6DA2F86CB6532D66D5BD1563CA6C177B5D75F756CC +:202FC0002FEFF4994C966B6908BCB73F5ECBB6A03528975CC44497EDD07FCA1F221060F5BC +:202FE0000499F80374F3ED90C74282C2B30AEE1D66891563EBB6AEC5BC18CBE05681CE6D34 +:20300000FC256D31282E963D899ED2EF499D8C34A0AEE6CB0EF82386CE71F235061ECA44F4 +:20302000FD26675AE272279827EF89A44876486CE54C13B9FAB25326C20A45BC1AE1EE0A02 +:20304000D7FCDE389265C106B4F95A394BB9C98DD1CF6311A5177C09B039AAEA1B0574B217 +:203060004F80874AECAF71D27C8A94A1F876CF68473A0186004A8D4C61C70F3F5C0E91BC9A +:203080004E615C5847F18035FEC871BD1C08D9DCDE8D84447CD54658848C8FF53E7E3B4323 +:2030A00084EC085D33CC1B7FBE78EAA6F3CB186BBD6A2C87F113DCCF86320E7183D49F43A2 +:2030C0007E1631964C88CDB46EF0C04B7E4A8E3D88D6D77365736794747E27ECB4AA1B0546 +:2030E000F7B06375516A6F95483AD61459248BF80B7F89B28A0F64FAB776294BB141BDE436 +:20310000152F96946A99201FA6BCDE349A889E54F67FD14251FD0C7CF5837239DC423E8B0F +:203120005AA3FE5439E9B030CCBA2C35EE48339BDD26AFD6F8DC0079B3947908D8E0B0DC72 +:20314000AC90FBEAC06E5DDA14A2C07F0A639BA939E3CEA5E2904E05AB2DEEA6BFACD759E8 +:20316000AE44D3E530C1F1C6E5F36D4AFD6AC3961C297AAE3A8CF48BB35CB3D79439758998 +:20318000D366D6CD9CAB23C85A064325FA0A0405BECAB4FB48881C26B55986BA86C7F53241 +:2031A00019DE594883B25E1EADACB72B9ED71C8E46456CC91AF92FD0104F6AA87C8C9CFB8A +:2031C000D304812C9B426D59AAA2DC5AF6830EE124BDD85995EF6B5892FF10B83E9D50EC15 +:2031E00072313A6B14C7EFB037134AEA7E7AC0FA3E89776CECE3F4465EA54DDBD97DC8B928 +:20320000D6F0B09BF7C51366E4DD81EFA78DD21A5CD4E53FE228C6B93168119E3D35B1BE11 +:203220006AF61E5FC9281FD84EAF38E59834E63DF01FD89484542273D8DA03A870C1D17306 +:20324000278B3F312425274A25F6140B52E856103484ACECAECF4F0B035E8ACB1020F2EDCC +:20326000107F771663BE70E5FE0BEC1D8042F9DE546567D9299DDD18166F0F956EFCBABE52 +:2032800066BD5D63427D1AA4AFCE0657C884DE277584C1589EBFE07D73622B4E8A2588F75B +:2032A000A967DE12751F2C936029B1D1DE258B9AB044569F6561E13C494E105E4782B82C0A +:2032C0002A9026827831D791D004ECBED1826356915951D9730BAD4C4EFAC40C891CB330C6 +:2032E0003BAA4BFE399B9AF6A8BB9FB437FF2FA22D0D3B6102B0F5889154B0D08C044963D9 +:2033000016FD43B7F370D0A739758D00A7DA40FAF9589E4950CF4C01D3039AEFD64DC9A839 +:203320003F1CD1AAC1DE159C4E47865078A5F694B97641F3E38C455B4B69DE7FB87F6B2E02 +:2033400041335B42DD15A81EF01C47B595AED29A1762702EE9DE0D62843A41FA42139D7C39 +:203360000C4B822DEEF2A65ACE79991DDBD7601FB15B9A3AD22E01F0B1907DEFFB1A11ABEA +:20338000A77BD96331FF814C3D9C7D12A27E0FCF2C0FE770F7DF3897BDE7D739D594AFBAAF +:2033A00017BA4CA12A023C518C7249A4DAD5E4A1167D8DD5559FCC1A23AE9323591CC504E3 +:2033C00099C84A379A3A066AA60DE46E33D02F59CA456B5B9B54CF67EEC3DEF5A5084A447E +:2033E0001FF6F23DA7B669D74BD0621DA5D0CECEFE5229C2DE60F1EA3C119753AA4AC77E7D +:20340000B95A3BE4CBC4DFA157256FD88CF882F918DABFCB1B3B166CCCAD61539104B3815F +:2034200091CBB81270390AAA04D6093CF56CB181D4E3A022FF5D91EDBDC8FE8609655FD45A +:203440004287F1FAF80F2AEB86A06F483262BC307A7B3663926060822944B4623129F84CBC +:203460004F3A388C0F8944F58C3E3285A27924DE1053270131355415E542211B2DC19255FE +:203480007D7C5EA6AC77E4E49374FC9CE435C7938F2B0085D83C09F635DD1F48E4645327A5 +:2034A00005D866063817896BFF42C3A3B60340D16A8336601DAD500C014190C102ACFA1813 +:2034C00018C40726F6ED6F5D570F6860A9281782631FA5619633E166CB0CB5A1EF0C8990C3 +:2034E000805027BEF0247C8E042100FB0E6AA3584CD10C3E2F1B96394778922E48840AD9B8 +:203500007701F34556CFEFD00D7A14434190767E6E9FDCB57BC3CE3FDDCD40416EC6A32A5F +:2035200008769500499A04F14F7EC5BF4A5DEFCA59E4FD68A367E72D7B76556FCB76928621 +:20354000F76DAC34A5914D1F29245474AC802AC7E30708A53767118245EA3E1AEADEFF3805 +:2035600051B84C4544548F863F33400777B8E74D2B401BC85CDC28B7C9409357DB10863FE0 +:2035800063A11F1921880F449BE7C2DD0FCB91640A4B155F2B19425AE49AF0D33C8286DAFB +:2035A0007E55296E8B8F372B97C3B803DF1350B55C10AEA597175E931E361635AAC2B657A3 +:2035C000897DEE5E8D69564089F445C2CDF90805223B2D4CBDA6B7966C3ECDA2C78ABCA466 +:2035E0001BD8F60CA0C09D6382F24E5578ED295EBEC0E325526FC23EBE5B2BE8749AFDA74E +:203600002786EA81F51C297FB103C3B3AADC4DDF4C8DB9BBB2DEEC22E4FEC4B3E4516BD247 +:20362000F41DC56F2A441FDE21B6C8331CDD1761E5BC2A75B3E896D2211A76A9E3550D496C +:2036400001850C570FF4168E6DCBC8365CB33D57AF93E21FA5D2A37B8E7E5708AB714C6FE7 +:20366000F3CB09A44D4B96CC6B3075ED13D9EEB04436B75E3EB50EB6F94E8C6007A9AD2365 +:203680005FCB70D1940A7BB6922E46E646C762BD007831F28B578B4C9B31BDD2E1AD6BC868 +:2036A0009C796DD4F1312739F2110765686C6BEAA9DDDA1DE534D3B631A1E37F55F6A0B4A8 +:2036C0008913BCAC5BD751B92903901CB5BB25A966D1FD9B6B7D5D708B55A1DED13E188CFE +:2036E00052BE47C9A951FAB02DE2C1AAF0FA2E78AB6DAF0B375A2F28CE1BAB96639C26AB48 +:20370000139DB76C0576AD8422797FF601FB029CEF49A1D9D8D8B3C508C7DF52866A183B63 +:20372000DA3B2521F65FCFEF01A048B9FD2C1316E65C31C422A11E092BA1D67DBA5F18E9CD +:203740005D5C2787B2F28BB76178A9E2FE8C172329C08EEDFFA7AED861DC6CC08817B72580 +:20376000CCB8F151E190400393120C56714CD0D26C266911367489071E85C131E704F2FBB6 +:20378000B645A239E9F3D39B744CDB883324A9F5424B7DE6EE2EEEE45A558474E947293ED5 +:2037A000AE18A451D62DB74B95AA6CD1A0849785AFAD37F34EF2BB5CD6BD2983EC2769AC49 +:2037C00006C24F49518EA44A5BD09D04B6AD9316F9638D246839280C6360D0BB039C97720C +:2037E00097A4CEBF70605FB2FD13A5606E74CE82ED8BEAABE2B32374B084E2B6E34C282E4F +:203800006775441679FA671243C2400949FE900B1A1DB53F9A4B6B9E41EC3E6390A2DA93D0 +:20382000855C973E341E5BBCAC198FC3B9985CA4768D9483045D73DE566C105881284E789C +:203840003AEE239C463AB933A61931A36C976FBD1503620CF268FA139AFB52BD51B2B142CC +:203860002CBEED05478E971099FAF7BB3DDD9BB3C968B208C6364FA75DC19F031D8FD552D3 +:20388000B77BBC014F99D571B66364076939757B49E0688A7F6F7420FF0BA2BF094AE5EDC8 +:2038A000F457905C777AF6CABD108CF44FD7AE13CC8F9EB4F41BF1EE162FAA6AF6BB144CE7 +:2038C000197984631C3743F97D346C9B11BD7C14D098DCF83AA0170E3079C66C0C3A76CC2C +:2038E000CD68DBAE411997322E342E551DC31B8284A8AEAC683299BEF92F9790BFA1609867 +:20390000BAB2DC08DD719B502B4C07FF9C074BA22497EB338D1C674D720561322EB67C1B56 +:2039200062BF22B5470307F977147E08E1BE48A22A6AE3E597C7501C059E5675085E678AC0 +:20394000D9A6717C9D522CC972A4250F67AFD5EC4223275D2116050AD1FBC1DD5BFB56B4FD +:203960007352D52A5EC0509860A7748A60824B01A6D63182D0F3A0D2268C5CF9D1FAFCAC6C +:2039800061DE352503B782AA5DEF576CFE9627DA0715A6DFA61EF1CBE0A625EBA10AC903D6 +:2039A000036820433C608933CF6E4491F78C715D385280D55021F113C6400AF79B835A0E9D +:2039C00027AEE4DF5576015B0F3FD769D3D917C2C53C8D8B0F0E6B8AB9A4FE552AE88AB8E6 +:2039E0005EC9959F2B382E9C193D4E81FCA2770B177009814A677061ECFFE83634A4EF0E89 +:203A0000BFA7077371FA18A1EA71326C3A58F3782D0F98A1E3885C5B86A8CFB4ABC431C004 +:203A200028F89724F4D747D3C7D79C9709A9AAC583CA744745EE11335C8CD7CAA4153A0CCD +:203A40000F8E8478D83EAC5B8DED1730749CA917FD1778062CD5A3FB997252A9BCB4D31491 +:203A600003D82ACB7CCDA4CA4B6EB1BF86D324120DCD4880688106E0DBC87A32853DF4B2DF +:203A800075D9D56AAF8343C26F8C9AEF5479DE2D9719FD3B40472EB196DB36A98BBA333DB3 +:203AA000744D0D3393E89F3C0DAC88D966460088E4921808AC290E4DD50CF4726D9E95199B +:203AC000A094F1E41B4C1972BCB7AC3EF38511B4B644F1E04E36930AD5128FD09FD4FE7A34 +:203AE0008B576CE5FF0226EC5995CF77B3CA44F79675CD025EE3432BD8C84A6394C7E1B4CE +:203B0000025D89874FF3764E2603D39C1DE43E10F696F7934C26B701D91BB8DC3F52C9B86F +:203B20004D64E7A533C903A00F192AD962AD2DA2D3C89DD51239B3A1B46923011AE6067A33 +:203B4000C9BE07BA366711AF57AC18AB53C31D94E67F4DF179470E5ADBECDCE4D41026BD1A +:203B6000AC283344A8BEF6BF4D05E979511B59A6AD10E257321E4EB54F892CE9A4DC644165 +:203B8000131DABDBD69D8B02F6F84DB83F8D3BF550B757136FCF0181B0903C20AA1BC7C562 +:203BA0000C067F95DCC6BED99E97BC21783B6F6DAAC9F50428786F49BAF9E67C80E2532156 +:203BC000CD1920E08DA855B86C941C689424F37D0C0B4C4123DCA3E26A1688B4D030FB161C +:203BE000C10881E7007613E648BC8E20155B339F34E42BC23A8B61004886FF61C38A453511 +:203C00005E8F15F32E0DF8FFED8B085FADFEFFF220E24E2CB001491F515A3CFD285FA33E21 +:203C2000EB134998E1D2687446E91DD3FEC0175F9F34082595B96FEC0B71E42017272AE44E +:203C4000C8C56D37D6100A7AF8D526306226E6C22DCAFD911DFE86BA379ABE0B66EC6E7FBD +:203C60004EC41AD10CDF72D7FADA942C3537E5B1689AB054FEC0E0945E9AAEB23761929F24 +:203C80003681FF97812243057B83DF752D6BC2C8329141751998FD5A46BCD8E0FD46745531 +:203CA00060F2B93FCC3ED48B7EB21EA83551449051F3277C37E60971F6C13D3497081C8C14 +:203CC0006F0F73DDA2B72A908605878776ADC166AA3C8E06A5ECAFB0362380AB0303D4C593 +:203CE0001945D5C16B45B3100333F6CF1F1A844569EE66824975475E6747EB35694384AA16 +:203D0000FB62DF075E1CD10A62A6A06E842ECE3B8409BAD903A4C9A010BD28B49DC2D20729 +:203D200069C402D8E0DEA1B2F9E07651B0F2084ED73256E9CC8E3B80E0F7D5C4C5CD784CB0 +:203D400008769C58849B9FC2F2B2C45F2DBF5A1BAE5FEB0FC2797F2BA51E5EB90B385DCD16 +:203D60005A4A8BD734B96D2B25B2827D55024CC9E50412F3B187093CE07331568108899887 +:203D8000FA916223B573727FE8652E64FF529B62B48A82B7C7970A69BFABAA25B757FC2F13 +:203DA000E6C0CC86B5A0E165EE7C5C721739B45313DF7ADA8A4E37632121A3F1A7ED15A406 +:203DC000370A0A1893D032FD048A854229481294930F4D9BD9B2E70E8503B9FFC5624104CC +:203DE000DCD4B61F8EA77D9B3BF7DE8A81AA8987E5706E78ADB1A1EA7E73540360E7F25225 +:203E0000EF07243CDF47A6B0714E3EC616D23B6C6176F6267DD93598B4684F451720B0E1F0 +:203E2000E15CE027633252FB6C0F3C49BF08421766E380DC519D73605CDD931EE6110234BF +:203E4000F080547B49D7BFE7BF82333E00CCE93D1CF97AC6C046F011DA02F8C3CF71393B12 +:203E6000417C512858BF26519792B9EDC6B32F5E01A73FDF1033BE4C76121D113205A8DC25 +:203E80007564F0C2D4198267EC508468238FDF7B89EB17CF29A3D8DF716B96887DFE409B60 +:203EA000B9D9EF2025AF76EF685B54AF6AC0A9A3E5A365F21DF6C9CE9A37899341FC4D5A92 +:203EC00077832F3B42A1C35D3968BC1BDD47ABB87415BD53E4ACE20BC43DB719B7EB6DA9DD +:203EE0000F70A3CA13E654D4238F5251B6E72191862ADBA988528B0D6492ABC4DDA406E49B +:203F00007295333F69263CB267C62D5EDD39C546F2C433E9011C7BE8854459BDB26312C7B3 +:203F200094B861A5813613A192E3DBE0E91BE8FA98907F6DC2DE85559D3BD270C36987F55E +:203F40004EB38B66DFC19E0DE9489C8D141C141D893199183D474061062F9A6E2FFA9B894F +:203F60009F321AFA4D455C4CD77CE686B69D27B993390BFA8123FCBC433162682C54F2FB58 +:203F80006BDC537C4E2D92430C1C6AE8D0DBB263E38DFC7428E8A79A89640368275647250F +:203FA000E62C920E6AA841BD0484BAD24A76A48F164665F0E679C6C295F5E614866B05B274 +:203FC000B32C63CD5C1D8839969CB2847EFE07F4281F174DF80C54E850E20D78CBDB89ECFC +:203FE000A537D14C3AC359C3E8F53899F70D1F0013C2E08F686ED96D92C606728CD3A8F1B6 +:20400000518D2D48282DA5BFE7A1C6209ECB05EED642F7C990E083FC2EE2B1DB2B8B9CF71E +:20402000D9C2B023E79B07B8D13C09E9321C935DD794311F8C1D01C6A96BE58DD0C2180C2D +:20404000B71DAC5A0FAA1B87F949FB8F73FF65216A15335B2FF4F92FAAFBE60E55DD231D04 +:20406000B9B0E2D6FBC3DDD110BB4AB0775FDB2609B530D298ED937B4C7537A98A5044FE07 +:204080004AFA7650504600E79D1CCB12D558F92A6632F33D35A269CB371C6F292F090CF2BF +:2040A0005699070236FAD2C18A58D23E401A5406EDF22BF4DE12C7E4440978C2A1A9D99DBF +:2040C000261CB1B88AEEDBF9BD58C4D68C97F8B83F1733D68B00FF3E793518D892BB302500 +:2040E000C836DE78BC6C86C3457BE219493854D80778DCAD44190056B032552951C9C78C0B +:20410000E016A142DD10927B1077F20ED845359E672827D4F0098857CCC2AFC477EEDDF9B7 +:204120000C6C5047BEC4EA9977A90E8C64CFD1E1AE336706AC18C7AF9D1B7C50BD1FF15A99 +:20414000CB9C24D4D3D081B799FF590C8F0A7CF52F8A8EEFA56997590C8738198E4FD3470F +:20416000694035DF61A597675093C36DAC548C4B33FFAB9D003DC4492303ECB3FC97D98817 +:20418000570A928C61E0F62812A00E11F83D5607C2FED19257C9E8EA58EEB67F79901460D1 +:2041A00097B47D03D784CB487AE992E8ACF580976B030B04C7960C9D4030A6DFFE892656B6 +:2041C0003574217DB90DF5FF475D93D83DDCA2F3E1ADABA5C1E7C7D64A56117AEABDB9E58E +:2041E000DA0B30138599A53DF7843211C72FE73FD9F4EEF65586396E83E2546B09F4F7F979 +:2042000014A0F152E53113A779B9EC8302EABC846CD29E6ABC51D26D5A40F5FBF665F52B73 +:20422000C044DA4AF8AEC8DE94AC0328756FC2C12BCF76124EA6D3DE6E8B279FCED65CF260 +:204240004CC005B4063C2D83773F805A7EA2785A3C0A00C6DC4BFF78FABDFE01F286B39307 +:20426000B5FFE1BDCA8A1C3192188BA94F59DECD31105F94075BEA07B714E74605DC67E271 +:20428000E770CC636E815C749A1DEAC662BCA3423EB1E30E70DDE0CC5FFFAA6168B9E7BC69 +:2042A0005DA5B21D64DC66A3E5947E8F59C8E977CD0F68B37C7E9FD4EFCDCCCBDB09A1643D +:2042C00037E1144EAC942EEA44CD229140DDB884C09CF3A9EA3E01D7E79165BD75D433855C +:2042E00094B18E64321159D953100CF226E2753023759F5B5235EDD407DB0FE481E78B283A +:204300002BA36128E0CFE4E25AED45B898C4C60669D1EB3A3325601535C952B3C3AB715CFB +:204320003AF7D79C92D601EE172DFA92F548914CDF0736F767A0E7C27AC8F0A109427A80BD +:20434000B3BA52A4776B130CF5A7C8C4ECDDE9231E8912007F1AED2E643242B6BD26B41D4D +:204360008A81E345A1649D0D296DBE0FF78F4BCBD672E684B9913170DCE8E0DBCC84F98473 +:20438000ADE34C5795D05936C4F4F29A68A99BBA5AEA5CC800DB59883F328DED513436BEC4 +:2043A00064B8549A90DEF2FD16EFB2D1F2E368169162C7730C69728CF0136A4FF4F58BAF3C +:2043C00070EBADB2E28D86D94F62D97D1E21D77F2FA66BAFF4A59A329D8DD6EBFC50B2D5A7 +:2043E00056EFCFD64708359939698CE102285A4D51662C77F552C74AFBDBAC5DC9C802CAE8 +:20440000B4A3DFD10712B0699C05EF79B05AC0DBBBB8AF6E821EEF403F435DF9BA0F72B68D +:204420008429D6977401E0DAA8AB27C14ED59C61EE5D44E82B4C198DAB575652042C4CC757 +:20444000CC2226256188AD20416F917478A1E3FD13685118D0C7141456D707A90D445A8B09 +:204460009FADDCF95BC119C5AF786F58D5D99371BB382C56812966C583A828430BFC80D644 +:204480000E4D0DFCAEF1D78B5B96C6DB40556868F8024B1607DCB474F1A0D4B756FDD5EB2B +:2044A00078A60E1D7040DDF99FB088C777C8FE742EA608B49D83AC390DE6BC43E47E7DBABE +:2044C000A0D1DE13C60F90E99BD6FC901EECAA15E47CB81C6C7BBFCA2D811C136C7FC9A68B +:2044E0000E3AAEC87F1CE6C9B398BE76B0078743FDF542764D7C812C97DAC3E38D96FBD986 +:204500008C15B6A120FBC9BDAE87CECC9C76487CA86A5DE012872550363BA988D1C27A440D +:20452000FD79BD30824EC353FBAC1838C0DC42FBFBEE726D8BB76012FAF3E91B78B1D10BF0 +:20454000E4FD1E9B63A8ACED1185356B742F36128CCF9DF5FC38ED16DDFFE4D091A0080C03 +:204560001A0BDEBA6CFECBD21498426741D714B5D08A0A1525F9F24A1078C7D0F768AE8FB3 +:20458000EF01D29D87D7FB45F8F215F9CCC0B07EB906D60B542310E9D9EE3055DDE0478C80 +:2045A000E0EF1EE5209F1359CC76E5D3C5AB85421694277D981B85D9994651CC9E38BDA53A +:2045C0000F4DEE2F27E11719398B6C6FB88B67F8F6BFB369E9AEBED2C2D53F8DDDE253EC90 +:2045E000AF5133853727BBD002F42BD9ED67ACC99A8A810BE70D7C5F9EFB0A9733750DEEFB +:20460000DFCCE83342B1A33CA9EFFFEEB12CF0938321D93655B086FF696953393630BB164B +:2046200018B04CC08C8121747DB13547E3B28D1A02ECFC80AFE1336A4E8C8C323DAC4214B0 +:204640009BB5343D734D4BA537C58BB1C344F60C591FAC44B72A57AE50B7413EC8ADAD2191 +:2046600063C735241BA3FBEAF8369ED86DF81F17E5448EF99C1D0AE66DD0EA50171A128042 +:204680003D424B0E3DEFE7A7378BCBD65E2C9BD0B198F8E11F1FC19B2AB05680FF217B9594 +:2046A000F3D5F7A48013CB9F0FDA8E84360227D7D8E20BB1DF12F16B86D76304B2BEE9E5A4 +:2046C00061D06111DB73356E88B0DCEB9B03ED1E4CE700C7B3F7550964C02647D2C0282F22 +:2046E00080E2289DEC6B0EA50D7802DE240ECB8CA593CAB97ACAB61070FF8A96F4DFA120B3 +:20470000E82F206096B85BF0C406C1D52A48BFBEB3BEBB88D49F59EB09ACBCF61B85ED17A4 +:204720000A83E1B8E3D15F3E1D7223BEE95DDF98F8C40C589F9EA1852FFD0F8E96FBF4D92B +:204740003738A655D02E6C9439387969393DB304B37786C38589E6209C712D916E515D05FE +:20476000725DD2B1D86AFFD8DEEA760F8EA4BF7E541CFAA8710CA2F4DD2E8D31ABF074E92C +:204780009F408A05D3C055A9BD32878A6F66EAEC1A4B27820CAE6C8CC3DB664838B7D04163 +:2047A000974E7FCE00BE0AB0F82FC764143E0BC9C163EAB5A9D3569D67C23292D5D8DD121C +:2047C0003D5D1BADE9E0B3794F51A94503364E2AD6CE6B1D6B670F7DDB6DD6E855B52DDF9D +:2047E00012E9090DEB9C8DC955A731CB31DF4DE1C9331AC012F68831E111572520A0255952 +:2048000065D9044EA10B699B454003B940019FD18946D0320AEA104CDB3E49447C982AFD64 +:20482000297E9E06F428FD352F3EF38E6FE07C876BD05AA7C8A91C021E88C37BCD393901B0 +:204840006CE81F2ADC49CDA4093E9D8342F0731F548EFB9D4CEA90C9C62620E217C0FC8EA2 +:20486000BA84ADF837C624BBFF826E2EDC6619A4261DBA311D8B659D6E1FB021614E9F18C1 +:20488000CB296B9217E6BFE3FA4F9D6C5F9AB762C840A887D92255209893EAE1B25C36162D +:2048A0000D09C128B8362C1ACEE420657A9847B316C426AE80476648922DBA6BF273CECF79 +:2048C00036A28ECC138D4874128F07380F66A0B94CD3EB3B8889A9FF05A32A7F99EE90F145 +:2048E000E1A5859F2687999F8895C045BEDF6E840766D2C7065DACD2B1144AB2786B8775F1 +:20490000D6B225EAFFA3CD8560D286B24C246373BD057A541559584FFDF1F3B999FE4A78C4 +:20492000FC37FD86EF2C98CDB9ECF4B9F93129C540FC0E868B1AE69AC58537D5E6A01DDC0D +:20494000E0DF69AEDE47ACCAF3E3BB21C99FE13964434F46B233B3D1566F41DBD5F804B3A8 +:204960005452EBD1C7EC65BBF0C0CF9BBCCC42F47FBAB986C4729B5DA0D4B6C8CED755CDCB +:20498000590000292D1E9A0D6B4B00EB9E21D1341133B9BD3DFD5088E441AB7F9C78E869BE +:2049A0003CFB4D48D2A90B489BF0A5EC7C9871726A5FCFFE1E711D920A823A19149CCB55C7 +:2049C0003D99B48ABACEFBB55642EB64737376A0BC33DCF3A2DA0C89E65CA784494E3CC7D2 +:2049E0003D8216D30555C3BCC3DA39B12794FFD53B707D2A762D33626255C94EC4CD1F62B6 +:204A0000241F76AF2AC7BBA4BE228AB27F25C2FD7BC8635D204F6A8B3631255C9194B5F145 +:204A200065EA10E0ED7A63C4134BCA685E3B9966BBBA8060D6ADC62EB3875C8122D41C5A32 +:204A4000C5F91D0FDE98D6971BA44C131B110C8D9D22E5C8CADE01C69DB3A488CB16A0B717 +:204A60009395B7256915898F9A0D05D6BE4E28F85356D7ACB9E02AEE266CA1D5075542F17A +:204A8000131E0F667DD6D7542E991E422758C83E1530FA68F80BE1616DED44FEA2AB6D2ADA +:204AA000C79E4D61E23C3D44B13DEBC90D21865CBFE0A7859CB371D901508903AD8553C20A +:204AC000ABA42BE431756A004F77975061C0E2C2AF288A0F0890FC27B7B8DE175A99D7FBA2 +:204AE000B6A6E20724A59B3E870427E17C921995359C9301300194FD8260596141721A8C64 +:204B000024FE47C074235EDF4300F9463A8184D8D91CC33132835B5C09D844BDEBA70573BE +:204B200084DB9C451FED23695437A3DD5450085FA46C12F6A8D3817BD0F3302D284A2A98A4 +:204B4000471AD13BCE287A6533C705D80E5A9C7725AE82BC341D5354663528E9DD2996BBB5 +:204B60008DCAFAAAD1C608E5440CE0F998B49B30216964A87C9E9A17EA5CA81BA4355623BA +:204B800015E2C75612AAEE7EE0779D619B321B59F913DCC7141572D27928EC3EFBD65DE747 +:204BA0000014ED9A0960215D2E443C4359FF70957CDF94DE88FD95DD45FF479A69F499B195 +:204BC000D95338E707B77949AAB92F29E7BD241830471A00332BC1262E89879A2EF2169BF0 +:204BE000D1E350B251626E7A433A6C4CBE64E65D04156C7FE9EA18167EB3140B5C35A3A79A +:204C0000B19FEF78D0449344E3184470C08F44E11EE958D294AB2CC22DF26F3C52F0F93537 +:204C2000B37720EEB80B7062AF338C16A1B0F36624E10C1B32CFD2E0F19DA1C86007162501 +:204C40002B7427FC7612F10CAF3443451D536B5292091E9DE504D7CA94B7F50064383D9EDE +:204C600045114C8B65B28D81A20723C9C30000613BDE5195900D6E2BBD3C29E656754320BE +:204C8000FF52FA9DDB41CD0EB313CBA22571BAADEF46962639D4750883303E8F4E2ABF3B98 +:204CA000AF6D51C41C9ABD78CB879E23ECAE06E9B738504F717C3C11004F68F02801584B01 +:204CC0008A9F5A781DE06187D0331EABE001555C77A2FF5754FD709CC81079CF9743188E2A +:204CE000CB5E0BD622981805583558455EBA0BD4FF2A09EAC61586AD79AC9DFA392A2B9CA2 +:204D00001411D47ACEED9FE6A72A186CB221BE1D51C456362A9B54F69AB472A8343AA506AC +:204D2000185C06099308E097AC10BEF53C02342CC46E35E6738D9D6AD9D6D7562101E4514A +:204D40002BABDB89C7376770E4EB2A2CAAD4A60105C2C4DA289A6295C1301BA4A30FC79C17 +:204D60000EAC867E8FE46766E67E8D7B2BCCC59201E8BEE13C3495712907D3998097C7867D +:204D8000A6C03095C3F3A2A73B77310354BC252067473C4A9775DB516F67A52E2227666585 +:204DA000A9E12D359D4C44FC5DFC85124F9BC3E01B23F1746C727B002F5F6382C891DC2994 +:204DC00009730E57FBBDA4E1CFEB9EEE5EB23FE3A73088826BA681AA6221B719BAAEB6DCD3 +:204DE0007D85BEE00F1AE4D1A760D76B05CBDC8758C8F4F47CE0E2D25E51F05ED763A704BF +:204E0000E052234567ABD2230340C71825C10289FD8CA02BB9632BBC7378A988C4C44038EB +:204E2000B3D0682E9E8694D4B75433EFD9812BEB0397A9BB9E3461C08856ED1ED40A49C768 +:204E4000E06C18BC2E605739546D94E8F8BF64EDD19DDF4285F2FF2F35A711BB5438281F20 +:204E600034EDFA782072A27DEA101504742FBFC79EA9F79D7440529711A245AE64DE923F81 +:204E8000D9ADC8A0320B678102707B890F1EF700870375DE18207D8838117780EEEA0DCA5C +:204EA0007E1216A7EABCC7BB8FE11A382F4706F6D2985DB2D69A93D37E3ADCCAF0E9B421EE +:204EC0007DECB066A056FD839B9B5ABB0A405498CDDB596667A76884004E66DA0A8692F754 +:204EE000A62CB856F357FB774C6F6FE232FB7D85C81A161A9C78B4B494C5612FEC8D9C410E +:204F00000AA0A13124C5D5076293B5F94C89012C8C57C5D226AE59249A80A01DF65C07B6FA +:204F20007D16395225067A98DC0D16794EAC716F4F8682C1D9BC80A41595A0D4FAD863A9F7 +:204F40009AE9CC58EFB6EB37ACC15CEC1207F6B6169C9EB873B9357C6C9F292B500D027353 +:204F60007B905419729BC5773D521AEC5C6562413F2CCB2AB95078471525DF753E47F8152F +:204F8000D48B15C75E8D19DE6DB767B29AE895270283DBD14D2E60DFFEFC94D9384225FB8D +:204FA000D5BBE175178DF9C02144BC9E1CBA2B3FF52FC1761326844251095B3BF67148F0C6 +:204FC000695E195D64CD9B7B4AD7A5F7E92C6C4FA86AA083D80E3FF8B059C405A4B901300E +:204FE000739181F03EA32886B31C901B15624A2537AE404BE66FCC6371DE51E7B7E9F265DB +:205000009EB02A58AB177910C3549AAFF38B3E21BDF385E635ED07809C433256CB76DE24CA +:20502000C6214D49801C39F25D256974FB4EC788C1B09649A1B6D40A021C1608B6A6D1C87F +:20504000910CEF708475647274F2B35DFAC2BB3978EB4B337A4C417076EFF2AB7F8C2AB917 +:20506000029A5767071151AE95009EEE2B7B2A5F87B4F4B20DF558A23A1DC80028554D8227 +:20508000ABDF33D1E81EC7C344DE2761D97A320B6C98706E9729E2889F1D961410B61AEA7C +:2050A0003FA2F763A89E1D743E5FC9F60DCA74E6755C73C434B4763378FC646D21F3529C71 +:2050C0006BC9EFB09B8698CE6BCE99ED0EE25F4A576B1E5E4966C3CF6BE058A5BBCCE2A04E +:2050E0000F7B8494D0B227A7968D4B9D423587AAA2AD299F1B9197638733054218973B8FD4 +:20510000623E8FF285D44658616D0BC1C5F4964CFD5A1C0FEBC3F65A84E3F728B1A60BB624 +:2051200078E2FA0E79C55894780E6C8FDFDECC1BDAE10F047E7E27C8AD46249B5FDEE1C66F +:2051400053215EEF7399C4690C79935627F04C04A832AE265A379ED02FD0AF03EA58F59D4E +:2051600077D6E848ACA327B24162EA253D0DD85D2CBC20D4765DB184CEBB6C7E1E87A614A3 +:20518000D17D8EA7FEF92F17A0E9C069A29659529429EB8DA249499C2093C255BF37DB2BEF +:2051A000E5795FB9CC3E1B6FBC9DD78957FF6B7E6FC05396A4D4D934607ADAEFCA7AB54E66 +:2051C000016E13ED6216354F71D25D6CE2F3186122772FC1159047AFD7C1EC87AA4A276C54 +:2051E000812EF15FD70F82D55DA08E1161A67AF8A0C86655D09EE630474835B800B5EA9B01 +:205200001663BF144232BBC73A7D4546761F091104E69C1D26E0541E44AED808E7B443C6CA +:2052200024AC3A04AAA6FD288FE418031A266788646059FB297B9B47AA0DCD1DF865ADF3F2 +:2052400004B1D05F88228E2BAD0BFCEB4DC57994D5F3F9DC9700E055EC1ABA94479E4777E9 +:2052600067A522FEA8BA28131919AE42590B0FB41D720C13D9A6342A1C2B5915BA5A957FB4 +:2052800086D99D277DB34F7F7999EF82BF5E17FC6D7E6D22139B57550A2BBE9276A4661948 +:2052A000764691E1C79AEB145A6C3F095A396D851B52C3553497E95266775427110178AAB6 +:2052C000913C79786C62B15A469027DC4CA7D77B4D5493A1943568888A03425C275AE547B3 +:2052E000571D635663C102927145ECBB499D58C74DFA395977AE4E63FB537CF9F54EA2D040 +:20530000ABC0054FEC73BFB537B8716FA3DEC1082A095E37E1C948432ABA56027A07AAD5A9 +:20532000272F714E18121AE96E34B44FEDEBE2DCFEF19E33222428B4F8D8235CB6BCC9C4C0 +:20534000451E04B87EE567E7828CACF965CEC9CE551F3EA21CA7889D316F54338852193B6F +:205360001F6974816C886E5A701D757762156E0DD42DE2C47C0E67E48DBEE6872FDEB4F69E +:205380001032AD97E674C3175D68BF5A177B07E95270A2134C7C9BC03F0EF8BB3159E1DA14 +:2053A000F364C4255861174E4C61EAF3A0FF5808CCA6697F178DEF7CE86387D6ADC581D929 +:2053C000C1529FA204190908049D288980A209B744F435091728F7AF8FCD59540D083DA3BE +:2053E000C3B83A1AF551D8A29C0D81E79E80AC5967D2A646EBC8573DB3301819ADD6BBDC50 +:205400007FE1F61A9B43DF0C43CFDEAC2993AFBE9CBF1672D3846D31C226C9B1E34232639A +:20542000AA6758A576CF61AB65FF992294EA7F74F370348555D7BCF681E74C444401FCE367 +:20544000FD46E90795F661DECB2CAE0EE20ECFBE2D6B115498BFF3BC3DB2297466D75C599E +:20546000ED2E9C37951E4BE23AB31D9335A5F86BDE9137D8B7A64F4C622BC4460993004C8F +:20548000954AE4CD3146EBE0E5B65558D684C27BB7AD74B766A3860BBAD9F76E7C4E4EA280 +:2054A0000F644AC08D48B694A48368CEBF2CFD80F36C0796DDD3E7A381072F020C4C897348 +:2054C0002B6D5D1EC7C9F91191EB18BE8239FDA2B8757916888CC6034C991D8DC3E19DDC2E +:2054E0000A5B0C11DC41F5660F713504A0B8EAEC09DFF1F9E57D35FCCA8B26A1527D478BA9 +:20550000D25046A4F20587F9933E69F810F553F9E2A3BD6A096A239EDBE74D4C6CA698960A +:20552000BCDD51AC854080A6066DCBEC05F1ECDD1EB5578FCC2736FD6EE1D863242AEC9DC1 +:2055400020387AB532D65462F40A22782BA01773B40E280243E1EAB4DE6FF6037101869E8F +:20556000A2C334795CAE6E4B660FBF624A52176B85A8B2D4A2BC007D95214FD01E6711BDEC +:20558000E9C2282EC2AEFF5A3614B0B3860A24F5BB3734214B98762C9D90FAFF29DD0024CF +:2055A000E08572DADBE7EBE838D5B3BC0F82C8992F55E99BE607A25B1405153BD95534D2A8 +:2055C00001E701ED29C1F8F8FC0C50F0E33A1491C9775C6F6040E34E810D120CF67726777F +:2055E0009252324D6B8F06BB3C4A39D765C5690C179CBFF0A390C8AA59EB33391D4F3EB83F +:20560000CF52ED03220BF57BF0F3A8D994A51E7A27374D181F3BF73A8803E9359D08720B8E +:20562000AC288E08303476016889612888248F6E479732125BCC27FF5423DF5C240F8D0F12 +:205640003CE30AA26F67ADFD1713DEC15829AF41F8DC2BFF30BA08643C416DA5CCEC83A601 +:205660004772A7B0260484FA090EA5E26B8E1E625EE415E80A373CDBC02C1EB682E6F8C5DF +:20568000B68B5689067FAF1F00B3E3973E803014D9CB295303CC5B89AF09FC9B49F378573B +:2056A000675F75CCA7DD7D453F5B9DC01529D7A5843C32D138FC19F78F78A474E0E1408540 +:2056C000505AE6B7BEA1BE5CD9FFE9F067666668B898A5C940A5683AEB1E5F3294031E5FCB +:2056E000F4DA0140925CB155566721320EDC259EF164E5CDE926B0E81DA608782D7753EF13 +:205700004F4E951703A0F41BB7174ABCCC693336D072CA62D8B64E94AE62D6A01B9B35D3FA +:205720002529A8F60593F2B0496ADD03EEA92BBD8782336E7963A34682C1E7A63C8CCBE877 +:205740008445172804EE9C96201BC71252D0A4695B5B207928B99428DC29E187E7057CD940 +:20576000AEFA76C9AE0FB95B1D75FD524851A229D5E22F7495D6A468BC1B92F5FBB85BCD22 +:20578000C32A194E105C0E6B2D597BBB4BB49E0336F7966EF4991883E1CFBFE446E3232B51 +:2057A00047302B25C96B4FF7018BFC71A190E3ECA108837528A69FF0C54CC121F32BEA6F47 +:2057C000730FF9583A8D72DE2EBE9904735FA1D4D6CA18A565C6C2AE90BBE3E82BADA41372 +:2057E000788AFECDF660C839E06D650F67CB8ACD3E2EBEFFD4160825637BAFB4E16CEFC5B9 +:20580000B961E9B0F4A3C1A3A3085515B25EE909C0181F04483AD9C6451D1098CA14B4A269 +:20582000122F8012A8AF02EE2B28A93CF7F3EB46B7887411AF9457E3BD5F949582DF1E1FD7 +:205840005FE63910D838BD04B4CE204C667101A892AAAF0E78BD2EF195C95F7F81D2BD459D +:20586000C195400342AFD76A6D22911F078DEE4016FCB3DE7808A63C4AA19DF2C1CB7F8250 +:20588000F77ED5659EC3629F6E6E58E9580D4E437D166F71F646926CE6D0C20FB09B7DCB1D +:2058A0000C12F860A1FF602F5184905493AAABE6F5A45FCAC8EE3CF16C5DFBFD2B35667818 +:2058C000EF4E6A778AA7E7BC2796AB8CBA81058E6E20897CB9DDC9A79C79D31B48EF4EBF34 +:2058E0008C55DCC6826E7AD50CE05BA065CD808B0AECE50C5F5E4D9FCD1EC614D0F236D69F +:20590000ED4FC2B05C0CB2B7E837455BB6FF038154A508E13CD59FF75DB0BFBDBB537D1E55 +:205920007C07F5F49C83F4A87A602AE0224740AFC2AB0A1FA1F98AF256CFCF5486A6695922 +:205940005F5C39EE1ABC23644C1DCC8A043C1953B9D364AAFB6FDF547F4AB3F9DDEAC8D68C +:2059600053B42F4B01E923DA1858DE432B5352352196DBBE363C9F851C92CB4C5FCAADE4C4 +:205980003B6CE2253076CA62632A12EB218E3564F72C0AA6EED160E09D0516B831CAEDF398 +:2059A000E789DA7C0194143827C7B2DDC564A90C7A697AE03E315FA318969B5EE441725E9B +:2059C000A3737EBB37EE2F831146B3270CAA555F8B53B5B7EC9AEE0FC0507D69B03974E402 +:2059E000E24659031CCE01916CC20FC321FB909E7FE63445F5E873EB4BD396A2458318CF3F +:205A0000BBB03D55A3CB1604282AA3B477CA6EB3A8B07CA6A61A42ED5C38AFC3914C7FEF3C +:205A20005B40D11925CD8AD3C3819C5C838706DFEDB7A44784F11D73346FE8D451605CD097 +:205A4000C1381F28D8A0FFE7A78B024B23F4E7018027DD62059C619BAAD7E95AEE4B98B260 +:205A6000EF3EE1DD49DDAA722679A188E0CDB112FECFBFECBF467F35F58E48CFFFA12AFE2E +:205A80007C24DEA4A19F2D3004F295D54B59B4035BCC9EE34EC8249CCE3BAD1B16EA8BF1C1 +:205AA000767EB464AEE03ADFA428206037190B33742B3B1C45DA416213B2545482F9C9846C +:205AC00080CEECCB31FDF1FC39D52F67728F3E387410ADCDCF076CA8F261BF88963370D7F9 +:205AE000AF735EEA5306E95BD587457C2CD1FCE4A0B4F78BD48C0AE2E950B5BEF17CC19415 +:205B000049DE744DD2092635196C3D2C3E4EF763EB5EFD4143A2CC5AE0D13507513D5B1C0F +:205B20008AE198149CD7B3A35975CC0165AB14EA7138CFB0EB98AB512AFD5ED20C33D58644 +:205B4000842249CC84E5CACB63661F49E52FECDFD9AA35A65C7BE51C395A1B5AFFE9F3EF74 +:205B60007318AC8002F1C90142DF2103A7C5B1379A2F163E86E6DF07549B127973399B7B6D +:205B8000387F453415ACBE91E0E9F22546561AE3FF92C573C920CA6C8A8F9A2847737465F6 +:205BA000FFC28917D0C948D9AAAB986566BF2E4E287A970327DFE8CF9B95A18B0A990530AA +:205BC0009CB07D339B54217E8CE2FF9AC43F15D4F7A9D0645D92F27DE745F6E6F6B1B5BFF3 +:205BE000F83501FBB55661BB7B36D3E251E91FC1431E9D2AC0495B545F906C9057CA363182 +:205C0000225198D2357EAC9E212066ED9DF05F6A321FFE7581440CAA753B83DC76A4014611 +:205C2000DAED2B4D0C6F79FA0CBDBB1C5DF3828695C2FE8905267CB8284D18EF0230748060 +:205C40007AD38C6C31211CD866EEF597649011672F07533F8A9C358079F39433F761228D90 +:205C60008A26EC0D5AEED30E04F08669DD8756750FFDB3D3D594130760D871CA12E2CB50A9 +:205C8000978458DEDB4E3301564346E793621D15D2081C52674B09EA42150A96DE6670E4ED +:205CA000DFB5EFA5031B874F303F5DA604A9F0A6EF5AC49DADCA75B93705FCB2C561E227AB +:205CC0004BD94005E0A3EE9DD06B8AA4EF823D98538E4EEC64B0242315AACA19AF5269021A +:205CE0009822E8E0A6DA709A6152A1C6562DF78010A384BE32057C804D48C24F3EEF6E4AD1 +:205D0000351B96B37C7086D77EE9C910B33F1748CB8F9B9DA1A2FC1E1F486FFDCFA043405C +:205D2000C4D00ED7BBCFF5EA0E4E616649E823260FC1385B09827754D611F1F0BEF6911C02 +:205D40000AFB00EAEC761313754C8E04D78EA4539188470F7C13360FAAB87D5D43A5438EE5 +:205D6000A2CDD96B713D78D34041762EE3922E54389B65D228752E8AAFFEEB7ECAD1F20554 +:205D8000E1DA338F1E82E5AC15F8A519E6040E6DB00F76B0BCDF5CA20631AE99FA612B6340 +:205DA0003E0BD92DCEE354A2EF21995026E9AF43B10A2B245A252E8A732E1F4D3E587C0C87 +:205DC000541422362FF517010A73EDF771CA0B8A88E2CCECC5E934FAA752018031FA8BBEAA +:205DE0000CE5ED5C943240C37806C5652B561842F62E30B8911DDA6013082C38D373FD4A1D +:205E0000B956093FDF8777D3F96548C7BBEED0E1F61787B19F2DE8B76DA75A1E477A24860D +:205E2000740F3174A5217590E6614D6F1C0265E30C4CB89CD52410BDE0CC7654EEAC5D8E99 +:205E40000FD8D115C29B43F97AFDDD5E93CE6D282444D6D9C8E6C0D1200B03DA326AE64C08 +:205E60009C50C434C2D6B41E5F918D578E7B38A9BC7B347749A88C18A377006BD9264C5B74 +:205E80002D91B1A57600D87C90A8E2D53C329F9FD40CA6F6BB943C906FA5B7CF306160A1C6 +:205EA0003231F95A25963BE81B25E4DA3A749BE52354F3F06DEC1E50103F6DE653CEBE3947 +:205EC0006B6A1C00DE9874E8334AAEE916C9EB7D7B7A8E9D57DEDC5C222E1B3D28F472647D +:205EE0005CD5A1C5065F670DD4AAB75F0F2AF86057A0BBCEA1BA5EA3127DFC5DBF368D497E +:205F0000A6E0FEBCA479BA8C2B14F91BFEED7B91B8ACDD7E17A8CD975AAE1C53EA846C7CE5 +:205F20008C21AB0D77E6EB72B65BBBAC94DDB80FEC36EEC09FAB4257AA745FB7FC2E82807F +:205F4000C25AAF810D407268D10631F4E181C820AC8605F2DA3ACF79FCD7766422BDBC4972 +:205F60004F5D5161B3F0B56524A78E6BC54761F23ACCB42A08DA5ED3A31F5C56FF6248F8D7 +:205F80007AFC1E8B392EEEA8ABB0033E51D3B42C1A6630753D8534456789C17E5BF2B5FEB6 +:205FA000C21AE77F549BC1A0A0D08D21171815E475242E30D952F00B04761ED8F9BFB73CD1 +:205FC00044D9FC36D6FC2F5445733FD61C65EDADB807DE212538DDA0E8E691280D329BA19B +:205FE000FD134968ED5CA17AE0A277B0453467C36FC7CF1A34904B53B2C313F3A70462C95E +:206000007FA39461EF5F52B37482D02B18D5F9727E743AA179482821E6A428C85F8B793FDA +:20602000466404D3EA20CC6875955212DBFDC8E6DB60FA96E8F7B7015ADE22ACDDA0C9F10E +:206040006615E00160DB212BBF69CD9F12D03E59528C93AD218226EFE9197C884A247CDFAB +:206060006F2E1E28606F437C6B1057D57E9A0BD4856FBD0028266DFE512EC588B5E41B1215 +:20608000177B427E2699DD0EE624BCC28C4391F485ABC44891E32D5D1B4A07BABA0397E58F +:2060A000FD9A72DAEC2FFCFF611677F226F1FB89627E11EBA48AE0E1EF6F75F778649B4020 +:2060C000A199D09344300BAE37F49893A96FE9BE440CF8171CD6F5D8B069322F3C9B76A15B +:2060E00053BDA4CD3B33F6E88AC591BA8E746170B7AC2A91518E9575E90273A79B06BCFFFE +:206100005E61306C3D08B56ABC22DDD2413DC508AEF281E229B2F5E35765141B8B0741452F +:20612000D2BF11743CEBCD773529CB16D46932747014A09F61D0F616EFDA0AF9AC4F58DDC0 +:20614000D4EAF4B59145257CDF5876416E399CAE03931C3DE56B0CA749D88859D784EFF351 +:20616000F431E0847CAE3D1B7549A170B000E11D65152BBFD4EFB07D81ED32FBEC875E7562 +:2061800027D75E758C4DA704FE7247D0361915EB360F9D2A20FDA3C1938CDB39CCF315E15F +:2061A0003CFF492ED10DD5F846E120FE399AC2192C880B36E7F43D645B01D295735B919369 +:2061C000C39E168DB988CA8DB874DDC1251E47A4D1C6346B87E898DCA63C40C8EB49974C11 +:2061E000B519E22978BE4B9AAC6292D9DEDBCD84A87F520AF96993EE2B6453D85880588D4B +:206200005B282A0D28DF348C7C4B5B7DA3BF67BC2CC688FC843DB701D6CDB88F5EC0115F72 +:206220007DF5B74491F38C857CACBC9200720BE07FFD4B268AEC7556D8647F14812F5A136F +:206240000F49DD2993C9FCF993677421CC5264057B7112442ECB16E37FBA5D1EB4978DC6F3 +:20626000E893539B77392042245FE1472AB4F4D839DF64AAA4DE2F2F3E0E362933A776311C +:20628000648DB73D86DB6D017A8730FC3F8188CCBD2775B837074DB4EC6656AE36DBBD1382 +:2062A0001FBD6FDA5CF334F1020918E40007040EA63F99E233EC0EDAC0AC6EB96AE31014BA +:2062C000C3ABEF0C1DA1136198B01351100E08786C265D6A3802CF918C0CA439C460B51682 +:2062E0007DD332E3EFAE94BB636C706C982A0F318CA3F63D6D615B60B0810E5DC54EEE0414 +:206300005E9BCA676C5D3320E5D508C001DF000D0A277C84D4948F05C048A3D30505BE0451 +:206320006F8FCBC70B552ED72CEB7591DD0D5DBCDBDD7000B302B1F9CF636B119871BE004C +:2063400018F242BF00967DAA2806B29BF4DEA873CF297212684014EFC07A067108C8DD89FF +:20636000B61D37EE0F858619C026262DF5776EAF9468B0DDC6998E8AAF704737E1D2D7D633 +:206380001A8B69E89B85B8301F1F0817B263D6F447DA53CFFE144F380785511A5321FBDCA5 +:2063A00069E777229D1B6AAE2FFDE855C7FEF7B1C4232B40661E2AA3966C04029C68EC08AB +:2063C00024636F66C82CE3A2043075272C734FF59F40B776A51DCE72CB3F6D0343CDF7DCCA +:2063E00019E65C221B80DBADDAC38A18B74F6E8C3DAB4930C4040DE50D5AEA0F2669C3BB36 +:20640000FC6267B9770EBD03D5D2D9A4A403480C8EBE81F069037D62296D60ACF5EE21AE3E +:20642000E7310CD32C864374F0A7D2CB47643C72CA5EACA77C9FFE23CEE5D70390550D48F1 +:2064400018FC43D683308A334663FF0C6729FB246075B7D21EF2A70AABC75BDF2E5E32961D +:2064600014D520DBE24DEFE76DE0E8391A1B7546CD93464533AA8393A2059175B1843C32A7 +:20648000681438DC7589007D9887335BEF9601FABD41974100F7B0F0873A8BF8047FD27846 +:2064A000B02A0AB85940CBD6FB19A5C0DAA99165A8AA639300F0A258552D535E8FF524F512 +:2064C0002580FF929E4F1DF5401998362007B6D028389D3F23FC3A01AB06452D078F9C19AF +:2064E0002EB7837DF3C6067447BA61B99D05A5105E961A80E15B651716619D8FFC6414476E +:206500005A81DE7923AE27F8D917A8D4318AB5EEF22C116D1B9BA30250545055A5A0E38F98 +:20652000A5950CE17501CFE913276CC93476D71EB323046C7E7F85EDBD54E8D5ED90582D73 +:206540009F2FB150F03DF70FFED187665585B9D61EE782816348A8D6793688E95D380C3AE8 +:20656000C28A00B3C35EE685F4C3D61519681099E5AFA018CA30EAB727390F13070D43C73D +:2065800077ADFAFE6BFA84DD11181AD566E7D127658E974DBC57E264F79BD3DC616D27BD99 +:2065A000C0514F6A303CE32D6249EB08E75C6F907111C7003603D4D34EF51595D61FEE1D9F +:2065C0000AC6E553CF5D0A136B2532463EBFEB3DD4DED15F567C30AB5DFDBA15D7D40C07C7 +:2065E000D04A883C5DBB27F0CD546B02EB542BE70A40E497CF4E2497DA0B9D7D076B256B11 +:20660000F33BBD3A4A37A21EAB13CC76F23E6804B943E3FA83CA985FBBFDCCDA293CBDD803 +:2066200036C9FBF9B8422031A7438250A742D2800998A3F37C1928914EFF0D2AFB7147B1B8 +:20664000DA41EC642E3C461F4259DB0A3241C4963B3894840EEB6BE5A1C7C3BC947D4DC4D6 +:20666000C96393CD6EF4AACBE23DAC602E38265AA6FCA42E63B7B196CA1A099B4A99B63878 +:206680009463D158FE3E9AF256984DC615F2944F47A183A3ABD1966CABBBBB3A65AEA2A0EB +:2066A000F007BE91392113781F213D3EC02A316EC5531C57F7B385F280913797FA7999B61E +:2066C000E3FA1255E345A7DCDA375E3FBD0524B2C0CCD611496DF93D161A50639195B25B10 +:2066E00042075B9F78BF77EC14939DB9AB51B7FC7ED50A92CFE9B1DFC000F1AC59EDCB73F9 +:20670000ADE9B8C180716EE82DDA9FAEC2E1923DEBA82F9EA1080FFE5E53940D39B9499F1B +:20672000B70D342007E70813D15514E69E7D5264697728266911D5BD4212CB328D5E60D59C +:206740003ED5B35135ACC2DDD5B414E2B81D6337C83EE8D9DEEB9E6804F693A78EA223DCBB +:206760006100D6AF3BFDA02FBA0C159E9B5782A7F8D77677614BED1168BC357DB883602C95 +:20678000D0AA0AD767D147FFFA1A37124A66D0F747BDF87B6B143C581459ACCD81D7623AE8 +:2067A000899CC33AC94925826F0402B3047983115582DD0CAC5C076A7AAC7D818026D736B5 +:2067C0002E0B33B68047CE841F0EEEE9E58D45D417DEA3A5468E825AC43F0FF4535F5533C2 +:2067E0008F37AAE40015C13CA378326B30DD8031D3154FBB12E2BAFCAFE8C22EAA86052540 +:206800008CF3727775837BA0F6E2520E131A81FF4316711F54F1838A93EDB5F389DE0FD56A +:2068200035C60608E7C4C951B21FB85A08A669928574DA2CEDA076B956C1C1561A71BDF1DC +:20684000B6F86899CB070FF47B884A3650E69D562E116CD0E67C572373F08F9DEAA34E7BCC +:2068600063F9C9D96C359264F74E6C7BC24704D7F4039DBE4FB9F30D71EABF4DFF9E1A708B +:206880009D381F94BAAFC007EAB41324B302D01B1A84735F4631644E70C522C430CBB5FC6B +:2068A000B98C9ECC2E6AA71AD1A5C09729A8067DC69ADEAF4AA0743AD419C4E9CB3871A676 +:2068C00055C31103E928E3A8116FAE80726BB4C758B954323AF5D3A0A1D469F99DA3960AFA +:2068E000B8E9FA4A71EAEDB9273DDBEE62B33A025BF344D18B032CA14365A515842159070F +:206900007B127FA9369DD11085E783D02D8ACC129632061DEBA61EC7F1AA139E49712E41E4 +:20692000D1BE4DD207437B92EC1A38D833E7696F3C73C02062A5E1829105F36EE17F250FC6 +:20694000EBC634888E42DA976FFC796B5C61AC5975875A13BA20BCF5AE0B42A6A62A64614E +:20696000E54E88BA6366A5564BD4A7E57912B13930AF417ADAEA864C291418D5BA00C022C8 +:206980008119A8EEF92D62273E8942AC5B00B002CB3EA29CA1E4D7D73005AACD455816116C +:2069A000177478C806EB299D00FB250F8A9DC09850BFD6068B2B875CA3E0CEF55C4B64537F +:2069C0003FEC83A2C68032B8C46F30D76F3606A72928E449DDB5A6AFDAEB8D4AB3F22EFCDB +:2069E0008F3352272053382C6EA3DE48EB517E9AA75CEAD142EF4422ADD88F363EF0A592F6 +:206A00008AE12ECEB86A536114895A3F643E4369FF6AA5EDBDADCF3D85A2651B6DEF24AC71 +:206A2000A00EBF96F0F048993503D55606368BA50DDD337B78F071BC4943369D28B24AAE65 +:206A40008B840E637A6219F8A25BA78F9BC1859E0A56E05E9E4BEF5C3F111E586D18A571E4 +:206A60006BFFEBD0DC59365D8D84C13D66637846F5A96536E74E5310A6E31800F1820AA400 +:206A80009598557859CAA1D97BC8BAB42C1E2D136908553885D6DFDBEAA172502B05A1C033 +:206AA0009CA8ED74A2A46FBFAB64DF1E3C974A646569554D26B491ED96CF041E32B1BAF64E +:206AC0002F36BF20324713E77C26461CE579126FB740D91CFD71EF669E254D12299095A954 +:206AE000F2C7FEB49240305EDC56DEDD7CDCC813D3A9A614239BCB04DCD3A88141B42A14DD +:206B00005C8F4CC13E189F05BC01D7E28F215ECFB25C159E134898E6E26162BF873C3D0230 +:206B2000E96B1060EA0D56354BEB22F48BFB2FF1192C2793F6E95EA661E1C44293A44FAEBF +:206B40006848D4C36645EEF9B3F2F387A00255AABFD76BC3A0A1530C8D48284D040860EB97 +:206B600070247192DC36139313DE5B81744838F3A1A9139FB847231EF32668561319040BC4 +:206B80007A795F13656092D02B6F1C1044E818C6507AEE14D42D4BDA7A1EF3A6F36663BBFF +:206BA0008FB122E53E2C02955AA4859BF6068371A8CE13B2218093A8CABEDFC94487328BB0 +:206BC00041A9AD4F585C9D56A4408D3B2BD9CF3DA46BEFDC364D7000A914D7A15FFD87B0D7 +:206BE0009180E1BDFF09C0567F9884404AEE068F879F58DDEE5D6D239B662FE0213F2FCA81 +:206C0000C7F86EA4F7C5B3B00EB5962CE1F9DAAA79A17641206EA06F73B20DC6A37FCB6EE0 +:206C200051805515B4CFC416E15FD15F6499FBE0A1A7EA877FCC9513D2C04820CDC5C8D1A3 +:206C4000533EA09FC43E5FA4147033200D3CDA8D49956F7067B946ED868DD73D267C6D4B47 +:206C6000B1A49381EA46FCA8A3470E2A66DF6E3090B7EFF064E96896CBE99F99F10CC6CEE4 +:206C8000EE6AB07F7AD2A0802F35C289D7881B39DED04159882A4CB3804CC16EDA87B7EDA6 +:206CA0009666A357B1F52144B1C3FAD635FFD09DE6F2E57D5BBF0012259ABDF00704612D83 +:206CC000B3AFB1EAE8BEB6AC1CF95E16AE6C33B31064C9416D6561BF3FFBCB1C83C064D519 +:206CE0004A10FCE1397B60842392D6E16E0852BD1759E5B9C97B3DF53C314FAD121FFCF6C4 +:206D00008B117DED48D0B9A86A55CFF3649B12EB98346F8B717B2C2EFD5014B4DD22970DB3 +:206D20009868C8D1D86458F38A28FE25C8E7184DF5E52BE0C0012FC7ABC146E908D68BEAC0 +:206D4000A67954F2EBC0065AD4C496B95FA4618E676C3234A192F3A598FCCB38221CEC50D5 +:206D600025AE1BCA360EBB6EFF35D94C5F616FAFEBF44F0AD4562303C5673239DF60EB0B63 +:206D80004F9165FE2B716F6F98EE1E11A1396B506893D3EE66493C52F205A39FEE9539BF3F +:206DA000B8C402D199D08899FEF4FC5250D731B3ECEE661C27019A0A5318FC7A500F5BA04C +:206DC00024CA1580A397A63B72E09F1E5420EE5217A5B6CE6730A68B976ED67BA50751C334 +:206DE0007DD542E79E1166C79DF5FC12FD364584E4807E3B8D7FF42534DCF102503016DDE8 +:206E0000D4F6B030C2682CBF50EDF9B57D7620AFB0DEB8E0097C9C9216F4AA27FC6FF5D61C +:206E20005DE467DE63F8ABE106C067316F872A60ECAD70E52715E623726427A81CC82777AD +:206E400012F73861D4EE8A720CB7E5ED4FB1C86422A52FF6E260419E29E4A42B7831FD1E64 +:206E60006664BB1EB2A11ACC9BDFA914EDD3EA362EDDDB01C91E289BF4AD8205CF0408C5C6 +:206E8000735D0CE8315ED0B2029C636CD351D149DDE9016CDEA1560709AC9AEDB27CCE1318 +:206EA000D3B0ED4DBF654241D5859190DC9A3151A79AB9AB86473990B20592743EED121CAA +:206EC000052E12C3E0FA89B4C1AD1E8CD1F87E2DA9DF78A4B3111E13E6D96C616177438A3D +:206EE000B35126BD5FD1056D6685675AF46E48699013F51425DBE04CD92776F965F696848E +:206F000081ADB90D3694B848395FC27C3531F7AD3ACD5E70A3B811D430AD366C9DE152ABC4 +:206F200031D3681A9A38B841E8A21347021415509E6F7BB41180FDF1409A2FD037DA05DF18 +:206F4000E5C6F9E23724C3F6DE5CFCC98880B87C23C23D16E324EC9D910251861A4946265B +:206F6000E3DD44DD309800E6050E9FEFAA5AA4086835BA03447ABAA27FED272B012C99F544 +:206F800013F9C891F9F22E8052E35558072265B3166B852ECDAE15AD3EF90C15023C32E3B4 +:206FA00056A459D52AAA1BDA32DD7131D4C9EB9D9FBACDB0D913ABD0925EC38D03ABBBD054 +:206FC000375E14B215CF95D57814D18CDE1260094353FAA3C5004A077FE4B80B4F8BFDEB95 +:206FE0004DA607A2FC5B4CE577C5566CBEE8A39EFE2F90CA56650D64F0C817D7CEB6FB5E52 +:2070000013703417B02B7FBBF446596874A66305DC7C2E76D0957DA777D44C2843ECFADFC4 +:20702000037EB9DCDEF24A30E5A712AFBDDF54E7C3D713CB823C2E68BF09C6D6EA398D8D5F +:207040003C4D67D82E23F97576F7E5798119F2E37D01C08B5908F6BECADE2D0C376B05E722 +:207060004BBA33700A66E89A2CE1307F4AC9B2470BBFBB99F0B6C73A64D67C3F9AB6B07B79 +:20708000D08C2209FA5BF7FF9906ECD3A4F21C3BA3D4B772CF2B8D54DAD6C1411C4625B46B +:2070A0007FFB1AB84754B76F7F5FA0F2DFE4F83E6F37FF2AC14427A434CDE6F1B61B4A7C4C +:2070C000DB49AB4D73B0D0CC8972B94EBEB9608210908DEDAF835FE3D493A62984690C9429 +:2070E000807EB8C2294617608C39A8A2983E54FE0A404DCFE4FD0E15129904DA62354E1013 +:207100005B31D923337CE0FC734597BEE3231F28CF946CC425F6599A719CB9FE0CAC8E97C0 +:20712000B83829ABB24941D0CC2DB65B87D5A73CCEF31F6BEB5465D9207C7139AA86525B4B +:20714000F9D0620E1197C6D660E5FF9D112BFE516AFFFEE0AC8AC35C0857AC25BA6A737E65 +:20716000F525A16B129C31BF7DED82E5265BBB7395F70AB7E73B2C0B0644CF175877F8A787 +:20718000BFE4BB39B7BE6E62CA054A266784EAB3304377ABD02EC2EBBB9FC69C473A773D1B +:2071A00029AD8154E33535F2099E320B78FA4F76CD3AC0C6F51BD97141606B6DF0EB174335 +:2071C000E85190E0709D99B9E57E09A45BB1721DE16E73004A09B0E3320E658E866B1647D3 +:2071E000EF62BAE317794394563EAD7E6E9D29004E6073AAFAF5BE54628992290A8588BB03 +:2072000061E9B18F1154DE9649257B8BFECB176B56FBF299EF8940F97BB822531472034F3F +:207220007B62B973F15BE12046CA6E766E2CA7BC546DF0EF94AC456CC775E8C6C53DA8CF13 +:20724000A82D960D9BCAFE52C70A90D0F525C4EAF741237D6B7E0392870E11AE5E19408720 +:207260008537BDF9AE727EF9CA6FCF6CFBD811F1954F32F1E87D81FD19F90503C09967D028 +:207280005C0EA37FFCE86EB4B6480999409690176E1DA35BEBD929FC70E14F68F92CA5AF4C +:2072A000D685620707D6368B0C9D1E895B5A344239B1B7221FB45D287626194E6B020C3525 +:2072C0003762C567DF1FC9C8C857CBBF4FEEA9059FC6B787FE5D243CF847FFEF418ABE3D75 +:2072E0005169491062CEF7BB401C3CD264A8E891F6810FE7ED16C73DF9507B75ADD570BA51 +:207300000D3ACE16B00514B363735DE35D0FB3A76B724BD026CF2A4EE372D0B6789625B3C4 +:20732000F450D68ED42DFC34F6C4B20C2DAD5281805D31691036A4827011B88F160D8CDB1A +:2073400008C4F3F7D0B8DE29798E719203D75B0C70E90C8C2EB636DF786E10C6521581D738 +:20736000C892ED66C768D87C368F15A9CEA9BEBC3DBB7ED2959B77E11DDB9CE1EDF9C3C5B6 +:20738000F39BF009D42AD9F1162A796641B3160ED7A60887609C1F8DE87F606060E9C1572B +:2073A000D1535D7064B0182A08FCA32DCD43E35ACC93D50BD50BD0B19B2013EEEAA4144E19 +:2073C000F022D51733F485576755F636B13F27C08EA1CF9AE41074136AA0E6609FF13A2F91 +:2073E000672DDA398BC0C65B764DCE52F7ABBD360BA1CE4EDCB3D8666583D8ED774C773254 +:20740000C9B4A320D8B35D78830AFBB63EC21E7035571B3FD05A32B9864658ACC52D784D7E +:207420007AE3025A9F71E1B361F863F5A9E8DA5A7F974FBF100A909FEA09B5A991952C1B4E +:2074400098C9796B81642CD00B1E0C4D64A662E0F07202FF41153998A5A40E2FE32C686948 +:207460000240003C7237716C37EC3B74A14BD3C5B5802B9D053ED49E6E4E8BB92378DF8600 +:20748000C02A84975B95199E3B412C2BF33216C191AB7F0B0814F76F4FF20AD9D6A82C4516 +:2074A00035D231C07E11B4592CF3E1FD7D06FA1631FA44A7B69B828403DC40890398920066 +:2074C000BB600CF7B2F81C3FA783367CD5514527CDE83768BECA507703E179C07FAADFFC57 +:2074E00092D08C8F808310AA12F3CAFEDE80796306721BACBF159581A0C03CBF3D5C3502F7 +:207500009FA323AFFE36145B8839AFA5B264E08D3213FBB117405EE9D9B181E5FAA9842551 +:20752000EA41EEA6D5FA3BAF51D9C8CDA10C8775D18A3B291F040F2FB14F4D2534EB415821 +:20754000DF6DA93DCA9A3DE3EDC89BD230880D481A109A237AFFD9FDE806AECAE4C81C8F53 +:207560003F67EB0C65F607118CA86BA4BE45ABE5999EC10BAF3247C329068929963D1F6FF5 +:20758000B0724DD0B139017E522D9A44DDF104B3E23C12F6957AB47C7DE0CEACE5ED0B67E1 +:2075A0006415FFD1EBD9B13F0CB8A26350DB6F4FFA71AB337AACFFDB508A960A361A220ED9 +:2075C0004491E3075093E7B1CF3C32F5B9666DA979256BC08F34FB515934B8F5A24E21E403 +:2075E000B4D3A8FE8B68564E196F68214926AFCF0C400C3B88A4AF9488951AD3D4B59CB1E7 +:2076000012F9D8B144FE285DA32CD78E726E63B1BD692EEA938E32F6D95BDD6B2FFFC5F2FF +:20762000D46F7E4A128922894524DA48BE0DE66EA6761A13E55F2D58EA6B2F34636E23DBB6 +:2076400088218FD6F32B00C4592ADC979999EE8D63CCE49CE46ED6842BBFE0E7DB94BF1449 +:2076600068613C90198ADBA7910AA273AEE87FC0B23D324D4798F90DD56B353DA41C329044 +:2076800086024FCAD19C21CD86FB1A282ED8EDC195FF79D7CE8E9831525CF234994261DA84 +:2076A000F132EDE4ED09BFA2EBED4AEAF6AE84B819566225CF9050E950699E8089545222DD +:2076C0006486A8E59FBD5BE640E238C1923503E97D2A98B5BF99B30573BEBC3BA30444654C +:2076E0005F2B597FB01441A2A2CE1928DD4E7274FD3C80C50BF48E9F9322C46B03F086F9BF +:2077000055AECFECC855ADEA4EE4CD4A6FF8B688C50B0E9D2E6E89674D2749F37F111F1B88 +:20772000F1B508CAC4583EE9CCD04BF0928886A15B8D99FFD580E1C63EA0423E6AFDC5C9A7 +:20774000898DB1E0207268E0F412280FAA464FCFFDAE5CB14BF2DDBD30533CAA8724D66480 +:20776000D3D7D6384E4126D0B8DBD9688C5E0227CFC767DA80A2FF8129E204179A0F5AB48F +:2077800089CB5180AD24232EB765C662BD1B45B9F54241514FD8BE9A1E91FF148AE8F8090B +:2077A000CF52C3E27459593ACE2503A51AA1FD77AA050A0B3AE793DFEC0AC6D662CEDF31B0 +:2077C0009DA685B7C72AC0A81FAA08F4FCBDA26991F73218D23BC4F2995964D89BC857507B +:2077E0005F3172741A1D84635D8097A8EE52BBAD323CC8B3D3724B22254CB5D5E8CAA7033F +:2078000050E69076ED3D2FF059229C1398DEE8AC8C4CC687B492C18CB9A015EFB2A47F01C4 +:20782000E5560099755C66607EF5F324A3E980FBFCB2497198CC471D06CDC815E637F6EB6E +:20784000C8EF1A313622868CF423FA848CF862BD0D64313117701498E74AD8B977021DDD49 +:20786000BA9BC08D57FC2528C36B65FBEBBA808CBCEF0707B329EA7813C40848124F88E0A0 +:20788000670D6E0B844668C46FA437DD6CC325F805273A219A64728C8990668BEA98FBF98F +:2078A0000B0724B95E38A9240A027AA11963FE03177E1C98B3B05F0E24A82BB46683DB9EAC +:2078C000C69A34A6926A19F06C400EC6DCF0BA7EE1CD9620CF97EF176AC20DC10E7C23B9B5 +:2078E000EF1E943067A825E1FA14D1256A2CD39D8F290CA98BCB15F29C9B5493175CE70C4A +:207900000DDFE577177F28DCA63021BF1814318BA26DBB8A70487919F217D50ED6E65AF156 +:20792000BEE0698313D8F55CB46E67B96957FC2D85CCB104AF512AD1F3DD6D9271FE6A9D10 +:20794000588ECA3927F9E59E67D65E8E81D912591C69AD595B683C99A5863F97ADC63FB225 +:2079600057EADE7CC904C99A11333F06108B2BD86BF4B9D54BFA8561583B7D9BC7B95A99DF +:20798000C8756B9E59A31730C58610A61FCDD54645D9AFB0C763F7587217428B0B45A33DDA +:2079A00011323AD01095FAE550EC042247A70EB16B88455F3298F574BE6472AF4C57E11640 +:2079C000F5D6BD6359A7F2F1BF2056F1109CDE2C07C9B1476D34DD140D3F928C51BC47BE27 +:2079E000BA09CAC52B1146AAEF3834AA94812EC48D9E80BE98D59D69153AAF78E401191598 +:207A0000CCE20CD0F81AA6D1C7EEE038454A7279218920EA310CF73BCC51E4A559567E20F6 +:207A2000580615A59502ED952206F5FC57A0751349372DB15DBC056939AAA9B87304BED847 +:207A40007C8F58A3B67C0E7B2A63224D738BBDF7A0437ED804CADDFAA1BA0D04D56C912B70 +:207A60006623CADFA468A8CE235933B2532DBFA908234BB189C00AC5AFFEAD3EC6734A9619 +:207A8000C74DC3D9B1065698A04DC87423E1E8678383E5E6581EF47840CDC23A907439928A +:207AA000B6DF96886B38F9A51A48F6BAA20361F463EE5437AF24A62337D978FB3FA706D50A +:207AC00036CAC329E6DB712206B28BFF4597B0CC35C7CB26A75D5C1796C4C3EAAAFB99DB48 +:207AE00000B2F04A3F836AB7A1E0378C1848D9C29FA5930F423CB14F9456AE34D857C978D8 +:207B00009227928541E43396D3E72D87C5A8D639E86C53BAB5957370F6CC09C8557E119721 +:207B20003493C48D7383A05ECA5144BACA3C8D969E3537CC86B21C04F9AF258FC385EA62D9 +:207B40009A24BD676FE141CE40CA415C99CC3BC87048B86B9B1930D682131B47BD16C92588 +:207B6000EDBB4D2B060F9A867C955879E2B206C8446374B5BC33661C40C786DCA204A26812 +:207B8000ED3EA0CE6054748F9019357A172FDE09E7454A2AA8DF3CB7BCB0FF8FC68143264C +:207BA000D1E38062FD246B1559AF4CE3E19203A6214CFF748196166618452A4C57858F6723 +:207BC000A66FF1B26CFE9086477F5A8AA7475149AF889FA098D9D663CFB50DD6C5C986643C +:207BE0002CA3D32FD50B404161DC8D0C4DDAAFB08444672AAEA90E6115859DC4BB3401915C +:207C0000B28C7FA3D6356ECAA9A74888D409FB7EA3921BF99501C53FE2E7E09E14252B3C81 +:207C200055AA59F3274A92EA39231CCA81DF1959EB670A1EB24CE54403EC54C7D8453F955C +:207C4000AD6FD33CB86EE6214CD12C2D1749D6AD707BFAC44E2012E82E3F9432EF2A38716D +:207C6000E2BB0A5C430AB1EF13B9AD4A4A171E74AE4D6EF9064076A596575DCE6DFDCC96B7 +:207C8000832E51587B666B377B3C9B91AFF8978DD4259270E4848E10503A9CFD64205C4510 +:207CA00009CB3D2D6CB142E9FCD22F3D962AE709CE4DDA13507EA419EBEEEFBDC61084E6FC +:207CC000D0A2CAEDB11037E4448781DFECFA9FB26E6446095C8C361943C94E9A420A6EAF88 +:207CE000537BB865F4C5526DDBB1580CEB5A00E55EFCEEFE6F36D2F1F77AB01B56F5EBB235 +:207D00006FDEC612B81174BB40E527241FBEDE8B470C8FCFEBFB16E587B10A5F94A40F27EF +:207D20008009AB7E03F1C8CF22481882D346D6A7948B8B89083F9834858DD2BA6D93E56043 +:207D4000F77194390836E93DB2C1E38AE6A9C1406BCA6B68EA378DFC0326CD9923A5CF69D9 +:207D600090050653863F0874269211663DD1A6C839BC7371635ECB8E5D597F60CF10EDD6FF +:207D800043A1EA9F46D6C3B61097247C7EFDC6D3C76F3DF0471171490F403F1C2DF246857D +:207DA0000C1A37A9325E151FF37215E798CE249C278A85890BBE312ED758671ECB11A1FA60 +:207DC0006A5DCF517C1921E81BED40BC8E67F8E22894E0D5D854D4C8870D457B6EF4913596 +:207DE0004620B3FBD6ECB3ACCDC5577F6FB0A8FADF1654D9EA9041FE0F814B8008BE091D03 +:207E00008A7BCA8E50F8AEB151B4D26D8E87449E390E13AC5289E2B61F6967A4F5EA3FB742 +:207E2000D35E8BDB9BEC42C147E2C283CA29EFA464B1FD5E5FF05E02F3B979233ED4251778 +:207E4000035C73949451FA6712AA9DD77F69F526FE29781879661A4F0A353C3127F7BBA31C +:207E600087B354A50198C4F077084B9523B44C35DDBA7AA5FBD2FDEE2315F7BC202C16BB55 +:207E80004055BF7373EE5C320369D75D2D01635DB03F839B8066FCAC2EB058DE23C3403198 +:207EA0009FB67E2688DC4672CBD847DA0717492E36DE13841AEAAB9816BDC7A797ED03603A +:207EC00047E860F7381C58FA75BB9ED6EC1B061715C9EED95066BC5E9FC780140D2F59DCCE +:207EE000EE98EBE8B5CBCA6B31212E6B2854874E4DFE91A3E39308D2B12730E6297B7BEE6E +:207F0000F87D9BD65B8B5D267A35AFE15DE84306D3508347A4A7253505DAD5F4D8916FD360 +:207F20001D87F14080621D1427B0EFC922C3BD6FF23B4E7B5976EA35FB9A34D23E0A0724C7 +:207F40000CE4E641797B38CAFE4BF37FD3C1229B4CC49F0AE9D78B29F9244C5CF1E76CF2E0 +:207F60002E32084C9A7187E1CDCBA36432BA0E97D5AE7FDF6E01E5F447CE28150A8D7D8D8E +:207F80009DBFC3DBEBD4ADE4523BD0C8402E68E13E1D9BACCCE6A567F0A84B39F97B6BEE72 +:207FA00037107890E3263E554120C005B7E4B9E0E0CA88517836A2EAB248A2B8B2F0907DBC +:207FC00074A5FA13E286D17C667F8AE81C54C6825A74E57D049F57FB3B88B92DE72D4C7A0F +:207FE000CF6F1D53E7C155172264FEF67E661104DB56A11B12CD3D2E4523F46E25584F354A +:20800000C5BBE53C4833DC7068C37D719A736AB113B85E77DD609A0E49C158F5A05335892A +:20802000CC35182E5B490DFC6D82A7B0CC78605DFCC528FA58732015E69877456C4C9E2072 +:208040008AD7FC5CD68C1CC1873D76A365D01E3FD6DCB3E56DD6B01F76593F48CE22781986 +:2080600032A5FB289111C349B11DE81756383DF3EB089E4908DE639EF3F1DB8E43AE8DBB86 +:2080800024BDE5BA44F9AB1DE176F82F706F67F9827D2DAEFD9F2D8688956D02C56110DAD9 +:2080A000A2450A6A4AC4F67482FCF418269D98EA4EFCB894EE33FAA15BDA89B3EF4C187C8C +:2080C0004DD4EC051E23FBE8FFF0530B9A72D619C1A91BD2EB50FF15AB5CA4A00AC84D6AA8 +:2080E0008B227552F680BD6BB1676F3D744F7D849DEBDEC61465FDC7A4F85D243738C13EF2 +:208100002E568258E25C6813E502D368CB26ECF7A5755215B1AD6FC3F69110040D0637A2BA +:20812000D44001BCBC16B5A0318F2D39F7F3FF606B680638E2A46FBCAE82DA734179AAB67F +:20814000B8CBC12AA43AB96EDAF4AC3F76F5962561A715AC8727EE8812B52E1658A29281C8 +:208160000374B433BBCE0836D26585F1B633B6E7817B11401C81CE7A86035B5C1BF1141FF6 +:208180009A8501AF567EFF53491F09FB6A1F5D60158D8D9C8F99413C653DE24C827B8B7000 +:2081A00089A7F78E64AD201715D23CA5104FFA3791A12605BF764AC015386849FC0A702238 +:2081C000039842DD2DF498B28AB5D24A5E9E8F8F4589719ECC03D87AA081010E142798B054 +:2081E000BC91571A131A8454EAD56D01D51CF10C15B586B7E810577C3B78BD1A85D240119D +:20820000A3155B9146A67FD510F5410D9D840A54D5BBABC6B6394E355C60DD84B92BD293CF +:2082200047962D6362BD69D1C7AFDC1F14D9BE6AC1467A1D7CC6C5E57AED81574C6A45AA84 +:208240005167C8C834F467DCFE041FE063E179381F313DACC1C4A82B9B8B35404EC9D3510E +:2082600008EEC99A057D2CE4657E6ABC36EA4E36F94A7ED4DC68F29B10760C931415CEEDF7 +:208280007FBE6761C6110D70C5A3FC479AF792F2FA11E0AFBD40D3EC0E9AEBC11AE991DEA9 +:2082A000AD247F04C9C6E6E6968D630027A134EE073D7774715E556DCA957088170CD5711F +:2082C0000FF8DF546003F221159F325703D6D213847E3B38674384E93FA570A07033804907 +:2082E0000099D6828FA90FD4C5E61A45314B0809AEB6D14FC5C1639FA025AE023D22E67F96 +:20830000FB55D0D9171A77318D1C86115CF7429BB3A667105000B433DE8C6BCF5EC09B9B1C +:20832000E9C4F0EFD7B2B18107455E0643A95B706B5B48E55E180E6C5A70613FBE8FF30DF5 +:2083400035C319E54D44DB981C46FA861E7BEDD728CCA723D4A133C80C54F6A47B9A7E76B3 +:2083600024FCFE7F8F390C21511CE7AF2CB1AE71A30CABACD488DF6DA777E26FF397625211 +:20838000BFDC98353200645C5019525049F24DD2E0FEE658BD27CB516F7CA24C628581833E +:2083A0007BAEC58F93E287E1457C63FA2A5366BFAE1063360D5F2166CD3397E601BF9590F7 +:2083C00047547B70609BB2E9244DCBD08E1FCBA37A61A79346749600CE9E313DA972AF153C +:2083E0005F65E08F1BF8BFB271E23FDBE0402B6F935E9E10E57CF359D04BF2E3773AAF7192 +:20840000E9D18964198E0CE9FFA68F07774AB39D6F8E828271BDF601A85B86102B59FB7A15 +:20842000DF5F5F018D0F353424690A360110901C87AA82A168E9BF6C2AD9ACFF06B07D322C +:2084400091763F36DC291361D6D1D26AB68E74CFD348C32159D6FEF61770ECECFDFD3FC83B +:20846000F958094AD5019CC5B787756F2814B05DE90AD8993BB02ED5E107F1A84E342B1422 +:20848000C33FBB8DE9A97574566682EC367B705AD9A1CB648A24CF1F1D1481399C13FF6C28 +:2084A000DE2F265824FAA99E3EAEED0A37E134A58F688A2634EA5D6F2BBBA3A6676F9621AB +:2084C0001D78754ABF889D30D87AFE4E5809C5B42D3F83E99F5651ABB77F9AB939944E6EE1 +:2084E00083F86A94B1E4F5A53A5D8F05D67579C8A9203758F73E1D4B104A1C4C7E708CAA42 +:20850000F077DA9CFEACF45CD1F0008308BBB44ACA15D603CD587710CAACFD9C93A20C7457 +:20852000ED2C9A48DEB795C092101232D31926CBB4D4954EFFA64F4C78EC29D0934A43D497 +:2085400042D79F4796F14F6051AF505B44E82E846E4C45B7945E909AD302FE6E67E59E5709 +:208560005742594834DDB18414B72B0D9B0D17063729711C8D3B7D2820295EE0B8DE8C7A36 +:20858000327050DDB0F94D9338D89B53027696E626EE8C21925A8FE441669DAA533ADDB465 +:2085A000724EA7C6B88096D62635466811D032E30C4D4A1C55AE40E9B24DE96108E5592F42 +:2085C000B78854058E915AEC3366592F773971A73BEAEAEF3086416E6646E317E86E6C4F9B +:2085E0000DBE71303D3A5F2666CB3BF07D12821327CFD1CE418674B5C0E6138BA094F95746 +:20860000D79F47B1F5DB0BAFFF04E4F107739D4E05C36FD03E247F2FFB155722AEEB21408B +:20862000EEB649450B42B811FCDDBCED89286B469B1F8F10CF76687A0D6B99C353BCF8446F +:20864000C0E690CE4C2FB0E98A6ADAE42AAB6B7E668FCBA3900A85A761E23B16FEC223D022 +:2086600017F4E49F28894370EF5C32360C6DB8E8969D67C0C4DF07BCB2433F9192407F273F +:2086800001A56C118E6E3988B28E4E801F9088ECEE65348E669DD63B61EFCEA8541D046AFB +:2086A000166E385FF6431E8F8EDB2D362A72B3BEA05A79E18C7080FFAF176CEAF18D2B86C6 +:2086C00095855EA3415A8DE50C2504D15ACB55ACF77C7B8C7E740B24964ECB82961F432B57 +:2086E0007248EC8DB4028CE12DDD150593BD9D59635A6A2544D6BC09B03C57159DC9A02C05 +:208700008DAC1B92D8E8AA830219A9FFD8ECC50996884067A8D5F49FE78981533418B6779F +:20872000BB5D9A2F1E6D393DA6C250C2399C54ACE6BEA8F40FF3F155DBCEFAF19F3F3D5C75 +:20874000AD877B460539E47B6660CF5F4B5AB194E33D28C5AF50BC7B9A8A9713FB6C72C2FD +:20876000C2D29BF82F5B7ADA347AAE0DBCDEB84D548391A5A20AAB2DCADFF3884D55D1398B +:20878000E232E96F216CD53C19C55636EB509C19FD32432A830402DF0F872402F958726290 +:2087A000B13736971CAC18927F870C9FED2163737D5BFC6EBBE5F6A5DBBBF66CEA6A2625E9 +:2087C000B8E7B4BB9C5BF8596D3A4A85C63C6BFAB4047822AE11A1A3634AA8D0AA13B65A1F +:2087E000ABD6F08DE5D2E32EBFA7EA1FC80CAD51BEFD128E2AFD07E7AAD1987B95F725665D +:20880000C7DBC621C4560D7DD5BC0B9F2E9BB281C83FFE7773DE7EBCA47753E1408EBD21F2 +:20882000F7FAD3456D4D4389BD8118D431EA253958F81A44B009EF4741EADD3B36FEF1BE43 +:208840002296283B8BC2AD49DAD1442A2C2261E93C3FB0E67D322D88CDD70447C8783958D4 +:20886000163C464F3F969DDF0B3DC74878764509A65AE8E6CB2FEF2522FA33CF16B0B24E6D +:20888000684796A16DC946ECDA4DFAC41CDF726316C78D2DD925CCB391641B925C1CFF3177 +:2088A000A4B7E665FCF2A7E546115757B2C9FE9DD90D1DCD382CC1CEEB28955C570104DE7C +:2088C000C884BA19E3E341C471469B7D8DF611386481354509D92FC73C9C70324C6F09FCA2 +:2088E000044958309DC311DF708B3BC153A1CDEFC0C3DE605CE272AFD6FFF36AF43465C508 +:2089000023006C0CE3AD87A226B0FE42E5C89B6E24AA914A87AFACD38747A793C9A8736D80 +:20892000AD7A9D80FCFE9CD33DF9B818AD44001A8D5518AE3C416D6691BBC6C2BFDAE3D55C +:208940009E946BCD9EC339AC6806D764B4E884AE40D82617EE2A37F07A0BAF20120494203E +:20896000FCC95C2DAEB90B4C16D52EFBBECDE63CF572D1EA1C4645E09913154B3948DA1208 +:20898000BD149372BF5C66BF9213A0905FC307D4CD25CF1D4FFAC0BCC57A965FADED1F9AC5 +:2089A00066434A317805954BD4CD2FB0403A6D4614373F3DBD794A0B67A9818E1CEFBA0D46 +:2089C00055394588D860D1828322F17EA77AEED389B840D7158B65362DC61EE1AFA4877BE1 +:2089E0000C77B099107785BE8E42C51331AF1EC1F8B8A960EF167BDDB834D94A2E749D8294 +:208A0000A069ECEA97C32CC00020C905E94ED886878689E2B2E8115D929ABBEA04BF06BED6 +:208A20003CD03B2C87674232C1A2B93DCE4B7F805D291DDEB8A07A6C2CB7E661966DD9E14A +:208A400065A17F0679A683FAE123B0CD2335DAE6A57664B7C41D253002840053C80A5BD311 +:208A600066FCC7A669180A5D61B3D6F772422E2410BA56D479ED7D6938C4BF23DCB84572EF +:208A8000CAC66134D92723C53CE903AF8F591D4541DB0E5EF0FDDB3B998BEC16518A9889FB +:208AA000159B6C3D297EAC380068F78CE82E12C832816A83B52E605D037238723E89E825C4 +:208AC000CED00A419CC719880C19D9729D624BD886CD3F720B7590BDC193097C6F2A364C52 +:208AE00061B68FDDB17CCF7B6462299FCED71A970D78558FFD705C048F5FA3E28C4D60F5C1 +:208B000067EFEC20B6C400E22A58543F2F62378314F43C55A30177FBD0F2094820E503D598 +:208B2000785BB19504D6CF5F816A3A34CAF8F4581C10952E580EBF07371B07FF9A817F0C94 +:208B400062993D0694D56955FB6F0F12FCA52408A76451B15E39BD3BCECCFAE377DF30635C +:208B6000F850D0D538FBDFE428B7FEA3D4D2A292E0FA6E8BAD435182BB813A834528BCB64A +:208B80000E2F0A19BC05CE821E7317DF6A6F21C703768731E7761B5D1BCDB315EF792915C0 +:208BA000D92866199C6659FF28E22D5DA8890AAFFA2098209F14FF9B982ABFB25FAC71EDA2 +:208BC000F8ED39D53C27B2C9C9E18F7A97C159386635E254F440724A1D8B1FD6CCF9B0E075 +:208BE000405FAA7A7483016507D862F353DF7C54FF792F75E664DFD9D880DC55C635F6790E +:208C0000AD7C64F6CAD292966F2DF3CC640761F0E4E255FFEA593C659793E38E7A1D503C3A +:208C2000A761D56825F9FB9E9427D343E1B818FA8088CF7A37688179D85C0504386217BA2A +:208C400012C7EF34AD0D0884B4E63297F7D374D5D42380D5B899CB2EF047EEA39A466E8B25 +:208C6000A62709873502FB2B2C50C6E4D155A9C14A2712066FEA36BFA3521A1D0831310611 +:208C80004E18A1EC09259CC6D75F1E3C3C1839FC8B0147C344C9A6D2789AB2F8F9AAD3707B +:208CA000A00D17D9B7A2C091EDBFB8A7FF15EF88570EBA9B06AA621921806420E780C5A6FB +:208CC00001F106F04F1C6CBB1F126262930AEA55F69C680DC6B31709DA13793569B38FB6AD +:208CE000DE82AC1FEA2B55BD593BAB21952142EE17CCE475A44484654CD020DAADE0767046 +:208D00006B38B1BE7450F233C33DF6CBE6789FAE4F14AE3952D830010003672D2C139A7C5B +:208D2000F3177A0B5B37A6C99090E75F406E5DD090F69105185B1D52FE977060244C1E94DD +:208D4000F3B6CDAA880D1384AAD1AA050CDB2CF21BEAF975A23BF1F65398E3C02F7129A664 +:208D60003317BE47806388A4A5DFD81D4AAF06CBFAA170F067DA4914EF787F0F2CA705A14B +:208D80007288B0DC1813AF16FA1DD154705314D6192E98E4D8A432B089C6F4BB4E084E733E +:208DA000D900F3905403605EE2A2621A7ABF93C81BBCA58EFB9487D389926DD0550787A2DE +:208DC000EE5E533B82E60F4505FC3BD75BFBF89799D6A925A1C2B766123E52ACA4E1D71589 +:208DE000E062C52CF08FE373CD12522B26D98ACA9BA1632192FB35A557128716156E59CCE7 +:208E0000C443D7C1AAC0B63CA6FED54EBC278D30C451F28231B19D4659E9336A4B1580459E +:208E2000A6C4C516EFACE7DC87A9097EC3FF01C97F3104D50D4C39D065F222151C768204BB +:208E40007F43DE6690CCA1434CABD96EFD0C709F422679B81B2D0FE1F8B807FE5D843B05CF +:208E6000152942169D31B67580F6075DD3E280273929D4A4B8986EFF5ED8E5D3D79180FAC6 +:208E8000803D04E082C5806C051257E9B44E1FB906AA974C2D7F0FA6F63E933A92AC97E91A +:208EA0004D52AE05CFEBF34C0786E6ACFA3B266316542AB6EB5EE3CD4C971B2737BFE18BC0 +:208EC000786DA11FCFAD5C6BD98DF318AFC1D5631ED3CD268EDEB61A531016ABDFF5EEFE8D +:208EE000622B4533D15996C00496D57EEC68BB9FFBA03A5780A02BB8585B0F38B443E20050 +:208F0000E95A5E8302F822F7BE1C7657861D1331D30A007239DFF17A7C086A485B629A0528 +:208F2000897BD431B62DEC7B39E1529AAF29524FA73610FADD6650FD52C6198AFE235A6E44 +:208F4000D3DF5E3790D0D924D6C274A425A7E4CF08DC4C638CE01E8F13725FC6FD9294BD08 +:208F6000468809971FB8E79138BE5551868D9308A76EC63D3F4AC01205E158457FDC74FC29 +:208F800007E3FECD7905C2835E53F1094D68967218B9B14860E3E066C474444E1DF8CDA052 +:208FA0009AE5A69A7AEC2DF9E39F3FB4A87B4722FF42AB734975628AB0ACA15786E750301B +:208FC000C25755AB3A504387AC2B1DC46567732D2451D3385414E3DD67BC9B92C360AB1624 +:208FE0006DC7EA795B8C3B6950A40A6845310066D2F6CE74E8397C4E5B86028CCDE52F8E3A +:20900000EEF5501EF242C4E7F54E2D2B677D93F090608DE9025EC0127CE9AA3BD2273451BE +:209020000F5BA5B193D76EC1F351093D111151DDD4889EB7137507A5D6892FA1174FF0870C +:20904000C61CB1B0FE9721B0A39B27468E156186B71A5B940ED58274F1A35E9DF658ABF61B +:20906000E4AAC41424781F93A0BD8416D6A47875F96AF43E3BA9226388C211D56DB6092A5A +:20908000E98DEF425A57A64C60FD1D36DB41E8A163713BBFB606C4A1106809402A631ED105 +:2090A000C3A8182F117BBD0DFC6BF4CBD5C8264327BECED85257C50BEE0F48B65146B6BE72 +:2090C00030839349D426C3CD8D202465569891DC7E23B5BAD8B3FFE24721A1AA7651331E9F +:2090E000A68452334DF7E0B62CED120FCF31D08CEC8DDC6510571F5C864D90E45A72F56D40 +:20910000BD2B64B76AE99D3AA79F22FF72C39C76E3E4DFD63762DC6EB276A0663F653B68A0 +:20912000CF865599A074F3186ED55012083E4FF25E14C1D76146399470AEAA99D45841C293 +:209140006F7C12A0123089E8CDA73DB18C95C346E31AB9D4D2DE2BF8D4D25B0589D94C65BD +:209160007FE620AEEEFD5C1F19E99C53E638C13B78EB0BEC53A319965F85215050B5C2161A +:209180001B30617FCD0B98217672F3184F9E8960978B5D514E7381C429983E4EC3DFE2A8FB +:2091A00038A42E3663EFCDCEDBC645378480A813C131F40D7A819992A75D1AF425BE75B86B +:2091C0004E73C1DD660A4ECF866DB50075AF66DCA58381ACD0F9EE5C9B5A520194D66BD23E +:2091E0003A8F26AC71F6507E27F0C58B14AE987EC63AD2B1B6529D3D992F063C677925CF1D +:2092000060187D86EF221F6EAEB4D624B029AD7FC71429A68672B5EDB384D10E2DA8781914 +:20922000CC9FBB60B07A11E233AA170A12E82C5321053AD1256C3422582D31B1C020DD5C7C +:20924000ED2BE8265582937EDC0D5612AB9FFD6376D56766A2D0D7110FA5EF1FBBE9A65E29 +:20926000827DD9973341AA61B3866E6F0EA829809595DDBA6BAFD9FD87F5050D65D4BE5401 +:20928000ACF4560B63DB12809E3B753D8909BF8699B070CD3AEB35E11B9986947C2BBC7831 +:2092A0001F4A3BBBBE8C40470DCD491C506C069F25D054AD5B12037064EA052614126F9268 +:2092C00031C76287777FA610BA46D631D644B0125682410CCB9A2AFF501B441D088853A616 +:2092E000B0D279F87AA2E9E0D705717F1D90294DA02033F5FE24A487C9933A1F58F871F804 +:2093000010FF68E91FB371197ED12544B929304D697424112273983F65E53C32AE1A44BF79 +:20932000D0D79EBA963071800E2B600F6ABAD479F9322044E37B4644EEE51BA7BA42C4236F +:209340003D2A9D4A43B0BE4C18A7CC0E7C5A160D1B25009B5E775DDA4957AD4FC36F525CCD +:20936000035B1A808C1FDD7D8D0D032B5FC145B3E1BE36AEE4B3FF02C51E19F1E368EACA09 +:209380002E66806AE65A3DEF254D015FD964F24CDC60754C0F73AFF0C29BAD59092BE706F4 +:2093A0005DB30A3FA906ABABB715A8903FDC808515F51DAF87AAA804133FE7EAE9DA08ACDE +:2093C00037DE0ADF821CEA60A62C170F39B1E9FB696EA6D9EB3E7E29361D5A473B87593E6E +:2093E000D4F647D6D8B5B3288FB337144012F08582E0EA94F02B99B6BD23311BDF332BF126 +:209400001824879D025078E092508D48FDDE9EA79B0FDD4E80E02D77ED85D643DD4B251B9F +:20942000517E125B19C1999ECED27B66880A6547E0EE34A34D252576CC8DC7C827B18EA67A +:20944000A67FC38E81DACFED3B852C47469F884CF0990C8B1AEAA7FD719AEF01214A36959A +:209460009E00CF61A787B24DEA66E9A1FD7581CC7FB75911BB0175AA349D90BD37D8BDAD46 +:20948000A177BC4BD031DB301AC4D58DFCDFCAB13C429675C08890348CB7172A0E28197D26 +:2094A0009CD63EC42BBB02A3D3B98508293B6947E24E3255C49C360DEAC944B4654691003F +:2094C0009048ADD21678BF41B3DB74650FF380848A0813FD1742A2161D627DB958E34A123B +:2094E00042A7B4B56FB7A3FD06B94414220D12190FD91939E77926E02699A0D403DD594D8A +:20950000B374D6931A51286C450C56A4E990925E58D7A5182FC57B7AFA448F6EA040E9E54A +:20952000A6448DCF1FB467829D49FC8489E8DB372751BF99066582BF4ADB1A9E122D619EA9 +:209540001D1BA621B2699C9E155C5198AE6D4989E18C0E391E42D785BFC65E58876ECFC23F +:2095600007CD5764580DCFD86B8D7DF23B72FC32A5F6CAAAC497FFB2B000F7213D1BCE21E4 +:20958000555A834420C671B0CAEB9BB533682DE370180919693F9671BFE6CDD22B924244BE +:2095A000011862DE13FB6DBC26ACBF91F3CED5AA99A9CFFC70C955D8DCD60247BE5CE18AC6 +:2095C0008B9389B90A3854CBE547EF42DCF1EBB06194AB7AB368C75BF37287119C022C2CBB +:2095E00088D0582342306EF0AE412D9FAB9E11E7AAC0DD681D88E20163E02AF790365528EE +:209600001AF673950E655FA76F6A960770483A728BF29DE30405BEB82FE158DE90BA2FA9FB +:20962000070B72613C82F95F68541B6CE8B57D82D51176E129F164E66365AB8D9100E3F546 +:2096400098F74DED5B92DE1A37BE2BC0AB2E8AFCF993C7ED6D6D2CB5EB10DDC6BE2131C0B4 +:20966000DA6EF2815FE7248509D1E21EE774F66DB5FA8B9A8A52466A4FA93B373D8D345789 +:20968000DDD36D84577B589E95E1B528AA42D98FA90225C2B4D8C32D61D59867D2ADE362B3 +:2096A000DBBB3ABC9551977221FB266722FA3F59AD09AB574B21478F61565938B591516C8D +:2096C0008BF8CF911C0CF7F7FCC688AE25C262025105809E3014823B5AC0F33A99929CFAD1 +:2096E00014EC84E1817DEDE22BE8E232F93C3E967497FCFA0DE2B4CBB8EADEE1C30D19F05F +:209700001BF15CAB4C6D4BBBB336B16D144992B42377589D59083E3FA459E1CEBAD5544988 +:20972000FD896F981906DFA5AB38CE1451514D8896347ECEEBF3C6A18042DF5FDE32C86525 +:2097400089AD4C35F3B3FFB4CA8A9BB513CBD7C8819173926EA6CAEBC0A4AE5CD6AEF95BB2 +:20976000EA0DDBA5D4F570EFC12F2060A35F6775B2DEE139C550BCE58FF1DFB727FDBA8721 +:209780005C1C784C2EB9B445A9CF7713C18E6DBA64966941D5ACBFEE6F7826F22123A589F2 +:2097A0001948F1FBD136AD5A8818AE14B60BC610D13DF46F6CDCE6CB4447B0FADECF44FACB +:2097C000B74C5338B1E0754C53DC1A2E47A6429CDA7C4632113149ADEDD7DFAD86F16373C4 +:2097E000CA0353B74900FD173CCEB85211449E7307E74CF08F7B814ACCC999C66C76EB59A2 +:209800009505B4F528B35192BFBD756D01F8CD0298002BB3494D6136C8992064542B98E0A2 +:20982000A2F7CF37A86106BDEE4351AE2D660AC1A4753621FB3D6AD10A9E159683FD0B105E +:2098400083874CDF0404D6681528EF4E274C2E3A580B26A12CB35A67DB4AA729119E7DB499 +:209860009D64E30DCB7CF59D84F9CE32CB63ED358B823F957A67C96733C3DACDC7F3EDCE4D +:20988000AA45F55B1018484472F6015E6B0F4825BC27415EC080E77DF6192AC02F188D72C2 +:2098A000DF78322B9EEBEED5B9D880056D9D0E25FAE6B755D6626B7126D62954BB4017A327 +:2098C0004F1D46BB524224C01DDF1AE54A9311E6FE1A8DF093762668DC1E9842B332D1DA44 +:2098E0009F885B2B52FE537041DC87C1BE2047DB28C11CC24D4134232FEBD4F6011B6564CE +:20990000B449F59BD21A5CA8E4BB580DFD88A388A85611C2109F8493DCC63583D94E9980E5 +:20992000911B40004A01A69E7F731209D8185758CF4EDC33C4069D08335B495CF2051FF428 +:2099400072B14267729AB14C62C1A5502FF0D7E5F95B076D5D704B5E9A25634A89893BC97F +:209960005C9FD73F4152F5D0612ED8924CAE509C8FFB5D0F98C946EB11376212973F02592A +:209980001139CFFBA8885254D4F60ED8D10508912E18C4030F9D0A8581BDAA948DA874C889 +:2099A0005A4A0FE68AFB6C7E101D746B5F26ABD9C084DFA2C51CBCE4F8B6AFD2822389A93E +:2099C000E4EDDF6DD643BCFF6A2237C32B97A0510FC8932749F2D9D9EEC5D061A1678D89DD +:2099E0008B298A3C93785E2C42F3221E00C3EC4AF176508663FBBE898615035A6E3BC48122 +:209A0000D729502858FD3E3D9B49E151D8DBFAA90768E3558C4BC842635C87B718CFBC3B2F +:209A2000DF5C597012ABD6105868E9410D2E306F6B7D636F0A3C508D2F47628A9C3A018124 +:209A4000AECBA3973B8F5303704599C42E0570E702F7A887646CD35C4C18C56479488EF79D +:209A6000E4EE8E0F72FE1C60933A03E3CFB3F497EEE5A24B9E1A2335AF89539B8AA566330D +:209A8000178775207F6039DBBF66F25514FE1576A9146F43267443E2EEC3419958C8478AED +:209AA000D86C341F11592AFB0D61890574D3BF2B65275E0237557436513F6292EAAF3B9D3C +:209AC000806262B4478ECA9A1F5FD488466DE30AF3EAFB148DDD0CB0928594838168FB2295 +:209AE000EED5546277FA57F383A2F73A9A6E52FD7362772244D40ED8B4C7D65030F92B0A1A +:209B00003551190560A13F67D313EC5D5EFA9E3A489C6185F7B9626E2863779CB72CD48478 +:209B200068DCAA18AC4B7D9EE78BB7C6943A257E1B28B33BDE14CFDB433AC3FEA4DFDB4FF5 +:209B4000048D1C2D562BDDE4A872040400770DD5645FA0661F5BFD2F58A730A3ED900EB6EC +:209B600010A84F037FA8B6D954C7FD6DBFCB47F3C71D185ED94D6B46D5DA12A04A8CC7C5E8 +:209B80005CC8436B0E3B88BBED85D68E7C13770FA2EDEA6FACCEFC2F7F02B045ACCDA0B7A9 +:209BA000BE456400888E540266A17E1B3A42B5C90A3E2AEF9A36204294ED3C146C65B8DB70 +:209BC00072BF5272979FBE99CDADCCE1539ED56EF79755DF440E0C3564E5782C3D6D2F9FEE +:209BE0009977623BEACAACEF0C532AF8653B716A97CB877B378902AB560C860D7008DCA3B0 +:209C000079DBAA02019A9E4C9D8B314798F20BDD1310E0F2A707373A1D720B43CAA725B96D +:209C2000854D075273783E8CD0EC2D060104DD8327E500BFC27A828184FA72639C080BA044 +:209C4000EB300F794677A442D5139B74EC4AEBA26BC96945C341522991D996CB1A06F3972E +:209C6000D2C8EA880D2B9B801E6E631E73CD3546FBF7B099F3CB76E1648CF65D931212185B +:209C80001E96D2E20ED6E1DC4DFFEB788BB000FC56F5612AA7BC589F2C8066A55E28754FA4 +:209CA00092FCC540CAFBD2F95E743C0179EC67CBACCC7CCE93C91AFA78615E01C38E2814E4 +:209CC000AD2E6FF7813D19F6E925C323D029C117F1E13ADFB869E91BD95A4AC819F68E7946 +:209CE000BAE88ACE005E6697BF9039BEAE22F6A877DF4F56DC1E97B5F80E5C7986D12BBEFF +:209D000068A9DB954E26C0291C719784A53A5C1E2E29613295C05C5DBD016EB79930E220BE +:209D2000BA0C0B764E4B12646BA3CF88F26151AB04B60721B8AAE14749E4114CC5C85CDC5E +:209D40006511497F6242E23609825BB587D4A6B36D591A767C5C8320866EDB83810E218E59 +:209D600039DD5E5AD02E56C3D11D2402F69FAD13A282EB01FAF2DA8F7B4E44CED7A2D5897E +:209D800060AD5AD3815BC067773F68802237CE1E6054BFA21CBEBB2E1A1B8C87264F68F4B2 +:209DA0004509FDAA6AF6261EBA482D6E68707ADBCAD7BE06681C6FE8A028F5EA08F1A06957 +:209DC000FE4428B81698F1312EF75482F4E755BE2F6773501425F147926FCA843F1BAFFF87 +:209DE0004E78A4C02768EFD82B587CFE2AF8CA1FE4E7A24EEC990A098F6C4A8BEB7656C63B +:209E000042F60CDD38FCCBFE0ED6086011EEE463A3652F2DD5C2A21FC487BC40E90424037B +:209E200070E7C1401282FDDA2EC16505101436562BB87746316F5440E6EF42D25662ED9064 +:209E4000FE3207E9732B5245554AE8E88C1B925B8B4F6A1808CB328B18E70AE290131465B7 +:209E6000184CAD6D8A5BF0D6AB48B6D113B3B97BF2EE25C57FE9B3BC61E63E779D1EA82D18 +:209E800019268A8B90A130D8AA8A7C8BAA668B4762A0CDDF7D8320DC7227C498A11CDD5D82 +:209EA000FBA0C9A7536D881C89E63700451BCDD25EE168743EADCD8715B328CC70F1641C97 +:209EC0005F31C76E96CC8CD7E11A84C66A36A00BC23CBD07C8DCE1208D4E6A52B67B3C03FA +:209EE0006E65BA13BD5FC51AB3C4B93BBFB1967519A734472630337BCE5E260EE714064CF5 +:209F0000C582B5C1ABD47CAD07F8FEAACF473F69E29BB4FEB5DF2D3077D7512FA5E7CCBA77 +:209F20001D0E23589D96B84938B8AE6318E081DE5001ED201A576C442C25C060B303132412 +:209F40002A16DC08226A4EB279B01A67BC11F21F8C430F01192F3A39D153CF9FFBFCAB10EB +:209F60005C4A1F36ED43C8AEB1605CC4BBDB4F6F74A97642B81477AB45018FF5B8839675E8 +:209F8000E70D0D00C6AE55C993B8CF00E6F97E13883DFEA5034B46A107342FC27062616F39 +:209FA0006B4CC197BC56C18B3F6257FC554A49B67F9006DBCA1BE325611A0544F1C5DE2944 +:209FC000F1C1311CAD6C7E847FC57DC86BD1EB18A21B21401247FEFB3F4E6B0774978E7522 +:209FE000DE8BBA1D23FCB12675A50493D7F8F037C22D3AEE7B2765B992D67C490CC759D57F +:20A000002F040E2AB940212EBD666B4668EE9D00B689AC4F2C9A2E764C78ED4EDBABEF6C42 +:20A02000DC7DC24BC64EFE573FEC5AD855132BADD5CEE35198D0D26BD37F740B75FB3A0BB2 +:20A040000FDD8BFE5E284D282D347D9DEF3D1A8C6BA3B6A9782D80EE5843D597D0B72061B4 +:20A0600090D5029A65F052A987F66FAF82F7B57D64D922BB7D2162BA1352663E7B74A27B60 +:20A080009BEE973FCD766CD4BE0AD43AB83D99D70D50D22DCABF7AAC7AF192636795338782 +:20A0A000283982A31068B52C768E32C4FB0F1D850921F69D616125AE35501A901AEF2D095B +:20A0C00070091D020B25F022E22DE4FB71C1F2D9B434F70D68797C906AA0D6554CB5F6D0E6 +:20A0E00099B2767FDE37B2E0CCB96B01DECF5CEF808212656CCF8DE92C861530E14EBC5B29 +:20A1000005D95B9F27A95E66532C54944CBFE1C97E806417946E15805E34A07BFB43EB666B +:20A120002216BFF966627666949964A95CDF78C486C6450622A5F2FDE26B73ADD68F3D3B43 +:20A14000EC0549117AA82F9927AE74196618C29BF57F5331890CCCA373BB4C2058C023E8D4 +:20A16000F21A8C4E57B03B833D9AF3F56AD1062778C5859370D652CD46D7C6E34A22ED49EB +:20A18000F827877D11E4EBBCE27D11DBC33D305374F12798AD7C92FCF63DFC2C77CD198916 +:20A1A0001DA496DC6784808640BA92AF5CECEA760D6D6FEC5CE1CD429C0A7C45ED333A2F87 +:20A1C0000D5371BCC310D7B4281E35842A38486CDEC013B47EE169D635F8548FDA0B2977E7 +:20A1E000F3EC697956F14C5970E2E8B85E85EED4BEFE68B83C068C189F20598F55E8DA009B +:20A20000CEF03DE13BF00A204F85B3E59B04A4549909FA8840FFE2A3BFFE6149F1B9D692A9 +:20A22000F1C1A8E82A5414B05E629B2542898217772E54A803BD87A5751622A58C6A3B5D49 +:20A24000E9D4315635D796A9FCF25690CAC45A4D448A2B96D1B94450CC82C8EC9070E5E5ED +:20A26000B25999008332EAE6E8E28968C7E90A1C439EB5EC16736CC02D6DBDF0DE91595D81 +:20A28000C27A539B801309BAA08E5813EAE4808FAA03870EF534B83E7C8F341B9D22C87A0C +:20A2A000DCA3F6BAD0F63E3EDC20C2C4860747EE2C3C5A19502C345D5143A54AC695FEAE77 +:20A2C0002B17B8E9F2827BB8E3A3AA7CB810667B89573B594085AFCD880D9392EFA9B741A0 +:20A2E000847529522D414C7523725A4FB865FCD7B38D9139769979C7B16681479FCFB71719 +:20A30000908A17E843CD8F571DD3EA036556CFAD993282F8E2425EFED55A3820D5EB388B4B +:20A32000F0925F3FCDB572C1B17D9262E574F45C5328B82ECBB9E990416DA1027AD04D2E09 +:20A340006E19901D18EC84F5CE5F586252969E6CF1012382D92A9C32183537CE8309D6084F +:20A36000D529C80A817BC54146F8708368A7FFFB2974F8CE9576E9FD7007317E710576F17A +:20A38000890441F5093D02087B49CB7A4718BE420D0C3272A975129EDCA383F1682687DCD3 +:20A3A000557CD836899E278FD1B8186B6FDF947B32732853405231A1FEE842F993DD3C9C8B +:20A3C000EB3FA5D505FB23267CE51A39603C714F5880A3AF0DFC811C7150802CF237C573E2 +:20A3E000CF210EDCF0F197FE3418AB5D6F045C5B86325271DA3BE565D0E0BEB7FFF951B691 +:20A400002D9BED5F2006C4356293AEA2218CF9212B57D6062B738CC356E9AB1BE66235D45C +:20A420007240E892BCF99F6E0111FAA90BF35B6EC28C8B257456C7904F20CBCA77F4F49898 +:20A4400065DEB377753B911B73E1046E9C255654AB3F5858F446CA01D8603DAA429CFE72F6 +:20A4600018EA306D50486E9DA2F516F8AF8BB1ADD410329F2F62B8DE918895795EB89FB5F0 +:20A4800078E065A1179DBF70FAF135C03B12BDF9FE9317DF767BAB3F3330DAAACB99B80033 +:20A4A00023F552B22BF97BE94ACF4286186941D57C47B55AE3CB20F6479DFCF46F5A6A697A +:20A4C000A4A1F267C15BDDCFBD5022247E0A433EBCFA98ECAD8692EBF47C20185AA3D31A3E +:20A4E000151B1C6D45CA48F74DBB926FD2E00D95B7F0F15BDA6D45015A3FA10C8E4903CB8D +:20A5000042D54A712D771FD2777DBEF74EC5FEC78AABA9D4E836638A2BA9B323DFC2873F85 +:20A52000FDE5C6D71591A1FE22B366E121EAE34DD4F8C7758759307C634F16E76EE34968BB +:20A54000281BFBCFA4C05126B4D441819F7C3CF682AE96F0C744FD8925DC1F2E2C416F1CEF +:20A56000DF251438B96FFDECB13FEC3A795BA985BA96B3357B296B92B88D7B26FE1CEE2972 +:20A5800085F8BF6FB5C2D32A22A3EE3AF48F8FCA9D27E7495EFFBF5C3C8102D1F575E1AEDE +:20A5A0006CC895E2560341B8F072899FAFD1E41A8ED0139E56EDF2EF651E42267B872A5EEE +:20A5C0002B38BA4D56744F6E8178BEAFD40CA082D91B549EC8613721E7CED2095CD8C174C2 +:20A5E00027F84006F8FE1110BD3AD0A29AA93F62D3F430081F0AA8C280354BC7F6F6DC78F9 +:20A6000059B7AC6BE0BC9315A95CEA55C4D60EFC20585E8229905F794622FA23ED92D19D8C +:20A620005112F8BCD46830D4188526CD47E5928379B8AE65DBF75E4EC8242329FBBC346E9F +:20A64000CA1F9BD4C5EA0ECC035BA491CC2F9F6BC7DD52D7C700E6ED50DE30B0BCF173A844 +:20A66000BB211CDFC09427343A80946BCDB8F4C90F19F84FE3DE072401CD793BEF71655760 +:20A68000EA529A1593E3962DCA797100A7CDF14D0615CA50751C79202ADD91423DF8FE24A0 +:20A6A0001E01C30E314D5F37CF16B581B1F45B96095013072AA5C9A45CF3A2FB0A4904599A +:20A6C000D50533A1F370222FDEFE700CA6D042C58300D8895979D657E38827356500E8A2AA +:20A6E0007CBB96D05A9B975743B1CDAA281E8731ABECFDBCBBC912E9D36F95C18D4F8F227D +:20A700008537DE08B5C835BC8CDD598D909DA145D76206310B9C3A5E20E8249D0C3C84A6DD +:20A720006653EC724B8CEEA3FA6024B302B5E60334353F35746CFD3EC4FADEEDBBB901B221 +:20A740007F7534F81E5B93DEDBF61F7C744FA5D1E6C0C98E279772EAF088DA4DA8B1971E86 +:20A76000B95AE453989EF3B340D59F6AE037DFDB4B5D04973A8DD49146D5972541871A0795 +:20A780008F729703E4D15208462597DA89D63561ABF710B163F3B177658C2C19397860D046 +:20A7A000C2FB53AA9E133065FB9B7130D2D7ED955D95BA09A311F0E8D486E9FEEE7C233EEA +:20A7C00021AEA421D6D15CE708006EB0D04DD7B50BD82D04C78D7337BCE07CDC8EA0365E64 +:20A7E000C99398813E8E6245E2E339210000995F7DF57D75AE508E6140A3A73602969EC64D +:20A80000914C3CB62001EDBA5CE6E04AACA2DA110F266CF8FF51771F824C9BD935C7A72573 +:20A820006EAF08C9052C999E45CE9F79474ED6A20F0F4AFC2A64797F7BCB500A6B17225DFF +:20A84000F03B84C5107E85B0CDD0B3CF65B2AB84D61D660AC9B9389326C88B74DC870298C2 +:20A86000697D35260827B53762B14EC428172F178B566D0B1AFCDB726477D17286FFBC7641 +:20A88000D7945B06917A07235B806FE1972797996AD4B40DE6AD4DD31C8C3A1A3816B8FFEB +:20A8A00007497E3BE80566CE4915CD743947FABEE4E805A439B717D863725DE93C2E87AB8C +:20A8C000A25E2619DE56ECBB35C168505A9D22512FDC00E078D2DC881CB3ACACDB771CA771 +:20A8E00089BE8C3FB2D5ACB119D06B547DDD50D199B25FE320222427630241E3743867C4C5 +:20A90000A6F6BB59C0562D3C478618D6927FC23454438DFE10FBA4C92420A7C4B3B3BE7E5B +:20A9200014B1DA658F033B868A88AEA9CD13A14DF8A78823116F58E49BD1E7CBB6B6BCAD90 +:20A940002FFAF1A2712B54729536265B89C2D352E5C039A373CC96C3D232CE4612B11CEF1E +:20A960006CF074F4DA420D18BD7CCE51E9BB948296E3E6D0FAB9C9285157887190E1B1B07A +:20A98000A05848F54E65570E7C2502C6C0EF397AD15C2D52741360A61503096B56004FE352 +:20A9A0005AB00E88EC980C716207DFFAA8D91E0E3DF2EEE282F10789B964009E1AC7F6FD76 +:20A9C0006A506824220254EEAADA258F34446F84FF874ED0AC8D0C23C6C67D8120A8EEBF1D +:20A9E0003DEAFD6E2E1B1997F323C9242552A48D3B16C8D3AD1136A665E426F29A9726EBF8 +:20AA0000A52771BF934FE782B34E4F5EB859D27ED748E3F8A18BBEDFB33509D20433ADA9CD +:20AA2000F88FFB5CAC0F2F869488639B04C547D1A628EFB474232DD720CE95471A7C03E37B +:20AA400032DE5683F3B0D6EC5D3422ABFB30A35731A03701CFCDC7ACD68A1597DCCB463ADA +:20AA60006209BDA5BC189AD691940F075E11DE78279672E9C70D34E5A2612F8B9F3E54666C +:20AA8000383D78A9CE9E02646D615C25B7200B54512D66DAD202CE62FA4EFEBEE7B5C38024 +:20AAA000E5FDACF06DE6D06885139D182280B6330A164744BEBBE55A8BBE1DF0ABABE87549 +:20AAC00091B20589DA89189D517D26149098D18BAAEFDA9E9A8734EDA82009E92E4EB6675B +:20AAE0008C0484C3FC272DFF03B155F41ECE85FF010BAD8A7FF2DFA5DA834EEED16946DC96 +:20AB0000956EA69769E6F729CC82CD588AFC781CA764578248AF986B19CDBC3828F8376585 +:20AB20005810E5489C0F16BCB44F238EB2DE1ED865FA81B2657B357938FD420749214DDE96 +:20AB4000F26ABCC3ACF383359C2593E610E8A8CD15F23B58BB2ED5E4789B330A1916764F9C +:20AB60009835FC0C585F5B7593E3C88F93BA151426A07CEA3A14128BE79B4B678B7D728BE6 +:20AB80002F22134FE6A83894DABCF792C7F26C75539E62FFD3428C56DC10E88E2AB91D92B2 +:20ABA000AC61FB06B98E2CCFAA7A71B74EB8C37EEFB78220CCCACE9D1997A759BC03E839D9 +:20ABC000E271EA4229C2210D7B141410080139DEEB5CAFB05E2C85C4BC988D79313AEE28B6 +:20ABE0005C1EC0E7FB240ABFD8730B41D907B87C6E5EC60AF66205046B95060C677C24AAE1 +:20AC0000F5A88BC08BEDE6190B841981556C0FF24AB408C858CA63A490C54680D395A6D8F2 +:20AC20008BEB30FB32C7EA8C78D990F807B268297198DB8F158110B0F84562840F9868F5F1 +:20AC400059A6A0054AA094462CF3DC3ED186605D54CCCE46C3CE055FA63A06DF4C15D13DE2 +:20AC600075E7BD79E90F37F7C38BD3BE3A59F7A873F15EF2484C109D85F433F0923A30BBC3 +:20AC8000B9F48AC81ADEF4393AAE79151F3F3D7CB9B7B0BCB186E9F34E277A73DBF14CB6E4 +:20ACA00006FD396E7AFF93654115509F7FB36D976554E0EC2FD0BA8F5646012DE7E9BFDCFC +:20ACC000DD05E09BC53ECD7712F86382957EAB376F59FE140B41ABFEB32AC70E49A3CC2390 +:20ACE0000B1EAAC95AD5187982E747180899BAC571365BD99DD24C9A65D3A7945F27EECA2F +:20AD00006E1A854DB41273A83A799F07156B81651D937193E9EECCEA369EC50F3331E00606 +:20AD2000FEFC11CE60D6BF046AF128D6CB0DAACC85996BC4CB6849EF37186507414B77D450 +:20AD4000AD6019B80C32A15D08DDA639068F9065051E5CCA5A16CBE4B7484A43880AFBCA40 +:20AD6000A13C857C708D5198AD77480836AD7C7A95CC391AE6F5DE6CB6726A50CA355CEEBE +:20AD8000D51CE87D386BC2FAAFE87E694C0B70952FA8DF077B201040F589D3D1A9744002FB +:20ADA00001FC423A0D27DA1CACC45730368D3D72BF3A51D94ACC07EE53B5AFD81A14717CAF +:20ADC00087FDFC1F4A02F3D255FC2CA9EF772855A1730D7506FD2EF959AE250C552D1DE043 +:20ADE00080D86A050D7DFC408D91D458311E19A5CA87A77562A2DCBF611C57ADD284F73F56 +:20AE000086A68570100D1A337E819FB07A413C70E50487B4A4BB886DE2872E153821BC9227 +:20AE2000B2926327E647490600524D6C3F4EEE4AFCF41A9B9A51F4CD6C2C6BFDD1270EFBA6 +:20AE400041132FDC044D6762D6A4BBEF9A935A384989880198148C0A7B94EDF1FE8A9F5194 +:20AE6000D9B057A60EBB0D6E5BC4353F04C9A832346A3E198717723C9BEE62F04FFD947959 +:20AE80003C7062EE28E74B097EFB6286B40ADBD0A8EA1825208831D80D94E02849B781E1FE +:20AEA000C01E33098CFC309A8325F46C744E7BB7F1A463927F3414869CEA4F68FD061BB246 +:20AEC000552023810B2B06CD4AB85264D5DD1934C746811717F571FF46454A9D0C4425147D +:20AEE00006ADABFA6EC23294C04038B666E059E2AED1947C63E6C1E88B423F3A32D08AD171 +:20AF0000FC98F8523166043C052427F63D48D6959205D072C2A8AC64B28C76A5DCE30E9A33 +:20AF200057963AC9681D70C4AB62FDAC6F969F9228F8F2E35779BEFC56A1BECC09CEB7717D +:20AF40008DEAB5047C721E4054F5D1ECE9C30A4BEAE557A90B3200FA44070D326C7EC8A08C +:20AF600094DA30D555DFB29E7399CCD6877552B2C1FB2A3F7845402723C170E7AD00387B48 +:20AF80008BA276B2E2D50534814BFBB4E338C3276AC3D38CCC7A312FA13F8EB2FD98259A46 +:20AFA000FFCB7F0C891855C095445CEF3BF68A5C195F6F0C64D699F956EFC5150704B9FDAC +:20AFC00080565A201D09901F4CEFF0D3C44A1B5E30E5A86D9D525D14DD064985D39FA0A1D9 +:20AFE0005BE057C9CDD72368140D8A391C7E1861922C82F37F22097AE551BB05ACA3E869E3 +:20B0000070F8302079E69B9F622D6CC39341886EE54C9935A58340359ABC0F27E9E85E649C +:20B02000EF197D143490489E69325268B9855F0F3BA4911B11C409C9058809D43E22D133CC +:20B040009C35CBCC945748BC095839F808DCEEA9EEF5BC54B2F466940872B10A4E7DD01514 +:20B0600076519BCB9D53CEC3CE637D1D531D771263C2887607A9A24CA76216D89C7481F81D +:20B08000727CF4C1DA7168F989B40D7B3422BBBFE97AB81AB5E50B38F03B99563FE166E337 +:20B0A000C74B41913F7615EB8F8A4E735FEE214D3853DEEBE9C86C0645D90A4C9F67AD9B29 +:20B0C000D18DB86230FC992F5D0CB6A25854FC8D1D54EA3C5A5E66281BC0CB8386C75893D0 +:20B0E000FFD1E72768366F48C4D517EFE85F0734BD501312F8F60503519F1817E046C008C7 +:20B1000072AA53D54CC83071115653B3621901A9EFA3A7CA68CA770B945E53DA30EAB96299 +:20B1200090B4E59C9EFFED5976F2C2F71A07BE5402E6A5898A5324A55A7391B18AC774384B +:20B1400050AF92C0C1A5F3FF9736C4EB619E4CBBE102D4C2C0D2F115F6DE6883DD1D173CA7 +:20B16000CD892D1EB772A026CC6B4C787FA973F5A4312FF86AB2117966524D0D33548FB139 +:20B18000494ECF372F75813A4A2640CD892B1E704AE56CC8C50B86AE4C24C5E0210AE55B0D +:20B1A0003522A9870CB566B00EADF18ACBFA6ECA2046F79680147F4190CC86E2A75225864F +:20B1C000EBEFA33F013ED6C93ED2B0C50C071470445FCDCFB2280C80933F32F7284262E568 +:20B1E0002ECC006FB5A01BD0D73ED029787CB7A1DCDF974E0A76B88EA2354B243847040C11 +:20B200002215B4ABE4F00536A0D9046E23C30B1496B4ACA6077A5183C71330D715CD3F2086 +:20B22000005D8742B254E972C23F21AB5D21930367E1024903F95421CBD64AB50FBA6CE5E8 +:20B240001A554549E43EA2FE6510D2B751484B2DEA4538426C7C1C55A49B2624250057A277 +:20B26000BBF6A4AD9F2F860F6C7A2A040EAD29C12F704F7E6FDB7E0F9B319903AFC301880A +:20B280009D9247AE4904BBCAEB64ED7582C9AEE9DD6C13FD820D4F71E6A5FEA0FBDF17A2C1 +:20B2A00005EAD649602A60207F327E05FF31AC2AEACE6BCA2FBF44EECAF47B0B32B1A4075D +:20B2C0005DAF02BED7567B4B96CC8F037D82ED24500EAF73B435189A76A75FEF3F5B5C042B +:20B2E000EEEAB070A8E981C9ABA26C41834DC0F1F144D962E7E985EFACB16FE83C157F8642 +:20B30000BB58CACBEC64F18FC2C013408AEBFBFEA0B02F5DD160F1B18C0D8D3CF93B70536A +:20B32000E8D4D9FBA8FF3BC5C4B370C41E0ABD1231B0F32FEF7922CED38F90BCDA1D4EBB2B +:20B34000FCADDE436806E3060728A3886A75043D58A4001D2F0D7A22AAA93E4EE3C08368F4 +:20B36000D5B250B47F3A52825BA6C31AD10DCB542C69CC37469BB69B183611963E5D1B74F1 +:20B38000CA15A9F4F50B591081F267FE79B9FAC2E2F295699F926BE2E3CD3804A8C46532C3 +:20B3A00034C5ACE95306C3133B91D285AD68BACA09500B333E6CD91432565C5195AC8BA73E +:20B3C000346701DE2C29C243E3672DAD5957D1C52CC7563DDD7F70059366425E476580B063 +:20B3E0000DD567BFC2EE6782996E1A5AF7136C45C29ACCA27289022CF51CA4F4C9B1C79900 +:20B4000071FD30BC6B17A416596554B1020B9749F036E388024ABAB9DD82EEF5BC95DEBC69 +:20B4200082E4DDCD68A0966ED5123A8BD53E526AB1230B62D64526EC2C5A3959E4FD62921A +:20B44000865A8C59D5753959D2F7F46DAC639C97830ED24DB1F9A18E837692A9E4D83CA189 +:20B46000E806A683DA6A967390C927F620D63EA35F159AA459E38BC147FD01E84E6692F975 +:20B480000AE7C97AFDD839C0BDBB1D819A5A7E24286B31C7497AA2A3BCEC70FED142BAE2A6 +:20B4A000AAA704197B985A793C66CDE6ADA18C24566059D59DE37C7AAB5088D951F17DFA76 +:20B4C0003E5CFA2F8649107817D7BA1195D31219EB86C1F3B818A4D6F093EF102F42C0C81C +:20B4E00024E38E9DAEAC4EEAF9BB29C64F9AB0ED9A7A084720A8067215BC15FE18B856149E +:20B5000086F2C6AC8C7101376544E64AC5572F49E142005BAF451E3499AFCE89B9F402A1EC +:20B52000A0A21F9DE5341FEAC87146D468C3CCCB374E65E5067A59148005C8705999BE9815 +:20B54000DDAE72A3E8EDF3B9F01C9BD5F4D23692061DC8C8FAA857026327A30DCBE9632F92 +:20B5600082BC80218CD602E5BBBFA8E6121D0DEDBF81A149A578F91E2CEE12CEF82780215A +:20B580008B8AB6C2C4C1A6168FAE90A52997186E03CF8475F91DEEE91C542D6FF44AC23D24 +:20B5A00052113F53E3579B16FE936019228E3905F66720885BA2DDC776F339593A91409D6A +:20B5C00089D4F18140F28AD992D34A43526E50BCCE73F924360BDE9E87351CBC98088494E2 +:20B5E0001EBA88DB1E16CC8FD800DECCEC0A551DFE8F656AF9E549A0237D66A50312977BA2 +:20B6000075927212D84FC6C0B7981A07E9D84A9E529EB294EA825A1084BBEC84D79AC5EBFD +:20B62000E78A7E68490F7D3D90979A19CFD9DC80619F497958631B7F650E41445775E04BBD +:20B64000B1A35384E41AACF65FA546DA96C37819B51A719731E8B3762BD57E07155B326170 +:20B66000BBFEDB990E195CEF781F42B2207A72B39524CA6E5CB10D55BD7112CEAD325763DA +:20B680003BCBB4DFA47CF5980187CB132BD2B97214326A2534DE4D55F8D15EEE494C08EFAC +:20B6A00023E3F71983B9299EBA549981DE0C7D447D11D77CFD407D8CAC8A301F0BD0CA70DD +:20B6C000BCF99EBC50E63D2F10EFA219C242A512D10C11ABA09F93BC74B4623B04A1D44996 +:20B6E0000C2E708FBFC8EB29FE2E2FAB298D8F4765B76A49AA626345963DCCF5C53C7A4111 +:20B70000A2D8C123B15E31F457A81BC896F46BB323B9A9EC859CF1E648E5F381EE5BA4B264 +:20B72000330C78F17EDB974B26E54543C3E98C978275421E903AD9FBCCF772623DF80E8570 +:20B74000755765B40514A22FFF52FCED7D544BACBE7F20809784AD46A9EA4493F95927CE7C +:20B760006E48D862174B85B87BA8BDBC2F948596198A54C414FEAF4C970B83F21A4FD04B5D +:20B780004FDB8828784970BF2173A66BB36E0832F4D2B43E317A27B42866B7736159737E3E +:20B7A0001C2E46172228B40A75EAE469B026A921FA76CC35A2B9A2348BD803BF1009BDF9F8 +:20B7C00074FB4F0CD857655FE8005DFE96872D48F2AA3BB4A9270DA8421B716E5CD906C38D +:20B7E000333C16D185DF9A081D917E19EC65C95C8112418CE7134CBDCFF6D7BA49CF738F5F +:20B8000025D05C415B16C1507AEED2CBA107A966E7577FE234149DDA67B9CAFA220404DF0D +:20B820005A0FC96D0A7AC55F59887AEBC863F582D462658A20125B83BBF6F39C8E319A14F7 +:20B840007FA8FF165EDC35CF3905CC133E8365AD3D206377851A359BBC980D444A54EBA901 +:20B860001693558E7534D6C0A5EB810ED7AD120D655635716356C700E886141AF831E1F5BF +:20B880002933AD47FD3D56046E5D8A8D3392C0E1DED50877FBC53A74D6E3E755E2A094D6FB +:20B8A00022E0C0A13451AD019E59D03AC240EA458FF54E9D81D39711607A9A47FF149C9556 +:20B8C000C25A7851DC467C7C0120B92E644B44AEF65C6AB9E51E1ED23B809C580EECC835B2 +:20B8E0000DFA8D1BDB1D7B72FD2BC98B6A49ECBE805989F1449C4F258EC4959F46471015FC +:20B90000C1A1472D9181C4870741D74F10781D1D61BE2B900BA9D5FE09860506ADA9C90AA0 +:20B920007D974701F932F431C398B5FAF9B3A87BC0146448653EFD812667CE3244178F5812 +:20B94000AFF45F517E688C56929050A976E419A9AC8C09A21127947D1274A6F5362F066677 +:20B96000D282A5FB6D497DE0B2C66373A8535F2B3EEC818A411FBD87C0BB470337CC90A418 +:20B98000E7A298DC57FA4EC3A7D10D4ABBD2AD4D18B4A887C0BB7513581BC7B95608FE8223 +:20B9A0002F7CF0B9BBC800A8E24CC3120A12597AAA3786DB23CA70305D31C1A04A8B175E0E +:20B9C0001DAAFDD8568F6661B646A8F15A1C542DE9FBE7CE65A6AF7A752168B84929AC1FD3 +:20B9E000D46341B8E4D5A866C2F8E71C32A06109A8EDE208C07C791908B9BE768802CA8839 +:20BA00005513F47228E8C31BA2FD11E56A1DD78E8FD9B02C15C60549C7BA2B423AF05ECE38 +:20BA2000B718F52A58FEFF13FAA78404A972F36EDD9FE2D75F4F6F331F3A47506D91CE4585 +:20BA4000AB6697322B583F69F799B4AC88D3A68DE21478E78D70A3FB8F8B4E375C0076689A +:20BA6000E85B9B53C1F024BAC7D5EBA198EE0405321025FF4D004278326B84AA8214AAC413 +:20BA8000B6DD62D4C1F87FA2B2753170BEC185C485BE913FA0E343F2A54721A6F592A9B60F +:20BAA000FCA6222AEB1845A8DAEC3061FD7211A56933895F8C84BD120E0043421B41383171 +:20BAC000C4ADAC4A92007B7FC0C226001DDAA0EBB57E6E9DE806644E27D976B6739E0F1A05 +:20BAE00005C0C3AA32A2E298798CC53A6867DD02956E0DDE966650A6005ABFED36BA6728AF +:20BB000009A6ADF3DA48F19FDD698C480A838D83409F238A39835CF23CFDB9F33B9987B0E7 +:20BB200024AB56C1C3D1589B79DDAC7B0C2F768E332667DC4A11B7EC88BD4802F5FAEBB029 +:20BB4000F6A6CACDBC50A74C22EA5D65840A843F5E8815D8CA9590C7B42EE4FD55DCD84CF3 +:20BB60004FAAB498277CE3E8D29336CDCCB673FAB8B25BC2B9ADC18D3800DD65FD1ADFD838 +:20BB80003C275A5CDE6D275100B5A19E6ED7CC473E3E49A6EFBADBAA4A060BFF9F5B82848A +:20BBA00010C0FE95002D2C097C669818091E8AADD0E065CDB8AFD7D901229129FAA205D683 +:20BBC0003785EDA6D7CCBDF044D9FFDE51C80FBA7523367EC8B6FFD577D3120FBF9DBC5376 +:20BBE0008364A619F92A3435804CFB1E82936089B080AD7DDE4DC8C02ED20DB953E4EDA297 +:20BC0000A738478E3A3F5A772EFBF79C2FC3C3DB368C9A2DD6FE638A8A721A5E792FB0C5FF +:20BC2000A8A2AD4FD33173BCBF4B01785318EC13A30BE09FC701B4655A18E2F796B7B01434 +:20BC400029B4CB78BDE17B0936DBAC08B74BE452F86BFF1FE28D5B84C556E97A35DCB79AF6 +:20BC6000923040CE2D5F27BF189C6F8EC1C34593524D0861EF6E574C5554531E8C8CF286C3 +:20BC800079985807BCF61DB50C142DD9EEB1C20E72DFDE3976B5A6CE22DE2A665407748035 +:20BCA00048BC77958A116BE052E9FD36F9B8663B80159D76047D8C1EA863EDF654EAB47BA0 +:20BCC00020904BCAABBA56865DD16B5EBFEC0E5535E60B2C52DC66276ADC0D6227004759D0 +:20BCE000ACBA850B9617414C5C91DE113008C51DA9B2ECB8D9A6BA5BE9713F6D1CA93F146D +:20BD00006EBB6978DB5200164E5E39C15EC7BEFFE1F7D935F2B7078BD58B99C7040984BD1F +:20BD2000775C4978721F81A4E7A10B4CE60B536D6A4839E1444C79F2F8779F81388B04C943 +:20BD40009787E0218481E6D627BBBACEBFE3B8A8329D87CBA2D530FD5834B3F56DF202122B +:20BD6000622AFA9C7AF4B706307D2D4CEC9185F796C5BD2406A41D55A6CD4215DC86FB00D8 +:20BD8000CAEAD1343C77EFBDB90E2112347DEF5DAEFBE7371E0424C6CDAE669BC5781613DF +:20BDA000EB15F88C11B83D7B2E4D41848B90F6179187E694545F34C2D559B8A14240272C7F +:20BDC0004FA43723C5EF89A500D446ACC67EB466874164DDA1A4174556836BD98ECBDFF61B +:20BDE000843EC411A87EB17DF13DC8369524DF2109997053D4DCF559C93582C0F6DB15D515 +:20BE0000A08FFF9CB744C249C19E20A1C4E891E4C47BD7BEF2FC57C107363AE35733BB2870 +:20BE2000002D25BFCE878D8CCE6885C473C8451220B477DE7979498969811624633FADAA68 +:20BE4000159C02EF27DE0C9E666D16D4B3DF330CACF3EB02D2A06FC11322312D5BDF99C1AE +:20BE600086D85C5E3A1F492882F297929C6BA287AFB1B13FA17E6CB2E941FFECDE4AAA623D +:20BE800053ED07B4598B93C2BD39B742D7AA4337386BC6121C39365C1BFCC69EEA8C60EFE2 +:20BEA0004873C2FF74E3345F82CAE985D8115FDB40D0AEF37BD9D1435240D256027A901947 +:20BEC000DBDD8939647EDF5BC580390F1809FE2FFD1CF301B479E85A2798E4686573AE875D +:20BEE0007E45D99FF02D4730F5D2D32A28FF6CBAF94BF8FFE042F8D2726304B2A7FEABE080 +:20BF0000550881A9791FF7D2D76C10F9BEEB44DED1F6EF9D720CBF02812217D437BB739FFE +:20BF200036D666592156F89CF2C978C2800B7874ACD483C5FB414BA8727DF3FFC6B9260141 +:20BF40004571F0BD9B16370C64F6F5BA6686C3632E963721F93243C78C7F6B92DB94F73B75 +:20BF6000131399702B518F89B2093919610ACA07297D0A5BABE90AB8222CD1155361A5DDEA +:20BF80007E13FBA6AEC87F6EA51FEDB6D359C1ED56198A600BE74A68B27D3CEF72A43349E2 +:20BFA000EA76B3F792775F12FFC9A47F6E4BD0B4FC6248ACEFB44042DD6D4693FC28FE7F9A +:20BFC000BF1E4FEFA43E98C552176848133BBF444D54E8A1A9EE8B580E9901BEA8A1390D04 +:20BFE000D87E360A2570828D8EDD72B216EF01FB0F9EFC1E1DE5CF6DE23480693E2ACCCF70 +:20C00000CB613F0F58E0CD4EF6830282AB299707CF57CBBBD87A0BF7FE7543C1F20DA7BA0D +:20C0200094F43BC879759D9AC4CD5D57EDA8D58EFB637AD006AB449932E22233876C43A896 +:20C0400073F0DAF25EC49EB3870362A48388D2DB00C67951468837E03462C1CD30F1588C58 +:20C06000FCAF6AC9041B67811E74304B589C91F48197B138D5CBD4241E308D7C0EDEE5860E +:20C08000E6B4ED4AA35863CB9034BACCCC663894ACB9231B0B3B9BE4126D311545800FBE9F +:20C0A000425131862A7EBDCB00BF55694AA1285AAF5AFE059AF02A3C130039A029E82A11E8 +:20C0C000883F4A1F6531074598A7D84291A5DF704874736D9048C49CCC6FC47796B383D486 +:20C0E0001C2450138D27ACBE7BF4859CDE754E9AACB13C6C5F932C062A5762842892D87919 +:20C100004D94DA3F6517DE5CD2FC83F3FD24C0A62C8F375A85269B06DF0F1AED1DDCCD53FE +:20C12000386DCB24273354147ECA7BCC8E6240C800E7AD3C83FF1FE2F42CB312330C391A58 +:20C140008C64FB3D67304F8F184E4D8FEA5B2F85FFB1B846EFFD2722A30E7D5185E86DAE1D +:20C16000259AE2279CE1F4DD1D7A6B3F925B8E14A37E4053F7BEAABC8659E02001D457FE01 +:20C18000D0031BBC3C9FB5E94DF570B06284DE7EDA55A2BED2826D25E8752A210FBCC04BE5 +:20C1A00037BF55958F815ADDE4EC6DD568E013C6ADB963EE87FE273DFA430674EB797A747C +:20C1C000298AC31E0319C8138FDA21F9556781AC7238F1CC0F291BD1D19CBD29E3276267B7 +:20C1E000AFF5DF65F128A48742F61EB09AFD6C20C30D0D07000D3AC78DB29CC2364BD49472 +:20C20000EC2FB173B7B850036C42EFA517B9E461C60EF7F280E1D3BAF70930814E481DC6F1 +:20C220008EEC4334F0D7A790A88C1C8303AF1556084149B37D7FDF101A95E7093436C1EF36 +:20C24000638C1206B53457A430BB2D97A9F9DDB09AED9F557D587997B6E97C59D8C4474E10 +:20C260006EFC12975DA0580449299D9E645CD17FF519DCF80EC95CC8D0FD0F8CD6A744C0CF +:20C28000C6C551A61AE98D316C2317A2F60551E375DC063BBE25770A2606B79D199C854CE8 +:20C2A000288FB9F8E0DDF9A57C48107B8A40C6740ABEA0C8ECBF817A7AF287FC869A7CDC2B +:20C2C00089BAB3E37A63DA81D82C04DE0928AE1105024E9270DA849AE27F8D6E71B11BE5AA +:20C2E00089F0CA0AA742103586E1298E36DA620914D30294FF240ED3DDE32F5F7F97B50D83 +:20C300001899CB2FE59EB07ACD1B01D6D3BFB4B5F3336C23ACD96AABD56EF805A7B0D8DC71 +:20C320004DB779E96744EE35FE02B86B601540D20A7DB445FF9FACCF7ACCEA69F396344CE4 +:20C340005EFB76E0622999480BD76C8AFE068AC428C077CAE9C93851CA3FE2C81760B5F95C +:20C36000F926EB05C5017A901C36EC6853B0C268806823E336D303A8561BE658422E1D58D5 +:20C38000A03243FC464330F4E3347500152ADB3F90E343B6F3C0490794168145094E2FD5C0 +:20C3A000F025BC8003237E215D8909B941F4A96D809FCA868A322C16018100D9C857BD6C64 +:20C3C000C91391CBB5D68B92FBCB4909C85118A72B1B7A41820FAD9544523E590FCAE94783 +:20C3E0006919B24D92903E6E0EF583BBD992618F0DDA42E5145FAC5AF0E4AC26501330BBD7 +:20C400008E59F276BCB416E50502454DFB0CAE2A6D3BF7EF3ADBADD21591A8A94EC056E08D +:20C420008B7C0D5BFFEE27CECBC138954BE74888E523D88A4DDB4D5CC16A18501E26339B70 +:20C4400001B3CD654C75D79B43D4C4DDB3271D8729A5211FC7B8C1FDE507A0E20F37C4F0DA +:20C46000CA405B951CC76230D455CE9676152DE16B032A071DB8DCE6F08ECBAD5CF7690B34 +:20C480008C9C197C2B8CDCC9AFD8D8ADDA540036E743D761ADA6775FF3EB01A3B397714902 +:20C4A000EF2D0BB640FBCBBA945526F3EBC27DAC02E6CD0737B574AE37B953A2710936F6B2 +:20C4C000D8915248EDDEFA550D72166738D2FA2F754AC2C8D6780481944C7ED1A81B66316B +:20C4E0005769B369363F6EB5204B36BAD65BA8482A2CAD110ECD66052C61AA01A604F68397 +:20C500003E208047F876669E0C9DFBE36E72CF5389FA6E6359E896661DF8C0FBB6CBF31C0A +:20C52000939F454EC77E4658962D79EBD3F59DCFA4264958AC76A3C36283634C484F745016 +:20C540000850D87BEEA4C272B17AAA9B65EE7D5579761F92EFBF5C6552720F196947656B5A +:20C56000E17DE434D82F07E9D9B9E29531877687D6C2824DF1307293DBB64FDDE4B7AB14EC +:20C5800068932AF844E81AF9C668809F1B9D5BE0072FED2E3472B31964C6E96C3AC7AE49C5 +:20C5A00098651748734386851F2F822FF9EB5045601134AF5EDED24A14A95CE36DDF10756D +:20C5C0004DF064B0E693857005E676D796EEB557E1C75D466C426A1FE81173D7F961CFC521 +:20C5E00085AFB8E3DEE6C17F58F4DE04EF7E45BDBB9C41BDF1FE1B234AC006505E0A3169E7 +:20C60000FF03E97F2D8F9857F89CDEF22FD031F6C8647C1B1BD1670F81F72F8DE44591590F +:20C62000DEAD5E3308A76E96823AF65A1E8D888A0D3BA93453CD991400004B678BDDE14332 +:20C64000396C2E18E4069ACFE846966D734F9ECBEE3656B8DB1AA457CA27429179ECCB59D1 +:20C66000E8FEF3014B6BE67D7A8B48F9069806EE4CDAAAD1CA04480B4AE7FC307A6259D3C8 +:20C68000DE884D2F029FF11097A397DC8FD4F5AA16B497673FDDE95D6AEC6175EB2E81A6D1 +:20C6A0000B5B779884DD7E5823661E6F17723079E7ED7C7684ED2BB67374FD98E104935426 +:20C6C000382CFEFEAD3559BF7C990BC2D05776E47AE3ED5284BC9156E779BC5102186E36AF +:20C6E000D4B55F1D839BA7820E60114E7BC9F9254B8541BB961E7C589C25A2E77C96D293AA +:20C700002C523A6122C2263F3B0EB663D25B22E70E32F4DAE9854C7F4969FC0AE0454FDECE +:20C72000680511AFF9C9CD641897D8F33FA294F62A7B5F8AAFF09CFBA9659063032F958CDC +:20C740006191327F1186C91C0B39ECDA8492802B05CC771D9699FD35A810EB7B80E49845CA +:20C76000FE3F0CB7868EFAF4AE9E861BB0746CD46EE2D7BADAE9E08A322444526AB640C04C +:20C7800089B82AE4C1CA31AAA4AA529E3E253440E8A19DE54FA16500B78C71108B7FD52BA1 +:20C7A00018540612C369E666BD96A96966D381A90E44FB92777E3D442C53C3233C7E9E1093 +:20C7C000364D7205D9074A1B534BCE4C6877798A27B15B9915B773F49DE271AB546892A9EF +:20C7E000D7F5F361DCE5524D1E66F7109905EB3E94ACC384F75C0C9DD63919A00EDF1E0C05 +:20C8000083AE038823218EDD8EBE40E623C6B8FA8EE9CF9FDA893D5352172354EC1593480C +:20C8200034CE45B2D719832FFDFA86C884AD50595DCFFD5A2D02A53CE9C0D32FA1475E9129 +:20C840008E02A606A34554FCB7506FB4E1E4B5DC8301966E32AEBD74F8E153B620046A37A4 +:20C8600039FDB802F59E28D5D7034EF6EDDF68F9ACD42599DE30AEADC5C8DA97E560ACCB8C +:20C88000962427CA8574FD159D7D74EF1C979C3702FC6B4AA4243931BA00B65AB6D2FCC3E9 +:20C8A000FCC4E7B9F161A8416525269D9E321FEC8E1C86DF6F9AA8759D9B21D9DCB97D0834 +:20C8C000BE7894AE8628E640E0F60DAEED908955C32FF4A550E82F882322821F0F9678B5EE +:20C8E000A7DFFD27A6663F87E9E6CFD8DF5113327789CD21F63859D4862A0294D79FC3ED1C +:20C90000CADBF6475A1FCC148024943843E70760BCF5B5D082408CB84F6FDF1BA0ABB86282 +:20C920001448EE68A3613980443B91620FF5690B68E65DA4A61BB123A5E9FD90AE4A5D1436 +:20C940007B481F41D17DE2003D74B12C1FBE54A706FC0ECD50598A9CF5B6A559D0C1220115 +:20C9600067359E8C81B61F2B6B169BA3EF4E383E6D8DBAA229925C173EDC2F8FD965C1DDC6 +:20C980007CAF71AD52E88620B1A8A5C7BF46561E0CD57B6485325E5459054F51AEF0F06714 +:20C9A000A759940E04C9DF47C1AD451CB077E13518FCA1899B61EC490B6970E37D54E2FFEE +:20C9C000B62BF0DC095B83BFE1E3B8875C2A706A900267A5B4DF8EA88D279D4AC2D7AA025A +:20C9E0001EF8FC0BC44EE045DDF9542A7F44FF9FCCB769C6EF99A5F3F3FC901A94317BCCB7 +:20CA0000A2631B46AB0708C472DE60159843C145731268B1950760C0CC257598AA48359677 +:20CA2000DCABCE5D82A7C04B088489415E2FCAF9D822DC09B1837A93C38CE07E1193EA8D82 +:20CA400032E60F80E7F19968423F4DAA93302215438878CF170F7BCBF225E594045FA63796 +:20CA6000FE1096A9FFED47ED79A48DF3418B3B93E0D1515023865A64356A375E57B59A6D12 +:20CA800099A37DFB46F12161875DE4D193C0D45C1A5081DDAF02E22416A7647C3B21442D24 +:20CAA000C483D4932C832ABF7FC0EE1148F9341DFE387B8C1F52261C734D1CABD50521A945 +:20CAC0006731D084EC9BFC6597F47C65FD2FBF1DD9892A98A67513102E199955F16E9A1569 +:20CAE0007013EB173988A18AD845350349363BB6FB76F0F4BB607CE2A1AD79D521271A54E0 +:20CB000044E5182734D6DCC2DA6E0812EE3A91EC53A4285A059D105111E7411A3995D2424D +:20CB2000F8DB2F98F29E3526496F9AFD79CBE2651B0D57675B339A3AFECDDC64096BED8959 +:20CB4000694F021DA4CF1A8CEA91B3812405408DC61504F559930477EF00649E9480B61C2E +:20CB6000DEEEB4707DF9D97892C0428EEC7D9FDF1700AE1938141587D4A34055789EFA987B +:20CB80006433262398537B07855C26ECBFDCEF8BE4E62375DA32CC1754C2DB251768C0B8E2 +:20CBA0005DCE5971C0160B8CCFF79B3CE0C944F71F8A08918BF7F1B536410E87055FDF6C6D +:20CBC0001D6F82433D5B5448778FA9190389C2086B6C2B74801253404CFA29C56171A49CD1 +:20CBE0003B1C27224BE3A0E6EDFACF230FC782ACE783036FD052FD0478EA54EE0ED90C244A +:20CC0000A96A1EC14E3C8DA07F9B7C6250F8F45E03D62138EA38328E1400089DC87F7198BC +:20CC20007F7FBC553417BD5B43D706E2CB3D2E42A4E53AB5F420EBF95398031BB53971A28E +:20CC40003F6B1BE10AD48936BCFE14AFA3446C4ABDA7CD9F79825E26E750BE90E2CCE78C82 +:20CC60004F3A4710FC454B9DFD9F6A30C8E9499B6B8F7B2FDBE1DD090C356AEA8D2F5313E3 +:20CC800075CCC9372EC0181ED3514DB3AE2B9823D56EC47D544D2CDE3E0E73E7606354CAC1 +:20CCA000BEF4A306508E481A107645295E4C2EC86010854C1190530E612EE2BB5381085B9F +:20CCC000B01F20B968AEE3C70F8F249DE8904ED3A3AA57B62917A34DACD639B250DA0AA821 +:20CCE000346BDDD851BED9EF0529FBD8FEF009406A7C3AE3A59AC548BE83EAF650A225BB8F +:20CD0000850AD937EEB1445BCD5E149D2250A6796B9FDF9E1B9B2E67DAC9298148BCE3566D +:20CD2000C181291091B8487A6F15B932C8220F61F86D952250DCE4ADFC631FEDD6DD0008A5 +:20CD4000875355DCBE4C319A0FB605AA286900C6B23D55569087EF261832AC03614479DD6E +:20CD6000FEE95808B96B4ADB4088BF07112938612DE75DD1FAC6CF4D2C48F6F2A975916E2B +:20CD80004D06CA3E4814F7968F3AB212FE0DF5D7651768507AC030C658B5B687B2AFCE21ED +:20CDA000BC19D6BE874764317F3B86BA791F8A59893B78C9C1938B49D5E4F23B98A1218A3B +:20CDC000793660E9730756B3C67B88C66411F7BA907AE367F77D3B965E7C822A25360D415B +:20CDE000C778FC2C4C292375137A7CBDAB5A5580D02E689A817ACE107C4F3D69B713088281 +:20CE00007A3EE843C8B2C77FBBBD7AC5EFD4405D6AC59DF4B8875CC9FCC6F2ECFF915CD5D3 +:20CE20002CD69C9568445FF51A9D0FEA0203AEFD640950394812D41FDC491F83AA0AABA84E +:20CE4000655193F1D5BF3D9FDE07E5F3E0E86FC4C77CC1BFC29486F5F6B099A4684F04F648 +:20CE6000E9C362477F6141A1D4CF4A795FC28EB204AE8082E46DDC630735E095BC0CA4EA89 +:20CE8000F93B027C9AEE8832C82E1D212842DD4F96F40F04D7AC1C8C4277B98571C0086D6F +:20CEA000A47BACD582E792100217735C57033A6F725AD35B19EFBF440D8FD1F52C32537450 +:20CEC0001DB89E187DEB3772BC31210A4577AACA42A871727786F918AD3393286C97561986 +:20CEE0008AFB673236FF2C55813FC3305F2E871F7C2248A700747F99AB27AB59F3ACFBF9F6 +:20CF0000B52C128875565524E38517CE177111CBE122E8C366226D9761775A4D0043C302E0 +:20CF20005FD939EE0D0F76BFF73A6FC81AE7085F98FB3482FDD9AD6E87D818CAB03092C0C4 +:20CF4000CE17091EA144670463DCF0E915E8319DEE5F5867F695B8327C258A3B5740FA8C8E +:20CF60000BA9D0601E9F706C59EF64A05938EA3D0873B1B529834B3A1F78090D6E0DB34CF7 +:20CF800050B17A03168A9AC75C9A9C8B87B0A20DE366F09A79D7153FB7A0A20227FAD2E9C1 +:20CFA00095348E43AE3515FE4A1E3F5629CC684EE321C89873080F6D980C47823F79B68182 +:20CFC0009EE67A261BA8D000C6751924432982E5F71A49E2BCF0830724E3236E805C3339FD +:20CFE000C1B243B51093B4DBE63A85AD2536A4578C0E59F64A6763B89CE3EEF29C2DD294A9 +:20D000005CFF0EC38D868696F92F4C629E95CD00C375D0BA33DC0E361BDBB2D97002DECE2B +:20D0200046077CDB1785B9CA7A0EB7DBDAF0C41BA1D300DE9E6AE61A3D04C81E7E338EA802 +:20D04000BA07A12B5A92124F1A4F9F3490DB3EED19F8DB3C0B9F1A73F721FB10A2978DEDEF +:20D06000281CD6E6C7780E3436182D8A558DDA14B5A87A4ED0EE7F56F0C48E5589B3180BAC +:20D08000FCEF38E53AF68569A653AEC262211C7F0DD9EDD99F775005E70399B4BC88897850 +:20D0A0001BBF557DB53A4FD547D2A5011EFB3C35070DF4E0902C4F8EFFCEA1C983F3E82230 +:20D0C000290FD57F85DC8B81B5451E6F39F4137A09B71EF2795E03F92D572BB85E66D8442C +:20D0E0007FD6451639AB166E6302670CF9532F51FEE79E800D2F256A424C83975212F41591 +:20D1000098657B51D967E8157825D54B74DFBABE2B4B702368722B3DA2FDCCC8E1F90358CE +:20D1200021F2A5F75018E26EEEDACACD9407036DB92E0DC1478E43A7E93063E5AB325923F0 +:20D140009488CA24B39B21A1685DE7CE05D35B4F83D7A46415C9F5F1F41EEB8153EA676110 +:20D160004FDFC546A7DB0C2B08495C30F8D4CF5147B36D498C490B3225530BB44E5576EEF4 +:20D1800039058B492270DE6333CF1A6AB74A1351DAD8F7A5A3F2B6B403D0D481FE466B6338 +:20D1A00005466E9079119F529CDD5AE3BAAA2DE4A9CEBEBC0B7E294192AE2FB52612A4CDCF +:20D1C0006937D1A0B28039F887D18FD112B3084662724706C7794690090FC4B9C292A2400E +:20D1E0009D088BA96649B44BC6191D26CF21E4435B24933857DFDAC707FFB4E4D3C8FF9D79 +:20D20000B3B1F1DCA87B95174A39281D7AED527BA75A91FEBB0C8D6BAA5BD720A05EFCE3EA +:20D220000F46B37C41AE70EFE06DCFB50328983B8EFA730C72CAE930E0E8AAAB692B7D5A69 +:20D2400083D0C83BBC80E56B18D8B269D6E73AC7E5F85864993E4A1A98F5D9A774881550E1 +:20D26000F8C5CED8D065D3E15B8A89ACF0659E7A7E9F7A292211C414C9BFA97CBE1BA16683 +:20D28000E8A71B7C713478185FEC2237429EE6F5F802E4F0218B945173A3F694553DFE50F5 +:20D2A000B92E8F62311CA19D4658ED1B6342A3385534FB061168E373DB76FFFB45AC42F41A +:20D2C00089349C596DA45B6C467970DFC71CE5499A14058067D5B586B56F0DCE3CD72C714C +:20D2E000C6F9C76FB71A57B02D985C477F42C25ECCBDBB7B70F31A7B18E2EA5B12A33C0130 +:20D30000038D2A0F7AC7E11E905F1C7294AA739C3A47EA95520CC342E14214B28EF0F30E6F +:20D320002157313B001125EB7F779E434109450714D8AF1B3F26A314DE8043F1E8FB8C5C4C +:20D3400022A5BAF983C5D54E470D8545A8C9D1667CF1467F8EA5534E1C37E6EFE051266D30 +:20D36000646F3D969ACA2F0CE3176931C0E28B92C9A92B1B7992374F549C3B5A81AADA0141 +:20D38000F9D13700BE903535FEFD1B17D8DAB60CE8D4539DE45535C7BE5E5AA3F4A74DFB56 +:20D3A0004EDF7CE0E2CB3A8365C9EF28B50114121D2E90836ED61CE74417E24E32CF998807 +:20D3C0000BC23AD6041D92E820712C0ACED79E60B0C551A4796380FDA3C281AF7E949F441E +:20D3E00082982F2C42974810690062214F60751C757947DDE99DFE70FFBE90D10F69462D4C +:20D40000FC1E54C331B098ADDF7A6521EAACD48F7397258D252D83CF02A8E2EED2E7657174 +:20D42000E9D0163F07854ABEB64EE957EC65A525610B4EDB253D818366F2467437B877E98F +:20D4400082E1D2CF1036552C63502C5D56D90096C1267E8CEE5D6F73C17230374129FA5B89 +:20D46000EBDDCF623735E992CD6A021205D50003A982174D020BD0B85E4B110DF9F1FA0DC8 +:20D48000A93675B4FD77A35DDE0478440A533C7DC26BC21F8D6B1A88FC5700E149FE2443D2 +:20D4A000888573AE0CDDB887A988E2362F932670F88720F79A8FC29562CFA5C5B3B084A23B +:20D4C000605FA30861EFCC83343968E7DDB173A19B1E2FE468CC119EF8CA680E6E0B9420D1 +:20D4E00042672FC23391CC7B04C459AE8CE8C8DE12F915862313EA242D6D4C76FA12558B6C +:20D5000068005AD14CF6D1DF3464852DAC72AC3CAE1BB23C8419A0B1A1A5209B5E3A01B344 +:20D52000E2C3864EFFB966E74E340E0EF6F525D16EAF5AC541D9F18C6A2D84111EE665176F +:20D54000223D5B347AF32315D7B8E21647008FBA1897308A20B74C3694BC72400D0C971499 +:20D560005395294783651C33E09278B174981897358EC471F2699A3B829A07C5E35246E15A +:20D580002692E5EADD5705A92FD70A7C160CB60D00D0C6624595AF457BAABDB1F08EB669BB +:20D5A0005F99DF85DC100DC92A1B10BA65080409E32DC3A2AC0DFB529FEAAC2351EA91A382 +:20D5C000B10D9A8822918AEC09D3050296D94B6C89A319BE07C2F0DD21E92A2DFB2144459A +:20D5E0002F24A6A95F1CFBB492D6388BAF8D7CC05C18979A5CE8269AFAE5254B78FF8E605F +:20D600008CCCE5DCE1E31EF555689CE499555EAED6C25DB4277CF2AEA91BF0060B26086C98 +:20D62000003B3D291EC49D690412264743DC4CB817AFA09F66D8332EF813C0C03F5874F889 +:20D6400072BD4E4895DF28AE0B009087E607B2D35DF711380F32EEABE2969B7B0E24EB8382 +:20D660002CF6B870BA42F3E8D67089201826FC22D209E4EBAF19BC286E9EEE985B04109255 +:20D680007AAD455CDE0F03494826A0F417C71DD7F364B020D75855A6A490034C779F67BDA7 +:20D6A00094468B40E955E54E962C462A6999FE4B81B5B874A28C3039411790A44B49A153CA +:20D6C0005BDB39DF99412985407E970ADAB2746511585FD33AC3021D598A91FB98C804FA2C +:20D6E00038D49A4543C7DB37B21EAABD02F987EA9DD46229012A98A27787BF2BEC93912304 +:20D70000AE65FCF86CD61576159B5E4F9EB851DFD0CBCE944700FDCB66726AD1021ED5003E +:20D72000211963402617491B1B9CBB06E79B46C9410B6F2B0256B678A107A65E413EBD26E8 +:20D74000B32791430BD24910A53367770C7BB87FBA4D78048562F0FC158E6334A3B37E917C +:20D760007A7D2FAAB84E553A4FBA102D0610F14701C8321A31BF8EEE42A95DDB5FA85A109B +:20D78000BB83B0C11E8450D66E104031016159D05F3ABB894FC7D2A0FC3D537D0E5CCB8F66 +:20D7A0009CB808229E8DE634D10F26A01660B6CD4D189E5532D7761D966B83EE9E32C4010C +:20D7C000A7AD5877034721ADC9D082571E48E73DF9442D0E70BA80CBEC9173492C862DEE1F +:20D7E00057266D9560F1641FEABD6F2A3A246DA8D5CA97E74B76F8C45B9A4C26E2F6150F26 +:20D8000027AEB5630CD4283DED9FCC826418C452D7B8C321B1F81FE9472D7DEA1CD08F6987 +:20D82000153DD3C39628C7F5F47A148B21504520FB0746290DD591EC15CD76281A4AD35EBE +:20D840005F224BE912E4A43AFE31B81F12B51D8B8D68F54DF0F79E3E1F08FA6E5402106774 +:20D86000CFFAD569D819F9F8E5B7A00749DB44DD44D685DF144CE9216C3F65308ABD911324 +:20D88000058F09C5C16FBD50D9549BD5DEB8B24CBF135E9530D61C9C590CDCE3A40113EB6E +:20D8A000B3328716D7B8F0D38B82BBB88FAD8CC2ED1C9ED3DBA528F44A635495696E976709 +:20D8C0003549CF98627F5597E11A036253A80975F86A377210E89BAAEA9BAAC1B0CAE172B8 +:20D8E0007684E91141B56679F5519C244460908F3D19147A85C99E331EC27621AB66027693 +:20D900006927438770FFA64D5A3CCB675AC764A9D009BD9EB35330CBFB44EB4EB3BEEC77D4 +:20D92000D5380FD616FC464A127150CCE8709882CF6EBD8D98C9CED3121D6EE13BB8A5B7EC +:20D940002E0C23F6DD142EBDA10A53834CCD30B39B199D1CA32819698F8ADEEE3EA1018E0E +:20D96000909343DED5AEA738832A224515A88D92286B535DF29341AAA6A442306D6503A02D +:20D980004DA688B55D19F9903CC1A0C7981A5780BE47DD889253D5E65B13CABF598B602600 +:20D9A000903699FE3061C6D5CBEC7F141EFC1EBBBEE5480E5DCC352D76D5DA35CD6B331444 +:20D9C000B864E414392E74A58129755670D664F53C8D09E8BFD1A009F70F0E3D6FA0022525 +:20D9E0004210D87320BB58C20A8F91EA5F18C65300CC95E985CDC0C9D29A2D400C1CFCD5FA +:20DA0000DF47367235DEEA7ECD9BABEB3D7711A6E876DC4D4F4527C0955D526651D4044639 +:20DA2000C148549A0B1B6C1DB148B18C4D3EE1AA7BEF66CC326E6F8D1860AE5379861E0521 +:20DA4000789E9A9CFB468E4944AD276D470A49429144A502CDD1ED466FF874C2BDF20E69F1 +:20DA60005F9B67514CBC5EFF06ED754D704F22F806F945736542615039009D856CA4B69839 +:20DA8000DE82C706E47B38C1ACA2D8631676DACFADD0411F960BC0C66F27869CCF6C085EE6 +:20DAA000745AD6A21EB731110A7CAC3808C07B3401012FA928714C34BF477BA9E76276DC70 +:20DAC00024E3B278419AD8CD22B82EE656B0F32D16E98C3BE7DB714DF30DD59DCED68D3662 +:20DAE0002A27D6B61C25BF2A0B9AAB20B28660B80667A6A14A02358C90E863102AF6CE6F56 +:20DB0000D7DBAF649B66B0DAEEF72C57B74BD414390554E6976FC85D454C0C26143D0CD5CB +:20DB2000487F6C324FD98FE85FF6F93991B5016684967131ADA24817711B6D4E1380C7C6DC +:20DB4000161B643A2A0388FA1747B450FD16F35C251287281D0297864B52EDAEDB0B828B36 +:20DB6000AC7B1C11022D0D7C1598DF7B17CE2466CCA52FCECB4686178B1DED279C6762D412 +:20DB8000DF2ACD4EF93C0FF11BCD0EE4F62D4ACA06E0E6817957D662D89552329CCC330A30 +:20DBA00038A8FC962C7FD12E54C7E0B69B1A7A58A423D80C272A2571541FB6C3990BB382BA +:20DBC000B164A0E9A9F58B48FC0C4B01D1E2469A1303802F8C7158CDEDD39C094C62D03F46 +:20DBE000F7582171A13287DB65B5BA1FA4DED3587134997E12973BCA5769FFC8C3571869E3 +:20DC0000B0BF987D3E29866532294AFA89CC073C4814D4A0F26E5721B12B67C5D05324B64A +:20DC200028614CA9D1EACB359466CE16B496956E8068D97C14181F6E6F58EBC30748B4A171 +:20DC40005B3AEEC4E34B75F824AEF60FD7C2A67E9DE93E1C62433F72E49E83D0DBD3ED3672 +:20DC6000C705CECF7A39210F282F78E2D507D3560BEA1CE57ADD136F4AB41402864DC3AF7A +:20DC8000B46DB8EDE117F420716B8BFF998FDCF29B5B240C1789A42C5BC8F78C50BCD6D95F +:20DCA000D3979E36A0FFA6842219C282F17BF06FF3913A671D6B915E9EDE6AC62A2350E04E +:20DCC000A7CD4710F4D1602BA4395152E1523777ACCA3F75087963E56219C71BF2485A786C +:20DCE000B4FB3A8B5135B5167926527769C87F1AD8DA38E79E2B1212BE2C773CB9E82FE71B +:20DD0000194C4505D86DD04D4535DF2315AA98FB7D2E899C8F91C3AD2278183B2C9F22C129 +:20DD20003F2DACD7F8907C538777829B0863E463D6D7D218F46543CB5E63DD12701AF3F7AE +:20DD4000E28633BA5AEE3D2088D51578768CF1E7A6EA8730B2DAA1C59D02D6CD08F001543D +:20DD6000684BD3FBCC5D7D55DFAC77CD03D046BCCCF21D98FAE752F00448F956276CE18559 +:20DD800079B7DB86D1279C809ED71E63846AE2B1C96E60051208B8F3C904CF0F9696E39EAE +:20DDA0003EB04B95A1418DC04F1553C6A93F51A6607B548ADC0D163ABE233330F40C247E32 +:20DDC00086F33484248B2C5FCF6275675E89A5404AD51522DDF071759F70B2AB747C474310 +:20DDE0000962C010B8184F9691F0511F5073DACD9E07E4C31D1EEEC667E723B27212E6957B +:20DE00009A8C17170155B62F9FCB0BB4D0ABB98022BBF2EA43A90C081000C99D37C40991D2 +:20DE2000285FA8B7F097DDC8D63FCF5095C014FCDC50E46A62FBB021C832F18D4B32704CDE +:20DE4000E13A19176D76552AFE7CA4AEC04B61802267D1DE497F67AFBD3EAF2CE56EE3C675 +:20DE6000CFC17E50424627AC0B31B4EA7147E3771E7C0BADED632EE9E6FE0AADC7E07E5430 +:20DE8000CBE5C093638C731C741D461B6B7578CB618AED5FEA4C95EC351B1A61DECEF0D2C5 +:20DEA000E01E79CD8CF8D5D414797F17C05833A86B612F6F958844B5609CCC5E2B71849F76 +:20DEC0003EAFDAFFD2E5B0CA462ADDF5989C5D31E9696770EE5976B9A6CAF2B77FD4FFBC81 +:20DEE000C27E8DDF283E48A8BD275E109DC0007BFBE158E464C069522DFF0CF02DFCB3D922 +:20DF00004520567E711F6EDAE8FE581CAEBF4C09B35EA1AAE21A63A7F9F22C7A13D66C2864 +:20DF2000171A808927232127EE5F5CE94EC8B4FD5B14EDDBE7B2D1E74A3C07FB1DED5E92B2 +:20DF400092BB8DA8A494FA90E239CF7CD51A1866042F42246547E8D3F28FAD778E9BF46B7D +:20DF600025537CE6D63BA250FA2ADD2E1709BC2808B9A3902FF371AEF709C7DA96B6D0F8A7 +:20DF80001508E5DE0B68BD2706CE6111FED9F26DECB12C47B308BBAD30BA20D58A0BA4B1D2 +:20DFA00040982E8896B48B20BF5CEB97B08A1AE9618B9F15953683ADEA0CB98321F1459848 +:20DFC000E7946D110E68F31EFB266FB2938656D0DF509572BB6D7A957F07BBF5315F254B9D +:20DFE000C0E9F5FBA7023C5837D684BB4C7E9A2AD08E27B2B562D6F57186977DBA3587BF18 +:20E000001FD21AF23BA8D62ACA6E9ED1BD631FC1DDCEA66197A8F1503ED01567E403411B7A +:20E020008084C8E2314C06BE82B9D4FEB2AAA9D82C987BA4930236EDB14AA27CDA2D76874F +:20E04000E67EF6E7AEFFA186FCE02FF60479FBF8DCA9E98BDAFAA18740653588B275E8CD07 +:20E06000DD552ADD3ACD059FDE88206971578AC04245829B34D924CBDEE8654C1D524842AB +:20E08000E7EF7B88217D2A729172731D8EAFE3A9913AB5EB0A5511880D196A32808286F76D +:20E0A000C591F4753DDC4038784EB750176C12F7985A2A88CC9960C01E9231792BDB914459 +:20E0C000C742E2A2D9DBAE419D323F6B980CF95E3F38468F1FCB0403B1604EAFD0D56C2C14 +:20E0E00054173EE97E867E131AAD322EDC922AF6E2BB230D032E97EE882C089B19CCD3654D +:20E100002401ECEB7DAB42770C149C56CE94EAE0831E7651C572044C65278B234101B5DBE9 +:20E12000B3B164B277D35F07B1640B4C44343E770BD044B1DDA65DDF7863FFEE987E24216A +:20E140008988EB05067C93621BEFC78E1C5EAA8569C92B35409FA95F610698EEC2D7AAD1C5 +:20E16000D222A4553330CF67D40FE64C0966AA0440B18FC5A2FA40ACB81AE0B98B420501DC +:20E18000DEFDD4081D1276C0712EB6ED1F545048576AB7F288F120F0DE0825A94748AADA5C +:20E1A0003FDA62AB3564BF222971C6890D8E3E006BA3BB9EADCB47CFC947E76B13F99FB546 +:20E1C000D79ECB1F19C93F726AF16729E059751E359DAE6F98A4A73B728F9D96D38E3C8B2D +:20E1E000C97F83E54700A08CBD038EF487FC6F906D4D1CA5B074A350DC9F35EE7F436621BF +:20E2000095F9C9693339E679CECB0B536DBB3C51C536C99F309F903D413A307FFDCE0D6F57 +:20E220006362E62B8268C69E0950CC0A72456D57E4803D1CCAC18F56F8C3C882A6C53E8EA7 +:20E2400058FB1360C977203C7031C4711EBAF91E90D27F6A5B32E65E97B294C0341723412F +:20E26000B23FC58F2BB14DB2D91811869DE955C1C508DCBBE9FD8884FF011D46A28C64EE21 +:20E28000A690691BA1C15ADC8B4CA9F3DD298496EA4EB5A67DBA050B9A75BECE96B908B518 +:20E2A0001CB424C13FF6F0F4674C877A15CDEFBE4B94DDFE89D344BF69D31F4E49D08527C6 +:20E2C000690777A944457FC7DB190E29F4780C52784B7A08BA1FDFAD0F9419FB823C05794D +:20E2E000B96E479FD3F6CEFFE2B188A30FFAB19AB2768E200102F39DE171C80F9FDC13B990 +:20E3000032DBAC28D6D92CEEBD097A6FD2F7059092FAA807B22218B889860E6384ADECF1D9 +:20E320001D6C0ED008230C1B9260B4B384694E65911BBDFE1CE872F8E44BDC1DFE00C386E7 +:20E340000DD86C7A66A8E4E8470C912AF5B9BD8A9CF75A3D5D67C3DADDEA53E8DDAC50D4DB +:20E360007BFD859D6DE98E2BBCE4EE86903F6878A0919CDD646F40C89069BAA58F7DB2870F +:20E3800087ECD009DC4326741D8F7C2F94F2BBB29E03A61302C7381E8FFB5A6F423A733B38 +:20E3A0008305BC54458163D14DEEE74AC8DFE34BEE75B417BBA6C1C1D70AC8696C80DB4759 +:20E3C000627570FD50867E1A3AB2AC513C0CAB6B3D61167DA47C402A2C5B159B86B5EF5CCC +:20E3E00009A2A88F82CAA07B90D56E608BF3A8D27D8CB2CD460FB7D2ECC1FAEA7B184536A4 +:20E40000331D07AD9178B5B85526F0FFD0839C30C929FE4E04E2918930B76304FADA0AD0BF +:20E42000BFE8E66AE4A76C248C85C543F4D5BC54A2CF590044D64745B236D7053E16EABFA7 +:20E4400025668560ED4168C802978E9E3DD1954AAF7C3EB476DF075D5B0E8C8647A4F8FF09 +:20E46000DA83ADCD062981B8F30F4AA1656F54E2D34731928E50161FE4FD3660807A33E3EF +:20E480008A4D1D68469C2DEEB07DFF2D3203A5D0EC92F3E5663B82653501AA68D7BC73F400 +:20E4A000D35F8386C0F476291B77E3AECEAF620571C65BA957FF4F72E097B3DB9D83C3CCC1 +:20E4C0002598164EB993ADBE524F9EA59C104CCD04170DFF4B70BFB9A7A3CA7ACCDE6C714C +:20E4E000C23D0390FB31D9616536FEEA18C018EFCC125AEA02B256D3CE74CD46A4C8D4EE40 +:20E500001E03F078A255AADBFB67EEA9157F53828C666E3DB6FC03A540692168BD3E21A9A6 +:20E520005DBD2D08203A3EB7571B229B8A958DB3D99C1D8D63649F5A5FC0267F98EC5F0E1B +:20E54000AEB24D7E5EC6057AA6ECBBE53D124CC937D6FB2C3A1A741A57ECC91714B08A3799 +:20E56000D609DB009FD3E6136F04F5FF437976E810B05308599156094DD16AB6EE24254BD1 +:20E580008F4E25A7488509F20A9BF3A6FA93F9ADC63CA95E73B8DA0E112B3F2B38C5E39067 +:20E5A00077CA09CAF802021771C7D6028717A2D74467378006B54BCF2A700AAE3125F20636 +:20E5C000779F21C1C2AA713A050710CFF005A2AD800218164C4272F588A92FBFA9ADF90EDC +:20E5E00026D03A6A946F2E13FAD0F7437A80474139C35E016ECB3EC36F87E35C9FD078D234 +:20E6000080F141150733CD327FA36E75FE9F01C8573F341EEFA30E71767BA4CF1BE2AE4443 +:20E62000CC00D80434C612516D82FD4CE7856DBA7ACF9880DC2058B8ACE58142440CE49F76 +:20E64000695E73D3D1B8903055D7DD0BD78F1BB2B7F9F24834BA36F896B7904A6C08A36970 +:20E660001BC652E9CA15007D67F8DB5EF9998AD08C682E50504A52DBB8751AC91683970322 +:20E6800028B14B2E87631138C81D1FB3B4A995394AF6E9F8F4074CCAFAB7B79E9CE9494AC3 +:20E6A000DB3C5D506B561F2CD31252BF7785B1C33269E9ACB7BEBF59040E9407A5450807C1 +:20E6C00028D99C24E6D73877FFE69292BA152BCBF3364A73D13D03DEF58A000957DEB507F1 +:20E6E0004753B3EFCDB181D3E8435A4155AB6052C271C820F46EC469BA173608E518FBE102 +:20E70000FC855ECF81526441203721F01240EC255590064728BCDD7D6887E22F0FEA50044B +:20E72000DF4866AA0B205A9C037B919028D79A3B740EC22A99773953A7470F916B4F8AB77B +:20E7400048CF8D109F3413C95A3E3590F61F4D352481D8386E448ACFB12C72CAD116659E9F +:20E76000BCCB8972D0162E936874FDA5374DC98C523C383582959FFEAAF0B088F078E1DA75 +:20E780007CA7747F962CBE7CD799195FD9BDCDCC4505973B72E124F6D8708DBB2F20F97E71 +:20E7A00005CD988475283BF43C3C14FE9A9D6B527C54CDF8614B8CB1288F9A580464335807 +:20E7C000105912307268F51A9DD9378B405266333C67C7099B561C3276DBF893847675A5A0 +:20E7E000F21C1159635B69A2574CA958D0EFB81FD3F7BA64AD6FEA4936173B3B69E515172A +:20E80000E753BE23B63A1901B79F50C176695EDC1FB5194FBFB18F373C005A0065CA581BA9 +:20E820003EE63E133A3A2F083DE90A671136B081DCE59B7901516A39D8C4AB78879A6C672C +:20E84000D538A2730D1B5E958FDD33F2DD6E5642F96F73A9F071AD06958C73817B61FA3A4A +:20E860004363D30F71EF6A4B4805D7E85D262564E09BBE1E373A14480DE5B390BA7EEEF371 +:20E880002F9FD321BC22E511CB34759E036E7B5DF3171B216FDEE27E4ABC80D0176C5E2B32 +:20E8A000B3F469E6E1975CE533F040F57543E4E3AC6E09F6B2A913B8913889A5CBDD195586 +:20E8C0003D1B5689197B91935C88A19347D200D4198AD96CA43FC9080B6322D68088782C96 +:20E8E000ADEDAF4213EFE1652E70492C3B353249B98608996FBEA5C4CF17833AC27F0B30B2 +:20E9000080CFCBA6AF7E7EE41DFA3B69C3C7CD4126D5532941EDA6761E18DEF0A51A94E855 +:20E920006AD280ED72FD863D6672DD55216CDCFBA05BB6F46A7D0101976363A14F1A0CBFCE +:20E940003F1A3E1CD0FCCBFEB5E3591DD550FC18FB0D7ECB739812AED2BA02F9A5AB0A1B10 +:20E960000B4C2EF5C34E5A225BF87430D6A72EBEB6B95119F31031EA7B6BAC2EDF7DAAEB88 +:20E9800070A3831E6166A09F2116495F666DEFF58491B319C53A2688A3C99848D39C6C75FD +:20E9A000299BBB9DECBC14C18CB50F4FF7AD9917A457336E8BA1F26CC132A43FB0FE9FEF93 +:20E9C000F013529837341C70AF3DF87FEB5E786F7BE2F20665282BB22726771B6EF9754FF7 +:20E9E0004251090DDC4788EEB15C52C7F4A6BA078321BF8884BAAB312B2BC869A9CB15F946 +:20EA00001005E40A69FFBE31B903B99EEC6B0AF6BE432F09513C6BE0BBBB3CA0E73638B8C2 +:20EA2000C9901ED8D12965975C5E4C3F9C4DE429540B555F78DA044B269F95D639DB1C61E1 +:20EA400060A9EF0D8A2EDF76CE0B8034F6B1DE764F9C72838B28F82CA1D9E4CE07FD8FCED8 +:20EA6000382A598E98622B483978D70641DEEF9828C9EA8425512D3F33D9CE732AAB6B30AE +:20EA8000635337B91A13B6682AD6285536BA49281C046350C5487922940EBB84ECFB0E89CD +:20EAA0000A0AD2482C7E0863DEF5FBE652DE59059FC32A9A4831B9D19F72065556BC7FEAC1 +:20EAC0005F93F36B08D55EDED94C8B246AE591767E38304E3592419CA1D78A9B7922EF1B89 +:20EAE000862E79833F85062B51A1DD80F94A6ED96FBDBC76C23B0FB3327E59FB5497FDACE3 +:20EB0000B60812C5BB0E7EB791A00768889F57370E879067D19A2C138A1D6E17A405FDBD48 +:20EB20002D69248F42B3CE32AEB15006EFD112BB3A670397B61301EF2C73F2A5E74F65A7E9 +:20EB40007ECABA3A88CDC07B5CBC40D7278B796020FECDB893DD2A22AC5F6AF593F21B9333 +:20EB60007F3FD2B4DEC08F3BA23DE632557BAE7C7623C3AD187AEFA8BF132F002DA5112EB4 +:20EB80005F02FA8598EB648C0A7EB6CA90E06E3B0C3835B012CABDF5C667493EC57B07440B +:20EBA0008F0C5A49F9D0C2B677B2DD2AE595F3B65638976B697A68567D6ED3697CA3FBE829 +:20EBC000EE6D3371DAE40B3F688309173DFB75DD303BAC493E4FCB9A3731DB87990EDA926A +:20EBE000B9ADFEFA0D0CE17371A04A915B93D6293BC4ED95529AD8D5F625FB2C2E8FB7524F +:20EC0000F622B537E2A77BD0C6F711E79C3B08CDC9EBD8DD2818CB9BFA1E3FB1FBA704DE20 +:20EC2000966C3A7A94DF650E46E5F0E2F8FDF0B8BA96E280572C7C7840B9B617C8B2287994 +:20EC4000E77808E21B4C0A59265761AB42E2F3BCC3456A1DD7EF8A99274572027AC63CA3CE +:20EC6000505AA76DD84C5BD832EED0B38506C443398456095877FF072D00B84ABED8068C02 +:20EC8000BFE7B4053037A71510326D21E93607FBE38FF740B4EB79D5866E1605FF7A7C2F38 +:20ECA0003CE9B6E2EF92E6A354029CADE274E21EF2AB740AAD0A48509C8D4A353F7F08625E +:20ECC000244E54A7BDC54B85F65FF6337FB2968541F2139FDB863A73FD1834D906684F18C1 +:20ECE000BCA77EA000BA5CCB086E358E0C36EA434E42B69DF0DD71B37E08DFDF0BC004F42F +:20ED0000B061C8A8574380393AFF2F016AB8B72713BE606C6DA341DA8BBB8553F738A731C9 +:20ED2000C7F379BB45DC12E884835DFB81B182EAF094C0E4B8BDDCD25112417EE2E111ECA0 +:20ED4000CAB2952778CE75211B0D6E514B015425181B66D573BEF703393FD285B3785142CD +:20ED6000C8F233838EB102197A9C5558E804B5D2BB9BBCC4ED57B55BAC8FEB7708CCABB697 +:20ED80002A494E1D7332ED0588CB20FF43B9C2FA53A54DBEE30E0F1DB56D805A8F01A28CFA +:20EDA0008FEB57F74CA237898C05E66E1B9EAB3B998AF9168626F34CC867B95BCE6213F4C2 +:20EDC00089EFBE8A184A5876CD7A65B3992E4D1A52E93A78962D655A4FD5D19E5650E0DB53 +:20EDE000DF37D6910594701E1E82F18B0705BA326A060526BBAA6C4D73AE3E2A96C094F33C +:20EE00009A7DEF14A8C2742489E4ECD8B3EB59CFE43A2519C8E5AFCEFF9DA3B34D36BADB4F +:20EE200041A7E5EADFCEAAB6F850FA91D28BDEEC775C510886A3C1B776909CA55A125F2510 +:20EE4000FDEAD1C6C0358845E767BE82E6C0A991A817155DE14C341BF25A1F9B2A6C8C74BB +:20EE60004D4D98CD755D28D5AB1ADD0FA878AE2CCF264979E8AF1CB5B9F5ADF686D7291E05 +:20EE80003D39A7EF50767962A8C30B14228B4DC1E691EBDE5D532F3DC8716080B11B97B2F6 +:20EEA00043DB482368FBCBD9DE1AF2C76956A8EC0E2142546654894DE9E58489A8E8BA6ADA +:20EEC0006964604DAB5C639C1DFA3771CA851A7676CC4ECA492579D36A9C8915059D6266F2 +:20EEE00074766A3977A0B5321C6F8DF7E91A8CF018E87BC4115639B60F4B7DF1F14148FB27 +:20EF0000D664FCD87B018B9CC12DACC8B6E1043E981C9FAEDB7D12163C1F88A112AD4FFDF5 +:20EF2000510C247D6B7F6690077615117EE35A652C72F238419B4D4E2B23DA91885020E55B +:20EF400049C70B18CC0B2FB923674AE70E0129EEDA56B9BCD330B4575F7BB7F1F1F3A337EB +:20EF6000D05A9913A54E1921C865B87A68ADB90EE1ABC6096711DA0056305308392A785694 +:20EF800028ABCD10AA2D732F906B88DB4F4B1F6FDBE76DAE493EA72D530CE6991BB05DA4E0 +:20EFA000869BE6C8CB949D1413F02788D2A40E68E579BB8BA9F30A870F89CCEC4881B7B77C +:20EFC000335FFCB001C8604D809A417E79AD44826FF0E32C5C246EC6E41BB238D102162D97 +:20EFE0000B6F7EFA665131AD9AEE250E68E6FCD43FCB2E20D7228013AB4747E4169EA48DCB +:20F00000F30BCB1608CACC0EDFCC4AD7B554688BED62C87E3EEEB60352772557ABCA59957B +:20F0200085A3CA333198A3831896CD666C8F5FDC7084ED49374DF71DABA234C4DBB690324B +:20F04000DA1999AD45729C72495F76777D9E7BC4D7ABFA4DE51FB99B4DA65BCFECDD9ABE64 +:20F060006047623D4C50D3C6B2142FF41295BF7F06C3A19841CA88D96D18BA797C5A9E01AC +:20F080007E78A9ABC7D4D7020C0925CCBE4BF82AA5399FFAFDA8571ADE2B402C3DBAF34451 +:20F0A0002BB97F7D7BDC20472447CBA440EB414FCD799D2F811DCBC934DFA5A9E1544D8373 +:20F0C000B5F7A087D40CC6735B68BB64D48B243827ED10E82A519BAC1D7ECA7734A8F29798 +:20F0E000294451C655C0A04D3A5ABFD7E2D7B51D90E7E7D63FBF3FC699FDBC37EC3ED20217 +:20F10000E7E959A41B9A106C318EA8FEA5A6F11EF4B8BFFBE24709E1A01870197B83C36453 +:20F12000385C2D24D2478F8EB4A29A87037CF64A95BB1992ED2080A7DBC5C6272A9219618C +:20F14000AF2B31DD1F3BA65EDDB3D3D759AECE334C5EB253936E45DBF28E00F2D88E433705 +:20F1600046646020B438EE51C0A293C5E7AB6AC15250A496624EBF29D7F40AD3742432F9E4 +:20F18000ADEACE1D2BD572534195E8B8E1884464555F1FFB6914DF1A7B0C6821EB7DF82CC1 +:20F1A000E59B34C46322976C18DC6E19705440EB2B627A2D9D432816B5E154ADEC79C112C4 +:20F1C000A8D75E31E8D0A7B2FAE0851AE22B7DCFAE97FC7D07C2695475C55681473070EE14 +:20F1E0006A72AC2FBFA6329374761E82675D650982C3BD25D90F5DCFE399C1A4D2D254B5A9 +:20F20000142EC72F12F1920F476D7086C8E7E892B5B80704D56B05C4A2600F79AB6C0F0E00 +:20F220001C023E01F21AE422C498F8444251C123F5CCD9CB62EC4BCDCA005F661122772527 +:20F240007DE26F1F3D9D83A4E570B15B59B2BE8B78B731A86FB0AFBAA1C42D69052219EF51 +:20F260009F08C9C1D4572DCC0712E33862E83B31D28AC188C94AF9875BA04C15F9AB59E9D5 +:20F28000F6F6947BAADA4C345596ED6DF48E751CE23AFB36632D14A02D480481F4BAF6EBFD +:20F2A000C130630FCB556119688EB2BB3BCDD316CA2AD8D97361073B90442A1951F237FCB5 +:20F2C0009E7F4D8BD014553ECD3963196D25F1EA9E01D4D2B52631BB52020FF5D9824EDFE7 +:20F2E0000E0EB0F742616F00F0BCD30E7A490D5E0E67486038870B101913DA4DE27541E3B9 +:20F300000F7D762AB951AA5F4A8314899D63C0C3D0FFE1D59A4F0E142A2A312D0EA38F90AF +:20F320003371E2A4F2BAA617B09C7DA7209A4A2BCBCCA351D63EC9877CD1F49FC12664057C +:20F3400028150122CEBB503FDB45507F992967E331C5D9C4F9FBEB9D794AC44FD0A3B79A91 +:20F360009768800B079F71008052BF831CBCA501B5B19339E429016FF4DE999674A010C7BF +:20F3800038FD6AD34A01710425A3EBFF96475E00DD0D3F1B829C95327C1FE9E1A79D22CE8C +:20F3A0007CDC1223A0B6B2025765405591D9AF89CCDA3FA5E4F5ED236D6BD6590A16EAF946 +:20F3C0005D1F8E4BB694148210417D60292292896B1A6EE16C377242FD659EF1AA5F628A53 +:20F3E000ED2064456A895470DF8D5F6B6E5E75E110EF29E11F97242F1AD0210C6F7217B572 +:20F400009AA26EFA0D7CCA4A95C1D4A2C3DE428673960F5B91742F55B812D9E0B2A5B45795 +:20F42000F2CCC0B52679A6F01CE0353DDEB5FBB88C9E54D305B440316864314A4F324B6EB4 +:20F44000C7F9AD090641C5530ED3091BDC641B26D173089AC3BA4BE32A4FA178514AF4CAD5 +:20F46000012B5F21CA68D6534DFB8CC25260BFC0916F3DA107E9DCA61D16A0507FFBABC75F +:20F4800007B7A81070CDBDA2202A975954719BDAD37687FA5A3CFD357E48C25510C7A03BC5 +:20F4A0001B0A1CF0D599682385236A5CC242392F32B82FB309D150C6EFEF03C8BDAB673FD5 +:20F4C000215531EB1D8E923DBF8F4032A14B6912818648080C039FEDAB54D069BCB83F2EEE +:20F4E000B0080AA3366C4EDE5432C2B334E62225E932B8FC9C32BBAB10EF72A2816294F9F7 +:20F5000021A279B874E0E8382191CE4C8ED6BA40BE4ECC6E6DBAB427FBD23B26A450408E21 +:20F520008C1439D7A158D5C2CFB3B83AEC649F0664EA0086930EEA2EA6396B4353DB55B0D5 +:20F5400080CCDCC5B4EAFE2E6AF4FB90B316903A8C7524ABAF35D292BA1757F06842C9E0F5 +:20F560001EFA701AB528BD77E73E6DA61F18D3D292CED6A06D70DAA4EDC4DA93F6F2B04796 +:20F5800098400449A17E8BD642B0BF94439790CFE9F978F6D23A72B8E0C73402A7E81E0632 +:20F5A000F1BAA59C5A5CC7B6607D62BEE91F455A0E5A971DC3E38F739D2BEDABDDA5D63CD0 +:20F5C000F63E6F74EAA5953202F75F4C19C7452DEC68671BC09F385C915458139DFD2331C1 +:20F5E000B92C5EC762AD74DB510174F4A1C67B290C9EC628DAA2FA48EFBFA051E339A473B6 +:20F60000F4DC08166E07ED6444E763DA44126038274FB71E0A514EC0B439068107007696A5 +:20F62000924E27247ECF6B6393103D773199FA48B00230BDFD245BA9D6C821A5425DD64242 +:20F640002106BDD2820823408E306C11A26DC068148D9F6886609A4932C2803B4305A5E4A4 +:20F66000E309B450A9ECE8FD6B2B501BA19B3D1AA16E2554DE7BB17F5AA76BC5BE201858FC +:20F6800054713EA06F2FB8300029A38270558A39545959B4A3806AED792240834E40CE3F3E +:20F6A00088F416ADBD12A64BB5931547BB6ACD467F4913A42109C323CDC2B6EDEF8E4A2ABD +:20F6C00031BB58C547862E14D51ECECD937271C6D738B03C053000C2538AE1C9AD46472D68 +:20F6E000F12564D03ACEE5AF4A1C33632CBB5BFF249E6A91C72177C141E2CA6A03ACD9F536 +:20F700002FD54D24DC30D497D5D5EA7AEF6BB185ADE76D53406B1E09161555D78B8939365F +:20F72000AABF512FC96479FD692B1FFF8F911DEFA28BB898F80E9C2A8FA199CA618FEBD4D4 +:20F740009B8E14F0DBAF203867613B8057242A46D7319963B4C9B56876E1E335C5B353D381 +:20F76000EE5FD5D97AA270DCBF624598ABE4483E43F3F35E10023BBA830294E1A458F6DEBB +:20F7800019F14A8B8E2003872615FCDE103170D2B25287828DCA497F72413EA32D34263043 +:20F7A000E1B4545E56C1AFB91CE40CCA4C06546EF5DC495EA6E7D027E4545AF49BFD47FA3E +:20F7C000975AF60C9D78447C885960F7D623B4AF4B54DF7CB74CFBD4641F367F51B7FC9A2B +:20F7E00045BFACB7CBAE7D64271BA44A45B573D21DDF902D8539476C1FF62FD432D110DFA5 +:20F8000094265CB3B75FC225BF9A542E42E0A2B13B6EF9E2E3AF7743FD5E8731A2BA25CCA2 +:20F820003583E12B8FD807F71F9D7686C0EECA983FD67517CD6A74C9479053B597529796CD +:20F840005C968711A069968A35147215A431DEEA097D24629EEAB9E90416BA76A2B94D5A06 +:20F8600005F4BF7ACE2F7E6A87410A86677E4F8FE4A1F5E1B103FFD8A695B5B314AA287E69 +:20F88000BA54CCF69EB146E8FAA9416FDAD38F055FFC75D8339D6BD61E2279BC8FB00F36D5 +:20F8A000F8C17CA12BEB48285ED50D45C17DDE44704238569FC4906A057AF82A132F3DBF8B +:20F8C000450EBA549C7092A92649B44BA3B1D2D154837BA8BAA22DE61D347CDAE9D37404D7 +:20F8E0007D2E7AABB3167F2600266A1487EA6D23A1AE838EAF3FD55F582588F2B930AEAB6A +:20F900005173933CB92218ADE2EA0FB831658B4B2A98F3FD9F072AEF6BCFF9527082BFBD51 +:20F9200065714A1B31FFF653F9B36EDDF1CA8A84D04AC53F12F7E9AE01BCF4BE7A977A3E5D +:20F94000B1850D4CCEB778A848F3377F99FE905D50C2FF7D93C2CCEC5794F57DADDA2375E7 +:20F9600083FF30C6C21607856EAD256A3162B2C863850066CD9D1097A553527FD7800187ED +:20F9800074B1FADAE861B1B275CDFD6FEFA763C098ECCB4ECA3B56CFEB56CE4055670ABAC5 +:20F9A0004AFE4B51D7B2FC18D2EFCC7E886A8A27DE4B9890C71E3F0CD95F57C3373E3F6D24 +:20F9C000FD301E3DDFBCA5B9CA657B0CF6210B56311639F6CC4AA54D94B58D68D3596CA77D +:20F9E0000C90897CEF9CCB6E9798A9DC332BB44A70787CD6D7E6178A33B34A30539CAA4FB2 +:20FA000020054F4A27AC4E9FCE895BC8CF604BEBC8655AED21F801400344FBD8CADF3BFFBE +:20FA2000F3E487BFA578B7C308D7692D1618F3099CA0723841127E30019412A070608AEA01 +:20FA4000D1090F4E02769874A4A19D348744DD5D5B24B811FE43F3D41547215CBA6A62CB56 +:20FA6000F98E4DED6BE6E78750829388B416507DD4C821D7BD3911FB0AAB97C1F2CD65E3D8 +:20FA80008ADEDBDC20F46257152C79468A743D47D25393E911E89876BCA2D8FD6DC516A134 +:20FAA000941B764EC1EC565C578FF2ED0953BFBD80F8537AB7FED9F89DEA5C08F25F387028 +:20FAC0007F6E0B59B4A5B4FA69903152C4F00F7E2626F730A08DDBD28265F5C632A069C81F +:20FAE000731B4B4568704354315C5711F4ADE708B08447488216380B6623D59ECDF53FC495 +:20FB000085CF5C57A783AAB248F66BB233EAB4C277BE2DC42CB945E5C57F75D4646CB03BED +:20FB20009C5AEACE6B54F574F672432B2B723F37536F28123740595AB74B7E4E6A0B3C92CF +:20FB4000A77AA0B7D952A940330895A8615BFFFD6C28932FAEFD4876B1419D6F65B1C76DE2 +:20FB6000E18F4A2FF1A954B0E7FFB71515569840C04BD987C3E92A297F3334DB16D79B0E48 +:20FB8000B8B4791A16B239A0B42B61F8EFB1152A45B1E825DEBBC8B96D3B60D51BA863E4AA +:20FBA000CF98FBFD3431C8AF218B4DB699A9888384523837BD439DD1CF0D76EA567ED88CE7 +:20FBC0006A08FD2619B9BC881282735E9DA6359AA4E2CFCDC962247652C8B96B3F3D3FB46F +:20FBE00018B83D165742560E4E5660F82D89895629CAD8E43F0DAB75B54660DDC8EF98D6DC +:20FC00004189001B0A97D547D0C43E115AEF94A6E82EF4FE5C331801248DD1E955C33D2646 +:20FC20000AF2BB64802296466394AFE7D83A7C3E3E29546BB989C09D32CCB0B6F169EE1948 +:20FC400055033E2128810FE8D10BE526532DF7F0991F7E61A5311C916AA92EFA8F7C1C8CF7 +:20FC60006C9E7E0CD0170501E1E272418246E6207AD960115C081984AEF177C8ACF000D4AC +:20FC80005DC425F847F90C7B67A81A70160DBB1D82BBBF376E1DD309BFD242A36FB5340C57 +:20FCA00015F2A04EE7A44969092CADF07C6FFCAEDDB9314F3EC9A8F2908BB42B00A930F829 +:20FCC000E190A898B057C17AAAFAE601E5BB365BE9A85A3525535F9EB6D292F0DE9BDB5A28 +:20FCE00097BF81B1C8B288F078168CC5E011783F16A4EDC54D5AEE7702FCE591106A6C9D94 +:20FD00005CECF730D65AA31FA1860E210956C25B6447DBB069FBE9BD768D6E5341301B849C +:20FD20001E2D71EE5F16DA62CD29335A4BE72D08C1A32742BE5BD8A83B90318CAEEA5B0A93 +:20FD4000B6E0F8148BD58C9CF556E0E207C2E684C6DCA10209E8D38257867E5D4694AB373A +:20FD600014E56C7A348566D6CDBFCE28E3A5423628543BF6254A7526D05FCC61C47C1D427B +:20FD8000A71970C593DAD957F59A62C6D990DB874F18154350ADC10B290B12997EAEC8FFF5 +:20FDA000046AB6DA400B0F6C2E3C52A433426B7858CB7737151611533ADDE7214E42DE23B7 +:20FDC0006A71314FD7B4CC0793686D5DE90FA35BED84C8DC53AE65D6169B31CB28722A11DC +:20FDE0006CF630A0B9CA134BE1F4F8A388A2C75A7A6646B413B1D747C5F393710D66206DBD +:20FE0000C4ACD808640862690B5BAF80562C35FAC980708CCA0A5F2F82353B5DBAF0085C11 +:20FE2000EAE98CB60044FB1E97421D7C0FBF5746864F1A087FB72CF22F7AFC30DB73D8AB82 +:20FE400069411D9FB094C0BF00D7D592B9988E68599182A1B4CBA4D79F9F881819896EC53A +:20FE600030822EC10B5360DEF04E3E891252AD9C868EFB0A943CAC1644BC78C0B30DD76AAF +:20FE800088D821E4D68ED8422F1C9BF93BC0909AB56A17B52C65ED3C19E4391EA143D6DFE9 +:20FEA000FA8EE87440C574D53ADF0DD08D8C74CA62E546FC9ADAAF9CA85F57571629A615CC +:20FEC00020A0DF15445F80838CFBA1D18FA32C2F1530D60BAB5CBCFF0B47DCD0FDB7AC8B71 +:20FEE000C42FBFB8BE78BDAFF479A7FC520145BA773D6C7FF5DDF13D0CEA99D3AC6922FB61 +:20FF0000D76D23200F4381D9D52D652C178F5FBAA3F082D6B716C11CB6FEF61159E1A861C9 +:20FF20001E9B6507CA0B223E271265597A1495F08AC30E99246DAE7812DC51EE6EFF6A9618 +:20FF4000D5435B9AB4BCD99CFEA445D902D77CD4EFCE1351890EABAC3829C022624B7C89C2 +:20FF600019533428AC6AAB6BEAB6226D123DEF72CDC739A5D1563F0754335517009B911C94 +:20FF80002F3DCE0B86E27D599CBE2BED6757B555D0A96C28323A47039DDEDDAD038FA7CFD4 +:20FFA000AF410D53678DD3CE5B805009BC4ACDB692AE4E1AA135EE6AC275486F135B5037E6 +:20FFC0003007FDC50E62F2F2B820CFDD6389EAA137F24CD60872CD3082A378D85E96D1805D +:20FFE000E61A61B2FBC023FD67775623292DB3E5191EB840F5909D67509459781C55DCE62E +:020000040803EF +:200000000B79072EF621FD7AE74CE1F81BC318E51BC9DBCA248600903DED27ABDC4C2AF7AA +:2000200017B1019B0C0496F71D53477BFE8213B297555E74E8F5219543B3DCAEAB2BDFA61C +:20004000D3445C84B5957D4328E245381C7922F2605DA4F63D87F91B4D7533419D8C095880 +:2000600065E66D14EC2C41A40E6BDBBAF0B9CC694C232B11E5B307CDDF0001FCBEB9B6AEFD +:2000800094584D92F85623FEF5EC75EF6BA3CDAB1C776EDFB165F9BF8ADD1037CB609756E7 +:2000A000D862B46BD16B3244859D198C70E02122EA6082607DB5F0C69FC3FD9A10592AD368 +:2000C00092A6C303B12C99152F355F3D3E15718D1DDE7DA1C30F0A1183EDFE874EFCC7E258 +:2000E00034D104EF2F9647A7DA070A1532BB0670FC326EA1F586F8582622CE96EDECD2BFD4 +:20010000D59B4CD1A7D29FAE895231255A7D18488903467C9C636C9EC30D5543753090EA46 +:200120002BFAF1325AA603FD1ACA72973F60749BDD8FFCE55E89E58BA88DB19D5BECDA167E +:20014000E31687E88A235E4F436EB2CF8B34832B91FC6D73A0AF6C929F107BDC4CF3FDF151 +:20016000A9D4DD9AB0277FEF6A2CE357A4C3D919CAFE5A7357A21260E66C4B6898C03E3C46 +:20018000E1A8D640EBD492B3444BC0D27EB26B50CBE12F7CC11E63E8BAE5C01D9C84EF04A0 +:2001A00097F9FDCD8F62E49BF1C8ADEA39939473107D567A2C419ABA718836E03486E0F695 +:2001C000D7920353F4B7DB427F1471C9D38E339EC480744D6773ECE7C2AAF0CC80930FDBC2 +:2001E0004C9447D7A654FD57EDE2D176BE9FDEEF6E2F4654F38A6C763C27EA8C954726AB57 +:20020000B7DABE12CF79771BE0ECEA7C924F9791F6FA1A13361999D4B6AB2093B79919F61C +:2002200087D10298FC6E74EF46277E4AB3ABA27289508A24829131BBBF4ECD4F9085F67826 +:20024000758AB3C13113388A29E20BF63BF25E4A9244AACA335A3146CCCD2D0ACF3EA2C8AF +:20026000ADB4A6E7BB19CA1D8F40AA89C90E5970866C6D81C9BE5D21DED9D5D312AC506E73 +:200280001F4FE3D45C11A9C75E39502BEFD363E96AA4DAC491AE1E01501608F34335ADC0EC +:2002A000311901C49BF386C3B2ECCF5C2F9F999CCEF36C7D294B156C2B160B195B107ABFE4 +:2002C0008A5270630F9976970BFB89C5151F146D906A31D96967400181002F3D0FF505970F +:2002E000BD984067E8479C3825EB1A9B3E010DE861F515EE4A06FDB4C7394617FC2248AF3A +:20030000FE6A1489DF4C4E4F6D6859827580FC2FE8E1411767D7E14851C02EA852AC551C62 +:2003200062DBCE0694B7A649E9A5DA53C05DE46E0B254FAD3FCC970DD40A35A6CAD9280DDC +:2003400058CE067D58ACE790AB8715EA472730E98C33876A5BF17184B376C0F21789400015 +:2003600067056A8BEB863729BB69FAFE6EDAF8FE5692EB3E029602895537DCC7FA37ACAD04 +:200380002FB490523339E3B42860E6DACD2EA09FA21D5DDC47194C71DF44188F7BAEC5A4A2 +:2003A000AE2E2EC64EC97C653AFC4ED8D08A10FEBE52D818A04ACA49D02574242D03166081 +:2003C00003EDB47723249D4D98A9DB3FF783DD5DE02A942C612C5777354F2A62D4BF7AC8B8 +:2003E000F7066908041D99F2DE08E93E29DE56F7686B5561A8649774D3AD893C2E4FD15EF1 +:200400005AEB67DA8E2C09183CA60E137F23FEEA1350498A8040B8E777F9802DE36A90CA95 +:2004200094ED160A5D18807862597326B78A61FF2A66B31EF6D11152FB3DDD053A6310B7B0 +:2004400043916BCE256D2B829D0FD808E27D9115C95DEFA648483D7B0D021FB69AD56F1CDE +:20046000BE4D104D13F01CFC005C7B301BB3A4E56F9990ABB2A4D616DE1DDF0591D30F4F75 +:20048000F8A196C3902C028304A5078E9D785B1260218881375217172D1932D954D5AE9B65 +:2004A0004DDA6A1A845D9FBF2E3CE65C82B6922AA17176BDB41B5F031FA4E8FAB8B44F15C7 +:2004C000869195BB0CB3BC5F26C0D55CBB21527320C75BBF682EB9074CF5271A7654DB4461 +:2004E00038F06E08DA2059A2A03C5DD48A9727B0C4605BC8B08371F616D45A2D45246553F1 +:20050000124FCC886D4D82D4515B86FDFFCDB96ADDA8F0C4881FB4B4E112CF7F63E0486B79 +:20052000781AFB26CDBE3478B15F9282728177D97D966BDE671D85F51D17BF5296800C1891 +:20054000F0F00D1BA7E4A49103F505868DEFE4935BE2BB98CFE196A40EAD9AA2BF476A403C +:20056000CD8B67B939E2665C102E7A5ED67F157F1C7A4C359B8A01660C76B612EA7E017B56 +:200580007E9581FE21EA4F345567B50A235A21593B66929F3A8357F04955B96CA4768896F8 +:2005A0004B89E28EB3B4F652AB6708DF4ED55A7B0758E6C788A7BF384CECECDBA1F97954BF +:2005C000A83FA7AF63D471121CA8F9E89603AE866E4BFD34DE081A7472D9E71CE7BA7E1CCB +:2005E0007CD5132124BBD5676CD9DEEFC901ED956DAB7E65BD6245AD0DFFAA515B1AE10F85 +:2006000069AC9FD6EB2C6344A3D6C5AED8A30F909A87DC07134ED6362234135A09F86F5D8B +:20062000AD7568B8F253D80BA9253F5B4BC488A44E94AEE022F1C24D641227C31F7911A56D +:2006400005FA7AD81C73FA223568D754C88E19DA7430EA65C8F70913FC0A737618BF34D2F3 +:2006600069024630550C84CBE7B78DE55F7452B7EB8A2E19D59BF405E94C6A9A6D25F6DF38 +:200680004B15D27DC49D5E61E8035D2132DB994F42BF3AD6DADE35D8ABC96C18F6AEA0FD1E +:2006A0006C5F4640E164FD13BC10D474683B21C1E7C48940B0B6D56606B033270F91495895 +:2006C0007CC7E441D0AA67E0F9D3FC075CDA38D61297A8A20E13C26827362245D1CACF4E24 +:2006E000B80570D61538420E963E4E5432DAA8D268030D552DB679D9EA1FBB9B296260EB27 +:2007000060F0798CCC0DE47056CF2C94935B68C8FC512C549EB75DE1E028E01CEE83F1A5E9 +:2007200031132175549274AACFDBD1EB261A5CC000548F9AD437DB5C10BF9F385859BF49FB +:2007400088EEF0CDE4B7227346C4CC24A896BB9737999C34085564C0031289E6960D6EE214 +:20076000E19F63447DDA57C802E26E718056860F8164CFF69D54BDCAC28816BFF49D45682F +:200780009BFEB8297F9D257B803E114378154C3398361282E8637E237F960251185DE18574 +:2007A000567E98A850DF90108FB50ADCABBF2D48396D763AA859217BEA0A212274FD5E064E +:2007C0004E9AC591ABD4A69B5741657E69F8200DCA9702CF16A0AEE9C1A0F67A1E6EF4172B +:2007E000DB7D90AA5C17E427A1E78A6BD52742C376B0185DE96EBCDFB4BFAA0B36E935C0A2 +:20080000DA388E186D11030CDFAC74E30FB528FDEE2B61B8ADB8B55A683C39B230B6AC5EA3 +:20082000E2B3C91E6113C2091712C0374A397CFDB96DCEF7F262A3D57D6482654327B9B08F +:200840004FAB652516D8ABDDEA672988DC23A7A8700AD62C69ED1E92286FCEF6449EDA8332 +:20086000B7FD8B0271167E1BDB0D86B164694C5D637011942B36CF997042DE627C93F10B44 +:20088000ED70498C4696F96CDCC4407A244A7B20FE43124E598E4AF426DABB0624A65AAD2A +:2008A00044D071A03D1DE5298B37981BB475677B7DBAEF0C4C6CFA7D3C1BE2221D07F0BF9C +:2008C0008BD076CA8D5641DB2D13FA9FDA30A8EFEEE0251657A139A26A4AE548AC18CEAC09 +:2008E0000D373419ACBABF275BB2B9C9812009073FA7AD5E4049E2F47BDF2CE986294B0220 +:20090000231BA55555F8CD4BDF05C00F3CDCB54DF02684A2E811B34464E16B6758436D4AD8 +:20092000DFA1DE1F9C2486B7D4B1DDCBA41316DE64A608FEB26D2C9AD1262E4F1CD1C2FE4F +:20094000E2D18C0D72CB55FC0E69BE54B770B90CE7167614358B17102A0712695A4F6AC05B +:200960002ED38659C72673DD0D71253641F32E1212879995A57A895BFC131ADA58A83117F8 +:20098000BA0322BF4C790F3B3770D5947259F5F00A0F92AC0DC4AF830AE2F404EACEEE22E4 +:2009A0002C594B7C9F047F307FEE5827411984133E33192D506A90A9D3DB21483B8ED20E52 +:2009C0002C2066C9595B1C06975975D35436AD00381A501E4B599202B74EFBD70956AAC4BB +:2009E00058E12E10CD13AB4A63F1A1030A5BF5D933B9AA9582AB3A213FDD99A86C4CFBA914 +:200A000004E4EF26DF07D78FCA6023EC6E51AEF18A283EC189F21703B6A5C04ABEB514C004 +:200A20005E87BA222E47313FEB985D024FA37AF0B4EABAD1F002508EE5380D4D24D4679A69 +:200A40004AA087D5E5124B44B6C571C8FF63A951833D9DF2EEDA8DC2AF47C7931DA3029AA8 +:200A60009E4BCD4221D77E743914EB2369F05D0A29D4615B9405F1E2BD56C54602953F93CD +:200A800098F78E16C96F5425572683C80DA76693BF3031F437DED453B81EC7C0CCAED927D6 +:200AA000CE520CA637065DE8AD300E40E6C6461D90E6493B9D95E4443CD55B3D9761EBDDEB +:200AC00058E292A92341AF335D83B06ECA9CCE6D980179F701C2E6CB7CDBAD02D117EE5112 +:200AE0004605FFFC582F3194F2DD87F7D451400656BF7D015FAE9DFC35DBAA2043B91B3E44 +:200B0000B9491638E8F79E174CE8C7BFFE7E12A27118F235FF08215E547FAD51705B7E9126 +:200B200094741D81D4A6C6662051940BAA575631120E8BAE85757D22BF16057AE2D261AACC +:200B4000B9AB8BC4EFEF8880CD8DB06E5935F730F935F0BE39F27B8F62C55507252CB5CD68 +:200B6000737FF7D0CD54BB1754570FBA9613FF5DD80866B7634968D66DCA3C6C377867E193 +:200B8000B738D7E74EDAC1EEA764B1B11CFAF04330B992743431E21D44890477DD9EDA44E7 +:200BA000CE71127B52B46D8B8E2D4528740BDE097CC8039B126CC6D9CCC529F291C0669AE1 +:200BC000988A8DBED1FBA5414FA5082D2F3DA20D9E500D16AF98D985C4AF5447FBD7096DA6 +:200BE00080A630F8ABD50A101BFC618B7245BAD73BF8AD47C14E8F23A8D34E8D86FB1834B7 +:200C000088212B896161DE8CC8D5153FFE3ABEEED29EE2E76E90ED902AC4CF1981CDAF945B +:200C2000EA9C8AB4D208777D53B90787AA0D2D9F1B951DCDC92A793AE58E9ECBA59A7F9497 +:200C4000C075633B88589CEC392BA0CC7A4F0DD9CF13F95188E60E3AF1D0D442C7CB1A2055 +:200C6000549356F247709F0D7DBA8F8CAD90EDECEA2DFE06A65AF7EC211785580D686E0282 +:200C8000CCB536F47398DFB0769AEAE826FBCD2B800CA9ACE6773E17A5D59E03376748344C +:200CA000264369B5BA5C091AEA7B9C7222E02B66896A9A36250E7C385F033F7D74B6B907BC +:200CC000B8B87F6AE96F763BAE232A264134A65EFECAEE5F234F67EE25096B80B2E4ADAE32 +:200CE000E4CF5DBB0D3374BB36870177479EB15BA66B08EF7AC9D2C42F018092D8A2AEA4A5 +:200D00004E6C47A660F747724BD2956B0921720AEBBD66008C9BC6A609A3BFEC2C9305C2DB +:200D2000FC66624A52DC1DBB2A87D82D15EED977E5A4C3C6EDD74B21752067281D468C261B +:200D4000099921CE9FB8699E219DD8C90BB13AA4BD7C052DED2F6814B3D4DC51ABA1284A36 +:200D600055D9D75B104C842D0DF866D05297A5B2023157C26FC7314D13405001656CC087CF +:200D800086928BAA1540A35952A00D4A81219D2DB0B8D519EB229F2F5AD6EC59420BED9090 +:200DA000E98399B69E5D82946D647F242004D48323FCE318332B960DEE86D2A57796E1B4D0 +:200DC000C04FFDC08C99E5C225320AD9132AB60D9D9B17DBECA490E18614070AD53472F2FE +:200DE000EFBA47759F638D2CD19F749D3EB34090C899989F7A74A68EEEE4AA1DBD0C121350 +:200E000032E20092A441B0E79F7A67DE257889229F997B5A4D846375A718E46B5D3A462F3A +:200E20003AA77DF88A48B14C736FAF89E2F1490C2419B277F53F60BD8BFE6DA813E2858BF1 +:200E4000EFBAFBF724663D5B3691CF27391A3131B91914DABD9500C6A044EDCB5322818673 +:200E6000799053F1AACCE26A10EF066AC470C62E28F1D25D6FC08060F2FAF258E66CE618EF +:200E80009C2C55A49D3EBAF2E6ADBA27B1BAC7C678993150B50A8598F126FB582DA62AEEDB +:200EA0007443418DB41A4A9EE45E4D5D9291708B0191D0330A1637C9C25DC202C446D0611A +:200EC00051D4FE7C504A9313C822542F4C209F1B289A0F852AC1E0F23AE6F3921611446815 +:200EE000D3ED10008814F0E2992239E4EFCF0FD1062B207E207FFE82FC159A5B5E91F88BD8 +:200F00001DFCF2587C18ACA5F90EA71FBA691FF14BFE8E5209184D0EAC8A517921B2DD7CB8 +:200F2000B2AED389F221A4CB08DA2FB377A42162CB2560EA3F1D59D7051EB1FC425BCC080A +:200F4000B2CB8765D97CE0AEC102F0D9F2251C10BFCF2706743C16CF31A21FD767D0F7C669 +:200F60003158BA743EF9BE13905FF352FEC3F29BD14DCF039AC4F7E6F4EBC6CD48564F1D89 +:200F8000AF50536C32309DBD8B3FF239FCDD09954821326125469EE8479F42665C26B5EDCC +:200FA000F174342291FC23AEBCE3311DF94F3761BB0699C126AAFA1D2E22F7E3D25C28AD1C +:200FC000648B7D8B6100445098F9200EAD620C9F3D247901B2905B605131BF29729F2CF439 +:200FE0009D294ECD3874E3DEA33165CE3F68182DDF92F095BF5516D7011E638E008FC8DC76 +:20100000A5F94FDEEF206C87EEBAFF1AE962CAF4628EA10C354E3A906B456595A8DBFBE047 +:201020002092C74FDFF81CDEB94F326B8A8929ED16CA6F791B6AF3CBEBF7DC14A1939BB0ED +:20104000E8AD3D05F8E655AEDFADC37B6DE804A68871621E2E63F6376A0D32896993DAA42C +:201060007E1173A5A21CBC2BD26F4D7DC9452DCF3816CDBEFB651A43001187136FA76B4C01 +:20108000ACD23C860DF0BB4E9E62D92FBC90D79C234C11F1175E952A11390A3FAEA3704A00 +:2010A000C6A0FA4BAB2D71580B87C33B20ECA9DAE23DA0B3B58037762958757B9E12333EDF +:2010C0008569A5C2666805EC30C25F5ED10A6CFCF7576463BAD5A84BAC5F98F608FE224D65 +:2010E0008E41CCD56D85EA4F07626A7051DE10E396DA3A61A11E1C4D86B128D917C3AD36C8 +:201100008A616813B5D43BF437652BC8F9F3908CFC00EE534CBDF1C8853BAEA3B513420FF1 +:20112000EBE03806A838D75DE1D950E821FCADF9307C00889D15C308072AA3F72C96A39567 +:20114000FA0820CB89AAF7CD3599BE398485998C1D74CE46DEBE2DDD6A6884FB77A0402B9A +:20116000B857ADCF8CEC48004C7EA030420BEEC558EC2F775BF1B192EA42412A836E64FA2B +:201180002601852485406DF2639CD00177CE6FAA96AD25143292CB4C3B85413D3A4850F1D5 +:2011A000401B7973EC90077D8F503AFA89FF2C98F371AFC44C0A2F7A028E913A706AA88551 +:2011C0007F3AC221C485259574AF72D5358DA354FC09A28ADFF9CFB2F31CEA4D15D24D5DEC +:2011E00054EAB3576F23521D669C86EFDD9F1CD4C02FD3503881E340A25E99AE13BE665205 +:20120000EA83B617E1CA7C2AECE585E351C03DE701D520FBB6D96DB680E68AA9DF242B8EDD +:20122000B6E1636C08630CB9D2803A136FF183309429DCF382F1407F11F217F4B024BE0DFB +:2012400025EB5F5E899FAA8BC6EB3F266311C5EED50A046E92463CAB3F900E67A76179D979 +:201260007B6716F228C26F94C97B76B54BD0FB76EE091CDED462B29627CA5DE397FD61F80F +:201280000CF035E808EC1DD5CA21A838E1CAD73DA8FEA9D3239E0B56D53E3BAB52E08F8542 +:2012A0008DA776EB4814F6FF0D41FACF5038752D78479AD8E4784A9CC4F1D14D48EAE22E7F +:2012C0000C8B6ED967303C9A91D9A329206CECB892A87D7AAD9070B82C1F667F274BC8F16C +:2012E00024A009CC02628B3B1C3A1DF6FD04FF6DFC37A236531910803A572AA5DB46DFDC12 +:20130000B79AB3178632B65D5B2F2EC2A1748186E04F70B7712F4FE9606B3E0EE8F329D731 +:201320008661F9ABCC14C6962E66DA01D88B733C9DF6C6444885AA9038C397B534C6799D6A +:20134000A524F0111B93700C6E2697FDD99B8911008EEA4713111CEFB845F856695B87FEE1 +:201360008DE5A1413EEF8708DFE4D0CD89C8D021FB83E4DE7701F991CEE017FF9E59C0CF2F +:201380003E530CCF821457146C74F2D064C88035F81F8C8D28D496F4D7406835E477F0DBCD +:2013A0005AA06B9B550EB4A41C2E8B5A643A38BEABE90D90BF32A88E2B87EAC835EEC0967A +:2013C0008C34DC70369CF5272E38DFEE521EE3E8CB6325CD2C94D3ADF80AF656E5B1FCEA7B +:2013E0002F4B045A8B30FD833286B58F28C964AAA3BD6964E92EEE1229D92C35F527B7461F +:2014000067FB226A938D66C2B9A2B4F9465BED87A8C9277620DB950A96CEF11F1D1CF7EF3E +:20142000CB30389BDA466E1B83931654D715BE661C89D0EF58AC7F670CBFA610BA84328DD9 +:201440009D4A3199E65FD0B39F9E57A630F30C63EEE6EB2F531553D3C14B41866EB7029938 +:201460003F262FCAC92AB1F997B11AA1BB7542E505A1102E7DEAE629F0FE6F1C41CC1780A0 +:2014800088EA852664FE8EF31CF996DEC8D3BB31D438B2B7B9288C5CEBB78E18C401D124FC +:2014A0008A79DF3BCCA9ADD600A68A3DBA3D8B7CAA1B7DA23AA183808FB323D9E88DC94B23 +:2014C000150C7F5A8AD239D651AE0E6C2FA8159710DA173E2AF0E6DE1B26B7C31B9E2CDD11 +:2014E000AC2489A522013853C521478E0D4C25E691230D44271FE0E854609F1D52123244C4 +:201500009023922D933C2FF2290BBBA3E0336CADE19F772CDC8119B6C15685B911E6DD9E95 +:20152000507E016514254019264DCBF76E51DEB27BDFE55CDC6D3DBC9F033E0E486E4F6F22 +:20154000383090EBCDB7BE20F4B4356258CF437EB8292E19618581440C5A5CE1B2028D1850 +:20156000F7AFE31AE67A84C889D92A0126F7E0CA252E473F711B9DD3546AD885F519E09D4D +:20158000A1BCC82378ABB389F5AF087B90C62E040401DE596FB36734F8449140808DA849F1 +:2015A000C50924F90688F697A5CCC344828200640F6739B51AE2CF0D84BDFA376AB43B023C +:2015C00010EC0D9A73EA407B940C3CF62C6BF7A1A9E8A09EBB5FDD9EB134BDC7D3EE72024D +:2015E00031259EE591CF12B6926CE65B2D976951A55C7FFB5A6211F9570E4E37FF32B96FA9 +:2016000056C25A358F1D4298E4A91D41FDECAEC7B89BAD040A19AD9BBD0EF7D8F5BDFCC0DD +:20162000E52D31212A8E22F51957DA895CE5399B9298BAD07782617810471713E9EAF1C004 +:20164000CF1D003723BBDB12D8B39243A8888F3C59B7013BCB5006383BABE62E9BD44E479E +:20166000EF341D4212C92F9F6A5582C73AD8576D14A471413F4CC43F7EEE351FB708835E09 +:201680003EC96078CFD0DF49EDBA2B5D9B9AD82F518C57977DF2596A89B54DB1C47DCB8C68 +:2016A00025BC47179C0474C53CC15F5A4B39FC773C534E358B4F4121708CA16C3B81CA2761 +:2016C0004D5A1DF62AAA279CB47CF1F185F4C1AE83E4CEDA290DE70B1AACF2B9506226DD62 +:2016E0007F2BB2ED1443131E354A1E11FFD448B7DE3E74384E7DF1E387DDBA9777995A35DE +:20170000B2480A889F6E7316F7F32741303BE9E6C473297883248009EA0C11E10E5E6969ED +:20172000234F7704205D8E0E6978FC17ED4AA2C8765EF48E66E231C8E8556FFA431C5964B5 +:2017400012F29D31194E75A2A10902B28AC357ECBA235BDA75B3DE97443E7F9CCBA00E8006 +:20176000DF3130E8C16FED661076BF1A074045CE913965A5B6DDE329E79D4BBC984D7CAEF8 +:201780008148CEDAC04FE75D2382D5210170B257F503A8CF00979D1AC64758634F847FEAAF +:2017A000BAA9EDA3B510BF70626E86D59584743038CC8EBA20A65D2B2C06B6F61D7EDF90D8 +:2017C0008C5EE1A3F0AFA088F922D5DB42134E4A7E76E207DBC83FD2CA7DD63E17BD1A44FE +:2017E00073EAFDB62C1E6294459A9652AC63EB35E01382DF08324C7CD8F512D18196CECDEB +:20180000DA6892ED678A24E60F462C99B7686D5A37F4A125FBB467EC5576E167EC8FE6AFF6 +:20182000B54EE4D5E7F9664066676B88B0A42A4B9B2B2D71B484514E8AC27CC281A1B1F154 +:201840004CBD7C9EC320027C8C75DE893FAEDF216C8EF39E6BEC0E59BCB25ECAB47E5FE35C +:2018600017C588542121ADF5273D9017541EF3E5FF9E5752B0B8D1F1D257F2651FCF4B94BA +:20188000D0A4C43F059FDE26B544AA73CA278453A9FA93D414A224E213D41563DDEE97C301 +:2018A000816F36F2B88619BDF8F7E4CE020017B5D6DDB74DD07E811CC31B759BD4D7F8B8A2 +:2018C0001A9986EDB4A0B9F4D2D8095640CC3D58DF23932651C4F891616A2861B84E4F0E27 +:2018E000C8F0BCC4BE1641D613909D9E5CA6B93389B67D333E7DC0FD42306AAA6DE8C6F3FE +:20190000D9B9FC0D5C32D98E46807C1791BC821AC6571DD43211EBE7ECCA7C251774DB9E77 +:20192000AA8F4584CF2275C1BE83B623395870FE0B77DA96A18989E2D386959ED0A55D4E32 +:201940000C96DAF12948B65CEFB66365087C9F0B748CBF152AE32E5CB6FCB355847AACBD70 +:201960006EFCB1BB8D0C7F65A1BAE73237153E69EF007CC7DA026C5EFA1B9ABFD8ABBE5CCA +:20198000D8F94D019146FEF63439BA12E08F92199FD72E95090D07CDBB6F9325093B969C8F +:2019A000946D25D41E43EBED448895ED3069D49FDEAC3B77D8865CCFE80AD7EA891EE1BAE0 +:2019C0007ED9737AA327FBB53751E7877FF07257C08339FC00E67CA0AED53F967603BB2DE8 +:2019E000E975A49E0A0D63AB8626E61F221132F28D47B63DBEBF69F5C125859DC817F0376A +:201A00003DC3730B2EEBA5830CF669112C47C9073196FA846BB2E484B401E81DD074C14778 +:201A2000B2005C28F8F2E171153E131D412F97F26BC33B8282CA7F44FBF5BFC9F291695208 +:201A40003169652AA34E6A998344848446FD638E1C5B390D008907450E20462B8B95C3054D +:201A600048E2428631754DD407A651569B80CF90864C137165F6D606EAB9EAB457F5FC8544 +:201A800086F22F8C1FC84AB73983E2F798B27652A0F9FE1DFEF650A69F41CFE1087EF314C9 +:201AA00050A28261E4AE2F53EA323B88010B35BA6360998131A69D56F169FF42E4A2ACFBF4 +:201AC000378ED4B775C7D8F154AF28B0A8A8E1539A6A437F273E676104DE4D2F07B6DD2245 +:201AE0006969076A8321E9803000B7FF9B3CF6DABC5B9744512F83658E8968348E196A6982 +:201B000066F47D9783A13AADDF69F2B13252505FE2B1D1F745114860EC8CA6677EE94FC7D3 +:201B20004286B741E4F4DFD5E1C7E7CF930F78EECB63A9B51CD490E0FF75B49D3FD1EA2B1D +:201B40007499F05B736D9531A6B82452C504AE520C9CBBDCDA851AEBD3BF3E9EF2CF3233B3 +:201B60001B6D1F15F08446B3B3E817F21C96FEE11DCDCB4234CB3AA592315DF6D0F8B0E7BD +:201B800071144A525985013E82121DFFF42EEC47A97C59291A67939C9E1A50230AC08C1C0E +:201BA00019D5597891084138C5F561F4D6968738C47C12A87D6781AE5AA96C939CCB08E2BA +:201BC000B9427C46F1703306B5B231E4465A50EB0F6A808BCD7D2EFAD8B205551515D9B1C9 +:201BE000AACB53225CBFA0F8241D274C1D0B815BC47EEF59C31307DD2A808C7DE8382ED675 +:201C00007117DD09CF61643BC3516DF31144D3C389E55F8BBFAB7127939754A8DD3FB4795F +:201C2000B2EB3716790484E64A2C0D114D56C0D32703662EAAB27FB1FA872AD07F80C2453E +:201C40008EC95D5598DE40AF3C20A7CCB49B9B0D2FB26B5F3BE721C2BC621CCD281AD91569 +:201C60004CAE9AD77EFAEB86D38870278F6FDCA07C24C297C12C307B20FE5B6815884B2D1D +:201C80001B3A326B946678C1530BB2E06F4748C4491B22F7970ECDA4BF2BB7EEF383B8EF2E +:201CA0002E3A8F4BB7BEFCAA417DB3ED2839FD0B4014C627F39073F78C72E80E22744852AE +:201CC00095C44EB70A747E2A50AF81C1B66E97ADD9A19D23FC7ADB5603C023A492743FC85F +:201CE0008A88523205C0A1823950B9AF67571A80E8CF5315418C670CC0B64DE618CB87BDEE +:201D00001CAEBB3BB3CF81C8FE4093AB26EC4C59D8B883A12E42DD57CDD18C8C4DB08D3B32 +:201D200025347653185A35843D7EE2D2D6979483D3D77CCE3106511F4FC9FCC6E7429243F0 +:201D40004CC2E636C946C71E5C728EC0410F892BB0E957F70D6B485B4EBBE68F0ADB7B6EF7 +:201D6000C3454136D28D846C9E1775C082E87C974BA4CB7F7FE08861EB119581BD5CF85238 +:201D800074C8EAB22F5EA09CEC0311A6F067E32EDB1AAEF820B249CA2F1487CB897DDCFBA2 +:201DA00079873ECAF94D89FEC0DD964B5EB27849F9854398A5E59EB96A2872D5F93964BD99 +:201DC00060C0EAB74AD34454234F36C8A9F51C04324B6C70E4C4BE763AAD7648819EA31AA9 +:201DE0008C4B2A905A670EB6EBA5A404B61148213D144365AF88CE63EF33927AEA5CA7FAEF +:201E0000E21ADF7F4B652268E765B8F1AC6C160BE20D26195EAA0D583D676047ADE43B7ED0 +:201E20003335912437E7849F92676199BD85AC77E537FC7A30CE87A22F12A23535448D58BD +:201E4000564046D1ED8C7DDEF6689DC027CE5AE79B3A72AECB2A08094CE7A0342C94A47F2B +:201E60004FDD83CE1E493D420EC6446B18FD8385B25BC46A7B0914DC1DB51E2E0E2E2A9993 +:201E8000AF8F68C1D3463CD66F62551CD1F6D955B81C1CD23140AFEF1C5F090B6C8B0C69AD +:201EA000DBDB16E655DE787B4AFFC53F262B9C2A0B75B4D320BFF1C66B877B560C67EF29FB +:201EC000237C4629AB26FD28B3D298BFB8AC32FE931E91E6A8DD68292C39530BEE5279775D +:201EE0006AFBB951A1208C0CF7B8D28154836C4B4B2C06DA34F57534E3FD4312AB202D68CC +:201F00008329BCF1185FCA9147474B1D8ABE0EEE8892E6A363537A64F6BE1455199994BF03 +:201F200051666128950B14FE5BD2362F3C0C30608690127A1E54F217E54F23F5B69B3DD07E +:201F4000F4676C40CCAE46555A73338B1C34B4E82B04DE549FE70B0C23DE4404230AD9C5DC +:201F60000AFB9EAB45C0B6A3CFC884AF0AEFD5B55D16D298C1339F8524E6190C99EDBAB54F +:201F800060A3B613C744E7CE279F27E693EDC890C9F5C1E90CB3B4292A7B377F1B31AF03AD +:201FA000B5D9F2A6138E186A0EEC0DB7591FED0BA41AE7DCF2E2CE7EBB95BEC9CD81764D21 +:201FC000523E9DE52CDC9A53E0623A9233776D69F444E258AC267BF253E8BCAE1FC280961F +:201FE000808B2B0367A1958A731404D29830284B5CAC0A5A8A4A3D5C50309981C623794FC5 +:20200000A7549610FF93CA07F30FB782EEC491715D8BAAB3A6F992B88E154535716054F26B +:20202000AF175328AD7B8F59D01228B29B13F72FD23B83C424F7CFD480CA6A275B75D769C2 +:2020400019818C1FD99652BF71BE597E2C76938B95F53F7CA01B3C0C2CA4EBE15398B27103 +:20206000024F8802D768871189BE7A1DBE18E7D6D02567D8FD58D2289BA5404334188727FD +:202080000F5FD5FFED79FF674994F14FAAC4A64F9A683BB3D6F8F3327667C864AB92A111D7 +:2020A0001ECC91898023D347F4A901F7C1FE23A573DFD96E9448A6C81A6A5509F63F84675E +:2020C0004CDB0263D77A65A1B0CC4052B5367DBA556642382AEE06652E636F7B216025FE16 +:2020E0003C41521B8360F84C8ACE86ED09D73685D2898FFEEEE09970C203DD4A35FF4EFB41 +:202100000F7ED7C9024DD11914AC1FA0FFB9131A878EBF184CB66F6331E62FC60AD862FEE7 +:202120007BCCC8D1BCA4C54F0711A22E5BBCE3C77A997D45FB15DC7A002A61808144F29E07 +:202140008E2C7136D55310B721455151F0A214792004814FF439B12C56A83EA0627B44828B +:20216000F6A3F93DEA71E6C39B56A294D158F4CA23977B4AEF003D6A8A84875CAAF749E0AE +:202180004EBDB23F9DA512EDA19A68ECDEACC0C1BB89F5A81E316E891CAE8DEA436A664F9E +:2021A000B6E58ED2E056B352405892790ECD0D075A692A89D8432EE7FEFCF0CAD6B19BF7E4 +:2021C000BC2E3FAB21A290B4590E5312AF60766465EF7CAC3CF198D975796AA8326AA0AF6A +:2021E000677ED7636F95FA25E204A9E06EDA8CEB76B01AD1A7A6F068D8C958CB09946D6388 +:202200004F6447EBA2117D9AC3BCEF130C9353ED484395D787E0CA9848A089950A4E1094ED +:202220007412C68639FB3F8D582708CCBF22C41F097F4D8E1361F576B4DF3C341F78C7B260 +:202240005469301E118D61AAC81B7835B469B4E86CADF2EE819748B9FC0334929322802B4A +:20226000C6A2957959771AB427E4CE87715C3ED7157F13CDFA8C1998F2573CB65366178FC3 +:20228000F4B496FBD084F2BD1435D24840F49348D0C7B4379B18F2E7C7B4D69478E303BA85 +:2022A0007138E0EDA44B65C83579E905E82FD02249328F9158705FBE06E6EC12BA416F7D96 +:2022C0007D7802B2CFCA65DF20AC13F9A0DE02B027565709A3D2921ED5DC197B406DAC7957 +:2022E0003536089D67883FE6376C8233139B3722EF1A30681865355D98B8BB27CE43002C3C +:2023000092AE08CCDD8008A4270780FB0DEF5F9B6EB5FB79642B7A80674323F31A659B26E1 +:202320002060CEF305D6A2BD8F6F32BB02D4AE526B332D3E669D12A6093A027F9E02118C9C +:20234000E860D4F3E9189C5104694FD3BB23D1B365FD7761D703F253C57FC8BD7E81D15746 +:2023600097E275A5FE1536E917141AF393B64C9A1578319A9A3A799E65627C6C30F860EACD +:20238000516BC67BAF4EB2607DEC70AE25AD3EF5AFFC64AD00ED5CF866D071DE6D8971ECD0 +:2023A0002BC73572237DD72E6F4B2ED6024A7DBEDE91430BFA41BAADB53D20C0DF0429FE5F +:2023C0008BF000495620DFCB5F36D2B5115F8DA4E35DD8EEFBCFCA70D1E937850DB7F51F04 +:2023E000A02CC1BDE303F8C7E11F886AD57408ADB1042D9BC4BB01DB15E9B1928E5CCFCD5F +:202400003EEF14B01203B96341363E9DF713FA40956D94EAE12D1FDF4344B4CD637A7932E8 +:20242000E08EB869AE7DDEE2270597A32A7C9B9E4A26E9D6D53991B17205712DD2FF9A944A +:20244000DD9EA6219127FDEDC3C2DAE565D713B721881BE7826C0AFD705D4DC43C144D77BC +:202460003F7F0A2ECC77B7397FB12495E05B1EE08C4F00A9BFAE73BB8A5F514996E120DCFC +:20248000536F7B04493169F70126B503929E3CE425287690CECC3CBCD1A85DB6C8183099D8 +:2024A0008525E9DDB2559C57779284E1D79304D0CC6A1CAA29AE262A93B8B7234732D788E6 +:2024C000C03013211C1B3B23639C942F9697DDBDCA6DD8C0DE1E4C93E8F928B65898877862 +:2024E0000B76E5E033C0EE4E333CF26AA31E8422A5F90D7219ECDB59184A73CFF470CC48C3 +:202500007B1FC16A431E4844DF74A7886A80462694A5CC3D043764844D5545B68D56112B10 +:202520001E122D94352A48543A55D018BE450F8723F31D96E873092AD30F30E689CF16CC16 +:20254000689FF09F18E2831E455CD2296B19EBD25CA65B36AF1AB56A625059D11AA92F170D +:202560003026BE39C4F6C00EE0BC12898FE7ED14831B13FBF5CE63522715D37CDDA94390D0 +:202580007D037506EEE34CB672AC5343A941D9269C662562D7F61F88A14EB3A37F8EE7B8E2 +:2025A000617EE295F3C483D658DE652BE2D3B0D5B42EA33969F64646101925796D6A82E507 +:2025C000A1D9CF5D7132FD3E80D7F63DFA7E1C93F24430A3992B7CCE6B99B179CFF66DCA85 +:2025E000305B8D32CE9EE2DEC6260E6B6ACFF4B70A13FE2E8834561F82C287C3F2A84A86AA +:202600005FB43D9BE60AD041005EEB2ECFC986A26590F2745946A851E832CC642F79062488 +:20262000381D59604AACE9A34BF6647D76AF6E86CA8E67810A134B47F3C87402D8215FB3A4 +:202640002298DB7D16BF8BAB0074ED7BEE7467CD19CA34230A7071F5B938A9A763801FBED0 +:20266000973CF6DEF30F0B6764990EDEE72DA82D3F3EDF11E88B2A03C438FDAF1E8C5AE4D0 +:2026800009675110EAC8C32DB054EEC13B75D5427C14F35279C6B18AC7560013C843E77D5F +:2026A000D9FDCDC2D07C3671EBA483B3E977C47CCB70D587C6763DD79FDD4A12AFFC342F90 +:2026C00090DFEE5A66FA898076C97C8C7428BBC5FC766231E12E1EBCE6DC32FED1C9B30347 +:2026E00028B5B54EE4F4DAFF4568381FEEE66D33348518091C7E3D4A2E6AECDEB64DBB2B8B +:202700003ABB425F76F2A837D0BC5A3A08F456FE53E14EEAEF7FB7FD190B281DA24B314116 +:2027200056D066F282F150556180882C0A4CE52FABA9FDFEBA3CAA8198AFDDDDE5C9FF29BD +:20274000297A3F4A9E805F5712A6088B05C64436B9541A2B1817EAF80381603F96BB166B91 +:202760007E9FD944A6BB8D520257B8CAC45922AC8EBB11BBF0E14C94E06C35C739050D7C44 +:20278000AD155A8A901E063205169BF3A72600B69A82E662EA0E7CB4B894731A86662D56AD +:2027A000532213E0DAE87D9771E97F87B0B3756B47BE5AC2A7A84588BB657AC2D8FEADE834 +:2027C0005A1C7620C0DC7D51306CFFCD84CB4E8E3B415E7E2FEE6F38C6FB6528741FDA4FCA +:2027E000EBBA9DBD4115DFE0D7A1509A1BF392E89B324B716FD70BF9DDEC1B30A9931B9B02 +:20280000FB436B546AA41672157BD095A04BE70A9540532362E12E5A75391E09735386E637 +:202820004E1A4A705C03BF6DA09AE32B0F1B12DA66D782432AAE97267B3DEBD7E32DDCEEA2 +:2028400068A2B29A800C68BB295FEAEA6D52F28D903801F0ED1B7C04B669D861D72577319C +:2028600073DF88D47F686EBF5ACCB50A78FD935AE0E4365F4CAF29EF194BA977829EC63247 +:202880009D61F053D8C939EF58843A696A2659E342AAA51522235B93A9DE381961D8F51CE8 +:2028A000A19B01B07EBE9E16937AD5078A8E4D2945D751619EB2A6CCA3BA4CD755C34A66EC +:2028C0006BA7E5DDFCCFAEB0678C20F399BF4308CDE7A12C331A7E21520FCCFD725407707E +:2028E0002B558847D774EBF5AB9FB3F362238CCABBE10BEFDDA65D8FB73ACA12EBCF3F0BBD +:202900006C1D90820230079D6541A615B38517E7885501D725C98D292D0BC73746E184C9AC +:202920009DA8654DD57422907A2466C070E85EF37534271A873FA0071AC38F3C540EACAB80 +:2029400074BF3432D3328B1AD6A119DCB64D213E0118FB9D9B3B399F714D589159E510B161 +:2029600095CF065B7844C53F15532A62D8828E590E047011A7E83DD9D56309DFC9FF10A6C7 +:2029800098885AC34F881B7278E36B4A83E624BA4745AD28D5CD3C064594E6BF26797874F1 +:2029A00001AB6273AD506D9C491A29AE4328A62C1ED00E1B4F00231907974F4CBE81F93FC7 +:2029C000C639808C38C5AD4E69F4AE7BB6BD0C4F777F75F93E3168CEF6EA0E515D2341CDCA +:2029E000E5B849E959AC6352F9A08D845C715479A5F15257F976D6B14001CB26F7336715FD +:202A00005D26AC5CF8C0D76EE949578DDCF7AA9E8338F19D18DC15F753B45A75192A315317 +:202A2000992BD7E906B31D09D0ACA85226EB588497DC914C7F0AA1DD7D4CF358A979A5E1BD +:202A4000ACFD34BE88BE3B4CF4F35F727C4975C8635FB6E753A7A8BDBD1025997376B0DC96 +:202A6000FDA68532945855C55BDDE3CC3F012B30C464FB788E3D497508F9717FF309C34C54 +:202A8000A550F487295FA1AEA5F526CD7B5F9423E1E3BA34DFFA91E5A58CEDD5F85F36153B +:202AA00061907551757E78D7460BB580F416C7EFFF656F6A85B66A961DBEC9D23A670A75C9 +:202AC00060F6951DD3E4C6E84D999C0A3E515C5ECA85D7D773A5EFBBA6E899B7A83267498D +:202AE000D0EE78CD8B2EA462206DD502C337F1897DA2D8B72E7B2E36DD317B36A31041EFDF +:202B000039C70490705D3B36CFF68FBE730B7457B968AE7541498C327EE72C4B9678873457 +:202B20006EDC6A516731BC6C94FBD8797C9AF0A1FE4C38399D3EDA24575D55C9A10FAADDAC +:202B4000B4326628657D7244F847B4AE13CC49440D538373A4DC4E11721C9C48AE6DDAD0F0 +:202B6000030E4EBE00261EA08561FDF68707B8389E8D7CAFDD3CCEF326D4B207FAC687D003 +:202B800062D53A230B6372597109A21F4CFDFE1511A491EB523D5143B78BF5E2DAE5FD9018 +:202BA00018B07C119630FC2B4CD3F3F761EEB524D5A167401175F5F470318A6F5A59B9E828 +:202BC0001F42E92A7A5E0DF0ECB4902D6C4ECDAA02E95C278BABC1BEDD162A4BFB1953CE5E +:202BE000A52EA096DA28901D7652585B2BC480CAF0273015706282097638A854AE8491C57E +:202C0000DEA52851D0F4A335902D034EE1C6D16713F69DFC0791234B9ADE373C599CD8FCD3 +:202C2000EA3C3AEE4906426810AE17C4D498CF7B8C8EFD589F89D8375FF68BEB0D75B70153 +:202C40007C2EF6F3131C440A497B0F688A1283F5EF86AA679CED0F2303400B87A4FBCEEBA7 +:202C6000DDD7CCFE8388630068C37337EA72270866632AC4BAAF598D65A56AF7D50A2DF299 +:202C8000846F997B9C6AEEAF4D58180DA990423E8F5D5414C5F897A2DF6BC155F6311F9C7B +:202CA0001CE39BCABF5748495DE84010D770817E30EF255DB4DA47616911D79DBA6B8B6950 +:202CC0008A2D3A28794908432FF9E2810FDC1042C509CD11EDB42E002347BDA7696FDC0405 +:202CE000A8E86AB892286020B4709592F1AC2EABF135576A3904A7A1E240159893BAFA1B8A +:202D000057B789868CBA0F1AFFB70C01477FAEEAB97D6AB4DED1102ABA67E26A22AE62B07A +:202D2000C698C985912307428CB60E2DE8DF54A9005842EEA89BD0554827FEC30EB7A433ED +:202D40000F71768718E9219CA7DC93A8BF113A0EBEAD963AC31B7C80B5534BCE3B2C89A29A +:202D600010288B878AD97C351862E0FD7A96468DCCE76616C400BD710EEB43AA920DE22112 +:202D8000350AF247CA3F47F130C6A01A1925CA199EE2237080480F31DC7E81389AF21D31A1 +:202DA000487080F62B26102203E5B2E29BFEA6B2CAA5133EAFAD4D422E24CAC29AE358098E +:202DC00035959DDF4A0B97B06E29F2F3412D1FDBEA5D760912A0065E9F02170284FB2C628A +:202DE00066C3C99C064F3ACE88933870807263C1243313F3E204026BCBF5FB119CEC811278 +:202E00007C988FB3054CFEF02485A3DC881494A11F5A19C73AB2B900377C24C26754FFC013 +:202E20008538E316403AB4806F71F280618F76D97AE907C1071CF630E4017381DBFC9B20BE +:202E40003BDD365516B00231439BC3FA9EBAC97DB81D7E002073A8B977CFD48C91D23EDA35 +:202E600039E8CB7DCFFBEECA6C1B9ABE9A05B5EB07080AC726B94057C9010DFBCA74BB51D7 +:202E80001D558FCFC231A7D1B9C0F2BE0A28BD4C3C2B294AD50D63BBEDCE279ED49EFE18B1 +:202EA000D3115B9533BB10B30ED0705617FDD0A20D1517C4716521E726A5012BE87FACD1AD +:202EC000ACFD872D93FF59A353644F9982FC9F2764EBBB5B45BF35C2776346340C8A0B23AC +:202EE000D99144A27152BD572044BFDD1BF1D8F139A4287D4775F56BA2278FFBCB209BBEA1 +:202F0000520DED24644E95DE509431B1A0579CFE880F24663B59A9FED935A441A5F20B11C3 +:202F20009C159CF7FFA9109D2BA8A4C0065EA458CF667C8B97098D80FD6BC43A94F58830D1 +:202F40000A6D47E074F7A007E1719A2BDAE61B1A79E811E063DE2FDECB609D40B5D14B7CC0 +:202F6000848A96DB8C118AA2F091FB8362CF9D35536F53FBD9CC6659A3EA643BCB71B2A5D4 +:202F8000E825E1741535752BD838ACF11214F5BF2910AC9CA77A2C07E46FF9CEB7665A21D7 +:202FA000A72202F209457C1A1218CEF1F4B85D82C5CC09815CB7D8F925967F1518DEC50CE7 +:202FC00049AAA237BF78C691B72C888D0EDEF58E337840417559D77895CBA05A67B0EA5735 +:202FE000EC857F48435BDC2C8BE6CF7642ED7D77796F1F051B742D31BF364D771D7151D8B1 +:20300000BF7E8A10C91545BC1C668E63DDE836A72C4D584AF773BF3379C462284A7D36703A +:20302000415449F512CE48C002B19D25695293A27B8EA82043250ACE0E1A4B629F9633F42E +:20304000D7F3DC2125DCD278281FFE17E2166BCD82D3D6C6556AAF24BBF9EAFF904B46C1D0 +:20306000A078528E05D993D906CB86E4686942003EB3277D039A9A2C64DF4C972BE095A85A +:20308000278AF2412112FD2AB789ADCF8ACF121BEE8FA611355EB6EA9969222A29B8058A8B +:2030A0004CA41902092ACCE7D52E372CB89D50C3223D13F01B7AEE38AF59B2887158D4E96C +:2030C000F27C74AD4E43C130F1F5AC99A0D366FCD3AA6933AD6C8C0FE0229CE0672A996505 +:2030E00009C717F6EA136EC536B7B9A6FB05751D5E0FE3202C9D09FAE11F107B9213045025 +:2031000006BF6A28E22FED8F07061BA41145C3FD6E35943B057E280C1BFC70891C4045848B +:20312000F88278BAC820DECA85E9E899D1BD6D9CC18B7575F82311ECD95BB169DE682BA11F +:2031400092778208FB7E63055F08C870FD8BB083AC4A9DA2F9639FD7DE06FD475A01E886A9 +:20316000BB14C98CA47B1B5EEC09C53369E88346BEDBF261CC219FC293696F347F11DCD770 +:203180004435A0E620C7FDEAC3D2163AFF5308E9D89B5F299DF6A83F3FDE353315296F6231 +:2031A0003A5087709BC0A73E65E232BCCDA1750487BB3044F2369C17AD7E1598901F890190 +:2031C0000260F4D4879769FB1F39AFD7F2F7EB61DE168D630D4581D2A0C5F694BD2F217C2F +:2031E0007D8BFA6B5A8645D834419602E525045868E20013FDEA91B7BDE080C3FF2FA2C9ED +:203200004CEFA236E040A171E02A71AF9588D8C1686C6EB737276330084E7FBF894C78427C +:20322000DAE106408B365BB2985DCFF78A34E309052C39ED8BE0909B71941F078A3BEBE9A9 +:203240005DC4F743064F03FDC9831E08731407680DC01042BE9A8742D702DD60E22C790475 +:20326000B93229C38DF53A82E326702521B6B31E73BF9A1BE7149FFF9B24F2BF5B5A801FAF +:203280000A0B2CE87D9AE6A4C6C390989D090141F6C4AB408A11F528AAFAD2C188C18EBAA6 +:2032A00097871EA607C342D59413CC1F793ABB95E8C12F6DA7776D1886A5F8C47E32E38DC7 +:2032C00074BE2B5A69B47E3DD74594C67218C177C96D4362E746C1C849CF4BD5974F6CE12B +:2032E00018958EE919DDC562484C0E277BB32DA3FA402E5EEA46507280662A813285DFEFF8 +:2033000019516B68889E4FD06F60187693D4F466CA8BCCD6F8581E70858140E934C6EF45DB +:20332000F10308DE4D40AC6C183933A27F245B7FE3B306C6FAEAB86151CC22BB8CE8C50CCD +:20334000443C855E0970768F7BF93DF2893B5BDA78910C46303A6CCFA9E118881ECAD5EC1D +:20336000A72F2F244849802439AAAF3F0199791916C61E7D399C6D11FE520DD73BE6A5111D +:203380008C23CC2F7A1D443BF045AEE9E25B984D7909DEB8778DDB91977B263EB7404AC57B +:2033A0008C7E917869FD7EC1301D7EBC27687ECEBEAE385D07F72C39691B17C532E526BD35 +:2033C000B47BC73B75B5B0BECE4ED73E5D10C72A7925575871E7820C38AE2A1B01840A8424 +:2033E000A1597B808399DB7DFBC0054027EC2FF03F1DEDB8A204EFC2D46AECBB5CD52FEAAB +:20340000D053F809348FC79F8E88C788BC29A38909251678E96BD4D072A9842A72CC3B787B +:2034200037AA83CAFFC4CA6A845F40AD86E8376561FE4B87510C8C5FB64F88FD304860357D +:203440004F08498BCCA948EDC3C30DF66EAB4F300F9BD05ED6F0FC00FC13290557CE1CDB83 +:20346000079B73E92FB90598682F1E0C783CB5CB475824C935F3BC0A1CE3876249CC27CC6A +:20348000CA5089BDB79B8FDB56AEDC651689FD538FF8ED99F4A4B682416E5C80D80F358DCB +:2034A000471960231BF2D9E31754789A3B498452182842A45FA6A2CF64698F2106BFB024D7 +:2034C000B8EF09A058BF011D491FA4F82AED317C8BC1084F0C097FB63D5F1A7C2E959D25FB +:2034E000EF7F21939011FE7ED8C7678AF25C044EE50680B1E7DB2FF3D9DC135D748D7A4776 +:20350000859EBDD2618A41314AE0172579E1D7E321F0E477BD0A1C26797C89B12F48B75BF5 +:20352000FB5F99E7913D9E8C022DDEE6A37ECD87D852B1591A23FDDFB1961392C731FBAF76 +:203540000487EA65CD9FD45B6EC45890812240C820CA7C7534EDCB9A4974CF107615AAFC03 +:203560004D4139F7EF5C3F1C5FB55003D1BC100A6AEA831D704FDD40DDB5632D0A1368431F +:2035800088EB77A8C2CC787444CA675EE66420F423D3AA6CDD1330FEB99E3EA11430851FA6 +:2035A000836CFC738AE98C21EF678266C377A73C07AF502925A169AC7CFBF1928A5BFDA0AC +:2035C000F80112E758D6AD6C51CC16BF6C69B72E653439DE793368A9889CDB948E3E2E0309 +:2035E0006EC634B037F0207391E19C5E9ADCEB9D1F96357F80F856B434E86C4DE31F73CF8B +:20360000A68034BCAF574771362D83ABDEB8FC6A1D6440C3C2D6871A87CFCB332C721C720C +:20362000951233E0105E4E5BFEF02B78DAD6734FCA6AF959A9CCB4F8BD7FFB989B49ABA50C +:2036400093C29271C4D71E40AEC9C772F59E8A1CD86869C36E16C1448FAB7178891B2F76CF +:20366000192D61DD09A8090866A442D617DB82EF175460CF02F8535B786FF5BC3FC53882E7 +:20368000ED64B72190588141F73C7ADCEA669DD0A697CB281CEEDA329924ABB02F7F137082 +:2036A00087BA3487256E87D77A03E98B552545CB6A588F4A555DFB45D44F7672C427D98BBB +:2036C000338BA7D74A0E5E730F0B4ADCCD76B5C5709FC24CE6B30984C2CE84B0E0128F2FD1 +:2036E00019F2B7DCC3CE582403709E380F89B03B92BC866CE1514E76CCA91D5E42525FCF6B +:203700008CB64F294E3980869A503E27EBB55707715082AA2BF20D18D252BB58EB8093426F +:2037200072B1149959C45C1E319AF5B68B5483992C13C02CD3D86E7DCF26744BAEC3555125 +:203740001193FE252D894DE7ECCCA9083D1A2AF765C39338CA05CF7FC815618BDBCF07F05D +:20376000278A693B9C49803CE7AE0D727098351E82687C7CF20E6723EC8DA4840CF247870B +:20378000735619ED9669D479A6FC1BD38E09E30471CC67C3D2E1F761E3C06DEE41BD84E22C +:2037A000B2761D3B576B348E8A220B47271770BFF2416BD47A43FE2B81795417A4B1B4C014 +:2037C000DD9FE5FB1C8237F250554EC8F4F13E68A9E41926FD16207EACE7470DDEC45FE536 +:2037E000602CFB3D4A06C9344D11DFD641B80C5AB929788E692ED866E77E32930E57AFABA0 +:2038000012FB1D4412B34EDB50BC24721A7B0E06111869B78C8615095F9EB569D2A873FD83 +:20382000A26B546FF2764EBB4CD330556E115DC3891859A96C9D9C3845CC88FDA736F647D4 +:20384000A9565F2EA7F762EF8886F0F26F8EFDFCA131C37C2D2C3F01C5D944851789918B3A +:20386000B43D68594E4EE2503422BE662772ACBF435E8D5830EDBA09B3022B5658BA26FA7C +:20388000F75EFB5657ADCF594C7CE8683C86771C9F5506942F44A276AB5239D700B49D036F +:2038A000CCEAA5195841B6EB218E94F03901C18B896295A06D5EA489030FC4A5968DEF619B +:2038C000139796C5B8EB4F18A3E5FD62BB578EA9139B404BE49C79C9029352908F95AEDB8A +:2038E0002C0B484A0E63273E40810D4B6D60C0A29D27A0147FF3F5423385153675C9B76068 +:20390000828C152C0EA3F43FA5065709E1BE91FEC7013A731EBB110D747EFAB6BAAE6386DC +:20392000AC6212905A1ACE6577602804EF561C8A3C65AD201D5E567EC5080E28F31312B1B9 +:203940008473FCB28BF81C192747414159AD9E5A46974FD38F10168F7FBF1968A228D56E0D +:20396000E3EB0B6651D481CD52A7B2F3CC8B067CE0A2C030886F53260CE1E75C815E2BD42E +:203980005F35A655207A25D68AB61A735AFF0295BBA06CA7653C13A713C0E14B6A49E2C524 +:2039A000E560FB9C7F86DFC0BB88E8C02ADFDCF5DA88D719339C4E03FCA37292B588A97F48 +:2039C00081985BA6B24657ED540B8D768F1724DE28A8D7AE353982EC22809E737D635EF96C +:2039E0009DE05134E6F60CCDE433746D33FEF98CE3732F71C8EDD03C996B553F29DEBFA1AC +:203A00007C744E09C554DD6B4F3C21DE97CE5749B48286CBBCB483A1D05786A20430624B24 +:203A20000B6E1BC1D57740E097FD946276DE81AC1C0424F9941339052947A4E1E18F676F5D +:203A40005BED5746AC640D7A06B183DDB47366CFF58C709FE5ABC76837BF4DB98582408065 +:203A6000B83EE9C2F36455C59851D20B9B647C8A9D7C17FBC29BDF2C40A9CC33AD19667151 +:203A8000CFA3FE42E484F434E8C8A986D457A0E3944D1E9602B727A0B5F91F3C6EB0A9E290 +:203AA000301C84BC33B1696D89EEA3FE589DE26F8F8CFD1B2CFF2158E26270F3FE0A0C15BB +:203AC000C1620ECFA444834579EF6D0FC3560BFA31F64F5339AD1E974D9459F2E0069875B1 +:203AE000F3EBE6A9ED9182D4C4C6F2E01971E767B7520DA8DA0EF4B3A847C927292092CB7F +:203B000014042BDFB5CD61803E4C09CBE16EDADC9F5B6A1ADCEC021691B1FA881E9A72442D +:203B200069AEDE34DF1CF0F0CC22B43A9BF370A6DD74383F1166D79F1BFCBEB8B557E0963D +:203B40009C7746436CD8F0161BA6EBB761D960B21EBBCB73A5E25F3F9FACD0C679039B3864 +:203B6000D5997465A68F0134CEA7D38F405A2AD957E17E047E9D218785C41ECC0515438A89 +:203B8000F35B3AD4D0D27C00A02F4EBEF1DEE6F01A9733F3F2E0CA212FFA6C0C165758A28F +:203BA000D3DF330654095BF74A3897CB4581108421582BA91CDBF45860369E52E316AF5A15 +:203BC000388A328AD3E55DB4DEAEAC362F87B97D6B45B7424A9F225CB0453D67316D6FA8E6 +:203BE000A852B15CF2C41A5F65B79243A3D4501EB0DDCB6E1A8F3BE4AF224E2ED7B531C45D +:203C0000C7305FC8F8E80117AA77D93C1832737BC7A545F8DBAC50F4F9D2B6730E2B4C290A +:203C2000C5EA8C56C1DB26D50219485A3C79F2E04107CBB87F9129152A1CA86178E07BE5F8 +:203C40009F656FD187592A1511E4894E378EB7ED9661F793C33BF045B7152F498102942B92 +:203C600041FB0303A1B76615E98036E067E50375A841CE5A3327C2A67BE0CC3A967A9E33D7 +:203C80000CB85E22FD021C71969F4E62DE4D9A9253CEC8878BFAC6A255749EA7A90AA5A5B0 +:203CA0008FED300735D1D14B9FCC6A3E9A521812930317529DC8206B42568E241E684850AF +:203CC00034308DA3E36225655A932261E0054F88304F1E2A6FCA2D86B9A77E99D78DF0E5F2 +:203CE00086AE57C2390EBD7637773E71362B87B281BFE12A0992E974D3748D21B7F3495685 +:203D0000D013B68F11265A52E5F434E03E859CD5AC7FBAF1D0F01B2818F1A2A01BB27D6D9C +:203D200073DEA0974F5D36045765217DB4D0BCF1F93077838E9B109C75C59F8FEAECF3540D +:203D40007D335D9E8ABA5B7C9F35686B6CD1B008C3B33DFBC7D572AB03A58CA06F124A9B60 +:203D6000171797346592AAF0F84EF5D1E55B0293369E5D3A61BCD47D247E5D08D336B0AE91 +:203D8000C9BAD8866DB297EBA51E8FC92593643EBF35116D9913BEFF5C05EEBDD4CC4A98C3 +:203DA0000656C3AE9178D0BCA82BA357588D9CF0CC15182107B8F6BCFF4F260BF1E5030977 +:203DC000F09CE51D8C901C03C478C59A51AAFC22A3C725E13A9250BC0B569696A22D5A2642 +:203DE000F935508B4D3926FD04F70EDC276126970D7B30C586ADCF46240A319020F81712F2 +:203E0000DD6478AF6CA44F25FA97AC5905D5D5D6CDA25C546B1A987171C461A4E5E17D7001 +:203E200060C86EBB664E799166FE09CC7FCC3C302B54A1F6874F5D7886A9716F521C8FEEC8 +:203E4000E269C25CDDFD4F7536FD0D0BB6789178EEF1ADC565CEA21794C83D9498F39276DC +:203E600036D0529D568B8F70A2CEB320C083668AB330C0A2DE9894093835AC8EC15B561D69 +:203E8000D81E38F04C29686631EF4354E600EEED39380E4B2F376B77190322CF096BBCE317 +:203EA000BFA38C13C72BE136E1DF838A1B971747CC2F52E632AC20B67241494A25F0B0C762 +:203EC000D533A35BA59E36B6DD195D0757B8B2143C71B6A935F2BD0457BCDCBBE89661649D +:203EE00011EB2236C21CE9C15DE325B5AC2C18466D2AA360C2DD3638E7FD8A7A30DAA0E07D +:203F0000D258C57F392033DB18EDA5072F08E0085BF417B003E005016A6134C6C2861A4393 +:203F2000C17BF69C5E743BD9364B9304323FD67BAFC03DC534ADB4AC70AADB05D580289A30 +:203F40004AB14E26677580CC797BAA166C3AFCFEB81D6938BDFA4BF5B32B48B6B52F86EAD9 +:203F600094260367611871166776A564F93BD84AFAC9E14223AA4B4D2EA0E34C071F819B57 +:203F80002E90EDB8F48BE0620F143766D8CDC4C1E1E73D24A9CB8A2B19A25139AD01362672 +:203FA000251CFA19F6C1C53FD5C27E7591F64A1548B209837CB603627F9F944B71C46F7450 +:203FC0004A9DBE35096DDC2A23EBBB963CCB3CDC0725B62B62E6A85162CEF5CCF028B3B251 +:203FE0006C5892890C9AFBE597CDCB930907BC554F6FF8B310C47BF6751B17A25FCF9DB700 +:20400000931FF06CB3CE16954424231266138822446280981B55B2361DBC473E6B29A29567 +:20402000E20510A7F9D239243228AB9C40B49532C5116FCA957A8304C9F5448D88BF544D42 +:2040400064C763094CC9714333D37E2997E46C2F640A482FB7434A66C6AC81F39812A82551 +:204060003DA94B376EE3467142D09340A21E5D3F49BC2BE752B37A9ABE5CDC899053393F85 +:20408000EB76E86AC0372A3365B8500629BE9AC0167A8BCB4B14EF4818A15833B98B456FAD +:2040A0001398BD10BEB7F806A946CA4826079A5C6DE10125471E10F520F0522C5947CA7F9C +:2040C000B48FD2D7A4DA6249F39150A68F282657F94FAB850870F461A972870A1A96228CCE +:2040E0001563F0E25F117F1C438291CF80FAA7A294921074A7F408B33ACF68EDDCB14E4A00 +:204100005B7F9FBB01D5BB7A87DE6BAD3AEA46647366648DF1CD5389E1887CF7C9DDABB1D3 +:204120004B5310FF63C1CA6E805CE6E671CDCC17721D16316B2F8732A206E6C23325159730 +:2041400035A441AB414FDF326A30EA06C2AB8C476B149A2D6EA3C558318B8A5EEB9B0F5B27 +:204160003B72FBC9040C6CC2FD11C88599F95F7A0BC23F5E18E1D117F56A95AB19676C0FE5 +:20418000BB9ACF661BF1E2113315C4F81DA26A853F23E2A9B5814ACB4297DA43EC52DCD8C4 +:2041A000E9841EC0E5239DFDDDFD7415B4A5D993BB0DC88095C19A3FA1EE157BA380B9624E +:2041C000EA20376D40CE459FD3F5EF2530D6B817690F2FEE88C3BCD38CC5B4E84E64DDE7BC +:2041E000A3ABD6AC23D5399F80F80242ED70EEAADE082564F0BA76B9DAEDB607FD21499BA0 +:2042000032114BBEAF7A91564276EA9CF3ED813772C5F20671C0B6C0C6566754BD6484F129 +:204220000D1819B2877078B8263D795FEE94F4FA9943472A752EC19D85D72BAF1B3D8C094B +:20424000CE4157417A5177C5C974B895C45C74E46F9FDF1A2DE0643914E6C2E59606F8D0F8 +:20426000BC9382588756618A462723095AEA76246DA65AEA369D412B4D3547096AF32FA240 +:204280005BE40352C371A862DD15306E79573CC10B183D9F8BFE859FD6791CD0C2AC125830 +:2042A0000E2C08FEFF8C46C148A29FD14D13E6D0A2695C1A92F9406E362979DFC4ED5A46FA +:2042C000DEF43BB03F37A8360A5C9B54419052009A0604EE31C1244D3BC981DCD9405DBFCA +:2042E000802BB23AA30FD6BA897C61861CF9C8B85548FF60E8260B67A8BBEF7E679527678E +:204300003AE5B72994F4B9B14A01DC21987123BEB704DE99D704DC6C808F1ADAE8B0B47B5B +:20432000D024A3FB2073F41BE55319070E3E088708A48600C27AED07AD21ECDBB05CB94416 +:20434000CCDEEF07DD124661CABD87A68B88056D5FB9319B022C6E459B8CC0A0E44772F015 +:204360001E689D6DF66DEDB4AA7C796171B53C5CE002F149E39F1FAF957D537BE5A291B0D7 +:20438000AE6DB3B9FB8AB0132490F7092CAA0CC9AF0B0B287D193A8F24165EF4D5375C7B34 +:2043A000A36AB244B852A6648FBE055F2221E0D8AF67C5BB928B7A17F5772535AE44457D7C +:2043C000A0438B8E10A6824097D830D1E2C36CA5E7934E9D05C5EF99733EC1AF70AF536990 +:2043E000ED9563035693403E278E173F47A6DDBF998ABC2A136D27F1E162A9D1A6B58B7323 +:20440000EBE742347978174A5AC1F2E58252D4B00F6278295A12ADF8F6D56BB6CAB27313A7 +:204420005AFD97B32674A5807AD65FA5A949EE03BD98C9134A5C61F4A03DDD05F9E6F66ABB +:204440001CD1B2EDC7643B6D1F15D40A2339732C802648AAB1D9B1E02B1CA1C38FF5A079F5 +:204460007D9B57BE2DB29CA1C1CAEA5DD3328BC5E660BA6FA9B0D544DDA678350D9AE91C0F +:204480009023D0E44E7CFC9B03FC1A0B331F25AD1964B41CE67E2DA9BC04E35E64E6F975CC +:2044A00029E08205AB21E9F03AF33333458FC810DC2CAAE705987FE4C50528FC9BE634410B +:2044C00050346358D7DA60A7E288E4B5D96E8F7AD551DBE0E79F9625B45C1AA4A2AB6A32B9 +:2044E000335470E33A66F8226DA6C4EEE07811133B807C2D0DA2F87DB5E6C65BAC8D5E10FC +:20450000D83DACF5F2220464A0BBA23D99241978058B8F54A030590A7F392AD6AD42A36988 +:20452000D25E4D7DA613E26AF431E8DF2B7F70A1E6A3CB7E5F6A150B9F5B3CE370254DC05F +:20454000660029483F91C41CF8B7F665849B54C3309F48C965A3F1C67E8BDD0DBADC4DC857 +:20456000AF0A5469A22ED7064102F678AAA12B293F4AB0672E59862A60A44BF5E17E2BCE55 +:20458000F5F04FD6DCCA807F3C489CF7EA50FAA1B0E7249C786A918CB3E2115DE422344E9F +:2045A000BDB5BAAFB8D13E948DB255EF7E433E9015AA521337AFBF1E87056CE13DBDB8FE43 +:2045C000D181F05B6AF29FB75537C644027FE36F386FCE98BEE5426724B3C2D59E9B6D9026 +:2045E000778F0200B8BD560FD0C17E3AEC968F139486AFF955032FAD89126E23CA893BCFED +:2046000038E06FFEE15D9655A9734204984C6BB12F8DC7046FC837DCCC92848287C4AE2438 +:204620000C9FDC2226138DBFAB9FBC43ED9C4FDCADB970220281BCFE28327D4075A65B6A23 +:2046400014AA949A0E22BC0A9CE5C7B8B65ACB537DE02B8A18381C98DC6D7FE20485FF7191 +:204660009096E5C68BE3DBEC8E9CA366C4EF41346A9B78F51251CBE55351E28C672515ACF5 +:204680004CE20BFB87467C110905A574AC4839174BFBDC068EEBE2E10DB7481D55542A0AB7 +:2046A00099F1343F70AF80A6B5B071ABE92CAF3FF476B810A041EEEF372F7BDAA5BB99236D +:2046C000B93DCDF538B545A98E07712AB2EE2129975B62AC95635FF8204D075A895B74FDBB +:2046E00072F3DDDE2E580FC22472845FF8034B7324DC4301543C97BADF6EDF8FC595831F35 +:2047000095D30C4D9D9109C8A2C9A8788211FB68B64EF1FAD9FBB4BD951A97C8014D0120A7 +:20472000876388C8E42BAD5464D4BA5CD4EE7BFD959CA6E815B861C061E0E8A127A7501EF4 +:2047400060B8ED20F806D6A0D723149DF73D77230E25F8A9AF7DA7268A179195D8D2F0EF2A +:20476000475961DC51F8A02159F6918AECAD3E6873057CA2995FDDB270CC740CD09A260C34 +:20478000BC91489142788763ADA5362FBB7B46EC91514C91C10E66958B0730A21718571AA3 +:2047A0009030543E5580B0C8129222624BADE356814CF0C66240D40F8757256A3C2D699228 +:2047C000F49E688AB719D2DBB4CB74E70F59D032D902034F254BD4A8589F388B7BC0A206DE +:2047E000CE7DC8114F88B0DD5615A8A94657C3112BA7619BB4DB1E0E50F57964BCC1584C38 +:20480000AEA344A7124BFF3A8343D8C26A2EC22CCFBDD4083D642BD1035EF8CF43C8D8CB05 +:204820004EBA1C3C4BF877652A2361849D4E20D69469CA49B68798CBE753945E24A49A9D0B +:204840005797AD135A0F944ED7DF8BF48BCB02915E970D27EF542C441560F1A0AD42A2B31B +:20486000CD650AE9BCF40D68C6EEBDECF7062BF68C5D8967167010EABC12520FE5474A4233 +:20488000E9F773EE3AC102E33AF9DB373B8E66FB592CF8DA08B4D1926911651B8E73252DC5 +:2048A00025452ED6C893EC1FE42ECDF132AE5A3D134A07CD13659F1491638148CDD03CBD2E +:2048C0001315DCE9975A5AC9422EC2C423A92BC08E1A1C00B9271E5CAF63BAC0FCF79CE110 +:2048E000FE8452E4D7CD7652055EA6109A20AF2F7B41136F8674F45922E5CFCA16DB10B706 +:2049000032CA8DE00AB28B058A7109D739C355B0A27B3E8B374E08D7100B281442C032D859 +:2049200006073D2AA63F7ED4D12105FA9130B45FF6E0CB7BBB2A143B322D5BBCBC45ED480B +:204940009382C1C0E1E85E6EE4A2D53C3AEE6802630AEB1D45C16F66EB6A91F43809B1C621 +:20496000E78746277D6145401A2B253C9A4D7BC56F745B3DAEFD026E8EC1B917022954797F +:20498000FBEF9C2105CA79E49E3CA6B970D6545022EB5EA5F512B6C9AA33D288C06AF09AA0 +:2049A0009CC19C3D1425125274F491A176A64FB86C03B7CE13ADC437E5AEC6B5B7B0E3C19F +:2049C0009BED97AFFD42D00723DF5FA87589271ED4485B858E1BC2B2F9EF80F67892A3146F +:2049E000833BB7D75118C048EE05EFC7088E464C225624B5CD7000F8409490C06D5EA533DC +:204A00000F7D86735388102F90AEF3D7E7ECD205418DDCD723DDFBA7C5EE88F7A9A018DEB1 +:204A2000C858791232C7446B778BDC65530AAF29EA471DB9361BC6C420B333DD7AF3ED2F5D +:204A4000AAB4A9F3A47644EA2EF16B5C5B89CAB27BC1356D468CFEE28CC30E784DFAB7B2B9 +:204A6000851BE8AEBDF190D11FA676614ADFA0AEF4E68703A1740515D0D51D66EC6ABC749D +:204A8000CEE26B5FB875DF7F45C8D2CAEE9CE5365FC3315D6A7C7048E412540ADF187DA20B +:204AA0000B3732082360E1F51D650772F948F16FF1FFAF0AC08D7BB6AE17C6A260678F0AD1 +:204AC0007E0DBEA5FF0581B53EA5270CE0264E781805509BDE0606ACC4FCC897C67F08A61C +:204AE0002CEBA3DF9A8615B6010C9A1259B2DB8D74734A1250ED369002D42AF8E6EAD335F0 +:204B0000209D120C54F19BAB0732CD740605F9D3B40937E43820A4528EC9472B4AA02A31AA +:204B2000D132BA52F53ED31B7341DBBC90FE442C51EA7B6624C3848461C55E65D39303A8F7 +:204B4000032CB87C6A7EBCD80DFF6D52B966171B6FACF1284952F13482A691EE251008136F +:204B6000B9C7C9DBF9D6D565BFC78D96F90140AC10EE59151F945CDF08BD3E315F83FC51BC +:204B80009BE0D49C2F5677E355F9D7F7520BDF2AC886F46961E77A2561B4574BD7F6A50905 +:204BA0006FCD58676E717D2B6551C37E96ED82C3349F7F2B62641DB245E98304FA221C4570 +:204BC00092479D7D4DF7854910DF5B9C49399CDAA1A21EB886893176C3832C50B92081B057 +:204BE00035A668E38E8C72CB43792096876B3D9D5042330FECB3929760232F8C148D8815E2 +:204C0000E508C51E1BDE50CCAABDCE17E38447E807099FA83EBEF358BDC1DE79609DEEB7B8 +:204C20004995807924B6FB71604112A5046690A3414C699644A1F9748E38EE84C18FF48187 +:204C4000B8762071C560EFB3B18BB6F24CDCE173D64A4B9186A5DE832D6680087992B82ADE +:204C600031853F6CFB0599F11AEE31116BE21F4E96C5740B5EAF733100C3A9F9B023C52499 +:204C800077CACD816B21763F70042373A51F98A4263CB38CE3CF6299E1D54FD4552EEBBCE9 +:204CA000AB797A26CD8B94B91D3A7BA314526BA4A37E89AF96968EEF77B41A30735C5120EA +:204CC0004A3CB8FD894BBDF9A43D87CCDB57362BC9F6ED09395ABAB7D958FB229FFEAF25D0 +:204CE0007405763A35905D5A1FABE740971B730C6E0D1576430144E5775471C70EA9FB3095 +:204D00006D1F143AD3040C59AE75632D3481AB93EA7752B599BB871E01B870FC2E80053866 +:204D200089F0038055F31A34129AEEE8A07130420AF8457FF3D84B98ADF4CDABD2F28E738A +:204D400018DF057F2316B53F32CF30FA4F2078A252CC297341BA9C0FB0BEA380F58D0E6214 +:204D6000B5C6A8E49AF6C34744ED3F1B734C303F31AEBE88611FC27C4312EAA20FE7C2AEAF +:204D8000C51247692F637EEEDF8E786F763CC35FECEA1D19BB1EFC56D9BBAC51F48B90F699 +:204DA0008B8C3E4FF9F5E441FF6E2BE689A42EE74CFEBF3E5F239E5BE344DBFEF6FE073689 +:204DC000A86E4D16EE54B41C35A06511509DFE5008BEDE8673E6A3707F6A9D3848B1FEF087 +:204DE000C6C1DD1F3CB43E829D5CE3FAA86AE21CCCD7C0E4C5F97656DF187A2D5BDDCA2CFD +:204E0000F4B6EF881BF721A1466193DBC63636A4E8395ADAE7F112EAC9E4C03E9E82364147 +:204E2000B812F98DDC8C622206CEE9F6982D7823ED3844F52D7A0788A458C3671D4330E0F9 +:204E4000DE049C21A135F5D6A42C38C289D7474AB6D208B412502A204BCBD66904D2308983 +:204E6000C1BAC286FE0043B0F56B08ADE73DD244AE0B7D9D8118CBECCB8F7C1C384A1C6418 +:204E80002FD941ABE68A484DAD9392DF947C6008B84B6C2EA1D5FFF1C637E2F45AFEA70516 +:204EA0007E498E5A0A151FCD35B46E53A263E2E2B4AC4C7DD77B860BDFA38ACB4EAEB245EF +:204EC000F58AD3D6BE71168F29548ED7246FEA1561B716B622EF2C566137F1C48780214432 +:204EE0002AFBBB96081CDB295BA84E5F7273C3E8131BA2E2AD90759DEB6D40389116E04F2D +:204F000044A98A23C2342E5B3601D276E0B46774E368FBB0BD39F15E50D52A113F71AC850E +:204F200057D7A6341DCF331F5532306315B511EB86D0C72ABA966ACA066609C2324BE1F1FA +:204F40007D9FB8F3415150D3B6DA019B718782B2134E9963BB00351E6CB0C3DE7FCBFF2DDF +:204F600036B69F5687404881B6500447FA043E9FD7F82C0183D2D12C700C88244B15B21CF0 +:204F80004CEFA179E20F2A71FB6CDFAC3E44E0631B898DCE10331382B05EE169A717FDCFC0 +:204FA000732CED875F1946DA6A62237ACD813112A361C533EF3A62732976F239D6C74DC6D8 +:204FC000D46406D3E005969A1C89AA9666F6D8578DB144AC59FD5215754347649656738806 +:204FE00047A142A9BA4C12D03FAA0FFBE627994A7E90B7EF71343FAE637BA89E335EAE3733 +:20500000006ECE6D20EF861ADDDD4532C34990C1DE056261FAF0A053F4D276C2FB9CE1A50C +:205020003D6CE14AB3129417F8373A0A78AA1FC10EA18461FB20E450EBB220C497753DBB4F +:2050400075F54AADA72CC6F9E0842A46127F9C63D7E029E26FAF266241A019922F222D0D7A +:2050600039B11B15020330754A97101ACBEB0945AA659F3DFE183B56FDF61A07A468AD906E +:205080006D4D63977E903C0072641996F1DBAE48865800F22ED272CCAB2061CD6B920AE9D4 +:2050A000B034426152A634DD8E0A0178EC0FC0E208E14F6D93D88B8C63ADD15A2FC58708CD +:2050C0002288FCA4020A94177B30C6C9866001D8B9E84A5D18278F260F36C696AA24409B50 +:2050E00040D4EF5688DCF7F3A498073C139C0C543A1BB0778004D31615DF0A11420242C23B +:205100002C36F3DE5EA1C4B6109B3C7F9655463F2DCE3EF17E4C630B528E122296C809A888 +:20512000E21A4843BC18BF4D7F5793BDED9D5D7D8E55589DCE075FE19D54EC354E8B9868A6 +:20514000E2B54341712466740B5DFF3E1F6B625A85BC6F8B188E0FBBCF314BAA6ABC329A48 +:205160001F8DFEDAE2D5BC3BA197D23334E63FA3AF827783F26399588ED1B39FA506535252 +:20518000DA002F5DC2CCF49C0D3161673B1D13345DABF4E45DF1EF25D01342FAD4738AD3E1 +:2051A000F8AC2F19D454F8920C2C40158C174894327C5F23581E066EBDA386F0EF87CE8F82 +:2051C0008DDB6DC7FC33CCF2318E5AF984DEF279187C52A089ADBDD1E60BC5EA9EE3AF301D +:2051E0007D12786181F4479D95F74EA81264D6FA7ED82A56A1FD796410E4270C965B69D282 +:20520000C00327CAE23BD736A3229451B55F364277EB64B289EB728762309AA6A838340BA4 +:20522000E1A5C31B1CED5B18025022FA98647684394FA4B8E81EEB38BB21DFCEEE08A4CC2E +:205240006F726E365040FF17682C2E28BDF8A1CFB8BAB4A550DF4B7731F729B1A6FAA924E9 +:20526000F0219F31CC193340B685C097513ED24D932B72ACE3C762A0CB3A7B85FCDB1B3CFA +:20528000D881146674420299A26555C04F2BB593220B36D1CD9C7A81BDDB729F89C6479F96 +:2052A0007EE3224D5755454D6C35B2CF4F1386591DEA6FD7E35ABF80D40A85607CBBEB1FB0 +:2052C000E963F915D4B4ABAD7A33DD68E6AD1932D8F463181CCDE0D030520438C6247A437F +:2052E000E2E01DAB5506203812D032C92995B529BF685EA5BAB2AC560FA5D5BA8C7FF20818 +:2053000003FE1777590707D550EDE8F6CB5126FAE551526CFE8D8CD2768D6E42AB6C53C7AA +:20532000FCF7C517771C31D83C455E186FDE6AA91F23AAF1369F8B57020D577D03C12AD472 +:20534000AC6E2A32874094F3B4C71E576D2956E1585FFABA94FF89791E19A38A71C1C7C9A6 +:205360005B3FA68BFFA28023B57DE09B00788E2895A9B83AB05F4CFEBCC7E83F335185AC5B +:205380003CFBCCC8EAD2BE331D08BEE15004F23AB52AEBE073E0FB6A92D34409084CA8231E +:2053A000A1E6B53231EFF3653779228735693AA2C87148D57254A3A4EABB6358AC046899C0 +:2053C0003B92A84140ACB141876F8B954FF751F87D00192D74C9C3523EB219A19930A597D0 +:2053E00051A96369FC37E090742F663E6FD325EC1D945B499C7C2619B8E59E96CC80C6B566 +:20540000C4240F06C1CC691200E2A411A4B3DED58D84AFE43D492543C7A385677D12FAF97C +:2054200093D0A05162F44F09E1A4569F3413273935786D442FC5D43889D4E25DA62EC2D3E6 +:2054400083D92F9A9BFF7C2217B13CDDA7D7A11B99A02370E3B7A22566A24473E3979B4F84 +:205460005B47E73CCAD49112E11E586571C3FF429DF0872D11AE15E3A7A71B7CB74797E0A3 +:20548000C6FED1084E86E2D20399257A2B86124A0727C85621D6E3782F36E21E13F9936895 +:2054A0001D1D2E3B20B93C915C24F965C5DDD585F661BA397F87C4E4414CFB89CAD8AEB6BA +:2054C0000BA8869E98E6514D7A5B045BAE2764E601206E17ACE79F08ACDEC698DDEBFD20D9 +:2054E000AB33DF165159ABE2804ACE7FD3F9669D683785B0C20254E162EA842DF007F24FBA +:2055000096BC82560AEF5D3C7BA5D470D822A7EF4F5771DDA2DB66DC7FBADE21CB30F18282 +:205520007DE8EA273824E0F8F9FCBB9A8207CBC36CFE1A28E1EAA259E52A14FC647C392195 +:20554000A484FC0BB539B2F727E84D300732744A715343C01C232CF09727BA8D3A22EC8211 +:20556000D4CE9779EC8A4A8A998B08DD59446EB88D39A7A342C7DFD9C2DB7A4947F4501691 +:20558000459BFEBE65D5CB8072DE3A0CF4B12705289917328C19F7ACA2D6E6DB832CF288CF +:2055A000F75D999F14011ED1D03437C959BE1A3F26644590A1E7A99F4E0772F0B75376473A +:2055C000822129AC77FA1C70D2C8B01B7FEB6A7CB7B81C8CE1C892565C613D652871A49CC1 +:2055E0000A75A5963B6A3D1078CC51B738C7BE7B1DB33B4F007A2E813779A39B833D2F0714 +:2056000026E15A3F091281957957BB10FFEDCEA63304AAC556D0909E9BB82B9817002D3238 +:2056200076E80B0B52BF7E3C1FBA339FDF10F8C0B68039DE676CF5A41CC0D552AF94A8D062 +:205640009D0CF1DD4C4A57A2974EC54AC32BB6B1B33E07BD670A6FB74CA10FA12EB9B7571D +:2056600089CE242D95EB702AB46D344EE6DCDFEB1A3564B74EE6469A70EC536A5940E01316 +:20568000802BD28DA07EF7BD787CCF38F4FE6C9752537554BD55C9D3FC71307E2252B4BE21 +:2056A000CA0FF201404D6018F45A0A2AF22F14ADC269BA0BD94198BDB1E95B8D3E2B7415E2 +:2056C000E6DE68F9B22EE178D4D3C4A59CF67759AB127510FCA300BDC41BE05ACC0D83598E +:2056E000248C17B046B067B7814C30285316DEDF032D4E178A9CB86BECAEC8724239572E22 +:205700008E3D85E1553354DF338C6461159A5F715C2370C1BA30CE03FE3C98F812B29228E7 +:20572000CA7A1DA3F106E74DB2562525970971B83885A78588CF5589975F7DEA2910582FE4 +:205740001C9585C442B642CB51772E8A7103B194BB71F3646F285C8862E70E71CF182AB585 +:205760007ED5A231AD750D42461C0071DB09C800A95940A9DCCA86878A29785C7ACF8F38DE +:205780002C05762BB4AF19BCD44FFE6708B574E6ECE9F14429F92DC062BBA1CDFA79B5B1E3 +:2057A00005220D596E79BD3C4D259D81AC7B4D39AF60B050C07D26ABE37A9548FC7C93E3FA +:2057C0005078AAEF0B526FBB8E63A805F602634ECD63F6222C607BC545FFC1A816B30C4DB7 +:2057E000311D26F2B496E648858F2447EAB23C352280981242C878C3CAEB0E5B15B657422C +:205800007EF4E126643A64D7D423C7A68E3BB32C281DBBC1DE62D2777EF113FE679BA04777 +:20582000761FD55D9432E88C7BBA519FAD3D533E0BD7C6ACC7596A0E87AE5E291F50725EE0 +:20584000F31D0E14E0FD2DF0CCCAB4E787E3B7EF30C1EA25B0D86356E67BD39604B7F95DBF +:2058600036C8341C86C95C40EC27DC8704A51D4C3C5361CBFA00B122E3149FEDA86A09132E +:20588000041E9A1CCA717BA78A5B12AE41481DC54CCDC560A46304582AE3D329C3EA5BC051 +:2058A000EB7ED8421DA0A156C8EDA97E1ACDE7713CC98AB04FB9BC81F1E4FEB895B4225DBF +:2058C000D6FF9930E9DC8766618F94D0BCA450398D9009A1E7AE8007A08CB3D0809C9AA54E +:2058E00063A35D48C2D2F175CF64DE96C1EA079D1D17BEF4BD1D890D48A09BADA0AED7CC96 +:2059000019100837AE589FB32F6A5BD1ABB74E3C3017CC9B77DBE101CE4362088C1E116995 +:20592000602E578F48CCDB25F75663F143463C3BC8D1A0B9BDDBF938C28C91C10E11CBF702 +:205940002CD0EC2FEC31EDE5845A986485D1066E1E5BA96DD953CA0B95176B5EC62A13E8AD +:2059600043C4A33D68F59F7FFE75FFEA76E16FA7BDF1F5E1C0FFCD3EB728ACFAB72998931E +:205980002C83C78F53F42A06696C738EEEC6ED38681B8073F23C22FE8674E3C8255297E97C +:2059A000A5F7D50AEB25046F3938D8A14A40EFC8D0AC7F6303E3B912437F146008AC695A02 +:2059C0008E5081D656B8235F3BF961EF819BECC8A221F8C3C3FD90411898CE33ACCFC22F82 +:2059E00067D7D7307DA2E67A7B6F62A33029F3AEB984C8B273D5154F0E57A5AF76C3363C33 +:205A0000861A80DCCB67B41824DD7C08130D852A7D1E4C55CC19BB4AABD45C4422E2980D4A +:205A20001380771706814E3D6D9024D37F610F56A78BB0F5DA131D66FB9C0CA24AD3789049 +:205A4000DA70C2F8D45BE9821B2334BEF801C96E32CB8A171B7E1183501B75470AC1EE336A +:205A6000130DF3835783345FC8B4C945A31FE5BA250626255D441A1D915F9D1435B33BE93D +:205A80005AC18662FF913AF9ABE39E113AFB14D864434B165EE4A631F413CDD17EBA3C7335 +:205AA00041A6C585DB3196FA90E6955F2E9D6976E8216D4DC494FB4C04A316D7DF52CBCB48 +:205AC0005E38D3F2E42E7FF43A93FC1805E8E8CCF85D6BBE7F18B6C3C5A0F48A5B3EF73E25 +:205AE00040B2C8E404A5CFFAF305841B773FB08B9A01D2F96CB1E40CC8412EF86380B27661 +:205B000061BE1EFCF7A8D7E05605173AA70E615C3B2173632FB63BA8C056C824DA066D731C +:205B20007FF39096C9D7BE129E955325072716306A4255E1A334E8895D3F8CD7058F133539 +:205B4000A15091D0C9BAF40C9956584765B0EBF41E568D985705B3D3FF95D3F624628F1DE4 +:205B60003223E88EDE1DD06E95A3E22D7A502C3D4F8A175F1239EA48A2CC34CDD21941B58B +:205B8000016890C611335A80F651CE7EC0A57314DAFD47E7D77040FB834F07F97B8E1D39F1 +:205BA000869DE6B5BB1937F58416CFA2360E7B4A1717333AB9ED72A773BF6F73F874ACF796 +:205BC00066BFEE1438979A94EC6205F968F934A73BB433C6DCF848C798DF9513886DFDCD70 +:205BE000498A39A941E0AB67F96C4358D05E229745DCE0AB3E949FA86C8CE83E60060A2B58 +:205C0000E0B94065038282BAB72B5DD499CB95647EBFDC52EFE55512EBAFE028FEEF785A0E +:205C200023D81B58B6F57AD12254DF0B5705DDDBDD28D5772D2142D356C011158B659B1CF5 +:205C40001BE0E8EC3D2DDB167B7AC397D76E1B1CAD511355C74C0D14F89BFD866D54FE756B +:205C60000D18C26D1335123AC66665B5AA1011FABCDADA5A0E60E1C5AF9D742CE0B40EF8CD +:205C8000CCF1088458EC9453B990AF5BD80468E9682A2E853CFF2E19502AAA0AF4355A5543 +:205CA000F0F038DC46DFD3714D049989628D255F75B8962B0393CBFF7EF9E6319EB4F0156E +:205CC000B1FB545E2EA04987D7F4D62C256CAF8D5719F7A5F5B9BFBBAD0719909DC24F39B6 +:205CE0003BD3F6C422EEF161DB318AE659F1BADEBDD5EF79FC1993DE8F8EA8C37FE0E6755A +:205D000007F161327181A8F5B072A9D064563F8F34AB6A2CFBE127A13938A5584DDD7CE336 +:205D200029971AD65F18D81F978C2626BC897970330306E8A6739925D0CA3EB671BBB11032 +:205D40007FFE86B7960DBED71056D9A1D63F01F9D80AF6D06F8C569128293F1C2A845F47D8 +:205D6000D7FFF2D10C99BD5DEACA9B6F2B924B6D7B4B057B270150BAEFDD6626A765691D36 +:205D8000EDEFC8659B6ABA2FE2DA48D6DF9DBD1EF0F4BB2D4EBD33361B8C03F22DF6AD85AA +:205DA000500DD8264ADCFE48A390273F75A97976BEBFDB5FD1C0E647D1BF5275DEDC39882F +:205DC00099D35B372F37D05C83B7B44A66A97A09BD1FF53178F5385C4A5B2F3EF748156D93 +:205DE0008BBA687FA534312CC473CDDFB255A1FD0494DFACC71F7F6D6875A33B6ECE5F5D11 +:205E00006AC717BB03658524FEC4C517B6D7B19F9E5157F274AFBEDE4285A06EC969B0C184 +:205E2000622DB373FD16401046E30A0A9F0C6DC96F9269120A96E33697201597D836F6563A +:205E4000189265557BF66476E67398D68C5A3DB7A36E600267B56129BE8054DFC17E3DC22A +:205E60002D390FC205A194F3A460506C9BC975BDB2BEF0713260A16C252C30C19166BE9170 +:205E80008D86A18840F7851D704F93C5136870EDFD394CCAB8AF9DA2C12CF27FCC7CA3E5DE +:205EA000A1BF7D389BBB9D6196369CF027A8429BAD87CC68A44C9C178381CA1DC5C064593D +:205EC0006CA67FE7A14D79229A1F6D16568F4A5B67591A5E3F0FFC1199B6635C068D18109F +:205EE000ACA756582D26D270B2CCCF22BBD55F74F5B3B04985E3BF857C03A9944A98758D4D +:205F00005204D6160C069A57BD4250DB3AB27BBE1D101133B5337F03BB4A0519E2B5B36F36 +:205F20005AAD55E636CE8F16AAD1DBDDCC51DF817560E01875139A5A20487ACF41143A3904 +:205F40004A68412FC3F0CB5911E56D575BC0EEBD79FE121CD542D98B9741F4FE0AADF2E550 +:205F600052509EEEDC5A15897F173469F8D3FBDAF94B236BA8237CD47CDCAEBE5E0B684783 +:205F8000C5F90D170DD6AD21656976C63750A3B334ED18201B47589F09D924EBB1C182CE22 +:205FA000ED07CD66C0F10A97E00F27217779F60D98A6E18905FC9022C776AB12A5AAE40DA9 +:205FC00064D9A1A4F09D791AC160FBD3F83DF1D97F9AB195253496318CA5032D244B9DCB7A +:205FE00029B90D1BC52707CA2B8DA86A0B6E0BC23524EE68B0F9C971F56647E9BD292BCFCD +:20600000BDD4C24D0975F6F2B483460A836776E772D775CC4F30C18DD575EBBD9DF3F6924B +:20602000A7C3C4E49A615686BB7C96DB7309BD4EE3DA7DF4FF43A45C24FAFD65F00D3153D7 +:20604000477DADDB3F73D61E73415AE57EF8324A6BAECFB89F16B754C7145F87240B3B27B7 +:206060009E0B4301C2538F8DE10993CEC19BFCC4A830DD9E15E809F11FA6767B1FA04FA3EA +:20608000B6A076183937DE605D6FDB38D1EE6B39DE944EF1F19EB2CC6A088B580F424B7FFE +:2060A0006D46B2EBC23DAF47CDB0C58851996114A6E1515A2337D6100DB2BED6BE242BF2AE +:2060C0001C9840957E011C2E4E00EDFA595AC6FACD5D595AF82F16A31F3ABADCB89F115260 +:2060E00026C9811C10E5306B272D81B6C1C22F801C31D794FFB7D63CB73DF7BB65B87739D4 +:2061000023C74D86FA968D9477C95CC60EEDA50C2D38DCA29E05D29F34BC9058B29288095F +:206120006EA60A69BCBE84749DB0F06E37C12B0CF3693720C38292AA1759738C6A674C9339 +:20614000752D0BB10211655E67A2162B25B7189AFC745524D3EB284926CC53FD611BD75036 +:2061600086B747486C3A1A0341654BD3F36852E233F711CBF66E47DCCCC46225C96E2650EC +:20618000CE3ED4D2FD501FB7754FB7B698AAEC34C9853DC5DDDB2C83958D47D21E6C0E9C71 +:2061A000833CD200CFE0466C0E1023D3DC9DF62345FC8F68149A616ACAE522E6B237CC64C6 +:2061C00095D6FEDE08B77C4D3679CDC4FD449B1E75E0A14BF06F8A20CB7EA2C8C26E602009 +:2061E00011D6454D87530054F1B69AC6D94B12837D578018F6A80CD0F86ECD4D22209102FD +:206200005A62EDFD338527A1E20B9A5E2C689C9C7DEBB20A0B32BEE9960EE5F8E53A574C5C +:206220007C95F201B7FD92557CB2BADE6BFF72EA99EFB41D07530A37032DF33E615FC174E9 +:2062400076FE35BF983C5268051B5DCAD3D11985EAF0A810204FBCC8CA8214D8273938D694 +:20626000AF700EC9FF09D26E49B2AA6A829C8D63F44E5A58D16646C16C088E20AD67A6B302 +:206280009C8A7CB877B8740BEC462589F45B4DC8FC4F0CCD87524FB4FD6C31191468D18131 +:2062A0003C08A499E4AF715B64CA8D8A69AA7E269A068063371829C5479DBC26BD0C12E3BE +:2062C000398F8D9E62DDD8AD1ED31726274DB870383107E2A030AD4AF65B227F3F288477D0 +:2062E0008A3437026175B329FD13E79D3EBACD7E80FC9A21C39C9C8F64B8AAB73CE17B6DDB +:20630000D996FEA649F0AD5BA97E72CFD90BCD3D197CC7CAED845C9B423C6C7C81B59FC347 +:206320003845C0691375C65B344CE3A859EA162092007EC29EF59B469AE766E14E98004452 +:20634000B153FD813179A08C3C6A556290684496572826695C884528EE5DC25E16385AE361 +:20636000DA42EFA2025E44606579091BC8D6FE3414DE6C17FB7DED3C2AB0A2FA830FFC750B +:20638000A223E3ED9631EBECE678B33F3203D4EE30A09E81D64654E57CFA008C7EA6EF7FAB +:2063A0009F4ABCFB1DC489D2D1F17608A6523CC9415BA51AC90EBE4288D26AFDD3B7D71F51 +:2063C00099D0F192FB94726767F1FB2482E56B70285F00173368A3E2C8168955C13C8FF6B4 +:2063E000877B7BC460A95C19631A3790384FE2C2CA7D90ABBA21A7795515B0BA0A79BC30AF +:206400001AD868199BB6D4492698DC9D1E7EB97A9CD8F5E3125C5692A3D42EFBE1DF74F42B +:20642000C33553816A48A2397CE1B96ADAE4626E7B0D279957D6F692EABCB0A0067FFE9FE0 +:2064400014163934E7257542BF0B773DB11F0AC1A1D6BE753C6ACDE4C6C1B314C70BCF6574 +:2064600066FC5B01E591857FF01F1586F25E041901F7C41F279093FF64A475F13C7E7DF311 +:2064800008EAD374A0479DA227B35C91F12E68E2CF22B496D2C52B82E1CB38A238FBBFD6A0 +:2064A000712CB838873B0C1E1BC6E8B1F057EE58A44E66DFCBCC6212E44C497EE6E367F201 +:2064C0007668BB826FCCEDDB5BCC389EDED8FE335E054C4FEA6BA529152954DC5CA51B818E +:2064E00036305A2C77F674D1EFFCA762CE036276AEC318DA9AC0ACE18FD524CACE36C99761 +:20650000D38E6EBAF7A6CDC81F19D0631561DED29E0A8687303FACEFA2F4820B0549F4E922 +:20652000D2ECC3A81E6B0D0B2B313765655AF673D4E8618C16A66FF39463B35B60B8070185 +:206540003183E4E7D006C8A076938BDA2A4ADA1A86FE9EDAD93C738AD8E57E8345CD4BF28D +:20656000035DE2467D37224AF8D48095D24D30ED6B1C1F931C6A6B67A9A9D390784EB67C18 +:206580000433F009D1D7DDFA71F060E1855600CEC3800EB1A4C96836BD04D9801806B3F217 +:2065A000B80C5F056F92AA3160C7BCEB47A005C047CF2F7F4C907C2BB79C4C2528C984D904 +:2065C00014D883C01C31890AA4E31189643D33A06FD4C76F2FC00192B61DE1D52C82ABFD3D +:2065E00048EF7032923E61AE818D2760AB5AD53E64B4D2509BC5DFA259C850D690590B9050 +:20660000731F1D4146485924A3BD7EC74478050EE1326A6AD2CCA65127AFB98EAF855EE8F8 +:206620006BDEC0F4DEADD4110274CEC9D0F49FF2C4AD40F3C2A98F73D87F4EE2BEA6472622 +:206640005A45A455C29361608DAE2D959BBD168EFB352DD8C0FE2C474D3647B1C05F0A7118 +:20666000C542A30073B933CCA2C1A005127ECF7486F08AF6C72454767C1F1A742D3C2819EC +:20668000A0C7825AF55400992F704A6878F00061227932EC5D707C1A8398D10C319E631461 +:2066A000BC9316854681B06C57EFD52A67C3065C719A3402930A6D4553B340D1945C91FC18 +:2066C0009BC089097855264A2498FF7CEA1530569BD773390F16EE5601288EEDEEA451A71F +:2066E000946A999DC479FFD3A9A4491406AF00E0A681C08C128E8772F3B8C44240376AF189 +:20670000AC294A950C65A98731A4AFF64800DF026E20B6CD492332D62C32083F9DFA4A284E +:20672000A1BE45203EC84A43D3209920AAB29F7297BB164412F9520507F761633072E8513E +:20674000E9565393041D015C998B921D096F2D67326AF3A7E4BD0CE9D62006DA49F873DB86 +:206760007E23A85135D2FB98E0168CCA3B18B4309E0B2293536F81694F638569BD79FE87FD +:20678000F71C3970AAE62931D108FE23D9CE95C010514F4F9E6E04D043A34CB1A39B335AD0 +:2067A000D13C6475905ACA4FF4EB1619121DC72B97240B2DD40B402CE52F932741AFFD3593 +:2067C0003D5026990CD2A2BED856E5FD4F692533ACAFCA00C1765ED527A2589A78003138E4 +:2067E000ECCCB588B1C9980B7FB6CAB15EBD97F6518DB80EB16487146AEB72EC4A521EFA74 +:2068000054983DF89B2EB346176DD04DA77BE7D6F9BAEDB7E49ED197869DF8413D297A890F +:206820009D08483F83D48795669C78FFEE9F37E664F52DF6E6FF29F8438C12AECEEFFE6268 +:2068400024AACDAF4BAF015BDC2E408E77411E4916088541ACE518266B71D26C68568496FC +:20686000F8F7BE5748C8A04E1C83CACA2AAFAEA5D09A313CF31767DE8A4612B860F98CB959 +:20688000E7AFBCBA4A260041D9C3C260537414133D75B92A47B878F7A7915677787289A272 +:2068A000F533698CE155F34BE27990C9DCA2023510CDAC3212E6DA5BB4766BF676B528FE1A +:2068C000E1F9344947EC7B13F11C260C95AAAE0B71604B735187C957924FD668D50217D104 +:2068E000A1F9483DE5544E3EF0EA9F213AF5E67B3B478E53927E4CE582638D04B06F74BC21 +:20690000E57CD9C8FA1648B328F128C0A7B224986468B69C668086A142FAF10C75B588013D +:20692000D51AE856A3E092A355171A1EA64586FAFDF037180B0CA99FB8855A9890FF7E5A32 +:2069400005F7C3F84EAD7496A58FE59ABA2A6F8B794FC6C227D7ACCB125100EDAF7E206622 +:20696000537BFBDCB47B8756F04616A60F1307424E0DB70DCC7BBDDCFDBEE1E8F77F143FBD +:20698000ADECA939AD54EBA5DE6E39618150657CA1E12785CA04806821C02BA61B4CB7C5DA +:2069A0006AB064850B9D5FBF1BA4A5B9A0DF8FD38C1282C5E1CEC530B5BF5C92CB4BE2032A +:2069C0001A1ECB80900DCE6E5D727C4FF118D0A57B4648D0D3195322BC64DD48184711F262 +:2069E000AD2EB14DDCAD209DDAF4279D283165B29781385FCB75BAAF8CB6C6DD8B091C7514 +:206A000072E6658F05DBAAA9B7763E29D7480E10EC7E2CEB804993ECF033EC8DC5CA54746A +:206A2000FF6A279DC6A85025C0DF18110FF12F54F9F0664AF4DB5B7983EC9C216CD8FD4210 +:206A4000D9302D7680B527377353BB81220EF0CCEE6979A484BA0DF00FAE2C157A3FF79C10 +:206A6000FDCFADC47D32770721E9FFBF9EBC0617D407ACBC6A925326D7D780532556381071 +:206A8000B9C5B8398E8223547C07AD264D629F6CE272D3A0615B4C915F83AACEBCE8D38837 +:206AA000921C4F7001D55066548A6FB475045961BF1C7E974B15D5EDFAD98D43523BA44083 +:206AC0004A2AA5B91DCCB19E0009C40ED4F0FDA486AA503F163D2886E2A901A20ED4F12586 +:206AE000BE1E61446466BCD50658E4F8C112B27F455C7551B83C9BC704D2BBD2D2B4290BA2 +:206B000059D0E4F2AC536CC4AD4BA4E95DEED55A414A697CA43EDE0FE87ADD4EA9FC50F394 +:206B2000EFC53CB29B3B4C244BC766F0E60C9B6CE48DC46BD3465D59222E87C8A6EFB38234 +:206B4000C16D8A5EBE31EFBB82E0C9E253550BDC27F086A1015F0BE85084329D9EBE58F210 +:206B6000747638B4B7E28ED19ACA73EE03D95A18985290EB78B7672F8B949E2E93102B1A37 +:206B8000DAA6E6B181278CA9F0116202DB7377197B30106BBE2DF80B8D2664AA968CCC4DAE +:206BA000711BF149121CEBB04257A377B45D07E5E1CBE6122CC09CE59E198730260A215472 +:206BC0009E5E21B27EBD6B81B6239B998B33AD8CA29E2A33437E06DA026A8842D4CDFDD3D6 +:206BE000C1B62F8CAB8ED11D1325BDC802796B504BF59A5A314F4F36BC65F3FDFDCC208A8C +:206C00003277251F710C2FA4E5DB6F04673DE603294ADABD78E3469D8E90DE4EE349CE31BA +:206C200089D196FC01EC560F695A3AA8A9EFD9FFD332E52576C372B553EAFB7BE019B8A38B +:206C40000011E073593FAD1A4718054EC9DCC67A6AB8F872EC8D97FE13BEAE619CB844EFD9 +:206C60004D7ECE99542C5AD9BAC828087CF91D6007D4F50ADA456E0CDC15B730D8CEB17178 +:206C80006A3F6B742E793744D12C03D5E850441CDE57FA29E91B8D77CB2E887C85B1A7AFF4 +:206CA000774C5A288267D0E9D9979AB377A568B5CED86A0AE184FB0A81B8D2E7473B8A2F46 +:206CC000C44724737ECE6C1B8C9047AC76102B37D78836321AAB4A1F0BD5F6F3881E07FFDE +:206CE000FF69D62BD66E2C0272F7D12168722A9F4A798BC1993AF53F18154AD26B56A9A34F +:206D00002634DDFB9B5CC5D8C2A7CA20CDC6E3E979218BDBA32531456F8C8131684B3054D9 +:206D2000B617A8D286BBD7E86F564AD5A2A5A3F5AD9507DB006FB5DD50F8CF2F8B4E248958 +:206D4000A9BCA977AABEDFAA7A1209B1ACB7126167A7FC265DCC389D080AE3DDF2A5AF0853 +:206D60003E30C3BCD2218093E151417E18CF5398B27D69CB4FB4B32DFE79C5B96D8F885C42 +:206D8000EF9E0202C5CDCA358799913C9F4842E4DAFC42098BC26DF1DFDF1EF06A68C7C8DE +:206DA000052D34619B688FEBD55F386417DB0FC61DCC59F1C412079936C174D9B5CAEBB1F0 +:206DC000F49F886833403D2EB79CE28239409F6B90436F8FAE81348361BDC25270067AF649 +:206DE000F4CB679175861DD55FABDBBC07E07D9A39959822D387BF75F9A0E38E5A2E1DE1AA +:206E0000666801FD0BE7B6F323A1F7732975FA0CFA119E2032F7AC033BD62DA4694B05F10C +:206E2000178CA33AAA5C611B3C9A6F1C84D18E82F29F51807C1F48F4CBE766DC01207FB20B +:206E4000C0F3C58F1FA33D2E3CB87FFF332C248A7B286F80763D5A349AEB04495393C68AA4 +:206E60003CCDB8E3BB20A727D85DB056DAA3E8F2B5FD2F8009A710B65E30645C890CD7AEF4 +:206E800062625B77BD51B7FC3DF6570D4B926198DFA0DC4F88A4D27D0EA8C51172F5CAF854 +:206EA0008AF0AF64B6D06714227DD2F66EF0E5D02113762112F356B2B317C21FC3E24176EB +:206EC000E6306E0337A64D8FA8B56BBFE7C5EE018D086BFAF42788F6D841DC586B706E8D9A +:206EE0008A13C078493AD9F66D4A8BC280A3424811BE9238B11DC3368F287C044693020A3E +:206F000057D89E3359A43177779B05524B2609868318848AAB512DAF4055A33FB5DDF812CF +:206F20006D2D8D714BD765104F933EBF5C680717843369521CF59BA270E6317405870A858B +:206F4000C96737E1D97411804AD1C7B033A410D14C88CF995F624E3867DD3A0F98AF271330 +:206F6000FB1E3E101D6D48B0CF2D0A526DFC904B81754993AEF192CBFED3769664ECD76456 +:206F8000374397BDF73655DF07FEB5A45339916B055D85C03D69AAF269E5C0ABE2BC0EDEB0 +:206FA00080F3C9E3ABBF9ADE52FEBA24FF5CABE6F988234A301BFD6EC2FEB33A6F9B40BB60 +:206FC0005A56FD8458F9C3A88C47BC50CE533CB0C7A09DCAF109A120C3B1410A2131E4ED6D +:206FE00087126BF197D08A7D79394235A5A9076092461ABB30B20E230BD0835D7BA08EB676 +:20700000562E15011677C1FBB9CB3956FE5A95A5BB7B6EE5011C49D2DC40C1070A8F50C793 +:20702000690469F81E415CA01BC5D9F2995606539CF48075C03798DA05A30F51FA5C61C1C6 +:20704000387C063DD418A744D19D200280FE70D77401CB1FA623315D1A2192DD441A52738A +:20706000B5EA3124B9E4D70AD53A305F8F3F5018DFBFCA9FA2E048E3654F656E7A237D4431 +:20708000519A987AC69A5132B0BABEF56E3CAE54C9195944977F74155778F679ED2378C49F +:2070A00048D20F4D09631EA82F0C700EED8D6AE8810ACD2A6AEAB761761ADFE025B7085F23 +:2070C00043955F246C84FD7CCCC99219E456159698A23EE04EB231B434B2BB53A363C30EBF +:2070E000D38851B8F55811AC031F42C3D5BFAE85B69CFB71D20A087572FD68A11CBD71FF5C +:2071000095F06DC39FB78C69471BEA420D21D230EA5358666315E770EDCB2B95CD66575D88 +:20712000FE6F133C9A6F704B4CE4C2A75155E7E7D3662509EB363E1EFBA236103D346A3AE6 +:20714000F8EF31C532DB26BA9AAB32E628929E38860C39B30A8266122A445080130C0698FB +:207160001F7A69E7D22F58FA12DE37D0E26E09204E4AEBB8F86DCD51BE8FFE096DD3B8BD9C +:2071800058DA943CB3C8729AFC490308F485ED78E6B092A3BD193E83E1D12E5AF00554BC97 +:2071A0006B51D887C0D71566071B44F5922EF57120A314275F8D22EDF5E4B71EE9244373B7 +:2071C0006AE626A135BDE13A1EA4D25B7CBA522D705DBDCA164562F9B86940A9F37A6ABB41 +:2071E0001806690192F73428BE65F612B5C5BC52568B526657B979AA50F5950909DCB73DE7 +:207200001D2770794F2D614105E7EBA82EBAACFB4B7920716397C4E6135324938B90CA5DBD +:20722000100078EB3C5575688697FF196A83715D1651C0F9592F4836C28B85E1ECB2264A96 +:20724000A31A2C6E138AB950363F6C55D7B957D3A418A7B28973F8DE907B1D9E6E37E0838C +:207260001CFEAAE22E22F272DF454EBB4DDDCD8647F1F311E58E8F7042D528F27393982865 +:20728000F69264F734E39F6703FBE945A63BF1A4D526D4BE8D1E48967C4A1C63F88B26CB7D +:2072A000B4B6C6A773875066D34506E87E4153ED2B440D8E2EFCB412A118EB9A52CFDEFD0E +:2072C000123C09CC8FA3EE4EB4CDC96696E5B2186D0B7260F0CA1E7609D0D45B2E787CAABC +:2072E00096A184FA6DBBC1826C15E2408115DFED728BFD18C78DBCC40D7BB156B1BA4BF14D +:2073000082A390E1061B00FC3EA920D110AF7CAA2F4C732056B0ED632212D1A7C7369EC58D +:207320001F571348E06D4302BDE87362B209D21370C1B1F55344102B158A32B45BD2A5D3FD +:207340003B0C2D5B1DF8BD94DF64ECE3BBF18A2D43D29F48199FB80E498B6E61A5E5E59265 +:2073600007781F9D322759CF6B4FE6DBFDE60B53F720386F10F24F1B6C823CE08E77B6FEA8 +:20738000A525DE589A05AEE368C27AAD19BB1AC6A9BDF38E4BB3D36C15C33D7CD011C13928 +:2073A000C7052AF27FC9DEE83AB416FB4D07D6BD20A47C9D46F189AAF39A589F875DF496B8 +:2073C0008218BC05585E3237FA3C2530EB7EDADC2FFCE447778AB7ED77692A6914696B3102 +:2073E000DE7C20EB64CEDE61B6FF3D15F87E6C17E394FCFD5DCE038F7EDA51F799D1AC9A3A +:20740000E92F533D20320E6D360ECECE6359E2D3F18DF62238AB68CC67659927ABD55AFA99 +:20742000DF889C2A601A3EC67280DB1C2487F1A171656434F9AD162B40EEC1BD43F56B4E89 +:2074400058B6B7350403A1AC42D662874E08B2121B7B164871149670706F9934117EE41312 +:20746000BB3C4B835AF3C2BCA6254896F5A043126AEEDDDC2ED682EC8C7003908D02511ADD +:207480009E74FE10D6148D41E047FE5FA82FE6531CA23C1984E93A8438651978550867CC84 +:2074A00039E487463B459503851C3BAB20283CDE433E379886B86DDF58EAA55F169BF67AA0 +:2074C00017CB40FA6F58CCE9B012AF004E0FC487C36035BD5CD8D491B577A48147C4CFA181 +:2074E0001FC7A606CDB1D1D3B8D9F3DBA7441956F9AF29AE6DBC070F807451322064FFE681 +:20750000F7EC73B9767AECFACD6B7A41296CB5D1F505E8B2C4B06969D1E52DC59F5D59E2BF +:20752000A7FC00AD9904CC8AB400CBFBDDB56DB3206391935FAE03147997E3F74386313FEE +:207540008144A2CF8B576A55032788C25151A1A5162F693406AA1730AD0160C4E392B11F08 +:2075600000C4F6678EA21AD4C90076B2D1412EAC5653CCCEA4632677E2B467158DE8F84049 +:207580001613AE0A5FCD5E9B9F9FAEC23531E4774CA53950232ABA22A880CCE864CB24A5FF +:2075A00042DD5CBDB200B0E4A912D0C566D9E1B34E255A18C5E16063C9C92CF3A98707C62E +:2075C00056A2903C3C2F08FC7CC1C6FFEBA597F242C9C26FA8209092D105CDBE927B10B207 +:2075E000E6BE7A29DCB10E74D6C324E80534554F62D5E141F8DDC2F69B75153AFDDAD1BE08 +:20760000315D177D08BC077440100A907E07E28D757422CE21E63AE1BA460E205C4A38B371 +:2076200060245912338367C2249CC6E713014282FEFBE40F54D10829341B939BD6E9386021 +:207640009EFD5FAC9A3B45BA4DFAA4666495C9E97CBA5A7C18E841080AE1231A2D4CF36566 +:20766000354C9B4087B8343D39875ACF8C9F63A9E37FFB6581A4E70406F507AD4A5123148B +:207680004B0EFA869E90C191DCD1F389FD43E3DFB6990FE746FFE896A85FEF318BB2F4778F +:2076A0000A168D12148319BA5512E19578425A5EC26D567729A22AE1A505EED9F0D71374C1 +:2076C000CB03D52F6A5D280BC8F725F4A8D210340ECA583359F113019E056ACDBB3750204B +:2076E000B22E7314F6C5CEF565AEF7235923259E518701B7F27603ECAD23AA1BD1E967C0DC +:2077000035CF0A67DA91269C0C780FCA8F9A16713D06804B94EA0EAC5AE664EB9772663442 +:20772000B9653EF32A15E911CD3F74180250B579F98209B93856DD1E65A64BFA0520B85F57 +:207740000D390C4C5D2E26D624AA79071328F7F576DCF99075103201713A8169DF1CD16734 +:20776000C4A2CBC1949FC8B1C1332747B845146460B593C97BD7E6CF22DA148B1B41E9DD5F +:20778000BC678CF2D7B7CB758185F21322DC08DEA4839152D31487544784DAC76F3F2C7306 +:2077A00026EB5772006E52A3170C96EE835D285E2081C49718674D21A3B6BB6B640946E97B +:2077C00080C6BE74ED001238CB9063D9C16E8347A026A06903144948A0B0741D59CD1F4F7E +:2077E000EFACBAFC7CF7D55056C7606F37BC12DC952BC0624D61A358E1B43C413C3E1CBDE3 +:207800006692681AB5BA8058F1CEF284B3CA51260B9BA229B8C911845DB8419157EBD66494 +:20782000E1AB5C3093B253F4F3C59A72A8E2BC973E4DC786EAA54CE941657CBF1C31EF3317 +:20784000428BBF9034D52BAD57A7E2740E9827A8B05CD43AC40AA065C61BBC90CE82FC09F3 +:20786000EC584B84B086D4FCB2D60DDD73232EEF2820A53F7C1ACB0EAF356118DBBEBB423C +:20788000095C0E5A8B13CD1AFBB1D38B1457601F8C9FDA2985240E62CE14B86AF997567AF7 +:2078A00045152B816ADC3ECC4F493C6C3D45A890A1FF5731C9DFFD3F67B6124A8A93F1F1F4 +:2078C0009710B701C0E48952E70C7EABB9E17213147E060F2034FD9134525EE6B6FFE53E64 +:2078E000CB140D62D92DD689B381D4689AD4C1C72BB1C544772E79CD7AC17702D8DD4C7476 +:207900008B639AB4768060E5F7B5DB78342CA2C8BDE66AFAEE5DBE2CAC8A033E7E9C2B62CD +:20792000358BB33687EDCD13BF768DBF67540FAFD7AE4DF6F941C7F33BC4ABDB684D3E74A8 +:207940009852FB6B6FF44DE36CF01F16BD8564A088155D89D41A581278E3CF72A093F67D50 +:207960004024240CD910BEC8CD8C21ECAA606B88A8C422BEAD23BCC91B8905EB0AEEC6E7C7 +:2079800002092320EFE4019AE6079B9D29CB725AC9AC0497A5A24D29C9174ED7C730A0B02D +:2079A000BE90AAFC1D20C5A9CAD8E895DD3D7AC152E32B456E1CAA9BCB3E269DCB0206534E +:2079C00071AA8F48072230CDCD306757C2F5D9F2B7594C5C26D8ADAB3F7D0F9221555D17FD +:2079E00009C9E07CA22CE030FF4075AE88A2B60E6843B6B8B3E9FEBE9E63F79B40A4B3117F +:207A0000ED14A86023CF93A521AF9411A9B32B47DC72234061FF177762783FA51B3802A19D +:207A200046BCD84B9BACCCCBF7898FE72261447872F3534E6C924FE25EEA2FEEADD308D913 +:207A40006AEFA05FD8DF04BE7BA93C10D26F6BDB1D75EEB979F2C0A563E4072ADA18175C78 +:207A600019845156166C18E743EA1251EE472AC6823CBE289978E255DA4E549E9B9E7EBE11 +:207A800099BDF11EF342C3447BB918C2001D5F2742CC685904AB075C65BD37D114D41F0181 +:207AA000FA111C846255808D958B16809A6ECBB8F8521296AF90320A416612B639D7AB720D +:207AC000702A5C8FFAA50E5648C80BFB673D36AB71116BA02E826364767B5D1732A0A1F3B4 +:207AE000FD2532B408206DFAD4A3634A8040B344637728C8F3F85A53B50A1F3F5F939561AD +:207B0000A9A7B704FBC108C0AE953F45BA1FF56EA98337BF1EAA0B13EA911C136D6BBB4549 +:207B2000823767B117F10281E1BAAC76D4E1FAC93B9D9D39AFD4E4FAA7C60C4735C1DA68AD +:207B40002792280973ACC5B41BF9AA6DEAC6F512CD5975264EDE34B4A4FF7D6F245A585730 +:207B6000B18E81BF8D1650AD102C140BC247DB9AA74189D829FB4467934F17805C5C9A0723 +:207B8000272723E46E4EF14EE3590989D665BB22621318680E10816318540BCFB65A83B22D +:207BA000A80385647A6D8CED3C8C558E37BAB68B329114E0C875A6E3AF205B130713F0A68A +:207BC000FDA18A28E0189DF8D6B23DBB7B42FF2AFB95A84ED86029B6DEA2DD80782224D753 +:207BE000729BDACF83F5F6D7E42C46E1ECF15B961E4E2ED313E26D2743EEFF6B3CCAABA2A1 +:207C0000921D4171E1CE80E1D7757AAC35C8539B3B12A24B429B77A258EC5C798CE3C0FE20 +:207C2000FF4ABE180F428B31B2DF21BC8684CB38A17A50918286E711577E496EFBDBF087C8 +:207C40009D8CCB949DABECE7C537A0C87C0B4F03ACFD91ED73B215C42A1CB711CA0C8613A2 +:207C6000FBC3DE49565835CC93EC30A925EFC9B4F68C53B570ACD3D1A4CE5D1F17D423A0A1 +:207C80003AA0EB163FBBBE8A37F410BD387D0CBBD6157CDE2D8439AF75B54E946021E9EC13 +:207CA00085F5ECC9C2AB9F98FE13305DB9B1873203240EB0E34573E2B6A4FB663268B6893A +:207CC000A760133B359CDDC7CC4435F639142D5E32058A4B85DE21AE20BBC55A18F2E5257B +:207CE00095236696B05C71B9D8FCB4A9ECB20277D92702CA1E79F2C85B20207128D5AB7F02 +:207D00003F9E9E0451F38AD318DD66D3D7D23737A52B68118A2C40B88B7D67C1D1814485BC +:207D20001500F170E5FB8AA285DA6F3BFAF1A52F763F16D114ABE840B71D69739B877E879F +:207D400035FE007C9FEFB449C1A0E17192B0121DCA636B489ACA0365409A3BB0D57E7AF196 +:207D6000776099630039E917CF8E528C33D951199264B6005DEFD05C67805C531C2EC3CFB0 +:207D80009897C0F39C2902D12D4373F1ECA8D0D7543806DAF92206ED92C6DC9DBA6CD6FD16 +:207DA0006E12E4D0DB34CC9F9C85D4B6ED014A3BA70BB6BF010BC6DF9F8B37AF999692410D +:207DC000318F4EFC22E1D06DD927FB496396FBDC68D49AACA374CCD4290EAC90181BADDBDE +:207DE000BE878873EEFDCB773F45DB4F257CE44E960C4D14FE11E85ADE25BEA4514F6A27AB +:207E000086CF546CE9BDFCA108F6A4408836C9C79A3657F01D148C368371BEF2A584E2859C +:207E200080F41D9EFBD97320049E2D83010D0C372607972691782F77E24CCED42BCE416AFC +:207E400034090F592DF3C9EE551392EA30AE1ECEF605432CFE3BF8429BDAA99EC96A62CFFB +:207E600046F833505A2AC7C1119A441BB90FC1416CE65C2B6D087449A7E46E9E973267EDA2 +:207E800024B3D14BAE9A17B079638FB16919BFE64F5F15D66504BD3A8E4E7A211DE5CA3928 +:207EA00027844C37FE045F75F2F23212D92B82F742083A2B8C419752EA29819F52CCE9BFBB +:207EC000BD0966110CD0596448C461DA0331325D844CBFAA099D924CC92F184932FCC1635A +:207EE000336EF3D6E4BD593F3E1D5BD4AFAE961B5DB7ABE27321731DAEE9CDD8F99C33BFBF +:207F0000459216987EDADEAE7FAD0A3CE10B6746EA829D23AC6FF7B0ACCBF9856B2860898E +:207F2000441B924E4751EB2DF7F5E8297C218C30B925C5E8CEBF85C0C45553CFE63838FB13 +:207F40008C617D1E85C48F68B5B2DAD32561CF5D9241C60061C27AEE4E5E38F191A9FD4023 +:207F6000407DFC68AA26B15B9BA9B451DB2BDC0D01D8C5603574621700E1E4CBA0A310F5D4 +:207F800009CA26BCFAB670AC33C559EE7E3098067902EC3653B465B381701F20BD37904520 +:207FA000CF2776DA51A07D9F72A8FC36F0A4082FCB25D8F318C648462D55E87A0F30A81F46 +:207FC0001304BCCA831B92241D03055521BE86F769B08A7366348ED350FE0CF90D2586CDF1 +:207FE000D9CD0FF8B03EAD278DCF11BB9262C9DCED82D46134A89EF35C104B98980BFDACA5 +:2080000015F77C9D324EA867AE347252591D63024E3627E741AD580781B4CEC6E3FFD98048 +:208020001D85E2472781E80CBD9BAB5D8D302920976A085EDA77995C7B7622107766FF4087 +:20804000FAC6E3FD52D63C47A7449F7EC07D9A4DC43E2A079EC5DCCEDA23BA0CA72770E781 +:20806000D918AD4862F2BC7A4D651BF011B6BC818E8B87F225F282CADA482F7C02BF480DF7 +:20808000782425BE96E7D9E39E70B7473082EAB92B9C9BF9BB6D29B0578D8D95006D844133 +:2080A00043B4477EBEABEC1ABDE5AE884EA2AC81153A6E20171194553A1BE881BE89E2B318 +:2080C0001E0CE6244B8340F371A94D255BA65EF91BCCA55EDBA5ED6E4E8AC45B6A68FB55A9 +:2080E0008F55F7DE2C0870CB355C1C54A1A3DFE82000D16165B5F6DCA07070C273190F032E +:208100003C8666D2F07ACF7CEB5D7AFD160E3956E954E06C73BBF9C6EF0B75A1E5EC24BD06 +:20812000343746E3597539282F6CEE416E4446357F6A8F980F83A28B4F6E68A4ECF1557C3F +:208140008FEB799A72FFC72D9EAD8105A1B6348347D3F27941D85E3F03801BFE431073753C +:208160009DCD0485C827F5538E959F513F7F77EC27D73AD7060375AD4DDB5D653532EDF534 +:20818000180E6AAA00E70C1AB2CA3440FA41D61C38B555653F574FFD35751B48A584D35693 +:2081A000BC8ABFEBA20B11393FE21EEF75313C4AD3EC768F1407D93247B131A6E5E4C045F7 +:2081C00016B7C9B0FB73B07C0687CDD7B0F4D3C543D52645EA971405C935237995F9573E78 +:2081E000A8BE34F475AE7E43A419EA6D5C8960C8CA866CD935692F4EB688ACD6E63E6216E0 +:208200005A48FE4663BC98479B0852448F8828FFEDC43B0CF5794AC0A1AEF2AF3795300D9A +:20822000E43F515E2E478A4E3D91866D7B9BA026EE1B8CCCB6DBF3E711C8D7C9C5A19BF04C +:208240006A5DA279DF8A385A2620642FFC93A00AB88BB58F119306B6E735171B83F7F35736 +:20826000053AF57F522B2E0D50A56DEEE7E6FB26BAC892EDCC62349B7031571CF0815BED8A +:20828000059C79FD0784ACF821FB9F3A7BF0EB795BCD4322C368822566CE47F81EC7FD7EA2 +:2082A000C5A55F85E300DA4C0AC9A810E92C02D2DA8ED65E4F90939891D0F7737A9E06DA8A +:2082C000D19E022F35916DFA4C39F60B68124F0AA0315BCBE813EBC6BC19EBC4E0DDE4436D +:2082E000FBCBD9CA1FC43F7DFBA206D186057D3A7B472A536A15650432B84C1A176EFF23A2 +:20830000E58B7012AD578A4D2CF0D046FC4692058E7045926561CED9CDF63409AB3122B590 +:2083200001AD617C24A55AD0C8500A85A617CD6B4F9F153A0233E3A83279EE2F9F6B65AD42 +:208340003565D8D411259BF0793E69D24C5D0E8A939F1D5721A4BAF6906340F0BD3BA6788F +:2083600069FED1E2F2A1DE41F9B9D3A7E8AC6139D4E45313B4FE9FB3ADAC86D356D8719FC5 +:208380006276FC0133690E8F9D9695AD4C42F77C6340A76478F9BF05EF8B58E67D21E3FE3F +:2083A0001092ADBD7A418EBA966AE0593712804470237B96CFF6E1643906FABB78A27CE34D +:2083C0005644FB20C2E4B3AEEFDC63B676E52C6D1249BEAC381A9BF198ADD69F89E9925454 +:2083E00080E7C510F31BABE35EF01D8A904DEE5EF0CF2830A583A3F10B33A538766519F9AC +:208400005FA52AF2B4241694D0F58EBDE633BE656F20A087A279EA952F155976D58744A6C5 +:208420000277B2D3659B04B3E29182AF7E5F7EEFBE8062B2BEAF3C0F903AA78497FCF861AE +:20844000D76D64B65514C08B8792C07C81D6F3ABCEDF1CDE1A30F55FED9ACE35F1765E37F5 +:208460001F7DD4827ED79D9BF620E03F3A24C4E5FB5BDA347C2E6E206A747BBF17EBBF3E8E +:208480009CB73844238ED28138B73E08282FD887E00351AC606F77FAC5A9636B89271701FA +:2084A000FDF1434E4AE57414C0F05DA4E147A125B8C6328DF470E59BEFE555061D872D21A5 +:2084C0004A84B256BC21314302E05DB6CB19C5A731C5121CB8E2B72D5C0B1BA772CF8DB6E1 +:2084E0009554594CBD0DDE2B454C960099540D26FB19DC873960D7C050D5B18BAA4138F8B1 +:20850000226D9A439C93C1055DA6B2CC147B41B1C28F52E412B3B73A8932F71CA5F1802AAD +:20852000246B9079BB5A2C6B5DDB84B178A13DCA74D824D2B824D998202D95BADC51F271AF +:20854000042A28E20F67AF2B03AAF1D737087321C63B5E81B5A2D9E54CC1FEC76320B68EBD +:2085600039BA44865D6B2327A191BE29181260DDBC7503855264262B9C730E7B4BAF6D15D8 +:208580007EA2834ED65D666B7CE02FACB4043B51DA91144C2CAAFBFEF8FF2BFD7052B4C775 +:2085A000B5CD015414DD5DF42622574FC6FC61DB30F61ECDB715D7E9CD0AB4F86A31715A30 +:2085C00079461F77919E440595F191DE74D379DDC510E260EF3725A5CDB9D6389AB58A02C6 +:2085E00074EE3FF5A62A84959AD51A086F9645C450C6BE617515B5814E64F221BD3D16CAC9 +:2086000089DDA5AF917F38341FAD0F8B71D54F9148842D0AF33C78B964B0699D0A9DFE5C1A +:20862000CF42BD5ABC313E73606529A097A78453434C1C55B8B24D998FBF0180EB399D579A +:20864000030EA903E0DD07B2FE5E81E219205ECBB753A6A8BA591F4B30AA1730AD20B7B795 +:208660009CD33546C9D0082776755B757D10481E06CC5830CDFEFF3342D046EEFA1514BC1E +:20868000C29C801DCEB11DBE81F723EF3A4DDAE281367413F8E5E1ED5939AE1026850109CA +:2086A0006861EEA01A6EDC085EAC3D3DEDA13E3F99335C9E25C33489A306A76D33EB9AB0D8 +:2086C000FE12086ABCAA045F5909C4C5A5C63D911C9247C71E6DF22FBC281F38CEE55EB7C0 +:2086E000312235E830C032CDA22BC299EC69F98C7BA41DA566980B1B2A123D1BD7D221B402 +:208700002F78C49F838AABBC263815F98A0AA4263B58C8024DF9DE70AA5FF2BF9A67597D8F +:20872000085B729A97B1FC68EEB499CF36DB8F1170BE86B9655A506E17CBAA67FD531CC357 +:20874000BE373AAFBB11CB5BB56B0EF5A4C21CDB332FFF7E57777D959DF92F434F8502012B +:20876000056C088E926150CB5548DFF850549645510D0E798C274E418FB6C400ED22B450AE +:20878000F8D509FF902D030F5E8C12FBD450EC45E729B13E43A25F2A46ACCE5103E3A2DE05 +:2087A000415F46AE3B73ED8899DAFC94996688D238807A1B0CEACA8F4FE6A4E3FC63FDAB47 +:2087C00014ACDB48E65781DB98DB9C86E2B1C73B43110E3E4B66A4CD79B05D1DC582060B36 +:2087E000E7E0492A550DE1F5808CF95A3AF551B1B17307584967A24EB0092C965E0D80C925 +:208800001FEA85DAA0FE3860FB17112E74EDC21F2B4015700B5385400FBED175D55F91D963 +:208820005EDBD62E733DC0218B18D92435D1F8E761215D9296EBC7EF6CF97A5A4ED1E848B5 +:20884000DDFDF673232EEF89A844D34161FEF0D0174989EA6F9E6F8CA5ABD6D0986CE9052A +:208860001EA507FC2DB753C9B40643D2D43BC3BB887E63773E883A4CDD11BC2DC739332080 +:208880008BEB2E79A13AA2B94A3CC195C231CDF953C511BA76EE419A5765C0151B986981A0 +:2088A000296F1D448381C660669C6FB9F06EEA4C08F8FB373DE8D1243B3A24268B4A758101 +:2088C000C92773C17F0C6E5A9B02AF829F19FEDDE4335297100728907D9FFF431F88E616F0 +:2088E000F033D5B622A4D8B9AF1334A1FB072B85ADAC33FCDEAC1DC24254C35AC1AD83E1B4 +:208900000AF4B152563E15345383A5C266D661AE4C1B576027FD065F846562DCFFFD4C9A41 +:2089200082A8085E657F65DC5597A5E70A1A16C8FA0152FA7FA48F5D704DF02537F797D843 +:208940007474D51E24FA3C753A54511810F02B372E9489D85FE57D714A7617B92993BC5265 +:2089600024A7FC5811D1B6D9288C18B0C39459DBC38CA08933BC05BBBCB5C65B732FEB57C3 +:208980005289B428B7229DE0EACFDD1987594BC084A85A296AC8F0C6F3EEAD86BADCB80B2C +:2089A00061F8FCBA1CF918407DDB75E7B89A8CC595CA77C5F525422CA36945BDD211C267A7 +:2089C0009BAA68FE58333C5D7E0B05BD7B3EC5450A6C9336AF3E92F4ABEEAC65F8F397716B +:2089E000BDF21CEF4483A6D618E2F01E008C8B1B20B48ECE82F75B701287DCA49737E3DB27 +:208A0000C98258F80A3BE22B348B5CC14F76F1D11D75E6F56310AA8389CBC1DAD2B5542A05 +:208A20000B9F4194C6F72DA33BC85FA44F73A5ECD2A3A06679053F68E57B75A8EC585C44D0 +:208A4000CE4FC7738EE72C81EA920C97ABB5E4DFD1EE1AC6B6AA5AC30973DA90DF6E007894 +:208A60008E78BD143BF83938595832C8B8357E0221A1F5436F18B6D4C2710A8B7236F5A94A +:208A80001CE75E7F7F210E4066358404E62B4EE37C4D975D39ED415CD6EE7FE9282864E162 +:208AA0009177F91EAAEB5D08AD775EB683A9A670C1209FA0461619844293BA3689822D0607 +:208AC00038C914A461EDB3CF3E4FE51927D7CC42A38BCFCAAE7E04AF73FB03704AB6BA61D4 +:208AE000ACC8E722C89F11CC40EF568CF6DAD056C903A969666EB19D2A5302120CEAA82B54 +:208B00002147133A80D3DF9711E882ADD8CEF6458B5C19CB5B6D067867F61CF958012CB115 +:208B2000DB6AE3FA7052DBC39FFCA03DF554866A25BFC2BE18980A84875B6F4D56A00CA020 +:208B4000F468A5AE571DCB16E137A7420330B225B943B4EFB6C47EFDF399955F1D59CAF7BB +:208B60003945339CF573FDF5A08D09818A9172576F2B158CD08D5E4F5E7EA48BF6EE58C463 +:208B8000A3A4F017254DDF4F722F073D55BF439FC9F5A842C6F98101A1F80C42A19877F894 +:208BA000F9A9BF5D776E34AE56A958B640806B4C083484FF60786DCAD7B9922F595F8D9AAE +:208BC000107D06FE9B59CEEEDCEC411EC6231D30186CE23E79622B45E732DD9134DE3CCE65 +:208BE000AB6E5E142581D7CE6EDCE0547945AB734A077972BA40F8422774EC9EB471F31A7E +:208C0000E7D483C8961697F9FA2AB81CB89A348ADC5FD0DCBE6461D21CDF42102D4CDAE549 +:208C2000A67319D0FF99DEFA50937920FE360ED1C55C67FD1EC8D204D2BA85E18417707A7B +:208C4000C82D64F98FB2BD5994546FC4977EA9B728DBD75AB74031E423E35FE7D49D8D0E43 +:208C60007562E964263ABA90B5AE105AB21B4CDD3A654DDEF31E05A99AB76BFA4CBEFAC957 +:208C80005C53A1E2FB5E566BA9B34AC3E5C58ABE73DE1A4C41BD83283AD85F47D8DC1454F9 +:208CA0004DF2F913482FFD5255641CF5AF7BFD12D6984F41F6A6E51B5A29D523D45CC7D2C2 +:208CC0007E9BC4BB7AEE2E14C8F927F25BD9E94EF78BF5ED8116704F1C918239B45328EBD1 +:208CE000D1281FE5A4183B9981CEDFBB1657AFB9016FB47F85C933DCB3EE307607F2670181 +:208D00009C992AF0D6EFDA5A9E314223417DF45B008B1AF66C8C23890049584C2501D3F5B0 +:208D20000CD5C62AD4FD12ED5DDB33AE10A20B14669DE7EF21733C5D4DBB365005D21E6FB0 +:208D4000E10BBE5EBB48381F54D06954697BF866FCAEC022D7E98099E076846FE9EA14E316 +:208D6000285CD8FC3A7E3D2E9280DEE55A43B004175B1BE7E69EB63411760DEC43AF64D3C7 +:208D8000635BA84D743D1C42A47A933310FC2C10BFA48AA9972B3472D791DDC3C0F3955F38 +:208DA0003FF7A14EE3D525DD887DD62442460A8D2DCA2B8B4CACF32522BD37F64C05AD6986 +:208DC00042DA4988585EDAE6A3D37D0FA3449D6D5809EDB3ECDBC8299C41A1660B63E9C287 +:208DE0003B9EA405AAE7E6CF4F030DE51653BD4E0CF8F4588426E23E0D770DC343D795C70F +:208E0000886933B1E927CAC559221AB0613731BD8880593286B2C7E4AF074B826DCD4B0095 +:208E200069398DDAAC8CC135D0A521C8217800D905DEC9CAF20447AEE56E3BC4E020AEDFEB +:208E4000F0606AD2901B621081E646A7847E36F2289E606EAE6975D8D20BAA4BB4593008DC +:208E6000CF309F7217155E7A8B5210A560EC98B04D05E9DA30EAAA1F624E445CA908D8E403 +:208E8000269D68446F526FAA8B6075A9F79F255FD351007D14B061E76B7D9E1095C3F56571 +:208EA000BF844AB248252B3A7892302D71C539CF3D84B18C6DDCC36AC43D76ABB6D45F86F7 +:208EC0004C38714B2D257902BD28EC2E09435740EEC0AF24CF85DFAE0770FFC35AC88B77E4 +:208EE000E2777EE1FE05ECE1B2E1DD08A65ADFEB985CF130DE9D4F219FDABBF68B6627DB8B +:208F00005179CEACCF4E4C3DE08155CFFCA826B1C0CC74DD98FA992444367793EA11013289 +:208F2000DD733B482219974FE8C1B745D1FD5D4FEF8C7A3C9BCB0F9B5CE919F171E52CBF4D +:208F4000E407AED390009D6333B543058268A2C99CEB21BFE58C5C329E747E5AA29D22D807 +:208F6000588B2F072621B07C970AFB998FC19F2FF1463B13A708617D6C85ED381FE4AF5CDC +:208F800091287A8E561AD8064E3EE46CD2E6BD9F47A647D973B7A60E5C944752FB22C54339 +:208FA000405D862C65EC021AFF12F1490C75ECEDE9BC184867C0471F64F5A8DA3EEA38E69D +:208FC0007237C655EF3055050C50683D59568A766DBD2A2ABA3E1780615790FDD27B2D32A6 +:208FE00072475C4C0525C179B4074336EF9AF1DD764382AA0DDF5912E9A37473DDFE9917E7 +:2090000022CB3EBAB61068F6AC03036D02CF28C83E6C126F2CC3C70EF9F6F5A38EA0092199 +:20902000BB1B45A0213BB57516B76E2E6CD53E110326559E2BB30E61A967D9A82B46EAF1B0 +:2090400033A6F0B0FE528539964EC3FD9C1DE56F63D36490C3FA7021C2838B067115159956 +:2090600080B79C25026BDA153E922207C22779BA08836F22AF34E99DC783B2279A21739021 +:2090800064214968A8FD729F4B700C901EE45E4F9C2185B875D51AA713189A1F2AA10E33E9 +:2090A00059EC64B577AEF9EEF27D0C6BB8C1B0C7FB033A2CEA330A33F2F4F5B75AD0F4758D +:2090C0005605CF30D262292D63458D7F6CD0D93F1FB9CF548FBD729F7810720DF006E81453 +:2090E000DB2CE771617DF09AF71EB712F7BEC117359D4C492AF209BFB37FD29038CB5AC042 +:20910000022C839DE5CB81BB3BBADA7CE7CF2376E55A2326269AFCDAABB640B68B60CC331C +:20912000D83C2FBAF4D1AE1CE2DB076BF2E26DEDD565298BCB86CEFD680BE2F8BC8F864CD2 +:209140005782637AD2669AD63DEBE853789706920D08488E2E2689276341BF2B0CB116E176 +:20916000C484D8D26D10CA4B9A7ECBC7566AB8FE211C948104599E8E7157FF756BEEC1AE6C +:20918000C339CB1CB9BAA7B66C85090E5FF056110BCF9E13A12FC076EEB6FBF512BC3A4BE6 +:2091A000370F2F62727B5FD04DCA4A63473E6DAB7B0159FF8A759E1D4E874EAC0787CA9C0A +:2091C000A88D42BEA9FB463342F8FBF68BE56CC2FEE182D799CC1BC3D3FDF29B56CA4F9697 +:2091E000B839FCC0175F38E1325089DACBFA877606711F7BF830C3C0DAD5920A00ED1ADF9F +:209200006FAAB108A5408385C104BE63F856D8143DFF24B2B6A6872919B1E51CCFBD2BE1EE +:20922000AFF1D981051DF704C418DDF7A1B0B1246423D7AACFF46C751C31C027541798DA84 +:209240009E5B84D29080ADC3E634006489B50C06B121C34206F1FDD355754A5141847ECB60 +:2092600034DFEEBEE3584F01D1F2E2B0055BA2EEB310B563C5B8AE2078EA3BAC16871B3FF9 +:209280003229A24D0B5271CFDF8D10869D4DC9F8F4FCC9093E912AB4534B4309CA542D9BFB +:2092A000175FACB57FC48F40CB1603A72EEE2F8B0D21D0CD08B96425A748CE3C2E1A90DF9F +:2092C00083FF168906B6A5D4C25C38B49973548CAD863C4EACFFA3B0926A674FAB72D8667A +:2092E000501C384D6E3E1066EBAA2A37C7B6FBAA9220C6124EA2F0B1C10BDC58161403D724 +:20930000002645EC15EDADF6E2BAF5A87AD6B3C171F044EFCAFAC27C06F502862E7B52F44C +:2093200006D00E7EF24661974947ADB992469A1FD06650CCD5DD475CD402A2F50E42B3E518 +:2093400046CE59AA5792C51F88BDF9BE5EC8069354EBF5BD5822E408FC711627B8237DBF56 +:20936000CEA9A8474D492E84926924AC002D53223921256FD1B920ADD084D3D8FFE17B51E2 +:20938000300007360E520CE4AEE6CEC737D7E4DC1C3D75CACA49FEA56D359664BC1D7EDDFB +:2093A0007D630122B00E8A56ABE5B034838D158D8C5FE17F08918270D182D46022BF673110 +:2093C000E36BC3660D2C476961D233B1D923DA34568A74D0C8D4614D84890EF6B0B77EA800 +:2093E00007921A832722A1A647674BC51F359945E79F0C422BCE0D09D6318DA40F396A6585 +:209400000D1181E0A366E0D4D31EDD54BA0E9324FC138CB01DBFB5CB7A9F000B6DBDBF6853 +:20942000A4BB401E3F81740D0B408DDF6179BD5683779941DEC46C352BA344ABB2AD0A0746 +:2094400006F1EF9C5A8044E2824A64C263A48A60186DC27B167884A5DC2A0EC26A803F65CA +:209460003988FA4FDD35F7BEB9A8F191EBB15336F9FD45E60A16383EC67CBF128F179E47BE +:20948000926C2E13C5A0E3D0E86002849DB894787C878D9808CE73D5E3D4F14C16A9B3F2A8 +:2094A000B2454829889C34C6D7A1DC707B777CA9D09FEBD8F0C1DDFB67431519F977C5C0C3 +:2094C0006264AA2F36FCED4C4BF680F6C66FFBCC829A23CC6D2DCCA420EFA2D9AFD686190C +:2094E000422884922F0FC56E913477618D836C92BA8848AEDD8C8FDE8B8B26B21D6D6DD508 +:2095000038DD5B0164403164B52211DDF74A2496F9308D9603336FA02D3F8C8F28A8C9AC84 +:209520006AC9B9FB191CE12AB1EE8502042802EF7E2DB35A283800E2389A09AAC1EF7372AD +:2095400067A138D47D1CC386EDABD04A990E6ECC6F2B87D01786E6D8AF211A35273900ECCB +:20956000B543FD0C75A1AB6500D7E82779367CA747FD44154B9CA7F308911078B8BE4366AE +:20958000D460DE054A8B1DFE55AE5422C2866C65A0F4489C1F11C92F59F08760099C74F455 +:2095A0002D7A5F4B26BFD679C95D9C486424D8D5BEAB0D4BB37EE7D2DA66ECE665B88DC9B7 +:2095C000FEE2EE5B21E347503B4EF8F7571823B082F8F596FB5735A785FD4F7E0E159FD6F3 +:2095E000ED86CE1011A6E4865B570252B6B42791B5FCCAC2ABA24F3E163AE6B215433AE858 +:2096000072C5749607E478420D2121545B34BA2078E93E1119956EBAFCCD256B63989329C2 +:20962000129168F385297000DFE15C40278770378DE5641710CDB96737831BD3DF6C175316 +:209640006457E5229A007152C149B42D30FED6373DD4D8FB4204466EEE85B82BF733F098DF +:2096600092740EE820530F6C135C6291A78477BDE189DBC5AB25731C9C7702392545B7AABD +:209680007B5CAE4DB756CF910748CD24704E2C9794ED637EBB1FB9981B32A37A9AF3AEE0B8 +:2096A000C795BD6DDB2F92F04FB0B90F21643F6B086FA01201898722170517EF8609A4569B +:2096C0000F82DD8D8186759453558646A8A59A6B04272EEE5EBF198436F046CED077B6DAA7 +:2096E000B3FDC62D3D07B4161470A95F7486AFBF64BAF710A640DC6DC7BE97728FBF3673EC +:209700002123B8D2604FBCE9187E61D320D805E1AA3F9723E82CD8C5E4CFCD1E9297A1D8EB +:20972000C7DC3F5CF8731A705B250306151ED60FA2D2B15614D562EEB6414D8F7C75B8F134 +:2097400025E357A3007B53164FD3A333750C0205CA0CCEA24D529BE800888F0DFD4707C408 +:2097600064351C861E9FA1CA47B7E85D3E0805CFC88A50AAA588DBD44A29952C284E5409FA +:2097800014BE378BA0409F688B8958B05410CF330AB910B9934C1C0BF5790C345956B3C862 +:2097A0004B6FC340481FDBD1C1F473B4213352A77991F5236C0BF7AC417DDBBDAC480D7F9E +:2097C000E91065D57B349137D091F11D604C644AE67ABBEC8306333446D74DD2E5BC2DD63F +:2097E000DA339DEDF3067099B40A883E7397E8165A0A1BC59451A85B5698F8AB9E07D5F31A +:20980000A7F6D55FBD03E5DBBDA29CA54D7F7B2D6029AE5BC240B09B0C312886BD0D5D50A2 +:209820000C71A89E89F339ED6C4ABFDE5C9BD95F9E9D9A5A854F97EDADEF17297662F11401 +:2098400053CB7C4F7229839CD924C6BEF05AF389D26D0653C89D7994835CA1F2231B4358C9 +:20986000302618EC46DAF7A6202E8B1695CB199358325600BFD315532F298E3B48A4E10C02 +:20988000A78E61A7ED8500BAE6270A659FF2C4F6B6C0D1C04022FED78D706C7A36E940D246 +:2098A000F7FF01FC572A05D1F8316628D8F995B737DA34E325D1C63AE51BA36A51FB0DCE38 +:2098C000A30C9D4C6DEA8889CFAC7B1DF9975DCD6BEE91F20835BBC99E349F1FA541404622 +:2098E0003036ED84392FDB3C3FD965C81F9EE1679A88B83612025D2C0CC618562ACF09F9E0 +:20990000C5CCEC2738EFE4686AA41A132891352CB6DD076D2A556C9C0CDC0AE56416983034 +:20992000E5883388C693125DC0763B3E5116E6130D301DB30A7E4F30F177FE7913792498ED +:209940003192281A4AB63A3433DD7295097B06157BC0BA8ABD013FB213828103D83E9804E5 +:20996000B3DE24DE0F03BDB881AC97D23F6B6C26787BE990197337998F610706F006AA6E28 +:20998000E335B5262E980C2B4EC89B1F59B32A40E088FC59C1034FB6C759765044BE26F10C +:2099A000A07B1D45B28C319B0E31E1CCA356A75D77089C06E3BE99EF16AC64B48A16D7207C +:2099C000B42F05B9FFF87CA5B570C989B22F8FF1E725BDBB6ECE362B7CB95D3817DBF7B56D +:2099E000180D5A4CE373A2C6FB8B6D5452D9F82B0ED37B6D1D387C446211252284D3FD3D20 +:209A00007B25D779C888DC7D8A20CDD123494D16FA433A2ECD06E3A736170977F323A4E627 +:209A20006C8271794880070B46C5BE1D169D3F19257C2711F13358E11644DA8F0DD6201F68 +:209A4000EC3AED2923A1A106F5A22E440DB882C6299EF6C928F50078C6C453AE66656C303C +:209A6000C099C00078CFD1285BDD9177B8D15D8576420F4C0CC999AD23CE906773031BF942 +:209A80009E71D3B34DF3987262025654B1F9C426C130819C38D92FF530C02E914263B815E1 +:209AA000FB832BA759596A45781E06095BE954825CD1B0BF97E0057C46FF30D7965E192920 +:209AC000E7487446B3400BCF733A4A8CD8293832769B31D845B15B6AC202AD0A123662C028 +:209AE000637E50DA50080BF0100B40296627C6FCB9678C7BBC9903DC4255DCDB408D51C8A6 +:209B0000D72C07560A75BA648A6D5464AA40FC6FB269D909F55D0BF13AF4F2601D7569E09E +:209B200024DD7F9BD19199399AE70661E26F73A8B67459DE0BDB4DA31A8F56AAE7018B61CE +:209B400071A37B40088A008DB62BC19C6EA3A74A02D3D5F3B6D582A78B309236B1B5C0A538 +:209B600005FB62225DBBA39D7DC1C0A7A782F080DE1EA323FD5DF5C601405B01687A79A953 +:209B8000B3EDB2C7E5E167B84F4EEA7C79E85D61C951E3C56B637153FBB226B0C490A8C30F +:209BA0000BF1E2A63FD247AC3E48925DA2C99D7121757AB02A966BCD77B613145A2BEAB004 +:209BC000BBAF06F1E7B579AC5FD6B01F3475FF23D91CA4A67F38752ED71673BE21DA53C6C9 +:209BE000603EC02E316CD206604A99B1AFA1D5F79037C7EFB67E3BD63115A3C708A436F30D +:209C00008DBEE22F711F0EC04444BD8C52A953EDDB9B5C9B6CB09D42A7436F7875DB776A14 +:209C2000EF258C02CA87A0B7E37CC82A505205D5CA000C19D1EE7E79103D3A90DCE95ED856 +:209C4000FAF14339E4338405361F1DFC17740F22644BE7978E1CA737C0EAD80669C6291C22 +:209C60002EE4DAB355DE4EF1B74D0E84A97FE156049EB76C27E0A1A27D8EED433DCE9D8B61 +:209C8000FC2005794CFFBFF608D4E8AB94AEBDE89B1EF1DF1E8E90D0A59BF8BF5BD42C0AE3 +:209CA00002A1896E7C86E31EC03CAEC7504E04F48C0F88F92B3C10635F9185CE5FE5154D21 +:209CC000C1A7209158DAC74366F281FD5BE5C8384C28A9A8FC72EB8AD57A1CCE64F1D1878B +:209CE00016EAA1BD3CABA1149108AB9F4AFC3AA00236EB715298680FF127388DF008ACA849 +:209D0000E7F7AAD2F923EE4DA2471BDEF578732A9737437727EF26E7EF2AC8313D4F54A861 +:209D200085465D2825A4C35B08D608FB3544D9D634A73AA18B97FA04137A312685F2E5804D +:209D4000A27083FD508FC16341B901B3FEF95AF29B893B339061C3907BFD145237548AE7CD +:209D6000E6B11ED05784BD72F6EC8AF30743FC32C658DE5E96A6DA7FF74386F76F5EC10544 +:209D8000DCCDC4EB849A80EDF811420E2B84967B84E0EFF79C776A92D1097182F4CFF8F8EE +:209DA000772B4CA3F6C876D9DAA3F651F7B68F404C92E2BC30952E225E8AB14673F37E89E8 +:209DC0000731C7175E05DF688A43B8857D7E7564D120853F604605039B0B4E3A1B2286AEE3 +:209DE0001D05D6ACC6DD775D99E9D4DEB61FD1FF0BD388586B9737656D7490F3F8D9E3E318 +:209E0000B58AC9AF64FABC5FE142BE82F0C3E8217F06FE19516BFC3901B8B46125E3FD167D +:209E20009358E42A6EAE96A026E1E5859E703BA0BF49BACBABC71A46D7D3F90A16D09FF5F7 +:209E4000548C3A0C66D1F8D644050B604C97A59063393AF823CC79889EF514E0D0F88C5C16 +:209E6000902F3C3F5FE513CEA3C61360866EDE3C2478EFB29F5F63D2EB1D5659F00DDC3E5B +:209E8000835205D73AC48A44FF3A328F538B7FB30BB899C374ED4BC60021DCF13F2E945665 +:209EA0001D454D7C2A8B03761AF3DD6DDB153449CDA0DC21595D7B55E4F67ED00411EA422C +:209EC000D272D81515269B42933D5B0BC4A6403F49C0B4B904835C542D332A15DF41A80204 +:209EE00072D8F574354EFA7484B5AEA4F6AE7D8D7155951D37E5EB33FB72D393CF0625FA0C +:209F0000E03BE04DEA51B807BBF51DEDE11933CD4C7006369DB1B8995269F4C1E211D0245D +:209F20008CAD063FE941F0C49ADFB45F0422E6ABB38CBF7D11CB60AB025211E0E7B4578267 +:209F400082A28D9C18AC80C5950260FEB5A90BBF2625B5A7C20264E597B74A3B5BECFA9234 +:209F6000C9D4156006B446C8AB062FA70EFB23E657166FFC1D479BB6BE662153EB9FE3E6F6 +:209F800088C423BB01287B80C3AF593CF3A3DEF935F4A4BC2A5907AB91FA3214214C8F591B +:209FA000582AA7CF941A9DF287509463FB822B189AF0E3EF85ECE2A43C36207838BBAE766A +:209FC00030E43D23F4F2F88FBDA562A3ED6E8982FA9B9AAE5DFD9117C5E64BB21CE4F1B7A4 +:209FE000731AFD8F294B35FD85D29330F643825E532DB54976E5563C2DAFD432B89255651E +:20A000004246617199E116F3ED9DA70F3E9D4693FEF1F726B5B052A93ED5633C03EE5D7192 +:20A02000D1841CEA5AECBFF41CFC0C13EA30256C01014D2529BF20816C7B735BC50FA66C52 +:20A040004EEA7BCCBDEF65D0E7C8545A2076C508685311434C7AE9D027CCD413A84BF2D8BB +:20A060002AA226539B446ADB23209EEE7D394105DEEEBD1D12555658F63D40B97FB0781707 +:20A08000644E7EE4B68BE672CD2144671AB7D35F13F3AC610871470B31563708358237C124 +:20A0A0001539D4D7DE4A3AB7938F133B2FA5047B241A89BC214204C02E496F9517A55B9BF4 +:20A0C000908F4B69CE87589BB10B34918308EAA8678038B485C366A2435653C7E03DC662AC +:20A0E0005AA7B2BE546F15CBA1BAB9B86CD9A11855D21E106C3821E2DF4A957FA89797ABC8 +:20A1000068C262CE510DD3653085B007797B04207BFC947FDE44C452F8050DD902BB91F9DF +:20A12000A44ABA216660B1407BA10794F4EE0153CACF9DB246A2B1FE641BCA59DCB3EDFC19 +:20A140001B7EFADF933E27EEAB1D4D38E53DAE7BC24DF427DB4118351CE177E0531757B5B2 +:20A16000B748A0864922DD96FBBE8F589751BF90A6AB9D4AED298618626BF36BD2BF50D33A +:20A180006CF9A75459097D474BE977E68D2BF970D1AFD2CC3B6743B210719727C438586CD3 +:20A1A0007D7AD4BD4815174982AD1A6B238FCF417DC9F48859021745F9989701C0E5F9EEB6 +:20A1C0006BFAF92C8DD054FCBFA4462DD81538E1A37CFAA4459278B78700C2A98BC2C53F66 +:20A1E0009F9DC75430DEA320BE3A7CDD5154D8762A19229DF557F584DFED3C7B094DF5E975 +:20A2000063136745A72329436D9BB656BBDD8F0D3AB87FEE6CAFE4948192698FD414BE8774 +:20A220005D2565E13540232D7E778D39EF4A6869FF968EDCFB995F415282E082929D739031 +:20A24000CADBD7E06364B101A337A5A30A302EAE186E9CF39609471095307A5D2433A5A3AB +:20A260008FEE7471A34C486DB4C0B20CF9D5158FBB77D9B715ACEADDFDCF5032ABD2925C31 +:20A280002C3159E02E76A2790691A7B5D55A3192D7E32BBD41B2CEFBB51CDD53DE4660029F +:20A2A0002688DF3792BC9130CEE070498E42A2D47F0315E4E949751EF7C035CA98144AE74B +:20A2C000531031FE0924FB1021BD3F4AD98DBAAB8AC3306CB32ED8F258C4B3955E53CAF718 +:20A2E00041C78BE031709BD52FB77701679831A203C56FE30E21DC61F81FB4CF96BF6BDEEC +:20A30000816D8ABB1F83F0F779BF9A6D0CA311938EB144926E543F312E0871878D61DB3C75 +:20A320008385A4E39C611DA13D0C6CCB212B4B626B980CFF2E65562B05E90D43D80A68228E +:20A34000DF8A5606F005EAD802DAB76ECBAFBE247953794F867EA13F72C4A84C434C4CE1C6 +:20A3600092CAE25E96DBDFAEDB391C451551FA5EA343C27AE1D78D32903EE2BCCF93B039C0 +:20A38000C09CDBB480ABB7750F2663678305560C24896FCEF0F47FAFAE198C04830308AE03 +:20A3A0008ABF31CB4D1DC0E124D7D2B9324A0B31427105B7CF242E9BBAD76653A8F717E202 +:20A3C00040A29D9BCFCE6E8BD71BD1CBE6DAAB46BF881B3B6827D7A1B8BC9A322B3421AC7E +:20A3E0004D38EFCA26BC878B44518217125F21D375926C0576DFCD5812BE9D9708368939A2 +:20A4000028C83D010CEF919EB7E3685FDA07D943196BAC61E2F24250C5E04ED6982B516151 +:20A420003C193EA9F56099C25700948F8F37C570B9871C0C02AE51579CB6062EE6460EF843 +:20A4400023E3178FE06A5CC0EC639B5D2BAA18682B95014BE1F2BAEC3736ADC4B68CBA18D7 +:20A460002E2444ACB55657CC604A5D888AE8B523084EE3963A61EA8098D52E2473A7396746 +:20A48000042D98D6FB471F2FB5ED6D06264229ECD857B30F68BF043EBBD16F2ECB264350F4 +:20A4A000B4A136AD946E982030C6AEDD039F06A3749FEEF37917C836CB8351390296D14CCF +:20A4C00048DE851FC2B3A82E3C3B7FE5FF43A7CB720A79EDA91D701D25E9ACFFC4B56B38CE +:20A4E00063F6D5EAB66BD417AEFF8F228B613ADCEDB57E6685C1070C1779B2EA9DB5FCB1CE +:20A50000B653E74D2E034E9E4757C5648EEFF64970B796D305BE1A9311F34BA9C3B081ABC7 +:20A52000FFC35B22DFE53389E387F17C4C932B0A7EA8CBE26C022FA5BCEDA6B654FC196B83 +:20A54000529D3044C41DF32B7A3062D55DA16E030363B50FB826F72D589DD2A34027C42761 +:20A560003D5CC143EB6FF0B49886035D630FB742301D650EA6B26BB24FD159A6F44B6A98C2 +:20A58000EB13A9AD39D95C134558D9615FBE11AE4348D2D7639050BD0ED42E5950D27F6D88 +:20A5A00012EBC1E9DFF1D399FD7B08C3025829079B101E6A40321C9AF2C5BF613354F3C27D +:20A5C000F4B0268BA9C843AC0B94F009D6692073CAF07DD425E3FB33F18AF3486259ED239A +:20A5E0005E5DE0424FE999722A29DF45C8AEDDCEEF153EE8B96A8725B4ECD51CDB990D5147 +:20A600000596E3F501846B04DC9A915F4E28D9A50CB5A454381A109BFE12B4B005A25277DF +:20A620004F164EEF31CD9389262815426B0B85AABCAB73A3190E9B38A9449D27E4D33B38C2 +:20A6400044231777E0D4C3D582988FE992074D16677A94CDDA180D269390D6C3B3D7B7E8DF +:20A66000824B66A9450783D63E50D3A73F0D0326A9F0C084FB9CB3CADC23606298C3B79F79 +:20A680008E1A703916134E36E8BFB6F54EFC057C8C59AC4B3691194B32E5C9F63376A7B9B9 +:20A6A00017D32B14C824A43D38C229AEFEA665F65582ADAEDFBE85553913EBDD042443BCF0 +:20A6C000EF0EF61EF0A4A9A8674D19A35E068689F109EBAD8A1243EC2C4CA056CF0A711B71 +:20A6E000D26C78D84A7836C0F05CB1EB1E203BAD056EE114E02C446E875B2E863EC0991F94 +:20A700005C9D284815294CE513B1073DC1906C20F03DC860C793773F59E45FCB1D1A9C9A43 +:20A7200083924E5468FA9D2CB079B59B01ABDD11375FE77FDD5059A38C8B9AB7BEDEBB360A +:20A7400052B7BA60C30CAC0DA68EDF30EDC2881AB4703CE73480A71B561D33F5A448112C39 +:20A76000D4BC65E8C5A190DFAF6393DC9EE6A9925A76FE16619C00101579033C6EEF8267E3 +:20A7800054E6EDF12E7D00351A9BFD0AFC19CD591124873D6C972F9FC22AD8273408CBC549 +:20A7A00099FA3BA9523B8BBB954EA2C946F6373C49AB20553CA707F2D4547D704D8014F126 +:20A7C000CB4A78FCC8E8557EE7764E3E9AB47887FBE4F97B7E0BE2F274542854A3F3BD50A0 +:20A7E00069896D3C47A5DAF4DD5D71C9F662C2EFCC4137A1310733F80A352B8C2D8DD67F3A +:20A800008E8DB74936581CAA359DA4001824FDE57C9B88A15E00D4AAB32807120EE854DDFE +:20A82000DA537F918739410B62F59EAA35550FDF86B61A7A4BD4731BEF92D2214A396C9642 +:20A84000405E134185BCA07311E7EAD3A7CD3A5227502802948DC839F9A9D7C097C7408AD9 +:20A8600060B41D47D9A6F276062CD2C246FF40440933E37A890F265D5822FC03F512979A85 +:20A88000268081698D4C6D992B1908D53D15D91AD2B47F9CB28972D709609709BC1080AFBA +:20A8A0001B2A288D154510782BC7FBBBCC11AB59DDEC78632962E81B21ED656AA9A8D65BA2 +:20A8C000E84C5199F318010BC3B531251D4F1D53B667B025058A0F01F1A9D686FEF047D10C +:20A8E0007B82957F71B9D3CD2F5E756FB1CF9848035321506A5D806689E949480B1FB12238 +:20A90000F93E10607BC9440AE1FF3F3CDA1E46AB6419D11AD650E5E30373332588852376F0 +:20A920007B3A5F2465AB62030A9ECC5666BC4E84AB8CACBA07F7BBF963DC230A240EAF23ED +:20A940004D7A6650AAF57B4372174D042EA4CE797C0E561027AFCBB7856D0CECD95DB58489 +:20A960004D473111F6F7F75F2FC8CC737112E48E48CCD6FA7A4426CBCB5C12869B6A2E0C02 +:20A9800009C8BF0CDFCFCA728C83566E9CBAD0CD8EB79A06397BA6C147519601BA42866456 +:20A9A00078B59E448C0EB67D3281C69F2E4A268BD71000DB9EE65B8A46F95E638F4A55F031 +:20A9C000512F9A2B2E139413C69C64AA9700BBF0868D216974B6917B60B37C0AF66C8FE655 +:20A9E000D03CFE113838A85DB24A360B114C3B0CB602F65E8EA8C90979339955288C9B4E9B +:20AA000023C867086ED4CCE2F65BB321559CDBE76C879620FEAFE10A7EEA91C96562A52B7A +:20AA2000BA78B964D5A30D49F11296DBD587ED8D7129ADCD9999CE692CB27471E747F3B995 +:20AA4000C08ECDCEF6E03B275EC5D0B0B810EB2B2BAF53AF3D14C34672C8C8AC812577DD76 +:20AA6000C6E21FC92FEFF2B86E3B18C6C5E7931F968C537102DB6B5517C7E5967A143BD61E +:20AA800092940605A36D5253EE7232885D9614D4754427C450E1AA039E0268063B7FDB4670 +:20AAA0007F5555C98980E8E80F8C6C633BC75172C406EC87119BDAD6CEA9460ADF2BA4E5A9 +:20AAC000CE950176FC83E0617D42F2CF318F59BF311B9FBA35DB44F0E41168E65D4DBC3CB6 +:20AAE0004A9A535A4E11442A2BAD368D03BE391647B9885A21FD20F0EDBC4209BFAF1CA01F +:20AB0000251AFAA8126D1853A0551A9B8A8591CC5EA18DF80FD01405408763F9F39CAB5724 +:20AB2000180F43C25FB4C070C7962DABB9F5C65E1B62908C8F3C5197AF9E9BD539E6B3F4D0 +:20AB400012DE14391B042A9E6F9F638BDA6AFEA5D653EADDF713D1C2E03D874AD4CCD13FC3 +:20AB60002CD108EEAD9CEDC76C1AF61B8673C21347AFECEF7AE5BCD96C335877BE2B52779B +:20AB8000C180BA333608168351A8A7BDE98BB45BCDD5C6E9973B095A1A21083F6E117EBD0E +:20ABA00091FBB4DFC6912F82E3DEB6B99B4886B55CE30468C57745E183CF60E5FF1BD2C9C7 +:20ABC00083A8412243B15DA1C8228588ACA6F29FA23C8CE717B8B37EC13A0B6E7B1D89E74E +:20ABE000A5AEC0C70DA456F12D51B2A55C657A7E7D36858AAEDE4E0381D4A95356010EECB4 +:20AC0000905E8245138D8744F9337F8481EEBA9C2082E626896AC78CE7AD02EF7DB0E5187D +:20AC2000961D3C49B5A5C80988FA64EEE8E10BFE7599328D5C7AE4FBEE457C3515C09A1422 +:20AC40005A3EC1BAC501DD13E4BE2746B79EE4520913946090F516214BE5F69436A212BE63 +:20AC60006FA839338FCFDE13DFD581882761F24756016E9D75B3CDE019BA43F3CA06522BF7 +:20AC8000F4CEB04D18A5A83FB8C9283FB31DD61125B17362C1ACDFB20E930FD81E4048AD2E +:20ACA000BCEE8F502DACA20747FE24765431866F849F412D28A4FD3F796D11054E4580BECA +:20ACC000DE40F4382F85A9B4E09E7656A0984036E6799C27599414FB18C1712471DFF81538 +:20ACE000F3324ADBE22D2E002BCB9D57E3B03E54D50EFF2E2D6DEE4AB7279C911CE2AF42E2 +:20AD0000BD26A90C1C6B564B58401F16A865884725A95A13236A0A10A5E5F564FE5362044E +:20AD200065DE25BF32554EB4A2C9DB095D40B223092A6FB6FDC935510F135F267455B4BD1D +:20AD40007BF558139DCB8F8F16BEE53423300C3825F29D864021D5106F1B0610D386403C19 +:20AD60000F63D6207916CEF181D2371095D35EDB5378BE342E7055AFEA5DD438845A81527F +:20AD8000A6B924A9161EC864B339A4E64EEDAB569158548E243721546D17A4286642EC9A5C +:20ADA000B7AE4C57494794D4516A6F0FF61F1FDDD1767FC4DAE4C8D90D5CA73F46319EE715 +:20ADC000C1D6E0379E13366D18889D4BCC4923E95AE8BF673F23DCA62015FB5E8BA0F407C8 +:20ADE0002622F2FFB5BB3CC58A8A410E5096EE787C96E022D385B31155FBDC32DCA11C4E85 +:20AE0000F83A161245DA4B95EA4493AC0F3FDDFDBB9E5447457D163CC04BBA6F367FF675E8 +:20AE20003B6D2F1E064F97B6B651AF44CEAD385FA2CF6B96B6184F2C187A32D8EC9D09C6C0 +:20AE400043B7132D1823DC23BD834A260C62FEC0ED2295F780297F536317FA67FB6AE0D29A +:20AE6000B4521994930CC82012F74735E6CFD07447F56B632684C2E700387C9407A61E01A9 +:20AE8000C9E47BAD4C8EE685B7ADB9A4A0168034A4342FD4E8DD4B9DA60154DBAABA4791D3 +:20AEA000A9D0931AB20A90A6E490885E88B01F96A92BEAA2C723BD35F02450BACA85BD8E3F +:20AEC000073DA0067D09006A4E84DE1B74FB2A2617E92077E0EE8C18703C882773C98B07DC +:20AEE000A075A348FD6B8AAE69404C0F4C3A50756C204205251F36C95A9FBD5C2D0F1F9947 +:20AF00006CEA9FE514037A4C35EDF87DFBE257C9192039EA52ED58506D49F6D9D4F1E092E7 +:20AF200014342276E4EC3C10B79AEC7F286126E7EA15143EC4725636DF9BEF1604A6E26144 +:20AF4000687D9529C8A5408414491BF942628299F7F4ACAEAA291F9868AE0381F89CFCD61E +:20AF600050EA85EAE32BEDCE328FE5776AC92856616241EA61BD8323FA70D4EAC04DF39A1D +:20AF8000B85A5E7F4B7EC55AFF8148CA1D0BC6070B4F6A246E6B809171873EF9771E0EF7B8 +:20AFA000496A3AE97ED15FE322F424C4F8519903F39C3270F05285CDC6B488B65A1A05CC85 +:20AFC00084E5654E612AE2A8FA28C282A69EC6D46BFB74FED3A09FDDD308B884C6959CB671 +:20AFE00015FEDCD8B1C700A6F53B895AF1ADC6A7AE1123AB1B8541CAAEB1BDA9B0A4B2F05B +:20B000006FAC3B1BF6A4A3C03743B2AB68FFE828CC061B1415FB007B29B9BE3940AFDA3511 +:20B02000EE63535E6E79581FC46C83C6A7FD859E6BA69FEB678F21B5049DAFC2FAB29AE0D1 +:20B0400046655A75461B2DA485B3BCC42FEE1BB5553C723F01A637783536510C694ACB6061 +:20B06000CAE1BC79D588CBAE05ADAA5876BB1B4353A1A93A8EF770E26705ADD4FA564EA8F6 +:20B0800098E29E8C571866D5997F18C5C111C48E90ACFB23EB7BB1AE324311622869751A22 +:20B0A000DDE8046ECC0D33CF8149C5E803492A0D11384E72F4B1DB6505ADBA758D3CCA1909 +:20B0C000531B21293AD0F5F2AFD117592C25ECE14CB39427F50637E65EAA505525933353FC +:20B0E000224EBFF65F3B10C820DF5F12086EAFD1F113CFD111342E3FFE7132FE83005D98E6 +:20B10000EBA8C29891F84B730DB3C3DD690526522843A8F77B1EAF35EB9A60D5646E47F566 +:20B120002452C98E3E2AB79D7D0DEEBB9340AF5225BAAE3FE1CCFF609E94626B8250EC5496 +:20B1400007052C184CF2D088148E67692B55EB2CEB180114F67EFBAB6B9775F6B089753380 +:20B16000C352967A2F7C7C95B3596E1D8F4D52236DC6F1607B6E2CFE703B8458AC77CDC236 +:20B1800048BAA480CAA78BB3881FB796443B311FD7C7705AFAAE6AD3158685257656362A59 +:20B1A000E37C3CF808E0793603178ED1A974D4E70195D72F769DA9AC897621F47BA81004C5 +:20B1C000B6B12F783C6F397DAAE941571390B3FEEDD6712C2423B195AC8133331432C1AA50 +:20B1E0006A64A92B313A3B673C936DCE07C70A8BA90976765DDF827005FB1A0624D6EDCE92 +:20B2000098217A4C254620646DDF17C20EFEFBE40C2EB6E5157462CFF522542CE784624E6F +:20B22000CE9CB3A9C60012450AF1A1AAA484B5062B50474DEBC5735DBFD7B91115F615D61D +:20B24000E74321F04A08BA33F46E5457F84B32A5D3380C351F62D156E9FAB0A6221B170CC0 +:20B2600011C0BBA709017E4697B05F6232E66A5F833F0F53A61ECE69A9C900D50588652765 +:20B280005FCF7A9ED840FC33308FBD95F6DB6F1F4D6EEBBAF47F11DF923701874997C2619A +:20B2A0009061C9DEDFB0E72A9E9759A808BEFF5101C988D045D1EC56F9806D2FF9465CC61A +:20B2C00009194388CADA428C4A41B91858C2F9F5CA884BE0270759A0847ABF0AA8129A8C60 +:20B2E000A220D58BAF7181108EC1E7B5294773DEB0962FD788B619B71576267F2D6D848F98 +:20B300000A257017284CA6D02822586AC50DF7DCD1D31C39129C243DE72B2590BF16F3A69F +:20B3200093431B365FDFF9E59B72CA527596B3648FFCAB13A7D826C499C89D43245946F4D5 +:20B34000A6D80F27F53C07BE8E9E7EA259C194806B0BFCABA6CE512C155D170032ABB7C8D6 +:20B360003491C0978249F07917E820DCB88AC9B86C21CDD89ACB0CCF0808F3DDD68F09A659 +:20B38000CC8CC1CE59C167786E3933A6572E7207D7BC132FF39A2AA11C8D3DF716B56CF21C +:20B3A000D65EB832EDEC5528164F68B62959950C987F26A151BBBEC290D3045D1CC5449789 +:20B3C000A6B236517B1B95F88864DCC1D491B11369D91DCE9214976A9FB0F9D1E24753E56B +:20B3E000165010BC4969C22A6347A477A3B047A55224A9E7AEA269756ACC13CEE50BF8D175 +:20B40000FFFE184989F41D9CDEAB7D40D858C074343B921172038A049F08D1E8721AA0E568 +:20B42000E6AB47633F8FF63526B58662837DF7D1D961BD5B03F98C5BCB70242ACA0B4775FE +:20B440000C272ABAFEA8D63C6BD25FE0ACC11477079F153A1D0AFF16E4A5C7A1D61759DB66 +:20B460007C083F1AC5E3AA70077BD890763BF9A5108F95CC28E30FE719E56F0BCE2E4244F9 +:20B48000AF999A7FBA4278A035C77CD615F82A18B214F5E15E6E5A9B90B99919B129D76B26 +:20B4A000FEB925B6095BB37DD88682850674307E26A0AAB6A7D180798D4383349A029F5729 +:20B4C000E300D1914B01FBB124FBA75F08FE9BD8DDC9B4D2605D89C7509A430400C54A9286 +:20B4E000BEDE7D227D1B8D2965930F44E0ED92F0539CFBF1629AA8A34D14A2293D0127A8CE +:20B500004660EE3427627F1E47C8AFC1FD4D3FC2D7CD56FEDD3D820EB1CBE3422638ECC71F +:20B5200049B69707E508DD9D0CDC0C62A5B3478D27D19BDBE9D1A391D9599F877624053DF5 +:20B54000FF5216CD73585C7A3A12447B31F8FD0D351C5A4DF801578F918D523018C703FB84 +:20B5600015FE6947412DF31E23BB7284B12D5941BAB2A734DE6798243D706B44A831A51A01 +:20B58000E9282CBDA58619F6B654B47B91277B373AC75B1EA8F9D16D46B6D65712D95C39D2 +:20B5A000175A9A43955B6E891EBF0FB1DB4C8B43361B357E72C9215C75AE953D14BBC35C25 +:20B5C000B27A18FC008E566C24E67F0456995E927E2419689C9FC415537DB0ADC1DA32D569 +:20B5E0009A3F03D579D270822871C8AF3A578C44F52AD25B455B4933DA382A5794EDA25579 +:20B600006C12289FE912A175E2424387EDCE08B1D06F43CF75C40DF3D51F4522299B8446FF +:20B62000A9481BED9FE628A939543EB5A280ABD6612551385DEE79F18D14E3242404108272 +:20B6400098760CE0D07903A3A53F1A371E9C4AEC5A1AF062316D850F8EA5A5963DC45B7F9B +:20B66000C82DBB6585677FF4682A9879E997590C7D0567DCEC3DCEF8D999F0043BFBED642D +:20B680007B0D33C93813EBCCD1B8F7A714EF9B938FDD36CF534A17FC5B35D91B665D204BF9 +:20B6A000A7405559B336770CB714EC3C3F4F1DD9DBC60CEDCCEBBBE41AA4B5E291C1D16347 +:20B6C00074A75AD19685D113B2AB74C76015F3858BF16D2C08B376EA8FB2D5633B899FCBC9 +:20B6E0006BF42CCEC19B052E268F0018540B3FF6313569D05E5017E442EF3F528259A37EFB +:20B700002FBEB87B92A5B4C7F31F76C116469FA632B44148776CD86CD5D3769100B6B59528 +:20B72000DAA463E6A400A92DAFA30A085ED9AB83A87FB6CC4356C72CC877520B776771CD12 +:20B74000C45F20AB14F39DEFE59F254C3AF1C5EEBC518CC46840B68CEED5C8666A9B35DB48 +:20B76000348AE06817EC7FAF112EFFCE222B73AF0EFD76C64B704EF32387E9B3DDD475FC6C +:20B7800055DBF3F9B00771E4A32F78954E0D207028E4094D54BAB0A58D5F74D166B325D3B0 +:20B7A00009350B0AC4BE6EB41CE1F4B8BEB86032998F27700A960F4EB3755227F389E50E15 +:20B7C0001F4AA2E7B147891252108E860F2A0EF574AF7DDAEA0070BF27FC362C6AF367E670 +:20B7E00075C3A46C2BDECF1E3D6F219B75E067C35647A640B232DC1F62879D5868BD297323 +:20B8000085F95BE23A9882275983A77D2E016009B53666B9F89A109B6021C9BCABA649C4AF +:20B82000B9C111FE8532B17CC6DC67E60FB342F65C5429DEDF452419F0556F87CC2BC1D6D1 +:20B8400064F9278BA62B96C8B50CFA79811B046DD471EED25502E1C789BBB0A457722232B0 +:20B86000EFBDDDE6E889CDEF028ABEEAD6C420BCBCAB73ED8D2CAFB4B9D64F587B02DB1AF7 +:20B880001ADFE1E028F5202434A4170212CDCA8E29D195AEF22A6BA6C4A89619CB55AF8E83 +:20B8A000D4B4776E11D8F7BA65D76760ED6C5267F2F573DC38218819D1657E020BCA75E854 +:20B8C000F4009D3DD872280839A8F1C86F5F2B7BC10D2F03924D7499181128D939A36F2E83 +:20B8E0003620A7A849B0127F54CF8432EB01012580D442A13E19CCE527BCFDC8B166AF4140 +:20B9000006BE812259C8A787D0E0372AF77819A27053198DE7174E28147AAB6635242ABE79 +:20B92000F7A8552E055EC13D85DEC38E074D6F29B454C0D01B3402D188C0F67CFB51BD5710 +:20B940003D388870F7078B723B6513C783F19E191F94D8665C846605CDAF0A1A298C8F3783 +:20B96000FD96329FC072BB728086E70EFED16FF9CF5512BB2743B56797B9AB89FC07A7F439 +:20B980001E06037A60FFC20A3196E16A5CCA9B295234716FA7241F5A41E333D51D1552FF86 +:20B9A000A5598FA6394650C09C8E75F4B2674334BD6D738E19B18BC349D0CD9F33CCCC65AA +:20B9C00041B73F0AA162A1A56C213F8416F96ED6BA992C9A68900E49EED8865BCA1437F91D +:20B9E000ECC5BBD58E44A7479FD08AAF275D0E6BD2F7C2D91930FF888A0E4ADFD8F8F7AB3A +:20BA0000D4BA479A1946515E073BACE6EF786715560B60F4D5D077A565A96F68FFE15C0A51 +:20BA200001C96A7B59CD68B5DA26873A632ABE1D25682B6337383FA04C93992C550FDEE0BC +:20BA40008257723A35090C135E9169EE4C07DD12A3E51DEF0B7AF694DF3EB044E643F65E4B +:20BA60000EA5B111566C70BA68CEF7ACD9F3DD6EC044F6A132C41C9B8BCD57328C2541A8B2 +:20BA8000A7265AB19F5F5422547C6F9E8D81ACC34550F146CD596039CBC656808DAB1814AA +:20BAA0002201AE49B62751336665E27DD377EB7A77C99BDAD411F8C4AED59E0F4187BEEB3B +:20BAC000015A1F13488E2F5B1469C4C81F9CC24FFFA6D7876E514495051DA9F54028B98D9B +:20BAE0005A27F59441771674EC935C74038C252089EE11AE4F39279ED3F5D24739BC182541 +:20BB000065877A2E915F7B35FE085FF9160C7D737B6DA3ECFF5B281387AC1FD8DBA1FF12BE +:20BB20002959E24EB4EAA7B25BB799D61E07A82AF0B69B2670F0A1B1D5500AAB84EC079AE0 +:20BB4000EE23CFEFCCA4A91F511F24B9343E257B748B68C38DC83A7781109C4F87B8373924 +:20BB6000BA2C954CC738C53F6F2693B4D0D810D40FF8B33EC1F1D5E4DEC8DE71906103D374 +:20BB800004F74E5CB569392048D9549C46619B1DD444CE7DE9B9B5A57CFC5AF925D42232A2 +:20BBA0009DB9C31C0D86FBC79E635F690A1B3803F0A83931E43BEAD9DAA6B3301A65884242 +:20BBC0007DC89A20984B22EBACBD3F06726FAF3C8691248072F9DC285B2EF61E13EA19DF40 +:20BBE000EED2D1A9EEE10D21AA73F1128E08D91FFFD4F45DF0862CCD804120D2C751834738 +:20BC00005D46ACE458F49192F5868040B999BF6BE6C604B1A518E946DC09B37DABAEF8B860 +:20BC2000E8C435FF9B3591E76D0900DE787B5B3E6AD02CEFC97521D5B308D23BD43D2CE08E +:20BC40009F917916A9905CC9AA44814FAFC1DC12FD80107883FE9BC9077F0D907CDB9B5A52 +:20BC60002438D36F873CA39F1B30C7271CD84B74A83FDBB1197AF39AF3E54D4A14F7E03D0B +:20BC80004374375ED1167B8E180B4E0908A841DE5C4A97792B934558A4E98E93052584852D +:20BCA000EC04114D0141B115867B19EF253063F1E6C32D892C6760B8C5BE76AD655948C8FE +:20BCC0005394A576001E00E407ACFEE5F0BC0576742EE462F0D7A3E57D5680668BB3C0CCE9 +:20BCE000C3B372608526E9AE997EAAC97E5DFB4267A023289F540065EEACB1E4F7D4B68A34 +:20BD0000894BF0847C41B863B1C8DAE44A357C821804B8AA0CA95A93F039F31283947B9FD0 +:20BD2000B71AAAF55968C39CE8ED73C52D18744023895FD0158FF09E71C88F2CB4B49C4226 +:20BD400013A75267ED6D59C22CAD4C9867D547F8D50AC52D79BF663DC6E88CD8127608F481 +:20BD6000EA1FB5B6F2E7B5081BDB204C76951E690A8AAE3818C172FA33B7476922B6D3FBC6 +:20BD800003567E867644527B9E15DCF90094C98C75C098C4DBE0D1CA3C34788D8403D66C29 +:20BDA000702EBDEE5A154B674E0E926844BCC4DBD2C0C9DD2B29860A871AA84509B18ABA7C +:20BDC0000DDFCC8FE1B60297E54A206AB1E2D8202D9A778C42C2F1B4FE852D2450D36602D6 +:20BDE000B676B1AE817F7C5BEC6EA5CFFCB8076E53AAD71C64E640A1A27BBB607BB87B31B8 +:20BE0000FC623152001F1FB899BE934BA0BB6E305959681DE65D969D7986388E9CF6C0FF5A +:20BE2000CD4344D77C589C0CCB44CADC0DB304C0EEF93168F0585D331919BD020613361872 +:20BE4000BA687E02242F84A19867AB4362472E27AED846609197F73E918E88484219AD7AE3 +:20BE6000A15BD58BA3A2B11153A919A69CFD1D80A3E655D671BD8A7CF7BFCC0AEEED81623C +:20BE80004630EF1C29287B306E83B0ACBCDC50D8851FF7CFDE8FB9C50D20C51D77A9DD3285 +:20BEA0000322021878EEC15EE91E0AF09CF0338F78933248C32D4B194443FE6A328114F8E8 +:20BEC0001C0BB7449BDEEF33A292C2DEAD170606FA67E70EB011C9033E70A88573B605C352 +:20BEE000550F7E9297E3787D832E79A687F444087D314BEA63924C1CF8FBBF44B7569B8367 +:20BF0000C0A8184FBB1DBE18D95FEF05E2535940975335B3247ACD1D9B88CF19D7DFE4AFFC +:20BF2000816D87EC807D6F2F21ADC8DE60B54DAE807CF700A80AF92D3CC9DD82196BF7A037 +:20BF40006B462B821BBC1DD0B2B56569739DDD8BD87B16B91D9B544E546204DE9CFB5DD535 +:20BF6000297D9209EDF8C7C5B1F4352EB0B0158D0C0733FFBDB221EF8D36C6549022144C52 +:20BF8000AFC0DBF4730079014F856EB077D3D5557DABFCF69A751622EACC3BC4BC292F6F77 +:20BFA000FBBD1541DC723874DB215FA7B82AAA152CB5C44C2478CE6129EF6FCE5E88A90135 +:20BFC000D5BFB5C1ADBE504A197E3B75228F33D83B419F350386C25C441D07E115D513EE24 +:20BFE000BE02AEF452CE66C766F86DCCB8F09F31FEFA347DECC6B4BC7BACBC398CBE51E120 +:20C000002D5CF50B0B44B26E36A5FDBD162B65B45679E3E6C9233487A008740F8F8FCC578E +:20C02000607AF4330218B16274FB6946935682E0E36C6963BFA0FB4007E176F10F864FB8C9 +:20C0400062B7930F97084AD6FFF35E0E3AD62DAD1113F7B3D0D859E7A6354BAB9B7D6BF71D +:20C0600070F0505477C5E08CB18A4CCD66284C66EF5160C8351F34CCC63B91ACCF168B0115 +:20C0800075CC1C37DA4871A518635F2866CC8E7D4E05B3E05498E467786D1C35CB5CDC67D8 +:20C0A000382E67AD3E92E6B211030A80A807E201BDAE7924D47831DC50F34ED3089984F490 +:20C0C00069BC3361DD29267A91BDA80A0E900E3C2495EF91DD4C482D2CC9B1F62AA315ECD8 +:20C0E000BB4F48644E7E4490D766E6EB29E9696E3A11C3D7B6E3599F71A5F61383D5887608 +:20C1000076D16A9C9A225A8288B8786F8D6729584519225BC657345702D30F3FEC5B3181FF +:20C120003C4B2E48F3B216F2D4F6F67E4B4C4ED0A54E4A1366546EDB445A0D864A594D8965 +:20C1400094401A00EC32117478902CF5ECFEC96D7E60F3F990C22C27D630433988E9C5B32B +:20C16000C3D0C9C8C3EE8C1487044255D7A9A9B7C56A6522CDE8E79348D1BA74773B7F6F7C +:20C1800084DA20191A20EF4811F50772CBF9B4F675F9B54182EC5221D9730D1097F0957E62 +:20C1A000A519C31AA247B8CAC495B95AEBE06F59B74B548B97CB53485193C14372050477C2 +:20C1C000ED0D61813243EB2505D2C7E9E4759033F495D0B32BDB54E9AA92497D336BF1E497 +:20C1E0001205F9AD22CE40B8BB34611071C3C9824045E2F718B4B693D77DE0B7A7A2B49DC3 +:20C200008F8CE394138914C05A9418B4E29EF54419CAFA82DFABADC7EBF0D6645A8425C074 +:20C220002DE09F56812BB4C5A87191CD8798D48FCA4785E6EF7D31CC71FE66B135B65377BE +:20C240005B358277AA0A48B84112FF68C5258BB7F021D7ABED31D5329A359D3488C502CE46 +:20C26000E6A720F8479B84E480DEA1BC84BDDCB791771E597FC2363CB4D0248F23E90B9927 +:20C280005A167E987A08AE26F9D063C73E9944E2553E05B8CE456D0DCDF65C1A2CA197FC5C +:20C2A00074CFE5E9659381D6A304D1EE169EB38FC058105E45D8C4E47D5BC9310837A0A026 +:20C2C000E093A136967922AD8DDDC7BA763BCFD600EFF2052D1E222DCFA62158A07AAC536E +:20C2E000CE7B15CF3E5D7D2D338BB01688F83DBA9D9DC467F8B2A71378CAF98E85EF84AE99 +:20C30000DD7163BDD60C1EE6F0FF69C4DF5375A14F964C3CCB8B3BC63230EA6D14E86E7B03 +:20C32000536A1870D5839FE182A7FAC952DC9B87CD5089CC02AC8E9A3F021B0EEFAE334AD8 +:20C34000ABFD1EE4151608C2784B3C2DAD1359C4DCBD22CBF09809A9B8B61774F574645659 +:20C360006DA3CCDD5E93889CBC19BD632A073F003B3A1FD440F7D2C1C28914679FD3330DE0 +:20C38000B58721BB9906FC5F9F093E26A77E656CFB0E5D840209A39B05045AF8ADA27F2508 +:20C3A0002A3427A597C685BE112DA82560672D212A51CF8BF8F15A7B0A9CAB4C3BB7A2BF10 +:20C3C000098528D08A9EC1A9C26AFF6170AAA95D4FFBE1D11BB695ED8FEA1B032AA0657212 +:20C3E00097A27795D7A690AA930FDFC16E0730EE3D3FD73C2CFF0034284178227CB21A65CE +:20C40000400C0B3FBDBE75699228A0BF1E7AD5BA39B3C08694B4C67D380379BE8AA64AEC58 +:20C420004E86E3D852437FE755E6932107710BBF38F0531F8F407A7B868B9BBB160AC8187C +:20C440005219009428D5995E2A6A9DAA1A12D7694266490BF43D8ACA55DBFBD0F446757007 +:20C46000FADB2B73B0AA90812E5908EA7BFECAA44C472DEAD5D212349B83071203A5ACCD8F +:20C480008049FC09553E4AF1A589CB733A822F1DD72F8BC1232FF790CF0200ADE789D8316A +:20C4A000E55AA671DB889622E07F3285AA63AA5AE34D16F3C60B826867F7FD226F5C6F2613 +:20C4C00052D950D0A7246F6AA1540437ED229225A8759E2F778DEC0A777081B454913AACAC +:20C4E000D6BC004B9399BDCA875556E78E7B2688A16B44AB2A951EECE2398058DBE10F9CBE +:20C5000014FF108F9F3FFF68CB3204DDB7953EF9146CFA1083E015ABC1CB8CD67269FD4D03 +:20C520009C284F86ED343C81E3F9461E015A7C1BE3ADC081EB23E6CBE37ECB5244CCC27BF7 +:20C54000B3B77E3D899AD42052BA5C67F5F24CD7FF3F819283B0CA869B290DFD75700ED65B +:20C5600025AD7C603C9F626D9BBFC057A093C06D26EED5BBB885D761906263145484EFD772 +:20C580006D05F61BCC450CF85604E3AC9E48CCD5A45011562ABC023EC425B05B43F1248640 +:20C5A0000A73A10C4C5BDFAEBCBF50C14786785D0E29BDCBE78850C9C082E89A802AA1AEEB +:20C5C000C15D4B70951912B21E8421FF8B8601182D72FDCD31DA5531254A55880E018D75CD +:20C5E0008F1A1941C303BEBD97EFCF9CF020A3042829F776930881CCE73DBF7E10950B0593 +:20C6000040FC8460124C9009851D4DAE5D9F24407C7B0DBADFE39560E4DE4A86DE9D33B69B +:20C620006C7017E73A76F72B2C290E0B8981206FCBBA152AE1AF7EE78D8F5FC205D98DEAFC +:20C64000D9A598490A2D4C374B3137B64FF11AAC2D9C7A262EEBE5DB5B1DB97E5EB9ACECB2 +:20C6600092BDC6139E2D124B64F58B8202342B0AF6203374FF3D78C6D3154B8B316DD97CB1 +:20C680000E67F051D7751337AAF6061F5EB950F7F97FD79C62629F9DD89B45C5D15BE9822C +:20C6A0009BFC2CCCE48E15290C4ECAD41722555D11F92FA9499A4C30363A3F214403FF2DD4 +:20C6C000F78E208E01425E4941839F8B4E7FB2A1BDEFEEDE18F02414D19C8E5D8F1CC14073 +:20C6E000DB71F7A217DD088DFE253EB977733EB2CBAB54FADA59FE261F0DBE70A76DCABCC9 +:20C70000D447604D65052C7A17E07325DE23E52BFB7BE0E0499792283D50E7197E70E18DE8 +:20C72000F21C29DD63B862472B9598D971B985B9DA65B3E47CD988031217D89F770B2B6D18 +:20C740008FF4B3E6E851E2F7C2A905F5443AE0D94C330D37E43D8660FD6C7A6559347C7084 +:20C7600059C7008B3BCAFDABA63AAE0E031AE43098D480078F3A28E00C751813812A8BD41A +:20C78000C2ADE3CDC026DEFC73FF2B7A3C9C2BDA1E3D3FE932DEF9FFF0A3D1E7DF499B2C01 +:20C7A000A04FDA7505F6EC8AA9455A2BA75377D776B2BA72D4B1C44BD35E1ACF5D0A0E9008 +:20C7C000F894D3CCD0B06F7F64953DEF95823D84D5C0D6FD43CF71C4B99BB49B5F10AA8FC9 +:20C7E000203778B23908057A014C1A3FE6BFC332DFC7EA8CA4A8A9441D7BAA12A7A6E76774 +:20C80000E64917636878CCDF15CD1E13930B632A670EEA9FA0ABE14A00FE92B83E9B307D64 +:20C82000AC9CF681CED683E1A9E60F16A3A2386BC3D2809B646CC6702AACD8F773B689C4C4 +:20C8400054719710F98C683835F8717E0E5EB0E58CA208BB561F7E3E088ABD65B71C5BEA3C +:20C86000BC6C1526FA1A548FC34125CD5065EBE69A1B9D20137120D7E49D8BDD0434138140 +:20C88000604CE43F600510BC7519018F698F66197A02C8D2C251A481C2F4B8DBD002BD23BA +:20C8A000C02189487502999EA60C6082FC54F1E3C75CCFCB4D3CF8606773EC5C80721CC3CF +:20C8C000ED32A442ADA4BCBB419F139441272E429C32B5795F9EFCE65E9DA9FB8BA60683F8 +:20C8E0007F42FB84DCE722162FD54B197E488A14D240A5B9CDDF08B76C1763B2B8D6547864 +:20C900006304E4E5CB165187552E37DDBE4AED7F47EFD6EB99A24E88898E3C6C1142F0DF3A +:20C92000C6404BDB92BCA1AFAFFF093D71C60DE7C0D84926E6BB8C77EAA46F9971A1C9AC46 +:20C9400059ED5818DE9A20374A584E0D957D51916CE5AB0C21177C6A4E9820FD6CE50D6872 +:20C96000C75A0490A5F427389C0B35C18DC10FCF422AA434164DE4369BB323E92E3C0F6A43 +:20C98000C39768383F3899E6D4EEF6D16157CF9FEAE3D40C9111A1854F39175D82D5D93F18 +:20C9A0005149210B868AF52486FB291FF8A07B1B8BACA54A09D15D735C99368A9F614C427E +:20C9C000EDB4A10F7CA1533DFEDEC0C9A8CBDADEB7ABCC60321D03ED92327730D284AA761B +:20C9E000B3B1A5951C95E6885B8FABB9E9EDABCA905BBBCB51A97CE9FFFEBCBF0CCADB5791 +:20CA0000E4122A9B134BAA68DBA88E9D6A7D87024E4D49D3D3C7265D9A819B8321C691AB9D +:20CA200004670756887027CAFFA6809A9E5EB40703FBCBD027E50BB18F89DFD48C6D367004 +:20CA4000A543C01F4C6C1D987AE1263D4C003E52B7A8AD45BE7602EE556414A4330D63A6D9 +:20CA6000C7B15144AA6B63EE527A0F4F774FC448AEA389B7A2F3A4D861123DCF80923AB624 +:20CA8000441ABA4611B0E01C01B1A5254A46F5DDA515712AF3C77E52D41F5F07826CC0B9FE +:20CAA0007C3313547FC0C953D8E8A92CD4867AFB9CA25AB0F91AC7ABC8E8D40AD332A9E7B1 +:20CAC00026A5E68A0A957FFD12B24DEC3D070EDA9F4FD8EF21D224F3A41304FB4BE126C24E +:20CAE00082CE7DD2D98D8459003C87CA8B51F3A0A43BD434D2FE0DF31E783BAB3C1B9E69C7 +:20CB00009328BCC66FCD987D5905C18A43F2A8FD88CD0D9B3CBF4102CB992A10773EE998F5 +:20CB2000C7257472C77315EA7A76B28D2204D2600516EB46B6EBB0E25EA757B48C184142AD +:20CB4000B2C0044876F4A28C7022321C4A5DFB24934B6A80CEA63984EAA9D806876756D457 +:20CB60009734E0A8D096DF354F89A0134DAA4992AAC1C2A1D968F55F348869ABC9CE290A8E +:20CB80009CA0626B93480FEBDA2B32BAD91640C69E8CE4590158E962E82A0A160871ACC0AF +:20CBA000F092D485D36A52A6EDCC23D83D8FA63CFB6CB833D6CAC738F9C2B61FF07BAAC5A8 +:20CBC00062BD2CC434F0817E92A79845B6BDF8A3EEC6FAE9CE9AAF3C8F4E8318BDFED69C70 +:20CBE0003379BB2793EA859243F1EECEAAF8DA963B591B479783EE57583CF9E296AFB12433 +:20CC00006C578E045EFDE430529D51B33E01D64EC8378A6B071964EC3C85F005E1379AFD31 +:20CC2000647D334327B029E624CC68DB9D97C09C13FFF6D721AABE52E24F38E6EB676A30FF +:20CC400068B20C4B30D6A53DE325656D718334073C6E3C18F7913CA0EF9932283D613EB1A1 +:20CC6000832D92F1F890037468F31CE3A744ECCF8C993B3F12D03622E5CE380FBE57DFF7C4 +:20CC80005EB18F3500B8B2DCDB7E74FC18C4DBA019C5227DFC8C78805EC805B1DC24248AD4 +:20CCA000042474EE91DD82003B3B9E46ECDF2DE9F8E6118FB8EEC23E424FD2A62D3EA4592A +:20CCC000C725DFF9FE4D0BC2AA9CBDCB1447337C878A318F4EE6E06C83542A5E0BD5A11F50 +:20CCE00053047CCD09642F9E8CEDAAC9EE2D0602C4FCB774E55A0CDB69121D48BDA4D0B178 +:20CD0000304254C7144B669100002481F9330A42B1C57F2A5BA7ADB834D6280DDF62D0CE6F +:20CD200079A3B812EFD977138ACF01D194F2DFC8C34F7FE6E0F2B227D9F6CF08E126E83A72 +:20CD4000089FC27505C3D5DB7C490F2CE3011D68B63EC41ECDE7331E85AF86E3AC6A23CE95 +:20CD6000DC9FC233D6BEAB4302AC08422400DB3D6A8C5F3A55A4FA3E87B46253990AE977DA +:20CD8000913C77AE394F97A805979EE0AB766C6AACC324A0B9E5913A36D303A412C88E51C4 +:20CDA000A07689C7593C3EFD1DD90BAE34F861123325169869AA7CC60DFC74E679E360680D +:20CDC000ADA14CB52564DC4DB40EE023BCB33515961D54574076FC41B4C42CDD5C46BCBDE7 +:20CDE00081DBA416E82E5A0288ABF719BC276B81F540F8BAC45B7373C9EAC0AFCF01FF704C +:20CE00003FD4A32F7C9E59182A8FBEA271DD1BD23911D55A1CC636CFE2083BAEAA98EE38B3 +:20CE200063C76B74E7A7C5AC09F0733B4427AC23484BA3DC724CF005B936C29B31AE82FB9C +:20CE40000B6DE2A9F9FBC30028A86FB53FBC05611AD46F9B765FF0CB035718649A3085A274 +:20CE600064C31DD2585418A4F3106B50F48983F97C63C1672AD934849E8EB0940AE7165AEA +:20CE800080299EBFDC6E42C7B2E3608149917CD7A3677F94FDCB50F55C7190EE8162DD82DF +:20CEA00061836B6EFFE568AD04E816BF3FD8092D140A222117393972FC55453BC9CADD8C85 +:20CEC00002B140A151F2F0AEB4B23C0E0890398A993A8BA1EF56690DABB4F74351BF1C6FE4 +:20CEE0005783F0449613E2CBB9E84F748B953B14FEE605ABD1DC543CA594B6A5B7A430000B +:20CF0000BB054A253D881442F10239D59A590ECC28802922D97054A56CFFE9BE5E2A1EAF5D +:20CF200002D1690F22AA02FCC7D3F119BE4EAAB6EC1C75F152E80A8A04A980D1A10586ADB9 +:20CF40007878F5B5EDB06D6B5325F4AAB75BF464A787F79FC027E584409083B2EC4F044F9B +:20CF600050D9CB149FE12A526B913000CA3576512044A7C30E6A3DF16E4BDDEA5B58208E66 +:20CF800020AB360BE36B6B5F1B8326619FA584DF0D38D64DF29978B703575EBBDC6D08F2C9 +:20CFA0003ACC32653EA78ADB92EE7065C8682FF3DFDF9D01E49678A5770C0EC1FE5FF1E36D +:20CFC000CC260E90478ED73C624735149A696A9D95C2B53A3F0BBD15AB7F1F75A0AA4F1311 +:20CFE000A912E170783929ADF2C635DFE253A64BB4FEFEC4AF5B4E5BDDD2B1EF2B0D9EF769 +:20D00000428B48BC7D1BF2E77D15A95AC9DE866BF6125383E972DF6A79D413F6269137A239 +:20D02000B21CE9EFD8804D12B7E510F8D00F78A9B76BF01548521450C2592C50D41E27C852 +:20D04000D35281715BB938B1F71C03FB95484D5CAC22A27AFCAC6C5605DF833254F7B5E355 +:20D0600031822891584A9BEBFE6DB33A8FEC69AE4E3EE3F936BB85BE46CA0D87D6EA54716D +:20D0800085683D6C765276DECF9E3009359E1C5DA944D87C522125A10DFF6799E0DD92A770 +:20D0A000C1205E2BCBD1CCEB152BEB3CAE8A53497370AEC18286EA1045BAFB6A963997E07A +:20D0C000479F05DA19ACFDC5B3740F7F468F4D42734484FDD0EB8A2A7430DC699D30FE860A +:20D0E0000E31C9558C977F0D41EEDBC6B1EDC619C116C99505091177F5B9DE17283BD38BA8 +:20D100001CF983B4CCB32111B63C23F6483724EF26A271924A9FD8013FF838239CDD5F215D +:20D12000C27024C62F035961EA3B527C0BE7801DF17BD649C2D86FBF52F05565CAC64A221A +:20D14000FAA79510641B16F4793602D3F63CF99771A9D0E80AA555733F764AEDBCFF7B97B8 +:20D16000283C07DE65678252424EE497E88AD6AE1F25CE8ADEC9ED71C1B2CA16CCDBED96A7 +:20D18000474D73FB740C4871944BB984046C236CE63D0C4D04E062B59061983ACD94C2AD2F +:20D1A0005A6F003BC3B54621C0716519E25265DC7FB952FAB474F9114166967BFA81F0236C +:20D1C0008CA422AE03BC6E054267BB5D78033B27759BF0196A42FC3534E4C016CB86EB97C8 +:20D1E000616F3F32D4207807D997E62AAC47CA2D3DAFB2E40F503FB5D1178E7FA713DADCD7 +:20D200007EB931C5C022A5DC58D06E2292175590129A5E178C83D3531F45F412EA2A8D7364 +:20D2200032A818EB5B3546560DD9958620DE872A4D5C7B2340D7567D8FDD96869E46EE0E9C +:20D24000BED27704FE0B427634C5C3BF5342732D799574141377A433B07583F5594DB49DC7 +:20D2600050A5D55D3C109495B672216701A621975DCE2BF2B68A07C617A014C216CD2B7D96 +:20D28000AACD6144C3CCFCE9F73AD09D31ABD0000FBA4440D62390078FD1563375CCF407B2 +:20D2A000CAEA158A2534E9D7B99C748FB7A30D7F3D947A92A08A2523C48951E6E7F8971A61 +:20D2C000A82B77BC529F57EC57A9BC318A7EF80FD66AA7DBB62CD298E0560FC28B6147A62A +:20D2E00013E6AFFC282C790B11D6D3D0276920B0E4E8BE9131C175E2176AB75E5155AAB3CB +:20D30000409770D2A9BF98BDBB01D1827E63EC17A240F4A1F9A38B4E6DE3E2229D316ACA02 +:20D320006C69B6FB4B7E13143AB907FD437F1888C6C35EE20248D9EEE29ECCD3CBA224BFD5 +:20D34000355C136A34B4030ECD9CC84E2964A06E22588AD4CD9F1810E18C8F4D861FB21F81 +:20D36000322D54DDECD34B945B78F56D82418B58641DFDF9132BFF94B0641CD02FD3E80270 +:20D3800049A651FBF2915B67CDEB68E41BEF780BE069BD32B2847097C91DEEED396BA054AE +:20D3A0009D71C0B489498F8BAA4E8D6083464E03D08C55B20D8CEB4FC664A7C65F22C69755 +:20D3C000E6310EB9CB3B6FCBDA45C42986A645F4CCBEFD8347F268D974248D8608CBD39B4E +:20D3E000354FF8A0AD11E2910AC5A893A88FA6445015AA05B7A0E31F490D1FE3D586756BB5 +:20D4000082CC59B21FCBC1F4D9522494ABBEA14E741A7BA4D5641F7D63F0FF4A6D4733854F +:20D4200006383157847C3DF67846B3E35A885F8D71B5284B59ED75F9DA165C890CBCC330F4 +:20D4400049BABB8E12C72E21EF949C188D38DEE2E83EB1129E3D35EDF6ED2FB636050C1C8B +:20D4600011ABD777AEC9B725C50DB469A25CF65B43F74A8E28C5E6DEE826C2D99C65EBDDDC +:20D480006873D8FB44090C0A24CC1D2E3113D7D16DD6A66C35EDA79A2EB9F4897170E9EB83 +:20D4A000495BF5145007AD4BB0D692E6C9951FE5008561BDEBA9300294E56E3BDB1232BAAC +:20D4C0009EDCE19636EDA8B64397930EE9D7FA52B0C1E83C70BAD93145DE0C6FA07B2F168C +:20D4E000D7CB4F693BA2D906C6D9FFEC0A4BACA03FD00460D8366D8A7DD516A60258A29ECB +:20D500000E2BFE6540132C0F699A68BABACAC0037C86C2C295845074F75F7E5DEEA6445FAA +:20D52000928D5AE08916642052BBEF7CB1F4ABB35D8B25682553ABFC49FB019D97F03F8830 +:20D54000433555DA66BD093A6269C29E116D311281C8AF9B8C693C45C8471D5B51F87B700E +:20D560005323D97B7D1379819133D0D67D0390D464DB6592AF97E928ABC942A7EEF9C8FB75 +:20D580004E807619612D53D723C0810F24704553B7AFEB956061E1A50658FB7C15FFEA7364 +:20D5A0002B784D930EC6A90E7CB1E6A181B4313223592FDBAE7C202367585F8D075D16A257 +:20D5C000CAE612B3D8B728FA5553DB0BF38CC3738947ED95AFD8E826C3E6E0387ECBE8B752 +:20D5E000FDEEFE0C01A98EBC58D93000D297D5D0255BADFC9306955D814E1F13DDB31F422D +:20D60000B2943A729D54D113435CFF5EC49A19C79490BE06EAAB45131DD9EC6C4CA178FC85 +:20D62000D305B539FC7BF75594884C2F3BCAD9002B858A587125235414361DFA593189CE0B +:20D640009C36EBA7B3D02017693349C72734D0E69DCDC97A734F5B22E3465C4E68DE2603C1 +:20D66000F6D18B3901E98AFDE37B02CC6F7AD3DB8E778711441E0EB84183AC3BCDBE45406B +:20D6800005816783985B1D36ABB441C0750CF20F9E76856DBA8EDFCFB8E2ED66BCFA467598 +:20D6A000D885A5316C8B5DD9A40B82CD70F4E51706ECEB74ACC8C2244D32A8583683D2886F +:20D6C0001EB82C1D897873A34662CB837B0A87B415CEE74047D6C2E6A2CDE17C7E5719F5E0 +:20D6E0009A1398EBCFDB88B1EF8F0A41C00A2CB3B04F93265BB86BFE21E3E7E6CB1538FE8A +:20D70000921E8939A028A99EC2488880ED6DF1AE5DD3F5F39E694D3FC20D75619BF261FC43 +:20D72000639D9416AEB627AD3709F8E7D7CD2C8D5E57C5F0A08CEC27587AF87687D1ACB4EA +:20D740000CCA6EBC433FD0CD0F013616419D567CA52067CFD3051E5AACBB8DC8F9EA7C53E5 +:20D760007C56D1D298F71C472AA64EFC145C08403B152F8AA4D940D388D5625EC4BB4C0BE4 +:20D780006B44F92A51ECA47445CB600B5A98802890CAB79828488884C229B7D8E2F00C16BA +:20D7A000330A9E8B1CFF28D5273F71F35696785303168DFD0DD599F1F1F76ED7E49BD51CBE +:20D7C00021F7F5C17EC899C2AA78039F71FE2C11F6BDBDB047EAE7202AF3040A0CF113E6F1 +:20D7E00035497B27422A75B8A4136345191A09D7404EC215FA8A21B253A46F1C7BF93343D6 +:20D800003D704381DBFF0542CB3534F5146EF09010775E127B818B3EC746FC4E2CCA0A2216 +:20D820006433AD294A4A9D207961FBE53CF8CFA2938E71DF8D49818CB38684AA6EE18D3004 +:20D840003A794C84402D1E7E939406EECB8FCCA17B2B612121C8949204F240C6F6FD3135CE +:20D860006DB78727672643989E80DE277950E8713F1B8DA6425B15CD35E62CFDF42452F877 +:20D8800050E0CEB325744445F6C3BCA31511397BEFC7836CB8E772B38244626BECBEA8C9AC +:20D8A000820043CD0D55EBF11D7859EEFD8A58D01EE699F74E43B954A8C585DC47DDDF18F2 +:20D8C000F3808A12BE26CFDC765184EBB8D3B793611FABC49738A89AF58116587C551DF7D6 +:20D8E00005BBF9CB7F81D5A1F3E7321AE2C6F26AD7429FE624F1DE2B107B47175516AF8DB8 +:20D90000C9346CB6721A58D745E96C134420D22034CEB3F78CB29DD0E254F6ABBDB6BCC706 +:20D92000976F3D3DAA0A2042E3911F6DD4C384F14B3D83894D80E62842D3211638AD4B2A30 +:20D940004B1BF411D32CE58F5B22A44FE4A7CE4C8838D43D2EF2F956EA36BFF375D83878C5 +:20D960007869ABC2A59FB7628E9B40048160418CCCAEAE07119E232F1054548475D61152C7 +:20D98000BCB64E367CEA89B76643E69F9E440BF9DC812406377D34DFB31CD77D0AD051C477 +:20D9A000DFBA4DC035DFC318E8C432DFEE720357DFB15BEBE595AEBB2BE5E777FC18970584 +:20D9C000941AC471E286CD3FB6C472396708E06DD660D8EC75A54F5B9B7EFE64EE2124BCE7 +:20D9E000202E271B735FF5811113ECA42DCAC1C09A97119C1AABC52D4257907973C3B313F0 +:20DA00007A7FF4E439AF4F59916AD7A71D09C8C9669DE7F2899C90E098D3058A6FB8524A47 +:20DA2000629EFC35FD9D00CAC0315F2A7CDA19AA8154A09D8931A0F623C9F8122773523644 +:20DA400027601D18E4E55F77F27EF74B96DA00254F46E86B3A17C0DA9C7071F72BF6736EDB +:20DA6000113658259BBB1654FD2D09B8A202D1721B4BC38B6FCAC85198BE7830BBE4EF8539 +:20DA80009937024DE1016069655292455E1508DFEA8E2FD7447BD4B9575509CDD6D162B7C8 +:20DAA0004241519C6D39D5CA76364F749A64DCE72A81436C1EF11D80FD1C4221EC53434637 +:20DAC000ED5C2AF19AB6660E74221E5B63322AC5E9F6B5C1B4B29F4457A62B8323B76264A2 +:20DAE000B0E903F2450FF7FC5D5CBA08A0B496CB70A58559D8A54437DC403E8F5D40EE8A38 +:20DB0000E898ABEFA97DD2AA028360BBF0DA0B771DC6A4E5BC11E229B9B576F299C770056E +:20DB20008E501E321ABC1ADD646034C88C3A801B31AB449F1234C858189C85CD9A1A2FB803 +:20DB40007613E2B2EC01A0460484C7CCC26C30750DE5AB1901D0CDABEEE53A93053E1729C5 +:20DB60009A19277FAC56148B45D94FCF6FAB69C7E1D22541F379E68C140B44242D74A8EA74 +:20DB800058B63F745BC15A09EA1B1D583310BD9249DAA179C0464642C97B34E02100CF7DA9 +:20DBA0003AB421B41566BEC8D98C2F658237CB46A4B7BAF3909083A25B78C234A4A75F70AE +:20DBC00083701DAA92C232C70D7FEF1FAA094C47D255034A519302CAE409CACE36ABE3D819 +:20DBE0002DFE1EE710676637BEE5324FF75A3465162135478C5B53230B7B9257B7391A3E0C +:20DC0000B6E9CABBB1E2B74592EEE2C895C737B963DAA083A00B565F8AD25D6960DF6ACB85 +:20DC2000BA3650FD33AA4D151891C315BB7872A788E138E5B917B7E602B8C31178BC91FA5B +:20DC40005EC8D53B8AEF9B082A566322597B4EDA2A8E69E1E22E47ED928F26850C9CAE36D3 +:20DC600096B7312E8160D9470D6C2C16C66FFEF9BA1CF2B2AC643B08AE1F9926DA80140247 +:20DC800038E39B0AD197B50C93DB2BF8094C6799E32EEFC298926BEAC3267628225BAFCEF3 +:20DCA000A12536F3FB2B0BB6A56C5CD8A7E7196AEEF0A382B9859F08E96DDF971ABFBD44AA +:20DCC0006569A9A2CFE4787038D72A1BD0F8FFB41D60FFBD0804AC0D763F9D9F6D27149F8B +:20DCE000FA39CF1766872229910EF5520DCBA79F4B19AEE8E8C1F7BBFF304A4F3E0BF68AE9 +:20DD00002D29D17CEDC0F0330F86555F2F28DC66F87E37E8DBFD0959426921DC3F713B2923 +:20DD20007779EEC7F57FC1CAF6EB61D167447E28E6785C66E1A699CF8C87CCD5DB308EFE81 +:20DD4000AC318CFD64BAE621EF649FE591B167491C7F6BB1590385FAE8D6CAF8E6088DECF6 +:20DD60003023C859FD7A6286ABDAE9283624D567D895ACE2435A01B9A00AE815F61E7229FC +:20DD800030B07796480894359D8C3ED613031A3581C68F7F2378E53464555152BEEB34D8C1 +:20DDA000E53CFA8D4729576F8C4C172FA519E9D7C870D9D0A92FE44FE4E31432036F93D813 +:20DDC00067B58DD34FCB297C397D25F6AF5B065C5E25E6EFE92CDA8846EC162E1D6AEFFC14 +:20DDE0008A2BB0E1833D1E9725E70A341676D7DC556D6A83468747BA00DEBE2A2E4CB9CC9D +:20DE00004ED010D0DB284F15A8FB6154AA6B660945AE7F69E9F8CF1DA354B146B91AC9C7C8 +:20DE20005C7167A4A420A00A9ABD75D041A6D87AA8EAA9111C8A296F803130C746C9384608 +:20DE40004F81642EEF7B9307A524439B5C6DA78E7E666E686BCE83BDF1314939FE1B7A4409 +:20DE60000B4FCCA4D62B767299B2C94B637C1AC2B9375A027C631277382640AE9C1612ED24 +:20DE800024135E51678838AD4019C01327A3FE97E59BA027372CA5D11FA26F65C640DD4D58 +:20DEA000E66FC6A7D3DFB21A25B29CD189B3891442E89A8F7F03DAD3C3E8DF4326F2EF1B94 +:20DEC00043B1A473C35240720C1B9BEAF0673513B458FC6DC2CD784FE617B26332ACE26226 +:20DEE000CFE23C437F48A7CF52F0AC8FB1B2E48CF7F72562BCDAB12AC1BE801C5EB7EA065F +:20DF00006EDF86A5C6A8BC5B8FBF107E5C5D9DF472A07A7B7299FD66C9D32247318662202B +:20DF2000226E0D92CA7D7E331A455FD604EE6E6D556DD85ACE11E0BD363F7B2364C9E31CAA +:20DF4000692833E4B7A42457D6A90537217BB4E79A1893817C7CB4E90C7A3DE59722BF9343 +:20DF6000AF3489B260ACAA0EEFC6DC77E50FA211B496EBC57B92745C26BFF4E8FDEA61BB75 +:20DF8000404AB7E7C088E570895F3ADD54CC695E0701960FF0AEB1FABEB1583E301304870D +:20DFA000EF80E5D95F3F7B6FAAC2538DEB66FA9BDFD51310FCF14B3C7339A5F949CEF108D5 +:20DFC000A1CA287FE99AC8563CFAC69EEFBF282B111F330B151C4ED99CFEE48F849D87A4D4 +:20DFE000FC0C8D435F4B70B64FEC11FB7DA21FBBB70624A1968C29565A149B033873488B8C +:20E00000DB193C4698E76F48D74770E1E74DCBC6A28372C1096DECE8BD2EB562522692FE74 +:20E02000F4721EED97D6E9567A46B26C8FD18DDE2B2A558DF8E5DB1A4E68A4F5CB7BB8B90B +:20E040005A3BB6E3B3E5C97D6442C01811B65DD0313912C1FC7B4C55704E35B3C0BDB21503 +:20E06000DE903CC12C21F9B3645006056A4F7E6FACA830B29661C0AFFC786562C9D2AA8E2D +:20E08000AB12605EC3DA0B73AAE9F3D7E646A8E2ED816477BD3E5E739271DB770ECD151B62 +:20E0A000BFCA33C906C9B6E1A02D8C54E963938F4F50E6110398F16E1C07D236C36609CE9F +:20E0C000351F817E13FB873F4B1C77977FF526FCF04603BD3DA139E8367037B5E3DE0D8E2B +:20E0E000A216B4A8058F31621DE4CA081F12F2E5599D93523130B3034AE98A8F8BFF8401BD +:20E1000023D695ACEEAE81A18536451A33F3F0006A5BC264869E2599BCFAE9F5D8701E1BF5 +:20E12000D7D66AD361FF63208E1311B1CFC2DB13CE74EBFE1118B433F3124F8907A35279A3 +:20E14000CED6ABF1EF9B034A02C14C8F5673F491EF3F757C941CBE0C483D4900B8357249AD +:20E1600089F0854DBEA43200FA816B792150233FFE185BAB40E0CBD317027AF853DCD3D354 +:20E18000C7DDF92135C67ACA5355D2DB7E8D958C71DDCE15243079A9489B5012B2B78C8898 +:20E1A000AEACD91C82294E276C493B3385D064DDC7C59F9245FC7F8FDADCFD5AAE7FCB9E88 +:20E1C0008AFCCB09B92DE3B6182162DB77D34D444BA3B6B3AA7F85C85F7FED6C5B9CDEBA82 +:20E1E0003FABDB5D39DDB6EECF2966DDB66D72EBF1949A5447A6D363B15414E6B4DDBB2186 +:20E20000885618DE0FC348D8D5E6B261762EA98FC4DB124A5B5C3F7FB77B5AD3623BB880EA +:20E22000DF147F48F68E76BDB69E1B25C56A5688B300159596DA9748562D9C80B9886BC70E +:20E24000CC6C2DEF49C77001EA7D9CAE935D57D1C599A00260B7E658579721D3E14EDB9C43 +:20E2600022ECF0F09DE20E28A4CBFDFCBC37F29112963485EE8AD31F552079E37ECE4B20CA +:20E2800039B5502F5D2D08A2318712683EA9E184858DE4787005DDF91B68F059E14B28A1E5 +:20E2A00043B63C54892546A7C25D9019AC0C0AE2CD15B8CFA70E01629A5D3A60677BFC4D91 +:20E2C000F24F10C6CF358862B964E61AF42925BF264AB6F7AC18AEFA75D0076A8E6E39F6B1 +:20E2E000E81C18F36EF0661F1E793DBCAC4C8BE6688B326A49FAEBCB70CFF8D745CA4B093A +:20E3000019DC6E3489B891F2D8C4BC2F3CDA554363980B0559E10D435E248317D202FBC924 +:20E32000C38ADD37E615FFC9E2B7D8041B016E9AE2CE35D5DD89B158E96B5B552B3D16F481 +:20E34000F1C21F7F6A5C912D6D4C451CD60D2F72FEC384507AE5CF9564CC3CF4078CEA4ACB +:20E36000EE38FE0EA02956399D1B48EB549BF6CF1E125BF5CC422584CD7F945DA1FBD8107C +:20E38000912DE7DF91E6A94BFEEA29288BA5C7E1D8C5D191761A4C33B3768AFD29AA8A0959 +:20E3A000A7B0087292C518D26DC8914367BE92547B4EC4FAABC6874A1E52579FFAED796048 +:20E3C000A8CBEEC08B65A48EE7AF2698FD39A716F56433328B0FCFDB262AB7BA4E8BE872BD +:20E3E0002D32CFCFFA81B777C64E91F71715D21344ED80A6EBF5B036C8B09D4C166DCCDB22 +:20E40000D1DC3DF53AD80872DD86F0134D68E72E0187E973C505A98A5621EA82E41A08E3B4 +:20E42000039F61DEF5E071A30D7DBD649BD0D518037CBCBB229CA0E6E608CAF82761C06776 +:20E44000919F8B4D277D90A307DEFC852FF4737659BC739C2374F50B41606DD320A9A91B42 +:20E460001F2DF65B6D3BB4D1266BF6C0E1A791BF9EF28C3DAB192966D7FA5CBA96A8361B91 +:20E480009D8065FAEA3C1A258D6904842396360B6A641F8E98654C72ACC1FAB376D6DEBCED +:20E4A00069D1310249BD8262C0724D4A1B67835BFA0C52C0EA5CE997A19A6CD42C02F12440 +:20E4C000674EDD3B77E392D96322024202F445172A363006FCB2DBCBDD8B1C24FD94A36960 +:20E4E00032D700FD8D8FB512AB0A931534B1843F1807C71B7DEEA636947FAB0C6A01A537D5 +:20E50000244C8D0F2BBF5B6077EDDC071D0ADF634CABE15DF75AE1BD880074452346766AEC +:20E520007A902DEB381BA1DBDC9A2CCCE40654AC326BE598C7A41B6C230DAAD1B2059F364F +:20E54000869EB3C0D77DE5E4A8CB071D35FED2A79F680234FABA196E0808A695670F951DD9 +:20E5600096E9660593F0BF10C402BD79C0FEFD5E430F725FF85F903254E2B546D595103330 +:20E58000B8572AEC8B73018D6B45A4763671EEFECB7FBF472561FFB8FBE02C98F5ACBB44A1 +:20E5A0005C045C4537EEBFF3ACB440E607A2765850F794B0F7800270AA5A4ECDC1322D19BA +:20E5C0001E27887BAFEB091880112D6D923F0329A2D2F994D7C74F2CD9A4A6685242BC0C0F +:20E5E00039C030B6CEC69247462FC1AE5E659EE163F2B850434B9212BC3F1C1BD978FD5644 +:20E600006F9C4FCE723A7DC993421657E6493338C449A64D937BB0A915022F004D9267868B +:20E620005CFE78960FF163589398AC3D65393F33D9F6971BE3D61BFCD44E6D2F6A14D25ED6 +:20E640007B9C86C2EE1785DCDC7431D99A185172F27CA461BFF6131FD9E90DD6A8D65780D2 +:20E6600054A76E25F6C1F476F1D026C266CD8D348364C1C223F2CC4B092C936560C721F94A +:20E68000C2F901970544D66ED94CBEC1AFFC8204D50F736791748E88908671EDAE0A9130FF +:20E6A0008D2B6F09BA1ABC6B0C576B308FFE1E57016C3D095B91CBAC095ADC99B8702FB535 +:20E6C000C6F1487624E8042B8678A72C146F68BCF97CD48DA255B4C5FFC4546BB0225843DD +:20E6E000F1F363B3E12F7BAA790D3E18367821BD7A650A865DBAAACFF7CA2149CD7740E0F5 +:20E70000B08EE00595EFFCA19C1334523045B8F7A62D95BD51D558FF40E70662A963AB2252 +:20E72000C3E97907074D00FE42D0D3A34262679B9E38A2BA18C870D964EF835FD7A7E00D32 +:20E7400037C0F60EAC99469D897B765A883318AF05C5F657407E5ADFBE1491CF325A86539B +:20E760005C4FC5150C7FE263E7D1E93D84BBEA93E7B8395BA97AFB0D316DC7F9EFF25C2A87 +:20E78000372973BE6E09C6CCE4B33806B06D568D2D77E9D86829386C980FCB4EE93D520632 +:20E7A000294024F59D5B49AC8517F7A0B2BA4BA1400E357C1D9B89D121BEF29B6CF7FC6B18 +:20E7C00055A79BE8C29E534BF8B78247E0D3BA35DEFD2A0D87E8E0E6BDA904D9DD797B58EF +:20E7E000EC8E0628246963F2E220B116D38E4F7A8B6EC69879E20C76CD4AAB9C6B47985C64 +:20E8000033876C2E053F36770B32B4778A7309E755658E6F557B97435D6DD65FCFBACBBAF0 +:20E820008B48013ADBA37F1FC7745C1FB70C28A2F13DC26D40801876980E52B7B109F6273A +:20E84000F2A164841E130F3920A3AB0055B79369F5E935F8F433B2AFD2F62DCB3935F7DFB7 +:20E86000503A044A224560AB7D2129BD06D31FAA3430AA25F028BE8F11CE987B1AAF242F82 +:20E88000E44A6814EED5256B7383DA343C6D6DF0186D7E77EDECA56BA6B5A4C0CCABB05ACE +:20E8A000F50C44AF852D6A893711B1E3DFBCAA7746B6DB7B8A07B9C9C81C1EF365467DDDC8 +:20E8C0005CF27F5247D693878D3AA8AC40CA853643FCF8931D341329680596C72D1233323D +:20E8E000D3988B8014B920D77F73AE692E6D7CF8FDC7A280F0F2080684E8803601CDF629E1 +:20E90000257718567B1885203E3813890B455C39A252FCF3B8277F2E9B016C691ABD64A300 +:20E92000D65FF010D89F8C721DF3065F5575005D3AE03CE7EEA5D2C4C822BE34BA5AD1FA70 +:20E9400055BF8D16455295A7B68DC506E45CE354168FD17342BCC10493DDC77D0A2BB7D389 +:20E96000C313DAE69C62D6619817F29D092FB22314F75CB2858AA0B5D5B3EDCE76FEE190DC +:20E980007B973F8F1E0F704F935BB68060A13290ED24627029C838D6E42FB38AD580279B7B +:20E9A000983062CDB4B4559726C3899BB3CE851C0709693233473F4E19949B6F1CDF5244E3 +:20E9C000CCA8B4FE6C65B350735DCE0A0900AB4DC4AF6D25415C62117C0A24621AF13CD458 +:20E9E000E6465E23D6F4E2CCCF773B390A2A3575091046D16C3AEE1A1B82836AF2056E4845 +:20EA0000E17C07C0B16E8B3527DE7113650442E9B47A346F0BFE89B640AD0089C0AE9BE658 +:20EA200045CEFBF5072912B00D56824A4A6F468418D2544DAC45E10B086B1C13D4DCE7D7B7 +:20EA4000BCA9FF978C7A044F2709C261C6E6CDD3164C5A2FFBD849FDF6A7E631A73823C643 +:20EA60008D67F16846BCF027F755FFFF8929389F457516EFE69363D0F24460BCCEC6F0F22A +:20EA800003D6CD0CECE24A736526CBC0AA243D040D1B118D9CC5705BD01B4C241B65B16F27 +:20EAA000146E4ACFADC3E8DF3B00D4774CFE081BD9C8E8FF472E7CE641F8AA4C193C9DB160 +:20EAC000E7D27950DE7DA68CC6ABE4E3E8B17E09F6C7422D660C883BD0D2B6B028119CF69B +:20EAE000D6206C7E3FA39B9D07532183AD28310A93374D4BEB96DA3E95FC7E4FEE1FA157B0 +:20EB0000CCEC9569A776211681E0A2D50736F4258C20750535623118C5299182566A423084 +:20EB2000E777C354A4EC92F911B9829D045FCC54A38A7FE5B3AFED15C3E6F5A572B429D87A +:20EB40006FBB2391DE0124A6E1F353B0119A93D7C8E37045E8F591D3C0121A98A4A645E7A7 +:20EB600092B2A581A20FBC81A72B35F94C811C0EA7ED8F6A45D235819140983A7CB9E3A091 +:20EB8000149D59E8045D7FC1A4126B2CECA8F9283ACE6A959B58C627FFA21CE94665E3CEF7 +:20EBA0000FDA5BF1EE9D049B3ED77CFC52EA5130BCB71E61F046A6CBDD41E63E65DFE74264 +:20EBC000FD4972E65D75620BF8B86DEC548EFFC8CD22FA510A6465ADC242A04D461BFE2775 +:20EBE000A8B3B9E353F46D8BE02164D7DC744C29B2336D68FAE486B8F2ECC7BD494479831D +:20EC00002DF43DF2D16221209C3F3B0D619EA10F6A4E945CFD9FB3267CF040BD78C83683DF +:20EC20003EC999F5FCA9498034F29CDBA3ECBCE39E769CE8B76C5EC09B46615737D3420840 +:20EC4000699C5D8ED5545E59522D4C7157E34DDA127CD51905C4F722F97EF38FBD7791E546 +:20EC60006C530EF4A15CB523A4EE0F67BF1C423BCF39D7800FE7E81E46847F2C7953B5EB62 +:20EC80000E76235EF9D0162DAF740291C8C12F3DF06E96CCED97A159BA6510AD8EED90E9AA +:20ECA0000553635525AF911358907C24957827A424FF9BD05BFDD974B66819F7B6677BAFC4 +:20ECC0002315AFD0C95F1C3E214D07009CA25114DFBA978A4125F51B9EDCB6FD8B163A6645 +:20ECE0003CA630E30B422947B75789B4C9ECF6DDB3CA67411C344384F54CAA86DEB5BA0B8A +:20ED0000C745E03C9BDA73602265B9C61EC957884AB792A230F83FD8E76590163B7A178203 +:20ED2000F6449C95E501582634F9DBA88FF66FB2AD754943C5BF04E3B99D549FE56774D2BA +:20ED400090668163DFE9E0EE514D76E39A08446850D8A92B1F24D8905BB7BD092D5681EB90 +:20ED60008C48D0BB5E9F90008ACE20655A8FB16D4277550D6EA54400D6790AE19ECF9EC646 +:20ED8000A1A2CF0D05DB12734E60519664368521B359190777CBB0B8BFA16A40B07DD682B5 +:20EDA00085B052937F94365F2DE6C4C57C30921D3580C428AFBFAEC04DB54225D7979DA702 +:20EDC000DD3FF154B45470B7CA1F46AAF91ED39CA028BE38C2C10DD29A4DBE979996A5FE16 +:20EDE00055662C0C16921E93BAEE24EC44F04E2697F968FAC08C7A912003FE4747E0279CCC +:20EE0000D483E3A03D3EA9A7E6D4B4D46ECB788CB27211CF4D32539E5EC33FDEA96861BDED +:20EE2000D26DEDA4E505A040BBA197EA99E9975129E771F9C6E6B66E266F18F2C0E16B9567 +:20EE4000C9E08A19337183F8615034C572335271B80B742C9A558263C7126295F42BB20954 +:20EE600036599188B5E4249E9EE966990EF8239B8A31FF07B97CEFD8AFED6E98D38DEF1087 +:20EE80008990FF0CDB7E251F157E232CFD95796A424D3DC495D58A1340CBFD8FA867AA551E +:20EEA00081137F46E1836EE648D845C1B92E8734C5ED903BB3FCD64F45503E5D129407BE8D +:20EEC0000D9A47C53455B079D8767E74DF25E93125357EA8254A41C49D72EF417FAC30D20F +:20EEE00096C79EBC817872B446F32BC8543DED7823C4329E27811A9ECB08FCB9AE8F34D139 +:20EF0000F6F189999BFA19516F6A1E27F6D901B5DB23AEBD5C7F7302CB2F97C6D45222EA04 +:20EF20001C75026FAFE2A2B46B2CEC96A25ECB0DD021A511B1A2BEA007BC5FAAD7A6B9B2EB +:20EF4000D6C94EE7175A1A1011BD000E10A78DE17246E338BD274434EE7DB009B380EED9F4 +:20EF6000F4F31017ACEF7C13D0DFAD3C2775FB129B081E4D8B4757F27087E81DEB6D621722 +:20EF80004FDA7D137DE61B49AC1840ACFA04E9448275DD71AE4AEEED2F907C512DAD2C72FA +:20EFA0000DD877AAAC32F7949E6BA6944F6015A8015B09C12E40CF3C25D24A3C4D050C6158 +:20EFC000F0F8A05D69008B71137769193DBF0B311364022B2E98CA87B3D3513C2F46281C1C +:20EFE000DE76E0D9F8E28D0AB25F8B39EB5F205E47DC977F65EA5AF1F2F277F76048CFE179 +:20F000005F82C45043C15B77D9991B59043B3BFEE83EB5E2D0C3F984779587675C4583D606 +:20F020006E00116396478735C7A50E26DEE89E27820A264CB0653CF97B3AA90081C1399E6B +:20F04000927920735C4FF8494276420CFA3B5E4AEC3F5E66F116214A474F5FB2657218C785 +:20F06000FD7699BB0DC75F4B5CB31AAAAFF935C9014CCDEC832FAB6286B64A5D81599C4272 +:20F0800086CEC8DC4BC9A27D84F2D10BE578BDE3B9F2E81D0F4BE62C9CC740491A76CDBBD6 +:20F0A0001C242E28832CB2E426E1FC60F907D236B8F5F857D2CE08C984763FF1A9DA161CBE +:20F0C000DCB081788748FBCFEEFF23EB451774040E448B1A5F9E272AC27AB8E847445148FE +:20F0E000B64CAA1FEA3B7E3368CAA000C78FC88490614458573F1A1ECCBA1BCEF094A5FE0A +:20F1000059CD7A94E9A9AF6BEBA365690F6BC40FCFAAA8E0E5566A2277EE02B2A7AB0C4FD8 +:20F1200077E29D5ECF1E0F6498CC58D7A7E2810FC54A8FB36341BBD4824CED741DEB9B1207 +:20F1400022B71C16D4CE6D8E43728A2D1A80E2C8263015CE68651D5AA1FEE1475D2BB73B99 +:20F16000680B04D79D137CD1C66AD5C18ADD6333B71057DC1E511177CBE5BF9C4BA3421D38 +:20F18000E5B8FAC26F5F867C4B201302338330FE127799FBCBEB79B596F3C2494B8AC91B94 +:20F1A000EB3549C917EF849B75CF8B86262C01244C498F666A9F8B17E4AC40619E9D56CB6A +:20F1C000FA6D2B08DB91B4A6EA606068CD49A1C71C6E49A1C211007D771F3ADF8DF68D6557 +:20F1E0008332C1FE5DA0D31C77F44669711FD80CA83832DD1B8F46359A5E9ED0CC93D41C58 +:20F200003F57C143E7D020E07799A76ED31BF4776EB36AFC7A965B1E462D00297CAD97298A +:20F22000FF366EA379F61261D14BB1771B357C1369579850424F01FA04FA1A58ABEFE785D9 +:20F2400085D2DAB9893B4C864A96945C3BD38A5763F810A3B234762B2849DA638C38BCF5B7 +:20F26000095557C2B32F1D2235208A14D8B94E9E57F091C15A32A3B2385A3EBD9A38272462 +:20F280009B15D86F6D44EE8315EA92CE41F1737DE742D857D67C7685E52F9473F6B36B966A +:20F2A000573871D655187DA87C37F8F6A3E699B4742A9A6656F2F0CFB08719B3B216CC3EF5 +:20F2C0005EB6029042720DA394836D7F87BE73C84D88CF9E609A800F4AA9062B28461C58D0 +:20F2E000E28870A33E064AD6596D36FA01B5BF3D4C93B381164D1BE145199898CE931D8582 +:20F30000B0735F4E4ACC1387883E0C99E9DD103F6E1B742C629ECA16C974958A04D7DD5F71 +:20F3200046F9E09161B245E114E9C8D65E196AD4842B6F83F9888488751017A024E6685B5D +:20F340000772BF695F9CF8978BF78BF6D1FC480E81A349EB484E4BE049472B6CE1844AA8C5 +:20F36000C59E35E70B831A655BB2959DAC39D1654FF952D42C61F3289673C861FEEF29E465 +:20F380003A48A83E50F42BACBD15064571BF94EB59A259A7C4AD8F41934A7359F9A6477AD9 +:20F3A000602565E1147DFB5A68ACA9CC2BA21635F369D3280CA06E5DADC0C9A7B39F7B1370 +:20F3C000C737712C9E933A73010AA529AA4DA43F61A76071118F69AC30E05316279AD9124E +:20F3E0002DF1A907E307DF45FEC00F01DAB3C7FBAD6D1E6D1FA292F932D6F35295ED9E9026 +:20F40000D11572B2E8612973B041D5DC541DC228ACB4F20D3E1433ACAA0EEAA98825FACDB1 +:20F420001C5727C9CAF835CAFCA040C857B7B4557ABD3494E8C11A2E62119B0A2576CA8AF6 +:20F4400007934F0304EF9104720C5D78F799B273E06178D1A2EA2343A2ACE0D75F7089F95E +:20F46000B59BF0C4867FFD99D1301C27D22BE9270A968672DF36502579271E944EAE8EDBC3 +:20F4800046FFADF654AC492B40EF1C0A24D6281FC862618D2ED280F0F218BBB6DDE380A88F +:20F4A000FE4688A7EDA32F4D298037055B8F9BC426CB05299AB3AED30B692916EB5717DDC9 +:20F4C00073F6F12F6C8A689AC1244D1D462474C9B129DAABB7C5AECD7E0D5C29D0F90FD99E +:20F4E0005D438D979F3268AFCED6BE384492F2CF6E359AD7A9C21059D15BE577795A5F503D +:20F5000043976DD255D270E0727E574E4538F36866258BC1D50833A8469E2B02244A6F2B46 +:20F5200072FC7D6CF73066F7B8832FB13712C9FB8E1595ABC57AAAF8BA5E6AD7C4BE1F8981 +:20F540004EE1CDE12401FDF525E63C12E03DE4B2236D6265F7EA333399E2291F0C4CB2D66A +:20F56000F581646A07D84AEB026FA1D70BEB55965C342DC2A55FEC3BFB4828D2067611B93C +:20F5800015DED899566E8FF564B53375F790AD90F1CF14A1B802D57FE0345AAC6EB4E27623 +:20F5A000776B103E2323E9019A776D55ADA5B11887289D2D94BDE15482A594998020CF59E2 +:20F5C000B25A7BE1ED041FCB08E92FD4C8AE00CD055C0A8259EE9B22956544C81697DDC967 +:20F5E0003D65B9DB4C6F5FD56CDA83213DFA15F60731B488A845F68534B23634123A557E6F +:20F60000FA38EF2CD6EE38A7D94D1E015FCF5C91C974B12072592125CDA4B7305CF029218D +:20F620006381EA29911CF8139B3045908B54642018FA1EF962029D5738D8C32465E53B8B90 +:20F64000E83939556BC0D0319DBE14D3D246C2B6129E4F11EF0E8C1D188EC9574060115080 +:20F66000F1BB7807D91DD930F4148B947236D61C14BC2DD7F465C1728103FDAD9405EEDFAB +:20F68000789A8FFD712FCF29BE6954E2DAEC88EC7C0CDAAE7F95B9A43FA4C15DE7B4773ACF +:20F6A0007F80AD62EA37A3040566509B16C8790321EB7FDB94E1029780C8F350F99873437E +:20F6C000382017DB47866519C425AD0CC606C6DAD58141B8F173DDB08A5C0619F8F7F15111 +:20F6E0009065E0BE1D849CC81E135E0C668F4635CE53CB99A78362405A2B45B270AB07C7B1 +:20F70000DF1AFE747D10E5A0BCF3009C5967392414B168A78FE2435F9578AA81D389A36680 +:20F7200034EBFCB6FE34CE04E305393F92FB1C5BC741CB6021B27F734935082AA2218DBBDD +:20F740004196DF1C9D09F37975B03DB4DFDEA77EE78858715A68E4D1F9BC8772609ADDCCCD +:20F76000FACFCEBC866EFBBA3E9B4AF18E7CE0615E8D9182B8337DEB1C4256D51B3A971553 +:20F78000DB910CB91EAA8FA221515BC79400DD22DE8FB1A1FA7613C34A88CA0579B3EBA5B6 +:20F7A0000BC43AF6DFE966841EE8FB4020EE8EE481339B4318BAB74900A419427FE9545B5D +:20F7C0000806081F9706F772B72AD2EA032488C86756224A0749ED6F7573C39C5764A5CB93 +:20F7E000AF5AF8946AFA3095498D473CBC2D80BC38158A127E6E7EFCA0AFBA567D13E4EEBD +:20F800004BBAEAE001CC4FF651C4BC424518D1315407EC3E2244E314F16495CF2686C21478 +:20F82000FC2A0D4C41C67A3BAECB202E4E5777F95C0F3DAD5EC3A9DA3F7B2E2FB9917C8853 +:20F8400001E919F7896C37D913AAAD08DF1C74ACCAEF49862A70A08B37AA6ACDD9F9792E3E +:20F8600004BE8F1BCF9B74F6FD75CCC5DC0566B253A5C6841D817E0CFD81814B8F56742619 +:20F8800010628994A6876E0D9E0F48E0F0040BAFCC4CCDAA85C9CE189E9A96204ACF90B1A3 +:20F8A000181FDD7AEEFB36C0FFCA45425F9044C35360FE1DC00106BF0ACE4AA4C97362AB32 +:20F8C000458CA8F264823BD226ECC234100E57CEBD30460E8947EBE361B665F67B9757E0E5 +:20F8E000233919AA4F9517301E1B717A8034582005DA322590E078AD4CCA673657766B06B2 +:20F900004B446725E0C94E197F82DB2E231840B1FFD96CC241F6D76F20F3D2392AE20F0FBB +:20F92000E5FE2D747D27D71A1B6D766FDFDE88CC25FF95FAD62DC467F510E566E41BD76EBB +:20F9400059A565F2B8AA9789BEAB864A7571044F4A0FB0593472BA825317A8D32B2992ACA3 +:20F96000243BFDE3A0C4B2F6116B594CD12C743F4EF715BB59A2EE569CEB798B3D11DEF16F +:20F98000BE3D3D1C9FF38ECA3A29B661C7744B4E75CB9B314B8FE4F239840CDBDC9E5A287F +:20F9A0007CE0F49701988CEAC93844D8CEF1DEC23D4BF39944D937BBD3C632D6934D042805 +:20F9C00071C300E2C17984AA8AB888A1EABF2D4B4543E3B8CE4BB38DCB959532BFE10529AC +:20F9E000A335720097CF2A2ADE71310A5E136936CE5873980128698D4930D08BCFCEA38283 +:20FA0000C5D644BE2E80B2CEDB245D16B801C8512CE0846B2311261366ABA346F7A650DCAC +:20FA2000CB954E7C174EA1C7BD6539A0EC8AB67F3E8D262F5B096FCD1820ED4C763C7C7B4F +:20FA4000C4A0E836CD6730A52FB16994C7D9FF86CF849E904DB31F597462ECCBBA13450180 +:20FA6000A3B35A3BA6F70F1EF98D9CF9462EEA41994A12A8C9E6619A54F0B0D0C5D311F76C +:20FA80002F9514628AF6BEC783D17A62AFFC24B6EC7BDB632923C6C5A4798A71D5D286476A +:20FAA00024F798D135795792945B90D9883ABAB9EED4ACA9C662CE5196528C2CAC388C1020 +:20FAC0007827A826D60E1027D73FE8C560E9862A73B71C414A849355696D5882375CB0634F +:20FAE00081B6D20F32D0E24D863D0BD484E7E81C1534ED935665BB04CDFD10DF8685BC7F6A +:20FB0000E2559A1D8C898CE4C26AA28971F798D53672E5897C882D47D27A750111EA8AE988 +:20FB20003D2451EA59B3CC267757ADD7B1176085548FDDDB6558D25F45F470FFC18F675EE6 +:20FB40008D074391251D00D1919DB95F7E4ADBEB15ED9E29E1A804F8CEB06000F46D82C87F +:20FB6000BDC4FD64A9850AA2A018E2AB061DEBBA3A4C4597B38435E7D0D6D42E2FBE5B0710 +:20FB80003263062B1D715750DE62A53E0992F1128DB6EBDDC3F1869DD30A7BE6A43738482E +:20FBA000C2BB248EA178148286B804452AB68185D1BC0226F57B76221C76383FEF626CD3A4 +:20FBC0004859A759AB70875CAE1BC9D8A2D28CD59166511F873D07CF36577BDAE4485E8159 +:20FBE0008DD693AE88A1DD064BA4E931E94B2B5D8B35FB59511565B7D96A51259EB46D5C26 +:20FC00000631316F9990E92ED63179B7468575AC9E34A804CAF02FD42DCAC65A9F580960F8 +:20FC20005C182248804D6FA0F2C3FE4BBB18D3AC9625194E4FB61467585E82F91C8A63FEE0 +:20FC40006DCD3053F3BFFA7FB2A4E1706A1D1C61FE159AB837FA945665DA2A4AD0B96B6981 +:20FC60009BF8D31CD499B2AE64629A7CE8244BE30AFD82EFB059D137E7067EBBB3A83103E1 +:20FC800007FD4E15E199F411B24BC9B2861A65F288392612C13489623A7A2F5F7E8B189A39 +:20FCA000B4F4EE1827AC72F7EA4236CB9C7A64854498D992B1DA436272C42CDB1DE6F65A27 +:20FCC0003A297908B7229028D5FB5D7758D0882CD96438309E27CD317A9B109982BCDBE907 +:20FCE000020EF2D9C8F5A33541ECBC89B5E1B8F97B24A27BC0B6366CA98446FFD180E12043 +:20FD0000AFF5261A6791023F786528C6681667EAB1E0AC7D23C2BA9F79EDBB07645F26A57E +:20FD2000284648C9214EE4EC7C342BDFFCBF825DF35F95FD17F77E4EF9E93F9D3CF8327F50 +:20FD40001C220CF0D209FDB40629A067A8647177147CD432AF9FA6638D9484D24917FC0AE9 +:20FD6000F7E738F9F17926DEFD8D8F16D4B983472FB9E3F20D6C003513E093EF839E2582D8 +:20FD800007CAF48229133A4E9F3A442A373C35D9F89B37B2D423BF773D876E56699DBA1B84 +:20FDA0004A4F76398B7FB8CCB6C0E214E41D0F7D12D9F80E97AB53BB079E664701CE29EAFF +:20FDC000AF9FA7434C70D6AE068C8664ADB782BD4E3F9A62510BFA5A5340B84ABE94711AE1 +:20FDE000748B0A1B5A2CD7A929E8A275B7499C0F101F324407FE7CD3243903C5A4EE051F32 +:20FE00005FEE1A17E3299D54F0E2694185280450396824BCF73E87387012E770E7BE892C42 +:20FE2000C617070B5CE6FCE4D49D754F04EF6C6484F6913B22B53C3ABF1AEE528C91DDBC57 +:20FE4000B4CE479B6544DFDE48D581052AA2F60434C53A7E6054CE1A3C9B2E29CC7E8A8898 +:20FE60000FD11B11D0C0A6996CB1CD3725447A8B3974B64B521FFFC60769BBCD715F2CFB45 +:20FE8000A10F953B68492D0C28AF2ED20EEA4EA6F370F9E857E2D27FE4CD15B79768D47D9A +:20FEA000969628F83E048ABF2119FA4A602C287963C5F8238E2D17AC7FD30B40A36CAC9A0D +:20FEC000F11BFFADF5AC8BE37A6D9987C0CEA254F4DC2627D3C9C717397B7EE62330663335 +:20FEE000A8778153504E0ADDFDC4361227DCE3D2E31531F0B123207EF376772F5CCEEA43D8 +:20FF0000E91DB74C2387573A41053396A2576DD600E6F57939B40B1B8600ED1F55E3B94820 +:20FF2000F7918EEB2251DEABF8F54EAC5B4B59C408018BAE93C3839A78CE3DC17111E78632 +:20FF4000B9B8E21A07969DD9C9F132462F89F443BC92DC96F2A80D9CF9798BEB30A70742F5 +:20FF6000B7AF415B29C6FA52BCA68FA72A42430B17E167DDEB8738CD03F4F640F6D152BF3A +:20FF80006EDE3FCDB31E206E718E036250094A2E45407934F51B2666FC8E429136107D8DFA +:20FFA00082F1722B63506CA6A6BCA7DE3E5E03C8A1A4FA065A2E7226C4862C08D1A5202A7B +:20FFC0005105CECE0BE83B84C9FA176A1AAFAA2C665186DDC9963DB3971D6F5316C8634733 +:20FFE00009985D169628D93ABE148E010C781AE316EA06E2707ED3B1644B5E1267CC25D891 +:020000040804EE +:200000007D5F060B9D7E6B4E92546A4CB62607CA6A5CC14931254051933A3E8049036E7862 +:20002000EFDA0F09431049E500C3AF7529BCA671E0D0EF6545535DA12E4E74FB30AB3DC11D +:20004000AC6CA023FAE59F35E8D9E0A945CE01BCA9167EDF8C684053B6E14FDD01EEA44CB3 +:200060008AC1DEE28DA4CA41BA3200DD07430171B1DE7BE0A63B1C29E20D621219655A3D2C +:200080008CBC4323280E8C7AFFE2B6F2EE669E47B825009A4FFEFA77A7EBA401DBA1FAC60C +:2000A000FD4F4FBDF9E037D9038DF6FDEAF06110BAE08B6C468AD8EE7AB9B9A8BBB960277B +:2000C000A06A2B32052305481DCC807571F819FD84BC2BC5D6E07E128AE244218F8E449FA0 +:2000E000EA43539B97700AA72FCF385DAEE9032D1062B90B7ED7F9DE26E6492BDC0CBD4FFD +:20010000C9A5B07E9DD5036D47015DC2C0A2974615CEDE7C08E52E78C5F239B95518989E9F +:20012000AD0CCA6A92CE6C3389ED30F0C1A7AF8C21C158F8161BAF2C7DB9DBE28A0031604E +:20014000EBB642BB8E7B845932BBDEB799F1122C32734C9AEA5A98FEF8CB37C0D5B2331EDA +:200160003FA094C5999D1F648B56B17DB247C9A51B2CB1231ED944BE00804AC03FCA591602 +:20018000156EB4D805948C06EEC79D202A96D84E2FD68D4FC41FDE2EDE614F24B3FFDA833C +:2001A00068D9282B557BDD380CCDE6D017DA7211BE4CF6410A0D503F8BBFEEEAF6BC804F39 +:2001C0002B17D92998B5F62AAF8CA1E3E677FD3DA041D9A00E9FFDA30CD7DFD6B3813F5C0A +:2001E000244F643D322D086076064C5D89FEFF3A47550BC84339949DA2304442C4E5A4B3CB +:200200004421BBF52DD9841032E3A37E888889384DCACB209413981827B4261A85865E3C0F +:2002200061557124975C291A99A428170EFA6B1BD492CA1B6376FAA898EC7B71BD3D85C4BA +:20024000BD4763D62CE26364C385427AD8A6E2C15BD10B2A49DD10EE7FB88C77FC7A94EBB3 +:20026000B1044B1E25E566D26B5D138F68A3DC191DE5AB35E33E575D90B387FA0D4FE2EC0F +:2002800079FD4D3F982D143A3965E73C45AE8779017D611A4503EBF93169CD8046E4C2CFCE +:2002A0009E677D6FFCE44DD78F5960B6571C3002806ECE3D03BDDD6533B8CF8757B2E50973 +:2002C000231C504C94AC282B982E5B2877C8E0C61C0F0576562407E06C362534D6C43CC6E4 +:2002E0009F22174D094B0A1F735A7D9CC14C82F4241508540AA78F56F85F63961E7F4A335E +:200300006F2A1EABA9C170869CFB9211271FF30EB5C3C7485942D4A5EDCA1E0139D00E57BB +:200320005D1C3D68F518A47B7765C28105B1F46D3DAD2F24F56A15CF5F1093FBD64787A973 +:20034000A6320F9D8E645FBED0B49A2C2EA54A10D23FCD5CEDFF592F6A2911562D71661DCA +:2003600041C5BA03855536AA848C7CC42E85A5DD85D37E9230CDAAAD893DD94B38245444E1 +:20038000F09CF426D63778213EFF2179375001A31501DAEED0C8212D991C111A251AFFF934 +:2003A000FD04D4D58EBDE436A3075907D92C0A542BCE1FDDBFA2888A16BFC1F844589C187B +:2003C0002E0A02F2E3C0B5041849573E73DA1D3DA1D118E56E7843C0B2263A32D3B5C1CE45 +:2003E000347DD86502277D1EBDD15D90E55E39A8E75E9A24A2E4D54F47E7890DBFB3D056A3 +:200400005C25521E960D4A37C45C7120570410B7BF3F523263E04E4B91FB73AB620E7624E2 +:20042000A89100349C122A27403249032BC5D1C9F9B5CF402FD2BC4170414523E2C36565C5 +:200440005CE97D172A9D0D93919478CA7A782754303E487C0CBCB4B4A1B339E5ECE8C86FA9 +:20046000D5EF27F00E5B9755E563BB7EC4CB6AA5258A2718E5A9F6A6DCDF14BE4E5F06D203 +:2004800089C6E73DD2CEC92B83595B2ECCC2BDAFBF9635B04D6D914011543AC853DAC2A833 +:2004A0003F3FF7E6D3CE89EA4ABA5DF5B8BBE61EA792980AF20660D58D8A13ECD07E1DD0A7 +:2004C0003DA84E1ED9C1E08B05B0A0CFF0B932F5843956803890A5B3CD083EB2BE70A4A5E3 +:2004E000CA6DBA4B8F34D61D3B40491C273F85A1579DB9B7990A1681C55EEAE99081E3080E +:20050000F6F4F58EEE5B29A80FA3113035693EDDE20689B5E2A78AD7EC3F824FE86BADB2EA +:200520004EAF73385F2489E4D7957C4CCEE4E3643422818F8B2E4EE30C69E0B8C29435F915 +:200540007677247C8C976346A68FA9DC3AADFBF497D5F13B2F955988EDF6B7F93A1FA3B234 +:200560002533B9B437509F37BDC105B98506C319BCA7E424A13FF26B0B10C195B7489051BD +:20058000731EE7ACBEDA793A1E74282EEA9DC6813CFBD42114F8E6A04D6FB924B7DD87B90B +:2005A0007549EEE7751E58C6E55B9F1B46C5D545419824B865B5C5303A6CC81C0B60375395 +:2005C0006449788324503D510AF869BE150F79798BAC23521AB5149F2E300A6D4634403A3B +:2005E0001806B55DC7601626110BF0E672E577398732D20600A17AE8A2D853762970D08AA5 +:20060000AE040FDCBEC3DE3E13810456204B236FE3F1875E26D982C76A5D260CB632D07291 +:2006200024A715DDF3521D1C8E6967E30EEF944289E74341F3E72EE8E6C92F21C503D61AD0 +:20064000D1A3200F1002E561CF8BDC0F83A53259F86BB5F18B7DB65B4051A48BD908E56E91 +:20066000478FD67FC008A8239980164AEA3EE55895AF3E708F65F23EA484E3AD1CE038617B +:2006800096A4154AA00593D28C01219F77B6CF93C01E2C660DB9D87C2FF49AFDE28E24B251 +:2006A000D3539D0E997436B092EBE4DEC07AE2601AD95C81C40AE88AD62CF45E748AB26047 +:2006C00026A3A686AC961F27FB535B18DC9C32BBF3B1BB75AEAD707A741BA4FC78779F7A27 +:2006E000DC20CD3F6D96CB6B481F0BAE2EBB119C0DAAA6454405BBB61D38EA501198D0ADF2 +:200700008FF9F634CB2808051737EA15A8AC4F423B67070A62209B44CD65EED71C38D24183 +:2007200006E1430333669FEB8AE08BB3F33BF62A0F7CD5DE46129524466CF6ADD3972BDD5D +:20074000E3F6310BE25CE83FBD57A102A6B225711B92EDA8B735E68F45E07556F84A48B2AB +:2007600073B49D30E33F592D33C518FDABABCB5C9B936D812A7D8D3A6F04A118077F0FA761 +:2007800048D8BF8E5DCB04DB689D6718C36DC4A78AD443AA38EAF0765FB7009F58AB934D5B +:2007A0002617A197C2DA7972DA154DDFFC3F71468E832E772714746A25624DEAF2A528BC28 +:2007C000D69E0C0241A140338F85491BBB5B1A0C77589CC79F0BC4E9EC87807C2A6EFA50B4 +:2007E000A23B1DD70ED61236CBDC2EB3455562DE4F88D19DB5C3CD321FAC61EC1C82BDFE6D +:20080000B52C177ACB9B7F6EF5E65BF46C28B05D31805A77EC1C34FE3E06E4CF0AB5BE38E0 +:2008200045CE19847137121740DB0084ADBEEFC313955B8F324C34954DCFDCC63F6921A972 +:20084000F3FE5070E2009EC493C9F5C9E8D0CEB5E6A26BAC3D7767F27E5FC063179FEEE01E +:200860000CF14522DF5B9B822936C88B586A3E1DF8F094140333EADB33CFA6A09A086041D8 +:2008800025D1A274B00FBB52AA0C874C270E1D251F5B78772D6570F14546352408815DB3A7 +:2008A000944F63C699E382760A7AD5E2669A8398BE682FA1B7A2E988D5F4F0D9F426CB4BE0 +:2008C00019934C093D2CA1979A808B94901F8317B4B79672342DE2F508EE0881A23F285869 +:2008E0003CF6853F7C8D8478AC6D926226BFD6A43D0DDE41F951D68EF53DCF89337E2F49C7 +:2009000013BF65209F43D33D9DC66683E70535C057C8AF074CBF19CDBDFC5FE97A56395140 +:20092000C6F3BE5284D09D5F788D76B59D14F4F192C86F66D7272C93BCF15FECC3BAD65051 +:2009400017ED1ABEB8014EA368F7AE4A738A44F3BF60C855C7336F10D217DA482F6CDFD973 +:20096000B625B670389A95F9BC0E7BB488092025DAC4D0292A579C81FC00512BBDEF44CBDF +:20098000F23B6938281A70D4F631CBA62886045E8BDF20FBE6551F459401FAB1EC32565C27 +:2009A000C0D364E1B3E41CA9FBAD6842DBD8D85D13C7BDF4328CB608C6648A858A6C3A0F4A +:2009C000EC931DD3B5FFA2333C455ADD15A45EFD5BC17E1C226714A3C7E9747B2DA03C9F16 +:2009E000E2CE141074BF503079A61A05FA365BA02206CA4FB83E4F6DE490FAC646E6A90605 +:200A0000CF78231DA417914D0E324E68491ABE21B38A267CBFE6017915EC5861BC61A232D5 +:200A2000FEB041DBDBF78FB668054251AB9C265171395545B54AFC3C5A8F96E0363FA2FD29 +:200A4000C8BA8A4745B5E04FF571044726ECB1242509A041FE795ED8C5B28E10FFE84D96E7 +:200A60003D49FECFBEEA7E41DFBA488C1AAD0322BC7E9DBC1C819A464C1CA7FD747561EB12 +:200A80009DA88F7745CA0464E2B47EEA371F017523989F25B5B25EA9D76601207B969B9241 +:200AA0008B6CBC3DBC3B7E886BAC910E46B027C9992DA8C3C69CA114C3C18C64376E5C549C +:200AC000EDCB898C4C2654ECFADEBE6CADE93164F373F89ABF08FA1AA75268516BF2BAA727 +:200AE0008952D3C44EDC503679C0836C8097F146CDAD16276DC18B2604B865D7D3D8C7C49A +:200B000076EDBB6F0C23ADAEFF30CD2F01100D92709B19CB0A38798276561E8F5DEE1A6970 +:200B2000A8673302CF04CE403083B2800E8FECEC4FA0DC6DE96E021BEDDD3386E2B23F50E4 +:200B4000A4DEC37BF9B981C935AB8BA31D52B87B0AD0776076F8701E89C55E445BB7EA147C +:200B6000A34001150FA36093937968BFBDDDFB7B82B04E6310A8B95A0EEBE69810B6F72D85 +:200B80004A2734F4ACAA1D7E25E1FD583B1A1F38097CAFDD522C1B7D345F9C92AA9893C641 +:200BA000A1B53FB55C138B91257F8FAFCE7634EFAFAFB1AF686059E5DE970620C75FBE33A1 +:200BC0001B5745A1ED266D2C01E25D53CE3E819EFCFF289144ADD17734DEEF9BDD414BEA77 +:200BE00013497ABAE85DE921ECF7961EA65AEC9EC8E57AE0E2878D65DE60463D64AB6562FC +:200C00008FF7F79F9A9320486D26FC0875EC2E46F211FC083058F27AE58EC76AAEF541C074 +:200C20007549C8697CFC1EC56F1C28C8C0E9AD26682924A676DC105F5D8CB81D179F7DFF67 +:200C4000CAFBBB65665680D29B4D2E4303D58183EFDB6DA7EE6419DB3391024CFEF295D6DB +:200C6000F91A16AECC050EC593EDC875D57A43E33772AE08605C67F99FE9E08FE74BDFCA7A +:200C80001276BF3EDBD35035F83EC8C759171E7C6BC6DB00D2C9BA5C22B9973555331E1EA5 +:200CA0004497D910F7A09E3FD57AB54A18AC81A859D6E0106797AE2419F6381C202DAA393F +:200CC0001972FDF4FFA35571EE6D8DCE0954474FC6EFF7165FC18501A0CC5E93EF71F04C26 +:200CE000497BAFF37E6BC870255D774116CA375AF3AE8D0039A00051383CD52F79F6EA7821 +:200D00001EFD518354E8BFD7B90792ACF25FB0870119F3C6FC7A0FA5A63CDEFFE79F07DE65 +:200D2000E523E2AE4F52236ED91B95842CC5648C4A4C776693B425492114B8E483130E6BF3 +:200D400059A9813ACC6148285A34FAF445124D5DCB8FC6FFDCAC6F4E95C38A185731B1190C +:200D60001E9576D8A15C99DD2794547610560B2B52A81C2C42179A910088DF77EAF2867266 +:200D80002E4B4C1FC74A01FC28D62122D1B9004250D599A61E52CCDED98104926577DEDA52 +:200DA000464486757A146D3E834812FE518F7D14D5A9E78D37CDFC1E88C1E030B728D39F6F +:200DC000A48C6F7E3E25E96C270BE2E36C673747BBC3A89ECC3DAC668E6E2FC119BD83DBF7 +:200DE000242000774DA783130B1E3A83DE7A749F6728845DE61F658AB4F50B66A4CA2661EA +:200E00009C9488D2CC5C370A8CDCEFECBFAF6EB8A54AA272BCBD0C3EF80F3F202F68346DA4 +:200E2000800C36FB0EE37DADC76964BDC38192C94E9F7483ED04D26DFE29DF228F0D763A62 +:200E40005998D2C1CF1BF4C6D58D6E4267DD780ACCB497565C4F4654084A794B08D29C62F2 +:200E60007E9F6EBA898D5FE4E89099AAFE2E3665A4D1B0B44BC7944E694B4DBE93923280EF +:200E8000A7489866AE3B8FD47936E3A214E5B4EE97C870136E2FC0D5040FCBEF66B19BECCB +:200EA000FD87733FD0E0B50C1389E4A43CA8217D98229B47E1681CE2094C75C403FE12C79A +:200EC000BC9267A07C64B091B1B0172912F284BAAF3DD4FDA08B970577A8A01B465829593B +:200EE000207CEBF5649EF8279242709B7ABCE37FBBC34ED6B73E1E590FF64BBA2F81B4A0C2 +:200F000070BECDEA66EDEC35F5FA86B7E7E86D112458FC5F0A202BDB5CC03FC7AEAABCD6EC +:200F200004BF4B0BFF068A7830A5E7636368D36CDF7799D9D8AF994A0B19F34141443E0813 +:200F40008986A84B2DF60EFA42CBBCD9F79707FC1D58DCB32B89B14C98147E2FFF1592CDB0 +:200F60008F27AE793D8B8359E037177B7F4F2454BC522AB75A987223531D24123985DC6AE1 +:200F8000D0AB1197364FB2D83A0A9801849FB5D8696D08756C96B362A64313D00D5CCA6EBB +:200FA000F5779554151711BE2AD401D7B0BDA1054CEF78F204E531AEEEBDD76E9F344CBFBD +:200FC000EAB34EA7F97412B7A96CA5913857C3BE0BF43997FACB05C08359CD827FF40CEEFD +:200FE0001DCF6944DDF6AED216B0D7BCFE826E98618897FDD210C210C6F2BEFCEDF6F96443 +:20100000F58B32159708E5D9DFBB7A4503425BC87DDF9C15EB8DE36F4CE2A6BB6114770891 +:201020009ED2FDBE6766A05C37CBFECEAD6106C9DCF4145E9F9CF474897D7CDA8BB64FC57B +:20104000B63D3B04467D574C4C3385577821FC529D4C0C9A86FBA6229A8062676C206C9172 +:201060002C2FE00B9F4AD90D06EFEC66522DA759EBDC3D4D749BC924EDD31BEC896A0E2858 +:20108000E81FDE3F6E1941C866AEB4DC691CE620CF876A22398FB84A9815B5CD46A0071095 +:2010A000DA580950E33BDD463A439E7E9C273E9750CFD935FECF26EB2CC571C431E99C0349 +:2010C000527BF9E083A960432B20CEF5B20D202118DEAA3233C6AF53F5D26924884DD2893C +:2010E000808CBB3BB9E691A77464C4BE1304F7706863FD6F1CCF163C91C3D2417ABD0B47DB +:20110000CBBB325FF57266D5B1FC99011ABFD92121F33CD0F2CF6913DB98F00E16DFEE004B +:20112000493A132E5FDEB7D72C3BEBE23A9B51F48CB7620C3E7864948EE271DF8C3BBBD65B +:2011400027F16CB311B15ADFEA39EFD0961872A5818E8B3AC0C37FA74E5FAA3ECE6655BF5C +:2011600089D4B695766E24247AD3C23B258DDFBC597ABE3E910C617FDDBC36772424BC75F9 +:20118000050DC78524BAB7BE3BDE2344739F8F22BFC1017CA4290D9F7208A8611F60C53EE0 +:2011A000C404BA274E02A5D735224571C91D21FBD693AA616F6925BFA2F2B222A2889496BF +:2011C000BAF5DF82FD23E6CF889B3288BAB4CC4CCC8264B7773402E594386AA404547CBE60 +:2011E0000139FDD1CEE2BBE64F1B4F0C78B2C9ACF461B53DB6C32D333CF18DF3C491E8EA3E +:20120000D3C6008F351D8F77916B8499FF96305F24EC874AFA7B7C7CC171EE479F2572B373 +:20122000BB7B2C57018EAC9F7B5E3EBC4AAD980A8B09248738425BB6AF6D81088341A60BCB +:20124000E114CC50F25D894239E75888A97BE1CB4FD2741B00D4024420EDC65CCE689A27A3 +:201260002F62277165E830B496F45EE1E71DBE0EEF9387D231CE951EB80C3F75FD6BDB9B98 +:20128000A14BCC5E611442F4FDBDF6AD8ED21BC05C121944E3947D2D4AC57350E3ECAE9624 +:2012A000992B0A8455A24AB22F5E3438D62541F37CE361C7CE96EFB5FAD1D2111BD559AD8E +:2012C000AB7008365DF4CDBF47200E48B9A9FD0DF944E9DA85EE036FEC8D6F3BCED49FED79 +:2012E000F770FD2C69D488CB4E9835590188D7A885F71D34476C0E02EF2CF165234FC0DE41 +:201300004EFEE303FF0830DD496CA4AD562FE285F1B98B27B5A6CAFDC9C547AF4119380100 +:20132000F6C1603F0EDAF867399493A55F810F4CBEAD172A954384ED5B4D57F213B1E055F1 +:20134000EF1A8ADCD13CC77EE068D8B48842F5562AAB6C631BEB335BDA3F4F1AB42C3A61AE +:20136000C40FAC5F9A9F2F08234AEADD944A48C1F98B5AA7B5B175551BF65B89235B3D7E21 +:20138000944C500CBE02708F10B091BB36E5C0E0E7AE74DBD84D36B1BC10762D7202B0F018 +:2013A00000039FA67989E1665A086832509EFA4E64D684D0FB510F36307C7A6B4EAB842716 +:2013C0007EC583371DE9F4CC9E63B853C8944C19851F9FFE21D13F2C70D7615FA406AE5E22 +:2013E0005A6C6958D17168FCF40107192001A76EF6EBAB1A97514F63F93302EE8CEC6FA88A +:20140000E501B4F888F0413D28FF40D0DD74E13592E3625E7F869872F941014A838AAF160B +:2014200031DE9AE70D270F6080BCA0FB6FF13E96A06E351D0F8ECDFE5F9048BE914B444E43 +:2014400084DB0DB0CC11DC50C1BDDB666C31709BCDC365AA375AC9E4457F8016DB0F781C4B +:2014600078948DE4D587175518999F5AA798D873FDD8ADDF3E932919FE46BA68466B212027 +:201480004C0AD98EDB98834652837C3D1E929117081E5FBB5161567ECEB9651C52F3A2D9DF +:2014A000D68BD681F580C9808F0AFDC9A3C66F53BF429D9E3E06FA82BBFA52CBAD95BE0757 +:2014C00089FB774645E06C3E206EB6A3971406C5DB71D9FFC45B535FDF7B328CAD1EBCB15A +:2014E0009DBF9CEA9A1FABCDF2D7B27676C4C2C3A37EFCBFDC9F2A0F1746A13397BBD93FFE +:20150000D9F3A107FBAB3FEC222DFFA91F1277F7F45644A652BDD1F7983C1F4148FB550F0A +:20152000BBAC3E05D50E0C70BA63B9839876CD975801226F0DCE43CAF8FD296BC6B4F160B1 +:2015400035B247D58DAD58039C86BE7E8E77F85A86C9FBE22F081CBD759705CDDACFAB3C94 +:20156000846937E2A9E94747AF3C37D20B86A5F61D02A4DF165BAD6921C584229614D75996 +:2015800000709C5F916C3B0C79489BBB542D5897684672E04CAAAEE2B8511F3329A42C6ECD +:2015A0001EE516C02FD6421C70D4488B5FE01A277DE0905D525C78F8E3C1A9191F7CC90224 +:2015C00043AA8FB738B1AEFB106A581014BDD17D238D63917F1A1BCE9C0D0930B954F1FF40 +:2015E000E688D3DBF952EDA7F0A9D07B08C63D414C5B472308BB793CC306195453FE5BC293 +:201600002029B28C27956C396D6EE9C69B8ED7B198B48F97225FCD36C58A66ACFDFBDA542A +:201620002EE63D5935E6422E3F0181A828AF94C07583FB0E2EB5DA119BED4025D8DE8EA63B +:201640004054BC7A88A998DE36BB029037634FD80156557598645834F80EDCD44F91D57D44 +:20166000EDD5998DA5E11046EC8D0A2737BCDC2063A13D57DD4FDEC3C741D2FEDD2F705FF5 +:201680005576EF69EFD8A1133C5EB9D3FE80591A139531B53661B69D29D08750B9E05EFC5A +:2016A000F5F58538F557464372E2933A832C35D9AC7D0A2161614AC913AFCABECBA203A24B +:2016C0006E95B7E4AE95A7332DF91330A2B21770918964E97D7266F6964125870D6C5E42BD +:2016E000F22169DDE670ABBA64B950199C4538EFA3DDC8EC52DA5903F3A20EBF7328562613 +:20170000AE4E0C4B2BB4393DCF4DA22480EC266815ADBCE6F6B409C7830646EACE25D636AF +:20172000E07F398B2EB50FA77769E33AFC0E4229F92EFE1FC7FB130BE6EFA38F23EB39FF0A +:20174000AAC42B38AC1CE0E4EE365A4D6B00BF65CA4BD4FCA077896AC1EB97AE4AAC98E183 +:201760003455F56B4646B12404DECEEC45661908C238FFF299ADC753F5189F476483839B74 +:2017800011C54BA6B54F776076863D3B0F8750041D4AC352FFA591320380C86FCE1460E684 +:2017A0009B2B9589E7286D926FB8D197CB4E93274371F42B9A08E76DADCD6950ED319F0D0F +:2017C0002D463B8213A0C44A5B261C0BEB50FF674789BAF7F075CAEDA062152CB933B3014F +:2017E000B29B225CB68E43D98A29BBEB6F34F5830930A82C75156DCD0796861DF14A84C5B5 +:20180000BC131DFB7D3B920A6D833D54C3477BCE77503209C59FC6DD2EAC4FA8AD4DA3F151 +:20182000A59A7B03B89CBB1A49B97393C8B190B979CF78A560C0DCE46733C0661513BED934 +:201840004053554D569D92111C90F2AE57DC7FC5DA1D3BB941CD3A805C1D9D0A89A1E3AC6E +:2018600023B201B35CEFCD1BCC20E3B1E823F223D09274FDF2E42D8DD7A5C5C987329A64E8 +:2018800022A115F2FE3F8FE0503B656535D71F941F9DD7B3B9D270707B8DCE70F89E886742 +:2018A000287DDC9BF6F4F4CA3CF2FE0557DCB74812FAD78BF44E2CA58A9BA789E205A63B63 +:2018C00085C319C804919F9EF2CB5B8D3BF7FDE46F274306AAAC0E792400A913F3281F3F40 +:2018E000F86EBDD8D210F9D815BEC600F51660E0021422AA77FF29A01ABA1778162CEDF9AA +:20190000741197E05C3B7E3E84F2CD60559E75EF8B45204040952D18AB2CA38579E5E47B78 +:20192000B022A11EB4C450D30B34448D646E08EDF3BF11D4E40385C096032A039C1521D277 +:20194000ED687D6F3A625A89BBA50909066FE0BEFCE290B6BCCED5DBF0EE5D260FF02B6FEA +:20196000164FEFAC0154F609D7D1AD1A180CAE5324440BDE5E316B9352B02C71ACAB49EF73 +:2019800091B7F4A3E541BFAD833AA5FA5D59F015B5CBE2D981D7B06DF545A0083F34D434B2 +:2019A00083B41BE01392064A3EC4FBF55E9F76239FD405B382F6FE4A407F553E87B9F8C83B +:2019C000B94D8DBEE64D70396DCBCA083AC2C397A99DB8FA65FDDFE526AB115DB0D88559B7 +:2019E000CD156F8B69A331374560619E01DF07BB86BF637D30C957E4F02C328FB84502AD6F +:201A0000DDB4F25FFDBD1BC603DE42624624B4E5FA6233E004FB47786D1EFB5A0328070A78 +:201A200022FC480D0F503CA6C8C6B76F25C09A539FD1BD557842B7B906DE292EC2E2719ED2 +:201A400029CA193696BC9085FE08DEA7CB546F2B73435034D741ACE5A56E4B76DDA0180449 +:201A60009AFE6C88C5905EAD8AE67AA89522EAFAAEA1BD7002D1B924FC8B5DA0CA3EC2676C +:201A80002EEE9A1F7F0E36B650E77626ED7CFC62D73E7EED69E9B561F23E64A6EC8CF713BA +:201AA000E3C9D55537180E7DCE0935D73145F59EE016C65329D4EB8D22EAE32D8EE698C41A +:201AC0000E088772DAC5EA9A1E1ADD6E1BC16E1D01A914632942A8AA96B834B1D9F8D9C966 +:201AE000F43AF58F1B48BCC81189EC13EBD436421D845E9733991F53A60687ADFB449521D4 +:201B000020EE8D1CAB2B3C932E671B18210F72F95B2EE0BB075C8DF2360FC6754B766F75DB +:201B20005699C1B3D25380A4A9D0C8142815543F1E778AE0D38B20AA11FBAA488748A3B588 +:201B4000AF6849ED79294AAFD2F3126D8157F17BB21E863DB593D0C8F420AFD435EC8B8FD0 +:201B60007689B761E8C5D76B7844CF1E9368F789F6C47FDD02C9759532BD3C352C2F2F1254 +:201B800078907912B6B515E138A20B304F654196418C9C26AFDFA81B15618BB5091BF8CC33 +:201BA0008E0184C476F8E7536D51CB3385CD98A5EF6CFF9651BE016A8EA26D7E848F58EC7F +:201BC0003131A250EADB0547370E13E4C1434F8456D7A5947B948AB210B7B946048C2B81DA +:201BE000955E66088766BE0BA7B45D3F64659D0DFE24CDB22E575C4384878A73A8854873AF +:201C0000D18BA17E626B5376798EB4F086A4E860C8DA973A635611C828529D54F24A6693F1 +:201C2000A6D37041A364CC51430FE547949908FD6936BFA71862C827347C24A2984C0DCB06 +:201C400024EA42B903AFAF7D91B2C8391EE2DAA46C9CFFEA1E9CBE9F36D6EE5BC7218745CA +:201C60009AD79778E2ED9789F98A4023896A6AA1FCD1D8F0C865E288F19991AC4B9EA35141 +:201C8000465E44E4E1FD2EEC9823D7D7B96822ED323007BF43DFA5B7CBD0FC2BBE25019B00 +:201CA000C9F9F971F98281CCF386DFC8AA612760067A6590AE28BD6EC929AFAFBA9446E341 +:201CC000C5E8B26124794ECEFD0A7E65FC453E761D1619C917C001796E1A419C5826994F7B +:201CE0006AC4BA8D5EC5EE6AF89509896E89BF6D703D06EF3EA9436E4BCD3C46F58B0B93C0 +:201D0000DB9E0CBDF2004F1A5771D0DAF2D6534AEBBD074555AE661D7D46CD656CEA5744EF +:201D20000DA4637B9A8B98CC55122FC9E40D62B39C69AF2004AF572D99BECEB8C48633CAF7 +:201D4000AF6470CB6D7D0F2504ABDA8963DFD41F5A95CC030B5BB6E73182309FD535EEFD98 +:201D6000E12A956735BA57EFE3BADE26C4278A2707D1DAAEC4FE9A024725BE0616DDCC033A +:201D8000F4EDE94A6DC64D165888807290B46682DAD871631097BABB5E8A2F3A516422B71A +:201DA00041320EEC223C010CA25B63B7856D20DB9FE79D93C8D46D7B02F47FDA2DE3131A81 +:201DC000DC844030D05AB82357C1062CA6AC8716ED435B8613B8617888E346B8163CD14A6A +:201DE0007E3B5EB3F070289379874DCF94C6BE9B5BD54495FFCFD4322BAD1E15F6DDF38100 +:201E0000DF742F4B0A2FEDCC3F0AE13A4224172414D1B7644ED5C43E5F75E4C513879B43E4 +:201E2000091E06EB495E127A1960F85D1981F08F08D4BE8EAA71FF14B5B72454A554B7A7DF +:201E4000BDB53670222176757E11427F31C71526BBC4124340E8CEDEC9E8B3EDC42E00C30B +:201E600069DA55AC9EF90CBDCB01663EA2A5A1476C0876356355628CB103F206C5444C3128 +:201E80004D847693C83F0EA3B67B60B7F0D27027F805D32E4489509C8B42282D861979F529 +:201EA0005408EA0BA78276E87BD5CD8D627F5F3CD94EC3E2BD43B988896F523C061FA8E0E4 +:201EC000E1A87EEE53BDCF92A86A10955BCD908DF128A71B357CC69B04F99928E1E5C6A6C3 +:201EE000C3C96B22B1E7AB65F635E0DC3812B6D2CFE2E602EC2FC154F5DB61C128289F8539 +:201F0000799E5B8C9D35DFA5551B3FEFD068D2F88AC4957D4AF330B83B24ACCCB47D7E07BB +:201F200067F237739B97ADFFB1DB02CFCD9FDF47C0ED6374A4B409179EE03A13264E8118FD +:201F4000796A93DAF2BC8E1C877A8162B2AADBCD822ADA9B6ECDB6BFE615A19FF9642496CE +:201F60001705B2EAC0CAFB9A633D3A9AC65343FCE4206C147D7D078CC31090DAD519C0D0F2 +:201F8000329138909CA702D34968D89C97CB1D7C85F2C7A36D958BC019AE1D07DA19C29818 +:201FA0001503398FFCC146B6626C8B86F15AAC551033F87CDB8304D27B7FD896A767CE1F0F +:201FC00047101A1C660C8ED8A0411CBD8491F1524CD752CCB7D1AABAB9806A3BF32D9E8D34 +:201FE000D0510B43817768CCE582CAC5C67F2CA43943F5C2C90F29286E6D338D0C87D9B622 +:20200000E3C555E8863E83B9792FB9F27A1C47F6C480D1332EC90509667F71B24262F93E85 +:202020009E0660E2A2ACDCC88AC3938DD1845906D28C4B8D146A79715179A2A090905CB7CA +:20204000211671DFFA815FE3FAE4B3D2E3980C3AEEE63701613DB66251C45AC40776473E21 +:2020600018DFAEF14B1B1471C223349A4B21120DA78E0BF2E1CD3A5CB8822D9106A425CF95 +:202080008F2ED7FE20F634DF5E7FB33B5FC8D4C0D959DA22035C83EDBAE8152229E869426D +:2020A000B03242730D5512D806EFFDE5A221DC3A831A06035FB0D6E060FA506ACABDAE4495 +:2020C0002EC9906AEFFB62EA7E9BA1A5D261B653D5B7722B9671213328698376A03AE67BF5 +:2020E00073C7320F8CBA68C80D82F302577E598E61F6763178DAF59C1772C3AC5C8BE61EEB +:2021000031E367AB0B63A6CAAC0A37F0CBC51FE9DE7207311C911A63F1CAEDA85BCAFDBD65 +:20212000D083B1E146DB2C52CA3B6FBA3A8AD843AD818CAE467A749E196C7A8DBE34B29014 +:20214000634CD3626A16C546F8F1E2390C4297EFDDB2EBA67CA188920F692FB74111844E5F +:20216000845F44C1AF5D9A4BCC49D62FEC10CF66955F5D99CA2B438C0F1E0FCB1B4AF09998 +:20218000D0A0F25C44D193698F1E1F666A6BE7000F8CC35D6DEB177AEBAB981965A290D32D +:2021A00057E51F10F9A671C35698701EFEF7ABFF3F97A9A399F82F9C58BCFCD82C4AF07981 +:2021C0009F52542D1785BCD55FA5A00A1813BC813483E7F46E2B84DC2D2B1C481CA6BE3C47 +:2021E000E8A9F8C471BCCA7DD9550E2EB4C573E5187549E1CC4DC80DF538F6E4ECA4DA3697 +:20220000F29F4F74C89A39506BC962E6E677420D5835AAB093C36A94B95679E10C1DAEECF0 +:2022200036EA1B396633C1E41A6448E375A6AC8D8E2D338E859FBDD42412A7EAFF00398A35 +:20224000E01FC63097D29548CAFDAF275A580CC242AF03433BCC7A9295653767BEF384A06F +:20226000C4072901F76A9A6F203063C60BC32B1E96113AA62255FD4291FF73AEEFDB5587DB +:20228000DDC18A4D19C197F56AC5DF2718FDB90FF18EC6BA34EDAFD674CDB3A1B03AB36F0B +:2022A0004B45725CB705845BECD4BCAFB5132E3A851F2AA604403698D24E9242F308745D84 +:2022C000C104297720D8BC6F1444E9C32EF6DE1B4D5E246B219655FDA5DFBB3B636425AA02 +:2022E00025AD4766236248321031A42C50F0423C2CCFBB47CF587BB5195293ED32E88C9319 +:20230000EDB9CE6EFC65ABEC339E0897D0C269D9C6E5A6509713A7B18CC9D58D4729E5D719 +:2023200064B61FA11506979929EE2BFD3918A6F7629E4946849D39A41F1A380BB10D02BAC8 +:202340002559783C47C8F8FA120E1C54E2145D80300C85E1BD668FE061BDE18C0C31AD6CD2 +:202360005CCC2F68F6C65C080B46AEAA0040512C171FD0596CA2C92A76AA555AEF33474F31 +:2023800006F4FE4763E8AE4160645FE79F6EA5B5CB53408F25C9D29AB987AC98445551F0AE +:2023A00032CC9D6A33C98675031F2178F414A3D1C1632A5065C4C4BE9F1790BA8B26A6AD9D +:2023C0009C949C6027348A6C20170EEF9B3B08417AA83D8FD24F153277131B0F625694CE09 +:2023E000EF06541A1F3826CCFE714317D6D53D3DE996CA539707C5C5F387B3D3DC43D7E3A6 +:202400006DEB7CCE6876C208019D870430E40A463FA9CBB8F36CC23E5064C393C6F2723EA9 +:202420001474D5711B7E9921172D8EA09E434ACB2D5D703C4AB5EC3D2FC57403D04328BD52 +:202440006365172FC26990CE829D3938D6DB2A3269B8D469A42CE629F246757E1AE4D955B4 +:2024600073B0199A2DD395932D1C71AA3E41EEFE7F83A8EA24F1A5A2425AF676CF8E408F6B +:20248000A095E94E2B0C0ED52C91D1B55B6E54A79253A368CE920859536E36E79108BE8B3E +:2024A0008D07EF9891D1D01378B2BE65910A67F34E02792C40456D13915424F8BAF448B9D0 +:2024C000E999F830E7C3285795D9F77E5370F730BCFE5805FE082524FD48CF99C7A7EA668B +:2024E000E69DFAED185C0F7E2111775DB72DB8F5D729E4A04945CD70F2BE3C0F0D8FBF69CC +:2025000057BF7DF428B9A30C910256DCC00336F9C3EFC6937B3260A112320A50696202CAFF +:20252000D786AF2B103A37571A7C3443FF568FCC6B5B5FF2AEAD93859D33DC6614FB74C7E9 +:20254000D6CEADE599DA7B2838CAAA0DE0AB8CE6AF69963778387E7DD86F4A64D3C6D43057 +:20256000A7D230039C38D6602F50AAABE6A9A9A953872D3394CA1E9DF49391AE80B58CDE38 +:2025800002E4088964FB1FE5B3639C99977461FDB8ADD4051F03E9F9B1D9960F55DDFE1EEE +:2025A0007DE039351879CA02AF53BF704AEAC155236CBDEB6CC5E7B05473400207AE9FD547 +:2025C00007770E9AA4E3AE9F4047A0A97BF48D39D6958B45C7397DBA3D1EB269A1B6D67B6C +:2025E000C1D59EBAF26CE33D98A40D27FC082C364BCB935E5746871B7D06AF54848BCF806F +:2026000079F0B30766F2788B46FB6080C18F13D72512CB3DE16F277486EEC735CF8AA54801 +:20262000CE834B9DFD5BA1953D46700D696DAF8DB04CCFACD42465AC96561DF03BADF5FE6D +:2026400090F5B36741A57C52884D15D7A7FD17B3A65D4E1488889DEB2DD2870B5650A2A57D +:20266000E1410F55964BF11378D3DFDA09C361B409EF54CE09DF8B6269CE9F1AB2AE310E8C +:20268000D5DDE6A87BEAFF9D3D50F267D38F99F057453353AD756876F324C5F6C618041042 +:2026A000C8FEC980B6CA9AB888B7D36DC533E7632FC273383A45E3A995FB93256849433560 +:2026C000A4A98D07C1207377D866F6A824F3CD89E045FFA0CFF92F5FE0D46916F8D8C4AA7A +:2026E0007D42C4F911B35B92DBE625D11B7E076141801ACE18242BF4579581192E9FCA676D +:20270000EEFC7EDC2BEEAF5F9982E330C41BB1689A627CC83D49FA7CB8C9922F1949874180 +:202720005AAF5D3C9EE81A3298D8FF35D1A9375703A5E5B7F3714A58E4EFF500C556687A6A +:20274000268B3A24E7EF387EC8D24C8FC04D5C5D9600EB49062E7D719C75940FCB5F6BC7A7 +:2027600011C0875E419BB365EE6CE4BB8EBDE6107C3CCC360924DF0E975CC4DF4545867F7C +:20278000051E5383D5A3CD9DB99F13FDDE26A8DBA3C122FF70720319D2D59239BFF8D0886B +:2027A000562B12DBFAFB3D0B822AF1C43D21B66A66A5C4DCA41D215385D9778D5EAB2FD243 +:2027C0002254790F60A0233BF827B8EB431674B79846B469A15FAC618F07FC636EEFA4CD8C +:2027E00063EC366E8C8C975DBFAEB4C5B0B178C95143325B8E6FC9775E270F89D85CFC3B6C +:20280000DF644BF3DFE6E479E6C015C55B7CF8D32C2ABDAD93F0A4FCD88F46BAF2493079C5 +:20282000363F2B0B4A06E5554E416D5EE9581257BA198C2E3FE9CAEC5ADAC7706E633C324A +:202840004CDC92A3E02D50E14E4259A68C3A5F07ABFB9B07EEF939D1A4F3A3C9493EF73E2A +:202860002A88F865E9B2115C2CA1C4D337B08271DB45B0A9881ED4F3146064FD945440CE52 +:202880002CC0A1146E70F95778DD4CFEDF561ADBD3DAA28BC3027AF80D2E60F1BF06DAA6BE +:2028A000F03AB768A1FEED072E36AC5443A77F0B2FC11B20FE68EFA0FB95D5FF807B9AC388 +:2028C00072C32DE914302FCA6AD325CEAD1FEE3B9E893B434CC303BDB8D820AA9AC33CFAEA +:2028E000236318AA40255E043CA0518DEDEBF189DC126F928104F86A06415D2EACD63CDA7D +:20290000220CAA3533CDA9A29DF5B9BF267ABEE5569B9FA8C2247DDB5922E708B487B5B88A +:20292000F152990070CC840C8FC44375ACB35D005604BC059E8636594C188064FDCF944270 +:2029400009DA136AA4C4EAD0C0192047C2D594145DC1FA6D0709FB77BF55CE330DCDBA7155 +:20296000EE40FDCEFA26E55A4C27417EA718C74BA94712082BC2D4E6EC1014A70B06B55876 +:20298000ECD634C6CFCD1534E62ED903A02B23F8113110D7811D526473FE11F27FDBED592F +:2029A0002B9A6CBA25517496E8E1F077BD1195EA7708CC922BF0B9815ACE73C7CAC335DEFB +:2029C000C3752831844E644AC92E2A257BF4688C0789450112B2E5EC700E4C73DD90D758F9 +:2029E0000CAFE2FE7F5F3BB83BBC8656C74BCCA70A7B1DBBD643849543F24066FF9C196293 +:202A0000BA5F67854075F5B78449E37144D77000D6DD2EC04E2901389023F856CECC79CF70 +:202A20002C4B80BAFA4FD067AC03084D3B9242C287CEB9D5FF929F181E507CEAAC4E42E96C +:202A40005AAC2A03798BE2F72093CF2BD317C1415BAFC5C93C331E61E97C575848FD7FED82 +:202A6000E02E93655B3738EACB2425B69E2A5BA236B2BCBC9F7329289B2726A7BB7C2A3A20 +:202A80004A8CF8F10940A656AD5AF07FBFFDABC5317F07F3064F7A89B6B02CE986C7E9429B +:202AA000E94CE2871D3F54B58E2E25BDE31735B7A4DDB527C8E217D17AC4A597B87B06F7F6 +:202AC000695EA55A9B8EA7A76B58BE79EB3FEB44D541D2F34A508D1C077B51017DB97BFEC5 +:202AE000DE072DF5C8A0BD05D48D59BD06803FF0C30F198C785D8F00F00FC72E36436519B3 +:202B00005078BE61388146E22F7264BAC8102B8D36A250E3C5FF3B2879ED1A4FB9EA1B5A85 +:202B2000BDFBBE30A9E0F376D73415D64666E3CBDE3381B140C7F9984AAF0F43730BB7FB57 +:202B4000818AE42217B1E643EC43C22590C1BC9B675D1A3032B7D931D05D0801312455CA0A +:202B600090CF4EEB02296DEF0C95A06348DAFD6F90BAE97ADD32CDA2CFD75C149A0C89C3D1 +:202B800044E8BC903B2C4ED951053B5303CA8498F7BF139E8B4B71C69A40ED27715852796C +:202BA000C1DAFB42C7A2EAAF32698BE148187D4F5771B343B2F78A5D780D5412BB0D58426D +:202BC0008AD31F24BE52EBA76D5BA90E481D0A18D61CF7F18EAE9EA3BE12A43DF75394398E +:202BE0009C76A77D4126C34FCE2EB7D0879F972AFA78381851BD4693CB36C873467A81A2F4 +:202C0000F60D38CBC4C4376B5D641E2C1FA500D800D7BABA72EFC7D0D9C962BAF9F6DEB45B +:202C20006DBB6B596A0495EB2ADF0D336EF8CF447F528A2B75404134530777C5AC64BF04DF +:202C40004653292709D793A49A17CC1724B9259DF3B76298E34934509A3F36E9632BCA4459 +:202C6000CF8C57C7C57AA264C58FBD84CFF1447DFD485EE19E6AB3C566D37548AD3E63B187 +:202C800014FC118115D4AC7A32AFB974481F011D1D139E82462978CBB67618B7CE59360B8B +:202CA000DB4091C54765745B6DB4B6E49F1B9501E4232CDEFA80CBF698724E4281E4FE666E +:202CC0004E80CD2060B3F986539E09145BDC81500DBDB070C701145C8A86C86DEC874ED198 +:202CE0007E342761D8C43BFE3985EF6BC394317C4F893C226AF514678648EC96C0D0ACC548 +:202D00008465C9B2A67F3D345695A96BF28BB4CB85342CFC78078080D3B9A7EBDEAF303A49 +:202D20000EA95F464A941467DFACBA769565DB027F54E32F99E32937358DAD74E0A4A4E39D +:202D40003786BDF702631894D10CF6CE6E72B7D88F6CD2FA52E302391E87A88ECB2560C3BC +:202D60001E3884F1E17CDC52F16686A37E085D50CAF33D60E704DB2B6934898B032878BEED +:202D80004BBE2E93AB2D5236C92EAAC45DA6B85289F5304C2B827AAC8E08F2404058B41C9A +:202DA000EB6CCAE5EB0585F4663B5A948A891D3FD21E4CA0533A27C0B82C41300F9E853D92 +:202DC000B0C726C279C7114307C33FC397A7AC6AFC6DF22D811DF1B4B7DA50D320C45765C1 +:202DE00007F58C407B947A5A9648C7256EF31D7CEED08459F4F436E50508EB13E415A6A379 +:202E0000921D41DB40524F8C3508FBB344978881EF9D9D8BF7AC97BFBDF393F4D76A43EB58 +:202E20003FD9E252D2C75D6D6B13D3C1159A233EF2C9B882D6FB96EE6A8BA2C86A0EE88A2E +:202E4000AD401448E62C2EA7429A9B3CA0924EAAD781587F421F9259104D05883AF6222D81 +:202E60006EFCF26C639A283F78C7E323B90953A5B7801E7E9D8A4FC177B3936BF02E104285 +:202E80008AB61AE1BC445A4FD203D3C02641C33213F2E6824A86A36E937A5C5913ED6B9E71 +:202EA000C6EDA78720C1A4A1F6E0F5CB0D20C614ECADC11B402E89E36DEF331E6F8EB6E0DF +:202EC000A5C3597D627F42424EC808A01B29987EC31DF94AE86C64734021BA5EAE2B49A9A5 +:202EE000FD7F978C5F67D2457AD37B55E9F0CE2F82672AFB0F03AB4651999E60ECB14AC9BA +:202F0000D2C83D301262B2022C8E66683DCBDCFA13EC97E601167F586D7B79DF7EB4F4F25A +:202F2000F1866FEB00AFEFC8193022CB4498AAB2AAC515F7E10C3772A59A73BBD0CF0D5969 +:202F40005FB0CED6AA025AC3CC42B7607DB27BD448C3FA1DAD0C26686F5E4738928884FD02 +:202F6000D9D6777D17627DE4C3657749CA2696DD2397DB9861BCA7E0D3ED850A78F01CAF36 +:202F8000D1FD83F52A33A2820AA9CBC44C2139CDCB7A5E72263E1FEB7DF64C8C636B8B92FC +:202FA0001B0098D519A1F0C3A65DAD58DA63F475EEFC8D58A2785D29B5A6A2D73CA0F50555 +:202FC000A08698F747DDAF763801A000F57417FE14EA2FBC02094871CBA24F4F133D9837C5 +:202FE00043FB047F5D74396F8B57EE233119DD079D58C5648F2BFFFE3668210924DB0A428E +:203000001ED3350048F30D96CA35F7F519A9124BB74000CD8E81ECBD6311272AB4FB255637 +:20302000CA55DFFE300711029BEAB858C8BDAC3B3AFB161B56CE57187F965FF2C4CC1A0937 +:2030400020DE07CDDEA47E1ABB6992606A286078E6E4B06FBE4EBB7BED4AD9DCE4D6A98802 +:20306000E827214992C5173194BA0E8DAEB2C64667095139E7F10790852FA6B8D638F40165 +:20308000D2C090800927C62BBE51F6BE0F7D6A28B23094C011AFCC8A7173C3A95F9E94B5AA +:2030A0007336CC0F940938C9FBBE4F0B7FB9947D30A3E27D13AD03BFA11340D735B3F3C474 +:2030C0000D84521DFE858F07EA391EA37C903E5FA7D9C860267A271E702C60929263420BED +:2030E0005D1ED47418B42736B3138D32D12E43B86B80D0E21EEDDAED712CA046C521A329C1 +:20310000D3D6D73CC909EB85031C559AA3C804C6B98B7A6D5447CF83A839634823233BB990 +:2031200013568CD931C5CB9ABF6766E64AE554BF92D475DD75371E96EAAF9EAD60CD5DD755 +:20314000B57D3FDD1BB2A3F9B630C7DED7F25108F7FEE4D2B5048565BF3B89A6F5A5F33BCC +:20316000FE286EDFB89367E1A75FBFE01C05C8575F318CDC3954D4804FA0A708F4C822010E +:20318000AF44DEAD842FCA9A56F96AA998AA6AF6862EC88799B169DCB58CEE5C01B2EDB227 +:2031A00091FC54FF318036F32398B3C0BD75263C284C53CFD6B9CD449BEA92D8D724274903 +:2031C00025A21E65772CF7F9905EAA1DF708547136DA692A9B61594AE0B4DC0196E0010669 +:2031E0004BE588343D35EE7578AEB782EE127DC4F8069D52887FD0926E1B477F7AABBE3BAB +:20320000B27D80399D4E82941942E9C9A868317ABC1343AB298EFB9A5E88952E0BAF9D5D97 +:203220008C01E576D76BD919AFA951F7F1A1F5380811638501AEB0023A914A24D3C8C64DCA +:203240004FEF8EAA7F074CB4791B4A82AC8858E34D53867D04F42CE5BE7ADD6F49D2E2BEB8 +:20326000E39F297644A2E3359FA88323F1AFC44652D9CA09E0ED2DE7D124E967BEB13E22A5 +:20328000D454D765764F23B0D149A6E830AFA855916B42D27D11978FEF73013DC44D4ED813 +:2032A00005DDB3B110E7B46F62BA02AD57B0A13CB3BB18704DC440CF1044FBCBB5BBA53C7E +:2032C0001F65E5EE5916160E4ACC90002F0751D3B81CADDD2E1D60E889A25AC092FF2259C2 +:2032E0009B5B65A6CDA1E45F06ECAE4A54B331315180AE41DAEB3E5EFC03BC619B002BD4F2 +:20330000C150DE6D7BD68D67A027165039129284D481D7D0508AB93AA79293F293CC7159CE +:20332000A4B8B5C6035018FB1335325BC76E19037D3F624587AB372B59F4EB2D0B8677299D +:2033400058DBCB468CCCE85CC890C7AE2E316F73CFAE630A67DA339E24F79F3BE45B916F4F +:20336000CE4F73CB393254F1B9D118FD812E16F7760CA9B39E7A91AD1E5062155D9C9F5ADC +:20338000B7F10431BBDD9C01177D288C997F61AD8EB388FA9D606C8B5407C4561E4010FA19 +:2033A0006C9AA6852421396063F42EC06C41C2784C383FA70561DC58D2226AF219665BB0F4 +:2033C000F91FCD150E6D0903CEC095316AD5A0899B264D4C4527C8DF95848B91BE4BC8EC51 +:2033E0007C545D906263EDA2EDE5CEC26D6B213024518ED18BABC6F4A527A3A99E3BA2AC2E +:20340000EED7FB29DA6457176CC2EF866CE25D828DE74F1C48E23C280C0CC14AFBF3BB50BE +:2034200075629F02BF99FAE4F947E403C4E88FB5844BFFD37AB0CE62EC21481540F8AC5727 +:2034400015BC0E82B33436DCC671ED5D17C9B750448E5CF4F6343DFAEC723FACBAAEDD8C0D +:203460009267D79FCF31F6E8B12A65EC10B3774F03F23187D4A41C9BB606BC669F2ABFD731 +:203480007A9A5EE8D9234B3C3C630C5099364CAE663F60CF53D216553DB09CCEAD944E4EF3 +:2034A000C8976C9AA29541F6AABF5446B6B9FCFA0E95D819DB761E5B3CED65BD95947C9AE9 +:2034C0002085E06A5566E7C51B3A28B8F40695A9AC69AD9B4423BD88D76284EC2BC838212B +:2034E00096C181E4CF413FFD66AE4BE9135BCB5B20F1982882C9BF53E486F908487120AEC8 +:2035000008FC2BC2CE20508A3EEA589B2E42726F891FE6BBF6818585E9C6B1C7A8B29F4656 +:20352000340561B4FEF6589D4946BF2628DE15F353F7C0CECBD8B9EA72EF0F080BA3EA3A6A +:20354000C595D766F1EEFD4B88AF91FCFD6D41390414BF5BDF17A042AB4AED6813B32AE6DB +:20356000EF25929E95C5F843847A28235359EBA2337B12B80A577AE7F78643A41E1FD1291B +:203580009401799CBD1A593B43F634CAA4BB196DF1775D373210250B58AD9C1B655AF70713 +:2035A000E0BD50E3DB510D337A2AC09AC40D8593C4384E1CB46AF14DB439054DA773D0BC41 +:2035C0006274DBDEF235179ADF0D273A48F4846E6BF73FD43938226C526514C0A52D6DC209 +:2035E000B5D61C391F276B36FA497F5C91D935153FED997B4ABF6812F208EB8F817714B33C +:20360000ECF8EE7311AA3B9A3E3D1B470053E1284396D22C33B0697823E4E28E0D7EA1EB73 +:2036200007E14711DD31CD1069822BF613D90E77BDE6C93728A9D571F13E4E538E4F6FAC60 +:203640006C98E4125400980E687B2AD81953B6A8699D780D1082EE04C3CE4052EBF9CD44A0 +:20366000FCE09B3EF9294A5BF8B3FE636D2AFB9CAFA21185DA0D0FA742CA7438EC331E8C8F +:203680006288195C26213D5D0FAB76CA0109CF4BED4F6334D0502F5FC8A4620A9A8F3FFA11 +:2036A000FAC4386891F2BC45710942332F03193B1BAB785A9C2D2A8A9220E4F63D9532E925 +:2036C000300E4421C99A0DC88B1CE2F40444302E28A5D8B0E0C22E503C3902AED36F7F1A77 +:2036E000AE7E4F28B4202E479BD26F56FB4F6E26E4134109FBA49AF80BB5314843290DB1F9 +:2037000080F7AEDAACDD6BBCE1660AB1D023431BE1E209479945C9B188FE02769FBD286852 +:20372000F533E29F09A500E59B17D5A315BE8167C41A8B197B608DBBC9B2C359E574096466 +:203740004146EC1B8ABEBF579664EEB8FDC90DA7FEF72E2DBB3EF3C82D2354736A0099B491 +:20376000CFF853474A1447BF55F9B0156BD3C4088DC1248FB713C686C91B94EE91E3A4E5ED +:203780000ECA144CF4DD60572BF39CB7265181D324197EE0F7B2D8D7B8B607A6BCE74486B2 +:2037A0004E70DFA25839EF128BABFDC65558E2EA09D69CA1091C4B5139FDF95126DE71BC38 +:2037C000414CBEC71754A0994A4F63BE1BDC5E6175DFF58915CC33D9064CA3EDB8963FF89D +:2037E00053E2283A6956D6D4C687955944FC59DB52A610F6BA1EA05C7181C612CE654150BA +:2038000059CA3410F84EA96973B010E88628833DAA346E510AFA29D7AA632FE290CB8BAE0D +:20382000625996F48F145017F74F9C64AEA217445D8C4D57E46863EE442F1F251DBBE9772F +:20384000B1F201487C927C0795A3BD774C6B8AB0CAE0526CD969E7605E8519F6A652767CC1 +:203860006E2D7AC43A974FF0AD2A579F4793C4EDFAA5EE8ED5B7C7CF3D9CD218C9F3FDFD51 +:203880001C3809D2E54EFCDDE1DF85152CF55928FD6908D775A1D6D6C4DEE4DFB5B1210AF4 +:2038A0008D9BAECFADB71E92970902C9464EB4734AE2BCA3B8B9BB3BE218A94E93882816ED +:2038C000AA1E33EC11EADE3D5AA4226B00228F17BBBB3F54BA23C29055A267C1C7528B9607 +:2038E000F4457B239A67C939E77BD012F243F4CF708CE03DBF46EBF96F69D3EC1203DDCC5B +:203900009CD90F51E55C077B2C97D5F265A5B11307447F64521CDA3DB095B10DFF8E2F2B1A +:20392000777313FA85DDAE6CE197E08F6485AC102A1D987290138008F31E3F0E44F50871FC +:2039400026D433661B65BDC44DDA067D639A1DBCD567A09059F57D9AB7110A1DF3A75D1E7E +:203960009B2CFC29DCF770AFFD411BE4C32496AB35B4755DAE21260019999B7A61483BA306 +:20398000CCF2D32707A9D59DC34056067C6A0807E8C7D36AFDD061DACC65709921B1F27E89 +:2039A000747578EBD65F334DCD4A9232E4349B7AB8AA41B18C602C14B72DA56D4181F4389A +:2039C000A06A8C3E4F6C09B8611D867BB3D60FA612464EC6B5EFF00D8C09A282CF708FF551 +:2039E00016930F09570CDC7A7A0DC889829E379849746207DE9B24BA771207E4376E5B3362 +:203A0000057C1910F3FC06980CC519D454D124A968096A68CE2D4B1D32BA215FCE88A22293 +:203A2000A99464D4F796CDCAF80EFBD4FF9029B5A4B42843D5433ED5AB017EE129F7C522AB +:203A40006E800EEEE41CA9AEF18C36C941A49832D507A6ADA44EE60C8AEE39B06D9124C69E +:203A600063B93CCED7AF216A1064F98B3BD418469E1CEF7D7E3EECCB25E0D12F6B3DD98704 +:203A8000D8F5F50FD1D0217C5716ECF50B19C2F408B6B32E075F74086234BF6E5C7021E4DA +:203AA000F37263E8DAF1AD4962C1EC5A28001D6745DABB1ECC10D0D6975B39F51964DF2169 +:203AC0003A3D4B2D0839D06A191293818C8565FF7D69788EA65CFFA9C509E6F2E71BF2CCCC +:203AE000FD6D968368C83C8A2A3E2339982090C8CA8DC9697C8EEFE314B663A12AA6D21490 +:203B000081C2C5C2D8B9C96C4C066210CCCF4060F3C82FF91E8102B8DBF12ADF40F8E6E8FF +:203B2000CFA94C1FF16DA56B6284CAD0A63971E30E7FA32F5FB52F52EF6932F7A88C3D0A91 +:203B4000010A6AF17C100218569043B41D450A4B4C2CEA898B6129A1B8BDEBCE2F46384504 +:203B6000F345020F00BD48BAEC8A5BC3266B4887A71364045FE4F082F6820C033B3F86C823 +:203B80001D7D475E5668149C6D20E213D411BF138F90E32B45194A7A96CAC71A5E53830C6F +:203BA00076F99073FBAE2D2F2DA9D7F0C2F3B39F32DEC6E11B154E83F851AE696315ED4C21 +:203BC000A2B86FEC4CA168FFFBF80BDC7BBDE101947368BC45F5C2400230AFE8353C7AD3FA +:203BE000A48DABE7566209D2DA608D831F81445E84647AE623BA2E278982563423C665E6A0 +:203C0000BB2EE328E2310E385FFA66EC9DCE26934566565DB53E0CE656171E5235E7805478 +:203C200020F5B707F77044346619D0BAA1885243D33B8E1BFCFF0B843F07E406DE3CB25A74 +:203C4000BE8204DBD1303EF50E64D551CB2D57B5F85D56ADC9260EE602813603DFD19B2310 +:203C600072F2CF802C354096059D3DA17599E5F21A9CB86E14C91F08F56AD75F67CC20B479 +:203C8000781E94D3761FD61A0E2DC08F6EBEE7EC3C39137E04DAA6EE6ED7A3A417AD4836D3 +:203CA0008E28EF8AE451CEA1933AA96489502FFD3AAC9B5970013A8D30CDB3F84378AB89A9 +:203CC000B85D3E1D6AB1CB06D25289D2934828CAE1A1D18F4DAAC8EC63E55D465CC500D6CD +:203CE000964B8B8CE528AEFC0B59917FA51808D8C3E9DDE712A5BD3244F32407D2B4B6BC94 +:203D00003E1BEC07527612E9306390870109CA906346799E6340DAEC5E613C4F53153D8CE2 +:203D200091E03695F0B3F6275AFA0CADFF2CEEA6E86DC83D9023EE5B2DACB05B9B38D7D403 +:203D40005BD4CF62360E480F8B7C886558BCD161BD8D568AE3B4EB038133C0CBF30F757158 +:203D6000862B238B05617DADBA700125DA8D5E9015CFD57DA7341FE2BB3273FC9878AA98EF +:203D80007555107BA55B2CD4A9A65906A0D4D21D0B0E7D32B02C47EE8157D1DDE55A365E8B +:203DA0007920696D9C669679FF39DDFAF3D4604F04A38BCFA2523584045883563D2FA21DF0 +:203DC0008D98E1BDB2ACE9DD23E54E98D133C39564AD8A0D57880EB61E590312F4B054C61D +:203DE000DB1EC6B3CF0A3834CC427F1C80A7735B7E01863025CBF0A026ABC7C42211963460 +:203E0000E3B3B74141811E11EF6A00A2AC299FE0906D0D7D5BB928D999EF369B207883CEF6 +:203E2000DCA40E993EA8B404A8887AED1B909C15762BA16C1A529ECA99EDE63D3BCBDC7B42 +:203E40007779B71BBE7449807B53F7AD7B290B3DF060E94C430986E3E7F4F3F160ADFF58EA +:203E60009BBEB09269C3F5353DECC1B415031CFF0900C4F6BDF62C0BB2D91D4083FF7E26C5 +:203E80008AC69FDF97E591C0D8CAB387CB0AA435738A3E9C2DB61D5DA4FABE2D6F9543E613 +:203EA0004E0A6F5AE6A0E428509F4396155CD4ADD6B914729FDB60222A06769FAB7C7C9C00 +:203EC0009CF692036F7BAFDFEC34F87E9AE5230A7518CCA3DD40BAE86BEBCEFBDB2CFD68BB +:203EE000C55D325B14F35D5C1D19486DAFC3042AAD2D323131A4CABBF74AEB5AE9EEECDF09 +:203F0000FC55F2EF59BD97FC5C217585D7C9773F42EBF3CBBBFD9EE530DE0E3E233212080A +:203F200073C36B34ECA440C746CF86E1BF5475FC96091D34C3D62FF2D04AA35E68708DCA21 +:203F4000B62A4E845A9237F759DED0ED2438CFD6EF9A3FA4CAF99BCCFC67CF21AD8F61FC1E +:203F6000926ABA3AA338D85E1221C9D3A3D1B20106EB9528E26B02190E096A1090BD1ECF69 +:203F8000D38504E8FA67A0890F8F572BADC528DE60B0720723F328C3A31911FD7BDEBC5DF5 +:203FA00067B385F93C3354E85494FD989F019E75E0364CAA2E2C526001ACF621EBE4D0848F +:203FC000051920641248D055DFAA7981F54127056E5AE7FE5F008B78E7DD0517DBD2432ECE +:203FE000A8F4239471EA29957BF79FAD19A2EA933E8C09C83FF49E84CF08A474546099240F +:204000001875FDE5EE50FF10B82C5099BE8EF042FDB9FBAEF12B50D55C1E01176E0A49198D +:204020001716CCBFFC827896ACC6AB7D6DAF434D74EB357D2E67FC5715422FC49D23EC5DAA +:20404000A8668C0B4F08C9E1F8AC3876189233D8FF32384E17550B7FBD3A46D8AEE1DEBCC8 +:2040600007490458961819B187F65392550AE88A004D0A1F8355FB8942022DFC7E5FF9E9EB +:204080002374D2DC1E4C527791AA80FB8053C91C65A41FCBE6E01A0753D0C8C3F3820A42F1 +:2040A0001AC25A5B1C1D7DF71D3ADDB61D6A46591ABAC86CE09385AA85E178363AA09D4538 +:2040C000538D10C8E8F68B4DB518BBAD0CB9B5E4ADD1075D9ADDBD0A69FF0CBB08CFD4B332 +:2040E000842361D39EFD3A0C394D0E0DD68785B7A21C4E8A4916D284AC45335719587CB661 +:2041000063188A92463DDFAA22BAD9C7DF7F4DEA7B302416B16D9800B8DBD8EEF22E22C2F3 +:204120004662045ABDEAB3C7C54756FFA7AE477A580D911402011904767ECF6B82BCA35454 +:204140004C690657DBF6644687341E3FB888146176A2AAF750D76C359F247E1DF37196B27A +:204160000402A534621782BA64BC5B75FADA4C903F95DD48922C037BF6F10B0E72BE4471F1 +:20418000081628B2112F78F9998EF2E4D1217687BE278FCE2190555ADD40179B5C8CAACABD +:2041A000C4E84C915EF800A212209F81FA364F4736CD8F3C682195E9C7CA81DCA74D205738 +:2041C0003DF7BD08774A4A5ADDE37F002329EA0D2F7FC31DFF21AB44725C8BB57488F8124E +:2041E000157140FAA52028008D5BF82DD9FCE245D120019C4EC339C52230399C450834279D +:204200005DC6BF6EE5A6B30C872A736FF9FCF11CB36DB25224845C8CC38EE5D3C76A9ED90A +:20422000178A020B57F9C83357492C7892DCDA4F95921B57FD258EB8983AA6E97CA83536B9 +:204240006280E7CEE1B0E1F6C40D4BFFF117745A65369E428AC83A1AD832BD2A78D8D7F540 +:20426000BC8E4BADB21AEBE2FA83C665F796510B94B271B1BAB52F6E48E25ED7E02FC844E4 +:20428000F5B2CE69136AFD31319DE5447B6229FB33E7FD4D74B3C27DC8AF890F5487726A0D +:2042A0007ACE6F15F2BCBBBB5A12D0033E8C610A56D64A383549829D035F91EC8E6C67E02F +:2042C00087BBB9DFA4797636DC143D13F64DAA371C6589D4B5FB64401A96AD66231702ABFB +:2042E000C1660FF974AA82E5CF627A3664FB2B3F42E2C32C59FB10354345E2DBCA633952B7 +:2043000093F224531F59DB5C8BF378997BAE0DFB7D98AC9DB385AD274867FBA137E26EF303 +:2043200071A5CC292A528B80969C5DECFE152D6B69056EA2A357A6B234F7186746F9DACA68 +:204340007C6467FD17DDEE972BBDDF058627639514981025D398DB2CE2D158A1D375866200 +:204360009F561D6B983CAAD2C4EB8A82276C983CEF5D1C57E17434030B99E0F6FD22FED19B +:2043800040FEB1E524B54AABE87514530EBDD9EA57D92A91E985621DB455912E2994A361C8 +:2043A00067CD44814BC5F6D2549FD30B47C0D32E6D406966AA0C69FAABDEC4312B7DD3A91C +:2043C0008A113B9188CE809827DCCE839C228D9634933C8D29C5C6E5DB98E8208DB61F01CC +:2043E0002FF2FC5DEA423F9EADF8398CC1C401AA524453E93380740D3A39C5EC54E1B62566 +:20440000C9CB6B6FF07FF7FAB29F60540FFD4B7FB5E8A7CE3BBEF898C36156F3673C7A0AC4 +:20442000AA08A65E544672E25F5B87C2323882613176E97D110859B17BF53D3CBDFAECB913 +:20444000FCE730C1D71375D33D2A78E94A15B49CFAFB3D3981486FC0C870AC61F7FD2E5DB8 +:2044600041004E0F24B7EB40C0DB0CB2694A64B3278F7075372D52DFDAADB483E000C86976 +:20448000800E315D38950B9B8CB95E3A95F7CA775770E36D1BD055B3AD1D4E01691981E9D4 +:2044A00028768AC05545E4E53D34FCB32B61A8889FC70C345D576B1BF07EFA79F85313496D +:2044C000F9E650735AA4E5DEE9DA3BE4AE560CD7863E40ED54535A6CFA51169E2561232F7B +:2044E00007F890035B072A0D83344A516DC13699962D0880546DA0B57D531216E12521962C +:20450000A21CEB4561FB15DBCC5C00ADA0D24815080E8025CCC0FAF261EB7A738C4492D817 +:20452000178DC2076FAA18F3393A8EC5BE4DDDF49EE41194F2CB0F219D6036AA025CD9B46C +:20454000D5198F6A9CD470E3E14DC8A324E85D7312FAFF3221313A4F9BAB13BCAA18921AA1 +:20456000C3AE8DAE62505E953BE8BE7931C594107638773D0D853C30529CBF76BC322F0C4A +:2045800023BF8DC84649805CA0890D52AF30D436CE1C0EF6BA0E15B387F54306DD77676AA0 +:2045A000B39C02A7E31F9499A17BC08771CFE54609CFBA65E6DF9B55D38ADD8B1FC4EB596E +:2045C0002D93557EADBE78CF89E4D40CB7D20AB951C7EA58A2D7561B937048C2647AAAC064 +:2045E000D8E905A92E3AC4A7580BEA254FF5A385B3D4C6101C1E0B2B2F94AC950A08EC6F5D +:20460000A29017C5A0BB6184F4AAEF312213371DEC4499C9FFE5895267D74DD6708093B61A +:204620006EEF94070CA4B0469132568A9A790FBE2EFFD7B27B30F94CFA33651B8729DB6219 +:20464000676111E2359C802DA24BC76BD8BFA86D90930EF3F65C412892CE54E8495A4602F0 +:20466000168DA94F9AD8B14A570F8750BE83C257C20F1E5EA9027624476F78E45E63697954 +:204680008BC87236B55CF5AC773E13E3A1502BE9500D380B334B6DE383CCE749A5948640D1 +:2046A00031B22508951E6AEEB932444F8DF78C878DE80973C0BF94775BB9BE552367ED248D +:2046C00000FA240CCE7D48AF1B3CD489909AB627605249E3860F366E9AE5FE98AF5EB57D48 +:2046E000BBAAA80F9421940E88BF47A0580046A3D4D3CC6D6452DD3A1F5D4EA725E94B0A57 +:20470000FD7C49EBC53E7C2598CF21E77FB20406E97349A17E25E53D80907E0CBF5030D6E4 +:2047200098612809F1328DB4E7747CA90AFF799C08D65003307FE75475256C8612492B0E12 +:204740008E471CC059585EC0EF7ED33DB0DAEB0E3FCF195DBDC1F73BB7AB6257C3F6745C01 +:20476000D4609D768A152EAD81C1E315CC9AE272FBE282FEEA03CA55DC6BA3A98789A7EDE4 +:20478000002B5A0BA06E8A849876D56C63D9DF601A5F8116B9DC21E4F6151E82FA5E96164A +:2047A00084EA8E38D7A6F886F0038700D4640B3A37EE793AF5B42AF8ED2D87FF2317175BE4 +:2047C000FEA15D7F7D7129FE4003BEF2EE8A36823C076CB9F22AE2180366A1F3AB8861E631 +:2047E0005B632B4DC21A54C020E0FB98A99CFCE6EBA0C471150889DB6277B36BAA340B4B6D +:20480000C25F17DC6A6B135552FCA2B768D732EC22FB5638EE87E76AAEB791D25A1B26A4CB +:20482000D1A5DD96DBE7C631C7AB183D202BFB7FE9C21BBAC64C654D643650DF11B9061756 +:204840001F908E689F4693362CD8B7B3BF5229B308841EA377B480ACFCDE7D7ED4F1569284 +:204860006E23E2D2A62B4C1C77830B3D69DE311B450E43F27873EB2258387708D0F25C73C5 +:20488000F7E135242D06980020FB59E2C77DBB986F66E84FE2C62543C3FAC5658B2CC15460 +:2048A000FCC917A73D62EEBBC182693F65E939F52143FC3B1578556517A24ECF03C7A5F4AB +:2048C000C21DB57BDCCE3C1AD3FEF110B0B664951446D586B92B834EEFA2089E8AE19D7B74 +:2048E000984FF9E36DA1B2DEE9535086A2577EC72FD2B2089C33146B6C53038AC8754280B3 +:20490000BE02F56FBA909AFDBCB0DDD61B3D9752333B01E05BF6BFF92CE28554F75650F660 +:20492000B33A3918968B8CBFB89F0AAD861B3C90642F118A7FF9922B40F0DDE9409378B6F8 +:20494000EFF4E62D8B17D73A0BC37D3E32F6BD356B080173F5BC2E6952DCD73066D4DF642A +:20496000EFF60571387639484B13FF45D7448A9496FD85966F0654C352C4DB9C3F62F9C3AE +:204980009523A226CAD6D6748FC6F45563B958346EDA000FBEFD8D32678A167DBEE121262C +:2049A000C82F2BACA1345F4630833CBF2F467C6498D62681FA06A7A9D7E5D25FC93AE5185A +:2049C00000C07E3AF2B0416930ABB988BC893D084BBA51A653E97615AF19A4B84EDD8DF5D9 +:2049E000FF515F640BEA48A1BE7FE79875A802AB05E039DD1C2E5585623D83CF6312B93FC3 +:204A0000E5458D595C6BA8F95B0D4FB66F183875C22F52D2143F1C18478F35333E7D09CA15 +:204A20008F470CA9AAD5AED0ACDB1A376713CE406C236B422A45FE89388FA8A8D3441F7F90 +:204A400088A6B6FC3A57BEAD9CE3BF05D4180EDB0BB2B03E1B06DB3FC0D745285F9059B37D +:204A6000E1810679CEA6333EBE849D1CDCB77421D6EB87CF8B91F62D1568BE9B5536DF298E +:204A80005E56C1E2F303B262845C0F5198926761483E824B20241B580CD7F24FE50CF4DD93 +:204AA0007F801116666F7D6CEB28B30A6C01F4221C0F6FCABC2666474C9D5CAD720FB82E73 +:204AC000F15F2BD4A69EF1F0CC6AE69F4184C77ED4F465F40BC6A979CA8068764820127E69 +:204AE0001C319CFC4CD71B9D871AAA840B0D872B5F59FC57BE4313601C0558316FD7A22C20 +:204B000000B9729FB2D281647E5F697D0D58001C934BADC9FC2A85760F13106C3CC3EA8999 +:204B20009069687D0208068093A9DE70C836FDE19F6BCBE19EDF86F7AE5C47B34519B34E8E +:204B40003BD9C5F29244D5B1AB426512948550565F51FB6E9A835232250F048A45DC3F79B6 +:204B6000151C9A516DE91EE3E52C30D39079DB1130144668DBF776A88F24564292FDD87CA9 +:204B8000ADB9164C75539C74EE731C85374F13FA697496E215D95DDA6DF8607721240B6179 +:204BA0008E48DC5AB95075B7F85EB959DF6888F301E536D0A814B80C5DABB90681C7FE49C8 +:204BC0004B3840FA51E63B5364A0E4B0A8AFC1C17465C1BD62B18492ABB7D52CA12B885259 +:204BE0000C3079C700004525ECB305A89E15890EDEBC242BA6274863FE84A46B3E5318E4BA +:204C000082D264CC71DE85F12C04FE838702F09D3A23B82A7C764392DB32641C963639F0FC +:204C2000421DF3A41C9E599DC8314D6ED10C8385D946245F599073AC69D66858229F4CDDA2 +:204C4000433316F0121141D23AFE5B92706B36F8FEE2500F13E1556424F1D9FCBBF343713C +:204C600047130B548279005B0E36D1D6130FA164E5EBE2A8ADAE7473597EEBC8274687B247 +:204C80004A9A0C7FAE6E10F85815D979ADA335CCB103AFD02B3D39F25A10DDC15E7573DD80 +:204CA00062B6C0FEE198BBE834F3A1196F40B65A76401FBB19BF64C370A4AFB142BB7FB231 +:204CC0003AB2A29DE9C893C9DA8A5C0ADBB62228D2B23935C72DBD11475FE1AA0647BE54B3 +:204CE00056C1BA5FD3817330681899C460841D58364AD5F46104AA15E875C71B6CC7F0B3D5 +:204D00009264DA7A4EF1B3D33C7FEB5E2212579D116B288D1766F29A597D3768082B2899B5 +:204D2000E5E86FB6357D5B3BCE3F4798F9709561AE8FB262304481D5741CF37D19D23D2B80 +:204D400039E60C71F40D6E67188F5D29ADC6D8171BF5CD4A8FE755FB68723DA124946890FD +:204D6000BCB7B3016742291833C7A2E2AF19EF680912C5E3E6B29D7C69CCF53109482B3604 +:204D80008B5892EC3509D6DC680E76437ACAF05810DBD45179F4BF02190F8FB7014DA1323A +:204DA000C4FEF6F40C36A9ADAAB7AC7AA2188B978DAE2B3FF04F39B705C7F70FADB3DA2F3D +:204DC0007BFEB97414F562B8CD3BF0592C54F6305FDFA9113512A151CDD8D358BD89B3D841 +:204DE0003193386AA3A4204B766C74BBE7F0C3300784428623C0D645EBBD7EC7A3FCBEEA3B +:204E000046052560576F47E80B3FFDE90BDF21BDE5C6A5A9688B19F8E7461288272C0500B9 +:204E2000A5E8D364660868F2DEB7BF35C78A0F9DE5EBF2BC5E0044B11E68829E74B2532050 +:204E40007C2FDA667A3E39D0FE3CF853FE0408E9F544FDF50AC127F18EFA0AC75EC515AFE0 +:204E6000DAFB6D7C20A9E0809896167BDA6C06F810A5F21CEFF770EF4EC30B0033E0422DA2 +:204E8000F450CF1771C5B46AFEBF3451B92073C41D27323A4CF583F13CE4E1C51E971C0D39 +:204EA000145179E7CB9CA26CD76B449C59F279375636B55D7F5A106D689F4731CD231DB368 +:204EC0006DD302812DEDAE51B7D42B4859D93E0940BBE0D6CD77913F4FF2531489FEAB6F71 +:204EE00072FC3E6152C51009149D37BE984FAF78AC11D7491D4BFBC0AD2CDB2001541B9AE3 +:204F000035500F65626ECD2E7D7F105EA64D43912C55DD63BF1C5A7EE5AF02B22ED6F1EFFC +:204F2000D163446866E07489A06FFD27BCBEFE790347BE72A08F3DBD10D098E706D26BAC39 +:204F4000DF7BD2A11CE05E260C9E75704FD62827131DD4E684C6091D79EB56A959B2D93828 +:204F60008701CCFD481C3438B0588A1D31F29CA1D041A98D3C013E104C3F5C01E9B7E56062 +:204F8000663AC1FCEB7FAFCACB515994D2A1139053CC9334EDA8E7C2EC091B3FF165307247 +:204FA0008DF0120B8BD151932786DE4B15485AFD64F68D17A2D570CC9BAEFF94824779AC12 +:204FC000E9642000079CB0895C5E67A277B588D6A5966D612E378F4C8905382995114F34DA +:204FE000201918A7D2CF5FD03B49B0F84AEDF7B5109E3D77E0848963485E9024F9FCD25FA8 +:20500000829F0E1CF27F5ECCCD7E352417DA7E6F711174F0CE3561E0E160DE6EE98E83A1D6 +:20502000A830DA892D9C92DDE3F678F37F12AB82F13956B77167C7ADD53F54D3A6BBB26AC0 +:20504000F9C296BD5CA440DB2384F749ED2854A9283110136AFD956C034ABBC34E02DE77DA +:205060005F580300C5CBDD6BC73C340E4011D1DB607257482378EA2D5F945C04B757D8639D +:2050800057DB6B636DEB746B8A7BDAF6CBF7488D77AFA3FFD7084D7A027B4FA02E75475E4B +:2050A000EF3D331596B5B348B0056031A5E64EF8DBDA87CC61BA675471039F66F889CD5A20 +:2050C000D64E837CB3333403AFE3CF5422601D4DFAB200A84684E6A4F2307CEC6C923F354B +:2050E000311247E31BC202C9865DAC907166C800F2AAC54D14492DE12B5D87CC90506ED1CA +:20510000F366FF9E78E05EA38C7E9D9032877AC2895A4DDD635627203D38AA4A401F52E10C +:20512000D92C5D0EA04A0DFD281B0F2F83F093AA423CEBD4A34FCFF3782A8316A5D18BBDF0 +:20514000818D4405BFE309EF7EFDC7F4BC8C923CEF2F06C457B7D32B9455D4CB74381B05CA +:205160005EB6F2507DBD9297EBCF95358E3EC0496076A1817CA65728902C5BCE4F8DE62CB1 +:20518000AE9CBB89640F72697060AB2C886853808E6A14B65CF33536D39C43CDA0660F2396 +:2051A000C3D5D4487AF85E7CF2EBA0E864465FC1815DA311DFA02C231D5AE0E238908A3A9B +:2051C0007F6B5E7C20F6390D2DEF829463E56FFD3FBCB2DF2286472C3CA0281BD2E720BB6F +:2051E0007B9EEE4651118D94B3F98C724D15D18D67259BE7CEF8E117C1ABD2D8362F54EEEC +:205200006E7F80B013DB3703E34E98746D60083F467C789887BB616B859FAB608D92045175 +:205220000A157C0400C08C322C76C61BAB5B0B16DECD69071B8150AB2D1097B85AF39CE0A0 +:20524000413326D3BA9D16214911C1A8985695998D088D02E3D105E4536CAFD0DB99D9BB6D +:2052600034E45CB668B099B18E7CE25916C3256B11B461CD3D92DDFD610E8D63F2B623AD81 +:2052800084D0D49960458239E4094480FF87089E0DAB3FC0AA47EF6B30B160F480B794A965 +:2052A0005EA94A4C3107B24848DA18427420DD8472FAAEA82D0432EA29F7E4DF69FC6200F5 +:2052C000A254D9134DF9D0A943099146C584C4C14705D4C76B1779B8E7D9ADD27FFC1EA624 +:2052E000F7B001D99195B367CB75183EB5C40BCABC9CA745A4A449C4157DD709FF94D05546 +:2053000075D4B5E66B8ADD3AC8275C70F1055147A070416E1A74D83DBC79C7E70B69613109 +:20532000CD1FFA3F9A98DB0F43C0121F4A1F6B3185278F2659BF7BD09D1BA522ACBC418A7D +:205340000EF2D2381C54AC9A18D657820E483E4B05D3B852359544CF60CB2F329194FB2656 +:20536000F6191488115B48C1A80082658073D4D3A885D1D56EBF00A0F8967885A23CD7B54F +:205380008282E67293420B02DA2A149D98BD04577E5C7054470315BAEC1405A82E3E837B9C +:2053A0004D97470BC875CF885FE90B9AED3539AD83287C5A0699E57CF1A87D57846F40828B +:2053C000B524D20AB5FD662FE1B2DD455C36D0F2D89F2600E1F204F3FF8283D2E92F49EE3C +:2053E000C5D9D828FE78310F07E8ECEA0B3D68814AE8EA087B4CDFF3B42F27E9E3D38ED09F +:20540000338F2E574F8AF0DB6F95B4EB75201A2672BCE95CFD0B2A4642B8E2D7799ABCB705 +:205420001AFFE7D5429C03D7F4D3AFF03AA777B605E50EFB014281E5675B92E13FE40BCCA0 +:2054400022A506A6F700A6B4A5334E4C4FDE0B26A1F587C2849231C325871128B5384AEAC9 +:205460004B1B9076C73A58E29CBA2FCCE8BFF93E119CA7716A18CD448B275688A6FB280F96 +:20548000FD4CBAF390506713F139D17E14442DAC10E3E9BA95D1C56D16F004E281CBFDEAC5 +:2054A000046B3BDA5E780D14089DAE54B564E105B56DFE0C39DCCC5AEDEA7733F6A7E16302 +:2054C0001637429A580090502E533F22414924FF6671CA168F6ABDC815625A62001A201D1D +:2054E000F3BE40E02E84D9498DCB58CBC05AC731126497DA4D73471775DB81AEE3FA0D52BA +:205500001DF273B14BE0CDCAE73DC86F24547F9E524DA9CDAB7EC5B1B5A3A325FCCF54941F +:2055200038E66E2DB6B19960FACA9D7050E64FBCFBE35C1520D7AF3B43903EF06456E2FE75 +:205540008B9577D0BB5A9606172DA119EE5AF375A7D7441A7C15D7FD767BB8643B65B38B59 +:20556000BBED6E02FA5652B146703E39047339221F423692BF28DEB961E9B4EC42EEBCB58F +:20558000430BB16DE355EC9FB8C7698AA7B5FEF69E012752874C0C75CFF43C6E7EFC732034 +:2055A000E5BEA67551712F0A6514C33EE446FCD0CE0F63D5D7C864CAD8933C0B19207B0B6F +:2055C00074B0D481CF699FD8FC17D883806B2EF9996BAF8A93AA6D6C522FBEABC9F07501B7 +:2055E0007567EA8B3294EBCAFE64EA5B05DB0097B442127BC72D9E420AB309C3380DA428D0 +:20560000E2CDEF24DEB91997CDFDEE50918035C32F9B839B1CDD32E73CB5747866A7D4A414 +:20562000D8EC9EF0FC56881BCD2C57804763FA917F983D15A99FC0F5AB06576822CC4F5BB0 +:20564000604E284C7CE3109781032ED42B0557352D7ECFD2584A8E9743B08EC0C7802BB961 +:20566000AE951C8A0352FDC2E09A09384BF2DB62F453C86C785A1CB277027604A1A126334F +:205680006E1EB0788D4FC49028A84B8DA2E52FD782CD0FC2D9AA33A2D630C12930AFD5C213 +:2056A000C8D5200DA967CC4A5BC8C321018A8B3AA0B828E139FCB12E6E3C45CEDF4BF8FE51 +:2056C000306171CC0AB33587C40E85743A5F7C3F8CCD748B294E0C7CF8D7F7073EA50583D5 +:2056E000FE66C29BA18E10B8EB234028A11D1D3187B587C6407C3F38040D835420A50747B9 +:2057000071B05914396F03D6331526F5CDEF56F9B4571A03C7F032BF676A792A91A8E2208D +:205720007DC55057B3D5F4BB5081492516029C12123F0E0D05E684C3D16703FDED6A0336DE +:20574000F582DE5ADCA6FC77DD313068E04513E1E33C24530B04CDA9E9BB6C08B5D5D1B5A3 +:2057600046CB4941F0AEB27BDCD5264B5F1259FA84CE1172C0035F7730427C2C9053E3C0CF +:205780006C88273E9A094BB537414641FFED3572386EFB5CB3A519B75159B520813C2BA34C +:2057A0006BD6021D920134E87FC13B9C22C18416161903AFE5BAC28A94BED99E76586C4532 +:2057C0007D1F7A4C35E510823FC91B807F25C7D30D65979BE9753ED0149D0101426E73DA1A +:2057E000C9CC415E31E326CBB2658F6A7EFDBF8E97803F28EAFC1DA4039A47B4A9AB6A42DB +:20580000E0E35309D6017F67FC749776647D522532618203C5A105F5F5B83655FC356DFD8C +:205820000F212170119C904D022BFDD70214FACAFC122CD40D2B3D748DED2AA8175CC8B014 +:20584000A60E7B2B8336DD03C8CD6FE0262244E0BF9C995EFA4C2391804DEFAF455E78B97A +:20586000B2D51CE9FA8015C835787D2D988E4D3CF76C11FB4237D0860C95FAC577F82156BB +:20588000060E56BB447529A0488FB12A81730AC894239B2978A8E1419C0019F04818316B8B +:2058A0003FEA9F315398276AF688CC6FB1D513EC4A275EE063083ADD9C43A79DFD809D12B5 +:2058C000682798180504F774D1D1F75C0F495E9ACE97CA0C38844569E0C959A64930AFDD7E +:2058E000C8536A6E6ED99AB7A6A817734995CEA97E1CDF7E7D069ED9CD0A5A2149E6AEC10F +:205900008F1ED397201BD95727072A76CB0C5302505F7B86DC80F563697F9F6667550AEE06 +:20592000BAAF9139B0B095412387D8EB5CED8058B507ACEA4979370AC56FA5CEBC5A3478B2 +:2059400022561DEC883B68F1A80DF740B94FACED6C6D4176E06FE465F9F95D9A30CF7EA7E8 +:20596000BF9FDEA40CA85390A71C891691318AA747FC717779EE3E218CAB588386E7C7180C +:2059800027C78C584BD87BF2B280ADCF0F0EBBDF852DF84DB5EF68DDACFC0CA8806B5F8E2C +:2059A000A0AF1920EA2E4D076B8C0CEF54693957292DBD063149BD5A4D2DD5C0BEFA18DC4F +:2059C000391DF35AABAEEC0DAF13D1F810DEE0D574AAE4441CC42C067C968F3E77BB8CD4DB +:2059E000B0B7FDCF15C980AA7D3E34044A26549557A4087A64CD9121EA96C8B22340C98A10 +:205A0000FAD6EF11F074655AE29E713FCC3A1C14687BE73858F74DE8E1D93AB66BAD3FC6E0 +:205A20001B8D3B1257E1F3ABCE09F0BF92B81251532D0E4677D503A20805002032D33DF83C +:205A40004FAF9DCBC320F7F10A5BC590C3BE9802C2250A2BF45F8B0832812BC1108964AFF3 +:205A60001B2677C0650ACE8A6950951DA23299BD003C2C564D1A3B7402F27FCD11B3F0EE9C +:205A8000E72EEA33800F5180AC1B0B249D5BACCA5B93A38D30F94A34B00B0618293F28C41E +:205AA00089B45AE53B833AF6F898FBD8326B4C301DDE7462EF2AAA8A76DF24D2CACD1D6182 +:205AC000A1E2197297D3479C27CE7FA61B04A319F4280F973D917A1F63DA6CB77F88DC4BBF +:205AE000B43DED5A9F10C2805AC2ED6F8379C65640DFA2D8584C2E63B855226C7BA0F5581C +:205B0000E566023C555E0FE647C9FD547D267D4FDBB7C5E819DFA0BC6707236E86A44F5920 +:205B2000DF1C7AAA241BAA3F5ABE04DF41EA91A83952522ED2CA3AA5BAF6A72F16D313B700 +:205B4000826EC0DEEDEDE398DF57D074BE9AE2596E6956E1D66E7508AD1E7C94D3FBFDAE32 +:205B6000E8A6C4529E9809C81C487EE0350F4C53F78AFFBB7C61B1AAD9016A598E006A6667 +:205B8000E488D4A6FEA48D19B9D86287EB6F479E3EED8FCD05AA80D919BB699244BEF3BD0E +:205BA000C428FEE2D90AC7D78BA39788EAD23D5BA992CD191C7E51F242B78E29FCB44AD27D +:205BC000E7E166462CCBFDBC13F9B25C3C53168895ED9B10771CD4DA1F146BE9B18B5FB515 +:205BE000785D5E32715847A4218B30F6B2C09618B0F0EA576BDE1C299EF677991638FD2715 +:205C000071F0D6FBABF8309C2B4C87A61FE76C8C0CAC9AAB59AA7268B16CE98FC380E72A7E +:205C200085F3747361177B24BE6E3EA3CC2C0EBEEF1796808494C0F1B1D410EECEEEB63B08 +:205C40004C998C1F6D4A4F8F2E6C4DDC0BABB516011D10C8B84BA75F2F85BC3F08B39A2BAD +:205C60001E7EA68DDB5A6D135F6DEE1F4280CA06FC268B749567BAB4FC93E292E5BA724A4C +:205C8000A22A7FC77FF60C1AD076AFE30F4AB56D1DAAE727A8A6FCCD1CD7BEE98BB3824D71 +:205CA00022187EE5C4C5004E4ED83327268AEAAE1845ABFAAC5C9FC1A42AED0B616FC95788 +:205CC00008B7312252D81EDADBBE1CC1A6E8E9EBDCA127F5D5598D1166FC3C785F7633FE37 +:205CE000B1C2AF3F2D88D427EF0BE77A7F68AE66FAAD0E8F4CDE43E245EFD85030BC4C37DF +:205D000070C843027385A3C9933958936AD66658EC00937EE149C16B67A96CDF5CB32816F2 +:205D20006DBB5BFF82C7E1408C400D9D993DF630A5C4424EE5D2B703F78FAF0126DA61B351 +:205D40006BAAE2C007F90FBB34E0CC09C0EACF15C847DD3C0B891CFAE7DE57962F49F2104D +:205D6000F1E01B2340C86F2BB5C4D4E2D428B0F605C7CAE8E49F84D47D13CCD47BE844E78A +:205D8000B77F80DBDAA849D21A85F2E3A44BF87337156ADEA0A5BCD723E683DDB20224E971 +:205DA000188F7026D4F3082C350C1E71783691E62BCE6A7FBB4E512100486DC4C04CAC7BAD +:205DC00011C766A6B6D86CA4E540882592F724A010DA7A4C37A62BAFA03E06C4163870AEA7 +:205DE0005595CB466416BCA33877BA2FFF6592BCB49865448426C49A7F6542F94D1B9F5E04 +:205E000058633BACC8082E9F4876E2A99A1872A1EAEE5B2F3FD5A5783EE6CF55B177D34916 +:205E20003A04B770DD0061291D293CA2F4EF8C973ED96F052C9D3F7FD41F1860984169EAC3 +:205E400001E247505104BAA8175BBC53C9DFF703C41614BD72169B398856170610EE53B4E7 +:205E60009874E2AFADC255C2B25004F25BC5A6464F40AF4F9A06418A4099DF9475E074BB33 +:205E800002AB08448A95AE2E30BC8521F731BDC94D509A9F00F00A0B296588A60C835671E1 +:205EA0003801EC154B4D31DC4F72B7DD5084BD4CD11E0380D1754CF96A5EFC3F16BDE68A8E +:205EC000A5F4B37657115F406B8529CC9567F9BF0E529E6E160B405A6DAF6B8ACC21258690 +:205EE000F5470956C0777E489D260DB0E25764B12896845082F35FFC07E05AC28C53797609 +:205F0000C106197ADA4ECCA545BD58FFADBB39F712C556115E2D335AE11E5ECAB5BB156635 +:205F2000D978B009955E2D4FB0556363E06DE251109F7B8793F5C1CC1F9BB6730D4727DA9F +:205F40004432F7B5ED5DDFE9C9ADC750AE1EC1FEFA0A2E9C980536018362741D087FC5276A +:205F600086D44D76C19C934571D58F903F89558516650C4F162FD059AB1C22C37822958623 +:205F80000C7410284DE2F4AF276B46F0FF581BC6512130512ADB373B46EC02BF28D8C1ABAE +:205FA000A573B605CEC5E093CB6937D086CF45CB1CD4E15029AEFA95B5F14E7A1F0BB09207 +:205FC0002FA6EBC0A3421FAD279AC64A4F280C5FC42D781327560158CA895D5EFE0B5F1500 +:205FE00054AC1294A25FE3FA93D064720AFA2B07B27C1BFB573D8A0DC7A0C54BA3E0C7B7C7 +:2060000082B85047DD2EA87DA282E312D8B0F1DBBE24FCD97E8A269D2E3285043C28D5D797 +:206020007247B84F4EFBCEB746F6242CDCECCA3A3B16CF6EEBF8B0D8F0987B4FBCCCCCDB00 +:20604000B1F1BA1527B21D33735862854929A308FCE4A8C8390CA8C4B922A2B32625666293 +:20606000DBAF02D68A6CC253ACC1FDDA61F3FB96D5CAAC1F89497935B7320C1D85C0619157 +:2060800004DA0585B1FCC9996C3AD3A48471D374DBABE72E3BA4A50DC9B1BB5D013524D642 +:2060A000789EF95089FC38BF29084887387D420D175820135391F829F412690D748488E777 +:2060C000617C9658D844239CF642B3D96F363E7B75E2A5B582DC30F2F48564A7AF147D8F74 +:2060E0009AAA3C2333C328CB6686F95020BC841920A6E246083826D588B53D2EE0A4BF470B +:2061000013252FB321F0A70A0FF09F6C0036EA0FD43D544A507FD272382C4B79C2E5A79B97 +:206120001FFC49C8AAC952E92D1A2DC4474EE488C5F421BA58FA3DDE7F97C4EA2367E73BDB +:206140000B90B3016C35BE25A70A95DD40FC1E855F73B26F2E207CBDA4A4874EFFF16186FC +:2061600085C82F5BA09D8E7785E0F029DE6A39AB6AD217493F0A6AEC59ACED7D0B18BD3F93 +:20618000A5D3F522E38E8537BCC479CEF251E5E9D34847AC79583B5B2C93C3B1A472928299 +:2061A000B2B23B502BD48496E3BF85640B6BC74F6D4C9976DCFFCF6C2F49A41B1ED18E50DE +:2061C0005534F134E2054D2AA1DD5B656042FB8F23A8D1FF37AB77909A3719E057AF35D4EC +:2061E00070D2863EF2D0047FAA6903CE184C167C54BB6EE6928B3495DF98326F89D6154164 +:20620000F589A9C84A7148BD8C81309B2633AD6BE6724304F6DCCAEFF7D785ECFF27A6371A +:20622000EE3DD41CBF6EECDCA1832895865EC4783DBC49FC73797555F89E1484ECD216BC9B +:2062400093472D3E4697DF8D9669B5887BDDB88E2397CD42C4537FA167292C88D0D3D5E139 +:20626000F0030201CAFFD23AD8F8D108044851B67DE643602209EADA58D640B3764BA2D806 +:2062800062142322A8755F05405AAB522078D140B4CD3AAC07FBE711A7F0EF3B63E81CA752 +:2062A0000281E6739E005A883B690FCD98DE1CAFC8D7EF1653ECC4B7AD6EE6BCA2E6C976DF +:2062C00058240EF228EF10975F416B8BC83FBD43F4547E8FA77A8B8859F385A97ED117CCB2 +:2062E000E09A2DC52F0880814876A736351C0E4202367540AE30819F166AC6C7B42596ADAA +:206300005B5FB4DBEAFB07F79EC1E6E2487EF5AEF936597F073971B483449C41339A4FDFB6 +:2063200030C67C1D2E20CE25564CF2DD6E8BA7E72733489C10A7DE4F43DB83C0D2BB26B9A6 +:206340002EF2FDC296FB0E3C96CFD0ACA6E246AF18A707614C3C64830365F9F29E934EB409 +:2063600075FFD27BE9617CCA4120CF627D49EA84DB6ED09AA17E394109B39357122A0DE9E2 +:20638000774FACEC8231A4571C216743A8BEDE4D3643FAC0C84886BDF84DED30E9BCB971C2 +:2063A000B75B0ED351BCD29E1F39280D1B9F0569ED6D31C2BC41C0252CE829E83A8BCDEAE8 +:2063C00025CF564AC8EE52D98882321234AF2C0AC0A977DCCC4363893D460211704E269E12 +:2063E00049C79BC96F8D8A2923CA1F1C98E800790550EC95F2F1FCABC5C2EF7B6F7C763F68 +:20640000AB8BC4D10445D496C11CF46A52AA47E7C45DCD194FEF5ECC11028E4D8009DA5089 +:20642000F6EC96AC10498C00D11D2753AC56F32A814647F25AADE64799A89741357A704D13 +:206440003BE699A8129CAB92CE42709B8265DD295548B4EBF4520584821EE08316425833F6 +:206460002A87B389B6F23B02CC3C3D354A8E22038A49A9C06BEAE66EA00ABEE4A8DB641F9C +:20648000DEBE0471A9B43FD6B749296A5E7A31F7795DAA8CD044A8495F49F5BB847332B59F +:2064A0004D7600792C7D1FDDF6C824BD6B1DF6AABA37D58203765A901D3C1AC4C7A24D2676 +:2064C000E652FA96AA57B464493C150BF0C04CF9503A4D8AA6A14C46F64C336F6952D74E43 +:2064E000046341909D192D4BC82173E23428F6963B766E207A735D6AF02F6BB34800A9DE11 +:2065000012E8580DD2E8D21FB24B2E105F0BD2155B840696DEA116A143BDD19AFEB909B752 +:20652000EAAA4945551496829E16974EF33EB8FF5B61AEAD85ACD98425A9A40D070E9F5B04 +:206540004A5C3577F231D91D1D3091FDF5DCAA7FDF850BA4AF058C527D97EE861E8D4823B8 +:20656000C1F308E057818ADCB6A8A5C1CB586DFE7459434075F3D22ECF78FD9F91DC2D6852 +:2065800064BEF85149354B2A683373FEFB83F5B9B988A3174980037847AB05C5437892CB52 +:2065A000D9488A50C0AAAA014297CA0E359CD60AD1B34295D227677ECE5FEF9CF529308F9B +:2065C000D899A60DE6289C0D3483D49FE5409C824D25CC1354A44C091350BB88BF1E84CD01 +:2065E00070A56885489C074266D6E00D5EBDDBC3775BC8F3D0BF71843BEC60606DA0CD7048 +:20660000ADBAB33C9F15A81B36878472B9E04F9BD75A3EA6A788517261634DAA8E1A2617D0 +:206620004960896AA3757D62946660C7B3A401ED8A408E897E63483D4E06D91A6DAB80F447 +:2066400094515239732233091AA59DFAC7ABA108FFB70FECC0C23466C89658E6EC4AB7DF53 +:20666000F0E2AA62B355B846BAB4319931EEF84B401D413E7BEF60059BA3455E3B197E013D +:20668000115FF61DEF5C1730D2657D12AF99176A764D4BDDEB67CB4BAC43D29735EED24274 +:2066A0009B50B92977F30EDC00770FCCD969E95549BE60E23B1FB0180FC32F0AC7AFDD8797 +:2066C000A45DDCF1FC9C6F42508A84F59B7426ABA8C02EE8EAD985FB97CEDA2D9A1006CFC4 +:2066E0002C154328C0387E650A5B26D57A221DF4993B86E33A0ACDC8B13C828C91037D25BF +:206700009A4E1B385A14CB0879928031BC0396414A0906E818B4FA9A073DA9AD8A48EE9818 +:20672000315BBC1E6BF31F9C17701AADBA1863BBDB719211707231723B07B342CD9C2FF267 +:2067400025050691BD02B0655CE054EEDF836DEC4478EEEEA4BEC42CC0393404289C9E7678 +:206760005D90F865C98FCF8E03F1432982C64B5C9E7F0E8281C12F18D591073874091F63F1 +:20678000E6DA483FCD395702CA58CF82363471E1D744543329A649F577415385899B6AD780 +:2067A0002C928A1DAA4A9394D86C56B26FEDA027245C2AD63859C24E3A3FB20039301C23F6 +:2067C000B0766BEE7447677633A52C2723B6D8D288EA13514229EF726607AAD4191412A484 +:2067E0005BCCD4439E8A6DF9337196F5BBED217BB5B2C7069C8F79741468E935778BA4CFFF +:20680000B178FEB9F1CDDD00AE3BE3B021D703A1FA2CC1654D783315FB2EDB5DC21EE2C8A1 +:206820009E246685D94DE65C5A836BE6F934C7FF582FDE3723D05FFB0AF5CFB1E146608AA9 +:20684000EB5C9F7C30FD538394E99FCD98B3053D63BD4BF2E583794D1832F16D9151ABF4A9 +:206860001D61ACC2545C80BC7D4B385019B60B456C7DA9B1C0AD25AD9086593286C9A68831 +:20688000BB7B0EDB17AA89325D85D8014F756A21AE4E721F3D601DFA3FC750F4BFD5AA0B7F +:2068A0004299D1AE53B0E466A8DC7686DB3C5E172AB67D2560EB9F6E46625607F87A0017BD +:2068C00024C566A51A0447CAE4FEA6C9EFFF1321FB28256D2776AC3AEB42AE30FFA569983A +:2068E0006EA8507CBDE3A11EDADB7A5CF101571B55C83E0CA2ADE39616FED930A40E189EB4 +:20690000A4A5D4B790099185A1BF78BBD529A07BD1F4EB66838B26343A7DBBE414BC58F15B +:2069200054CA06FFC4D10EFC00F5C3609C411D26FE77B5E8E9E98EF4266A83AC1AB65853BD +:206940008EC8AE1D6F62C838AF2E886BB9300365BDEA807C54148661207F7B9EAB50C4803B +:20696000B6CF35715C32CEFADCF7EF56B6B2CD5399DCDB36E4B75274C0BF113DE54F26ECFC +:20698000AADB07A26E6ED4D5A88A01F8A677912BE1B9E6EF9C6525927D59DC3AA7321F38FD +:2069A000C0E8A5200957178E6BD80D85BF73049FEAFC104914F027D40503CBF1C20B471590 +:2069C000E91AF39E5169E2D9C37A1606AAAF1B042D9B763A5793DE9D957A51F8D136889386 +:2069E00093D3E534D08CFE3946793C3C305EB3FA7BEC690FDF405004DD05030073E4519B99 +:206A0000423CD9ADA471B1B8802ED98164D5DF21ED19F52BEA6078F592A99BD61B2E9D77CD +:206A20007B58D5BFE99A9AFCA1DF0E7E6D4C71330E8BBCD5548BFCCC8730A9589508B61F72 +:206A40005E60607BB74101DD1217256A3EA1980AAAE4FA7BF8F699593347D960328AD11A51 +:206A6000ADA340FD7011285A038EC25F897F3DA866795A06D159A78509E860F3B059CCB584 +:206A8000050E169EADFC2EC559EE78F5F1BCF74AE952E707BF16FD1079E212BFA74CE08A5D +:206AA000D59233D3FED48E2870C6009A8ED34234EB46A6C6440DF1035E22F7E9A10F2FCA4F +:206AC000BBE3C2AA2CFF93367459FDA531A9AC10C52F9DC705EC0519AF36003CA5A227DBE2 +:206AE000986A2AC54192C3E5EFB35D3210D4A6FDAF71F3957FF2FDBB6394962B8B9EAF0011 +:206B0000B6060AFD8E13313B875BF9D2E607F4AE7A8F86F79F4EE1E264AA477E180C5B7B66 +:206B200022420668DAE328B3A563A91E69EA5E6A2062790722870F0FDD9260BD242F59F010 +:206B40004412FEB4C0D2CEE87739405C9C5DF3B470FD3DA4AC2B8617E29C0B616F5D3DC282 +:206B6000D977E5633A3AC9F2FDE1D997672A20EAF513A48346792C19276B3FCF5B1B2A1AD8 +:206B8000CF0B206983F5152A318F5CE8BDA8ADA7BBFD8FB3D2DF344CAA3BD294E01C18BBD9 +:206BA0008262A2329E54C7FC23B47E3C8715408EE9C82B84D496C2FAD94B9B10787700FF2A +:206BC00065B7ADBB7091013FD0E681E48952E06F253FF23F798C38D91D7F4F5E29C9A2150E +:206BE00016B16392C963CC9350AAF6DC5EB6EF0E6A868292E63AE3621997894D76997B18E0 +:206C00008926EAF551B1E387C0FDCD5F3945DFC012E6A39DFF7AC376E969F0C25CC9AEB8FB +:206C2000100A9DCBE8F68ED490F9EDD589CC53AEF4E224BBEE3DEBB58856395B7FF516F184 +:206C400028718F4A0E061134AB14C5927A9363E89711A4BA2CC7DCE569A616AFDA394066B4 +:206C60004D73C13F9B09724C40AE14FCD81FB3E93E3400CEC8157E255BC3FB1279763E83C6 +:206C80009606CA2736BCF72BB46E0A5305D8FCD36A1B4B45DD7CC4E4D306194F522F4DD92A +:206CA000F2A78751402C59F8D3966C4B52AED37B27243E022E28C431A05D21D89C18431F56 +:206CC000B1EB0A9E24693B3687D250BC6E6A49F91043B5237B672AC343FA43A8883B7B6D26 +:206CE0002DE64ACA52FBB3963FAD2747F725BAA1C683E46C27916DE4F3EF54FBEDBF5FFC2C +:206D0000A62ADB18974791823B330517EA4A377CD4678335D41262AA4D9FAC66AAB12944A3 +:206D2000AB8286836BD8DF5B0D01821E20C602BCCAD174714A71B55B9868A0B15AEA8134B9 +:206D400025DAA3E6727474DA5338B370A76FB3BC5B4428B37574001836088E467D834B1458 +:206D6000440F42FDF78BCF23CE602C110853F690F0DB61731E3B49D8E998FE4D7C859D87B7 +:206D800058491B1C8F93DA0F0872FCD8315A3B762E5AC04C6BE3685EDC2283831264FA0169 +:206DA000B9A5DC2EDFC6CA33650990C41242E561A09E899B0EE9DB0A07F86BED02211A8714 +:206DC0001633F8992D13A0FA6FF8D733DF45DF6BC6884FAA5DB9B284F71A2289E769E3FDA1 +:206DE00015AAAFAD1BF9C48640EE1CC2FE2949E59AE003DC32DD6E5B3B136E40A40775FB71 +:206E0000A1E34964303426663B95E0BCAFEA684B6AA04649A79905B4C7DB724454662E5374 +:206E20008687520C0A03F92AEF4DE1AD2A43E7F0A52031D2F5B674E1DBFCF1C919430B23C6 +:206E4000740578DD799D885846478B88C8AE66E20F57301B224E9BECD91F0E38C22B8F743A +:206E60001C9F0DB5F3C3C3222CD89806393D59153E3B506B62EF6195AD80A61C7C18F14441 +:206E80007F6A337D44B4A1DB0D8A6FD6BEA3F27D1B44CB0DBFE4B55B7F701B38C7AD8C818C +:206EA00073272E8154A1DACBE7B9C12BF43A489F7884FCEECE30E8731DB853B327D94C5D8B +:206EC000A6CA2F4EB9731644B961A45C7BB7A3C16C21D0BFDB7EF606419992E722403549EB +:206EE000188330549CCBDF11D50D849AAD82EA1CD2EA3A4D2EBB4941E9DFCA247D3D333658 +:206F00005FED46B5BAFC63F9A991AB1934FACAA20AA28C49CCA59CCD5BB330845F67DA457E +:206F2000BA46FDD7E3A7183816917C27B51358DB4438019FE0888C678F93192F0235A35251 +:206F40008C914B7DADAD5A3420004D0FF2021C113EFC96A6CAF5FE8B46E4A6CA475E0A4B75 +:206F600017BC55CED66F65096D4EE89B316EC41AA2CC6A45558CE953FBD4DFFE0169B53672 +:206F8000CA76D874C567C144870E61A6334C311408C96D648728A7407376DA8A676B4883B2 +:206FA000498D717E8E95F59F2D212A67F3F1D6E25D7E62FE5EAF1D7965369450CB683FF318 +:206FC0005406D910C5070A047F5F8A6921524E83B125B6FB210F6A3E8822AD9DC31DFE3A14 +:206FE000764DF699DFC11E6FA12E89B031F632890F40220F61620044FC6CF1723FD79AC85E +:20700000FD270BE6522CDBEB65F9A2C5530D8849C777A3E0C1804B6DB1B6D1E4DFD6DF288F +:2070200042BB09DA22864609C97FE19E4E84C9D660B921D9660845A949C3AE5E1956DE86E7 +:20704000C11719223665CD2973E2C1084D477B3E334A50B30A6F921C6E10F1E1D4D0AD06D3 +:20706000C662C4D0473793251CFA31B195289FABAD135717970C9148C355B490BB494F497D +:20708000A5907FCD409E70B65163453AEB5A3316B86930046F8BBCE254464808C8C1EF3526 +:2070A0003AD1B27F3A223A54D60821E57229253F0A81F54207B8C813C0F60BA28D71AEA5B7 +:2070C0006395D00BEA29AC66F9AC22B0D5B2DC871DB8AF9B6834E5622B69EC86FC1B996F30 +:2070E000158A1547459BCE4B13CFB89B039F52E5BB87A2B9F132668D6756A08BE92B1CB80B +:207100007336269DCE956192832C0D2576A092C202495C6924EC5055F836ADCF94E7E59EF5 +:207120002DF099A72042F9EB0D63822272A6EAC56F21A53BF0A223A845A6EC41C790B92AB2 +:2071400099C1A463843D902AFEFB7D27B8E3D8ADF855BAD95B096E18B375405E81F56A52D4 +:2071600079B0DC873DEBD7C03E5D3138BD7802F22330C450A7802D896896005A223BA2DE1E +:20718000C5788C9F0E428174D51B3B046B55EF8E37A67E1D7B4931FB63812B5D0217808DDC +:2071A0002DFED29821B8D63E24FCD9B4CBCC19C2961869CD7A8BE62C63D616FF68FCD08D24 +:2071C000DC2AF0F59D45F33AE9F99BAA6A6E438D4060CE1107655E7268A243F07D4ECE3124 +:2071E00085E4222226B5498770E2346904B52C4677C0CCB2FDFE6261631470B3805DBAA2D7 +:20720000327CCBC395F6E6C7F972FA79DCC8AE11CE201323DE4EBCEAF81F19820C91B8AF0D +:20722000405FDA023423D1D9DCFB8F066C82A0C3C1932A975905EAC6AB7D453E659B5B9B51 +:20724000CB78B8378468B7673F8B4724A2EF67401ECC8DAF1933FFFE6494DDEA84873A040E +:2072600092FF0A75BCCF49C3E0F19F2837CBE9135F62C785504FD41C35C104EC8F27CC5E6F +:207280001F65742B2CE65334E941BCED67920BE20BC1E1328911E8C757CB5B1A10A06208A0 +:2072A00072A7C9B3AFE65FE934DEB1D990BAE81FDE75E0B1052B82379552534CA7DB37ED76 +:2072C00057201126F288C6685595B1416E294C358BCCA9EBE6D56794E37AF5E621E73DD86E +:2072E0007467B98ED283224A92298C8234DB0D984CCEEB50B60A7A64F0DCD80E8B6AB4C51B +:20730000F2F78F1A3F63CDEDC635F06063C1EFD1D035C36784F38169874CA56CA6B473A06F +:20732000AC59D159C9D5EA7A71D909BFB9185DB28AB91E32F05C31F50EB45F99863DC70CD5 +:20734000DF70BA33D426C9A1476C4F85AF70960551B8314A30A9E286BFDF71A5B7E43F3ABF +:2073600097E67D26C6691DB3E5E66E08FFD4A21019EDC76C9FF956B137235D92FCC33CE22A +:20738000738C2F7175BEDC6E9E4FA832D5CF993EF8AA14E73AEF2CBC000AC4296B9AE31CE6 +:2073A00047967DBF13198775DC0987189D3EEA484827BB3641616CB314F5F73AB3D8A6333C +:2073C000641E10D9A8ECD8DF3D15F5D5ED274F87C5AAAA56BF461E73B13744A47C0FEB1393 +:2073E0003518B3775934C5651D42E46E2CC9E9D7F288E2F546213A3ECFDB094F72C79CDE14 +:20740000D138EA5161A651DAE8D2EA6511CFD7234A5B5AEAF1BE02A019EEDEC290CF90EB58 +:207420005C3CDD1B5C7B79F0AAC8564D3A44F1EB48885F0E01D11AD6A4424CF4094F41153A +:20744000E79870D74D91E15EB13295BDEE8F164236E9E62897537DD35269DAEA847CD12167 +:20746000DD490CE426CA8E106A2956ED0955F407F45D00E5FF2D5C8C1328A9FEF14B2BDACC +:20748000E1A28BC081593A1C76BC7A7FFE1DB03BA1AA823EC021CB8EB57E1B20B796214854 +:2074A000247A2D18ECF62217BACB02E5288B9BAD592B8E22B9FD720FF45231127639D2DE14 +:2074C000829F482EDFE03E6D2531D6A3FB4A5C56171A796812FE282CE8429DB69ECB1C88E5 +:2074E0008D6ABBA1CEC840A0734585412E6E5D2ADC670A82AF0CCF6DC8B2BFB89F859AE1CC +:20750000697D87FB5EAF1FC9F96E76AED2B4A38C79D111CF02CB6CF2032D7E859EA6F848C2 +:2075200074F0DBB440462DE90039422FB3FF79DD0AD950575F5A04588F372C9B34498632A9 +:207540003A35E495FC8B398BFC5CB5707E2C0197EC4AE2D5B3D1316726C2EB4837246789CA +:2075600081EE282D0396147B55E132DC53877F97CBE2E80C91192818698558428E41D139FF +:20758000DA5EDAD65C4A2B64FB48ECF81147667F1254536A7109C225FC785991951434B7F4 +:2075A000A8409F3FAB951787D901D3230703B8E78BBF090629E8877CD9B759F9D920245DE5 +:2075C0003AF5B22A5D60CA9DFCC0205120F1ECCE161E612D0CF34FDFFB52CCB673AF5F4AFB +:2075E000C16F0D1F9397CC46AE9A7A6137C7A4FDC6698928804B9F0A899A315E345C7D47D7 +:20760000703DEFE2D1396396644568CE512DAF8328264F9F8CEE885AA5BFB0F45D42B36DFB +:207620006F1D45CEE9532A6F7411E4E96C1A57FCF0EC70164D6B374BC1A616767C61538864 +:20764000B27702EC456A73C52E07224C656D931EEBC5C7AC5CD6A714EB32D142771C2F9E66 +:20766000E3DA1364B35079014CE2541E631072658D096503AD153E01F4D590C9C0F7DF10A8 +:2076800062ABC2FF83C447C1BAEDF96F2AF5ABD97B53D7A19A6F21EDE54D71CB5EA09CD2E4 +:2076A0008FECA2A012204A1A4441BAA95B71791FFF31DC6A1F290D4D55DE02F6A9B69FB634 +:2076C000855C57EBE9A9457451105B3859C45BC1D403C01BC10D4F84DE44CCBE36C2252CC7 +:2076E000080A2FA5E2EE0AC8F19B20AA842E38DE9BFEB043091D3CB83144722A509B0299A7 +:207700002102F228ACD05177CA05DC03AE2337DFF137663EEA2FFD4D2288D939E99529BD04 +:2077200004EC06D9F0818F166922B23979BD3A14A6C8D78C213D1B83CA4C59CF2AC721B994 +:2077400034A2C59FECFBD0557CA28975C4DAD78B00A4B967AB2E2D61D47107A7A656C7D412 +:20776000E470EE43593600109010CCB35A68C27BB5C8C216191635903A68AA061C5934DAA9 +:2077800097A3DAE20A9698DD7C4985087CF12B7A49ABB68435683C5BB6AF150033B48934FA +:2077A0003460C9CEA1A32306DCA1CCE2FC3C784BCACE0106BC97CC89243B3D71E4E2D7B268 +:2077C000F12A22CF6BE2FC4D6C1B6FEC846BF80F761B3EF1FE9015345F3B3686B4924E3777 +:2077E000838917C01444A61ACE988A57502FB5F21973E84DF20E206701412CE5E1A5D82107 +:20780000CC6320A282780E1DECBA1E6DE9718906D9A36CFEB3A36311D45B11FF9C086873CA +:207820000B488672EE5F1FBBAA95F03AEA2CF209D21B9E4F80E9FBFA237B6ECCA0C916E5E8 +:207840005DAAB5EAA80D9AF9B85B5DAD222A63E9DB90A013990BE4FC1B9613A0CD82476188 +:20786000449D16CE5EDE3364F5C4EDD11D1359AEF9DCE437BBA01D5E4680A467F640980855 +:20788000611C184C12FE182513BF3CEBC9AAC837F1938F551714F195E8A3333042F12430C1 +:2078A000E9EE866F88DB9C09A10667DD5E101B4F7375ACC0111E38CAB61659FCAF0D04B615 +:2078C000922E0CEEFFC93C98418B61BE58B5994311320BA414972F33C54F80A3BAADFE5291 +:2078E000CDA32CD5BA79C2CBD6564FD477B30A4A8F217E025849531E9E2B553738E06197E3 +:20790000A6863EA2419B6A116D1F0B2D2C576DF17F6197F8D83D6DB58FF7E2E6448FB49D47 +:2079200028861D41D7A2EA2DC52BB001A4C6373943E237C7EDDDD33CAD9146AE941FB1E9B5 +:20794000D3BC2C2898D22CD2FD06E32EAA4180C362432F9B66BC25E52D893C291553EDCFC0 +:207960006DA0F427D8B370EA3B736DDAA956843D5A908E979608D5BCA8B413E24224889A2E +:207980007D1D4EAB9E7F8FF20A67CF988DDF985662084567E616E3631C5186F7988B89D2C4 +:2079A00005AC189F958A435E5ADE64FA3267AE459FD28A2D302BC230144B3315820EE411DC +:2079C0000DA4BCC25ECC924A29E4DB1AE211C6E6052D9C3CD6ED946752C32CC20F58FF6040 +:2079E0000851E04F0A9452ADF746385F6EAC013DEF238FF397F645C0380009FDA4CD7D0ED6 +:207A0000B81C730DD473B7A43FC9E05BF25365CC9C4032089E9EAFD2E474AE365ED029153C +:207A200014D99D5481CC77DEF5E2B01951F60109233D9E70C729BC789EE7074885675C2601 +:207A40000D691A0C201869FC675039157E5784CE293670762D5D77DDB9C2300EC11156D8E5 +:207A6000543DCF4D1F15608D4881F8B65000B57ADF2847255E96E8D6C665C7E947CC26B356 +:207A800078A9FAE0E51DBB9C5FAE51F59857BAD9AC0D39C67BCFEF1CF2DD942767DA7EB7B0 +:207AA000E65290C475A014C50888364803160DE7F0C1E1A9FC51396BE6D4BBC6397255E4E6 +:207AC0006BE0B0F7AEDC77AC4F015F272695B72C88D3C1E571176015729102C6872BF8150B +:207AE000A82D998AD88C4F3CDCB7C42590AEB31E31628AF2644FAA9E488746E94F22691A18 +:207B000096B58B931694056C5679FB4D103CB287E94DA007AFE4EAD80B6F8746534F516871 +:207B200097AC0E31B97B0FD66DD77CAD17B8C2A60DBEC80D11FC2C2694F9DAD1E5602D8FCE +:207B40001B10B7F5C064B1B0BE090A216609EB6F6AE4BB4A2CA7CA6A1337D9BB20156EB97A +:207B6000EDC9F4156B26D145171DB7C587BA1D8025B0D798CA93B94532479DE6E5BC8953F9 +:207B8000184948F0F17E227EF7654553D4EC0909DB983DFD9E81972A161228C1A5E0A8624A +:207BA000CA42042025C0F11A76F58BBB852771D6E4527D42E0848F10C4D38C0E93ADB4AB39 +:207BC000E8F9D97ABA2394DDE0C05CB079CBF1A865574CCB6D507AA3CAA5F94BE873A00738 +:207BE0002E62D2A1E6C0ABFD273C1E95E248D163F0D09A93465A5229DBDA1A31D0EE76CCB8 +:207C00008535AD9633EB082C5112D3B32C3DB66DD0EC881541F3C518E4CB2AFC0B9F634E06 +:207C20003BBB2D91F988AA4B8FB9E8703EE55C42E2BC08EA912FBC2962AA5EACB4564BFB1E +:207C400039565718EDCE437DA1B1DA96786764E13AB6689DA43886B54FCFC68B5C36F03098 +:207C60004DC52EE488F6076C95BC9788F03A2296EF590AD5B7F20E96E4DE4C639AF146C81F +:207C80005BB98CB4A54AFE442882778F15BD3F420D74405BFBAC51AB8B3984B4DD33BB6B6B +:207CA000713481DB846704B4965E21BFDB1657F1935C44B6EF65DF8026D2B58B8E8308F72F +:207CC0000B05AF2C895C06F89EF27812A06253AA80902EF72D45D2FB5DBB29F2E97D55BF9C +:207CE0009A52C2D73CDA4CFD72869CE7144A278BC779043C5A68549205DDEEAAC68244A146 +:207D0000DDD3651DAD9436146FB4DFE11FA41266F39033DE0F637D43D81F70F2E9CFB951A7 +:207D20003254450A23DB95C25B2AB62BE8D004B23E10466744F5EFA08A77BA0B8E07F186B0 +:207D4000A9C459CB79429327A73C6EB47E9DB4B991A7D038082DEEF1820E101BB318A54BC6 +:207D6000415FED75CF25F7588182610E164A57A5BED5F04668778C9DC3C2A87E71923D92A2 +:207D8000D334AF5E83D1C7790CFDA814BF515B0D5079BD5E266AEA141BB06D83366E53D703 +:207DA000F8E1872EDF0608B788B90FDDEB566695504B8271D9745094E12D3223C0C2D5D1DE +:207DC000738F780F27AC1F9A44A98D16EF3BCEEEE062226AB0CC4004926C9E478AFAE35CE4 +:207DE00095B57520863E2C65352681A5F59B6DC9126313A5A4A93A9882DC1DB441224ADB05 +:207E0000EC606480F9373618221428FB431869788A77A5B4EE58B1FE7ACA1892CDAC9BCB03 +:207E200093F74047D46D75AED13BE9D0C74A395F01FE9671BBC50368E69868B56A49FB38ED +:207E400099A48AFD479C48D38527E45800529E2DA770F4FC6DDD364D72A9108DEBBE31F500 +:207E60001D75A9D5386D70BF212DAF1201A9043826294BEE6A1E4A72FCFC491F5127DCB0F9 +:207E8000BB045553F0A11E57F07F369A3F7C8C60E602A0F81896AC6E7D1F48F8B623E0585A +:207EA00092733917373A1C0ED7338E3A36A5F96B5FD500988E238A1FDB7E494A0EC9754023 +:207EC000AA18E947274518CBFD1970309DF2258FA1EA39D8054089E1F80A98431C7348C5A4 +:207EE000C3A69AB1131F046426B1D24570077119EFC24BBCD10781EC0CD797F838C2D19279 +:207F0000443C505985D8A4A56306CE4C1CEB4491BA9091DFFB8D27F5631CFE5B292A178211 +:207F20009B56B35DF7B60A6AB92B8885351150A55F126FB48FEA04D4645ACA2205795BBFCC +:207F400066E3E21F61BD08234555D897AC348018F21A9B05B666BB23FD80BFBF5781243E32 +:207F6000E02CDD81B359BD8D7DFEDBAB456BAB5AFFD9354F9E77DBBC078AC0D02053D4FC1F +:207F8000650A8E7907EB20DF4E69F8346606771C51586F65480011C225984CEF867B6AA6F7 +:207FA000F237B7A96A549E5D5BB33AE2141AE59D475F6C143EED37026231923D6B591F4294 +:207FC00066DD2E8893224AF7195B6E7B30584DADA8D3EA6C39BBAD61E519C749150465DD97 +:207FE000311F93CAE9CB4EC7A7866326A4F1420DA0D3E313D55FA3E015DB3CAC633CDDAD50 +:208000009B470F9D38ADA8CFEDF5FA9E28A1E66CD751764EB45AC364E6E7AFB70203D02098 +:20802000F1E1180740832C9FF8AE1DFD13AC4FA74E3AE1665A43984E3A67DF10587974B66F +:20804000F560CB6B8B15E4BCD2BE59622C2F00A6B0F3DF403663AE1F64012EF9920E682D20 +:208060006A9A79F971CF671A441C767C2EFE6C160F4B6D2851A4D94897BB8C2401B5EDFA25 +:20808000F3CBCF064B056DA4B7BCEF11089B7A2A16A46C43DAA791003A8505E7446D4B12FE +:2080A0003B703772282C655711DB122F5D1D85DE95482C6A36E3F59988D3E667865AD71ABF +:2080C00094C95BA866EEEF21164AB192ADCBA5DE6B9538957329FFDEAF88FA2046F24CB271 +:2080E000C7AADC544F43F935E9011734DC5144E33ECEF7F3DF4D27A95BA1FFDC81CD7F1BE5 +:20810000B288778B5639D3EEE4AA54ECE685C15E6BDBD9E4F231B16AB0EB8F279ACCB5DEF0 +:20812000566BE1E5E3DEDE34D5EC180D9A969AE3C62F79114BD955DF58E6AF54C28E2A11AF +:20814000A8895E383F9BD07533E6FD3DBBC8C97AD0CF1AE31B66B01A96CE2BAE8A63600CA3 +:208160002D49830C201BD695DDC37D50DF3FEB247ADFDB74D756C5414262A458D70A4D0011 +:20818000B74AAD0A89E5DC828BC950859FA1B2312AD22C71DD04F1B9C345BD103E1E98C959 +:2081A000E53C23C0EFA2498A6B8F83EE29C6DF5710B1F55019B1230CE8C727BC57D9AD3722 +:2081C000A09F21F51849577F311DD581C8E884D04F9F97F3828DB9D1E2F32D6389E856FA34 +:2081E00093654614453C5BBE272E6A2E52F7A601B74D5A6EA0961C96E03387E9F90E9332B3 +:20820000CB35D98B23739D3134329F091C144480E6F4CF748BF507BF3DC107355914E703A0 +:20822000DA22A6E33225A23EFF916C1C8257DA7D357F54FF502D2C4663E9BEA195752575F5 +:20824000E926C5F7F6C3188BAC8B223C30F921B140081A9D6C67D2AC3076824D872F2AF1D1 +:20826000FA240690C363B4605B529E667FFAFED798CEE4964E8EA5E488CCFAD4C772BEF3C0 +:208280005200CA01407492DF48E6B3655AE780FE18CEFD17FAC90E6159D0CF7E684A6F06CE +:2082A000E18856A552F82D4F72CD63FDCF0CAC55A5A400F35E3CBF4622497408B4E56687D1 +:2082C000502ADE5422062B9E0D18C722E2B9D6DAB4A2C06A883DD6AC83C2951B3DD23C029F +:2082E000031093AD2F7AE65CDDA1E5C368D583E221DE5DED77CC26C24E0E4E29950975B16D +:20830000CE8987A32D485C12F899AE53E1166902E8A10CAC515BBD7D019C48D0EECD75F207 +:20832000EA3BF06196511D75A80BBC38AD2529996A3E9C8E17DED8845A6C818969DB49D0C3 +:20834000AB73BDE3154ADBB0C1363D51D85455822ECFE0FB83C981F1E92F6EF0C2C36B5D94 +:20836000BF4349DD3988ACDE601BB2E1CD2EDEF50730261D8323AA8A6FBF9F873375110C41 +:20838000EBDD700B124BB72F829FCDF988B6DFA0E3B424F153EB67317EE418A0BDF69E0FB7 +:2083A000F54E7A4A589C88F345612F3B817B99E5A1B289440599D8294A38F9CD9CCC38DC3A +:2083C00089DB2C6F0B276AA1F356E2D0CB5F13398E50C890EB9ED2F324468531FBD4FF8FEF +:2083E00039BD5CC57B7C7CE475461AEE380D39F2A611D74C586A6AC495B5822D83A76A5A2B +:208400003BEBB65571549C05AF5D54DC1D804DAFE56F036909AC2099AE13DB020E47941922 +:20842000AD8B368CA70764300EEECDEDE10557B3AB6879FE4D747D0588DB8C1039FCC99BF5 +:2084400050A1F2DC30A12059979730D7512F43E7CAA23CABDD2755675103EC430BC72C1B85 +:2084600085583B39DB55C34962068F8A37CC3260B4C182F3BB1F78F8014F9B5D6D70442993 +:2084800038206617901DC1CBA63CFA0320A69F95C835BAAC292459A0A68D2F6EC92FE28E14 +:2084A000AEBA7099D865E2675080D4DC53373D26F1998893963B73025E4538DD95573D2567 +:2084C0008B73E3A85D977097B099988F8CF1BAC29224DF9381E2ADBBB700E9529F90D9863C +:2084E000674E3C238E9BB267FC3B264A719E7B2100A17BE8991008B202360C58A126743C5A +:208500007D5F3824FE6280131F7801CE4A959C4601E8ABAC93219547948E13D3B7186B3EB9 +:2085200091E98400D1B09AB398864E3C2AF0B09D6C4ACA0560161668CFAF65639B2C7CFE60 +:20854000F6A20C2E9115E80D410F53599E295537BFBD51894390CE90767984968D3C26756B +:208560009BCAFEC6D499122ADCB551C10C4EEF4FBD71938B19BD0A26234780966D77040133 +:208580009B9F080DBE756F64306BA8BB2D5A57B3008D356887B2C921286A5EA6FEEFABED8F +:2085A00013ECCD9CAB05A8E97653C3C00611843C8BC74DFB3F1DC29CD8C03EEA47BAD625DF +:2085C00089D263ECC4E70338A0B5FE049F23EE9837D1E6B66BCCEC758471323FA096156718 +:2085E0005B6A8BA07977CA0B6BCC87B60686026DC1CD6989C4CE5C9BB5F33B094040E42ED0 +:2086000033E5B742ABF9B2BDCF1649ADAA53C98EE29C864C60BB0AC45964C4AA500B1196A1 +:20862000B65BEB50C5E7718F1ECCBE00DE58DA083831289E431863B2D6469D8C29498F5A43 +:2086400073373F958F854CC433A9B0A2656A0EA6F7894659872FFAA4E55B2F47F8C191371D +:208660001B7F76158E52D37B46C7E0770778F908D38D65D0880516BDBF83BA6FB4304A0D28 +:208680005D438F286C4CF8CA5492A63C4028D2B4A325F93AFFB3EA82AE3F34D25C028F2832 +:2086A0005977B95C9256C8C8961FA7B1B26C4C3BE35CE21D71C37BABD1892880A51E4F7D82 +:2086C0009FF73184D1F233A9A425D3582073A115C85245029BE278536CCC338CDE0A0B9B45 +:2086E000B0A37363DE606CA1F5FF0FD4191A4F336655197D9868F8B5D7E1644DFDA59C4C89 +:2087000013331F7F0633013051158DEAD5DB14BC91E986214EA0B51EB1B98956BFCD5B0E8E +:208720004339EE40506CE0B7897A195EB0D84965DE0EFA99F85343A0FBEBFB99BFC2FC6B7D +:20874000D68F9D0826FB4C2703B0CFBC86B859060FD6F8552FDDB75F582870C0DC7E32FA16 +:20876000741CC8F1762EAC83AB41CB3876C688C555F22954666DD7BEDA60B9F56C5638F463 +:20878000C1F34BEC50869C8D541D309C898A987DB703FDCBC3ED6251970450AD57117A4EDD +:2087A0001B37DDBB1C0EAD1779459F243734BBC2E90F0F8D4130289279B5EE6BE50B3FD62D +:2087C000E56068AB1CCFACE291CB9A394E5271797F529FD20DE76FA42B549215D8616EEF0A +:2087E000069CE8143F4B2FBC08D4628F10D27EA308AD0F990BDCBB7BBC2131A364B9D74E29 +:20880000986C1FFF9AE6180C44897D71B30634240C7993B1D7C2B988688FD20C2FBA3971BB +:20882000ADCC1D1BA32FCE72EC5AD838BA2025D6984BBB94605C99049D68FCD20ACC087E90 +:20884000EE2B7BF64EC6E9F975A12FC89CA5E5B238DC021D258D195367808989EF2F8A4180 +:208860002D2849C75C7DDB465B22B3F2474F300B628CDBBB6B38DDF6878735E35E7C0CA6FA +:20888000825538CCA450A5FE88B6EB7778AC66C8C0F43A8BFBF45ACEE164257141A951AF1F +:2088A0004B809CEC51C052457F81CFEF308AB26853095A43C91B6A42A7D4F6669C6C2A3E5B +:2088C000C794F8E0CD9707B8D8F4267C3D14114CAC3DCF23B1C7DA08214508337468185B01 +:2088E0003E06C6B7CCFE1916409C1E17DA7679F67414F6D79E7BB46FB158F4A4A6869C49AB +:20890000AFEB0626B90F0C31A3812E76571302BC356762A822EA6D512A39DF8391834BC93F +:2089200012E5D87B9B8A511F5EC7BE34A2FCA9284031BBB6EF279526A8B511760EF49D4458 +:20894000F835F0931A52D2AF583BE65EFCDA465EE3EBF49C5C1E25DA140DF07C9886E98638 +:208960002C10A021A3650EBD129E6F03ADEB60111DFBFFFCC97078C5B3F3B783F5135EA984 +:208980002FEC66ABD7FFB9E72737D8739BDB7ED22DCD452DDA138FF365CB556E7DC52B8A01 +:2089A0003B6A9ED9033FD733CF0B265EE414103484874018421D62F9F321EE7767A3B17AEA +:2089C000A5E206214E172FEDB080AF12E39FF771E1258584AD14A256937E314582C9E60EFF +:2089E0001A32B91799CC820B74189CBCFC59FAE2001AD5F89DF224235EC0C91E1DC99949CA +:208A00009555602FDD3EFDEBDE14BCD0C2F202DF5F9BB6588808812EAE9C360B33510F085A +:208A2000CA5D9B8A28B7E5F8A25C75BA7CD430FD7C204062185430B221FA59E18456ABF826 +:208A40009A8B3BBD7ECE95241A2F84BED51658F224B6504B0875FBDDF5EF3C87DC618742BD +:208A600050914597120A9E7014ED323939AC658D3ECE0491AFAABC19E30DC4E49BBF3106D4 +:208A80003B3E29BE512BE13BE43D2069678695ACBA8F0C066D0AE7565BB7351BB2409540CE +:208AA000F127EE12F9B6CD5E29BD74789CA876660E027DAC1253BFA7B734684C3937641C3F +:208AC000331666A9935EF579851C7FB611E2F304D2EF858C43E7F903B0DF0430D7DC6CCE77 +:208AE000AD6306A8799B406278B07A2EA95740755B72DB6122817BFBDE0BD99A7E6D80F79D +:208B00001F4BB1E066E8CA7981D5895B143FDBCDC0E86F18541499535E1FABF348F59271B6 +:208B2000C9B448419A8AFFBC02152D063ADB4B223A9021B94238DEC42CFBFDD2FE99FCA19A +:208B40001687851ED13A431FFDFA71ED1582B1B58FE683DFC4B452BD4C8CDAF7F2CC35FD1F +:208B6000B93B47D274CF99F92A4012C9F4C725B0DAFF085BAAD162BEB5A9D8F6F2B9E83276 +:208B8000A9F03E102E6488181FE0EDFA49CBEC484472A80701032E9FAD7EE3EBF0E9DD2A7F +:208BA000E99A09FA102F97FCD8F48731C182DEE0D8DCE9AE702134FD926AD3F31C7E49C85E +:208BC00050F845AD86A7FC493582656F02340E142A28C28ED5326214661F24F41F88AB44B4 +:208BE0006E477E8155789C53879C74A1ABEEE6EFEF44604C6EE0032D2C325C308F7277D2CE +:208C00002922AACD5154C1E44798DA2FB0A8B8849E1D3C9C0975FDE886B6332CE1D4DC6C3E +:208C20007CFBA3B5E394595C415205FB6CF6651CE723849D8EB75F43F15398F6C66129137C +:208C40007A850EBEDFB6C267A72AEFFE05A2B6FD490776242B75351A235843C599DED0A927 +:208C60008860C792B51A5B01060916EFB3B772339DADDC54FDE3DC2597350C0BCDF493CE05 +:208C8000EC8223822ED827924537A335CABEBF2BD52787696F7AF6CD951B3DE1295DBA2175 +:208CA000552E5F7F494F0CA85A111D41C3D3A0B2DBE86603DD9CE1ADA6E98E5807CFD822DE +:208CC0007427101DC1C2A1E3CF30F588611CE13CA13FFA82146E188CD25909AA8A2BFB257A +:208CE0002A7E28EE25EB1B77C5FCA6FDCF7D16FB1C383CC893528D09938C73C062563743FC +:208D000024DFF9B08322D3125ECFF210982C96DA56CA807139C29F35F82863805D25ADA602 +:208D2000ED6BAB57226B99BB9C0DDCC29DD4D978447766A177C54964C7F90C7DC8C62DE060 +:208D4000E3ED15004DCE6763D49D781FF3593AA671D677B4531173731AB28C27B3CF592BD4 +:208D6000FA03CA63948ECB43B6A8AC700E45BA2C6E48D80F4AA09859590A9FFD199C6F3516 +:208D80008C2127EBC881F5961BBE1936A89F32DD1B72CF69F5E2841E8418F997E02FE396D0 +:208DA00094592E1441FA5107D0829BB9EBEE9CAEBE9B53961BCCB24B7EC9950022142F7051 +:208DC00064E20840051DF9BBE12BC98DA0E6A2231B1775D16BC0167FCEE7E7101C070C0867 +:208DE00068E8ECCE8B0C90CA1A11D82A32B2DBF278B540B1B51823AA28DFA5159FAF2E7C29 +:208E00004FACD481B11B0034641A81C378359BB7B49BB2A6427777672C54B665C94A1999A3 +:208E2000E4280A979D771BCCEA756F3BBF709D053E226BD7B17F50861161F7260788B639FB +:208E40001F35A73A5F6227D420E7CFF40DA4EE0429356CD130DE4E77C8B08B656F6EEF9181 +:208E6000B714ED24CD4952EC20137327359796C9678E75F7403B50B18BEC748739FD26DF40 +:208E80000D4B637BB35F41A31B13FA45CA637769FB5E3703D84F49D75F89F5BD9A4D5D680C +:208EA0009F7A97DC7CC854F17AA90D7E1D3DECB7FA03F8A306C7162E8926330CC3ACD530E7 +:208EC000AB36D218CB2E15163FF4D6EDC6C16A21394F833471FB376370A1B1BF6847CC3624 +:208EE000E859AB179CA63B8AC590F862C76956474B176881C326A22D5F35824FFF9C4E504B +:208F0000B2C98F07FEC1489D778327916E081F534011353E28704D41CC624F7FE210D1B9A0 +:208F20005CA13DB1A1C84C781AB2C24F803D54031D204DF5D37050CEC0C1E7D3F2293115AC +:208F40009BC5C9A4B3EE5D2709F020067338AAC260EC4C9E0F0E16371830629F2110DFF2FE +:208F60008F0A31F7B336DE05CED8C18A05A215E656B6D17562D67AC05B11B099F9E771FD0A +:208F800005B1F9333D574C20CFB25546E6B1756AAC6EDD3FD2EF3282A4AC4AD435AEF980E8 +:208FA0001D3435F4EDDF102400BE62D3367EA9183C6A4C2EF5C863E54368C01152DED5C762 +:208FC000C2755AAE48AE2E3FE25CF356C72BF0840B812464E0180FBFD84F5C6E17B080F000 +:208FE00090D2A44DCDD38F83B15B47F6DD2BF62BEC690F6C1DD2DE9C60EB264557FDE0DDFA +:20900000F59CE0F7C82CDF1AFBC3735BC5273A4F2BC739868D34C9A304D9F1BB468CF74B7F +:20902000D85074026D77202F1A1B746A21E871F6ADC30158FD578C1C1B7A601908D114EF2D +:20904000693D613F7D15EF137E6459A567E34D1C038E620DD8CD934A7934646F0632755D97 +:209060001CD9059DFF7FA3E1838F56A211D1C14F5F462F7003F68319191B59D43652AD04E8 +:2090800099D72BE872C6FEE870530D900D459F62DEB6C8BA1B090EDB48B68834CF85CF7DFF +:2090A0002F86CA5C74BBE5511147876215B663214F3ADAB216601A07C5A8E78F295871451A +:2090C0000D5D8298FA28BE21CD01DC22F051732EDF9EB9CA9153F6C276ED565F35A417DEDB +:2090E00046BF66BE4C9EC14E863EDBE869F346118C4083D6036B47FDD2D5A0FB3F6C70C41C +:20910000ABD914DF083F52683A0924ADC90BFEAD31570F1DEE48A2DD88B6B80BFFFEDBCB37 +:209120008CE85AB64AE3BC87D1C363BC46EECDB7495E25EE2934511A8FE230D882C1C43A94 +:20914000654F6A200610592E90EA0AB52AEA5D29ED1C3E63B46BDBB4CA27EEC0BA5F920DB2 +:20916000C1A506F57900996138E5CEB41BE798EA83DC2F3CC08DD4C7BC9AFB65CCCEE2A371 +:20918000AF784F01782C77F91984311E8B889936E2CD061BCA41C9B887916BE2C9AE2EF41C +:2091A00042A88FC1148749D6BB545B0791DD5FA23715DC2F6D55AFF44048BE0B3D81008B85 +:2091C000BC4E7F2B47E0C9C67E7F13F260DE0BA9AA6D71F3277F74B468A8831D729DCE1A41 +:2091E000F2DEB91770DD488A8806704D0B877F8BD4663950491695C5118503085F0FA47F1B +:209200007FF2907D883F50A1644C6F2645ADA94FA20838AE5C3C76019335FB1C890F1A6158 +:209220008A5F0E3A7D98E5AD07262630F9E55809529DE64546221CFDF679869A819307014E +:2092400030FA50C2FB4AD6EA4E6E6EC5C76EB8C284CE373BFA7C3ED6BDF2F1A06560801547 +:20926000ACDBA7179F7595B9AF340F1DE01A8131B2E24551C1C95AC4B7BF78B0CF89738FC2 +:209280007D12A10F5B08144C45208E2162ED7D394E8CF20330672B7FE5B451AA458D526388 +:2092A000C4E55B18A6A08F23E7092903D360CFD9AAF559812EB3B8E5E361629CA71A9F10FA +:2092C000751F48CFBC15A0F4BFA169F2A0E0FF35175DDF1698C891BC384E858F95A772AA07 +:2092E000E5BABFECF8BA23A701A64302A87114B03F503749D7C8C3E9FE65ED95308C65116E +:209300008C95467B144189ABF786308BBB34A18A571FF230D7363C6A7D722958E5A4E1A8C3 +:209320001E76D4C29CC2F0816846603157F29F47BE89875931AE4B408690F297B2BB46FFE4 +:20934000BD838EA3F7BAFBF41B30FD83927380B101C3E9CF8CD35CBD8B74600D5C5A146A67 +:20936000D1AD416AF0C154D9F4D7E3F51EE70C9742E80CA5A0F78AA4A735747D89E5A17FA0 +:20938000F9829221C99A9B75713E23FE350C838F758BA95D3805B92C32C5FD17FBBF356780 +:2093A000A246A98D1A172A563A84801DE2C1645EF1400C0657DF2DCC5D8CB7D11DB52F2D0D +:2093C0002F77D06119D3B40C685E4FCC2B67718453C50A6DD032BA5E9CA6C43C65965D233C +:2093E000904806654B7913443CEA225592B43E2B3F6117F829E28618423601C826B30269E6 +:20940000A863AFE4240D97988CACA42CA22A17090A1570A13714996AA3C517110640931261 +:2094200078E57F7221E5E31E1CDCC6B3CDD791721E98E76847C28DD7F627296FB313E3E906 +:2094400051B872831BFC2155F3903F672EC2FD25B3822456BC5E902B07E53FDA159667EFBC +:2094600015D274C07598507F024FC5F5DB05DC97CF159E374F87C8CFB2199B3BF5462D4D1B +:20948000E0A74E8B673CB296916078256167C2C1E97F1E4C643B99A613F4FF61BF48AD8B52 +:2094A0007C07EA31B1BFD192FD80F6A81FF1E80B3ADADBF69EA9AFA172F0ECD8626C73E753 +:2094C00066920BCE8079AC8041EE8AB1A98F1E7B6F0B8A2038F145724FEE2D35508275224F +:2094E0009E23DD52F675A0E85E6939618AF894A602607AD7F692FC46E29DFAFCBBEDD69C60 +:209500005A8BEC52BC9B46614E1AEF3FB6A7E6C2BE63DA566E943133F3A74DA4ABA608EC08 +:20952000F7DD3A0C8AE11AD4B38C8A2BD13245F2146BE8400BB23A5FD7CB472D20F6920FC0 +:20954000D5A08670BDF2E442C1A5A51FC4FA4E220F4989A39709DE347F768813BE8E8135AB +:209560007F6F53DC432EBFF632C50F5D169BE3CA78C5247603583788BCCA323630B9033AE2 +:20958000630E8B86112ACA53E034702E96BA4D02BFB694AE98D4031B68D1BC387A92724D67 +:2095A0008FAE621B535376EF550697BE3575C3EE83F25AE135CE606F528336E03B681A7F32 +:2095C00042E9FCA2DD14B48DC9E94F078900DC300F0B083B21BC5A35EE93CAC94A981C66B2 +:2095E000F9A95B5AF23D385B940768459D26E8BC53C6B483E48585FDE800AF23C1920093C8 +:20960000BF77FACCF6171F188701727636367523F7ABDAB1FF792682AC56536935F3C89EFD +:209620001C00AEC638599BDF995D1D84C48C3855D3E08B7962AB64EB4D73829A3EE8C793AC +:20964000A1D387176916B72F8BCA6F4B70E0516CFF5B4C232876D12D31116D176D44848C8B +:2096600033B312E190345138200CDC9AC373E15862C7AB38D20C2617E22C27E8C66BF7CC7B +:209680003F0C7EA3ADC63DF71FD7D1CE4CEF4300FBD6A0DCD833115DE9F58F835F6C3E0ED7 +:2096A000892A4583D6C5838DB2ED9CE76ED0A0BA4C4AC865030C91BC1C96A9BC74EBDEDA7D +:2096C00056D62574C115F6DC87A4DC805166F08EDE4BA6DA34BF1D9638CDA3D23303A6D4E8 +:2096E000B17F9DBC0EF70C9D42482550EB66A491A031C996FB622DDB4DF800EE16E0A273DB +:209700005DE12ECB3F011A8F7E09E781BBC15739C0EC25C7D195B2353AF83475C9DE85E260 +:209720005D608038BFC37CB384C2754E3321D7CE961151AC223FA09852990AD761A18B79F2 +:209740001EC347DD0E491473DE1F865BDA903C15651D2E968398406B35A4CB7C39916BC765 +:20976000C9CE9E06A7320B6E85E3452192EAE342C2A010AC7A1FD7566EE44E9A09A941C517 +:20978000A5548422CA11D8966A80027DE2ED379000C3FB13E60736AA156580F2AC7F1D7799 +:2097A0009D5F79FF8C1A5C13A39CBA9FDBEE968BBA4D090145308D7D14E1AA582B9F0259F2 +:2097C0002AD37EB4E167C472D2251989CD7EE0E00EE84C4A9A3A8F8E509173420E741F8BF9 +:2097E0009EF4F59AA72501FEA802ADD654EE37B26F32EA0F4C7D3ACE036D666DE1A4CA51D7 +:20980000707F685F44B2E05BBADE963DF9C8C4F8AA6AB49DEB164AB3AE19138A035376B234 +:20982000D85F7AB465163FA1614D34AB40EA69456CD6DF20A519909B088BDAB1D6A45F21C1 +:20984000DA150309AA948D2F8AC0BCD5866D9DA8E04568B6BC522BDFD7A8490837CDB98890 +:2098600045FBC0CB5BF6A334E4A216535D3BAA224C44DE2FCD32D21C900FA5CC4CD7F04CA9 +:209880005E8BBE282307FFA8197136D23E9B2140E1AF76A26C1CC6E06F046DBD9EA4A8A25D +:2098A0008DBDE07B4E0DD4C6291DDB210577EC73B289473E48E9C2C0F5395A734430D03807 +:2098C00059122E3F6BEE5F035001F1F2CF58F7F0BD0C26034792D71ACBD69F3F5709C27ED8 +:2098E000DBA0012E3C70794FDEF8AC639A9971F1B70D405040842CA0165CF5EDDDF4900B2C +:2099000065806BA33331933152F9570CBB51250842B2F35896C95F2F1A5FF370C1B4062A98 +:209920005A50F8F70302FBC7CF5E72BC771AA74BBFAC63E058B8A7C33AA485E91734B15326 +:209940004E4B82D7B7CB55BBD9CEB222972EFB4E9FF66BFFD33B935A58B69ABE055343EB14 +:20996000C41E089E5F1B193F91B936F2D1B6E0390333A2CE9D1A9B33EB7F9CCD63D75C06E1 +:209980005EB415945B16B55FB14F812D11C5F4957F11CA3F45C6F4A4010EFD859B65E120AC +:2099A000224DA97995DCAAA16A43F748F60CEE36D09C2B50E8AB228673AE5C0423C2D71BCE +:2099C0000AFD424EBBEA789D70E5214449DBA05D2021B93851CA4CDAE40A00C68D617004D2 +:2099E000012D3DE24A75F9843A4ADDE1493A274AFC5F750E092430BD607B23A05C9A208973 +:209A00004EA9605A37DE883D0A4D1E5AC64A8DD614109240BAFE31AF24F3869E317A49229A +:209A2000712751F33BB4ADB693AD37CD9E8534F7DEE96C29BAE722474CB23D9CC1BFEE7645 +:209A40006AC56BACD7B97F6F108E4D3EC8A112E4086261C2E87596FD3C6529609465E6979D +:209A6000938930DCA44DCD31FBADC01755528198E3649DFC6D4A451B9408228B80DD76AECF +:209A80005B136008D4529F09CDD08C3737469D7827F36FE3E81663C673653652A542AF8E19 +:209AA0004277C673E8270FA0537135E1C63B7BCB97D5A0C4329374335364192DF8431C75D0 +:209AC000B41F5F1E7F98451DF4AACFBC7215644FE3E463E5D1ADDA5D32FE4281582BFD66BD +:209AE000A843188EA14B94E646F5ACCC6F2BF556619842DD0078F07BC6DCEE1796BFB66FBB +:209B00000245DC956EFB7078CBAEEB0DF7C6D24E61DF153668458A0FAA4CFC2DFD57923CDC +:209B200040013D8A2B786879D351066004EF26FBC0FB0A538AB12965A6E39B83817D83AD45 +:209B400056DAF66CD28EBF8D6FFF7FF46BD89D3CCF59FB7EC6A52CC83AFC3B0ABEE47B7DB5 +:209B6000FAD03276AA34DE8886CA326AFF41D2EF42B640A05B21B59A0E4A99F82A0AC7EAD1 +:209B8000CFE74C1B9BA00D4C21DEB311388DEED4DE235761A0E9FDF5F4B4BA9630FDBE06AD +:209BA0005F623B5B3CC1F485F9EBED5CC18F0BA64210E22CE2E2F05442CC555357CCF3E393 +:209BC000E5C20E548E1DA431BEDF2C71409D44BFFF28BF0BB7528CC37293FFF693D08907AC +:209BE000D0D89F5CF51A44245902F213189975A9D73FD019A87D559452088EB5DF3B92D0F6 +:209C0000342EC5C9AAED951A424757D1915AC4581D5F17997DC7C8BE48EB505146DA30023A +:209C20001A305645BFAE4449E51A3AD2C5215D285D017F4326B644C87FF663571D19A62696 +:209C40001C08DA832176B75AB01B85C74028909F57FDD1C1B5D300B7BF46F5D2D2C5E22A99 +:209C600053DC33ABE11A42403BD86ECB01B5909562CCA4C454EA060FAA08E45C42B324CE71 +:209C8000BED1FCA7EA4019F178B7AAC0F7E287DF719EBF894E48F6810E98FD9A63C3034C70 +:209CA000BDF25766F51302F9AC5A55C8A5623C540D70926BDBA8136E1BEDCBF2AC3A5040C2 +:209CC000CC58E77830556CB73ACE69C321885097582712221EC7F98B8A2B681AB575BD7BE0 +:209CE0005C036CB05B35D19B1B5EF103966ADCE1D5124C72BD7AEB5E3D531A6F973B16E4B9 +:209D0000783F9653CFC4BDF4A86ABC30940A025539414287C00F4E7FCCD4CE0D61F744CCAA +:209D20005D5D91DCAEAF2359DF09CA5F8600A66DC0CA7641BEC0D12C5AA6F4EA60042B9AB6 +:209D4000B3CEADD9FC117983E264A02480EF2AF61C36722C74A5CEAB4F49E8C9FEC7FD5875 +:209D6000E75B83199507F5E2EE7E57229D907AF3155E080141E33D43D976E3477A76BA0BC5 +:209D800038A37FF7E6B9ABDADEB71B321489C1D95115C663B2C98A60995717DCC105B0A345 +:209DA00012A80BB3E73AF1B8EE15654E3CE0B663EB18DC2167631192EB402C919D1A4367C0 +:209DC000AE94ACA334AB7887F932D09769D363E3EE1F3683EDD313FC5812B8A8A71DD33AD0 +:209DE000BC432BF29BC34D5E978D3CAF560C4F4E5057D49AF5B742CEDCC9E1FE401B82DA24 +:209E00006DAA12E146E234C5218E2749C19548B45BABD1E34292A77398749F6C54CE5E6304 +:209E2000769E671164B5CF2E52C9FA32093DF59E9CB239E63E77C86BCC39C71B0C5CBA8979 +:209E400026BCD24BD6DF2D42E4A8B0FDA5812FCF891E8414538EF7D419320163DA21983520 +:209E60005BE72CB0798E28AC795722D69456C6E9141AA1497D72071625EF71537EE3326E8B +:209E8000A13A4646E73B9F2FA814880002B9AE4AA0F5F8EAAE71FF367C8DA3EDA24F15C842 +:209EA0004C8872BD23E183EBE05C818CC1C3CEE3686ACBB7A567294B7819406F6A0390A7F7 +:209EC000DF8D09D7FCC89BE2A6290099FEB1CD03D0E1D30DD77A4D15E7DE16F446BC635541 +:209EE0004DD24B72DAAFAFC9A1DDFB1538CBFBDA256BA2D577ED9B6127B904BA8A6B2DFDFB +:209F00002E4E897715212B3A6AC1974F485C4C6299ACB887947B7252F7F7241E97875E07BD +:209F200043D4C0F65EC6BF1B7811EFAA2883EEC68E718B32F73D766F118C19F0F94BCDD673 +:209F40004266E63ECD497971B72C7BD026DC23A0070EFB36F3713783D9055486BB6F0F44A9 +:209F60000D9D07AFD8A5872161BF481C9FE5A3D1DA6B2D0239F5BBD652E6E1F769D53CD152 +:209F80008CBD53198E84002C5EBDA815E73F63F1B5F0E856EE9B003BA5248ED15ABEE606A9 +:209FA000A880B0206B3D7C2BD967E8C9A6023901907F2D72B4B197AAA5EA726A88B75FA387 +:209FC0001C80C70286AD28F5900F8EC0853F0136FB7C50B63B8550CE10A481DC95739C6F65 +:209FE0009A396190889A064DE74ECBB6F1160CAACAF686C14894A427829AFF0346B07E482D +:20A00000DC4486F6311EC141D3E14F00BAA070C81F3DFFEAF6846CA5FDAF9FBFC0E2ACD9BD +:20A02000F703C7E0CC6A1A340824BF0C1B314FF188F593F187733CCA224EBC3E42BFBE56F8 +:20A04000AC35460ECB6BFDB7822A5A05524385F4EC20D24730A91C425C9B600D0A7FC69E1B +:20A06000DE48CB0FBF04487C0F7F50C52CB652E78284CEBC5869DA8314416B4E4CC351ADD2 +:20A080007F786A989F357E24EFAFA80388E35AAD725EC4F8294FB669D40E1D551D3764E97E +:20A0A000DDAFE680C1150B1DEE830FD950726C70B67E2A03EF5DF4B1E49B53E945A54985F4 +:20A0C000A625CD72A3BD840B218EACDA91ADB7A7C285DD46CEAD5F5D1FE9104D9D300FFADA +:20A0E0005B505024B6D6627EB924C11F95C6832FDEC4FCA202F579470C0EBB7C93DF6F06DC +:20A1000009708804F7A697A4FC055FE21EB15AD6C5225EA21E5C04191D02A43ACC104E85F7 +:20A120004D11FA07E1FC83D94CB706C13476097AF7E34D552962230038885AB60DAB1FDDE2 +:20A140005F99849882E77B447B584E98A8CAB0155B2EC24F74410F1EA9844F0E843FF84DC5 +:20A16000929D4623C1D8000B85D74AEA2971FED9767B41D8477443B21670CCBE6FFBA80FB7 +:20A1800053FB04137C20BB16D0F499F8B7380704C474BB6EC907E0D9A5E7DA4D83348C7C42 +:20A1A000EDB64D2FB11ED5E670D6374CF2FBF8F7F03206317AF2E03E933C97D0814FF7363B +:20A1C000ED86CCEBA335B27A832C0AF73F2DAEE7E9E38FDE59DBBFED7413558FCC4A684955 +:20A1E0004CEDCE2743435E5859B20B006C2F36BB2DDF9B0FEA32C6778ED7BAEEC56284C1CB +:20A20000B57E40307A79188EEF50B3C007AD3EFACF27E4CDA3E0D7A354BFF0BD7E8607F104 +:20A22000FE72F004C7DC9B39C679048469B9D8342B6A10554B84338FBB261E33B950002563 +:20A24000CE81FC0208CF1C262B31742DB7370C82461ABC39DF5F86F45886BD2246D26EFFD0 +:20A260003E4090089914BE18CA0A11C6203AAFE5284F85EC322238D93BD67C94BBA8152A9C +:20A28000ED4898C4E51C1DF42E5F3FF501B33344C6515BC2ACC05BCB18E2A5657992F6F272 +:20A2A0003983CD10DFE480F2D4DBF71B4C6373FFF33573D0BD175746B7ABCF23D1FA268845 +:20A2C0001B39953AC91E952BF842C35589201EF9AD7C54641692D768E97F6CFF0E96FF9CC8 +:20A2E00066E63B1B507842F32D97F51ABE24E48C27ABA804741281E19A97016470CFA45D5E +:20A3000098F01E86EBBC8E16A628A7C82C0196B832F24321B4274974771720358743912D83 +:20A320004BF9D79E41540BF02AD904697CFC2F485BDA55F30DCDD379BBE0BD0AEA6FF9AD71 +:20A34000875ECF7F018F827891D9C2CA66867B340332E682E02729A191693A100E0539BEF3 +:20A36000C33037B347E19F9B7F66CB6942112CBEB2235EA6B018D381899D0EDD162C6FB3DE +:20A38000503A6106B71E6AADB7FE57DFDA9754E9928DA7AE0A3C60788938407C910EE96D43 +:20A3A00032D533EB5EF85643637A04D4510028284CB5653AE82AB8D3C4CEFEE18E0BFEDD11 +:20A3C000F700FF4B9043FDF150BB07BC0789FDF45E886DED21EA107E43C7690BEE7A85499F +:20A3E0003F945BD5A8E7066F171C73F239E8E486BE9375D6C21C218817F2CE7A50CA70EE47 +:20A4000099D0F5D7190C719D60BDC2307CBC3691B09085A6004D3F90B377B4BFFB8A0957BD +:20A420006D624D74674E6004A53C1AFB39DD4B4ABBA5E3DFF543B04E5366665C74FF3659FD +:20A44000357A47C1DCEC6536E7D8D8264145DD39983FB6727CF76139C1DEB6FA37FBF9DD26 +:20A46000C070525A765EFBFC4267411FB07F56FA0F9D7E464AB74C87B11D807CCCC65AE9CA +:20A480003066EF57EB65B05336FDDC960043199BE159197E6C7E7891A5CA51DAF31BABBA20 +:20A4A000F0E679038934DB9FE1A221DEFA34569FC446C2935D8DC78F2C14A23E766EF7CA0A +:20A4C0001D52A29DAE21CC2AA5BDD72FD255C3DE886574F3A750FB769E279DA64A869B1793 +:20A4E00012F1177906F489F11BFB93F5BE89DAE59B321789E5A8786852BCBC51F25138340D +:20A50000FA158764F0EF3CDDE6B0364FCDE59D7672A666DA3C35F25CC5DE9E1699C801B0E9 +:20A520008623212FD974F35F639B2F90548B9362488E12EE212BD9EC5CA8BB3179FFEB4672 +:20A54000B6B9B7CC4129E0722672804EAEEF0A8AD6C4B9F69A94F6D882D4C7F3299682AC74 +:20A56000A3F3FB9F7C8F8C71F60A3153134C5FE59EA2C8957EFA90E1A59A58647E31E61F47 +:20A580008C239649C99FA57306DE110CDC4AD36E964961343C2653F6E6802827768077C83C +:20A5A0000A57B5FFE72B5988ED7B69B1B4F8C4F71C81CFE995D2278EF2D0F342BA04B0AD27 +:20A5C00058CC29652B5ED748C5AC3133AB5A1C2F1155F1DF123CA1BB04C802DDB004032991 +:20A5E000FEE90A9AE550C4BA800F9F8141ED25FAADCB651327588C7439537C344436C24AF0 +:20A600002DDDF682ECDF514AD3C1B187C69B07FE457DD35DC5EF9102A65DDA151FCCC091B9 +:20A6200092BB1EE704129F5580B1C540F26B31DB104379E516EDB9438C54F91B24FF96437F +:20A64000563BEFE6B393D10433016DA6B0A18D735E0405C551D4AF3AEAE0DCD6A2D37AEE4E +:20A66000786C43CCCAC48F2391ECA37E2D7BDB1C3BEB6A4AC10251F9397F8B427F8ACA74B7 +:20A680005C308B03872F5BBB50648A32E851591974D800807CBDDDA6A490CBD1BBABCBB779 +:20A6A0002DAFF7ACDB44BF42811043C6FBAAF2DAD2A0F7E0DCB194FFDAFAFC030EC608E9EF +:20A6C00065C42196911CB830FCFB4F0B0D5634183574C76849126F35ECE57FECB8CE9EE5E9 +:20A6E00001C36CBE0D30FFD9C394647BE31BF05D16A42232AE2CAC8B7DA80451DD77FD24C8 +:20A700000E97855F27C84BA43C790C16E504EFEE7E54C592B9CFC1509232A3D5AF23B44F62 +:20A72000A4ADE92DFCAE16B5C2D4BD9D965674F827BEC643FC12B46060EBC93544DDB3A226 +:20A74000321EC5B008B6B520C14FCF175FDA320852E71A1FF6B9E0EE57A6887A72699C12C1 +:20A7600002E829437FB433271FE4C08314740AC12AFB85E5F42B8676D84FEE17484C4BA503 +:20A780007F537C6649D676B72896B895E4F7FE89BF849D5FE74891F3B2D2C4FAB9B16AE163 +:20A7A00089D35D3D1B8247599C1248502D346DCD8C66A292E7F2562F5308A612A6C5A1479B +:20A7C0001551A2D19DF9105DE1AAFD96CBA29D746F7652245A655662B326AD7155B1C697D5 +:20A7E00087A533D6FB9C2A996EF5BCD4F257877C4BC66E9D2C04BCB113DC532AE83C489664 +:20A800006831E715D7E7E363374B0014CBF0CB7B99AC0AC6B765268E2C5793EEFCFA17FF13 +:20A8200007C2AC9E92BA6E86D39FA8750CE37A6B046556A25CC7F5DE9B0AA807EF7A2555D4 +:20A84000A32A8EF9B052097EC2CEE89A7CA78CCBCD3F8DCC2D5D06D13C06109B82A339FF7F +:20A86000D95C27EEE693128FADB88062EFE1931502E318C231F538CC29F90D77052C308A3B +:20A880001EB2EA0AB783E220DC1F6FF787609B40E547DAE3281DB2CE70678260BECA869B85 +:20A8A00080CAF7485AAA4350A2110636D534F95986A4C4C32D7A96C9D408536A40A2BD79C6 +:20A8C0008ED99F90BC4396F4B963BBF233B5A60DE69A36F545E41DAAA2DF7B4DB97D3FCAD2 +:20A8E000EC2022E552128260E7C0A04368E0704B6E54930564E7F7100DE0B5BD7C2638DEAF +:20A90000A95FC11D221D9263D03F6A491D6B71F649BF218805805BDE419B746E0185C9C52B +:20A92000AC06CC78E932F14883D727AE84EA1B6DAF8B313F5D975AC82748900092C695E814 +:20A94000235F05B33C261C5E645673E4FD19E2DCC61BCFDE25949C7F9E8CC83ABF1F86DE2C +:20A960001E3C6DA535B5EFF1E70FD4386920496B64A7A2DA036D423C350E678F82CC526AAA +:20A98000AEAC84B18AFC5F4405A7737ECD3DD42313BCC0E0EC433630F71F4D741F94EFAD37 +:20A9A000ADB0A54E3ED0A1AD815A1E4298796D06E4F1C4344CA6AD883A1DD49AD86D111508 +:20A9C000C7BD51CFBBD1038E4640E60C03FE41A34F92F14A220811A96FCAA61BBB6F5EE5F2 +:20A9E0005B4B524303C4DB12EBB0BB79CE39ED5EFD40F7503E2103A167E16172A04BC4B442 +:20AA0000F1335FDA142B3AF331F5FCA8146E950D7EA499BC4357A8CBBF43F28161B58B9154 +:20AA2000D30CF4A5DD781EF53C4157983D8E8AFA6BFE30A44CABB74A54034DCCB6C0A2AD11 +:20AA400033140BFE75A50AE0C036D025A52625EF161D5D7240D641B575B0CE84AA5100490F +:20AA6000C85F51FC442F529835D40F081D6B2D3A1C901916FAF52D5D906CF9D2C2C405133D +:20AA8000EDAD61EAA09660738C465CD247840EC5FF099EB50A0D391809CD7D631AD5CFE211 +:20AAA0009603ABB619C64473165B9CDD99179A09AA099B55509802556FF51CF3EDD7F9C9EE +:20AAC0006268D9898B754F89B1820E74F9D0C5203AADD13DFD547A8F59D6250F388FA13BBA +:20AAE000F5D6D8B993FD4B1F6621F27DAEB49DC402D95274DC711ACBBC03A40339F718F8CE +:20AB0000E5F9EA08158AF0C93E9EAD4E7E6B736F2095BF7D3CD06289ACC9ED2C823C6FCEFA +:20AB2000BBE38014E1C9A44EE6509D1F231C6DB96869D78F44F2F599C28FA01157A40DCF1C +:20AB4000B034533023ED6F517AF2289FEAA9DB3759AAD13CC83C85F86EECA4B1D7D67E3A41 +:20AB6000FD45E54B9704B813D2A8BEAB1ABFDFE9461D50BF4C6D0D7342CBF2B42874021766 +:20AB80005AC8EBBA668E6E98808D09F6C4C59EBA6CD018C70AC99330449CFAFF7313B1093D +:20ABA00079AD47F3B1CC83868BF4CE64AC4DCCDEC4B376028C604F824B4467F5C2A1550FFD +:20ABC000188E1CEDCD0B6CE02561A2A702FB7837E514AF5BDFEFE2DC4149ABF46537BAB465 +:20ABE000C6922B14DE3D0C55AE6B25DCFF4663B9B8F68D19ECC5AD34CFD448B675403FF953 +:20AC000057D50E9D1518B3BE403CB964B4229BB00BA459921345305A2D491D21C492FDA5DD +:20AC2000225B98484186229D5F3424761C84814F5830394F38E38807364B626DC250D7E8B9 +:20AC4000F3D21D2935FC1C958119561495BA025F1E2C2F34E3AC204E5958C18C2E32380013 +:20AC60001EEAE0F40C319A886CA8AC897ABB4E2690B84B7EA139771C83AD1FC97892AC0358 +:20AC8000B4777798CBC97BE8E8BCA8F8D18BB3815AE1A7ACADFDB71EBB1313A73B87DB0C71 +:20ACA000CD1CDDF6B93F1B3C732AB403787100FE82553EA1845CCF1BBCA2BE75EB670A558C +:20ACC0008B15225CEA0D72C07AC46C4E279968EA2EE00944B16BCEDC78D56341C88FFAD4EC +:20ACE000873D8E294725475ED2844A4934807D64BE9840ACB2C60940241B978F84D115CEAA +:20AD0000971BB40FA5853D19AE3FDE8A11A8E57B7235D05A1B05E708FFE22E6EA15B34D86B +:20AD2000E3A74354FEABA253169DF5D41DE8889F5E1144F26BBAB2F0998698B1125E9BBB12 +:20AD4000857EE87007CAE34BAA8B422E0249731EB9409F54076AB8BA0C302EBBBA85F68E61 +:20AD6000A25B89E0227B7677A4FC1D1324EBA68D8559DA1B91FF006D0CB02C728D8F30DF7C +:20AD800000948299276A494F35FAF9DE1D300FC6A973FFC8BC066ECA0F7983895DFC6BACD2 +:20ADA000AC1C476042FCFBF00035F5175DC2BFF731FE27E34403750595D93AB68E12C9DE46 +:20ADC000B52F67BB586DC771B61AF91EE9D7BF47A5C7DDDDFB012BB389BB6EE24B5F1DA9BF +:20ADE0007D3587976645463B8CB1824356ACCFE88110EF5C3FFC1AC0D29962A75855C3893E +:20AE000052F5746E3603C2FCCDFF8B7E4F2E3D5DC0AFD7B64CCDC6161A308F1E0A803184FF +:20AE2000D52832726296E44B7AAE5B0EB1BDC2C71E6EA98D0746F184D5C4505A859276501E +:20AE40002A702655F9FE0D03A1E13B1DFEEB14CBD4938A026E0BB27516A94CE640F5474AEA +:20AE6000C4A87BF7EF1C952D40969A7FE7F44E6DF0A8DA45FF460A4C52BE985B84DC11A438 +:20AE8000BBDA483EE2C6FDF6DDA2CE91025AD2389ED7B7E30B5D65A763D08C5C4105DE14E2 +:20AEA0006F8C22D784503BB2C0DA5A2A867DD75EBE7CC1427F6E58BF9BECC64C6DCD399AA0 +:20AEC000A4F373735C647D399E1D640BB2AC7A27274C5259BD738FFFB9970BA18A1966D1A4 +:20AEE000D8254A3B1A5DEDC0FD4667B5C9B47B3638521A736AEE188253F52A61890134CABB +:20AF000013F201ACBE203B9BCC08A17B79AF41355189C88FC769324A3703F70FDDCEA9F1DB +:20AF200044DC14AC968A4AA4B9D05E9E44CB8863C538E4F69F89C4133B5737ACF47291FD65 +:20AF4000F75EB1189457497A064B1A45DBCD7E366EA5894DC9D969FA4DBBBCE775D70D6FB8 +:20AF60000AD40849870AE65E0318EC429E7871776DFE3F4D2D8FCE21D99BBA51E2BD1B3378 +:20AF80000355536900A495B28B3ED949610892434AE32BA7437DA70BA23FF48C3447FBD76A +:20AFA000AD5C18CEFB5446A0220EF0AD803F037CE3BB5D0B75D8F9D8F837F74A2E1D1B94D4 +:20AFC000BC1FDCC2E0E5AD2E5000BB03F9F203658BEF6460ACD7B45F25A43E72E78291DCD4 +:20AFE00014F644CB100314EE42ADB118F2464CCE107C7BEA6CB8320E4C2408DE18C257A09D +:20B00000940C42D57C73B91C39A77A63AD193A1DF8268E383F7D512E9EE2D0C1F51108D7C6 +:20B02000F6C144C8C385A0CC1B7EEFCC2DA1C874F6AD7A93E83C333AA37557610A0F1D3BB9 +:20B040009099BF9DD29D3D289CFE126668BF014457B3715EEA973747874636016ADB6D4249 +:20B0600056F8B6543D89BA98F92B5A04CF7975F64C77778D68E986BC605AF70AC22D888718 +:20B0800038D636893531C86E8B93F8A71F3B6128CF8C0D51B73B8B4B5A709DDD4A7EA8D2A0 +:20B0A000329D95600B657D8C58F82B8177DE1F6D58474ACE2E8A8426C420C5A40E8E9C6078 +:20B0C00061A82D5B26C7CCCFBC75B1536A35C2272C15ED4323C7DB8D4431CE696A3C8819E4 +:20B0E0007BB10B82526B6784B024471B471ED634158E0586B3D53A5FB6189AAA0E42EA7E31 +:20B10000E5425E6F7319010E301A35E5CBDC508F5EA3B32BC00DA0D516F3B747ED96EDA876 +:20B12000F1E2A0FACE283FFEA41471AE39DDD6F77ADE4150B78A3AD9BA8201179D17DEE7AB +:20B140002307D6BD69605ECB4F0D2F0EF001CDF399DFB37EF101190376F4973162A137E6ED +:20B160002699864EAF7D98CDB3E032126486F886BEA07460E8C445EEECFD5DCEE854F037E4 +:20B18000F12FDACD5AE643206B3B6FBD25D0D16A5FD1CA6595E603C01C223808EFB2546CC7 +:20B1A000B3D7B08B803337C3E37D21F48A62DAD0201664D98FC417E1F55B192AEDE88FB8A5 +:20B1C000AE13742576226919F5C3815F2F8107138897597127FFE7BD6FC6E355E4AD58266A +:20B1E000C92EE84CDC43490D75A6A1A0D2F64544991D579704CEA20AE87F4CFFA07097CABD +:20B200003494AB9459EFEB28428D02A2287F9FF2E562DD509024DCF24CD942B7AA240B3AFA +:20B220004DE0C43C307CB98DC44FD1451B777CE397A76A9577832740D506134F6CF514E1A4 +:20B24000EE231D056CE9A6F14AA35E7100C240660FEAB46B3F2B6F30C67C723CB9811B5BEA +:20B260001422A11863B3211A22618DA3EBF096A12571E233FA01B557FB59E0165E9733E0C5 +:20B2800042CC8A00D8005543DA71F803F1A92F2429B92E022898D1485B0F3FC5D464F2E30D +:20B2A00019A4D8EFEB40342D0E007E82327B5C645576F1E4F44048DB16095721F31E70DF15 +:20B2C000ED77EEDB7D38C05AB7DA3DCC21C6295BAF0763CE28E151906E54BE70A25F9C749B +:20B2E0006BACBF7B7CC84D941EFF3729F58EBE874DB408D549B4F988405E800907797A74A2 +:20B30000759718CD043E8CC4F24A048E6053BD699ACD6543FF4C93410C1C2849533B1AACE8 +:20B3200094A0C149E6CB85F227C3396908CE92D462A66F70E9B981177896C12A0DEA18D5E1 +:20B340007547377AD358BE071DBCCCDD7FDF644C13735577BC45F7784EAD95765390191F1D +:20B36000865E63440DA001140ED343D464C650B29591C63EBA88A3BC51E0E54BCA4CC9DB76 +:20B38000897FE0587A74A856ACE7988EC3EE679251344C592244BE3ED4ADA746C81255DF16 +:20B3A000951CAE20C409F953549D4F69908F7EAD607238DCAD5545FAC314DAA12563C572CA +:20B3C0005518015633F836F19FFFAC86AFFF88ACA57AB7E9801E50A24F9AA8963BBFE9D577 +:20B3E0008349FD2E911D7F245D6B8290F111F3331CF097BBD6CE6DB4DBC2ED39A07CC9C078 +:20B40000156545D69099A4869DBB4C6A059742BB100714E7F788CF9BEE64BBF7E3F455551D +:20B4200077119547EBB3F71E1F5C16E7F431D3FDF7913945BCC95C5AE4E24AD7AB9540DC04 +:20B44000FB42A92B30548D90701CF055BB16AF1C380080AB5B415F0E6818D777D250C2951A +:20B4600098B1DDC27887C7B5BA7F736A56512755975B7B6776F39979CC767E681EF80CF5A2 +:20B48000280A4783932E5701829554860EC1505CE6EB2BFF1AFEF4A76565415D05FC30CE16 +:20B4A000A4C907364950D4BCBD2C676E882AB1F729732E842CC05F70AF7CBB511E39E3D552 +:20B4C00042A189047144B70652671B94AE1898B2CDB34D1974E6069D5FAE216850C0BCE1EC +:20B4E000A6DEE95803A020917BAC81AF8D25B34B7C5A178115FC0D9CF43F49CCCA4402317B +:20B5000047C64447F8CF4ABA03C9F2F73375304D5ED6D3F3634CF5D5162B1D506A4AB05F0A +:20B52000F306EF17E1E16FEDD99B686B6C900BCF050C7FB85F65E66859BBDBD2DC687F6E85 +:20B54000FD0F19CB4318ADE5CDD343CF26BB9FBA7AC3927287FCDB2ED3EC09C3C7FA962251 +:20B5600074CD11EA1A43A5443A5EEB2605B985E3D0BA551814382E27C41B310378C0CFBE0A +:20B58000E513ED43DA3184E97769151BAB8330FDCAEB94C3B6C425CD15EE8EC533D8BB0FFD +:20B5A00061C0E7A9371DA54222E9199941D86219EE983E9CA446E560B07485684EC8A250A6 +:20B5C0004EE264D44362BF966EC91DF650DD9C2DF417816BA85D9554C398098BB60DAF8BF8 +:20B5E00089BFE6F735C7CBBEDE009EC3FEE4104E5FF7136448815E21FE2EF72B6EFF7C1DB9 +:20B600008CAB08DBB77E536ED9599D66720ED17661A17AA0AF115A9349B1D77C40E5E8C932 +:20B620000006B71DCFE3AFFA389F4D7B75620BB4AACE26B73DDD0D604F3646FA16CB0646D2 +:20B640006AFBA7BAB8212A87824DCEA4E0BE6842166CC7B0DB49A728E4685DAD83FF428B80 +:20B66000B890942DAF2C51F80601B247870477D5CB564822050832CB815B273A390843F878 +:20B68000FF3F3F37C4960562C5A3FA01D931B0336DDFE641F62D8B5849461B32903B9BCD5D +:20B6A0005B2EDA8A1CA8BC674282DE17958AC6BE47EA2B2D5BA786B9C65624ACF92F9B3BA6 +:20B6C000AF00D66F2512391055B0D7C50FA29550D7E2AA093ED6122B24796051A0A4101B45 +:20B6E0009D69BD21BF722196359F8430386C9EBEF34C925A79922C0C4A6AEA015B530182B8 +:20B70000AFB0431A8E62145A3DD51B2AB19222FB61B6CA512613D9DAE600E070DF46C864B3 +:20B72000082C42467483A46E677CC2C7881224C2973083032C4369FAC50AC4A7059FF28EDB +:20B74000C799258BC74897232F58763903B8637EC6A2062261C97F5F2D16AFB8704D9E574A +:20B76000B1EE3ED54AA2BA66E98CFFF21F6C8B697D9F1BCAB07460B0D3999ED1CB105D548A +:20B78000E8369F03D678FB9C80590ADE6E86920A7BA294303272D0DCC6AFDB50028CB41B85 +:20B7A0006DBEC9F3C14F85F8C3DB62DCC371D42F0DD2C5D44721E5BDCFC8FD9EC02F926865 +:20B7C0003F338EB83F8B2701AFDE82B0B69FEFCAE0D02B2EB8966CC66808DA6F7A1F7EA7F2 +:20B7E000890A161D7A48B1850289D761677FEEAB8098549610F9310586181CF10D7BE9C725 +:20B800006A75E6415948F1850BFCF0E386008C281EBA30041CF1E7521352041CBE05491FF5 +:20B820000E21F125482D0556A6D8DCD1C6636A4B9BC29D7837C90E9D3ABBA87DE5FE346D2F +:20B840007A41CBB075AECB7908F41F77F0FA5E7973A1BB080877088B619E91310B35FC58BA +:20B8600094AE24976114C463BE0348529813321F210118AE58C087FC04781FBAB01E36B349 +:20B8800038BED0FB3687A1891224F4F3C341B40397EEBD9AF960D3AFBFA14E4F1BBAC89542 +:20B8A00052BE43447773D0E1DD5E1A0BE1EDDD6E2C7569825862E937938B813281E73543C6 +:20B8C000ED2C27A7837F9F395F15E7EC1C496B74112013400046CD39B8E55D53C2BD85E516 +:20B8E00008B854345D52EBB812E63DF0125862D334279E5FA71482530D74F22180FCCA39EF +:20B9000069062F09FFC444C261859C56EC0CE08C4C17D3FA7884A917E251BA3FD3CC397813 +:20B920004229CCD3869745345A5D609E5EE61E482910C0633BB0C3973C945605FA15A59CEC +:20B94000644CEE45F45ED1FEDBABBA65514D7C03A2A82E898C03E62D276271D84F4E425776 +:20B9600070CAB5F183CD7F288D543D65EDA7AA2BBA33F16AEB12FB4B0BC085052BE6267974 +:20B980002010F767091D9406D6B969321FF3EC6BFE98B518A5439613E160919A96F52DBEF0 +:20B9A00037802F78DBE7CC9BBC74BEF377717F4FDBCECADD00BB48D3E38DF60E5CD9F71F84 +:20B9C0008DA201622773F624335642A15D6E42484AEDCF3C81F0BA9218648D86484945C537 +:20B9E00045BC6787E66731C5AE43DD568F02AED4705AED2FEA50FAC8EF982BE85FF3AF95CC +:20BA0000DA3FB51F58062E79B2C69B90D0F1BD704F7D5CCF2CC0F0A4C5DB6B00F26DEF478C +:20BA200088518AF9DAB747CA1A8D2BAADD35D2A52FBED6597F3B687EC89AD1D94C93EF422B +:20BA4000185698F53F0A2273EE643054D552BB40B1124765E240E9D83C68F48F0086992A53 +:20BA6000BAD8AAD4021D24EEE96F349448B82EC01A1EC9C26C3F84EA6C7CC55B17A6D8DD21 +:20BA8000C0C3F9EB36BC8049CF4D336DDFB3A49788B7942ACA1A81832274C3BB1DDF926212 +:20BAA000DB311176E4DBD8B29D21F07FEE70D495740E8CDAC41B98CF582764955B055C2133 +:20BAC000F2A2AE2A6617A928ABAB50E7DF1E5E99FC5599E3EB7FAF33D11583232B99C10CF5 +:20BAE0000584E6B28FB31338E2EC80A343052FEE6292EC6002B1643B148127EB9B282ED741 +:20BB00000EB2C00677E53972C9E113862D79F5F1A3C6B9D400FA3F96612DF2C833A0424D5A +:20BB20000524C7DC07745BB5B45034D40072174C72F5B295336E6879C3FCEA33F294DE1647 +:20BB40000C3223363625534F133857324B82C5573C5F6422DDB462466440A5309A35166A72 +:20BB60000371D02286674BA9133260562F6CFF411EBA170EFF4FA8E1A02F3F250B48CA1B69 +:20BB80009D23219EF7E2296499BDC71B0807B7052DF091A9DAEB7F1F20333DF8A0A07F7E3E +:20BBA000F4E506AF1BA136E70BDC4DE9847BEC4331ECF8E455C18935F1416746E93AA298CA +:20BBC000D4D3B8389B45703B21C0C4F87F9CB801E7637CD23C70C9F3F602D5EEB7F792CE09 +:20BBE00055BAB7471EE3ED7D2C800D3D410E5F1CBC0410EEA38C47BDAE55465A4B1777950B +:20BC00004431809F6B481209B980C87A5211FF0CB219751E59C404590B69980AD47A3571F7 +:20BC2000EBE04655B3B954E8C5D83C73D4C79FAB8405E8111B18493A53728701E559D9FF2A +:20BC400059E6A59FCBA67573DA33E9B1CAA1984CDE5CF440BDC1067BD3B51B24A5BDD2FDAD +:20BC6000AB1B20967540F759133A2F5FB70A6F375CBF624D958B67FBFCFE396A8518978460 +:20BC800082694F4A7AFE82D4CB7194891FFE80DB07372B1B22BD0B406D5B1775E6CEA02B00 +:20BCA0009E394A3B7E14FB93AC5AA2488E8B5EE4E3852813542EFAC1D8F78956FF7674E95D +:20BCC000255A5AA141128E2BF4B89BAD299B43A091931A9CFC1100D762DC1CF96746C56B55 +:20BCE000D45BA05DA0C69D06E0AA91447F61FEAEC5E22873C9A427D70920487024DE8CA167 +:20BD0000CDED65A8F263084A0BE165E0B71851E2A74D831A8783BFD0FDC6DECAF45B22CEAE +:20BD20008B4EA798DBEE164EC52B7D81AA86D751B90527A58A7A02B6A8217AFA54F6ED16A8 +:20BD4000329C30E1E743A05F90D08FCA44D097BAC7D68AAEDC52F3545A618E1E122BB79484 +:20BD600046A43CDD4BBBB247E9785C9FE26D213850961943D9CB3F9D5F7E15A2F2A9863B0B +:20BD80001F0A813ACE4180E07A0862B1AD0502E51A4DC01735EEF5DCFEE93084FD61497E30 +:20BDA0007E2E1A06A557E72A0DFED2FAD3B4FF330593D8D8589D17085F65ECA20D2CE62924 +:20BDC000F420DE60D054C33D1D60D98D040B105395FAF61B50371136D60FDB6F4F8AF8CF5B +:20BDE00018B06E50AE1E6188DB73D2FA0AEB47320DACB33EFD9BEAF61B88017268F97F0266 +:20BE0000389F057C72CBDBA92C76BCFE1CDC7EF1039B636C4B903A4BDB99C5CECC1F86D829 +:20BE20007C0571A12ACD50C624E8994098D8A021F10A02A221A07D864A10EDE97019A09DF3 +:20BE4000211F779600B80440C5E159CE164E6F246B1521585BCB09F8072FBB1387C7EEB6BF +:20BE6000B4A991E626A2710114BB3EE57ACD328DE5873B9B7F5BDA6B8AB6E71B16F7706339 +:20BE8000BA7381D7F868B6698D3ED323C86AF181F720A679BA3A06D23F6C3538223826158A +:20BEA000C5E523E6352E37297E18A48AB69E221B35387307CDEF52BECE10101CA01C278C8B +:20BEC0002F226032163095B66B8F8514D05E910147598D5DACAB6281AD5930B6163E111175 +:20BEE000D2C3B8E4845A7BFA7B917AA9084AD1DEEAF7E4734239C252281513C17C03F952EC +:20BF00006BBC0824548F6E0ABEC3454EF8D109C560F977394F092C57657BBF15190CC24900 +:20BF200036A48352C39D6BADD74D4ACB02C96BD4F8B189BCB77EDE2FC6E28FA39D3C22C2D0 +:20BF40000040559949BC28CD59D3E4FE9DB5D58B8908E78F1F6673C2CB4170F0C1FA469F2C +:20BF60005D961275D7553AE0B3B05A8CB82581811A962AACFF11C8CF928D113C5043C7E303 +:20BF80003F37119331EA4BE261B811967F3BED96533C3E55A910F94F489D6DB190D8A4A26E +:20BFA0007EB00F4B69D2FE3F936919C0C80CC06D107F331FAC51AD1E6C9331F5D6678BFE17 +:20BFC000C4FF3BC25F2A1D1B6C67C5155F49A55EA7603A1110818C9DC7581AD8E60BFED9A3 +:20BFE00011007C6501B70C09DF149523930C0378E31F2607EA679B3E55961EE0438F3CED80 +:20C0000052C3D276EFF1A690875AD44FF0184F245F075FA1D76CADAACD001BCD255EF25BA9 +:20C02000B1D3341F1BE69359CAD6534A1B1CBD5EBBE033624567E14E56F1418E9C0706C81B +:20C04000D5F584C63B1AA43FE2F1E984CF70BE78CF1B5E4A97C0ED7E1B83952D922BDB4A49 +:20C060002F4081F7B58A0C87BD263B30C8B12B1EDC8B56172EE929FF8561B6A47CBE7D21CC +:20C08000A975083BF3E2BCE79C1A8FB3F786F4A40FB4013495D5AE16B5CA801FC3A1EE3DE7 +:20C0A000237ADCCDFE4601509695A6F173B0964FCB47785DD47C0A8030EA74210C3A2EB443 +:20C0C0003CC25C7DEAB37956ECB3DFF847C17C4DDA8A9986E9D11C2E548930C719BF5C99AE +:20C0E000FBFE8B11348FE4AA786E8665A60D6DC99FE28FB95CF417156DF0B5B2E894CBDD73 +:20C1000089AF735A9D4EF8EB6BD518CB02F83558364A80C5BB808F5BFF778C8BC7CFF37F23 +:20C12000951BA446CBBE3E116F7D27E9D00D4CEB8BB293EBB07BDFECFE1427574D259286B2 +:20C14000A4199039851D4FDFD07C5AF1DE80B4B68071EDDD778CB6AE1F0FB2DE1D89E4DEE2 +:20C16000457A2483AF3190CB90A33D139C68F602AA285F7B5852D1FC394D0CAF12689A3EE9 +:20C18000E11C98B733AC8DD4207471DA3FF69B3BAB4CDF9C110AE0AA81214446721235220B +:20C1A00062965289D9B6BB4D76874FE81FCF2B192485E0F3CB51DC792191B03382DEC7877F +:20C1C0003962E1A79B63C7583005D45C8E889C78C0B7D4790C800D4F7D4115667034C35DE7 +:20C1E000D3411F56BA8F2F093FD2189BDA732A8846D7379A943121B24B5C0C52EFE89EB5BD +:20C20000DDF58DEFEFA57F122557D7947E468F57D0C7653D991020DEC249BD4D7150BB9811 +:20C22000E4759CC1503A2988D1183D4A8ADB7DFDDA1DC970F5E78C82387FEF5867B4FF4C40 +:20C2400011DF922DB3FC68871938DEA7B3F8D30F8773A5E3F6C5D56253221CBC05B1D17F67 +:20C260003105CB7E0F2CD46E45274AAEF819E29A4D8ADC23C2352D32A271C9124C7144C8EE +:20C280005904A583CECC9882015F503F68CF63A2DF502ABEDD84236928A8B06541785F79C0 +:20C2A00022BC03A4B19A9595C0643AF6730C341A86818226F92DA788A99205F69FD9F5D7E5 +:20C2C00074330B0EDB60DCC8A5E5528105F428CC043152B7B25982BAE60DF3013A20A4E526 +:20C2E000C917D08363366A5AB3935039D15F735A8743BFAFE143C0EE024FFC5A5F457272A9 +:20C300006F725F48616E646C6572000012000000240000003600000040000000060000006D +:20C320000C00000010000000000000000100000002000000030000000100000003000000D7 +:20C34000050000000100000001000000060000000A000000200000000200000004000000A0 +:20C360000800000010000000400000008000000000010000000200000000000000000000E2 +:20C38000000000000000000001000000020000000300000004000000A0860100400D03001C +:20C3A000801A060000350C0040420F0080841E0000093D0000127A000024F40000366E015A +:20C3C0000048E801006CDC02000000000000000000000000000000000100000003000000DE +:20C3E000020000000200000001000000020000000200000006000000040000000300000027 +:20C400000200000004000000040000000C00000008000000060000000400000008000000EC +:20C42000040000000C000000080000000600000004000000080000000000000001000000D1 +:20C440000000000000000000000000000000000003000000000000000000000000000000D9 +:20C46000000000000000111000002110000031100000000001000000020000000000000026 +:20C4800012000000000000000300000004000000000000001200000000000000030000006E +:20C4A0000400000068616C5F6D63755F70616E6963001F1C1F1E1F1E1F1F1E1F1E1F1F1D8C +:20C4C0001F1E1F1E1F1F1E1F1E1F0000000000000200000000000000020000000500000021 +:20C4E00000000000020000000000000002000000070000004C5231313130203A206C6F7209 +:20C500006177616E3A2523303258202F206669726D776172653A2523303458202F20626FEE +:20C520006F746C6F616465723A2523303358202F2066756E6374696F6E616C6974793A250D +:20C54000233033580A0D00004471000804000020880200001C7900088C71000800000320B6 +:1CC56000D80000001AD400088C7100088C020020B41200002AD40008298A4494E7 +:040000050800013DB1 +:00000001FF diff --git a/hex_merged/lr1110_modem_tracker_update_modem_to_trx.hex b/hex_merged/lr1110_modem_tracker_update_modem_to_trx.hex new file mode 100644 index 0000000..55d6448 --- /dev/null +++ b/hex_merged/lr1110_modem_tracker_update_modem_to_trx.hex @@ -0,0 +1,9673 @@ +:020000040800F2 +:20000000C82300205101000875280008A12400085D0100085F0100086101000800000000D1 +:20002000000000000000000000000000D1310008F90A000800000000AB2C00083932000859 +:200040006B0100086B0100086B010008EB2C00086B0100086B0100086B0100086B01000855 +:200060006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008E0 +:200080006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008C0 +:2000A0006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008A0 +:2000C0006B0100086B0100086B0100086B0100089F4400086B0100086B0100086B01000809 +:2000E0006B0100086B0100086B0100086B010008A7240008AF2400086B0100086B0100089A +:200100006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B0100083F +:200120006B0100086B010008570A00086B0100086B0100086B0100086B010008DFF80CD0EB +:2001400000F096F800480047D9520008C82300200648804706480047FEE7FEE7FEE7FEE716 +:20016000FEE7FEE7FEE7FEE7FEE7FEE7913200083D0100082DE9F05F0546002092469B4687 +:2001800088460646814640241BE0284641464746224600F05CF853465A46C01A914110D329 +:2001A00011461846224600F043F82D1A67EB01084F4622460120002100F03AF817EB0009E9 +:2001C0004E41201EA4F10104DFDC484631462A464346BDE8F09F10B540EA01040346A407E3 +:2001E00003D009E010C9121F10C3042AFAD203E011F8014B03F8014B521EF9D210BDD2B261 +:2002000001E000F8012B491EFBD270470022F6E710B513460A4604461946FFF7F0FF20468D +:2002200010BD421C10F8011B0029FBD1801A7047202A04DB203A00FA02F100207047914011 +:20024000C2F1200320FA03F3194390407047202A04DB203A21FA02F00021704721FA02F35D +:20026000D040C2F1200291400843194670470000064C074D06E0E06840F0010394E80700DC +:2002800098471034AC42F6D3FFF75CFF245700085457000870B58C1810F8015B15F00703C1 +:2002A00001D110F8013B2A1106D110F8012B03E010F8016B01F8016B5B1EF9D12B0705D4D8 +:2002C0000023521E0DD401F8013BFAE710F8013BCB1A921C03E013F8015B01F8015B521EAE +:2002E000F9D5A142D8D3002070BD704700B587B01C2205496846FFF76EFF03F00FF968466C +:2003000002F068FE07B000BD5055000810B500F005FD00F00FFD4FF48030064909680143BA +:20032000044A116000BF00F0D7FB00F005F8FFF7DCFF10BD90080058F0B585B01421684645 +:20034000FFF764FF002500260027002427E0344800EBC400807900B3314850F83400B0F13A +:20036000904F06D02F49084448B1B0F5806F12D10BE02B4800EBC400808805430CE02848DB +:2003800000EBC4008088064306E0254800EBC4008088074300E000BF00BF601CC4B2222C6B +:2003A000D5DB0020029001200190032003908DB10095012002F00CF9012002F04FF969467E +:2003C0004FF0904000F08EFE002229464FF0904000F063FF8EB10096022002F0F9F80220A4 +:2003E00002F03CF969460F48404200F07BFE002231460C48404200F050FF7FB1009704204C +:2004000002F0E6F8042002F029F96946064800F069FE00223946044800F03FFF05B0F0BD03 +:200420004054000800FCFFB70008004810B502F097FF0749002001F09BFDFFF767FF01215A +:20044000084604F03BF802F0B5F904F099FD10BD80020020704770B50446606800F10B059F +:200460002888B0F5124F04D1A81C00F005F8207000E000BF00BF70BD70B50546012000F0A4 +:200480006DF9287890B9012670070078022804D100207107087004F0E9F9FFF727FF0021D5 +:2004A000012004F00BF800F03BF836E000BF002002F0BAFD0446FF2C01D104F0D7F944B163 +:2004C000012000F05BF903E00121002001F020F8FAE74FF00050007802280ED100204FF039 +:2004E0000051087002F0B0FD012000F047F903E00121002001F00CF8FAE7022001070870A6 +:200500000021084602F074FD012000F037F903E00121002000F0FCFFFAE7304670BD000034 +:2005200010B58EB030222A4902A8FFF754FE00F0EFF90121022003F0C1FF264A0021012080 +:2005400003F0F8FF02A802F037FD00F06FF902F0BBFD062004F080FC00BF4FF400401E49A0 +:20056000086100BF00F0CAFA00F02AF9044660791A49087220794872E0788872A078C87295 +:20058000607808732078401C487360798DF8050020798DF80400E0788DF80300A0788DF857 +:2005A000020060788DF801002078401CC0B28DF800006A460621002004F0A9FC084B0022EB +:2005C0000849104601F094FC00F00EF80EB010BDA055000879510008004000581F000020CC +:2005E000510A00081800002000B587B00020039004900590069009480D2100221346CDE952 +:2006000000210290A0228021002004F02CFA04490E2004F0B7FA07B000BD00009255000807 +:200620001F00002070B5054615B1012D0AD104E00124204603F06AFF05E00124204603F00E +:200640008FFF00E000BF00BF70BD70B504462546696801F1080002F075FD064616B1012044 +:20066000287001E00020287070BD704700B585B014216846FFF7CAFD012001F0C5FF0820DD +:20068000009001200190002002900220039069464FF0904000F026FD012208214FF0904085 +:2006A00000F0FBFD012001F0AFFF4FF40040009001200190002002900220039069464FF078 +:2006C000904000F00FFD00224FF400414FF0904000F0E3FD012001F097FF1120009001203F +:2006E0000190002002900220039069464FF0904000F0F8FC012211214FF0904000F0CDFD42 +:2007000005B000BD10B586B00446142101A8FFF77DFD022001F078FF102001F075FF0D4860 +:2007200030F814000190012002900020039002200490094951F8240001A900F0D3FC054A59 +:2007400032F81410044A52F82400012200F0A5FD06B010BDCE5500083400002010B50446C9 +:20076000044A32F81410044A52F82400012200F094FD10BDCE5500083400002010B5044622 +:20078000044A32F81410044A52F82400002200F084FD10BDCE5500083400002010B5044613 +:2007A000044A32F81410044A52F8240000F06EFD10BD0000CE550008340000207047000083 +:2007C0002DE9F04100BF164800680646701CE0B100BF1348001D00686FF07F4101EA102803 +:2007E00000BF00BF0E48001D077800BF0D490E70300A4870300C88700846C77081F804804E +:200800004FEA182048710D4607E0002002F024FA04460CB1254600E0034D2846BDE8F0811E +:200820008075FF1F190000206C550008F0B58BB00020059004F020FCFFF7C2FF07463A467A +:200840000621002004F063FB4EF66E50079000BF29480068069006AA06212E2004F057FBCD +:20086000264A1021182004F052FB254A1021082004F04DFB1821012004F01AFB04F085FA84 +:20088000002444F00104002C18DD1EA508A809A90AAB0C22CDE900100021204604F04DF84C +:2008A0002846FFF7BEFCC6B2334600220095BDF82410BDF8280004F08DFA00BF05A80223A0 +:2008C00000220090BDF82010BDF8280004F082FA002004F02BF900200C491023CDE901306D +:2008E000CDE90310082000231A4601210090084604F06CF80BB0F0BD8075FF1F72550008E2 +:2009000082550008424C45636F72650007B201001CB504480090044801906946034804F04A +:2009200087FB1CBD24000320250600084B06000810B500BF19480068C0F3007028B900BF79 +:2009400016480068C0F3406028B34FF00050007828B900F027F810B101F006FE1DE04FF0BA +:200960000050007850B900F01DF838B901204107087007204870FF2088700EE04FF000505C +:200980000078012809D04FF000500078022804D001F0FCFD01E001F0F9FD10BD940000586D +:2009A0007047000010B50D4B19680D4BD3F88030DBB24FF0006404EB03331A1FB1F1006F70 +:2009C00001D3914201D9002006E0064C0B68A34201D0002000E0012010BD0000407100086E +:2009E00000400058298A449430B50446039D21600020E06020616061A061626023812577DF +:200A000005F0020020B1208910B14FF0FF3030BD0020FCE710B5044654B90B48006818B1A6 +:200A2000002009490968884700200849087009E00120064908700448006818B10120024961 +:200A40000968884710BD00005C000020EC00002003F02CFF704710B5002001F0E3FC10BDAA +:200A60000F4B02689A4206D2426C92080D4B03EB8202826406E0426C92080A4B1C3303EB46 +:200A8000820282640278083A1423B2FBF3F1054A8032C26401F01C0301229A400265704716 +:200AA000080402400008024001794A1E064B03EB82024265044A403282654A1E02F003034B +:200AC00001229A40C26570470009024010B5002001F0B6FC10BD000008B5FFF7F7FF0220D0 +:200AE0000023C202024900900248FFF77DFF08BD3803002018030020704700001FB5134837 +:200B00000068C0B2441E022000900007407801900198062805D200204FF00051087003F0DE +:200B2000C5FE4FF0005080780290DDE901010844A04202D90198201A029000F0BBFA03A952 +:200B4000684600F02DFA00F069FA1FBD80400058704700000348406940F2FA71884301492C +:200B600048617047004000581E48006800F40070B0F5007F16D11B48006820F4007019498F +:200B8000086000BF0846006840F4006008600846006820F40060086000BF0846006840F441 +:200BA000007008600F48006800F48060B0F5806F16D10C48006820F480600A49086000BF25 +:200BC0000846006840F4805008600846006820F48050086000BF0846006840F48060086000 +:200BE00070470000004000580649496921F4FF61022202EBC00242F480321143014A516124 +:200C0000704700000040005810B50849496941F00101064C6161026000BF00BF00BFBFF325 +:200C20006F8F00BF00BF00BF436010BD00400058F0B50246802314460D46104E766946F4BD +:200C400080260E4F7E6100BFEFF31086304672B600BF2E682660241D2D1D5E1EF3B2002B2B +:200C6000F7D100BF054E3669C6F30046002EF9D100BF80F3108800BFF0BD00000040005836 +:200C800070B5054600F00EFB064606E000F00AFB801BA84201D3032070BD1E48006900F458 +:200CA0008030B0F5803FF1D01A48046904F0010020B100BF01201749086100BF4CF2FA30FA +:200CC000044000BF04F0404030B11248806904F0404108430F49886124F0404018B124F007 +:200CE00040400C49086100BF1CB10B4844600120D2E706E000F0D6FA801BA84201D3032037 +:200D0000CAE70448006900F48020B0F5802FF1D00020C1E700400058C002002000BF044877 +:200D2000406840F001000249486000BF70470000002004E000BF0448406840F0020002493D +:200D4000486000BF70470000002004E070B50446002594F82500022803D00420E0630125A2 +:200D600034E02068006820F00E00216808602068006820F0010021680860A06C006820F4E6 +:200D80008070A16C086094F8440000F01C0101208840216C4860D4E913104860606D40B1AD +:200DA000606D006820F48070616D0860D4E916104860012084F8250000BF002084F82400F8 +:200DC00000BFA06B10B12046A16B8847284670BD70B50446206C05682068066894F844007E +:200DE00000F01C01042088402840E0B106F00400C8B12068006800F0200028B920680068BD +:200E000020F004002168086094F8440000F01C0104208840216C4860206B002856D0204690 +:200E2000216B884752E094F8440000F01C0102208840284018B306F0020000B32068006890 +:200E400000F0200040B92068006820F00A0021680860012084F8250094F8440000F01C01EF +:200E600002208840216C486000BF002084F8240000BFE06A50B32046E16A884726E094F8B6 +:200E8000440000F01C01082088402840F0B106F00800D8B12068006820F00E002168086082 +:200EA00094F8440000F01C0101208840216C48600120E06384F8250000BF002084F82400B3 +:200EC00000BF606B10B12046616B884770BD000070B504460CB9012070BD2F49206888424D +:200EE0000BD22E492068401A1421B0FBF1F0800060642A48083820640AE027492068401A45 +:200F00001421B0FBF1F080006064234808382064022084F825002068056847F6F070854380 +:200F2000D4E9020108432169084361690843A1690843E1690843216A0843054320680560C7 +:200F40002046FFF78DFDA068B0F5804F01D1002060602079A16C0860D4E91310486060681F +:200F600060B16068042809D82046FFF79DFD0020616D0860D4E91610486003E000206065EC +:200F8000A065E0650020E063012084F82500002084F8240000BF9FE7080402400800024045 +:200FA0002DE9F04104460F4600BF1B480078012802D10220BDE8F08101201749087000BFC5 +:200FC000002048604FF47A70FFF75AFE0646E6B92068022817D1C01E386065680BE02846AD +:200FE000FFF702FE4FF47A70FFF74AFE06460EB13D6005E06D1CD4E901010844A842EED8BF +:2010000000BFFFF7A7FDFFF7AFFD00BF00200249087000BF3046CDE7C002002000200649F9 +:20102000496941F00041044A51611146496901F0004101B901207047004000582DE9F041E0 +:201040000646884614461D4600BF18480078012802D10220BDE8F08101201449087000BF39 +:20106000002048604FF47A70FFF70AFE0746AFB9012E05D122462B464046FFF7C5FD03E0C9 +:2010800021464046FFF7D4FD4FF47A70FFF7F8FD074607484069B0430549486100BF002076 +:2010A0000249087000BF3846D4E70000C00200200040005800200849496901F0004151B1A4 +:2010C0000649054A9160064991601146496901F0004101B101207047004000582301674514 +:2010E000AB89EFCD70B503460022BDE0012696400D6805EA0604002C72D04D68012D08D03F +:201100004D68022D05D04D68112D02D04D68122D13D1986856000325B540A8435600CD6890 +:20112000B54028439860586801259540A8430D79C5F30015954028435860D86856000325A8 +:20114000B540A84356008D68B5402843D8604D68022D02D04D68122D13D1D60803F1200547 +:2011600055F826005507EE0E0F25B540A8435607F60E0D69B5402843D60803F1200545F825 +:201180002600186856000325B540A8430D7905F003055600B540284318604D6805F080551B +:2011A000B5F1805F5FD1334D960855F8260095072E0F0F25B540A843B3F1904F01D1002582 +:2011C00015E02D4DAB4201D1012510E02B4DAB4201D102250BE02A4DAB4202D1032506E03D +:2011E00041E0284DAB4201D1042500E007259607360FB54028431F4D960845F82600224D47 +:201200002868A0434D6805F48035B5F5803F00D120431D4D28602D1D2868A0434D6805F4FE +:201220000035B5F5003F00D12043174D2D1D2860154D803D2868A0434D6805F48015B5F5A7 +:20124000801F00D12043104D803D28602D1D2868A0434D6805F40015B5F5001F00D120439C +:20126000094D7C3D2860521C0D68D540002D7FF43DAF70BD08000140000400480008004841 +:20128000000C0048001000488008005842690A400AB1816200E0816170470AB1816100E039 +:2012A000816270470148006870470000400000200348006803490978084401490860704797 +:2012C000400000204800002010B50024032000F0CBF80F2000F008F808B1012401E000F0B9 +:2012E0002DF8204610BD000070B50446002511480078D8B100F036F90E4909784FF47A7282 +:20130000B2FBF1F1B0FBF1F6304600F050FA58B9102C07D200222146501E00F067F8064842 +:20132000046004E0012502E0012500E00125284670BD000048000020440000207047000013 +:2013400010B501460846002807DB00F01F0301229A40034B440943F8242000BF10BD000074 +:2013600080E200E010B501460846002817DB00F01F0301229A400B4B440943F8242000BFC7 +:2013800000BF00BFBFF34F8F00BF00BF00BF00BF00BF00BFBFF36F8F00BF00BF00BF00BF19 +:2013A00010BD000080E100E001460846002809DB00F01F0301229A4043099B0003F1E02391 +:2013C000C3F8002100BF704710B501460846002807DB00F01F0301229A40034B440943F872 +:2013E000242000BF10BD000000E200E02DE9F05F80460D46164603F01DFA074639462A463B +:20140000334601F00700C0F1070ABAF1040F02D94FF0040A01E0C0F1070AD14600F1040AFA +:20142000BAF1070F02D24FF0000A01E0A0F1030AD4464FF0010A0AFA09FAAAF1010A0AEA4A +:20144000020A0AFA0CFA4FF0010B0BFA0CFBABF1010B0BEA030B4AEA0B042146404603F051 +:20146000F1F9BDE8F09F000000BF00F00702064B19684FF6FF031940044B0B4343EA022137 +:20148000014B196000BF70470CED00E00000FA051248006820F48040104A10601048006819 +:2014A000104AB0FBF2F0322200FB02F100E0491E0A481430006800F40070B0F5007F01D164 +:2014C0000029F4D105481430006800F40070B0F5007F01D1032070470020FCE70004005892 +:2014E0003C00002040420F000348006840F4804001490860704700000004005803480068E0 +:2015000040F4807001490860704700000004005870B504460D4654B91048006800F40070EF +:20152000B0F5007F0AD1FFF7B3FF38B170BD0B480068C0F3402008B9FFF7D6FF08480068DC +:2015400020F0040006490860012D01D130BF02E040BF20BF20BF00BFE8E700001404005834 +:2015600010ED00E010B500F033F84FF0B041896801F0F0010909034A52F82110B0FBF1F045 +:2015800010BD0000D455000810B5FFF7EBFF4FF0B041896801F4E061090A034A12F82110B6 +:2015A00001F01F01C84010BD1456000810B5FFF7D9FF4FF0B041896801F46051C90A034A59 +:2015C00012F8211001F01F01C84010BD145600082DE9F04101F077F806463EB901F07FF826 +:2015E000C0F30310234951F820403FE0042E01D1214C3BE0082E07D101F06BF8012801D108 +:201600001D4C33E01D4C31E001F072F80746012F0FD0022F02D0032F0AD101E0164D10E0D9 +:2016200001F057F8012801D1134D00E0134D08E000BF01F054F8C0F303100E4951F8205015 +:2016400000BF00BF01F05AF868434FF0B041C96801F07001012202EB1111B0FBF1F14FF05D +:20166000B040C06802EB5070B1FBF0F42046BDE8F0810000345600080024F4000048E801BE +:2016800010B504460CB9012010BD94F8210028B9002084F82000204600F06CF8022084F8E6 +:2016A000210000BFCA202168486253202168486200BF204601F0FAFA48B100BFFF2021681D +:2016C000486200BF042084F821000120DCE7206880682749084021688860216960680843C6 +:2016E000A1690843216889680843216888602168E068086120680169208941EA0040216896 +:2017000008612068C06820F080002168C8602068C06C20F003002168C8646169E069084395 +:201720002168C96C08432168C8642068806800F0200090B9204600F01EF870B100BFFF20B7 +:201740002168486200BF042084F8210000BF002084F8200000BF012096E700BFFF20216897 +:20176000486200BF012084F8210000208CE70000BFFF8FFF704770B504462068C06820F07D +:20178000A0002168C860FFF78DFD054607E0FFF789FD401BB0F57A7F01D9032070BD20681F +:2017A000C06800F020000028F1D00020F6E770B504462546681EB0F1807F01D301200FE027 +:2017C000681E4FF0E02148610F214FF0FF3003F039F800204FF0E0218861072008610020DF +:2017E00070BD704770477047704700002DE9F04704462068C569206806682068876840F6F0 +:201800000F0005EA0008B8F1000F0FD105F0200060B106F0200010B907F0805030B1E06E2F +:2018200010B12046E16E8847BDE8F087B8F1000F7ED06E48384018B96D4830400028F7D02E +:2018400005F0010058B106F4807040B1012021680862D4F8880040F00100C4F8880005F0DC +:20186000020058B107F0010040B1022021680862D4F8880040F00400C4F8880005F004009A +:2018800058B107F0010040B1042021680862D4F8880040F00200C4F8880005F0080070B157 +:2018A00006F0200010B95148384040B1082021680862D4F8880040F00800C4F8880005F463 +:2018C000006060B106F0806048B14FF4006021680862D4F8880040F02000C4F88800D4F87E +:2018E0008800002844D005F0200050B106F0200010B907F0805020B1E06E10B12046E16ED3 +:201900008847D4F888902068806800F04000402802D009F0280028B3204601F04BFF206815 +:20192000806800F04000402818D12068806800E01FE020F0400021688860A06F50B12D48A9 +:20194000A16F8863A06FFFF701FA88B1A06F816B88470DE02046FFF747FF09E02046FFF7B5 +:2019600043FF05E02046FFF73FFF0020C4F888005AE705F4801050B107F4800038B14FF4D0 +:201980008010216808622046FFF72DFF4CE705F0800058B106F0800010B907F4000028B178 +:2019A000206F10B12046216F88473DE705F0400030B106F0400018B1204601F00FFF33E75A +:2019C00005F4000030B106F0804018B12046FFF709FF29E705F0807030B106F0004018B175 +:2019E0002046FFF7FEFE1FE700BF1DE701000010200100049D37000810B504460CB90120BF +:201A000010BDA06900B100E000BFD4F8800028B9002084F87C00204600F02AF82420C4F8E3 +:201A200080002068006820F0010021680860204601F0E6FE012800D1E2E7A06A10B1204605 +:201A400001F0F6FD2068406820F49040216848602068806820F02A00216888602068006852 +:201A600040F0010021680860204601F05DFEC7E710B586B00446142101A8FEF7C7FB46497B +:201A80002068084400287DD100BF012000F0AEFD4FF40070019002200290002003900320B3 +:201AA00004900720059001A94FF09040FFF71AFB012000F09BFD4FF4806001900220029001 +:201AC00000200390032004900720059001A94FF09040FFF707FB012000F088FD4FF40060F6 +:201AE0000190022002900390032004900720059001A94FF09040FFF7F5FA012027490968FB +:201B000021F0030101434FF0B042C2F8881000BF80031146096E014311661146096E01400F +:201B2000009100BF00BF00220F212420FFF75EFC2420FFF739FC00BF00BF022000F03AFD7A +:201B4000042000F037FD1648164908600F2048601021144881600021C1608021016100216D +:201B600041618161C1610162FFF7B2F900BF0D486067846200BF00220F213A20FFF736FC67 +:201B80003A2000E003E0FFF70FFC00BF00E000BF00BF06B010BD000000C8FEBF8800005822 +:201BA000440402402002002010B5044606492068084430B90548006810B10448006880474D +:201BC00000E000BF00BF10BD00C8FEBF14000020704770477047000010B5024800688047BE +:201BE00010BD00007000002010B52021024800F01BFDFFF7F1FF10BD000C005810B500F064 +:201C00000FF80121014800F00DFD10BD000C005810B50121014800F00CFD10BD000C0058CD +:201C200008B507E06946064800F0A4FD0549009809688847024800F08CFD0028F2D008BDDA +:201C40003C0A03206C00002010B50121014800F002FD10BD000C00584FF400700C490968C6 +:201C600001430B4A116000BF00BF0949B43909680143074AB43A116000BF40BF20BF00BFDC +:201C80000448006840F400400249086000BF7047D40800580C04005808B54FF480104FF088 +:201CA000B041096D01434FF0B04211651146096D0140009100BF00BF00BF0A48006840F00C +:201CC00001000849086000BF00BF0846006840F48030086000BF2C20FFF766FB2D20FFF725 +:201CE00063FB08BD000C005810B50821054800F09BFC0548006880470821024800F0ABFC15 +:201D000010BD0000000C00583000002010B504460821084800F096FC30B10748046008217B +:201D2000044800F08AFC04E0A0470821014800F092FC10BD000C00583000002010B50221BD +:201D4000144800F09BFC40B11248001D01680220884310B100F036F81AE001210D4800F0A2 +:201D60008DFC40B10B48001D01680120884310B1FFF744FF0CE00821064800F07FFC38B173 +:201D80000448001D01680820884308B100F04CF810BD0000000C005810B50221024800F03E +:201DA00043FC00F003F810BD000C005810B50349C968086802490968884710BD000003209B +:201DC0007400002010B500F007F80221014800F029FC10BD000C005808B507E06946064868 +:201DE00000F0C8FC0549009809688847024800F0B0FC0028F2D008BD440A0320780000206B +:201E000010B50221014800F014FC10BD000C005810B50221034800F01EFC0221014800F0C7 +:201E20000CFC10BD000C005810B500F007F80821014800F0F7FB10BD000C005808B506E08D +:201E40006946064800F096FC009801F065FB034800F07FFC0028F3D008BD0000BC010320D4 +:201E600010B50821014800F0E4FB10BD000C005810B502211D4800F0E5FB48B91B48001D8D +:201E800001684FF40030884310B1FFF785FF2BE00221164800F0D6FB48B91448001D016830 +:201EA0004FF40030884310B1FFF776FF1CE008210E4800F0C7FB48B90C48001D01684FF46D +:201EC0000020884310B1FFF70FFF0DE02021074800F0B8FB40B90548001D01684FF4001013 +:201EE000884308B1FFF780FE10BD0000000C00582DE9F04706460F4690469946002402F000 +:201F0000F5FC824672B601E0601CC4B2062C07DA04EB4400154901EBC000007B0028F3D156 +:201F2000062C1CD0012004EB4401104A02EBC1010873504602F0F5FC04EB44000B4901EBBE +:201F4000C000066104EB440001EBC00080F80D8004EB440041F830903C70002503E0504600 +:201F600002F0DFFC01252846BDE8F087F80000202DE9F04106460F465A48076000BFCA2032 +:201F800058490968096848625320564909680968486200BF5448006840F020005249086060 +:201FA0000846006800F00700C0F104004F4908704D480830006800F4FE004FF4FE0191FABB +:201FC000A1F1B1FA81F1C840401C49490870464808300068C0F30E00401C46490880084634 +:201FE0000088401E424909784843A0F5A0703F49097820FA01F54FF6FF70854202D33E49CF +:20200000088001E03C490D804FF400203B49096801433A4A116000BF00BF38498031096893 +:202020000143364A8032116000BF002E3ED1012033490870801E33490860002408E00020FA +:2020400004EB4401304A02EBC1010873601CC4B2062CF4DB06202D49087022480068006867 +:20206000806820F480601F490968096888601D4800680068C06800F0800060F490601949DF +:2020800009680968C8604FF400201C490C3108600320FFF755F9134800680068806840F41B +:2020A0008040104909680968886009E00D4800680068C068C0F3802010B10320FFF784F95D +:2020C00000BFFF20074909680968486200BF002203210846FFF78AF90320FFF765F9BDE85E +:2020E000F0810000040000200828004008000020090000200A0000200C00002000080058D4 +:20210000900100208C010020F80000208801002070B505460E461446A04770BD2DE9F04127 +:2021200002F0E4FB074672B600BFCA2048490968096848625320464909680968486200BF46 +:20214000434800680068806820F4806040490968096888603F48047804EB44003E4901EB4C +:20216000C000007B02284DD104EB440051F8305004EB440001EBC000066938480078002872 +:202180003AD004EB440001EBC000407B01281BD10121204602F000FB384602F0C2FB04EBF5 +:2021A00044002D4A02EBC0004168204600F05AF800BFCA20264909680968486253202449E2 +:2021C00009680968486211E0384602F0AAFB204600F0AEF800BFCA201D49096809684862D6 +:2021E00053201B4909680968486200BF2A4621463046FFF78DFF21E000F08CFD384602F004 +:2022000090FB1BE000BF124800680068C068C0F380000028F7D00E4800680068C06800F0C7 +:20222000800060F490600A4909680968C8604FF400200B490860384602F073FB00BFFF20A2 +:20224000034909680968486200BFBDE8F08100000400002088010020F8000020900100203B +:202260000C0800582DE9F04104460D4604EB44002B4901EBC000007B022802D1204600F0ED +:2022800057F802F033FB804672B60320FFF76AF800BFCA20234909680968486253202149E8 +:2022A00009680968486200BF022004EB44011C4A02EBC101087304EB4400114601EBC000B7 +:2022C000856004EB440001EBC0004560204602F08FFF06461448077814480078B84202D0E8 +:2022E00000F018FD0CE004EB44000D4901EBC0008068801B04EB4401094A02EBC101886017 +:2023000000BFFF20074909680968486200BF0320FFF74AF8404602F004FBBDE8F08100005C +:20232000F800002004000020880100208901002070B5054602F0DAFA064672B60320FFF74B +:2023400011F800BFCA20314909680968486253202E4909680968486200BF05EB45002C49E6 +:2023600001EBC000007B022842D10021284602F013FA28480478062C34D127480068C0F3BE +:20238000802040B100BF214800680068C068C0F380000028F7D11D4800680068806820F438 +:2023A00080601A4909680968886000BF174800680068C068C0F380000028F7D01348006815 +:2023C0000068C06800F0800060F490600F4909680968C8604FF40020104908600320FEF71B +:2023E000AFFF05E00E480078A04201D000F092FC00BFFF20054909680968486200BF0320B1 +:20240000FEF7D2FF304602F08CFA70BD04000020F800002088010020082800400C0800581A +:202420008901002010B5044624B90449486FFEF7CFFC00E000BF00BF10BD00009401002062 +:2024400010B50446C4B900BF0D480E4908604FF4E130486000210B488160C1600161816167 +:202460000C2141610021C1610020064988620846FFF7C2FA00BF00E000BF00BF10BD000007 +:20248000003801409401002010B504461CB90348FFF7ACF900E000BF00BF10BD9401002064 +:2024A00000BFFEE7704710B5FFF748FC10BD10B5FFF7DEFC10BD00004FF0FF300849096863 +:2024C0008143074A116000BF6FF050000449103109688143024A1032116000BF70470000D0 +:2024E0008008005810B5FFF709F8FFF707F84FF480701A49096821F4407101434FF0B04209 +:20250000C2F8901000BF00BF1046D0F8900040F400401146C1F8900000BF11481149086047 +:202520000F211048816047F6FF71C160FFF7A8F800BFCA200A4948625320486200BF00202C +:20254000896821F007010143054A916000BF00BFFF201146486200BF10BD000090000058DB +:20256000002800408002002010B50648064908600146086880F3088800BF08464468A0472D +:2025800030BF10BD0070000808ED00E010B5FEF709FA30B100204FF000510870FFF7E4FF93 +:2025A00006E001204107087007204870FF20887010BD704708B54FF0B041896C01434FF075 +:2025C000B04291641146896C0140009100BF08BD08B54FF0B041C96C01434FF0B042D164A6 +:2025E0001146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96CA1 +:202600000140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96C014000913A +:2026200000BF08BD81607047426842EA01424260704742688A4342607047426822EA014243 +:20264000426070470246D0680840884201D1012070470020FCE70A048260704708B506492F +:20266000096801434FF0B042C2F84C11024909680140009100BF08BD4C0100580246D06925 +:202680000840884201D1012070470020FCE7000002480069C0F3C0407047000000400058C6 +:2026A000024602F1800050F82100034B984201D0012070470020FCE70004008042F4806385 +:2026C00040F8213070474FF0B040806800F00C0070474FF0B0400068C0F3005070474FF060 +:2026E000B041096801F0F000B02800D9B02070474FF0B040C06800F0030070474FF0B0402F +:20270000C068C0F30620704700604060704770B505460C4602F0EDF8064672B6286820602D +:2027200065602C6020684460304602F0FDF870BD70B505460C4602F0DCF8064672B6256011 +:20274000686860606C6060680460304602F0ECF870BD70B5044602F0CCF8064672B6206857 +:20276000A04201D1012500E00025304602F0DCF8284670BD70B504460D4602F0BAF80646F1 +:2027800072B620682860206800F004F8304602F0CBF870BD70B5044602F0ABF8054672B6BE +:2027A000D4E900010860D4E900104860284602F0BBF870BD10B50020FDF7A4FF0120FDF7AD +:2027C000A1FF0020FDF7DAFF10BD000010B501EB41030E4C04EBC3035A7D062A04D002EBD3 +:2027E000420304EBC303187500EB4003074C04EBC3035A7500EB400304EBC303197501EBF0 +:20280000410304EBC303587510BD0000F800002010B5154B1B7899421AD001EB4103134C01 +:2028200004EBC3031A7D02EB420304EBC303587500EB400304EBC303597500EB400304EBCA +:20284000C3031A7501EB410304EBC30318750AE000EB4003054C04EBC303597501EB410395 +:2028600004EBC303187510BD88010020F8000020704770477047000010B504463CB908480F +:20288000006858B1002006490968884706E00448006818B1012002490968884710BD00003C +:2028A000540000202DE9FC4106464FF00008771C3878FF284AD1BD1CAC1C2888A0F6014011 +:2028C00010B116283FD129E0618823484088401C81420ED14FF0010800208DF8040004F1E0 +:2028E00008000090A0798DF80500684600F08EF813E061881848C088401C81420DD14FF0B9 +:20290000010801208DF8040004F108000090A0798DF80500684600F079F815E00E48007A00 +:2029200080B100200C4908724FF0010803208DF8040004F108000090A0798DF805006846A5 +:2029400000F064F800E000BF00BF00E000BF00BF4046BDE8FC810000A000002000B587B01B +:20296000244800F0C1FB24480823012223490090022002F0A9F92048801C00210A2201235E +:20298000CDE90232CDE9041008460421CDE900101949088804231A4A022102F026F916483B +:2029A000001D00210A22CDE90212CDE9041008462021CDE90010104908880123114A022139 +:2029C00002F013F90C48801D01210A22CDE90212CDE9041000200421CDE90010064908883C +:2029E0001423094A022102F000F900200249087207B000BDA5280008A0000020D45600081F +:202A0000E4560008F4560008045700082DE9F8430446207920B101283CD003287ED199E092 +:202A200020680078092832D2DFE800F0050618313131312930002BE00020794948744FF082 +:202A4000006008602068C07808702068807848702068407888700020087419E00120704997 +:202A60004874C00608602068C07808702068807848702068407888700020087408E001201F +:202A800000906946022000F0D3F801E000E000BF00BFC2E00026657900BF02216148FFF7B4 +:202AA000FFFD0028F9D1FEF705FB34E05C4B1B7CC3F1080223689919594B1F7C0833F8185C +:202AC000FDF789FB00BFFFF7E3FD0028FBD15448D0E902733A4601680120FEF7AFFA5048EB +:202AE0000068D0E900104E4AD2E9023259405040014310D14A480068083049490860084656 +:202B0000007CC0F108002D1A0846007CC0F108000644002008744248007C00E07CE0C0F1DD +:202B20000800A842C2D9FEF779FA002202213D48FFF7C4FD6DB122689119394A137C083281 +:202B400098182A46FDF747FB3548007C28443449087462E03248007C40B300BF022131483B +:202B6000FFF79EFD0028F9D1FEF7A4FA0CE000BFFFF78EFD0028FBD12948D0E902733A4600 +:202B800001680120FEF75AFA25480068D0E90010234AD2E90232594050400143E7D1FEF74E +:202BA0003DFA002202211F48FFF788FD1C48407C18B301282DD100204FF00051087000BFBE +:202BC00000BF00BF00BF00BFBFF34F8F00BF00BF00BF1548006800F4E06014490843001D6E +:202BE0001149086000BF00BF00BFBFF34F8F00BF00BF00BF00BF00BFFDE7002000F014FA89 +:202C0000002000F011FA03E001210020FEF780FCFAE700BF00BF00E000BF00BFBDE8F88326 +:202C2000A8020020001400580CED00E00000FA05F8B506460C460120064908720A4600946D +:202C4000918810880123002202F0C4F805462846F8BD0000A00000200146074800E00838EB +:202C6000C2798A4202D0054A9042F8D1C2798A4200D0002070470000F873FF1F0070FF1FCC +:202C800070B504460D461646324629462046FDF7A2FA70BD70B504460D4616463246294607 +:202CA0002046FDF7B5FA70BD7047704770B504462068C06800F04000A8B94FF0FF302168C9 +:202CC000C860FEF7EFFA054607E0FEF7EBFA401BB0F57A7F01D9032070BD2068C06800F01F +:202CE00040000028F1D00020F6E710B5FFF716FA10BD0000064A126891B2054A126890B2FE +:202D000003E00146024A126890B28142F9D17047282800402DE9F04132480068C0F3802031 +:202D200040B100BF304800680068C068C0F380000028F7D12C4800680068806820F4806030 +:202D400029490968096888602848047804EB4400274901EBC000876800F006F90546AF42E2 +:202D600004D200260120234908700FE0224800882844B84205D22048068800201D49087040 +:202D800004E0781B86B201201A49087022E004EB4400174901EBC0008068A84207D200207C +:202DA00004EB4401124A02EBC10188600CE004EB44000F4901EBC0008068401B04EB440152 +:202DC0000B4A02EBC101886004EB4400084901EBC000447D062CDAD1304600F073F8BDE8C3 +:202DE000F0810000082800400400002088010020F8000020900100200C00002010B500BFAC +:202E000012480068C0F38060F0B100BF0F480068C0F30070C0B9FEF771FBFEF76FFB00BF23 +:202E20000A48001F006840F480304FF0B041C1F8900000BF00BF0846D0F8900020F4803074 +:202E4000C1F8900000BF00BF10BD00009400005810B5FFF7D3FF00F001F810BD08B54FF4AF +:202E600080104FF0B041096D01434FF0B04211651146096D0140009100BF00BF3F2010495C +:202E8000886000BF00BF886100BF00BF496841EA00410B4A516000BF00BF1146496941EA90 +:202EA0000041516100BF00BF114649680143516000BF00BF114649690143516100BF08BDA3 +:202EC000000C005810B504463CB9FFF713FF214908600320FEF778FA3AE0012C03DC1E489A +:202EE0000078012801D0601E84B200BF1B4800680068C068C0F380000028F7D017480068A9 +:202F00000068C06800F0800060F49060134909680968C8604FF40020114908600320FEF7CA +:202F20000FFA104800686FF30F0020430D490860FFF7E0FE074908600848006800688068A2 +:202F400040F480600549096809688860AFF3008010BD00008C01002008000020040000205D +:202F60000C0800581428004070B50F480068401CB8B1FFF7BFFE04460B480068A04203D350 +:202F800009480068041B05E008480088051B06480068441906480078444306480078C44052 +:202FA00000E00024A0B270BD8C0100200A00002009000020080000207FB505466C462346CC +:202FC00005F10C0221214FF6664002F0C9F9A07B04B070BD7FB505466C46234605F10C0272 +:202FE0000F214FF6684002F0BBF9A07B04B070BD2DE9FF4104460D46E84600261CB1C8F83E +:203000000040301DC6B21DB1C8F80450301DC6B26F463B466A4631464FF6544002F0A0F943 +:20302000B87B04B0BDE8F0817FB504466D462B46002211464FF6524002F092F90CB1E87B04 +:203040002070A87B04B070BD1FB56C462346002211464FF65A4002F083F9A07B04B010BD8B +:203060002DE9F04105466C1C2078052804D03E2805D0FF281ED10FE0FDF7B6FA1BE0A61CFC +:203080003078012805D10E490E480078FFF7EAF800E000BF00BF0EE0A71C3888042803D0BE +:2030A000A0F2074020B903E00020FDF777FB00BF00BF00E000BF00BF0120BDE8F0810000E2 +:2030C0001B8107001800002010B50020034908770349087000F014F810BD0000AC0000200C +:2030E000CC000020704700000449097F034A42F821001146097F491C11777047AC00002061 +:2031000010B5FDF7B2FAFDF74BFCFDF7A3FCFDF71FFDFEF75DFDFEF75CFDFEF75BFDFFF78C +:20312000C1F9FFF746FA00F009FAFFF7A2FBFFF7BBFDFFF713FCFDF741FBFFF799FBFFF7B6 +:20314000D1FF10BD2DE9F0470646771C4FF000093878FF281FD107F10208B8F8000000F4F1 +:203160007F40B0F5406F13D100250BE0174850F82510304688478146B9F1000F00D005E0F2 +:20318000681CC5B21148007FA842EFDC00BF00E000BF00BF00E000BF00BFB9F1000F06D09D +:2031A000B9F1010F08D0B9F1020F09D106E03046FFF756FF044605E0012403E0002401E005 +:2031C000012400BF00BF2046BDE8F087AC0000207047000070B505460C4616460948006870 +:2031E000A0F8095007480068C47222463146054800680C30FCF7EFFF03480021026908461B +:20320000904770BDDC000020D802002008B509E069460748FFF7AEFA0649096908690099A7 +:20322000FFF786FA0248FFF794FA0028F0D008BD640000200000032010B5FEF739F810BD3E +:2032400010B5FEF75BF9FEF759F900BF0F48006840F001004FF0B041C1F8900000BF00BF73 +:2032600000BF0A480068C0F340000028F8D04FF480400649091D096821F4404101434FF0F0 +:20328000B042C2F8941000BF10BD00009000005810B5FDF74DFB2E48006840F470002C4972 +:2032A00008600020FFF7D8FC044674B1A0792949294A11604FF0B041D1F89C1021F47C5157 +:2032C00041EA0021116000BF00BF00BF4FF0B040006840F480304FF0B041086000BF012001 +:2032E0001E49096821F0070101431C4A116000BF00BF00BF1948006800F007000128F8D1D3 +:2033000000BF00BF4FF0B0400068C0F340400028F7D002204FF0B041896821F003010143DA +:203320004FF0B042916000BF00BF00BF4FF0B040806800F00C000828F7D100BF4FF0B04035 +:20334000006820F001004FF0B041086000BF10BD88ED00E0FECAFECA9C000058004000585F +:2033600010B54FF400404FF0B041896821F4004101434FF0B042916000BF01F095F810BD1E +:2033800070B5044626460B48FFF7BEF90A484568B0682860F068E860084868600548A860A6 +:2033A000FEF736FC064930680860064970680860002070BD3C0A0320000003202C0A0320D6 +:2033C0006C0000207000002070B504460D4601200349496809680872FEF736FC002070BD92 +:2033E0000000032010B5FEF737FC10BD10B50B480B4908600B4848600B4888600B48086229 +:203400000B48C8600B4808610B4848610B4888610B48C861FEF740FC10BD0000300103206F +:203420000000032050010320600103206C010320740103207C010320980103209C0103202D +:20344000A801032010B5044621460348FFF770F90248FEF75BFC10BD640000200D32000852 +:2034600010B504461248FFF74FF91248FFF74CF91148006911490860A068096888600F49D3 +:20348000E0680968C8600A480C49096808610B492068096808600949606809684860074992 +:2034A000206909684861054960690968886110BDB401032064000020000003207C00002010 +:2034C00070B5044625460948FFF71EF90848C668A868306005487060FEF792FC0549286818 +:2034E0000860054968680860002070BD440A032000000320740000207800002070B5044662 +:203500000D4610200349C96809680872FEF780FC002070BD000003207047000010B5054816 +:20352000FFF7F2F80348044949690860FEF798FC10BD0000BC01032000000320704710B524 +:203540000446002001F0DCFE10BD000010B50446607A0F2802D0607A0E2807D121460748D9 +:20356000FFF7E6F8002001F057FD06E021460448FFF7DEF8024801F06DFD10BD4C000020CF +:20358000D40000201FB504460A48FFF7BDF80A4804600A48FFF7B8F8012009490870094832 +:2035A000006830B102940848009006480168684688471FBD4C000020DC000020D4000020E0 +:2035C000E0000020D80200204D3500083EB504460B4804600B48FFF797F80120FDF71AFA72 +:2035E0000120094908700948006840B10294084800900848019005480168684688473EBDB1 +:20360000F0000020E4000020F4000020F80200203F3500081936000810B5044621460348D4 +:20362000FFF786F8014801F089FE10BDE400002090F8281001F0010139B10168496821F4B8 +:203640000031C26A11430268516090F8281001F00201022907D10168496821F48031026B9A +:2036600011430268516090F8281001F00401042907D10168496821F48021426B11430268E5 +:20368000516090F8281001F00801082907D10168496821F40041826B11430268516090F862 +:2036A000281001F01001102907D10168896821F48051C26B11430268916090F8281001F0F2 +:2036C0002001202907D10168896821F40051026C11430268916090F8281001F04001402970 +:2036E00013D10168496821F48011426C114302685160416CB1F5801F07D10168496821F410 +:20370000C001826C11430268516090F8281001F08001802907D10168496821F40021C26C5A +:20372000114302685160704738B504460020C4F88800FDF7B7FD05462068006800F00800ED +:2037400008280CD16FF07E402B4600224FF400110090204600F044FE08B1032038BD2068D7 +:20376000006800F0040004280CD16FF07E402B4600224FF480010090204600F031FE08B1A2 +:203780000320EBE72020C4F88000C4F8840000BF002084F87C0000BF00BFDFE770B50546ED +:2037A000AC6A0020A4F85E00A4F856002046FEF71BF870BD0168096821F490710268116081 +:2037C00001688968044A1140026891602021C0F884100021C1667047FEFFFFEF10B504460F +:2037E0002068006820F04000216808602020C4F88000002020672046FEF7D6F910BD00007E +:203800002DE9FC5F04464FF00009002000908346FE492068884200D100E000BF2169A06891 +:20382000084361690843E16940EA010A606E40EA0A0A20680068F649084040EA0A00216869 +:2038400008602068406820F44050E168084321684860D4F818A0ED492068884202D0206AFF +:2038600040EA0A0A20688068EA49084040EA0A00216888602068C06A20F00F00616A084393 +:203880002168C86200BFE4492068884216D10320E2490968014031B1012908D0022904D06D +:2038A000032908D105E0012507E0022505E0042503E0082501E0102500BF1FE0D349206854 +:2038C00088421AD14FF44060D4490968014049B1B1F5806F0AD0B1F5006F05D0B1F5406FD9 +:2038E00008D105E0002507E0022505E0042503E0082501E0102500BF00E0102500BFC34904 +:203900002068884270D135B1022D46D0042D6CD0082D6BD1C7E0FDF737FE616A09B901218C +:2039200038E0616A012901D1022133E0616A022901D104212EE0616A032901D1062129E07E +:20394000616A042901D1082124E0616A052901D10A211FE0616A062901D10C211AE0616ABD +:20396000072901D1102115E0616A082901D1202110E0616A092901D140210BE0616A0A2907 +:2039800001D1802106E0616A0B2902D14FF4807100E00121B0FBF1FBCAE0606A08B90120D9 +:2039A0003BE0606A012801D1022036E0606A022801D1042031E0606A032801D106202CE0FB +:2039C000606A042801D1082027E0606A052801D10A2022E0606A062801D10C201DE0606A3E +:2039E000072804D1102018E056E21AE09DE0606A082801D1202010E0606A092801D14020C3 +:203A00000BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001208149B1FBF0FB02 +:203A200086E0FDF7D5FD616A09B9012138E0616A012901D1022133E0616A022901D10421A9 +:203A40002EE0616A032901D1062129E0616A042901D1082124E0616A052901D10A211FE073 +:203A6000616A062901D10C211AE0616A072901D1102115E0616A082901D1202110E0616A96 +:203A8000092901D140210BE0616A0A2901D1802106E0616A0B2902D14FF4807100E0012177 +:203AA000B0FBF1FB44E0606A08B9012038E0606A012801D1022033E0606A022801D10420A3 +:203AC0002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0FC +:203AE000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A20 +:203B0000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120FF +:203B20004FF40041B1FBF0FB02E00120009000BF00BFBBF1000F0AD0606800EB4000584534 +:203B400003D860680003584502D201200090F5E235B1022D74D0042D65D0082D6FD12CE185 +:203B6000FDF712FD0646606A08B9012238E0606A012801D1022233E0606A022801D1042248 +:203B80002EE0606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE035 +:203BA000606A062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A59 +:203BC000092801D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012237 +:203BE0009446002330461946FCF7C4FA4FF4807200238C46A0FB021E0CFB02E200FB032351 +:203C0000606840088C461CEB00070DE000800040F369FFCFFFF4FF11003801408800005881 +:203C20000024F4000CE068E043F10001D4F804C0624600233846FCF79DFA81461EE11AE1DF +:203C4000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328B3 +:203C600001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D18D +:203C80000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D14022DD +:203CA0000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023F7487F +:203CC0001946FCF757FA4FF4807200238C46A0FB021E0CFB02E200FB0323606840088C466E +:203CE0001CEB000743F10001D4F804C0624600233846FCF73FFA8146C0E0FDF769FC064670 +:203D0000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328F2 +:203D200001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D1CC +:203D40000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D140221C +:203D60000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023304687 +:203D80001946FCF7F7F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C46FC +:203DA0001CEB000743EB0201D4F804C0624600233846FCF7DFF9814660E0606A08B901226B +:203DC00038E0606A012801D1022233E0606A022801D104222EE0606A032801D1062229E0DD +:203DE000606A042801D1082224E0606A052801D10A221FE0606A062801D10C221AE0606A1D +:203E0000072801D1102215E0606A082801D1202210E0606A092801D140220BE0606A0A2866 +:203E200001D1802206E0606A0B2802D14FF4807200E00122944600234FF400401946FCF74E +:203E400099F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C461CEB0007DD +:203E600043EB0201D4F804C0624600233846FCF781F9814602E00120009000BF00BFB9F545 +:203E8000407F06D3B9F5801F03D22068C0F80C9098E20120009095E2E069B0F5004F70D16C +:203EA000012D06D0022D4FD0042D6BD0082D6AD1E1E0FDF77BFB0646606A08B9012038E099 +:203EC000606A012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A30 +:203EE000042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A0728BD +:203F000001D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D1C8 +:203F2000802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EB5100B0FB76 +:203F4000F1F01FFA80F9E5E0606A08B901203BE0606A012801D1022036E0606A022801D19F +:203F6000042031E0606A032801D106202CE0606A042801D1082027E0606A052804D10A2026 +:203F800022E0DFE02CE0C2E0606A062801D10C201AE0606A072801D1102015E0606A0828D8 +:203FA00001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D1C3 +:203FC0004FF4807000E001203449B1FBF0F04000616800EB5100B0FBF1F01FFA80F999E0C8 +:203FE000FDF7F6FA0646606A08B9012038E0606A012801D1022033E0606A022801D10420E9 +:204000002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0B6 +:20402000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606ADA +:20404000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120BA +:20406000B6FBF0F04000616800EB5100B0FBF1F01FFA80F94EE0606A08B901203AE0606A8E +:20408000012801D1022035E0606A022801D1042030E0606A032803D106202BE00024F400E2 +:2040A000606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A60 +:2040C000072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A28AA +:2040E00001D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0400061684B +:2041000000EB5100B0FBF1F01FFA80F902E00120009000BF00BFB9F1100F10D3B9F5803F1B +:204120000DD24FF6F07009EA00000190C9F3420101980843019001982168C86042E1012075 +:2041400000903FE1012D06D0022D4ED0042D6ED0082D6DD1DDE0FDF729FA0646606A08B9D1 +:20416000012038E0606A012801D1022033E0606A022801D104202EE0606A032801D1062027 +:2041800029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE040 +:2041A000606A072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A31 +:2041C0000A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F0616800EB5100BB +:2041E000B0FBF1F01FFA80F9DFE0606A08B901203AE0606A012801D1022035E0606A02282C +:2042000001D1042030E0606A032801D106202BE0606A042801D1082026E0606A052801D1E1 +:204220000A2021E0606A062803D10C201CE026E0B8E0606A072801D1102015E0606A0828D7 +:2042400001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D120 +:204260004FF4807000E001205C49B1FBF0F0616800EB5100B0FBF1F01FFA80F995E0FDF74D +:20428000A7F90646606A08B9012038E0606A012801D1022033E0606A022801D104202EE07C +:2042A000606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0606A58 +:2042C000062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A0928D1 +:2042E00001D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120B6FB98 +:20430000F0F0616800EB5100B0FBF1F01FFA80F94BE0606A08B9012038E0606A012801D1E6 +:20432000022033E0606A022801D104202EE0606A032801D1062029E0606A042801D108206A +:2043400024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D1102015E087 +:20436000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B +:204380000B2802D14FF4807000E001204FF40041B1FBF0F0616800EB5100B0FBF1F01FFA29 +:2043A00080F902E00120009000BF00BFB9F1100F06D3B9F5803F03D22068C0F80C9001E0D2 +:2043C000012000900120A4F86A00A4F868000020E06620670098BDE8FC9F00000024F40024 +:2043E0002DE9F04104460D4617469846069E4AE0701C002847D0FCF755FFA0EB0800B04239 +:2044000000D8C6B92068006820F4D070216808602068806820F00100216888602020C4F822 +:204420008000C4F8840000BF002084F87C0000BF0320BDE8F0812068006800F0040010B346 +:204440002068C069C0F3C020E8B14FF40060216808622068006820F4D0702168086020682C +:20446000806820F00100216888602020C4F88000C4F88400C4F8880000BF002084F87C00FB +:2044800000BF0320D5E72068C0692840A84201D1012000E00020B842AAD00020C9E710B57F +:2044A0000020FDF7F1FF10BD002002490860024908607047800000208400002070B504463B +:2044C0000D4600F019FA064672B63DB1012D0BD10848006820430749086006E005480068AC +:2044E000A0430449086000E000BF00BF304600F01EFA70BD8400002070B504460D464FF076 +:20450000FF3000F03FF870BD7047000070B5044600F0F5F9054672B604480068A0430349BE +:204520000860284600F006FA70BD00008C000020704770472DE9F04105460F46144600F03D +:20454000DEF9064672B6284600F04AFD034941F82040304600F0EEF9BDE8F08138130020B8 +:2045600070B5044600F0CBF9054672B604480068204303490860284600F0DCF970BD00007A +:204580008C0000202DE9F04706464E48D0F80080006830404B49086062E0002400E0641C5E +:2045A000494850F834004949096808404549096808400028F3D0444850F83400434909686C +:2045C00008404049096800EA01053F4800EBC4004068284028B94FF0FF303B4901EBC401DF +:2045E0004860394901EBC401496801EA050000F0F7FC37490860344800EBC40040680A781F +:20460000012191408843304901EBC401486000F076F9074672B62E480178012088402D49E8 +:20462000096881432B48016002240DE0601E264951F8300026490A78012191408843611ECA +:20464000214A42F83100641E002CEFD1384600F071F921491E4A126851F82200804700BF01 +:204660001C48006819490968084016490968084030B11A4800681A490968084000288CD0F0 +:20468000FFF757FF00F03BF9814672B6114800680E49096808400B490968084038B90F4895 +:2046A00000680F490968084008B9FFF72DFF484600F040F9FFF73CFF0248C0F80080BDE88F +:2046C000F087000090000020B81300208C0000209C00002088000020381300209400002099 +:2046E0009800002070B5044600F009F9054672B604480068204303490860284600F01AF9F2 +:2047000070BD00009400002070B504460D4600F0F6F8064672B608480068204306490860D2 +:20472000064850F835002043044941F83500304600F000F970BD000088000020B813002071 +:2047400070B5044611480178012000FA01F610480568046004E00E4801683046FFF7CCFE04 +:204760000C4800680A49096808400028F3D0304600F036FC054908600648006804490968C4 +:204780008843044908600248056070BD9C000020980000209400002070B50A46214C247817 +:2047A000A0420CD11F4C24781F4D2C7000EB40041E4D05EBC404647D1A4D2C7022E000EB08 +:2047C00040041A4D05EBC404237D00EB400405EBC404617D00EB400405EBC404647D03EB5B +:2047E0004305124E06EBC5056C7506290AD000EB4004354605EBC404247D01EB410506EB46 +:20480000C5052C75012400EB4005084E06EBC5052C73044C2478062C03D112B9E41F044D17 +:204820002C6070BD8801002089010020F80000208C01002002480068C0F302207047000069 +:204840000CED00E010B5002804DB0A07130E054A135406E00A07140E034A00F00F031B1F29 +:20486000D45410BD00E400E018ED00E000BF00BF00BFBFF34F8F00BF00BF00BF09480068D7 +:2048800000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BFAB +:2048A00000BFFDE70CED00E00000FA0500BF00BF00BFBFF34F8F00BF00BF00BF09480068BA +:2048C00000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BF6B +:2048E00000BFFDE70CED00E00000FA05EFF310807047EFF310807047EFF310807047EFF3E0 +:204900001080704702E008C8121F08C1002AFAD170477047002001E001C1121F002AFBD157 +:20492000704780F31088704780F31088704780F31088704780F3108870472DE9F04FC9B0EA +:2049400006460F4690469946DDF84CB1DDF848A103AD0722002101A8FEF79CF900242E7082 +:20496000641C6F70641C85F80280641C1822002143A8FEF78FF93F20ADF80C018A20ADF8B6 +:204980000E0103A84590469401A8479007204890002143A800F094FB002803DAFF2049B087 +:2049A000BDE8F08F9DF8040010B19DF80400F6E7BDF80500A9F80000BDF80700AAF800004A +:2049C000BDF80900ABF800000020E8E72DE9F04FC7B006460F4690469946DDF844B1DDF8C6 +:2049E00040A101AD0020009000242E70641C6F70641C85F80280641C85F80390641C85F84B +:204A000004A0641C85F805B0641C5298A871641C5398C5F80700241D5498E872641C18224D +:204A2000002141A8FEF736F93F20ADF804018620ADF8060101A843904494CDF814D10120CE +:204A40004690002141A800F03BFB002803DAFF2047B0BDE8F08F9DF8000010B19DF8000026 +:204A6000F6E70020F4E72DE9F04FC9B08046894692469B46559F539D03AE05A82844029002 +:204A800005A82844401C3844019000200090002486F80080641CA6F80190A41CA6F803A012 +:204AA000A41C86F805B0641C5298B071641CF571641C2A4606F108005499FEF7E1F82C4478 +:204AC00002980770641C3A460298401C5699FEF7D7F83C44019957980880A41C0199589841 +:204AE0004880A41C1822002143A8FEF7D3F83F20ADF80C018320ADF80E0103A84590469466 +:204B0000CDF81CD101204890002143A800F0D8FA002803DAFF2049B0BDE8F08F9DF8000046 +:204B200010B19DF80000F6E70020F4E770B5C8B0044602AE00200190002534706D1C182273 +:204B4000002142A8FEF7A6F83F20ADF808018520ADF80A0102A84490459501A8469001205D +:204B60004790002142A800F0ABFA002802DAFF2048B070BD9DF8040010B19DF80400F7E7A5 +:204B80000020F5E7F0B5C7B004460F4601AE00200090002534706D1C22463946701CFEF745 +:204BA0006FF825441822002141A8FEF773F83F20ADF804018E20ADF8060101A843904495C9 +:204BC000CDF814D101204690002141A800F078FA002802DAFF2047B0F0BD9DF8000010B1AB +:204BE0009DF80000F7E70020F5E72DE9F04FC7B081460E4692469B460DF10408012E01D19B +:204C0000022104E0022E01D1102100E000210DF107000D18032200216846FEF73BF80024EF +:204C2000A8F80090A41C88F80260641C012E02D0022E04D101E0022705E0102703E04720AC +:204C400047B0BDE8F08F00BF3A46514608F10300FEF716F83C44A5F800B0A41C5098A870D7 +:204C6000641C5198E870641C52982871641C53986871641C5498A871641C1822002141A8E3 +:204C8000FEF708F83F20ADF804014FF48270ADF8060101A843904494CDF814D1032046903E +:204CA000002141A800F00CFA002801DAFF20C7E79DF8000010B19DF80000C1E7BDF80110CB +:204CC000559801800020BBE72DE9FF4FC7B0044690469946DDF850B10DF1040A012C01D1E9 +:204CE000022104E0022C01D1102100E000210DF105000F18032200216846FDF7CBFF00257A +:204D00008AF800406D1C012C02D0022C04D101E0022605E0102603E047204BB0BDE8F08FB9 +:204D200000BF32460AF101004899FDF7A9FF354487F800806D1C87F801906D1C18220021CE +:204D400041A8FDF7A7FF3F20ADF804014FF48170ADF8060101A843904495CDF814D10320C5 +:204D60004690002141A800F0ABF9002801DAFF20D3E79DF8000010B19DF80000CDE7BDF88F +:204D80000100ABF800000020C7E700B587B0002000901822002101A8FDF77CFF3F20ADF88E +:204DA000040040F20110ADF80600CDF814D001200690002101A800F083F9002802DAFF2048 +:204DC00007B000BD9DF8000010B19DF80000F7E70020F5E72DE9F047C8B0074688469146E3 +:204DE0001E46DDF840A102AD0020019000242F80A41CA5F80280A41C85F80490641C6E7157 +:204E0000641C32465146A81DFDF73AFF34441822002142A8FDF73EFF3F20ADF808014FF4D3 +:204E20008370ADF80A0102A84490459401A8469001204790002142A800F042F9002803DAC6 +:204E4000FF2048B0BDE8F0879DF8040010B19DF80400F6E70020F4E770B5C8B0044602AEBD +:204E60000020019000253480AD1C1822002142A8FDF710FF3F20ADF808011820ADF80A01A2 +:204E800002A84490459501A8469001204790002142A800F015F9002802DAFF2048B070BDF2 +:204EA0009DF8040010B19DF80400F7E70020F5E7F0B5C7B005460E4601AF002000900024E6 +:204EC0003D70641C7E70641C1822002141A8FDF7E1FE3F20ADF804010F20ADF8060101A893 +:204EE00043904494CDF814D101204690002141A800F0E6F8002802DAFF2047B0F0BD9DF832 +:204F0000000010B19DF80000F7E70020F5E72DE9F041C8B007460C46904602AE00200190CC +:204F2000002537706D1C74706D1C22464146B01CFDF7A6FE25441822002142A8FDF7AAFE12 +:204F40003F20ADF808010C20ADF80A0102A84490459501A8469001204790002142A800F09E +:204F6000AFF8002803DAFF2048B0BDE8F0819DF8040010B19DF80400F6E70020F4E700008D +:204F800000B589B0FEF732FA0E4A00210220FFF7D1FA0D4801900D48029001A90C4800F0EB +:204FA000BBF90C4803900C4804900C48059040F23C50069003A8FEF753FAFEF713FA09B089 +:204FC00000BD0000C95300080807032055040008570400082009032014080320CC0103207F +:204FE00001460022080C000408B91022090401F07F4008B90832090201F0704008B9121DE9 +:205000000901044800EB117000780244C2F11F00704700001457000810B504460120FFF7EE +:2050200061FB10BD10B504460120FFF789FB10BD70B505460C460549606808600448C5611E +:2050400000F010F82068FEF79DFA70BD54000020D802002010B5044600210120FFF754FB13 +:2050600010BD000002490160024901617047000081330008C933000800B587B000200090F7 +:205080001822002101A8FDF705FE0320ADF80400ADF80600CDF814D001200690002101A874 +:2050A00000F00EF8002802DAFF2007B000BD9DF8000010B19DF80000F7E70020F5E700009E +:2050C0002DE9F84F04468A460020FDF7D5FB4FF000092188608861F39F2087B2217B384636 +:2050E000A268FEF777F83BE048F2E800FFF79AFF31E069461F48FDF73DFB0098407A0F289A +:205100000DD1009800F10B067088B84202D13078216908707078F0B14FF001091BE0009843 +:2051200000F10B05B5F80100B84210D10098807AC01E00F0FF086069404501DD404600E0EC +:2051400060696061E91CD4E90402FBF744F8287808B14FF001090748FDF7FBFA0028C8D035 +:20516000B9F1000FC0D00120FDF786FB0020BDE8F88F00004C0000200EB51A48FDF7E9FA9C +:2051800000BB19480078E8B102A91648FDF7F2FA1648C06968B10298019001208DF8000088 +:2051A0001248C169684688479DF800000E49087002E001200C4908700B48007818B102988C +:2051C000FEF740F903E007480299FDF7A0FA0548FDF7BFFA28B90448007810B10148FFF7A7 +:2051E00039FF0EBDD4000020E0000020D80200202DE9F041044634480078062811D13248AF +:2052000000783249087030480470062004EB44012F4A02EBC1014875C01F2E490860002614 +:205220004EE0FDF7A1FE064604EB4400284901EBC0008068304404EB4401254A02EBC10163 +:20524000886004EB4400114601EBC00087681E48007800EB400001EBC0008068B84224D8AE +:205260001948057805EB450001EBC00090F815800BE005EB4500164901EBC000457D05EB75 +:20528000450001EBC00090F81580B8F1060F07D008EB48000E4901EBC0008068B842E8D98A +:2052A00029462046FDF792FA0AE0074801782046FDF7AEFA0448007804490870024804709E +:2052C0003046BDE8F08100008801002089010020F80000208C010020FBF7F6FFFDF7B8FD9A +:2052E000FBF7C4F9FDF7ACFFFDF7E6F8FDF7FAF8FBF79CF803E04FF0FF30FFF743F9FAE7BE +:2053000010B504460220FFF7EDF910BD10B504460220FFF715FA10BD70B505460C460549A0 +:20532000606808600448C56100F010F82068FEF74DF970BD5C000020F802002010B504463E +:2053400000210220FFF7E0F910BD0000024901600249016170470000C1340008FD34000828 +:205360002DE9F04105460C4616461F460020FBF751FB13480068A0F8095011480068C4727F +:20538000224631460E4800680C30FAF724FF0D48002102690846904748F2E800FFF7B6FF4D +:2053A000074800688078C21C0548016807F10800FAF711FF0120FBF72DFBBDE8F081000058 +:2053C000F0000020F80200200EB51A48FDF7C1F900BB19480078E8B102A91648FDF7CAF9E3 +:2053E0001648C06968B10298019001208DF800001248C169684688479DF800000E490870D7 +:2054000002E001200C4908700B48007818B10298FEF718F803E007480299FDF778F905480A +:20542000FDF797F928B90448007810B10148FFF785FF0EBDE4000020F4000020F8020020C2 +:20544000000000480100000000000048010000000000004801000000000000480100000028 +:20546000000000480100000000000048010000000000004801000000000000480100000008 +:205480000000004801000000000000480100000000000048010000000000004801000000E8 +:2054A0000000004801000000000000480100000000000048010000000000004801000000C8 +:2054C0000000004801000000000000480100000000000048010000000000004801000000A8 +:2054E000000000480100000000000048010000000000004801000000000000480100000088 +:20550000000000480100000000000048010000000000004801000000000000480100000067 +:20552000000000480100000000000048010000000000004801000000000000480100000047 +:2055400000000048010000000000004801000000000000000000000000000000405400081D +:20556000C4010320C8010320220404006C7AD8AC5772123456789ABCDEF0123456789ABC58 +:20558000DEF0FEDCBA0987654321FEDCBA098765432109534D54435F544B525F4F54410090 +:2055A000000000000000000000000000000000000000000044000800400508013A799C0002 +:2055C000F4010000FFFFFFFF48010100000020001000000001000000030000000500000057 +:2055E0000100000001000000060000000A000000200000000200000004000000080000006B +:205600001000000040000000800000000001000000020000000000000000000000000000B7 +:205620000000000001000000020000000300000004000000A0860100400D0300801A060049 +:2056400000350C0040420F0080841E0000093D0000127A000024F40000366E010048E80196 +:20566000006CDC0200000000000000000000000000000000010000000300000002000000DA +:205680000200000001000000020000000200000006000000040000000300000002000000F4 +:2056A00004000000040000000C0000000800000006000000040000000800000004000000B8 +:2056C0000C000000080000000600000004000000080000008FE5B3D52E7F4A982A487ACC61 +:2056E00020FE000019ED82AEED214C9D4145228E22FE000019ED82AEED214C9D4145228EA6 +:2057000023FE000019ED82AEED214C9D4145228E24FE0000040302020101010100000000D4 +:20572000000000005457000804000020900100009402000874570008000003204C0A000017 +:205740009402000874570008940100203422000014490008011B05120DFF01861204124832 +:205760001A100453093D32100243015AFF0101FF1100000001FF01FF01FF01FF01FF01FF6F +:2057800001FF01FF01FF01FF01560000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:2057A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09 +:2057C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9 +:2057E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9 +:20580000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8 +:20582000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88 +:20584000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF68 +:20586000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48 +:20588000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28 +:2058A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08 +:2058C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8 +:2058E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8 +:20590000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7 +:20592000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87 +:20594000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67 +:20596000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47 +:20598000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27 +:2059A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07 +:2059C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7 +:2059E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7 +:205A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6 +:205A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86 +:205A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66 +:205A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46 +:205A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF26 +:205AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06 +:205AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6 +:205AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:205B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5 +:205B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85 +:205B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF65 +:205B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF45 +:205B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF25 +:205BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05 +:205BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5 +:205BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5 +:205C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4 +:205C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84 +:205C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64 +:205C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF44 +:205C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24 +:205CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04 +:205CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4 +:205CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4 +:205D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3 +:205D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83 +:205D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63 +:205D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43 +:205D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF23 +:205DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03 +:205DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3 +:205DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3 +:205E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2 +:205E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82 +:205E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF62 +:205E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF42 +:205E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF22 +:205EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02 +:205EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2 +:205EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2 +:205F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1 +:205F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81 +:205F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61 +:205F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41 +:205F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21 +:205FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01 +:205FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1 +:205FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1 +:20600000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0 +:20602000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80 +:20604000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60 +:20606000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40 +:20608000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20 +:2060A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00 +:2060C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0 +:2060E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0 +:20610000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F +:20612000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F +:20614000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F +:20616000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F +:20618000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F +:2061A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF +:2061C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF +:2061E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF +:20620000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E +:20622000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E +:20624000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E +:20626000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E +:20628000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E +:2062A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE +:2062C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE +:2062E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE +:20630000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D +:20632000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D +:20634000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D +:20636000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3D +:20638000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1D +:2063A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD +:2063C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD +:2063E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD +:20640000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C +:20642000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C +:20644000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C +:20646000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C +:20648000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C +:2064A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC +:2064C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC +:2064E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC +:20650000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B +:20652000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B +:20654000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5B +:20656000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B +:20658000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1B +:2065A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB +:2065C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB +:2065E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB +:20660000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9A +:20662000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A +:20664000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A +:20666000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A +:20668000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A +:2066A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA +:2066C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA +:2066E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA +:20670000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99 +:20672000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79 +:20674000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59 +:20676000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39 +:20678000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19 +:2067A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9 +:2067C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9 +:2067E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9 +:20680000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98 +:20682000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78 +:20684000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF58 +:20686000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38 +:20688000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF18 +:2068A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8 +:2068C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8 +:2068E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8 +:20690000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97 +:20692000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77 +:20694000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57 +:20696000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37 +:20698000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF17 +:2069A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7 +:2069C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7 +:2069E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7 +:206A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF96 +:206A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76 +:206A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF56 +:206A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF36 +:206A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF16 +:206AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6 +:206AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6 +:206AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6 +:206B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95 +:206B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF75 +:206B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55 +:206B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35 +:206B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15 +:206BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5 +:206BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5 +:206BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5 +:206C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94 +:206C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF74 +:206C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF54 +:206C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF34 +:206C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14 +:206CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4 +:206CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4 +:206CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB4 +:206D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93 +:206D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73 +:206D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53 +:206D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33 +:206D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13 +:206DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3 +:206DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3 +:206DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3 +:206E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF92 +:206E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72 +:206E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF52 +:206E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32 +:206E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF12 +:206EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2 +:206EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2 +:206EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2 +:206F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91 +:206F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71 +:206F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF51 +:206F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31 +:206F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11 +:206FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1 +:206FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1 +:206FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1 +:207000002015002015730008BBBF0008D1B50008B7BF0008F97A000869D30008000000003E +:207020000000000000000000000000008DC30008B97B00080000000021C000088FC3000879 +:207040002F730008BDBF00082F7300087DC300082F7300082F730008BB7B0008F97B000802 +:20706000037C00080D7C0008177C0008FD7A00082F7300082F7300082F7300082F73000836 +:207080002F7300082F730008297900082F7300082F7300082F7300082F730008217C0008A5 +:2070A0002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F73000880 +:2070C0002F7300082F7300082F7300082F73000859D300082F7300082F7300082F730008D6 +:2070E000C57B0008CDC200082F7300082F73000817B900081FB900082F73000885BD0008B1 +:207100002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F7300081F +:207120002F7300082F7300082F7300082F7300082F7300082F7300082F73000800000000A9 +:20714000C0B8040881321042010325093D721113ADEF420872124B25ED107219131DF81601 +:2071600008FF8F0C081254024C401AFF0101550A555CA80B4B300158091A705972A10A6452 +:20718000387C092AA4413202000000000000000000000000000000000000000000000000EF +:2071A0000000000000000000000000000000000000000000000000000000000000000000CF +:2071C0000000000000000000000000000000000000000000000000000000000000000000AF +:2071E00000000000000000000000000000000000000000000000000000000000000000008F +:2072000000000000000000000000000000000000000000000000000000000000000000006E +:2072200000000000000000000000000000000000000000000000000000000000000000004E +:2072400000000000000000000000000000000000000000000000000000000000000000002E +:20730000DFF80CD000F0C0FA0048004701F60008201500200648804706480047FEE7FEE7B9 +:20732000FEE7FEE7FEE7FEE7FEE7FEE7FEE7FEE76DC40008017300082DE9F05F05460020A0 +:2073400092469B4688460646814640241BE0284641464746224600F0E1F853465A46C01A6E +:20736000914110D311461846224600F016F82D1A67EB01084F4622460120002100F00DF867 +:2073800017EB00094E41201EA4F10104DFDC484631462A464346BDE8F09F202A04DB203A0B +:2073A00000FA02F1002070479140C2F1200320FA03F319439040704710B540EA0104034632 +:2073C000A40703D009E010C9121F10C3042AFAD203E011F8014B03F8014B521EF9D210BDE8 +:2073E000D2B201E000F8012B491EFBD270470022F6E710B513460A4604461946FFF7F0FF1E +:20740000204610BD421C10F8011B0029FBD1801A70472DE9F04D81EA030404F0004B21F05C +:20742000004514464FF0000A23F0004150EA050220D054EA01021DD0C5F30A570246C5F398 +:207440001303C1F31300C1F30A5640F4801543F48013A7EB0608101BD64608F2FD3873EB34 +:20746000050002D308F1010801E092185B41B8F1000F03DA00200146BDE8F08D00204FF488 +:207480008011064684460EE0171B73EB050705D3121B63EB050306434CEA010C49084FEA4A +:2074A000300092185B4150EA0107EDD152EA030012D082EA040083EA0501084305D0101B07 +:2074C000AB4106D20122002306E000224FF0004302E06FF0010253101AEB06004CEB0851D6 +:2074E00010EB0A0041EB0B01BDE8F04D00F026B830B50B46014600202022012409E021FA97 +:2075000002F59D4205D303FA02F5491B04FA02F52844151EA2F10102F1DC30BD202A04DB58 +:20752000203A21FA02F00021704721FA02F3D040C2F12002914008431946704710B5141EEE +:2075400073F1000408DA401C41F1000192185B411A4301D120F0010010BD2DE9F04D9246D4 +:207560009B4611B1B1FA81F202E0B0FA80F220329046FFF712FF04460F4640EA0A0041EA1F +:207580000B0153465A46084313D0114653EA010019D0C8F140025046FFF7C0FF05460E4615 +:2075A000504659464246FFF7F8FE084305D0012004E020463946BDE8F08D0020054346EA5E +:2075C000E0762C4337430A986305E40AA0EB08000022FD0A44EA47540A3002D50020014677 +:2075E000E9E7010510196941DDE9084500196941BDE8F04DA2E72DE9FE4F804681EA03000A +:20760000C00F0C46009021F0004123F00045B8EB0200A94105D24046214690461C460B4633 +:20762000024623F00040104347D0270DC7F30A00C3F30A510290401A019040286BDAC3F35C +:20764000130040F4801B0098924620B10023D2EB030A63EB0B0B01985946C0F140025046F5 +:20766000FFF79BFE06460D4650465946019A00F01DF910EB08006141002487EA115284EAFB +:20768000E7731A4340D0009A62B3019A012A4FEA075215DC001B61EB02014FF0004202EA54 +:2076A0000752CDE90042001C41F5801132462B46FFF753FF03B0BDE8F08F40462146F9E7C1 +:2076C000001B61EB0201001C41F5801300185B412018A2F5001747EB030140EAD570B6194D +:2076E0006D4111E06D084FEA360645EAC0754FEA0752001B61EB0201001C41F5801149086D +:207700004FEA30000019514132462B4603B0BDE8F04FFFF713BF0098012240000023D0EB34 +:20772000020263EBE073009821464FEAE074B8EB000061EB0401E9E783F000435BE781F0EB +:20774000004158E72DE9FE4F81EA030404F0004421F0004100944FF0000B23F0004350EADC +:2077600001045ED052EA03045BD0C3F30A54C1F30A552C44A4F2F3340194A0FB0254C1F3DA +:20778000130141F48011C3F3130343F4801301FB024400FB034E840A970A44EA815447EA88 +:2077A0008357A4FB076802958D0A05FB07854FEA932C04FB0C542705029D4FEA065847EA3D +:2077C0001637B5EB08056EEB070C870E920E47EA811742EA8312A7FB0201B6EB0B0164EBE3 +:2077E00000042B0D43EA0C335E1844EB1C50DA465146E7FB0201C5F313044FEA0B3343EAC1 +:2078000014534FEA0432019C43EA0603A4F10C040294009CCDE900B4FFF79FFE03B0BDE893 +:20782000F08F00200146F9E7C1F30A52C1F3130140F2FF3341F480119A4202DA0020014661 +:20784000704740F233439A42A2F2334202DC5242FFF764BEFFF7A1BD30B5041E71F1000499 +:2078600004DB4FF00044404264EB0101141E73F1000405DB1C464FF00043524263EB04038C +:20788000994208BF904230BD064C074D06E0E06840F0010394E8070098471034AC42F6D322 +:2078A000FFF732FD90B80408C0B80408202A06DBCB17203A41FA02F043EAE07306E041FA96 +:2078C00002F3D040C2F12002914008431946704770B58C1810F8015B15F0070301D110F886 +:2078E000013B2A1106D110F8012B03E010F8016B01F8016B5B1EF9D12B0705D40023521E69 +:207900000DD401F8013BFAE710F8013BCB1A921C03E013F8015B01F8015B521EF9D5A142D9 +:20792000D8D3002070BD000010B5024800F048FC10BD00004004002070B50546AC6A606D88 +:2079400000F0500098BB606D40F4007060652068006800F00800A8B1206804F00FF810B3D7 +:207960002068C06800F40050E8B9606D20F480706065606D00F48050A8B9606D40F00100EC +:20798000606510E02068C06800F0020058B9606D20F480706065606D00F4805018B9606DBA +:2079A00040F001006065204600F002FC0CE0FFE7606D00F0100018B1204600F000FC03E0E0 +:2079C000E06C416B2846884770BD70B50546AC6A606D40F040006065A06D40F00400A06577 +:2079E000204600F0ECFB70BD70B50446A56A284600F0E4FB70BD000070B50446206803F04B +:207A0000A9FF0646206803F0AAFF70B36EBB2068806800F00D0001280AD120688168174ABF +:207A20001140891C816000BF03202168086009E0606D40F010006065A06D40F00100A0659E +:207A4000012070BD01F0A0F905460FE001F09CF9401B02280AD9606D40F010006065A06D47 +:207A600040F00100A0650120EBE705E02068806800F001000028E9D10020E2E7C0FFFF7F8F +:207A800070B50446206803F06AFF88BB206880681849084048B1606D40F010006065A06D5F +:207AA00040F00100A065012070BD206803F03CFF01F06AF9054615E0206803F050FF10B965 +:207AC000206803F031FF01F05FF9401B022809D9606D40F010006065A06D40F00100A06536 +:207AE0000120E1E72068006800F001000028E3D00020D9E73F00008000BFFEE710B502488F +:207B000000F0C8FE10BD0000A40400200F4B02689A4206D2426C92080D4B03EB82028264AA +:207B200006E0426C92080A4B1C3303EB820282640278083A1423B2FBF3F1054A8032C26470 +:207B400001F01C0301229A4002657047080402400008024001794A1E064B03EB8202426516 +:207B6000044A403282654A1E02F0030301229A40C26570470009024030B5D0E913546C6007 +:207B8000446D14B1D0E916546C6090F8444004F01C050124AC40056C6C60046863608468F6 +:207BA000102C04D10468A2600468E16003E00468A1600468E26030BD704710B5012000F021 +:207BC000F3FF10BD10B54FF4806000F0EDFF4FF4006000F0E9FF4FF4805000F0E5FF4FF47D +:207BE000005000F0E1FF4FF4804000F0DDFF4FF4004000F0D9FF10BD10B5022000F0D4FFD4 +:207C000010BD10B5042000F0CFFF10BD10B5082000F0CAFF10BD10B5102000F0C5FF10BD3A +:207C200010B5202000F0C0FF402000F0BDFF802000F0BAFF4FF4807000F0B6FF4FF40070B0 +:207C400000F0B2FF10BD0000F8B504460D460020009000BF94F85000012801D10220F8BD4F +:207C6000012084F8500000BF2046FFF7C5FE06468EBB606D20F4885040F00200606520686C +:207C800081681B4A114005F0804242F000421143816000BF13E00098401C009015490098B9 +:207CA00088420CD3606D20F0020040F01000606500BF002084F8500000BF0120CFE720686E +:207CC0008168C90F0029E6D1606D20F0020040F00100606504E0FFE7606D40F01000606592 +:207CE00000BF002084F8500000BF3046B7E70000C0FFFF3FAB6A0200704770477047704716 +:207D0000704700002DE9F84F05460C464FF0000A00200090F949E068884200D000E000BFF6 +:207D200000BF95F85000012802D10220BDE8F88F012085F8500000BF286803F01AFE0028ED +:207D400072D12968D4E9002001F1300CC0F3012B0CEB8B03D3F800C000F01F0E4FF01F0BCF +:207D60000BFA0EFB2CEA0B0C00F01F0BC2F3846E0EFA0BFE4CEA0E0CC3F800C000BF2868DC +:207D800003F0F7FD8146286803F0DFFD8046B9F1000F2AD1B8F1000FFBD1A26821682868B5 +:207DA00003F0FEFD60692968C968C1F3C101490000FA01F72069042818D028682268216958 +:207DC00000F1600C0CEB8103D3F800C0DFF830B30CEA0B0C02F0F84B4BF0004B4BEA070B77 +:207DE0004CEA0B0CC3F800C000BFA8E00021286803F0A2FDC0F3120030B90021286803F0DF +:207E00009BFDC0F3846007E00021286803F094FD90FAA0F0B0FA80F02168C1F3120121B9B9 +:207E20002168C1F3846105E0ACE1216891FAA1F1B1FA81F1884204D100221146286803F050 +:207E4000C9FD0121286803F077FDC0F3120030B90121286803F070FDC0F3846007E00121E3 +:207E6000286803F069FD90FAA0F0B0FA80F02168C1F3120119B92168C1F3846104E0216834 +:207E800091FAA1F1B1FA81F1884204D100220121286803F09FFD0221286803F04DFDC0F303 +:207EA000120030B90221286803F046FDC0F3846007E00221286803F03FFD90FAA0F0B0FABA +:207EC00080F02168C1F3120119B92168C1F3846104E0216891FAA1F1B1FA81F1884204D1A8 +:207EE00000220221286803F075FD0321286803F023FDC0F3120030B90321286803F01CFD13 +:207F0000C0F3846007E00321286803F015FD90FAA0F0B0FA80F02168C1F3120119B921684B +:207F2000C1F3846104E0216891FAA1F1B1FA81F1884204D100220321286803F04BFD2868C1 +:207F400003F00DFD002872D12868E2682168D0F8B030C1F3120C23EA0C0302F0180BDFF8D4 +:207F6000A4C12CFA0BFC0CEA010C43EA0C03C0F8B03000BF6149E06888427DD12368C3F38E +:207F800012031BB92368C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F03092B3ED845 +:207FA0002368C3F312031BB92368C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F032E +:207FC0004FF0010C0CFA03FC2368C3F312031BB92368C3F3846304E0236893FAA3F3B3FABF +:207FE00083F35B1C03F01F034CEA836C2368C3F312031BB92368C3F3846304E0236893FA0C +:20800000A3F3B3FA83F35B1C03F01F0303EB43034FF0000B4BEA03534CEA030341E023682A +:20802000C3F3120323B92368C3F3846305E077E0236893FAA3F3B3FA83F35B1C03F01F03D8 +:208040004FF0010C0CFA03FC2368C3F312031BB92368C3F3846304E0236893FAA3F3B3FA3E +:2080600083F35B1C03F01F034CEA836C2368C3F312032BB9236800E018E0C3F3846304E0BB +:20808000236893FAA3F3B3FA83F35B1C03F01F030A3B03EB43034FF0007B4BEA03534CEA8F +:2080A00003031946A268286803F07AFC164920680840A8B300BF1548806800F0E07600BFC5 +:2080C000134803F04CFC60BB12492068884230D106F4000068BB0E492868884258D146F410 +:2080E00000010A4803F070FC0B4800680B49B0FBF1F000EB40008000009016E000007F4043 +:2081000000F0FF03FFFF0700000008800003045000000450000052C714000020400D030098 +:2081200017E028E00098401E009000980028F9D12EE01B49206888420CD106F0807048B9A8 +:2081400018492868884223D146F08071164803F03BFC1DE015492068884219D106F48000B0 +:20816000B0B910492868884212D146F480010E4803F02AFC0CE0686D40F0200068654FF0B9 +:20818000010A05E0686D40F0200068654FF0010A00BF002085F8500000BF5046C6E5000007 +:2081A000000084CB0000045000030450010000800121014A1170704780020020704770478F +:2081C0002DE9F04704464FF0000A206805682068466805F00200022811D106F0020002286F +:2081E0000DD1606D00F0100018B9606D40F4006060652046FFF780FD02202168086005F0FC +:208200000400042803D106F00400042807D005F00800082841D106F0080008283DD1606D15 +:2082200000F0100018B9606D40F400706065206803F0A4FB10B32068C06800F40050B0F5C1 +:20824000005F24D02068006800F0080008281ED1206803F08EFB90B92068406820F00C002B +:2082600021684860606D20F480706065606D00F4805018B9606D40F00100606507E0606D5E +:2082800040F010006065A06D40F00100A0652046FFF78EFF0C202168086005F02000202833 +:2082A00003D106F02000202807D005F04000402856D106F04000402852D1606D00F0100063 +:2082C00018B9606D40F4005060652068C16C01F0C00109B9012100E00021894600BF206855 +:2082E00003F04CFB07462068D0F80C80B9F1000F06D108F0007020BB1FB308F4005000BB6F +:208300002068006800F04000402823D12068C06800F40010A8B9206803F017FB90B920686E +:20832000406820F0600021684860606D20F480506065606D00F4807018B9606D40F00100FE +:20834000606507E0606D40F010006065A06D40F00100A0652046FFF7D0FC602021680860C3 +:2083600005F0800080280DD106F08000802809D1606D40F480306065204600F06BF980203A +:208380002168086005F48070B0F5807F0FD106F48070B0F5807F0AD1606D40F40030606520 +:2083A0002046FFF7ACFC4FF480702168086005F40070B0F5007F0FD106F40070B0F5007F9A +:2083C0000AD1606D40F4802060652046FFF798FC4FF400702168086005F01000102820D19A +:2083E00006F0100010281CD1606B10B94FF0010A06E02068C16801F0030109B14FF0010AE4 +:20840000BAF1010F0AD1606D40F480606065A06D40F00200A0652046FFF7D1FE10202168F8 +:20842000086005F48060B0F5806F13D106F48060B0F5806F0ED1606D40F480406065A06DA3 +:2084400040F00800A0654FF48060216808602046FFF754FCBDE8F0872DE9F84304464FF029 +:2084600000090020009014B90120BDE8F883206920B12020005D012800D100BF606D30B9CF +:20848000204600F0E9F80020A06584F8500020688168C1F3407131B120688168664A11408A +:2084A000816000BF00BF206803F05EFAA0B920688168624A114041F08051816000BF604879 +:2084C00000686049B0FBF1F0009002E00098401E009000980028F9D1206803F045FA48B9C2 +:2084E000606D40F010006065A06D40F00100A0654FF00109206803F03CFA0646606D00F064 +:20850000100000287ED1002EFCD1606D20F4807040F002006065206803F021FA68B94A48C8 +:2085200003F01DFA48B960684849896821F47C110143464A916000BF00BF607E616B41EA2C +:208540004030E1680843A16808432021095D40EA01452020005D012803D1A08C401E45EA59 +:208560004045A06A28B1208D00F47070E16A084305432068C0683649084028432168C860A1 +:20858000206803F0F6F98046206803F0DEF90746B8F1000F2CD127BB207E002141EA8031DA +:2085A00094F8300041EA40052068C06844F20201884328432168C86094F83800012811D1F0 +:2085C000E06B40F00101206C0843616C0843A16C08432168096940F2FC7291430843216894 +:2085E000086105E02068006920F0010021680861206901280BD12068006B20F00F00E1694F +:20860000491E00E010E008432168086305E02068006B20F00F0021680863606D20F002001A +:2086200040F00100606505E0606D40F0100060654FF00109484618E7C0FFFF5FC0FFFF7F5D +:2086400014000020400D0300000004500003045007C0F0FF7047000010B596B004464FF4E6 +:20866000806002904FF04050119002A801F04AF908B105F025FF4FF400504FF0B041C96C70 +:2086800001434FF0B042D1641146C96C0140019100BF00BF17481849886605211648C166FA +:2086A000002101674167802181674900C1678900C0F880102021C0F884100902C0F88810D6 +:2086C000683000F067F908B105F0FAFE00BF0A486830094908656438C1F8900000BF0022DE +:2086E0001146122000F0E8FF122000F0D5FF16B010BD0000080002403C0400202DE9F041A0 +:2087000004460E461746206803F033F9002852D100BF94F85000012802D10220BDE8F0819D +:20872000012084F8500000BF2046FFF7A9F90546002D3BD1606D40F60161884340F48070B7 +:208740006065606D00F4805020B1A06D20F00600A06501E00020A0651848E16CC86218488D +:20876000E16C08631748E16C48631C202168086000BF002084F8500000BF2068406840F0F3 +:208780001000216848602068C06840F001002168C860226802F140013B463246E06C00F013 +:2087A00061F90546206803F0F3F805E000BF002084F8500000E002252846AFE73979000859 +:2087C000E9790008CB79000800BF0448406820F001000249486000BF70470000002004E0B2 +:2087E00000BF0448406820F004000249486000BF70470000002004E000BF0448406820F082 +:2088000002000249486000BF70470000002004E070B50446002594F82500022803D0042083 +:20882000E063012534E02068006820F00E00216808602068006820F0010021680860A06CBE +:20884000006820F48070A16C086094F8440000F01C0101208840216C4860D4E913104860B4 +:20886000606D40B1606D006820F48070616D0860D4E916104860012084F8250000BF00209F +:2088800084F8240000BFA06B10B12046A16B8847284670BD70B50446206C05682068066873 +:2088A00094F8440000F01C01042088402840E0B106F00400C8B12068006800F0200028B9A2 +:2088C0002068006820F004002168086094F8440000F01C0104208840216C4860206B0028F2 +:2088E00056D02046216B884752E094F8440000F01C0102208840284018B306F0020000B3BA +:208900002068006800F0200040B92068006820F00A0021680860012084F8250094F84400D1 +:2089200000F01C0102208840216C486000BF002084F8240000BFE06A50B32046E16A884700 +:2089400026E094F8440000F01C01082088402840F0B106F00800D8B12068006820F00E00A6 +:208960002168086094F8440000F01C0101208840216C48600120E06384F8250000BF002027 +:2089800084F8240000BF606B10B12046616B884770BD000070B504460CB9012070BD2F49C4 +:2089A000206888420BD22E492068401A1421B0FBF1F0800060642A48083820640AE027499A +:2089C0002068401A1421B0FBF1F080006064234808382064022084F825002068056847F68C +:2089E000F0708543D4E9020108432169084361690843A1690843E1690843216A0843054352 +:208A0000206805602046FFF781F8A068B0F5804F01D1002060602079A16C0860D4E9131078 +:208A20004860606860B16068042809D82046FFF791F80020616D0860D4E91610486003E037 +:208A400000206065A065E0650020E063012084F82500002084F8240000BF9FE7080402406F +:208A6000080002402DE9F04104460D4616461F464FF0000800BF94F82400012802D1022033 +:208A8000BDE8F081012084F8240000BF94F8250001283FD1022084F825000020E0632068A8 +:208AA000006820F00100216808603B46324629462046FFF761F8206B30B12068006840F0A3 +:208AC0000E00216808600BE02068006820F00400216808602068006840F00A00216808609C +:208AE000A06C006800F4803028B1A06C006840F48070A16C0860606D28B1606D006840F469 +:208B00008070616D08602068006840F001002168086006E000BF002084F8240000BF4FF0BA +:208B200002084046ACE7000070B5044600F02CF906462546681C10B100F02CF905440AE04A +:208B400000BF0848006820F004000649086000BF00BF00BF30BF00F017F9801BA842EFD360 +:208B600070BD000010ED00E070B505460024002D05DD02E06D10601CC4B2012DFAD10948AD +:208B800050F8240068B1074850F82400806840B1044A52F824205068024A52F82420916855 +:208BA000884770BD8402002010B5044604480068204020B1024804602046FFF7D5FF10BD74 +:208BC0000C08005870B503460022BDE0012696400D6805EA0604002C72D04D68012D08D068 +:208BE0004D68022D05D04D68112D02D04D68122D13D1986856000325B540A8435600CD6836 +:208C0000B54028439860586801259540A8430D79C5F30015954028435860D868560003254D +:208C2000B540A84356008D68B5402843D8604D68022D02D04D68122D13D1D60803F12005EC +:208C400055F826005507EE0E0F25B540A8435607F60E0D69B5402843D60803F1200545F8CA +:208C60002600186856000325B540A8430D7905F003055600B540284318604D6805F08055C0 +:208C8000B5F1805F5FD1334D960855F8260095072E0F0F25B540A843B3F1904F01D1002527 +:208CA00015E02D4DAB4201D1012510E02B4DAB4201D102250BE02A4DAB4202D1032506E0E2 +:208CC00041E0284DAB4201D1042500E007259607360FB54028431F4D960845F82600224DEC +:208CE0002868A0434D6805F48035B5F5803F00D120431D4D28602D1D2868A0434D6805F4A4 +:208D00000035B5F5003F00D12043174D2D1D2860154D803D2868A0434D6805F48015B5F54C +:208D2000801F00D12043104D803D28602D1D2868A0434D6805F40015B5F5001F00D1204341 +:208D4000094D7C3D2860521C0D68D540002D7FF43DAF70BD080001400004004800080048E6 +:208D6000000C00480010004880080058024613690B400BB1012000E0002070470AB1816127 +:208D800000E081627047000001480068704700000800002001480078704700001000002021 +:208DA00001480068704700000C000020024692F8410020282DD100BF92F84000012801D142 +:208DC00002207047012082F8400000BF242082F841001068006820F00100136818601068C5 +:208DE000006820F4805013681860106800680843136818601068006840F001001368186012 +:208E0000202082F8410000BF002082F8400000BFD7E70220D5E710B502460B4692F841003A +:208E200020282AD100BF92F84000012801D1022010BD012082F8400000BF242082F84100E3 +:208E40001068006820F00100146820601068016821F4706141EA0321106801601068006856 +:208E600040F0010014682060202082F8410000BF002082F8400000BFDAE70220D8E70000D0 +:208E800010B504460CB9012010BD94F8410028B9002084F84000204600F0F0F9242084F887 +:208EA00041002068006820F0010021680860606820F07060216808612068806820F4004021 +:208EC00021688860E068012805D1A06840F400402168886004E0A06840F404402168886018 +:208EE000E068022802D18002216848602068406813490843216848602068C06820F400406E +:208F00002168C860D4E904010843A16940EA01202168C860D4E90701084321680860206804 +:208F2000006840F001002168086000206064202084F841000020206384F8420000BFA3E71C +:208F4000008000022DE9FC5F0446894692469B46DDE90C780E9E94F8410020287ED117B12A +:208F6000B8F1000F05D14FF4007060640120BDE8FC9F00BF94F84000012801D10220F6E706 +:208F8000012084F8400000BFFFF7FEFE054619230122D1032046009502F036FC08B10120CC +:208FA000E5E7222084F84100402084F84200002060646762A4F82A8060635B46524649464A +:208FC0002046CDE9006502F089FB30B100BF002084F8400000BF0120C9E7608DFF280CD995 +:208FE000FF2020853D48009094F828204FF080734946204602F0EEFB0BE0608D20853748C6 +:20900000009094F828204FF000734946204602F0E1FB00BF3346002204212046009502F00B +:20902000F3FB08B10120A2E72068406A616A0870606A401C6062208D401E2085608D401E87 +:209040006085608D48B3208D38BB3346002280212046009502F0D8FB18B100E03CE00120C1 +:2090600085E7608DFF280CD9FF2020850020009094F828204FF080734946204602F0AAFB85 +:209080000BE0608D20850020009094F828204FF000734946204602F09DFB608D0028B9D1FF +:2090A0002A463146204602F0DEFB08B101205EE720202168C8612068406809490840216834 +:2090C0004860202084F84100002084F8420000BF84F8400000BF4AE7022048E700240080AD +:2090E00000E800FE2DE9FC5F0446894692469B46DDE90C780E9E94F8410020287DD117B126 +:20910000B8F1000F05D14FF4007060640120BDE8FC9F00BF94F84000012801D10220F6E764 +:20912000012084F8400000BFFFF72EFE054619230122D1032046009502F066FB08B10120CB +:20914000E5E7212084F84100402084F84200002060646762A4F82A8060635B4652464946A9 +:209160002046CDE9006502F0F7FA30B100BF002084F8400000BF0120C9E7608DFF280CD986 +:20918000FF2020850020009094F828204FF080734946204602F01EFB0BE0608D20850020B8 +:2091A000009094F828204FF000734946204602F011FB00BF2A463146204602F07FFB08B175 +:2091C0000120A4E7606A007821688862606A401C6062608D401E6085208D401E2085608D79 +:2091E00040B3208D30BB3346002280212046009502F00AFB10B1012089E73AE0608DFF2836 +:209200000CD9FF2020850020009094F828204FF080734946204602F0DDFA0BE0608D2085B4 +:209220000020009094F828204FF000734946204602F0D0FA608D0028BCD12A463146204658 +:2092400002F011FB08B1012061E720202168C861206840680849084021684860202084F846 +:209260004100002084F8420000BF84F8400000BF4DE702204BE7000000E800FE30B585B00D +:2092800004462F4920680968884226D12C4890F8500000F0F0004FF0904101EB801514225F +:2092A00028496846FEF788F8254890F8520000F00F0101208840224991F8501001F00F0294 +:2092C000012191400843009069462846FFF77AFC4FF4001002F0C1FB2FE019492068D1F874 +:2092E000A810884227D1164890F8F80000F0F0004FF0904101EB8015142212491431684621 +:20930000FEF75AF80E4890F8FA0000F00F01012088400B4991F8F81001F00F02012191406B +:209320000843009069462846FFF74CFC4FF4000002F093FB01E005F0C3F805B030BD000001 +:209340006C00002018B8040803480068034909780844014908607047080000201000002018 +:2093600010B500240948006840F4807007490860032000F0DFF9002000F00AF808B1012494 +:2093800001E000F04FF9204610BD00000040005870B50446002511480078D8B100F06AFDA4 +:2093A0000E4909784FF47A72B2FBF1F1B0FBF1F6304601F0F2FD58B9102C07D20022214680 +:2093C000501E00F079F90648046004E0012502E0012500E00125284670BD00001000002028 +:2093E0000C000020704770477047704770477047014691F83600704710B50446206800683B +:2094000000F0010050B12068806800F0010028B10120216848602046FFF7E6FF206800689D +:20942000C0F3400050B120688068C0F3400028B10220216848602046FFF7D4FF206800688A +:20944000C0F3800050B120688068C0F3800028B1042021684860204600F0E3F820680068E6 +:20946000C0F3C00050B120688068C0F3C00028B10820216848602046FFF7B7FF2068006861 +:20948000C0F3001050B120688068C0F3001028B11020216848602046FFF7A5FF20680068AB +:2094A000C0F3401050B120688068C0F3401028B12020216848602046FFF799FF2068006807 +:2094C000C0F3801050B120688068C0F3801028B14020216848602046FFF788FF10BD00007B +:2094E00070B504460CB9012070BD6068012800D100BF4FF6FF716069884200D000BF6068CA +:2095000000B900BF94F8360028B9002084F83500204600F04DF8022084F836002068C5683B +:209520006068012801D125F006054FF6FF716069884201D025F46045606808B925F0D805F6 +:2095400019480540D4E901010843216A0843616A0843A16A08430543606818B9E169206965 +:20956000084305436068012801D1E06805434FF6FF716069884203D0D4E905100843054385 +:209580002068C56009492068884205D1D4E90B0108432168086202E02168E06A086201205D +:2095A00084F8360000209FE7F8F119FF007C004038B504460D492068884215D140054FF04D +:2095C000B041896D01434FF0B04291651146896D0140009100BF00BF002211462F2000F0E4 +:2095E0006BF82F2000F058F838BD0000007C004010B50446022084F83600204602F0D6FBBC +:209600002046FFF7F5FE032800D110BD2068C06820F400202168C860012084F836000020AA +:20962000F3E7704708B5032000F084F84FF400204FF0B041096D01434FF0B0421165114602 +:20964000096D0140009100BF00BF002211466FF00B0000F031F8002211466FF00A0000F076 +:209660002BF8002211466FF0090000F025F800221146501F00F020F800221146101F00F051 +:209680001BF800221146901E00F016F800221146501E00F011F808BD01460846002809DB4C +:2096A00000F01F0301229A4043099B0003F1E023C3F8002100BF70472DE9F05F80460D46ED +:2096C000164603F065FE074639462A46334601F00700C0F1070ABAF1040F02D94FF0040A83 +:2096E00001E0C0F1070AD14600F1040ABAF1070F02D24FF0000A01E0A0F1030AD4464FF0FB +:20970000010A0AFA09FAAAF1010A0AEA020A0AFA0CFA4FF0010B0BFA0CFBABF1010B0BEA93 +:20972000030B4AEA0B042146404603F039FEBDE8F09F000000BF00F00702064B19684FF6BE +:20974000FF031940044B0B4343EA0221014B196000BF70470CED00E00000FA0502480068FC +:2097600000F4C060704700000004005801462B48006820F00E000A681043284A10604FF498 +:209780008030274A12688243254B1A6000BF00BF234A403212688243214B40331A6000BFCB +:2097A00000BF1F4A7C3A126882431D4B7C3B1A6000BF00BF1A1F126882431B1F1A6000BF8A +:2097C000486800F48030B0F5803F07D15801144A12680243124B1A6000BF00BF087900F0BD +:2097E000010050B14FF480300D4A803A126802430B4B803B1A6000BF00BF087900F0020028 +:20980000022809D1C003064A7C3A12680243044B7C3B1A6000BF00BF002070470404005887 +:20982000800800580348006820F480700149086070470000000400580348006840F48070F5 +:209840000149086070470000000400580348006840F0010001490860704700000404005896 +:2098600010B50C48006800F4807018B9FFF7E4FF012400E0002400BF0748006820F080703A +:209880004FF0B041C1F8900000BF012C01D1FFF7C9FF10BD000400589000005830B585B0A8 +:2098A0000546012002F0AFF804200090022001900320039000200290049069464FF0904082 +:2098C000FFF780F90D48006800F4807018B9FFF7B3FF012400E000240948006820F040705D +:2098E00045F0807108434FF0B041C1F89000012C01D1FFF797FF05B030BD000000040058F5 +:20990000900000582DE9F04704460025A946207800F0400040282CD1206B90B1B0F5800F87 +:2099200006D0B0F5000F12D0B0F5400F10D10DE04FF0B040C06840F480304FF0B041C86066 +:2099400008E0201D02F06DFB054603E002E001E0012500BF00BF5DB9206BA649096821F4DD +:20996000400101434FF0B042C2F8881000BF00E0A946208800F40060B0F5006F57D100BF5A +:209980009C480830006800F440700746206CB8424BD0FFF751FF67B9206C96490831096836 +:2099A00021F4407101434FF0B042C2F8901000BF39E090480830D0F8008000BF4FF0B040F4 +:2099C000D0F8900040F480308A490831086000BF00BF4FF0B040D0F8900020F480300860A6 +:2099E00000BF28F44070216C40EA01084FF0B040C0F8908000BFD0F8900000F0010088B1E4 +:209A0000FFF7C2F9064608E0FFF7BEF9801B41F28831884201D9032503E002F0B9F80128B2 +:209A2000F2D100BF00BFA94600E0A94600BF207800F0010058B1A0696E49096821F0030190 +:209A400001434FF0B042C2F8881000BF00BF207800F0020002280BD1E0696649096821F4B3 +:209A6000406101434FF0B042C2F8881000BF00BF207800F01000102802D1A06A02F05AF90E +:209A8000207800F02000202802D1E06A02F052F9207800F00400042802D1206A02F036F946 +:209AA000207800F00800082802D1606A02F02EF9208800F48070B0F5807F1AD1676B3846C5 +:209AC00002F018F900BF606BB0F1006F07D14FF0B040C06840F080704FF0B041C860606B77 +:209AE000B0F1806F05D1201D02F0E2FA054605B1A946208800F40070B0F5007F25D100BF20 +:209B0000A06BB0F1804F05D0A06BB0F1004F01D0A06B18B9A06B02F029F909E0A06B20F02A +:209B20008057002002F022F9384602F0E3F800BF00BFA06BB0F1C05F07D14FF0B040C0685E +:209B400040F080704FF0B041C860208800F48060B0F5806F1ED1E06B2649096821F04051C1 +:209B600001434FF0B042C2F8881000BFE06BB0F1005F05D11046C06840F480301146C8605D +:209B8000E06BB0F1805F05D1201D02F0D8FA054605B1A946208800F48050B0F5805F0CD166 +:209BA000606C14490C31096821F4404101434FF0B042C2F8941000BF00BF208800F40050FB +:209BC000B0F5005F13D1E06C4FF0B041496A21F0300101434FF0B042516200BFA06C1146E2 +:209BE000496A21F003010143516200BF00BF4846BDE8F087880000582DE9F04104460E46B9 +:209C000014B90120BDE8F0819848006800F00700B04217D29548006820F00700304393497B +:209C20000860FFF7B1F8054606E0FFF7ADF8401B022801D90320E5E78C48006800F00700D0 +:209C4000B042F2D1207800F0020002281DD1A0684FF0B041896821F0F00101434FF0B0420D +:209C6000916000BFFFF790F8054606E0FFF78CF8401B022801D90320C4E700BF4FF0B040F0 +:209C80008068C0F300400028F0D0207800F0200020281CD160697649096821F0F0010143E5 +:209CA0004FF0B042C2F8081100BFFFF76DF8054606E0FFF769F8401B022801D90320A1E7F4 +:209CC00000BF6B480068C0F340400028F1D0207800F0400040281DD1A0696549096821F037 +:209CE0000F0141EA10114FF0B042C2F8081100BFFFF74AF8054606E0FFF746F8401B022823 +:209D000001D903207EE700BF59480068C0F300400028F1D0207800F0040004281DD1E0684F +:209D20004FF0B041896821F4E06101434FF0B042916000BFFFF728F8054606E0FFF724F82E +:209D4000401B022801D903205CE700BF4FF0B0408068C0F340400028F0D0207800F00800BD +:209D600008281ED12169C8004FF0B041896821F4605101434FF0B042916000BFFFF704F874 +:209D8000054606E0FFF700F8401B022801D9032038E700BF4FF0B0408068C0F38040002892 +:209DA000F0D0207800F0010098B36068022804D101F0BAFEA8B9012024E76068032804D14A +:209DC00001F091FF68B901201CE7606820B901F039FF30B9012015E701F0B4FE08B9012068 +:209DE00010E760684FF0B041896821F0030101434FF0B042916000BFFEF7C6FF054609E05B +:209E0000FEF7C2FF401B41F28831884202D90320F8E605E001F06AFE6168B0EB810FEFD1AD +:209E20001248006800F00700B04217D90F48006820F0070030430D490860FEF7A5FF05469C +:209E400006E0FEF7A1FF401B022801D90320D9E60648006800F00700B042F2D102F09EFA5A +:209E6000FEF79EFF0746FFF793FACBE6004000580801005810B500F033F84FF0B0418968D5 +:209E800001F0F0010909034A52F82110B0FBF1F010BD0000D4B6040810B5FFF7EBFF4FF033 +:209EA000B041896801F4E061090A034A12F8211001F01F01C84010BD14B7040810B5FFF777 +:209EC000D9FF4FF0B041896801F46051C90A034A12F8211001F01F01C84010BD14B70408CB +:209EE0002DE9F04101F002FE06463EB901F0A1FEC0F30310234951F820403FE0042E01D159 +:209F0000214C3BE0082E07D101F008FE012801D11D4C33E01D4C31E001F0D9FE0746012F7E +:209F20000FD0022F02D0032F0AD101E0164D10E001F0F4FD012801D1134D00E0134D08E099 +:209F400000BF01F076FEC0F303100E4951F8205000BF00BF01F0C1FE68434FF0B041C968CD +:209F600001F07001012202EB1111B0FBF1F14FF0B040C06802EB5070B1FBF0F42046BDE821 +:209F8000F081000034B704080024F4000048E8012DE9F041044614B90120BDE8F0812078E3 +:209FA00000F0200020286ED101F0A0FD064601F08EFE07461EB10C2E2FD1012F2DD101F03E +:209FC00041FE18B1E06908B90120E6E701F031FE616A88420CD2606A02F050F908B101200F +:209FE000DBE7606A01F03FFE206A01F031FE0BE0606A01F038FE206A01F02AFE606A02F0C2 +:20A000003DF908B10120C8E702F0C8F9F8480068FFF7BEF980B30120BFE7E069B8B101F0DC +:20A02000FFFDFEF7B1FE054606E0FEF7ADFE401B022801D90320B0E701F004FE0028F4D0B7 +:20A04000606A01F010FE206A01F002FE1AE000BF4FF0B040006820F001004FF0B0410860C3 +:20A0600000BFFEF791FE054608E0FEF78DFE401B022803D9032090E704E004E001F0E2FD57 +:20A080000028F2D100BF207800F0010000285BD001F02CFD064601F01AFE0746082E03D075 +:20A0A0000C2E08D1032F06D101F03EFD78B3606868BB012071E700BF6068B0F5803F02D10B +:20A0C00001F023FD1CE06068B0F5A02F0CD100BF4FF0B040006840F480204FF0B041086098 +:20A0E00000BF01F012FD0BE000BF4FF0B040006820F480304FF0B041086000BF01F0FCFC5C +:20A1000000BF606880B1FEF73FFE054607E01AE0FEF73AFE401B642801D903203DE701F003 +:20A1200003FD0028F4D00EE0FEF72EFE054606E0FEF72AFE401B642801D903202DE701F0ED +:20A14000F3FC0028F4D100BF207800F0020002284FD101F0CBFC064601F0B9FD0746042E66 +:20A1600003D00C2E0CD1022F0AD101F0EBFC18B1E06808B9012010E7206901F0E9FC37E0B1 +:20A18000E068E0B100BF4FF0B040006840F480704FF0B041086000BFFEF7F6FD054606E0FC +:20A1A000FEF7F2FD401B022801D90320F5E601F0C9FC0028F4D0206901F0CAFC18E000BFC5 +:20A1C0004FF0B040006820F480704FF0B041086000BFFEF7D9FD054606E0FEF7D5FD401B6F +:20A1E000022801D90320D8E601F0ACFC0028F4D100BF207800F00800082804D0207800F019 +:20A200001000102852D16069F0B3207800F0100010284CD101F0E8FC80B901F0D9FCFEF7B1 +:20A22000B3FD054606E0FEF7AFFD401B022801D90320B2E601F0D8FC0028F4D000BF6D485D +:20A24000006840F004004FF0B041C1F8940000BFFEF79AFD054606E0FEF796FD401B03285B +:20A2600001D9032099E601F0D3FC0028F4D0A0696049096821F4706141EA00214FF0B04230 +:20A28000C2F8941000BF00E031E001F095FCFEF77BFD054606E0FEF777FD401B022801D9C8 +:20A2A00003207AE601F0A0FC0028F4D141E001F08FFCFEF769FD054606E0FEF765FD401BC6 +:20A2C000022801D9032068E601F08EFC0028F4D001F092FC06E0FEF757FD401B032801D994 +:20A2E00003205AE601F094FC0028F4D121E001F083FCFEF749FD054606E0FEF745FD401B1E +:20A30000032801D9032048E601F082FC0028F4D101F052FCFEF738FD054606E0FEF734FDCB +:20A32000401B022801D9032037E601F05DFC0028F4D1207800F00400042870D12E48006870 +:20A3400000F4807090B9FFF777FAFEF71DFD054606E0FEF719FD401B022801D903201CE69A +:20A360002548006800F480700028F2D000BFA068012802D101F0F8FB25E0A06805280DD17B +:20A3800000BF1C48001F006840F004004FF0B041C1F8900000BF01F0E7FB14E000BF1548C4 +:20A3A000001F006820F001004FF0B041C1F8900000BF00BF0846D0F8900020F00400C1F89B +:20A3C000900000BF00BF00BFA068B8B1FEF7DCFC054608E0FEF7D8FC401B41F28831884265 +:20A3E00001D90320D9E501F0CBFB0028F2D016E00C0000209400005800040058FEF7C4FCE2 +:20A40000054608E0FEF7C0FC401B41F28831884201D90320C1E501F0B3FB0028F2D1207882 +:20A4200000F04000402834D1A06AC8B100BF7F48006840F001004FF0B041C1F8980000BF9D +:20A44000FEF7A2FC054606E0FEF79EFC401B022801D90320A1E501F06DFB0028F4D018E064 +:20A4600000BF7248006820F001004FF0B041C1F8980000BFFEF788FC054606E0FEF784FC8B +:20A48000401B022801D9032087E501F053FB0028F4D1E06A00286ED001F028FB07464FF052 +:20A4A000B040C668E06A022870D106F00301206B814218D106F07001606B814213D1C6F306 +:20A4C0000621A06B88420ED106F47811E06B814209D106F06061206C814204D106F06041C4 +:20A4E000606C814253D00C2F4ED04FF0B040006800F0806008B101204FE501F0D6FBFEF725 +:20A5000043FC054606E0FEF73FFC401B022801D9032042E54FF0B040006800F000700028D3 +:20A52000F1D1D4E90C010843A16B40EA0120E16B0843216C0843616C08434FF0B041C96805 +:20A540003B4A114008434FF0B041C86001F0B6FB4FF0B040C06840F080504FF0B041C86031 +:20A56000FEF712FC054607E0FEF70EFC401B022802D9032011E557E04FF0B040006800F070 +:20A5800000700028F0D04EE0012006E522E04FF0B040006800F0007098BB01F08FFB4FF023 +:20A5A000B040C06840F080504FF0B041C860FEF7EBFB054606E0FEF7E7FB401B022801D9E9 +:20A5C0000320EAE44FF0B040006800F000700028F1D028E00C2F24D001F067FB4FF0B040F1 +:20A5E000C06820F003004FF0B041C8600846C068104908404FF0B041C860FEF7C5FB054659 +:20A6000007E010E0FEF7C0FB401B022801D90320C3E44FF0B040006800F000700028F1D1A9 +:20A6200001E00120B9E400BF0020B6E4980000588C80C111FFFFFEEE014600BF91F820009B +:20A64000012801D102207047012081F8200000BF022081F8210000BFCA200A6850625320B1 +:20A660000A68506200BF0868806840F020000A68906000BFFF200A68506200BF012081F892 +:20A68000210000BF002081F8200000BF00BFDAE77047000010B504462068C068C0F3802019 +:20A6A00050B12046FFF7F4FF2068C06800F0800060F490602168C8604FF40020024908601F +:20A6C000012084F8210010BD0C08005810B5044605F024F810BD70B504460E4600BF94F888 +:20A6E0002000012801D1022070BD012084F8200000BF022084F8210000BFCA2021684862D9 +:20A7000053202168486200BFB6F5807F2BD12068806820F48070216888602068806820F4C5 +:20A72000805021688860FEF72FFB054614E0FEF72BFB401BB0F57A7F0ED900BFFF20216818 +:20A74000486200BF032084F8210000BF002084F8200000BF0320C7E72068C06800F0010024 +:20A760000028E4D02AE02068806820F40070216888602068806820F4005021688860FEF754 +:20A7800003FB054614E0FEF7FFFA401BB0F57A7F0ED900BFFF202168486200BF032084F83F +:20A7A000210000BF002084F8200000BF03209BE72068C068C0F340000028E4D000BFFF203C +:20A7C0002168486200BF012084F8210000BF002084F8200000BF00BF86E7000070B50546F3 +:20A7E0000B461646286840680E4900EA0104200CD870C4F30420587004F03F009870C4F325 +:20A80000423018705EB9D87801F080FDD870587801F07CFD5870987801F078FD9870002081 +:20A8200070BD00003FFFFF0070B504460B4616462068806A586020680069C0F30E009860BE +:20A84000206800680F4900EA0105C5F305401870C5F30620587005F07F00987005F48000A0 +:20A86000000CD8705EB9187801F050FD1870587801F04CFD5870987801F048FD98700020D7 +:20A8800070BD00007F7F7F0010B504460CB9012010BD94F8210028B9002084F8200020469C +:20A8A00000F06CF8022084F8210000BFCA202168486253202168486200BF204601F03EFDB2 +:20A8C00048B100BFFF202168486200BF042084F821000120DCE72068806827490840216859 +:20A8E0008860216960680843A1690843216889680843216888602168E0680861206801691C +:20A90000208941EA0040216808612068C06820F080002168C8602068C06C20F003002168F0 +:20A92000C8646169E06908432168C96C08432168C8642068806800F0200090B9204600F0B0 +:20A9400065FA70B100BFFF202168486200BF042084F8210000BF002084F8200000BF01208B +:20A9600096E700BFFF202168486200BF012084F8210000208CE70000BFFF8FFF10B50446DE +:20A9800001F096F8002211460320FEF795FE0320FEF782FE10BD00002DE9F04704460D46C5 +:20A9A000914600BF94F82000012802D10220BDE8F087012084F8200000BF022084F82100E0 +:20A9C000B9F1000F2AD12068806800F0400000B102E00020E87000BFE86900B900E000BFB0 +:20A9E000287801F09DFC4FEA004A687801F098FC4AEA002AA87801F093FC4AEA000AE878A9 +:20AA00004AEA004A95F8200001F08AFC4AEA0060E9690843696940EA01071FE020688068F0 +:20AA200000F0400000B102E00020E87000BFE86900B900E000BF28780004697840EA0120A3 +:20AA4000A9780843E97840EA014095F8201040EA0160E9690843696940EA0107A9696868F3 +:20AA600040EA010800BFCA202168486253202168486200BF686AB0F5807F3ED1206880686D +:20AA800020F48070216888602068C06800F0800060F4C0702168C860FEF776F9064614E048 +:20AAA000FEF772F9801BB0F57A7F0ED900BFFF202168486200BF032084F8210000BF0020A7 +:20AAC00084F8200000BF032071E72068C06800F001000028E4D02068C7612068C0F844806F +:20AAE0002068806840F48070216888602068806840F48050216888603DE02068806820F4CB +:20AB00000070216888602068C06800F0800060F420702168C860FEF737F9064614E0FEF745 +:20AB200033F9801BB0F57A7F0ED900BFFF202168486200BF032084F8210000BF002084F8DE +:20AB4000200000BF032032E72068C068C0F340000028E4D0206807622068C0F848802068DA +:20AB6000806840F40070216888602068806840F40050216888600E48006840F400300C49FC +:20AB800008600B488038006840F4003008498039086000BFFF202168486200BF012084F897 +:20ABA000210000BF002084F8200000BF00BFFEE6800800582DE9F04104460D46164600BFB8 +:20ABC00094F82000012802D10220BDE8F081012084F8200000BF022084F821004EB9687873 +:20ABE00000F01000102804D1687800F0EF000A30687096B9E87801F093FB4FEA00486878E8 +:20AC000001F08EFB48EA0028A87801F089FB48EA0008287848EA403709E0E878000469781A +:20AC200040EA0120A9780843297840EA413700BFCA202168486253202168486200BF204673 +:20AC400001F07CFB70B100BFFF202168486200BF042084F8210000BF002084F8200000BFA0 +:20AC60000120B2E718483840216848602068C06820F080002168C8602068806800F02000A0 +:20AC800090B9204600F0C2F870B100BFFF202168486200BF042084F8210000BF002084F84E +:20ACA000200000BF012090E700BFFF202168486200BF012084F8210000BF002084F8200014 +:20ACC00000BF00BF81E700003FFFFF002DE9F04104460D46174600BF94F82000012802D1A9 +:20ACE0000220BDE8F081012084F8200000BF022084F82100DFB92068806800F0400000B1F8 +:20AD000002E00020E87000BF287801F009FB4FEA0048687801F004FB48EA0028A87801F0C9 +:20AD2000FFFA48EA0008E87848EA004612E02068806800F0400000B102E00020E87000BFAC +:20AD400028780004697840EA0120A9780843E97840EA014600BFCA2021684862532021680D +:20AD6000486200BF204601F0E9FA70B100BFFF202168486200BF042084F8210000BF00209F +:20AD800084F8200000BF0120ABE71F483040216808602068806820F4802021688860D5E98A +:20ADA00003010843216889680843216888602068C06820F080002168C8602068806800F0BD +:20ADC000200090B9204600F021F870B100BFFF202168486200BF042084F8210000BF00200A +:20ADE00084F8200000BF01207BE700BFFF202168486200BF012084F8210000BF002084F88C +:20AE0000200000BF00BF6CE77F7F7F0070B504462068C06820F0A0002168C860FDF7B4FF9D +:20AE2000054607E0FDF7B0FF401BB0F57A7F01D9032070BD2068C06800F020000028F1D071 +:20AE40000020F6E770B504460CB9012070BD606A00B900BF0021A16294F85D0028B9002023 +:20AE600084F85C00204600F04DF8022084F85D002068006820F0400021680860E068B0F546 +:20AE8000E06F01D9002501E04FF48055E068B0F5706F05D0E068B0F5E06F01D00021A16299 +:20AEA000206B40B9E068B0F5E06F02D90221216301E001212163D4E90101084321690843EA +:20AEC00061690843218B01F400710843E1690843216A0843A16A0843216808600421A06920 +:20AEE00001EA1040616A0843616B0843E168084328432168486000202066012084F85D001A +:20AF00000020A3E730B587B00446214920680968884239D11E4890F8680000F0F0004FF075 +:20AF2000904101EB801514221A4902A8FCF744FA174890F8680000F00F01012088401449B6 +:20AF400091F86A1001F00F02012191400843104991F86C1001F00F0201219140084302907E +:20AF600002A92846FDF72EFE4FF480504FF0B041096E01434FF0B04211661146096E0140E3 +:20AF8000019100BF00BF01E003F09AFA07B030BD6C01002068B80408704770B5044625464B +:20AFA000681EB0F1807F01D301200FE0681E4FF0E02148610F214FF0FF3002F0F1F900207E +:20AFC0004FF0E021886107200861002070BD10B5FFF7E2FF10BD7047704770477047000026 +:20AFE0002DE9F04704462068C569206806682068876840F60F0005EA0008B8F1000F0FD1C3 +:20B0000005F0200060B106F0200010B907F0805030B1E06E10B12046E16E8847BDE8F087D4 +:20B02000B8F1000F7ED06E48384018B96D4830400028F7D005F0010058B106F4807040B11D +:20B04000012021680862D4F8880040F00100C4F8880005F0020058B107F0010040B1022008 +:20B0600021680862D4F8880040F00400C4F8880005F0040058B107F0010040B10420216879 +:20B080000862D4F8880040F00200C4F8880005F0080070B106F0200010B95148384040B17D +:20B0A000082021680862D4F8880040F00800C4F8880005F4006060B106F0806048B14FF429 +:20B0C000006021680862D4F8880040F02000C4F88800D4F88800002844D005F0200050B18F +:20B0E00006F0200010B907F0805020B1E06E10B12046E16E8847D4F888902068806800F002 +:20B100004000402802D009F0280028B3204601F0ADFA2068806800F04000402818D1206842 +:20B12000806800E01FE020F0400021688860A06F50B12D48A16F8863A06FFDF769FB88B167 +:20B14000A06F816B88470DE02046FFF747FF09E02046FFF743FF05E02046FFF73FFF002070 +:20B16000C4F888005AE705F4801050B107F4800038B14FF48010216808622046FFF72DFF0E +:20B180004CE705F0800058B106F0800010B907F4000028B1206F10B12046216F88473DE7B2 +:20B1A00005F0400030B106F0400018B1204601F071FA33E705F4000030B106F0804018B145 +:20B1C0002046FFF709FF29E705F0807030B106F0004018B12046FFF7FEFE1FE700BF1DE715 +:20B1E000010000102001000453C6000810B504460CB9012010BDA06900B100E000BFD4F811 +:20B20000800028B9002084F87C00204600F02AF82420C4F880002068006820F00100216833 +:20B220000860204601F048FA012800D1E2E7A06A10B1204601F057F92068406820F49040C4 +:20B24000216848602068806820F02A00216888602068006840F0010021680860204601F039 +:20B26000BEF9C7E730B587B00446214920680968884239D11E4890F8900000F0F0004FF02F +:20B28000904101EB801514221A4902A8FCF794F8174890F8900000F00F01012088401449DD +:20B2A00091F8921001F00F02012191400843029002A92846FDF786FC012200212420FEF785 +:20B2C000FBF92420FEF7E8F94FF480404FF0B041096E01434FF0B04211661146096E0140BB +:20B2E000019100BF00BF01E003F0EAF807B030BDE80100207CB804082DE9F84F04460E46A0 +:20B3000017469946D4F8800020285ED106B117B90120BDE8F88F00BF94F87C00012801D198 +:20B320000220F6E7012084F87C0000BF0020543460632120E062FDF727FD824627806780DA +:20B34000543CA068B0F5805F04D1206910B90025B04602E035464FF0000800BF002084F890 +:20B360007C0000BF1DE05346002280212046CDF8009001F091FF08B10320CAE745B9B8F8C2 +:20B380000000C0F308002168886208F1020803E02878216888626D1CB4F85600401EA4F801 +:20B3A0005600B4F856000028DDD15346002240212046CDF8009001F06FFF08B10320A8E7BE +:20B3C0002020C4F880000020A3E70220A1E7704710B502480068804710BD00002400002097 +:20B3E00010B52021024800F048FBFFF7F1FF10BD000C005810B500F007F80121014800F0A4 +:20B400003AFB10BD000C005808B507E06946064800F0B1FD0549009809688847024800F027 +:20B4200099FD0028F2D008BDC80003202000002010B50821054800F020FB054800688047DA +:20B440000821024800F027FB10BD0000000C00580400002010B50221144800F01FFB40B1D3 +:20B460001248001D01680220884310B100F036F81AE001210D4800F011FB40B10B48001D52 +:20B4800001680120884310B1FFF7B4FF0CE00821064800F003FB38B10448001D01680820B9 +:20B4A000884308B100F038F810BD0000000C005810B50221024800F0E0FA00F003F810BD03 +:20B4C000000C005810B50349C968086802490968884710BD000003202800002010B500F0DE +:20B4E00007F80221014800F0C6FA10BD000C005808B507E06946064800F03DFD054900984F +:20B5000009688847024800F025FD0028F2D008BDD00003202C00002010B500F007F80821C4 +:20B52000014800F0A8FA10BD000C005808B506E06946064800F01FFD009800F0D3FF0348AE +:20B5400000F008FD0028F3D008BD0000B000032010B502211D4800F095FA48B91B48001D26 +:20B5600001684FF40030884310B1FFF7A1FF2BE00221164800F086FA48B91448001D0168EE +:20B580004FF40030884310B1FFF792FF1CE008210E4800F077FA48B90C48001D01684FF42B +:20B5A0000020884310B1FFF743FF0DE02021074800F068FA40B90548001D01684FF40010B9 +:20B5C000884308B1FFF70CFF10BD0000000C005800BF07A003F06BF807A003F068F808A057 +:20B5E00003F065F80BA003F062F800BF02F0B6FF1B5B303B33316D004552524F523A200007 +:20B60000486172644661756C745F48616E646C65720A0D001B5B306D00000000016889690D +:20B62000C1F3400111B10021026891620168896901F0010129B90168896941F001010268AD +:20B640009161704770B504460D46164620688069C0F3001000283DD017E0681CA8B1FDF7F2 +:20B6600093FB801BA84200D87DB9606C40F020006064202084F84100002084F8420000BF2F +:20B6800084F8400000BF012070BD20688069C0F340100028E1D010202168C86120202168E9 +:20B6A000C8612046FFF7BAFF206840680A49084021684860606C40F004006064202084F8D0 +:20B6C0004100002084F8420000BF84F8400000BF0120D9E70020D7E700E800FE2DE9F8431B +:20B6E0000446894615461E46DDE908781948F2B2002349460090204600F06CF84246394624 +:20B70000204600F0DBF810B10120BDE8F883012E03D1E8B2216888620EE0C5F30720216898 +:20B72000886242463946204600F0C8F808B10120EBE7E8B2216888623B46002240212046DF +:20B74000CDF8008000F060F808B10120DDE70020DBE70000002000802DE9F84304468946D2 +:20B7600015461E46DDE908781948F2B2C30249460090204600F02EF842463946204600F002 +:20B780009DF810B10120BDE8F883012E03D1E8B2216888620EE0C5F307202168886242463A +:20B7A0003946204600F08AF808B10120EBE7E8B2216888623B46002280212046CDF800808A +:20B7C00000F022F808B10120DDE70020DBE7000000200080F0B5059C05686D684FF480668E +:20B7E00006EA545666F0FC2646F4C046B543C1F309064FF47F0707EA02473E431E432643EE +:20B80000354306687560F0BD2DE9F04104460E4617461D46DDF8188019E0681CB8B1FDF7D4 +:20B82000B3FAA0EB0800A84200D885B9606C40F020006064202084F84100002084F842000D +:20B8400000BF84F8400000BF0120BDE8F081206880693040B04201D1012000E00020B842B7 +:20B86000DBD00020F1E770B504460D4616461DE0324629462046FFF7E5FE08B1012070BDDD +:20B88000FDF782FA801BA84200D87DB9606C40F020006064202084F84100002084F84200EA +:20B8A00000BF84F8400000BF0120E8E720688069C0F340100028DBD00020E0E770B50446C1 +:20B8C0000D4616461FE0324629462046FFF7BAFE08B1012070BD681CA8B1FDF755FA801BFD +:20B8E000A84200D87DB9606C40F020006064202084F84100002084F8420000BF84F840001A +:20B9000000BF0120E6E720688069C0F340000028D9D00020DEE710B5FFF79CFD10BD10B57A +:20B92000FFF716FE10BD00008168024A1140491C81607047C0FFFF7F024602F1600000EBEA +:20B940008103186800F0F840704701468868C0F3C000704701468868C0F34000704701467B +:20B96000886800F00100704701468868C0F30070704701468868C0F3800070470146C86886 +:20B9800000F4406008B9012070470020FCE700008168024A1140091D81607047C0FFFF7FF6 +:20B9A00070B500F11404C1F3406504EB85031C68C1F304560725B540AC43C1F3045502FADE +:20B9C00005F52C431C6070BD826822F0E0720A438260704710B500F1600404EB81031C6810 +:20B9E00024F0004414431C6010BD08B54FF0B041896C01434FF0B04291641146896C014076 +:20BA0000009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96C0140009100BF28 +:20BA200008BD08B54FF0B041C96C01434FF0B042D1641146C96C0140009100BF08BD08B5D6 +:20BA40004FF0B041C96C01434FF0B042D1641146C96C0140009100BF08BD08B54FF0B04108 +:20BA6000896D01434FF0B04291651146896D0140009100BF08BD81607047426842EA014211 +:20BA8000426070470246D0680840884201D1012070470020FCE70A04826070470246D069E6 +:20BAA0000840884201D1012070470020FCE700000448006840F400404FF0B041C1F8900026 +:20BAC0007047000090000058024800680007000E70470000080100580146034800680840A6 +:20BAE00041EA104070470000880000584FF0B040806800F00C0070474FF0B040006820F4BF +:20BB000080204FF0B041086070474FF0B040006840F480304FF0B041086070474FF0B0403D +:20BB20000068C0F3005070474FF0B0400068C0F34040704702480068C0F340007047000006 +:20BB4000980000584FF0B0400068C0F3802070474FF0B041496821F0FE4141EA00614FF058 +:20BB6000B0425160704700000448006840F001004FF0B041C1F8900070470000900000586E +:20BB800002480068C0F34000704700009000005802480068C0F3400070470000900000581D +:20BBA0000449096821F0180101434FF0B042C2F890107047900000580448006820F001006A +:20BBC0004FF0B041C1F8940070470000940000580448006840F001004FF0B041C1F89400E3 +:20BBE000704700009400005802480068C0F3400070470000940000580448006820F0040092 +:20BC00004FF0B041C1F89400704700009400005802480068C0F3C00070470000940000583C +:20BC20004FF0B040006840F001004FF0B041086070474FF0B041096801F0F000B02800D9BA +:20BC4000B02070474FF0B0400068C0F3400070474FF0B041496821F47F4141EA00214FF0DB +:20BC6000B042516070474FF0B041096821F0F00101434FF0B042116070474FF0B040006893 +:20BC800020F080604FF0B041086070474FF0B040006840F080604FF0B041086070474FF030 +:20BCA000B0400068C0F3C06070474FF0B040006820F080704FF0B041086070474FF0B0408D +:20BCC000006840F080704FF0B041086070474FF0B040C06800F0030070474FF0B040C06835 +:20BCE000C0F3062070474FF0B0400068C0F34060704700000449096821F0406101434FF020 +:20BD0000B042C2F88810704788000058084909684FF47F2202EA101291434FF47F2202EAF0 +:20BD2000001211434FF0B042C2F88810704700008800005805490968020C1204914341EAA1 +:20BD400000414FF0B042C2F8881070478800005805490968020C1204914341EA00414FF026 +:20BD6000B042C2F888107047880000580449096821F0404101434FF0B042C2F8881070471A +:20BD80008800005810B50748FDF736FB0548FDF72FFC0548406818B1034A10685168884713 +:20BDA00010BD000004040020E00100202DE9F04704464FF0000A72B657492068084418B148 +:20BDC000B0F5C05F0CD105E04FF44020FFF784FE824606E04FF44010FFF77EFE824600E067 +:20BDE00000BF00BF206887682068D0F80C8020684569206886692068D0F8209046492068AE +:20BE0000084418B1B0F5C05F21D110E04FF000404FF0B041896B01434FF0B042916300BF9C +:20BE200000BF1146896B8143916300BF10E020204FF0B041C96B01434FF0B042D16300BF85 +:20BE400000BF1146C96B8143D16300BF00E000BF00BF0DB9002E4DD02F492068084418B15D +:20BE6000B0F5C05F0AD104E04FF44020FFF770FF05E04FF44010FFF76BFF00E000BF00BF01 +:20BE800095B12068006940F0010021680861206845610821204600F041F8032801D184F8E9 +:20BEA000360008202168486096B12068006940F0010021680861206886611021204600F0A2 +:20BEC0002DF8032801D184F8360010202168486011492068084418B1B0F5C05F08D103E0B6 +:20BEE0005046FFF735FF04E05046FFF731FF00E000BF00BF2068006920F001002168086190 +:20BF0000206887602068C0F80C802068C0F8209062B6BDE8F08700000084FFBF30B5034652 +:20BF200000200B4C24681425B4FBF5F44FF47A75B4FBF5F404FB05F200BF521E02B9032060 +:20BF40001C6824680C408C4201D0002AF5D130BD1400002070B5044601F036FA064672B6D1 +:20BF60002068A04201D1012500E00025304601F03DFA284670BD70B504460D4601F024FA50 +:20BF8000064672B620682860206800F004F8304601F02CFA70BD70B5044601F015FA054635 +:20BFA00072B6D4E900010860D4E900104860284601F01CFA70BD00BFFEE7704700BF0BA057 +:20BFC00002F075FB0BA002F072FB0CA002F06FFB10A002F06CFB00BF00BF1048006800F4B2 +:20BFE00000600028F9D102F0B9FA00001B5B303B33316D004552524F523A20005056445F6B +:20C0000050564D5F49525148616E646C65720A0D000000001B5B306D00000000140400588A +:20C02000704770B504460025FFF727FEFCF7ACFE064606E0FCF7A8FE801B022801D903256B +:20C0400003E0FFF72CFE0028F4D100BF75BB4FF0B040006920F4FE40216840EA01204FF004 +:20C06000B04108610846006920F47810616808434FF0B0410861FFF709FEFCF785FE0646A7 +:20C0800006E0FCF781FE801B022801D9032503E0FFF705FE0128F4D100BF3DB94FF0B040D3 +:20C0A0000069216908434FF0B0410861284670BD70B504460025FFF7E0FDFCF765FE064605 +:20C0C00006E0FCF761FE801B022801D9032503E0FFF7E5FD0028F4D100BF75BB4FF0B0409B +:20C0E000006920F4FE40216840EA01204FF0B04108610846006920F06060A16808434FF0FE +:20C10000B0410861FFF7C2FDFCF73EFE064606E0FCF73AFE801B022801D9032503E0FFF7E4 +:20C12000BEFD0128F4D100BF3DB94FF0B0400069216908434FF0B0410861284670BD70B5DB +:20C1400004460025FFF799FDFCF71EFE064606E0FCF71AFE801B022801D9032503E0FFF7F8 +:20C160009EFD0028F4D100BF75BB4FF0B040006920F4FE40216840EA01204FF0B0410861F1 +:20C180000846006920F06040E16808434FF0B0410861FFF77BFDFCF7F7FD064606E0FCF791 +:20C1A000F3FD801B022801D9032503E0FFF777FD0128F4D100BF3DB94FF0B04000692169B6 +:20C1C00008434FF0B0410861284670BDF0B58BB004460E46274B0FCB07AD0FC5254A1032DD +:20C1E000D2E900109268CDE905020491214B1C33D3E90020D3E9021301AD0BC50092002789 +:20C20000B6F5007F0DD1002008E007A951F82010A14202D35DF8207002E0401C0428F4D317 +:20C220000DE0002008E004A951F82010A14202D35DF8207002E0401C0328F4D300BF0E4801 +:20C24000006820F0070038430B490860FCF79CFD054607E0FCF798FD401B022802D903205F +:20C260000BB0F0BD0448006800F00700B842F1D10020F5E7A8B60408004000582DE9F041AA +:20C280000446B02C02D90E48C56A04E00C48C4F3031150F82150FFF717FCC0F3031009493B +:20C2A00051F82000B5FBF0F6FDF758FA80460648B6FBF0F741463846FFF788FFBDE8F081F5 +:20C2C00034B70408D4B6040840420F0010B50D4C4FF400300C49086020688068C0F300309F +:20C2E00078B12068C068C0F3002050B12068C06800F0800060F4C0702168C8602046FEF7E1 +:20C30000E5F910BD9C0300200C0800580146080900EB8000420001F00F001044C0B27047C5 +:20C3200002460023114603E05B1CA1F10A00C1B20A29F9D2180741EA1060704770B50446F4 +:20C340002068C06800F04000A8B94FF0FF302168C860FCF719FD054607E0FCF715FD401BE2 +:20C36000B0F57A7F01D9032070BD2068C06800F040000028F1D00020F6E7000010B5024820 +:20C38000FEF788F910BD00009C030020704710B5FCF7DAFFFEF71BFE10BD0000F0B54FF094 +:20C3A000B0463668C6F303162B4F57F826204FF0B046B66806F00C0636B1042E07D0082E87 +:20C3C00009D00C2E35D10AE0244E326034E0244E224F3E6030E0234E204F3E602CE04FF0E8 +:20C3E000B046F66806F003034FF0B046F668C6F30216711C022B03D1194EB6FBF1F007E01B +:20C40000032B03D1174EB6FBF1F001E0B2FBF1F04FF0B046F668C6F3062670434FF0B04654 +:20C42000F668012707EB5675B0FBF5F60B4F3E6002E00A4E326000BF00BF4FF0B046B6688E +:20C44000C6F30316084F57F82640044E3668B6FBF4F6024F3E60F0BD34B7040814000020AC +:20C460000024F4000048E801D4B604081948006840F47000174908604FF0B040006840F0E1 +:20C4800001004FF0B04108604FF4E020886008460068114908404FF0B04108600F48006829 +:20C4A00020F00500C1F894000846D0F8980020F001000A49091D086009484FF0B041C860D1 +:20C4C00008610846006820F480200860002088617047000088ED00E0FBFEF6FA9400005837 +:20C4E00000100422704790F8281001F0010139B10168496821F40031C26A114302685160B7 +:20C5000090F8281001F00201022907D10168496821F48031026B11430268516090F82810E8 +:20C5200001F00401042907D10168496821F48021426B11430268516090F8281001F008015A +:20C54000082907D10168496821F40041826B11430268516090F8281001F01001102907D133 +:20C560000168896821F48051C26B11430268916090F8281001F02001202907D10168896852 +:20C5800021F40051026C11430268916090F8281001F04001402913D10168496821F4801119 +:20C5A000426C114302685160416CB1F5801F07D10168496821F4C001826C11430268516047 +:20C5C00090F8281001F08001802907D10168496821F40021C26C114302685160704738B517 +:20C5E00004460020C4F88800FCF7CEFB05462068006800F0080008280CD16FF07E402B4603 +:20C6000000224FF400110090204600F045FE08B1032038BD2068006800F0040004280CD1BD +:20C620006FF07E402B4600224FF480010090204600F032FE08B10320EBE72020C4F8800046 +:20C64000C4F8840000BF002084F87C0000BF00BFDFE770B50546AC6A0020A4F85E00A4F843 +:20C6600056002046FEF7BAFC70BD00000168096821F490710268116001688968044A114062 +:20C68000026891602021C0F884100021C1667047FEFFFFEF10B504462068006820F0400079 +:20C6A000216808602020C4F88000002020672046FEF78DFE10BD00002DE9FC5F04464FF0B9 +:20C6C0000009002000908346FE492068884200D100E000BF2169A068084361690843E16993 +:20C6E00040EA010A606E40EA0A0A20680068F649084040EA0A00216808602068406820F419 +:20C700004050E168084321684860D4F818A0ED492068884202D0206A40EA0A0A20688068AE +:20C72000EA49084040EA0A00216888602068C06A20F00F00616A08432168C86200BFE44953 +:20C740002068884216D10320E2490968014031B1012908D0022904D0032908D105E00125AD +:20C7600007E0022505E0042503E0082501E0102500BF1FE0D349206888421AD14FF440607D +:20C78000D4490968014049B1B1F5806F0AD0B1F5006F05D0B1F5406F08D105E0002507E058 +:20C7A000022505E0042503E0082501E0102500BF00E0102500BFC3492068884270D135B106 +:20C7C000022D46D0042D6CD0082D6BD1C7E0FDF763FB616A09B9012138E0616A012901D1AF +:20C7E000022133E0616A022901D104212EE0616A032901D1062129E0616A042901D108211C +:20C8000024E0616A052901D10A211FE0616A062901D10C211AE0616A072901D1102115E039 +:20C82000616A082901D1202110E0616A092901D140210BE0616A0A2901D1802106E0616ABC +:20C840000B2902D14FF4807100E00121B0FBF1FBCAE0606A08B901203BE0606A012801D1CE +:20C86000022036E0606A022801D1042031E0606A032801D106202CE0606A042801D108209C +:20C8800027E0606A052801D10A2022E0606A062801D10C201DE0606A072804D1102018E0B3 +:20C8A00056E21AE09DE0606A082801D1202010E0606A092801D140200BE0606A0A2801D1E7 +:20C8C000802006E0606A0B2802D14FF4807000E001208149B1FBF0FB86E0FDF701FB616A4C +:20C8E00009B9012138E0616A012901D1022133E0616A022901D104212EE0616A032901D17B +:20C90000062129E0616A042901D1082124E0616A052901D10A211FE0616A062901D10C2102 +:20C920001AE0616A072901D1102115E0616A082901D1202110E0616A092901D140210BE0F0 +:20C94000616A0A2901D1802106E0616A0B2902D14FF4807100E00121B0FBF1FB44E0606AF3 +:20C9600008B9012038E0606A012801D1022033E0606A022801D104202EE0606A032801D104 +:20C98000062029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C208C +:20C9A0001AE0606A072801D1102015E0606A082801D1202010E0606A092801D140200BE079 +:20C9C000606A0A2801D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0FBE4 +:20C9E00002E00120009000BF00BFBBF1000F0AD0606800EB4000584503D8606800035845BE +:20CA000002D201200090F5E235B1022D74D0042D65D0082D6FD12CE1FDF73EFA0646606A37 +:20CA200008B9012238E0606A012801D1022233E0606A022801D104222EE0606A032801D13D +:20CA4000062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D10C22C3 +:20CA60001AE0606A072801D1102215E0606A082801D1202210E0606A092801D140220BE0B2 +:20CA8000606A0A2801D1802206E0606A0B2802D14FF4807200E00122944600233046194666 +:20CAA000FAF74AFC4FF4807200238C46A0FB021E0CFB02E200FB0323606840088C461CEB65 +:20CAC00000070DE000800040F369FFCFFFF4FF1100380140880000580024F4000CE068E0D0 +:20CAE00043F10001D4F804C0624600233846FAF723FC81461EE11AE1606A08B9012238E091 +:20CB0000606A012801D1022233E0606A022801D104222EE0606A032801D1062229E0606A5D +:20CB2000042801D1082224E0606A052801D10A221FE0606A062801D10C221AE0606A0728EA +:20CB400001D1102215E0606A082801D1202210E0606A092801D140220BE0606A0A2801D1F6 +:20CB6000802206E0606A0B2802D14FF4807200E0012294460023F7481946FAF7DDFB4FF47E +:20CB8000807200238C46A0FB021E0CFB02E200FB0323606840088C461CEB000743F10001C2 +:20CBA000D4F804C0624600233846FAF7C5FB8146C0E0FDF795F90646606A08B9012238E0F0 +:20CBC000606A012801D1022233E0606A022801D104222EE0606A032801D1062229E0606A9D +:20CBE000042801D1082224E0606A052801D10A221FE0606A062801D10C221AE0606A07282A +:20CC000001D1102215E0606A082801D1202210E0606A092801D140220BE0606A0A2801D135 +:20CC2000802206E0606A0B2802D14FF4807200E001229446002330461946FAF77DFB4FF4E6 +:20CC4000807300228C46A0FB031E0CFB03E300FB0233606840088C461CEB000743EB0201F3 +:20CC6000D4F804C0624600233846FAF765FB814660E0606A08B9012238E0606A012801D1F8 +:20CC8000022233E0606A022801D104222EE0606A032801D1062229E0606A042801D1082279 +:20CCA00024E0606A052801D10A221FE0606A062801D10C221AE0606A072801D1102215E098 +:20CCC000606A082801D1202210E0606A092801D140220BE0606A0A2801D1802206E0606A1C +:20CCE0000B2802D14FF4807200E00122944600234FF400401946FAF71FFB4FF480730022B4 +:20CD00008C46A0FB031E0CFB03E300FB0233606840088C461CEB000743EB0201D4F804C0B7 +:20CD2000624600233846FAF707FB814602E00120009000BF00BFB9F5407F06D3B9F5801F4C +:20CD400003D22068C0F80C9098E20120009095E2E069B0F5004F70D1012D06D0022D4FD0B0 +:20CD6000042D6BD0082D6AD1E1E0FDF7A7F80646606A08B9012038E0606A012801D102208C +:20CD800033E0606A022801D104202EE0606A032801D1062029E0606A042801D1082024E09E +:20CDA000606A052801D10A201FE0606A062801D10C201AE0606A072801D1102015E0606AD7 +:20CDC000082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B28B8 +:20CDE00002D14FF4807000E00120B6FBF0F04000616800EB5100B0FBF1F01FFA80F9E5E073 +:20CE0000606A08B901203BE0606A012801D1022036E0606A022801D1042031E0606A03285E +:20CE200001D106202CE0606A042801D1082027E0606A052804D10A2022E0DFE02CE0C2E092 +:20CE4000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A2C +:20CE6000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001200C +:20CE80003449B1FBF0F04000616800EB5100B0FBF1F01FFA80F999E0FDF722F80646606A89 +:20CEA00008B9012038E0606A012801D1022033E0606A022801D104202EE0606A032801D1BF +:20CEC000062029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C2047 +:20CEE0001AE0606A072801D1102015E0606A082801D1202010E0606A092801D140200BE034 +:20CF0000606A0A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F0400061681F +:20CF200000EB5100B0FBF1F01FFA80F94EE0606A08B901203AE0606A012801D1022035E0A7 +:20CF4000606A022801D1042030E0606A032803D106202BE00024F400606A042801D10820D5 +:20CF600024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D1102015E0DB +:20CF8000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A5F +:20CFA0000B2802D14FF4807000E001204FF40041B1FBF0F04000616800EB5100B0FBF1F056 +:20CFC0001FFA80F902E00120009000BF00BFB9F1100F10D3B9F5803F0DD24FF6F07009EA1E +:20CFE00000000190C9F3420101980843019001982168C86042E1012000903FE1012D06D0EA +:20D00000022D4ED0042D6ED0082D6DD1DDE0FCF755FF0646606A08B9012038E0606A0128DA +:20D0200001D1022033E0606A022801D104202EE0606A032801D1062029E0606A042801D133 +:20D04000082024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D11020C7 +:20D0600015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E053 +:20D08000606A0B2802D14FF4807000E00120B6FBF0F0616800EB5100B0FBF1F01FFA80F9D8 +:20D0A000DFE0606A08B901203AE0606A012801D1022035E0606A022801D1042030E0606A2B +:20D0C000032801D106202BE0606A042801D1082026E0606A052801D10A2021E0606A062840 +:20D0E00003D10C201CE026E0B8E0606A072801D1102015E0606A082801D1202010E0606AE0 +:20D10000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E0012069 +:20D120005C49B1FBF0F0616800EB5100B0FBF1F01FFA80F995E0FCF7D3FE0646606A08B98B +:20D14000012038E0606A012801D1022033E0606A022801D104202EE0606A032801D10620B7 +:20D1600029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0D0 +:20D18000606A072801D1102015E0606A082801D1202010E0606A092801D140200BE0606AC1 +:20D1A0000A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F0616800EB51004B +:20D1C000B0FBF1F01FFA80F94BE0606A08B9012038E0606A012801D1022033E0606A022854 +:20D1E00001D104202EE0606A032801D1062029E0606A042801D1082024E0606A052801D178 +:20D200000A201FE0606A062801D10C201AE0606A072801D1102015E0606A082801D12020F9 +:20D2200010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF480708F +:20D2400000E001204FF40041B1FBF0F0616800EB5100B0FBF1F01FFA80F902E00120009007 +:20D2600000BF00BFB9F1100F06D3B9F5803F03D22068C0F80C9001E0012000900120A4F821 +:20D280006A00A4F868000020E06620670098BDE8FC9F00000024F4002DE9F04104460D465F +:20D2A00017469846069E4AE0701C002847D0FBF76BFDA0EB0800B04200D8C6B92068006874 +:20D2C00020F4D070216808602068806820F00100216888602020C4F88000C4F8840000BF9C +:20D2E000002084F87C0000BF0320BDE8F0812068006800F0040010B32068C069C0F3C02033 +:20D30000E8B14FF40060216808622068006820F4D070216808602068806820F0010021689F +:20D3200088602020C4F88000C4F88400C4F8880000BF002084F87C0000BF0320D5E7206808 +:20D34000C0692840A84201D1012000E00020B842AAD00020C9E7000010B50248FDF740FEDA +:20D3600010BD0000EC01002000BFFEE737B514460846064B6A46214600F0FEF80446694654 +:20D38000002000F090FC20463EBD0000A7DC000802480068C0F30220704700000CED00E0EE +:20D3A00010B5002804DB0A07130E054A135406E00A07140E034A00F00F031B1FD45410BD22 +:20D3C00000E400E018ED00E0EFF31080704702E008C8121F08C1002AFAD17047704700204C +:20D3E00001E001C1121F002AFBD1704780F31088704700002DE9FF5F82B00021DDE9043029 +:20D40000020DDDF840B0034318D044F61050A2F2FF3242431514119801281FD0A5EB0B00A1 +:20D42000401C5FEA000A4FF000064E4FDFF83891B046504615D5CAF1000413E011980124C5 +:20D440004AA3012801D16FEA0B010298119AC0E90031C0E9024206B0BDE8F09FCBF10000CD +:20D46000DFE704460021404A491842EB0450CDE9001012E0E00707D032463B46404649468B +:20D48000FAF760F98046894632463B4610461946FAF758F906460F466410002CEAD1DDE9FB +:20D4A0000401DDE90023BAF1000F06DAFAF74AF942464B46FAF746F905E0F9F7AAFF424661 +:20D4C0004B46F9F7A6FF04460E460022284BFAF7C3F903D84FF0FF30014607E00022254B3D +:20D4E00020463146FAF787F8FAF79EF9102409E0002C0ADB0A220023F9F71EFF039B3032CD +:20D500001A55641E50EA0102F2D1641C039AC4F111031444119A012A03D0012208430DD1E7 +:20D520000AE0084304D000204FF0110B119072E7A3EB0B056D1E0DE05B4504DD4FF0000295 +:20D5400005F1010504E003DA4FF00002A5F10105002AECD002981199C0E90231C0E900453D +:20D5600079E70000000014400000F03F300000000000F0430000E03F2DE9FF4F95B09B46BC +:20D580008946064600250FE2252877D100242746F84A0121059400E0044316F8013F203B67 +:20D5A00001FA03F01042F7D130782A2811D06FF02F033078A0F13002092A16D8059A44F098 +:20D5C000020402EB820203EB42021044761C0590EFE759F8042B0592002A03DA504244F469 +:20D5E0000054059044F00204761C30782E2816D116F8010F44F004042A280DD06FF02F0278 +:20D600003078A0F13003092B09D807EB870302EB4303C718761CF3E759F8047B761C307885 +:20D620006C280FD006DC4C2817D068280DD06A2814D104E0742810D07A280FD10DE044F44F +:20D6400000140AE044F4801401E044F440147278824202D104F58014761C761C307866282B +:20D660000BD013DC582877D009DC002875D04528F6D04628F4D047281AD19DE118E0632807 +:20D6800035D0642879D0652812D195E1702873D008DC6728F1D069286FD06E280DD06F28E1 +:20D6A00006D1B5E073282CD0752875D0782874D05A46179990476D1C75E1C4F30250022868 +:20D6C00009D003280DD0D9F8001004280DD00D6009F1040967E1D9F80010EA17C1E90052E5 +:20D6E000F6E7D9F800100D80F2E70D70F0E719F8041B8DF8001000208DF80100EA460120F6 +:20D7000003E059F804AB4FF0FF3061074FF0000102D40DE008F101018846B9420FDA8045DB +:20D72000F8DB1AF808100029F4D108E008F1010188468142FADB1AF808100029F6D10598FE +:20D740005B46A0EB080721463846179A00F094FA284400EB080507E04DE029E10DE01AF8F9 +:20D76000010B5A4617999047B8F10108F7D25B4621463846179A13E142E00A220092C4F339 +:20D7800002524FF0000A022A08D059F804CB032A4FEAEC710AD00DE029E02AE009F1070129 +:20D7A00021F00702F2E802C1914609E00FFA8CFC4FEAEC71042A03D14FFA8CFC4FEAEC7162 +:20D7C000002907DA0A460021DCF1000C61EB02012D2202E0220504D52B228DF8042001225C +:20D7E00003E0E20701D02022F7E7904659E00A2102E010220DE010214FF0000A00910BE03B +:20D8000010224FF0000A44F004040827009203E008224FF0000A0092C4F30252022A05D09C +:20D8200059F804CB0021032A08D009E009F1070121F00702F2E802C1914605E01FFA8CFCA3 +:20D84000042A01D10CF0FF0C4FF00008220728D5702806D0009B83F0100353EA0A0305D0A6 +:20D860000EE040228DF80420012208E05CEA010206D030228DF804208DF805000222904606 +:20D88000009B83F0080353EA0A030AD15CEA010201D1620705D530228DF804204FF00108A9 +:20D8A0007F1E582804D034A003900EA802900DE036A0F9E753466046009AF9F73DFD844658 +:20D8C0000398825C0298401E029002705CEA0100F0D1029806A9081A00F1200A600702D507 +:20D8E00024F4803400E00127574502DDA7EB0A0000E0002000EB0A01009005984144401A3B +:20D900000590E00306D45B462146179A059800F0B3F90544002706E001A85A46C05D179957 +:20D9200090476D1C7F1C4745F6DBE0030CD55B462146179A059800F09FF9054404E0302070 +:20D940005A46179990476D1C0099481E00900029F5DC08E0029802995A460078491C029161 +:20D96000179990476D1CBAF10001AAF1010AF1DC65E1000009280100303132333435363764 +:20D9800038396162636465660000000030313233343536373839414243444546000000001F +:20D9A00000F058F90544761C307800287FF4ECAD19B02846BDE8F08F620700D4062709F1B0 +:20D9C000070222F0070CFCE80223E14603F000485FEA080C02D00FF2702C0DE05FEA045C4C +:20D9E00002D50FF2682C07E05FEAC47C02D00FF2602C01E0AFF2700C4FF0FF3823F0004322 +:20DA0000CDF850C065280CD006DC452809D046281DD047283DD13DE0662818D067287ED157 +:20DA200038E00021112F01DB112000E0781CCDE9000106A90EA8FFF7DDFCDDE90F010E9A83 +:20DA400003910021009207F1010A04914DE04FF000400097CDE9011006A90EA8FFF7CAFCBC +:20DA6000DDE90F0203920E9B11990022DDF80CA00093049211B9791C00EB010AB7EB0A001A +:20DA800004D4C0F1FF3007F1010A0490AAEB0700019044E0012F00DA01270021112F01DD75 +:20DAA000112000E03846CDE9000106A90EA8FFF7A1FCDDE90F010E9A0391002104910092CE +:20DAC000BA4621070CD40399514500DA8A46BAF1010F05DD009AAAF10101515C302908D0B0 +:20DAE000B84202DA10F1040F06DA0121CDE9011015E0AAF10101E9E7002805DC0499014426 +:20DB00000491AAEB000102E0411C514500DD8A460499401A401C01904FF00040029020073C +:20DB200004D40198504501DBCDF8048000208DF84F0002980DF14F07B0F1004F25D02B20A8 +:20DB40000E9002984FF0020800280CDA404202902D200E9007E00A210298F9F7C9FC303175 +:20DB6000029007F8011DB8F10001A8F10108F2DC02980028EFD1791E0E980870307800F00D +:20DB8000200040F0450007F8020D12A8C01B00F107081498007800B1012000EB0A010198C8 +:20DBA00001EBE07105984144401A401E0590E00306D45B462146179A059800F05DF8054418 +:20DBC0001498007818B15A46179990476D1CE00324D55B462146179A059800F04DF80544F8 +:20DBE0001CE00498002807DBDDE90301884203DD0098405C179901E0179930205A469047D3 +:20DC0000049805F10105401C04900198401E019004D12E205A46179990476D1CBAF1000175 +:20DC2000AAF1010ADDDC05E017F8010B5A46179990476D1CB8F10001A8F10108F4DC5B4618 +:20DC40002146179A0598ABE62D0000002B000000200000002DE9F041044600251E4617468F +:20DC6000880404D405E039462020B0476D1C641EF9D52846BDE8F0812DE9F0410446002592 +:20DC80001E469046C80301D5302700E02027880404D505E041463846B0476D1C641EF9D50C +:20DCA0002846BDE8F0810A68531C0B60107070473EB5054600240BE04B4801F0F4F84A480E +:20DCC0000078332803D0052C01D100203EBD641C052C03DC444800783328EDD1022001F0C0 +:20DCE000C6F8032001F099F9002001F0A6F8002001F0E3F8002001F0F6F8012201A9202019 +:20DD000001F07AF99DF8040020F00100401C01909DF8040020F00200801C01909DF8040097 +:20DD200020F00400001D01909DF8040020F0080008300190012201A9202001F084F901200B +:20DD400001F0E7F89DF8000020F0100000909DF8000020F04000403000909DF8000020F024 +:20DD6000200000909DF8000020F0800000909DF8000020F0020000909DF8000020F004005E +:20DD800000909DF8000020F0010000909DF8000020F008000090684601F024F9012001F0B2 +:20DDA0000BF99DF8080020F00200801C02909DF8080020F00800083002909DF8080020F056 +:20DDC00020002030029002A801F0B9F8042001F0D6F8032001F0BDF805F0010008B100F0AA +:20DDE00005F8012072E700003500002010B50449B1F900000B460122002100F0D5F910BD7B +:20DE00003C00002010B5044604F0040010B1012000F0E2F804F0010010B1082000F0DCF851 +:20DE200004F0020010B1032000F0D6F810BD10B5044604F0040018B10021012000F0DEF9A4 +:20DE400004F0010018B10021082000F0D7F904F0020018B10021032000F0D0F910BD000072 +:20DE60002DE9F041E7B04FF00108072400210D460E4621E000252E46002719E04FF000612F +:20DE800001EB043101EB07204FF48072694600F027F8002008E01DF80010FF2902D16D1CAA +:20DEA00046F10006411C88B2FF28F4DD781C87B2102FE3DB601CC4B24FF4805185EA010056 +:20DEC000304301D0C82CD5DB4FF0006000EB043002490860404667B0BDE8F08168000020AE +:20DEE00018B5034600200024009406E01C58E4B200949DF800400C54401C9042F6D318BDAF +:20DF000010B50420FDF771FD0120FDF76EFD002211460B20FBF7D0FB0B20FBF7BDFB2A488E +:20DF20002A494860002129488160C16001610121416104218161002101774177012101622F +:20DF400080F8241081620021C162016380F834104FF480518163002180F83C10001DFAF7E3 +:20DF60007BFA08B100F0ACFA7F211848C0F8D8100421C0F8DC100021C0F8E01014481349F3 +:20DF8000C1F8CC0006211148C0F8D0100421C0F8D41000F1CC01001DF9F7B4FE08B100F0FD +:20DFA0008FFA7F210948001DF9F74EFE08B100F087FA012207490548001DFAF79FFB08B143 +:20DFC00000F07EFA10BD0000000004503C040020010000807E02002010B586B004461422BC +:20DFE000064901A8F9F7E8F9ADF804400022114601A800F01BF806B010BD0000E8B704081C +:20E0000070B5044604F0F0004FF0904101EB801504F00F020120904081B22846FAF7A6FEF0 +:20E0200008B1012070BD0020FCE70000F0B585B004460E461746207800F0F0004FF0904179 +:20E0400001EB8015207800F00F0101208840009060680190A0680290E06803902069049043 +:20E06000B5F1904F03D10120FDF7DBFC21E04648854203D10220FDF7D4FC1AE043488542FF +:20E0800003D10420FDF7CDFC13E04148854203D10820FDF7C6FC0CE03E48854203D1102099 +:20E0A000FDF7BFFC05E03C48854202D18020FDF7B8FCF2B2009881B22846FAF75FFE69468C +:20E0C0002846FAF77FFD35496068884207D034496068884203D033496068884252D13846ED +:20E0E00000F0A4F8207800F00F000A2840D2DFE800F0050E17202932333435360022114612 +:20E100000620FBF7D9FA0620FBF7C6FA39E0002211460720FBF7D0FA0720FBF7BDFA30E0E7 +:20E12000002211460820FBF7C7FA0820FBF7B4FA27E0002211460920FBF7BEFA0920FBF755 +:20E14000ABFA1EE0002211460A20FBF7B5FA0A20FBF7A2FA15E000BF00BF00BF00BF00220D +:20E1600011461720FBF7A8FA1720FBF795FA08E0002211462820FBF79FFA2820FBF78CFAD1 +:20E1800000BF00BF05B0F0BD0004004800080048000C004800100048001C004800001110D2 +:20E1A0000000211000003110F0B58DB005460E4617461C46104B0FCBCDE90B23CDE90901D4 +:20E1C0000D4A103207CA06AB07C3142101A8F9F70EF9ADF8045009A850F82700029006A82C +:20E1E00050F82600039004B125802246002101A8FFF71CFF0DB0F0BDFCB7040830B585B03E +:20E2000004460D46142208496846F9F7D5F8ADF800400DB1012000E0002001460022684694 +:20E22000FFF704FF05B030BDD4B7040838B1816829B1017801F00F01014A42F82100704729 +:20E240008402002030B10021027802F00F02024B43F82210704700008402002070B5044613 +:20E260000D4604F0F0004FF0904101EB80160DB1012000E00020024604F00F0301209840AF +:20E2800081B23046FAF77AFD70BD00002DE9F04105460E4617466C1EC4EBC40000EB4000D5 +:20E2A000404951F82000C4EBC40101EB41013D4A02EB810148603C49C4EBC40000EB400009 +:20E2C00002EB800081600021C4EBC40000EB400002EB8000C1600121C4EBC40000EB4000E3 +:20E2E00002EB800001610021C4EBC40000EB400002EB80004161C4EBC40000EB400002EBF6 +:20E3000080008161C4EBC40000EB400002EB8000C161C4EBC40000EB400002EB8000016200 +:20E32000C4EBC40000EB400002EB80004162C4EBC40000EB4000114601EB8000A0F8506086 +:20E34000C4EBC40000EB400001EB8000A0F85270C4EBC40101EB410102EB8101081DFAF732 +:20E360008FFD08B100F0ACF8C4EBC40101EB41010C4A02EB8101081D0021FAF717FD08B159 +:20E3800000F09EF8C4EBC40101EB4101054A02EB8101081D0021FAF73EFD08B100F090F8F4 +:20E3A000BDE8F0816C000020EC9C90102DE9F84304460D4616461F46DDF820803B46324676 +:20E3C00029462046CDF8008000F0B8FCBDE8F8832DE9F84305460E4617469846089C434607 +:20E3E0003A4631462846009400F0DAFC60B943463A4631462846009400F0D2FC10B900201C +:20E40000BDE8F8830120FBE70120F9E700BFEFF31081016072B6704710B50120FDF70FFB82 +:20E420000220FDF70CFB0420FDF709FB1020FDF706FB8020FDF703FBFAF7C6F9FAF7DCF976 +:20E44000FAF7CEF910BD000010B5FAF789FF00F0A9F8FFF7E1FF00F077FBFFF701FD00F04C +:20E4600067F80A220921012000F092FB052306220721012000F0E2FA074800F0D9FF06487F +:20E4800000F0BAFF00F05EF9FFF73AFD162217210120FFF7FBFE10BDC402002010B500F077 +:20E4A000B1FC01F0AFF90720FFF7C1FC01F0BEF80120FFF7FDFB012000F089FF10BD000020 +:20E4C00008B56846FFF7A2FF00BF0FA000F0EFF80FA000F0ECF8104910A000F0E8F810A0E9 +:20E4E00000F0E5F800BF00BF07A000F0E0F808A000F0DDF80CA000F0DAF809A000F0D7F81F +:20E5000000BF00F02BF800001B5B303B33316D004552524F523A200040B8040825730A00ED +:20E520001B5B306D0000000050414E49430000001CB5022000904FF0011001906846FBF759 +:20E5400015F900B100BFFBF781F9002211460120FBF7B2F80120FBF79FF81CBD72B600BF31 +:20E5600000BF00BF00BF00BFBFF34F8F00BF00BF00BF0A48006800F4E06009490843001D2A +:20E580000649086000BF00BF00BFBFF34F8F00BF00BF00BF00BF00BFFDE700000CED00E07F +:20E5A0000000FA0500B5B3B0482121A8F8F71FFF1C211AA8F8F71BFF502106A8F8F717FFD9 +:20E5C000142101A8F8F713FFFBF736F90020FDF7E7FA00BF2F48006820F4C06040F40070D0 +:20E5E0002C4908600846006800F4C060009000BF00BF47202190880122900120239000023D +:20E60000249001202B904020259000202C9021A8FBF7BEFC08B1FFF753FF6F201A900220A8 +:20E620001B9000201C901D901E901F90209001211AA8FBF7E1FA08B1FFF742FF43F605507A +:20E64000069000200C904FF440300E90002013904FF4807016908001179002201890102059 +:20E66000199006A8FBF74EF908B1FFF729FF0420019002200290002003900490059001A944 +:20E680004FF09040FAF79EFA012000F005F833B000BD00000004005810B5044624B14FF0B5 +:20E6A0000070FBF7FBF801E0FBF7DAF810BD0FB408B503A800900099029801F0C7F80020D5 +:20E6C000009001B05DF814FB2DE9F04186B0064601A9684600F0B6FF04460D46A00A40EA5E +:20E6E0008558C4F30907384600F066F93080404606B0BDE8F0810320704738B500BF002001 +:20E7000000906846FFF7E0FF044604EB4400C0EBC410BDF8001001EBC00038BD0148406A91 +:20E72000704700009C03002010B586B001A9684600F088FF04460248406A201A06B010BD9E +:20E740009C03002000B587B0FDF7B2F9244825490860002048601F212248816040F2FF3178 +:20E76000C1600021016141618161C161FCF78CF808B1FFF7A5FE00208DF8070001208DF834 +:20E7800005008DF806008DF80400002201A91548FCF710FA00208DF808008DF809008DF87A +:20E7A0000A0003908DF80B0006900590002202A90C48FCF78BFA0B48FBF73EFF00220121A2 +:20E7C0002920FAF779FF2920FAF766FF4FF480710448FBF780FF00F007F807B000BD000094 +:20E7E000002800409C03002010B5054901F1140000F028FF0249283948620846406A10BDA7 +:20E80000C40300202DE9F04387B004464FF00008C1460026002700251422554902A8F8F71A +:20E82000CBFD53482838C06B019000F0ABF840F2FF310398081A1FFA80F8C4F309004044D2 +:20E840001FFA80F8A40A9DF8065003E04948241A681C85B247488442F8D29DF8087003E012 +:20E86000A4F56164781C87B2B4F5616FF8D29DF8096002E03C3C701C86B23C2CFAD29DF845 +:20E880000A0020441FFA80F907E0A8F580601FFA80F809F101001FFA80F9B8F5806FF4D294 +:20E8A00005E0A9F13C001FFA80F9701C86B2B9F13C0FF6D204E0A6F13C0086B2781C87B2CE +:20E8C0003C2EF8D204E0A7F1180087B2681C85B2182FF8D29DF80700C11700EB9171891071 +:20E8E000A0EB810181B99DF80500401E2249085CA84219DA9DF80500401E085C95FBF0F160 +:20E9000000FB115085B20FE09DF80500401E1B49085CA84208DA9DF80500401E085C95FBFD +:20E92000F0F100FB115085B240F2FF30A0EB0800134948604FF02060886181F802904E70FA +:20E940000F7081F820509DF80B00C8700020C86148614FF4807048620020C86008610022D5 +:20E9600003482838FCF718F807B0BDE8F0830000C4030020805101005AB804084EB8040831 +:20E98000DC03002010B54FF480710948FBF7A3FE07480068C06800F0800060F4C07004497B +:20E9A0000968C8604FF400300249086010BD00009C0300200C08005810B501468B0AC1F34B +:20E9C00009024FF47A7058434FF47A7412FB04F400EB942010BD000070B502460B46501E96 +:20E9E000014600BFC1EBC104134D05EB041420688468C4F34004002CF4D0C1EBC1050E4E0B +:20EA000006EB0515DCB22868047300BF00BFC1EBC104094D05EB04142068846804F001049C +:20EA2000002CF4D0C1EBC10405EB04142068C468E4B2204670BD00006C0100202DE9F041BC +:20EA400005460E46174698466C1EC4EBC4003D4901EB00100068C4EBC4013A4A02EB0111FE +:20EA600048604FF48271C4EBC40002EB001081600021C4EBC40002EB0010C1604FF4E06131 +:20EA8000C4EBC40002EB001001610021C4EBC40002EB00104161C4EBC40002EB001081611F +:20EAA0004FF40071C4EBC40002EB0010C1611021C4EBC40002EB001001620021C4EBC40078 +:20EAC00002EB00104162C4EBC40002EB00108162C4EBC40002EB0010C1620721C4EBC40015 +:20EAE00002EB00100163C4EBC400114601EB0010A0F86860C4EBC40001EB0010A0F86A70AE +:20EB0000C4EBC40001EB0010A0F86C80C4EBC40102EB0111081DFCF795F908B1FFF7D0FC6E +:20EB2000C4EBC400074901EB00104068006840F04000C4EBC401034A02EB011149680860BD +:20EB4000BDE8F0816C0100201CB50E480E490860002048604FF400610B4881604FF6FF71D7 +:20EB600041610021016241628162FAF7B9FC08B1FFF7A6FC0020009001900448DDE900128D +:20EB800006C01CBD007C004004040020E00100202DE9F04105460E4617466C1E04EB8400B1 +:20EBA00000EB4410404951F8200004EB840101EB44113D4A02EB810148604FF4612104EB1D +:20EBC000840000EB441002EB80008160002104EB840000EB441002EB8000C16004EB840050 +:20EBE00000EB441002EB8000016104EB840000EB441002EB800041610C2104EB840000EBBB +:20EC0000441002EB80008161002104EB840000EB441002EB8000C16104EB840000EB44103D +:20EC200002EB8000016204EB840000EB441002EB8000416204EB840000EB441002EB800023 +:20EC4000C16204EB840000EB4410114601EB8000A0F8906004EB840000EB441001EB800076 +:20EC6000A0F8927004EB840101EB441102EB8101081DFCF7BBFA08B1FFF722FC04EB8400C9 +:20EC800000EB4410084901EB80004068006840F0010004EB840101EB4411034A02EB8101C6 +:20ECA00049680860BDE8F081E80100202DE9F04104460D461646671E07EB870101EB471199 +:20ECC000054A02EB8101081D6FF07F4332462946FCF712FBBDE8F081E801002010B5044819 +:20ECE000FFF7B0FA0249B1F90000FFF775F910BD4C00002010B50446012C08D10849B1F9D2 +:20ED000000000B4602220121FFF74EFA07E00449B1F9000000231A460121FFF745FA10BD99 +:20ED20004C00002010B50446022000F075F801200149087010BD0000480000202DE9FE4F5E +:20ED400004460E4617461D46DDF830804FF00009CA46A4F1010B1048007810B94FF0010AF4 +:20ED600001E04FF0020A4FF4FA60CBEBCB0101EB41010A4A02EB8101CDE900580290081D92 +:20ED800053463A463146FAF7DDF808B94FF001094846BDE8FE8F0000680100206C0000203E +:20EDA0002DE9FE4F04460E4617461D46DDF830804FF00009CA46A4F1010B1048007810B97B +:20EDC0004FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB41010A4A02EB8101CDE900589F +:20EDE0000290081D53463A463146FAF77BF908B94FF001094846BDE8FE8F00006801002014 +:20EE00006C00002010B501211520FFF7F7F901214420FFF7F3F910BD10B5044604F001002B +:20EE200018B100211520FFF719FA04F0020018B100214420FFF712FA10BD38B5044601223D +:20EE40006946232000F0D8F8054675B90CB9012000E000209DF8001060F3C711009101221D +:20EE60006946232000F0EFF80546284638BD38B5054601226946202000F0BEF8044684B9A4 +:20EE80009DF8000020F00800083000909DF8000065F30710009001226946202000F0D3F89C +:20EEA0000446204638BD70B50446012221460F2000F0A2F80546284670BD38B505460122BA +:20EEC00069462E2000F098F8044654B99DF8000065F387100090012269462E2000F0B3F88F +:20EEE0000446204638BD38B5054601226946232000F082F8044654B99DF8000065F305105D +:20EF0000009001226946232000F09DF80446204638BD38B5054601226946212000F06CF883 +:20EF2000044654B99DF8000065F30200009001226946212000F087F80446204638BD70B5AF +:20EF4000044601222146302000F07DF80546284670BD38B5054601226946332000F04CF8B1 +:20EF6000044654B99DF8000065F30600009001226946332000F067F80446204638BD38B5B1 +:20EF8000054601226946322000F036F8044654B99DF8000065F306000090012269463220E6 +:20EFA00000F051F80446204638BD00000121014A117070473400002038B505460122694670 +:20EFC000242000F019F8044654B99DF8000065F3C300009001226946242000F034F80446D9 +:20EFE000204638BD70B5044601222146222000F02AF80546284670BDF8B504460D461646DD +:20F000002B462246332101200096FFF7CFF907460FB90120F8BD0020FCE738B50546012205 +:20F0200069461F20FFF7E8FF044654B99DF8000065F387100090012269461F2000F003F89E +:20F040000446204638BDF8B504460D4616462B462246332101200096FFF7BAF907460FB9C3 +:20F060000120F8BD0020FCE71CB5044680208DF8040000208DF805000346022201A9009022 +:20F08000204600F06EF91CBD2DE9F04707460C4615461E46DDE9088932462946384600F083 +:20F0A00007F84A464146204600F00DF8BDE8F0870B1203704170130E8370130CC370130AFF +:20F0C00003714271704730B503461446002012E003EB800251F820502D0E157051F8205016 +:20F0E0002D0C557031F820502D0A957011F82050D570421CD0B2A042EADB30BDFEB506460C +:20F100000C4600200190032501208DF808008DF80900042001AB022202A90090304600F0F3 +:20F120009BF8054665B99DF8040020709DF8050060709DF807009DF8061000EB012060800D +:20F140002846FEBDF0B5C5B007460D4616461C462B4648F2020203A943A8CDE90064FFF7B8 +:20F1600093FFA00003AB062243A90090384600F0F8F845B0F0BDF0B5C5B007460D461646F5 +:20F180001C462B4648F2030203A943A8CDE90064FFF77AFFA00003AB062243A900903846CD +:20F1A00000F0DFF845B0F0BD2DE9FF5F0D4616461F464FF000083C46A946C24618E0402145 +:20F1C000204600F02DFA00F0FF0B06EB0A225B4649460098FFF7CFFF804609F58079402CE6 +:20F1E00001D2002001E0A4F1400004460AF1010A14B1B8F1000FE2D0404604B0BDE8F09F79 +:20F200002DE9FF5F0D4616461F464FF000083C46A946C24618E04021204600F001FA00F00C +:20F22000FF0B06EB0A225B4649460098FFF78AFF804609F58079402C01D2002001E0A4F1CE +:20F24000400004460AF1010A14B1B8F1000FE2D0404604B0BDE8F09F2DE9F04704460E4696 +:20F2600017469846DDF82090204600F068F800283CD1B4F934000021FEF7F0FF002506E0F2 +:20F28000715DD4F8B800FFF7A7FB681C85B2BD42F6DBB4F934000121FEF7E0FF41F2883136 +:20F2A000204600F036F8B4F934000021FEF7D6FF0021D4F8B800FFF78FFB002508E00021AB +:20F2C000D4F8B800FFF788FB08F80500681C85B24D45F4DBB4F934000121FEF7BFFF41F227 +:20F2E0008831204600F015F8BDE8F0870320FBE710B50446B4F900000021FEF7AFFF012030 +:20F30000F9F712FCB4F900000121FEF7A7FF002010BD70B504460D46FFF7EFF9064606E0C6 +:20F32000FFF7EBF9801BA84201DD032070BDB4F91400FEF765FE0128F2D00020F6E710B57A +:20F340000446B4F934000021FEF788FFB4F934000121FEF783FF41F288312046FFF7D9FF4B +:20F3600010BD2DE9F04704460E4617469846DDF820902046FFF7E3FF38BBB4F934000021E2 +:20F38000FEF76CFF002506E0715DD4F8B800FFF723FB681C85B2BD42F6DB002507E018F8F5 +:20F3A0000510D4F8B800FFF717FB681C85B24D45F5DBB4F934000121FEF750FF41F288315C +:20F3C0002046FFF7A6FFBDE8F0870320FBE710B50446012C08D10420FEF729FD00F030FA9D +:20F3E0000120FFF787FC06E0FFF778FC00F022FA0420FEF707FD10BD10B50446B4F9000071 +:20F400000121FEF7FBFEB4F934000121FEF7F6FEB4F9140000231A461946FEF7C5FEB4F9E8 +:20F42000280004F1280301220021FEF7BDFE10BD002101800421818614210185084A026383 +:20F44000C062102181820622A0F8B2200722A0F8B0200522A0F8B4200121C0F8B810704747 +:20F4600041F6000810B50446B4F914000021FEF7C5FEB4F900000021FEF7F0FE0120F9F7E2 +:20F4800053FBB4F900000121FEF7E8FEFA20F9F74BFBB4F9140000231A461946FEF784FE0A +:20F4A00010BD0000F8B504460D46164669463148FFF724FEBDF802309DF801209DF8001057 +:20F4C0002DA0FFF7F4F8BDF80200A0424CD000BF34A0FFF7ECF835A0FFF7E9F800BF254883 +:20F4E000FFF7C0FF69462348FFF708FEBDF802309DF801209DF800101FA0FFF7D8F81D4815 +:20F50000FFF7B2FDBDF8020030B933462A4600211848FFF775FE05E033462A460021154887 +:20F52000FFF742FE1348FFF7E3FEC820F9F7FCFA1048FFF7DDFE00BF1AA0FFF7B8F822A08B +:20F54000FFF7B5F800BF69460A48FFF7D7FDBDF802309DF801209DF8001007A0FFF7A7F800 +:20F56000C820F9F7E1FA04E0BDF8021019A0FFF79EF8F8BDC40200204C5231313130203A92 +:20F580002068773A2523303258202F20747970653A2523303258202F2066773A2523303491 +:20F5A000580A0D001B5B306D0000000055504441544520544F204D4F44454D20544F20547A +:20F5C00052580A0D00000000555044415445440A0D00000044455649434520414C52454117 +:20F5E000445920494E2054525820574954482056455253494F4E2025233034580A0D0000BC +:20F60000FEF722FFFEF74AFF4EF68872034940F20330FFF747FF00BFFEE7000078F800084F +:20F62000024610468A4200D90846704710B501210F20FEF7E3FD01211820FEF7DFFD10BD9F +:20F64000704700002DE9F84304460E4600BF00BF2D4800680090002221462C48FBF7BEF874 +:20F66000002231462948FBF7DFF82748006800998842EDD1E07840F2B55110FB01F0C01C57 +:20F680008508E078C11700EB91718910A0EB810109B91F4900E01F4989466178491E01EBAD +:20F6A0004102C2EB8111481C00EBD0714A106178491E490029FA01F101F00301511A0D448F +:20F6C000A078401E054414484543B0787178C1EB011100EB81003178C1EB4112C2EB0121D5 +:20F6E00000EB011005440021890241EA9551AB0240F2FF327068101A1F1841F100084146FE +:20F700003846BDE8F8830000282800409C03002050554400A0AA9900805101002DE9F04117 +:20F72000FEF7FCFF0746FFF75FF88046A8EB07062848006880B1274804680AE065692868AD +:20F74000B04203D92868801B286001E000202860646960690028F1D11E48006880B11D48BB +:20F760000468006840691B4908600020207200BFE06808B900BFFEE7D4E90310884700BFC4 +:20F7800010E01448046800684069124908600020207200BFE06808B900BFFEE7D4E90310EF +:20F7A000884700BF0B48006830B1FEF7BDFF0949096809688842E4D80648006838B10548C8 +:20F7C0000068407A18B90348006800F005F8BDE8F0810000DC01002070B50446FEF78BFF95 +:20F7E000054601206072FEF79FFF28442168884203D9FEF799FF284420602068FFF702F8AC +:20F8000070BD000010B50449B1F900000B4601220221FEF7C9FC10BD5C00002010B5044656 +:20F820000220FFF7F9FA01200149087010BD00005800002010B500210120FEF70FFD10BDC0 +:20F8400010B501210846FEF709FD10BD33B5C1B00446214601A8429AFDF788FD002808DD96 +:20F8600001A8F7F7CFFD85B22A4601A90120FFF71DFA43B030BD000092E7F1A2D2B060ECEC +:20F88000BD794C2F8C7A9DB51C10D31474DFD3A9D53750904D99AE971E9513D98F5D5B8BF5 +:20F8A000B8A12E39DD38008CDEDACCF62EA7D212E0DFC1F85DFAA1E85D901F0419641B694B +:20F8C0004E506E4A733F58D366BB24E98AA506013667F82D4FCD7E1AC4F9CF77FE82D7AB16 +:20F8E0001AC6BD87533F5E8542054C0EDAE5E5B4EBA0E5D5DABA8BAF56DCF0F75207EE778C +:20F900006689401EA44DFE3749FF29655E748B5A8AA9D56E8BCB1BA5CB3A1EAB46164144AC +:20F9200039E8705118F90244CB35B4EB2D6EE8E58650D11C6C5FBFC623B763D10D181D1E06 +:20F9400010C590C407C811B488847192D6F35A7A30B4DA9912E151243C872B9968A56BF888 +:20F96000924E8787E60EFDD137F6AA87619176EEBBC6B2A82EB141BC41407BE75FDC908B33 +:20F980006A4D607534226727920FCAEBA4E0E7FFEA89160800014AD9441B66B199313C7195 +:20F9A00043AE61B9CD49164CD98D1557A0145E1AA437AA03AE20931C0476590E873FB23A2E +:20F9C000119A7474BAF42C30A30CD701BAB726C48C59236E29B5FE1B23992B3F9619E30281 +:20F9E0008E59575FC9544D9F3CA82DEA1E0858C0DB4384ED5693BB66661F4A1C2410BAA412 +:20FA000052F3B46525287D86BD6D1A423CA477F797C2013F0DDA7AA41DAA6BA9B1A598BB42 +:20FA20009284486905514EE6ECBD727621203BD22574013DADE386908776066731C6CDD912 +:20FA400082DA096A09F009885C100905DD496B55367EF4869B900887CCCD41DC4FAB1B53E7 +:20FA6000855705DA1B45C364FF929E5FAA8BAE32F8B207631CD8C7D0156389B8F598BAAD55 +:20FA80000BD9C10B98A1122868DF9C3506E3086B8F95AD1834C0A7F235DA83A2C93691187D +:20FAA000BA1BD1DC5F34F8DC6991DB0A1C9BD8C3DC6728CF0BAFAA7A13835DB52866FD8D54 +:20FAC00006860A3F01DD9F2D54213F2180DD4827C0878A9CEE230D68513AFFC1DC0A462E6E +:20FAE000B6CD163936B8C3CAB1E1E67F67D987B54FE160EE056A7090502C9C67653BF085C5 +:20FB0000CEDA65B1DB254C23EB6E6CC1BC47404838B7EB9710985E39C506E88DA97CDFEEC5 +:20FB200082BE86112FA5E339CE0733E5A9CE7E6B129E3D447E9325B9D33F47B80E2AC54142 +:20FB40005F6B74712A24F9D5A199C46071B2CE418708C5B44261B2EDDAE70E10213D49E892 +:20FB60003D9B309D4039ACD3486629485FDFC6598E51B3E16D2D80EAC7BAEFF7FDE3E82A9C +:20FB8000A9A69432984516BE18433C492E4257C8F9A627A8431088743E97FB4177EA637F1F +:20FBA000D34EDD60ED7BA1EBDF77DAD23E054328330C49E5DF236329022E3BBBFE47AFCA64 +:20FBC0006DF8351D350DA7941F3950D91CAD8C618286F16519CCF54BC0364ACC3F29BE9A6B +:20FBE000171FE8148F670B1699E06ED963D867A6F31A9960C51B63AB271E454ECAB515B99B +:20FC00000D3EB1A15FAB856339E3D2E4EC77AC3D3C50B4AD49328FE779D08636F0714C6443 +:20FC2000405A36377BBB2BF3CDFDFEC64A1AC94D5FE8FB54984B8755B70D86600ED7521813 +:20FC400068B700BF6B7860845BA28BF133CC631F7D754CEB71664DFA3AC0F5D8B414A0305F +:20FC6000839673068FC9DB46F28016BA09D5A72D0488317B54F76C96EE59C65BD29909DC48 +:20FC8000AF49F483420078A7B3FD8237CBCFF662E7BDD9566874378C98E8D3AF1D13AFA83E +:20FCA000CE3E96AA13056F54E95595D75766AA3D187755A9EE90310200F83F93A7310925C1 +:20FCC0003AE15F80CE8479B8EBCE38707462B35FE6D5A15874177D62A6BB818F86E491EEE6 +:20FCE000FBFBAE43CA75AA40EB62CA3A392BF757780694B1AA0482C4CFED254327D063C2FA +:20FD000027E712E6A3C98E77E2938E55D646899884387F2D2103D1F040B5919629F6B51A80 +:20FD2000D2B05AB1DB60FBC8DA50F7B036F4DE4FEEB2B969F9C321B7F4178A1DC6F9442ED7 +:20FD4000EFB81BEA2F59F8DB68D4F01C0050B9F06D7C6FC2BCFB46539A46C753084A1B0981 +:20FD60009CB8E5F8EC28CACB9577303705A860376E894E8B55EBB65FEE012C7D743CE28320 +:20FD800013BC16B3E4DF002C6A6B9749296EB990B200DEE54B8A9E57160A771FA0FCFA516B +:20FDA000247FB099AB2D5ED85D0EAB662F5DC696C1E9A8D978DDDB199FF32AFC49E7A07F6A +:20FDC0006D24A808DF80D0FC951D44F4B0B541805EF05892DF0A2BF0247196B40E811C469B +:20FDE00099F6DC354A5164F4A20781323CF596A78FE60AFB593F94566BEC023AE6EEC696E7 +:20FE0000DF9C55BBF40DB9509F95D320BF2E8228A0916DF8C728CFC1BDFFA1E64E6F36B391 +:20FE2000CFC75E4DE754BC0478E959F820D11D9CB1DEEA5CC054DD84AB4AEE6AD52833EE75 +:20FE4000B27DA3280CF6EE1DEA77C6B438E6B49FEFAA929C34D1DC4F24AC9BE2A444854B53 +:20FE6000F83CC7A02652E35D474981E32F074C437453DB34ED3C35D3B50DF95B5F927213E3 +:20FE800036E0274D37C249A0F1A22B3F48E7A8AA7E914799D8AE8549213D0683E4B1FBA816 +:20FEA000FC20CAB00329016DA624FB630E8116BD50CCA84C3C7BB9169C3B285464BDBA9034 +:20FEC000DF17285E10B7BC17EE19ACA3116E0B0EC5E27E8A63FE1C43C23C66DCB77C445C9C +:20FEE0009998D7DF0F29608BB9A042533C0C00906A32E3D9FDC799B5BEB739038C155C0812 +:20FF00009CE9322B59AD712C399C1ED0CF38C11B5F5A0E404E217D51C8FD5EC45D9724DC97 +:20FF200050329BE64D7AF79C63FA82D2345743A6BA7FC9F165C5518D7C536D163366F54024 +:20FF4000D72B4BC857774A1333C2BAAEFB30DB7F593D0DB9F7E8B3B6E2990D4C121B8E3715 +:20FF6000AB35161C3BB0195CA00258513ED087B218D0DDB98BECBF27116D8C5C007FA90A0A +:20FF8000B4721A8B6A441C3F9FA874716FF9C6AED22BB328DF4686E7D19BBDB938CEE474DB +:20FFA0001510E7ABBECC63DA506CCFF91E61BF00ACFBFFCA55E9707A48E808C7248D69F45C +:20FFC000D4A2EA37A9A7664D85813CAEBA77A88807DA09B985380732208F67F93E9D43D0A0 +:20FFE000067419E0A2F0F296F0A69B6B0DC6CB2FAB9AC0EDCD1C5DBA75831AD3A128535ABE +:020000040801F1 +:20000000077A49355FFF03885EB51D6927823B0DBFA12D884DDCE84705CC8292A8CDF9B4FA +:20002000880387E2E43D47B5C82E5BC53190C2BAFE3D5614D203D79DB1DA4BAE7BF125DA7F +:20004000223885FC8F9E5CBD1FD410E7E5AE041D1F81701F1BA0599CC8AC725ECF7A01FD77 +:20006000EACBBEB95EFE69CF3FA600AB9FF038E7402B2BF10F39A0F65FEA271A388912843C +:2000800046C7A1DC7C0505208FC998785E162E019F5C12360B3ABA6270ADD039C220EC1B72 +:2000A000FBF7D4C30F89984B3D7750D708DF6ADBC3140204E24ED0A60F832E844A7917AFE5 +:2000C0005D7ED7516200D2731C6F71D0F5AF1308492CF93EDEBA270AA145A6AFB5C2FA03C7 +:2000E0005FED778B56F01A8CE308A4E3286760A9BA8DDBDADD405984AC25D4F662A7569834 +:20010000A7C0D819D6A3AF165124C699F28D31442D5C77B4C2D63DC4BAF6BC21ACFB079564 +:2001200040CC47F70BEDD618702CE163FC110BA3812C4FA1E081EF8C2D746A5A6C384346E9 +:200140009F142E4BB0B32878DA993F7F6DA871FF2CF99DECD7FBD9145576A193B06D2212FD +:20016000159B4C2A6BF00C1AF5309E9A3E8586D2C2243686E49FF699C53795309FE025CD7A +:2001800015BECA4A2FA3B284E7CA2D8E4F67C115689DAB6E3DA6B72C1651D6E385D6A4D89D +:2001A00074BE518C80228B6471905E6C62F568A096B3386228873763D672D18EA687C1ECC8 +:2001C0000DE3E04A2249089301D02159CE0A99358F07E8095D13708FB2A19BD6E1BC296A24 +:2001E0008A27F34E4B9F7B4640A3B5C433C349D551570D55B62528153665A8AB5C41643BA6 +:20020000DE5571052090CD9F470A92C9BEF1B4BA4F87EF1F4AE12E04B4F500462873A9BE1E +:200220009BED8A2120C76848ABB6D2F4029687523322F0F17385EFEB2C733DDC8F1943EBC6 +:20024000565F78B470882D25755C802B015A53AD0741FAECA2C44CA58C3ABED4397EECDA42 +:20026000969DF265C9140CC511C2659B3F3A77C35B8925D19A2C4FBD6F34FFB9CA36BA7D82 +:20028000B82366D695F91B9219F76ACA33FEC7A1602E37902C090C73F539B9379F7B1D8849 +:2002A000A9F8613B0B6E9065549FA6B762502282B7FE105C5709D1AC5EE6548271029ECAFA +:2002C000147E57DA92EBD2BEAAA9A1560EF5CB8C5D026A9D173CE3B1D4982F2C83AFF70D60 +:2002E00042CEA539612D54D8833F0C56EC943F1008A75A1F11E8A058D2A9676E8CB457BAA9 +:200300003FC9B2F63C88BEBE6286756CD71AA5CD876C0A5E4C7D038E77AACBEC8DF8CF8D53 +:20032000C771BE66968E8007E532C27A19EBE118EFA9F396DDBB41BC568E777E515E89207F +:2003400037E5B37757AE417C69D064609F9BDA7FE60E110BD93A04EF903997DA4D5738B128 +:2003600047BCC5D34BA70211225EDAB198A712DDD576D6F3B3467869B8B8832669C33899A0 +:20038000D6FB7F1893B52E18EAB15AE1F4123C2C58C8F42157762402F83B84B0288CAC91A3 +:2003A0004240236E42DEE91A9ED33879D0B80D75C0F6CA3AA807FEB3096E01C40FDE6553E0 +:2003C000A880B732E95EE965779E79A41BCE5F487B26BE548C84ED3B6509A523420FFBE068 +:2003E000981EA41FE3BCC54BA2BA620417228A588297F5B251602250CF2E700B198EF0CD39 +:2004000059633C01094049A2499B749BE88B9E7C26DFB191E2FD1623F3AD77B46B0A2B93D2 +:20042000FF426F5A78BC62891310B6E0703B5E2825E519A2F089EE0B388D1C1AE43E4B2DDD +:200440005BDF34FF4C9220FAA8971CBD2191684EDB3F6216E16DD920F48C02E3BFB2900771 +:2004600023C962F3CCF47BBAA41533E35E688F64BE9D9AFAF51413321F47B22A330F5AF3B0 +:2004800025AAFFAA5F031E7BC478C12FC4F381D4DE96ABA2747F5EE358CB062144F14B1CD6 +:2004A00055547C8167374F641A69C8D268C42237119AE37BF4AF32D3F7634D410C1EDBE81D +:2004C0003817B96FD8AC6D4604D24543A9DE8682E1549CAC0F96807EC46ED6760D4E393817 +:2004E000E3A3A2ABE06C4239ABCD0691A67F29B3C3154DE9CA496297D1D319195CE1C95804 +:200500004AE2E72193A321C3BFED26B48F2FD2810EAE9B3F1D1EB37932FB279728B2EA9AB0 +:20052000DAEC081F41106541FA7BA189F1991BD15A9A6354038F2C86A4D4BDEB15EFA638D1 +:2005400040B83A72B5EA48A854512C73750C8E8439051B7AA760054B1A4B349F6D70EB8FD8 +:200560004AB2CCDF8BC84FB83E143FDD6E961E7E2CC7D145E5A3C41182C6547F30EB453C4F +:20058000EAE65CD0D76A0F18ED833A975BAF26141B800FDA8D6917A4703C71589D37BC61D7 +:2005A000C8FB54250F650E2B406A13D23E46701186571209B10EBAFEEDC60BBA97FDC9ABCF +:2005C0000D769235882D237ED2313CD0D423A21BA08E2D47A6D0020B9FD7B18EF726C60DEE +:2005E000D9D6DFD264C69A3C413D90E85251A5315E69F074E8B4CB620F72829CF3ED9D30EC +:200600003F039C5CB2A6D04C030C0AB389236D2F71EA410B1EE57853B965517E63EC2E78C1 +:200620003F583EF3134AB947A1AD61C97119DBAE78C3E5AE3674CC40D871DF2DCA0646FD1E +:200640005556B995BC2CC4FCDB2F432CE1B537A9AE264868E00BC1EC55738905A25AC06775 +:20066000673E87419FE5A824D260B2FD396663E64E0212FAFB8F12C5EF61166C5A4504A121 +:2006800093E86B37796692FFA9FC8BCA41F5FEC56192C1BD267F666749EE57D5C6F32EB6F7 +:2006A000C27B1BF988265C7ADF5858AF48AAFBB9B41C62D66642ABE5C3E399741B33DE6002 +:2006C00035393C6C75D1BB6FD77E8A9EC75873A8BE13445FF90FBC9C347795F50F4F3B81BA +:2006E000A8E2E7DEA23DDCFC895253B58B2F1E0E76E688D5D652F7486ED62BFDE5DB7DFD65 +:20070000BAABEEA9DE6D857BB33996D729E6DCF62617FDA09477D8D84CE67EFBB61EDF93D2 +:200720006C7C818DEF2F1E9D38412C8D3B0435C628BDD247FE65F166662B43D106A77BC039 +:20074000DBE22496BDFAECE7499A32C3DE3694C3BA8C9A1F44F0DC31EDA8FA8D25D92224B5 +:20076000B159308FAB02A0AE9A789E84F8CAF8896A245E42F2356BE6E764605E774071E780 +:20078000C64FD9A3482031DEEC40CF407EC41B3AA80E8CB94DA94071930DE3A97B2C4A2E92 +:2007A00082729013E9F81350F527E17EFC4626436C490FE3F8234E0101241CEF6CA6DB9D6D +:2007C0002F7DE045287E20AB7EDC01D8046AB4DE39B9D0549C5E8E05ED619E2AA2D1D33075 +:2007E00074AF485D321FFEEF4C9FE92073ECF93788C710F855369A97D686CF6BA7A500B9C2 +:2008000042781E5A5231D07BCA574CAAD4E665E90856C2D019BFEB73225F426DAA65CB8702 +:20082000BE644442E0CAD8FE2F4336AEB2372E57250F1018A6EB79DB58C9E98AD34EE8EE00 +:20084000AFEF1B01A657F618133BFD3A1BEF4BF48B6024327CAC51CDB36F2D0E8F0BB4BD16 +:20086000BD3062D62D04F8EFAFFB6DB0E1C55A64E108EA4820A5D09F7D1358EA49C38ACA8F +:200880005600B0A997956CD3713C72A45E0CB8EF5D420C6F38934289E68E4F53868A9AAE4C +:2008A00087D88257CF1439C0163E0CCFBC02DC82B879ABFD479A43A92709C0BFF72F528C80 +:2008C000763A1E1463BB9B3EAE9631532F500E34A1EF7EDC0262311F2ABE80920BFFD686B8 +:2008E000959401A356648A5B760190AFFC09A0F8C736A02B5550943BEC13A0AF4152B2A7C3 +:200900006B732A413718E3584B565D383166AACDCF2CE6E95EFF99BDFC9DAE29B8A0799B67 +:20092000E57EC9990A9B51ED42DA198C313C77B04E3B527F3D04DF75D36619BE4CC6774FE3 +:200940001641A7370BBD9BE4730407EFC437F9436CD9FCF59D524812B794C3FE4204165D33 +:20096000DE62AF3A9A8EC42A74AA572C1276ED070E9F6755AF722A7387738D081FF8420804 +:20098000E8885CA1E67756A1BA44EE9D2C77DAD7F15EB1C26442071BB3EE662EB43A10EB11 +:2009A0000929F6E5C6BE070DD303B7AB62CA14C06EAD5F318A79CB95D18CF5B13A719C5AA8 +:2009C000B3FB426F0D3B864B78E74AAC252C78B45FA754F8F411ECAA7049A52B7D7E52C545 +:2009E0005B41C8A8C3058004BF2093000BA14D96F54A136F13EFD83330165078FF219ABF49 +:200A000095875FD3C67A25040B1AF404CFC5BE6FD4EF5D075C512D0B7BAC378A5F068C2C30 +:200A2000929341327A16FC564C2328671593845AB1B029A5F5BDE3EFB5AAAECCA99236902B +:200A4000370C333EF105465D70D5C88CFEF06079074BB971692B3E945853B15CAEE8271D75 +:200A6000364F7C1D72DB4DBCB88752279E481C78E3FB33C00D9D5333486A5FCF6F2EE4B1BD +:200A80007AEE241C40C94D5F750A2D9DE259B65159BEF4F714E38FE8DAB660C0883F64091A +:200AA00016FD9E3B83596A7ED7AFEBE11EDEC5AFEEF44C6B10199BBF494E7379B411B19C13 +:200AC000473387AB054889D902258BF82175966E32F28F8AF16DF3645F189F159A3BC208BB +:200AE000ED32BAEEF3916CD6B5A837E53FD73529A2BA6AB57809EAC1D1440CEB87B07D0411 +:200B0000CBCCED5479B892FC86189287DB9E11A243071EC084706D2C9944B89EE693125890 +:200B2000D2FC70725B7ED6ED6A2F6F9EF1EA5A043288236C76B13F903399F778138A144A15 +:200B4000B9058D88358772A76D467B5F6163876445C8E6D46203C684AB94C58E894200607E +:200B60002578672D95B90178551DEB263F31A890A31F00325FAA415B7ABAF78BB56BA13D05 +:200B800009CA5E54E3E423B3601810F9E4CF0E9FDEE523E3A4136B86B1830F0A2A94C426EC +:200BA0005014FA15462B014592960DE9C16B14A69CC70A743DE5E1D4CAB27D64931BC1B1D2 +:200BC000151E6D6A8F8E3B09D41AE20893A1C5ED20A4AF3614ACF1D23C13F506BE9B30D21B +:200BE000D5F1EDE025B12A3CB63CF6AF31479C2176B17733C36E293C2AC4A5F5390173F5C9 +:200C000091CF5392D54969BCC648ACBF560D7F839D58342F1619E3191C4E2292225D8AE3E1 +:200C2000A4C62C5F803DD69B21BF75F085927993BDA5D40F2FE03855ABECA5CF5081C6FCAA +:200C40009980C8B372C139C902EB8081C294A9AA5F59A12411EB869762B18CE36FBE530993 +:200C6000801925DD2E02E5457EE009BA024418DF8C278BA572B33ED95BAB8D3058567C7E97 +:200C800049847A08FB49C9EAABA6646400095FDCFF2895203FF90719868169D98B4C0F212D +:200CA000C146E52AAE61DCF15AC3F10A1858861647B665D4DE32F1A0186CF64C937ACECADC +:200CC000255E4A26B001C74ECA9CF9E960ED9276E8FE34669EBEC0F13621E9DE012194FF5E +:200CE000F62AFED896ADB20F2C26EF19DF9FDB88CD23EC9A42BAB6114C15EC12CF4E97472C +:200D000018932DFFEF83602031F0A2DF0E54A5DA926A557BFDF57593541B62E90BBA0569D4 +:200D2000C1615FC542AD2F28FB0EE4400E68083069BFD9856982C7EE05AC944A6682800D22 +:200D40003EC641E78BCEB1AA4EE2FAE4B30BF2EE2C8EA376E6930B31B71E511A36FBF02AF4 +:200D6000912911C71E18865A0AFDF041DD81865C5E68CBA0D3CA298AEFBBCF020BD8BA902A +:200D800026EB19AB43CE42F773F5AFDCC9947D921446C89B6DA95F2130F985B6E97BA4F026 +:200DA000062B77D509B68FBA03C992F23C59F7F5D7E6FAF163DFADD75B35137F003B3E369E +:200DC000B28DD030484F6D7FFC97CA93C3021CEDAF8A9624754694A73619FD05D913473EE8 +:200DE000F14A857043CD72B744419B4CFFF64C24B52D47B512BE6344876CB188AFFE360D48 +:200E000023AA0D154D9A0B4CA3A85523C3413B95AF673A223BB108FE872B56853F1DE524B8 +:200E2000F8EA7CB8B65D315D42B2DEB87F672489BF64B5B942396CEC8BB70CA882659C36CB +:200E40008548B1C76A396BC477415D97DFE90AD758BC6C9B5EF5926411C5DD5A68A989B368 +:200E600059D3EF8B548704A04F71D720241DD4D0AC522FA7D10B0777EC1FD06ABDCBAA0EFE +:200E8000AF84E10C8F83D6DC62979D0700743309C494151D88E505633FCBB1E928538D60B6 +:200EA000934D598CCDCF8D1AA1310D2946A6B334C5E017C1CCD3127871440F973653EC4693 +:200EC0003722BD5A35CCD76BFB51EDFC0AA9AB7557B97BD739C2D99D25666D9AEEDC2A38C6 +:200EE0007C9E33221E44B28191AE1133FBA8AAAC5774850CFB355AAAEA72E27BFD5E712736 +:200F000050894286E9B84A16DF251CDC4C966F1BC218DFB97AB43415BDADCEECD2D8108B75 +:200F200003A50E6C8D6069E0644741FE3E01E5710AF4C5DE437ECFFD9BB48BE1CD2A605644 +:200F400009DFF2BF8137F7AD2F6D5C9AC6F63A2D08CB94063B15D6D38179C57FDB81A0EF58 +:200F6000D154153A2A3E73EF8C9DC0455CEC08CE0663E04D734E7521DFDD61A2CD8950EEA7 +:200F8000ACDD76383ABC679ECEE3492519CE238910355457A665FA76213995FADD9E99867F +:200FA0004DBBDED740950C05A1CDD6F84F0CD09912B3440D883B752FD21D77E663C656EC5A +:200FC000CA1369C8B4514109D29D4077E82CEDB002F596AE09BACCB8DD99538E9DBCEA259C +:200FE000236144923C7B9BAE3D13D87D0FBFED57F96178CAADC67DD059CBBACBDEF23131A9 +:201000009F437E45770861471A615C1BFC142AEF59E9A25B41D628E1C13C09F5302EB52656 +:20102000824A95A2159444358082674B6C009AD78C39E9B6CCC7D99CEEC482E3989550E911 +:2010400073A7941A8947194271149B6F7E5FD957E6266A037832042C1AB9E464D31D6B43F5 +:20106000B1DA2C498B147871BEEAFF309546AC2CA2056E55E756E297FFAD79F0B0886E0E75 +:20108000F6D6E7BBC839E834B0F879F10D12D678DFD37946CE10B2BAD0523317912B634EB2 +:2010A000D649D33968C727CE9F941394175B3E1F7EE71B453C050C2F1634494EEEF0BEA2D8 +:2010C0003C1535D86DFAB7AD9F28AD383F701874DFC84ABCF4F25C3DDD8626E67DA4A97328 +:2010E0006DACB7CE8A3FEC0BC2ACEFF9C780A003048CF03BA59F1577190592EA7140ABD9F8 +:2011000005A0F1279E8B14A9F4B1486869007A2625F1AF39D10742E5429DD9F21945E57C68 +:20112000977C757F96E2471E888A1DCAA60ACF8334C4BB99A4A9A1411E956BBA1ED18337D4 +:20114000309D43853FA6C6ABDAE5AB8AFBD404FC4AA5C48061585CA26CFDFA75054EDB06EB +:20116000B9945F7D98ABCF86F7053F2CAFCB1C19B099FFF81583AF360F15F04B1EFC31D25F +:201180004AE1150649D653968D50B804E67FF47DD3E9708646E50865A6C211CF2D49E99D04 +:2011A00052DB29E310773325EF8D06AF83CEF3952E63EEA0AF393B8D99A5E4346D44DB0359 +:2011C000C88D97426199DD5A435C0C1E5DA894EDE0DF2B2DA624BA4FE4E65432496139EB59 +:2011E0009B3B5CD3BB8B67B13F85130144E6C981F820540928600A1CD48893A313ECFF4746 +:20120000ACC52A10561AFEA098F944682ECF313DB6606FBC840B5AC7635AD033C6C0444DA5 +:20122000E6ACCA26FFCAFCFD660DC698EA3C2C2A1826ACE22094B3879CDB3E8D0617AB5801 +:201240000CA031240298D6E331CBD912EBE8ACCEAD8910A31D9796A347A19C1898C5AC8803 +:20126000ECE73F0CB741EA7C958122A98B8BE9E6190F66086CC641B662C221C12DF31C3EED +:20128000D3F8D1B6E1FE4200A3FF50A25F94F8BC8137789E79F95361DA85F486696DA5A3B5 +:2012A00024BA5B984FCD242AC6F933350EA47F3FA248FBBFB2F695FF35BC3115D7BEDCDBF9 +:2012C000563EA7B8E92D5DE8018F33A6A4770F0D467FC59BC9ED5872DA17BBA22AFBFBC548 +:2012E00068C064E706E5B8F88110EA2DF483ED318DF29698D6FADAF80C08A934F04F108E86 +:20130000E1D797535351920529B6AEF18F095F477C86905450156027F135676F9736525FE8 +:20132000C604527FFFBDB92946B880E8D3E69E5C3567C30A8049A1CF2DFA26F5ACBC844546 +:20134000DF00D6D9E958E3AB2EC24986CB887389865D5E3CDD3A7B4B0727BDEAD9A6A69A34 +:201360002B3D6AD196B25544A6F151478E2EF1213E7CA51B9E63470C0AEBAEED07C487F24A +:201380006E6FEA1402DEDAE442C8F1435236629A08663B5085A77E9948B9D268BB63F11478 +:2013A0005C7F6372A2EDC8C60EDF4A22A7C01104B78011372D76EAD89FC8057EA08AF5227C +:2013C0006D56ECA93EE8DB53741F909CA304BA34DB8C7F2983D7AFC92A6571634AA3A8B57F +:2013E0007C5F5A462DA2D84C7B428698262A83234FDEFAF194DE3B8420C919D2382C7FEDC1 +:20140000621E2DBCFBB7D7475D69D5342E8647C86179D01344F6E043AB5F7FFEFB2AFDBA84 +:201420006B38AA6626F7AF19F9785F2E1AFE8E20C2C63A8FCF0AB91659B92234521D9FEEF3 +:201440002F1F4DC5FB1F0E5895A6DCCACF2D5FFBD8D7713B3A6CD4C5A857838A56F91AB7AF +:201460003D2208738C723FD8ED81A19543459CB1022329E96CC8DC5BC35D582FDD8560EF0A +:20148000C2D814306D229E91FEF870C82A903471DB51ACFA6B3F8A83C7734BFC22DA58D9EC +:2014A0001C3D649322F2FADCA43E9BCEDD159935F51F51C474A2C167111DBE9B1AF620D7F2 +:2014C0007C25EB0D4920F62AB2BB8C38A6BC8371627C6150FB3317D99362D3A93686EA811E +:2014E000B2B936647CE15667689ACAD0B3D73B71C2AD6F31ECA4EDB5A26EC56D0B8971AFC4 +:20150000AEABC359C818E8778BDFA0E952753A063328B1D7272F8D8F8250096796C3B85D18 +:20152000A61998CC9BDBDFDAF337803B55AEBC1576AF3B42270ECD04F4022E2D1E39019CB3 +:2015400070560CA2BEB0F059705CBD81434DE1682B2E18ECF0AC6451F40E1DFC18C43B4855 +:2015600083F82D230C42ABA3D1897DDCBC04EF2FDD78B4C5FB71250C393A7675BBA263CE1C +:201580002BC59BB55657B93361C42398A44A37E9771545CD5B9D5939A24088F97DD89767A6 +:2015A0000337031FE2973ADB46B2F41488E02A875BE4ADEDF689DEE79B7738C38C7AE7A56C +:2015C000F79157B1D13F44E9F9699277744BC8A63AB526CDFFC5CA09E455BDCF7C64081D63 +:2015E000804E1F4CE3A7C31A4A50F47EFF36707B94E5C1DFFF2996891BE582BACDE99350EA +:20160000F391B0405882F95642DDD68420EF180935F93ACBF77E189040264213341ACF4814 +:20162000E620F662E7125D0ED3446B3757A4AA6C6041D1DF8861E1243F79E5845D42895244 +:2016400079E4829916659C576F0F722146B8EAA0C4337CB70E2F3B9D219E0388A03CEF8B2C +:20166000C638374E852D7C157FD57BE7E672BB26C96A37A28B0D0ED551C34E77EBDB2DF072 +:20168000DC134695AF56C0C9D0C87597757D1EE99C86596F236D47BB362DA1B8E27570D680 +:2016A000FF93A77D64DEBA52BD4FB24423D88BB4A712D2DFE6DCB7F8CAF0010025313B8B38 +:2016C0001BA81FA2F06AA0DF9F8C84919BCBF926DBEBA03D6513D8FEC0057699CE2135AB54 +:2016E0005324AB92911F9AD88FDE1B7F7C02A4E5E35B6AB01FE66DEE90A2B4504475EFCCA4 +:2017000086DCAD3CAE93EAC6B2B63B8E72738215CFCACC9A75F5930883E6C9786C87139E8E +:201720007B8565628BCBB2E0271069B19EC02133E4D6F988C6DFB4E9CFE32063AED3C17A89 +:20174000C567BF5349B77B22B2DB3555AA8B7A574FBA4538126130332218C39D81EFE49DAA +:201760001AC74F6746FCE7D706E20D4CCD054F3B990C074FD2C6933B05B007FE9788CDF935 +:20178000AA28C1259D803147C6982B540EB2504334E41E60D71AA5540051C6258F863EE6D7 +:2017A000750ACBA55860F0FFFD61B35CEFC5B999D49DB7BA57C75B87C62A91590303507797 +:2017C00007795FAAEE1B60360AA7D242E5997B360CB2D9166069D76764E462E8210F01E294 +:2017E00052FFF46209C9DFE708AC8F581B2475B31C99A318DF1E17CFBDF71EB4822A94ABE4 +:20180000B5C8CCAFAB492E2EAC9F79448EDDC640FF00618C90DB7493E360017D0FFC964700 +:201820002C12D1A38D46DC71CB3EBD57257AC5F47E3011DA8DFBBB1A5FF694EBA612498D09 +:20184000ADB877249CCFF6A505853DC3A9C6AE7327CB9888C673523ABCE58F4FB1FFD5305D +:20186000BC2216B5948FDCFCCB61E7B7A0E3F78C3F790E458D2A68027BF77E10F64557979F +:20188000A3A73B7B9897F45B78E4C50D5F05191C17B37DEAE4EC437270593BCDB0C044BD0B +:2018A000233CD897A69F0CCDCC7F3E58C010C47D1441EB6626E479F85E31416A1CABDE73D7 +:2018C00057694780D1042F9BC4CEF7EFF8CD0651FABFF68E8BC7A1D59961C6E26A7B593138 +:2018E000F6175C1E75F04406F7E19108AD964AB18F51CE266C9F9879FE1BB1F40322F09CA4 +:20190000285C7AE2B7633993F4CF4A110225B8654D97B1650C745A9CEBE1D2184A12429447 +:20192000855C18A60D01E08E04DFADB314E1B9F9021B88544A0A3F0E69601DE64A20E5E20B +:201940002981C5ECB96797A0F735985D3B20E6279524460590B10F33E93767A9A198B08527 +:201960003824B01F4545C2322B6DDE2DF9E9FB694D3AEBEF75000A5B7237743AC174212DC0 +:20198000224D1FF7CC63BD18037452D90E604608EC7B0DD554B05DF5DABF5BD1EBF27BF7AD +:2019A00025A41F2E6BBEAA941609D875807ECECD5AF3ED73CA4615DD77B33600568E7DE94C +:2019C0009952658B8A6217D9A1E804FE97096D6412062F9D7E6BEACF5EEA9996704BCDAB24 +:2019E000400E45793B47799D7AEA1CEECF8E89DB5183644ACA51C002E1DC2FA5A69A4DF99E +:201A0000D477DF2D2B5048D8E05D61D1109E648F99AE52BDE009EAA308D560B1CCB001CAC3 +:201A2000ACF9F331ED1FEDC4566FFC133381D011616DF685B7561D8C88B2C67794E20CE3DC +:201A4000CDBE9DE85E6CBECEC8F7A9999F18FE0FD3EEB2CD863D3EF4BE276F9E8804496DF2 +:201A6000A6C59BCFD7D666FA0D6062B86EE0E563256BADCEA3598E50454AE6039D3BC591DC +:201A80000890479680E1C022A49EE174C634C8CFD313704AC883E948A37B1BAA49DA92FDB5 +:201AA000FE622C5EE01DCE27B13F3A49FA685327EAF118EA5BF56F65C2BA02F4426098D07E +:201AC00029B1F6757D0460FCBD532E73EF19EDF4832A58C61C4B84705608A6F09A9DA3B89E +:201AE000A67E753E86DCFD9DB1E6C4DFEF46F8AA7CF4A68B33E66234532FAB05AF9A8A2D80 +:201B0000B2DA457507AEB8FCB5D5BDCD4759E3F613B5F54483A50B58FD0F950E90EF7C66ED +:201B2000032614CC764A720655D4649D3985FB8829234C19F53767C6935E862622A0CDFCC7 +:201B40002641529699CB478ADC80837DB4629BF0CE9F1F30FA861764579637000AB935939E +:201B6000AD11942107D6E68458E0FF303BEB5467CC7EBE0EC6CE8AD180F1773BA03CA9694D +:201B8000A4538E03FFF33DFC4F72065D5868544C6C3511609F2B59242F2D6A6C107D6A4646 +:201BA00035A90A5F8BB1BF11853AE75AA187FA974F3F4B65559FF8AC589FC47E191005BA22 +:201BC000A805B6AA679A9DF5CB43F7F2A545AA4C3052A4F68CB72558B679A718B72C3B5F47 +:201BE00099C6AD36517DF89EE6C71FFDA7A7B3C4833210057D41F2A021583AC820EF92502B +:201C000096036ADBC6AA262DBA9FE3912E784DEC36D6D972C8D640730293156396EFB1DEAE +:201C20009533347E3CE6876F64789A36284C4CE48CB0DF7694486EC19A23DFCD43217AB02F +:201C4000A497CA69EFCF59DD0913A85DDD8489047732C03787D16B3805E12536AFC227EDB2 +:201C6000F6B2AE9095E243EA9AA40AFDF458E244FE22D9C388EFC83D4693098A0EA402CEFD +:201C8000C79498B8BDBD226254118BC908E344074CBEF9DA16C2EAC8776113E0F88C208B4B +:201CA0002DF0D62AE5EAB17C491C21696C064964B4E545BEC79C08BA81F1B4E95AE51D676A +:201CC000BE815608BDDD0EA3CE50E15369F2D93A4C0626BA22397CF417D6E273CFF5FB0757 +:201CE000A2C96A4125BABA6D05A25F92660AC2CCA6F33700426AB4C4CD7422BF0C19DF44D4 +:201D00003387055CEBE6C6FBC0480BAD08B51C56B517130821B997BE62FDBC06919EE8B029 +:201D2000E94C27B425CB042628473C762B005A953FC776760E9AD91DDA5CBF76AFD355FA72 +:201D4000AF961958E747B5AA71E96C91CC7344BDD35786E915F3A6808E4AB3F4335B04379A +:201D600074808FE284479F63A3C518D3179CE32879ED232954B48C29D3F157ABF464484605 +:201D80005E8D0FBAE3E2D2913E75F79E55756B44E65A62D457089F853485A353DDB1075B0E +:201DA000E42E9B5871605651891107D8539A3976ADDCEDA15CF37B18CFFF91F25B59B57D61 +:201DC000AD7ADD25312C982CB03FBBB166B278679549B29643BEF16D539D0654FE6CCADB89 +:201DE00034A8A886A7A4B96CF97C6D9F7AAE9EEF955F5FCA3D85E4E248A236B95000887B62 +:201E0000C2C9A02D2CB651846730151BD3A3E84DC019D984FD37EC52FBF376F85694C4632C +:201E200016C0D884E277F64D0D25B28D73978315780597390F2DCA6107CB244A5E902E773A +:201E400068ABC124437BBCF5A2C09ED5DB3E62FEA1270E47F9F9ACC97A68944E673D13C905 +:201E6000206967AC8B0BD5D4D93D783E1C24EDC215EC25E9BC343841336C134FA095C05608 +:201E80000FB2CED0F799EE21E75FF30E20AC798F768FF8942B9D9CB4AFDEB3E5C9AE257649 +:201EA00059A081C6A7B75298F0B2AA2D58F422074A22670607CB22233097E18F7E4FAEF119 +:201EC0002AC305F2D6217EE75E7CCAEEC57054F4A0EFF147770A5CCF03F87FD9DD2250CED0 +:201EE000B83440770101E6AF3677134A82C634FA0018CE307A98CA244F4440B899F66DBBD0 +:201F00004E55D560F6FB862C3507A8B8C398546C1D8F2AA419A261BD20DA6BDD3738E6A8FD +:201F200019B03D2961C5949B6CF8144DF40D96C59AD3F82D2F23845575B831C78967E21E2A +:201F4000BD256A96623431B61C554B1E584B09AD0E696B98F7D4345D25E0D55C629D77E984 +:201F6000E7F608C6CE31A28566BC97A1A1D07EF89A57A2A3325878A9BE20444BD190375B0E +:201F8000769B446619D10FF2E947D1EE91228076CC762D1A5F72467434B853275A32934228 +:201FA000B9DF8333FFF0DFB9A10EF272453D531A35BC9674007B31614A6CDD688A793EAA5C +:201FC000544DEE7A772C00B8A6E41C6669288A84364FE903DE5962675089CC5BACD14E7046 +:201FE0005F588D029D790446CF39CB9C89DB54CEB5CCA8702851A6E7A24255D1713FA0EF5E +:20200000F39C5E4C1CFFB725DE70ECC6DD36B672232FD3F395E5FEDE9BA7E7FEE09C7AE3E7 +:202020004A0620DD3A0DBA7AC80140943C9EC92D0224EFFF731D00A0E64AB2B74C6ACC7399 +:20204000F7B7C10C0D04461797784D2E2AF706D4B567926970404B12B4909DD4E683AC3DE7 +:20206000FBA24E5FCE820B6017B5F310F73578FE36484DDF09E114F3435A7E905B90EDC705 +:20208000BDFECF13C85CC955009A02210AFB18E699545B5E2A47EB168FFE4B44DF13032D4B +:2020A000F427878208075107DCDB7F45A1F35145D9D2453F60D94946A672BC86FCB1931649 +:2020C000685593C854CD65CDC00753EAAF27C23F9C07CF1D602F0CAFB358E44F5C33E6D25C +:2020E000C38649CB4145E8D5CEE06ED6BD89D8C0E1A26BA57FA48F4CAD171AD73F0A8990C8 +:202100005127DF988DEE8B7EE69F8541435999317B74297705D3A6BBA23094C7B2EF4A6457 +:20212000EEF40AA2B5C985D9E898B2C6B5A1334EB5638E8794913976AC8E31E546884255B0 +:20214000D5EE7C445C2115E9C279F31E51368036F9D4B6DCC73962C7CF2EA4888DC1ACFD50 +:20216000302CC304E6B95B68249C0D56CF7967B37440DEB566717ADCA2A1CB23B827CB0CFA +:202180002346924331593F4FB46AA1B7D4AB4662BB0BA21B522111656263148AF76AD759EC +:2021A000CF7A5F8933B6BF9FA9276FC6F6B133637D97AFE3018921C246AC0EA83F6B36804A +:2021C00005F626C2A6379BFA79465585C1CF2E0E6167C4AD37C2E80366C9811C8CCCC17CC7 +:2021E000E14C1198E18FFF59C652607FC1C145F02C8ADEBCE6790A4977D336E6FE768C51DA +:2022000021C77BE4F81A28037567155B05F5D5777557B6D1510CF4114C3B302A03EA1B907A +:20222000BFE71CB0DD88159E9434FCE149C00BC5399CF55550E7D4235EE4DDE91A4E323B6C +:20224000B446CA1A4A02FEE5625498043FD0ECC7A4882904036D62A26C46A1092F97EB9CE7 +:2022600039FD8170C5CD0A25D261F7F899FFE5ECF7F777422943714A4B4D1E19738F27AF76 +:2022800093E58CF883E89CB94BB5030E2E9C51B9D2A25208071818C5E3336BE9441FF67799 +:2022A0007C05BBAD7B30D554BEEDEAE713451DFD5690577660017B6E405B96D9CBC71002C8 +:2022C0003FEF72B80E472B64B4870AE094B916708C828E2E92B37AA8417F10F5015BDD603B +:2022E000EDEE60D730DBD56F112433BAA1A4803C4F0F541DCEFDD60D8F140A14F238ED18ED +:20230000833FBBBCF6CC13FB221E6D9690D8F78B9BF60E725580C40FDFFA2289856A39041E +:20232000764B521933184973ED7BC385D9C15C25A9A1CAA61401CA31CE068C56F04E1C497C +:20234000EAF6C50F4724FA5082D5401946CF836FEF4E310D4B7E7A6CAAAD8FF64CD6565B84 +:20236000534BAA2AD897FBF36C54E2C5DA8BAC97C55B75DDFAED828EA5650B17DE4E455A1F +:2023800037DD5FC6E5941CB90903721B8C191D3CF17AA5457D614CC79D9EAC78D71ECBC1F9 +:2023A000846CC7755944CDDF24A48FFE16DCF6E7E20224FF49286D619C455D4CBF427CC473 +:2023C00037BE9F5604BF9D67ED3C2B6782F62E22E8B1EC5B885746762813144ED841F5BFE4 +:2023E00051CFC75578B346C43678E006DD757A22632F3368BE1156A68907EC46484AB711D6 +:202400008134031A5F7C096CCD4FBF99B769281574676C417C647A5F3CFD07CBD18F8F3A54 +:2024200026AD9A3532F22151AB796692AE045AA8717637E807DE75AC1CF5F1CAC3827A57A6 +:2024400088423330779940734B4E8F2C08A18415630C7A90B9A1F542E161FDA09D5A126B99 +:202460005BBB29BDF89B07FEF405C1CC6AB06020E705F111118C4B3E409A33DB923FD944BE +:20248000903247B1E1930D3DF28D0DBB40CCCB7686964AC808462CF7043CA33DA0685949C7 +:2024A0002438D558F766EB9AB467DE95FB73D9A3DD555A65555E878A8B854CF781CE51A7EA +:2024C000859DDE4386463BD38517FAC6E7BE7058BD58522747E9CEF604C3DA05669453059C +:2024E00055B71240BE8A05D218D7B6FAD369EFC7A860E2D6DDAB6BC1129A95031E501B7914 +:202500003BDB84CB64FD9DCCF1976FB12E2C4FA9CBBABE2D87DDE77771B645EBA0240B40FA +:2025200032DD4DF7B88FBF96D882F57695659C67362915593CC752F1482EEBD454B25EE559 +:2025400071826A2901CCFB42C20AFB3816F76C29ACEE92267AF74CED61C49B981C9D3E5CA3 +:20256000D9F58FB5E79A1F938AA3EB5EA252C53D29F75CA9A6BCDD3F55F211687EFD20CCE0 +:202580001721E6174B4AFBCD881FBABBB30C8D89EFCA2E5E739E214288107B807150ECE0DF +:2025A000C2B7CF156D3F5999303D9F1D445C0359AB3FF0C8D39451EBEA3DC201EA732D152D +:2025C00055965118CB6708CAF048521938513E68D4C00ABF382B2F938DE939C1506B418261 +:2025E000C06317746116ED1A277E90A1681CEA4614A4BA2AC6D599D9FE157AA3DB4B88A4FA +:20260000D4515F0B510535AED4D7C5D26D41E4C4BB55EB18CBA2AFDF6DE20E04B055624143 +:202620006F1DE6EC1662C49CE76534CBE4DA1CBA43964E94F52588E89C2A84849E74ACE9CB +:20264000A35657B1341D036518811C222EB5D6088F9C19F0DE178DCBD273CFA6960813EA52 +:20266000C7E365DE62BDA0729FEE8C26A1B49A7C29FEE4D7B16168226336887795850E371D +:20268000B38C55A6C6A447B77E9E095E48C7B0DC18897B528CC2AFE88D22B3E02A30DEF9B4 +:2026A00077B5E53B71078A6C410D5CFD6FA5D41E12A38D2F1E19695332A7ABDB1FD7FF48B3 +:2026C000AA16B9B71B33B3FD56A535ADCA6165D8C58D8E0320E8A56E5741DA55DCAA3BDD24 +:2026E000AA0BCDE59E1D32CDD94D920F283C06B8EDE419D285F570C35699DBB0606C446B72 +:202700003E0F4D0862E609F3A4C74C91483DC3C9363FBAB90B9C527B71930A925491EE05A6 +:20272000C38AF8835D84001562CFEEEA35A2B6DECEA89245A116AC451123A0230EC6BA9D50 +:202740004E9F03563F5A531FC68A8F7ACB88B6989B37A6F409580E6E30E070B2A9D7CF6DF7 +:202760007FF40C58B6211092671A9682CFA72859F9CDB053D05B1357B5999F3EBD6D15C9E8 +:20278000F4A1500551396818FA0C4D326FABBDDFDEBDC6ED803FC7606A4ED293249779493C +:2027A000121FC845D96A3380C6885AA1EFDAB4DF2068342F395EB8019B57E384B116C47DA4 +:2027C0007CE624C3876415DC1F6D2D5E86B4E2558A085B43712C533FF4B188F39FF53C8875 +:2027E000405C28D9B25FB4424A8B5A6883887D642A15C8969ACEA867DD9876660302480CF4 +:202800001E0897CF06686A987ABD4633910B60625AFB440948745EA7262DAF5A5F394C56B5 +:2028200042419B5B417F43D8F7BD4A577A404084AF6B605246B339581194DAA067FDD08E3A +:20284000CEB70C27AFD0D22C03D2734165819DE58A77BAF1FBC718400BE95FD583E464F0A9 +:2028600025F848DACD9D43367A95E3EE81220484001ED8EA4FDE0B32792F947AD99345E298 +:20288000C2679103C9E98D5537A00DC69B227CE4ADFC3A0922C2D4D4B3CC661933019CE0FA +:2028A000D01B495F607233E74C285C1BF0D838F60378A40CC82D859EB40F6107DEA834E2AE +:2028C0002295D8508F25088DF139D28190F3A6F1C4B82B8C134AB6CBE3C9DD412AB541F549 +:2028E0001D0B8F534F4095802FDF7512B6E08D2841A5C118B59C819BB013BDB6AA6E0F18A9 +:2029000030676CC03CB58548C22414DDFDCA70D95208B1E5A728C6DCED9362FEE1B1F80480 +:202920001098A9763A9FADF5A576D42C3599CBB44AE92E7620F4A4BAB16B17D5FEFA07B7E6 +:20294000B7EA82CC56E5DC80A4E801BCAF60826E21A4914D86E22163B2FB00491FA21989C1 +:20296000C24C577017A00B83B86F8C990CABBF35ACFCC1E10F01FFE263ECD41BC9E88F8B02 +:20298000C3088A5434710489A1A58C82ED12C149A245BD68965D1D12FCDC5895782B59BC54 +:2029A000E950727CABFF2F95A06D0A96BB3DA516F039E6BA6BEAD802D08918EB894AE236E3 +:2029C00082BC4332A84A52FC0A415E6B5B2969D7B57D3CC4A2D7422941B019D67A0856C19D +:2029E000AAE4D4F0A49EA2C4A24D2B2135B8431542AC39DB463345FCD4EA01F3F8B556DD0F +:202A0000B77FEC7540BE5EB20AD1C9F693AF4D1528B96B6C07C360A439DC3C61A43BBA29D9 +:202A200032AE4DE3333576BB873EC3B6888E011E8BBD44D4AA6B0E8832DD12B95CACBDD3FD +:202A400019A103F86C9D936B52D7885EBA2410BD6C6C92C12A652DF33656335CD2C20D7FEB +:202A600028DB53BE9362050476BB45239455B227FCE8B2DD3D90070247C48E52ACB425240C +:202A8000FF14D3CD262B7506E629681A115EA8A6AC04D795FFA6EC02EDB8992E280388D0CB +:202AA000B8F48CC2D3C90EED751681DFD2B6F3B9C927A0806F5527139A0B3A5AADC7DE5677 +:202AC000F173A18A45528B50B7A55C885AAECEBD46411836015E6DFCE8DFD7B0B19BD41700 +:202AE00064439EBF5C6853827DA5DFDB3F0A2B1C34E3BC4F01464721A5FC220338B99002B3 +:202B0000EE18858AEE93DB995FD8860863751704E2606544BA5FC341C94D7AA89D1619AF38 +:202B20007B233826A2106563F89DDD5A6B0F154C21C2C9AA078C8A0A8108A7658B1415D1E1 +:202B400099DBE32EFBD3B5F20A5A8387D3EDD00DAA32D8E5BC1DD4C67D0C02F875E737B19D +:202B60000C2C7C839F7CB7F6FBC3D28DD0BFFFF713C951B65CB6918A793D7AE02DD66C9590 +:202B8000FAD0F6A514A69EE02861FA2227466FC3ED260BBDB82F0E368D3230F7FFD0F7E8BA +:202BA000BD8BEAFED2FC7B44E9E223DDB647AD6C5A6BC4D25EEAE8C4B634424FF9929EFF85 +:202BC000D4390A7D7AF879A5F78ACA8AB187E72553151693373526EC67FCE4B11297DF4B5E +:202BE00097B7746E0E9ED7F666D7389B28103C4244DA897E96DD5576A80333A5143F5E14BB +:202C0000F7DA7F7E6FC6D6C0FC68E10DF9D3453AF82878B58AF1E5B9A5F1E90672F850CD0C +:202C200098F440164EF49344111582C54A2185DC8EA76BDF26F6F79B8D23B1AE0DD68A05B2 +:202C4000173909CB0C90CEC23A0762E81FBE84F92A8B791EC532471BFCF4A26FC174A5DAE5 +:202C60001435C963BCCAA54D45D90334708C6078803BA67C703DB660A2A2C61904FD514DDC +:202C8000038A309DD5C7A0730A655C03DDBE756706BAF08426855E8D7AAB0BDA9023C50298 +:202CA000D5B70C1DEB26DB2D0D2F721CF4520C5597670B88445E1235CAB669A405E7B02C06 +:202CC00005240BBF75B662C846E9AE1A8CF02341121C2C508F0557E99A3796F15D371D64EA +:202CE000A72EF54DA848C84E7795FD787FEABA861374F338D349477AFACD3788F24939D430 +:202D000056157AB82A4A9F3617C2B7959545D1D4A31FAFA9075ED1C8770B846CC41E315636 +:202D20002FF03DD33141323C62422A8DAA6C790779EF0A97090DB91887521F287BBF229C8B +:202D4000109D1F8D3534FD4868DD1E1760996CDA09F1A3CA9BF8340831437811509F1883F6 +:202D600029621F313900E0150928E3325FBC484248FB6EE0285BCE2C180B677F16D3461504 +:202D800006BFCC840600C49C79D5F62F7749BA6C120E984FE19F3D3D8DE6B50327A908ED6E +:202DA0004B155A2573F83A09938507F2545E3C2C316D6568D80393FDDA722120270BD49260 +:202DC0003E305AEEDDD4BE98495364B2554DB9C8131CB9CB1FC05B1DA1A7EFF3F60E00A188 +:202DE0001CB32954AFCFD1298E24EFA308C383A07D12E14BE3600CB875509DE642D8D1CA1E +:202E000035704DD98A416CFCCEDA5478976119B832207946CB442BA519A890DA42821ECEAC +:202E2000AE77602E2721ABE114BB5FBEC28AB986042B1A8D85695F8846676B67A60A717BCE +:202E400091A932327913B037C8CB7207EDF2CC2D417DA800510B27B595237955429FF25D29 +:202E600066EB6243859992C2F5A8D39B67946561EB4ACF63EF72163B9499823380A6F4A168 +:202E800021A0027A942156F1ABD384446E5EEEF27943DDB1AB99189F4983E118D607EAC373 +:202EA0007F032BB0049A8F6725C81CB723F12C847C04F54003E45EA2C7FA7BC376EAF7F1BA +:202EC00086819A7E78C16B307CBC3DC5D533EC40869C48FCD62ABE06FD85F0821FBE2AD29A +:202EE000E238F8611DE9F63D5CE242DED396C859B4832B8DD5A0F489D245F53DECF49AFE9C +:202F0000D1C531F1B06EA426EEBF0709E96CC11C2931AD1AED6932CB0BC8AB1AC13E90DBAC +:202F2000A7410951B9DA40E2D1C6DDF82840549CCB99CDF6C1992360CEFF4C778448AEF5D3 +:202F40008E8E199FC3B4241138DFCFC66115EB620E1B7250F1970BA072A3C713154571AA00 +:202F60000EACE578CAA291753EDB4FD59C10EF68B594029ECEBF584B9034A1E86EEA601C4E +:202F8000D938AEEF67DF12EAF7ACB46C26134239EFCB3AD0A3DA311B177D8C3C2FDAE2C72F +:202FA00012FCE987D8D7822B3657F5EAAC85919AC296A97C4D3A90DD18E0C091811B26B142 +:202FC000D6BCFDCC2CE91AC2FA352FE8BA5D1980533EAA4093F27E1E2BC0E3D6DF306B19DC +:202FE000C333B20CC4AD33E0B5734B7F4DC35F416D8286933CA6F3BA18D5F49881AE603F19 +:203000004D5E7868474B8634CCEF6175E81608FA29FC86D31BF1356C58ADDCFF1C031B25DE +:20302000788CB9B9432196E77241B88E2D5E2C777E37BB1E78C88E7C3C3CB131F9D8863C4D +:2030400041C93439BB606AE030D924B73A6A3FF77A289F4556D50606F825930D103BDC55E0 +:203060006A6FF42E29C371CE8233F7B47D99385BD8FEA0412FDE113DFDD0CE24D5842B14B8 +:203080007362471F242C9FF2BDC642799615B62A017AABF037B688E33339C8B6BD450FFFE3 +:2030A000C67E41873A975924F7D7DA23592B7B163CCABFBFC965D7A51F8A2D5D295968D5B6 +:2030C000D2130658D224297028C74A8E764A6AB91D90910C424E1D84CC9836B8DBE104B235 +:2030E000CA23E2EB524BE66FDAEBE6468D337315A690E8FF36B77CA69EACB8BB7FE906C2D2 +:20310000E6829030D7323D47D6AEF334C7ED9FCFBE002A48CB25CF0111D938FB727664ECE8 +:2031200048570516AF42EB37B93203D2ED494A3B73A1D6293E5C92FD402766793B20B65E56 +:20314000715BEC20CD3B64B0A013AA62E653DF8F10C9656B7383F7CA3DE63D600B125EED8D +:203160007374AA57C6FA04D271C63A817BC2A4336B64B1B9C30CA9A6C9A88902AAD96A8EFD +:203180002895C3B42D8FC1805E66125E4759C8B118BAD08D9FB480B865576076C7C74E3950 +:2031A00065AD6ED8B3F431977EE7A47CAC76355D8A140CFCFF4FD78F1089175FE11EF69B16 +:2031C00077B2037F40EEC00551F869035D93599A8C74846F8B7BD77908532AA6F9C72FCD89 +:2031E00063001B61EAB006EAE88D076991AC267431044D52E0122AE6500D2AA5995673ED59 +:203200006EC351F7E2008B86619339C838C881404F0EE5ABA91A6E822C133E57B79A4882FD +:20322000F9AE2C3FA684985533BD6DAC917ECF40269A28EB99D207A7E8A1C87FC7FB1D198A +:203240004A8F820E1047E90EA85C0990041C6390E07F3B225AFC9DC46BF3753B2E608EB9B1 +:203260009F9108EF7B64E670266F875CEBB1F7F11998260E3716E8B9FC9EFD9117BCA3384D +:20328000F5AA3791A866051CD68922FB72C9806B4E4B69B57AE29EE0E8C3919B837574B171 +:2032A000EFD3C146475FFFD1FB293BA18816B1FA0AA03066F3DF2D3E47CA03E5ACD7B106D6 +:2032C0001AECBE133937DEFFA56AD86FBA74FE9ACB1B9F5A10AAA24ECE47A8B52FC8AEAE60 +:2032E00059C8F88E0E37B8E3995FC689A4EC30CF2619F35F10C44C1885C76645E0493A4608 +:20330000102FB95A1CCFE1FD76FD6A0A252280C895F53F449F95555C58B42C8FE9592919DF +:2033200023D9B27C619BEFFCAC16B06C30EF13294DD1D3A2FBBAC457D303A7B6DDC7744D48 +:203340003454F78346306ACAC331DAF861B1559B47124E970A6AEC2C36BED1969890CB8958 +:203360001036D1A45381DA2EBC4746EC82B30B3223CC528DEF078A087EB6EDFBEB7C453AB7 +:203380001A06E0311CECF322ECE63231047EB27AF115A4D6D2182726165AC005BF7D15DDE2 +:2033A000A933D5071842D0A38886D11AC1F9FD640FF63FFBA316DBD7D733785F372DB8F5D8 +:2033C0006543F4BC3542F111BD2EF431E4D6814F62AE08B91EE592637A0912023DBC97543E +:2033E000B30246D4AABB5B8B5CA9411247C239A0D698ABE77123D02728111A709FEBFAB0F7 +:20340000E996FE2DAD57E5DBD13FB1F7FAB6F2DFF44B914AEB119A5289F0A02086FF85566A +:20342000A5DC5FF9085010FE9D81AC9C4AE2693CE94380335DA2A33E06D35EB7D97621BA3F +:2034400035BB9473ECEB24346D80DE8F5C7DED0957D751A79BDC10F18D50DA75A326D4C9ED +:20346000670255679E9DD46DDE59C6BC908088A06D1E7FDC07DC63C660BED46BBB130D7719 +:203480000ABD1D7548694330C80A3E6943C4F9628220756FFB6E228F59276D9DE3642D9B9B +:2034A0007A5017EA0962113881AEED89DC0C72B4E81BCC280426DF99B93D2B72F1F8C4A55C +:2034C0001994B0680F6DECB169CD3E386FB5EBEAB009EBAFAA24D2F23A8436FFE46F231407 +:2034E000E9D045FC581C6707259EAE1507412E0BFA27EF3B6D0583D2CD0C0620BA04F8E43E +:20350000A1A3E5E16FC4076E2C86EC96EF171D6796EDFBF3827A110F986E57199B5405DE66 +:20352000164A6867AEE304E19150C56889284346BB078FB426516B1E1A7F736E0322F9639E +:20354000BFDDA449356742B35506DA38B2BE1D7D5D9DC824DABC0FD8017673C96038F972C1 +:20356000AE6FCC93D4CD693C8723692D9BC0B3145C96626B6ABD9CA764D533BAB4794094D7 +:203580008D75AFD469729745EDBBD7881D4E842B0F1645808FA56CD18F03130DF80523277A +:2035A0000B7F3DABAE95A1465C4F46F9915BCF6C20470653537173DB0F906DD215F7055449 +:2035C0002959119E463FFD7BD56ADF9C0AD0DE5641501F7759D5C3FE01049CDAC39901FB0C +:2035E00057967425F28FD100C790EA7CCDC77BEA012DF73358AC2699D36B3FE78749B7AB8C +:20360000219040DE91EFD0A026C5980609CCF05D25EB7FA6163728812E78A502DE0970ADC4 +:20362000E5729B34E04ECED293321EC0FC20852C697CCEE9CE3F388E5BF3B80FB03B6E88C1 +:20364000FE40A51C62186C3E8EFC9D6A9AC04174316805852A8D8C20CF1AA70DDFCA02C811 +:20366000861921583F9B963BBFE4871E4A19C6682A7C44C6D8B919E15A89C9E17D6A0D0FE3 +:203680002471C355DEE8E64E78097DEE8D81634C08B8B926F0827E14896E9E4CE77910DE08 +:2036A00069BCA860BCF888A314E1C99A39FE65B7E60949F05BBA0EB99516221BEC0C4AEC39 +:2036C0009E781309FFEEC1FA6B5A0169487E65AF0590EC7F365314B901485CB0368314434C +:2036E000F292E18BD7A457F51F127D41F9F199D23E0BAD89DDC5B0664DA9E5A2E4D1180846 +:203700002495A845D065651922E2E18ECA04F90AB383DAFF1976F1BBE9E55DA9937EC0ED30 +:2037200021C9C50F1C26F35D38BB671BC4A3D92EFCF41E2D98F95421CF2E392129CA309407 +:20374000A14558CF954097D093E566F94AFF336BC066489D5D30179CB058DF8BB2D00AA673 +:2037600060A469FB2989907C773D7A8C243BDE7F2CA82216DDDB89391F48C89F75E98B7CF4 +:20378000BA3282B08C9A36A14935A00D4A05D8D9935D27F90D283A027ED3B29E004134FC50 +:2037A0003EDF07F465B84BD689F9DA0F8A5A3A5A570C1EFF3BE3B4D62438C67D9E78563B62 +:2037C0002B99C5400CF0442C7B253B06B266A0251CF2AC572E7DE2C8D580B2EEBB0EBB997E +:2037E000B0312DC5BA1AD9A52F30C6E317C552AD1A8DA2AB1069AA8457310B0AC60BE506CD +:20380000471AB4E8ED299CFF7D656C3F80BA76DD1073948C2FBD156705DCB35223BCC094BC +:2038200077433AC0C4B8A6AEBC6B07824AE4BBEDE8B794EA27ADD47FE05F6B3D5DB15538B8 +:2038400080E2573C8FF71CC275AD39C1357C6AD8B797893887967CC579321B25DAE3055294 +:20386000569E72590B85EDA236D2C0725A15CCCC0952FFB6743CEEE55F88E66EE41A4ABC57 +:20388000DCFBA8F028AA576D07C45BB384761CE7404F33C98C2E90DD512F9C6F5F3E65709E +:2038A000F754C9E65E430A4609BCBE0EAF43C3D60C5E17F954E93BAE650132071C1CD22B8D +:2038C000BDEBB7AB590F90AF2B4654D89B4C9480AD430C5A9BD69D93AFA9930B29B7E0BD35 +:2038E00079E0DED376168046E367EE1244E4F821FA230C67E52C75EC284B5168AE4F22FF95 +:203900003B4D11604603DD0B598C4A1850D76533F338668712CEC2D9923045643E3A063BC0 +:20392000648F37419922E777572FE287E7C58B4EB64DB54F7F1BDA91D4D0A9969BFFDAFB31 +:203940006674F0AC90BF8F1CE13CFCAEEE194858BA02373B505C0F17937CE3356335582250 +:20396000798E0A5592AC0544398690703329BC53466B7D97FC074F1885468FCA479B810E6C +:2039800089B6C35590420BF6287DE9C0CF7F5568A9B4D59DDD6CDE5F2C7DBCED013F6BFD55 +:2039A00066A71A30164AF0C66319F1BFA64D2609970906B081DDE882E79B42ACEE894632CF +:2039C000153A97FC514EE36BF67FB7F8C9B83E2890C852A70AB18D984139D0AA941347807A +:2039E000E616721A74692056528E0ADC6970CB854745C9986066BA587A22DBA72F66D4565B +:203A000031E8C1856CC81A2A46A7B58A79A6E95A5D9FA57A7E7BDA52BF64CA65B6B7777358 +:203A200062AAB07A17917DA83E97278B51CDAF9DDEDC9DD869897527677C8873AA7F8EB48C +:203A400062E635F82AF8A1533BD0F4D709CC0AFE17CAE0E7312E57F371CDE11B25BA2F0F80 +:203A6000AAA3843055BBCBD3C79C2D575BCBE7E15CF54E1FF49E511364015AC552D79623A8 +:203A8000641A4F8F7F047AD65C5B76F0EC1176B8FDC0C4466305F2E7A20EC11DBB32B51067 +:203AA000D54C39C8C82129528F73900915FA71E0ABC6F8CF93E54C08424468ABCA4B2D0F97 +:203AC00011AE7CE03FC091DA9250DAD55D13CE8CEB2D17B2A8E27FD3F02CF73286E7250270 +:203AE0001DC50F947688976EC81C0BC76BD916C711703DC110A46E3B0DFBCF70DEAE0DDFCC +:203B000075EB819046A066258C463E3B32D66BBB0C0B7AE4F04550E99C4413B1AA53AE3BDD +:203B200088659C05A9A31CA93246BA9B3110570044505251408B3B9F640DC001C93FF9A6CC +:203B4000A033CD6C4A72D4C8DD6120F4EE50118DF39823DC1333D9552462B34E06F105CC86 +:203B6000C4EA9E21380B41FEA069B75E9D9E0A53618E96A8DD22CB535B0E269FB023240F22 +:203B8000B262CFF9B8B2BFB900A52FBB334408EB4BB61AFC25E685AA7883EB5DD3BA2D160A +:203BA000C1EA56C4EEFD0F11DDC02A5E876C64E541B3276AA7B32BECF784C391DB88D3F6E3 +:203BC000690843C1D9069B6EBFA4E07CE721BDF597E5678CDE4AF94F2EA3DC12D7285CE630 +:203BE000E836315BDA9AFB9FE8992192B8602971980B0452B987AF056F7B5546C2AB978130 +:203C00009CFDBACB3E368EE18B6A3404C46AB43A1461D37A9604DEEC93B1DAE39B27AA7D4A +:203C2000F2E89091C335D22AB816330A84AC4ABBF2212B6CE370F9F89A8D685FB845B11FAC +:203C4000C3FDCF89902760E457775D63011AD76C0A166001848C9D509A7C66A3BEDA6EDDE5 +:203C60001B9521DE59867B8E08B933787890F436BD1DA3BF12EB21B997F5F5FDD7B5DC3DD9 +:203C8000DDE826288C975B9CECFF8CE02724B369D60C6C809C0CE96AE905E63604C1FD1193 +:203CA000F35A63724B1EB29213D0242B9BA6D7662D101092866C03FB38F8B36E48F9647749 +:203CC0007AC5094ECD1E406320492B4C33F5F68B7B6A93E4E558755C9201D5B60705DCD3F4 +:203CE00064BBC0278BE6C5EC9E74FED15EBF06A891F89C077B16DFD9DF8E2A64C212588DC7 +:203D00000E539359B0F23AD1EA8965E08D4378EBB81E5080E7CB8B663684EF9B6E691F75C6 +:203D2000786B49ADCF11BD73BA52D51D178365D1F0CFEF4C5C7316EB7BDD1BCB63454D9C33 +:203D40003100F822E8EEE5E82DDE226AE9F12604CEA9E60F8D99BCFEB0B9809989305BB444 +:203D600061E3D8B667393EF99C9540EF7D6A3D32E59F9B087C01559CE6DB8A7E5B2486730E +:203D800088DDA85EA62678D1C89712BFF0524A70957409D9D455BB3C5C936A61740D226AA5 +:203DA00055CD34FEDBBC264B51B2C6CBA36440FA379E0A486067417D58EF3B694E819E9836 +:203DC000AC15B7A4CD5E469182055F957B16FFC3E43EB19BB6A9B62335C6B761CA8BBF0723 +:203DE0001A59401264AB814E3B6A76A85DEC6E6B09954F906BF07CDD24ABB5B7D541FB9A24 +:203E0000D805910F4D7BA62857DA591FEFCE2750E64B9EBA453A6314AA932AA377754D7D73 +:203E200003D13B62FB800226DABBDD661BBF062693B98C41415E0E579E8D103BCD484B4756 +:203E40000F36E63542857B7F85CEC9C775A73D0AA4B67807A4A7AF088D5B8D2CA86EE2ED9A +:203E6000D7A9ADE2BCF4421FD17FFB01E0AAC2938A846F7A36FD2AE581CFA205BB41651254 +:203E8000E5C96999668156356CA80BE5E178F0B5BC2741C6AC5097EF497B96DBB63B2BE25F +:203EA00006F19D203237856ECE4B2CEEB024267EC1AD57589EA8AC512A770FC5F475000009 +:203EC0005751E42E577EA2819002C44A49B46FB9193F577AA6B5CEBB7143F5E7791A424CAD +:203EE000AFD4CAA80BD03499341A70AE068D67675ED905A39CA9136B1AEA03A849F0657DEC +:203F000028041FF7B399B93D948E9D7C7126C257B7309286BF09758FAE1A475161724D12D5 +:203F2000B0A0540BDD84070998B60508F844B7AE2301B834002E002224B97340EBBCA7B572 +:203F4000C5F65EDC863E2B114B9B70D855C4CCCB516F4E5CB3A59237D053762C62FC4A296D +:203F6000A505E62E58648C1B93CE42FD823B4E09CE74499B9969C7D900407CD69AB91E0D94 +:203F8000192B501FC9663AF8C9621C4C979719DDE51A5167317EBE70F395B55FE4005D8164 +:203FA000F426AE0545837F1A59AF1453625AC0E1594023ADDE92E1BE204CFB6B381221252D +:203FC00018696CB2EEDB63B2629FD16009B1DF8EB5D25DEAC1A19BE3CE9DE15EDC6F57EF22 +:203FE000EF0D8BBFA93FE3103230DB7B47C5B64D935999210FE6AEABDEC2970F6BF601013C +:204000007A968A09C7E951B604BAA831DCA6FDF4E4E14CF0C1B463D8720B2B91A7C2D5BD57 +:2040200000E740D4EDCBBCD23EECE8692149BDA0EB24F1D05C26E9D9A1835CEE6183E2CBEA +:2040400028B16B83015D2F7999E7DB16AF5D452195B73FEE89F64B0A75DB26646FADAE5669 +:20406000DF4F05F3790A7F2BC439621E910BAAB135A73674E331E2F70938B15B12E80DE2D0 +:204080002A113DBDAED3F2B8E65C4FC979A19B90653D73B461E19AA6BDF0ACF7D6175A5DE2 +:2040A000A17D555A0904C1F2B669D63554E284A7507D5B1D89B5AF08604A4F3C7FE604BD53 +:2040C000A24AB27CBB873A25837820DBD65BA2E192A8555F4CC9744DE90D834FA5B9E7D8D2 +:2040E000F98333358CB28D52B8681413474AA57D699F9C5F436AA5BCB4591AE6A133F10CD6 +:204100002FBE334AA986B1FCE5437A8E5699E2E3E52C78206B7D73FD0B8FFFEDCA60D9C02B +:2041200091989802A3A715AC671019D482C4FA81F5CCAC0BB2D9E4D0E6132E44157C208B2E +:204140005D0D6E70B50EA61CEB960540EBDD120EC9D39ED290DEDCEEEF26894E40D69AA064 +:204160005B63A0ADB96811DAA9F2CFC97F30ACDB41D4DB2D019A485DFD769D7F42D48583B5 +:20418000F352B5FF068CB4EABDD296A2CC089A9AB0DB838DB74412436AB7848AEACF8CA91F +:2041A000821A74D8FEDB263EE58F2AF1ECCF66728680A84776C4741084F8BF54FB1E1847FE +:2041C0008005D6C621B706DC5DE5D60E9BF72E48BE5EFF77A48DA9D4BD8A0CEF5EC13A27D4 +:2041E0007ABD2A8F8AA0BD304F3F78511E357BBB2E54AB097C0217B6B7DA0F281DEB549A99 +:20420000227CD031AA40044ABBCCE8F2D7263D196A8D6E766A9DA37A4161666DA0A07F7070 +:20422000F7C99A0FEAB1F52B085FE2AB6CE1CD3C8588422D0BEBB01C8B258ED519A5356E5E +:20424000E4FC2ACB34D4D93612FAAD9A58FA85BD7B20088A2BBC23E438D27FEB59CFEF677E +:20426000FFF67BFE81C8D280FFC5BF1361B24E4CF4A5C8862B3DF193E28A6315CE89B7230A +:204280000D1760E43D140DE966B736A0B3CE2CFB444C9B006AC04292C0441BAAE9F6E11A08 +:2042A000768719D6CD58516428F7358758DCE92F4422A053FB9F757C37B0C7D65D6D32832A +:2042C00065B837EE6DA78EFB292EFC30FE36F54B79FDA57D87BE5B873FED93C2319C62A8F1 +:2042E0002F7065EA5D7761CB9651B6705E758BD678D21340ABDB147B63703629E4DAEB867C +:20430000133790784F97C63A29959DB335E00348FB93345C191622D240C35463F6DB425594 +:20432000507BE2F8A5EC4B5565D4DD6057CF5F3DFF8773415DC2F65204A67C6D94AD2A567A +:2043400077DDB31076BC80A2F2816E1FF0C561010A220F7DA6477ADF8D1E011435B2934C57 +:20436000710CCB8A09E865820EC937AC8A36A524EA596AED3FA85CE8D1E020CD798C24E3E1 +:204380008D7FA75EFB9D46267C5E3D29605C8BF11055EBF2A2E5E594030CE3FA494E64B8AF +:2043A00095F148359EA476C9D5C2CF7EDA3862028739B3A7EC3939B2919CAE5E6D9C78EE4D +:2043C000656CD3DA699915204BB7A8A71571B4B63A6BDDCCAECA0B116FF3F53AACAA79C5E0 +:2043E00056861824B6CF85C11268D2A96CD9D3AB12B2F1C797B97682E2F9F7E2AEAC6A3CAA +:20440000B6DC8DE57A192DDD24472E9875CB443C0C2377A4D49AB5F6F005033F063AE9C285 +:204420008B2F303E41043B37A583A265B19AA7EA354DE805E64E6D2018857DCE15234818E2 +:2044400048EEFC93770F6B4F206C76F1EA7007FCD4ECBB006488E95BAD4917981E276FA360 +:204460008125F6D74EF28E6DD59DC883534CF8CE477B490C54DB5EE2ADAA52AF6465D704EA +:20448000074CAEB6541C8E9BD16F114FEF1987DDD1296A0AD08F1205C1F8C7AFD17A12331D +:2044A000B5A3FEAEF9872CCC245B6C1A174F4539DA21D5715784B84912DACE7F406A8B3BD1 +:2044C000574353A142FA41FDD2CC7C298E1E7DFC798E111D998C38C2F7C5478BD7511863E7 +:2044E0006629108D465965F6BB11390E9B41A52372078C7724DDA0A7B6ED574C56A769ABC4 +:204500001955F7176AE89855D35AC8474467C74AC2BA2B643C2C639C91F32B64D001CFF5CE +:20452000FEEFEF8297E407E20F14D10919FE2C1099758D28760B94CE571B0B4DCF6F566BFA +:20454000CB3AFAEB9816A431BDE7B0F60C5926F4EACD1E3FFE5D6C42870261CD88D1AE3119 +:204560006A240905A11098C6C3F36637385E2D1629A32C23CC53282FBA898069D38E0174D1 +:20458000161416714021AB7FCE1F52FFF47BEDDFB46E6A317F17B340952D8330508B4F9FE2 +:2045A00068C6E76E4B7EF013C2653D98BA1E95920DAD4F93356C5A38F9BD4100A946BE84BA +:2045C000CBCCBC021A020CFA37A8EA62919A87B2DC0533C16D48E428ED91DEBD027B679DA5 +:2045E000D4A2C30B3E2A2216614591B8AA6A29123DE343811D57171EF152BA89FD252A1921 +:20460000A5BE5CB2712CF8C8CC2F0273E5E605114F66CB9BB486DE923A04ED138C17EF42A4 +:204620002DEE63564F15F5B3688C6B394D7C80175CD8BD29F6A9A5B79F27F538D13FA0CF1B +:204640008C0821A752E881786636143893835758C7C990BFA5305DB61EC0D576C5BE437CEC +:20466000D6E06449F8752D7FCCF3C8879D62D38E026AEB54645D0D1249A594A06245DC839D +:20468000AC590FFA7014CFDD464CDD0E35B522705147AA9A9854AC841C06A0E48304098C29 +:2046A00009FDF5E5677C76FB21F4D4840047C3FCA0426D37B40952E19528E217A449A5E2B3 +:2046C000A108B80542124277C5CCE7CC7AECE9BE0F60EFA7AC5B72BC979AA6CF2A7B2C1C49 +:2046E00037CFB22EE90BA60AC97025AFA8C71A183C6E219979205784D85B21B8354A7205A8 +:20470000FB67B66858578C0E6C1F84966A3941CE750E53341DB8C5C342F0EBEBB54AFB3ED2 +:20472000D073225CAF86EF55560A6CAAF56381461A4F026686A2474B040369AF5C103F89CC +:2047400079101C0930AE4AD4D4121D6700B6D37F3EED214283FCF9320E97140F7027396508 +:20476000ABC17D3B6201E413AF35D502C43C916C859340AD96AF6B307B7960DAA3ACAEEA09 +:2047800024A92AA735D6B61E4F04084ECA93A7436CCC86CD635CC5C2A31DA4C616FEC0835A +:2047A000F91984CC87DCD55EA2A000DF0A57E9CE2D4C29DCF0EF50EF3315C36543159B9435 +:2047C0002B07A00E6774B1D637856C7926BF9E6025D6788EE73826C64802CD6745520DC025 +:2047E0009E7C0A41ADFFC200A26826A98C33E6393CB4522188F9F9AD4EECB44728CD38C083 +:204800000F45F67746E75609C5EE2AA1570070D62772FAD609174E6B27EAD994A7E9447725 +:20482000773AF1F1FBC5561FEEF79D77ED2EEFECD3324E251A1101FC2A9EF59132047269C2 +:204840005988ACD5185165820D2E433FA6F484910982A853F8284F266E5D1253A327475E80 +:204860009307CD36728D89A0F7A33BD34CEE383AE3FA7C40CDB5433A265F931C8C74B77527 +:2048800023AC06F75EB1C847616AF4F1EF0E3EE81454D3E6A4F5C75ED33401DE7849781D40 +:2048A000EA436D1B4F20E97A1536FBABF8F940A2C4BE591504605B714664015BE7E21B940F +:2048C0000735685C7367F684DBCC221B5A23E6A22104795EDEEA12C5C5103CBC37C3A25C3B +:2048E000829541C3A27C4F79068DF21AC507B19454B5A5385C0CB29F46F713652C89C51920 +:2049000037CC53D217360C411452A46B8C393423F64F0C494F05EA24F18C3CEBD7CE32D5F8 +:20492000B1E15718221526071B3821DB0C280E41383D360D5BBD2D48EC1A0D4C881460E9B7 +:20494000BA496546052D06F1E3B66EE16A77D1489AE974BE600901A91EE5DDBE47354DD996 +:20496000F74BBF3649B48981D09AC496568BC1C699523807D67116D9EEAD36E1EE530EC7A5 +:2049800084D88459B26E4FC423F3A9D0DBC81AFCFDC6BE23A7769B543335256B637FA91D13 +:2049A000BCAF04AEC9DD05A0D3D8D5E6B31D193998240E40C777BDBD1B0C30B897004D3A18 +:2049C0008FAA71AC74541AA89DCECD12F169D031B48C126A0A838C548A86BFABD945149CE1 +:2049E0001D6D546DC80D7E182B5E0FC0CD24702F45CEDBFD0B1316A92A6936B5CF8299C227 +:204A0000A2AFAE4D3CE0E8C63A0F630F2E60FAD27E4EBA1972F6808090B198DE5628009D92 +:204A20008539CC3C793F7AF64DB75F613B1BFECFD8943CA27D4036FBA0B3F6F8C3D0B5E3FD +:204A4000D36F778C3A55B166410ABC615A78C0178C5F422087C08F7DDBB92FB91DF57B00B1 +:204A6000B39CE8A07942613D2D3C3559F69111A2BE92AA9C162B40A61E993F557A8142FB95 +:204A80005CDB28BC8B2FC231C6DDBA5C185FE03AC1D64C347C84F8065F7D6F3D812248B4C8 +:204AA000C9EE6054AC2B674C9AD3EBAE9424CA96181E3851699718D0F0437BB3D020A3BC8C +:204AC0009F34CA3CA222A7C0F7E85D23BCB1E1C1F59BDE3387E173BE885766A97F6BBE6F25 +:204AE000E11C5AF019F1509F8F54FF4F537D7FDFAF44C2D3407C1986A62BAAAE52CF5D2C61 +:204B000009A6B9AB3E4734105D6C43FFECFE4D76AC1F63467F3DEAF5229F699D3C9C709D46 +:204B2000E167E756D2D91467B56B9CE3FD5DFA7EA3F0D3C9811CE77581FEEC3E8B88179FBF +:204B4000C7A88B59BCE40DC4E82CB48C9224E1702F26D63A2BEF85EE60AD4FC40925FFCC2B +:204B60002DA17865628077907B28888A122B42DBE7FDD0BCEA77625460F01F1E17B562450B +:204B8000829BCCE6F532A01BFA3CB47B0DF38855DCA259588AECFE6737008FE819AE62D071 +:204BA000059BCF1DE4CDF41CEE9D923336BC39021552706688F915FCE8292797AC91D1126D +:204BC0005805DE6297EEAFCCB228A0F790BF74C92EEFFC6F2B467A84454EA425B8D3CF216D +:204BE00072ACE2D29BBC364191DE1D5324C32FE9E15F41684DDD97420235389B0D7C77DD64 +:204C0000CA77BEDA36EA99E1D7784BDD4120AA288DBE250B369FAA9F33D760CB142B30C476 +:204C200051B22F512CF7FE8B1BE9044064AC666A3AAF8881F226245FD1E173430E49B0EB36 +:204C4000D83DE693DF14E75F79FBDF3221519B3C18F477D1457308FA6CA724BF36DE277010 +:204C600051F88A0BC0782B559EB9484A061CD3EC8F4A58EFC340CE16C27987DE7D20A7CC1D +:204C80004063B0F30E0FFD4D3D01E2498857B891CF625FE02CFD327799A0B36829F6246598 +:204CA000020CAE3CDC3CA826BEBB2A25D697408EE031F3606FBED9AB3AA8922D1EBD68AD6D +:204CC000C392D9BEFC65799351C11F51CBDDEEBF4B551ECCA3AF20F8DCEACE566C64E4DB37 +:204CE0006D1485F5F8F95BDF3918791B0135EDA99EC38338149520CFD6A51379748191415B +:204D0000AFA52B9BD8F99467CA53C913E49F6BA7808213ABAC7BE6E15226D3E522DF80B10F +:204D2000399BDB7E5691B1844F276FBBDE2210A32AFF695594B66681BBA0DA30341C09D130 +:204D4000615D25BECC1DCE4BE0CF7CA08E0BC7A32CD2278945E75FFA600B7141870C8B462E +:204D600097E4B311B5B6A7EF339CAD1168CACEB2F2CB14ACA823C0945BB020E433BBCDB49A +:204D800071A4EA873436BB280978F734074D708A0B6B93210F04C6D22EDC1C0E441EBB0719 +:204DA0001CB670BC1D44B72072E7E98F56FE1F7F624B553ADF826A6F9E95873FF78A3C7E50 +:204DC000CE2C4A8DCF11511C9909F3474E45A6DD68F82044317A7A8781C162D0189638FEFB +:204DE000402380FEF80B88D060542984F734803A0E83776AD568756E3CE92EA1F8B57D5F22 +:204E00007450EEEBE141B127C436599FC3F73BAD8C1DA5B62A94D5D35DFCF6CB42F2928E8F +:204E2000025218A570CBEE0D1451726AD962222BA592A62C71AA1BE874520ABF3F075341D2 +:204E40002EBBB7D3A1DE7184AA74FBC027863D278281EF9C1E8B073CAECB25DAB0B4360DE8 +:204E600002FBD20D67757AA34131606995BC8764521268741C021FBEB3E7F606AD6EEB29E6 +:204E80003CEB5B2C69FF315D4ABE1B4E4F84988C404E558A76EC80B1F8E5B7E2A624258B16 +:204EA000E521116CA4DC07E928EE948B47615B93BC85573A7EB6F2630F6BE5D42D47C00A68 +:204EC000CDA9FB70438BCC58C0A03CDD74B6F45DAAE05CD1640F035DB11FC08CE5DA5C2129 +:204EE000BBCF88FD605B213C46DED0585642827E34B86A2EAE2889EC4D649A8302BA53817A +:204F00004D20C06D0ED057ED700CB07E8B6761042CB45BC3AEECD82D6DB2DB04D0202C4FCE +:204F2000D585F75857F0366E3F3F3968D4FD320302D90AA3DED4367E73B67C3635B8F29C74 +:204F4000D237B32C40E6A89B205EDEC7662D44CD5D628E74B986350B28F3C1450941F5ECAD +:204F6000688F983D79E2DA0C9A9893654C0EC50F43BD80D419AD2F9109B5BD6EFCA236072E +:204F8000103FE604BEBD915E8E6F8C30BCF46CA28AB382DF8CD03913630A73F7963CE5B96A +:204FA0006A1E49F16169DCE559C9269B4C86667190C9AFB9CD8CC83699B26DFBEA7CD4888B +:204FC0002CCE8E9E717EEB3DA99253FC6065C1F159A772231F1FF1C7621BC5D5BC24D4A796 +:204FE00091B3A678F4B77AE27FDA9F00DB8C8CA4340484DB442245BC68400E1B381823E691 +:20500000CDA56306F1623DC30760908E1D21F64F610A66AB52E5684C606AD3F29B5EFA5B16 +:2050200030917C5F6DBB6F0DB65BCC68A4423F6E865F62E8AD91F1C97F325BAF6DA15AAE60 +:205040002E711BE68009E2F7C539D394E8427E4AB0249B1A563BCC4D4DCCF4FB1C7AFC42E8 +:20506000606323B871E76A97EDF12E9886402BDAE12E863A0925DFF9DE8965A7AE033AF5A2 +:20508000138C891ABD4C68B5E7CAE25767284ECB94A8896F41EFFEC7A5A15139CC04119CA0 +:2050A0006203849C8625FB81DA97201EF204E39207144B4EB30DA8BD5383E31B8A85D0D2CC +:2050C0009FAEFF63F76A43CEEA083B6CA6848DA6DAECC02F07B31FB74E2F0E2478E436BE75 +:2050E0000D7419445F5F2B51A9826526175493A9308D8DDA56B9E2F261492964E102ED929B +:20510000905CB8FAE98BDE482DF20253BAFDA1C25D6BEB8CEA92509AEBEE18217169A16C2B +:205120005459C72A64807D0B02CC762FE29B3530A000B95C1A3EF9E6F30BDA11B9CEFCD3E5 +:2051400085C47785359B5DDEA73DCB258B073CB9B0B93E170ACEA35FF9DE03975BB8372031 +:205160003706D7FCF6DDDFA99E45DE81FF6C19613EC55DC2742032922BA91004E70F07F846 +:2051800068A646D1051AC8F992FB7D89C6B3E568323D851BD081A96A212904518553342C67 +:2051A0005C40BAD5C6A4DCE67CF6DDC38D57DBA00AD54467A5B1347FCDF36D53A47A611B7A +:2051C0002F24A0D383419AE9716A18B944004CB24DBD94AE8E1956BB7D8C6DD64AAF94B443 +:2051E0003E6803A4834E2E99E02D052036134FD159E279BCFD2A6AAB0CB4C4B28D1CCFA82D +:205200000BAF9D11EAC53438AA7EA3CE7916F00DA38AF5B7F914FA3D6D002C7D37192BF444 +:20522000E14785382BCA3F519B1592F2D001E9BB2EE55941406BA6FF44519DA48B1BBB76B1 +:20524000FB3E7CAF872597C3BBAD7A7AEE53D5F2A2AAEDC0417937D9E63ADE1FC2145887EB +:20526000BEB1BA4B49EA81541F5C0DCDD8C7F80FF79A768683DC13CD443444623FA4F2DF19 +:2052800083734E27235B1BF5E5B77BE71654398A4BF00C794633CFF9BE69A329AB684CF6A1 +:2052A00010CF2A2D53613CF5A15306968AE8D513723DE48EB860CBB49C1226BE34515117B2 +:2052C0003612BDC6F760912DDB997B951FD1D77F2F7C0E3519C44341B471AFF23C24BB8C68 +:2052E00044D28CFDB76765601F79400A6EFA8EF589ED842DAA8018A3644B4432383136345B +:205300001404C0D5BF5A968AE53AFB107913ACB49221FE0078BA73508BAA1CA391D6117F00 +:2053200060D1598C8000D0CB217817E24BBDEB6676DB90430F9B9CB88FED10D332003DF869 +:205340005C8AF5389B0FE6CB6C63787B977E88B7F937480CBC1FEDC08C6C8ED20057EA81A3 +:2053600073CFAE60035232266F8D80664F3E29FC83F0A1BE1CE02540F2E241BAD05BAC5E65 +:20538000D6EC24DFF0FC144F6841D3FCA8DE58096B3610360060620F897837E8AA3815DAF1 +:2053A000E6C4527F3BA64B08BF7170A12E0E405F35766C8C916E35ACC9C2FAD6C947D4ABB5 +:2053C0009D86CFC56721CD0B7556AF5CA7A12B50044D202B05EDB46AEC9FB994EFC673FC75 +:2053E000A3E0DA0FACEBAA00651CEE7BC98BA2E3BBC2F5A8DD352480F44D1313F4FEF01311 +:205400001F504F291F20667CAC65D7C6500EEF3AA8466D69C7DAB52650B3C564C713DA41EE +:205420004CD1D5D52FFADD4328EDA863428BF1344CA48488F4813A6D43B5D8DC216BA26BED +:20544000EC0714A6D25B86C3C66B1A656ED5A2B4639C5BF80B1A3AFEA191163B91FDA11D62 +:20546000480888DEEC36974AFE2C457D721DC73B0BB1A0D1C46D5390B0AAADABB61121C754 +:205480003A15686EB29C6272E8FAD06276303BCE8F505EA555A16EC0295AE12F8366F3EF9E +:2054A0002247BC85F074B2EC37EF3375656A2845D14A14CD25227668CCBE7F71CDF8D647B9 +:2054C000871396DA3ECE3E517411D06ABAF0E86E4B30A657116F9EF6480D872EAA03188885 +:2054E0004B8AC0C55D7AD71F782FF8C8CB8B72C7E94155BA258B867D5999FC17B08E0B88CD +:205500001B33877E73A08BA493D48CCA07982996C8F9A4A87EA66446BC27DEDA339C1EDB9D +:20552000B38CED760F8F604FCDC853314674A48C02F2F7A18733815F466D3AEDAFD56A5A31 +:20554000BAF8D9F8BC40FC17D0A968C58DCCDDA9A26EFC10FC98E5FF8E4CB5FE219DB2CDD6 +:20556000C34D025E401CF3DF304DCDB1DA9E4BB308EDB51875DD85185A7E484E2C60AD7B49 +:20558000E10AAAD5B942BEA721F48F3C4FB4838C6B001B8808C064DB05D735A03E35227F75 +:2055A000AF439B0366FC4A522CE53AC11C7AA14CFD53E422C836A323FDF3FEA805D137DE33 +:2055C000D20FB12F5B44A696866D63B1BD29836A5BB135D9802E41DC3A76CE4910ECB84CA9 +:2055E00033657A90591037240A6A38C3C6EDEAD871A3A4BC587864837A7AFCB6FA725ED9ED +:20560000E509818B450FE54CB88E02AB52C8608842DE001B1F9EFF724C8F852C64DD5F9EE3 +:20562000CDE74CA0AA1CFE4E5DF1E5881408BE9FE4F3313EECAA4090AAB461916E5D46D5A2 +:20564000D7DCC055F3D7624213E5A23391479A5886CC05301B41CC98BAE0AA16B09002B3E7 +:205660007D6449560BE51A6818B32FF5CBFC82EEFEAAAA53D0DE337F4CFBF499BA28C4C1D2 +:20568000EAD286A055B25F427A8A2CEB4A6F20108D957F6EC9193C7E4EB48552A00BD88DE8 +:2056A0002F617D2E27518C0DF35CF3EAE74A674CEBCD47B7D90FB2A9F1D5A8C54E2A5E2963 +:2056C0006D9A867718B9F2417849C83814ADF3EAEA737DDCF5FEDC107A0E1ADA3B283B7B39 +:2056E000A662FC228CADFC9C0A16F3A4693A1F6EB41D9AAC3AF848143BA2101F238622331D +:20570000F2F87738DF9179476139EDB5CFD7692B6401ED054DE83200BA4D5BB421DF8AA943 +:20572000426628F04148B8BBC9C086315B65472E2274CCE8FBE11F97CF97AEFD4E7E23BD9F +:2057400001C259F1F1DE973935908172D2C67556D10CD3B61A7698CC5E5DFB16383D5B612B +:2057600030C97A9605B2E9E2718DD03DD8611828E8F0AC6CE47587E065F5CB4CE670F86249 +:205780001136ED5C41B9B3C0CA060A723DC75B0444C6A36D5139005682D9A1A0146BA43B69 +:2057A0008625B2FAC00CA7239E02F21E4DD86CAF8CBAEB1F12EEB90192DE932E36080D8AFC +:2057C000CBEE919D53679F4F07F9DF69D0C61C98D7F07687B31F13550BADDD1DC401BAEE8B +:2057E000B691138DF19EF71267348CF0F3D58FFE414E60DCB1BC5F33254F0696D338D71EE4 +:205800000DD798A4CB6B7A0189B25F7077B819E3A12018B492915BEED5FCC4BCD5477BBAE7 +:205820001708AEC9BE0E336B9FF21D412E86A200474F167DDFDAA39B260EF7DA21F97886E6 +:20584000724F6B6785B0330D3627706F4778F31F49759F03499E1991F4FB4D7B5AB10CB1C3 +:205860006FB7CB48752A95721498E8FF28FFECCE2939D2929E187242DF7F1134454DAFD4ED +:205880002F3F24C37F4A86058C9C0F91D0497A4BA1C85B3903DAFF3C4AD12A78CFE0735B6A +:2058A000C4D56A142C58C8D59B20541E87A2FC858093FE9C48DEFC8500371B8A95FFB3F171 +:2058C0001F1001F8AC91A5FE0C018B4710AD82E81CA1DA0BB70225FB226244CC6F03B62A59 +:2058E0001230E7E79C3445262588D6DB2C06D0BBE196F96B8887BC89FDD69CB8BEC3E5196D +:20590000B7C714A054BCAB5B204FDB0ECD7F0176FCF2DD6C1B77CCA8BA31FDEE3F19C6A251 +:205920004A84DDB5531036ACD0967F456F8DD67EEB85E577949BB6B32B3689A55324302688 +:20594000A3FD9C877FD64E4E3B3E431DA9CFCC6BEFC3A5CDE7DBB66BD740B8512803A99779 +:2059600005B9B6B7D6AE5367AA697DE703D07CBE82D6932CF505B949166C362369215E93D1 +:20598000974EB0D6D3561F35B4EAA55968741AF0BBCE249D3FCD320E73DB1BE99D5BFF7648 +:2059A000A076F7F8AB75EA06A30EE68D5631C2F6C30D1A3F8361B4DC177C60A9F134E741E9 +:2059C000E1449D75B454BE766072A7F77F3EA346C8F768B675F5802B57A4B0A2AD4D784B42 +:2059E0006EEA5FB905C6E54317EDC38852E464A99E81A07432D548840A1182BE39A8E4424A +:205A000054739B28EF8557CDFAF7DED40B2668888F6193110B62F0F8B89240C74AEE0DF829 +:205A2000BBE32EF95D9EAAE96F0AEEBB4F9B7880453E25A64E0B5387783E587C63AF9C6DE9 +:205A4000C0C48DE46900F1264EC37C7BD90E94CC8286B7CB949235D9D25BC3F7D53746A3E8 +:205A60000D572AD4C79F2D6942E21E4FB459AB0562CEA0B2C6EF0E220D3C2AF69946C6C144 +:205A80005479612B1170E8A5659DE542A2217647FC24C7E84CFAC5E58CFC219D3B185FCC73 +:205AA0006FF87A669F58E991EDBA149DE6B92DF20B8221615256FFA73A552C9E897A770BDD +:205AC000286199EB1C6D2D1A164CBAE328F96002C8F26A37167701D8D164EC8F8F2285B808 +:205AE0002BF927DC8BFD59083ABEBAB1BB684094541241E42A3CD612404CFC504AC6D97C26 +:205B0000CC2FF4B9A7E0FC7F03B81E730836EAF72CF3BDEA44AEC7BD3B6E8183130E2C0436 +:205B20009D8243CEA15568CBF87CC871451C9CFB69FBD7905475C93E14C1AB56A19C4F7FEB +:205B40000142D7B5274399DFC635C463C711B4B773F73C14A52270363BE3B340A8FC7DAF27 +:205B60001AB884C428EF4C0DB843172E623CE5F195E5508515D22B6A178B71C2A60A889976 +:205B80007B20FBF497FC70F7FDBA7DE0356ABAC8CFF40CC63708A0D8E6DC6ED5515ABF3B56 +:205BA000676574E000D44134FD71D4CF16C46DBEE9FF25D7D4351E4F36F2BAB7C532F04C40 +:205BC0000EFAFA34FDA06ADAAF915497555E7ED1FB08F76170C2F949634FAA153B2A78C4A0 +:205BE000B1739F33FC3F40B484711AA8190ED723E840C2A8B68B07604168E35009F9FEADE5 +:205C0000447E1DA75D114F5216CA2FBF38593F4C3ABCE907A4C122E4C0CAD8C8BF7DEFEA75 +:205C2000DE1487CA50D5CBDD1484DA2B97238C32CC249AC48EE9C4802ABB9BACC9F4CA8003 +:205C4000CF5FA70D5E9407D975173AD03B6C35F66DB06A959DDF7E2B5A460EEC429F23E267 +:205C60002CDBB8023F2AAD3E2CCB56BEF5BB7E9E80308206AB983AA27D2BA0B900AA91683D +:205C80006A92F3E48A140EAE69460BCE413DFCBD9CF11E259B7AF2CEFF280F22F17BADE022 +:205CA0002FB5EDDA0866F4C45E2BA782F58C4AE6373D39F7B672241DEA3E613738AB4B8F26 +:205CC0009BA3755F831AE8EC3DD2F01FBEBD64CEA738B56D4E19B112BB275C7F23296F577C +:205CE0002421293C28EFF5D4935B4538F1D9118B8E3B5A299E4AD3D8E1D92AE6F7F9241775 +:205D0000DE00220415681C6009D7D3E56980C9548984AE8A0858F0761A9E128D5327DD1B14 +:205D200061D8F1BAEDFA774CD158BF84C1FDEFDC3EF069BD6E415A856FCC368AF454FE9A23 +:205D40009C999C617C3EC03903962123061C66F469769E03598690263225C6B378B3E4BD54 +:205D6000CEA8933A44CC16552E5FB6675E5A808840E850AFB145F5CAD23CDFC25330537D1D +:205D80005F239E1D2C55B6FEB0A197A9FAC4A01A8FD9706D9A003DFA4EC548F2DEE2D7DFAF +:205DA000D975A4D6EDB19B8350B0A4F0F97B3428337F87C249E021E0C7397D8A4CE5E28B31 +:205DC0006283C07F7889D970EB19C7C037CF2C77972D07A3095129DF8B1AE78386C84DD2D5 +:205DE000FF227601A3D1196EA62642C800FAF8AE966429A248A9547F8013161F5294C04261 +:205E00007B9C274BAFB40BEB49FAB22D4A0D1775377D4CCA1A60B4BB059226214BFA39008C +:205E200069BC30E688DDBE678F60D508A3998916E602E66CED87F090B710B1DB65B6EF1D4E +:205E40002151F0AF918AD40847A50F660A6DE9962FBADA3103ECD35B82D2078087563B518E +:205E6000D0F30FB9CE1172E3D57FC1E504CB62963B3D1F49393497A5A43564DC7D8F0E9D49 +:205E8000E04185D9A90EA1FDA47FD22CA00F909414AE8965F362D7AEF00F3096266461CA36 +:205EA0002AB7CE9743F44F2ABD941CEC56E0480558BFB4EA5CCAE1730262A94C51B1BF0FB8 +:205EC0009E5F947477DB556C9511D4CD530363176EEDF02BBF8015D83F916623C0344FFC59 +:205EE000AEBA0C9A347F85186E7B17D86A9CEE14689B23BA8A4131F148055A42CF9B96129C +:205F0000A8213BF3B5364488EA164E85097289D60B250FB4A6841A8243F5112DAFA3C8CF0E +:205F20000194C8538B7AAF95BCF0E838F9EECDA7D81061CA357C92D08B20C10260C6B202D3 +:205F4000394787681ED4D7B07DF9687C69A4B98DF3D195285820B40E3ACDDCF577C641BBE0 +:205F600017458BF2D777E2B0E81076AA56583D88B72D8135A7D48B91584AC9656BE2A213DA +:205F8000680DEC552AA57C59704D14EE9A704EAFFDE097CAF368E04F0E37823A2E23BDFA10 +:205FA000C4B74987705CA05B939B833A80EEEA32060565FE2215E583590BA8F6DDA0DE19D7 +:205FC000D8105171C489B4BAF8067D0BB3096F694D15D6FE348739B719BBB6E62DD1487239 +:205FE0001C12D1721F88A679283D5501C00DCA8F647C6B93D7E103A8F88776F2BFBE3C1197 +:20600000A07DA71AA8B95BE7B36089CB1B8B93355196623D40C1E9037C59CB09C6210A1409 +:20602000504EC5160B5DB2DDFAFFEE8E3C3F2A6DF64EB076C452CD122F061A85D0D3D15171 +:20604000F1E57BA854FC6049D5E41C169C2B47F457452FD48A7E9178F0A061B8A6546F3C63 +:20606000461B6F8CCDA8A7FF3CE2752FB897F966093F38921E40C5D719456BEDC97008C175 +:20608000E8CACC182013CBF14BA3F3C88F5FDBEE5B783E3E17A0640A3DBCC166C3097A0B36 +:2060A0004813F309FDB08AD116F38C4BC8CB1658E60BD0841B9E001A8638DBB4EF00493BC8 +:2060C000A66751D121D6D61F709DC9C869159420B8D10E6BDB310CE38FD60F419A551359C8 +:2060E000241A961D99C3799AC6B57DF815115E8CDC7564C9971643E75D89466258549C9A7B +:20610000DB7A4DB203774CD7141918B7B8D2A89F48A7BB22CFD897A14026C2E682302C2FFB +:206120000B0313522FCAD0C10C2BF35918625BEACFD43A6BEE836F9D37B886DC2132BF31C7 +:20614000AEE10C90CB1BBA1C9C54569615BB5AA80044329E36B8E7A8A81CAE58E0004A4BDA +:206160000657DEEF5BCDC7FB369899F2AABB23884F00EBC18CB85D97E5EC0978EAA0D707B5 +:20618000DE539E4556A5C00ECAA2F9B49B95E79755DC0FFC57A451B05C5C6CD4FEB7321034 +:2061A0002AE5F823FE6A507BB85F2107A53ECBE49005DDC8AF6F9C59BB364E07D1C5522C0A +:2061C000CCDD5E1D89A1B0767B035967418DF9BDF6DE4527CACDEBA687322EEFC5A6284D6B +:2061E000E80776D283462DCFC95110187147BE626AF21C74D3B25502D51A03B2FB7C590D40 +:20620000A637FBCAF74314BB049E1A09D3639F373CFD1AFA79E09975D5B9644FC9E36F876B +:20622000B02A599DE32B5963ED2C913B50E8A3ADDAEB575E8664B4F4F5CFCED290E2252B25 +:2062400016C0C82298A2D344EFD2B69BC99457ED1FB28C1C9EB269540402B4E7482C138349 +:20626000BEECE0516E6166EF53BB129F309180117B2575544A9D1C82D6E4FDDAA466A09F46 +:206280001D345A02601711BC73A3204DB4DB5692E69E1FE179668CA07210072659EF6C1B06 +:2062A0004D69D971079946ACCB8E7680FD99685BD86DF4E6FCC0463000453E7683B624B34A +:2062C00011431B6AA7060B40370CDCEDE90709AD6A1390930A129E7E01F1AB9EF627A967FB +:2062E0002FFD9B1B440A75D97A0636B31A52FF1D53FF9E02FDA3F7C3876E5B14BA58C008A5 +:20630000514BBBA07A94117230A12E105965C9D6F35FD9E8A0576B9F95E59F2C2C7AC7FFC4 +:206320001EA95F57A216CA29A8F6108FB16E38D9F143F5A6D3B27926A78F971A9A8B16466D +:206340008E0687ADDC18F266CFE88A4E5E3421225C5693C423F4632AAC62A23D44C187E1BE +:20636000F6A6954363CB6F471E2A17DF6B05B1CCFBBCF8CF059CCBBEAECF3A610724060D9C +:206380000F80238A285EFEC01B7BB7E9146BE053E58A5AEC862CA210CD986EA713E32C0FD1 +:2063A000EBE548729F43C72B57B5E3A5F03FE37060364A4E9A457600C653158132DE52D8FD +:2063C000FD4EB688B9DC56C33162BB889C1F17BD88BCB33D529A169F5818E099BE60BA5833 +:2063E000CA90AE375DAB1172AAAE639EDB5F57A91AD0921B5C903D994672DB7ED958425112 +:20640000C1C187E918F6FA6FB4B76C5CCF7DF53C85BE3192822D767E92EEDE6180FBD59219 +:20642000CA7FB1A76BA025CBE4AD83BE3005ECFB3559243D781A38F823D6EE4D0714E22AC6 +:20644000602665CBBF0022A6120EED00C9E04512F9A7196B9DD71E979E7029CFD09C4A8861 +:206460002FF23D54DAC62316BDB5E7E23B5B3AB2CBBDAD89FB145D3299B223927B2BBCEE28 +:20648000190F102BD61C3AE4F0C48DA714B628379D1450B982E7A5030A341BC12D478FFA96 +:2064A00095E7E96F29FCCA7098F593BB3CF59C331C885285CDAF0937091468A58BA9330501 +:2064C00087D6C8B6809A32F60892563296D03631809C89291ECA2892BC06CFD5598C33E8DA +:2064E000A56674791FD86FB098416702546A442302602D4969599CAD2C01C7D2BDF3A6B474 +:20650000293888A56C25DFD780E87DF3FA902DADA4557EE1507836BECD72D69672FB70D3FB +:20652000AFED53B538BF28AEA7C2F2286AD26EDFEBFEC3FED4EE7A76548E2D0C752342EBA2 +:206540007C0ED4D8983E9F1F4BA4A528BD57610FF13D479DCFB2A5C764F0A232F9B201A2BC +:20656000D21E10A43C2CD18FC3DAAE1DACCE6FED59D27E72CE7569406D3ED6F48D203743CE +:20658000B31FC87F8CACA8835A2B9A40E68C9EF0C7C87A138DBBF303A351D190A89D1F54B9 +:2065A00020B052CAB89931D73A37A8282987079D25EDDC5D0A316F119CD3A03F7ADE5CD524 +:2065C000795A0A530159C8A77FA8E35145D350A745A0A47865A88EA4C43B76E6448118B828 +:2065E0009284AAB88EA473DA0DE1863D7A8A6284EE15B848A43E11154F97C11996D2C76AA5 +:20660000819E1CAD79BA6BABBFA357DD404DCCFD59165B39E68807ADC8A647DD3D720A6D80 +:206620009F7234F9B640E5EE4B743F90541435A0AC4BB158AD4D6BDF4D0597DAAEF312A02E +:206640002EEE45510151E6FFB03AB58CF43AAF2073D2218B96D713E950E580EC13B91EA59F +:206660003AC46D3B71C7D7C45D366952ECD364D4FA47A14753E4A999B566C8ACEAF85FBD2D +:2066800004858F97B824584562F6BFF65F03D994CA7DAE8F80515C7247F2297F7E9C551B68 +:2066A0002FA5D7CA8FF3961EEFB525AC7AD2F61AD57236D5A6E93800D8EF8E351C1DC8BEFC +:2066C0003650D4B7C1DAA6089B5EEEB4043CE543864D39DF142F8E7B4994E3A22CBC3AB1F1 +:2066E000028C7079032F15E86BDAD7882A561EF01CA8DE1E4FEFB9348829A1B930224F002B +:20670000A26AFD232BDA2FD245133F4536E5B54F0277950D0E67C102442892717FA0850BDB +:2067200069F9160CB325E62645AE78A35F57332B810CE3CAD7875FEC72B684E8AE7A679A2F +:20674000813458BB21D18BE8C2AE70AAE7C2FF8ED09EDB03949A02E67944B377DE38D3AE6C +:206760001484E9CEEBB8B728BDEB221A495C70B04A92A56A5228CFA12AA6866CA9434A5280 +:20678000FFEDC853813B9A8BE40065C4267491803AD3DBE049FCB5FABFBCC7623769323DEA +:2067A0005AF3ED48B746BBFE5C8425D54EB30694D335818CE1F47FF4C0494D3657F581DC9A +:2067C000B6B1BC93C0CE565A5E06FEC107C5E4D30F64D4749CECA8BEC756AEB17D24F75D05 +:2067E0009531DB1F40E6BF133F6697746F13DC31D4F54E699AF50A0B3A3D21DEB7740805D0 +:206800001343C3E6F435C52E13428FD2E70771A2A65E77CE70EC4E565837FA37C78CC4097D +:206820000905DAF4156D13EF9CFDEC5492F0BC2F0A49AB44390654ACD1F61570352A0FEE89 +:20684000555CC4EC2D323C13668463010D3DAE3568FF96C8AB501F59563946B5832C0D2010 +:20686000ECF73568C15394B218B294F3CA3CA4CE23D6F4C9F50298F8D433761D962E4DE1AC +:206880009FACAFE22DA70E485FC733320E902741F2417411ED24CB2512D8B3D15BEAC3240E +:2068A000FFE18B9E14F4D81FEA0E89BA88EFC5C30B2930BE53765338BFF23AE245BD5F48AA +:2068C000B74305CC2AD85D3669E21D60CC19FDBD49EF80BA20212E1729CEEAE6E7CADE5D46 +:2068E00008D7DDDF1EAEE19547F8EBF89123AEB4902C0292CC3D0F8BD4477FB861D2F1CC4E +:2069000008807ECEF13BEA80B9D471CC818DED2200CFD84E28AABD7DDABF8398B9DB7CCA97 +:206920000487D7826324844CB2BB4463994AB1EC5DD65768F1AF62BE8A6F68A48B8241CDB6 +:20694000C6798917BB5685AE127421F839E52506887D6A49CDEED311EF149C84EF4680609D +:206960000C3580EF69898F27FE845235CE5AA00307AD74A8C987A8C7E8A0698EEE2A3CC6C3 +:206980005D183479D7D86EA12A71CA38EFEAF60EB10BB59125282DCF46A91DABAEED393C8B +:2069A0006D330B67A6EDC338AC5DC2CD8DDFF5266DEA7E260E2506ACAEC7D7DEC5CB72C04C +:2069C00008DFC89252574377E7A1E6FAB56AB48DCB29F2078036A74D36C65850DCCE2DA792 +:2069E0007E4B1CEC8274A2298D5A543CF11F4DB23432F5C5FC2E7CC6011C831A4EFBA8AC9C +:206A0000594D1B3AED57056CF263257A37ECFDB1E44AA5E8AA054D34D5B11DC1A28993AD47 +:206A20004147973D14FCEDF67E2B0AC1A73A7C29B2B830084A332855915F76717D6E88081F +:206A40003C57E21C63D436114212C58E3F55A012BC3C776B7BCF5878832F593114CD52DBFC +:206A6000709E587639D04C3A3AA8A699EF68F9C80AA6C4EC0CBDE243D0532DF9D41D5C1A74 +:206A8000C43B9B501EAD4FCC742A2A95107BE99BF62E9FB5BE26E90D77E76CBB4B6B95E1B7 +:206AA000F0F9079A41AB13FBB40DDB11FD9F3B8F2DD6E60B379DCA9C8AB6ABFF5975CB5C32 +:206AC0008ACAA67C8915524F834A67B609FB7D846BB96298D1D6A5A69D2C7C0A423AA1FB9B +:206AE0001DBE1F5F56B8F2B603A35E2B616C7A8B576C8BAC8E29B89B2831EED2428977C85F +:206B0000EC29CE536FADE246674F500553ED1055AC0F34168D3B9CAF04707D4020C767367E +:206B2000F471618E5B8FCC57574471468461A4C2100ABF17E1795F148DC78C8550401D1C6C +:206B40008A86F63DF944897930745838B8040C8C9B738AC98297E98C2B1AD577DC7E25F339 +:206B600052BE0A33669722439452D6EF06B8E3CD0C2BF928E2EE8B803C844AE7D1DF7245C2 +:206B8000BE833CB861069A4CC52C7D4D8C093604F3A15DF9CA52DE819583AB3F06ABA49D90 +:206BA0007D31225A2FCF26D9285C4401B135E8BA2305FE0D47B7BBA36CE571548BD9BB6A2F +:206BC00024B6254E520121C1CB555DDF7C22A243D560A6E9D720AF6FC861FDCE327F462769 +:206BE0001DA8C3BD36B97274D0D99F27A4F085B13B3846C97C8CC73CCA3DA727F27FDE5140 +:206C0000499F1B6A3C1E134D9076C81CAC72A5D39651207A56382F59B204BE1ED26A318CAB +:206C200076B341082954E56DEF181906360BB2561FC6F22E8F8D7D190E10A09329CCE53A88 +:206C4000DDF6A4959969C49D9EF5561F8975319DC5B63AD8D7DE84914D6359F8233A956146 +:206C6000D4589C12663EF3BBD62FE01453B17535E994337FEDABC4268AAB53F052EA1FD0ED +:206C80005E535280D33426017FDBDD3EF8BFAE3E39B574567DBE4DFE4E807CFFD35BF5CDB4 +:206CA00042126E3C3F36891A8C42E4069ED901982AD8AC6F385F3E9ED6BCC7085B8D6410A9 +:206CC0001F4C10AE216E6A6A8AC9027F4BEFB70B56EE9DC041AA892C2833C0DD13E13A5B96 +:206CE000CC58B78E7F2DEA9041E481ABACD9CF11472E5FA2195F23856CF44922B161AEFA34 +:206D0000E40D5A534A27890321EDFF16A1767E3902D746AB80C0F56722860FEB1FA0065CBE +:206D20003C4EB82E27C6705B235940EBB431CB3B298063857A93B90A9D8804905AAB0A541C +:206D400006600C6B8C94C7C06142C3E5879B794A6AA82C28E33AA4ED21D8D092A876248B43 +:206D600082E1E09744598ABB48FB407E10E0EBB0819EA17E1856CE298C3FDCBEEEE8117468 +:206D80000D149D086A0AA8408110117D0A6CB47E19868D2FEA975AE3385D364CFF2978DE5C +:206DA000443CF8AEFE474D2E34B444AB06779F14E45078F65B292F1600AEFC1DA7808AE51E +:206DC000BD5511774ACF34498D0B3385F81FD682D0B81C56534A4220C843FA1279A8097614 +:206DE000B45DA8B4267A7F3C207BA6A1D1C003C3AB0F368272BBFB496169CE3D30CC54C0CA +:206E0000552978EF2CB804620F9211D68833A63E5B550F379D383EB0FD796DCE57887DDD79 +:206E2000FB9C1EEB7E6D9E4490B9EB6B818571EBC8EB0239F72ABD4B2D425123054AD63D88 +:206E4000417137AF2165936965516A1A0BF2F80E43FC20E3A3ADACFF9431C20A786653E7F5 +:206E6000068670D65522A02AF4AFCF1DE69F5329CB3DAD82E63DADCA902B980E34A32075D1 +:206E8000BDB1D9825B17B30E077FB17706818D1029BD72725935A253C8F8A9F49C61152C3C +:206EA0008FB92830EE6B0B6AEB5C6FED82DEB75597E8C1921CA8DD356A335DDE962319A063 +:206EC000986034076E1D9704A1585B60C9659A9E9F30560E8AB01DA43E607107048EA6B310 +:206EE0006D4A259470CC3E3C5D0EA39F87EDE373ECD8673026D0E2224C79700E206CF10FD1 +:206F0000A8E46BADE0AF4A685B75FCEF712C03CFE7D1205523A4C120BB7B27C0D7C3A89C92 +:206F20003FD641A5BC906A9E5C32393680348C4C1EBA9EB738F6D4EC7D676D4A90B30C7103 +:206F4000DF21CAEDCE8B9C0E1064C6E4608DAB90AAB829E06D7230779A97765C80BDB95DEA +:206F6000E411BFCA131E69B80B31B030066981F7285E43C489C38B964C89E6963224E33A80 +:206F8000DFAFC107D20A9C2398D8D7AEC5C4D842E96312F2E852FB6C56E5E522F5E412B892 +:206FA000EF0E4E3CD2F93A9791AE58845DD8F7CD129207BB7C0E6D752AACCCD65C2C42FA8C +:206FC00039E875B2EA2DDEB913B4C0D62E5B91858C68C85E192BE981C85DA89CAEC56D2A84 +:206FE0005EB0179BF7129B38CFC778E721926D3A0CB651CCCDDBE48318AA118277EB825F20 +:20700000B705C8C23AFCBA9F53466645B7CD55481B21F7B37C75A82A94C43A060190808B59 +:20702000260EC41AAAD40D0A526EE4AD27930B06D1C13C7CAA69047604B45B6193DB400E86 +:20704000FE8C8FD8DE7F242B9E4E0BC92B54C3230A188B0F25A39CD724B51A2A36778F63BB +:207060006A88F4AD65F1555DB9CEBF8B90BBF67DA0FB4A8F22820A067F5D28390BC9931BFF +:20708000E8CB8D2252E7F7DCA0C2E6906080923577C89432C6A79CA0A950CD9EC251014E8F +:2070A00064AD738D3FA4E6FE43D26852469213DCE3C0C64700124D947679462C9338719191 +:2070C0007F8B87BAAE9DE5F23F73DE36CA56ED274D686A65AFFE50BD287569EB3FF983134C +:2070E00053579D56ABA49631BCD65958DA39DA7A9291CF3E870F0167ACE1529155662CAA04 +:20710000A64549E2C525E047366865FF3A8757B2524660AF6A1B89BC52E56BDB96C5D06BF8 +:20712000683B399DB69C9968675CEABF3FCB052546DE74D3030371B655552E60954B5400DF +:2071400091092B87DD559992E83686E06E2FFD331E4C163F294E515CF33BEA3929E9C57BAF +:20716000DCDFC62E692D296DD37A0F986D37D11FAADB0D30B41995EA0152FAAB3A4EC33625 +:20718000610EA71705A9A3529248EEF55076F15DF92F95266F4B8B9D9029121F1C5652CF0C +:2071A000CC3D884EDFD429D93F09BA312B2D0F97AFBB57871EB1C24C35139226CF96444EEE +:2071C000810E3ADE6CA2841B9A73D7BC7796348A4A46567CD84E90AD4D7A925BFDBCAEDE32 +:2071E00088A5DBE9471F0C74B0C1863567B5AF2D2074AA58B2B314C3734104AE6EEF2005DA +:207200002AC16293551067B8FFDA35C3D91CD06AAB94C9AEA8E1B6AE85564C4B989D8A4BEB +:207220006B2DE32C90C1985B344013E7AAED913EE42B994E6BB6F98FA505DC9A2EF9022E79 +:20724000F9E40DD004CD79A1B60B4B2A63B519DEC2A1D44041BE3FA2310A7DE63CFD1FA354 +:2072600035C1D14762D2340B90A45007193CC4A997F99690C0019895577E69A4F428CD0EC3 +:207280002CC493C9A0EE12EAC6D12A28B2EBCE07D001569B1BEFED90955EFA017EE2011C09 +:2072A00044A7E2E774DE8903FC5FE590A27DDB885882E6271FE1E95A41CE358942405262BD +:2072C000FB8E7D7CE604DC77B7F6C0CBB5785F29511AA481A89145A71EE8C95BD13406A078 +:2072E000D9BC8EE6E788B3C1FDC5EE7B65A2AD5A4C21DABA69DFB078610C3A90BF9F1F2C18 +:20730000209264DD2CBEA21881388DB243DDDDC5A853371353941803B72D8FD9CA5CE2F38E +:20732000E61CE5E9B2F16A166DC10EC9D79AEC5092C0F0C0EB4B47DF11B635E495A9EDF44B +:207340004F1799CE269C90EC79F8F83EE6D0BE6C7E047B0E766E32CD930E12BC72146198BF +:20736000001E55554908BE08DC8A5BEDA88D2D4693360A099985C438B3263C21136AD94511 +:207380008C1A5DE805B1C0718A42701B05D7D27622E73BAF561D70B11411FE035117E86142 +:2073A0007724505C71D66FC32056013D82438F2CA4D8E3C6704A8154A93F46F9432D951CDD +:2073C000B506280D28ACEEC8B0EB75C9C9A1BC9D5C5E876EE5174EA6F52E63433A845BA373 +:2073E000720C182671FB780E856FD13BBA0BD4349B53310A27AA71FD9E09436D0A74BEE037 +:20740000BB30AE6FC90518570A7BB5E7C8DF7C63286B57116FD1B003C96C542964E7F51D83 +:20742000E06492D1EDA10BE3344BACC4209EAAFD2E3B8326123DE5D38FFDDA66CD0978ACF6 +:2074400000D7B6E9AA2020DE42AD4AA1C2E3F0D409CBE7E832DC169B52930162BA49A7EA6D +:20746000A54AD6C62A1D65CAC385EC2ED6A75A60BACE88FF255F7F77F9A40CE22B6DA4031F +:207480004D6652085CB3C2807BD3FC3DFB8AE61D11BE8BD7A06421CA0B6F3DCAB39358F050 +:2074A000675E2DD2EAAE4724FAE447CB2DA41F66CB1CEB0D610B1E8FAF55CEB4E4E4C307AF +:2074C000C62D26CC774B0672686A4BAE274DAFA008EA585F7106C42A25824527ADB2318DC1 +:2074E0000FCED2EC1CDCFE92DE9F02B32C4260DCC67D7A076E28CAF74CF6F6861FC4903110 +:207500004E16A09E121591248968375B700CA116BAFEDA875C2AB7DE9931BBCFD07C2B47F1 +:20752000959C8DE531BC8C0B363FBC5CA2B5E9AF55742EC8D19D8C76C06183F869D26B8EA9 +:2075400041F8676FB544887B76CF8621584F63175F18D76E50C7AD187BD10B82495A591B8B +:2075600054092290FBC6CC4B04B301253251A306B638ACB6FFEE336645A7CB0F2ACDEAF2AC +:207580008952BC4366CFA0F60EFB48B62783FD554EDAC9BC0007BD1052EAC10EA3279D143C +:2075A00072D8BEE1CE266FACE7946AFC262A40F466EDC1DE3AFBDA2AF70A743C730B2C2EBA +:2075C000753F27BF8445E3D476011FAA539DCD174695B383AF88227E51B2E8F56BA3E9F9C5 +:2075E0008B6854084B84DAA9A441EAE2B1AF166CA39816B9B7C7E4DAFA9386CDBFE8F9D4BD +:2076000026F3085C00A7B81EDF9F26F90615CA72268C3D6FA3B5D195932D09E4CF91DA0F6A +:207620004CB425EF6442A193E0116B3C025BCCFF53E54622F3B569B31B1E2892F866D7818F +:207640004D9D672B40C21AD6FCEE47A0F2AE06EF72F3C075DFAB5C71333774E862E68419BA +:207660006D0FC0D59DF56686B5ED2EBC5C2B58196536BD357E57A8B5573D186EBAC240ACB6 +:20768000320A93071B62FC229E157B09979EDFC5A11841B4CE7F20303F783E6CBFCDD291CE +:2076A00028A0C2FF41F89F96D33C87428F9DD48A9161DCA989B0C058D0D90B01873222DB3E +:2076C000671DBA2DEE16280B928CB9309CAAB77CA5732661BDABE63B17C498E5C29DF5F0C4 +:2076E000E4CF62B3B387A2A902AED4F490699B66CBD216B749E2B9CFA8D7A8248AAD976035 +:2077000001EEB24095379162FB1306789808B9AEFE9E5155E30999317ABE755550E740A61F +:207720007FF982C828DD71D2531B671F2D74FC049478D6929CDA660A6BE825C45834307EDA +:20774000F06FBED06A6034213092055D652762C495DDDB76C4DDC5F80EAF54A30B53B89AC2 +:207760005BA30AA01829843A7B61B11DD36AAF2C1CA3CFEC5D52D947B7AA9FD6F75F556C6A +:20778000505B092D68D601DACA15B97B454C6635E518B10BA4D08F8542C37EAC5E21494434 +:2077A0009E1E0F0C34B902D8859329BA654C95598C16ADF6B992069F8D07A70EEF1C1BD815 +:2077C000BB5E6C6071D1D931C1A5B5AE4D9A40F8E21F25721A6B76A0C7C1A60D481FD524C2 +:2077E000A99A74C4E26C77D53F6D1CACEC11F1967DCB520FEA5AB31D543D3C88F6F978BF44 +:207800002A893D6F6427AF310897B8D12A70E3D55A750EF4EBB7DC6BA216F692861E11E88D +:207820003F828411615498717301E45FABE5ACD4E5BD10E8CD228DF52C84D6F33C57A47141 +:207840004269E2D8F57357F7C85B32EE6EA480C5A8F0A2FB01234C3B4BCDF361584D3B5AED +:20786000AF513B3A647CE5E73E533118626B0A217BE4B26B796884A5DCAF8AE3FB6990BEE5 +:207880007D461874187F0C2D652298D853EC06D232C691FFC3008A45CB69BAD4DEF984EC98 +:2078A000612CF885B3CEE138CFDE4010E5F432C17B561D60CBFB5A45BC211E401975C326F6 +:2078C0005E3C86086CE44295D6DEF700853C0076D22B4F6537BCCBAE0F7D3CECDF81425FA5 +:2078E000BD0999AFA4C5535001EA87A1C65A5B0DFA11B5A54EFB83C15D471F8D21BAB612EE +:207900005DAA370E689D2668E655C3D0E1C98C7CA4F5F0A27475225C8A14144D78FF732766 +:20792000780234DFB8523FD8307D0BD53A6D2E6F4239482B91C2E1EDDB1C057952629A00F6 +:207940005B87B06C84BC80C96030704AC331CE1BB75DC22E14C4F7FF83DF122D405828B88E +:207960004046F7B22C321A528A7073846A9E52F887C33DC8F58E7EAD2D66429C0D7047AEEB +:20798000ED57EFE32FC609F823E56F330B3086AFD5BF13C08E55A1D93BF8917B834A24DAF3 +:2079A00036414D76E0F90183DD15838645B40ACEB244651EE6567484D5D334AD2EC7305DAC +:2079C00047421ADF5D9969DAC0147A50D8C83914ED1210E96D0583B51CB69DC039A0FB4A72 +:2079E0007ACF75CB1FC17AB1B32E80EAAEA80A1E0F4154428608581B1BDD19D9C94ED61D4F +:207A0000C67F6B0EA7B69458585803F3FBA1DAB2900783A481D4A81D0518E0A61266369DCB +:207A20003D4F60D5DC84815E0E3D571A4776374229589D4151779D94E667BDD94E6A47FA20 +:207A40004A4887F2E588CA464BA622E14267175349404AB1DFA0D4708A2340AE188B37A437 +:207A6000F2802262DA63642FF7A4CFC55E71EBA6FFF65CBB16BFA6A0BA1063C019640C1AFA +:207A800091B402CF66514A1F058165FE967927D677C37CF7A9F642BEC9C932FB9991276FF0 +:207AA0006F368C55C174AD4F1D93B6B3B58F4F191AAC2F08EA295EA6C38502FA7ACA298500 +:207AC0007C95C80B590383BAA1BB149E2D85DF9FADA272D1517B431F9A933E979CED290572 +:207AE0006A330ABA4154916C4EB44E0E6428A0F2F2D0386F8943607CE41BA10B257D88D061 +:207B00008AAA60A3002286244127292D907388098622F246D6EBA4D5898B31E550E9651816 +:207B20001F60E09F6BBAFD54E5448C47C3340474F48AE21D6AFBA61336C639EB8EF116F323 +:207B400003795EC1B95CD22B5C2017C2234290B7C18E915B09DD348BF19A26220C7D8B258B +:207B600007FE1922144C29CAC93EAD2D2BEBCEC620B5B57E6B86F34329506D23FF7E12021E +:207B8000CCAD75965EB0D115554F712969C2F32BC6823DA280D5682463072120C745E5370B +:207BA000D1C549E1778975BB54CC3BF64FA967CFE6AB0081421EEBC8377791B334CED92143 +:207BC0004EC9FAB2CED713F31099A2A6BACE8A7953CC80CE51B6D38BBF87CA05F097C6BACD +:207BE00086E25E7A7B8B77E5E90A5A5A6604824B8318400A000FBC9040AE6AB07B8865E66F +:207C000001EFA69E756ADF4DCE72DABA62538630AE8DA0611609A3B38E905450D44550A862 +:207C2000C740F30FB5D6FB042F85EFCB267BF7F22EDBC7F217FB737151CB7A88D108386270 +:207C40001C9FBA7F1A7DFBEF52EF81867DC4FEF4C0270432D7294FFE74C95CD49E125A3E15 +:207C6000A5C81974DC3E37E7887C4964C00BFAB06A1B829833F04D7381403FDCE9D61F0E62 +:207C800021905E99C3A5F9C58396208C7573E11451C552442420DFE18CB4F84516EC71E3F1 +:207CA000A75BDAEF5FAA5A72A331689BA2B2E3CE1BC6D0E926B878884B29E6C25B57716829 +:207CC0006C2FAE60DF860EF598CEBB1FC012AF1EFF61E65F88180AEAAFE560C5605ADB4DE0 +:207CE0006BCA68768F14CB2250B4C316A0E8F03D266E2A20D3B42410B6D3FC56BE39BBDA4F +:207D0000D879B8C2D2D167C9A44A145947B8A660EB9F90365104D81C3E2A07DB3E0FA87518 +:207D2000AAC3B5A5C3EE09DBECDEDC17F27A61BF64BDF326913B477A33521A38C975181694 +:207D4000690DA7BD148584C4132DAC93781F4A41380D0986B291569B2BB357548AD4BABE60 +:207D6000B472FB28330F68A405E4CB6566A713ADA5B5CF07EA9464B581240332E5B125BE6C +:207D8000E8DB7CC06DBDEBE62B36F28B0ED84E4556AEFAF5CB4B14C689DFCF1EE06F3C4A85 +:207DA0006D3D444A179678D0B1751B24B9EDCD9B45BCDC378D806560AE28314C1B548EC02D +:207DC000F8B3AEB158D210DF1757643B98BE08140FD854C5D8AF8CBD219F45C7ED67F049D8 +:207DE000DC417E4E4A53CA5ADA8DFED5F457C761F7482AD8FA67B6224362CA67112DA412E8 +:207E000017581CAB7A866290B9D18108BDEC642F75711F6809D6E5835B0C6F448D4FC06021 +:207E2000250214468C1E8F531B2CCD7330FB7203999DF0C1918C12A92FFD5640D6CBC874B0 +:207E40000E8C61914B5027765068519A5968EDD47ACAD9E864989EC1F46F0E1C09339594E7 +:207E600019294D36588BCDCBF035313504FACB78E752EF21B258AADE696562304C07705E9A +:207E80006E910762AF5C35973CB1A9A930A69F5A976991667879D627C836E4CA479C720DA2 +:207EA00037E75E55E3635E1D093A0398D352D08F15F6D2A5582DD82E78443EE2CD397176F8 +:207EC0007AF4B107DBA1786B0DEEAC3B0D29B4D7027E7984DCF7C6C1E641BB51AC07F6299E +:207EE00058C0560DCB015693BB612F23B26DDA17072AAC62F21B459C248FF36B2F98347922 +:207F000047CB1F4203FFF44F981373C2A52445C160AB79D0D8D0EECF928BEC7DE2CB54AF0B +:207F20007EAD1354E0C364FE9FBEE2ED0F09D42BF4942E99F56CB20E8FE37A533C36D4E092 +:207F40004F32E525905D18B48892FBD951AF30406B0A4A1D3732378EE582673CD799C6191C +:207F6000F0DB05E0E79EF42EE9A7C3E469BF3FA296C4636CDE1DF8D7D0A93B394AC2B39239 +:207F8000442BCF755C0F5298EB9B24562F1DAD2845E56ED19FD0917E71DFC20BCD54BBBA1E +:207FA0002D5C20E4BFC53A873E726D646549D1EC989615E15608CFE9B2CA3A712FA1F04B97 +:207FC0005C3AEE90B5A50B0A8D94C0B339C8071625D43CDCDF97FD57F6A91349D87A91BDF6 +:207FE0003DB0147D320231DD1E3DF02D53F600A59E4BB0D918B527626F8BE5D23E26F11776 +:20800000D432C8B5F804213819B3A88BD2B5D6C5687FB03C41598B242376CD3AD6081CB3FE +:20802000A37CDE9A26348300166720091DE5ECD79C5DAC7179C3AD2F2258F4BC84081C5809 +:208040009D3F5E08FED15123D5E94C261424AE6C96D9BEDC04B7C6A64A428B0A2D4438011E +:20806000FFC4BB9F96F4284FE365F623C09E894C083C72FC4B71F05BBAC6BF07F42582C8EC +:20808000A925F07240D5C8A21F05DBF89D36800A4F819A2CEE715DFDF17F9D795C6FBA1C67 +:2080A0004694B9EEEB35D3FDF3E00316AED9151219756ACA3D8FE9094C873664CF13B0280E +:2080C000AC82421CCD5D4537732862A7C56666CC20A0B8966C8C095D1E018323A8F651E26B +:2080E000C21CD5D24630BAF1DD3B9B33FB4D79B5097475A7EDB800820B97204D3CFBFC4A32 +:20810000F7C8F085536018D0DFAC246E20FA71B3465015929BBD5D8ED56E4124663A45E147 +:208120000C6BBEAE40D26A61CA0B0DFA46E195EC1375140F5BA83D84878E85EB820F8BB338 +:2081400007C3DE7D0CD952CEE712001B6FEF7E834C9D73042309B5E02E9A8461103F4BAD6D +:2081600031B22F2436DC85EF703DB9969C810D792657D2519B5E2732A000E4083BDA7D6B29 +:2081800033DCD0CFA680F37C1D0B2DEA764CF37326FB4AB68FBAC767CC85D882B2C41B154C +:2081A000FD9A5C9DD40DC7B99BB1E8427A35231D67E1E3D9141F9A2B00F53E3A54533041E8 +:2081C0006AFAD46777E26DEE5D21E7F2DA9FFC3530D53614DBD31BC4BF46199A0948D0B0E6 +:2081E000654C24C2471CA2B96814F91E084D5C0BB178CE4330A4686F5DB0B8AFEFDD259EF3 +:208200009B5B32B7341C5DD0D05325E56233509EDBC833A5916ADAB2BDE5FA343AE53AFD2A +:208220002FD8B3C9371917E5763590286F7AE5AF892FB097960FDC27B48EA6DFAC9D746103 +:20824000F5DCC0B4818373D5ADF7859500FDE3672FC4F383A8B8C7AF4643020FAC6ACA7F50 +:20826000C575B48CA7C8F3E827A90EDE7C011E6208304601F3C1651C48127368D3D18E1C4A +:20828000B6BE816138FB0A92E5061CA9FC1152B6F976814ED3FD79860F8C092B4B7E80E9E6 +:2082A000F47ACACEE02AC3CD81780830B0319F4B2D3727B912F643BB0148B7E192107A39A2 +:2082C000ACB5E53A058BD894A7E891460E865C3F406B17B77F3FB0CED6E5224A254EABD5BE +:2082E0000AF50A53CB01E5AC5B11C70E3AAC4685F6B91BB9A2A49099A3BF5526C9CC557E9C +:20830000EF6E91F9759B1C62D9E9E642D60DB40F7BF67510B62BC893F61B3DF9638DE7D137 +:20832000C1E9B22FA1FAA1E02FE257EB77A1350E76D9ABDA3B325879C240B66EF0E3D19874 +:208340005462C1EBC563A29045AFCA773B860E2C59058CC7D2E10F3FDCA7E895426B08B812 +:208360005F900CE38528637AEE84FB37575F44AF079DFEBC95D1FEA57E27C4E87F4A9A0E1F +:20838000F6755C74B427861C322146515DC9B5BF413F5A4901A32D8C175746D909F41D2555 +:2083A000C722E5622676EF9E85CC6B9299CCBF71583856DE8E374A127592DBA66444B93B78 +:2083C0006B84174E114812A252E65EC627F3093A5D715419D50BF234265A0334BF909F435A +:2083E0000DB2D9E5CEF61C5AE8257E4EB8048EF055F000F5EC9058E6239DF69589A72B9B7E +:20840000EA84096306682C7F4976812A04689A4D309CD60909016700088B0FAC3D8AE45542 +:208420006B14B36BDE6FC60B890979E1E07FF8B65291D69DE8825FB482404A27D28A840F93 +:20844000EDB1FB4BC6DEE28BA99A2E60D30470CA5B561877A8A94D9B6A7196400AAFEEE88C +:20846000B8B60C9DBC521F391F7304D5614F8C64ECBE47DAFF31532B8B21841BCBE0A2F76C +:20848000E64855D5DA25861F029D40B7EE1ED09FF0A507369404C56329C70E77FAB8846F23 +:2084A000D75E43611A48BC936F5BB3EB8110F9629F94F8B629CB04E49D43F0C18968062673 +:2084C000D95E29DA4CDB88507C2DB9BCC108234A04C7D7A3AD2D49979ABD4D5E57A9894243 +:2084E0004693A4A7C2E4DB0C71E7D008DD127B24A9767E4D9FE742121805761991E862C5FD +:20850000EA663A28F52B5675D3119BD7E9EC865877132BCB3145394F355AED6449968C7973 +:20852000B1B978733794A52A7845BC04BFD6CF2216193CDA077400285A80C11CB00744BAF5 +:208540007FCF71810E78564D10232BF5D8F49673F8A8C3BA415C6C21B4FBD845039181D989 +:208560000BA8EA873A2C537BC217EEE34F326F94E85C70EBC61AE013C424D86BC79D5B58C1 +:2085800044FBBC3D694513E09950F1BEDD6CBCBEA4B59C144D59325F422545412796223863 +:2085A0005851255907A952670FAA0B320038F3DBF585F8D49E669779D63E1F030C17209AC2 +:2085C000DA2363C8C16154778AAA1A6A77EBDBA7F73E0173FBEF960C2AD2827EF0EB1F11AE +:2085E000B3FD2052BB23CD73D1C595AE1376EC745B80992C41D32BB623F2E609B86AAD1FF2 +:20860000A89018C7786E6102AF3DA96E0B21B954E9C412AACE20DCB8481AA3F2DE0985640C +:208620009FE3F2766F1D688B93D2DD072199E973C6540CC1D62293CEEFEDBEA73B466EFE04 +:2086400009199104B8E06BDD971B379C41C6B895C60510F3E80948ED42AB34CB1C83ABDEA2 +:20866000BB14EB1BDF9364D2764EE218A97ECDF9DD604C8326DE088711C17AFEBE3E301CA1 +:208680002C31EA7BE6DFC7375237C05F815C684630890255094021B89CF5BF8180590BE556 +:2086A0000833323A5BD40241E725AAF5B598492A31CC1767D47C3FD5BA4BF8FA62BE5C2DB7 +:2086C00050DD1DB2085ACDE76E155C7B6E7A4AF868644187326BE016D5A4FEB831AEF2C716 +:2086E000063648A8086F4BC8A0DBE6704324D6B35C596ED51F406F3B86432B5DB8F5F451BF +:2087000071CE02372ED4B7043CA433CD0020782CB5549D5D66D5A48427B8E3F910E917FC53 +:2087200004F2D89C1B3B1E16DF18F796E88BB8397CD453F81B8FDED789064A538B9FB7C690 +:20874000F4C482E8442DB2E4A13721B76C30EF45BD07DEBF0A7A1AF2C7007E6DCC2E28B7F4 +:208760005BCED5E6CF01D6513619414B2EB82FD0645779A5DCF2681E025442294D367CD49D +:208780004DC8707BD730E64D3AE653D6DBEEEC764B6CD059BF632FC6A873096DA99BB44467 +:2087A000526B94FEE224CB6D9378174278AB7402FC128AD6B0CE7560AA279668B96D6E8883 +:2087C0003875E38B7723ECED949874C0827EB9D4002B2D7B05876DDEA478892309EC24761D +:2087E00027C7E49C311C6472B79E9E6E4B072F6AFFECA482AB82F55440B331C877F5F86164 +:20880000F9D6849A1CB0DE7CA9FEF1875DF1ED085C7444AC44E606AF89768F5DB54199CEFC +:20882000E6CC4DCAA2C5F167142CF8B4A3EC0A0C8E4E5914FC910E04A27752E6E7B5958A2B +:20884000D18287F668D4AF1DFC7E016A711505B5268819B399E7076EE73431AE04C97F4521 +:20886000D19CAA281E8B57856DD08D654058053E25506F36E71B7A51AA7EF84D0736937A8C +:2088800020E5DCD0BC352E1D0442B3E28B8734B76749BE456AAD1042F63884A5A994243906 +:2088A000CA0BA77AD9229B7D067D682CD3D49A612AC748F2DA2B4157B8BF265B0D0AB5F575 +:2088C00002D6B1BC4575CA42593F102424809C146E9CA45B204339517658CB2300DC3CC5DE +:2088E000297178F25FE0483F836D81CED7BF02189F0B9E469978956F646477998261DA4344 +:20890000761F87FDB16903BB48B7408D1DB87E59BA6D578E7ECCE2E094BAA0C97836DFABE7 +:2089200096548A1E78AD12AA05BA805FA29BD9A6DD508B92BC5AD76EF76A9EC8C14734D2F0 +:20894000B906CA4F7036FAE6FB92434F0BF240F6A5940575C0F35B0601DB3D523B8F15A7AF +:208960004DF456D6B70C97881726D08B338120FB3F614FBD2CE934AE4EA2E73596A7B97F1D +:20898000A36CD77F74AA0BED4C9E456A9E9DD1FDA98AD997573111763F791A158B0A214A21 +:2089A0006F8CD43039BE762506C2FD9FE524F8A942542334D84692872FC6A9C36C3B88451F +:2089C0005B036CE1F20A26B81C7FB71687C7E8A88E06FE36AE395D0E95293AA8BFBB0A840A +:2089E000146A68446CF88F7C28D2F4C1590BDE854DE1AE911F9EC391730430CB3B3CA51E3E +:208A00005B8B6F23510963B7651DB7D541C3E9A6763FB6577B90A8C4CCD1FD4D940BA36601 +:208A20002E49DCED3195814A91EF48FC315017A36D0B50DF4A66393562CAA7DC6730390F13 +:208A40001CBF2CABEF9E4F64187954DCD691FFDACFE775FB75F3F2CDBD35C7C2A56A54E117 +:208A600065F77BD312D6A375D15C41D0A72A281139ACBD22A81A3B707DB00B99D9053DBD2A +:208A80006C072DA7FE2B45F19473CEE006F7067451A0E0F2BD5FC32DFA338EE1A5BD3B8676 +:208AA000624876F3DEF7EE10C15F2916C4F603A91980825405A82C57AAF1D6C10076AB0811 +:208AC000CD462E4A69282054CAB89E4495D839DCAB122B925AD9C2DA6E88592F261042B031 +:208AE0001B7180EAC176C44CCB4BBABDDEAB5295CD143007C2489328E76A71E6780F607957 +:208B0000BB0F7151E7C2A473CA4287106A8B891BD029796197BB46773FD6F7DC267F1D50F1 +:208B2000B2F26CC043EABE8C6F7B79D77EFE646F7DEB88B2B02D029E68E6AA4DF43335574E +:208B40007DB6BC8502215EADA4B3F7EDEDFE78C4E7D5E2E7A649DC283324A40B145E18F613 +:208B6000BBF5DA1A73314AC15EDB1884CBEF670761B9D57ADEB3B3971F8F6F46183BF8EDC6 +:208B800098BB1DF1D2CABAF8891956F76F1C9675EF10042CBC374A7ABA283397EA73386119 +:208BA0007495335823FA8FAF3502C9A8F40001EF0C5845A2E6BDEC9A14C9CD55EDE109935D +:208BC000157AF49A490519C38380AE3C4EA3488419FCCDCBF0BCC34816448E891A30B5D1FF +:208BE000925BDD04201E416C4C5FAB3732FA7E174386A64C54C0F67359BA12DAB3DF0B8812 +:208C0000C2D69D026EEB3F90BCCB6BA30522F93FDD4EB8777946F86C229E28A4DADA33A26F +:208C2000EC315A0F7A42C8DCA42CF09D6D5C53F35E94E44BC457B12F450105957DA411AF05 +:208C400008CCE1138AD4D9434A70540A4A5E02DA803C993E561EA451FD694FF781629A40D1 +:208C60007307FAC352E0E0CD7C03D19E41862D34F843E74FBF689DF05FFEF95487391ABE61 +:208C8000BEF35F03AA92552608DF2136DFF1AC97441D8A314D242F5BEC9E2C240D2BA2E608 +:208CA000D43AA63BFE1336319A146B207198E2116F521991C87202DE9FAE6A0346F7FB851C +:208CC000103C0FBF8CC3062D295E7C1D5B1C26E5E7BCC0415641F54C318F42B844F227B310 +:208CE000C63ADBB65AB6C7F6F16D89E9B8AD3971E05600657E711D1CABD00B2767229F3966 +:208D000054B5D19709795C5502F6A519284B180E4D7E22B6681060A95B8F0E49214F6C1C03 +:208D20009EA0F2107E142ECF3EDDA6CE0231FA02415D9B6330BD76F71594C3FCB806007614 +:208D40007E6634C114A2B54E2B3BE93E8153FBF2A3D722E814C23A237BC1F0DCBF584020FD +:208D6000B8954D23C6830677980E28DA081144E7C164A4D34C3325A680EBBE2A0575E6A348 +:208D8000A94CD7A0F4ED080AE7D04A5BC76B6E4875F26E988925D6FEC881B584459F338C1C +:208DA0005EDE296603C7EB8239A521B89DB00B5583D8AFD86343020EF46BDB73D131B3EF64 +:208DC0006CECE7B7CA3481940629E17E4848CE21164F83A035C10A9AB0A023BE9295D2171A +:208DE000CAD3F53BE38A7056ACD4DE2603FBF8783DB606F4B20C454441EA656AF9DEDE3569 +:208E000078233596977CA719D9F913A4005C8674B64C84D61BEDD1CB30A9639CE42B8E7D48 +:208E200029951807C4EF069B2AE924035B0AFFB63FE031DA72355DD0120B5B8A24F46C6CBD +:208E4000CF6CB02F99DAF1FAC9953B40382C39BC82EEE6125DC9AF79276127B2AEB693B8A2 +:208E60001E3B28D1D828942603EA2DF48166412E2C5E2BCE1056978A3D6492E6A5282C6303 +:208E8000017B21C1004003C7166A57D713407245288EFB9B69C6BDA53C30A15A3DD5C21783 +:208EA000652EB09635AACDFAA81B22FF1BD6516A713AA07F34E1CB69E98CA34322291623B1 +:208EC00075605AFFAE4DBA87F49BA7DAC17E60290B305519C3E7821DF82EC31F61357074DC +:208EE00013D739A3BBE031456DA2E46719D82306D09B77388818471C16CD413BF6C8839BCF +:208F0000762900A700D107A9AEF9E3D6533AD937F4BF1CF7C2C5A8C9567378E8C744FA772A +:208F2000AAA7D11774431AC0AA1B26E87076420A5871E36F800FA0E4A229A08B649FCC541B +:208F40003BAC5318B45F710B2103A301B8E0436214D47B4CF6EC0893F0699C91DDD2867CC8 +:208F6000872CE9713FEB8D047AF2007A41CDF93D1C77E5E4E19DBF2F8EDD53705C96DB98A4 +:208F8000FC0105538344D20F5256594B3134D53E830E3D3E6A105AFB7E670AEF8400CF62A2 +:208FA00044609EBA6FECCA53BE503D0960516FFBA12D41926A7C0A42C4DC85DE41060FF7AB +:208FC000113C75946A5BB3CACA740D986B44F271B874056862EEB9D532FA09950370776178 +:208FE000B72ECF12070B9B43AFCBC35FE7A7B9A71812985532F45C731F18572E098EC79F6C +:20900000C9B1497D9EB289352D53B7271440AB4BBF7805283D442CD1A35D87DF1DB7CA066E +:20902000F394B82B3AACB121B5D2DA702E8E1F7DCBF019AC6BCAD71F0BCBDE690A8EF3474B +:20904000FA66D656234C09CA635B96964E466934DE44E889AF2E8128F0C3E8B60B9E94E69A +:2090600026AEA58225F51159AB4831328C1FBE17CE61FF96540141B06D63BF5DBC417D4CDF +:20908000488CEDFD44114E3BC4E73C2EDBAB37741F7CD2843BA7464526E02E684C25EBC9CF +:2090A0000A345375650D039610E96A1F16597EB1DD4B17FBDB93DD5761EB5F7280C759FDE9 +:2090C000E188C418E183D03DCD860DFE5B07D12F29036896947E16811EC00676E4A25569A9 +:2090E0008CCC8C4F973CF50CC957C5D84BC9AE43BC31223C956928CB31834D126D34A90905 +:209100001D210CBC847F7456884AE12B03D63DF3C6397BD81BEB3DA812BA45816D5E1045A6 +:20912000B5B7E94ECD1012AED0923161D8B0FC7B3A59D4E3E7A9AB66F581C3C6F758FEC8FD +:209140009710C6F13226081E6C6F624EA6F5C02F20B0E7368A13627CBC5849D10035EB095F +:20916000537E905D3436A9D1BD52BCE0371EA287D3F5F15A9EB34E2E79D9F09615BE452133 +:209180005AC9567588847231F3C9C5A73C3BC55EAA5CE3427C290E85E47326A479DFE8515B +:2091A000E25D2611E4D8565E388C2E73A3AECBCFFDA98DF52ED3A25B5AB61C3A67DE706ACE +:2091C0009757FE1967F202BD084A4039EB4C228A74A66196590392B2C6778C99BC3B13188F +:2091E000DB1ED922FE1717B83FFD9FDE8D19A324ACFBC2E87346643FE8B55FDA2C0B2E94F5 +:2092000071CD7E78538B4FC871E75596C27177188F5B78FFFFDA780A57CE1BE298AB2F1AB6 +:209220008B4657E58F1D77E4A377555430BEA79D5FDD66F380DBAA322255B8EA0106E1C197 +:20924000DFE84954EFB44A1CCCAB7F077193AEF78717C32308059526AA42FB0390FBE388CF +:20926000EED3C5A9A06FDAAE27829D33C554C748E5103144B694DA3E6C9CD7E5B546CFA588 +:2092800081CBD50D441BD10208B73FB78DCAB649FFBBE54B9CDA883DC827A095CBAD427EE2 +:2092A0002B78F82F3AABB16579C68E19BE88BF81FA241893F562601A52B8D4FBEC083E3D9B +:2092C000C7B79DB7C07F852653AA9A97B12B39FD715E9F84C7C8E02FA4005E36FAD0AD68EB +:2092E0001B972C5C4EEE691558287165FE684AF0518A5E1BF89191CAA7B9010053F811CAC5 +:20930000C6658D36DBD926681A46FB448BDE4529780273008FE4BE4C0A28FEAA1298F5C301 +:209320004958DC742B20547F3C96E922B6097F206D1AB2BC903A906615DBF23556F40C457C +:20934000A278BC30D296E9F55476B8232D18DB643E128D4EC8DEBEBC23EA2702E8D1C5C3D6 +:20936000ACAE34D613C016BA6831F4404A27BB5FA4C50FD5A6CAA5E023D19A6D835E124618 +:20938000CEA604C31C37492588BA305BECAB97E439ABAF6F431D2CFEACFEDD565504783682 +:2093A00028B224D85BF59F2967559BD7B8EE9CB0C8A97CBBF28C8592270411FF7C72825463 +:2093C000074F1F35A90A7493BB721B9BDF6922AE13752466B0E2A461E7FD72D49AF0571169 +:2093E0000B4F4AA8B701668753494C7A15A71CD0DCD91C776802E2F0A711C3552153BCBB33 +:20940000BE417836894E3E835FD5E102480D0312E5844170CC48654D12D985A2F5D838523D +:20942000ED79796ED5D693BF454E677F035A14C3A266409F97AD883151D2BC1DD05D6F9623 +:20944000AF92E02DDB0D1DEE509886EDF4AEE200610DA111F138197A5574808BA29252C7EF +:20946000E8F499844E865A6CD79F9B0B93AC18CA3795DD7F13EE4F7260953F0D11CA3CECEE +:209480009CDDE62EB09F0A6CE94C4E30E8872094ACE2E95E4E8302960C5A2EC7EC1D16D418 +:2094A0006D89FAFE7D08B44E21D317BCD8F95FD290562A896A016E32DD47F0A39CC112891B +:2094C0005ABD35018F84B427AFCC667DE450BE6BA6617806B7161E2110270A2639788975EF +:2094E000D95649B9FBB5EC5E95871B3D75FEBD72E464C1126A895A6B6EC879B084D89D17E9 +:209500009B2EE7933A617A0C7C5B9B0320F3C2E7F43B62872B4D92DA718373C1F005750523 +:20952000D06BA96157ED3957F69C15AEF8122C17B338BA786ECA7C0D0E78433378A52C4904 +:209540001D5646C84B7C28B3629D6ADA7C44C94AFD070001F4C058C76FC72F5B2721A20A46 +:20956000BB0671718189ED6B16A5CC450615B884F0B6451AD2CB4EA0D8F6B52C1762F4090E +:209580001867F021B21209DA5BE0AEDAD0D521203A11D8DA4B7543FB2C1F93C8CB9931169F +:2095A000BB9A719D34F5917074A8CEB9780D9063BC3796AE392A7DB0FA0FF3B4CFCEA54901 +:2095C000202F85825D45F8607989B066EAF7FA4F8D64483912F7E8397B46EFAADF16847218 +:2095E000F43FB5B97DE0E9DAA7880521F4CE22BE816F1BB729B0092B168CC1DC76B444D85F +:20960000B082CEECFCE38DCF33E6DC1D01CBC48485E1542C0136B217268FE7C9914EF30CD4 +:20962000D728D3C7A5D4ED07B6961C00436E71182BA8A7AB5DA269F4563C3CB6E8C5DD34BF +:20964000FF6C59293644CC7776F766C51092557FD1A31454A9EB1A37804B70DDB65C8D06D4 +:209660001C5875A22CA3045CA9E4859EC343BEF07AFBEE5E1F537DE6D7DAE2E61B04317CF1 +:209680000E0BB2C5BA99C6DA09B4A30B5E89AC714D9E7BF1C7028F88601DE0D7FDBA2EE5A3 +:2096A00048150B02E2C8CF0511BBD1A28CED8EB5CF050E9DA053250EB0FA24C448F0CFCABF +:2096C000A47CB59DD95FB974C1262C26EF420693F1EC080BD61F735BF764D4D352ADF7EE17 +:2096E000D5A8800A4AA088CB588A37922D51CE590757D9784DE946E6D4B49ED0CDC933E71F +:2097000043E2D59955C9125FD6B27A9820D9C2FF09F2CBB7F1B867E2295B8395C3A22F90A4 +:2097200079F698D8572DD09938988659F80879573928F6D882C9FFA8BA3FB102BFEDEC4C2D +:2097400068A6F24857136386F0C019B9C09B7A2348CE3F13B15196B64FDDAA48A2BFB71DEB +:20976000BCD6656CDEA4BCEB72F1EAA6CBD9DAAD57CF80310D2EE1509905F5C33B9974B9A5 +:20978000C34157667A30EAFACFD9B4B92D7E91B778252419DBBB82C6F917CC15713A32E00C +:2097A0003E743A1D6A8681B22FC6FA8183C01E6F0CC825F011652AB34FF954847446B31A5A +:2097C0002B2624E49AF47D67B5F2AC627C36CB3086010250E872B49827073F179C69369688 +:2097E0006EB548514808B4C1F46DA13064681152031648409A268352F00329ABD909445212 +:20980000068E3F29B1891691379A279FD00A78610D925AE7330A2A4114EA383E0D869F3CB7 +:20982000FEFF842A0B46BEDE5E36133B7104FC7DC5BC4114D4D2C8B2CDAFB8472F6DCE994C +:209840008BC8B1B9DB8388EFA641CB99F2BFB22B0484C2A7E2E01DEB88A0DA0CDF6C6849D8 +:209860008327F14641D2957351614729B00ECE7CACE8CDFC79FC8B90048DBF182774D43EC0 +:209880009E00CBA160A65BCB143BE86727D83B3F1826C3BF7CF304E8037961D94A94837DCC +:2098A000CB1B057794022CD9F75CB776CAA5517D859CC999DE9CD14C86FD9F5D7F41AE1CCB +:2098C0003820D739F8139F50A70A01FDA550FC8DA7C8A989A76EE6E7F1DB7627AAE5E2316B +:2098E00094334F82F17D45E9C5B950836D7615F40E7386A23845E4802BBB08DE172046879D +:20990000C516C821A27C5AEE8F26EEF2FC5CB089DFBF2364295402EB321CEE6CD0B75ACB14 +:20992000CB8DAB737889A30901107948A2C18BFF3B99B4DA6FC4543D84A72CB03DDAD753D7 +:20994000A41549469A8E0283A6929D7E4A91CCD5A1C1A114AB54771D02822567B03DAD7976 +:20996000A9E618D98E43A223647856BD97C215764E71ADB901A563B6D7E992E3F8E0C955EF +:209980008FD875501EE74CC707E5AC3EB5BB5E0D0ECCA2C3B3A30C1C646BE75EF5AAE03F43 +:2099A0009CABACED27A5AEED3DCFC1B27FCCB79B0EBE384551377F2DFFEFB9577E655ADAB2 +:2099C0007EEC1213535C3120B15D46E41BE1DD80D09EE18940C8A25B956EEB79B21E0C55F2 +:2099E000BE2E0170D98CD467669BED9A3FBE18B6FB1B5E875AA00F30CDDB2AEB748591108C +:209A00000C48FDCFD02DFF03827DED4D0D539E0C5DF56318B1CF55DF2DA5D095FE8D060893 +:209A2000B6F617BEAAE5949665A5CABBA6AD2E43D631BE4F7F83FF99190DDE22C60E772C4E +:209A4000C01FEBDC5C3D0924F172856B8FB55FDB34504BC8FAE59C0B6EC3CA70CBCED024B4 +:209A6000A3C56C67D20C231B35C03F64B97B78B6CC696E0F6B92E94E537D80BC0CF03A6A03 +:209A80000C18E1247EC2178DECD34CD72B5BBDAE83CA86C1740DE7DA07EB1907034311BBEC +:209AA0007F6DA4DB56C8578580ADCD1EE5FC81D5091752CF4D4A49248A33D6DFE9A38D879B +:209AC000786ED3AF9FC3610BA734C1C4048A401C20B3FD1D29AE31002D25795AE8975F9A74 +:209AE00031515A040E3C89FBF014C5B5C2561DE06ABC8E742095C02F039BA670E103931D11 +:209B000065BDC02593C3138FD091969577EDE4C1974BBC45F2C7A180E9F3D5D2950DE1A44A +:209B2000D3FF8D2CEBC9A52FEAD4C8707ABBD9961E68F467D0BF17A5F4A3DADEC43F3704BF +:209B4000EBDD72ED1BF7A4B65155F6188A117B7A18682C036B68BF5397E99B17CC317706EE +:209B60009A353D9C9B2FFE7FD0F1DEBD176FAEDA2A7FE70CF9C284063021709ED8EF16EF80 +:209B80002AEB605F3B7B41EFE1D47969C56EB3513D6B756D144D83A21F4CE6DB8F3FBC83F4 +:209BA0005039BA9F1DC37A936025EB4B1E92D71A63885A176F724E2C8A212484878BA9E2D3 +:209BC000B49BCA5D1D6331F770D04EC6389BD58564AB958BD8D8283628FE5824C955BB2E00 +:209BE000CE59FE23ABFE82DA0EF814FAAA50271BA16BC867EB20E0278CD509E2C2E0FA791A +:209C0000A29ED4B6FF13D0BCE69505444B4DE9C5EF0E35A83B106629E044CA4ED79C0C6CF7 +:209C20008ED0105E683504A9B2554561F2A1F44E8FE34DC586D4569ED01C9FAF1E0D071C32 +:209C400004ED62E8EC312ECE0F8988EC90CA7D206C7B592921D302A6D1FE3BE41C631D39E5 +:209C60009D1E1C0D8A4C541C7B1C7FAE8345350AA3EF95C1256F0B9DA2817914AC9957D4AB +:209C80001E12883B682BDABE278386452D68FE56F27EBD3A78FE6CF82285E29DF0F18287F7 +:209CA000F1DE64AA9F0D0ED425FACC677587489152EFBEC64A38318153AFB1A29DB4E0CAC9 +:209CC0009CCA72B1B7BF6CAB4937906C4240CD90575E7AB39528776334C7E6433DB75CD155 +:209CE0005E9418E740B53E348C5E084FE3C12B09DCFBCD68AD8E05EF33B278B6FA03133F56 +:209D0000E253DE84B12615A9FDED19EA2F64FB6402C01A9715175B76A5594FDC06781554B8 +:209D200004E8A5B4058CF117767502EABA24EAAF5612EBCB7FD72D9E15573CB105A038CEB4 +:209D4000E638F6A642280DFB7B17E7AE96A2B7ECC7E4F60BDD8489AA3904D00E321DECA49B +:209D6000C9AD4F1C87E14912CDABD5779895A17350F3180A6DFFFBC06D5620DCCC45471D7A +:209D80000921546C710B9B983020FCDBAC24AE97DA3ACEC576A52FEFCF72B65177E7A3F7CE +:209DA000C144A7642DBE916F0348E2F23D25F9BCED08AEBF93ED76E520B60631B977D281A5 +:209DC0002F3FF67C2489136E8739E083130BBFFADEAF7854CEA6DA3F1C222457145B2F87B7 +:209DE0001622DA6806958C2682A5A02FC4C5D4D73B68FB6FDF3FC4781D2342C780F9D79BD7 +:209E00009965FEA2B2C19A998690C708A11699EC99D2217F44B891CAC9219F7BF6AD04E3ED +:209E200008D1EBB9390667BFA51A84E0C7C71D22DB34348BC6CC4FC42C990A624BC08B1600 +:209E4000004E3F2122BFD19AA4D8421903D9C02B9D8FB80A6877282C0C146879523003299A +:209E60004CD51FD4C4DD2D2C91FE548BBB5A265F793DBD41287955A763C462FF1EDBE856BC +:209E80005BFE001AA361A45B33076F4E3E6195B20304F874BE9196D539CAB83516CCC8E9BF +:209EA00091FD3B58C8363B36FD1EF8BE03B843FF4654C2C49063247F62B756A9BC715D40AC +:209EC00046F1D40FE30D2EFC8C92176CBB08683DE0E73A3245CA30A8021917D3F6FD2B7A8E +:209EE000DF44A5B2D1795ED6B8B63BF143E348ADABFC28A968177F9B789EE93D37606EE87B +:209F0000AEF14F689C9E3A4B066E7A5068A8E26C91B125C7DB797A0BDF66D69BD7FCC17FC0 +:209F2000503EB73EB25AA9F643667BACC72E1EED65D040723DB2F200ED8A353DD27886E3BF +:209F400000D21072A4EBDB8621FA0AA63D2FDBA8F2FB98732BF45ADE39CC4054D366372487 +:209F600068857118073BA7601223D3B8328973CC32D8CAFBBB2004A3F3D393534ED30E42FA +:209F80004D77125306BADDA1201D94BEDA75B5BAAE0479E0C675C76FCBCFC1D8CB5B2DAC5F +:209FA000C25B005597F625D3A9E306B20660B5BA63CCC7C104F48176E0757B86190D5336E6 +:209FC0005DC9D60E0DEE78E6D4965B475C24DE83DAA6434951A6E781DFFF308E35EB720890 +:209FE0005EA7451F5263F6AB0E7B38574FE21398E623EEFAC32BF2B1E2617972F813A2C889 +:20A0000062D24FDE0C1E734530A6978C898622FBF6CFD925E74CAC0B852B1BBC67C18F2DC0 +:20A02000D1EA4F07C7465B9EFD381EDD3DB3E0B1E69C6160D6FD09A435E0A870CEAC340BAF +:20A04000D65129B7D7E300DB5250E36A49E5F34075925F495B2555448886C2E2547DE86978 +:20A06000D6FDDEC0110870876D37BEEB15A87175C7A06C81B914328E72B9AF4403A89F879F +:20A080009266AD2D3E0141439DE54B7BA35574D6117C6615D54F15E84A3F29F66B6D53297C +:20A0A000D39EB705D8D0A26C3258403F9AE879641CBB387754C319AA15AD0A0224E213DA34 +:20A0C000E69806FD0989CB616C99DBB0DE2684C4E911A894D91302CA5BD1E5D00CA9F37B73 +:20A0E000EA3176212CFFB2E8A72DCBD00190BF1F8F22A1C642FA88B2FE1802616CE434B6CA +:20A1000092C5727C2E3560D73A09F3E4FF8C1299535D19FE9CD82002F40DC7E10DC1A9EEA5 +:20A12000749B7A25D8B1CCC2432E90837023981ADFF872D706FDDF495FA684B9F6BD58B841 +:20A14000F9A36FDDF68AC192EECF8FC135C49712D59F6C733D761950C15FDA35263D62AF83 +:20A1600080217E034F9E250975D2A7C4223B70C304A206ABCC3931F090CBA464F6CD7D4CF4 +:20A18000FDECA400242F60C0DC82B71F020471291875B988F0B9AF168945662A033BF00C17 +:20A1A000C968415AF876FEA12C15569C7917B2733CCF15AED99EAB02D85E4D7352330DA0C4 +:20A1C000CA301B346057572744E220AD8D9791F01EB143E1986B27D2D014D3F6BDBB64B140 +:20A1E000285ED4D81A9783ABE7CC0860796B20A8F67E9CA3C3221C3BD424177EB71A7717AC +:20A20000789977D0EF55993B786BE543A2799E4D268B35EA4AA786EB09D3C7DAF59EAA06CB +:20A22000B18BF77A9805D5008FAD6221AEDD34037B30569552F1CA9F865AD2C397D180F3EC +:20A24000873EF7B7F0D32D5356DDF2BC9B62246B9706C68A8112061BEA570177E81BE56336 +:20A260001F8A98A9D61A3C9BB2C1E229ECF4FE4FC0C1903B3B4E21D60F6B268085319C54F0 +:20A28000F398AB1F92EBF9E2FE185CCB15177F74FC4CFAC2725891FA9457F7A043F6F59319 +:20A2A0006290718F744E36F6580E114A6CCC0A24DC12DA892D70F546DB0B6E6C12F408425E +:20A2C000F4569869A5C9E66FB2A3575ADE3F395E2F1E46C64FB242E561E78A44BAC1CD7C5B +:20A2E000ACCA0D650B2E7FBA0884088DB3FE7D35EF624F316B6BF5F238590E6EE56371B07C +:20A3000015B702863FE52FD22D4A1901C8E7B70D3375447D09B6FA4E927DE772E822CFCC43 +:20A3200038EB0FAE421DACB9676CE5594DB8808ECC034CD4D265CF0B039BDFDE2F5AD1613F +:20A34000646C1DEB4AA55D1A28D26552803D2F29213CA59E684AE325E6C694DA8547A03BDE +:20A3600027E97D7DC151E243810585C0F34A1D541B932832A51C055FA80A866078C0DC1139 +:20A3800076B56E9501DFE548663D85686CA7C46431F19D3BA989908F644504B6AE95613233 +:20A3A000079C0D0EA23878C42E81FCD4B551428F1B9CD937A966754E2C16DDB2213B0B3171 +:20A3C0007E9B5073DA1960B8EEAF846C06370FE31CB8E5525388207A107D218876946C7935 +:20A3E000558F7E9F7832EEC711790EA45A88D30AC321E8CE3EA8F532F05550284B6AC9FD23 +:20A400009472B766AF69CB29AB65985B572EE866E437C3676142C724FB7164B6996130496B +:20A42000DC215F8B989479275FFA340D9FBDC5FACEB1C2674799E06A7A58A7EF1A3444E206 +:20A44000AE761C903428FFC9AE35D87B0495DB200925F953E147846C5886712A47ED304D82 +:20A46000DBD617F88D085B0185FC76A345849AF10A03A31CE725E11C1D4BBD9BF446E61672 +:20A480007E38A1D0E03CEB02B987421AEA07514EED7575EEABE928E23EF27075505E5CA836 +:20A4A0000AB915ABD5BBDDE8AD652445202FD272A9D76D6EF0B7F73B60A6E614465E9B1132 +:20A4C00047ECE1C8AEAFD7DB39CA214B292C25FB800926E7661AF3F68AAFF1BA25A4696533 +:20A4E0002D0630F8A37897FC0394E52D79E01339F11FC655140584B337695FD7A3E569D9EA +:20A5000068ED53F99E3BC5773FF43E05A96E220E995DB18033FCF583FBBC0CCC5061B96F92 +:20A52000978F62EA6CDF1E0DB0B2C2A83E2BADC6E29A27D49378CCE2AB3773C82BC731E13A +:20A54000CD8C4DF1A025F36DD68B4A10034CE3E6EE6492560443FB5F0F26B512B286BBFBA7 +:20A56000C952B1F8393E4C44120C42CC72FEE71937ADFEBB3CF1AD8E57DFC52834B466D727 +:20A5800001C350EA3745FB7A627D4D1DF362D039FB47142E21C4B178B51FB78E48FC98841A +:20A5A0005A646F641D69002010F806B07387B60FAA11486DD6FDE3EAEF62C37C27CAD980FD +:20A5C000DB11CCF59F7135EBCC9E2511DFE9CE0DFEF1CBF3A3817FD36BA60245DD2C9A132A +:20A5E000AAEBE22CB193FAB1E5CEBCCFCD722BA5157003AD8E94CF604BDEF9EA2E769E1395 +:20A60000516FC819D261ECE029724518500F411A0889F33DF9792BA97159FC69515BC53809 +:20A620005B20107107C9C3A4E145851D651549E5A04F558A1CCF2C129A2D870E883C6CB341 +:20A640001F274E42F40396BA81A1D08538142437FA42D70570C396A8345B35F8466E9E3FE9 +:20A66000D92289C06933731B1C7D4B8E81E7F153CE93206814B55A7BB37612D10DEB620160 +:20A68000F9FCD6D525BBB8F059E986BB5B62892B4E477398D7A1FA955672850B622751E7DE +:20A6A0005A16322E349DA3B1D840A2CBE87EB3FBAC8E751962CCEF610CBAD82D653A583EC6 +:20A6C0001BB3500D04529BBCE62A74BFC3E024F4925963603C5A38D318930727DDF661E761 +:20A6E000C04F3F8C7CE75ACF7F976DC3B13F6FB0F2A4806C4A63D83B1430B742A3FBD7F3B8 +:20A700000036CAB3AACFCA8E7C0149C2CC593F3F624823996B836032FD679BECF394D6CB91 +:20A720001385A8E17BB961D07206176B5331F6CFE40AB613746BFB6CE56BFC46A4154604BE +:20A74000DF8D34E650A7B48163C6374C5EF1FBFA3BBA131AE9274720CCE8517C02865CD881 +:20A76000786D96428C56ABCEBF3ABE53911E0A08F7877081D1127028DB8494A3AC8B9D485A +:20A78000355944C5B77AF2C8930BDF03489DBE2ECE15844D69C9C2403EE32806C4A39AF4BA +:20A7A000059F877D128AE8885E95C15D37B7C1E07ADCFC59AD33D352C78F0AD2C28EC476D9 +:20A7C000E82ED0DF9A0E2F07D2C2476AC7ADEA3F91A73F00594D8B13C0A2CB7C5C9FBBB327 +:20A7E0006A42A166AFC29315EF022AB64D3C0DF76AA61FB70106DF4D4D30E6C01CBDA2B9BF +:20A8000061A66F40058AA5B7704CD2F00981D8B8459C4679FA34EAA9A66FA17D4F19562885 +:20A8200093296BC2549AC3DDF24BFE6B0BAE770893A3DF6D8DEBF1B1CEB9F8E7790A1E8E92 +:20A8400081E4ABBF9CE3B4A644B1A1CCC488100939292BB0BC9723F40B781209A4276CD637 +:20A86000D98C59A41EF0C9EE6AB779541ADD6947EF474BED02FDE01797AFD0CE0A90C7680B +:20A88000A1104135B14E70E2024D1950702C66B4ED1BC12F5374572866066E3E367827E8BF +:20A8A0005F45939C46C4120DE7FAEE842EAD5B31FDF9812CEA99608C18B606B968CD3916BF +:20A8C00031863255984488121EEBF5195110E9532FC7B5BD3B00D9F472133555796AC11AD3 +:20A8E000DC44F0B206A61A056D136CA1D7E633F39254E8A61862E437AFE8AFAC6C487089B3 +:20A9000066869E9AA5F2863E33AFC0B7372664A64C8AE26AB2D2AB4468E659F4C8D77C3578 +:20A92000FE0896057E96EF5B8E71E538D4BD5CF656637A75C5E4C6D30DF7D5906260265787 +:20A94000E46C13DCC107CAE59344BD1C48BFE7CB6B008DFAEF349BA519C5E4B32AD7BA3C17 +:20A9600081D966F45EDE78904E17654371852E72AD8C3FB3E35489B5200DF487EA986DFF06 +:20A9800095C8D2505267E8FA9430295657902BA51C4F05D8423A5080BFE6BC5218FA1BF639 +:20A9A0000335FE5FFA3F8BC8CA4A934E070203FBC3AC3CC6DB879AC1B9BB4B3D8D09ACCC42 +:20A9C00042B75FD09FF2DD618DCEB25F4C005346E14D85E462BA47BDE6CFBCA16D3B7D99A8 +:20A9E0000E9EDF3F207B4D008B55F5BB12F9B292E32FB99EF9896A6DAFA13E9F0CD2C4C372 +:20AA00004FDEE5116C5D3C21273E9C14F9B122A4B0BA2E809EAE75CC0172F7C23C3639B13B +:20AA2000BCAB7C2CC2A1029A82D53F08BE5C472EDF3A9AEB052DE01FF4B0F125E41C3AC355 +:20AA4000FEA65B76FA611CA39D19F74BC6D679A96D79A24DE0911F48501B8BD53649CB23CC +:20AA60004FD2AFF3C75BDF19C8B21B283BA807DD2BA8F867C26D9865A96CF164E54C29ADA6 +:20AA8000E26C2B839FAF963121DFC6EDCD275B4E7FF4D76E9544A95DBE306D10AB909E2654 +:20AAA0008C3B85D04530A92E3AEB08E8D8DDAF0B35C40CED1750E69E0F6182DE4883BAC8B0 +:20AAC000C9DFEC0F195E9E1A15DD6F59AD4480C6654498DDC24457C564CBBD37EB417B6346 +:20AAE0003599E4CCDDBE069988E1C5D38000515533008596C87CA4EE672F5CDEB67C388D8C +:20AB0000FD71392036449ABFAFCB1012D9820CE47B9562725ACD3DA369F00909B9ECBE07F4 +:20AB20005D3B78F07D19913C97FCEBDF40D76CBE6940A5A6CE329B52F55927B282DD3DCEA2 +:20AB4000B31C5F6244BAD8E6BF05AA98EAE9D077FBD1E9EBFB805CAC24E6835B6996CBB6FE +:20AB6000F44590D71802F16ADFB8DFA3F1EB5FF1D18B0CF9C6D68D348909C2AD48BCBF36C3 +:20AB800048772DAD63EFEC6304BC2A59C65F0675623AE76FF6330AF3D59D5DA06EF4FF5060 +:20ABA0000F70D892024409407AC2A5AC2C3B2B0DA6825C144B6D24F3E545D985FF7FC708B5 +:20ABC00074B9940DD8C751B89F54940EE23A856B923FDE322C19F1759E2CAFCBF0FEF36449 +:20ABE00060AFF48A04B8A831D47C755B967B6BB8618ED9AE6BE91BCFD89C0B54C36AA9473B +:20AC0000A524D5AD62C8C90CD6296156724519F257E1AA5528B5F854CDA6147093EB100B82 +:20AC200089F9AF1F42F39514FF30C966D0F50A7FA84E9FC4BA239038EDEA4FE8935E3A04FF +:20AC40000C871596983CEAB18B190EB412F65309E4F69068467CE05DD9AC7D193D89BBF917 +:20AC6000655B2051291BAAB7C738BE563F9AB4799FCA36B0CC5E24D40C7805C794A6AF003B +:20AC8000471F81E40B10A4B32A334658BE294919282742C9A22D6B528AA5C2E1A8AA6C5E5F +:20ACA00088C5EAB1110F9AA1261D4FA21013FA7D8E401EA62401BCC2E50D1D2B7DEE129FF8 +:20ACC0003E1F2DE1FC5DD3E72138F296222A6CA1B77B379FC4E25D437ED4CBA1C45E070A7D +:20ACE000665D57F696263F313B9AAFD81285A003DE79D6911484C5735472B3FD35A9A4D824 +:20AD0000936A23A893B0D42BADF940E241A5A55A6F52ED575BA2A2753D761EEE8D73C921BA +:20AD20008D54B0B1E51DB3EBC987B682DAD49CC40C4D63CC86B18E674F81A3B69DBEE70D6F +:20AD4000231FF7D2F052F07E8DC90FD42120573751960C506671D469807F9D0F7C0BB5767C +:20AD60005E2750DE14A79E2666DB97B50110214D171F026022512D5CE64101C6BBD0947B79 +:20AD80001572B482BE6C985A9FA68A82803657C465588AA54635ECD2C89CEBF3A5381F99BC +:20ADA000D91813F2958F944AEC2363330F4FD26478307069128A4EBA0EAD8664C9C7B70F42 +:20ADC000369C2CE208CBA845CAF307501625D314962A7CF09A86759E45F55218B48C826177 +:20ADE0000805A681BDC5A4CB1D3871596E5F5BEF1DB1B8D4BEA68E0B05EF91FC85A32B0CC1 +:20AE000091B1141631703B1A8C680A1E098474EDE3063EC0E7F4C866AE705AAB7A45C864C8 +:20AE2000C79953864F6FF8F88451221169E4CD751702F93E8D9A4ED2C2E6D799FCBBD2D587 +:20AE40001E1270760CB174BF58ED20CA97203E82313100A743A88929BAABC3ADEE794251D1 +:20AE6000F688DAAC2BD749733B9AF38A5C25A34277E322A833443FFC6EACBBE0EAE22527B5 +:20AE8000A4B7C986F3779644754AB51008C98660932575B72A5AAEE61495EA2843C39B969B +:20AEA000BBB710B72778B48CB514ECAE804F0A28CF135C46E9486CDDF67CE54E0B75BEEF46 +:20AEC000F2ACD6ED3FA0D32492286E94B8E61C0E3E22D36A38E3CBF19CEF29C0E33B43C7A7 +:20AEE000797EA8D2E5C47F3CAB7BEB5CC8DCBC900F15D92EC0EFCF1A9878B2A9796946CA00 +:20AF0000DED7700AB72EDE5D8EE27AFD655412DF9BB8A74B2869DB82E1420685187A533E4D +:20AF200007F81D1DC80F508668823E535756D62046B1CC17E0DF04104CE843139ECD01E783 +:20AF4000EEFDFC537B9DB0489548BA373C9CC26EBBC6F72B20F4EE809347F11C5AE5B69C34 +:20AF6000AC10BEE6320D1836CBE48B14BCE2C0A223B7CB6F5CBF5D8E3FD2DE0CF4D5CD41AA +:20AF8000C547DD4FAC87327C54E425A118AAF55A3FAC0BB97C1A6069B10293028D90176897 +:20AFA0001CD6AC76A4987FF92DDF4557F77ED1E5013CF356F924BF164F41AAD4DAEF6B53E9 +:20AFC0009F522AA869C90C6CC525B68F843444CAA7AD35AD3BAB399FFD58E8323492BC0525 +:20AFE0001F525CE14255994F9F6A4DC7CD5BA8A8BD5B9B68E27441F6B98378189DB175F167 +:20B00000AB7E0F7DBD2F14A1A15147BCA9265FD1032AD1F2B28EC141BF16709B636C5C2782 +:20B0200077711966B97AE44797F207750520C1C2E50A6D3D3E32217C84F0A3D6C50F2030E7 +:20B040007DF14AEEB69B3DC4F4B9E1D064B376506B786843FEB547BB526C3D871EAE7A8C26 +:20B060007469C1E62A5A2C13AF5FC6928AD3CE2605B9643CAFBA5FE2DB1C48885475941690 +:20B0800078CD2C3109D7E9B9DC0CE24588C2A943F9032E047C0B06569CF36CAE68DA394FC3 +:20B0A0006B9672D5159C8BCAA8F4AA278B41C78441AAC3AE05437E931569F06F08328C0A5C +:20B0C0006330D75F77E1103A834D0F9F55A530F57B1194647298C0A8F22C1BFF848200E84C +:20B0E0006B30DDD36A11E219A2B7A24171C5A79192DDE57A3DAAAB382125AD4B1F1DCB9A6E +:20B10000FC5ED68361D5E23ED8818F8A3BE0DB1B3580E53546E90D18C1FF37385ACC74C1F6 +:20B12000B0D887393DF36F7849D1FBB8D71C42171B419DA24AA6EFA708C9D7F9B060AA908B +:20B14000B5561E7C2B0D55F5CFC544D9DAF59196F6F343205A3827127706DCABCCE67D7661 +:20B160006C2182EF95FF4726F424C34A46A2931C4752F2178DEBA1B5434B13E7F090C014C8 +:20B1800061588E5DE3E3D581F12CC8CDEBA30E8B4ECB8ECEC03C0377489BE3DF270B8BBC0D +:20B1A0002E8E8A25E3641ACDBBAB56CB1DC498543B3AFDA01F6C3F082E8F8A70E5819BE125 +:20B1C000881EEBB2E3F02BF86FD03042A979B99A0C454EF768266F5573874C0C808694C07C +:20B1E0005621D7EC298705121D1FDB55A67E619E631D13383A56D04691566266ED1E6A45E5 +:20B200008E2C5E026256F9F939E0D703630E8A7954468D925D915D936EA9FDEA4FA96B9477 +:20B22000E33AB123992EAE377A065034A16F3BE336FC14706BA0B57391D112DC684F815D71 +:20B24000E0DBC54E7327AA884767F160934F0CEF98AAD0BE90B866A880C0D1DBED9E89DE74 +:20B260000C11C4E98E48A36D9C6DDE45087297EBB4843554EBC18ECF46F829DC18D133BE0F +:20B28000C1340386C6A788EEF2D0327B68DD6FAA874BB295732EA166737097F95972150C60 +:20B2A000E0117AF1AEB809C49095535231FFF89FEDD7E3D570CD07636212AA6C76CF60C656 +:20B2C00097A4EC5FC2B5F85EA1442760FA251B2958FBE6250A9F61B48C012732DEADE55288 +:20B2E00090149F830531DDFCF96D864C5FA70E02E567436962A6452E7FBFB6AF1868B57C64 +:20B30000631CCC97386E226363127F42170226F4034770618BD80C23BF8F1E86D3A1130B86 +:20B32000DAB33CA49B8AFF7F9E66D599B0A3E319855B7CB267C52E02EB9942329852FBA253 +:20B34000B56958EE2904BE5ADEDB60B363ADE75E0541A940FA6FFE98E1EDA9976CC0D50DD9 +:20B360009765E128E972313651A33DB950C39D44D6BF63E7B656B242BB6F8AD604D2404861 +:20B38000912CC6B967DF69EE99A136EEC69947045A746F585205C951B62F684B11708B7FA3 +:20B3A00085439E0FE9EFECAF137BEF7AEF2129EF382FA3BBBEE9D3A39A74170B102550B33C +:20B3C0001BD7322467B3AC98F1AD968589EF342B550B6A2F5A86A5DF30AC3CB8D0B94364DA +:20B3E0007D6ECD737A649AC5EA6313C4F7251D16D15559CF79ECB407F1F60F07712A853CAB +:20B40000723261F2AE5E9066E5F6CFD639DFE3283F010A35EBED2261EF8FA0FC1B92F2936A +:20B42000452D0BC770D233A3827958CDDE8B63606473086C99991C983E6280715D264C21B2 +:20B4400063E4CA7194F993D43C9739D0A4D56926F1B8BBC9AD82C7D7E7BAA77EE1D9C8014F +:20B46000CEEFE79C777A54F91ADD6C0EE93DFF21B1408C2D0A6F491F91EC80E5918BC4A0AA +:20B480005A3C43DF4C4B8BC0957F381237CDE56FA324933C22E987805C7C05DD9E91006368 +:20B4A0005036BDE8C80991020F0D903DCDB249205A7C95B4C2F3421950AC5FC2AA88DCAF23 +:20B4C0009F344D7D49936A537D3154F289ECFB72BDDADF9E84F7F2830D7DB518D337330CBC +:20B4E000C44C38A83C4A5712197123C573B2D6A383960C04722F092749E6C05C06BAD32362 +:20B50000DFD4186363736D474D61EC5C2AB8026A8913E2D4FECFE562C90B55828DCFD6F9F3 +:20B5200056703695C06581DA0927FA18E72BBFA4C848EE90BBD91E20188447CF76340BBBC1 +:20B54000AFF5330FDF34DF3229B547609161696D3F6EDA48D1F4F5BA74D2D1D3D88736BF13 +:20B56000EE012C821FF576CD2561DAA181DC573EFE9E70191ED9B477AC9981EA63BB2EADF4 +:20B580003C181139D709426C163B31BCE8A4F50BB550C4991237C247E403CB5C295F42C861 +:20B5A000133C9E4335ACB073672525978B16DEA84238E464CBB78AD0C47945A526A9B36041 +:20B5C0001B2402689597641EE1F9FF6063ACF414732730E179631979ACAD9884D3B69857BE +:20B5E00023289DC581A8DFA16969197F108D83DC7A04E1D023DBFEDD3F8B79E954B72AA77F +:20B60000B74F9A6E6A6D971CEE921BF5C4E4CCD26C85FC5ED1A0A60E297E7906079528EF73 +:20B62000349E623D6742C43F93D8771989D2F34EF74707EA263A4DFB287A4BA93BE6A6C75B +:20B64000190905569406220972BF2AC650F4BED4CC8C66860B7234860936BFCA59A64CE63D +:20B6600043B4305EAF2A2D97EE8F78C157185A66D8FB1DB64D5D6E622D78132372FC68A84A +:20B680003AC0D5A64CD08AA680EBFE1CF84DD1984D7E1F971C1DF09AD5ECF5C8DC7115BED4 +:20B6A00025BF0F9FF31BAD73577D9AD3AEBCDD6EB4B848010FC7B0A627CDB5C92A635C3563 +:20B6C000B563EB6D0B4CD5FDB56147C20B9FF2B463417FBBB86F5F9CCCF20501A93368F466 +:20B6E00051694C2B6BE604C6BEA599548DFB7F063231271BABD17F77FA57AED56466E1B853 +:20B70000B3B502F23AB66C7590A1F9FC4D78DB93AC2F9D3D1D5570F737E58705B91F31E183 +:20B72000939B5986F94246129C20E912FA97B97B51D159403094A47F3470EB9565BF11955D +:20B740000374B77AA8B7A49E0B32B3A9B773DAE29996F5389018F150C5AD6F72151FC5B1DF +:20B76000FAAD3DF1707743C7F98F53A77A7C65F7BB81CDAECA9314D54403FFC6EA1D842477 +:20B78000FB5B0A2509929DA8B3F609549683B608113D6655999D0175EE43EEB06D0CCAA1FF +:20B7A000713C3AC5BF06247A4FEC33E5D81C3F8A069294E986A9DA32F222EF55967CF909AE +:20B7C0000F647AB3C233B4BE7B3DE106873C4CB4BC3D9753EF51FEE04A39C9D742187DEC19 +:20B7E0001D4EAB92E63350E427DCFAF5099427D856A76FAC69E1F07B1B83BF90A0CF88E134 +:20B80000A9BF7FA9C1915E52C1AC9EDE76CFFAAFA56E74A28F8A4E2918C68EE25743A9CEA7 +:20B820002F760CC96433821A277D3490AD1E1420B48DF8A476951E7025629F0711FD9E5A4B +:20B840008012D4708C8852AA2AA57E9B0DE8E4864C3AAC0B3231B4AE1CAF6C56693377B861 +:20B860006CD2760E18A5DEADC1001806B24ACD5BF9E07F3ACC0C29B210C6FB645FDEE56EB1 +:20B880003B8DEFB991191BB1F443AD2378EDA289E00CAA6B48B1B4A891181C576D3B0766A4 +:20B8A00093409F6BB0BD84757CA3859DDF366C81906DD14933A98CD85579EDBAFDBC93BA30 +:20B8C000BB1F7D97473C0495B9641029DFF032D0695B23C7C1AA232E7BEFE984BD96819F83 +:20B8E000B48A622C65005865EE513A6D3E92F69DD52DB7A23C9F04369FF9F3B4E9DC5D92AE +:20B900000521730AE162601A303C5217885ABB69607C84423917BFEA00C86321F0F3897227 +:20B92000885F21508C0777DD39DDB53796A8E22840DBA19B225483BE6FADE6A42BC9F66878 +:20B940003AA0E48989A9258335005D92349B93AD6D8C62E0ED252989A93291C5502685E583 +:20B96000B35201184CD38AC6F67E10DC7E143BC9D34B69FEFDB3E759D000337422C3AA3C8D +:20B980002CCD905DB61AC5556578F54EBEBC63EFF82D249298E43E62B6A16FAB34FC65717D +:20B9A00096156BDC905619CEE97BC78CFB760A083F943DB8DB8D003602AE69F5DC0D94E0BD +:20B9C000C1C8A9E8EA422270E5918484ED9CD55F17FDA6DAC253B7A519E14C33F75BC5B40B +:20B9E000A05ADE1CFF107B19527E2630492E966541F77209EBB534A1146942D6498A5FE247 +:20BA0000A7F762CFFC0F77B02A268AA822B0990C4144EF99E858F7D0C7A7004E8A8F21BD65 +:20BA2000C03B37D7246668CF9859F89609672C3FF89939FF4A4831C637DB7EFC5249FEF972 +:20BA4000060C2469FAF4CFCD90456539E94492732D16536B8A74A6344D1772C3939081BA48 +:20BA600030AD61EDD28C962F0048F00CA1F99DCD157B9789BAFFA7D4C794C66DFC9B354DA5 +:20BA800087DB96A690DF57C46F71CFFDC500B7F0E7E61C3002C8664E46EDD6DEA788966EB5 +:20BAA000C3241800505C3F59A4A46FA9EEF994208DCB0B3B0DA8C797352ACDF23F63265859 +:20BAC00055CCB677BA7FA314C20BA96B86DFC877B8F50248038627946616B9B006C9D49E42 +:20BAE0002C198FD77F7DE11C7B9E2D2F6812D21E09981335C1C29948C3F0A68E428D740646 +:20BB0000F0215406F8A57D15BFC23A88E7B1AC2C91FC7987504AED1C143080A76435F7EAC3 +:20BB200091C9037A327E63D49ADE815893ED62530D9C1C3814B50B9FE8152A729DE2E6E56E +:20BB4000EFB2F8141870F841335B51CC8FB69E0E625FB964FE2E3711138B071DE2329AF524 +:20BB6000EF25B2B7449F55953C3A65E5C4709D34616A2E1A82C9C759D771E800C4791EDDD0 +:20BB80002D79191F4C9FFDE5129AAD94AF153EFEA78F7E6C3CB02B04A9265366173F446B45 +:20BBA000F626BABF102D3D4A976261189B380F502909564EA78B925CDCE7C7395D8E554F40 +:20BBC000B87C0257B51A94A159BBE408A6AF2BAC342737E6CA89BFF19B713FCBA5D41D1E63 +:20BBE000F0A69045D88C9A1D9C63F3C09DBC98C02220B3552B4BFD99B2955F35273D80EA5D +:20BC000076ACC9F1BBD31F816085729EA23C9195DDBB6A491849EB01E04F3A77EDBCD09D93 +:20BC2000E39ABBFE6FA4886924355C9A4589D6C15968187D7BB3364534621D7100567D8898 +:20BC40007001A221D47A95C1C9B3CA892A107AE513D5C58C5E693301ECC0C7D825B76E31AA +:20BC60001E45BE65C535D44EFAE1C225242DAB332AA23B8D0ED388DA97805A35DD5C95677F +:20BC8000D02AC3A931BFD2E91A6DD799DBCA2DA0D6F7C015615101F53274DA320CF6A63C4A +:20BCA00036BD24992DFCEE0D7810D6231006A0C38A5ECECFEDB732D765964392662AF30829 +:20BCC000E86AC3C228F923625BC836EBDDCD86F9939711B749BAB59D3A19DC5BEAE26F4A24 +:20BCE000027E3B6A98288A2BD5250BA090D2CB2A27488841FEB1CBF1866BB625BF29DA7805 +:20BD0000EF00B2D9E79A6CF3D4DD96F63F48DAB430535D15F8D89FD56E2EEB19CBDBC1AE89 +:20BD20002FD3A7E1C18CFB0B808D2716660D088C7C111C39BBBBBB68A464C403022067F30F +:20BD400088D1AE45F538C9FCB151B2B5F458A97A93B7364AB911575846E287CA6A131B92E7 +:20BD6000E89AB1450558447760E590A8B7A8FCDC7CABB211054102979F595F43283A8AC36D +:20BD80008D39FC738B7360027960D8DEFA840EF2C0469D6A0FB78646FDD40BD42FC348FD7B +:20BDA000B425B249ADBBA2A57D0B43957403FF7C169AA9CE1CB3E968D1BDD8013CB1A8A8C3 +:20BDC0004F6087E234978BACA14811ACD6526A9EF29AA46D6A18E074C124EFB9B7FB06A516 +:20BDE000F7099FBE55F5961B99193469F251DCCFF6644E6919980B420E7341AC0848886FEA +:20BE0000639FBA8DF40C0BE5A8F08408BDDF1AADF4B112ADFAA1F672AA70D3497DA616D9B3 +:20BE2000D14F9DBD6FB4806DF2D82E6228562EBC606147E81E3EAFCB5D26AE97B4A7650365 +:20BE4000030E39299841BAB5BB7C0DF2F301621BCE349655904E8A0F1E102E49FE2D70ECF0 +:20BE6000112F27286182CB464120C30B92E33F406E4D4D99B3BBBB7118F4F28FD466C7B2A1 +:20BE8000E928A45F2EFE1A14D5C47AD5E8D338C8FC963DB29AED651CDC0C95EF525F9062F9 +:20BEA000A8FA8BD6D9092DD6A793481012BC45584506D3014143E013B8A59C0E9204C3ABFC +:20BEC0009A63AD186265471088759C9C506EBDCB2F7DD89C43C29C3AA9D5ECD0B33A7C91D8 +:20BEE0001CA1B2A2D0308933F96184DE7D6EAB9BEF755B621B75E79608925785EC84C0486C +:20BF00001CA3A0E6AEBC6D3625F18B39A5DBC5CAC9C96CE5B9510355021AF54F8F1B037A1A +:20BF2000526C1BA1A5F52F726398931D6FF7F119D9BFB8785BC0EF869F8C7D790A38202C2A +:20BF4000F2C1D9C95FF08DCD6443921EC0CF6CA6408FAA17EF9CEABDD3A776DA4F8235C099 +:20BF600078E4520DA94DA349486555A8B19014209E4EFF80614C1AA4E194B428A550FD45A7 +:20BF80005DAB0EC07837FDFF1BA235810A067713CD8CC5EFB22DA7A0E655F1D14F63B694E7 +:20BFA0006AB4281C81593DA4A3FD0D6893B054D1CB4658A7744999DF42F7F157B82C793292 +:20BFC0008ABB747DE186C680BBAF13F4C4D1C5F956E0D1BBBA775C9712308115FB8E99BE1C +:20BFE000445753546782105CCF1724AC07ADAB3B07FA1DA8E8017B781093728A24B7F959EC +:20C0000059AAB6E24DFB7E1B4AC55CF029C7281D2DCF1B32B773245836EA9473F3A80E82D3 +:20C02000617321C1373071093E496F63B6997400F03BEEAC7537ABA455CDF1E1D0AC0AF91A +:20C04000F2A01ACF7B5A7EC8719E74D9C1708E9A76C5F2B4A883D208CFF5EFFA02B8DE1852 +:20C060003CF481064A64C20E29B82DFC944B293AA3878B7BC1B7872CD16EC23DC97B676398 +:20C080002FDD803E9608DD9D714CE6A1CCA6D92F3E1B1FE0FAEA7E7B25C46477E5CE28220A +:20C0A00064CCB2E70495BCC5395B7CBA1EB43C821231A29FCEAAE8DBB7D5CA80384C377380 +:20C0C000BF08B309CB55CF8F42D6ED3E3816BD418C17786CB968398058E2999684E0993DCC +:20C0E0009D6B99BFA3DE78134E18EA556B4F56C485F4A288A427A7F86D26DD42FAD0265359 +:20C100006DE412B2A65EDC2CBC9C3A934F2E22D2A58E2B64A0D8FCDE096AA27A1D8CD11D2E +:20C12000005B1CDFEEBA9B5DC6BDC1303B55995BC720E55093E720B59842C190236CB6D95D +:20C1400053C6095EF67AA8299944C42527D25AB0F2CB3533E3C4537566298AE78B69C6A166 +:20C1600033A7A2647277C85A7BBFA0FDF9FC048B88C7ECA3FEBE2E48B9340F4607758552D4 +:20C1800058C0F50B4B24333097A89EBE3F07635C7F4031ECF8699191AD3D4BDA9042107352 +:20C1A0006629D1DD65E7A41D5814E7619A0416EA13382C7F6F48809D4127310C67F203D048 +:20C1C0004F5ADED4DFE3F6818D55E279E79E79C2BECFA913AA929ED40A9846763D9F2A5B18 +:20C1E000EE57F08BE460D3B89DDAFDCD94856648257D2B55AE4EA4F1A4B2649D8FEE9D0B79 +:20C20000F7481AA803B51F05242BD658B9D0F44A954ADF27C2A498A42C22EC709A5BA978B6 +:20C22000438640990BEBC9BFDD319B7699EA133A3C92D4F16234F1C5D1830E7881B9F8FB09 +:20C240002C5FC016898A717F5574FE9862AFFA27FF4BD5F4AE6AEF235860471FC84D2D8DBF +:20C26000C5FF2E8A5E004F66A38880438089E5A391C449BD43E070451669899E2F181AC5B1 +:20C28000474601B08078F75850D13A6336B5F9ACB86C61F1257FBF34FFA82EDF433B642CFC +:20C2A000D9484A43001D30B957EBD41FF29D53B7F4C9EC208F9D944FB96FC7D30F959039F5 +:20C2C00085E2A9A8F5148E3A4B9940668BDCB9777C84365ADCF924F5A96D7D096B4BCA9189 +:20C2E00057A0EDAE4A99F9291217D89E3103F4868FC905715F0FD401D37D3BCB6F77C21239 +:20C300008150A3C9BAC1EE22F2141885C76BE56A2B4E581D06ACDE663787F44322CA6D05FA +:20C320005A41C036CD6E6D51E4F348AA203E5D0F191231DB9E05B026ECF386511DE1177BEA +:20C34000C81A477AFF156B140DAD5A7439B07ECD6627F3A73054208F32E5A3A9F892B8DC10 +:20C360006AF701DB5212DEA412EE1D459C94CF608522F030838D35C332026214AA5E86F1E1 +:20C380005EA4FE9D371BDB029EBCBEF82DDDC4676AFF605C9BCD548A3DD6F6738D34B50C23 +:20C3A0008F58DED4608DC94855A7E8C5DE0E51622F8E1510BD2D660BD1BE88860CE11BB804 +:20C3C0001FFB992778970F5187577A2DB25BB23B08A452CE8ABD96ED92D526B880D5DC5A2F +:20C3E000FC2C6B9D184BB3AB82A59A92AD21A83AE78416607B1378193EC0769266355A4608 +:20C40000A4EDD6CEC3FE8E489D672282F70B06499D0B4FD9E515EA3E774A52C66A002051B1 +:20C4200079F5143CC64684999B312BF6812E8012DD6EF9F7775A3678FE16B85202D6C8EA85 +:20C440007EE8DFDE5FB36EC495C8257103DA524DCC3B9DF6E049C434362AC0F7E79819217B +:20C46000CDF6AE45652C0DCB04BE42E648204F645D9C875B71763BBDF7E60C92CD9EF650B2 +:20C480000BBE59865CF8AF678813268E335290498537ACA751A6527261D9EDDBBF2610E23A +:20C4A000283CFEC70186F5E55BD11B07D8A09BBF1336DCF8E04C6E7594297ECD6A124D13C2 +:20C4C000F17D9531FC51FF04FE72C18E677CA45B2435A7D4B7253273D80901DCCAECC7A304 +:20C4E000846DAB81001D48CA4CE514260E6A83D898E797F7175EF3527FECEE053CFFE65418 +:20C500004837B14F3F3DE6D6534738837447AAEDE44F7BF7F8B783329BA2361BB42270A23E +:20C52000913919138C499286F89AB8ED54148AC7E4E1C84C0DC9D03E95D8B07B89A16DE25A +:20C5400014C1148B8B5DFA88FFB958ABEE4D5E25F6C383C7D7E3BDA11A654116A3C97AC1EC +:20C5600081698BD7C768C589967AB3D85FF391A6C9F0454FEA11644F90369A55A62092279F +:20C5800009E7C6B82F7EDF28D0694B9039F64C413D475B2EAD71B10B6D13FFEB0B86997CB2 +:20C5A00080FC629E067404E3B365CCDA32FE076F2135D964255F1F053AB9BB95BCA106B6A3 +:20C5C00051B0A2AC3EB2382CBF0BA050536A1FEC9F94B5A4AE0F11201489B7C853E099379D +:20C5E000B4AD78147B6F339897CBB0EF6460D886CF8DA2B3157DB0A62E6B8EA1752ED7603B +:20C60000DC2B9AC021E11A0B4ACE43C344FBFDC436A636E979C94289DD6BD80E5914A5FE2E +:20C6200028F0B4D391E353DC339DEBF6EA455CEC8044E3BC20624B6DED507D0308834866FD +:20C640001E8CEEE9879864EC879FA7740AAB98C4C7655FF5686D8F807A68AFF115A6FD4DAD +:20C660005CCE3B9ECC82E6436B7F315EF1D425EECCF831697F77FB4D495D05EE9E7E8C61B1 +:20C68000CCBDD7AEB7D0D71F2A910F9EA23C1EDD603D7453F89AA5588721CE1BA99365F5B4 +:20C6A000BBEE11D4676B038860A73B945421E24C82F25C99AAA62D9D2FD78A7C50DF222A0C +:20C6C000D70582162DB362F0B9EA3133F242F4A8DA29742B427B9D1079C4ABFF8F61403B7F +:20C6E0005215D3529DBAC883F402CE7B90694443FD18E2744DC0C65F1F20C95DEEB3BB5996 +:20C70000DE9F53B62A548236FB669E6C6B6CC6EE9697E4F2435E9930812682160273EB86D5 +:20C72000F417B54B6D2D6053B7F0801CF645CFDDB635608670330D08AFEEB70C1FB7776ED3 +:20C74000EBCC46DBD6E966F88C1ABF156DBD55C59A6B772C4571A71EC58CB1236D4231AD51 +:20C76000C6AB75489075686C123BD1237E77BB0EE7D33219CCDAC9618CA7A151A9D0FAB88E +:20C780001763A0CDCBC9C18359703141628B35400576CCDE96C920201EDB26A5D3EB5CDCBF +:20C7A0002AE459FFD56332834B698BD2A503536072D623088FF3B881666D697DCEF54F665B +:20C7C0006C21C3E3CC1E9C282977DC1C1B275AF2ACE9534C46B3085787F8EA25C8413C51A2 +:20C7E0009C737C0A2AB5EF6C4D1D9C9310DA06B4A2759B78444318E1ED77ED78C9AA87922E +:20C8000092D7120B6E37FAB60D2506EB910DBF881291434C195444698954A215B70336A2C3 +:20C820006B4C420D5CEB687A4E6C17D85F602639B8E55996D525730CA51C50B57A5EFC3B28 +:20C84000920DBD7C8125A4B2A78189A1F8994DB44660AB43B17313ADA2BA9639B60E5880E1 +:20C86000611CDB7FF599697C9F06CF77B96A131154E3E06731FADF269DE11879BE6FD9F782 +:20C88000B15FC2B655A8A246320353F2370A0BF71DA2E7CC7C9A01F938256327B82D3AA83E +:20C8A000E1CB0030FEB9CAFA2C9CEAF4951C4487B8575DF2C7EC95DA1D30C32BEE394DBE12 +:20C8C0002EFD0135796EDEABB6967977AFFA2EC94142174D51AE24C2D9BB6D0BC15D018232 +:20C8E000700AD3F63B17D3C3A8A4435782E04A614521EFBCC0510ABD4B969C57CFC06C0A58 +:20C90000D3C62DC776701D449D2CE693B5B7A21476E64C6F155C61F87B6A41935CD183D4C1 +:20C92000FEF78E616613C082CAF5C90EA1AB8348D483FFBB906D81C564F1522E600E964539 +:20C9400092634085C910B148C5CD5DA87F8AA50B6DC6A1C6F700538E2EF6F7A11669B9E1B4 +:20C96000F263463644784AD48A5E230E63E5CCF0F927CBE2E7CB63C3CEF4519A7BF494207A +:20C98000F085A44C88FF28B80768E20EDA893C8726EB2365E75FC4D3186ABB9E9D8E29B3EE +:20C9A000B355D9F4F19C9939C540956682F718294D418B0CAB5BE23DC2BF8EE6994CCE4D4A +:20C9C000A87C43339A604403510428C4A13550613D2898BC9930F342A21F261AA46D958FC7 +:20C9E0009DBDA7677C4870F0C57FB5236611B1BB4A6F1F770F23F342E0E0A639EF0CB17239 +:20CA0000F917EC5FF2BFB359D2C2E6820B3E7B1C0B7FCD061670736D4B803BCD1B8A1BCC00 +:20CA20009AAE1436261C6ED134A8FD76B39D9E771BB7CF42D0EEB083C4B3283BC84FC3C1E6 +:20CA4000CB71F298AC8463A4C15FA0149D9D73DD865C5511D1137155FD0747DB0372966DEB +:20CA600033E0655A55D8ABEF03F31AF8C376F7E8D2F8005BCFBEC73E5FC99DEB3ED347F04E +:20CA80001AB94A8A4DA9B2F4492751DF1E0FCECE399C351E07CD1BBD86291F38A7F04B9A94 +:20CAA000A0DA013171BEA13595EB0E00E95D7026754D91D4238EF038AD47E3BA9CD4050C49 +:20CAC00023BF9E24FD285D932D396D1BE5557D35B590B8265BC2C3270F5F240853442BB885 +:20CAE000EEA13C1027F857DCAD2A7E986690C59D5BBD4B00B21CA51E0A093B9B9F13DC6EEB +:20CB0000077D23C62DC751195D6A668EEECD4FBA812689835294FB0E74FEB2FCF6B62E3FF0 +:20CB2000E13CC6BCE4077C973C6F89199BD9EAD081C3CF455F41BDA4C98E39A83F00C0B796 +:20CB4000DCD2394F4359A246930AD7A623D259A0D3A50A765CC44E9E9ED8992491BD7C0F03 +:20CB600004D113F0AEA1ABAD0EC24588E1E49A90F22F393CF5336042A7ACEA62E00C22435A +:20CB8000F3B47FDD71042F77A27EE280C58B7C08BDCC1D797021E47BE2A1C32EBF7F2892A6 +:20CBA000D2E8A61479052CD04F68D70B9EBEB1F47DE66ED0056C1CDA4D88912F9E65A3FFAB +:20CBC0006CE9980A5F0411E6EAFB4CE8313B1879DB960D8544E721EEDD7FC6279570A0D5EE +:20CBE00062E02BDA9E40C12BB9A7B96695F12724E24D0A238A7270960743EA6224ED2D643E +:20CC00007F711B0E473662E30885A536746B87ECD3D6D297A716DB6F2001D8D5BF1145B1D2 +:20CC200048A8D6A9606F282E283FCD5F7386AFEF7D235F82291B38A3BAB6912287C33205F2 +:20CC400030C9BEB17240DD2F56A56C9639C2ACBCFDFCF6921D7960FAFD0337882B8222A6A9 +:20CC600083C18956806A199C4F6F953E00876BC266175F6CF86BC5C823948B39A09BC57A80 +:20CC8000034FE0486D77F72B964A458FD64A46DC8D70DD9FD526280190297A15CC566C2883 +:20CCA000DDB04568F4B7719DC0BA3F894AF9E211D9ACF9FD802C356D047A6CD5D4A9D3052C +:20CCC0003F59C6FBF830CA46E6892D9E595C684C865DBECAC1D44A2EF731F10966FDB8FA71 +:20CCE000AF5DC54D25423B97FE66D260C19B6B049915C1788315D43C7126321D057CF13065 +:20CD000063025D2BF4C0F045D45EE4ED3966160BDFF587673FEFA007238748B4BF42906B41 +:20CD2000BAB7FC15BB899C749FF2758C690F94E0A0F93C895DF4E5457DBCC3DD4C9196D7A3 +:20CD4000443474F505D7F9E65104779AABC1F051F8F551BD072E356323D94C0523F1B02C1F +:20CD60000C30A87D20C4A1C0797C940342EBD8B19C370079C91A032F74F4B49C24CE10DFD1 +:20CD8000B510655A9DAAB04607BB347AB52EACF830F49C31442B36F79A23A60F5107D46848 +:20CDA0007216866C3218E11FD0029EF35166235A5B495096A9A2DCDA7F857E04C07F43BEC7 +:20CDC00045A986986D1194619910970A93423F04C7F4F897D9C0E02E59CC8A7FA457DEBCBE +:20CDE000328999312F97A6D9A6804487E0D25091D45DCAE871181DBB5A90C88DA280338687 +:20CE0000FB2943CCF9432456A04BA245F4CD7EAEA3FDA40C3A4AEBC01C0C61633CD068A5E6 +:20CE2000380514F8D92A218661DB6BBA407BA2D66D70E55C9AD8D69548FC04438ABA299ADE +:20CE400061412801FFAB9451DE1AFFA12DB1265A1BBA8FB067EC3B79BC0D950623B0979BFE +:20CE6000093E6B63DE2230A0CDFC756BE30A58AB048517E8B4EBCB49A14E72ADA70BF8B091 +:20CE800056012D093D6C7E178EF0ECF0EA589A191D2F3FF3BE26BD1F791E0316F1E08742F0 +:20CEA0000B8DC1FF411317966E9765D4AC284DD6AFDFB90EF876FCE384C3E9CA2C63B8D22F +:20CEC000E5180AA663A1A9BF2FFF497950C950D86357B50F7D1AC640EC6EAD661746AAEC8D +:20CEE0006ACF921DB000803F4C4D73E1E556F03D4A0A4D1EC87A45BE826025E2FF28C3555A +:20CF0000C52E78114978BDC77AC5A6B39F06D56DB435EE277012FEC267A4E1C1CD64B5D628 +:20CF20007DF92FACD835D2604C3E827B7FF51B82630B48ECE6F09010197F3E31E9FA6C2239 +:20CF400074319B3DF00AA16C46EA9F5501CED74C20A27B164FBFE6AF46F1B1EA103FDF81C0 +:20CF600075E194C7966C0F0129368C28B89CB65923BC0FEA941FCE6CFDE895A1C890438E6F +:20CF8000719CB4C2303ADE60FEDE21383AEE620D98405BC7BBFCC606ACC1370AE9F1CFCDF9 +:20CFA0007C11508D4989346CB95A392A04FBAFD4ABA1270F11DC6C85D576EFA3C1987D0D7D +:20CFC00019F3C85ECACCB04B1B7325F5EA53F7ED4CE79898E737002978B9C342DDA720AA97 +:20CFE000BC5FDC0D911F6B06EC116747C5FB5C76401E176A07DD56BD3A9091DAB97DC80FB7 +:20D00000E3C6E75B3DF93CA2BDB9F9747210871C1FE41CA18DD5340192F5964D2D512DB2EB +:20D02000E27C2FD5728EADECBFB672FB1E084027568520C0C6293BDF80B7BF8C4FE6373F95 +:20D0400026F6BE5E4FD1A5E956BC7B6B27938781A343DE350E0C411F7659E97086EC65F8C6 +:20D060005E5AEC83AE0FA965F23547BC693C5B92F802E0106A26305491C5534C33EA528F11 +:20D08000F2C93B8CA689B097D86DADD46D743A53C3ADDABC2438BB48C4B8FBA50FAAAAB8C8 +:20D0A0004B5C411CD469CA3C4208B98296255C77DE2BA5E53E942A442AECB197E7F46FEEAD +:20D0C0005589569EFEC85ECBE951366CA6A8E3FF282D8848A995B72D587B9736AA25DBF101 +:20D0E0006EC70E56FE3A6C60A6235CB65B7D85A296FBEB0CC92F49F7CFF043BF304D79B38F +:20D10000F1EFCCC9420DF8F4FB0320D871A8D8BBAA7677A791BC8A2E40CCD97A4A8AEE0257 +:20D120001DD099D099F6F9752E8381A2A205A4C4432528DFEEDDAEFBF27BEB06E57BC887C9 +:20D1400030301CF4A8359E76937AF1A4253C88632F1FB293BB518851EEAF83174E9BF18B6C +:20D16000B73EC3F85F03E4B575B0993D3341A66D00809FAEFF46091A34A5FF36D54D40E9F4 +:20D18000464F81D52CAAE918605FE5D97D5AB20A3D86803434AED7A5D8F452F682886BD788 +:20D1A000B121E36CD849FB1E54A2C9C9A77E0E5B9FB407CEFF2AB3CB7306F63F0F8F6AD7A2 +:20D1C000BFFA5D47A8A7B208059D5AEFBD84804F251FD381C07AAFE4DDF4AFD0B1ED7155D5 +:20D1E0002C0D8EB3036085085E8FB8B3C335945D416ABE7F2669293F2A7D754FD45D549A1B +:20D20000FE0780206461B2E8BBF108AE20F2B4225F439F81F50FF06CD94E647F05571877A9 +:20D22000BE7039C2C8F4F246E75F397EF8ED911F0F8481DE71398E0541238139E4A28ACF13 +:20D240007B4D297757D0D583D64FB287B00735EE7061B87B5ADB2D01A72B7C1CE39ACAE0B7 +:20D260007E9377254E28C6A0C0C3362062F6E448BD1917628487EAB688B07B014EFF8D251B +:20D2800043B85A99AC7FD49D5587C39E96E739E32E944EE92BA4541DBA0F74DDC82416A732 +:20D2A000D4C986D21AA5EE021371AE70C90B8EB5D57853AAD6779E9DEDC492DA879B6B781D +:20D2C0005FACEBDCAF8B0560EE9F80C0A283CEA9F884B6DE2DFBB81CB1270233DA1EAE0DA8 +:20D2E0005C4F0C0FEBC135BEF1D7D07646AAD69CD4C3BE82D1D85F3F848CF97AB27C64A680 +:20D30000E78795A16E9B539AB9D2846EF98AC235AE252ACF96156DA6F4057A7EFD318C67E0 +:20D32000D21FC115ABAA1DAFE1BFAF1F35AE979BECA9C3865ADE430AF8BFB21E0E50CE6A02 +:20D340002CC1E6A6B516369D57136AA73987D4154C0DAC0C53410657C021CF1CD6FC725927 +:20D3600018DF2A65C0A68E75390F7FF8DFA636331457E5779894A0A2B13DE52D43CF53FF78 +:20D3800064DE16342D09C96802B278696B9835EB51078213E5E04C9B88E0E82C3A021DB3C1 +:20D3A0003D85AC4855DA469E6158DBB03448FD5CA5F74CE006DEEA3D45556447834BE1E3E1 +:20D3C000FED324529EF7F776A56B601FC0D8C7BC1A9AF3DB894B759A6CB60D67FB62CB3601 +:20D3E0003379E6504A44560B714E07E27B77AF166D72AB64A06E32141EC4E4BF551575B5A2 +:20D40000C93A823062C8BFF34550AE47B9740AEA88DB28102AB25FCC54612A786054D468E7 +:20D4200070EBF4BF42363341B212D93D00BF772DE93B1873FF22436E2FB073FC54FE83C44D +:20D44000F8D7829082E59D91AD4D0BB45A835C91FAB7D2C08AE2CC8EAF8EAA2303A0F5C761 +:20D46000BC674466D4818CADA5DFCAB7982C7781CE0292C9552159E9F2044B500132BAB27D +:20D4800025A22DAB9F29F4B9A2DDEFAD53ABC8D480C1A5027B415C02C92C8834E0F6BBD0AF +:20D4A00055679976A5419F910E1FBFA8865F649E1F17750D63ED38927D2E06538677EB92C0 +:20D4C0001B89A8C1C7AE925AAF0427C3F9184DCF2E9D695834058EB425BEDBBBAD4EC30FC7 +:20D4E000593369982113B241866886DDA4B4475A0F29E7F6E0D6A66AC8CCE21335E1317D06 +:20D500007BB1180FF2F156302A28BED219FEBFA9C4B7E4724D47131903B06A028F79B36023 +:20D52000FDE617B395464F39F52A0666AF0AD3AD15BEA251AEB3B4DC9B72A7FFBD57E605AE +:20D54000DD9B06DAF41EEAF7441AE6CB1329C0A06F6B283EA07711A0985579A8CCCB74951F +:20D560003D5826728F4802726977FEFD6FB2BA91E4E75734E2B5977E329636188991ABB05F +:20D580002B0A4F67228CE545CFBA27D00F2F618BD86FB8A2C259BC5E79335B6D8FBB43A4A3 +:20D5A0007C398B9B2BC5E41735E4526ABBF4CF2588C5A61CA7C7A77C108BCB22F600C4004B +:20D5C000E08CCAF372C4796EA129A7CCB8FA5EAF024E9560B1643AC7DD030B522CD5FE234F +:20D5E000C2D33AAE76CB2A2A56FEEE07AB75C69FE9C75F02C8A95A3AA30E9593A1FF231A7F +:20D600005F4835E76EE659D7D2A5A8C2F5C43D97D4EECC90841ED8A5B7C1AC1C0ED844149A +:20D620000F07EC17B706C5C16FB195D022AB27B218451F2223024DF64085E1E5BEE2010829 +:20D640000D78834386F69E17F58084677914F7A01A977F3071C316050B705F3A6565346C9D +:20D660003FC56BBA946D34C0E39ED3D6254772E43FA77C2A3CF44D1BBF8E532F6B893FA6D4 +:20D68000015BEC981AD1991ACFE6158B2FC45951BFF6998A0B06170EEE6BABF2019537EF5A +:20D6A00002FFE4E4B3FCE86A16B54991759E3A96FC81C383D2E012CBBAD7EFB6A08CE3156C +:20D6C0005EA2F475B5EF7AA8C3C05095E986555C91596683E6505369B602D879AEF667BEFC +:20D6E00058487B3334BB148899DF4F97E4A50F7C4A9A5D4A057A86F0038068892E381DCD9B +:20D700006A593A07C60AB2EB6063E60D23F0CCC0BBCE744D40BC80EED6CC1AC66872017DB5 +:20D720007A3BE21ECAC118340A907C266F610C66121C6BAAD83161FD5A75AD07FDF44CE68F +:20D74000203D3AE680DDBD9A5182E38D1053606030CE174183ABE5708BFADDB7B06115D149 +:20D76000B06AD2FBEC6702DC183F083D2CF509642DA6F802A3EE7378FEB61A5D8ECC130D79 +:20D78000D1E8BBF85927B1A64691184E612E120740F259C3DE78D776479CB05BB8B7339050 +:20D7A000768EF2717DCD1AFFA57A9D0F65A98D10898B86CD0062330AA8A1F7BCB7F5A634A1 +:20D7C0007AC5DCF5CEC889601E6B79F03C84F7CBB52A84B92DFB3B6B43CCBD0C09D20F3961 +:20D7E000FFA39EF30106E11F1027E9AB84E80C791FAF1F22E2DC6E663F05D35B195B44E187 +:20D8000068E19A5800826727F95FDB9F079C4560C8F4B4F8AD458E38701B2752DF3A6EE315 +:20D8200039932EB4E0A75990183E37324B142F34BC318C57E7A0E6B186C5C91769483AA5A0 +:20D84000CB4B109214DB3CD3E1F494FC1B98DD5121CC18F104D0C1C0A83E26760065FDFF9E +:20D86000E72700AD6CEFCADCDDA079887005ADE6AA2FEC98BA225BC1189F14553C77856F4A +:20D8800029D5CE28A930FFBAF142C274A65B8DAEBABDF13B194053FDA8B042AFD9621D8DE3 +:20D8A0000D6146D48C55D60E7E81D1B8F5686CE371A9D7203E76D6B347C3D4D7989D805AD5 +:20D8C0002F119154D1FFB306E03F6450F918617824BF2C41ED45732FB92140DA85858EB776 +:20D8E000D8DA0CEC4EF849E0087D68F1B8BD2D4DB196D7C199DAC8AC2DE2623A0044CB566C +:20D900002B2BA9950A8688956C40DFB1FE20411208F98C74D07E291E90097D331DDAC18002 +:20D92000497949FABEFD5EB796538CF861BC8CB5E92CE7805E72BCEF97D62179DDE302285F +:20D94000AD313E2E38610C5ACBD42A853E586C0A1BB5425B50B5D9FE7557C8C4C6B55D208B +:20D96000CA0DE0286E858BABA03C1FEF7BEE918A512664A3122D8A4497DDC5ECDE1E38D677 +:20D9800069FFCF36574931D390267729E930A1C24DBBB1F1DB793449BF7857B2EA3798A38D +:20D9A000ACE4BB5C600E92E8DDCE6FB85968D0CC56290F3E801C8FAFF7627925F8917CF611 +:20D9C00080079E89E19D9E6380AB9C66E17BCC2EE5BF47FA5D3EBDEB6AD7B34FDDD23B77CB +:20D9E0009AA4DBBB682102B305973BCBDBD739518F9D79B4B7B1C9D66C60FAF8FC32F948AA +:20DA00002476D67E603D7B6591E0D509A3351EFCA36C113C78238C733628BA6B9C0720A579 +:20DA2000C4DC75F9D0FE1BDA9B443EE2F2D7B81A26A5708D29E67F0293D97BE2800BC643C6 +:20DA400006C50BC3B3AA864C937F408A55CB2D1B40F70C37A217BDA8A10EA0602D131161C1 +:20DA60007A6F0BF347C704C784D3F8B0BA140AF49F4AFAF2DF9C666A4F51C813475FE1E217 +:20DA8000666D5846B5FFB2ABF5ECC2FBCC0358B88866D3648DAC92EFEB3253C4ACF6FBF2E5 +:20DAA000CEEAAB4FD797C54305091900B696E58721F77432A79B970A62CD3B7AA9B957D54C +:20DAC000B24E496F048DF072764FFB677DA6A3D9ECBCF1B8AAD11B70966F20301E24D8BB54 +:20DAE0006344531EB4810551E8BAFCC9AD53F61DB9D23612B6C763E0646B1964FBF6B3D2B4 +:20DB00006A81112C5FECA2EE41DC394CEE6E7C725531B22FACB840B814018C3A6056A71407 +:20DB2000B12FE8F178C27E6E8475A016A3A8A0BC1CBF933A303B64717AD523BB2F0CCC9FF5 +:20DB4000119ABAD7F2166C27FBFE05CD02B54D796FC60692CD1CD4E7FE5FF6B0863D879454 +:20DB6000A9857F256BA46E56E5DBAD88D109648484FD7A6126C75989A96151D53A73C2F788 +:20DB800090BF9BAD6CC266C1CB8E891BB073D2BB4AAE8652AC5DC5F327C57DAA87094E88E2 +:20DBA0006B01BAC0320C09B2C5FC5DAF05152FE3D76F9EBAFF557090C1A79452F7CD646ABB +:20DBC000B3CC45CAC1A4A53EC314BC360FC471ED8D8E4BE84A966CEE7A5D8DE76442DCA57B +:20DBE0005AFC44CB2C75E7C5FE48D1FB79DE2901E353689F5AD7C0BA66D119C093DD412215 +:20DC0000F8C81478282602CCB5B66B65A2A3F83ED951033078D2CC267B92CB55FBF34EC222 +:20DC2000E768AEA9D96F51D7FF8A83CC926576D67AABFB311E28816798D5941C26F4865B1C +:20DC4000B75443F9C8BEE05AF1C7624F12FF56EDACB133BBCC0ACDB954F6126305D669C591 +:20DC6000F5CDA600CA89BFE12C163BDBF33FF8924EBEC56B84D1D2C73DD9D16ED69D9E584D +:20DC80006B5FEA6046EACC6CAE1486996A9BA645A6FA3102EFBB6725ABC3FF214F6C26E6D9 +:20DCA000B75B5F363492192CE39BB8CC2A4AF179563DDCCAC2DAEF10C1DC7740E1CB2AD301 +:20DCC000C5462E9D6DA02B8F7EB3A953795902CDAD1CDADC0B5AD178435BFE778A762DF577 +:20DCE000D227AD71B14E09061B7765EBF13D73C8C353E8E6E559525FB365BECFE5B0BD3EAC +:20DD0000500A83105BBFD563CAF464FFA88B2FD1597F241A22E6AB63C3C4509F2FE7A723EE +:20DD200086CDAC9E4E7D42C6466AC55C3289C1A0FF4EF1070F2481D2AF0E061BDD4EF3556A +:20DD40006F7C2B50A61C5FCEBEA3D2128C4D2BA52F71DBD04B0D9D16584582368F44AA3A1E +:20DD600026DE975C05903E12E04EC04DE41FEF326656F3AA9F08667F97B6E3D76FF5675160 +:20DD8000E80736DD6EF4097572446E333C2D5D0BFB28AC90C841734D353B04CC3F4CA205DF +:20DDA000427708F495941D2D4B74F9F1AA504DAE805417D944E74B9693A822969E90555AFD +:20DDC00040CB7F6B30CCB5E863C2C53FCEE1B7999CA0413915EFE0F8FC130CB99EEB369DCB +:20DDE000F31A356ED23FB1CABA2DF18CC0935A69B74ED54CA4ACD8D1253F686827D986D4C0 +:20DE0000174F7DCC201CAB4DF25548259AA08DD907D8FFBAB6F8A2ED5982CD6647858F7518 +:20DE2000CA7F4F565805AD48CB851370A0033DAB794E56F094C2760020172818254DAA993F +:20DE4000F53237981C6FB6672373DD78DB82237B6FDA6545D78BC89341CEED37A435767F8D +:20DE600043332A241B3350BB3409BF4818CDC25B686E800D05B3FC6F2EF01338B76A594D89 +:20DE800037FF58DA8000CBD3BF0E85B386A750626EE15B0004FB8D61E30DF09F8CCBB49265 +:20DEA000C1494BD5D842F6203CF36DDEBBD4D614B2DE82BE4153399EAFB7C45E2900006CBD +:20DEC0003A73C2945B320FB1EED5F1A6720E6DC21D44E497BD35F4EBF95D45C834E98775C0 +:20DEE000BA76A66C25AE683240A147A3C6807C5C99787BEAA604F76E9825D89023078A0E1E +:20DF0000CBA56FEC3CB7A41C4C8C156A6E20DC620DDA7AC5E0C1C8D3475D530EAC51A90D46 +:20DF2000DE94B296B79D919BE20C8EE8B1FB71B4DB9B8F72882B8D7C61255795E02B91BD74 +:20DF400080999785DD8487516947CD76DF90219A4A8F32E456EDDAAE7D2C46581E3324239D +:20DF6000C70D9BF803FE6ECA5079580E6E951E502DF9281923BF59AAE0EF6EF9E1EA2D6186 +:20DF8000FAD149FF8CC9026B9AA9A4173B88A3D8BF9F20DA858365FB720957137B27A08EFB +:20DFA000E66DA2D808DFEE2A91618C0506A397AD7B5CE56D49673667E286E94F9AE596CE2C +:20DFC000DDD4E782C4F4C71B0E854076F389058B82A56F166AAED017D9C65EB8474D6F0BCA +:20DFE00077BC6344D9C732025B782F2D33C7FD8CABB62D1ABEE23532093453E74FF7C8E5A8 +:20E0000079E076C5608EA4ACDF84832D114182AF24E4514A23C8D9C8FD80F92254BF7C76CC +:20E02000620D3BCBA2FD88DA974AE90A3B3DB9AA41702EE1E991E708E5422B87F266072C2E +:20E04000D41CEC08A97860225644C68F6FE9C2F3DAA260F9A8C3B6B60F745953CF33836677 +:20E06000F54D69ED7F85CC7C4F11DD83376D728826E3E80956AF7A0658B35E3AA4764DCE07 +:20E080007497A4E30B1335F335DB1A3A84CC0E655A1BA6CD47B8C0D9C4CF051717E2509B6E +:20E0A000DFC4BF809C114F52A8DF4F424FF286452056A3534BDD5BC0EB392353FA7A4BCC38 +:20E0C000E088BC8DB125D9C085C9F0C0F01C4B1714FD35E4FFE9BCDD7918724A93420F8E4A +:20E0E0000A4B60F3CA1386F0615B3E8DC5659D83D6EA9E1D4189A4FAB9382C464E2AE1B302 +:20E100007FDB4981F4839C4DA5D3DF84AA279EC0EA292DD08EAFA7D469A1166A6175252202 +:20E12000B2BC46D4AB41C60F4C6E1ACC163DEE8D9C8ADA63C32B317D35FCFEBA0FE35E3EB2 +:20E14000E3FA003AF0D192BD66DB43A521D3FC23D2684D0FF8E92CFC8DC18A4CD216D3E3FB +:20E1600049ECC6E5175F69AAE9F9BDBF21ABBF6886C6A2B773AFA7FE5B1983186531D609F5 +:20E180001ABFC98FACEA8D5F9CA2AAD2D51862C76E869B6D6488D723DB3F0C09C5F246836B +:20E1A000529D792FE96C2E43CB43B06BEE1D8F4996681FFF8B5ADFEDF53A525E0AFF8C575E +:20E1C000FF96A0711382F292C3D0E757D68CB72593722F1C0F2D71901EFD243FB8115ED06F +:20E1E00062F7DC6F6676AA1E7D05DD0D86FDAAC5104E63531EE00AA2C2DC8B9EB054E316F7 +:20E20000ABB6EA255070EAEE9222C563C43B3A4F49C73A3AB39DBF6ECB7BC22AAB016A66E3 +:20E220008BFD02584924B319E6408B068C144161939DA84A151CAB79232A676B9FBD06B41E +:20E2400076C9CEF33A1ECF9DB1642C61BAF51EA75ADF0B486142777D02363B546151F35FF6 +:20E2600040C53E7EB643A88DE82A562589FFA0B4DBF8D12A0969C1566634D7A62E75FA72C9 +:20E28000416836FC75B47352306774AB7AEA8428D7681EBCF6802BA8E8A0B2F3A60693D051 +:20E2A0001981311AF0916354E677AC83DFF09DD746AC6EE20FD20480474DF8704D772118D2 +:20E2C000719754C98AF587D73832C91C8AE0EC8A753B6FA7B268A96431A41F21D9DF4F35CF +:20E2E000C724F019D27ABCD2AC7C04905E94B2C4766683F21771374AB7E09365561607FAD6 +:20E3000004DFBC50560094E5680FB85C5EBE7F0CE2E7C12692D8655B8A5B8C1C52F441110E +:20E32000392518F8F41B2B16DE22D4DC905D2FD7A20C67E411A979772C6F984CFECF69F62E +:20E3400050EE38F715EF703A02C81D46A97E403CCAC5E9D4C9CA8E8DC126405866DEFCDF3A +:20E36000F61DF17F205F7E0C015E14D33D1442F4E6ED5D7AB2ED9FE377971913EA7A3602A3 +:20E380002BBF0FD29FD51F9BBE6814A5A9CF67971C76D78C92C4A631405F8155E798F33DE9 +:20E3A00069B1620853A97051C3FDA846ED025CF0E0D6B93F5ED6F8CC14A8F0E405D6464993 +:20E3C00085C3B016ECA958E70EB8F8361073A3CDBECB01CA72B22673B8C8A1ACE8CA747000 +:20E3E0001B2AE5ECB53605A804CC407FB1C4CF9942D580798675B5032A42085AB65B4B53C3 +:20E400004B943C8AF4BF361E0DD3EF365F464C79AA35AFD688DE2A9BBEC6C3DBADAD5A027A +:20E4200056453E1751D19268B773509DB4B4CF0DE0547E009701845F3BE086FFE4550896D1 +:20E440009C5BC148192FA3A6A727BFC5CB0B9B99FCDB4461369D0C50AB8CEC1C44E007D3E7 +:20E4600050B6E65B147A1B1DEA36C860C14043069967C48B8374FEDB0909D5E0ADF262CC4A +:20E48000E9CC8679399D34840C86EDA55F34E8151D7633263A73E75B6330C649BE86547DF4 +:20E4A00042D74A80DB2688367F6B7B1209FE1FF5C68A9543DD2FE38203643228165B99C8FC +:20E4C00034D622B807A52C5204B9FC1763C847815C58DE62498A8922385C2181660261F802 +:20E4E000DFD728234B5DFE7418A6821BF53684F4DBFA3EAD9D84D067617B051FE6B17C9642 +:20E5000065A85A5A728229A2325E89DF3405C8FDF6D3DD445DEA99E8ABDF241DB0C670C161 +:20E520007474E4B2A7ED82A33931BC1843879C28A3D4B252792DE43594FED9EC3D533C5427 +:20E5400062C5C0F68CA2A26E31505ED7AF8579FAE5BA993324BC2EC900F274E1FB46A221B6 +:20E56000D69598B6FD6E99298F933148C0B2D45F4037FFF7C3AB67619111902F20486A722D +:20E580001EECA16554458C3902D2464203ED2C28C6E31F9A2BB877B6E03738644B548ED249 +:20E5A0001D6E9CDE9BB13B051CE266B596636A4AB6AC5CCEB5A4BF533E08966550260C2A20 +:20E5C0000AFAD9BD44A87F63F0E6E0262F802DA5253EBFC208DB49719FC9D16E9EF7BAA45B +:20E5E0008B1B816385B8E2A621B0FD4A362AD3F759B67E6C2C5B6DFB350E87EC2F07890B22 +:20E600002F3817B1A5C0C1D91E9C94C3B9FBF067B416E07502DD0CE5CBCC9C2C2A75707CD7 +:20E620009CCE40B4E0B4155CF443C20F6B050C713E55C84EB811C587A07A6F2841EB2AA617 +:20E6400018574733DF67042496CA5197AC69B841BCDC8B2E4CCF6507C241498F6573D3426D +:20E66000D88254909CEB0858AC7038F026B5821CDEF01EEA48CCE95E3D7EB0D3173CE3FA19 +:20E68000D9AA2EA2ADC47EEF0ECDEF3308E7F4A2FE3FB4E60DC6EA6B9FEE09323B3C6921FF +:20E6A00020A7F921B879E2B76892B6517953F31C2C052AD301BAA6BBB2F4C16A6F0F1FA675 +:20E6C000CE78FF5B506FF28B9CD2623EF9AEDF1921F2AE608754F139A9329B3675CF456DE9 +:20E6E000ED0F1757F7D483520F898A17610B58403D6D5D5EA6EF9FAF40FD022F4D5D5F67AD +:20E700003314A15AFBFAFA95E4CE735D0C1CF46A371F9AB80A4E43FF01493A18FACA92AA4D +:20E720008E6B846A89FF937DD1AC9C576EBADF13B71F445F7BB462DC2FBB63BCB29CAEA540 +:20E740009D0A22FE67F36923FA6404BFD92F2515A61636433B3DB330EE829C4F9FEBE21A38 +:20E7600072DF8D1F26BB73FC09222DC2058E7E6671766DE07C6458AC12797CF75B1BDE6DE4 +:20E78000A12D8130896240E3D4771C51D408A0316A034DE8153C492148F0D137938ACD3BC5 +:20E7A000B7E6C6D62B2D0063194A5D02D5DFABA2F97BD2F014A907201CD839C191D598D9C3 +:20E7C000373077080EFFA30C2EB71935A8CBD65328A681B7AEA48055016422C16CD3CD3D0A +:20E7E0003361A7ECE2482BBBB29963F080DC5B63938D8CD62508D6744465AD1DB0583DF485 +:20E800006ADABEC13472A86550E41ED7D809D7E5952560582204E96E2AAEBA1EB5140A103A +:20E820000FC124A4C051FD9C5E83870F4FE5093CA9D17162C89E1E29119339E68C19094AF1 +:20E8400060633AD6A982FBE869A7F775784F7BA15F049063AE2437935CDE0F797378D20304 +:20E86000821406739D282F51CFD54366F9A7BAC457D293C548311BCC1924A9CE72E45DD7BA +:20E88000A96E097FCC54912718E28A7DD7594BE0A21DDC781C50B6C33B50476E7B048DED74 +:20E8A000699346D88C116BA3169E209F718DB7E81C2B807A10C93904FB2CA6CB8EB0430310 +:20E8C000BDD267DCC9F33A264CA6DE4F7B6950810778427C2BD024432B6F409DAAAEF1CF48 +:20E8E000688B2674F5406C33CEE97DBFBAC0A4CA9C865E975E4F655BE5330E933BD81F6805 +:20E900007E224616A96920503B15A2B1D317565B8207BCCCFFF898883D780F3F2735544A16 +:20E920003959AC4444C3DDD742EDD2993F0485E13F2250BAE337BFB39EDE35532EA47746CD +:20E94000ACA1051C8BFAB12D217A332BBC152C085FCD305E404B0236656B491B13C85B9869 +:20E960006B2A1941D688C43EAAA102DC8F10EE67D711C04DA98CC62C13007CCE77AA366FEC +:20E98000BB5F40F44EBA5A7AAB5B730B7C4B25D6BC534FA95A7C68D4864A775CFA9861FB5D +:20E9A00083401FDC0DF1702B3349C04309C9B591FC8D44E89C7F1B90D0F4B5A23831AFAB10 +:20E9C000F0F544947AD045CB09281525C3721EA6B640AF8FC9C31C35FAC5384A82302FDCAD +:20E9E0002BEE9EB923E4CEDE0D378EF28A40979DDBF2E52873A22744CC35EED985E8EF9222 +:20EA00007E6B291A3E3A61707B599E09252970BA67DECAC146FF326ED75CDCEEB0168B3B50 +:20EA2000147D65C4B7647B6A9A1BA3E30443EFB767B341CFBFD569C97B04AD5CA38EA86E35 +:20EA4000BB96D435D331D63798B3D53547855C26089456EA0BC0C55044B4CB819670EE6450 +:20EA60009713127406FE4E04AF296A6ECF6E9A82329E4E49BA3C6EF078399EA4AB9B5BAF09 +:20EA8000344D0A89FC720BD0703B64A7CB3F6EA7598C3E47668E07389BE903492F5E8501C4 +:20EAA000FE854AD706B2AD6B543B6AB6C5D684CA6F0258B92DCD5DA543D4D3375DDDD2ABF4 +:20EAC000C5F0F7B23818CFE161DDF5AC29E5E308211E22D748691D273E8DB700996191EFD7 +:20EAE0003C8C54AFF0F91A6DFDB582E332EEC77CFCE1A02328DCEC789FA1266A918D2FA19B +:20EB0000CBCAA87FAFD8D3AB0504A3BDF1773C14F1AD5983FC009213B88AC1CEE51E231FE2 +:20EB20008CADE5A00E294BF6498100FE86B52142D522D0D41D01002948E45B5327C2261955 +:20EB4000B010CFF2149B1347C4E0800423E72FDFCE807D1C03722B1D1DDA82EF1B43A926B2 +:20EB6000002B9EC7F3A43F6D2976C47AC713A965CFF00B527A7948C831F8EFDF4281C9F16A +:20EB8000FFC236BF9E9F8FAF87A64AEE52FE3F3B1C601153AAA12C5F5D58066DC4459BFC97 +:20EBA0004AD93DC9FEDE19D0101A807C689236EFE3393A0F5C0255E1636A2FCCFDEC7C46B6 +:20EBC00023621893ABB89243ACFBA0748DF85E224617140DC092FB61A4E5C1C5723E200002 +:20EBE000A00709F37C7D12F1741A379B5E85E1776B77C8A709D028DC935D88BE3D319C7DF0 +:20EC0000B3426F403BC4634D51484EA99735EB4ED1DBC3E55E1675E0066C9FB24B4BF6B3ED +:20EC2000A45C05CF5079301ACCB542C53C91618AB72221D81AE9BF6E2232339A6639469411 +:20EC4000B7E48C93B08B12BBA36703E7778BC0E410A7026EE60F17180A46F7E9A405A2F1A1 +:20EC6000F894BD913166DB49B14BA86034922D2BFB03B9B7EE18BDC3EBB4E3483687996E5B +:20EC8000B3663161E98F477B8C5834C533F190BCBFFA80AC409C4ECD6984FF377BCB292FA5 +:20ECA000AB870ACDC0C49E3DA69E66172852DAF0ADFB001ED4DF5D2E8BA834E0C78E7AA627 +:20ECC000917A8C5B2065BA9EE23EEFF3EF5E4D8452014AD9E87A6781851FEAA35A64D7714E +:20ECE000DCF66264E2108AD8DD78E1FEAD3B4566CE071A89B2A1CD97B487D8BBE0D5189DFA +:20ED0000FC74269A7A538B7196ACB32EE129912D27971F7DA756ADCEACC386F5A853F6134F +:20ED20004A017A0C56F24B32EC43C398496240411B296D502CD38F1BA2CAF1A1EA02CB48E0 +:20ED40005479B0DD2B604FDD78244A662C673D058EB6B72A232991F7E74751E04E43C04C8C +:20ED6000E29E7EFBA30AFB12D368272F41563467A49E290BF478E4C1F0DB15FF11244743F8 +:20ED8000C6E80DD7A8E6ED4DBEFFF253AC9CEFF19643234E6F048F8F6C0A610120E808EB41 +:20EDA00006D2FCFDD83C995DE93B30F94819CC0142B4C52D0591BF7951762C15AEF9F62B77 +:20EDC00090D6F1D2612E9412DB4514A3EF10BC8CC6B03FD5861C235465EFCFA2A5C8F68963 +:20EDE0006D7984C3E9B356854651310ED79E7449B0168C337FC238B5B942B7CFD8C77D789F +:20EE0000F6034886549C187E772DF44BAB11479ED20BF788F23DF99EDB493C6BD4DF2C3223 +:20EE2000726FBC43AE5AB923F326F35B03F951417EBB17C88E1BFAE425FE5651CEDF4E4174 +:20EE40001B9BB1EF8156374F28A53B7379CE41D870ADB3BA91C44A89B089E0BFB18D75697E +:20EE6000D8B53B6BBFD20051AF6AB77E0EE4925A2F2A560F2A1FDC558F6505F14ED59B95DC +:20EE8000B8D8EC0FF82D310B3F429746032519964FA34B6E4F3A82A2255A33119CF6E6833B +:20EEA00006159144A041143A73FA159A50FCCEDE41A280BC0D23A05795DC3E43B4185F3488 +:20EEC000E6D4ED42DFAC36CD299B3F3919F5BC1ECA3087CDAE76E7D5AAB8A90EB1AEC2B778 +:20EEE00073B57FB6D5CA01A2D1ABB0B29218F6E30F2C2FF1F5EBC004FE7BC89459D5CF92AF +:20EF0000F7BCBC060EBA7B7CFBF232235A7A76CA34CB397857A0F6058BB95307F733BDD26E +:20EF200059974DAF62F9A420FBB3ECDF4CD09C1B6A7A03341BBEA47C2CC493385DD10C5819 +:20EF4000FF5C7F9EB72B865D499E8111F77B1CF4C6E31505B7ABBA8429A4D156C2D6ADC21B +:20EF6000664A4EC04BC4C595CA270429C2D7B566F6C27025B21D6DEDA2EC0A5176A3278A6F +:20EF800061AD6C7A6C407FB6AE9D8E94FD7F2CB2C71C0B0123058FC3E70AE3B3764A1E31D6 +:20EFA00067AC4451FD3051A31A1A72129D15566269C7090E5B7F211E02AF35A52B9F7153ED +:20EFC00041BFD13A598AAD2A422CF21C079BE1929DFFFD7A24AB84D5BAD96BEF41182D64C9 +:20EFE0007FF92458ED90E66155B8D5844648D8E4C22829FDC0EED7F7BBEBF20ACA554BEE23 +:20F00000DD56E8F246E07614ED297E7914A93103DA5DF06AB6F423D647A5F44EE746B09B5B +:20F02000AC14FCB4CE3EA1FB4AD863BDE863361360C510D5E4D18156BD86C2C8D62EABF2DE +:20F040003BAD0998A30E20D5182A7DB1EBEEE9C8FFB9E60963B2DB1951B17B40578066D805 +:20F0600001DC1E417D0B37A06A8CB34616C32D9321BB99E241A12341D27A082B3D173F6955 +:20F08000B62C99C143F1EF1185A620044FB28BA734CF5CEB97D3770D114090B5899D5963CE +:20F0A000648DA0C7368BECCE4AACCCD1CB485B4171FA360E5DEE99893C5BA736906E849396 +:20F0C000AC5976B3BC4D51E1EFABEFCBC940D752300F0CD39E7868BB4049B4BCEE48E6F0E5 +:20F0E000D45CBBD6D5363F031105FCABE38A848EABE8387DA97439908C75AAC2D6253046BA +:20F1000034AB29380859C763001F71C233EB972C0BF33ED6527D2FFFF9CCACFF8BD05E8336 +:20F120005E15C11E8BAB69CDCEEEF040F4FBD4D01D6AC5D73EFFDD9D33C0A5BBB348DABAD6 +:20F14000C4F9351C9DDFA63AA2BF18D780769882AEF4137463C14313D3FECFB6489649E5E0 +:20F160002F48826865743B4F6E97912A387BFF74D04339E2297D37F42574EFC05E8BF29330 +:20F180004955A0EAA1502AE6932180DB6B8600871AA88689F0947271071A63FEC660378622 +:20F1A000F29186ADA931EAAA0BDE1F0895F684A687DE2F399E06714C71E25D81713E2D5ECD +:20F1C000211FDDDE1FF687E29B7667FF67BAC63F1C9BFFFA63F18F3775415EA383A3162339 +:20F1E000C0416E585BB69DE21F832F5942E68C183C08789A27DAD4CE21ECEA32112B4140E3 +:20F200005A80BD2C7B8748D11438258A3BE9AD6B05147BE1D0D0F8D43541D59956C9313193 +:20F22000CF761CE4D83B7A0839E5D578EBB9548930836119D3E31BF607921230F66FB1A47F +:20F240003FF6F02EEF11399ADE0EB872B571FC74055D3A95427623CFB26CDBA53D3DF60CE7 +:20F2600053BAA8C7FFD5B1132C0CA6373D1AB8EC5C3D90EA7DEF13D5A6EC12EA17AC82D957 +:20F280006DC742351BA293FDA0B7F5B935EA37C0D007DDDB191FD7F29B7DF0A600B7A49131 +:20F2A00064B568C8B299C53BF06CD5B55DE54DA8133FE1869AF0135BB6FDFF5F5F405FB12C +:20F2C000BE06C20678ACAB20E1DF1083CA4D69B5D598500AAEB94DF35BD07260C4C9500DD6 +:20F2E00074024F854876D4E8B77038B5F506D7E731894E5A091349BD081661FD55C082AD39 +:20F3000062A4CCAECBB2ED2DE9A0D4E65BD832B077D8966A14652BD00C7B34F07595F2B65E +:20F32000A9D1F8104420E8BC264B1788B109A0D5DA8E4204B1D46323675B96A5DA3FE2E76C +:20F340008548F1FE715695CD71D82481DA17D2AD47DBF548A00C6A8E22636D2CAF53E5243E +:20F36000A638F207C7C93AFE3837FDFA7749846538B55B2C9DFC792486117E915D09A8F68B +:20F38000771604F2F22D93FA0AC61C7C4333DE5F068EAC78175941F80BF2B47B6F7E212E5A +:20F3A00076A6A8FE4735E38A16501A55015A3773F03185B6DB3DE6E11D57F3E251365F203E +:20F3C000B5F4250C98BC3B5F2F6119D76B84B3A265FBDDC95998761330F347D06F3E01D069 +:20F3E0008E40A45B7701F5DF60FD3BD4253A845C3E439E7FC097E0B0967ED996110FBC9ACB +:20F40000F40B33181C39566B35FA56EE9AE5674DAC1498305725C881BFAD0FA41B778ECD8D +:20F420008C6A461C2778BD3E356E3E61025C67723067D340001EBD6459312F5C19E81A2127 +:20F440006836CDD1DA6258F024573A77A076C449897190BCFEEC9F3EE764344B01CA05AB4B +:20F460007BFD0F6A9451859DDBD473C81E88E101B48D829AA795E18F303CD6712436EB0021 +:20F48000E933F7D23557618F7BDE1437E7B87E915181471761C72B000F51CBBCBA8D1D3AB1 +:20F4A000AFA7D80B4B33A7CC59488D2D4231F09AED2E10B46607D286F04C9254D6E9C7CCB2 +:20F4C0008AF4194670A0C976D9CCC00A77932168DF549FAB23DBB890710473B9F7D91FDCCF +:20F4E000A139445639A7476399CD9546D38E767B5AC8F7237BCA7AA7F8072B2D73CF028EB0 +:20F500007B4206F4EA5A78447F3C2E1E28C8FF265464F1E4E77AB042FB6E7BF68673BBD9D1 +:20F52000FC6C74B5FD152894AEDE1A2C89BD4C91D915D51AF2C81C45D555A49E3A1422F3B0 +:20F5400021EA9D1B0BAAD5A1030F2238C2B90D55F4E799ADE3017A063D73DB2B934EA018A0 +:20F56000C8E8659DD41E22B378BB49A8A56AAE271382301C738FF61E0F2436B6C6B68ED911 +:20F58000DA571CAD5B395EF8E682252B40845A89ACF4402F8F24C4543D14B7605F9D3DD7D6 +:20F5A000B7834B43E202AD0790888777CD5815A385202019C72BD9C1A347C966CEA94DD5DC +:20F5C0006122383823C0A6D2CC4B4D071322A4BF413F02735B1E520E1FD28E001772A8A0BC +:20F5E00093B4AA977772F373E75C4B9B3C6CA20FC648776A9BA261181B1415AD9918DD335B +:20F6000012253C9FDD145F0220831B6D732D364D65E1671C8561CEA6AFB61E3EE3DC93C141 +:20F620002469919ACA11C6FD37538529749EDAC5D930B896BA10EEC30FF2902551FDA7C14D +:20F640004C24EC9458CD0E425250415B353F0DDFA8A6814208BA69844A50CBEB880D4D5C59 +:20F6600033FA3C91A74968FE0CC69D94DF9530EF5400F4273C18719BAF91EDFE2FDD48F363 +:20F68000076CA87AC5AF3AD69AD4A5ED5063C743253D80817C2AB1BC9A54E86C0EB528DF12 +:20F6A00012FC626E8702FFF206AF2290409DE7D9858D84A0D6AD86571F964FA8BDE0C30448 +:20F6C000F93E41251807EF80E71A4C132A3CFA597058E0DFC654F1EEC4F68C4BDA1157147F +:20F6E00046F876E11DE75AC78453AA8F6DAEDAB636DEE31E01C038D7D46156572139033839 +:20F7000030B4396E127AF37D99583F67393418EBDD495D942F3825D6923A6F033CF0CF9910 +:20F72000056FAD005E8C977FC09DE06DCC74F7A5CA1A4066B1E800675C66C7C4A948636097 +:20F740007C14BBDB0D100A8B569C32E5E7BD154F0CF1AAB3E2F2CC4D91432BB87AE13F1E0A +:20F76000FD6B8CA31B90F9D3D6EEE467D381AA54DB05CA12CDC8B2C5041897660424D11D23 +:20F7800096044AF4DF7AA0C5DE5DFDFE2E28B2542B0AAFDE6C851846CD65E7661EB162F68A +:20F7A0002180F3C4D2673A8C9F71706A92EB4CE06CA31F41BA0A2457A4E3D2DE7E38E5FEE1 +:20F7C000896FBED3A0F32A8E4AFB94137A8787AD8F0F6D0C7AE457F592DA35951511A5363C +:20F7E00057D14306A06D421ACC62F8DAC324E920E787483A4C2D555C0BB8C49D6A3E030056 +:20F800009D1756E6B7CCCACED02A49C456C738D0092BD0B18A544130E8259692CACAF85597 +:20F8200041D34EFC80F3F0995F037050B5F41F5FC8D3DDA015D75880B2D62B41AB9B49C9FD +:20F84000DE7FE6D7F5172E10EDA05C3BF0D0455D0B602E21C644C805DC9D14EE0F7E87C8D6 +:20F8600041821F1D55E9397D3C7B5D62FF3BD25365CD4356168359BC8F828FBAE7E2992764 +:20F880004EABE69C8977918FC61DC6F09D25858F7B65EA70E3C24E155E056751C2B876B55C +:20F8A00007B29804597AC4FC73DED03D41716499F7449FDB225B49C05C760B1EA9B0BB60A9 +:20F8C000C3AC9FD3A95D0F22384E02AB16D28C4B4C0A514043133B6279D53213A10745A81C +:20F8E0003B2134776902E50E6BB428971D7D88B128B25A248EBB3FD67F0722818B7C184DA7 +:20F900006BB701B65DC7FE6C24BA1A900F243C3899287F385F4FAC257D800E3AD1703D0196 +:20F920001E77539109C6DFAB65D2A9363E1DDD405C62F6B6BF2A93FC791F7D55957F16D21F +:20F9400018BEDEE903CC33D9BBECF68FD87BC4BBF9F2D72AE89559CC2E188D87A524DBCED7 +:20F960003218D77BD8C116874F8A2100378595A271E4C7592A5E98B44F6929ED6F5416DBFD +:20F98000AEC3E75909651DC9FFC2E4833CD91F55AAE3E415CFE4D765023EA28EB6AF376FC1 +:20F9A000B4137921BE872A881B3C5ECF5F1DE5DAFBC405F424ED7A02C3CB23FA3E8BBC6754 +:20F9C000963EB4D5088CF3AB81BC2E6DD361CCEE9CDF5EC685CE50F7AE41E9AEDE65E01BD5 +:20F9E00016A350947F7BF40B478453CC4DE372CA22514F0DA8DA72D09B02DF957397B2912A +:20FA000067D2875D746C969D0CE7880DE16A55704FECE3D157AD44D0032C2A0DDED2DF1909 +:20FA20006B2F4F4BF248CD3893A059B5319C0DF1AFD1FBE3D607FA297C411F431BDCA747E5 +:20FA4000B650672178EE9E69AAB965340760A260F1D5DA074BB6CD40EB1A2CD7AA0535792C +:20FA6000658AA87C4699F5CCBE1AB587621D913CA8CD0C67997C4457AF6A56DA1E916FBBB9 +:20FA800039A585582EA9FE5DED97B3B25FCC3CBD3F9AE29FB783D0D65FFD767269809EBFA8 +:20FAA000198A5951B6EB96F6913603EC2DFFCC05B1A958ED1D44E57504F70A276B9849FD4A +:20FAC000A1ED18AAFC578F1EDF101F4B758E278D41D88BA4A7E15D77D721F8F2E192DC1AD7 +:20FAE0007C7884D3641DA5A7EDCEB7CC3848B6249C3C70E4016B293099226516736EC72F58 +:20FB0000923C4EBF3E238AEBF4249B0314E110126C4378EF095638162E5143747C27973BF9 +:20FB2000CD1692EFCCF4ADAB327B3FA56A2A4A4185B2B2D99A47656694425D93EEC060490E +:20FB400063860AA1D687E3024BD7ACFFEFF3E3921FF27832C9521984B164A6138099CB5531 +:20FB6000C2A52ABF353AEF82048C904E8DFE4F03EF5E93D28780762C04D534182930C2B7B8 +:20FB800094CA146674AD98009319123D9F60DB50AB32D828B11AE0A675E78CE25B9513575D +:20FBA000531C0E111713C4081D017914B5E079439573943C7E2AAEBB00D08FCA183AC8D1C8 +:20FBC0002648BDFC18A1B20C0900043111298AE5599BA7660B02D3FDC166A5472E0A3E91A8 +:20FBE000E8C8BADE1DDD7E2FDD863F80DB43C089EDB7C2F1BA812DE2382012EC5C384CA412 +:20FC00007C651B8CAD0ACC163422F46FCAC13A33C452A6E0709B2DD6867FA9CD7C9F95E25B +:20FC2000CAE62FD5C99E571AA7CE01D1395481C71E465D13CC99DD91B0BF86DDB4F6099060 +:20FC40001DC9658DECE2A252C0770D06EB6937439FC91ED99496A62326C2F78CF318CD71EC +:20FC6000C37A944E8C5216C648157F9DE5A3D81EFB63310B535C0E973F86E01D82F1D38737 +:20FC80002BB9E6F9FB47A83DC194D88CE2AB2F00DCAD2E473A612C46C3A2146AE3DBF382E4 +:20FCA000CAFF767174C82039D5B9D5131CF2C6D951AE922DA2A9CD5096A3425D8D3500EB31 +:20FCC00014D37463D6B81FA64AF374CE8D8EBD3F26AD6486715443E3F81B6CC0A868D54E63 +:20FCE00028A5E28030BD172C69D6663C9D16F74A6E4E062A4A9027ACAFB5FB1FFE01A6050F +:20FD00009E8CB4CD8585C9A78488E6391001A94AE75285C5E005709CB441B1AADCC73B925B +:20FD200087A46AE915BE44329D8A0D711041DC9FBD9F89D262EEA9CB40727B3AB68D709B5B +:20FD40000F6CFC3B31FF4F35D24C918C1EB1F8AFE016F03057C27B25C60E6BEA58D083C920 +:20FD60004D1183288AA3DA9B1399A9EA8AEC6A407DF6D36F8280F8A6FECCA32E221E3D0903 +:20FD80001961D348EDD7B5FC8A90C24278F049EDD059631B7BDE2F612CC942F3B7CBCE850E +:20FDA000081FCD94ACB2FBCDAEF8C3F90080B41E49D10D4B65BBB29183EB03D343B04B2961 +:20FDC000F60972345E7EE827ADAD6C9BD0DF937332D3F911DEA1A82A1C2F90661F28CAD3F8 +:20FDE000826A6D0227485F7A8EB8F1B6D6381410FCDE96B5756A8BE715021B5D6A20AD8283 +:20FE000055114DCDD1EC43F5CCD2B3FF33B97C3EB6523161BCDB2A271DB204FB4B56C6F7C9 +:20FE2000806C1895C181DA12695D26805301A0E7E88B8CC8E79F7DB716BA732F08B6210DD5 +:20FE40009CF830426333CC8FB66D3C22716BB42D8F43FBA27C5E230E3BF62019BAA852C015 +:20FE600096AF8A60E770254A96D223D8D4BA78DF3036BB7438B34DDE5FE54E388751D749D8 +:20FE800015349324B304614590CBDB9C6F915E857A6560D16E90DE3D7B4BE40CB8AD131DDC +:20FEA0006A89C500979C67B7F25821D32E6D5FF6FCAADD9F4FE338C15FAB168275C47C4225 +:20FEC0006F12F2655299870CA56F7AC01CAE266C147434AA69CEF052EF39981361A6E54E36 +:20FEE0005A1249FDB31900E60098523E4592856AA25326F5C5AD52B26F65DE2506AB007B27 +:20FF000079252B785C45D5CA2C7775CEB86331504018F42260096975A39FB63395D9F65A40 +:20FF20007017E44E295817D1D50238ABD942AB947FF025E1EB246A2F77587CF7E700F158FC +:20FF40009A591AC9009EF194B8B6F6E6D6A31D9DCF53EBDC0DAFC1FF9CE3C802D0AC62C9D6 +:20FF60006712F3A0C724F58AC0C9AEFE0B069DDD68FD57EB1FA16EF82122A3527A214C69F6 +:20FF800000D184E6FD0435915B6AC1231116FCC6D0C5BC4D1C810C13EDF2AC06A5FC9C5451 +:20FFA000605C25FCA7A10F6F45A792D71B416A0AC7CFFDC4669CB1A8253D9F7A4C269AFD43 +:20FFC0004C1A0E0933F1B8502742432A9A9ED77F2FE8E87F1A9D6DA5DDB56324FBB5E7F02D +:20FFE000951FBF0CCB3C8C42C8F98CA5160587BB26EEA29E057B53EB22851C5C7692900194 +:020000040802F0 +:200000006E0D90FCA888AEA7FCD676AC0B88FCC0E4B29176C1C665C7C1534BE78E931E2D0F +:200020009D476E998B4B2F60A02A0A2E53AC88D8DB1CC1C8D4FE9042C6F10FFD0D04C6DF72 +:200040003D701FE1BD0F53CA6CED4A4D5E437E3EDC42ED2F750ECFBAFABCC1A4C16F149B7D +:2000600089A1D7F1C2C4F445376BD3B2223B0A9F2DBB3FDB62BF94C0EC6901AD01751CAEE8 +:200080001A7D8BD2E6EEFA3B95194FBB5C566B8881260701B5F98D5B77A9E8EAA1271F26C2 +:2000A00070DC0E5254D8F083BD1FBCB37CBF718DE7F90BA9F6B45552E0CCAA4DAB0C12A779 +:2000C0007825259B067F6923B9B4DE250A0CC7DE1EEF089A346A68CC928CACEAE1B5674D08 +:2000E0004E7EBE725E7B93410819732BB434E4A5DBC6F675803033B87788E5FBBEE023647C +:20010000CC6BD5255F46E8C88E0D91460E878ABF6451B64ADB2F3AA9A877EC3E1B65D6C206 +:20012000D447799D9A9DC57599063C0A4FD4AAA92C9082037C1601A4F87B6C5562B827C213 +:200140005285554DEDA0A3BE04DCA4D129E09E0B31061581BC1799E0C8009EA2278120C583 +:20016000FDA2A3AB68CB70DF920E5991106F5A9F5B45A102CDB8130BE4FB7625B04CD839A1 +:200180007482915E99686E2C0A494A9E281A60B937E133B35C5F90F3E940B797A629D31BD9 +:2001A000E732C2DD9245F73BB306028A0C95AA6105F5A9A3B383ED8CBF45E710C1A7A12B69 +:2001C00031D31006576F1346BB69DD6A1D6366A3545D1FED4D251F1374ED62841AE28608C0 +:2001E00003DCBC9C6A82B8C8D56550CE00CAE7CABC1E5A3B819403EEE5EE8F4D5922660F75 +:20020000E4576B9FCA46E0A46794E3284F1D4FCEE16115851736B9B883BD4728D695107939 +:20022000099A416578B9860C62830C6E97C2B6C9786B2818F5FA1D1989720853430DC59533 +:20024000590F6EF2833F49082918A0A8BF9BC8CEAE2DEDE99DEFE0E1E2E289CF08E99FA3FD +:20026000B2B1F7B66B88DAEB88C951956B2113D933AD92A0D8F5CE3A46462CBF7D461C02C8 +:200280002F9DA7687E2736061CB1711132643A9C828B99791145134EC792277E4927486CEF +:2002A000195518790AF8CE33F036450327B8C5DE9729B33ADEF197F0004111F2EBBA047CE0 +:2002C00081FD9743051250D45FC9ABE5859687BF7F7AC6E3475704249C4E55D57937859A27 +:2002E00010DCA1161CFDE451E993E86223B5D0A6A2242B2BE0216832C9F2A744AB8B72DA1A +:200300003FCA18726C33447B5EA50F22BBF204EEFCDC8C007FC3D3207A3A175E6A0A1B27A1 +:200320000F0134EB7D1C2491E940E63A15229C95E945218B3ECCFB2198FBADF802DE10C0A7 +:20034000E98238EE66346801D18FEC21D2A436C58D0AD4D3A100574EEE4E17A884E56ECF06 +:200360006D6BB7DEEB711E820E2D304E98AF3D88DC5E929F15AFF9658D68E756069B61C1CD +:200380003D0CD57C806F031126C1F83B4F834306F46BA8899E3AAE00BC92FBC01267AC71D6 +:2003A0002EB6AB6144EAB4FA305E8CAD8E5AC6EA9E8B47EB2834E46E9D416E030E15F23570 +:2003C000CC774542049336363E1F44AB685CDA1743A5F70ECFBE0140BB36872D19AE26C141 +:2003E000BD553B847ECB820BB226FBBF1814CBD00CFCAD7A856005C39632522BADCD3F988B +:2004000035D95561E92CB373E0BBEEE6507F89A70FDC94A71C87E72CB98F075BED2F1DE3CD +:200420003B1ECFA9D9CD240AD4B79245EAC2C03A8B749AC5DF39F81998505B9AB43C0CE6C9 +:20044000A23BD42C6221B809C3FE83DF4A212FA87E43983DF1AC3A321EB06BB72D0972C31C +:20046000963A8F0DDB0A9271427E5D62CC303DFAA401377195E6792B1586BDA4466EA1D1E8 +:200480006E2472D1AC66A74AFCDBCFD382D314AA31C2F1A6AE709632F106370EFD0F7709C0 +:2004A000B5291EBBE4372F35B0379D3A8EB6E98561AB48609CB6DE34191B9C5C891DA537D0 +:2004C0003A6BB714CA47D27C005EB9A42705A8C2A047A3F10158A38BAC082B412E06DF6B5C +:2004E000CA284CFEA075A782D08E1CE40FED5FF693921AEDA98B9B8615396EA3A141977A00 +:20050000D5F843A74BEE43105AD8A9EC49DA49F8AFC83ABA3D63BFC13BB8587C277B1F1149 +:20052000186A686FBA43FF58F56E0A28AFC416662B68D01C2365F69437DADB33D02B16AE1B +:20054000263E8ACC05C5547B3995B5E3422817849DD062B9A6DECC8BAC1BE01D078CC4DC83 +:20056000A81B8A4FC51CA9B52F9B71BD05870A178CF68962AD70A68D3C788C41FF661051F7 +:2005800060504B04E2BF4263B3660604F3A15DC820103735A2AFDEB976CD1DEE20E53DFB2B +:2005A0000058718DEB770DE23D12989AC355016D9D682CBC251F34E72E03D13858DEEB8165 +:2005C00050F6C3914D7DA017AFDAE034CBDA6B3F4261B820837E8D37AB5B9CA9DCFE8C9291 +:2005E000B95CE7AB9BF8FD54924E8A4471111C3ADA3AF2BF1C7D9E57D834C89B11957A28E0 +:20060000C69AC9EDB519F9DB50AD1F0025839AB47E1E16410624885A1E5590B66531104B67 +:200620003977DEF0310400476E3161FE7D8E6F7DE649356E5E3E7080BD434DDCB01D5A0815 +:200640004145FC27C39D334096B6222010A45C540F8D449AA5204538725C0CDC3BE43B5E02 +:20066000EBD61E6558832F2C1DC904F8DE5DAE7974EF0B2489776ED1FAB480F1C36D252D4A +:200680001FD9024F101323A5E9B3D01292B7A6EFECA3A2F8DFE87C314120AD2BEBC095179D +:2006A000D57A3A3D95450959570125B7B15098BCC5FE372100C01F8BBB5E1A08BFE7E0E287 +:2006C00035BCE3873C5BB2386B6CD6598D88516316F8F841877FDD487D68E57FF465E290E9 +:2006E0006433C6A093BA237AD7E9241B62A4E2B66534713B3BD39FBA229B7A2D9550A26C73 +:2007000091D12BFDB557797E82FA8F0E0A20495B4F566A9047D8BF8167FD5B60F3001E92A5 +:2007200040DE72EBC9781B9B267D8F0F47AD40B01D14573E54E961782DC325641C5C8FA323 +:20074000ACD784483DF37432D1C38806E8E1FAAFF5B8E3094CDD581718BAC2AE73D548409D +:200760008FCF7BE6AB9EBE5256C0A6D3536429A0E30974151A7B15E70A721A501076A76FCA +:20078000B01274F7EC78DFE4C21ABEA462E53D1411FC894B90BC3429AA34350DD07407AB8F +:2007A0007853D689D38DA6403084597C11BCE2D3873DFA15CCD9B06B1BBBC4FA71A0AD4297 +:2007C0004E8DF26401557F86A0E19FB25ACDCF465A9B273F66EB277F0197A2DB4B3D6368C5 +:2007E000A5C4337FBC81F07814998339184C6983AD9A333C3C902E6B573846E71592D5FD30 +:2008000016168757DB2B09DFA2E2BFC990FF201D127C6AB40CA810353D1DCB536AA9633A3B +:20082000291A4D517BE874435B4BF7791039D5957B138478CAA14645D197CA00FFB8544CEB +:200840009DABD91C8C422CA7E3C2071D91CC2D8039399443DE496CBF1B7A7DB972B206F364 +:200860004BBBAA15C0CFBFA1B0272DB8F9339508ABFAA974B0DED854C65138036A1279403C +:20088000BAA0B280764D8162516C94B336855EA33BC5BF3816487571D980A51DC17D6A6FF9 +:2008A000EBBCA8D9AE77032ABCE7F83B3D35982199461B260F48FAF4D220C6BE0C8B985063 +:2008C0000A54BCC52347C152CC0AA6E6A5638F657B06DE28B183BC2337D8DCB527A69C3A81 +:2008E0002202C8DEE26BE25DBE114FF0C0AD6C076CEBE5ECB72697877EBE214CB5ECA6564B +:2009000091CEF9A88841E47EDC603A0CD5EC72770C73C78C56403A7411CD7DDFA9649B6F19 +:2009200025B5D8F88877F275B5DF990398CEFF8A60DE1BF90DFB9B772287FE3E6675C2CFCB +:20094000F731F0A2A91DB4BB743B64ADAAFDC3FB9BDD6E953A51A9810FB3DA5E3213E4E44C +:2009600073967CCBF5A2091AC77181297F4285503784DB341CECAA9EAB034ACF8B76F23CE5 +:20098000E11EF247139192BA44DC6A5396E353E42F87C089909DF2D6D28E4F032BDF14825C +:2009A000CBDCD339ABF040A3966BFF79D0A4E81A13B27E5B5C5611C58BF02E05C52B9915A5 +:2009C0001BAE9E74DD30A72860356D78C4CF281938E64F6DCA65D6E8FD53914D110C992542 +:2009E000647507ECE8D8707E73AA7C151A9DDBD47C19908E1E80048097F588B39F89FD396F +:200A00004E703FCFB73D983775DD2D9E637443F7FDBBB42856821082394F438D823A1CD813 +:200A20002D68FE53F6E01E88FDBD95139F2BADE0725F1694062BF326D2E87D8BC74ACA0B2E +:200A4000B0B07E14F7DEB786370CD149BF2D10BA739C7AC80323189E01CE14CB60678F9FAF +:200A60007C8C963BE18A4094BBD4AC868883AF4E2CF6A4CBB327CF6168F1717506B170355F +:200A80001A0169400493235A82A1CC7757906F35F2D7896CAFD5EBBD4C4CF3A03DBF02304A +:200AA000F7DB699B3434B08C2E6EB6454DFB8DB380E5ACF66E00221C6FEC4ECF6D21A0CC78 +:200AC00011526CDFB1E7ACD7A1D6366215915C15D2405A1FB996E2E6EACCBE1521EA73344A +:200AE00077D3B2559D2F7135540523B6CCF77EBF5CA7B5A9E1862732CDBF7CB3DCB4C6DDF2 +:200B000017E05031CFA517D6D80A8F9F41EAE5731EDB98CACFC7CD2EC0AE8E326183FA76FB +:200B2000BC46A48BD8D2F1E2E50EDDBF779F4F71148BA2A86A93B1E5A03A9B8F167BC124AC +:200B4000A3D9876A420EC97C3A19016506768C58F58219E3002F1F15BADCCF3B2C5E1F62F9 +:200B60009317D27CF37DFD40B5486D988975110A2360FFA6B3350F69DB8E40F03570195482 +:200B8000DC3879C948C42E54B149CB103C93ACFF590B25B5F68EFFE197325B1F09BC4B57D6 +:200BA0000B8BC3C4C613B01F376143E7B0D0DFE76BB388BBE77DAA3D69B73B30D44676732E +:200BC000C07AB568DCCB4F29CC47FCE82CB9DEE12B1BB7AB3E551EF6B7534ACF93DD0EE331 +:200BE000A49A7F5FD857E7BC4A3B0EBDF3AB82E04B3AB7C2C85372BB6FF7230FB925299E34 +:200C0000DF22D61360B72F50778251BD6E0C66141CED159382A5138768343E4CD31CE110E1 +:200C200059A6472556985F9EDE9CABA83598B463DFFF7C6431B2BCBAEEC8096AB4C4C3032F +:200C4000E1A25CEE2D99A0F8818EF5B0E0D3BE3763E4C413F8D16D65770B2A5392B82DA03E +:200C60008C4D664C016393B0813238E27D43F27C33699B9921812D2A40F15646C7D4218372 +:200C8000EEB9F4EEB80BA2BF940D9376C1F804A91D9C9D41CF4666102874B9A0DFC8FCC11C +:200CA000B2AA8564CDAB3C6B94B52853F72709DB6A9D5A1AFBD2E21CC3F561E4BA3C5EA3D0 +:200CC0006726F92DD43BE1593069D95AB6A0EE56149CE157B311129DD3DC3FC6D8D02EF5D8 +:200CE000C85E0077E279FD951CC061581B4D4F9D5EE205AE7BD044D53BA421531C3D4557E2 +:200D000023479900C0D8AE0F00E2F101E0491D7A47903DE3EC6B86F403225182292A129B27 +:200D200027C0C051262E74DF881E1901A4DACF8DB450E5CFD0DF0723422B872BA13E763441 +:200D4000DE7CA89FFD52F342E8E88E56924A0D38B03289139D3D976990B6D7A3F36B864F4E +:200D600040FD28B37F18125074F9FA464B16E29D3502878F0C1A8D99D967E4569F3D79F578 +:200D8000B468C57A96F1477F0C66238545546AB4C4BE3984F14BF5E4C9D3C458CBF15FC3F0 +:200DA000C84D7E49BFC0D63FD346FDB4F5C62336278C6C8256FEA5877991807D82C271FE0A +:200DC000C5253248960559700907877EB934F1947C1DB25744676E4EB671FD5CFA64086B6A +:200DE00078F654B1A25AFEE43B7C13A4EEABA67871FF5E3F6CCAB7BD261AB421AE4870FB50 +:200E00003021208BE133810AC6716BCB3B07F0542058ACE88B4468259B981F6F346778AB5D +:200E200019CE8E8FF1A72E3572530FA60C84022E114C55D7DC55BA2E444926C390D0CF33FF +:200E40009C770F45A207B8A46B2FBD758F0D1F08F76718A57DF46646D30FF1810640F5A32D +:200E6000884A2FBD06E6E2DD78F3BD87AB5FCC185160E62A271C478BFB0D776C349D6A333D +:200E8000E97C5ED9D14C673BDEB73E776FC06F9E74DC59A7B881E8BD56940916A4C49BFA3D +:200EA00075FBD1E777C511989BB72B3CA77FB90D364CC2DFA47BCD1E373CB8EE5F993F887B +:200EC000AA967282A7E8F5FFA4DC3CF694F2248FD625FCDEB749689817D6F4BE804481AD0A +:200EE0008D9FBFD8A338CE60A0672C4235A5CD4D32077E514CADA09BD9F3AF7D19D50D5836 +:200F000005BCA6FC93BA482DA3F2ED20356DB15E2FB8A3022EC9546B1E1E20A79C82045C96 +:200F2000331EFC81162312BACBBB1F8499EBDB89801DA164BA2573872404B9F63E46D5DC46 +:200F4000C2F96037AFF9CDC53300F6AFFEE1C1CBAE62E1D2DD03B09BAE0334900C7CE511E1 +:200F600014EB1282E64209000FC963D1F340405DC5AA8FEE232D96C8F0CD5776BA03CCAE76 +:200F8000B4206612FF38A1956893F81C10ECF566734E91020D4118CEFF1FC1235DE2FBEE80 +:200FA00009E59B3BFAC493FCD7402BB1B8C6D736380260896150F466DE646649D3400C4024 +:200FC0008E15A10C8EFC67471FC2D46B58AA6C418ECBAA4EF7BC668FCC1BCF008688C55ADE +:200FE000382895940C1BE8C4B0DFD267C5FCE1B60575E790A7FA3A77377ABE8B01E3B89DFF +:20100000E487A5EF8EB0492285A90CEEEE1A9A526F61D4D0D826395EA0ABEA050A9E880D8C +:2010200077F7E81346A7ABD1578AB71A1733ED1C81164C65158EBE0D6C0E96C72860373D50 +:201040007188446859D46DE955C9DDBD82F1F3B0A20933211FD298FF2E4EACB43F4EAD7885 +:201060001AB55A213E273349E1C0EC4264094DFB1A330458A7EC9C0097DC6C11ABC129A5BF +:20108000AD34EE447A0DB44CF29968F50A8D524D442E79006D86DDC69F863080D281D7F424 +:2010A000336CC55FD064A4C5EF03ADB521398BD3C3072A2AEBB837875825A9F04D5B95A54D +:2010C00007A6DDF9E41923840E43B38F1FFAEBC614C92F9C7E2420F8DC41EB22DFCCD6A7D8 +:2010E0008EF58679FFE5F900B5E5142705FC04CBED6C29C203CC75A6175ED57DFB2F89BE86 +:201100001FF05B9F2C0B227CC3A47EFA13C0E03E87FABC893BAEAFE6ED79F274BDA01E6D29 +:20112000F6C167A7DAF7903B0CF0CE3C308BB2E3C39102667E27A2BE80F2A52B256F2087BA +:201140005F75F24262595CE1A2BEE34E22A503C50A07D8C3A741F7330E6E8FEC2BA8F69B56 +:201160002E80ADFBBE1900C69AAB10CBE555F3D75A8FFF62C3570C642A92E1BFB851C7CC8C +:2011800040E9E119E88546172B470110F7F4CAD99770DE1325A9D3FB95B79FAB0FB870B23E +:2011A000500CFD3D1703ACB6641FCF6FA006D0697587E49AF70CB2CD2E8B8DA1D99CF1CD67 +:2011C00048290E287F9F5E97D9C14B37F2BD85553C68FC46D09D4748AF619D73278C21EBEF +:2011E00080FB9605619547BFD272E0B421FC43A9F37419B3511E29391EA80B8CD94DEFE3A3 +:20120000E4B40A423F3E7B5B13519AC287400EF02CA81D2C3140AC816D607407E7452ED8DD +:201220003BDE5D09933F5FBF1A4E2A8819553E3F069EF918EFDE4ADA1647CEC216698A227C +:2012400074490BD710BCF95BB73474762D332C10DA7569942D34130D964336A028496DC242 +:20126000E6D7A6B875DDE13FA791F5B1FB739A9F07CE004A92BC1BC52CCC9FA68D8321E5BC +:20128000CA7313C348CB1D86B74182D71DA937E4DB640E6A0CD9697ED5C2097296FE3CD11D +:2012A000B1FC81B4DCE81AB8EE2FE6BC2F2E2331009722FAC615982F297CD328D12A5EED0B +:2012C0003DC80710A88B250A29AA6B91F25EA0C9F9B5460046B49F2B12A07D4456AB0C854B +:2012E000A4B2210CB0DF98500F34E67B06900A5F46E518CB8396BAB19596DCA7F73D885AFB +:2013000062252D8C5068ED68EC9D4986C2AA1BDEFCB27F8662DABCF527B40D370F4371D869 +:20132000B32135680A890756977F28469DD7D5CA499BD4718729B8E425845DA02905B5E7D0 +:2013400099762079180794A239B8AB44186B40B4F2881946FA41E6F03A3A1A425AEE168A97 +:20136000146F38CCEC74718324F5F416F9C74DA1E90D3587E583DE4B2C0ECC6DB62BC2B7B1 +:201380006B946176BABC37439DD4A211C1733B4F663960E00C8AFD76DEAA3B89FB856D9BE9 +:2013A000FB5416BE3E0F815ABB1B4BC7C4C5AC102EFCF47C788441505F4AC17C333E8DA406 +:2013C0000772476CEE20CA1696D050B574D7297EB29E63DFA72F8005135ABF503C4329D5B0 +:2013E0002CDF61441B2FB60240865F33CBF67E330B885F139F7E0604AF26C133A89EFAB28A +:20140000E5AEED3DED24A20740F2EC1790748EB289D13117FF3A7CF1B57AA66181CB518C35 +:20142000D4A07FD20E36F6108664E4799DB8C456C4067FEBDF79399BC24F3F455971EE3A00 +:20144000383F7C29F2C92DA81CF58FC497533E982D0A973FD478EBC1BFA5ABA3DBCE2479BF +:20146000577FD5507340CBF79D6C303AC69CB9408E5D4C62B4F5DCF2D298448BA76A58A4D8 +:2014800050003084A63D4AAE851877023F617FF4AD8DDF4E8DF3B6DF9322FBB118DAB3C002 +:2014A00040658BBEF553F02C2B139D4A5F729D7842BC7F57B01EB84EADDB15548EBA30BB03 +:2014C000D61930777116139FDBEF23C4B621603B8258E7C4F05F904D7E2D8855B52F65E9AF +:2014E000BD4DCFD68D927A0593696D7973E42BBDFAE1C70E407FB24492130C8642402C0331 +:201500000E35564CE6DA231D5016E69CC26D0603579E2A2209A7DDC3C398F07011286B3E98 +:201520008CDA2D9AAA0F5BFE31FD58B2388D3DC0E9220EA60BD53EA8E5AF68199FF2A35252 +:20154000224EC8481824C6413F67983B21071BC86F61AA49472BCEA08925978DB4D20BF549 +:2015600082E879BAD765930093E35C5591D49CD27EA18674521340EE6EB26C723CAE260348 +:201580003CE92E6CFB5BB216C998B0FD1D4A4806C896A329DBDDFAD3118621B1147C168D60 +:2015A0009B74EEE9A84E1C813DE605E4E416651FB9CD7DDF3E12A79E8B812EE8F3233F81B9 +:2015C000E4CA3960E89A03D3BE1EB46B307FBFA1A19D7A2273CC3F0EC2CB46898F18EAE02F +:2015E00096F21E4DD694405302348850568FC714C0E3623DA92A5CBE527148F7732BF1402D +:20160000CF2936839E8C8CF69D2072F08A905469A5F0AC96FA4A5AC62AA4F60231F782715B +:20162000FF446A02111BDF1CC80169C985B4794955868128910A80DF2AC60903FA3B8E3170 +:201640002E3654EDB8CA1FE8950C630370A5861D300189277E1CD92BB32E50775280EC4771 +:20166000D9BB8B7347EFDEA9E73F62B55DB83BDD4858D25B6073C5768B19642A8DC916BC7C +:20168000B66EB9FB4882656C4CF1D0F7EF706794FB66E0D50EE8C5C433563B28316454E728 +:2016A000567187AA6F39A089A1672BF4F1DD4E9A1B77ECFC870121C15F710EF1A619A74F1C +:2016C0003B04C93040EF96D03BF3E42B643150E9BDF5844EC4715BBA146D6CE5671F1E737B +:2016E00006A3A0C82034E9E2DDF31CB74DA2585BD802850239B1AEF902B90519BD245E1F4C +:201700001BD9D57A9B951FAC762EC92F5C7D7B799125509D614FA9384F6851765D216C4A3C +:20172000B8B7423C256D6CBC13C394E39F2F2F4BCFA4EFA816C6444675A2FC7B0EC72180F9 +:20174000B19ABF0DB059DE820A1CBDEAD9804BDCAE6B212B5ACB52C428314B27955B01DF81 +:201760005A790E875F370BBB96EE9B488CFF8D804EA4FC8CA2DF18DDD1A7BA75343334C0B4 +:201780004FFE908D7AF90E9B8924DF2F3C058A18D086268693E21E73913641373D446EA748 +:2017A000DDA02C0C84178F36BD00334A1B9D582758E479BD2E97583BD3EBEF3F8E9ED25A95 +:2017C00049DD166899F1EABD7B28C644A9041E1422170E44948F5D3554A9766D3D0F833A7F +:2017E00068447875C6F0CA57870BBA771FCDF80DAC2DAFA98CB9A66668E0A47C29248510F9 +:20180000479A0BC801E57FE78D699BFF2AE8382E87EB6C8DEFD4D34309932E92A644C67FF1 +:201820001A97B83B12372D03298BCCFCE4C8E3F279C93B731A9D154C9E347F4EEA105A0093 +:20184000A81FE5E49ACBC640657FEE97E407C8C6AEFA3DA8289A4ACF3595C516702A5D2384 +:201860002303AA3045EAAAC8F21EFEF22A438ECF9A1B24082D5DB86F54A246F71724AA69EA +:20188000096EC142E7ED684D196E0DAFE48E1FA00B1D0B8B79F862697605CA148DEDC285BD +:2018A0007F565557E2FDB24A5E76E6504A56B79A070B149FE97FDE3684D96715966FDF7F54 +:2018C0008663ED213EDFE2321209F221B3D4DDED0769D76F9B5C01224CCE6CEA2D482BC3BE +:2018E0007827FC601793269CAEEF7B6DFC4094BCEE41964A911B17C9E2BB8653B72EEBEAA5 +:201900002F1FC466EA3A8EAAF37FB195135ADC33252F48BE8EE219A0A4CA228C55A54A5C80 +:201920004C263D5706582CC0585824635A9348546A3F4613A3D39998E89DC70DD59BBB4525 +:2019400078B332BDA391ED25184227DE03C0C35D3438E78085B4E0E6D91035D43C9E7DCFFB +:20196000BE8877D691874BC67E28605AF293339C3A4AF12784C287FB87CDA69FADB1A4A553 +:201980006FE8BEE9CF8F951CA188301745EA5A846793B6CE8B9C7168489B7EE620821A5CE0 +:2019A0003B373EDE51D4F4CCF3A46EAD630A9AA5EDF581F72D1FE999F5C0929AC54B86F7C0 +:2019C000DBF7BD73419DD0DFCC07F210DAF915FF2563933F0BC9C787C5687552C6C77757F1 +:2019E000795B40FAD7C152A4FC0A5F7F7CD975AAEFAD831F59B4217FF0BAD86219580BDCCC +:201A0000B556A4271462B9FACBD65BFA2162CDA8DC3D44D119B5A08B2B70F8C36046355D24 +:201A2000A4788C3F7241D8DB1F322FA8BCA7D07236F7044C3FC6112D826FDE9072B84C8374 +:201A4000571BDFCE34D0418DD06FD95BCE688D05C5DC64882BD6775D36731518AFD06AA198 +:201A6000672F548DF6FE0FC4C3D072116F5315CE564D06F6335CD6AD6A8B835CC6EA3F9861 +:201A800098B7C1E9F46CF4674C14006E5F6A3A613CCB121D6914BCEFEEB61E60F94354AFA1 +:201AA000732D9D8AA5709FCC6AB041B3F8084E20A5C3F3EFCC362C73846785963A80C1F403 +:201AC0004BE0F22CE86E2CD9C0C61E50BB14B5D9E3BC52A2423638CABAB6EB86624DE999F2 +:201AE00016913C47B5B4CF32FC2E55C51CED7C8DEE0EC49F739C68A3D521E03499833C4BD6 +:201B00002D6D920BBE2EEF5D95D242E1FBB779EDE6EE98631BD2C3222DC467EAE8BF1572A3 +:201B2000CE158A5193CB72ECEEF818398FAB9A9460B4C0EB963E3ECABB970BAA16AAEB56E9 +:201B400053736BC3E8EEFCB372BC1E13D438EF92EDEE5511B7FBEAC8D53CEFC5EFF15BD8A3 +:201B6000F51302683541D2D6A33AA9B69065C845369D1F7455FFB824CFFCB5B837022ED989 +:201B8000D8BDD3EF590C3BC114CD6D154FF251F5D70B9B62370B673E02D65656A8094F3128 +:201BA00036A61C2C6069EAED04797CDC0CC0FF6702DBEB2AEA0D188B8C57987B53FB094E33 +:201BC000957FC80D1516BB9B5EA8E8D56366F623A58138692C9C70E968F3408B66C86C2727 +:201BE000E3B88D24F5F1A3776208B62715D7079849C2A20946E6F692CA5E4EC310F4B96CFB +:201C0000EE2BC14C9CB064650C247D133FF977B153864F9FBFCB3F681154E6EBB4763A7166 +:201C200099E7300C00DADD944FDF71C3973FB42F5F8ADBC2B85A4795A9E964BA05B68F73A1 +:201C4000887BAA19FA608ED2855F455E79ADF62BE8324E36CBF2C605E6FEE29E0053A43481 +:201C600047A2C9C4712412E943BC8FE091D104C1CFA9C4BBDEFAA3649F76D28B46557697D9 +:201C8000CC95E9CCBA0547290638694B333E7D1EBF51CA2C8938502EC83DC6F2AE963A245D +:201CA0005970A5E2AD1E2C4DAED4A965C74FA27D0344B830DA91290AA6BB92F2B29884C388 +:201CC000B08D82E4919D4B48E163EF432E2727E04198765C607B1AF59FDD86CCC577F843F4 +:201CE000D94C7B8FDB8167E7855E339A8D121B8553F08CB22EC7036E860A6ACC24A7A1857E +:201D0000AFDABF9462B53AC946572EBF07310614E1B9FEECF3B84247BB4550A506D63555DE +:201D200016E76EEC1DDADC33A93F3AB26072EBE4A5D04AE468BEDA9C529A622F58F5275C45 +:201D400038CEB33E11691013CF56BCF5AF56462ECF432B531556A72933AB113231C9296A27 +:201D600039FAE6DFCD6ECCFD62F746F3531966BF4ABB88FBBA903869806A7BED1F836FE787 +:201D8000EE7F46C9551FEF85805AB09D34D138742F3B124225EB5068D8B138881A62CF816C +:201DA000B68D53D24E5E6B863F3F04D6431CFB409F10609AB022F3F1BBA01988074EEF99F4 +:201DC000B2DA70D49066F4749B6D4D746D92DA2195EA8561D1D3FC6B51227B890CAD92439D +:201DE000C349117E1AA12E53C3CF1C74757CA1DE1A1D71A8FF56C23B57A732FBEF997401B0 +:201E00001BED09E62B1DA0386D1A1A94F9CF52EC55ED3C6F440E93364386B5B2A537737E6B +:201E20002A0790CB68D821B93ECAC9258A8D593F30EC8647BF0536293698CF4229C93696AE +:201E400079F10ACD810F3C4780B5F64DDBDCF5B58FF82AD0CD9D9642FB15F3733B11ED6281 +:201E6000E001724D900F2166E609FCDF7D39BA9FC8E5920B9688AF8151F2169FBF78E5080F +:201E80000C10A67682FF8B37E8C0A9DB787125B02F135E4C4136D7C89BBE737E5C10DF1135 +:201EA000F49116D2DBA8554CC97B5BD3B1F84EF0065357B9942AB6E73580F89D466A0BB6B9 +:201EC00014DBAEFE6D8B56E1F49EE8E7F8CAC35368D0836F39C1C06702515BE51D223D3372 +:201EE000117CE92B42E310D8FE90CD3C911AA825912731B8CFCDA724DF355798A47113A84A +:201F000050D233A45320D2CE2EC2A697100F12836C70BD88B88E848F8FD004D1AE1B400419 +:201F20003FBEEAF980556791F1553216DA2007D99A220CD4D68C023D38D97CEE9822FBE53A +:201F4000DB830A3729B52865FCC6D4DE892AD1E62F9B7355ACB0257D77648860AAEFA2B457 +:201F6000614AB79FAE3BDD6FE4F0716D219B17D9D1B9559428B78ED7893595A0F002BD5321 +:201F8000DDAD918428F03C2E7D6C42BC10DB23ED6BB62F0103B0B7B170FA23092CA154A378 +:201FA0001C3D6BDDAD08492CAE9BB4CBDE837691EC341C60C3B4CA5EC8DC45204C10EEBFD9 +:201FC000054C51043AF2E82FC8A212BA6FDABC7F7508E965BF148DEC05A846427126985D86 +:201FE000CDCB78509A856926AA8D3C40399FC6203921810D111FE1EC089D844B59F21AFEA6 +:20200000F0372657BC771A57F22CDDF2DFE4BE1E851492B46EF94AEE8CE606ADF2E40D2E38 +:20202000A26A3DC1C709A69DC67D36A8D59EAFE52F0C99A3A265252015904D5ACED9A76B93 +:202040004C536E13D9A8BCC974A9EAFAEACDD28FFF75353EEF931BDF9B7636D1E4581CB4BA +:202060004F86EFDAC28E135EDD1F9A10FE720C73BB5E692CF882D0917933C6A4C0B1E36316 +:20208000537AFF388A23CD267A4DF977F2564B40CE5933346E102955E2817255951E9E5C31 +:2020A00048EFB1D821B402D80EB72A78F72083DECA7238DD215465985DC5F3A76D7A81A744 +:2020C0006192A6BF465A3F095A2FA7337EE45C7090B22F630904A01EA43AFDACE87D6AE654 +:2020E0004DE43AFFFC4167309FE0373731B7559E4ACD1CDCB0AA5F28A35515A00FEE99A502 +:20210000F7890DA299FCDD78955740497195D63F951D1F2F1AD1BCD58D35DEB757553FD682 +:202120006010A9D2974986778371A6DAD5343224ECA30BA7376289D7E246B97A1A68998DC7 +:20214000FA76A314B4AE49A125F1C75CFFEDCC1AF8ABDF36B3FBD57E7A12FD2116D11DBBDF +:202160003A5983F37239FBBB0F9958B4D236A08D58D9EF82F37FCC9D2E351CFE30A9679E34 +:20218000D0B35EC53A7B2762524EEF7337FEC17F710BA998B594DBA04ACC5BF355A5695C40 +:2021A000EF83B13186AE3D3ECC34418D85E5A2E80DEF4FA7C5F4B356E4D921DFD7C0D68AF2 +:2021C000A03B18BF1E7F40D94BEFC1AD330447947D3D42E1402D6A96438C7B4DD774397008 +:2021E0001EB19E01FA04D1614F2E107B5D8DFCB3EF22777804627CD84C442E8A5FD5FAB1BF +:202200005DC5E817FC5532A3CAE1B97560218DA5CEDF7EA194B12FA2510D180A1501A63994 +:20222000B8DA66144DDE2360DAD0860991858AD278624AD9A55E0DFFDB1E9BCBA81832EBF1 +:202240002BCFDA02AE88E11AF881C3400BD2D98A3C0945267320778F47A629A1C8E0CFD66E +:20226000ECCD127C0F785BE8F6B32EFBF965D6BC0043E99A614C26BA82C5E76E8DD4422ECB +:202280006078A44484B8C47F2D80D9329A96EB4EC874B8AFF9563248322C496979AF6DC607 +:2022A0006CB0AC932A134B321D53376F36783186CB454A70397985FACB044DE19AD38DD2CA +:2022C000FB0F6EBF40516F7880C615D630FD9E0577C97C4C39DC42066470841315AB993DE8 +:2022E0008610012967DFAA6B472FA58A3513EB1AED5BE32AD37312D09D5E7880091184E9DA +:20230000D0AC6C7FA932D645617A0C94FFA03830A44D96FBC76D7F63D68A0448EC2F412717 +:20232000B1004C624A70FA7AD3B1A82BCB7D97BB4C23FBB4B103E8DF830CD1AE1365A2342A +:2023400010648CF43CCF958BDBCE2A9D789E57293DEA547C5293E4516D2EABBC11AC14C2B2 +:202360006FD267A117D82FFA6D5FFFF3C1031EC0ED55E51F0B5DBD39F73294FA6A3E9F7783 +:20238000A037FE16D00BEA2756FD2FFB331F938BAC3F5804772FE53EC309706723D7CF9766 +:2023A00025CFA35B3F5F1D392D6A7E8CB6A783013BEF97DA6C3F357BD3D4D4FEA56E83159B +:2023C00011453F08CD19DF1315DB4A36AA0FB3B62BC5AABE128DC77A54E926E9E88EE54ACD +:2023E0005A94F67DAA8587AF4889753AB07ADCD28E6613DF652400E399D18DC1A66624DDA8 +:20240000F8368C7B8959BE772C0E4B9E3318F38DA2CB1C4A9FB57D49F01C7CEDEAB59216D9 +:2024200080E7DD844AD4B8B3187872FF5567E4260E34E570B37A2BC5FC0924A06D57A69A03 +:202440000301F43036604A27764811F0BBEE827501F69A0C464EC777A90A445DD949788E03 +:20246000225CCD9ADD8FF5E1EDC2E504BEE534BD6141DB926A61CA4A48A3596D97D3E7F920 +:20248000D9BABCCEA93E5A3563A881409E02C65450F18F1D4F83137DEE1B2289EEA3F90393 +:2024A000D679EA3F86E8C0F0784D42C003308EC95B640EAF2B7AA8A5B1FC224DB3FC0ECF1F +:2024C000B483AF8A1FFEF5FAFF9586E4CD663C4B7ACA4956A3B8C1026FFAD72FF1E8C5A515 +:2024E000658ACA6F1C79D7FBE6924A73719D1CD8EEDE8A77168D1A13A30019EFB2A2730CFB +:20250000062923849960AFC6B53093509B9AA5B19CB3B3C66619CEB832186503F2FA437204 +:20252000E537268D5B007D737462579C106DD1FCDE4CEFA042BFF1E718EA75EC2A6CAC65D2 +:20254000EF79EDB3BDF9688EB0568DA148A7B7D3940E722C0017D652470A5507BD89FA436B +:20256000D1CA8388FD898A1707D64CEFD0B4F70CD837326C3358A0C2984D6DDE950DC13290 +:2025800021E0A31D0BF091D4238DA321CCF291A74C348019E80487A9E03B86A00970EC577E +:2025A000397758FCE7845D31B7174FA11BEB211405638BFE9F1BF553DE5255CDC3151719D8 +:2025C0005AFC5DE7B24828F2CD2C69CE4DFC1403BDCE1EDD4C01F8088D02027B684D24F015 +:2025E000E4782542AE22114C2090BEF6A1573D17C26110D5CCB754A4C0B6695E568D4DA2A9 +:202600002A68BD994B99677B179677A95C6CAB7D23DFE1EC5950FFE1DDA506F3747A749684 +:20262000E31E7B1F93064FC3E3EEDD2E679CFF247490821B2D70537FF59896988140063888 +:20264000C8CF86B67C738B382E296D30E07CCA087970695DD98B69E3916348C9BC07F8D7DD +:20266000ED3349327ABD26DCD4D2F3B0570FE2D2821CC98F8CF6EB8AA1354B6E1719180758 +:20268000A8F3C4C05CA540CDF38BC9E84D5657E8F3655A1DFB52B7C70380CEBE763BEF248F +:2026A000EACC68C9A9419F3B9ABF4DC15791F331DC510F234424996116296FA8070C57BFBC +:2026C000FA797018EE7859DDCB37452ED7965B78A292192442DDAF9133FF8DD2E7B405317C +:2026E0006AD76FFF4CC73CA472AD8E627FABB354378A089E8D605B0198006210C599CBD144 +:2027000007DFE6265FA315BCBBF777D488F863D7D67159D5E5332CD727C59BCA4091778490 +:20272000B14E68492D87859E4F3AD02C575C68B5647CE9ED48D2199F2DF5FAF0031B569A1B +:2027400079EBA70A0946D377CCB4C79503836C9938E5C4359E5BBE89C9A43CA3F232E11BA2 +:20276000C98A0F9BA91CAACF8953DFEA0E4E8FEF1F09FC58F26CD4BB2A0A9B3A4569662DEC +:202780001EA70B24ACD37B696B7A48F7AFA3233DD094D00658DFBA3293E5F50494AEB1D07B +:2027A000283966BEDC06200A54473DC46AC0951337537F910364CD1E97CBD28E68304D3651 +:2027C000F8590AD2A9CF39A8305B636FE04902CB3F448B1092089E9184B21966299FEBCD04 +:2027E00089A053542D5C73435BBA556E0966AFE2270B1F901A1453865954E2FB5175141C8A +:20280000994D7D8CFDB1D35A65C79DF44C29D9E54BA6578CB6F99358764EF0651128DE99C7 +:2028200064F77ADE1F67FED62BEF37E32EB50176A7C641E5A838DC993E3AC83C22AB585D17 +:20284000CBFF41215CB64B75E3A4A59BA9250B2146AE7A234A10CCFC3B7BFF3EAD3CDC99B5 +:2028600031649813CD195E69930A19AB899818DB4B6ACBE9B5473EFE2B53B107C847A7FE6B +:20288000E7B623CBCB4BECC130CB4B01A947D4893A3AC1DD6F5CE076FF9E1D51FB1F183BAB +:2028A00049518B4E3666F485387B161B71C56562809F6205DA45E0928E702F8007D2B52835 +:2028C00048F4ACBA8040AFCEC9AEC3E354AA0C8E47372BBB8A34CE1C8CC3D513BB85AA181F +:2028E000D3E0BC4D7C53A3776C5CA1FD2A2794D5420643B18A134ABBDC6573708684186D82 +:202900001BE9FDC1B7C024A64D8D94CD227B30FAE3A8E4DF8B9E5022617D5ED809935AEAD5 +:20292000AB532C8DF010EC2AC94E7B66170D3B49D57D0BBC8EB7A7AEEA3EF85D895E4222AF +:20294000BDDE509DA1B36FF3C937AA4242B54B981B1E20568D1A92D64D3C32B5D38B23378D +:202960008A72CDE47287CEB533BB443994F1C0B8D2FE1D65DDDA411451A00CC85390036558 +:2029800087784F68D3405E1DDC52A21B154D052744E289DA649D96906FB315226480DAF6BD +:2029A00037D08B3D8E421162098CDE5942AF2F68F89CF553E2458E81B9272817849562C441 +:2029C000BA541D23BE7B0A4CE51E4B5DC80081E2E3E8CA90EA7720F6381EEF39B709C78B18 +:2029E000E3C0090AD5A0C7BF125E76E3F79B54AFDD4FE593E4E7219FF049B10A7963DB11DD +:202A0000E193437A97E7784F81D3BBB629751C9C0F85E17D1E5C52D26BDC6518D0FEF40708 +:202A2000FB7BE35793490190461F8A8E69A150AA0C04760A697C8BEC239D0AC2679F5070BA +:202A400091DE460262F2951FA2CEF7ADBF655F57A0F5FBC17B07CD26FB24CE1DACA0A04BC2 +:202A6000384446B838D08FEDE668D26BBB18D0A3B49C957D1454F2BF1EFC9A6C51BC12CEFF +:202A8000F5FB4E63839C2C4EF1BB8F720334FC8466D4C6EF19542BAA97773911BE3314EC1E +:202AA00025D77D774CBBC5F90B863A7E881103CEDC7B312BB9454FC24F38758B93DE4DC7E0 +:202AC0009E79C2D8CF52A0B6FEEDE883DA60CCE1E0952BD5522C2C9726C8DFE7A4762FB925 +:202AE00027469C931AF86331A6E0FDFBE4E01D6485DFF43FA9E26EE1FD68CE4622DF09F6E7 +:202B00002A05C69B7869ACB56D7D46610E93C823CB93C62CD3884664E7DDC686045A230AD6 +:202B2000EB6F7FBE6920EB817C87D47CB03C3D9E57CF30AE83623D2A8D85D5D2D4BFA5E3CB +:202B400081BAAA1AE8411F0244008822A96CD7A19638240E5731DC0EA26E71B74CF14E116B +:202B6000066BF5F15B9A4852AD8CD973F7BE0E0879DF9D6F6645E5F2CE29C052602C2ADC9E +:202B8000B048DA0A275C2D9522166D07BC8F5AC312BF14C81BCC3B49A43D29DF62BABF180C +:202BA000F1D507F0E065FDD10DC5627BDB75233E3BD6AB0EE58FDFD8B56B001AADABF0ABC3 +:202BC000C7C9EC35EFEE0D53144482597DBB0BA2E55C5B4807CF9760692B16EEDE4AA81ABC +:202BE000579074AE3D11ACC3F2901CC4A3222F8D8C1456BF1ACC123206147AD790CC8F43B4 +:202C0000E07B6BC2ED951DF95F698EA35ED6BE36DA35710C507EA65E57C81D3A265964A418 +:202C20000070766B7F71EF271D545406DF481DD7BEC326A89A76286C7D8785D2BA51FFF50A +:202C40006CA9EC6C001683E3599B94668FB7959C7754AC7C7FE8D3407AF04D41677EC5DE39 +:202C6000F85BF99F26044DA2446B40E5C763BA2EAE0B44B6E09C980DDADF00727D3C8A5ACE +:202C800032D259085EB737BC4CB6BB888F1E49B578D97D0C5C4ECAAAE8C05408F2FC89273D +:202CA000CFF902BF94184327A142B9B069DB24FA36C25368EBDA9F178E74F6BC287D80912F +:202CC000A87F0828B48E100BDD18B7795F2ADE5C0A8F8E81C23DF01481EC16AF4F0ED186C7 +:202CE000FA32AAD1B598A07DFE0A935B65AB26076BF802305F3F26E615AF1634ADEF125B3A +:202D00003B28B0707965C1EB602AEFB5D041073796D0604FEE5BF5CCE2ED4D6F5E97F09CFE +:202D2000488C06C5A616AF13EA78DEE00CC707F412651C82AA6AADF09BAC60872702FD4628 +:202D4000933D135627656FF725B05F1E6F392BA6098808E84D2F4FD88F23BDF758DB94C864 +:202D60002DA52A0417DAFCBF6D0214D62C0F084F89B18A8967D87D39CCA6FFABE5C1EF9D2C +:202D80001E55EC6B294F3B0C9888B87AB8678AFA3083167BB68EE4FE6F8BA3E1DE4ED37A54 +:202DA000EB348C7456E8C66F335B09B9F29CA7F6B4FC08BA4EECD4234B656DD45A426BC7A4 +:202DC000DF3781BEB6B4D656EA84FE0C4F82952A6869BF1D9B866861DB97E254A66205E5CF +:202DE0001D6EC67D7DC1D875A77BEC1003AA14D457A973CDA7B1263C29643806FF0C4D3278 +:202E00007BB9407091103D67CF2239198B066587E07A1C7B8D33B8E46C38E119D2740EB2D8 +:202E20000F853D7156E72F53E1196D72F3BBED68F34C59A4EA75E316051C8A90AF9D3F3625 +:202E4000997710667D63AEF6DABE6B60C1E04CF3E6B32E7FCA0F617D9EB5ECCD0B5F674704 +:202E6000C50FEE6DC963E0B63E2BC64B958A742E592A8EE710E0F9185F399BED1DD2915538 +:202E80005A0B3754D5F43B14FB8734613EF18D70A218EF8189B845AA0365BCD5A99B332CF1 +:202EA000CF8F31466ABD45DC9BDC7FD967FB6EBA1427EE1B86B3888F5087AF3C1D2B6A7B19 +:202EC0004747CF1850BEA87E0A607EA026B65D66EA0B6B70F11EA046FD74DD19AEA61AC4C4 +:202EE0001FC39E91E3C75B18D71FCF33105454D4EB4EA52E441257FA54E8EA5DAF5E56A4E3 +:202F0000D74C0801E3D91CCC1AFCD10B6848776C522E1903F33F05AB3B1746D0AA17CEDB0C +:202F2000D0458BE1DE3C5C8908790453A2D37394703E5AAF0377BF6828714168A03420A48B +:202F4000E6A9F2BB278EF36197D27795199EE640C07063F61A7ACDD24C2A7FDF512982440A +:202F6000304CBF45E1090C6B8819942A59485DADD37BBAC6D3E3F941CA0FE225C02ACAE52F +:202F8000B28BDC053755B4EDE2D0D1240A14B56BE363A3381083B98F1BC11724EF00643A61 +:202FA000FBB1DE8A67D68B0D1AAE71260083045647F1BE941B42ECE0BF0FFB99CE4F4C99D5 +:202FC00088B9730DA5E346B3391CF70A40EF1F13C0099B7B87FD0AFFCE5EA96032D07BC218 +:202FE0004B39054A0B6221095B9A6AF840E00892BE39D0DCF43B1480E24DE2EF32E428852D +:20300000194EFFB18E44C0B25F3A96FDB069CE2973601AFF215D7D2860A19BE6163F445897 +:20302000A1674A20983391BF047C030A6CF33CD1F46EDD4DACF57CE91B27B70269105311A0 +:2030400089055B9DCCA457F74DF395407D572EF2EB4AF7921A6234D67482C0594AE6B332BB +:20306000E7FE12378B73D22C14784B44FC13B07092736777A78B4094DFB36B99B62C7FBB41 +:203080001575FE286DF615262BB81F4A36C4DBFF7E17656AC423A835FBC67BBCC14911D2B5 +:2030A000FCDDDEC3086A8EE74D925D72AAAE331DA888CC96A5C5D702CD5BAD302A318F0293 +:2030C00029D7FEF873086843CD127701ED32AE1612AAE4CDB90284890821F943E0AB8FB234 +:2030E0004540EAEE5BA3869D705D823EDEDDA1706330C4A6CE340B215A2260D98179F7998F +:203100006FC052CE441D72233DEE29803F3DC9112C063890C40481E5383FE0A830953B0A0F +:20312000BB441F8D959EC89CE85194BD14E709581255135BE665B665E7FBB59E8FCE37085B +:20314000C6FA51E3D3CD98CD4035B5FCF2596E66F48C4CA98DA08818F05AF14B7A2CC04DB6 +:203160003D3B01416328A13F473689D79244C091F33477B96ED5FDE96D8B684CE017ECED2A +:20318000224414512743FB8A57169020374816015DED83D4CBAEAFB8C3C0B24AE0CB8F6B1D +:2031A00001EE7686EECF6FDF5465372159B5EABFBCE1D71F7907569A3C53CF4144F888B13A +:2031C000D95DB9E5A402C3C0050D2E6442384F4B9DA25C21640EBBCC122570A00F67AAD24C +:2031E0003628FD8C52C2CD62A94698F4B7D9CF02C94219B49B15A09A7C5E30967DE7FEAC59 +:203200006763F819969D9276CE1A13117288110D11C1EBBF3DF1DF816CAB5DE2DD4FB96DC2 +:2032200031428315BDBA3BF11ACBAD2DAAB2931F6AE416749CB2B7617C0D601A3224559F88 +:203240009352334F47730B2A396304FE899482A5B02E2716901FBFD33FD0222D4DE2547F7A +:20326000E847C5A47DD9802630B2B93137F59DF89BEB63C6EBAA0512CA619BF31CD60433F0 +:20328000F4F352CAADB72F63E648324F4F3CBF1DD5B2E4869FB146397CCB21A6AB10B8CC12 +:2032A000F06D76F341568E7268B1D65195D4CE17B2B423D1C381AAE99575C4110B7F114B2D +:2032C0006BC5510EB3DD047F88C24EA219CEFB061651940586F9EDC1033AC7DEFFCC63AD40 +:2032E000CF3641921D4246F6B87E352E29B69F6CB643FCA3797A79E0A5CAC4C5A5F60A99BE +:2033000084EBF52836E6F35C20D916D991F9F1BB9713173E592D4AC46DA6E1493338A67B3C +:203320001E2E877D9362906A7BE00B3F527985E738808D3280CCA262EC6F5446C0057DB6BE +:20334000161D08C86C600B6EED6BD9E0007D4F8C55E9769281D068807E68BFF51FD6A853B3 +:203360002361382C47355AEF6D02A7C350D2D13F51A7070D9AA6D8C36C18369BEEFC687C8B +:20338000106949097D9F543D9FAD7DDB8957FD79930D2AEEFD13B4B3046A147E855212E1C2 +:2033A0004B4817446F9BA85470DB5D43554C37A0A77AEC881EB6E90B96EA6194B024A4A7C5 +:2033C000BE3C973FA69F6031395AB641BEBD9DFC7D446753FEAD7A9C3CF1868C6BC6BA1231 +:2033E0008F02F1116CEA8B497AA5B22DC0FE467E84992034159196798E3DE4095A925F6700 +:20340000E56B876819B33C72DFD2D72B74F6866F7619541869D0E3C6A203F07217F7BAA68F +:203420009AEB34979F75427AE8BFC10930856BB67E7867DE71E4E3CEF69E9AAB702356E63C +:20344000F18ABA393257168BD55294BA57D472C62A76EC0C1903F52F55F021C631400D4337 +:20346000ECDC1EC0C22D9094B56C17F79FC23CCAF9601EEBEBA9812D01535CFA5D2E5E992D +:20348000D0A8A08626E84237CB1F9BDDABC171A0C03913E37442E6BF29339173CD064BC0A0 +:2034A000A75811DA44DE60ED1740F1245A07AD96A9A7AA5397B81DAB3EC5221202016A0695 +:2034C0004248DCAD028DFB24E31558A035D3D784635CFEE0E98F596C6618CC84A70987E712 +:2034E000014F8C8FBB7757F8DE496D7168119A3A58238139FE964FF69C5F7A7A59EE6724BF +:2035000090FA004D8EADAAC25020D16A377FC0AD531469CC484A2AD874FE1EDE747222CDEC +:20352000C0FEB79D277AD7BAB2A4B8962F708C73B654257B359C9266028C7F00C0EA39E6BC +:203540007FC5432E42D055A5638C581072695EC98F5EFCBA89C216B6569127073F08EE8FBE +:2035600089535B20698321531C86FEF3EA58A5D3A5C768765731C5397ACB78A32B9877CD10 +:203580005B5D6934CCF7BD1FA2A1C92CB9E9332F5F11DC993811A7972ADA23E518A0115169 +:2035A000E13638993DAB5FE116174393AB3A8DE556EEDEF414B42C84677E915608A158F650 +:2035C000E45C6F1A1B80E939CAF8AE009FF6D53A5B2A086D45FF9E1D76F8B40D1D0D6BAFE5 +:2035E000571E3ABDA20F4EECE082F6380B5483EBDB087BDE5978C6292127643D3DD72654A4 +:2036000014714C7492F13CA6FD78C4F8766251AEA92DF655898A307D4D5379CDED1B42CC1B +:20362000247537210621CB90454EB0E256CCD6D92AF582C7A019C418BFEAE55AA10A39DF79 +:20364000151E621AEC3DAADBC3487285FC7AF370D19547B9854A792CE2841D7ACE8247675D +:2036600090977CD87E88AEAC5EFF00C246E7F67B52EDCF66E5300B538E2018B9923417B9B6 +:2036800080846647B7AF046D5974491AED5884109AB82F4EA07431B75CDC93AAAA8178C1F5 +:2036A0002C28ACE9D9A5D65453AF9C2A742616DE5939A7090B3E6E8644A086E2FF423ACA13 +:2036C0006CA940560C5A6746571B3420F504A5E57B733B019F90C82518FF925970A2AC2AB3 +:2036E000854935C49959FDA4979C044FACF0534CFF67517E68DFBA2EA431285EB4D34A100F +:20370000F5E2BEB8463B5C42B1C8A058A05FB68A84534EFB5A90836FEADD6782E286BC922B +:2037200096677C26925473A729599668F9898DBCAEA7A5BC26171EA56E77ABEBA71F289FE1 +:203740004A1816A2358BA3404E322FA93311A8967B9EAE7CC6EEFC354144B6F77A5D4FD47E +:203760003261F24EA57DA91E5ADBB3FCEE06DC6A02B475D828CA2ED4C640C5C202A63163AF +:20378000A81A2455012A9104D9FBB0F0E0AAA72E8414A71D0926BAF636DBA6B5EB8C66CF08 +:2037A000A1564D7176EBE7399F495A2426E02456CD1686793624C15578CD5BA034411D00C9 +:2037C0000C8BE43A41266DDF51BBBED893CDD1576D39E34F489E8D484D3B3B3C966689261A +:2037E000C858BF34F761246937783ED4871D9875C6DAD6DE9AEB5747F9A87E27F42DC12B95 +:203800002E93A7E5D93A328576A834D88D81FB626F84C3ACD9D25BA8DC4A6AC17BA9EE8EFB +:203820006F9580EDDDC1A0F1416BADD9AA2544CD594E91C6F53D9E20C8199F01313BFB758B +:20384000733D55CFB327396E46CCF4A1396248E51500592EF711B8572192C064B05843CC03 +:20386000143F4C5DC90C7CF2733E6EB60EDC4E3B8FA2179B8236B2EF2A84BC78E29596593D +:20388000BAAFF8B224D554E2435402DEDE9144E5756C9D48E7A7245247A817D5B76876EAB3 +:2038A00051E791032B9CF493BAA7400DFABE6150D7810E5C1225013FFBEF796ECAE3B60A60 +:2038C000257BBD0CE8D1ECF3718194B64A9CDB700A5085891EB78F82C88B48859FF41D9CC0 +:2038E0002D89D4E1ED2A9397177538E3ACDFD98FEE32420D120438DA2F171A9D04B497257A +:203900007C19AEB7B92A20E417C4529B469BAA2E7C2C69602326BD0D0CFB2635D05464EAED +:20392000D6CBA7339F3D3C664C90019D5344E2B54ADF64618D8BB9982643FCEC98C7726706 +:2039400012B00A520711D0F753136B09104446930223DEB0B92CB787C3E6E9F8BA254F567F +:20396000DF5C497B4E9C42D82227B106029BC4BFF7503D5E53180FE36866B0958F2E311BC9 +:20398000FA8F1F69E410DF162F737D3946BE11E325B0A747FE27537A3B615605336DD67546 +:2039A0004B393EE5F8BD5A5680889751C2F948C0D94F18556AD2E6F081F88C99A7D3830204 +:2039C000C568F3E6F77DEAC72D857F17DF4E47F76EBD507814D817F1768BD7D5BF0CEE4379 +:2039E0000CF4F4136425686F9D7B4208876939221B977F00D6E7503F79A50D2C5003E44563 +:203A00009BAE2769263C186F4A6A2B857F5D1593185ECA75077BD3699EE7066151ED4365B7 +:203A2000956AA9B51FB1725C497A4E1DD2BA765DB3351F200DDB839BB851826CAC4CB686A6 +:203A40000EC2908149FEEC1200D579E7989EEAFDA3B2050BD0BCE1AB7D9C5317CED1AB7A2A +:203A6000DEE606B950B676B8B6663A3BF719E59E06D2E6BA2C7E0B131C6F94C94A004E03A8 +:203A8000547ACF5975DFABB04F55ACF1C2045A1C6110A48EE713BB4C8BB8725F9DA24221AA +:203AA0006FDC16BA62234588919C6EAB0E90E88CDDC69A204AF4C802ACD8CF63A55566D8EE +:203AC0006F2691372097B2F183EB30C543E37B7A8EE4A3EADDD69281378822C7582D941813 +:203AE000A4672AF99C86C3411BF0BECF4FD024B6912FE0024C2D4097AA126328DB8752E212 +:203B000060CD8DF6D161388AF5CD1A66B1074D378278E4B9D70F732FB9778151B66EB6D6B2 +:203B2000BEB6B174C4A3CB36200ECDC4DDB8F0490FEFC8BD25BD55965B4ECF87BDC20160C8 +:203B40001F34D0CA51128DE4368F1F5F003410BFCA8B352E38857B619552B20C92FBA7A292 +:203B6000DA3A46E232D751376BF30DDEA410887DA21692864CDB4CA14ED4666B1D690C3DD0 +:203B8000795F545B82764A9B0CAEB4239224D377AF45832774D5F133C57477057148D6D908 +:203BA0009F96FC0059B5CAEF6FC59E52B5F048A489DD89B855B311DD22A7C5BA3FC332112E +:203BC000A49E5ACE8E05CEDCEFAA7F4FC6A0894608F45F4DA91CFF8F51C0DDB58E484FF2ED +:203BE00033F74288340275C666818664DAB5EF928F551251D23CFAC5EEFA2D0A18625FC9AA +:203C0000F70BB33289639EFF27928EFFBA999417D13D073A1DA295CC709A84F4BE2DAC88E0 +:203C2000D882A3EC84F8036984C66275961A9067CB09D656569EA9921830B23C223B7F5F4B +:203C40000B2D65A7C8454334BC2BE4A6B639E4D6AD8F4CA175971B7722ECF302E292B7F39A +:203C60003254CD11822B7E7710CC2D0C5E4CFD46F0DCAF3CB9536F6C22398E908B5E1F4FCE +:203C800029F327D2EBB05F7262EF659C9513A326068DA5C130DFAEC266DA587CCDA092E174 +:203CA000AD6BFA7AE166F1A4B52EB450DAAF6747D4C6278B93EF99FA10F6C1E009E24E9BA2 +:203CC0009C4BD0D7DA2164857045CA022D656B41DD5D2CE4D13AB0371BA7968B1A5A44B329 +:203CE0009AA7DF39CC304F6D8B741EC7E5D81E5714A3C913EABFED8BF33CAF79AC58C86E58 +:203D00002254905F99FCE6634142578CD75F8BE5F2FFF8D88B10203AC688311E07C4E42F23 +:203D20009F843A581F89641FCF11E04CC8A404E7B5E7AE4554ECCB11977DD8EEF4928DAEFA +:203D4000942A87FBAD55D58B07D035602949F5B0EA66182EAD20FB0EB610C3D31BD8665EBF +:203D6000B2FF08F28E40655CA3A6B1EAAE38D94A1A52568FE292629E778C20DF45E5517B5F +:203D80009A976E642803B7BF9BEDA20B1699B52EAA4FDD9D3B66AD90D7CA08338F3C8E3CF6 +:203DA000DC3EBCDF88D7C970D4D597DB61B80B722D15DAA87B0C801B4BAAC994FCC4861D6A +:203DC00038785794312D3D87820D40300B1A33D9EC7DE798D720B6D333CA2893B2CCF5075C +:203DE000C85E2EE5CC43F33319BD464A5926A72176B7AEBA2840C3052B86BFAF1D057B1710 +:203E0000030A722F8F93E901312DB3E062800EF9EAB997E693C32654D6733C2340BE101652 +:203E2000D3DCAA749C876704DFFC354831A11703295CF8F76EB6231DB9A729AE646059C3F4 +:203E4000D3A25CB902C558F612286638F03312D6B0654921540EA50E3D7ADDFD7C97471849 +:203E6000C36ABF377A06D30A73EC8790C210E761D41384CF50157F61EB9465234F10AE603F +:203E8000AECBF68916BB9F65452765AF2CB3CAE98727EA2600C0DE1FEE967D4CFA4F25F11C +:203EA000408BF1DB93E231BE5A08A66AD05A5B127BFFEEC57ECBD0479F3C41FCD60142F749 +:203EC00026B7592AD21080B94596F5A012D1B6CE31E867AB65A13658D9A97B0A990557666F +:203EE000A832DB04EAC24081165B5D113FD754C50B5443B515719B029734562F949EE301AE +:203F0000C9CD22DC80BE2D3A34CAF4F9D296B6E96AA1A7F889F96078077D4F416E945637CF +:203F20007E94588681D555A76259C32441E494330F5ABB4CEE3DB0E1F7C6C33DAF84E76549 +:203F4000484A8AC49DDE691B3B7C29361AF1A047D0028602DBFE2491D436EC3BA737E37D23 +:203F60007727161BF7866672306C506AF90BB2DCF08F0F43BCA6899F346FBA8B31F7313366 +:203F8000803AC1BE9FAE54FE566EBECF2227EE2B512A6AE41872099A4E306F997E8C078782 +:203FA0004473D286AA314A682F1E3EA456E441B0FAF23511858FC71E3341D5D78B06E965E1 +:203FC0006C8283BBFB3AB69BCCB2B688B54F32DA4831189DBECA2DDA734FCADFAD52EDD47B +:203FE000E25F89C8D3360E16EF26E27F35F3752FD4919766C0914B74E59BD68DB3531BFA50 +:20400000587285476C9E5E9E93DF405D1970F2E4D1CB09A748F23082E92F8CCC0C1992F344 +:204020008AC307611EF4643B8D4999401B384542791DDA61995627A62767C9ADDFB0A8D1F8 +:204040009A2322DE1AAB631650E97C538D9CE2DB72FA90D1760A03F36EA42D7EDFF96BC470 +:204060009A5FC98F51BD679F304192A83BB2F5DF32E00D0229795E6646C32B65C714EF96EF +:20408000D79E7D0DDBD58083813C41B4DC360D7C3AE3654CCA11539EA85FC902D514C30BFE +:2040A000D4716818A66BC97A349526F5B0BAB7DB0D065B453E7B34EDE3AE5FCAE7B0CF5DFD +:2040C00074099F8FFB5BC8F545C52056C2413321BBE5F39F075DBC6B3B5F7F9940511263D6 +:2040E000B7FD2061AA4DBBD408EBDA329034DDB338B3AF5E4AD98E5FFE89D2E7598D2078EC +:2041000083EDACA8FF4C17622DA647BC92FD5ABA3AD26106AC33765C02EBB733D7DEACDE64 +:204120007F747BE90D27CBA1C1706D26BEB8918C47E0E4F531E4988CFD07003B08200D7F05 +:204140008B0DA3036A9DE2D489F0A1A481D3DB1107F1313CB7B1C32A11AEA46198B06A5ADC +:20416000ADF7B5C439DBA99127C01F20124A977601BA5749C17AC05F8A63827F3C79873F27 +:20418000D8A0A0C9710154333EFB01282AE65404244975CE98C171C0549E53B747BCDCDC8A +:2041A000984F5730E7C043D0F46667B680F7F4987D0448BE05984A5B11666FA77874DDA29C +:2041C00097A5379E09A7B2036B4977E6C3130A4AF921D18A5B9BE3A294A48F3BD54815A268 +:2041E00047522423B0AC743B0B5CA1E8F3608DAD669DC463140C05887CD8097F81553C5042 +:20420000E9683BCD6AEA3ABCACA47CC77A1955C19A560ABD4DFD0F8E922F9064561E4A723C +:204220003AE21727E26D0A3468A382DDEECF5CCB379A18D218358B18F13C008EF948168408 +:2042400081B712EB1DF8112CAFFAA2A90C7A3FC43AF70C543BAC81EC798D4FD878ACEBD168 +:2042600021F843D61317EE38D488FC567EFEE062DF65E9B51040C318EE116D0AF5F7B33AF4 +:20428000669B55C04B667CF823254F3FE120FECB264B50901A54EA2F1EC877DABE11D6E9A6 +:2042A000FAF9DD5C5F25577089C886B708B47A61D768B5B4D84F955251B190B771CC1A11FB +:2042C000423CB25272DD80CA83CF0881CB3DBB448F67DB7B6C16713BC9EDC6561D1C2D68C7 +:2042E00016A65DD5CB6680798E08B495B99C5158268D42CF1FA3F77FA4026A87AE424D42B7 +:204300002841F58AADE15223FB142B7C1FAC6CE38A30BF6E190EB8C91821EF1D292E6F3315 +:2043200046E7BB641CA14B3F482EEF6C962EE67887A7DC1D322F9193241F85902C1DA64BB9 +:2043400008B6A05D17733C83587C888CA1328590894EDB5C65E62C5E3D9D21FDFD443A1023 +:20436000BF7F98AF19855DACE8CDA0977483746C01E5C1972557E37A68A963998B4689EEE2 +:20438000CD2A06FF6BE5E1AB4CF4F61B5A1B10E3979B66B41018FFC904F7CE59CF6F55019A +:2043A000446404340DBF884ABA57D67B09300C4FAC5AF6FE84CB7196DEAA23A6687E8F2251 +:2043C000A656B9A49A6F07F5869F534353D9A87354846150B224D29675D55406DE7DA70010 +:2043E00067508D562098FBCBCCF42A78DE0BD7DE92111625256B1493098D241E228436F6E6 +:204400002314C7A709C6E453300FDBBA509FC97BC1041AF0B76A27439891A2614DE3DE65F1 +:204420008B965A9FC2878F7042E443C27828FC0F21ECF7E346881EECB3DE1D88312F4EB6EB +:20444000A1C83BACA16AD2950572823CC33C2C0399273C3784CEE37897BBF65FA2C5809B2E +:2044600048C322F78AEBABAE34FE1D0CB8A03656132A40F031FA61D497B84BF88373E4775B +:20448000228A35881E7B934169F1A32D5590985FC86B65506304C2EB250F832C170F20B962 +:2044A0008F724F78BDF8B0F453B94D52E22B5B122136790CDD11F9473AB3AEB7C2EBF36B4F +:2044C000D55C2209B704BFCECEDFC7C9C4CF9B698D2AD653DC93658BA68F3EEDBE2570EF83 +:2044E000A64EA7765F36FED287BE52411ABCA531121FD7F2720013C2478B4EE7BA10199106 +:20450000B4CA52C92005E05D2216A54D6409C80B777F4230D6B9E52ED40EC9AE2331AFFCD4 +:20452000B477C53EB7AC55F8C8679E7F3CA6068783E082E6A8F5CFF701C2DC8E71A14D3AEE +:20454000CE37CD0217B44BCF3AF9DD32C8A61451A54DBA1EE64C008973371B4C6E5D9C1977 +:2045600018C4CD35DD34D8F1D7ADCE310F19C7D957D1B029A9F84217956DE19BE6CDEE20FE +:20458000C59A48F30D0E3341D29072A9260B9BBA084EB7B963CEE507EA770F06F0F8CB558E +:2045A000FA5AD36A0AD14E3EF332375AC927744441CAD17B47C3A1B2C23C3B492DF2B55F3C +:2045C000B34916F8E0AEEE260A87158072F0CA2739478126BF9FCFA4C5E0DAE40E250F0712 +:2045E000B6C3656B0FB9E25939288EA02CC076F3FD8DB8C87565B9276D8596826FA2E026A6 +:20460000A6640F4DFE0569603F9A0364CCE5AEC44A3821E82057D9C9CA9542E72755BF9806 +:20462000B6D6279402A8A6AFAA3F0E555CB79407E67EE2D9D7CE423D14D32D3A209D6DFB84 +:20464000BAE6F02841D46A4ED85AAC225593F4FB2E25C49752E5CEA3AED2C1A7C312247C4B +:20466000A38ACE3F1AB83310D69B2EB894E0D135C4BB1A819E7ACDF50F9B638C3DA353005A +:20468000DAD35E4E8C427CDB2467F5CEC2E33B9886494A0EBE869357230A7F1B10AD641881 +:2046A00021314FE0AE91E7A8F752357159098DD47084659AE4811F94D25AA554B0BD25F542 +:2046C000991AA009C295FACF67099CAD8E3E350964D134F519E5E0FAEBA0F2BC8666FABC8A +:2046E000437CE2EBE7DCEEC092002EBAF273D522ED6B9C288992DEDFA1B6B114056B15F062 +:20470000C7F813EA0EB24388F9FBDE06600581F3DCC5C2741609A2943F6625C5283CFA2A5E +:20472000FA1AC65372BE43E3E6BD418B78A9EB4CF0B0114AFE3663177BD8A52C1D4E4A7F2E +:204740009AB5293B534B72F634F470EF86A0E9AD61AB4CF60102313F15A6FD8758EB9B1D62 +:204760008B469B5A5A04CFDB17128B5C795A70957E2B5946DDA5E76E13CD4711EA6361E896 +:20478000AAF6C63F2F8D06FD7E67B06E6A508ACF73F0F119F5F3DA3F4FCAD7A3CD553D9EA1 +:2047A000EFC0D0296B54E7EEDAAF098504E6E6B633081B1BACF303B8DB1CD1E81A73AD9ECD +:2047C000C5C9C16DD758824DA923D9800F3725185166A9F0B5A7232AD7CC9E64A34485E786 +:2047E0007950486D4F90F9E129B3072112DA8D3BC4F9A844B521D7977ABE0AFD7EA5B2E0E9 +:20480000B7B15E50B253D43D423505C1A87FD452086DF5C824C8E020C3C5873C63AEB4DADA +:2048200021716F51E954341F1CA11EB34690BBCB28306BDD1952CEC3A3E1831B637E324695 +:2048400009C34F78DCAE9B2C708BCF6E736A7EB749F72FC014988165189639930E2727494A +:2048600043C666A7B6D00ADF19616B1BF2DC6C66E06A60435489A6D693CF405F2588E04DF2 +:20488000451A5BFC30206C69FD9EA31EF2639FA4D0C2BA1064224F626D9C6ADC6E665292AF +:2048A0000FB8694EE1A1FA2C49C5AB4DC7962DD5099F7B63F72C60C89DB816B40477EC6AAC +:2048C00055455ED0D5D71466F5720568F27984D6F4F2A08A5463596DF890DC6EF0FB338E46 +:2048E000D86E731E5D715CC49F3734B74F1ED25AE3889928D5B0419DBD0D915709A49139E1 +:20490000C21547061A28D9290A747E9995FD58C5D07EEF15EAB044C1D9666D0006E65421ED +:204920008956490DD9DCB997DFBF70AD9E7601F492BFBBF78AB9BBEB70784319FBE58BA539 +:204940009842FB0AED2219B46113BB952E59397CADB6C1881802146EEDF23496FB709705A4 +:2049600079C4C866B728DE389E7EBB10015AE63AE67D9F4C61B39A39AB245012488BEE75D9 +:2049800098C9CE3846BABB03C0A0EAE308F600CB5B594409C8F28F1AAB93A0D634906A3482 +:2049A0007AF126E5477F35439D6C0D8D8E41B4BF2A5316BAF3426F43A4D92579BB9B55EA7A +:2049C00050394E3C1C66E9BD6F1092F46A742A07437451E7F571505C98CE9CF7E20C181771 +:2049E000369D1340545EDECF16806EDF76C46A030BFB7827B72C8051D5A783406F1041FC54 +:204A0000987E19742D37C2044F5781AF08C46B7CEC493DBC2B4C86CF091A6184EAFEFCB8A2 +:204A2000B9A5E53F35C824A837E8170E3D01024C5BD809F70622D9A631069F258B8F07C2A3 +:204A400027A07820B544ABC387EA29F85BABE572FBD1ABB29212A948E62520FB9C15EB849D +:204A6000DEE2071BD281141ECD9FB84900962B499371C9D014E86A22AD5D45BE0181B11FD4 +:204A8000E5D21671D837A90B74EC010739AA097DA6A6657D1724AA3A0E5FD995DC07A3EAAC +:204AA000BBAA96D907997976D9ECF7C17CE89A7D0208061F5C89B3C6093E4FA519355AD754 +:204AC000CC1A45176F15AE0E14B826C68D293B17363242FD18AB96FEC5802761ACF2536573 +:204AE000E0FBAEE2360B71A510A5D90E4754B76441680F8FEE829856426DD5C4A657CE2DBD +:204B00003E560427A51F2D92ED364C929C59038A66D38C26E285CDF2B5F519560FDBE67363 +:204B20002FD857E632A8F509A23D8CE3290DA91332CB6A9F06EB231BCC5780CBACD088CAA8 +:204B400045C80EC6DC98AB723B2CD9409523D0736F784DAF599A616881D99EF2ADECF80648 +:204B6000147CBBE5D7B9016BAA1D2A375F030DC264364BAAA2BCBF42DD6A80F0D42D745A3C +:204B8000A4B1419FBF82051293AC60B76050F3779D544075D980361AFAC95C42FE40843D69 +:204BA00030BE0CF3DDE9B2CB87B02B151B6C68AE73B0F8EDE9DA1E3C33E908C91D6DC1B2A2 +:204BC00045E5D0D122AE49E99F24D6DDE4DBB4CFAF2342A38262EA1141BCDE3AFDB7C5F23A +:204BE00073AF2B453FEE4B4122FBB15626ADD8E30DEF2BE70727CDE72C387457344FC5420F +:204C0000571418C5FF3C920E2468198BA0B4F52FA23610036FE3BD45C652EEFD135609F91C +:204C2000EE7BB63FEA6564BE60A7A80B3ED9A9F73643DA4B010677F5DC9CF61699D978C3F2 +:204C4000A28012C655C170727835EAAB14486844710447D5699DEB27496A08BDA0E7222E20 +:204C60009EE6E25659C0F88095221CD9F7EE07BFDA5765498E7E164D2BF3A5EDF917433B04 +:204C8000367FD43028B6766E9469793AF416C58C14A9E11A6DAFE7E3C80158DF22E2297F44 +:204CA00073849C73F2E2269D036FAB626132E82E4F3B5A4463D43D7E5D087F2293BE6E6CE4 +:204CC000F41B617C7B36FFBE4F4DCD924811638638565B6B89CB5ECBF35F36EE4383F984B3 +:204CE000962DB38F42550D6BEBE4DFEE2527E426BCE8EBD24D7FBC8EDF3F6B7F5E7D1974C7 +:204D0000A69638276490CCF2BB27F3291ECF68BDAA787CE4F68D88D4F7AEE8EECB971C7F5D +:204D2000E0DB76C5C761719BB3BEA0F5C33061353FCB7B5A5FC720BBD81AE14FD9A77AA41A +:204D4000EF983367A7563AE0D382874E9FEE13A9BEFE075B0139BB12D0761162BE0849B506 +:204D6000EDC094F22A75F3446572058EBDCD5796D14952EEDEBF99D421DF776EC9E3448888 +:204D8000482595E51683513F26FEDB78C7B82BF0F55EDD458203E94794B40E2B12CE2071D6 +:204DA000C479D4086B5E54E2AFCA58DD91A8A1B64874A9B048E2431BC0A114F0C1F92A1A9D +:204DC0000CB95C8C8BDCA8D3CACF89316541DF3AABBBF9DB19142388D74944C11D75986F62 +:204DE000BD3DEE31316C39ECD250808043956387B3C2CA97DBCC1F474C7878CC8A543B05EB +:204E0000527038F62F51C31B4E1A1E70502E350E9726F479FC5950A5D11858B7C8BCE83382 +:204E200047B8679E1AC325D12635904ED5FA68DB2BA2D8BB84FE3278B5837DADD27C0A1EEC +:204E4000DEF28FEE20C637613DAF2B2FAEEC85903A685C86DC6B79FA3C8DDD7D56E94C8224 +:204E60001DDBA9A804A6BD82C1EF1914750CF970C12AE4B706E025CF35A0D5C7696DBD9F36 +:204E8000F2E4227139A8433E2DA1CEAABF7E596FADF093C37C5E28074DC56D4383C62F7254 +:204EA000240F479966F644B18F7A84925A55C882EC65925FF99B57BA96D99450F8A98B729E +:204EC000B0853DABA057E5B044A70CECA65CC0A84050F4953D386F471573317684AAD30E5A +:204EE000BF666578075703A68F32CCB7FB912F96194E9040887745C6E9870062A842455F73 +:204F00005F262EE3D8B66F45430536165DA4DCCF24F707A7116B518C870B096F08DD072B36 +:204F2000A3CF21327330A9757DF3FE9806BC52BDB07A379144A234C24C4A954C3B0F2D0553 +:204F4000A84E296FD6FDF7A551667E8BD103ABA0723338E5F9DD9FB6CA50DB29DBB2375A4C +:204F600025853020DD2A107CEE992CCD7CAC24059D4565108E1E53B23E0023D3005E6F6169 +:204F8000E44904E972CC44DACBD5A1AD6E93C31E950E17699D0C0455166BDFF15D9AF276F6 +:204FA000C64D826B91896A0C4C69548EBBBA8875377C24C91659221E39D93FDDEEE71AAE3E +:204FC000A6E0D964A41F0E63B55D58EDF0A0ADEDF9ED7065107F09B96161E54D5A51F403B7 +:204FE000126DF4364828B9AC6EFF978E928C2711372FF0A3D1DB8BD0A5CC70299F76ADE49B +:2050000089C3F6564408E7E1E7D5F5C3563ADC10AEB7FB0B8DA59E41ABEB97B52D77028A66 +:20502000A2DED79272EEBCAE437EA9D7EC53629D25C736BB2EBD0223AE9C704B242403DB26 +:20504000BDC7AB0472118026984CA45FBF92933B3055C669FE04A9DF268AA8220A94D37352 +:20506000DB4918A151FE9D19D9D5A59351FAB5939150A8970B3BC05AEB6FC65BB3AB24C197 +:2050800027076FE6AE6A83489E46405B51BD9D60DAEE0E6BCE5527D2FAAFFD9C33E1B19B21 +:2050A000C26E8BA70FC477DD276B5492853EAFA907076F039B15344D98FB409E15353FEC3D +:2050C0000ED24EFE2AA0DE8F276D91DCB0C2A3F91AE14DF4CD727455522F3F7CDF68257CF6 +:2050E0001927208F5BD19C393416B3DCC285B22AF1BE21BE2DB488825362E3B0E7A9B0BD06 +:205100001C7EEF73B2D2945D87233F1983F1936BB4B55A3C0BF978866947022137A84A5B52 +:205120003BBA282F3D97E3963F055C6F8C01414E26EB36151218C57057A75E1604EEC23397 +:205140004ECE3608009C442E7C100D7E973F90CEEAC0790453FC8B719931FB3C5E21D36F68 +:20516000D386015D55F3A0129E1E456638343E6FDDEC366C8678DEBD8BF5790D5AEBA267A6 +:2051800030150B259F75A2578C495173C4CCBC1BD7F00CC5312B29D2EC02A11D176DCD2D74 +:2051A000CEAF55B1BF7F93EACF3390949D464B7ACD43A80885F04B86ED602E2D5A9603F949 +:2051C0007544B8B181AFAA7CA43B9A0E992F68955A7530EEB2392B9DFDA8B7B90EFD845B6C +:2051E000F44CD1F210092025A829E236C4910FD410B33EFF526664A91EFE3C8FF7A6C41E02 +:20520000E63B123F1DC391A0748305D20CEDD86A65A72192D5EB15E28119F874EB34AE4079 +:205220004AA1EE510B1E034AFBB1A97467AFD01282019CC703E76596DE8FA5DEDB13FEA2C4 +:20524000A81043630840C6518260659AE48AEB7863BB6BC7B3C01A9DCCAFE532DB2B46A4E3 +:20526000571681E14D6A4B0617CBE7173B48F6B856531DE3C2A66750B79FD5305CF52AEBBD +:205280009E997074FCEBE6085F29FD5D54391DBB91101366C916C938BC8786F8F36DA7C154 +:2052A00055CBBB5DC941C25DB3593AA19205FA8E3DD6F5BC70EACBF49619FBB06FC8C3A5B1 +:2052C0001C35DE8D71E913DBFF40C208A84DF735F246727CE943D412D989FBF6DBE6764B93 +:2052E0001FA858D384D044D56D7326291BC577A9310DA2F1F8B5DD2058BC8587E424470A2C +:20530000AD469BD1ED042A02E6381FCF29686DBB3EBA7A7BB9083139CDA133D8407158AC06 +:205320002DF99242463BD2CCCE76D29C255FA2596BC2060C3420D7D9E003CAB2C5D85F572E +:205340000D7802446AD0B323F97DB404AF8F8C89BB40FCF3DDF5E22CA62F06A7766E91D35D +:20536000898F796F1B3A90A9D5D3988D25878EC4D196778E6D2C33C8EC0945F3D43DA024D2 +:20538000D66ECB5CCC11743E407530FB6A631E53A2D585CE9A249101361EB48FF1C2F05B46 +:2053A000EE6DCFE3CD9ADF4176CF6392F89DE665B885436B15BD842AC7B2DB70CCF1032030 +:2053C000E0A4AA8C0BE52685B8F38B9D0FE438074F78848A89E6EBA7287EF37750AD42024C +:2053E000074F712868E5318FE749C7A6ABBC3C5DF8CD4FE1D02F762EB6685E95594F671E3E +:20540000A5534FEC1CCAAB6B0AD9B1603B4504C9A3CC0F92384A4C7A6A7642D56FADB3EF0F +:205420005BF0C19CF448DC4F4DECA5FE502883BCB7882354FE4432C76E28CEBAA698099FD5 +:20544000B87345017D9254200D1E50D679633A1122DDE2C08C7C64EC6D301BDBD8549F8CFD +:205460005155DDC8DA5740867C0EBBE5276D5270A61B5AC959D7803918BCB6DD3F66B3A23C +:205480003ECD7AF63AC1A8AB93AD3C60F2B70E689E3180C4B519691AD2891DD252869D9D88 +:2054A0002E675F859E9E631CFEC55ABA5EBADB39243E33CC82F544692F90A4D8B332836F1E +:2054C000636380F7E056EB31B0F5D0EC1CE0F37D63E7D598E46A3F0A9B449DA2A39DD55C93 +:2054E000EBC52B6404DCAA48977B02D3254BEB9BA5909C7DFE98F37DDE08C37F43D47CD4DB +:20550000A2F2369027AEC0769FD021EBD30EB717B0ED61E9D49D898898301CD2E7221D9126 +:2055200077CEF7A75826C4A12381EC9A7ABCB94683BFB4D65A7000C0E96BEB44ABA6B04824 +:205540004F75D2CAEB7FEF3BA418F9348C833215EB7D7D72B9257BFE68591C8FACA557C195 +:20556000F3C63BFA45DB95781F86F8A022B5DC7CB89569FF8A2CC82D6EA619E95A1571B09E +:2055800096598E799E3A5C4EBC3E2863B6B5F3BE5FAD1E23F32301C405F8F86C91F1B1DA5C +:2055A00071E2F5D833DFF13C974770CE721B142F66AD823F102E43E8DE240899CD8E41A381 +:2055C000C074E8AECF43357BE621590A4755AB67BED1D9353880D9A14C76B9B93C6C5E52CC +:2055E00072B870F3A127865254DDC07F8B6C7E9CD3D3089109139BDE76F470BEF23B2ABA80 +:2056000049C96060E924D532E696BBB920556D02FDA5928284AAAD6682480FFB5C471DF550 +:205620006EA08122F87B77CF4FFBCC21DD97823F0410B7536CC65A3CCB5FBBC4C77CAA59BF +:2056400024D06D447E7D25625280CCA21BD84018612B9DC6F39D3867AAE47CEC83E8C1CC8C +:205660007C3D68FA7589E5A00A6857F75DFB20D9F17C4EAA5BB7F706F5C236006BDFAB1015 +:205680005821A1A83571584A44C3AF31C39526FCBAC2ACCFCDB3ED0021FEC79AB763D08849 +:2056A00013E9F80684958080299CFD04C4EDD54F1AEF1473C9590E0E48A812BE0687783277 +:2056C0008773E995CA5727BB755D60A09F13EB8042F527ABC608A1D62314551BEEA8473856 +:2056E0006429154B774DE26501E8BB852FC8C93C022C858EB528530E37805D74A5104E2D56 +:205700009C4B559A75373510954AED861B8D894FFD8D097F99DC184F36A3AE80038622024E +:205720001B14B89495B2C25930576C6D37CDE0C80CD774A012AAFA34C8E8268C0EE1AEACF4 +:205740007101278458AB9C890CFEA78637ECED1A8E5190C843748697926EB53D7A86E117AE +:20576000CE91B65400DDE14D56B544FD6A6E6807C771B331E30AC69732D075F46853612411 +:20578000715DA46D96FDD5BA0237370ABF6F8526377FACDF58F892DC8E9ED95C3E8B5AEF43 +:2057A000F7F840BDEDE65EB9900C9BD2C98E37AF55BF2FE18D827ACE2AC4E01C83CA556D59 +:2057C0005FECB9231E72921E0D932744256E4CE618ED6CA2AEA8A568DD45E7CD51D6F7899F +:2057E000B1B5F00C8B83D6FD2E3EDB027E146359474739DD2DE1D67A5B006C0372EB5D5FEA +:20580000CCCA9217110CA7A425F660EA3ABEEEE67D6DA8442CA0F41832A77B992723B8A86B +:20582000C3B5D61F92541D161268635D7664383A939304057D614EDFDA4E663860FACFEB48 +:2058400089A665BFBE820821F4F5D48B4C8DD5D9BD0948983DEB2FD360DE4E13040C442CCE +:205860000DE88198E31BEAC922EE761C21C686F3289ADC29C80316D0D0DF9B4E0B9C7867D1 +:205880002C4F8AC4A6ADF18A69B8AE3D41E5E0D5E768E6A5E481316C9E01E10E7DC68C1E33 +:2058A0000E541EA735232FD14765C4F3FEED610B85EBC04E8B8E5CA88399E7E913328C0156 +:2058C000404EFDB8F39DE6D9979BDA752D80B9B38366EEF9E3BE9B909AF5A062AF131E3B54 +:2058E000687549DB35E95B19FEB4AADF85E5CA1379DCF3EFE2EF5B9D9B335AC9552E8A0E87 +:20590000D6AF5DE08DCBA69F585A645079E33171A5ED3B261E371CDDC533804E9F9F5565C5 +:2059200085983F4D4049F5A814395D503C0CC18002A2309118F267D7B90BC779BEA40FE60D +:20594000E39CF0F84DE1447C067F28E78222B091075A5CA48D51B36739DFB1981A9270EBB8 +:20596000533FCD82CA5CC87489AC60B5D51DAEEE56D1A6C20514C24BEB17A4EC822EB4144D +:205980000FEA524ED6202E426D1E1C696D17B14A26F2135142EE34F4C000775F7DD0E7CA11 +:2059A0007D802840D560E906CE51E64A2B6A2B76A14CA61D0AA199D69D8C08F7343A7F25D5 +:2059C000B663FB3378F08EB57BD0AF7987765D5A5A289CF54CB335E921280DE24A7F3E9DA2 +:2059E000B792009345B64D02882877ED29A0D9DECF4A34FD601FF53516EDD5C6DF19B44070 +:205A0000E6450DB51BA46AE7EB9434A77D6E04940535EB7B1E6C35FCB0BA07F9A757FCB13C +:205A200048661C3481FB482269DD3082077275A08C2F598DEC3D97592AC25F1A5F3A11989B +:205A4000458B6E8D9DC7B0C13C2F33B12204EA945F12E598A7771C8185B8C77693568479AA +:205A600067A3F9AEC9709AADBBD7401C24771D866B567A2F83198663C1860737304BA11F1A +:205A8000EE74A108FF21659F46E2963403375845197076F2E4887E7FFFDE4E3212C0E2CDD6 +:205AA0000EA3E8736D894135D18C9594F43D232EDB7391B2D7C009A6738962451792C995E5 +:205AC000FC7B86A12E2E88713BA9864C01AF3645FFE52FE2F5DABFD0C3CEC8889CB1B604B7 +:205AE0000209DB3A952D2C9075787B5ABBD6C9E285B9821EB30F50C7856FC9FCAB15A03DFD +:205B00009F18E1FCC630A10A3C55A5EDCC54827B9992BBDC676FFDD0EEBF49A08F7FA4471C +:205B200008ED86FB693EEA38ADC38836602D4F33371A52D0856D9CE81BF34BA34B11E3C203 +:205B40006AFA49AE83885AAFC0AF553AA64D52759419B06D82C65A74FA69F3F2B13E06659C +:205B600033275C48A6D947451678FC9500D770707511AB3EBDD19BF5DEDBCE1B532E1D2A4F +:205B80002031EBB5887170B66CB7EE5A34E67748D3DADEA9299F87197BFB0FC92E51714C8B +:205BA000552F739D4F06656DCEF0E07121E7DD9D4F70F47C68FE7CDB1D8D4C2F692EA1311F +:205BC0001D3BA30D03208184C4EF3F6ADC9D855017415A47A5ED89754FE0C2DF0AF66AE345 +:205BE000BEFD9BACA167B613A9A3F68A7E1614389EA7FBD0793BD6D6FFE2D23F040C0EADF9 +:205C00009EE46A7CAF3EF96CA94D76276D7459EF2725986EA9BC05019FDAB7D41A60E738B4 +:205C20006A5124BD13B1B6B4039D4EE8463C4B2145D2140418F4136213DA8A0B97490CB503 +:205C4000984EFE56755753F871B6A1F4E8C17C05D6CF2E8543835087BDA01475466E6E63AD +:205C60008C10399429A936FE5DA8BEEBA96EE84C295ECBFAEDBD93202C098D761DB0D2E656 +:205C8000FD26B878D431C099BE57E97F8E99BF3A9A814BC915BDBC02E6E67694508F27B269 +:205CA0008EC2399582225CC1E28A25C4C11BAF30F4AFE2123F5800BBFF560C25F5E7BC6688 +:205CC00049DBBE40EB3DA56CB6FDE550A83B0923D4C045B8CEAED4E5818643C92C03A87B47 +:205CE0000F5B51A09C97DA3EA1FEC3A2FAC7F34EDF4FB39DB111106E79799A1283C7639C53 +:205D0000EAF0AC8717EF79656E0BF3FE2CE9980CEB1A2FCCD6DA0C87C2080FF251C8CDE794 +:205D20007EC600451D01F248D3FBABD513726A5501FA2BEF925C124DF19F5ED72AADE2CC44 +:205D40002514DB5891CB1B25100B63C0CF29000EEC3322A662B052DBA11F90313FAB561BF5 +:205D6000F45FF4665B0B0777867A5C16AC14F4C53F0CBD8A5E4E0D60CEE46325ECCF0F8D6B +:205D8000AD411ACA06D16C8B8CCE201C2345D3CC8BD93DA8D4F38F799772B3B0957C7E2291 +:205DA000278975422735ACE1B8709147760A1ACD267CF7D1341F31C343A6D9C5E87236B1B3 +:205DC0007D3A2F9287734EEDBCA273DEA990E1E5BF320AA1962B19E44EF62E21A6C38C1076 +:205DE0006D1A82673E0C55D1634902CF153651F48ACF741BBA986D4885782049701B2A713B +:205E0000B006D7149AA0B9330EB6A1ABC4D87D5252810986B0A96C4F9967B25B90125BAA16 +:205E2000B2E746456F88E6D689D35F75A806A450204346E0D2E11F1774AD40543B41AC3832 +:205E4000B1770A057EB1FAC4C480476C175132D052848107C302A1CD395BC1913B1A8F3B27 +:205E60000EF720D25740051F53A0D41A0A3017D809CB5D2BA8CAC81B1327927E34ABAFFBE2 +:205E8000C3E74830E2BF1C66121971E65BBFB5DBED5E7AB1F7CD2AC7F7F604589584F563AC +:205EA0001B7ABF9527F4B8B3829E6B1E574B9984F5F8F5D56C179E76ACFEFB067653255EC6 +:205EC00041EF23C0B5506E1457711FDA406060D86EB7B0BB37157ADCC15A78DCD603CCA5A4 +:205EE000E4D88DDCFA0427A5D90BB3E85614F61F2D74E66464C3C8FCD869CA92623354F960 +:205F0000E40B9C887993C16D21581CB3676FA6136617886E02987D021A8C538AFB683C7F30 +:205F20004C037F8EB473AC485D712A0A2BF8D9FDC4F69866FC9B3923294D997536B666DF8F +:205F4000D050E1F359BAAB4A36A83B65195BCA468DE10B2FC8CADEE603845A71313C5348EB +:205F60004EC48D5F834EEEF1D4397ABEC0FA952113EBE4E1250C37B3F47CE49F3AC570F589 +:205F8000E30DE2ED14D2577E26E49E23937096DAAA8520D3D63CDDEEE746929736094AABC0 +:205FA000BB95DA8438985255181EAC456BDFDB8C7E35274FA6653A2162811B9850D3A704F1 +:205FC000EBDF948BC1A695382C5D44BD1ADC9B642E24DFB08AE4250E79C8CF186760A5D936 +:205FE000CD46141B245E690D5BC2EABE21563382DC077F3F266C0FA3D2D04A0C66B8ECD4BB +:206000004C3C14CACF8B99D604204D8492745E09881A6A5B4CE0A926D18056D9EDBA7929C4 +:206020002C4F261D50B59C341F0C8FD87BAF91873548A24431685265E36F45A66F051FCBAB +:2060400007A73178FF04430A5E23BA3A39798660C95DCD5F4F837AE198209C62EA1E2CF231 +:20606000BF20AA0D1C0329A390D697D74ED59E23F216DE9CEAE90AAA97472A211ACBD98077 +:20608000A44DEF7A1A7AAF7CC5390751E042CC869D989093A54705ED1182F27FA5E47C07D7 +:2060A0003FFDF7DD8FDEB50A57D23C2B2B28F4DC4841E0B37BE64A5DD9C1313148BD265650 +:2060C0000B7440E0A45B1CB5FFF648F9EAC6663AF7F489E662C3F6A6D4C3F39908DD81B176 +:2060E00067B07760B8DE90881060D7A8CFAC0E34FA3B7C7D9D7891E6CA5B3F1E9296A551FE +:20610000C194BB5C894463C0A7605BAD7A226E038E1560B940D6B4A235A0DC5B82B04E163D +:20612000F6081CE1D70727A61E1E82D7409FA778259A0ED24B190578BA9AECE4598FDD6855 +:20614000A5BA20250B8B769A087B640C22D14BF62480D6B0E03832BFAB8DC148D9FD166509 +:206160003B625836409A67FE524ECEA5BA43D45760AD99E7A08138A459CC546476411DE15E +:20618000DD4B5182CC26959D3A63AEBB25C220BE5FE3A9A5383054418411C1C7AB40E90691 +:2061A0004EAD99C52208686FEEF060F755AF6DBF0ECC6698BDBEC9B42FB724C5D138461B17 +:2061C000C4B41A49EFC3E6CFD1E9EFE6DCD6C613DCA03240DCBE048E6826FEEEC5A85DF312 +:2061E00085F95823A653839F0A086271CD00996835441856259CCFFFD69811D834D8598026 +:2062000012607B64A0C21CBD96DBBA96DA380ED601EC805D7A9562F836C13CEC04F4A23817 +:206220000C41531D863623504E7E8FEE9AE07247F3930ED98A43FCEE1481B05E3D1CB634EC +:206240000B90B95E744078503F900C572F7748A2451DD65E832EA42314870A966815F57221 +:20626000090D1F65528704E719BEEED88C803755600360C13FF4D8D67E358A7AE12A87CC11 +:206280008A6DC534923CFDD748D72983D9F9CAC98ED19C330256D8AA835859524B71D52DF0 +:2062A0000F3F7C138A45DF760A0B0AB9361C6DCC06179BA0F8ED1A9E193F4A239ACA6F06E7 +:2062C00075EB787A32235235F03C887AF47FE50DFB034D362557ED1773F652F75078B4339B +:2062E0006D782CF9AE8BBDCF5C7B8F6ADD958331EC876E2995B4D841E0606106727F062EA1 +:20630000EBB19862FBD9936D4054ABF53AE38E281DE3F8F7E0665E48385F16EA0EFF8BC33F +:2063200056426749B64A4525AEF8F965B3FE8E6CD89635E8E62F4766EDAED73229628CAD47 +:206340005CC4D7DF3E4E1454E0D5826BF8F53C4043232B160D9F739533D6B39A1E55239091 +:206360006F239AEBF35651673D057174E1D8675DEFC5249EBA16350F3E4A82395F8129C2C9 +:2063800007188C8149BBF6D90C8037AFDA40AE11B948BEB4DB6DB76606B91259408D299526 +:2063A0001561A2CD2BDDB240267D23C374D2150FB706A160CA4AE13EF9213A5D1C1563577E +:2063C000E8BE5CEA55C235067136DAA4A20DB95885EAB754729BF203C277D4C47E85B88F03 +:2063E000F5F6E19B017B09BF317E5084138F42E7A747D3032F0F588C6EB13854D5EF9DFFB3 +:206400008BEA3703A045059D4345D8D49B33A0CA02B4D7185894780FCD534C3B28D8F0C16A +:2064200006F0514EC4FC5F1C48300B9746A68D472B006C9D388BD08E6B0565544C334F69FD +:206440006A4504CE2BB818719996ABCA2F2C295A4E18AB341A3A920DCE8FB6DEFB35F3B8C9 +:20646000A941090FE585CF18F47F5E171100BF86F4A3D627BD2C224FDF08A09231D0C35A66 +:206480005E74278234F4A9CBD2E6846149B9078803456254877F9D12F79117FB01C62884F7 +:2064A000EA5BED6FB565FD744968FDDF7A2232290E9ECEA4F9F1DFC7DB1B1D951BB2E4A87D +:2064C000611B7F75AECD26EF5523E6F6A15A7FB212779B2A3ACE83077A4BD7A1C8074EA55D +:2064E00059EE762D85C70B83BE40ED34F04123C549B608E3B1FADD50A571FAC3326FB96C45 +:2065000086B1137E23C98F66C6F6E45D4EAB5D53A4752F92E887FDF2088EE4932A961644CD +:206520001CF8E61B2C2F3269371041899AFA15FE1003F83F60E55F4FABD6A7B57ACA23FD1A +:206540001C71F4F08F32B6596D3FC13A8BE6B80F66253FF86F797FE5FD37BB0BD52C2DE401 +:2065600028193CD9463F6AD7520480FF2C23E227E6F599A497724A0039B93A73D38778DE18 +:2065800004F051DACC43F70C2E8B2B91F64914DEC7CBBA799CB34F71D8697D9B7AF79B7C6F +:2065A000B88F4A3B6643F8E2FF4B76A9260CCADDD6A06F376D024A7562CBC683E388D21F2E +:2065C000BFBF038E4C315D032F003A2E7E487CCFF20A430BB3318BDBE3770BC8D41CF5E998 +:2065E0007027DB965F67BD296CECC89742EA69FC6E2D265EED90B012FA1327AB83B0955347 +:20660000B98654C52C3A394E04B8010A55705DA7DD2BE7B1589EBC165A8739026A41E69000 +:20662000FFA82097A48EC20F9E0AB911F1C35F620F1D1D9E64A99F2C156E14C5DD1FC562D4 +:2066400080FD5D24B874BBBD81F7193824BBAECFFE31A7BB614A81ED3C4CF5D02AC12292DD +:206660000092A5F58B32F3992911EEB25ED12F46CFCB9BCF046716A96AE91FDFA6DD841091 +:20668000B6BFDD536A4AA7ED298B47967D850D5DF2AFA84C02F1A6BC2E59DEB256D7B91316 +:2066A0007038420E3C7FF1A3CAF255325B073FD4548DB45BB95D8AE6D179CCB27F9907047A +:2066C00077D094F07CA880DF22D1D3EDA3A8DD0BC43A59826474070C84FB1EB9A969808753 +:2066E00013E05C5041A96AC4470FCD5E585B4E6138D346E257E1677B34EED7724C13D0EF2A +:20670000AA6B0E7F7CA01F7A42B39087F42346B81E00BE4C299167732B1B9DB23455AA6716 +:2067200073CF739FF5D848A21BE17256D63E3179FAC43FB9A5B971EFF6D1D8328202608A19 +:206740007C02E572776BAA416AD12A4618B751691C696C54858932321D28E663C84AB62B2B +:2067600093E9F490114AC9B3134D539FA0B5BC160AD0A6F333DC10F8D6A639FCCA289A7C86 +:2067800063AF3238DB615E86C2B20BDBDEF222A8163741FF4CB782DEDAEE8E4811E411F2E3 +:2067A000601841E86E34960D9F16813B9DF051F834D5DB96445433255C4A0DBCFAA3EF4304 +:2067C000F4D575C01765994B053FCD053FCBA8409E234399E3BDCDE03626EF6229867DB8D8 +:2067E00015BB961DFD3E564606E9AC9A9431658DB66E6AC336F57651BA67DB48FB51DEE3BF +:20680000339EB8892FE37CEFD06F330142114202B1DF3DBDC66261C029F401079B8631CBCA +:206820003FB28D0D2AE1BDAE4AA5DBEA91EBED44FB90B6443A58A8E757EF859654F7208CF8 +:20684000904BF1935529BC6A5FE9DC9F0E6F753B3AB3D7008A6854355520F01782ECE82D07 +:2068600038D8168A11BF01DD1E0924B7A9EC8E074E9C5F5F717FC8EF3624DE8CF95219DB3C +:2068800047D145CA1D4DE604C008BF9DD7584ABF1E2103276986FAC9D9E334F45090A5722B +:2068A0003311F6F5F14235523AEA3927EFF5A744820AC96ABF32519030D3164922FAAF04DA +:2068C00052D7886DF3CF76C2000A5EC2E69257261EFDD0A4C389F0B78274261957656F4659 +:2068E000DA0E0D434BAB5E7CDD99F1FE888C2C6BB0CA4F7C80E428FC7E06CAEEA4B964FFB7 +:20690000067ACD914C16644A316AE4207D3779A5E95E74662A550316B1EF99C3066EB01926 +:20692000E5D4C7ED3F6B4DEC09CBFD5F82E542FDA740B502024EEC937A64D6272B29C0C213 +:2069400043A1067119DE0F3287BD7BE9B220CD3731305A2E9065D60213D940A3971DF99163 +:206960002D87723CF1DED19719D64285A788828438259F5249B3BA3E8E4C4DDE00475E4E59 +:206980005842F7C13E9EC627FFB2D63BF9F73B5FE67FAA58AA1B988570C85D6BC78547DCD8 +:2069A0007E9F768916D80A6BB2EAF9E4F36B087D7F79781BCA6D5C66045998ACE82F8581BA +:2069C000A234F5EF8000F40EF53B1BD8DEF0EAC612A63E5DAA3BB1434E9E3BAB7303B48B27 +:2069E000D8CA95AAEEAEC4EAC537EC8F0A89D57A132E5A9C69CCA80EF6E152CA8F90015E80 +:206A000034228FD00C6EA1821C52CE07E4DA196F662F48F3FF2D96E661AD74C243289A6C6E +:206A20005E23F81C5DC9B73184D4D40498ECF5F38EBC8CC890230BE4AFD405A7D26672946A +:206A400031CF5112E506AC617D30C31B4BD6D3B774B0FF25683E53A823E67164A88D434125 +:206A6000178242B2CDB0C4F5011E2742AD4D6ACB19C0EA57CD7FDA1DADC360396622FCE0D2 +:206A800003B853251B2F52C1355B4472146555FBD3391DD182F8313467E037398B5B9483CA +:206AA00030FD8D726E1FF79AC28C73FDAB85A1E3546BD916A0CB46B8ACBD5DEAEDC09AAA62 +:206AC0002EAA47CB955B28B50FCFE7BE8D3CF2890A22493D0E34CE916C9338059EAEB8960F +:206AE000F77259EFE1990E7950266CFCC57D484045B8A88C1E99CF8D17D11CBBA87856D8EB +:206B00008AF8BA6461B61BBF1EBB018E9DBDDBFEABB199CE661E7F6E88FDFBEA4CF86425DE +:206B20005B19C3138AA9A4806009C4403AE0EE102EF9B8CE42143478D716C9F34DB1D96F91 +:206B4000402F834B2D8A23985B3E980563649215C10538C8C3CEE144D2D49DD6C0C1404745 +:206B600022C28D09EE7C3999464893EE4094BBA52C0D5AED57B8899331423F9ECAF35EF313 +:206B80008CB84BCF543337E30C3D4383335566927A5C74E673531CBD04E15022017260BCB2 +:206BA000C467E35EE1631F3F04F19FDFC2E5E597466A8AB72D9576E5DADAAADF1F70CDD5B5 +:206BC000AF7D0BF938D5CE56BA093DD4670709076DF15FD37C90151028DD2227EBA4467F9F +:206BE000FC5F6C5E42D7D509DA513B8BB532548132D9733AC4475D3900A6F8BB1C4F586BEC +:206C0000073B19BFC828D6DF5A2B253D641B6860450168308EAC8F42573F8B67EEDB509865 +:206C20003D70EC35AC5BE751861038D5C8A1F41B19D817D1681F8D71F69769AD0704812976 +:206C40007B8E732CC00C81A987969C1F540B0D2B3B9C6EB1DFB4994413A04D5A1223B27808 +:206C60000EA88A41DD7C7F7643555626EEB4674172718F81BF544348B95997947E26C77638 +:206C8000F59305DA0609669E6CC26EC093028AB99BB0EA6725C09B396E93C56D65C544A5AB +:206CA00054D46F2F4A44BF53E817D835CA5FC4858593961E45269D66D7CC63F57EA3FFD6C5 +:206CC000F89AE07F9BB7DB3F074C0E9CDD927A8DEA65ACDA67014345B0A61B5EBA75C399C5 +:206CE0006630DA4A54E7DD0DDF592C4D708D498543CD2E53E622198987317C233491667804 +:206D0000F197BF2B11E816C9BA6FC91B60B68B8E11B8D738CB35C9F21A4282DB21C665CC89 +:206D2000941E690EC2A66305CEA85FBBE3D20E4F5390C127A3BBAA63E6FEBC6C51992B4C15 +:206D4000846BD6FCAAF6ABB2C320EFB3BDB5FDFF9DB7687294061A0FCCB13764BA982D43B7 +:206D600048D31A0A5C61AE11E88F97CB5D25E0D31934FDFF245D2560BFEF8B7724E7A0D2CE +:206D800073D969AD66D3E7E2BB141585CB56DEE44084A1841B1ED760D69963E00650127F51 +:206DA000ED9C86566AA0503A7A2CF98565F5920D5E598690A5DC130C0791696DC91644B40B +:206DC0008DBD174F05E8A1B66D14160A8E0BE279D799C3C26E4C6921290A411447B327CC7C +:206DE00094D0F39AEE36651F9E7DE92A81F971298211FD430AE0B072FBB2487C9E09BB9C6A +:206E00004D1186F05AE75EDCC8A6D01562CB9753C4F5BD42100AE8DC9F4CAD7CDC98202259 +:206E20003D72453A9B62694E4BF062A943FF9CC15D3D1A82301161350C45CF99315EC887E7 +:206E4000A4E5FBFF4A6D32CA1242B7132A28D25F03F4C41307DD36B1EC5A90F0C80DDA6EDF +:206E60002026A7A599600D3951A4DC8019CA855A98255E0160240C2EE036E0B2338906BC2E +:206E8000D47C84D51687C4E129633223B6C4B71BA2D6737B8368605C7C2499634A1C81F654 +:206EA000094D764E5C81E643A7F6DF40EA295A52F1F8E0A33DDFCE492B559D9DC31594FA78 +:206EC000ED5FFC3D916788CFD23075D35F889ADF216B7D4BC589D100AE25C117AF1811AF8F +:206EE000F1A56FEA851BDD1CAB05E7F958B021BCF20900AC57A3ABAF92A033B7AB8CCA4E2F +:206F0000E4ECB5CA1ADD5807280EB8BCAE185685C7B6CAE4A4290CDF6D8D76F1853E134522 +:206F2000F0451B9E448EFB8D98FD191465C4AC8352998C9D2126C04A518FF5D85AB84D235B +:206F4000F396A812801A91F0B2312BC7D56E6B6FCB019183826DEBA5BC5A192AC0E6C40AB5 +:206F60007C69C0FFED93B728F1DFDBD9EBA20875709E2ACE1695E0993D57C2EB4CE45BA3E7 +:206F8000EFD392209E488EADC2BE0619B3EBA0DDD885067F1DCF3780B906987305064D7B80 +:206FA0005318F0D7A82342B4A267DA79724C212FE8D997208442A5431ED44A2A317B951493 +:206FC0000DB4AB0259D890E79AAB238A465EA7AD882DB80ECC83958AB26A341AEFA74E7208 +:206FE0002677141505EF81DA4F310FF2399A6AC9ABAC87341550E807DB75CE0D627255D467 +:20700000A5EA1C82F345B7AFFDCA115872F7F67B404D77F204E4BA488BBDAC5D40FF3138C2 +:20702000AB0503788E1A45A8F91F513FFF5D9B2670C5941CE0C25387AE18E84AB810EBCBF4 +:20704000998EDAC4AF505F36D13F6D702062A179F5DBE8C9546753F6936BE656547FEE8D41 +:207060003EF278E0DB6A154A4B621E33A5564EF93B44535D8C9AD3B5DD1437897C763DAB3C +:207080000E9E747D7FC96E63C85CC69C07D686D1BFF28A148FD0CA3C9B5B8F084CB52BCC47 +:2070A0007A8B3DC5F43FE925DC70DB10CB2013E29223A23DD9822453D29137B0458181DD9D +:2070C000FC98FED3CED47FEA8FA38B44F43B30758E8A937091F74183E03142C400EA83EE92 +:2070E0008A8D5775EDEA0F88394FF3FC6C27118BB4DA3E42C5A3D66840BD4252A06692DDDF +:20710000CEA47CE0E4BB916EA916B60F674F6BC6657ED161E85E66ABCE3B1164C44DB49554 +:20712000EB41C1E1B6F926ACA50D7A60213B13A204E1F885465C4F07B907FBB21E6A050906 +:2071400092848A522716C3B74AACB1C899C8B29D6668F9F0C06A11F81AB70172AC6713FD16 +:207160004CA429858E5E201DE6361922F5B1E81CD58C6FE8C2FB415CB9BE63C6121BADE5D6 +:20718000E472D296AF3D2C9350CDBAE642CF8E77B2DE67307636711D805B82BD4F8B20A19D +:2071A00010CC0ADA9F151639221335EB2C02C87EC8C5EF0BCBC66D139F7B9F1CF2E1F4EB24 +:2071C000950AF2A3084AEB8BC76751865264690DF542DBCB1ECD216D7676D8CFAD4C6CCE66 +:2071E000D6122D24F9A40276865918E36BF4B593502817B029168FC786286C19B92E7FD182 +:20720000DAA34F3468322677AE2CF4562B822B3226255D5DF9A7D287755DEE005F26012F96 +:2072200023679F07DB163C76E2D3252561C7CAA89DC938E63934C4E5C7FED0BFB3975F0942 +:207240003D4ACD3B3EC11AD2609BA5FDAAEA9E54EF7FF61C1C7992F7E96FD893603292808C +:207260007D70149F17BD66328853B3EAAE016B270CDC4E30824B78C5AEC976F428A64C5B83 +:20728000BC3AFACF8D46E653F55319C0D44F9C8A16C07370F2454B647F28725B634364D3C9 +:2072A00041D0A2539A80A8ABC3745C976ABAAF8679D29C228FCE519541B616784664C8BBDA +:2072C000D634F9AE81BAEFC22D71DCDB86B2C25D182F7EF4401F41073217C586B95BF974F0 +:2072E00021C70D634E61DAE921979D521E39801A26C186B00ED478B69717829CA46CF69499 +:20730000B5DEAE12AA0E14BFA1E79489A62AF2FAD1112D5DE71A7496B0852BA1C2033CE4D1 +:207320007E237B892FF4A2C01B2D46441FA35461117E1D0933228D970101361AAD81952671 +:207340000D3235BDB98CECC34BEE0A96698FE7C20B2B926474840365B239A3F035CECBD1E5 +:20736000041C67187F8B2E053090AB7B3B3270A2AEE4CD06C9F1568A1533D0406D2B3B1F83 +:20738000018B1CBB6F7C1A24F2CA40687ADD9969D65C632AECAB9424198D22DE4852ACC9E1 +:2073A000C7936C0F398AF7EE8E35133E5F70197B3956371144ADE34CC3BC4D6C27F2979D5D +:2073C00040B31770FC664E4F332805F5688F86D7A6A63BCA45F1CDD4DD617FFBD2048E70D7 +:2073E000B6AAA29D1FC29ECFFAEEF743A7D85D1D045426A8A3DF371B51BE89BBA1C6DC15E0 +:207400007DEE5396C35F1716FB081E7F63B6DEA56604C1966D5860D20C8E5E8E3E8A751200 +:20742000CB909239C9E30A908CFF04FC654A364D621FD6F676A06EFC1879EEF10C021A833B +:20744000473A0B4794350681BB4B913ABDD30E4D34227C9941590AB1F66F3906CD432C4568 +:20746000C160B23D9A914570BEFA193F06B43243B6F0C8DBE17453C444592E7353A3EB11F8 +:20748000D135F61B8C398357AB59382204A2F6C2485CB19BC172DB1E805FE5EB31B578E46D +:2074A00074BAFA381C624A69FD05B98948CFD147E7C02AFC0A66D7B3561C4AC23EE562619D +:2074C000C4F23F8F6F38CB669D67F6785D63E137BD560C73F59EF02A8B3490AC24D99E7FB2 +:2074E0008664C9A68E91B1C91C7AB616CCAC220FE494413C6CBA02C98026BBC546A024BDBC +:2075000098389AB863DBE00CBFB609CC10A3C5BE123D79910407AE6A6038FB6EE990392C44 +:20752000CCDBB56C7B40FBE69B8CEFEAED887B3603A67D30FC0B9A9DF83A1EB88B347151A4 +:20754000025D81FF8BADB31831C8638FDA46019FF3C155323BEEAF804219F3A7D8D8BE5B4D +:207560002433B6BF037DB5EB96CC61401AC6700CCAF676398C847F026F3C1D99D438A3BBF5 +:207580009ED5500579B4F10FCCF8E3475B8EF478DA3152E50EBEB143E45E023E85DCDC33BF +:2075A000DFE1D45535CA1D5F8176E6F98ABC8E3FFA3904953D2BA4B303A6BE54E1EDDCEF9F +:2075C00084DB4F339FC2C79C858A2C0BDCFEBD0C25F07C387DE5CE745564979793832BA3E5 +:2075E000F77E3905153C3F249E2F7CD6B521335A10F02254A7EC78A4E28AB9399C62D62229 +:20760000B5184EC4E8C75B0F96A71F2F729F8E7FF824AAFCC1908D9260554C100138CEDCA3 +:207620008296D28D066D2E7E7E331CEA868222BF71ED2E8DFE328A215DC0EB79592E4F3495 +:2076400032D5528EAFA53E0C6A7C31BD09D582940E4E6D282430B7D9F84625631A80AD47B4 +:207660000CF660F82802AD01899501FB53C4DEB460659D9DB0DC8F522B355543BB9B718664 +:2076800007CB24E86B4B03C45627D37A57B97969997F08896B3FC9723FAEF76316684CD65E +:2076A000250A179D5CCEEBE8E232F7E4BD1F7287D8CC8B3FDBBB71DB12D1244046326E7930 +:2076C0002E812616C9783FE493521439291C52B88A76D09C8E12F1FB3D13C6AEA4A40ECCFC +:2076E0009CF26DF20859E4FE1371EBE28FD8B58762DCB32ECA7646BC4F5DC9BFFB9DAF3A50 +:207700002F7426AE0AEF76A911480E50EC71787DBF085687A5A34947AB03BA8154EF93CEC8 +:2077200071AB524972783C7EC307491EC920C40FE0A1F8B1A0A87D55A4592C985D8016CB3E +:20774000BE2D6656769E7B863F9ECA2D95D562110A63851175FC34AADACEE4EDF31734D6DD +:207760002657737CA0D691BFD597BFF3409DB8975A8B317810497F94DC0E3675F86AB31ECB +:20778000CFC1DF2564A923A9F3815EA3FD4FD066B500BA5DC5F4CFD2A4EA669B131583D84D +:2077A0004A21662F9FFDAC343D4183714EA4F1F8B3781384E95560C2C2598CA8FF8DB268E9 +:2077C0004F18536D50EDCF6BE48CBF17C739A482F1A9F9DF9D1F5DA6D0DF8F93F6E1E95885 +:2077E000A7D4AE9904DE1FC817A2CC12C9D9F8B4DB561B4E7E38493BE62C99BE922132A750 +:207800006F4DB0409547BB4E1CB16E3D6EAAB8A531EB2B988865F871CA164EFC8541F3B71B +:20782000374ED9B2EB820439E83C922DB48DF6FCC03980B4F862676E35498712F86E52400D +:20784000342A5C67626E980BC7A392CBD8DCB96912677776ABA2A4B4A9DD52FB470AD3A253 +:207860001C9CEA0A84E09F3A58781FB7ED0F2D17526B9FA5637D82E90D8B324271F455BA6D +:2078800026ACBF5B23A22844129D631DB2C91B0835D559BF17F83D1A326B4C5F9E903918AF +:2078A000DAA514B6445BB5AB5F757A20DFC89427FF64C530C822E58038199D01D8735E145D +:2078C0003AD9AC74035268B9D89926E71803B4081C933202CB8EAF15E2C5AF90BF94212927 +:2078E000CCDD544C7B3DEE26057A423638F9D91A0D2B23D36A7A046CACB09C42F7EF30592D +:207900004DC902991FE53D8B67A936BD31507AD53CE116DF3DE31233E3D6A675A8CA1D231A +:20792000E96B892D3E2E13F27792587B8BD90320FCD0631AED33F6BA8F1419539D1FEFE3B3 +:20794000B32D5B2702E96DB43780F6386526D43AB51305BA0EFCB291EF35D661EF855549FA +:2079600013BDAA83108573C2670E9B8C83ABE55E57ABB44E704B1526809976DD4ECE352656 +:2079800061D5D13DD8C3111456611876FD5596B0481EFB84972987DB2D78E7EC5AB58DAF3C +:2079A000A97F8A826AF58F2B5624B98EAA4DC7FF8FF197CF71AFD1682F551DD5A16DF4BE87 +:2079C00032B6A585FF086382A1C5509D3B41D41C614BE7D20C69BC7F5F6031FC05684BAB86 +:2079E000D8D537CE5E111AC6876CA3734A8789766B338A78060638C1E749599013D2E4ED39 +:207A000013B8F8E58FC094BA3D9EAF63C8AC0B18D81B548C3DA0AC6CEB6D756B05A77F1959 +:207A20005847101F2C93B913E46A241060AD783393ED31E8900D5903AA882398000EFFD651 +:207A400081259519524BB0189BDE04EE78CDE25D067D682245A54DBCF400537915C6EA6099 +:207A6000B46F73C29BFA06F2067EAD89755D0A2DDB7AD0FF3A8A4B16EC2430D0D74234AA0E +:207A80006916D3F8473247FC2FB579C065E2F7C60CF96C46CBD1B6B090B792AAF23EC06F24 +:207AA00093074EE80AC835835D8845ADF89EAAE5200AAFA3B364ED752549C1280327415B5E +:207AC000D43FE901F6F4454007126AD0EC4DEDA74D20E3337185CD5176114C43346E732B2D +:207AE0003539CFD09158652D98D1456BC4B26250FB9DD2BBA08531CD4ADB47C48AC2961350 +:207B00006689B99C40DED2F5D93AED50537D837F59D4565B295A952C459AAB6DFD31E234BD +:207B2000BDBFE83C0984C63888B5726AB75295A326A8A469B8D9CE08D1E6B6B329CB5BCF40 +:207B400050F6253546D510FE6AFEE4BA7B44D531D3D245E546F67777A485514502D17D2D5C +:207B60006A3D930F69A102974FE7804F158E4AD953743925C5D8142B4157247D88B4009741 +:207B80000A2A416EA66BE5C38D0C87095F4D1733038F31EA9FFEA4E02D9FA44998E6394F9D +:207BA0001687F75A8BA37804DA3C65873513DF6A9F8D4EF8DFEB16704FC815B546707F0BB7 +:207BC000ABC1A142118FD95B12EFDF644020A70B8F644561828F5BEC080F33E6AC0077DB0D +:207BE0001F42EDC409C7746C8412596BFCF03939CAA71DED2CE539EA2A4F06112776C7C4A4 +:207C00001E5FD6C0E42521E24C7463D707FE9E85799E21DE379423ACBC9DDAAB886F561C2C +:207C200048565DD5447D6EC517F4B88EDB2CE3C9136AD0975EA0E43746A063FA51543F62F6 +:207C40006DC55DAA2C8B1E704671FA3C3AB1BCA7C1E71334940FC4BA34F946EFA72ADAE569 +:207C6000CD687A6522CB0EE9BE6CB77EAD7605ADC455B5CA956E1F369A53DADFF5CB1A3335 +:207C8000CA9B7985575457FDB12F7064812805223D2FAC86C499F0D556D46BC4D3F3AC3F34 +:207CA0000A1A8904BAA8427341FBDECB85EFA5120F86CF808E5E300921DF1EB2160864B0E1 +:207CC00097194425550F00DA4A65B7148BF29ECCDE70DA12273573529BB9A03B5DEFDFCA6D +:207CE0000ACF7B4552089864A5FF8924A63EF545C67AB6332B1FEBFCC975A12225F33991E9 +:207D00001D65C25BC615BAF47665605FAB8EEB0C3725C71834927E66BE14B0BBC9419C3376 +:207D200023C1B24C163CE8FD500F2DF31B48422FBA4C651774094FF4107C4F283747927012 +:207D40008C4C5A90B810658F6089E43E1B2BDD934DCF8EFDC78D49A7FE6B9F24F93A88AB67 +:207D600009B21B1FA6FA2ED512D19139E216C9C6DAB4F9CC96FF1B28F9C29CF8DCD1B9FD5A +:207D8000378A104130D108BBD961ADB9B00D36AE55C14F957E6FDF1188706556DED4C67D4D +:207DA000C8408D522F670B1E67E991E9457392D6A1D030F268266EEE663520302E2468F61B +:207DC000FA61555F2F607A879D271D92071230281DC306FDD742C8C5A739424F3958BA26B5 +:207DE0002BEEA2F439A6367C6DCF8C043E4DAD00257F8A95159998DDE6E20B1A9107812C27 +:207E0000A2EB8CF44382A4324B8B127CDC1684285AC26C7D06AFF857901ACD0B05304B535A +:207E2000ED436D1B4C1C87B5A9FC6BE0FFD2968A5175953214DB86FA58B7CBCD059D82C777 +:207E40003537ADD08F7A992519BF0D0310976440C2A19AA3F9E9FABEF8FFC2B08CD61BF728 +:207E600077BE2E11CDB662EDFDEE2591B5976E98B8841B66FA8A7E78F075817E5D5F510E13 +:207E8000EAF0D992DA4B555783B4D1FE1FB0206EAF0500F7602A1F791905F7C8BF71E9F5B1 +:207EA000EE795B25E21F8C5A2BAB0ACC17C60CD578FE52D227A1073996FC02CFB162D59D00 +:207EC0007A5F6990FBB19072C55BE9D619AC37D9B79CCB653607F771DDEEA35CC3CD363086 +:207EE000ABD8D16BD6E96C95F7E0E711E498D8FBE917F5260B5F0ED0757968446F28DC7AFB +:207F0000F7C78A00288BB310653D2DE44B65C5D0C3AA591E307799FA9E097C28065D74C9A2 +:207F2000D04BC47D3D5595763569F51EA18E5E021161118C14D46C645F91A66797B96BC2C7 +:207F40001C25160E7DA3E300C7FE7F5596762CAAFB71E642572A613C792B94C316E267F240 +:207F6000FB4228B921D68142C56CF852DE536A3FFF1851BDA232D3EEAA29CBAF3D6C773677 +:207F8000DC73C91D80AF23FA4C52CA5BFAD111B365CEFDD47C6CE23AB4DB11416824482A27 +:207FA0008800EAE5DC71A949071BB58338B7623D0A20E9FB275C61AF663D1426280DCE566C +:207FC00099EBDB2AD5B7EA2C1D5C5C8A8A859712E8608083BD849AFC3EB57CF71C31D802B0 +:207FE00013FC31540E3A6507BF0A0A0F9164FEE8AFFFBF28AC673B35C4AD96107DF252513B +:20800000112C74A52AD8037EC9B56FCB94A9E8397BE361EABE5C2F97CA65E02725E8B4BF32 +:208020006FCA463B7665D2997D1EF50D93C8C95CE752E6B3BEF998091AF402F61B4ED75360 +:20804000B4525986370DAAD2775EEB4B2CF1A68BEE22D7E58E783FBBC3D6D17DD8820760AE +:20806000E159414F1C8AFAD00AAB580789F6C6C7C478CDA9514FECA7BCCCA9FB1E91ED7683 +:2080800078AD5A3114A43ABDE7F5BCEF4C35A54B1B2776D6E5BBBE562576198CB9849760D3 +:2080A000803993BD260D10A3E30D1D3671FB2FFA585A5C237C2FBA76C3953CAFD46968A263 +:2080C000416CB266EF37A50087907AEFFD7FE44876D923D08E658F194FE95FB2589407DEF1 +:2080E0005FB4A0C6402D0A29D36E98E8EC9656573FD16A9FD4827966ADB660100867CC53C8 +:208100008D051FB603250927B48DD16D6F2C0A31B2CE19469714FBC52C78F4116A418CAD74 +:20812000FB8F4136165354032E9FA674F73728E39DEE4CA9BC433DBB195B47920A4920A97E +:20814000198C3D0C1A6CE1116FEB2A65A2BE0A7C35E80F9730E80E1316EDC819035E93D640 +:20816000A08BE9E80903A4AD53B8B6CA2F5476F4A365C7DCCACD05BA2AD46E1F41A8826CCB +:20818000415593E93FB880CF26B419790EB8B7498E481584E65DB8E7F9F369B6ECCB2731EA +:2081A000783707B9B3BAE11D50F9D14943EB1E6038120742092412639BC31936C6A9A0A63F +:2081C0008AB88A1627E93A5C890ECB8E4FEA3F1DCCBD8B4FCD715BC39C2BB737D0BB850D01 +:2081E0002B56A498C14A0FDDD63C4DF47EA93B7089B0B978E11575EF3127B7119AA2B70CC3 +:20820000E98DCFB35894316C5EE245E91CA653464E8626C32B21F33E6DAE7FD78DD7CE8DAA +:20822000DD8BB519286E403781CC7CEC6A349E6F20A23DDBD7E166A64E6D989417B6914672 +:2082400067ECCAD79A588C1CD6704DE798CCC6E58B258611309E876F7D12DFEE760DD21D2E +:20826000620062CFD49C71779B8D470E1ABDC4AF519063EBFFC0D8620B8CD64B3D9D8514F9 +:20828000CF268618858052C00E57B4AB5D341BC98A2BA8BEEC4867CF69F040D19E11DD344C +:2082A00077165360FAC1B933D8381640E380A174A7690403E13D9A6522FAA78675BEED0557 +:2082C000F440D082FB9F0A2A7B3CF5153E153A193830B188CC628132590D1FCCE1967BCE50 +:2082E000302C61E9DA9EABBA6594D255E3B45A365CA6BD48C3431125706492E18C92D057E5 +:208300004613BE7A8C1A55FB074ADE60A9AADAC05E3A0B6C1953E6A2A1A1694F3E172F6B6E +:2083200062D01A755A06DAE161E43E2978337E9531F5E339853277867F22E8EBD74C3F65C6 +:2083400075899C5F5756706BCA6ED85F14825066E40EF6DECAFDB5A1C67617D3C24F9B81AB +:20836000F4CE2159B7317E9CE04E4B940160137B29092BBA2849558475FC3A71CE2783F1DD +:20838000C5A73BEF05E3F97DBDD0DB3FF6700D9336F84EDC2807AE884CCACC9144F8AF34ED +:2083A000F35AF265E543368941FDBB9DD62BC4BB6D8FEC19704742F75AD82C88FEEF9C01BB +:2083C0000EA4556060E226239B19292BF3528FBCF2624AEFA242F48CD7D4782C513C1AE646 +:2083E0007AC40EC129B37400BA0C4228EA3D74F48A85609E2688947FA41989E5E4F1B2B928 +:208400007BA653083DA0697EAA19E495E5CA167EF9E7647329A9050786EDF6B258BEA057E0 +:208420009398F9A05DFA07A09B03EDEEE3EB46123497779ED33A89979117B0F53EEBF4154F +:20844000998DA4D161F9B058166B6CBA6E47AF72E540CACD4236DD8A72169826B9AB19162E +:2084600048A2A6B3AB13FBC458DB8D88BC96CA9D42CC96B48DDF1500EA9F02F2EA5FEADFD3 +:208480005222DF6CB1DE67AC894A484657C34245C06BE0B18D55EE91B3D78D99B7A4187FBA +:2084A0009CF018E663CE808E0DF4F1FB9B73A6D32D02F1A4644ADB5DA4493E9B9DD7D13C8E +:2084C000FEA2C4EBD76937428B66CB4512AD96637147AAF5743A73AE8B33FAA82CB90C491B +:2084E000EB01895CE125F528F96E2F6AAEFB683B4AFC20E6141F460309ADAE4976D8FE92E9 +:20850000EEB5370873331A28938ED4454D74280644CAAE96D65C214935351D56BB77407CAF +:20852000A74658C962BF37FE81DD1919162B47D68660FED9B92E978FE85D30C6D846A03FE7 +:2085400056CCE9AB0D53132CA7AB9DCC5AC340F9B61B05A73BBDDFF24D9AE65EF8F486DDF5 +:2085600069F125843AD7A2076DDC0629CF0406573D672648336F0A5C2FD9EB69F20A0351D0 +:20858000F523756BF7BE5839FBD0B2F14681AF5A2FBF51D595D8FD72EB38B5F49A5F3C145A +:2085A000E5253B3DE4E322F717ABF038627AABDB2719A86B284F5A8A4D7C98DA65CEECA461 +:2085C000CBDDD83E1E5E4C23EEA53C50B361EBFE5FE29CF81BA1119D843C9742F256DDBC1D +:2085E000DFE2797BB09435924CFDE56585BED2943BD2ADEE9B0FCCBB0B39780F8E547A4E31 +:2086000089D4C8A3D436D3D74819A2237A78968CD4EEA2243DBA55EBA8F7B1B806960F5DD5 +:20862000F21BB257130D3E04CBF2CBEEF195AB165FDE8C085F7EE641FE3CA6492AF45E0D7E +:20864000FF100DD33124E2F02B08598BCA4BD172B84579B844B0FEE76F67F65B8EB7F331FE +:2086600008957E867A665E44A4248B6E2684CAC0841B9D5A57DC770D968D9D5ADCD59DB27B +:208680004232F5BB780D80C82C6AF2A636B388474F8717D52BC9F3C172368349B69E8F8BB7 +:2086A0006419C82619BEF51E6F95D212EFBEF608F5B20F9862D8236BC29D48B6FF8E9840FA +:2086C000274D6158C1FEAB5901B5B74444A5DE3B3269E8592F0CEAA7BFC86558411604436D +:2086E000CAAFAA4C651DF66442E66C4B05F0C8B5CC95D725987342E6782C52595C24A9D402 +:20870000E22DEC442F44A0357E4B907BC8D51918F701AF1481648740F984532BE16D992BBC +:208720008B20B64956A0FEC4B4A8229996CB720312C626CF1EC56F1325BA495373CB374682 +:2087400043437461E1566C4F3A543DA00C5115000494F93CE10F89B05ECBEFA207FE35FC09 +:2087600067440634E47FE648F0AF73A8752F00D8FEF97866CF35E12E31789AAB645F4ABEAC +:20878000B36714AD473EB1A930917C26F09286EC36816739D38FFA4BA4F319038A2F2DC66B +:2087A000CE9F97A0BC0B2B4A55CD172E99DFA104A308087395FC32615E53392CC5176C307D +:2087C0001480EA92FC3045798F376619C70E34C256AD1E3ACF2F36897310F20CCD5A695115 +:2087E000C4571C64DC897091565DAA33775FC7EE832EEA4FF549CDF769ABA747CE8AF9C658 +:20880000A848E70ED0DFD4E51074F107225AA5C6D52D62322860CC7DD98C1084DF9B719FBE +:20882000B6632AB7BC8C9CAB977893964AF08B3DB92253606C0BF7BC4604EEEBAE689505EA +:208840004B34EB7B92859302F1735307545BD29B5351951607129D310191F9E6FE3256126E +:208860008CC28A2754D55A982379F850BF8A855533545C8C4D4488D43FA722E14F4D86F47C +:20888000CD3B84E7E1044CFC016F318EAB613571A023500E1FD4EEA900B793D8C3DCB0BC7F +:2088A0007FB44BB9C3D7F5A96AC2362138BB0E5994E917996B55E4C34B1EB44AA5A3B7343E +:2088C000DE0A3B9231C8576C1D27CBA025D84D0D2E4652B216815838F69E1E3AE9AC1AEDFA +:2088E0005A5C363A5024B5C125E4017C97D7864FAB7DAA32979AF4E527D05E30F0AD52B36A +:208900008CC5D4D483D68D6BEF64F51E56565DF83E701259BDB7E37E27B2A0CF3CDD589768 +:20892000AD08AE957A63991CD7C1B4604CAD059E73B730B87F57CBE8A40A70EBFA95CEA7BD +:20894000C93A9B9151F727700E9A27C773086D111497E8872541CEC0C7A166D0DF5E6C80A5 +:20896000D1639E7B2885800FBD76D12B05B810F46DAE8ACBF6E22B52242A2CE2A149FF75FF +:20898000BFC11E6BF0D287FAD60B8A9A6197BA0F1D2042BA54CF4CBC3D560A75169191DE39 +:2089A000BC3D6F6859B65912B57A85C3A96F9FCE41BF2CC879C066B4C3C98009B69E5CCC99 +:2089C000807BAFE04E6DE3B00AF0C21FE54F295FE7373581B1E3F10C19F1D26672910DD49D +:2089E00023D122552CB6F321B66519A43011F677B5A8676FEF8FC5C4BA9A11B92CBE2F1C03 +:208A00000D0C91C927A1C1ACDACDCF54D6709E3B952CD675D3D742EC7B64727103561E495F +:208A20001F910EFBE707C7376DA7D9B892902D661ECADB58172D265BD9C99ABD062A4B6380 +:208A40008C101B426CFFE7E5EE64854F7AD1D6BF97E3C9262D6E0BBE10338509D9A4BB7199 +:208A60008630EF12DE8D20981A4532C2ED9674640BC08113A1751C8FF3F28518CA913C3500 +:208A8000B8AE6754F2F14AF1796FA926EE0AA4BCD116A1CBCCA427FF15CF083525472FE7FC +:208AA000DEBCDF35AA7A5691436C4CEB29C03E9C91468A511CE13A42EC5125F2F2F23D03B1 +:208AC000CDC5327E309254DF43B9C16AE50E48CDE64911669A71B86FE9EEB32C87037D316A +:208AE000580B9156902D05DB847B8A8A750D1844C0CED644A5408EF4251E49B5D42F9C5B54 +:208B000085A5D3E2C8143F655B9BAE1C13531A7921D22DF8A70D2E23C8E9E62D6E526244F6 +:208B2000F504005B7D8ABC9147F21DAC34BE49FF6462810C24CE41B72B0B89339C73288C5F +:208B4000E2D4BD7220C5BA0E46F0EA74C710ECF397BB5ACB1F85CB103198AC16321BC5CDD9 +:208B60002718F99C70367E0428F89D8954E0871C5D8FBC0C9EBABEE0CCB5DF7D70F39592CB +:208B80008334F62F040859E3A354393099375F91CC3BA1BD1BC2C7208840A3ED320D0218B7 +:208BA0007B1C0D0199E0DCF4D10665979D3E305CF863AF4F96E08BEB8A06F2C9F73057611E +:208BC000CBE79DBB66A4CC80D507F3E371CF010D43D3AA77FB651BB8CE0F0B42C02113A00D +:208BE00079D3897997876F2AA3B92CDACD83CC2E34AE16D640EB4D15097347C77A50153FC1 +:208C00004755E72129B6303E9C8EBE42D9AA05F6E6B8CBC8A50158F127E53C7CBE70FD3379 +:208C20007313D8F6C9AC64F531C2D26F831BD6A7CDE1EADB359F029A3CC2F3B3B4BE86D66E +:208C4000C8B94AE349C90321CF8491B95CFA7CAF720AA05BD8FCC504F575CAE89FFB54FDF7 +:208C6000CDE76FCDD3434587AA5DE582C6278E7F772A7869A357BFEF5186E41EF0E8820E4F +:208C8000176FEF920F335534DA903E4D02C77F1FD6D086539FD68294062839736F347900A6 +:208CA000281D8992E7E127184A22BD4870E9FE9AFE920B5E7E6C43F428897F7702724D5811 +:208CC000AD19256D5511B55E39E5FF0AEE96955F45B7DFC4DA9650A9D22D0433705B030117 +:208CE00029AC96C651A51ED47BAA150022B90A6DF8241E71F76D79FDE366FDB495A9E975B4 +:208D000011FC1803B01709955CEA229A95FB0C85B9E5AA8A0AEB509A68D913B336808A208B +:208D20003075171C4149822C0338F46210CF47DF69C7CA7C0608760363EFA1D966E1F1EBA1 +:208D4000F6D5F31DB4D02275081A074AEE5662E14C92ED8EA7600D76E2E9F2EB1DC69180A4 +:208D60006779FC489919905B5614DCB6A73B5D8CFBCA30C864A5A7CCF87E30DC3D0F98E8E4 +:208D8000DF5D682FBD51F862D771512B246F1B68266B80AA3A6926B92895E519545AF3180D +:208DA000ED9610E91CC05AA5C47FCD62DE9C640178DAFC6EFA2CE81BCE12A90E5073F14794 +:208DC00048C2DAF80BD1C570DC16111B8308E03C19D57BAC26AAE92274C554D4ECBD9076E1 +:208DE0006D5DA1F4745DAEA5931B9E0696B2B245B008D0FADD99BAB28BF8AB04A8B815450F +:208E00009C60026F0E6C57BDD20B08318FD011D9870A4DEE2A127F8070A6E8985B65A7F103 +:208E20005F40F1A6D376194C108E92AFA7E8F2DFE0221F940BA84C1E15534B4B658497DEE1 +:208E400097288A8F6119FF3B866A8A39E175E3F8F4C4887E6076F86A33E0456D7264EB40E6 +:208E6000886E2204912745D43E6B57E251120AC67A230AA9C20F10B6316A99DF67370C74D8 +:208E800025A9ACA4B981B86B1C437DA4820DBC47505D716E5B326257AF0DF591FEDB6B3AB3 +:208EA00040515EEF22A210D093E8EEE8F8CF6EF55A9FEFA26C7D59FD7070ECDD88EF884BF9 +:208EC00045B150D54E189B53E3B005F57293078FEE8B3C18F3DB53CD3BBE9E9FC45A581084 +:208EE000FAF11AB1D84B97FEF1695026243EC57096F88984D0E5868392B13F2FBAF63ECBDA +:208F0000033EEBDAB012D17FF459D9CA7940898F23C2035EE985ABFD0837175B8C6BFCA3D5 +:208F2000A6A3F3CCB08C857E92EF98BE32440C5CFE93C13DDDFF14265A3B609D710DC6C3F7 +:208F40006738AD24840C6044E93C733E5D405EFAA14D8B142EF8A8998B3D2C918220144A29 +:208F6000FD19B2FE13202EC459EBD7164CD0DA9ED2165C9542246CF83C48BCE0F8190A95CE +:208F8000E70D4DDF3F58AA9C0D030376530687299F0DDE315275652E9DA61003AD44E51CE5 +:208FA000710DE555B7675DBD948E837AFE842B4A2328F1EC6FF2CE9225FCBC39A26D8AE132 +:208FC000A4AD117A0F7B9A231C63342077451E75084D017C89A7FF0B781574E3F1B58C3CEE +:208FE00025E7D3F73AB072DE926B1373C58049CCA57E9C002E8B6B78635B03DD105F90D9B3 +:209000003C8A4D6C842DBA9F72D281DBCE64E1E39153C8DE72D50DB5979E2536E75545632A +:2090200039DB1BAAD31BB00D36EA18FE90CDC23268F77A10FAAEE2320B86D6F8D76A5AC5C1 +:20904000F0A97B4624529CE145D48B417DBD1131623F5AA55D40584A95C49681B8F8AF4173 +:20906000F21A360FC0B38CC029FA680ED92946FE772ECE53EA5173858BB6392B50E6BEA1CE +:2090800067BFDC454C522BC29A67B5C7932836D6DBD352F7D2C6E259698869BC7553E61319 +:2090A000ABC76D45D044EACD2E7F344F6A05A16B9380CE4E92EA0042B9DB36E999361CD9B2 +:2090C0000DEB03B2401972A5BE6C2AE4FB82CE6CAA5E8E72A252BF74028DAED550790AF47C +:2090E00074D03A887D71042F3813AF4FCFE534208A998D32B6F62387CF18B2D11B9B3699D1 +:20910000C3F1052602E20F367969B381EBEB83CA0975EFADADC9B12E092479B43C25CB67B2 +:2091200009BD3509AB439171C3DC657B4C3EF0E147CE0CCAF4E3F65D72C97B25047593075E +:20914000034770935DC1E0D998772D856E6026307107B9F1E97126571AE6FDD4ABCE126E43 +:20916000DB4EA1002A805BC3FE6479A3329891FDE4806C091D10EE7C57A6324BE4897FFAB7 +:2091800041396FB9E0F6446A1A776603561953437C3C40462D6A946EC2C553ADACEEF07F43 +:2091A000E2AB06EB18C6AB3023475384E85FB09D8923A6620F8642F911324FA218F0F2A34E +:2091C0001C04BDC3BDF4E9ED889F27B06291DD4EEB020A124704B52D5BA346581308FC5211 +:2091E00072C33D40E106C9F9BE518AC7C3071E286DA193604DE2A69E90063CDDDFC1596820 +:2092000097336685B4143352E36997B799A7E0502B4E1EC8BF803BF438A3EB59DDF6948A65 +:20922000E759CDBAFE94FE15F3B7ED08B0018494328022C5F3DE23D7432760650116165B3F +:2092400087FE2D9DED33AFB1527321F104C04B746FD18CC0227CE09BFFF9B6BEFFAD84960E +:2092600049AF5400E712AC731896075448689E3DA7D64B3F6EC23E06AA16B6951834495487 +:20928000A3AA3151B95A999EE8A8C6ED4828517C3ADA18A0C96A78E7032BE2B873216F54B8 +:2092A000C908A64667DD65F560D76F48005632FF2A00FD7A1DC9BE7B8EA767A8EB79EB0388 +:2092C00044E543D9D2F7C80E9C8FF842D7FD5B4CB7827F80293A9656033DFCDC2E4FB8AA4C +:2092E000314463BE4AC12186E966AAE673B7F8CE983739469F622C23ADAA0FCAD68016BF5E +:20930000AEE11FDC74E623F8C6F7E14D727CCF7FE64200D0446962FF6CF7A0887682D2715B +:209320006CE8DDC36E300BD26D4B7D491952933C29F61B40B1ADABFE7800007DDBCA8B3A26 +:209340005AAC4AA80F7FD7F043E870C0B58A275D855E3C7993A4E24E1EC31A9AAEE93D0C2E +:20936000F0D86C1A55284B9C42589B77B5FC72D5E21A5E60B217AE1D5C0DE57FB6964B4F96 +:2093800094EC7F951662ACF0CB7CAF6850D9C12B43271BC0FEC3AB4D24087ACEE52741985B +:2093A000D85EECFE8D1A3B36948FE03F9EFE85D3B630EA9D5B6F78EC61A669716B0D1486B1 +:2093C000E7038324DF6C1907D92AD4BD94313E8F004D096D1750F8B899E2EAA731EC2686BC +:2093E00001A428286C5A7F3BFA9EF52F7FF61FFA7EB6D21FFC5B354E9BF818AC43B0D4F29F +:20940000F16FEB96A9A219F4E486AFCE01BD6DF7D6184BCCC5D6FFA5BB22A688D675FC98DC +:20942000D624865D98370576AB0A01B35E98AF3CD4AA11FC2288BAB11639BCB5B0D3CDFA11 +:2094400073BB4A3C71FFD60B2E3F308A84086F53FC498C433CF506B36BC923302220DE30BD +:20946000AC1EB22E877D8B7C5862C620ACB59DB53D490B9E4B1AC9CDA961342B8176859441 +:2094800049AEBB261F81162D00E2BF0D2C75760871180DA3E73C7790A42BD031E0B8DDD1CB +:2094A000E0C6E76688ACF4C5ADF5FD89E1B5E1CED670977ABA4FA98250831FDC4FC7D0150B +:2094C000C0254C980D19FD16F24E4DD6268806AD1D6CD2CE1E8E5F4EFC953D53620C292666 +:2094E000AFAACE91941EA87946C73CCD597227630B8C0AEAE92DC3B91F00E1EB8563EB9902 +:2095000001AAAB05BBE4D1D1B1551628010C38409A216440984179476376922C920BFD7746 +:20952000FCAC2A8C90F531797CBBDA8537C15770BFA1732F389135D99B248112B45D579125 +:20954000BC1EB7D818A8D8C2059F241F3F4C45D9564F379D18A541A227B026EB0C4B5915F2 +:209560002C82B8A9FA974D988620CCFDB17FC9C6FD6E2FE755885C2AD5ECFFDF6418CA1C53 +:209580000D140B0C4A7C01915C101BB8F16ADAF91D05C6C558D91AE1EEB59C41F0B55CFE76 +:2095A000F1FC37C610427B1893B0333D64AEEF97B039AB08C5672F378A87DA2D96D0BE091E +:2095C000EEED7641697F22DAA7E7031A77B07AABAAB560CB38891AE97FCB3CBABEBE13A75A +:2095E0002AB10CDDC01B111A26BF90BAA116757D0802E37D2D21205AF58EBA8FDDD0965236 +:209600005B86B1924DF243CB57679D03FD9B149AF07564CEC2DEE6BEBBA840940A87DE892B +:2096200022FCB240310C3DFB6334FFE6AFFC8B472982BF942E0FFD1293C306E15E119070B6 +:2096400041C0AF7D9F3A892AA060CAD1CC9AF7C1F2CD0AFBAA39F90CFD625AC3DFA2AACE77 +:2096600061015516C6DEAB79B6DDACC51B38CD498AA6DDE1A54DB52E477137D4694D9ADD35 +:2096800041BED9185FDDFC2D3E041535D642134A3D2FA2A18755A66B3E7A9FF20F0177A167 +:2096A000545119DB67F1A8AA98FCB1E3248A3B86BA13AD74AD4D6BA661C70FA1D21A25638B +:2096C00072DC3A553A3B8F4FBE37B31BF8E0E2595BB91B4E59043BAB3D489DC27CB2FC0EA8 +:2096E0006A7F8161FD52B1D504B244B8FBE57E1EDC8DF2DAFFD6E2A084303FBDEE1131D65A +:20970000CCA99389FA29C5B407A437FE414101F2702A95EC0CD7AC4533FF9545C25571A79D +:20972000B31F0B0B3E91A51527374CA8959376D028192908DF814A3B85C0AB2B1A6835359A +:20974000B838553E383EF638FD28F0C441C8F8274BF28760FD544C9E6BE405BCAD3FE0BAEC +:209760002DE4BA69A9EC618F5A9092637DC5657E19F52DBF313A98F78D3B87EB127478867A +:209780006B1776DDB466B6C543D5F0DE7719CE31D43FE361FB626AFE569C46D6562CB3810A +:2097A000233C7658F7ABD2E42E8B29E0039EDE891214D1D18C82A03F1CD661669CC335BA9E +:2097C0009C2BD3A6329B52A37A55B9047C43D8D1AD2F4DB718A06E2FD83250EA6377A27F1F +:2097E000C02119ACE50BDBFB9E950F27A729C348F899CC76FBD234BA27A1E2B6A5D94653B4 +:2098000066D2664D0725F2EC5946A034C977B6EF245324E6BDC12F6F02747A02CFBBC70318 +:2098200044585E0CE6F642E72C6E252CE5FF7CCA5AB54CFF61E30ED025A4F31BB084751EEE +:209840007B1CACAA329F7DBF5980DA2F28CD881DEA735EAA5EBB31702B8EBB88A9BEC5A1AA +:20986000276A527C063E343272CCCD8306DDF2C18AB3F6E5961870DA5B0A7E838B30D14376 +:20988000D6B822BDF48F3D0C65366DBFE45B9663937593F47D2DDFE05072AB81915B03E4D7 +:2098A00062F1A92E2E5BB91DF914A5EF96D7E617E985605A13B4DE94154C189B26F970B35D +:2098C0008A57244A22B2BABCD249D4B8557B3E42F1C33527A6E3B7108E8C4E6536BD2C3F6D +:2098E00087E4A0DE52A8D9DDDD70039E940EE5B09DE43DC07BC79E0AACC1A1384304D2F3F0 +:2099000060B4FABE65D25DD6C5DA0B139D6EBD312D692E1CA0193928CB8B9ED07500988D03 +:2099200072F83E1F2D15E2F674E77AFFCC18855114A6FB713F2CCB8675C852AF6B142C40AD +:209940002FFD1F41AD4E8361306AD7E6A9C7D3691EC3DDF4AECF97B341BD9E7F139EAB07A2 +:20996000BDD25943BB1DC45D8E7B2EFDB17022B633ED138D11C55DBE598DFAED693F8217D7 +:20998000E1B191AD4B1819EF251B734904BCB2A01A54311920FF911E411A10F4A6484684E1 +:2099A000AEE46A0A0AC8E395B0A60E3C02445589860DD4D7C42D073DA8CFFC0CCDF716D0F7 +:2099C0001B3DA1643174AD5B2961E8D4C8DE705ACB2126F39045281E94563EE5BC81E47108 +:2099E000B1797E9170EB64BDF671EB0084641525A8BB6D61A2DAEF4CE5FFFB4E093F8A9BBC +:209A0000124076E77EB2498CA8EB46B8FF31AF0E2F1299B42F1C0BC5F1FC4A2ED8AF472612 +:209A2000EE93CA11886735C7831B7A3A41B6BE346AE54F45130AD6621003477137AB82C27B +:209A40002E8F05F20B50B813AEB1886EDA2F8CA973C860379FC6614F0593F9BB805E637EA7 +:209A60008B6BE95B8A8D5990C6138D625C03755CD8A5FC0A806DAA3904967B4D8612DCDBB0 +:209A80007EC931F903174FE9F8D9475D007C751AA44BFCB4DC2F40EEEB4393CEE104B6F58C +:209AA0004D1F4A6D1B6DB9C9842278A1CBD16AD758AC80DBF4DFDDE8E4F69BA24DE7618DAD +:209AC0004D57A7F2CEBCF8964462831C3307895B7EFB337B10A8251103C6E9967B4737EB8D +:209AE00056BCA366556C38365E075B7E5B4DD9EA55F7AFB291C25305F9FF3963D77BFA88B3 +:209B00007BD7FD300F344B4494F628BC54D0FDDCBD3B7BEBE062BAF8BD053F276C26C2AB10 +:209B200055D8E269FC10090D07363F5793811A0D6D73FA6674A025E4F3C4DAB70908A8BE61 +:209B400019007E2D7CE4156E3FFB2A8CA0408CB05677DACB9F490789E6FEAFEB20C008E81A +:209B60009473A0387EEB643EF1BD024C9C280CE4F30350F36CDA83E948A672D42A630E6130 +:209B8000E482BA3D018B34C2F1A20C8DAA1FCD53C3EF4932B24B3584CD77D0C432C7BCD38E +:209BA0002CBAE2230F92F77E226EA831A9B612914030D835B4DEECF8DA3081EE97917C33F6 +:209BC000714E71BCFEAE2BB3CFF2B555E89D00CB9AE79BDAA8A1E8C69CFF3970BEE53FAD34 +:209BE000423006A3B3C80D0D11524373B1C9496A4C42952C13D2E99121F2C40CCDBBA72D82 +:209C0000654848C56390F2895D67343A119C39D23E20D393DDE722F6B250B80759A51F02B2 +:209C2000AD57DA12D3BED0ADC35DFF19D3134A6E27B5B6BC2262706A9FD471C2C3833FEA8F +:209C40001F428D9A18224CB9B8CA60E289A1FA6D4DE4E852EC319DA26B3447C860162C5879 +:209C6000C5F8A62E80A9B535478EBD9E30D2765F3D0FEF74FFFD0E619D36833894BB95C8E5 +:209C800016C62DBA1A8894C25C020FCB51F0DC3C9560190F89FAAD27FCFF22B7593D740B1B +:209CA000E388F327FA20233F5D9834F0D7F71013DDCC66F424B1B9269421ADA111593C90A9 +:209CC000E9AA4B70094293B6B37AD8961E896EC11749929B3DA8D980DE88B1BC3236831890 +:209CE000184A3D91D2D118798714E0C99B0655BE590EAB06C94B44C17681D3129F436B7836 +:209D0000AE2DAAAF326E6BB6E84502A0AF7B560FBC3FD6272EE88235D65A0EE3C780A0B172 +:209D2000FED1BA8B8BE1037893C5B94692F30BEC11BA18DA8AF6ABB873115AD72C85F17FDF +:209D4000E1D3F5C07BC1912C5A245171D6E0C06DCCC8DDFFB54ADC4CF5DA4BF0911A55A439 +:209D60007619ED575D1EB5EDA9FFC14FA4AA29EE0F2AD66ECEFB0E52C3BF9A009DA655E894 +:209D800047C4721FA2021140DC2E063B753E96C08956F6696508A7F5583BC2F1005535289F +:209DA00042B6688338642208F9B7EDB189AAD8E4CED9B69901984D046A5A2B27897AC849B3 +:209DC000C758CF85C72BF28987905D500CD9125DF4CD766B0C35E6175FCFD1C76136DD89E8 +:209DE000AB515A6F04D4E7F49425B90F1F8C703162CFBCCD39406373670FFC43A0A46CA709 +:209E0000472E855423C935219D491E3F8441B79DDBDD6EA05FA0E612B99AD80813AB313047 +:209E2000B031AA09025DB5E059C241025B00199C34579B26D7841352B417E59F7C4DBBFD50 +:209E4000F6496F4640CA0942482FD4B5D251A641C7C8C10A730C9717C79F3A6EB4838C094E +:209E6000916B59E132F4019369C7CC2C98D63553F51D54AB5468672BAC4941381E8E8D1EB0 +:209E8000E3BC4893D45AE04289FE6EDEAD92B7FA8420A49D0F1DA0A029A39440A0FF7C2207 +:209EA000D249CA5A6CC33BCB5865876DEA77726E775CB72A2570353A9FCA1C0205C530B54E +:209EC000CC72099CE8540709F7D83DB3550553AF543A86ABA8ED0AF10C02111AFD17ACD51B +:209EE0007F10F1DD12C7A3689FAD4B1056A66B2DBB4A3D85993F4B1F59B69C2EF126C79393 +:209F0000DD2D916CD9C606C9D1DF38B42EC3445620428644998E2BB751952B9B3E04D7DFCC +:209F200008D09DCBB2838D2FE65E583EC4935CABC467D8338F26DA94B2D1F18E065AAF1A34 +:209F40005BBC3CB44B7645D2BB8572195069C66B0842C7DA5D130839E2CDFBC593C913FEF5 +:209F600083EBCAFEBBBD07AD098E7E5931CF804E1E68C190F945AB837B746FCBB4C2B0ECC5 +:209F80000282ED5E63D8BC05780172C953C3D976516A7744714888413C10CEBFACDA9A17D5 +:209FA0002066C2BB277899FAFB0CE82D201FE11C37471D44A909FD102498B7BD668DE4D49B +:209FC0005CFBBE4649774F06F7801A0297914993887005A3750540D9AB901E9B4C0457DCD0 +:209FE00044303B31298473C74C28C0274F1E8E3EE6FB88C466943E1FC01434B789C16E50BB +:20A00000423A0A25BA933014F2F552868E3B442C92FE412636BD9C0DC7EB60F79F2E42BCA5 +:20A02000B24F25AC2763653F824D4E223BDDFA64E24FC250595CAC02641D2231F4F4DFFA30 +:20A040009DC85C1EC246BF2A74E521984FF7A6B49B52D1871F82373815B8E44AE81E398B64 +:20A06000DD4557A776B4A28AC5466B379D6FF599D4EC4735F0E214D64584A0816212EA449F +:20A08000299A2EC32D11A30528F29E41518380E72AA6BFA7266966FD6053259AD686200DCF +:20A0A000AC6A4F4390AC109B619398FC422C1FBA90E73298C067D4519BEA500535F28C899F +:20A0C000FAF6734B3F747613FCD9CD25A7871245311968878748696BBEFA9220D603EACA77 +:20A0E0003917FE8E385A0076CE19B70DE3708ACA91EB155542A28E5AEBBF1DF880EAF378E4 +:20A1000067BE35E6175541810B6B297135297C68DE32ED91DB0AF4326306AA47428CF98045 +:20A12000F33ACB7870BFCAB7538FCF689454BB18F26A228B0641E2E0BF645E5C0818A9CCA7 +:20A1400086DB9CD20F2ACAEC7782FA1EE7A9FA07548CAEF0F830DC37E3E89292AC0B1E27FB +:20A160009A4ADEBF1881AD084659F69ABB942DDBFA9C7F00480E181960C65319D9CEE8A528 +:20A1800076C6E801FA29DA765ED064664915522064AF29D8B7C574E6C167E55A140A59EDAA +:20A1A00006F0EEBFC565BF9EA13B58E5158FDB40107BEBF402867748CFB347516C006D43B6 +:20A1C00049D283398703B99C663E3CBF1554A5E1E9664ED26612EADA6BF1EB57AE1AF7DC57 +:20A1E000245F148A7DAAA92E568D8F55BD5BFF73E1337EAD96992AB47707D56F2AA28C93F6 +:20A200001CF9AF449C95B61EAA5E250FBCDC4A0D47E293591370ED551A74F2097991BEA338 +:20A220002C2424169FB50736E29FF6C1E49735314B6B632847D9E1249405A08D48BF7F63D5 +:20A240003B74F9597C0D84ED8A34577D5376D06146696C3E16D117A7D84702B656CE96697F +:20A26000C5D28792BDAAA2816490F7581F19FAFD27541D6AB5C53ECB8E674BD66D4833B6F9 +:20A2800037DF9ABE3A2BFC9610305AE02363E561AECFE45FB0ADF90286AED1C6554C517EC0 +:20A2A0009BB4E54292D10F1AEBFA75F308F94D74C73F2E9B5E9C2105453012B972A2B26A2E +:20A2C000AD60433BDB6C69F2073F872266AF4E01F793366688E8259BEA2E0C9A1B0D97BF6C +:20A2E000D8CA2F3B6600BA948143FAD55D15BE2F5D934CC1B516C41AF4EF5EDFB1DE04490A +:20A30000DCAC67260A3A348A7D664458EB22CCFC1C312F53423DCB4F1048CC8A1A9EE50C13 +:20A320007B396E8920126B9533CBB5FB650A745283A147F7FD3E8BEDDE60CE1F11AA713CB5 +:20A340004AF77ACC064A6C4D59567BE757BE9E0C7ACA282BF589E2293D5723E92202D2C91E +:20A360004399339A4FE52C1F4743BCBC4400295B58FE652301E10BD49075F44126D2404B8F +:20A38000E7A825D2378FC65219B6339011A577AFE1E76D22925C8B5B52075DBB3992AA22B8 +:20A3A0000526D57046D46DBBC6AFAB66EDF40FE886B7E007275BB11F9C4C36F042BF25756E +:20A3C0002228DE9EF705DC0E83DFB027A16FFB67542FDCE6D9C001C9056A82B2A545B269D6 +:20A3E000BD54FB3BC8CF4CC412D72C377002CC417C9E0C8E5487B19270B94277D61C0335C6 +:20A40000EC022FBAD1AB45FF03BDC61E6B364B620DE86D4BD5A7C325230C4D2FE0D870F6D9 +:20A42000623DA2C26E870EEEC317F3C76C35D91F13A7ECF76778A3FAE810C0C663B33F8986 +:20A44000F7D66897B38DE77B232F8BB6D5DAC3F2209CC075B068DC1660802B46E356FD769F +:20A46000DA6A0781B13C3451BF54C165835E2343EEFDE3284AA605DFC855C0EF333A5BF4CC +:20A48000F5A303312848A419F7C5DB0123808703BCA0A721A2C0C632503F767531FD3E4654 +:20A4A0008197D9BFDA5E392D5649C90C4F0D8BFDC86323EDDF208A532745866D6E8B5A032A +:20A4C000EEF7F27A7F63F96161D057062139041354F2DC8C7A044BE47FDD8F20545DF8865B +:20A4E000317EA376CC54149CC8F269776E72422FE2226028B192B730F855E76CCA049669B6 +:20A5000082D3063093DB3976E2250AE60424078F4AEFB0F094F62B5443114D83C082BF0DCA +:20A520003B140025D2F3843E1C1325080A4206BCF8196D324DC1870EE26C812D4D0081D5C4 +:20A540006FA6CCF934D413756FB031DB77ABC844DD4DAA844958C21D8B3C66BEA464ED4F31 +:20A56000A563E781772B031A0571440C57CFD9260AB83B6F177EA05C37C7109D4E78CFB9CB +:20A58000BAEEFCA92C80B5D88454C1727A628B07D8DBFADC38BD77147590CDDB7EB058F987 +:20A5A00063DF8405425A62FE2CCC225B75026537D5F050C4BA8A1F0A1E5946B6D584908426 +:20A5C00034AF1CB65152136262403C8A769DA634E038E7759461ED44114F55AE917C172E0A +:20A5E0007D99DFCFB9BE4E9E87C486C5565981AC0E68BCF5625671C967BEEC4B8D4A749A68 +:20A6000048F2306CBB4E10A673CFC6423BD266EB00B693BECA918BA8A25B64F383A8EA8A75 +:20A62000B43BA633D664F59AD3808F2B0DC2561932DB7546DAE9620EAF08F4E7FA9953B813 +:20A64000718599099C1B06B92F1AA3A183A76B622E59E91ED2A260821D6B43ED4F0CA67556 +:20A660008D27D077324F973AF11521281819FCC126AAC334BB6D62DFFFE2F8A6EF297055C4 +:20A68000375FA9E7D76EBEAB9161CC609E09BF74E306FC37BCD3B1C1173CC551F74329CD38 +:20A6A000AD297A0BF576D35D808DD375C0CCBFDAF341A31D32CA3340A9769453714C5AE5C5 +:20A6C0005D97FEACA941CC51497CB6AC144A309BB995FB67E92B5FBA09C42785BB83E11CF4 +:20A6E0005B2E7DD7487FFE744736826EEADF6700DA4FB82C59C7A5844B06FF76CE6140C359 +:20A7000075167FC15DC7B058B2977EC1489ACC1A50BC051698565B152071B780C44245C199 +:20A72000A0D826446820276B71A5BEC9A0B32712D1A2A261FC54DC35903BCD1E8A8D2D65BE +:20A7400017D36B5F145390A4A21E089ECC747C87D71F12F7BB5BA62ECD45B9448CB58DCE6D +:20A76000B728C2639A66FACCDA2CCE1D27656FCEF0B3679B2EC07E9BF9D26057F6CF10054D +:20A780004571AF9BA4B5BAB1FC1A607A97DA341C203F37902D2B2AE11CA37A8A3C8BC98EDA +:20A7A0005CF7C30D9BBAF3C877036D371F0D3554E205AB021BA1C34353519C9CCF77C0FE5D +:20A7C0003F1023A664EB39BD393221257E628ED039C0E4DF93C105FBDF01114AD5CD1E9F83 +:20A7E0000F14ED3766B073FEED039A62766FD248FB2E498E0F3CF90578A276F5242F086116 +:20A800007356BDEFF70DBDF99A2A962B08F436563353F3B72198CFEBE29B61BC2B791439CE +:20A820000E9DEF2C66C88BCE21D82FDDB2FAF9BF07A06683602EAC15E63FDCBDB5CA11A98C +:20A8400023C372C717B56F026F1228D7DCB85FC6114472D0508113281349D4F0A2B2A6CDD9 +:20A860003CBC904C44647DBE07EED840061C0F6AA9011E5F92B07285D046D80294E39A25F3 +:20A880005216627150388FFB44B1251A9A813CF1BB1DD25AD3D3CDD8AC89AB9BF1F5AD3C56 +:20A8A000E0E03C658454802ADE27E5C846672EDD607920994C94AD56408FDC55CC6B1FE0A0 +:20A8C000D3ABD735FB7FE6799D7EC67BF14A4F1E0936668EDBA08E2F75FB76DB38C36EDE9E +:20A8E000822D1C44549D4927A47EE7ACAC84CAD4B2A59FA73E59C42B8AB0D19D51987CED48 +:20A900000E74B8C41E95D47E225034B42CB71AF02D000B37AB427BF792621AF390A01BCD06 +:20A920003329C95CBB9BA1F02D85A78D404D4FE0D8C5B98B7071BF0A23026C45FC48BD2289 +:20A940002FB06B4F1450F22CDD1943C0FF0219EC2A0D91C52A6B8AC983B7B3D4B259580F35 +:20A96000F164B0A08BBB065BC1A92E3C50409822DFA260705A9D058199A639940575940B7A +:20A980009DF02D23A826049021D0951A3A8A30F9D7D73DBEB572D7412055BD608001288D3B +:20A9A000E0AC3F445EDBFB3194A72488D965B93B8B6E5A204339E793AE13A817BDB0DF597C +:20A9C000FDA072FB3D5E6DCAEF76194E1F134516FA58C72D439989BD7BE044FF176B8CE34B +:20A9E000A3D00394E65EAB3E25BEB4E957DB61390DD9BE6714E60DD174233E1B7CC683F943 +:20AA00005F4C963BA013A5FFAD68CD091EB5EDCF8E95EBAA9AC792CC31B4CFC833B86C5D42 +:20AA20005C4B68E73779BC3E40F7456F4A58E53AE4EA0703FEEBE81D6C24B8AED1410628CE +:20AA4000CF32CC74F96FB5ED336B00E21EC2B90CA4AE4C7E000D763A625B096A0583E121F3 +:20AA60003CE0FDE4A48F0FA8E457B21D5995F1A968FAC2ECD09A5C18E6A7BD15D20BC06C07 +:20AA800010E4DC52F930D2141B989318844B84031F799CD5D5A5E4C6E816BAC863343D351B +:20AAA000E78F967856DDBA9283D1D303AE66ED1B903DCAFC3C488903D94858AE5E962D5F03 +:20AAC000DB7A4C9EA0D61E5EEA3235AA9A99DFC37FD1EBA083024BC8241DDB36444A2DAD48 +:20AAE00018205298E6DB54FEB7848B54EAF17D9E1C07451FC01C30B57D82719DC30AF9F501 +:20AB0000B606493C0E30DE0C4C870761948DDD2AEC88A150DFCE9F5D2729315C63EF57478E +:20AB2000D7D80C29B5459A627B98A7E232E7A3DA6F69BDDEF5125B2EA973BF39BA122AF606 +:20AB4000E0388135F0E915823FF673EE8901579D235B7E5CF4ABBE9B817035A1BE4CAA8553 +:20AB6000A597288B3EB338AA3E7DF2129685A5312C8080C6587EC262D2BFEBC5C9A66593CF +:20AB8000A069718F666A0148C40FB17A750712F12E07EA6BACE4CA0199814219FAE0E5CC31 +:20ABA000AAF7C706A513E0D768FF231CD3C8A85DDC89FA39883A6DB2FE87B28B6E87023F01 +:20ABC000ABE264F483F8B1DA5B6029BA7ED78D3B43657B836BD67D44E5CEF3667FC71F5462 +:20ABE000D7691653A271231BE1956FC21CD4D4EAECC15001061317EC350C53109615BC845D +:20AC000043E2874ADED2132E720114AACC94E48061FB9E3E9AD2525AE1278F1A32696FD27B +:20AC2000CBD0728EEFFCBC4FF59A28804BFE8BE9C461A7A999EEFE692B61FD04D89E6DBC00 +:20AC4000176F451BFD374B328E4D684C40AC2CE76FD7BD2A23D7C9855DCDF7C757D1D5571E +:20AC6000D50586FF3841EB4184E263BBB581CE4937CB7515B20972BF97327E3CDDFD6DDBE2 +:20AC8000ED08D8E82B112758C774E15F2240B8421ED05FAB4FBA1369297548B0F49882D07C +:20ACA000CB0EE3D07E9D065E5C6F60FEFA126936FF800BC4B3A8F8DE3B6DABB72760697BC1 +:20ACC000CA3DF1DF39F20D632DBAC5FE4C3B15F3A4C5FE51E9FDC014BC9574901133525616 +:20ACE0002E20DA0305089D4FD17C2F1C97E3BF863B63E16BB1B617C1ED65EE6F5578BC5523 +:20AD000047A61B862D17CE7AC9A49944728FB7BC7BA6001235F76F700A71CE17E8FAC1CE4C +:20AD2000F2A2B6BD34BABB162A1C5F5DEDAEBFCA316F3F534DEBFD809CF20D4D3633191EB8 +:20AD4000F89C9D5E7E9897F13C430B284573495051BB24FAF1E7CCC7D84FDB3B1072A15975 +:20AD6000134D206CCAB3EB5CE5E53CD9AF11008FE281DBE2D9AFB51A5E0966867CF2346F1A +:20AD80008E3388B21DCBEDECDEF5F3A99BACC2C68B756127AFA7309484B0BF1816815C21F8 +:20ADA00050AFAE3EF4B2150C93C9F58C8C93828C31D2D8153B8E90DE85D9433924C098BB9F +:20ADC000BEB5632F6F2C14E514F87ADA42D2647A78F0824E0DC745375ED50550D9357240B8 +:20ADE00004FD298D37C3D7B6EC74F93B07E9241F6CAF4B215AEC371003AD1ACA6F84FF3084 +:20AE0000832E29AC19378D2CF1407B02C19286FC71F343D9A9992BE60333108905D63C75F2 +:20AE20000B1DF90262765955F5CD7DD9723EF99D0F27DD01E712882040BCA6207BAEC34563 +:20AE40000D5669069D726559975FA8BB50420D4CAC547498E8D98E3099E79B345EA097425E +:20AE6000E9C1C00DF81007F9D0CEC7DB6DBDCEE626CE13662176F6FD33BA70640A30B4325D +:20AE800091DD88C5F87AB5BCED74D02FF070E9E8833D736C46E743CF4A943593E3C2A23187 +:20AEA0003A0F6BA40A22E1D797489E9E74F456EFEEF6CB73E5BEE247F3C35740599C1EE060 +:20AEC00091D1C64040E8927A60E98E5137A994880419D2370260BCED49D514BDADC4A5F686 +:20AEE000DADA1FA97F674FB6797BD585624080986DC0B8CF1DF90CE47ECF59A73F46EB3636 +:20AF00002194A31343412204D5F1262A8662524853B4F7E7D63FE7C615317D7C848DC79C2A +:20AF200051724E28968A662BA0CB81B2811A02BA4FA7C6887D6534E47AE7339409951DAC65 +:20AF400000D05CCC479DE27F8879AF76E38C62587BEBE54B394C8FF3424499EB04FEAC7898 +:20AF6000DE54BA1FFE4F1AC82F50C74AF4179CEA3791FFB37C714765085AD23421CEC4B791 +:20AF8000592E41FD2E06509F32F47B3E8079DD1B86D6C4C17CDBBA820D78E89850843C363A +:20AFA000C21137862D5F01CE5E0BEBA50DB33435CB9C86AA63A34B1A0E7878DCBEBB22D538 +:20AFC00006B00FAF43F8E8A9534021217D61F04F4C6625A6C198377C8F69317790CCA70E05 +:20AFE0006E7CD3A13FFC6F8D4ABE5600A0C21982FD2C6EB318637571DDD97513E75E5CD502 +:20B00000CD9B3EE724897404436B54E7E5B17FB6E686BFF0267CAAFF70F37C6C4DA3B50D67 +:20B0200058B195507B5871640105BBDB61810CD8712E0258AC7DA36E8209E23C9C6D049B94 +:20B040004EA50CAA7A45AB6591C8ED01E8B1B7824FBF99E8AC5662A4A2044886BB9B4FB5FA +:20B06000D620AD6260E216C06CBE48992734C35CEC5B8E1378C7C8FDE8493E3C1B3D0DEE44 +:20B08000A1A229F7A8F9281C24F8C4D635E3ECE234FBC69AB9DF1BA8AB6899566D102BCF69 +:20B0A000935E0C5E345FEC8580EEEC38D160A1ED7F5B324B99A35309F78B12BC05D61B4665 +:20B0C0005667180B6C91B7CC7D7178044A0B721D2C75F3CD399C50D9F0CFD168ACBA2828B5 +:20B0E0005C0E9FB7133D8E42E3AD6A4C44F928196F09C96F68D21666153B1D6C47AC08FE74 +:20B10000847690E529465CBA3B06F105CD361D94D7AD377DAD3EC64613E1B4E52EDF9F3CAC +:20B12000644DBF533C8BF3904711B2AE03B3A9AEDC4EF684FED85AC7ED344041ED3C117452 +:20B14000186F60B6DF692B964A1714FFD14626861F7A12F130938F51EEA40DC076B2DF9DD0 +:20B16000DA211F0C2B21D947DE43B04C61A8100770C51FD02B3CFEDE25DDAD021BB8D967D5 +:20B18000C7EBFEFA200D45DF0ED57C6873519DD6C2E289E0BB538F91841A9A5E53C8297C25 +:20B1A000067CD58599D290FA6735A1291BC5764639B0678E1291E1C361D64643C6AB1EF454 +:20B1C000D2ACA6FE42674AFD7E431E57D8DC9921130C9B7AF9C7125BBA2D6A523236952F89 +:20B1E000B1EA2332F43AB31E9B2FA3BF3D8BBD612AEC5F2B99BC64C30F069E90DBAC832FB6 +:20B200001739B51CB23090C310BF09ECA89F44083FB55D1CD1A76F3FECFA0AEE1D1155503D +:20B2200035F05F2454D4827F867AE849B09C61F172D276F6C082408C6341541669B1942FC5 +:20B24000DFCB48F649E84BAC851BDF2248078E480FA4B885BECE173BACD24CDEA847682B20 +:20B26000061497B1DC283323A8570C46306F064ABB7138514A171016E88D8E3342E16028B5 +:20B280008F1991594776BE301D21185446E25DD5E30A3352C110B996C010E646616A8E1373 +:20B2A0008CA181D70E18B288E485BBB448C621E418BD59BBBCA9E7A4FD17D4490DDEEE3AA1 +:20B2C0000F0A8347562B29F65D03E4F5D505678E5F0A255D61D3A05248BF8B11CAACC2B146 +:20B2E000C1A0B3583CE67E8F1B78134CACACEE6C2A844BC26598BDD35C54EE2C1E29BB4BB0 +:20B30000818E960DEE63DF77B762CFDC979EB6B4D1E7A397164274DCA375D4669F60B033A3 +:20B320004DC15FD120FDD57547324995F723CA1F1FF80D0332E55392644C887159BE604E7D +:20B34000F83D86C3E1FFCF4BB2002091F1DE307EB769A14C2E70698522735E705E85079F10 +:20B360007FC5151A9DC32BDB02AE1E089C2F26F8FE3648F6A55F3BDBEB66C1E47D624EDEA8 +:20B38000268C96DAA79554C4DF502934BA7C6A4F18170A7A022FB6F5FC8AAA5B2284987AEA +:20B3A000878DEB118BF3CB7E10AB735B746B1C2BEA6EBDA4EDD107B7844DE12A40B18C7603 +:20B3C000D78F089A35D229132B334F55D91C5FC923D3529E5BC594C1E6C373177C3C901B12 +:20B3E0008439B0BFA30A8F9AE5BC993A3B8031DDAC77D55F47E006D2467D131194CFE38902 +:20B40000948AD335EA1CBFD4D1E36C330CDAB10D00AB18DDF0F43CA77CEB8725F055393B43 +:20B4200079CF2BC3823EE40BD287322C448A0770FF61E7CD649FE8E044631E9B0FAA3C8275 +:20B440009C018BA5CD975515CCF5DBF0760D7153835F5B1442233FD3C48CC487D9C9420D2A +:20B46000F5151A5436DD8B713269A485F339139A39287B32532B89A451DF7FF6103E7CF68A +:20B48000159B48BE9ACF1B9B53213548B190F0618B333AEA9094B4885451546182DAF2F476 +:20B4A000773C3D5D623534CF6D033CCD4F288C25E3B792DEEFCBD1E3CE7006E4F98E84BF9A +:20B4C0001AC000013E63A95A69EDFAB9D93EFABAB20777136CA1C65E9B51A4CC009C28265F +:20B4E0002AA76ED7BEF195A01DB2C524BDB900EEC29371E11854083F7A518994B2B2071B6E +:20B500009E541D6B10492EA3FF753184D5E09F1E6DB17914FB55D1B799F35B4D0D09D769DF +:20B52000AD0DB298C18FBE8242996E58DC61C3BB764A3570D9B9F56A5FC3B310A97E14A104 +:20B540007E5CA7157B7CAA8E74E89AB2167AB89E0AE1539604989ED61A74B2ECF8A8467E24 +:20B56000D15014C4441026062A1B3523179D3F1981803A3C0CAC7AF099555B0896B74D160F +:20B5800030B028A986CAECFFFE8F12D3826361952EFCB4FFAD0161969EE0A6F8CF63C503DA +:20B5A0005429F8B3B245F7130C41E16B07A2B67DE7F335ADF148AAD03023E8DB4B949DE507 +:20B5C000C0EFAA665B2A24A1540919ADA1D33C40334FC160382F8D861F7F5906AB2D7627C0 +:20B5E0004AC98DF51D652A3B95291339BD6793B230E227D9BE56CE16C2593B22BD8D4D61E2 +:20B6000088E6939BF3DE5AC32F9D92EF201512E7D0505EED3EA35BE3D1AA40D4939C904B02 +:20B62000596A2317D7A5FE354216D5060C7767AAC9C514C11245BE8923D8CBED1BEB13B218 +:20B640006F2D48A16D4AEA824AEDB9B5BA751AA58B01D75205A891A082AA13C70184760F0C +:20B66000B1AD5E5AEF94C2EA10ECF045B2C36A37B8BA4BCDAE036024F9D0575CE5115AAF04 +:20B6800051856BBF42250C313D3BD04FF3236782DB4A511F6B4D76D0ED9E1490CF19E08363 +:20B6A000E5A2F7513BBFB3A5420F8B6E2BA3A9C3E695906270B49688D9339FCDE69D8D1A94 +:20B6C00038412F06525ED2DB0BBB4EE587F0171CF7A4DD88A2B9C77FCF5119CD72137E7F93 +:20B6E000D0CFABE04EE9059488BB359E97F9EE806D195EE651105C9C58BF1783D3A398CD8D +:20B7000039E30D3EF8962BD97C988E7A050D481CC2A805781BBEE5CD489B9B412B997480B5 +:20B720002FB51A64B7929C299FD0BF6D4147ACF27CEE40CC728EABAB12910678033F973AD8 +:20B74000089A5605C41C0F931BA4B5D657C0EB6DA017EF08A6524AF94BFA34FF85921064C5 +:20B76000752F7A6770780996DA186B1CA4E8CC67684379657FBCF37D83076116AF4034A38A +:20B78000F328D0C03679432223F9EF4D2259E51ECE53D911CC2C386F584F6B3307B9698577 +:20B7A0005CD00DE31F333A901EDE14FFC7C63D04BF1A795249399AE5F1DA7E6389FF582122 +:20B7C000D3B037E902E460C9D6F5B9012C2A5622D57D5A38D95D89E3024348184BDE278A5F +:20B7E000289304AF185DA8F85B1C58990EBDC97B8EA9527A2B67E2CA35AD4386EEA9E0BF2D +:20B800007EADB15D3124CC73EB4BFA98BA169C665EFAE181981A0414F14FAC4750DB31B2FC +:20B820005A88501916C6BC03ED25252164CD32E6FD8A2C93455641E380D18E53D126C85D2E +:20B84000062CACF1088CE6BF5397F38AFA6AE0EDC70BF86C0BBCE79958BACDEB113485B582 +:20B86000412D152040E1640B3B4AD19E40F5F7A321ABAAACB9C64D7A1981FF2504DF511662 +:20B8800085B4855BB003BC7184C457CEE293269A0A8A4019FE28E7A952BC66BC94BC9B430C +:20B8A000E0857BCFC4BD74CC9D8FF96833617BBE2FB282FF21B4EF1087160C677AAE1FAB86 +:20B8C00007DF1026D5BDEB8DE3571D6A514040F6E0E3A0CE990E5580E5F0EEC69407076A78 +:20B8E00089BDE621B231AF7CF0C80C408C234C9A2BFCF52119974A1FCF71632C6E377458BE +:20B90000FD064F1DDA3C62EDF03B4E48900F3AC6F9039D1B504FEBD1C762109075339EB81D +:20B92000715EE1D595183B65956919DEE81C37E6AE7F4DF3E2F4A11F21EA98157955AAEEFE +:20B940006F42DC68E801B146FC3570EF042D21573E5185D4DA3246F86FEF4FBD6B1E0C3D6B +:20B960008BAD5208A39566F0210258C5A88C966C2125B666020FF731D0C17A2DC4F247124F +:20B980009820D9E09C70AE12CDEBB27F8EC5FD5E5F3939FD96A68A8173B467078847C85C36 +:20B9A00084882F2A7E13CA31336757C3E772E6F7660336B8F8F614A18AB6F47F4D5925E94B +:20B9C000AA47DBB0FE60591538F343C19620EE2647245E2DFF0C046AF11B51ED0C801E2E95 +:20B9E000D20761390390871785E6878619EAB0790DFAC5595202A583C4E1F6CD15F2AFD967 +:20BA00001916116E3222C408BB703B0A3E9ACB74C7808A9EB8FE73736D14D03FBAD9FB5B4D +:20BA20004634A82720037E2D0FF80E8758C0668B5A8D00D81119378FD98D3BC5FD2033FDE8 +:20BA40002AD1243F4C16670D5572786D49B1998190E1BDEC92C5872E64A98352465A0E300C +:20BA6000CDA3A7198414B85B1571DFACD924F8C6FF9377A524EA0B3F2C28396C35DE3E8D42 +:20BA800055C8964A4ED87FFECD09D4C1AFBCF79867B3FE131C1B2AB06FA07F94ECD053F83C +:20BAA000B21E35E71EF67507AC766229A5E770CBE59C86F1CFA03A9E6731EE29CB57BC9F2B +:20BAC000D556A7C110C5C3BC9C0EEDAF8A3A61F88E8DDB03F619305F5E43510A98701B283E +:20BAE000E545C5CF3BF1E4C25C810E3201F2477B294A379232BEC6E8DDC091F5C2F4F2E956 +:20BB00004BFE345199BC7299078BD79F840519765E13CDEC8FBEEF49CA3FCE6F9D5ED560B2 +:20BB20005FA0AE94CC020566936DBBF18B240911161AFB33884E331059F6442735B3631684 +:20BB40000474BD44494E08263A3898A40EACE02A6D0919FDC0736022B567FAAC98A3594658 +:20BB6000E03515AE6F1B4EE8505EB744C1F8E6A00926FFAEE1384DFD748FF4D2311196D78E +:20BB8000776AD56CACD1246207450A075322C5A30D067C46AC97192EB3BBCB3A763467E77C +:20BBA000683B5047256CC773963877B9D9B4D60737CAAC289E9B58F3FF6CD61A2166191FA5 +:20BBC00025095A691EDA6E9746E1158CF8AFD809C9450061EC470FAFA9EDA8A1ECB17C7F50 +:20BBE000BEE090AD1EB26BBE16095E6B036EFC52D6044323C1F6AD14BFEF3ED749886361BA +:20BC0000B96D8343001869D3D51D16093D3F15B123A39472BFDE671558E021F7F188A955E5 +:20BC2000C9DDC6465EC426D3B30CAC90A13FC0E6A3A804607773B4196C926345D206E0BE34 +:20BC40004A732BC1E5268B906E78161DD40F8759976748342E24BA872DC5603615C7D2DB1B +:20BC600044FA96373D91373B70EA390043EA92A375AE5CE7FED0ACCB8C817E9FBC2DBADF2D +:20BC80003945E31E789DB2F27276C92201A9EB1801A41D1C83E800367D91EDEDB70EE4CB11 +:20BCA0002DA8615619C99EE89D7CFB227A94EABFE226C8AEDE0598266A9F3036B43848EBF6 +:20BCC000EA4587D88CD6703DCB48D7A3F4AA4DAE624D26463BF6DFAEF498B4321123D54D00 +:20BCE000B8F4558642D761E4E50BBC1B6B264642C81759AD773A371025F713E7861AFD727D +:20BD0000B2CEB4D04C7054A32CA07FA0947612CE5E4B58BB80E3896229F00D72F95364F055 +:20BD20007F0E64E2850EFD441D00DE4FD0514F1CCD9192F0BA147EF43950355D21AE212B30 +:20BD40009D0F21AC75B9396E6B821F57D4B45D098C882B360888A624AE331F4218796085BD +:20BD60001AC545641FDA70DD60DBBE4CD6E24145D119C658A24176480AF96911668C88DDF5 +:20BD8000372A65A83C7C0C88AF17937BEB738520642B0946820EAF03ACFFEC9C8F47D7A072 +:20BDA0008CBAA29F145DA31CC6EADFF82A3CFAFCDF75FFF4A7A722630B142099936768B3E2 +:20BDC0001BE99218AA2608963AC9AF5D3D8C37BAF963744A183DEFE4ED6ECC39AE4605C81B +:20BDE000BD687C8217E169D7E699875DA0339C84F69DC6878DE38AF438BA19197A1B817D0D +:20BE00007A0CEA48E17A98C3E1781EA13BD9FAB71C15A456425DFA4A622437012B133A2B68 +:20BE200015E0D88AA820410894B0C0151623A3D68AF4091B937A045C7BE284CFC69C760236 +:20BE4000856FEC7F3BE13DE705AA9E489412598EB657068AFFABF5738C897930EEDED6BD55 +:20BE60004152ECB9D2948CE16A1FF3210BA786A5F90FAEB737198B69F1E7D02D59029103C8 +:20BE8000D93991EC3E2C2C9A74F2FDEE946918C2CE7BE81B35B782F380FC9CA6769196783B +:20BEA0000381915D080B6373B56E7AD73C5D2B2F478E21A6B01CDBDAD3EFB2D5DDEC252745 +:20BEC000A2E485429A84C196474C3C70BADDB8E9C63B0D6A165F5ED93468686E95D4363BB9 +:20BEE00013C777CF509E0D2C96CE3573785EF40DAA35D3B9854C62B7AA75A360BA0FC356BF +:20BF000038C213B47BF821CB2F9E29044C83C6BD67439F7CAFEA9175C00317269C07328BF1 +:20BF20007B856505C95669074ECB085B42DD41C5FFA5AF74F579712CEC5DECBC85F2E30149 +:20BF4000B2E2B09218555DD32DEC8F9D4D244F8A7E612FDFE5C00F60E7D35444A951211B56 +:20BF60008545BFE2B19AC0831BF132532B7DAA33FDBD4E00642ED9BAE03297D07A7FEA0920 +:20BF8000149952F7578C5D813473489F51C112B91F567BAA37A6448A7418AA2EB598794AC6 +:20BFA0006002BB10716591B209D2722CA03671EA3EFA8AC702939F6B07C6B80A07F8D3F018 +:20BFC0008E437E0AF9503AFB5E30A27D47DB5A37F4858C3E8748AEA22E4919DFD44034937E +:20BFE000BDB32FB13836AFD2F992BABF2F2E3DC446E3730720B4D9ADA661F695E6E905E558 +:20C00000AAE72953B452593386E7077161D2C446FB19379DFCE27489416301647666384A35 +:20C02000E200344C01882E24E95E34C5BFFBBAC777CAAE16F9043B3A30AFBB140C50C551B1 +:20C04000C57FBCDCD3E25C6DAD923510ED3D81426C839D1B0B06DDD099188B95E2EEA40962 +:20C06000A37C707E44BF86CA908EE009394AEA0D03C3322404E7E822DA0867617770275BBB +:20C08000AF0F016B014E3460C87F75A8B1E9D9947BAA0BB575376A93E391804DE55371FBB5 +:20C0A00030837695E37A54F10C3BCD040A4F33D85FC24AEE45B12BF97844572AD52685BABA +:20C0C000ECFE46E64D57A55EAD7459F8AE42BEE24F2E7C958A6E167C87AB1C2B377B220E2E +:20C0E0000C3814DBB896E6E7EA89BB851D1AB29309E9BE1B31200104EB57A5422902496D98 +:20C1000041712644902B49473138001599EFC49B3655FFD1F0EA47DD1EA3B1573B60FF0F88 +:20C12000BECE69F5564351B40D4110A7EB2D9E632CEAD016FFB8D5F38152F1C80AA32F2155 +:20C140009507F9A1CE39598C32CF83B94C7ECB5E2CB3143F3F0CC83D057297433CDE354E1D +:20C160005371568B05656F79E553DEC80FEB5F49C729AB8CC7C7B479B2FFA0532DA874E693 +:20C18000DA2EBCB391933D23B5CDC77A0D2151E2EE739BEAD2376A2808DBA4675E801DB95D +:20C1A0003CF34216E704A4EEED78747BA818228FF6BD9D0823C97D93F8C2C24B4891A99584 +:20C1C0000ACF31F6C3CAA8D3ECAE7CB8D3B1E7A1A59A1ED51AC1F2B9BF91BBFEA7635C3026 +:20C1E000C2D12F0F5BFD0B497A8D48A0A9FF6202E024D854F3543FF00513E1DA93BBF2A668 +:20C20000C680F303CFDBC2C9C5B69E5BE57499E68419CD664B74728427F4770858544F1136 +:20C220002B0323F775A66D0253845F953E9AC5B3E083A4D83A1563BAA693AA445786FAF7D1 +:20C24000025F0F8F1D226C4BF748F54C37A910B372DB18CB81E92F9FFB8F04CB9AC20DDEBE +:20C26000B9BCCCC9AC848978A9972B9AE9B16109212C162BB3B131D1DFFC3CF798F192BDA0 +:20C280006BC8B5EB61E67DEE1C5A7F9883EC34E3E39E2BC9E867791B3114D45972FAB743D6 +:20C2A000F566B84AB35886CA5272AD60C88D349B515D1791E78E94EF55EAA3FC97D7358D75 +:20C2C000A937A3191FAC654C9C6EDE3385730BB2A1073A109B34837B3447BBC4E892797A50 +:20C2E0001253B31B2F946385859C9C61E80B3C8C87A7155F9CD4086A92BA797E60F534C96E +:20C3000023ABE30DA7A27FD090680EDFD224F4E451D5A3B2884C3BB6E410049D79584357D4 +:20C32000E347C8B861CA8D61DBDE97559BF850A891EE4EC29E5EC5A90391E46247880273F3 +:20C340003A040890A5E8CF5D812997BABD1C97B6F848B624396EFEB2F6463FF308E158D439 +:20C360002340BACDA89D987393383298DAB5E1036313145FA42E4B7EE22F9EFF272C7E2E4A +:20C3800094CEA85F93C300753655092BB2B8ADD73CE58E0D85A8071B6633D14C40BA8B9ED8 +:20C3A00012C213DC78AFE54D1D98C6395A69FB2595AF169AE29775C0AFC3470C476EABF60D +:20C3C000801AD020FAEF95DD29E99747FF0BF7AB4DDDDB7B4789C6F880ABF56945DC1DA85F +:20C3E000DF42DFAF29A01742D8D5CAB5B3CDA64387C7D6FBAC994C91EFF29B158A9583055E +:20C400002C0724A714998745ADE30D219BC8B1D90653C94146E335031424B7C2998ADF354E +:20C42000FBF527D675D19DC58C6BEAA35E3218F9EDBB422161874AD49230541795D10C9FF3 +:20C4400055869972B9EC9C53F3893BAD7DC260098F0CFFE130ADB83513B3CE2584CC37C809 +:20C460008D5AE477D1632E315A4C75E9CA9A054493F54A9C8F284515BA193124719B6B42D6 +:20C480001130AB9AF4D6B5645FE4BF71039A75C4278B9833164AFC8B691C5F55BF3D438D81 +:20C4A00063909397DB766B539B68A448448B23A4DF2F32FFF111C3F1AADA787B1A78241198 +:20C4C0007EC8E1BF26231017A97F42E8321121F4C55E5E38EA0D51F0AF7749D6B71CE94921 +:20C4E000EB703CD1B89B775944F1606B7AA8EAD3D6079083013313587FF56E0426E16C42A8 +:20C50000AAAC8B4B9D67FF2F2A6C310F3EE81C6BB4CF658B7E4F4BF466198A7C8FFEFD2C80 +:20C5200088B49A3296D6B33E883137DFAF4CA081722A3A8B2A54CFEE94AC290F95E162DDE2 +:20C5400091EA6EBCD05B3539F87FD012EC7C29AA118E90E9C75DA87C42EF55FC487D189DAD +:20C56000EC099978E49466DE11D2C0CE8B689E4498B52447BEF282A0BCD1F280477D6F2DCA +:20C58000482C8AA75F1CCA02609DEC7E34CE592817E9929E0977A9971646AC06C1A21557F8 +:20C5A0000230C360B1787B3724E294A633681AE4C575D861E4A2A7CB26647CEC4D0EB0B258 +:20C5C0001CFF03D7CC430140D399B32A44E30A84071AC7398F4A9B5A6B9BEF2A81C8B0AD64 +:20C5E000F22BDC67D658B37BA81E89E1238C0B37D5F6D64FA5C21B0E505F95FDF18C871782 +:20C60000BDCD2217E36A023294BB920516A6CB4D852ABC910BC76BF1989E8CD26B074EE0BE +:20C62000D35B1F3F5AC8F3AC8C5202940D03C35B499A9BAB7173AF7CD129F13A7535E5C55A +:20C640004150382859D409107B512AFCFA7D15347B1371384EE31AB452B8A8C21DD8A34966 +:20C660008F781D64774ABA87D72BB187970A198400B82BF67A7C92D4A7C5CE85B9581D1185 +:20C68000FA0410188915D3F039AAAF01DF8E8AF71B10BB767E6D9AD329019C59AA95DF01A0 +:20C6A00019E5766438CBC6DBAD786868AD54EB01E93346293D891E18E41BB7C7D982D9BC28 +:20C6C000C0AC6EEC8449E647AA45545DD0A8D2AFE61FCD7AD3CAD9BA0D7CF622F596A04D6C +:20C6E000DD74D557CEDB906EE6AA35397877ABF9C2AC56F6F104132A9CF6DC99E540A5E6E2 +:20C700000172DC6B3552CB2DB3484965D427A7133EF3DF30E5543A71FD9F7A564128734CCA +:20C72000279AFEB444F34C71CDDC5465AE9D909BDD9FE99B724707C42DBC971C6DB0B002CB +:20C740005A97933D1BBA527F9B12D4F0E40A4753E4330A045BC88A3E1A2C1EB2D7C4E1DBFC +:20C76000771A362251F1DAD9FBF29F72B236ED1BE75914F33990964A698B546A3448B3100C +:20C780001AB505C2C917F103EDF6A071DF8CCCC673A0CC746F9AB5871856703C1E4C70179B +:20C7A0000E8136B538E12651711D8B0B758A0C2180114047228E16D8823F3AD8553330D806 +:20C7C0009600039D5F42E1EC00AB6A0B9AAAC250D2D0638FFF5F09BDF90DB3AD17D73321DF +:20C7E000C90C4BE2747FB41AF4EC56D833FEAFA0CBCB34E952243FD6A1F6AA6A7FF38F6599 +:20C80000122D622527291942FF01DBCEA7FAA0F8D922E71A0CE8951A43C28306B5FA35199B +:20C820008796BA6ECD47ADCE1FC6475D6A57707687FAB0F759D9331802414FA6C39EFE4177 +:20C84000500A1B45FADF8BAB0D7A591513B1DE8355F9C9117DFE1D55E909FCA1D11D4EF421 +:20C860005FD06F1AA965A83809444F81AC743F23B2C90D8534DE8F5C8222A3DD8EFF673819 +:20C88000F090169FB8A7A77A4578AAA4FAD6A7531D5B5FB700B15B6294E3793CE8A939A379 +:20C8A0007891789D661A747CDE7C37D2F1163EA28C5ADDF6284D52B101EFA52FFEA1F973A0 +:20C8C0000286C664C8518E7A5875864678308AA3B2AB7064E18B2CCA0C4E0689173785DFE9 +:20C8E000E55910D38988D483E8D651ACBAA2928CFB76C42133BC4211D8C73B5EB02BFFA32D +:20C90000692A5F3ED0D5BA88CE6843513CB1E373616ACC55D636838C42341CB6EFAAC63F06 +:20C9200042D371B304C691D8215800D41A025E15381B0005DDDD53DEA3A9CDBC2AF77ECC2C +:20C940003887E01C5C49053255B89757D0066C81D2CC49934C398744823A92E0DE32871AD9 +:20C96000CE4932814A1C092CA290365ED6768D6612300C1F917D058D7B20BEDD72F58C75A2 +:20C9800033E05F9F46CC16473E90BD796C6468E14BE8F8DCA2E3E1A2CC6F39C315745EBD10 +:20C9A000CEF197FBD2EFDC60BCFB55DEEFACE8E486521FC4088CF3F7126875257602F80B10 +:20C9C00055028AEAB89600CC749B5419377281B3B0245FCE1EDB42EF0BA65890FE96D6BB30 +:20C9E00037742485DDCB3755A1F793CE61D2ED57DCE3541022393182A16498887A64DBFC34 +:20CA0000A2AF0B9360791760A8B31E3E030E4944EFEDE3CB0FBF8BA2689C369AB97751E8C0 +:20CA2000741321F20841B296D5E2C654E54C5EA156B2D79B3C95FA0E07B22110FA9BBEAC8E +:20CA400001736389DF7797B4CC4630DCE141240F9AFFCFD66AED7CF1BCE2079C5FD3359028 +:20CA6000C9A930433F44FD3F31C621E7D449B4BC2A9138C0838272331AF5F1A273FC64E6CE +:20CA8000C50C4E1E236AE9D65CDFE257CEF114D261749CE573BB938369B48B585C7748CB74 +:20CAA000F1E14A82BC5FFA90B23DBC763AFD0BE41CAB295E051512667EF88B1391FDDF800B +:20CAC0001D9378CEBA1A2F6D9757AA1B4023381EB2136B322F9517171A455525E410EA92E7 +:20CAE00029BE1A927EE14D9015CD2ACD3FDF1C66AA7F6957B4BFEECAE8D7FD1B15AD1C62C3 +:20CB000089038096EA2FB6E9D0C870477DACD569C875EC8C0521D48C4F43A6E3A94C47A7CC +:20CB2000A608CB64290B0AB4E5F0BC1C26DF017514E842B78DD6F3474AF9B7366C236D8BB5 +:20CB4000F3726402B317100876373E19CC50B740C9F61C71B2B8CDA17F0DF38203D355F1D0 +:20CB60001F830EDB8D0B250CBC4090A0B22439AE797974726049B086BCE3EADDB1250394EE +:20CB8000D5DA4847B20EF9BE84FAE26583567655D1C9986E0750B24BC6CF7209B3A3107F8E +:20CBA0005D11E0B5299CC33529F257B19EFE6FBA43F211D271C94B6E18DAEAB1CBA9655705 +:20CBC000A3317324AF51B0119B0E0EFA1E6E571E660BC7064AFCF1686E6757B8A6CA388A84 +:20CBE00070E5B984C76CE96A6F277D7022E71974DDDFF8A8A23D24CDACC2AC2EA94335C8A7 +:20CC00000D2B0CB32F71644E8F5A854045A9F43C1B88033199FA09132EFB6519F579D4048C +:20CC2000DEF89E2DA9CB5B188F2B938F81667DA977E25538085050B9AAFC8999D3FCAB54A6 +:20CC4000704D8D087F1B34A21EED119686099C9E84527192B8BC7AE867A0E441A9D7EDFD52 +:20CC6000F089969F666CAF2E9C5740828219D653BFD102D8FDB887A32273B466B1616086EE +:20CC80007AC9AAA7B24A3FE825C89D394DFFCDD9D281203BC740A9A3415AE7D703C51E7A6E +:20CCA000FA75A475AEBCF9C95F2183C9289FBE1F15C1A23EDB6CCEB73A1712F3A2B887D5C2 +:20CCC0002236699A7B9D061807580994C32C75D3EC36FBB6C2B68B969A9550D22429F26232 +:20CCE0001EF26419DCA3003D3AF76083C6DF3AFFEB635998C29B5C2A2150788D9567CBE9B1 +:20CD0000B9A949F20CB25CCC2DCF837B46C1A61E5F21ADBE7D49276DFE61553D7CBF57996A +:20CD2000B344648A023CAEF6B3E2FCB7B499D5B6554E26FEC5285BF000F9737796E1D8A437 +:20CD40006135BF2B620F051FFE1B693676BFBE22039323BBDCDC5F25C8D257A7D9A580FBB0 +:20CD60000FB3B1618C47DDBD74B1B0714072660500C96E3CF3CF1749AFF1DA0FFBC65D5083 +:20CD8000D966C12A3D711ACF941CF44437EB435C18DE44BF92D5F058C4E8122700243AA39B +:20CDA000172158F96FB7DA5B906248DA22A3A0067532765C76671628540FCEFD7DDAB4F152 +:20CDC000715E04F4AEB15C7D7C2F0BD94181EC4B5AE74670B5F93D9AFE717602FFC3FDCCDE +:20CDE000F77A3A70458C55CDCBA0CFBD53739E52347A2C06D5FC4FEB494BAC308E5747A051 +:20CE00007740A462C194183827953DFD78A877BA211F1301BE7CF47C4DDFE9B68C1D9F5DFB +:20CE2000F1406A2F26822CDBF33CA2E7DF68063CCC675BA398B12838FA8B7C1A11A4A6D612 +:20CE4000EE0825D7F30EF28AB364D7F1378EFB5A2FE46122CA6D1FAB7CD012B580BCCD6C4B +:20CE6000A8EEDA522D9F7F5FA2C522C999FB944B2964F69F9CF955F55304A99AEE48DE646E +:20CE80007E42625CF38B7786C1DFF3D9CC98272946DAFD8A35A41B80B19CFA7E3FBFE7159F +:20CEA00082CBCBFB800905DCE5C6B3F55BCB3355C67B210596CF802A1BB38E93380AE71C4A +:20CEC000CFCF3C520097D2326EFB8E6CCC66F06F0F6C7A7085C81EC5EB5BBAD04745B11FD6 +:20CEE0000C97242B07B469CCAC4EBEC7CDFD8F09644C6F7B5E47814B205064611D880C1668 +:20CF0000FF98A6F8F81561BAEC7554A2AC032151EDA7D32929A0FD8B7D3F243910A751102A +:20CF20007713A928D0E1A2F8462D0634CEAF6DC98679FADACA87C1EBAEEE961065C2F82397 +:20CF4000A4AD0A5110B68FA46033A2727682D4ACEDF565505DBC3278E1633D879865C4B733 +:20CF60007F1223046D2AD60036E5B3DD942239094AFC557BCBF5D246A84FE69DB30BAD51C5 +:20CF80001F4E607428BA992914221E0ECE738A527AF3FD7C32623A90DD6B76C5793D6E53EF +:20CFA000D266A357377313ABEFCDBEF8DD9A67D7A7FF8D5773FE823A2B6A5B521D77BFBAAA +:20CFC000F7320F9ABE32BCEC9E1D1367551F833C71D8EC67307D6DE5314026D54E85E16163 +:20CFE00062EB46B95DD5307E34C791B41B3481752979818049D77CA8909C8FD002131A6976 +:20D000006CBFCEBCB3703FBF651C9692C1A657ACCE8D666ACFE9E207F53CE6802299FAE42B +:20D020001161783ADD1BAFF56B8AAE4B3C11FD4E3681CE0CDF22DE439E2136FBB84DA4302E +:20D04000E2AE14BE80E8231491DF28DDC17D3178DDDF4BBACA59CFC9C4DD7DEEFD1800C70F +:20D06000600EC7781F6EE1D50D8DD8B1DF14CA152D2E5DA737A4D8A63BEE2F2F87D090B0F5 +:20D080005307B639078A9969BF937E350E0AA4BD025F45C3E91D7ED0DC6A87E9EE66EEFD84 +:20D0A000AF3A6167277ED3334E3F22642A6582F489489D78DDF6C044531D0B2D170D66C944 +:20D0C000E0BD17C5FF6B58E6A7FE2C9A4BB742DDD1D9451D885AC7F90EB34AB84AA645EE0F +:20D0E0005D6FFB3899A285B7829EE271127F0ECE0143B2D498C3438BAEE61B1A2279BE497C +:20D10000A248FF9ADD58DDF7D7535F2DCE9CD24A45D7BD851FD0273FBA8D6DBA8943F2DD8B +:20D120000E5DC4CB39A453EDCA1243B4F73A902D5F4132C960324E3069FB5304DDAE060020 +:20D14000EB78DBA3F77645BC5C4EFCD8E7F5ACBBE8818327C4E5FBBA3FBB59F069E6383A4A +:20D1600085630ADB62188F84F5FC58A61FFCC6FA7DE3B190A44D5E96EE91AB6A0CFDE786FB +:20D18000A8847CAD582C896F1E5DDBEBA5AFE5A1D7F80B2A43721B142F2FD20EDCBDE10201 +:20D1A00015E0E1D66B0F775CB87398A7EFD586B55B3B9E3D6B2FD31C215E4DCE93542BB2B5 +:20D1C000CEBD4A1BDC1E8596E51EC045444A9E60D7B5870434C362CBFAF274CDF8F33CFA2D +:20D1E00040414FC3632C6EC91358B156EEC6C1BECE6515CB043EF6CF9A276E70AF463E8BBA +:20D20000FF489276B4E4C18BD98C4CB3CC4E0DD2B7041ADBDD050050FAE00E3E0FDEB9765A +:20D220007FB193B2A6576DCEB66538066FBC382A25872C98CD64AD98A610CDBE37F2DD5ED0 +:20D24000F198F75AC7DEB1CCA465483D84F8CCA06957607CC837184B3AB26212BC438AD0A5 +:20D260002734EC65AC712D207AB701049EB0B9C0D73BA85E3B463C1EC973B11BD637B4954A +:20D280007C2E04EA967497D5F70F42562D178E6BA5399F61C7A2129965063AD542BCFFFC40 +:20D2A0003F7016DB0FBD42DE5ACAD567EC00BF57242B875156767867C0B6DABE87FB78DBCB +:20D2C000F86546AAA393B430083C631F0EECBCC9D32D436F5EAA24CC8E4B6644A797B9F589 +:20D2E000EBA93CAA2930FCCB27D2155F360C36E000F79CE89765F197A9EB2AE0FF20494E7C +:20D300006D44C2213EDAC79983ED3FFD3E9EFAA0D593C1476EED419DAC6E34EBE4AA07B4B4 +:20D32000905548189FE6065059DB02C7C7D6A4D432F74F9B730A92A58346873DC89C3603CA +:20D34000BDFE9F8891012C240B8D011A5E6649DBCF18111348C9D5696CB042BD01255CF483 +:20D3600079F294534A5523E075529632585BB36B77E8CF922DC33F369F9FAB3587C8CA8F6E +:20D38000DC8DDE6E1E9972A61D3DDAA364A924554E3A4D6F762F7FF5264C6D7E675B84119B +:20D3A0003B44246ADA9551B2348D6F441790A487FB23806D141A8E58E5C833743EF85BFAAA +:20D3C00028C434AB3C93EF16D7C414EC16C2D8A424489FE9764AB3304DDEA4755277330DDB +:20D3E000F83BDE1F2D9D81165608F386EF0722586942396F6A47703A1A5B8FF1774909DC0D +:20D40000BEE07EBD7A95436A7656C21A2EA2675EFCE1DF2F4D4E181FE851E1FE090612281C +:20D42000527EC227B1E6E0169E95B8E9B30EFE509739969841FB353865B1BF0AF472A3C96B +:20D4400002EF2DEEAB60C657DD8032F3B0DF8280F8A124C454A6232838FBD2547085DBF89E +:20D460006EEBB0942A3D16786C2FE0FF43BEAAA67B9F80A2ABD0F0BDCB320C80789BE35418 +:20D4800039D34CC4618B8D8604A1DF6B8F08C32CC76C8B9233B1235F658B5E2F76AD973AD5 +:20D4A0001A22CA0598A7E8070DDBAA85DDA43041F7AB71F5EB6A0898018E0154119B96A85F +:20D4C00008980325125C8A089E9B54DFFF7145C534C401C7D1DA609D5C01131B6EA0EAF4BF +:20D4E000B782530D506CFC1C2185186D0C9575638DA0DF700B1ECD31A21D64B308451E4DEA +:20D5000000A5FD709E685C27AD0DC234C7078A606B5CA8965864C9F73988984DE1D30C32EF +:20D520009C43222260AC2DAABA21BC59B7DE57D7B8A74A1248625D030084B219F7AF763EC4 +:20D54000B3A01C22F0FAFA01C73A2FF78D18036FBE5243042AD4821E7C35382E11B03632E2 +:20D5600043A65FB38CB431DB85A93BB716B5579BC3C6927684E3F84A9D4455466D923AA8F0 +:20D580004580ACD1869CE186A04E2A8FE545F1FD3071881411527123069E8822436A792732 +:20D5A000545871BA94A0E8301719516BBBAE157CC4BA5FDBEA5DFC3146BBC1D77F16FF0306 +:20D5C00033224F7BA4AE1E2EF75224AD5EE1F9E78BF278CB9F43C6079B6D2D694734A1FA32 +:20D5E000EB07D9C50C67A530C64811B5E39A8D23F958E386318B706DEC7C46FBC518539195 +:20D60000095F5228F6DB913AEB4B8857EB191898F70B2AD746830C61B92FA702878DBCF039 +:20D6200000E4D89339A7B36F5DD5D5373F42326C063388A8C56433A67A67B9E6B7FFBC736C +:20D640004E70B9A91C48E399A8CF6E144F463A78CFE97C2A81B93E13CFB2D27AC10C8EC2B7 +:20D6600022592AC1D320F60BB33A8030EFE04B9895F0A6D2F4B9609FD292B3FE23ED289477 +:20D68000C6CA50B96379B098B796948616BDC39E875A960E5B9987D4EADF126AC952F1FD10 +:20D6A000D866D6FFAF8164BCB75EB60F4E137A10F8C3A228404993C3BD85D9778D48221243 +:20D6C000E905F4986ABFD5262B3CD23293E7DBEFD548AE5443D451F470C43033BB03684B7A +:20D6E0002073FBA466128C8B26F93189C88FFA6249EF0C55B48229F2E5EAFDDFD3EC3C69E4 +:20D7000092600CB0FA6DE9CBA6564DBB25BEB87EFDC93EC2464138A0FBB53CF8146D3CDF7E +:20D72000DBF02C6624BB686E0A98EFEF2227963EA93E82F1C0E625C0F3EFB4F150BF4CBAB9 +:20D740008FAF84BAAB306EFFA534FB1D44560F546480FB3577AF3A57B633EF46EE12456782 +:20D76000AB6D66D196CA53F7168BB0B7D4BD002198F338387F969616B73B769AC5C5CEC020 +:20D780008CE3AA2782B59205ED647488BFB4C869EA75333F6D207F19C8387B46284CEB472D +:20D7A00031A9DFAD3D3E65CA0C6CB516B328B22DE3282EE7F36266CB298F1FD6D63B18439D +:20D7C000182E7C1CCF79C63046E480E1A7A626D1E61215AAAB0D3CFF08A2125EB24DFCA8F7 +:20D7E00080D9087DD0FA91845C0B4296FEF064839B5697301D578088B2B3BDF0EB9A1D343C +:20D80000F2C95EC4391D47373DAAC4DBBE644890F9A28FFEC9E525C351D77DDF3A75F5ED04 +:20D820003BE0F6606EB5F45772EEA882960A405AD915B323D771C9260F74EDCFB41A8303B7 +:20D840005231102DCC82B4BB638EEC5041D0A672EE07871976979E0D5BCCA81BED60F590EC +:20D8600075F16E97B88732C3FD47DAF32E117A286D7486A8F562426EC57BFF236770CB51AC +:20D88000DAFBA47D363F134EA688CF2514FD06C5C204529A2EE70541AD4AEEB65463142229 +:20D8A000E411A61D87704C0E9A0738D9D8B6CF7D3DC7074C5DD9D09950C8563CAA06542807 +:20D8C00014286E948E81FA52A341C1BED37A67D74612928A683FC6D6C987C7141D6B392EF0 +:20D8E000BB98481CE39DA092F1C5F92D7A64A0F2AA2DC9C44FCC7A48E6150431A7F3ABE9D4 +:20D90000B2A7DEAA7ADFFA40A7E6692A379D5B73B98ACB8C648A3077B0F6157F4A2CF96792 +:20D920009E76761FBBD00C54F6B70E3DDF4879C2A7A35F257CFD1D5722A0247E121B345623 +:20D9400070EF2C05598EBBAA548B5713F39E55DDCE9A49816F3F8A4C6282775E023587D0E2 +:20D960004E0F77D13C0190F048B0D503A5D0D31F8F7848DFCEBB64E50FC152AD0BA484AD5F +:20D98000EC3FE87F6D7820D6FC01BBCF036A09F8680A00DD53BCD5D54C3F39ACA340073A89 +:20D9A000630C8D1A060F238EFB747215BA99DA18C57CBD70E736F8B687DC6C41B4C0879D6F +:20D9C00080BCB633034DB0969DBBDE78EB9542CAF29110A8316B9EA12B3AE191BA11643EF8 +:20D9E000AEE83FE8A97598FE92ECB84E75535330B80C10723C5BBA58ABCF6F84D26B045BEF +:20DA000012DE5979D4637B2CCE7A0D84D0E745136DFCAF25028C4ADD55C3BACD82C55BCD7E +:20DA20005FF00F0E6D9BCEB7EE3D1DBA937F4EFA0D809F50AC452BBB591A50533ABDF31F1F +:20DA40000A156D829621AFA9892DD51F3E1BDF2F126EAFC251B0A351C41FD9C0A8FAB93BA0 +:20DA60001B21744BE41F1A2C376A2AE6031792E632B3794E47D213646AD6A518545059CF1A +:20DA8000A665CB9279CEBE600C7B7A3EC8A6F11CD64581285969B44397B6B405ADA86D5F5B +:20DAA00036B071909762735BA4496AC915EF34073CA46370687F580DA229A5D2CE8AC129D6 +:20DAC000F657B9A5FF23DE9B14B1D991324D0B849EE19C13BE73B85A8CF767C255510157A8 +:20DAE000AC1BA57D79D26FF3EF20C23D21BFC89BBFD111E3033620248A80C30D1CFF92AA0D +:20DB0000F41536E373B4B8AC6C14A008B4CB7E2F58270E6ED297E1C41163C6A57C766FBCFF +:20DB2000EC03606F6DD6ACD60C47FABA43C09967F93022ED3B41923D3450EE6D286FECE192 +:20DB4000AD00AECEE4A135D6726385060424F43F728C6EB36D6E6580B6BCCD619E5264A5D9 +:20DB6000EFE7B02941C2079098563F934901405741A5324152D4AC64DEBFFEB6AFD76FB630 +:20DB8000BD8A2D276A7C0A69E23F3CA74A2D5E5861C290A8944D328D6DD1B14F609BD5CD8A +:20DBA000F81F910F66852700C268C02C401AD5DEEC5C64B40A8367CB8B1C0D9F556BDC4A21 +:20DBC0002368DF460F082C721195432C78BA1B42EB420478434BBAB417B551E9899343F83A +:20DBE000C1015E22A4DC65E2F2F0675F53CCD53921ACBB7B6F7559C2B8A2E4E4B9F6DFF1A4 +:20DC00006E69C688AB2086F401F46A48F91B98CDB1D651DFC489B74788573C016CE4FDC54A +:20DC200051D99AF4339B04181FBA41B6A6B9CEF1379162259B4E4EF2389016B7D2A09ED95E +:20DC400010F2D3CACD9E08784767890EB29D6D0AFC9E3D035798D7FB7C7287DEE2B549ED74 +:20DC600085013A51890F74A27C891C2DD1F4DCA6823269C0A32C064FB7FB2D3423C8194EEA +:20DC8000191EC35CA6DBE07073CC1FA6B47577143A624F4650C68BD5210CB0A1B0B7D453F2 +:20DCA00044DF2D44803B659C19B0FC6D0401A9DA2710CC74CA35B2F28A89E1FC87A49DA7E1 +:20DCC000FA5573DE1BBF0BCB6FE953FF69EF5AAA660E9B931BCEA31704324D613CE10CFD9F +:20DCE0001AAF15686E67EE36F39B3FD89451A41CEBE70754CCE635576BB1F7ED32E28DCAC5 +:20DD0000D7981054E3F2C351FC0936EBC7EF4DA2FB70D02D43F4866DAF86EC92B3D324CFBE +:20DD20003FB865A5BF80C47CB0704D137D9040C1AA05E25F61B502CE33E080916CD492BF4A +:20DD4000DD3E6D9AF3AEFE01C10FF1173C2364B0530DE98933793FF823C03B1321D2545A2F +:20DD60009B40135ACEC9EE950AA1AE383FDB2238E0BE069402B61E241EBBC5973BDCAF43CC +:20DD800099AC61D3769C5F4846FE624956B40C67BA6B77841A543A18E10C3BF691492F5D81 +:20DDA0008DDDBB85674B91E3AB32BB201E916F34A45DA1F3EAD38E6168E53A9691E51CD3C6 +:20DDC00077ACE69966AE3DE634886F7DC1D57738DF1E4669ED82B67B1CFA4B8CB75B458A63 +:20DDE00066BA9DB5D4798D4A971F89F3EAA0B5DE760E6DF5C04A107C7014BA69B256EE7DA8 +:20DE0000CE8839E674D2996BCC959F0DED338767A181000E870161418BB0F500D189142C04 +:20DE200040FDB21A4DCD410EE7F3D72F2EF7EF4716D4FE1D8B624D3E106F8A8C7CEB639DBC +:20DE40004E71F6CBE60059DA2D8D5E4C83488E7B71CD19CEA402ECB37176B2C153B8728729 +:20DE6000E12ACA449FE79F8098579FC2FF7CA0A628AE6E9296218CC51C5E1EDFDCD3F2C419 +:20DE80006617946D5BF60DFB6C7C859CA5DE848912F8F8017B60893378D7CBC801C7A769BE +:20DEA0009987D8CBCC4794B5F92BAF67DD62DA57681EE828AB4E47EE27CB6B649FA5D70CED +:20DEC000C3EC2B664EA75D120679246E3D573EDDD37BADEB93EC70745F4D1D16A2C6CF0679 +:20DEE000C99F5DD9F7DEF766986FA78DACFD99288079F99B956E716952E021608B436770EB +:20DF0000F99878E435284969C8CC69211ADE6A39931C612A2F1FC1A237E33702E465CF8E68 +:20DF20002DA9734B5E31B20BE852EBDB24E073A4B5F7C3F849D3EFC0CA48B06EF6DBFE9322 +:20DF4000D2D4F1AA9FDEC1B683252BED2E6EFB784660096E71BB8594023C9E6B65EC20366D +:20DF6000CBAE62EC839FBAF89EB3DBE6B7C548840808C083CD672ECD7184114803FB304B63 +:20DF80006CA8BBD6051310465241F7D9474C876EB9ACAB747C5EA3E4E3C84CBC24302893DC +:20DFA00044A575202DF7D8F6D527BC41425AAF1C1194EB7D696283A30C6DE9A73948F53CD8 +:20DFC0001293DEEBB984EE873DD751E5BA5BB94553C17BB4B899D679272C6C84145A673C8D +:20DFE000F627885BF54373B4362E59F8C94D0F88D810908A078FE08A5FB3FC8F644C8FF68C +:20E000007A9C711CF50CACFF3D4993FF57A9203537EBBD23739A3C2DC7ABD60D0C3C235AB2 +:20E020001635098EE0ADCDAB6862980B73E33F78C72E43689A6F843C9F06158553D81BDBB6 +:20E040002294D340D1695D0C4F385C4AC71E48073E7BF8F62BA129F0B1DF1FC531129CC351 +:20E06000182633B7CC7297B770C4183A8345289E55F75F2BC95A1537CA8DB4E4F2EA031EA7 +:20E0800017285C7E61E2F4D580B13E3AA9931B99898B77C5714EF3FD97606B86A27E1A267B +:20E0A0006B0EFB747F46D7BCDB961C241FDCA9341567629073204B6D0A242B927EE4F79703 +:20E0C000D3486CC10CE48CAD4B2E1C3A42FBA845617BD963668A7118E9BCDBC2470B90849D +:20E0E000C11154AD62A167ABFC8A06D6C7E3B5BC934A019AF6DE5DD9F8157AC2C8E3534BA7 +:20E1000047DFED43BDA6EB79A58F63399A1BA21FCDF133419FC7F5E0BE65F0004F8F591EC7 +:20E120004FAC4817363A3FEEC37C67A26B900362C3C7AB049BA23456BE33EDFD86B3524892 +:20E1400038D4FB70F196DB040E11E7BA7432B4B5356DC4BCE4F251AD0494C7EBFE3988B55F +:20E160006F3A78D35A2E9CF2F5E61BA92DA16F2AD9FCD9009D06A7433F7012B1240B212A68 +:20E18000B8CD31DB142AF2DFA01AA20F35E4E22B89882AA93328DBA1683232F8EFE2612F6E +:20E1A00090070197D42C1B357893BA1AC160B1B51137549BB9CEDF6B78142A5FDE51537F5C +:20E1C00042BE50F97228BD455D488F3F8A2B2984E50529F6F17F588B26EE563BB6871F0A1E +:20E1E0006286853D37DC5790A2E4BBA463D42B4CF9D964900954917591344CB86CBBD9F105 +:20E200003A0380B133CF51AB78508E956B76C72B68F3AAB80BD4B5581D1AC1EC6B6D2E6BD6 +:20E22000F60D36C1A41CD3A1F399CF94F9B38B3F7A4BF72573727A897778BD9DFFE8BAB9DF +:20E2400065F0D50CA1175246D03FB1BB8F97EB27DB8DAC5149C2AA23E79D1CCE6B0A976F5F +:20E26000FE4350642E73CB7371431FCC83386AD0062C1A344C96A6F498D89BAFF947B80B7D +:20E2800072AA5332356B189AF9856ACFA6CD6A93148F866D57066BBFBC4E46C74806796DFC +:20E2A000E9B872F56BEB5154F97DCBFB02B4EC5D17FE29E1CA1B8BC5F3757B6C61F5F391A3 +:20E2C000E869674344F7659AB586AFC73C680A0C75B502329C6FD53706885B81BD74502F0F +:20E2E000AF29735A7083476AFE49FAF50651236487C94B32DCF76E222027BC60087F19602E +:20E30000FA89D7DDC635ADF64CA806A367E97D17AFA4684695D944CBD867D5805535DE1914 +:20E320009F61DB683F6664D45720B03A2AD217EE3FA3AE1558CF22CABFF977059E7E4FB252 +:20E3400064761567E967D78C06771435E6B4015C8058AE7C332AB55186A9BA0A0023A9FDD6 +:20E3600071A01C49A7DCCD258B85DD202A1D67BC06D2FE7111B15AD9A4EE4A9CF0AF36C4EE +:20E38000DAA84C72AB8160C23918F42CCFCF30C867FEB1689E38247AAED9E160D04B68B1FA +:20E3A0004186F998993A1047375821759628D316ED2ED286253973B3DF573C9640D17ACFB6 +:20E3C000A992F6374FA130E93C49E6D406E6E64420A04130FBA8A7239ADA7539141989A25F +:20E3E0002D14B727CB2D9B9F094892A74FF2963D0AD1E3EF7A84A6163E75341918CA33753D +:20E4000057F714C264ECFF1311EF46C40AAB3B3EB0A8ED67097A97341A877D9B12F8987178 +:20E42000BDA92AC5A69BB828DEEB02D28E76DA4004A7965B17D72180E71E2F18263B0E2C99 +:20E4400049B4AA83F8416831D40FB613B5A975B6E4FBDA762F20265197DD2A9A5FE42F0FDD +:20E460003B06E0DEBCD1DA3FD44069BBB1792997C2D7E465619AFB98F65FEA21B2E4C7A602 +:20E48000305AF51238EC27F05ED7ACFC64C74F980886989D2DD22A5E7EAC721408BB63EEB3 +:20E4A000A135A75E196C4138110CBDE9B8B94FE3118CA5C0A9B62BD75D6D7CB3FA9DCE015B +:20E4C00013D4429DF949542AC6423D3073742EDEE08C138113D8CED4EB27B2902FCEFAEC8A +:20E4E000CEC276191D6CF4B134EA20BB6AEF448025E73C66EE3B025E8AE819108B5269E1C0 +:20E50000A77198EA2C18D08C6E5AC6E6864A84C5805290FBFF9E3D49DD7EEBCDC865F54936 +:20E52000FE2E38352F01C64161ED2275CDB0894A0F023FE8C4381B0F3044E14F3FF92A4131 +:20E5400079F60B3740F9429059CD1819E8E0DC4132B80BFFD6A2EDD96D291786A09B2C9067 +:20E560007F2F200A0DDF98ED3D2F901E5E55A32D079966B9BFFC7923E56A03D42ED62080D5 +:20E58000ACC42C59FF23A9B0212556C792C2E395BA74BBE54F6A8C54D82419E2FD8596FC6A +:20E5A0006BF96838F28F6D59025E4C2B0D6B4E8AB18ED04681F6E1E267F8C4A71DCF959778 +:20E5C0008A72BE3EFD91778BC3AF074FFD637C5E174D595B117E6F76AE14BBDF55D6B6E404 +:20E5E000EB30E08C05C933D9CABCBB6B243B5CE18C41F39028EAFC1B4EEAD6C2667EE22E35 +:20E600008124AD5AD655B1C3AAEBE9CB6C401AB8ADA353237255778E8536F887C597ECE8EC +:20E620005341982136F7280E109F0C828F52A12542234063376949103608CAEE1D115E9132 +:20E6400011FBEFAFFA120653AA5AD1EDDCFD9CB5D8C72C789B32B5C0F0BF65B4F834BE3454 +:20E660009CCE7E7E8BD18BE0725B7C8A607EDADA12398236E541EDE88EB39BD07F93C53354 +:20E68000A81C8F32AECB18AA9CC0864F09296B0BD5C49889A116E68959F20D809537A7C1F5 +:20E6A000E71009CCBCA9E0C5767387AF54724ED3D0D3C7F6E75F3427A614D4E7C165377734 +:20E6C000B0B2ECC81330DBA65741FFFD0C7831EBA84B0EAB8CD3ACCE35FEAACE9344E4122F +:20E6E0001D3DF95FDF0CBFE68BC534AB2EFD8F373A167E93A83968B3E2503C9C280DFC2000 +:20E70000BF8BA562D31B8DC3328A88EAACDF704B16A8A17AB25F613E7897A7DB0296D086EE +:20E7200098DCDEDCA86E69115F5B12B2BEDDB27EB0D9C72224C8CC13CFDBFCF56D94545F46 +:20E74000D4B2220DCC8F40DC55B72C653B89A5B3B074243EAFA7593CE8C0984F502AA07842 +:20E76000A1A9778B3F0871D9725816F1572D95B7FF00CC1F6352290EB945394B055AB5AA05 +:20E7800072EB0C450DB108E11E50F7B836779A60C9DA68A415C771B2C04089A701159EEEE0 +:20E7A000755072FD98C28C3F9E194F62BFAB2582E21723079A5DC83FD5692D8B175FA45105 +:20E7C000FF40F124F2881371CF0621407C9EAFDDC2A324EAAAC08297EC0E5F4715D8B4ECE8 +:20E7E0003018750D327E0971D4202756498C6C40DC067365A5E16510471074E3214DDFADD6 +:20E8000093B8E14236F4089485CBDF2B44C94FB67F4F9D2B864A96C04BC0C40C2F602656B6 +:20E82000A0A9F3E7B3E664E09C5FF278B9A5C03941FAAF5FF2C87096921A790D6F5A6E8921 +:20E8400012894858A85A494672C9CF71B32D522B48B4187D2FFA02026B74127DEEE273EDB8 +:20E86000665D1A8F21CA6BBB1DFF011FAAF0A67C851F4B5304393664F16397F7FB2C96B4B7 +:20E88000D43383B71B350A9441B777ADEC8492AB45ABE4508F1004A639E5D2B800B3F2596D +:20E8A000F5886BB30B9C47857BECCB0191A663B4AC998B21B99751144652F14D74304F65F5 +:20E8C0006A06FD5065DE1B12331FF9A480E13A25E6210FB1219CB1A7D76FC7DB8E31DEFB00 +:20E8E0007B531F2B25765CD4A2B8155D75006451F9AB2D0FF04948D6DCD9B722C075D6046B +:20E9000030E3C7931E4EB0B6CE76B6181E7913069CD795E48C823237EE8CBD396BAF65386C +:20E920006723C9095AE50F457A472AB5E25E93D6C710178220047A1505C4ECA6B36F398541 +:20E940001AA09F1420E80B76E504A4FD086495B718BF9CEF313FBD1A08261D3EE3DB471D2B +:20E96000ADB78A0C4F2F8FCE9A97DB811C5D1362B022BA9F48095D259278B58187ED9E5B9C +:20E98000EC17B1B7DB341754916A3CA94A1D7FF8B6519D2F4761C75DF5D4CB6D2103EAE83E +:20E9A000FD3647E8439E6F8810ADE74510CA79B6CCA297B05D2613D28906F60CF9C052AAC8 +:20E9C00028C0EFDBA8793D2969C9224BBC159C04D70CFBB5ABAFE3745C5FCC0BC44C91ABCC +:20E9E0003731A21730C59A6476A66C02BA43D0A8FA0DBE5C5D4529ED596B8022F06534A993 +:20EA00006547BFA244FCAEA4461B9C86E6247C16209C82383ADEA626A7AA0D66512CA46792 +:20EA2000C4DF7C57FE6631318BA103BF217FF3027D47EDB60E8FA39392E12E398DCC0FD0CB +:20EA40006DDB91D8C26CE0E6FD45140EB26C8F6EB9BD73FCB837F1B637561445F88FD71BB8 +:20EA600074E1CD68CEF784C50D8C004CF65F87D96E5D7D1B7736F2B8D981CD4D14BB57EF21 +:20EA8000431D7E42F40E4A8E900035EA8678C59F2AD3AFE89FE44F6382C6060DF520DC92C4 +:20EAA000EAD3F1E3F70EE5AD8049FF416708EBF924379B9198FD2C1C642F3335FAB7D2B53B +:20EAC000F3A3BE06FC87153A19FCD538F0A247EA41854FF2273848580258E613311F38FC48 +:20EAE0008CCE890558AAA5C49A48ACB9D89FFD9FBD72840EB15F51092B11FE2A3857992E84 +:20EB0000048CAD705F1F27A27E7105DFABB3BC067BAEA47A3582F29276200ECB821A49A395 +:20EB2000B346F264F4711779D3EBC264A732B42EB9962239339C23FF82F130C2642579C62A +:20EB4000189522E9DF1CCA6A476E31AB5CCD692102200D5A7794A90164B5A3CE862AF672AA +:20EB6000BC815CBA48B09446AD403A40B12E5EED490A60CA5335F9A132F321AEBCF28D52BF +:20EB800098DE7766969EC3523051199EDCB3BD0CB8ECE0D315C06A6321A1BB5D6C35DED324 +:20EBA00032EE4337DCB0083AC854772F9EF2156171D1C038D8B38F32E825284BCD97171D87 +:20EBC0002CB2E9089212816A6F4ACDC8F84D4C7991E2F58938E8D38F0E1AE9B3452D536C17 +:20EBE000E3E1E252483AF7F53E17A937C5C7897C0FA602B5B1A9B9A79F034604C7DFE60A41 +:20EC0000F5CFF36800934C9126D0C154AC7EE6B7412E9BF75D2E6D947D4276F87C26EEDC6D +:20EC20006889FBFAF9B545EC4DDDFC3695D36A732DBF07E374E821BE32155EBFDA742B2C54 +:20EC4000A38588A0155B15FB7C4A3E4120F749225D8710799083C21C674DA6A0D9BBDF97BB +:20EC60000325ABF8B769D65F038B2EF7089309E657A91DFA47B25735F115ED28380B2B5FB3 +:20EC80006BE7E360894F9BB7D8878A28BC4495DAE4C652FBD8063AA0CF6193C064B16DF48D +:20ECA00097C52D3B97C44648C12F1B2BF58DEA1BA61A09C547AE98DCFEB202DC30AD6F6CAD +:20ECC000D4E8A0AB5A103A8F469C34EEF761EC47B7090BF7EBBC510366C90333944310550D +:20ECE00012EEFC2EEDE8A7E2E8AF95CC623182478E4994F58DF6973882DD7456C9F18941D9 +:20ED0000D8CB3F93249EB144D62277E6173D21C3896CC1FF8ACC192616277AECE7F77A17DE +:20ED20001BEF273A72D88D1927E22FB6ED512721AC847B4C41F971CE77E4A958D32FC99AD3 +:20ED40003A2FD7CC8A6495D45C30FBA2AC3A57A0CDCB695BC3AB13C5DBC6A2B9E3E3BBF13A +:20ED6000DC57A0D00780C7E6E7104B6D37240005597EB7B5266C6AD9A0FBB85DD5324AE4B0 +:20ED800003F71595ED5837CF3DFEECE0065C91F4F10A6BB8126021883067D400D3CB569569 +:20EDA0000DDA547658F56B8A2331519ABB79E25BF9B8761EB1357052890AC9A41EB5416A45 +:20EDC00092CD93CE5B63BB4D384166C9ED142DA93E65D8E0D4B4331C141FB9619A29EF23DA +:20EDE0007DCE919CD4BA49C4895A932A1B9F01F0F23CAD3D0D49E79DD702E2A4702B7B8AC4 +:20EE0000980FE47FC43738310390FC9C10FD788AC5E299DB6E57CA377BD5E2CEA4DD368E24 +:20EE200072F8C91E13B44DC96CE00C556993595F14D454B625CA489A75D3F6AACC539FB02A +:20EE40003523900D0F50CCB701F1E6E78B03E28E2A6F3F773D0D1716C986E7FD281C19F7D1 +:20EE600031440AA7D80071AFC7B46B774BCD772FC3FA52B84C5E650E35F99BDFDE97A017A1 +:20EE800057152924B8106666783EFC1343EC318D73F32E89AAA2BC6040F85C2D4ED74022A6 +:20EEA0007F4671466EEF6691B92A8BB2F5C3F4B797835C3C16259722CA667B04A49EB58C27 +:20EEC00077C8CD7F415CE1EF7343454B6EE39DAFDB6B1984F5D2EB9A61E740FB0F0462CC64 +:20EEE000B82218BFBC972169730451956DFE3BE4281D01EAD52828E151BC8688C1C321FEA9 +:20EF000007A253F0D79AD012A62F99983D7E353882390C97DD6C66B6DD43A52B071BC35795 +:20EF20009CD71ED7E8AB76060C8859926351A58A71696C629B32F9BDCC46EAC046811E75B7 +:20EF40005B63625F3186C1A97E4A7E20D494183437BAE74117287514AE16D66768DDFE854D +:20EF6000663E6FE629EF49D04D836A443DAA52EDFC459882A1FF733D8D28AB1230E9C56266 +:20EF8000DB727D8A99CB1AEC1A6073191E9E41EE72FD02C8FEBDC08BDEA693269F966D5153 +:20EFA0000BE7E03EF97C5584FCD85212EBE4A1C0EB185D3F696665ABDAA8ED59C8AF0206C6 +:20EFC000269DF5F048C99C4AC1F95DC17DCB17852AA835ACB0E7E540A35FBE826E25672902 +:20EFE000C5834615D7368332013DE18EF9774A058EFA8DDCD9E2149367BC111DB6EEAD3714 +:20F0000070397AB3EA8BF8DE46B53F5AE964C8EE529A07691D286C5BA85F2B659041B54172 +:20F02000C962DA6A3B50D6574E05FAD528650F34B975DEEBB3B04D5132F58A9698DA398E3F +:20F04000E71320B3D607AEA193AC7469C72AF1DAD92F9BDA2026C8E768A742F3377AF34243 +:20F060003EBB08F7896D7403B6BDCC4374F1A4B8C65D1826AF1D3FC3B183E3F42F5363C108 +:20F08000D244B689C5424CFD15B95A6F9717E0413385C070B108177D40FFD806D0CE9FAC2A +:20F0A000BD2C69A41676CD064F9AA01590F94C6FBA62DE9ACD550AEF2D515FE6CCA6A91478 +:20F0C00057244D8696D6922CD53C6F82E7E438858B173D62404CFD7BC96E1F0B36AF594802 +:20F0E0007300443B872BC7ADF7C1E76C4CF269F49F33A7D7C1D0EE7BB18F57EA5F1D35D303 +:20F1000015D452EC9A65227AFB74F8E7CA5AF22AB12D1649184FC0738CD6E42318AB117516 +:20F12000FD7B45C0DBC8B464A5D6E9BA2DE0A2644BBD23C365A51B3F42AAE0A14BC52F5711 +:20F140008B69BE2960B55A51C3AA4F821A565767641DD5662A9CD4F68DE6E4FA68E4606FF0 +:20F16000BEFDE23C65B92C0CA3E6BC4A4D4C914B953DBDF167BB0B60C0A2D7D7C631D86D03 +:20F1800011A09FFF3647BDAAD7232951F3EB0C434DFF0CCD9A7A2434A754F92FEC72103544 +:20F1A0000384CEC9B4DF7B92F29EE649A69D25A044A62E0AD4D99138AFA3D9EE5C516AD230 +:20F1C0005839E2DE7486C16465D47ECAD18E248C761BE168F20D74A4B742E83CEF73B029E6 +:20F1E000872C0A2D2A259455704ADD848C1866754F10A6961D72FFA5350C487EC5A920F5FB +:20F20000DC5D130B2F42AA1355F4F34BD9FAB52C74DF18668463C950E208BB394258362986 +:20F220009C0A77BCC5F6B1F092DBFE8753B3CA369F8DB318E773C7A3E83A24265D4B63521D +:20F2400058FF5D09D1EF3F4B1655C338C827558AB91FE9C0826A7A616ECA8AC7C71C144E5D +:20F26000E5B25185832D3E3F8B9BAE04E03FB9DFDD975E93AB67005D4EC90908C110F66C36 +:20F28000381C1E08E8D1BA625F3AEB01BBD42D93BA6537E9D5F2EA5F1DA8F2D90CBF1BCEB8 +:20F2A0006E1F8025B8E39F6E797F12F7DEC56C717588CECD835DBEF7416D4E8333579F7EA0 +:20F2C000CD7594BF8F42E1431513A938BBE8805120883FA9217614A87BF84978B85D924623 +:20F2E00019E3B78CA0DB2D61689B1E00581342F670F1997AD91401F151422195CB847A4954 +:20F3000041CB6CE6B80138DB0C0B7081B2061979656EF6E929C54EA95BD78B9BC522387EE5 +:20F32000F8FE3BFBA50E6E02CF7BDABCB1EAE076DCBAAB346B90BDB64F2563D5E964152B91 +:20F340001A6DF9D73EE20416196B7F3DAEF42328BA3B80916C46EB1FADAB298E1B05FBA65D +:20F360003C9B32C94FC77D39393D4E83C4B1C824608721E92DF9517F945066DCE3604C5952 +:20F38000F287902B3D0E53BB2F53E2D88BEC0DE7E7025B9D40F9334FF9BBCA6DBC9FC597FB +:20F3A000B6D70DB83170CB1031E5A4D849CFD9B3F7AE70E724F6DAF88CDD4E0FAFC47D04A7 +:20F3C0009CCB45CD64B04277791D0B125EB7F757641BCA5A131626F6FB407FABE5ACD3ED33 +:20F3E000888E10AAB9F4FEA4D97F203DF3FF9A136EFF3031FA46D490485C8BC81F41EE4E95 +:20F400008609166200407986FDEB6667EE1DCA8ADE5756F32E9E497074B3FCB55A86E602EF +:20F420006771449BFF863B00D52D4CE94E20EE7E1716D8677946082269D3FEF43EA72FC3EA +:20F44000BFF15C9CFDE7A4905DB78392FE1A36BFE161EE7EA3B7FD2AF2A34975ED2593E0AF +:20F46000439ACAA99A3FDA7F094FDE5F7F6EAB0A1FF33F039F8FAFE9907B9189F16D337C87 +:20F480005EEC61BE52B3FB9DE8844A87EBC8954A9F44FA3245289C101C4F1B8A4764AD20E7 +:20F4A0004CD236F0C3BB0DAC49FBC4F58CA141A03C58A3798D9CED52A76EDDF8B6E8498B52 +:20F4C0002EBD85F489975858FA662AFD3CEF0046180C426C89C5CE107A9628D12320014174 +:20F4E000ADDF36AF00FB1655567BF464E040DED996D286BCF9BD71A64D63F3FEE77DE400D5 +:20F50000BE676C1445DC7B5D08C91BE4E8F3F530C04FCBC20D392E46DF4CF44717D12B5E50 +:20F52000A42DD3E2FD8611EB719B3E6673715A924EDDDDB2C5871374657E3CEAAC6FFDECAC +:20F5400072A36BDFA154108B7792EF8F3D37E02652D81B77E5927C60FD12572A22DB0AEC29 +:20F560007162FC0BCC7F355AD17A2ADA446A8D5C8EA2E3B6B10A7B82F989ACD17CAE8FA117 +:20F5800075E79C239D8E7AF030D4A09C43D22711C00CCC5FBC2C90BA38A08EA03C6C2BB874 +:20F5A000FEE2FFE602C9F97FE451050E7C5C878A910C3F7799E64E5033B78DC3E1931BD801 +:20F5C000A0CFE0A9213EB5AEAC08BAD62264BF1A534EA2A0EBCE6422795E6D1926A6D4B1FE +:20F5E0002AEC6449127FB37926DC25EBB6B27C53CE892B3A370D271B7956E60834D6A2E3B4 +:20F600008876DB942C68EFBA5342674BB6B57BFA4A95F22FDB8EDA3FF1F7C2ABDDD94399B0 +:20F62000BB0E63235345A8AD88C25322BF4F9D5EE6275B75AF8D61CF4899E8B125584BD06B +:20F64000529FA33DB3AAC54D9764873EC2D264463F93CB1123437ABD8473271815A8FE88A8 +:20F6600085276AEB6CAB8A21FF46BCA0023E8474EEE45E097C6C252A20B6E6120BA8228B50 +:20F680001D0EAB25C8E00FEF4CEB9E33BB29F73AF071C916ACC82881E1C8AA05A0BE2F5F0B +:20F6A0006F108D69B84A751EDE5E80A5BC39892C4FC3F6C7F2868A91C6C142BF7C993E8771 +:20F6C0009751BE58260AAAE3A858FFB1BBEC3A9F2AFCDAA0A1CE5731BF1A33872A489E2DD8 +:20F6E000473F465D4C22AEB10B6ED03409354C6DF72427EBFE5369E6D23A5A50D863AF3300 +:20F70000C4AAC18ED18573A4F7DC4E6978211578D5037143D687384CDF7C564BB427EF5C80 +:20F72000C7398BA3F6D6221F87C121515867A9587F545D2464C643BF0739531A3A4D2789B0 +:20F74000094E9DE43DDC042C2DA14481351E3C94BD6487817FC4F0B7087950A77BEAB973B6 +:20F76000CAEBA13F99A543E8C2FD1B889CA0C5AD9DB2CBF384BA82B1DB199DF6D2C70F8549 +:20F780003CB6BB37C2F4FE77A4A9419DDE6CC8B806F1AF539A9E909FC67D597F2DF785E55C +:20F7A000EB075DBB8B84B7E4E90DFE2E33CB1B90B214F2454122ED008DF0963DA84745CE2B +:20F7C00059D8ECBA83C5F37471472B06E2F4C4DC176F46D4F2503DE4780A2128B4D2D91304 +:20F7E000FD6A6E6EB6DA18009CAC8E282C877C75A475E6EEF6D58C1CC587461CEBF106C6C6 +:20F800002D4F334EC8C956495C635DB25A8583F469FA0AAC25D8ACBAE6ACE36DB24439FE0C +:20F820001D466326D5E3375D1B8E071E2BBD889AEA2FD45CF6D1B0E0242F0B33F91EE46E1E +:20F8400029273E0641061F38E2B2097FCED7BAF75F099FC18C11E8CD5E0A1A9537F89BCB3E +:20F86000E1CBE4B856266D7DC3882C4D8D2FA9A6C8BFD5B41920E40465C8D252E0D0C717FB +:20F880007C2CF2E086F8C856E7656B4C48C86E88896D9CB0A6B8B97E378C5B41C13A58615F +:20F8A0008C13A9AEEF9A9596756700C5949458F02943186BCDC20376AD9BEF8967E943DB68 +:20F8C000D98A8E851CC224579A10E9BD75C70892B6B9F7E715391C0F77E1FCCB641400ECEA +:20F8E000F7A49C63B9295C7956D5AAEB0C1D9186A3A8EA3EFFF8421B8ED956133D28526FFA +:20F900001A553D37F17B883F1542D923647BADA0915B1899D5A175A3BCB2F4879EEF772C0E +:20F92000782E0DA2AE30DAB2B44B62D73803C8E66B004FD74B15DCE4985F21D31022EF3CEE +:20F94000E84D2C2835C78C902E0301258AD3E0356B90F17146360CD0857DD5BFA1E977E20F +:20F960007F9AB58B1E21A929A7D0EC794EE8FC73C011A1F7E0C9DCD47A2588570459D79494 +:20F98000968901E0014DD17F022747E4F1394D497F18651131F0863E2CAF8CD75D87350D5F +:20F9A00037457180C9DBF5E318DF1BE2718766878DF114824543486168655F3601D7C7ED52 +:20F9C000C6422F708028E546B6F0349A41ADF7586CADDBE96CA53111F72BC6C8436CB8D3E2 +:20F9E000BCACEEEDBAA948D56A9965FE8882D31C8266C022D3F741071061B076267284C492 +:20FA0000EC2426B9694C5FFDC1F1CB6D87D5D974C5152328E00EB873C141C679DA756A1B00 +:20FA20002D0CA88EC3559C782983436ED19A7FDFFAF6340503B72D98C6070B92BFF781F3C9 +:20FA40003DF8DF651BCE5D589374CF3D4BA85BB416C7B5A1B8CB8F4D4B7EB6D1E713FB7033 +:20FA6000A1333FFD55DC25F979B174203D6BFCB6B9955B660FAC188A44F05FE6E9528791D7 +:20FA80002417180944C116E09D3460B48674BCDFA1B4E0BFF726D487AFA3AA7B84EFB83E49 +:20FAA000A79F6154A7A65723A8F25A3FBD6B546666FAE5D290DE1C63CE04D95745B8637A8F +:20FAC000CBDCDF5EC99D9B381C5A8412C0957C2D5740A8C5449808A227FFCABF0FDA820952 +:20FAE000106CC72F564813F844AEFB24F269A733EC7DC1A784CFE50E747B5357C3481BBB14 +:20FB0000EA574B3C5EE8D09973C0E42228969A9EB6088E6738076B4E78F6BAA4802B450CCC +:20FB2000654CE1EC19D4E252221E2470103313F2FFD6673B3F2448C3FC6D16A21C808E4793 +:20FB4000472B1AC05EB5ACA0B2C8B57EA93C41CE5D3165C3606FF0F165162AB7AE9DFA232F +:20FB600072A47BF0E706AB4D29B970AD8253E1E8FD06D8F343620D5CA5096E9EA41E2E4BB1 +:20FB800034EA6BD0DC0FD926B326A0E039DBFA64DE09F1FE89D0F5F734056175677A98AB09 +:20FBA0006E7F1ACBDDD809533BC2EC03709F0E7BFEE88CBD8968DB8CBAEB94C6B6567D5E71 +:20FBC000C3B3D1A9944FE5B0942270750B350B5208336CEC4FAFEF69C8F1B17D6BAB7D869C +:20FBE000649BFA022C54860413FA8F3CC3CDA6AA9051A8944CFFB85C4267D11A7B08DDB721 +:20FC000053185E89F000A3DFE31608DE39BCD451E807DB4287C7388E3108123D4051C4B179 +:20FC2000E3B26FE8D6971DD9821820B9EC34D935AE64389E4CF4695697409E722DBB70FBB3 +:20FC4000802AE8F6412010693101978DFCC36E9C754F41550E6FCC81C86754F5D69070238E +:20FC60000471C1D6645FE8225849E5801483C872C8D838AFA749A559301146ED37D201ECF5 +:20FC800070C764A1EEF3FFAAD98CD3D16C40D6157832CBDB050EB82FFCA1922B8B2F8A7A9C +:20FCA0008EC33B8633C50B75D73050F09735964C288D8222E5F430A51DC156FE4416339F60 +:20FCC0003DF055CC5DB848B6F6467C50E4C21EFDAA6661A4E1BBA7B57D227B9EF0876E0C44 +:20FCE0006CC351C9A39C752A9C6592D3CF3ECCF05DA2A3E2E4BB3C753060CD6470B7959DC0 +:20FD0000A6DF61551185D4BAE23FDD520391088333FD565C24ECD641E8E60197DB1683181A +:20FD200086DF356A14502B3C8037FB007727CBA464B3DC28B95D786E4DE75205C5F9135E64 +:20FD40007F43B5CCCCD6963537BB5A5AE1F1DF4D1C42492E597D2D799CFE581651F3ED12B3 +:20FD60005CC2857402E4C76D1BF0CEA05E114F3D37A93B79CEEC6861735E4E5EEBDBFA3357 +:20FD800031B2BBF613FA34843E953E2374F04AF734EC2C0A9A9D01E615BC38FC54C6E1A815 +:20FDA00051B98D9804C162A34B237659B4F27F198B1F0828D8FF4EA5F2AE2D11897A34A373 +:20FDC0003E973E93F1C02973B7A7E6C8E71F32D3FF1E1FA04E708BB9919B80BD2D444F4AC8 +:20FDE000B22BE6F32C72606A5AE6F7C4BA16B3037994CA4458B2B7C4244877F75366710BB5 +:20FE0000F2313E7102C874D4E3F189AB6D0CA4190AA48F56F2616797388F6B7D3057AFF403 +:20FE2000B16B760C3CE0C9ADBC91DA7C6EB329DA1FEC0D5D27E5C97C0FDF478EC4C9075757 +:20FE4000156F85FE66A691917B3522036E50049B729C386E96A0D7435E7A4586BEC4978BF0 +:20FE6000BEE93752AFE534B1F7DA7F6F0BB1F11F738D65C4DBB177F3F346CABE7D84144613 +:20FE8000C3EC2536B423157D4DAF7918157D5037C532D91EA35E1F43611518B4ED4E6A050C +:20FEA0008103FA65852BD7C96051A576E87FB64B5239B2EB8A21847D66DAE2DE1D361C1B7D +:20FEC0000C5BDE26A798B1E6E58B801BB8A3CDC33115C4B3D4DFCADB6A6519DD731613F77E +:20FEE0002C73871FD112924789929477858A2EA61CF92A67C54BE48C49CB627654C71E3D70 +:20FF000080CF19579699FD8FB9BE9C0F9680BD3357A5B07FD97E10C775659F0D9908BC33D0 +:20FF20004ED3830667FF668DF63FC969E339DDF153122CD4728171649C632871FE1153FB4B +:20FF4000ED0F2E733F5D42BCEDD1675312F792AEEF00E401D871983FF6319F2960170AD075 +:20FF6000C5DDE96D2536F885D2F7E219300264E2850AE638F8C056C525CC8324143FF765AE +:20FF8000E309EE439503BC53ECCE98DBD5DE33682CA8CD0F99EDD2C2BB5F807F7B3F98D617 +:20FFA000CC146C84802B1A804D3B66A6B42DD946EA858624E945DA072F294555ABC7C57FC8 +:20FFC0005831B5386E8978AFC63CC1B52A2D761516FBFEE3B3CFA2FB55017CD13E98C8459C +:20FFE000F67924BDA04165BE005237AD87D03FE16FD023FDAF4A7633CB01994A8063E31278 +:020000040803EF +:2000000084950DDDDEEA20EBB1E3EE686A35CFDF0739B28EE776F203BF36386714A077A999 +:200020000C3EBE1D9024F04E227DE56BA2198D4A008770CDD539571716279044C509AD3D1F +:20004000232962AD7A5A4880454639EAA59D6D48D77984D0DFB2A97B9BAF389A1992D247CB +:200060005138FC2D2A4EFDF29FCE285F3A6A7318A37A36E8FB9359A20DC93E63CF07162FEE +:20008000BDAF3D384DE7F75C962FFF62773EE8A97D698205DD6FF0F475529011DEF5AF3BCA +:2000A000CA2A434CBB5F4111F33EFD5DF03C19FC0D70B7C2C3C82864A491F71F413D276F19 +:2000C0005CA875ADBE6E1A7403F2C52A3B7DFF39296B05BE8B79D6FFCB936ECC631F97CFBC +:2000E00050DF0D2916BFB55FCE137936A7E0A5B3AE06A60552C1D6F1798FE7A09384117AD9 +:200100003AF86D4FDC490CC51814B1DB1455480517068BB61F71D1ECE2AFDED21E16D5E7B1 +:2001200020744BDE13706E6940531A783D651C8363890B95E5CE76F85D55D092A51666213F +:200140006EAF63D39322E4E5B732547EAAA922E5A474EDD6F970FCA3D8C564C901A0B114A6 +:20016000FCE92C559B69A4F26F95448BA9DD1FB4451447301D83C90C0338274A33244E4B72 +:20018000E1B679F6A8AE0ED98259EF9E7C3C9113895DF00D97C1E6D797564A7B0B16A06786 +:2001A00054721F7F9C270095B7AFF8BA0E7357BF1E82D5A0515A9DD443B1980176218BE311 +:2001C000A167B7593F250282916C924BFDE2497BE7BF59E0045785EB33D17C8195EF01D0A2 +:2001E0000CB5C66BEFBCA3583BB0C79DD41115A28067AB8C57EE5DE176A7B2B4C3187A8D76 +:20020000EB9A1396AB576DA3EF9B6B3E0E91B67848F1222A4B8A92F5FA62DE745129C1D202 +:20022000C14B4918C23E56C452204DA42F01CA51C537DA57925AA76B56AFEDEF375B398B27 +:20024000C049221FDDB3B4C372DB8D37DF87D35A3963E82A7E91B41EE248DC0CE8303C3084 +:20026000902DC8706D34E43037683B001E74167B62EF9DF273E5E6FCA902F59290A9A6B8F4 +:2002800007ADB6E297F71035D219B543AAA8BB6C8C9E389881A7C06F30D6CD0171840F5565 +:2002A0006D0AEB9A358785F1C62711A87069D784D6E96DFC7E666C52C26216DD2062FA6079 +:2002C000484747ADB7E83BC12CF1FCC163782978BA0FD3EF6E3EB53F5B5340C89CB7D31E85 +:2002E000877840CBE66CED58AB83A5DDE2D8DBB40C42540B9B1AB90E64DE666E793C3FED44 +:200300009C5AACDB1E920195B8051CA1FCEAA5906F6A379DC749375DAF8C33D23E0F396806 +:20032000636BB3BAD5138702E33FD67C511C457F8D4268BAE6844E0A19523F738A4DF1CB09 +:20034000FF9264A556CD8F0AAC8764D54AD824850038FBF38E16B873DA052B13CDCDDB9DEC +:20036000D95A15893B318A64D1AEF8535AA31B6AABEC6D01D764E1C32268C388361D399C25 +:20038000C991963E0461DB0FA1CD799390514C6EC3F07FD3BFD5BCEC066A002C3FB3C02715 +:2003A0009E4CAE193F75BFFEFBE739141AE6CCBF5C48AD9A2BFB79CD86C759D6DBAEF75CB2 +:2003C000A5D1CE631F2FD6599E6F9EB66AD17C77464332329778FAB494E38B5337873DB1BF +:2003E0004CD688C97BA0B0A1E4B91F1A1EFCB1CB603C0B8DFB40C5913645FB0A9EE6535B3B +:20040000AD8E90873B4646E9F046B133F7F17646CB6C07F9C4DAC7D15322F8CC833037E9A3 +:20042000A41936C9BD0F9EDBF452BB3863BE0F8628018A406F2CD7388743CCEC6EBC098BEF +:20044000F3739CE22CC59FB670E41CE1E22A1FF79796F18933F4BA71578C363F21428BECD4 +:20046000C8B2115F6704AFE910F429D90059F18BB2CF81911CAD895DD8ACEB5CF4ED6AADAF +:20048000CDD7C6AAC1E07D3F0AC3532214B5A5D335C6ED9D91F9F73C9BF0909F26F87410CA +:2004A0000D63CBE327F56FE764E902CC9258325AC5B6E40DEECFE0D67C324632D396852008 +:2004C00035F30687346AD96B656A5659649E291029FC12DE8BDC8EFEE78515444AC95AF79B +:2004E0003E041330ACD409CDA490EF05A2FFF4C30216A8FE8B8487DF0988B87446FE9C626F +:200500003394115247CF60B1964DC11D21E53F905398DD8AD987696B4F26E0A45A4FAA180A +:200520007259920FC41BBDEF1A06BF8F7A446A73704DC6E523459DD6416BB9D053BCC81854 +:20054000B18BA2D554A879491ACD4C7FFC6D5A859DE3152AA96D08B626AE165A1556AD5AE7 +:200560003126CDD1F8FE29D59E1A2D659515FDA922BC317899C1E1D2643C1BF1CB38F85568 +:20058000A280DEDDC31690AA30CAEB61A48D928115FB50CB4F19D13AB64B73EDC470ACD32F +:2005A000E2BA7BF6E75A6F004CD0BC39CEF035F592036589DD527A252521AFC1A99EA9216D +:2005C000450558F12B6E7D4FFA4A8E979DDD5D8E4AE4339968F0163EC3EC6346F6F27B10E4 +:2005E000621A67D8939F74FCDEB400D4B1C822CE7D901A45E95B8D5C02A9A6693E96953DD6 +:200600001D04C869763CDAA3E3A44E903870C05AA90E8B3D188B7135A1F1E7ABC1330FF44F +:20062000A328181146D8BB808600D6529C99A077DAFBA87575331AE92DC2A30C8343818D64 +:200640003DEE4330D89B2AFEDDEEDDD8158A6D581D4A5828A13E3AB2578DDFEC64E23CE4B6 +:2006600007E85BEA6A53594A5274D347EF561F22F6A6E2268BA34752181504EF00A6C8EB9C +:2006800083489FFBA5DA5BBC331FED9EA18DC3DCED133AA20E365CDC0DD6DCF7FDDB365B3E +:2006A000035452FE71C84BECFD8EC88022A72B4373058311A8F19BE8FDFDEFF4D00C9E6832 +:2006C00054B8B36CF5C82C01117EE028C46F96B6140ECD88EA98409CE58FA905CA65A69A89 +:2006E0003A861DB317C1A9131167609B2C308105EB87238591BB33AC40F2D44D349E5D4C6E +:2007000097C29F8DC21D9C2C5BDED0037D05FBC417235BD9104F60F746EA4ABD256A0BCF9C +:20072000C49AEAF322A81B0C0845BC67D3806F2F57E5D6F3119BE02AEE48985951F2E0DC4B +:200740005814398B0A13659425867251266E2B15140E4888004B44F28D8100B5CC90C69524 +:200760007EF9A490F9359A2CF4BB31B3767878A53A526327B3BD3F8BEAD56ED3615FF67BBB +:200780007E0ABBFAD9FD169C02C41A001B5C3A4F961E4A1B85DE5FD0419625425083A50A49 +:2007A000324C81FDB3613D8856ECFCBDB6B0FE42941DF32370E4C0CCCFC3EE065AFE7E2D93 +:2007C000E90EEBA329807A0245BC525B0F19C23A4021AECA22A35CF26B76FCC4EE340622C6 +:2007E000CAB760DF17747F7AD0D4116445DBB3E469D29BDD6555166E5570A06E61B7BC57F6 +:20080000C4576C73145DCF1871988E783FCF6AA377086B2AEEF3CC983AF52923A1227695BA +:200820007118C67998B6BDD902D2499DA854DF12840C2AE45CBA24489E62B879E37B87AD82 +:2008400044ABD36B6DC79B3BD8BFAB123ACBEB6EC970FC04537F01293C01C0092A75B8C954 +:20086000F0FFA34138F9D888D59D7BEC6E478EEC9D448D9E87074B1CF8A448B17E4BBF8D61 +:200880007FF960E8040881CD019476E2C754525E5EC8F50AC0B2028E81A943EF9B36483BAF +:2008A000036681B3CDD38659E33F260970A499E074C697EEFCBE1C914DD5B31003414E4A57 +:2008C0004616A6F3F52DD7A4728A9C0B183290943C981A7B13D807A8BFD3CCD57D90FEB183 +:2008E00037C93D2FE6D24C4B2C6919E016E8E0858BC2969C93E0B555E38EE4F05FC2129A3E +:2009000097F9993F7E61731306DBD869CD9CE664D7E7FE6B69B28ED581EBF55480DB81B847 +:20092000CF96E17F444C2AFE041F2C4BFFCF803BA84068567719AF0E8499E0E10B3D0F618E +:20094000BF578C4FBDB0DEC474299EA9CC5DE0DD52CD72E62F5017028C0377B6E42E707A06 +:20096000C75E106DF8C3D6F0E11E828B159668CAF6BB07EE1F48023A68CC71FF233CE64DEC +:200980001274B4B650BB28A2DBC61561C2E9102F20AAB09C770E3CF9FB43C3556B78FDE7A4 +:2009A000C62B68C43B69635DDADC818694C4E25608E035C6E07DFF2B8E4C896EA2F3CC0FBE +:2009C0008E7A215352D3F80D2CFA66DFCC46698D58CF96CE944FBC93F999D8582226ECCC7F +:2009E00047BF9F02B47AA664E4C17C3FD64BB27189A3D7B5FAE8DA1BDA0B567CB80E04B9AB +:200A0000D76FCF148E41F50B94248D0621DC27B1A269ADB9AA1112ACDA7007C54512D39004 +:200A2000E6EBF6608CD1A97F566FCFE1F3B64F4A91F7BACDFB0F08718F5BBFF7FF9E838D74 +:200A4000E733A6FAF7687B983BBD7661A2DAFBBA5469F2DA2EC7B7545E6DE9DB19E9012827 +:200A6000F5D7CAF38F4E99EB6890BD6071278C5BB6C88E19ABF10AEE6E0F561D3F6AC91FBE +:200A80005D2CB58F99F90352910167F0EE94024EAE17F5BAD5D81FEE8ABA2D0C5B440A5043 +:200AA0006D450421FBF4E032F63F998AFC6D773322F56DC06AE6A18AC5EEF35C47CE68E5D0 +:200AC00003E30FBA8837112001DCB8007E8645CFA3E3F1D49343FF6404EB42B906E38D3DA9 +:200AE000655E056525D4FF5BC23B74878B5DE42F662A790B352F192B33F9A43E9F7D140C7D +:200B0000497E3DE86ED71FD6D8A185F03125875AD76847F711A626A9C222BDBA2449D6AC3D +:200B2000914FC151A5DD023B5BDED71C99C2F4A4A98D383EEFB72DA79DE04C76500A8E5345 +:200B4000CED4859151C12D59822C9E6522586EBDAC8DF2055CB081E62587C9AF52C1474E80 +:200B6000D48465E52A7173811297C35FFCAAD78F2CE4BB754CD8C400C2C3B2F4745D87B60C +:200B8000B7E65D9A239BA7E8E62522878AB29AE2157DD69BE2D67E5840675E235CA2F786D4 +:200BA000145157A15CB171ACD91E2D9DDF5CFB5AB3343E38C9A8A8E8E57B3FD58C80C6EECB +:200BC00049257497E05089383EC69253878DB54ACF093EC6B39FF3B26B3EDCA5DA93CC4336 +:200BE0001ED1C774E9AE75CE546688950FD61917EA6EE1A2BE7342135544580488BFFF6CFD +:200C0000B186EB35024CE57239EF0834BB4851311BF9A78E71091EBF602FEEDF0D175C1261 +:200C2000AB982BF9CE42D4793AECA657846CADD824AFBAD7A1AA57DF748AC9D258FB19E589 +:200C40008117476AB07E0319BD6B76D465E67D199D9B2B6E868738983173371D62F7813DF1 +:200C60001F4127A9ABDC9ACE74D5AA243B25D14009467B7C8A1736C71F2F25DB85C90A4AF9 +:200C8000727A6DB1FF2ACE384360A4065A9E47873FBEE01023E3728501021B1577AB044382 +:200CA000F0ACFB5F680DD84100C210A1AB3E69C749D0BF5A968A5DB8F5FA0F6CEE33B3F58A +:200CC000C305DF2A3362820265BCCA33CC55E4738C2F7C42EFF9998BA367B2AA9008156D8F +:200CE00083E68C8EC971426EB5EDA48CF3B775528A036C558652182D70543F1797AEE3AAED +:200D00005A2B811F1B4A93076F4DC2327767C06F11D1DA3E4677360ED2E8F0DE21F54965AB +:200D20006D25D2AA77361F8DBF16C27FCA67196242AD3F68172F66AF1BC2493CFD2DFE58B7 +:200D40003FF26BC4E72F0132A694CDA79E7981CF58F4128E23B47448AAE5C809F8A109C193 +:200D60006798293611448C03791C1858904989F7CE592CE5C0DEEF82EFE9250FA2C673168F +:200D80000F45EE1A24E4F5043C4586056219C90A7832B658C0EF188800214D520BE614D2FE +:200DA0001166774E688D92481B75C27F43EF597AFC46BBC180A5F4289D3CBE241563DEEB57 +:200DC00036156B07BAECCB34B13E1A76AEAF66980057B0C9D8DBA97D052C5C36050C38FE24 +:200DE000183893C83A55D395A72AB69C02BC0194724D7B178432DE013FF22398B9D88F3CAD +:200E00002E5F594B62B8502B94A776A945E1021385748D00B2998B38261BA5FA737BC693BC +:200E2000C2F0DE8E4D2922CFB4AD30D6778F5D34DB1ED925FB2570C9D8A62402D710E83B31 +:200E4000E1801EB2ECD4BD446E4C1C62C9099D7F8504AA657D87AD028F427C4B215192CFC4 +:200E6000B1FE17A940EB2478396F31D925F35BEF394DF3CA02A564D61E5AB1C1FDB68C7962 +:200E800078CBE4A650A011A3D703B3175F0761F1BAB1F201D342A89CEEAEEBAD49D1B4AF1D +:200EA000B71A8456ED9BA05E1DC321BDCC7761B573E2D7EBE9B06A010EEC0CC152A73DC50D +:200EC0001367B7A2C51A97525F556DCD6E8227C0970AEDA61E60A9C36088746E93487A8CE9 +:200EE00088397A32B8B000C55DA60FB7218479AAFB5154064A355FC986DD343B82FC0A66BA +:200F0000FAEA386A16581B7B38EA85898203EDF97AAE5F406DBBD0572A167AEBE4ED04FB21 +:200F2000B484AACB3C19CB75B0C93136A31403D72D3517AEE4B74C1A474EA6B222A4ECD95E +:200F4000A032E34706666F75467C2D7FDE7012ED39BFBB7D938154287FDA070045F954F0E8 +:200F60007EB1337D9F31F609C997F5556E0E306882292365242B418623A05B563BD00FA48A +:200F8000C012136F06DF586A198601BE085BB928BB145B3769FEFB297F1356F109646233ED +:200FA00053B070F6438C62AA0321D8542CA6C9D0A50008B4727B2691869DBF545DD52C5445 +:200FC000A01055A9FD5660F6D632C9F742991C36ACC91EA3AC20DE8F28F03BBC0C7299EE42 +:200FE00062712641A75E210E35550F1BEEE9FCFE9D7E3E0675D2DF9F42DB9AF4B67BBDA69B +:2010000042E70025421C07E49E69ADDCA80BCA0DADC2F8AFCA6654A32AD63A35A0B4A0DDA2 +:201020001F06FBB6CC68379B5B97720B1EC5F96AF8B8379B0D05B3D3FA52DC38E9599DB511 +:2010400096D9B009A5F65AACB0A7F2CB3496A51BB1AD22768F903679CE089F9D42FE1B1DDB +:20106000BD1B7AA048F74D975205A42A5E4C2CEBAD59DA92B42DE6328A556771B144A47D3D +:201080003DC1F06D10C23D9C39651A01BF7D3DBD2C7106213C333746556A1498E58DE8F3F3 +:2010A00071E82026833662E20F5459D67332CAACA62B84CB084BBB17BB4E2EA81895B25C08 +:2010C0006C85FE7EE3B8F51FEF77896D069C76A2B69C12ADEB45EF5530F9C884EADC75F3B6 +:2010E000937DBCCF2C1428B550D6B44841C64C7FFE11891FC429F1EE9E826A4BFB66DDF1BD +:20110000221D5A6AE144501C587C92286DD7274C43FA2A6A9FC188E18ECE60572E6D31EE8F +:201120009846D7F72B398930BDC10D28921CC9EB85D270661B246DDBFAE3469717AF7ECB54 +:20114000A0812573D8D32BA7F1B2232189DF64886975814615303FFA0C6A70C4DED34C163E +:20116000D9DFFD386A11F45AC70A967C91D475A32CD495A4EA4289F7145E857CA50DBCEAA9 +:201180006BFD6C6C648EC34AF2C8E125064C61D754B34DA16E1CA9A5EB4454E17CE6FB86B2 +:2011A000755541E7E493F8F1D8CF1E2276FBF873574BBF779E9BC0D0D72B08FF6C5F98C647 +:2011C0000F1389DE543A595989F99E05EE7D0CAFD56B06AB1711BB51A1BDE2D7432EF9C98C +:2011E0003E2826F5F291389A6FBEFC9DF8DF8F2B0774CB841619C28E2BD1CE20A81C9961D1 +:201200001DB2EFBA72EB8A9F08CB5C1A139F7FEE575D0FA174B5B97A9879F6D7CB0BC675B9 +:20122000A04AC9AAF4074ED4BFD6D0504BBB2A3ACFDF397A92A02AB8ADADF5EB3AAB572802 +:201240006F5101CE33E14973B613176354A456DFF6FE125A7AD9A57435CE0EC8D5633CECBA +:20126000550728C0FE738675892799E6F1396E9EB7196690CB0DF33F7CBF7D9971C53F9B28 +:2012800040800BEC3F8870D4B783A105E8B90E6A571FA82EFE9628F4D7DFB01A37CEAA1D4B +:2012A000249D922B0C66605F3B05465E2AEBCDF5C3DF826B2931EC56EF5C9B054D6D1FD6FF +:2012C000E3A5EA989D9FF3DAF79679B78B1D4B11EA546CBF7D348F8A9A4FD39AB78EA94E75 +:2012E000D24FA19077A4A18C9276889AD3D2BD3D522B2B5FD348A98293E66070090FA765D1 +:20130000C32B9D527EDA6C88A9D8EA8037AA3BD3FE1CD56835FF6360A0CBCD796A1DC38AF7 +:2013200047F89CCDC83B9769E1A20A120600DE05E906FB8A36EC07B85C4A0A5F2FA56CF2E4 +:2013400049F71774ABB2DBE12C8CB7770DCC227CADCF1A97DE3592B772C77FC49D920E6C9E +:201360002E3526CB1E3C96C8672592E30041C9AE2E645D2F99662C4D4CE40FFF78C5AE24C5 +:201380001E0D6531875E118E04637C02D512EF785037B75071EBE2A136D0A33D613C86E47B +:2013A000BC3A3758B5BA8EAE134C1821F8C3ABC6DC47DB1EF7763128CFADD14DC3175E94F1 +:2013C000C456AA16C01A1AFCCC27483696FE8B613850B43924580EA98761D96A6995AE21B2 +:2013E000CF9C662D6D76800F3E075F6F3EBEDB5E54690FA446B40B29DAF2503DBAB3D9599F +:201400001274B2F93F3D8E83BA544978D36557A20B2CD5BDD994A8314CF762AE63367A9306 +:201420001361956904E6A654354DA662B91EE08E4689EB37C6F7D0A4B41E180139C27630D9 +:20144000E51CF6F7824B90F909F1D2CE206EDB6F5B8AAA6621F81431C7E96DE9056B0DED13 +:20146000B2AA3E38831965C6B9D8EA592038262C5747A54529B9D26B666CE713C2DF8D3381 +:20148000865E5716662BF379BF30BE4E58988D2D910BC5C859BACB1296F3574160E1C249D3 +:2014A000053EF4CB9AB1C41E2C3DFA17E6005785B438208D8A870B82844B9FDFF588E97265 +:2014C000C449AE3388BD76FB24F5319F10AFC7C6A61DA5924C6B920ED9D1F72F4BBF09C43B +:2014E0002B0307E1A0455C61168EE01B2D34B0F72225B3C7FABA9714218710A9F7E0F14FF5 +:20150000FEC255B567C250E5B97CE3107BC6D1D14BB133FF5A2A4828083A8D580C0FEF55F0 +:20152000B5008AA449576BFAB8194AD879C87D78F97AEED9C8C8268CE6F3A337BF1C31BCA3 +:20154000FA4B9A56F40B2895288744F36BB14EA64727B06BF8D726458A236C799C713A67A1 +:201560004A90C42936DEDF19D6ADEE5B48ACE31AF225B319837D7CEB35A27488B6CC4DDA15 +:20158000F4D6ED032FD82588E2AFC85CC52E6F6E44F3815A9255770CDE3DC8EE130B7FAFBF +:2015A0006DCFE6ABBC978AEA3F9462B9055C43049BA633C31BAB65F32CA4EE6448395F0B9F +:2015C0007E327049C2BFA5058F742C1F764228BE366D49AA640C258131AD462D43B03DABB3 +:2015E000FCB1F3222C92B4325DCE3854DEF675ADFEBF473873F6068F73DF7B50EF844CA220 +:201600006AF8FB1A719F636028E4969037B70560307C9545E8BD111F3C91BEC81D4470027A +:20162000EA54C78D15CF093B057EB47CC293F64A913CEC22195DEB94364DF8850228EFC7F8 +:20164000DAB4B3632058A3B3688AC0F117E290494EA24CC71826DF43968D19B73DAA18E767 +:201660000BBFB0D527669072D5FEB5B88AAE23D17BE280647C5E9A3C56681E589FB3FFF4B6 +:20168000F6DE29F02E20A4C484BA6FC51E7E047A27B4D6646A1D69E86676799180019F76B2 +:2016A0001AA123B3B1BBEA0611461A9B5DA7FDE214310698406B4BCA9ED967303C7B3D6445 +:2016C00015569185C898F289A434C554EBFABBAFE886DDA3E1A516E84DEA5730352189D38C +:2016E000DE3167E01263217EF3BD1465716058B2174915E2E21F7B1E64BBD81F5F5E029A1C +:201700000802DCC0B6B50609B76047FA23AF3B49B6486B5FA5025D09DB04E6BA6D2B7A8A0B +:20172000902B9959253E4BF15EAD33F14802D06765B4C00E9E7347CFDF03AAD63EE96D7534 +:20174000C7606E155B049435441191E8175D3484CB90EBCDABD75B184CB0CF7D888C99A61A +:20176000197C964D50DEE89086CB0D7406A71ED90AE2BAF9D277717AFEF9EF1ACE182C46AA +:20178000397A347EB0F9EBFE0C24901FDDAEC18DF8BE5EDBC11DA4711F0B149856009318E1 +:2017A00077D83028925AD0BDFB18DFC16D1AD055A7D66C3659F1D00EA082490B62C986A498 +:2017C0009A867160E9DBF5A256124F154F9D393C32B9DB18ED99F77F6F4D381C0125D66248 +:2017E000D776121E6A99F5C51A4BD2C69764E02EF33C40913CAD3DB467EBD18F99C424702C +:20180000DDD73F10C6D5E8C42CD6E9A885790A4D63A64E058CF8E01C633FCDCF75C41662CB +:20182000CB2564DEE342D53DF29C7B53AF8B9F7C6F382A549D20265ACF57BF084511FCC12C +:201840006E3D8F1A134C01F72F76C45BA01C6406AA77D3C373602DFC0A2FE52FC108B6363E +:2018600043BAA2F4FCA7E3FD3AB96D8DDDDFE8FC331543AC4B1A2FCA68BC19CF316CB56969 +:2018800066777F16E0F170A9110E4D8429BADE27B46619F06904B1FEDDC8D4E1DF2D4330FC +:2018A000AA6CFCAE2DA880BB7AE23247E7F4419D8B15683FC00CB7260E60744698821B215C +:2018C0002ECDF9E65D2EAF797AF78DD1B6B912675D4BDFE9B69430EF4A05546BA348C80723 +:2018E0005A10F2322A2E851B932B6481B6F37FB9894D6089933D1666BCFCC9FD94BE5D1096 +:2019000013F3EA4B971634459810909CEBBEE0E5B9FA0212F697C5F710DE154A755CDDCC4D +:201920008CB819A7EE1EA51EAF41F44F6EB510417BF01C09F3E59DFA58BB755C3938D524E0 +:201940001470BEE5EFB63B0C1B88361EEE5BD62D7FF2D0B406A4B8780BB67D2C57D184F755 +:2019600009DC7A6E2254CA852BAE6FDE1FFC07AFA7299B17DF6BD03DDF545A69BC36B9491B +:201980006AD1B0B03A3C93AF89BD0BB6EE0AAD04CC9E84B8BB0CDF2F0791B2B94603B58642 +:2019A000052C66F2DD55EC17DC6CB06F2CB90D85A527EBE778C5F92BD0BDF18EB7F2601C5B +:2019C000771FE37AAB0DE120A5B1EABB31065CEA6758E923BBEC90C736478320861DDA5B22 +:2019E00009E86E187DE04214A65C78841909B3FF47916BAB419D0580D7E8F335C97B8BAE36 +:201A0000AEA68631FF9CA2FF8F8C2DCF3B1FA334427A33AEC46446C94C823E7F9CE300F861 +:201A200028CAC16DF7F105F935E61E45ECEE4DBB1353E10D4021C813A7C7E753F5FCD43A09 +:201A4000B5366BB8FD8663CF99C0D895AF1D702901D4596A82A7234D416BD76ECCD91A06B1 +:201A6000F9B7D758B3AD086B25F1E8C6D08F20A1B82A09E1058289DB298C3A45503099E7E5 +:201A800087EF5CEE323C1DDE01D93F2B79DBF9D71C177F68DB87E77AB5B36A2BD3E945B327 +:201AA00050CD50927E70092153DC4CDADD1D1FE8B4C239FDC55933EFD14F7A14E7ABC616B1 +:201AC000AA55C34F98F38FAA4B20DA41A9511C46DD02F4A3B6CA3F3CA8EDE426D9A93F91ED +:201AE0005B501FAECC00656FB7359E204EAD2607BC15765E8B5B55D5C9912A319756C94498 +:201B000023CD1AE2DB7B8CB21C41F4AB1E465964CCA9FA4B1F5C6BFC64CF8EC8F660DF10BE +:201B20005521898AFE5A5EA90E7961830CED1B324BAAD10DEDD4DF6261A89BC9F7D88F1359 +:201B40003927B855FF21FE928091218E1D383C22BE461859AD31669657A32B265CE72CC725 +:201B6000E38BF1EE4DAB32D7D02C40069CF8F275D2CB5E30B5AEF853D54BC729703AA55E44 +:201B8000D506E58DCBB7F6BA06A82527FFDF5DF8E15EDCF884B537940F9394F859C0C3F781 +:201BA000FD8F43EF0350A8E99FFA78B066C932AE908C0F3797B155113F0A172802D790E0D2 +:201BC000FBDEB7A5940199EF688EEE0FDD0B1B61DB48213EF4F9AA478857C75EFE2562BDB6 +:201BE0003EA97F0054B1BDB099F00008557D828CA69222A46B1F1C82DE23FE8F6F9D76E482 +:201C00002AF185825C259181BDC1A5E7EF2E5523C5EAB3D2F77224FCD88C48EB76B27A6515 +:201C20004373BB0EB87E42BD611A28D106D288BAE8C125E8231F4455D3809DD74F796A1CBC +:201C400090DD34C11E3CD3B1FD70FA23339453D5022419C3AD2A16F48F231C714AC62B1F4F +:201C60000A28BEE3B07BE6539392C5DF1EA8A60A63AEA8C639CF18A76AF155A9640F9670D6 +:201C8000C591F3D164A59D2C1D8A08D8C9B55A881BC080E20AC6D7E5DC5DB527A59B1152F0 +:201CA0005A0AB7150F4A56012EAE14ADEBBC27EE2D55DA55B630E04FF8758C11CE37020014 +:201CC000DE31ED3FDC1CB7EC5BAD044B4274D85F5B39088202CE8C8E0CC9444017B80B2E81 +:201CE000015DFC00FF1079C9CE87A4F479F3B10527D63A88A1CA834090252CD94E51BD7DAA +:201D0000FA62543F436A112CD06FF31AD5DBB7A9E7D1F1241C0273F588D6D40C7FAE248428 +:201D20003FFDF4BBEC9DD8D4D61BFC87EF1111DE3715BEF449ABCFD873F2DDC69CADFA9AA2 +:201D4000286C7D08D39F91BDA5AA50E51EDECEDFE8192685F3092ED95EE40B5547ECEF5CAE +:201D600022217E3D8F5F8F2578E847E587150EBF43A31FD15684F8528CFE67EBC981FDA110 +:201D80003DF5DB86C41C068591F7FB4AEE33ABC42DCC4BF23006605EA67834DC7AB0CE7A1E +:201DA00027B6A00A2FEB1097829D6CD724F3B4AB95A31AF650BD0BEF4FD9B55A444B65D1B8 +:201DC00019F4A3882F637C34497388C24A3B79F09BADDE6AEB94C863AE76C29051E55DABA7 +:201DE000138B698FCB388AFA143E39CBDA4A527C535C20E8F1F0B1F52593B3B7A581510C9B +:201E00002E5349CAB9AC7B623F509919461410BEE0B48B8EA0253385B6BF2B14C89B142D01 +:201E2000AAFA0CB612244AC399AC0528B43E9A3A5FB7DEF11C62DD1080537BF4835735A47C +:201E4000C825F3AB3A3921956171E45F05DF23B575DDF94910958BA44BC79EC3D31D011A17 +:201E6000B8FAF0EBA942C4CE400B62859E163EAB4341D5ACB40E710A12272B897BAE9A5245 +:201E8000B3A75DD8E463C8CB5C8E0A30F7325F96BEAF99E4CF402CD526860EE31EA4827745 +:201EA00088DD658FD55AD09DE71A303CF09E5DAC145E1863A58D761BC3C812EA8F4DB2BDA7 +:201EC0000D2F8560469F33D1E638C0B2A672B545CCF8104E7B5D0CAFD442C2EF5A823210BC +:201EE0009AC4F0A688C461C7455C742D38B7DC13AA832391BAA09E0036C222126898272707 +:201F0000AA4448F3763F5BC8F47261FF6CA056CEB8ACA45EC1C70C367EBB4B23F3199F55F3 +:201F2000A2507EC325119DCCC3C894E76692DA416800174F609E7707C4A168118826F2A04E +:201F4000BCC7FF1AB0039CE6A494BC542F2940EB9C6FAEA4653EACC89470AB1F82B6D2E1B8 +:201F60003193E640F34DC8C55DDA30EBB872E355354428E57F220FF70FCBB74173577E525D +:201F8000F076F7A6EC02C8602910D07BCED532563D828AAE19F71FE849E02D4B5A74A53225 +:201FA0008EE55BF37602500A04E6F298EAB5489C2F4C703D38B52C0DDC953A6A725AF30570 +:201FC0005A68FC35BC19096039CB49D8EEF4B35E77D693CBF9F408A3CED547B19F22A5C8AC +:201FE000071C4FB94A5AF6C07E89A94A10BFED3CAC342A72E2C8DD2CCFD6491DD9C29E0BEC +:202000005DC9B01AD4A74CCFC76FB78A45A17F8A9855FF651AC5EEF0DF425A24BB6A242BB3 +:20202000AE8AE9B12EFA8F24A2AD2FDA8CC401288C118E29DB90DBC0611C86FD59B249B6BE +:20204000DDF9CBCD4F9F8BD63B2EFA45B8A002E330E70B0A76F2355C318B5F0933CA661B17 +:202060006A32F99608B1550F985E315C94C9528C13290C8A644FCD899F8AAB583F8E66031D +:202080006669F58C871F90AC367D01A271FB70A0BACD08694D30F96CFCA17FA9C95431341B +:2020A0003F7BAB2AD85E3349CE874E474A71932BE13442AF57D8C222FB034118A6A2B0D242 +:2020C00036896F85B23E49EB5C138721850619F3A55513AB5DED2B77251BEC53DD153F9790 +:2020E000D96450B44DB64B07C7E6BC09EDF0EB410D7D0B98501AE5BFEFD172EADAA5B4F055 +:2021000068B2A5F8BD60C371B2C636D027CDE1BCCBFDEB76EDD1C353A3A3E728C9418CE3DD +:20212000E1A7AE3080F8EF2786BF33216DA40F6CC9E0ADD09A2BFE3729DD36216F033975E9 +:2021400023C1502C70E0ABC78BE50D7947BCAE414DBC93256A8F090C9ED2F6956941A20E51 +:20216000A89594B12D79575CB9B5070B5CEF3DD7E4B11EAF308A3D64622B4F03C53EC5C37E +:20218000F0393C765A12F998C68CAA0BCDB2E5CBB64AA84E22289B8FA60DB8715DB19A4EF5 +:2021A0003EA1E557E5AB14A9BBAEA47855AB5FDD5F37BDCE0C1C892FE5D8A74B53489F56B6 +:2021C000C9CCBBE5AC3FD04F8D25A0403F75D739FE9DC78F86D1D33CB3934ABBED74F4E093 +:2021E00068120F687A9CA6D8FBEC070F3A4F7AC9C25526770779A0E760F5376F02831766D9 +:20220000F98DBBE4DD210E1614A79682ED6B71C9089E2D29B2F2A3DF6F857210CCDF7BD77D +:2022200070EC1180A039851ECFDA6B21B44037296BE25625509A7A3385A9DE6EE579A09C39 +:202240008D8ECFC64457F27C9143A7E538D9A798CD1B8D8A1A8A5E3EBA2B127AD9AC337637 +:20226000BDDAD84E6FDBC23BAC7CA2D819CA0C48DF4027139F2B7773CF7628B6F5CB7536E6 +:202280009B2A60EBDFA0A129BE9B3FC8A04E2D3F16C13D8F476F959B02F9B57A2D60F0F506 +:2022A000156671FA8B7F2FDBA5DD1819C91E0441A6EF0D7CCF5E5A95A3273C68AC0A43F9AB +:2022C0004CD357A6707524431446D89DD6E982A44AE19F6F6D7B1CCDFB51E2FE656AD358B2 +:2022E000D4E17A3A358C5D45EC5D10C58880D9E7EAAF74F2C8B5512E30CD96B844A487294E +:202300008C63DFAC6230B574C4AE399DCE3BCE80D1E224CED987C602F3121718CA086C1199 +:20232000D64BFF17AB75E9FE9D346F2A948F96CF6CFC98E0BB1FAD8B38D7312227FB16CF12 +:2023400028BE2817D7BC484A1B7F648867BA4F3F1779B8AB0EEE1D0FFA12C7C31A372F12BB +:20236000379D38B6F75514E48E23AEE6AFE43313575386CD60C6A3CF0953D6607E0D2C94C7 +:20238000642EE4BA81238928127FE564E7CCD5ECF50661A7A355AC1505266E10B314C4BEBC +:2023A000098C68411543F67F6960D713A0DAEDED7A3DDAC4926CBEA97587C15A8A28EF3D5C +:2023C0003FD001C28711BD87BDAAA762A8EDAC5803BBA9384380D5AFCAC93292019F95F8DC +:2023E00058CEB5EDE0B4BCAF370194372A5FC5B8765CB6083577502F77A2748DB7C95E9CBE +:20240000114DE2DC24A4C07FAA775F5607BDE46F712E8691CDC8298A111147A654DF6AC63C +:202420003B9D504BE3C043407675681AEE2A73607857D9E24D127777E1DC74AAD3659F6AB8 +:20244000401ECA17B047913A98E444EE19424AD884280D47C027F9DDCD20B01B2AEDA10320 +:20246000047136BF897CA61A6E9F41B3123596823BDC1523F8FA870E79C7455690095C2403 +:20248000C082A664E27EE260B31BEBFAF3BD4C0012E38E203D52B478F83CE9722DD838C0B5 +:2024A0006337DC10F3137D329337D4C708EE2CAF6D5CCFDF00463E5CF8A180B4B420878CA0 +:2024C000AD701938647D3B1E7176DC3B652EACB938DC370A816A41D3BBF05AA3965FDB4151 +:2024E0008AFCB07C2154B8D8076DE1CD9A62BCC3BCCF9F6CD2965A0A2CA6F6EEAE829B4F56 +:202500000F4209208B512C85675EB52B941FEA755839F276FE270EA68B960BAB3E74307002 +:202520005C73C9E88648A84594F001AF0FC023339B65CE6E9922C30E1DD2A4A5B05911BB32 +:202540000178F222BDC7DC605497A08A48004D369759ADE6311A6243B9B5275C9F44E635EC +:20256000912EF57597C09872ADFF6339657DC036D169A2C9A47FAD52413670DE30CE504196 +:20258000C7FF64C0EC7D091CF67C868D747EECFCE27EC71F5C05EE8A45DC1A79C987A4A4F9 +:2025A000129E8A791F9C7610F5F10FC8C1E62756872AC9C71A81325766F3EA6CA375FDA479 +:2025C00050433246DC04A741D4E788B90DD04F54927E66DC88095FAEB0D4E4F3B2C419369C +:2025E0005F030E7D44A3F16D3D05E5FF70673FD4DF0FE55BCA08F1F60AA4CECB5E18EDD434 +:202600006B18858B5E8043D7B96C980417EFFDAB022435FD32A79B54A040CFA773A404AD82 +:202620005382743B53C576CAA3D8CD0BD84CF5C39937DA03B1B35B67DB3EAB510C778A5446 +:202640006648CC7F4B4B23FEAAEECBB55B7B603F8209C0921225DE1A6907400884A77A9143 +:20266000900E03D36F879AD27BD83D99B7428D70A426650A664362E7B6F1A40F8BA83EBCB3 +:2026800042D1EEFF8D666BC381AB1DE8DFD57BBF9179CD744B2B8BCA539463B6B03BF5D331 +:2026A000C54CDC83B66C854DB65E39A5C5F89870359DDE212A8F8D8E623C6C2FB2D96F4ADD +:2026C000F9D31CC209BFFFE9F13E33E9AA442C95BB8E6EF8632A9B4EEE0005C667BF3A9BCD +:2026E00050C659EF9AFB9DC7EDD19FCB2932D1EE29BACE16AB7EBD6DBBB1309EDB8D38BF8E +:20270000BF212DFB1FDAEC014C7CB70D9A88D3788A151690BA662EE91C79F14C188383D98D +:202720007ADE37BD2BE832BB1CDC4DE3B2346E414778444ECF09D4736B848E05481AA85E36 +:2027400086D0A3898E622A36F7E8C65D19B47A8676ED5EEFED61A5CB7E7FFE044FBEEF82ED +:202760002C3B8EBF9BDE63069BB41E88AEF55EAA94683193AF39FBE22D720967AF1193EC50 +:20278000E1F0FA17B7692579D59DE8C7F0CC4E91D0ED0A2F1BDB581FA1B1DEFD65DD116595 +:2027A000E7518D78A11D30DB945BA4EA7FBAC7085A06A60B7CB30D595E2F9B031DE96CE16A +:2027C000CEA3206EFF9EC24819FCF6440E41503507E387DD299245F3574D1A75FC7919DF4F +:2027E0007CC693FBDF578D45631BB4F10B749BE9646311366F7A116BCC2BCCC74E49992688 +:202800006AB7F7F5684DE241136413B23B3FC0EC1308A7CB3DB23DC8C28FFE0B97FA2929B3 +:20282000D066290A0002FAC600B44452FD546C996CC396F428ADD7508409A906752D219B7E +:20284000D365B26A2D3DA1F8077302A79C3E8C35B143E9107C44FA44F2BEEAB51D8869EE2D +:202860004E10C07C8B2C8A09523AF2D489C18E29F858AD481156782AB1C0046A48A84CE8D0 +:20288000619F40E754BFBB65D5050A8981A54CAF1F5842A68824B34074951E7DECD36D4A38 +:2028A000E857353324F1621643D8417CD2444A9C53C2900964C7FCD6376B7713709CAC2061 +:2028C000BEE27341D48C42DF2AC2F0C2C0422BF78784FF5E5A0519B2D2AC3F971EB9C56E71 +:2028E0001DD09DE4C61CAFEC435CAD717E58C5DD96470A50F7616D65BEC1C21FF47BDE9119 +:20290000A6F8333D457C0BA52C0FC74AF968672E3D8A1D11B69BBA6001C7BCDC924FE8FC71 +:20292000244690C188ABE6E89282993F3F5E2673EB52EAD3E171D14333DBA0ADF5F8187C7D +:20294000E46A56D7881F1392AEB8EBE6A727CC08D6A8D2820E3009AC0B01AAB05ED4E5D4C1 +:20296000A07489A8924BEF3D61514E6E0B6BBFC7EF80132B24C55AC127458E737863FDC2E7 +:20298000641F39B5C91831D00FF364265F266E3B1E9F8BF401D299D8DD08F2B65135E9129C +:2029A00092466B8D606D151BE302F10CD0E66799BBDB9B9E70799B2491AF8C9F59C395948B +:2029C000E1762C368F803C963FD7D7759C16B22325C203A1F2D7C41FCE5F56A3BB7018874D +:2029E0000D381C41F4550E788E38B95CE2B4D6F8D3470E7E79B21C145C05C5F9E913FEBC51 +:202A0000AF09B4BACC154D3ADF5572AC62FBEED45AB566DE4100CA7BE0872C56FB2B00E7E8 +:202A2000A0407E3562B9D8B7ED4D3DB8274C190037B2D182E25715C80A2E63C2E8FCF324F4 +:202A40004758FD07A2196B881F1357C86F91D74A17BC5DFFD53E4EE7978F6EB2BBEEE7D294 +:202A600046F8428F846EC96EA93299FA1557D006734E60A19DA3141BE925CA339F3231FF31 +:202A8000F385DA0CB946F8A7BBAF585C5CC41C58F83673EA58D333D67678C573FA5341FB1A +:202AA000D04F27362F0AE9F438D564D4891DCE6EBD7D0EBEF1CF3D54EAFA2429AFA666E139 +:202AC00004756E6CB6D2CBD06ED4EE94EF8255F43AD0C895740AB54ACF92310FBFDC343E70 +:202AE0005BAFD35A1BE14F2C531F5D92D012029FEE97B64507F4C6FF7D2DF5510283173543 +:202B00006E1BA5DBD8104234667498D0BCC87BD3C14CE958CCAD3214EC6D3AFBB3CFE962D2 +:202B2000C96D4E6469F9F4E41B433D6308E573C81FF11EBB27B3EA78488B564DC387E8D9A7 +:202B4000AECC85EE473E31D79A984EF59DDD6F8474FC11315AFD00F7626E6E3E84F79FA6DD +:202B600032C21D4668BA3E1F3663B096F351387F229AFB82695718FAA69E01C97A5B85B67C +:202B8000134412A09827475250F1EBEB81D66441845E2480B29B4ADF5C3AF8E1A7177771B0 +:202BA000572AFFFD3C483A35C6F70BA69A49CC3803919B79C1EBEB15A3EAD61C14B9169DFD +:202BC000D44820641CE49353DD4E09BF6ADB43F305A0546366CEA8080B902B980C3AB80F56 +:202BE0000F0D0C76B0F341DCA731AD576A7401CCC8B58EA74F47DA1A10C5E3DCA702F7A5DB +:202C0000FD06F526C901E5A758AC3B3A8C7F76BC35F29DD75812BAEB343236F12B1BC759ED +:202C2000ABCBA6DC43A376279EEFC2A270DF098995EDC57D08486A0ACC5848790051B18256 +:202C40009633C492A0478103A5A0600DA44D5B2ADA53C521DF25E94594B5B70FC5000E4754 +:202C6000204B81480F923A124C9C72917199085B54593461261A4C7D1B40452FC63BC1738C +:202C80003EC96AA1B503BC2B87B13FC0A89ABACBFC0B676E1CA841F4EFDF7B18FDC2EDBCE7 +:202CA0005949A9D4642C4AD71755419933F2CE89088E83C507A7C78490752F10919F9F0E8A +:202CC0005E2A546912CD868AAFC8A73BF35351B0508F7EEB8279C5A2C437098A6BE839223A +:202CE00055808758F1498CFC25D7206829B1F090D43BA042575D42065D855BCAB28970964B +:202D0000B78C48FC0848FB3D9018631047DF3BDCC3F5C307DFA652036F9E05E3D57133D4AE +:202D20005E2253D96027F7C898CD119D14FA229403920B077BACED2AC627DFCB097D402464 +:202D400014AE3E4C0FA93C09525D97A5A8526F09A951BC05DDDFC0895F5B0392605E792166 +:202D60006790B1B21475DA7F537861ABB514D582F58268DFC01770CAD6735B3A5396F4672F +:202D80009DB6F21813C3341BE2AE955D697C3F5C6A0C8436ED9FEDE0BE33457D858475599C +:202DA0006AF3CA9499C63AC5632C81C9B6199BBD1B7F0E25FC62991506DC01B3C65FE30A79 +:202DC000D99E7AF4E82E1F652E08BC2CA289EB026FA987C15681E45E8DDCE252A4CCE72DA4 +:202DE000423B35A3BBA1AB3F3A9EC3456A2964AED21C2356BB6954B4F46DA3FEF6E9D3B9B3 +:202E0000FDB5BAC2276CF363EA335D8EB7CB66C4B86B0264ABA4931934724F0E2AF63A13F3 +:202E2000F8D60EC5DC6161F9C6F40E63FBE51056164553ECE9A68CE1D1BEE6DBB9CF89A64C +:202E40009FF0DA6A73B416E9A8571AD6BF0F763FBA7E19D30E26DDAABDB97D072D0FF5708D +:202E6000209AE31AEFFA74DA6315A80F6B153136E84CEB4CF21F8B3DDCDE8E4B7C53DB9B32 +:202E80008D87D3D8A86693F3E9D248153DE2884726C42FE8ECA193B5D5F80F81FDE7F69735 +:202EA0004B82D076FA3F947E5599059B2AFB5ED3E7F5C7B6BF0BA61DAE99BF123B48462FDA +:202EC00022E46B2C6B90E6DAF271B6A1027FB61BFB552DF7235ADD206C3F7EF326C4DF6A51 +:202EE000AAB7155DD3702628B16360DD570F34D3A2457819AF219F926323BB0378A2A078C1 +:202F0000722DA4AB47C1A7BA96FD50C81EC6B4F08525A25EE941B0AA8745D9CCBF083C0B7A +:202F2000A9BCCFEC45A73E9C9ABF62D45A42337F821D564E8D99E1ED23D168FB311E714A36 +:202F40003D1B5217CD8843364206AE933E981C163E7C242A5A4D0BDBCEF3852D05D2171546 +:202F6000E6540F06D17624CD5A1A93F4E9540B3D4A3877F676D2B84247D605BB747B2B8B97 +:202F8000ABF19B583E79C627F90D05DB3C349C1775DAAD7DC63ED4F379FB3F8D774E6C2020 +:202FA000B22179B25E836AFE09ACB9C2415012238D6FAC19CE9496FB6267F899D0A7300619 +:202FC000DD7054A2760475C040DB503115439CA2EAA30864115137B81D7A668D854AFF1F0C +:202FE00051F00D8F432E7D22AB4406FCDADB9701995E03028A404D37DA15573801EA792456 +:20300000E2A0A6A3A26E75E71B25083FFAA38924A1B02EEF06032A762DA37376189BBE184F +:20302000984E78AEDC7C37C0E03FF92D874FEDC6C51625071FDD974EB5D61F1B8516EF5BD5 +:203040001E251A7DE163D95C885C84DC606DEB803414C28BC25DDE43DE64B18B8C4AEECAC0 +:20306000141FA5716E6EB13C8F8F3CACE80D77DF1E072EEEA9C075DE35454F2BA21B522AC3 +:20308000072EDBDA185870311E0E8AD31AE60EB9B3C61D453D0C6A472EEC5EBE1DE398360C +:2030A000FD798BE54935DF1EA28AA8F228C8140DBC318472620B9C4FDAA5EAF70C417C2B49 +:2030C0008B794FBEC8BBB900BA6F456A50D883B0A8E1AFBB46EAFA0E5E4F31BE6D1E91D4B9 +:2030E00098EBBCBE8FE5B74C9AEEA537E5B0B82B581E93BD6E6D616107298A4F73446F7F6F +:203100004314A5F86156B56FB02FA53627547A2965787F5C61240CC79C8F6B7CC6180D807B +:20312000806F5AE69AB462DEF2211D33D0FD0CD3665B747FDF0C5B3C311D995DD5F384E815 +:2031400058A9605CF66E39540D34C85CEF9699C4BFBEAF2D0826CCE90007079B6AC6280E2F +:20316000DEE73388F2607D110BF52F13BB3B51C04978B0230455696D39C508C68E136636DA +:203180000EE21456FDE8F831CDE13D429CC7FB93A8A6B1C0300BC2A8250BCAAFA50B070ADB +:2031A000A16853DDAF6D9560842CFB1159FF7BC926D8D048C72BC15138E15BCD5482FFA994 +:2031C000438C1D97C82A7EC5B973E3DED822BC8C398F4A960604ED8DC3FE5A57BEDEFA04D0 +:2031E00083FB4508D434285D2454F5252E2461E84AEEA9F750EEBA463DD66A8F1E9A12EE70 +:2032000018E0658C01A93C38E2D92B220E606138305455FBF00400060763271BA1D917AFDE +:2032200067A46ED3B155DF821106E6D585FB0A0AA4C76C3DE95DD653FAF305459236D4DE41 +:203240007EF6200135236F7A143C6B242A854B79B9EB77951736103873F1264F0C836E83A8 +:2032600018E2BB68F4824320136B5E71C30F1F0850EE11EC3D05E4315B1D8E0E22144711DE +:20328000CE81E838C6DE1516547A1AD5218BAEBD709BC6149F2C3A142ED89304D6A6357957 +:2032A00004DE07F2D11BD3908A75EF83FEB11FC4EC773438155CA41B94775E6B18E30FB054 +:2032C000F076096FD40D86B44BB76567FD957136DCB2FBE98C138B085877C6116C61F9E9F5 +:2032E000655A698E97E729F68EA4E2A3ED7CE2F76BE1421E25D2B4C7840E141A4DDD6C9C72 +:203300003B9442E3417D2D414C6B903EE8D8B9D56984E69CEA1B647047427B044976EA338E +:20332000813FAE0FABF26FF0B98D2D1560B094A5C611BC58E8FA4D48E1C5B178B2B529B9C9 +:20334000D8E7200B2B9DDAD618FC4D50385D07505FCC9EC4619AD20281F86C9ECCF2DBA650 +:20336000A984222D1E913D45D9285F30EA5F64F93E0976A0F542DB4AC480CDB9D04C330E8A +:20338000AC7F92C5B790013E10367FEE79441E9B0A8AEF0100F6A6919798400A823C880389 +:2033A000AECDD7418BC1CF1A9D5762414EC506D854779296A3F1E047EE1BD703FF5956DAA4 +:2033C000CBA084CDD8EADE8B494A38C35C98327293F42C13EA6B33D72911384C3CD0F913E5 +:2033E00094AB598819EB1429B701216E3452FAF88C94090114FFCB339B1B3FE1FBB4734931 +:20340000825EE6F988497321636A735872F5B866E6F1E2F7F9BCD7BEEA54F853E4E03D8C5B +:2034200093D887D02DF56283EA1A5D519E785B2FA5599546A2F9A45E4989E648F7CA26DE36 +:203440000FF3D99556CCA4F843C786965A8765229E523EBE578F2331FE7577C4FA9B2AA17C +:2034600070B3DF7598F4FFC92A7924A8D527F8CB36EC278C2B636ADB5EE4F87EA61196297D +:20348000EEE1E163BD4F3AB5E81F4DACC1AEA838D46FD0679CE8CAE9819D4A11CFB75D437F +:2034A000346226B870DBB78D0D59C525588BCD1C7F266E58D23A8BEC4A9F8D0BBC00D3955A +:2034C000D040C1E26D0C58B264C6E80D74A3193A125C25561E5C637207A5B54A224EF149A0 +:2034E000C3AD6F9F99D223AA316D9C80E90F391D931A433123A3129330EE703A9AC5015EFC +:20350000790B577518AFCD620C8F86434A4C7A88DF88061177DDBF231C459B0CF5FCEDFBD4 +:20352000D938CFA357F021C99738E594EB4877148A44B9CCB8059496B537E8FAE439812209 +:203540008F8FD48B26BE3548D8FF88A856A44A5EA9E42FAE2E10B445E9372CCEFEC0F7ED87 +:20356000D5A028AA386210EE806A5B6C5B72437BDDF1976B119CB84F7F1951976CC8C6A58D +:20358000DA52ADC3A67B76437AE39501E2048919516BBD4966DB985D871D3A485F05F26462 +:2035A000B37DA4EC901EF51E5FAEB73C78C829E9B24BE578B13C3774DA02FCDF9BE74F8638 +:2035C00091E5A4978BFE84E0269C4BEAE86B2ECD4C733E7F6972C3C1BA2F85E5052EC3885C +:2035E000CBAEF4B837055D020E16C0A6F7C0B59E2E9C14AAB0A2A3AA103D6E1BFC2B65A747 +:203600003175383E489D4BB11D3F07618488359435002E40D3FBD969633F5502BD70BA156C +:203620004DE850412F28AE42E62DC0E900FB76BC5B7BA0855B42E080822C7E5BA213D52665 +:203640007187BB5580370FDD8F84C011BDEC18E2CF321835FE28711CC97FB006BA0042DD60 +:203660003CC6CF41DBC566535268AE69AF42DA311E7808602B00CB1B51F82B25F9EF66BC60 +:20368000B6A391FD5E975C8F476173279B9F8BBDFC7FA150AD9ABAF21C897CB37F324392E6 +:2036A000037B70E8ED32F341771F806B6F2910CFA3C9D5D3B2DBDB345E99431FE193428C9E +:2036C000B704E17879685E4567F83E3934E418E3723BA4A1F08F0010C12DA3A73816740EE0 +:2036E00083BD82C0289F716D8BF306457D7568A189E314E7C73E3998D75EDDCD223FF42A44 +:203700000623C967B650CB5EA1A2C45FB85530315BA722B946BE5714E8A0F3F3C69F2A7094 +:203720006DA3DEBD53D64FA0E042D602AC5AC61EDC029A6DBF1A4F0F4E8B84D4E5F89B62BB +:2037400035674C3B08E5622270C6AF2F9F153553AF4DF907B8F2F0186C16E1E8147C386B59 +:20376000E2E891CEECCB2915826120ADDEEE187196C38E9DBC4887A307B3D1C261067DB58E +:20378000B4012A53D85741D79A49CB48F5D8137134794F5398ED5E7D06758F9191AA37505D +:2037A0008728B80444E4CFB4055C448B05E3FECEF97EC4C17E2BE349127FA27255E72A3DF6 +:2037C000BAC1489C2C56F4D770947C76F9BB76621A19D23B2D2A3B66732E11B97D862E9C4B +:2037E0004B720FB179A4B7BF8DAB5CE4D5DB87AA15F8B680CBD5D35F6A431262B81BDCF982 +:20380000CB6E5A5D7292E99CFC20CD22CDCDB88E79C306CD73A816C8738126D8BFE882D150 +:20382000A48DFCB6926BFE64C25B0C367639AE537F685C752D6449A0B874CD1361E4FB9A1F +:20384000A5A94F6DE4DF1D21ECEDD326428180856920AEC2A6A3F422B7E967FCD1DD0E1E8E +:203860002815561B86A4F53E3BCE0D717DA5673A8AB6A76051211D99442FD080406A42DCF9 +:203880005AA734C409B00B623C246A45C44F6AEACFC12E16594A2D0A53576A0EE5EB7C88EF +:2038A000F07EB42DDFE1056FB176FF72166285FB752DF4A9674283634F7DA4036767EC8872 +:2038C0005BF81ABA4A06CFBF9511AD0D2808A3B059A9F2176FB79E2004A201B7640AB9D5B7 +:2038E000808BCA52177530D95A0D337B4850ED46285B6EC10F7D54F155C20D290FEA253B03 +:2039000035326B6F910955EE769881B74A9C82A8C47092810F0065DBEFC79DBC711E6898FF +:20392000D4176FE1441183A849E984B9A4AF82DD731698C192E27CB05A816D79B4D46E234F +:20394000794FD865E290A8341E32CB64D084DDA5FC3678D2B1BBEDD22E948EDD14D8B050FF +:203960000510F0824EFE2C46DFDCD73CD8E11A3B5561D61682E0C239F9E3F969CEF68BA7F3 +:20398000904EADCCC6140015F4407A219E9666AE615774CB7B6F343E57972410E49821B404 +:2039A00021D59EA974A7DB0BB4392E1FDAA831D1EC32B342122957DED2D9844F268B30D851 +:2039C00003083FB3CAEC2628B618F3BFDE4E91F53E01E32847E36BBE57669F22C3AD0AE738 +:2039E000834D2B9704F75E2C2ED5A9DD7ADF4BDDD5A5687577C98565062AF30EBD916B77C4 +:203A00000EAA37E031150301C6DDEABC20EBB8B23DFA8172285FB0722018B1EDE1735D1164 +:203A20001AE3B914FA386F4F7DB99E97BC21AC2D57634FCA0201F6CDAE3A72A2D63289FF86 +:203A4000684BC6A2AA53830A17F90B08B28C99B8DCCE4D90F000503EFF1EF6944A57A455C9 +:203A6000D931F7607709E508FECCA9D7F4E81E3460D17673940284901D3EA55D20166578CC +:203A8000157A3E83B6C78A57D00BC5C144D3D54369C6402C5E9162E7C96305A03D8E949154 +:203AA000765F6885F9AD799ACB8D6B17D310FA79562B6FB413E2A19F8A4D308BA4F714C57C +:203AC000CD2E6BE3F6F278EB1859A582F90A0EA85909BA5A826E983C390C3565705030B444 +:203AE000D293383686A7E013A85F85C2A44A4E29D6682B7AD717AABB6F6AE41081F91EC1C4 +:203B000008F51D0B4CD61DE365779064FAB3618F417ACD1A694C0AF9A5ED9AB4BD0FD5878F +:203B2000309379E77AB6C291C005109AF81E9F72615285D6BE31A3E56ACFB0723C329989D9 +:203B400054366EDDE8D93805225483F5BA2F6AEC466CBD20FB072BFEA76AB9703888170397 +:203B60001642BFEB81A4A34EC44AEE438F5F162FF8F4695D1E8F0576FC100A32149E9CB398 +:203B8000C5127FDD6A6C867419D273A04ECF8673480B1AE3953B2534BDB461C7A8868369E2 +:203BA0007E81FA2A7F869E78FD4CB93DD3036F9703533049C4A0A66C8BEF7CF94A0DD92523 +:203BC0004AE25E48255E39A87C6BFC8E8212EFAE7CC07B3F82ECDF34171D5878382B68CDFA +:203BE0009D166551343B1B7C8B17D18CA782E6BF256AAC16CAC5F906E26158BB9CA4D08BB9 +:203C00002FFA44A44B74AE214F907C485B0D18F251C3F004289688C54B294A66E7C66C514F +:203C20009CA654935A8125BD6F125F1EE506D9BE9035364BCED27E46EE36996BD0E70E2A5D +:203C40001357E283655CA98E24756083A821C44C766996C1BE27FA2BAAD99D99D9401F30E7 +:203C60008EF7ACD2A24259693F6E6C9F87645C22E866F9405B9D9C5FB213D2ACAD6D708DA6 +:203C8000CB76E64CA39B0D340C57119262E31D8CE3636FEB1FEE76684AD8F2A739BE09E315 +:203CA0005A3BEE73EC42339E6B82D5F80752894D6917E8668828005F3E6DB82C01143B9CCE +:203CC00066B3336E88602DAC7478399E7BC4B4CD35BBFA3EE3C6C3E8087CB7B1E7C3DCEB0D +:203CE000ED67875CCA658DAC136136ABD6BDF3B03F7043AA71C80107F38707A43DCB3A81D5 +:203D00007480585771584FC391921ADFD98AF7F529F56D1390835727356E8F5DFCFA3BB318 +:203D200094F6F464493C59A8FA7C04A2C203E241216ED67A4C489030E656B2BC3CAF7E5B76 +:203D4000DD82993401F3BF4882DB97115A071DF6A434CACA0A285D63F18FBF3F5C85CFC176 +:203D600041479A04E52AD26BEB0AC326FD948EEBD5DF198365B12DE65488E98C82DF64CA90 +:203D8000F8E0FD2B4436AF6D262727C0E2C12A2ABA23BBFEB198FDC9CE831C6BF5B8DF4514 +:203DA00074C6E17E6053AD5B7AC051D683E08F166B681A5D82B8AFDC4094A012252F9AFFC4 +:203DC0003F645B85A8A2D64E489CB086157C45F2436A053F1D42F06C682BBFE3E6B65C2017 +:203DE000033C560280FF4ECEF2D98851511A3D16A66960B666D0D98292EB6BE8DFE58377EB +:203E0000485191F7F26D0C2688F96D086A5D859E77FFFEB613086C122F735458FA4D213562 +:203E2000D5EB1BD4C597029DCBA63CB30D4503FF957823576DF466ABC79D39E16D44D39693 +:203E4000906BFE973E39E4275F38E5BCBBA7B50D68305B3D44FDBC2A0B6356576165A08597 +:203E6000EC668DB22CC3AC497A19EBB645A5D2128DA645FA5FECBCE430BCF4FE5E78478CE7 +:203E800014E6EA606A08439EF749951CF84402311431FB9DEECFB8BBCC04CC8B76DB73082B +:203EA0001A09CC873A3F9373B1E50AB28CDAAD704550D3C82EEAB345D156D69CB5685846A4 +:203EC000585B4A6637448363575BB71EA985783EA8CC8196E561ACF1E8022585F508DD24B3 +:203EE0002E4CD0EDF0F8AB33ED5A187CFBE8FD78A2EEA56923B02E85976AE214173A81861F +:203F00006EDB6620560F581FEED2EB8C8A45B6F4BED2C13892AF58DD3D1164FF00E4704200 +:203F2000C032B310E760B8F154AF075102CDDAD4C2C9C42C33664FA92C58A4525DDC009EA7 +:203F4000E6A703C58D0FA4ED71271A361CAD40DBD2D1A55B3F9C0C83008E6CFE8001180372 +:203F6000FAB505B2B7DE581F34DABF1EB41F510FBAA54AB993E68F156DF438057FAA956571 +:203F8000949FFCD9B6C6502DC8D4D6228E3B99C43E7F26CE15A99DE46F41AA4846AF99B690 +:203FA000484DC1416CE317855FE49E6B6AAB41C3E0AA759CB6C88561D5289E89DC2FE3E128 +:203FC000CBE779F8E9F9E1C1E197FF1D54776252BDCE93BE7AA9D5991674FD7E2DCEF07654 +:203FE00013E7B538123776B91E71411882EE553640457850D80F644490470177697F972BAA +:204000002362E41E341CB821970CB866FD794C8DE33F41E8A9417B309784B6BD4FEF5200E2 +:204020008353E14E43781C1ABB087AB948DC0FCE0CA3E4515FD81BDDA58E4FD08F6268AC29 +:204040000E41451F39EAE07DF77A9BF4F3C1583A4E11B1FE12FC36BFEBCB79EAFC24CED8F7 +:20406000040528961BF827A3847D7DA04F37E2E8A19EF648C539E3244984E91004063C554B +:20408000A3560F60B1C2B6B7E06907F95C12DA1795DE260AE8722C38C59A3D1CC2D19F9253 +:2040A00069A46BA32DBB785603108EEC0ACB4E837CAE98263FD356DA628B60EB05E53C6311 +:2040C0008CE490AEB32BB5E4D945AF39678A54D4E66C6316DEEFA44666A29ACC4F201479B0 +:2040E000924EF52F936689AB7DCB5088474425C570F40133836F31929C2FD60F1E20C67188 +:20410000DB66C7E3E54AB01AE51F975AA386041177AF22C9181C9294B0E5290FFCA20CBAEC +:2041200095BB41E1D942FA2081923200FE7A185E27EFD9010B7354C1552D8B89D4A09ADBA3 +:20414000E4EE89848D19684581898F6E146D6F51946CCB445EE7F916EDB141015FD2F8DB9E +:20416000573548904D42FA1FF140CB1AE205A61A81FCA35450EEE37A79F581EE8279E85156 +:2041800044D950363982234ADA36FAEAA6EC35FB3D5E413005FE140C3AED9BCFF3C82423DC +:2041A000414CFF195DA8ED4A85D0555E1A356B6FA84C6E68C628F359D28C4C5ADC19F2609E +:2041C0002DE824FDF99EDBBE4F159C71740D9316AFEA70A41ADAAFD83E8D757E0F21076F52 +:2041E0005EFD8707C88439638809252C840C6FF48DD8F7E24B04B2CC3A8C8BA723D55C982A +:20420000FF7FB28966BFED82CE8C000A76D8856DBCDE6C5D032453FD483BF6B8A327D433D1 +:20422000F032AF7FAB115E5096B82E620A0883B05F2D501793A19D544F9FC3FDB0AB4646F4 +:20424000DABFE59DE0E71481369F642A237F0E28060A321C915AE2FE4958516BD9B5CFC801 +:20426000BAE4A161347C6C3246CF7C56FB3A3A3A6D49E262CF1FE9ADF64AD0BF5D91977C72 +:20428000BDD315DB33E4F26EEFCCB31DAABC9510399E337D9A4AEF743511074AEBDA9FFACE +:2042A000D6B8C3B04344FCBB0B2E2955655D8127AA09895DE0FDF992D983BD94B33F815E1F +:2042C000190C3650F91BC5E1BC942002E988DE8031B96134A43EE9792D47BC6F1CB023AC3B +:2042E0002C32B874DEFB08E5B36F4930DAAD3A3FB1EC892AB08902712AFA2CABAAEABD1C6F +:204300009EA20DC0B205053FA20F78A5B7AA4FAAEA31E836953DAB54E1BA7FEB1505E668F6 +:204320002E9785FD447CFDF222F91A4261AED1AC3E6BD0BF95C11B75692F3C8325F4EA27E5 +:20434000081D17DCCD3FE6730C59E5845FB0818ABF45F1B04C249354C0EA6EDC09DFEAB97D +:20436000E6FD8707F3B1A400479B0CDF841E38621EFE6E5E8E01D8E3A2BBC1E06BED70D8AB +:20438000F41C3C3FD56A42DD40A6DBA8D66B246A05C709608B5A5913827164FDF165AF8994 +:2043A000ADDB82EA7F52DEFDA35905958AB8BD28749F9BBFBC89600F7E3BB92972F7AF8745 +:2043C0002B8E4F3B073E9806E378264936B69A0FD0266A86D552A8E59907FE5C292B5CB460 +:2043E000C8DD88E107371CCC583E854D954BD04142C694174C84ECDCDEB3D667F048C39488 +:20440000157BBDC790178D130FF875F39D17DB387CA6E1DAA2C41D50655DC906DFE5F9BC51 +:2044200047F8F97002151B952BA2C31E8E9ADF214AEF1E0F8EBD9FFD098C3B0776CC23208E +:20444000A543D0DFB6DB75A2E7280BD64FC4639BEC10E9EED9B1F2B1704714E68011E1B346 +:204460002FBECB215CD5933180B31FD36AB6119ED08545DE8040F690DC07B78A0F654EB323 +:2044800075179441B894F299CEB2C9569FBAA06044D5AD5DBEFE6D61BBFC8D8D408CF000B2 +:2044A000D9CBD4284D9727337E768F47292B03FD81843AC7B0DA87EB43EE6CBE43507FCFC2 +:2044C000A5BBAEE4CD28F62A7CC15611C36907557258396FCA96A38D2F1CED9906DD4A2C7D +:2044E000DC8F636E2BD86B18461F4F73BC1FE2099EBDD3DE4087D429604F114C51F53ADFD2 +:20450000B8BA74A5BE50884BF627A6C152D9A8511A65FE054033735D8CD97325175958B24B +:20452000CDFCFC41F18A7260F7FC2143F0B33CB8E129B55243BD950F35D60197054533283D +:20454000D6A239B965B19BEAD575A9A8106D4B9C7FE69807AF887C4EBFF8A517D6C65CBB2C +:20456000E2504B587177E222916DF35F78ECF3A21D2EDDB64FCCCAC9C299F53E0920778FE8 +:2045800030E08F17D7432EB02A48CF901EBFA1D29DD73643E38750A9795C6909728AEFC406 +:2045A000C4834C3E4D8E4B3C18BF3D109B474418CB160C3AEEBBF5173CCABD12C1606C45E3 +:2045C0000A88526A2502B44D060C6E897FD7CE3D44BED092F1B10A1EA226E4007003104658 +:2045E000964B810FFFDE0301CEA0B58B00EAF662900B0C247852D19886845D8557354C2493 +:204600002035307E6D6BFF09E13A7677B9FE13E3D4B9D974BE20D01E5B5B069E2F6165719C +:204620007AE140C3AB2A59816C598F617C0C8312E4E47EFD2AFF829497DF9E840DCC96B260 +:2046400042FE0D6BCB00D340B5995B54677CA389D580C054EDF266AC7F0546CCF855619486 +:204660002585B953080CCE3B928BCB567F3271126FE51FCBEFD75A44AEA6BB46715E4B22C2 +:20468000627BE4ADA5452FB86EA791F84F9E9D75D234E8D3B8C39BC05CB053E8955CB0A41B +:2046A00070DD0377E20F2A4BF0CF8921B45A7AB99733E9D7919E6FD7754B5BB4FCC84F281A +:2046C000A94EC3C0DA574187529EDC7A516EB628FE2836BCB837C756836C19470780BAA12F +:2046E0009D768940D1786E194E38688EDE4730C9238C074B9D631E3184FC8D5061A6A8E236 +:204700000BEE2763F631EEA3E9444BEEEC0B0B5618C148B170A920D78C31149D85A19D4548 +:20472000B0140F70023F77F4D93FBE27A3E4F736231C22C3BA955585E399F6A04740488229 +:20474000540E420DD0B8A002BD21E32EBE33782AEAC58FB89311804BAA76C44D56D319E440 +:204760002D618069DF1C76879945A5B80B317CD257823EDDCB0E2E36278BC1E1214E569427 +:2047800023839ACE9FB373D7A04E1581CCBBA4B538755C4CF4E56688D9DC938120F038B727 +:2047A000BD65572D3CC228D49EC736747B915FA336EAF6A821E59F01457D5D8EFAB3E28A12 +:2047C000C56530BB2843D457110161CA13A59AEFE4C9569132997F5FC7D6BAD3B0036EFC2C +:2047E0002115B8FD28F68D109AAC1BF1132E375039D4A7E0EEE53A726DCFA279982C4F3B41 +:2048000031CEBF1E95C990E8F21C9A0C1EEF21E36D47135A8BC1BA0637B9B8996BFB85AD1B +:20482000EEF83BACB705939168C55A6D6365AC04595F17BE283CB7125B9F519561545CE3D1 +:20484000AD060E865A27BAAA09BA812D9A630648174E6394499E43BE4C3EC0FF392211294E +:204860002C4E4736982F898C1949588469E53F6A644AA9F494442FD568A776730B6A46FE58 +:2048800096C5433F61EB9964F89421386E785E93893C5FF3A9AE4AF8F462902BC61209771D +:2048A000C702F09BF924AD348ABB6B127C42A9F7145EF0F873BE44769EA00F7F50FB96692B +:2048C000C8D16BD070E3AE54E77A130C3F99F4FD3F21611864D07A16A47DD7D4652D3381B7 +:2048E0004291F96D850F4DC1A872A96B0E25337B6A6245E75BF7ED6587917E740E2DA32C1E +:20490000232279163EA73EBEB621AF8FA0562DCB778BB004AEC846E776E7FD95A7E422A04A +:20492000FB21CDCB77E38C6678BB0B649BDEA89FE75987C3692E70159F1148485AC5DF3BF6 +:20494000C853B6F6BDFDB7440151FFEF44A1D229F2E1E6E60D66163B36A044E07E9AD4A2D0 +:20496000C853E002D3A6DA18BDCE6CDBF1E683BB070A4899424416351DB837E15C6E6F0CF3 +:20498000EF7DD06F7AC2DA2CF16B7983E58CFEDF3D23DDA165F05FD36128C60DE3424C252D +:2049A00042C1BCAADAB249BF287F7FCC1DFCF574D6666B089A71D92B1EAA14F72CA83643A8 +:2049C000251CA820F03A25738A5C16F78FE3D48500F5B63E9FFAE4678270C12AFFF7971EF9 +:2049E0005E0FEE094D4B5B84D2E89D3E818C45B24FE6FA4597CF4F7B6322884CDA919D1826 +:204A0000520CB958197F65E2469E24AB7ED3CB5576B1F15AE283D46A0FB7110958A8EEF74A +:204A2000749EE5BC7802250C53718AD642A04535C39E8B6EC1E7EBBEBC1C851DDF1BBC08B5 +:204A4000B85AEE23269A73D9A14F54C88480EC32FB1483516F3D7542727668783F47F70C62 +:204A6000A2CA39512D5007A71C6798410716079100A1662FBA340B1291F12EB09B51FFDD9B +:204A80000599F1334DD0D6F931D745B42B9962211BC3330DC862C9B359B952338AE925C964 +:204AA000731E3F428DCA2A6A5E984B43DB6F08DFDE279911DCF5A5682C4F37565AA35EE173 +:204AC00021F1545AA6B32EEBBCFA1CEFCC4614B4AF0E96CBE2709C8C10DAAE7C403B60562C +:204AE00013C14FF56B42720030BB542024A66E85F56A02ED5CD75CE116CC0266978310151C +:204B0000C904619F30B8217C2CE070CA0F3C8E8958A17E4D32619546FC46034413FB552855 +:204B20008CEDDF7B07B4AED604694BBFC39AF21FAECBCC5AC207A7D3972AA705EF5A612B5A +:204B4000A344BB974BD5B92A765A0992879D54006BB7891CA8AA68796726ECEB771D99B3F8 +:204B60005FB1EC33601BA78DFB84C508E1691629A875AE1288249234002C9728E79F00BE04 +:204B8000B0DB60C8B29A32CB9B45F62B84DA94A6381B3EF05193E9AB62B75B2464B084D186 +:204BA000346C6640D752A46FDB7E3446C08514A2BFB362179545137C964673CC54A38B9321 +:204BC000AE8E2DE820B2CBBC783CCF26E22B9862110136D7201AA4E170B090813A08173CD7 +:204BE0002EFFF415A1489E129E56F5902ED216933FDCA1D1E7A1C3A76B64441888C026F1BB +:204C0000AC642DB9751885B12DF29B49404765835A8F0F0936376A4AB610E4529830484AF1 +:204C2000755C9DEBAFDE638C4B5B5A216F7D02BAB3DF17A29B1F05B5593C33EAEA2B2773B6 +:204C4000C38E6243F5F9FBE483DD880EB9D04C8D76EE0A46EA8E41CF905BCA1F7763143CFF +:204C6000332D89EFAFCB57F23A7CEAC34374CC5768720B6CD8FA7B344DC4F3E4AAFEEC8B83 +:204C800023F378CF808632C37F89A6F50F1F766256FC14F0AA0C6F15049C03A0A685556060 +:204CA0005D935AE18542C417435F1DA3BC8168676F46FDD8422ED1D594BE8C0008A0214C26 +:204CC000D51D7781C90AFC0EEB5DF77146363BE1AA0C4624A52D07CBFA0E009DC9140493E8 +:204CE000789186824B0EE7E4D257F935108A96594EABEE4033650577211E4CA1F2B3FD2C6A +:204D00002FB28E5B22B163CA7C7F3B475B6E8BA76C45394F402A5E4FB63CDDCB354D49ABF1 +:204D20009BF708169ECB17DFE6FE722A9FB1DDB328E08C2FE375389E496685356D93EE1F9D +:204D4000C40FD3A4AD3CD34FB7A359B8E545C307CD337A2EBEE6DC96F5808FFB25782C3FDA +:204D6000FC327944D95BCFE081B41ECB08AD64B343D0AD11EB5F9D89F2ACF7CA3D86604C6C +:204D8000CAD272E9CB09535D06C10BE0C9D3DEAD1EC73E018A127BCDEA3DBB0957158FBD14 +:204DA0000569627D1EF13B9D30308261783AC04ABD5EA9A7F87C9BB10D4AEF227450BD9D0F +:204DC000A7F6A903F6BC845D37F135E09F89F63775CE42212F8DC327A777A92FB2F2C504B6 +:204DE0009412CB3B9EC2633E33E86DFC9CA446A49F202072258B29DD6A073E1378DC3AD42D +:204E0000AC1BB9C882534A05EE8F8B98044929E5D88FD9D4B3740DAB2F6E904E63B7058915 +:204E2000370AEBABDDB927483A40604FDDB27BA8800FC71B522DE0E29CE29502FA9D6A02F1 +:204E40006F4AC83FB9F28B55C43AAAC2099902D82AC4D86DC48CA0B9C2016466CED1BB9EC0 +:204E6000B13F3E17BC507F5D60B15EEE1AA9573B9EA6C4FA2BD09E5236F9FD82501CD0D2AA +:204E800071C83E96F12DAA283B01861F6C6E5C2B3BD2597F2A53E47505033E2649D4887493 +:204EA00048C07FAE0915CC525CFAC860A1DBEE645A0D214C5D263260B59B08A5494ADE815D +:204EC00094F6C3717E9290B7F42A87EA2556EE0313BC6ED494B8BFA2817883AF80EC9C923F +:204EE000FFAD994F5DF100716135BB78E5A3EBF7DC9C4663CFF78FD64F19533BAC46E520F3 +:204F0000778BB593AF1E8C8FA2CE9738A487F7B877BA325654E06BF07DB1E9B801151E7685 +:204F200026A57E7106EA89566F09E434B22FDD72C7740EB35E47A69DA13D8A638B2BC00003 +:204F400016C445049036BFE290879C21D133D9684456BBF7D4804D937B7C815B110A5FD20F +:204F6000132296A36CEC7A10610D4346BB534D70DC1A61977B04953BEF0F4840104807C538 +:204F8000425F1B2822B79AE20A33046C6FE4D68800DCB3C8CC09B30A98C070BB8FAC973705 +:204FA000EF9F0DA0232F313A880A945F9BEF62A61E1B637EDE96E82B891605DF6FAFAB4EA7 +:204FC000B19AC2509864D32F5D462173A9929077EBC01B7D48C0E0B08E160CA3188694623B +:204FE0001F2DB38E7395335433D8AD1669649F5E8D236EACDAD53761DEA16F38E91FEA0FC5 +:205000004028F326817EAD0E3C3BE825D0EE42D1933D091D406E1D002AF01394A48C537883 +:205020002D9E96F3B726D20ECA1FFA27381FB259FFEE1C56B75974F29E36AB23FFF95E70B6 +:20504000BB4334ABF64F9F39A13735074B426C99583F2779B956E57824B757760CC7CA5E6A +:20506000470CA8157D400E10FBF9EF4D8E17F4DEB69F9A1C11562209D0365C6D605D7922DA +:20508000E5120A1986FDA759355E80FF28C7169E05893AF115E27F919BD2B92ACD64CD2987 +:2050A0004B051522662E48535ADFDAA51D57ABC614EC1ED0E47039AF0BEA8088A8E2726911 +:2050C00010900F413B6F7B2A60B65ACA21B446DE9A8CD3E113D41D28DE239454FF8D066776 +:2050E000829D79806130B4E93FAEA685C8152CD5A3CA51A1C7F9AB85696B28A3632CE746CA +:20510000C54DDC6187D95C764D6A2F3BB9D88D280FF0C23C3D633A628E4857413C12A1E928 +:205120001EB3561F723E955F7B459A37A75B9CD6449C3B79031AB27DE1FB267EB159646C46 +:205140001C3190F26FCD5DB7B1AA4E6721C615E3BFD3C4B0E50A398BD95AA458735423BBB4 +:205160006B9806CA103338701AAA431E1E4CED69EC59E9B4F0D7DA5BF19EDCF1B4009A8A7A +:205180007C07536707F5A3847CA19FAD0C5962C7CCB8538CD2B2A6E636E07FDB3525AAA031 +:2051A000BB5C832F2CE39D4D62A8AB386FBA7D66E54527B7733EFDBA3176BE7460248029BE +:2051C0009DEEC14A61B2C04D54B28EAFAF8B568AFB38923FA0DB3710E1B41BCF0CA014F8BF +:2051E000DE259BE7B490164E5D05CCA2A9D25B82F904B8615587E72088B7E5AAFCFD909179 +:2052000019067C323A8611B9F34D95E1A0D3EA851CBC26951ADD975BAFC454FFF30DEEE18E +:205220003BD6C398FF1B132165D8AB6957949BA7841ED9286F6B888FE6C05F5953897E5595 +:205240003C5211FDCFCF00FEA127E19D8496FFD73E239E04A1050B0EB7F12DD793CE69B8F0 +:20526000137FE8FD0A98793804E8BF0C3A548ABECE7FABDCB6E81D82EED9A2D3F19E02E514 +:20528000C8C2E12D226E59C80D87ADA02BDD781204E32F8B68381BF336B410893D50F3867A +:2052A0008DB324AAB3EFC68DAE023FB1E60D9100362A1E33DAAA27C1613AF6857E1BF46B9C +:2052C000B7EDBA99FF7B1242A35AB0BC9862CDCA96DA0EB3AD6274C510F8000015EA0AB9CC +:2052E0000E6CDAE47C5189E72F72AF4ACB84D0C7C3FB246B46287C65AB4004311080CAB7EC +:20530000D58804C15938C96EE3CFA27949C885375B62AEA40A272576F26A03B2C5C9C67E4B +:20532000169C23FB14E2608737372DBB452F969833BC3C8FDA2D90CDF636D87AE1398B8205 +:2053400056BE11F0B0CFCAAAA64B82311F4BB7C8323137BCA751080CEA78C6A5B5B4582F99 +:20536000CA4A6C78EFF28AA80CC31369C56D81F891A96EC296CE7F10204ADB5CF31A887425 +:205380002B163F447FD999F3F3CACEE1D021DB4BF3866E430A87F2F777D98A3C87B054B2EB +:2053A000C349063FC11F9F57961009E223C0E90367C1DC4CF94F862D2A19CD34EC879512BD +:2053C00027F669CB10437046AB80B37DECD6146D715135E54889F8D0E43B718306FA4729DD +:2053E000CE294F824E9C096E76326A1AF1D1C455188B27BBE65B0E5D1CEF74A3BAC3B56791 +:20540000790F8E4017AE6A71CCD93C4ACB6CC7622F24414DC6625FA9E4360D420064CBA2C0 +:205420009BED2FF00E13C49097BF07EFE96CB970D6A04F3BBD06B3042A6A954EF44D60CD27 +:20544000C86173746B508316334E73B8EEA15DC2674E1E337F5D7981C0AD6BF73063B21C82 +:205460002FE430CC631BBC0C8F036F7E0FB93AED6F2E01C406653FBF237515DDDAC247CC65 +:20548000DE8EDEF7058CF44C525FF8F172852DC7D5A79E5307D0304AD3DCCA73BF659D907A +:2054A0009B64104FBA8B2A1100C1A8BD29E76958F8049A75CBB7487645CBE493253C6F4134 +:2054C00035D2579E464607008D68642A81C50E8E2816EECBF1107799272AE4187F7D7441D2 +:2054E000C83AD6D25F01A0009F6300BDFCD636DF3197D392E03545EE1326E4FD46815C09A1 +:20550000B9B87E2F3B86CD7E15C90CFEF1912EBC57BCBC55B6BD9BF74C7AAED5292E40C73D +:20552000FA99389CA53559C3BF60307BE000DA5B8850F10C6F6DA28A430823E7166E7C2ECF +:205540009B7793D93FC2914A1530A33BC052A3F221F50681815A9FFECBAA27CE68F66EB725 +:20556000FBC74F08D4432B6BA376669245347C5F97F384FB78ED3F3EADBDFC6AFE39EA46DE +:20558000437CCC912EB5344633246D720073956AD98ACB0F9A023BF9E555E00A016AFE3E12 +:2055A000537C15AFE65E8036B1C12D6D7FFD136CC75D55D086D9E1998B74E16F4EF326FF80 +:2055C000CF1C75F166FE08BAFE6D79E1CABCE10CB256DD5DA091B096A5C37E709F9889F15C +:2055E000CCBFA45CE7A66ED8B9498C5EDFD4BB98D0BB99110F2397C7F3E736748E9256108C +:205600001DB407BD09F7D8B1FF4B60DE95584DD488B7DFACAFB8A605ED988E856BF906A652 +:20562000A8CB5A3EBC979F01D76C20BFF56539C62BB262BBC6D96E4647F522C650E1303AE5 +:205640003EEC5A5463B6CF2B31C89DE2BD07CB98CFCA27D01978D5B398E9DD8A0E544AA3E0 +:20566000BE12798872523C70289CA946CACB8199572FD45818A2229A00B2AF6D299564D29D +:2056800044760A2943A5D03F37551168B0E3AC5AAEE734D986E399A241490C302B393B9D40 +:2056A0005FE91DC132E1BF97BE8C9069AC4244592AC2306F036560CCB180AF4D130FFE4CD5 +:2056C000FA0CB0640C0103895C7C0E50E898763EA1A55FB5476E45CA12A0CFA9A3146E79C7 +:2056E00066E593FC482EB3C008FC656E1470CC06553D97239EE298A8483137C1D5EC008CF0 +:20570000D2C9DC0FD6E5798F1BF6E89B5AF9D48274663101DCBE6F6C32614C2274A784B82A +:20572000536DCD34E05D9C08E38E9CC9D54413547B579341E66BF79DF76A77CD59BF7A1F90 +:20574000B3FCC22A402309A0E37F6C13B7F8272DC916C399B90826E53CA62D019E2DE5C136 +:20576000C643D54BD9B542FF1B6155369BA1F6A3FCBD504772AB1938BF896D015ED44F80E0 +:20578000312DF7844FF5E666F22C4677EE87AE53ABB2C6C1D24BCA94C00A2F58A7F5EAEB2E +:2057A0006DC7D4A6E9590057C7692A0081534104AF91BCD35DE3B13CE817AE796FD2682044 +:2057C0007B9F25543DACF5F037DF1658B2244151426EAA4013CD07770C44A6A3C74C427E18 +:2057E0008E28DB4EFD091D6AB49B8D1C32BC399F5F17DC2EE36C087E5683E5AD58FFD2C1D5 +:20580000334600E09F57DD9FF2B178534637EA5573E45E59A50FE94CB9C9F4D4CC0710C9A6 +:205820001E0124BE51307892ECEA70844E277E252AC152640B7F693715A790015A38F03828 +:205840009E795827D05ABB2161DB0402DFB7E929D5B87966637EA520D7C652CAF7C64729CA +:205860004517F69E951C0EC69D97DA09E90AE1D6953CA5BBB4A4D8FF59CDF0E6E611306C03 +:20588000FBA33E4AD02E31F37A0AB4EC4C023BE35127D0F86F4E66BD1DBAC2BACB4897DE35 +:2058A00091F709E237760AB46E32D9267384A2AEB3777947B05B8507B548939BA54203206E +:2058C000274E658BA971A9D8951BC76E4D0B968949295BCB0A7CE1E60CDFF5CD5DB5A3DD48 +:2058E000FB67FEFFBE17B8DA18BE93D720E8F6F2348B5EA8F973E62AE4DBE2CD0F7C135B0A +:2059000024A033576ABCEF41B62283AE8A31C35DA99FBBFAE64B50403D50785EC549841F2D +:20592000CE94E7FAB6E84C88500CB2D49B3906CA4B3220169768CBF8F5F38BD2E03B08331C +:20594000A1E5846C3DA3BA296CBE29F314C52D3A205D247B6C1C8C5A025CDDE068D4A96A94 +:20596000348524E716B2EA049286D2E309886798A85451EFFE211908DFDC9ADFCC88A30D9C +:20598000F73A41347C1D3F85724AC3951C26EFF52FBCB578EBD47B0CFEF93FA472A46B9A77 +:2059A0006A9696846EAF33FE91224A3955CBE5AE935406ACB6FD146BA5AEE1F9FBEED57D63 +:2059C000D905F95EB8022DD62AAC9EE35B8EFB7F986C78E1622AC416034879DC72FEFCE765 +:2059E000F25E249A83724D249C3D751786B8718FF41D55A9715FCC1C4CC7D17283E411C03B +:205A0000B54856F300AE483436F5762ABEB90A78A5AFC1C7004E73BC4ED259569B143058F3 +:205A200068AA86A6CC3661D7944DBA8FFD876E6CE61F9990B34A91B1CE3B51FA9553EA5083 +:205A4000A486F3CC6F2CE97968D0FEE983E18808E12A847A45ECDB4A18A4269FF2A328535D +:205A6000A32F8AC3FDB7549627B4FA8027A1239D16745077C2CFB3233E8E1DD6956A3CF9E1 +:205A8000722B80D05884DDBEEE4032040CF1578A9B4DF45C26C075B4E051A82628BAF945FA +:205AA000325D63278C37A243B66F6608D2A4F6CE4D2CA6481A597A8D871FA860F786668E58 +:205AC000934FCADEC05A9CEB6A74179E9C48AAD9EBC2884C009F4E7CAA5B070D92A50CB6A5 +:205AE000BCBF01E81ADF9B6E57B478927867DA76711E2D55BF12D1C1FBF4915400AFCCC970 +:205B00007D1839FEDA7A4FDD3244521CF500CC21AE51CFF75A3DAB00D73BA13F578BBDBD1E +:205B2000574D855FFB098A1982429283FB9A88A4394C6366DAEB7A484E2E0CDB4B586A0453 +:205B4000184C657B1CD99A1CB70F41C0F1C3F56D2BA1E8C297B1A1FCE7711334C8E0688EE1 +:205B600017FF78840C8131987DB81F33B69A3DD3F492098B1A98FFD4C4EBAE3501ABFA02FD +:205B800039E45F024AE98D469BB86BC9219B8F66A4DEF3081390970F180B665B47B75C59EC +:205BA000CD8DAD60AD923242DB29B7AE94052BC12B33C44BA0D715E85C9AE0FC12EE60B317 +:205BC00069FD33BA74CB4F364E6AD798607708ED62946A0746BF6D935EF394A596C47C02ED +:205BE000262C91FDCB301DF57EAD8C7298B5BEC01D142AADF582FEF3FAE1EAFF1EDD90AF56 +:205C000094656F77B8108B4266E859EBB44A5DDD7B5A0EC06323624B2467A565D8D09A8C0D +:205C2000B04F2D0BAE3004FF111DEBC9EAD755A98BFD87B382F9F920FE13CC8BB81736F0F8 +:205C4000C333A0A0AAA28689AED721FC526D94C36BCBA8EBD7E366237730FA19DAAE19484C +:205C60003F3DD1BF7717CA8E06C807C4F2CB0A13EA0E54FDFEE072B7B43AFDB4A8789DDE35 +:205C800071F52590B1BDF35DCFA8FF555CB58883D614B434DECF49EF3281EACAAD28DCB6BF +:205CA000EB85460B7B91CCBF60EEB6B418B78820D20963328305195AB9903E24AAD0354355 +:205CC00060394AC48C9BBFF59FA7381FF9819061D02A55B82B54C57C113446892E41C86DBB +:205CE0006E3D902AD787BD75E91AFCFD7E8CE4B3F223FB78C269ACA0C354A34C5B983EECF0 +:205D000022BFE7D4B05B0CD53BCE364D21F70318D720CA1600B2FA039F86FF9540505D9B75 +:205D200003C69EFF8D7A0A3C63A56842C6E5B6E5DED6286247A0D0649169DECED28160E125 +:205D40000AFF6E09939A7A99801CE4FBD6BD6373A8CE5824397D1C264475B661E6AB988834 +:205D6000E65DA456FAE9A18D3B28A0D865E33EFEAAA2B4DCEA0B0A7FCAC8B98C483637B1DF +:205D8000D255418C590AE426A9A089D505ED91FF084D1A907BD7AABE4C619F6C1A7CBDD8DD +:205DA000F1109601FA4CDA2B936D9C449F5E95F924DD552D474E3A951A8074652D7E60B878 +:205DC000FE0453F35D47BAC0A786698ADC8F698254C291E40F5ACB63B77069E0F9986594CB +:205DE0008A6633081AB4E2B9B0E2317DD77A55AFA6304C790BD4ADAFF50FE15D89BB2FBB34 +:205E0000F00B3C5AA866AF6011F2187B2DFAB2530AE5623FFA8CB7F69618163DD02F6BBE26 +:205E20009FC5E2360FF67DC2A9A3AACA3280CD33E48DD396672A1017F005A248320471A96F +:205E40005ED09441024FE2CBB34E1577B67DF191D4498D7C538376814E6D7C8324D28B17BA +:205E60006D7093D65F0E14364FEFCBBC48FE7B1C28F623A6D2D7849BD76AC9D3487872A91C +:205E8000B163E18295D79D16525A3A261236FE3A05B2958131E14A601BBD429D5876508BF7 +:205EA000DF332C48FC0A0FB8D6EF38F3DF57A98C981754A94B542016644AE6239D22DE9BC4 +:205EC000BF84B7C3A86FAF44EB498B6DE802AB92779E8A4BE3A11C428D6DBA5D1E13C7AB28 +:205EE000A55CA929CB83A98B0F200058D317BC58B57AEAC08251AE9B1938E459944E249FA0 +:205F0000C13B7ADF523D22C0050651824D6DF0AEFEE3865701ECA141DCD371E14B0962B38E +:205F2000548729C828951C65AE007DBB25339E01128A85EED9BFA0A1F5C127EEDCBC53D606 +:205F4000C3031421A0AD9B07999A43467742CC9AF5C327D31D6A2EFC614D2E86AE690D9102 +:205F60006798BF62B81B2F78068B1952DC768D3A76AF6A83D9A3EC19B894D523D6000E9720 +:205F80001265443A5FBBBE271BA8855262D8956A73C8F6EA4E35E20E64BF7C583CAA6C7BE8 +:205FA000A23B48EECBC775E853A498B8E67825F08E69DB225B0C2C3C0532DCCD81AB9DE0D9 +:205FC000AE8F7DE27A59F96EE59BCDD627AB2A8A8CFFD949C2EEFCC7CDBEB697710A9DA092 +:205FE000FFB4AAC8B70377EF3338BD06E41C7FDAC40DAF2C9A9EDC758D5F94109641F7C37F +:2060000090B674F681A1EFC1FCE30425D8B7599722933F6B14306BD61323A12D5CE87E428B +:20602000C5B91E18D6A237656F2BA0543CE53FCEA9CAAEC87333CDF70B3503A2CBA6656866 +:20604000FE051AC2FBC335D0C46D8A0B6022CA0EEB88D36CD170A7D5B93A81B4C73F4E543F +:206060006C11E9777A534324F1E67B699AE58FB55E5F80BA8A8A104F71298D042E5B4455DA +:20608000887B08F205F5049C4C0DDFA93B015CA7E317A9081EE9A07F74650345777BBE7136 +:2060A000F54B77A43B9DCB011C3875F509F08F9568CB25C981646B47F5BA84C61858CD090F +:2060C000C6A08877AF4A5938A135E43213C3595D780445968A6A7C63B9552648017A584A96 +:2060E000754AEE79921EA425A69B2B8388AA9CA01A3F8148DFD4806B6AD5D40376A288CC62 +:2061000043C2C8178C01DB42365AFE1C93D65A76C95F9159F182E89E7F9BD37BE194604A7C +:20612000C32374857C7270484C1F0253B1EBE31942B060AAAD38A925A7CDD89A7D29CCE398 +:2061400010B1175D116ABE486BCE30ADA1F1B718A965EBC7C15B1D91F8DEAB642BE7D39C22 +:20616000CB4F9F64CCF875A34F4509C859AA62547B6DAF360395D0C7C024CA55AAFFA44D6F +:206180001F07386E7E7738FEC208FE338457BDE724A528C10620E28F88ADC90F75467C14ED +:2061A000CCAC3CE5E601558B4DE4658A9EA56C9067555B54E8DA4ADFDA3B32AA9671C916F3 +:2061C00034BA3E2B4DD72B6457F37850577B26EF4D84718BC9CB40901062CD5B8798D321DE +:2061E00076900BD1971603FBF09D15E9614EBADC6A7C57AD97F141D0B91526E63E1F4D4AF1 +:20620000501997487C7FFB82A47E2297111EB1AF52558F3F679198865FEADE11AB62BF695C +:206220006E044A72DF32A8A96ED4F271DFDD8A6AEEE2A59D0DAE66F9D1FC0C1FFD4A235F8C +:20624000022FEBD17257D0B7FE4DF69D390C1A00332A24714B9172F83C58B27DD033E4C61C +:20626000A3D7AAD525275917E12DB8A1B456529708A56606B9739C5B02F9EC699169E6594A +:20628000D047E1D5F13C4D22B46E757B77A5946D17099F38107DFB26B43F995ED24EF4A61D +:2062A00044CC3B63C7F2BF3208061E075698CCDED81625388AF52DDB1F3D2511C1E77E86AB +:2062C000B3AF0B054BC3DE5ABAD852EE7EEA34883A8344117754D74386B88AD7BCEDAEAA79 +:2062E0006DAE9131E146451C58EE66ADB54E13E72E66A2C5CF7E8BBABEB521E3F85780EA26 +:206300004136C5DE818A38597649A44563E58A32D9BACA924396CC08B0EC1317DE005C017E +:206320001B17311976FD430DA94B167A38E98AADE3AF4CABAC8DEAFBE501CABA86CC33D6D6 +:2063400058B0863025F6BFE4155C4886225AB4FEBE00A362C944297068C363B3A3576AF056 +:206360009801BFC83CA6D80857E668652B501BC97814F9D819117D8B2B46DC0A4E156D78A4 +:2063800050F5BE6C89B08F2DAA77029B5F5D28DF46084F310E814166FE83A453CC6ECFCDC6 +:2063A000381015529030D3AA0DBFBEF6C1A38CB61A597D280DE254CF239FB220CA18F30236 +:2063C000E0D4BFD21870014BB7DDB22818BD833B275B849E88BAE298BCAD71BDB3577EAB79 +:2063E00092E9B6514132C2F10C80EA7DD3FF0B2C497A5354BBB97B053E1A74908D45570313 +:20640000E89CD4DA1749F0A379D02682E59C5D748EFB399976940E8D147574A5F6FB5C0E17 +:20642000ACE630FCDC1729AC388F1386B75A3912F89C2764244043AC88267F3B2084C81DB7 +:206440004CD70BAC7848201DB6A5C72F1247842CD31A6FFDF859B191A5333F66F8F0F8586A +:20646000F1DA2985675F970190E9767F339CDECA85CF066E45059022493FEDD33AAC21232A +:20648000EC80201A10737E78F43D97F4048B93A4317DD6ECF195799660911137AA212BAF78 +:2064A0006C1C4CA73CD3E6DBE4F731145472680A5121D4E74243FD775FC468E5A13B6BD28A +:2064C000EFBA20CFE048C236114266A37C6C88A128A2B0A5073E84E11681B461BE0B35FA2A +:2064E000142FD64D489DC37721B14B39376F809328ED52CD762055BFFEA7CB0D1247C29EF4 +:206500005F317F58331343827136E4C8E07F791733423CA3ABF1EBC6A4D2DF16D0A8573EAE +:20652000EB440E010E8A9F320D8AF1EE17DC7430AC9997BFDA6CBBB66A2D3028D7580E1E0B +:206540003F3C8E50220918F15380592D123394722038219E0BE498BCC4EBF65D4BBF9D3DCA +:206560007C44B113E5C74B68DA8D45F832E8DD3C1F067791D15407A2167BD64F9C891AFD74 +:20658000F7EC5C07F883866D7AE747A013F90382BAF06F94BDB36A62C99A7553DCE142AAB1 +:2065A000DC48D7A238EAFB8990B21A33283916778C31AEC1A6C162FAFE503C6FB9AAD440BC +:2065C000A8453808F7D23E3DCD4B0F5E759F6CC4CC873FFDEEAF59A6D76A3C4C330A2D988B +:2065E00096E4A3B3BC4A8136F06960E041C6851C0BA9E6EA69C743E4881AFB3C2C16970838 +:206600007866803A62F4513506A24D21C5EAD45275F2D5ACDBA42D12AEE7942D31767A37C7 +:20662000892F4EEA8296127D36A1969D4271C16DEB8BE36A50D490553E0424989F375B7865 +:206640008F8243F69247C9006AEDA624F4DDFB12C57A5C1C8C84F79DA9654A2A7A1F6C234A +:20666000FFC82FA84945B89BB3A873544F666E7690448BAA9B355816A55C59408AB5EF745D +:20668000F181119F6480B4F3B1EF8D96D5F42F45ED6B1ACEC52C568F5A8CAE9243ECBD0B1A +:2066A00029385B42D732EDF3E621093273BEB9815551B19447F2B237129EA7E1482A2E0D54 +:2066C00021E5926B7A623FC94FB43A209705A3AEB86787EBF90F893EFF71CEAD6FF6A8EF42 +:2066E0002C71E40163819AD86A31448DA27D672C3E96E948345DEF4C003D6D723496A87BCA +:206700009CD3881FC9F564A66F3BB34227236EF22BB5C0165185CB422BC726C4F916423C50 +:206720008EFF605623DDA5B486028532DC6F0DAFA748DCBD5750D79C2C8BA07AE64C26D1DB +:20674000AEBFDBE796E92C56E1BD4ADADC4D0968F54780278A8256F0BDAB90F20DAC5FBABC +:206760009660DF1FBAF514C1DE3CF3F81E14066F050475EC6D0AFC315347752793C370E506 +:20678000C5243884B1448A02483B854F3816B0F6F6086B82C3755DBB01D8087F9372867AE8 +:2067A000FECCD60B9599B3C9DA184B8921365A37A4CF71DFC6C722304E049008D3E15D71C8 +:2067C00065677139839DFFD6CF02C852FF8E0607C82FACDC3B15B997BFF0325E2B2014D834 +:2067E00022D28B9B3D2898020506AA4D16C05FF8B9193C03A9A0BAC10BF373B7FA53076898 +:20680000E4E6FC9CE277C76AEEC8D3B626DE75CD69D70F1A70A058B79A5048DCF608AD6660 +:206820002940DA52BEF04F20487A0AC357C2B2ABC0D6E00E559BCF70175D2C63D754C4D329 +:20684000F66C3206E0F78E988E4918FFFADCB7CD769A68A65CAA27AB15E939D250E935A04C +:206860001968EAE584AC3654C50D3E4C1359B8996958DCC7B27A8EFDA3F04DB05F23B5EC27 +:20688000D257612C3648450909B0CE6669325EA9D575B7C39E28136C2F12E961CCBCED30AE +:2068A000D3F2780A0546EAA9BCA2596113D227E22A0A6009ABE706456E64079AE39D2367B6 +:2068C0003FCEEFEF985A704D63BF59C54D06B1C9C5DFBF0D7C7011FE516456EC8CE1C4611D +:2068E00089C7200A728F9A0DD34D5A3F5E47DC92F12D47CFBBD3772CFBD7356F01DF98B5A2 +:206900000FFBCB3F9C836340A240E29F3E4241969BC011CC702BFB2982CE6C03BAC5AB33D4 +:206920002FBAB9E6A0F9FF2A01AA34127FE4C7234D20EC5AE35A1D2DD0A11124DD127C0282 +:206940005042BE9F5E8185C4C78E75C4191EFF67630E8166D750AB29DEF321390F75B850EB +:20696000ACEFDE2C9DA64B487C3F557FAABC5EEAEEDB09611292F491D404C56A934F549A2C +:20698000FB47333061D79222D1D2188AB71BFF13AE120D63382685C46449023FAA592091C4 +:2069A000C41F06A4172E833E94378CEC154C6E46CFA8B6925F8923D22A812AFF52C682DC06 +:2069C00092A8AFACC3D0118588BE2732A8492BE292D4EDFF64465CE9D34B7EA5B9B90DD586 +:2069E0000607BD3DCD3B8F2BC6D0E81D7806A613D636554BB19ED503785900CCD2FFF117B3 +:206A00002634F893180A5C5C1CEF8ECBD3F253368447DBFCF553D95F9791B67C98BAFA3A03 +:206A200075D6BB95AE40F8CA7B68CC5230FB7EE993FF97BD6AE89615211699D09C706A6D12 +:206A4000B3C6BAA3C7330DE8D85B396EB717C505D114E821B4D0B1776AA700BCF9D7DA6B83 +:206A60002A59B91D6E2D47A2AF0583C3078E7103E5C89360977E918F7680527B66935A97B4 +:206A80003D6B11A6565FADE9FCB13B28C9A6D73E51773361B81F20DFC9A05BB976AE1C9831 +:206AA000741FB7996DD519B598A6B414E2ACA5755E7EC1807F9934BEAA5AA977F7E09F4133 +:206AC00054088B527B815776366F27045AEE465BCAA0A1071C69B642B220D4B53141A9F303 +:206AE0006F8DC4A80B7A0CE6D60DF6ED19D4B97BCE9FC92B41FEC3357E58744AC73F331457 +:206B0000C82BC7792A52336D87C9EDF1F5AF947291EF49B12EDE1E6145BAE650597066F9EC +:206B2000651A0BE589D533BD7F16FB06060374CD44C8CC96A9DDD0AA76D694AA84B46D37E4 +:206B400084269C5B2C737CFD13400EF00281458DD925957C55AFBD98376CED925A93CD078B +:206B6000113C7C6F419A94F1D75D27E9BB01C2D7BD926CE949FB15310345CF5E559C79CC0B +:206B800035F896CF34819656CAFA366F90EC200070D843F1872E4237EBC821842EFA736BB5 +:206BA000E89CB3B42B1617649067A6827BE49D825D61784F76671ECC003C2CA5FCCA6A7593 +:206BC0001C3C9C709D49FDB0BB47012CD0200E41750DCB87B1F95DCC065CE841ED8B4C6EEC +:206BE000B3A934DBA81B083431D06D48B6E879731D2C03E8B7490FBBDA5E2EB49D1BB1E387 +:206C00002237A286F4E4245F029B4B9AF33BB260BEEF1C279D0C3DC555FA1512AC8E6FB864 +:206C200075C87B11F8C784AB849363A9D4231AF0A797318366D0B3A85092F5749316B4242A +:206C400021F22A545107F485C589EC1182EE582D53A80A9C11F0877DE8879C106C5F1BC02B +:206C6000D1464CAFF1C7E3F4AE88CE186BD15A9C08C871A75EA02B4649594655793D0E25A8 +:206C8000DCC70E9037091DBC8F581E47C0E86FBBA194F9FF771A5A1A688D07199EE4BBDE1A +:206CA0009843383CBB4F58D56A598ADC9CD182E94EB8C68F341CDD764F772485920BC6037A +:206CC000A344BD4463567005A093FAEE9435704F6138AE291AF925F15983BEDCAB00E6A2B9 +:206CE0008DE6ACE3B1F1A7D9331F11DBB7F8A547E7303F76624C5F6C7249D5E51B504D0421 +:206D0000B20161FFFA126C31B35F879EFBCD37BA06996A76B6B7069B39F9342E7730E651C8 +:206D20000AEA7EB096AB39E005973587384003577BDF4645ACB01CB4086707C37417291A95 +:206D400084A369F30A0B4A759BDF05123B46CE23C39D29B687588D06BDBD73261B7D15CB9D +:206D60004A66463C3596666CB701437FC3399058A98FC880BBE67C5BE11A203D22C6C2C22A +:206D800039AAFED6BD176C89080753F93C93A329F9E7EA5D23746BC7A3EB229C89F239ACE1 +:206DA000760AD33C70D6783E97FD6C33ABBC5C7F6071B45B33702E99A5018CDE408D31F883 +:206DC000784A54BB89B63B3BB1D7B2CED7285F9AFF9ADB9563601EDA55868D36816FDCE619 +:206DE0001E8276B3098F3E2FC0B24E861B5FD2D75034504CF0434B1688AFB4BF660CEEDCC2 +:206E000078FF7FF8AEA3B3A566A46E1163687B016D9335AAC8C65E0D39BADA3DBE63DE8E9C +:206E2000BA925E34FA46CCF6F6ACB5A9FDC7BF88A7CB8CD11DB30F7B1198A5B85949E6E6CA +:206E4000414AE1D7AD372D4E135D1FE214027285FAA60EB3E96299F435293070369B1C9757 +:206E60005AEFD930673E332B1DA87E6F5CA1527A87A35FCD8253F6C2F70177770497139437 +:206E8000D7C326FFC31A7A32795ACBE640951D58D01FC67C505CC51E899A6195CBACD2B208 +:206EA000C3AF0D739F0B3035A5B6350AE0395D45A82889AF39D929D6683EBB00577B4A2DB9 +:206EC000491B2B1AA51B9CD5060C3119BF1439B82561BC4BA2DDCEF5815845536F383DACE8 +:206EE00005D85EFA9B072DEDD5FE74EEBB57E47528CD8AAABDC863CF99909BE32670EC33C5 +:206F0000AB517CD323B9FD086A746889F54A09D5EF9F0A2C911EA471CAF673A3D99E7F9075 +:206F20008A5F31669E81C13B9BBBCB642178E2C1DDC070043FA76206402E95CF614A440ACB +:206F4000D9BA441AE8EFEE37C96A5499CE0325874840F7F9522CADC872AF5AE853A92CDBD6 +:206F6000400CB1BDC0CE9499B341879291A0EC901AC486F7DB583C9A55D871804F21F88C6C +:206F800010AB69C13C4D7D8483623806B381A2684AE8815069689A5B144774A447E4FC08B6 +:206FA000637F2FF398AD210E18B0DC07E5DF8DD8474DF3D7D5798365CA2767C4AD80E89927 +:206FC00040D1AEBCDAE34E1BAB97A6AB402A968ADB5ABE1D470E32ACBAB7A1EEA5795EE351 +:206FE000EEAA2D8B898D7B105566C5D20069E99BED22AFB1B5A3CF3BD63A626F5DA489CA5B +:20700000AC860C69A9D00A20E4AA717C1BB20390D4E511AA4B379D203538F30312D27801D8 +:2070200062C4112056DED0C8095A604A269D0E85E30C4CEB28EBFBCE0DA8DF05BEEC4667D8 +:207040003D9DC0FB35624D87B5901B8CA0A01D24A91F394431E5E95E81A8BDA375A8B75074 +:20706000B844D49E9C208BAD72F3183B6585738CE3599B4D1D6540A94B604946172A842A55 +:2070800010884CE49FCE8C9FC289859AE5FD191375CA131FC2A650162378146DB7D4B0BAC8 +:2070A0004E0FC5C226FE2CA85527ABD71C31831FCE7E71A703A82D9DA4F183BF2FD1357FA3 +:2070C0008E5BF0E2D842824562B1950649B312EF14C1FB661EA70659E6493A6A8057A619A6 +:2070E00041D5A1143CBC4062A48E2C563A311C4816B40E8E3C3EC1F0B775F98E57B5909D2B +:20710000D80EF26BA75870C5EB7CD2A561AFEE7F126E5E3BF27F7231F3DB628F7B6585A6A6 +:20712000978EBB2292A74492384197858D2B70F75F94BB8010E8342A91CDB1164C9CA198C0 +:20714000F458FD6C86FFD9BFA9B0202940BC956255BE568D9DFB0FC7D51D005238E3FD41C7 +:2071600041C48AD242D567F5718D4B1E94CEE4002EE212CD80ED4BC0A3508B6C6253428FB7 +:20718000C619A8AF6F52995D777850972D6E2E909170CF10A8199BF07BBA439CA1E690F28A +:2071A0004B0562FCDAA585EBC8A6449239331C96B13855683D9149AA43F650C23CDD0CAC4D +:2071C000DF260C22C7BBDBD327D99B8BC6F058ED5A04F8F1F78033E1046B24A1EBA75F4EE6 +:2071E000570A43E275308AEE8A5E441042F2CE187D0BF70CAE0602D1D697257E6B9D2CA19F +:20720000F5C88D020B322CE4B5C2EFC13BBC4AAEC8F9A9AA76079D504811B42C970F40A280 +:207220001B424125509A942B2DFAE16028DDFE4EA6F70C1D549AEFF3C8329CC86D2D65BD79 +:20724000808D788EB5D62E9A7CB13A111B93B893FE467BA45A114C0D9BDCDE91987BD5C39F +:207260004E66D5B1AE79B4F8671B04A6C467B5C349CE937FEA7EAA8B935948F8D45D671791 +:207280009C4172E4181A9EF55215EC75FE76959895B786A6B72AFD2C9B37F6DCA812819D8F +:2072A0008755002F7F42A51F24CA9008B483C46A5F0B463CC7FBF7A4F3DDA9F850AE7A38E9 +:2072C0005676AEE21D017BB49391BB0A5D156A55EB30F6C13E71FAB3C3C8DA0BFF8B71361C +:2072E0009D41E835440E2E7FF6E479B8E5CCDCBD8A72B89C8523F464162FB5E75E56FF3E1D +:20730000B3B7765B9EDBE65FDC08CF9EDFF97B8EBB526F828DF2600D043AA57CE56F23087A +:20732000A9908D54C196365DAE5254CA0727A8A78E2D4591CA07F7000AE466BF084A579009 +:20734000F9221900F7994A9267EBC886C8292106CDBEDB73C8C6BB1469BB9B0A9BCA376AD0 +:207360002F093ABA5A6E956213B573D294D684F4260ABCD1DCCEB333182A00AA29C3A0BAB4 +:2073800074991F94556DBBCEA98F5E7FE863690BA3E6A98AD10D8C82131B3212672C38A386 +:2073A000055B37891C4F6050EE8C5249E7F9AD21A6943D6053F4F8EDEEFCA23E6189CDCB80 +:2073C000CA62A2E3DED14DC0E858F9E7A35A97E350330E13DE21E5B7835DDA81C4558EE3A5 +:2073E0005CCBF9429759D03F8E1987EF39D8EAA2A7E1215CD37582BF43D38CF8681C5AB5B7 +:20740000F3622C2AEC27C8CF7BD648F6BFD827605FA8C2C47197A76268E11660D03E908EE1 +:20742000CAF062AEE96BE0AD890BFAB66CD6D50D5CC02E20CFDA9CCF11297C0869C6556C0D +:2074400032DEE2C951485F5EB7BFCB22021B9091EC6DA0634FABD8298812641EED815583C1 +:20746000E893D2A658DEE73CE6D635CC18F2E77CB843758E241700525EDB70332A4FDEE7F1 +:20748000FB7CDE00F91DC1FEDFB8D06A832F445793DA1B421D57623EAAB4FE1EABEDB8FDFF +:2074A0003CA969D2D8A735A9B24A93F6348D4C475147FA048612AC17670DAF8F0F500D2740 +:2074C0001ADC01A66B14CE7ACBBFE6E32FC49CA27224B8FDE352E6FEFDC7E4A4E65FD79167 +:2074E000B1AA8BAB4F1EA5B33D3A350757B2E392C27D73E7E348A9FB9A3767268B00D2AE34 +:20750000C985C4C69102EA3D4B627CB24DF06512BFA5537C270E1D78C08150E0F5607D8A80 +:207520007D49B4878D4C6875949E1A330AD9C46D48D29A4A7A0630C4B5C7A74D2FEECB74C3 +:20754000BB1701D7DABFA03CB81BBAC6F90329E247630E8D5765BCE20658DCC093B722D7D6 +:20756000EBEFB5A1BEA27611F7E7DCD8620963E0C872391AFA8CE43C7A43582FDC23DFC19E +:20758000234AB14ED14610584258CA6B8347270F610A0F8B477CABDB5173212A3483F9859F +:2075A000ADE3F06C4879B203B0452E2052E5173FE4269DEDCF645DB014977236D06F6C21A6 +:2075C000F8C4C977C864B680DA02B52517CF265AA3FC3AB8E2370950B8F280B3B660230612 +:2075E00013F377842A716A082A6C4EF24D66E29D4264F6F58AFFEBB34180AB8F6D6B65F095 +:20760000FBBA1631D79E72E123993CC4A13D90963C435646CDBD07DD74D1E0544CC8D26698 +:2076200057475AD01F9FA4F4AC282832057874AC6879D621EDC0F1206BE3779A94038FA0A6 +:207640003E74FE4C5A13DF52A7BA8DC5122DC84223DEFBFA925BFF56280DA45DBB28719141 +:2076600054BBE885289A0A65FEAB6F79BAA68C060542E6523204F5B54EC93F124F15F35468 +:207680001AC733C0267492A5B90DBB4D7D1E7BD405B653A396A9AA94D975BA1503D6E7D9A9 +:2076A000BE73077F734CBC820EEC81A9155BF2C7A30A373E5B7797FE3401D186F17FAAFB9F +:2076C000B8871C9739DBB0527159A2386435B1D947FC7825E0EC6880E74CA16025E0651396 +:2076E000B695C8158978F80D1891D9687AEF5F6BED4E3F603863E28712BF98564783802B2D +:2077000057460FEB1B8D72C72016BFFF929EBDC72AB456C629170656F3D6328213CD6C41A9 +:207720007C1F4B300E5992AA9FA46ABADE046852DEF214AEEFAB30E9F8511D092CDA2D079F +:207740006354527ACD94BB998AFC58F7D4AA5079F02F5DA5D13381D8D8265F77BEBCF323F3 +:207760004A1CFDA53CD85E74AF397C32CCBBB4BC5A28761F0CA40B73719A409802C83EB0AE +:207780000C7692B165CD78BE5157FC3A37D90D2E242D6469FB43911BD1F82FE87E7D5E3E14 +:2077A000CA26145D4E33516B4F69E6376A499354E5C1002EDD810A505BA676857E8B859C0A +:2077C000FB602F0A5EAD958217C5853C87EAFD62DD28877BEC66E4CB03A8CC72D6A63FFDDD +:2077E00070EF650DAB47BDB5F96707A2F5FB1ACCCE72D8B62BCE0055157ED3A0DAA9498403 +:2078000017693A669FBCACF2605EC38D69CEBE4804C14B0FEF9923C9AAC44E79620C9287B5 +:207820004E2FA73A4290A03D977F7370D52C3961EBA7086A2D4FB291E6179B4CCC4B8891D0 +:2078400076C62DDBDC5524F7ED2D1100B7EF225BA11D09A14BF2DBF86501057CD6467FC18F +:20786000AD5A9D04A16F77692869400FA3E15E7D6C4D6710DDA9368AA11EA1DF3F2766CDE3 +:20788000BA0D3E4D10BE2623EBB785805A81A58678C0A9D62A86D61DBC8AE29620E19759C9 +:2078A000D907700C0DD0E820E9FB624B9D5EDB502FEC9342DCA5F5C75726B630552D560662 +:2078C0005A34D8344760CAD9182D2B20540D41B7D49055D34F4E62D9D98660560D8CA90B15 +:2078E000EE7C252D6E82BEDC7231513D6394D2871608FB253CD41EC575FC13025AC3950B4D +:20790000009B8F67ED55E95BF298605B441EFDDA4466E45995C731667FCBF1504039AE92B4 +:2079200085C2A0D4DE9614334A03BD259AAA03346BF3B1DAE34D2486EF7954180F69256C87 +:2079400030D04FFF042693C6C2D0139485DEF78A31F338AAD615BA929F2899A0BCD1C04C63 +:2079600035C702F2DB83FDF097829C248053C31BBC5A7CDF8A932B6C6733E7481C631DB404 +:20798000D98BE2E5B9692BA39F5C459310A9FF283C72A2614F87215CF2D3FCC1D1463EC975 +:2079A000E6232FBA929606934DEB3F23EC10FE93D8DBB493EEFC13CB61553AD23FFC4020CE +:2079C0002B5D96F2E685AA0D67536D8EF1601F5985E8A6A251F3F8CC8A7B53D5A05C11738D +:2079E000D77AC34DEBDF07C43743E42C8C9F392E0B60B817621775CABE4EF0EEF3D0E28D67 +:207A00004937DC6887B75CF1607D0AAA11814CE0CBE95718A6F2CEB312578C788AEE0A8617 +:207A2000AAEAF96CA975C1CD22340289704F15AC5EF97CBB6500DF91FBB3BB7FFAE909A960 +:207A4000545325DCFD13E8E9A6CB4C7B7346CF885DAFFE9FA978C2B416974911E176EF20A8 +:207A6000CBCA7EEA31A5C991F74F5638181C80476BFE8E0BB84C9CEB5331EC7DDA61DB8FEB +:207A8000F87A299206624A238BEE8CEDE286B4D707F9D742F8D58C7542362038F92C533F91 +:207AA000DA62F7DF53E78D9F54B29195009848E0D5FC7A4FEA33B32403A64BCCE297DF615B +:207AC00076FD9E48E6B21C914584315C160030E25BEDACD279A2F28F77793297E300995E95 +:207AE000518AF7D87633802F9CF6341E288ECDCC694C05F67493790FD3D94A1609764DB882 +:207B0000E91294D7796EA679F082E1F502881FF6BBA13321156E7186F562A397D1F438BAA0 +:207B20002B8DD045DE75C52D85565ADBCD10F32DE817682076D435C22F3CFE31063DC61E9D +:207B40003DB8DBB8E3A01D7D4FBB66DC61823D1A9B60F4B07C880E17698FE37584EBE88506 +:207B6000881556C48C1E5B3E83E169C5378851F92E25D3DDE6D3692BB700B8BB4784637F49 +:207B800012E5917364C15A092E02370A88D9BB6D536876CE713CAEBC14EF5A7C81EC4D0AB5 +:207BA0006B9E31BE573BE970B219AAECA81525E99025AD84D021E98BFC338B04D27EE0116C +:207BC0007A312E7DA6DC9895DBA365953A212793B58B929C9D36AB555961B26CF103040002 +:207BE0002345F436D94E505FCE15FC2367ACD0F4DF7BC7C8D05795D114BA58D23912C28643 +:207C0000AA57B4AFEE8B9C19CE1A568CA718C4A18694D9860C8327EF69AFA18265FBFADA57 +:207C2000861F0CAE95CC1D748B9527A6DCF2BB9BF604E4429B0539322D3CDC8EEF5F5969D4 +:207C4000B74FBE6E8D172DF48AED501FA639653C53DC15096C59BF3FC0BD80D5ED1F472C66 +:207C6000AE81AE35B992BCF6050728D8E4D1DBB7CDF5DF09F18C32B8388CA6131D53584507 +:207C8000B0FD6995DD10412C9E6346D62F68FCADE477464AAF83EDA62EC0CD93E69391FB7F +:207CA0005115D9905F1FF642A143B408C61D37939D9796EFA6E74A9402FC3D53547BDB484E +:207CC000344F3B55D35CA19FC36BA0A0BC37E4EC17BCA1028B2680ADEBB424EC2F6DA3A807 +:207CE000E17DB5215F86671E3957469D6A160DC908FFF0949122CBF4EE98009A7D76CBD66C +:207D00000ECCE4488DECB5D95F46B50821DD2269169A376659AA522F95414B1A77123D4059 +:207D20001228A9CA0D4A54A658993C56C98028C7C47CEC48424EE0D3814F678B26C3306494 +:207D40000C140AEA9D2C5ABB16593D223C53FC27B8870C2686054127924CDCBE61B6B88284 +:207D60002CD900190D55AE1C322B1F2729060258DC2A8AD24117379370C5413B5D93DED1B9 +:207D80008570441A541CFBF8620889BA1579F6D822A713EE53229E44E071D7D6708FCC63D7 +:207DA000ABB3F9317A0CE6A64B9C8CE1826B02931D08B8BC5252B6CFE00637A19E542ECBE8 +:207DC000E014C8970F6968D5D6DA758BC937446F7E28D567BD48AED3BB74BAB9DB2099CDCD +:207DE0007B8459A1A7A2BB1A40FE6CB14E86D3B4A451A8B599A6B6488CEEDD034993BE2112 +:207E0000CE6A522B1CD80E35C663ED01708B510072AA804AA6069B25E9F8638738267154D3 +:207E2000A9C4BB7D1D9AF29DE70CC3AC130312B8F2D3D13FB297470F232E21DDE68EA33A01 +:207E4000EFA23725E94AB64140800E368415A27E6082CB56A9B9032AF17D5B2AFC5CB28837 +:207E6000EDD4AD3DBA6AB13A53B187FC8D5FCABE8FFE7B3A11E09D0318BDE139900D2A685C +:207E80009CC904886592F50A7A2A9FCD0F821121350BA9145AF7050B836167B2079D58ECE5 +:207EA00075F6E202E72339B0C10707373E2C88884A16755E6E86EAD5E79E0FED635E9AE757 +:207EC000744EE46310D1A211AFE3905513FC6511AB2F3EAA9E08F57F9A529B1791EE793166 +:207EE0006FBEFEDB5FAD5075A70D70F07FF4DB947EF63002BE7804B5DB2E50C3C0CE30BE88 +:207F0000D2866FE02C799633467D6412CA5FD0A539F3433505C92F9680F1BC95E241B4089D +:207F20003AEE577B733B6F6108539D2A9150A78F4EA593D02379BEA4112031E552134A92B4 +:207F40009C9AA94AC781FFD34A483F02E7870153AA46029DB4A4D7DCAC805D6CC85FC124AE +:207F60006ED97272644F5A5BCD16F4A9DCD68EBCE8E0336876AB0BCA60BCB3EED30BDDDC45 +:207F80007D5F2722A5A6A8F22E4688BCF1F74E6F95A82CF090898B2C53F19531EDCA9E17DB +:207FA000F6C720C4EACD35AE564B5E0D1177AC79B00F3C572D1A4B08EC2825A27BAAB345E9 +:207FC000827148D54DE5DA29B2C4A9AD71C5CA25065992611B9FAF1C056ED44675A7B6B184 +:207FE000E296DEE6A59AF42610F2F45205CCA0B1D295ACE4517E149DAAEC7F43638CFEC303 +:20800000C46B4F06EF20D8B91B141F93E6F6D421921336ACEB9CD365716F7E20F597EB242B +:20802000790C1F74BADB2F64D9EBF4703C8DA957E306EFB5497BD5E267731A78716EA04AD2 +:20804000E23EFD563199B5A2A0165136489431A3FDDA5940BF2C8AFF6DFE8B0B9D2F346555 +:2080600052B20B78004A157A80F36EAE867669873D6DAD018868920525E26EBFB0845F2659 +:20808000196A3012D709CAECC10C5274C3EB3F56B37B3CA6E244659F00B6B812D32C73FE85 +:2080A000F8D726DD865526830768DF847076F8BF4D4E79D850F119BCAC618E3FECCEFD491F +:2080C000F62E2B904A8EC324BED01D10136CCD9941C71F48F73E1882B876CB3556A6D11F0A +:2080E000AE6BE4B5F4F589BB11392B2F622C438A0B05BD9C6A06C9FBBAD4382F2B91CD8403 +:20810000CE4FD8A4F05FF02CBD879682E58A9E89F35C4727DC5817CDF5EC35CE624CEFA76C +:208120000760F086D705862B577B6CCFD3052DE23D1E0AE849BD111943B86AB5984183DA14 +:2081400024E99774ADBAAB99A2BA9C05AA67036D827204CED37CD60DA2922143B8BC52EB9D +:208160005DC6E254EEBD43C79B35B2954DC247FA2A07221346169AC3EE9A00617BA98A478D +:208180004245C00651015CBDB3C98C7C6338FAF68066D5077DCDDB1EBE32621DC546DFCEEC +:2081A0000C9F2434F09C8DD7E5265EB440514B499DBB08ACFED8253CC738A8CA783E7007A9 +:2081C000B43EA2F3288C0250E5E511372AE2E52A040C045A1EEBDD1B49E9CF5E73CC1E8C2E +:2081E00091B2C4C4C2C4E62C92793AF6CB6FBD32AEF1A4F35D2278CEA63FB1A616E7BC2F99 +:208200008E4E44D7D1F5E81120106A3C4A0C4F0886E7063E1BB8FD9431B03620FA6A680C01 +:20822000A337400D568694C839B05750E0E6B9FFC11F68AC6794EDB2A06BB65B7470E7ADAF +:20824000ADC0F4D34ECEF65D648B0A11724D0D811682E75A895405F8041B58A61681544227 +:2082600011FC56BEFC05784A6CA942C57AEA4759E51411DFCF12921AECB2B101B70E2FD16F +:208280001B77C0460186E330541916D829C98B40789F80CD7FE79AD2B626B9A95135043462 +:2082A0008056FBD2A212BE50501B4565166ADB829904025A889F9BFAEA27860BB1D8B5D8FA +:2082C000D29C52A5827112A017B76AC5EB30F71CE49D4165678783C1F65FA8C869D5B5C296 +:2082E00010603448634BE2EE766B6A5BBC174D416DB7119EF670252D5130A2266C2A85E03E +:208300007AA0F5FF1C1611881458071ACE80C4FB707B3D9E92718D89CAE03493336FDE8595 +:20832000515A6DB1C11824423B0D221552755C1D87916D45862123DE33F8A8E1B35B5E598B +:208340002D6FC3B88D7A984FB8FF49BE537865AB22C5A040760471F758A459F88D7E1E4917 +:20836000754F9D1BFDAFC9B54D1EC54705743A9BDD7225136A005DDAC521C72BCE115A67F2 +:208380009EECC7F22E9B914496936A62ED65D19FEA5C265B98E3CC26FAA12C95624DBE86C2 +:2083A0000F351F75AD16686A76259DB9A614322F2701159A40C312112254920B49C7DFAF96 +:2083C000F27E4C8047F006EA6AA7E2B225967E3ABE67F9B98DA344ACAA7457EECED39A0489 +:2083E000E4609AD17B57E789C0CFE40661A72450D6BEFF6C4CBC478A023AD300D39AE3461A +:20840000A267B282096F5EF328B4EEDA2DEE46FC4C0B209B4C27A295B6AB539D9B0EAD0FE3 +:20842000835A8E40BA74A390DDDC4BD8F6DC97DE83B24A6A37433FFCF57AC1B90C8784402F +:20844000A23A5EBA1E8063066E506AFF58C4B488F5A9A36D6EBE375D43FC4E682D6ACCF1EB +:208460008EC2F0EA45E1B5F280768E789E3C97368B76E2A455EF98DF684BD095492DAE489C +:208480004D2C34E302C194AF884388633B62DD5F6770FF0DA05B59A5547C21A32083067727 +:2084A0009F2710670FC9EDBC105C4E777075F5515543A434BB86D7C3EB880BB1242162A0E1 +:2084C00014453EFBEFFCEBCACDACE74E74E930DE48E6D13C7BE6EE932E04B8F088E1F518E4 +:2084E0004A09217B96FC8765E6AA5269FBBCE74C93B6C7554C5BF31F23120C328ACCA1E072 +:208500007AFD8AB5F4447223AC62989EFB945227DA9FE3AE21E786740C1405FDC30F161B5B +:20852000DFEA1E7857BB4F5146D2BD485F142072B024C2741ADBA9EEC2A5C742DF7354DE7E +:20854000F841D4795EE9C48D58B26C2B91A77E5EB2069288C8A9B432FCAE7317CC06FA9B84 +:208560004A375880A2B50F71505F7EDDA1455B590C1D83636DAB5E3C4A3B641E2755B0E74C +:208580006197E14C95ECD96BA203CFD5C71DA62D6E3B904002C857340A54E74B6F5D382D62 +:2085A0002EE890E17B6C06C662C374BDA8C7BF01F1FD9BDCBFF0EF5CBD625D25EB717E9F83 +:2085C00077169FB2321426BE06C472E416D810F8760CB974B1DD3C3E661D32A74BDA5910DC +:2085E0001D3B352705464C083E1BDD4DE60F0C6E4BFEE729C6141F05E803ACBB6570D0BC2C +:2086000048626B4D70829F405BFB509197958D33FE54B9EE6C6664C787FD746BD818E4CC0B +:208620008DCFCBC5460BBBAF17FC5F2C77514DD5A504437936D7489A7946B386152A1C4321 +:208640004D85EF9A404854D6A6FF97A13FD1707B0137BFE0C97456EBBD70408C0794D8BABA +:208660002362E54DE0ECB850CC515331046314E128A874642E4EBE76F96685DD6ED7FA2AF0 +:2086800026B4F86B6B9E7D324952379218E2D9AA9F420DE554DB4ADC76DD6D2EAFE960896D +:2086A000B3AF244ADB5A4ACC09A0DE1C5C0D072371421E76D38581D5ACF805A41264277C0E +:2086C00053FC8B3F143D3B238392C5151568B3A24FC55E35E086082A9EEF91277C327A3134 +:2086E0000E9567B49CC94B8B6707BD5E672C28308E2A423789731A1CBDC01F2C54E62B2459 +:2087000036BF66139A39E872645867578C60AA3673E9B30663305B859856C22CEF1AB0302B +:20872000F89F8F028893499F7613211CAE5AD0B95ED58532C5A59471BF979EA56F5DB9C878 +:20874000EC53DC4F54D310A30874F7F81EFC92469CA655C21197DC5C27F37AFF87D44E946F +:2087600075CBA30EFCB31ED1C1DB33EA49104E3A9BEF290FD62D252F16B761790E61522D22 +:20878000D9DEDBA8338845A800636F2D18D7DBB4F3056DE2952CB6DD3DD5094F84F44ECDE2 +:2087A000692190B4A1638939E3D03980BBDD99A6617D4C9A0D7FCBE9A2EC2AAF668825EE76 +:2087C0002AC34847728686026CCF3CE7734441432E8DED17AC3721CCD07DD9569DFD34C368 +:2087E000DE3DAB28D6E8A5327BB0C7403C390569866BD8AA563BFF84626BB6BC61358D1FD9 +:208800000E5AD7F2C14704B981189108C79C51D745CAD5EA86EF14332FF6ACDEA7CFD0BD69 +:20882000283CE4661C05D5124B80E5AD87C5765246889E036CF9D50F4E588A64A0A2A58F4F +:208840005FB37AFECFC7153B2FCC377C567FF12D17AEF0080636E376F3EF2B834483BEE4BC +:208860008B8EE4CBE458C44B3D468D7A15EC2E19170D52ACF2171A255ADCBF72F9D377FE01 +:20888000BC7DCE7A04B8B8D6CF7B79422CDA447D8491D2E67EB4F1E2D7A829795EABCD8BED +:2088A000D2D7150458CCE1D0E0F348EB264EA1A681289D290C9FDD5CE3075EB971D40C4873 +:2088C000D5A9F548578B60884687609BEB47602C0F6CEB07E3A28F43339BE65BEDB2B272F7 +:2088E00023D80E31D31E820FE5C919D2180A5C85C9BDF07A9D8434830A446D8D952C3466B5 +:208900008DBCB0B50590606D7DB9922B285E4F6A28E729A65449F66A567E73AE58B1775570 +:20892000C89A3B2C691F79A157BEC67C2C6BB8F98790560582C541F9765FD0CD9EB07534D1 +:20894000C9F11593B1DDB2BFF28EEB2719FE4ADFD26FA4718B644C0BCD97FA89EE8B90094F +:20896000406482B66006FDB58954BBB2B15EDB7DBF2F19D87C93B6999F69130D6A826E266D +:208980003444E7C306A02092F2938A5502920D15B343091911CFAF1DEB1EF489FB61CF5D71 +:2089A00074E67419080AF169BB38F19AA98F2E6F0F116FCB512F75C30130BC1FA0A46AEB5A +:2089C000B1D8BAA3C4C065A4C235DE6BFBF077BB50035CC5984122C546D83CD6E2C67CF04F +:2089E00067D488A38CD42CF09E157A581C8B26B46AD89569E94EA696BB22BB6DCF36069A32 +:208A00002532EE26F73267A118E9B08859DEAAD8FB626785AC636E5FFF33E292D31E530BAE +:208A20006AFA8C9A76BEB353CC0AC8E12E2FB87598AFADB1C81860E7B6940A92480BEE1A5C +:208A4000E9A851A98D86FCE5C6552F07A335AE23B6D91235B7DAC58EE92EF9CCA4B92BD0AF +:208A6000CF08160F1D2FB88DC028370592BF7AED44313EA104FC58E509B3F23DCAE992E7E5 +:208A8000935398ACFF8DFD0A656FD5862318D5AAE469F62EE8DB2C01C4AD9D7126434C4754 +:208AA000E57D8A64E9483576343C27E2417698583FCAC0CE5DA7CBF2D5B137D633888ED561 +:208AC0006CC1DC08F411DF3F97CDBA768787A5F08C1997C1AFF6118A59683E2F2E32E78CED +:208AE00000E5EC9149A79C8AC12296E5FB74F505649D96D11F2FA769510B09065F30AC0CBF +:208B0000AD87C97C9749DA04CBB57655E48E9C8508AA7E1EA7A9C0160C8ABE4F782EB613BA +:208B2000D1E463EE0EAA55FA343AB8059A0B1EF3FB2E518B6886ACF16B2125C4B893CB73B9 +:208B400072B2260E5589AC8F7443FEB86F1D10CC4AB278AE88E801450288568A6296DBBA00 +:208B600024494623ED87065F06BF2AB7EF1DFD3878C7B34567C1E02E25038AAE274DC43E1C +:208B80006222761DAFEB579844BD8676FD686010C3C142133F6F12398395D5C06EB38A51E8 +:208BA00036B54FFFBB7D944C7E6071E90AB3A3C1F3D06FE40E30B2222D25DC0F17E6933FD7 +:208BC000F53F7FA1B4F2D307182CA28893BD8444472135E234845D42F8F557856535B0F75B +:208BE000D32477F720357C7FF9D1A8893B5A77E2896E2780312478FEB4360B8BC63D805219 +:208C00009350292B8B78D8DF001FB376FA230F19402DE06250CF1CD4CD59A7B8F2D71F5A51 +:208C20001F7E58704AC31C426A457DA8DD570A43FBEFC29724B367A0AF90A219583E7CD111 +:208C400024C3F8B145B8227191464C01F9BF219DE896E28852469071D3788AC9B1A5DFF214 +:208C600076C9A45A6E8E32F71CCD2C52622C281385103B9B2761D3A745A230B4828A4E3C94 +:208C800080CE4F5E69ABB97C5CB0686D36CE9FC2D6B6EB69566902821001EE48DF4937047D +:208CA000F2143DE13900EA30CBFF18062797B9DF865D5A33F7C21402B54D8EDA7A7FFA283B +:208CC000AF19B5BFCB40AFA4A27DE4AA5738FBCFAB5A617C3FD788EDF011F793BAEC66EF01 +:208CE000E89870FCCAEAB1DCDFAFACD8DF8A51ADF853AE5B9D792C1566C6DBD08B6E5C0EE9 +:208D0000D8878BFC3B9389E6BCDBED571F6E27F84B9B02C754310ADFA5D971C75C27F9A4B6 +:208D2000E47507B2FBA449C2A5D997A723BE807411444DA1FCCAE41F99F440BCC73E2A2AF8 +:208D4000C8BA9A88F57F65CD569E1993D4499A32E128A31EF6E20C6E8F3CA1D024CA8CE787 +:208D6000E5FD83255B87CDFAFBBD945D7D9D2B96CF67D6854F2A0962C8BB592EB3322F6346 +:208D8000C06F8A3B4DF1577688641F32D44F95E4AF22AE68CD8DE9CB317C4839F007A0EC55 +:208DA000AD1D1BE37A7C293420B2123059F1A44C465EBEBCC8C7A343E03D0C6ABA2E83BCFD +:208DC0002BA5D4A187F925259157FC62CAF92EC7AB20C03FB8D794A3341B7AC10FFAEB4B2D +:208DE000E3C1A738FBEB74378BE7D6E02432576EAA5BCF34A7E82B83039F6662F96CB19FB8 +:208E0000DEF0D3DF74F8A13FF46C9819F698BDCE783A29E464A67E0C91DA3124EDB23F105B +:208E200080DF3C0E6B692706F6E3D68FE4B1BDCA32AB72BB7792BF961F94C0CCD944B17E3B +:208E4000057655D002E604A241916FB997D1CEC9001DAD9DFB19C4FA88DA3EF59F27CDD2B8 +:208E6000C78314FD86CA19928AB05B33EAA858D0665B28059ED18B523154AC9529C592B1E9 +:208E8000626D7D9A9C4E551B7A0F92670FF8DA6E1556EF66D680CD321DFF68BEB0B5FDE424 +:208EA0006DC8803B635F8B3E98C81BEBE31876A4AA2440D58C64C4D6C0C85F8B4012749087 +:208EC0001D3A73D5490D040DA7F9A190ACA310AE14A98FDE587D3335F22BAC1E832C3C89EC +:208EE000FF27537052F27BC73680CDFFD2860FF1A22032A5C546A737C895771DC625036B5D +:208F0000D0B50EF246F1A86ED22272C6F4AFD8404CAC737D5EE00C6AAC5AF2D7F9D727A393 +:208F2000E476CF99B22AA02A40E14148CB04462523EAE5D018BDED46171A394C455239ECA9 +:208F40003E766077A3B26497E4C581710CD2280C113476489D2F6F4BF6035E1A00A73FD3D6 +:208F6000546B0322F5F98C4438318777B082E692D0CA7FF563F4A2753DE338557B97DE50D5 +:208F80002EF20EBE471E075B0CCD4E9F2A19D950CBC3C5AC4AB1DA20AF1675FC01304BB294 +:208FA0007E0B24E5D942CAE9F76AC305C7651FF2D1F1E26108F4680C8FFC9694B51FE9778D +:208FC000A7ED42E0AD51421448C2C1C730A6799DAC09B276919E98587B9C2DF3816FD265AF +:208FE00014A632D57FA07F51FAA9DFBB12A08A63136571A7B8D7CAB1996D5D6FDE6B01E847 +:20900000E81E73D8832CE1CE85363D684389F54AF0B5777842DCE3F3684414FE187BDF4B33 +:20902000C1F9B748C4487966519A8F153DE4A2969AD41AB5866CEA1B0460FEFF2096CF3852 +:20904000D0CBA7A993D2E851F01EF1568E26C37052E58F8791F86878F556122162407351B1 +:209060006E5E7EC34982273B9C632D46A654FCE7DB0BAAB9FB71562B01D4CEA695604C9413 +:209080009CDEFE7C0DDF00CAA03BC541550DD5BFD4CB2EBFDDA37C487E7E6021F61EABD96A +:2090A000BEC228E6B0BD9678077267171145A8C2A0E16247826FA4D2204E13DF1870C5B6FC +:2090C0007A06D7481462A4AC19757484903D8DD32CDEEF4A9207E2626DD6149EAF0D5F1236 +:2090E00029F9C00BF77154507DF9B4E57C79B2BD6A083C7178BCB5768C6CC1D48787EB03FD +:20910000BEE5143B4BE25CBB1D37BEA1EC2D43A71170F0DBFF5387F8A81C6F00EE20F3AC66 +:20912000F5C9F16B8C6AC18B50BBC8EC5AC35EFCB1950623016B48567F2247BBD7FADAE1F5 +:20914000862667406B840989B78099F9E99E1826CBEA83136A5036376B7C242D5E32C88B20 +:209160006E242879F0710B3EEA60C868606B7111116A874B3AAD198A020EB2B9B8B5B7775E +:209180002DD06BB3D170EC4CA1CCAA73A12C1D4B91768DB5523F4C8B58BDC3F1DA9830B3AD +:2091A0001D24A2C22C38CB04D7C1D480012C8A087405472403DE19B1A99F86FABD4606FFCD +:2091C000BFC8CA7A626D6664FFF6EEF847DE39029B15B15A66E784F2EFA7063F24AAA285A2 +:2091E000D0D9AD08609047F0EA4F12BF96B0786C41177D0743999522A8749F9C70168B2FB0 +:209200003730E48429064E417CB5B9FA6BBFF81AE2D93CFB77EF8F203ED24CBE5521DCC866 +:209220001E044023BA8135214AD0F90658D5EEB1B6AC9DB357BCBA9392492BB32A8FF9E9CD +:2092400063A4E62D07D3020821CFA518659ED038B5D6866468B83EDF992BB414455BEE5D2F +:20926000727E0D64D086A0C409FAE13DF5200CC3715A5D8C49FFAA18CAD788E59CB8AABA4A +:20928000A9885639D31270A6FC32752ED948E656D2B5913C3E1A8FC3B7E8BE66993A3434E9 +:2092A000D3493FC3A64C7E117D94D9B8CDCE882D60784378D5615CCEE278EEDE85D6320275 +:2092C000452B9252A41837AA7D8EFDA81A7D059E1451295B3B2EF3A6E24CB52609AC134EA9 +:2092E0003E43A02F73392C585390EE3828FC2927A48DE3F52A2FE2595294CD903EBE482528 +:2093000048827E649EFE6C13A03CA27426BAD8C271F33890827AFF4141BD5769A09B70EA5F +:209320009322BD0299AAAE83DFE8548E71C8B7F74A8A4C396A2AD2FFFE7F372963C537813A +:209340004FD92C21E442727ED2C7D9C1FF459D7FE7086058E33A0B30A2D285DC12FDF8769E +:2093600039E54B9C2A4703EF551E802076F0628A769384903A2024CC9AE8AEF2D28CB3A5E1 +:20938000CAE7EBF7D259CA9FA73BE8FE10EE2156720DA9CFD099139F9596E3C3080E787583 +:2093A000453DC7CA8B2F3F9DAA2D1A22D1A882E1711E18F9EB04F2502C3CAB2E07ADD1631B +:2093C0008A32EDC9577B3E98C4633D084C4D734FBE1676B64CBA30F903BC30B35767F0A38A +:2093E000DFCC410C40EEB65F3EDD12B1361BF1836E4F78E7C6E380FA74BCF135920409500B +:209400008F18651255A79F6EF7514D6FE74B3766769919B66BAE811245233720747A011BFF +:209420003EE92A08545479E9E2D26F024291B8FB68EB0DA30F64E77576B83DBE2A12C14FD7 +:2094400037BF27BAAE45F89E607E3D85F7934D91662A436969AE3E7B375C33D716169768D0 +:209460005825E110A162CF90CA05BAD799C1BC8DDACE2D7EB047B9C1274A6FB85948C6A6B0 +:2094800040F7959E09691EC8D5B1F18CB08AD257132FA2BE63EE14E08F5EA75EDF10C50D0A +:2094A0004965863D1C7F5186174D68A92A549810373164CD71A6B0E8864CEFF43E65C027A7 +:2094C000B4709C6AC34099B2C1073BED27F7A0C30297302A165445AF5E719001A38F0309B4 +:2094E000A9AFF3AE693416C895E11739E94D32609E17AB2FE10FBDF458D00E95EEBD240D93 +:209500007B1BBB098D2F15F9B2E1BA47DAD9E664522F6AB070FA3AEA2E5320F2B78ACA0AC5 +:20952000EAA4367352EF14FE3BF33F3BFE6F097DB7FB2F0875E8E91B0DD65D5A4470976077 +:20954000183B56EC79314AA538960AA3E24089E9992048DE7E6E574FD93E12FB7C97EF1B1C +:209560008F658C8D70B788B530918A3C5009EB031EAC50F2C70E419D66D9796379226EB712 +:2095800057FE484764CA5787DDF5D59218B3697FBD0DE93A8EF3A7C1C79A950E997712C330 +:2095A0005BC17E559711CD8723C37754DAA6E113177EF281609C8CFB7E292D46A0C976CA4D +:2095C000EEF87B3ACC2A3C8309FDF66DF78AEF0D3675A8564CCA284005BF11C6FADDD3D811 +:2095E00029C49A76A7AF19E156A6C151B854396175451E3EDF054F279BD8B0A93D0737466D +:20960000B33BDCE1D4E1382B6143C697EC01BE8CF92653BAE2BA792B9460D3C2CAF2939477 +:209620000EC2C18849277C8512174E6F042E1466ECCACC5D3B07CDE7123F94224F13EACA1C +:20964000C75E33FEF96AE247D5135204FF20185DAC57214D03FAA37DC7EE4245EF5A9B3672 +:20966000111EB488F61BC8B49D58BB76C0FB05D7CFD52B4BFF33B0E7C3232140795B708E39 +:20968000DD93DF7AB8E468E14327317A594EF9FC9C625896C4B19AC32834E8E8CEF3DA26C0 +:2096A00008D33D9EF17D4CAFAA2140BE828C2D359CF6A83262290A74340456EC0B4A9283F9 +:2096C000CCFD37A1129CD79EE51781D3B1B3295861155EF933AEC58AEAB629E5D0944498A6 +:2096E000DD3BD8BE6B40E87A112D930BE76AE01760981628F4F9B6C6BA55CFAEC93B769551 +:209700005B802BAB0C71302A3F837C816B59D103C18CEE5BBB7E9FEA0D95E557ACEC70B676 +:209720001110C82CBFBCA06D8377558A138D323E5F22DDF7BB89F1CE2DCA7607FBB2012FFA +:20974000FA934F3C0E0330E6C0C7EF9701F08DB141CEB02FB7504AAECC5EFBD91994209244 +:20976000E7D138DDF4560950630FA7D4CE9A7C5D3BC61E658934E36A618254DC0E9A8FCDA6 +:209780000B1E7C0E9E523F7FB0E0EE680A591AA0D2FCBAF0028E14A36F62A0D99BDAF74EA2 +:2097A000973E6CA0285A79D4E3B959860FA01D532D78396F9CE359C7F23CD20979789DB725 +:2097C0007DA4E0FF88B7710E63F596A0A5B17BE66232EE789B60DFD996A89580A866B7BF02 +:2097E00025A1FD8BFF887C7C21D33095DC92EC8EB7F779A2F00FC1275147C33EB9D30171B4 +:209800003E0B02C3087762062680F0952D285C7E2F4495C1DB6B7B64B3BB96FBC1AAE4EFCE +:2098200075D8D5BE9DBDC7CE7A855044F0F7F6CEA66DA61BD67DE3C9665F258BC651C7D81D +:20984000CF1DDE3F3ECB631811CCDA531D175AF9F000E910527CE3B9F7A39C9C10B9555453 +:2098600057D4648605FB0CB28397CFD94D33C8B49CCA0B9DDE1132515F7E399A0C6DBE24CC +:209880001FFB6AA0DA3D62F592593E801EA6A992A5DC315E1D7EB328E77A9FF25EC3B599A7 +:2098A0006C7C522C618B6313684875D0F78BCA453270C12620C23C5942EF55308EB5BC4B5A +:2098C000D34E30E43E52C461B7980E57B3616658AFC35ADEB2C740B66A8A0CA54B4AA73CE2 +:2098E000162DB29C7B8689E7EBD119B7CA2B19FFFF7A3AE6F13B56ADE704F9C9A9FA85220E +:20990000B18E99A7F5D08719D2F230C6E62F4E36034FCE1FB505D457F2A07932AC3B57C7AA +:2099200094C143428639C0F7A31A0F2AF1F3F27185E5025C8873F691352317484800CD86FE +:209940006E29927DB25CA411EB82007610C85BB5401CB99C870A7FCE737E5377C024297EFE +:20996000296DAAE2D10EEE044BA4893CFFDAB26D23A9DC6F83BB4937372E3DD79F5AD4C766 +:20998000E6DD3EDD000FE67F424A35173EEA27D7AE3F9ADDEC48544A2E1CFDA312921BD5C3 +:2099A000E34C0654B30F3F3938AC71888B44C84ED341FA28DAC7C641304B214771C05A5482 +:2099C0009CBA268B03A137D79B1D6FB3BA1F06C579962F250E9F33AD9E7226CE48340E8F43 +:2099E0003C113C476267B0D7AE0FDA4D4E41F9BE70B528F7768C89548A749AB459FCE79AD8 +:209A000081ED3E358FD16285B3FC3373CA8D451F71B2E1E8A71129796E5FABAEBF2F85E04F +:209A2000360AAD5FFAB9CEFF0A250FDBB58E0950F3C4473B60C73C8BF9D3E8103B4F48B137 +:209A4000A556CDAB1AEC9A72B88607BE49299ECDA677EDDB9AC937A1965714933BAAC5EC57 +:209A60007229CB6477F50C835E2DB54723FB2F71598EA4B06AB0B434434D405A33CED9CAD1 +:209A80003F8D3FB6FDC30E344D3A97B5AE94B8ADE6D4D019F3131BE60D63BB9EA5F20D2E44 +:209AA000C92447F2EEBED2AB9BB506E0D95676C9CC2821858699E4CF52CF3C70F83DF773DB +:209AC0000700CF34B27312AA0D8930CEA289C0C1E5626AC88E5E225B0564B0B0BC5F7524FC +:209AE00034EFDD3008471A406D76DE983D136A3C5A16B8F4A5E1320CFAB814B080AE8268D0 +:209B00008FBDD6A38B4E0AFFFB6271501722DA0028C396ABCFB2BFF83E05491E6FBC2733DA +:209B20008A36C3B52F9297BA8DE6AB760FC3817758F52D9D9A24474F32EBA3F40F4636D8FB +:209B4000DD6824B2A1ABE9BFAFC2A9B967AE7739BC3AF28F14738640A462B860EE2B4D6BAB +:209B600067716A14FDCE111D3AADCB037CD7FBB4DCA3710B14A485D756D642A680A057BE87 +:209B800084CEB62C1DA8F82DB79D72A0B76BC0618F937C8ED51C9A33D85DA92B0CC0A0128D +:209BA00022E89C5D77AD7F90F10D06EEDF18B5F9746D9DAD9E6D0517C5C6D2A8598A29AFC6 +:209BC000A62926FB7AB149E18E63D2954FC448DF21BD3A6F9369BC5D2F0E5365003542AEF8 +:209BE000EBBFFBC476E1D7FD68749FF3620590248FA8BCC1DDC541454C0634C43683A08742 +:209C000097EF08C9EEC2187E714E06F1222664A703DCB8822084387F01C76A6EF0165AAA80 +:209C20008D3E1F19A0339FAC93BF3918B0935B2D960D78ACE7298CF4B01AD77919BD6A11D3 +:209C40007572E68C01E969093D3FFC7FFC9719D6E828637D0BFE165A03E3A3A8A44A458584 +:209C6000231347A015CB91E70E58426054BE5A518D80A7F6C471E7D5A2D8073D486240DF88 +:209C8000DB33A18DFA9218AC90A88E4EC850E2DBA2CA681D78A10D4139CFDA3D84F8816F6C +:209CA000A1354AACDB8145D86CE01BC1ADECF9C5C2F09617C8405E697033A52C31A693567E +:209CC000240B7995E0D24E96051CC56979DD8080FA0AFC22C51B744F2BA9021014466FB8E0 +:209CE0005128E1A6E7C95033C92E2F8AEDEAC241639DDF0744C17D44CB671C0910B1E66895 +:209D000018E302B78B59DA7EC1A791E190A00B4E98BEDC75040FB0903172265BBF527FB290 +:209D200002285BAF6970753864C9EABA7DC2100B2637DA5C76CF358F79505E21E79A51F395 +:209D4000C44B029504BC357CFB71B4DC7811ADCEEB86512831B9342405A0552B852396E17C +:209D6000EAB25A2B1CBB06FE54FC16C19DE42148BF4C421A5023577E2A147F75B973592848 +:209D800016BAE7AFF1733A2F330DDE1C4CB345B9EE35F9F653BE6D9CD486F84E3FD56CB756 +:209DA000041ABE832B654E43DA157350CCD7C3C40666CD7BCA9F4F43490BE00F5672392A2A +:209DC00089EC52BBB2053D5CF85CB50A5FAAAE030E75DA1569D4B76D8C243454915C686321 +:209DE0002DB80D90A393AFC872C9FAC0B4ACBCD060836FF0E24CB0922DE7C6F89F7F9945D3 +:209E00009DC99144A60B9EC1BAEFD4B317DC0270C8382E5E37DD1C5E4761F9273F5395B4A5 +:209E2000E39C4426259439FAE91366CF982381C71A1DC37BB3D5A8B46D2A9A67E203C25928 +:209E4000E6478191B14F190703ACF5458BABD5C7E4F0D563A7F8DDE6B74478C71D26ED5AB6 +:209E60004241CC5F36515375868C51DA9BEE0C7FEC7219957DCB766A60775A9F1692AB95A8 +:209E8000DD25931ED9F80789D54F8CFEA4AE4FB9E8DCAF889D6E3746FCF322FE3606EA9757 +:209EA0004BC5ECB4538F8E7353CCCAD1F65F488222A1B7599315F95BB7A0632F3C8FB60DF0 +:209EC000D6A1EBA38D565424F1AD0D690C565ADA1743D7131AF0481D3BF1D3AB0DC93428E9 +:209EE0002F8A9E68692E5CA712B44B87B32D0EFE29EED22477A39C9CB6925A8C41AAA07FEE +:209F000051865F5A771E7B42EBB80B5499833A078A0C53EDF009ED5FF2706B050544B31304 +:209F20006FAD0F2AE92E360F7FCB375D254CA696AB2229A1B2A7A65513F5D5E05F72D67B1B +:209F40002862D6BFEBF57DCB6F4B0F3E0F6A59DEB17E755E24AE9864623A6552468309E925 +:209F6000E376A1DA0AF3FF56783B217C8413CDC8BDAEF48FB066BA7BBC1CEDF50920D2D37E +:209F80004FD44D29A6DD8D03E5AEF572326C273A644B08D0D1BFF1A788DF0167588D8BE747 +:209FA000F26691BBD64303057D06D9DC40B1325C4CDD70F18D754831BD1248A709068812B9 +:209FC0006BDABF16F5B6A803B3EDBD9BAD9DDD81CC90B87690D1ED721081895E01A65DA803 +:209FE000350D90D622B4F23DA605FEA6B77299B4C462B25FA881C9B74643600D0E0E27498D +:20A000008B81F4B543E0763CCD759E923DBA6FE94FC5B7E4F44748EC0AFA956892C1A106DC +:20A02000920785888969AF6BD942F2DEFD78D2606D7DC7B3606E0F52C63B5AE632838E20A5 +:20A040006550616C4B745C03BEA3FDA86B368331607CEC5EFE0D9439BB9B1417B67CEA86E4 +:20A06000E44D76DBAD3F75E379FF85693CC0B5F01654478049D57596AF0010CBF656E313ED +:20A080006751D8E24F9B0C06B2EFEB354960794138615CA327B894C02F7B3000D788BEEA82 +:20A0A000F856164E18292589CDE9E38F1384E8A1BC0642FEAD97EA3D767A6D16A8C4660104 +:20A0C000B833FA2F76FF44872F4F71E40EB0739CFE41A82F56D2D607EBD044F68EB5E8371A +:20A0E0005C7727907CFA9742C7EF8DE9AB571DC5C5B488AD8DE961078C96761EE3E725D076 +:20A10000BFECAC79E93F962C6F0B5986776B09F122BCE53FF44047EF1FC6E465FBFF834AEF +:20A12000208EE453D902D13A7743B80FF670BA7CA3467A219AE3435459DAB477214017FCCD +:20A1400008979597FB8A2D859663B3A005DB0D57B5804F285B762B50CC4249E8F9EF70B727 +:20A160002A0063623F9B018055EED18CD3434742170B372A4BA969A7C803657ECE16AF6F1F +:20A18000BDA59108F25CC27623C768B42B1674C8EBADF7F362C7D4A92B814190CE1BDA8FC4 +:20A1A00043BD89CD6DB44B2B82987A1508D4277695D8E633B0B4168F26BD1A8EE284789FF9 +:20A1C000ADA80274A3C7B1BB5C332ED5EE186D6F764B6CCB07A496B84FF23845078F831F83 +:20A1E0009A768F1848782718038E475EE23C533849502374AEB7EEC9A0DBC44699370967B9 +:20A20000971C029DB3677DE9DE439B49B45B5525EB0744DA6C811117160843F7860F460284 +:20A2200072A38C58BCEC5740905F09C5D6E4984639F8C8B5E81C82F9BF6E7EB5B04E258C55 +:20A2400050CD35CD0BBED267C6166E20DB7087E178C2302D66E3944BDF5DE951C708959A8D +:20A26000C41297372E82356F5215E6A40DB4B8E14E37C6B7B890F15A715720BDCBD9C8FDF8 +:20A28000DEEA9CD289E892776C66D1B495EAC2B5483C36F1A1DBD27FCDCC7572C92E392376 +:20A2A000B12207067E7C89C480250B4E737AFD3C93E3A3D57A35D34FDE4A1FAAAA8325034E +:20A2C000AF6B3A3A259FAAB439CF74C77044F6419DBB47296539E1EEDFB235B730A5DCA994 +:20A2E000B5C451D831E7D3282C1CC1FBFFBC51716D6DF06420A87589C5418E0288532F5E36 +:20A3000010ACCE460531E04E7E9A75B1C552B34D444189A7E24FB8E2A1C5E22E83EFCBB3CE +:20A3200011D682DA5024E274F376F562467C47BA0D31E5CB4CE77B9DEF9F4FA3A0B9A9B51D +:20A34000F306EB5C19DC7441CBB24B93AA8E92B14AE81310A1EDA6CC189D78FA22E4470C68 +:20A3600034A96ED78BC677E8CF7802E2B24C2F8DA1B8796418950D97C2A10F9479B804D292 +:20A38000204D85B2079C18CD8FDBF2092660D1CEE1C2C145DC66D1D9CAA3EEFF1DDFA7492C +:20A3A000211B0C4163EFB1D6EE313B6C2B446392DDEE3C4DD3CB7F0114CC20ACDD395BB8CA +:20A3C000C917FABFB965B5DE091520E24762F44D9DC3170B5FBD1C9FFDC91D30064210A8BD +:20A3E0009665F7712FE67FB6291E4E82ED905624332B184F3A509DBEB8960AE2102426065E +:20A400005469ECB2A1523C6165756D571DAC5AA21C65B8FEF1207E062C709F53C6E43EA20A +:20A42000DA7277ED703DBF156F15877F7C4E456E60DC1558FD36C0A1ABEBAD2F39CC5C359F +:20A4400041CA06A77078A2820E0E75CDE6507F3D4A8D672BBA178343186DF145531E90DC50 +:20A460003195B728CA302581163DC15EA0A1A07142333EBA6B87377008F878FE1A7E397E08 +:20A480000B7E7075945FFD13BC97614AA7CAA60848502EBB5B7D4E95743AA6674011A4D66C +:20A4A0003E3A216C94810EA22E59D033C0BD80DD06991847FB25EAE4C4F5B1CF31360510CD +:20A4C000782868556E66C93C6A940FBF3440AF50C761B5A0F4D1AE4CF1384DE90E5942EAD9 +:20A4E000145AD462833721533BB699379E018F6DCC8CB41EA9AA4453EE56BE7CBFF1DEB955 +:20A50000C5DE8ACE56209533C539D0C6F9883705A8BC748D98547DBEEC05F0611055B6AC1C +:20A5200000A6F571AD6BCEA202D82AEFBDDD3776E44CA47E7CC55E937AE9B3571030AFBAB3 +:20A540005D2E034E6332692C2AC3C704535012B6049D2775EE3E3A4A113FE746B08899CEC9 +:20A56000BCA902C3A4A81F7676A5D6364564203D3F0C47043952D31F9563A8FD4D0B55C383 +:20A58000A2820C9F4B6D8CB03156E4FF8DE95BD2BD79CD1DBFA6D87BE431AE2D3696EDEA80 +:20A5A000B70C464DAA1CFEEC5F5019DD42ABBBE3B88BE0EEEC2F2F91158744AD3E0558EE63 +:20A5C000632FE4BCD2302E85A526FAF96CE0654FF2201873D2DD790A75263B9E88DB79CBEC +:20A5E000E860000FAC81D510FB9D4F43252145D418CA5C761B1C992006C7A264A7E16128E1 +:20A600001C70E29FFBE9D30E7B6006F43A24D4F508AB7E658FC44D069D8D122D8E290CBD47 +:20A6200048D7DBD87B38DB1FF8946E51E96F0AFDC6194DA9DC8A498E5A826CBDB0174913B7 +:20A6400030C44E13D50C9E4A5E0659F14DB87F45A6FB37530DB898C9ACB5C407B5BAA510C4 +:20A66000E64E8ECDC4117DEFCC18C7A68F25AAE63ACCCCC42CFA70D003F7FA63AC110E9CBB +:20A68000EC56FB48C1AEC8960D2A4DBF6A0168E4BAA15B07B1A7B5ED626AF52CA7BD0A83D9 +:20A6A000CFEDD3E1BD75284CB4987D4A48994F94270E35A40EEA17E156A272D16577A1A750 +:20A6C000F8E3CE527321410B78F2AEB0F3616A9F0307BDF4B3A58EEC7E756D030407EEA1F0 +:20A6E0003C822C293AB05A00F23559336D1CBD3BF6C88EC026412798D94C1FDA541240FBDE +:20A7000089E93AF74697949F01D5644DB342B4428694FACD40FDED46F821EA1102570FF255 +:20A72000E3D9650EAE752AF48E539E9EDE393180AC133D5213454713EC754F0CEB5CCC27CE +:20A7400026ED4B9C72135372F6AC3F25E70E6903174DDD8ACF072602F699EB131C551F93D5 +:20A7600036BA920B7BB35173075C8D14E4AC2DA8DC355C78290975AFC43A44B1DC3811DDC1 +:20A7800080E1B0928CB5AB234F95D60F25A580B2AD0BE2CE53A9A758D5FC1B80832D238917 +:20A7A00046929FF1060BB3B9DBE2054AEB7FEC760C759B872E82A3D5C3D733524AA04E2793 +:20A7C0003B6549D078A914C425CF937E825E9D41CC3FA5645BFFA38B7C7E889C702F2E7904 +:20A7E000862CDFDC32E2A1CACDA2F12B030F23CEE2208621DFFB98EE247D89873119234C6C +:20A80000C4B47EA16327C80E8358B313DB5431C234466A1EF0FC2A38D07D35B00E43CDAD31 +:20A82000052DDE63B466E612AF58A909BB3F2203E45E34D6F502D474AC19712309C3881073 +:20A840006E770E708BDFF689E6D138DD787CCFEAAA6567768EECB0BA7500C7A24A3F39D0F3 +:20A860001D0B88FB5DF2DA615A8966DF0772A39A68B3374588E86C6BA2D503AB4F67647F29 +:20A88000FA382FB5BDD185CFEA882F70BD7441BCEEFD6D18A42B340E3AFF45C0B1E3FE89A7 +:20A8A000FC766E722D2939674575049E4E4BD97EEF9BD8F3D62F9B2041FA20BA74AC51D891 +:20A8C0007A26DA2893DD98EFFCEB1D99A8803DAFE437A490C8F5710A6E3D31E482DB89C041 +:20A8E000FB802AB0A2A52657B0C1B91F791DB2A7248CEF81C53F29277618EF50775BD361C0 +:20A90000919D58FD3C5CD0B347A66280D165FDFB76E3CE00C646CC35A94A0A9DF03B111F73 +:20A920001A4B546C3AB47560124D91AAD5F7ED00047B4225610B85F3667FEBF8FFD783B73A +:20A9400033D645D20E69DDE75F88C263ABE9FC08632339503EFB14D81DF8DA3186512C2D74 +:20A960004AF63CFCE8AB0EF629DEDCCE218B64F4A4E861961A8329768A88216AAB4D8CD55E +:20A980003235A0588E5E3FBD23E0B9DCA448818B9BB856EA66DC1BE30DABB870BDB3D146A6 +:20A9A0001260C843C6844B308E31467643F36D6B567B04558A17EBE414D440276C2C062F16 +:20A9C000B37AB82B5967E4BBFD92456051490328B0D5415A0ADA3CAB006B01EC66A79278B5 +:20A9E0004757A5696075FC5E00A9C2DDAF94EB22D13704E6D3E844EE73CC71F37B6E5E4ECD +:20AA00002F44CCDB8A772FBBD78BD9C6408D5318E9F079C9DCE04B4FCBA638A6F683095D59 +:20AA200006B23B3EFB881D5759631C2401B567ADD23C25B6559DC5791D04D3AF04002DA695 +:20AA4000B76F9D9360589592BF192F9237351A03EB38BBDD21D8E7DE68FC07023B8B54EDB2 +:20AA60008362887043AEE879F5927836E9991487864BCD27045F86EC6883F17FAAF329E6B4 +:20AA8000D6C94F626C108A939E7A8A6D3349808CF5D6B53EA2606D539FFC50C82125332763 +:20AAA00035FB304C817938B318361FC8B0BD1D6DAAE5A42F7F2F183C6F7006CEF56BF7A6C5 +:20AAC0009FCDACB8016F9B8594B472D1C2342F170C966B8478B15FA765D2A4D6351882A16E +:20AAE000953098B60C13E94BC41167B51060F7C5A51020DD3EFC858EE62F00F570D2FCB5D7 +:20AB0000925AE6CDAAEBF7F4281717A5B4D16E597E48E08FED52A4B32A76E97B34687F9352 +:20AB200072B9CCB71B8EE3334095B7C4AA36698D247EF5B76F14429148D0AAC0C1475F35C0 +:20AB4000EF7BD694F3665F3FC53B6FA0311F82CA27B4D1A3E08692E09D9EB4FB8459CD22A2 +:20AB6000A9BA3FDE0A8B22F19F0B9A103BC34875B2DB41E9815EF993961A08AB847874DFCA +:20AB80001600ED45F948B9BD3264665281A79422B45BB266A4DC352396DC36C6F4876676C6 +:20ABA0009D257382B2586F854E1F31C5676466FA7DE1AEDA6824D2F5E5774DB9CFD5CCE364 +:20ABC000D5F31FF7E0479C056E7A67A24ABF9036035091F75FFA6F838DF13D8A11848D83FF +:20ABE0004047B5B6A0A52B5B9FB58D2DCDF95B74620E9EEC8478B58B826D5F5B598FBE442C +:20AC0000BB39EDE39D11F54E5807C9102EE03D4CCDCD0DCCAAEB35AE1398078BD44C7F7079 +:20AC200085E48EB275148E869F2CDD985B4F7EBFC278232FCA7F997E7865E30A0E38140790 +:20AC40001AAF42F94C4A92DC0F6662D4B285B973C03E44B3430A9CA77AA6A77422F7D2D162 +:20AC6000EE049D3E95114E9AFF736262343040D27B6AA0C4BF0A8359C7525CE2FC605A834F +:20AC8000670B8974C8E157BA939AFD16D9648931E9C4F3739FB6DCC812CC196BBF95878487 +:20ACA0001A1CBB35D78E321ECFEEF9B0EFD0F7FC14490818666A864173EF539AE47902C817 +:20ACC0006B6DF7FA1138FC6B415E6E80A3659593DAC7AAB306EF298C8E7FEE40836C8B15CC +:20ACE00031DE4FFF6B7B90EB232EAE1CC6E32E0F775A69B179DA477374D0FF161EB2C84A62 +:20AD0000E43668A3F132D8963BA0524F380D32875C3D9B4A27641596930701E047B54BCAC3 +:20AD2000A8295FA8706DEE85F5977150497A72C5BB29A11C9050B887CF6048A590A7E52686 +:20AD40007CC8B4D4D18DA5323C7870DA08FE3163C2F35C6D670FA95E8D4C237B2F9B70822C +:20AD6000ED16AE6A30B48FFEA4E7AA9175849CA8E138E09E70277546B7C27B608F42435A99 +:20AD8000F289C822EEC6B3BAB361AC0F55FADF75782DD023B55B429EA7E2B2598D36409804 +:20ADA00083AF7D0D81F338502EA12C1AC2B696B7ECAAF2A8455D080876F966E6A85E7CD70B +:20ADC0002E69A8FA80D1B8895F70C2E39E4E2316C64F4ECDDF000887ECA923D79761AA93AD +:20ADE000C45BB0CCCF09F0EC86778D22F7FF35CB8FDEDFE9A8F278AADD97DC3BC50AE6B081 +:20AE0000A68F238AB0362BB4398694D0E0C63B10A224C6B952EEC79A3D55BBE12D0FBA2548 +:20AE2000F0505AECC77150521753AE326C176436EA1C6EFD5A8EDA40230D45FA3E6F247523 +:20AE40009D372929CE609B8E0CF0BBC07B72722FA45732E418FDA059AA85053A21C4FF14EB +:20AE6000AD0CACA4236234200E5605AC53AF603211290F4FB149F7B7BBFECB8D0A04D16EA9 +:20AE8000DE20F39C8C5C1BF9C3205EE781967F1688C82B6D7E3EFDC433B3D9A6145F33A441 +:20AEA000388D3A6E762B812968E5525F4A439C8AF1BF78DEFEE2A829DCA3191D443391793C +:20AEC000302C8EBBE108507CBAB3DCFF35D7898D386091085F7F2AC7F688C9BC70E5EED593 +:20AEE0000C2592EC474A7C5AA3332E6D600DCB24C88506F7A006C8A34BE8FABD4379A6A424 +:20AF0000211BB9E99435019E2D231EA8AD88E5E8CD195177DA0B75CF147FCE0EE97B5B17B7 +:20AF2000391A2BF37A9463C496B8DF3ED616FB0B08C665AF731064DC7CAC7E0F96AC23D37C +:20AF4000EBA67442882129B40F68045C95A6952DB715C3F423C51633A495521124A3D3C99D +:20AF6000EAF87E9BF63228D99911365706AFAEC05607248429873A60E575B6BD9369EEB598 +:20AF8000C03E40AA9AB29A389AB37904ACE0170CDBF9D9063FFC53815614F0C6642BCC4FA6 +:20AFA00064433CEEC6682F593330036326B28C46539EDF98AB3650FFCF61021C71705DD0A3 +:20AFC000195E464459DB8D219C7DC47751CB699CFD5B2D1D0DE4EABAE4B1A95EB9AC79CF99 +:20AFE00079CFBEDFCBEBFC412EC7DA80771D7C2CF2E1CE7E6CACF47225496A0B1F44678420 +:20B00000246E08145688D3E4A02D7039EF8FD9B8C42F8CB9BDEDE8A8270EFF7EF26139FFB9 +:20B020009BA714BCF77FDE1A2C2D13F72D6C41B407C69113BC0435239ECF01C1C0C76C579D +:20B040004366FDB4FD22305B892F7DBF2C1EADDDB4782C2849159A377D059E824E627205AC +:20B06000727A318214399030D0219A5F7E1F4A6A49D677CAC38B41D321EE292FC7AF4C9B63 +:20B080002114349EA79FD437FDAA4EB8AE270AFD674016C4ED9BDC451F80AE9E894CF15F95 +:20B0A000163E5D54F8BF509ADF73B4A4F688A95B3EDEBA1C79292B84F96B8E9FD485994AAE +:20B0C000D3CE0FC2C50762605622FA0F0D0744FB7FEC0C9B90521E4C6D372E7315AB579D45 +:20B0E000345F96821B007E54EE953C42C889AF8712F7F9EA39088573676780557C37C8B736 +:20B1000014E7E7294DAD1605B29D0EC4C66DFD6B443E673AB4A63022812F2566A0864CDFF8 +:20B120001223F4EC479A585C0BA4ADBB6C87F3FF238B13BBC643949757165F6D39D442DA57 +:20B14000DD157FC0B9DD63C32CF23FD3807C93F9820DB3387216DBA171AC3E2BC6A8B467BD +:20B16000AA9FC1D1CAC6CF69E726308CD8D388A18E5792A8A0B66121F55FC7509E2B38BB71 +:20B18000E03427D26AC9A27148480680D01A5462CA3399C5A2E30238A5BCFE7F7CE42FC45B +:20B1A000660E9B1F5377469E0CA1BA3B806C379EF2170AC5D3F804A02C61F4CCC3FAD3DC50 +:20B1C000694840B35B46E5CC22E0A8F5BEBF658DDCF20CC247C2064B353123A1254E717EE9 +:20B1E000FFD7C88888F71B3E88E9561292E41E0FB01DB61A3DDE0377E9D9068BCD12F1562A +:20B200004DDC929CF69B4FAB0AC6AD5B13C1D9366A688B5304FBF9CB10614825574D16E89E +:20B22000859539B6D061D50D8F440E39BD3827BD84D06B3ACED26F6EDC46EB339FD45198ED +:20B24000F256897ED233718ABB0B33CBF45254DF376BCE5CB5232219D7907803E1BC396863 +:20B2600026766EE25F702A845B3D3C62B5247136F6A133C99C7C3A266D7531E40A646B587C +:20B28000F0C0ADEEE46F488A95CCA07461D9BC94D9227A58F606EAF7A078F9FDD17999772D +:20B2A000A9CA67C6A33C220D2036FA31CE21EBEE5C8759CC40E6360BAB1CF413B4D0BA58C4 +:20B2C000AE8E7FE1315A3844F52CBA8C57BF1468074A02B57733E60A7B4EDC07811A612860 +:20B2E000C752AD4B0E8760E949AB4E7D26085BE13D17F5D42DAE77642C529E4196C1D4A03B +:20B3000066035CEC11A150146760D77F5AA933D76C312DDE65C329B106643282C0AAF28692 +:20B320005343B4A408504855D67F7860642E0234BD19AD242AB43375EA04302F0E88E2B390 +:20B34000DB6B4FF389284831E20AB01C6585BF608641A491F0C08C4D44AE2FB40BB9A57146 +:20B36000C816B2C9AAB0F21409A238250FD6A5EA8314CD1D70BD4D63E236B0054F2C739EE1 +:20B38000CFF605DAF26533A4197770A130E93C3DF001A2DAC3420126ECEAF2D5A710FC2699 +:20B3A0004D040FC1E0B7B464D12C098B415C89C51FDB00502EAA42DF69FDBF92104B6F2B52 +:20B3C00075FEB8FAF6C5AB8A3060CF6F55B25E1D421A2DC9C167AF050BFAF30D8711041E1B +:20B3E00069A1DC1C89B28B70F5EAAD23ED10B35182E27959CDCECA8ABAB1ED53710D1B5D9F +:20B40000648BFA667FC650CA518C9A6D781FEE9BB14071A0AC94F40F6B11FECFF8533EF86B +:20B42000B438DC11B2BC0DFC74814DD2F15F652A1934F4708AAAE3571D27DA533C098B1A4F +:20B44000B64D4397B2FF0DE4243D484B051FB570CFE3253D162A47E95BC588ABE33BD49EC9 +:20B460004F6FD188A8036B3A7D6EBAADC3F120D0A83B1EB9E70DF780087AE82EA9CF8B525D +:20B480009E138DBBFAB04EE446E107349F93B0EA6BB7BC67FE6366124323682995F1EDA37E +:20B4A0008CED039D2CD310A7D81EBA0AEC6D891FA7B087800700D615476AEAD51131FA29DD +:20B4C000B87503F488899F1BD2560CC820400939BDD0B255E7B1061803DE0EC6D5E51D2EDB +:20B4E000F16FCA11B8AFA5E6E4F222E51FD0F45D7250998E2093B6AF37884652DB5F4FBF62 +:20B50000DE6E57334E991DAD81B053E9A95A2DED77AA9CE82606A086B01346084C4321C49E +:20B52000B0B9FE97A254B1ADAB9EF675FFF24B8749FF0A3A4E7A98FDB8B1180D896D3CB4E5 +:20B540005665CE155D5C22E15E98DE66E338203D36CB8BCDEF39DA3AB62E29F3290DC8311B +:20B56000D7DCCF7A43850EAB8F9E789D2323F03E549736A0CC577FFA133B62EFEDB8980659 +:20B580002F14357B78CF51892C7AD634450417A5097D7CBE50A33EF6590861A435C002306E +:20B5A000ACAB300EDFA1C2EBC8C85E565F8AF7E108B7AA5E71DA7D5797AE211B8230D36771 +:20B5C0008E1B1E734D83A49FE12F332013EA7128476150B2B56F213DF05288F308C2BA2A8E +:20B5E000A473DD470DFEF597A483DFCA02E7B1D2F0C2E311EAD41923B1AD3176702A08DF17 +:20B60000F7980903F3739DD1DE61E3BAB0A97CA343E8DD6586953382891019445D81EF83E4 +:20B62000604B406CAE47F7697A62752C768A3D6AFE3AD0543624700E008761874A592FA91C +:20B64000C3BC5D78332F769CB7D8358A6B85688B8629A7F70E721234CD19E44A4ADE7F8A99 +:20B66000D002CFEF4E1BC5470178097E8F535E4E3C1EEE425A73E9794C1DEC841DEC92F416 +:20B680003B4B391E3EF61D5A03E141CF544D423F5BC5E34A51CF4B3B85BC06E0AE2D886A25 +:20B6A000EC07C8076B3FCD8EE5BD0E5111EAE8406B7E941A8C1329D83724151031E4672844 +:20B6C00056ABFB1F4718AA1271730CC01855C5463D6FD642BCB197732FB71DA5AFD30C6239 +:20B6E0002CEA51CC05D210F9A8245032F6B9DABE7E597B8461321553F201D3F5B3F7308BB1 +:20B70000ECC77E96FD62C49C59B5B4CF35980B2F0634D563C736BF19B2433E934741495BD2 +:20B720002330F6A354FB643B69777856274F1A2F95EBDF0710B389075B4719358FB2BD35E6 +:20B740009C548F4B34968BEDE5ADDF121B4F483E6AF853EE44DCDE7F13CF45EF49A936F814 +:20B7600022B2900CCAA747CAAE1BB60A22FFD2FDDB916398ED7CDF02D16DEE58F4E8A76C3A +:20B7800023B222BF6B9A9020A23CBD97E516DF39748FE78A8CF526E304B44C798F2F89C176 +:20B7A0003EA42B322E985E20B8F5876C129697532F856BA1786836B84A89E920A72C48BE91 +:20B7C00078746E4E5F93EF1D2D565B76E8FCF352A4F857C664228FB47286203F61AE69A154 +:20B7E000D26421C0AEDA944BBBAFED029764D2FB7DA5D920F09B50E1E4061D45B602F1C31B +:20B8000088CF11D8E12BC2C3BC846A251E84ED10333325E15411BC8EC93EFEC0D50C1A26E8 +:20B820008645290397CDE075FACD460FE63AE88483B2545FDF13D96842C112CD25A9E9E814 +:20B84000F71808F48549A16AB85A97D26C250BF3746E6304DCD338D7467DAD73B612DE1456 +:20B86000DC7BFE9E6A545C52400009D58597BCD764A42A57544965E8E3DCC9B06AE3D2488A +:20B88000AC3C8024FD9599984EA3654DE1F8363B733D7027CBA004656E567F58E3E667E0A6 +:20B8A000640FCED3D52A48FD84A99B44806A532D2BE2F495C642D8362A331244C5B16FA8CE +:20B8C0004FB16DEA733B0FED379A707E20E50EAFED3A9B9FA7A8D99C41AB71D1DDA966C6E1 +:20B8E000F07A271BF4EB8D916B389272CC07040E46104584827565DF50671C0BA135F0080D +:20B9000088790F6047A0A3E7028EF2862621CD73D2B7FE3D58F847653259A0CC2883E93438 +:20B9200079AEF889D7CFBFCF9015010A7D19E0774585FD769C9B5310438E4352F8DBBE3A86 +:20B9400013B298203ABA82D5147B11011D366342A1A46EAA2A68B303BF7BF784001CDD0E25 +:20B96000EB110A6062AB3DD4A0A364DE86D0AA4C6D33F55E05FAA84A382499400B949CAC72 +:20B980009138D5B39A6F901973F108647B322B66B362DA4F810160E9F66D8A515384C5852E +:20B9A000AC9251BBEB5638E6DC1CEDA689296020AF613A39F49E57F5C9C10BE24CE1D45AEE +:20B9C0000C998B191D01529CFCFBE5161318A5FE5002F9C33C691A576CD0FEBC5164F2B2DF +:20B9E000D02C8B4DC6BDDB00132D2085ABD510B84096BAB50873A09F6BAFC04A242C4CFF2A +:20BA00000DAA9DD006AB449075414D96C756F588F2316E65E87F08E008B432C4D63BDE2E36 +:20BA20006681C4612D878A52D29B898EC5720DD0D51531BF3198F967298AC78C299BF0EC29 +:20BA40005B767E2119930C27577A83112F63C71F9E7A2EFEFEDFCF86FC2FC970921D446B82 +:20BA6000B8E9440538C1A666C65726AC95FA3C3B4034641BB817C62AA14BD21B9C1453CD87 +:20BA800032FDED6B5F4FEACA3AD5F2E0CE2C2232784FF062EA4A1C2846D7F1922509D3DD7F +:20BAA0006B00E5BC7D136419FF9E332FB9063B07BDFA0638DED1FD7C9223A98EC7F02BCAB8 +:20BAC0008A25196F39FFDFF3047D8E83B501EE2131AD794F10EC1DC87015028AA940270323 +:20BAE000DE04146718F3B4649A7425E4AD96F1B964A12C754783915507BD3CFB480A254AB0 +:20BB000085F90AF9797282DF6D4AF51F4DE2A273A6178A9D503D95220867C69E366971211D +:20BB2000D47CF29F9ABCCA66F9B7157B6181A6AF6037EA636D1F7EEFDC723D73DC02C9EBBA +:20BB400095CD8EAA4B7133C6B613CC7796FD7B99CAB79A2864A2A7EB51565CFD5B1A41C38F +:20BB6000A44B835D0616BFD868FB24DB6B9B3B1B9187BB808E7E083F540FC6410A8F0CE0F0 +:20BB8000EC54553234E4A0D141B044459EA2429CD13218B130EAF85AB19AA7F9A3D503B06F +:20BBA00053A92C9420892C58E124B62D604042E157912A41949A8DC1E427A46876D8CA21D2 +:20BBC0004AE01BBAA984EFD1138498081FEA59E3BE8DFE4C1E3E8659257132F83D75F1D9F1 +:20BBE0005AA2B477C314B1F8259E25F4FE2D953D761319A07FCB9DE0CACB61B77690DEFE2D +:20BC0000994D40B1B24DFCE16F0FF5006C4DE07A45F839B39813D78E8172733A9FEF4CD068 +:20BC20005C61A157325704EF6B3C50044576ACDD13F1F9A87506EF619AB11ED2F9934D0C04 +:20BC40009CDA85A4DD65CEF22D5F24F2C00D0992BB99D572791E6D28080664AD8DF6ACC75D +:20BC60005DEBA7ED44670E959F082239F837307B96B0119E38BB467AACAC151A062C903598 +:20BC8000B14E11CCC819E381D139C484BF50C5AF14CF85DCB88A6E6929A72C0A2E50C247C4 +:20BCA0002D73F78C659758B787E16E074364E2C4208FC2E117FC018E8024D397D761BBCA6D +:20BCC00085021382E21CAA05DBFFD46FE63F9B678F905434DC3E1E4795643336A739470A9E +:20BCE00051F0CB6747D0F06ABB8FA97DF04D1766FACB758FCA0B2DB470B8CEAD915A9A048B +:20BD0000F13904A7AC575BBE55006F85CC5F800740794AFF6ED23DBABBEFE3CBA63CFD9037 +:20BD2000AD0C18EFE12F9AD4330EC7EA30016447FDBC0FC89A7BD3607F7A156690BEB63374 +:20BD4000831B7F9B7DBE6F89F48688632C32B0390CEEDC370C1A77547ED17DBA06678419BE +:20BD6000001D8EC013F97AE16B202132C789AB4E1FFD89E55044B342DA11E77F385A237D34 +:20BD8000E75E72BD6FFDBC8A51B55EFF21F9FDDE721DC61100D884C1DE1EF2E03C05A2BC35 +:20BDA00090E4CCD7A2D37F470268F0FEA1B005E23A709667C026A85558CDF791A13DFE2866 +:20BDC0001E7FD2689A3054A101D085BD42E2764660F04D2AFA7D7648BFEEA27BE57A47C3AB +:20BDE000747114AF8AA1FB9132B5842729893A75B62379EFD0680484CC5E3CEEF06D8AB9FC +:20BE0000AF77196B58D8D759DD364E04111E44C69AEBB45A714D95D61031EBDBD42EE22EA5 +:20BE20005ED6093B8BEB6C2224347AF2C527BF09C3AAC9B127A3B62DF9B3153E56E7B2AAE2 +:20BE400067ED53D5A3DB94B692F534EE681838234F2B0DBBF8CBA32022F1DA311E6283AF82 +:20BE6000DE3A6E3F0B37754485DB2DD15A4EB97BBF440597F7711547D5ABEC8E0B578E4437 +:20BE8000481C817E255170768EEFD7F43C0AFADBE6CF7198A23DF1B947E46CD00D3FC09B2B +:20BEA000384AA334DA5F124BCF05C4BCD3BF863074DE02F438E83D6939B70F3902DE0403CA +:20BEC00028C905EEC5B7B2B9422969E84831FFFC5AA9B6E8A43984BA9DABE094E7AB672BCB +:20BEE000AC87B8F6FC901DD52941FE0C8FDDBE08E2A1AC20DCF7972D2CAF8B76CFC470E098 +:20BF00000A637B88E36C223935313D22CC7E08671E5971DE6799449FDA9793E25BB9864C14 +:20BF2000469D0E9D99A445FD2C71FF8D11FB9E4BBD66768A1ABC4BB328C2EDB8F08E0AD4F4 +:20BF40007188251C95C64C69C1E64A7F578879057D382B0BF606EBA3608693267A3EBEE65A +:20BF600064DA049FCC940C28143CBA889E64EBF1BC2AB21F2EAF6830F7D508D51E7C6A45BE +:20BF8000A5CD5C75EEDF47AB20AEBA3757942D525985BFD387577A55D284F454F60B4F83E8 +:20BFA000EC0BF190F73794C8504DF24087C2A67D3E67D4854A57EFF549D13A60F6526D77E1 +:20BFC0006F1CFFD510E16A0BBD758E7F634DF3295114591A6AE058B106DECBB3F886FA5E2E +:20BFE0002EB050B775D2D7A107898F928E221A7C3573335908D5B7F75FA9CE0C645D42A35F +:20C00000C057A2DCF4A23CC440AF5AC64F0DE7FEDB12412EFDA352BB0F357D618DFB3502BB +:20C02000A4B338274F03E0941D8EB257C64CB51E150A15ECBAA42941DFA2E0A4EDA5479C89 +:20C04000283A968D89B0519BAE5AD6CDF626BCC45FF1B4EA05513FC0A1D7F8BB6BB8EDBBB6 +:20C06000F6ABF34F471FF94C8B46E3814A920302C1B58012A1FEEAFB78E315A5EB03AFA03E +:20C08000115DEFC82615B00BD46B11AEBF87C9FE52215B45CFF473A5A40F08F7DFA1865183 +:20C0A000E9FF80B664C2DA180555C53F042CC5ADA3B952AB80023DB4C77DCEBBE61EA9857F +:20C0C000DE84EF71FDD90F4C6FC89630B7C90448AD5A3E8CCCA95BDF591D8D6A195E5217D7 +:20C0E000F919A98505AED2E870BCD74F2A55FB25E491ED1791F4FCB1DFFA07D22A017B9807 +:20C10000E8C37075E5EEB84A0D730B125D8BD36E4F4657B9DD03D8D57661B7F613855F9DAA +:20C12000A1BD7E9ACF704C5FA46DC52542A4C86DD737FF5E61589F50C1586978DA7BD10D49 +:20C14000BB697092C88928EC54B347B7F1C40435958325945E6F830554800612531875422D +:20C1600082978505AD824878948E98C321EBC720E59B5D6F67088423470E16FC14FE3BBBEC +:20C18000EEE79724C2F8E54262D2B0BDD12DD59781602C51B9B1BEF257A1B5DA17A4869A49 +:20C1A00032199A1FE5A69DCFA0532DF87EAA0B2BA2B427231A161AD7753440DF49FB8B9422 +:20C1C0006298FC24CF235122576BD7CEECC15B7553DCA2D049A7BF646166A1EC533C1861EC +:20C1E0009713BFCB9A45C549B294E3188CF4E41B91ECD8F7C6C51FD80BC2B1CDB0903CFECB +:20C200003766834BE5816755A08BF15AE454E4F0A08B2779AF6BC7E07E576CB389943BA295 +:20C22000D45E301119F42C1BE54D0A25E58DCFE553A2ABC52316A8AB635525BFD8AB5659F1 +:20C24000F84A35543EE24AAE9C858D13EA68ABB62C5EC52810E1C55D7CD467B48586CCC3F8 +:20C26000246C56E190882C32FE5778678FB38EFE66EA610BCAB4D1DD51BF1C6F5783F044EE +:20C280009613E2CBB9E84F748B953B14FEE605ABD1DC543CA594B6A5B7A43000BB054A2556 +:20C2A0003D881442F10239D59A590ECC28802922D97054A56CFFE9BE5E2A1EAF02D1690FAE +:20C2C00022AA02FCC7D3F119BE4EAAB6EC1C75F152E80A8A04A980D1A10586AD7878F5B5D7 +:20C2E000EDB06D6B5325F4AAB75BF464A787F79FC027E584409083B2EC4F044F50D9CB149A +:20C300009FE12A526B913000CA3576512044A7C30E6A3DF16E4BDDEA5B58208E20AB360BCE +:20C32000E36B6B5F1B8326619FA584DF0D38D64DF29978B703575EBBDC6D08F23ACC3265A4 +:20C340003EA78ADB92EE7065C8682FF3DFDF9D01E49678A5770C0EC1FE5FF1E3CC260E90E6 +:20C36000478ED73C624735149A696A9D95C2B53A3F0BBD15AB7F1F75A0AA4F13A912E17001 +:20C38000783929ADF2C635DFE253A64BB4FEFEC4AF5B4E5BDDD2B1EF2B0D9EF7428B48BC10 +:20C3A0007D1BF2E77D15A95AC9DE866BF6125383E972DF6A79D413F6269137A2B21CE9EFD1 +:20C3C000D8804D12B7E510F8D00F78A9B76BF01548521450C2592C50D41E27C8D35281714E +:20C3E0005BB938B1F71C03FB95484D5CAC22A27AFCAC6C5605DF833254F7B5E3318228916D +:20C40000584A9BEBFE6DB33A8FEC69AE4E3EE3F936BB85BE46CA0D87D6EA547185683D6CAF +:20C42000765276DECF9E3009359E1C5DA944D87C522125A10DFF6799E0DD92A7C1205E2B08 +:20C44000CBD1CCEB152BEB3CAE8A53497370AEC18286EA1045BAFB6A963997E0479F05DA8B +:20C4600019ACFDC5B3740F7F468F4D42734484FDD0EB8A2A7430DC699D30FE860E31C955DE +:20C480008C977F0D41EEDBC6B1EDC619C116C99505091177F5B9DE17283BD38B1CF983B425 +:20C4A000CCB32111B63C23F6483724EF26A271924A9FD8013FF838239CDD5F21C27024C6FA +:20C4C0002F035961EA3B527C0BE7801DF17BD649C2D86FBF52F05565CAC64A22FAA795105D +:20C4E000641B16F4793602D3F63CF99771A9D0E80AA555733F764AEDBCFF7B97283C07DE22 +:20C5000065678252424EE497E88AD6AE1F25CE8ADEC9ED71C1B2CA16CCDBED96474D73FB5A +:20C52000740C4871944BB984046C236CE63D0C4D04E062B59061983ACD94C2AD5A6F003B99 +:20C54000C3B54621C0716519E25265DC7FB952FAB474F9114166967BFA81F0238CA422AEDC +:20C5600003BC6E054267BB5D78033B27759BF0196A42FC3534E4C016CB86EB97616F3F32F3 +:20C58000D4207807D997E62AAC47CA2D3DAFB2E40F503FB5D1178E7FA713DADC7EB931C557 +:20C5A000C022A5DC58D06E2292175590129A5E178C83D3531F45F412EA2A8D7332A818EB21 +:20C5C0005B3546560DD9958620DE872A4D5C7B2340D7567D8FDD96869E46EE0EBED27704DB +:20C5E000FE0B427634C5C3BF5342732D799574141377A433B07583F5594DB49D50A5D55D18 +:20C600003C109495B672216701A621975DCE2BF2B68A07C617A014C216CD2B7DAACD61440D +:20C62000C3CCFCE9F73AD09D31ABD0000FBA4440D62390078FD1563375CCF407CAEA158AE7 +:20C640002534E9D7B99C748FB7A30D7F3D947A92A08A2523C48951E6E7F8971AA82B77BC1A +:20C66000529F57EC57A9BC318A7EF80FD66AA7DBB62CD298E0560FC28B6147A613E6AFFCF8 +:20C68000282C790B11D6D3D0276920B0E4E8BE9131C175E2176AB75E5155AAB3409770D2C2 +:20C6A000A9BF98BDBB01D1827E63EC17A240F4A1F9A38B4E6DE3E2229D316ACA6C69B6FB02 +:20C6C0004B7E13143AB907FD437F1888C6C35EE20248D9EEE29ECCD3CBA224BF355C136ABA +:20C6E00034B4030ECD9CC84E2964A06E22588AD4CD9F1810E18C8F4D861FB21F322D54DD6C +:20C70000ECD34B945B78F56D82418B58641DFDF9132BFF94B0641CD02FD3E80249A651FB31 +:20C72000F2915B67CDEB68E41BEF780BE069BD32B2847097C91DEEED396BA0549D71C0B4D3 +:20C7400089498F8BAA4E8D6083464E03D08C55B20D8CEB4FC664A7C65F22C697E6310EB965 +:20C76000CB3B6FCBDA45C42986A645F4CCBEFD8347F268D974248D8608CBD39B354FF8A07C +:20C78000AD11E2910AC5A893A88FA6445015AA05B7A0E31F490D1FE3D586756B82CC59B2E4 +:20C7A0001FCBC1F4D9522494ABBEA14E741A7BA4D5641F7D63F0FF4A6D473385063831574F +:20C7C000847C3DF67846B3E35A885F8D71B5284B59ED75F9DA165C890CBCC33049BABB8EDB +:20C7E00012C72E21EF949C188D38DEE2E83EB1129E3D35EDF6ED2FB636050C1C11ABD7773A +:20C80000AEC9B725C50DB469A25CF65B43F74A8E28C5E6DEE826C2D99C65EBDD6873D8FBA4 +:20C8200044090C0A24CC1D2E3113D7D16DD6A66C35EDA79A2EB9F4897170E9EB495BF514F0 +:20C840005007AD4BB0D692E6C9951FE5008561BDEBA9300294E56E3BDB1232BA9EDCE196D4 +:20C8600036EDA8B64397930EE9D7FA52B0C1E83C70BAD93145DE0C6FA07B2F16D7CB4F698F +:20C880003BA2D906C6D9FFEC0A4BACA03FD00460D8366D8A7DD516A60258A29E0E2BFE65F5 +:20C8A00040132C0F699A68BABACAC0037C86C2C295845074F75F7E5DEEA6445F928D5AE05A +:20C8C0008916642052BBEF7CB1F4ABB35D8B25682553ABFC49FB019D97F03F88433555DA4F +:20C8E00066BD093A6269C29E116D311281C8AF9B8C693C45C8471D5B51F87B705323D97B58 +:20C900007D1379819133D0D67D0390D464DB6592AF97E928ABC942A7EEF9C8FB4E8076194E +:20C92000612D53D723C0810F24704553B7AFEB956061E1A50658FB7C15FFEA732B784D93AA +:20C940000EC6A90E7CB1E6A181B4313223592FDBAE7C202367585F8D075D16A2CAE612B3D1 +:20C96000D8B728FA5553DB0BF38CC3738947ED95AFD8E826C3E6E0387ECBE8B7FDEEFE0C3E +:20C9800001A98EBC58D93000D297D5D0255BADFC9306955D814E1F13DDB31F42B2943A729C +:20C9A0009D54D113435CFF5EC49A19C79490BE06EAAB45131DD9EC6C4CA178FCD305B5391E +:20C9C000FC7BF75594884C2F3BCAD9002B858A587125235414361DFA593189CE9C36EBA7DA +:20C9E000B3D02017693349C72734D0E69DCDC97A734F5B22E3465C4E68DE2603F6D18B3907 +:20CA000001E98AFDE37B02CC6F7AD3DB8E778711441E0EB84183AC3BCDBE454005816783F2 +:20CA2000985B1D36ABB441C0750CF20F9E76856DBA8EDFCFB8E2ED66BCFA4675D885A53141 +:20CA40006C8B5DD9A40B82CD70F4E51706ECEB74ACC8C2244D32A8583683D2881EB82C1DEF +:20CA6000897873A34662CB837B0A87B415CEE74047D6C2E6A2CDE17C7E5719F59A1398EB3B +:20CA8000CFDB88B1EF8F0A41C00A2CB3B04F93265BB86BFE21E3E7E6CB1538FE921E8939B4 +:20CAA000A028A99EC2488880ED6DF1AE5DD3F5F39E694D3FC20D75619BF261FC639D941678 +:20CAC000AEB627AD3709F8E7D7CD2C8D5E57C5F0A08CEC27587AF87687D1ACB40CCA6EBC01 +:20CAE000433FD0CD0F013616419D567CA52067CFD3051E5AACBB8DC8F9EA7C537C56D1D2DD +:20CB000098F71C472AA64EFC145C08403B152F8AA4D940D388D5625EC4BB4C0B6B44F92AF3 +:20CB200051ECA47445CB600B5A98802890CAB79828488884C229B7D8E2F00C16330A9E8B92 +:20CB40001CFF28D5273F71F35696785303168DFD0DD599F1F1F76ED7E49BD51C21F7F5C1C2 +:20CB60007EC899C2AA78039F71FE2C11F6BDBDB047EAE7202AF3040A0CF113E635497B270B +:20CB8000422A75B8A4136345191A09D7404EC215FA8A21B253A46F1C7BF933433D704381F1 +:20CBA000DBFF0542CB3534F5146EF09010775E127B818B3EC746FC4E2CCA0A226433AD2987 +:20CBC0004A4A9D207961FBE53CF8CFA2938E71DF8D49818CB38684AA6EE18D303A794C845B +:20CBE000402D1E7E939406EECB8FCCA17B2B612121C8949204F240C6F6FD31356DB78727EC +:20CC0000672643989E80DE277950E8713F1B8DA6425B15CD35E62CFDF42452F850E0CEB304 +:20CC200025744445F6C3BCA31511397BEFC7836CB8E772B38244626BECBEA8C9820043CD37 +:20CC40000D55EBF11D7859EEFD8A58D01EE699F74E43B954A8C585DC47DDDF18F3808A12E1 +:20CC6000BE26CFDC765184EBB8D3B793611FABC49738A89AF58116587C551DF705BBF9CBCD +:20CC80007F81D5A1F3E7321AE2C6F26AD7429FE624F1DE2B107B47175516AF8DC9346CB689 +:20CCA000721A58D745E96C134420D22034CEB3F78CB29DD0E254F6ABBDB6BCC7976F3D3D12 +:20CCC000AA0A2042E3911F6DD4C384F14B3D83894D80E62842D3211638AD4B2A4B1BF411B2 +:20CCE000D32CE58F5B22A44FE4A7CE4C8838D43D2EF2F956EA36BFF375D838787869ABC24F +:20CD0000A59FB7628E9B40048160418CCCAEAE07119E232F1054548475D61152BCB64E368B +:20CD20007CEA89B76643E69F9E440BF9DC812406377D34DFB31CD77D0AD051C4DFBA4DC033 +:20CD400035DFC318E8C432DFEE720357DFB15BEBE595AEBB2BE5E777FC189705941AC471B3 +:20CD6000E286CD3FB6C472396708E06DD660D8EC75A54F5B9B7EFE64EE2124BC202E271BA6 +:20CD8000735FF5811113ECA42DCAC1C09A97119C1AABC52D4257907973C3B3137A7FF4E41B +:20CDA00039AF4F59916AD7A71D09C8C9669DE7F2899C90E098D3058A6FB8524A629EFC3554 +:20CDC000FD9D00CAC0315F2A7CDA19AA8154A09D8931A0F623C9F8122773523627601D1826 +:20CDE000E4E55F77F27EF74B96DA00254F46E86B3A17C0DA9C7071F72BF6736E1136582540 +:20CE00009BBB1654FD2D09B8A202D1721B4BC38B6FCAC85198BE7830BBE4EF859937024D4A +:20CE2000E1016069655292455E1508DFEA8E2FD7447BD4B9575509CDD6D162B74241519CE3 +:20CE40006D39D5CA76364F749A64DCE72A81436C1EF11D80FD1C4221EC534346ED5C2AF1AF +:20CE60009AB6660E74221E5B63322AC5E9F6B5C1B4B29F4457A62B8323B76264B0E903F2E4 +:20CE8000450FF7FC5D5CBA08A0B496CB70A58559D8A54437DC403E8F5D40EE8AE898ABEF18 +:20CEA000A97DD2AA028360BBF0DA0B771DC6A4E5BC11E229B9B576F299C770058E501E32C7 +:20CEC0001ABC1ADD646034C88C3A801B31AB449F1234C858189C85CD9A1A2FB87613E2B281 +:20CEE000EC01A0460484C7CCC26C30750DE5AB1901D0CDABEEE53A93053E17299A19277FF6 +:20CF0000AC56148B45D94FCF6FAB69C7E1D22541F379E68C140B44242D74A8EA58B63F7478 +:20CF20005BC15A09EA1B1D583310BD9249DAA179C0464642C97B34E02100CF7D3AB421B413 +:20CF40001566BEC8D98C2F658237CB46A4B7BAF3909083A25B78C234A4A75F7083701DAA23 +:20CF600092C232C70D7FEF1FAA094C47D255034A519302CAE409CACE36ABE3D82DFE1EE70F +:20CF800010676637BEE5324FF75A3465162135478C5B53230B7B9257B7391A3EB6E9CABB84 +:20CFA000B1E2B74592EEE2C895C737B963DAA083A00B565F8AD25D6960DF6ACBBA3650FDD9 +:20CFC00033AA4D151891C315BB7872A788E138E5B917B7E602B8C31178BC91FA5EC8D53BCF +:20CFE0008AEF9B082A566322597B4EDA2A8E69E1E22E47ED928F26850C9CAE3696B7312ECA +:20D000008160D9470D6C2C16C66FFEF9BA1CF2B2AC643B08AE1F9926DA80140238E39B0A9F +:20D02000D197B50C93DB2BF8094C6799E32EEFC298926BEAC3267628225BAFCEA12536F330 +:20D04000FB2B0BB6A56C5CD8A7E7196AEEF0A382B9859F08E96DDF971ABFBD446569A9A2EC +:20D06000CFE4787038D72A1BD0F8FFB41D60FFBD0804AC0D763F9D9F6D27149FFA39CF17F7 +:20D0800066872229910EF5520DCBA79F4B19AEE8E8C1F7BBFF304A4F3E0BF68A2D29D17CCB +:20D0A000EDC0F0330F86555F2F28DC66F87E37E8DBFD0959426921DC3F713B297779EEC78E +:20D0C000F57FC1CAF6EB61D167447E28E6785C66E1A699CF8C87CCD5DB308EFEAC318CFD2D +:20D0E00064BAE621EF649FE591B167491C7F6BB1590385FAE8D6CAF8E6088DEC3023C85955 +:20D10000FD7A6286ABDAE9283624D567D895ACE2435A01B9A00AE815F61E722930B07796EF +:20D12000480894359D8C3ED613031A3581C68F7F2378E53464555152BEEB34D8E53CFA8D72 +:20D140004729576F8C4C172FA519E9D7C870D9D0A92FE44FE4E31432036F93D867B58DD3AB +:20D160004FCB297C397D25F6AF5B065C5E25E6EFE92CDA8846EC162E1D6AEFFC8A2BB0E1B6 +:20D18000833D1E9725E70A341676D7DC556D6A83468747BA00DEBE2A2E4CB9CC4ED010D051 +:20D1A000DB284F15A8FB6154AA6B660945AE7F69E9F8CF1DA354B146B91AC9C75C7167A45B +:20D1C000A420A00A9ABD75D041A6D87AA8EAA9111C8A296F803130C746C938464F81642EEB +:20D1E000EF7B9307A524439B5C6DA78E7E666E686BCE83BDF1314939FE1B7A440B4FCCA40E +:20D20000D62B767299B2C94B637C1AC2B9375A027C631277382640AE9C1612ED24135E5174 +:20D22000678838AD4019C01327A3FE97E59BA027372CA5D11FA26F65C640DD4DE66FC6A7E8 +:20D24000D3DFB21A25B29CD189B3891442E89A8F7F03DAD3C3E8DF4326F2EF1B43B1A473B7 +:20D26000C35240720C1B9BEAF0673513B458FC6DC2CD784FE617B26332ACE262CFE23C436D +:20D280007F48A7CF52F0AC8FB1B2E48CF7F72562BCDAB12AC1BE801C5EB7EA066EDF86A583 +:20D2A000C6A8BC5B8FBF107E5C5D9DF472A07A7B7299FD66C9D3224731866220226E0D92E1 +:20D2C000CA7D7E331A455FD604EE6E6D556DD85ACE11E0BD363F7B2364C9E31C692833E49E +:20D2E000B7A42457D6A90537217BB4E79A1893817C7CB4E90C7A3DE59722BF93AF3489B23A +:20D3000060ACAA0EEFC6DC77E50FA211B496EBC57B92745C26BFF4E8FDEA61BB404AB7E7D7 +:20D32000C088E570895F3ADD54CC695E0701960FF0AEB1FABEB1583E30130487EF80E5D974 +:20D340005F3F7B6FAAC2538DEB66FA9BDFD51310FCF14B3C7339A5F949CEF108A1CA287F5C +:20D36000E99AC8563CFAC69EEFBF282B111F330B151C4ED99CFEE48F849D87A4FC0C8D437A +:20D380005F4B70B64FEC11FB7DA21FBBB70624A1968C29565A149B033873488BDB193C465A +:20D3A00098E76F48D74770E1E74DCBC6A28372C1096DECE8BD2EB562522692FEF4721EEDE6 +:20D3C00097D6E9567A46B26C8FD18DDE2B2A558DF8E5DB1A4E68A4F5CB7BB8B95A3BB6E3BB +:20D3E000B3E5C97D6442C01811B65DD0313912C1FC7B4C55704E35B3C0BDB215DE903CC133 +:20D400002C21F9B3645006056A4F7E6FACA830B29661C0AFFC786562C9D2AA8EAB12605E89 +:20D42000C3DA0B73AAE9F3D7E646A8E2ED816477BD3E5E739271DB770ECD151BBFCA33C9C4 +:20D4400006C9B6E1A02D8C54E963938F4F50E6110398F16E1C07D236C36609CE351F817E3D +:20D4600013FB873F4B1C77977FF526FCF04603BD3DA139E8367037B5E3DE0D8EA216B4A8D6 +:20D48000058F31621DE4CA081F12F2E5599D93523130B3034AE98A8F8BFF840123D695AC03 +:20D4A000EEAE81A18536451A33F3F0006A5BC264869E2599BCFAE9F5D8701E1BD7D66AD3B2 +:20D4C00061FF63208E1311B1CFC2DB13CE74EBFE1118B433F3124F8907A35279CED6ABF1BA +:20D4E000EF9B034A02C14C8F5673F491EF3F757C941CBE0C483D4900B835724989F0854D0F +:20D50000BEA43200FA816B792150233FFE185BAB40E0CBD317027AF853DCD3D3C7DDF9214D +:20D5200035C67ACA5355D2DB7E8D958C71DDCE15243079A9489B5012B2B78C88AEACD91C73 +:20D5400082294E276C493B3385D064DDC7C59F9245FC7F8FDADCFD5AAE7FCB9E8AFCCB09E9 +:20D56000B92DE3B6182162DB77D34D444BA3B6B3AA7F85C85F7FED6C5B9CDEBA3FABDB5D26 +:20D5800039DDB6EECF2966DDB66D72EBF1949A5447A6D363B15414E6B4DDBB21885618DE40 +:20D5A0000FC348D8D5E6B261762EA98FC4DB124A5B5C3F7FB77B5AD3623BB880DF147F4871 +:20D5C000F68E76BDB69E1B25C56A5688B300159596DA9748562D9C80B9886BC7CC6C2DEFE1 +:20D5E00049C77001EA7D9CAE935D57D1C599A00260B7E658579721D3E14EDB9C22ECF0F016 +:20D600009DE20E28A4CBFDFCBC37F29112963485EE8AD31F552079E37ECE4B2039B5502FB7 +:20D620005D2D08A2318712683EA9E184858DE4787005DDF91B68F059E14B28A143B63C5435 +:20D64000892546A7C25D9019AC0C0AE2CD15B8CFA70E01629A5D3A60677BFC4DF24F10C66F +:20D66000CF358862B964E61AF42925BF264AB6F7AC18AEFA75D0076A8E6E39F6E81C18F325 +:20D680006EF0661F1E793DBCAC4C8BE6688B326A49FAEBCB70CFF8D745CA4B0919DC6E341E +:20D6A00089B891F2D8C4BC2F3CDA554363980B0559E10D435E248317D202FBC9C38ADD37C7 +:20D6C000E615FFC9E2B7D8041B016E9AE2CE35D5DD89B158E96B5B552B3D16F4F1C21F7FFE +:20D6E0006A5C912D6D4C451CD60D2F72FEC384507AE5CF9564CC3CF4078CEA4AEE38FE0E57 +:20D70000A02956399D1B48EB549BF6CF1E125BF5CC422584CD7F945DA1FBD810912DE7DF96 +:20D7200091E6A94BFEEA29288BA5C7E1D8C5D191761A4C33B3768AFD29AA8A09A7B0087278 +:20D7400092C518D26DC8914367BE92547B4EC4FAABC6874A1E52579FFAED7960A8CBEEC064 +:20D760008B65A48EE7AF2698FD39A716F56433328B0FCFDB262AB7BA4E8BE8722D32CFCF4D +:20D78000FA81B777C64E91F71715D21344ED80A6EBF5B036C8B09D4C166DCCDBD1DC3DF5AC +:20D7A0003AD80872DD86F0134D68E72E0187E973C505A98A5621EA82E41A08E3039F61DE1F +:20D7C000F5E071A30D7DBD649BD0D518037CBCBB229CA0E6E608CAF82761C067919F8B4DBC +:20D7E000277D90A307DEFC852FF4737659BC739C2374F50B41606DD320A9A91B1F2DF65B1A +:20D800006D3BB4D1266BF6C0E1A791BF9EF28C3DAB192966D7FA5CBA96A8361B9D8065FA1E +:20D82000EA3C1A258D6904842396360B6A641F8E98654C72ACC1FAB376D6DEBC69D1310268 +:20D8400049BD8262C0724D4A1B67835BFA0C52C0EA5CE997A19A6CD42C02F124674EDD3B4C +:20D8600077E392D96322024202F445172A363006FCB2DBCBDD8B1C24FD94A36932D700FD93 +:20D880008D8FB512AB0A931534B1843F1807C71B7DEEA636947FAB0C6A01A537244C8D0F3B +:20D8A0002BBF5B6077EDDC071D0ADF634CABE15DF75AE1BD880074452346766A7A902DEB43 +:20D8C000381BA1DBDC9A2CCCE40654AC326BE598C7A41B6C230DAAD1B2059F36869EB3C047 +:20D8E000D77DE5E4A8CB071D35FED2A79F680234FABA196E0808A695670F951D96E96605F3 +:20D9000093F0BF10C402BD79C0FEFD5E430F725FF85F903254E2B546D5951033B8572AEC61 +:20D920008B73018D6B45A4763671EEFECB7FBF472561FFB8FBE02C98F5ACBB445C045C4531 +:20D9400037EEBFF3ACB440E607A2765850F794B0F7800270AA5A4ECDC1322D191E27887BDF +:20D96000AFEB091880112D6D923F0329A2D2F994D7C74F2CD9A4A6685242BC0C39C030B6E4 +:20D98000CEC69247462FC1AE5E659EE163F2B850434B9212BC3F1C1BD978FD566F9C4FCE67 +:20D9A000723A7DC993421657E6493338C449A64D937BB0A915022F004D9267865CFE7896B8 +:20D9C0000FF163589398AC3D65393F33D9F6971BE3D61BFCD44E6D2F6A14D25E7B9C86C24C +:20D9E000EE1785DCDC7431D99A185172F27CA461BFF6131FD9E90DD6A8D6578054A76E2510 +:20DA0000F6C1F476F1D026C266CD8D348364C1C223F2CC4B092C936560C721F9C2F90197F1 +:20DA20000544D66ED94CBEC1AFFC8204D50F736791748E88908671EDAE0A91308D2B6F098E +:20DA4000BA1ABC6B0C576B308FFE1E57016C3D095B91CBAC095ADC99B8702FB5C6F148765C +:20DA600024E8042B8678A72C146F68BCF97CD48DA255B4C5FFC4546BB0225843F1F363B3C4 +:20DA8000E12F7BAA790D3E18367821BD7A650A865DBAAACFF7CA2149CD7740E0B08EE00538 +:20DAA00095EFFCA19C1334523045B8F7A62D95BD51D558FF40E70662A963AB22C3E97907B6 +:20DAC000074D00FE42D0D3A34262679B9E38A2BA18C870D964EF835FD7A7E00D37C0F60ED0 +:20DAE000AC99469D897B765A883318AF05C5F657407E5ADFBE1491CF325A86535C4FC5157E +:20DB00000C7FE263E7D1E93D84BBEA93E7B8395BA97AFB0D316DC7F9EFF25C2A372973BEE7 +:20DB20006E09C6CCE4B33806B06D568D2D77E9D86829386C980FCB4EE93D5206294024F5AD +:20DB40009D5B49AC8517F7A0B2BA4BA1400E357C1D9B89D121BEF29B6CF7FC6B55A79BE887 +:20DB6000C29E534BF8B78247E0D3BA35DEFD2A0D87E8E0E6BDA904D9DD797B58EC8E062832 +:20DB8000246963F2E220B116D38E4F7A8B6EC69879E20C76CD4AAB9C6B47985C33876C2E24 +:20DBA000053F36770B32B4778A7309E755658E6F557B97435D6DD65FCFBACBBA8B48013AA3 +:20DBC000DBA37F1FC7745C1FB70C28A2F13DC26D40801876980E52B7B109F627F2A164843A +:20DBE0001E130F3920A3AB0055B79369F5E935F8F433B2AFD2F62DCB3935F7DF503A044AC7 +:20DC0000224560AB7D2129BD06D31FAA3430AA25F028BE8F11CE987B1AAF242FE44A68141C +:20DC2000EED5256B7383DA343C6D6DF0186D7E77EDECA56BA6B5A4C0CCABB05AF50C44AFF0 +:20DC4000852D6A893711B1E3DFBCAA7746B6DB7B8A07B9C9C81C1EF365467DDD5CF27F5209 +:20DC600047D693878D3AA8AC40CA853643FCF8931D341329680596C72D123332D3988B8052 +:20DC800014B920D77F73AE692E6D7CF8FDC7A280F0F2080684E8803601CDF62925771856B9 +:20DCA0007B1885203E3813890B455C39A252FCF3B8277F2E9B016C691ABD64A3D65FF01042 +:20DCC000D89F8C721DF3065F5575005D3AE03CE7EEA5D2C4C822BE34BA5AD1FA55BF8D165B +:20DCE000455295A7B68DC506E45CE354168FD17342BCC10493DDC77D0A2BB7D3C313DAE617 +:20DD00009C62D6619817F29D092FB22314F75CB2858AA0B5D5B3EDCE76FEE1907B973F8FFE +:20DD20001E0F704F935BB68060A13290ED24627029C838D6E42FB38AD580279B983062CDD0 +:20DD4000B4B4559726C3899BB3CE851C0709693233473F4E19949B6F1CDF5244CCA8B4FE20 +:20DD60006C65B350735DCE0A0900AB4DC4AF6D25415C62117C0A24621AF13CD4E6465E233D +:20DD8000D6F4E2CCCF773B390A2A3575091046D16C3AEE1A1B82836AF2056E48E17C07C03A +:20DDA000B16E8B3527DE7113650442E9B47A346F0BFE89B640AD0089C0AE9BE645CEFBF5E6 +:20DDC000072912B00D56824A4A6F468418D2544DAC45E10B086B1C13D4DCE7D7BCA9FF972C +:20DDE0008C7A044F2709C261C6E6CDD3164C5A2FFBD849FDF6A7E631A73823C68D67F1685E +:20DE000046BCF027F755FFFF8929389F457516EFE69363D0F24460BCCEC6F0F203D6CD0C31 +:20DE2000ECE24A736526CBC0AA243D040D1B118D9CC5705BD01B4C241B65B16F146E4ACFAA +:20DE4000ADC3E8DF3B00D4774CFE081BD9C8E8FF472E7CE641F8AA4C193C9DB1E7D27950E5 +:20DE6000DE7DA68CC6ABE4E3E8B17E09F6C7422D660C883BD0D2B6B028119CF6D6206C7EA9 +:20DE80003FA39B9D07532183AD28310A93374D4BEB96DA3E95FC7E4FEE1FA157CCEC956946 +:20DEA000A776211681E0A2D50736F4258C20750535623118C5299182566A4230E777C35432 +:20DEC000A4EC92F911B9829D045FCC54A38A7FE5B3AFED15C3E6F5A572B429D86FBB23917E +:20DEE000DE0124A6E1F353B0119A93D7C8E37045E8F591D3C0121A98A4A645E792B2A58188 +:20DF0000A20FBC81A72B35F94C811C0EA7ED8F6A45D235819140983A7CB9E3A0149D59E875 +:20DF2000045D7FC1A4126B2CECA8F9283ACE6A959B58C627FFA21CE94665E3CE0FDA5BF120 +:20DF4000EE9D049B3ED77CFC52EA5130BCB71E61F046A6CBDD41E63E65DFE742FD4972E667 +:20DF60005D75620BF8B86DEC548EFFC8CD22FA510A6465ADC242A04D461BFE27A8B3B9E388 +:20DF800053F46D8BE02164D7DC744C29B2336D68FAE486B8F2ECC7BD494479832DF43DF230 +:20DFA000D16221209C3F3B0D619EA10F6A4E945CFD9FB3267CF040BD78C836833EC999F507 +:20DFC000FCA9498034F29CDBA3ECBCE39E769CE8B76C5EC09B46615737D34208699C5D8E52 +:20DFE000D5545E59522D4C7157E34DDA127CD51905C4F722F97EF38FBD7791E56C530EF4E2 +:20E00000A15CB523A4EE0F67BF1C423BCF39D7800FE7E81E46847F2C7953B5EB0E76235E8A +:20E02000F9D0162DAF740291C8C12F3DF06E96CCED97A159BA6510AD8EED90E9055363550B +:20E0400025AF911358907C24957827A424FF9BD05BFDD974B66819F7B6677BAF2315AFD089 +:20E06000C95F1C3E214D07009CA25114DFBA978A4125F51B9EDCB6FD8B163A663CA630E373 +:20E080000B422947B75789B4C9ECF6DDB3CA67411C344384F54CAA86DEB5BA0BC745E03CC3 +:20E0A0009BDA73602265B9C61EC957884AB792A230F83FD8E76590163B7A1782F6449C952D +:20E0C000E501582634F9DBA88FF66FB2AD754943C5BF04E3B99D549FE56774D290668163B8 +:20E0E000DFE9E0EE514D76E39A08446850D8A92B1F24D8905BB7BD092D5681EB8C48D0BB78 +:20E100005E9F90008ACE20655A8FB16D4277550D6EA54400D6790AE19ECF9EC6A1A2CF0DF2 +:20E1200005DB12734E60519664368521B359190777CBB0B8BFA16A40B07DD68285B0529326 +:20E140007F94365F2DE6C4C57C30921D3580C428AFBFAEC04DB54225D7979DA7DD3FF15427 +:20E16000B45470B7CA1F46AAF91ED39CA028BE38C2C10DD29A4DBE979996A5FE55662C0CF0 +:20E1800016921E93BAEE24EC44F04E2697F968FAC08C7A912003FE4747E0279CD483E3A051 +:20E1A0003D3EA9A7E6D4B4D46ECB788CB27211CF4D32539E5EC33FDEA96861BDD26DEDA464 +:20E1C000E505A040BBA197EA99E9975129E771F9C6E6B66E266F18F2C0E16B95C9E08A1958 +:20E1E000337183F8615034C572335271B80B742C9A558263C7126295F42BB2093659918865 +:20E20000B5E4249E9EE966990EF8239B8A31FF07B97CEFD8AFED6E98D38DEF108990FF0C77 +:20E22000DB7E251F157E232CFD95796A424D3DC495D58A1340CBFD8FA867AA5581137F4655 +:20E24000E1836EE648D845C1B92E8734C5ED903BB3FCD64F45503E5D129407BE0D9A47C59F +:20E260003455B079D8767E74DF25E93125357EA8254A41C49D72EF417FAC30D296C79EBC77 +:20E28000817872B446F32BC8543DED7823C4329E27811A9ECB08FCB9AE8F34D1F6F1899953 +:20E2A0009BFA19516F6A1E27F6D901B5DB23AEBD5C7F7302CB2F97C6D45222EA1C75026F78 +:20E2C000AFE2A2B46B2CEC96A25ECB0DD021A511B1A2BEA007BC5FAAD7A6B9B2D6C94EE786 +:20E2E000175A1A1011BD000E10A78DE17246E338BD274434EE7DB009B380EED9F4F3101727 +:20E30000ACEF7C13D0DFAD3C2775FB129B081E4D8B4757F27087E81DEB6D62174FDA7D13E3 +:20E320007DE61B49AC1840ACFA04E9448275DD71AE4AEEED2F907C512DAD2C720DD877AA19 +:20E34000AC32F7949E6BA6944F6015A8015B09C12E40CF3C25D24A3C4D050C61F0F8A05DE5 +:20E3600069008B71137769193DBF0B311364022B2E98CA87B3D3513C2F46281CDE76E0D960 +:20E38000F8E28D0AB25F8B39EB5F205E47DC977F65EA5AF1F2F277F76048CFE15F82C450FD +:20E3A00043C15B77D9991B59043B3BFEE83EB5E2D0C3F984779587675C4583D66E00116386 +:20E3C00096478735C7A50E26DEE89E27820A264CB0653CF97B3AA90081C1399E927920731C +:20E3E0005C4FF8494276420CFA3B5E4AEC3F5E66F116214A474F5FB2657218C7FD7699BBC9 +:20E400000DC75F4B5CB31AAAAFF935C9014CCDEC832FAB6286B64A5D81599C4286CEC8DCAD +:20E420004BC9A27D84F2D10BE578BDE3B9F2E81D0F4BE62C9CC740491A76CDBB1C242E28A4 +:20E44000832CB2E426E1FC60F907D236B8F5F857D2CE08C984763FF1A9DA161CDCB081783B +:20E460008748FBCFEEFF23EB451774040E448B1A5F9E272AC27AB8E847445148B64CAA1F24 +:20E48000EA3B7E3368CAA000C78FC88490614458573F1A1ECCBA1BCEF094A5FE59CD7A940D +:20E4A000E9A9AF6BEBA365690F6BC40FCFAAA8E0E5566A2277EE02B2A7AB0C4F77E29D5E25 +:20E4C000CF1E0F6498CC58D7A7E2810FC54A8FB36341BBD4824CED741DEB9B1222B71C16BD +:20E4E000D4CE6D8E43728A2D1A80E2C8263015CE68651D5AA1FEE1475D2BB73B680B04D7C3 +:20E500009D137CD1C66AD5C18ADD6333B71057DC1E511177CBE5BF9C4BA3421DE5B8FAC299 +:20E520006F5F867C4B201302338330FE127799FBCBEB79B596F3C2494B8AC91BEB3549C927 +:20E5400017EF849B75CF8B86262C01244C498F666A9F8B17E4AC40619E9D56CBFA6D2B086E +:20E56000DB91B4A6EA606068CD49A1C71C6E49A1C211007D771F3ADF8DF68D658332C1FEE9 +:20E580005DA0D31C77F44669711FD80CA83832DD1B8F46359A5E9ED0CC93D41C3F57C1439E +:20E5A000E7D020E07799A76ED31BF4776EB36AFC7A965B1E462D00297CAD9729FF366EA34B +:20E5C00079F61261D14BB1771B357C1369579850424F01FA04FA1A58ABEFE78585D2DAB9A2 +:20E5E000893B4C864A96945C3BD38A5763F810A3B234762B2849DA638C38BCF5095557C297 +:20E60000B32F1D2235208A14D8B94E9E57F091C15A32A3B2385A3EBD9A3827249B15D86F4E +:20E620006D44EE8315EA92CE41F1737DE742D857D67C7685E52F9473F6B36B96573871D6F7 +:20E6400055187DA87C37F8F6A3E699B4742A9A6656F2F0CFB08719B3B216CC3E5EB6029091 +:20E6600042720DA394836D7F87BE73C84D88CF9E609A800F4AA9062B28461C58E28870A365 +:20E680003E064AD6596D36FA01B5BF3D4C93B381164D1BE145199898CE931D85B0735F4E9B +:20E6A0004ACC1387883E0C99E9DD103F6E1B742C629ECA16C974958A04D7DD5F46F9E091FE +:20E6C00061B245E114E9C8D65E196AD4842B6F83F9888488751017A024E6685B0772BF69D9 +:20E6E0005F9CF8978BF78BF6D1FC480E81A349EB484E4BE049472B6CE1844AA8C59E35E754 +:20E700000B831A655BB2959DAC39D1654FF952D42C61F3289673C861FEEF29E43A48A83EE8 +:20E7200050F42BACBD15064571BF94EB59A259A7C4AD8F41934A7359F9A6477A602565E1E2 +:20E74000147DFB5A68ACA9CC2BA21635F369D3280CA06E5DADC0C9A7B39F7B13C737712C0C +:20E760009E933A73010AA529AA4DA43F61A76071118F69AC30E05316279AD9122DF1A90787 +:20E78000E307DF45FEC00F01DAB3C7FBAD6D1E6D1FA292F932D6F35295ED9E90D11572B256 +:20E7A000E8612973B041D5DC541DC228ACB4F20D3E1433ACAA0EEAA98825FACD1C5727C9C5 +:20E7C000CAF835CAFCA040C857B7B4557ABD3494E8C11A2E62119B0A2576CA8A07934F03DA +:20E7E00004EF9104720C5D78F799B273E06178D1A2EA2343A2ACE0D75F7089F9B59BF0C4B3 +:20E80000867FFD99D1301C27D22BE9270A968672DF36502579271E944EAE8EDB46FFADF64B +:20E8200054AC492B40EF1C0A24D6281FC862618D2ED280F0F218BBB6DDE380A8FE4688A770 +:20E84000EDA32F4D298037055B8F9BC426CB05299AB3AED30B692916EB5717DD73F6F12F1F +:20E860006C8A689AC1244D1D462474C9B129DAABB7C5AECD7E0D5C29D0F90FD95D438D97CF +:20E880009F3268AFCED6BE384492F2CF6E359AD7A9C21059D15BE577795A5F5043976DD254 +:20E8A00055D270E0727E574E4538F36866258BC1D50833A8469E2B02244A6F2B72FC7D6C75 +:20E8C000F73066F7B8832FB13712C9FB8E1595ABC57AAAF8BA5E6AD7C4BE1F894EE1CDE168 +:20E8E0002401FDF525E63C12E03DE4B2236D6265F7EA333399E2291F0C4CB2D6F581646A70 +:20E9000007D84AEB026FA1D70BEB55965C342DC2A55FEC3BFB4828D2067611B915DED89988 +:20E92000566E8FF564B53375F790AD90F1CF14A1B802D57FE0345AAC6EB4E276776B103EC3 +:20E940002323E9019A776D55ADA5B11887289D2D94BDE15482A594998020CF59B25A7BE116 +:20E96000ED041FCB08E92FD4C8AE00CD055C0A8259EE9B22956544C81697DDC93D65B9DB05 +:20E980004C6F5FD56CDA83213DFA15F60731B488A845F68534B23634123A557EFA38EF2CC4 +:20E9A000D6EE38A7D94D1E015FCF5C91C974B12072592125CDA4B7305CF029216381EA2950 +:20E9C000911CF8139B3045908B54642018FA1EF962029D5738D8C32465E53B8BE839395545 +:20E9E0006BC0D0319DBE14D3D246C2B6129E4F11EF0E8C1D188EC95740601150F1BB780771 +:20EA0000D91DD930F4148B947236D61C14BC2DD7F465C1728103FDAD9405EEDF789A8FFDA4 +:20EA2000712FCF29BE6954E2DAEC88EC7C0CDAAE7F95B9A43FA4C15DE7B4773A7F80AD62CB +:20EA4000EA37A3040566509B16C8790321EB7FDB94E1029780C8F350F9987343382017DBAE +:20EA600047866519C425AD0CC606C6DAD58141B8F173DDB08A5C0619F8F7F1519065E0BE34 +:20EA80001D849CC81E135E0C668F4635CE53CB99A78362405A2B45B270AB07C7DF1AFE7445 +:20EAA0007D10E5A0BCF3009C5967392414B168A78FE2435F9578AA81D389A36634EBFCB687 +:20EAC000FE34CE04E305393F92FB1C5BC741CB6021B27F734935082AA2218DBB4196DF1C49 +:20EAE0009D09F37975B03DB4DFDEA77EE78858715A68E4D1F9BC8772609ADDCCFACFCEBCB9 +:20EB0000866EFBBA3E9B4AF18E7CE0615E8D9182B8337DEB1C4256D51B3A9715DB910CB9E1 +:20EB20001EAA8FA221515BC79400DD22DE8FB1A1FA7613C34A88CA0579B3EBA50BC43AF654 +:20EB4000DFE966841EE8FB4020EE8EE481339B4318BAB74900A419427FE9545B0806081F93 +:20EB60009706F772B72AD2EA032488C86756224A0749ED6F7573C39C5764A5CBAF5AF8949F +:20EB80006AFA3095498D473CBC2D80BC38158A127E6E7EFCA0AFBA567D13E4EE4BBAEAE0EF +:20EBA00001CC4FF651C4BC424518D1315407EC3E2244E314F16495CF2686C214FC2A0D4C35 +:20EBC00041C67A3BAECB202E4E5777F95C0F3DAD5EC3A9DA3F7B2E2FB9917C8801E919F745 +:20EBE000896C37D913AAAD08DF1C74ACCAEF49862A70A08B37AA6ACDD9F9792E04BE8F1B39 +:20EC0000CF9B74F6FD75CCC5DC0566B253A5C6841D817E0CFD81814B8F5674261062899462 +:20EC2000A6876E0D9E0F48E0F0040BAFCC4CCDAA85C9CE189E9A96204ACF90B1181FDD7A10 +:20EC4000EEFB36C0FFCA45425F9044C35360FE1DC00106BF0ACE4AA4C97362AB458CA8F2C1 +:20EC600064823BD226ECC234100E57CEBD30460E8947EBE361B665F67B9757E0233919AA9D +:20EC80004F9517301E1B717A8034582005DA322590E078AD4CCA673657766B064B44672522 +:20ECA000E0C94E197F82DB2E231840B1FFD96CC241F6D76F20F3D2392AE20F0FE5FE2D74BF +:20ECC0007D27D71A1B6D766FDFDE88CC25FF95FAD62DC467F510E566E41BD76E59A565F257 +:20ECE000B8AA9789BEAB864A7571044F4A0FB0593472BA825317A8D32B2992AC243BFDE326 +:20ED0000A0C4B2F6116B594CD12C743F4EF715BB59A2EE569CEB798B3D11DEF1BE3D3D1CC6 +:20ED20009FF38ECA3A29B661C7744B4E75CB9B314B8FE4F239840CDBDC9E5A287CE0F49758 +:20ED400001988CEAC93844D8CEF1DEC23D4BF39944D937BBD3C632D6934D042871C300E242 +:20ED6000C17984AA8AB888A1EABF2D4B4543E3B8CE4BB38DCB959532BFE10529A3357200E4 +:20ED800097CF2A2ADE71310A5E136936CE5873980128698D4930D08BCFCEA382C5D644BE9C +:20EDA0002E80B2CEDB245D16B801C8512CE0846B2311261366ABA346F7A650DCCB954E7C8C +:20EDC000174EA1C7BD6539A0EC8AB67F3E8D262F5B096FCD1820ED4C763C7C7BC4A0E83664 +:20EDE000CD6730A52FB16994C7D9FF86CF849E904DB31F597462ECCBBA134501A3B35A3B84 +:20EE0000A6F70F1EF98D9CF9462EEA41994A12A8C9E6619A54F0B0D0C5D311F72F95146289 +:20EE20008AF6BEC783D17A62AFFC24B6EC7BDB632923C6C5A4798A71D5D2864724F798D18C +:20EE400035795792945B90D9883ABAB9EED4ACA9C662CE5196528C2CAC388C107827A826A3 +:20EE6000D60E1027D73FE8C560E9862A73B71C414A849355696D5882375CB06381B6D20F10 +:20EE800032D0E24D863D0BD484E7E81C1534ED935665BB04CDFD10DF8685BC7FE2559A1D00 +:20EEA0008C898CE4C26AA28971F798D53672E5897C882D47D27A750111EA8AE93D2451EA47 +:20EEC00059B3CC267757ADD7B1176085548FDDDB6558D25F45F470FFC18F675E8D07439187 +:20EEE000251D00D1919DB95F7E4ADBEB15ED9E29E1A804F8CEB06000F46D82C8BDC4FD6472 +:20EF0000A9850AA2A018E2AB061DEBBA3A4C4597B38435E7D0D6D42E2FBE5B073263062B98 +:20EF20001D715750DE62A53E0992F1128DB6EBDDC3F1869DD30A7BE6A4373848C2BB248E31 +:20EF4000A178148286B804452AB68185D1BC0226F57B76221C76383FEF626CD34859A7599E +:20EF6000AB70875CAE1BC9D8A2D28CD59166511F873D07CF36577BDAE4485E818DD693AEC2 +:20EF800088A1DD064BA4E931E94B2B5D8B35FB59511565B7D96A51259EB46D5C0631316F5F +:20EFA0009990E92ED63179B7468575AC9E34A804CAF02FD42DCAC65A9F5809605C1822485E +:20EFC000804D6FA0F2C3FE4BBB18D3AC9625194E4FB61467585E82F91C8A63FE6DCD30536E +:20EFE000F3BFFA7FB2A4E1706A1D1C61FE159AB837FA945665DA2A4AD0B96B699BF8D31C29 +:20F00000D499B2AE64629A7CE8244BE30AFD82EFB059D137E7067EBBB3A8310307FD4E1568 +:20F02000E199F411B24BC9B2861A65F288392612C13489623A7A2F5F7E8B189AB4F4EE185E +:20F0400027AC72F7EA4236CB9C7A64854498D992B1DA436272C42CDB1DE6F65A3A2979085D +:20F06000B7229028D5FB5D7758D0882CD96438309E27CD317A9B109982BCDBE9020EF2D97C +:20F08000C8F5A33541ECBC89B5E1B8F97B24A27BC0B6366CA98446FFD180E120AFF5261AA6 +:20F0A0006791023F786528C6681667EAB1E0AC7D23C2BA9F79EDBB07645F26A5284648C950 +:20F0C000214EE4EC7C342BDFFCBF825DF35F95FD17F77E4EF9E93F9D3CF8327F1C220CF002 +:20F0E000D209FDB40629A067A8647177147CD432AF9FA6638D9484D24917FC0AF7E738F981 +:20F10000F17926DEFD8D8F16D4B983472FB9E3F20D6C003513E093EF839E258207CAF4820C +:20F1200029133A4E9F3A442A373C35D9F89B37B2D423BF773D876E56699DBA1B4A4F7639EF +:20F140008B7FB8CCB6C0E214E41D0F7D12D9F80E97AB53BB079E664701CE29EAAF9FA7437B +:20F160004C70D6AE068C8664ADB782BD4E3F9A62510BFA5A5340B84ABE94711A748B0A1B61 +:20F180005A2CD7A929E8A275B7499C0F101F324407FE7CD3243903C5A4EE051F5FEE1A1744 +:20F1A000E3299D54F0E2694185280450396824BCF73E87387012E770E7BE892CC617070B3E +:20F1C0005CE6FCE4D49D754F04EF6C6484F6913B22B53C3ABF1AEE528C91DDBCB4CE479B4F +:20F1E0006544DFDE48D581052AA2F60434C53A7E6054CE1A3C9B2E29CC7E8A880FD11B115D +:20F20000D0C0A6996CB1CD3725447A8B3974B64B521FFFC60769BBCD715F2CFBA10F953B3D +:20F2200068492D0C28AF2ED20EEA4EA6F370F9E857E2D27FE4CD15B79768D47D969628F83A +:20F240003E048ABF2119FA4A602C287963C5F8238E2D17AC7FD30B40A36CAC9AF11BFFAD0D +:20F26000F5AC8BE37A6D9987C0CEA254F4DC2627D3C9C717397B7EE623306633A877815366 +:20F28000504E0ADDFDC4361227DCE3D2E31531F0B123207EF376772F5CCEEA43E91DB74C2E +:20F2A0002387573A41053396A2576DD600E6F57939B40B1B8600ED1F55E3B948F7918EEB95 +:20F2C0002251DEABF8F54EAC5B4B59C408018BAE93C3839A78CE3DC17111E786B9B8E21A33 +:20F2E00007969DD9C9F132462F89F443BC92DC96F2A80D9CF9798BEB30A70742B7AF415BCD +:20F3000029C6FA52BCA68FA72A42430B17E167DDEB8738CD03F4F640F6D152BF6EDE3FCD50 +:20F32000B31E206E718E036250094A2E45407934F51B2666FC8E429136107D8D82F1722BAE +:20F3400063506CA6A6BCA7DE3E5E03C8A1A4FA065A2E7226C4862C08D1A5202A5105CECE05 +:20F360000BE83B84C9FA176A1AAFAA2C665186DDC9963DB3971D6F5316C8634709985D167D +:20F380009628D93ABE148E010C781AE316EA06E2707ED3B1644B5E1267CC25D87D5F060B24 +:20F3A0009D7E6B4E92546A4CB62607CA6A5CC14931254051933A3E8049036E78EFDA0F09DB +:20F3C000431049E500C3AF7529BCA671E0D0EF6545535DA12E4E74FB30AB3DC1AC6CA02390 +:20F3E000FAE59F35E8D9E0A945CE01BCA9167EDF8C684053B6E14FDD01EEA44C8AC1DEE2F0 +:20F400008DA4CA41BA3200DD07430171B1DE7BE0A63B1C29E20D621219655A3D8CBC4323F5 +:20F42000280E8C7AFFE2B6F2EE669E47B825009A4FFEFA77A7EBA401DBA1FAC6FD4F4FBDCE +:20F44000F9E037D9038DF6FDEAF06110BAE08B6C468AD8EE7AB9B9A8BBB96027A06A2B32D8 +:20F46000052305481DCC807571F819FD84BC2BC5D6E07E128AE244218F8E449FEA43539B58 +:20F4800097700AA72FCF385DAEE9032D1062B90B7ED7F9DE26E6492BDC0CBD4FC9A5B07EE8 +:20F4A0009DD5036D47015DC2C0A2974615CEDE7C08E52E78C5F239B95518989EAD0CCA6ABB +:20F4C00092CE6C3389ED30F0C1A7AF8C21C158F8161BAF2C7DB9DBE28A003160EBB642BB0A +:20F4E0008E7B845932BBDEB799F1122C32734C9AEA5A98FEF8CB37C0D5B2331E3FA094C5AD +:20F50000999D1F648B56B17DB247C9A51B2CB1231ED944BE00804AC03FCA5916156EB4D897 +:20F5200005948C06EEC79D202A96D84E2FD68D4FC41FDE2EDE614F24B3FFDA8368D9282B23 +:20F54000557BDD380CCDE6D017DA7211BE4CF6410A0D503F8BBFEEEAF6BC804F2B17D929F5 +:20F5600098B5F62AAF8CA1E3E677FD3DA041D9A00E9FFDA30CD7DFD6B3813F5C244F643DA6 +:20F58000322D086076064C5D89FEFF3A47550BC84339949DA2304442C4E5A4B34421BBF536 +:20F5A0002DD9841032E3A37E888889384DCACB209413981827B4261A85865E3C6155712446 +:20F5C000975C291A99A428170EFA6B1BD492CA1B6376FAA898EC7B71BD3D85C4BD4763D635 +:20F5E0002CE26364C385427AD8A6E2C15BD10B2A49DD10EE7FB88C77FC7A94EBB1044B1E3F +:20F6000025E566D26B5D138F68A3DC191DE5AB35E33E575D90B387FA0D4FE2EC79FD4D3F97 +:20F62000982D143A3965E73C45AE8779017D611A4503EBF93169CD8046E4C2CF9E677D6F4B +:20F64000FCE44DD78F5960B6571C3002806ECE3D03BDDD6533B8CF8757B2E509231C504CF5 +:20F6600094AC282B982E5B2877C8E0C61C0F0576562407E06C362534D6C43CC69F22174D06 +:20F68000094B0A1F735A7D9CC14C82F4241508540AA78F56F85F63961E7F4A336F2A1EAB8D +:20F6A000A9C170869CFB9211271FF30EB5C3C7485942D4A5EDCA1E0139D00E575D1C3D686C +:20F6C000F518A47B7765C28105B1F46D3DAD2F24F56A15CF5F1093FBD64787A9A6320F9D7A +:20F6E0008E645FBED0B49A2C2EA54A10D23FCD5CEDFF592F6A2911562D71661D41C5BA03F8 +:20F70000855536AA848C7CC42E85A5DD85D37E9230CDAAAD893DD94B38245444F09CF4266A +:20F72000D63778213EFF2179375001A31501DAEED0C8212D991C111A251AFFF9FD04D4D59C +:20F740008EBDE436A3075907D92C0A542BCE1FDDBFA2888A16BFC1F844589C182E0A02F265 +:20F76000E3C0B5041849573E73DA1D3DA1D118E56E7843C0B2263A32D3B5C1CE347DD865EF +:20F7800002277D1EBDD15D90E55E39A8E75E9A24A2E4D54F47E7890DBFB3D0565C25521E0C +:20F7A000960D4A37C45C7120570410B7BF3F523263E04E4B91FB73AB620E7624A8910034D3 +:20F7C0009C122A27403249032BC5D1C9F9B5CF402FD2BC4170414523E2C365655CE97D17C6 +:20F7E0002A9D0D93919478CA7A782754303E487C0CBCB4B4A1B339E5ECE8C86FD5EF27F014 +:20F800000E5B9755E563BB7EC4CB6AA5258A2718E5A9F6A6DCDF14BE4E5F06D289C6E73DD7 +:20F82000D2CEC92B83595B2ECCC2BDAFBF9635B04D6D914011543AC853DAC2A83F3FF7E6B7 +:20F84000D3CE89EA4ABA5DF5B8BBE61EA792980AF20660D58D8A13ECD07E1DD03DA84E1E1D +:20F86000D9C1E08B05B0A0CFF0B932F5843956803890A5B3CD083EB2BE70A4A5CA6DBA4B64 +:20F880008F34D61D3B40491C273F85A1579DB9B7990A1681C55EEAE99081E308F6F4F58E49 +:20F8A000EE5B29A80FA3113035693EDDE20689B5E2A78AD7EC3F824FE86BADB24EAF73381C +:20F8C0005F2489E4D7957C4CCEE4E3643422818F8B2E4EE30C69E0B8C29435F97677247C9D +:20F8E0008C976346A68FA9DC3AADFBF497D5F13B2F955988EDF6B7F93A1FA3B22533B9B469 +:20F9000037509F37BDC105B98506C319BCA7E424A13FF26B0B10C195B7489051731EE7ACCA +:20F92000BEDA793A1E74282EEA9DC6813CFBD42114F8E6A04D6FB924B7DD87B97549EEE708 +:20F94000751E58C6E55B9F1B46C5D545419824B865B5C5303A6CC81C0B60375364497883EC +:20F9600024503D510AF869BE150F79798BAC23521AB5149F2E300A6D4634403A1806B55D1F +:20F98000C7601626110BF0E672E577398732D20600A17AE8A2D853762970D08AAE040FDCA4 +:20F9A000BEC3DE3E13810456204B236FE3F1875E26D982C76A5D260CB632D07224A715DDDE +:20F9C000F3521D1C8E6967E30EEF944289E74341F3E72EE8E6C92F21C503D61AD1A3200F57 +:20F9E0001002E561CF8BDC0F83A53259F86BB5F18B7DB65B4051A48BD908E56E478FD67F76 +:20FA0000C008A8239980164AEA3EE55895AF3E708F65F23EA484E3AD1CE0386196A4154A79 +:20FA2000A00593D28C01219F77B6CF93C01E2C660DB9D87C2FF49AFDE28E24B2D3539D0E85 +:20FA4000997436B092EBE4DEC07AE2601AD95C81C40AE88AD62CF45E748AB26026A3A6868F +:20FA6000AC961F27FB535B18DC9C32BBF3B1BB75AEAD707A741BA4FC78779F7ADC20CD3F80 +:20FA80006D96CB6B481F0BAE2EBB119C0DAAA6454405BBB61D38EA501198D0AD8FF9F634B4 +:20FAA000CB2808051737EA15A8AC4F423B67070A62209B44CD65EED71C38D24106E1430375 +:20FAC00033669FEB8AE08BB3F33BF62A0F7CD5DE46129524466CF6ADD3972BDDE3F6310BE2 +:20FAE000E25CE83FBD57A102A6B225711B92EDA8B735E68F45E07556F84A48B273B49D3039 +:20FB0000E33F592D33C518FDABABCB5C9B936D812A7D8D3A6F04A118077F0FA748D8BF8E54 +:20FB20005DCB04DB689D6718C36DC4A78AD443AA38EAF0765FB7009F58AB934D2617A197BF +:20FB4000C2DA7972DA154DDFFC3F71468E832E772714746A25624DEAF2A528BCD69E0C0287 +:20FB600041A140338F85491BBB5B1A0C77589CC79F0BC4E9EC87807C2A6EFA50A23B1DD7D1 +:20FB80000ED61236CBDC2EB3455562DE4F88D19DB5C3CD321FAC61EC1C82BDFEB52C177A38 +:20FBA000CB9B7F6EF5E65BF46C28B05D31805A77EC1C34FE3E06E4CF0AB5BE3845CE19840F +:20FBC0007137121740DB0084ADBEEFC313955B8F324C34954DCFDCC63F6921A9F3FE5070DE +:20FBE000E2009EC493C9F5C9E8D0CEB5E6A26BAC3D7767F27E5FC063179FEEE00CF14522D8 +:20FC0000DF5B9B822936C88B586A3E1DF8F094140333EADB33CFA6A09A08604125D1A2749C +:20FC2000B00FBB52AA0C874C270E1D251F5B78772D6570F14546352408815DB3944F63C613 +:20FC400099E382760A7AD5E2669A8398BE682FA1B7A2E988D5F4F0D9F426CB4B19934C0957 +:20FC60003D2CA1979A808B94901F8317B4B79672342DE2F508EE0881A23F28583CF6853FE0 +:20FC80007C8D8478AC6D926226BFD6A43D0DDE41F951D68EF53DCF89337E2F4913BF6520D2 +:20FCA0009F43D33D9DC66683E70535C057C8AF074CBF19CDBDFC5FE97A563951C6F3BE523B +:20FCC00084D09D5F788D76B59D14F4F192C86F66D7272C93BCF15FECC3BAD65017ED1ABEAB +:20FCE000B8014EA368F7AE4A738A44F3BF60C855C7336F10D217DA482F6CDFD9B625B670BB +:20FD0000389A95F9BC0E7BB488092025DAC4D0292A579C81FC00512BBDEF44CBF23B69387E +:20FD2000281A70D4F631CBA62886045E8BDF20FBE6551F459401FAB1EC32565CC0D364E189 +:20FD4000B3E41CA9FBAD6842DBD8D85D13C7BDF4328CB608C6648A858A6C3A0FEC931DD31F +:20FD6000B5FFA2333C455ADD15A45EFD5BC17E1C226714A3C7E9747B2DA03C9FE2CE14101D +:20FD800074BF503079A61A05FA365BA02206CA4FB83E4F6DE490FAC646E6A906CF78231DBE +:20FDA000A417914D0E324E68491ABE21B38A267CBFE6017915EC5861BC61A232FEB041DBFF +:20FDC000DBF78FB668054251AB9C265171395545B54AFC3C5A8F96E0363FA2FDC8BA8A470D +:20FDE00045B5E04FF571044726ECB1242509A041FE795ED8C5B28E10FFE84D963D49FECF54 +:20FE0000BEEA7E41DFBA488C1AAD0322BC7E9DBC1C819A464C1CA7FD747561EB9DA88F7786 +:20FE200045CA0464E2B47EEA371F017523989F25B5B25EA9D76601207B969B928B6CBC3D08 +:20FE4000BC3B7E886BAC910E46B027C9992DA8C3C69CA114C3C18C64376E5C54EDCB898C2B +:20FE60004C2654ECFADEBE6CADE93164F373F89ABF08FA1AA75268516BF2BAA78952D3C4EE +:20FE80004EDC503679C0836C8097F146CDAD16276DC18B2604B865D7D3D8C7C476EDBB6FEB +:20FEA0000C23ADAEFF30CD2F01100D92709B19CB0A38798276561E8F5DEE1A69A867330226 +:20FEC000CF04CE403083B2800E8FECEC4FA0DC6DE96E021BEDDD3386E2B23F50A4DEC37BD5 +:20FEE000F9B981C935AB8BA31D52B87B0AD0776076F8701E89C55E445BB7EA14A3400115B0 +:20FF00000FA36093937968BFBDDDFB7B82B04E6310A8B95A0EEBE69810B6F72D4A2734F451 +:20FF2000ACAA1D7E25E1FD583B1A1F38097CAFDD522C1B7D345F9C92AA9893C6A1B53FB5FC +:20FF40005C138B91257F8FAFCE7634EFAFAFB1AF686059E5DE970620C75FBE331B5745A1FF +:20FF6000ED266D2C01E25D53CE3E819EFCFF289144ADD17734DEEF9BDD414BEA13497ABAAB +:20FF8000E85DE921ECF7961EA65AEC9EC8E57AE0E2878D65DE60463D64AB65628FF7F79FDC +:20FFA0009A9320486D26FC0875EC2E46F211FC083058F27AE58EC76AAEF541C07549C8690E +:20FFC0007CFC1EC56F1C28C8C0E9AD26682924A676DC105F5D8CB81D179F7DFFCAFBBB65DE +:20FFE000665680D29B4D2E4303D58183EFDB6DA7EE6419DB3391024CFEF295D6F91A16AE56 +:020000040804EE +:20000000CC050EC593EDC875D57A43E33772AE08605C67F99FE9E08FE74BDFCA1276BF3E38 +:20002000DBD35035F83EC8C759171E7C6BC6DB00D2C9BA5C22B9973555331E1E4497D910D2 +:20004000F7A09E3FD57AB54A18AC81A859D6E0106797AE2419F6381C202DAA391972FDF4F3 +:20006000FFA35571EE6D8DCE0954474FC6EFF7165FC18501A0CC5E93EF71F04C497BAFF3A8 +:200080007E6BC870255D774116CA375AF3AE8D0039A00051383CD52F79F6EA781EFD518304 +:2000A00054E8BFD7B90792ACF25FB0870119F3C6FC7A0FA5A63CDEFFE79F07DEE523E2AE29 +:2000C0004F52236ED91B95842CC5648C4A4C776693B425492114B8E483130E6B59A9813A3B +:2000E000CC6148285A34FAF445124D5DCB8FC6FFDCAC6F4E95C38A185731B1191E9576D835 +:20010000A15C99DD2794547610560B2B52A81C2C42179A910088DF77EAF286722E4B4C1FEF +:20012000C74A01FC28D62122D1B9004250D599A61E52CCDED98104926577DEDA464486751D +:200140007A146D3E834812FE518F7D14D5A9E78D37CDFC1E88C1E030B728D39FA48C6F7E43 +:200160003E25E96C270BE2E36C673747BBC3A89ECC3DAC668E6E2FC119BD83DB24200077C5 +:200180004DA783130B1E3A83DE7A749F6728845DE61F658AB4F50B66A4CA26619C9488D287 +:2001A000CC5C370A8CDCEFECBFAF6EB8A54AA272BCBD0C3EF80F3F202F68346D800C36FBDE +:2001C0000EE37DADC76964BDC38192C94E9F7483ED04D26DFE29DF228F0D763A5998D2C108 +:2001E000CF1BF4C6D58D6E4267DD780ACCB497565C4F4654084A794B08D29C627E9F6EBA9E +:20020000898D5FE4E89099AAFE2E3665A4D1B0B44BC7944E694B4DBE93923280A7489866B3 +:20022000AE3B8FD47936E3A214E5B4EE97C870136E2FC0D5040FCBEF66B19BECFD87733FEE +:20024000D0E0B50C1389E4A43CA8217D98229B47E1681CE2094C75C403FE12C7BC9267A0E7 +:200260007C64B091B1B0172912F284BAAF3DD4FDA08B970577A8A01B46582959207CEBF580 +:20028000649EF8279242709B7ABCE37FBBC34ED6B73E1E590FF64BBA2F81B4A070BECDEAC5 +:2002A00066EDEC35F5FA86B7E7E86D112458FC5F0A202BDB5CC03FC7AEAABCD604BF4B0B25 +:2002C000FF068A7830A5E7636368D36CDF7799D9D8AF994A0B19F34141443E088986A84B97 +:2002E0002DF60EFA42CBBCD9F79707FC1D58DCB32B89B14C98147E2FFF1592CD8F27AE7942 +:200300003D8B8359E037177B7F4F2454BC522AB75A987223531D24123985DC6AD0AB119707 +:20032000364FB2D83A0A9801849FB5D8696D08756C96B362A64313D00D5CCA6EF5779554F5 +:20034000151711BE2AD401D7B0BDA1054CEF78F204E531AEEEBDD76E9F344CBFEAB34EA7EC +:20036000F97412B7A96CA5913857C3BE0BF43997FACB05C08359CD827FF40CEE1DCF694462 +:20038000DDF6AED216B0D7BCFE826E98618897FDD210C210C6F2BEFCEDF6F964F58B321581 +:2003A0009708E5D9DFBB7A4503425BC87DDF9C15EB8DE36F4CE2A6BB611477089ED2FDBE9A +:2003C0006766A05C37CBFECEAD6106C9DCF4145E9F9CF474897D7CDA8BB64FC5B63D3B04E1 +:2003E000467D574C4C3385577821FC529D4C0C9A86FBA6229A8062676C206C912C2FE00BCB +:200400009F4AD90D06EFEC66522DA759EBDC3D4D749BC924EDD31BEC896A0E28E81FDE3FE6 +:200420006E1941C866AEB4DC691CE620CF876A22398FB84A9815B5CD46A00710DA5809509A +:20044000E33BDD463A439E7E9C273E9750CFD935FECF26EB2CC571C431E99C03527BF9E09A +:2004600083A960432B20CEF5B20D202118DEAA3233C6AF53F5D26924884DD289808CBB3B4C +:20048000B9E691A77464C4BE1304F7706863FD6F1CCF163C91C3D2417ABD0B47CBBB325F32 +:2004A000F57266D5B1FC99011ABFD92121F33CD0F2CF6913DB98F00E16DFEE00493A132E0B +:2004C0005FDEB7D72C3BEBE23A9B51F48CB7620C3E7864948EE271DF8C3BBBD627F16CB355 +:2004E00011B15ADFEA39EFD0961872A5818E8B3AC0C37FA74E5FAA3ECE6655BF89D4B69558 +:20050000766E24247AD3C23B258DDFBC597ABE3E910C617FDDBC36772424BC75050DC785AF +:2005200024BAB7BE3BDE2344739F8F22BFC1017CA4290D9F7208A8611F60C53EC404BA2701 +:200540004E02A5D735224571C91D21FBD693AA616F6925BFA2F2B222A2889496BAF5DF82C4 +:20056000FD23E6CF889B3288BAB4CC4CCC8264B7773402E594386AA404547CBE0139FDD1D4 +:20058000CEE2BBE64F1B4F0C78B2C9ACF461B53DB6C32D333CF18DF3C491E8EAD3C6008F8A +:2005A000351D8F77916B8499FF96305F24EC874AFA7B7C7CC171EE479F2572B3BB7B2C574F +:2005C000018EAC9F7B5E3EBC4AAD980A8B09248738425BB6AF6D81088341A60BE114CC50E0 +:2005E000F25D894239E75888A97BE1CB4FD2741B00D4024420EDC65CCE689A272F622771F8 +:2006000065E830B496F45EE1E71DBE0EEF9387D231CE951EB80C3F75FD6BDB9BA14BCC5E17 +:20062000611442F4FDBDF6AD8ED21BC05C121944E3947D2D4AC57350E3ECAE96992B0A8454 +:2006400055A24AB22F5E3438D62541F37CE361C7CE96EFB5FAD1D2111BD559ADAB700836F3 +:200660005DF4CDBF47200E48B9A9FD0DF944E9DA85EE036FEC8D6F3BCED49FEDF770FD2CAE +:2006800069D488CB4E9835590188D7A885F71D34476C0E02EF2CF165234FC0DE4EFEE3030B +:2006A000FF0830DD496CA4AD562FE285F1B98B27B5A6CAFDC9C547AF41193801F6C1603F49 +:2006C0000EDAF867399493A55F810F4CBEAD172A954384ED5B4D57F213B1E055EF1A8ADC45 +:2006E000D13CC77EE068D8B48842F5562AAB6C631BEB335BDA3F4F1AB42C3A61C40FAC5FAC +:200700009A9F2F08234AEADD944A48C1F98B5AA7B5B175551BF65B89235B3D7E944C500C2F +:20072000BE02708F10B091BB36E5C0E0E7AE74DBD84D36B1BC10762D7202B0F000039FA678 +:200740007989E1665A086832509EFA4E64D684D0FB510F36307C7A6B4EAB84277EC58337CD +:200760001DE9F4CC9E63B853C8944C19851F9FFE21D13F2C70D7615FA406AE5E5A6C695804 +:20078000D17168FCF40107192001A76EF6EBAB1A97514F63F93302EE8CEC6FA8E501B4F8EB +:2007A00088F0413D28FF40D0DD74E13592E3625E7F869872F941014A838AAF1631DE9AE77A +:2007C0000D270F6080BCA0FB6FF13E96A06E351D0F8ECDFE5F9048BE914B444E84DB0DB024 +:2007E000CC11DC50C1BDDB666C31709BCDC365AA375AC9E4457F8016DB0F781C78948DE457 +:20080000D587175518999F5AA798D873FDD8ADDF3E932919FE46BA68466B21204C0AD98E53 +:20082000DB98834652837C3D1E929117081E5FBB5161567ECEB9651C52F3A2D9D68BD68150 +:20084000F580C9808F0AFDC9A3C66F53BF429D9E3E06FA82BBFA52CBAD95BE0789FB77463A +:2008600045E06C3E206EB6A3971406C5DB71D9FFC45B535FDF7B328CAD1EBCB19DBF9CEA25 +:200880009A1FABCDF2D7B27676C4C2C3A37EFCBFDC9F2A0F1746A13397BBD93FD9F3A107D8 +:2008A000FBAB3FEC222DFFA91F1277F7F45644A652BDD1F7983C1F4148FB550FBBAC3E0541 +:2008C000D50E0C70BA63B9839876CD975801226F0DCE43CAF8FD296BC6B4F16035B247D5C5 +:2008E0008DAD58039C86BE7E8E77F85A86C9FBE22F081CBD759705CDDACFAB3C846937E2FE +:20090000A9E94747AF3C37D20B86A5F61D02A4DF165BAD6921C584229614D75900709C5F9D +:20092000916C3B0C79489BBB542D5897684672E04CAAAEE2B8511F3329A42C6E1EE516C0CB +:200940002FD6421C70D4488B5FE01A277DE0905D525C78F8E3C1A9191F7CC90243AA8FB736 +:2009600038B1AEFB106A581014BDD17D238D63917F1A1BCE9C0D0930B954F1FFE688D3DBC3 +:20098000F952EDA7F0A9D07B08C63D414C5B472308BB793CC306195453FE5BC22029B28C94 +:2009A00027956C396D6EE9C69B8ED7B198B48F97225FCD36C58A66ACFDFBDA542EE63D5974 +:2009C00035E6422E3F0181A828AF94C07583FB0E2EB5DA119BED4025D8DE8EA64054BC7A88 +:2009E00088A998DE36BB029037634FD80156557598645834F80EDCD44F91D57DEDD5998D93 +:200A0000A5E11046EC8D0A2737BCDC2063A13D57DD4FDEC3C741D2FEDD2F705F5576EF6926 +:200A2000EFD8A1133C5EB9D3FE80591A139531B53661B69D29D08750B9E05EFCF5F5853842 +:200A4000F557464372E2933A832C35D9AC7D0A2161614AC913AFCABECBA203A26E95B7E4C0 +:200A6000AE95A7332DF91330A2B21770918964E97D7266F6964125870D6C5E42F22169DD6E +:200A8000E670ABBA64B950199C4538EFA3DDC8EC52DA5903F3A20EBF73285626AE4E0C4B85 +:200AA0002BB4393DCF4DA22480EC266815ADBCE6F6B409C7830646EACE25D636E07F398B4C +:200AC0002EB50FA77769E33AFC0E4229F92EFE1FC7FB130BE6EFA38F23EB39FFAAC42B38C9 +:200AE000AC1CE0E4EE365A4D6B00BF65CA4BD4FCA077896AC1EB97AE4AAC98E13455F56BD8 +:200B00004646B12404DECEEC45661908C238FFF299ADC753F5189F476483839B11C54BA602 +:200B2000B54F776076863D3B0F8750041D4AC352FFA591320380C86FCE1460E69B2B9589D3 +:200B4000E7286D926FB8D197CB4E93274371F42B9A08E76DADCD6950ED319F0D2D463B822F +:200B600013A0C44A5B261C0BEB50FF674789BAF7F075CAEDA062152CB933B301B29B225C20 +:200B8000B68E43D98A29BBEB6F34F5830930A82C75156DCD0796861DF14A84C5BC131DFB05 +:200BA0007D3B920A6D833D54C3477BCE77503209C59FC6DD2EAC4FA8AD4DA3F1A59A7B03E8 +:200BC000B89CBB1A49B97393C8B190B979CF78A560C0DCE46733C0661513BED94053554D29 +:200BE000569D92111C90F2AE57DC7FC5DA1D3BB941CD3A805C1D9D0A89A1E3AC23B201B387 +:200C00005CEFCD1BCC20E3B1E823F223D09274FDF2E42D8DD7A5C5C987329A6422A115F213 +:200C2000FE3F8FE0503B656535D71F941F9DD7B3B9D270707B8DCE70F89E8867287DDC9B5C +:200C4000F6F4F4CA3CF2FE0557DCB74812FAD78BF44E2CA58A9BA789E205A63B85C319C8C2 +:200C600004919F9EF2CB5B8D3BF7FDE46F274306AAAC0E792400A913F3281F3FF86EBDD8DA +:200C8000D210F9D815BEC600F51660E0021422AA77FF29A01ABA1778162CEDF9741197E015 +:200CA0005C3B7E3E84F2CD60559E75EF8B45204040952D18AB2CA38579E5E47BB022A11E50 +:200CC000B4C450D30B34448D646E08EDF3BF11D4E40385C096032A039C1521D2ED687D6F34 +:200CE0003A625A89BBA50909066FE0BEFCE290B6BCCED5DBF0EE5D260FF02B6F164FEFAC98 +:200D00000154F609D7D1AD1A180CAE5324440BDE5E316B9352B02C71ACAB49EF91B7F4A300 +:200D2000E541BFAD833AA5FA5D59F015B5CBE2D981D7B06DF545A0083F34D43483B41BE0CB +:200D40001392064A3EC4FBF55E9F76239FD405B382F6FE4A407F553E87B9F8C8B94D8DBE88 +:200D6000E64D70396DCBCA083AC2C397A99DB8FA65FDDFE526AB115DB0D88559CD156F8B98 +:200D800069A331374560619E01DF07BB86BF637D30C957E4F02C328FB84502ADDDB4F25FD5 +:200DA000FDBD1BC603DE42624624B4E5FA6233E004FB47786D1EFB5A0328070A22FC480D54 +:200DC0000F503CA6C8C6B76F25C09A539FD1BD557842B7B906DE292EC2E2719E29CA193670 +:200DE00096BC9085FE08DEA7CB546F2B73435034D741ACE5A56E4B76DDA018049AFE6C886C +:200E0000C5905EAD8AE67AA89522EAFAAEA1BD7002D1B924FC8B5DA0CA3EC2672EEE9A1F8F +:200E20007F0E36B650E77626ED7CFC62D73E7EED69E9B561F23E64A6EC8CF713E3C9D55525 +:200E400037180E7DCE0935D73145F59EE016C65329D4EB8D22EAE32D8EE698C40E0887724D +:200E6000DAC5EA9A1E1ADD6E1BC16E1D01A914632942A8AA96B834B1D9F8D9C9F43AF58F2F +:200E80001B48BCC81189EC13EBD436421D845E9733991F53A60687ADFB44952120EE8D1C3B +:200EA000AB2B3C932E671B18210F72F95B2EE0BB075C8DF2360FC6754B766F755699C1B39C +:200EC000D25380A4A9D0C8142815543F1E778AE0D38B20AA11FBAA488748A3B5AF6849ED0B +:200EE00079294AAFD2F3126D8157F17BB21E863DB593D0C8F420AFD435EC8B8F7689B76173 +:200F0000E8C5D76B7844CF1E9368F789F6C47FDD02C9759532BD3C352C2F2F127890791244 +:200F2000B6B515E138A20B304F654196418C9C26AFDFA81B15618BB5091BF8CC8E0184C45B +:200F400076F8E7536D51CB3385CD98A5EF6CFF9651BE016A8EA26D7E848F58EC3131A2506E +:200F6000EADB0547370E13E4C1434F8456D7A5947B948AB210B7B946048C2B81955E660839 +:200F80008766BE0BA7B45D3F64659D0DFE24CDB22E575C4384878A73A8854873D18BA17E01 +:200FA000626B5376798EB4F086A4E860C8DA973A635611C828529D54F24A6693A6D37041AF +:200FC000A364CC51430FE547949908FD6936BFA71862C827347C24A2984C0DCB24EA42B994 +:200FE00003AFAF7D91B2C8391EE2DAA46C9CFFEA1E9CBE9F36D6EE5BC72187459AD79778C0 +:20100000E2ED9789F98A4023896A6AA1FCD1D8F0C865E288F19991AC4B9EA351465E44E461 +:20102000E1FD2EEC9823D7D7B96822ED323007BF43DFA5B7CBD0FC2BBE25019BC9F9F9710C +:20104000F98281CCF386DFC8AA612760067A6590AE28BD6EC929AFAFBA9446E3C5E8B26119 +:2010600024794ECEFD0A7E65FC453E761D1619C917C001796E1A419C5826994F6AC4BA8D32 +:201080005EC5EE6AF89509896E89BF6D703D06EF3EA9436E4BCD3C46F58B0B93DB9E0CBD5F +:2010A000F2004F1A5771D0DAF2D6534AEBBD074555AE661D7D46CD656CEA57440DA4637B0F +:2010C0009A8B98CC55122FC9E40D62B39C69AF2004AF572D99BECEB8C48633CAAF6470CBA5 +:2010E0006D7D0F2504ABDA8963DFD41F5A95CC030B5BB6E73182309FD535EEFDE12A95674C +:2011000035BA57EFE3BADE26C4278A2707D1DAAEC4FE9A024725BE0616DDCC03F4EDE94A99 +:201120006DC64D165888807290B46682DAD871631097BABB5E8A2F3A516422B741320EEC2D +:20114000223C010CA25B63B7856D20DB9FE79D93C8D46D7B02F47FDA2DE3131ADC8440308A +:20116000D05AB82357C1062CA6AC8716ED435B8613B8617888E346B8163CD14A7E3B5EB3DC +:20118000F070289379874DCF94C6BE9B5BD54495FFCFD4322BAD1E15F6DDF381DF742F4B69 +:2011A0000A2FEDCC3F0AE13A4224172414D1B7644ED5C43E5F75E4C513879B43091E06EB06 +:2011C000495E127A1960F85D1981F08F08D4BE8EAA71FF14B5B72454A554B7A7BDB536704C +:2011E000222176757E11427F31C71526BBC4124340E8CEDEC9E8B3EDC42E00C369DA55AC4C +:201200009EF90CBDCB01663EA2A5A1476C0876356355628CB103F206C5444C314D847693FE +:20122000C83F0EA3B67B60B7F0D27027F805D32E4489509C8B42282D861979F55408EA0B1E +:20124000A78276E87BD5CD8D627F5F3CD94EC3E2BD43B988896F523C061FA8E0E1A87EEEAC +:2012600053BDCF92A86A10955BCD908DF128A71B357CC69B04F99928E1E5C6A6C3C96B220B +:20128000B1E7AB65F635E0DC3812B6D2CFE2E602EC2FC154F5DB61C128289F85799E5B8CC0 +:2012A0009D35DFA5551B3FEFD068D2F88AC4957D4AF330B83B24ACCCB47D7E0767F2377323 +:2012C0009B97ADFFB1DB02CFCD9FDF47C0ED6374A4B409179EE03A13264E8118796A93DA1D +:2012E000F2BC8E1C877A8162B2AADBCD822ADA9B6ECDB6BFE615A19FF96424961705B2EAD3 +:20130000C0CAFB9A633D3A9AC65343FCE4206C147D7D078CC31090DAD519C0D0329138908B +:201320009CA702D34968D89C97CB1D7C85F2C7A36D958BC019AE1D07DA19C2981503398F2F +:20134000FCC146B6626C8B86F15AAC551033F87CDB8304D27B7FD896A767CE1F47101A1CCE +:20136000660C8ED8A0411CBD8491F1524CD752CCB7D1AABAB9806A3BF32D9E8DD0510B43BE +:20138000817768CCE582CAC5C67F2CA43943F5C2C90F29286E6D338D0C87D9B6E3C555E818 +:2013A000863E83B9792FB9F27A1C47F6C480D1332EC90509667F71B24262F93E9E0660E2F1 +:2013C000A2ACDCC88AC3938DD1845906D28C4B8D146A79715179A2A090905CB7211671DF96 +:2013E000FA815FE3FAE4B3D2E3980C3AEEE63701613DB66251C45AC40776473E18DFAEF17F +:201400004B1B1471C223349A4B21120DA78E0BF2E1CD3A5CB8822D9106A425CF8F2ED7FE05 +:2014200020F634DF5E7FB33B5FC8D4C0D959DA22035C83EDBAE8152229E86942B0324273D4 +:201440000D5512D806EFFDE5A221DC3A831A06035FB0D6E060FA506ACABDAE442EC9906AA7 +:20146000EFFB62EA7E9BA1A5D261B653D5B7722B9671213328698376A03AE67B73C7320FD7 +:201480008CBA68C80D82F302577E598E61F6763178DAF59C1772C3AC5C8BE61E31E367ABAC +:2014A0000B63A6CAAC0A37F0CBC51FE9DE7207311C911A63F1CAEDA85BCAFDBDD083B1E113 +:2014C00046DB2C52CA3B6FBA3A8AD843AD818CAE467A749E196C7A8DBE34B290634CD36282 +:2014E0006A16C546F8F1E2390C4297EFDDB2EBA67CA188920F692FB74111844E845F44C1C8 +:20150000AF5D9A4BCC49D62FEC10CF66955F5D99CA2B438C0F1E0FCB1B4AF099D0A0F25C2E +:2015200044D193698F1E1F666A6BE7000F8CC35D6DEB177AEBAB981965A290D357E51F10EC +:20154000F9A671C35698701EFEF7ABFF3F97A9A399F82F9C58BCFCD82C4AF0799F52542DE6 +:201560001785BCD55FA5A00A1813BC813483E7F46E2B84DC2D2B1C481CA6BE3CE8A9F8C4D8 +:2015800071BCCA7DD9550E2EB4C573E5187549E1CC4DC80DF538F6E4ECA4DA36F29F4F74FC +:2015A000C89A39506BC962E6E677420D5835AAB093C36A94B95679E10C1DAEEC36EA1B393D +:2015C0006633C1E41A6448E375A6AC8D8E2D338E859FBDD42412A7EAFF00398AE01FC63021 +:2015E00097D29548CAFDAF275A580CC242AF03433BCC7A9295653767BEF384A0C4072901DC +:20160000F76A9A6F203063C60BC32B1E96113AA62255FD4291FF73AEEFDB5587DDC18A4DC7 +:2016200019C197F56AC5DF2718FDB90FF18EC6BA34EDAFD674CDB3A1B03AB36F4B45725C8E +:20164000B705845BECD4BCAFB5132E3A851F2AA604403698D24E9242F308745DC1042977E9 +:2016600020D8BC6F1444E9C32EF6DE1B4D5E246B219655FDA5DFBB3B636425AA25AD476654 +:20168000236248321031A42C50F0423C2CCFBB47CF587BB5195293ED32E88C93EDB9CE6E22 +:2016A000FC65ABEC339E0897D0C269D9C6E5A6509713A7B18CC9D58D4729E5D764B61FA18E +:2016C0001506979929EE2BFD3918A6F7629E4946849D39A41F1A380BB10D02BA2559783CDD +:2016E00047C8F8FA120E1C54E2145D80300C85E1BD668FE061BDE18C0C31AD6C5CCC2F68B2 +:20170000F6C65C080B46AEAA0040512C171FD0596CA2C92A76AA555AEF33474F06F4FE471D +:2017200063E8AE4160645FE79F6EA5B5CB53408F25C9D29AB987AC98445551F032CC9D6A54 +:2017400033C98675031F2178F414A3D1C1632A5065C4C4BE9F1790BA8B26A6AD9C949C60E2 +:2017600027348A6C20170EEF9B3B08417AA83D8FD24F153277131B0F625694CEEF06541A3E +:201780001F3826CCFE714317D6D53D3DE996CA539707C5C5F387B3D3DC43D7E36DEB7CCED3 +:2017A0006876C208019D870430E40A463FA9CBB8F36CC23E5064C393C6F2723E1474D571EA +:2017C0001B7E9921172D8EA09E434ACB2D5D703C4AB5EC3D2FC57403D04328BD6365172F7F +:2017E000C26990CE829D3938D6DB2A3269B8D469A42CE629F246757E1AE4D95573B0199A59 +:201800002DD395932D1C71AA3E41EEFE7F83A8EA24F1A5A2425AF676CF8E408FA095E94E41 +:201820002B0C0ED52C91D1B55B6E54A79253A368CE920859536E36E79108BE8B8D07EF98FB +:2018400091D1D01378B2BE65910A67F34E02792C40456D13915424F8BAF448B9E999F830AD +:20186000E7C3285795D9F77E5370F730BCFE5805FE082524FD48CF99C7A7EA66E69DFAED37 +:20188000185C0F7E2111775DB72DB8F5D729E4A04945CD70F2BE3C0F0D8FBF6957BF7DF41B +:2018A00028B9A30C910256DCC00336F9C3EFC6937B3260A112320A50696202CAD786AF2BBC +:2018C000103A37571A7C3443FF568FCC6B5B5FF2AEAD93859D33DC6614FB74C7D6CEADE557 +:2018E00099DA7B2838CAAA0DE0AB8CE6AF69963778387E7DD86F4A64D3C6D430A7D230034E +:201900009C38D6602F50AAABE6A9A9A953872D3394CA1E9DF49391AE80B58CDE02E40889D9 +:2019200064FB1FE5B3639C99977461FDB8ADD4051F03E9F9B1D9960F55DDFE1E7DE0393506 +:201940001879CA02AF53BF704AEAC155236CBDEB6CC5E7B05473400207AE9FD507770E9A58 +:20196000A4E3AE9F4047A0A97BF48D39D6958B45C7397DBA3D1EB269A1B6D67BC1D59EBA10 +:20198000F26CE33D98A40D27FC082C364BCB935E5746871B7D06AF54848BCF8079F0B307A6 +:2019A00066F2788B46FB6080C18F13D72512CB3DE16F277486EEC735CF8AA548CE834B9D58 +:2019C000FD5BA1953D46700D696DAF8DB04CCFACD42465AC96561DF03BADF5FE90F5B36774 +:2019E00041A57C52884D15D7A7FD17B3A65D4E1488889DEB2DD2870B5650A2A5E1410F5503 +:201A0000964BF11378D3DFDA09C361B409EF54CE09DF8B6269CE9F1AB2AE310ED5DDE6A83E +:201A20007BEAFF9D3D50F267D38F99F057453353AD756876F324C5F6C6180410C8FEC980DF +:201A4000B6CA9AB888B7D36DC533E7632FC273383A45E3A995FB932568494335A4A98D07FA +:201A6000C1207377D866F6A824F3CD89E045FFA0CFF92F5FE0D46916F8D8C4AA7D42C4F94B +:201A800011B35B92DBE625D11B7E076141801ACE18242BF4579581192E9FCA67EEFC7EDC11 +:201AA0002BEEAF5F9982E330C41BB1689A627CC83D49FA7CB8C9922F194987415AAF5D3C8F +:201AC0009EE81A3298D8FF35D1A9375703A5E5B7F3714A58E4EFF500C556687A268B3A246A +:201AE000E7EF387EC8D24C8FC04D5C5D9600EB49062E7D719C75940FCB5F6BC711C0875E6D +:201B0000419BB365EE6CE4BB8EBDE6107C3CCC360924DF0E975CC4DF4545867F051E5383A5 +:201B2000D5A3CD9DB99F13FDDE26A8DBA3C122FF70720319D2D59239BFF8D088562B12DB62 +:201B4000FAFB3D0B822AF1C43D21B66A66A5C4DCA41D215385D9778D5EAB2FD22254790F1F +:201B600060A0233BF827B8EB431674B79846B469A15FAC618F07FC636EEFA4CD63EC366E03 +:201B80008C8C975DBFAEB4C5B0B178C95143325B8E6FC9775E270F89D85CFC3BDF644BF34A +:201BA000DFE6E479E6C015C55B7CF8D32C2ABDAD93F0A4FCD88F46BAF2493079363F2B0B08 +:201BC0004A06E5554E416D5EE9581257BA198C2E3FE9CAEC5ADAC7706E633C324CDC92A305 +:201BE000E02D50E14E4259A68C3A5F07ABFB9B07EEF939D1A4F3A3C9493EF73E2A88F865E5 +:201C0000E9B2115C2CA1C4D337B08271DB45B0A9881ED4F3146064FD945440CE2CC0A1142C +:201C20006E70F95778DD4CFEDF561ADBD3DAA28BC3027AF80D2E60F1BF06DAA6F03AB76882 +:201C4000A1FEED072E36AC5443A77F0B2FC11B20FE68EFA0FB95D5FF807B9AC372C32DE9F2 +:201C600014302FCA6AD325CEAD1FEE3B9E893B434CC303BDB8D820AA9AC33CFA236318AA59 +:201C800040255E043CA0518DEDEBF189DC126F928104F86A06415D2EACD63CDA220CAA3524 +:201CA00033CDA9A29DF5B9BF267ABEE5569B9FA8C2247DDB5922E708B487B5B8F152990028 +:201CC00070CC840C8FC44375ACB35D005604BC059E8636594C188064FDCF944209DA136A59 +:201CE000A4C4EAD0C0192047C2D594145DC1FA6D0709FB77BF55CE330DCDBA71EE40FDCE29 +:201D0000FA26E55A4C27417EA718C74BA94712082BC2D4E6EC1014A70B06B558ECD634C61F +:201D2000CFCD1534E62ED903A02B23F8113110D7811D526473FE11F27FDBED592B9A6CBA6C +:201D400025517496E8E1F077BD1195EA7708CC922BF0B9815ACE73C7CAC335DEC3752831C1 +:201D6000844E644AC92E2A257BF4688C0789450112B2E5EC700E4C73DD90D7580CAFE2FE5B +:201D80007F5F3BB83BBC8656C74BCCA70A7B1DBBD643849543F24066FF9C1962BA5F678595 +:201DA0004075F5B78449E37144D77000D6DD2EC04E2901389023F856CECC79CF2C4B80BA31 +:201DC000FA4FD067AC03084D3B9242C287CEB9D5FF929F181E507CEAAC4E42E95AAC2A0357 +:201DE000798BE2F72093CF2BD317C1415BAFC5C93C331E61E97C575848FD7FEDE02E93651C +:201E00005B3738EACB2425B69E2A5BA236B2BCBC9F7329289B2726A7BB7C2A3A4A8CF8F1D3 +:201E20000940A656AD5AF07FBFFDABC5317F07F3064F7A89B6B02CE986C7E942E94CE28728 +:201E40001D3F54B58E2E25BDE31735B7A4DDB527C8E217D17AC4A597B87B06F7695EA55A3A +:201E60009B8EA7A76B58BE79EB3FEB44D541D2F34A508D1C077B51017DB97BFEDE072DF5F0 +:201E8000C8A0BD05D48D59BD06803FF0C30F198C785D8F00F00FC72E364365195078BE613F +:201EA000388146E22F7264BAC8102B8D36A250E3C5FF3B2879ED1A4FB9EA1B5ABDFBBE3033 +:201EC000A9E0F376D73415D64666E3CBDE3381B140C7F9984AAF0F43730BB7FB818AE42259 +:201EE00017B1E643EC43C22590C1BC9B675D1A3032B7D931D05D0801312455CA90CF4EEBF0 +:201F000002296DEF0C95A06348DAFD6F90BAE97ADD32CDA2CFD75C149A0C89C344E8BC905D +:201F20003B2C4ED951053B5303CA8498F7BF139E8B4B71C69A40ED2771585279C1DAFB4278 +:201F4000C7A2EAAF32698BE148187D4F5771B343B2F78A5D780D5412BB0D58428AD31F2411 +:201F6000BE52EBA76D5BA90E481D0A18D61CF7F18EAE9EA3BE12A43DF75394399C76A77D64 +:201F80004126C34FCE2EB7D0879F972AFA78381851BD4693CB36C873467A81A2F60D38CB90 +:201FA000C4C4376B5D641E2C1FA500D800D7BABA72EFC7D0D9C962BAF9F6DEB46DBB6B59E2 +:201FC0006A0495EB2ADF0D336EF8CF447F528A2B75404134530777C5AC64BF04465329274F +:201FE00009D793A49A17CC1724B9259DF3B76298E34934509A3F36E9632BCA44CF8C57C736 +:20200000C57AA264C58FBD84CFF1447DFD485EE19E6AB3C566D37548AD3E63B114FC1181CA +:2020200015D4AC7A32AFB974481F011D1D139E82462978CBB67618B7CE59360BDB4091C528 +:202040004765745B6DB4B6E49F1B9501E4232CDEFA80CBF698724E4281E4FE664E80CD2090 +:2020600060B3F986539E09145BDC81500DBDB070C701145C8A86C86DEC874ED17E34276185 +:20208000D8C43BFE3985EF6BC394317C4F893C226AF514678648EC96C0D0ACC58465C9B28A +:2020A000A67F3D345695A96BF28BB4CB85342CFC78078080D3B9A7EBDEAF303A0EA95F46BE +:2020C0004A941467DFACBA769565DB027F54E32F99E32937358DAD74E0A4A4E33786BDF7F5 +:2020E00002631894D10CF6CE6E72B7D88F6CD2FA52E302391E87A88ECB2560C31E3884F1CF +:20210000E17CDC52F16686A37E085D50CAF33D60E704DB2B6934898B032878BE4BBE2E935A +:20212000AB2D5236C92EAAC45DA6B85289F5304C2B827AAC8E08F2404058B41CEB6CCAE5CA +:20214000EB0585F4663B5A948A891D3FD21E4CA0533A27C0B82C41300F9E853DB0C726C2A5 +:2021600079C7114307C33FC397A7AC6AFC6DF22D811DF1B4B7DA50D320C4576507F58C40C4 +:202180007B947A5A9648C7256EF31D7CEED08459F4F436E50508EB13E415A6A3921D41DBE2 +:2021A00040524F8C3508FBB344978881EF9D9D8BF7AC97BFBDF393F4D76A43EB3FD9E25244 +:2021C000D2C75D6D6B13D3C1159A233EF2C9B882D6FB96EE6A8BA2C86A0EE88AAD4014489E +:2021E000E62C2EA7429A9B3CA0924EAAD781587F421F9259104D05883AF6222D6EFCF26C6F +:20220000639A283F78C7E323B90953A5B7801E7E9D8A4FC177B3936BF02E10428AB61AE17E +:20222000BC445A4FD203D3C02641C33213F2E6824A86A36E937A5C5913ED6B9EC6EDA78737 +:2022400020C1A4A1F6E0F5CB0D20C614ECADC11B402E89E36DEF331E6F8EB6E0A5C3597DEE +:20226000627F42424EC808A01B29987EC31DF94AE86C64734021BA5EAE2B49A9FD7F978CB0 +:202280005F67D2457AD37B55E9F0CE2F82672AFB0F03AB4651999E60ECB14AC9D2C83D30BE +:2022A0001262B2022C8E66683DCBDCFA13EC97E601167F586D7B79DF7EB4F4F2F1866FEBFD +:2022C00000AFEFC8193022CB4498AAB2AAC515F7E10C3772A59A73BBD0CF0D595FB0CED6F4 +:2022E000AA025AC3CC42B7607DB27BD448C3FA1DAD0C26686F5E4738928884FDD9D6777D7F +:2023000017627DE4C3657749CA2696DD2397DB9861BCA7E0D3ED850A78F01CAFD1FD83F5FF +:202320002A33A2820AA9CBC44C2139CDCB7A5E72263E1FEB7DF64C8C636B8B921B0098D526 +:2023400019A1F0C3A65DAD58DA63F475EEFC8D58A2785D29B5A6A2D73CA0F505A08698F794 +:2023600047DDAF763801A000F57417FE14EA2FBC02094871CBA24F4F133D983743FB047F25 +:202380005D74396F8B57EE233119DD079D58C5648F2BFFFE3668210924DB0A421ED3350095 +:2023A00048F30D96CA35F7F519A9124BB74000CD8E81ECBD6311272AB4FB2556CA55DFFECE +:2023C000300711029BEAB858C8BDAC3B3AFB161B56CE57187F965FF2C4CC1A0920DE07CDCE +:2023E000DEA47E1ABB6992606A286078E6E4B06FBE4EBB7BED4AD9DCE4D6A988E8272149C8 +:2024000092C5173194BA0E8DAEB2C64667095139E7F10790852FA6B8D638F401D2C09080A8 +:202420000927C62BBE51F6BE0F7D6A28B23094C011AFCC8A7173C3A95F9E94B57336CC0F34 +:20244000940938C9FBBE4F0B7FB9947D30A3E27D13AD03BFA11340D735B3F3C40D84521D64 +:20246000FE858F07EA391EA37C903E5FA7D9C860267A271E702C60929263420B5D1ED47496 +:2024800018B42736B3138D32D12E43B86B80D0E21EEDDAED712CA046C521A329D3D6D73C34 +:2024A000C909EB85031C559AA3C804C6B98B7A6D5447CF83A839634823233BB913568CD9EB +:2024C00031C5CB9ABF6766E64AE554BF92D475DD75371E96EAAF9EAD60CD5DD7B57D3FDD42 +:2024E0001BB2A3F9B630C7DED7F25108F7FEE4D2B5048565BF3B89A6F5A5F33BFE286EDF14 +:20250000B89367E1A75FBFE01C05C8575F318CDC3954D4804FA0A708F4C82201AF44DEAD6F +:20252000842FCA9A56F96AA998AA6AF6862EC88799B169DCB58CEE5C01B2EDB291FC54FF31 +:20254000318036F32398B3C0BD75263C284C53CFD6B9CD449BEA92D8D724274925A21E6505 +:20256000772CF7F9905EAA1DF708547136DA692A9B61594AE0B4DC0196E001064BE5883433 +:202580003D35EE7578AEB782EE127DC4F8069D52887FD0926E1B477F7AABBE3BB27D80391B +:2025A0009D4E82941942E9C9A868317ABC1343AB298EFB9A5E88952E0BAF9D5D8C01E57604 +:2025C000D76BD919AFA951F7F1A1F5380811638501AEB0023A914A24D3C8C64D4FEF8EAAA9 +:2025E0007F074CB4791B4A82AC8858E34D53867D04F42CE5BE7ADD6F49D2E2BEE39F29767A +:2026000044A2E3359FA88323F1AFC44652D9CA09E0ED2DE7D124E967BEB13E22D454D765CE +:20262000764F23B0D149A6E830AFA855916B42D27D11978FEF73013DC44D4ED805DDB3B19D +:2026400010E7B46F62BA02AD57B0A13CB3BB18704DC440CF1044FBCBB5BBA53C1F65E5EED9 +:202660005916160E4ACC90002F0751D3B81CADDD2E1D60E889A25AC092FF22599B5B65A684 +:20268000CDA1E45F06ECAE4A54B331315180AE41DAEB3E5EFC03BC619B002BD4C150DE6D03 +:2026A0007BD68D67A027165039129284D481D7D0508AB93AA79293F293CC7159A4B8B5C6C0 +:2026C000035018FB1335325BC76E19037D3F624587AB372B59F4EB2D0B86772958DBCB469D +:2026E0008CCCE85CC890C7AE2E316F73CFAE630A67DA339E24F79F3BE45B916FCE4F73CBA5 +:20270000393254F1B9D118FD812E16F7760CA9B39E7A91AD1E5062155D9C9F5AB7F10431C6 +:20272000BBDD9C01177D288C997F61AD8EB388FA9D606C8B5407C4561E4010FA6C9AA68531 +:202740002421396063F42EC06C41C2784C383FA70561DC58D2226AF219665BB0F91FCD1597 +:202760000E6D0903CEC095316AD5A0899B264D4C4527C8DF95848B91BE4BC8EC7C545D90FA +:202780006263EDA2EDE5CEC26D6B213024518ED18BABC6F4A527A3A99E3BA2ACEED7FB296E +:2027A000DA6457176CC2EF866CE25D828DE74F1C48E23C280C0CC14AFBF3BB5075629F029C +:2027C000BF99FAE4F947E403C4E88FB5844BFFD37AB0CE62EC21481540F8AC5715BC0E82AB +:2027E000B33436DCC671ED5D17C9B750448E5CF4F6343DFAEC723FACBAAEDD8C9267D79F6C +:20280000CF31F6E8B12A65EC10B3774F03F23187D4A41C9BB606BC669F2ABFD77A9A5EE8B2 +:20282000D9234B3C3C630C5099364CAE663F60CF53D216553DB09CCEAD944E4EC8976C9A54 +:20284000A29541F6AABF5446B6B9FCFA0E95D819DB761E5B3CED65BD95947C9A2085E06ACB +:202860005566E7C51B3A28B8F40695A9AC69AD9B4423BD88D76284EC2BC8382196C181E4CA +:20288000CF413FFD66AE4BE9135BCB5B20F1982882C9BF53E486F908487120AE08FC2BC2FF +:2028A000CE20508A3EEA589B2E42726F891FE6BBF6818585E9C6B1C7A8B29F46340561B466 +:2028C000FEF6589D4946BF2628DE15F353F7C0CECBD8B9EA72EF0F080BA3EA3AC595D7668E +:2028E000F1EEFD4B88AF91FCFD6D41390414BF5BDF17A042AB4AED6813B32AE6EF25929E9B +:2029000095C5F843847A28235359EBA2337B12B80A577AE7F78643A41E1FD1299401799C21 +:20292000BD1A593B43F634CAA4BB196DF1775D373210250B58AD9C1B655AF707E0BD50E359 +:20294000DB510D337A2AC09AC40D8593C4384E1CB46AF14DB439054DA773D0BC6274DBDEEE +:20296000F235179ADF0D273A48F4846E6BF73FD43938226C526514C0A52D6DC2B5D61C3924 +:202980001F276B36FA497F5C91D935153FED997B4ABF6812F208EB8F817714B3ECF8EE7343 +:2029A00011AA3B9A3E3D1B470053E1284396D22C33B0697823E4E28E0D7EA1EB07E14711E5 +:2029C000DD31CD1069822BF613D90E77BDE6C93728A9D571F13E4E538E4F6FAC6C98E41213 +:2029E0005400980E687B2AD81953B6A8699D780D1082EE04C3CE4052EBF9CD44FCE09B3E52 +:202A0000F9294A5BF8B3FE636D2AFB9CAFA21185DA0D0FA742CA7438EC331E8C6288195C51 +:202A200026213D5D0FAB76CA0109CF4BED4F6334D0502F5FC8A4620A9A8F3FFAFAC438687E +:202A400091F2BC45710942332F03193B1BAB785A9C2D2A8A9220E4F63D9532E9300E44214C +:202A6000C99A0DC88B1CE2F40444302E28A5D8B0E0C22E503C3902AED36F7F1AAE7E4F28E3 +:202A8000B4202E479BD26F56FB4F6E26E4134109FBA49AF80BB5314843290DB180F7AEDA09 +:202AA000ACDD6BBCE1660AB1D023431BE1E209479945C9B188FE02769FBD2868F533E29F15 +:202AC00009A500E59B17D5A315BE8167C41A8B197B608DBBC9B2C359E57409644146EC1BEE +:202AE0008ABEBF579664EEB8FDC90DA7FEF72E2DBB3EF3C82D2354736A0099B4CFF853472B +:202B00004A1447BF55F9B0156BD3C4088DC1248FB713C686C91B94EE91E3A4E50ECA144C82 +:202B2000F4DD60572BF39CB7265181D324197EE0F7B2D8D7B8B607A6BCE744864E70DFA217 +:202B40005839EF128BABFDC65558E2EA09D69CA1091C4B5139FDF95126DE71BC414CBEC7D1 +:202B60001754A0994A4F63BE1BDC5E6175DFF58915CC33D9064CA3EDB8963FF853E2283A84 +:202B80006956D6D4C687955944FC59DB52A610F6BA1EA05C7181C612CE65415059CA341056 +:202BA000F84EA96973B010E88628833DAA346E510AFA29D7AA632FE290CB8BAE625996F49C +:202BC0008F145017F74F9C64AEA217445D8C4D57E46863EE442F1F251DBBE977B1F20148F5 +:202BE0007C927C0795A3BD774C6B8AB0CAE0526CD969E7605E8519F6A652767C6E2D7AC441 +:202C00003A974FF0AD2A579F4793C4EDFAA5EE8ED5B7C7CF3D9CD218C9F3FDFD1C3809D267 +:202C2000E54EFCDDE1DF85152CF55928FD6908D775A1D6D6C4DEE4DFB5B1210A8D9BAECFEA +:202C4000ADB71E92970902C9464EB4734AE2BCA3B8B9BB3BE218A94E93882816AA1E33EC17 +:202C600011EADE3D5AA4226B00228F17BBBB3F54BA23C29055A267C1C7528B96F4457B2383 +:202C80009A67C939E77BD012F243F4CF708CE03DBF46EBF96F69D3EC1203DDCC9CD90F51C9 +:202CA000E55C077B2C97D5F265A5B11307447F64521CDA3DB095B10DFF8E2F2B777313FA65 +:202CC00085DDAE6CE197E08F6485AC102A1D987290138008F31E3F0E44F5087126D43366CD +:202CE0001B65BDC44DDA067D639A1DBCD567A09059F57D9AB7110A1DF3A75D1E9B2CFC2992 +:202D0000DCF770AFFD411BE4C32496AB35B4755DAE21260019999B7A61483BA3CCF2D327A6 +:202D200007A9D59DC34056067C6A0807E8C7D36AFDD061DACC65709921B1F27E747578EB61 +:202D4000D65F334DCD4A9232E4349B7AB8AA41B18C602C14B72DA56D4181F438A06A8C3E7E +:202D60004F6C09B8611D867BB3D60FA612464EC6B5EFF00D8C09A282CF708FF516930F09D0 +:202D8000570CDC7A7A0DC889829E379849746207DE9B24BA771207E4376E5B33057C1910E5 +:202DA000F3FC06980CC519D454D124A968096A68CE2D4B1D32BA215FCE88A222A99464D435 +:202DC000F796CDCAF80EFBD4FF9029B5A4B42843D5433ED5AB017EE129F7C5226E800EEEA3 +:202DE000E41CA9AEF18C36C941A49832D507A6ADA44EE60C8AEE39B06D9124C663B93CCECF +:202E0000D7AF216A1064F98B3BD418469E1CEF7D7E3EECCB25E0D12F6B3DD987D8F5F50FC5 +:202E2000D1D0217C5716ECF50B19C2F408B6B32E075F74086234BF6E5C7021E4F37263E867 +:202E4000DAF1AD4962C1EC5A28001D6745DABB1ECC10D0D6975B39F51964DF213A3D4B2D96 +:202E60000839D06A191293818C8565FF7D69788EA65CFFA9C509E6F2E71BF2CCFD6D9683A4 +:202E800068C83C8A2A3E2339982090C8CA8DC9697C8EEFE314B663A12AA6D21481C2C5C2B5 +:202EA000D8B9C96C4C066210CCCF4060F3C82FF91E8102B8DBF12ADF40F8E6E8CFA94C1F53 +:202EC000F16DA56B6284CAD0A63971E30E7FA32F5FB52F52EF6932F7A88C3D0A010A6AF17B +:202EE0007C100218569043B41D450A4B4C2CEA898B6129A1B8BDEBCE2F463845F345020F8E +:202F000000BD48BAEC8A5BC3266B4887A71364045FE4F082F6820C033B3F86C81D7D475E99 +:202F20005668149C6D20E213D411BF138F90E32B45194A7A96CAC71A5E53830C76F99073A8 +:202F4000FBAE2D2F2DA9D7F0C2F3B39F32DEC6E11B154E83F851AE696315ED4CA2B86FEC4A +:202F60004CA168FFFBF80BDC7BBDE101947368BC45F5C2400230AFE8353C7AD3A48DABE758 +:202F8000566209D2DA608D831F81445E84647AE623BA2E278982563423C665E6BB2EE328DB +:202FA000E2310E385FFA66EC9DCE26934566565DB53E0CE656171E5235E7805420F5B70706 +:202FC000F77044346619D0BAA1885243D33B8E1BFCFF0B843F07E406DE3CB25ABE8204DB95 +:202FE000D1303EF50E64D551CB2D57B5F85D56ADC9260EE602813603DFD19B2372F2CF80E9 +:203000002C354096059D3DA17599E5F21A9CB86E14C91F08F56AD75F67CC20B4781E94D39B +:20302000761FD61A0E2DC08F6EBEE7EC3C39137E04DAA6EE6ED7A3A417AD48368E28EF8A0D +:20304000E451CEA1933AA96489502FFD3AAC9B5970013A8D30CDB3F84378AB89B85D3E1DD4 +:203060006AB1CB06D25289D2934828CAE1A1D18F4DAAC8EC63E55D465CC500D6964B8B8CB1 +:20308000E528AEFC0B59917FA51808D8C3E9DDE712A5BD3244F32407D2B4B6BC3E1BEC07AC +:2030A000527612E9306390870109CA906346799E6340DAEC5E613C4F53153D8C91E036955F +:2030C000F0B3F6275AFA0CADFF2CEEA6E86DC83D9023EE5B2DACB05B9B38D7D45BD4CF624C +:2030E000360E480F8B7C886558BCD161BD8D568AE3B4EB038133C0CBF30F7571862B238BC6 +:2031000005617DADBA700125DA8D5E9015CFD57DA7341FE2BB3273FC9878AA987555107B65 +:20312000A55B2CD4A9A65906A0D4D21D0B0E7D32B02C47EE8157D1DDE55A365E7920696DDD +:203140009C669679FF39DDFAF3D4604F04A38BCFA2523584045883563D2FA21D8D98E1BD08 +:20316000B2ACE9DD23E54E98D133C39564AD8A0D57880EB61E590312F4B054C6DB1EC6B3DA +:20318000CF0A3834CC427F1C80A7735B7E01863025CBF0A026ABC7C422119634E3B3B741B0 +:2031A00041811E11EF6A00A2AC299FE0906D0D7D5BB928D999EF369B207883CEDCA40E99CA +:2031C0003EA8B404A8887AED1B909C15762BA16C1A529ECA99EDE63D3BCBDC7B7779B71B14 +:2031E000BE7449807B53F7AD7B290B3DF060E94C430986E3E7F4F3F160ADFF589BBEB0927E +:2032000069C3F5353DECC1B415031CFF0900C4F6BDF62C0BB2D91D4083FF7E268AC69FDFFE +:2032200097E591C0D8CAB387CB0AA435738A3E9C2DB61D5DA4FABE2D6F9543E64E0A6F5A2C +:20324000E6A0E428509F4396155CD4ADD6B914729FDB60222A06769FAB7C7C9C9CF6920366 +:203260006F7BAFDFEC34F87E9AE5230A7518CCA3DD40BAE86BEBCEFBDB2CFD68C55D325B9F +:2032800014F35D5C1D19486DAFC3042AAD2D323131A4CABBF74AEB5AE9EEECDFFC55F2EFF2 +:2032A00059BD97FC5C217585D7C9773F42EBF3CBBBFD9EE530DE0E3E2332120873C36B34D4 +:2032C000ECA440C746CF86E1BF5475FC96091D34C3D62FF2D04AA35E68708DCAB62A4E84B1 +:2032E0005A9237F759DED0ED2438CFD6EF9A3FA4CAF99BCCFC67CF21AD8F61FC926ABA3A4D +:20330000A338D85E1221C9D3A3D1B20106EB9528E26B02190E096A1090BD1ECFD38504E881 +:20332000FA67A0890F8F572BADC528DE60B0720723F328C3A31911FD7BDEBC5D67B385F90D +:203340003C3354E85494FD989F019E75E0364CAA2E2C526001ACF621EBE4D08405192064F1 +:203360001248D055DFAA7981F54127056E5AE7FE5F008B78E7DD0517DBD2432EA8F4239489 +:2033800071EA29957BF79FAD19A2EA933E8C09C83FF49E84CF08A474546099241875FDE55F +:2033A000EE50FF10B82C5099BE8EF042FDB9FBAEF12B50D55C1E01176E0A49191716CCBFB1 +:2033C000FC827896ACC6AB7D6DAF434D74EB357D2E67FC5715422FC49D23EC5DA8668C0B2A +:2033E0004F08C9E1F8AC3876189233D8FF32384E17550B7FBD3A46D8AEE1DEBC074904582E +:20340000961819B187F65392550AE88A004D0A1F8355FB8942022DFC7E5FF9E92374D2DCBE +:203420001E4C527791AA80FB8053C91C65A41FCBE6E01A0753D0C8C3F3820A421AC25A5B11 +:203440001C1D7DF71D3ADDB61D6A46591ABAC86CE09385AA85E178363AA09D45538D10C87D +:20346000E8F68B4DB518BBAD0CB9B5E4ADD1075D9ADDBD0A69FF0CBB08CFD4B3842361D37B +:203480009EFD3A0C394D0E0DD68785B7A21C4E8A4916D284AC45335719587CB663188A9211 +:2034A000463DDFAA22BAD9C7DF7F4DEA7B302416B16D9800B8DBD8EEF22E22C24662045AF1 +:2034C000BDEAB3C7C54756FFA7AE477A580D911402011904767ECF6B82BCA3544C690657B5 +:2034E000DBF6644687341E3FB888146176A2AAF750D76C359F247E1DF37196B20402A5341A +:20350000621782BA64BC5B75FADA4C903F95DD48922C037BF6F10B0E72BE4471081628B244 +:20352000112F78F9998EF2E4D1217687BE278FCE2190555ADD40179B5C8CAACAC4E84C9198 +:203540005EF800A212209F81FA364F4736CD8F3C682195E9C7CA81DCA74D20573DF7BD0834 +:20356000774A4A5ADDE37F002329EA0D2F7FC31DFF21AB44725C8BB57488F812157140FAF3 +:20358000A52028008D5BF82DD9FCE245D120019C4EC339C52230399C450834275DC6BF6E79 +:2035A000E5A6B30C872A736FF9FCF11CB36DB25224845C8CC38EE5D3C76A9ED9178A020B19 +:2035C00057F9C83357492C7892DCDA4F95921B57FD258EB8983AA6E97CA835366280E7CE3D +:2035E000E1B0E1F6C40D4BFFF117745A65369E428AC83A1AD832BD2A78D8D7F5BC8E4BAD02 +:20360000B21AEBE2FA83C665F796510B94B271B1BAB52F6E48E25ED7E02FC844F5B2CE69B4 +:20362000136AFD31319DE5447B6229FB33E7FD4D74B3C27DC8AF890F5487726A7ACE6F158B +:20364000F2BCBBBB5A12D0033E8C610A56D64A383549829D035F91EC8E6C67E087BBB9DF8D +:20366000A4797636DC143D13F64DAA371C6589D4B5FB64401A96AD66231702ABC1660FF912 +:2036800074AA82E5CF627A3664FB2B3F42E2C32C59FB10354345E2DBCA63395293F2245356 +:2036A0001F59DB5C8BF378997BAE0DFB7D98AC9DB385AD274867FBA137E26EF371A5CC2961 +:2036C0002A528B80969C5DECFE152D6B69056EA2A357A6B234F7186746F9DACA7C6467FD9C +:2036E00017DDEE972BBDDF058627639514981025D398DB2CE2D158A1D37586629F561D6B34 +:20370000983CAAD2C4EB8A82276C983CEF5D1C57E17434030B99E0F6FD22FED140FEB1E5B0 +:2037200024B54AABE87514530EBDD9EA57D92A91E985621DB455912E2994A36167CD44810F +:203740004BC5F6D2549FD30B47C0D32E6D406966AA0C69FAABDEC4312B7DD3A98A113B911A +:2037600088CE809827DCCE839C228D9634933C8D29C5C6E5DB98E8208DB61F012FF2FC5D25 +:20378000EA423F9EADF8398CC1C401AA524453E93380740D3A39C5EC54E1B625C9CB6B6FDE +:2037A000F07FF7FAB29F60540FFD4B7FB5E8A7CE3BBEF898C36156F3673C7A0AAA08A65EE9 +:2037C000544672E25F5B87C2323882613176E97D110859B17BF53D3CBDFAECB9FCE730C162 +:2037E000D71375D33D2A78E94A15B49CFAFB3D3981486FC0C870AC61F7FD2E5D41004E0F5B +:2038000024B7EB40C0DB0CB2694A64B3278F7075372D52DFDAADB483E000C869800E315D64 +:2038200038950B9B8CB95E3A95F7CA775770E36D1BD055B3AD1D4E01691981E928768AC074 +:203840005545E4E53D34FCB32B61A8889FC70C345D576B1BF07EFA79F8531349F9E650731F +:203860005AA4E5DEE9DA3BE4AE560CD7863E40ED54535A6CFA51169E2561232F07F89003F7 +:203880005B072A0D83344A516DC13699962D0880546DA0B57D531216E1252196A21CEB453C +:2038A00061FB15DBCC5C00ADA0D24815080E8025CCC0FAF261EB7A738C4492D8178DC20705 +:2038C0006FAA18F3393A8EC5BE4DDDF49EE41194F2CB0F219D6036AA025CD9B4D5198F6A5F +:2038E0009CD470E3E14DC8A324E85D7312FAFF3221313A4F9BAB13BCAA18921AC3AE8DAE49 +:2039000062505E953BE8BE7931C594107638773D0D853C30529CBF76BC322F0C23BF8DC82B +:203920004649805CA0890D52AF30D436CE1C0EF6BA0E15B387F54306DD77676AB39C02A74B +:20394000E31F9499A17BC08771CFE54609CFBA65E6DF9B55D38ADD8B1FC4EB592D93557E3F +:20396000ADBE78CF89E4D40CB7D20AB951C7EA58A2D7561B937048C2647AAAC0D8E905A9F4 +:203980002E3AC4A7580BEA254FF5A385B3D4C6101C1E0B2B2F94AC950A08EC6FA29017C52A +:2039A000A0BB6184F4AAEF312213371DEC4499C9FFE5895267D74DD6708093B66EEF94079D +:2039C0000CA4B0469132568A9A790FBE2EFFD7B27B30F94CFA33651B8729DB62676111E2C3 +:2039E000359C802DA24BC76BD8BFA86D90930EF3F65C412892CE54E8495A4602168DA94F7D +:203A00009AD8B14A570F8750BE83C257C20F1E5EA9027624476F78E45E6369798BC8723660 +:203A2000B55CF5AC773E13E3A1502BE9500D380B334B6DE383CCE749A594864031B2250828 +:203A4000951E6AEEB932444F8DF78C878DE80973C0BF94775BB9BE552367ED2400FA240CDF +:203A6000CE7D48AF1B3CD489909AB627605249E3860F366E9AE5FE98AF5EB57DBBAAA80FC2 +:203A80009421940E88BF47A0580046A3D4D3CC6D6452DD3A1F5D4EA725E94B0AFD7C49EB32 +:203AA000C53E7C2598CF21E77FB20406E97349A17E25E53D80907E0CBF5030D698612809D4 +:203AC000F1328DB4E7747CA90AFF799C08D65003307FE75475256C8612492B0E8E471CC0F8 +:203AE00059585EC0EF7ED33DB0DAEB0E3FCF195DBDC1F73BB7AB6257C3F6745CD4609D76D8 +:203B00008A152EAD81C1E315CC9AE272FBE282FEEA03CA55DC6BA3A98789A7ED002B5A0B07 +:203B2000A06E8A849876D56C63D9DF601A5F8116B9DC21E4F6151E82FA5E961684EA8E3812 +:203B4000D7A6F886F0038700D4640B3A37EE793AF5B42AF8ED2D87FF2317175BFEA15D7F09 +:203B60007D7129FE4003BEF2EE8A36823C076CB9F22AE2180366A1F3AB8861E65B632B4DE2 +:203B8000C21A54C020E0FB98A99CFCE6EBA0C471150889DB6277B36BAA340B4BC25F17DCFB +:203BA0006A6B135552FCA2B768D732EC22FB5638EE87E76AAEB791D25A1B26A4D1A5DD9663 +:203BC000DBE7C631C7AB183D202BFB7FE9C21BBAC64C654D643650DF11B906171F908E6807 +:203BE0009F4693362CD8B7B3BF5229B308841EA377B480ACFCDE7D7ED4F156926E23E2D251 +:203C0000A62B4C1C77830B3D69DE311B450E43F27873EB2258387708D0F25C73F7E1352445 +:203C20002D06980020FB59E2C77DBB986F66E84FE2C62543C3FAC5658B2CC154FCC917A77A +:203C40003D62EEBBC182693F65E939F52143FC3B1578556517A24ECF03C7A5F4C21DB57B8B +:203C6000DCCE3C1AD3FEF110B0B664951446D586B92B834EEFA2089E8AE19D7B984FF9E32C +:203C80006DA1B2DEE9535086A2577EC72FD2B2089C33146B6C53038AC8754280BE02F56FBE +:203CA000BA909AFDBCB0DDD61B3D9752333B01E05BF6BFF92CE28554F75650F6B33A3918B3 +:203CC000968B8CBFB89F0AAD861B3C90642F118A7FF9922B40F0DDE9409378B6EFF4E62DAD +:203CE0008B17D73A0BC37D3E32F6BD356B080173F5BC2E6952DCD73066D4DF64EFF6057132 +:203D0000387639484B13FF45D7448A9496FD85966F0654C352C4DB9C3F62F9C39523A226F5 +:203D2000CAD6D6748FC6F45563B958346EDA000FBEFD8D32678A167DBEE12126C82F2BAC4A +:203D4000A1345F4630833CBF2F467C6498D62681FA06A7A9D7E5D25FC93AE51800C07E3A1C +:203D6000F2B0416930ABB988BC893D084BBA51A653E97615AF19A4B84EDD8DF5FF515F64AA +:203D80000BEA48A1BE7FE79875A802AB05E039DD1C2E5585623D83CF6312B93FE5458D5932 +:203DA0005C6BA8F95B0D4FB66F183875C22F52D2143F1C18478F35333E7D09CA8F470CA907 +:203DC000AAD5AED0ACDB1A376713CE406C236B422A45FE89388FA8A8D3441F7F88A6B6FCA8 +:203DE0003A57BEAD9CE3BF05D4180EDB0BB2B03E1B06DB3FC0D745285F9059B3E1810679E9 +:203E0000CEA6333EBE849D1CDCB77421D6EB87CF8B91F62D1568BE9B5536DF295E56C1E284 +:203E2000F303B262845C0F5198926761483E824B20241B580CD7F24FE50CF4DD7F80111630 +:203E4000666F7D6CEB28B30A6C01F4221C0F6FCABC2666474C9D5CAD720FB82EF15F2BD4B6 +:203E6000A69EF1F0CC6AE69F4184C77ED4F465F40BC6A979CA8068764820127E1C319CFC3F +:203E80004CD71B9D871AAA840B0D872B5F59FC57BE4313601C0558316FD7A22C00B9729FA7 +:203EA000B2D281647E5F697D0D58001C934BADC9FC2A85760F13106C3CC3EA899069687DF2 +:203EC0000208068093A9DE70C836FDE19F6BCBE19EDF86F7AE5C47B34519B34E3BD9C5F20E +:203EE0009244D5B1AB426512948550565F51FB6E9A835232250F048A45DC3F79151C9A51D2 +:203F00006DE91EE3E52C30D39079DB1130144668DBF776A88F24564292FDD87CADB9164C69 +:203F200075539C74EE731C85374F13FA697496E215D95DDA6DF8607721240B618E48DC5AA1 +:203F4000B95075B7F85EB959DF6888F301E536D0A814B80C5DABB90681C7FE494B3840FA83 +:203F600051E63B5364A0E4B0A8AFC1C17465C1BD62B18492ABB7D52CA12B88520C3079C706 +:203F800000004525ECB305A89E15890EDEBC242BA6274863FE84A46B3E5318E482D264CC1E +:203FA00071DE85F12C04FE838702F09D3A23B82A7C764392DB32641C963639F0421DF3A4F7 +:203FC0001C9E599DC8314D6ED10C8385D946245F599073AC69D66858229F4CDD433316F089 +:203FE000121141D23AFE5B92706B36F8FEE2500F13E1556424F1D9FCBBF3437147130B546C +:204000008279005B0E36D1D6130FA164E5EBE2A8ADAE7473597EEBC8274687B24A9A0C7FFD +:20402000AE6E10F85815D979ADA335CCB103AFD02B3D39F25A10DDC15E7573DD62B6C0FE85 +:20404000E198BBE834F3A1196F40B65A76401FBB19BF64C370A4AFB142BB7FB23AB2A29D48 +:20406000E9C893C9DA8A5C0ADBB62228D2B23935C72DBD11475FE1AA0647BE5456C1BA5F1A +:20408000D3817330681899C460841D58364AD5F46104AA15E875C71B6CC7F0B39264DA7A27 +:2040A0004EF1B3D33C7FEB5E2212579D116B288D1766F29A597D3768082B2899E5E86FB67A +:2040C000357D5B3BCE3F4798F9709561AE8FB262304481D5741CF37D19D23D2B39E60C7143 +:2040E000F40D6E67188F5D29ADC6D8171BF5CD4A8FE755FB68723DA124946890BCB7B301DF +:204100006742291833C7A2E2AF19EF680912C5E3E6B29D7C69CCF53109482B368B5892EC36 +:204120003509D6DC680E76437ACAF05810DBD45179F4BF02190F8FB7014DA132C4FEF6F45B +:204140000C36A9ADAAB7AC7AA2188B978DAE2B3FF04F39B705C7F70FADB3DA2F7BFEB974AF +:2041600014F562B8CD3BF0592C54F6305FDFA9113512A151CDD8D358BD89B3D83193386AED +:20418000A3A4204B766C74BBE7F0C3300784428623C0D645EBBD7EC7A3FCBEEA460525603D +:2041A000576F47E80B3FFDE90BDF21BDE5C6A5A9688B19F8E7461288272C0500A5E8D36432 +:2041C000660868F2DEB7BF35C78A0F9DE5EBF2BC5E0044B11E68829E74B253207C2FDA6696 +:2041E0007A3E39D0FE3CF853FE0408E9F544FDF50AC127F18EFA0AC75EC515AFDAFB6D7C7A +:2042000020A9E0809896167BDA6C06F810A5F21CEFF770EF4EC30B0033E0422DF450CF17A2 +:2042200071C5B46AFEBF3451B92073C41D27323A4CF583F13CE4E1C51E971C0D145179E70A +:20424000CB9CA26CD76B449C59F279375636B55D7F5A106D689F4731CD231DB36DD30281D6 +:204260002DEDAE51B7D42B4859D93E0940BBE0D6CD77913F4FF2531489FEAB6F72FC3E6193 +:2042800052C51009149D37BE984FAF78AC11D7491D4BFBC0AD2CDB2001541B9A35500F6563 +:2042A000626ECD2E7D7F105EA64D43912C55DD63BF1C5A7EE5AF02B22ED6F1EFD163446882 +:2042C00066E07489A06FFD27BCBEFE790347BE72A08F3DBD10D098E706D26BACDF7BD2A1B9 +:2042E0001CE05E260C9E75704FD62827131DD4E684C6091D79EB56A959B2D9388701CCFD11 +:20430000481C3438B0588A1D31F29CA1D041A98D3C013E104C3F5C01E9B7E560663AC1FCC2 +:20432000EB7FAFCACB515994D2A1139053CC9334EDA8E7C2EC091B3FF16530728DF0120B76 +:204340008BD151932786DE4B15485AFD64F68D17A2D570CC9BAEFF94824779ACE9642000AB +:20436000079CB0895C5E67A277B588D6A5966D612E378F4C8905382995114F34201918A7BB +:20438000D2CF5FD03B49B0F84AEDF7B5109E3D77E0848963485E9024F9FCD25F829F0E1CC1 +:2043A000F27F5ECCCD7E352417DA7E6F711174F0CE3561E0E160DE6EE98E83A1A830DA8953 +:2043C0002D9C92DDE3F678F37F12AB82F13956B77167C7ADD53F54D3A6BBB26AF9C296BD5A +:2043E0005CA440DB2384F749ED2854A9283110136AFD956C034ABBC34E02DE775F5803009B +:20440000C5CBDD6BC73C340E4011D1DB607257482378EA2D5F945C04B757D86357DB6B63C3 +:204420006DEB746B8A7BDAF6CBF7488D77AFA3FFD7084D7A027B4FA02E75475EEF3D331543 +:2044400096B5B348B0056031A5E64EF8DBDA87CC61BA675471039F66F889CD5AD64E837CDD +:20446000B3333403AFE3CF5422601D4DFAB200A84684E6A4F2307CEC6C923F35311247E36D +:204480001BC202C9865DAC907166C800F2AAC54D14492DE12B5D87CC90506ED1F366FF9EAD +:2044A00078E05EA38C7E9D9032877AC2895A4DDD635627203D38AA4A401F52E1D92C5D0EFF +:2044C000A04A0DFD281B0F2F83F093AA423CEBD4A34FCFF3782A8316A5D18BBD818D440576 +:2044E000BFE309EF7EFDC7F4BC8C923CEF2F06C457B7D32B9455D4CB74381B055EB6F25038 +:204500007DBD9297EBCF95358E3EC0496076A1817CA65728902C5BCE4F8DE62CAE9CBB89E5 +:20452000640F72697060AB2C886853808E6A14B65CF33536D39C43CDA0660F23C3D5D448DC +:204540007AF85E7CF2EBA0E864465FC1815DA311DFA02C231D5AE0E238908A3A7F6B5E7CF7 +:2045600020F6390D2DEF829463E56FFD3FBCB2DF2286472C3CA0281BD2E720BB7B9EEE4652 +:2045800051118D94B3F98C724D15D18D67259BE7CEF8E117C1ABD2D8362F54EE6E7F80B088 +:2045A00013DB3703E34E98746D60083F467C789887BB616B859FAB608D9204510A157C0460 +:2045C00000C08C322C76C61BAB5B0B16DECD69071B8150AB2D1097B85AF39CE0413326D33F +:2045E000BA9D16214911C1A8985695998D088D02E3D105E4536CAFD0DB99D9BB34E45CB61D +:2046000068B099B18E7CE25916C3256B11B461CD3D92DDFD610E8D63F2B623AD84D0D49956 +:2046200060458239E4094480FF87089E0DAB3FC0AA47EF6B30B160F480B794A95EA94A4CF5 +:204640003107B24848DA18427420DD8472FAAEA82D0432EA29F7E4DF69FC6200A254D9131C +:204660004DF9D0A943099146C584C4C14705D4C76B1779B8E7D9ADD27FFC1EA6F7B001D9F1 +:204680009195B367CB75183EB5C40BCABC9CA745A4A449C4157DD709FF94D05575D4B5E64F +:2046A0006B8ADD3AC8275C70F1055147A070416E1A74D83DBC79C7E70B696131CD1FFA3F35 +:2046C0009A98DB0F43C0121F4A1F6B3185278F2659BF7BD09D1BA522ACBC418A0EF2D23805 +:2046E0001C54AC9A18D657820E483E4B05D3B852359544CF60CB2F329194FB26F619148822 +:20470000115B48C1A80082658073D4D3A885D1D56EBF00A0F8967885A23CD7B58282E6720A +:2047200093420B02DA2A149D98BD04577E5C7054470315BAEC1405A82E3E837B4D97470B2E +:20474000C875CF885FE90B9AED3539AD83287C5A0699E57CF1A87D57846F4082B524D20A78 +:20476000B5FD662FE1B2DD455C36D0F2D89F2600E1F204F3FF8283D2E92F49EEC5D9D828BF +:20478000FE78310F07E8ECEA0B3D68814AE8EA087B4CDFF3B42F27E9E3D38ED0338F2E5762 +:2047A0004F8AF0DB6F95B4EB75201A2672BCE95CFD0B2A4642B8E2D7799ABCB71AFFE7D5E4 +:2047C000429C03D7F4D3AFF03AA777B605E50EFB014281E5675B92E13FE40BCC22A506A66F +:2047E000F700A6B4A5334E4C4FDE0B26A1F587C2849231C325871128B5384AEA4B1B90763D +:20480000C73A58E29CBA2FCCE8BFF93E119CA7716A18CD448B275688A6FB280FFD4CBAF378 +:2048200090506713F139D17E14442DAC10E3E9BA95D1C56D16F004E281CBFDEA046B3BDAA3 +:204840005E780D14089DAE54B564E105B56DFE0C39DCCC5AEDEA7733F6A7E1631637429AC9 +:20486000580090502E533F22414924FF6671CA168F6ABDC815625A62001A201DF3BE40E0E1 +:204880002E84D9498DCB58CBC05AC731126497DA4D73471775DB81AEE3FA0D521DF273B1C4 +:2048A0004BE0CDCAE73DC86F24547F9E524DA9CDAB7EC5B1B5A3A325FCCF549438E66E2D06 +:2048C000B6B19960FACA9D7050E64FBCFBE35C1520D7AF3B43903EF06456E2FE8B9577D034 +:2048E000BB5A9606172DA119EE5AF375A7D7441A7C15D7FD767BB8643B65B38BBBED6E0215 +:20490000FA5652B146703E39047339221F423692BF28DEB961E9B4EC42EEBCB5430BB16DA7 +:20492000E355EC9FB8C7698AA7B5FEF69E012752874C0C75CFF43C6E7EFC7320E5BEA6754E +:2049400051712F0A6514C33EE446FCD0CE0F63D5D7C864CAD8933C0B19207B0B74B0D48120 +:20496000CF699FD8FC17D883806B2EF9996BAF8A93AA6D6C522FBEABC9F075017567EA8B4B +:204980003294EBCAFE64EA5B05DB0097B442127BC72D9E420AB309C3380DA428E2CDEF24CB +:2049A000DEB91997CDFDEE50918035C32F9B839B1CDD32E73CB5747866A7D4A4D8EC9EF0F1 +:2049C000FC56881BCD2C57804763FA917F983D15A99FC0F5AB06576822CC4F5B604E284C4D +:2049E0007CE3109781032ED42B0557352D7ECFD2584A8E9743B08EC0C7802BB9AE951C8A07 +:204A00000352FDC2E09A09384BF2DB62F453C86C785A1CB277027604A1A126336E1EB078F0 +:204A20008D4FC49028A84B8DA2E52FD782CD0FC2D9AA33A2D630C12930AFD5C2C8D5200D69 +:204A4000A967CC4A5BC8C321018A8B3AA0B828E139FCB12E6E3C45CEDF4BF8FE306171CCB9 +:204A60000AB33587C40E85743A5F7C3F8CCD748B294E0C7CF8D7F7073EA50583FE66C29B4E +:204A8000A18E10B8EB234028A11D1D3187B587C6407C3F38040D835420A5074771B0591458 +:204AA000396F03D6331526F5CDEF56F9B4571A03C7F032BF676A792A91A8E2207DC550579F +:204AC000B3D5F4BB5081492516029C12123F0E0D05E684C3D16703FDED6A0336F582DE5A85 +:204AE000DCA6FC77DD313068E04513E1E33C24530B04CDA9E9BB6C08B5D5D1B546CB494124 +:204B0000F0AEB27BDCD5264B5F1259FA84CE1172C0035F7730427C2C9053E3C06C88273E7D +:204B20009A094BB537414641FFED3572386EFB5CB3A519B75159B520813C2BA36BD6021DB1 +:204B4000920134E87FC13B9C22C18416161903AFE5BAC28A94BED99E76586C457D1F7A4C9C +:204B600035E510823FC91B807F25C7D30D65979BE9753ED0149D0101426E73DAC9CC415EB4 +:204B800031E326CBB2658F6A7EFDBF8E97803F28EAFC1DA4039A47B4A9AB6A42E0E353095C +:204BA000D6017F67FC749776647D522532618203C5A105F5F5B83655FC356DFD0F21217057 +:204BC000119C904D022BFDD70214FACAFC122CD40D2B3D748DED2AA8175CC8B0A60E7B2BE8 +:204BE0008336DD03C8CD6FE0262244E0BF9C995EFA4C2391804DEFAF455E78B9B2D51CE9B5 +:204C0000FA8015C835787D2D988E4D3CF76C11FB4237D0860C95FAC577F82156060E56BB8E +:204C2000447529A0488FB12A81730AC894239B2978A8E1419C0019F04818316B3FEA9F3123 +:204C40005398276AF688CC6FB1D513EC4A275EE063083ADD9C43A79DFD809D1268279818DB +:204C60000504F774D1D1F75C0F495E9ACE97CA0C38844569E0C959A64930AFDDC8536A6E36 +:204C80006ED99AB7A6A817734995CEA97E1CDF7E7D069ED9CD0A5A2149E6AEC18F1ED39757 +:204CA000201BD95727072A76CB0C5302505F7B86DC80F563697F9F6667550AEEBAAF913957 +:204CC000B0B095412387D8EB5CED8058B507ACEA4979370AC56FA5CEBC5A347822561DECD1 +:204CE000883B68F1A80DF740B94FACED6C6D4176E06FE465F9F95D9A30CF7EA7BF9FDEA4F6 +:204D00000CA85390A71C891691318AA747FC717779EE3E218CAB588386E7C71827C78C5886 +:204D20004BD87BF2B280ADCF0F0EBBDF852DF84DB5EF68DDACFC0CA8806B5F8EA0AF1920E2 +:204D4000EA2E4D076B8C0CEF54693957292DBD063149BD5A4D2DD5C0BEFA18DC391DF35AA0 +:204D6000ABAEEC0DAF13D1F810DEE0D574AAE4441CC42C067C968F3E77BB8CD4B0B7FDCFB7 +:204D800015C980AA7D3E34044A26549557A4087A64CD9121EA96C8B22340C98AFAD6EF11DF +:204DA000F074655AE29E713FCC3A1C14687BE73858F74DE8E1D93AB66BAD3FC61B8D3B1228 +:204DC00057E1F3ABCE09F0BF92B81251532D0E4677D503A20805002032D33DF84FAF9DCB38 +:204DE000C320F7F10A5BC590C3BE9802C2250A2BF45F8B0832812BC1108964AF1B2677C04E +:204E0000650ACE8A6950951DA23299BD003C2C564D1A3B7402F27FCD11B3F0EEE72EEA334E +:204E2000800F5180AC1B0B249D5BACCA5B93A38D30F94A34B00B0618293F28C489B45AE540 +:204E40003B833AF6F898FBD8326B4C301DDE7462EF2AAA8A76DF24D2CACD1D61A1E219725C +:204E600097D3479C27CE7FA61B04A319F4280F973D917A1F63DA6CB77F88DC4BB43DED5A01 +:204E80009F10C2805AC2ED6F8379C65640DFA2D8584C2E63B855226C7BA0F558E566023C37 +:204EA000555E0FE647C9FD547D267D4FDBB7C5E819DFA0BC6707236E86A44F59DF1C7AAAF7 +:204EC000241BAA3F5ABE04DF41EA91A83952522ED2CA3AA5BAF6A72F16D313B7826EC0DEFE +:204EE000EDEDE398DF57D074BE9AE2596E6956E1D66E7508AD1E7C94D3FBFDAEE8A6C45289 +:204F00009E9809C81C487EE0350F4C53F78AFFBB7C61B1AAD9016A598E006A66E488D4A691 +:204F2000FEA48D19B9D86287EB6F479E3EED8FCD05AA80D919BB699244BEF3BDC428FEE294 +:204F4000D90AC7D78BA39788EAD23D5BA992CD191C7E51F242B78E29FCB44AD2E7E1664641 +:204F60002CCBFDBC13F9B25C3C53168895ED9B10771CD4DA1F146BE9B18B5FB5785D5E3290 +:204F8000715847A4218B30F6B2C09618B0F0EA576BDE1C299EF677991638FD2771F0D6FBB4 +:204FA000ABF8309C2B4C87A61FE76C8C0CAC9AAB59AA7268B16CE98FC380E72A85F37473BE +:204FC00061177B24BE6E3EA3CC2C0EBEEF1796808494C0F1B1D410EECEEEB63B4C998C1F44 +:204FE0006D4A4F8F2E6C4DDC0BABB516011D10C8B84BA75F2F85BC3F08B39A2B1E7EA68DDB +:20500000DB5A6D135F6DEE1F4280CA06FC268B749567BAB4FC93E292E5BA724AA22A7FC775 +:205020007FF60C1AD076AFE30F4AB56D1DAAE727A8A6FCCD1CD7BEE98BB3824D22187EE552 +:20504000C4C5004E4ED83327268AEAAE1845ABFAAC5C9FC1A42AED0B616FC95708B731227F +:2050600052D81EDADBBE1CC1A6E8E9EBDCA127F5D5598D1166FC3C785F7633FEB1C2AF3F54 +:205080002D88D427EF0BE77A7F68AE66FAAD0E8F4CDE43E245EFD85030BC4C3770C843022F +:2050A0007385A3C9933958936AD66658EC00937EE149C16B67A96CDF5CB328166DBB5BFF5A +:2050C00082C7E1408C400D9D993DF630A5C4424EE5D2B703F78FAF0126DA61B36BAAE2C089 +:2050E00007F90FBB34E0CC09C0EACF15C847DD3C0B891CFAE7DE57962F49F210F1E01B2362 +:2051000040C86F2BB5C4D4E2D428B0F605C7CAE8E49F84D47D13CCD47BE844E7B77F80DB74 +:20512000DAA849D21A85F2E3A44BF87337156ADEA0A5BCD723E683DDB20224E9188F702631 +:20514000D4F3082C350C1E71783691E62BCE6A7FBB4E512100486DC4C04CAC7B11C766A672 +:20516000B6D86CA4E540882592F724A010DA7A4C37A62BAFA03E06C4163870AE5595CB46FC +:205180006416BCA33877BA2FFF6592BCB49865448426C49A7F6542F94D1B9F5E58633BACC9 +:2051A000C8082E9F4876E2A99A1872A1EAEE5B2F3FD5A5783EE6CF55B177D3493A04B770C0 +:2051C000DD0061291D293CA2F4EF8C973ED96F052C9D3F7FD41F1860984169EA01E247501B +:2051E0005104BAA8175BBC53C9DFF703C41614BD72169B398856170610EE53B49874E2AF31 +:20520000ADC255C2B25004F25BC5A6464F40AF4F9A06418A4099DF9475E074BB02AB084443 +:205220008A95AE2E30BC8521F731BDC94D509A9F00F00A0B296588A60C8356713801EC150C +:205240004B4D31DC4F72B7DD5084BD4CD11E0380D1754CF96A5EFC3F16BDE68AA5F4B37672 +:2052600057115F406B8529CC9567F9BF0E529E6E160B405A6DAF6B8ACC212586F547095623 +:20528000C0777E489D260DB0E25764B12896845082F35FFC07E05AC28C537976C106197AB6 +:2052A000DA4ECCA545BD58FFADBB39F712C556115E2D335AE11E5ECAB5BB1566D978B009F2 +:2052C000955E2D4FB0556363E06DE251109F7B8793F5C1CC1F9BB6730D4727DA4432F7B5F4 +:2052E000ED5DDFE9C9ADC750AE1EC1FEFA0A2E9C980536018362741D087FC52786D44D76DC +:20530000C19C934571D58F903F89558516650C4F162FD059AB1C22C3782295860C741028F4 +:205320004DE2F4AF276B46F0FF581BC6512130512ADB373B46EC02BF28D8C1ABA573B605FF +:20534000CEC5E093CB6937D086CF45CB1CD4E15029AEFA95B5F14E7A1F0BB0922FA6EBC0C6 +:20536000A3421FAD279AC64A4F280C5FC42D781327560158CA895D5EFE0B5F1554AC129446 +:20538000A25FE3FA93D064720AFA2B07B27C1BFB573D8A0DC7A0C54BA3E0C7B782B8504708 +:2053A000DD2EA87DA282E312D8B0F1DBBE24FCD97E8A269D2E3285043C28D5D77247B84F15 +:2053C0004EFBCEB746F6242CDCECCA3A3B16CF6EEBF8B0D8F0987B4FBCCCCCDBB1F1BA15BC +:2053E00027B21D33735862854929A308FCE4A8C8390CA8C4B922A2B326256662DBAF02D60F +:205400008A6CC253ACC1FDDA61F3FB96D5CAAC1F89497935B7320C1D85C0619104DA0585BD +:20542000B1FCC9996C3AD3A48471D374DBABE72E3BA4A50DC9B1BB5D013524D6789EF950B7 +:2054400089FC38BF29084887387D420D175820135391F829F412690D748488E7617C965877 +:20546000D844239CF642B3D96F363E7B75E2A5B582DC30F2F48564A7AF147D8F9AAA3C2308 +:2054800033C328CB6686F95020BC841920A6E246083826D588B53D2EE0A4BF4713252FB300 +:2054A00021F0A70A0FF09F6C0036EA0FD43D544A507FD272382C4B79C2E5A79B1FFC49C8F2 +:2054C000AAC952E92D1A2DC4474EE488C5F421BA58FA3DDE7F97C4EA2367E73B0B90B30125 +:2054E0006C35BE25A70A95DD40FC1E855F73B26F2E207CBDA4A4874EFFF1618685C82F5BE1 +:20550000A09D8E7785E0F029DE6A39AB6AD217493F0A6AEC59ACED7D0B18BD3FA5D3F52247 +:20552000E38E8537BCC479CEF251E5E9D34847AC79583B5B2C93C3B1A4729282B2B23B50A5 +:205540002BD48496E3BF85640B6BC74F6D4C9976DCFFCF6C2F49A41B1ED18E505534F1348B +:20556000E2054D2AA1DD5B656042FB8F23A8D1FF37AB77909A3719E057AF35D470D2863E00 +:20558000F2D0047FAA6903CE184C167C54BB6EE6928B3495DF98326F89D61541F589A9C8E7 +:2055A0004A7148BD8C81309B2633AD6BE6724304F6DCCAEFF7D785ECFF27A637EE3DD41C5B +:2055C000BF6EECDCA1832895865EC4783DBC49FC73797555F89E1484ECD216BC93472D3EDE +:2055E0004697DF8D9669B5887BDDB88E2397CD42C4537FA167292C88D0D3D5E1F0030201F5 +:20560000CAFFD23AD8F8D108044851B67DE643602209EADA58D640B3764BA2D862142322AD +:20562000A8755F05405AAB522078D140B4CD3AAC07FBE711A7F0EF3B63E81CA70281E6739D +:205640009E005A883B690FCD98DE1CAFC8D7EF1653ECC4B7AD6EE6BCA2E6C97658240EF2AB +:2056600028EF10975F416B8BC83FBD43F4547E8FA77A8B8859F385A97ED117CCE09A2DC52E +:205680002F0880814876A736351C0E4202367540AE30819F166AC6C7B42596AD5B5FB4DB39 +:2056A000EAFB07F79EC1E6E2487EF5AEF936597F073971B483449C41339A4FDF30C67C1DDD +:2056C0002E20CE25564CF2DD6E8BA7E72733489C10A7DE4F43DB83C0D2BB26B92EF2FDC2C3 +:2056E00096FB0E3C96CFD0ACA6E246AF18A707614C3C64830365F9F29E934EB475FFD27B94 +:20570000E9617CCA4120CF627D49EA84DB6ED09AA17E394109B39357122A0DE9774FACECB1 +:205720008231A4571C216743A8BEDE4D3643FAC0C84886BDF84DED30E9BCB971B75B0ED399 +:2057400051BCD29E1F39280D1B9F0569ED6D31C2BC41C0252CE829E83A8BCDEA25CF564AB3 +:20576000C8EE52D98882321234AF2C0AC0A977DCCC4363893D460211704E269E49C79BC99E +:205780006F8D8A2923CA1F1C98E800790550EC95F2F1FCABC5C2EF7B6F7C763FAB8BC4D17D +:2057A0000445D496C11CF46A52AA47E7C45DCD194FEF5ECC11028E4D8009DA50F6EC96AC9D +:2057C00010498C00D11D2753AC56F32A814647F25AADE64799A89741357A704D3BE699A842 +:2057E000129CAB92CE42709B8265DD295548B4EBF4520584821EE083164258332A87B389D8 +:20580000B6F23B02CC3C3D354A8E22038A49A9C06BEAE66EA00ABEE4A8DB641FDEBE0471E4 +:20582000A9B43FD6B749296A5E7A31F7795DAA8CD044A8495F49F5BB847332B54D760079E0 +:205840002C7D1FDDF6C824BD6B1DF6AABA37D58203765A901D3C1AC4C7A24D26E652FA9656 +:20586000AA57B464493C150BF0C04CF9503A4D8AA6A14C46F64C336F6952D74E046341903F +:205880009D192D4BC82173E23428F6963B766E207A735D6AF02F6BB34800A9DE12E8580D56 +:2058A000D2E8D21FB24B2E105F0BD2155B840696DEA116A143BDD19AFEB909B7EAAA4945FC +:2058C000551496829E16974EF33EB8FF5B61AEAD85ACD98425A9A40D070E9F5B4A5C357741 +:2058E000F231D91D1D3091FDF5DCAA7FDF850BA4AF058C527D97EE861E8D4823C1F308E0DB +:2059000057818ADCB6A8A5C1CB586DFE7459434075F3D22ECF78FD9F91DC2D6864BEF851EF +:2059200049354B2A683373FEFB83F5B9B988A3174980037847AB05C5437892CBD9488A502E +:20594000C0AAAA014297CA0E359CD60AD1B34295D227677ECE5FEF9CF529308FD899A60DDE +:20596000E6289C0D3483D49FE5409C824D25CC1354A44C091350BB88BF1E84CD70A568858F +:20598000489C074266D6E00D5EBDDBC3775BC8F3D0BF71843BEC60606DA0CD70ADBAB33C60 +:2059A0009F15A81B36878472B9E04F9BD75A3EA6A788517261634DAA8E1A26174960896AF7 +:2059C000A3757D62946660C7B3A401ED8A408E897E63483D4E06D91A6DAB80F494515239E0 +:2059E000732233091AA59DFAC7ABA108FFB70FECC0C23466C89658E6EC4AB7DFF0E2AA6252 +:205A0000B355B846BAB4319931EEF84B401D413E7BEF60059BA3455E3B197E01115FF61D04 +:205A2000EF5C1730D2657D12AF99176A764D4BDDEB67CB4BAC43D29735EED2429B50B92996 +:205A400077F30EDC00770FCCD969E95549BE60E23B1FB0180FC32F0AC7AFDD87A45DDCF102 +:205A6000FC9C6F42508A84F59B7426ABA8C02EE8EAD985FB97CEDA2D9A1006CF2C15432852 +:205A8000C0387E650A5B26D57A221DF4993B86E33A0ACDC8B13C828C91037D259A4E1B389C +:205AA0005A14CB0879928031BC0396414A0906E818B4FA9A073DA9AD8A48EE98315BBC1E5A +:205AC0006BF31F9C17701AADBA1863BBDB719211707231723B07B342CD9C2FF22505069179 +:205AE000BD02B0655CE054EEDF836DEC4478EEEEA4BEC42CC0393404289C9E765D90F8655C +:205B0000C98FCF8E03F1432982C64B5C9E7F0E8281C12F18D591073874091F63E6DA483F60 +:205B2000CD395702CA58CF82363471E1D744543329A649F577415385899B6AD72C928A1DCE +:205B4000AA4A9394D86C56B26FEDA027245C2AD63859C24E3A3FB20039301C23B0766BEE48 +:205B60007447677633A52C2723B6D8D288EA13514229EF726607AAD4191412A45BCCD44331 +:205B80009E8A6DF9337196F5BBED217BB5B2C7069C8F79741468E935778BA4CFB178FEB9C9 +:205BA000F1CDDD00AE3BE3B021D703A1FA2CC1654D783315FB2EDB5DC21EE2C89E24668541 +:205BC000D94DE65C5A836BE6F934C7FF582FDE3723D05FFB0AF5CFB1E146608AEB5C9F7C61 +:205BE00030FD538394E99FCD98B3053D63BD4BF2E583794D1832F16D9151ABF41D61ACC28C +:205C0000545C80BC7D4B385019B60B456C7DA9B1C0AD25AD9086593286C9A688BB7B0EDB6A +:205C200017AA89325D85D8014F756A21AE4E721F3D601DFA3FC750F4BFD5AA0B4299D1AEB0 +:205C400053B0E466A8DC7686DB3C5E172AB67D2560EB9F6E46625607F87A001724C566A58F +:205C60001A0447CAE4FEA6C9EFFF1321FB28256D2776AC3AEB42AE30FFA569986EA8507CB8 +:205C8000BDE3A11EDADB7A5CF101571B55C83E0CA2ADE39616FED930A40E189EA4A5D4B72E +:205CA00090099185A1BF78BBD529A07BD1F4EB66838B26343A7DBBE414BC58F154CA06FF79 +:205CC000C4D10EFC00F5C3609C411D26FE77B5E8E9E98EF4266A83AC1AB658538EC8AE1D2C +:205CE0006F62C838AF2E886BB9300365BDEA807C54148661207F7B9EAB50C480B6CF35719E +:205D00005C32CEFADCF7EF56B6B2CD5399DCDB36E4B75274C0BF113DE54F26ECAADB07A265 +:205D20006E6ED4D5A88A01F8A677912BE1B9E6EF9C6525927D59DC3AA7321F38C0E8A5202A +:205D40000957178E6BD80D85BF73049FEAFC104914F027D40503CBF1C20B4715E91AF39ED5 +:205D60005169E2D9C37A1606AAAF1B042D9B763A5793DE9D957A51F8D136889393D3E53407 +:205D8000D08CFE3946793C3C305EB3FA7BEC690FDF405004DD05030073E4519B423CD9AD80 +:205DA000A471B1B8802ED98164D5DF21ED19F52BEA6078F592A99BD61B2E9D777B58D5BFD7 +:205DC000E99A9AFCA1DF0E7E6D4C71330E8BBCD5548BFCCC8730A9589508B61F5E60607BAD +:205DE000B74101DD1217256A3EA1980AAAE4FA7BF8F699593347D960328AD11AADA340FDCA +:205E00007011285A038EC25F897F3DA866795A06D159A78509E860F3B059CCB5050E169EB6 +:205E2000ADFC2EC559EE78F5F1BCF74AE952E707BF16FD1079E212BFA74CE08AD59233D323 +:205E4000FED48E2870C6009A8ED34234EB46A6C6440DF1035E22F7E9A10F2FCABBE3C2AA1E +:205E60002CFF93367459FDA531A9AC10C52F9DC705EC0519AF36003CA5A227DB986A2AC567 +:205E80004192C3E5EFB35D3210D4A6FDAF71F3957FF2FDBB6394962B8B9EAF00B6060AFDAB +:205EA0008E13313B875BF9D2E607F4AE7A8F86F79F4EE1E264AA477E180C5B7B22420668C4 +:205EC000DAE328B3A563A91E69EA5E6A2062790722870F0FDD9260BD242F59F04412FEB447 +:205EE000C0D2CEE87739405C9C5DF3B470FD3DA4AC2B8617E29C0B616F5D3DC2D977E5635F +:205F00003A3AC9F2FDE1D997672A20EAF513A48346792C19276B3FCF5B1B2A1ACF0B206979 +:205F200083F5152A318F5CE8BDA8ADA7BBFD8FB3D2DF344CAA3BD294E01C18BB8262A232F0 +:205F40009E54C7FC23B47E3C8715408EE9C82B84D496C2FAD94B9B10787700FF65B7ADBBCA +:205F60007091013FD0E681E48952E06F253FF23F798C38D91D7F4F5E29C9A21516B1639242 +:205F8000C963CC9350AAF6DC5EB6EF0E6A868292E63AE3621997894D76997B188926EAF57A +:205FA00051B1E387C0FDCD5F3945DFC012E6A39DFF7AC376E969F0C25CC9AEB8100A9DCB74 +:205FC000E8F68ED490F9EDD589CC53AEF4E224BBEE3DEBB58856395B7FF516F128718F4A01 +:205FE0000E061134AB14C5927A9363E89711A4BA2CC7DCE569A616AFDA3940664D73C13FD3 +:206000009B09724C40AE14FCD81FB3E93E3400CEC8157E255BC3FB1279763E839606CA2765 +:2060200036BCF72BB46E0A5305D8FCD36A1B4B45DD7CC4E4D306194F522F4DD9F2A78751B2 +:20604000402C59F8D3966C4B52AED37B27243E022E28C431A05D21D89C18431FB1EB0A9EEF +:2060600024693B3687D250BC6E6A49F91043B5237B672AC343FA43A8883B7B6D2DE64ACAAF +:2060800052FBB3963FAD2747F725BAA1C683E46C27916DE4F3EF54FBEDBF5FFCA62ADB18FC +:2060A000974791823B330517EA4A377CD4678335D41262AA4D9FAC66AAB12944AB8286839D +:2060C0006BD8DF5B0D01821E20C602BCCAD174714A71B55B9868A0B15AEA813425DAA3E6D4 +:2060E000727474DA5338B370A76FB3BC5B4428B37574001836088E467D834B14440F42FDBB +:20610000F78BCF23CE602C110853F690F0DB61731E3B49D8E998FE4D7C859D8758491B1CDD +:206120008F93DA0F0872FCD8315A3B762E5AC04C6BE3685EDC2283831264FA01B9A5DC2E45 +:20614000DFC6CA33650990C41242E561A09E899B0EE9DB0A07F86BED02211A871633F8990E +:206160002D13A0FA6FF8D733DF45DF6BC6884FAA5DB9B284F71A2289E769E3FD15AAAFADCC +:206180001BF9C48640EE1CC2FE2949E59AE003DC32DD6E5B3B136E40A40775FBA1E34964C7 +:2061A000303426663B95E0BCAFEA684B6AA04649A79905B4C7DB724454662E538687520CA7 +:2061C0000A03F92AEF4DE1AD2A43E7F0A52031D2F5B674E1DBFCF1C919430B23740578DDD0 +:2061E000799D885846478B88C8AE66E20F57301B224E9BECD91F0E38C22B8F741C9F0DB5F8 +:20620000F3C3C3222CD89806393D59153E3B506B62EF6195AD80A61C7C18F1447F6A337D91 +:2062200044B4A1DB0D8A6FD6BEA3F27D1B44CB0DBFE4B55B7F701B38C7AD8C8173272E8148 +:2062400054A1DACBE7B9C12BF43A489F7884FCEECE30E8731DB853B327D94C5DA6CA2F4E53 +:20626000B9731644B961A45C7BB7A3C16C21D0BFDB7EF606419992E7224035491883305425 +:206280009CCBDF11D50D849AAD82EA1CD2EA3A4D2EBB4941E9DFCA247D3D33365FED46B59C +:2062A000BAFC63F9A991AB1934FACAA20AA28C49CCA59CCD5BB330845F67DA45BA46FDD75E +:2062C000E3A7183816917C27B51358DB4438019FE0888C678F93192F0235A3528C914B7DAD +:2062E000ADAD5A3420004D0FF2021C113EFC96A6CAF5FE8B46E4A6CA475E0A4B17BC55CED1 +:20630000D66F65096D4EE89B316EC41AA2CC6A45558CE953FBD4DFFE0169B536CA76D87448 +:20632000C567C144870E61A6334C311408C96D648728A7407376DA8A676B4883498D717EE5 +:206340008E95F59F2D212A67F3F1D6E25D7E62FE5EAF1D7965369450CB683FF35406D91006 +:20636000C5070A047F5F8A6921524E83B125B6FB210F6A3E8822AD9DC31DFE3A764DF69971 +:20638000DFC11E6FA12E89B031F632890F40220F61620044FC6CF1723FD79AC8FD270BE607 +:2063A000522CDBEB65F9A2C5530D8849C777A3E0C1804B6DB1B6D1E4DFD6DF2842BB09DA31 +:2063C00022864609C97FE19E4E84C9D660B921D9660845A949C3AE5E1956DE86C117192221 +:2063E0003665CD2973E2C1084D477B3E334A50B30A6F921C6E10F1E1D4D0AD06C662C4D097 +:20640000473793251CFA31B195289FABAD135717970C9148C355B490BB494F49A5907FCD24 +:20642000409E70B65163453AEB5A3316B86930046F8BBCE254464808C8C1EF353AD1B27FD7 +:206440003A223A54D60821E57229253F0A81F54207B8C813C0F60BA28D71AEA56395D00B8C +:20646000EA29AC66F9AC22B0D5B2DC871DB8AF9B6834E5622B69EC86FC1B996F158A154774 +:20648000459BCE4B13CFB89B039F52E5BB87A2B9F132668D6756A08BE92B1CB87336269D06 +:2064A000CE956192832C0D2576A092C202495C6924EC5055F836ADCF94E7E59E2DF099A771 +:2064C0002042F9EB0D63822272A6EAC56F21A53BF0A223A845A6EC41C790B92A99C1A4631B +:2064E000843D902AFEFB7D27B8E3D8ADF855BAD95B096E18B375405E81F56A5279B0DC8716 +:206500003DEBD7C03E5D3138BD7802F22330C450A7802D896896005A223BA2DEC5788C9FAE +:206520000E428174D51B3B046B55EF8E37A67E1D7B4931FB63812B5D0217808D2DFED2981B +:2065400021B8D63E24FCD9B4CBCC19C2961869CD7A8BE62C63D616FF68FCD08DDC2AF0F53A +:206560009D45F33AE9F99BAA6A6E438D4060CE1107655E7268A243F07D4ECE3185E42222CE +:2065800026B5498770E2346904B52C4677C0CCB2FDFE6261631470B3805DBAA2327CCBC3B4 +:2065A00095F6E6C7F972FA79DCC8AE11CE201323DE4EBCEAF81F19820C91B8AF405FDA023B +:2065C0003423D1D9DCFB8F066C82A0C3C1932A975905EAC6AB7D453E659B5B9BCB78B83707 +:2065E0008468B7673F8B4724A2EF67401ECC8DAF1933FFFE6494DDEA84873A0492FF0A759D +:20660000BCCF49C3E0F19F2837CBE9135F62C785504FD41C35C104EC8F27CC5E1F65742BC8 +:206620002CE65334E941BCED67920BE20BC1E1328911E8C757CB5B1A10A0620872A7C9B39A +:20664000AFE65FE934DEB1D990BAE81FDE75E0B1052B82379552534CA7DB37ED57201126C9 +:20666000F288C6685595B1416E294C358BCCA9EBE6D56794E37AF5E621E73DD87467B98E66 +:20668000D283224A92298C8234DB0D984CCEEB50B60A7A64F0DCD80E8B6AB4C5F2F78F1A17 +:2066A0003F63CDEDC635F06063C1EFD1D035C36784F38169874CA56CA6B473A0AC59D1593F +:2066C000C9D5EA7A71D909BFB9185DB28AB91E32F05C31F50EB45F99863DC70CDF70BA3335 +:2066E000D426C9A1476C4F85AF70960551B8314A30A9E286BFDF71A5B7E43F3A97E67D2648 +:20670000C6691DB3E5E66E08FFD4A21019EDC76C9FF956B137235D92FCC33CE2738C2F7117 +:2067200075BEDC6E9E4FA832D5CF993EF8AA14E73AEF2CBC000AC4296B9AE31C47967DBFD8 +:2067400013198775DC0987189D3EEA484827BB3641616CB314F5F73AB3D8A633641E10D956 +:20676000A8ECD8DF3D15F5D5ED274F87C5AAAA56BF461E73B13744A47C0FEB133518B377F3 +:206780005934C5651D42E46E2CC9E9D7F288E2F546213A3ECFDB094F72C79CDED138EA51B3 +:2067A00061A651DAE8D2EA6511CFD7234A5B5AEAF1BE02A019EEDEC290CF90EB5C3CDD1B79 +:2067C0005C7B79F0AAC8564D3A44F1EB48885F0E01D11AD6A4424CF4094F4115E79870D771 +:2067E0004D91E15EB13295BDEE8F164236E9E62897537DD35269DAEA847CD121DD490CE484 +:2068000026CA8E106A2956ED0955F407F45D00E5FF2D5C8C1328A9FEF14B2BDAE1A28BC080 +:2068200081593A1C76BC7A7FFE1DB03BA1AA823EC021CB8EB57E1B20B7962148247A2D18AB +:20684000ECF62217BACB02E5288B9BAD592B8E22B9FD720FF45231127639D2DE829F482ECC +:20686000DFE03E6D2531D6A3FB4A5C56171A796812FE282CE8429DB69ECB1C888D6ABBA195 +:20688000CEC840A0734585412E6E5D2ADC670A82AF0CCF6DC8B2BFB89F859AE1697D87FB23 +:2068A0005EAF1FC9F96E76AED2B4A38C79D111CF02CB6CF2032D7E859EA6F84874F0DBB4A4 +:2068C00040462DE90039422FB3FF79DD0AD950575F5A04588F372C9B344986323A35E49521 +:2068E000FC8B398BFC5CB5707E2C0197EC4AE2D5B3D1316726C2EB483724678981EE282D5B +:206900000396147B55E132DC53877F97CBE2E80C91192818698558428E41D139DA5EDAD647 +:206920005C4A2B64FB48ECF81147667F1254536A7109C225FC785991951434B7A8409F3F82 +:20694000AB951787D901D3230703B8E78BBF090629E8877CD9B759F9D920245D3AF5B22A0C +:206960005D60CA9DFCC0205120F1ECCE161E612D0CF34FDFFB52CCB673AF5F4AC16F0D1F16 +:206980009397CC46AE9A7A6137C7A4FDC6698928804B9F0A899A315E345C7D47703DEFE221 +:2069A000D1396396644568CE512DAF8328264F9F8CEE885AA5BFB0F45D42B36D6F1D45CE47 +:2069C000E9532A6F7411E4E96C1A57FCF0EC70164D6B374BC1A616767C615388B27702EC59 +:2069E000456A73C52E07224C656D931EEBC5C7AC5CD6A714EB32D142771C2F9EE3DA1364B6 +:206A0000B35079014CE2541E631072658D096503AD153E01F4D590C9C0F7DF1062ABC2FF7A +:206A200083C447C1BAEDF96F2AF5ABD97B53D7A19A6F21EDE54D71CB5EA09CD28FECA2A061 +:206A400012204A1A4441BAA95B71791FFF31DC6A1F290D4D55DE02F6A9B69FB6855C57EB3A +:206A6000E9A9457451105B3859C45BC1D403C01BC10D4F84DE44CCBE36C2252C080A2FA570 +:206A8000E2EE0AC8F19B20AA842E38DE9BFEB043091D3CB83144722A509B02992102F228BC +:206AA000ACD05177CA05DC03AE2337DFF137663EEA2FFD4D2288D939E99529BD04EC06D9DF +:206AC000F0818F166922B23979BD3A14A6C8D78C213D1B83CA4C59CF2AC721B934A2C59F96 +:206AE000ECFBD0557CA28975C4DAD78B00A4B967AB2E2D61D47107A7A656C7D4E470EE4334 +:206B0000593600109010CCB35A68C27BB5C8C216191635903A68AA061C5934DA97A3DAE2A4 +:206B20000A9698DD7C4985087CF12B7A49ABB68435683C5BB6AF150033B489343460C9CE31 +:206B4000A1A32306DCA1CCE2FC3C784BCACE0106BC97CC89243B3D71E4E2D7B2F12A22CFF3 +:206B60006BE2FC4D6C1B6FEC846BF80F761B3EF1FE9015345F3B3686B4924E37838917C00C +:206B80001444A61ACE988A57502FB5F21973E84DF20E206701412CE5E1A5D821CC6320A265 +:206BA00082780E1DECBA1E6DE9718906D9A36CFEB3A36311D45B11FF9C0868730B488672DD +:206BC000EE5F1FBBAA95F03AEA2CF209D21B9E4F80E9FBFA237B6ECCA0C916E55DAAB5EAFA +:206BE000A80D9AF9B85B5DAD222A63E9DB90A013990BE4FC1B9613A0CD824761449D16CED6 +:206C00005EDE3364F5C4EDD11D1359AEF9DCE437BBA01D5E4680A467F6409808611C184CA5 +:206C200012FE182513BF3CEBC9AAC837F1938F551714F195E8A3333042F12430E9EE866F42 +:206C400088DB9C09A10667DD5E101B4F7375ACC0111E38CAB61659FCAF0D04B6922E0CEE93 +:206C6000FFC93C98418B61BE58B5994311320BA414972F33C54F80A3BAADFE52CDA32CD546 +:206C8000BA79C2CBD6564FD477B30A4A8F217E025849531E9E2B553738E06197A6863EA2B4 +:206CA000419B6A116D1F0B2D2C576DF17F6197F8D83D6DB58FF7E2E6448FB49D28861D41B4 +:206CC000D7A2EA2DC52BB001A4C6373943E237C7EDDDD33CAD9146AE941FB1E9D3BC2C284B +:206CE00098D22CD2FD06E32EAA4180C362432F9B66BC25E52D893C291553EDCF6DA0F427E8 +:206D0000D8B370EA3B736DDAA956843D5A908E979608D5BCA8B413E24224889A7D1D4EAB2F +:206D20009E7F8FF20A67CF988DDF985662084567E616E3631C5186F7988B89D205AC189F5B +:206D4000958A435E5ADE64FA3267AE459FD28A2D302BC230144B3315820EE4110DA4BCC281 +:206D60005ECC924A29E4DB1AE211C6E6052D9C3CD6ED946752C32CC20F58FF600851E04F53 +:206D80000A9452ADF746385F6EAC013DEF238FF397F645C0380009FDA4CD7D0EB81C730D76 +:206DA000D473B7A43FC9E05BF25365CC9C4032089E9EAFD2E474AE365ED0291514D99D541F +:206DC00081CC77DEF5E2B01951F60109233D9E70C729BC789EE7074885675C260D691A0CB0 +:206DE000201869FC675039157E5784CE293670762D5D77DDB9C2300EC11156D8543DCF4D41 +:206E00001F15608D4881F8B65000B57ADF2847255E96E8D6C665C7E947CC26B378A9FAE074 +:206E2000E51DBB9C5FAE51F59857BAD9AC0D39C67BCFEF1CF2DD942767DA7EB7E65290C48B +:206E400075A014C50888364803160DE7F0C1E1A9FC51396BE6D4BBC6397255E46BE0B0F7EC +:206E6000AEDC77AC4F015F272695B72C88D3C1E571176015729102C6872BF815A82D998A71 +:206E8000D88C4F3CDCB7C42590AEB31E31628AF2644FAA9E488746E94F22691A96B58B9313 +:206EA0001694056C5679FB4D103CB287E94DA007AFE4EAD80B6F8746534F516897AC0E31C5 +:206EC000B97B0FD66DD77CAD17B8C2A60DBEC80D11FC2C2694F9DAD1E5602D8F1B10B7F5E6 +:206EE000C064B1B0BE090A216609EB6F6AE4BB4A2CA7CA6A1337D9BB20156EB9EDC9F415FF +:206F00006B26D145171DB7C587BA1D8025B0D798CA93B94532479DE6E5BC8953184948F08B +:206F2000F17E227EF7654553D4EC0909DB983DFD9E81972A161228C1A5E0A862CA4204201F +:206F400025C0F11A76F58BBB852771D6E4527D42E0848F10C4D38C0E93ADB4ABE8F9D97AA1 +:206F6000BA2394DDE0C05CB079CBF1A865574CCB6D507AA3CAA5F94BE873A0072E62D2A1D5 +:206F8000E6C0ABFD273C1E95E248D163F0D09A93465A5229DBDA1A31D0EE76CC8535AD962A +:206FA00033EB082C5112D3B32C3DB66DD0EC881541F3C518E4CB2AFC0B9F634E3BBB2D91BC +:206FC000F988AA4B8FB9E8703EE55C42E2BC08EA912FBC2962AA5EACB4564BFB3956571841 +:206FE000EDCE437DA1B1DA96786764E13AB6689DA43886B54FCFC68B5C36F0304DC52EE4DF +:2070000088F6076C95BC9788F03A2296EF590AD5B7F20E96E4DE4C639AF146C85BB98CB45B +:20702000A54AFE442882778F15BD3F420D74405BFBAC51AB8B3984B4DD33BB6B713481DB2A +:20704000846704B4965E21BFDB1657F1935C44B6EF65DF8026D2B58B8E8308F70B05AF2CB1 +:20706000895C06F89EF27812A06253AA80902EF72D45D2FB5DBB29F2E97D55BF9A52C2D76E +:207080003CDA4CFD72869CE7144A278BC779043C5A68549205DDEEAAC68244A1DDD3651D05 +:2070A000AD9436146FB4DFE11FA41266F39033DE0F637D43D81F70F2E9CFB9513254450A71 +:2070C00023DB95C25B2AB62BE8D004B23E10466744F5EFA08A77BA0B8E07F186A9C459CB61 +:2070E00079429327A73C6EB47E9DB4B991A7D038082DEEF1820E101BB318A54B415FED75C2 +:20710000CF25F7588182610E164A57A5BED5F04668778C9DC3C2A87E71923D92D334AF5EFC +:2071200083D1C7790CFDA814BF515B0D5079BD5E266AEA141BB06D83366E53D7F8E1872EF5 +:20714000DF0608B788B90FDDEB566695504B8271D9745094E12D3223C0C2D5D1738F780F4F +:2071600027AC1F9A44A98D16EF3BCEEEE062226AB0CC4004926C9E478AFAE35C95B57520FA +:20718000863E2C65352681A5F59B6DC9126313A5A4A93A9882DC1DB441224ADBEC60648020 +:2071A000F9373618221428FB431869788A77A5B4EE58B1FE7ACA1892CDAC9BCB93F740478F +:2071C000D46D75AED13BE9D0C74A395F01FE9671BBC50368E69868B56A49FB3899A48AFDA7 +:2071E000479C48D38527E45800529E2DA770F4FC6DDD364D72A9108DEBBE31F51D75A9D521 +:20720000386D70BF212DAF1201A9043826294BEE6A1E4A72FCFC491F5127DCB0BB0455530E +:20722000F0A11E57F07F369A3F7C8C60E602A0F81896AC6E7D1F48F8B623E05892733917D8 +:20724000373A1C0ED7338E3A36A5F96B5FD500988E238A1FDB7E494A0EC97540AA18E947F2 +:20726000274518CBFD1970309DF2258FA1EA39D8054089E1F80A98431C7348C5C3A69AB14E +:20728000131F046426B1D24570077119EFC24BBCD10781EC0CD797F838C2D192443C505970 +:2072A00085D8A4A56306CE4C1CEB4491BA9091DFFB8D27F5631CFE5B292A17829B56B35DA6 +:2072C000F7B60A6AB92B8885351150A55F126FB48FEA04D4645ACA2205795BBF66E3E21FF0 +:2072E00061BD08234555D897AC348018F21A9B05B666BB23FD80BFBF5781243EE02CDD817F +:20730000B359BD8D7DFEDBAB456BAB5AFFD9354F9E77DBBC078AC0D02053D4FC650A8E797F +:2073200007EB20DF4E69F8346606771C51586F65480011C225984CEF867B6AA6F237B7A950 +:207340006A549E5D5BB33AE2141AE59D475F6C143EED37026231923D6B591F4266DD2E8890 +:2073600093224AF7195B6E7B30584DADA8D3EA6C39BBAD61E519C749150465DD311F93CA4F +:20738000E9CB4EC7A7866326A4F1420DA0D3E313D55FA3E015DB3CAC633CDDAD9B470F9DDB +:2073A00038ADA8CFEDF5FA9E28A1E66CD751764EB45AC364E6E7AFB70203D020F1E11807A2 +:2073C00040832C9FF8AE1DFD13AC4FA74E3AE1665A43984E3A67DF10587974B6F560CB6B42 +:2073E0008B15E4BCD2BE59622C2F00A6B0F3DF403663AE1F64012EF9920E682D6A9A79F9A2 +:2074000071CF671A441C767C2EFE6C160F4B6D2851A4D94897BB8C2401B5EDFAF3CBCF0674 +:207420004B056DA4B7BCEF11089B7A2A16A46C43DAA791003A8505E7446D4B123B703772A9 +:20744000282C655711DB122F5D1D85DE95482C6A36E3F59988D3E667865AD71A94C95BA81F +:2074600066EEEF21164AB192ADCBA5DE6B9538957329FFDEAF88FA2046F24CB2C7AADC549C +:207480004F43F935E9011734DC5144E33ECEF7F3DF4D27A95BA1FFDC81CD7F1BB288778BB6 +:2074A0005639D3EEE4AA54ECE685C15E6BDBD9E4F231B16AB0EB8F279ACCB5DE566BE1E512 +:2074C000E3DEDE34D5EC180D9A969AE3C62F79114BD955DF58E6AF54C28E2A11A8895E38DC +:2074E0003F9BD07533E6FD3DBBC8C97AD0CF1AE31B66B01A96CE2BAE8A63600C2D49830CD2 +:20750000201BD695DDC37D50DF3FEB247ADFDB74D756C5414262A458D70A4D00B74AAD0ACA +:2075200089E5DC828BC950859FA1B2312AD22C71DD04F1B9C345BD103E1E98C9E53C23C079 +:20754000EFA2498A6B8F83EE29C6DF5710B1F55019B1230CE8C727BC57D9AD37A09F21F53D +:207560001849577F311DD581C8E884D04F9F97F3828DB9D1E2F32D6389E856FA93654614A3 +:20758000453C5BBE272E6A2E52F7A601B74D5A6EA0961C96E03387E9F90E9332CB35D98B0D +:2075A00023739D3134329F091C144480E6F4CF748BF507BF3DC107355914E703DA22A6E3EC +:2075C0003225A23EFF916C1C8257DA7D357F54FF502D2C4663E9BEA195752575E926C5F71C +:2075E000F6C3188BAC8B223C30F921B140081A9D6C67D2AC3076824D872F2AF1FA24069055 +:20760000C363B4605B529E667FFAFED798CEE4964E8EA5E488CCFAD4C772BEF35200CA01C3 +:20762000407492DF48E6B3655AE780FE18CEFD17FAC90E6159D0CF7E684A6F06E18856A5F3 +:2076400052F82D4F72CD63FDCF0CAC55A5A400F35E3CBF4622497408B4E56687502ADE54F5 +:2076600022062B9E0D18C722E2B9D6DAB4A2C06A883DD6AC83C2951B3DD23C02031093AD64 +:207680002F7AE65CDDA1E5C368D583E221DE5DED77CC26C24E0E4E29950975B1CE8987A3AB +:2076A0002D485C12F899AE53E1166902E8A10CAC515BBD7D019C48D0EECD75F2EA3BF0617F +:2076C00096511D75A80BBC38AD2529996A3E9C8E17DED8845A6C818969DB49D0AB73BDE3E8 +:2076E000154ADBB0C1363D51D85455822ECFE0FB83C981F1E92F6EF0C2C36B5DBF4349DD97 +:207700003988ACDE601BB2E1CD2EDEF50730261D8323AA8A6FBF9F873375110CEBDD700B92 +:20772000124BB72F829FCDF988B6DFA0E3B424F153EB67317EE418A0BDF69E0FF54E7A4A5F +:20774000589C88F345612F3B817B99E5A1B289440599D8294A38F9CD9CCC38DC89DB2C6FAE +:207760000B276AA1F356E2D0CB5F13398E50C890EB9ED2F324468531FBD4FF8F39BD5CC543 +:207780007B7C7CE475461AEE380D39F2A611D74C586A6AC495B5822D83A76A5A3BEBB6557D +:2077A00071549C05AF5D54DC1D804DAFE56F036909AC2099AE13DB020E479419AD8B368CC6 +:2077C000A70764300EEECDEDE10557B3AB6879FE4D747D0588DB8C1039FCC99B50A1F2DC9D +:2077E00030A12059979730D7512F43E7CAA23CABDD2755675103EC430BC72C1B85583B3960 +:20780000DB55C34962068F8A37CC3260B4C182F3BB1F78F8014F9B5D6D704429382066177B +:20782000901DC1CBA63CFA0320A69F95C835BAAC292459A0A68D2F6EC92FE28EAEBA7099E4 +:20784000D865E2675080D4DC53373D26F1998893963B73025E4538DD95573D258B73E3A8BB +:207860005D977097B099988F8CF1BAC29224DF9381E2ADBBB700E9529F90D986674E3C231D +:207880008E9BB267FC3B264A719E7B2100A17BE8991008B202360C58A126743C7D5F3824A2 +:2078A000FE6280131F7801CE4A959C4601E8ABAC93219547948E13D3B7186B3E91E9840060 +:2078C000D1B09AB398864E3C2AF0B09D6C4ACA0560161668CFAF65639B2C7CFEF6A20C2EF9 +:2078E0009115E80D410F53599E295537BFBD51894390CE90767984968D3C26759BCAFEC681 +:20790000D499122ADCB551C10C4EEF4FBD71938B19BD0A26234780966D7704019B9F080D79 +:20792000BE756F64306BA8BB2D5A57B3008D356887B2C921286A5EA6FEEFABED13ECCD9CE2 +:20794000AB05A8E97653C3C00611843C8BC74DFB3F1DC29CD8C03EEA47BAD62589D263EC09 +:20796000C4E70338A0B5FE049F23EE9837D1E6B66BCCEC758471323FA09615675B6A8BA03E +:207980007977CA0B6BCC87B60686026DC1CD6989C4CE5C9BB5F33B094040E42E33E5B7421B +:2079A000ABF9B2BDCF1649ADAA53C98EE29C864C60BB0AC45964C4AA500B1196B65BEB50D3 +:2079C000C5E7718F1ECCBE00DE58DA083831289E431863B2D6469D8C29498F5A73373F957E +:2079E0008F854CC433A9B0A2656A0EA6F7894659872FFAA4E55B2F47F8C191371B7F7615E3 +:207A00008E52D37B46C7E0770778F908D38D65D0880516BDBF83BA6FB4304A0D5D438F2862 +:207A20006C4CF8CA5492A63C4028D2B4A325F93AFFB3EA82AE3F34D25C028F285977B95C10 +:207A40009256C8C8961FA7B1B26C4C3BE35CE21D71C37BABD1892880A51E4F7D9FF7318488 +:207A6000D1F233A9A425D3582073A115C85245029BE278536CCC338CDE0A0B9BB0A37363D3 +:207A8000DE606CA1F5FF0FD4191A4F336655197D9868F8B5D7E1644DFDA59C4C13331F7F3A +:207AA0000633013051158DEAD5DB14BC91E986214EA0B51EB1B98956BFCD5B0E4339EE4035 +:207AC000506CE0B7897A195EB0D84965DE0EFA99F85343A0FBEBFB99BFC2FC6BD68F9D088A +:207AE00026FB4C2703B0CFBC86B859060FD6F8552FDDB75F582870C0DC7E32FA741CC8F144 +:207B0000762EAC83AB41CB3876C688C555F22954666DD7BEDA60B9F56C5638F4C1F34BEC2D +:207B200050869C8D541D309C898A987DB703FDCBC3ED6251970450AD57117A4E1B37DDBB4A +:207B40001C0EAD1779459F243734BBC2E90F0F8D4130289279B5EE6BE50B3FD6E56068AB2B +:207B60001CCFACE291CB9A394E5271797F529FD20DE76FA42B549215D8616EEF069CE81430 +:207B80003F4B2FBC08D4628F10D27EA308AD0F990BDCBB7BBC2131A364B9D74E986C1FFF11 +:207BA0009AE6180C44897D71B30634240C7993B1D7C2B988688FD20C2FBA3971ADCC1D1B99 +:207BC000A32FCE72EC5AD838BA2025D6984BBB94605C99049D68FCD20ACC087EEE2B7BF624 +:207BE0004EC6E9F975A12FC89CA5E5B238DC021D258D195367808989EF2F8A412D2849C712 +:207C00005C7DDB465B22B3F2474F300B628CDBBB6B38DDF6878735E35E7C0CA6825538CCF0 +:207C2000A450A5FE88B6EB7778AC66C8C0F43A8BFBF45ACEE164257141A951AF4B809CEC13 +:207C400051C052457F81CFEF308AB26853095A43C91B6A42A7D4F6669C6C2A3EC794F8E0E7 +:207C6000CD9707B8D8F4267C3D14114CAC3DCF23B1C7DA08214508337468185B3E06C6B7DF +:207C8000CCFE1916409C1E17DA7679F67414F6D79E7BB46FB158F4A4A6869C49AFEB062612 +:207CA000B90F0C31A3812E76571302BC356762A822EA6D512A39DF8391834BC912E5D87B28 +:207CC0009B8A511F5EC7BE34A2FCA9284031BBB6EF279526A8B511760EF49D44F835F0935F +:207CE0001A52D2AF583BE65EFCDA465EE3EBF49C5C1E25DA140DF07C9886E9862C10A02158 +:207D0000A3650EBD129E6F03ADEB60111DFBFFFCC97078C5B3F3B783F5135EA92FEC66ABC1 +:207D2000D7FFB9E72737D8739BDB7ED22DCD452DDA138FF365CB556E7DC52B8A3B6A9ED97D +:207D4000033FD733CF0B265EE414103484874018421D62F9F321EE7767A3B17AA5E20621C4 +:207D60004E172FEDB080AF12E39FF771E1258584AD14A256937E314582C9E60E1A32B917FD +:207D800099CC820B74189CBCFC59FAE2001AD5F89DF224235EC0C91E1DC999499555602FD9 +:207DA000DD3EFDEBDE14BCD0C2F202DF5F9BB6588808812EAE9C360B33510F08CA5D9B8AF4 +:207DC00028B7E5F8A25C75BA7CD430FD7C204062185430B221FA59E18456ABF89A8B3BBDC2 +:207DE0007ECE95241A2F84BED51658F224B6504B0875FBDDF5EF3C87DC618742509145978A +:207E0000120A9E7014ED323939AC658D3ECE0491AFAABC19E30DC4E49BBF31063B3E29BE9D +:207E2000512BE13BE43D2069678695ACBA8F0C066D0AE7565BB7351BB2409540F127EE1282 +:207E4000F9B6CD5E29BD74789CA876660E027DAC1253BFA7B734684C3937641C331666A96B +:207E6000935EF579851C7FB611E2F304D2EF858C43E7F903B0DF0430D7DC6CCEAD6306A87D +:207E8000799B406278B07A2EA95740755B72DB6122817BFBDE0BD99A7E6D80F71F4BB1E0CC +:207EA00066E8CA7981D5895B143FDBCDC0E86F18541499535E1FABF348F59271C9B4484118 +:207EC0009A8AFFBC02152D063ADB4B223A9021B94238DEC42CFBFDD2FE99FCA11687851ECD +:207EE000D13A431FFDFA71ED1582B1B58FE683DFC4B452BD4C8CDAF7F2CC35FDB93B47D2BF +:207F000074CF99F92A4012C9F4C725B0DAFF085BAAD162BEB5A9D8F6F2B9E832A9F03E1008 +:207F20002E6488181FE0EDFA49CBEC484472A80701032E9FAD7EE3EBF0E9DD2AE99A09FA4C +:207F4000102F97FCD8F48731C182DEE0D8DCE9AE702134FD926AD3F31C7E49C850F845AD16 +:207F600086A7FC493582656F02340E142A28C28ED5326214661F24F41F88AB446E477E81A6 +:207F800055789C53879C74A1ABEEE6EFEF44604C6EE0032D2C325C308F7277D22922AACD2C +:207FA0005154C1E44798DA2FB0A8B8849E1D3C9C0975FDE886B6332CE1D4DC6C7CFBA3B59E +:207FC000E394595C415205FB6CF6651CE723849D8EB75F43F15398F6C66129137A850EBEED +:207FE000DFB6C267A72AEFFE05A2B6FD490776242B75351A235843C599DED0A98860C7921E +:20800000B51A5B01060916EFB3B772339DADDC54FDE3DC2597350C0BCDF493CEEC8223829F +:208020002ED827924537A335CABEBF2BD52787696F7AF6CD951B3DE1295DBA21552E5F7F93 +:20804000494F0CA85A111D41C3D3A0B2DBE86603DD9CE1ADA6E98E5807CFD8227427101DE3 +:20806000C1C2A1E3CF30F588611CE13CA13FFA82146E188CD25909AA8A2BFB252A7E28EEF0 +:2080800025EB1B77C5FCA6FDCF7D16FB1C383CC893528D09938C73C06256374324DFF9B07A +:2080A0008322D3125ECFF210982C96DA56CA807139C29F35F82863805D25ADA6ED6BAB57C1 +:2080C000226B99BB9C0DDCC29DD4D978447766A177C54964C7F90C7DC8C62DE0E3ED150042 +:2080E0004DCE6763D49D781FF3593AA671D677B4531173731AB28C27B3CF592BFA03CA63FC +:20810000948ECB43B6A8AC700E45BA2C6E48D80F4AA09859590A9FFD199C6F358C2127EBED +:20812000C881F5961BBE1936A89F32DD1B72CF69F5E2841E8418F997E02FE39694592E14CC +:2081400041FA5107D0829BB9EBEE9CAEBE9B53961BCCB24B7EC9950022142F7064E208405E +:20816000051DF9BBE12BC98DA0E6A2231B1775D16BC0167FCEE7E7101C070C0868E8ECCE57 +:208180008B0C90CA1A11D82A32B2DBF278B540B1B51823AA28DFA5159FAF2E7C4FACD4814F +:2081A000B11B0034641A81C378359BB7B49BB2A6427777672C54B665C94A1999E4280A97B3 +:2081C0009D771BCCEA756F3BBF709D053E226BD7B17F50861161F7260788B6391F35A73AE0 +:2081E0005F6227D420E7CFF40DA4EE0429356CD130DE4E77C8B08B656F6EEF91B714ED2447 +:20820000CD4952EC20137327359796C9678E75F7403B50B18BEC748739FD26DF0D4B637B52 +:20822000B35F41A31B13FA45CA637769FB5E3703D84F49D75F89F5BD9A4D5D689F7A97DC22 +:208240007CC854F17AA90D7E1D3DECB7FA03F8A306C7162E8926330CC3ACD530AB36D21814 +:20826000CB2E15163FF4D6EDC6C16A21394F833471FB376370A1B1BF6847CC36E859AB1758 +:208280009CA63B8AC590F862C76956474B176881C326A22D5F35824FFF9C4E50B2C98F07A9 +:2082A000FEC1489D778327916E081F534011353E28704D41CC624F7FE210D1B95CA13DB133 +:2082C000A1C84C781AB2C24F803D54031D204DF5D37050CEC0C1E7D3F22931159BC5C9A437 +:2082E000B3EE5D2709F020067338AAC260EC4C9E0F0E16371830629F2110DFF28F0A31F777 +:20830000B336DE05CED8C18A05A215E656B6D17562D67AC05B11B099F9E771FD05B1F93355 +:208320003D574C20CFB25546E6B1756AAC6EDD3FD2EF3282A4AC4AD435AEF9801D3435F4BC +:20834000EDDF102400BE62D3367EA9183C6A4C2EF5C863E54368C01152DED5C7C2755AAE09 +:2083600048AE2E3FE25CF356C72BF0840B812464E0180FBFD84F5C6E17B080F090D2A44D58 +:20838000CDD38F83B15B47F6DD2BF62BEC690F6C1DD2DE9C60EB264557FDE0DDF59CE0F751 +:2083A000C82CDF1AFBC3735BC5273A4F2BC739868D34C9A304D9F1BB468CF74BD8507402B6 +:2083C0006D77202F1A1B746A21E871F6ADC30158FD578C1C1B7A601908D114EF693D613FF2 +:2083E0007D15EF137E6459A567E34D1C038E620DD8CD934A7934646F0632755D1CD9059DB3 +:20840000FF7FA3E1838F56A211D1C14F5F462F7003F68319191B59D43652AD0499D72BE868 +:2084200072C6FEE870530D900D459F62DEB6C8BA1B090EDB48B68834CF85CF7D2F86CA5C13 +:2084400074BBE5511147876215B663214F3ADAB216601A07C5A8E78F295871450D5D8298DD +:20846000FA28BE21CD01DC22F051732EDF9EB9CA9153F6C276ED565F35A417DE46BF66BEA2 +:208480004C9EC14E863EDBE869F346118C4083D6036B47FDD2D5A0FB3F6C70C4ABD914DF3A +:2084A000083F52683A0924ADC90BFEAD31570F1DEE48A2DD88B6B80BFFFEDBCB8CE85AB697 +:2084C0004AE3BC87D1C363BC46EECDB7495E25EE2934511A8FE230D882C1C43A654F6A2047 +:2084E0000610592E90EA0AB52AEA5D29ED1C3E63B46BDBB4CA27EEC0BA5F920DC1A506F5FC +:208500007900996138E5CEB41BE798EA83DC2F3CC08DD4C7BC9AFB65CCCEE2A3AF784F01C7 +:20852000782C77F91984311E8B889936E2CD061BCA41C9B887916BE2C9AE2EF442A88FC1C5 +:20854000148749D6BB545B0791DD5FA23715DC2F6D55AFF44048BE0B3D81008BBC4E7F2B77 +:2085600047E0C9C67E7F13F260DE0BA9AA6D71F3277F74B468A8831D729DCE1AF2DEB917C1 +:2085800070DD488A8806704D0B877F8BD4663950491695C5118503085F0FA47F7FF2907DA9 +:2085A000883F50A1644C6F2645ADA94FA20838AE5C3C76019335FB1C890F1A618A5F0E3A12 +:2085C0007D98E5AD07262630F9E55809529DE64546221CFDF679869A8193070130FA50C2B0 +:2085E000FB4AD6EA4E6E6EC5C76EB8C284CE373BFA7C3ED6BDF2F1A065608015ACDBA717AB +:208600009F7595B9AF340F1DE01A8131B2E24551C1C95AC4B7BF78B0CF89738F7D12A10F34 +:208620005B08144C45208E2162ED7D394E8CF20330672B7FE5B451AA458D5263C4E55B1817 +:20864000A6A08F23E7092903D360CFD9AAF559812EB3B8E5E361629CA71A9F10751F48CFD7 +:20866000BC15A0F4BFA169F2A0E0FF35175DDF1698C891BC384E858F95A772AAE5BABFECD4 +:20868000F8BA23A701A64302A87114B03F503749D7C8C3E9FE65ED95308C65118C95467B42 +:2086A000144189ABF786308BBB34A18A571FF230D7363C6A7D722958E5A4E1A81E76D4C2E8 +:2086C0009CC2F0816846603157F29F47BE89875931AE4B408690F297B2BB46FFBD838EA30A +:2086E000F7BAFBF41B30FD83927380B101C3E9CF8CD35CBD8B74600D5C5A146AD1AD416A1C +:20870000F0C154D9F4D7E3F51EE70C9742E80CA5A0F78AA4A735747D89E5A17FF982922107 +:20872000C99A9B75713E23FE350C838F758BA95D3805B92C32C5FD17FBBF3567A246A98DFC +:208740001A172A563A84801DE2C1645EF1400C0657DF2DCC5D8CB7D11DB52F2D2F77D061C0 +:2087600019D3B40C685E4FCC2B67718453C50A6DD032BA5E9CA6C43C65965D23904806653C +:208780004B7913443CEA225592B43E2B3F6117F829E28618423601C826B30269A863AFE4F7 +:2087A000240D97988CACA42CA22A17090A1570A13714996AA3C517110640931278E57F721E +:2087C00021E5E31E1CDCC6B3CDD791721E98E76847C28DD7F627296FB313E3E951B87283C3 +:2087E0001BFC2155F3903F672EC2FD25B3822456BC5E902B07E53FDA159667EF15D274C00C +:208800007598507F024FC5F5DB05DC97CF159E374F87C8CFB2199B3BF5462D4DE0A74E8B42 +:20882000673CB296916078256167C2C1E97F1E4C643B99A613F4FF61BF48AD8B7C07EA3180 +:20884000B1BFD192FD80F6A81FF1E80B3ADADBF69EA9AFA172F0ECD8626C73E766920BCE8C +:208860008079AC8041EE8AB1A98F1E7B6F0B8A2038F145724FEE2D35508275229E23DD529C +:20888000F675A0E85E6939618AF894A602607AD7F692FC46E29DFAFCBBEDD69C5A8BEC5299 +:2088A000BC9B46614E1AEF3FB6A7E6C2BE63DA566E943133F3A74DA4ABA608ECF7DD3A0C7E +:2088C0008AE11AD4B38C8A2BD13245F2146BE8400BB23A5FD7CB472D20F6920FD5A08670DC +:2088E000BDF2E442C1A5A51FC4FA4E220F4989A39709DE347F768813BE8E81357F6F53DC66 +:20890000432EBFF632C50F5D169BE3CA78C5247603583788BCCA323630B9033A630E8B86E9 +:20892000112ACA53E034702E96BA4D02BFB694AE98D4031B68D1BC387A92724D8FAE621B9B +:20894000535376EF550697BE3575C3EE83F25AE135CE606F528336E03B681A7F42E9FCA28F +:20896000DD14B48DC9E94F078900DC300F0B083B21BC5A35EE93CAC94A981C66F9A95B5A90 +:20898000F23D385B940768459D26E8BC53C6B483E48585FDE800AF23C1920093BF77FACC8F +:2089A000F6171F188701727636367523F7ABDAB1FF792682AC56536935F3C89E1C00AEC6D6 +:2089C00038599BDF995D1D84C48C3855D3E08B7962AB64EB4D73829A3EE8C793A1D3871797 +:2089E0006916B72F8BCA6F4B70E0516CFF5B4C232876D12D31116D176D44848C33B312E131 +:208A000090345138200CDC9AC373E15862C7AB38D20C2617E22C27E8C66BF7CC3F0C7EA354 +:208A2000ADC63DF71FD7D1CE4CEF4300FBD6A0DCD833115DE9F58F835F6C3E0E892A458334 +:208A4000D6C5838DB2ED9CE76ED0A0BA4C4AC865030C91BC1C96A9BC74EBDEDA56D625749F +:208A6000C115F6DC87A4DC805166F08EDE4BA6DA34BF1D9638CDA3D23303A6D4B17F9DBC90 +:208A80000EF70C9D42482550EB66A491A031C996FB622DDB4DF800EE16E0A2735DE12ECB99 +:208AA0003F011A8F7E09E781BBC15739C0EC25C7D195B2353AF83475C9DE85E25D6080388F +:208AC000BFC37CB384C2754E3321D7CE961151AC223FA09852990AD761A18B791EC347DDCF +:208AE0000E491473DE1F865BDA903C15651D2E968398406B35A4CB7C39916BC7C9CE9E069C +:208B0000A7320B6E85E3452192EAE342C2A010AC7A1FD7566EE44E9A09A941C5A55484221F +:208B2000CA11D8966A80027DE2ED379000C3FB13E60736AA156580F2AC7F1D779D5F79FF30 +:208B40008C1A5C13A39CBA9FDBEE968BBA4D090145308D7D14E1AA582B9F02592AD37EB4A3 +:208B6000E167C472D2251989CD7EE0E00EE84C4A9A3A8F8E509173420E741F8B9EF4F59A73 +:208B8000A72501FEA802ADD654EE37B26F32EA0F4C7D3ACE036D666DE1A4CA51707F685FAE +:208BA00044B2E05BBADE963DF9C8C4F8AA6AB49DEB164AB3AE19138A035376B2D85F7AB4F2 +:208BC00065163FA1614D34AB40EA69456CD6DF20A519909B088BDAB1D6A45F21DA15030998 +:208BE000AA948D2F8AC0BCD5866D9DA8E04568B6BC522BDFD7A8490837CDB98845FBC0CB2D +:208C00005BF6A334E4A216535D3BAA224C44DE2FCD32D21C900FA5CC4CD7F04C5E8BBE2811 +:208C20002307FFA8197136D23E9B2140E1AF76A26C1CC6E06F046DBD9EA4A8A28DBDE07BF3 +:208C40004E0DD4C6291DDB210577EC73B289473E48E9C2C0F5395A734430D03859122E3F40 +:208C60006BEE5F035001F1F2CF58F7F0BD0C26034792D71ACBD69F3F5709C27EDBA0012E72 +:208C80003C70794FDEF8AC639A9971F1B70D405040842CA0165CF5EDDDF4900B65806BA34F +:208CA0003331933152F9570CBB51250842B2F35896C95F2F1A5FF370C1B4062A5A50F8F75F +:208CC0000302FBC7CF5E72BC771AA74BBFAC63E058B8A7C33AA485E91734B1534E4B82D73A +:208CE000B7CB55BBD9CEB222972EFB4E9FF66BFFD33B935A58B69ABE055343EBC41E089EEB +:208D00005F1B193F91B936F2D1B6E0390333A2CE9D1A9B33EB7F9CCD63D75C065EB415941A +:208D20005B16B55FB14F812D11C5F4957F11CA3F45C6F4A4010EFD859B65E120224DA97942 +:208D400095DCAAA16A43F748F60CEE36D09C2B50E8AB228673AE5C0423C2D71B0AFD424E34 +:208D6000BBEA789D70E5214449DBA05D2021B93851CA4CDAE40A00C68D617004012D3DE288 +:208D80004A75F9843A4ADDE1493A274AFC5F750E092430BD607B23A05C9A20894EA9605A7B +:208DA00037DE883D0A4D1E5AC64A8DD614109240BAFE31AF24F3869E317A4922712751F3DC +:208DC0003BB4ADB693AD37CD9E8534F7DEE96C29BAE722474CB23D9CC1BFEE766AC56BAC48 +:208DE000D7B97F6F108E4D3EC8A112E4086261C2E87596FD3C6529609465E697938930DC28 +:208E0000A44DCD31FBADC01755528198E3649DFC6D4A451B9408228B80DD76AE5B1360088D +:208E2000D4529F09CDD08C3737469D7827F36FE3E81663C673653652A542AF8E4277C67369 +:208E4000E8270FA0537135E1C63B7BCB97D5A0C4329374335364192DF8431C75B41F5F1EDE +:208E60007F98451DF4AACFBC7215644FE3E463E5D1ADDA5D32FE4281582BFD66A843188EE8 +:208E8000A14B94E646F5ACCC6F2BF556619842DD0078F07BC6DCEE1796BFB66F0245DC9500 +:208EA0006EFB7078CBAEEB0DF7C6D24E61DF153668458A0FAA4CFC2DFD57923C40013D8AF9 +:208EC0002B786879D351066004EF26FBC0FB0A538AB12965A6E39B83817D83AD56DAF66C28 +:208EE000D28EBF8D6FFF7FF46BD89D3CCF59FB7EC6A52CC83AFC3B0ABEE47B7DFAD0327642 +:208F0000AA34DE8886CA326AFF41D2EF42B640A05B21B59A0E4A99F82A0AC7EACFE74C1B92 +:208F20009BA00D4C21DEB311388DEED4DE235761A0E9FDF5F4B4BA9630FDBE065F623B5BDF +:208F40003CC1F485F9EBED5CC18F0BA64210E22CE2E2F05442CC555357CCF3E3E5C20E544D +:208F60008E1DA431BEDF2C71409D44BFFF28BF0BB7528CC37293FFF693D08907D0D89F5C7E +:208F8000F51A44245902F213189975A9D73FD019A87D559452088EB5DF3B92D0342EC5C915 +:208FA000AAED951A424757D1915AC4581D5F17997DC7C8BE48EB505146DA30021A305645B2 +:208FC000BFAE4449E51A3AD2C5215D285D017F4326B644C87FF663571D19A6261C08DA8367 +:208FE0002176B75AB01B85C74028909F57FDD1C1B5D300B7BF46F5D2D2C5E22A53DC33AB7A +:20900000E11A42403BD86ECB01B5909562CCA4C454EA060FAA08E45C42B324CEBED1FCA7B8 +:20902000EA4019F178B7AAC0F7E287DF719EBF894E48F6810E98FD9A63C3034CBDF25766A2 +:20904000F51302F9AC5A55C8A5623C540D70926BDBA8136E1BEDCBF2AC3A5040CC58E77817 +:2090600030556CB73ACE69C321885097582712221EC7F98B8A2B681AB575BD7B5C036CB054 +:209080005B35D19B1B5EF103966ADCE1D5124C72BD7AEB5E3D531A6F973B16E4783F965300 +:2090A000CFC4BDF4A86ABC30940A025539414287C00F4E7FCCD4CE0D61F744CC5D5D91DC90 +:2090C000AEAF2359DF09CA5F8600A66DC0CA7641BEC0D12C5AA6F4EA60042B9AB3CEADD943 +:2090E000FC117983E264A02480EF2AF61C36722C74A5CEAB4F49E8C9FEC7FD58E75B83190B +:209100009507F5E2EE7E57229D907AF3155E080141E33D43D976E3477A76BA0B38A37FF7BE +:20912000E6B9ABDADEB71B321489C1D95115C663B2C98A60995717DCC105B0A312A80BB38A +:20914000E73AF1B8EE15654E3CE0B663EB18DC2167631192EB402C919D1A4367AE94ACA313 +:2091600034AB7887F932D09769D363E3EE1F3683EDD313FC5812B8A8A71DD33ABC432BF2B1 +:209180009BC34D5E978D3CAF560C4F4E5057D49AF5B742CEDCC9E1FE401B82DA6DAA12E1A2 +:2091A00046E234C5218E2749C19548B45BABD1E34292A77398749F6C54CE5E63769E6711EF +:2091C00064B5CF2E52C9FA32093DF59E9CB239E63E77C86BCC39C71B0C5CBA8926BCD24B73 +:2091E000D6DF2D42E4A8B0FDA5812FCF891E8414538EF7D419320163DA2198355BE72CB06E +:20920000798E28AC795722D69456C6E9141AA1497D72071625EF71537EE3326EA13A4646AE +:20922000E73B9F2FA814880002B9AE4AA0F5F8EAAE71FF367C8DA3EDA24F15C84C8872BD12 +:2092400023E183EBE05C818CC1C3CEE3686ACBB7A567294B7819406F6A0390A7DF8D09D71A +:20926000FCC89BE2A6290099FEB1CD03D0E1D30DD77A4D15E7DE16F446BC63554DD24B721D +:20928000DAAFAFC9A1DDFB1538CBFBDA256BA2D577ED9B6127B904BA8A6B2DFD2E4E8977C7 +:2092A00015212B3A6AC1974F485C4C6299ACB887947B7252F7F7241E97875E0743D4C0F6D9 +:2092C0005EC6BF1B7811EFAA2883EEC68E718B32F73D766F118C19F0F94BCDD64266E63EE1 +:2092E000CD497971B72C7BD026DC23A0070EFB36F3713783D9055486BB6F0F440D9D07AF82 +:20930000D8A5872161BF481C9FE5A3D1DA6B2D0239F5BBD652E6E1F769D53CD18CBD531969 +:209320008E84002C5EBDA815E73F63F1B5F0E856EE9B003BA5248ED15ABEE606A880B020D2 +:209340006B3D7C2BD967E8C9A6023901907F2D72B4B197AAA5EA726A88B75FA31C80C70286 +:2093600086AD28F5900F8EC0853F0136FB7C50B63B8550CE10A481DC95739C6F9A39619072 +:20938000889A064DE74ECBB6F1160CAACAF686C14894A427829AFF0346B07E48DC4486F6C1 +:2093A000311EC141D3E14F00BAA070C81F3DFFEAF6846CA5FDAF9FBFC0E2ACD9F703C7E025 +:2093C000CC6A1A340824BF0C1B314FF188F593F187733CCA224EBC3E42BFBE56AC35460ED1 +:2093E000CB6BFDB7822A5A05524385F4EC20D24730A91C425C9B600D0A7FC69EDE48CB0FBD +:20940000BF04487C0F7F50C52CB652E78284CEBC5869DA8314416B4E4CC351AD7F786A9845 +:209420009F357E24EFAFA80388E35AAD725EC4F8294FB669D40E1D551D3764E9DDAFE680F1 +:20944000C1150B1DEE830FD950726C70B67E2A03EF5DF4B1E49B53E945A54985A625CD7248 +:20946000A3BD840B218EACDA91ADB7A7C285DD46CEAD5F5D1FE9104D9D300FFA5B50502431 +:20948000B6D6627EB924C11F95C6832FDEC4FCA202F579470C0EBB7C93DF6F060970880462 +:2094A000F7A697A4FC055FE21EB15AD6C5225EA21E5C04191D02A43ACC104E854D11FA070A +:2094C000E1FC83D94CB706C13476097AF7E34D552962230038885AB60DAB1FDD5F9984989A +:2094E00082E77B447B584E98A8CAB0155B2EC24F74410F1EA9844F0E843FF84D929D4623AE +:20950000C1D8000B85D74AEA2971FED9767B41D8477443B21670CCBE6FFBA80F53FB041356 +:209520007C20BB16D0F499F8B7380704C474BB6EC907E0D9A5E7DA4D83348C7CEDB64D2FF4 +:20954000B11ED5E670D6374CF2FBF8F7F03206317AF2E03E933C97D0814FF736ED86CCEB9C +:20956000A335B27A832C0AF73F2DAEE7E9E38FDE59DBBFED7413558FCC4A68494CEDCE27BD +:2095800043435E5859B20B006C2F36BB2DDF9B0FEA32C6778ED7BAEEC56284C1B57E4030C2 +:2095A0007A79188EEF50B3C007AD3EFACF27E4CDA3E0D7A354BFF0BD7E8607F1FE72F004B0 +:2095C000C7DC9B39C679048469B9D8342B6A10554B84338FBB261E33B9500025CE81FC02E7 +:2095E00008CF1C262B31742DB7370C82461ABC39DF5F86F45886BD2246D26EFF3E40900874 +:209600009914BE18CA0A11C6203AAFE5284F85EC322238D93BD67C94BBA8152AED4898C48D +:20962000E51C1DF42E5F3FF501B33344C6515BC2ACC05BCB18E2A5657992F6F23983CD10D6 +:20964000DFE480F2D4DBF71B4C6373FFF33573D0BD175746B7ABCF23D1FA26881B39953A27 +:20966000C91E952BF842C35589201EF9AD7C54641692D768E97F6CFF0E96FF9C66E63B1BB5 +:20968000507842F32D97F51ABE24E48C27ABA804741281E19A97016470CFA45D98F01E8640 +:2096A000EBBC8E16A628A7C82C0196B832F24321B4274974771720358743912D4BF9D79E63 +:2096C00041540BF02AD904697CFC2F485BDA55F30DCDD379BBE0BD0AEA6FF9AD875ECF7F64 +:2096E000018F827891D9C2CA66867B340332E682E02729A191693A100E0539BEC33037B3B6 +:2097000047E19F9B7F66CB6942112CBEB2235EA6B018D381899D0EDD162C6FB3503A610636 +:20972000B71E6AADB7FE57DFDA9754E9928DA7AE0A3C60788938407C910EE96D32D533EB7B +:209740005EF85643637A04D4510028284CB5653AE82AB8D3C4CEFEE18E0BFEDDF700FF4B61 +:209760009043FDF150BB07BC0789FDF45E886DED21EA107E43C7690BEE7A85493F945BD549 +:20978000A8E7066F171C73F239E8E486BE9375D6C21C218817F2CE7A50CA70EE99D0F5D781 +:2097A000190C719D60BDC2307CBC3691B09085A6004D3F90B377B4BFFB8A09576D624D74CF +:2097C000674E6004A53C1AFB39DD4B4ABBA5E3DFF543B04E5366665C74FF3659357A47C143 +:2097E000DCEC6536E7D8D8264145DD39983FB6727CF76139C1DEB6FA37FBF9DDC070525A6E +:20980000765EFBFC4267411FB07F56FA0F9D7E464AB74C87B11D807CCCC65AE93066EF5736 +:20982000EB65B05336FDDC960043199BE159197E6C7E7891A5CA51DAF31BABBAF0E6790316 +:209840008934DB9FE1A221DEFA34569FC446C2935D8DC78F2C14A23E766EF7CA1D52A29D1A +:20986000AE21CC2AA5BDD72FD255C3DE886574F3A750FB769E279DA64A869B1712F117791A +:2098800006F489F11BFB93F5BE89DAE59B321789E5A8786852BCBC51F2513834FA15876412 +:2098A000F0EF3CDDE6B0364FCDE59D7672A666DA3C35F25CC5DE9E1699C801B08623212F57 +:2098C000D974F35F639B2F90548B9362488E12EE212BD9EC5CA8BB3179FFEB46B6B9B7CCE6 +:2098E0004129E0722672804EAEEF0A8AD6C4B9F69A94F6D882D4C7F3299682ACA3F3FB9FA3 +:209900007C8F8C71F60A3153134C5FE59EA2C8957EFA90E1A59A58647E31E61F8C23964955 +:20992000C99FA57306DE110CDC4AD36E964961343C2653F6E6802827768077C80A57B5FF21 +:20994000E72B5988ED7B69B1B4F8C4F71C81CFE995D2278EF2D0F342BA04B0AD58CC2965F6 +:209960002B5ED748C5AC3133AB5A1C2F1155F1DF123CA1BB04C802DDB0040329FEE90A9A24 +:20998000E550C4BA800F9F8141ED25FAADCB651327588C7439537C344436C24A2DDDF68265 +:2099A000ECDF514AD3C1B187C69B07FE457DD35DC5EF9102A65DDA151FCCC09192BB1EE756 +:2099C00004129F5580B1C540F26B31DB104379E516EDB9438C54F91B24FF9643563BEFE6D8 +:2099E000B393D10433016DA6B0A18D735E0405C551D4AF3AEAE0DCD6A2D37AEE786C43CC2E +:209A0000CAC48F2391ECA37E2D7BDB1C3BEB6A4AC10251F9397F8B427F8ACA745C308B03FC +:209A2000872F5BBB50648A32E851591974D800807CBDDDA6A490CBD1BBABCBB72DAFF7AC80 +:209A4000DB44BF42811043C6FBAAF2DAD2A0F7E0DCB194FFDAFAFC030EC608E965C42196FA +:209A6000911CB830FCFB4F0B0D5634183574C76849126F35ECE57FECB8CE9EE501C36CBE47 +:209A80000D30FFD9C394647BE31BF05D16A42232AE2CAC8B7DA80451DD77FD240E97855F99 +:209AA00027C84BA43C790C16E504EFEE7E54C592B9CFC1509232A3D5AF23B44FA4ADE92DF1 +:209AC000FCAE16B5C2D4BD9D965674F827BEC643FC12B46060EBC93544DDB3A2321EC5B035 +:209AE00008B6B520C14FCF175FDA320852E71A1FF6B9E0EE57A6887A72699C1202E829439D +:209B00007FB433271FE4C08314740AC12AFB85E5F42B8676D84FEE17484C4BA57F537C6611 +:209B200049D676B72896B895E4F7FE89BF849D5FE74891F3B2D2C4FAB9B16AE189D35D3D8D +:209B40001B8247599C1248502D346DCD8C66A292E7F2562F5308A612A6C5A1471551A2D124 +:209B60009DF9105DE1AAFD96CBA29D746F7652245A655662B326AD7155B1C69787A533D6E5 +:209B8000FB9C2A996EF5BCD4F257877C4BC66E9D2C04BCB113DC532AE83C48966831E71570 +:209BA000D7E7E363374B0014CBF0CB7B99AC0AC6B765268E2C5793EEFCFA17FF07C2AC9E02 +:209BC00092BA6E86D39FA8750CE37A6B046556A25CC7F5DE9B0AA807EF7A2555A32A8EF900 +:209BE000B052097EC2CEE89A7CA78CCBCD3F8DCC2D5D06D13C06109B82A339FFD95C27EEF6 +:209C0000E693128FADB88062EFE1931502E318C231F538CC29F90D77052C308A1EB2EA0A2D +:209C2000B783E220DC1F6FF787609B40E547DAE3281DB2CE70678260BECA869B80CAF7482C +:209C40005AAA4350A2110636D534F95986A4C4C32D7A96C9D408536A40A2BD798ED99F9025 +:209C6000BC4396F4B963BBF233B5A60DE69A36F545E41DAAA2DF7B4DB97D3FCAEC2022E5C1 +:209C800052128260E7C0A04368E0704B6E54930564E7F7100DE0B5BD7C2638DEA95FC11D48 +:209CA000221D9263D03F6A491D6B71F649BF218805805BDE419B746E0185C9C5AC06CC7888 +:209CC000E932F14883D727AE84EA1B6DAF8B313F5D975AC82748900092C695E8235F05B33D +:209CE0003C261C5E645673E4FD19E2DCC61BCFDE25949C7F9E8CC83ABF1F86DE1E3C6DA567 +:209D000035B5EFF1E70FD4386920496B64A7A2DA036D423C350E678F82CC526AAEAC84B1F3 +:209D20008AFC5F4405A7737ECD3DD42313BCC0E0EC433630F71F4D741F94EFADADB0A54EE2 +:209D40003ED0A1AD815A1E4298796D06E4F1C4344CA6AD883A1DD49AD86D1115C7BD51CF20 +:209D6000BBD1038E4640E60C03FE41A34F92F14A220811A96FCAA61BBB6F5EE55B4B5243C7 +:209D800003C4DB12EBB0BB79CE39ED5EFD40F7503E2103A167E16172A04BC4B4F1335FDA8C +:209DA000142B3AF331F5FCA8146E950D7EA499BC4357A8CBBF43F28161B58B91D30CF4A5A6 +:209DC000DD781EF53C4157983D8E8AFA6BFE30A44CABB74A54034DCCB6C0A2AD33140BFEA6 +:209DE00075A50AE0C036D025A52625EF161D5D7240D641B575B0CE84AA510049C85F51FC58 +:209E0000442F529835D40F081D6B2D3A1C901916FAF52D5D906CF9D2C2C40513EDAD61EA38 +:209E2000A09660738C465CD247840EC5FF099EB50A0D391809CD7D631AD5CFE29603ABB668 +:209E400019C64473165B9CDD99179A09AA099B55509802556FF51CF3EDD7F9C96268D98928 +:209E60008B754F89B1820E74F9D0C5203AADD13DFD547A8F59D6250F388FA13BF5D6D8B9F6 +:209E800093FD4B1F6621F27DAEB49DC402D95274DC711ACBBC03A40339F718F8E5F9EA08C6 +:209EA000158AF0C93E9EAD4E7E6B736F2095BF7D3CD06289ACC9ED2C823C6FCEBBE3801405 +:209EC000E1C9A44EE6509D1F231C6DB96869D78F44F2F599C28FA01157A40DCFB034533054 +:209EE00023ED6F517AF2289FEAA9DB3759AAD13CC83C85F86EECA4B1D7D67E3AFD45E54BA3 +:209F00009704B813D2A8BEAB1ABFDFE9461D50BF4C6D0D7342CBF2B4287402175AC8EBBA7D +:209F2000668E6E98808D09F6C4C59EBA6CD018C70AC99330449CFAFF7313B10979AD47F310 +:209F4000B1CC83868BF4CE64AC4DCCDEC4B376028C604F824B4467F5C2A1550F188E1CED1A +:209F6000CD0B6CE02561A2A702FB7837E514AF5BDFEFE2DC4149ABF46537BAB4C6922B14E9 +:209F8000DE3D0C55AE6B25DCFF4663B9B8F68D19ECC5AD34CFD448B675403FF957D50E9D7F +:209FA0001518B3BE403CB964B4229BB00BA459921345305A2D491D21C492FDA5225B9848C4 +:209FC0004186229D5F3424761C84814F5830394F38E38807364B626DC250D7E8F3D21D2978 +:209FE00035FC1C958119561495BA025F1E2C2F34E3AC204E5958C18C2E3238001EEAE0F4AF +:20A000000C319A886CA8AC897ABB4E2690B84B7EA139771C83AD1FC97892AC03B477779866 +:20A02000CBC97BE8E8BCA8F8D18BB3815AE1A7ACADFDB71EBB1313A73B87DB0CCD1CDDF65B +:20A04000B93F1B3C732AB403787100FE82553EA1845CCF1BBCA2BE75EB670A558B15225C96 +:20A06000EA0D72C07AC46C4E279968EA2EE00944B16BCEDC78D563415BAB3E7574718A0271 +:20A08000A3778552028B7F524F14B0A1BE18F3DA61EF708B984E6F0AB002545CC047F6F51C +:20A0A00089183909C3A868A30D68C92DADCE53A087724B90F39C4588A2F2F4D2555766E9E9 +:20A0C00068A55DBB48134A5725A8B493052FC33704FF12E0ADADEAB9EFF0BB5223E92E45C0 +:20A0E000F114F446E56936B137670A6868BCF47F9F04472D2E82CF3762D38305C4D1758829 +:20A1000071F6534C96F3CE11B889CF3D8F192DDDE75D5F505647DEFB40620D589E6E39120B +:20A12000F93A4FD076F586B1F3EEB21224F9E89AD16E94793C470F87D23322462962DC4F5F +:20A140007F40689D114C57F47DF25D35BEE31DDA46BFD9BDC6E02377708BF193E16C6A30B9 +:20A1600097B9415D7A71DED60D22F177B2C6A9224CFE978F99F42C9596A68E74E44A9BFBB8 +:20A1800001AE7FD85ACFFC360BB820660356778BB01F23DCC4131C42AC1692BD0DC7089634 +:20A1A000A26B5F9DBE0E7CDB9E4739AEAE7AE79481873E6934B4324D09D8627E46E84FAD03 +:20A1C000E4B16C4C441C34F7728DB7DA9A17CC88512F75342277632D8E61B47A4AE0C0B702 +:20A1E000CFB804FE066F1BAE6E53DADB204B19028A1EFDE1A6DFCA1A6CEA7BF45AAC30337F +:20A2000025B0DEA8095693ABCAC12B5D64955EB29F5AC66B81E1C6EE523D6A5E8B00650F94 +:20A220006A2C166E09E1C3872FF384B6892C625977063A72C9BFCEB2BC4767AA10B184DB9F +:20A24000DBEA86C94DB7F41EDD44722546D656C1EF92AB7F8BE724D42AC7F3B31B9FE4DEC1 +:20A26000852CFB93DBBDB30C213A99781C260F32E0D67BAF2CD168552266F73DAE012E65C1 +:20A2800017A5C123AA8951AC36F39CECD611DA17343C8E6EDB2693A57950B108058B3D4A27 +:20A2A0005ECA6A8650C294AE936C5AEF7F9CCCBBBFDC5E4DD885E4E3CF072F18868816C9D4 +:20A2C0006F17DA1CC73BAB0020B98B60F15E314F46CCE3D8E38873A482D4CAB236EF6D55BA +:20A2E0005DFA82A6E2D9CA85CF9D071446A38CD75A13BE3F5D8FA7C4BA14E1F4303C9EEEA6 +:20A3000091F90A8B0516E412E77C26B6964200CCF2B8F39018EF4323CF52802F48B8DE6082 +:20A32000C8E36FF5F70231ADE5A9D489D64EF78AD5B6E562A1E259FF12B4226CC82B395D1D +:20A34000BC24A7900C8D975C90BC0C83ACDB2DE3D37F9E44DFADB060BECCDC49BB62045BED +:20A3600038C121AC906F008E782C1AA6361D97B53FA3DAAFEEAF0713A838CD5C82F4792B42 +:20A380002A73F78CDFA0C7329DF32F6BED802603DD0662520FDADD9F10FA8C6D03BAD21DBA +:20A3A000F36F3D2487832662BC0B23870CB1D3B87AA06C4F21284FEEDD1B4B71A496FCE664 +:20A3C0002D1256E8831B7D476F5BD770507E9B049036F00B81C6A84B048D02C4D2D01727EE +:20A3E000F71619E473116B21F7BFF3970E9D1F2831201F2C478AF46F32C18607E878B2A10E +:20A400004CF6E5300939F9FB325C39F7B9212F833C90ADBE90200F2814F69395C11683B704 +:20A42000C6A4A3FCE3C79D60DD3F274FF144F763C0BB1B2C461989E464FAF7D520373F9F5E +:20A44000390D1194ACE3ECC87FB7254B8F222F2C0A6C9856A6DE8CCEBB3D33D6985E5B4B3D +:20A460003A746B32F79DCAD05B479369472D005C3F2F43590CBDF9C36482D026BA95F8B48F +:20A4800025C68FDD45E3C6E04536A375B56CBB19DA780E5A2A093D193509444E688212BE42 +:20A4A00088F5B9D2FE230CF735CA79735D787EB5EDF354602FBE3E30A6E135E9DEE2C1B8B0 +:20A4C000CCA5B78B415CACA6D0564EE4B79C13698987A2034EF4CDA7726DF5BBD40D3D0893 +:20A4E000B1292119963769B75C8C198B8DA2E59DC8D7C6F9C8D4E19930D9318E1FA580702E +:20A5000076AB3E07A441DF4044217D76E23FD4594F54A834F40F739B70C34B2F66F0E78E23 +:20A520002CC3734670DBC7E2E57991ECBE5D6488E9E3794F9ABA8FE4DCE33C1C7478475A9E +:20A540008BC97DF5CE6E97558C15E9708A144975BDE7C71872006672EC7D25678C8AE4906B +:20A56000D7FA5558D6919C7EFFE08C4E1552DC184FC3F6C789F8BBE7E4AD5826C92EE84C9C +:20A58000DC43490D75A6A1A0D2F64544991D579704CEA20AE87F4CFFA07097CA3494AB944D +:20A5A00059EFEB28428D02A2287F9FF2E562DD509024DCF24CD942B7AA240B3A4DE0C43C41 +:20A5C000307CB98DC44FD1451B777CE397A76A9577832740D506134F6CF514E1EE231D050B +:20A5E0006CE9A6F14AA35E7100C240660FEAB46B3F2B6F30C67C723CB9811B5B1422A1189B +:20A6000063B3211A22618DA3EBF096A12571E233FA01B557FB59E0165E9733E042CC8A0088 +:20A62000D8005543DA71F803F1A92F2429B92E022898D1485B0F3FC5D464F2E319A4D8EF8D +:20A64000EB40342D0E007E82327B5C645576F1E4F44048DB16095721F31E70DFED77EEDBD8 +:20A660007D38C05AB7DA3DCC21C6295BAF0763CE28E151906E54BE7051DF301823D506C30C +:20A68000BF51DA9CCBD45C8E89A2649CC7018151838239D5AB685E488221693EFC04843F0D +:20A6A00088827B0F1986A021028B2167B8D88D8BF7A706ADF64D1611FF51A22551488242BA +:20A6C0009470B295A51984F746C59F40956B80E98E9CC451C08F7EA19A5483A2D65605CAE8 +:20A6E00055B7855A67444C8B3085A5B3C7FA35E31EB97824CBB151A80DE4F6B8E0E7CBF7F7 +:20A70000F508F419706B07ABD068F34ABE3EAB97F13168EEB92789EFAC6557AEE8C59B2D94 +:20A720006F242CEABF3D33159A180E24856D166A419A31E098846F5F4A2E3AF86F87F8F771 +:20A74000C9461DC674F2E02238CFCDB669E570E59E89CF9F2304274BEE7F42E55555644D55 +:20A76000B1CF0047B4D117588E50DDE883BAF277C29849FA683C439F3BBFE9D58349FD2E03 +:20A78000911D7F245D6B8290F111F3331CF097BBD6CE6DB4DBC2ED39A07CC9C0156545D646 +:20A7A0009099A4869DBB4C6A059742BB100714E7F788CF9BEE64BBF7E3F4555577119547BB +:20A7C000EBB3F71E1F5C16E7F431D3FDF7913945BCC95C5AE4E24AD7AB9540DCFB42A92BC4 +:20A7E00030548D90701CF055BB16AF1C380080AB5B415F0E6818D777D250C29598B1DDC2B0 +:20A800007887C7B5BA7F736A56512755975B7B6776F39979CC767E681EF80CF5280A4783FA +:20A82000932E5701829554860EC1505CE6EB2BFF1AFEF4A76565415D05FC30CEA4C90736D4 +:20A840004950D4BCBD2C676E882AB1F729732E842CC05F70AF7CBB511E39E3D542A18904F8 +:20A860007144B70652671B94AE1898B2CDB34D1974E6069D5FAE21685444064ECDC69AFD5F +:20A88000B03279657D8BF1CE22F0F40B45AD08F90F3C432E229DA67BA8E094F751A1E22981 +:20A8A000997795599E4F75A4F3FAE52DD78D44C916BE8B5ABA3C7B8138045E01AC4E58B6D6 +:20A8C0008C53F43C9D7846AD4BFBC7D6E8B86B2A5691BE95F5D96E6089DB52578059CDF9C7 +:20A8E0000B1E6D613100E0B7DA302317FC0C1EB3094C76DB3E8E5DA766C8A86A534DC5BDA4 +:20A900000F7E672E101AA516309549E9F12DA11D14B9DFE6A892FA3B8FA8F3F32D39C98789 +:20A9200040081B117A77B15AC7382C19FC34C8F8658630E8C77A18EBD15F1C9C3450A6CC4E +:20A9400036FC8C5F6162D4D949FFF4F8EFE8D5F16ECDE1CC5FE8DDD155185AE6B4963C4346 +:20A960008D10E293F38DCFCFD0A96676024FD0826F6E1D9FB87054730DF506854525AC7410 +:20A980008B967EACF6BBAE8EA70283B72353A971C057DB08C47940F5A0E5241893BB7077AA +:20A9A000F7840D32F25F3731F9041867EF9D27F72512AF122401859E458AB061DC251A1BA8 +:20A9C0008DCB8315D888E48521B8A2A6808AC2EB9428042B6B27851A79D1F5B0420799CF2A +:20A9E00005E0FBFE4774B61FDD2D0D57E51A8102BAEA3F797B2F7609F30D1014074EE67F96 +:20AA0000BEE3F35AC90EEB317E746D78BC270E0EC904A547B2FBA9EABC8A0D1C7AF6BFF8F0 +:20AA200022F282AABAAA138B64D5FCDF4C6B7231CC18AEE9F4D22A35AA57156B0B685C1363 +:20AA4000F56D40D4C1309CA7D45816231593D82F665EA536B4029015D60951D0C7C1DE6870 +:20AA60008459EF97D7FBA868DAE9D38D999F9027DF08C128DB0ACB54359AE97C4491DEBE06 +:20AA80001F2E67A5E033057110D92C9A924BCEC24FD8808C84A8E7CE4D4A35DC3AA2C13F20 +:20AAA0003184DFEAC6AD28D9C6A04323AC721E0661D16AB914CBAB4E7D0CD6CCA4F791B35F +:20AAC000C5DDEA2B9604B9B617FE90B7E81650464891A07D3E7F3170282B033D0049051B76 +:20AAE000A1FA741BC2EC54C73D086B12FD5D551D84598160A0F3BAFBC645CA896FB51278C3 +:20AB00007181D89C9562DEB9D920348405426AE540A161C0B466F4828AC0DEAF8CC21960CA +:20AB2000BB9E0EB86CD76BDF6627F9013A23BDAA23169F5F1CD436D6C6BEF0B60798D6EF5D +:20AB40009AC6326BD4D74A0BEDC73B301361E7716FB0A872414AD223662E671F6CA22A03FF +:20AB600016CECEA06834381DACF1AD3FA1B67190BB0E067D4B192487E24FAA70FD70FB7B28 +:20AB80006A4D46144969E434D763E189894132EE055BDDE7C95A9D6258EC9494CF9E9BDAB8 +:20ABA000E80E811895B64EF6B9AE1204F27499BB121E983415423A1821D04E0C6C052D0EA4 +:20ABC0009C18B84EA89124DB35F167E61F680B831E3CE4B0E7EEE0ADB9D45AD447DB7F410E +:20ABE000281B52F90319494D53C3DA9B6CE9B47FE94EE282EC840A55463617CAA4DF26375B +:20AC000091BB8014AAB24B9CAC2184515FDD9B418E305646E8025F65CE41EA8CDD7A6629E4 +:20AC2000B828F5E32D24F0D9EB93327B241EF51567F49E59CAD80470B3D75DE23B267FA614 +:20AC40001EEEC836CFD4CC9429F21782A08AA8BD82CFA8B5D3CF0ECEE42564C596F67773D0 +:20AC6000103C23E24F127878FCDBDF7DE2740A3C0BA0F7766D11A38AC2BD85E508B854346F +:20AC80005D52EBB812E63DF0125862D334279E5FA71482530D74F22180FCCA3969062F09FC +:20ACA000FFC444C261859C56EC0CE08C4C17D3FA7884A917E251BA3FD3CC39784229CCD31D +:20ACC000869745345A5D609E5EE61E482910C0633BB0C3973C945605FA15A59C644CEE4580 +:20ACE000F45ED1FEDBABBA65514D7C03A2A82E898C03E62D276271D84F4E425770CAB5F1E6 +:20AD000083CD7F288D543D65EDA7AA2BBA33F16AEB12FB4B0BC085052BE626792010F76732 +:20AD2000091D9406D6B969321FF3EC6BFE98B518A5439613E160919A96F52DBE37802F788C +:20AD4000DBE7CC9BBC74BEF377717F4FDBCECADD00BB48D3E38DF60E5CD9F71F8DA20162BC +:20AD60002773F624335642A15D6E42484AEDCF3C81F0BA9218648D86484945C545BC678746 +:20AD8000E66731C5AE43DD568F02AED4705AED2FEA50FAC8EF982BE85FF3AF95DA3FB51F3A +:20ADA00058062E79B2C69B90D0F1BD704F7D5CCF2CC0F0A4C5DB6B00F26DEF4788518AF98A +:20ADC000DAB747CA1A8D2BAADD35D2A52FBED6597F3B687EC89AD1D94C93EF42185698F5F9 +:20ADE0003F0A2273EE643054D552BB40B1124765E240E9D83C68F48F0086992ABAD8AAD4AB +:20AE0000021D24EEE96F349448B82EC01A1EC9C26C3F84EA6C7CC55B17A6D8DDC0C3F9EB36 +:20AE200036BC8049CF4D336DDFB3A49788B7942ACA1A81832274C3BB1DDF9262DB31117652 +:20AE4000E4DBD8B29D21F07FEE70D495740E8CDAC41B98CF582764955B055C21F2A2AE2AC6 +:20AE60006617A928ABAB50E7DF1E5E99FC5599E3EB7FAF33D1158323B02811A32227BD4686 +:20AE80005615A36B0A68B51EF2047E048A87BED007FE0358085392C5702BD78CE4E9BC1331 +:20AEA000762B14EF0C2C7368778B4CE77A479FFC14145AD0A82AB755D6A94342E88FF21C91 +:20AEC000C06190C4F9A1B1F6C0D3FD6AFFEDB82244A15C8BEBE6D7E1B32D279345B7CF89B9 +:20AEE000D9FD87CDBFD596504F9F8BBF4D07BCA886C4BD1A413F72A9B425ECF4D39B92AC9D +:20AF000086BA4F9C25118F2A8E35EF5E6C4707EA72A0CC437779A046B47B6B19C98ED8A4E6 +:20AF2000A05F1F1E81751A991943485BAF16A267A140E5B5997F92DD8A0810B4499E7B9411 +:20AF40007E73A1687DF490387D34A0B02381373DCA796A48D4FA26D24D1CAF50ABE7656625 +:20AF6000D9CDA3660AE1FF37405B4F2B9D038419AFBA71CF71025B10B7F792CE55BAB7470D +:20AF80001EE3ED7D2C800D3D410E5F1CBC0410EEA38C47BDAE55465A4B1777954431809FF0 +:20AFA0006B481209B980C87A5211FF0CB219751E59C404590B69980AD47A3571EBE0465592 +:20AFC000B3B954E8C5D83C73D4C79FAB8405E8111B18493A53728701E559D9FF59E6A59F7A +:20AFE000CBA67573DA33E9B1CAA1984CDE5CF440BDC1067BD3B51B24A5BDD2FDAB1B209621 +:20B000007540F759133A2F5FB70A6F375CBF624D958B67FBFCFE396A8518978482694F4AC4 +:20B020007AFE82D4CB7194891FFE80DB07372B1B22BD0B406D5B1775E6CEA02B9E394A3B94 +:20B040007E14FB93AC5AA2488E8B5EE4E3852813542EFAC1D8F78956FF7674E9255A5AA1AB +:20B0600041128E2BF4B89BAD299B43A091931A9CFC1100D762DC1CF96746C56BD45BA05D0F +:20B08000A0C69D06E0AA91447F61FEAEC5E22873C9A427D70920487024DE8CA1CDED65A838 +:20B0A000F263084A0BE165E0B71851E2A74D831A8783BFD0FDC6DECAF45B22CE8B4EA798CA +:20B0C000DBEE164EC52B7D81AA86D751B90527A58A7A02B6A8217AFA54F6ED16329C30E14E +:20B0E000E743A05F90D08FCA44D097BAC7D68AAEDC52F3545A618E1E122BB79446A43CDDCD +:20B100004BBBB247E9785C9FE26D213850961943D9CB3F9D5F7E15A2F2A9863B1F0A813A96 +:20B12000CE4180E07A0862B1AD0502E51A4DC01735EEF5DCFEE93084FD61497E7E2E1A06B4 +:20B14000A557E72A0DFED2FAD3B4FF330593D8D8589D17085F65ECA20D2CE629F420DE600A +:20B16000D054C33D1D60D98D040B105395FAF61B50371136D60FDB6F4F8AF8CF18B06E5093 +:20B18000AE1E6188DB73D2FA0AEB47320DACB33EFD9BEAF61B88017268F97F02389F057C00 +:20B1A00072CBDBA92C76BCFE1CDC7EF1039B636C4B903A4BDB99C5CECC1F86D87C0571A15B +:20B1C0002ACD50C624E8994098D8A021F10A02A221A07D864A10EDE97019A09D211F7796A6 +:20B1E00000B80440C5E159CE164E6F246B1521585BCB09F8072FBB1387C7EEB6B4A991E6A5 +:20B2000026A2710114BB3EE57ACD328DE5873B9B7F5BDA6B8AB6E71B16F77063BA7381D7F4 +:20B22000F868B6698D3ED323C86AF181F720A679BA3A06D23F6C353822382615C5E523E6C8 +:20B24000352E37297E18A48AB69E221B35387307CDEF52BECE10101CA01C278C2F226032C7 +:20B26000163095B66B8F8514D05E910147598D5DACAB6281AD5930B6163E1111D2C3B8E493 +:20B28000845A7BFA7B917AA9084AD1DEEAF7E4734239C252281513C17C03F9526BBC082436 +:20B2A000548F6E0ABEC3454EF8D109C560F977394F092C57657BBF15190CC24936A4835211 +:20B2C000C39D6BADD74D4ACB02C96BD4F8B189BCB77EDE2FC6E28FA39D3C22C200405599BE +:20B2E00049BC28CD59D3E4FE9DB5D58B8908E78F1F6673C2CB4170F0C1FA469F5D9612754D +:20B30000D7553AE0B3B05A8CB82581811A962AACFF11C8CF928D113C5043C7E33F371193CF +:20B3200031EA4BE261B811967F3BED96533C3E55A910F94F489D6DB190D8A4A27EB00F4B6C +:20B3400069D2FE3F936919C0C80CC06D107F331FAC51AD1E6C9331F5D6678BFEC4FF3BC24B +:20B360005F2A1D1B6C67C5155F49A55EA7603A1110818C9DC7581AD8E60BFED911007C65DD +:20B3800001B70C09DF149523930C0378E31F2607EA679B3E55961EE0438F3CED52C3D27681 +:20B3A000EFF1A690875AD44FF0184F245F075FA1D76CADAACD001BCD255EF25BB1D3341F9C +:20B3C0001BE69359CAD6534A1B1CBD5EBBE033624567E14E56F1418E9C0706C8D5F584C64B +:20B3E0003B1AA43FE2F1E984CF70BE78CF1B5E4A97C0ED7E1B83952D922BDB4A2F4081F7E3 +:20B40000B58A0C87BD263B30C8B12B1EDC8B56172EE929FF8561B6A47CBE7D21A975083BBE +:20B42000F3E2BCE79C1A8FB3F786F4A40FB4013495D5AE16B5CA801FC3A1EE3D237ADCCD6E +:20B44000FE4601509695A6F173B0964FCB47785DD47C0A8030EA74210C3A2EB43CC25C7D1E +:20B46000EAB37956ECB3DFF847C17C4DDA8A9986E9D11C2E548930C719BF5C99FBFE8B115C +:20B48000348FE4AA786E8665A60D6DC99FE28FB95CF417156DF0B5B2E894CBDD89AF735A6F +:20B4A0009D4EF8EB6BD518CB02F83558364A80C5BB808F5BFF778C8BC7CFF37F951BA446FB +:20B4C000CBBE3E116F7D27E9D00D4CEB8BB293EBB07BDFECFE1427574D259286A419903933 +:20B4E000851D4FDFD07C5AF1DE80B4B68071EDDD778CB6AE1F0FB2DE1D89E4DE457A24836F +:20B50000AF3190CB90A33D139C68F602AA285F7B5852D1FC394D0CAF12689A3EE11C98B76F +:20B5200033AC8DD4207471DA3FF69B3BAB4CDF9C110AE0AA812144467212352262965289F0 +:20B54000D9B6BB4D76874FE81FCF2B192485E0F3CB51DC792191B03382DEC7873962E1A79B +:20B560009B63C7583005D45C8E889C78C0B7D4790C800D4F7D4115667034C35DD3411F56ED +:20B58000BA8F2F093FD2189BDA732A8846D7379A943121B24B5C0C52EFE89EB5DDF58DEF64 +:20B5A000EFA57F122557D7947E468F57D0C7653D991020DEC249BD4D7150BB98E4759CC116 +:20B5C000503A2988D1183D4A8ADB7DFDDA1DC970F5E78C82387FEF5867B4FF4C11DF922DB4 +:20B5E000B3FC68871938DEA7B3F8D30F8773A5E3F6C5D56253221CBC05B1D17F3105CB7E04 +:20B600000F2CD46E45274AAEF819E29A4D8ADC23C2352D32A271C9124C7144C85904A58354 +:20B62000CECC9882015F503F68CF63A2DF502ABEDD84236928A8B06541785F7922BC03A42C +:20B64000B19A9595C0643AF6730C341A86818226F92DA788A99205F69FD9F5D774330B0E16 +:20B66000DB60DCC8A5E5528105F428CC043152B7B25982BAE60DF3013A20A4E5C917D0831F +:20B6800063366A5AB3935039D15F735A8743BFAFE143C0EE024FFC5A5F4572726F725F48C0 +:20B6A000616E646C6572000012000000240000003600000040000000060000000C00000056 +:20B6C00010000000000000000100000002000000030000000100000003000000050000004B +:20B6E0000100000001000000060000000A000000200000000200000004000000080000000A +:20B70000100000004000000080000000000100000002000000000000000000000000000056 +:20B720000000000001000000020000000300000004000000A0860100400D0300801A0600E8 +:20B7400000350C0040420F0080841E0000093D0000127A000024F40000366E010048E80135 +:20B76000006CDC020000000000000000000000000000000001000000030000000200000079 +:20B78000020000000100000002000000020000000600000004000000030000000200000093 +:20B7A00004000000040000000C000000080000000600000004000000080000000400000057 +:20B7C0000C0000000800000006000000040000000800000000000000010000000000000042 +:20B7E000000000000000000000000000030000000000000000000000000000000000000046 +:20B80000000011100000211000003110000000000100000002000000000000001200000080 +:20B820000000000003000000040000000000000012000000000000000300000004000000E8 +:20B8400068616C5F6D63755F70616E6963001F1C1F1E1F1E1F1F1E1F1E1F1F1D1F1E1F1E82 +:20B860001F1F1E1F1E1F000000000000020000000000000002000000050000000000000007 +:20B8800002000000000000000200000007000000447100080400002080020000D0780008EA +:20B8A0008871000800000320D8000000CED3000888710008840200209C120000DED30008D5 +:04B8C000298A4494F9 +:040000050800013DB1 +:00000001FF diff --git a/hex_merged/lr1110_modem_tracker_update_trx_to_modem.hex b/hex_merged/lr1110_modem_tracker_update_trx_to_modem.hex new file mode 100644 index 0000000..061a688 --- /dev/null +++ b/hex_merged/lr1110_modem_tracker_update_trx_to_modem.hex @@ -0,0 +1,9772 @@ +:020000040800F2 +:20000000C82300205101000875280008A12400085D0100085F0100086101000800000000D1 +:20002000000000000000000000000000D1310008F90A000800000000AB2C00083932000859 +:200040006B0100086B0100086B010008EB2C00086B0100086B0100086B0100086B01000855 +:200060006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008E0 +:200080006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008C0 +:2000A0006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B010008A0 +:2000C0006B0100086B0100086B0100086B0100089F4400086B0100086B0100086B01000809 +:2000E0006B0100086B0100086B0100086B010008A7240008AF2400086B0100086B0100089A +:200100006B0100086B0100086B0100086B0100086B0100086B0100086B0100086B0100083F +:200120006B0100086B010008570A00086B0100086B0100086B0100086B010008DFF80CD0EB +:2001400000F096F800480047D9520008C82300200648804706480047FEE7FEE7FEE7FEE716 +:20016000FEE7FEE7FEE7FEE7FEE7FEE7913200083D0100082DE9F05F0546002092469B4687 +:2001800088460646814640241BE0284641464746224600F05CF853465A46C01A914110D329 +:2001A00011461846224600F043F82D1A67EB01084F4622460120002100F03AF817EB0009E9 +:2001C0004E41201EA4F10104DFDC484631462A464346BDE8F09F10B540EA01040346A407E3 +:2001E00003D009E010C9121F10C3042AFAD203E011F8014B03F8014B521EF9D210BDD2B261 +:2002000001E000F8012B491EFBD270470022F6E710B513460A4604461946FFF7F0FF20468D +:2002200010BD421C10F8011B0029FBD1801A7047202A04DB203A00FA02F100207047914011 +:20024000C2F1200320FA03F3194390407047202A04DB203A21FA02F00021704721FA02F35D +:20026000D040C2F1200291400843194670470000064C074D06E0E06840F0010394E80700DC +:2002800098471034AC42F6D3FFF75CFF245700085457000870B58C1810F8015B15F00703C1 +:2002A00001D110F8013B2A1106D110F8012B03E010F8016B01F8016B5B1EF9D12B0705D4D8 +:2002C0000023521E0DD401F8013BFAE710F8013BCB1A921C03E013F8015B01F8015B521EAE +:2002E000F9D5A142D8D3002070BD704700B587B01C2205496846FFF76EFF03F00FF968466C +:2003000002F068FE07B000BD5055000810B500F005FD00F00FFD4FF48030064909680143BA +:20032000044A116000BF00F0D7FB00F005F8FFF7DCFF10BD90080058F0B585B01421684645 +:20034000FFF764FF002500260027002427E0344800EBC400807900B3314850F83400B0F13A +:20036000904F06D02F49084448B1B0F5806F12D10BE02B4800EBC400808805430CE02848DB +:2003800000EBC4008088064306E0254800EBC4008088074300E000BF00BF601CC4B2222C6B +:2003A000D5DB0020029001200190032003908DB10095012002F00CF9012002F04FF969467E +:2003C0004FF0904000F08EFE002229464FF0904000F063FF8EB10096022002F0F9F80220A4 +:2003E00002F03CF969460F48404200F07BFE002231460C48404200F050FF7FB1009704204C +:2004000002F0E6F8042002F029F96946064800F069FE00223946044800F03FFF05B0F0BD03 +:200420004054000800FCFFB70008004810B502F097FF0749002001F09BFDFFF767FF01215A +:20044000084604F03BF802F0B5F904F099FD10BD80020020704770B50446606800F10B059F +:200460002888B0F5124F04D1A81C00F005F8207000E000BF00BF70BD70B50546012000F0A4 +:200480006DF9287890B9012670070078022804D100207107087004F0E9F9FFF727FF0021D5 +:2004A000012004F00BF800F03BF836E000BF002002F0BAFD0446FF2C01D104F0D7F944B163 +:2004C000012000F05BF903E00121002001F020F8FAE74FF00050007802280ED100204FF039 +:2004E0000051087002F0B0FD012000F047F903E00121002001F00CF8FAE7022001070870A6 +:200500000021084602F074FD012000F037F903E00121002000F0FCFFFAE7304670BD000034 +:2005200010B58EB030222A4902A8FFF754FE00F0EFF90121022003F0C1FF264A0021012080 +:2005400003F0F8FF02A802F037FD00F06FF902F0BBFD062004F080FC00BF4FF400401E49A0 +:20056000086100BF00F0CAFA00F02AF9044660791A49087220794872E0788872A078C87295 +:20058000607808732078401C487360798DF8050020798DF80400E0788DF80300A0788DF857 +:2005A000020060788DF801002078401CC0B28DF800006A460621002004F0A9FC084B0022EB +:2005C0000849104601F094FC00F00EF80EB010BDA055000879510008004000581F000020CC +:2005E000510A00081800002000B587B00020039004900590069009480D2100221346CDE952 +:2006000000210290A0228021002004F02CFA04490E2004F0B7FA07B000BD00009255000807 +:200620001F00002070B5054615B1012D0AD104E00124204603F06AFF05E00124204603F00E +:200640008FFF00E000BF00BF70BD70B504462546696801F1080002F075FD064616B1012044 +:20066000287001E00020287070BD704700B585B014216846FFF7CAFD012001F0C5FF0820DD +:20068000009001200190002002900220039069464FF0904000F026FD012208214FF0904085 +:2006A00000F0FBFD012001F0AFFF4FF40040009001200190002002900220039069464FF078 +:2006C000904000F00FFD00224FF400414FF0904000F0E3FD012001F097FF1120009001203F +:2006E0000190002002900220039069464FF0904000F0F8FC012211214FF0904000F0CDFD42 +:2007000005B000BD10B586B00446142101A8FFF77DFD022001F078FF102001F075FF0D4860 +:2007200030F814000190012002900020039002200490094951F8240001A900F0D3FC054A59 +:2007400032F81410044A52F82400012200F0A5FD06B010BDCE5500083400002010B50446C9 +:20076000044A32F81410044A52F82400012200F094FD10BDCE5500083400002010B5044622 +:20078000044A32F81410044A52F82400002200F084FD10BDCE5500083400002010B5044613 +:2007A000044A32F81410044A52F8240000F06EFD10BD0000CE550008340000207047000083 +:2007C0002DE9F04100BF164800680646701CE0B100BF1348001D00686FF07F4101EA102803 +:2007E00000BF00BF0E48001D077800BF0D490E70300A4870300C88700846C77081F804804E +:200800004FEA182048710D4607E0002002F024FA04460CB1254600E0034D2846BDE8F0811E +:200820008075FF1F190000206C550008F0B58BB00020059004F020FCFFF7C2FF07463A467A +:200840000621002004F063FB4EF66E50079000BF29480068069006AA06212E2004F057FBCD +:20086000264A1021182004F052FB254A1021082004F04DFB1821012004F01AFB04F085FA84 +:20088000002444F00104002C18DD1EA508A809A90AAB0C22CDE900100021204604F04DF84C +:2008A0002846FFF7BEFCC6B2334600220095BDF82410BDF8280004F08DFA00BF05A80223A0 +:2008C00000220090BDF82010BDF8280004F082FA002004F02BF900200C491023CDE901306D +:2008E000CDE90310082000231A4601210090084604F06CF80BB0F0BD8075FF1F72550008E2 +:2009000082550008424C45636F72650007B201001CB504480090044801906946034804F04A +:2009200087FB1CBD24000320250600084B06000810B500BF19480068C0F3007028B900BF79 +:2009400016480068C0F3406028B34FF00050007828B900F027F810B101F006FE1DE04FF0BA +:200960000050007850B900F01DF838B901204107087007204870FF2088700EE04FF000505C +:200980000078012809D04FF000500078022804D001F0FCFD01E001F0F9FD10BD940000586D +:2009A0007047000010B50D4B19680D4BD3F88030DBB24FF0006404EB03331A1FB1F1006F70 +:2009C00001D3914201D9002006E0064C0B68A34201D0002000E0012010BD0000407100086E +:2009E00000400058298A449430B50446039D21600020E06020616061A061626023812577DF +:200A000005F0020020B1208910B14FF0FF3030BD0020FCE710B5044654B90B48006818B1A6 +:200A2000002009490968884700200849087009E00120064908700448006818B10120024961 +:200A40000968884710BD00005C000020EC00002003F02CFF704710B5002001F0E3FC10BDAA +:200A60000F4B02689A4206D2426C92080D4B03EB8202826406E0426C92080A4B1C3303EB46 +:200A8000820282640278083A1423B2FBF3F1054A8032C26401F01C0301229A400265704716 +:200AA000080402400008024001794A1E064B03EB82024265044A403282654A1E02F003034B +:200AC00001229A40C26570470009024010B5002001F0B6FC10BD000008B5FFF7F7FF0220D0 +:200AE0000023C202024900900248FFF77DFF08BD3803002018030020704700001FB5134837 +:200B00000068C0B2441E022000900007407801900198062805D200204FF00051087003F0DE +:200B2000C5FE4FF0005080780290DDE901010844A04202D90198201A029000F0BBFA03A952 +:200B4000684600F02DFA00F069FA1FBD80400058704700000348406940F2FA71884301492C +:200B600048617047004000581E48006800F40070B0F5007F16D11B48006820F4007019498F +:200B8000086000BF0846006840F4006008600846006820F40060086000BF0846006840F441 +:200BA000007008600F48006800F48060B0F5806F16D10C48006820F480600A49086000BF25 +:200BC0000846006840F4805008600846006820F48050086000BF0846006840F48060086000 +:200BE00070470000004000580649496921F4FF61022202EBC00242F480321143014A516124 +:200C0000704700000040005810B50849496941F00101064C6161026000BF00BF00BFBFF325 +:200C20006F8F00BF00BF00BF436010BD00400058F0B50246802314460D46104E766946F4BD +:200C400080260E4F7E6100BFEFF31086304672B600BF2E682660241D2D1D5E1EF3B2002B2B +:200C6000F7D100BF054E3669C6F30046002EF9D100BF80F3108800BFF0BD00000040005836 +:200C800070B5054600F00EFB064606E000F00AFB801BA84201D3032070BD1E48006900F458 +:200CA0008030B0F5803FF1D01A48046904F0010020B100BF01201749086100BF4CF2FA30FA +:200CC000044000BF04F0404030B11248806904F0404108430F49886124F0404018B124F007 +:200CE00040400C49086100BF1CB10B4844600120D2E706E000F0D6FA801BA84201D3032037 +:200D0000CAE70448006900F48020B0F5802FF1D00020C1E700400058C002002000BF044877 +:200D2000406840F001000249486000BF70470000002004E000BF0448406840F0020002493D +:200D4000486000BF70470000002004E070B50446002594F82500022803D00420E0630125A2 +:200D600034E02068006820F00E00216808602068006820F0010021680860A06C006820F4E6 +:200D80008070A16C086094F8440000F01C0101208840216C4860D4E913104860606D40B1AD +:200DA000606D006820F48070616D0860D4E916104860012084F8250000BF002084F82400F8 +:200DC00000BFA06B10B12046A16B8847284670BD70B50446206C05682068066894F844007E +:200DE00000F01C01042088402840E0B106F00400C8B12068006800F0200028B920680068BD +:200E000020F004002168086094F8440000F01C0104208840216C4860206B002856D0204690 +:200E2000216B884752E094F8440000F01C0102208840284018B306F0020000B32068006890 +:200E400000F0200040B92068006820F00A0021680860012084F8250094F8440000F01C01EF +:200E600002208840216C486000BF002084F8240000BFE06A50B32046E16A884726E094F8B6 +:200E8000440000F01C01082088402840F0B106F00800D8B12068006820F00E002168086082 +:200EA00094F8440000F01C0101208840216C48600120E06384F8250000BF002084F82400B3 +:200EC00000BF606B10B12046616B884770BD000070B504460CB9012070BD2F49206888424D +:200EE0000BD22E492068401A1421B0FBF1F0800060642A48083820640AE027492068401A45 +:200F00001421B0FBF1F080006064234808382064022084F825002068056847F6F070854380 +:200F2000D4E9020108432169084361690843A1690843E1690843216A0843054320680560C7 +:200F40002046FFF78DFDA068B0F5804F01D1002060602079A16C0860D4E91310486060681F +:200F600060B16068042809D82046FFF79DFD0020616D0860D4E91610486003E000206065EC +:200F8000A065E0650020E063012084F82500002084F8240000BF9FE7080402400800024045 +:200FA0002DE9F04104460F4600BF1B480078012802D10220BDE8F08101201749087000BFC5 +:200FC000002048604FF47A70FFF75AFE0646E6B92068022817D1C01E386065680BE02846AD +:200FE000FFF702FE4FF47A70FFF74AFE06460EB13D6005E06D1CD4E901010844A842EED8BF +:2010000000BFFFF7A7FDFFF7AFFD00BF00200249087000BF3046CDE7C002002000200649F9 +:20102000496941F00041044A51611146496901F0004101B901207047004000582DE9F041E0 +:201040000646884614461D4600BF18480078012802D10220BDE8F08101201449087000BF39 +:20106000002048604FF47A70FFF70AFE0746AFB9012E05D122462B464046FFF7C5FD03E0C9 +:2010800021464046FFF7D4FD4FF47A70FFF7F8FD074607484069B0430549486100BF002076 +:2010A0000249087000BF3846D4E70000C00200200040005800200849496901F0004151B1A4 +:2010C0000649054A9160064991601146496901F0004101B101207047004000582301674514 +:2010E000AB89EFCD70B503460022BDE0012696400D6805EA0604002C72D04D68012D08D03F +:201100004D68022D05D04D68112D02D04D68122D13D1986856000325B540A8435600CD6890 +:20112000B54028439860586801259540A8430D79C5F30015954028435860D86856000325A8 +:20114000B540A84356008D68B5402843D8604D68022D02D04D68122D13D1D60803F1200547 +:2011600055F826005507EE0E0F25B540A8435607F60E0D69B5402843D60803F1200545F825 +:201180002600186856000325B540A8430D7905F003055600B540284318604D6805F080551B +:2011A000B5F1805F5FD1334D960855F8260095072E0F0F25B540A843B3F1904F01D1002582 +:2011C00015E02D4DAB4201D1012510E02B4DAB4201D102250BE02A4DAB4202D1032506E03D +:2011E00041E0284DAB4201D1042500E007259607360FB54028431F4D960845F82600224D47 +:201200002868A0434D6805F48035B5F5803F00D120431D4D28602D1D2868A0434D6805F4FE +:201220000035B5F5003F00D12043174D2D1D2860154D803D2868A0434D6805F48015B5F5A7 +:20124000801F00D12043104D803D28602D1D2868A0434D6805F40015B5F5001F00D120439C +:20126000094D7C3D2860521C0D68D540002D7FF43DAF70BD08000140000400480008004841 +:20128000000C0048001000488008005842690A400AB1816200E0816170470AB1816100E039 +:2012A000816270470148006870470000400000200348006803490978084401490860704797 +:2012C000400000204800002010B50024032000F0CBF80F2000F008F808B1012401E000F0B9 +:2012E0002DF8204610BD000070B50446002511480078D8B100F036F90E4909784FF47A7282 +:20130000B2FBF1F1B0FBF1F6304600F050FA58B9102C07D200222146501E00F067F8064842 +:20132000046004E0012502E0012500E00125284670BD000048000020440000207047000013 +:2013400010B501460846002807DB00F01F0301229A40034B440943F8242000BF10BD000074 +:2013600080E200E010B501460846002817DB00F01F0301229A400B4B440943F8242000BFC7 +:2013800000BF00BFBFF34F8F00BF00BF00BF00BF00BF00BFBFF36F8F00BF00BF00BF00BF19 +:2013A00010BD000080E100E001460846002809DB00F01F0301229A4043099B0003F1E02391 +:2013C000C3F8002100BF704710B501460846002807DB00F01F0301229A40034B440943F872 +:2013E000242000BF10BD000000E200E02DE9F05F80460D46164603F01DFA074639462A463B +:20140000334601F00700C0F1070ABAF1040F02D94FF0040A01E0C0F1070AD14600F1040AFA +:20142000BAF1070F02D24FF0000A01E0A0F1030AD4464FF0010A0AFA09FAAAF1010A0AEA4A +:20144000020A0AFA0CFA4FF0010B0BFA0CFBABF1010B0BEA030B4AEA0B042146404603F051 +:20146000F1F9BDE8F09F000000BF00F00702064B19684FF6FF031940044B0B4343EA022137 +:20148000014B196000BF70470CED00E00000FA051248006820F48040104A10601048006819 +:2014A000104AB0FBF2F0322200FB02F100E0491E0A481430006800F40070B0F5007F01D164 +:2014C0000029F4D105481430006800F40070B0F5007F01D1032070470020FCE70004005892 +:2014E0003C00002040420F000348006840F4804001490860704700000004005803480068E0 +:2015000040F4807001490860704700000004005870B504460D4654B91048006800F40070EF +:20152000B0F5007F0AD1FFF7B3FF38B170BD0B480068C0F3402008B9FFF7D6FF08480068DC +:2015400020F0040006490860012D01D130BF02E040BF20BF20BF00BFE8E700001404005834 +:2015600010ED00E010B500F033F84FF0B041896801F0F0010909034A52F82110B0FBF1F045 +:2015800010BD0000D455000810B5FFF7EBFF4FF0B041896801F4E061090A034A12F82110B6 +:2015A00001F01F01C84010BD1456000810B5FFF7D9FF4FF0B041896801F46051C90A034A59 +:2015C00012F8211001F01F01C84010BD145600082DE9F04101F077F806463EB901F07FF826 +:2015E000C0F30310234951F820403FE0042E01D1214C3BE0082E07D101F06BF8012801D108 +:201600001D4C33E01D4C31E001F072F80746012F0FD0022F02D0032F0AD101E0164D10E0D9 +:2016200001F057F8012801D1134D00E0134D08E000BF01F054F8C0F303100E4951F8205015 +:2016400000BF00BF01F05AF868434FF0B041C96801F07001012202EB1111B0FBF1F14FF05D +:20166000B040C06802EB5070B1FBF0F42046BDE8F0810000345600080024F4000048E801BE +:2016800010B504460CB9012010BD94F8210028B9002084F82000204600F06CF8022084F8E6 +:2016A000210000BFCA202168486253202168486200BF204601F0FAFA48B100BFFF2021681D +:2016C000486200BF042084F821000120DCE7206880682749084021688860216960680843C6 +:2016E000A1690843216889680843216888602168E068086120680169208941EA0040216896 +:2017000008612068C06820F080002168C8602068C06C20F003002168C8646169E069084395 +:201720002168C96C08432168C8642068806800F0200090B9204600F01EF870B100BFFF20B7 +:201740002168486200BF042084F8210000BF002084F8200000BF012096E700BFFF20216897 +:20176000486200BF012084F8210000208CE70000BFFF8FFF704770B504462068C06820F07D +:20178000A0002168C860FFF78DFD054607E0FFF789FD401BB0F57A7F01D9032070BD20681F +:2017A000C06800F020000028F1D00020F6E770B504462546681EB0F1807F01D301200FE027 +:2017C000681E4FF0E02148610F214FF0FF3003F039F800204FF0E0218861072008610020DF +:2017E00070BD704770477047704700002DE9F04704462068C569206806682068876840F6F0 +:201800000F0005EA0008B8F1000F0FD105F0200060B106F0200010B907F0805030B1E06E2F +:2018200010B12046E16E8847BDE8F087B8F1000F7ED06E48384018B96D4830400028F7D02E +:2018400005F0010058B106F4807040B1012021680862D4F8880040F00100C4F8880005F0DC +:20186000020058B107F0010040B1022021680862D4F8880040F00400C4F8880005F004009A +:2018800058B107F0010040B1042021680862D4F8880040F00200C4F8880005F0080070B157 +:2018A00006F0200010B95148384040B1082021680862D4F8880040F00800C4F8880005F463 +:2018C000006060B106F0806048B14FF4006021680862D4F8880040F02000C4F88800D4F87E +:2018E0008800002844D005F0200050B106F0200010B907F0805020B1E06E10B12046E16ED3 +:201900008847D4F888902068806800F04000402802D009F0280028B3204601F04BFF206815 +:20192000806800F04000402818D12068806800E01FE020F0400021688860A06F50B12D48A9 +:20194000A16F8863A06FFFF701FA88B1A06F816B88470DE02046FFF747FF09E02046FFF7B5 +:2019600043FF05E02046FFF73FFF0020C4F888005AE705F4801050B107F4800038B14FF4D0 +:201980008010216808622046FFF72DFF4CE705F0800058B106F0800010B907F4000028B178 +:2019A000206F10B12046216F88473DE705F0400030B106F0400018B1204601F00FFF33E75A +:2019C00005F4000030B106F0804018B12046FFF709FF29E705F0807030B106F0004018B175 +:2019E0002046FFF7FEFE1FE700BF1DE701000010200100049D37000810B504460CB90120BF +:201A000010BDA06900B100E000BFD4F8800028B9002084F87C00204600F02AF82420C4F8E3 +:201A200080002068006820F0010021680860204601F0E6FE012800D1E2E7A06A10B1204605 +:201A400001F0F6FD2068406820F49040216848602068806820F02A00216888602068006852 +:201A600040F0010021680860204601F05DFEC7E710B586B00446142101A8FEF7C7FB46497B +:201A80002068084400287DD100BF012000F0AEFD4FF40070019002200290002003900320B3 +:201AA00004900720059001A94FF09040FFF71AFB012000F09BFD4FF4806001900220029001 +:201AC00000200390032004900720059001A94FF09040FFF707FB012000F088FD4FF40060F6 +:201AE0000190022002900390032004900720059001A94FF09040FFF7F5FA012027490968FB +:201B000021F0030101434FF0B042C2F8881000BF80031146096E014311661146096E01400F +:201B2000009100BF00BF00220F212420FFF75EFC2420FFF739FC00BF00BF022000F03AFD7A +:201B4000042000F037FD1648164908600F2048601021144881600021C1608021016100216D +:201B600041618161C1610162FFF7B2F900BF0D486067846200BF00220F213A20FFF736FC67 +:201B80003A2000E003E0FFF70FFC00BF00E000BF00BF06B010BD000000C8FEBF8800005822 +:201BA000440402402002002010B5044606492068084430B90548006810B10448006880474D +:201BC00000E000BF00BF10BD00C8FEBF14000020704770477047000010B5024800688047BE +:201BE00010BD00007000002010B52021024800F01BFDFFF7F1FF10BD000C005810B500F064 +:201C00000FF80121014800F00DFD10BD000C005810B50121014800F00CFD10BD000C0058CD +:201C200008B507E06946064800F0A4FD0549009809688847024800F08CFD0028F2D008BDDA +:201C40003C0A03206C00002010B50121014800F002FD10BD000C00584FF400700C490968C6 +:201C600001430B4A116000BF00BF0949B43909680143074AB43A116000BF40BF20BF00BFDC +:201C80000448006840F400400249086000BF7047D40800580C04005808B54FF480104FF088 +:201CA000B041096D01434FF0B04211651146096D0140009100BF00BF00BF0A48006840F00C +:201CC00001000849086000BF00BF0846006840F48030086000BF2C20FFF766FB2D20FFF725 +:201CE00063FB08BD000C005810B50821054800F09BFC0548006880470821024800F0ABFC15 +:201D000010BD0000000C00583000002010B504460821084800F096FC30B10748046008217B +:201D2000044800F08AFC04E0A0470821014800F092FC10BD000C00583000002010B50221BD +:201D4000144800F09BFC40B11248001D01680220884310B100F036F81AE001210D4800F0A2 +:201D60008DFC40B10B48001D01680120884310B1FFF744FF0CE00821064800F07FFC38B173 +:201D80000448001D01680820884308B100F04CF810BD0000000C005810B50221024800F03E +:201DA00043FC00F003F810BD000C005810B50349C968086802490968884710BD000003209B +:201DC0007400002010B500F007F80221014800F029FC10BD000C005808B507E06946064868 +:201DE00000F0C8FC0549009809688847024800F0B0FC0028F2D008BD440A0320780000206B +:201E000010B50221014800F014FC10BD000C005810B50221034800F01EFC0221014800F0C7 +:201E20000CFC10BD000C005810B500F007F80821014800F0F7FB10BD000C005808B506E08D +:201E40006946064800F096FC009801F065FB034800F07FFC0028F3D008BD0000BC010320D4 +:201E600010B50821014800F0E4FB10BD000C005810B502211D4800F0E5FB48B91B48001D8D +:201E800001684FF40030884310B1FFF785FF2BE00221164800F0D6FB48B91448001D016830 +:201EA0004FF40030884310B1FFF776FF1CE008210E4800F0C7FB48B90C48001D01684FF46D +:201EC0000020884310B1FFF70FFF0DE02021074800F0B8FB40B90548001D01684FF4001013 +:201EE000884308B1FFF780FE10BD0000000C00582DE9F04706460F4690469946002402F000 +:201F0000F5FC824672B601E0601CC4B2062C07DA04EB4400154901EBC000007B0028F3D156 +:201F2000062C1CD0012004EB4401104A02EBC1010873504602F0F5FC04EB44000B4901EBBE +:201F4000C000066104EB440001EBC00080F80D8004EB440041F830903C70002503E0504600 +:201F600002F0DFFC01252846BDE8F087F80000202DE9F04106460F465A48076000BFCA2032 +:201F800058490968096848625320564909680968486200BF5448006840F020005249086060 +:201FA0000846006800F00700C0F104004F4908704D480830006800F4FE004FF4FE0191FABB +:201FC000A1F1B1FA81F1C840401C49490870464808300068C0F30E00401C46490880084634 +:201FE0000088401E424909784843A0F5A0703F49097820FA01F54FF6FF70854202D33E49CF +:20200000088001E03C490D804FF400203B49096801433A4A116000BF00BF38498031096893 +:202020000143364A8032116000BF002E3ED1012033490870801E33490860002408E00020FA +:2020400004EB4401304A02EBC1010873601CC4B2062CF4DB06202D49087022480068006867 +:20206000806820F480601F490968096888601D4800680068C06800F0800060F490601949DF +:2020800009680968C8604FF400201C490C3108600320FFF755F9134800680068806840F41B +:2020A0008040104909680968886009E00D4800680068C068C0F3802010B10320FFF784F95D +:2020C00000BFFF20074909680968486200BF002203210846FFF78AF90320FFF765F9BDE85E +:2020E000F0810000040000200828004008000020090000200A0000200C00002000080058D4 +:20210000900100208C010020F80000208801002070B505460E461446A04770BD2DE9F04127 +:2021200002F0E4FB074672B600BFCA2048490968096848625320464909680968486200BF46 +:20214000434800680068806820F4806040490968096888603F48047804EB44003E4901EB4C +:20216000C000007B02284DD104EB440051F8305004EB440001EBC000066938480078002872 +:202180003AD004EB440001EBC000407B01281BD10121204602F000FB384602F0C2FB04EBF5 +:2021A00044002D4A02EBC0004168204600F05AF800BFCA20264909680968486253202449E2 +:2021C00009680968486211E0384602F0AAFB204600F0AEF800BFCA201D49096809684862D6 +:2021E00053201B4909680968486200BF2A4621463046FFF78DFF21E000F08CFD384602F004 +:2022000090FB1BE000BF124800680068C068C0F380000028F7D00E4800680068C06800F0C7 +:20222000800060F490600A4909680968C8604FF400200B490860384602F073FB00BFFF20A2 +:20224000034909680968486200BFBDE8F08100000400002088010020F8000020900100203B +:202260000C0800582DE9F04104460D4604EB44002B4901EBC000007B022802D1204600F0ED +:2022800057F802F033FB804672B60320FFF76AF800BFCA20234909680968486253202149E8 +:2022A00009680968486200BF022004EB44011C4A02EBC101087304EB4400114601EBC000B7 +:2022C000856004EB440001EBC0004560204602F08FFF06461448077814480078B84202D0E8 +:2022E00000F018FD0CE004EB44000D4901EBC0008068801B04EB4401094A02EBC101886017 +:2023000000BFFF20074909680968486200BF0320FFF74AF8404602F004FBBDE8F08100005C +:20232000F800002004000020880100208901002070B5054602F0DAFA064672B60320FFF74B +:2023400011F800BFCA20314909680968486253202E4909680968486200BF05EB45002C49E6 +:2023600001EBC000007B022842D10021284602F013FA28480478062C34D127480068C0F3BE +:20238000802040B100BF214800680068C068C0F380000028F7D11D4800680068806820F438 +:2023A00080601A4909680968886000BF174800680068C068C0F380000028F7D01348006815 +:2023C0000068C06800F0800060F490600F4909680968C8604FF40020104908600320FEF71B +:2023E000AFFF05E00E480078A04201D000F092FC00BFFF20054909680968486200BF0320B1 +:20240000FEF7D2FF304602F08CFA70BD04000020F800002088010020082800400C0800581A +:202420008901002010B5044624B90449486FFEF7CFFC00E000BF00BF10BD00009401002062 +:2024400010B50446C4B900BF0D480E4908604FF4E130486000210B488160C1600161816167 +:202460000C2141610021C1610020064988620846FFF7C2FA00BF00E000BF00BF10BD000007 +:20248000003801409401002010B504461CB90348FFF7ACF900E000BF00BF10BD9401002064 +:2024A00000BFFEE7704710B5FFF748FC10BD10B5FFF7DEFC10BD00004FF0FF300849096863 +:2024C0008143074A116000BF6FF050000449103109688143024A1032116000BF70470000D0 +:2024E0008008005810B5FFF709F8FFF707F84FF480701A49096821F4407101434FF0B04209 +:20250000C2F8901000BF00BF1046D0F8900040F400401146C1F8900000BF11481149086047 +:202520000F211048816047F6FF71C160FFF7A8F800BFCA200A4948625320486200BF00202C +:20254000896821F007010143054A916000BF00BFFF201146486200BF10BD000090000058DB +:20256000002800408002002010B50648064908600146086880F3088800BF08464468A0472D +:2025800030BF10BD0070000808ED00E010B5FEF709FA30B100204FF000510870FFF7E4FF93 +:2025A00006E001204107087007204870FF20887010BD704708B54FF0B041896C01434FF075 +:2025C000B04291641146896C0140009100BF08BD08B54FF0B041C96C01434FF0B042D164A6 +:2025E0001146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96CA1 +:202600000140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96C014000913A +:2026200000BF08BD81607047426842EA01424260704742688A4342607047426822EA014243 +:20264000426070470246D0680840884201D1012070470020FCE70A048260704708B506492F +:20266000096801434FF0B042C2F84C11024909680140009100BF08BD4C0100580246D06925 +:202680000840884201D1012070470020FCE7000002480069C0F3C0407047000000400058C6 +:2026A000024602F1800050F82100034B984201D0012070470020FCE70004008042F4806385 +:2026C00040F8213070474FF0B040806800F00C0070474FF0B0400068C0F3005070474FF060 +:2026E000B041096801F0F000B02800D9B02070474FF0B040C06800F0030070474FF0B0402F +:20270000C068C0F30620704700604060704770B505460C4602F0EDF8064672B6286820602D +:2027200065602C6020684460304602F0FDF870BD70B505460C4602F0DCF8064672B6256011 +:20274000686860606C6060680460304602F0ECF870BD70B5044602F0CCF8064672B6206857 +:20276000A04201D1012500E00025304602F0DCF8284670BD70B504460D4602F0BAF80646F1 +:2027800072B620682860206800F004F8304602F0CBF870BD70B5044602F0ABF8054672B6BE +:2027A000D4E900010860D4E900104860284602F0BBF870BD10B50020FDF7A4FF0120FDF7AD +:2027C000A1FF0020FDF7DAFF10BD000010B501EB41030E4C04EBC3035A7D062A04D002EBD3 +:2027E000420304EBC303187500EB4003074C04EBC3035A7500EB400304EBC303197501EBF0 +:20280000410304EBC303587510BD0000F800002010B5154B1B7899421AD001EB4103134C01 +:2028200004EBC3031A7D02EB420304EBC303587500EB400304EBC303597500EB400304EBCA +:20284000C3031A7501EB410304EBC30318750AE000EB4003054C04EBC303597501EB410395 +:2028600004EBC303187510BD88010020F8000020704770477047000010B504463CB908480F +:20288000006858B1002006490968884706E00448006818B1012002490968884710BD00003C +:2028A000540000202DE9FC4106464FF00008771C3878FF284AD1BD1CAC1C2888A0F6014011 +:2028C00010B116283FD129E0618823484088401C81420ED14FF0010800208DF8040004F1E0 +:2028E00008000090A0798DF80500684600F08EF813E061881848C088401C81420DD14FF0B9 +:20290000010801208DF8040004F108000090A0798DF80500684600F079F815E00E48007A00 +:2029200080B100200C4908724FF0010803208DF8040004F108000090A0798DF805006846A5 +:2029400000F064F800E000BF00BF00E000BF00BF4046BDE8FC810000A000002000B587B01B +:20296000244800F0C1FB24480823012223490090022002F0A9F92048801C00210A2201235E +:20298000CDE90232CDE9041008460421CDE900101949088804231A4A022102F026F916483B +:2029A000001D00210A22CDE90212CDE9041008462021CDE90010104908880123114A022139 +:2029C00002F013F90C48801D01210A22CDE90212CDE9041000200421CDE90010064908883C +:2029E0001423094A022102F000F900200249087207B000BDA5280008A0000020D45600081F +:202A0000E4560008F4560008045700082DE9F8430446207920B101283CD003287ED199E092 +:202A200020680078092832D2DFE800F0050618313131312930002BE00020794948744FF082 +:202A4000006008602068C07808702068807848702068407888700020087419E00120704997 +:202A60004874C00608602068C07808702068807848702068407888700020087408E001201F +:202A800000906946022000F0D3F801E000E000BF00BFC2E00026657900BF02216148FFF7B4 +:202AA000FFFD0028F9D1FEF705FB34E05C4B1B7CC3F1080223689919594B1F7C0833F8185C +:202AC000FDF789FB00BFFFF7E3FD0028FBD15448D0E902733A4601680120FEF7AFFA5048EB +:202AE0000068D0E900104E4AD2E9023259405040014310D14A480068083049490860084656 +:202B0000007CC0F108002D1A0846007CC0F108000644002008744248007C00E07CE0C0F1DD +:202B20000800A842C2D9FEF779FA002202213D48FFF7C4FD6DB122689119394A137C083281 +:202B400098182A46FDF747FB3548007C28443449087462E03248007C40B300BF022131483B +:202B6000FFF79EFD0028F9D1FEF7A4FA0CE000BFFFF78EFD0028FBD12948D0E902733A4600 +:202B800001680120FEF75AFA25480068D0E90010234AD2E90232594050400143E7D1FEF74E +:202BA0003DFA002202211F48FFF788FD1C48407C18B301282DD100204FF00051087000BFBE +:202BC00000BF00BF00BF00BFBFF34F8F00BF00BF00BF1548006800F4E06014490843001D6E +:202BE0001149086000BF00BF00BFBFF34F8F00BF00BF00BF00BF00BFFDE7002000F014FA89 +:202C0000002000F011FA03E001210020FEF780FCFAE700BF00BF00E000BF00BFBDE8F88326 +:202C2000A8020020001400580CED00E00000FA05F8B506460C460120064908720A4600946D +:202C4000918810880123002202F0C4F805462846F8BD0000A00000200146074800E00838EB +:202C6000C2798A4202D0054A9042F8D1C2798A4200D0002070470000F873FF1F0070FF1FCC +:202C800070B504460D461646324629462046FDF7A2FA70BD70B504460D4616463246294607 +:202CA0002046FDF7B5FA70BD7047704770B504462068C06800F04000A8B94FF0FF302168C9 +:202CC000C860FEF7EFFA054607E0FEF7EBFA401BB0F57A7F01D9032070BD2068C06800F01F +:202CE00040000028F1D00020F6E710B5FFF716FA10BD0000064A126891B2054A126890B2FE +:202D000003E00146024A126890B28142F9D17047282800402DE9F04132480068C0F3802031 +:202D200040B100BF304800680068C068C0F380000028F7D12C4800680068806820F4806030 +:202D400029490968096888602848047804EB4400274901EBC000876800F006F90546AF42E2 +:202D600004D200260120234908700FE0224800882844B84205D22048068800201D49087040 +:202D800004E0781B86B201201A49087022E004EB4400174901EBC0008068A84207D200207C +:202DA00004EB4401124A02EBC10188600CE004EB44000F4901EBC0008068401B04EB440152 +:202DC0000B4A02EBC101886004EB4400084901EBC000447D062CDAD1304600F073F8BDE8C3 +:202DE000F0810000082800400400002088010020F8000020900100200C00002010B500BFAC +:202E000012480068C0F38060F0B100BF0F480068C0F30070C0B9FEF771FBFEF76FFB00BF23 +:202E20000A48001F006840F480304FF0B041C1F8900000BF00BF0846D0F8900020F4803074 +:202E4000C1F8900000BF00BF10BD00009400005810B5FFF7D3FF00F001F810BD08B54FF4AF +:202E600080104FF0B041096D01434FF0B04211651146096D0140009100BF00BF3F2010495C +:202E8000886000BF00BF886100BF00BF496841EA00410B4A516000BF00BF1146496941EA90 +:202EA0000041516100BF00BF114649680143516000BF00BF114649690143516100BF08BDA3 +:202EC000000C005810B504463CB9FFF713FF214908600320FEF778FA3AE0012C03DC1E489A +:202EE0000078012801D0601E84B200BF1B4800680068C068C0F380000028F7D017480068A9 +:202F00000068C06800F0800060F49060134909680968C8604FF40020114908600320FEF7CA +:202F20000FFA104800686FF30F0020430D490860FFF7E0FE074908600848006800688068A2 +:202F400040F480600549096809688860AFF3008010BD00008C01002008000020040000205D +:202F60000C0800581428004070B50F480068401CB8B1FFF7BFFE04460B480068A04203D350 +:202F800009480068041B05E008480088051B06480068441906480078444306480078C44052 +:202FA00000E00024A0B270BD8C0100200A00002009000020080000207FB505466C462346CC +:202FC00005F10C0221214FF6664002F0C9F9A07B04B070BD7FB505466C46234605F10C0272 +:202FE0000F214FF6684002F0BBF9A07B04B070BD2DE9FF4104460D46E84600261CB1C8F83E +:203000000040301DC6B21DB1C8F80450301DC6B26F463B466A4631464FF6544002F0A0F943 +:20302000B87B04B0BDE8F0817FB504466D462B46002211464FF6524002F092F90CB1E87B04 +:203040002070A87B04B070BD1FB56C462346002211464FF65A4002F083F9A07B04B010BD8B +:203060002DE9F04105466C1C2078052804D03E2805D0FF281ED10FE0FDF7B6FA1BE0A61CFC +:203080003078012805D10E490E480078FFF7EAF800E000BF00BF0EE0A71C3888042803D0BE +:2030A000A0F2074020B903E00020FDF777FB00BF00BF00E000BF00BF0120BDE8F0810000E2 +:2030C0001B8107001800002010B50020034908770349087000F014F810BD0000AC0000200C +:2030E000CC000020704700000449097F034A42F821001146097F491C11777047AC00002061 +:2031000010B5FDF7B2FAFDF74BFCFDF7A3FCFDF71FFDFEF75DFDFEF75CFDFEF75BFDFFF78C +:20312000C1F9FFF746FA00F009FAFFF7A2FBFFF7BBFDFFF713FCFDF741FBFFF799FBFFF7B6 +:20314000D1FF10BD2DE9F0470646771C4FF000093878FF281FD107F10208B8F8000000F4F1 +:203160007F40B0F5406F13D100250BE0174850F82510304688478146B9F1000F00D005E0F2 +:20318000681CC5B21148007FA842EFDC00BF00E000BF00BF00E000BF00BFB9F1000F06D09D +:2031A000B9F1010F08D0B9F1020F09D106E03046FFF756FF044605E0012403E0002401E005 +:2031C000012400BF00BF2046BDE8F087AC0000207047000070B505460C4616460948006870 +:2031E000A0F8095007480068C47222463146054800680C30FCF7EFFF03480021026908461B +:20320000904770BDDC000020D802002008B509E069460748FFF7AEFA0649096908690099A7 +:20322000FFF786FA0248FFF794FA0028F0D008BD640000200000032010B5FEF739F810BD3E +:2032400010B5FEF75BF9FEF759F900BF0F48006840F001004FF0B041C1F8900000BF00BF73 +:2032600000BF0A480068C0F340000028F8D04FF480400649091D096821F4404101434FF0F0 +:20328000B042C2F8941000BF10BD00009000005810B5FDF74DFB2E48006840F470002C4972 +:2032A00008600020FFF7D8FC044674B1A0792949294A11604FF0B041D1F89C1021F47C5157 +:2032C00041EA0021116000BF00BF00BF4FF0B040006840F480304FF0B041086000BF012001 +:2032E0001E49096821F0070101431C4A116000BF00BF00BF1948006800F007000128F8D1D3 +:2033000000BF00BF4FF0B0400068C0F340400028F7D002204FF0B041896821F003010143DA +:203320004FF0B042916000BF00BF00BF4FF0B040806800F00C000828F7D100BF4FF0B04035 +:20334000006820F001004FF0B041086000BF10BD88ED00E0FECAFECA9C000058004000585F +:2033600010B54FF400404FF0B041896821F4004101434FF0B042916000BF01F095F810BD1E +:2033800070B5044626460B48FFF7BEF90A484568B0682860F068E860084868600548A860A6 +:2033A000FEF736FC064930680860064970680860002070BD3C0A0320000003202C0A0320D6 +:2033C0006C0000207000002070B504460D4601200349496809680872FEF736FC002070BD92 +:2033E0000000032010B5FEF737FC10BD10B50B480B4908600B4848600B4888600B48086229 +:203400000B48C8600B4808610B4848610B4888610B48C861FEF740FC10BD0000300103206F +:203420000000032050010320600103206C010320740103207C010320980103209C0103202D +:20344000A801032010B5044621460348FFF770F90248FEF75BFC10BD640000200D32000852 +:2034600010B504461248FFF74FF91248FFF74CF91148006911490860A068096888600F49D3 +:20348000E0680968C8600A480C49096808610B492068096808600949606809684860074992 +:2034A000206909684861054960690968886110BDB401032064000020000003207C00002010 +:2034C00070B5044625460948FFF71EF90848C668A868306005487060FEF792FC0549286818 +:2034E0000860054968680860002070BD440A032000000320740000207800002070B5044662 +:203500000D4610200349C96809680872FEF780FC002070BD000003207047000010B5054816 +:20352000FFF7F2F80348044949690860FEF798FC10BD0000BC01032000000320704710B524 +:203540000446002001F0DCFE10BD000010B50446607A0F2802D0607A0E2807D121460748D9 +:20356000FFF7E6F8002001F057FD06E021460448FFF7DEF8024801F06DFD10BD4C000020CF +:20358000D40000201FB504460A48FFF7BDF80A4804600A48FFF7B8F8012009490870094832 +:2035A000006830B102940848009006480168684688471FBD4C000020DC000020D4000020E0 +:2035C000E0000020D80200204D3500083EB504460B4804600B48FFF797F80120FDF71AFA72 +:2035E0000120094908700948006840B10294084800900848019005480168684688473EBDB1 +:20360000F0000020E4000020F4000020F80200203F3500081936000810B5044621460348D4 +:20362000FFF786F8014801F089FE10BDE400002090F8281001F0010139B10168496821F4B8 +:203640000031C26A11430268516090F8281001F00201022907D10168496821F48031026B9A +:2036600011430268516090F8281001F00401042907D10168496821F48021426B11430268E5 +:20368000516090F8281001F00801082907D10168496821F40041826B11430268516090F862 +:2036A000281001F01001102907D10168896821F48051C26B11430268916090F8281001F0F2 +:2036C0002001202907D10168896821F40051026C11430268916090F8281001F04001402970 +:2036E00013D10168496821F48011426C114302685160416CB1F5801F07D10168496821F410 +:20370000C001826C11430268516090F8281001F08001802907D10168496821F40021C26C5A +:20372000114302685160704738B504460020C4F88800FDF7B7FD05462068006800F00800ED +:2037400008280CD16FF07E402B4600224FF400110090204600F044FE08B1032038BD2068D7 +:20376000006800F0040004280CD16FF07E402B4600224FF480010090204600F031FE08B1A2 +:203780000320EBE72020C4F88000C4F8840000BF002084F87C0000BF00BFDFE770B50546ED +:2037A000AC6A0020A4F85E00A4F856002046FEF71BF870BD0168096821F490710268116081 +:2037C00001688968044A1140026891602021C0F884100021C1667047FEFFFFEF10B504460F +:2037E0002068006820F04000216808602020C4F88000002020672046FEF7D6F910BD00007E +:203800002DE9FC5F04464FF00009002000908346FE492068884200D100E000BF2169A06891 +:20382000084361690843E16940EA010A606E40EA0A0A20680068F649084040EA0A00216869 +:2038400008602068406820F44050E168084321684860D4F818A0ED492068884202D0206AFF +:2038600040EA0A0A20688068EA49084040EA0A00216888602068C06A20F00F00616A084393 +:203880002168C86200BFE4492068884216D10320E2490968014031B1012908D0022904D06D +:2038A000032908D105E0012507E0022505E0042503E0082501E0102500BF1FE0D349206854 +:2038C00088421AD14FF44060D4490968014049B1B1F5806F0AD0B1F5006F05D0B1F5406FD9 +:2038E00008D105E0002507E0022505E0042503E0082501E0102500BF00E0102500BFC34904 +:203900002068884270D135B1022D46D0042D6CD0082D6BD1C7E0FDF737FE616A09B901218C +:2039200038E0616A012901D1022133E0616A022901D104212EE0616A032901D1062129E07E +:20394000616A042901D1082124E0616A052901D10A211FE0616A062901D10C211AE0616ABD +:20396000072901D1102115E0616A082901D1202110E0616A092901D140210BE0616A0A2907 +:2039800001D1802106E0616A0B2902D14FF4807100E00121B0FBF1FBCAE0606A08B90120D9 +:2039A0003BE0606A012801D1022036E0606A022801D1042031E0606A032801D106202CE0FB +:2039C000606A042801D1082027E0606A052801D10A2022E0606A062801D10C201DE0606A3E +:2039E000072804D1102018E056E21AE09DE0606A082801D1202010E0606A092801D14020C3 +:203A00000BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001208149B1FBF0FB02 +:203A200086E0FDF7D5FD616A09B9012138E0616A012901D1022133E0616A022901D10421A9 +:203A40002EE0616A032901D1062129E0616A042901D1082124E0616A052901D10A211FE073 +:203A6000616A062901D10C211AE0616A072901D1102115E0616A082901D1202110E0616A96 +:203A8000092901D140210BE0616A0A2901D1802106E0616A0B2902D14FF4807100E0012177 +:203AA000B0FBF1FB44E0606A08B9012038E0606A012801D1022033E0606A022801D10420A3 +:203AC0002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0FC +:203AE000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A20 +:203B0000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120FF +:203B20004FF40041B1FBF0FB02E00120009000BF00BFBBF1000F0AD0606800EB4000584534 +:203B400003D860680003584502D201200090F5E235B1022D74D0042D65D0082D6FD12CE185 +:203B6000FDF712FD0646606A08B9012238E0606A012801D1022233E0606A022801D1042248 +:203B80002EE0606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE035 +:203BA000606A062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A59 +:203BC000092801D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012237 +:203BE0009446002330461946FCF7C4FA4FF4807200238C46A0FB021E0CFB02E200FB032351 +:203C0000606840088C461CEB00070DE000800040F369FFCFFFF4FF11003801408800005881 +:203C20000024F4000CE068E043F10001D4F804C0624600233846FCF79DFA81461EE11AE1DF +:203C4000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328B3 +:203C600001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D18D +:203C80000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D14022DD +:203CA0000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023F7487F +:203CC0001946FCF757FA4FF4807200238C46A0FB021E0CFB02E200FB0323606840088C466E +:203CE0001CEB000743F10001D4F804C0624600233846FCF73FFA8146C0E0FDF769FC064670 +:203D0000606A08B9012238E0606A012801D1022233E0606A022801D104222EE0606A0328F2 +:203D200001D1062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D1CC +:203D40000C221AE0606A072801D1102215E0606A082801D1202210E0606A092801D140221C +:203D60000BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294460023304687 +:203D80001946FCF7F7F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C46FC +:203DA0001CEB000743EB0201D4F804C0624600233846FCF7DFF9814660E0606A08B901226B +:203DC00038E0606A012801D1022233E0606A022801D104222EE0606A032801D1062229E0DD +:203DE000606A042801D1082224E0606A052801D10A221FE0606A062801D10C221AE0606A1D +:203E0000072801D1102215E0606A082801D1202210E0606A092801D140220BE0606A0A2866 +:203E200001D1802206E0606A0B2802D14FF4807200E00122944600234FF400401946FCF74E +:203E400099F94FF4807300228C46A0FB031E0CFB03E300FB0233606840088C461CEB0007DD +:203E600043EB0201D4F804C0624600233846FCF781F9814602E00120009000BF00BFB9F545 +:203E8000407F06D3B9F5801F03D22068C0F80C9098E20120009095E2E069B0F5004F70D16C +:203EA000012D06D0022D4FD0042D6BD0082D6AD1E1E0FDF77BFB0646606A08B9012038E099 +:203EC000606A012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A30 +:203EE000042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A0728BD +:203F000001D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D1C8 +:203F2000802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EB5100B0FB76 +:203F4000F1F01FFA80F9E5E0606A08B901203BE0606A012801D1022036E0606A022801D19F +:203F6000042031E0606A032801D106202CE0606A042801D1082027E0606A052804D10A2026 +:203F800022E0DFE02CE0C2E0606A062801D10C201AE0606A072801D1102015E0606A0828D8 +:203FA00001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D1C3 +:203FC0004FF4807000E001203449B1FBF0F04000616800EB5100B0FBF1F01FFA80F999E0C8 +:203FE000FDF7F6FA0646606A08B9012038E0606A012801D1022033E0606A022801D10420E9 +:204000002EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0B6 +:20402000606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606ADA +:20404000092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120BA +:20406000B6FBF0F04000616800EB5100B0FBF1F01FFA80F94EE0606A08B901203AE0606A8E +:20408000012801D1022035E0606A022801D1042030E0606A032803D106202BE00024F400E2 +:2040A000606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A60 +:2040C000072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A0A28AA +:2040E00001D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0400061684B +:2041000000EB5100B0FBF1F01FFA80F902E00120009000BF00BFB9F1100F10D3B9F5803F1B +:204120000DD24FF6F07009EA00000190C9F3420101980843019001982168C86042E1012075 +:2041400000903FE1012D06D0022D4ED0042D6ED0082D6DD1DDE0FDF729FA0646606A08B9D1 +:20416000012038E0606A012801D1022033E0606A022801D104202EE0606A032801D1062027 +:2041800029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE040 +:2041A000606A072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A31 +:2041C0000A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F0616800EB5100BB +:2041E000B0FBF1F01FFA80F9DFE0606A08B901203AE0606A012801D1022035E0606A02282C +:2042000001D1042030E0606A032801D106202BE0606A042801D1082026E0606A052801D1E1 +:204220000A2021E0606A062803D10C201CE026E0B8E0606A072801D1102015E0606A0828D7 +:2042400001D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D120 +:204260004FF4807000E001205C49B1FBF0F0616800EB5100B0FBF1F01FFA80F995E0FDF74D +:20428000A7F90646606A08B9012038E0606A012801D1022033E0606A022801D104202EE07C +:2042A000606A032801D1062029E0606A042801D1082024E0606A052801D10A201FE0606A58 +:2042C000062801D10C201AE0606A072801D1102015E0606A082801D1202010E0606A0928D1 +:2042E00001D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120B6FB98 +:20430000F0F0616800EB5100B0FBF1F01FFA80F94BE0606A08B9012038E0606A012801D1E6 +:20432000022033E0606A022801D104202EE0606A032801D1062029E0606A042801D108206A +:2043400024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D1102015E087 +:20436000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A0B +:204380000B2802D14FF4807000E001204FF40041B1FBF0F0616800EB5100B0FBF1F01FFA29 +:2043A00080F902E00120009000BF00BFB9F1100F06D3B9F5803F03D22068C0F80C9001E0D2 +:2043C000012000900120A4F86A00A4F868000020E06620670098BDE8FC9F00000024F40024 +:2043E0002DE9F04104460D4617469846069E4AE0701C002847D0FCF755FFA0EB0800B04239 +:2044000000D8C6B92068006820F4D070216808602068806820F00100216888602020C4F822 +:204420008000C4F8840000BF002084F87C0000BF0320BDE8F0812068006800F0040010B346 +:204440002068C069C0F3C020E8B14FF40060216808622068006820F4D0702168086020682C +:20446000806820F00100216888602020C4F88000C4F88400C4F8880000BF002084F87C00FB +:2044800000BF0320D5E72068C0692840A84201D1012000E00020B842AAD00020C9E710B57F +:2044A0000020FDF7F1FF10BD002002490860024908607047800000208400002070B504463B +:2044C0000D4600F019FA064672B63DB1012D0BD10848006820430749086006E005480068AC +:2044E000A0430449086000E000BF00BF304600F01EFA70BD8400002070B504460D464FF076 +:20450000FF3000F03FF870BD7047000070B5044600F0F5F9054672B604480068A0430349BE +:204520000860284600F006FA70BD00008C000020704770472DE9F04105460F46144600F03D +:20454000DEF9064672B6284600F04AFD034941F82040304600F0EEF9BDE8F08138130020B8 +:2045600070B5044600F0CBF9054672B604480068204303490860284600F0DCF970BD00007A +:204580008C0000202DE9F04706464E48D0F80080006830404B49086062E0002400E0641C5E +:2045A000494850F834004949096808404549096808400028F3D0444850F83400434909686C +:2045C00008404049096800EA01053F4800EBC4004068284028B94FF0FF303B4901EBC401DF +:2045E0004860394901EBC401496801EA050000F0F7FC37490860344800EBC40040680A781F +:20460000012191408843304901EBC401486000F076F9074672B62E480178012088402D49E8 +:20462000096881432B48016002240DE0601E264951F8300026490A78012191408843611ECA +:20464000214A42F83100641E002CEFD1384600F071F921491E4A126851F82200804700BF01 +:204660001C48006819490968084016490968084030B11A4800681A490968084000288CD0F0 +:20468000FFF757FF00F03BF9814672B6114800680E49096808400B490968084038B90F4895 +:2046A00000680F490968084008B9FFF72DFF484600F040F9FFF73CFF0248C0F80080BDE88F +:2046C000F087000090000020B81300208C0000209C00002088000020381300209400002099 +:2046E0009800002070B5044600F009F9054672B604480068204303490860284600F01AF9F2 +:2047000070BD00009400002070B504460D4600F0F6F8064672B608480068204306490860D2 +:20472000064850F835002043044941F83500304600F000F970BD000088000020B813002071 +:2047400070B5044611480178012000FA01F610480568046004E00E4801683046FFF7CCFE04 +:204760000C4800680A49096808400028F3D0304600F036FC054908600648006804490968C4 +:204780008843044908600248056070BD9C000020980000209400002070B50A46214C247817 +:2047A000A0420CD11F4C24781F4D2C7000EB40041E4D05EBC404647D1A4D2C7022E000EB08 +:2047C00040041A4D05EBC404237D00EB400405EBC404617D00EB400405EBC404647D03EB5B +:2047E0004305124E06EBC5056C7506290AD000EB4004354605EBC404247D01EB410506EB46 +:20480000C5052C75012400EB4005084E06EBC5052C73044C2478062C03D112B9E41F044D17 +:204820002C6070BD8801002089010020F80000208C01002002480068C0F302207047000069 +:204840000CED00E010B5002804DB0A07130E054A135406E00A07140E034A00F00F031B1F29 +:20486000D45410BD00E400E018ED00E000BF00BF00BFBFF34F8F00BF00BF00BF09480068D7 +:2048800000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BFAB +:2048A00000BFFDE70CED00E00000FA0500BF00BF00BFBFF34F8F00BF00BF00BF09480068BA +:2048C00000F4E06008490843001D0649086000BF00BF00BFBFF34F8F00BF00BF00BF00BF6B +:2048E00000BFFDE70CED00E00000FA05EFF310807047EFF310807047EFF310807047EFF3E0 +:204900001080704702E008C8121F08C1002AFAD170477047002001E001C1121F002AFBD157 +:20492000704780F31088704780F31088704780F31088704780F3108870472DE9F04FC9B0EA +:2049400006460F4690469946DDF84CB1DDF848A103AD0722002101A8FEF79CF900242E7082 +:20496000641C6F70641C85F80280641C1822002143A8FEF78FF93F20ADF80C018A20ADF8B6 +:204980000E0103A84590469401A8479007204890002143A800F094FB002803DAFF2049B087 +:2049A000BDE8F08F9DF8040010B19DF80400F6E7BDF80500A9F80000BDF80700AAF800004A +:2049C000BDF80900ABF800000020E8E72DE9F04FC7B006460F4690469946DDF844B1DDF8C6 +:2049E00040A101AD0020009000242E70641C6F70641C85F80280641C85F80390641C85F84B +:204A000004A0641C85F805B0641C5298A871641C5398C5F80700241D5498E872641C18224D +:204A2000002141A8FEF736F93F20ADF804018620ADF8060101A843904494CDF814D10120CE +:204A40004690002141A800F03BFB002803DAFF2047B0BDE8F08F9DF8000010B19DF8000026 +:204A6000F6E70020F4E72DE9F04FC9B08046894692469B46559F539D03AE05A82844029002 +:204A800005A82844401C3844019000200090002486F80080641CA6F80190A41CA6F803A012 +:204AA000A41C86F805B0641C5298B071641CF571641C2A4606F108005499FEF7E1F82C4478 +:204AC00002980770641C3A460298401C5699FEF7D7F83C44019957980880A41C0199589841 +:204AE0004880A41C1822002143A8FEF7D3F83F20ADF80C018320ADF80E0103A84590469466 +:204B0000CDF81CD101204890002143A800F0D8FA002803DAFF2049B0BDE8F08F9DF8000046 +:204B200010B19DF80000F6E70020F4E770B5C8B0044602AE00200190002534706D1C182273 +:204B4000002142A8FEF7A6F83F20ADF808018520ADF80A0102A84490459501A8469001205D +:204B60004790002142A800F0ABFA002802DAFF2048B070BD9DF8040010B19DF80400F7E7A5 +:204B80000020F5E7F0B5C7B004460F4601AE00200090002534706D1C22463946701CFEF745 +:204BA0006FF825441822002141A8FEF773F83F20ADF804018E20ADF8060101A843904495C9 +:204BC000CDF814D101204690002141A800F078FA002802DAFF2047B0F0BD9DF8000010B1AB +:204BE0009DF80000F7E70020F5E72DE9F04FC7B081460E4692469B460DF10408012E01D19B +:204C0000022104E0022E01D1102100E000210DF107000D18032200216846FEF73BF80024EF +:204C2000A8F80090A41C88F80260641C012E02D0022E04D101E0022705E0102703E04720AC +:204C400047B0BDE8F08F00BF3A46514608F10300FEF716F83C44A5F800B0A41C5098A870D7 +:204C6000641C5198E870641C52982871641C53986871641C5498A871641C1822002141A8E3 +:204C8000FEF708F83F20ADF804014FF48270ADF8060101A843904494CDF814D1032046903E +:204CA000002141A800F00CFA002801DAFF20C7E79DF8000010B19DF80000C1E7BDF80110CB +:204CC000559801800020BBE72DE9FF4FC7B0044690469946DDF850B10DF1040A012C01D1E9 +:204CE000022104E0022C01D1102100E000210DF105000F18032200216846FDF7CBFF00257A +:204D00008AF800406D1C012C02D0022C04D101E0022605E0102603E047204BB0BDE8F08FB9 +:204D200000BF32460AF101004899FDF7A9FF354487F800806D1C87F801906D1C18220021CE +:204D400041A8FDF7A7FF3F20ADF804014FF48170ADF8060101A843904495CDF814D10320C5 +:204D60004690002141A800F0ABF9002801DAFF20D3E79DF8000010B19DF80000CDE7BDF88F +:204D80000100ABF800000020C7E700B587B0002000901822002101A8FDF77CFF3F20ADF88E +:204DA000040040F20110ADF80600CDF814D001200690002101A800F083F9002802DAFF2048 +:204DC00007B000BD9DF8000010B19DF80000F7E70020F5E72DE9F047C8B0074688469146E3 +:204DE0001E46DDF840A102AD0020019000242F80A41CA5F80280A41C85F80490641C6E7157 +:204E0000641C32465146A81DFDF73AFF34441822002142A8FDF73EFF3F20ADF808014FF4D3 +:204E20008370ADF80A0102A84490459401A8469001204790002142A800F042F9002803DAC6 +:204E4000FF2048B0BDE8F0879DF8040010B19DF80400F6E70020F4E770B5C8B0044602AEBD +:204E60000020019000253480AD1C1822002142A8FDF710FF3F20ADF808011820ADF80A01A2 +:204E800002A84490459501A8469001204790002142A800F015F9002802DAFF2048B070BDF2 +:204EA0009DF8040010B19DF80400F7E70020F5E7F0B5C7B005460E4601AF002000900024E6 +:204EC0003D70641C7E70641C1822002141A8FDF7E1FE3F20ADF804010F20ADF8060101A893 +:204EE00043904494CDF814D101204690002141A800F0E6F8002802DAFF2047B0F0BD9DF832 +:204F0000000010B19DF80000F7E70020F5E72DE9F041C8B007460C46904602AE00200190CC +:204F2000002537706D1C74706D1C22464146B01CFDF7A6FE25441822002142A8FDF7AAFE12 +:204F40003F20ADF808010C20ADF80A0102A84490459501A8469001204790002142A800F09E +:204F6000AFF8002803DAFF2048B0BDE8F0819DF8040010B19DF80400F6E70020F4E700008D +:204F800000B589B0FEF732FA0E4A00210220FFF7D1FA0D4801900D48029001A90C4800F0EB +:204FA000BBF90C4803900C4804900C48059040F23C50069003A8FEF753FAFEF713FA09B089 +:204FC00000BD0000C95300080807032055040008570400082009032014080320CC0103207F +:204FE00001460022080C000408B91022090401F07F4008B90832090201F0704008B9121DE9 +:205000000901044800EB117000780244C2F11F00704700001457000810B504460120FFF7EE +:2050200061FB10BD10B504460120FFF789FB10BD70B505460C460549606808600448C5611E +:2050400000F010F82068FEF79DFA70BD54000020D802002010B5044600210120FFF754FB13 +:2050600010BD000002490160024901617047000081330008C933000800B587B000200090F7 +:205080001822002101A8FDF705FE0320ADF80400ADF80600CDF814D001200690002101A874 +:2050A00000F00EF8002802DAFF2007B000BD9DF8000010B19DF80000F7E70020F5E700009E +:2050C0002DE9F84F04468A460020FDF7D5FB4FF000092188608861F39F2087B2217B384636 +:2050E000A268FEF777F83BE048F2E800FFF79AFF31E069461F48FDF73DFB0098407A0F289A +:205100000DD1009800F10B067088B84202D13078216908707078F0B14FF001091BE0009843 +:2051200000F10B05B5F80100B84210D10098807AC01E00F0FF086069404501DD404600E0EC +:2051400060696061E91CD4E90402FBF744F8287808B14FF001090748FDF7FBFA0028C8D035 +:20516000B9F1000FC0D00120FDF786FB0020BDE8F88F00004C0000200EB51A48FDF7E9FA9C +:2051800000BB19480078E8B102A91648FDF7F2FA1648C06968B10298019001208DF8000088 +:2051A0001248C169684688479DF800000E49087002E001200C4908700B48007818B102988C +:2051C000FEF740F903E007480299FDF7A0FA0548FDF7BFFA28B90448007810B10148FFF7A7 +:2051E00039FF0EBDD4000020E0000020D80200202DE9F041044634480078062811D13248AF +:2052000000783249087030480470062004EB44012F4A02EBC1014875C01F2E490860002614 +:205220004EE0FDF7A1FE064604EB4400284901EBC0008068304404EB4401254A02EBC10163 +:20524000886004EB4400114601EBC00087681E48007800EB400001EBC0008068B84224D8AE +:205260001948057805EB450001EBC00090F815800BE005EB4500164901EBC000457D05EB75 +:20528000450001EBC00090F81580B8F1060F07D008EB48000E4901EBC0008068B842E8D98A +:2052A00029462046FDF792FA0AE0074801782046FDF7AEFA0448007804490870024804709E +:2052C0003046BDE8F08100008801002089010020F80000208C010020FBF7F6FFFDF7B8FD9A +:2052E000FBF7C4F9FDF7ACFFFDF7E6F8FDF7FAF8FBF79CF803E04FF0FF30FFF743F9FAE7BE +:2053000010B504460220FFF7EDF910BD10B504460220FFF715FA10BD70B505460C460549A0 +:20532000606808600448C56100F010F82068FEF74DF970BD5C000020F802002010B504463E +:2053400000210220FFF7E0F910BD0000024901600249016170470000C1340008FD34000828 +:205360002DE9F04105460C4616461F460020FBF751FB13480068A0F8095011480068C4727F +:20538000224631460E4800680C30FAF724FF0D48002102690846904748F2E800FFF7B6FF4D +:2053A000074800688078C21C0548016807F10800FAF711FF0120FBF72DFBBDE8F081000058 +:2053C000F0000020F80200200EB51A48FDF7C1F900BB19480078E8B102A91648FDF7CAF9E3 +:2053E0001648C06968B10298019001208DF800001248C169684688479DF800000E490870D7 +:2054000002E001200C4908700B48007818B10298FEF718F803E007480299FDF778F905480A +:20542000FDF797F928B90448007810B10148FFF785FF0EBDE4000020F4000020F8020020C2 +:20544000000000480100000000000048010000000000004801000000000000480100000028 +:20546000000000480100000000000048010000000000004801000000000000480100000008 +:205480000000004801000000000000480100000000000048010000000000004801000000E8 +:2054A0000000004801000000000000480100000000000048010000000000004801000000C8 +:2054C0000000004801000000000000480100000000000048010000000000004801000000A8 +:2054E000000000480100000000000048010000000000004801000000000000480100000088 +:20550000000000480100000000000048010000000000004801000000000000480100000067 +:20552000000000480100000000000048010000000000004801000000000000480100000047 +:2055400000000048010000000000004801000000000000000000000000000000405400081D +:20556000C4010320C8010320220404006C7AD8AC5772123456789ABCDEF0123456789ABC58 +:20558000DEF0FEDCBA0987654321FEDCBA098765432109534D54435F544B525F4F54410090 +:2055A000000000000000000000000000000000000000000044000800400508013A799C0002 +:2055C000F4010000FFFFFFFF48010100000020001000000001000000030000000500000057 +:2055E0000100000001000000060000000A000000200000000200000004000000080000006B +:205600001000000040000000800000000001000000020000000000000000000000000000B7 +:205620000000000001000000020000000300000004000000A0860100400D0300801A060049 +:2056400000350C0040420F0080841E0000093D0000127A000024F40000366E010048E80196 +:20566000006CDC0200000000000000000000000000000000010000000300000002000000DA +:205680000200000001000000020000000200000006000000040000000300000002000000F4 +:2056A00004000000040000000C0000000800000006000000040000000800000004000000B8 +:2056C0000C000000080000000600000004000000080000008FE5B3D52E7F4A982A487ACC61 +:2056E00020FE000019ED82AEED214C9D4145228E22FE000019ED82AEED214C9D4145228EA6 +:2057000023FE000019ED82AEED214C9D4145228E24FE0000040302020101010100000000D4 +:20572000000000005457000804000020900100009402000874570008000003204C0A000017 +:205740009402000874570008940100203422000014490008011B05120DFF01861204124832 +:205760001A100453093D32100243015AFF0101FF1100000001FF01FF01FF01FF01FF01FF6F +:2057800001FF01FF01FF01FF01560000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:2057A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09 +:2057C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9 +:2057E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9 +:20580000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8 +:20582000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88 +:20584000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF68 +:20586000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48 +:20588000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF28 +:2058A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF08 +:2058C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8 +:2058E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8 +:20590000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA7 +:20592000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87 +:20594000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF67 +:20596000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47 +:20598000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF27 +:2059A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07 +:2059C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7 +:2059E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7 +:205A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6 +:205A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86 +:205A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF66 +:205A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF46 +:205A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF26 +:205AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06 +:205AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6 +:205AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC6 +:205B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA5 +:205B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF85 +:205B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF65 +:205B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF45 +:205B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF25 +:205BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF05 +:205BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5 +:205BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5 +:205C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA4 +:205C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF84 +:205C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF64 +:205C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF44 +:205C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24 +:205CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04 +:205CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4 +:205CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4 +:205D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA3 +:205D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83 +:205D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63 +:205D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF43 +:205D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF23 +:205DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03 +:205DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3 +:205DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3 +:205E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA2 +:205E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82 +:205E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF62 +:205E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF42 +:205E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF22 +:205EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF02 +:205EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2 +:205EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC2 +:205F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA1 +:205F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81 +:205F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF61 +:205F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF41 +:205F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF21 +:205FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01 +:205FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1 +:205FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1 +:20600000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA0 +:20602000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80 +:20604000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60 +:20606000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF40 +:20608000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF20 +:2060A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00 +:2060C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0 +:2060E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0 +:20610000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F +:20612000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F +:20614000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5F +:20616000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F +:20618000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F +:2061A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF +:2061C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF +:2061E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF +:20620000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E +:20622000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E +:20624000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5E +:20626000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E +:20628000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E +:2062A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE +:2062C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE +:2062E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE +:20630000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9D +:20632000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D +:20634000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5D +:20636000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3D +:20638000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1D +:2063A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD +:2063C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD +:2063E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD +:20640000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C +:20642000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C +:20644000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5C +:20646000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C +:20648000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C +:2064A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC +:2064C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDC +:2064E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC +:20650000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9B +:20652000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B +:20654000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5B +:20656000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3B +:20658000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1B +:2065A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB +:2065C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB +:2065E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB +:20660000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9A +:20662000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7A +:20664000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5A +:20666000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3A +:20668000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1A +:2066A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA +:2066C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA +:2066E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBA +:20670000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99 +:20672000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79 +:20674000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF59 +:20676000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF39 +:20678000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19 +:2067A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9 +:2067C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD9 +:2067E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9 +:20680000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98 +:20682000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78 +:20684000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF58 +:20686000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38 +:20688000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF18 +:2068A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8 +:2068C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8 +:2068E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8 +:20690000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97 +:20692000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77 +:20694000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57 +:20696000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF37 +:20698000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF17 +:2069A000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7 +:2069C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7 +:2069E000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB7 +:206A0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF96 +:206A2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF76 +:206A4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF56 +:206A6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF36 +:206A8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF16 +:206AA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6 +:206AC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD6 +:206AE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB6 +:206B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF95 +:206B2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF75 +:206B4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55 +:206B6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF35 +:206B8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF15 +:206BA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF5 +:206BC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5 +:206BE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5 +:206C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF94 +:206C2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF74 +:206C4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF54 +:206C6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF34 +:206C8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF14 +:206CA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4 +:206CC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD4 +:206CE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB4 +:206D0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF93 +:206D2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73 +:206D4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53 +:206D6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF33 +:206D8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF13 +:206DA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3 +:206DC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3 +:206DE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB3 +:206E0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF92 +:206E2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF72 +:206E4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF52 +:206E6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF32 +:206E8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF12 +:206EA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2 +:206EC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD2 +:206EE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB2 +:206F0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF91 +:206F2000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF71 +:206F4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF51 +:206F6000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31 +:206F8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF11 +:206FA000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1 +:206FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD1 +:206FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB1 +:20700000401500201573000807C000081DB6000803C00008457B0008B5D30008000000009E +:20702000000000000000000000000000D9C30008057C0008000000006DC00008DBC3000848 +:207040002F73000809C000082F730008C9C300082F7300082F730008077C0008457C0008CF +:207060004F7C0008597C0008637C0008497B00082F7300082F7300082F7300082F73000805 +:207080002F7300082F730008757900082F7300082F7300082F7300082F7300086D7C00080D +:2070A0002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F73000880 +:2070C0002F7300082F7300082F7300082F730008A5D300082F7300082F7300082F7300088A +:2070E000117C000819C300082F7300082F73000863B900086BB900082F730008D1BD000833 +:207100002F7300082F7300082F7300082F7300082F7300082F7300082F7300082F7300081F +:207120002F7300082F7300082F7300082F7300082F7300082F7300082F73000800000000A9 +:207140000CC5040881321042010325093D72111319F0420872124B91ED1072193C69040163 +:20716000104115FF8F0C081254024C401AFF0101550A555CA80B4B300158091A705972A162 +:207180000A64387C092AA44132020000000000000000000000000000000000000000000081 +:2071A0000000000000000000000000000000000000000000000000000000000000000000CF +:2071C0000000000000000000000000000000000000000000000000000000000000000000AF +:2071E00000000000000000000000000000000000000000000000000000000000000000008F +:2072000000000000000000000000000000000000000000000000000000000000000000006E +:2072200000000000000000000000000000000000000000000000000000000000000000004E +:2072400000000000000000000000000000000000000000000000000000000000000000002E +:04726000000000002A +:20730000DFF80CD000F0E6FA0048004765000108401500200648804706480047FEE7FEE704 +:20732000FEE7FEE7FEE7FEE7FEE7FEE7FEE7FEE7B9C40008017300082DE9F05F0546002054 +:2073400092469B4688460646814640241BE0284641464746224600F007F953465A46C01A47 +:20736000914110D311461846224600F016F82D1A67EB01084F4622460120002100F00DF867 +:2073800017EB00094E41201EA4F10104DFDC484631462A464346BDE8F09F202A04DB203A0B +:2073A00000FA02F1002070479140C2F1200320FA03F319439040704710B540EA0104034632 +:2073C000A40703D009E010C9121F10C3042AFAD203E011F8014B03F8014B521EF9D210BDE8 +:2073E000D2B201E000F8012B491EFBD270470022F6E710B513460A4604461946FFF7F0FF1E +:20740000204610BD421C10F8011B0029FBD1801A70472DE9F04D81EA030404F0004B21F05C +:20742000004514464FF0000A23F0004150EA050220D054EA01021DD0C5F30A570246C5F398 +:207440001303C1F31300C1F30A5640F4801543F48013A7EB0608101BD64608F2FD3873EB34 +:20746000050002D308F1010801E092185B41B8F1000F03DA00200146BDE8F08D00204FF488 +:207480008011064684460EE0171B73EB050705D3121B63EB050306434CEA010C49084FEA4A +:2074A000300092185B4150EA0107EDD152EA030012D082EA040083EA0501084305D0101B07 +:2074C000AB4106D20122002306E000224FF0004302E06FF0010253101AEB06004CEB0851D6 +:2074E00010EB0A0041EB0B01BDE8F04D00F04CB80EB540F2334102910021CDE900110A4645 +:207500000B4600F050F803B000BDC1F30A5210B5C1F3130140F2FF3341F480119A4201DAF4 +:20752000002010BD40F233439A42A2F2334203DC524200F019F810BD904010BD30B50B46BD +:20754000014600202022012409E021FA02F59D4205D303FA02F5491B04FA02F52844151EBF +:20756000A2F10102F1DC30BD202A04DB203A21FA02F00021704721FA02F3D040C2F120025E +:20758000914008431946704710B5141E73F1000408DA401C41F1000192185B411A4301D174 +:2075A00020F0010010BD2DE9F04D92469B4611B1B1FA81F202E0B0FA80F220329046FFF7E5 +:2075C000ECFE04460F4640EA0A0041EA0B0153465A46084313D0114653EA010019D0C8F119 +:2075E00040025046FFF7C0FF05460E46504659464246FFF7D2FE084305D0012004E0204651 +:207600003946BDE8F08D0020054346EAE0762C4337430A986305E40AA0EB08000022FD0A3E +:2076200044EA47540A3002D500200146E9E7010510196941DDE9084500196941BDE8F04DA8 +:20764000A2E72DE9FE4F804681EA0300C00F0C46009021F0004123F00045B8EB0200A94120 +:2076600005D24046214690461C460B46024623F00040104347D0270DC7F30A00C3F30A51AF +:207680000290401A019040286BDAC3F3130040F4801B0098924620B10023D2EB030A63EBAC +:2076A0000B0B01985946C0F140025046FFF775FE06460D4650465946019A00F01DF910EB1A +:2076C00008006141002487EA115284EAE7731A4340D0009A62B3019A012A4FEA075215DCDB +:2076E000001B61EB02014FF0004202EA0752CDE90042001C41F5801132462B46FFF753FF4E +:2077000003B0BDE8F08F40462146F9E7001B61EB0201001C41F5801300185B412018A2F5F3 +:20772000001747EB030140EAD570B6196D4111E06D084FEA360645EAC0754FEA0752001B24 +:2077400061EB0201001C41F5801149084FEA30000019514132462B4603B0BDE8F04FFFF71C +:2077600013BF0098012240000023D0EB020263EBE073009821464FEAE074B8EB000061EB3E +:207780000401E9E783F000435BE781F0004158E72DE9FE4F81EA030404F0004421F00041CC +:2077A00000944FF0000B23F0004350EA01045ED052EA03045BD0C3F30A54C1F30A552C4423 +:2077C000A4F2F3340194A0FB0254C1F3130141F48011C3F3130343F4801301FB024400FB05 +:2077E000034E840A970A44EA815447EA8357A4FB076802958D0A05FB07854FEA932C04FB3C +:207800000C542705029D4FEA065847EA1637B5EB08056EEB070C870E920E47EA811742EAE5 +:207820008312A7FB0201B6EB0B0164EB00042B0D43EA0C335E1844EB1C50DA465146E7FBC0 +:207840000201C5F313044FEA0B3343EA14534FEA0432019C43EA0603A4F10C040294009C32 +:20786000CDE900B4FFF79FFE03B0BDE8F08F00200146F9E7C1F30A52C1F3130140F2FF33B1 +:2078800041F480119A4202DA00200146704740F233439A42A2F2334202DC5242FFF764BE35 +:2078A000FFF77BBD30B5041E71F1000404DB4FF00044404264EB0101141E73F1000405DB7E +:2078C0001C464FF00043524263EB0403994208BF904230BD064C074D06E0E06840F0010372 +:2078E00094E8070098471034AC42F6D3FFF70CFDDCC404080CC50408202A06DBCB17203A3C +:2079000041FA02F043EAE07306E041FA02F3D040C2F12002914008431946704770B58C18C4 +:2079200010F8015B15F0070301D110F8013B2A1106D110F8012B03E010F8016B01F8016BBC +:207940005B1EF9D12B0705D40023521E0DD401F8013BFAE710F8013BCB1A921C03E013F88A +:20796000015B01F8015B521EF9D5A142D8D3002070BD000010B5024800F048FC10BD00002D +:207980006004002070B50546AC6A606D00F0500098BB606D40F4007060652068006800F067 +:2079A0000800A8B1206804F00FF810B32068C06800F40050E8B9606D20F480706065606D28 +:2079C00000F48050A8B9606D40F00100606510E02068C06800F0020058B9606D20F480704B +:2079E0006065606D00F4805018B9606D40F001006065204600F002FC0CE0FFE7606D00F0BA +:207A0000100018B1204600F000FC03E0E06C416B2846884770BD70B50546AC6A606D40F073 +:207A200040006065A06D40F00400A065204600F0ECFB70BD70B50446A56A284600F0E4FBD6 +:207A400070BD000070B50446206803F0A9FF0646206803F0AAFF70B36EBB2068806800F04B +:207A60000D0001280AD120688168174A1140891C816000BF03202168086009E0606D40F093 +:207A800010006065A06D40F00100A065012070BD01F0A0F905460FE001F09CF9401B0228B1 +:207AA0000AD9606D40F010006065A06D40F00100A0650120EBE705E02068806800F0010095 +:207AC0000028E9D10020E2E7C0FFFF7F70B50446206803F06AFF88BB2068806818490840EF +:207AE00048B1606D40F010006065A06D40F00100A065012070BD206803F03CFF01F06AF920 +:207B0000054615E0206803F050FF10B9206803F031FF01F05FF9401B022809D9606D40F03A +:207B200010006065A06D40F00100A0650120E1E72068006800F001000028E3D00020D9E7A8 +:207B40003F00008000BFFEE710B5024800F0C8FE10BD0000C40400200F4B02689A4206D2D0 +:207B6000426C92080D4B03EB8202826406E0426C92080A4B1C3303EB820282640278083A27 +:207B80001423B2FBF3F1054A8032C26401F01C0301229A4002657047080402400008024033 +:207BA00001794A1E064B03EB82024265044A403282654A1E02F0030301229A40C265704797 +:207BC0000009024030B5D0E913546C60446D14B1D0E916546C6090F8444004F01C050124DE +:207BE000AC40056C6C60046863608468102C04D10468A2600468E16003E00468A160046859 +:207C0000E26030BD704710B5012000F0F3FF10BD10B54FF4806000F0EDFF4FF4006000F092 +:207C2000E9FF4FF4805000F0E5FF4FF4005000F0E1FF4FF4804000F0DDFF4FF4004000F0D0 +:207C4000D9FF10BD10B5022000F0D4FF10BD10B5042000F0CFFF10BD10B5082000F0CAFFEE +:207C600010BD10B5102000F0C5FF10BD10B5202000F0C0FF402000F0BDFF802000F0BAFFB8 +:207C80004FF4807000F0B6FF4FF4007000F0B2FF10BD0000F8B504460D460020009000BF32 +:207CA00094F85000012801D10220F8BD012084F8500000BF2046FFF7C5FE06468EBB606DE9 +:207CC00020F4885040F002006065206881681B4A114005F0804242F000421143816000BF7B +:207CE00013E00098401C00901549009888420CD3606D20F0020040F01000606500BF0020AB +:207D000084F8500000BF0120CFE720688168C90F0029E6D1606D20F0020040F00100606503 +:207D200004E0FFE7606D40F01000606500BF002084F8500000BF3046B7E70000C0FFFF3F2C +:207D4000AB6A02007047704770477047704700002DE9F84F05460C464FF0000A0020009086 +:207D6000F949E068884200D000E000BF00BF95F85000012802D10220BDE8F88F012085F8BC +:207D8000500000BF286803F01AFE002872D12968D4E9002001F1300CC0F3012B0CEB8B03CE +:207DA000D3F800C000F01F0E4FF01F0B0BFA0EFB2CEA0B0C00F01F0BC2F3846E0EFA0BFEA5 +:207DC0004CEA0E0CC3F800C000BF286803F0F7FD8146286803F0DFFD8046B9F1000F2AD102 +:207DE000B8F1000FFBD1A2682168286803F0FEFD60692968C968C1F3C101490000FA01F7B2 +:207E00002069042818D028682268216900F1600C0CEB8103D3F800C0DFF830B30CEA0B0CF7 +:207E200002F0F84B4BF0004B4BEA070B4CEA0B0CC3F800C000BFA8E00021286803F0A2FDEE +:207E4000C0F3120030B90021286803F09BFDC0F3846007E00021286803F094FD90FAA0F06B +:207E6000B0FA80F02168C1F3120121B92168C1F3846105E0ACE1216891FAA1F1B1FA81F167 +:207E8000884204D100221146286803F0C9FD0121286803F077FDC0F3120030B90121286808 +:207EA00003F070FDC0F3846007E00121286803F069FD90FAA0F0B0FA80F02168C1F3120155 +:207EC00019B92168C1F3846104E0216891FAA1F1B1FA81F1884204D100220121286803F0A1 +:207EE0009FFD0221286803F04DFDC0F3120030B90221286803F046FDC0F3846007E00221BE +:207F0000286803F03FFD90FAA0F0B0FA80F02168C1F3120119B92168C1F3846104E02168BD +:207F200091FAA1F1B1FA81F1884204D100220221286803F075FD0321286803F023FDC0F3B4 +:207F4000120030B90321286803F01CFDC0F3846007E00321286803F015FD90FAA0F0B0FA6B +:207F600080F02168C1F3120119B92168C1F3846104E0216891FAA1F1B1FA81F1884204D107 +:207F800000220321286803F04BFD286803F00DFD002872D12868E2682168D0F8B030C1F319 +:207FA000120C23EA0C0302F0180BDFF8A4C12CFA0BFC0CEA010C43EA0C03C0F8B03000BF73 +:207FC0006149E06888427DD12368C3F312031BB92368C3F3846304E0236893FAA3F3B3FA06 +:207FE00083F35B1C03F01F03092B3ED82368C3F312031BB92368C3F3846304E0236893FAE7 +:20800000A3F3B3FA83F35B1C03F01F034FF0010C0CFA03FC2368C3F312031BB92368C3F35F +:20802000846304E0236893FAA3F3B3FA83F35B1C03F01F034CEA836C2368C3F312031BB9C9 +:208040002368C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F0303EB43034FF0000B39 +:208060004BEA03534CEA030341E02368C3F3120323B92368C3F3846305E077E0236893FA6A +:20808000A3F3B3FA83F35B1C03F01F034FF0010C0CFA03FC2368C3F312031BB92368C3F3DF +:2080A000846304E0236893FAA3F3B3FA83F35B1C03F01F034CEA836C2368C3F312032BB939 +:2080C000236800E018E0C3F3846304E0236893FAA3F3B3FA83F35B1C03F01F030A3B03EB2C +:2080E00043034FF0007B4BEA03534CEA03031946A268286803F07AFC164920680840A8B3CD +:2081000000BF1548806800F0E07600BF134803F04CFC60BB12492068884230D106F40000FD +:2081200068BB0E492868884258D146F400010A4803F070FC0B4800680B49B0FBF1F000EBD0 +:2081400040008000009016E000007F4000F0FF03FFFF0700000008800003045000000450F0 +:20816000000052C714000020400D030017E028E00098401E009000980028F9D12EE01B49E1 +:20818000206888420CD106F0807048B918492868884223D146F08071164803F03BFC1DE06E +:2081A00015492068884219D106F48000B0B910492868884212D146F480010E4803F02AFC82 +:2081C0000CE0686D40F0200068654FF0010A05E0686D40F0200068654FF0010A00BF002077 +:2081E00085F8500000BF5046C6E50000000084CB0000045000030450010000800121014ACA +:208200001170704788020020704770472DE9F04704464FF0000A206805682068466805F00E +:208220000200022811D106F0020002280DD1606D00F0100018B9606D40F400606065204606 +:20824000FFF780FD02202168086005F00400042803D106F00400042807D005F00800082875 +:2082600041D106F0080008283DD1606D00F0100018B9606D40F400706065206803F0A4FBC2 +:2082800010B32068C06800F40050B0F5005F24D02068006800F0080008281ED1206803F0AD +:2082A0008EFB90B92068406820F00C0021684860606D20F480706065606D00F4805018B977 +:2082C000606D40F00100606507E0606D40F010006065A06D40F00100A0652046FFF78EFFF6 +:2082E0000C202168086005F02000202803D106F02000202807D005F04000402856D106F041 +:208300004000402852D1606D00F0100018B9606D40F4005060652068C16C01F0C00109B9B5 +:20832000012100E00021894600BF206803F04CFB07462068D0F80C80B9F1000F06D108F019 +:20834000007020BB1FB308F4005000BB2068006800F04000402823D12068C06800F40010C9 +:20836000A8B9206803F017FB90B92068406820F0600021684860606D20F480506065606DB2 +:2083800000F4807018B9606D40F00100606507E0606D40F010006065A06D40F00100A06569 +:2083A0002046FFF7D0FC60202168086005F0800080280DD106F08000802809D1606D40F430 +:2083C00080306065204600F06BF980202168086005F48070B0F5807F0FD106F48070B0F5E1 +:2083E000807F0AD1606D40F4003060652046FFF7ACFC4FF480702168086005F40070B0F577 +:20840000007F0FD106F40070B0F5007F0AD1606D40F4802060652046FFF798FC4FF400708B +:208420002168086005F01000102820D106F0100010281CD1606B10B94FF0010A06E02068A6 +:20844000C16801F0030109B14FF0010ABAF1010F0AD1606D40F480606065A06D40F002007F +:20846000A0652046FFF7D1FE10202168086005F48060B0F5806F13D106F48060B0F5806FEC +:208480000ED1606D40F480406065A06D40F00800A0654FF48060216808602046FFF754FC6D +:2084A000BDE8F0872DE9F84304464FF000090020009014B90120BDE8F883206920B1202065 +:2084C000005D012800D100BF606D30B9204600F0E9F80020A06584F8500020688168C1F383 +:2084E000407131B120688168664A1140816000BF00BF206803F05EFAA0B920688168624ACF +:20850000114041F08051816000BF604800686049B0FBF1F0009002E00098401E0090009893 +:208520000028F9D1206803F045FA48B9606D40F010006065A06D40F00100A0654FF0010930 +:20854000206803F03CFA0646606D00F0100000287ED1002EFCD1606D20F4807040F00200DC +:208560006065206803F021FA68B94A4803F01DFA48B960684849896821F47C110143464A22 +:20858000916000BF00BF607E616B41EA4030E1680843A16808432021095D40EA01452020E8 +:2085A000005D012803D1A08C401E45EA4045A06A28B1208D00F47070E16A08430543206859 +:2085C000C0683649084028432168C860206803F0F6F98046206803F0DEF90746B8F1000F09 +:2085E0002CD127BB207E002141EA803194F8300041EA40052068C06844F2020188432843B6 +:208600002168C86094F83800012811D1E06B40F00101206C0843616C0843A16C084321688D +:20862000096940F2FC72914308432168086105E02068006920F0010021680861206901288C +:208640000BD12068006B20F00F00E169491E00E010E008432168086305E02068006B20F084 +:208660000F0021680863606D20F0020040F00100606505E0606D40F0100060654FF0010922 +:20868000484618E7C0FFFF5FC0FFFF7F14000020400D0300000004500003045007C0F0FF0E +:2086A0007047000010B596B004464FF4806002904FF04050119002A801F04AF908B105F0FD +:2086C00029FF4FF400504FF0B041C96C01434FF0B042D1641146C96C0140019100BF00BFF3 +:2086E00017481849886605211648C166002101674167802181674900C1678900C0F8801025 +:208700002021C0F884100902C0F88810683000F067F908B105F0FEFE00BF0A4868300949E4 +:2087200008656438C1F8900000BF00221146122000F0E8FF122000F0D5FF16B010BD00001D +:20874000080002405C0400202DE9F04104460E461746206803F033F9002852D100BF94F8D0 +:208760005000012802D10220BDE8F081012084F8500000BF2046FFF7A9F90546002D3BD147 +:20878000606D40F60161884340F480706065606D00F4805020B1A06D20F00600A06501E055 +:2087A0000020A0651848E16CC8621848E16C08631748E16C48631C202168086000BF002042 +:2087C00084F8500000BF2068406840F01000216848602068C06840F001002168C860226851 +:2087E00002F140013B463246E06C00F061F90546206803F0F3F805E000BF002084F8500075 +:2088000000E002252846AFE785790008357A0008177A000800BF0448406820F001000249E8 +:20882000486000BF70470000002004E000BF0448406820F004000249486000BF70470000E6 +:20884000002004E000BF0448406820F002000249486000BF70470000002004E070B5044673 +:20886000002594F82500022803D00420E063012534E02068006820F00E00216808602068FD +:20888000006820F0010021680860A06C006820F48070A16C086094F8440000F01C01012083 +:2088A0008840216C4860D4E913104860606D40B1606D006820F48070616D0860D4E9161023 +:2088C0004860012084F8250000BF002084F8240000BFA06B10B12046A16B8847284670BD48 +:2088E00070B50446206C05682068066894F8440000F01C01042088402840E0B106F004005E +:20890000C8B12068006800F0200028B92068006820F004002168086094F8440000F01C012B +:2089200004208840216C4860206B002856D02046216B884752E094F8440000F01C0102204B +:208940008840284018B306F0020000B32068006800F0200040B92068006820F00A002168E5 +:208960000860012084F8250094F8440000F01C0102208840216C486000BF002084F8240052 +:2089800000BFE06A50B32046E16A884726E094F8440000F01C01082088402840F0B106F079 +:2089A0000800D8B12068006820F00E002168086094F8440000F01C0101208840216C48602C +:2089C0000120E06384F8250000BF002084F8240000BF606B10B12046616B884770BD00009A +:2089E00070B504460CB9012070BD2F49206888420BD22E492068401A1421B0FBF1F08000B4 +:208A000060642A48083820640AE027492068401A1421B0FBF1F080006064234808382064EC +:208A2000022084F825002068056847F6F0708543D4E9020108432169084361690843A1691A +:208A40000843E1690843216A08430543206805602046FFF781F8A068B0F5804F01D10020E8 +:208A600060602079A16C0860D4E913104860606860B16068042809D82046FFF791F80020ED +:208A8000616D0860D4E91610486003E000206065A065E0650020E063012084F825000020BE +:208AA00084F8240000BF9FE708040240080002402DE9F04104460D4616461F464FF000084D +:208AC00000BF94F82400012802D10220BDE8F081012084F8240000BF94F8250001283FD189 +:208AE000022084F825000020E0632068006820F00100216808603B46324629462046FFF79A +:208B000061F8206B30B12068006840F00E00216808600BE02068006820F004002168086091 +:208B20002068006840F00A0021680860A06C006800F4803028B1A06C006840F48070A16C84 +:208B40000860606D28B1606D006840F48070616D08602068006840F001002168086006E080 +:208B600000BF002084F8240000BF4FF002084046ACE7000070B5044600F02CF9064625461A +:208B8000681C10B100F02CF905440AE000BF0848006820F004000649086000BF00BF00BFC9 +:208BA00030BF00F017F9801BA842EFD370BD000010ED00E070B505460024002D05DD02E0F0 +:208BC0006D10601CC4B2012DFAD1094850F8240068B1074850F82400806840B1044A52F82B +:208BE00024205068024A52F824209168884770BDA402002010B5044604480068204020B1F0 +:208C0000024804602046FFF7D5FF10BD0C08005870B503460022BDE0012696400D6805EAAF +:208C20000604002C72D04D68012D08D04D68022D05D04D68112D02D04D68122D13D19868AB +:208C400056000325B540A8435600CD68B54028439860586801259540A8430D79C5F30015DA +:208C6000954028435860D86856000325B540A84356008D68B5402843D8604D68022D02D0C5 +:208C80004D68122D13D1D60803F1200555F826005507EE0E0F25B540A8435607F60E0D694F +:208CA000B5402843D60803F1200545F82600186856000325B540A8430D7905F00305560043 +:208CC000B540284318604D6805F08055B5F1805F5FD1334D960855F8260095072E0F0F25EA +:208CE000B540A843B3F1904F01D1002515E02D4DAB4201D1012510E02B4DAB4201D1022578 +:208D00000BE02A4DAB4202D1032506E041E0284DAB4201D1042500E007259607360FB540C2 +:208D200028431F4D960845F82600224D2868A0434D6805F48035B5F5803F00D120431D4D0F +:208D400028602D1D2868A0434D6805F40035B5F5003F00D12043174D2D1D2860154D803D79 +:208D60002868A0434D6805F48015B5F5801F00D12043104D803D28602D1D2868A0434D68AC +:208D800005F40015B5F5001F00D12043094D7C3D2860521C0D68D540002D7FF43DAF70BD80 +:208DA000080001400004004800080048000C00480010004880080058024613690B400BB177 +:208DC000012000E0002070470AB1816100E081627047000001480068704700000800002014 +:208DE00001480078704700001000002001480068704700000C000020024692F841002028DC +:208E00002DD100BF92F84000012801D102207047012082F8400000BF242082F841001068E6 +:208E2000006820F00100136818601068006820F480501368186010680068084313681860F1 +:208E40001068006840F0010013681860202082F8410000BF002082F8400000BFD7E70220DB +:208E6000D5E710B502460B4692F8410020282AD100BF92F84000012801D1022010BD012036 +:208E800082F8400000BF242082F841001068006820F00100146820601068016821F47061A6 +:208EA00041EA0321106801601068006840F0010014682060202082F8410000BF002082F829 +:208EC000400000BFDAE70220D8E7000010B504460CB9012010BD94F8410028B9002084F8E5 +:208EE0004000204600F0F0F9242084F841002068006820F0010021680860606820F0706058 +:208F0000216808612068806820F4004021688860E068012805D1A06840F4004021688860F6 +:208F200004E0A06840F4044021688860E068022802D180022168486020684068134908438D +:208F4000216848602068C06820F400402168C860D4E904010843A16940EA01202168C86018 +:208F6000D4E907010843216808602068006840F001002168086000206064202084F84100FD +:208F80000020206384F8420000BFA3E7008000022DE9FC5F0446894692469B46DDE90C7818 +:208FA0000E9E94F8410020287ED117B1B8F1000F05D14FF4007060640120BDE8FC9F00BFB4 +:208FC00094F84000012801D10220F6E7012084F8400000BFFFF7FEFE054619230122D103BF +:208FE0002046009502F036FC08B10120E5E7222084F84100402084F84200002060646762E2 +:20900000A4F82A8060635B46524649462046CDE9006502F089FB30B100BF002084F840000C +:2090200000BF0120C9E7608DFF280CD9FF2020853D48009094F828204FF0807349462046D3 +:2090400002F0EEFB0BE0608D20853748009094F828204FF000734946204602F0E1FB00BFA1 +:209060003346002204212046009502F0F3FB08B10120A2E72068406A616A0870606A401C57 +:209080006062208D401E2085608D401E6085608D48B3208D38BB334600228021204600956F +:2090A00002F0D8FB18B100E03CE0012085E7608DFF280CD9FF2020850020009094F8282058 +:2090C0004FF080734946204602F0AAFB0BE0608D20850020009094F828204FF00073494690 +:2090E000204602F09DFB608D0028B9D12A463146204602F0DEFB08B101205EE720202168E1 +:20910000C861206840680949084021684860202084F84100002084F8420000BF84F84000D5 +:2091200000BF4AE7022048E70024008000E800FE2DE9FC5F0446894692469B46DDE90C78D7 +:209140000E9E94F8410020287DD117B1B8F1000F05D14FF4007060640120BDE8FC9F00BF13 +:2091600094F84000012801D10220F6E7012084F8400000BFFFF72EFE054619230122D103ED +:209180002046009502F066FB08B10120E5E7212084F84100402084F8420000206064676212 +:2091A000A4F82A8060635B46524649462046CDE9006502F0F7FA30B100BF002084F84000FE +:2091C00000BF0120C9E7608DFF280CD9FF2020850020009094F828204FF080734946204697 +:2091E00002F01EFB0BE0608D20850020009094F828204FF000734946204602F011FB00BFFF +:209200002A463146204602F07FFB08B10120A4E7606A007821688862606A401C6062608DA6 +:20922000401E6085208D401E2085608D40B3208D30BB3346002280212046009502F00AFB95 +:2092400010B1012089E73AE0608DFF280CD9FF2020850020009094F828204FF080734946A0 +:20926000204602F0DDFA0BE0608D20850020009094F828204FF000734946204602F0D0FA5B +:20928000608D0028BCD12A463146204602F011FB08B1012061E720202168C861206840689D +:2092A0000849084021684860202084F84100002084F8420000BF84F8400000BF4DE7022079 +:2092C0004BE7000000E800FE30B585B004462F4920680968884226D12C4890F8500000F0A4 +:2092E000F0004FF0904101EB8015142228496846FEF762F8254890F8520000F00F010120E1 +:209300008840224991F8501001F00F02012191400843009069462846FFF77AFC4FF4001085 +:2093200002F0C1FB2FE019492068D1F8A810884227D1164890F8F80000F0F0004FF0904175 +:2093400001EB80151422124914316846FEF734F80E4890F8FA0000F00F01012088400B49D2 +:2093600091F8F81001F00F02012191400843009069462846FFF74CFC4FF4000002F093FB6E +:2093800001E005F0C7F805B030BD00007400002064C40408034800680349097808440149B8 +:2093A00008607047080000201000002010B500240948006840F4807007490860032000F0A5 +:2093C000DFF9002000F00AF808B1012401E000F04FF9204610BD00000040005870B5044672 +:2093E000002511480078D8B100F06AFD0E4909784FF47A72B2FBF1F1B0FBF1F6304601F008 +:20940000F2FD58B9102C07D200222146501E00F079F90648046004E0012502E0012500E03A +:209420000125284670BD0000100000200C000020704770477047704770477047014691F8F5 +:209440003600704710B504462068006800F0010050B12068806800F0010028B1012021684A +:2094600048602046FFF7E6FF20680068C0F3400050B120688068C0F3400028B10220216838 +:2094800048602046FFF7D4FF20680068C0F3800050B120688068C0F3800028B104202168A8 +:2094A0004860204600F0E3F820680068C0F3C00050B120688068C0F3C00028B10820216802 +:2094C00048602046FFF7B7FF20680068C0F3001050B120688068C0F3001028B11020216859 +:2094E00048602046FFF7A5FF20680068C0F3401050B120688068C0F3401028B120202168BB +:2095000048602046FFF799FF20680068C0F3801050B120688068C0F3801028B14020216806 +:2095200048602046FFF788FF10BD000070B504460CB9012070BD6068012800D100BF4FF68B +:20954000FF716069884200D000BF606800B900BF94F8360028B9002084F83500204600F06F +:209560004DF8022084F836002068C5686068012801D125F006054FF6FF716069884201D021 +:2095800025F46045606808B925F0D80519480540D4E901010843216A0843616A0843A16AEB +:2095A00008430543606818B9E1692069084305436068012801D1E06805434FF6FF71606948 +:2095C000884203D0D4E90510084305432068C56009492068884205D1D4E90B0108432168C5 +:2095E000086202E02168E06A0862012084F8360000209FE7F8F119FF007C004038B5044675 +:209600000D492068884215D140054FF0B041896D01434FF0B04291651146896D01400091C7 +:2096200000BF00BF002211462F2000F06BF82F2000F058F838BD0000007C004010B5044642 +:20964000022084F83600204602F0D6FB2046FFF7F5FE032800D110BD2068C06820F4002011 +:209660002168C860012084F836000020F3E7704708B5032000F084F84FF400204FF0B041D6 +:20968000096D01434FF0B04211651146096D0140009100BF00BF002211466FF00B0000F079 +:2096A00031F8002211466FF00A0000F02BF8002211466FF0090000F025F800221146501FB6 +:2096C00000F020F800221146101F00F01BF800221146901E00F016F800221146501E00F0DB +:2096E00011F808BD01460846002809DB00F01F0301229A4043099B0003F1E023C3F8002132 +:2097000000BF70472DE9F05F80460D46164603F065FE074639462A46334601F00700C0F145 +:20972000070ABAF1040F02D94FF0040A01E0C0F1070AD14600F1040ABAF1070F02D24FF0A5 +:20974000000A01E0A0F1030AD4464FF0010A0AFA09FAAAF1010A0AEA020A0AFA0CFA4FF026 +:20976000010B0BFA0CFBABF1010B0BEA030B4AEA0B042146404603F039FEBDE8F09F000098 +:2097800000BF00F00702064B19684FF6FF031940044B0B4343EA0221014B196000BF704777 +:2097A0000CED00E00000FA050248006800F4C060704700000004005801462B48006820F0C6 +:2097C0000E000A681043284A10604FF48030274A12688243254B1A6000BF00BF234A4032EA +:2097E00012688243214B40331A6000BF00BF1F4A7C3A126882431D4B7C3B1A6000BF00BFDE +:209800001A1F126882431B1F1A6000BF486800F48030B0F5803F07D15801144A1268024357 +:20982000124B1A6000BF00BF087900F0010050B14FF480300D4A803A126802430B4B803B8C +:209840001A6000BF00BF087900F00200022809D1C003064A7C3A12680243044B7C3B1A6091 +:2098600000BF00BF0020704704040058800800580348006820F48070014908607047000033 +:20988000000400580348006840F480700149086070470000000400580348006840F00100EC +:2098A00001490860704700000404005810B50C48006800F4807018B9FFF7E4FF012400E0CB +:2098C000002400BF0748006820F080704FF0B041C1F8900000BF012C01D1FFF7C9FF10BD2C +:2098E000000400589000005830B585B00546012002F0AFF8042000900220019003200390E8 +:2099000000200290049069464FF09040FFF780F90D48006800F4807018B9FFF7B3FF012495 +:2099200000E000240948006820F0407045F0807108434FF0B041C1F89000012C01D1FFF7CB +:2099400097FF05B030BD000000040058900000582DE9F04704460025A946207800F0400018 +:2099600040282CD1206B90B1B0F5800F06D0B0F5000F12D0B0F5400F10D10DE04FF0B04025 +:20998000C06840F480304FF0B041C86008E0201D02F06DFB054603E002E001E0012500BF0E +:2099A00000BF5DB9206BA649096821F4400101434FF0B042C2F8881000BF00E0A946208894 +:2099C00000F40060B0F5006F57D100BF9C480830006800F440700746206CB8424BD0FFF72C +:2099E00051FF67B9206C96490831096821F4407101434FF0B042C2F8901000BF39E090489D +:209A00000830D0F8008000BF4FF0B040D0F8900040F480308A490831086000BF00BF4FF06B +:209A2000B040D0F8900020F48030086000BF28F44070216C40EA01084FF0B040C0F8908070 +:209A400000BFD0F8900000F0010088B1FFF7C2F9064608E0FFF7BEF9801B41F288318842E2 +:209A600001D9032503E002F0B9F80128F2D100BF00BFA94600E0A94600BF207800F00100EE +:209A800058B1A0696E49096821F0030101434FF0B042C2F8881000BF00BF207800F00200A8 +:209AA00002280BD1E0696649096821F4406101434FF0B042C2F8881000BF00BF207800F0B4 +:209AC0001000102802D1A06A02F05AF9207800F02000202802D1E06A02F052F9207800F04A +:209AE0000400042802D1206A02F036F9207800F00800082802D1606A02F02EF9208800F4A6 +:209B00008070B0F5807F1AD1676B384602F018F900BF606BB0F1006F07D14FF0B040C068AA +:209B200040F080704FF0B041C860606BB0F1806F05D1201D02F0E2FA054605B1A9462088D9 +:209B400000F40070B0F5007F25D100BFA06BB0F1804F05D0A06BB0F1004F01D0A06B18B9D0 +:209B6000A06B02F029F909E0A06B20F08057002002F022F9384602F0E3F800BF00BFA06BEA +:209B8000B0F1C05F07D14FF0B040C06840F080704FF0B041C860208800F48060B0F5806F4E +:209BA0001ED1E06B2649096821F0405101434FF0B042C2F8881000BFE06BB0F1005F05D142 +:209BC0001046C06840F480301146C860E06BB0F1805F05D1201D02F0D8FA054605B1A94612 +:209BE000208800F48050B0F5805F0CD1606C14490C31096821F4404101434FF0B042C2F8FC +:209C0000941000BF00BF208800F40050B0F5005F13D1E06C4FF0B041496A21F03001014399 +:209C20004FF0B042516200BFA06C1146496A21F003010143516200BF00BF4846BDE8F08737 +:209C4000880000582DE9F04104460E4614B90120BDE8F0819848006800F00700B04217D221 +:209C60009548006820F00700304393490860FFF7B1F8054606E0FFF7ADF8401B022801D907 +:209C80000320E5E78C48006800F00700B042F2D1207800F0020002281DD1A0684FF0B04113 +:209CA000896821F0F00101434FF0B042916000BFFFF790F8054606E0FFF78CF8401B0228DE +:209CC00001D90320C4E700BF4FF0B0408068C0F300400028F0D0207800F0200020281CD14E +:209CE00060697649096821F0F00101434FF0B042C2F8081100BFFFF76DF8054606E0FFF7E0 +:209D000069F8401B022801D90320A1E700BF6B480068C0F340400028F1D0207800F040001A +:209D200040281DD1A0696549096821F00F0141EA10114FF0B042C2F8081100BFFFF74AF83D +:209D4000054606E0FFF746F8401B022801D903207EE700BF59480068C0F300400028F1D013 +:209D6000207800F0040004281DD1E0684FF0B041896821F4E06101434FF0B042916000BF59 +:209D8000FFF728F8054606E0FFF724F8401B022801D903205CE700BF4FF0B0408068C0F31C +:209DA00040400028F0D0207800F0080008281ED12169C8004FF0B041896821F4605101430F +:209DC0004FF0B042916000BFFFF704F8054606E0FFF700F8401B022801D9032038E700BF31 +:209DE0004FF0B0408068C0F380400028F0D0207800F0010098B36068022804D101F0BAFEAD +:209E0000A8B9012024E76068032804D101F091FF68B901201CE7606820B901F039FF30B974 +:209E2000012015E701F0B4FE08B9012010E760684FF0B041896821F0030101434FF0B04216 +:209E4000916000BFFEF7C6FF054609E0FEF7C2FF401B41F28831884202D90320F8E605E0DC +:209E600001F06AFE6168B0EB810FEFD11248006800F00700B04217D90F48006820F0070064 +:209E800030430D490860FEF7A5FF054606E0FEF7A1FF401B022801D90320D9E6064800683B +:209EA00000F00700B042F2D102F09EFAFEF79EFF0746FFF793FACBE6004000580801005860 +:209EC00010B500F033F84FF0B041896801F0F0010909034A52F82110B0FBF1F010BD00006C +:209EE00020C3040810B5FFF7EBFF4FF0B041896801F4E061090A034A12F8211001F01F01CB +:209F0000C84010BD60C3040810B5FFF7D9FF4FF0B041896801F46051C90A034A12F8211088 +:209F200001F01F01C84010BD60C304082DE9F04101F002FE06463EB901F0A1FEC0F303103B +:209F4000234951F820403FE0042E01D1214C3BE0082E07D101F008FE012801D11D4C33E0C5 +:209F60001D4C31E001F0D9FE0746012F0FD0022F02D0032F0AD101E0164D10E001F0F4FD1D +:209F8000012801D1134D00E0134D08E000BF01F076FEC0F303100E4951F8205000BF00BFC6 +:209FA00001F0C1FE68434FF0B041C96801F07001012202EB1111B0FBF1F14FF0B040C0686D +:209FC00002EB5070B1FBF0F42046BDE8F081000080C304080024F4000048E8012DE9F041E9 +:209FE000044614B90120BDE8F081207800F0200020286ED101F0A0FD064601F08EFE074640 +:20A000001EB10C2E2FD1012F2DD101F041FE18B1E06908B90120E6E701F031FE616A884263 +:20A020000CD2606A02F050F908B10120DBE7606A01F03FFE206A01F031FE0BE0606A01F059 +:20A0400038FE206A01F02AFE606A02F03DF908B10120C8E702F0C8F9F8480068FFF7BEF9A4 +:20A0600080B30120BFE7E069B8B101F0FFFDFEF7B1FE054606E0FEF7ADFE401B022801D973 +:20A080000320B0E701F004FE0028F4D0606A01F010FE206A01F002FE1AE000BF4FF0B040FB +:20A0A000006820F001004FF0B041086000BFFEF791FE054608E0FEF78DFE401B022803D938 +:20A0C000032090E704E004E001F0E2FD0028F2D100BF207800F0010000285BD001F02CFDAE +:20A0E000064601F01AFE0746082E03D00C2E08D1032F06D101F03EFD78B3606868BB012036 +:20A1000071E700BF6068B0F5803F02D101F023FD1CE06068B0F5A02F0CD100BF4FF0B04015 +:20A12000006840F480204FF0B041086000BF01F012FD0BE000BF4FF0B040006820F4803087 +:20A140004FF0B041086000BF01F0FCFC00BF606880B1FEF73FFE054607E01AE0FEF73AFE7C +:20A16000401B642801D903203DE701F003FD0028F4D00EE0FEF72EFE054606E0FEF72AFE9D +:20A18000401B642801D903202DE701F0F3FC0028F4D100BF207800F0020002284FD101F076 +:20A1A000CBFC064601F0B9FD0746042E03D00C2E0CD1022F0AD101F0EBFC18B1E06808B9C6 +:20A1C000012010E7206901F0E9FC37E0E068E0B100BF4FF0B040006840F480704FF0B0416E +:20A1E000086000BFFEF7F6FD054606E0FEF7F2FD401B022801D90320F5E601F0C9FC002800 +:20A20000F4D0206901F0CAFC18E000BF4FF0B040006820F480704FF0B041086000BFFEF79C +:20A22000D9FD054606E0FEF7D5FD401B022801D90320D8E601F0ACFC0028F4D100BF207833 +:20A2400000F00800082804D0207800F01000102852D16069F0B3207800F0100010284CD1B6 +:20A2600001F0E8FC80B901F0D9FCFEF7B3FD054606E0FEF7AFFD401B022801D90320B2E679 +:20A2800001F0D8FC0028F4D000BF6D48006840F004004FF0B041C1F8940000BFFEF79AFD35 +:20A2A000054606E0FEF796FD401B032801D9032099E601F0D3FC0028F4D0A0696049096814 +:20A2C00021F4706141EA00214FF0B042C2F8941000BF00E031E001F095FCFEF77BFD0546D3 +:20A2E00006E0FEF777FD401B022801D903207AE601F0A0FC0028F4D141E001F08FFCFEF721 +:20A3000069FD054606E0FEF765FD401B022801D9032068E601F08EFC0028F4D001F092FC99 +:20A3200006E0FEF757FD401B032801D903205AE601F094FC0028F4D121E001F083FCFEF757 +:20A3400049FD054606E0FEF745FD401B032801D9032048E601F082FC0028F4D101F052FC03 +:20A36000FEF738FD054606E0FEF734FD401B022801D9032037E601F05DFC0028F4D12078EE +:20A3800000F00400042870D12E48006800F4807090B9FFF777FAFEF71DFD054606E0FEF7B5 +:20A3A00019FD401B022801D903201CE62548006800F480700028F2D000BFA068012802D19D +:20A3C00001F0F8FB25E0A06805280DD100BF1C48001F006840F004004FF0B041C1F890002A +:20A3E00000BF01F0E7FB14E000BF1548001F006820F001004FF0B041C1F8900000BF00BF2C +:20A400000846D0F8900020F00400C1F8900000BF00BF00BFA068B8B1FEF7DCFC054608E08B +:20A42000FEF7D8FC401B41F28831884201D90320D9E501F0CBFB0028F2D016E00C000020C4 +:20A440009400005800040058FEF7C4FC054608E0FEF7C0FC401B41F28831884201D903200D +:20A46000C1E501F0B3FB0028F2D1207800F04000402834D1A06AC8B100BF7F48006840F0D6 +:20A4800001004FF0B041C1F8980000BFFEF7A2FC054606E0FEF79EFC401B022801D90320A6 +:20A4A000A1E501F06DFB0028F4D018E000BF7248006820F001004FF0B041C1F8980000BFA7 +:20A4C000FEF788FC054606E0FEF784FC401B022801D9032087E501F053FB0028F4D1E06AF9 +:20A4E00000286ED001F028FB07464FF0B040C668E06A022870D106F00301206B814218D152 +:20A5000006F07001606B814213D1C6F30621A06B88420ED106F47811E06B814209D106F06D +:20A520006061206C814204D106F06041606C814253D00C2F4ED04FF0B040006800F080602D +:20A5400008B101204FE501F0D6FBFEF743FC054606E0FEF73FFC401B022801D9032042E5ED +:20A560004FF0B040006800F000700028F1D1D4E90C010843A16B40EA0120E16B0843216C6A +:20A580000843616C08434FF0B041C9683B4A114008434FF0B041C86001F0B6FB4FF0B040AD +:20A5A000C06840F080504FF0B041C860FEF712FC054607E0FEF70EFC401B022802D9032064 +:20A5C00011E557E04FF0B040006800F000700028F0D04EE0012006E522E04FF0B04000689C +:20A5E00000F0007098BB01F08FFB4FF0B040C06840F080504FF0B041C860FEF7EBFB054658 +:20A6000006E0FEF7E7FB401B022801D90320EAE44FF0B040006800F000700028F1D028E045 +:20A620000C2F24D001F067FB4FF0B040C06820F003004FF0B041C8600846C06810490840BF +:20A640004FF0B041C860FEF7C5FB054607E010E0FEF7C0FB401B022801D90320C3E44FF0B3 +:20A66000B040006800F000700028F1D101E00120B9E400BF0020B6E4980000588C80C11152 +:20A68000FFFFFEEE014600BF91F82000012801D102207047012081F8200000BF022081F839 +:20A6A000210000BFCA200A68506253200A68506200BF0868806840F020000A68906000BF8D +:20A6C000FF200A68506200BF012081F8210000BF002081F8200000BF00BFDAE7704700004F +:20A6E00010B504462068C068C0F3802050B12046FFF7F4FF2068C06800F0800060F4906094 +:20A700002168C8604FF4002002490860012084F8210010BD0C08005810B5044605F07EFDFC +:20A7200010BD70B504460E4600BF94F82000012801D1022070BD012084F8200000BF022036 +:20A7400084F8210000BFCA202168486253202168486200BFB6F5807F2BD12068806820F4F1 +:20A760008070216888602068806820F4805021688860FEF72FFB054614E0FEF72BFB401BDF +:20A78000B0F57A7F0ED900BFFF202168486200BF032084F8210000BF002084F8200000BF6A +:20A7A0000320C7E72068C06800F001000028E4D02AE02068806820F4007021688860206854 +:20A7C000806820F4005021688860FEF703FB054614E0FEF7FFFA401BB0F57A7F0ED900BFFD +:20A7E000FF202168486200BF032084F8210000BF002084F8200000BF03209BE72068C068F9 +:20A80000C0F340000028E4D000BFFF202168486200BF012084F8210000BF002084F8200060 +:20A8200000BF00BF86E7000070B505460B461646286840680E4900EA0104200CD870C4F367 +:20A840000420587004F03F009870C4F3423018705EB9D87801F080FDD870587801F07CFDC9 +:20A860005870987801F078FD9870002070BD00003FFFFF0070B504460B4616462068806A7A +:20A88000586020680069C0F30E009860206800680F4900EA0105C5F305401870C5F30620BB +:20A8A000587005F07F00987005F48000000CD8705EB9187801F050FD1870587801F04CFD10 +:20A8C0005870987801F048FD9870002070BD00007F7F7F0010B504460CB9012010BD94F84A +:20A8E000210028B9002084F82000204600F06CF8022084F8210000BFCA20216848625320D2 +:20A900002168486200BF204601F03EFD48B100BFFF202168486200BF042084F82100012008 +:20A92000DCE7206880682749084021688860216960680843A169084321688968084321687B +:20A9400088602168E068086120680169208941EA0040216808612068C06820F08000216814 +:20A96000C8602068C06C20F003002168C8646169E06908432168C96C08432168C86420688F +:20A98000806800F0200090B9204600F065FA70B100BFFF202168486200BF042084F821000F +:20A9A00000BF002084F8200000BF012096E700BFFF202168486200BF012084F82100002011 +:20A9C0008CE70000BFFF8FFF10B5044601F096F8002211460320FEF795FE0320FEF782FE6E +:20A9E00010BD00002DE9F04704460D46914600BF94F82000012802D10220BDE8F087012003 +:20AA000084F8200000BF022084F82100B9F1000F2AD12068806800F0400000B102E0002015 +:20AA2000E87000BFE86900B900E000BF287801F09DFC4FEA004A687801F098FC4AEA002AE6 +:20AA4000A87801F093FC4AEA000AE8784AEA004A95F8200001F08AFC4AEA0060E9690843E5 +:20AA6000696940EA01071FE02068806800F0400000B102E00020E87000BFE86900B900E07F +:20AA800000BF28780004697840EA0120A9780843E97840EA014095F8201040EA0160E96955 +:20AAA0000843696940EA0107A969686840EA010800BFCA202168486253202168486200BFF1 +:20AAC000686AB0F5807F3ED12068806820F48070216888602068C06800F0800060F4C07068 +:20AAE0002168C860FEF776F9064614E0FEF772F9801BB0F57A7F0ED900BFFF202168486270 +:20AB000000BF032084F8210000BF002084F8200000BF032071E72068C06800F00100002838 +:20AB2000E4D02068C7612068C0F844802068806840F48070216888602068806840F4805034 +:20AB4000216888603DE02068806820F40070216888602068C06800F0800060F42070216875 +:20AB6000C860FEF737F9064614E0FEF733F9801BB0F57A7F0ED900BFFF202168486200BF37 +:20AB8000032084F8210000BF002084F8200000BF032032E72068C068C0F340000028E4D000 +:20ABA000206807622068C0F848802068806840F40070216888602068806840F4005021689A +:20ABC00088600E48006840F400300C4908600B488038006840F4003008498039086000BFA6 +:20ABE000FF202168486200BF012084F8210000BF002084F8200000BF00BFFEE680080058C9 +:20AC00002DE9F04104460D46164600BF94F82000012802D10220BDE8F081012084F8200098 +:20AC200000BF022084F821004EB9687800F01000102804D1687800F0EF000A30687096B982 +:20AC4000E87801F093FB4FEA0048687801F08EFB48EA0028A87801F089FB48EA0008287871 +:20AC600048EA403709E0E8780004697840EA0120A9780843297840EA413700BFCA202168D1 +:20AC8000486253202168486200BF204601F07CFB70B100BFFF202168486200BF042084F846 +:20ACA000210000BF002084F8200000BF0120B2E718483840216848602068C06820F0800036 +:20ACC0002168C8602068806800F0200090B9204600F0C2F870B100BFFF202168486200BFF9 +:20ACE000042084F8210000BF002084F8200000BF012090E700BFFF202168486200BF0120D0 +:20AD000084F8210000BF002084F8200000BF00BF81E700003FFFFF002DE9F04104460D4614 +:20AD2000174600BF94F82000012802D10220BDE8F081012084F8200000BF022084F82100DC +:20AD4000DFB92068806800F0400000B102E00020E87000BF287801F009FB4FEA00486878FB +:20AD600001F004FB48EA0028A87801F0FFFA48EA0008E87848EA004612E02068806800F01B +:20AD8000400000B102E00020E87000BF28780004697840EA0120A9780843E97840EA01469B +:20ADA00000BFCA202168486253202168486200BF204601F0E9FA70B100BFFF2021684862E6 +:20ADC00000BF042084F8210000BF002084F8200000BF0120ABE71F483040216808602068B6 +:20ADE000806820F4802021688860D5E903010843216889680843216888602068C06820F043 +:20AE000080002168C8602068806800F0200090B9204600F021F870B100BFFF202168486297 +:20AE200000BF042084F8210000BF002084F8200000BF01207BE700BFFF202168486200BF05 +:20AE4000012084F8210000BF002084F8200000BF00BF6CE77F7F7F0070B504462068C0684C +:20AE600020F0A0002168C860FDF7B4FF054607E0FDF7B0FF401BB0F57A7F01D9032070BDD2 +:20AE80002068C06800F020000028F1D00020F6E770B504460CB9012070BD606A00B900BF48 +:20AEA0000021A16294F85D0028B9002084F85C00204600F04DF8022084F85D002068006826 +:20AEC00020F0400021680860E068B0F5E06F01D9002501E04FF48055E068B0F5706F05D05C +:20AEE000E068B0F5E06F01D00021A162206B40B9E068B0F5E06F02D90221216301E00121DC +:20AF00002163D4E9010108432169084361690843218B01F400710843E1690843216A0843F1 +:20AF2000A16A0843216808600421A06901EA1040616A0843616B0843E168084328432168AC +:20AF4000486000202066012084F85D000020A3E730B587B00446214920680968884239D162 +:20AF60001E4890F8680000F0F0004FF0904101EB801514221A4902A8FCF71EFA174890F8D5 +:20AF8000680000F00F0101208840144991F86A1001F00F02012191400843104991F86C1062 +:20AFA00001F00F02012191400843029002A92846FDF72EFE4FF480504FF0B041096E014388 +:20AFC0004FF0B04211661146096E0140019100BF00BF01E003F09EFA07B030BD7401002005 +:20AFE000B4C40408704770B504462546681EB0F1807F01D301200FE0681E4FF0E0214861C3 +:20B000000F214FF0FF3002F0F1F900204FF0E021886107200861002070BD10B5FFF7E2FFF4 +:20B0200010BD704770477047704700002DE9F04704462068C569206806682068876840F677 +:20B040000F0005EA0008B8F1000F0FD105F0200060B106F0200010B907F0805030B1E06E57 +:20B0600010B12046E16E8847BDE8F087B8F1000F7ED06E48384018B96D4830400028F7D056 +:20B0800005F0010058B106F4807040B1012021680862D4F8880040F00100C4F8880005F004 +:20B0A000020058B107F0010040B1022021680862D4F8880040F00400C4F8880005F00400C2 +:20B0C00058B107F0010040B1042021680862D4F8880040F00200C4F8880005F0080070B17F +:20B0E00006F0200010B95148384040B1082021680862D4F8880040F00800C4F8880005F48B +:20B10000006060B106F0806048B14FF4006021680862D4F8880040F02000C4F88800D4F8A5 +:20B120008800002844D005F0200050B106F0200010B907F0805020B1E06E10B12046E16EFA +:20B140008847D4F888902068806800F04000402802D009F0280028B3204601F0ADFA2068E0 +:20B16000806800F04000402818D12068806800E01FE020F0400021688860A06F50B12D48D1 +:20B18000A16F8863A06FFDF769FB88B1A06F816B88470DE02046FFF747FF09E02046FFF776 +:20B1A00043FF05E02046FFF73FFF0020C4F888005AE705F4801050B107F4800038B14FF4F8 +:20B1C0008010216808622046FFF72DFF4CE705F0800058B106F0800010B907F4000028B1A0 +:20B1E000206F10B12046216F88473DE705F0400030B106F0400018B1204601F071FA33E725 +:20B2000005F4000030B106F0804018B12046FFF709FF29E705F0807030B106F0004018B19C +:20B220002046FFF7FEFE1FE700BF1DE701000010200100049FC6000810B504460CB9012055 +:20B2400010BDA06900B100E000BFD4F8800028B9002084F87C00204600F02AF82420C4F80B +:20B2600080002068006820F0010021680860204601F048FA012800D1E2E7A06A10B12046CF +:20B2800001F057F92068406820F49040216848602068806820F02A0021688860206800681D +:20B2A00040F0010021680860204601F0BEF9C7E730B587B00446214920680968884239D113 +:20B2C0001E4890F8900000F0F0004FF0904101EB801514221A4902A8FCF76EF8174890F8FC +:20B2E000900000F00F0101208840144991F8921001F00F02012191400843029002A9284662 +:20B30000FDF786FC012200212420FEF7FBF92420FEF7E8F94FF480404FF0B041096E01433E +:20B320004FF0B04211661146096E0140019100BF00BF01E003F0EEF807B030BDF0010020D7 +:20B34000C8C404082DE9F84F04460E4617469946D4F8800020285ED106B117B90120BDE80E +:20B36000F88F00BF94F87C00012801D10220F6E7012084F87C0000BF002054346063212001 +:20B38000E062FDF727FD824627806780543CA068B0F5805F04D1206910B90025B04602E0BD +:20B3A00035464FF0000800BF002084F87C0000BF1DE05346002280212046CDF8009001F030 +:20B3C00091FF08B10320CAE745B9B8F80000C0F308002168886208F1020803E02878216865 +:20B3E00088626D1CB4F85600401EA4F85600B4F856000028DDD15346002240212046CDF869 +:20B40000009001F06FFF08B10320A8E72020C4F880000020A3E70220A1E7704710B502483C +:20B420000068804710BD00002400002010B52021024800F048FBFFF7F1FF10BD000C005832 +:20B4400010B500F007F80121014800F03AFB10BD000C005808B507E06946064800F0B1FD38 +:20B460000549009809688847024800F099FD0028F2D008BDC80003202000002010B508210E +:20B48000054800F020FB0548006880470821024800F027FB10BD0000000C005804000020FE +:20B4A00010B50221144800F01FFB40B11248001D01680220884310B100F036F81AE0012185 +:20B4C0000D4800F011FB40B10B48001D01680120884310B1FFF7B4FF0CE00821064800F0A8 +:20B4E00003FB38B10448001D01680820884308B100F038F810BD0000000C005810B50221AE +:20B50000024800F0E0FA00F003F810BD000C005810B50349C968086802490968884710BDF1 +:20B52000000003202800002010B500F007F80221014800F0C6FA10BD000C005808B507E0FB +:20B540006946064800F03DFD0549009809688847024800F025FD0028F2D008BDD0000320A0 +:20B560002C00002010B500F007F80821014800F0A8FA10BD000C005808B506E069460648F6 +:20B5800000F01FFD009800F0D3FF034800F008FD0028F3D008BD0000B000032010B502219A +:20B5A0001D4800F095FA48B91B48001D01684FF40030884310B1FFF7A1FF2BE0022116489C +:20B5C00000F086FA48B91448001D01684FF40030884310B1FFF792FF1CE008210E4800F027 +:20B5E00077FA48B90C48001D01684FF40020884310B1FFF743FF0DE02021074800F068FA09 +:20B6000040B90548001D01684FF40010884308B1FFF70CFF10BD0000000C005800BF07A0EF +:20B6200003F06FF807A003F06CF808A003F069F80BA003F066F800BF02F0BAFF1B5B303B6F +:20B6400033316D004552524F523A2000486172644661756C745F48616E646C65720A0D0086 +:20B660001B5B306D0000000001688969C1F3400111B10021026891620168896901F00101D9 +:20B6800029B90168896941F0010102689161704770B504460D46164620688069C0F30010D5 +:20B6A00000283DD017E0681CA8B1FDF793FB801BA84200D87DB9606C40F02000606420204C +:20B6C00084F84100002084F8420000BF84F8400000BF012070BD20688069C0F340100028AB +:20B6E000E1D010202168C86120202168C8612046FFF7BAFF206840680A49084021684860B4 +:20B70000606C40F004006064202084F84100002084F8420000BF84F8400000BF0120D9E76F +:20B720000020D7E700E800FE2DE9F8430446894615461E46DDE908781948F2B2002349461F +:20B740000090204600F06CF842463946204600F0DBF810B10120BDE8F883012E03D1E8B2D0 +:20B76000216888620EE0C5F307202168886242463946204600F0C8F808B10120EBE7E8B2B3 +:20B78000216888623B46002240212046CDF8008000F060F808B10120DDE70020DBE70000BF +:20B7A000002000802DE9F8430446894615461E46DDE908781948F2B2C3024946009020462B +:20B7C00000F02EF842463946204600F09DF810B10120BDE8F883012E03D1E8B2216888624F +:20B7E0000EE0C5F307202168886242463946204600F08AF808B10120EBE7E8B22168886271 +:20B800003B46002280212046CDF8008000F022F808B10120DDE70020DBE70000002000800F +:20B82000F0B5059C05686D684FF4806606EA545666F0FC2646F4C046B543C1F309064FF407 +:20B840007F0707EA02473E431E432643354306687560F0BD2DE9F04104460E4617461D46D0 +:20B86000DDF8188019E0681CB8B1FDF7B3FAA0EB0800A84200D885B9606C40F02000606461 +:20B88000202084F84100002084F8420000BF84F8400000BF0120BDE8F0812068806930407B +:20B8A000B04201D1012000E00020B842DBD00020F1E770B504460D4616461DE03246294604 +:20B8C0002046FFF7E5FE08B1012070BDFDF782FA801BA84200D87DB9606C40F0200060643F +:20B8E000202084F84100002084F8420000BF84F8400000BF0120E8E720688069C0F34010CF +:20B900000028DBD00020E0E770B504460D4616461FE0324629462046FFF7BAFE08B101207B +:20B9200070BD681CA8B1FDF755FA801BA84200D87DB9606C40F020006064202084F841004A +:20B94000002084F8420000BF84F8400000BF0120E6E720688069C0F340000028D9D000208C +:20B96000DEE710B5FFF79CFD10BD10B5FFF716FE10BD00008168024A1140491C81607047C2 +:20B98000C0FFFF7F024602F1600000EB8103186800F0F840704701468868C0F3C0007047A0 +:20B9A00001468868C0F3400070470146886800F00100704701468868C0F30070704701466F +:20B9C0008868C0F3800070470146C86800F4406008B9012070470020FCE700008168024AB1 +:20B9E0001140091D81607047C0FFFF7F70B500F11404C1F3406504EB85031C68C1F304566B +:20BA00000725B540AC43C1F3045502FA05F52C431C6070BD826822F0E0720A4382607047C7 +:20BA200010B500F1600404EB81031C6824F0004414431C6010BD08B54FF0B041896C0143D7 +:20BA40004FF0B04291641146896C0140009100BF08BD08B54FF0B041C96C01434FF0B04287 +:20BA6000D1641146C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D16411468C +:20BA8000C96C0140009100BF08BD08B54FF0B041C96C01434FF0B042D1641146C96C014082 +:20BAA000009100BF08BD08B54FF0B041896D01434FF0B04291651146896D0140009100BF45 +:20BAC00008BD81607047426842EA0142426070470246D0680840884201D10120704700203B +:20BAE000FCE70A04826070470246D0690840884201D1012070470020FCE7000004480068C8 +:20BB000040F400404FF0B041C1F890007047000090000058024800680007000E704700001B +:20BB200008010058014603480068084041EA104070470000880000584FF0B040806800F049 +:20BB40000C0070474FF0B040006820F480204FF0B041086070474FF0B040006840F480300D +:20BB60004FF0B041086070474FF0B0400068C0F3005070474FF0B0400068C0F340407047A4 +:20BB800002480068C0F3400070470000980000584FF0B0400068C0F3802070474FF0B04188 +:20BBA000496821F0FE4141EA00614FF0B0425160704700000448006840F001004FF0B0414A +:20BBC000C1F89000704700009000005802480068C0F3400070470000900000580248006887 +:20BBE000C0F3400070470000900000580449096821F0180101434FF0B042C2F89010704745 +:20BC0000900000580448006820F001004FF0B041C1F89400704700009400005804480068A3 +:20BC200040F001004FF0B041C1F89400704700009400005802480068C0F340007047000057 +:20BC4000940000580448006820F004004FF0B041C1F894007047000094000058024800685E +:20BC6000C0F3C00070470000940000584FF0B040006840F001004FF0B041086070474FF058 +:20BC8000B041096801F0F000B02800D9B02070474FF0B0400068C0F3400070474FF0B041B8 +:20BCA000496821F47F4141EA00214FF0B042516070474FF0B041096821F0F00101434FF0F3 +:20BCC000B042116070474FF0B040006820F080604FF0B041086070474FF0B040006840F0AD +:20BCE00080604FF0B041086070474FF0B0400068C0F3C06070474FF0B040006820F080705D +:20BD00004FF0B041086070474FF0B040006840F080704FF0B041086070474FF0B040C06877 +:20BD200000F0030070474FF0B040C068C0F3062070474FF0B0400068C0F3406070470000D1 +:20BD40000449096821F0406101434FF0B042C2F88810704788000058084909684FF47F226F +:20BD600002EA101291434FF47F2202EA001211434FF0B042C2F88810704700008800005891 +:20BD800005490968020C1204914341EA00414FF0B042C2F8881070478800005805490968A7 +:20BDA000020C1204914341EA00414FF0B042C2F888107047880000580449096821F04041B5 +:20BDC00001434FF0B042C2F8881070478800005810B50748FDF736FB0548FDF72FFC054813 +:20BDE000406818B1034A10685168884710BD000024040020E80100202DE9F04704464FF091 +:20BE0000000A72B657492068084418B1B0F5C05F0CD105E04FF44020FFF784FE824606E064 +:20BE20004FF44010FFF77EFE824600E000BF00BF206887682068D0F80C80206845692068C6 +:20BE400086692068D0F8209046492068084418B1B0F5C05F21D110E04FF000404FF0B04172 +:20BE6000896B01434FF0B042916300BF00BF1146896B8143916300BF10E020204FF0B041C5 +:20BE8000C96B01434FF0B042D16300BF00BF1146C96B8143D16300BF00E000BF00BF0DB9E1 +:20BEA000002E4DD02F492068084418B1B0F5C05F0AD104E04FF44020FFF770FF05E04FF46F +:20BEC0004010FFF76BFF00E000BF00BF95B12068006940F0010021680861206845610821A3 +:20BEE000204600F041F8032801D184F8360008202168486096B12068006940F001002168B9 +:20BF00000861206886611021204600F02DF8032801D184F8360010202168486011492068AB +:20BF2000084418B1B0F5C05F08D103E05046FFF735FF04E05046FFF731FF00E000BF00BFAE +:20BF40002068006920F0010021680861206887602068C0F80C802068C0F8209062B6BDE805 +:20BF6000F08700000084FFBF30B5034600200B4C24681425B4FBF5F44FF47A75B4FBF5F43C +:20BF800004FB05F200BF521E02B903201C6824680C408C4201D0002AF5D130BD1400002092 +:20BFA00070B5044601F036FA064672B62068A04201D1012500E00025304601F03DFA28460A +:20BFC00070BD70B504460D4601F024FA064672B620682860206800F004F8304601F02CFADE +:20BFE00070BD70B5044601F015FA054672B6D4E900010860D4E900104860284601F01CFA22 +:20C0000070BD00BFFEE7704700BF0BA002F079FB0BA002F076FB0CA002F073FB10A002F00C +:20C0200070FB00BF00BF1048006800F400600028F9D102F0BDFA00001B5B303B33316D00B6 +:20C040004552524F523A20005056445F50564D5F49525148616E646C65720A0D00000000A0 +:20C060001B5B306D0000000014040058704770B504460025FFF727FEFCF7ACFE064606E008 +:20C08000FCF7A8FE801B022801D9032503E0FFF72CFE0028F4D100BF75BB4FF0B0400069C9 +:20C0A00020F4FE40216840EA01204FF0B04108610846006920F47810616808434FF0B0412A +:20C0C0000861FFF709FEFCF785FE064606E0FCF781FE801B022801D9032503E0FFF705FE3D +:20C0E0000128F4D100BF3DB94FF0B0400069216908434FF0B0410861284670BD70B504468D +:20C100000025FFF7E0FDFCF765FE064606E0FCF761FE801B022801D9032503E0FFF7E5FDCB +:20C120000028F4D100BF75BB4FF0B040006920F4FE40216840EA01204FF0B041086108467E +:20C14000006920F06060A16808434FF0B0410861FFF7C2FDFCF73EFE064606E0FCF73AFE78 +:20C16000801B022801D9032503E0FFF7BEFD0128F4D100BF3DB94FF0B04000692169084354 +:20C180004FF0B0410861284670BD70B504460025FFF799FDFCF71EFE064606E0FCF71AFEFF +:20C1A000801B022801D9032503E0FFF79EFD0028F4D100BF75BB4FF0B040006920F4FE407E +:20C1C000216840EA01204FF0B04108610846006920F06040E16808434FF0B0410861FFF768 +:20C1E0007BFDFCF7F7FD064606E0FCF7F3FD801B022801D9032503E0FFF777FD0128F4D1C9 +:20C2000000BF3DB94FF0B0400069216908434FF0B0410861284670BDF0B58BB004460E464A +:20C22000274B0FCB07AD0FC5254A1032D2E900109268CDE905020491214B1C33D3E90020CB +:20C24000D3E9021301AD0BC500920027B6F5007F0DD1002008E007A951F82010A14202D3E5 +:20C260005DF8207002E0401C0428F4D30DE0002008E004A951F82010A14202D35DF82070F0 +:20C2800002E0401C0328F4D300BF0E48006820F0070038430B490860FCF79CFD054607E0E5 +:20C2A000FCF798FD401B022802D903200BB0F0BD0448006800F00700B842F1D10020F5E7A8 +:20C2C000F4C20408004000582DE9F0410446B02C02D90E48C56A04E00C48C4F3031150F8EC +:20C2E0002150FFF717FCC0F30310094951F82000B5FBF0F6FDF758FA80460648B6FBF0F7BB +:20C3000041463846FFF788FFBDE8F08180C3040820C3040840420F0010B50D4C4FF4003025 +:20C320000C49086020688068C0F3003078B12068C068C0F3002050B12068C06800F0800020 +:20C3400060F4C0702168C8602046FEF7E5F910BDBC0300200C0800580146080900EB800094 +:20C36000420001F00F001044C0B2704702460023114603E05B1CA1F10A00C1B20A29F9D2D5 +:20C38000180741EA1060704770B504462068C06800F04000A8B94FF0FF302168C860FCF76A +:20C3A00019FD054607E0FCF715FD401BB0F57A7F01D9032070BD2068C06800F04000002805 +:20C3C000F1D00020F6E7000010B50248FEF788F910BD0000BC030020704710B5FCF7DAFF26 +:20C3E000FEF71BFE10BD0000F0B54FF0B0463668C6F303162B4F57F826204FF0B046B668B6 +:20C4000006F00C0636B1042E07D0082E09D00C2E35D10AE0244E326034E0244E224F3E6052 +:20C4200030E0234E204F3E602CE04FF0B046F66806F003034FF0B046F668C6F30216711CE2 +:20C44000022B03D1194EB6FBF1F007E0032B03D1174EB6FBF1F001E0B2FBF1F04FF0B0465E +:20C46000F668C6F3062670434FF0B046F668012707EB5675B0FBF5F60B4F3E6002E00A4E86 +:20C48000326000BF00BF4FF0B046B668C6F30316084F57F82640044E3668B6FBF4F6024F7F +:20C4A0003E60F0BD80C30408140000200024F4000048E80120C304081948006840F4700009 +:20C4C000174908604FF0B040006840F001004FF0B04108604FF4E0208860084600681149F9 +:20C4E00008404FF0B04108600F48006820F00500C1F894000846D0F8980020F001000A4929 +:20C50000091D086009484FF0B041C86008610846006820F4802008600020886170470000E9 +:20C5200088ED00E0FBFEF6FA9400005800100422704790F8281001F0010139B1016849682D +:20C5400021F40031C26A11430268516090F8281001F00201022907D10168496821F4803163 +:20C56000026B11430268516090F8281001F00401042907D10168496821F48021426B114353 +:20C580000268516090F8281001F00801082907D10168496821F40041826B114302685160F1 +:20C5A00090F8281001F01001102907D10168896821F48051C26B11430268916090F82810CC +:20C5C00001F02001202907D10168896821F40051026C11430268916090F8281001F0400159 +:20C5E000402913D10168496821F48011426C114302685160416CB1F5801F07D1016849682D +:20C6000021F4C001826C11430268516090F8281001F08001802907D10168496821F40021E4 +:20C62000C26C114302685160704738B504460020C4F88800FCF7CEFB05462068006800F024 +:20C64000080008280CD16FF07E402B4600224FF400110090204600F045FE08B1032038BDC7 +:20C660002068006800F0040004280CD16FF07E402B4600224FF480010090204600F032FE43 +:20C6800008B10320EBE72020C4F88000C4F8840000BF002084F87C0000BF00BFDFE770B5F0 +:20C6A0000546AC6A0020A4F85E00A4F856002046FEF7BAFC70BD00000168096821F49071DF +:20C6C0000268116001688968044A1140026891602021C0F884100021C1667047FEFFFFEFB4 +:20C6E00010B504462068006820F04000216808602020C4F88000002020672046FEF78DFEF1 +:20C7000010BD00002DE9FC5F04464FF00009002000908346FE492068884200D100E000BFC7 +:20C720002169A068084361690843E16940EA010A606E40EA0A0A20680068F649084040EADB +:20C740000A00216808602068406820F44050E168084321684860D4F818A0ED492068884239 +:20C7600002D0206A40EA0A0A20688068EA49084040EA0A00216888602068C06A20F00F00BE +:20C78000616A08432168C86200BFE4492068884216D10320E2490968014031B1012908D0C7 +:20C7A000022904D0032908D105E0012507E0022505E0042503E0082501E0102500BF1FE06A +:20C7C000D349206888421AD14FF44060D4490968014049B1B1F5806F0AD0B1F5006F05D0FB +:20C7E000B1F5406F08D105E0002507E0022505E0042503E0082501E0102500BF00E01025EB +:20C8000000BFC3492068884270D135B1022D46D0042D6CD0082D6BD1C7E0FDF763FB616AED +:20C8200009B9012138E0616A012901D1022133E0616A022901D104212EE0616A032901D13B +:20C84000062129E0616A042901D1082124E0616A052901D10A211FE0616A062901D10C21C3 +:20C860001AE0616A072901D1102115E0616A082901D1202110E0616A092901D140210BE0B1 +:20C88000616A0A2901D1802106E0616A0B2902D14FF4807100E00121B0FBF1FBCAE0606A2E +:20C8A00008B901203BE0606A012801D1022036E0606A022801D1042031E0606A032801D1BC +:20C8C00006202CE0606A042801D1082027E0606A052801D10A2022E0606A062801D10C2044 +:20C8E0001DE0606A072804D1102018E056E21AE09DE0606A082801D1202010E0606A09289F +:20C9000001D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E001208149D8 +:20C92000B1FBF0FB86E0FDF701FB616A09B9012138E0616A012901D1022133E0616A022950 +:20C9400001D104212EE0616A032901D1062129E0616A042901D1082124E0616A052901D117 +:20C960000A211FE0616A062901D10C211AE0616A072901D1102115E0616A082901D1202198 +:20C9800010E0616A092901D140210BE0616A0A2901D1802106E0616A0B2902D14FF480712F +:20C9A00000E00121B0FBF1FB44E0606A08B9012038E0606A012801D1022033E0606A022808 +:20C9C00001D104202EE0606A032801D1062029E0606A042801D1082024E0606A052801D1A0 +:20C9E0000A201FE0606A062801D10C201AE0606A072801D1102015E0606A082801D1202022 +:20CA000010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF48070B7 +:20CA200000E001204FF40041B1FBF0FB02E00120009000BF00BFBBF1000F0AD0606800EB81 +:20CA40004000584503D860680003584502D201200090F5E235B1022D74D0042D65D0082D66 +:20CA60006FD12CE1FDF73EFA0646606A08B9012238E0606A012801D1022233E0606A02283B +:20CA800001D104222EE0606A032801D1062229E0606A042801D1082224E0606A052801D1D9 +:20CAA0000A221FE0606A062801D10C221AE0606A072801D1102215E0606A082801D1202259 +:20CAC00010E0606A092801D140220BE0606A0A2801D1802206E0606A0B2802D14FF48072F1 +:20CAE00000E001229446002330461946FAF724FC4FF4807200238C46A0FB021E0CFB02E280 +:20CB000000FB0323606840088C461CEB00070DE000800040F369FFCFFFF4FF1100380140B1 +:20CB2000880000580024F4000CE068E043F10001D4F804C0624600233846FAF7FDFB81460B +:20CB40001EE11AE1606A08B9012238E0606A012801D1022233E0606A022801D104222EE01F +:20CB6000606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE0606A09 +:20CB8000062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A092882 +:20CBA00001D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294461E +:20CBC0000023F7481946FAF7B7FB4FF4807200238C46A0FB021E0CFB02E200FB0323606838 +:20CBE00040088C461CEB000743F10001D4F804C0624600233846FAF79FFB8146C0E0FDF719 +:20CC000095F90646606A08B9012238E0606A012801D1022233E0606A022801D104222EE07E +:20CC2000606A032801D1062229E0606A042801D1082224E0606A052801D10A221FE0606A48 +:20CC4000062801D10C221AE0606A072801D1102215E0606A082801D1202210E0606A0928C1 +:20CC600001D140220BE0606A0A2801D1802206E0606A0B2802D14FF4807200E0012294465D +:20CC8000002330461946FAF757FB4FF4807300228C46A0FB031E0CFB03E300FB023360688E +:20CCA00040088C461CEB000743EB0201D4F804C0624600233846FAF73FFB814660E0606A46 +:20CCC00008B9012238E0606A012801D1022233E0606A022801D104222EE0606A032801D19B +:20CCE000062229E0606A042801D1082224E0606A052801D10A221FE0606A062801D10C2221 +:20CD00001AE0606A072801D1102215E0606A082801D1202210E0606A092801D140220BE00F +:20CD2000606A0A2801D1802206E0606A0B2802D14FF4807200E00122944600234FF4004015 +:20CD40001946FAF7F9FA4FF4807300228C46A0FB031E0CFB03E300FB0233606840088C46AB +:20CD60001CEB000743EB0201D4F804C0624600233846FAF7E1FA814602E00120009000BFB6 +:20CD800000BFB9F5407F06D3B9F5801F03D22068C0F80C9098E20120009095E2E069B0F500 +:20CDA000004F70D1012D06D0022D4FD0042D6BD0082D6AD1E1E0FDF7A7F80646606A08B98A +:20CDC000012038E0606A012801D1022033E0606A022801D104202EE0606A032801D106203B +:20CDE00029E0606A042801D1082024E0606A052801D10A201FE0606A062801D10C201AE054 +:20CE0000606A072801D1102015E0606A082801D1202010E0606A092801D140200BE0606A44 +:20CE20000A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F04000616800EBDF +:20CE40005100B0FBF1F01FFA80F9E5E0606A08B901203BE0606A012801D1022036E0606A10 +:20CE6000022801D1042031E0606A032801D106202CE0606A042801D1082027E0606A05289A +:20CE800004D10A2022E0DFE02CE0C2E0606A062801D10C201AE0606A072801D1102015E044 +:20CEA000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A40 +:20CEC0000B2802D14FF4807000E001203449B1FBF0F04000616800EB5100B0FBF1F01FFA25 +:20CEE00080F999E0FDF722F80646606A08B9012038E0606A012801D1022033E0606A022834 +:20CF000001D104202EE0606A032801D1062029E0606A042801D1082024E0606A052801D15A +:20CF20000A201FE0606A062801D10C201AE0606A072801D1102015E0606A082801D12020DC +:20CF400010E0606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807072 +:20CF600000E00120B6FBF0F04000616800EB5100B0FBF1F01FFA80F94EE0606A08B90120E2 +:20CF80003AE0606A012801D1022035E0606A022801D1042030E0606A032803D106202BE087 +:20CFA0000024F400606A042801D1082024E0606A052801D10A201FE0606A062801D10C207D +:20CFC0001AE0606A072801D1102015E0606A082801D1202010E0606A092801D140200BE053 +:20CFE000606A0A2801D1802006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0C9 +:20D000004000616800EB5100B0FBF1F01FFA80F902E00120009000BF00BFB9F1100F10D3F0 +:20D02000B9F5803F0DD24FF6F07009EA00000190C9F3420101980843019001982168C860BD +:20D0400042E1012000903FE1012D06D0022D4ED0042D6ED0082D6DD1DDE0FCF755FF064659 +:20D06000606A08B9012038E0606A012801D1022033E0606A022801D104202EE0606A032805 +:20D0800001D1062029E0606A042801D1082024E0606A052801D10A201FE0606A062801D1DF +:20D0A0000C201AE0606A072801D1102015E0606A082801D1202010E0606A092801D1402031 +:20D0C0000BE0606A0A2801D1802006E0606A0B2802D14FF4807000E00120B6FBF0F06168B3 +:20D0E00000EB5100B0FBF1F01FFA80F9DFE0606A08B901203AE0606A012801D1022035E055 +:20D10000606A022801D1042030E0606A032801D106202BE0606A042801D1082026E0606A5D +:20D12000052801D10A2021E0606A062803D10C201CE026E0B8E0606A072801D1102015E043 +:20D14000606A082801D1202010E0606A092801D140200BE0606A0A2801D1802006E0606A9D +:20D160000B2802D14FF4807000E001205C49B1FBF0F0616800EB5100B0FBF1F01FFA80F921 +:20D1800095E0FCF7D3FE0646606A08B9012038E0606A012801D1022033E0606A022801D186 +:20D1A00004202EE0606A032801D1062029E0606A042801D1082024E0606A052801D10A2060 +:20D1C0001FE0606A062801D10C201AE0606A072801D1102015E0606A082801D1202010E074 +:20D1E000606A092801D140200BE0606A0A2801D1802006E0606A0B2802D14FF4807000E0E0 +:20D200000120B6FBF0F0616800EB5100B0FBF1F01FFA80F94BE0606A08B9012038E0606A80 +:20D22000012801D1022033E0606A022801D104202EE0606A032801D1062029E0606A0428DA +:20D2400001D1082024E0606A052801D10A201FE0606A062801D10C201AE0606A072801D123 +:20D26000102015E0606A082801D1202010E0606A092801D140200BE0606A0A2801D1802007 +:20D2800006E0606A0B2802D14FF4807000E001204FF40041B1FBF0F0616800EB5100B0FBE4 +:20D2A000F1F01FFA80F902E00120009000BF00BFB9F1100F06D3B9F5803F03D22068C0F8C6 +:20D2C0000C9001E0012000900120A4F86A00A4F868000020E06620670098BDE8FC9F000030 +:20D2E0000024F4002DE9F04104460D4617469846069E4AE0701C002847D0FBF76BFDA0EB79 +:20D300000800B04200D8C6B92068006820F4D070216808602068806820F001002168886095 +:20D320002020C4F88000C4F8840000BF002084F87C0000BF0320BDE8F0812068006800F082 +:20D34000040010B32068C069C0F3C020E8B14FF40060216808622068006820F4D0702168C6 +:20D3600008602068806820F00100216888602020C4F88000C4F88400C4F8880000BF002074 +:20D3800084F87C0000BF0320D5E72068C0692840A84201D1012000E00020B842AAD000206D +:20D3A000C9E7000010B50248FDF740FE10BD0000F401002000BFFEE737B514460846064B11 +:20D3C0006A46214600F0FEF804466946002000F090FC20463EBD0000F3DC000802480068D1 +:20D3E000C0F30220704700000CED00E010B5002804DB0A07130E054A135406E00A07140EFB +:20D40000034A00F00F031B1FD45410BD00E400E018ED00E0EFF31080704702E008C8121FD9 +:20D4200008C1002AFAD170477047002001E001C1121F002AFBD1704780F31088704700005D +:20D440002DE9FF5F82B00021DDE90430020DDDF840B0034318D044F61050A2F2FF32424325 +:20D460001514119801281FD0A5EB0B00401C5FEA000A4FF000064E4FDFF83891B04650466A +:20D4800015D5CAF1000413E0119801244AA3012801D16FEA0B010298119AC0E90031C0E90D +:20D4A000024206B0BDE8F09FCBF10000DFE704460021404A491842EB0450CDE9001012E02D +:20D4C000E00707D032463B4640464946FAF760F98046894632463B4610461946FAF758F9B1 +:20D4E00006460F466410002CEAD1DDE90401DDE90023BAF1000F06DAFAF74AF942464B4695 +:20D50000FAF746F905E0F9F784FF42464B46F9F780FF04460E460022284BFAF7C3F903D840 +:20D520004FF0FF30014607E00022254B20463146FAF787F8FAF79EF9102409E0002C0ADBBA +:20D540000A220023F9F7F8FE039B30321A55641E50EA0102F2D1641C039AC4F11103144467 +:20D56000119A012A03D0012208430DD10AE0084304D000204FF0110B119072E7A3EB0B059A +:20D580006D1E0DE05B4504DD4FF0000205F1010504E003DA4FF00002A5F10105002AECD0D1 +:20D5A00002981199C0E90231C0E9004579E70000000014400000F03F300000000000F04317 +:20D5C0000000E03F2DE9FF4F95B09B468946064600250FE2252877D100242746F84A0121E7 +:20D5E000059400E0044316F8013F203B01FA03F01042F7D130782A2811D06FF02F033078A6 +:20D60000A0F13002092A16D8059A44F0020402EB820203EB42021044761C0590EFE759F808 +:20D62000042B0592002A03DA504244F40054059044F00204761C30782E2816D116F8010F9B +:20D6400044F004042A280DD06FF02F023078A0F13003092B09D807EB870302EB4303C718C0 +:20D66000761CF3E759F8047B761C30786C280FD006DC4C2817D068280DD06A2814D104E0BC +:20D68000742810D07A280FD10DE044F400140AE044F4801401E044F440147278824202D1AF +:20D6A00004F58014761C761C307866280BD013DC582877D009DC002875D04528F6D04628FF +:20D6C000F4D047281AD19DE118E0632835D0642879D0652812D195E1702873D008DC67281D +:20D6E000F1D069286FD06E280DD06F2806D1B5E073282CD0752875D0782874D05A46179976 +:20D7000090476D1C75E1C4F30250022809D003280DD0D9F8001004280DD00D6009F10409E1 +:20D7200067E1D9F80010EA17C1E90052F6E7D9F800100D80F2E70D70F0E719F8041B8DF896 +:20D74000001000208DF80100EA46012003E059F804AB4FF0FF3061074FF0000102D40DE006 +:20D7600008F101018846B9420FDA8045F8DB1AF808100029F4D108E008F1010188468142D8 +:20D78000FADB1AF808100029F6D105985B46A0EB080721463846179A00F094FA284400EB57 +:20D7A000080507E04DE029E10DE01AF8010B5A4617999047B8F10108F7D25B46214638460B +:20D7C000179A13E142E00A220092C4F302524FF0000A022A08D059F804CB032A4FEAEC7189 +:20D7E0000AD00DE029E02AE009F1070121F00702F2E802C1914609E00FFA8CFC4FEAEC71AF +:20D80000042A03D14FFA8CFC4FEAEC71002907DA0A460021DCF1000C61EB02012D2202E0CB +:20D82000220504D52B228DF80420012203E0E20701D02022F7E7904659E00A2102E01022C4 +:20D840000DE010214FF0000A00910BE010224FF0000A44F004040827009203E008224FF021 +:20D86000000A0092C4F30252022A05D059F804CB0021032A08D009E009F1070121F00702B5 +:20D88000F2E802C1914605E01FFA8CFC042A01D10CF0FF0C4FF00008220728D5702806D0AC +:20D8A000009B83F0100353EA0A0305D00EE040228DF80420012208E05CEA010206D03022B3 +:20D8C0008DF804208DF8050002229046009B83F0080353EA0A030AD15CEA010201D1620759 +:20D8E00005D530228DF804204FF001087F1E582804D034A003900EA802900DE036A0F9E7C8 +:20D9000053466046009AF9F717FD84460398825C0298401E029002705CEA0100F0D1029849 +:20D9200006A9081A00F1200A600702D524F4803400E00127574502DDA7EB0A0000E00020D2 +:20D9400000EB0A01009005984144401A0590E00306D45B462146179A059800F0B3F9054438 +:20D96000002706E001A85A46C05D179990476D1C7F1C4745F6DBE0030CD55B462146179AAF +:20D98000059800F09FF9054404E030205A46179990476D1C0099481E00900029F5DC08E0C4 +:20D9A000029802995A460078491C0291179990476D1CBAF10001AAF1010AF1DC65E10000AD +:20D9C000092801003031323334353637383961626364656600000000303132333435363717 +:20D9E00038394142434445460000000000F058F90544761C307800287FF4ECAD19B02846F2 +:20DA0000BDE8F08F620700D4062709F1070222F0070CFCE80223E14603F000485FEA080C88 +:20DA200002D00FF2702C0DE05FEA045C02D50FF2682C07E05FEAC47C02D00FF2602C01E0C5 +:20DA4000AFF2700C4FF0FF3823F00043CDF850C065280CD006DC452809D046281DD04728AD +:20DA60003DD13DE0662818D067287ED138E00021112F01DB112000E0781CCDE9000106A9C7 +:20DA80000EA8FFF7DDFCDDE90F010E9A03910021009207F1010A04914DE04FF00040009761 +:20DAA000CDE9011006A90EA8FFF7CAFCDDE90F0203920E9B11990022DDF80CA000930492F3 +:20DAC00011B9791C00EB010AB7EB0A0004D4C0F1FF3007F1010A0490AAEB0700019044E0A5 +:20DAE000012F00DA01270021112F01DD112000E03846CDE9000106A90EA8FFF7A1FCDDE9B1 +:20DB00000F010E9A0391002104910092BA4621070CD40399514500DA8A46BAF1010F05DDF0 +:20DB2000009AAAF10101515C302908D0B84202DA10F1040F06DA0121CDE9011015E0AAF18D +:20DB40000101E9E7002805DC049901440491AAEB000102E0411C514500DD8A460499401A64 +:20DB6000401C01904FF000400290200704D40198504501DBCDF8048000208DF84F000298C7 +:20DB80000DF14F07B0F1004F25D02B200E9002984FF0020800280CDA404202902D200E9073 +:20DBA00007E00A210298F9F7C9FC3031029007F8011DB8F10001A8F10108F2DC0298002818 +:20DBC000EFD1791E0E980870307800F0200040F0450007F8020D12A8C01B00F10708149854 +:20DBE000007800B1012000EB0A01019801EBE07105984144401A401E0590E00306D45B4642 +:20DC00002146179A059800F05DF805441498007818B15A46179990476D1CE00324D55B46A7 +:20DC20002146179A059800F04DF805441CE00498002807DBDDE90301884203DD0098405C67 +:20DC4000179901E0179930205A469047049805F10105401C04900198401E019004D12E2089 +:20DC60005A46179990476D1CBAF10001AAF1010ADDDC05E017F8010B5A46179990476D1C39 +:20DC8000B8F10001A8F10108F4DC5B462146179A0598ABE62D0000002B0000002000000009 +:20DCA0002DE9F041044600251E461746880404D405E039462020B0476D1C641EF9D52846A7 +:20DCC000BDE8F0812DE9F041044600251E469046C80301D5302700E02027880404D505E0D5 +:20DCE00041463846B0476D1C641EF9D52846BDE8F0810A68531C0B60107070473EB505460A +:20DD000000240BE04B4801F004F94A480078332803D0052C01D100203EBD641C052C03DC8D +:20DD2000444800783328EDD1022001F0D6F8032001F0A9F9002001F0B6F8002001F0F3F874 +:20DD4000002001F006F9012201A9202001F08AF99DF8040020F00100401C01909DF8040002 +:20DD600020F00200801C01909DF8040020F00400001D01909DF8040020F00800083001908F +:20DD8000012201A9202001F094F9012001F0F7F89DF8000020F0100000909DF8000020F00D +:20DDA0004000403000909DF8000020F0200000909DF8000020F0800000909DF8000020F074 +:20DDC000020000909DF8000020F0040000909DF8000020F0010000909DF8000020F0080095 +:20DDE0000090684601F034F9012001F01BF99DF8080020F00200801C02909DF8080020F017 +:20DE00000800083002909DF8080020F020002030029002A801F0C9F8042001F0E6F803200F +:20DE200001F0CDF805F0010008B100F005F8012072E700003500002010B50449B1F9000005 +:20DE40000B460122002100F0D5F910BD3C00002010B5044604F0040010B1012000F0E2F893 +:20DE600004F0010010B1082000F0DCF804F0020010B1032000F0D6F810BD10B5044604F098 +:20DE8000040018B10021012000F0DEF904F0010018B10021082000F0D7F904F0020018B126 +:20DEA0000021032000F0D0F910BD00002DE9F041E7B04FF00108072400210D460E4621E07E +:20DEC00000252E46002719E04FF0006101EB043101EB07204FF48072694600F027F80020A2 +:20DEE00008E01DF80010FF2902D16D1C46F10006411C88B2FF28F4DD781C87B2102FE3DBFB +:20DF0000601CC4B24FF4805185EA0100304301D0C82CD5DB4FF0006000EB04300249086032 +:20DF2000404667B0BDE8F0817000002018B5034600200024009406E01C58E4B200949DF897 +:20DF400000400C54401C9042F6D318BD10B50420FDF771FD0120FDF76EFD002211460B20E6 +:20DF6000FBF7D0FB0B20FBF7BDFB2A482A494860002129488160C1600161012141610421A3 +:20DF800081610021017741770121016280F8241081620021C162016380F834104FF48051C2 +:20DFA0008163002180F83C10001DFAF77BFA08B100F0B0FA7F211848C0F8D8100421C0F845 +:20DFC000DC100021C0F8E01014481349C1F8CC0006211148C0F8D0100421C0F8D41000F185 +:20DFE000CC01001DF9F7B4FE08B100F093FA7F210948001DF9F74EFE08B100F08BFA0122C4 +:20E0000007490548001DFAF79FFB08B100F082FA10BD0000000004505C0400200100008074 +:20E020008602002010B586B004461422064901A8F9F7C2F9ADF804400022114601A800F01F +:20E040001BF806B010BD000034C4040870B5044604F0F0004FF0904101EB801504F00F023D +:20E060000120904081B22846FAF7A6FE08B1012070BD0020FCE70000F0B585B004460E46F7 +:20E080001746207800F0F0004FF0904101EB8015207800F00F0101208840009060680190B0 +:20E0A000A0680290E068039020690490B5F1904F03D10120FDF7DBFC21E04648854203D15F +:20E0C0000220FDF7D4FC1AE04348854203D10420FDF7CDFC13E04148854203D10820FDF726 +:20E0E000C6FC0CE03E48854203D11020FDF7BFFC05E03C48854202D18020FDF7B8FCF2B283 +:20E10000009881B22846FAF75FFE69462846FAF77FFD35496068884207D0344960688842F8 +:20E1200003D033496068884252D1384600F0A4F8207800F00F000A2840D2DFE800F0050E2C +:20E140001720293233343536002211460620FBF7D9FA0620FBF7C6FA39E000221146072066 +:20E16000FBF7D0FA0720FBF7BDFA30E0002211460820FBF7C7FA0820FBF7B4FA27E00022BE +:20E1800011460920FBF7BEFA0920FBF7ABFA1EE0002211460A20FBF7B5FA0A20FBF7A2FA9B +:20E1A00015E000BF00BF00BF00BF002211461720FBF7A8FA1720FBF795FA08E00022114611 +:20E1C0002820FBF79FFA2820FBF78CFA00BF00BF05B0F0BD0004004800080048000C0048DC +:20E1E00000100048001C0048000011100000211000003110F0B58DB005460E4617461C4690 +:20E20000104B0FCBCDE90B23CDE909010D4A103207CA06AB07C3142101A8F9F7E8F8ADF8ED +:20E22000045009A850F82700029006A850F82600039004B125802246002101A8FFF71CFF8C +:20E240000DB0F0BD48C4040830B585B004460D46142208496846F9F7AFF8ADF800400DB116 +:20E26000012000E00020014600226846FFF704FF05B030BD20C4040838B1816829B10178B6 +:20E2800001F00F01014A42F821007047A402002030B10021027802F00F02024B43F8221021 +:20E2A00070470000A402002070B504460D4604F0F0004FF0904101EB80160DB1012000E0EA +:20E2C0000020024604F00F030120984081B23046FAF77AFD70BD00002DE9F04105460E46B3 +:20E2E00017466C1EC4EBC40000EB4000404951F82000C4EBC40101EB41013D4A02EB81010F +:20E3000048603C49C4EBC40000EB400002EB800081600021C4EBC40000EB400002EB8000B8 +:20E32000C1600121C4EBC40000EB400002EB800001610021C4EBC40000EB400002EB800001 +:20E340004161C4EBC40000EB400002EB80008161C4EBC40000EB400002EB8000C161C4EB52 +:20E36000C40000EB400002EB80000162C4EBC40000EB400002EB80004162C4EBC40000EBD2 +:20E380004000114601EB8000A0F85060C4EBC40000EB400001EB8000A0F85270C4EBC4015A +:20E3A00001EB410102EB8101081DFAF78FFD08B100F0B0F8C4EBC40101EB41010C4A02EBE8 +:20E3C0008101081D0021FAF717FD08B100F0A2F8C4EBC40101EB4101054A02EB8101081DA8 +:20E3E0000021FAF73EFD08B100F094F8BDE8F08174000020EC9C90102DE9F84304460D46DB +:20E4000016461F46DDF820803B46324629462046CDF8008000F0C8FCBDE8F8832DE9F8438E +:20E4200005460E4617469846089C43463A4631462846009400F0EAFC60B943463A4631466D +:20E440002846009400F0E2FC10B90020BDE8F8830120FBE70120F9E700BFEFF3108101604C +:20E4600072B67047016881F3108800BF704710B50120FDF70AFB0220FDF707FB0420FDF7C3 +:20E4800004FB1020FDF701FB8020FDF7FEFAFAF7C1F9FAF7D7F9FAF7C9F910BD10B5FAF72F +:20E4A00085FF00F0A9F8FFF7E2FF00F083FBFFF7FDFC00F067F80A220921012000F09EFBC4 +:20E4C000052306220721012000F0EEFA074801F027F8064801F007F800F05EF9FFF736FDBE +:20E4E000162217210120FFF7F7FE10BDE402002010B500F0BDFC01F0ABFF0720FFF7BDFCEE +:20E5000001F0CAFD0120FFF7F9FB012000F098FF10BD000008B56846FFF79EFF00BF0FA057 +:20E5200000F0EFF80FA000F0ECF8104910A000F0E8F810A000F0E5F800BF00BF07A000F016 +:20E54000E0F808A000F0DDF80CA000F0DAF809A000F0D7F800BF00F02BF800001B5B303BED +:20E5600033316D004552524F523A20008CC4040825730A001B5B306D0000000050414E49AD +:20E58000430000001CB5022000904FF0011001906846FBF711F900B100BFFBF77DF9002230 +:20E5A00011460120FBF7AEF80120FBF79BF81CBD72B600BF00BF00BF00BF00BFBFF34F8F59 +:20E5C00000BF00BF00BF0A48006800F4E06009490843001D0649086000BF00BF00BFBFF3B0 +:20E5E0004F8F00BF00BF00BF00BF00BFFDE700000CED00E00000FA0500B5B3B0482121A87C +:20E60000F8F7F5FE1C211AA8F8F7F1FE502106A8F8F7EDFE142101A8F8F7E9FEFBF732F971 +:20E620000020FDF7E3FA00BF2F48006820F4C06040F400702C4908600846006800F4C060CC +:20E64000009000BF00BF4720219088012290012023900002249001202B90402025900020BE +:20E660002C9021A8FBF7BAFC08B1FFF753FF6F201A9002201B9000201C901D901E901F9090 +:20E68000209001211AA8FBF7DDFA08B1FFF742FF43F60550069000200C904FF440300E90FC +:20E6A000002013904FF48070169080011790022018901020199006A8FBF74AF908B1FFF761 +:20E6C00029FF0420019002200290002003900490059001A94FF09040FAF79AFA012000F07E +:20E6E00005F833B000BD00000004005810B5044624B14FF00070FBF7F7F801E0FBF7D6F80C +:20E7000010BD0FB408B503A800900099029801F0C3FE0020009001B05DF814FB2DE9F04180 +:20E7200086B0064601A9684601F0C8FC04460D46A00A40EA8558C4F30907384600F072F95C +:20E740003080404606B0BDE8F0810320704738B500BF002000906846FFF7E0FF044604EBC5 +:20E760004400C0EBC410BDF8001001EBC00038BD0148406A70470000BC03002010B586B0EC +:20E7800001A9684601F09AFC04460248406A201A06B010BDBC03002000B587B0FDF7AEF939 +:20E7A000244825490860002048601F212248816040F2FF31C1600021016141618161C16118 +:20E7C000FCF788F808B1FFF7A5FE00208DF8070001208DF805008DF806008DF804000022E7 +:20E7E00001A91548FCF70CFA00208DF808008DF809008DF80A0003908DF80B000690059001 +:20E80000002202A90C48FCF787FA0B48FBF73AFF002201212920FAF775FF2920FAF762FF58 +:20E820004FF480710448FBF77CFF00F013F807B000BD000000280040BC03002070B50446C6 +:20E840008020A4FB005001467D2200232846F8F773FD70BD10B5054901F1140001F02EFCF2 +:20E860000249283948620846406A10BDE40300202DE9F04387B004464FF00008C146002638 +:20E88000002700251422554902A8F8F795FD53482838C06B019000F0ABF840F2FF310398E6 +:20E8A000081A1FFA80F8C4F3090040441FFA80F8A40A9DF8065003E04948241A681C85B2CA +:20E8C00047488442F8D29DF8087003E0A4F56164781C87B2B4F5616FF8D29DF8096002E0DB +:20E8E0003C3C701C86B23C2CFAD29DF80A0020441FFA80F907E0A8F580601FFA80F809F124 +:20E9000001001FFA80F9B8F5806FF4D205E0A9F13C001FFA80F9701C86B2B9F13C0FF6D234 +:20E9200004E0A6F13C0086B2781C87B23C2EF8D204E0A7F1180087B2681C85B2182FF8D24E +:20E940009DF80700C11700EB91718910A0EB810181B99DF80500401E2249085CA84219DAD2 +:20E960009DF80500401E085C95FBF0F100FB115085B20FE09DF80500401E1B49085CA8429E +:20E9800008DA9DF80500401E085C95FBF0F100FB115085B240F2FF30A0EB0800134948603D +:20E9A0004FF02060886181F802904E700F7081F820509DF80B00C8700020C86148614FF471 +:20E9C000807048620020C8600861002203482838FCF708F807B0BDE8F0830000E403002056 +:20E9E00080510100A6C404089AC40408FC03002010B54FF480710948FBF793FE07480068C2 +:20EA0000C06800F0800060F4C07004490968C8604FF400300249086010BD0000BC03002022 +:20EA20000C08005810B501468B0AC1F309024FF47A7058434FF47A7412FB04F400EB94206D +:20EA400010BD000070B502460B46501E014600BFC1EBC104134D05EB041420688468C4F3B3 +:20EA60004004002CF4D0C1EBC1050E4E06EB0515DCB22868047300BF00BFC1EBC104094DAF +:20EA800005EB04142068846804F00104002CF4D0C1EBC10405EB04142068C468E4B22046E8 +:20EAA00070BD0000740100202DE9F04105460E46174698466C1EC4EBC4003D4901EB0010F4 +:20EAC0000068C4EBC4013A4A02EB011148604FF48271C4EBC40002EB001081600021C4EBD8 +:20EAE000C40002EB0010C1604FF4E061C4EBC40002EB001001610021C4EBC40002EB00104D +:20EB00004161C4EBC40002EB001081614FF40071C4EBC40002EB0010C1611021C4EBC40017 +:20EB200002EB001001620021C4EBC40002EB00104162C4EBC40002EB00108162C4EBC4007B +:20EB400002EB0010C1620721C4EBC40002EB00100163C4EBC400114601EB0010A0F8686073 +:20EB6000C4EBC40001EB0010A0F86A70C4EBC40001EB0010A0F86C80C4EBC40102EB01114E +:20EB8000081DFCF785F908B1FFF7C4FCC4EBC400074901EB00104068006840F04000C4EB82 +:20EBA000C401034A02EB011149680860BDE8F081740100201CB50E480E49086000204860D2 +:20EBC0004FF400610B4881604FF6FF7141610021016241628162FAF7A9FC08B1FFF79AFC21 +:20EBE0000020009001900448DDE9001206C01CBD007C004024040020E80100202DE9F041BD +:20EC000005460E4617466C1E04EB840000EB4410404951F8200004EB840101EB44113D4A8E +:20EC200002EB810148604FF4612104EB840000EB441002EB80008160002104EB840000EB79 +:20EC4000441002EB8000C16004EB840000EB441002EB8000016104EB840000EB441002EBB2 +:20EC6000800041610C2104EB840000EB441002EB80008161002104EB840000EB441002EB84 +:20EC80008000C16104EB840000EB441002EB8000016204EB840000EB441002EB800041628E +:20ECA00004EB840000EB441002EB8000C16204EB840000EB4410114601EB8000A0F8906015 +:20ECC00004EB840000EB441001EB8000A0F8927004EB840101EB441102EB8101081DFCF740 +:20ECE000ABFA08B1FFF716FC04EB840000EB4410084901EB80004068006840F0010004EB0F +:20ED0000840101EB4411034A02EB810149680860BDE8F081F00100202DE9F04104460D464D +:20ED20001646671E07EB870101EB4711054A02EB8101081D6FF07F4332462946FCF702FB59 +:20ED4000BDE8F081F001002010B50448FFF7A0FA0249B1F90000FFF765F910BD4C00002069 +:20ED600010B50446012C08D10849B1F900000B4602220121FFF73EFA07E00449B1F90000E0 +:20ED800000231A460121FFF735FA10BD4C00002010B50446022000F075F8012001490870FF +:20EDA00010BD0000480000202DE9FE4F04460E4617461D46DDF830804FF00009CA46A4F1EB +:20EDC000010B1048007810B94FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB41010A4A77 +:20EDE00002EB8101CDE900580290081D53463A463146FAF7CDF808B94FF001094846BDE85C +:20EE0000FE8F000070010020740000202DE9FE4F04460E4617461D46DDF830804FF00009B2 +:20EE2000CA46A4F1010B1048007810B94FF0010A01E04FF0020A4FF4FA60CBEBCB0101EB07 +:20EE400041010A4A02EB8101CDE900580290081D53463A463146FAF76BF908B94FF00109F9 +:20EE60004846BDE8FE8F0000700100207400002010B501211520FFF7E7F901214420FFF73F +:20EE8000E3F910BD10B5044604F0010018B100211520FFF709FA04F0020018B10021442069 +:20EEA000FFF702FA10BD38B5044601226946232000F0D8F8054675B90CB9012000E0002028 +:20EEC0009DF8001060F3C711009101226946232000F0EFF80546284638BD38B505460122DC +:20EEE0006946202000F0BEF8044684B99DF8000020F00800083000909DF8000065F307107D +:20EF0000009001226946202000F0D3F80446204638BD70B50446012221460F2000F0A2F83D +:20EF20000546284670BD38B50546012269462E2000F098F8044654B99DF8000065F3871038 +:20EF40000090012269462E2000F0B3F80446204638BD38B5054601226946232000F082F80A +:20EF6000044654B99DF8000065F30510009001226946232000F09DF80446204638BD38B57C +:20EF8000054601226946212000F06CF8044654B99DF8000065F302000090012269462120D6 +:20EFA00000F087F80446204638BD70B5044601222146302000F07DF80546284670BD38B5BC +:20EFC000054601226946332000F04CF8044654B99DF8000065F3060000900122694633208E +:20EFE00000F067F80446204638BD38B5054601226946322000F036F8044654B99DF80000B7 +:20F0000065F30600009001226946322000F051F80446204638BD00000121014A117070475B +:20F020003400002038B5054601226946242000F019F8044654B99DF8000065F3C300009096 +:20F0400001226946242000F034F80446204638BD70B5044601222146222000F02AF8054641 +:20F06000284670BDF8B504460D4616462B462246332101200096FFF7BFF907460FB9012087 +:20F08000F8BD0020FCE738B50546012269461F20FFF7E8FF044654B99DF8000065F38710B7 +:20F0A0000090012269461F2000F003F80446204638BDF8B504460D4616462B46224633214C +:20F0C00001200096FFF7AAF907460FB90120F8BD0020FCE71CB5044680208DF8040000208E +:20F0E0008DF805000346022201A90090204600F06EF91CBD2DE9F04707460C4615461E469E +:20F10000DDE9088932462946384600F007F84A464146204600F00DF8BDE8F0870B12037026 +:20F120004170130E8370130CC370130A03714271704730B503461446002012E003EB8002B3 +:20F1400051F820502D0E157051F820502D0C557031F820502D0A957011F82050D570421C8E +:20F16000D0B2A042EADB30BDFEB506460C4600200190032501208DF808008DF809000420EF +:20F1800001AB022202A90090304600F09BF8054665B99DF8040020709DF8050060709DF8DA +:20F1A00007009DF8061000EB012060802846FEBDF0B5C5B007460D4616461C462B4648F265 +:20F1C000020203A943A8CDE90064FFF793FFA00003AB062243A90090384600F0F8F845B0AD +:20F1E000F0BDF0B5C5B007460D4616461C462B4648F2030203A943A8CDE90064FFF77AFF1A +:20F20000A00003AB062243A90090384600F0DFF845B0F0BD2DE9FF5F0D4616461F464FF04E +:20F2200000083C46A946C24618E04021204600F027FF00F0FF0B06EB0A225B464946009899 +:20F24000FFF7CFFF804609F58079402C01D2002001E0A4F1400004460AF1010A14B1B8F15A +:20F26000000FE2D0404604B0BDE8F09F2DE9FF5F0D4616461F464FF000083C46A946C24617 +:20F2800018E04021204600F0FBFE00F0FF0B06EB0A225B4649460098FFF78AFF804609F5A4 +:20F2A0008079402C01D2002001E0A4F1400004460AF1010A14B1B8F1000FE2D0404604B087 +:20F2C000BDE8F09F2DE9F04704460E4617469846DDF82090204600F068F800283CD1B4F9B7 +:20F2E00034000021FEF7E0FF002506E0715DD4F8B800FFF7A7FB681C85B2BD42F6DBB4F9B8 +:20F3000034000121FEF7D0FF41F28831204600F036F8B4F934000021FEF7C6FF0021D4F8BA +:20F32000B800FFF78FFB002508E00021D4F8B800FFF788FB08F80500681C85B24D45F4DB49 +:20F34000B4F934000121FEF7AFFF41F28831204600F015F8BDE8F0870320FBE710B5044688 +:20F36000B4F900000021FEF79FFF0120F9F702FCB4F900000121FEF797FF002010BD70B5B1 +:20F3800004460D46FFF7E3F9064606E0FFF7DFF9801BA84201DD032070BDB4F91400FEF795 +:20F3A00055FE0128F2D00020F6E710B50446B4F934000021FEF778FFB4F934000121FEF79D +:20F3C00073FF41F288312046FFF7D9FF10BD2DE9F04704460E4617469846DDF820902046BD +:20F3E000FFF7E3FF38BBB4F934000021FEF75CFF002506E0715DD4F8B800FFF723FB681CFB +:20F4000085B2BD42F6DB002507E018F80510D4F8B800FFF717FB681C85B24D45F5DBB4F95E +:20F4200034000121FEF740FF41F288312046FFF7A6FFBDE8F0870320FBE701460520704711 +:20F4400010B50446012C08D10420FEF716FD01F01DF80120FFF784FC06E0FFF775FC01F090 +:20F460000FF80420FEF7F4FC10BD2DE9FC4106460D4600240027284600F01AFE304600F096 +:20F4800047FB074617B10620BDE8FC81304600F061F8044303208DF8000000208DF8010079 +:20F4A00002208DF8020003208DF804006946304600F0B3FC04430121304600F081FC0443A0 +:20F4C0000121304600F0D4FC044601220021304600F08AFC044301220221304600F084FCE7 +:20F4E00004432046D0E710B50446B4F900000121FEF7AAFEB4F934000121FEF7A5FEB4F9E5 +:20F50000140000231A461946FEF774FEB4F9280004F1280301220021FEF76CFE10BD000029 +:20F52000002101800421818614210185084A0263C062102181820622A0F8B2200722A0F8E2 +:20F54000B0200522A0F8B4200121C0F8B8107047AD00010870B52DED048B04462046FFF7C5 +:20F560006CFF4FF47A7100FB01F63046F7F7C0FF9FED080B53EC102BF7F74BFFF7F7C5FFDA +:20F5800005462A460221204600F086FCBDEC048B70BD000085EB51B81E853E4001480078F5 +:20F5A000704700006D00002010B50446B4F92800FEF74CFD08B1012010BD0020FCE700003B +:20F5C00001490870704700006D000020F0B503461846002613E00C7808270CE080EA040CA7 +:20F5E0000CF0010540100DB180F065006410A7F1010C0CF0FF07002FF0D1491C761C96424C +:20F60000E9DBF0BD2DE9F047ADF5826D06463046FFF7CAFF00287CD0002400BF03A93046A1 +:20F6200000F046F90446002C74D19DF80C00082871D007DC08286FD2DFE800F01528344C06 +:20F640005A97AEBC0D2868D006DC0A2836D00B287ED00C2860D1D7E00E287AD00F2879D02B +:20F66000FF28F7D108E19148006870B18F480068006850B19DF80F209DF80E3002EB0322FF +:20F6800090B28A4A12681168884702E18748006838B186480068406818B1844909684868FA +:20F6A0008047F6E08148006838B180480068806818B17E49096888688047EAE07B480068CE +:20F6C00038B17A480068C06818B178490968C8688047DEE07548006848B174480068006994 +:20F6E00028B19DF80E00714A126811698847D0E06E48006878B36D480068406958B39DF8B1 +:20F700000E00403847B29DF80F0080004FFA80F804E0C7E0BEE05BE0BAE085E09DF81090ED +:20F720009DF811A0BDF80E04001FC5B2002006E00DF10E01021D8A5C0A54411CC8B2A842EF +:20F74000F6DB0DF10E00CDE900055848006803E04AE079E084E007E053464A464146D0F8E0 +:20F7600014C03846E04700BF93E05048006890B14E480068806970B19DF80E00C0F3011529 +:20F780009DF80E0000F00F0748480068394682692846904700BF7CE04448006848B1434886 +:20F7A0000068C06928B19DF80E00404A1268D16988476EE03D48006848B13C480068006AA5 +:20F7C00028B19DF80E00394A1268116A884760E03648006838B135480068406A18B1334983 +:20F7E0000968486A804754E03048006858B12F480068C06A38B1BDF80E142C480068C26A31 +:20F800000DF10E00904744E02848006858B127480068806A38B1BDF80E1424480068826ABF +:20F820000DF10E00904734E02048006858B11F480068006B38B19DF80E501C480068016BAA +:20F840002846884700BF24E01848006838B117480068406B18B115490968486B804718E07B +:20F860001248006838B111480068806B18B10F490968886B80470CE00C48006838B10B4801 +:20F880000068C06B18B109490968C86B804700E000BF00BF3046FFF787FE10B1002C3FF4E0 +:20F8A000BDAE00BF0DF5826DBDE8F08768000020FEB506460C4601A9304600F02DF80546B8 +:20F8C000BDF80400022825DB25BB06208DF8080000208DF80900BDF80400A31C022202A9BD +:20F8E0000090304600F092F80546A0782070E0786070BDF80400801EA4F80204002005E06F +:20F90000A11C821C8A5C0A54411C88B2B4F802148142F5DC2846FEBDFEB505460C460020C2 +:20F92000019006208DF8080033208DF80900022001AB024602A90090284600F067F8064648 +:20F940009DF805009DF8041000EB012020803046FEBD70B586B005460C460020029003904A +:20F96000049006208DF8140001208DF815000A2002AB022205A90090284600F047F8064657 +:20F980009DF8080000069DF8091000EB01409DF80A1000EB01209DF80B10084420609DF81E +:20F9A0000C0020719DF80D0000049DF80E1000EB01209DF80F100844A0609DF811009DF80A +:20F9C000101000EB0120A081304606B070BD10B50446B4F914000021FEF736FCB4F90000BC +:20F9E0000021FEF761FC0120F9F7C4F8B4F900000121FEF759FCFA20F9F7BCF8B4F914002F +:20FA000000231A461946FEF7F5FB10BD2DE9F84F0446884691461D46DDF828A0204600F0B0 +:20FA2000E5F8002871D100268346B4F934000021FEF73AFC002707E018F80710D4F8B800AA +:20FA4000FFF700F8781C87B24F45F5DB4A464146FF20FFF7BBFD06463146D4F8B800FEF767 +:20FA6000F1FFB4F934000121FEF71EFC4FF47A71204600F087F810B1FF20BDE8F88FB4F9C8 +:20FA800034000021FEF710FC0021D4F8B800FEF7D9FFC0B200909DF8000058B9002707E0E8 +:20FAA0000021D4F8B800FEF7CDFFE855781C87B25745F5DB0021D4F8B800FEF7C3FF00F01E +:20FAC000FF0BB4F934000121FEF7EEFB01226946FF20FFF77BFD06469DF8000028B9524682 +:20FAE00029463046FFF772FD06465E4501D00F2000904FF47A71204600F05EF808B1FF208B +:20FB0000BBE79DF80000B8E7FFE7FF20B5E7000010B504460020FFF753FD1749174800F04A +:20FB200049FB40F6B831154800F0EBFB134800F0FFFB002012490870B4F900000021FEF734 +:20FB4000B3FB0120F9F716F8B4F900000121FEF7ABFB02E02046FFF755FDFFF71FFD18B9FB +:20FB6000074800780028F5D005480078012800D110BD0020FCE700008D0001088C020020FE +:20FB80006C0000202DE9F04104460D46FEF7DFFD0646002708E0FEF7DAFD0746B81BA842F3 +:20FBA00002DD0120BDE8F081B4F91400FEF74EFA0028F0D00020F5E72DE9F04104460D4669 +:20FBC000FEF7C5FD0646002708E0FEF7C0FD0746B81BA84202DD0120BDE8F081B4F9140080 +:20FBE000FEF734FA0128F0D00020F5E710B504464FF47A712046FFF7C5FF48B9B4F93400BE +:20FC00000021FEF751FBB4F934000121FEF74CFB4FF47A712046FFF7CFFF10BD2DE9F84FC1 +:20FC200004460D4691461E46DDF828A02046FFF7DDFF00287FD100278346B4F934000021AD +:20FC4000FEF732FBB84609E015F80810D4F8B800FEF7F8FE08F101001FFA80F8C845F3DBA1 +:20FC60004FF0000809E016F80810D4F8B800FEF7E9FE08F101001FFA80F8D045F3DB4A46D0 +:20FC80002946FF20FFF7A2FC0746524631463846FFF79CFC07463946D4F8B800FEF7D2FEC5 +:20FCA000B4F934000121FEF7FFFA4FF47A712046FFF768FF10B1FF20BDE8F88FB4F9340075 +:20FCC0000021FEF7F1FA0021D4F8B800FEF7BAFEC0B200900021D4F8B800FEF7B3FE00F094 +:20FCE000FF0B01226946FF20FFF770FC0746B4F934000121FEF7D8FA5F4501D00F2000905C +:20FD00006878297840EA012040F2026188420FD06878297840EA0120B0F58C7F08D04FF442 +:20FD20007A712046FFF748FF10B1FF20C4E702E09DF80000C0E7FF20BEE7000010B50446B9 +:20FD400000BF0CA0FEF7DDFC0CA0FEF7DAFC21460CA0FEF7D6FC18A0FEF7D3FC00BFFFF7E8 +:20FD60001DFC10B1FEF724FC02E00120FFF728FC10BD00001B5B303B33326D00494E464FCB +:20FD8000203A2000232323232323203D3D3D3D3D204C5231313130204D4F44454D205245FC +:20FDA00053455420256C75203D3D3D3D202323232323230D0A0D0A001B5B306D00000000EA +:20FDC0007CB505460C4606208DF8040036208DF805008DF8064000200346032201A9009033 +:20FDE0002846FFF71BFF7CBD2DE9FC4106460C46154644EA850701208DF8040016208DF8E1 +:20FE000005008DF8067000200346032201A900903046FFF703FFBDE8FC817FB505460C46B9 +:20FE200001208DF8040012208DF8050020788DF8060060788DF80700A0788DF80800E078D8 +:20FE40008DF8090020798DF80A0060798DF80B00A0798DF80C00E0798DF80D000020034685 +:20FE60000A2201A900902846FFF7D8FE04B070BD7CB505460C4601208DF8040010208DF8D4 +:20FE800005008DF8064000200346032201A900902846FFF7C3FE7CBDFEB506460D461446C0 +:20FEA00001208DF8040017208DF805008DF80650200C8DF80700200A8DF80800E0B28DF876 +:20FEC000090000200346062201A900903046FFF7A5FEFEBD30B595B004460D4614A9344884 +:20FEE000FFF742F9BDF852309DF851209DF8501030A0FEF706FC9DF8500021283FDB00BFD1 +:20FF000037A0FEF7FEFB38A0FEF7FBFB00BF2848FFF75DFD14A92648FFF726F9BDF8523063 +:20FF20009DF851209DF8501022A0FEF7EAFB2048FFF7D0F8BDF8520030B92B46224600211A +:20FF40001B48FFF793F905E02B46224600211848FFF760F91648FFF701FA40F2DC50F8F792 +:20FF600009FE2648009069461148FFF77EFA00BF1BA0FEF7C6FB22A0FEF7C3FB07E000BFBB +:20FF800017A0FEF7BEFB21A0FEF7BBFB00BF10A90748FFF7DEFCBDF84C1023A0109B129ACE +:20FFA000FEF7AFFBC820F8F7E5FD15B030BD0000E40200204C5231313130203A2068773A3D +:20FFC0002523303258202F20747970653A2523303258202F2066773A25233034580A0D0011 +:20FFE0001B5B306D0000000055504441544520544F204D4F44454D0A0D0000003DFD00087D +:020000040801F1 +:20000000555044415445440A0D00000044455649434520414C524541445920494E204D4F7D +:2000200044454D200A0D00004C5231313130203A206C6F726177616E3A2523303458202F57 +:20004000206669726D776172653A252330325820626F6F746C6F616465723A252330325860 +:20006000200A0D00FEF71AFAFEF742FA4EF688710248FFF72FFF00BFFEE70000C4040108EF +:20008000024610468A4200D9084670470121014A117070476C00002010B501210F20FEF7DC +:2000A000D3F801211820FEF7CFF810BD704700000149086070470000680000202DE9F84399 +:2000C00004460E4600BF00BF2D4800680090002221462C48FAF7A8FB002231462948FAF70B +:2000E000C9FB2748006800998842EDD1E07840F2B55110FB01F0C01C8508E078C11700EB34 +:2001000091718910A0EB810109B91F4900E01F4989466178491E01EB4102C2EB8111481CE4 +:2001200000EBD0714A106178491E490029FA01F101F00301511A0D44A078401E05441448CF +:200140004543B0787178C1EB011100EB81003178C1EB4112C2EB012100EB011005440021FF +:20016000890241EA9551AB0240F2FF327068101A1F1841F1000841463846BDE8F88300003B +:2001800028280040BC03002050554400A0AA99008051010002460648016804E0914201D1CA +:2001A0000120704749690029F8D10020F9E70000E401002000220260426002724272C1604F +:2001C000026142617047000070B50446054805680DB100206872656102480460006800F0B5 +:2001E0007BF870BDE401002010B50B4B19681B685A6909E003681468A34202D911465269D6 +:2002000002E04861426110BD4B69002BF2D14861436100BFF7E70000E40100202DE9F0410B +:20022000FEF7A6FA0746FEF715FB8046A8EB07062848006880B1274804680AE06569286845 +:20024000B04203D92868801B286001E000202860646960690028F1D11E48006880B11D48B0 +:200260000468006840691B4908600020207200BFE06808B900BFFEE7D4E90310884700BFB9 +:2002800010E01448046800684069124908600020207200BFE06808B900BFFEE7D4E90310E4 +:2002A000884700BF0B48006830B1FEF767FA0949096809688842E4D80648006838B1054818 +:2002C0000068407A18B90348006800F005F8BDE8F0810000E401002070B50446FEF735FADD +:2002E000054601206072FEF749FA28442168884203D9FEF743FA284420602068FEF7B8FAA0 +:2003000070BD2DE9F04104460E4600273046FEF795FA0546204600F043F8FEF716FA07467C +:20032000BD4200D23D4625606560BDE8F081000038B5044600256846FEF78EF81CB1204651 +:20034000FFF728FF18B16846FEF78CF838BD6068206001202072002060721048006828B90D +:20036000FEF778FA2046FFF72FFF12E0FEF706FA054620682844206008492068096809682B +:20038000884203D22046FFF71FFF02E02046FFF72BFF6846FEF766F800BFD7E7E401002059 +:2003A000F8B505466846FEF757F8284806680468006800B11DB96846FEF754F8F8BD002056 +:2003C000287222480068A8422AD120480068407A012817D100201D49096848721B480068B5 +:2003E000406948B11948006840691849086008460068FFF771FF23E0FEF7FAFA002013499C +:2004000008601DE011480068406928B10F48006840690E49086013E000200C4908600FE04E +:200420000BE0AC4207D1606910B16469746101E00024746103E026466469002CF1D100BF3C +:200440006846FEF70FF800BFB8E70000E401002010B50449B1F900000B4601220221FDF748 +:20046000C9FE10BD5C00002010B504460220FEF709FD01200149087010BD00005800002018 +:2004800010B500210120FDF70FFF10BD10B501210846FDF709FF10BD33B5C1B0044621467E +:2004A00001A8429AFCF788FF002808DD01A8F6F7A9FF85B22A4601A90120FEF72DFC43B06F +:2004C00030BD000017991BF8A202C48FF0ACBE0D990DCB0D6D05BC625E3EBB33F6AE2E3C68 +:2004E000B9B11394ABFE813D2E7548DB63E24200D25D4B2B7F801122E41658B76D03986DE2 +:20050000ADA84E103D6F9B1B8996AD1201F424432146BAE8B5B0CDA105AF25C035AB0F61C7 +:20052000BF11E9F7DD69D86065E8F21E1679AC07654CD3D200E2F644C2153F86E5655AC676 +:2005400095F9B012C504ADC4F6400B692B35301525EE562E4E55748DD89F242FBA20471B81 +:20056000CE07826BF8BB7AFD9B85EA8EC678F9C79738134791DAED4BA52ED32CE4DE4D87C5 +:2005800086AEB5CA8D70AAF2E55A5790061717D8A0B7E4B55C9B60FBAB1C225CC29BF8D52C +:2005A0008F67E8923951D87663B9A9ED6F1B047D3C2C6DDB7F84FA513BCE09977B52F4AA24 +:2005C0006C4A7DBFEFD942BB804E99E852C996D02AEA96742EED7C447B46D26F10F7DC2B8B +:2005E000D808547B02B257D085B91708D416E3A13CC0EF0F65D2DDCC681EE9A13A60B7A5C6 +:20060000B5653EAD01B7DE71A8EA47F789370BBA3997109EABCFF28632D5DB05837ED1EF61 +:2006200000C30BECAE21B31931C259A8C93C53F28D87389ACBFDE025827E9902DF87E3CBC5 +:20064000882E3C3B58471B853C618B6F104F17EC6BB33C50A186F29CE6CEA27BA296CB4DB5 +:20066000824B74532666F10DE013398A3A4C8C29ACC7DB1C0A09AF8A91014DAB2E6594B351 +:200680002E62400138583D014F220D549C4C0350C80564F9A4A563794A4B0DD86B6629A04B +:2006A00001AD27BE168D2E3EE554D1CAE3CC85BD2DE94529B12A083361E9C0F0E4D273CD49 +:2006C00048AF6BE4D052A0DFE5B7C938563D94AF016A418946E999324B973D45320E179C3A +:2006E00043A2A6CF0FD5A0909DD35FC27F9B9FDB792B179967A06DAE18BB33AFCD0C25C07E +:20070000A97A3AE1BC964FA6D5DB48E3397C8FFB7A965C429B983F749F396176FCF0BD3A14 +:20072000CF97E03BCAB720D97F9A545C99C78886AAA3BCD2308D15E9BA13B5833F0E245A21 +:2007400096DA1C3BB4EA62C5478C1C4F335867554E5C92DC1B3F7A49A849044518C0D56903 +:2007600029F7671D03B426941FE5EB99C1F9DFC340754CEF441BB32E0FA80389B19A52C1AF +:200780007DD10E20B139F7E18DE46CDF291DA162540C9A1149B6EF503497C13A7F80ECF329 +:2007A0001A21E89B4B3DC53094E1A6189A4F6682A8020599F4CF9D2A5F7B8D042F3D3F34DE +:2007C0001A60A234EED68A753569DDFA4F697A232E2A469697516F7F927D145C4CD2E6AA05 +:2007E0007D382FC38AB9787BB495DBEC5CE40B2252930B4345A0CC172D4BC50CFE53B998B9 +:2008000037F853987CD0DF29DEAD26D0FD31BFF76D88F9762A87D20170CE8EF97E7E91AA21 +:200820006FC1C9059C713A5357775F62AFB6498C85386843B7351B247538DD57B9CD003D20 +:200840004AC47A5C53CAA7D0EA14FC3E7338A1E7882B05D673B353F1CB7965B4ED0BB2AB0B +:200860000AF66E383319C69F87217DC279680DA05E8590F558E1A00A3B7A356D717B765C4C +:20088000F8FCA816B6ECE7857F817604B8996D86E95724F4C5C52E3B4179962C38B3013EE9 +:2008A0008F8A59C90F9D6E12BA57A21565506FE192939D0C93DA530077D5C175F891DB533D +:2008C00056238F0FDF0D20EC8740B64CE81C6F9BD535A7108D4DF868ACAF3EAAC8CFC5E5B3 +:2008E000795893CEBFC29EEDB0842BE915082167B7F3BCF68F09EC10C5162434E352D3CCD6 +:200900007965AF39460707C6E474CBAB28720139ED31812DB9F498F7B4E05808409B2F6BE4 +:200920009705E7B7670E52BB48B31FC6ED094926519A95141C1D8F5E4BFA930A357E8BD705 +:20094000B46EB1ABEDC02DD49AFF5069B46863EC39F64E5611B08A77A7A1C5014E54EA2857 +:20096000EB6E94A4535BA07399121DAE0BA78B23393FB1FEBEDD258BE8266841BCF11D7EDE +:200980000FA7531D11864E9B1ADFC3FAF147E91EA750A39A51E9E588F2BD22E2EC2F5FD4E0 +:2009A0009912056DDD8079943B4A5463643F90615E9A194D34D5BFBC39A740A7EAEB6EA153 +:2009C000A4382D3D11D992A95257B192919996BD5CCE1B3BA0B1A6015C988403499D9D19B4 +:2009E000CDD69DCC17B2E9F730DB5E1A602E9902BBFE3F2C1B5DF3F25D3CDAA1771183F8FE +:200A0000ED4F34ACCF76D71605E00EC619F9DC25645FC27A390B0A774F5C10E57C6C824BA3 +:200A2000BBC27BB62DC10AEAFF66EA30DE92A7A391D2241A4404E2DC9A6560E6D506A27311 +:200A4000C9DBDD3010BEFD2763A25AE8BEA8FF7EB2634B786CC2BE9A77B2DA2B9DA7BC67D6 +:200A60000660BFAAC3E9A55D93778FCE6E310A073C6B601DC0257D3BF1CE987FFC3A178876 +:200A80001B7C643A667ACC5BE525A5514F26E2FD9F30C0C2EC4C998A5736B5B6F0BDEA3952 +:200AA00005D98BD2D7F80ECD17957BDE93B9DBE5A396D95B709B79FEA780462871024717EB +:200AC0000FDA876EECBFC7B15328DD855A01CD85494D440E4BBD524572CD8F4AA0B15D43FB +:200AE000816AAD5533E5639E668F95CCEAE11AA8D63C6F59F72DB77A4665DD7F43E7C7C026 +:200B0000F210439ACCEB0E987D6AADB0EF7673AF37E9FF57C73B834E1876C0724F7BE51DF9 +:200B20006B5F0A64D227DFC6A4633F0A04DE3AA7DA0F0CA0A3919B65414F472DDA8D8E17F3 +:200B4000DE6D0EF317110344B5EC3A5DE389A9E34DFDA37F5848EA6071D12FFFFA17516A18 +:200B600069D174503D81341DBF39839885041C3C735D82FF1FEA4CBAF0DFAD924CE5E332C0 +:200B800093A4CE6C661C5CB7BC331B10133B127429F9D93741E0F0812A36B5CC5550F8E43B +:200BA0003BB8E9F9843016D9B4C76A37E3C64A54F8288D495881828F4D7B3D110E78B68D9B +:200BC0008AC79F02580980E92DF163D8E55EDDD95904E8AE42D8917DECC916A34CD699BE05 +:200BE000104749EA9191F561DDC1389D344809D2BC2FFEEF80DE5233286376DBDD25354F0C +:200C000097BC67C437B0F2E686BA429A232CD59AF04D381F23FECEDEDB59EB38FAC7184BE1 +:200C20004AF5D35983515A6A26BD66A1A1D08003C90D2096FE28B11661BD964E179978D25E +:200C4000FB20521967B5E1B13917BE3FD302DD1CF2FCC48BDDD7209D0E684F4379D6974663 +:200C6000E8D372C18D17D0CECB20CFE74B262E49B3EF5EFDDE94470DFEAA4C088D400249E4 +:200C8000ED1B170DD0DCA4F870CD65AA2909500528B0A1F2E5E542741802CFEA9668019CB4 +:200CA0002D6B06F850350DCA1CDE86BF2FB5E01B9020ED18FA6BD94F2C0F42BBEC6A50D62E +:200CC00063B909E5563854407469ABF6AEAB4E2CA6757E9431D108DF2C745F27325A97E850 +:200CE00061544384F53436F58505F5313CF954B5DBD0466BF36D5D445058A17D944A54AD34 +:200D000088890891F373FABB2F0EDEDC341623D2393C4CE137BD3F308A769F96639E3F7BE3 +:200D200067E8E460BA92CC5CA0FE59DF56DD9616C028A6FC800F0C9AD07A712B5F6CB0795E +:200D40009EC8B4268B452E36E5BC2D19B6EE07069BACDF60AB6C84BB3E04B32A12AADF0DE4 +:200D6000F9676F53041ABAA3F7D7DFF17AC6A80B4117A305E29362102854D1F2F39A9338C7 +:200D80001E83D3575206FDDEBE9AF50DFE43BC648A89DAE7ACD944968AB94D5244E478DE07 +:200DA000796E00AE7D2D95ABFDF0DA0D22AE5EA548CEBC164D7BBCFFAA40C01EE15CE8D5E0 +:200DC00012FBDA040BAAAD4C5E226AC4A577A6A917BF8997F19BCD60C9710230B8EB74220D +:200DE000D76A4F29BE940F5CB5EC201430FC111AAC0FD6570F0CDDCF714B26931E4CFB695F +:200E0000DD88972200E57609F5EEA7CDD5517A6702A70591CD70CC74BB3A23B944D1EC1252 +:200E2000FCDF17F73BBE5470943BC846A3ADD2C9F20A001DDE4763922D4A4DB5B80D18AB10 +:200E40005DA6A1903077D94F0834A2F4B9D7A153B62C6468ADFE8EFD161CBB41E77FDC1DC8 +:200E6000E26EEA1106CD180D2B4119D86135E8EEC97E5249F7E01D95FA852EE8EE4E729424 +:200E8000D1E1A08FE2C81C75A4F213E2852AC0D726E64314F9378E1F4E0715E9BD0C50F8C1 +:200EA0008081DB4D45CB6286BE137F6A8780720E9C5AE1109614EB6A698AC1101CF0BDC39A +:200EC00026826FC85D5EFC84676D41826B772CCD1DE88BC709083ECAAB2421872DE9E8EBB6 +:200EE000F97217D91C81BD647906EBF32C76A38DC5E771FA58CECE38E0765CDAD35335E997 +:200F0000456EB10422218ECA63E76B88A5C72CA5726444531F6419C18411FBD3CBC61DADCC +:200F20007E003E2291E6BEB8A09C8AB6B9B547FA20BEA4F1B21DBB990C73A7CA01B736DC6B +:200F40002AC95C2973679DC2FDBA671018904FE49014F7EEC14A79280F9DD9851AACE47579 +:200F6000D1C917840E0C543535E1C976EDC89B7780F49319CEED3B3FF98E84502314A59958 +:200F8000205F981F6680A0CE0558EE4B4F4111AB4CFD88BC77AA9219B880A9689EAA0E30BD +:200FA000F467423C1A5861D8F4144BC27D89D6204C416CE9C4E8B99FF7BD39E56E4A8E2975 +:200FC000BE003637CD97FA9CF052AFFB98FBD67D550528B004E714DF610460D1179B9C40E6 +:200FE0000A9F3543042E65E7BA2EA2C67C6F45E9A8F9FD3D3EDFFADD6C1C50E7F6A46C391C +:201000004B2FC3E240DF4080354FF0464A11B45BCC0F83D99DF7FECCF017480D5C93196352 +:201020006BB20E3DD948D34D5D98787CDD0CE6CDF040FB7AD298C856C3F71AB97431F6F13C +:20104000EC6079EE343619C6F09B9F516200A2DEADFB2A08B86D8062E88FD37FDF86F37ABB +:20106000621B4B347376BCDA654138955C052484948A89CC823EF6A4FD9243FFC3DA24ED2D +:2010800033DAFA9BAE76F3D6CE618C502983F10CF9E73D58418496B7492DEB4C6DEB74BA53 +:2010A0008AFE59FE5AF0F085CCE47729A93F0AE1BAF580686BAA7C46636008084D97EF4C0F +:2010C000D0D9F3342F39D6BF508CE3268BEBCCE1A5EC847F8596A52C247501574643795177 +:2010E000C9FF9F00AB7A407A83DA9384A297AAF160F490DBDF5E246C1EE5F7FB0D0E2FF99E +:20110000B904F45703B5F7882E81678B6D791DAF96816B853BE05FDFE447F1EDCC5EC718CB +:2011200034C947AE871DB921C2A9A9B6C403C57F7B4E049E31271C303F767AAA959A51FC06 +:2011400025F59264C9E1A6E684CE9F63C468684849B940E93052DF2F5A76461A4320004E7D +:20116000E19DB48C16F99F963A50C0CEB8CBAC12DA0CAE1096B5C80005F23F572C1CC9E9D6 +:201180006FDECBE8D3D7CEF351525B1F8222BA4D6D7AF33D1C6FB39E1E0015B5717FAC7332 +:2011A0002EBC9E54CD4F942E8E833CBFFDDF71C8CDE7BF0EA99833BC062CA02D6DCA09273D +:2011C00006D74B9EDA53949C1BC05546488DB78726D29B3CDDFDE4A8CA1B39E13F5388D441 +:2011E000668B90ECD66B263CD5A4F019B6C4F680E375877D4E2C1DD73DDC56D2991209E1CD +:201200004821BAFC321483968846C13ACF974FB020E613C4637B57D38DE35E486C45877E71 +:20122000052F7B3F2B66BB950A97089AE12B0CD3C895A51DD1A01F34C55C3D1ECEFB481D24 +:201240006558559910C83A379987CAF590419EB45F5A633E6C51569F0075BC159ED005557E +:20126000C97953BD245367712E30F81ABBFA823319BED338F33F1721452546AF6DB868A219 +:2012800034D5EFB1C96AA11839583EEC423F6C59CC73AB89EEF5682A9F0D36603838492DA8 +:2012A000A7532D5A52E6A8C6A066E23AD603DCF97261D5E4FEC6273EE0DB87EAF8ABF0AC17 +:2012C000BA3F075B666DE930A0D2C3CB2F2CFFEA324E1C9D2688BF0A598964E7F4C030CFF3 +:2012E000F2F78836D27A889C1903E113FE047A4B57FCDF5EBCED0E107A956C1205F45F7054 +:201300004A3A55DF18BBD77A67AF706B8D6D4805DB04DCF214532E33BB36F4EED9A119AB33 +:201320000026CC4E6B1E1499BF72C3D78A387F605F230D7192584EFB521B6BE2F040DB02D1 +:20134000E2466F599533030EFCED2DDE33900847070A0A6795D4DCC98E837F732453AA24E6 +:201360001B4029235444B34722552405A7C1DD67AD44D1974FCDDE1000AF4D81FC8C6CAC68 +:2013800025491BFDC66E04969991A989B090D65D1CE166C48AD14080095B4A7AEEB15FE9D9 +:2013A0006D3C4F5F639DD01EC2D23FD2F98F8B8C1AD9823282C57B460A0EA9CBEC132B142B +:2013C00081C8019AD99820F8B97CC5003D9BB5CC871D2BDA9A3D88A7070CBB2B7802F3E355 +:2013E00014B100306F108208A8CD51B265294762FFCDA07F9E72EA56182B99A8A9FFC273A4 +:201400000D54B94ECC4B464FB1F99147768D87081CA697F84B135A4793388FFDD5AC2E2C22 +:201420001D8861D16627A8E237FE24CEA260AC4E2A7039767AB720E694B6F698784C8B30C4 +:20144000C0313E5C862D2A2B4F06B051738002A77BA14D852A8EC2B52425DFEDDE6FC2B115 +:20146000176ADAFCFEC939FCC6C25365A06F7E016071FFFF499829B07839ABCC37F8FECAA3 +:201480009CDAE4F1B414A3F3E7696D38F3097CD835AC083A42D6300288ACF056F8F14FE659 +:2014A00096F1D42E098A0DFF638230B1218065DD58BDC8B96CCA25FD5D0E1AC96A085D1D33 +:2014C00006701FD9E85769A234BF040B29BAFF4527CDAF022335EAC719C29CDF1B3054C0C8 +:2014E00025E8ACA2A9E8DC8EA713081BC2B2C5F7454FB14E7468374654A0DAC5DF78C26D84 +:20150000519CDB5BF658B130408FB36F05A663E7F846CBE06C07309F8D8B0FB1BD23659BB0 +:201520007401443A6AE8F80CC5D36764006F8DC27C0074DED5D775EE0AC3168DBD0B805D4F +:20154000DFB94038644539C37F3836F8E47C57CA8C4D6F0EA961E26D58105A8F91B460EDDE +:20156000FF82A36D60610AC864165A532371C4A07BBB451A12E06B8B74A6AC0285BF7038F7 +:20158000D855E701A94485329772D18A21D94E545CC8CC84010D59BB7BDC192BB509C87E5D +:2015A000E986256A07D4DF9CD48120E5AECDE56BFE5E8724188D14388CD2C353719BE0D486 +:2015C0009B377A5CADCAFC20A64435EFD4EFDD5BF1B0C576C0BC71ADC468E789A072A6C33A +:2015E00075744D4EEC4B9CA56DBBE3D1EB23EAB285B07A8B0B9C4CBD11338219BEC0747B33 +:201600006884A1822B174A3ABD7DFF836CDAC7EAEF19E66E780015FB7094CABDE12FDCAE39 +:20162000F9CA3A91F0ECBFF4BDDE97645ED33E92C3D9E115146C3CA514701D9624449E7056 +:2016400094F5E7DA0A169F39BC4D668F3DAF461C3423E208BC3FDF3543B3561EE958757E0E +:201660002BD76BC2113AB4E889942B2277FF0C67F8A96A65EAACA8C221BCEA9532BE6F9343 +:201680008561796EE454BB22DFA3317DD5ED837EA4300DBA5CFACA4E8380F489F1C5E1DE77 +:2016A00098F432105FAB1FAAE8D87977973BF48836145DDC6DE6D001380D0530E30031A2B4 +:2016C00062621991B9607B2DD9F4B4B30617632035CD8517DDB94D5C79803264F2EA8D131F +:2016E000A733C87621AE9146B50719272FE016D6A821A06CFA1DDF6DE1B438A2DD8A668041 +:20170000FD20A0953F9BD546D00A348880B08D1C74EFDD4B89EA34E1943008D177AAEAC890 +:201720009FE0676CC98F8B3F6A937BC7A60EDA19B7084A8FA9E99C21D0D8E9B8EB725796D5 +:201740007881DD7E864EB37D618D9E6DAE86741F342D1CCF77D95D992C0023F956B579FE15 +:20176000917C725CCC3477AB4A32148AF3868F8FCACDDE6131E2EB1010277C48A1B9D35E51 +:20178000F4C51F455BE5AA9E3CACAB0E1494FC09E8E0551468D44CD1B94D20E3399605BA35 +:2017A00096996EAEE22EAE0E861A2D8030C2B6B06E65C678F47B6CC8EA9D1199817A174E28 +:2017C0008FF3E66D65B70EF0697B8051658FB206470980FCCB305FAE8979470AFE17CF228C +:2017E00079206416DA5CD581D821E2C71FB96FB7098E616EE6BEBD56ED2BF632F4BCBCB72A +:20180000C325364CB6F6FC626EB3C8582EFED5B4B7E054CE37E4DFFD4D7C2222A94D60C18A +:20182000402EFE3C3700ECBFC72571E1827FBC191FC16551F9C6340984F3E98A235E255890 +:20184000A55F9292D08550F04E79AFDBD1C9A5BE25D4CFFC0AE0AE1C86DDCF77CE5766D5FC +:20186000805CFC98FC86C4885BEA514AADFBCDA908BDAB136F4241E87CDE966914EA9AB12D +:20188000513A1F528F94CE0FD47C8B5D9461440AEB7A2FD3DC523DDEE82AFC6EF0428C1EC9 +:2018A000C25E7B83C2C6A82AF216065960614FA2A9A9CB6F405B4241F00B9D1BA3A6711B65 +:2018C000B0D40B294C18879388BE23C153DDE507220C421B8B358009B2143C101655B1ED9D +:2018E0002EEF5497FEE6EB1D231F1D872C045522E269582404F06B09EB94BA3FD0E6F5D73E +:201900009A021972628DC0048782A909D4D175CB96ADF64802ABF40B1B5FFAE244FF2E8FCA +:2019200078F201E9F11DB45BFFDE70002EC7CC7C15473CB8DD9788C66369B43EC115D3C56E +:20194000377334C9D4096F2B9F0CC2BDDA13E5A4B3829CAEEAE981067E63F61BD9F7656C5D +:201960001699CA434B2514E4333F231A34D19884F83810BC3DC424D81CB44EA05BC91989F6 +:20198000170AD2CD864338C8EFB6C5A67C752292EA52F2591E250B91E71C7C1BD7DA2D1A11 +:2019A000600AB816BE267BC2ED7CB861A364BD05F4F5107AF825679A5A3E944495425091CA +:2019C000AA5B19D500849B06542500E3F1AEE3933495158AB6A01D5248A32D11D9B6DF8931 +:2019E000BC93DD4B09AE3CF8D3A82C0270EFCEED3DA758E030FD348B9BED08018D763C39B1 +:201A0000683951EADDF4A4A7688CBC2408E915717A32CAA913285BCE6239D69BE8E77FBEE8 +:201A2000FB79C7758C417E0ADC53A0FB625BC0D50DE9925D68AC9EE5EA84CCF241D75BB5B5 +:201A4000F52AF1914B618F8A64C58AB3F0066048CFFBD9AC886A32A685EA7D36528FF1040B +:201A600040892A6EFF93AC4E609E7E7E2F1178E7FFD738301B600B9C1CBC8FB6516ADD21AA +:201A8000EBBE85CB982A87A161EE363DCDE36B044EAF2625F175B3E8C5A539BA3E749A4C44 +:201AA0007E46FE397F44E99FB0DD9BB4172E7CD503AB48CCEBEE1E84CC7334D0C0CE95CB00 +:201AC0006494DF292CE3F07394EBC01238F48D0F6DF0F9E01B589EA7A52C5E299F9A19A53E +:201AE00099973F9D4D6A480BC1B536AA2021FC3FEFFA37F58DCD5E6ECA64146CCB799052EF +:201B0000F8D95843F6B7747DDE6AB75744E939509619E3873646EEB4A3870576AA0DBC9FC1 +:201B20004BFBB7173CFD5A30AA532AE9C75229A59B63D30E6D1F11222C847253131E80CC47 +:201B4000C13E427363CA8C13AA48DB85175E22DAEB2D03D5B4F6BB87685513470263A98AB7 +:201B6000FB07ABA37FF01200ECD9794C5106893542C6C4A1C6D4268500E0CED4984590BF95 +:201B8000A373DC000D1027C1BBB77454D720C6A59E0158804261B176A1F604933644B2D443 +:201BA00083C76C6431240A9B5AC6CCFF1205142A71BDE745627F92CEB078B8A875C33FB087 +:201BC0004E5B23211F4ACEA77FC2B8F8F1AB5BC757AF29544C17BCB231A5A143AF81501DE0 +:201BE00078799A610C0BB1F68718AA6A983A6E642FD3639FFA0AF4F28DB10397831643F84A +:201C00007ACE8BF519913B711A9E3E7E404AFB3A8113C3C3382A6255C06258D8A61B04CC5D +:201C2000434E5D98113EA922DCDFE299E2A61A6C439E63B246B106BDA989760F6C30F65B6C +:201C40008833E7849F0739EAEDD5D2534B6A6DDE86945238F225B2F01A9CCAA14A5542FA55 +:201C60009D28E2697C5AB59BA4E029F591D827AD3D75E222FAC38AEBA0C25DEDBD051820C1 +:201C80003A5710306E62B4CF959E94F97DB94B29D72850C8F283DA6942CDCDE1E851509C05 +:201CA00042D682B5135D8EF4D5E5F3E56478DD0CFB87758333038CAF1673F5230348DB7B5F +:201CC0005A1D3DA11160DE82B083A956A5F9D71F29377B513FDCCFFDCDA0EC44E05CEFE558 +:201CE00098228DDBFAD3F0B3EE5BF783364FEF7C468153794D3F951B6CDE2D8C0FC4DA3AE6 +:201D0000F2522FFD437CED935DCFBFD569588DC6D90D9EEF95E0D4F0F3D6ECAA0F8B9E39C4 +:201D20003CE2E2C613A75AE8CCD393D870E83902E2A1197C0EF85F48B517DF4B00E0874AD8 +:201D40003F34179EF59766E27BFAA4D46CDFD3ACF75031380819EE2A60A11D0900283369FC +:201D6000743EBE6AF9C9EFB6025288CEC837041D197EFA4930545FCCACB19C890AFF8F9322 +:201D8000BF705646A81C6C350A72FE2C6649DC1BE3861664D3F15D53AD8508A7D4D8490496 +:201DA000E97432645FCCDC83858ACBE6895F379A5BE4CC9EB654C7A51AC98FC183483216C8 +:201DC000B0652A3F7B77DC519A9D32C2BE8FF4692EB41839DDC4AF835FAEE8B59DAEE1E4D1 +:201DE0007CAAD1395CC872C61CCEE3072E0CE919613D1E5091E7533B45E03C155C60E9FB1F +:201E00001D56706337FD86318B232215815AECEFB59D6053536AB7EB866C958F633AA20B32 +:201E2000E7F419A08396DD40D54DDAD8EEB26C0CA4DBFE02FE8DAA9220693B6CD06339D03A +:201E4000A3233FE10A352B84B0D0B6678B0297421DEB31F001040C3E9F125C646A146C21B7 +:201E600034DAEBF49D654CAE3C1368B0DA16F2A1ECC85496309745A4761917F3ED254BC685 +:201E80001D5DF19770F16E70E5B705621E6BE9E033E49B10650389A34152609D38B111F2DA +:201EA00017457959B6BAE18430DE9AB94CD1A11313EE3CB2BB0C7FB7F0EF3ABEF7A1681416 +:201EC0005F61EA3FD31BA67A0A355D4FBAEC81BFF568B41798D004DF2B1D1C85FF78500D0A +:201EE0002A0044C37C5830D9AB26923C22A6077B84AC8B259C741E9BD28E7D46EC7B8BE944 +:201F00006BEF7000B80D5A0A89BBF69FAF524484B9079A8498944752DFD098AC0F136D54B3 +:201F20001C2002895C2913C29330875DE0020CA361E85D0A3467F6A42013C8F6A29736EB18 +:201F4000131EBADFEAFFF2A0450A089BE291FB75FC3E48C4CD5969A2B412054E521BA95968 +:201F60007434DDD25220925E70165FDF7463520C34992E7356655682C1272F4EBC611EEA24 +:201F8000F4AABFE837F510F234F873BC4683E1861F0E3BE958DF7CE126AB9B0E3EAB6EFB92 +:201FA000F15ADF484F804B1790E13BA5CA26903ECEEBED810E61CD605FA3DA05F15AC16C53 +:201FC000AEE83FD69A70DD4F7B1CDC5128747A5441EEC3BF0DDF2AA6A429CF4E779481E32C +:201FE0006183EEE2A60B87D1E792DC11553D1D3AA8823A4FAC0AFF633E07149E6B57CFD5AD +:20200000FAF20B6267C967BEBC35D0DE635B0FAF08981F10FAF1211FB59874086387F05802 +:20202000F96791A2B3EC393F1D540497A191237B95E2F5463AA4BF2270B0F6DB96FC66AC14 +:20204000F4B48173B8E5033A0EB492DA4F781F5F8E1004ACBA945BF7DB3A9FAB19CA518F87 +:20206000AA232AF2FB4BA922D640899C089963501E8EFDB76925848C2C844168E661691AB6 +:20208000CFEBC1F0B752E5FF6B1F302486F2A263CE6ADDE6239B8D95E7DBA46992D6B9A41E +:2020A0006F279A1CDA6C1F2287A24655AB22B4A0DE5FC526A483CBA719D1DC43CB2624C1C8 +:2020C000F938E846AD00585523C49A87E79EF5AC43431DD23582242FD6ED2B5BC6179A7169 +:2020E000E250F8898182FADE58C225E1F5E3FE3E40C11D43ED9DB123738132FAFB8184C877 +:202100006FD6E2EC1DA41A066A4FE8339086DF9F053A792486F617B745B61FEE2320481991 +:20212000FAB22A4D70A9A714F46917CC64F9C8039F000659EDC25BA2C94D833F65D86D2DE7 +:20214000670925828714E0CB7C48FB79E5C983034F896341AFEAC1F8FE9B5ED9B5CD19D2AB +:202160001AAA90371A8CB642713604E8907B399664C2A94A0CABE125B989908B5A3EA8FE58 +:2021800080F0D3CB212F15F2C159B223D1067A77AF0DF6DD2C9E6E6700C37C50F7F9FBB4C7 +:2021A00043E2FA06CB6E4401EABC65051ADB972CAE762EB73E6D72C7B2ABFCF5873A1E2476 +:2021C000C49E40C13498902BA95DBA2DB242C1E16E21C46FB335B73E7063E41D53B1C4D87F +:2021E0004CE73592BBA8F19536343B82B24ABBFA925FB2DFF9CAA404665EFF438480FF43EB +:20220000460197B431EAC936B705538B2554CEFFE7AF8416F37976F0980AE8337BFCED9B74 +:202220003DF14B86163144FF7D9A106A85ED62B231A9BFEC65DE34D53F39371088453DA2C2 +:20224000B93737D4C04B4A3302FDC81DB8BF73A8DE4394F175ADE41244D6BBF67BF28FFE02 +:202260009AC18A4F467CF94DD3ABDEFEE6FFD3DC66A45A19A12E7EA392404468C6471966BD +:202280004261E22588872116820BE2E49C8921D40374047FBA2B4FBA04674978CAF5553D7C +:2022A000187BCEB4C57B6D82C740A61F3F76B82DD53B017D8E2E84E234578AF055CB7079B6 +:2022C000567097524BE86814633CF217A8347C14DA617024CBDF706E1F9384DD739E88F198 +:2022E0002BC0276A68BF90ED6DC255D7369B7ED72267BF29C01CD81FCEE1D10B1C7A2A9C12 +:202300009C686E94FBDC4D866CDE31F87EF26FDA540AB6D4E52679231E2876B9967C1CC7E8 +:2023200033AD3D4689FB905893107A44DBAB16A24ADA1BB80BDE8F6DEC5AE37CB7127D7CEC +:20234000CCB8BB751468DB26326FBF4DAD03B8A032F22549B8D99C241C7FDC943A38AC0B80 +:202360008E88C9CD41B5EFF12DDAEA291BEA739BF89578A35C96CAE3904C885480C1B84D69 +:202380005F6F7A4CE55CF0DF46487F1D763864082A5E52D8083511E1D78DA19D2390AD442E +:2023A000F5C72FB38629B7C02A302797D16B419E6D7F5B1A61AD5C8378413BC7D73742CFFE +:2023C000473C271CA4E3CA2E6036B24BC7E689CCA4CEEFCDC388B2EFA9FD006D562CC2AF03 +:2023E000E85E560B715F5D89379233E19B134ED6C27A71F5EE52F581143648811043D78FAD +:202400006BD85FDF856419F3A27379AEFC66165CE85C86654044B12EFEA1DB762681CF330B +:202420009C81C894642BBD2BA2019D303C7098D0B099A0EC8E02F8145D37F10E8B4574AF31 +:20244000535BCFA6EAC741600C595C70D6773679DC7965166FE0C6E56FB1C3D856EADA58E3 +:20246000B08A863238D6858D03C46B1811432EE2CB8C2A0B38A8BE2B222A536D3E049ACF90 +:20248000898AD4D7BA201D9BB56276FFEFC9D54296F6FC68EB70BCC5A97A70986C385DFC9D +:2024A00064AC4ECBE61FDBB22C8C4ECA21C3CF9A17EECBC3C3A38E7B47FFFC1A067AC5376A +:2024C000F402BB4C818A6153E51483DAAEDC8E1B15C6A94F3DF9F0447D8B6EAC52089499D1 +:2024E0000A8DCD0A88D494A54774A53A87414F218927A65C950A3375AF4774040550240E19 +:2025000087003325BB5E26D53B0EA175C4F84F1898BC938C719EAB8FF14640495D8F2E258B +:20252000858A39D2D3EC229D67E1C0F0BADB3209F8A59ACFDD14BF72181CEBFAEE65ECFCBF +:20254000BA5325D9EA01DE0AC2E7C94191DA746FCCD26AC2A9DDB8BE7C341FD318DB579A50 +:2025600051886B83BAC512D1BFB74E43F140E2478246A89F8791823E907E0088450AFB3ECC +:20258000EF6D019A25459F86E91ADBC0D1F800C0997E3A5918091D6A8A8DA69F74BA4B82E5 +:2025A0006A8737224FFA394CEED3F3B6862E69CD7DFB83A00498E9C22499DD3AA1879085BC +:2025C000280F30CA0715DD9CC710CA8B641B3D53FDAE3F0AAF3BB9B406DEE816B2F20FD446 +:2025E00060F76187E2509B82E71532505DF6F7994F07BEC223DDCF2A7A6CB3673260916496 +:20260000C8BE8EBBBF82F9FE1CA36544DFB12F6F968EF2BBD5F230AFA4597382AAC4A5F7AA +:20262000391530A3774A1914461E7F07B69F0C3EC360795AF74593AB240424D4BF944819BE +:202640002B49B96F631B99EEC8884025C4EB7D02612B6FE987E93A1303710A42865715584B +:20266000E99C24A9A15244FD1D21F645E2751D36238D16FC16C63983F89571C17A90AA6183 +:20268000B14224911432F74A4CA07F5645AA9416AE77A426105A735459D3D0863081BC0999 +:2026A000706E5CBF40CE48D526AE1E49BA186C5B7E4FFF5BBA17164309F977335C3F75D540 +:2026C00003D9F129125423DCE1A9591B6253770609E9BBC428F29DC931249B1C8824992D00 +:2026E000CA789CB6CD4811B25DC747E65A1B99057A636954258D95493E6F84279FA61D1214 +:2027000035E90B811F1C34FF08058DD002AB07EF3AA93D9005B57F9463E8E778465E832F17 +:202720006C35F3FAD42B30EC7764F3CA1C812DB8056A83A21939E48652DD16409E4E21C430 +:2027400084FF1092C9C486034365284FA1682C9D348169DC310C98497BAC3EAB6F2FE73F61 +:20276000D4BCFE763D2816EC8985260E307AF82A83F5D205CC5CFD01BA1335EBA5604D1319 +:20278000241F0D50A72B3B4E51A538B1254C2F363815782D8AF066366515B9C7F348812BA0 +:2027A000C0BE51B74A7BF72F4D74AF5E1314E8C1D28947A6876917DF27EAF0335C1A1336E9 +:2027C000D12018A208470EE129DBE570576697DBD8D0AE6B1118B51A9CD19BC1872E0C8CB9 +:2027E00097852097DF701E7253A8DA1FCF68C58177D4708CD174AC16284572EB3D2F548D51 +:202800004E6EF718B5F2A5E0AFD2F36B1366462C24956DBCAC4A4CECC14C6B614B98B786EE +:20282000F3352E408CDF1DA32B779496B423FB7AC78E616818B2042921F2BCE2063DEC07C3 +:20284000FB8ECCB466249EDD41807E661F4986D14986EFB403C78C99641313CC92F0F307D3 +:202860001AD65958927F60774BE922231D369B7399196F43FCDB967FA8388F69B2BD1A083C +:2028800026872AD344CBB5274294A64F13511C0EF28309ED0BA6188971F4B2EA2ED005B7D2 +:2028A0005795BC43B14FA3D9099CBCF6DA2396A981E9816811D01DAAC3B031A31931C318B7 +:2028C0009C7AED62EE18D6CE1130095D5708121EDEAFFC8769B6E45E24FCD2CB5D18EABC6A +:2028E000C42C5C8BA04F449891475E0C045C9C3C6874DD1EAC5D7EB228238DB0F9FFE682C4 +:20290000A7B9D72FE0B4C91432DF77B91B38371168F737412AFC245A51D08DC650A660CBF4 +:20292000D9A251D08BEB80463467B1A2FC5AD2D17502F164AB3CBB808867A81EA349142F06 +:2029400089555059DE15E38AFD19C3B4EC5F78AA30F5179A25B3B19531A23DDB164994A420 +:202960006D0F71F4623E8E41644B861D47848E8580A2975722851E0D907B184D2BD6C8A01C +:202980008C0E5921BE2099BC2A3B257FBDC2C315B82632FCC85426526F0A688229EAA4AC2A +:2029A000724DE5E4F26FF8E9AFA045ECCB0AD5F2B461B553D0D1595E7033DDACF630C3A601 +:2029C00060FBA6BE2E8C984760589097EBC6922D4B03D573E756A1B75EAAD4A58F3A1AFDC4 +:2029E0006E35469CFA49642E45E10A3E31797A484F6F99CF67BA7A9A92D4583E0A6973D393 +:202A0000FFEE8ACC1DA5639B768A1220650BE3092C957D7F0E67F539B0BDF1015DD22B31DB +:202A2000464A3B1A920CF2DF164461DE38299BFB5148553A91710F5836927730DEB675C7E2 +:202A40001F91530C3B167C081994D79F17E878CF71AD9C819A6DD34F1B3ED1C400D6149A53 +:202A600033D7888484B00873FD43FAA598F2DE6A73E5F3E4C0CB5B4BEE132BB9AB2914852E +:202A8000C32248F29ECFDA59A2D8FDDF47F70084105E10D2AB8747A23F7299AF1D87C8EDA2 +:202AA00019C4A66E90395DB17C2537B354A807A49CA51A01CDBD7FA393A81131A877ACFCD0 +:202AC0007C2C55D2C87FA1A29EBFA5CA2B2EA9C0D82C4A1E3F1752D13CF96BCF9D39D25BB8 +:202AE000207040AD794C2C668D0A3B7714FABE2D154E4BAC608419071CD0A4B7029E39281A +:202B00005D70CBE3CC70611274A9E4985B309BA1721D967EF0502CDC7CBAA26BBDA3B12AC2 +:202B2000639612B9BC6734E2C2B9F9B602A4D227053930D50E5E00F03FA5046F1FD7C948D2 +:202B40001EC0ED92C0A2868AF2455124E93527053F338D8D76C0DC01B806708BCBE68C1EFD +:202B6000B3B6FC24275E465EBE26574D83798A7AA8B7AF8C69F0FDD9289B3205EF3F04E73F +:202B8000BAD05EF45CA70039D03D3446AC17A49E3EF48343372D81F6BCDD6CE873B4231176 +:202BA0004ADEE6C01A95F81A21C061C0B1F50A47250C8D6E1526CE6C31797C62E8408BC3EE +:202BC0006F9051F23DCC7FB193F914064F0F65B1EC65D3854CFF5A26C6DEA50DAFC91838CE +:202BE0000CAC71943033E50875538AB40477BCE19DEDA5421DE279FC7817DF9087128A663E +:202C0000F936546FE9FBF7B67F864C57B8E79A7A8F18A3C0607AE7EB7AF8E6BE1F648E08F1 +:202C2000646F63C3D95EF670E153BF521A5C68F2E52A79AEFCDBEBE73A26CCC88E747B4F4A +:202C40009083B776A3BA4ABF4EDDE2A76BE72A4C7551A3C1952905F3003333485247E0A9A2 +:202C600020870F9367FD4B38C835ADEB8C572953576ECB3A9577F9FBFD78EA6665E2C9F998 +:202C8000F586EC95046FABB518CC874CA6DF0C08D6806C4B5F1F914BA926D564F80D4EE073 +:202CA000D3650DC80724BF460DF949EB8E604D2FAE8BE0884ED8345B414188C4A44230EF0A +:202CC000A5E9315D14906E1F3F4D6D747EF8CA5331A2EDD64FD713268F92DD044C80695D1E +:202CE00025A4D245E913CAF8A138F7080EEAEC42A607788FDDE597612C734F0C1B117EDE48 +:202D0000282D41CDEB3AF29D9072B14DD6AE0FC28D446F713904D9DB8B9BC906B25C46312B +:202D2000686430DBA897F4EC607CB5E2A3C8361801674894E2535275DF80367DD7DA8A43A1 +:202D4000DF7763B8D03BFE734F28201173FAF350713457CF4C52AD9DE38E85325C70AB5389 +:202D6000614EBAEBA1387650C7F8089550021C4C9F3C47531C4356CFEE87EFA684096B6CE3 +:202D80001ED490E91D59D21BF44CA5173D4EF0371DEA327230C6702641D196E08F68BCCD78 +:202DA00054D796B0D09BD132FE49B8AC73368E68B06523AC68F116D86B72CB43E718D42CD5 +:202DC000E083D50FF4D25D136EE93577EC1C1E8C202B7E7C418F5B2B00D9F0FBE2ADE4CA25 +:202DE0002618065E97DED4C906D034AE8941E7DFEB4D14F5CDA19DAC0018308CC6EF0BC586 +:202E000009BEEFF019E044EC62715FC999F511F280784BC1B1B7B6C111173D93962252FB77 +:202E20001A26A16971BAB625D54459A327B311B89AD0052D2402A33B22B102BDD83C2F0D08 +:202E400017A81B2EFC5F24C65A84AD0548EA328384D0AADA6FEA9D5AE4AB7E7F825EC14415 +:202E6000D66C5AD49EE77945F27ED07E3CC99B734EFD0101BD6AD0C02A3B752D0C779F851C +:202E8000E28125BA5C6F5BA6F132B48EB5747E46CEB71AEE388BA2ABB9832CBCE6973D93C4 +:202EA000B83627E9307ADF58A348CECE9911E293D56A87290054802EF00EAE7B3836C77CC4 +:202EC000C290CCE8B4A517348B5EE5AB9A514D930CC183F6B1208FDA6E1762CFD830D6EA06 +:202EE000426F95D3984C64D945D9A67FE33C570D84B76A617D3D1796F9CE216C42D8941152 +:202F00002A4FAA690A9984BE1774C6FCA458F243057F6831E85CF4F5BCBD3CC1183A423638 +:202F2000268BA89A72C614E2A21BD47C97BCC3C97464597129BA075882186FC519E8FC1DB8 +:202F4000A8F0D86963FBE7E0BE7EEE7486B72498BBAC4F77CE9B4A287E1014C9C7192EF665 +:202F60007484D2C126C41BAB1AE894C15C64E0731E5581E27C8B3A27E67B88EE546104726C +:202F8000DF50BC791304924EE9F40178987F2469C5FBA1108DBEEDABBBDD80B2B8BD046ED7 +:202FA0009AD37CC3D25A0D5794A923A8BF101540039F54747194F05066F3C31C3B91138E55 +:202FC000DD04F843B62C3CE91D4242A7C053BBD2A9DE79F8ABEA02AE1254F126D50212BC87 +:202FE0009805F57D1F15BA8F91730E0EDC624E7ECC85D46E90BF97632722ED8931B2187510 +:2030000034293C37C881AC85392E15C13E73FE15B3C225DA24FF7887624FBD969D0A54C60A +:2030200094B0E73E0DEADEA0A6E30A5235D95A9631CE532FAFC10A3B224F8173C4F33062EB +:203040003F9A9E661AC5664CC824039AE87A60F6E5527F5A73260E4505D6704F16C9CDFD82 +:20306000E9563537F59BE0E82C5BD065987E623C1A66129DD8F3D20DCB9E2AD7C07AF1AEC1 +:203080000C04E22CDD9BBA20B6CCC3B1B22E5CF47C5B096AA54E0CC9B417850D5F8A6A9642 +:2030A00056610D61D05E37DBDB162C42B3B7F70A5E63BCA395D733E67B7703D315479FF485 +:2030C000FBED8B3864ADD88F1369A5E0A628E4EC83789B6FF9898BDD0506F6AD021F108CD4 +:2030E000EB1A07DA8F64B86E6321E2BEE29214E8B59A2236458922165833A25610DB1E758F +:2031000053DCB540FC9696069B2C529F20C9D510C7304DCDA8FA2E5E51C8F9B7FA20872A04 +:203120001B9008825EDB1139072579E44ACC956CC9B70E23B124E8F2EF84AE01A93E869DAB +:203140001971C910506EB9764EE9C80173AA114999D05E0E61E37B655967B447EC976AFC0B +:20316000403E6E1211209B68F6A9A2E1C0C3FC3A7A5B9A39E60DDF953E907FE9BF706E322E +:2031800001A0690661C203F35982373694143C71DD36FBD817926F3DC4CDB5E7E2D0A3C7E5 +:2031A0000438C91EF627E0277EF363B710D3CEA60FD4133A7C749C4C71D3ADC13EB1F21C2F +:2031C000F889A6BEC342A93EF3FD3527EB66929F88609AB775D6116A9C65929E88ADBD2707 +:2031E00091A8979D04641E6DAAF9E2EFE6119C02354063762518031200DBB25CA438BCFC49 +:20320000FE479A1E33048F15F659AB81702EA6394769CB61B5DE19AF751AB3792C323AA8AC +:20322000A0F6AB90DAAA5E0DAF7E7BB61D253F6FC10266DD6C1F2DB1E4BB5A01D5DBBC7536 +:2032400044E0728D27929E911CF97A5DC8E68122F644BD46DCF46B9D627ED586367802F333 +:203260008A5F8AE87474BF0461A447295C6664DB6223B0C9BBFAA8D2C8EC30E7C5BC5A738C +:203280001BE281466E291948D754F42E3064D6ECCA30923155A015AFEA4566825299549B68 +:2032A000FAB01F70DC0FEBC88B7B158C3CE399264F4C331009F6A2E0BF0FCB540F39EB1320 +:2032C000F1F0D852BC8D8F9B171C4B77624A66C4C989C870E3E0CD22C85FC3C4B9ADD7C3BB +:2032E000A4FD5AB508FBB8A11D637E2E287C1866111678A7029B11EA4A5D2921332B28120D +:203300000194BDFC03D71E59D59C9E1E490A3789DDDC2E77E801940AB3782DBEDD1E2CC9E3 +:2033200037344794823DAE488F82756667009AFD2005BD40CDF4E79959759B5423509A1B60 +:20334000B14822F18939068B4633B67B3A76DAF19B01E20C000B593A52C1518EB9D42B2AED +:203360002200517E2DBF58B26B280369C730D032D80351E8B5DFF351573BA5B84DF672EFEF +:20338000403A285A87A51B6CF9B262E14C0AFCCF6272B3433DDAA128049CBFE4C804BB2DCE +:2033A000BB7148AF35329C2B5FCE044B92DAB32E04D7DF788177FA9FBC3AC6173828120DDE +:2033C0006F9BF07FAD4E8F29A82F49BA7CB5935DC1844B0DB24BEC874912BFFDC47D0862F7 +:2033E00027B6592AB30F515229689D657C7BE0F86133D1C954C2C45E91179DBD4BA59E1898 +:20340000604514AE5FF183ABA4FA530C1482DE5C0E3789FCD1F87C872D126BC31E82133F05 +:203420006175997B514DEA4CCEF7F9EAAB1A3684DB3A5E0EE8D2C8F48D72113EDD4341956C +:20344000FAE5189C53149874B231540C92C85974F49165E15FCB9E55B0AFCFD26DBEF6C330 +:20346000C96A850F0D426BCF6E83A4C8CA165FC340D9FBF10D28D65B391088C548AECF7F58 +:2034800035F81EC22139FDA223206A691C190DE5B6786FE59E6CB1FC011DE6244D7B8AE254 +:2034A00017EECEC2E157261C2F5A62FE1D2DF75C2E2A295629B43887867EC886FF2D744BC7 +:2034C000849CF3E7399993AC8DDAFE8D1788A65066C9271C59FC3361594195105C64DD3FE4 +:2034E000D3135309A237BCB68E57CF8CD28D4E0FF2772B6D40DEB6E4D92EE421D660605F89 +:2035000063A18336EF9CCECB9F3486F5DCE617CDEC9BE3D808A038ECA8F82DA19BEA515B29 +:2035200096569098394B3EFFB0F77985486C4E560F903BAD9B84D550436FA198D1435A0B8A +:2035400043AA5EB4C97FC4970424B1ECFF59C52877877EEFE9F46588382A78A3FC6624FD8A +:20356000363FE605A268F2000463CA108EB7E25F37F7B712081380A411FC6DDCD7D1507133 +:20358000B4817C9BC3014F301CF7639DBCF9F545EAA3E116283F6512B31C22F422953183E8 +:2035A00030EDC276502E4616F0B1BFCB27B91FCEA822FD8515202006E54388691D873A291D +:2035C0007DC51C130C2A0407D4FCEB37C89A351F676C9ABF864EF2084CEC9B99939C12A248 +:2035E000892B8D768DA62C1E8DC1881C1B64C857A42980DADBDCCA4BEFA7FC0DF0A65FD7A9 +:20360000D1DC0E8EDC5A68B056247624F06785B3F2CFA7137724501E70B88DC52039422AAD +:20362000742B4265BFCB9967C516DF4E6B87DB13FA0CDAD496CE08FF6A02734433ED1D460D +:20364000DD56B46F782C6C4F34F147CA4AF448BC480EF324080D5CA3FC37A4A888BE7192F4 +:2036600013D70971B71EE6CDD114A249EBA023EB174EF969E1EA360632F7685F7CF7BBB158 +:203680005784274E00674A1CCE423D163DC9A24C10E6168F5B7F59DE30253D9A38EFAD34D6 +:2036A000BF1641633A4166F92128721E9ED89A4A68E614E88A9611F2D61D9FF79BC06B25A3 +:2036C00058EE26527C534EFD571608C4B5435954708DDA60D6AA0642ECB93EE9189469D084 +:2036E00061AE4D586C4823532BD95A9DCEA336AF7C9204EAD2B2ED655C36202B4EB63E3A70 +:20370000C6E5BB3D347CAAB013806900C664E6AE4936021FBBB104A8B1B4336561E738EE1F +:203720006156AC07388C101FA5DC20B002ADC84B00230EBF51D1F0C2423C6BCF0C06233731 +:20374000F4D3EB74A070B5235893F9421960546C127323C6C33078AD67F672808308042177 +:203760002B75EA9D512E0D77B2BAAC3E1CDB3F491B38F689FE6737E4B493047C678CB37318 +:20378000778C345762E086F2EEFE798DA14086A06E6713BB9B9D0DA08A07EA9FC7DA01673D +:2037A0003079F18286F9EB9B966E16D429851174FBD13E3D0B480F8E18E455BE2DAFA4FD04 +:2037C0007A8C44B996698298DA31B7AE0EB46430985D16B96C40ACA9DCDBEC24D843125DF1 +:2037E000D1F017722874FF36EFEA3E07E04D729B0C7FAEBEA516683BB33F137232BDA040BB +:203800006CCE568C23276422BCABFA5A0E833A3AC11BAC5E3F5E64876F95DAE3D3E2B0491F +:20382000F076129D3637A9B812F83D9857B46B28ADBB557565116FEC1D19AB94C47337B092 +:203840001250D89A1C0822841D375DA6DFBEFB90A2A8D3486F2C592A389F2E4B1A37CB1448 +:2038600046B60BDACE02436329C44C02EFE09A530C4BB33E0A35639EEB3968B852849D2299 +:203880008C06F3B4C9A5A6B6C68E4233D1C62469FDE7FEBBA0FB49B712F99AA7299B259833 +:2038A00057DBB0989A766891A12ABB6C3C2B66EE526149A062680C20901E3943846DF5F73F +:2038C000F4A5511B751F0793772B11120737CD0B9C9CA62AAE9409A808DB5A63D3B48377BE +:2038E000728F9C46E21FADF35015930CFB0D65994D03809F6BA68492E07F79450A5F52527A +:203900001E7EC079D1EF5B6263C305CAD10480A6015C066283C75E2A05011BE07A2FDF063F +:20392000D4F215458FD5B04D802A760C72EBD6A4DC78A150C4B60F3976824EC7C6D729A386 +:20394000191EAD1DF19BABF49945D5FC5AEFFBD5422DCA5EEEE919BEED909F902717BD8CFB +:2039600024E6FBC0444583E3064D18FACEDF612F98465E33F4ACC5F13A13AEABE82937102E +:20398000DA597692312CA0AC6A3BDADC9395036E16B6FA16CFC54B402572E154AE70B0FBBF +:2039A0005BEBC725D3B543E071BAE777244C66195D61A443D936489C76F6C9E1CD259F571C +:2039C000584325CFE720F563AA167FDA995FC3D3AB52894B4D22024A3C6BF8C16B14C166C0 +:2039E000B7D057435FC1FC22B7BC1D17E54BC60092C20AD06FB557E0BE1CC778A569B64124 +:203A00009C205F8178D642EE11B2D84F3982160A8CC0EAC0ED3C8343E6AD29BC2DD4AEE3D8 +:203A20001FF1021597D3501A578134EF3EB84BE2C864BF15B76C52A7639F86FB5154A9A9D7 +:203A4000137DEB44EB85074CDA819E4150F082F061BF9FAE154F40C33B27F89343C1DEE66F +:203A6000465C1879D4BF8240F70BBC60E000888BCA71806655544C09598711B325FFC43FC3 +:203A800071755E0680C59D2E46DFD684802C08357A6D6182CC603EF3E0C5DF20753079A2D9 +:203AA0005E253C5DDA36186800E9ABE27D59DACB1C0681E9694A1CAF83C74281F0F76EA855 +:203AC0004AF1E90F845D60207E226DE8B77751D2BD41EFF54A6091276B5912501EA9532860 +:203AE000F9FC22FF5A29CCDDDCB3E498D31D717889253047DA3F11D6935070E77BE8B2AD7F +:203B00003276F65A99E381E8ABA2E43A72D84FB46C2F488603A5587B56DA628193BFEE4198 +:203B2000D34A9F8FB2804F97C5A05FCCC7A6172F861FECD05C01253C044CA3A1CD03E193E8 +:203B400090AFF7C04EFF5E5CE971563D7C7DDE526290954D153E0C557DBB9668927CC89B23 +:203B600030CC2A460CFE076AA58669631606CC42E968BCE1C13E6EA6E7A51240AE212C055E +:203B8000488BEFF4130F26A63F7466EE7E85726623B7CA21FF30FA3A97C6EA3BC67C8782AA +:203BA000A4FF9E1B662890D2B9614BF2C6C91374C1812A420ED313E9566490317A6F984382 +:203BC00070FE9321CBF1868B7EAE3967AA6530B5A8396EC28B2ABF5D4FD32CEBD5B87DD53C +:203BE000AA785853A25FD2834558E83D1BF48135E78BEE74D66F493D7733AA4FED2F8836FF +:203C00009F2814CB17C9FF3A9C81A40942344175EBF26400E8E3C4D6405A17CAF462D19314 +:203C2000F1DD88D5A22EC9FA9EAFFD328BACE48ABE0B7B2F436179A95126F49785DA1DDB13 +:203C40003FF04236738A2D7540B2A40C25EAC66E22D274ECB51E888FA16418927A3858F250 +:203C60004FDF37B621F5CCC7F141E869AC71BD808A1DC80DE0A9B6158AB069D1355F9A2908 +:203C8000661F71A5546EB04AF6DB168BB397A74A8EDA65EDAD65B5468331CE843451C529E0 +:203CA000151E87A48337303B6B2BC38D8D5F2A622EACDBBB1A8A373DA650718E210DFB97E6 +:203CC000326F5992B938DFF0AC56F7A200752EEFCB551A1107B0C43447741B8000EFFA052D +:203CE0004B8B855509DF0F6CC5CE5EAD94684FEBBC37289F335A6018C46979857177B25702 +:203D000040E99D5CCA3438A39F230ECC0EEC916E4632C850A508267FA1823DFA05960D55DA +:203D200054D26BB4A5245D85A0B32C7BF3EC929A38A166BC05C9575D9F6D1E7170267CF371 +:203D400059166BBBCEE6B46914936753ED179B7E722C7EFB7A51BCA29655460571A00A4BA3 +:203D600034E36BCE167634750D6382C4B11E07C187FE44D093CE3ACEFA73F8331EDBEC787A +:203D80000EFD7A3EAE8111C5A9B4EFB5E74E6FC5B7CE43C004E5383A2BE75433D43E89BE1C +:203DA000A2E24974063634AAD034C3224F4311E124EAFA33C8665B872021C835B3E88D9DED +:203DC000E3B1DA5076817977C0B1F3DA5B33D49755403E10ACD6707272535E5E8D80B084FE +:203DE00008AE2F0872F015C5B1BDFA8E93FDE17BDBA652146C44AE9DBBE4F7312A5DA25E88 +:203E0000C9A8C407DA5895509043F66EE8ED8F4DB52F88AAE8F8EA5B4E584D20C048737925 +:203E200018E7520EDA78C7D815BD439043DEBC6E2DFBBDF4E33F6A1C86781C451A203BDF0E +:203E4000BF957F989C33CA75E8BD8166948AEBA772E6DEFCA5C455C4891FE94ACF0A6F5E78 +:203E600008C81A3864CEBD9B86C3AD23A7BC4EBE7CF786BB212D40DBBFBBB92FC654F2EF94 +:203E8000EA9546CBA6A81C71460DC44F80E997FCA3A4216D6B8ECE6051F677E18679940225 +:203EA00055E58A4FD775B7B280E988D544B39305D7B018D45C536AE6DF4D0D3E7FB3A9DA47 +:203EC0006115C397166EB938A2A9DFB13500E35FA5635BA83FDC924421553E675DC9C12F1E +:203EE0003443EA882FC0F3144FF9E17BACC36D171E512B1A7D026466A97D75E0007F40070E +:203F00002AD07B34A6A52AEC19EF2F4126EF5F95FAE4084B318205A65D762AEE054C2A43DE +:203F2000553E71C57C2541CB014FFDE139407B9ED15729F7A95897DFE037D5B3A454DE6DAA +:203F4000D2891E8D9CF049C8C29186204EF2B81F1F3AD7B326120E668A334F2D722E90E1D5 +:203F6000FFAD4BE8728344FABE95C0A3B61D0D76EC50E76F0F91FA6ED085C7B5D998A5E6BC +:203F80003DC097976725D1F98FEB4FD380160503414A81D938C99AA21DAAE3B4B625EB4CD4 +:203FA0000BCE45C89CFA3F2909156E523A2D893D7CE6D52A9858A9AAF01845BC30B649A492 +:203FC000758AC146E32F793A02C504B0DA799544661D40589FEECF885CC2D3E6E06E483EC5 +:203FE0009F94C1C934F9DB0820FF4D61F867A3046734C9D603BA2B84837C0178AE4C8A037C +:204000005218172FFF34F54AB2F3C4EB5A98F925941FCBE92E14AF732DD2E45FE676C0CB26 +:20402000C01047CD0C9B1E0A24FA545AF2755AF17F440813C84B0C896B803107CCDC28775F +:204040003F6E5AD3AE9609D73293B397C0D894778AF8A1939A8D6E6867AFAFDE3CF8BFBAAD +:20406000900BCBE5AC20B14D98C6492398B02DDDC8BA6F0AC8C1B171099E8BC50C12F25111 +:20408000A598B336A88555CECA02C2A81EF720973B38278D5E206CF4F48DD42928C67F5A5E +:2040A000A8579D9A89038869D9FAC0E96F5D3FF33F0138563391ACD82FD8C8D2B549741B8F +:2040C0000E1433C448C3D341040C9FF7B875790CA7EACFCD967F1C551C7B6DB24B1D896096 +:2040E0001897B8DDD3D75A96171537F78B9B11D8AD6A23558526DE84174761B937BF3355E7 +:2041000001985BB3DBFA961317405A825C0078008BE2F3A6291548E14230BF2E03B9EDA856 +:2041200044E84EE6D424F4E111FE9B78B15D9040A54BF4C2E3E8E64A9E321650729EFF4F1D +:20414000F1D5E9FF63070D9EF7AB85325242E3BCB899A67688FC87BF7CCEBF7A4EFC89750E +:204160009A34C800B858D0106BD5711B51001B518A2129B10D17C7F259450AFBB99FCB4ABE +:20418000A85E18107D291F566356D801EAB5B48AE7AE84DA0609309262BEAF7306393D5C89 +:2041A0008C468A461F50C2E2BE7F92D3EF86D9356172563C63729591F149568F12558FCBE5 +:2041C000DCF9ADDC31411BD5E68FC55A9C09C5F080F9A0568513CF3890DD68B3FBB0F537C4 +:2041E000B2CEEF0A4B18C0D8615D7327A5023332A0EE1A9607E909E6A00A891B434630754E +:20420000C52A7E399A4577F6F63547F64CE81E99AEC039F5726865437DA3D6F2D25B6FF3C4 +:20422000E08C91968E2D8921A5FE3C32AB02C85B8291330591679B208598B403D6DF5DBF02 +:20424000CD9745159D42C79FEE3747D57473BCC52C974F1042753BA441678349892BEC37AF +:204260003AEC17608AB0B609BE6E17483AD522959EE1AB7343C5E527D85EB428195D910D80 +:204280007A2334104550C846740967E7E76944A7BA5AB00223E4B9F4D881050D2F5A0B79A2 +:2042A000A85DF842C0004D6DCDF3B2422372862D924B1C3864AF58843F556183B2F5614C5D +:2042C000FEDE0972C590E85BB92AF655631CC30AE8B41DB6544F47A0D5B539FE6D144B618E +:2042E000EE267EC81F0513D7D92184A004F6DBC3BFC55B3AB7ED20EB06A8D9FC090AF468E6 +:2043000004DDBD60C259786154A923274A921B432646ACA185283BC541469743D9EE315714 +:204320003078E79CC762C2B14AC97341767FD2D8038709F9DC503948F139AFA401BC565136 +:2043400029977562047B07C6B2B938D8152CC4E3562B789723EC44F0677B7C782F49287E50 +:2043600032C0AF0F6F8018140F1FB739BED051D4E281ECD86FCF66A537B8546E6274D4A234 +:20438000EB86AA5C662F3316A4C4198F1CF699E9F929D251CEC1D47432A844770F8442405E +:2043A0009362028BD348635E54BE776ABF9541187B23B83417914A3F935AF2AB2B5C91F5AD +:2043C00085DF0031EBBBAB712813218ACB49D52B3E93F0D179B11F6582502608629344F61D +:2043E0006F2BBAFADA42946BA652D8200793D5F5BA0103E69F28AD2DD35DB0C38D737D4853 +:20440000467FDF07F8DFCF284F8D4E83D951A5AAF4A327D9E8CF2AE0AE303A0C172E9BAEF3 +:20442000DC3072BE58F930CC9A34CAFD57559825C2E5639A9935555B7E365EDB9F1A51BA22 +:204440004DAFD6A565B7720143A28968CC7DEADDB64CC4143F29F974B72675BE2A6B894E45 +:2044600056BE7944C52A5C6C564AC795145D7B8BFEC973CA8F0AA8E6497F9788C2362FE523 +:20448000DFD82AB6CD23E040AD05BF9B8AD25D43E1FF9BF0FB1E7B9257E6A956B0D45C219F +:2044A000B4A9945B2B1AADB6DD045AC632811DB2A5E01707F70C1BAA7AEA140B7A61B5A067 +:2044C0008F22F5E8FA9E69E735648DC0818AA14085C9A3C2A7CC0B6BC13C3EC45D2072C941 +:2044E000F86150D9B6546382FA2C35111A11DBFAAFC7F4B2216313255C27F854529E437A8B +:2045000073779088A6F389CE05852D84A891B3432913234543D48FE09BFC11FCD9ACCBE938 +:20452000C3EB15AE497B790125463CF69F8E4C81DAFB9FE3CF665F6866DA51D1C4BFD09B92 +:204540000FBC01C21E84FEA6EAA9DB0A59D1CBAE26F4C5476C8DA4AD4E33425862BBB4729E +:20456000D97E4679E5279480613619706745732CDC842CD00CDBBCC86338716CB9F935F87C +:2045800050BBD1AD08D03DEA31ACB2562A61D628F86843D11443FF60C728DC84214FE08FCD +:2045A0006076581CE36B35F29F71E78667D8C811B322C06B85CB365368F0F123CE4D1460D3 +:2045C0006C757F09958BB6643AA1476B1E1494C4AEE78A8A4D7959F29AB0438AE30C904E83 +:2045E000CF15678FACB1A631EE0794347C1359FB8D4CB5EEB71EBBFE2C5419A50156869751 +:204600002CFAD7FE966CD2A5F531C8B04E728C2098B3D9C4FD1431955531098751560AA0F6 +:2046200004425F2CE1CE7E1CCBB6072C5B18E1F6FDF4EDB5BACD47CD17E2C0B036FD85FA19 +:20464000C444C7B0187DE9E0E3F0F4318AC0F05050BA5F4C8DD754650871FC886DF1D5A851 +:204660009E8CF34E33E727A769B276D3BD60D7AB3BC9125B72199EC187810B81321D00E2C4 +:204680005AB9C5CE38F08B0B3AA4FF8C3404F3E2E86A4878CFB00E98168509F553F055A632 +:2046A000305AE33F78A9160864F10E180C9658E51393BE09039316EE9EBF208372F58EC0F9 +:2046C00038FA05C4D530EDC8658B1C1B87B08317866ABCDB5EA89EBF52B68FB35E3F4A0E04 +:2046E00016F3E333BF2018576863D2F84706499235C8C5C0DBC85B05B6F9DA93D2D957BF2E +:204700001E205054FDED933FAD4524950F4F0898CA959E6505894FCD0582E0AFAAB5B924F4 +:20472000A0F9648A3D2ACFCE1ECBEE90037FCE8F3559858C773ABA1267637CC6FCAC16F0D2 +:204740006D0761D8312EC53F14E03FA3D050B88FAD19D48527F21DFCA34C2B56D79278FB6F +:20476000C2CEF09552D7313D76E32DBB0AD3E706A5CFA7627A35920F519F92DA7E3F68CE66 +:20478000BEFF6767D1B527DD924A8CAE5330C1BB05442198BAB023E25C8421CC99586B4213 +:2047A000432E14EBC442A8EBD25A919CCBB261A5AB9D68280073882EB0FBE543220B3F2CA8 +:2047C00033F04CDE21B91CCC19BD88718E71BA27B1A081D625E5BB34CB634A3CD91D68EF79 +:2047E0009EB902254D021A0CC9923676F10F2411170EF224DC9FEF1EEEC65B76E6B41CA0EC +:2048000013145C5F52657A886F1F4ACF28E0E9973C73D5500D9530CAF0010054129069AA64 +:204820004BB9DD4351BA9ACFE2A77CCA61E13450FBD697236485BB18940DF19C921368D6F3 +:20484000DF3EDE3D9CA32F21ABD581C36715E3C9E18309AB62EDD926229FFF9F93FE68AE39 +:204860009C94D92CA1B21A2AF364B89700B671D4F3494A0EB0913EB75F9206917D02C1F148 +:20488000AEE95ECD96C8F5D0DE4C1EC0994FE6DED93C468284942F5BB82BC62EC68EA0DC59 +:2048A00085EC1FB724F787119E3F2FBD32C770C279DAFB2C7210C3BA5FF2002041111F139C +:2048C000A8DC8F1F4A6E04DE6058A2EC5D95F6FDDEF62D5493599DFB73EACB242C9A8E3F29 +:2048E00079F36E1EBAE5B7BACA8D95554AF37BD6A089156730DDBF8A1DB9C2910A0ADD616B +:204900005D4462C48C2BB08BAE1ED009F6E1006A660429598F156F6087C8452E8333CC3B1A +:204920000D9AD545E3422DFD74BABAD115096CDA63D415AE4972D41B8F6009E9F1C588F295 +:204940000574E96156B995E81BA8E9E7EC285EB6565C936C64412AF1790368165916D1574B +:20496000AFC105051F3E383EF999FE95E96BE2FABECF81A47EBBDC82BDA7971694EFFF5D5C +:20498000D35AB7048C8A31A14FB48F4A1A49F2BB85F1932F07A2C141123F6E6C0FBDD2EAC5 +:2049A000912F47D84B9CD7CEFECF77BF4CC3A03E1452020AE2C6B080666957429960BE37FC +:2049C000F56EA561AFFE3B032D603A3B299DC0B679BE4993B4D3CB2A6C9B8A1CF4D3ED1045 +:2049E000AE63CEE6B49DA4237B5E85EAEA053F8D91D3E1272C864038FD7FAE5AB65E243C49 +:204A0000F300330AAA312258523640C6379815E53D3188A3EB70298FF5D9225CBA6C04BEDA +:204A20002DC68E0D38ADE067E57A0C69B2C298A1C17F3BB64DA2864EF2338FD90B0E3D88DC +:204A40007DC0B2B43C98A6CECF3C0A42598F3E962971F358E7BBFAB730A22477DF0E9AAB81 +:204A6000F6F0B03B4F4582383FE8935F17F11928D9DD1D3CA742DC160AFFE6B25F4991E809 +:204A8000ACD800B0F78FF4B1AD370E582BAE52E143B2E1C23ED82DE807F82F67762E697A82 +:204AA0009726577B1D5E606B0B8E358FD8E65024F27057775F3E26BA4BDAAFF4C0773EA503 +:204AC00008BC3D5B7B1F97C27C8BCF5F6835B85771B0A9C03CA08133EB02ADE0CAFE054203 +:204AE000025AF5363245ECB46B551600E9F8319F230A503952B774429B1AA3A4FCB213AAB5 +:204B000050F7109F05AC03FE3D105D17B607BEDCF9C1819C5557D054456C0B2A7162AA17B4 +:204B20004E4A5D79238770E7BB77EA3CFF478D8D38A4DCEB5860C7BD7A1FA0F0EA83A11127 +:204B4000E76B6F271BABC0E80F23FE56DF2795309808192FEEA7FC27C7F92F6A80E0F14321 +:204B60005FE519435907625BF0355033AB537477E0177C7B5FADFAB574DEAF4E7B929BD671 +:204B800051744E0AB3264CA9625DDA5233246D5A35697A5436EAA324038FB58AE096D27441 +:204BA00000E2D34ECCFFDED1938850A710E35C635A3E2C79DA89DE154DCB8E6499D3DAFED3 +:204BC000D14451149B097A804A8CF937A4E28064A48633E9ED2D7A7FB248BC3ED379672726 +:204BE00067CA327582D11F18865F2C12CB2CCEE82D8FC35AC34989342983B3F46D5E92022F +:204C0000A2D161D1B73D1D99769FBB688B9B0B46A9219025510104EDCB5DBA0F206B795788 +:204C200020F510D7F6D0FF19ADFF253FDFFAD586A543170F508D50A348903896C8C568617C +:204C4000CAE7583FE70929B6613D7AE4F28400E91D02397F150211FB06FB24DDD3D6031129 +:204C6000E02351ED2726123E1395CB8F50D43C96D0D7B700D83F85DFCFB18045765F13E96F +:204C8000577BFBE0F014CE11DC8B9B2D60F21AACF7C5A42B114B408F47B5949E7778184C06 +:204CA0008C99D4694136396B4BF51F0A5869F795CD36742765C8534877F6EE1F136C2A9C9C +:204CC0004C856FB16498C06A36F263D3B4A8BE8BD92BA3A6EFE03CC9FC362E3341A0FA0328 +:204CE000D29E6410204BC6E265BDBBC020BD2E481F8809FF874E69E478B7A268F9E1AA013E +:204D00008AF183E926F5C36152831672F87370E02C923760CBBE3EAC62EF0F0A491D5B3C26 +:204D200023ECABABF10C55C1B5F1D0CB4670D06632C73E1B3458492514DD42FC94AC3DAB2B +:204D40001B591BA06782B9C5ABCF5EFBB6257032651B6531EFD510B9598CBF64431B33D55C +:204D60007C6DDCD5567B99D0539243BCBA4155C162495453B89AD3BA2EBB67F800DF6A7A2E +:204D8000DB91122F3979FCBDC1E5EFEFFD93C862C0B81E773F4E9E8CF6933FCCE722A87044 +:204DA00065B8B269D8BCADDF5FE709CF297EC596C9E7FB69054DE73FE56C576060C395F738 +:204DC000AE830DFFCB730BF37FA547A160AEBD48CBA27E7096ED587DBC8BD2D5218CE40EFB +:204DE000EE91963903358ADA673E59D1C813B7403D7CCD38C7763C72F373B18D350839E67F +:204E00006AB58E5FA956AB7A5E13CB3375E5A54C9BAB30E336523995CD8FBBAF0A3EB766CE +:204E200014686D10E562D18710402028CFC44413E9FD68CB7DC92855F43899FB0DA9F6A967 +:204E40001FE2ECEB65804150FECF9FF86C6F3EDEF0E2A3A935345153C50432B12177F34EF9 +:204E6000D4A2D653CBC6C9F49E7FAC089DA63CF236C77EDE05818AF25E0E09BDF82CDB4532 +:204E800008DB12ECAB93024390474F1E84688B8D0CB2316FA36D52BB5498ECFBD759DA7A94 +:204EA0007BEE53F8D97255DA65129E9966558C4BF794F371CB5DFD2CCF5C923C74590B5A19 +:204EC000D08EAD6AC85AA56544B6DBF96195E453332D734B7CA95C5E8960FBE9AD9314E731 +:204EE000D030D57662ADC6B94D311DA32FC567684D6F94435BB085373F63F40F75F198B823 +:204F00008868FF08E5CFA0C1BB39044BAAC3ABA9BDD577E94EA9BF8330B2D45E06CAB66D4F +:204F20004C46A366EA46547EC2AA7E5240A2B964FBEF5B8F4092BA7FB6BE0A2EB867D28598 +:204F40005FF340E4FE0549FD8D0752E9CED806DF0D1B2FD0A871CD02318948F50DE33C679F +:204F6000518E83080E0288FBCBCB62CA7E7584C7672D84F819F68B8E6B1E3919635C7EDB09 +:204F8000263E1DB18EB91D00B6B33E84CE5943F27D3ED6F22C38B07C5648A9843567B9F7CA +:204FA000F166FB45F9D6B242C6B22B28B1BE51AFD3A2436D4FACD2DC2FCCCA8E27A41766F4 +:204FC000ECFFAC0D80D7C6FBE4B85BDE81F2F3D4CD9BC08C50055A6F112CC93A88609D80EF +:204FE000A210DF2D3424216CB2E5B4C63C53C0D3BDA8F54B89613AE096FEB7B791A7CF1118 +:2050000023ED0B401A4E88ED30C2E2F59F4AE07FE6D2EA3E13B4883D8E1C783560FCC74E13 +:20502000D8738BF3F60EB8212307F990C6BC212B3B24B81EC3C35928914B1E222AEECDCA42 +:20504000DEC753730A7F365F7F6EAD6462C30667D88382A785C0BB9B6E52639E4C1E61B3D9 +:20506000B5D505C71F6CBF73DF653F7E33CD411BAF72E61EA185C8488F9E447E136EBAD764 +:205080003CC4D425C1BA6B93BBF5E3DFA1957C96D4B230EEE9FB0352F75942C6AE5B497FDE +:2050A00095D91F70615C3DB7A5B2DCAB295C9AA6A3343A584FEC0366CD7526A245513D5C59 +:2050C0002C85B1CF498DBDD1E640B41C567A9B35F64668118ADF689716D5F15B2D0D676848 +:2050E000E11ACCDE0306CFD0425642247BE88BE9FD843A5CFC419767FE7231EC0E099BA05D +:20510000ACBB9095A725A5C4FF8EBDE58ADFAF2EC12B268C0B94AFE61375B8AC9E790DC5B2 +:20512000E0EFAA3D9E9101104B7DE5A5F969BCD03FF03F591D0512E0ACA1BF1C9CAEF753A2 +:205140003A49A4BBEF48CD4C2E642DD091D6016587E4CFDE5B24D37BD6AA4947C9D03C3FB8 +:20516000EEC2720209E3B28B99A6F92E547A80D6642FCF3430E94EA3427803A1E52ACF2458 +:20518000CAEE8F833BC1A61E977F415EDE75D4CECD88552D26D7C9FFF76A80EBB854696896 +:2051A00059319F09BE0EDCF7F5688606BD0C36716E456E8D5843A02954F9BCA2436D01FF58 +:2051C000548B798638395AB715790C575A54089B6321A7BBB979393C7A3D1DF79503170521 +:2051E000709D369C82C0A1A0FEB249A00392E2E32A4AB71BE118D2C2F4B8247D8A7E4B796E +:20520000A494089554E79D0AF48C9E3CE04BB16BE59CFCD29E25D9595E45A90006374B6BB3 +:20522000DA168B2688074546933CB996D69C6CF05ECBF3CC4C01195D1647601863CE5D2D8C +:20524000DE01D3E349241CDE15DAEE5B4CBF08C7B7466B4A9C7CE28D810DEF3FB8021E343F +:20526000A55860E9B9BB160D7CE693CDDF7355CC9B7EFB30E7905F0B3D1756257C217326F2 +:20528000DB31E3B51D0494DB35CD81B5D6AEBF98B1BF8ED7D50497CBF23D0FEF97D8D45BEC +:2052A0004F2A35792871ADC51BBCE5EB1A506BEAE557C6B0FD0AB2A38E89364B8BCED34E36 +:2052C000D6130B14624B372DBE07E8ED8734A53A1E0772D2095454DF5FA61010071B948A23 +:2052E000FC038B460C1E7A1576897F9C07FC28C98C5EDB7449A78CC5C3F04AE29D1E2233AE +:20530000EB8E4EE41D613C7EAA195FB09FDA46792552EB622F26E8AFBAD8798513731211B7 +:20532000492324FAC3C04F1355BB3B142E5ED99EBFA79D5E950FD37D1EC3481661233AC486 +:2053400071D40938C9AECB44CAFC1E53761E375B4A70D5D8D45D004D1A9334B5A57FA56F31 +:205360001ABD72530723266ACA73756A2EEE8718F4E679D72C4725F1D8680FEC73EE466506 +:20538000CC6DA1AB75ADE90F987117C0CCC0612E965DEF6B92E3D5A5A06E34195C40677A5F +:2053A000719E44368C2B1D160A4468AEA0569DA16B78F2518D238790C59351D4E4B8C5AC6B +:2053C000C89B66F1A780D1C395AD2B0BAACF7399F33811F3D6461476C55D472CEFDCCA0755 +:2053E0009015064662695DB6CD0EAEE98835D05F360AD13D7862756D822AFC49E635B95E53 +:205400008A1E6D1B08640E4EE9D9AEF2DA9067697A475C8ECF6EDDE4C01EC32AD31DE8B6F6 +:20542000E07742E44EEFB5F65D9395F20986133D163F319727CD02106904CD62D344D267A2 +:20544000A074971CF46A300FB8B1482D26539B96405C761CC225637DDD0E3D4AC1878BF531 +:205460003AD2DBD7A44C23355815C7EB88941B78BF539BD0F1F90604871C354E1CE9815CDF +:20548000FB43E347F7F0CA5E1BF1592D8AFAED2FF3FA1D86823A20478662F1909AE1F4498F +:2054A00017A8A28FC5DCDA7D037FA418E6D357616998E2C11BC07F6C37528015FE129EDE41 +:2054C0008B14DEC668DAF9841975AE73BD265049EBB9686338940DCFF1B2E511B61E4728AC +:2054E000E148B84B645DE349044615043C232892AA400F16B4DFA134AA3C464BA249BFAED1 +:205500000A66275111302875568B7D312BB54B33CF3A0B8B5107F7894F22BB84A27ECDB014 +:205520005074A94E6D0FC9AC8B81EA48BD188F879EFF63C84184ED7B27B0800125010673AA +:205540006E4AE35342482F4F338DFFA5F7779A912E2AB9EA56909F10F4C8447214D49DA72A +:20556000B60A14E8B99C3B046B46A504BF19F818BA98DDB0C45911C78C8A23C3E5B0267896 +:20558000316819F3C2652EDE5F70B840310A012A76101DA101C0ADEE60AF1A4147ABE048E2 +:2055A000D59C7B0C5D39037FABF9B72D6A392B919283BF9EDE6E42A2565E95813BEDE51269 +:2055C0005F84664346D40C7BF0A2E5CE98571683BB84E6A6921AF10730CC90C73B3742411A +:2055E000C3828CE30F856AE9A01A13FF691BB421C8EA0DE77790CCE5E9BFBAF306FB5F0DCB +:20560000AD2FB6EC1F735B88CF628E10C8C12DAA93D6F23B7EB75D7C861404F2023362A9F4 +:20562000222161A97627A43945F67AACA3DDF0B2C3C512D9F7321282E3F700B0F492C8C355 +:20564000CBD5912B1BEEAA8E1C527A91F8A2FC12C98EFBCBCF376E20F7DF593049CFD63E50 +:2056600019BE0730BC897748FA136690C8A251FE9DC105913D3DDB02E69AF9996DF7918C7E +:205680004F3AAAB4E384A68D73DA8CEFCA885949D2B4A51748F7086E0A54C0D452F14760FA +:2056A000C5DDFD83D0FAE39ADFE145E48974E3790BE21934484E5AB592B22B60512C124DB5 +:2056C000A457C1F7174532E56A5CE07D52BECFBF01B96D9AAEACFAB2FBB428DF8043889982 +:2056E000EB1706F42F335E7FDA98CAF6EDE3BB51230689218982F85798B69068B1BDD0634D +:205700004E303C91EE81DCBCE2A0392017903CED93E9ABDE76688C6750ACDCA91F52FD3097 +:20572000C0E27EC3C4DF717C3C670D14F2B72FC414BE41EDDF9786BD139986E62BDFFF0FAD +:2057400080C2E56070E6BA0CFA93A672D7822682246A4C8DEACEA35EA06381D891210BCFF8 +:20576000429BBF06AA564BF8E2711C7AE0EE794D3CBAAFB3CAB2AC902574B7D71CFBDD7527 +:205780003416B8DDAC0E69F62BE82756F22EAFF71882E0475073EE779921BB9CB832B0AE79 +:2057A000F09848B116445F7AAE3B027E83B9D38EF8D88C4E76294D3CF8B407D2BC9CEF444D +:2057C0002455F258CC0FBDF8B65724019B51D9E0BC3E1BC150181C81FA858F44E32C3943E7 +:2057E00075F2FB06DF596107D81587F31635FCA56D9C02875C1EEEA8BB085C01E3BC74CFAA +:20580000D5E6AB96B5FDF2968ECF7F0ECD528C3CD4CE14F35821E7E46E3E4FA384672CC41B +:20582000EA4F98228EB8E296BA4E86ED7B359DFF3CF3EE444CF48F3A06172BFC0004918C21 +:20584000E6A5B9C9F76BDD41C80087AD0AB9159669A7795C47DACE543E857A8FCFC00C388A +:2058600087EE847B1C1B2D3A4E1F9EE77EBA1BAB4C5CFBCB331B742993D7A2DB275C5742CA +:205880006A5C307DE47465C6EC4C10A90F2E0A916263753E75DB5C413641D70C5B6C63CA96 +:2058A00045F60AC36D3B6B84E82706E5861C697FB7D5AA4945C08C369A362E7ADA46D5AA68 +:2058C0002B6AEBFAA01AEB20CD479A5646F45CC66B121D636429B879E7D00DFF9D4089FE47 +:2058E000E6D756F4FB2EEEB4441B2459D60E67D34A3DB82447C13F384DFAC209AA649759EA +:205900001DB9CF3EE28919A1D49377BC23FDE7577D8C5735DA3EA56A2B4D5E5D2071737B19 +:205920007B1B6D01BA5D4077BA08311D459073905143C3B181064B0F1155F7A134217A29CE +:2059400079BF29FC9E068E8273F4A1DEAD54C99F527D8E7FB35ECA3EA748B725DE7F4BD1AE +:205960005B1A3A0E237F4B2D30CF9BAE9FA6FD1825940DB055799B0978C0BF731FA476E53E +:2059800058891914A9E4911F76C9F1986FDA4AE7A0D8A75DFC33A2F5EDAB460A40F6CE3814 +:2059A0002439665CF2AF9B5B83DF36A1B6D98C9D1BAB6CB9655A9588EA4A43265011F393F5 +:2059C000345079009AD903B60D1BD35B9F6AE92EE8B5261BD2D2EA8BC26E6D95B362B186B3 +:2059E0003994480881B513B51C6E3A326BC0293E6BD4C72809E9396FA67A5C2674311006DF +:205A000062D29F6F5220190FB3C98FE57CFE7D8A1B4DCC167EA571A6BF22D41B5441CF7E03 +:205A20009D4C5512D89EB2CCC49580B53ABDDE15CE09E72DE354970692D6A1B78F72734275 +:205A4000D756892345E85A9F007B5723F114BEF84AE077F213DD3C2E56C80DCCA171354527 +:205A600083D3FD32B4C18F014DE4E114ED4794E948A428A8229D2E8B0C5585D3748ACFCF3C +:205A800030B316E26AD98C098274BB5DA184D4A8CEB1EB3A70E86F70A63EDA02FA061E38B3 +:205AA00024449B545D1E6A165C09B2614FD6DA2D492B269727F4D1C7B192A4F514F1594C86 +:205AC000C3E677CD587A5B77396E73E521448774213F9ADB3FD376CF24C9BEF4CF6DB5AA70 +:205AE000F4D2BED5201AA25303A8FEE55C995B6E8E16B315CC478750100C31DD47DE8AA5FE +:205B00001EA7EE7DBDEBB9210004E8D3368260FE45B8176165F5E52B1C6E956228E81A5222 +:205B200067FE58B5217B51D6B8F3E83C35F3FC791B2685ECA361522C577B0FB803280FBC01 +:205B40005A0A9D911C7452D37BB114BEB89105F5E67BB893915AD45141E5425687060A8F1D +:205B60002F2BCBB97802C179265BD9E7A42A56FC7D554F2881632EEF32852523DA97DE4357 +:205B8000B5CDA35E1312F31822066B13584EFF3F18ADA74DF721A68EC9C4B0AA62BC29593C +:205BA00095FC53E28EFFF5C0F51B3ACA89437F246E587A1E4CA0731A7D30F38242B5F89AD8 +:205BC000752079C76D4E28275D6BD2BF191593076654E4E6DF3ABA359CCC8BDDD4DD4B90DD +:205BE00074E7D4456E679DF66A6A7DD2AFA05B558AEB543078C674636C73D2D7934E950497 +:205C000000922CE2BABB5B5FAD3A279AF4156DB18F2B6EE6672DFF91FBCA8D28B034888E40 +:205C2000D161206E855ECB05EDC7A60CD7BEDF7A17C0CA3A29E69091E46E1429F75BDC7164 +:205C4000F552D5A545113248F0A0BFDF1BBA96FF32F0067EB56CCF013C280C7C344FC27FD4 +:205C6000E063BD15A6F81D96E0BE8DC560DB3954436FFE457D115A8FE256E100E1B4139148 +:205C800059AC869F99518E456CABAC0388FB93A2AE0E921AC6619F19D6EB9EA84BEE29539C +:205CA0009DF5C393C27EF9087F8DB5D5504492B225639BFCFAA00CDEA17B10DD53CCFE5B29 +:205CC000D5E50AF83EB3FC834B5A361E600A8A7079E78C552FF3A15E1C5DC0F6DB310BEFA4 +:205CE0003A32BD32CE3B5E49FB3AAA52EF9FE7639FD78FCBDCDF2A07B62B68D298017D386B +:205D0000C04B0E24515C46E27AA1C63ED7D605FE8F62F5E023CD41E699459E4B06D196731E +:205D200029B670E55023924014C432087B611E4E766318B0071BAF3950023FE39CDCE6060D +:205D4000AC533D1E87F089E64663FA05B66E992DC99FA38D5C6FD1E60130D655575DBF4246 +:205D6000F1CF19D3A6D554E0BBCDF0D050FFDEDF33F977AAE349EBC8A463EC10829D22B450 +:205D8000E0425A9836C3E2D2BD26DB533FC425594412E8DD826DFB2544DB3C00CCAC673B11 +:205DA000BF3C28FC09AD14373AD1737129D71A1C810A8A0F849228E4E0A6692453BE5E1FB7 +:205DC000A57CF1B0E94638B848C430BAFD45B74A32388AC9B9EC7A259B505615F1A7FC6658 +:205DE000AEB626F3C8EDC8C265528A2C38BC23067B515DD7394076AE8CDFC03A8B5775D52F +:205E0000EB0D086A063C8AC20F7DFF9D0898CDE99CD124F5B24F327A608EDBFEDF116A2A8E +:205E2000E858CC0B221BE3C5EA18A5902452644D59059890DE7D0090CF1B99EA8950A27837 +:205E4000A7009D7536A5F61B4CE504C23797ECF1E9063D898AF51E09CA9BE39A3132D16A20 +:205E600008A206CDFFA04BA38C3125D1FD939E33BCBE71F7990033BF56AA8DBB53D30F5FBB +:205E8000344C3260C57DE89BE827F8F6E55B8B615A60A0CFA556142F7F4433787CE970E96F +:205EA000BCC56D504C54A78B1171A86873B602F430FB6E0534F6B4811658C134EC1E731F25 +:205EC000309FC561AFDBB447B9085765DA6059D8A9608DFED7B0FCEE4D033D259310167C74 +:205EE00087C6AED71CC77924365C1197637A9D89B5970475F0008DBE63831469A8E2B54F22 +:205F0000224567AD0A4E7B4436C5852F791ECAD2FD808166932CC7190F73033E2CCC20D45B +:205F20008D7D1F02CDE3AD847AB1949BECA205CC044F7F93C563C04401D6C14FC26DCAB378 +:205F4000173C9D4A2FB20EF11DC57672E190AE69A7CBCA60C9D007DD10EE18E72BC9F514C2 +:205F6000AF881A287AAC372387464747E3D61C40B2713ED1C65E5B70E9DA1DA6EA696B57FC +:205F8000032F24F532A41BE782BF1974F12AA7A0549877FB507CBA1DAC4C4E2F2114AFA7AD +:205FA0002AD38D2F7F1813F5E770D997B09FEBFC246C7D5BC91E4DE6C45F49563840B48696 +:205FC00093073C5113274F3C9599860B1FA138E74CA0A06AFCB891D9E3153366C38F743C90 +:205FE00062C9906B7483C64847294EA6417E238E17838A1FC3EAF99CFFC6BD0BFE1F1E97BE +:20600000D4981E0B816652C0927AFCA00E113D0F661603F3D68456BBB7F354D81847790153 +:206020001386936440698AE3DED1922D726689B26DA058A7CA26AF196BACCFCF1361D41C5C +:206040001E34F63C75ACC5BE9440E492212E70D5F6F7EA0DF4177E376EC73D25CE8617FB99 +:20606000FFBD1C920834BD084343F758BA39A6D90F3AF842B0BE19204281775653ABCDE306 +:2060800074E981CEEDF9876EF91E2C6936EAC2326E0D86D8A6439186992CAF73CAF6120D1A +:2060A000FD9E53B15D3AA0A0A67D8068EE2560174606EC5BA6A2939FD1589AE728D9684273 +:2060C0008D6A808360C7171748FFB2CCE174A7B2FDA446ECC5A68668ECF6BF53AA0AC00763 +:2060E0000E69D508AFAB80EEBB9E55844ADDBF9EB35C858B3A4E809731E5C1769E05BFEE73 +:20610000361CB427B91866BFFA3CA405881C94F0113F5133985704DFDB173FF590AF2D37E6 +:206120000C6F5C577D7CB7DED77DF9F85A93A4465B0660DB8E13C66D0DC0842820CF2FC8B8 +:20614000816769448212A0BB51E709B4235CB4E9AE583EE10B9FF50A14F866ADB651400373 +:2061600092CE2FB6056A9125421A7E931B3E654ECD5EB323525E42B37B1E863048275C7804 +:20618000DBE84A10BD48FBB92F89BFF5CA230151336800A1A3A038BD19F6B73F3283C95730 +:2061A000D65FC8E5AA90E75E5028C836FD57A02A859D4AC86D2D6170557AC87D446F8FB441 +:2061C00005039B254E938A74B362198D1D6207E34C9F8820568A3F4BBE109FC7C830CA5FA2 +:2061E000610CB2BAC759357D71BFC6D810CEB844170165BC0ADD50824825B8F9C6ABDC8768 +:20620000A01C2D6CDDFDB995A29A07EFEBE2156C18C81819B92D4DFA26FDE8EFAD22C118A1 +:2062200020971EE716D1933B1093D0C69C273A0FB447FBEFF33D78623783965A954ADFE76A +:20624000BBB57B8E68A569ED7D1374A8677C30E0DE78F02BEFD1F5A381336A1D835D9CE360 +:20626000D74DD93D515A2EC532C77C484EB4779EAA8DC09FB2D2C0A338BFD991871B419E13 +:20628000E3C1EEF0C188A9F1D1F852AAC19312767E698716525CBAB19D4D8D55BE8B49CE2F +:2062A000CEA6A2EDB56FC93AAF8724C2FEA73E3386421B8B94126FF5228A665248A2380480 +:2062C000F1961EE9F47D59D1CB4F25FEFDA8639F2C09AB75250DD651744C954BD9B2A7E64B +:2062E0009F7972DB902BD42E89157754554BC8B79D20CE8C1244ED6C92C9C0F12D9FC0BBDB +:20630000AB99A20234E3B6F73EE779921917B18E91AC9DFDC4FB733F74CE24E0CE451E1C57 +:20632000F35DA50C527B14E45FB8D683F8D14DD6F0031DD18941DA29AD9986D3E0238F76E6 +:206340006F373C979883ACDF52B1DB4C9B2958142807E5649AB8D2CC39DDA51ACE7073A036 +:2063600080C9FD2907C990EC4DDBC4FE3B770AE9245FEB52DE6BEAE98E9C38A4A43FBDFE53 +:206380006B7B3AA880B772F29E28F62EA7DE1F57CA01CB7E880016197B6115DEB367BF1230 +:2063A0004B3AFC1A8DC62A4BFF692122AE856F3A2D12649869FE1FE1CFB2DD7EF6700364A8 +:2063C000A458377FBA8D362B0EF6EBCC446978FC16E9212A137BAB731506E64CFD599FF758 +:2063E0006AD0A60D04669B2E87B38B93C3F02DCE31ABE15779A908AF8EFA1CD218DC2F8C65 +:20640000FE3A980EC56929FD617C550ADA5C2963FD7F679A097407F660C335330B5D054914 +:20642000AA2AD65EE5760DE936EF3A5B2F25FA07B46399E7E81EEC6B12244699A7B0410D46 +:2064400029443614258AE8B36153C6993D52894AED1ABE9308FA407352B2E95AD42DB31F9F +:20646000600C422E18193EAE3D5421431DBE5F098FF1FBA81C5323BCFCA96F1F0DF9A24E51 +:206480000636A7C90B6193B9AE42B110C97C398346D8AEB8FFA19D8A1B4A54AB1EABCC3072 +:2064A0003D13C86E7AC6204B7F9662C1FB2546B4F41CCA4795DA50190B1FFE30E4C15B0602 +:2064C0005579FB14B8316D17E2CFC133C35937BDAF4B85E29B3B923475C3D7D70520E3D101 +:2064E000EE18EC8C62F543628DC359095ECE9D54E457DCD09594B8E5E2A3CFB172A7575CD5 +:20650000FF1A9D0E9477D626C69CF1721CC7CA46B825A22A0CE82573EA9373523AE3C1BBE8 +:20652000503FEE2C81EB2C50D8FBD3FE6683DF824B503D562FB8249E714FE103A65A9CFDC8 +:20654000767B1CB0613963619BF0FD3B3139A92B3E9BF7CAEB61A1E5AFD7E8B4DE097357E0 +:20656000E2EEFFB6649C9A0B9BF2D7210FFA7287D9C0D053817553EC726B859448D290EBEE +:20658000F6D3C6CF029AC9C30DE3C777DFC5DEB1AA3D53DDFD4852301CE75537B81B31346F +:2065A0002F4BA1DA02F137B6A84045CEF0F1D9EEAD0A8D59959620D58FA230096ACA039372 +:2065C000FE7DA13D9C0EAD0FCD52A5F31B1CBCA1A6CCDD95E4B697E35C4190B4B68C7A9389 +:2065E0002CB3A43A01FAC43DFCF3D43B8CCCAF1BEAB168F746B7B0E81BA5B725D23658DB5C +:20660000266B0A8BF8EA888C28B69CE982D60C718546BD0D26FB6BCE5A4000FFF194382BB6 +:206620000D9408D87AC52BD66A3428FA4EF74B42CF0532AA8F8163B060D3C2DFF0F23175D8 +:20664000B82189E26F12B6A537102CFE3DDA28D4200D6A21E575E8B14F530DAC25EEA2A734 +:206660009C3F6707755883E9BD9CA3172E8A5042DD44BB0DA53807B757D47B761BFFE9A3F5 +:20668000E316049AE052B571966887F266399D88DDD02F1438843A8448B068AAE34D68D4F0 +:2066A000ED7E2F8E8155696829DE1B6D03F23D14A297FD21966CC349CA70CF7BEE5A8BF783 +:2066C000C60D13695F01D9DB4605C17A3D1BEEEA40DB2F6F2C5291CDCD4495B3AF726787A4 +:2066E000DE1B35411C3FDDB423C427301C2840EC5279F1C6DD984E632EA763E52D7360428A +:20670000F6F7D7DE02C06FCA22D08C4F35A2EB8C87C7431638CDE45653CBAF47E8524768DE +:20672000DDDF948F2A3F51726EB655435DCDF25E5A2D24378DEB3E1E719CDCBFD3408F0513 +:206740003239482AD56E5BD7CC16FFE4DD94C93AC64642B95D0165EDA567A977A1F329C945 +:20676000DD34688797927E436ABFD6A75D35156853ED76B1442B0C6FD8E29ECCAA563E2E99 +:206780002020F97F7579F7ABF92200A9473DC1551B4B03B71DA5DDA01D0E6F43F8A2203A23 +:2067A000D21698BA6244C9E75CB57D7A3B7BC5CE2AE88A45853B7B2FAF20BABA35E1C590FF +:2067C0001F0352B660DE27F7AF9E8FB744976BB676161D8BCE7B62384B73CD8BEC5B318A75 +:2067E000A3E13FB62883484174F598C32D0BF096DE357C6FA10E369834244A0E52814564C3 +:206800009CD2CD7ED166BB03E45CFCD2FDF5982DF69C06F9FFEFFDEF878E3344D46E765BFB +:20682000AF7A479A6484651FD40C24F64AE4B78D98278D10719688025A799551FB5A84BF38 +:20684000399ED68510897304EBA097383BD473DE2E1D165EC90BC9DF6ED1A13135195299B7 +:206860003E005CE68BFB13B7E512D40A7F53C4073C3357D1289895709D40BDB20F335DC1CE +:20688000B28039741949FB0307BAAACC2619FCF223EDD4E797A094C09D1B3C913D26852270 +:2068A000F37F63084374CA138F728BAE562632C5B42B783FB6B458C095D4E00D0A026EAC26 +:2068C000B99387F783E96D12B7D37052C61E79EEB24D514A383A6C2B894581277911D111E7 +:2068E0008DC2E496EB8F5A0459A7DD29677B63B47B25C22C10D0916BE3F82188A50B807A60 +:20690000996D4DF6DDE81C887263600B7D5CF131AE2B2D765A349A3313AB4BC64A1192D720 +:20692000756E663E5E02BC2F18E3938E3ED6F916BD29EC0635737AF8A998EFE8CE6AB0252F +:20694000D44E4E59AD29086F9CA1680EEFDE6AF5A3EBBA3FB687581955D7DA250B66B1E2DE +:206960006AC86F68DD585831367D13CCBF19E1AE319368014B74925D222DD35B6B5A0FAA81 +:20698000F7DE4E67C16D924ACCEE737C5919D90CC3385E93D578AE2AB8C8A57674C27750BA +:2069A000A95013F32BE7EAAF18A285B30C22A8E129E1F286B4E4469447076CC757F8FD388B +:2069C000C976043C99FFEEBCC726A989FCDF8FACB98164B627932BB03F9219E96981B91052 +:2069E0006ED4AB7B9C64B1293824DDC7E192D3013A433C80BF4426CEA9C28C54B375E40186 +:206A0000ADAB1BD9F9C7928738440F0FB41BC1E1ED8EBEF6A467B2BA76FC8B468FAB634C74 +:206A2000CFA70157CF393F36F60F13143D23CFF2C517572B6C7E18BFEB229134EB895348BE +:206A4000727623028B1D6C9748CB6A98AD578DFCAFBEF1B2885B49FCF41A44F1C37D1CAC59 +:206A600010CAFF930657076252BF51EB0D44FE5633AD90AE3C9B1FABFC4A50D527F29B1BF9 +:206A800018C6BEE43D359400E9EEF1C9BAB61E00CF422A0AF25408567C06342F4F704F561F +:206AA00061FF12BE0BA85ED62AA0291CA9C4F7FC3E8DC434033DAA637F589BF176887C8AD9 +:206AC000AF8B7F285263FD442E856500461922836BF48AF2D4B52913EC5C68D24BC43EFE56 +:206AE0004B9A38EA759A855EC95C9E4A6F65885BE38545993D185991F628E4D7B2134DF079 +:206B00009B89303B4800B9A0887A15616BF98DA17C2A6ED1F71DE7844CF1C79F8DB897E573 +:206B200085FD02A36FCD59D931961F21A14959954B472E4D41315B4C2B1214E0F76A16BB58 +:206B4000A253D4B557C8EE3CAB2A808548BD630F28CD3E1B03280069956C882490688CC347 +:206B6000BBC84ACB0710AF188A65A10F9F7206ED511A48B76CCABC7EE5E923362D00F1ECF1 +:206B80003C24EDCE12F7D06C3141AD57B22BD11090758F9A9DF856AA3CEE033E81F94F3E2C +:206BA00065BAF510B39E747763EF2C86B116BBB23CAA89E212F873BE2D081564E8208F99D3 +:206BC00091347F77A3964405BDF294CD2E5B7BE699BBB3FA4225EEE5E3C6DA2EEE9982F990 +:206BE0004D35C0126524A0E2997CD662647D456233E6FB1BD69E80D7FA583452CB85B39CF0 +:206C000018D0B423BFC77B2FB79AFCF0CD88B89E7E462FCF24CC06ADF068483FA299B1511C +:206C2000DA7EB01D14F429F1FCE0382E689A92F4044F562058E6B2152B493F2848E858EA28 +:206C4000D6DFF3DDE7F37191DCC60ED6D5EC3EEFD15D89D963BFF4751BF65C23727C1E9A0E +:206C600037D7745B98C346CBC40DFA38DBA0232680B549E7CB4E81C8454CAF85D719887F81 +:206C8000632312FBCABAD0A90185414E53BE252ED89ACE0FC31A5F867B331730E4599A14FA +:206CA000B70E0824EF8161D5619392C25BFF4653020B689C0705172AFE1FB4B1E19A340172 +:206CC000AE8D5C5D1FC3883E35E9337FCF0ACB9D412206A734078AF4E62361B98FF66CAF7B +:206CE000B4E6C61DC940BBDAF7C39BC999A652DEA8028DE318B88B692D0468F67F28543E46 +:206D000073F27722089D327D1427C8152D6265869F50633EA69DC769D167D8A351CFF39531 +:206D2000C280A1BF97CE13831C980A87990C59243A65F3C8B1C728B6393C1BA576AB73EBEB +:206D4000EB8CB9E414380F1626A59C08CEB5410E0F86A52F148B6AE6A74F10BFFCA096908E +:206D600085D996F79323FBE5460964E22A38E4A0DD440BCCD5F29F5C8FA490D773E3A6C9FE +:206D8000E9B88CFE21D393EC44901C6F86F7E7B51342C429A00D404BCBD23BA7ED824FC066 +:206DA000FE472C923C6319316A8115F4A35A8B03657B27588C1A2087E549A699A31604A3EF +:206DC0003C396955A05C10D87FE5A9B3394B2221D4B135C486A142E1CBAC38B845BBFC8367 +:206DE0004CE669DEDFEA29CEC179A3B329AAD4F8E7AB7EA852D8FD8F15155DC61781C0FA1E +:206E0000DF99FBC6E2B879C8E00C14EB38278D9AADE5DF29451A6D6AD53D9A3B9E5DD895CE +:206E200037E62E077A8139728B2FDE8A9668960D9E0ED34561323B9A462D973A712EE4EFB5 +:206E400086DD6486797D5E5D37B951CEC9AC3F0D1C8D2128133023A3686B2C347C0CFE2A86 +:206E600022558D9F7FA4508FA3ECB27F6EE3571843CD9870410253D7103238236CC65BDE60 +:206E8000601A6C76D2ED94BBC1E434E761DB9048F0C52BF782AF5F68E82E029D220199FE76 +:206EA000AA591266FC58E53FD547C6312533CDBF3AF0FB45D66EE71C7D731B30267C6DC02D +:206EC0000D35441AA2C28A3750B2321D97A30FA07B71871817CFF2C1D74FF19E6695F9AA3C +:206EE0004E982A9F76964DA4203E06BD3AF08A8EDB9C240F9BB7BE6473397DB66F0C6D4E50 +:206F0000BD64B5E2801A10942D78B0074EF172B6A42A697617D0E544F2D0573CBF4610B0E1 +:206F2000EF00570D63E936AC83ECE4FB1F922DC05C04AB3D645C09DD6B3F2E6557D62FD18C +:206F4000F6A9C88C369702E7C6CAB837508B31E6132FAE312DFB5CEE99BCBC62789528419B +:206F6000DB3D041DE53D4628FF9FBEB9B461A6E40D1DFF904A9AC345D48F656BF7E749672E +:206F8000EBBA731EC2887615C945CCC91845BCDF21F75ADD624591CDC5BE76D52BF0DF2708 +:206FA00085255BE393F153E62D3118EEC52F254A372B31E2EC654FA3B005965F1FB8716358 +:206FC000B51018160203FEAF1BC76D8817E5C6B31FB2DEC6AC014ABA63D97CC50434247D44 +:206FE00070D4A54D989771CFBD6E97161A3C3897CEEF66C458B0B7C8976619CD1E22B9168F +:20700000E2B1A682AD1F6CF0C9AA082A1DB9EFC8F79BCBCF53D7EC03ABDEC839A724B1D43C +:2070200021F36AAA088E777A5896D6C3917B7AA6AAB95B1BB76455B20E97807A8E3F9B3FAD +:20704000063C590C3DFF1F178455BC7E44154A12BA6A21FCBB37E5F3D4612616C5EBF659D4 +:20706000533DA624EB8D16C5E1DB1662653991471DD664BC53ACE6E57CEC0D0415D4A7775C +:207080008977E97480E589ED9C572CE5AA701CFBF27491DDE2AE5D37CE87889EEB05E40438 +:2070A000A43992811D42C9CE9FE2ED64E5B0F323D54AB280DBA6C94F492A0DD78AA0961458 +:2070C000408637E713D13C2F87705EEBD0C243D0EA788E3B3E61E7C6BA33F02FCC4774503E +:2070E000D503014A796D94DC141FF17460AFDFDE1CDE986979D948A7779896D1A92598AAF1 +:20710000B8A857F07CF46DD8C937B927DF2B33318F589DD43A91DE07F0FC597E0BFBB04202 +:2071200013BCD2E18D3E527B2ABA275BBBBA733DC4FA82CFA9787EA90351464B22564FA502 +:20714000883AB4BC5F7B06A155585900F56A96BFA0CCB45C53B12B660C03DCFF83FFC4166B +:20716000E14A9B9FC4324B0A6100E37203B057981E729A82DAB6E9C463DBAFD0B628B9F7D3 +:2071800092C1F458A0AB2DF8D22137D626113179ECA7CD525D58F2D4EF48BB7CC9C78DE661 +:2071A0001A1973E3CB9FA5E675E60AD93BCCD0C8DC81A8D8F014F378EE3DF2D535C13135DA +:2071C0007D32EE13220116B3A6AD9B5D844F7E749F98BD03C4FBB745298D7AB586A62642D8 +:2071E000E1FC55349872CEA93393AB509C4F63708EEE8FD254ED42A78FDE8C0B44C22EE901 +:2072000068AF8F14082A72910A1A72AA562DA307636FF6765B63E946872F2F0561D2AD1EFF +:20722000A90ABD42914BEA4FBA034F49C8CFAB2B3A9BF8952B00ADA8027CECC586F9B96F0D +:20724000B28633C73F563C4BC5F5768E49E7FEC25AB9EC0EF0F8778FA04064975DB8913F77 +:207260008F6C51D9042548B192DDEC8BFE1855AA1CC3F379DB09DEE200B5FF5F665C1A2AC4 +:20728000AE144551687BC8CA937C436BF3F1622553357DF5797D03B39021CD85208641E188 +:2072A000ADBCC0E4705FCC388BEF299CAC803649FDCC44A2DDAEB68DDA35797A781E32EECF +:2072C000A933CBFB7ACD35DD73B544C0E6469D32F79D64EE4C24F20EFA443D10FF58812CA7 +:2072E0001D18E64FB7F74DC43E1147F457688B369D9892BB54D749D6F3C7DC6248C19B5B98 +:2073000031064246929E3A536237EBF7CBFE6FBD3C4FCEECCE0C2270338670797E86E3EA5D +:207320009BD820A77C6F806324D637E288943B02BD3AD7FEE4A96694D1AE4B8B2C3A287B28 +:20734000ABBCE243D7CD4873C4228AE834F05FF0BA3D8C0752BFB6A0E9BE858697E67CE9F2 +:2073600065BF70913899F754C1176F6A79E09BBBAC33884ED78B956A5A18CDD4218CD89F1F +:2073800001F701F3B48AA762982CE0ADED43ECAF5AF9BAFAA5D84AE01E5737E581ABE99DAD +:2073A0003F1E3A98FA096A717E1CA66B0D3352454C916C125793A83B2A346DEAB887CB84D3 +:2073C000AE886C1F5D1B0DEE28F69936B11BD0BCDDDF66924FC5FA1CD2B98F697854EEB960 +:2073E000AE69A3AA3B3054EAD3BF1B7E56F4C973AE4077448A37C56869A247ADC78D1D8246 +:2074000006BE93529EA8172121058EFEF97EE9FB7D077CF12CA7AB20BA163A13D40E56450F +:207420007443ADADAA6BF6E544B6D4FEBA7CDE6729F6A58BE5500C33CC3085F6A19ECD2698 +:2074400075B6E109A9EA47FB5FF1D407DA7D7371663A0CDC7A4C796D412B1D5F8E55E48673 +:20746000E467EDBA5F455E7C880215B12EE05C7916196C81208C5321B42E565B0BCB8857E5 +:20748000565456A82D3DDAB8CB6B528D56146CD7639D58A0CA62DCD97131BDB4B4DE22D016 +:2074A0002F9A0B233A68D3C93335956CE466BA67A70738CB7EE0648E16070754778B701ABE +:2074C000F8EBC74E4B391F9CD5823B9411153A575E84F4ABAF2E21303C5492763020665843 +:2074E000C90B4E0F81C45D0854A2D8F8D69499660EE5110DDEF9FC67F931148C8B3B9C44C7 +:2075000025E63FD30FC658341FA2B847407092C56807A1F0B8271D291C818B0562427BA114 +:2075200061AA43F8E4FB8CE9056BFCAA9998A598328DA6C38560A953D6EC8C73AF09CBB927 +:207540004AAE49EE220E229AA1D1EDA5A91EBF84B05386C710D39CC2E422455E7F2FFBF926 +:20756000A5FE18E71F36D5A71AB87690065F6AFEFA9B2738059C0005394997FC0EEF77428E +:2075800048D579E6B5DB3620CDAED5679BEE5D9B2EF388C1E32732E5A8F5BCDD86FC1ECF21 +:2075A0005936782D4C906B654E71D5D298F2B0C20C06BFF8BF51BFB602E26BA1CA4114AE7E +:2075C000EAA8E46DEFA9448C79F78F9134B94C8991F48A91538FF2F07CA6E4F38E34DA48CD +:2075E00083BC6DB299DD3D96DAB88EE666C55E0363BC4D3D2E8856A0FBE2CA0EF316B96026 +:20760000EB90416ADA52FD876EF6C0F560CA4E4BE28535085EDA28E3F54FB5421F9282C99A +:2076200039E7ACD862B89D52808294070CDF711C81835C7C2AB9F8705616C4F623819C8C6F +:207640004C9CFA124D19A55561B8FC3B56477B50964B4AD662BB54DD9910D4A62053F876CB +:20766000BA23DF8A5E2575F874487A8AA44E55E494AC4022933D9A2718A85B1D84F5D285AE +:2076800070043D409727A03FFC5A419583413F79672A46AEB045196B24B7E70491DB5283AF +:2076A00079AE1DFCCA95EE3699C817B289B4FC3B52285913FAE35D2E41DE6829761DE215E1 +:2076C0000BECF012823988B37B58A55B979619602449ADC05E845FC5EF7249CDBAFC535F83 +:2076E0001070B2E45D07114425513B8F4C16317FFB15F664ADC472B69FBBCEA0ADF4906508 +:20770000CE81B836733E912CB6CADB18CA5A9F04F6C220438EB5238C695C8EC61279E05C97 +:2077200017381F83A1B4EECDF9A1089A7E1165E54FCB8F4C78526754B6470BEEE0D905A263 +:207740007F1E5D8EE36D5B1A1E13D0DB5C5FA70CF47E675ABA4E136BAC20724678F15798FD +:20776000ECE1C94059A8A812C4DBD39B11538CF97141348EDEB06AA0ECF73D28A360948710 +:207780007634C6E3A062DB775F26CBB40441B84E93D9A9FCEA697DFA7F12E04B2524563F7E +:2077A000036482DCF244F93042A4A525E0B54E3CBE8FA4C9B5899EC340DEE1241C62C29189 +:2077C0009D35C61B9ECBB82461E9875C8B2D301765282810B9CC13A310CE3708993FAA21C5 +:2077E0009ACE1C2977194D70A8EB0E57F73ED6A338DA9C2ABB60C2845D936567FB74477AC4 +:20780000E1E1344A4EBF1DEC03747FA03EF96B51920511EC3F246462C474BFD24AEEA33FE9 +:20782000D55A3C433D9847CCE42813E1210EEB67F9ABD1A20732620C6BB4B5CBED91153110 +:2078400075779CD807FB87EBB1F68AE4C64F03F8FCC9DB909A3167CEABC68CC08D277A17FD +:20786000B47A010A7C6BA33B09542B9B3BF70D5951E27CEBFB7F0E0C4B2B76A8FA4ADF7BEF +:207880009C2FAF7D7B100B0E9B57935912A000AEB2143B47A69C70F73DE2FB7031E8E2FC9D +:2078A000E565E7D4447EC072F8A6B81385BBF20CDABDC30833B417A79A648350FA2A14B464 +:2078C0008E37DBFCF50E1DA9F18C428AA80C28C825978D71C5FCBD067B02FBF65A2708E140 +:2078E000CFE651023B6FB6A1D30941B2BABDB65CC63ADC024E9FA7AAAC81A7B7F0503D09FA +:207900000D97B0AD3CC73CC844E0DF4B386F725C04D716D8F47DF5C0BFBB5A31D59F4330C1 +:20792000D09F45E3798F9BE081A858EC9D9897FAFF8B461C89B63D60EFE4FD5737D3F0F51C +:207940000430BF1DEBC2BE18E4751483E5760F539331761559FAFD7909382969BF3D549715 +:207960008026F2E53568CD34E0AF71079BC14B3E2BCE6DED3E918CAEA44ED124D340C4DC0A +:20798000B89E74CCF5289DB4D5A18FD489FC1310F8D98B950E039413C3A78C697986AAEFC2 +:2079A0004E8EED302312243A520538DE3B2092BDAFA58D67A4AA48759ACDFAFF3078C39A6C +:2079C000214C958FAFB8DAAA955C46D170C93BBFAA01EC2C94D54CE9F0D489D8F078CBCB6C +:2079E00090E20FF4AB605C3073483585F70979709125A5E731DD9F523DEFA588AC72CB6238 +:207A000069B85C8CD1E6127A186A5DA78A4718965A559E9C0F5F4D8B93FC06E483529D50AB +:207A2000042E1F877E770E07BC817288C6BE37D1F705DA52A4CF6D986BE01A2295D53BB81D +:207A400008AEBB1CA06F49A7F1A1E916601C51277E6E44275B254C8A26A8E00562DFAA2F9B +:207A600069280A1B6FB4C3B66D5D4C808F0DE1E2A275BA2FCD2531399FA52A9D8F0D8DA38C +:207A8000571B6FC3B7346B73D4AFE5709E5117878E67C5AE0D41EAF143593352F061E138F8 +:207AA00093C5ED6385CC276D41292E7D3DB274AD9A35703D32DDB83050B4E388D52C5DA034 +:207AC0002C2E8162F5F5023CF1C6B4D9642617B6D18812BDAC681704F1E65F3EE434D7FDEF +:207AE0007AA55C015F84531346C5AA75CED91AE6E4DCBC37AF8C99BB44D43FF7A1E4684132 +:207B0000E218059B99FEE092DFD14C3CFCDF522045ACF68D3275A8C4DB711099D7D3B0F96E +:207B2000B1B4B4FF1FA14D4BA651CA64A53CC4832E56BF05A4219D7C871236504E928DEAEC +:207B40009748CB0BA4B1C8B64EBDB0CA40B515F705AF9720A2AE27F9515837E0402EB49DBD +:207B60005E9492BA1EE9C5E3F6F637423588CF20D341A2D7FBDD9E5C50CD5A394A43469392 +:207B800020A932171DE455E758E5585849CD2166A93D4B48A7DA7ADFF43D6FAB088F54B4CF +:207BA0003ADBD7E02B75A03F5D5842A454ACEC4D14E738C07F7CF1524C385608E5E1E132BA +:207BC00074ACFA2051AF570C55ADE86A51E55630E73FA18B6F17D7DE52E8389E304CD136D8 +:207BE00004F221DE670ACB6430A1A0345A54FE62FE4A12C951E1F240C30CF7D4A0CA9E35DF +:207C000049E811CC8B2C87614209149635A407B1F2853D6E5594FDBB6922E33D4096317E3E +:207C2000EFF8A31B03B9196A7684076371019750AC0FB4F74DEB6C0A83A05734D5F06CA010 +:207C4000647CE4DA312E2505EE893B581228B51816C9002B1E7C067BC8E707E27769EB7FE5 +:207C60008B43D0B0092C9D7E175DB93A235E285C63F0B7FE128C3EB558442C09E124FF9AF2 +:207C800018AFAB9B3E8338BB069B815CB35E555B043B3003B1DEFB2C32E4B8E3B517D5A2C8 +:207CA00065CCC19485F2034ED687279638997BB265139FE1D0822D7C79FCDDA52EA4CC31A5 +:207CC000487664B895919768912D8981836470B6804F9D1BF27190A2ED8BE288EB519020E6 +:207CE000250D3A45E2C1A01626EDEB5B41C3B19CDB5500FEFFF5838D9A79D89D7423455CDE +:207D000042692833E2E36CC756E2C3E48F1093E6405AF6937D2FE6E1EA37CB573EE4E67914 +:207D2000207F56F3F6B025B9298634A12D3630D00E11A942EE3DC85541D43F1142513FAFB8 +:207D4000AB004B45788B9F0CB359C9C1A312D004924786B9442BBDF33018A91ECD47BB11F5 +:207D60007DDDA6428B814DFEC7DAD5886A98FE52515618572F87710ADA010509A7DA8428BD +:207D8000FEC591DA1DC0D643AEF5FF65A869C28F59237CEA0FBA297461BE83FB807BC62888 +:207DA000997699A08C0CA764E054F64FD20A66E977AB603A30B387D16ED4416483A7021911 +:207DC000D727B3C5393C53B1DC50BE9A1304946DE7BE5E83E1031C94111C4F7B2B1DF77E4A +:207DE000FEB38F8F868079069D40A9623E28E6E7C5263FFB31752966F79456C8160F43EBBE +:207E000056BE06203E39426DF7873064CD28C834ED122DAE534628FF3126BA57E8198D7EF1 +:207E20003DDB4E0A810485201417E658EB333C338AA784DED41F688B4263D128A2858CF8F0 +:207E4000259690E0349167D4A4A6E676C5DC234402B9BD9A5F182976EC3688D0500843CF3D +:207E60002F13BB8B54403EFB133763625BD4CDCC97B198776F6747E53B9925A169DB99679F +:207E8000984228E5CEDD78FC65B70FF805EE3478ED1EF1F286DE20010316B82ED07271CF26 +:207EA000AFAD5A9B806C6C5A4EF763D19ABB4A7043C4A9DA51AB21C0BAC19BFCB0EB69E5D5 +:207EC0004D5E392017B47B2625CE3CFBCD268E5BE4B775DF27B1719AF17A765DB95CE61011 +:207EE000B2C62121DBFBA07BBF95F3BD3EC032DD98AE2B5714241F3BC72690EE60AF95D489 +:207F0000ABFD3092113D59278CF88EA5B1862CE19D9F90CD7AA2CAF48A307E00B594EF73D8 +:207F2000159655253F0F8D2A82A9C8ABD6B8630F17169E75EB3F3069DD5323DA8DA5936321 +:207F40002F94F75F8F2A929C77B944054BA19810D8CB1CBB25D4A62E59667B2DF2E2382A30 +:207F600037593C9EF021E0154687B724BA1ACF78E8305FD7D11AAE8071A42AE9EC08B4FC9B +:207F8000D7925C32350BB7D5E32268FAEE4FDD6EA0693FAA06FD9AB684F9E33FD6835C2472 +:207FA0006BF0CE9A7CDF33CCC399B6CF2F0693209589174FF53C28A95CC0297AE207F711A5 +:207FC0003F05DB3379F506C51E246D843DC84E6EFAE4354F90B72BA2D8C18A54753E3C0541 +:207FE000964601801BA7FD9852CA842FD132B81AC1E2859CD101951F9EECFDBE7E03886E23 +:20800000F03BD3BBD330D7B777611F8BB52CB8FDF2EEAC737F739CF6BE6CEF9AEFD670177C +:20802000B3C4393AFDD997839F974FE6E12550085E6B34222395EC8C8D095707579F9E4F77 +:2080400016CE2CE9E0EFC7E9E6AC353F133A3399B096F74421CEC957FDA5CEB5CB905F3AE0 +:2080600012A07784FCB5D195AF5E245BBE004030FFDD8559C3BF6055B5388D97DC5F3834D9 +:20808000ABDCF337F72DDF67A3E8D97E268AB6318756095A247A5CBCBD34BD752565188011 +:2080A0007207F154720D0F4112CBBA77EC66ADC895ECB3713DECC588309F0785DBB2EC036C +:2080C000B98C1FF43882CFFDE36602D410A90CF353BE2D68E38B2C548B18E8C048B4789305 +:2080E0002D419610B469858EB07D91733674E33D10605281E50D481475294E50FE69175B9B +:2081000020CEF09AADB8F72DAC4A088A034914F911C7CC00E52001C04C3D8CF3E820281EBD +:20812000D8D97019142D91017F4F88196E7F924172B42779BA7EDF9FA9CFACB59D942C3819 +:208140003CE994E75D4C1A77FF8A446E3D4E6B67569E81C44648ACFECB4C2211ACC47D30D5 +:2081600031020E9EEACD717E95DF2A20B76BD6DC6A22969D68484B0E76CB3DC1144B6246DA +:208180000DD8557532911B6F875AD29D14F454828985CCD5E2F7356BA675FE3319373E6F44 +:2081A00028D428C141BC78ED43336AB0B8A559D9038DFA329DED6D92334199EF800B5D6CC4 +:2081C0006000660F5307AFB451D3017F78F0D31B317A8B94A2F959641D5FC139E0C2F5E8FC +:2081E000B0CD2CBA367AA7A2093134331922B5E325A92B1D2ED4F3AFD6303E8299F3EE7B3A +:20820000A9F87E23CF1EA8C53D220051088C9E165D84C5C8B95409AEE9B1654A84213088F2 +:2082200090C7B89860250AFBA399218E08371D59CBFCD4607CA6A9E42B71865B86119460BB +:20824000341BDBFA9A805A67B485CDB061B61A8A514733EA0ADCEA81B02E148FFE9ACA1AAB +:2082600097C7A9CB1EC7DB47DB1EC386FFBBA761393F542DB6F45E5C0C368470645604AE22 +:208280000F808DC7F6397AF8A4C5098247047541A0D9FEE8A14A394FB391245A6A2E0668CB +:2082A0001C81F01FF3437EDFE7CB9FD383D0054DC4290685AAC9281176951E264A31BA33DB +:2082C0008F8C3497E2DE162B05B1FA735C5E224628EA62900310BB05D66DC76259B4ED60D5 +:2082E0003B16FC8E9EBD97DEFAE7ED38BD7F9C88B323D1598DF1EF25D0926CEFEA192010EB +:208300005533B5643246F16213F56F1363DE60CC3E79269252C1A4C409213A6DC2D333F285 +:20832000808839F1581A6222CB3AB28B2CF9EB9728C70BD6DD04FB78AE0B89941E4F94A28F +:20834000F44AF1D6BA6B9213D7F736DFD3AD93B5351A6EB6A5A5AD75AEF04356190AED93EA +:20836000AADEBD32F9E2CE723FFF2A3A725BE0BE7A7C0927BC359D015EA2684B998F1BAC07 +:20838000FCD1A4F538887C036F7A11E39BA629D4784D24C8DF64A52FBA5614656CC3168106 +:2083A000C448D7E7295C85F28F72E42162C222C7671B88A300801BFAA25BFB595B0F5C8407 +:2083C000C9E13A4348ECD8A750B851EE7366D45E8549FA474B0EB742E3C81D323D55EAFF9B +:2083E000A5002B05AB422CB29D6A0F62D86DE6F45A92CC64D14AF969435F4F1CF29F73E7B5 +:20840000C973BC1D32B0FE8242446148532EBBBA722A14CFE61C422920FE3EB070DBED3C54 +:2084200096919D52BD814DC12B40FD63DAE6080990A891E5BC7C4CD70971A2C7E7AF6468F0 +:20844000BC9BB2E2871AB322F1DE5840180A0CEA91A1F4649BB59FB1DEE2CC42DBD0DA08B7 +:20846000A60141045472E1C4492F17CEB2FCF61A58A4C01D6B591BEBC4AFF149F65159FD9D +:208480003A6C54E1832A01B04287F220E90442B761E0DCA58CF076B09F1A73A51EDE2E2261 +:2084A00048B7500BC8FBE406C5C7ACFFE7797DF7EAC38D42845F6937C964CA2A3F1B7E278B +:2084C0003FEA4A29D485CD4FD44D6427E3AF35F9A2F8B6BAAD9B2C89D590E52BE354CF3D60 +:2084E0004DCB221424F54F54CBAA89C71F783D7B3BDB5506A6470ECAD30679C6220617C908 +:20850000B5AF61D0F3E2D2B3FA636D8D48A36F989AF49BCF8A4691EA35EC67A0924FBBE735 +:208520002C262528278D8B20B5A3CE1C0BF2DE725F4612A32CA5F2B7A112AD4F131C10A745 +:208540008B73E6D48D390A3D4B720222C4286D03BD6D1258CAE721140F6867F8B2A8251C2E +:20856000511B87D367E4A10BBD4BA9A497254DBE41612187AA0D9BB1C3442E5B67C5852074 +:20858000D8D24D2EB2EC748841A476075E1425520830169A7B17F2E5EDA1D70AE43F33D0EB +:2085A000DFEEECB12B4D4F6CB2ED15E4CD232074C207BA6BC06E6581340C6EF7E33E2B62AD +:2085C0007E845FD9E0ACEE027F321E670BDCFD10B8ABB3D9650FBCD4DFE5E608BE8603A32C +:2085E000BE39D00BA8306D0D95FB691048AAD02A9431451F77B35CA832D21EAE2081BD528B +:2086000059C09FD03EA2F6B2A2B9C2B0BE194F35FEF2A3B40AC59D1E24EC6A3C1D6B3BCB0D +:20862000D4BCEA051EB2AF31E04B3FF957F6803116B6B1BEC65E3D6E8FB40AB9E1C58F0F56 +:208640007237B1DD6C53524D378B224C47BFC2E68AA298F1E260AE07C535209765F7B3CD6E +:2086600075B0A9F2830E90E772EE2B9FCAF00DCBF3E7BE36B574EF39B2FEF3F6467EE7B162 +:208680003993E7BEC3BCEE2AFAAD53402326366BC75DD86380734EC7A46BF3A95DB368869E +:2086A0008262527ECF582950A1322B91FDEA675002EA2FE8A298DAAAD093B2FCC4CFD32ED3 +:2086C0005174A07B58A4EA7E4851F52498B145EB19904AD78F84174AAF57378FFC8859BE86 +:2086E00012143C0F58A2837B52A765581B8AE11EF91F309D618C3FB0FECBEE747F9CE64C7E +:20870000C6FFC9ABF27AE30A1687E3567BBCF27EED4A100D74765A2D3CF424280476B7399F +:20872000BDE2172537BB3C30F6A9EE2EDD5754E052C6D4E60C8DBA6D5335E56D633089D283 +:2087400026DE16A148438F11185C513E02146BFF0C2FB19BC5AEC50CAAFA6BBE7CF872F141 +:208760001644D97914FA6BD642C5C111E1EF57FA8FD1992FB5CA68C6315ACE9A9D4317063F +:20878000736866CDF72F8014EF57DA5BF62357B4373E6ABCE923ACE68E41C447A37D85506A +:2087A0000159EA99AE7CC55E06E56570382B470310E1B7CA67C60D799A8DF04A794D00AE28 +:2087C00066F7790EF65EE3C5D52AE0836E7FF76662FC8F31EA75BAA64C713F8A692878D6CB +:2087E000CC23D6C5A6E6961FDFAA0A399D94DD40349598568D0EC9E83F757A84B3D18F0FBD +:20880000DFBE49E43E43ECBA11035DF600B7CD08C341B8B15144ACE9552C5500E970D36873 +:20882000B6ACAACCB36F13A1529897B1EE46A3A9BF06C45650275583CEA971421E52EC1A0A +:20884000B999DA75DDFCA9B9D9910821EDDF97C763F5C078B9D93A4C5FADC256BA488554D8 +:20886000B67FEC16220C291FA0DD8A8800E47F1FECEAC1FCD44F7E2A81191A0D74CCD73FC5 +:208880007FA10F3FC3FF1FC014599122A005CC37523C20C8949710B8FF4EDFA9F719313250 +:2088A0000C47A49CFE50DCADE6037CEE660AF4977EB04CE335BBD888894062CAA53311660F +:2088C0000EEF7858FCE062C776E69FFEFBF05822B9E0E860B39C51C170B52BB53DFA47158E +:2088E0003F1203BD9A2DECBE2581CE53F20B84A8DE68594DA2394D3B9792A8AAF1AF6684B2 +:208900002246C4D115FBCAD70C87DC8354E153E396DFDFABEE37C9A23257F7D0EE9E04FBE2 +:20892000771DA18E88ACE2CFA5597BC18B08E27471D4BA7820D29BC863638459B48241572F +:208940006C426992A17D857D9FCD9970BFBC75A78045C7A81E23A17925234E201F9E18AD7B +:208960005E1028ABAD918975E2817AC6EE2CE5836037F2E32BFE33E1448191355E7E974767 +:208980007FF418E253A0EF81054E3645ED7A6B2CD6844D993B169D2C8A8092E348051B807A +:2089A000134AE7F6D8AB32FC53EEF79AAB9E4DFA15126DD35068735F08766BB34D37A13583 +:2089C00084A6AB439A35D013E9032FEF31ACC1A78A7D0960394C05281013F6CD34D51D3818 +:2089E000AC6AADE62071074562BCC90B773726F9EA2D55E7DE2A2FFB68A9A3BC6B1490BB73 +:208A00004291B07D6E86066C6C209DC3FA744CDA1118088E45851CB3087B2C25A8F9FA9613 +:208A2000D687F2B0D1955ABB14348EB0821314CF9197B4DED8CD72F5957B69F95DF4416C88 +:208A4000F78AA59F0EF77FE7A5B79337DAA09DD0086F00DFFC989DFE576D7C6CCF3228C8B7 +:208A6000DEDB7C838588ECCA759423245A954EC9D05B866A4641C995FD1876809B71D9F342 +:208A80007D178AA3BE34967670798C08FC13511228B32E290838507B1D1A2267F6991A3151 +:208AA000F8F8F619BB0EC7BE8B58D33F587B936E67DE69ABDC9ED79E64DAC2ECB6270CF98A +:208AC000D72FD97D48A069341B2B97458DC86F592274BD5B0E318B24789A956ECCC536FA04 +:208AE000AB2C5E00B70BAC40B50094AEFD52545D5967C835137671CDB32182C421D1472B9A +:208B00000B34D044059F1511311B507658D387F6035304A846D0A5E1DBB61FA835D54E220E +:208B2000ED5F26050BBA277C9A359D9130ACE35AF3A5777E89D0C104B42972BF1F9FC94BB5 +:208B400064D383945CE6009BF8FC3C57455405020BEAA086C3C716C20E1AF45203B51832D6 +:208B60007F51CE6749003DDE9E40FF44599BC62C9C2E939B9F9AACF564A7E3690EBC1D79FC +:208B8000B57A3237075A84829D3BDB343E1CEB0201A49C8A037CCE406B6E6A169D438EEE9B +:208BA0008B0B633B89252A90177E3B29ECC289E4F391D9A099E54402D77F6ADE1B23EEA7D3 +:208BC0000646F8C65031E8ECA935B4830994D54D8DF3A31ABC129C974B4F9324138CAEE1A5 +:208BE000DA1AC5A7DCC1BBBBC3807A47A5725C9A36446668EE2B0B09820126456744710171 +:208C000036A1961B9721D33B51BE2E903F460F52C9ABF182371101D4F38E2B9E75BC77401D +:208C2000A0EFB2372F5286C142CFDB2FA2A7E7A1A21C302A9808B579E357234935840D278F +:208C40006C12CE4C4E44D9ED12D7F50CBE5736C10CB428CAA227418B7755FD65E1407C2DEF +:208C600040D9B915B7C7BBF63DD034ED6ECD759D46D2035AF380C17FA2417C9866E0F12DE0 +:208C8000680AEB98BE27EC703121F989E6A6059C4F93A16647E4926C7B0DE51C24A4CF2744 +:208CA000C11B3A520C6604AD37FB60C206517531828D0B02BF74DFA9D14CEDA56230E1E6F9 +:208CC0007AC00BED5726A52A3100C30FD58F618A5D8E1D5A6E67694E21F45F5593E4AC5991 +:208CE000710FD04EA9563061D57B3491DFF29E347CB3AA98E955714FF67C60A75ABB4AB097 +:208D00005D2C545281815ECFBE8827BD9DC23DEC8FE24230577A544DF72D91FD4F69D43F71 +:208D20007D353DB2BE00A795C7B69F1182A71EF9ACD1AC0FB27C4240129BC0F0B943EFD02B +:208D4000ED7F1934870077DA0EAAF9478B66640C1601E13BAC59C82A481B2D5251AEAB472C +:208D6000745A2C3B2CF06541FCD695116D9AFF810DDEC825AF8BAB778F4AA53B0562F2CAED +:208D8000D79E7544C6F5DD2A25444A16723022EFFA6BD3D3E83785D66FC37BED14C39A4E89 +:208DA0003131CD9D645611966290AEB2F83942E2D7F4138D411B58BC3239761BBF79A41913 +:208DC0008771A19318FED6B23929D0434F859249AFCD6D6BA7B5C0BA2C4BA3CE7F66FEF2BE +:208DE00048CB6CEA34E4A6B9E950C0FD29C7F6DCD9B55B2646FF9D62E5E8858B09DBC47093 +:208E00006B8940485C39C2BFDCA7F4249772ED433097BE0F36D7E2888AD8BB8B59FA19AB22 +:208E20003030F25CFEE0F4F65EDA87BDCC725277D42F1B3CCE72FB603DB0000910A3C2C316 +:208E4000942FDA2B9E6A6D7325F2F8C863BE74C29775CC0CFDDF76BC5F250651C95E8DA310 +:208E60008B6A14A74D9FF70FF062F8D8D3A74C00961CF65A25E383106B1514963735C0A8CD +:208E80009CA30D3116071CF40D156BE565AD4F30AC4302699B88908AD2E8A1EEBCE56FBB7A +:208EA000C2A52CE7894878473AF362A8A33FE53A71C59790616E45D81251284B814372C655 +:208EC0004E97459C2C1EBC0B6AE33852709E14271A574032CBF6989E1BB655000459A23A62 +:208EE000925069BAE2C94D267E0C9D6E6CCB681DDA7FE38BAE81B0AA691552623F22A1304A +:208F000049EBB5BBF306C1D8C6E5A07D487802322E4FCC63B7E20995466DAEE10C53CC3AD5 +:208F200000FF8B129129056F3FF531578D4F49DAD8A539F7DB573E21F16528D1025A6FF361 +:208F400016BB963AE883FB6C93888003A13B3E53E603F2BF466EF72F3AE0376208BCC55093 +:208F6000292CB5A20C8251038F43C7937E4B9C5FAB262A8270B56622A114D717AB9E65C434 +:208F8000A0DE2D1A6FF702C87094518DD86EFD4CF2EB49B6CFB16AECE4ED8837142AB645F0 +:208FA0000F34A3A6FCB8677834C6392E6238BFF1D57AAB036C0D7175DA3974084D65B7098A +:208FC000E840B252A737C3D97810970913610C8617A0BCF6BAAD743821301901DBB0197DB5 +:208FE0005B64AE72F27CD827BE34400973BB319165916CFAB1A6D5EC9B1FBB3B4A185E7E98 +:209000008E273CDE92FDF7F3B57BA6A85C9AF98AFA616E231464EB5290438E9842B6067CFD +:209020006AB378E7CB246755751E961B72A1EBD4DB1BBF3757B8E2A586B8A1BF2187EF3903 +:20904000B1D7E868322F0B35E0ACEE7C54B24CB412747CB7CA677314D4DA421208617A6BDA +:2090600036FD537804A01DB265F8C9FF677F30CE811254EA170681E87A321E7D456DEF4BEC +:20908000CDB0454EDE32F881D9365CD7255E0E69A202069DD664DFA1AEDE6A19E90D87C2AC +:2090A00004154CC5F1AE32D95BFC79735777D0986C059ADAE0056E8E6D452C29FF0204A7EA +:2090C000863177847E80B244358DBFDB15A57FAD0D488DF0BFADC2F06C60ED8934C5BA5073 +:2090E00041016A87F2B07E4DB1501C82A6ECE25E9ED99F20CFDD9F04BD1416D6C47E0F7A52 +:2091000055E32ED1826D450F9FAEEE958489938AFDA26D161CDB9B98AB69145E3DC4DE6EBC +:20912000D56AA7163EF42FC95300E9FD27036C873305D492C87C5D7E4371EED8F3A3607F07 +:2091400077C74058C08D2C48172FD37FC26A72AB8F1FFA5C6C4B1CB618C6A327FBBB425119 +:20916000D7E058E445A595D44A0AFE270349B057AE3347002C2907C267A329045A4F2A216C +:209180004874B2CB66514C10CAEC56E381D7A446D7E23604592FF6FBE14545ADCF16CC76A7 +:2091A000A231B902288915B32C010253A14F2E76CF3529D4F956BDA95765A22433B75A6BAB +:2091C00086A6040A0BF0A13BF4DA871A086BC9B8D365340A70CEF6BEA5B986AD29831E0C4C +:2091E000056B96DB2FC98038B678BE282C71F5EEF4649E8063A57AC9B749933A6DE955D839 +:209200005728B10BD09F98A0BE34D9619C12D3D3FBB818F5C9F07031A58434E39037445532 +:209220007449BF1269DC291443C15DDBD1422EBA187EE8B74367600503117439C854C57091 +:20924000FA70F131F08DF82A371532DB0F861A8F2870737F2182F7FE278A26675D40100639 +:20926000113295304822C3E04EC2209988F73DB2494BEEC8B840740378020DF116CC501827 +:209280009F3F08607BBA31A9DDAD9002E3353A79A91E3F1BC934EDCC9F50506F9A42E02D24 +:2092A000FA36E7258A91A76C1260632F7A76A9B2A296300EF9BF7F3A07BBEA7CB2EBF9BD93 +:2092C0009288D76964F0A660C5EBCAFB490DAF7608516FD10655E4D3060149BFDB0A0B3D03 +:2092E000E6B3AC85706EA6269F284F97D4A712324839901446186E77EA425A7B711690808E +:20930000929255EF2D3FEF02E658563F9A5AAF6007DF2B60813CB94A1259881E0C0A320E1A +:20932000C72BB309400906D50377DB3254C9CDD19276BE0446CF40D0D8B7A724FCDF546839 +:20934000679C0D98B7FCC4A80782F680FC844A793D4A2F36761F81BE41A623271A632FB4B3 +:20936000B88BAE4A56530D407BEC53B10E2D2F1AC09275EAD81EE9EB9AA54F4B3D82F524A1 +:209380002817A5F8010B1C20FA8D09AF8C14D3B3FF8F87939E4AC8269C42A224C24496C9BD +:2093A0008A84A60FEBC3EF4116EF89EEBB7997B4C1B7A9DBE74250971F7C3E6F54763BD3E5 +:2093C000D7772CA89D2BAAF699F876FE5A712D79F3AB80CC0FBA5ADF9BF4223B43905CB9CD +:2093E000CED734CBE37F599E3D243CFA58FE0A234BDF147B4F7090D9832AB4B83F60C78274 +:20940000775A796893B7776C70BCF4C1580445E15CF0076EF37B32D03FE59B74213A7915BD +:209420006E4014302ADA1BB5B02BE42FE6FBEB406FEE3DFC2F2102B59C69C95C41B05BADAC +:20944000600251DFD7FA80A0EDE5C405D654359F3A99BFDB5927981B3F1755BDB74EDB5EAA +:20946000DBCF80DF828FE03D8D983A136F8A64A4052169FE112EFCC145AAFC3BB32C383D3F +:20948000C6D42E453161C31F65C7EC90D732150EDDA3B49D42582CDC30146951F6C246A761 +:2094A00046EB34D86C3A9EA6FF40A8B45BB9CFFC8670413F763D5687093DC6D32F7D1D4C11 +:2094C00023B0DD1FD066A278835405C567EFE25FFE432FED127E91AD096625E2645E72A3BD +:2094E000D0464B8E3C28C8ACA2BF01A2C39776777D761D6615FF81815CC48B804AD379FB12 +:2095000025E0F5B2099459623C5180D9CFA87DA1616B12F6A0F500C05CE6533811A81B60A2 +:20952000CAFD0B34165FFDB013D21E229226DF2CDD756CF64BD0C32F7F3485454F8DC785B5 +:209540002E8498C0CC942C93CF34FBE7C963BA262D0DD24D1F3A6AEB761577FD40EC443546 +:2095600075D635D0CC746CA8516CC03BEF529E9A7E83307ACC9393098D157FC1041EDC0F81 +:2095800077EBAFB57F8907E6A3F2775A4EFDA628732936DE471BD509E59EDA79D3478230FF +:2095A0008135EC4C330A79E8EED6F5565CA4E6FFFBE0A6E4EDF5C0DAD89EBFCC3F28D27997 +:2095C000AD37A58801EB7ACEDB845A9A51BAED05C7F36FB20FEE5B0769DBD22786C133E025 +:2095E0000653B350ED66AC7CC2A086A9441626177EFB9BAC39FDD5E4B4E86A069224203F9C +:20960000B454B88D0165B83138E7C7D5ED518DE658DB8FA8E97D4F61FE99F5988BD3B3EAA3 +:20962000D51218F19BBDE3D922DA3D69208DBD1A5355566CB5D62C8811ED971EF961634D9A +:209640009618F8AFBCF2E69EFCF39BCE10F20FA83AEA229471DD4263BDED332415231693C3 +:2096600015EAC5BB95155705E3885704ACC6BD5EC5170C0CCDE2CD5A294D804F152A753F10 +:2096800098926294135E647785F89B82A364B0DBDB6300432F5FE3896DFEC58F857920E3F7 +:2096A0007DD0D81F9F1508A5AFD5BACACD3881D38A707E48F4FE660EE61C7E228114147AB9 +:2096C00046E6FB8EEF0C1B1678AD70BFCD8CD96250324C42DDD45245BA03697332F05D2829 +:2096E000C39FCB12318469732B04538C4EC5FC3D44DA9D0750F67768E1C685E7BF0DA236A2 +:20970000D0B9666EF08CD58A9A882B3DAA4D07AE6B01013FE0FB9A9FEA44B1F15CAF82CAF4 +:2097200064449AD070FD48281CA4FC9835D1B82C5FA59A1FBBC84E925C6DF4E0853375957D +:20974000BF7F85974DE15A77C7CE3E71DD90B054002C18DE9BD49D347C3EEC149E4D1FEDE8 +:2097600092614FF68516909602890DEAA854C99227A0981A22F82B38494DE0FFDC07E38363 +:20978000678B2DF5BD99A42CF9976EA32F3DC79E58A315343DC57EF8138023725C983F7C8A +:2097A00043852C2DC57F554ADEFC1E38DD53EC53F07F8DF86F35702F9DDE93E9C373EE9321 +:2097C000832B3674C8FE55F3AD42749EABA6DAF5564BF8939BC39A9B9BCECB3071DC0E1074 +:2097E0002D91A04FA00ADEB913403F29B1EC50689FEA5703C51F6A4B7C36490DBE4AAB1F15 +:20980000B78CA2CCC74078224972FB4CF5AB34CF159709A5B1A69F35940C75F1E1F8A464E5 +:209820002BB96BF51750C1ABCDFC67C088BD4B142D91B024FB748580955B82E6CE032280AC +:20984000697BBA606548CCAC7B46CB026F886DE3441D13CD80AF6E539DF405B2E6E7EE16C6 +:20986000BF456BB4F3D75BEFB54B1119DD902F8D263B4541A5F35BE0C4CB9710C6EC3E4F2F +:20988000EB5DDB33271AAE92919FAF3C8C2E68D4875F3E6ABDF67C47F0BFF300B667AF4925 +:2098A000618E8496658BC43299C8ACC94F8CBFC22F3D40CD65B86F5B843549BCF76B3D309A +:2098C000573A91B817B36FC444C94DB12BCDC5A3CB51E368F336A8211AF8C0A3042CA6E4BE +:2098E000AF792C0B498C9AD191C542438A4B344159DAF929BB7FA56B4C559BC42D5B617E9E +:2099000019E919DA1A8271B2B3DE4FA4EB7BFE9C9CB77988111167433794EB1DAD39C16213 +:209920003D8B5253FCF94457E58EF922135DDA0CEB751FE4506883B31A3C2DCC7E7C049F09 +:2099400075A4E9E72D99A6E26E35BCCBF93A5CFF5DDB9DBA9D6EE2C29B47495A45BA5B9D5E +:209960004D31B1E28AE638103EE22DD34D746C269F17A92C4CA391BBB79BDEF11EBD0429BC +:20998000B4B847A17478561C4F4D6B08AFDB9AA8C05EC366A193FC6DD28838FA1440A27C58 +:2099A000B6FDC3ACD67D213D6C843543EDA70C2813A823AA664EAFF8446921C9CAAA9062C4 +:2099C000C6C546BB92383D0B8B53D14E7D31A42B39DD08E5FA6AE54545A7CDD8B3ABCC8A99 +:2099E0004A94DE1C2D75EF79509A1633E0A2E91A334113391FC11577E3A05E969ED80D1394 +:209A0000C8934B6E93A4F288D0262772E90ADBB338C79411594989428F606191E3E36180D8 +:209A20005577105200DC3B0F5D7DCB64A6F37D523B98460D2DA0F256D7C758108FFE25620C +:209A4000B47E708B8D56250FA2D9FCB58012DD17C57892D12C8AB4BC2B0958A8317FD3187B +:209A6000819370707D6E8E3F62419B73337A3E918A09D023C7638A745DB48CF4555CD30347 +:209A8000CAD7057EBFF08B395FA8A6713CE0E14C7AC8D82D7396D69451F642278BFC893B13 +:209AA000758EE85F1BC0BE7D23BBE989E458ED67EE6058EEA1C61D21203E3F3250A0316DD0 +:209AC000F7EB3968E00A19721383DBB67704B439F3E681FF1E0F589C5EFBADF2302589A20D +:209AE0002B35513515C5B0C783005F9530400A4771C277B94514DADA8CFB6BCFEF5A0AA8CB +:209B0000E92EFB7BEB3CB30C0359AC2E4F6B96D6BF19B42EFB50558F50396A1A7B08C7DB5B +:209B200088B9857455457F58A003ECE4431199C569554EEE70AF5075D06433CB0B1CC9E075 +:209B40008FE8FE596B7D07CB6210D2D587E3D1C133754A6B4D90B944749C256F8C4E3DDA9C +:209B6000546605CB77711944BFF697522E6533CCDAB6A1F26BFB98EDDA1E160A4A282150DD +:209B800010FCF90F2661DFC7DFEAF8AA3279A0808154480885356CACCD5C3210D227C942E8 +:209BA000EBE1FB901679EF38A9394A7F9F9EBCAE5BC5FAEDB4867174D14FD44BBF932B7DE7 +:209BC0009CE8A77811A26213089A95B5819107BE2D9B1F37C558497919068FCAD2486D2DCE +:209BE000366C735FE85E1AED906A2DA2720F07D4552BEF9472920C1D2CF18279DACA8ABC4D +:209C00008C7B3938EF9919CC91B2439D2B1C85954F12C5E32DF8D4D4B7AD8A8C798A2ACF8F +:209C20000FE71D386A1297B3BCB4F2C655264288BC57AE6199E9432625F025B491F6D7CE7F +:209C40001475FB756821DCD038123BBD41666EF761861BC5BEC60BBFAF7FB4524CDBBF4514 +:209C600077258D662D2E03EFA17FAA8AF6D230112F52CC0A0DBA9DF3A80A2B8D2C6C0C36B9 +:209C80000B33495B126D5E63A3281465A70C98D6D3342B3420AC7072DD671135EF4EAC6056 +:209CA000E651BDDA3CFBFDC31CE3516532929B5BCE5AA26DAF74401A679E2D6628D0FC86AA +:209CC000ADF03E8580E50FD9A5A7EEC2A127D312CE56C27DEF5F2738042CF3A554CBF5360C +:209CE000F5F38F76A92FD7F8D6BD08940829D47DC5E3819F90161F0E9F98FFDE653754512F +:209D000029B08E6E5551862480FAC483AC3395F7EE820BB9484A1B2420A04E75560DD1AB8B +:209D20000E9C995393F09B272E00737AA005D53B0660D5A204562946A437DBF4D8FCE83834 +:209D400017C167249BB3DDF777C4DB6F40AB080ACEF5697A9528973F054A0737461D95AB93 +:209D6000DB433832C89CF728E7262950A3E126E527C8BF7A151EF4E711D0EDAC38CEAC5D04 +:209D80003DED3635E07A464FA286FF0E68E2CDAAF4AC679DEAE5757A2C30CA59D179BDDF82 +:209DA0002033CD05E68E56D3677FE260DBE96AC0891826F220DDA252AF717678080641259F +:209DC00044173C11B4A36073063092C1482740550D5E9DF4F8DB18E8634E61E511F800D283 +:209DE0000D6183C7AEF4B7369D150E6C14616FC92088F7285D964D56FC61B0E019EE1B4295 +:209E0000099CE1588A8026E95C8BCC6CD49BB15347B04182DD0D75B041F11AC18609A6CBE3 +:209E20002A2EB65AA8141B5FAF7BDF77FA3EB8F0B5647ECB7C0AFFF398B1DD9AB0A68A6644 +:209E40007CB4AA968DDE1B3123E9A8E42535291C9123004B831DDE7119F46FE53FBEAA238B +:209E60005BD6CC5C87AD0828D826FA27103C1F57DA5A9D9F450EB89B078A268E3079E57DDE +:209E800099307A1462E15A2B5B335028A70ECF95C0D5656808051A4BDAA483DAFB986DA134 +:209EA0007F7C3FF40BEA5D81F91D9504946FCC4C841B0A71B5B69094C71428DF683B966CA7 +:209EC00048E86791B7EE03AB75523738BA950D76BBD3D2E71FAE51F4B1047345B1D344FF72 +:209EE0001874456EC234849DB3B874CE9D8C6DC78FDC29FD5AA520EEE7E800371753554956 +:209F0000D189F6F525581C248B31BCF4FD6F54B96F0A2E8C0BB6ECDAAD83E18E6813239AC9 +:209F2000AF5BE0B8F819569A7A066EDD9CF3D64211F9416F90667D587E5F321CC13C052733 +:209F400090D107EFC106B878D73EF859215D846CEA0FC8870F20BBA4EAB3A083843FE56A37 +:209F6000F7645057A6EB90AD5AE8AFE69FBA654CA76FA0FA1E7C199761B35B502570DDCE37 +:209F80001EF584840543288B8DD9854C545F70C5A0F1B1F5BA93129EA3935AB1119EA39530 +:209FA000FA1C03E3E161E8EEE606521957F14C67336902600DD6CAD7A65433F578463D3666 +:209FC0009BA3730B18A7EE55B046ECA7F130FB49AEEAF4D5771801AE04F5E4C141D20BF08A +:209FE00036190DED2287AC9BE7331832005E2409F73FCBBAC304F2EDD7F37FC790048FFDA8 +:20A0000086AB2769179BC7D5A1A6999161256D5A529AC629357B2C1D3B35A979D940FD43B4 +:20A0200035F5523092FBF6BCE287ECDD5D4A3AE3BEC684350CCC1802FC9CA8D1DB8A6DC16C +:20A04000665A697A9F72ECDC5768B379715A825C412A5886EFFCE2DB48F5169C7C8F6DABED +:20A060001AAC344034DAA794A1FC0A288E59B952DAFCCA63BDE0202897A98E7A8AA55832B3 +:20A080000410DB3EAC554712D770FD8C873BC361D71018992B9E73C123895E076729EB96CC +:20A0A0007F028D6D2819F5FC3CBBF091439A828F66E0F59690AAED09872F8F4BAEDAFAF08A +:20A0C000D0F969626B5F319AB159515CA433939F07D074CD257FC1E0EB59788B735DB6D19C +:20A0E000768B2F099674B5ED01576E367C69996BA5F1E3044274F4990D912F2CE2A794219F +:20A100003922890A95B4BE4C44219C8D6C86776DAAF7ADA2DB1F04549A25EC30907DCE762C +:20A12000903A77913226C11120EB8CD4922E7BA8DB9EEC3EA5690B28BBCE34030A95EDE9BC +:20A140009D0E7E8E8599ECC257CECBDF398A4A149D9C45E9B98263AAF762A6B6DAD4D42F77 +:20A16000FF7115D7700385061E1FBF6DB148D7EC3D9B291B260CB991B64FFD52CB70C181F7 +:20A18000CD608B1BB7F2593E9CE45005E87095A67A68D542CC4003602D01087C45D4396474 +:20A1A000D2CEB8003CA9714DF2EAADE4EB70D3AB1880F6EE5D1D0472428764BF80ED186819 +:20A1C000C84D6627213E575A836F93A78649A6FE2F0B2D9ECC8031A436D3120AD4686F82B6 +:20A1E0009CBC70DA5E8EC0C532EFF01148250434B963060AAEB8941393DBF46983D747C61A +:20A20000A66FE3C30679B8057C59C24E08ADDE360072B13CD219F1EC030F145EFDBC1EA176 +:20A220005116A3476B648D0128B2A9A2416CE33E589AB92357FCA421ECAAC7D84D7C1E91EA +:20A24000DB08D314BF4D0F5BD1D47CE23DAD71D117F8A06984702DD484256C742336EB7B3A +:20A2600009185024D0B84964BB2FCD1CB2F07BE1B375A1AE1F17ABAB4EB2ACA4C74532941E +:20A2800047E1D559328CE1F74E4A379EB83E79AE56CEC67F823C0498FAA31B637D63F16237 +:20A2A000E029ADF7AE46B3456A10F78CFDF82C71E59EAAD6738442D5A477865BADDF9E4BF4 +:20A2C000977BC91A4EB38CF16C84E8194DC4F97BDDDE57266B5BE39C1F7ECC0724C8735DEC +:20A2E0005F11BAE7AEE5B5A03C3F96A399F95929642A774FB8524E633685E68D697C2DDF6F +:20A30000A46983E1828763F87949DB645708BAFC25D63A8EE3098D5919CD81A21F7373A609 +:20A32000528F5FD0B82534A6CDCC47EA047036CF8ECAD08326CD71463A50260B7C84675F3D +:20A340002E02169993260CD9BD423EAEE3C014FB38759D35D4C88E9873E403C914F9E82F5B +:20A36000D85B57153B77C602CC2D1A2CEA8DB5013E46F74A27CD0E469DC7914131228871C9 +:20A38000F4B9B115B26677CB1484A1B8DEF493707093B9D93A04EBA1E59BB22FCB393A9A92 +:20A3A00007BB883A582828F45BFFCA170F55715A2BF5F7FD382ED6A19277A116223A7B2665 +:20A3C000F0776C16FF4D16FFA358FAD6A8D44DA4E0442EC8BA81FD632118AB86A2D022C880 +:20A3E000558DCC7DA21F8501A0F0129B16FD6AAA564CDD9D6878CCE47EF65A82CA4821CC8C +:20A400005C5CB7D0E1FFE1C70CC8E2AA89FC8DD23AA8367181719F0C66185B9CCF8575C30A +:20A4200086B75E998F22E21144ABE87912D0C6DAA0E4EAA794743E835C4DD2CF3320537C28 +:20A44000319BC61DFEB9118431E1EDFCBC83FE37B5EF80F2B03C56998275F684C2249BF6B9 +:20A4600044DD2F63F01DD377B92B5997F5F385D82D500E636C3816E3D83F8141003CE2E94E +:20A480001E491BCCBCD7F09161CAA8CC01353A2B6DEDE080C39CF818D5B21BA4A7A0F3680F +:20A4A000F575C0D6B5DA5C5CA9C3922B36570526F05CCCC421E7DED117C702258DF15126E7 +:20A4C000E4AB0AFAF7CF203D26D2B58A17F29C2B5EF7ACF4A98E00027B6EA18C8B4DBFC71D +:20A4E00031F2669E81B5CE893400024C14C7554993FA30103DF899FFEDC581DEE7F56906B7 +:20A5000049DC388A9D4286E569FFDAB22801A4013C77D23C54A3923B75F44B1BC3E6B26E2B +:20A520003147C7326A68CF56D16A770C0014E52BD6D978A0E79141D2A8CCFE244D101AC8AA +:20A5400045FED456BB496E61EEA353C5DBFCBF81896CAA1832318EDCBE5E13E5D54630DA3E +:20A560004C0FB9F524D3A930C5ECEFB1EECD3AB9BE9BB9F6DEA5D73A14192325D6A65E30E8 +:20A58000E7817AB8847A7719D88D9385F46E00F25BA2A940B33CADAD24854C83CE4A6CACEB +:20A5A000D4726F60C76C00DF01670D8677CDFD76E1A71461FAAAA066CF1F2469EF471A0F41 +:20A5C0005E116E9162083C249EB5F00E35334672A3450C257E9C9CA7184E8BDA561A447667 +:20A5E000DE722E37786439BB15FE4596FEA9A84ADEC9078A5F10E850DEC65BFA30067D695B +:20A60000F90947CC091F1CC00F99297EB0A493713E31D4271D6E75109BB01F7BD34D37853F +:20A62000953C05210C80CA89AEA86E2394E7C4955A0F3A2A343AF82F42F7412C6C249F5FF3 +:20A640008BCE746D8C3E5BED6D0916A6B7F291785D0D779C49DBFFF6F90FB2E955018BDBD5 +:20A66000221EF65BDA88D4073634EF49AB06AA42C04D76F896DBA28148B91945AF339CE4FD +:20A6800097A04C4581AC8F4D01E55F2538E6A4151797B08827B4790181E694471E12B1E268 +:20A6A000E6F1B84AE76A81490ED2AC6F021A74E84C576FE0AEA7722515B2607ED4EABFA093 +:20A6C0008CCE160DC0B113A2191F8069FE15AEF4FD57C4DC743D469C3E90EE86BACD40F57C +:20A6E000BF8A2FD630436CF41CE50F0FBAECB2FDE9F1D955E44324151EFBAE5DD32D95CDD7 +:20A7000039D7C4F126E5BBCC493532A624B04447D3D6D6BB9AA55843CDBDE713C5FDC99E6C +:20A720000CC9FA22F6A1CFBB4A37B2A3A2CC593A2F60DC587778A6C91AD818464707DA791E +:20A740006EFB19E6DC9E48DCC4C533D2F838DDD8DFF934E4F4238082448DB9DC96703AA829 +:20A76000919819BCBBEFC35AAE8486BE24BB90456D02A0298E62D5D13562BF7E09CB1C3622 +:20A78000FF6B28E9D52FAD962B71D39DAB79E10B3CE957A6B1803FD385635B563234FD4C2E +:20A7A000FCCBDC795F82508BBEDEBA85B3D40DF3EEA692C37AF42697988C67C678DFDA12B7 +:20A7C000DEC8B3C94F59C9AB4D6F6E17610D66D60ACB7A0ACB8CA3ABD4A0A84413A62AC24D +:20A7E000D8A5D60FE4661421F33E5ED87ACDBAD97A8D025D732DB9B57BBD4DF7C6B39499A1 +:20A80000EBEF1A380134101153E03CEF8ADC08E319FC85B953A4EB7200382C99E7164471B1 +:20A8200097929289FC3BF97942F0CCCB7289D2D3095545F214F71E67C44542946625779F1D +:20A840009DC64118841E1DFCEBBCF4FFD02F1AAF0221B0C524484A01BCBC6BE0DB59E140B8 +:20A86000F063724648B749809EE2E4A94D9AA3E24AA19012D34E1312310C062CE0C0D8D3FF +:20A8800035FD05ABB8930AF4954EDD447C53FB7BF2BC27F06A814327C9B8B580DE64018AA7 +:20A8A000B8203EA41FF8207F2A1E4B696EDBB22EF72CAF40C0B54D4456B11236F11156F94B +:20A8C000F29C6D8E88C0B7B8B7976212D0D804628A0C42B74F65226AB4C8C39E596DE749C6 +:20A8E000A1EE22A39740D4D616DFE13A7DF585346213B1C2C1C346874B4F281B26C1FAFE53 +:20A90000E8A42D98C58604238E50AD6EC0E93A04806B9CFC1ACCDA919CF868C928BD5B2E8D +:20A920006E7B1D3E1BAE3749C3D7D12DBAF00279C6ADBA10EA5A811B9366C2A8CADBD8D2FE +:20A94000D8E04380B63AEE86F6782FF07D627E3AC1939AC85A8C2421348E850BE145E211A8 +:20A96000B1F86BE89D9A955141EF7031EB7EC6B7FB5D263354DDCD7130B84EC31EB5A71A5A +:20A98000BC9C14442F9B4FF43220221D911D35D598447BB1BF7E0B95AEED16AF870B105872 +:20A9A000BFDDF3B36CE49CFEB5A3C22DADC597361BA79FA74E6BDE7B0074DD1EF92EB36E14 +:20A9C0006D08BC8F3A6AAD218C8779A75DC7514F4E62659E3D1C08BB51F564AEC0B4095E4C +:20A9E000BF4CFBF682A3156C90C3A08C1288020DF181388165CA66E2D04EE0919B61D5216A +:20AA00004FDAFE2C7023077DEF0045B9A48B3AB4EE3413B4D442E2127E72F9B6C678EAD731 +:20AA2000A3D7EB197F31060B078E4BB0B4B712AFC1A92DC6514876C07905F8A68D95AD669E +:20AA40008F254374DE42A09ABDA5EADB493713ACF03E15EC1840A01E25B2CB37C10182B8B1 +:20AA600096FF4B6BF0571333A84470791D459854D66CC801C61BC54E5123BDC5963AA477FB +:20AA80000D8C4A5867ED862EF2385887B8C1F99B17652BE30DD41DB4DFAAE641F37BD683AA +:20AAA000B823889A51BC30DABA44066883FBEB4C2239CD86D83C84C6BCF5FA35159B8D1C1C +:20AAC000673EAA56C5BCA63F0E4CB2AB308C8919E5C0084F6E2F18B29A93C57659E260559B +:20AAE00096E1A8BD63B9B755D888664D0B9F3548808D0D646BCCC6FA7380C7B7A8C6F4755B +:20AB00006707D0154A8DDCB717E541617CF63D7D0B87241E245A21D5C000B4B006A77A44D7 +:20AB20001C2687030167AE2F4929C3D8389701CDA826C65862046DDFE24BA00EEDA32A1E09 +:20AB4000954C58C19D9C9858B5C34651D7D59A66133B9A92A78B6DD3949C975EBBE9E8DC9E +:20AB60001E1198BCF8CC8293668F94AEEFFCD5D290C6D66910049C30AC68C08301E2148568 +:20AB80005BA567752597B14C6E633C00388FFA9C273B7A2A0990E7EDD601F5E5BFDA69E8A8 +:20ABA0005D6F79C2B7940160D63C212C353C3FB49BD609E66C1E21F91DB8EBEAA386D41262 +:20ABC000334F707EF3E01A68159F158D90017D6FD07FF28B821418C1808F6CD99B5E4B8486 +:20ABE0006E3F34B61F050C5B54644F8087965F0B8740E85E229ED2A28064A2287A68C98B00 +:20AC00003E6C5E0373B235AFDE4113D267EE4CAC9A0FA26507C7048E0473DBDC15C62D5E2B +:20AC2000D8E513F869F816665486C2DDF8F8D9FB36C26728D4026F4AD8323266E3F84CB89B +:20AC40009454E6C1067D0BF151154919847E792E7E9033751CBADE33A74A0FEE03A883E7D5 +:20AC600032801BF6C2E1668B2865C0DBE2D184418BE235E535FB475D338AF3CD227E4E6CAB +:20AC800048FB6EC9AAB54AF58408FFF6D4F7C129C49A7313DB52FCEAB2BBC4DAEA8C9288D4 +:20ACA0005EB95A72DCDCD0AE2E990CC2ED08EE212D2D374442B8651718AFCDB34B72DAC2F7 +:20ACC000950A523645049ED0076EFDB33E60DE80FD7A620CDDE037E1CA3211630EF5A44D57 +:20ACE000560F9E3D8E994C3B20BCF7EA6CC72765A97021C9FBA9701E89E9D8FF2E19DC82C7 +:20AD00007389FD7FC108A32D305717DE9ABB98753F30DA260126AD9ACB1EA228CD54E91298 +:20AD2000CD40C7D7BBE4B355268C3D654DBECE509E95591D6FB18288693AF8781C6AE1EC0B +:20AD400093BC33C9FFDBA42B2A7A0EBFA29856ACC2C13172A2E8A8B7A7D825CBA69FDFD4DC +:20AD60007AC0D13D9248511B203CA04174E9C77A069470C845CE0FDADB3B6B4A8790E1CC0D +:20AD8000C79C10EA77D02F04BF87CA1F4ADAB24E8626B45CB7824B412A057063351E376319 +:20ADA00029DF75A2C73B07BFE4540C254ED0A739EED3BDB9C0E6490D8D935BCEE2449CEE19 +:20ADC0005C142F93FCE3C3FC4D73AF75E85BA961AF15EC5F734E6A31931E169AC25E99DF0E +:20ADE000A0A4FBDCA85327B01503FC7661BF0955355F7B1054797034B4684B3274851B0819 +:20AE0000632FAF1674554383882BFC3CC816E93466FFB57988D3A75A24D00A1154CE62D311 +:20AE2000BA06C6F95C74A9E80DEF6838222F10BFE513EF87B5459C0F477312D8081700CDD3 +:20AE4000A9716C0542DA95CACB4CA8BF3217E66307DE1FDB197508DC46A110B8E6FF982E31 +:20AE600029034EE181863BD5597703386D46915001885858E548BD7B282CC9C85E7077AE4B +:20AE8000B5C5D4BD1B897558CEE094CDCA9E1B7FE6CAEB22793D3FA0CEC408C1ADB011C149 +:20AEA000CC199A8E9BCE2CB96CC2F08CB3CF06698708402E7E5412D53EA983C8D2C7904A41 +:20AEC00072E9BDDB77EBEEF48456FD83D0EF7422F5DA9AE387212E33F8D5315BB23C2AE9DD +:20AEE000DAE4AAAEE4618205D9ED563A46C8BFF49806B1A49B6D5CE89CF0504EAF6B05BE13 +:20AF00000F30BA05AC1EC9F96DB1A933319182CC883017D2FDCF7058DF8429A18DE33F4943 +:20AF2000AAF71CA9FB270A8AE5A9B0AB13A912B97C6C5DECF518A74DF8C574BB21E8BB188B +:20AF400026C6E231E295BB0B81D03EAF8D13EEA1673EBE36DC607C1A38499FFA5C68F17F8F +:20AF6000DCB3FFE8E51A3FF9BFA6AB7AA751955201DC0D9971F4200A97652298C5E432B563 +:20AF80002DAD75441E4CA0C2D468CFBD05334C9A8827D720E44C582756F48D3098FB3473D6 +:20AFA00019E6213800004A6C63439F32C2CB9AF539A8B114B8D6B67432BEB2E576AF0634AC +:20AFC000E2362C1C704B4C1C4388AB572864348A4F14CD86FE1010315341974B29351513D6 +:20AFE000CAE153C9C54DBAEBE297150544EDEAE617AA31D92F795AE390CA0D8F7E341CBB10 +:20B00000D38610344302390620A16EF86C13903B09AD9BF8EE4262B366EC1BB977BE382459 +:20B020005EF081741468E7CF6DE1C4051C39E6C7EC0E11EAE4CDD5F8FA3BDE1A3186F5191D +:20B0400063DD06A0197BC39407992B422BE33F80AFD45CEB1ED867A81EEF8716481DE75828 +:20B0600054FECAE2E772729000E52111E4779A8949944716541193CC18A849382BC5BD678F +:20B08000D2EB87F9098F312B916856F1B5F32808358E54736B3F977C66539D8FB3934F4B5B +:20B0A0004BB74564D2010E2F0D39593D086ACC254A4BE2C2AF6E69270DBA545775A7FA55D3 +:20B0C0002EC34045A9AF41546CD79500B7ACC717F3BBBABCDD7F29FEA563A43DD4111288E5 +:20B0E00038E7A1706C94938C0EACEB15CFB52A5DD1BE3FFB9F6512907C0F47008002EAD1BE +:20B10000BF6F3417D8CDF21D5B1FE4E14DE447B7CFABF0AB42965726F17211115B12E67AD8 +:20B12000878E73C8BB9CADDC29B87907003A2FEB9402737127449374FB9798AD9A7160A05C +:20B1400041269739F7C75F9560680047BAEF7679E4CC7206D6C3ECD0F58313B51F460FE648 +:20B1600022AE0AA52D6ACF235BE1E1CC374D7F28D7FF7563D89137D9854CF6D2982D73ECCF +:20B180003C14C5944208B62736170B66CC1FEA46272E1B96023B504AEFC3F3DDABB3A2198E +:20B1A000D891E0BAAE108A8F4F2B25F216084EAF4168239D1217E865735E11AB0AFD42C391 +:20B1C0002899340C9685ED18BDD12E39C7EF6716B342576A4C051D106318212869D9777401 +:20B1E000BA48C906988E161F27C3FA61D19868698560F07F32AA5EE09E4DF288CC54F0B110 +:20B200006CD93DE5D22C274C9E072293BC308F055806B9D11E2BA807FC13171AE2828F9ECB +:20B2200038D88639B91AD391927BF2D2DA8581961F75750FEAEE5A8DA337CDDB47C2EAACC9 +:20B24000449789168893768785C11A108851DED0660DC8A7A88A499F8A34D89B033FC67CB4 +:20B260005992B37AE6774091B73FBA774BE3FE32F2EE5EB8A55BB0453C8B01E14355565928 +:20B28000BC80B33A8A68FB2BC176CF551BBA9E7A2C1841B0AABA6AC27D90E685D8A1E33953 +:20B2A000E300945A66749F2338B8F739A28E5865F22D2E3D6D891B1E501AF12B7BBC7652D6 +:20B2C0003FD97F6FD84AD7A759E0D359640CA713FEC0DAC130F97416E54E93B5BFAA1C929B +:20B2E00042BC837F86D64303A6AB264DD303C0F273530F0B07684C0D7EF250F993DBA145AB +:20B30000AA305CE0A7ED34868C78A45C53ED2B7197A5458B599746E7C70164CC78FDD41669 +:20B320003E17D20FE76506CCC8F4A6660A488E47BA3E32C8D320DC2DF0DA5DDAF7B1FB5FD9 +:20B340000E8538478561A19483A133747B8A9A1517EA859BD5847F5E3022F75DDBE9E63268 +:20B36000BA4FDC596754A4B971CAB66FBEB4757ABC09CA986FF8B14F4429DF5BAEB88FC5C7 +:20B38000B801824B2DF059BD3017EA2A7327CAC61ED3E85E64824EB263C025C41403B67900 +:20B3A000F203C6D22F4E7007DAEDDCB1C76BD88133460961D304F7D2F6E885301346E69642 +:20B3C000D4387B2D8F29C26C1606D964101D6A7DCB4919342457FA09D56E9B32CB8094BBDD +:20B3E000FDB29C54F92D5E3F288102317514F33158A163AAE442F3706F31076040610E66B7 +:20B40000EDB3EE52256FA0BA79B8655D739F45CBB55652F5A09BB57ADF9244C621E992E78F +:20B42000305DD344B56487F178898B3681067BCC82B1CC699AE1FEF0FAE8EB458DC782BDD1 +:20B4400094AADDBFD3E1D8AA7AB696D433BBF1192377DEE89D720700656E4C8B6F369F25C1 +:20B46000DA0FA518965552585AC8CDDBA5680B0876C8445FD26987D71B34F96448DF06C391 +:20B480005092EB6710FE0039FAFC1142D5813FE880183F16EE2CAAD394DF8089236E5DA3DA +:20B4A0005B8FF7CE8FBC02CD1DED63ED5D2D49E2EF6A097CD1D267EAD72722D4F46ED22C8E +:20B4C000BECC59B2496C3E516E3D2720A0BDE5D88BD3B4868CAA40A283C41ECD1BC2BE50BA +:20B4E00089198EBC996F40A5E03E165A4DA9950E377A417C72180109C71A894D5C554B098E +:20B50000D291CC79713C0C886D57C7B46FEC19C05614511086E071B51F7241CFC6817C7B99 +:20B52000746BA0EC83951C2829E021F59656710981D63C6A5CCCC7755AF1F2E2659322E63F +:20B5400037BFD184118E8DF237CDBFA80582F62BEB13F17EC9B9EC59A086B595C9CF21EC26 +:20B56000CBED0A6867D37191F7A274839C572350760F3E856B520F841AF9447458C487F178 +:20B5800078E81FF9A88903C25FCF8C7396E39178D09DC88A648986CCEFC2A5E4079FC345A8 +:20B5A000507511B30E3C17139FAFF2EDBC992ACD929D1086912E7BB5874B41E6F13A4ED817 +:20B5C000E25876F42A64D3A19430CFC09CCBFC5FC261CB11A75AF729C23672EAEBE7010960 +:20B5E000B13BD1280269701AAE82382357057991C5DD11FFFD5B01D0AED14C81B40AF2DCCD +:20B6000008E6E0779F16FAB0237E1FA094A0E925B8FAF0F4840B66140715F03B2AEDD1EE28 +:20B620001F3B08D3F439F73981FC8BFE96E106C965686EFB37C4EC43002FB45668A96BE136 +:20B64000288C9C646D08D3C78CD4647E75A0C21B66F4EA441A67C47D3984C5977BFE938202 +:20B660008F1610BD40F7547EC1A7CCC452598AFD0DB30884729A54E6B364916BDEC2D6000A +:20B68000FE00384189F2DAFE5CEE8C96F8D413827FC350FEAA8524A1BEF550702ADCC1173E +:20B6A000115CA7F00A88B7E897DA49D213B7F01B7CCC4538519F020975880FE3A0B1FA7A80 +:20B6C000F2A3AC4896B68DDDA119F086C01DBA42D3F885128D1B15E75AB4E33147A5DC85AD +:20B6E000F9BFEFCB7224A72B4AFA966FA043DC059D8A4F2B7860CF5CD003FE979CF6C8F409 +:20B7000026DBEE8DB361643D2ACE2E04BF954AD3146AD1DBD1BFEAE18CB5B015E7FBC3D15C +:20B72000AA1A7FBE6A9B1E398D0E774E78E718D0718C76294F6936450756ACDD8CACF5E043 +:20B7400040AE88E9090DB9D6E4EE5BC61E9C33B30FE9457A8381E608ED4AD0BFFC70C002B5 +:20B7600026DBC5F7FC1CA4E607333F6E2C40B4E3E4CB6B8543D434674F78F7C04D09FF9AC2 +:20B78000ED0A7D88351877047BC8D66BB6C1FD0EBAF938E9450FBD1E52535558A2AD5E5E7F +:20B7A00050A3261622749ECD33A49679CC0D448576C002BEC2FE9F7E473C01E484D2D7ABBE +:20B7C00082E39B2643070BA0BA08E77E2ECB23F929BB492479C17B6425A8D5A0A09A67972E +:20B7E0005E2EC96711CA38159069436F373321B286A3BEDF7F87966BCDCFC4E9B46174815D +:20B8000024233E2B99651A46D6FB3EA7286738F148A366858B1E7BD69A107ED19429BD1B4E +:20B8200024D9ABA9A0350F7BE22622E5023D0788C0A3F8EF06E9AD4658F830EF2F11BA9E48 +:20B84000A0E6D3182E80530EFA40BDBE2127095A859221421495EAC63906A0CFF6DB9758C7 +:20B86000D52D1E853B397D9C4EA67DC89DCD5F5DA3C0CA035260FF96F3E86C55362CAF7F94 +:20B88000D1D4F56CDD6E372F5AEAA4FF6FCF29C3481DB93A16B582B7C45DF1C7E28931709F +:20B8A0009A37070983AF60D488BA6D82BD8C82272957C2EC6F65408E3F336458C089AA64C9 +:20B8C000979E85A343625808C079537603B3093D1CD4658DC3162BA1E790A319CCB470D38B +:20B8E0007BE5C3C6CC7C4A38ECC237BF39B13349E7B1EB8DD6B2A0894EC928F3F48DDE88B1 +:20B9000045BDC24E3166CAF5DABD23B9F13ED79DDBF6A1BACD24F7A4EFAA8AF29980E30BD5 +:20B92000DC4D529579FBCFE3CC4F20E311A60C37CF76A0D3BF1C36F72F6480F570C6044C6B +:20B940000332AF09FC1E0FCFFBF640DE2798F4A00B6B386D5DDABF211C29A10869F343F4ED +:20B9600083492990BBD3E0E4AB484B2E9EA4769DA36B23D249149380434F3D862867BE40DA +:20B98000D5F0CE4DC8B434A6FF63A430BA1D3D84E971D4589FCF105B42DE7938505665C4A4 +:20B9A000604447DB279BD28BED6A166F7423EE0437319DE86C09F6264197DE299C3479C8CF +:20B9C000B140C82A7D4D6D684ACD82D4B1C46DCCBBECB5FDB5C5984C75E7FF8196C750503A +:20B9E0002C09F312D86EA6F5059552DFEC56441B029A45017EB01109092C792290BC70808A +:20BA00000DC2347DC3BA509E72199563A438C632D5DF4B5DB0129EBEA1B819211C6318D46C +:20BA2000ABF19B13826B328788B622C2E7B519A68149A19AC8E0BD5D2A73D1381B91356EDD +:20BA4000F7DA18B3E0D2BE15E15BA7FB0BCE920091CDC536027B776F0963042EACA3B946D4 +:20BA60004DCE5A2BA911DB2BAE3851788D88443FBA2D91A3F798CA6B1700900E01166415FB +:20BA8000FA6CB9C9E76E4C0D23949BD9C1FD1CF114FAE891F7387CD62B362B50C2CFF0E8CD +:20BAA0000863EB49300A048C6E387F61B62327807557F8BBCBB4320786DDCEF2B7A333FE32 +:20BAC000609CB0E5F6911AA0496DFC2727B330F5FA9ACCB995E07D263C41FE7AAE3F8285A2 +:20BAE000553E1F23EFAFC65EBD8E6FDC67136566977470EA5691C29FD6F55609E78C5D37F6 +:20BB000086799C518B65BEE6A11CC83AC7BFB94BA8DC5878FA196237018EDC3C827D410D68 +:20BB2000F76AF11262106DCB86E214BD0AD38EE09A975145361E70EE6DD0EF5A7D0DD7C152 +:20BB4000B232208DE90B9241A1CEBCEF1FE5392D8E04CC442A28C9892A8153C8CFC02E5BE5 +:20BB6000E37AA3C0B5B967BAB8F2E2F4F3919BAF289028CA329F50C45823033404301AA1F8 +:20BB80005935950B2D472DBDFE710997DE24BC664A5CD1C682A1434BAC5EA45FD8916527F6 +:20BBA00010AA5373773EF2B7A19E66166D6218930BA41DE33831941F3AB04A9E8CF46441B0 +:20BBC000F63209E578152DA74A362CEC5755C959BFEE7541B374730220D8290358065CA704 +:20BBE000E6DFD7A209A332267C41AC16454683337106B167410E9963957AA6E7D68F1EE169 +:20BC00000E0C502155D571661B5A164FE60F468CBB839A1078FC485659EECFCF7CE58D2BFF +:20BC200094421D86FF0300C032CB77AA966411E871A7C507679C152D91E800E5949B5904A5 +:20BC4000D88AE1AAAAEFA4131C5A5EA3AB4A5AFFA51B7D1C2E78048527BFE803CA82E92430 +:20BC60008933EF22A71D6455B587BBA2C967B3A7A1F6666602D72A6DCA299517854A7D7C1D +:20BC80006AB5DDABEF44440055C8204DF11C5F2CC432E22866832B62F5E41F702E2DA89CE7 +:20BCA000853A258CBF2FD25A593B03F6928B588FFE0F529471706E29F3699B12094BCF23AF +:20BCC00042FBBEC16F23AFCD51685031DD01D0D39E42923449A4FFE097A89A7405DAB7A7E3 +:20BCE0004274510C478EB7C912ABC53892B75CCEB0D7DA2AAFE920986BDFB565C7FD7869CB +:20BD00009C2C55ACC02D109714A38F192C7F120971C878BCFC62CCCA64D8D38492E092BCED +:20BD2000293D4CCC502AB1AB28B0CA175AF2E2B4776EEB843F6A5EAC71623B1013F2F6ED07 +:20BD40003F9D6301813E21336CAA7D39113C81A73ED96D49B8F187A995C5F4111506A0236C +:20BD6000B000284EE610D6AC332DE991D0D9D8DB5D4D39B381E9B536866A74753E50AB08EA +:20BD800063DB7A642A69ABCF5157EE441EFDB4338D63467272B5DE6E25898AAC521C9BB9DD +:20BDA00089423419427763D01B02B16A8A4CD066882A4773C99074E24FA31134F7E2DBEE47 +:20BDC000010274DA9C8B8DE250958ABA99ED0EEAB6F480F89F2DC6494EEFA9E0F5A30782F1 +:20BDE000179BD75433ABFCBB2CBF52A262A8CC85A74FC8DFF853E97F397803FEADE6066F8D +:20BE000079BBDCA97701D7695C79B3CCB0DBA7F777A5F302E287CF64B9C0B0D638BFB825B4 +:20BE20003E3644532D7DFE4678E9167A38AE3E3AF2D296CEBED080496D190248322B4C3092 +:20BE40007783CC29E60015299FA7141E94015D5A9A7C06CEC626E164F99F4C702B85E7B550 +:20BE6000144E2D54FA9C6888EDC66891553D401F5505AF91E248785EB41E4E9B6A5193F326 +:20BE80002468BDBA5EE5381F1046A0BB6F97403B065A3E255E70764BE27827E88387BDF75A +:20BEA0003DCA84E2F0F6FA9E5D841037084D0BBD2053459A94AD44BE92E10939EFF0406C7D +:20BEC00066354A2FD7657D617B0CA39CC8EBE9F9A49F01788DC76722E4EA3CF602BAEE791D +:20BEE000F5AEE833881CF9FB1B83A747772902A3B9C1DAB84DE06722F35A773CEE3E0335F5 +:20BF0000A17B0B7D252BFA391E6E9D13FC8AFAB633FEBC157C08EDC53BC312325C3E3B3AFF +:20BF20009FBFDBAF110EF6E843E08C25A4DA83230A8303BE5E8068AD2CB43C05A758E11CC6 +:20BF40005F0250CA4088E49D68C98F5108D43C4A5E319A8F1C00E3DC742E9B57C13372A875 +:20BF6000B4B39D7658AE1430BD1FC2E869C566C285BD8C551FDD8E14F88CCA3F2558996855 +:20BF8000594FBFFEEA8000572410E61506A31E342E2EEA970B47F69A7E0F5C6AEEA7B03FBB +:20BFA000DD8091F65A61CA7C4B2A0D033EFAFADDFADE4D95F7FDD6C8266597FA9FBEDEA7BE +:20BFC000CC94B445185C7A896B767B809B33D42F072BC428B6EABD4CA8273DFCCE5713E9F4 +:20BFE00034E465C9834D5DE424D015FC1F931F1F293169DA9757C26572BE7C954440E01688 +:20C000005B4F43F741DFDE3BA879A04D6F78236F17784171B635833BAA811F9C4AC52AC2B1 +:20C02000D5281DF660FA999A6CD2B95725C6095A0C1F54139F916E71F678F19D97953402C8 +:20C04000138248F6834997ED168E58C4C7E23C21A43DE416AA3A9BD94AB62BE7E38A808D38 +:20C06000FFEFC40ACFE6D227A0E91276025E17B2BE35A58FECA3BFBEBA6533060C5B1733E0 +:20C0800075B9F21784E70FFC96047500034F5630EA87E4120AAEABCCDF34E1C2E12B4B2148 +:20C0A0001A975DA6640F494F4813AD66F3E9CCA507AA87C865E361402CB483B030595F65BD +:20C0C0005238986BF39CD9CEA59E1506C84CDEEAEC669CEE1F6DE24CCB2403FFFB7C41D84C +:20C0E000B1E108B8543F8634633ADF4E3CFA52CEFF97524C4DF91100E041297B78EE143780 +:20C10000EC02A17A4CA15999D50B6B05F38658088454C209E76DFF274035C7EAAEA2D54D59 +:20C120003DE2458F196091E4B1E7DA4E014D9BE3F5D1961754E0CFFEE109CF08DDF6F8E8AA +:20C14000BEE52944DDDE784004EC029753EAE9DDF227AA4A8486837E27BD5EFFD94A458D82 +:20C1600029C7B50D3FB23F4AD8570A8BBDAA1F708020315DAF11DC5B4D04EA129F6BC52C6C +:20C18000FEB8276A9D4299BE80728D8F9FCC9A5A244ED6777EF9E34B36CE7A485631445A66 +:20C1A0005B361B9E2EF9849046BDF1F575720C36AE43F20D890C3C444D6ABDA67BC6A533B0 +:20C1C00033C50D04B61AB5D38C192DF2070A2C20308083131C9E2953A09C1F0CBABAF93F4E +:20C1E000B3815F2E5642121509A3210BE675107C92B8BC1A9A62018F59D32E780512F05229 +:20C200002C4DEFA877939080FAFD579BA0F50CC9BB2F2F355E0C6519160922FFF185294A42 +:20C22000854282CE79DCD13243F801EC5B615ED0DAAF1C46F6A0C6D4B18271A8C497A42BEC +:20C24000B0D28B8B3D44353D20C87705BA5DB5262E2DA9491EB021F98DA09AA3B6D230E5C1 +:20C26000F0567DEEB050FA41C3C02A5C1621641AAC62575D5E597B8FA65B871BC5D831948C +:20C28000FFD98056506CC74E5A38C543E7FC038B2CD222CB64C0DA680781A1A024FF568BF6 +:20C2A00044DF227FC502944BA0C87ECB9671EEFE1CAD2353B7B753EE043BC8084F37915FFD +:20C2C0006D9733B1257126483315FD05B649A2D8901D630438C093962162523D929EE8C58B +:20C2E0007FCAF85DACD8207CEBA9C4053D62CEC6A83AAA6271106740BD371C8E1E381408CA +:20C300003162D6B4FD9561F37E3F0E66C8B35B0B09E5C423A97C5BDC53F7832BBE074BE4EB +:20C3200046C7E6D51E8D5ABD1E487E63BC8235FD3D5D0B6719B98366687F256D538964AC90 +:20C3400059AEFA43E139FC074C79D1BE8B94C150E1E868D83036BEED677B24C3BDF9DA94F1 +:20C360004C3EED98A9E0D53E90E810BC5DF6E580EB89A9AB20C91CB0773B3336C05AD4FA96 +:20C38000FFBD7052DFDFA17034C40A0FDBC552E434EFCBA021D687A2CD9B39AA45810D7B22 +:20C3A000D4DBFA9ED68D3133194793B32B4BEB1A59C27A163D1A0A1B5FF9C0BD2EFFF0E84D +:20C3C00075FB65DC4D26522412EFAC0C13DD443EDAA80977DEBB7B941FB4EECA715DAC2CBD +:20C3E000D1853A55230042A75BA3665B7D8B722AF5FA81535194BFF8A61CD74C4BDFDDACF2 +:20C40000C9E41DCED6847EF29AC7FF61D2C51D5AFCAC1DBFF1A684C4FD7900DC72C2BD61E4 +:20C42000116B14BE4C139F0AC5E99CC608F274C94F81BBAF96E191D06ECA2E5297F357367E +:20C4400017300A9B3F83F40C0EE19F9237C955A28E57C845AC5A4B730E37F75930617C655A +:20C46000B7EBB045889B77A8D20371D921F1A5EF4616F9E71742F42B6141C403723E7F557D +:20C4800092CAAE068AA25711557D4C8B6CC6C39712B437EE5569AB603291841925624101E6 +:20C4A0008A655AC3B57D0204CC76B3DED0095AAFB4642F88A16F1BC448F78DD5CFD38C876F +:20C4C0000319B785C3E7A8AF754BB2E8926CADA7066DCDDEE3E4D86D2AE8F0F92A43EBAC2E +:20C4E0003EE9A7B986C33AEB65F395033122858AD3F2395C4B765C89DD30D9E6AEBF822317 +:20C500007D704BBA95EF359AB5E19EB78EE1C02FC6950A9DED460614F6096740DE827A209E +:20C52000A80D76738A623CC90AF3BACCD263FA4CFA1C24C8587E911E38610789AB3191E26F +:20C5400046A5D21E4A26EEE3791FF2AB38336D341E3077726F0E8C849A9776A649EE8FD2D5 +:20C56000CBF00C0261CCBC3B072A7794A89E82C50D8B879295126C808C7A4405282EEE78B6 +:20C580002AA126725E3ED28761BE3ACE02A0094A178F34B86351B67E848101DC30A5CD79B0 +:20C5A0005D0F0C044F08AE1562DBE9E50AEC70FE61F077F86E1678C78356A6BAC215684338 +:20C5C0004AB18FD2ABCABF4CD45D547EE0D4F6D1559D2EB9328EE10E0E35194B1790DFD676 +:20C5E000C795E77990691512E14B45E1425F065DC19C2EDB11F4462849F41496198E96E626 +:20C600003567453AEE5A8B2599F2E142609ABFEB6264F86237408323C56A914809AB1FCBD2 +:20C620007DE048223BFD75BFA0C7E6614152ACD0F7A27CE3B125C6BF4A78DFC0B72E03E08E +:20C64000717E4CC852FAA8665FC53308CB40FCCAA9F1702DEC27337F000FF6393F8B81A325 +:20C660007E8B7D5D792A6663FB72AAB75D99FC0EBE19B234130384E3D0A948CE538B7E2058 +:20C68000308F6784D33378829DE0239FB1B3FDFA0D90F29E7135632C1602FC59EDD5791B31 +:20C6A000F098087943ACA9E98DF78A77F0B0CE77E2840BBB4F95A9F4413BBD0848B916324F +:20C6C00021E1A4FCF34D07F497C99DF0A3A960EE95DC15A8DB0F8A74B3138E528C90840A90 +:20C6E00017406D23F931172C461864626B41E89A2080640161A0B6D463A3CE766FC52182E3 +:20C70000CB649DF2C45A3FC1644B4340DBFF9CB3189D879DD73692E7E2A4DA2D3BB6DA61CA +:20C720001FAAD2B767FE70A40042A1C080DECCA627D1F64A525A755EE7DE5937F73BB1E7E5 +:20C740005CEA7E5DC088E7E85EA88EABEBAFA5282AE6BAD01340E73461F7048207374792FE +:20C76000D92FD9DD50DA377C105ACB29016C55C8A59FB6E9055BB361C3F8556D26EE2075B9 +:20C7800051EC1B7CBAFE77527AEB50DC2B9F26064F137401BFD152F2893F399A240085D7F7 +:20C7A000B7205C56E8E3A1BCCBDD40C1CBF12CB37741C9DFC1767431456F141D272EBB70E3 +:20C7C0001F76C04ABD86D30BA251EC5059A20999C7E6702F83320A2ECD32C9F9904BA33D18 +:20C7E0007273B37850A7CE747E980D39F5A70523ABEC37FCCC16628CAAC3EA37D68DA3049E +:20C8000024D7AE99776C7B10DE621A42EA7026D022F014DDEE1F925485693EE15A9E73F717 +:20C8200028AB4486CF6B22CC044D9435081B30EF8AC1F5EB9D5F83445300582450AFCEB796 +:20C84000F54B7D6F2F684DDC294E05C13003CB6FD138E0F7721973B504DC2ECCAB27FDC046 +:20C860001416B334A9FEB78027AB0779532944674DD8273592BFDDB215FC10602100172313 +:20C88000CF668D3D8EF643E31068933A1B772C6B79F4970E92E61F0078698B7593154A9E67 +:20C8A000B23B8DD20170CD49E289812CA32C9688F7800382A9ABF0C2717F700EFC7263322D +:20C8C000766C53C55664FDD18470F66BB069A97689774C16843497AEDE920C37152C4C6B3F +:20C8E000BDCA9E943C7FF922E1E72F49FDF887D51E425181CF07B00FF3D2DABBF8D509C061 +:20C9000030D9DF1F25C1F3754ACF7DFD32D35E9BBCA74948071D5CB7497E6A3FBBF4F90CE2 +:20C92000CCA25533DAA3FE4B72D9C75BE857E8B78E20C47E36210848F70D401567B7A6CA72 +:20C9400085364C5960A07FCA95280B646B94F991F96AEF35570F95DEAE8C29A8E01FB95CFA +:20C96000D1340DCB31AA7C3E3217AD91645AB175E3DFD89C72AF8AE9CD5CBA41342A15EF8A +:20C980003E79D71B353307A55764BE41243A2AA2C4CECB8991B9DFEB2B7C8EBA495516E277 +:20C9A00017CFB8236BD9941D16E9531AD424D8949AA4E5180D312AE8DCA1E91E1A82646F73 +:20C9C000384B95A3A2897D1933A2DFE34BC3ACA7D62C948AEE6C34060B2C43459E094A3E41 +:20C9E000080B902A4E1465935199C7AD0D292370A4CBA7FDFEFAF49C5623A3232B054ACCC9 +:20CA00001F717F5AC1A5C5892B22C35378EF96F88237D917AE708807C75125C508013D05FE +:20CA20005F745C7816A97117BBD3F3115309A89B4DB2BE2F5E2F7F623B3C42B0AD4D46F4E0 +:20CA4000131E955A0770D9BC39C5296AD9D250D9C4B24151CD2285FC085B61D50D877ADB4B +:20CA60008DA89E97F09BCB5BDDC68D5D2A309272C0658BC56278E6FBED988289FA01CA919A +:20CA8000282E5944BA74812EE39C3C974AC0B0B355D677890C2A3347CADF4E6CFE61F52253 +:20CAA000A0A21470208BEC6AD811E4300483012AFDE5585DCFC6F8E4245E17B9F84DA0E2DF +:20CAC0002A25CEFB9A8BF384E292BF7922B80810367CBE8A19996385168FB428AA912EDAAC +:20CAE00036A40CD358539EA369EEAA19DBC182C0B15628989D5D098A2FFAB8A1348348695B +:20CB000075AD4DB9364F4F9965244313F29B1E9EB197DC3D58941879CC300B14C4DA89BF79 +:20CB200077250AD9C0F714B201EBDF523C169612E56EC9DF026AC7C435232793DA120016DC +:20CB4000EFFEA6C846F64D06AB95401ACE718540EE94C23C35DBBDDBAF8D03C0771BE85359 +:20CB6000A275A736B76F54D8088D017BEFE94445018DF03548493E25E2249243975E28ACB2 +:20CB80000504541A5F87C7C48F771811C63EF11842F7BB35D1830BEB821E45C01A48770878 +:20CBA000D76145C46337260452581335B2A2BD25FEA1984B9598308AA4FF17424B42992C91 +:20CBC00074A0FF69FB647D3F3AD359F2D3366AF21282F8C752016B019DAC50E3625AAFB058 +:20CBE000538A3220D46A3AD27D81C76C97320719297E1B351408B7909464AD03BCD8373D98 +:20CC00007CB705F53C557CF1CCB29E759A0179DA423B6B849C5B0761A3F906D297A64B782B +:20CC20006117E888E3AE55BE7AA42A4869FE6C31D7CB834FE003DC85FD9D6445598E1F4A89 +:20CC40008D6114257924325DF6EACCF2392C0211900AF3FE583A589574D477A74A71BA3551 +:20CC6000904B10E5EBE299B9D2D08DD8AB2C8A8532547E556F572DD85856632FAAEFAE210C +:20CC8000BD960439EE991B07669416189711FDFC2FEBB65850D99AFCD746038506C0909B15 +:20CCA000CCBC51FCD5BC9479A3A941E9DF955EC22FEA141DF193CFD3255E321B6478B9160C +:20CCC00050C3501A6CA31A98CB79429A2C8172401656EDBFB240F291B8E09503B417CD94AE +:20CCE000DB821D3601409A1FFD974AF132B9347A6FA7FC2276A9C45585FD6C593041479720 +:20CD00003A781C979E1ECDD31B376D3FC577C10BEF5489F7D95BAF6BA9B09C3141E52A467F +:20CD2000C6C0036C4EACF7B302755A95B0898681894E6AFE5570BDF9A00A2A1D7CA5613255 +:20CD4000DF4E1216673639B8951EBE09FCDC68DB0AFE57AEEE34E67334388C2B8FA8703ACF +:20CD6000725DC8FEB27BFEDF782F1036A6F92ED13C455F057B55E99BF3D6F7F877E21246E7 +:20CD8000119F95E10D234A2411391B97B41E47AA9E11B417C6DE283DE5A25201F2DF0AA830 +:20CDA0006884E983FD2F35334CF277A65C7511DFE7F974D3D239B57B30F4D7540D4F9FD6E9 +:20CDC000DC223B27982DB6793E1083FA4722EDB8D5D846C3739A016D58EAB01C679E172AA1 +:20CDE0003AC440A7CEAB162BFEE9EBF6450E3A257B4BD3217D8B1729A5C7F24C597804B4E5 +:20CE000019E2894A8DDB4BBBBDDECBF831C51E9247367CF9FA0F5B50363AB97ADF6C90307E +:20CE20005DA4E373BED1141D5298535AB90760F3E6A3C5809F0B35FA44448C1D143ADE6AC3 +:20CE400008E1AF2D452AC177F8F77196E6AC595BD0AB4F032C921F376BEE5A359969586E99 +:20CE6000C087E8AA24738EE455729B9F7F22932229A5A2349CDE2253AAB80B489C1687995F +:20CE800085588665D91684DF50E5E0661E9F5BD61053C6B0D880C923914E5CE90B1321A9E6 +:20CEA0007BF0DBD1C73345EBB0AA68E735C30643485F9CBB00624E4C42A2746940E9629071 +:20CEC0007A2144B399D8AA0ABEB6FFD416C009E7FB6B00D80108FC255EFB7D66E10D918DDE +:20CEE00052BC811DD117D87D7B21703F9A4DB361F69C0225470AD1D41AC362B03A1DC60147 +:20CF0000C1D1864A4620AD60A9A69312545F3DE8E2436B3365D4EEFDF3CE1B8399B09B64E2 +:20CF20008913A07DE52A76616705D4E430AB189DC735F07DFF757BA0DABCA9A570C7F49205 +:20CF4000D52E4190BB74535380E9EF2B39AC0464B928188483A2AE5C1B5191A93C5446EB45 +:20CF6000A49B55096CAA2519C218E9988EC47DE8987034CDB5CA48C6C963B6D8769A535D9E +:20CF80002EA63DBC7B366D74A471B9D43207D75524BED6FC42175FE6D12CFADA8F35AB5742 +:20CFA000E258A9D531E5BDB611447C53111FA3083A703202FF7261E4D63140F93C8EF8F8A3 +:20CFC000A5D299AB48795F65564DFAD42A1DDC8DABDC238D7A98B7BEFFE0F539AC2209D47A +:20CFE000BEE74E0F969B00FFE774E0805BE3298FDAB9797A44058F327ABE7EFFD2A16483AF +:20D000007F87F5792835EE7CE4FD394AF596777E8E6981CCA2E57E37D66B57FABFCCF85507 +:20D02000AAD537BCED4F2875A7C2BC853258F79394CF0CB0ACA8C41263A318AF5187ABD37B +:20D040006B5C72A895CAAEF4FE025004A4C59687A8D76743395BBFDE71BE1E6776169BFBE4 +:20D06000D38A81620B709B7AA708B82331490D09A2B162948C9AC781EDFE2BD87A86A6106B +:20D080004E73BECC79E14CA41FD8AEB742E11AA4E9FD688B12D68504592D6C8BA836662B88 +:20D0A000B9E7374D559254E28D7F7EFF0B45E1CFC60A01003EA1B6B9C94FAB6DB961886055 +:20D0C0003F53B9222AF41E0FB6C1D91DE0A99F0A791BDAE4F54355872A79470F07E629CABA +:20D0E000A5FAD2052DCC67BDF06969E19529C63EE8BBF3AC034AA754BDC69B368157704CC6 +:20D10000072F1E3261617775FEC3A254305C38D5FD1878D8345B8E076530F1CB854BD2BA55 +:20D12000BC511E6C24B06E90D835FB79E90DA45F72EB55D601C9F4298CB10EC86CDF8A7441 +:20D14000DB6DB186D1F8229393D2086176E79245F539D3CA216ABE01B0E53B8753D1250F0C +:20D160008932471D2800EDF54FE2234C1458DE0CF9BBEA97F71DAD3E6541090AE5CC810968 +:20D180003AA1E119F7913EAE6EE8C7A28D33A6842461223B8C769AE2EECE17AB66A201278F +:20D1A0002B54590891290D7FC4FF83E6F5D785580B195B592DABFC0C3E15288458753CAB09 +:20D1C000D59E4DA5382928D20A10F2436FD7236BE74F91C4227D6E06B8C57D51247FB42309 +:20D1E000698D420657B5D19E350560BE9F88A331C7902BCB97F6605DCFCCE628A1270BE62A +:20D20000129C38DAB7F1908DB3B67B11AAF9CD2C52278B0A93D6ADB9272B26F8D688CA89FA +:20D220000FE22B7C890B660D6B45FB414A63B0474936C72D39F4DE17AB96D671FFFD2FA2D5 +:20D24000516725A5D64D6312A1C2FDA727FCBBE0D69EFCE4A5A3096E9FF86ACECFBD89D91F +:20D260000EC7FA8D2C2C02A7329856DA8972F48434C3D6027D9D0768166A5D9F39661877E2 +:20D28000BC3CB5C9770BBD74AF89A5633833999957D77C1277582D8D5ED515D6603A6ACB56 +:20D2A000F89B4D225D8369728F1846BCFC35BDC36CB74C4A21CE97D8F5AFE4BCAE09FA2C1F +:20D2C00086CCCCAB5A1E49E71FD278B1BFFA3A3937063EEED4C3DADEAB580375501D5B801C +:20D2E000A2470AE48970288C53242CA4EA729A4F3294A52B3EBC4C0064CC521E724BAAF645 +:20D3000046E19FA478AC8B4C9C86F654C7C23A411C3DA9ED2241EA8276268F5F0A1D4C4E2F +:20D32000D9745163DF332805D8C2F2A6B0CF25A9A0824E01BC8D991E7CAD3586EDBD310DF1 +:20D34000CC37CE1E768EFE01AB85FC2C97DF1A0E0CC9648DCA4BA5266697C4D90361668C4F +:20D3600024AA208A90ABF7A3B4AB108C07306F74C27EDD45C8BD2B6EF693069456A3B5E515 +:20D3800029F0A270F3F6CB7EC50814328D8E808C456F2EE22F8461A390669DE355701768C1 +:20D3A000EB994554C0E910223A1EBD2C7E7DC2D83D1B5F728004127DD958F4CEC28B7CC1E6 +:20D3C000346D55867812ED11390B458648DD22647439A1481292EF065A7D5D791FBDE08671 +:20D3E00082B433E275ED9BC70E68B47D3A61761E8F95D7A170C757BD9A01E2684035449A29 +:20D4000051AF5E7CA723B8D36D57A0BC00D99C179F6F62EF5C8EF80A6ED131ED96A42877B0 +:20D42000B94C65417D584FB4F501B12F27B4BFA19FE329FE1A1FDAD636A47D8DE3A94F47C0 +:20D44000A76E4A24CAE7612DAC89E831F7C1999778076363449F88C4394F4626AE3BA76A72 +:20D46000AAA56A6CE6E71ED315DA3DE3D1914EF6CD4D193C106B4E87600BADDFF65E672C77 +:20D480001185483B5F948AEF17A337EB6F2F59E7F99CDD92DD68096AE0E6496A273C37740A +:20D4A000DEF0BB9269976419BFDEE5515D417C16B974512497881B356A36371F155B6818DA +:20D4C0009B1AE216BFD5F9E66710CB20DF97AFDF53E0A73C83CDDBD04605524DC5DE2F00F9 +:20D4E0002CEBF9FCAB793328766AA5C7D4CD5E9A7D9E15DC4CD9CB2E56ECFE752A0C16127F +:20D5000071016DDB32517B855971A05B281D05122DD8A5805B35B436361493BF8885F7A5C4 +:20D52000FC4E5AC38C6D534F45CF1E6E143048F40CF039311A8EAD6D5947192AA59D6529EE +:20D5400061770E74C6A2A1B328777E64E551E131D968BCE621B30AEBFE66CBBEC0E60E118E +:20D560009002DD02752C8D25E843BE3B1383DD3CF53B58232A62A38D83680C3036CB80BA4B +:20D58000273B94076F19B1E9BD573927F61943DFD7BD16BAE634C9FB6174BDFF3B2A61E14D +:20D5A000F9358B9585BDF0C71C28BC2F9EED3B395E29E509F3C69FBB502956E5E6EF387E2F +:20D5C0005EF8C258CD8168D2936B8493D79CA8B6C6703D5AAF6EA08B72B9B5D5F221C4BB11 +:20D5E0002565C1783365C3B123764E124635D15A0491F2AA65875372F87F0590048FD68BDB +:20D60000B1534DBD5C24ED2731833B8622127A41E7B1BDCB324E21D3EF1A6250B9C37CD0ED +:20D620000F154D01E73AABC88785BB2071448D744631EA9701084B405D2E81E41FC4BA9D91 +:20D64000F603BD69104852A68D45FB67D5A19A8E3DF50207322F8CAB872CDCCA37C43571BC +:20D66000BC67EF40CD1EF3596174D472A0940C0C2D441ECDD4A202DBA44350172540A6664C +:20D680002062B84FCECCE92E451F2857840EA45803755E3806F8A8E0D2B3E3EDFAE4EEDA50 +:20D6A000BA94AF72F5A01AF257C78CE0DD11E56D2A236A8F98B20DA1E578B01DD4C08663AB +:20D6C0007F21DABB7832EA1B173F7A33DBE5B99D10149F603AD6DB96BF4A9E9D6B31E224C3 +:20D6E0003C3B1F566E972CBE8B81C46A5A041DF2E20474DF35438795EEBF7831896AF78219 +:20D700004814D825F03D731E3B7C2F3CA9722D075070341A13801118EFDA631756A7C08037 +:20D72000D7F8B50C6164C1159DC5C42327AEBA59A57D4B37150BFE2D9FE6511CB23A9060D0 +:20D740000BD80297D67F205E674437994A1B71CFEA623D3CA43F3DB2A41E98AD092A0FA4D6 +:20D76000F9AEE0BD70A71FB3A50AEC1F68AA131EA48F1306DE4CB7C8ED4359AB811EBDAD4D +:20D7800022AEDA7C8A4DE508C92D383F1B1C7DAB9B2AD1A7017E69091665DCE6C95832C84D +:20D7A000D7490C23385F8F2D465D542E14D5A57B02E9942369699195839B561A5A68140596 +:20D7C0007EBA2D6BFC999BACBD1ED839AE5A5CF00718E1585155F54527CE18D571A0998613 +:20D7E000BEC75CDF0F7810DCECB536A0503CFF160C465E67334FE53E15D9E1DB0632F71534 +:20D800009840153B671A6CC7D568AF3982D143608E2D0CF3F89A721AE45E87C0A8C28C5862 +:20D82000D5A414A9502368AE55D5E7CA6A484DB5C3CC9880AFDD21F779817B30100C8FE817 +:20D84000BA3FC62BDD8D51A39D74BFAC7804C558BB24C9AE1ED29D9EA5A92192BE211335C2 +:20D86000965E127A166934A15B1D2F47B4EC29CACBA1CF7C11D0FD5C143D93AC41BF52F28E +:20D8800020B21C55982C8919D1224DC8A43088A76EE4D1B278912A25CA5B3F2C08080F43B5 +:20D8A0006334F740D9389EF224323245A8336791DF58E5495AC8DB70401B3EEF65919C1F4E +:20D8C00057783C5E6B508093DED8F0A20B645E2B32251CA34C4F797BA949BA1CE352A790F8 +:20D8E0006DD3D7E5BE88ABEA7EA538C10C74447FE9BC6E35743F470E3A1A8233A954430455 +:20D9000036243B94AAA012E55AF5DB1F66FFF1BAD164ACD7BC790BE074F9FC7C4A1BC1A4BD +:20D9200092FA24BD0D04224BED0257E8ADA7CACB79F5ADF96ABAB4A9DD0AF3352D0578E3B4 +:20D94000C433FA8B3EB0F2C7BD490E4C1A00357671012AA4855645680EE2748014B2826D1E +:20D960008806F1B09352B3479130C6F018A5ECFDDEC57643B5B8F73E1E71E698B951C8EAB5 +:20D9800078A60655AEA2899A3F3D8E1C60393A1EF244F010800FCD6B6CF86234667785E447 +:20D9A00020BCE1BC69289589445172C43A032137A28236332ADD1D5A48C487905009F50D56 +:20D9C00068CB9B86E1492A75BE491572A002729673C62028EF89C4CB64F3E040628F50C7EB +:20D9E0007A0D300EC8DD9BD7670083579020E15FB3B316C34F6C876F01542BCA5E1A4FEE2B +:20DA0000E5945F9A8563B840E5B2DA60AB7EBAAFF4A96CFC35CB972150F985CAD64231C8EB +:20DA200006A6B32EBE80DAAFDC2351BC5E938B5C24A4C72ED2706403B6CE9FA5161E5D549B +:20DA40007FD3235975E52B98DF16EB2B8D1F72B6A5FFDC8B4AEC805821E9EFA9445618AEE1 +:20DA600039063E1ACFA2F4543F4D0C70C5099DBDDF2BD50245B3CF150F95B4EB6B9FF3CD5C +:20DA80009A8B2ABAD3FD8ED3458BBC90DD42B04B4D2B4F4FD21EE712467F70F2B6C9D2F2AD +:20DAA000115AAA786FF5C31DA59E332C6E97CC37167CD33FA6B4BBDA5EEF91BCD9104CFE8B +:20DAC000112716E3A2CE5936962802601EE2FD592F5A742F21D980DA1434FEF933283E49FF +:20DAE000BE363DC0F8CB4F8F5079D93612AB9923F5767AD3A4176892200E4FA6C557A3E60E +:20DB0000C4B4C5E181B0CC98095E90B13EB78E9C124C88C76B2EF835EABEE39F0C16CE41BD +:20DB2000F92DC45EECA150A597B38564EED627AEFE361952B702B13B66F8D9B5985E9F5535 +:20DB400043B35A15F85199BB37C0521364633729F54486AAC94C9C6DDBF047A48A4F030720 +:20DB60008743161599F0F5E5C0A1F6EEB3219A6D12D8DEAD6F6A7AEFD2CBC1B436958AED22 +:20DB80004EFF0D67EA7188E3FDAC78EE69017A7AE39B84989A2A8697E72379721B762FA2BF +:20DBA0008DB62F1FBBFAC7F8EADFC540A3E7648D64D57D7C0A00F440E787366C8C090714E7 +:20DBC000C74FA6AC99DC3EC2D782737EBC270C374BA2F4F751D3F9BD11BC0ABC439F7D3D17 +:20DBE000C2CA3CF1BFC40D0B7BE783583700EA990180879472A53F52A97769E5E6999B848A +:20DC0000AEE4E4DC22370F568598BA7B4059B2E062279E49CFC933B330832FD2297ADF8FC4 +:20DC200030266186A83E3031BA8930BB9FDB366B02FE2E1C21D24E46D04F34E1B6FF00203D +:20DC4000CA06791FAB1C3F46DC7E3D0BC89F3928A9DA650EB9485C57511B50DBBA5D1AA68E +:20DC60005A6D4447C0D2D6CD43D387CBE32372D27705ADCDE69780E5BAD29674164B4D7BD4 +:20DC800070878A6CA80F211342F62146DEFEAA2A97968B7B38DD20BF1019DCB12FAFCF458E +:20DCA00013E70D3F861781BE3429F80EC6440E234F66D112C848FDE73630D6BBD5FD34D843 +:20DCC00068D30D1A4D789D4A85B01E9BE95B0167C348D8C174DDB43EA973B06E2A4DA5352A +:20DCE0002136D17CAAB281DF478270D0A3E65C310ACCE1C6F4B8FF7F01EB1B7A715D065257 +:20DD0000C19997BE7A3189DA92527E91206A179BC3D337ADDF593D1BD2BCB18685ED123490 +:20DD200046E71641AD2B654E329915B88821EA133AC3595E1856A0BFA91AEACAC7A1B92855 +:20DD4000CCC4A51418957FC2EDB9D92B290D49A64720BC6492CF4436388F95F0F7DFFD84B8 +:20DD6000CCAA2D1D70A4A9B987BAB121AC428E227CD36C0D82D7D96A9128D8FA05F19CEB50 +:20DD8000DC4346B0D575E470B1CBD0E5AED3A602BA279954195F4D700ED446EDE4F51B6EFC +:20DDA000BAA5BD2A18BFBC038CD2AE4C7D34F138C97D6E646A1B5C9C2E4C3DD86CE236D3DA +:20DDC00010E4BEF2433104C475A549B5DF06A1BE870B022E33375345FC033AC558E9A177EC +:20DDE0005E216124A9737785D5646023DE917F056E6F6778C0B4BD37411D8B8B61A6CBD915 +:20DE00009DC3BCEE955E5E9AF9271B8ADD961B5727034365BA268BDDC586BB28A0BAE904D4 +:20DE20005152FA32D96BFCA6C829CE3B5B5FA84F5E751A0DD5D77AF838D43D5831CA33A5F6 +:20DE4000C77CF9C4BA83F9CDAC41AA1C2B1132F025B6E7766BE8ACDD9E1D254AD596FF57AF +:20DE60007350FC93C8B74E8B7ECBC6453402173E300FBB5C94800931BDA119A6951A8C0B12 +:20DE800087F390562EAB4493840E159D020133A0CA2B1DCBBDBCA9087FB60F18245E08C3A8 +:20DEA00059F4E5315932D8E8AC2C5162343192CF08529545740B6A0FFDDE1DB942EAAEDDCF +:20DEC0001E57151CF7561F7222306F17AC07A5943097623202802A60ADED0D8BEE877091EB +:20DEE000FB9938CAF99D7499971029583239773092EFBCD7F915D18A67225BE23A0A4401E3 +:20DF0000B8DA24554FE72060250CE727E27BAB695B604B44C8E0C5D2108C00ACEED336F5D3 +:20DF200013B5DA427C72B4AA9614CA059B8E3696002021F28C27E2436DD62AC5526EEEC98F +:20DF400025C3DE0C24D56EC9839A4FE439A58C1EDCE5E190700D22ED5205D75A9F2F18A615 +:20DF6000A7D1AB77008CED3F914A782188A74D76352051B54E44869AD275AF22CD07AA5EE8 +:20DF80009B974B412D382063F0EF47DACA0CE1E052C7CEE2F9B7F7CA9BDC02A04467B3B3E0 +:20DFA0006CC5A99552856199BE2DCD31ABF98C9AE149CD384992ED1E94BF433EC4B713D91E +:20DFC000F9915083A0C13F4D56639843B3791169C86B25E59166E05C108B0950FEFB67AD4C +:20DFE000B53DDE03DA2E443D151E8BC829B7FED26071FD581B9E7187D552BEA132E9E556DC +:20E000007F51E9FBF4FBC642E0C977F94C1FFC61FDEE0A20C9317A4CFE9740955DAA8E5C44 +:20E02000B443735066CD4C190CE07FDE8922A941945C39A53F6D6932A240D4C6A432454DB7 +:20E040008F06F1C6B2079D05D0EDCC647F6B9A92012DD41E72C33BA0BC8384CAF8A5CF9756 +:20E06000833BDAF6A5E287A09E22754C8E7B3384D0566AB23BDD61B17B51F6CABC5839AC32 +:20E08000FDF2AA1EDE5F86E300208E6AD2AE26916E18DEA920BFD35537F802AF596C707E2D +:20E0A0005A8E77D79B121D83CBCEEEE7AA36DFC915BF85CD5EC0F45892F43FE89691194723 +:20E0C000D456C0EA647B7D56B0078F6BAF50DB3E3832318C276709D075EE2AF1D707E00324 +:20E0E0002BE1DB4631231984D258D6680A2D1D133CD8210F622DE0E8C7C5D1AAD264657E78 +:20E10000FFD2063742123207018B05962123665AFA80A2ED3511227A430275F82F9DFFB71A +:20E120001292167BCAEA7C8D68B6206CF43D69913FED5CA505256D2AF33BC13E23C8B2451B +:20E140003F692845D0CD172E580A1109C850BA9DF04C58E4561C26930ABC691331A5C3A1BE +:20E1600054D618DF50451A6D71909C57F1A0CAC71D7EDA187BBAB06E845190350709ABD443 +:20E180001A085A7EBC86F8A0EFF53F6D875E872128EF1B10E1B48B52EE0FBA941B8E59236A +:20E1A000C500F28DD6D110DDCE41BB221999593E89A14FAF9FEB749E6FA42E78702B4EF1FB +:20E1C000C7EE8E3025D887D006DFAC453BCB7D8D4C9A158BAFBE7409C965D4A0017C5CD7D0 +:20E1E000A5FBE5CAB33726464E31509A44E38FA9061B941FC743D8DED1013091C62C015543 +:20E20000D0CC9C0F123808D997D241702897FFAA23B9DFD2FCA441340A59BFB2FA95DDFF29 +:20E22000FCF4E1828CF1603745B4E6E769B9827989DCB8B70896A283D2A33306468735A0AD +:20E24000870903C1F18997A8B05FDE7E44A34E2EA6845F1842C2EC29533BC23D234E0AF32E +:20E26000C1F94215F22FF11FAB1E65A33F59CA651167A151C05BCEC8E30155B54DEB73C947 +:20E2800086444665290B9235E8A753DD0D2496D785681241D6232F2B41BEE902570C7F0C46 +:20E2A000D854E6CDD9069CB2F947EFED25E8CBE24BC04641378F356014AB5FD7E9697D6764 +:20E2C0005D6B17DBF66FFED31D1DDF3E4F0076FB6EA6F95C3ADB97891FEFC1EA3005682023 +:20E2E00045EAD0852F8B17E3FD9FD76BC43DF6EEDBD4222E18C7C42876ED67318353A9D30C +:20E30000839BB78EF263B1DB93EE1EF4CBA55937B0D8E45B5453A407FC678C6E5464E30510 +:20E32000A4A23459324CDDBFEC9CD6D742A208B81E70813BCA5B68CF7967B1C384E6EC586F +:20E3400008C9B19B608B81D0DA2FE25A2DC7B379FE3CF711CF33F01410A62260F0924E02AD +:20E36000AA3CCC1E27E8B34DF22D8938789749D73497BF1921F7FAE5485E4A165022FD623E +:20E380008AC65A5079DDE40EFBDE416D7205BA3E78577D43B0671A0358A59798E21917D470 +:20E3A0005480CA47DB296962C985B510BE6969ABDDBC7D5472E00BDF51E6D10C44819D76C9 +:20E3C000E05F52FAAA02424B26174B8D29A9D1AB135EF87B4DA658CCCA2C3DB53CEE9DDF8D +:20E3E0009DB7E04826EE4C6D7BBE879BC8FE6047C031B130A2863F3BEE6E2BF7637134DF33 +:20E40000E1C2EB226BE53967511C8DE71805913044AD27A00FFE51A8571743FA69D48B2448 +:20E42000E3385F82A19E6DC99AF7956CA1FA30D07E1508CBAEA0CBCABA251C8CAF08962BF6 +:20E44000869E1124D80E042DBDE512BA9EF3CE5720EA90372EF394138A56D25224E93962E3 +:20E460009B8374259A683F9AE39375EA5B8556EDDFB1D5EB96C2DDE61C5F22F7FDD33C8384 +:20E480009B082C285B633D0491138E67410A85E64D8E38087563F90867FA61ABCFD1E89BB3 +:20E4A00026A19D28ADED10E23A9DD01C6AC6339F5F93CA087B670B180A70C79E6382196C6D +:20E4C0009FD394A541C1D62AEA3FD75A4C73F539E9D2FE63AEFBC8B4D597D3A9CF7F83301E +:20E4E000880092426C86E5C4D4ED6ED0FFCB33740A1762D2F196155D82ED2D856715371D76 +:20E5000092517A7F7A4258F93DD3BBFA92D9576F326705466B8E458E667836CA305A59CCDF +:20E520007ABC088219D19F66BF1B733C17BA174518128A186DCAAF804E6639D8F72A519D70 +:20E5400043B6E3D0366E0241D96AF79E9E4A4B3CA8D9C7DE0074B5B4A675DFA75BF3ACB58E +:20E560008AD473816504C10770E89BAEF1B84DAD5C42C82CB50B0BBE7024A769FEC1650BE6 +:20E580007A2215BB50ABDA27013454F06E7E209E93DBD3359127A7DFF353A5B8BBFF44C3D8 +:20E5A000086688A2EA0ED64561D26075CF4A08A96BA8A4E1637CF544C86EC122FF68045555 +:20E5C0007372E3A4DF8A3CC3DBDDC0DB0F21A7683449F9385CE3A8CA1619BE8FD03239C3FC +:20E5E000D301BF689E60569A7B698A898C02D95D72206941E6303253C49C4032E7917FEBEC +:20E60000B7D1DEE43D3D4B74F77E16DCA37A05FBD9961981C78868A9CA5242E3E643912768 +:20E6200089491D83C245A4D84A9AE3DBA2F034989BB5A8B5B5664F917817221BFF381DDA43 +:20E640009A404F3BE459D25E4DA44C4A5E9437D0E62C6B0757C68F9EF05C6162BD25013E6B +:20E660006C3069833573B6DB9D47E33CD4D98400B5674FA65639230EFB460BC2E6038479E0 +:20E68000EB1E71FF7F01C3B4D4EB4E42E31E4EEC25CE9625E1569086134CC47ABC822E6814 +:20E6A000E22F80EC343D82A4E521151F248BBB09665FAFFF53CC6F968721CBBD8ED939B57D +:20E6C000D73A0B12C1A53C0FE91182A1486808ACCD572D73061C6E3717204EBE7D44F7361E +:20E6E000F50072E8284482035DED0F5635B84BDB91C8E0C317BF6D32FE3B6A38DF835BDA35 +:20E70000BDFD07F976A37BE39094065D60BF07A291FD063AAF5F4D73E0EE67B1DD5142E2A5 +:20E72000DECB491EFBE6394161CED95884455581DCF659BF2A9B4746531732E74E649DC0A1 +:20E740004A0842330D092B3CC5A74FB6A18C9CB145DEE21B4A576E09C44202426789C61A38 +:20E76000EEF189150273D69A56544FA6E361D1912F0A2885ABCD9A3FBFEE2FBB181AAC2D19 +:20E7800033E8063B34DD264F345979FB58E03FFDFE31CC218B1E3F4B8A69798D3A024593C6 +:20E7A0002461CDBD2175CBC5D278ADDF38E3639000538450D0FB77B3633427FF3540DFC54E +:20E7C00043BA77E3EC4855A6D4FD999CC17A7DAE6A72C10268F780BDFA4FBB81DAB7CE43E5 +:20E7E000C8DAD3BC76FFE68221310A96B88951122288F7EDFEB5D94E6A8D59FA71FAC62270 +:20E800002312CC3AA2E73A9B20CD3CDFEEB07C48C64DF447147C25DF032B5813209130A6F3 +:20E82000005D9CF1195DBEED4454B83981C3AB4C924BAB78F9C469782B8E207EFAEDF3A496 +:20E84000D903B0C70ACABBAC64E0853CAAD9B89950717CC1F9F337A0322E39A10190045968 +:20E86000F92AA1EC8505252821447CFE00090E0B04BA25F1B259805FB36493A0DF8B34BBAF +:20E88000876CA46DA0739081A6AC51B565EA2DB5BE333B5E5D7412A7E3857D4F11C9091983 +:20E8A00098AF5ED7D62A213625702575D528967EF3C51A650874B1E94062FC39F10B4D8553 +:20E8C000679DC2DDD6B0A65133679812763EF8C3CEE79B830C2B2779858EFD7837A43C48D4 +:20E8E000C00A430155D07C67EF3B002A528827B43C8C9607C907A6F85CF4ED82D57CFBDB40 +:20E90000AFB6F5C25C467C1A8B3B16E22A8744FB238E51A74A7D09D04E464508FB2F34036A +:20E92000CD67637C8C51C511FB3F6752169CC6F5A1646B1790B91EF146C19D3A0A8FA2C6F3 +:20E9400086F71E8B2289B1FCA0F0C78A447BDB79F56360C151A3B91CFD2FB3B79A3F25ABC4 +:20E960007886F2963A10EA16825288FD896AF722ED0D70BBFDFF3A2869C090025E25D77C4E +:20E980007E14AAA070DF22579A12D97EBB4DD81512C559FE1B35D9F883E112AB859C7C7E50 +:20E9A000747F9F61E4CBF4EF98766A5843BCFCD39C891829E340E64A2E26E799A6E62D19D5 +:20E9C00080CEE79A84A40F54FD1EE2372919148BFF41DC84CF5851FCBF95348628555A547B +:20E9E000153B7B18B209E1F675BDEECEE827761C9D931AFE343D52E09779415FFB47739330 +:20EA0000E4065C969CDBE0536F24FAF44B11D0FA6594259ED9488E4C88D533243C53E25994 +:20EA2000724FA8334756C646DA84B57BF371A274561E7BAE3AC4DAFF2E9B4B7C3EAB6EC46A +:20EA4000ADD71DE9CAE4F1ECF456D385FAB9DEDCA8D83171B5DD8819F6E9A0FC8593039D0A +:20EA60004C342695E3603ABF575C07EF629A22085B982BA24E11E70CF9F3036A53B8CB937C +:20EA80000455AA3E8CFDCDE0A7F3FD718C513DD301C698817CA049C154B6E238FCC7AF99D5 +:20EAA0002C536D03A427C89644AFEEA0474C7A9703F067D2D880E2058F15F5A61F9E5391CE +:20EAC00014BD21A31D42B19D37A67E80303353CE19C4DC593C53C2035D7B4459524B25B543 +:20EAE000032BD395E0226B557E774D26F5FD053C29A71599AAB4D5FF5AAADB989463DAE14A +:20EB000074A7CFADCDA55AE48115D3560246129E5B7B5D82DA0C0E1EA400CEC33D887F9E19 +:20EB2000DAA76079DE76F4B16A0FF3391F36C4A598D02EEEDF1F7E0BDE033A02A259CCB37D +:20EB40005E296FA359DD1BEFDF8BBA92D2E584E1E48066CB43E6B3F76A6D861F079143E863 +:20EB6000C0C95C399DCD2022BE1AF8B0FAC3077B304F6FF7C79051A1172B33FBA1AB2FDB18 +:20EB8000EF53447139F4C3625219C7B74D2B8C18CB2672EEC2333C28F0F955A27DB916CC85 +:20EBA0005568440252653D5F40D8D4C532E33A8350A4A5EC7AB64A9CB0B1059B7C91714022 +:20EBC000DD02B5131B6C771CE71D242F6DD6C58B2AAFB4EEED86A7694F5DCF19A23E63D3E2 +:20EBE000C4261FDF52488CC50E8001B86AD86FB0EB8D31106F4595EBC01575E493F513EEF6 +:20EC0000D303B27EEC1D2A5EADF34540A18FCC3F57F825E4321B4AE4259E1033AACE43F871 +:20EC2000ADC78204A32C5B54B8754C8A91EBF69BC57BE4F899D8CE2696FC2E99ECF74D77CB +:20EC4000C103465CCE57D44F59D62B99D33EE265BADFDE61C4D3A1F66F5582A9DF8AD9F292 +:20EC60002ED500E78DBC14FD0F1CA5041FA8302B2D07772D62DE9CC8191F1792DF65610454 +:20EC80006C3DC57AC7C8D47E1FC2031B88F0C65A84F749A8252B8F411259064D9B46FD02EA +:20ECA0004B8312C76416C50ABF73F5F75E4CEA8F22D1A49FD3219921DF8F41BCE84F1BABD7 +:20ECC000341516D442699C73ABE3844DB4FC9470DE2FDF8732CA3161EB289BD5D8A4E6A2AC +:20ECE0000A509F570BA13EC82E08BF865693DD875BF83D1455BB2822C1B0A47139D904C4EC +:20ED000000D6DCF356DFDDCCF453D3AE0C41911A64AA8EDFC0697E02C1687B608C92EF413A +:20ED200027B76262D5EFFF29215F110473A3F7C82EC2261314FD16E92DACCCDA2F4D5B0844 +:20ED4000459916874C52B7516EDCB702620CFF64C387FC0BDECA8975DDBF570225467BA646 +:20ED60008776C603A5BE23A87E8E72119C932AAE8FB053B88A9F8928314C9EB0B6C0DF863F +:20ED8000BFFDA3D7D8E93C080DFE53871BBCED89A2FB25F05EF68F3A485E3967A0E8FBF37B +:20EDA0009A35CFDE1C442C8805B45950DA6DC2A31E0D10D4AD9C900712D1DBF421E7C63C0A +:20EDC00076D6147C0354E7316EBAF998671F2EF0CC5A8267F42D3932BE114BC7340B4B671E +:20EDE00038D32F77693CBA30C68C9291AF408AD4DC69DBF2F16D1C014C16240896BBF04E67 +:20EE000050FA4C9094DCFF5457DC07EEA3D811EE6DDB69AB3A1BB4D85A3A1BEAE9CD9EB984 +:20EE2000A270557B9CC3DC4C8C2C520F60A535589AFECD1D4E48381402327FA7402D947F80 +:20EE4000957D2EB810F677C4C0BE04448359D9D721FFE95161D9CE621DBAC7D163784B5579 +:20EE60000FCF33D3701FE0AC07E6002A42424256F22403C174CD1B17EDDB6FC0CBA37F929D +:20EE80008056EC176A4B74339652E61BF38A39D277EE98F099EC67132FEA5E22463CEB5A80 +:20EEA000BBAA9E1FAC9132F6EA87D9A2AB7868B0FF1AC4082994D2E9DF0F755D5629AD85D6 +:20EEC0006259126EAEAF53B766003100AD5C61852AEACF73B11E092C7F264F50B38D381ED6 +:20EEE000E446ED9841CF83BB6B2DEA7A995A3E46B24B4DEF2DA901013868CE76AEEDB51E3F +:20EF0000BE5560E6E54B5408BD771246052B3B574788BD55FC86BDB60B59D8FAA0FFDB9C9C +:20EF200020D85CCCCAB9EC60FDC9E99DB1E268DE7C15D26DE3A2B312A702BFD49114A6A379 +:20EF4000011738E8067236243E86A3D7A24C72CF705F445807E91418373D43189E6E433362 +:20EF6000F961174005B06D6753840C0C2816B4A99248742EFFB4560BF2C00DC91F0F533FF5 +:20EF80003DB6C6D0A11B16FD90EA4124767AA0FC48D5C021F0C05666881E6F71EA00D12ED5 +:20EFA00059C3F0620AF79C36B4F9ADC18E859484D3D51A9AAB75E436B10BA24D3CA5DD8942 +:20EFC0007D3AED88C19C31DFAFC4BFA1AD5521B6E591720E911C480CF6E6C1E0111171B72E +:20EFE00017CBFFE8666EAAC234931AD4F9A6E5623C5A18BB594821CA0855C82A1A5FD8D107 +:20F00000EAFE0C4708CE56E9C65F48E0094D7DFC246830E43589E8964B25CA03F002C7B101 +:20F0200011D71B1DCDAF527764DF3651FFE168FA745D0E2AD327EB65B5C9CCBF24E6F544C0 +:20F040003FEB8383BDED68386ADF686B66BE2A8EA4484A45B2B2746B18FCFCD2A9A7D1ED90 +:20F06000F331065C61932D7E65C2AD356DD73E2C052BA21879FC909B83B534AD63AC6F5340 +:20F0800079FA813C77D40B801B66B01D6D075285E971CA1721AC5782FFCD4AD6A02B94BAEB +:20F0A00037F6F64135B097B09639C1BB772BA3186F4BF724BCE295007559E93567FB7068EA +:20F0C0007386DE788FB36CB5AD05D9EB28CF85D6623190C80621C71714C0E459CF75150953 +:20F0E000760BAB284733798FE4946F21B33028E4D5FD5F45FEA2109A602D6421FF391D73A9 +:20F100001B10CB93D277357DA84987CC9BA8D79E0AF4CD97562481113C972858EE56B83C76 +:20F12000CAD7FA2C6D5177CB5B2B996656B9D8E748444B3C94D8A9E904F210A58BDFC16B63 +:20F1400020D6691F63C94C5E35B9215E044FA4F21198DAE7253C9A89F898AC584307215EBA +:20F16000D4FA69A4121E9B14A09EA62E000F2D413FAE2C346368944698DD59A434747F0AB1 +:20F18000C2036ACCFFABB0613E30CD329F40AFA30C43E0647844672A2CFF3FF1AEC5BDA40C +:20F1A000279393923DF4FD702E2F9EE932D332BE7FEC801CC356348FFC398B8045C2451971 +:20F1C00004B4E531BA56099FCEC76C3504B95D4BDABED4779507F8EA784E5DA7509E72661D +:20F1E000E50552E3BD4D55CE8DBF87DC422E50723CA3EF95D555D948298E1471744713D654 +:20F20000CB8A09E7EC51F5C7AA7F6195C8A866826CC9666AE58606627AAFA7A9822F0AD657 +:20F22000B27FD78AA88D66C012B2C4DB39F84A78B29EDFE59664C733064D9C85E5C63135FE +:20F240008AFD6C93787767B763578EFFBB80B9D8ADD94AB09546055007CD556E45ECC15A75 +:20F2600028845362D1F1CE7D810DEC731DC42C494CF21826EF5C0D3025B3F57252D6EC1F67 +:20F28000C485E8C0D7F02B38A5D455DD17BD10D924E474EF50EA545A754F348CDB293EDBF7 +:20F2A0005DC655D1A0D1EBC27C5A90D7BE738FA143BB8BFE1CB09784490908B2DC8919024F +:20F2C0001BA6F77F8032B847389D04B0469B4233C3C1E62D9062A73094390293A55B01C4E0 +:20F2E000FF202EF6206529D858E0AB18DE48E8CE6B68969D3649311E51CFCD1481BDBE3964 +:20F300007149020DF76BA8E2029EBD1E7004D38810281C2CFA9E5DECDFDFAD72FCA0737928 +:20F320000B4C41D7213DE6AB530A31D722F3C6AF8C17BAA394667EED49951FA179FDF01007 +:20F34000245DCAA29D4CFAD038FAA7387A83DEF7ECBE9ECB6495FD97B3EEBFE897526B0EE0 +:20F36000C45F4C2F57C1C1BDFB3A25103C44E1AA30BE145C21FD7064CB165EFD791A86350A +:20F38000C6DDD0EE8ECFEEB6D4561A753A74429733B640145FBDEF15CF7EE42C493FBB19B5 +:20F3A0008F1D1E99ED6595F767102898B50919A08927C5EF2242BF68296E111ABDC1A64049 +:20F3C000DE692534EC5B8688177454E35D5675F77BD9C857B408E933E1B8AB97E9E7B51A92 +:20F3E00091471A401A885A43D9DDCE8F010E48247C32238450E249F8A5D836FABBB57C406D +:20F400004A1C9E4011E92F83C24782EB10578DA0D93DC546D77E6B9A3F17D1DADE92F1F61F +:20F4200008E37557A71E0610C23FBAE321A7751D1A9EFDC652480BF62CF6CB3C6A7C71AEFE +:20F4400024B15BAC8BD51D3B712C5ED9C1DFEED293272E331D2F2EC6E3CA1F3B3571E8E212 +:20F46000E33068CBF7960A4E7A0F8FC88AE69FCFFE919C66515949278A26F6DFEEAFD812EC +:20F48000CBA221312B947CBB9261B9E338DFC892BD9BF5261A51634AAC14A1C76862D8FB67 +:20F4A000135D8AF9E5404E41133D7446DA8A3018527599C948DD75E54B393467F99FFE97FB +:20F4C000119BFE966CBE1BA6CE90EA509AFD2EAA51E6ED663EBE7FEF750870B3B6B95CDAC1 +:20F4E0000E40CC57BA668D8EF94568941FC318348B65B9025D245567682F5DB5FDCA81E837 +:20F50000EF541D558D4D5EDFD57F20401D4D7F64E68E4F46E4035B3EA905EDF6DA88ECC0F6 +:20F52000D84F7D489C69CAEDFF0C569D6CC6FC776211AAA28885365B6ACC8968A76DB66EC4 +:20F54000FE57F539DA20DA7EAA93CD2B01DE83EA9CF308F459DD05BA3B7CB32CB030D52B5F +:20F560002D61F9B5120A2A276E999DF3FE7BB499154DB9E8C90203EC82405A160B214DEA33 +:20F580002D07F7FF123824F25798A34E6044EFB66AF00603C0E999ACBE0AA4732C82703139 +:20F5A000A609A93893824661AB9D9BB37968626C4AC1499E95C8606F6F93BAFB74DFA613D9 +:20F5C000E21E3E37E0F1D4E53C92EFE91CF0BD1B8E10E6FA04E144F9F99E6E83CF43E9BBC4 +:20F5E000187261417EF4ACBB9CDDB494947A377AC6547BD738959C4216DDB8F49BDEE7E090 +:20F600000984ECB3B1F73F0CB912DD32C95601FFF3CEB4E041CB97138C5964557A91E497A3 +:20F62000BFF999B2250C542241C585F75AA632A9ADAB4D1E252E7E3F7D68EF29C34C7D94D3 +:20F64000CDA5FCB3248C18F8B625968C958613B4D8423F83531EFD4CBFDF060AFC1C4366E5 +:20F6600052585ADC54F69775B6F0A34C350357550C4BB4640674A7CCEE7B2D27C3727927ED +:20F68000A9AF8E26D037BB14CEF49A12D459B7557AE6B762B628D312F0D76077395AE72469 +:20F6A000E2759BA3FF29DC0790EF76143BCBDBCBC18B79D08590A9730BFD112FD0BB47A174 +:20F6C000DDC9D3E25AC494156AD55CA14CA9ADBD6A525F37997E4BE7703586C0D5B4CA6D27 +:20F6E000BF0973A3F6896A3671076D182F90EE8888347DC93081613673B83B3CB083144E5A +:20F700000422CC9D633AB305DA455AE296EFCBAC5FB6633752E41EBA8598C893A0ABE9DB6A +:20F72000C53AEC2D6886FF6DCD80D987A6E6365B11C454EE602D316FFD50715B7DFDBA6498 +:20F7400007FDBFC873428B54FA66D3671E7FFF81C01347C057A98C4C2E01AC56CAE453A946 +:20F76000DD03F3B767C81CB55C9DBAF7F9447374296CABC853B60E5A0802B76AE6B45D7D19 +:20F7800065832E5A4AC39ABB1F689615FD639DE2AA2B8BFBCAD52E2385AEFB2943942C5B86 +:20F7A000A56844FEAFBA8AC9AC5AB032C4EF360D8025CB82C1BC6F3296CD2C583680B247BA +:20F7C00042D5DB7FDF5A465B1D656583488AD63E635AACF8BF9C8805F57A88BB783722467C +:20F7E000856FD689655B70F7A7EA5276D30B6EBF47F5684571379D482111F454D8B9B08D6D +:20F8000076C5737D5E6D05B59785CDFBA076BCD938F0DE37F978B6E2EA21B7F6F165E13143 +:20F8200079CD9A8AC5BBD48CD45760055C5D624DC9EF971140C42514988F8C05513FB97672 +:20F84000B70F69962E6C33AE253A4D0FAA11BC47FAA147823E39C9A23D2CB7F97400C9C58E +:20F8600085145377DDF97D64D70CEB45024F056E3ABDC97989AC2749D125C9D89D72FE1BFA +:20F880005C1A5091A1AE9A8725398507B86EC24BDC4F459BB1C61E5B110F00B415A7599C04 +:20F8A00037FABAB074EEEE77D465AA6EED2F407EB0FDC54A3DD81A5CD77CDE9F24E666FD37 +:20F8C0003CCF112BDEA681FD834F710A5D4DF593B38F0584302340A2985205034340618DFD +:20F8E000F075BDB8AE1B25B12FBFFD66563B3EC193876FB4C231BE544766ABFB89BAFE35A3 +:20F900003843BF78A5B1F0FE6F056337280CA6E0C50F5DA433D5E297DFAB018B2501E3F1C3 +:20F920002D9E32EC0EF1767DCA8050D6F105AE2BB838392178188E18A29B8ED781F802947C +:20F940005F75A74D6BA0AD4FF5B59B135EFCDA6407805931BA113C0FB699C5CC2B5CFACB95 +:20F96000DF194C00279E1CDC07082922025812A5211878AF7F9D5D58498E732B601F90CB9B +:20F98000A6100FE8152486276EB8DAB1539CA0CC4BBB3CB8F9FF8030982EC324FF746E6533 +:20F9A0003DEE0669489DDEB932BD53F69572B9CED782DC1244109DFDD999D92F5B4BED34F5 +:20F9C0002260729D77E964A312B5D097D207531BBA8AB47147B68778F9837E49553BD76645 +:20F9E000F75600AB597606364B98841F0B3E68CA86688C61B88203426B3ECF8EECA9174DAA +:20FA00003F0BC9184970CAF55B4EFF3D6E2DD6B4A7C33E2158DADE4C9FA833FD8389D5A01C +:20FA2000044ED746C5137D5D34C7081FA577429D1221F18073EAF6B1B92AABB7EC6D1A1216 +:20FA4000ED3BB9F354642668BF5C7A2B9A1E8DA1D0E400BFEE3C6C24CEC0E0561DF46A89F1 +:20FA60005D0C1B81B8B4B4CC64BCDDF3A28B98FB5201B42AC9C169A32EA380319E66E6B002 +:20FA800015C7986A4F3EEBBC5EFDE8D7EB3C8DFAB8097BDC0BF372EAC68CD466E043401F0C +:20FAA000F71BD96B553B1C39543E958D77DB4DB7494D8E45D707064EBD8894BF462254CC46 +:20FAC000F97DDFF29037E4D0E8C6C7BBA7A64A126E3353DA8E98051D61E7E1FA6695233FF5 +:20FAE0000591A2209BBCB9D452A9D7E65912EDBA619D88C3073F655B7CEA2EA13C3EAEBE96 +:20FB0000ED954CE3CA1BBA0E9FDF55691E031BB37C24FEA4A6FAAD82F4A3BD86DE47AAC6DC +:20FB200038428BF0AE5B46BD339D9A3604C8E4E40FD62B50D72FA1BD673677BBD0FDE6C08A +:20FB40000B5354C66B87641F63205966C7F073CAC037C002F562B7E81496F05ACC2F163995 +:20FB60004CF7C7C11BF84896A88EE647376FFE74C91F9C7F2E2A7B42187915245386957688 +:20FB800068F7BC59DC2E8576D68A2FD30AE3CA67663A65CD93C2C95847FBAF664A33BB6B2A +:20FBA000998308335D7CEF773CF1FB90068050FCA2EA6A580F443EBE155F583D3CC4C700B8 +:20FBC0005BBD030C4E9E7A661D7E4A877E2A636FD69BB840A6BB07ABCD475AEA8D76A102D2 +:20FBE000AE911AEF16485FF413DC800262BBB4724CFB5DEC84CE775A8C6D094B7A88E6C2AE +:20FC00003B619FC5F4A9D3235C5CFF731B5D5EA79E553A928CAADB435C7AFE3E76ECDB4305 +:20FC20006D899AEBF153B1C8E55062F013CE1ECDFD824E25A04FB19263E11302253B6A07EB +:20FC4000811C90D3A1206C8EBB5F608BD17CB9119B97A63DC62BB68DA27685F8D6799BC93C +:20FC60008285B5F51F8C7C805CF867C883B07310069943EA84DDB14DA64FEA19251A1A4631 +:20FC80003FD5A9729C303F2C86FDA4AE7365EB8FA4722C0C308ED385E0C8F32D74E44EDE27 +:20FCA00024B317BD25CC253B9ADC60AA341F310802B7C17A5038575A353FDD61147EA0EB40 +:20FCC0000B0649EE1E884D921E0CA9304FB493A3F10214A0428077C38305C52A51FB368BF4 +:20FCE0002AC42B0C1AC7363B7EA345D99D096DD3E6885AC43B4E5DBB71A42E28AE80ACB046 +:20FD0000F4B3BD43FF1EC0389F7E49E04A23524DF3F395BEEFC39A5B7B2B0279B20918F20F +:20FD20001DD72356119B79B7630978C0A3A03CB00BE16400F385B9065AD3648D9E2C4CA646 +:20FD400019F6FB1F1B52B967996015299333F1BC4AC63D03CAC06CB78300090B73B3312E2A +:20FD600051F51D6544DC9B05E674104AF081FE0870EC80B80BE677508F76378DEB4A674DD2 +:20FD800082842238B0E4DECBDC54585EADC19E0A5FBB15755D8DBCEFCC7BF8DA3BB02794D2 +:20FDA000B6997F8DB150FD0012060BB85F83626AAFE1100A9607C81B9282E0F9BF085CA780 +:20FDC000E4B8234B6F2A03B90134912CA1E68DEDF0A0324D593330962B13EB7C67869883C3 +:20FDE00034881596A9CE1B7648FC02E8D9A89E55D89668AC2F17BB43BBA6B86B855263531B +:20FE0000B03B8F4FCB5617432EE3868E328664DA673C2C9E12B315195AC8ACF41AAC5C47F8 +:20FE2000748BF142C5808A4A2E4D1E18DFA1FFADB351BCAB2910545F837E9DD931056273C1 +:20FE4000A5B92EC4DE33C8295E420D5D498E65BDC2D9D62F0AC6D143833A7E78ABF1998061 +:20FE6000486638868C1E17F9FAF0C20C1F8490DE8AE86C16DF4647AA4D01CCA1EFBB7FD4D1 +:20FE8000E316E4EFD360A1A0A946DEB34FF16EFF231DC25B9782A345CA3F2F4D29F1C936F9 +:20FEA00095FB2D573BB03183B56913B945CCA5135B51437B09B6523FE1D9E9150567D863C3 +:20FEC000598992B1BEF4402EA9C762AC121A420CD394AB83F51C30486F1CFD49114AD1F1D9 +:20FEE000ADD7E75EDAE2E6D19368D388C9A469AD9AC25CADD57310906E075C08D8646A2BF6 +:20FF0000E3D35F7025D4B0EA3E86A22C81A966C9BFD83E87E1446028E6956BFAC40BBEC3A5 +:20FF20000A81C02BEB4752C6DFB752012CCCB33AC67BF19BA7915B741AC2E96210912EEB7E +:20FF4000596B9635C75C66B024C9F6B75389156CF37554969992EF3150F13244DE3569B959 +:20FF6000DD23A74EAB88ED379001397442D4AD156BC7DDD4E3EFEC018D5CEE1C7D3DD96C8B +:20FF8000C42B106BC719001B99C0480DC525E2FC0159837C30F79E98066EA1B907C41439EA +:20FFA00027B5549293EAD124EDEFF2E565A8987DF04CA6EFD861B6253E78058CAC9D2CBDDA +:20FFC000F3297F9C1B1BF6E9F23A2EB9B71FA50497058C0C81F15F672F4FC6ECD77C6F7273 +:20FFE0001C7E63AD2D2FAA62BF7A399AB7227943BE2F4F296C616BD19F05A9F298A0FE79F2 +:020000040802F0 +:200000001BB2C4585F9271624F0866DE1E9C617B45639B03B41192474268A0ACDC001CCD63 +:20002000851D18F7261B23190D9BDF5F83421E23DF03B592277F937195AF13B01C4A73E310 +:200040004A4ACF058187DCBA435FCA4F3DAA0A277041D19B8C49EA6ACFD20BCAD1BFFC91EE +:20006000DD3AB225BAB9F5F76A9FD6D41599A9BC803F2E8A973936E57BE115C416751D57D7 +:20008000FA524792ADAE04ED4771CFD03DB35F250ACBEB1013D099CE8DDF43B8A7CA4F5E85 +:2000A00027F3E49EDD26A0E504A03EF8042BA5D4B81C82E68E909925A351B5E078994CB8E4 +:2000C000EAAAE9E9D786A756AC757E4F3E89A45C32070B0B665344289E8B5C5FCD64098495 +:2000E0006213AB45CD1D649EF939CADE7DB370E3CCE33762531B205B85C7BCE3BDC34A4B21 +:20010000410A51804D9CBF206FD22C36ED1412E3D35DFE3BF8D6A4CA76C98EB16FFD151EA0 +:20012000F4C5BE348ADDE1254C7D5AF1051A3E6F59DE168D2769C89458982B99FD12B8E3A3 +:200140000179AAAF8E8E83F9EB8FF2F51A251E35AF250747A9E80FB499F90EE62A06A5214F +:200160005D958DD39D9454F2A6130EF573FC9791FF2D527D50656CEC64F613BF5417316C27 +:20018000E0B56DEA58BB145F06160AEE86F79BC4733D1E470870593F1C7F7C95E5492D834E +:2001A00026CDF1F527922924B87127F4639F7EEFF163967C983C68AD7EB93A10C493F5DEB3 +:2001C000457309B69090C9C15A6EDA53E3E09614B25EFE7D5F8F75C23B8B74F15A49EC9B97 +:2001E0009A017491E914449C7BF860805A2BA295E4574068DBB3AAD253B0FABD18136BC96D +:20020000F23DF08E0E596F9BC91D22A9D569342E7F727803DCFDA419BCE374F38A240FF4B6 +:20022000239EEB9E48DC71D42E0E55A972EF76697FC82990361A3290DFD529D1F6D5C9B885 +:200240000731978ED6FD943D7E045196FFF8795D01D54E7E25A9129AB7F16858F8C03445B2 +:20026000E04301896DDBF1B354F65A56DFB6ED30A3CE320215862C0EED82D0435B25C98D67 +:200280006EB54324CA4EB7A35F81F7D902B4BBD6EE24838E5A91C6CE464B6AF787899B50DC +:2002A00018C1F65319445C4B57035AB50FA0817A53A29F282309E9520A710B3F05D40479C7 +:2002C0006D7ECB949664597E350A012317A567EE976D5302998C21D46B438C203F3DE8EE70 +:2002E000B6B85CEF93721F2573DB34238CF60A9262B070DA667351F93FE05BD64A03D5BF89 +:20030000B1D1B6356C0DBB81841E249680C7954996CEF7E6452FF6FC7E569E0C4D1C319DDE +:200320001405784DAF6B43FE382C692A2D297D97A360B597EF9AAFAB869C6A0734468CD286 +:20034000C9D4869D049388552FCCF86189292D5557C0842840F5324862893650F681C701BF +:200360003A5882F34F20DE1A6857D171EB418DAF27F937443FAE32F037B80586EACA66A4C4 +:2003800090282280982AEB48CCBB98C6FF88FC3473C8CB50D2C31D84A089A9EA0ADA955C55 +:2003A000CC96D264991BD844A73C1D45530C2C5D9EC8AA6994100479CCC010613FE792E574 +:2003C000163D17A0B5FD7D004581E26EBED340EC2C15C95E44DA893330CC5288ABF80FC582 +:2003E000C66E6E34C691CF869327BA6FA0C807C99E52F1BED6C2E10AFAC3AA8EB914A814C0 +:20040000BD1F62CC686E112849EC1845C27276DB9FF4FC401DEE9B154D681250C589D340AA +:200420004D15101D66DF5B2F67B0D9D5F7917CB01F6F18F86A92162F54B761E7BD1AEF3EAF +:20044000C019DCCD325EE0EDB6E09CC5B9569A15B37F3027DF339A9CF7CE6F900E18B13F5D +:2004600068F2A27A90C68DEC36C3F9EA601B9B04C9147BCCF927275CABAFA30DE48094ED8B +:200480003A949151600DB7DAF5F89F37AB0E69F913601B470B55F69BE629B75D07DE9C97CF +:2004A0006D1ADF9AE0207EE788B62B131B0702974A26C4E690C75D76809EB39AA1099C09A2 +:2004C000AE52CE0F68487AD2414954D8571502A7CD8B5619430FFBA702EE3EF2A388D7BFDC +:2004E0004166A6DCC7E70120AB7E9E65404328ED9BEFED4D207E5124087E9FAFA7203CEBA7 +:20050000828E124D6FADEA55C24AD799E55B319C6673423920F299E80C07FBECD7A14F9A46 +:20052000E671941A325A7E8DAC332B2B6FCE979EF5A1CBE078E1519F7E386DAA93FCEBEEB9 +:200540006FC4784A3586348BE5B65EAEA8947835E2541A642C49F6AFBF9505B496F81F29EB +:200560008B5EE3092C5A973077B3F5E8CF02891FBF562C50B9CC3F61D4DA013D0AFFCE88D8 +:2005800044C41D0CDF0F9BD784FE2453C55A158C5E8939159B2F1030A2D45C2037DFD7EC07 +:2005A00093876C2558BE6FB4CD50F6A8B266CB56605BC3BFAD351567A60A01876D3566C2C6 +:2005C000EFCD85C96247A4D17359278FC1F8C9FB6C197CCA2AA306DC26FCC8D20D0F70B87A +:2005E00051E80178858972536A06C2F3E9814FE3BDE514BE098481CDA885EDEF006A376B51 +:20060000D8822309B10BFC45615202FC6230D9592727B24EA6DFA13EB8219020FBAE3223A9 +:2006200000E2100F671E5A43CB05B08353244EABF6BACE3CB9C9B6F52FC991E1FCB086059C +:200640004CD2AFDD92F3C9D7AAC4E37BD8C3B05A935D3E7FB0D37EADB61F45805052FF992B +:20066000ACEBBD42F0F05EFE31F04B538F1BACC350E16144AD33BDC07F081CF761A5E61601 +:200680008A0F3264F2FBE4D2C64B1FACA1466417A8D1A668BA1FCE2A9CFC06910BA76BCCDA +:2006A000242842EB1686E1FF3438F6EE03A6A090F323A551EE9D6A1B4A38E043F4F2D48D14 +:2006C0007F84538F30D2C8DEC0BEEBB09D634CD2DBC831427555D8472F5C88C8F43EF25701 +:2006E000CBDBF90CE7226D34050BF73BEFDCCF995AB06BAE720461B9EEC63C9EA5D48EE602 +:20070000763ADEA1A2E0AB97915DFE63D510868F55629971A869DC359A268DD64C044357AD +:200720004D44846A4C692B817B59D787B4704F7D787B0D9ED9AEA886231AD721E4406C1E81 +:2007400013CCADE9AF5C04C887B1A2486B56EE1985C4DCA5FED63F3630F1A05C1C438677D7 +:200760009F0C5D5FCDF49D1CDB2A361FB5469CA8A89E65B28667CF996204C3A54A726E85D0 +:20078000D5A3FDA349DDDA7B6AEB810577C9BD66E1C189FF64CDA78FDBA69B19BED8075EC7 +:2007A000B0DC0A24E17112926B7D7C86163B8CB53395E6353D503BFCC2E40D1B59EFF7DB7E +:2007C000EEDDCA975215F6CD9A93F4EDA23166A719C4208F48797A68978EBC470CC26759F0 +:2007E000EB8293E06BFACE922819B0C322856510E3D399C5840E1B70D6501376EFE75E214F +:20080000B22E185BC721EB9B389A0147B9663FDCDEB4EF08AE9BB09DDB888C2979E84DA539 +:20082000A6A7BD124632B9BF6BF4CDFC31DEEB74F41FD61ADFFD4D29C885ABC73E3506B6D3 +:20084000DB92E037D8294E2516918C67AA3A466C8619F4D3D7DAA93DA2D0357F10698B2A1F +:2008600083E0B4F9C62BA9A0CD74583BE57BDF794B5F8B16E7E239527A521ACCB4FC6656E5 +:2008800048A01930424073032B54C8517DA8A5EB8F83056D680E024387959BBE80570D3D0D +:2008A00089BDD0FDC8CBAD959E6662CF63122A135A7B20F10A2B59A52158D2AC1674DF965A +:2008C0000C7AE9503216C44B113B280537C7DCC8BB974D96C0DDA56FBF730B169945F8C612 +:2008E000B5F39216B030C990CC1E40E0DF9A77C66F394323EEA7E21A4F4601AF39DCEC5872 +:20090000438B6DC9D1FFCF665BF6EA51C2698B8387392890C7D118DE3A592DE516A6F6EBC1 +:200920004E5E3D850CE82FCF86B62CD44438D008934CED4AF972B289122858D5CEF6A764D5 +:20094000423B8E7310B2EBEB752B828E22F3AEA83235B5AD099E18771167B64B5D31B61694 +:200960007F362A36035D60A91C4CB67097561C3929FF37A8BFE9298E19BCB61C1244562B45 +:20098000425960C8C724ED59B382E51A8D19CD517CBB6AACBA6FABF1D03946F0D0D27A718D +:2009A0000D24B874ACB390DD4AD45A9BD175FAC03F1862FD943C95EBA10AC7E1D40F7A3114 +:2009C000494979CFC53D4611A9D850BC84C21E1F6BC333B470178DB5BD8897E2582D957EA0 +:2009E000B44FDC8CE82B1DCC75EF3BDAE950A2EADADD9C0C7ED71036E9F2F3DCB8DEDFE059 +:200A0000B62D7FD64821945849B4167F954505F45E399444F5C940714313B380D6D7A0A28E +:200A20001BFAC7F67C315C4D733F319DE9507B240BEEA868644CE08916C21A290D99B47926 +:200A4000C2C3A8FADC777E6FAA58020ED2BFC3A98AC3428D827149B80047BDD43225A20639 +:200A60005FD0DFF4413A44786234C76F7E12E4F9EBD33DB8459672003D4455F19921D32B85 +:200A8000DBB1816C026B3FA3729D9A2DEF7C3CEBA53674326233C4CEADCBE85156DB0B434E +:200AA000C4636B765C7C2D8F89C43202A01D0C575863D2671E680633170C086E7E28BF9FA9 +:200AC000D143E95C7A21412F92207D26A49F659662A0E2D279F7560E3435081D503B3856EE +:200AE0000B9CE9D536CDB7E7256D4C43F31FEFC3CBE55990BDAC8AE0D6605DD41C5667EE71 +:200B0000C0858C20BE78BC65C207FCBC5B5BFC6851FFC4F91CAC58B2E452A34288621E618F +:200B200076BC8A9579B99C85744C10701A55EB324318DB3A3371B8715D3D4EED7C17F33776 +:200B400024EE5BAF66C65764C06DB500DBFEFE19DABDD8B2D964A035A571FBC7C181462805 +:200B6000CAC1A714EB8E9F7BC94CBDB60AD51B290772961C08A70584F27753E7594B1EFD2C +:200B8000E8CA21D3B93ED9FCF34E9E7EB95C6DA7F95C136151C1FC75F3BE2443A399048633 +:200BA0002D35C28B3F28D4A7F49D1C1F8E15C8A459B45C19777C4DFA1B03EB5A9D8289C33F +:200BC0002FA2E357D9CD73234B3D9038BB554E7352902F7AA08AA4EF539FF3F18C0E3D12A6 +:200BE000B944763BE175BF43BF39508BDBFF298E7E3109AFBC588B81299701C5C4E9291D8B +:200C00005522127C537BA9E21E3B65863D3A218E515EA0EA41FD133F04B84C9D437F919DAE +:200C2000892E0D4BA519C541DF98ED7A725E9173831CFE49CD975E126CC209579EA00FCFCB +:200C4000F413FD6420E88DFA5D2522657534F916685446B33219D684BC08FF6BAB113CF468 +:200C60008B0C6E6F76EBB72CC7383B761C0E4610E654D7B221FD71AAF18B62C72F8AA5FA93 +:200C8000B7EA2CE4AA6D8DA9036FA9EC4EE7147E49CE057E046D9A33E9E9F5773BD7B008A8 +:200CA000C915B58F3197F1237068DCCA62C53605D6C1DBA9EBE22DB9A25BD232E6E42E8F00 +:200CC000396ED98BAA7F15A25D4185783F35EC7B2A3D41F9281904378C3AC16593E2FF0135 +:200CE000B381D79B7E8BE5F2561973B08534DC67FFF49020E93B2508A34536BB92A6344F58 +:200D0000B2704CDDA729828B590806BAA91418C303A2C6EDC43A75E3FAEEA9B14DACE0D752 +:200D20000BC4C5E7E1FF0D16A3A90793E9E203BCBE06797D3B0564EB0C6C448CC2D4FD7A27 +:200D400066CC289FA4942F9141CC664D49F44E3362664721454094A4199FED4D7B92B34441 +:200D6000035BBDD46F8778E0E0DCCCD66A6FCD50F7BB12F796D910E7E1037A9D8D435DABEE +:200D8000DA92A0113AC78667C5C90EDCB6A34824B52EE0304AD5FF854F6B80F36BF46BBDC1 +:200DA0005B79608AD0F5B8CD35B33B8D11E0AB6D4801E65C2D42019497989DC311E9AC624C +:200DC000D14E08A73ED3F73C560D588DE399CE113F91F480EC4FDF577D3654142ED2095530 +:200DE00059A9EDE62F24EC4DBF54020102E961A425E238C422D427BDB0520B42A7C5E85CB0 +:200E0000144B8A08B9CA82D930EE2DE35538D7AE4794823F59DFEEEC5D96979907AF2751C4 +:200E2000D6B096F5C278D33E6BA8BAFE1607D9CEB360096C2EE26F83973BE5D2E62C5B2E19 +:200E40004594F3A5B4A4C94F15FD0ACEE1845F9DF34C6AC4BC37E38F2508E4E52EA5E6EEF7 +:200E6000DC5F635FA520184F0C0A73F16308CEB3345BF802B0D614F0FA315E391307FB9069 +:200E8000841C242D9806358C938697472214C4A8B63E5021BF6C95AFE8FF9071B837E32AB1 +:200EA000C0975620734B9898BEE63A5FED0E742858C7836ACEF94D944A6B116B26CD664D18 +:200EC00088527E48A6CAE3EBA6790B530E5957E0D1E9161F797B82F6882BF1FED353834330 +:200EE00051803AAD21925F3439C46EA608911A35D8415CF016C47613CE18B42368CAC8225A +:200F0000E3843DCC97807610A4F78E860688B3B3DDBC71820E5525EF5A7C69DC33C8CE43F7 +:200F2000DAE9C286E31C132B2C678F179B807A07C9B63CCB65E9A1A46FFE299A0859DF9675 +:200F4000D14E2BCC91101D398CA32B5F952A9F2FA4DA947275BFB8F68ED1D6095C3CBD192C +:200F60002879CD158754931D2FE9257C77984FFCCED60D850AAC214C805EA554105EE21FB1 +:200F8000BAD33C672CC5ED2647E53207F32AE35292169912419FB306E27D46D0B67D2A2682 +:200FA0006847662A298CA57616EB4849A1CE4C51FB7B1B96AD1276EE736A1E07898C6EFBBA +:200FC000F79630A6541F4B1D1A21C1F2781863D93BE92E7600FD400C7617DEF6E86AF01055 +:200FE000871D070595E79998324AFD33831D2F87A82352DE2FD799F80DD1095B8BF24FAC46 +:20100000847905EA4C02AE41FEEAE444964415BFB2A9F2DC93B690B16ED4C6F507D227A099 +:2010200070F9DCDD71BA84F0396659AC56338487B6340213677E7626C195EB648CE9A3403A +:20104000F9E22497902F8806DFB1074B98CAD2B1BDEEDF9BFF828A3E4030F314A85842BE01 +:201060000FDDDE06037703EC1D8EE6CF556EB8DDA93B314204BCFCC9B2657DD4F1CD203924 +:20108000D5E1E8EE2EFB34D004D47AF58067F770340E2C4610B60A8CBA3654D62E4FA59026 +:2010A000A7D4B8167429A0DF187BF4C410AB769269EA0F2A62DC682CAFBF65B9CECA883281 +:2010C000D8C5863C23820F3AA86948E5D010093BE96410822512E2FB9FA9D7DE3186B47D89 +:2010E00064D4C7D93E0C3481C270156C38181F0E6817B403B2C4E4D1023901F3F8B8A9FA06 +:20110000A2423489B22D0018D5396067DEF59B63D327CC22DB1A93BA05CD732CD6B138E94E +:20112000952DF590E678D294B86B7A40F8BC454442A31ACD6382337BCA274F2F4C5BD81627 +:20114000B6CB193BF53B93B9FFC0ECB958FF045C356FE765ABC46472FC2E713C965AFA012C +:20116000E39D6657FC859F30CE0ADC6D52DE37FF6755467FA592BF01AB2606CB062CC91135 +:20118000C2FD381A5265842C375BCD97D5C7F044A22409B6DA9D477C3474436D5CF42D88F5 +:2011A000AF2F28D6C89B75CA47B3586A40BFAE1C436FEE6CDB6E296FF93C3613CAD331945F +:2011C000DC29D2FF1A7445DF4D165C33D5050E87192805279BA0002F5A80A113F9A851A728 +:2011E000552275F3EEFF6D8BCD1E590F76FBE9342921D6A68528B4B29487CEDBF4F010C1F8 +:20120000243A0C5DEF59C474EF8E07E914A45C386A0585A09CE9EA4C68951F4C3B6F95AE2A +:201220001454B98820B19F4CE3A8E7F2959D1CCE87B84E90C39EBA2314B1D3728184ECEF84 +:20124000D9DF53E676CB10ACE7C8FF3267F5190F9B746B527EE37E09AAFC3719FECD73361E +:201260005E49AD25090AADACF2B6C6C4F1C6E053427AF4D03AF8A33FB5F8D80053DE61FCC6 +:20128000BC63ECE82F68472407E7BD84D425BCB5C853AD7CBE2E66DD6651287DBDFB20D346 +:2012A000060AF41812E0ECED8DD5777F89265A41AEE64FBA7CAF0FDA73AF6B7D3D4A4C32E5 +:2012C000F679F9DE108C3CBC3E079A8E9F8F4785FBFBB1E00AADE857C68F88D72BBA3191F5 +:2012E0002FEEE5A72543E514954C68AB95B75F79D5E11815CCB9CAFF95E25B99366DD201BA +:201300001B177A96892C979993FF9A9B649EB0971410FA7605E6FA8A7A424EC241ABBEB964 +:201320005F422070CA5390ED524B866B38BF9D9ADDFF7FB56B5A3943DD8EAC323F7C3EDEB5 +:201340009C6BAA4F4ECA3B9C5318A81238FFA82A9C7E2DCD6673DB4AC498AB6816E480E095 +:201360009D598AEFF61E551C21F52C638319CA0E66086E306731F009D79732E8B5498EE9C6 +:20138000B06F04AECC2C21915FB1FEF24844EDD0F9E32AB839B9AE5E8EB9A7830D289DC8C2 +:2013A000EDB63223660DD3E973EB1CE42470275C0C8D49955CC10E0C7A9C555CEDB5A9DEF3 +:2013C000456F3F45FCC4ECEC8270D58C49391F43133C1C0F80AD5C69DDBD743AA096D1E962 +:2013E000A7C70ED478573436F19C562AA4C9E3EDE2FB7DF95530612E81525523EE4C75EBCE +:20140000828C58A0B33A88B6FF52AF5918AE426B0CB1C8F748E2C1BA3695B5DB13EDC4F09F +:20142000AC39C7866A6DFE41E895F7641002D9B9DD5ED76EC895679D07E103F5FD43105C7B +:20144000D6F6ADD705F4F790E88B4888ED53F9C86394628562A0CA383BD6723A23C6F626D4 +:201460008FE8C4FFA5B99C6EA13957E0798CF5806ED391283714A51EC13EA6DF416DD62B04 +:201480008DEB9E23B2836E1B5B341EE3E26C3BE27D3D677AFC4E64EBCA9C44A038083D540B +:2014A0003CCBADD5DE30B7BEFF7782D3D8012E15221E903F46B37E543ED0264E9C4CA91C30 +:2014C000A039D7ECB2344BF4686286CACFC1EDE14B305E017A8DAD1C41CFE0486F6085138A +:2014E0001102BEEA637F36297D35CCB459ABC0CBF7BE8E4F76A90FDC00562675313FE755F6 +:20150000A6B6FC9B6CC5D367C5FF657EBDE038F5331D0983DE73DE445B3BEB048537F2B4C6 +:20152000E743A4A3E09FA987D28D96D78D0491FDB0CE017DC97C78F2AAAA5B68AED933F82C +:201540002576FBA7158E493B020A32EA78DB6659523837FD7437A481614DF6E5CF57D17C63 +:201560001E4CAED8F05BB3A9165C511C99A30EEE3600A2EBE47CD357C6FD2C2E23ED875D5F +:201580008A90D59C254D35A1BA72366D0F8F4EDD3EBA44BC65D8272E6D38FDA43BB8BF6FEF +:2015A000091837059378EB4637E94F3766823DBBDBBCB9A18B7C35A4955580E05443AF5B50 +:2015C00045F59A89BC3F689B01D934FEBC8A6BA599784ADAAB2E4075FA426D5DF2E596AD6B +:2015E0007578145EDFF9C03BE4A7221DE9D57C23AC5EAB3A6153F09064FED32CE4A375FE14 +:20160000E155CDA3373816716852F768041B2DB1177A8129F88B36270BC247ED78C16C0750 +:201620002F5148888A9CAE83CF418DB2CC0664465C094A732BFF233EB61A620DBC22A6C9FF +:20164000A4A8329BAE6082FFD9C3D233DABBC2A35EFF6F326BC06253ED47B9AB11AE8F0D76 +:201660003798139D50D80E9E8CE313CFB2212B7FB6163A3EDDC190BCDA2E2396710070A5D4 +:20168000B6C38BA2611757466487C63FE908B7FEBA9E9B2985281BF86BC5B73FD6CD7230B2 +:2016A0000E30217D67697FF9888F14DC3327A717657CA43280CC94562409B5A7AFF32F2A76 +:2016C000E15D1A2BB382782C49151926CEA8A834DA58706D87C6EA8BD6A82955BACBF63245 +:2016E0004A73AA006FBB7D863ECC2D88218639851C5BF21A9E9F936DD1902255FF897E068E +:201700009FB897CA76358FE2D0BA57C99D18A792EDD7AD84D9272A01F151D729910FC9C3CF +:20172000D5A71AA9B629CB646A3A5CD937BDBD70BF1E525812A88F62FDECA19ABEB0CE3B95 +:20174000B06091A4620A4D05BB666C0013E5DA3DB2B0980553A0149AD5B9D70C23C6577920 +:201760001CA221B206E762916C0FC7BD61C9C8DAE4D0C4A463EB4EDA12373F2ABBA42DED70 +:20178000EA9ECFEB9C74F8FB71EBD1C3667FB95F24FD999DA5DF0BE6664EFFE07A06844272 +:2017A00083EEF38800F4BC4C1B150BCD48306D5567CDEF4FEB60BF6A3F3875573DB487FF5F +:2017C000CA9683038C2EC71E1028FDA691CE132FCEBA08EDB9AC252B04A11383A92383DD6F +:2017E000E1C55017435488398B329A08B455AD0562B6ACB1372EDA3CAB0F39EB5775C4B458 +:20180000B211030EA7B4A328F8AACD84847D05BBBE63A56B375A5576C1BF880854D2F9BBA3 +:2018200032100726FACFF7C94FC0AEAA97D5727437838E214264E989B18EF6D36BDC1DC842 +:20184000F3368C1ADF54E27E16806536D523DCE0EC03339163439596153687873119F91E03 +:20186000DC2404A3391628F78636F479FC58F0774D1380E42D4499740E52FA79F6492C10DF +:20188000F681AA86BD914C1975EB1C8CE2F3F3AEA403B34F2644B1D337C502DC93AC8A1620 +:2018A0006D44DE6BEA434081BB59A617E40715E60084224E5BF4B9C4EADE49C4E090C05F65 +:2018C0009CA33D50E552C3759C5DAEB7D6EEF634293A591D37051FD6E641C9510E0D6E6F3E +:2018E00087FFEFD10F1CCACED0345F6E035E4A268B4BAD51C717C1469B2FE1A5BF214358B9 +:20190000D6852BE33820FEB84B85FBF3AD848093F28F3D9F16280A00CD1CA540FAE77E7FFD +:20192000FECA16EF0D1D90489E22D9B7CB38413C1A4CA90C2C57828B360B4D0E51A68284C4 +:201940006144F8194FFC12C9009EFE0A9E160CD5908813C76B61BF536D0E1F5C432A3FFA04 +:201960004E9C44B21B4795EEEC266665B417088A6BD03ECAE7FB284336A50CDF31692BFD50 +:20198000C3529D63FCE1FDDDD2874D9A9B637841FD5BF382A5E75D80F3F53A5472FA2783C2 +:2019A000FFCA173262734354388FBC1CE0B17FAB59CB8BBCC3B79160F9DAD37A2379BB778B +:2019C000041D0EF9DBAA4E07B3BC217DB698BADFF656C05C0E460352728D75984E722236DC +:2019E0000A787E7D01E14F6FEFEE62EB8A2864079DCA88C42E03B1FACCCEF0399E6B995B34 +:201A000029A505A50136D30DF34A1EDAEED2843FAABBFA597E53E1A2B403EC0FCC94C68318 +:201A200064B03D7F0DAA18838301969127495FB7E7FB59348DFDB6AAEE21760EBDE8D1B839 +:201A400082ADC3B38116AF0A8B3C864CE230D47460EF0E5D6C348E2CB32ACA5F26A17F3905 +:201A6000A61F9B3C0C7D41AD3802C50B338CEAA232B782266C817EAD3FBF0DACB5766B9573 +:201A8000313865325F12676767C75EF89971104AA7FC7AF1EDCA825284A5FA61DEA17DB551 +:201AA000DC58001220CBCA88BBCCC5043F796EF0854D3C5C7FDC192A535299BF40D2B22153 +:201AC000B5D31AB6033215B5300E15C6D290451D9233111E5F992C05A763B6ADCE20FF98C3 +:201AE00075E8F41F49573FE14FB0E6F14C84F5E6713D26BFFDF8E14E0F4E22CE06030B55C8 +:201B0000BC098B232E7C074D9F470FB935B428A3CEB3C45360167177091BB3EF23443EB5DC +:201B20006C01FAB4C24DD0CF10277B03872028EFE3CAF12F73DAD7C024D015D78FF9510FF0 +:201B40001567EF7A9FF7436880A55C7E5B6A0052220D4D75A2E555736762AABDA2FC5B00E0 +:201B60001E035BCCCB12A3DA829EC758C136B63E7A4397667ADE08FC05EBB943E0DF456E25 +:201B80008C3F7516CFCA26190EB14C4B6E494AC459898CCBDDE108803CAA054557BDA35343 +:201BA000D4CC69337830640664CF5AD55488F90694AA885D4207995AD4D17B49F5A67E7247 +:201BC00030C786A075C312C76B8B037A66CB6D883260311D8DA41F0F47F54373790953D662 +:201BE000DE7F7516AD6F79BB5307CF0D7A306E565C65354524A5642DBE3460CC104CAD7AD3 +:201C0000109E04AF82A65B50A4192187C71EF534ABDAEEB6C32A9BDBAE1F395D7330ECC8D7 +:201C20000017FC1D25DAA01AB06CB443C4A6C0D931DBC3572CAA647E933A259B484ACED604 +:201C400019392B47439AB844F4A14700EED4994090A7D507B7EE790DA39DBD67FBE28CD095 +:201C60002EE6A851E4AD23EDB919EB30EF44E36075B7CCFF8FF23BB0E12653CF84C836B98C +:201C8000C317D5BF9B83B4B521E71B04B4DFC425C6DEA9C0C66FCEDE063A9477E1D7E7B51F +:201CA00010369C0E2EDB6B7FA893B40A430AF3C9C9816C5737304BB060A5E46B5054E27D79 +:201CC0002E26EADA9443AC801B4ACAD99060DEC745265BC016ADDCB8CB2FFD16BEB30108E8 +:201CE000CEF352EAD6E6A2F836CB05D5E86E982821826B9CA8269D1ADB5E58D7E725824D2E +:201D0000A333707EDD2D98569A0B42627E582C99E9BBB507EF493FEB35D02EAA8EEE9BDB92 +:201D2000CC6D57AF85BB75435D93061C8738223268A8F5F693BA227A8729E4024483A6035D +:201D40002D1EB7AE6C7C6AA6DBF13F879A39B60CCB3DECDAF77B635E270210E61EEB8A3FC2 +:201D600052CED948530F23ECADDC7F41CD7B1819324AE51C20DC6A846BB2343D289CA3A1F2 +:201D8000197B349933800DD91000D0561B69DE857542E46DA6C8080049DFD3AA2ABF719B14 +:201DA0007C94FFA70486F0F22A67611A3EF51B40FAE1D46900E1DD8BD36107DD43EE5EBDA2 +:201DC000D84F7CE01E2DAA2D7226071EDD13630FABD23AEACA87EC21E1788A895C1CDFA0DD +:201DE0009319F21F99850FE5B701094FC92DC1905793DE59FB790CB2053FD0D84CB2913BB4 +:201E00009CC2C2304456C22CDDBDE8D7E288BBE0351DC63C4FFD7DF7C011EBAFCA32108879 +:201E20001888599BCDE73AE093F3365576398911BDC54C74B4782BF506FB811654E3F87C15 +:201E4000718023F8BA5E80277525FBCFB1A3C346EDE7BB1D116D5BEC24F31AB89EBD961398 +:201E6000B702A2135F424B53AD7301A0EE8935AEA2CF891164590727C21C00C6CA18F31516 +:201E800003F42B20450EDF0F3D35F5335C4DF9D6DB11521008FF2DAB240DAB6ADD540D8874 +:201EA000E62386713946B1E91A23FE4ECC31E37BCC4C36FFA8D7762712D0F01FE2F34BB5F6 +:201EC000905520E269904C6D38D2D09A8131403AF68B02D751B8DC1A777A1CFF8AE963D6B8 +:201EE000ACD9316C9BFCC015DD21B7A57CC039EA6712A064D12A137FCB87836598997A0AA2 +:201F0000C7A4F96DB3F8BE130583534C089C715A621F9EA2D2EC916D3B17CB0517CBAD2D83 +:201F2000BC29ABF65F8A0F05222FD3472A52B60856604BF30AB11847E0BBFFDC07711C72EF +:201F4000400C8BE4C120208452AFE2EBD08237B0133547562B8D2D10D01BC3724D498BA17E +:201F60009B0B18A985B2B4F926E75117845F2672E8BFFDBF085FDC07BFE23C96255EB1EFE3 +:201F80006FFD67EB37F34B537C4A43422F0177CD5746C85AD3A4E35615D9375E418D3F8974 +:201FA000BC13EF97B8E41E9F750E6C4E5F95BDF83858201186F42C5314A39970FED55FA63B +:201FC00015BDEE685E2B0D3746A9DCE43936B842915686BAFA73B6CD779EC496164C0DAD52 +:201FE0002037C45194192D0480938736CB2306C5D428927F4A263C56413E2EBCD9931FC04B +:2020000007733E818E3A735529A1C812A81353448686A7E57D64B2A525E686DCF6CFA47AE1 +:20202000AAF26F7A90E6F0D68583295DB4DED014B69697B0680DF99831B2CD20DA9AE8FD19 +:20204000007B4CC8B899BBE263FF54AC65E8E8FC03976D050E1522E6A4A9A15A8EB5C58168 +:2020600068CB687E89836889B6604DA8C52CEF5729780800214A8CE488197398F6DF18F4F7 +:20208000F2507AE0D9569F186407C41F8B397A953443AA6F8BF006D6904E00E3C81611BA4C +:2020A0005F0AEBEDA237A36A5296A4456B25E2CEA70743DF1C9239176CA1AC2DE34D9BB3B6 +:2020C000510267F2BF66F35BB7B32A41A6D6E709835B8C8D13463AB5B6EE69AD6E60A13DFB +:2020E0004A3CF51FA1529D9FBB014877B610044F5CF62B2FA092F7A68E15CA5304C4F8B5D3 +:20210000B85E0A97E8099671F6CB121D7471B5AD33522D56A7ABBF6A5D7EB4E1AEAD70A279 +:202120009FBFD4F9E871737FAF78DA85D06FB47C239C820218C92AA81FC51F8209D98F95B3 +:20214000C699CBD7D9B398CC124851B0C163D9893A0C66D80FC31B6EA771C45F28B7FDA80F +:20216000825FD8B8738E468BA1F79853EE1C356DCF7794FF0ECFFE69D556AB08F0804D56DF +:20218000D4412BE8047BBA95D8235889CE14FA5FDC36EF6AF6BF4A67A35D6C49281A5C39D5 +:2021A0004D595AB58B2B1162D003AAC5EDD9B59F3223C9927D9FD9D570C9744D811C30EDB7 +:2021C0002B36B1F1591816981A81A548D1EB8C865926676F0ADF3AC6052C5E3BF46CFD9989 +:2021E000D5A4084D4BE68C16E40E319A7736F07D460691D139CF2FCB909DA7F34ECE74E977 +:202200002C79347C4814F22D6DFCD262E4338F04095E01EAB928793C0ABAC305389DE27507 +:20222000898DA1B2B7F2565F4193B142BBE80DE2CCAFC68BA8AC30D39112264C2CBE838752 +:20224000533D96DED6DB2C837BE85F503068AE286B5A13D5D21686A2A5E0191605787645F1 +:202260009935EFCBAD82DE72613A114D2E47A80088E728C512EEE4D22534721056FACE86B0 +:2022800067C19CEA14CB032393B88CA9DEB4C3071102E23EBD5C86DBCE4122B2246155A89D +:2022A00093E47A9132E456C531D330BD018D24317A945B5129BE793D4D6E2095001C553E21 +:2022C0008F7D981CFB58F4EDB1A780324F6175B553DCB6B0FF8CDCB3C2361DF102EC23B5AB +:2022E000F5FC5A933FF95BA7314C951B1C73422E122AF89983142FB732EF3538946F7CA79C +:20230000C482D70A814F1958B829255619F4DD811D067BE9F90157D1BAC5C03902B9C713D8 +:2023200064A8C10410E16B46FFD50DE38DB4A76F9AA33A1F846E66A8B53A8CF1EA52415937 +:20234000C3D808FD8FB5BFDC54E6E42CA4F01DCB5589AA71B01A271BE9E03FEF23CC138EAC +:2023600086DECEE4539632E33AA68527F76CB90004831FDB194F122782D8F8B556DA5221D5 +:20238000F4105F35CD0943EAB9AF3D9228C50274C97AA62EB255F5F2C9FC23D4E26FD729F6 +:2023A000C02C54878854B97706E8DD2AB5F2B11E4C60F9015E646214A8F27014230743DF97 +:2023C00059499D4607D2C20845582B5A2E943B657994CE746B63329EF44240DB091D8F91CD +:2023E0003285C86DAAC9AF44513F8565836A61AF75EFDEB2912C481BA4AF4F03AABEC4A08F +:202400005D76661D08258C02BD4DCE7E8F27BD7E9EE1E8C3A22A24BC2621E4BDCC371F552F +:20242000CD101E9C353D1812A986BEDE7E212CB621DBADBCD50014BA5CEAB654FBF2788AD6 +:202440008AA6F22B6803FE49B6A6EB4E43460310DEA6C8A54BD713F48B0BE555BFC84B7E12 +:2024600017083C57B640CABB6FCD7336AF5A453668D7133A65E02BB032F530538410610378 +:2024800088D2E097D3D96C6C25178588E51CF37F7B0BFB570CD940131776FA5E653BADA148 +:2024A000A523ACB0AE95475E3E7CCB6B66205E7365C0343B764BFACF04750E72A8B0D93948 +:2024C000B8644F451232863792559CD8B5BDE8972EB131228FBB949EDD14E931A937B39A19 +:2024E000D0B0C96E968E8DA52A016029EF6249F050F6A4DBEBEBF0A12B376A93DF77F4AE0E +:20250000FC282F6DAFCD6D61DC864AB9FD6700BD90B9A0E61BC4B67505BB7D1C728BC9EC47 +:2025200002D37327DE99578F88C4337644E18E13D3C8A80187F16FCD431B92E7CA5FF39C8D +:2025400044DE7D96D2B4DDC6F02587C1339AFCFAF8FFBD200EA589CC144F1BA5AA556CE0B3 +:20256000F8A3FAE556D0BE5FE787E8B3AD09646FBCAE9DC020F5378D1B66A7A5C137D64C85 +:20258000A39D130CBC5938C1140FDA1C192A88012594EFB0AEA7B5635B979FB60B0061BAB7 +:2025A0001644583C050D6088B9CF9D7B86B75FC9D85DEC05DFD128A5486CD96A5EE7432BE1 +:2025C00028DC6A8F7B6CC1CB426E8AD67B5E6C73B28CFFA2ECF7287CEC632032833CF7B650 +:2025E00026D4C9D4FC90EB7CC14B02BF605703DCC5B03A13AD9BB16392434328CB084CDB96 +:202600004BFBBE43342E1C03CF98E767BD779724C23826C7E2984E526B602450D16D214C63 +:20262000403B2D582574798E818364E4FA26F067F65344C8970F99E20210F6DC3235DB108B +:20264000B619009EDEACA2B4340250681AEC6D8823FE36EEAF97E7B6BB9D6FDFD08264D0F0 +:202660003A6C614AA42E82E8FCA4C96923B0805C2CCD14EF038F962C98FDC346DA788D433C +:20268000B242A45940A22D7F7F90186A2B7E4BDC896E02D89B368BE7A541A6B729B56807B6 +:2026A0009650622AAA9A79F95034335ECE229EF6E4989D5AE70AE9AC55AB11A8B8042E0AB3 +:2026C0008B9BF26AD5AB9459826D4C9F17191E6BFFA87B63D64B466AB391307B0C2938E6E0 +:2026E000C035D821D1F8D505CFE2B3148D5F318E8914269E6555C613CDAEA7A48989825187 +:20270000601D22CBC5FBE61A5F7A95EDA9B00C2BD881FFDF86213FEE66FB14647C274F507E +:2027200032270FBE82BE9A91941D73A9207ABD677BCC8DE0296B82EB701066E8CFBB4041EF +:202740002D8049639D92D858ECCF8D3161F052096649BAC69615D5B948587A7B662B56E1D7 +:202760004426FCECF8C6061F260705563CA2275E82B3ADD10E1B463FA6000611B33B82F3B8 +:20278000DA2128E8BFD25AF8E9B24CEF641CAF4A358F4B3A7F9DFC5B8496EEA5075D5611C8 +:2027A00097202F9DEE43FC24B8DF097D410E171621B4407F6BFDE83851783BC9767D4E3052 +:2027C0003E1D0E75DE4A37FF10032287DB0F93615191761CB34DF0F2F580CFE592FC50AD19 +:2027E00050CF0A072C9EB1AA5053BE90831C31053D720B11B56523458555B1A7A5D0DF14D7 +:2028000090FD8C6824CF142BC37A01B9231757FAEECAD11654D0DE097C6B08B75C2B425D0D +:2028200052439126270875E9B5588E1E9F91EDB573630B1F77AD1D62FC9130AE98082E59FF +:20284000E428C47196037979604709092D7D8D0CF6AF1955214F9A85523119D73398E9B532 +:20286000640860A2A1F4A057AC5459B924F31780F29C4826B41957A7E1815FCB6ABFB30966 +:2028800008F108C543B8E633123F205BAF95DB505D414447EC6948FD89750FDE796F0C720F +:2028A0001047A6A179641E96A5512C85D70277542413B55CD1908FCF49E970F45C4A798F53 +:2028C000F2ED2E1A5FB4464FE1B1D626AADF372E7963933A50EA819530E12610BE6B25D34C +:2028E00062D1ECCCFB4E78806BFD51E7FE330A5D98C416AACD51B542B6CC2D28EE9765542E +:20290000043FC2DC0FFA18B831180CDB2A3A6468AEDBD428142A1E78F6A41D0E7565B4866B +:202920000D3ECC65A5B6B9D6868C63CAD6BC031DC6956ADE570BE9E526E1529BC5E8DAC230 +:20294000DAAEFEC18C94B50B9B27C0D134C81DD6AEDE75225FEFA74EC4DC8280DEAED28E1A +:2029600034EC1AF1C388E85909E99661F2F5CD178FD7D00A4226829DAEFFECBF79C137DC80 +:2029800040811B8AD9C1A787129BFAAF3147192CAB64BACEC08574E4032C8BB158F5968FE5 +:2029A000360607B353D3CCFC207B59ADC18F051CB9E1D443A0D3B7F39299B0D1398156A5F2 +:2029C000D057079B08CD23D8B5CA8C78D88E2C541A13D3665E57AA9825F48940C80DBD1D07 +:2029E00098A2EF151157C9D790F6E3432881DD3C97EF9653E1C835E31EC4C19A0CE26868F8 +:202A0000CA1F20725BD08BBBA5F574225317D62762CCCFB82D72F55B4868934302E2A71767 +:202A2000CCE669D15E898964DD4BCE5C4AF9768D4F34C6B28A758CC05B5BB255AC3024E358 +:202A40007E9877A4DBCF2A00391A54E28DA4693FC5FA67FA04764CC691E129F256B1A62108 +:202A60007388A12E67CF7978E00C5670E8F014E6F15664DA721C3FA184741BDAB551B08BC0 +:202A80002208AAB1553A3BA11A43E4D9A9ED00BDFB772CC327EA4C6FC185248364A93C591D +:202AA0001088F5EE2289B07BB979EB4F636421DD5007518960B5A128B8634ACA48F83EE0F8 +:202AC0005DFCE17D6CC2052F1AE776E202AD7B58EF521D0B84560BC67DF387771048283DC3 +:202AE000708ABC81EFD499F34FB9B8783EE69CE70373A2BEEDA037EA19415F6674AFE83390 +:202B00002E002FAE4E5070151EFC8F37832C354DC67F4816D38388F63AC731DE39386CC54D +:202B20000F97E9B88089D754E6092AA2C13D6C1A19C9E9CB9141AD44D0B20F796E898C07EE +:202B400020FAE200B00299A280CCADEE2CD190647DF4C330D1EC1050273037BC505A99BAEC +:202B600084CAEE2D15559E4AA347E862E06A03BD74CEB672AA837DBDDDA32899CC9C02C61A +:202B8000DBED1AACCA13255B0D16D955E301FB5E6B6688D1B0E024FBDD03F82712AA8C3864 +:202BA000785AC65E11FF4DA2C0F3C23EA245A6A4A403FA4C5B5D1B768704AAD5410160BAA0 +:202BC000C07814FDFD125F15DFDE5F9D7E4567F59D6ACF39A80ABAD4EAD16B55B6649F824C +:202BE00012407EDF2FA50FA5D997F93515E433B4830B07319F374C23339C70898F4EBEA111 +:202C0000B78A58EB5F99CF40D4AF2C00F161426E010F7D47B29B37185D5833312C9C93FD97 +:202C200042EE4ECDEE988DE30E1F38D21BDB8F175A53C6E743130CB7B2464668773BFE09AE +:202C4000846DBD253763E306F94D976DA97D46FF01527B79F493821BD8A5BA7333A1E35A43 +:202C60007A596A99DF398933694EB63A3BA7C0EF18C0CE96F10CD275992700994973712C40 +:202C80009D1FB7A7108ADF01729367B81DAE7F6F532344100E6694D8A57CADF8B710B7D500 +:202CA00038FCC55225503ACA7F8EB15941B6B8C283666E6107813863CE615FBF69C7B10FB0 +:202CC000F3EADDFE7458A1DD3E65574CCC388B08C28B9DF7484F0A5C34B4BB2457C79E5B59 +:202CE0006D312B51DFC9E7C471B24DBFBC4C87CCE646116DB23FD82A0D7CDC95E65DA35709 +:202D00008A8D293248316B1508E6872A51FB3861418B4AA79B734A58864A53AD5FE8625A84 +:202D20005508042456EE5171603FAAE170616501D2ED841C21DAA588CFD298E6030BBAD960 +:202D4000CB830B082FA85781B8A9A61BF28BEA5BFDEB3F50B25408354C3E9A9C16A7732FA6 +:202D6000E7E75F4146465BD4EED92BA71DEB9A9E3EB7430210ECEEB1B4FAD52AA70AC75205 +:202D80001E21458ADF0B52744C08A3381A529119505C9F070F510836206437AC819938C5C2 +:202DA0007A60A9034D7D1DAC93B31D30AAF419788DC06EC8BCC900FFD16D143F823D06B922 +:202DC00014E7E5346DD23CA6927DC23EC2C243A183A6C1F8E8D1CFDC96B45F4EC91B1D9574 +:202DE000C13C43F61391809FB228C0C3CC779AD35BD02D8B0040E48EBD6D729DDB0B37D50D +:202E0000CBE89407992FAC56A4BD068753AA4C37AABD260DC6D925FE006EFD4EB08D33B1F6 +:202E20001EE20EA4D8A674D66182DDB07E34C4CA132EAEB15326275575004A4F533987A40E +:202E4000E370025DFBE7D90F82ACA48DA862B5AE50B93D1B6FA7E200161A1AA8A123494191 +:202E6000786F9C43F9261BC7865A94D03D77D9F646C6E803F01B8FB31EABA8289E4AF461AA +:202E80005A437552A8D91F24095AA8E4339FFC822970C3589F0E002820FE323D58B95E6BDB +:202EA000F7463600A0451F990C3974F0C10CB7666EDBB08B1535BC30FCC0349D12F48C8313 +:202EC000E1CD2433928020CB8440C3C5D74C7BA2F37F7CCE634A8B37CA1933C7963943BC8E +:202EE0009EF3647BA54356A5C69A9EC329851C467DC7054A740AAE0F7304ADE8EF41B226CC +:202F0000C03A8CEE86CB7AEC80F58BBE5209967D07D588E40CF3B72440B05D40302EE34822 +:202F20008AAA2B2CCE572EA7C91CB620A8DFBF2A5A3565A4AB3EB2FC6B7AC56F2185BE6DC8 +:202F40004D5DCE42BD23700EC33FD0DACCD972F4996746ADF7914897A92B17E9662484D88E +:202F6000CC2E5A83C73CCD35F083A4113DF7C41C4D0181EB583B07C9498F5DAE79EB6D78F0 +:202F8000AA61EA635B8F60B8C9F17724AD465E6DB2F3622B6DA2F86CB6532D66D5BD156379 +:202FA000CA6C177B5D75F7562FEFF4994C966B6908BCB73F5ECBB6A03528975CC44497EDB4 +:202FC000D07FCA1F221060F50499F80374F3ED90C74282C2B30AEE1D66891563EBB6AEC526 +:202FE000BC18CBE05681CE6DFC256D31282E963D899ED2EF499D8C34A0AEE6CB0EF823861C +:20300000CE71F235061ECA44FD26675AE272279827EF89A44876486CE54C13B9FAB253264A +:20302000C20A45BC1AE1EE0AD7FCDE389265C106B4F95A394BB9C98DD1CF6311A5177C093A +:20304000B039AAEA1B0574B24F80874AECAF71D27C8A94A1F876CF68473A0186004A8D4C24 +:2030600061C70F3F5C0E91BC4E615C5847F18035FEC871BD1C08D9DCDE8D84447CD54658E4 +:20308000848C8FF53E7E3B4384EC085D33CC1B7FBE78EAA6F3CB186BBD6A2C87F113DCCF64 +:2030A00086320E7183D49F437E1631964C88CDB46EF0C04B7E4A8E3D88D6D7736573679479 +:2030C000747E27ECB4AA1B05F7B06375516A6F95483AD61459248BF80B7F89B28A0F64FA07 +:2030E000B776294BB141BDE4152F96946A99201FA6BCDE349A889E54F67FD14251FD0C7C06 +:20310000F5837239DC423E8B5AA3FE5439E9B030CCBA2C35EE48339BDD26AFD6F8DC007994 +:20312000B3947908D8E0B0DCAC90FBEAC06E5DDA14A2C07F0A639BA939E3CEA5E2904E0503 +:20314000AB2DEEA6BFACD759AE44D3E530C1F1C6E5F36D4AFD6AC3961C297AAE3A8CF48B15 +:20316000B35CB3D794397589D366D6CD9CAB23C85A064325FA0A0405BECAB4FB48881C26BF +:20318000B55986BA86C7F53219DE594883B25E1EADACB72B9ED71C8E46456CC91AF92FD0F8 +:2031A000104F6AA87C8C9CFBD304812C9B426D59AAA2DC5AF6830EE124BDD85995EF6B5895 +:2031C00092FF10B83E9D50EC72313A6B14C7EFB037134AEA7E7AC0FA3E89776CECE3F446DA +:2031E0005EA54DDBD97DC8B9D6F0B09BF7C51366E4DD81EFA78DD21A5CD4E53FE228C6B959 +:203200003168119E3D35B1BE6AF61E5FC9281FD84EAF38E59834E63DF01FD89484542273CF +:20322000D8DA03A870C1D173278B3F312425274A25F6140B52E856103484ACECAECF4F0BDF +:20324000035E8ACB1020F2ED107F771663BE70E5FE0BEC1D8042F9DE546567D9299DDD18B8 +:20326000166F0F956EFCBABE66BD5D63427D1AA4AFCE0657C884DE277584C1589EBFE07DEC +:2032800073622B4E8A2588F7A967DE12751F2C936029B1D1DE258B9AB044569F6561E13C60 +:2032A000494E105E4782B82C2A9026827831D791D004ECBED1826356915951D9730BAD4CD4 +:2032C0004EFAC40C891CB3303BAA4BFE399B9AF6A8BB9FB437FF2FA22D0D3B6102B0F588FA +:2032E0009154B0D08C04496316FD43B7F370D0A739758D00A7DA40FAF9589E4950CF4C01AC +:20330000D3039AEFD64DC9A83F1CD1AAC1DE159C4E47865078A5F694B97641F3E38C455B10 +:203320004B69DE7FB87F6B2E41335B42DD15A81EF01C47B595AED29A1762702EE9DE0D62DF +:20334000843A41FA42139D7C0C4B822DEEF2A65ACE79991DDBD7601FB15B9A3AD22E01F021 +:20336000B1907DEFFB1A11ABA77BD96331FF814C3D9C7D12A27E0FCF2C0FE770F7DF3897D7 +:20338000BDE7D739D594AFBA17BA4CA12A023C518C7249A4DAD5E4A1167D8DD5559FCC1A42 +:2033A00023AE9323591CC50499C84A379A3A066AA60DE46E33D02F59CA456B5B9B54CF6798 +:2033C000EEC3DEF5A5084A441FF6F23DA7B669D74BD0621DA5D0CECEFE5229C2DE60F1EA4E +:2033E0003C119753AA4AC77EB95A3BE4CBC4DFA157256FD88CF882F918DABFCB1B3B166C06 +:20340000CCAD61539104B38191CBB81270390AAA04D6093CF56CB181D4E3A022FF5D91ED2E +:20342000BDC8FE8609655FD44287F1FAF80F2AEB86A06F483262BC307A7B36639260608253 +:203440002944B4623129F84C4F3A388C0F8944F58C3E3285A27924DE105327013135541535 +:20346000E542211B2DC192557D7C5EA6AC77E4E49374FC9CE435C7938F2B0085D83C09F6C8 +:2034800035DD1F48E464532705D866063817896BFF42C3A3B60340D16A8336601DAD500C4B +:2034A000014190C102ACFA1818C40726F6ED6F5D570F6860A9281782631FA5619633E166D1 +:2034C000CB0CB5A1EF0C8990805027BEF0247C8E042100FB0E6AA3584CD10C3E2F1B9639C5 +:2034E0004778922E48840AD97701F34556CFEFD00D7A14434190767E6E9FDCB57BC3CE3F7E +:20350000DDCD40416EC6A32A08769500499A04F14F7EC5BF4A5DEFCA59E4FD68A367E72D23 +:203520007B76556FCB769286F76DAC34A5914D1F29245474AC802AC7E30708A5376711829D +:2035400045EA3E1AEADEFF3851B84C4544548F863F33400777B8E74D2B401BC85CDC28B71D +:20356000C9409357DB10863F63A11F1921880F449BE7C2DD0FCB91640A4B155F2B19425AD7 +:20358000E49AF0D33C8286DA7E55296E8B8F372B97C3B803DF1350B55C10AEA597175E937C +:2035A0001E361635AAC2B657897DEE5E8D69564089F445C2CDF90805223B2D4CBDA6B79638 +:2035C0006C3ECDA2C78ABCA41BD8F60CA0C09D6382F24E5578ED295EBEC0E325526FC23E82 +:2035E000BE5B2BE8749AFDA72786EA81F51C297FB103C3B3AADC4DDF4C8DB9BBB2DEEC2255 +:20360000E4FEC4B3E4516BD2F41DC56F2A441FDE21B6C8331CDD1761E5BC2A75B3E896D2A9 +:20362000211A76A9E3550D4901850C570FF4168E6DCBC8365CB33D57AF93E21FA5D2A37B61 +:203640008E7E5708AB714C6FF3CB09A44D4B96CC6B3075ED13D9EEB04436B75E3EB50EB6F6 +:20366000F94E8C6007A9AD235FCB70D1940A7BB6922E46E646C762BD007831F28B578B4CF1 +:203680009B31BDD2E1AD6BC89C796DD4F1312739F2110765686C6BEAA9DDDA1DE534D3B67F +:2036A00031A1E37F55F6A0B48913BCAC5BD751B92903901CB5BB25A966D1FD9B6B7D5D705D +:2036C0008B55A1DED13E188C52BE47C9A951FAB02DE2C1AAF0FA2E78AB6DAF0B375A2F2850 +:2036E000CE1BAB96639C26AB139DB76C0576AD8422797FF601FB029CEF49A1D9D8D8B3C5CD +:2037000008C7DF52866A183BDA3B2521F65FCFEF01A048B9FD2C1316E65C31C422A11E09E3 +:203720002BA1D67DBA5F18E95D5C2787B2F28BB76178A9E2FE8C172329C08EEDFFA7AED84B +:2037400061DC6CC08817B725CCB8F151E190400393120C56714CD0D26C266911367489075F +:203760001E85C131E704F2FBB645A239E9F3D39B744CDB883324A9F5424B7DE6EE2EEEE4C6 +:203780005A558474E947293EAE18A451D62DB74B95AA6CD1A0849785AFAD37F34EF2BB5C92 +:2037A000D6BD2983EC2769AC06C24F49518EA44A5BD09D04B6AD9316F9638D246839280CBB +:2037C0006360D0BB039C977297A4CEBF70605FB2FD13A5606E74CE82ED8BEAABE2B32374CA +:2037E000B084E2B6E34C282E6775441679FA671243C2400949FE900B1A1DB53F9A4B6B9E0D +:2038000041EC3E6390A2DA93855C973E341E5BBCAC198FC3B9985CA4768D9483045D73DEE8 +:20382000566C105881284E783AEE239C463AB933A61931A36C976FBD1503620CF268FA13ED +:203840009AFB52BD51B2B1422CBEED05478E971099FAF7BB3DDD9BB3C968B208C6364FA7EC +:203860005DC19F031D8FD552B77BBC014F99D571B66364076939757B49E0688A7F6F7420E5 +:20388000FF0BA2BF094AE5EDF457905C777AF6CABD108CF44FD7AE13CC8F9EB4F41BF1EEE1 +:2038A000162FAA6AF6BB144C197984631C3743F97D346C9B11BD7C14D098DCF83AA0170E45 +:2038C0003079C66C0C3A76CCCD68DBAE411997322E342E551DC31B8284A8AEAC683299BECB +:2038E000F92F9790BFA16098BAB2DC08DD719B502B4C07FF9C074BA22497EB338D1C674D55 +:20390000720561322EB67C1B62BF22B5470307F977147E08E1BE48A22A6AE3E597C7501C20 +:20392000059E5675085E678AD9A6717C9D522CC972A4250F67AFD5EC4223275D2116050A22 +:20394000D1FBC1DD5BFB56B47352D52A5EC0509860A7748A60824B01A6D63182D0F3A0D23C +:20396000268C5CF9D1FAFCAC61DE352503B782AA5DEF576CFE9627DA0715A6DFA61EF1CB89 +:20398000E0A625EBA10AC903036820433C608933CF6E4491F78C715D385280D55021F1133D +:2039A000C6400AF79B835A0E27AEE4DF5576015B0F3FD769D3D917C2C53C8D8B0F0E6B8A7D +:2039C000B9A4FE552AE88AB85EC9959F2B382E9C193D4E81FCA2770B177009814A67706183 +:2039E000ECFFE83634A4EF0EBFA7077371FA18A1EA71326C3A58F3782D0F98A1E3885C5B58 +:203A000086A8CFB4ABC431C028F89724F4D747D3C7D79C9709A9AAC583CA744745EE113364 +:203A20005C8CD7CAA4153A0C0F8E8478D83EAC5B8DED1730749CA917FD1778062CD5A3FB86 +:203A4000997252A9BCB4D31403D82ACB7CCDA4CA4B6EB1BF86D324120DCD4880688106E059 +:203A6000DBC87A32853DF4B275D9D56AAF8343C26F8C9AEF5479DE2D9719FD3B40472EB121 +:203A800096DB36A98BBA333D744D0D3393E89F3C0DAC88D966460088E4921808AC290E4DB6 +:203AA000D50CF4726D9E9519A094F1E41B4C1972BCB7AC3EF38511B4B644F1E04E36930A85 +:203AC000D5128FD09FD4FE7A8B576CE5FF0226EC5995CF77B3CA44F79675CD025EE3432BFA +:203AE000D8C84A6394C7E1B4025D89874FF3764E2603D39C1DE43E10F696F7934C26B701ED +:203B0000D91BB8DC3F52C9B84D64E7A533C903A00F192AD962AD2DA2D3C89DD51239B3A17A +:203B2000B46923011AE6067AC9BE07BA366711AF57AC18AB53C31D94E67F4DF179470E5AC7 +:203B4000DBECDCE4D41026BDAC283344A8BEF6BF4D05E979511B59A6AD10E257321E4EB549 +:203B60004F892CE9A4DC6441131DABDBD69D8B02F6F84DB83F8D3BF550B757136FCF01815D +:203B8000B0903C20AA1BC7C50C067F95DCC6BED99E97BC21783B6F6DAAC9F50428786F4974 +:203BA000BAF9E67C80E25321CD1920E08DA855B86C941C689424F37D0C0B4C4123DCA3E21E +:203BC0006A1688B4D030FB16C10881E7007613E648BC8E20155B339F34E42BC23A8B610059 +:203BE0004886FF61C38A45355E8F15F32E0DF8FFED8B085FADFEFFF220E24E2CB001491F99 +:203C0000515A3CFD285FA33EEB134998E1D2687446E91DD3FEC0175F9F34082595B96FECEE +:203C20000B71E42017272AE4C8C56D37D6100A7AF8D526306226E6C22DCAFD911DFE86BAEA +:203C4000379ABE0B66EC6E7F4EC41AD10CDF72D7FADA942C3537E5B1689AB054FEC0E0948C +:203C60005E9AAEB23761929F3681FF97812243057B83DF752D6BC2C8329141751998FD5AF6 +:203C800046BCD8E0FD46745560F2B93FCC3ED48B7EB21EA83551449051F3277C37E60971DD +:203CA000F6C13D3497081C8C6F0F73DDA2B72A908605878776ADC166AA3C8E06A5ECAFB067 +:203CC000362380AB0303D4C51945D5C16B45B3100333F6CF1F1A844569EE66824975475EBB +:203CE0006747EB35694384AAFB62DF075E1CD10A62A6A06E842ECE3B8409BAD903A4C9A083 +:203D000010BD28B49DC2D20769C402D8E0DEA1B2F9E07651B0F2084ED73256E9CC8E3B80B5 +:203D2000E0F7D5C4C5CD784C08769C58849B9FC2F2B2C45F2DBF5A1BAE5FEB0FC2797F2BB7 +:203D4000A51E5EB90B385DCD5A4A8BD734B96D2B25B2827D55024CC9E50412F3B187093CE4 +:203D6000E073315681088998FA916223B573727FE8652E64FF529B62B48A82B7C7970A6921 +:203D8000BFABAA25B757FC2FE6C0CC86B5A0E165EE7C5C721739B45313DF7ADA8A4E3763D7 +:203DA0002121A3F1A7ED15A4370A0A1893D032FD048A854229481294930F4D9BD9B2E70E75 +:203DC0008503B9FFC5624104DCD4B61F8EA77D9B3BF7DE8A81AA8987E5706E78ADB1A1EA6C +:203DE0007E73540360E7F252EF07243CDF47A6B0714E3EC616D23B6C6176F6267DD93598B6 +:203E0000B4684F451720B0E1E15CE027633252FB6C0F3C49BF08421766E380DC519D73607E +:203E20005CDD931EE6110234F080547B49D7BFE7BF82333E00CCE93D1CF97AC6C046F01166 +:203E4000DA02F8C3CF71393B417C512858BF26519792B9EDC6B32F5E01A73FDF1033BE4C6B +:203E600076121D113205A8DC7564F0C2D4198267EC508468238FDF7B89EB17CF29A3D8DF5F +:203E8000716B96887DFE409BB9D9EF2025AF76EF685B54AF6AC0A9A3E5A365F21DF6C9CE33 +:203EA0009A37899341FC4D5A77832F3B42A1C35D3968BC1BDD47ABB87415BD53E4ACE20BB5 +:203EC000C43DB719B7EB6DA90F70A3CA13E654D4238F5251B6E72191862ADBA988528B0D02 +:203EE0006492ABC4DDA406E47295333F69263CB267C62D5EDD39C546F2C433E9011C7BE8D1 +:203F0000854459BDB26312C794B861A5813613A192E3DBE0E91BE8FA98907F6DC2DE855573 +:203F20009D3BD270C36987F54EB38B66DFC19E0DE9489C8D141C141D893199183D47406137 +:203F4000062F9A6E2FFA9B899F321AFA4D455C4CD77CE686B69D27B993390BFA8123FCBC99 +:203F6000433162682C54F2FB6BDC537C4E2D92430C1C6AE8D0DBB263E38DFC7428E8A79AC5 +:203F80008964036827564725E62C920E6AA841BD0484BAD24A76A48F164665F0E679C6C27F +:203FA00095F5E614866B05B2B32C63CD5C1D8839969CB2847EFE07F4281F174DF80C54E8C2 +:203FC00050E20D78CBDB89ECA537D14C3AC359C3E8F53899F70D1F0013C2E08F686ED96DCC +:203FE00092C606728CD3A8F1518D2D48282DA5BFE7A1C6209ECB05EED642F7C990E083FC5C +:204000002EE2B1DB2B8B9CF7D9C2B023E79B07B8D13C09E9321C935DD794311F8C1D01C6A4 +:20402000A96BE58DD0C2180CB71DAC5A0FAA1B87F949FB8F73FF65216A15335B2FF4F92FF3 +:20404000AAFBE60E55DD231DB9B0E2D6FBC3DDD110BB4AB0775FDB2609B530D298ED937BD9 +:204060004C7537A98A5044FE4AFA7650504600E79D1CCB12D558F92A6632F33D35A269CB43 +:20408000371C6F292F090CF25699070236FAD2C18A58D23E401A5406EDF22BF4DE12C7E405 +:2040A000440978C2A1A9D99D261CB1B88AEEDBF9BD58C4D68C97F8B83F1733D68B00FF3E19 +:2040C000793518D892BB3025C836DE78BC6C86C3457BE219493854D80778DCAD44190056B8 +:2040E000B032552951C9C78CE016A142DD10927B1077F20ED845359E672827D4F009885747 +:20410000CCC2AFC477EEDDF90C6C5047BEC4EA9977A90E8C64CFD1E1AE336706AC18C7AF28 +:204120009D1B7C50BD1FF15ACB9C24D4D3D081B799FF590C8F0A7CF52F8A8EEFA56997595F +:204140000C8738198E4FD347694035DF61A597675093C36DAC548C4B33FFAB9D003DC44915 +:204160002303ECB3FC97D988570A928C61E0F62812A00E11F83D5607C2FED19257C9E8EA30 +:2041800058EEB67F7990146097B47D03D784CB487AE992E8ACF580976B030B04C7960C9DD6 +:2041A0004030A6DFFE8926563574217DB90DF5FF475D93D83DDCA2F3E1ADABA5C1E7C7D626 +:2041C0004A56117AEABDB9E5DA0B30138599A53DF7843211C72FE73FD9F4EEF65586396E3A +:2041E00083E2546B09F4F7F914A0F152E53113A779B9EC8302EABC846CD29E6ABC51D26D88 +:204200005A40F5FBF665F52BC044DA4AF8AEC8DE94AC0328756FC2C12BCF76124EA6D3DE2C +:204220006E8B279FCED65CF24CC005B4063C2D83773F805A7EA2785A3C0A00C6DC4BFF78EA +:20424000FABDFE01F286B393B5FFE1BDCA8A1C3192188BA94F59DECD31105F94075BEA073F +:20426000B714E74605DC67E2E770CC636E815C749A1DEAC662BCA3423EB1E30E70DDE0CC94 +:204280005FFFAA6168B9E7BC5DA5B21D64DC66A3E5947E8F59C8E977CD0F68B37C7E9FD46C +:2042A000EFCDCCCBDB09A16437E1144EAC942EEA44CD229140DDB884C09CF3A9EA3E01D7DB +:2042C000E79165BD75D4338594B18E64321159D953100CF226E2753023759F5B5235EDD4AF +:2042E00007DB0FE481E78B282BA36128E0CFE4E25AED45B898C4C60669D1EB3A332560156A +:2043000035C952B3C3AB715C3AF7D79C92D601EE172DFA92F548914CDF0736F767A0E7C2B7 +:204320007AC8F0A109427A80B3BA52A4776B130CF5A7C8C4ECDDE9231E8912007F1AED2E97 +:20434000643242B6BD26B41D8A81E345A1649D0D296DBE0FF78F4BCBD672E684B99131709D +:20436000DCE8E0DBCC84F984ADE34C5795D05936C4F4F29A68A99BBA5AEA5CC800DB5988FC +:204380003F328DED513436BE64B8549A90DEF2FD16EFB2D1F2E368169162C7730C69728CD7 +:2043A000F0136A4FF4F58BAF70EBADB2E28D86D94F62D97D1E21D77F2FA66BAFF4A59A32A6 +:2043C0009D8DD6EBFC50B2D556EFCFD64708359939698CE102285A4D51662C77F552C74A86 +:2043E000FBDBAC5DC9C802CAB4A3DFD10712B0699C05EF79B05AC0DBBBB8AF6E821EEF403B +:204400003F435DF9BA0F72B68429D6977401E0DAA8AB27C14ED59C61EE5D44E82B4C198D9B +:20442000AB575652042C4CC7CC2226256188AD20416F917478A1E3FD13685118D0C714144F +:2044400056D707A90D445A8B9FADDCF95BC119C5AF786F58D5D99371BB382C56812966C544 +:2044600083A828430BFC80D60E4D0DFCAEF1D78B5B96C6DB40556868F8024B1607DCB47487 +:20448000F1A0D4B756FDD5EB78A60E1D7040DDF99FB088C777C8FE742EA608B49D83AC393A +:2044A0000DE6BC43E47E7DBAA0D1DE13C60F90E99BD6FC901EECAA15E47CB81C6C7BBFCA57 +:2044C0002D811C136C7FC9A60E3AAEC87F1CE6C9B398BE76B0078743FDF542764D7C812C7D +:2044E00097DAC3E38D96FBD98C15B6A120FBC9BDAE87CECC9C76487CA86A5DE01287255013 +:20450000363BA988D1C27A44FD79BD30824EC353FBAC1838C0DC42FBFBEE726D8BB7601213 +:20452000FAF3E91B78B1D10BE4FD1E9B63A8ACED1185356B742F36128CCF9DF5FC38ED1602 +:20454000DDFFE4D091A0080C1A0BDEBA6CFECBD21498426741D714B5D08A0A1525F9F24AB9 +:204560001078C7D0F768AE8FEF01D29D87D7FB45F8F215F9CCC0B07EB906D60B542310E9C1 +:20458000D9EE3055DDE0478CE0EF1EE5209F1359CC76E5D3C5AB85421694277D981B85D9B2 +:2045A000994651CC9E38BDA50F4DEE2F27E11719398B6C6FB88B67F8F6BFB369E9AEBED2DD +:2045C000C2D53F8DDDE253ECAF5133853727BBD002F42BD9ED67ACC99A8A810BE70D7C5F97 +:2045E0009EFB0A9733750DEEDFCCE83342B1A33CA9EFFFEEB12CF0938321D93655B086FF24 +:20460000696953393630BB1618B04CC08C8121747DB13547E3B28D1A02ECFC80AFE1336A12 +:204620004E8C8C323DAC42149BB5343D734D4BA537C58BB1C344F60C591FAC44B72A57AEA3 +:2046400050B7413EC8ADAD2163C735241BA3FBEAF8369ED86DF81F17E5448EF99C1D0AE6D3 +:204660006DD0EA50171A12803D424B0E3DEFE7A7378BCBD65E2C9BD0B198F8E11F1FC19B5A +:204680002AB05680FF217B95F3D5F7A48013CB9F0FDA8E84360227D7D8E20BB1DF12F16BE6 +:2046A00086D76304B2BEE9E561D06111DB73356E88B0DCEB9B03ED1E4CE700C7B3F75509BA +:2046C00064C02647D2C0282F80E2289DEC6B0EA50D7802DE240ECB8CA593CAB97ACAB6107C +:2046E00070FF8A96F4DFA120E82F206096B85BF0C406C1D52A48BFBEB3BEBB88D49F59EBAD +:2047000009ACBCF61B85ED170A83E1B8E3D15F3E1D7223BEE95DDF98F8C40C589F9EA18567 +:204720002FFD0F8E96FBF4D93738A655D02E6C9439387969393DB304B37786C38589E620E3 +:204740009C712D916E515D05725DD2B1D86AFFD8DEEA760F8EA4BF7E541CFAA8710CA2F421 +:20476000DD2E8D31ABF074E99F408A05D3C055A9BD32878A6F66EAEC1A4B27820CAE6C8C0E +:20478000C3DB664838B7D041974E7FCE00BE0AB0F82FC764143E0BC9C163EAB5A9D3569D79 +:2047A00067C23292D5D8DD123D5D1BADE9E0B3794F51A94503364E2AD6CE6B1D6B670F7D50 +:2047C000DB6DD6E855B52DDF12E9090DEB9C8DC955A731CB31DF4DE1C9331AC012F6883102 +:2047E000E111572520A0255965D9044EA10B699B454003B940019FD18946D0320AEA104CBA +:20480000DB3E49447C982AFD297E9E06F428FD352F3EF38E6FE07C876BD05AA7C8A91C0213 +:204820001E88C37BCD3939016CE81F2ADC49CDA4093E9D8342F0731F548EFB9D4CEA90C9ED +:20484000C62620E217C0FC8EBA84ADF837C624BBFF826E2EDC6619A4261DBA311D8B659D56 +:204860006E1FB021614E9F18CB296B9217E6BFE3FA4F9D6C5F9AB762C840A887D9225520D9 +:204880009893EAE1B25C36160D09C128B8362C1ACEE420657A9847B316C426AE804766482F +:2048A000922DBA6BF273CECF36A28ECC138D4874128F07380F66A0B94CD3EB3B8889A9FFD8 +:2048C00005A32A7F99EE90F1E1A5859F2687999F8895C045BEDF6E840766D2C7065DACD258 +:2048E000B1144AB2786B8775D6B225EAFFA3CD8560D286B24C246373BD057A541559584F38 +:20490000FDF1F3B999FE4A78FC37FD86EF2C98CDB9ECF4B9F93129C540FC0E868B1AE69A0F +:20492000C58537D5E6A01DDCE0DF69AEDE47ACCAF3E3BB21C99FE13964434F46B233B3D158 +:20494000566F41DBD5F804B35452EBD1C7EC65BBF0C0CF9BBCCC42F47FBAB986C4729B5D3F +:20496000A0D4B6C8CED755CD590000292D1E9A0D6B4B00EB9E21D1341133B9BD3DFD5088D9 +:20498000E441AB7F9C78E8693CFB4D48D2A90B489BF0A5EC7C9871726A5FCFFE1E711D92E2 +:2049A0000A823A19149CCB553D99B48ABACEFBB55642EB64737376A0BC33DCF3A2DA0C894A +:2049C000E65CA784494E3CC73D8216D30555C3BCC3DA39B12794FFD53B707D2A762D3362AF +:2049E0006255C94EC4CD1F62241F76AF2AC7BBA4BE228AB27F25C2FD7BC8635D204F6A8B39 +:204A00003631255C9194B5F165EA10E0ED7A63C4134BCA685E3B9966BBBA8060D6ADC62E22 +:204A2000B3875C8122D41C5AC5F91D0FDE98D6971BA44C131B110C8D9D22E5C8CADE01C668 +:204A40009DB3A488CB16A0B79395B7256915898F9A0D05D6BE4E28F85356D7ACB9E02AEE7D +:204A6000266CA1D5075542F1131E0F667DD6D7542E991E422758C83E1530FA68F80BE161E3 +:204A80006DED44FEA2AB6D2AC79E4D61E23C3D44B13DEBC90D21865CBFE0A7859CB371D9CE +:204AA00001508903AD8553C2ABA42BE431756A004F77975061C0E2C2AF288A0F0890FC27C7 +:204AC000B7B8DE175A99D7FBB6A6E20724A59B3E870427E17C921995359C9301300194FD50 +:204AE0008260596141721A8C24FE47C074235EDF4300F9463A8184D8D91CC33132835B5CD6 +:204B000009D844BDEBA7057384DB9C451FED23695437A3DD5450085FA46C12F6A8D3817B2C +:204B2000D0F3302D284A2A98471AD13BCE287A6533C705D80E5A9C7725AE82BC341D535484 +:204B4000663528E9DD2996BB8DCAFAAAD1C608E5440CE0F998B49B30216964A87C9E9A1732 +:204B6000EA5CA81BA435562315E2C75612AAEE7EE0779D619B321B59F913DCC7141572D2EC +:204B80007928EC3EFBD65DE70014ED9A0960215D2E443C4359FF70957CDF94DE88FD95DDA1 +:204BA00045FF479A69F499B1D95338E707B77949AAB92F29E7BD241830471A00332BC126ED +:204BC0002E89879A2EF2169BD1E350B251626E7A433A6C4CBE64E65D04156C7FE9EA18163C +:204BE0007EB3140B5C35A3A7B19FEF78D0449344E3184470C08F44E11EE958D294AB2CC267 +:204C00002DF26F3C52F0F935B37720EEB80B7062AF338C16A1B0F36624E10C1B32CFD2E080 +:204C2000F19DA1C8600716252B7427FC7612F10CAF3443451D536B5292091E9DE504D7CA1C +:204C400094B7F50064383D9E45114C8B65B28D81A20723C9C30000613BDE5195900D6E2B5D +:204C6000BD3C29E656754320FF52FA9DDB41CD0EB313CBA22571BAADEF46962639D4750874 +:204C800083303E8F4E2ABF3BAF6D51C41C9ABD78CB879E23ECAE06E9B738504F717C3C11A2 +:204CA000004F68F02801584B8A9F5A781DE06187D0331EABE001555C77A2FF5754FD709C77 +:204CC000C81079CF9743188ECB5E0BD622981805583558455EBA0BD4FF2A09EAC61586AD08 +:204CE00079AC9DFA392A2B9C1411D47ACEED9FE6A72A186CB221BE1D51C456362A9B54F668 +:204D00009AB472A8343AA506185C06099308E097AC10BEF53C02342CC46E35E6738D9D6A1C +:204D2000D9D6D7562101E4512BABDB89C7376770E4EB2A2CAAD4A60105C2C4DA289A6295C9 +:204D4000C1301BA4A30FC79C0EAC867E8FE46766E67E8D7B2BCCC59201E8BEE13C349571D8 +:204D60002907D3998097C786A6C03095C3F3A2A73B77310354BC252067473C4A9775DB5162 +:204D80006F67A52E22276665A9E12D359D4C44FC5DFC85124F9BC3E01B23F1746C727B00C8 +:204DA0002F5F6382C891DC2909730E57FBBDA4E1CFEB9EEE5EB23FE3A73088826BA681AA6F +:204DC0006221B719BAAEB6DC7D85BEE00F1AE4D1A760D76B05CBDC8758C8F4F47CE0E2D274 +:204DE0005E51F05ED763A704E052234567ABD2230340C71825C10289FD8CA02BB9632BBC46 +:204E00007378A988C4C44038B3D0682E9E8694D4B75433EFD9812BEB0397A9BB9E3461C043 +:204E20008856ED1ED40A49C7E06C18BC2E605739546D94E8F8BF64EDD19DDF4285F2FF2FE4 +:204E400035A711BB5438281F34EDFA782072A27DEA101504742FBFC79EA9F79D74405297DF +:204E600011A245AE64DE923FD9ADC8A0320B678102707B890F1EF700870375DE18207D88B2 +:204E800038117780EEEA0DCA7E1216A7EABCC7BB8FE11A382F4706F6D2985DB2D69A93D32B +:204EA0007E3ADCCAF0E9B4217DECB066A056FD839B9B5ABB0A405498CDDB596667A768840F +:204EC000004E66DA0A8692F7A62CB856F357FB774C6F6FE232FB7D85C81A161A9C78B4B4C6 +:204EE00094C5612FEC8D9C410AA0A13124C5D5076293B5F94C89012C8C57C5D226AE5924C2 +:204F00009A80A01DF65C07B67D16395225067A98DC0D16794EAC716F4F8682C1D9BC80A42D +:204F20001595A0D4FAD863A99AE9CC58EFB6EB37ACC15CEC1207F6B6169C9EB873B9357CA8 +:204F40006C9F292B500D02737B905419729BC5773D521AEC5C6562413F2CCB2AB95078473E +:204F60001525DF753E47F815D48B15C75E8D19DE6DB767B29AE895270283DBD14D2E60DF8E +:204F8000FEFC94D9384225FBD5BBE175178DF9C02144BC9E1CBA2B3FF52FC1761326844274 +:204FA00051095B3BF67148F0695E195D64CD9B7B4AD7A5F7E92C6C4FA86AA083D80E3FF8FF +:204FC000B059C405A4B90130739181F03EA32886B31C901B15624A2537AE404BE66FCC6319 +:204FE00071DE51E7B7E9F2659EB02A58AB177910C3549AAFF38B3E21BDF385E635ED078017 +:205000009C433256CB76DE24C6214D49801C39F25D256974FB4EC788C1B09649A1B6D40A26 +:20502000021C1608B6A6D1C8910CEF708475647274F2B35DFAC2BB3978EB4B337A4C4170F6 +:2050400076EFF2AB7F8C2AB9029A5767071151AE95009EEE2B7B2A5F87B4F4B20DF558A2C2 +:205060003A1DC80028554D82ABDF33D1E81EC7C344DE2761D97A320B6C98706E9729E28861 +:205080009F1D961410B61AEA3FA2F763A89E1D743E5FC9F60DCA74E6755C73C434B47633A8 +:2050A00078FC646D21F3529C6BC9EFB09B8698CE6BCE99ED0EE25F4A576B1E5E4966C3CF78 +:2050C0006BE058A5BBCCE2A00F7B8494D0B227A7968D4B9D423587AAA2AD299F1B9197631D +:2050E0008733054218973B8F623E8FF285D44658616D0BC1C5F4964CFD5A1C0FEBC3F65A69 +:2051000084E3F728B1A60BB678E2FA0E79C55894780E6C8FDFDECC1BDAE10F047E7E27C887 +:20512000AD46249B5FDEE1C653215EEF7399C4690C79935627F04C04A832AE265A379ED05D +:205140002FD0AF03EA58F59D77D6E848ACA327B24162EA253D0DD85D2CBC20D4765DB18410 +:20516000CEBB6C7E1E87A614D17D8EA7FEF92F17A0E9C069A29659529429EB8DA249499C03 +:205180002093C255BF37DB2BE5795FB9CC3E1B6FBC9DD78957FF6B7E6FC05396A4D4D934AA +:2051A000607ADAEFCA7AB54E016E13ED6216354F71D25D6CE2F3186122772FC1159047AF1C +:2051C000D7C1EC87AA4A276C812EF15FD70F82D55DA08E1161A67AF8A0C86655D09EE63045 +:2051E000474835B800B5EA9B1663BF144232BBC73A7D4546761F091104E69C1D26E0541EAB +:2052000044AED808E7B443C624AC3A04AAA6FD288FE418031A266788646059FB297B9B473A +:20522000AA0DCD1DF865ADF304B1D05F88228E2BAD0BFCEB4DC57994D5F3F9DC9700E05562 +:20524000EC1ABA94479E477767A522FEA8BA28131919AE42590B0FB41D720C13D9A6342ABA +:205260001C2B5915BA5A957F86D99D277DB34F7F7999EF82BF5E17FC6D7E6D22139B5755A9 +:205280000A2BBE9276A46619764691E1C79AEB145A6C3F095A396D851B52C3553497E95244 +:2052A00066775427110178AA913C79786C62B15A469027DC4CA7D77B4D5493A1943568881F +:2052C0008A03425C275AE547571D635663C102927145ECBB499D58C74DFA395977AE4E6300 +:2052E000FB537CF9F54EA2D0ABC0054FEC73BFB537B8716FA3DEC1082A095E37E1C948438E +:205300002ABA56027A07AAD5272F714E18121AE96E34B44FEDEBE2DCFEF19E33222428B4F2 +:20532000F8D8235CB6BCC9C4451E04B87EE567E7828CACF965CEC9CE551F3EA21CA7889D96 +:20534000316F54338852193B1F6974816C886E5A701D757762156E0DD42DE2C47C0E67E4D8 +:205360008DBEE6872FDEB4F61032AD97E674C3175D68BF5A177B07E95270A2134C7C9BC00A +:205380003F0EF8BB3159E1DAF364C4255861174E4C61EAF3A0FF5808CCA6697F178DEF7C78 +:2053A000E86387D6ADC581D9C1529FA204190908049D288980A209B744F435091728F7AF68 +:2053C0008FCD59540D083DA3C3B83A1AF551D8A29C0D81E79E80AC5967D2A646EBC8573DA0 +:2053E000B3301819ADD6BBDC7FE1F61A9B43DF0C43CFDEAC2993AFBE9CBF1672D3846D31A9 +:20540000C226C9B1E3423263AA6758A576CF61AB65FF992294EA7F74F370348555D7BCF687 +:2054200081E74C444401FCE3FD46E90795F661DECB2CAE0EE20ECFBE2D6B115498BFF3BC20 +:205440003DB2297466D75C59ED2E9C37951E4BE23AB31D9335A5F86BDE9137D8B7A64F4CB0 +:20546000622BC4460993004C954AE4CD3146EBE0E5B65558D684C27BB7AD74B766A3860BD3 +:20548000BAD9F76E7C4E4EA20F644AC08D48B694A48368CEBF2CFD80F36C0796DDD3E7A3C3 +:2054A00081072F020C4C89732B6D5D1EC7C9F91191EB18BE8239FDA2B8757916888CC603ED +:2054C0004C991D8DC3E19DDC0A5B0C11DC41F5660F713504A0B8EAEC09DFF1F9E57D35FCDA +:2054E000CA8B26A1527D478BD25046A4F20587F9933E69F810F553F9E2A3BD6A096A239E09 +:20550000DBE74D4C6CA69896BCDD51AC854080A6066DCBEC05F1ECDD1EB5578FCC2736FDA7 +:205520006EE1D863242AEC9D20387AB532D65462F40A22782BA01773B40E280243E1EAB42A +:20554000DE6FF6037101869EA2C334795CAE6E4B660FBF624A52176B85A8B2D4A2BC007D58 +:2055600095214FD01E6711BDE9C2282EC2AEFF5A3614B0B3860A24F5BB3734214B98762C17 +:205580009D90FAFF29DD0024E08572DADBE7EBE838D5B3BC0F82C8992F55E99BE607A25B15 +:2055A0001405153BD95534D201E701ED29C1F8F8FC0C50F0E33A1491C9775C6F6040E34EB8 +:2055C000810D120CF67726779252324D6B8F06BB3C4A39D765C5690C179CBFF0A390C8AABB +:2055E00059EB33391D4F3EB8CF52ED03220BF57BF0F3A8D994A51E7A27374D181F3BF73A68 +:205600008803E9359D08720BAC288E08303476016889612888248F6E479732125BCC27FFE8 +:205620005423DF5C240F8D0F3CE30AA26F67ADFD1713DEC15829AF41F8DC2BFF30BA086410 +:205640003C416DA5CCEC83A64772A7B0260484FA090EA5E26B8E1E625EE415E80A373CDB74 +:20566000C02C1EB682E6F8C5B68B5689067FAF1F00B3E3973E803014D9CB295303CC5B89D0 +:20568000AF09FC9B49F37857675F75CCA7DD7D453F5B9DC01529D7A5843C32D138FC19F7AB +:2056A0008F78A474E0E14085505AE6B7BEA1BE5CD9FFE9F067666668B898A5C940A5683AF4 +:2056C000EB1E5F3294031E5FF4DA0140925CB155566721320EDC259EF164E5CDE926B0E8AE +:2056E0001DA608782D7753EF4F4E951703A0F41BB7174ABCCC693336D072CA62D8B64E9436 +:20570000AE62D6A01B9B35D32529A8F60593F2B0496ADD03EEA92BBD8782336E7963A3469E +:2057200082C1E7A63C8CCBE88445172804EE9C96201BC71252D0A4695B5B207928B99428C3 +:20574000DC29E187E7057CD9AEFA76C9AE0FB95B1D75FD524851A229D5E22F7495D6A468CD +:20576000BC1B92F5FBB85BCDC32A194E105C0E6B2D597BBB4BB49E0336F7966EF499188302 +:20578000E1CFBFE446E3232B47302B25C96B4FF7018BFC71A190E3ECA108837528A69FF007 +:2057A000C54CC121F32BEA6F730FF9583A8D72DE2EBE9904735FA1D4D6CA18A565C6C2AECD +:2057C00090BBE3E82BADA413788AFECDF660C839E06D650F67CB8ACD3E2EBEFFD416082576 +:2057E000637BAFB4E16CEFC5B961E9B0F4A3C1A3A3085515B25EE909C0181F04483AD9C686 +:20580000451D1098CA14B4A2122F8012A8AF02EE2B28A93CF7F3EB46B7887411AF9457E39C +:20582000BD5F949582DF1E1F5FE63910D838BD04B4CE204C667101A892AAAF0E78BD2EF16B +:2058400095C95F7F81D2BD45C195400342AFD76A6D22911F078DEE4016FCB3DE7808A63CE6 +:205860004AA19DF2C1CB7F82F77ED5659EC3629F6E6E58E9580D4E437D166F71F646926C50 +:20588000E6D0C20FB09B7DCB0C12F860A1FF602F5184905493AAABE6F5A45FCAC8EE3CF11D +:2058A0006C5DFBFD2B356678EF4E6A778AA7E7BC2796AB8CBA81058E6E20897CB9DDC9A79C +:2058C0009C79D31B48EF4EBF8C55DCC6826E7AD50CE05BA065CD808B0AECE50C5F5E4D9F0B +:2058E000CD1EC614D0F236D6ED4FC2B05C0CB2B7E837455BB6FF038154A508E13CD59FF715 +:205900005DB0BFBDBB537D1E7C07F5F49C83F4A87A602AE0224740AFC2AB0A1FA1F98AF246 +:2059200056CFCF5486A669595F5C39EE1ABC23644C1DCC8A043C1953B9D364AAFB6FDF5450 +:205940007F4AB3F9DDEAC8D653B42F4B01E923DA1858DE432B5352352196DBBE363C9F8589 +:205960001C92CB4C5FCAADE43B6CE2253076CA62632A12EB218E3564F72C0AA6EED160E084 +:205980009D0516B831CAEDF3E789DA7C0194143827C7B2DDC564A90C7A697AE03E315FA30C +:2059A00018969B5EE441725EA3737EBB37EE2F831146B3270CAA555F8B53B5B7EC9AEE0FBD +:2059C000C0507D69B03974E4E24659031CCE01916CC20FC321FB909E7FE63445F5E873EB2D +:2059E0004BD396A2458318CFBBB03D55A3CB1604282AA3B477CA6EB3A8B07CA6A61A42EDA9 +:205A00005C38AFC3914C7FEF5B40D11925CD8AD3C3819C5C838706DFEDB7A44784F11D73A2 +:205A2000346FE8D451605CD0C1381F28D8A0FFE7A78B024B23F4E7018027DD62059C619B8B +:205A4000AAD7E95AEE4B98B2EF3EE1DD49DDAA722679A188E0CDB112FECFBFECBF467F3569 +:205A6000F58E48CFFFA12AFE7C24DEA4A19F2D3004F295D54B59B4035BCC9EE34EC8249CCC +:205A8000CE3BAD1B16EA8BF1767EB464AEE03ADFA428206037190B33742B3B1C45DA416274 +:205AA00013B2545482F9C98480CEECCB31FDF1FC39D52F67728F3E387410ADCDCF076CA88E +:205AC000F261BF88963370D7AF735EEA5306E95BD587457C2CD1FCE4A0B4F78BD48C0AE2F9 +:205AE000E950B5BEF17CC19449DE744DD2092635196C3D2C3E4EF763EB5EFD4143A2CC5AB4 +:205B0000E0D13507513D5B1C8AE198149CD7B3A35975CC0165AB14EA7138CFB0EB98AB5163 +:205B20002AFD5ED20C33D586842249CC84E5CACB63661F49E52FECDFD9AA35A65C7BE51C75 +:205B4000395A1B5AFFE9F3EF7318AC8002F1C90142DF2103A7C5B1379A2F163E86E6DF07F7 +:205B6000549B127973399B7B387F453415ACBE91E0E9F22546561AE3FF92C573C920CA6C48 +:205B80008A8F9A2847737465FFC28917D0C948D9AAAB986566BF2E4E287A970327DFE8CF90 +:205BA0009B95A18B0A9905309CB07D339B54217E8CE2FF9AC43F15D4F7A9D0645D92F27D02 +:205BC000E745F6E6F6B1B5BFF83501FBB55661BB7B36D3E251E91FC1431E9D2AC0495B54F2 +:205BE0005F906C9057CA3631225198D2357EAC9E212066ED9DF05F6A321FFE7581440CAA2F +:205C0000753B83DC76A40146DAED2B4D0C6F79FA0CBDBB1C5DF3828695C2FE8905267CB8B2 +:205C2000284D18EF023074807AD38C6C31211CD866EEF597649011672F07533F8A9C358048 +:205C400079F39433F761228D8A26EC0D5AEED30E04F08669DD8756750FFDB3D3D594130711 +:205C600060D871CA12E2CB50978458DEDB4E3301564346E793621D15D2081C52674B09EA1A +:205C800042150A96DE6670E4DFB5EFA5031B874F303F5DA604A9F0A6EF5AC49DADCA75B955 +:205CA0003705FCB2C561E2274BD94005E0A3EE9DD06B8AA4EF823D98538E4EEC64B024232F +:205CC00015AACA19AF5269029822E8E0A6DA709A6152A1C6562DF78010A384BE32057C806E +:205CE0004D48C24F3EEF6E4A351B96B37C7086D77EE9C910B33F1748CB8F9B9DA1A2FC1EB7 +:205D00001F486FFDCFA04340C4D00ED7BBCFF5EA0E4E616649E823260FC1385B0982775486 +:205D2000D611F1F0BEF6911C0AFB00EAEC761313754C8E04D78EA4539188470F7C13360FD1 +:205D4000AAB87D5D43A5438EA2CDD96B713D78D34041762EE3922E54389B65D228752E8A27 +:205D6000AFFEEB7ECAD1F205E1DA338F1E82E5AC15F8A519E6040E6DB00F76B0BCDF5CA21F +:205D80000631AE99FA612B633E0BD92DCEE354A2EF21995026E9AF43B10A2B245A252E8A6B +:205DA000732E1F4D3E587C0C541422362FF517010A73EDF771CA0B8A88E2CCECC5E934FA8D +:205DC000A752018031FA8BBE0CE5ED5C943240C37806C5652B561842F62E30B8911DDA605B +:205DE00013082C38D373FD4AB956093FDF8777D3F96548C7BBEED0E1F61787B19F2DE8B719 +:205E00006DA75A1E477A2486740F3174A5217590E6614D6F1C0265E30C4CB89CD52410BDBD +:205E2000E0CC7654EEAC5D8E0FD8D115C29B43F97AFDDD5E93CE6D282444D6D9C8E6C0D103 +:205E4000200B03DA326AE64C9C50C434C2D6B41E5F918D578E7B38A9BC7B347749A88C18E9 +:205E6000A377006BD9264C5B2D91B1A57600D87C90A8E2D53C329F9FD40CA6F6BB943C90E7 +:205E80006FA5B7CF306160A13231F95A25963BE81B25E4DA3A749BE52354F3F06DEC1E50F5 +:205EA000103F6DE653CEBE396B6A1C00DE9874E8334AAEE916C9EB7D7B7A8E9D57DEDC5C7D +:205EC000222E1B3D28F472645CD5A1C5065F670DD4AAB75F0F2AF86057A0BBCEA1BA5EA3B7 +:205EE000127DFC5DBF368D49A6E0FEBCA479BA8C2B14F91BFEED7B91B8ACDD7E17A8CD9720 +:205F00005AAE1C53EA846C7C8C21AB0D77E6EB72B65BBBAC94DDB80FEC36EEC09FAB425732 +:205F2000AA745FB7FC2E8280C25AAF810D407268D10631F4E181C820AC8605F2DA3ACF79C3 +:205F4000FCD7766422BDBC494F5D5161B3F0B56524A78E6BC54761F23ACCB42A08DA5ED37B +:205F6000A31F5C56FF6248F87AFC1E8B392EEEA8ABB0033E51D3B42C1A6630753D853445F0 +:205F80006789C17E5BF2B5FEC21AE77F549BC1A0A0D08D21171815E475242E30D952F00BDD +:205FA00004761ED8F9BFB73C44D9FC36D6FC2F5445733FD61C65EDADB807DE212538DDA0A2 +:205FC000E8E691280D329BA1FD134968ED5CA17AE0A277B0453467C36FC7CF1A34904B53CD +:205FE000B2C313F3A70462C97FA39461EF5F52B37482D02B18D5F9727E743AA179482821C6 +:20600000E6A428C85F8B793F466404D3EA20CC6875955212DBFDC8E6DB60FA96E8F7B7014F +:206020005ADE22ACDDA0C9F16615E00160DB212BBF69CD9F12D03E59528C93AD218226EF5D +:20604000E9197C884A247CDF6F2E1E28606F437C6B1057D57E9A0BD4856FBD0028266DFEF8 +:20606000512EC588B5E41B12177B427E2699DD0EE624BCC28C4391F485ABC44891E32D5D7C +:206080001B4A07BABA0397E5FD9A72DAEC2FFCFF611677F226F1FB89627E11EBA48AE0E162 +:2060A000EF6F75F778649B40A199D09344300BAE37F49893A96FE9BE440CF8171CD6F5D862 +:2060C000B069322F3C9B76A153BDA4CD3B33F6E88AC591BA8E746170B7AC2A91518E957517 +:2060E000E90273A79B06BCFF5E61306C3D08B56ABC22DDD2413DC508AEF281E229B2F5E3F2 +:206100005765141B8B074145D2BF11743CEBCD773529CB16D46932747014A09F61D0F616D9 +:20612000EFDA0AF9AC4F58DDD4EAF4B59145257CDF5876416E399CAE03931C3DE56B0CA7B4 +:2061400049D88859D784EFF3F431E0847CAE3D1B7549A170B000E11D65152BBFD4EFB07D24 +:2061600081ED32FBEC875E7527D75E758C4DA704FE7247D0361915EB360F9D2A20FDA3C186 +:20618000938CDB39CCF315E13CFF492ED10DD5F846E120FE399AC2192C880B36E7F43D6456 +:2061A0005B01D295735B9193C39E168DB988CA8DB874DDC1251E47A4D1C6346B87E898DC7D +:2061C000A63C40C8EB49974CB519E22978BE4B9AAC6292D9DEDBCD84A87F520AF96993EEE1 +:2061E0002B6453D85880588D5B282A0D28DF348C7C4B5B7DA3BF67BC2CC688FC843DB70194 +:20620000D6CDB88F5EC0115F7DF5B74491F38C857CACBC9200720BE07FFD4B268AEC755603 +:20622000D8647F14812F5A130F49DD2993C9FCF993677421CC5264057B7112442ECB16E379 +:206240007FBA5D1EB4978DC6E893539B77392042245FE1472AB4F4D839DF64AAA4DE2F2F16 +:206260003E0E362933A77631648DB73D86DB6D017A8730FC3F8188CCBD2775B837074DB4AD +:20628000EC6656AE36DBBD131FBD6FDA5CF334F1020918E40007040EA63F99E233EC0EDAA7 +:2062A000C0AC6EB96AE31014C3ABEF0C1DA1136198B01351100E08786C265D6A3802CF9102 +:2062C0008C0CA439C460B5167DD332E3EFAE94BB636C706C982A0F318CA3F63D6D615B6071 +:2062E000B0810E5DC54EEE045E9BCA676C5D3320E5D508C001DF000D0A277C84D4948F051B +:20630000C048A3D30505BE046F8FCBC70B552ED72CEB7591DD0D5DBCDBDD7000B302B1F997 +:20632000CF636B119871BE0018F242BF00967DAA2806B29BF4DEA873CF297212684014EF91 +:20634000C07A067108C8DD89B61D37EE0F858619C026262DF5776EAF9468B0DDC6998E8A69 +:20636000AF704737E1D2D7D61A8B69E89B85B8301F1F0817B263D6F447DA53CFFE144F380A +:206380000785511A5321FBDC69E777229D1B6AAE2FFDE855C7FEF7B1C4232B40661E2AA389 +:2063A000966C04029C68EC0824636F66C82CE3A2043075272C734FF59F40B776A51DCE7247 +:2063C000CB3F6D0343CDF7DC19E65C221B80DBADDAC38A18B74F6E8C3DAB4930C4040DE566 +:2063E0000D5AEA0F2669C3BBFC6267B9770EBD03D5D2D9A4A403480C8EBE81F069037D6246 +:20640000296D60ACF5EE21AEE7310CD32C864374F0A7D2CB47643C72CA5EACA77C9FFE2384 +:20642000CEE5D70390550D4818FC43D683308A334663FF0C6729FB246075B7D21EF2A70A76 +:20644000ABC75BDF2E5E329614D520DBE24DEFE76DE0E8391A1B7546CD93464533AA839317 +:20646000A2059175B1843C32681438DC7589007D9887335BEF9601FABD41974100F7B0F027 +:20648000873A8BF8047FD278B02A0AB85940CBD6FB19A5C0DAA99165A8AA639300F0A258F1 +:2064A000552D535E8FF524F52580FF929E4F1DF5401998362007B6D028389D3F23FC3A016D +:2064C000AB06452D078F9C192EB7837DF3C6067447BA61B99D05A5105E961A80E15B65177E +:2064E00016619D8FFC6414475A81DE7923AE27F8D917A8D4318AB5EEF22C116D1B9BA3025B +:2065000050545055A5A0E38FA5950CE17501CFE913276CC93476D71EB323046C7E7F85ED63 +:20652000BD54E8D5ED90582D9F2FB150F03DF70FFED187665585B9D61EE782816348A8D633 +:20654000793688E95D380C3AC28A00B3C35EE685F4C3D61519681099E5AFA018CA30EAB702 +:2065600027390F13070D43C777ADFAFE6BFA84DD11181AD566E7D127658E974DBC57E2640C +:20658000F79BD3DC616D27BDC0514F6A303CE32D6249EB08E75C6F907111C7003603D4D3B9 +:2065A0004EF51595D61FEE1D0AC6E553CF5D0A136B2532463EBFEB3DD4DED15F567C30ABE1 +:2065C0005DFDBA15D7D40C07D04A883C5DBB27F0CD546B02EB542BE70A40E497CF4E24974B +:2065E000DA0B9D7D076B256BF33BBD3A4A37A21EAB13CC76F23E6804B943E3FA83CA985F7B +:20660000BBFDCCDA293CBDD836C9FBF9B8422031A7438250A742D2800998A3F37C19289168 +:206620004EFF0D2AFB7147B1DA41EC642E3C461F4259DB0A3241C4963B3894840EEB6BE517 +:20664000A1C7C3BC947D4DC4C96393CD6EF4AACBE23DAC602E38265AA6FCA42E63B7B196E8 +:20666000CA1A099B4A99B6389463D158FE3E9AF256984DC615F2944F47A183A3ABD1966C62 +:20668000ABBBBB3A65AEA2A0F007BE91392113781F213D3EC02A316EC5531C57F7B385F22F +:2066A00080913797FA7999B6E3FA1255E345A7DCDA375E3FBD0524B2C0CCD611496DF93DA5 +:2066C000161A50639195B25B42075B9F78BF77EC14939DB9AB51B7FC7ED50A92CFE9B1DFE4 +:2066E000C000F1AC59EDCB73ADE9B8C180716EE82DDA9FAEC2E1923DEBA82F9EA1080FFE87 +:206700005E53940D39B9499FB70D342007E70813D15514E69E7D5264697728266911D5BD01 +:206720004212CB328D5E60D53ED5B35135ACC2DDD5B414E2B81D6337C83EE8D9DEEB9E68CD +:2067400004F693A78EA223DC6100D6AF3BFDA02FBA0C159E9B5782A7F8D77677614BED11EF +:2067600068BC357DB883602CD0AA0AD767D147FFFA1A37124A66D0F747BDF87B6B143C5845 +:206780001459ACCD81D7623A899CC33AC94925826F0402B3047983115582DD0CAC5C076AD2 +:2067A0007AAC7D818026D7362E0B33B68047CE841F0EEEE9E58D45D417DEA3A5468E825A4B +:2067C000C43F0FF4535F55338F37AAE40015C13CA378326B30DD8031D3154FBB12E2BAFC01 +:2067E000AFE8C22EAA8605258CF3727775837BA0F6E2520E131A81FF4316711F54F1838A1D +:2068000093EDB5F389DE0FD535C60608E7C4C951B21FB85A08A669928574DA2CEDA076B9F0 +:2068200056C1C1561A71BDF1B6F86899CB070FF47B884A3650E69D562E116CD0E67C57236A +:2068400073F08F9DEAA34E7B63F9C9D96C359264F74E6C7BC24704D7F4039DBE4FB9F30D54 +:2068600071EABF4DFF9E1A709D381F94BAAFC007EAB41324B302D01B1A84735F4631644EC4 +:2068800070C522C430CBB5FCB98C9ECC2E6AA71AD1A5C09729A8067DC69ADEAF4AA0743A83 +:2068A000D419C4E9CB3871A655C31103E928E3A8116FAE80726BB4C758B954323AF5D3A01D +:2068C000A1D469F99DA3960AB8E9FA4A71EAEDB9273DDBEE62B33A025BF344D18B032CA1DF +:2068E0004365A515842159077B127FA9369DD11085E783D02D8ACC129632061DEBA61EC713 +:20690000F1AA139E49712E41D1BE4DD207437B92EC1A38D833E7696F3C73C02062A5E182FC +:206920009105F36EE17F250FEBC634888E42DA976FFC796B5C61AC5975875A13BA20BCF519 +:20694000AE0B42A6A62A6461E54E88BA6366A5564BD4A7E57912B13930AF417ADAEA864C78 +:20696000291418D5BA00C0228119A8EEF92D62273E8942AC5B00B002CB3EA29CA1E4D7D736 +:206980003005AACD45581611177478C806EB299D00FB250F8A9DC09850BFD6068B2B875CD3 +:2069A000A3E0CEF55C4B64533FEC83A2C68032B8C46F30D76F3606A72928E449DDB5A6AFC2 +:2069C000DAEB8D4AB3F22EFC8F3352272053382C6EA3DE48EB517E9AA75CEAD142EF44225A +:2069E000ADD88F363EF0A5928AE12ECEB86A536114895A3F643E4369FF6AA5EDBDADCF3DB6 +:206A000085A2651B6DEF24ACA00EBF96F0F048993503D55606368BA50DDD337B78F071BCE3 +:206A20004943369D28B24AAE8B840E637A6219F8A25BA78F9BC1859E0A56E05E9E4BEF5C34 +:206A40003F111E586D18A5716BFFEBD0DC59365D8D84C13D66637846F5A96536E74E531081 +:206A6000A6E31800F1820AA49598557859CAA1D97BC8BAB42C1E2D136908553885D6DFDB6F +:206A8000EAA172502B05A1C09CA8ED74A2A46FBFAB64DF1E3C974A646569554D26B491EDAA +:206AA00096CF041E32B1BAF62F36BF20324713E77C26461CE579126FB740D91CFD71EF6673 +:206AC0009E254D12299095A9F2C7FEB49240305EDC56DEDD7CDCC813D3A9A614239BCB04EF +:206AE000DCD3A88141B42A145C8F4CC13E189F05BC01D7E28F215ECFB25C159E134898E6AC +:206B0000E26162BF873C3D02E96B1060EA0D56354BEB22F48BFB2FF1192C2793F6E95EA6F5 +:206B200061E1C44293A44FAE6848D4C36645EEF9B3F2F387A00255AABFD76BC3A0A1530CDC +:206B40008D48284D040860EB70247192DC36139313DE5B81744838F3A1A9139FB847231E55 +:206B6000F32668561319040B7A795F13656092D02B6F1C1044E818C6507AEE14D42D4BDAB5 +:206B80007A1EF3A6F36663BB8FB122E53E2C02955AA4859BF6068371A8CE13B2218093A8E0 +:206BA000CABEDFC94487328B41A9AD4F585C9D56A4408D3B2BD9CF3DA46BEFDC364D700007 +:206BC000A914D7A15FFD87B09180E1BDFF09C0567F9884404AEE068F879F58DDEE5D6D2342 +:206BE0009B662FE0213F2FCAC7F86EA4F7C5B3B00EB5962CE1F9DAAA79A17641206EA06FEB +:206C000073B20DC6A37FCB6E51805515B4CFC416E15FD15F6499FBE0A1A7EA877FCC951395 +:206C2000D2C04820CDC5C8D1533EA09FC43E5FA4147033200D3CDA8D49956F7067B946EDC3 +:206C4000868DD73D267C6D4BB1A49381EA46FCA8A3470E2A66DF6E3090B7EFF064E9689600 +:206C6000CBE99F99F10CC6CEEE6AB07F7AD2A0802F35C289D7881B39DED04159882A4CB349 +:206C8000804CC16EDA87B7ED9666A357B1F52144B1C3FAD635FFD09DE6F2E57D5BBF0012A8 +:206CA000259ABDF00704612DB3AFB1EAE8BEB6AC1CF95E16AE6C33B31064C9416D6561BFD1 +:206CC0003FFBCB1C83C064D54A10FCE1397B60842392D6E16E0852BD1759E5B9C97B3DF5D3 +:206CE0003C314FAD121FFCF68B117DED48D0B9A86A55CFF3649B12EB98346F8B717B2C2E00 +:206D0000FD5014B4DD22970D9868C8D1D86458F38A28FE25C8E7184DF5E52BE0C0012FC716 +:206D2000ABC146E908D68BEAA67954F2EBC0065AD4C496B95FA4618E676C3234A192F3A518 +:206D400098FCCB38221CEC5025AE1BCA360EBB6EFF35D94C5F616FAFEBF44F0AD45623033E +:206D6000C5673239DF60EB0B4F9165FE2B716F6F98EE1E11A1396B506893D3EE66493C5247 +:206D8000F205A39FEE9539BFB8C402D199D08899FEF4FC5250D731B3ECEE661C27019A0AF3 +:206DA0005318FC7A500F5BA024CA1580A397A63B72E09F1E5420EE5217A5B6CE6730A68B2F +:206DC000976ED67BA50751C37DD542E79E1166C79DF5FC12FD364584E4807E3B8D7FF42568 +:206DE00034DCF102503016DDD4F6B030C2682CBF50EDF9B57D7620AFB0DEB8E0097C9C92D8 +:206E000016F4AA27FC6FF5D65DE467DE63F8ABE106C067316F872A60ECAD70E52715E623E3 +:206E2000726427A81CC8277712F73861D4EE8A720CB7E5ED4FB1C86422A52FF6E260419EFD +:206E400029E4A42B7831FD1E6664BB1EB2A11ACC9BDFA914EDD3EA362EDDDB01C91E289B0E +:206E6000F4AD8205CF0408C5735D0CE8315ED0B2029C636CD351D149DDE9016CDEA15607BB +:206E800009AC9AEDB27CCE13D3B0ED4DBF654241D5859190DC9A3151A79AB9AB8647399095 +:206EA000B20592743EED121C052E12C3E0FA89B4C1AD1E8CD1F87E2DA9DF78A4B3111E1378 +:206EC000E6D96C616177438AB35126BD5FD1056D6685675AF46E48699013F51425DBE04C61 +:206EE000D92776F965F6968481ADB90D3694B848395FC27C3531F7AD3ACD5E70A3B811D4FB +:206F000030AD366C9DE152AB31D3681A9A38B841E8A21347021415509E6F7BB41180FDF10C +:206F2000409A2FD037DA05DFE5C6F9E23724C3F6DE5CFCC98880B87C23C23D16E324EC9DE6 +:206F4000910251861A494626E3DD44DD309800E6050E9FEFAA5AA4086835BA03447ABAA2A4 +:206F60007FED272B012C99F513F9C891F9F22E8052E35558072265B3166B852ECDAE15AD06 +:206F80003EF90C15023C32E356A459D52AAA1BDA32DD7131D4C9EB9D9FBACDB0D913ABD042 +:206FA000925EC38D03ABBBD0375E14B215CF95D57814D18CDE1260094353FAA3C5004A0724 +:206FC0007FE4B80B4F8BFDEB4DA607A2FC5B4CE577C5566CBEE8A39EFE2F90CA56650D640D +:206FE000F0C817D7CEB6FB5E13703417B02B7FBBF446596874A66305DC7C2E76D0957DA729 +:2070000077D44C2843ECFADF037EB9DCDEF24A30E5A712AFBDDF54E7C3D713CB823C2E6859 +:20702000BF09C6D6EA398D8D3C4D67D82E23F97576F7E5798119F2E37D01C08B5908F6BE10 +:20704000CADE2D0C376B05E74BBA33700A66E89A2CE1307F4AC9B2470BBFBB99F0B6C73A9A +:2070600064D67C3F9AB6B07BD08C2209FA5BF7FF9906ECD3A4F21C3BA3D4B772CF2B8D5408 +:20708000DAD6C1411C4625B47FFB1AB84754B76F7F5FA0F2DFE4F83E6F37FF2AC14427A4EE +:2070A00034CDE6F1B61B4A7CDB49AB4D73B0D0CC8972B94EBEB9608210908DEDAF835FE39D +:2070C000D493A62984690C94807EB8C2294617608C39A8A2983E54FE0A404DCFE4FD0E15EE +:2070E000129904DA62354E105B31D923337CE0FC734597BEE3231F28CF946CC425F6599A04 +:20710000719CB9FE0CAC8E97B83829ABB24941D0CC2DB65B87D5A73CCEF31F6BEB5465D9ED +:20712000207C7139AA86525BF9D0620E1197C6D660E5FF9D112BFE516AFFFEE0AC8AC35CA7 +:207140000857AC25BA6A737EF525A16B129C31BF7DED82E5265BBB7395F70AB7E73B2C0B00 +:207160000644CF175877F8A7BFE4BB39B7BE6E62CA054A266784EAB3304377ABD02EC2EB8E +:20718000BB9FC69C473A773D29AD8154E33535F2099E320B78FA4F76CD3AC0C6F51BD97112 +:2071A00041606B6DF0EB1743E85190E0709D99B9E57E09A45BB1721DE16E73004A09B0E3C6 +:2071C000320E658E866B1647EF62BAE317794394563EAD7E6E9D29004E6073AAFAF5BE541A +:2071E000628992290A8588BB61E9B18F1154DE9649257B8BFECB176B56FBF299EF8940F968 +:207200007BB822531472034F7B62B973F15BE12046CA6E766E2CA7BC546DF0EF94AC456C16 +:20722000C775E8C6C53DA8CFA82D960D9BCAFE52C70A90D0F525C4EAF741237D6B7E03926F +:20724000870E11AE5E1940878537BDF9AE727EF9CA6FCF6CFBD811F1954F32F1E87D81FD60 +:2072600019F90503C09967D05C0EA37FFCE86EB4B6480999409690176E1DA35BEBD929FC43 +:2072800070E14F68F92CA5AFD685620707D6368B0C9D1E895B5A344239B1B7221FB45D2875 +:2072A0007626194E6B020C353762C567DF1FC9C8C857CBBF4FEEA9059FC6B787FE5D243CD7 +:2072C000F847FFEF418ABE3D5169491062CEF7BB401C3CD264A8E891F6810FE7ED16C73D63 +:2072E000F9507B75ADD570BA0D3ACE16B00514B363735DE35D0FB3A76B724BD026CF2A4EC1 +:20730000E372D0B6789625B3F450D68ED42DFC34F6C4B20C2DAD5281805D31691036A482CB +:207320007011B88F160D8CDB08C4F3F7D0B8DE29798E719203D75B0C70E90C8C2EB636DF81 +:20734000786E10C6521581D7C892ED66C768D87C368F15A9CEA9BEBC3DBB7ED2959B77E13E +:207360001DDB9CE1EDF9C3C5F39BF009D42AD9F1162A796641B3160ED7A60887609C1F8DF0 +:20738000E87F606060E9C157D1535D7064B0182A08FCA32DCD43E35ACC93D50BD50BD0B15D +:2073A0009B2013EEEAA4144EF022D51733F485576755F636B13F27C08EA1CF9AE41074134E +:2073C0006AA0E6609FF13A2F672DDA398BC0C65B764DCE52F7ABBD360BA1CE4EDCB3D86644 +:2073E0006583D8ED774C7732C9B4A320D8B35D78830AFBB63EC21E7035571B3FD05A32B90D +:20740000864658ACC52D784D7AE3025A9F71E1B361F863F5A9E8DA5A7F974FBF100A909FA5 +:20742000EA09B5A991952C1B98C9796B81642CD00B1E0C4D64A662E0F07202FF4115399810 +:20744000A5A40E2FE32C68690240003C7237716C37EC3B74A14BD3C5B5802B9D053ED49EBA +:207460006E4E8BB92378DF86C02A84975B95199E3B412C2BF33216C191AB7F0B0814F76F49 +:207480004FF20AD9D6A82C4535D231C07E11B4592CF3E1FD7D06FA1631FA44A7B69B828448 +:2074A00003DC408903989200BB600CF7B2F81C3FA783367CD5514527CDE83768BECA5077C3 +:2074C00003E179C07FAADFFC92D08C8F808310AA12F3CAFEDE80796306721BACBF15958121 +:2074E000A0C03CBF3D5C35029FA323AFFE36145B8839AFA5B264E08D3213FBB117405EE983 +:20750000D9B181E5FAA98425EA41EEA6D5FA3BAF51D9C8CDA10C8775D18A3B291F040F2F2F +:20752000B14F4D2534EB4158DF6DA93DCA9A3DE3EDC89BD230880D481A109A237AFFD9FD06 +:20754000E806AECAE4C81C8F3F67EB0C65F607118CA86BA4BE45ABE5999EC10BAF3247C39A +:2075600029068929963D1F6FB0724DD0B139017E522D9A44DDF104B3E23C12F6957AB47CDA +:207580007DE0CEACE5ED0B676415FFD1EBD9B13F0CB8A26350DB6F4FFA71AB337AACFFDBD8 +:2075A000508A960A361A220E4491E3075093E7B1CF3C32F5B9666DA979256BC08F34FB5158 +:2075C0005934B8F5A24E21E4B4D3A8FE8B68564E196F68214926AFCF0C400C3B88A4AF94B8 +:2075E00088951AD3D4B59CB112F9D8B144FE285DA32CD78E726E63B1BD692EEA938E32F6A1 +:20760000D95BDD6B2FFFC5F2D46F7E4A128922894524DA48BE0DE66EA6761A13E55F2D58FC +:20762000EA6B2F34636E23DB88218FD6F32B00C4592ADC979999EE8D63CCE49CE46ED684D5 +:207640002BBFE0E7DB94BF1468613C90198ADBA7910AA273AEE87FC0B23D324D4798F90DA5 +:20766000D56B353DA41C329086024FCAD19C21CD86FB1A282ED8EDC195FF79D7CE8E98315A +:20768000525CF234994261DAF132EDE4ED09BFA2EBED4AEAF6AE84B819566225CF9050E93B +:2076A00050699E80895452226486A8E59FBD5BE640E238C1923503E97D2A98B5BF99B305BC +:2076C00073BEBC3BA30444655F2B597FB01441A2A2CE1928DD4E7274FD3C80C50BF48E9FBD +:2076E0009322C46B03F086F955AECFECC855ADEA4EE4CD4A6FF8B688C50B0E9D2E6E8967CD +:207700004D2749F37F111F1BF1B508CAC4583EE9CCD04BF0928886A15B8D99FFD580E1C6A0 +:207720003EA0423E6AFDC5C9898DB1E0207268E0F412280FAA464FCFFDAE5CB14BF2DDBD9B +:2077400030533CAA8724D664D3D7D6384E4126D0B8DBD9688C5E0227CFC767DA80A2FF813E +:2077600029E204179A0F5AB489CB5180AD24232EB765C662BD1B45B9F54241514FD8BE9A83 +:207780001E91FF148AE8F809CF52C3E27459593ACE2503A51AA1FD77AA050A0B3AE793DF6D +:2077A000EC0AC6D662CEDF319DA685B7C72AC0A81FAA08F4FCBDA26991F73218D23BC4F201 +:2077C000995964D89BC857505F3172741A1D84635D8097A8EE52BBAD323CC8B3D3724B227E +:2077E000254CB5D5E8CAA70350E69076ED3D2FF059229C1398DEE8AC8C4CC687B492C18CC1 +:20780000B9A015EFB2A47F01E5560099755C66607EF5F324A3E980FBFCB2497198CC471D09 +:2078200006CDC815E637F6EBC8EF1A313622868CF423FA848CF862BD0D64313117701498F0 +:20784000E74AD8B977021DDDBA9BC08D57FC2528C36B65FBEBBA808CBCEF0707B329EA787B +:2078600013C40848124F88E0670D6E0B844668C46FA437DD6CC325F805273A219A64728C3F +:207880008990668BEA98FBF90B0724B95E38A9240A027AA11963FE03177E1C98B3B05F0E59 +:2078A00024A82BB46683DB9EC69A34A6926A19F06C400EC6DCF0BA7EE1CD9620CF97EF1728 +:2078C0006AC20DC10E7C23B9EF1E943067A825E1FA14D1256A2CD39D8F290CA98BCB15F28E +:2078E0009C9B5493175CE70C0DDFE577177F28DCA63021BF1814318BA26DBB8A70487919E6 +:20790000F217D50ED6E65AF1BEE0698313D8F55CB46E67B96957FC2D85CCB104AF512AD182 +:20792000F3DD6D9271FE6A9D588ECA3927F9E59E67D65E8E81D912591C69AD595B683C9965 +:20794000A5863F97ADC63FB257EADE7CC904C99A11333F06108B2BD86BF4B9D54BFA8561B8 +:20796000583B7D9BC7B95A99C8756B9E59A31730C58610A61FCDD54645D9AFB0C763F75862 +:207980007217428B0B45A33D11323AD01095FAE550EC042247A70EB16B88455F3298F574B7 +:2079A000BE6472AF4C57E116F5D6BD6359A7F2F1BF2056F1109CDE2C07C9B1476D34DD14E6 +:2079C0000D3F928C51BC47BEBA09CAC52B1146AAEF3834AA94812EC48D9E80BE98D59D69C5 +:2079E000153AAF78E4011915CCE20CD0F81AA6D1C7EEE038454A7279218920EA310CF73B81 +:207A0000CC51E4A559567E20580615A59502ED952206F5FC57A0751349372DB15DBC0569C5 +:207A200039AAA9B87304BED87C8F58A3B67C0E7B2A63224D738BBDF7A0437ED804CADDFAA8 +:207A4000A1BA0D04D56C912B6623CADFA468A8CE235933B2532DBFA908234BB189C00AC581 +:207A6000AFFEAD3EC6734A96C74DC3D9B1065698A04DC87423E1E8678383E5E6581EF478D1 +:207A800040CDC23A90743992B6DF96886B38F9A51A48F6BAA20361F463EE5437AF24A62396 +:207AA00037D978FB3FA706D536CAC329E6DB712206B28BFF4597B0CC35C7CB26A75D5C1744 +:207AC00096C4C3EAAAFB99DB00B2F04A3F836AB7A1E0378C1848D9C29FA5930F423CB14F14 +:207AE0009456AE34D857C9789227928541E43396D3E72D87C5A8D639E86C53BAB595737014 +:207B0000F6CC09C8557E11973493C48D7383A05ECA5144BACA3C8D969E3537CC86B21C04DB +:207B2000F9AF258FC385EA629A24BD676FE141CE40CA415C99CC3BC87048B86B9B1930D670 +:207B400082131B47BD16C925EDBB4D2B060F9A867C955879E2B206C8446374B5BC33661C93 +:207B600040C786DCA204A268ED3EA0CE6054748F9019357A172FDE09E7454A2AA8DF3CB7FD +:207B8000BCB0FF8FC6814326D1E38062FD246B1559AF4CE3E19203A6214CFF74819616663E +:207BA00018452A4C57858F67A66FF1B26CFE9086477F5A8AA7475149AF889FA098D9D66396 +:207BC000CFB50DD6C5C986642CA3D32FD50B404161DC8D0C4DDAAFB08444672AAEA90E6119 +:207BE00015859DC4BB340191B28C7FA3D6356ECAA9A74888D409FB7EA3921BF99501C53F0D +:207C0000E2E7E09E14252B3C55AA59F3274A92EA39231CCA81DF1959EB670A1EB24CE54490 +:207C200003EC54C7D8453F95AD6FD33CB86EE6214CD12C2D1749D6AD707BFAC44E2012E887 +:207C40002E3F9432EF2A3871E2BB0A5C430AB1EF13B9AD4A4A171E74AE4D6EF9064076A5C6 +:207C600096575DCE6DFDCC96832E51587B666B377B3C9B91AFF8978DD4259270E4848E1094 +:207C8000503A9CFD64205C4509CB3D2D6CB142E9FCD22F3D962AE709CE4DDA13507EA41999 +:207CA000EBEEEFBDC61084E6D0A2CAEDB11037E4448781DFECFA9FB26E6446095C8C361940 +:207CC00043C94E9A420A6EAF537BB865F4C5526DDBB1580CEB5A00E55EFCEEFE6F36D2F11C +:207CE000F77AB01B56F5EBB26FDEC612B81174BB40E527241FBEDE8B470C8FCFEBFB16E5FB +:207D000087B10A5F94A40F278009AB7E03F1C8CF22481882D346D6A7948B8B89083F983437 +:207D2000858DD2BA6D93E560F77194390836E93DB2C1E38AE6A9C1406BCA6B68EA378DFCA5 +:207D40000326CD9923A5CF6990050653863F0874269211663DD1A6C839BC7371635ECB8EC7 +:207D60005D597F60CF10EDD643A1EA9F46D6C3B61097247C7EFDC6D3C76F3DF047117149FA +:207D80000F403F1C2DF246850C1A37A9325E151FF37215E798CE249C278A85890BBE312E17 +:207DA000D758671ECB11A1FA6A5DCF517C1921E81BED40BC8E67F8E22894E0D5D854D4C807 +:207DC000870D457B6EF491354620B3FBD6ECB3ACCDC5577F6FB0A8FADF1654D9EA9041FEEE +:207DE0000F814B8008BE091D8A7BCA8E50F8AEB151B4D26D8E87449E390E13AC5289E2B684 +:207E00001F6967A4F5EA3FB7D35E8BDB9BEC42C147E2C283CA29EFA464B1FD5E5FF05E02C6 +:207E2000F3B979233ED42517035C73949451FA6712AA9DD77F69F526FE29781879661A4FCE +:207E40000A353C3127F7BBA387B354A50198C4F077084B9523B44C35DDBA7AA5FBD2FDEE55 +:207E60002315F7BC202C16BB4055BF7373EE5C320369D75D2D01635DB03F839B8066FCAC1B +:207E80002EB058DE23C340319FB67E2688DC4672CBD847DA0717492E36DE13841AEAAB9817 +:207EA00016BDC7A797ED036047E860F7381C58FA75BB9ED6EC1B061715C9EED95066BC5E31 +:207EC0009FC780140D2F59DCEE98EBE8B5CBCA6B31212E6B2854874E4DFE91A3E39308D21E +:207EE000B12730E6297B7BEEF87D9BD65B8B5D267A35AFE15DE84306D3508347A4A72535D9 +:207F000005DAD5F4D8916FD31D87F14080621D1427B0EFC922C3BD6FF23B4E7B5976EA35A2 +:207F2000FB9A34D23E0A07240CE4E641797B38CAFE4BF37FD3C1229B4CC49F0AE9D78B29ED +:207F4000F9244C5CF1E76CF22E32084C9A7187E1CDCBA36432BA0E97D5AE7FDF6E01E5F4A6 +:207F600047CE28150A8D7D8D9DBFC3DBEBD4ADE4523BD0C8402E68E13E1D9BACCCE6A56788 +:207F8000F0A84B39F97B6BEE37107890E3263E554120C005B7E4B9E0E0CA88517836A2EAF6 +:207FA000B248A2B8B2F0907D74A5FA13E286D17C667F8AE81C54C6825A74E57D049F57FBAF +:207FC0003B88B92DE72D4C7ACF6F1D53E7C155172264FEF67E661104DB56A11B12CD3D2EB2 +:207FE0004523F46E25584F35C5BBE53C4833DC7068C37D719A736AB113B85E77DD609A0E88 +:2080000049C158F5A0533589CC35182E5B490DFC6D82A7B0CC78605DFCC528FA587320153A +:20802000E69877456C4C9E208AD7FC5CD68C1CC1873D76A365D01E3FD6DCB3E56DD6B01FCD +:2080400076593F48CE22781932A5FB289111C349B11DE81756383DF3EB089E4908DE639E55 +:20806000F3F1DB8E43AE8DBB24BDE5BA44F9AB1DE176F82F706F67F9827D2DAEFD9F2D860F +:2080800088956D02C56110DAA2450A6A4AC4F67482FCF418269D98EA4EFCB894EE33FAA150 +:2080A0005BDA89B3EF4C187C4DD4EC051E23FBE8FFF0530B9A72D619C1A91BD2EB50FF155C +:2080C000AB5CA4A00AC84D6A8B227552F680BD6BB1676F3D744F7D849DEBDEC61465FDC7C9 +:2080E000A4F85D243738C13E2E568258E25C6813E502D368CB26ECF7A5755215B1AD6FC3D7 +:20810000F69110040D0637A2D44001BCBC16B5A0318F2D39F7F3FF606B680638E2A46FBCAF +:20812000AE82DA734179AAB6B8CBC12AA43AB96EDAF4AC3F76F5962561A715AC8727EE8869 +:2081400012B52E1658A292810374B433BBCE0836D26585F1B633B6E7817B11401C81CE7A7D +:2081600086035B5C1BF1141F9A8501AF567EFF53491F09FB6A1F5D60158D8D9C8F99413C69 +:20818000653DE24C827B8B7089A7F78E64AD201715D23CA5104FFA3791A12605BF764AC026 +:2081A00015386849FC0A7022039842DD2DF498B28AB5D24A5E9E8F8F4589719ECC03D87A91 +:2081C000A081010E142798B0BC91571A131A8454EAD56D01D51CF10C15B586B7E810577C3C +:2081E0003B78BD1A85D24011A3155B9146A67FD510F5410D9D840A54D5BBABC6B6394E3524 +:208200005C60DD84B92BD29347962D6362BD69D1C7AFDC1F14D9BE6AC1467A1D7CC6C5E522 +:208220007AED81574C6A45AA5167C8C834F467DCFE041FE063E179381F313DACC1C4A82B20 +:208240009B8B35404EC9D35108EEC99A057D2CE4657E6ABC36EA4E36F94A7ED4DC68F29B4A +:2082600010760C931415CEED7FBE6761C6110D70C5A3FC479AF792F2FA11E0AFBD40D3EC86 +:208280000E9AEBC11AE991DEAD247F04C9C6E6E6968D630027A134EE073D7774715E556D39 +:2082A000CA957088170CD5710FF8DF546003F221159F325703D6D213847E3B38674384E9C7 +:2082C0003FA570A0703380490099D6828FA90FD4C5E61A45314B0809AEB6D14FC5C1639F8F +:2082E000A025AE023D22E67FFB55D0D9171A77318D1C86115CF7429BB3A667105000B433FC +:20830000DE8C6BCF5EC09B9BE9C4F0EFD7B2B18107455E0643A95B706B5B48E55E180E6CD4 +:208320005A70613FBE8FF30D35C319E54D44DB981C46FA861E7BEDD728CCA723D4A133C81F +:208340000C54F6A47B9A7E7624FCFE7F8F390C21511CE7AF2CB1AE71A30CABACD488DF6DDB +:20836000A777E26FF3976252BFDC98353200645C5019525049F24DD2E0FEE658BD27CB5175 +:208380006F7CA24C628581837BAEC58F93E287E1457C63FA2A5366BFAE1063360D5F2166B5 +:2083A000CD3397E601BF959047547B70609BB2E9244DCBD08E1FCBA37A61A79346749600B3 +:2083C000CE9E313DA972AF155F65E08F1BF8BFB271E23FDBE0402B6F935E9E10E57CF359BA +:2083E000D04BF2E3773AAF71E9D18964198E0CE9FFA68F07774AB39D6F8E828271BDF60107 +:20840000A85B86102B59FB7ADF5F5F018D0F353424690A360110901C87AA82A168E9BF6CCD +:208420002AD9ACFF06B07D3291763F36DC291361D6D1D26AB68E74CFD348C32159D6FEF6A8 +:208440001770ECECFDFD3FC8F958094AD5019CC5B787756F2814B05DE90AD8993BB02ED524 +:20846000E107F1A84E342B14C33FBB8DE9A97574566682EC367B705AD9A1CB648A24CF1F0B +:208480001D1481399C13FF6CDE2F265824FAA99E3EAEED0A37E134A58F688A2634EA5D6F82 +:2084A0002BBBA3A6676F96211D78754ABF889D30D87AFE4E5809C5B42D3F83E99F5651AB57 +:2084C000B77F9AB939944E6E83F86A94B1E4F5A53A5D8F05D67579C8A9203758F73E1D4B36 +:2084E000104A1C4C7E708CAAF077DA9CFEACF45CD1F0008308BBB44ACA15D603CD58771056 +:20850000CAACFD9C93A20C74ED2C9A48DEB795C092101232D31926CBB4D4954EFFA64F4C44 +:2085200078EC29D0934A43D442D79F4796F14F6051AF505B44E82E846E4C45B7945E909A5A +:20854000D302FE6E67E59E575742594834DDB18414B72B0D9B0D17063729711C8D3B7D28F7 +:2085600020295EE0B8DE8C7A327050DDB0F94D9338D89B53027696E626EE8C21925A8FE46E +:2085800041669DAA533ADDB4724EA7C6B88096D62635466811D032E30C4D4A1C55AE40E914 +:2085A000B24DE96108E5592FB78854058E915AEC3366592F773971A73BEAEAEF3086416EB4 +:2085C0006646E317E86E6C4F0DBE71303D3A5F2666CB3BF07D12821327CFD1CE418674B577 +:2085E000C0E6138BA094F957D79F47B1F5DB0BAFFF04E4F107739D4E05C36FD03E247F2F67 +:20860000FB155722AEEB2140EEB649450B42B811FCDDBCED89286B469B1F8F10CF76687A2B +:208620000D6B99C353BCF844C0E690CE4C2FB0E98A6ADAE42AAB6B7E668FCBA3900A85A76A +:2086400061E23B16FEC223D017F4E49F28894370EF5C32360C6DB8E8969D67C0C4DF07BC55 +:20866000B2433F9192407F2701A56C118E6E3988B28E4E801F9088ECEE65348E669DD63B83 +:2086800061EFCEA8541D046A166E385FF6431E8F8EDB2D362A72B3BEA05A79E18C7080FF8C +:2086A000AF176CEAF18D2B8695855EA3415A8DE50C2504D15ACB55ACF77C7B8C7E740B2480 +:2086C000964ECB82961F432B7248EC8DB4028CE12DDD150593BD9D59635A6A2544D6BC095B +:2086E000B03C57159DC9A02C8DAC1B92D8E8AA830219A9FFD8ECC50996884067A8D5F49FF3 +:20870000E78981533418B677BB5D9A2F1E6D393DA6C250C2399C54ACE6BEA8F40FF3F155E3 +:20872000DBCEFAF19F3F3D5CAD877B460539E47B6660CF5F4B5AB194E33D28C5AF50BC7B7B +:208740009A8A9713FB6C72C2C2D29BF82F5B7ADA347AAE0DBCDEB84D548391A5A20AAB2D12 +:20876000CADFF3884D55D139E232E96F216CD53C19C55636EB509C19FD32432A830402DFC1 +:208780000F872402F9587262B13736971CAC18927F870C9FED2163737D5BFC6EBBE5F6A5BF +:2087A000DBBBF66CEA6A2625B8E7B4BB9C5BF8596D3A4A85C63C6BFAB4047822AE11A1A39A +:2087C000634AA8D0AA13B65AABD6F08DE5D2E32EBFA7EA1FC80CAD51BEFD128E2AFD07E730 +:2087E000AAD1987B95F72566C7DBC621C4560D7DD5BC0B9F2E9BB281C83FFE7773DE7EBC69 +:20880000A47753E1408EBD21F7FAD3456D4D4389BD8118D431EA253958F81A44B009EF478E +:2088200041EADD3B36FEF1BE2296283B8BC2AD49DAD1442A2C2261E93C3FB0E67D322D888E +:20884000CDD70447C8783958163C464F3F969DDF0B3DC74878764509A65AE8E6CB2FEF25B1 +:2088600022FA33CF16B0B24E684796A16DC946ECDA4DFAC41CDF726316C78D2DD925CCB3FD +:2088800091641B925C1CFF31A4B7E665FCF2A7E546115757B2C9FE9DD90D1DCD382CC1CE90 +:2088A000EB28955C570104DEC884BA19E3E341C471469B7D8DF611386481354509D92FC7BE +:2088C0003C9C70324C6F09FC044958309DC311DF708B3BC153A1CDEFC0C3DE605CE272AF72 +:2088E000D6FFF36AF43465C523006C0CE3AD87A226B0FE42E5C89B6E24AA914A87AFACD376 +:208900008747A793C9A8736DAD7A9D80FCFE9CD33DF9B818AD44001A8D5518AE3C416D6648 +:2089200091BBC6C2BFDAE3D59E946BCD9EC339AC6806D764B4E884AE40D82617EE2A37F057 +:208940007A0BAF2012049420FCC95C2DAEB90B4C16D52EFBBECDE63CF572D1EA1C4645E083 +:208960009913154B3948DA12BD149372BF5C66BF9213A0905FC307D4CD25CF1D4FFAC0BCF3 +:20898000C57A965FADED1F9A66434A317805954BD4CD2FB0403A6D4614373F3DBD794A0BD0 +:2089A00067A9818E1CEFBA0D55394588D860D1828322F17EA77AEED389B840D7158B653657 +:2089C0002DC61EE1AFA4877B0C77B099107785BE8E42C51331AF1EC1F8B8A960EF167BDD3D +:2089E000B834D94A2E749D82A069ECEA97C32CC00020C905E94ED886878689E2B2E8115D7F +:208A0000929ABBEA04BF06BE3CD03B2C87674232C1A2B93DCE4B7F805D291DDEB8A07A6CF9 +:208A20002CB7E661966DD9E165A17F0679A683FAE123B0CD2335DAE6A57664B7C41D253023 +:208A400002840053C80A5BD366FCC7A669180A5D61B3D6F772422E2410BA56D479ED7D695F +:208A600038C4BF23DCB84572CAC66134D92723C53CE903AF8F591D4541DB0E5EF0FDDB3B14 +:208A8000998BEC16518A9889159B6C3D297EAC380068F78CE82E12C832816A83B52E605DB5 +:208AA000037238723E89E825CED00A419CC719880C19D9729D624BD886CD3F720B7590BD73 +:208AC000C193097C6F2A364C61B68FDDB17CCF7B6462299FCED71A970D78558FFD705C048E +:208AE0008F5FA3E28C4D60F567EFEC20B6C400E22A58543F2F62378314F43C55A30177FB08 +:208B0000D0F2094820E503D5785BB19504D6CF5F816A3A34CAF8F4581C10952E580EBF07C2 +:208B2000371B07FF9A817F0C62993D0694D56955FB6F0F12FCA52408A76451B15E39BD3BDE +:208B4000CECCFAE377DF3063F850D0D538FBDFE428B7FEA3D4D2A292E0FA6E8BAD435182E2 +:208B6000BB813A834528BCB60E2F0A19BC05CE821E7317DF6A6F21C703768731E7761B5D5E +:208B80001BCDB315EF792915D92866199C6659FF28E22D5DA8890AAFFA2098209F14FF9B08 +:208BA000982ABFB25FAC71EDF8ED39D53C27B2C9C9E18F7A97C159386635E254F440724AEB +:208BC0001D8B1FD6CCF9B0E0405FAA7A7483016507D862F353DF7C54FF792F75E664DFD92F +:208BE000D880DC55C635F679AD7C64F6CAD292966F2DF3CC640761F0E4E255FFEA593C6526 +:208C00009793E38E7A1D503CA761D56825F9FB9E9427D343E1B818FA8088CF7A3768817934 +:208C2000D85C0504386217BA12C7EF34AD0D0884B4E63297F7D374D5D42380D5B899CB2E3E +:208C4000F047EEA39A466E8BA62709873502FB2B2C50C6E4D155A9C14A2712066FEA36BF2C +:208C6000A3521A1D083131064E18A1EC09259CC6D75F1E3C3C1839FC8B0147C344C9A6D2A1 +:208C8000789AB2F8F9AAD370A00D17D9B7A2C091EDBFB8A7FF15EF88570EBA9B06AA621970 +:208CA00021806420E780C5A601F106F04F1C6CBB1F126262930AEA55F69C680DC6B31709D2 +:208CC000DA13793569B38FB6DE82AC1FEA2B55BD593BAB21952142EE17CCE475A4448465F3 +:208CE0004CD020DAADE076706B38B1BE7450F233C33DF6CBE6789FAE4F14AE3952D83001DF +:208D00000003672D2C139A7CF3177A0B5B37A6C99090E75F406E5DD090F69105185B1D5298 +:208D2000FE977060244C1E94F3B6CDAA880D1384AAD1AA050CDB2CF21BEAF975A23BF1F6FA +:208D40005398E3C02F7129A63317BE47806388A4A5DFD81D4AAF06CBFAA170F067DA4914DC +:208D6000EF787F0F2CA705A17288B0DC1813AF16FA1DD154705314D6192E98E4D8A432B005 +:208D800089C6F4BB4E084E73D900F3905403605EE2A2621A7ABF93C81BBCA58EFB9487D3C6 +:208DA00089926DD0550787A2EE5E533B82E60F4505FC3BD75BFBF89799D6A925A1C2B7668B +:208DC000123E52ACA4E1D715E062C52CF08FE373CD12522B26D98ACA9BA1632192FB35A5F6 +:208DE00057128716156E59CCC443D7C1AAC0B63CA6FED54EBC278D30C451F28231B19D4615 +:208E000059E9336A4B158045A6C4C516EFACE7DC87A9097EC3FF01C97F3104D50D4C39D07D +:208E200065F222151C7682047F43DE6690CCA1434CABD96EFD0C709F422679B81B2D0FE11F +:208E4000F8B807FE5D843B05152942169D31B67580F6075DD3E280273929D4A4B8986EFFE0 +:208E60005ED8E5D3D79180FA803D04E082C5806C051257E9B44E1FB906AA974C2D7F0FA629 +:208E8000F63E933A92AC97E94D52AE05CFEBF34C0786E6ACFA3B266316542AB6EB5EE3CDA8 +:208EA0004C971B2737BFE18B786DA11FCFAD5C6BD98DF318AFC1D5631ED3CD268EDEB61A0A +:208EC000531016ABDFF5EEFE622B4533D15996C00496D57EEC68BB9FFBA03A5780A02BB85F +:208EE000585B0F38B443E200E95A5E8302F822F7BE1C7657861D1331D30A007239DFF17A08 +:208F00007C086A485B629A05897BD431B62DEC7B39E1529AAF29524FA73610FADD6650FD76 +:208F200052C6198AFE235A6ED3DF5E3790D0D924D6C274A425A7E4CF08DC4C638CE01E8F0E +:208F400013725FC6FD9294BD468809971FB8E79138BE5551868D9308A76EC63D3F4AC0120D +:208F600005E158457FDC74FC07E3FECD7905C2835E53F1094D68967218B9B14860E3E06670 +:208F8000C474444E1DF8CDA09AE5A69A7AEC2DF9E39F3FB4A87B4722FF42AB734975628A30 +:208FA000B0ACA15786E75030C25755AB3A504387AC2B1DC46567732D2451D3385414E3DD37 +:208FC00067BC9B92C360AB166DC7EA795B8C3B6950A40A6845310066D2F6CE74E8397C4E04 +:208FE0005B86028CCDE52F8EEEF5501EF242C4E7F54E2D2B677D93F090608DE9025EC012C9 +:209000007CE9AA3BD22734510F5BA5B193D76EC1F351093D111151DDD4889EB7137507A570 +:20902000D6892FA1174FF087C61CB1B0FE9721B0A39B27468E156186B71A5B940ED58274AD +:20904000F1A35E9DF658ABF6E4AAC41424781F93A0BD8416D6A47875F96AF43E3BA9226382 +:2090600088C211D56DB6092AE98DEF425A57A64C60FD1D36DB41E8A163713BBFB606C4A1DC +:20908000106809402A631ED1C3A8182F117BBD0DFC6BF4CBD5C8264327BECED85257C50B5B +:2090A000EE0F48B65146B6BE30839349D426C3CD8D202465569891DC7E23B5BAD8B3FFE284 +:2090C0004721A1AA7651331EA68452334DF7E0B62CED120FCF31D08CEC8DDC6510571F5C0A +:2090E000864D90E45A72F56DBD2B64B76AE99D3AA79F22FF72C39C76E3E4DFD63762DC6EC1 +:20910000B276A0663F653B68CF865599A074F3186ED55012083E4FF25E14C1D761463994CE +:2091200070AEAA99D45841C26F7C12A0123089E8CDA73DB18C95C346E31AB9D4D2DE2BF866 +:20914000D4D25B0589D94C657FE620AEEEFD5C1F19E99C53E638C13B78EB0BEC53A3199653 +:209160005F85215050B5C2161B30617FCD0B98217672F3184F9E8960978B5D514E7381C462 +:2091800029983E4EC3DFE2A838A42E3663EFCDCEDBC645378480A813C131F40D7A81999234 +:2091A000A75D1AF425BE75B84E73C1DD660A4ECF866DB50075AF66DCA58381ACD0F9EE5C2B +:2091C0009B5A520194D66BD23A8F26AC71F6507E27F0C58B14AE987EC63AD2B1B6529D3D2C +:2091E000992F063C677925CF60187D86EF221F6EAEB4D624B029AD7FC71429A68672B5EDD3 +:20920000B384D10E2DA87819CC9FBB60B07A11E233AA170A12E82C5321053AD1256C3422A0 +:20922000582D31B1C020DD5CED2BE8265582937EDC0D5612AB9FFD6376D56766A2D0D71133 +:209240000FA5EF1FBBE9A65E827DD9973341AA61B3866E6F0EA829809595DDBA6BAFD9FD90 +:2092600087F5050D65D4BE54ACF4560B63DB12809E3B753D8909BF8699B070CD3AEB35E121 +:209280001B9986947C2BBC781F4A3BBBBE8C40470DCD491C506C069F25D054AD5B1203707F +:2092A00064EA052614126F9231C76287777FA610BA46D631D644B0125682410CCB9A2AFFEB +:2092C000501B441D088853A6B0D279F87AA2E9E0D705717F1D90294DA02033F5FE24A4873D +:2092E000C9933A1F58F871F810FF68E91FB371197ED12544B929304D697424112273983FAF +:2093000065E53C32AE1A44BFD0D79EBA963071800E2B600F6ABAD479F9322044E37B464484 +:20932000EEE51BA7BA42C4233D2A9D4A43B0BE4C18A7CC0E7C5A160D1B25009B5E775DDAF1 +:209340004957AD4FC36F525C035B1A808C1FDD7D8D0D032B5FC145B3E1BE36AEE4B3FF0299 +:20936000C51E19F1E368EACA2E66806AE65A3DEF254D015FD964F24CDC60754C0F73AFF0AC +:20938000C29BAD59092BE7065DB30A3FA906ABABB715A8903FDC808515F51DAF87AAA80414 +:2093A000133FE7EAE9DA08AC37DE0ADF821CEA60A62C170F39B1E9FB696EA6D9EB3E7E2941 +:2093C000361D5A473B87593ED4F647D6D8B5B3288FB337144012F08582E0EA94F02B99B653 +:2093E000BD23311BDF332BF11824879D025078E092508D48FDDE9EA79B0FDD4E80E02D7759 +:20940000ED85D643DD4B251B517E125B19C1999ECED27B66880A6547E0EE34A34D2525769B +:20942000CC8DC7C827B18EA6A67FC38E81DACFED3B852C47469F884CF0990C8B1AEAA7FDF7 +:20944000719AEF01214A36959E00CF61A787B24DEA66E9A1FD7581CC7FB75911BB0175AACC +:20946000349D90BD37D8BDADA177BC4BD031DB301AC4D58DFCDFCAB13C429675C0889034FF +:209480008CB7172A0E28197D9CD63EC42BBB02A3D3B98508293B6947E24E3255C49C360DF6 +:2094A000EAC944B4654691009048ADD21678BF41B3DB74650FF380848A0813FD1742A216C0 +:2094C0001D627DB958E34A1242A7B4B56FB7A3FD06B94414220D12190FD91939E77926E017 +:2094E0002699A0D403DD594DB374D6931A51286C450C56A4E990925E58D7A5182FC57B7A9B +:20950000FA448F6EA040E9E5A6448DCF1FB467829D49FC8489E8DB372751BF99066582BFFB +:209520004ADB1A9E122D619E1D1BA621B2699C9E155C5198AE6D4989E18C0E391E42D78505 +:20954000BFC65E58876ECFC207CD5764580DCFD86B8D7DF23B72FC32A5F6CAAAC497FFB252 +:20956000B000F7213D1BCE21555A834420C671B0CAEB9BB533682DE370180919693F967156 +:20958000BFE6CDD22B924244011862DE13FB6DBC26ACBF91F3CED5AA99A9CFFC70C955D8DF +:2095A000DCD60247BE5CE18A8B9389B90A3854CBE547EF42DCF1EBB06194AB7AB368C75B4E +:2095C000F37287119C022C2C88D0582342306EF0AE412D9FAB9E11E7AAC0DD681D88E201C2 +:2095E00063E02AF7903655281AF673950E655FA76F6A960770483A728BF29DE30405BEB8DD +:209600002FE158DE90BA2FA9070B72613C82F95F68541B6CE8B57D82D51176E129F164E667 +:209620006365AB8D9100E3F598F74DED5B92DE1A37BE2BC0AB2E8AFCF993C7ED6D6D2CB5D9 +:20964000EB10DDC6BE2131C0DA6EF2815FE7248509D1E21EE774F66DB5FA8B9A8A52466AFA +:209660004FA93B373D8D3457DDD36D84577B589E95E1B528AA42D98FA90225C2B4D8C32D0D +:2096800061D59867D2ADE362DBBB3ABC9551977221FB266722FA3F59AD09AB574B21478FFF +:2096A00061565938B591516C8BF8CF911C0CF7F7FCC688AE25C262025105809E3014823BAE +:2096C0005AC0F33A99929CFA14EC84E1817DEDE22BE8E232F93C3E967497FCFA0DE2B4CBB1 +:2096E000B8EADEE1C30D19F01BF15CAB4C6D4BBBB336B16D144992B42377589D59083E3F47 +:20970000A459E1CEBAD55449FD896F981906DFA5AB38CE1451514D8896347ECEEBF3C6A1AA +:209720008042DF5FDE32C86589AD4C35F3B3FFB4CA8A9BB513CBD7C8819173926EA6CAEBDB +:20974000C0A4AE5CD6AEF95BEA0DDBA5D4F570EFC12F2060A35F6775B2DEE139C550BCE576 +:209760008FF1DFB727FDBA875C1C784C2EB9B445A9CF7713C18E6DBA64966941D5ACBFEE08 +:209780006F7826F22123A5891948F1FBD136AD5A8818AE14B60BC610D13DF46F6CDCE6CB9A +:2097A0004447B0FADECF44FAB74C5338B1E0754C53DC1A2E47A6429CDA7C4632113149AD61 +:2097C000EDD7DFAD86F16373CA0353B74900FD173CCEB85211449E7307E74CF08F7B814A3F +:2097E000CCC999C66C76EB599505B4F528B35192BFBD756D01F8CD0298002BB3494D613685 +:20980000C8992064542B98E0A2F7CF37A86106BDEE4351AE2D660AC1A4753621FB3D6AD190 +:209820000A9E159683FD0B1083874CDF0404D6681528EF4E274C2E3A580B26A12CB35A67A0 +:20984000DB4AA729119E7DB49D64E30DCB7CF59D84F9CE32CB63ED358B823F957A67C967AA +:2098600033C3DACDC7F3EDCEAA45F55B1018484472F6015E6B0F4825BC27415EC080E77D0F +:20988000F6192AC02F188D72DF78322B9EEBEED5B9D880056D9D0E25FAE6B755D6626B7136 +:2098A00026D62954BB4017A34F1D46BB524224C01DDF1AE54A9311E6FE1A8DF0937626689A +:2098C000DC1E9842B332D1DA9F885B2B52FE537041DC87C1BE2047DB28C11CC24D41342353 +:2098E0002FEBD4F6011B6564B449F59BD21A5CA8E4BB580DFD88A388A85611C2109F8493D7 +:20990000DCC63583D94E9980911B40004A01A69E7F731209D8185758CF4EDC33C4069D08EB +:20992000335B495CF2051FF472B14267729AB14C62C1A5502FF0D7E5F95B076D5D704B5EE4 +:209940009A25634A89893BC95C9FD73F4152F5D0612ED8924CAE509C8FFB5D0F98C946EBB5 +:2099600011376212973F02591139CFFBA8885254D4F60ED8D10508912E18C4030F9D0A85A9 +:2099800081BDAA948DA874C85A4A0FE68AFB6C7E101D746B5F26ABD9C084DFA2C51CBCE477 +:2099A000F8B6AFD2822389A9E4EDDF6DD643BCFF6A2237C32B97A0510FC8932749F2D9D9F9 +:2099C000EEC5D061A1678D898B298A3C93785E2C42F3221E00C3EC4AF176508663FBBE8926 +:2099E0008615035A6E3BC481D729502858FD3E3D9B49E151D8DBFAA90768E3558C4BC84245 +:209A0000635C87B718CFBC3BDF5C597012ABD6105868E9410D2E306F6B7D636F0A3C508D23 +:209A20002F47628A9C3A0181AECBA3973B8F5303704599C42E0570E702F7A887646CD35CD6 +:209A40004C18C56479488EF7E4EE8E0F72FE1C60933A03E3CFB3F497EEE5A24B9E1A233548 +:209A6000AF89539B8AA56633178775207F6039DBBF66F25514FE1576A9146F43267443E29B +:209A8000EEC3419958C8478AD86C341F11592AFB0D61890574D3BF2B65275E0237557436D5 +:209AA000513F6292EAAF3B9D806262B4478ECA9A1F5FD488466DE30AF3EAFB148DDD0CB0F4 +:209AC000928594838168FB22EED5546277FA57F383A2F73A9A6E52FD7362772244D40ED805 +:209AE000B4C7D65030F92B0A3551190560A13F67D313EC5D5EFA9E3A489C6185F7B9626E73 +:209B00002863779CB72CD48468DCAA18AC4B7D9EE78BB7C6943A257E1B28B33BDE14CFDB27 +:209B2000433AC3FEA4DFDB4F048D1C2D562BDDE4A872040400770DD5645FA0661F5BFD2F34 +:209B400058A730A3ED900EB610A84F037FA8B6D954C7FD6DBFCB47F3C71D185ED94D6B46B8 +:209B6000D5DA12A04A8CC7C55CC8436B0E3B88BBED85D68E7C13770FA2EDEA6FACCEFC2F4C +:209B80007F02B045ACCDA0B7BE456400888E540266A17E1B3A42B5C90A3E2AEF9A3620427F +:209BA00094ED3C146C65B8DB72BF5272979FBE99CDADCCE1539ED56EF79755DF440E0C353E +:209BC00064E5782C3D6D2F9F9977623BEACAACEF0C532AF8653B716A97CB877B378902AB57 +:209BE000560C860D7008DCA379DBAA02019A9E4C9D8B314798F20BDD1310E0F2A707373ACE +:209C00001D720B43CAA725B9854D075273783E8CD0EC2D060104DD8327E500BFC27A8281DA +:209C200084FA72639C080BA0EB300F794677A442D5139B74EC4AEBA26BC96945C341522921 +:209C400091D996CB1A06F397D2C8EA880D2B9B801E6E631E73CD3546FBF7B099F3CB76E118 +:209C6000648CF65D931212181E96D2E20ED6E1DC4DFFEB788BB000FC56F5612AA7BC589FB3 +:209C80002C8066A55E28754F92FCC540CAFBD2F95E743C0179EC67CBACCC7CCE93C91AFAC8 +:209CA00078615E01C38E2814AD2E6FF7813D19F6E925C323D029C117F1E13ADFB869E91BFC +:209CC000D95A4AC819F68E79BAE88ACE005E6697BF9039BEAE22F6A877DF4F56DC1E97B5DF +:209CE000F80E5C7986D12BBE68A9DB954E26C0291C719784A53A5C1E2E29613295C05C5D72 +:209D0000BD016EB79930E220BA0C0B764E4B12646BA3CF88F26151AB04B60721B8AAE1471F +:209D200049E4114CC5C85CDC6511497F6242E23609825BB587D4A6B36D591A767C5C8320BA +:209D4000866EDB83810E218E39DD5E5AD02E56C3D11D2402F69FAD13A282EB01FAF2DA8FC0 +:209D60007B4E44CED7A2D58960AD5AD3815BC067773F68802237CE1E6054BFA21CBEBB2E39 +:209D80001A1B8C87264F68F44509FDAA6AF6261EBA482D6E68707ADBCAD7BE06681C6FE807 +:209DA000A028F5EA08F1A069FE4428B81698F1312EF75482F4E755BE2F6773501425F14755 +:209DC000926FCA843F1BAFFF4E78A4C02768EFD82B587CFE2AF8CA1FE4E7A24EEC990A0951 +:209DE0008F6C4A8BEB7656C642F60CDD38FCCBFE0ED6086011EEE463A3652F2DD5C2A21FAA +:209E0000C487BC40E904240370E7C1401282FDDA2EC16505101436562BB87746316F544047 +:209E2000E6EF42D25662ED90FE3207E9732B5245554AE8E88C1B925B8B4F6A1808CB328BC0 +:209E400018E70AE290131465184CAD6D8A5BF0D6AB48B6D113B3B97BF2EE25C57FE9B3BCBD +:209E600061E63E779D1EA82D19268A8B90A130D8AA8A7C8BAA668B4762A0CDDF7D8320DC02 +:209E80007227C498A11CDD5DFBA0C9A7536D881C89E63700451BCDD25EE168743EADCD8768 +:209EA00015B328CC70F1641C5F31C76E96CC8CD7E11A84C66A36A00BC23CBD07C8DCE12084 +:209EC0008D4E6A52B67B3C036E65BA13BD5FC51AB3C4B93BBFB1967519A734472630337BBB +:209EE000CE5E260EE714064CC582B5C1ABD47CAD07F8FEAACF473F69E29BB4FEB5DF2D30CB +:209F000077D7512FA5E7CCBA1D0E23589D96B84938B8AE6318E081DE5001ED201A576C44B0 +:209F20002C25C060B30313242A16DC08226A4EB279B01A67BC11F21F8C430F01192F3A39F1 +:209F4000D153CF9FFBFCAB105C4A1F36ED43C8AEB1605CC4BBDB4F6F74A97642B81477ABD4 +:209F600045018FF5B8839675E70D0D00C6AE55C993B8CF00E6F97E13883DFEA5034B46A117 +:209F800007342FC27062616F6B4CC197BC56C18B3F6257FC554A49B67F9006DBCA1BE32517 +:209FA000611A0544F1C5DE29F1C1311CAD6C7E847FC57DC86BD1EB18A21B21401247FEFBCE +:209FC0003F4E6B0774978E75DE8BBA1D23FCB12675A50493D7F8F037C22D3AEE7B2765B9C0 +:209FE00092D67C490CC759D52F040E2AB940212EBD666B4668EE9D00B689AC4F2C9A2E7615 +:20A000004C78ED4EDBABEF6CDC7DC24BC64EFE573FEC5AD855132BADD5CEE35198D0D26B78 +:20A02000D37F740B75FB3A0B0FDD8BFE5E284D282D347D9DEF3D1A8C6BA3B6A9782D80EE5D +:20A040005843D597D0B7206190D5029A65F052A987F66FAF82F7B57D64D922BB7D2162BA86 +:20A060001352663E7B74A27B9BEE973FCD766CD4BE0AD43AB83D99D70D50D22DCABF7AACA3 +:20A080007AF1926367953387283982A31068B52C768E32C4FB0F1D850921F69D616125AED3 +:20A0A00035501A901AEF2D0970091D020B25F022E22DE4FB71C1F2D9B434F70D68797C9094 +:20A0C0006AA0D6554CB5F6D099B2767FDE37B2E0CCB96B01DECF5CEF808212656CCF8DE98A +:20A0E0002C861530E14EBC5B05D95B9F27A95E66532C54944CBFE1C97E806417946E15808B +:20A100005E34A07BFB43EB662216BFF966627666949964A95CDF78C486C6450622A5F2FD71 +:20A12000E26B73ADD68F3D3BEC0549117AA82F9927AE74196618C29BF57F5331890CCCA367 +:20A1400073BB4C2058C023E8F21A8C4E57B03B833D9AF3F56AD1062778C5859370D652CDB6 +:20A1600046D7C6E34A22ED49F827877D11E4EBBCE27D11DBC33D305374F12798AD7C92FC0F +:20A18000F63DFC2C77CD19891DA496DC6784808640BA92AF5CECEA760D6D6FEC5CE1CD4256 +:20A1A0009C0A7C45ED333A2F0D5371BCC310D7B4281E35842A38486CDEC013B47EE169D6AC +:20A1C00035F8548FDA0B2977F3EC697956F14C5970E2E8B85E85EED4BEFE68B83C068C18E4 +:20A1E0009F20598F55E8DA00CEF03DE13BF00A204F85B3E59B04A4549909FA8840FFE2A385 +:20A20000BFFE6149F1B9D692F1C1A8E82A5414B05E629B2542898217772E54A803BD87A5D0 +:20A22000751622A58C6A3B5DE9D4315635D796A9FCF25690CAC45A4D448A2B96D1B94450F9 +:20A24000CC82C8EC9070E5E5B25999008332EAE6E8E28968C7E90A1C439EB5EC16736CC041 +:20A260002D6DBDF0DE91595DC27A539B801309BAA08E5813EAE4808FAA03870EF534B83E1B +:20A280007C8F341B9D22C87ADCA3F6BAD0F63E3EDC20C2C4860747EE2C3C5A19502C345DC6 +:20A2A0005143A54AC695FEAE2B17B8E9F2827BB8E3A3AA7CB810667B89573B594085AFCD80 +:20A2C000880D9392EFA9B741847529522D414C7523725A4FB865FCD7B38D9139769979C70A +:20A2E000B16681479FCFB717908A17E843CD8F571DD3EA036556CFAD993282F8E2425EFE5B +:20A30000D55A3820D5EB388BF0925F3FCDB572C1B17D9262E574F45C5328B82ECBB9E99035 +:20A32000416DA1027AD04D2E6E19901D18EC84F5CE5F586252969E6CF1012382D92A9C3215 +:20A34000183537CE8309D608D529C80A817BC54146F8708368A7FFFB2974F8CE9576E9FDE1 +:20A360007007317E710576F1890441F5093D02087B49CB7A4718BE420D0C3272A975129ED4 +:20A38000DCA383F1682687DC557CD836899E278FD1B8186B6FDF947B32732853405231A130 +:20A3A000FEE842F993DD3C9CEB3FA5D505FB23267CE51A39603C714F5880A3AF0DFC811C67 +:20A3C0007150802CF237C573CF210EDCF0F197FE3418AB5D6F045C5B86325271DA3BE56507 +:20A3E000D0E0BEB7FFF951B62D9BED5F2006C4356293AEA2218CF9212B57D6062B738CC3AF +:20A4000056E9AB1BE66235D47240E892BCF99F6E0111FAA90BF35B6EC28C8B257456C7905D +:20A420004F20CBCA77F4F49865DEB377753B911B73E1046E9C255654AB3F5858F446CA0188 +:20A44000D8603DAA429CFE7218EA306D50486E9DA2F516F8AF8BB1ADD410329F2F62B8DE34 +:20A46000918895795EB89FB578E065A1179DBF70FAF135C03B12BDF9FE9317DF767BAB3FC5 +:20A480003330DAAACB99B80023F552B22BF97BE94ACF4286186941D57C47B55AE3CB20F607 +:20A4A000479DFCF46F5A6A69A4A1F267C15BDDCFBD5022247E0A433EBCFA98ECAD8692EB80 +:20A4C000F47C20185AA3D31A151B1C6D45CA48F74DBB926FD2E00D95B7F0F15BDA6D450106 +:20A4E0005A3FA10C8E4903CB42D54A712D771FD2777DBEF74EC5FEC78AABA9D4E836638ACC +:20A500002BA9B323DFC2873FFDE5C6D71591A1FE22B366E121EAE34DD4F8C7758759307C7B +:20A52000634F16E76EE34968281BFBCFA4C05126B4D441819F7C3CF682AE96F0C744FD89A4 +:20A5400025DC1F2E2C416F1CDF251438B96FFDECB13FEC3A795BA985BA96B3357B296B9263 +:20A56000B88D7B26FE1CEE2985F8BF6FB5C2D32A22A3EE3AF48F8FCA9D27E7495EFFBF5C70 +:20A580003C8102D1F575E1AE6CC895E2560341B8F072899FAFD1E41A8ED0139E56EDF2EFFA +:20A5A000651E42267B872A5E2B38BA4D56744F6E8178BEAFD40CA082D91B549EC861372166 +:20A5C000E7CED2095CD8C17427F84006F8FE1110BD3AD0A29AA93F62D3F430081F0AA8C227 +:20A5E00080354BC7F6F6DC7859B7AC6BE0BC9315A95CEA55C4D60EFC20585E8229905F7918 +:20A600004622FA23ED92D19D5112F8BCD46830D4188526CD47E5928379B8AE65DBF75E4EDE +:20A62000C8242329FBBC346ECA1F9BD4C5EA0ECC035BA491CC2F9F6BC7DD52D7C700E6EDA9 +:20A6400050DE30B0BCF173A8BB211CDFC09427343A80946BCDB8F4C90F19F84FE3DE072448 +:20A6600001CD793BEF716557EA529A1593E3962DCA797100A7CDF14D0615CA50751C792053 +:20A680002ADD91423DF8FE241E01C30E314D5F37CF16B581B1F45B96095013072AA5C9A425 +:20A6A0005CF3A2FB0A490459D50533A1F370222FDEFE700CA6D042C58300D8895979D657E4 +:20A6C000E38827356500E8A27CBB96D05A9B975743B1CDAA281E8731ABECFDBCBBC912E90C +:20A6E000D36F95C18D4F8F228537DE08B5C835BC8CDD598D909DA145D76206310B9C3A5E14 +:20A7000020E8249D0C3C84A66653EC724B8CEEA3FA6024B302B5E60334353F35746CFD3EB6 +:20A72000C4FADEEDBBB901B27F7534F81E5B93DEDBF61F7C744FA5D1E6C0C98E279772EAA3 +:20A74000F088DA4DA8B1971EB95AE453989EF3B340D59F6AE037DFDB4B5D04973A8DD491C8 +:20A7600046D5972541871A078F729703E4D15208462597DA89D63561ABF710B163F3B177BD +:20A78000658C2C19397860D0C2FB53AA9E133065FB9B7130D2D7ED955D95BA09A311F0E8FF +:20A7A000D486E9FEEE7C233E21AEA421D6D15CE708006EB0D04DD7B50BD82D04C78D73372E +:20A7C000BCE07CDC8EA0365EC99398813E8E6245E2E339210000995F7DF57D75AE508E6173 +:20A7E00040A3A73602969EC6914C3CB62001EDBA5CE6E04AACA2DA110F266CF8FF51771FE2 +:20A80000824C9BD935C7A7256EAF08C9052C999E45CE9F79474ED6A20F0F4AFC2A64797FB6 +:20A820007BCB500A6B17225DF03B84C5107E85B0CDD0B3CF65B2AB84D61D660AC9B938932B +:20A8400026C88B74DC870298697D35260827B53762B14EC428172F178B566D0B1AFCDB724C +:20A860006477D17286FFBC76D7945B06917A07235B806FE1972797996AD4B40DE6AD4DD337 +:20A880001C8C3A1A3816B8FF07497E3BE80566CE4915CD743947FABEE4E805A439B717D862 +:20A8A00063725DE93C2E87ABA25E2619DE56ECBB35C168505A9D22512FDC00E078D2DC8816 +:20A8C0001CB3ACACDB771CA789BE8C3FB2D5ACB119D06B547DDD50D199B25FE32022242709 +:20A8E000630241E3743867C4A6F6BB59C0562D3C478618D6927FC23454438DFE10FBA4C96D +:20A900002420A7C4B3B3BE7E14B1DA658F033B868A88AEA9CD13A14DF8A78823116F58E452 +:20A920009BD1E7CBB6B6BCAD2FFAF1A2712B54729536265B89C2D352E5C039A373CC96C331 +:20A94000D232CE4612B11CEF6CF074F4DA420D18BD7CCE51E9BB948296E3E6D0FAB9C92827 +:20A960005157887190E1B1B0A05848F54E65570E7C2502C6C0EF397AD15C2D52741360A613 +:20A980001503096B56004FE35AB00E88EC980C716207DFFAA8D91E0E3DF2EEE282F1078911 +:20A9A000B964009E1AC7F6FD6A506824220254EEAADA258F34446F84FF874ED0AC8D0C23AD +:20A9C000C6C67D8120A8EEBF3DEAFD6E2E1B1997F323C9242552A48D3B16C8D3AD1136A6BC +:20A9E00065E426F29A9726EBA52771BF934FE782B34E4F5EB859D27ED748E3F8A18BBEDF9B +:20AA0000B33509D20433ADA9F88FFB5CAC0F2F869488639B04C547D1A628EFB474232DD791 +:20AA200020CE95471A7C03E332DE5683F3B0D6EC5D3422ABFB30A35731A03701CFCDC7ACE7 +:20AA4000D68A1597DCCB463A6209BDA5BC189AD691940F075E11DE78279672E9C70D34E5AD +:20AA6000A2612F8B9F3E5466383D78A9CE9E02646D615C25B7200B54512D66DAD202CE62D3 +:20AA8000FA4EFEBEE7B5C380E5FDACF06DE6D06885139D182280B6330A164744BEBBE55A8F +:20AAA0008BBE1DF0ABABE87591B20589DA89189D517D26149098D18BAAEFDA9E9A8734EDC5 +:20AAC000A82009E92E4EB6678C0484C3FC272DFF03B155F41ECE85FF010BAD8A7FF2DFA558 +:20AAE000DA834EEED16946DC956EA69769E6F729CC82CD588AFC781CA764578248AF986B47 +:20AB000019CDBC3828F837655810E5489C0F16BCB44F238EB2DE1ED865FA81B2657B357933 +:20AB200038FD420749214DDEF26ABCC3ACF383359C2593E610E8A8CD15F23B58BB2ED5E4ED +:20AB4000789B330A1916764F9835FC0C585F5B7593E3C88F93BA151426A07CEA3A14128BFB +:20AB6000E79B4B678B7D728B2F22134FE6A83894DABCF792C7F26C75539E62FFD3428C568D +:20AB8000DC10E88E2AB91D92AC61FB06B98E2CCFAA7A71B74EB8C37EEFB78220CCCACE9D95 +:20ABA0001997A759BC03E839E271EA4229C2210D7B141410080139DEEB5CAFB05E2C85C421 +:20ABC000BC988D79313AEE285C1EC0E7FB240ABFD8730B41D907B87C6E5EC60AF6620504E9 +:20ABE0006B95060C677C24AAF5A88BC08BEDE6190B841981556C0FF24AB408C858CA63A451 +:20AC000090C54680D395A6D88BEB30FB32C7EA8C78D990F807B268297198DB8F158110B037 +:20AC2000F84562840F9868F559A6A0054AA094462CF3DC3ED186605D54CCCE46C3CE055F0F +:20AC4000A63A06DF4C15D13D75E7BD79E90F37F7C38BD3BE3A59F7A873F15EF2484C109D02 +:20AC600085F433F0923A30BBB9F48AC81ADEF4393AAE79151F3F3D7CB9B7B0BCB186E9F3E1 +:20AC80004E277A73DBF14CB606FD396E7AFF93654115509F7FB36D976554E0EC2FD0BA8F21 +:20ACA0005646012DE7E9BFDCDD05E09BC53ECD7712F86382957EAB376F59FE140B41ABFE08 +:20ACC000B32AC70E49A3CC230B1EAAC95AD5187982E747180899BAC571365BD99DD24C9A73 +:20ACE00065D3A7945F27EECA6E1A854DB41273A83A799F07156B81651D937193E9EECCEA68 +:20AD0000369EC50F3331E006FEFC11CE60D6BF046AF128D6CB0DAACC85996BC4CB6849EF10 +:20AD200037186507414B77D4AD6019B80C32A15D08DDA639068F9065051E5CCA5A16CBE4B1 +:20AD4000B7484A43880AFBCAA13C857C708D5198AD77480836AD7C7A95CC391AE6F5DE6C26 +:20AD6000B6726A50CA355CEED51CE87D386BC2FAAFE87E694C0B70952FA8DF077B20104071 +:20AD8000F589D3D1A974400201FC423A0D27DA1CACC45730368D3D72BF3A51D94ACC07EEF8 +:20ADA00053B5AFD81A14717C87FDFC1F4A02F3D255FC2CA9EF772855A1730D7506FD2EF970 +:20ADC00059AE250C552D1DE080D86A050D7DFC408D91D458311E19A5CA87A77562A2DCBFCC +:20ADE000611C57ADD284F73F86A68570100D1A337E819FB07A413C70E50487B4A4BB886D8E +:20AE0000E2872E153821BC92B2926327E647490600524D6C3F4EEE4AFCF41A9B9A51F4CD74 +:20AE20006C2C6BFDD1270EFB41132FDC044D6762D6A4BBEF9A935A384989880198148C0A18 +:20AE40007B94EDF1FE8A9F51D9B057A60EBB0D6E5BC4353F04C9A832346A3E198717723C48 +:20AE60009BEE62F04FFD94793C7062EE28E74B097EFB6286B40ADBD0A8EA1825208831D8F5 +:20AE80000D94E02849B781E1C01E33098CFC309A8325F46C744E7BB7F1A463927F34148668 +:20AEA0009CEA4F68FD061BB2552023810B2B06CD4AB85264D5DD1934C746811717F571FF8B +:20AEC00046454A9D0C44251406ADABFA6EC23294C04038B666E059E2AED1947C63E6C1E839 +:20AEE0008B423F3A32D08AD1FC98F8523166043C052427F63D48D6959205D072C2A8AC6471 +:20AF0000B28C76A5DCE30E9A57963AC9681D70C4AB62FDAC6F969F9228F8F2E35779BEFC5D +:20AF200056A1BECC09CEB7718DEAB5047C721E4054F5D1ECE9C30A4BEAE557A90B3200FA08 +:20AF400044070D326C7EC8A094DA30D555DFB29E7399CCD6877552B2C1FB2A3F7845402727 +:20AF600023C170E7AD00387B8BA276B2E2D50534814BFBB4E338C3276AC3D38CCC7A312F3F +:20AF8000A13F8EB2FD98259AFFCB7F0C891855C095445CEF3BF68A5C195F6F0C64D699F938 +:20AFA00056EFC5150704B9FD80565A201D09901F4CEFF0D3C44A1B5E30E5A86D9D525D147D +:20AFC000DD064985D39FA0A15BE057C9CDD72368140D8A391C7E1861922C82F37F22097A35 +:20AFE000E551BB05ACA3E86970F8302079E69B9F622D6CC39341886EE54C9935A583403546 +:20B000009ABC0F27E9E85E64EF197D143490489E69325268B9855F0F3BA4911B11C409C99B +:20B02000058809D43E22D1339C35CBCC945748BC095839F808DCEEA9EEF5BC54B2F466944B +:20B040000872B10A4E7DD01576519BCB9D53CEC3CE637D1D531D771263C2887607A9A24CD8 +:20B06000A76216D89C7481F8727CF4C1DA7168F989B40D7B3422BBBFE97AB81AB5E50B385A +:20B08000F03B99563FE166E3C74B41913F7615EB8F8A4E735FEE214D3853DEEBE9C86C0688 +:20B0A00045D90A4C9F67AD9BD18DB86230FC992F5D0CB6A25854FC8D1D54EA3C5A5E66288F +:20B0C0001BC0CB8386C75893FFD1E72768366F48C4D517EFE85F0734BD501312F8F6050393 +:20B0E000519F1817E046C00872AA53D54CC83071115653B3621901A9EFA3A7CA68CA770B01 +:20B10000945E53DA30EAB96290B4E59C9EFFED5976F2C2F71A07BE5402E6A5898A5324A523 +:20B120005A7391B18AC7743850AF92C0C1A5F3FF9736C4EB619E4CBBE102D4C2C0D2F115C7 +:20B14000F6DE6883DD1D173CCD892D1EB772A026CC6B4C787FA973F5A4312FF86AB2117926 +:20B1600066524D0D33548FB1494ECF372F75813A4A2640CD892B1E704AE56CC8C50B86AED4 +:20B180004C24C5E0210AE55B3522A9870CB566B00EADF18ACBFA6ECA2046F79680147F4157 +:20B1A00090CC86E2A7522586EBEFA33F013ED6C93ED2B0C50C071470445FCDCFB2280C80CC +:20B1C000933F32F7284262E52ECC006FB5A01BD0D73ED029787CB7A1DCDF974E0A76B88E5A +:20B1E000A2354B243847040C2215B4ABE4F00536A0D9046E23C30B1496B4ACA6077A5183F4 +:20B20000C71330D715CD3F20005D8742B254E972C23F21AB5D21930367E1024903F95421A0 +:20B22000CBD64AB50FBA6CE51A554549E43EA2FE6510D2B751484B2DEA4538426C7C1C5584 +:20B24000A49B2624250057A2BBF6A4AD9F2F860F6C7A2A040EAD29C12F704F7E6FDB7E0FE6 +:20B260009B319903AFC301889D9247AE4904BBCAEB64ED7582C9AEE9DD6C13FD820D4F713A +:20B28000E6A5FEA0FBDF17A205EAD649602A60207F327E05FF31AC2AEACE6BCA2FBF44EE93 +:20B2A000CAF47B0B32B1A4075DAF02BED7567B4B96CC8F037D82ED24500EAF73B435189ADE +:20B2C00076A75FEF3F5B5C04EEEAB070A8E981C9ABA26C41834DC0F1F144D962E7E985EF07 +:20B2E000ACB16FE83C157F86BB58CACBEC64F18FC2C013408AEBFBFEA0B02F5DD160F1B1DA +:20B300008C0D8D3CF93B7053E8D4D9FBA8FF3BC5C4B370C41E0ABD1231B0F32FEF7922CEA0 +:20B32000D38F90BCDA1D4EBBFCADDE436806E3060728A3886A75043D58A4001D2F0D7A22D3 +:20B34000AAA93E4EE3C08368D5B250B47F3A52825BA6C31AD10DCB542C69CC37469BB69BC3 +:20B36000183611963E5D1B74CA15A9F4F50B591081F267FE79B9FAC2E2F295699F926BE2B3 +:20B38000E3CD3804A8C4653234C5ACE95306C3133B91D285AD68BACA09500B333E6CD91417 +:20B3A00032565C5195AC8BA7346701DE2C29C243E3672DAD5957D1C52CC7563DDD7F700550 +:20B3C0009366425E476580B00DD567BFC2EE6782996E1A5AF7136C45C29ACCA27289022C2E +:20B3E000F51CA4F4C9B1C79971FD30BC6B17A416596554B1020B9749F036E388024ABAB934 +:20B40000DD82EEF5BC95DEBC82E4DDCD68A0966ED5123A8BD53E526AB1230B62D64526ECFA +:20B420002C5A3959E4FD6292865A8C59D5753959D2F7F46DAC639C97830ED24DB1F9A18E89 +:20B44000837692A9E4D83CA1E806A683DA6A967390C927F620D63EA35F159AA459E38BC134 +:20B4600047FD01E84E6692F90AE7C97AFDD839C0BDBB1D819A5A7E24286B31C7497AA2A31F +:20B48000BCEC70FED142BAE2AAA704197B985A793C66CDE6ADA18C24566059D59DE37C7AE6 +:20B4A000AB5088D951F17DFA3E5CFA2F8649107817D7BA1195D31219EB86C1F3B818A4D6A2 +:20B4C000F093EF102F42C0C824E38E9DAEAC4EEAF9BB29C64F9AB0ED9A7A084720A8067261 +:20B4E00015BC15FE18B8561486F2C6AC8C7101376544E64AC5572F49E142005BAF451E34DE +:20B5000099AFCE89B9F402A1A0A21F9DE5341FEAC87146D468C3CCCB374E65E5067A59144B +:20B520008005C8705999BE98DDAE72A3E8EDF3B9F01C9BD5F4D23692061DC8C8FAA857022D +:20B540006327A30DCBE9632F82BC80218CD602E5BBBFA8E6121D0DEDBF81A149A578F91EB4 +:20B560002CEE12CEF82780218B8AB6C2C4C1A6168FAE90A52997186E03CF8475F91DEEE9D3 +:20B580001C542D6FF44AC23D52113F53E3579B16FE936019228E3905F66720885BA2DDC7E4 +:20B5A00076F339593A91409D89D4F18140F28AD992D34A43526E50BCCE73F924360BDE9EAB +:20B5C00087351CBC980884941EBA88DB1E16CC8FD800DECCEC0A551DFE8F656AF9E549A048 +:20B5E000237D66A50312977B75927212D84FC6C0B7981A07E9D84A9E529EB294EA825A101C +:20B6000084BBEC84D79AC5EBE78A7E68490F7D3D90979A19CFD9DC80619F497958631B7FFC +:20B62000650E41445775E04BB1A35384E41AACF65FA546DA96C37819B51A719731E8B37629 +:20B640002BD57E07155B3261BBFEDB990E195CEF781F42B2207A72B39524CA6E5CB10D5519 +:20B66000BD7112CEAD3257633BCBB4DFA47CF5980187CB132BD2B97214326A2534DE4D55C6 +:20B68000F8D15EEE494C08EF23E3F71983B9299EBA549981DE0C7D447D11D77CFD407D8CF6 +:20B6A000AC8A301F0BD0CA70BCF99EBC50E63D2F10EFA219C242A512D10C11ABA09F93BCA3 +:20B6C00074B4623B04A1D4490C2E708FBFC8EB29FE2E2FAB298D8F4765B76A49AA626345FA +:20B6E000963DCCF5C53C7A41A2D8C123B15E31F457A81BC896F46BB323B9A9EC859CF1E675 +:20B7000048E5F381EE5BA4B2330C78F17EDB974B26E54543C3E98C978275421E903AD9FBAF +:20B72000CCF772623DF80E85755765B40514A22FFF52FCED7D544BACBE7F20809784AD46EE +:20B74000A9EA4493F95927CE6E48D862174B85B87BA8BDBC2F948596198A54C414FEAF4C67 +:20B76000970B83F21A4FD04B4FDB8828784970BF2173A66BB36E0832F4D2B43E317A27B426 +:20B780002866B7736159737E1C2E46172228B40A75EAE469B026A921FA76CC35A2B9A234A9 +:20B7A0008BD803BF1009BDF974FB4F0CD857655FE8005DFE96872D48F2AA3BB4A9270DA8F3 +:20B7C000421B716E5CD906C3333C16D185DF9A081D917E19EC65C95C8112418CE7134CBDB5 +:20B7E000CFF6D7BA49CF738F25D05C415B16C1507AEED2CBA107A966E7577FE234149DDAAB +:20B8000067B9CAFA220404DF5A0FC96D0A7AC55F59887AEBC863F582D462658A20125B83D7 +:20B82000BBF6F39C8E319A147FA8FF165EDC35CF3905CC133E8365AD3D206377851A359B4B +:20B84000BC980D444A54EBA91693558E7534D6C0A5EB810ED7AD120D655635716356C700A3 +:20B86000E886141AF831E1F52933AD47FD3D56046E5D8A8D3392C0E1DED50877FBC53A7461 +:20B88000D6E3E755E2A094D622E0C0A13451AD019E59D03AC240EA458FF54E9D81D3971194 +:20B8A000607A9A47FF149C95C25A7851DC467C7C0120B92E644B44AEF65C6AB9E51E1ED279 +:20B8C0003B809C580EECC8350DFA8D1BDB1D7B72FD2BC98B6A49ECBE805989F1449C4F25AE +:20B8E0008EC4959F46471015C1A1472D9181C4870741D74F10781D1D61BE2B900BA9D5FE4C +:20B9000009860506ADA9C90A7D974701F932F431C398B5FAF9B3A87BC0146448653EFD813E +:20B920002667CE3244178F58AFF45F517E688C56929050A976E419A9AC8C09A21127947DBA +:20B940001274A6F5362F0666D282A5FB6D497DE0B2C66373A8535F2B3EEC818A411FBD8742 +:20B96000C0BB470337CC90A4E7A298DC57FA4EC3A7D10D4ABBD2AD4D18B4A887C0BB751318 +:20B98000581BC7B95608FE822F7CF0B9BBC800A8E24CC3120A12597AAA3786DB23CA703096 +:20B9A0005D31C1A04A8B175E1DAAFDD8568F6661B646A8F15A1C542DE9FBE7CE65A6AF7AAD +:20B9C000752168B84929AC1FD46341B8E4D5A866C2F8E71C32A06109A8EDE208C07C791937 +:20B9E00008B9BE768802CA885513F47228E8C31BA2FD11E56A1DD78E8FD9B02C15C60549CC +:20BA0000C7BA2B423AF05ECEB718F52A58FEFF13FAA78404A972F36EDD9FE2D75F4F6F3362 +:20BA20001F3A47506D91CE45AB6697322B583F69F799B4AC88D3A68DE21478E78D70A3FB92 +:20BA40008F8B4E375C007668E85B9B53C1F024BAC7D5EBA198EE0405321025FF4D00427829 +:20BA6000326B84AA8214AAC4B6DD62D4C1F87FA2B2753170BEC185C485BE913FA0E343F2F9 +:20BA8000A54721A6F592A9B6FCA6222AEB1845A8DAEC3061FD7211A56933895F8C84BD1250 +:20BAA0000E0043421B413831C4ADAC4A92007B7FC0C226001DDAA0EBB57E6E9DE806644E33 +:20BAC00027D976B6739E0F1A05C0C3AA32A2E298798CC53A6867DD02956E0DDE966650A6EE +:20BAE000005ABFED36BA672809A6ADF3DA48F19FDD698C480A838D83409F238A39835CF273 +:20BB00003CFDB9F33B9987B024AB56C1C3D1589B79DDAC7B0C2F768E332667DC4A11B7EC72 +:20BB200088BD4802F5FAEBB0F6A6CACDBC50A74C22EA5D65840A843F5E8815D8CA9590C712 +:20BB4000B42EE4FD55DCD84C4FAAB498277CE3E8D29336CDCCB673FAB8B25BC2B9ADC18D88 +:20BB60003800DD65FD1ADFD83C275A5CDE6D275100B5A19E6ED7CC473E3E49A6EFBADBAABC +:20BB80004A060BFF9F5B828410C0FE95002D2C097C669818091E8AADD0E065CDB8AFD7D99D +:20BBA00001229129FAA205D63785EDA6D7CCBDF044D9FFDE51C80FBA7523367EC8B6FFD518 +:20BBC00077D3120FBF9DBC538364A619F92A3435804CFB1E82936089B080AD7DDE4DC8C06D +:20BBE0002ED20DB953E4EDA2A738478E3A3F5A772EFBF79C2FC3C3DB368C9A2DD6FE638A25 +:20BC00008A721A5E792FB0C5A8A2AD4FD33173BCBF4B01785318EC13A30BE09FC701B4651F +:20BC20005A18E2F796B7B01429B4CB78BDE17B0936DBAC08B74BE452F86BFF1FE28D5B849A +:20BC4000C556E97A35DCB79A923040CE2D5F27BF189C6F8EC1C34593524D0861EF6E574CAD +:20BC60005554531E8C8CF28679985807BCF61DB50C142DD9EEB1C20E72DFDE3976B5A6CE8A +:20BC800022DE2A665407748048BC77958A116BE052E9FD36F9B8663B80159D76047D8C1E3C +:20BCA000A863EDF654EAB47B20904BCAABBA56865DD16B5EBFEC0E5535E60B2C52DC662711 +:20BCC0006ADC0D6227004759ACBA850B9617414C5C91DE113008C51DA9B2ECB8D9A6BA5B2F +:20BCE000E9713F6D1CA93F146EBB6978DB5200164E5E39C15EC7BEFFE1F7D935F2B7078B30 +:20BD0000D58B99C7040984BD775C4978721F81A4E7A10B4CE60B536D6A4839E1444C79F274 +:20BD2000F8779F81388B04C99787E0218481E6D627BBBACEBFE3B8A8329D87CBA2D530FDD3 +:20BD40005834B3F56DF20212622AFA9C7AF4B706307D2D4CEC9185F796C5BD2406A41D5578 +:20BD6000A6CD4215DC86FB00CAEAD1343C77EFBDB90E2112347DEF5DAEFBE7371E0424C6BA +:20BD8000CDAE669BC5781613EB15F88C11B83D7B2E4D41848B90F6179187E694545F34C219 +:20BDA000D559B8A14240272C4FA43723C5EF89A500D446ACC67EB466874164DDA1A417452A +:20BDC00056836BD98ECBDFF6843EC411A87EB17DF13DC8369524DF2109997053D4DCF559E5 +:20BDE000C93582C0F6DB15D5A08FFF9CB744C249C19E20A1C4E891E4C47BD7BEF2FC57C15D +:20BE000007363AE35733BB28002D25BFCE878D8CCE6885C473C8451220B477DE79794989DE +:20BE200069811624633FADAA159C02EF27DE0C9E666D16D4B3DF330CACF3EB02D2A06FC1D8 +:20BE40001322312D5BDF99C186D85C5E3A1F492882F297929C6BA287AFB1B13FA17E6CB27F +:20BE6000E941FFECDE4AAA6253ED07B4598B93C2BD39B742D7AA4337386BC6121C39365CF9 +:20BE80001BFCC69EEA8C60EF4873C2FF74E3345F82CAE985D8115FDB40D0AEF37BD9D14306 +:20BEA0005240D256027A9019DBDD8939647EDF5BC580390F1809FE2FFD1CF301B479E85AB6 +:20BEC0002798E4686573AE877E45D99FF02D4730F5D2D32A28FF6CBAF94BF8FFE042F8D243 +:20BEE000726304B2A7FEABE0550881A9791FF7D2D76C10F9BEEB44DED1F6EF9D720CBF02F6 +:20BF0000812217D437BB739F36D666592156F89CF2C978C2800B7874ACD483C5FB414BA856 +:20BF2000727DF3FFC6B926014571F0BD9B16370C64F6F5BA6686C3632E963721F93243C7B7 +:20BF40008C7F6B92DB94F73B131399702B518F89B2093919610ACA07297D0A5BABE90AB8CB +:20BF6000222CD1155361A5DD7E13FBA6AEC87F6EA51FEDB6D359C1ED56198A600BE74A6884 +:20BF8000B27D3CEF72A43349EA76B3F792775F12FFC9A47F6E4BD0B4FC6248ACEFB4404292 +:20BFA000DD6D4693FC28FE7FBF1E4FEFA43E98C552176848133BBF444D54E8A1A9EE8B5855 +:20BFC0000E9901BEA8A1390DD87E360A2570828D8EDD72B216EF01FB0F9EFC1E1DE5CF6D9D +:20BFE000E23480693E2ACCCFCB613F0F58E0CD4EF6830282AB299707CF57CBBBD87A0BF703 +:20C00000FE7543C1F20DA7BA94F43BC879759D9AC4CD5D57EDA8D58EFB637AD006AB449926 +:20C0200032E22233876C43A873F0DAF25EC49EB3870362A48388D2DB00C67951468837E05A +:20C040003462C1CD30F1588CFCAF6AC9041B67811E74304B589C91F48197B138D5CBD424B3 +:20C060001E308D7C0EDEE586E6B4ED4AA35863CB9034BACCCC663894ACB9231B0B3B9BE468 +:20C08000126D311545800FBE425131862A7EBDCB00BF55694AA1285AAF5AFE059AF02A3CE9 +:20C0A000130039A029E82A11883F4A1F6531074598A7D84291A5DF704874736D9048C49C84 +:20C0C000CC6FC47796B383D41C2450138D27ACBE7BF4859CDE754E9AACB13C6C5F932C0695 +:20C0E0002A5762842892D8794D94DA3F6517DE5CD2FC83F3FD24C0A62C8F375A85269B06BB +:20C10000DF0F1AED1DDCCD53386DCB24273354147ECA7BCC8E6240C800E7AD3C83FF1FE2E1 +:20C12000F42CB312330C391A8C64FB3D67304F8F184E4D8FEA5B2F85FFB1B846EFFD2722CD +:20C14000A30E7D5185E86DAE259AE2279CE1F4DD1D7A6B3F925B8E14A37E4053F7BEAABC23 +:20C160008659E02001D457FED0031BBC3C9FB5E94DF570B06284DE7EDA55A2BED2826D257A +:20C18000E8752A210FBCC04B37BF55958F815ADDE4EC6DD568E013C6ADB963EE87FE273D27 +:20C1A000FA430674EB797A74298AC31E0319C8138FDA21F9556781AC7238F1CC0F291BD1F4 +:20C1C000D19CBD29E3276267AFF5DF65F128A48742F61EB09AFD6C20C30D0D07000D3AC7F2 +:20C1E0008DB29CC2364BD494EC2FB173B7B850036C42EFA517B9E461C60EF7F280E1D3BAB6 +:20C20000F70930814E481DC68EEC4334F0D7A790A88C1C8303AF1556084149B37D7FDF10E5 +:20C220001A95E7093436C1EF638C1206B53457A430BB2D97A9F9DDB09AED9F557D5879971C +:20C24000B6E97C59D8C4474E6EFC12975DA0580449299D9E645CD17FF519DCF80EC95CC833 +:20C26000D0FD0F8CD6A744C0C6C551A61AE98D316C2317A2F60551E375DC063BBE25770A25 +:20C280002606B79D199C854C288FB9F8E0DDF9A57C48107B8A40C6740ABEA0C8ECBF817AAC +:20C2A0007AF287FC869A7CDC89BAB3E37A63DA81D82C04DE0928AE1105024E9270DA849AE1 +:20C2C000E27F8D6E71B11BE589F0CA0AA742103586E1298E36DA620914D30294FF240ED34B +:20C2E000DDE32F5F7F97B50D1899CB2FE59EB07ACD1B01D6D3BFB4B5F3336C23ACD96AABB7 +:20C30000D56EF805A7B0D8DC4DB779E96744EE35FE02B86B601540D20A7DB445FF9FACCF5B +:20C320007ACCEA69F396344C5EFB76E0622999480BD76C8AFE068AC428C077CAE9C93851B2 +:20C34000CA3FE2C81760B5F9F926EB05C5017A901C36EC6853B0C268806823E336D303A8B1 +:20C36000561BE658422E1D58A03243FC464330F4E3347500152ADB3F90E343B6F3C0490717 +:20C3800094168145094E2FD5F025BC8003237E215D8909B941F4A96D809FCA868A322C165C +:20C3A000018100D9C857BD6CC91391CBB5D68B92FBCB4909C85118A72B1B7A41820FAD9536 +:20C3C00044523E590FCAE9476919B24D92903E6E0EF583BBD992618F0DDA42E5145FAC5AB5 +:20C3E000F0E4AC26501330BB8E59F276BCB416E50502454DFB0CAE2A6D3BF7EF3ADBADD2F5 +:20C400001591A8A94EC056E08B7C0D5BFFEE27CECBC138954BE74888E523D88A4DDB4D5CFA +:20C42000C16A18501E26339B01B3CD654C75D79B43D4C4DDB3271D8729A5211FC7B8C1FDBD +:20C44000E507A0E20F37C4F0CA405B951CC76230D455CE9676152DE16B032A071DB8DCE6A9 +:20C46000F08ECBAD5CF7690B8C9C197C2B8CDCC9AFD8D8ADDA540036E743D761ADA6775FEB +:20C48000F3EB01A3B3977149EF2D0BB640FBCBBA945526F3EBC27DAC02E6CD0737B574AED7 +:20C4A00037B953A2710936F6D8915248EDDEFA550D72166738D2FA2F754AC2C8D678048189 +:20C4C000944C7ED1A81B66315769B369363F6EB5204B36BAD65BA8482A2CAD110ECD660589 +:20C4E0002C61AA01A604F6833E208047F876669E0C9DFBE36E72CF5389FA6E6359E8966630 +:20C500001DF8C0FBB6CBF31C939F454EC77E4658962D79EBD3F59DCFA4264958AC76A3C3C5 +:20C520006283634C484F74500850D87BEEA4C272B17AAA9B65EE7D5579761F92EFBF5C65F7 +:20C5400052720F196947656BE17DE434D82F07E9D9B9E29531877687D6C2824DF1307293B7 +:20C56000DBB64FDDE4B7AB1468932AF844E81AF9C668809F1B9D5BE0072FED2E3472B31945 +:20C5800064C6E96C3AC7AE4998651748734386851F2F822FF9EB5045601134AF5EDED24AE3 +:20C5A00014A95CE36DDF10754DF064B0E693857005E676D796EEB557E1C75D466C426A1FA5 +:20C5C000E81173D7F961CFC585AFB8E3DEE6C17F58F4DE04EF7E45BDBB9C41BDF1FE1B2338 +:20C5E0004AC006505E0A3169FF03E97F2D8F9857F89CDEF22FD031F6C8647C1B1BD1670F15 +:20C6000081F72F8DE4459159DEAD5E3308A76E96823AF65A1E8D888A0D3BA93453CD991449 +:20C6200000004B678BDDE143396C2E18E4069ACFE846966D734F9ECBEE3656B8DB1AA45700 +:20C64000CA27429179ECCB59E8FEF3014B6BE67D7A8B48F9069806EE4CDAAAD1CA04480B00 +:20C660004AE7FC307A6259D3DE884D2F029FF11097A397DC8FD4F5AA16B497673FDDE95DF8 +:20C680006AEC6175EB2E81A60B5B779884DD7E5823661E6F17723079E7ED7C7684ED2BB622 +:20C6A0007374FD98E1049354382CFEFEAD3559BF7C990BC2D05776E47AE3ED5284BC9156B2 +:20C6C000E779BC5102186E36D4B55F1D839BA7820E60114E7BC9F9254B8541BB961E7C5860 +:20C6E0009C25A2E77C96D2932C523A6122C2263F3B0EB663D25B22E70E32F4DAE9854C7F38 +:20C700004969FC0AE0454FDE680511AFF9C9CD641897D8F33FA294F62A7B5F8AAFF09CFB46 +:20C72000A9659063032F958C6191327F1186C91C0B39ECDA8492802B05CC771D9699FD35F5 +:20C74000A810EB7B80E49845FE3F0CB7868EFAF4AE9E861BB0746CD46EE2D7BADAE9E08A19 +:20C76000322444526AB640C089B82AE4C1CA31AAA4AA529E3E253440E8A19DE54FA1650083 +:20C78000B78C71108B7FD52B18540612C369E666BD96A96966D381A90E44FB92777E3D44B2 +:20C7A0002C53C3233C7E9E10364D7205D9074A1B534BCE4C6877798A27B15B9915B773F4D4 +:20C7C0009DE271AB546892A9D7F5F361DCE5524D1E66F7109905EB3E94ACC384F75C0C9D72 +:20C7E000D63919A00EDF1E0C83AE038823218EDD8EBE40E623C6B8FA8EE9CF9FDA893D530A +:20C8000052172354EC15934834CE45B2D719832FFDFA86C884AD50595DCFFD5A2D02A53C0F +:20C82000E9C0D32FA1475E918E02A606A34554FCB7506FB4E1E4B5DC8301966E32AEBD74E9 +:20C84000F8E153B620046A3739FDB802F59E28D5D7034EF6EDDF68F9ACD42599DE30AEADBF +:20C86000C5C8DA97E560ACCB962427CA8574FD159D7D74EF1C979C3702FC6B4AA424393160 +:20C88000BA00B65AB6D2FCC3FCC4E7B9F161A8416525269D9E321FEC8E1C86DF6F9AA8758F +:20C8A0009D9B21D9DCB97D08BE7894AE8628E640E0F60DAEED908955C32FF4A550E82F887A +:20C8C0002322821F0F9678B5A7DFFD27A6663F87E9E6CFD8DF5113327789CD21F63859D4F0 +:20C8E000862A0294D79FC3EDCADBF6475A1FCC148024943843E70760BCF5B5D082408CB854 +:20C900004F6FDF1BA0ABB8621448EE68A3613980443B91620FF5690B68E65DA4A61BB123BD +:20C92000A5E9FD90AE4A5D147B481F41D17DE2003D74B12C1FBE54A706FC0ECD50598A9C0E +:20C94000F5B6A559D0C1220167359E8C81B61F2B6B169BA3EF4E383E6D8DBAA229925C173D +:20C960003EDC2F8FD965C1DD7CAF71AD52E88620B1A8A5C7BF46561E0CD57B6485325E5473 +:20C9800059054F51AEF0F067A759940E04C9DF47C1AD451CB077E13518FCA1899B61EC4994 +:20C9A0000B6970E37D54E2FFB62BF0DC095B83BFE1E3B8875C2A706A900267A5B4DF8EA8E1 +:20C9C0008D279D4AC2D7AA021EF8FC0BC44EE045DDF9542A7F44FF9FCCB769C6EF99A5F39C +:20C9E000F3FC901A94317BCCA2631B46AB0708C472DE60159843C145731268B1950760C0AE +:20CA0000CC257598AA483596DCABCE5D82A7C04B088489415E2FCAF9D822DC09B1837A93AF +:20CA2000C38CE07E1193EA8D32E60F80E7F19968423F4DAA93302215438878CF170F7BCBBE +:20CA4000F225E594045FA637FE1096A9FFED47ED79A48DF3418B3B93E0D1515023865A64A9 +:20CA6000356A375E57B59A6D99A37DFB46F12161875DE4D193C0D45C1A5081DDAF02E22467 +:20CA800016A7647C3B21442DC483D4932C832ABF7FC0EE1148F9341DFE387B8C1F52261C26 +:20CAA000734D1CABD50521A96731D084EC9BFC6597F47C65FD2FBF1DD9892A98A6751310A1 +:20CAC0002E199955F16E9A157013EB173988A18AD845350349363BB6FB76F0F4BB607CE20F +:20CAE000A1AD79D521271A5444E5182734D6DCC2DA6E0812EE3A91EC53A4285A059D105151 +:20CB000011E7411A3995D242F8DB2F98F29E3526496F9AFD79CBE2651B0D57675B339A3A39 +:20CB2000FECDDC64096BED89694F021DA4CF1A8CEA91B3812405408DC61504F55993047730 +:20CB4000EF00649E9480B61CDEEEB4707DF9D97892C0428EEC7D9FDF1700AE193814158778 +:20CB6000D4A34055789EFA986433262398537B07855C26ECBFDCEF8BE4E62375DA32CC175B +:20CB800054C2DB251768C0B85DCE5971C0160B8CCFF79B3CE0C944F71F8A08918BF7F1B53B +:20CBA00036410E87055FDF6C1D6F82433D5B5448778FA9190389C2086B6C2B74801253407C +:20CBC0004CFA29C56171A49C3B1C27224BE3A0E6EDFACF230FC782ACE783036FD052FD04DF +:20CBE00078EA54EE0ED90C24A96A1EC14E3C8DA07F9B7C6250F8F45E03D62138EA38328E2B +:20CC00001400089DC87F71987F7FBC553417BD5B43D706E2CB3D2E42A4E53AB5F420EBF9AF +:20CC20005398031BB53971A23F6B1BE10AD48936BCFE14AFA3446C4ABDA7CD9F79825E263E +:20CC4000E750BE90E2CCE78C4F3A4710FC454B9DFD9F6A30C8E9499B6B8F7B2FDBE1DD0914 +:20CC60000C356AEA8D2F531375CCC9372EC0181ED3514DB3AE2B9823D56EC47D544D2CDEB1 +:20CC80003E0E73E7606354CABEF4A306508E481A107645295E4C2EC86010854C1190530E9B +:20CCA000612EE2BB5381085BB01F20B968AEE3C70F8F249DE8904ED3A3AA57B62917A34D27 +:20CCC000ACD639B250DA0AA8346BDDD851BED9EF0529FBD8FEF009406A7C3AE3A59AC54859 +:20CCE000BE83EAF650A225BB850AD937EEB1445BCD5E149D2250A6796B9FDF9E1B9B2E6725 +:20CD0000DAC9298148BCE356C181291091B8487A6F15B932C8220F61F86D952250DCE4AD61 +:20CD2000FC631FEDD6DD0008875355DCBE4C319A0FB605AA286900C6B23D55569087EF265C +:20CD40001832AC03614479DDFEE95808B96B4ADB4088BF07112938612DE75DD1FAC6CF4DD0 +:20CD60002C48F6F2A975916E4D06CA3E4814F7968F3AB212FE0DF5D7651768507AC030C62E +:20CD800058B5B687B2AFCE21BC19D6BE874764317F3B86BA791F8A59893B78C9C1938B498B +:20CDA000D5E4F23B98A1218A793660E9730756B3C67B88C66411F7BA907AE367F77D3B96E0 +:20CDC0005E7C822A25360D41C778FC2C4C292375137A7CBDAB5A5580D02E689A817ACE1037 +:20CDE0007C4F3D69B71308827A3EE843C8B2C77FBBBD7AC5EFD4405D6AC59DF4B8875CC990 +:20CE0000FCC6F2ECFF915CD52CD69C9568445FF51A9D0FEA0203AEFD640950394812D41FDB +:20CE2000DC491F83AA0AABA8655193F1D5BF3D9FDE07E5F3E0E86FC4C77CC1BFC29486F52E +:20CE4000F6B099A4684F04F6E9C362477F6141A1D4CF4A795FC28EB204AE8082E46DDC631C +:20CE60000735E095BC0CA4EAF93B027C9AEE8832C82E1D212842DD4F96F40F04D7AC1C8C25 +:20CE80004277B98571C0086DA47BACD582E792100217735C57033A6F725AD35B19EFBF445A +:20CEA0000D8FD1F52C3253741DB89E187DEB3772BC31210A4577AACA42A871727786F9182C +:20CEC000AD3393286C9756198AFB673236FF2C55813FC3305F2E871F7C2248A700747F9972 +:20CEE000AB27AB59F3ACFBF9B52C128875565524E38517CE177111CBE122E8C366226D971F +:20CF000061775A4D0043C3025FD939EE0D0F76BFF73A6FC81AE7085F98FB3482FDD9AD6ED0 +:20CF200087D818CAB03092C0CE17091EA144670463DCF0E915E8319DEE5F5867F695B832BE +:20CF40007C258A3B5740FA8C0BA9D0601E9F706C59EF64A05938EA3D0873B1B529834B3ABB +:20CF60001F78090D6E0DB34C50B17A03168A9AC75C9A9C8B87B0A20DE366F09A79D7153F91 +:20CF8000B7A0A20227FAD2E995348E43AE3515FE4A1E3F5629CC684EE321C89873080F6D27 +:20CFA000980C47823F79B6819EE67A261BA8D000C6751924432982E5F71A49E2BCF08307A1 +:20CFC00024E3236E805C3339C1B243B51093B4DBE63A85AD2536A4578C0E59F64A6763B877 +:20CFE0009CE3EEF29C2DD2945CFF0EC38D868696F92F4C629E95CD00C375D0BA33DC0E365D +:20D000001BDBB2D97002DECE46077CDB1785B9CA7A0EB7DBDAF0C41BA1D300DE9E6AE61A91 +:20D020003D04C81E7E338EA8BA07A12B5A92124F1A4F9F3490DB3EED19F8DB3C0B9F1A73D7 +:20D04000F721FB10A2978DED281CD6E6C7780E3436182D8A558DDA14B5A87A4ED0EE7F56EC +:20D06000F0C48E5589B3180BFCEF38E53AF68569A653AEC262211C7F0DD9EDD99F775005F6 +:20D08000E70399B4BC8889781BBF557DB53A4FD547D2A5011EFB3C35070DF4E0902C4F8E8B +:20D0A000FFCEA1C983F3E822290FD57F85DC8B81B5451E6F39F4137A09B71EF2795E03F9DC +:20D0C0002D572BB85E66D8447FD6451639AB166E6302670CF9532F51FEE79E800D2F256A7F +:20D0E000424C83975212F41598657B51D967E8157825D54B74DFBABE2B4B702368722B3D42 +:20D10000A2FDCCC8E1F9035821F2A5F75018E26EEEDACACD9407036DB92E0DC1478E43A762 +:20D12000E93063E5AB3259239488CA24B39B21A1685DE7CE05D35B4F83D7A46415C9F5F1F9 +:20D14000F41EEB8153EA67614FDFC546A7DB0C2B08495C30F8D4CF5147B36D498C490B32CF +:20D1600025530BB44E5576EE39058B492270DE6333CF1A6AB74A1351DAD8F7A5A3F2B6B454 +:20D1800003D0D481FE466B6305466E9079119F529CDD5AE3BAAA2DE4A9CEBEBC0B7E294182 +:20D1A00092AE2FB52612A4CD6937D1A0B28039F887D18FD112B3084662724706C77946902C +:20D1C000090FC4B9C292A2409D088BA96649B44BC6191D26CF21E4435B24933857DFDAC7A3 +:20D1E00007FFB4E4D3C8FF9DB3B1F1DCA87B95174A39281D7AED527BA75A91FEBB0C8D6B0F +:20D20000AA5BD720A05EFCE30F46B37C41AE70EFE06DCFB50328983B8EFA730C72CAE93038 +:20D22000E0E8AAAB692B7D5A83D0C83BBC80E56B18D8B269D6E73AC7E5F85864993E4A1AE7 +:20D2400098F5D9A774881550F8C5CED8D065D3E15B8A89ACF0659E7A7E9F7A292211C414C2 +:20D26000C9BFA97CBE1BA166E8A71B7C713478185FEC2237429EE6F5F802E4F0218B945108 +:20D2800073A3F694553DFE50B92E8F62311CA19D4658ED1B6342A3385534FB061168E3732C +:20D2A000DB76FFFB45AC42F489349C596DA45B6C467970DFC71CE5499A14058067D5B586A9 +:20D2C000B56F0DCE3CD72C71C6F9C76FB71A57B02D985C477F42C25ECCBDBB7B70F31A7BD2 +:20D2E00018E2EA5B12A33C01038D2A0F7AC7E11E905F1C7294AA739C3A47EA95520CC342C7 +:20D30000E14214B28EF0F30E2157313B001125EB7F779E434109450714D8AF1B3F26A31461 +:20D32000DE8043F1E8FB8C5C22A5BAF983C5D54E470D8545A8C9D1667CF1467F8EA5534EDF +:20D340001C37E6EFE051266D646F3D969ACA2F0CE3176931C0E28B92C9A92B1B7992374F00 +:20D36000549C3B5A81AADA01F9D13700BE903535FEFD1B17D8DAB60CE8D4539DE45535C7E7 +:20D38000BE5E5AA3F4A74DFB4EDF7CE0E2CB3A8365C9EF28B50114121D2E90836ED61CE7D8 +:20D3A0004417E24E32CF99880BC23AD6041D92E820712C0ACED79E60B0C551A4796380FD1B +:20D3C000A3C281AF7E949F4482982F2C42974810690062214F60751C757947DDE99DFE70EB +:20D3E000FFBE90D10F69462DFC1E54C331B098ADDF7A6521EAACD48F7397258D252D83CF95 +:20D4000002A8E2EED2E76571E9D0163F07854ABEB64EE957EC65A525610B4EDB253D818307 +:20D4200066F2467437B877E982E1D2CF1036552C63502C5D56D90096C1267E8CEE5D6F73A1 +:20D44000C17230374129FA5BEBDDCF623735E992CD6A021205D50003A982174D020BD0B847 +:20D460005E4B110DF9F1FA0DA93675B4FD77A35DDE0478440A533C7DC26BC21F8D6B1A881C +:20D48000FC5700E149FE2443888573AE0CDDB887A988E2362F932670F88720F79A8FC2959D +:20D4A00062CFA5C5B3B084A2605FA30861EFCC83343968E7DDB173A19B1E2FE468CC119E32 +:20D4C000F8CA680E6E0B942042672FC23391CC7B04C459AE8CE8C8DE12F915862313EA246F +:20D4E0002D6D4C76FA12558B68005AD14CF6D1DF3464852DAC72AC3CAE1BB23C8419A0B16A +:20D50000A1A5209B5E3A01B3E2C3864EFFB966E74E340E0EF6F525D16EAF5AC541D9F18CEE +:20D520006A2D84111EE66517223D5B347AF32315D7B8E21647008FBA1897308A20B74C36D3 +:20D5400094BC72400D0C97145395294783651C33E09278B174981897358EC471F2699A3BF8 +:20D56000829A07C5E35246E12692E5EADD5705A92FD70A7C160CB60D00D0C6624595AF45C7 +:20D580007BAABDB1F08EB6695F99DF85DC100DC92A1B10BA65080409E32DC3A2AC0DFB5239 +:20D5A0009FEAAC2351EA91A3B10D9A8822918AEC09D3050296D94B6C89A319BE07C2F0DDF9 +:20D5C00021E92A2DFB2144452F24A6A95F1CFBB492D6388BAF8D7CC05C18979A5CE8269A2D +:20D5E000FAE5254B78FF8E608CCCE5DCE1E31EF555689CE499555EAED6C25DB4277CF2AE64 +:20D60000A91BF0060B26086C003B3D291EC49D690412264743DC4CB817AFA09F66D8332ED8 +:20D62000F813C0C03F5874F872BD4E4895DF28AE0B009087E607B2D35DF711380F32EEAB42 +:20D64000E2969B7B0E24EB832CF6B870BA42F3E8D67089201826FC22D209E4EBAF19BC28DA +:20D660006E9EEE985B0410927AAD455CDE0F03494826A0F417C71DD7F364B020D75855A6F1 +:20D68000A490034C779F67BD94468B40E955E54E962C462A6999FE4B81B5B874A28C303941 +:20D6A000411790A44B49A1535BDB39DF99412985407E970ADAB2746511585FD33AC3021D05 +:20D6C000598A91FB98C804FA38D49A4543C7DB37B21EAABD02F987EA9DD46229012A98A272 +:20D6E0007787BF2BEC939123AE65FCF86CD61576159B5E4F9EB851DFD0CBCE944700FDCB4C +:20D7000066726AD1021ED500211963402617491B1B9CBB06E79B46C9410B6F2B0256B6780E +:20D72000A107A65E413EBD26B32791430BD24910A53367770C7BB87FBA4D78048562F0FC2D +:20D74000158E6334A3B37E917A7D2FAAB84E553A4FBA102D0610F14701C8321A31BF8EEEB0 +:20D7600042A95DDB5FA85A10BB83B0C11E8450D66E104031016159D05F3ABB894FC7D2A0BF +:20D78000FC3D537D0E5CCB8F9CB808229E8DE634D10F26A01660B6CD4D189E5532D7761D66 +:20D7A000966B83EE9E32C401A7AD5877034721ADC9D082571E48E73DF9442D0E70BA80CB3E +:20D7C000EC9173492C862DEE57266D9560F1641FEABD6F2A3A246DA8D5CA97E74B76F8C4A3 +:20D7E0005B9A4C26E2F6150F27AEB5630CD4283DED9FCC826418C452D7B8C321B1F81FE904 +:20D80000472D7DEA1CD08F69153DD3C39628C7F5F47A148B21504520FB0746290DD591EC34 +:20D8200015CD76281A4AD35E5F224BE912E4A43AFE31B81F12B51D8B8D68F54DF0F79E3EDB +:20D840001F08FA6E54021067CFFAD569D819F9F8E5B7A00749DB44DD44D685DF144CE92113 +:20D860006C3F65308ABD9113058F09C5C16FBD50D9549BD5DEB8B24CBF135E9530D61C9C2A +:20D88000590CDCE3A40113EBB3328716D7B8F0D38B82BBB88FAD8CC2ED1C9ED3DBA528F4CD +:20D8A0004A635495696E97673549CF98627F5597E11A036253A80975F86A377210E89BAA2A +:20D8C000EA9BAAC1B0CAE1727684E91141B56679F5519C244460908F3D19147A85C99E33F6 +:20D8E0001EC27621AB6602766927438770FFA64D5A3CCB675AC764A9D009BD9EB35330CB41 +:20D90000FB44EB4EB3BEEC77D5380FD616FC464A127150CCE8709882CF6EBD8D98C9CED38D +:20D92000121D6EE13BB8A5B72E0C23F6DD142EBDA10A53834CCD30B39B199D1CA3281969B4 +:20D940008F8ADEEE3EA1018E909343DED5AEA738832A224515A88D92286B535DF29341AA2B +:20D96000A6A442306D6503A04DA688B55D19F9903CC1A0C7981A5780BE47DD889253D5E650 +:20D980005B13CABF598B6026903699FE3061C6D5CBEC7F141EFC1EBBBEE5480E5DCC352DDC +:20D9A00076D5DA35CD6B3314B864E414392E74A58129755670D664F53C8D09E8BFD1A009F3 +:20D9C000F70F0E3D6FA002254210D87320BB58C20A8F91EA5F18C65300CC95E985CDC0C965 +:20D9E000D29A2D400C1CFCD5DF47367235DEEA7ECD9BABEB3D7711A6E876DC4D4F4527C0A1 +:20DA0000955D526651D40446C148549A0B1B6C1DB148B18C4D3EE1AA7BEF66CC326E6F8DC3 +:20DA20001860AE5379861E05789E9A9CFB468E4944AD276D470A49429144A502CDD1ED4639 +:20DA40006FF874C2BDF20E695F9B67514CBC5EFF06ED754D704F22F806F94573654261504F +:20DA600039009D856CA4B698DE82C706E47B38C1ACA2D8631676DACFADD0411F960BC0C6A6 +:20DA80006F27869CCF6C085E745AD6A21EB731110A7CAC3808C07B3401012FA928714C34FC +:20DAA000BF477BA9E76276DC24E3B278419AD8CD22B82EE656B0F32D16E98C3BE7DB714D96 +:20DAC000F30DD59DCED68D362A27D6B61C25BF2A0B9AAB20B28660B80667A6A14A02358CE5 +:20DAE00090E863102AF6CE6FD7DBAF649B66B0DAEEF72C57B74BD414390554E6976FC85D99 +:20DB0000454C0C26143D0CD5487F6C324FD98FE85FF6F93991B5016684967131ADA248176E +:20DB2000711B6D4E1380C7C6161B643A2A0388FA1747B450FD16F35C251287281D0297861A +:20DB40004B52EDAEDB0B828BAC7B1C11022D0D7C1598DF7B17CE2466CCA52FCECB468617FC +:20DB60008B1DED279C6762D4DF2ACD4EF93C0FF11BCD0EE4F62D4ACA06E0E6817957D662F1 +:20DB8000D89552329CCC330A38A8FC962C7FD12E54C7E0B69B1A7A58A423D80C272A257109 +:20DBA000541FB6C3990BB382B164A0E9A9F58B48FC0C4B01D1E2469A1303802F8C7158CDC3 +:20DBC000EDD39C094C62D03FF7582171A13287DB65B5BA1FA4DED3587134997E12973BCA03 +:20DBE0005769FFC8C3571869B0BF987D3E29866532294AFA89CC073C4814D4A0F26E57214E +:20DC0000B12B67C5D05324B628614CA9D1EACB359466CE16B496956E8068D97C14181F6EA5 +:20DC20006F58EBC30748B4A15B3AEEC4E34B75F824AEF60FD7C2A67E9DE93E1C62433F721F +:20DC4000E49E83D0DBD3ED36C705CECF7A39210F282F78E2D507D3560BEA1CE57ADD136F4D +:20DC60004AB41402864DC3AFB46DB8EDE117F420716B8BFF998FDCF29B5B240C1789A42C87 +:20DC80005BC8F78C50BCD6D9D3979E36A0FFA6842219C282F17BF06FF3913A671D6B915E36 +:20DCA0009EDE6AC62A2350E0A7CD4710F4D1602BA4395152E1523777ACCA3F75087963E5CC +:20DCC0006219C71BF2485A78B4FB3A8B5135B5167926527769C87F1AD8DA38E79E2B121226 +:20DCE000BE2C773CB9E82FE7194C4505D86DD04D4535DF2315AA98FB7D2E899C8F91C3AD91 +:20DD00002278183B2C9F22C13F2DACD7F8907C538777829B0863E463D6D7D218F46543CB57 +:20DD20005E63DD12701AF3F7E28633BA5AEE3D2088D51578768CF1E7A6EA8730B2DAA1C5C8 +:20DD40009D02D6CD08F00154684BD3FBCC5D7D55DFAC77CD03D046BCCCF21D98FAE752F07E +:20DD60000448F956276CE18579B7DB86D1279C809ED71E63846AE2B1C96E60051208B8F392 +:20DD8000C904CF0F9696E39E3EB04B95A1418DC04F1553C6A93F51A6607B548ADC0D163AE0 +:20DDA000BE233330F40C247E86F33484248B2C5FCF6275675E89A5404AD51522DDF0717530 +:20DDC0009F70B2AB747C47430962C010B8184F9691F0511F5073DACD9E07E4C31D1EEEC6D7 +:20DDE00067E723B27212E6959A8C17170155B62F9FCB0BB4D0ABB98022BBF2EA43A90C08DC +:20DE00001000C99D37C40991285FA8B7F097DDC8D63FCF5095C014FCDC50E46A62FBB021A4 +:20DE2000C832F18D4B32704CE13A19176D76552AFE7CA4AEC04B61802267D1DE497F67AFB6 +:20DE4000BD3EAF2CE56EE3C6CFC17E50424627AC0B31B4EA7147E3771E7C0BADED632EE992 +:20DE6000E6FE0AADC7E07E54CBE5C093638C731C741D461B6B7578CB618AED5FEA4C95EC0A +:20DE8000351B1A61DECEF0D2E01E79CD8CF8D5D414797F17C05833A86B612F6F958844B542 +:20DEA000609CCC5E2B71849F3EAFDAFFD2E5B0CA462ADDF5989C5D31E9696770EE5976B9E3 +:20DEC000A6CAF2B77FD4FFBCC27E8DDF283E48A8BD275E109DC0007BFBE158E464C06952F8 +:20DEE0002DFF0CF02DFCB3D94520567E711F6EDAE8FE581CAEBF4C09B35EA1AAE21A63A7B6 +:20DF0000F9F22C7A13D66C28171A808927232127EE5F5CE94EC8B4FD5B14EDDBE7B2D1E746 +:20DF20004A3C07FB1DED5E9292BB8DA8A494FA90E239CF7CD51A1866042F42246547E8D348 +:20DF4000F28FAD778E9BF46B25537CE6D63BA250FA2ADD2E1709BC2808B9A3902FF371AE4F +:20DF6000F709C7DA96B6D0F81508E5DE0B68BD2706CE6111FED9F26DECB12C47B308BBAD06 +:20DF800030BA20D58A0BA4B140982E8896B48B20BF5CEB97B08A1AE9618B9F15953683ADC0 +:20DFA000EA0CB98321F14598E7946D110E68F31EFB266FB2938656D0DF509572BB6D7A95D2 +:20DFC0007F07BBF5315F254BC0E9F5FBA7023C5837D684BB4C7E9A2AD08E27B2B562D6F542 +:20DFE0007186977DBA3587BF1FD21AF23BA8D62ACA6E9ED1BD631FC1DDCEA66197A8F15028 +:20E000003ED01567E403411B8084C8E2314C06BE82B9D4FEB2AAA9D82C987BA4930236EDBF +:20E02000B14AA27CDA2D7687E67EF6E7AEFFA186FCE02FF60479FBF8DCA9E98BDAFAA18748 +:20E0400040653588B275E8CDDD552ADD3ACD059FDE88206971578AC04245829B34D924CBFD +:20E06000DEE8654C1D524842E7EF7B88217D2A729172731D8EAFE3A9913AB5EB0A5511885E +:20E080000D196A32808286F7C591F4753DDC4038784EB750176C12F7985A2A88CC9960C06D +:20E0A0001E9231792BDB9144C742E2A2D9DBAE419D323F6B980CF95E3F38468F1FCB04034A +:20E0C000B1604EAFD0D56C2C54173EE97E867E131AAD322EDC922AF6E2BB230D032E97EE96 +:20E0E000882C089B19CCD3652401ECEB7DAB42770C149C56CE94EAE0831E7651C572044CA2 +:20E1000065278B234101B5DBB3B164B277D35F07B1640B4C44343E770BD044B1DDA65DDFA1 +:20E120007863FFEE987E24218988EB05067C93621BEFC78E1C5EAA8569C92B35409FA95FC3 +:20E14000610698EEC2D7AAD1D222A4553330CF67D40FE64C0966AA0440B18FC5A2FA40AC39 +:20E16000B81AE0B98B420501DEFDD4081D1276C0712EB6ED1F545048576AB7F288F120F005 +:20E18000DE0825A94748AADA3FDA62AB3564BF222971C6890D8E3E006BA3BB9EADCB47CF61 +:20E1A000C947E76B13F99FB5D79ECB1F19C93F726AF16729E059751E359DAE6F98A4A73BE7 +:20E1C000728F9D96D38E3C8BC97F83E54700A08CBD038EF487FC6F906D4D1CA5B074A3506A +:20E1E000DC9F35EE7F43662195F9C9693339E679CECB0B536DBB3C51C536C99F309F903D02 +:20E20000413A307FFDCE0D6F6362E62B8268C69E0950CC0A72456D57E4803D1CCAC18F5692 +:20E22000F8C3C882A6C53E8E58FB1360C977203C7031C4711EBAF91E90D27F6A5B32E65E5F +:20E2400097B294C034172341B23FC58F2BB14DB2D91811869DE955C1C508DCBBE9FD8884D8 +:20E26000FF011D46A28C64EEA690691BA1C15ADC8B4CA9F3DD298496EA4EB5A67DBA050BFC +:20E280009A75BECE96B908B51CB424C13FF6F0F4674C877A15CDEFBE4B94DDFE89D344BFAD +:20E2A00069D31F4E49D08527690777A944457FC7DB190E29F4780C52784B7A08BA1FDFADF2 +:20E2C0000F9419FB823C0579B96E479FD3F6CEFFE2B188A30FFAB19AB2768E200102F39D2D +:20E2E000E171C80F9FDC13B932DBAC28D6D92CEEBD097A6FD2F7059092FAA807B22218B818 +:20E3000089860E6384ADECF11D6C0ED008230C1B9260B4B384694E65911BBDFE1CE872F8E8 +:20E32000E44BDC1DFE00C3860DD86C7A66A8E4E8470C912AF5B9BD8A9CF75A3D5D67C3DA3B +:20E34000DDEA53E8DDAC50D47BFD859D6DE98E2BBCE4EE86903F6878A0919CDD646F40C81D +:20E360009069BAA58F7DB28787ECD009DC4326741D8F7C2F94F2BBB29E03A61302C7381E38 +:20E380008FFB5A6F423A733B8305BC54458163D14DEEE74AC8DFE34BEE75B417BBA6C1C11C +:20E3A000D70AC8696C80DB47627570FD50867E1A3AB2AC513C0CAB6B3D61167DA47C402A89 +:20E3C0002C5B159B86B5EF5C09A2A88F82CAA07B90D56E608BF3A8D27D8CB2CD460FB7D2A6 +:20E3E000ECC1FAEA7B184536331D07AD9178B5B85526F0FFD0839C30C929FE4E04E291893D +:20E4000030B76304FADA0AD0BFE8E66AE4A76C248C85C543F4D5BC54A2CF590044D647458C +:20E42000B236D7053E16EABF25668560ED4168C802978E9E3DD1954AAF7C3EB476DF075DC5 +:20E440005B0E8C8647A4F8FFDA83ADCD062981B8F30F4AA1656F54E2D34731928E50161F39 +:20E46000E4FD3660807A33E38A4D1D68469C2DEEB07DFF2D3203A5D0EC92F3E5663B8265DB +:20E480003501AA68D7BC73F4D35F8386C0F476291B77E3AECEAF620571C65BA957FF4F7253 +:20E4A000E097B3DB9D83C3CC2598164EB993ADBE524F9EA59C104CCD04170DFF4B70BFB9CD +:20E4C000A7A3CA7ACCDE6C71C23D0390FB31D9616536FEEA18C018EFCC125AEA02B256D3CE +:20E4E000CE74CD46A4C8D4EE1E03F078A255AADBFB67EEA9157F53828C666E3DB6FC03A53B +:20E5000040692168BD3E21A95DBD2D08203A3EB7571B229B8A958DB3D99C1D8D63649F5AF9 +:20E520005FC0267F98EC5F0EAEB24D7E5EC6057AA6ECBBE53D124CC937D6FB2C3A1A741AAC +:20E5400057ECC91714B08A37D609DB009FD3E6136F04F5FF437976E810B053085991560909 +:20E560004DD16AB6EE24254B8F4E25A7488509F20A9BF3A6FA93F9ADC63CA95E73B8DA0EDD +:20E58000112B3F2B38C5E39077CA09CAF802021771C7D6028717A2D74467378006B54BCFE0 +:20E5A0002A700AAE3125F206779F21C1C2AA713A050710CFF005A2AD800218164C4272F5D8 +:20E5C00088A92FBFA9ADF90E26D03A6A946F2E13FAD0F7437A80474139C35E016ECB3EC3C6 +:20E5E0006F87E35C9FD078D280F141150733CD327FA36E75FE9F01C8573F341EEFA30E71C9 +:20E60000767BA4CF1BE2AE44CC00D80434C612516D82FD4CE7856DBA7ACF9880DC2058B86A +:20E62000ACE58142440CE49F695E73D3D1B8903055D7DD0BD78F1BB2B7F9F24834BA36F810 +:20E6400096B7904A6C08A3691BC652E9CA15007D67F8DB5EF9998AD08C682E50504A52DBDE +:20E66000B8751AC91683970328B14B2E87631138C81D1FB3B4A995394AF6E9F8F4074CCABE +:20E68000FAB7B79E9CE9494ADB3C5D506B561F2CD31252BF7785B1C33269E9ACB7BEBF5969 +:20E6A000040E9407A545080728D99C24E6D73877FFE69292BA152BCBF3364A73D13D03DEE4 +:20E6C000F58A000957DEB5074753B3EFCDB181D3E8435A4155AB6052C271C820F46EC46991 +:20E6E000BA173608E518FBE1FC855ECF81526441203721F01240EC255590064728BCDD7DD1 +:20E700006887E22F0FEA5004DF4866AA0B205A9C037B919028D79A3B740EC22A99773953D7 +:20E72000A7470F916B4F8AB748CF8D109F3413C95A3E3590F61F4D352481D8386E448ACF39 +:20E74000B12C72CAD116659EBCCB8972D0162E936874FDA5374DC98C523C383582959FFE87 +:20E76000AAF0B088F078E1DA7CA7747F962CBE7CD799195FD9BDCDCC4505973B72E124F6F2 +:20E78000D8708DBB2F20F97E05CD988475283BF43C3C14FE9A9D6B527C54CDF8614B8CB16D +:20E7A000288F9A5804643358105912307268F51A9DD9378B405266333C67C7099B561C3214 +:20E7C00076DBF893847675A5F21C1159635B69A2574CA958D0EFB81FD3F7BA64AD6FEA4997 +:20E7E00036173B3B69E51517E753BE23B63A1901B79F50C176695EDC1FB5194FBFB18F37C5 +:20E800003C005A0065CA581B3EE63E133A3A2F083DE90A671136B081DCE59B7901516A39C7 +:20E82000D8C4AB78879A6C67D538A2730D1B5E958FDD33F2DD6E5642F96F73A9F071AD06DC +:20E84000958C73817B61FA3A4363D30F71EF6A4B4805D7E85D262564E09BBE1E373A1448BA +:20E860000DE5B390BA7EEEF32F9FD321BC22E511CB34759E036E7B5DF3171B216FDEE27E66 +:20E880004ABC80D0176C5E2BB3F469E6E1975CE533F040F57543E4E3AC6E09F6B2A913B851 +:20E8A000913889A5CBDD19553D1B5689197B91935C88A19347D200D4198AD96CA43FC908BB +:20E8C0000B6322D68088782CADEDAF4213EFE1652E70492C3B353249B98608996FBEA5C4DF +:20E8E000CF17833AC27F0B3080CFCBA6AF7E7EE41DFA3B69C3C7CD4126D5532941EDA67696 +:20E900001E18DEF0A51A94E86AD280ED72FD863D6672DD55216CDCFBA05BB6F46A7D0101E1 +:20E92000976363A14F1A0CBF3F1A3E1CD0FCCBFEB5E3591DD550FC18FB0D7ECB739812AEFA +:20E94000D2BA02F9A5AB0A1B0B4C2EF5C34E5A225BF87430D6A72EBEB6B95119F31031EA5D +:20E960007B6BAC2EDF7DAAEB70A3831E6166A09F2116495F666DEFF58491B319C53A268808 +:20E98000A3C99848D39C6C75299BBB9DECBC14C18CB50F4FF7AD9917A457336E8BA1F26C29 +:20E9A000C132A43FB0FE9FEFF013529837341C70AF3DF87FEB5E786F7BE2F20665282BB20F +:20E9C0002726771B6EF9754F4251090DDC4788EEB15C52C7F4A6BA078321BF8884BAAB3165 +:20E9E0002B2BC869A9CB15F91005E40A69FFBE31B903B99EEC6B0AF6BE432F09513C6BE039 +:20EA0000BBBB3CA0E73638B8C9901ED8D12965975C5E4C3F9C4DE429540B555F78DA044B63 +:20EA2000269F95D639DB1C6160A9EF0D8A2EDF76CE0B8034F6B1DE764F9C72838B28F82CC4 +:20EA4000A1D9E4CE07FD8FCE382A598E98622B483978D70641DEEF9828C9EA8425512D3FFE +:20EA600033D9CE732AAB6B30635337B91A13B6682AD6285536BA49281C046350C54879228F +:20EA8000940EBB84ECFB0E890A0AD2482C7E0863DEF5FBE652DE59059FC32A9A4831B9D169 +:20EAA0009F72065556BC7FEA5F93F36B08D55EDED94C8B246AE591767E38304E3592419C04 +:20EAC000A1D78A9B7922EF1B862E79833F85062B51A1DD80F94A6ED96FBDBC76C23B0FB359 +:20EAE000327E59FB5497FDACB60812C5BB0E7EB791A00768889F57370E879067D19A2C1360 +:20EB00008A1D6E17A405FDBD2D69248F42B3CE32AEB15006EFD112BB3A670397B61301EFF2 +:20EB20002C73F2A5E74F65A77ECABA3A88CDC07B5CBC40D7278B796020FECDB893DD2A2278 +:20EB4000AC5F6AF593F21B937F3FD2B4DEC08F3BA23DE632557BAE7C7623C3AD187AEFA849 +:20EB6000BF132F002DA5112E5F02FA8598EB648C0A7EB6CA90E06E3B0C3835B012CABDF558 +:20EB8000C667493EC57B07448F0C5A49F9D0C2B677B2DD2AE595F3B65638976B697A685633 +:20EBA0007D6ED3697CA3FBE8EE6D3371DAE40B3F688309173DFB75DD303BAC493E4FCB9A3E +:20EBC0003731DB87990EDA92B9ADFEFA0D0CE17371A04A915B93D6293BC4ED95529AD8D59A +:20EBE000F625FB2C2E8FB752F622B537E2A77BD0C6F711E79C3B08CDC9EBD8DD2818CB9BC5 +:20EC0000FA1E3FB1FBA704DE966C3A7A94DF650E46E5F0E2F8FDF0B8BA96E280572C7C7809 +:20EC200040B9B617C8B22879E77808E21B4C0A59265761AB42E2F3BCC3456A1DD7EF8A990C +:20EC4000274572027AC63CA3505AA76DD84C5BD832EED0B38506C443398456095877FF077A +:20EC60002D00B84ABED8068CBFE7B4053037A71510326D21E93607FBE38FF740B4EB79D534 +:20EC8000866E1605FF7A7C2F3CE9B6E2EF92E6A354029CADE274E21EF2AB740AAD0A48501B +:20ECA0009C8D4A353F7F0862244E54A7BDC54B85F65FF6337FB2968541F2139FDB863A7308 +:20ECC000FD1834D906684F18BCA77EA000BA5CCB086E358E0C36EA434E42B69DF0DD71B35F +:20ECE0007E08DFDF0BC004F4B061C8A8574380393AFF2F016AB8B72713BE606C6DA341DA08 +:20ED00008BBB8553F738A731C7F379BB45DC12E884835DFB81B182EAF094C0E4B8BDDCD27D +:20ED20005112417EE2E111ECCAB2952778CE75211B0D6E514B015425181B66D573BEF70398 +:20ED4000393FD285B3785142C8F233838EB102197A9C5558E804B5D2BB9BBCC4ED57B55BFC +:20ED6000AC8FEB7708CCABB62A494E1D7332ED0588CB20FF43B9C2FA53A54DBEE30E0F1D02 +:20ED8000B56D805A8F01A28C8FEB57F74CA237898C05E66E1B9EAB3B998AF9168626F34CA2 +:20EDA000C867B95BCE6213F489EFBE8A184A5876CD7A65B3992E4D1A52E93A78962D655AED +:20EDC0004FD5D19E5650E0DBDF37D6910594701E1E82F18B0705BA326A060526BBAA6C4DCE +:20EDE00073AE3E2A96C094F39A7DEF14A8C2742489E4ECD8B3EB59CFE43A2519C8E5AFCE14 +:20EE0000FF9DA3B34D36BADB41A7E5EADFCEAAB6F850FA91D28BDEEC775C510886A3C1B75D +:20EE200076909CA55A125F25FDEAD1C6C0358845E767BE82E6C0A991A817155DE14C341B40 +:20EE4000F25A1F9B2A6C8C744D4D98CD755D28D5AB1ADD0FA878AE2CCF264979E8AF1CB57E +:20EE6000B9F5ADF686D7291E3D39A7EF50767962A8C30B14228B4DC1E691EBDE5D532F3D4F +:20EE8000C8716080B11B97B243DB482368FBCBD9DE1AF2C76956A8EC0E2142546654894D5B +:20EEA000E9E58489A8E8BA6A6964604DAB5C639C1DFA3771CA851A7676CC4ECA492579D391 +:20EEC0006A9C8915059D626674766A3977A0B5321C6F8DF7E91A8CF018E87BC4115639B676 +:20EEE0000F4B7DF1F14148FBD664FCD87B018B9CC12DACC8B6E1043E981C9FAEDB7D121668 +:20EF00003C1F88A112AD4FFD510C247D6B7F6690077615117EE35A652C72F238419B4D4E82 +:20EF20002B23DA91885020E549C70B18CC0B2FB923674AE70E0129EEDA56B9BCD330B457B5 +:20EF40005F7BB7F1F1F3A337D05A9913A54E1921C865B87A68ADB90EE1ABC6096711DA0086 +:20EF600056305308392A785628ABCD10AA2D732F906B88DB4F4B1F6FDBE76DAE493EA72D98 +:20EF8000530CE6991BB05DA4869BE6C8CB949D1413F02788D2A40E68E579BB8BA9F30A8779 +:20EFA0000F89CCEC4881B7B7335FFCB001C8604D809A417E79AD44826FF0E32C5C246EC62F +:20EFC000E41BB238D102162D0B6F7EFA665131AD9AEE250E68E6FCD43FCB2E20D7228013EE +:20EFE000AB4747E4169EA48DF30BCB1608CACC0EDFCC4AD7B554688BED62C87E3EEEB60342 +:20F0000052772557ABCA599585A3CA333198A3831896CD666C8F5FDC7084ED49374DF71D5B +:20F02000ABA234C4DBB69032DA1999AD45729C72495F76777D9E7BC4D7ABFA4DE51FB99B2A +:20F040004DA65BCFECDD9ABE6047623D4C50D3C6B2142FF41295BF7F06C3A19841CA88D9BB +:20F060006D18BA797C5A9E017E78A9ABC7D4D7020C0925CCBE4BF82AA5399FFAFDA8571AE7 +:20F08000DE2B402C3DBAF3442BB97F7D7BDC20472447CBA440EB414FCD799D2F811DCBC956 +:20F0A00034DFA5A9E1544D83B5F7A087D40CC6735B68BB64D48B243827ED10E82A519BAC93 +:20F0C0001D7ECA7734A8F297294451C655C0A04D3A5ABFD7E2D7B51D90E7E7D63FBF3FC67D +:20F0E00099FDBC37EC3ED202E7E959A41B9A106C318EA8FEA5A6F11EF4B8BFFBE24709E153 +:20F10000A01870197B83C364385C2D24D2478F8EB4A29A87037CF64A95BB1992ED2080A709 +:20F12000DBC5C6272A921961AF2B31DD1F3BA65EDDB3D3D759AECE334C5EB253936E45DBB4 +:20F14000F28E00F2D88E433746646020B438EE51C0A293C5E7AB6AC15250A496624EBF291D +:20F16000D7F40AD3742432F9ADEACE1D2BD572534195E8B8E1884464555F1FFB6914DF1A12 +:20F180007B0C6821EB7DF82CE59B34C46322976C18DC6E19705440EB2B627A2D9D43281617 +:20F1A000B5E154ADEC79C112A8D75E31E8D0A7B2FAE0851AE22B7DCFAE97FC7D07C269544B +:20F1C00075C55681473070EE6A72AC2FBFA6329374761E82675D650982C3BD25D90F5DCF71 +:20F1E000E399C1A4D2D254B5142EC72F12F1920F476D7086C8E7E892B5B80704D56B05C451 +:20F20000A2600F79AB6C0F0E1C023E01F21AE422C498F8444251C123F5CCD9CB62EC4BCDE7 +:20F22000CA005F66112277257DE26F1F3D9D83A4E570B15B59B2BE8B78B731A86FB0AFBA3D +:20F24000A1C42D69052219EF9F08C9C1D4572DCC0712E33862E83B31D28AC188C94AF9870D +:20F260005BA04C15F9AB59E9F6F6947BAADA4C345596ED6DF48E751CE23AFB36632D14A064 +:20F280002D480481F4BAF6EBC130630FCB556119688EB2BB3BCDD316CA2AD8D97361073BD9 +:20F2A00090442A1951F237FC9E7F4D8BD014553ECD3963196D25F1EA9E01D4D2B52631BB5A +:20F2C00052020FF5D9824EDF0E0EB0F742616F00F0BCD30E7A490D5E0E67486038870B10C7 +:20F2E0001913DA4DE27541E30F7D762AB951AA5F4A8314899D63C0C3D0FFE1D59A4F0E1484 +:20F300002A2A312D0EA38F903371E2A4F2BAA617B09C7DA7209A4A2BCBCCA351D63EC9874A +:20F320007CD1F49FC126640528150122CEBB503FDB45507F992967E331C5D9C4F9FBEB9D1B +:20F34000794AC44FD0A3B79A9768800B079F71008052BF831CBCA501B5B19339E429016F31 +:20F36000F4DE999674A010C738FD6AD34A01710425A3EBFF96475E00DD0D3F1B829C953259 +:20F380007C1FE9E1A79D22CE7CDC1223A0B6B2025765405591D9AF89CCDA3FA5E4F5ED23D7 +:20F3A0006D6BD6590A16EAF95D1F8E4BB694148210417D60292292896B1A6EE16C3772424F +:20F3C000FD659EF1AA5F628AED2064456A895470DF8D5F6B6E5E75E110EF29E11F97242F70 +:20F3E0001AD0210C6F7217B59AA26EFA0D7CCA4A95C1D4A2C3DE428673960F5B91742F55D7 +:20F40000B812D9E0B2A5B457F2CCC0B52679A6F01CE0353DDEB5FBB88C9E54D305B4403170 +:20F420006864314A4F324B6EC7F9AD090641C5530ED3091BDC641B26D173089AC3BA4BE35F +:20F440002A4FA178514AF4CA012B5F21CA68D6534DFB8CC25260BFC0916F3DA107E9DCA6A3 +:20F460001D16A0507FFBABC707B7A81070CDBDA2202A975954719BDAD37687FA5A3CFD3565 +:20F480007E48C25510C7A03B1B0A1CF0D599682385236A5CC242392F32B82FB309D150C61D +:20F4A000EFEF03C8BDAB673F215531EB1D8E923DBF8F4032A14B6912818648080C039FED70 +:20F4C000AB54D069BCB83F2EB0080AA3366C4EDE5432C2B334E62225E932B8FC9C32BBAB81 +:20F4E00010EF72A2816294F921A279B874E0E8382191CE4C8ED6BA40BE4ECC6E6DBAB427AF +:20F50000FBD23B26A450408E8C1439D7A158D5C2CFB3B83AEC649F0664EA0086930EEA2EC5 +:20F52000A6396B4353DB55B080CCDCC5B4EAFE2E6AF4FB90B316903A8C7524ABAF35D292C0 +:20F54000BA1757F06842C9E01EFA701AB528BD77E73E6DA61F18D3D292CED6A06D70DAA448 +:20F56000EDC4DA93F6F2B04798400449A17E8BD642B0BF94439790CFE9F978F6D23A72B8E5 +:20F58000E0C73402A7E81E06F1BAA59C5A5CC7B6607D62BEE91F455A0E5A971DC3E38F7354 +:20F5A0009D2BEDABDDA5D63CF63E6F74EAA5953202F75F4C19C7452DEC68671BC09F385C2B +:20F5C000915458139DFD2331B92C5EC762AD74DB510174F4A1C67B290C9EC628DAA2FA486A +:20F5E000EFBFA051E339A473F4DC08166E07ED6444E763DA44126038274FB71E0A514EC07B +:20F60000B439068107007696924E27247ECF6B6393103D773199FA48B00230BDFD245BA9F6 +:20F62000D6C821A5425DD6422106BDD2820823408E306C11A26DC068148D9F6886609A4929 +:20F6400032C2803B4305A5E4E309B450A9ECE8FD6B2B501BA19B3D1AA16E2554DE7BB17F1B +:20F660005AA76BC5BE20185854713EA06F2FB8300029A38270558A39545959B4A3806AEDD8 +:20F68000792240834E40CE3F88F416ADBD12A64BB5931547BB6ACD467F4913A42109C32307 +:20F6A000CDC2B6EDEF8E4A2A31BB58C547862E14D51ECECD937271C6D738B03C053000C253 +:20F6C000538AE1C9AD46472DF12564D03ACEE5AF4A1C33632CBB5BFF249E6A91C72177C13C +:20F6E00041E2CA6A03ACD9F52FD54D24DC30D497D5D5EA7AEF6BB185ADE76D53406B1E0986 +:20F70000161555D78B893936AABF512FC96479FD692B1FFF8F911DEFA28BB898F80E9C2A5C +:20F720008FA199CA618FEBD49B8E14F0DBAF203867613B8057242A46D7319963B4C9B5686C +:20F7400076E1E335C5B353D3EE5FD5D97AA270DCBF624598ABE4483E43F3F35E10023BBA98 +:20F76000830294E1A458F6DE19F14A8B8E2003872615FCDE103170D2B25287828DCA497FE4 +:20F7800072413EA32D342630E1B4545E56C1AFB91CE40CCA4C06546EF5DC495EA6E7D02772 +:20F7A000E4545AF49BFD47FA975AF60C9D78447C885960F7D623B4AF4B54DF7CB74CFBD4C2 +:20F7C000641F367F51B7FC9A45BFACB7CBAE7D64271BA44A45B573D21DDF902D8539476CF9 +:20F7E0001FF62FD432D110DF94265CB3B75FC225BF9A542E42E0A2B13B6EF9E2E3AF774319 +:20F80000FD5E8731A2BA25CC3583E12B8FD807F71F9D7686C0EECA983FD67517CD6A74C982 +:20F82000479053B5975297965C968711A069968A35147215A431DEEA097D24629EEAB9E97D +:20F840000416BA76A2B94D5A05F4BF7ACE2F7E6A87410A86677E4F8FE4A1F5E1B103FFD844 +:20F86000A695B5B314AA287EBA54CCF69EB146E8FAA9416FDAD38F055FFC75D8339D6BD6E7 +:20F880001E2279BC8FB00F36F8C17CA12BEB48285ED50D45C17DDE44704238569FC4906A91 +:20F8A000057AF82A132F3DBF450EBA549C7092A92649B44BA3B1D2D154837BA8BAA22DE6F3 +:20F8C0001D347CDAE9D374047D2E7AABB3167F2600266A1487EA6D23A1AE838EAF3FD55FE8 +:20F8E000582588F2B930AEAB5173933CB92218ADE2EA0FB831658B4B2A98F3FD9F072AEF2C +:20F900006BCFF9527082BFBD65714A1B31FFF653F9B36EDDF1CA8A84D04AC53F12F7E9AEC2 +:20F9200001BCF4BE7A977A3EB1850D4CCEB778A848F3377F99FE905D50C2FF7D93C2CCEC4B +:20F940005794F57DADDA237583FF30C6C21607856EAD256A3162B2C863850066CD9D109739 +:20F96000A553527FD780018774B1FADAE861B1B275CDFD6FEFA763C098ECCB4ECA3B56CF0C +:20F98000EB56CE4055670ABA4AFE4B51D7B2FC18D2EFCC7E886A8A27DE4B9890C71E3F0CE8 +:20F9A000D95F57C3373E3F6DFD301E3DDFBCA5B9CA657B0CF6210B56311639F6CC4AA54DA7 +:20F9C00094B58D68D3596CA70C90897CEF9CCB6E9798A9DC332BB44A70787CD6D7E6178A9D +:20F9E00033B34A30539CAA4F20054F4A27AC4E9FCE895BC8CF604BEBC8655AED21F8014094 +:20FA00000344FBD8CADF3BFFF3E487BFA578B7C308D7692D1618F3099CA0723841127E30AF +:20FA2000019412A070608AEAD1090F4E02769874A4A19D348744DD5D5B24B811FE43F3D415 +:20FA40001547215CBA6A62CBF98E4DED6BE6E78750829388B416507DD4C821D7BD3911FBE2 +:20FA60000AAB97C1F2CD65E38ADEDBDC20F46257152C79468A743D47D25393E911E898765C +:20FA8000BCA2D8FD6DC516A1941B764EC1EC565C578FF2ED0953BFBD80F8537AB7FED9F810 +:20FAA0009DEA5C08F25F38707F6E0B59B4A5B4FA69903152C4F00F7E2626F730A08DDBD200 +:20FAC0008265F5C632A069C8731B4B4568704354315C5711F4ADE708B08447488216380BD1 +:20FAE0006623D59ECDF53FC485CF5C57A783AAB248F66BB233EAB4C277BE2DC42CB945E595 +:20FB0000C57F75D4646CB03B9C5AEACE6B54F574F672432B2B723F37536F28123740595AB8 +:20FB2000B74B7E4E6A0B3C92A77AA0B7D952A940330895A8615BFFFD6C28932FAEFD487639 +:20FB4000B1419D6F65B1C76DE18F4A2FF1A954B0E7FFB71515569840C04BD987C3E92A2977 +:20FB60007F3334DB16D79B0EB8B4791A16B239A0B42B61F8EFB1152A45B1E825DEBBC8B95A +:20FB80006D3B60D51BA863E4CF98FBFD3431C8AF218B4DB699A9888384523837BD439DD194 +:20FBA000CF0D76EA567ED88C6A08FD2619B9BC881282735E9DA6359AA4E2CFCDC9622476C8 +:20FBC00052C8B96B3F3D3FB418B83D165742560E4E5660F82D89895629CAD8E43F0DAB75AC +:20FBE000B54660DDC8EF98D64189001B0A97D547D0C43E115AEF94A6E82EF4FE5C331801F0 +:20FC0000248DD1E955C33D260AF2BB64802296466394AFE7D83A7C3E3E29546BB989C09D47 +:20FC200032CCB0B6F169EE1955033E2128810FE8D10BE526532DF7F0991F7E61A5311C9140 +:20FC40006AA92EFA8F7C1C8C6C9E7E0CD0170501E1E272418246E6207AD960115C0819842C +:20FC6000AEF177C8ACF000D45DC425F847F90C7B67A81A70160DBB1D82BBBF376E1DD30903 +:20FC8000BFD242A36FB5340C15F2A04EE7A44969092CADF07C6FFCAEDDB9314F3EC9A8F23A +:20FCA000908BB42B00A930F8E190A898B057C17AAAFAE601E5BB365BE9A85A3525535F9E35 +:20FCC000B6D292F0DE9BDB5A97BF81B1C8B288F078168CC5E011783F16A4EDC54D5AEE77F3 +:20FCE00002FCE591106A6C9D5CECF730D65AA31FA1860E210956C25B6447DBB069FBE9BD9A +:20FD0000768D6E5341301B841E2D71EE5F16DA62CD29335A4BE72D08C1A32742BE5BD8A864 +:20FD20003B90318CAEEA5B0AB6E0F8148BD58C9CF556E0E207C2E684C6DCA10209E8D38249 +:20FD400057867E5D4694AB3714E56C7A348566D6CDBFCE28E3A5423628543BF6254A752622 +:20FD6000D05FCC61C47C1D42A71970C593DAD957F59A62C6D990DB874F18154350ADC10BEC +:20FD8000290B12997EAEC8FF046AB6DA400B0F6C2E3C52A433426B7858CB773715161153B5 +:20FDA0003ADDE7214E42DE236A71314FD7B4CC0793686D5DE90FA35BED84C8DC53AE65D6CE +:20FDC000169B31CB28722A116CF630A0B9CA134BE1F4F8A388A2C75A7A6646B413B1D74717 +:20FDE000C5F393710D66206DC4ACD808640862690B5BAF80562C35FAC980708CCA0A5F2FD3 +:20FE000082353B5DBAF0085CEAE98CB60044FB1E97421D7C0FBF5746864F1A087FB72CF2EB +:20FE20002F7AFC30DB73D8AB69411D9FB094C0BF00D7D592B9988E68599182A1B4CBA4D767 +:20FE40009F9F881819896EC530822EC10B5360DEF04E3E891252AD9C868EFB0A943CAC1655 +:20FE600044BC78C0B30DD76A88D821E4D68ED8422F1C9BF93BC0909AB56A17B52C65ED3CBD +:20FE800019E4391EA143D6DFFA8EE87440C574D53ADF0DD08D8C74CA62E546FC9ADAAF9CAE +:20FEA000A85F57571629A61520A0DF15445F80838CFBA1D18FA32C2F1530D60BAB5CBCFFCB +:20FEC0000B47DCD0FDB7AC8BC42FBFB8BE78BDAFF479A7FC520145BA773D6C7FF5DDF13D2C +:20FEE0000CEA99D3AC6922FBD76D23200F4381D9D52D652C178F5FBAA3F082D6B716C11C54 +:20FF0000B6FEF61159E1A8611E9B6507CA0B223E271265597A1495F08AC30E99246DAE78D4 +:20FF200012DC51EE6EFF6A96D5435B9AB4BCD99CFEA445D902D77CD4EFCE1351890EABAC3D +:20FF40003829C022624B7C8919533428AC6AAB6BEAB6226D123DEF72CDC739A5D1563F07FA +:20FF600054335517009B911C2F3DCE0B86E27D599CBE2BED6757B555D0A96C28323A4703C6 +:20FF80009DDEDDAD038FA7CFAF410D53678DD3CE5B805009BC4ACDB692AE4E1AA135EE6ADC +:20FFA000C275486F135B50373007FDC50E62F2F2B820CFDD6389EAA137F24CD60872CD3054 +:20FFC00082A378D85E96D180E61A61B2FBC023FD67775623292DB3E5191EB840F5909D677C +:20FFE000509459781C55DCE60B79072EF621FD7AE74CE1F81BC318E51BC9DBCA2486009028 +:020000040803EF +:200000003DED27ABDC4C2AF717B1019B0C0496F71D53477BFE8213B297555E74E8F52195D2 +:2000200043B3DCAEAB2BDFA6D3445C84B5957D4328E245381C7922F2605DA4F63D87F91B85 +:200040004D7533419D8C095865E66D14EC2C41A40E6BDBBAF0B9CC694C232B11E5B307CD14 +:20006000DF0001FCBEB9B6AE94584D92F85623FEF5EC75EF6BA3CDAB1C776EDFB165F9BF16 +:200080008ADD1037CB609756D862B46BD16B3244859D198C70E02122EA6082607DB5F0C621 +:2000A0009FC3FD9A10592AD392A6C303B12C99152F355F3D3E15718D1DDE7DA1C30F0A1101 +:2000C00083EDFE874EFCC7E234D104EF2F9647A7DA070A1532BB0670FC326EA1F586F85822 +:2000E0002622CE96EDECD2BFD59B4CD1A7D29FAE895231255A7D18488903467C9C636C9ED8 +:20010000C30D5543753090EA2BFAF1325AA603FD1ACA72973F60749BDD8FFCE55E89E58BD1 +:20012000A88DB19D5BECDA16E31687E88A235E4F436EB2CF8B34832B91FC6D73A0AF6C92EA +:200140009F107BDC4CF3FDF1A9D4DD9AB0277FEF6A2CE357A4C3D919CAFE5A7357A212600A +:20016000E66C4B6898C03E3CE1A8D640EBD492B3444BC0D27EB26B50CBE12F7CC11E63E878 +:20018000BAE5C01D9C84EF0497F9FDCD8F62E49BF1C8ADEA39939473107D567A2C419ABAC5 +:2001A000718836E03486E0F6D7920353F4B7DB427F1471C9D38E339EC480744D6773ECE768 +:2001C000C2AAF0CC80930FDB4C9447D7A654FD57EDE2D176BE9FDEEF6E2F4654F38A6C76D8 +:2001E0003C27EA8C954726ABB7DABE12CF79771BE0ECEA7C924F9791F6FA1A13361999D42A +:20020000B6AB2093B79919F687D10298FC6E74EF46277E4AB3ABA27289508A24829131BB7F +:20022000BF4ECD4F9085F678758AB3C13113388A29E20BF63BF25E4A9244AACA335A31466A +:20024000CCCD2D0ACF3EA2C8ADB4A6E7BB19CA1D8F40AA89C90E5970866C6D81C9BE5D2127 +:20026000DED9D5D312AC506E1F4FE3D45C11A9C75E39502BEFD363E96AA4DAC491AE1E0177 +:20028000501608F34335ADC0311901C49BF386C3B2ECCF5C2F9F999CCEF36C7D294B156CC7 +:2002A0002B160B195B107ABF8A5270630F9976970BFB89C5151F146D906A31D969674001B3 +:2002C00081002F3D0FF50597BD984067E8479C3825EB1A9B3E010DE861F515EE4A06FDB43F +:2002E000C7394617FC2248AFFE6A1489DF4C4E4F6D6859827580FC2FE8E1411767D7E14867 +:2003000051C02EA852AC551C62DBCE0694B7A649E9A5DA53C05DE46E0B254FAD3FCC970D37 +:20032000D40A35A6CAD9280D58CE067D58ACE790AB8715EA472730E98C33876A5BF171845F +:20034000B376C0F21789400067056A8BEB863729BB69FAFE6EDAF8FE5692EB3E0296028922 +:200360005537DCC7FA37ACAD2FB490523339E3B42860E6DACD2EA09FA21D5DDC47194C7165 +:20038000DF44188F7BAEC5A4AE2E2EC64EC97C653AFC4ED8D08A10FEBE52D818A04ACA4978 +:2003A000D02574242D03166003EDB47723249D4D98A9DB3FF783DD5DE02A942C612C57778A +:2003C000354F2A62D4BF7AC8F7066908041D99F2DE08E93E29DE56F7686B5561A86497741D +:2003E000D3AD893C2E4FD15E5AEB67DA8E2C09183CA60E137F23FEEA1350498A8040B8E789 +:2004000077F9802DE36A90CA94ED160A5D18807862597326B78A61FF2A66B31EF6D111528A +:20042000FB3DDD053A6310B743916BCE256D2B829D0FD808E27D9115C95DEFA648483D7B5E +:200440000D021FB69AD56F1CBE4D104D13F01CFC005C7B301BB3A4E56F9990ABB2A4D61658 +:20046000DE1DDF0591D30F4FF8A196C3902C028304A5078E9D785B126021888137521717A7 +:200480002D1932D954D5AE9B4DDA6A1A845D9FBF2E3CE65C82B6922AA17176BDB41B5F0399 +:2004A0001FA4E8FAB8B44F15869195BB0CB3BC5F26C0D55CBB21527320C75BBF682EB90777 +:2004C0004CF5271A7654DB4438F06E08DA2059A2A03C5DD48A9727B0C4605BC8B08371F638 +:2004E00016D45A2D45246553124FCC886D4D82D4515B86FDFFCDB96ADDA8F0C4881FB4B43F +:20050000E112CF7F63E0486B781AFB26CDBE3478B15F9282728177D97D966BDE671D85F5F9 +:200520001D17BF5296800C18F0F00D1BA7E4A49103F505868DEFE4935BE2BB98CFE196A484 +:200540000EAD9AA2BF476A40CD8B67B939E2665C102E7A5ED67F157F1C7A4C359B8A0166FD +:200560000C76B612EA7E017B7E9581FE21EA4F345567B50A235A21593B66929F3A8357F0E5 +:200580004955B96CA47688964B89E28EB3B4F652AB6708DF4ED55A7B0758E6C788A7BF384A +:2005A0004CECECDBA1F97954A83FA7AF63D471121CA8F9E89603AE866E4BFD34DE081A740E +:2005C00072D9E71CE7BA7E1C7CD5132124BBD5676CD9DEEFC901ED956DAB7E65BD6245AD88 +:2005E0000DFFAA515B1AE10F69AC9FD6EB2C6344A3D6C5AED8A30F909A87DC07134ED636D0 +:200600002234135A09F86F5DAD7568B8F253D80BA9253F5B4BC488A44E94AEE022F1C24DAB +:20062000641227C31F7911A505FA7AD81C73FA223568D754C88E19DA7430EA65C8F7091331 +:20064000FC0A737618BF34D269024630550C84CBE7B78DE55F7452B7EB8A2E19D59BF4052C +:20066000E94C6A9A6D25F6DF4B15D27DC49D5E61E8035D2132DB994F42BF3AD6DADE35D8D7 +:20068000ABC96C18F6AEA0FD6C5F4640E164FD13BC10D474683B21C1E7C48940B0B6D566CD +:2006A00006B033270F9149587CC7E441D0AA67E0F9D3FC075CDA38D61297A8A20E13C2686F +:2006C00027362245D1CACF4EB80570D61538420E963E4E5432DAA8D268030D552DB679D900 +:2006E000EA1FBB9B296260EB60F0798CCC0DE47056CF2C94935B68C8FC512C549EB75DE1E0 +:20070000E028E01CEE83F1A531132175549274AACFDBD1EB261A5CC000548F9AD437DB5C6F +:2007200010BF9F385859BF4988EEF0CDE4B7227346C4CC24A896BB9737999C34085564C04C +:20074000031289E6960D6EE2E19F63447DDA57C802E26E718056860F8164CFF69D54BDCA35 +:20076000C28816BFF49D45689BFEB8297F9D257B803E114378154C3398361282E8637E237A +:200780007F960251185DE185567E98A850DF90108FB50ADCABBF2D48396D763AA859217B37 +:2007A000EA0A212274FD5E064E9AC591ABD4A69B5741657E69F8200DCA9702CF16A0AEE9A7 +:2007C000C1A0F67A1E6EF417DB7D90AA5C17E427A1E78A6BD52742C376B0185DE96EBCDF96 +:2007E000B4BFAA0B36E935C0DA388E186D11030CDFAC74E30FB528FDEE2B61B8ADB8B55A07 +:20080000683C39B230B6AC5EE2B3C91E6113C2091712C0374A397CFDB96DCEF7F262A3D5CB +:200820007D6482654327B9B04FAB652516D8ABDDEA672988DC23A7A8700AD62C69ED1E9251 +:20084000286FCEF6449EDA83B7FD8B0271167E1BDB0D86B164694C5D637011942B36CF99C7 +:200860007042DE627C93F10BED70498C4696F96CDCC4407A244A7B20FE43124E598E4AF4DF +:2008800026DABB0624A65AAD44D071A03D1DE5298B37981BB475677B7DBAEF0C4C6CFA7D58 +:2008A0003C1BE2221D07F0BF8BD076CA8D5641DB2D13FA9FDA30A8EFEEE0251657A139A21A +:2008C0006A4AE548AC18CEAC0D373419ACBABF275BB2B9C9812009073FA7AD5E4049E2F48C +:2008E0007BDF2CE986294B02231BA55555F8CD4BDF05C00F3CDCB54DF02684A2E811B344F7 +:2009000064E16B6758436D4ADFA1DE1F9C2486B7D4B1DDCBA41316DE64A608FEB26D2C9A27 +:20092000D1262E4F1CD1C2FEE2D18C0D72CB55FC0E69BE54B770B90CE7167614358B1710D9 +:200940002A0712695A4F6AC02ED38659C72673DD0D71253641F32E1212879995A57A895BE4 +:20096000FC131ADA58A83117BA0322BF4C790F3B3770D5947259F5F00A0F92AC0DC4AF8365 +:200980000AE2F404EACEEE222C594B7C9F047F307FEE5827411984133E33192D506A90A986 +:2009A000D3DB21483B8ED20E2C2066C9595B1C06975975D35436AD00381A501E4B599202BF +:2009C000B74EFBD70956AAC458E12E10CD13AB4A63F1A1030A5BF5D933B9AA9582AB3A2149 +:2009E0003FDD99A86C4CFBA904E4EF26DF07D78FCA6023EC6E51AEF18A283EC189F2170318 +:200A0000B6A5C04ABEB514C05E87BA222E47313FEB985D024FA37AF0B4EABAD1F002508E4D +:200A2000E5380D4D24D4679A4AA087D5E5124B44B6C571C8FF63A951833D9DF2EEDA8DC204 +:200A4000AF47C7931DA3029A9E4BCD4221D77E743914EB2369F05D0A29D4615B9405F1E2C8 +:200A6000BD56C54602953F9398F78E16C96F5425572683C80DA76693BF3031F437DED45346 +:200A8000B81EC7C0CCAED927CE520CA637065DE8AD300E40E6C6461D90E6493B9D95E4449D +:200AA0003CD55B3D9761EBDD58E292A92341AF335D83B06ECA9CCE6D980179F701C2E6CBF6 +:200AC0007CDBAD02D117EE514605FFFC582F3194F2DD87F7D451400656BF7D015FAE9DFC66 +:200AE00035DBAA2043B91B3EB9491638E8F79E174CE8C7BFFE7E12A27118F235FF08215EC3 +:200B0000547FAD51705B7E9194741D81D4A6C6662051940BAA575631120E8BAE85757D2254 +:200B2000BF16057AE2D261AAB9AB8BC4EFEF8880CD8DB06E5935F730F935F0BE39F27B8FCB +:200B400062C55507252CB5CD737FF7D0CD54BB1754570FBA9613FF5DD80866B7634968D633 +:200B60006DCA3C6C377867E1B738D7E74EDAC1EEA764B1B11CFAF04330B992743431E21D12 +:200B800044890477DD9EDA44CE71127B52B46D8B8E2D4528740BDE097CC8039B126CC6D91D +:200BA000CCC529F291C0669A988A8DBED1FBA5414FA5082D2F3DA20D9E500D16AF98D9851F +:200BC000C4AF5447FBD7096D80A630F8ABD50A101BFC618B7245BAD73BF8AD47C14E8F23A4 +:200BE000A8D34E8D86FB183488212B896161DE8CC8D5153FFE3ABEEED29EE2E76E90ED90C0 +:200C00002AC4CF1981CDAF94EA9C8AB4D208777D53B90787AA0D2D9F1B951DCDC92A793A7E +:200C2000E58E9ECBA59A7F94C075633B88589CEC392BA0CC7A4F0DD9CF13F95188E60E3AEA +:200C4000F1D0D442C7CB1A20549356F247709F0D7DBA8F8CAD90EDECEA2DFE06A65AF7ECF9 +:200C6000211785580D686E02CCB536F47398DFB0769AEAE826FBCD2B800CA9ACE6773E17A7 +:200C8000A5D59E0337674834264369B5BA5C091AEA7B9C7222E02B66896A9A36250E7C38AF +:200CA0005F033F7D74B6B907B8B87F6AE96F763BAE232A264134A65EFECAEE5F234F67EE54 +:200CC00025096B80B2E4ADAEE4CF5DBB0D3374BB36870177479EB15BA66B08EF7AC9D2C4C9 +:200CE0002F018092D8A2AEA44E6C47A660F747724BD2956B0921720AEBBD66008C9BC6A6CB +:200D000009A3BFEC2C9305C2FC66624A52DC1DBB2A87D82D15EED977E5A4C3C6EDD74B2197 +:200D2000752067281D468C26099921CE9FB8699E219DD8C90BB13AA4BD7C052DED2F68148F +:200D4000B3D4DC51ABA1284A55D9D75B104C842D0DF866D05297A5B2023157C26FC7314D39 +:200D600013405001656CC08786928BAA1540A35952A00D4A81219D2DB0B8D519EB229F2F33 +:200D80005AD6EC59420BED90E98399B69E5D82946D647F242004D48323FCE318332B960D3E +:200DA000EE86D2A57796E1B4C04FFDC08C99E5C225320AD9132AB60D9D9B17DBECA490E1A9 +:200DC0008614070AD53472F2EFBA47759F638D2CD19F749D3EB34090C899989F7A74A68EDF +:200DE000EEE4AA1DBD0C121332E20092A441B0E79F7A67DE257889229F997B5A4D846375EE +:200E0000A718E46B5D3A462F3AA77DF88A48B14C736FAF89E2F1490C2419B277F53F60BD9A +:200E20008BFE6DA813E2858BEFBAFBF724663D5B3691CF27391A3131B91914DABD9500C608 +:200E4000A044EDCB53228186799053F1AACCE26A10EF066AC470C62E28F1D25D6FC080607D +:200E6000F2FAF258E66CE6189C2C55A49D3EBAF2E6ADBA27B1BAC7C678993150B50A8598CA +:200E8000F126FB582DA62AEE7443418DB41A4A9EE45E4D5D9291708B0191D0330A1637C903 +:200EA000C25DC202C446D06151D4FE7C504A9313C822542F4C209F1B289A0F852AC1E0F28F +:200EC0003AE6F39216114468D3ED10008814F0E2992239E4EFCF0FD1062B207E207FFE82F8 +:200EE000FC159A5B5E91F88B1DFCF2587C18ACA5F90EA71FBA691FF14BFE8E5209184D0E8D +:200F0000AC8A517921B2DD7CB2AED389F221A4CB08DA2FB377A42162CB2560EA3F1D59D73F +:200F2000051EB1FC425BCC08B2CB8765D97CE0AEC102F0D9F2251C10BFCF2706743C16CF05 +:200F400031A21FD767D0F7C63158BA743EF9BE13905FF352FEC3F29BD14DCF039AC4F7E668 +:200F6000F4EBC6CD48564F1DAF50536C32309DBD8B3FF239FCDD09954821326125469EE822 +:200F8000479F42665C26B5EDF174342291FC23AEBCE3311DF94F3761BB0699C126AAFA1DB7 +:200FA0002E22F7E3D25C28AD648B7D8B6100445098F9200EAD620C9F3D247901B2905B60C7 +:200FC0005131BF29729F2CF49D294ECD3874E3DEA33165CE3F68182DDF92F095BF5516D73E +:200FE000011E638E008FC8DCA5F94FDEEF206C87EEBAFF1AE962CAF4628EA10C354E3A902D +:201000006B456595A8DBFBE02092C74FDFF81CDEB94F326B8A8929ED16CA6F791B6AF3CB56 +:20102000EBF7DC14A1939BB0E8AD3D05F8E655AEDFADC37B6DE804A68871621E2E63F637A7 +:201040006A0D32896993DAA47E1173A5A21CBC2BD26F4D7DC9452DCF3816CDBEFB651A43ED +:20106000001187136FA76B4CACD23C860DF0BB4E9E62D92FBC90D79C234C11F1175E952A46 +:2010800011390A3FAEA3704AC6A0FA4BAB2D71580B87C33B20ECA9DAE23DA0B3B5803776F3 +:2010A0002958757B9E12333E8569A5C2666805EC30C25F5ED10A6CFCF7576463BAD5A84B01 +:2010C000AC5F98F608FE224D8E41CCD56D85EA4F07626A7051DE10E396DA3A61A11E1C4DCF +:2010E00086B128D917C3AD368A616813B5D43BF437652BC8F9F3908CFC00EE534CBDF1C847 +:20110000853BAEA3B513420FEBE03806A838D75DE1D950E821FCADF9307C00889D15C30822 +:20112000072AA3F72C96A395FA0820CB89AAF7CD3599BE398485998C1D74CE46DEBE2DDDC8 +:201140006A6884FB77A0402BB857ADCF8CEC48004C7EA030420BEEC558EC2F775BF1B1925E +:20116000EA42412A836E64FA2601852485406DF2639CD00177CE6FAA96AD25143292CB4C10 +:201180003B85413D3A4850F1401B7973EC90077D8F503AFA89FF2C98F371AFC44C0A2F7AD2 +:2011A000028E913A706AA8857F3AC221C485259574AF72D5358DA354FC09A28ADFF9CFB281 +:2011C000F31CEA4D15D24D5D54EAB3576F23521D669C86EFDD9F1CD4C02FD3503881E3401E +:2011E000A25E99AE13BE6652EA83B617E1CA7C2AECE585E351C03DE701D520FBB6D96DB683 +:2012000080E68AA9DF242B8EB6E1636C08630CB9D2803A136FF183309429DCF382F1407F73 +:2012200011F217F4B024BE0D25EB5F5E899FAA8BC6EB3F266311C5EED50A046E92463CAB8A +:201240003F900E67A76179D97B6716F228C26F94C97B76B54BD0FB76EE091CDED462B296AF +:2012600027CA5DE397FD61F80CF035E808EC1DD5CA21A838E1CAD73DA8FEA9D3239E0B5683 +:20128000D53E3BAB52E08F858DA776EB4814F6FF0D41FACF5038752D78479AD8E4784A9C75 +:2012A000C4F1D14D48EAE22E0C8B6ED967303C9A91D9A329206CECB892A87D7AAD9070B8D2 +:2012C0002C1F667F274BC8F124A009CC02628B3B1C3A1DF6FD04FF6DFC37A2365319108013 +:2012E0003A572AA5DB46DFDCB79AB3178632B65D5B2F2EC2A1748186E04F70B7712F4FE908 +:20130000606B3E0EE8F329D78661F9ABCC14C6962E66DA01D88B733C9DF6C6444885AA90EF +:2013200038C397B534C6799DA524F0111B93700C6E2697FDD99B8911008EEA4713111CEF3E +:20134000B845F856695B87FE8DE5A1413EEF8708DFE4D0CD89C8D021FB83E4DE7701F99105 +:20136000CEE017FF9E59C0CF3E530CCF821457146C74F2D064C88035F81F8C8D28D496F47D +:20138000D7406835E477F0DB5AA06B9B550EB4A41C2E8B5A643A38BEABE90D90BF32A88E9D +:2013A0002B87EAC835EEC0968C34DC70369CF5272E38DFEE521EE3E8CB6325CD2C94D3AD88 +:2013C000F80AF656E5B1FCEA2F4B045A8B30FD833286B58F28C964AAA3BD6964E92EEE12F1 +:2013E00029D92C35F527B74667FB226A938D66C2B9A2B4F9465BED87A8C9277620DB950A76 +:2014000096CEF11F1D1CF7EFCB30389BDA466E1B83931654D715BE661C89D0EF58AC7F67E4 +:201420000CBFA610BA84328D9D4A3199E65FD0B39F9E57A630F30C63EEE6EB2F531553D36D +:20144000C14B41866EB702993F262FCAC92AB1F997B11AA1BB7542E505A1102E7DEAE6294A +:20146000F0FE6F1C41CC178088EA852664FE8EF31CF996DEC8D3BB31D438B2B7B9288C5C01 +:20148000EBB78E18C401D1248A79DF3BCCA9ADD600A68A3DBA3D8B7CAA1B7DA23AA1838008 +:2014A0008FB323D9E88DC94B150C7F5A8AD239D651AE0E6C2FA8159710DA173E2AF0E6DEE7 +:2014C0001B26B7C31B9E2CDDAC2489A522013853C521478E0D4C25E691230D44271FE0E8B1 +:2014E00054609F1D521232449023922D933C2FF2290BBBA3E0336CADE19F772CDC8119B633 +:20150000C15685B911E6DD9E507E016514254019264DCBF76E51DEB27BDFE55CDC6D3DBCDD +:201520009F033E0E486E4F6F383090EBCDB7BE20F4B4356258CF437EB8292E19618581440A +:201540000C5A5CE1B2028D18F7AFE31AE67A84C889D92A0126F7E0CA252E473F711B9DD317 +:20156000546AD885F519E09DA1BCC82378ABB389F5AF087B90C62E040401DE596FB3673476 +:20158000F8449140808DA849C50924F90688F697A5CCC344828200640F6739B51AE2CF0D1E +:2015A00084BDFA376AB43B0210EC0D9A73EA407B940C3CF62C6BF7A1A9E8A09EBB5FDD9E3E +:2015C000B134BDC7D3EE720231259EE591CF12B6926CE65B2D976951A55C7FFB5A6211F96E +:2015E000570E4E37FF32B96F56C25A358F1D4298E4A91D41FDECAEC7B89BAD040A19AD9BC3 +:20160000BD0EF7D8F5BDFCC0E52D31212A8E22F51957DA895CE5399B9298BAD07782617821 +:2016200010471713E9EAF1C0CF1D003723BBDB12D8B39243A8888F3C59B7013BCB500638B7 +:201640003BABE62E9BD44E47EF341D4212C92F9F6A5582C73AD8576D14A471413F4CC43F8B +:201660007EEE351FB708835E3EC96078CFD0DF49EDBA2B5D9B9AD82F518C57977DF2596AFC +:2016800089B54DB1C47DCB8C25BC47179C0474C53CC15F5A4B39FC773C534E358B4F412163 +:2016A000708CA16C3B81CA274D5A1DF62AAA279CB47CF1F185F4C1AE83E4CEDA290DE70BF2 +:2016C0001AACF2B9506226DD7F2BB2ED1443131E354A1E11FFD448B7DE3E74384E7DF1E32C +:2016E00087DDBA9777995A35B2480A889F6E7316F7F32741303BE9E6C473297883248009E0 +:20170000EA0C11E10E5E6969234F7704205D8E0E6978FC17ED4AA2C8765EF48E66E231C871 +:20172000E8556FFA431C596412F29D31194E75A2A10902B28AC357ECBA235BDA75B3DE97FA +:20174000443E7F9CCBA00E80DF3130E8C16FED661076BF1A074045CE913965A5B6DDE3291C +:20176000E79D4BBC984D7CAE8148CEDAC04FE75D2382D5210170B257F503A8CF00979D1A39 +:20178000C64758634F847FEABAA9EDA3B510BF70626E86D59584743038CC8EBA20A65D2BDC +:2017A0002C06B6F61D7EDF908C5EE1A3F0AFA088F922D5DB42134E4A7E76E207DBC83FD2C3 +:2017C000CA7DD63E17BD1A4473EAFDB62C1E6294459A9652AC63EB35E01382DF08324C7CE0 +:2017E000D8F512D18196CECDDA6892ED678A24E60F462C99B7686D5A37F4A125FBB467ECD8 +:201800005576E167EC8FE6AFB54EE4D5E7F9664066676B88B0A42A4B9B2B2D71B484514E9F +:201820008AC27CC281A1B1F14CBD7C9EC320027C8C75DE893FAEDF216C8EF39E6BEC0E5938 +:20184000BCB25ECAB47E5FE317C588542121ADF5273D9017541EF3E5FF9E5752B0B8D1F11D +:20186000D257F2651FCF4B94D0A4C43F059FDE26B544AA73CA278453A9FA93D414A224E258 +:2018800013D41563DDEE97C3816F36F2B88619BDF8F7E4CE020017B5D6DDB74DD07E811C87 +:2018A000C31B759BD4D7F8B81A9986EDB4A0B9F4D2D8095640CC3D58DF23932651C4F891B5 +:2018C000616A2861B84E4F0EC8F0BCC4BE1641D613909D9E5CA6B93389B67D333E7DC0FDFB +:2018E00042306AAA6DE8C6F3D9B9FC0D5C32D98E46807C1791BC821AC6571DD43211EBE75F +:20190000ECCA7C251774DB9EAA8F4584CF2275C1BE83B623395870FE0B77DA96A18989E2A3 +:20192000D386959ED0A55D4E0C96DAF12948B65CEFB66365087C9F0B748CBF152AE32E5C05 +:20194000B6FCB355847AACBD6EFCB1BB8D0C7F65A1BAE73237153E69EF007CC7DA026C5ED4 +:20196000FA1B9ABFD8ABBE5CD8F94D019146FEF63439BA12E08F92199FD72E95090D07CDFC +:20198000BB6F9325093B969C946D25D41E43EBED448895ED3069D49FDEAC3B77D8865CCF9D +:2019A000E80AD7EA891EE1BA7ED9737AA327FBB53751E7877FF07257C08339FC00E67CA0CC +:2019C000AED53F967603BB2DE975A49E0A0D63AB8626E61F221132F28D47B63DBEBF69F5DF +:2019E000C125859DC817F0373DC3730B2EEBA5830CF669112C47C9073196FA846BB2E48491 +:201A0000B401E81DD074C147B2005C28F8F2E171153E131D412F97F26BC33B8282CA7F44D8 +:201A2000FBF5BFC9F29169523169652AA34E6A998344848446FD638E1C5B390D008907453E +:201A40000E20462B8B95C30548E2428631754DD407A651569B80CF90864C137165F6D606EB +:201A6000EAB9EAB457F5FC8586F22F8C1FC84AB73983E2F798B27652A0F9FE1DFEF650A6F8 +:201A80009F41CFE1087EF31450A28261E4AE2F53EA323B88010B35BA6360998131A69D56BF +:201AA000F169FF42E4A2ACFB378ED4B775C7D8F154AF28B0A8A8E1539A6A437F273E6761B7 +:201AC00004DE4D2F07B6DD226969076A8321E9803000B7FF9B3CF6DABC5B9744512F8365B5 +:201AE0008E8968348E196A6966F47D9783A13AADDF69F2B13252505FE2B1D1F745114860C9 +:201B0000EC8CA6677EE94FC74286B741E4F4DFD5E1C7E7CF930F78EECB63A9B51CD490E025 +:201B2000FF75B49D3FD1EA2B7499F05B736D9531A6B82452C504AE520C9CBBDCDA851AEB7D +:201B4000D3BF3E9EF2CF32331B6D1F15F08446B3B3E817F21C96FEE11DCDCB4234CB3AA5BE +:201B600092315DF6D0F8B0E771144A525985013E82121DFFF42EEC47A97C59291A67939C56 +:201B80009E1A50230AC08C1C19D5597891084138C5F561F4D6968738C47C12A87D6781AE90 +:201BA0005AA96C939CCB08E2B9427C46F1703306B5B231E4465A50EB0F6A808BCD7D2EFA2E +:201BC000D8B205551515D9B1AACB53225CBFA0F8241D274C1D0B815BC47EEF59C31307DDD4 +:201BE0002A808C7DE8382ED67117DD09CF61643BC3516DF31144D3C389E55F8BBFAB712718 +:201C0000939754A8DD3FB479B2EB3716790484E64A2C0D114D56C0D32703662EAAB27FB170 +:201C2000FA872AD07F80C2458EC95D5598DE40AF3C20A7CCB49B9B0D2FB26B5F3BE721C23F +:201C4000BC621CCD281AD9154CAE9AD77EFAEB86D38870278F6FDCA07C24C297C12C307BFC +:201C600020FE5B6815884B2D1B3A326B946678C1530BB2E06F4748C4491B22F7970ECDA404 +:201C8000BF2BB7EEF383B8EF2E3A8F4BB7BEFCAA417DB3ED2839FD0B4014C627F39073F746 +:201CA0008C72E80E2274485295C44EB70A747E2A50AF81C1B66E97ADD9A19D23FC7ADB56F2 +:201CC00003C023A492743FC88A88523205C0A1823950B9AF67571A80E8CF5315418C670C47 +:201CE000C0B64DE618CB87BD1CAEBB3BB3CF81C8FE4093AB26EC4C59D8B883A12E42DD57FE +:201D0000CDD18C8C4DB08D3B25347653185A35843D7EE2D2D6979483D3D77CCE3106511F6D +:201D20004FC9FCC6E74292434CC2E636C946C71E5C728EC0410F892BB0E957F70D6B485B8B +:201D40004EBBE68F0ADB7B6EC3454136D28D846C9E1775C082E87C974BA4CB7F7FE0886181 +:201D6000EB119581BD5CF85274C8EAB22F5EA09CEC0311A6F067E32EDB1AAEF820B249CABF +:201D80002F1487CB897DDCFB79873ECAF94D89FEC0DD964B5EB27849F9854398A5E59EB973 +:201DA0006A2872D5F93964BD60C0EAB74AD34454234F36C8A9F51C04324B6C70E4C4BE761E +:201DC0003AAD7648819EA31A8C4B2A905A670EB6EBA5A404B61148213D144365AF88CE63A3 +:201DE000EF33927AEA5CA7FAE21ADF7F4B652268E765B8F1AC6C160BE20D26195EAA0D5871 +:201E00003D676047ADE43B7E3335912437E7849F92676199BD85AC77E537FC7A30CE87A2BE +:201E20002F12A23535448D58564046D1ED8C7DDEF6689DC027CE5AE79B3A72AECB2A0809BF +:201E40004CE7A0342C94A47F4FDD83CE1E493D420EC6446B18FD8385B25BC46A7B0914DCE6 +:201E60001DB51E2E0E2E2A99AF8F68C1D3463CD66F62551CD1F6D955B81C1CD23140AFEFAB +:201E80001C5F090B6C8B0C69DBDB16E655DE787B4AFFC53F262B9C2A0B75B4D320BFF1C66E +:201EA0006B877B560C67EF29237C4629AB26FD28B3D298BFB8AC32FE931E91E6A8DD682922 +:201EC0002C39530BEE5279776AFBB951A1208C0CF7B8D28154836C4B4B2C06DA34F575348E +:201EE000E3FD4312AB202D688329BCF1185FCA9147474B1D8ABE0EEE8892E6A363537A64B1 +:201F0000F6BE1455199994BF51666128950B14FE5BD2362F3C0C30608690127A1E54F21726 +:201F2000E54F23F5B69B3DD0F4676C40CCAE46555A73338B1C34B4E82B04DE549FE70B0C66 +:201F400023DE4404230AD9C50AFB9EAB45C0B6A3CFC884AF0AEFD5B55D16D298C1339F857F +:201F600024E6190C99EDBAB560A3B613C744E7CE279F27E693EDC890C9F5C1E90CB3B42902 +:201F80002A7B377F1B31AF03B5D9F2A6138E186A0EEC0DB7591FED0BA41AE7DCF2E2CE7ED0 +:201FA000BB95BEC9CD81764D523E9DE52CDC9A53E0623A9233776D69F444E258AC267BF2F3 +:201FC00053E8BCAE1FC28096808B2B0367A1958A731404D29830284B5CAC0A5A8A4A3D5C94 +:201FE00050309981C623794FA7549610FF93CA07F30FB782EEC491715D8BAAB3A6F992B875 +:202000008E154535716054F2AF175328AD7B8F59D01228B29B13F72FD23B83C424F7CFD499 +:2020200080CA6A275B75D76919818C1FD99652BF71BE597E2C76938B95F53F7CA01B3C0CE2 +:202040002CA4EBE15398B271024F8802D768871189BE7A1DBE18E7D6D02567D8FD58D22830 +:202060009BA54043341887270F5FD5FFED79FF674994F14FAAC4A64F9A683BB3D6F8F33232 +:202080007667C864AB92A1111ECC91898023D347F4A901F7C1FE23A573DFD96E9448A6C888 +:2020A0001A6A5509F63F84674CDB0263D77A65A1B0CC4052B5367DBA556642382AEE066553 +:2020C0002E636F7B216025FE3C41521B8360F84C8ACE86ED09D73685D2898FFEEEE09970AB +:2020E000C203DD4A35FF4EFB0F7ED7C9024DD11914AC1FA0FFB9131A878EBF184CB66F63ED +:2021000031E62FC60AD862FE7BCCC8D1BCA4C54F0711A22E5BBCE3C77A997D45FB15DC7A39 +:20212000002A61808144F29E8E2C7136D55310B721455151F0A214792004814FF439B12CCA +:2021400056A83EA0627B4482F6A3F93DEA71E6C39B56A294D158F4CA23977B4AEF003D6A0A +:202160008A84875CAAF749E04EBDB23F9DA512EDA19A68ECDEACC0C1BB89F5A81E316E89A6 +:202180001CAE8DEA436A664FB6E58ED2E056B352405892790ECD0D075A692A89D8432EE72E +:2021A000FEFCF0CAD6B19BF7BC2E3FAB21A290B4590E5312AF60766465EF7CAC3CF198D9A8 +:2021C00075796AA8326AA0AF677ED7636F95FA25E204A9E06EDA8CEB76B01AD1A7A6F068EE +:2021E000D8C958CB09946D634F6447EBA2117D9AC3BCEF130C9353ED484395D787E0CA98DF +:2022000048A089950A4E10947412C68639FB3F8D582708CCBF22C41F097F4D8E1361F57691 +:20222000B4DF3C341F78C7B25469301E118D61AAC81B7835B469B4E86CADF2EE819748B97C +:20224000FC0334929322802BC6A2957959771AB427E4CE87715C3ED7157F13CDFA8C199858 +:20226000F2573CB65366178FF4B496FBD084F2BD1435D24840F49348D0C7B4379B18F2E708 +:20228000C7B4D69478E303BA7138E0EDA44B65C83579E905E82FD02249328F9158705FBE8A +:2022A00006E6EC12BA416F7D7D7802B2CFCA65DF20AC13F9A0DE02B027565709A3D2921EBD +:2022C000D5DC197B406DAC793536089D67883FE6376C8233139B3722EF1A30681865355DB4 +:2022E00098B8BB27CE43002C92AE08CCDD8008A4270780FB0DEF5F9B6EB5FB79642B7A8093 +:20230000674323F31A659B262060CEF305D6A2BD8F6F32BB02D4AE526B332D3E669D12A6BD +:20232000093A027F9E02118CE860D4F3E9189C5104694FD3BB23D1B365FD7761D703F25355 +:20234000C57FC8BD7E81D15797E275A5FE1536E917141AF393B64C9A1578319A9A3A799E1E +:2023600065627C6C30F860EA516BC67BAF4EB2607DEC70AE25AD3EF5AFFC64AD00ED5CF8A7 +:2023800066D071DE6D8971EC2BC73572237DD72E6F4B2ED6024A7DBEDE91430BFA41BAAD83 +:2023A000B53D20C0DF0429FE8BF000495620DFCB5F36D2B5115F8DA4E35DD8EEFBCFCA7096 +:2023C000D1E937850DB7F51FA02CC1BDE303F8C7E11F886AD57408ADB1042D9BC4BB01DBF8 +:2023E00015E9B1928E5CCFCD3EEF14B01203B96341363E9DF713FA40956D94EAE12D1FDFD2 +:202400004344B4CD637A7932E08EB869AE7DDEE2270597A32A7C9B9E4A26E9D6D53991B1EE +:202420007205712DD2FF9A94DD9EA6219127FDEDC3C2DAE565D713B721881BE7826C0AFDBA +:20244000705D4DC43C144D773F7F0A2ECC77B7397FB12495E05B1EE08C4F00A9BFAE73BB20 +:202460008A5F514996E120DC536F7B04493169F70126B503929E3CE425287690CECC3CBC37 +:20248000D1A85DB6C81830998525E9DDB2559C57779284E1D79304D0CC6A1CAA29AE262ACE +:2024A00093B8B7234732D788C03013211C1B3B23639C942F9697DDBDCA6DD8C0DE1E4C9333 +:2024C000E8F928B6589887780B76E5E033C0EE4E333CF26AA31E8422A5F90D7219ECDB5951 +:2024E000184A73CFF470CC487B1FC16A431E4844DF74A7886A80462694A5CC3D04376484D1 +:202500004D5545B68D56112B1E122D94352A48543A55D018BE450F8723F31D96E873092AAC +:20252000D30F30E689CF16CC689FF09F18E2831E455CD2296B19EBD25CA65B36AF1AB56AE0 +:20254000625059D11AA92F173026BE39C4F6C00EE0BC12898FE7ED14831B13FBF5CE6352EF +:202560002715D37CDDA943907D037506EEE34CB672AC5343A941D9269C662562D7F61F880F +:20258000A14EB3A37F8EE7B8617EE295F3C483D658DE652BE2D3B0D5B42EA33969F646463B +:2025A000101925796D6A82E5A1D9CF5D7132FD3E80D7F63DFA7E1C93F24430A3992B7CCECA +:2025C0006B99B179CFF66DCA305B8D32CE9EE2DEC6260E6B6ACFF4B70A13FE2E8834561F98 +:2025E00082C287C3F2A84A865FB43D9BE60AD041005EEB2ECFC986A26590F2745946A851CD +:20260000E832CC642F790624381D59604AACE9A34BF6647D76AF6E86CA8E67810A134B47E4 +:20262000F3C87402D8215FB32298DB7D16BF8BAB0074ED7BEE7467CD19CA34230A7071F5B5 +:20264000B938A9A763801FBE973CF6DEF30F0B6764990EDEE72DA82D3F3EDF11E88B2A037F +:20266000C438FDAF1E8C5AE409675110EAC8C32DB054EEC13B75D5427C14F35279C6B18A8E +:20268000C7560013C843E77DD9FDCDC2D07C3671EBA483B3E977C47CCB70D587C6763DD7F7 +:2026A0009FDD4A12AFFC342F90DFEE5A66FA898076C97C8C7428BBC5FC766231E12E1EBCC3 +:2026C000E6DC32FED1C9B30328B5B54EE4F4DAFF4568381FEEE66D33348518091C7E3D4AB4 +:2026E0002E6AECDEB64DBB2B3ABB425F76F2A837D0BC5A3A08F456FE53E14EEAEF7FB7FDB4 +:20270000190B281DA24B314156D066F282F150556180882C0A4CE52FABA9FDFEBA3CAA81EC +:2027200098AFDDDDE5C9FF29297A3F4A9E805F5712A6088B05C64436B9541A2B1817EAF8CF +:202740000381603F96BB166B7E9FD944A6BB8D520257B8CAC45922AC8EBB11BBF0E14C947E +:20276000E06C35C739050D7CAD155A8A901E063205169BF3A72600B69A82E662EA0E7CB406 +:20278000B894731A86662D56532213E0DAE87D9771E97F87B0B3756B47BE5AC2A7A84588D3 +:2027A000BB657AC2D8FEADE85A1C7620C0DC7D51306CFFCD84CB4E8E3B415E7E2FEE6F382D +:2027C000C6FB6528741FDA4FEBBA9DBD4115DFE0D7A1509A1BF392E89B324B716FD70BF91E +:2027E000DDEC1B30A9931B9BFB436B546AA41672157BD095A04BE70A9540532362E12E5A59 +:2028000075391E09735386E64E1A4A705C03BF6DA09AE32B0F1B12DA66D782432AAE97260F +:202820007B3DEBD7E32DDCEE68A2B29A800C68BB295FEAEA6D52F28D903801F0ED1B7C0464 +:20284000B669D861D725773173DF88D47F686EBF5ACCB50A78FD935AE0E4365F4CAF29EF07 +:20286000194BA977829EC6329D61F053D8C939EF58843A696A2659E342AAA51522235B938E +:20288000A9DE381961D8F51CA19B01B07EBE9E16937AD5078A8E4D2945D751619EB2A6CC32 +:2028A000A3BA4CD755C34A666BA7E5DDFCCFAEB0678C20F399BF4308CDE7A12C331A7E21BD +:2028C000520FCCFD725407702B558847D774EBF5AB9FB3F362238CCABBE10BEFDDA65D8F47 +:2028E000B73ACA12EBCF3F0B6C1D90820230079D6541A615B38517E7885501D725C98D29A6 +:202900002D0BC73746E184C99DA8654DD57422907A2466C070E85EF37534271A873FA00757 +:202920001AC38F3C540EACAB74BF3432D3328B1AD6A119DCB64D213E0118FB9D9B3B399FC6 +:20294000714D589159E510B195CF065B7844C53F15532A62D8828E590E047011A7E83DD9DF +:20296000D56309DFC9FF10A698885AC34F881B7278E36B4A83E624BA4745AD28D5CD3C067C +:202980004594E6BF2679787401AB6273AD506D9C491A29AE4328A62C1ED00E1B4F0023198E +:2029A00007974F4CBE81F93FC639808C38C5AD4E69F4AE7BB6BD0C4F777F75F93E3168CE07 +:2029C000F6EA0E515D2341CDE5B849E959AC6352F9A08D845C715479A5F15257F976D6B128 +:2029E0004001CB26F73367155D26AC5CF8C0D76EE949578DDCF7AA9E8338F19D18DC15F7FD +:202A000053B45A75192A3153992BD7E906B31D09D0ACA85226EB588497DC914C7F0AA1DDFC +:202A20007D4CF358A979A5E1ACFD34BE88BE3B4CF4F35F727C4975C8635FB6E753A7A8BDFA +:202A4000BD1025997376B0DCFDA68532945855C55BDDE3CC3F012B30C464FB788E3D497570 +:202A600008F9717FF309C34CA550F487295FA1AEA5F526CD7B5F9423E1E3BA34DFFA91E5F4 +:202A8000A58CEDD5F85F361561907551757E78D7460BB580F416C7EFFF656F6A85B66A96EA +:202AA0001DBEC9D23A670A7560F6951DD3E4C6E84D999C0A3E515C5ECA85D7D773A5EFBB7F +:202AC000A6E899B7A8326749D0EE78CD8B2EA462206DD502C337F1897DA2D8B72E7B2E3639 +:202AE000DD317B36A31041EF39C70490705D3B36CFF68FBE730B7457B968AE7541498C327B +:202B00007EE72C4B967887346EDC6A516731BC6C94FBD8797C9AF0A1FE4C38399D3EDA2430 +:202B2000575D55C9A10FAADDB4326628657D7244F847B4AE13CC49440D538373A4DC4E113E +:202B4000721C9C48AE6DDAD0030E4EBE00261EA08561FDF68707B8389E8D7CAFDD3CCEF3B6 +:202B600026D4B207FAC687D062D53A230B6372597109A21F4CFDFE1511A491EB523D5143D3 +:202B8000B78BF5E2DAE5FD9018B07C119630FC2B4CD3F3F761EEB524D5A167401175F5F4D1 +:202BA00070318A6F5A59B9E81F42E92A7A5E0DF0ECB4902D6C4ECDAA02E95C278BABC1BE2D +:202BC000DD162A4BFB1953CEA52EA096DA28901D7652585B2BC480CAF02730157062820933 +:202BE0007638A854AE8491C5DEA52851D0F4A335902D034EE1C6D16713F69DFC0791234B76 +:202C00009ADE373C599CD8FCEA3C3AEE4906426810AE17C4D498CF7B8C8EFD589F89D837C4 +:202C20005FF68BEB0D75B7017C2EF6F3131C440A497B0F688A1283F5EF86AA679CED0F23EF +:202C400003400B87A4FBCEEBDDD7CCFE8388630068C37337EA72270866632AC4BAAF598DF5 +:202C600065A56AF7D50A2DF2846F997B9C6AEEAF4D58180DA990423E8F5D5414C5F897A274 +:202C8000DF6BC155F6311F9C1CE39BCABF5748495DE84010D770817E30EF255DB4DA476135 +:202CA0006911D79DBA6B8B698A2D3A28794908432FF9E2810FDC1042C509CD11EDB42E00A4 +:202CC0002347BDA7696FDC04A8E86AB892286020B4709592F1AC2EABF135576A3904A7A155 +:202CE000E240159893BAFA1B57B789868CBA0F1AFFB70C01477FAEEAB97D6AB4DED1102AB9 +:202D0000BA67E26A22AE62B0C698C985912307428CB60E2DE8DF54A9005842EEA89BD0558A +:202D20004827FEC30EB7A4330F71768718E9219CA7DC93A8BF113A0EBEAD963AC31B7C80A1 +:202D4000B5534BCE3B2C89A210288B878AD97C351862E0FD7A96468DCCE76616C400BD7107 +:202D60000EEB43AA920DE221350AF247CA3F47F130C6A01A1925CA199EE2237080480F3126 +:202D8000DC7E81389AF21D31487080F62B26102203E5B2E29BFEA6B2CAA5133EAFAD4D427D +:202DA0002E24CAC29AE3580935959DDF4A0B97B06E29F2F3412D1FDBEA5D760912A0065EB5 +:202DC0009F02170284FB2C6266C3C99C064F3ACE88933870807263C1243313F3E204026BB8 +:202DE000CBF5FB119CEC81127C988FB3054CFEF02485A3DC881494A11F5A19C73AB2B90060 +:202E0000377C24C26754FFC08538E316403AB4806F71F280618F76D97AE907C1071CF63036 +:202E2000E4017381DBFC9B203BDD365516B00231439BC3FA9EBAC97DB81D7E002073A8B90B +:202E400077CFD48C91D23EDA39E8CB7DCFFBEECA6C1B9ABE9A05B5EB07080AC726B94057F2 +:202E6000C9010DFBCA74BB511D558FCFC231A7D1B9C0F2BE0A28BD4C3C2B294AD50D63BBBD +:202E8000EDCE279ED49EFE18D3115B9533BB10B30ED0705617FDD0A20D1517C4716521E7A0 +:202EA00026A5012BE87FACD1ACFD872D93FF59A353644F9982FC9F2764EBBB5B45BF35C209 +:202EC000776346340C8A0B23D99144A27152BD572044BFDD1BF1D8F139A4287D4775F56B40 +:202EE000A2278FFBCB209BBE520DED24644E95DE509431B1A0579CFE880F24663B59A9FEF3 +:202F0000D935A441A5F20B119C159CF7FFA9109D2BA8A4C0065EA458CF667C8B97098D80F2 +:202F2000FD6BC43A94F588300A6D47E074F7A007E1719A2BDAE61B1A79E811E063DE2FDE8E +:202F4000CB609D40B5D14B7C848A96DB8C118AA2F091FB8362CF9D35536F53FBD9CC66595E +:202F6000A3EA643BCB71B2A5E825E1741535752BD838ACF11214F5BF2910AC9CA77A2C07EA +:202F8000E46FF9CEB7665A21A72202F209457C1A1218CEF1F4B85D82C5CC09815CB7D8F96B +:202FA00025967F1518DEC50C49AAA237BF78C691B72C888D0EDEF58E337840417559D778F1 +:202FC00095CBA05A67B0EA57EC857F48435BDC2C8BE6CF7642ED7D77796F1F051B742D318F +:202FE000BF364D771D7151D8BF7E8A10C91545BC1C668E63DDE836A72C4D584AF773BF331F +:2030000079C462284A7D3670415449F512CE48C002B19D25695293A27B8EA82043250ACE4B +:203020000E1A4B629F9633F4D7F3DC2125DCD278281FFE17E2166BCD82D3D6C6556AAF243E +:20304000BBF9EAFF904B46C1A078528E05D993D906CB86E4686942003EB3277D039A9A2C69 +:2030600064DF4C972BE095A8278AF2412112FD2AB789ADCF8ACF121BEE8FA611355EB6EAFB +:203080009969222A29B8058A4CA41902092ACCE7D52E372CB89D50C3223D13F01B7AEE3896 +:2030A000AF59B2887158D4E9F27C74AD4E43C130F1F5AC99A0D366FCD3AA6933AD6C8C0F6A +:2030C000E0229CE0672A996509C717F6EA136EC536B7B9A6FB05751D5E0FE3202C9D09FABC +:2030E000E11F107B9213045006BF6A28E22FED8F07061BA41145C3FD6E35943B057E280C5D +:203100001BFC70891C404584F88278BAC820DECA85E9E899D1BD6D9CC18B7575F82311EC6A +:20312000D95BB169DE682BA192778208FB7E63055F08C870FD8BB083AC4A9DA2F9639FD75A +:20314000DE06FD475A01E886BB14C98CA47B1B5EEC09C53369E88346BEDBF261CC219FC281 +:2031600093696F347F11DCD74435A0E620C7FDEAC3D2163AFF5308E9D89B5F299DF6A83F03 +:203180003FDE353315296F623A5087709BC0A73E65E232BCCDA1750487BB3044F2369C172D +:2031A000AD7E1598901F89010260F4D4879769FB1F39AFD7F2F7EB61DE168D630D4581D2B6 +:2031C000A0C5F694BD2F217C7D8BFA6B5A8645D834419602E525045868E20013FDEA91B70E +:2031E000BDE080C3FF2FA2C94CEFA236E040A171E02A71AF9588D8C1686C6EB73727633047 +:20320000084E7FBF894C7842DAE106408B365BB2985DCFF78A34E309052C39ED8BE0909B6A +:2032200071941F078A3BEBE95DC4F743064F03FDC9831E08731407680DC01042BE9A874272 +:20324000D702DD60E22C7904B93229C38DF53A82E326702521B6B31E73BF9A1BE7149FFFF2 +:203260009B24F2BF5B5A801F0A0B2CE87D9AE6A4C6C390989D090141F6C4AB408A11F528CA +:20328000AAFAD2C188C18EBA97871EA607C342D59413CC1F793ABB95E8C12F6DA7776D1826 +:2032A00086A5F8C47E32E38D74BE2B5A69B47E3DD74594C67218C177C96D4362E746C1C8AF +:2032C00049CF4BD5974F6CE118958EE919DDC562484C0E277BB32DA3FA402E5EEA465072C3 +:2032E00080662A813285DFEF19516B68889E4FD06F60187693D4F466CA8BCCD6F8581E7043 +:20330000858140E934C6EF45F10308DE4D40AC6C183933A27F245B7FE3B306C6FAEAB861CF +:2033200051CC22BB8CE8C50C443C855E0970768F7BF93DF2893B5BDA78910C46303A6CCFD1 +:20334000A9E118881ECAD5ECA72F2F244849802439AAAF3F0199791916C61E7D399C6D1175 +:20336000FE520DD73BE6A5118C23CC2F7A1D443BF045AEE9E25B984D7909DEB8778DDB910C +:20338000977B263EB7404AC58C7E917869FD7EC1301D7EBC27687ECEBEAE385D07F72C3933 +:2033A000691B17C532E526BDB47BC73B75B5B0BECE4ED73E5D10C72A7925575871E7820C28 +:2033C00038AE2A1B01840A84A1597B808399DB7DFBC0054027EC2FF03F1DEDB8A204EFC2BC +:2033E000D46AECBB5CD52FEAD053F809348FC79F8E88C788BC29A38909251678E96BD4D027 +:2034000072A9842A72CC3B7837AA83CAFFC4CA6A845F40AD86E8376561FE4B87510C8C5F7A +:20342000B64F88FD304860354F08498BCCA948EDC3C30DF66EAB4F300F9BD05ED6F0FC0065 +:20344000FC13290557CE1CDB079B73E92FB90598682F1E0C783CB5CB475824C935F3BC0A21 +:203460001CE3876249CC27CCCA5089BDB79B8FDB56AEDC651689FD538FF8ED99F4A4B6822F +:20348000416E5C80D80F358D471960231BF2D9E31754789A3B498452182842A45FA6A2CFD9 +:2034A00064698F2106BFB024B8EF09A058BF011D491FA4F82AED317C8BC1084F0C097FB6BC +:2034C0003D5F1A7C2E959D25EF7F21939011FE7ED8C7678AF25C044EE50680B1E7DB2FF3C6 +:2034E000D9DC135D748D7A47859EBDD2618A41314AE0172579E1D7E321F0E477BD0A1C26E7 +:20350000797C89B12F48B75BFB5F99E7913D9E8C022DDEE6A37ECD87D852B1591A23FDDF6C +:20352000B1961392C731FBAF0487EA65CD9FD45B6EC45890812240C820CA7C7534EDCB9A62 +:203540004974CF107615AAFC4D4139F7EF5C3F1C5FB55003D1BC100A6AEA831D704FDD405C +:20356000DDB5632D0A13684388EB77A8C2CC787444CA675EE66420F423D3AA6CDD1330FEFA +:20358000B99E3EA11430851F836CFC738AE98C21EF678266C377A73C07AF502925A169AC2A +:2035A0007CFBF1928A5BFDA0F80112E758D6AD6C51CC16BF6C69B72E653439DE793368A93D +:2035C000889CDB948E3E2E036EC634B037F0207391E19C5E9ADCEB9D1F96357F80F856B434 +:2035E00034E86C4DE31F73CFA68034BCAF574771362D83ABDEB8FC6A1D6440C3C2D6871A94 +:2036000087CFCB332C721C72951233E0105E4E5BFEF02B78DAD6734FCA6AF959A9CCB4F8AF +:20362000BD7FFB989B49ABA593C29271C4D71E40AEC9C772F59E8A1CD86869C36E16C14458 +:203640008FAB7178891B2F76192D61DD09A8090866A442D617DB82EF175460CF02F8535BF1 +:20366000786FF5BC3FC53882ED64B72190588141F73C7ADCEA669DD0A697CB281CEEDA3295 +:203680009924ABB02F7F137087BA3487256E87D77A03E98B552545CB6A588F4A555DFB45EC +:2036A000D44F7672C427D98B338BA7D74A0E5E730F0B4ADCCD76B5C5709FC24CE6B309840B +:2036C000C2CE84B0E0128F2F19F2B7DCC3CE582403709E380F89B03B92BC866CE1514E76C9 +:2036E000CCA91D5E42525FCF8CB64F294E3980869A503E27EBB55707715082AA2BF20D1855 +:20370000D252BB58EB80934272B1149959C45C1E319AF5B68B5483992C13C02CD3D86E7D99 +:20372000CF26744BAEC355511193FE252D894DE7ECCCA9083D1A2AF765C39338CA05CF7F1C +:20374000C815618BDBCF07F0278A693B9C49803CE7AE0D727098351E82687C7CF20E67232E +:20376000EC8DA4840CF24787735619ED9669D479A6FC1BD38E09E30471CC67C3D2E1F76141 +:20378000E3C06DEE41BD84E2B2761D3B576B348E8A220B47271770BFF2416BD47A43FE2B00 +:2037A00081795417A4B1B4C0DD9FE5FB1C8237F250554EC8F4F13E68A9E41926FD16207EF5 +:2037C000ACE7470DDEC45FE5602CFB3D4A06C9344D11DFD641B80C5AB929788E692ED866DC +:2037E000E77E32930E57AFAB12FB1D4412B34EDB50BC24721A7B0E06111869B78C861509C0 +:203800005F9EB569D2A873FDA26B546FF2764EBB4CD330556E115DC3891859A96C9D9C389F +:2038200045CC88FDA736F647A9565F2EA7F762EF8886F0F26F8EFDFCA131C37C2D2C3F01CD +:20384000C5D944851789918BB43D68594E4EE2503422BE662772ACBF435E8D5830EDBA09E1 +:20386000B3022B5658BA26FAF75EFB5657ADCF594C7CE8683C86771C9F5506942F44A27688 +:20388000AB5239D700B49D03CCEAA5195841B6EB218E94F03901C18B896295A06D5EA48948 +:2038A000030FC4A5968DEF61139796C5B8EB4F18A3E5FD62BB578EA9139B404BE49C79C9E0 +:2038C000029352908F95AEDB2C0B484A0E63273E40810D4B6D60C0A29D27A0147FF3F542BC +:2038E0003385153675C9B760828C152C0EA3F43FA5065709E1BE91FEC7013A731EBB110D98 +:20390000747EFAB6BAAE6386AC6212905A1ACE6577602804EF561C8A3C65AD201D5E567EB2 +:20392000C5080E28F31312B18473FCB28BF81C192747414159AD9E5A46974FD38F10168F2D +:203940007FBF1968A228D56EE3EB0B6651D481CD52A7B2F3CC8B067CE0A2C030886F532690 +:203960000CE1E75C815E2BD45F35A655207A25D68AB61A735AFF0295BBA06CA7653C13A78F +:2039800013C0E14B6A49E2C5E560FB9C7F86DFC0BB88E8C02ADFDCF5DA88D719339C4E0317 +:2039A000FCA37292B588A97F81985BA6B24657ED540B8D768F1724DE28A8D7AE353982EC6E +:2039C00022809E737D635EF99DE05134E6F60CCDE433746D33FEF98CE3732F71C8EDD03CE1 +:2039E000996B553F29DEBFA17C744E09C554DD6B4F3C21DE97CE5749B48286CBBCB483A176 +:203A0000D05786A20430624B0B6E1BC1D57740E097FD946276DE81AC1C0424F99413390588 +:203A20002947A4E1E18F676F5BED5746AC640D7A06B183DDB47366CFF58C709FE5ABC7680D +:203A400037BF4DB985824080B83EE9C2F36455C59851D20B9B647C8A9D7C17FBC29BDF2C33 +:203A600040A9CC33AD196671CFA3FE42E484F434E8C8A986D457A0E3944D1E9602B727A0DD +:203A8000B5F91F3C6EB0A9E2301C84BC33B1696D89EEA3FE589DE26F8F8CFD1B2CFF2158F9 +:203AA000E26270F3FE0A0C15C1620ECFA444834579EF6D0FC3560BFA31F64F5339AD1E9720 +:203AC0004D9459F2E0069875F3EBE6A9ED9182D4C4C6F2E01971E767B7520DA8DA0EF4B305 +:203AE000A847C927292092CB14042BDFB5CD61803E4C09CBE16EDADC9F5B6A1ADCEC0216FB +:203B000091B1FA881E9A724469AEDE34DF1CF0F0CC22B43A9BF370A6DD74383F1166D79F3A +:203B20001BFCBEB8B557E0969C7746436CD8F0161BA6EBB761D960B21EBBCB73A5E25F3FA5 +:203B40009FACD0C679039B38D5997465A68F0134CEA7D38F405A2AD957E17E047E9D218793 +:203B600085C41ECC0515438AF35B3AD4D0D27C00A02F4EBEF1DEE6F01A9733F3F2E0CA219D +:203B80002FFA6C0C165758A2D3DF330654095BF74A3897CB4581108421582BA91CDBF458B5 +:203BA00060369E52E316AF5A388A328AD3E55DB4DEAEAC362F87B97D6B45B7424A9F225CCC +:203BC000B0453D67316D6FA8A852B15CF2C41A5F65B79243A3D4501EB0DDCB6E1A8F3BE4FD +:203BE000AF224E2ED7B531C4C7305FC8F8E80117AA77D93C1832737BC7A545F8DBAC50F4FF +:203C0000F9D2B6730E2B4C29C5EA8C56C1DB26D50219485A3C79F2E04107CBB87F9129157D +:203C20002A1CA86178E07BE59F656FD187592A1511E4894E378EB7ED9661F793C33BF04531 +:203C4000B7152F498102942B41FB0303A1B76615E98036E067E50375A841CE5A3327C2A6B3 +:203C60007BE0CC3A967A9E330CB85E22FD021C71969F4E62DE4D9A9253CEC8878BFAC6A299 +:203C800055749EA7A90AA5A58FED300735D1D14B9FCC6A3E9A521812930317529DC8206B2C +:203CA00042568E241E68485034308DA3E36225655A932261E0054F88304F1E2A6FCA2D865A +:203CC000B9A77E99D78DF0E586AE57C2390EBD7637773E71362B87B281BFE12A0992E97433 +:203CE000D3748D21B7F34956D013B68F11265A52E5F434E03E859CD5AC7FBAF1D0F01B2881 +:203D000018F1A2A01BB27D6D73DEA0974F5D36045765217DB4D0BCF1F93077838E9B109CB0 +:203D200075C59F8FEAECF3547D335D9E8ABA5B7C9F35686B6CD1B008C3B33DFBC7D572AB35 +:203D400003A58CA06F124A9B171797346592AAF0F84EF5D1E55B0293369E5D3A61BCD47DE5 +:203D6000247E5D08D336B0AEC9BAD8866DB297EBA51E8FC92593643EBF35116D9913BEFF03 +:203D80005C05EEBDD4CC4A980656C3AE9178D0BCA82BA357588D9CF0CC15182107B8F6BC6A +:203DA000FF4F260BF1E50309F09CE51D8C901C03C478C59A51AAFC22A3C725E13A9250BCDD +:203DC0000B569696A22D5A26F935508B4D3926FD04F70EDC276126970D7B30C586ADCF4666 +:203DE000240A319020F81712DD6478AF6CA44F25FA97AC5905D5D5D6CDA25C546B1A9871DF +:203E000071C461A4E5E17D7060C86EBB664E799166FE09CC7FCC3C302B54A1F6874F5D78F5 +:203E200086A9716F521C8FEEE269C25CDDFD4F7536FD0D0BB6789178EEF1ADC565CEA217C2 +:203E400094C83D9498F3927636D0529D568B8F70A2CEB320C083668AB330C0A2DE989409FF +:203E60003835AC8EC15B561DD81E38F04C29686631EF4354E600EEED39380E4B2F376B7721 +:203E8000190322CF096BBCE3BFA38C13C72BE136E1DF838A1B971747CC2F52E632AC20B634 +:203EA0007241494A25F0B0C7D533A35BA59E36B6DD195D0757B8B2143C71B6A935F2BD04D8 +:203EC00057BCDCBBE896616411EB2236C21CE9C15DE325B5AC2C18466D2AA360C2DD363822 +:203EE000E7FD8A7A30DAA0E0D258C57F392033DB18EDA5072F08E0085BF417B003E00501AC +:203F00006A6134C6C2861A43C17BF69C5E743BD9364B9304323FD67BAFC03DC534ADB4ACF7 +:203F200070AADB05D580289A4AB14E26677580CC797BAA166C3AFCFEB81D6938BDFA4BF518 +:203F4000B32B48B6B52F86EA94260367611871166776A564F93BD84AFAC9E14223AA4B4D86 +:203F60002EA0E34C071F819B2E90EDB8F48BE0620F143766D8CDC4C1E1E73D24A9CB8A2BA2 +:203F800019A25139AD013626251CFA19F6C1C53FD5C27E7591F64A1548B209837CB6036236 +:203FA0007F9F944B71C46F744A9DBE35096DDC2A23EBBB963CCB3CDC0725B62B62E6A851CA +:203FC00062CEF5CCF028B3B26C5892890C9AFBE597CDCB930907BC554F6FF8B310C47BF67D +:203FE000751B17A25FCF9DB7931FF06CB3CE16954424231266138822446280981B55B236E6 +:204000001DBC473E6B29A295E20510A7F9D239243228AB9C40B49532C5116FCA957A8304B0 +:20402000C9F5448D88BF544D64C763094CC9714333D37E2997E46C2F640A482FB7434A6657 +:20404000C6AC81F39812A8253DA94B376EE3467142D09340A21E5D3F49BC2BE752B37A9A22 +:20406000BE5CDC899053393FEB76E86AC0372A3365B8500629BE9AC0167A8BCB4B14EF482F +:2040800018A15833B98B456F1398BD10BEB7F806A946CA4826079A5C6DE10125471E10F5F7 +:2040A00020F0522C5947CA7FB48FD2D7A4DA6249F39150A68F282657F94FAB850870F46181 +:2040C000A972870A1A96228C1563F0E25F117F1C438291CF80FAA7A294921074A7F408B399 +:2040E0003ACF68EDDCB14E4A5B7F9FBB01D5BB7A87DE6BAD3AEA46647366648DF1CD53894F +:20410000E1887CF7C9DDABB14B5310FF63C1CA6E805CE6E671CDCC17721D16316B2F8732C6 +:20412000A206E6C23325159735A441AB414FDF326A30EA06C2AB8C476B149A2D6EA3C55887 +:20414000318B8A5EEB9B0F5B3B72FBC9040C6CC2FD11C88599F95F7A0BC23F5E18E1D1170B +:20416000F56A95AB19676C0FBB9ACF661BF1E2113315C4F81DA26A853F23E2A9B5814ACB32 +:204180004297DA43EC52DCD8E9841EC0E5239DFDDDFD7415B4A5D993BB0DC88095C19A3FE3 +:2041A000A1EE157BA380B962EA20376D40CE459FD3F5EF2530D6B817690F2FEE88C3BCD3E2 +:2041C0008CC5B4E84E64DDE7A3ABD6AC23D5399F80F80242ED70EEAADE082564F0BA76B9E3 +:2041E000DAEDB607FD21499B32114BBEAF7A91564276EA9CF3ED813772C5F20671C0B6C031 +:20420000C6566754BD6484F10D1819B2877078B8263D795FEE94F4FA9943472A752EC19D21 +:2042200085D72BAF1B3D8C09CE4157417A5177C5C974B895C45C74E46F9FDF1A2DE06439FA +:2042400014E6C2E59606F8D0BC9382588756618A462723095AEA76246DA65AEA369D412B5B +:204260004D3547096AF32FA25BE40352C371A862DD15306E79573CC10B183D9F8BFE859F63 +:20428000D6791CD0C2AC12580E2C08FEFF8C46C148A29FD14D13E6D0A2695C1A92F9406E0F +:2042A000362979DFC4ED5A46DEF43BB03F37A8360A5C9B54419052009A0604EE31C1244D78 +:2042C0003BC981DCD9405DBF802BB23AA30FD6BA897C61861CF9C8B85548FF60E8260B6772 +:2042E000A8BBEF7E679527673AE5B72994F4B9B14A01DC21987123BEB704DE99D704DC6CEC +:20430000808F1ADAE8B0B47BD024A3FB2073F41BE55319070E3E088708A48600C27AED070A +:20432000AD21ECDBB05CB944CCDEEF07DD124661CABD87A68B88056D5FB9319B022C6E45AB +:204340009B8CC0A0E44772F01E689D6DF66DEDB4AA7C796171B53C5CE002F149E39F1FAF8B +:20436000957D537BE5A291B0AE6DB3B9FB8AB0132490F7092CAA0CC9AF0B0B287D193A8F1B +:2043800024165EF4D5375C7BA36AB244B852A6648FBE055F2221E0D8AF67C5BB928B7A17A7 +:2043A000F5772535AE44457DA0438B8E10A6824097D830D1E2C36CA5E7934E9D05C5EF9932 +:2043C000733EC1AF70AF5369ED9563035693403E278E173F47A6DDBF998ABC2A136D27F15D +:2043E000E162A9D1A6B58B73EBE742347978174A5AC1F2E58252D4B00F6278295A12ADF8A0 +:20440000F6D56BB6CAB273135AFD97B32674A5807AD65FA5A949EE03BD98C9134A5C61F4EB +:20442000A03DDD05F9E6F66A1CD1B2EDC7643B6D1F15D40A2339732C802648AAB1D9B1E05F +:204440002B1CA1C38FF5A0797D9B57BE2DB29CA1C1CAEA5DD3328BC5E660BA6FA9B0D544C3 +:20446000DDA678350D9AE91C9023D0E44E7CFC9B03FC1A0B331F25AD1964B41CE67E2DA9C9 +:20448000BC04E35E64E6F97529E08205AB21E9F03AF33333458FC810DC2CAAE705987FE456 +:2044A000C50528FC9BE6344150346358D7DA60A7E288E4B5D96E8F7AD551DBE0E79F9625AC +:2044C000B45C1AA4A2AB6A32335470E33A66F8226DA6C4EEE07811133B807C2D0DA2F87DC8 +:2044E000B5E6C65BAC8D5E10D83DACF5F2220464A0BBA23D99241978058B8F54A030590AF9 +:204500007F392AD6AD42A369D25E4D7DA613E26AF431E8DF2B7F70A1E6A3CB7E5F6A150B87 +:204520009F5B3CE370254DC0660029483F91C41CF8B7F665849B54C3309F48C965A3F1C65A +:204540007E8BDD0DBADC4DC8AF0A5469A22ED7064102F678AAA12B293F4AB0672E59862A73 +:2045600060A44BF5E17E2BCEF5F04FD6DCCA807F3C489CF7EA50FAA1B0E7249C786A918CAE +:20458000B3E2115DE422344EBDB5BAAFB8D13E948DB255EF7E433E9015AA521337AFBF1E61 +:2045A00087056CE13DBDB8FED181F05B6AF29FB75537C644027FE36F386FCE98BEE5426761 +:2045C00024B3C2D59E9B6D90778F0200B8BD560FD0C17E3AEC968F139486AFF955032FADF2 +:2045E00089126E23CA893BCF38E06FFEE15D9655A9734204984C6BB12F8DC7046FC837DC51 +:20460000CC92848287C4AE240C9FDC2226138DBFAB9FBC43ED9C4FDCADB970220281BCFEB9 +:2046200028327D4075A65B6A14AA949A0E22BC0A9CE5C7B8B65ACB537DE02B8A18381C985D +:20464000DC6D7FE20485FF719096E5C68BE3DBEC8E9CA366C4EF41346A9B78F51251CBE5D1 +:204660005351E28C672515AC4CE20BFB87467C110905A574AC4839174BFBDC068EEBE2E17E +:204680000DB7481D55542A0A99F1343F70AF80A6B5B071ABE92CAF3FF476B810A041EEEF5E +:2046A000372F7BDAA5BB9923B93DCDF538B545A98E07712AB2EE2129975B62AC95635FF827 +:2046C000204D075A895B74FD72F3DDDE2E580FC22472845FF8034B7324DC4301543C97BAE9 +:2046E000DF6EDF8FC595831F95D30C4D9D9109C8A2C9A8788211FB68B64EF1FAD9FBB4BD8E +:20470000951A97C8014D0120876388C8E42BAD5464D4BA5CD4EE7BFD959CA6E815B861C09D +:2047200061E0E8A127A7501E60B8ED20F806D6A0D723149DF73D77230E25F8A9AF7DA72694 +:204740008A179195D8D2F0EF475961DC51F8A02159F6918AECAD3E6873057CA2995FDDB25C +:2047600070CC740CD09A260CBC91489142788763ADA5362FBB7B46EC91514C91C10E66956F +:204780008B0730A21718571A9030543E5580B0C8129222624BADE356814CF0C66240D40F15 +:2047A0008757256A3C2D6992F49E688AB719D2DBB4CB74E70F59D032D902034F254BD4A8CA +:2047C000589F388B7BC0A206CE7DC8114F88B0DD5615A8A94657C3112BA7619BB4DB1E0EFE +:2047E00050F57964BCC1584CAEA344A7124BFF3A8343D8C26A2EC22CCFBDD4083D642BD1B9 +:20480000035EF8CF43C8D8CB4EBA1C3C4BF877652A2361849D4E20D69469CA49B68798CB80 +:20482000E753945E24A49A9D5797AD135A0F944ED7DF8BF48BCB02915E970D27EF542C445A +:204840001560F1A0AD42A2B3CD650AE9BCF40D68C6EEBDECF7062BF68C5D8967167010EAF0 +:20486000BC12520FE5474A42E9F773EE3AC102E33AF9DB373B8E66FB592CF8DA08B4D1924B +:204880006911651B8E73252D25452ED6C893EC1FE42ECDF132AE5A3D134A07CD13659F1454 +:2048A00091638148CDD03CBD1315DCE9975A5AC9422EC2C423A92BC08E1A1C00B9271E5CD9 +:2048C000AF63BAC0FCF79CE1FE8452E4D7CD7652055EA6109A20AF2F7B41136F8674F45982 +:2048E00022E5CFCA16DB10B732CA8DE00AB28B058A7109D739C355B0A27B3E8B374E08D785 +:20490000100B281442C032D806073D2AA63F7ED4D12105FA9130B45FF6E0CB7BBB2A143B74 +:20492000322D5BBCBC45ED489382C1C0E1E85E6EE4A2D53C3AEE6802630AEB1D45C16F6627 +:20494000EB6A91F43809B1C6E78746277D6145401A2B253C9A4D7BC56F745B3DAEFD026E24 +:204960008EC1B91702295479FBEF9C2105CA79E49E3CA6B970D6545022EB5EA5F512B6C994 +:20498000AA33D288C06AF09A9CC19C3D1425125274F491A176A64FB86C03B7CE13ADC437ED +:2049A000E5AEC6B5B7B0E3C19BED97AFFD42D00723DF5FA87589271ED4485B858E1BC2B295 +:2049C000F9EF80F67892A314833BB7D75118C048EE05EFC7088E464C225624B5CD7000F8A4 +:2049E000409490C06D5EA5330F7D86735388102F90AEF3D7E7ECD205418DDCD723DDFBA77C +:204A0000C5EE88F7A9A018DEC858791232C7446B778BDC65530AAF29EA471DB9361BC6C478 +:204A200020B333DD7AF3ED2FAAB4A9F3A47644EA2EF16B5C5B89CAB27BC1356D468CFEE2F2 +:204A40008CC30E784DFAB7B2851BE8AEBDF190D11FA676614ADFA0AEF4E68703A1740515E6 +:204A6000D0D51D66EC6ABC74CEE26B5FB875DF7F45C8D2CAEE9CE5365FC3315D6A7C7048E7 +:204A8000E412540ADF187DA20B3732082360E1F51D650772F948F16FF1FFAF0AC08D7BB614 +:204AA000AE17C6A260678F0A7E0DBEA5FF0581B53EA5270CE0264E781805509BDE0606ACC1 +:204AC000C4FCC897C67F08A62CEBA3DF9A8615B6010C9A1259B2DB8D74734A1250ED3690CE +:204AE00002D42AF8E6EAD335209D120C54F19BAB0732CD740605F9D3B40937E43820A45209 +:204B00008EC9472B4AA02A31D132BA52F53ED31B7341DBBC90FE442C51EA7B6624C3848403 +:204B200061C55E65D39303A8032CB87C6A7EBCD80DFF6D52B966171B6FACF1284952F1348C +:204B400082A691EE25100813B9C7C9DBF9D6D565BFC78D96F90140AC10EE59151F945CDF48 +:204B600008BD3E315F83FC519BE0D49C2F5677E355F9D7F7520BDF2AC886F46961E77A25F4 +:204B800061B4574BD7F6A5096FCD58676E717D2B6551C37E96ED82C3349F7F2B62641DB290 +:204BA00045E98304FA221C4592479D7D4DF7854910DF5B9C49399CDAA1A21EB88689317611 +:204BC000C3832C50B92081B035A668E38E8C72CB43792096876B3D9D5042330FECB39297B2 +:204BE00060232F8C148D8815E508C51E1BDE50CCAABDCE17E38447E807099FA83EBEF358D4 +:204C0000BDC1DE79609DEEB74995807924B6FB71604112A5046690A3414C699644A1F9742D +:204C20008E38EE84C18FF481B8762071C560EFB3B18BB6F24CDCE173D64A4B9186A5DE8309 +:204C40002D6680087992B82A31853F6CFB0599F11AEE31116BE21F4E96C5740B5EAF7331D2 +:204C600000C3A9F9B023C52477CACD816B21763F70042373A51F98A4263CB38CE3CF6299EB +:204C8000E1D54FD4552EEBBCAB797A26CD8B94B91D3A7BA314526BA4A37E89AF96968EEFBC +:204CA00077B41A30735C51204A3CB8FD894BBDF9A43D87CCDB57362BC9F6ED09395ABAB7FA +:204CC000D958FB229FFEAF257405763A35905D5A1FABE740971B730C6E0D1576430144E5DB +:204CE000775471C70EA9FB306D1F143AD3040C59AE75632D3481AB93EA7752B599BB871EB2 +:204D000001B870FC2E80053889F0038055F31A34129AEEE8A07130420AF8457FF3D84B9878 +:204D2000ADF4CDABD2F28E7318DF057F2316B53F32CF30FA4F2078A252CC297341BA9C0FD9 +:204D4000B0BEA380F58D0E62B5C6A8E49AF6C34744ED3F1B734C303F31AEBE88611FC27C93 +:204D60004312EAA20FE7C2AEC51247692F637EEEDF8E786F763CC35FECEA1D19BB1EFC5608 +:204D8000D9BBAC51F48B90F68B8C3E4FF9F5E441FF6E2BE689A42EE74CFEBF3E5F239E5B44 +:204DA000E344DBFEF6FE0736A86E4D16EE54B41C35A06511509DFE5008BEDE8673E6A3701B +:204DC0007F6A9D3848B1FEF0C6C1DD1F3CB43E829D5CE3FAA86AE21CCCD7C0E4C5F9765644 +:204DE000DF187A2D5BDDCA2CF4B6EF881BF721A1466193DBC63636A4E8395ADAE7F112EADE +:204E0000C9E4C03E9E823641B812F98DDC8C622206CEE9F6982D7823ED3844F52D7A07886D +:204E2000A458C3671D4330E0DE049C21A135F5D6A42C38C289D7474AB6D208B412502A20F1 +:204E40004BCBD66904D23089C1BAC286FE0043B0F56B08ADE73DD244AE0B7D9D8118CBEC48 +:204E6000CB8F7C1C384A1C642FD941ABE68A484DAD9392DF947C6008B84B6C2EA1D5FFF119 +:204E8000C637E2F45AFEA7057E498E5A0A151FCD35B46E53A263E2E2B4AC4C7DD77B860B02 +:204EA000DFA38ACB4EAEB245F58AD3D6BE71168F29548ED7246FEA1561B716B622EF2C5641 +:204EC0006137F1C4878021442AFBBB96081CDB295BA84E5F7273C3E8131BA2E2AD90759D3A +:204EE000EB6D40389116E04F44A98A23C2342E5B3601D276E0B46774E368FBB0BD39F15ECA +:204F000050D52A113F71AC8557D7A6341DCF331F5532306315B511EB86D0C72ABA966ACA5F +:204F2000066609C2324BE1F17D9FB8F3415150D3B6DA019B718782B2134E9963BB00351EAC +:204F40006CB0C3DE7FCBFF2D36B69F5687404881B6500447FA043E9FD7F82C0183D2D12C33 +:204F6000700C88244B15B21C4CEFA179E20F2A71FB6CDFAC3E44E0631B898DCE103313826C +:204F8000B05EE169A717FDCF732CED875F1946DA6A62237ACD813112A361C533EF3A627390 +:204FA0002976F239D6C74DC6D46406D3E005969A1C89AA9666F6D8578DB144AC59FD5215F6 +:204FC000754347649656738847A142A9BA4C12D03FAA0FFBE627994A7E90B7EF71343FAEA3 +:204FE000637BA89E335EAE37006ECE6D20EF861ADDDD4532C34990C1DE056261FAF0A053AE +:20500000F4D276C2FB9CE1A53D6CE14AB3129417F8373A0A78AA1FC10EA18461FB20E450D9 +:20502000EBB220C497753DBB75F54AADA72CC6F9E0842A46127F9C63D7E029E26FAF26622C +:2050400041A019922F222D0D39B11B15020330754A97101ACBEB0945AA659F3DFE183B56D4 +:20506000FDF61A07A468AD906D4D63977E903C0072641996F1DBAE48865800F22ED272CC80 +:20508000AB2061CD6B920AE9B034426152A634DD8E0A0178EC0FC0E208E14F6D93D88B8CC2 +:2050A00063ADD15A2FC587082288FCA4020A94177B30C6C9866001D8B9E84A5D18278F26FC +:2050C0000F36C696AA24409B40D4EF5688DCF7F3A498073C139C0C543A1BB0778004D31668 +:2050E00015DF0A11420242C22C36F3DE5EA1C4B6109B3C7F9655463F2DCE3EF17E4C630B75 +:20510000528E122296C809A8E21A4843BC18BF4D7F5793BDED9D5D7D8E55589DCE075FE18E +:205120009D54EC354E8B9868E2B54341712466740B5DFF3E1F6B625A85BC6F8B188E0FBB64 +:20514000CF314BAA6ABC329A1F8DFEDAE2D5BC3BA197D23334E63FA3AF827783F26399588C +:205160008ED1B39FA5065352DA002F5DC2CCF49C0D3161673B1D13345DABF4E45DF1EF25C3 +:20518000D01342FAD4738AD3F8AC2F19D454F8920C2C40158C174894327C5F23581E066E88 +:2051A000BDA386F0EF87CE8F8DDB6DC7FC33CCF2318E5AF984DEF279187C52A089ADBDD194 +:2051C000E60BC5EA9EE3AF307D12786181F4479D95F74EA81264D6FA7ED82A56A1FD7964F5 +:2051E00010E4270C965B69D2C00327CAE23BD736A3229451B55F364277EB64B289EB728763 +:2052000062309AA6A838340BE1A5C31B1CED5B18025022FA98647684394FA4B8E81EEB384C +:20522000BB21DFCEEE08A4CC6F726E365040FF17682C2E28BDF8A1CFB8BAB4A550DF4B7789 +:2052400031F729B1A6FAA924F0219F31CC193340B685C097513ED24D932B72ACE3C762A0DE +:20526000CB3A7B85FCDB1B3CD881146674420299A26555C04F2BB593220B36D1CD9C7A8161 +:20528000BDDB729F89C6479F7EE3224D5755454D6C35B2CF4F1386591DEA6FD7E35ABF80F6 +:2052A000D40A85607CBBEB1FE963F915D4B4ABAD7A33DD68E6AD1932D8F463181CCDE0D000 +:2052C00030520438C6247A43E2E01DAB5506203812D032C92995B529BF685EA5BAB2AC561B +:2052E0000FA5D5BA8C7FF20803FE1777590707D550EDE8F6CB5126FAE551526CFE8D8CD267 +:20530000768D6E42AB6C53C7FCF7C517771C31D83C455E186FDE6AA91F23AAF1369F8B5753 +:20532000020D577D03C12AD4AC6E2A32874094F3B4C71E576D2956E1585FFABA94FF897947 +:205340001E19A38A71C1C7C95B3FA68BFFA28023B57DE09B00788E2895A9B83AB05F4CFEB4 +:20536000BCC7E83F335185AC3CFBCCC8EAD2BE331D08BEE15004F23AB52AEBE073E0FB6AB0 +:2053800092D34409084CA823A1E6B53231EFF3653779228735693AA2C87148D57254A3A420 +:2053A000EABB6358AC0468993B92A84140ACB141876F8B954FF751F87D00192D74C9C3528E +:2053C0003EB219A19930A59751A96369FC37E090742F663E6FD325EC1D945B499C7C26196F +:2053E000B8E59E96CC80C6B5C4240F06C1CC691200E2A411A4B3DED58D84AFE43D492543DD +:20540000C7A385677D12FAF993D0A05162F44F09E1A4569F3413273935786D442FC5D43833 +:2054200089D4E25DA62EC2D383D92F9A9BFF7C2217B13CDDA7D7A11B99A02370E3B7A225C2 +:2054400066A24473E3979B4F5B47E73CCAD49112E11E586571C3FF429DF0872D11AE15E3FA +:20546000A7A71B7CB74797E0C6FED1084E86E2D20399257A2B86124A0727C85621D6E378C7 +:205480002F36E21E13F993681D1D2E3B20B93C915C24F965C5DDD585F661BA397F87C4E485 +:2054A000414CFB89CAD8AEB60BA8869E98E6514D7A5B045BAE2764E601206E17ACE79F08AF +:2054C000ACDEC698DDEBFD20AB33DF165159ABE2804ACE7FD3F9669D683785B0C20254E142 +:2054E00062EA842DF007F24F96BC82560AEF5D3C7BA5D470D822A7EF4F5771DDA2DB66DC14 +:205500007FBADE21CB30F1827DE8EA273824E0F8F9FCBB9A8207CBC36CFE1A28E1EAA25968 +:20552000E52A14FC647C3921A484FC0BB539B2F727E84D300732744A715343C01C232CF0A7 +:205540009727BA8D3A22EC82D4CE9779EC8A4A8A998B08DD59446EB88D39A7A342C7DFD9E3 +:20556000C2DB7A4947F45016459BFEBE65D5CB8072DE3A0CF4B12705289917328C19F7AC50 +:20558000A2D6E6DB832CF288F75D999F14011ED1D03437C959BE1A3F26644590A1E7A99F76 +:2055A0004E0772F0B7537647822129AC77FA1C70D2C8B01B7FEB6A7CB7B81C8CE1C892569B +:2055C0005C613D652871A49C0A75A5963B6A3D1078CC51B738C7BE7B1DB33B4F007A2E81E0 +:2055E0003779A39B833D2F0726E15A3F091281957957BB10FFEDCEA63304AAC556D0909E01 +:205600009BB82B9817002D3276E80B0B52BF7E3C1FBA339FDF10F8C0B68039DE676CF5A4B4 +:205620001CC0D552AF94A8D09D0CF1DD4C4A57A2974EC54AC32BB6B1B33E07BD670A6FB711 +:205640004CA10FA12EB9B75789CE242D95EB702AB46D344EE6DCDFEB1A3564B74EE6469A49 +:2056600070EC536A5940E013802BD28DA07EF7BD787CCF38F4FE6C9752537554BD55C9D39D +:20568000FC71307E2252B4BECA0FF201404D6018F45A0A2AF22F14ADC269BA0BD94198BD75 +:2056A000B1E95B8D3E2B7415E6DE68F9B22EE178D4D3C4A59CF67759AB127510FCA300BD08 +:2056C000C41BE05ACC0D8359248C17B046B067B7814C30285316DEDF032D4E178A9CB86B48 +:2056E000ECAEC8724239572E8E3D85E1553354DF338C6461159A5F715C2370C1BA30CE037C +:20570000FE3C98F812B29228CA7A1DA3F106E74DB2562525970971B83885A78588CF5589D9 +:20572000975F7DEA2910582F1C9585C442B642CB51772E8A7103B194BB71F3646F285C8816 +:2057400062E70E71CF182AB57ED5A231AD750D42461C0071DB09C800A95940A9DCCA868707 +:205760008A29785C7ACF8F382C05762BB4AF19BCD44FFE6708B574E6ECE9F14429F92DC0D0 +:2057800062BBA1CDFA79B5B105220D596E79BD3C4D259D81AC7B4D39AF60B050C07D26ABDE +:2057A000E37A9548FC7C93E35078AAEF0B526FBB8E63A805F602634ECD63F6222C607BC57E +:2057C00045FFC1A816B30C4D311D26F2B496E648858F2447EAB23C352280981242C878C3FF +:2057E000CAEB0E5B15B657427EF4E126643A64D7D423C7A68E3BB32C281DBBC1DE62D2777F +:205800007EF113FE679BA047761FD55D9432E88C7BBA519FAD3D533E0BD7C6ACC7596A0E92 +:2058200087AE5E291F50725EF31D0E14E0FD2DF0CCCAB4E787E3B7EF30C1EA25B0D86356BF +:20584000E67BD39604B7F95D36C8341C86C95C40EC27DC8704A51D4C3C5361CBFA00B12224 +:20586000E3149FEDA86A0913041E9A1CCA717BA78A5B12AE41481DC54CCDC560A463045891 +:205880002AE3D329C3EA5BC0EB7ED8421DA0A156C8EDA97E1ACDE7713CC98AB04FB9BC8161 +:2058A000F1E4FEB895B4225DD6FF9930E9DC8766618F94D0BCA450398D9009A1E7AE800725 +:2058C000A08CB3D0809C9AA563A35D48C2D2F175CF64DE96C1EA079D1D17BEF4BD1D890DCD +:2058E00048A09BADA0AED7CC19100837AE589FB32F6A5BD1ABB74E3C3017CC9B77DBE10134 +:20590000CE4362088C1E1169602E578F48CCDB25F75663F143463C3BC8D1A0B9BDDBF93804 +:20592000C28C91C10E11CBF72CD0EC2FEC31EDE5845A986485D1066E1E5BA96DD953CA0BAC +:2059400095176B5EC62A13E843C4A33D68F59F7FFE75FFEA76E16FA7BDF1F5E1C0FFCD3E6E +:20596000B728ACFAB72998932C83C78F53F42A06696C738EEEC6ED38681B8073F23C22FEA8 +:205980008674E3C8255297E9A5F7D50AEB25046F3938D8A14A40EFC8D0AC7F6303E3B91233 +:2059A000437F146008AC695A8E5081D656B8235F3BF961EF819BECC8A221F8C3C3FD904112 +:2059C0001898CE33ACCFC22F67D7D7307DA2E67A7B6F62A33029F3AEB984C8B273D5154F9A +:2059E0000E57A5AF76C3363C861A80DCCB67B41824DD7C08130D852A7D1E4C55CC19BB4ACF +:205A0000ABD45C4422E2980D1380771706814E3D6D9024D37F610F56A78BB0F5DA131D660B +:205A2000FB9C0CA24AD37890DA70C2F8D45BE9821B2334BEF801C96E32CB8A171B7E118333 +:205A4000501B75470AC1EE33130DF3835783345FC8B4C945A31FE5BA250626255D441A1DF7 +:205A6000915F9D1435B33BE95AC18662FF913AF9ABE39E113AFB14D864434B165EE4A63134 +:205A8000F413CDD17EBA3C7341A6C585DB3196FA90E6955F2E9D6976E8216D4DC494FB4C37 +:205AA00004A316D7DF52CBCB5E38D3F2E42E7FF43A93FC1805E8E8CCF85D6BBE7F18B6C39B +:205AC000C5A0F48A5B3EF73E40B2C8E404A5CFFAF305841B773FB08B9A01D2F96CB1E40C0A +:205AE000C8412EF86380B27661BE1EFCF7A8D7E05605173AA70E615C3B2173632FB63BA8C5 +:205B0000C056C824DA066D737FF39096C9D7BE129E955325072716306A4255E1A334E88972 +:205B20005D3F8CD7058F1335A15091D0C9BAF40C9956584765B0EBF41E568D985705B3D3B8 +:205B4000FF95D3F624628F1D3223E88EDE1DD06E95A3E22D7A502C3D4F8A175F1239EA486C +:205B6000A2CC34CDD21941B5016890C611335A80F651CE7EC0A57314DAFD47E7D77040FBF2 +:205B8000834F07F97B8E1D39869DE6B5BB1937F58416CFA2360E7B4A1717333AB9ED72A7A8 +:205BA00073BF6F73F874ACF766BFEE1438979A94EC6205F968F934A73BB433C6DCF848C74B +:205BC00098DF9513886DFDCD498A39A941E0AB67F96C4358D05E229745DCE0AB3E949FA853 +:205BE0006C8CE83E60060A2BE0B94065038282BAB72B5DD499CB95647EBFDC52EFE55512D7 +:205C0000EBAFE028FEEF785A23D81B58B6F57AD12254DF0B5705DDDBDD28D5772D2142D397 +:205C200056C011158B659B1C1BE0E8EC3D2DDB167B7AC397D76E1B1CAD511355C74C0D14F2 +:205C4000F89BFD866D54FE750D18C26D1335123AC66665B5AA1011FABCDADA5A0E60E1C529 +:205C6000AF9D742CE0B40EF8CCF1088458EC9453B990AF5BD80468E9682A2E853CFF2E19E3 +:205C8000502AAA0AF4355A55F0F038DC46DFD3714D049989628D255F75B8962B0393CBFF6D +:205CA0007EF9E6319EB4F015B1FB545E2EA04987D7F4D62C256CAF8D5719F7A5F5B9BFBB35 +:205CC000AD0719909DC24F393BD3F6C422EEF161DB318AE659F1BADEBDD5EF79FC1993DE78 +:205CE0008F8EA8C37FE0E67507F161327181A8F5B072A9D064563F8F34AB6A2CFBE127A10C +:205D00003938A5584DDD7CE329971AD65F18D81F978C2626BC897970330306E8A6739925D6 +:205D2000D0CA3EB671BBB1107FFE86B7960DBED71056D9A1D63F01F9D80AF6D06F8C56917D +:205D400028293F1C2A845F47D7FFF2D10C99BD5DEACA9B6F2B924B6D7B4B057B270150BA40 +:205D6000EFDD6626A765691DEDEFC8659B6ABA2FE2DA48D6DF9DBD1EF0F4BB2D4EBD3336D1 +:205D80001B8C03F22DF6AD85500DD8264ADCFE48A390273F75A97976BEBFDB5FD1C0E64730 +:205DA000D1BF5275DEDC398899D35B372F37D05C83B7B44A66A97A09BD1FF53178F5385CB4 +:205DC0004A5B2F3EF748156D8BBA687FA534312CC473CDDFB255A1FD0494DFACC71F7F6D11 +:205DE0006875A33B6ECE5F5D6AC717BB03658524FEC4C517B6D7B19F9E5157F274AFBEDE6A +:205E00004285A06EC969B0C1622DB373FD16401046E30A0A9F0C6DC96F9269120A96E3369F +:205E200097201597D836F656189265557BF66476E67398D68C5A3DB7A36E600267B561293C +:205E4000BE8054DFC17E3DC22D390FC205A194F3A460506C9BC975BDB2BEF0713260A16C69 +:205E6000252C30C19166BE918D86A18840F7851D704F93C5136870EDFD394CCAB8AF9DA2A4 +:205E8000C12CF27FCC7CA3E5A1BF7D389BBB9D6196369CF027A8429BAD87CC68A44C9C175C +:205EA0008381CA1DC5C064596CA67FE7A14D79229A1F6D16568F4A5B67591A5E3F0FFC115B +:205EC00099B6635C068D1810ACA756582D26D270B2CCCF22BBD55F74F5B3B04985E3BF8544 +:205EE0007C03A9944A98758D5204D6160C069A57BD4250DB3AB27BBE1D101133B5337F0393 +:205F0000BB4A0519E2B5B36F5AAD55E636CE8F16AAD1DBDDCC51DF817560E01875139A5AC1 +:205F200020487ACF41143A394A68412FC3F0CB5911E56D575BC0EEBD79FE121CD542D98B4F +:205F40009741F4FE0AADF2E552509EEEDC5A15897F173469F8D3FBDAF94B236BA8237CD427 +:205F60007CDCAEBE5E0B6847C5F90D170DD6AD21656976C63750A3B334ED18201B47589F19 +:205F800009D924EBB1C182CEED07CD66C0F10A97E00F27217779F60D98A6E18905FC902250 +:205FA000C776AB12A5AAE40D64D9A1A4F09D791AC160FBD3F83DF1D97F9AB1952534963198 +:205FC0008CA5032D244B9DCB29B90D1BC52707CA2B8DA86A0B6E0BC23524EE68B0F9C97120 +:205FE000F56647E9BD292BCFBDD4C24D0975F6F2B483460A836776E772D775CC4F30C18D0B +:20600000D575EBBD9DF3F692A7C3C4E49A615686BB7C96DB7309BD4EE3DA7DF4FF43A45CEE +:2060200024FAFD65F00D3153477DADDB3F73D61E73415AE57EF8324A6BAECFB89F16B75428 +:20604000C7145F87240B3B279E0B4301C2538F8DE10993CEC19BFCC4A830DD9E15E809F11F +:206060001FA6767B1FA04FA3B6A076183937DE605D6FDB38D1EE6B39DE944EF1F19EB2CC27 +:206080006A088B580F424B7F6D46B2EBC23DAF47CDB0C58851996114A6E1515A2337D610B0 +:2060A0000DB2BED6BE242BF21C9840957E011C2E4E00EDFA595AC6FACD5D595AF82F16A3D7 +:2060C0001F3ABADCB89F115226C9811C10E5306B272D81B6C1C22F801C31D794FFB7D63CBE +:2060E000B73DF7BB65B8773923C74D86FA968D9477C95CC60EEDA50C2D38DCA29E05D29FBA +:2061000034BC9058B29288096EA60A69BCBE84749DB0F06E37C12B0CF3693720C38292AACB +:206120001759738C6A674C93752D0BB10211655E67A2162B25B7189AFC745524D3EB28491C +:2061400026CC53FD611BD75086B747486C3A1A0341654BD3F36852E233F711CBF66E47DCEB +:20616000CCC46225C96E2650CE3ED4D2FD501FB7754FB7B698AAEC34C9853DC5DDDB2C833C +:20618000958D47D21E6C0E9C833CD200CFE0466C0E1023D3DC9DF62345FC8F68149A616A47 +:2061A000CAE522E6B237CC6495D6FEDE08B77C4D3679CDC4FD449B1E75E0A14BF06F8A20BC +:2061C000CB7EA2C8C26E602011D6454D87530054F1B69AC6D94B12837D578018F6A80CD00F +:2061E000F86ECD4D222091025A62EDFD338527A1E20B9A5E2C689C9C7DEBB20A0B32BEE96B +:20620000960EE5F8E53A574C7C95F201B7FD92557CB2BADE6BFF72EA99EFB41D07530A371C +:20622000032DF33E615FC17476FE35BF983C5268051B5DCAD3D11985EAF0A810204FBCC804 +:20624000CA8214D8273938D6AF700EC9FF09D26E49B2AA6A829C8D63F44E5A58D16646C10B +:206260006C088E20AD67A6B39C8A7CB877B8740BEC462589F45B4DC8FC4F0CCD87524FB443 +:20628000FD6C31191468D1813C08A499E4AF715B64CA8D8A69AA7E269A068063371829C5E1 +:2062A000479DBC26BD0C12E3398F8D9E62DDD8AD1ED31726274DB870383107E2A030AD4AC0 +:2062C000F65B227F3F2884778A3437026175B329FD13E79D3EBACD7E80FC9A21C39C9C8F29 +:2062E00064B8AAB73CE17B6DD996FEA649F0AD5BA97E72CFD90BCD3D197CC7CAED845C9BE4 +:20630000423C6C7C81B59FC33845C0691375C65B344CE3A859EA162092007EC29EF59B4666 +:206320009AE766E14E980044B153FD813179A08C3C6A556290684496572826695C88452885 +:20634000EE5DC25E16385AE3DA42EFA2025E44606579091BC8D6FE3414DE6C17FB7DED3CAE +:206360002AB0A2FA830FFC75A223E3ED9631EBECE678B33F3203D4EE30A09E81D64654E5E6 +:206380007CFA008C7EA6EF7F9F4ABCFB1DC489D2D1F17608A6523CC9415BA51AC90EBE421E +:2063A00088D26AFDD3B7D71F99D0F192FB94726767F1FB2482E56B70285F00173368A3E2D1 +:2063C000C8168955C13C8FF6877B7BC460A95C19631A3790384FE2C2CA7D90ABBA21A779D4 +:2063E0005515B0BA0A79BC301AD868199BB6D4492698DC9D1E7EB97A9CD8F5E3125C5692D1 +:20640000A3D42EFBE1DF74F4C33553816A48A2397CE1B96ADAE4626E7B0D279957D6F69250 +:20642000EABCB0A0067FFE9F14163934E7257542BF0B773DB11F0AC1A1D6BE753C6ACDE4D0 +:20644000C6C1B314C70BCF6566FC5B01E591857FF01F1586F25E041901F7C41F279093FF75 +:2064600064A475F13C7E7DF308EAD374A0479DA227B35C91F12E68E2CF22B496D2C52B8276 +:20648000E1CB38A238FBBFD6712CB838873B0C1E1BC6E8B1F057EE58A44E66DFCBCC6212EC +:2064A000E44C497EE6E367F27668BB826FCCEDDB5BCC389EDED8FE335E054C4FEA6BA529A0 +:2064C000152954DC5CA51B8136305A2C77F674D1EFFCA762CE036276AEC318DA9AC0ACE12C +:2064E0008FD524CACE36C997D38E6EBAF7A6CDC81F19D0631561DED29E0A8687303FACEFDB +:20650000A2F4820B0549F4E9D2ECC3A81E6B0D0B2B313765655AF673D4E8618C16A66FF37C +:206520009463B35B60B807013183E4E7D006C8A076938BDA2A4ADA1A86FE9EDAD93C738A95 +:20654000D8E57E8345CD4BF2035DE2467D37224AF8D48095D24D30ED6B1C1F931C6A6B67D8 +:20656000A9A9D390784EB67C0433F009D1D7DDFA71F060E1855600CEC3800EB1A4C9683667 +:20658000BD04D9801806B3F2B80C5F056F92AA3160C7BCEB47A005C047CF2F7F4C907C2B59 +:2065A000B79C4C2528C984D914D883C01C31890AA4E31189643D33A06FD4C76F2FC001922A +:2065C000B61DE1D52C82ABFD48EF7032923E61AE818D2760AB5AD53E64B4D2509BC5DFA25C +:2065E00059C850D690590B90731F1D4146485924A3BD7EC74478050EE1326A6AD2CCA651E5 +:2066000027AFB98EAF855EE86BDEC0F4DEADD4110274CEC9D0F49FF2C4AD40F3C2A98F7303 +:20662000D87F4EE2BEA647265A45A455C29361608DAE2D959BBD168EFB352DD8C0FE2C47F5 +:206640004D3647B1C05F0A71C542A30073B933CCA2C1A005127ECF7486F08AF6C7245476CA +:206660007C1F1A742D3C2819A0C7825AF55400992F704A6878F00061227932EC5D707C1AEC +:206680008398D10C319E6314BC9316854681B06C57EFD52A67C3065C719A3402930A6D458E +:2066A00053B340D1945C91FC9BC089097855264A2498FF7CEA1530569BD773390F16EE56D9 +:2066C00001288EEDEEA451A7946A999DC479FFD3A9A4491406AF00E0A681C08C128E8772FE +:2066E000F3B8C44240376AF1AC294A950C65A98731A4AFF64800DF026E20B6CD492332D69A +:206700002C32083F9DFA4A28A1BE45203EC84A43D3209920AAB29F7297BB164412F952054D +:2067200007F761633072E851E9565393041D015C998B921D096F2D67326AF3A7E4BD0CE96E +:20674000D62006DA49F873DB7E23A85135D2FB98E0168CCA3B18B4309E0B2293536F816913 +:206760004F638569BD79FE87F71C3970AAE62931D108FE23D9CE95C010514F4F9E6E04D043 +:2067800043A34CB1A39B335AD13C6475905ACA4FF4EB1619121DC72B97240B2DD40B402CF5 +:2067A000E52F932741AFFD353D5026990CD2A2BED856E5FD4F692533ACAFCA00C1765ED5B0 +:2067C00027A2589A78003138ECCCB588B1C9980B7FB6CAB15EBD97F6518DB80EB16487145F +:2067E0006AEB72EC4A521EFA54983DF89B2EB346176DD04DA77BE7D6F9BAEDB7E49ED1978E +:20680000869DF8413D297A899D08483F83D48795669C78FFEE9F37E664F52DF6E6FF29F86F +:20682000438C12AECEEFFE6224AACDAF4BAF015BDC2E408E77411E4916088541ACE5182662 +:206840006B71D26C68568496F8F7BE5748C8A04E1C83CACA2AAFAEA5D09A313CF31767DEBF +:206860008A4612B860F98CB9E7AFBCBA4A260041D9C3C260537414133D75B92A47B878F774 +:20688000A7915677787289A2F533698CE155F34BE27990C9DCA2023510CDAC3212E6DA5BFC +:2068A000B4766BF676B528FEE1F9344947EC7B13F11C260C95AAAE0B71604B735187C95726 +:2068C000924FD668D50217D1A1F9483DE5544E3EF0EA9F213AF5E67B3B478E53927E4CE528 +:2068E00082638D04B06F74BCE57CD9C8FA1648B328F128C0A7B224986468B69C668086A185 +:2069000042FAF10C75B58801D51AE856A3E092A355171A1EA64586FAFDF037180B0CA99FFC +:20692000B8855A9890FF7E5A05F7C3F84EAD7496A58FE59ABA2A6F8B794FC6C227D7ACCBAF +:20694000125100EDAF7E2066537BFBDCB47B8756F04616A60F1307424E0DB70DCC7BBDDC27 +:20696000FDBEE1E8F77F143FADECA939AD54EBA5DE6E39618150657CA1E12785CA04806842 +:2069800021C02BA61B4CB7C56AB064850B9D5FBF1BA4A5B9A0DF8FD38C1282C5E1CEC53012 +:2069A000B5BF5C92CB4BE2031A1ECB80900DCE6E5D727C4FF118D0A57B4648D0D3195322CC +:2069C000BC64DD48184711F2AD2EB14DDCAD209DDAF4279D283165B29781385FCB75BAAF97 +:2069E0008CB6C6DD8B091C7572E6658F05DBAAA9B7763E29D7480E10EC7E2CEB804993EC74 +:206A0000F033EC8DC5CA5474FF6A279DC6A85025C0DF18110FF12F54F9F0664AF4DB5B79EC +:206A200083EC9C216CD8FD42D9302D7680B527377353BB81220EF0CCEE6979A484BA0DF0CB +:206A40000FAE2C157A3FF79CFDCFADC47D32770721E9FFBF9EBC0617D407ACBC6A9253268B +:206A6000D7D7805325563810B9C5B8398E8223547C07AD264D629F6CE272D3A0615B4C916C +:206A80005F83AACEBCE8D388921C4F7001D55066548A6FB475045961BF1C7E974B15D5ED5E +:206AA000FAD98D43523BA4404A2AA5B91DCCB19E0009C40ED4F0FDA486AA503F163D2886B8 +:206AC000E2A901A20ED4F125BE1E61446466BCD50658E4F8C112B27F455C7551B83C9BC7B9 +:206AE00004D2BBD2D2B4290B59D0E4F2AC536CC4AD4BA4E95DEED55A414A697CA43EDE0F0D +:206B0000E87ADD4EA9FC50F3EFC53CB29B3B4C244BC766F0E60C9B6CE48DC46BD3465D5948 +:206B2000222E87C8A6EFB382C16D8A5EBE31EFBB82E0C9E253550BDC27F086A1015F0BE810 +:206B40005084329D9EBE58F2747638B4B7E28ED19ACA73EE03D95A18985290EB78B7672FE1 +:206B60008B949E2E93102B1ADAA6E6B181278CA9F0116202DB7377197B30106BBE2DF80BF7 +:206B80008D2664AA968CCC4D711BF149121CEBB04257A377B45D07E5E1CBE6122CC09CE5A9 +:206BA0009E198730260A21549E5E21B27EBD6B81B6239B998B33AD8CA29E2A33437E06DA8A +:206BC000026A8842D4CDFDD3C1B62F8CAB8ED11D1325BDC802796B504BF59A5A314F4F3689 +:206BE000BC65F3FDFDCC208A3277251F710C2FA4E5DB6F04673DE603294ADABD78E3469DCC +:206C00008E90DE4EE349CE3189D196FC01EC560F695A3AA8A9EFD9FFD332E52576C372B53D +:206C200053EAFB7BE019B8A30011E073593FAD1A4718054EC9DCC67A6AB8F872EC8D97FE59 +:206C400013BEAE619CB844EF4D7ECE99542C5AD9BAC828087CF91D6007D4F50ADA456E0CD1 +:206C6000DC15B730D8CEB1716A3F6B742E793744D12C03D5E850441CDE57FA29E91B8D77FD +:206C8000CB2E887C85B1A7AF774C5A288267D0E9D9979AB377A568B5CED86A0AE184FB0A0A +:206CA00081B8D2E7473B8A2FC44724737ECE6C1B8C9047AC76102B37D78836321AAB4A1F46 +:206CC0000BD5F6F3881E07FFFF69D62BD66E2C0272F7D12168722A9F4A798BC1993AF53F50 +:206CE00018154AD26B56A9A32634DDFB9B5CC5D8C2A7CA20CDC6E3E979218BDBA325314588 +:206D00006F8C8131684B3054B617A8D286BBD7E86F564AD5A2A5A3F5AD9507DB006FB5DD60 +:206D200050F8CF2F8B4E2489A9BCA977AABEDFAA7A1209B1ACB7126167A7FC265DCC389DC7 +:206D4000080AE3DDF2A5AF083E30C3BCD2218093E151417E18CF5398B27D69CB4FB4B32D17 +:206D6000FE79C5B96D8F885CEF9E0202C5CDCA358799913C9F4842E4DAFC42098BC26DF156 +:206D8000DFDF1EF06A68C7C8052D34619B688FEBD55F386417DB0FC61DCC59F1C412079942 +:206DA00036C174D9B5CAEBB1F49F886833403D2EB79CE28239409F6B90436F8FAE81348322 +:206DC00061BDC25270067AF6F4CB679175861DD55FABDBBC07E07D9A39959822D387BF7542 +:206DE000F9A0E38E5A2E1DE1666801FD0BE7B6F323A1F7732975FA0CFA119E2032F7AC0329 +:206E00003BD62DA4694B05F1178CA33AAA5C611B3C9A6F1C84D18E82F29F51807C1F48F4E5 +:206E2000CBE766DC01207FB2C0F3C58F1FA33D2E3CB87FFF332C248A7B286F80763D5A3486 +:206E40009AEB04495393C68A3CCDB8E3BB20A727D85DB056DAA3E8F2B5FD2F8009A710B674 +:206E60005E30645C890CD7AE62625B77BD51B7FC3DF6570D4B926198DFA0DC4F88A4D27DC1 +:206E80000EA8C51172F5CAF88AF0AF64B6D06714227DD2F66EF0E5D02113762112F356B25D +:206EA000B317C21FC3E24176E6306E0337A64D8FA8B56BBFE7C5EE018D086BFAF42788F6D6 +:206EC000D841DC586B706E8D8A13C078493AD9F66D4A8BC280A3424811BE9238B11DC33657 +:206EE0008F287C044693020A57D89E3359A43177779B05524B2609868318848AAB512DAFE7 +:206F00004055A33FB5DDF8126D2D8D714BD765104F933EBF5C680717843369521CF59BA2AE +:206F200070E6317405870A85C96737E1D97411804AD1C7B033A410D14C88CF995F624E3848 +:206F400067DD3A0F98AF2713FB1E3E101D6D48B0CF2D0A526DFC904B81754993AEF192CBD0 +:206F6000FED3769664ECD764374397BDF73655DF07FEB5A45339916B055D85C03D69AAF2AB +:206F800069E5C0ABE2BC0EDE80F3C9E3ABBF9ADE52FEBA24FF5CABE6F988234A301BFD6EEF +:206FA000C2FEB33A6F9B40BB5A56FD8458F9C3A88C47BC50CE533CB0C7A09DCAF109A120BD +:206FC000C3B1410A2131E4ED87126BF197D08A7D79394235A5A9076092461ABB30B20E23CE +:206FE0000BD0835D7BA08EB6562E15011677C1FBB9CB3956FE5A95A5BB7B6EE5011C49D22E +:20700000DC40C1070A8F50C7690469F81E415CA01BC5D9F2995606539CF48075C03798DAD2 +:2070200005A30F51FA5C61C1387C063DD418A744D19D200280FE70D77401CB1FA623315DF7 +:207040001A2192DD441A5273B5EA3124B9E4D70AD53A305F8F3F5018DFBFCA9FA2E048E369 +:20706000654F656E7A237D44519A987AC69A5132B0BABEF56E3CAE54C9195944977F741564 +:207080005778F679ED2378C448D20F4D09631EA82F0C700EED8D6AE8810ACD2A6AEAB7614B +:2070A000761ADFE025B7085F43955F246C84FD7CCCC99219E456159698A23EE04EB231B418 +:2070C00034B2BB53A363C30ED38851B8F55811AC031F42C3D5BFAE85B69CFB71D20A087572 +:2070E00072FD68A11CBD71FF95F06DC39FB78C69471BEA420D21D230EA5358666315E77047 +:20710000EDCB2B95CD66575DFE6F133C9A6F704B4CE4C2A75155E7E7D3662509EB363E1E9F +:20712000FBA236103D346A3AF8EF31C532DB26BA9AAB32E628929E38860C39B30A8266121E +:207140002A445080130C06981F7A69E7D22F58FA12DE37D0E26E09204E4AEBB8F86DCD51CA +:20716000BE8FFE096DD3B8BD58DA943CB3C8729AFC490308F485ED78E6B092A3BD193E83ED +:20718000E1D12E5AF00554BC6B51D887C0D71566071B44F5922EF57120A314275F8D22ED09 +:2071A000F5E4B71EE92443736AE626A135BDE13A1EA4D25B7CBA522D705DBDCA164562F98C +:2071C000B86940A9F37A6ABB1806690192F73428BE65F612B5C5BC52568B526657B979AA27 +:2071E00050F5950909DCB73D1D2770794F2D614105E7EBA82EBAACFB4B7920716397C4E681 +:20720000135324938B90CA5D100078EB3C5575688697FF196A83715D1651C0F9592F483618 +:20722000C28B85E1ECB2264AA31A2C6E138AB950363F6C55D7B957D3A418A7B28973F8DEB9 +:20724000907B1D9E6E37E0831CFEAAE22E22F272DF454EBB4DDDCD8647F1F311E58E8F70AE +:2072600042D528F273939828F69264F734E39F6703FBE945A63BF1A4D526D4BE8D1E48965F +:207280007C4A1C63F88B26CBB4B6C6A773875066D34506E87E4153ED2B440D8E2EFCB412AF +:2072A000A118EB9A52CFDEFD123C09CC8FA3EE4EB4CDC96696E5B2186D0B7260F0CA1E7676 +:2072C00009D0D45B2E787CAA96A184FA6DBBC1826C15E2408115DFED728BFD18C78DBCC4CF +:2072E0000D7BB156B1BA4BF182A390E1061B00FC3EA920D110AF7CAA2F4C732056B0ED6384 +:207300002212D1A7C7369EC51F571348E06D4302BDE87362B209D21370C1B1F55344102B3B +:20732000158A32B45BD2A5D33B0C2D5B1DF8BD94DF64ECE3BBF18A2D43D29F48199FB80EFF +:20734000498B6E61A5E5E59207781F9D322759CF6B4FE6DBFDE60B53F720386F10F24F1BE7 +:207360006C823CE08E77B6FEA525DE589A05AEE368C27AAD19BB1AC6A9BDF38E4BB3D36CF1 +:2073800015C33D7CD011C139C7052AF27FC9DEE83AB416FB4D07D6BD20A47C9D46F189AA5E +:2073A000F39A589F875DF4968218BC05585E3237FA3C2530EB7EDADC2FFCE447778AB7EDBC +:2073C00077692A6914696B31DE7C20EB64CEDE61B6FF3D15F87E6C17E394FCFD5DCE038F1E +:2073E0007EDA51F799D1AC9AE92F533D20320E6D360ECECE6359E2D3F18DF62238AB68CCCA +:2074000067659927ABD55AFADF889C2A601A3EC67280DB1C2487F1A171656434F9AD162BE6 +:2074200040EEC1BD43F56B4E58B6B7350403A1AC42D662874E08B2121B7B164871149670C7 +:20744000706F9934117EE413BB3C4B835AF3C2BCA6254896F5A043126AEEDDDC2ED682EC54 +:207460008C7003908D02511A9E74FE10D6148D41E047FE5FA82FE6531CA23C1984E93A84D9 +:2074800038651978550867CC39E487463B459503851C3BAB20283CDE433E379886B86DDF69 +:2074A00058EAA55F169BF67A17CB40FA6F58CCE9B012AF004E0FC487C36035BD5CD8D49106 +:2074C000B577A48147C4CFA11FC7A606CDB1D1D3B8D9F3DBA7441956F9AF29AE6DBC070FB5 +:2074E000807451322064FFE6F7EC73B9767AECFACD6B7A41296CB5D1F505E8B2C4B06969DF +:20750000D1E52DC59F5D59E2A7FC00AD9904CC8AB400CBFBDDB56DB3206391935FAE031452 +:207520007997E3F74386313F8144A2CF8B576A55032788C25151A1A5162F693406AA17301C +:20754000AD0160C4E392B11F00C4F6678EA21AD4C90076B2D1412EAC5653CCCEA463267711 +:20756000E2B467158DE8F8401613AE0A5FCD5E9B9F9FAEC23531E4774CA53950232ABA2234 +:20758000A880CCE864CB24A542DD5CBDB200B0E4A912D0C566D9E1B34E255A18C5E1606328 +:2075A000C9C92CF3A98707C656A2903C3C2F08FC7CC1C6FFEBA597F242C9C26FA8209092A9 +:2075C000D105CDBE927B10B2E6BE7A29DCB10E74D6C324E80534554F62D5E141F8DDC2F6BD +:2075E0009B75153AFDDAD1BE315D177D08BC077440100A907E07E28D757422CE21E63AE18C +:20760000BA460E205C4A38B360245912338367C2249CC6E713014282FEFBE40F54D1082956 +:20762000341B939BD6E938609EFD5FAC9A3B45BA4DFAA4666495C9E97CBA5A7C18E84108AB +:207640000AE1231A2D4CF365354C9B4087B8343D39875ACF8C9F63A9E37FFB6581A4E70433 +:2076600006F507AD4A5123144B0EFA869E90C191DCD1F389FD43E3DFB6990FE746FFE896FD +:20768000A85FEF318BB2F4770A168D12148319BA5512E19578425A5EC26D567729A22AE1D1 +:2076A000A505EED9F0D71374CB03D52F6A5D280BC8F725F4A8D210340ECA583359F11301E8 +:2076C0009E056ACDBB375020B22E7314F6C5CEF565AEF7235923259E518701B7F27603EC36 +:2076E000AD23AA1BD1E967C035CF0A67DA91269C0C780FCA8F9A16713D06804B94EA0EAC1F +:207700005AE664EB97726634B9653EF32A15E911CD3F74180250B579F98209B93856DD1ED1 +:2077200065A64BFA0520B85F0D390C4C5D2E26D624AA79071328F7F576DCF9907510320190 +:20774000713A8169DF1CD167C4A2CBC1949FC8B1C1332747B845146460B593C97BD7E6CF74 +:2077600022DA148B1B41E9DDBC678CF2D7B7CB758185F21322DC08DEA4839152D314875422 +:207780004784DAC76F3F2C7326EB5772006E52A3170C96EE835D285E2081C49718674D21FD +:2077A000A3B6BB6B640946E980C6BE74ED001238CB9063D9C16E8347A026A06903144948F8 +:2077C000A0B0741D59CD1F4FEFACBAFC7CF7D55056C7606F37BC12DC952BC0624D61A358F3 +:2077E000E1B43C413C3E1CBD6692681AB5BA8058F1CEF284B3CA51260B9BA229B8C91184B3 +:207800005DB8419157EBD664E1AB5C3093B253F4F3C59A72A8E2BC973E4DC786EAA54CE924 +:2078200041657CBF1C31EF33428BBF9034D52BAD57A7E2740E9827A8B05CD43AC40AA06545 +:20784000C61BBC90CE82FC09EC584B84B086D4FCB2D60DDD73232EEF2820A53F7C1ACB0ECD +:20786000AF356118DBBEBB42095C0E5A8B13CD1AFBB1D38B1457601F8C9FDA2985240E6288 +:20788000CE14B86AF997567A45152B816ADC3ECC4F493C6C3D45A890A1FF5731C9DFFD3F28 +:2078A00067B6124A8A93F1F19710B701C0E48952E70C7EABB9E17213147E060F2034FD91AE +:2078C00034525EE6B6FFE53ECB140D62D92DD689B381D4689AD4C1C72BB1C544772E79CD1D +:2078E0007AC17702D8DD4C748B639AB4768060E5F7B5DB78342CA2C8BDE66AFAEE5DBE2CE3 +:20790000AC8A033E7E9C2B62358BB33687EDCD13BF768DBF67540FAFD7AE4DF6F941C7F396 +:207920003BC4ABDB684D3E749852FB6B6FF44DE36CF01F16BD8564A088155D89D41A5812C6 +:2079400078E3CF72A093F67D4024240CD910BEC8CD8C21ECAA606B88A8C422BEAD23BCC9DE +:207960001B8905EB0AEEC6E702092320EFE4019AE6079B9D29CB725AC9AC0497A5A24D2960 +:20798000C9174ED7C730A0B0BE90AAFC1D20C5A9CAD8E895DD3D7AC152E32B456E1CAA9B14 +:2079A000CB3E269DCB02065371AA8F48072230CDCD306757C2F5D9F2B7594C5C26D8ADAB72 +:2079C0003F7D0F9221555D1709C9E07CA22CE030FF4075AE88A2B60E6843B6B8B3E9FEBE93 +:2079E0009E63F79B40A4B311ED14A86023CF93A521AF9411A9B32B47DC72234061FF177737 +:207A000062783FA51B3802A146BCD84B9BACCCCBF7898FE72261447872F3534E6C924FE245 +:207A20005EEA2FEEADD308D96AEFA05FD8DF04BE7BA93C10D26F6BDB1D75EEB979F2C0A5AF +:207A400063E4072ADA18175C19845156166C18E743EA1251EE472AC6823CBE289978E255E3 +:207A6000DA4E549E9B9E7EBE99BDF11EF342C3447BB918C2001D5F2742CC685904AB075C44 +:207A800065BD37D114D41F01FA111C846255808D958B16809A6ECBB8F8521296AF90320A97 +:207AA000416612B639D7AB72702A5C8FFAA50E5648C80BFB673D36AB71116BA02E82636403 +:207AC000767B5D1732A0A1F3FD2532B408206DFAD4A3634A8040B344637728C8F3F85A5307 +:207AE000B50A1F3F5F939561A9A7B704FBC108C0AE953F45BA1FF56EA98337BF1EAA0B13E7 +:207B0000EA911C136D6BBB45823767B117F10281E1BAAC76D4E1FAC93B9D9D39AFD4E4FA43 +:207B2000A7C60C4735C1DA682792280973ACC5B41BF9AA6DEAC6F512CD5975264EDE34B414 +:207B4000A4FF7D6F245A5857B18E81BF8D1650AD102C140BC247DB9AA74189D829FB446759 +:207B6000934F17805C5C9A07272723E46E4EF14EE3590989D665BB22621318680E10816306 +:207B800018540BCFB65A83B2A80385647A6D8CED3C8C558E37BAB68B329114E0C875A6E30C +:207BA000AF205B130713F0A6FDA18A28E0189DF8D6B23DBB7B42FF2AFB95A84ED86029B6F8 +:207BC000DEA2DD80782224D7729BDACF83F5F6D7E42C46E1ECF15B961E4E2ED313E26D273D +:207BE00043EEFF6B3CCAABA2921D4171E1CE80E1D7757AAC35C8539B3B12A24B429B77A299 +:207C000058EC5C798CE3C0FEFF4ABE180F428B31B2DF21BC8684CB38A17A50918286E7117B +:207C2000577E496EFBDBF0879D8CCB949DABECE7C537A0C87C0B4F03ACFD91ED73B215C466 +:207C40002A1CB711CA0C8613FBC3DE49565835CC93EC30A925EFC9B4F68C53B570ACD3D1E0 +:207C6000A4CE5D1F17D423A03AA0EB163FBBBE8A37F410BD387D0CBBD6157CDE2D8439AFF9 +:207C800075B54E946021E9EC85F5ECC9C2AB9F98FE13305DB9B1873203240EB0E34573E28C +:207CA000B6A4FB663268B689A760133B359CDDC7CC4435F639142D5E32058A4B85DE21AE15 +:207CC00020BBC55A18F2E52595236696B05C71B9D8FCB4A9ECB20277D92702CA1E79F2C847 +:207CE0005B20207128D5AB7F3F9E9E0451F38AD318DD66D3D7D23737A52B68118A2C40B8F5 +:207D00008B7D67C1D18144851500F170E5FB8AA285DA6F3BFAF1A52F763F16D114ABE8404B +:207D2000B71D69739B877E8735FE007C9FEFB449C1A0E17192B0121DCA636B489ACA036562 +:207D4000409A3BB0D57E7AF1776099630039E917CF8E528C33D951199264B6005DEFD05CBF +:207D600067805C531C2EC3CF9897C0F39C2902D12D4373F1ECA8D0D7543806DAF92206ED8E +:207D800092C6DC9DBA6CD6FD6E12E4D0DB34CC9F9C85D4B6ED014A3BA70BB6BF010BC6DF75 +:207DA0009F8B37AF99969241318F4EFC22E1D06DD927FB496396FBDC68D49AACA374CCD41A +:207DC000290EAC90181BADDBBE878873EEFDCB773F45DB4F257CE44E960C4D14FE11E85A33 +:207DE000DE25BEA4514F6A2786CF546CE9BDFCA108F6A4408836C9C79A3657F01D148C365B +:207E00008371BEF2A584E28580F41D9EFBD97320049E2D83010D0C372607972691782F775C +:207E2000E24CCED42BCE416A34090F592DF3C9EE551392EA30AE1ECEF605432CFE3BF842C7 +:207E40009BDAA99EC96A62CF46F833505A2AC7C1119A441BB90FC1416CE65C2B6D08744956 +:207E6000A7E46E9E973267ED24B3D14BAE9A17B079638FB16919BFE64F5F15D66504BD3A10 +:207E80008E4E7A211DE5CA3927844C37FE045F75F2F23212D92B82F742083A2B8C41975258 +:207EA000EA29819F52CCE9BFBD0966110CD0596448C461DA0331325D844CBFAA099D924C2C +:207EC000C92F184932FCC163336EF3D6E4BD593F3E1D5BD4AFAE961B5DB7ABE27321731DF7 +:207EE000AEE9CDD8F99C33BF459216987EDADEAE7FAD0A3CE10B6746EA829D23AC6FF7B05D +:207F0000ACCBF9856B286089441B924E4751EB2DF7F5E8297C218C30B925C5E8CEBF85C04E +:207F2000C45553CFE63838FB8C617D1E85C48F68B5B2DAD32561CF5D9241C60061C27AEE03 +:207F40004E5E38F191A9FD40407DFC68AA26B15B9BA9B451DB2BDC0D01D8C5603574621780 +:207F600000E1E4CBA0A310F509CA26BCFAB670AC33C559EE7E3098067902EC3653B465B361 +:207F800081701F20BD379045CF2776DA51A07D9F72A8FC36F0A4082FCB25D8F318C6484657 +:207FA0002D55E87A0F30A81F1304BCCA831B92241D03055521BE86F769B08A7366348ED3FF +:207FC00050FE0CF90D2586CDD9CD0FF8B03EAD278DCF11BB9262C9DCED82D46134A89EF388 +:207FE0005C104B98980BFDAC15F77C9D324EA867AE347252591D63024E3627E741AD5807D2 +:2080000081B4CEC6E3FFD9801D85E2472781E80CBD9BAB5D8D302920976A085EDA77995CE2 +:208020007B7622107766FF40FAC6E3FD52D63C47A7449F7EC07D9A4DC43E2A079EC5DCCE4A +:20804000DA23BA0CA72770E7D918AD4862F2BC7A4D651BF011B6BC818E8B87F225F282CA12 +:20806000DA482F7C02BF480D782425BE96E7D9E39E70B7473082EAB92B9C9BF9BB6D29B0A8 +:20808000578D8D95006D844143B4477EBEABEC1ABDE5AE884EA2AC81153A6E20171194559A +:2080A0003A1BE881BE89E2B31E0CE6244B8340F371A94D255BA65EF91BCCA55EDBA5ED6E48 +:2080C0004E8AC45B6A68FB558F55F7DE2C0870CB355C1C54A1A3DFE82000D16165B5F6DC15 +:2080E000A07070C273190F033C8666D2F07ACF7CEB5D7AFD160E3956E954E06C73BBF9C609 +:20810000EF0B75A1E5EC24BD343746E3597539282F6CEE416E4446357F6A8F980F83A28B14 +:208120004F6E68A4ECF1557C8FEB799A72FFC72D9EAD8105A1B6348347D3F27941D85E3FBC +:2081400003801BFE431073759DCD0485C827F5538E959F513F7F77EC27D73AD7060375ADB0 +:208160004DDB5D653532EDF5180E6AAA00E70C1AB2CA3440FA41D61C38B555653F574FFDDF +:2081800035751B48A584D356BC8ABFEBA20B11393FE21EEF75313C4AD3EC768F1407D93255 +:2081A00047B131A6E5E4C04516B7C9B0FB73B07C0687CDD7B0F4D3C543D52645EA971405B8 +:2081C000C935237995F9573EA8BE34F475AE7E43A419EA6D5C8960C8CA866CD935692F4E9F +:2081E000B688ACD6E63E62165A48FE4663BC98479B0852448F8828FFEDC43B0CF5794AC058 +:20820000A1AEF2AF3795300DE43F515E2E478A4E3D91866D7B9BA026EE1B8CCCB6DBF3E7DD +:2082200011C8D7C9C5A19BF06A5DA279DF8A385A2620642FFC93A00AB88BB58F119306B6FE +:20824000E735171B83F7F357053AF57F522B2E0D50A56DEEE7E6FB26BAC892EDCC62349B65 +:208260007031571CF0815BED059C79FD0784ACF821FB9F3A7BF0EB795BCD4322C3688225C8 +:2082800066CE47F81EC7FD7EC5A55F85E300DA4C0AC9A810E92C02D2DA8ED65E4F9093989A +:2082A00091D0F7737A9E06DAD19E022F35916DFA4C39F60B68124F0AA0315BCBE813EBC632 +:2082C000BC19EBC4E0DDE443FBCBD9CA1FC43F7DFBA206D186057D3A7B472A536A15650451 +:2082E00032B84C1A176EFF23E58B7012AD578A4D2CF0D046FC4692058E7045926561CED96D +:20830000CDF63409AB3122B501AD617C24A55AD0C8500A85A617CD6B4F9F153A0233E3A893 +:208320003279EE2F9F6B65AD3565D8D411259BF0793E69D24C5D0E8A939F1D5721A4BAF604 +:20834000906340F0BD3BA67869FED1E2F2A1DE41F9B9D3A7E8AC6139D4E45313B4FE9FB39C +:20836000ADAC86D356D8719F6276FC0133690E8F9D9695AD4C42F77C6340A76478F9BF05A6 +:20838000EF8B58E67D21E3FE1092ADBD7A418EBA966AE0593712804470237B96CFF6E164A3 +:2083A0003906FABB78A27CE35644FB20C2E4B3AEEFDC63B676E52C6D1249BEAC381A9BF119 +:2083C00098ADD69F89E9925480E7C510F31BABE35EF01D8A904DEE5EF0CF2830A583A3F1C2 +:2083E0000B33A538766519F95FA52AF2B4241694D0F58EBDE633BE656F20A087A279EA9537 +:208400002F155976D58744A60277B2D3659B04B3E29182AF7E5F7EEFBE8062B2BEAF3C0F56 +:20842000903AA78497FCF861D76D64B65514C08B8792C07C81D6F3ABCEDF1CDE1A30F55FBA +:20844000ED9ACE35F1765E371F7DD4827ED79D9BF620E03F3A24C4E5FB5BDA347C2E6E203F +:208460006A747BBF17EBBF3E9CB73844238ED28138B73E08282FD887E00351AC606F77FA07 +:20848000C5A9636B89271701FDF1434E4AE57414C0F05DA4E147A125B8C6328DF470E59BE2 +:2084A000EFE555061D872D214A84B256BC21314302E05DB6CB19C5A731C5121CB8E2B72D8D +:2084C0005C0B1BA772CF8DB69554594CBD0DDE2B454C960099540D26FB19DC873960D7C0A0 +:2084E00050D5B18BAA4138F8226D9A439C93C1055DA6B2CC147B41B1C28F52E412B3B73A60 +:208500008932F71CA5F1802A246B9079BB5A2C6B5DDB84B178A13DCA74D824D2B824D998ED +:20852000202D95BADC51F271042A28E20F67AF2B03AAF1D737087321C63B5E81B5A2D9E54A +:208540004CC1FEC76320B68E39BA44865D6B2327A191BE29181260DDBC7503855264262B73 +:208560009C730E7B4BAF6D157EA2834ED65D666B7CE02FACB4043B51DA91144C2CAAFBFEDD +:20858000F8FF2BFD7052B4C7B5CD015414DD5DF42622574FC6FC61DB30F61ECDB715D7E9DD +:2085A000CD0AB4F86A31715A79461F77919E440595F191DE74D379DDC510E260EF3725A56C +:2085C000CDB9D6389AB58A0274EE3FF5A62A84959AD51A086F9645C450C6BE617515B58119 +:2085E0004E64F221BD3D16CA89DDA5AF917F38341FAD0F8B71D54F9148842D0AF33C78B9B7 +:2086000064B0699D0A9DFE5CCF42BD5ABC313E73606529A097A78453434C1C55B8B24D9986 +:208620008FBF0180EB399D57030EA903E0DD07B2FE5E81E219205ECBB753A6A8BA591F4B2A +:2086400030AA1730AD20B7B79CD33546C9D0082776755B757D10481E06CC5830CDFEFF3307 +:2086600042D046EEFA1514BCC29C801DCEB11DBE81F723EF3A4DDAE281367413F8E5E1EDCA +:208680005939AE10268501096861EEA01A6EDC085EAC3D3DEDA13E3F99335C9E25C3348918 +:2086A000A306A76D33EB9AB0FE12086ABCAA045F5909C4C5A5C63D911C9247C71E6DF22FBE +:2086C000BC281F38CEE55EB7312235E830C032CDA22BC299EC69F98C7BA41DA566980B1B31 +:2086E0002A123D1BD7D221B42F78C49F838AABBC263815F98A0AA4263B58C8024DF9DE702F +:20870000AA5FF2BF9A67597D085B729A97B1FC68EEB499CF36DB8F1170BE86B9655A506E08 +:2087200017CBAA67FD531CC3BE373AAFBB11CB5BB56B0EF5A4C21CDB332FFF7E57777D9508 +:208740009DF92F434F850201056C088E926150CB5548DFF850549645510D0E798C274E410B +:208760008FB6C400ED22B450F8D509FF902D030F5E8C12FBD450EC45E729B13E43A25F2A80 +:2087800046ACCE5103E3A2DE415F46AE3B73ED8899DAFC94996688D238807A1B0CEACA8FB3 +:2087A0004FE6A4E3FC63FDAB14ACDB48E65781DB98DB9C86E2B1C73B43110E3E4B66A4CD8E +:2087C00079B05D1DC582060BE7E0492A550DE1F5808CF95A3AF551B1B17307584967A24E79 +:2087E000B0092C965E0D80C91FEA85DAA0FE3860FB17112E74EDC21F2B4015700B53854006 +:208800000FBED175D55F91D95EDBD62E733DC0218B18D92435D1F8E761215D9296EBC7EFAC +:208820006CF97A5A4ED1E848DDFDF673232EEF89A844D34161FEF0D0174989EA6F9E6F8CAA +:20884000A5ABD6D0986CE9051EA507FC2DB753C9B40643D2D43BC3BB887E63773E883A4CE2 +:20886000DD11BC2DC73933208BEB2E79A13AA2B94A3CC195C231CDF953C511BA76EE419AC4 +:208880005765C0151B986981296F1D448381C660669C6FB9F06EEA4C08F8FB373DE8D1247D +:2088A0003B3A24268B4A7581C92773C17F0C6E5A9B02AF829F19FEDDE43352971007289087 +:2088C0007D9FFF431F88E616F033D5B622A4D8B9AF1334A1FB072B85ADAC33FCDEAC1DC258 +:2088E0004254C35AC1AD83E10AF4B152563E15345383A5C266D661AE4C1B576027FD065FE6 +:20890000846562DCFFFD4C9A82A8085E657F65DC5597A5E70A1A16C8FA0152FA7FA48F5DC9 +:20892000704DF02537F797D87474D51E24FA3C753A54511810F02B372E9489D85FE57D7170 +:208940004A7617B92993BC5224A7FC5811D1B6D9288C18B0C39459DBC38CA08933BC05BBFF +:20896000BCB5C65B732FEB575289B428B7229DE0EACFDD1987594BC084A85A296AC8F0C643 +:20898000F3EEAD86BADCB80B61F8FCBA1CF918407DDB75E7B89A8CC595CA77C5F525422C74 +:2089A000A36945BDD211C2679BAA68FE58333C5D7E0B05BD7B3EC5450A6C9336AF3E92F40E +:2089C000ABEEAC65F8F39771BDF21CEF4483A6D618E2F01E008C8B1B20B48ECE82F75B704F +:2089E0001287DCA49737E3DBC98258F80A3BE22B348B5CC14F76F1D11D75E6F56310AA8375 +:208A000089CBC1DAD2B5542A0B9F4194C6F72DA33BC85FA44F73A5ECD2A3A06679053F685D +:208A2000E57B75A8EC585C44CE4FC7738EE72C81EA920C97ABB5E4DFD1EE1AC6B6AA5AC3FE +:208A40000973DA90DF6E00788E78BD143BF83938595832C8B8357E0221A1F5436F18B6D4CD +:208A6000C2710A8B7236F5A91CE75E7F7F210E4066358404E62B4EE37C4D975D39ED415C35 +:208A8000D6EE7FE9282864E19177F91EAAEB5D08AD775EB683A9A670C1209FA04616198469 +:208AA0004293BA3689822D0638C914A461EDB3CF3E4FE51927D7CC42A38BCFCAAE7E04AFED +:208AC00073FB03704AB6BA61ACC8E722C89F11CC40EF568CF6DAD056C903A969666EB19DD2 +:208AE0002A5302120CEAA82B2147133A80D3DF9711E882ADD8CEF6458B5C19CB5B6D067884 +:208B000067F61CF958012CB1DB6AE3FA7052DBC39FFCA03DF554866A25BFC2BE18980A84D8 +:208B2000875B6F4D56A00CA0F468A5AE571DCB16E137A7420330B225B943B4EFB6C47EFD52 +:208B4000F399955F1D59CAF73945339CF573FDF5A08D09818A9172576F2B158CD08D5E4FD7 +:208B60005E7EA48BF6EE58C4A3A4F017254DDF4F722F073D55BF439FC9F5A842C6F9810138 +:208B8000A1F80C42A19877F8F9A9BF5D776E34AE56A958B640806B4C083484FF60786DCA6F +:208BA000D7B9922F595F8D9A107D06FE9B59CEEEDCEC411EC6231D30186CE23E79622B45F8 +:208BC000E732DD9134DE3CCEAB6E5E142581D7CE6EDCE0547945AB734A077972BA40F84252 +:208BE0002774EC9EB471F31AE7D483C8961697F9FA2AB81CB89A348ADC5FD0DCBE6461D298 +:208C00001CDF42102D4CDAE5A67319D0FF99DEFA50937920FE360ED1C55C67FD1EC8D2048D +:208C2000D2BA85E18417707AC82D64F98FB2BD5994546FC4977EA9B728DBD75AB74031E444 +:208C400023E35FE7D49D8D0E7562E964263ABA90B5AE105AB21B4CDD3A654DDEF31E05A9A2 +:208C60009AB76BFA4CBEFAC95C53A1E2FB5E566BA9B34AC3E5C58ABE73DE1A4C41BD83286A +:208C80003AD85F47D8DC14544DF2F913482FFD5255641CF5AF7BFD12D6984F41F6A6E51B52 +:208CA0005A29D523D45CC7D27E9BC4BB7AEE2E14C8F927F25BD9E94EF78BF5ED8116704F2F +:208CC0001C918239B45328EBD1281FE5A4183B9981CEDFBB1657AFB9016FB47F85C933DCC7 +:208CE000B3EE307607F267019C992AF0D6EFDA5A9E314223417DF45B008B1AF66C8C238904 +:208D00000049584C2501D3F50CD5C62AD4FD12ED5DDB33AE10A20B14669DE7EF21733C5DE7 +:208D20004DBB365005D21E6FE10BBE5EBB48381F54D06954697BF866FCAEC022D7E9809957 +:208D4000E076846FE9EA14E3285CD8FC3A7E3D2E9280DEE55A43B004175B1BE7E69EB6347D +:208D600011760DEC43AF64D3635BA84D743D1C42A47A933310FC2C10BFA48AA9972B34725E +:208D8000D791DDC3C0F3955F3FF7A14EE3D525DD887DD62442460A8D2DCA2B8B4CACF3256A +:208DA00022BD37F64C05AD6942DA4988585EDAE6A3D37D0FA3449D6D5809EDB3ECDBC82931 +:208DC0009C41A1660B63E9C23B9EA405AAE7E6CF4F030DE51653BD4E0CF8F4588426E23EFC +:208DE0000D770DC343D795C7886933B1E927CAC559221AB0613731BD8880593286B2C7E4F4 +:208E0000AF074B826DCD4B0069398DDAAC8CC135D0A521C8217800D905DEC9CAF20447AEE2 +:208E2000E56E3BC4E020AEDFF0606AD2901B621081E646A7847E36F2289E606EAE6975D834 +:208E4000D20BAA4BB4593008CF309F7217155E7A8B5210A560EC98B04D05E9DA30EAAA1FC9 +:208E6000624E445CA908D8E4269D68446F526FAA8B6075A9F79F255FD351007D14B061E71C +:208E80006B7D9E1095C3F565BF844AB248252B3A7892302D71C539CF3D84B18C6DDCC36A60 +:208EA000C43D76ABB6D45F864C38714B2D257902BD28EC2E09435740EEC0AF24CF85DFAED0 +:208EC0000770FFC35AC88B77E2777EE1FE05ECE1B2E1DD08A65ADFEB985CF130DE9D4F216B +:208EE0009FDABBF68B6627DB5179CEACCF4E4C3DE08155CFFCA826B1C0CC74DD98FA99243F +:208F000044367793EA110132DD733B482219974FE8C1B745D1FD5D4FEF8C7A3C9BCB0F9B4B +:208F20005CE919F171E52CBFE407AED390009D6333B543058268A2C99CEB21BFE58C5C32BA +:208F40009E747E5AA29D22D8588B2F072621B07C970AFB998FC19F2FF1463B13A708617DFD +:208F60006C85ED381FE4AF5C91287A8E561AD8064E3EE46CD2E6BD9F47A647D973B7A60EE3 +:208F80005C944752FB22C543405D862C65EC021AFF12F1490C75ECEDE9BC184867C0471F30 +:208FA00064F5A8DA3EEA38E67237C655EF3055050C50683D59568A766DBD2A2ABA3E178096 +:208FC000615790FDD27B2D3272475C4C0525C179B4074336EF9AF1DD764382AA0DDF591214 +:208FE000E9A37473DDFE991722CB3EBAB61068F6AC03036D02CF28C83E6C126F2CC3C70E9B +:20900000F9F6F5A38EA00921BB1B45A0213BB57516B76E2E6CD53E110326559E2BB30E61CE +:20902000A967D9A82B46EAF133A6F0B0FE528539964EC3FD9C1DE56F63D36490C3FA7021A3 +:20904000C2838B067115159980B79C25026BDA153E922207C22779BA08836F22AF34E99D18 +:20906000C783B2279A21739064214968A8FD729F4B700C901EE45E4F9C2185B875D51AA718 +:2090800013189A1F2AA10E3359EC64B577AEF9EEF27D0C6BB8C1B0C7FB033A2CEA330A33E2 +:2090A000F2F4F5B75AD0F4755605CF30D262292D63458D7F6CD0D93F1FB9CF548FBD729F47 +:2090C0007810720DF006E814DB2CE771617DF09AF71EB712F7BEC117359D4C492AF209BF1A +:2090E000B37FD29038CB5AC0022C839DE5CB81BB3BBADA7CE7CF2376E55A2326269AFCDACD +:20910000ABB640B68B60CC33D83C2FBAF4D1AE1CE2DB076BF2E26DEDD565298BCB86CEFD1B +:20912000680BE2F8BC8F864C5782637AD2669AD63DEBE853789706920D08488E2E2689276E +:209140006341BF2B0CB116E1C484D8D26D10CA4B9A7ECBC7566AB8FE211C948104599E8E4E +:209160007157FF756BEEC1AEC339CB1CB9BAA7B66C85090E5FF056110BCF9E13A12FC076E9 +:20918000EEB6FBF512BC3A4B370F2F62727B5FD04DCA4A63473E6DAB7B0159FF8A759E1D06 +:2091A0004E874EAC0787CA9CA88D42BEA9FB463342F8FBF68BE56CC2FEE182D799CC1BC356 +:2091C000D3FDF29B56CA4F96B839FCC0175F38E1325089DACBFA877606711F7BF830C3C08E +:2091E000DAD5920A00ED1ADF6FAAB108A5408385C104BE63F856D8143DFF24B2B6A6872941 +:2092000019B1E51CCFBD2BE1AFF1D981051DF704C418DDF7A1B0B1246423D7AACFF46C7552 +:209220001C31C027541798DA9E5B84D29080ADC3E634006489B50C06B121C34206F1FDD3E2 +:2092400055754A5141847ECB34DFEEBEE3584F01D1F2E2B0055BA2EEB310B563C5B8AE20E6 +:2092600078EA3BAC16871B3F3229A24D0B5271CFDF8D10869D4DC9F8F4FCC9093E912AB4AB +:20928000534B4309CA542D9B175FACB57FC48F40CB1603A72EEE2F8B0D21D0CD08B964259F +:2092A000A748CE3C2E1A90DF83FF168906B6A5D4C25C38B49973548CAD863C4EACFFA3B0F7 +:2092C000926A674FAB72D866501C384D6E3E1066EBAA2A37C7B6FBAA9220C6124EA2F0B13B +:2092E000C10BDC58161403D7002645EC15EDADF6E2BAF5A87AD6B3C171F044EFCAFAC27CDB +:2093000006F502862E7B52F406D00E7EF24661974947ADB992469A1FD06650CCD5DD475C1B +:20932000D402A2F50E42B3E546CE59AA5792C51F88BDF9BE5EC8069354EBF5BD5822E408E2 +:20934000FC711627B8237DBFCEA9A8474D492E84926924AC002D53223921256FD1B920ADEC +:20936000D084D3D8FFE17B51300007360E520CE4AEE6CEC737D7E4DC1C3D75CACA49FEA540 +:209380006D359664BC1D7EDD7D630122B00E8A56ABE5B034838D158D8C5FE17F0891827060 +:2093A000D182D46022BF6731E36BC3660D2C476961D233B1D923DA34568A74D0C8D4614DBE +:2093C00084890EF6B0B77EA807921A832722A1A647674BC51F359945E79F0C422BCE0D0956 +:2093E000D6318DA40F396A650D1181E0A366E0D4D31EDD54BA0E9324FC138CB01DBFB5CB9A +:209400007A9F000B6DBDBF68A4BB401E3F81740D0B408DDF6179BD5683779941DEC46C351E +:209420002BA344ABB2AD0A0706F1EF9C5A8044E2824A64C263A48A60186DC27B167884A521 +:20944000DC2A0EC26A803F653988FA4FDD35F7BEB9A8F191EBB15336F9FD45E60A16383E18 +:20946000C67CBF128F179E47926C2E13C5A0E3D0E86002849DB894787C878D9808CE73D582 +:20948000E3D4F14C16A9B3F2B2454829889C34C6D7A1DC707B777CA9D09FEBD8F0C1DDFB58 +:2094A00067431519F977C5C06264AA2F36FCED4C4BF680F6C66FFBCC829A23CC6D2DCCA40D +:2094C00020EFA2D9AFD68619422884922F0FC56E913477618D836C92BA8848AEDD8C8FDE34 +:2094E0008B8B26B21D6D6DD538DD5B0164403164B52211DDF74A2496F9308D9603336FA0B7 +:209500002D3F8C8F28A8C9AC6AC9B9FB191CE12AB1EE8502042802EF7E2DB35A283800E21B +:20952000389A09AAC1EF737267A138D47D1CC386EDABD04A990E6ECC6F2B87D01786E6D83C +:20954000AF211A35273900ECB543FD0C75A1AB6500D7E82779367CA747FD44154B9CA7F3A3 +:2095600008911078B8BE4366D460DE054A8B1DFE55AE5422C2866C65A0F4489C1F11C92F72 +:2095800059F08760099C74F42D7A5F4B26BFD679C95D9C486424D8D5BEAB0D4BB37EE7D21F +:2095A000DA66ECE665B88DC9FEE2EE5B21E347503B4EF8F7571823B082F8F596FB5735A775 +:2095C00085FD4F7E0E159FD6ED86CE1011A6E4865B570252B6B42791B5FCCAC2ABA24F3EF3 +:2095E000163AE6B215433AE872C5749607E478420D2121545B34BA2078E93E1119956EBA91 +:20960000FCCD256B63989329129168F385297000DFE15C40278770378DE5641710CDB96783 +:2096200037831BD3DF6C17536457E5229A007152C149B42D30FED6373DD4D8FB4204466EAA +:20964000EE85B82BF733F09892740EE820530F6C135C6291A78477BDE189DBC5AB25731CEE +:209660009C7702392545B7AA7B5CAE4DB756CF910748CD24704E2C9794ED637EBB1FB99844 +:209680001B32A37A9AF3AEE0C795BD6DDB2F92F04FB0B90F21643F6B086FA01201898722E1 +:2096A000170517EF8609A4560F82DD8D8186759453558646A8A59A6B04272EEE5EBF19842D +:2096C00036F046CED077B6DAB3FDC62D3D07B4161470A95F7486AFBF64BAF710A640DC6D80 +:2096E000C7BE97728FBF36732123B8D2604FBCE9187E61D320D805E1AA3F9723E82CD8C5C7 +:20970000E4CFCD1E9297A1D8C7DC3F5CF8731A705B250306151ED60FA2D2B15614D562EE81 +:20972000B6414D8F7C75B8F125E357A3007B53164FD3A333750C0205CA0CCEA24D529BE8EE +:2097400000888F0DFD4707C464351C861E9FA1CA47B7E85D3E0805CFC88A50AAA588DBD4EE +:209760004A29952C284E540914BE378BA0409F688B8958B05410CF330AB910B9934C1C0B53 +:20978000F5790C345956B3C84B6FC340481FDBD1C1F473B4213352A77991F5236C0BF7ACBC +:2097A000417DDBBDAC480D7FE91065D57B349137D091F11D604C644AE67ABBEC8306333469 +:2097C00046D74DD2E5BC2DD6DA339DEDF3067099B40A883E7397E8165A0A1BC59451A85B58 +:2097E0005698F8AB9E07D5F3A7F6D55FBD03E5DBBDA29CA54D7F7B2D6029AE5BC240B09B27 +:209800000C312886BD0D5D500C71A89E89F339ED6C4ABFDE5C9BD95F9E9D9A5A854F97ED78 +:20982000ADEF17297662F11453CB7C4F7229839CD924C6BEF05AF389D26D0653C89D79947B +:20984000835CA1F2231B4358302618EC46DAF7A6202E8B1695CB199358325600BFD31553D1 +:209860002F298E3B48A4E10CA78E61A7ED8500BAE6270A659FF2C4F6B6C0D1C04022FED780 +:209880008D706C7A36E940D2F7FF01FC572A05D1F8316628D8F995B737DA34E325D1C63A78 +:2098A000E51BA36A51FB0DCEA30C9D4C6DEA8889CFAC7B1DF9975DCD6BEE91F20835BBC90A +:2098C0009E349F1FA54140463036ED84392FDB3C3FD965C81F9EE1679A88B83612025D2C3F +:2098E0000CC618562ACF09F9C5CCEC2738EFE4686AA41A132891352CB6DD076D2A556C9C33 +:209900000CDC0AE564169830E5883388C693125DC0763B3E5116E6130D301DB30A7E4F301B +:20992000F177FE79137924983192281A4AB63A3433DD7295097B06157BC0BA8ABD013FB2A9 +:2099400013828103D83E9804B3DE24DE0F03BDB881AC97D23F6B6C26787BE9901973379988 +:209960008F610706F006AA6EE335B5262E980C2B4EC89B1F59B32A40E088FC59C1034FB620 +:20998000C759765044BE26F1A07B1D45B28C319B0E31E1CCA356A75D77089C06E3BE99EF0E +:2099A00016AC64B48A16D720B42F05B9FFF87CA5B570C989B22F8FF1E725BDBB6ECE362B84 +:2099C0007CB95D3817DBF7B5180D5A4CE373A2C6FB8B6D5452D9F82B0ED37B6D1D387C4423 +:2099E0006211252284D3FD3D7B25D779C888DC7D8A20CDD123494D16FA433A2ECD06E3A76A +:209A000036170977F323A4E66C8271794880070B46C5BE1D169D3F19257C2711F13358E100 +:209A20001644DA8F0DD6201FEC3AED2923A1A106F5A22E440DB882C6299EF6C928F5007869 +:209A4000C6C453AE66656C30C099C00078CFD1285BDD9177B8D15D8576420F4C0CC999ADE2 +:209A600023CE906773031BF99E71D3B34DF3987262025654B1F9C426C130819C38D92FF5B0 +:209A800030C02E914263B815FB832BA759596A45781E06095BE954825CD1B0BF97E0057CA1 +:209AA00046FF30D7965E1929E7487446B3400BCF733A4A8CD8293832769B31D845B15B6AAB +:209AC000C202AD0A123662C0637E50DA50080BF0100B40296627C6FCB9678C7BBC9903DC15 +:209AE0004255DCDB408D51C8D72C07560A75BA648A6D5464AA40FC6FB269D909F55D0BF1E6 +:209B00003AF4F2601D7569E024DD7F9BD19199399AE70661E26F73A8B67459DE0BDB4DA310 +:209B20001A8F56AAE7018B6171A37B40088A008DB62BC19C6EA3A74A02D3D5F3B6D582A729 +:209B40008B309236B1B5C0A505FB62225DBBA39D7DC1C0A7A782F080DE1EA323FD5DF5C6C6 +:209B600001405B01687A79A9B3EDB2C7E5E167B84F4EEA7C79E85D61C951E3C56B637153D0 +:209B8000FBB226B0C490A8C30BF1E2A63FD247AC3E48925DA2C99D7121757AB02A966BCD55 +:209BA00077B613145A2BEAB0BBAF06F1E7B579AC5FD6B01F3475FF23D91CA4A67F38752EA8 +:209BC000D71673BE21DA53C6603EC02E316CD206604A99B1AFA1D5F79037C7EFB67E3BD680 +:209BE0003115A3C708A436F38DBEE22F711F0EC04444BD8C52A953EDDB9B5C9B6CB09D42B2 +:209C0000A7436F7875DB776AEF258C02CA87A0B7E37CC82A505205D5CA000C19D1EE7E7986 +:209C2000103D3A90DCE95ED8FAF14339E4338405361F1DFC17740F22644BE7978E1CA7372C +:209C4000C0EAD80669C6291C2EE4DAB355DE4EF1B74D0E84A97FE156049EB76C27E0A1A2F3 +:209C60007D8EED433DCE9D8BFC2005794CFFBFF608D4E8AB94AEBDE89B1EF1DF1E8E90D0F1 +:209C8000A59BF8BF5BD42C0A02A1896E7C86E31EC03CAEC7504E04F48C0F88F92B3C1063CE +:209CA0005F9185CE5FE5154DC1A7209158DAC74366F281FD5BE5C8384C28A9A8FC72EB8AA8 +:209CC000D57A1CCE64F1D18716EAA1BD3CABA1149108AB9F4AFC3AA00236EB715298680FAC +:209CE000F127388DF008ACA8E7F7AAD2F923EE4DA2471BDEF578732A9737437727EF26E7F3 +:209D0000EF2AC8313D4F54A885465D2825A4C35B08D608FB3544D9D634A73AA18B97FA0493 +:209D2000137A312685F2E580A27083FD508FC16341B901B3FEF95AF29B893B339061C39007 +:209D40007BFD145237548AE7E6B11ED05784BD72F6EC8AF30743FC32C658DE5E96A6DA7FD4 +:209D6000F74386F76F5EC105DCCDC4EB849A80EDF811420E2B84967B84E0EFF79C776A9244 +:209D8000D1097182F4CFF8F8772B4CA3F6C876D9DAA3F651F7B68F404C92E2BC30952E22D4 +:209DA0005E8AB14673F37E890731C7175E05DF688A43B8857D7E7564D120853F6046050356 +:209DC0009B0B4E3A1B2286AE1D05D6ACC6DD775D99E9D4DEB61FD1FF0BD388586B97376594 +:209DE0006D7490F3F8D9E3E3B58AC9AF64FABC5FE142BE82F0C3E8217F06FE19516BFC398C +:209E000001B8B46125E3FD169358E42A6EAE96A026E1E5859E703BA0BF49BACBABC71A4655 +:209E2000D7D3F90A16D09FF5548C3A0C66D1F8D644050B604C97A59063393AF823CC798846 +:209E40009EF514E0D0F88C5C902F3C3F5FE513CEA3C61360866EDE3C2478EFB29F5F63D212 +:209E6000EB1D5659F00DDC3E835205D73AC48A44FF3A328F538B7FB30BB899C374ED4BC6FC +:209E80000021DCF13F2E94561D454D7C2A8B03761AF3DD6DDB153449CDA0DC21595D7B5570 +:209EA000E4F67ED00411EA42D272D81515269B42933D5B0BC4A6403F49C0B4B904835C5424 +:209EC0002D332A15DF41A80272D8F574354EFA7484B5AEA4F6AE7D8D7155951D37E5EB338A +:209EE000FB72D393CF0625FAE03BE04DEA51B807BBF51DEDE11933CD4C7006369DB1B8990E +:209F00005269F4C1E211D0248CAD063FE941F0C49ADFB45F0422E6ABB38CBF7D11CB60ABE9 +:209F2000025211E0E7B4578282A28D9C18AC80C5950260FEB5A90BBF2625B5A7C20264E541 +:209F400097B74A3B5BECFA92C9D4156006B446C8AB062FA70EFB23E657166FFC1D479BB65B +:209F6000BE662153EB9FE3E688C423BB01287B80C3AF593CF3A3DEF935F4A4BC2A5907AB76 +:209F800091FA3214214C8F59582AA7CF941A9DF287509463FB822B189AF0E3EF85ECE2A485 +:209FA0003C36207838BBAE7630E43D23F4F2F88FBDA562A3ED6E8982FA9B9AAE5DFD9117F3 +:209FC000C5E64BB21CE4F1B7731AFD8F294B35FD85D29330F643825E532DB54976E5563CD4 +:209FE0002DAFD432B89255654246617199E116F3ED9DA70F3E9D4693FEF1F726B5B052A93E +:20A000003ED5633C03EE5D71D1841CEA5AECBFF41CFC0C13EA30256C01014D2529BF20819C +:20A020006C7B735BC50FA66C4EEA7BCCBDEF65D0E7C8545A2076C508685311434C7AE9D0D7 +:20A0400027CCD413A84BF2D82AA226539B446ADB23209EEE7D394105DEEEBD1D125556587A +:20A06000F63D40B97FB07817644E7EE4B68BE672CD2144671AB7D35F13F3AC610871470BCF +:20A0800031563708358237C11539D4D7DE4A3AB7938F133B2FA5047B241A89BC214204C0CC +:20A0A0002E496F9517A55B9B908F4B69CE87589BB10B34918308EAA8678038B485C366A297 +:20A0C000435653C7E03DC6625AA7B2BE546F15CBA1BAB9B86CD9A11855D21E106C3821E2AE +:20A0E000DF4A957FA89797AB68C262CE510DD3653085B007797B04207BFC947FDE44C4526C +:20A10000F8050DD902BB91F9A44ABA216660B1407BA10794F4EE0153CACF9DB246A2B1FE29 +:20A12000641BCA59DCB3EDFC1B7EFADF933E27EEAB1D4D38E53DAE7BC24DF427DB41183582 +:20A140001CE177E0531757B5B748A0864922DD96FBBE8F589751BF90A6AB9D4AED2986186F +:20A16000626BF36BD2BF50D36CF9A75459097D474BE977E68D2BF970D1AFD2CC3B6743B213 +:20A1800010719727C438586C7D7AD4BD4815174982AD1A6B238FCF417DC9F488590217458C +:20A1A000F9989701C0E5F9EE6BFAF92C8DD054FCBFA4462DD81538E1A37CFAA4459278B714 +:20A1C0008700C2A98BC2C53F9F9DC75430DEA320BE3A7CDD5154D8762A19229DF557F58409 +:20A1E000DFED3C7B094DF5E963136745A72329436D9BB656BBDD8F0D3AB87FEE6CAFE49416 +:20A200008192698FD414BE875D2565E13540232D7E778D39EF4A6869FF968EDCFB995F4181 +:20A220005282E082929D7390CADBD7E06364B101A337A5A30A302EAE186E9CF3960947109E +:20A2400095307A5D2433A5A38FEE7471A34C486DB4C0B20CF9D5158FBB77D9B715ACEADDCF +:20A26000FDCF5032ABD2925C2C3159E02E76A2790691A7B5D55A3192D7E32BBD41B2CEFB8D +:20A28000B51CDD53DE4660022688DF3792BC9130CEE070498E42A2D47F0315E4E949751E77 +:20A2A000F7C035CA98144AE7531031FE0924FB1021BD3F4AD98DBAAB8AC3306CB32ED8F27B +:20A2C00058C4B3955E53CAF741C78BE031709BD52FB77701679831A203C56FE30E21DC616E +:20A2E000F81FB4CF96BF6BDE816D8ABB1F83F0F779BF9A6D0CA311938EB144926E543F3191 +:20A300002E0871878D61DB3C8385A4E39C611DA13D0C6CCB212B4B626B980CFF2E65562B25 +:20A3200005E90D43D80A6822DF8A5606F005EAD802DAB76ECBAFBE247953794F867EA13F22 +:20A3400072C4A84C434C4CE192CAE25E96DBDFAEDB391C451551FA5EA343C27AE1D78D32B1 +:20A36000903EE2BCCF93B039C09CDBB480ABB7750F2663678305560C24896FCEF0F47FAFFF +:20A38000AE198C04830308AE8ABF31CB4D1DC0E124D7D2B9324A0B31427105B7CF242E9B71 +:20A3A000BAD76653A8F717E240A29D9BCFCE6E8BD71BD1CBE6DAAB46BF881B3B6827D7A128 +:20A3C000B8BC9A322B3421AC4D38EFCA26BC878B44518217125F21D375926C0576DFCD585A +:20A3E00012BE9D970836893928C83D010CEF919EB7E3685FDA07D943196BAC61E2F24250AC +:20A40000C5E04ED6982B51613C193EA9F56099C25700948F8F37C570B9871C0C02AE5157DD +:20A420009CB6062EE6460EF823E3178FE06A5CC0EC639B5D2BAA18682B95014BE1F2BAEC31 +:20A440003736ADC4B68CBA182E2444ACB55657CC604A5D888AE8B523084EE3963A61EA80ED +:20A4600098D52E2473A73967042D98D6FB471F2FB5ED6D06264229ECD857B30F68BF043E48 +:20A48000BBD16F2ECB264350B4A136AD946E982030C6AEDD039F06A3749FEEF37917C836CF +:20A4A000CB8351390296D14C48DE851FC2B3A82E3C3B7FE5FF43A7CB720A79EDA91D701D36 +:20A4C00025E9ACFFC4B56B3863F6D5EAB66BD417AEFF8F228B613ADCEDB57E6685C1070C44 +:20A4E0001779B2EA9DB5FCB1B653E74D2E034E9E4757C5648EEFF64970B796D305BE1A9354 +:20A5000011F34BA9C3B081ABFFC35B22DFE53389E387F17C4C932B0A7EA8CBE26C022FA5E5 +:20A52000BCEDA6B654FC196B529D3044C41DF32B7A3062D55DA16E030363B50FB826F72D64 +:20A54000589DD2A34027C4273D5CC143EB6FF0B49886035D630FB742301D650EA6B26BB286 +:20A560004FD159A6F44B6A98EB13A9AD39D95C134558D9615FBE11AE4348D2D7639050BDBF +:20A580000ED42E5950D27F6D12EBC1E9DFF1D399FD7B08C3025829079B101E6A40321C9A39 +:20A5A000F2C5BF613354F3C2F4B0268BA9C843AC0B94F009D6692073CAF07DD425E3FB3328 +:20A5C000F18AF3486259ED235E5DE0424FE999722A29DF45C8AEDDCEEF153EE8B96A872549 +:20A5E000B4ECD51CDB990D510596E3F501846B04DC9A915F4E28D9A50CB5A454381A109B81 +:20A60000FE12B4B005A252774F164EEF31CD9389262815426B0B85AABCAB73A3190E9B38D9 +:20A62000A9449D27E4D33B3844231777E0D4C3D582988FE992074D16677A94CDDA180D2609 +:20A640009390D6C3B3D7B7E8824B66A9450783D63E50D3A73F0D0326A9F0C084FB9CB3CA26 +:20A66000DC23606298C3B79F8E1A703916134E36E8BFB6F54EFC057C8C59AC4B3691194B46 +:20A6800032E5C9F63376A7B917D32B14C824A43D38C229AEFEA665F65582ADAEDFBE85556C +:20A6A0003913EBDD042443BCEF0EF61EF0A4A9A8674D19A35E068689F109EBAD8A1243EC29 +:20A6C0002C4CA056CF0A711BD26C78D84A7836C0F05CB1EB1E203BAD056EE114E02C446E2D +:20A6E000875B2E863EC0991F5C9D284815294CE513B1073DC1906C20F03DC860C793773FEC +:20A7000059E45FCB1D1A9C9A83924E5468FA9D2CB079B59B01ABDD11375FE77FDD5059A34B +:20A720008C8B9AB7BEDEBB3652B7BA60C30CAC0DA68EDF30EDC2881AB4703CE73480A71B28 +:20A74000561D33F5A448112CD4BC65E8C5A190DFAF6393DC9EE6A9925A76FE16619C001052 +:20A760001579033C6EEF826754E6EDF12E7D00351A9BFD0AFC19CD591124873D6C972F9F0D +:20A78000C22AD8273408CBC599FA3BA9523B8BBB954EA2C946F6373C49AB20553CA707F276 +:20A7A000D4547D704D8014F1CB4A78FCC8E8557EE7764E3E9AB47887FBE4F97B7E0BE2F2C0 +:20A7C00074542854A3F3BD5069896D3C47A5DAF4DD5D71C9F662C2EFCC4137A1310733F878 +:20A7E0000A352B8C2D8DD67F8E8DB74936581CAA359DA4001824FDE57C9B88A15E00D4AA35 +:20A80000B32807120EE854DDDA537F918739410B62F59EAA35550FDF86B61A7A4BD4731B40 +:20A82000EF92D2214A396C96405E134185BCA07311E7EAD3A7CD3A5227502802948DC83961 +:20A84000F9A9D7C097C7408A60B41D47D9A6F276062CD2C246FF40440933E37A890F265DF5 +:20A860005822FC03F512979A268081698D4C6D992B1908D53D15D91AD2B47F9CB28972D72D +:20A8800009609709BC1080AF1B2A288D154510782BC7FBBBCC11AB59DDEC78632962E81B1D +:20A8A00021ED656AA9A8D65BE84C5199F318010BC3B531251D4F1D53B667B025058A0F01C9 +:20A8C000F1A9D686FEF047D17B82957F71B9D3CD2F5E756FB1CF9848035321506A5D80665C +:20A8E00089E949480B1FB122F93E10607BC9440AE1FF3F3CDA1E46AB6419D11AD650E5E385 +:20A9000003733325888523767B3A5F2465AB62030A9ECC5666BC4E84AB8CACBA07F7BBF909 +:20A9200063DC230A240EAF234D7A6650AAF57B4372174D042EA4CE797C0E561027AFCBB792 +:20A94000856D0CECD95DB5844D473111F6F7F75F2FC8CC737112E48E48CCD6FA7A4426CBC7 +:20A96000CB5C12869B6A2E0C09C8BF0CDFCFCA728C83566E9CBAD0CD8EB79A06397BA6C18D +:20A9800047519601BA42866478B59E448C0EB67D3281C69F2E4A268BD71000DB9EE65B8A5A +:20A9A00046F95E638F4A55F0512F9A2B2E139413C69C64AA9700BBF0868D216974B6917BC7 +:20A9C00060B37C0AF66C8FE6D03CFE113838A85DB24A360B114C3B0CB602F65E8EA8C90982 +:20A9E00079339955288C9B4E23C867086ED4CCE2F65BB321559CDBE76C879620FEAFE10ABD +:20AA00007EEA91C96562A52BBA78B964D5A30D49F11296DBD587ED8D7129ADCD9999CE69F9 +:20AA20002CB27471E747F3B9C08ECDCEF6E03B275EC5D0B0B810EB2B2BAF53AF3D14C346A1 +:20AA400072C8C8AC812577DDC6E21FC92FEFF2B86E3B18C6C5E7931F968C537102DB6B558E +:20AA600017C7E5967A143BD692940605A36D5253EE7232885D9614D4754427C450E1AA0381 +:20AA80009E0268063B7FDB467F5555C98980E8E80F8C6C633BC75172C406EC87119BDAD63A +:20AAA000CEA9460ADF2BA4E5CE950176FC83E0617D42F2CF318F59BF311B9FBA35DB44F061 +:20AAC000E41168E65D4DBC3C4A9A535A4E11442A2BAD368D03BE391647B9885A21FD20F078 +:20AAE000EDBC4209BFAF1CA0251AFAA8126D1853A0551A9B8A8591CC5EA18DF80FD01405DB +:20AB0000408763F9F39CAB57180F43C25FB4C070C7962DABB9F5C65E1B62908C8F3C5197BF +:20AB2000AF9E9BD539E6B3F412DE14391B042A9E6F9F638BDA6AFEA5D653EADDF713D1C2FE +:20AB4000E03D874AD4CCD13F2CD108EEAD9CEDC76C1AF61B8673C21347AFECEF7AE5BCD93D +:20AB60006C335877BE2B5277C180BA333608168351A8A7BDE98BB45BCDD5C6E9973B095A4A +:20AB80001A21083F6E117EBD91FBB4DFC6912F82E3DEB6B99B4886B55CE30468C57745E1F7 +:20ABA00083CF60E5FF1BD2C983A8412243B15DA1C8228588ACA6F29FA23C8CE717B8B37E9E +:20ABC000C13A0B6E7B1D89E7A5AEC0C70DA456F12D51B2A55C657A7E7D36858AAEDE4E03FA +:20ABE00081D4A95356010EEC905E8245138D8744F9337F8481EEBA9C2082E626896AC78CAB +:20AC0000E7AD02EF7DB0E518961D3C49B5A5C80988FA64EEE8E10BFE7599328D5C7AE4FBFA +:20AC2000EE457C3515C09A145A3EC1BAC501DD13E4BE2746B79EE4520913946090F516217E +:20AC40004BE5F69436A212BE6FA839338FCFDE13DFD581882761F24756016E9D75B3CDE00B +:20AC600019BA43F3CA06522BF4CEB04D18A5A83FB8C9283FB31DD61125B17362C1ACDFB2D3 +:20AC80000E930FD81E4048ADBCEE8F502DACA20747FE24765431866F849F412D28A4FD3FDC +:20ACA000796D11054E4580BEDE40F4382F85A9B4E09E7656A0984036E6799C27599414FB56 +:20ACC00018C1712471DFF815F3324ADBE22D2E002BCB9D57E3B03E54D50EFF2E2D6DEE4A31 +:20ACE000B7279C911CE2AF42BD26A90C1C6B564B58401F16A865884725A95A13236A0A100F +:20AD0000A5E5F564FE53620465DE25BF32554EB4A2C9DB095D40B223092A6FB6FDC9355184 +:20AD20000F135F267455B4BD7BF558139DCB8F8F16BEE53423300C3825F29D864021D510CD +:20AD40006F1B0610D386403C0F63D6207916CEF181D2371095D35EDB5378BE342E7055AF2E +:20AD6000EA5DD438845A8152A6B924A9161EC864B339A4E64EEDAB569158548E24372154F6 +:20AD80006D17A4286642EC9AB7AE4C57494794D4516A6F0FF61F1FDDD1767FC4DAE4C8D902 +:20ADA0000D5CA73F46319EE7C1D6E0379E13366D18889D4BCC4923E95AE8BF673F23DCA651 +:20ADC0002015FB5E8BA0F4072622F2FFB5BB3CC58A8A410E5096EE787C96E022D385B31136 +:20ADE00055FBDC32DCA11C4EF83A161245DA4B95EA4493AC0F3FDDFDBB9E5447457D163C18 +:20AE0000C04BBA6F367FF6753B6D2F1E064F97B6B651AF44CEAD385FA2CF6B96B6184F2C80 +:20AE2000187A32D8EC9D09C643B7132D1823DC23BD834A260C62FEC0ED2295F780297F53B8 +:20AE40006317FA67FB6AE0D2B4521994930CC82012F74735E6CFD07447F56B632684C2E7EB +:20AE600000387C9407A61E01C9E47BAD4C8EE685B7ADB9A4A0168034A4342FD4E8DD4B9DF1 +:20AE8000A60154DBAABA4791A9D0931AB20A90A6E490885E88B01F96A92BEAA2C723BD3505 +:20AEA000F02450BACA85BD8E073DA0067D09006A4E84DE1B74FB2A2617E92077E0EE8C186D +:20AEC000703C882773C98B07A075A348FD6B8AAE69404C0F4C3A50756C204205251F36C944 +:20AEE0005A9FBD5C2D0F1F996CEA9FE514037A4C35EDF87DFBE257C9192039EA52ED5850BE +:20AF00006D49F6D9D4F1E09214342276E4EC3C10B79AEC7F286126E7EA15143EC472563614 +:20AF2000DF9BEF1604A6E261687D9529C8A5408414491BF942628299F7F4ACAEAA291F98D2 +:20AF400068AE0381F89CFCD650EA85EAE32BEDCE328FE5776AC92856616241EA61BD8323FF +:20AF6000FA70D4EAC04DF39AB85A5E7F4B7EC55AFF8148CA1D0BC6070B4F6A246E6B8091DF +:20AF800071873EF9771E0EF7496A3AE97ED15FE322F424C4F8519903F39C3270F05285CDD9 +:20AFA000C6B488B65A1A05CC84E5654E612AE2A8FA28C282A69EC6D46BFB74FED3A09FDD58 +:20AFC000D308B884C6959CB615FEDCD8B1C700A6F53B895AF1ADC6A7AE1123AB1B8541CA72 +:20AFE000AEB1BDA9B0A4B2F06FAC3B1BF6A4A3C03743B2AB68FFE828CC061B1415FB007B4E +:20B0000029B9BE3940AFDA35EE63535E6E79581FC46C83C6A7FD859E6BA69FEB678F21B552 +:20B02000049DAFC2FAB29AE046655A75461B2DA485B3BCC42FEE1BB5553C723F01A63778EF +:20B040003536510C694ACB60CAE1BC79D588CBAE05ADAA5876BB1B4353A1A93A8EF770E2A3 +:20B060006705ADD4FA564EA898E29E8C571866D5997F18C5C111C48E90ACFB23EB7BB1AE17 +:20B08000324311622869751ADDE8046ECC0D33CF8149C5E803492A0D11384E72F4B1DB65AE +:20B0A00005ADBA758D3CCA19531B21293AD0F5F2AFD117592C25ECE14CB39427F50637E67A +:20B0C0005EAA505525933353224EBFF65F3B10C820DF5F12086EAFD1F113CFD111342E3F32 +:20B0E000FE7132FE83005D98EBA8C29891F84B730DB3C3DD690526522843A8F77B1EAF3538 +:20B10000EB9A60D5646E47F52452C98E3E2AB79D7D0DEEBB9340AF5225BAAE3FE1CCFF60FF +:20B120009E94626B8250EC5407052C184CF2D088148E67692B55EB2CEB180114F67EFBABDD +:20B140006B9775F6B0897533C352967A2F7C7C95B3596E1D8F4D52236DC6F1607B6E2CFE41 +:20B16000703B8458AC77CDC248BAA480CAA78BB3881FB796443B311FD7C7705AFAAE6AD3B1 +:20B18000158685257656362AE37C3CF808E0793603178ED1A974D4E70195D72F769DA9ACBF +:20B1A000897621F47BA81004B6B12F783C6F397DAAE941571390B3FEEDD6712C2423B19569 +:20B1C000AC8133331432C1AA6A64A92B313A3B673C936DCE07C70A8BA90976765DDF827043 +:20B1E00005FB1A0624D6EDCE98217A4C254620646DDF17C20EFEFBE40C2EB6E5157462CF6D +:20B20000F522542CE784624ECE9CB3A9C60012450AF1A1AAA484B5062B50474DEBC5735DE1 +:20B22000BFD7B91115F615D6E74321F04A08BA33F46E5457F84B32A5D3380C351F62D15623 +:20B24000E9FAB0A6221B170C11C0BBA709017E4697B05F6232E66A5F833F0F53A61ECE694C +:20B26000A9C900D5058865275FCF7A9ED840FC33308FBD95F6DB6F1F4D6EEBBAF47F11DFAE +:20B28000923701874997C2619061C9DEDFB0E72A9E9759A808BEFF5101C988D045D1EC565C +:20B2A000F9806D2FF9465CC609194388CADA428C4A41B91858C2F9F5CA884BE0270759A0B1 +:20B2C000847ABF0AA8129A8CA220D58BAF7181108EC1E7B5294773DEB0962FD788B619B7EE +:20B2E0001576267F2D6D848F0A257017284CA6D02822586AC50DF7DCD1D31C39129C243D18 +:20B30000E72B2590BF16F3A693431B365FDFF9E59B72CA527596B3648FFCAB13A7D826C4B8 +:20B3200099C89D43245946F4A6D80F27F53C07BE8E9E7EA259C194806B0BFCABA6CE512CE3 +:20B34000155D170032ABB7C83491C0978249F07917E820DCB88AC9B86C21CDD89ACB0CCF88 +:20B360000808F3DDD68F09A6CC8CC1CE59C167786E3933A6572E7207D7BC132FF39A2AA14E +:20B380001C8D3DF716B56CF2D65EB832EDEC5528164F68B62959950C987F26A151BBBEC223 +:20B3A00090D3045D1CC54497A6B236517B1B95F88864DCC1D491B11369D91DCE9214976A85 +:20B3C0009FB0F9D1E24753E5165010BC4969C22A6347A477A3B047A55224A9E7AEA26975EB +:20B3E0006ACC13CEE50BF8D1FFFE184989F41D9CDEAB7D40D858C074343B921172038A042A +:20B400009F08D1E8721AA0E5E6AB47633F8FF63526B58662837DF7D1D961BD5B03F98C5BC7 +:20B42000CB70242ACA0B47750C272ABAFEA8D63C6BD25FE0ACC11477079F153A1D0AFF167E +:20B44000E4A5C7A1D61759DB7C083F1AC5E3AA70077BD890763BF9A5108F95CC28E30FE701 +:20B4600019E56F0BCE2E4244AF999A7FBA4278A035C77CD615F82A18B214F5E15E6E5A9B63 +:20B4800090B99919B129D76BFEB925B6095BB37DD88682850674307E26A0AAB6A7D180794B +:20B4A0008D4383349A029F57E300D1914B01FBB124FBA75F08FE9BD8DDC9B4D2605D89C75F +:20B4C000509A430400C54A92BEDE7D227D1B8D2965930F44E0ED92F0539CFBF1629AA8A355 +:20B4E0004D14A2293D0127A84660EE3427627F1E47C8AFC1FD4D3FC2D7CD56FEDD3D820EB9 +:20B50000B1CBE3422638ECC749B69707E508DD9D0CDC0C62A5B3478D27D19BDBE9D1A39197 +:20B52000D9599F877624053DFF5216CD73585C7A3A12447B31F8FD0D351C5A4DF801578FED +:20B54000918D523018C703FB15FE6947412DF31E23BB7284B12D5941BAB2A734DE67982498 +:20B560003D706B44A831A51AE9282CBDA58619F6B654B47B91277B373AC75B1EA8F9D16DA7 +:20B5800046B6D65712D95C39175A9A43955B6E891EBF0FB1DB4C8B43361B357E72C9215C7F +:20B5A00075AE953D14BBC35CB27A18FC008E566C24E67F0456995E927E2419689C9FC41575 +:20B5C000537DB0ADC1DA32D59A3F03D579D270822871C8AF3A578C44F52AD25B455B4933D5 +:20B5E000DA382A5794EDA2556C12289FE912A175E2424387EDCE08B1D06F43CF75C40DF3FE +:20B60000D51F4522299B8446A9481BED9FE628A939543EB5A280ABD6612551385DEE79F10B +:20B620008D14E3242404108298760CE0D07903A3A53F1A371E9C4AEC5A1AF062316D850FA2 +:20B640008EA5A5963DC45B7FC82DBB6585677FF4682A9879E997590C7D0567DCEC3DCEF8F1 +:20B66000D999F0043BFBED647B0D33C93813EBCCD1B8F7A714EF9B938FDD36CF534A17FCDE +:20B680005B35D91B665D204BA7405559B336770CB714EC3C3F4F1DD9DBC60CEDCCEBBBE490 +:20B6A0001AA4B5E291C1D16374A75AD19685D113B2AB74C76015F3858BF16D2C08B376EAB5 +:20B6C0008FB2D5633B899FCB6BF42CCEC19B052E268F0018540B3FF6313569D05E5017E432 +:20B6E00042EF3F528259A37E2FBEB87B92A5B4C7F31F76C116469FA632B44148776CD86C3A +:20B70000D5D3769100B6B595DAA463E6A400A92DAFA30A085ED9AB83A87FB6CC4356C72C3B +:20B72000C877520B776771CDC45F20AB14F39DEFE59F254C3AF1C5EEBC518CC46840B68CB6 +:20B74000EED5C8666A9B35DB348AE06817EC7FAF112EFFCE222B73AF0EFD76C64B704EF3EE +:20B760002387E9B3DDD475FC55DBF3F9B00771E4A32F78954E0D207028E4094D54BAB0A5AA +:20B780008D5F74D166B325D309350B0AC4BE6EB41CE1F4B8BEB86032998F27700A960F4E03 +:20B7A000B3755227F389E50E1F4AA2E7B147891252108E860F2A0EF574AF7DDAEA0070BFAF +:20B7C00027FC362C6AF367E675C3A46C2BDECF1E3D6F219B75E067C35647A640B232DC1FB3 +:20B7E00062879D5868BD297385F95BE23A9882275983A77D2E016009B53666B9F89A109B95 +:20B800006021C9BCABA649C4B9C111FE8532B17CC6DC67E60FB342F65C5429DEDF45241956 +:20B82000F0556F87CC2BC1D664F9278BA62B96C8B50CFA79811B046DD471EED25502E1C7BC +:20B8400089BBB0A457722232EFBDDDE6E889CDEF028ABEEAD6C420BCBCAB73ED8D2CAFB40A +:20B86000B9D64F587B02DB1A1ADFE1E028F5202434A4170212CDCA8E29D195AEF22A6BA673 +:20B88000C4A89619CB55AF8ED4B4776E11D8F7BA65D76760ED6C5267F2F573DC38218819E4 +:20B8A000D1657E020BCA75E8F4009D3DD872280839A8F1C86F5F2B7BC10D2F03924D74995E +:20B8C000181128D939A36F2E3620A7A849B0127F54CF8432EB01012580D442A13E19CCE56C +:20B8E00027BCFDC8B166AF4106BE812259C8A787D0E0372AF77819A27053198DE7174E28CB +:20B90000147AAB6635242ABEF7A8552E055EC13D85DEC38E074D6F29B454C0D01B3402D16A +:20B9200088C0F67CFB51BD573D388870F7078B723B6513C783F19E191F94D8665C846605A4 +:20B94000CDAF0A1A298C8F37FD96329FC072BB728086E70EFED16FF9CF5512BB2743B56760 +:20B9600097B9AB89FC07A7F41E06037A60FFC20A3196E16A5CCA9B295234716FA7241F5A33 +:20B9800041E333D51D1552FFA5598FA6394650C09C8E75F4B2674334BD6D738E19B18BC3D0 +:20B9A00049D0CD9F33CCCC6541B73F0AA162A1A56C213F8416F96ED6BA992C9A68900E493D +:20B9C000EED8865BCA1437F9ECC5BBD58E44A7479FD08AAF275D0E6BD2F7C2D91930FF88D8 +:20B9E0008A0E4ADFD8F8F7ABD4BA479A1946515E073BACE6EF786715560B60F4D5D077A56A +:20BA000065A96F68FFE15C0A01C96A7B59CD68B5DA26873A632ABE1D25682B6337383FA077 +:20BA20004C93992C550FDEE08257723A35090C135E9169EE4C07DD12A3E51DEF0B7AF69433 +:20BA4000DF3EB044E643F65E0EA5B111566C70BA68CEF7ACD9F3DD6EC044F6A132C41C9BBF +:20BA60008BCD57328C2541A8A7265AB19F5F5422547C6F9E8D81ACC34550F146CD5960391A +:20BA8000CBC656808DAB18142201AE49B62751336665E27DD377EB7A77C99BDAD411F8C431 +:20BAA000AED59E0F4187BEEB015A1F13488E2F5B1469C4C81F9CC24FFFA6D7876E51449588 +:20BAC000051DA9F54028B98D5A27F59441771674EC935C74038C252089EE11AE4F39279E06 +:20BAE000D3F5D24739BC182565877A2E915F7B35FE085FF9160C7D737B6DA3ECFF5B281383 +:20BB000087AC1FD8DBA1FF122959E24EB4EAA7B25BB799D61E07A82AF0B69B2670F0A1B134 +:20BB2000D5500AAB84EC079AEE23CFEFCCA4A91F511F24B9343E257B748B68C38DC83A7784 +:20BB400081109C4F87B83739BA2C954CC738C53F6F2693B4D0D810D40FF8B33EC1F1D5E425 +:20BB6000DEC8DE71906103D304F74E5CB569392048D9549C46619B1DD444CE7DE9B9B5A51E +:20BB80007CFC5AF925D422329DB9C31C0D86FBC79E635F690A1B3803F0A83931E43BEAD9F6 +:20BBA000DAA6B3301A6588427DC89A20984B22EBACBD3F06726FAF3C8691248072F9DC2846 +:20BBC0005B2EF61E13EA19DFEED2D1A9EEE10D21AA73F1128E08D91FFFD4F45DF0862CCD5B +:20BBE000804120D2C75183475D46ACE458F49192F5868040B999BF6BE6C604B1A518E9460A +:20BC0000DC09B37DABAEF8B8E8C435FF9B3591E76D0900DE787B5B3E6AD02CEFC97521D575 +:20BC2000B308D23BD43D2CE09F917916A9905CC9AA44814FAFC1DC12FD80107883FE9BC9FC +:20BC4000077F0D907CDB9B5A2438D36F873CA39F1B30C7271CD84B74A83FDBB1197AF39A53 +:20BC6000F3E54D4A14F7E03D4374375ED1167B8E180B4E0908A841DE5C4A97792B93455897 +:20BC8000A4E98E9305258485EC04114D0141B115867B19EF253063F1E6C32D892C6760B8B1 +:20BCA000C5BE76AD655948C85394A576001E00E407ACFEE5F0BC0576742EE462F0D7A3E518 +:20BCC0007D5680668BB3C0CCC3B372608526E9AE997EAAC97E5DFB4267A023289F5400650B +:20BCE000EEACB1E4F7D4B68A894BF0847C41B863B1C8DAE44A357C821804B8AA0CA95A9316 +:20BD0000F039F31283947B9FB71AAAF55968C39CE8ED73C52D18744023895FD0158FF09E21 +:20BD200071C88F2CB4B49C4213A75267ED6D59C22CAD4C9867D547F8D50AC52D79BF663DFD +:20BD4000C6E88CD8127608F4EA1FB5B6F2E7B5081BDB204C76951E690A8AAE3818C172FA90 +:20BD600033B7476922B6D3FB03567E867644527B9E15DCF90094C98C75C098C4DBE0D1CA47 +:20BD80003C34788D8403D66C702EBDEE5A154B674E0E926844BCC4DBD2C0C9DD2B29860AEA +:20BDA000871AA84509B18ABA0DDFCC8FE1B60297E54A206AB1E2D8202D9A778C42C2F1B4C9 +:20BDC000FE852D2450D36602B676B1AE817F7C5BEC6EA5CFFCB8076E53AAD71C64E640A190 +:20BDE000A27BBB607BB87B31FC623152001F1FB899BE934BA0BB6E305959681DE65D969D7A +:20BE00007986388E9CF6C0FFCD4344D77C589C0CCB44CADC0DB304C0EEF93168F0585D33D4 +:20BE20001919BD0206133618BA687E02242F84A19867AB4362472E27AED846609197F73E1C +:20BE4000918E88484219AD7AA15BD58BA3A2B11153A919A69CFD1D80A3E655D671BD8A7C35 +:20BE6000F7BFCC0AEEED81624630EF1C29287B306E83B0ACBCDC50D8851FF7CFDE8FB9C599 +:20BE80000D20C51D77A9DD320322021878EEC15EE91E0AF09CF0338F78933248C32D4B1978 +:20BEA0004443FE6A328114F81C0BB7449BDEEF33A292C2DEAD170606FA67E70EB011C90390 +:20BEC0003E70A88573B605C3550F7E9297E3787D832E79A687F444087D314BEA63924C1CDC +:20BEE000F8FBBF44B7569B83C0A8184FBB1DBE18D95FEF05E2535940975335B3247ACD1D50 +:20BF00009B88CF19D7DFE4AF816D87EC807D6F2F21ADC8DE60B54DAE807CF700A80AF92D82 +:20BF20003CC9DD82196BF7A06B462B821BBC1DD0B2B56569739DDD8BD87B16B91D9B544E37 +:20BF4000546204DE9CFB5DD5297D9209EDF8C7C5B1F4352EB0B0158D0C0733FFBDB221EF00 +:20BF60008D36C6549022144CAFC0DBF4730079014F856EB077D3D5557DABFCF69A751622E0 +:20BF8000EACC3BC4BC292F6FFBBD1541DC723874DB215FA7B82AAA152CB5C44C2478CE6102 +:20BFA00029EF6FCE5E88A901D5BFB5C1ADBE504A197E3B75228F33D83B419F350386C25C93 +:20BFC000441D07E115D513EEBE02AEF452CE66C766F86DCCB8F09F31FEFA347DECC6B4BCA4 +:20BFE0007BACBC398CBE51E12D5CF50B0B44B26E36A5FDBD162B65B45679E3E6C923348783 +:20C00000A008740F8F8FCC57607AF4330218B16274FB6946935682E0E36C6963BFA0FB4068 +:20C0200007E176F10F864FB862B7930F97084AD6FFF35E0E3AD62DAD1113F7B3D0D859E79D +:20C04000A6354BAB9B7D6BF770F0505477C5E08CB18A4CCD66284C66EF5160C8351F34CC99 +:20C06000C63B91ACCF168B0175CC1C37DA4871A518635F2866CC8E7D4E05B3E05498E467E9 +:20C08000786D1C35CB5CDC67382E67AD3E92E6B211030A80A807E201BDAE7924D47831DC8D +:20C0A00050F34ED3089984F469BC3361DD29267A91BDA80A0E900E3C2495EF91DD4C482DE5 +:20C0C0002CC9B1F62AA315ECBB4F48644E7E4490D766E6EB29E9696E3A11C3D7B6E3599F33 +:20C0E00071A5F61383D5887676D16A9C9A225A8288B8786F8D6729584519225BC6573457C7 +:20C1000002D30F3FEC5B31813C4B2E48F3B216F2D4F6F67E4B4C4ED0A54E4A1366546EDB13 +:20C12000445A0D864A594D8994401A00EC32117478902CF5ECFEC96D7E60F3F990C22C270C +:20C14000D630433988E9C5B3C3D0C9C8C3EE8C1487044255D7A9A9B7C56A6522CDE8E79318 +:20C1600048D1BA74773B7F6F84DA20191A20EF4811F50772CBF9B4F675F9B54182EC52219E +:20C18000D9730D1097F0957EA519C31AA247B8CAC495B95AEBE06F59B74B548B97CB5348B9 +:20C1A0005193C14372050477ED0D61813243EB2505D2C7E9E4759033F495D0B32BDB54E952 +:20C1C000AA92497D336BF1E41205F9AD22CE40B8BB34611071C3C9824045E2F718B4B693F3 +:20C1E000D77DE0B7A7A2B49D8F8CE394138914C05A9418B4E29EF54419CAFA82DFABADC7E8 +:20C20000EBF0D6645A8425C02DE09F56812BB4C5A87191CD8798D48FCA4785E6EF7D31CC41 +:20C2200071FE66B135B653775B358277AA0A48B84112FF68C5258BB7F021D7ABED31D532E8 +:20C240009A359D3488C502CEE6A720F8479B84E480DEA1BC84BDDCB791771E597FC2363C71 +:20C26000B4D0248F23E90B995A167E987A08AE26F9D063C73E9944E2553E05B8CE456D0D2E +:20C28000CDF65C1A2CA197FC74CFE5E9659381D6A304D1EE169EB38FC058105E45D8C4E4FE +:20C2A0007D5BC9310837A0A0E093A136967922AD8DDDC7BA763BCFD600EFF2052D1E222D44 +:20C2C000CFA62158A07AAC53CE7B15CF3E5D7D2D338BB01688F83DBA9D9DC467F8B2A71321 +:20C2E00078CAF98E85EF84AEDD7163BDD60C1EE6F0FF69C4DF5375A14F964C3CCB8B3BC653 +:20C300003230EA6D14E86E7B536A1870D5839FE182A7FAC952DC9B87CD5089CC02AC8E9ADE +:20C320003F021B0EEFAE334AABFD1EE4151608C2784B3C2DAD1359C4DCBD22CBF09809A911 +:20C34000B8B61774F57464566DA3CCDD5E93889CBC19BD632A073F003B3A1FD440F7D2C15C +:20C36000C28914679FD3330DB58721BB9906FC5F9F093E26A77E656CFB0E5D840209A39BFE +:20C3800005045AF8ADA27F252A3427A597C685BE112DA82560672D212A51CF8BF8F15A7BD2 +:20C3A0000A9CAB4C3BB7A2BF098528D08A9EC1A9C26AFF6170AAA95D4FFBE1D11BB695ED7A +:20C3C0008FEA1B032AA0657297A27795D7A690AA930FDFC16E0730EE3D3FD73C2CFF003466 +:20C3E000284178227CB21A65400C0B3FBDBE75699228A0BF1E7AD5BA39B3C08694B4C67DA1 +:20C40000380379BE8AA64AEC4E86E3D852437FE755E6932107710BBF38F0531F8F407A7B2B +:20C42000868B9BBB160AC8185219009428D5995E2A6A9DAA1A12D7694266490BF43D8ACADA +:20C4400055DBFBD0F4467570FADB2B73B0AA90812E5908EA7BFECAA44C472DEAD5D21234ED +:20C460009B83071203A5ACCD8049FC09553E4AF1A589CB733A822F1DD72F8BC1232FF79029 +:20C48000CF0200ADE789D831E55AA671DB889622E07F3285AA63AA5AE34D16F3C60B826819 +:20C4A00067F7FD226F5C6F2652D950D0A7246F6AA1540437ED229225A8759E2F778DEC0AD6 +:20C4C000777081B454913AACD6BC004B9399BDCA875556E78E7B2688A16B44AB2A951EEC51 +:20C4E000E2398058DBE10F9C14FF108F9F3FFF68CB3204DDB7953EF9146CFA1083E015ABDD +:20C50000C1CB8CD67269FD4D9C284F86ED343C81E3F9461E015A7C1BE3ADC081EB23E6CBCF +:20C52000E37ECB5244CCC27BB3B77E3D899AD42052BA5C67F5F24CD7FF3F819283B0CA8647 +:20C540009B290DFD75700ED625AD7C603C9F626D9BBFC057A093C06D26EED5BBB885D76102 +:20C56000906263145484EFD76D05F61BCC450CF85604E3AC9E48CCD5A45011562ABC023E2B +:20C58000C425B05B43F124860A73A10C4C5BDFAEBCBF50C14786785D0E29BDCBE78850C9F6 +:20C5A000C082E89A802AA1AEC15D4B70951912B21E8421FF8B8601182D72FDCD31DA55318D +:20C5C000254A55880E018D758F1A1941C303BEBD97EFCF9CF020A3042829F776930881CC6C +:20C5E000E73DBF7E10950B0540FC8460124C9009851D4DAE5D9F24407C7B0DBADFE395609C +:20C60000E4DE4A86DE9D33B66C7017E73A76F72B2C290E0B8981206FCBBA152AE1AF7EE7B8 +:20C620008D8F5FC205D98DEAD9A598490A2D4C374B3137B64FF11AAC2D9C7A262EEBE5DB9E +:20C640005B1DB97E5EB9ACEC92BDC6139E2D124B64F58B8202342B0AF6203374FF3D78C624 +:20C66000D3154B8B316DD97C0E67F051D7751337AAF6061F5EB950F7F97FD79C62629F9DAF +:20C68000D89B45C5D15BE9829BFC2CCCE48E15290C4ECAD41722555D11F92FA9499A4C3023 +:20C6A000363A3F214403FF2DF78E208E01425E4941839F8B4E7FB2A1BDEFEEDE18F0241454 +:20C6C000D19C8E5D8F1CC140DB71F7A217DD088DFE253EB977733EB2CBAB54FADA59FE26D9 +:20C6E0001F0DBE70A76DCABCD447604D65052C7A17E07325DE23E52BFB7BE0E049979228FE +:20C700003D50E7197E70E18DF21C29DD63B862472B9598D971B985B9DA65B3E47CD9880309 +:20C720001217D89F770B2B6D8FF4B3E6E851E2F7C2A905F5443AE0D94C330D37E43D8660AB +:20C74000FD6C7A6559347C7059C7008B3BCAFDABA63AAE0E031AE43098D480078F3A28E02F +:20C760000C751813812A8BD4C2ADE3CDC026DEFC73FF2B7A3C9C2BDA1E3D3FE932DEF9FFA5 +:20C78000F0A3D1E7DF499B2CA04FDA7505F6EC8AA9455A2BA75377D776B2BA72D4B1C44B0D +:20C7A000D35E1ACF5D0A0E90F894D3CCD0B06F7F64953DEF95823D84D5C0D6FD43CF71C415 +:20C7C000B99BB49B5F10AA8F203778B23908057A014C1A3FE6BFC332DFC7EA8CA4A8A94438 +:20C7E0001D7BAA12A7A6E767E64917636878CCDF15CD1E13930B632A670EEA9FA0ABE14A64 +:20C8000000FE92B83E9B307DAC9CF681CED683E1A9E60F16A3A2386BC3D2809B646CC67031 +:20C820002AACD8F773B689C454719710F98C683835F8717E0E5EB0E58CA208BB561F7E3E0D +:20C84000088ABD65B71C5BEABC6C1526FA1A548FC34125CD5065EBE69A1B9D20137120D749 +:20C86000E49D8BDD04341381604CE43F600510BC7519018F698F66197A02C8D2C251A48120 +:20C88000C2F4B8DBD002BD23C02189487502999EA60C6082FC54F1E3C75CCFCB4D3CF860E7 +:20C8A0006773EC5C80721CC3ED32A442ADA4BCBB419F139441272E429C32B5795F9EFCE67E +:20C8C0005E9DA9FB8BA606837F42FB84DCE722162FD54B197E488A14D240A5B9CDDF08B71D +:20C8E0006C1763B2B8D654786304E4E5CB165187552E37DDBE4AED7F47EFD6EB99A24E884A +:20C90000898E3C6C1142F0DFC6404BDB92BCA1AFAFFF093D71C60DE7C0D84926E6BB8C77A2 +:20C92000EAA46F9971A1C9AC59ED5818DE9A20374A584E0D957D51916CE5AB0C21177C6A3E +:20C940004E9820FD6CE50D68C75A0490A5F427389C0B35C18DC10FCF422AA434164DE436D7 +:20C960009BB323E92E3C0F6AC39768383F3899E6D4EEF6D16157CF9FEAE3D40C9111A18566 +:20C980004F39175D82D5D93F5149210B868AF52486FB291FF8A07B1B8BACA54A09D15D7376 +:20C9A0005C99368A9F614C42EDB4A10F7CA1533DFEDEC0C9A8CBDADEB7ABCC60321D03EDD9 +:20C9C00092327730D284AA76B3B1A5951C95E6885B8FABB9E9EDABCA905BBBCB51A97CE950 +:20C9E000FFFEBCBF0CCADB57E4122A9B134BAA68DBA88E9D6A7D87024E4D49D3D3C7265D9A +:20CA00009A819B8321C691AB04670756887027CAFFA6809A9E5EB40703FBCBD027E50BB132 +:20CA20008F89DFD48C6D3670A543C01F4C6C1D987AE1263D4C003E52B7A8AD45BE7602EE49 +:20CA4000556414A4330D63A6C7B15144AA6B63EE527A0F4F774FC448AEA389B7A2F3A4D80B +:20CA600061123DCF80923AB6441ABA4611B0E01C01B1A5254A46F5DDA515712AF3C77E525D +:20CA8000D41F5F07826CC0B97C3313547FC0C953D8E8A92CD4867AFB9CA25AB0F91AC7AB34 +:20CAA000C8E8D40AD332A9E726A5E68A0A957FFD12B24DEC3D070EDA9F4FD8EF21D224F315 +:20CAC000A41304FB4BE126C282CE7DD2D98D8459003C87CA8B51F3A0A43BD434D2FE0DF3F7 +:20CAE0001E783BAB3C1B9E699328BCC66FCD987D5905C18A43F2A8FD88CD0D9B3CBF410210 +:20CB0000CB992A10773EE998C7257472C77315EA7A76B28D2204D2600516EB46B6EBB0E230 +:20CB20005EA757B48C184142B2C0044876F4A28C7022321C4A5DFB24934B6A80CEA63984C9 +:20CB4000EAA9D806876756D49734E0A8D096DF354F89A0134DAA4992AAC1C2A1D968F55FBF +:20CB6000348869ABC9CE290A9CA0626B93480FEBDA2B32BAD91640C69E8CE4590158E9624C +:20CB8000E82A0A160871ACC0F092D485D36A52A6EDCC23D83D8FA63CFB6CB833D6CAC7381B +:20CBA000F9C2B61FF07BAAC562BD2CC434F0817E92A79845B6BDF8A3EEC6FAE9CE9AAF3CCB +:20CBC0008F4E8318BDFED69C3379BB2793EA859243F1EECEAAF8DA963B591B479783EE5737 +:20CBE000583CF9E296AFB1246C578E045EFDE430529D51B33E01D64EC8378A6B071964EC2E +:20CC00003C85F005E1379AFD647D334327B029E624CC68DB9D97C09C13FFF6D721AABE52F5 +:20CC2000E24F38E6EB676A3068B20C4B30D6A53DE325656D718334073C6E3C18F7913CA0F5 +:20CC4000EF9932283D613EB1832D92F1F890037468F31CE3A744ECCF8C993B3F12D036225A +:20CC6000E5CE380FBE57DFF75EB18F3500B8B2DCDB7E74FC18C4DBA019C5227DFC8C788099 +:20CC80005EC805B1DC24248A042474EE91DD82003B3B9E46ECDF2DE9F8E6118FB8EEC23E31 +:20CCA000424FD2A62D3EA459C725DFF9FE4D0BC2AA9CBDCB1447337C878A318F4EE6E06CFE +:20CCC00083542A5E0BD5A11F53047CCD09642F9E8CEDAAC9EE2D0602C4FCB774E55A0CDB5B +:20CCE00069121D48BDA4D0B1304254C7144B669100002481F9330A42B1C57F2A5BA7ADB8EC +:20CD000034D6280DDF62D0CE79A3B812EFD977138ACF01D194F2DFC8C34F7FE6E0F2B22743 +:20CD2000D9F6CF08E126E83A089FC27505C3D5DB7C490F2CE3011D68B63EC41ECDE7331E8A +:20CD400085AF86E3AC6A23CEDC9FC233D6BEAB4302AC08422400DB3D6A8C5F3A55A4FA3E49 +:20CD600087B46253990AE977913C77AE394F97A805979EE0AB766C6AACC324A0B9E5913A5A +:20CD800036D303A412C88E51A07689C7593C3EFD1DD90BAE34F861123325169869AA7CC64B +:20CDA0000DFC74E679E36068ADA14CB52564DC4DB40EE023BCB33515961D54574076FC411C +:20CDC000B4C42CDD5C46BCBD81DBA416E82E5A0288ABF719BC276B81F540F8BAC45B737331 +:20CDE000C9EAC0AFCF01FF703FD4A32F7C9E59182A8FBEA271DD1BD23911D55A1CC636CFAE +:20CE0000E2083BAEAA98EE3863C76B74E7A7C5AC09F0733B4427AC23484BA3DC724CF00529 +:20CE2000B936C29B31AE82FB0B6DE2A9F9FBC30028A86FB53FBC05611AD46F9B765FF0CBB3 +:20CE4000035718649A3085A264C31DD2585418A4F3106B50F48983F97C63C1672AD9348414 +:20CE60009E8EB0940AE7165A80299EBFDC6E42C7B2E3608149917CD7A3677F94FDCB50F5BB +:20CE80005C7190EE8162DD8261836B6EFFE568AD04E816BF3FD8092D140A222117393972E5 +:20CEA000FC55453BC9CADD8C02B140A151F2F0AEB4B23C0E0890398A993A8BA1EF56690D6B +:20CEC000ABB4F74351BF1C6F5783F0449613E2CBB9E84F748B953B14FEE605ABD1DC543C16 +:20CEE000A594B6A5B7A43000BB054A253D881442F10239D59A590ECC28802922D97054A5C6 +:20CF00006CFFE9BE5E2A1EAF02D1690F22AA02FCC7D3F119BE4EAAB6EC1C75F152E80A8A49 +:20CF200004A980D1A10586AD7878F5B5EDB06D6B5325F4AAB75BF464A787F79FC027E58477 +:20CF4000409083B2EC4F044F50D9CB149FE12A526B913000CA3576512044A7C30E6A3DF1D4 +:20CF60006E4BDDEA5B58208E20AB360BE36B6B5F1B8326619FA584DF0D38D64DF29978B7BE +:20CF800003575EBBDC6D08F23ACC32653EA78ADB92EE7065C8682FF3DFDF9D01E49678A55A +:20CFA000770C0EC1FE5FF1E3CC260E90478ED73C624735149A696A9D95C2B53A3F0BBD1518 +:20CFC000AB7F1F75A0AA4F13A912E170783929ADF2C635DFE253A64BB4FEFEC4AF5B4E5B3B +:20CFE000DDD2B1EF2B0D9EF7428B48BC7D1BF2E77D15A95AC9DE866BF6125383E972DF6A24 +:20D0000079D413F6269137A2B21CE9EFD8804D12B7E510F8D00F78A9B76BF0154852145004 +:20D02000C2592C50D41E27C8D35281715BB938B1F71C03FB95484D5CAC22A27AFCAC6C5679 +:20D0400005DF833254F7B5E331822891584A9BEBFE6DB33A8FEC69AE4E3EE3F936BB85BE3A +:20D0600046CA0D87D6EA547185683D6C765276DECF9E3009359E1C5DA944D87C522125A169 +:20D080000DFF6799E0DD92A7C1205E2BCBD1CCEB152BEB3CAE8A53497370AEC18286EA1042 +:20D0A00045BAFB6A963997E0479F05DA19ACFDC5B3740F7F468F4D42734484FDD0EB8A2ABA +:20D0C0007430DC699D30FE860E31C9558C977F0D41EEDBC6B1EDC619C116C99505091177F2 +:20D0E000F5B9DE17283BD38B1CF983B4CCB32111B63C23F6483724EF26A271924A9FD801A5 +:20D100003FF838239CDD5F21C27024C62F035961EA3B527C0BE7801DF17BD649C2D86FBFA7 +:20D1200052F05565CAC64A22FAA79510641B16F4793602D3F63CF99771A9D0E80AA5557399 +:20D140003F764AEDBCFF7B97283C07DE65678252424EE497E88AD6AE1F25CE8ADEC9ED718B +:20D16000C1B2CA16CCDBED96474D73FB740C4871944BB984046C236CE63D0C4D04E062B565 +:20D180009061983ACD94C2AD5A6F003BC3B54621C0716519E25265DC7FB952FAB474F9113F +:20D1A0004166967BFA81F0238CA422AE03BC6E054267BB5D78033B27759BF0196A42FC3563 +:20D1C00034E4C016CB86EB97616F3F32D4207807D997E62AAC47CA2D3DAFB2E40F503FB59B +:20D1E000D1178E7FA713DADC7EB931C5C022A5DC58D06E2292175590129A5E178C83D3539E +:20D200001F45F412EA2A8D7332A818EB5B3546560DD9958620DE872A4D5C7B2340D7567DA6 +:20D220008FDD96869E46EE0EBED27704FE0B427634C5C3BF5342732D799574141377A43313 +:20D24000B07583F5594DB49D50A5D55D3C109495B672216701A621975DCE2BF2B68A07C63A +:20D2600017A014C216CD2B7DAACD6144C3CCFCE9F73AD09D31ABD0000FBA4440D6239007DF +:20D280008FD1563375CCF407CAEA158A2534E9D7B99C748FB7A30D7F3D947A92A08A252370 +:20D2A000C48951E6E7F8971AA82B77BC529F57EC57A9BC318A7EF80FD66AA7DBB62CD29816 +:20D2C000E0560FC28B6147A613E6AFFC282C790B11D6D3D0276920B0E4E8BE9131C175E2A4 +:20D2E000176AB75E5155AAB3409770D2A9BF98BDBB01D1827E63EC17A240F4A1F9A38B4EE0 +:20D300006DE3E2229D316ACA6C69B6FB4B7E13143AB907FD437F1888C6C35EE20248D9EE0E +:20D32000E29ECCD3CBA224BF355C136A34B4030ECD9CC84E2964A06E22588AD4CD9F1810F1 +:20D34000E18C8F4D861FB21F322D54DDECD34B945B78F56D82418B58641DFDF9132BFF94BD +:20D36000B0641CD02FD3E80249A651FBF2915B67CDEB68E41BEF780BE069BD32B28470973B +:20D38000C91DEEED396BA0549D71C0B489498F8BAA4E8D6083464E03D08C55B20D8CEB4F91 +:20D3A000C664A7C65F22C697E6310EB9CB3B6FCBDA45C42986A645F4CCBEFD8347F268D9E5 +:20D3C00074248D8608CBD39B354FF8A0AD11E2910AC5A893A88FA6445015AA05B7A0E31F7C +:20D3E000490D1FE3D586756B82CC59B21FCBC1F4D9522494ABBEA14E741A7BA4D5641F7DE5 +:20D4000063F0FF4A6D47338506383157847C3DF67846B3E35A885F8D71B5284B59ED75F99C +:20D42000DA165C890CBCC33049BABB8E12C72E21EF949C188D38DEE2E83EB1129E3D35ED46 +:20D44000F6ED2FB636050C1C11ABD777AEC9B725C50DB469A25CF65B43F74A8E28C5E6DE43 +:20D46000E826C2D99C65EBDD6873D8FB44090C0A24CC1D2E3113D7D16DD6A66C35EDA79A4A +:20D480002EB9F4897170E9EB495BF5145007AD4BB0D692E6C9951FE5008561BDEBA93002AE +:20D4A00094E56E3BDB1232BA9EDCE19636EDA8B64397930EE9D7FA52B0C1E83C70BAD931AF +:20D4C00045DE0C6FA07B2F16D7CB4F693BA2D906C6D9FFEC0A4BACA03FD00460D8366D8A95 +:20D4E0007DD516A60258A29E0E2BFE6540132C0F699A68BABACAC0037C86C2C2958450748B +:20D50000F75F7E5DEEA6445F928D5AE08916642052BBEF7CB1F4ABB35D8B25682553ABFC18 +:20D5200049FB019D97F03F88433555DA66BD093A6269C29E116D311281C8AF9B8C693C45B9 +:20D54000C8471D5B51F87B705323D97B7D1379819133D0D67D0390D464DB6592AF97E928E1 +:20D56000ABC942A7EEF9C8FB4E807619612D53D723C0810F24704553B7AFEB956061E1A5C3 +:20D580000658FB7C15FFEA732B784D930EC6A90E7CB1E6A181B4313223592FDBAE7C2023F8 +:20D5A00067585F8D075D16A2CAE612B3D8B728FA5553DB0BF38CC3738947ED95AFD8E82654 +:20D5C000C3E6E0387ECBE8B7FDEEFE0C01A98EBC58D93000D297D5D0255BADFC9306955D96 +:20D5E000814E1F13DDB31F42B2943A729D54D113435CFF5EC49A19C79490BE06EAAB451363 +:20D600001DD9EC6C4CA178FCD305B539FC7BF75594884C2F3BCAD9002B858A5871252354BE +:20D6200014361DFA593189CE9C36EBA7B3D02017693349C72734D0E69DCDC97A734F5B22E1 +:20D64000E3465C4E68DE2603F6D18B3901E98AFDE37B02CC6F7AD3DB8E778711441E0EB804 +:20D660004183AC3BCDBE454005816783985B1D36ABB441C0750CF20F9E76856DBA8EDFCF5B +:20D68000B8E2ED66BCFA4675D885A5316C8B5DD9A40B82CD70F4E51706ECEB74ACC8C224C3 +:20D6A0004D32A8583683D2881EB82C1D897873A34662CB837B0A87B415CEE74047D6C2E61D +:20D6C000A2CDE17C7E5719F59A1398EBCFDB88B1EF8F0A41C00A2CB3B04F93265BB86BFEE2 +:20D6E00021E3E7E6CB1538FE921E8939A028A99EC2488880ED6DF1AE5DD3F5F39E694D3F0C +:20D70000C20D75619BF261FC639D9416AEB627AD3709F8E7D7CD2C8D5E57C5F0A08CEC2773 +:20D72000587AF87687D1ACB40CCA6EBC433FD0CD0F013616419D567CA52067CFD3051E5A7B +:20D74000ACBB8DC8F9EA7C537C56D1D298F71C472AA64EFC145C08403B152F8AA4D940D389 +:20D7600088D5625EC4BB4C0B6B44F92A51ECA47445CB600B5A98802890CAB7982848888455 +:20D78000C229B7D8E2F00C16330A9E8B1CFF28D5273F71F35696785303168DFD0DD599F10D +:20D7A000F1F76ED7E49BD51C21F7F5C17EC899C2AA78039F71FE2C11F6BDBDB047EAE72095 +:20D7C0002AF3040A0CF113E635497B27422A75B8A4136345191A09D7404EC215FA8A21B241 +:20D7E00053A46F1C7BF933433D704381DBFF0542CB3534F5146EF09010775E127B818B3E44 +:20D80000C746FC4E2CCA0A226433AD294A4A9D207961FBE53CF8CFA2938E71DF8D49818C1E +:20D82000B38684AA6EE18D303A794C84402D1E7E939406EECB8FCCA17B2B612121C89492D0 +:20D8400004F240C6F6FD31356DB78727672643989E80DE277950E8713F1B8DA6425B15CDE8 +:20D8600035E62CFDF42452F850E0CEB325744445F6C3BCA31511397BEFC7836CB8E772B3D4 +:20D880008244626BECBEA8C9820043CD0D55EBF11D7859EEFD8A58D01EE699F74E43B9544D +:20D8A000A8C585DC47DDDF18F3808A12BE26CFDC765184EBB8D3B793611FABC49738A89AD6 +:20D8C000F58116587C551DF705BBF9CB7F81D5A1F3E7321AE2C6F26AD7429FE624F1DE2B9F +:20D8E000107B47175516AF8DC9346CB6721A58D745E96C134420D22034CEB3F78CB29DD064 +:20D90000E254F6ABBDB6BCC7976F3D3DAA0A2042E3911F6DD4C384F14B3D83894D80E62829 +:20D9200042D3211638AD4B2A4B1BF411D32CE58F5B22A44FE4A7CE4C8838D43D2EF2F9560E +:20D94000EA36BFF375D838787869ABC2A59FB7628E9B40048160418CCCAEAE07119E232F02 +:20D960001054548475D61152BCB64E367CEA89B76643E69F9E440BF9DC812406377D34DFBF +:20D98000B31CD77D0AD051C4DFBA4DC035DFC318E8C432DFEE720357DFB15BEBE595AEBBB0 +:20D9A0002BE5E777FC189705941AC471E286CD3FB6C472396708E06DD660D8EC75A54F5B53 +:20D9C0009B7EFE64EE2124BC202E271B735FF5811113ECA42DCAC1C09A97119C1AABC52D44 +:20D9E0004257907973C3B3137A7FF4E439AF4F59916AD7A71D09C8C9669DE7F2899C90E087 +:20DA000098D3058A6FB8524A629EFC35FD9D00CAC0315F2A7CDA19AA8154A09D8931A0F6BF +:20DA200023C9F8122773523627601D18E4E55F77F27EF74B96DA00254F46E86B3A17C0DA59 +:20DA40009C7071F72BF6736E113658259BBB1654FD2D09B8A202D1721B4BC38B6FCAC851F4 +:20DA600098BE7830BBE4EF859937024DE1016069655292455E1508DFEA8E2FD7447BD4B919 +:20DA8000575509CDD6D162B74241519C6D39D5CA76364F749A64DCE72A81436C1EF11D8059 +:20DAA000FD1C4221EC534346ED5C2AF19AB6660E74221E5B63322AC5E9F6B5C1B4B29F44C9 +:20DAC00057A62B8323B76264B0E903F2450FF7FC5D5CBA08A0B496CB70A58559D8A544370B +:20DAE000DC403E8F5D40EE8AE898ABEFA97DD2AA028360BBF0DA0B771DC6A4E5BC11E2293C +:20DB0000B9B576F299C770058E501E321ABC1ADD646034C88C3A801B31AB449F1234C85819 +:20DB2000189C85CD9A1A2FB87613E2B2EC01A0460484C7CCC26C30750DE5AB1901D0CDAB67 +:20DB4000EEE53A93053E17299A19277FAC56148B45D94FCF6FAB69C7E1D22541F379E68C2B +:20DB6000140B44242D74A8EA58B63F745BC15A09EA1B1D583310BD9249DAA179C0464642D4 +:20DB8000C97B34E02100CF7D3AB421B41566BEC8D98C2F658237CB46A4B7BAF3909083A2EC +:20DBA0005B78C234A4A75F7083701DAA92C232C70D7FEF1FAA094C47D255034A519302CA77 +:20DBC000E409CACE36ABE3D82DFE1EE710676637BEE5324FF75A3465162135478C5B5323C2 +:20DBE0000B7B9257B7391A3EB6E9CABBB1E2B74592EEE2C895C737B963DAA083A00B565F85 +:20DC00008AD25D6960DF6ACBBA3650FD33AA4D151891C315BB7872A788E138E5B917B7E632 +:20DC200002B8C31178BC91FA5EC8D53B8AEF9B082A566322597B4EDA2A8E69E1E22E47EDFE +:20DC4000928F26850C9CAE3696B7312E8160D9470D6C2C16C66FFEF9BA1CF2B2AC643B080B +:20DC6000AE1F9926DA80140238E39B0AD197B50C93DB2BF8094C6799E32EEFC298926BEA98 +:20DC8000C3267628225BAFCEA12536F3FB2B0BB6A56C5CD8A7E7196AEEF0A382B9859F08EF +:20DCA000E96DDF971ABFBD446569A9A2CFE4787038D72A1BD0F8FFB41D60FFBD0804AC0D3D +:20DCC000763F9D9F6D27149FFA39CF1766872229910EF5520DCBA79F4B19AEE8E8C1F7BB62 +:20DCE000FF304A4F3E0BF68A2D29D17CEDC0F0330F86555F2F28DC66F87E37E8DBFD09596F +:20DD0000426921DC3F713B297779EEC7F57FC1CAF6EB61D167447E28E6785C66E1A699CF30 +:20DD20008C87CCD5DB308EFEAC318CFD64BAE621EF649FE591B167491C7F6BB1590385FAB2 +:20DD4000E8D6CAF8E6088DEC3023C859FD7A6286ABDAE9283624D567D895ACE2435A01B98B +:20DD6000A00AE815F61E722930B07796480894359D8C3ED613031A3581C68F7F2378E5349C +:20DD800064555152BEEB34D8E53CFA8D4729576F8C4C172FA519E9D7C870D9D0A92FE44F0C +:20DDA000E4E31432036F93D867B58DD34FCB297C397D25F6AF5B065C5E25E6EFE92CDA8832 +:20DDC00046EC162E1D6AEFFC8A2BB0E1833D1E9725E70A341676D7DC556D6A83468747BA9A +:20DDE00000DEBE2A2E4CB9CC4ED010D0DB284F15A8FB6154AA6B660945AE7F69E9F8CF1D75 +:20DE0000A354B146B91AC9C75C7167A4A420A00A9ABD75D041A6D87AA8EAA9111C8A296F0C +:20DE2000803130C746C938464F81642EEF7B9307A524439B5C6DA78E7E666E686BCE83BD6F +:20DE4000F1314939FE1B7A440B4FCCA4D62B767299B2C94B637C1AC2B9375A027C631277C6 +:20DE6000382640AE9C1612ED24135E51678838AD4019C01327A3FE97E59BA027372CA5D140 +:20DE80001FA26F65C640DD4DE66FC6A7D3DFB21A25B29CD189B3891442E89A8F7F03DAD3DE +:20DEA000C3E8DF4326F2EF1B43B1A473C35240720C1B9BEAF0673513B458FC6DC2CD784F8B +:20DEC000E617B26332ACE262CFE23C437F48A7CF52F0AC8FB1B2E48CF7F72562BCDAB12A6B +:20DEE000C1BE801C5EB7EA066EDF86A5C6A8BC5B8FBF107E5C5D9DF472A07A7B7299FD666A +:20DF0000C9D3224731866220226E0D92CA7D7E331A455FD604EE6E6D556DD85ACE11E0BDCB +:20DF2000363F7B2364C9E31C692833E4B7A42457D6A90537217BB4E79A1893817C7CB4E9D7 +:20DF40000C7A3DE59722BF93AF3489B260ACAA0EEFC6DC77E50FA211B496EBC57B92745CA6 +:20DF600026BFF4E8FDEA61BB404AB7E7C088E570895F3ADD54CC695E0701960FF0AEB1FA3C +:20DF8000BEB1583E30130487EF80E5D95F3F7B6FAAC2538DEB66FA9BDFD51310FCF14B3C7C +:20DFA0007339A5F949CEF108A1CA287FE99AC8563CFAC69EEFBF282B111F330B151C4ED9F3 +:20DFC0009CFEE48F849D87A4FC0C8D435F4B70B64FEC11FB7DA21FBBB70624A1968C2956DD +:20DFE0005A149B033873488BDB193C4698E76F48D74770E1E74DCBC6A28372C1096DECE815 +:20E00000BD2EB562522692FEF4721EED97D6E9567A46B26C8FD18DDE2B2A558DF8E5DB1A27 +:20E020004E68A4F5CB7BB8B95A3BB6E3B3E5C97D6442C01811B65DD0313912C1FC7B4C5507 +:20E04000704E35B3C0BDB215DE903CC12C21F9B3645006056A4F7E6FACA830B29661C0AF71 +:20E06000FC786562C9D2AA8EAB12605EC3DA0B73AAE9F3D7E646A8E2ED816477BD3E5E73D4 +:20E080009271DB770ECD151BBFCA33C906C9B6E1A02D8C54E963938F4F50E6110398F16E8A +:20E0A0001C07D236C36609CE351F817E13FB873F4B1C77977FF526FCF04603BD3DA139E80E +:20E0C000367037B5E3DE0D8EA216B4A8058F31621DE4CA081F12F2E5599D93523130B3034A +:20E0E0004AE98A8F8BFF840123D695ACEEAE81A18536451A33F3F0006A5BC264869E2599D0 +:20E10000BCFAE9F5D8701E1BD7D66AD361FF63208E1311B1CFC2DB13CE74EBFE1118B43300 +:20E12000F3124F8907A35279CED6ABF1EF9B034A02C14C8F5673F491EF3F757C941CBE0CF1 +:20E14000483D4900B835724989F0854DBEA43200FA816B792150233FFE185BAB40E0CBD35E +:20E1600017027AF853DCD3D3C7DDF92135C67ACA5355D2DB7E8D958C71DDCE15243079A91A +:20E18000489B5012B2B78C88AEACD91C82294E276C493B3385D064DDC7C59F9245FC7F8F89 +:20E1A000DADCFD5AAE7FCB9E8AFCCB09B92DE3B6182162DB77D34D444BA3B6B3AA7F85C8C5 +:20E1C0005F7FED6C5B9CDEBA3FABDB5D39DDB6EECF2966DDB66D72EBF1949A5447A6D3634C +:20E1E000B15414E6B4DDBB21885618DE0FC348D8D5E6B261762EA98FC4DB124A5B5C3F7FD3 +:20E20000B77B5AD3623BB880DF147F48F68E76BDB69E1B25C56A5688B300159596DA97480C +:20E22000562D9C80B9886BC7CC6C2DEF49C77001EA7D9CAE935D57D1C599A00260B7E658D9 +:20E24000579721D3E14EDB9C22ECF0F09DE20E28A4CBFDFCBC37F29112963485EE8AD31FEA +:20E26000552079E37ECE4B2039B5502F5D2D08A2318712683EA9E184858DE4787005DDF93E +:20E280001B68F059E14B28A143B63C54892546A7C25D9019AC0C0AE2CD15B8CFA70E0162AC +:20E2A0009A5D3A60677BFC4DF24F10C6CF358862B964E61AF42925BF264AB6F7AC18AEFAF6 +:20E2C00075D0076A8E6E39F6E81C18F36EF0661F1E793DBCAC4C8BE6688B326A49FAEBCBEA +:20E2E00070CFF8D745CA4B0919DC6E3489B891F2D8C4BC2F3CDA554363980B0559E10D4388 +:20E300005E248317D202FBC9C38ADD37E615FFC9E2B7D8041B016E9AE2CE35D5DD89B15863 +:20E32000E96B5B552B3D16F4F1C21F7F6A5C912D6D4C451CD60D2F72FEC384507AE5CF959C +:20E3400064CC3CF4078CEA4AEE38FE0EA02956399D1B48EB549BF6CF1E125BF5CC42258436 +:20E36000CD7F945DA1FBD810912DE7DF91E6A94BFEEA29288BA5C7E1D8C5D191761A4C33CE +:20E38000B3768AFD29AA8A09A7B0087292C518D26DC8914367BE92547B4EC4FAABC6874A78 +:20E3A0001E52579FFAED7960A8CBEEC08B65A48EE7AF2698FD39A716F56433328B0FCFDBAB +:20E3C000262AB7BA4E8BE8722D32CFCFFA81B777C64E91F71715D21344ED80A6EBF5B036D9 +:20E3E000C8B09D4C166DCCDBD1DC3DF53AD80872DD86F0134D68E72E0187E973C505A98A16 +:20E400005621EA82E41A08E3039F61DEF5E071A30D7DBD649BD0D518037CBCBB229CA0E629 +:20E42000E608CAF82761C067919F8B4D277D90A307DEFC852FF4737659BC739C2374F50B71 +:20E4400041606DD320A9A91B1F2DF65B6D3BB4D1266BF6C0E1A791BF9EF28C3DAB192966B9 +:20E46000D7FA5CBA96A8361B9D8065FAEA3C1A258D6904842396360B6A641F8E98654C7297 +:20E48000ACC1FAB376D6DEBC69D1310249BD8262C0724D4A1B67835BFA0C52C0EA5CE9971E +:20E4A000A19A6CD42C02F124674EDD3B77E392D96322024202F445172A363006FCB2DBCB07 +:20E4C000DD8B1C24FD94A36932D700FD8D8FB512AB0A931534B1843F1807C71B7DEEA636C1 +:20E4E000947FAB0C6A01A537244C8D0F2BBF5B6077EDDC071D0ADF634CABE15DF75AE1BD86 +:20E50000880074452346766A7A902DEB381BA1DBDC9A2CCCE40654AC326BE598C7A41B6C1C +:20E52000230DAAD1B2059F36869EB3C0D77DE5E4A8CB071D35FED2A79F680234FABA196E35 +:20E540000808A695670F951D96E9660593F0BF10C402BD79C0FEFD5E430F725FF85F9032BB +:20E5600054E2B546D5951033B8572AEC8B73018D6B45A4763671EEFECB7FBF472561FFB822 +:20E58000FBE02C98F5ACBB445C045C4537EEBFF3ACB440E607A2765850F794B0F7800270F3 +:20E5A000AA5A4ECDC1322D191E27887BAFEB091880112D6D923F0329A2D2F994D7C74F2CBE +:20E5C000D9A4A6685242BC0C39C030B6CEC69247462FC1AE5E659EE163F2B850434B921253 +:20E5E000BC3F1C1BD978FD566F9C4FCE723A7DC993421657E6493338C449A64D937BB0A9E8 +:20E6000015022F004D9267865CFE78960FF163589398AC3D65393F33D9F6971BE3D61BFC50 +:20E62000D44E6D2F6A14D25E7B9C86C2EE1785DCDC7431D99A185172F27CA461BFF6131F80 +:20E64000D9E90DD6A8D6578054A76E25F6C1F476F1D026C266CD8D348364C1C223F2CC4BDE +:20E66000092C936560C721F9C2F901970544D66ED94CBEC1AFFC8204D50F736791748E889E +:20E68000908671EDAE0A91308D2B6F09BA1ABC6B0C576B308FFE1E57016C3D095B91CBAC4C +:20E6A000095ADC99B8702FB5C6F1487624E8042B8678A72C146F68BCF97CD48DA255B4C508 +:20E6C000FFC4546BB0225843F1F363B3E12F7BAA790D3E18367821BD7A650A865DBAAACFB5 +:20E6E000F7CA2149CD7740E0B08EE00595EFFCA19C1334523045B8F7A62D95BD51D558FF4C +:20E7000040E70662A963AB22C3E97907074D00FE42D0D3A34262679B9E38A2BA18C870D98A +:20E7200064EF835FD7A7E00D37C0F60EAC99469D897B765A883318AF05C5F657407E5ADFB2 +:20E74000BE1491CF325A86535C4FC5150C7FE263E7D1E93D84BBEA93E7B8395BA97AFB0DD5 +:20E76000316DC7F9EFF25C2A372973BE6E09C6CCE4B33806B06D568D2D77E9D86829386CCB +:20E78000980FCB4EE93D5206294024F59D5B49AC8517F7A0B2BA4BA1400E357C1D9B89D130 +:20E7A00021BEF29B6CF7FC6B55A79BE8C29E534BF8B78247E0D3BA35DEFD2A0D87E8E0E645 +:20E7C000BDA904D9DD797B58EC8E0628246963F2E220B116D38E4F7A8B6EC69879E20C761C +:20E7E000CD4AAB9C6B47985C33876C2E053F36770B32B4778A7309E755658E6F557B97431A +:20E800005D6DD65FCFBACBBA8B48013ADBA37F1FC7745C1FB70C28A2F13DC26D40801876D3 +:20E82000980E52B7B109F627F2A164841E130F3920A3AB0055B79369F5E935F8F433B2AF55 +:20E84000D2F62DCB3935F7DF503A044A224560AB7D2129BD06D31FAA3430AA25F028BE8FAC +:20E8600011CE987B1AAF242FE44A6814EED5256B7383DA343C6D6DF0186D7E77EDECA56B20 +:20E88000A6B5A4C0CCABB05AF50C44AF852D6A893711B1E3DFBCAA7746B6DB7B8A07B9C9A2 +:20E8A000C81C1EF365467DDD5CF27F5247D693878D3AA8AC40CA853643FCF8931D341329D1 +:20E8C000680596C72D123332D3988B8014B920D77F73AE692E6D7CF8FDC7A280F0F20806A2 +:20E8E00084E8803601CDF629257718567B1885203E3813890B455C39A252FCF3B8277F2E61 +:20E900009B016C691ABD64A3D65FF010D89F8C721DF3065F5575005D3AE03CE7EEA5D2C4FC +:20E92000C822BE34BA5AD1FA55BF8D16455295A7B68DC506E45CE354168FD17342BCC10461 +:20E9400093DDC77D0A2BB7D3C313DAE69C62D6619817F29D092FB22314F75CB2858AA0B5B1 +:20E96000D5B3EDCE76FEE1907B973F8F1E0F704F935BB68060A13290ED24627029C838D6DA +:20E98000E42FB38AD580279B983062CDB4B4559726C3899BB3CE851C0709693233473F4EE4 +:20E9A00019949B6F1CDF5244CCA8B4FE6C65B350735DCE0A0900AB4DC4AF6D25415C621157 +:20E9C0007C0A24621AF13CD4E6465E23D6F4E2CCCF773B390A2A3575091046D16C3AEE1A75 +:20E9E0001B82836AF2056E48E17C07C0B16E8B3527DE7113650442E9B47A346F0BFE89B6A7 +:20EA000040AD0089C0AE9BE645CEFBF5072912B00D56824A4A6F468418D2544DAC45E10B82 +:20EA2000086B1C13D4DCE7D7BCA9FF978C7A044F2709C261C6E6CDD3164C5A2FFBD849FDCF +:20EA4000F6A7E631A73823C68D67F16846BCF027F755FFFF8929389F457516EFE69363D096 +:20EA6000F24460BCCEC6F0F203D6CD0CECE24A736526CBC0AA243D040D1B118D9CC5705B7A +:20EA8000D01B4C241B65B16F146E4ACFADC3E8DF3B00D4774CFE081BD9C8E8FF472E7CE657 +:20EAA00041F8AA4C193C9DB1E7D27950DE7DA68CC6ABE4E3E8B17E09F6C7422D660C883BBC +:20EAC000D0D2B6B028119CF6D6206C7E3FA39B9D07532183AD28310A93374D4BEB96DA3E60 +:20EAE00095FC7E4FEE1FA157CCEC9569A776211681E0A2D50736F4258C2075053562311875 +:20EB0000C5299182566A4230E777C354A4EC92F911B9829D045FCC54A38A7FE5B3AFED15D1 +:20EB2000C3E6F5A572B429D86FBB2391DE0124A6E1F353B0119A93D7C8E37045E8F591D357 +:20EB4000C0121A98A4A645E792B2A581A20FBC81A72B35F94C811C0EA7ED8F6A45D2358112 +:20EB60009140983A7CB9E3A0149D59E8045D7FC1A4126B2CECA8F9283ACE6A959B58C627BE +:20EB8000FFA21CE94665E3CE0FDA5BF1EE9D049B3ED77CFC52EA5130BCB71E61F046A6CB31 +:20EBA000DD41E63E65DFE742FD4972E65D75620BF8B86DEC548EFFC8CD22FA510A6465AD5D +:20EBC000C242A04D461BFE27A8B3B9E353F46D8BE02164D7DC744C29B2336D68FAE486B8B1 +:20EBE000F2ECC7BD494479832DF43DF2D16221209C3F3B0D619EA10F6A4E945CFD9FB32677 +:20EC00007CF040BD78C836833EC999F5FCA9498034F29CDBA3ECBCE39E769CE8B76C5EC0EB +:20EC20009B46615737D34208699C5D8ED5545E59522D4C7157E34DDA127CD51905C4F7221C +:20EC4000F97EF38FBD7791E56C530EF4A15CB523A4EE0F67BF1C423BCF39D7800FE7E81EC0 +:20EC600046847F2C7953B5EB0E76235EF9D0162DAF740291C8C12F3DF06E96CCED97A159B9 +:20EC8000BA6510AD8EED90E90553635525AF911358907C24957827A424FF9BD05BFDD97489 +:20ECA000B66819F7B6677BAF2315AFD0C95F1C3E214D07009CA25114DFBA978A4125F51B5E +:20ECC0009EDCB6FD8B163A663CA630E30B422947B75789B4C9ECF6DDB3CA67411C34438405 +:20ECE000F54CAA86DEB5BA0BC745E03C9BDA73602265B9C61EC957884AB792A230F83FD89B +:20ED0000E76590163B7A1782F6449C95E501582634F9DBA88FF66FB2AD754943C5BF04E375 +:20ED2000B99D549FE56774D290668163DFE9E0EE514D76E39A08446850D8A92B1F24D8909C +:20ED40005BB7BD092D5681EB8C48D0BB5E9F90008ACE20655A8FB16D4277550D6EA54400AA +:20ED6000D6790AE19ECF9EC6A1A2CF0D05DB12734E60519664368521B359190777CBB0B859 +:20ED8000BFA16A40B07DD68285B052937F94365F2DE6C4C57C30921D3580C428AFBFAEC0AE +:20EDA0004DB54225D7979DA7DD3FF154B45470B7CA1F46AAF91ED39CA028BE38C2C10DD229 +:20EDC0009A4DBE979996A5FE55662C0C16921E93BAEE24EC44F04E2697F968FAC08C7A9130 +:20EDE0002003FE4747E0279CD483E3A03D3EA9A7E6D4B4D46ECB788CB27211CF4D32539E29 +:20EE00005EC33FDEA96861BDD26DEDA4E505A040BBA197EA99E9975129E771F9C6E6B66E5A +:20EE2000266F18F2C0E16B95C9E08A19337183F8615034C572335271B80B742C9A558263DE +:20EE4000C7126295F42BB20936599188B5E4249E9EE966990EF8239B8A31FF07B97CEFD8FE +:20EE6000AFED6E98D38DEF108990FF0CDB7E251F157E232CFD95796A424D3DC495D58A13E2 +:20EE800040CBFD8FA867AA5581137F46E1836EE648D845C1B92E8734C5ED903BB3FCD64FA3 +:20EEA00045503E5D129407BE0D9A47C53455B079D8767E74DF25E93125357EA8254A41C400 +:20EEC0009D72EF417FAC30D296C79EBC817872B446F32BC8543DED7823C4329E27811A9EB7 +:20EEE000CB08FCB9AE8F34D1F6F189999BFA19516F6A1E27F6D901B5DB23AEBD5C7F7302E4 +:20EF0000CB2F97C6D45222EA1C75026FAFE2A2B46B2CEC96A25ECB0DD021A511B1A2BEA036 +:20EF200007BC5FAAD7A6B9B2D6C94EE7175A1A1011BD000E10A78DE17246E338BD2744347E +:20EF4000EE7DB009B380EED9F4F31017ACEF7C13D0DFAD3C2775FB129B081E4D8B4757F2F1 +:20EF60007087E81DEB6D62174FDA7D137DE61B49AC1840ACFA04E9448275DD71AE4AEEED51 +:20EF80002F907C512DAD2C720DD877AAAC32F7949E6BA6944F6015A8015B09C12E40CF3CB0 +:20EFA00025D24A3C4D050C61F0F8A05D69008B71137769193DBF0B311364022B2E98CA87CC +:20EFC000B3D3513C2F46281CDE76E0D9F8E28D0AB25F8B39EB5F205E47DC977F65EA5AF177 +:20EFE000F2F277F76048CFE15F82C45043C15B77D9991B59043B3BFEE83EB5E2D0C3F98471 +:20F00000779587675C4583D66E00116396478735C7A50E26DEE89E27820A264CB0653CF90E +:20F020007B3AA90081C1399E927920735C4FF8494276420CFA3B5E4AEC3F5E66F116214A8B +:20F04000474F5FB2657218C7FD7699BB0DC75F4B5CB31AAAAFF935C9014CCDEC832FAB62D0 +:20F0600086B64A5D81599C4286CEC8DC4BC9A27D84F2D10BE578BDE3B9F2E81D0F4BE62C5F +:20F080009CC740491A76CDBB1C242E28832CB2E426E1FC60F907D236B8F5F857D2CE08C9B9 +:20F0A00084763FF1A9DA161CDCB081788748FBCFEEFF23EB451774040E448B1A5F9E272A3F +:20F0C000C27AB8E847445148B64CAA1FEA3B7E3368CAA000C78FC88490614458573F1A1EC0 +:20F0E000CCBA1BCEF094A5FE59CD7A94E9A9AF6BEBA365690F6BC40FCFAAA8E0E5566A2229 +:20F1000077EE02B2A7AB0C4F77E29D5ECF1E0F6498CC58D7A7E2810FC54A8FB36341BBD445 +:20F12000824CED741DEB9B1222B71C16D4CE6D8E43728A2D1A80E2C8263015CE68651D5A16 +:20F14000A1FEE1475D2BB73B680B04D79D137CD1C66AD5C18ADD6333B71057DC1E5111776F +:20F16000CBE5BF9C4BA3421DE5B8FAC26F5F867C4B201302338330FE127799FBCBEB79B5A9 +:20F1800096F3C2494B8AC91BEB3549C917EF849B75CF8B86262C01244C498F666A9F8B17CA +:20F1A000E4AC40619E9D56CBFA6D2B08DB91B4A6EA606068CD49A1C71C6E49A1C211007D0E +:20F1C000771F3ADF8DF68D658332C1FE5DA0D31C77F44669711FD80CA83832DD1B8F463509 +:20F1E0009A5E9ED0CC93D41C3F57C143E7D020E07799A76ED31BF4776EB36AFC7A965B1E7B +:20F20000462D00297CAD9729FF366EA379F61261D14BB1771B357C1369579850424F01FAEA +:20F2200004FA1A58ABEFE78585D2DAB9893B4C864A96945C3BD38A5763F810A3B234762B84 +:20F240002849DA638C38BCF5095557C2B32F1D2235208A14D8B94E9E57F091C15A32A3B209 +:20F26000385A3EBD9A3827249B15D86F6D44EE8315EA92CE41F1737DE742D857D67C7685A5 +:20F28000E52F9473F6B36B96573871D655187DA87C37F8F6A3E699B4742A9A6656F2F0CF25 +:20F2A000B08719B3B216CC3E5EB6029042720DA394836D7F87BE73C84D88CF9E609A800F21 +:20F2C0004AA9062B28461C58E28870A33E064AD6596D36FA01B5BF3D4C93B381164D1BE12D +:20F2E00045199898CE931D85B0735F4E4ACC1387883E0C99E9DD103F6E1B742C629ECA1674 +:20F30000C974958A04D7DD5F46F9E09161B245E114E9C8D65E196AD4842B6F83F988848813 +:20F32000751017A024E6685B0772BF695F9CF8978BF78BF6D1FC480E81A349EB484E4BE05A +:20F3400049472B6CE1844AA8C59E35E70B831A655BB2959DAC39D1654FF952D42C61F32833 +:20F360009673C861FEEF29E43A48A83E50F42BACBD15064571BF94EB59A259A7C4AD8F41D6 +:20F38000934A7359F9A6477A602565E1147DFB5A68ACA9CC2BA21635F369D3280CA06E5D44 +:20F3A000ADC0C9A7B39F7B13C737712C9E933A73010AA529AA4DA43F61A76071118F69ACD6 +:20F3C00030E05316279AD9122DF1A907E307DF45FEC00F01DAB3C7FBAD6D1E6D1FA292F91E +:20F3E00032D6F35295ED9E90D11572B2E8612973B041D5DC541DC228ACB4F20D3E1433AC94 +:20F40000AA0EEAA98825FACD1C5727C9CAF835CAFCA040C857B7B4557ABD3494E8C11A2E5E +:20F4200062119B0A2576CA8A07934F0304EF9104720C5D78F799B273E06178D1A2EA2343CD +:20F44000A2ACE0D75F7089F9B59BF0C4867FFD99D1301C27D22BE9270A968672DF36502544 +:20F4600079271E944EAE8EDB46FFADF654AC492B40EF1C0A24D6281FC862618D2ED280F05B +:20F48000F218BBB6DDE380A8FE4688A7EDA32F4D298037055B8F9BC426CB05299AB3AED36F +:20F4A0000B692916EB5717DD73F6F12F6C8A689AC1244D1D462474C9B129DAABB7C5AECD96 +:20F4C0007E0D5C29D0F90FD95D438D979F3268AFCED6BE384492F2CF6E359AD7A9C21059A6 +:20F4E000D15BE577795A5F5043976DD255D270E0727E574E4538F36866258BC1D50833A876 +:20F50000469E2B02244A6F2B72FC7D6CF73066F7B8832FB13712C9FB8E1595ABC57AAAF80B +:20F52000BA5E6AD7C4BE1F894EE1CDE12401FDF525E63C12E03DE4B2236D6265F7EA3333AA +:20F5400099E2291F0C4CB2D6F581646A07D84AEB026FA1D70BEB55965C342DC2A55FEC3B3C +:20F56000FB4828D2067611B915DED899566E8FF564B53375F790AD90F1CF14A1B802D57F54 +:20F58000E0345AAC6EB4E276776B103E2323E9019A776D55ADA5B11887289D2D94BDE1548A +:20F5A00082A594998020CF59B25A7BE1ED041FCB08E92FD4C8AE00CD055C0A8259EE9B22C4 +:20F5C000956544C81697DDC93D65B9DB4C6F5FD56CDA83213DFA15F60731B488A845F685A5 +:20F5E00034B23634123A557EFA38EF2CD6EE38A7D94D1E015FCF5C91C974B120725921252D +:20F60000CDA4B7305CF029216381EA29911CF8139B3045908B54642018FA1EF962029D57C9 +:20F6200038D8C32465E53B8BE83939556BC0D0319DBE14D3D246C2B6129E4F11EF0E8C1D60 +:20F64000188EC95740601150F1BB7807D91DD930F4148B947236D61C14BC2DD7F465C17298 +:20F660008103FDAD9405EEDF789A8FFD712FCF29BE6954E2DAEC88EC7C0CDAAE7F95B9A4A8 +:20F680003FA4C15DE7B4773A7F80AD62EA37A3040566509B16C8790321EB7FDB94E1029723 +:20F6A00080C8F350F9987343382017DB47866519C425AD0CC606C6DAD58141B8F173DDB095 +:20F6C0008A5C0619F8F7F1519065E0BE1D849CC81E135E0C668F4635CE53CB99A783624000 +:20F6E0005A2B45B270AB07C7DF1AFE747D10E5A0BCF3009C5967392414B168A78FE2435FD9 +:20F700009578AA81D389A36634EBFCB6FE34CE04E305393F92FB1C5BC741CB6021B27F731B +:20F720004935082AA2218DBB4196DF1C9D09F37975B03DB4DFDEA77EE78858715A68E4D183 +:20F74000F9BC8772609ADDCCFACFCEBC866EFBBA3E9B4AF18E7CE0615E8D9182B8337DEBAC +:20F760001C4256D51B3A9715DB910CB91EAA8FA221515BC79400DD22DE8FB1A1FA7613C3A9 +:20F780004A88CA0579B3EBA50BC43AF6DFE966841EE8FB4020EE8EE481339B4318BAB74936 +:20F7A00000A419427FE9545B0806081F9706F772B72AD2EA032488C86756224A0749ED6F0F +:20F7C0007573C39C5764A5CBAF5AF8946AFA3095498D473CBC2D80BC38158A127E6E7EFC2C +:20F7E000A0AFBA567D13E4EE4BBAEAE001CC4FF651C4BC424518D1315407EC3E2244E31413 +:20F80000F16495CF2686C214FC2A0D4C41C67A3BAECB202E4E5777F95C0F3DAD5EC3A9DA9D +:20F820003F7B2E2FB9917C8801E919F7896C37D913AAAD08DF1C74ACCAEF49862A70A08B8A +:20F8400037AA6ACDD9F9792E04BE8F1BCF9B74F6FD75CCC5DC0566B253A5C6841D817E0C71 +:20F86000FD81814B8F56742610628994A6876E0D9E0F48E0F0040BAFCC4CCDAA85C9CE1842 +:20F880009E9A96204ACF90B1181FDD7AEEFB36C0FFCA45425F9044C35360FE1DC00106BF19 +:20F8A0000ACE4AA4C97362AB458CA8F264823BD226ECC234100E57CEBD30460E8947EBE3B1 +:20F8C00061B665F67B9757E0233919AA4F9517301E1B717A8034582005DA322590E078AD08 +:20F8E0004CCA673657766B064B446725E0C94E197F82DB2E231840B1FFD96CC241F6D76F33 +:20F9000020F3D2392AE20F0FE5FE2D747D27D71A1B6D766FDFDE88CC25FF95FAD62DC46727 +:20F92000F510E566E41BD76E59A565F2B8AA9789BEAB864A7571044F4A0FB0593472BA82A6 +:20F940005317A8D32B2992AC243BFDE3A0C4B2F6116B594CD12C743F4EF715BB59A2EE56C0 +:20F960009CEB798B3D11DEF1BE3D3D1C9FF38ECA3A29B661C7744B4E75CB9B314B8FE4F297 +:20F9800039840CDBDC9E5A287CE0F49701988CEAC93844D8CEF1DEC23D4BF39944D937BB32 +:20F9A000D3C632D6934D042871C300E2C17984AA8AB888A1EABF2D4B4543E3B8CE4BB38D14 +:20F9C000CB959532BFE10529A335720097CF2A2ADE71310A5E136936CE5873980128698D44 +:20F9E0004930D08BCFCEA382C5D644BE2E80B2CEDB245D16B801C8512CE0846B23112613FA +:20FA000066ABA346F7A650DCCB954E7C174EA1C7BD6539A0EC8AB67F3E8D262F5B096FCDC6 +:20FA20001820ED4C763C7C7BC4A0E836CD6730A52FB16994C7D9FF86CF849E904DB31F5926 +:20FA40007462ECCBBA134501A3B35A3BA6F70F1EF98D9CF9462EEA41994A12A8C9E6619A50 +:20FA600054F0B0D0C5D311F72F9514628AF6BEC783D17A62AFFC24B6EC7BDB632923C6C5B2 +:20FA8000A4798A71D5D2864724F798D135795792945B90D9883ABAB9EED4ACA9C662CE51D4 +:20FAA00096528C2CAC388C107827A826D60E1027D73FE8C560E9862A73B71C414A849355A5 +:20FAC000696D5882375CB06381B6D20F32D0E24D863D0BD484E7E81C1534ED935665BB0433 +:20FAE000CDFD10DF8685BC7FE2559A1D8C898CE4C26AA28971F798D53672E5897C882D47DA +:20FB0000D27A750111EA8AE93D2451EA59B3CC267757ADD7B1176085548FDDDB6558D25F93 +:20FB200045F470FFC18F675E8D074391251D00D1919DB95F7E4ADBEB15ED9E29E1A804F86B +:20FB4000CEB06000F46D82C8BDC4FD64A9850AA2A018E2AB061DEBBA3A4C4597B38435E79E +:20FB6000D0D6D42E2FBE5B073263062B1D715750DE62A53E0992F1128DB6EBDDC3F1869DF0 +:20FB8000D30A7BE6A4373848C2BB248EA178148286B804452AB68185D1BC0226F57B7622C4 +:20FBA0001C76383FEF626CD34859A759AB70875CAE1BC9D8A2D28CD59166511F873D07CFCD +:20FBC00036577BDAE4485E818DD693AE88A1DD064BA4E931E94B2B5D8B35FB59511565B72D +:20FBE000D96A51259EB46D5C0631316F9990E92ED63179B7468575AC9E34A804CAF02FD4BC +:20FC00002DCAC65A9F5809605C182248804D6FA0F2C3FE4BBB18D3AC9625194E4FB61467C1 +:20FC2000585E82F91C8A63FE6DCD3053F3BFFA7FB2A4E1706A1D1C61FE159AB837FA945679 +:20FC400065DA2A4AD0B96B699BF8D31CD499B2AE64629A7CE8244BE30AFD82EFB059D137A6 +:20FC6000E7067EBBB3A8310307FD4E15E199F411B24BC9B2861A65F288392612C1348962A1 +:20FC80003A7A2F5F7E8B189AB4F4EE1827AC72F7EA4236CB9C7A64854498D992B1DA4362DA +:20FCA00072C42CDB1DE6F65A3A297908B7229028D5FB5D7758D0882CD96438309E27CD3157 +:20FCC0007A9B109982BCDBE9020EF2D9C8F5A33541ECBC89B5E1B8F97B24A27BC0B6366C67 +:20FCE000A98446FFD180E120AFF5261A6791023F786528C6681667EAB1E0AC7D23C2BA9F91 +:20FD000079EDBB07645F26A5284648C9214EE4EC7C342BDFFCBF825DF35F95FD17F77E4E5D +:20FD2000F9E93F9D3CF8327F1C220CF0D209FDB40629A067A8647177147CD432AF9FA66343 +:20FD40008D9484D24917FC0AF7E738F9F17926DEFD8D8F16D4B983472FB9E3F20D6C003558 +:20FD600013E093EF839E258207CAF48229133A4E9F3A442A373C35D9F89B37B2D423BF77CA +:20FD80003D876E56699DBA1B4A4F76398B7FB8CCB6C0E214E41D0F7D12D9F80E97AB53BBF0 +:20FDA000079E664701CE29EAAF9FA7434C70D6AE068C8664ADB782BD4E3F9A62510BFA5A3F +:20FDC0005340B84ABE94711A748B0A1B5A2CD7A929E8A275B7499C0F101F324407FE7CD3BB +:20FDE000243903C5A4EE051F5FEE1A17E3299D54F0E2694185280450396824BCF73E8738BB +:20FE00007012E770E7BE892CC617070B5CE6FCE4D49D754F04EF6C6484F6913B22B53C3A13 +:20FE2000BF1AEE528C91DDBCB4CE479B6544DFDE48D581052AA2F60434C53A7E6054CE1A73 +:20FE40003C9B2E29CC7E8A880FD11B11D0C0A6996CB1CD3725447A8B3974B64B521FFFC6CA +:20FE60000769BBCD715F2CFBA10F953B68492D0C28AF2ED20EEA4EA6F370F9E857E2D27F98 +:20FE8000E4CD15B79768D47D969628F83E048ABF2119FA4A602C287963C5F8238E2D17AC52 +:20FEA0007FD30B40A36CAC9AF11BFFADF5AC8BE37A6D9987C0CEA254F4DC2627D3C9C71767 +:20FEC000397B7EE623306633A8778153504E0ADDFDC4361227DCE3D2E31531F0B123207E5A +:20FEE000F376772F5CCEEA43E91DB74C2387573A41053396A2576DD600E6F57939B40B1BA6 +:20FF00008600ED1F55E3B948F7918EEB2251DEABF8F54EAC5B4B59C408018BAE93C3839ABA +:20FF200078CE3DC17111E786B9B8E21A07969DD9C9F132462F89F443BC92DC96F2A80D9CEA +:20FF4000F9798BEB30A70742B7AF415B29C6FA52BCA68FA72A42430B17E167DDEB8738CD57 +:20FF600003F4F640F6D152BF6EDE3FCDB31E206E718E036250094A2E45407934F51B2666C2 +:20FF8000FC8E429136107D8D82F1722B63506CA6A6BCA7DE3E5E03C8A1A4FA065A2E72262C +:20FFA000C4862C08D1A5202A5105CECE0BE83B84C9FA176A1AAFAA2C665186DDC9963DB313 +:20FFC000971D6F5316C8634709985D169628D93ABE148E010C781AE316EA06E2707ED3B102 +:20FFE000644B5E1267CC25D87D5F060B9D7E6B4E92546A4CB62607CA6A5CC14931254051F1 +:020000040804EE +:20000000933A3E8049036E78EFDA0F09431049E500C3AF7529BCA671E0D0EF6545535DA144 +:200020002E4E74FB30AB3DC1AC6CA023FAE59F35E8D9E0A945CE01BCA9167EDF8C684053B1 +:20004000B6E14FDD01EEA44C8AC1DEE28DA4CA41BA3200DD07430171B1DE7BE0A63B1C2922 +:20006000E20D621219655A3D8CBC4323280E8C7AFFE2B6F2EE669E47B825009A4FFEFA7727 +:20008000A7EBA401DBA1FAC6FD4F4FBDF9E037D9038DF6FDEAF06110BAE08B6C468AD8EEB7 +:2000A0007AB9B9A8BBB96027A06A2B32052305481DCC807571F819FD84BC2BC5D6E07E1202 +:2000C0008AE244218F8E449FEA43539B97700AA72FCF385DAEE9032D1062B90B7ED7F9DEC0 +:2000E00026E6492BDC0CBD4FC9A5B07E9DD5036D47015DC2C0A2974615CEDE7C08E52E7898 +:20010000C5F239B95518989EAD0CCA6A92CE6C3389ED30F0C1A7AF8C21C158F8161BAF2C30 +:200120007DB9DBE28A003160EBB642BB8E7B845932BBDEB799F1122C32734C9AEA5A98FE7E +:20014000F8CB37C0D5B2331E3FA094C5999D1F648B56B17DB247C9A51B2CB1231ED944BE92 +:2001600000804AC03FCA5916156EB4D805948C06EEC79D202A96D84E2FD68D4FC41FDE2E1B +:20018000DE614F24B3FFDA8368D9282B557BDD380CCDE6D017DA7211BE4CF6410A0D503F3B +:2001A0008BBFEEEAF6BC804F2B17D92998B5F62AAF8CA1E3E677FD3DA041D9A00E9FFDA3EE +:2001C0000CD7DFD6B3813F5C244F643D322D086076064C5D89FEFF3A47550BC84339949DDC +:2001E000A2304442C4E5A4B34421BBF52DD9841032E3A37E888889384DCACB209413981898 +:2002000027B4261A85865E3C61557124975C291A99A428170EFA6B1BD492CA1B6376FAA8CD +:2002200098EC7B71BD3D85C4BD4763D62CE26364C385427AD8A6E2C15BD10B2A49DD10EE4F +:200240007FB88C77FC7A94EBB1044B1E25E566D26B5D138F68A3DC191DE5AB35E33E575DEE +:2002600090B387FA0D4FE2EC79FD4D3F982D143A3965E73C45AE8779017D611A4503EBF9A2 +:200280003169CD8046E4C2CF9E677D6FFCE44DD78F5960B6571C3002806ECE3D03BDDD6529 +:2002A00033B8CF8757B2E509231C504C94AC282B982E5B2877C8E0C61C0F0576562407E063 +:2002C0006C362534D6C43CC69F22174D094B0A1F735A7D9CC14C82F4241508540AA78F5651 +:2002E000F85F63961E7F4A336F2A1EABA9C170869CFB9211271FF30EB5C3C7485942D4A5B6 +:20030000EDCA1E0139D00E575D1C3D68F518A47B7765C28105B1F46D3DAD2F24F56A15CF99 +:200320005F1093FBD64787A9A6320F9D8E645FBED0B49A2C2EA54A10D23FCD5CEDFF592FBB +:200340006A2911562D71661D41C5BA03855536AA848C7CC42E85A5DD85D37E9230CDAAADC4 +:20036000893DD94B38245444F09CF426D63778213EFF2179375001A31501DAEED0C8212D8D +:20038000991C111A251AFFF9FD04D4D58EBDE436A3075907D92C0A542BCE1FDDBFA2888A62 +:2003A00016BFC1F844589C182E0A02F2E3C0B5041849573E73DA1D3DA1D118E56E7843C0E2 +:2003C000B2263A32D3B5C1CE347DD86502277D1EBDD15D90E55E39A8E75E9A24A2E4D54FC4 +:2003E00047E7890DBFB3D0565C25521E960D4A37C45C7120570410B7BF3F523263E04E4B5B +:2004000091FB73AB620E7624A89100349C122A27403249032BC5D1C9F9B5CF402FD2BC41B9 +:2004200070414523E2C365655CE97D172A9D0D93919478CA7A782754303E487C0CBCB4B4BE +:20044000A1B339E5ECE8C86FD5EF27F00E5B9755E563BB7EC4CB6AA5258A2718E5A9F6A6B8 +:20046000DCDF14BE4E5F06D289C6E73DD2CEC92B83595B2ECCC2BDAFBF9635B04D6D91403F +:2004800011543AC853DAC2A83F3FF7E6D3CE89EA4ABA5DF5B8BBE61EA792980AF20660D51A +:2004A0008D8A13ECD07E1DD03DA84E1ED9C1E08B05B0A0CFF0B932F5843956803890A5B3EE +:2004C000CD083EB2BE70A4A5CA6DBA4B8F34D61D3B40491C273F85A1579DB9B7990A1681E4 +:2004E000C55EEAE99081E308F6F4F58EEE5B29A80FA3113035693EDDE20689B5E2A78AD7C7 +:20050000EC3F824FE86BADB24EAF73385F2489E4D7957C4CCEE4E3643422818F8B2E4EE318 +:200520000C69E0B8C29435F97677247C8C976346A68FA9DC3AADFBF497D5F13B2F95598804 +:20054000EDF6B7F93A1FA3B22533B9B437509F37BDC105B98506C319BCA7E424A13FF26BED +:200560000B10C195B7489051731EE7ACBEDA793A1E74282EEA9DC6813CFBD42114F8E6A047 +:200580004D6FB924B7DD87B97549EEE7751E58C6E55B9F1B46C5D545419824B865B5C530C7 +:2005A0003A6CC81C0B6037536449788324503D510AF869BE150F79798BAC23521AB5149FA5 +:2005C0002E300A6D4634403A1806B55DC7601626110BF0E672E577398732D20600A17AE832 +:2005E000A2D853762970D08AAE040FDCBEC3DE3E13810456204B236FE3F1875E26D982C79F +:200600006A5D260CB632D07224A715DDF3521D1C8E6967E30EEF944289E74341F3E72EE884 +:20062000E6C92F21C503D61AD1A3200F1002E561CF8BDC0F83A53259F86BB5F18B7DB65BEE +:200640004051A48BD908E56E478FD67FC008A8239980164AEA3EE55895AF3E708F65F23EF4 +:20066000A484E3AD1CE0386196A4154AA00593D28C01219F77B6CF93C01E2C660DB9D87C24 +:200680002FF49AFDE28E24B2D3539D0E997436B092EBE4DEC07AE2601AD95C81C40AE88ACB +:2006A000D62CF45E748AB26026A3A686AC961F27FB535B18DC9C32BBF3B1BB75AEAD707A1A +:2006C000741BA4FC78779F7ADC20CD3F6D96CB6B481F0BAE2EBB119C0DAAA6454405BBB690 +:2006E0001D38EA501198D0AD8FF9F634CB2808051737EA15A8AC4F423B67070A62209B444D +:20070000CD65EED71C38D24106E1430333669FEB8AE08BB3F33BF62A0F7CD5DE46129524E6 +:20072000466CF6ADD3972BDDE3F6310BE25CE83FBD57A102A6B225711B92EDA8B735E68F30 +:2007400045E07556F84A48B273B49D30E33F592D33C518FDABABCB5C9B936D812A7D8D3ABD +:200760006F04A118077F0FA748D8BF8E5DCB04DB689D6718C36DC4A78AD443AA38EAF076AB +:200780005FB7009F58AB934D2617A197C2DA7972DA154DDFFC3F71468E832E772714746AE9 +:2007A00025624DEAF2A528BCD69E0C0241A140338F85491BBB5B1A0C77589CC79F0BC4E9EC +:2007C000EC87807C2A6EFA50A23B1DD70ED61236CBDC2EB3455562DE4F88D19DB5C3CD32AD +:2007E0001FAC61EC1C82BDFEB52C177ACB9B7F6EF5E65BF46C28B05D31805A77EC1C34FE3C +:200800003E06E4CF0AB5BE3845CE19847137121740DB0084ADBEEFC313955B8F324C349516 +:200820004DCFDCC63F6921A9F3FE5070E2009EC493C9F5C9E8D0CEB5E6A26BAC3D7767F292 +:200840007E5FC063179FEEE00CF14522DF5B9B822936C88B586A3E1DF8F094140333EADBFF +:2008600033CFA6A09A08604125D1A274B00FBB52AA0C874C270E1D251F5B78772D6570F1B9 +:200880004546352408815DB3944F63C699E382760A7AD5E2669A8398BE682FA1B7A2E98845 +:2008A000D5F4F0D9F426CB4B19934C093D2CA1979A808B94901F8317B4B79672342DE2F5A7 +:2008C00008EE0881A23F28583CF6853F7C8D8478AC6D926226BFD6A43D0DDE41F951D68EBA +:2008E000F53DCF89337E2F4913BF65209F43D33D9DC66683E70535C057C8AF074CBF19CD09 +:20090000BDFC5FE97A563951C6F3BE5284D09D5F788D76B59D14F4F192C86F66D7272C93B1 +:20092000BCF15FECC3BAD65017ED1ABEB8014EA368F7AE4A738A44F3BF60C855C7336F1056 +:20094000D217DA482F6CDFD9B625B670389A95F9BC0E7BB488092025DAC4D0292A579C81D4 +:20096000FC00512BBDEF44CBF23B6938281A70D4F631CBA62886045E8BDF20FBE6551F4524 +:200980009401FAB1EC32565CC0D364E1B3E41CA9FBAD6842DBD8D85D13C7BDF4328CB608D2 +:2009A000C6648A858A6C3A0FEC931DD3B5FFA2333C455ADD15A45EFD5BC17E1C226714A305 +:2009C000C7E9747B2DA03C9FE2CE141074BF503079A61A05FA365BA02206CA4FB83E4F6DED +:2009E000E490FAC646E6A906CF78231DA417914D0E324E68491ABE21B38A267CBFE6017992 +:200A000015EC5861BC61A232FEB041DBDBF78FB668054251AB9C265171395545B54AFC3C11 +:200A20005A8F96E0363FA2FDC8BA8A4745B5E04FF571044726ECB1242509A041FE795ED873 +:200A4000C5B28E10FFE84D963D49FECFBEEA7E41DFBA488C1AAD0322BC7E9DBC1C819A4694 +:200A60004C1CA7FD747561EB9DA88F7745CA0464E2B47EEA371F017523989F25B5B25EA9BC +:200A8000D76601207B969B928B6CBC3DBC3B7E886BAC910E46B027C9992DA8C3C69CA114E9 +:200AA000C3C18C64376E5C54EDCB898C4C2654ECFADEBE6CADE93164F373F89ABF08FA1AEE +:200AC000A75268516BF2BAA78952D3C44EDC503679C0836C8097F146CDAD16276DC18B2678 +:200AE00004B865D7D3D8C7C476EDBB6F0C23ADAEFF30CD2F01100D92709B19CB0A387982AA +:200B000076561E8F5DEE1A69A8673302CF04CE403083B2800E8FECEC4FA0DC6DE96E021B63 +:200B2000EDDD3386E2B23F50A4DEC37BF9B981C935AB8BA31D52B87B0AD0776076F8701EF6 +:200B400089C55E445BB7EA14A34001150FA36093937968BFBDDDFB7B82B04E6310A8B95A06 +:200B60000EEBE69810B6F72D4A2734F4ACAA1D7E25E1FD583B1A1F38097CAFDD522C1B7D5C +:200B8000345F9C92AA9893C6A1B53FB55C138B91257F8FAFCE7634EFAFAFB1AF686059E517 +:200BA000DE970620C75FBE331B5745A1ED266D2C01E25D53CE3E819EFCFF289144ADD177D4 +:200BC00034DEEF9BDD414BEA13497ABAE85DE921ECF7961EA65AEC9EC8E57AE0E2878D65C4 +:200BE000DE60463D64AB65628FF7F79F9A9320486D26FC0875EC2E46F211FC083058F27A46 +:200C0000E58EC76AAEF541C07549C8697CFC1EC56F1C28C8C0E9AD26682924A676DC105F2F +:200C20005D8CB81D179F7DFFCAFBBB65665680D29B4D2E4303D58183EFDB6DA7EE6419DB78 +:200C40003391024CFEF295D6F91A16AECC050EC593EDC875D57A43E33772AE08605C67F9FF +:200C60009FE9E08FE74BDFCA1276BF3EDBD35035F83EC8C759171E7C6BC6DB00D2C9BA5C5E +:200C800022B9973555331E1E4497D910F7A09E3FD57AB54A18AC81A859D6E0106797AE2487 +:200CA00019F6381C202DAA391972FDF4FFA35571EE6D8DCE0954474FC6EFF7165FC18501AC +:200CC000A0CC5E93EF71F04C497BAFF37E6BC870255D774116CA375AF3AE8D0039A0005191 +:200CE000383CD52F79F6EA781EFD518354E8BFD7B90792ACF25FB0870119F3C6FC7A0FA567 +:200D0000A63CDEFFE79F07DEE523E2AE4F52236ED91B95842CC5648C4A4C776693B42549C9 +:200D20002114B8E483130E6B59A9813ACC6148285A34FAF445124D5DCB8FC6FFDCAC6F4E98 +:200D400095C38A185731B1191E9576D8A15C99DD2794547610560B2B52A81C2C42179A91EC +:200D60000088DF77EAF286722E4B4C1FC74A01FC28D62122D1B9004250D599A61E52CCDE44 +:200D8000D98104926577DEDA464486757A146D3E834812FE518F7D14D5A9E78D37CDFC1EB5 +:200DA00088C1E030B728D39FA48C6F7E3E25E96C270BE2E36C673747BBC3A89ECC3DAC668D +:200DC0008E6E2FC119BD83DB242000774DA783130B1E3A83DE7A749F6728845DE61F658AF9 +:200DE000B4F50B66A4CA26619C9488D2CC5C370A8CDCEFECBFAF6EB8A54AA272BCBD0C3E54 +:200E0000F80F3F202F68346D800C36FB0EE37DADC76964BDC38192C94E9F7483ED04D26D58 +:200E2000FE29DF228F0D763A5998D2C1CF1BF4C6D58D6E4267DD780ACCB497565C4F46548C +:200E4000084A794B08D29C627E9F6EBA898D5FE4E89099AAFE2E3665A4D1B0B44BC7944EB7 +:200E6000694B4DBE93923280A7489866AE3B8FD47936E3A214E5B4EE97C870136E2FC0D5C0 +:200E8000040FCBEF66B19BECFD87733FD0E0B50C1389E4A43CA8217D98229B47E1681CE2B7 +:200EA000094C75C403FE12C7BC9267A07C64B091B1B0172912F284BAAF3DD4FDA08B9705ED +:200EC00077A8A01B46582959207CEBF5649EF8279242709B7ABCE37FBBC34ED6B73E1E59F6 +:200EE0000FF64BBA2F81B4A070BECDEA66EDEC35F5FA86B7E7E86D112458FC5F0A202BDB0B +:200F00005CC03FC7AEAABCD604BF4B0BFF068A7830A5E7636368D36CDF7799D9D8AF994A4A +:200F20000B19F34141443E088986A84B2DF60EFA42CBBCD9F79707FC1D58DCB32B89B14C79 +:200F400098147E2FFF1592CD8F27AE793D8B8359E037177B7F4F2454BC522AB75A987223DF +:200F6000531D24123985DC6AD0AB1197364FB2D83A0A9801849FB5D8696D08756C96B3629E +:200F8000A64313D00D5CCA6EF5779554151711BE2AD401D7B0BDA1054CEF78F204E531AE3E +:200FA000EEBDD76E9F344CBFEAB34EA7F97412B7A96CA5913857C3BE0BF43997FACB05C0E7 +:200FC0008359CD827FF40CEE1DCF6944DDF6AED216B0D7BCFE826E98618897FDD210C2107D +:200FE000C6F2BEFCEDF6F964F58B32159708E5D9DFBB7A4503425BC87DDF9C15EB8DE36F83 +:201000004CE2A6BB611477089ED2FDBE6766A05C37CBFECEAD6106C9DCF4145E9F9CF474C9 +:20102000897D7CDA8BB64FC5B63D3B04467D574C4C3385577821FC529D4C0C9A86FBA6224D +:201040009A8062676C206C912C2FE00B9F4AD90D06EFEC66522DA759EBDC3D4D749BC924FC +:20106000EDD31BEC896A0E28E81FDE3F6E1941C866AEB4DC691CE620CF876A22398FB84AF1 +:201080009815B5CD46A00710DA580950E33BDD463A439E7E9C273E9750CFD935FECF26EB1C +:2010A0002CC571C431E99C03527BF9E083A960432B20CEF5B20D202118DEAA3233C6AF5301 +:2010C000F5D26924884DD289808CBB3BB9E691A77464C4BE1304F7706863FD6F1CCF163C67 +:2010E00091C3D2417ABD0B47CBBB325FF57266D5B1FC99011ABFD92121F33CD0F2CF6913D0 +:20110000DB98F00E16DFEE00493A132E5FDEB7D72C3BEBE23A9B51F48CB7620C3E7864943F +:201120008EE271DF8C3BBBD627F16CB311B15ADFEA39EFD0961872A5818E8B3AC0C37FA741 +:201140004E5FAA3ECE6655BF89D4B695766E24247AD3C23B258DDFBC597ABE3E910C617FFB +:20116000DDBC36772424BC75050DC78524BAB7BE3BDE2344739F8F22BFC1017CA4290D9F46 +:201180007208A8611F60C53EC404BA274E02A5D735224571C91D21FBD693AA616F6925BF96 +:2011A000A2F2B222A2889496BAF5DF82FD23E6CF889B3288BAB4CC4CCC8264B7773402E530 +:2011C00094386AA404547CBE0139FDD1CEE2BBE64F1B4F0C78B2C9ACF461B53DB6C32D33C6 +:2011E0003CF18DF3C491E8EAD3C6008F351D8F77916B8499FF96305F24EC874AFA7B7C7C10 +:20120000C171EE479F2572B3BB7B2C57018EAC9F7B5E3EBC4AAD980A8B09248738425BB6B5 +:20122000AF6D81088341A60BE114CC50F25D894239E75888A97BE1CB4FD2741B00D40244CF +:2012400020EDC65CCE689A272F62277165E830B496F45EE1E71DBE0EEF9387D231CE951EE8 +:20126000B80C3F75FD6BDB9BA14BCC5E611442F4FDBDF6AD8ED21BC05C121944E3947D2DD3 +:201280004AC57350E3ECAE96992B0A8455A24AB22F5E3438D62541F37CE361C7CE96EFB56D +:2012A000FAD1D2111BD559ADAB7008365DF4CDBF47200E48B9A9FD0DF944E9DA85EE036F46 +:2012C000EC8D6F3BCED49FEDF770FD2C69D488CB4E9835590188D7A885F71D34476C0E0291 +:2012E000EF2CF165234FC0DE4EFEE303FF0830DD496CA4AD562FE285F1B98B27B5A6CAFDB7 +:20130000C9C547AF41193801F6C1603F0EDAF867399493A55F810F4CBEAD172A954384EDE4 +:201320005B4D57F213B1E055EF1A8ADCD13CC77EE068D8B48842F5562AAB6C631BEB335BE1 +:20134000DA3F4F1AB42C3A61C40FAC5F9A9F2F08234AEADD944A48C1F98B5AA7B5B1755572 +:201360001BF65B89235B3D7E944C500CBE02708F10B091BB36E5C0E0E7AE74DBD84D36B18D +:20138000BC10762D7202B0F000039FA67989E1665A086832509EFA4E64D684D0FB510F36E8 +:2013A000307C7A6B4EAB84277EC583371DE9F4CC9E63B853C8944C19851F9FFE21D13F2CCA +:2013C00070D7615FA406AE5E5A6C6958D17168FCF40107192001A76EF6EBAB1A97514F6398 +:2013E000F93302EE8CEC6FA8E501B4F888F0413D28FF40D0DD74E13592E3625E7F869872D8 +:20140000F941014A838AAF1631DE9AE70D270F6080BCA0FB6FF13E96A06E351D0F8ECDFE6F +:201420005F9048BE914B444E84DB0DB0CC11DC50C1BDDB666C31709BCDC365AA375AC9E4E0 +:20144000457F8016DB0F781C78948DE4D587175518999F5AA798D873FDD8ADDF3E932919C7 +:20146000FE46BA68466B21204C0AD98EDB98834652837C3D1E929117081E5FBB5161567E6F +:20148000CEB9651C52F3A2D9D68BD681F580C9808F0AFDC9A3C66F53BF429D9E3E06FA8288 +:2014A000BBFA52CBAD95BE0789FB774645E06C3E206EB6A3971406C5DB71D9FFC45B535FF1 +:2014C000DF7B328CAD1EBCB19DBF9CEA9A1FABCDF2D7B27676C4C2C3A37EFCBFDC9F2A0F69 +:2014E0001746A13397BBD93FD9F3A107FBAB3FEC222DFFA91F1277F7F45644A652BDD1F76B +:20150000983C1F4148FB550FBBAC3E05D50E0C70BA63B9839876CD975801226F0DCE43CA4A +:20152000F8FD296BC6B4F16035B247D58DAD58039C86BE7E8E77F85A86C9FBE22F081CBDCE +:20154000759705CDDACFAB3C846937E2A9E94747AF3C37D20B86A5F61D02A4DF165BAD69AE +:2015600021C584229614D75900709C5F916C3B0C79489BBB542D5897684672E04CAAAEE249 +:20158000B8511F3329A42C6E1EE516C02FD6421C70D4488B5FE01A277DE0905D525C78F84E +:2015A000E3C1A9191F7CC90243AA8FB738B1AEFB106A581014BDD17D238D63917F1A1BCE73 +:2015C0009C0D0930B954F1FFE688D3DBF952EDA7F0A9D07B08C63D414C5B472308BB793C78 +:2015E000C306195453FE5BC22029B28C27956C396D6EE9C69B8ED7B198B48F97225FCD362E +:20160000C58A66ACFDFBDA542EE63D5935E6422E3F0181A828AF94C07583FB0E2EB5DA11AB +:201620009BED4025D8DE8EA64054BC7A88A998DE36BB029037634FD8015655759864583475 +:20164000F80EDCD44F91D57DEDD5998DA5E11046EC8D0A2737BCDC2063A13D57DD4FDEC3E0 +:20166000C741D2FEDD2F705F5576EF69EFD8A1133C5EB9D3FE80591A139531B53661B69D8A +:2016800029D08750B9E05EFCF5F58538F557464372E2933A832C35D9AC7D0A2161614AC904 +:2016A00013AFCABECBA203A26E95B7E4AE95A7332DF91330A2B21770918964E97D7266F61D +:2016C000964125870D6C5E42F22169DDE670ABBA64B950199C4538EFA3DDC8EC52DA590310 +:2016E000F3A20EBF73285626AE4E0C4B2BB4393DCF4DA22480EC266815ADBCE6F6B409C70F +:20170000830646EACE25D636E07F398B2EB50FA77769E33AFC0E4229F92EFE1FC7FB130BBF +:20172000E6EFA38F23EB39FFAAC42B38AC1CE0E4EE365A4D6B00BF65CA4BD4FCA077896AB6 +:20174000C1EB97AE4AAC98E13455F56B4646B12404DECEEC45661908C238FFF299ADC7532C +:20176000F5189F476483839B11C54BA6B54F776076863D3B0F8750041D4AC352FFA591328E +:201780000380C86FCE1460E69B2B9589E7286D926FB8D197CB4E93274371F42B9A08E76D4A +:2017A000ADCD6950ED319F0D2D463B8213A0C44A5B261C0BEB50FF674789BAF7F075CAED55 +:2017C000A062152CB933B301B29B225CB68E43D98A29BBEB6F34F5830930A82C75156DCDB6 +:2017E0000796861DF14A84C5BC131DFB7D3B920A6D833D54C3477BCE77503209C59FC6DD0D +:201800002EAC4FA8AD4DA3F1A59A7B03B89CBB1A49B97393C8B190B979CF78A560C0DCE474 +:201820006733C0661513BED94053554D569D92111C90F2AE57DC7FC5DA1D3BB941CD3A80E8 +:201840005C1D9D0A89A1E3AC23B201B35CEFCD1BCC20E3B1E823F223D09274FDF2E42D8DF0 +:20186000D7A5C5C987329A6422A115F2FE3F8FE0503B656535D71F941F9DD7B3B9D270706C +:201880007B8DCE70F89E8867287DDC9BF6F4F4CA3CF2FE0557DCB74812FAD78BF44E2CA5D5 +:2018A0008A9BA789E205A63B85C319C804919F9EF2CB5B8D3BF7FDE46F274306AAAC0E799C +:2018C0002400A913F3281F3FF86EBDD8D210F9D815BEC600F51660E0021422AA77FF29A0FC +:2018E0001ABA1778162CEDF9741197E05C3B7E3E84F2CD60559E75EF8B45204040952D18CA +:20190000AB2CA38579E5E47BB022A11EB4C450D30B34448D646E08EDF3BF11D4E40385C045 +:2019200096032A039C1521D2ED687D6F3A625A89BBA50909066FE0BEFCE290B6BCCED5DB9A +:20194000F0EE5D260FF02B6F164FEFAC0154F609D7D1AD1A180CAE5324440BDE5E316B93C7 +:2019600052B02C71ACAB49EF91B7F4A3E541BFAD833AA5FA5D59F015B5CBE2D981D7B06D01 +:20198000F545A0083F34D43483B41BE01392064A3EC4FBF55E9F76239FD405B382F6FE4A50 +:2019A000407F553E87B9F8C8B94D8DBEE64D70396DCBCA083AC2C397A99DB8FA65FDDFE52A +:2019C00026AB115DB0D88559CD156F8B69A331374560619E01DF07BB86BF637D30C957E473 +:2019E000F02C328FB84502ADDDB4F25FFDBD1BC603DE42624624B4E5FA6233E004FB47782C +:201A00006D1EFB5A0328070A22FC480D0F503CA6C8C6B76F25C09A539FD1BD557842B7B9C4 +:201A200006DE292EC2E2719E29CA193696BC9085FE08DEA7CB546F2B73435034D741ACE5E8 +:201A4000A56E4B76DDA018049AFE6C88C5905EAD8AE67AA89522EAFAAEA1BD7002D1B924D4 +:201A6000FC8B5DA0CA3EC2672EEE9A1F7F0E36B650E77626ED7CFC62D73E7EED69E9B561E1 +:201A8000F23E64A6EC8CF713E3C9D55537180E7DCE0935D73145F59EE016C65329D4EB8D6A +:201AA00022EAE32D8EE698C40E088772DAC5EA9A1E1ADD6E1BC16E1D01A914632942A8AA40 +:201AC00096B834B1D9F8D9C9F43AF58F1B48BCC81189EC13EBD436421D845E9733991F5323 +:201AE000A60687ADFB44952120EE8D1CAB2B3C932E671B18210F72F95B2EE0BB075C8DF24C +:201B0000360FC6754B766F755699C1B3D25380A4A9D0C8142815543F1E778AE0D38B20AAA8 +:201B200011FBAA488748A3B5AF6849ED79294AAFD2F3126D8157F17BB21E863DB593D0C89D +:201B4000F420AFD435EC8B8F7689B761E8C5D76B7844CF1E9368F789F6C47FDD02C975959E +:201B600032BD3C352C2F2F1278907912B6B515E138A20B304F654196418C9C26AFDFA81BF5 +:201B800015618BB5091BF8CC8E0184C476F8E7536D51CB3385CD98A5EF6CFF9651BE016A73 +:201BA0008EA26D7E848F58EC3131A250EADB0547370E13E4C1434F8456D7A5947B948AB28A +:201BC00010B7B946048C2B81955E66088766BE0BA7B45D3F64659D0DFE24CDB22E575C43BD +:201BE00084878A73A8854873D18BA17E626B5376798EB4F086A4E860C8DA973A635611C8C2 +:201C000028529D54F24A6693A6D37041A364CC51430FE547949908FD6936BFA71862C827B8 +:201C2000347C24A2984C0DCB24EA42B903AFAF7D91B2C8391EE2DAA46C9CFFEA1E9CBE9FC1 +:201C400036D6EE5BC72187459AD79778E2ED9789F98A4023896A6AA1FCD1D8F0C865E288FC +:201C6000F19991AC4B9EA351465E44E4E1FD2EEC9823D7D7B96822ED323007BF43DFA5B7BD +:201C8000CBD0FC2BBE25019BC9F9F971F98281CCF386DFC8AA612760067A6590AE28BD6EE7 +:201CA000C929AFAFBA9446E3C5E8B26124794ECEFD0A7E65FC453E761D1619C917C001799F +:201CC0006E1A419C5826994F6AC4BA8D5EC5EE6AF89509896E89BF6D703D06EF3EA9436ECD +:201CE0004BCD3C46F58B0B93DB9E0CBDF2004F1A5771D0DAF2D6534AEBBD074555AE661D3E +:201D00007D46CD656CEA57440DA4637B9A8B98CC55122FC9E40D62B39C69AF2004AF572D55 +:201D200099BECEB8C48633CAAF6470CB6D7D0F2504ABDA8963DFD41F5A95CC030B5BB6E70B +:201D40003182309FD535EEFDE12A956735BA57EFE3BADE26C4278A2707D1DAAEC4FE9A02D5 +:201D60004725BE0616DDCC03F4EDE94A6DC64D165888807290B46682DAD871631097BABB27 +:201D80005E8A2F3A516422B741320EEC223C010CA25B63B7856D20DB9FE79D93C8D46D7B4E +:201DA00002F47FDA2DE3131ADC844030D05AB82357C1062CA6AC8716ED435B8613B86178D4 +:201DC00088E346B8163CD14A7E3B5EB3F070289379874DCF94C6BE9B5BD54495FFCFD4329C +:201DE0002BAD1E15F6DDF381DF742F4B0A2FEDCC3F0AE13A4224172414D1B7644ED5C43EA8 +:201E00005F75E4C513879B43091E06EB495E127A1960F85D1981F08F08D4BE8EAA71FF1445 +:201E2000B5B72454A554B7A7BDB53670222176757E11427F31C71526BBC4124340E8CEDEF6 +:201E4000C9E8B3EDC42E00C369DA55AC9EF90CBDCB01663EA2A5A1476C0876356355628C74 +:201E6000B103F206C5444C314D847693C83F0EA3B67B60B7F0D27027F805D32E4489509C46 +:201E80008B42282D861979F55408EA0BA78276E87BD5CD8D627F5F3CD94EC3E2BD43B98808 +:201EA000896F523C061FA8E0E1A87EEE53BDCF92A86A10955BCD908DF128A71B357CC69BA0 +:201EC00004F99928E1E5C6A6C3C96B22B1E7AB65F635E0DC3812B6D2CFE2E602EC2FC154CF +:201EE000F5DB61C128289F85799E5B8C9D35DFA5551B3FEFD068D2F88AC4957D4AF330B803 +:201F00003B24ACCCB47D7E0767F237739B97ADFFB1DB02CFCD9FDF47C0ED6374A4B4091768 +:201F20009EE03A13264E8118796A93DAF2BC8E1C877A8162B2AADBCD822ADA9B6ECDB6BF68 +:201F4000E615A19FF96424961705B2EAC0CAFB9A633D3A9AC65343FCE4206C147D7D078C7B +:201F6000C31090DAD519C0D0329138909CA702D34968D89C97CB1D7C85F2C7A36D958BC0B5 +:201F800019AE1D07DA19C2981503398FFCC146B6626C8B86F15AAC551033F87CDB8304D25A +:201FA0007B7FD896A767CE1F47101A1C660C8ED8A0411CBD8491F1524CD752CCB7D1AABA1A +:201FC000B9806A3BF32D9E8DD0510B43817768CCE582CAC5C67F2CA43943F5C2C90F2928D6 +:201FE0006E6D338D0C87D9B6E3C555E8863E83B9792FB9F27A1C47F6C480D1332EC90509CC +:20200000667F71B24262F93E9E0660E2A2ACDCC88AC3938DD1845906D28C4B8D146A797146 +:202020005179A2A090905CB7211671DFFA815FE3FAE4B3D2E3980C3AEEE63701613DB66237 +:2020400051C45AC40776473E18DFAEF14B1B1471C223349A4B21120DA78E0BF2E1CD3A5C16 +:20206000B8822D9106A425CF8F2ED7FE20F634DF5E7FB33B5FC8D4C0D959DA22035C83ED8C +:20208000BAE8152229E86942B03242730D5512D806EFFDE5A221DC3A831A06035FB0D6E0AD +:2020A00060FA506ACABDAE442EC9906AEFFB62EA7E9BA1A5D261B653D5B7722B967121334D +:2020C00028698376A03AE67B73C7320F8CBA68C80D82F302577E598E61F6763178DAF59C29 +:2020E0001772C3AC5C8BE61E31E367AB0B63A6CAAC0A37F0CBC51FE9DE7207311C911A63D2 +:20210000F1CAEDA85BCAFDBDD083B1E146DB2C52CA3B6FBA3A8AD843AD818CAE467A749EC5 +:20212000196C7A8DBE34B290634CD3626A16C546F8F1E2390C4297EFDDB2EBA67CA1889241 +:202140000F692FB74111844E845F44C1AF5D9A4BCC49D62FEC10CF66955F5D99CA2B438C2B +:202160000F1E0FCB1B4AF099D0A0F25C44D193698F1E1F666A6BE7000F8CC35D6DEB177A09 +:20218000EBAB981965A290D357E51F10F9A671C35698701EFEF7ABFF3F97A9A399F82F9CB7 +:2021A00058BCFCD82C4AF0799F52542D1785BCD55FA5A00A1813BC813483E7F46E2B84DC18 +:2021C0002D2B1C481CA6BE3CE8A9F8C471BCCA7DD9550E2EB4C573E5187549E1CC4DC80DE6 +:2021E000F538F6E4ECA4DA36F29F4F74C89A39506BC962E6E677420D5835AAB093C36A9496 +:20220000B95679E10C1DAEEC36EA1B396633C1E41A6448E375A6AC8D8E2D338E859FBDD4B2 +:202220002412A7EAFF00398AE01FC63097D29548CAFDAF275A580CC242AF03433BCC7A9273 +:2022400095653767BEF384A0C4072901F76A9A6F203063C60BC32B1E96113AA62255FD42E5 +:2022600091FF73AEEFDB5587DDC18A4D19C197F56AC5DF2718FDB90FF18EC6BA34EDAFD675 +:2022800074CDB3A1B03AB36F4B45725CB705845BECD4BCAFB5132E3A851F2AA604403698C3 +:2022A000D24E9242F308745DC104297720D8BC6F1444E9C32EF6DE1B4D5E246B219655FD72 +:2022C000A5DFBB3B636425AA25AD4766236248321031A42C50F0423C2CCFBB47CF587BB54D +:2022E000195293ED32E88C93EDB9CE6EFC65ABEC339E0897D0C269D9C6E5A6509713A7B1F9 +:202300008CC9D58D4729E5D764B61FA11506979929EE2BFD3918A6F7629E4946849D39A4FB +:202320001F1A380BB10D02BA2559783C47C8F8FA120E1C54E2145D80300C85E1BD668FE0DD +:2023400061BDE18C0C31AD6C5CCC2F68F6C65C080B46AEAA0040512C171FD0596CA2C92AF7 +:2023600076AA555AEF33474F06F4FE4763E8AE4160645FE79F6EA5B5CB53408F25C9D29AA5 +:20238000B987AC98445551F032CC9D6A33C98675031F2178F414A3D1C1632A5065C4C4BE63 +:2023A0009F1790BA8B26A6AD9C949C6027348A6C20170EEF9B3B08417AA83D8FD24F1532F3 +:2023C00077131B0F625694CEEF06541A1F3826CCFE714317D6D53D3DE996CA539707C5C5D1 +:2023E000F387B3D3DC43D7E36DEB7CCE6876C208019D870430E40A463FA9CBB8F36CC23E63 +:202400005064C393C6F2723E1474D5711B7E9921172D8EA09E434ACB2D5D703C4AB5EC3D63 +:202420002FC57403D04328BD6365172FC26990CE829D3938D6DB2A3269B8D469A42CE629C8 +:20244000F246757E1AE4D95573B0199A2DD395932D1C71AA3E41EEFE7F83A8EA24F1A5A268 +:20246000425AF676CF8E408FA095E94E2B0C0ED52C91D1B55B6E54A79253A368CE920859EA +:20248000536E36E79108BE8B8D07EF9891D1D01378B2BE65910A67F34E02792C40456D13E0 +:2024A000915424F8BAF448B9E999F830E7C3285795D9F77E5370F730BCFE5805FE08252466 +:2024C000FD48CF99C7A7EA66E69DFAED185C0F7E2111775DB72DB8F5D729E4A04945CD7040 +:2024E000F2BE3C0F0D8FBF6957BF7DF428B9A30C910256DCC00336F9C3EFC6937B3260A196 +:2025000012320A50696202CAD786AF2B103A37571A7C3443FF568FCC6B5B5FF2AEAD938530 +:202520009D33DC6614FB74C7D6CEADE599DA7B2838CAAA0DE0AB8CE6AF69963778387E7DAD +:20254000D86F4A64D3C6D430A7D230039C38D6602F50AAABE6A9A9A953872D3394CA1E9D2B +:20256000F49391AE80B58CDE02E4088964FB1FE5B3639C99977461FDB8ADD4051F03E9F926 +:20258000B1D9960F55DDFE1E7DE039351879CA02AF53BF704AEAC155236CBDEB6CC5E7B01C +:2025A0005473400207AE9FD507770E9AA4E3AE9F4047A0A97BF48D39D6958B45C7397DBA78 +:2025C0003D1EB269A1B6D67BC1D59EBAF26CE33D98A40D27FC082C364BCB935E5746871B55 +:2025E0007D06AF54848BCF8079F0B30766F2788B46FB6080C18F13D72512CB3DE16F2774F4 +:2026000086EEC735CF8AA548CE834B9DFD5BA1953D46700D696DAF8DB04CCFACD42465ACAB +:2026200096561DF03BADF5FE90F5B36741A57C52884D15D7A7FD17B3A65D4E1488889DEB47 +:202640002DD2870B5650A2A5E1410F55964BF11378D3DFDA09C361B409EF54CE09DF8B62BD +:2026600069CE9F1AB2AE310ED5DDE6A87BEAFF9D3D50F267D38F99F057453353AD75687697 +:20268000F324C5F6C6180410C8FEC980B6CA9AB888B7D36DC533E7632FC273383A45E3A92D +:2026A00095FB932568494335A4A98D07C1207377D866F6A824F3CD89E045FFA0CFF92F5F9A +:2026C000E0D46916F8D8C4AA7D42C4F911B35B92DBE625D11B7E076141801ACE18242BF4A0 +:2026E000579581192E9FCA67EEFC7EDC2BEEAF5F9982E330C41BB1689A627CC83D49FA7C89 +:20270000B8C9922F194987415AAF5D3C9EE81A3298D8FF35D1A9375703A5E5B7F3714A58E3 +:20272000E4EFF500C556687A268B3A24E7EF387EC8D24C8FC04D5C5D9600EB49062E7D7112 +:202740009C75940FCB5F6BC711C0875E419BB365EE6CE4BB8EBDE6107C3CCC360924DF0EB1 +:20276000975CC4DF4545867F051E5383D5A3CD9DB99F13FDDE26A8DBA3C122FF70720319E7 +:20278000D2D59239BFF8D088562B12DBFAFB3D0B822AF1C43D21B66A66A5C4DCA41D21534E +:2027A00085D9778D5EAB2FD22254790F60A0233BF827B8EB431674B79846B469A15FAC6103 +:2027C0008F07FC636EEFA4CD63EC366E8C8C975DBFAEB4C5B0B178C95143325B8E6FC97751 +:2027E0005E270F89D85CFC3BDF644BF3DFE6E479E6C015C55B7CF8D32C2ABDAD93F0A4FCA9 +:20280000D88F46BAF2493079363F2B0B4A06E5554E416D5EE9581257BA198C2E3FE9CAECC9 +:202820005ADAC7706E633C324CDC92A3E02D50E14E4259A68C3A5F07ABFB9B07EEF939D15F +:20284000A4F3A3C9493EF73E2A88F865E9B2115C2CA1C4D337B08271DB45B0A9881ED4F37E +:20286000146064FD945440CE2CC0A1146E70F95778DD4CFEDF561ADBD3DAA28BC3027AF8E4 +:202880000D2E60F1BF06DAA6F03AB768A1FEED072E36AC5443A77F0B2FC11B20FE68EFA093 +:2028A000FB95D5FF807B9AC372C32DE914302FCA6AD325CEAD1FEE3B9E893B434CC303BD3B +:2028C000B8D820AA9AC33CFA236318AA40255E043CA0518DEDEBF189DC126F928104F86A1A +:2028E00006415D2EACD63CDA220CAA3533CDA9A29DF5B9BF267ABEE5569B9FA8C2247DDB53 +:202900005922E708B487B5B8F152990070CC840C8FC44375ACB35D005604BC059E86365968 +:202920004C188064FDCF944209DA136AA4C4EAD0C0192047C2D594145DC1FA6D0709FB77A5 +:20294000BF55CE330DCDBA71EE40FDCEFA26E55A4C27417EA718C74BA94712082BC2D4E651 +:20296000EC1014A70B06B558ECD634C6CFCD1534E62ED903A02B23F8113110D7811D52648E +:2029800073FE11F27FDBED592B9A6CBA25517496E8E1F077BD1195EA7708CC922BF0B98109 +:2029A0005ACE73C7CAC335DEC3752831844E644AC92E2A257BF4688C0789450112B2E5ECF0 +:2029C000700E4C73DD90D7580CAFE2FE7F5F3BB83BBC8656C74BCCA70A7B1DBBD6438495CB +:2029E00043F24066FF9C1962BA5F67854075F5B78449E37144D77000D6DD2EC04E29013883 +:202A00009023F856CECC79CF2C4B80BAFA4FD067AC03084D3B9242C287CEB9D5FF929F18A2 +:202A20001E507CEAAC4E42E95AAC2A03798BE2F72093CF2BD317C1415BAFC5C93C331E616E +:202A4000E97C575848FD7FEDE02E93655B3738EACB2425B69E2A5BA236B2BCBC9F732928A5 +:202A60009B2726A7BB7C2A3A4A8CF8F10940A656AD5AF07FBFFDABC5317F07F3064F7A8984 +:202A8000B6B02CE986C7E942E94CE2871D3F54B58E2E25BDE31735B7A4DDB527C8E217D1CD +:202AA0007AC4A597B87B06F7695EA55A9B8EA7A76B58BE79EB3FEB44D541D2F34A508D1CBE +:202AC000077B51017DB97BFEDE072DF5C8A0BD05D48D59BD06803FF0C30F198C785D8F003B +:202AE000F00FC72E364365195078BE61388146E22F7264BAC8102B8D36A250E3C5FF3B28A2 +:202B000079ED1A4FB9EA1B5ABDFBBE30A9E0F376D73415D64666E3CBDE3381B140C7F9980B +:202B20004AAF0F43730BB7FB818AE42217B1E643EC43C22590C1BC9B675D1A3032B7D93159 +:202B4000D05D0801312455CA90CF4EEB02296DEF0C95A06348DAFD6F90BAE97ADD32CDA24F +:202B6000CFD75C149A0C89C344E8BC903B2C4ED951053B5303CA8498F7BF139E8B4B71C606 +:202B80009A40ED2771585279C1DAFB42C7A2EAAF32698BE148187D4F5771B343B2F78A5D58 +:202BA000780D5412BB0D58428AD31F24BE52EBA76D5BA90E481D0A18D61CF7F18EAE9EA329 +:202BC000BE12A43DF75394399C76A77D4126C34FCE2EB7D0879F972AFA78381851BD46936B +:202BE000CB36C873467A81A2F60D38CBC4C4376B5D641E2C1FA500D800D7BABA72EFC7D09C +:202C0000D9C962BAF9F6DEB46DBB6B596A0495EB2ADF0D336EF8CF447F528A2B7540413429 +:202C2000530777C5AC64BF044653292709D793A49A17CC1724B9259DF3B76298E3493450A4 +:202C40009A3F36E9632BCA44CF8C57C7C57AA264C58FBD84CFF1447DFD485EE19E6AB3C508 +:202C600066D37548AD3E63B114FC118115D4AC7A32AFB974481F011D1D139E82462978CB19 +:202C8000B67618B7CE59360BDB4091C54765745B6DB4B6E49F1B9501E4232CDEFA80CBF68E +:202CA00098724E4281E4FE664E80CD2060B3F986539E09145BDC81500DBDB070C701145C2C +:202CC0008A86C86DEC874ED17E342761D8C43BFE3985EF6BC394317C4F893C226AF51467E2 +:202CE0008648EC96C0D0ACC58465C9B2A67F3D345695A96BF28BB4CB85342CFC780780802E +:202D0000D3B9A7EBDEAF303A0EA95F464A941467DFACBA769565DB027F54E32F99E3293796 +:202D2000358DAD74E0A4A4E33786BDF702631894D10CF6CE6E72B7D88F6CD2FA52E30239DC +:202D40001E87A88ECB2560C31E3884F1E17CDC52F16686A37E085D50CAF33D60E704DB2B31 +:202D60006934898B032878BE4BBE2E93AB2D5236C92EAAC45DA6B85289F5304C2B827AACD8 +:202D80008E08F2404058B41CEB6CCAE5EB0585F4663B5A948A891D3FD21E4CA0533A27C046 +:202DA000B82C41300F9E853DB0C726C279C7114307C33FC397A7AC6AFC6DF22D811DF1B471 +:202DC000B7DA50D320C4576507F58C407B947A5A9648C7256EF31D7CEED08459F4F436E592 +:202DE0000508EB13E415A6A3921D41DB40524F8C3508FBB344978881EF9D9D8BF7AC97BFD2 +:202E0000BDF393F4D76A43EB3FD9E252D2C75D6D6B13D3C1159A233EF2C9B882D6FB96EEF1 +:202E20006A8BA2C86A0EE88AAD401448E62C2EA7429A9B3CA0924EAAD781587F421F9259C1 +:202E4000104D05883AF6222D6EFCF26C639A283F78C7E323B90953A5B7801E7E9D8A4FC1D4 +:202E600077B3936BF02E10428AB61AE1BC445A4FD203D3C02641C33213F2E6824A86A36EC4 +:202E8000937A5C5913ED6B9EC6EDA78720C1A4A1F6E0F5CB0D20C614ECADC11B402E89E374 +:202EA0006DEF331E6F8EB6E0A5C3597D627F42424EC808A01B29987EC31DF94AE86C6473C9 +:202EC0004021BA5EAE2B49A9FD7F978C5F67D2457AD37B55E9F0CE2F82672AFB0F03AB462E +:202EE00051999E60ECB14AC9D2C83D301262B2022C8E66683DCBDCFA13EC97E601167F583B +:202F00006D7B79DF7EB4F4F2F1866FEB00AFEFC8193022CB4498AAB2AAC515F7E10C3772A3 +:202F2000A59A73BBD0CF0D595FB0CED6AA025AC3CC42B7607DB27BD448C3FA1DAD0C266897 +:202F40006F5E4738928884FDD9D6777D17627DE4C3657749CA2696DD2397DB9861BCA7E0F1 +:202F6000D3ED850A78F01CAFD1FD83F52A33A2820AA9CBC44C2139CDCB7A5E72263E1FEBD0 +:202F80007DF64C8C636B8B921B0098D519A1F0C3A65DAD58DA63F475EEFC8D58A2785D29E9 +:202FA000B5A6A2D73CA0F505A08698F747DDAF763801A000F57417FE14EA2FBC0209487165 +:202FC000CBA24F4F133D983743FB047F5D74396F8B57EE233119DD079D58C5648F2BFFFE97 +:202FE0003668210924DB0A421ED3350048F30D96CA35F7F519A9124BB74000CD8E81ECBD34 +:203000006311272AB4FB2556CA55DFFE300711029BEAB858C8BDAC3B3AFB161B56CE571881 +:203020007F965FF2C4CC1A0920DE07CDDEA47E1ABB6992606A286078E6E4B06FBE4EBB7BE0 +:20304000ED4AD9DCE4D6A988E827214992C5173194BA0E8DAEB2C64667095139E7F10790C3 +:20306000852FA6B8D638F401D2C090800927C62BBE51F6BE0F7D6A28B23094C011AFCC8A4B +:203080007173C3A95F9E94B57336CC0F940938C9FBBE4F0B7FB9947D30A3E27D13AD03BF68 +:2030A000A11340D735B3F3C40D84521DFE858F07EA391EA37C903E5FA7D9C860267A271E73 +:2030C000702C60929263420B5D1ED47418B42736B3138D32D12E43B86B80D0E21EEDDAED46 +:2030E000712CA046C521A329D3D6D73CC909EB85031C559AA3C804C6B98B7A6D5447CF8342 +:20310000A839634823233BB913568CD931C5CB9ABF6766E64AE554BF92D475DD75371E96F4 +:20312000EAAF9EAD60CD5DD7B57D3FDD1BB2A3F9B630C7DED7F25108F7FEE4D2B504856598 +:20314000BF3B89A6F5A5F33BFE286EDFB89367E1A75FBFE01C05C8575F318CDC3954D480BA +:203160004FA0A708F4C82201AF44DEAD842FCA9A56F96AA998AA6AF6862EC88799B169DCA7 +:20318000B58CEE5C01B2EDB291FC54FF318036F32398B3C0BD75263C284C53CFD6B9CD44A0 +:2031A0009BEA92D8D724274925A21E65772CF7F9905EAA1DF708547136DA692A9B61594A1D +:2031C000E0B4DC0196E001064BE588343D35EE7578AEB782EE127DC4F8069D52887FD0924A +:2031E0006E1B477F7AABBE3BB27D80399D4E82941942E9C9A868317ABC1343AB298EFB9AA8 +:203200005E88952E0BAF9D5D8C01E576D76BD919AFA951F7F1A1F5380811638501AEB00274 +:203220003A914A24D3C8C64D4FEF8EAA7F074CB4791B4A82AC8858E34D53867D04F42CE530 +:20324000BE7ADD6F49D2E2BEE39F297644A2E3359FA88323F1AFC44652D9CA09E0ED2DE79A +:20326000D124E967BEB13E22D454D765764F23B0D149A6E830AFA855916B42D27D11978FF6 +:20328000EF73013DC44D4ED805DDB3B110E7B46F62BA02AD57B0A13CB3BB18704DC440CF32 +:2032A0001044FBCBB5BBA53C1F65E5EE5916160E4ACC90002F0751D3B81CADDD2E1D60E8C8 +:2032C00089A25AC092FF22599B5B65A6CDA1E45F06ECAE4A54B331315180AE41DAEB3E5E77 +:2032E000FC03BC619B002BD4C150DE6D7BD68D67A027165039129284D481D7D0508AB93A20 +:20330000A79293F293CC7159A4B8B5C6035018FB1335325BC76E19037D3F624587AB372B6C +:2033200059F4EB2D0B86772958DBCB468CCCE85CC890C7AE2E316F73CFAE630A67DA339E0D +:2033400024F79F3BE45B916FCE4F73CB393254F1B9D118FD812E16F7760CA9B39E7A91AD9F +:203360001E5062155D9C9F5AB7F10431BBDD9C01177D288C997F61AD8EB388FA9D606C8B3F +:203380005407C4561E4010FA6C9AA6852421396063F42EC06C41C2784C383FA70561DC5811 +:2033A000D2226AF219665BB0F91FCD150E6D0903CEC095316AD5A0899B264D4C4527C8DF89 +:2033C00095848B91BE4BC8EC7C545D906263EDA2EDE5CEC26D6B213024518ED18BABC6F49B +:2033E000A527A3A99E3BA2ACEED7FB29DA6457176CC2EF866CE25D828DE74F1C48E23C28BC +:203400000C0CC14AFBF3BB5075629F02BF99FAE4F947E403C4E88FB5844BFFD37AB0CE62D0 +:20342000EC21481540F8AC5715BC0E82B33436DCC671ED5D17C9B750448E5CF4F6343DFAA2 +:20344000EC723FACBAAEDD8C9267D79FCF31F6E8B12A65EC10B3774F03F23187D4A41C9B74 +:20346000B606BC669F2ABFD77A9A5EE8D9234B3C3C630C5099364CAE663F60CF53D216550A +:203480003DB09CCEAD944E4EC8976C9AA29541F6AABF5446B6B9FCFA0E95D819DB761E5B5F +:2034A0003CED65BD95947C9A2085E06A5566E7C51B3A28B8F40695A9AC69AD9B4423BD88B6 +:2034C000D76284EC2BC8382196C181E4CF413FFD66AE4BE9135BCB5B20F1982882C9BF53E5 +:2034E000E486F908487120AE08FC2BC2CE20508A3EEA589B2E42726F891FE6BBF6818585EB +:20350000E9C6B1C7A8B29F46340561B4FEF6589D4946BF2628DE15F353F7C0CECBD8B9EA6E +:2035200072EF0F080BA3EA3AC595D766F1EEFD4B88AF91FCFD6D41390414BF5BDF17A042D1 +:20354000AB4AED6813B32AE6EF25929E95C5F843847A28235359EBA2337B12B80A577AE7B6 +:20356000F78643A41E1FD1299401799CBD1A593B43F634CAA4BB196DF1775D373210250B11 +:2035800058AD9C1B655AF707E0BD50E3DB510D337A2AC09AC40D8593C4384E1CB46AF14DCD +:2035A000B439054DA773D0BC6274DBDEF235179ADF0D273A48F4846E6BF73FD43938226CD0 +:2035C000526514C0A52D6DC2B5D61C391F276B36FA497F5C91D935153FED997B4ABF681203 +:2035E000F208EB8F817714B3ECF8EE7311AA3B9A3E3D1B470053E1284396D22C33B06978EF +:2036000023E4E28E0D7EA1EB07E14711DD31CD1069822BF613D90E77BDE6C93728A9D571BA +:20362000F13E4E538E4F6FAC6C98E4125400980E687B2AD81953B6A8699D780D1082EE0410 +:20364000C3CE4052EBF9CD44FCE09B3EF9294A5BF8B3FE636D2AFB9CAFA21185DA0D0FA718 +:2036600042CA7438EC331E8C6288195C26213D5D0FAB76CA0109CF4BED4F6334D0502F5FEA +:20368000C8A4620A9A8F3FFAFAC4386891F2BC45710942332F03193B1BAB785A9C2D2A8A84 +:2036A0009220E4F63D9532E9300E4421C99A0DC88B1CE2F40444302E28A5D8B0E0C22E501E +:2036C0003C3902AED36F7F1AAE7E4F28B4202E479BD26F56FB4F6E26E4134109FBA49AF87C +:2036E0000BB5314843290DB180F7AEDAACDD6BBCE1660AB1D023431BE1E209479945C9B1FA +:2037000088FE02769FBD2868F533E29F09A500E59B17D5A315BE8167C41A8B197B608DBBF9 +:20372000C9B2C359E57409644146EC1B8ABEBF579664EEB8FDC90DA7FEF72E2DBB3EF3C822 +:203740002D2354736A0099B4CFF853474A1447BF55F9B0156BD3C4088DC1248FB713C686A2 +:20376000C91B94EE91E3A4E50ECA144CF4DD60572BF39CB7265181D324197EE0F7B2D8D7F7 +:20378000B8B607A6BCE744864E70DFA25839EF128BABFDC65558E2EA09D69CA1091C4B5181 +:2037A00039FDF95126DE71BC414CBEC71754A0994A4F63BE1BDC5E6175DFF58915CC33D973 +:2037C000064CA3EDB8963FF853E2283A6956D6D4C687955944FC59DB52A610F6BA1EA05C01 +:2037E0007181C612CE65415059CA3410F84EA96973B010E88628833DAA346E510AFA29D752 +:20380000AA632FE290CB8BAE625996F48F145017F74F9C64AEA217445D8C4D57E46863EE8C +:20382000442F1F251DBBE977B1F201487C927C0795A3BD774C6B8AB0CAE0526CD969E760CE +:203840005E8519F6A652767C6E2D7AC43A974FF0AD2A579F4793C4EDFAA5EE8ED5B7C7CF0E +:203860003D9CD218C9F3FDFD1C3809D2E54EFCDDE1DF85152CF55928FD6908D775A1D6D691 +:20388000C4DEE4DFB5B1210A8D9BAECFADB71E92970902C9464EB4734AE2BCA3B8B9BB3B61 +:2038A000E218A94E93882816AA1E33EC11EADE3D5AA4226B00228F17BBBB3F54BA23C29036 +:2038C00055A267C1C7528B96F4457B239A67C939E77BD012F243F4CF708CE03DBF46EBF977 +:2038E0006F69D3EC1203DDCC9CD90F51E55C077B2C97D5F265A5B11307447F64521CDA3DD0 +:20390000B095B10DFF8E2F2B777313FA85DDAE6CE197E08F6485AC102A1D98729013800842 +:20392000F31E3F0E44F5087126D433661B65BDC44DDA067D639A1DBCD567A09059F57D9A92 +:20394000B7110A1DF3A75D1E9B2CFC29DCF770AFFD411BE4C32496AB35B4755DAE21260070 +:2039600019999B7A61483BA3CCF2D32707A9D59DC34056067C6A0807E8C7D36AFDD061DAD7 +:20398000CC65709921B1F27E747578EBD65F334DCD4A9232E4349B7AB8AA41B18C602C1422 +:2039A000B72DA56D4181F438A06A8C3E4F6C09B8611D867BB3D60FA612464EC6B5EFF00D09 +:2039C0008C09A282CF708FF516930F09570CDC7A7A0DC889829E379849746207DE9B24BAAD +:2039E000771207E4376E5B33057C1910F3FC06980CC519D454D124A968096A68CE2D4B1D93 +:203A000032BA215FCE88A222A99464D4F796CDCAF80EFBD4FF9029B5A4B42843D5433ED557 +:203A2000AB017EE129F7C5226E800EEEE41CA9AEF18C36C941A49832D507A6ADA44EE60CF5 +:203A40008AEE39B06D9124C663B93CCED7AF216A1064F98B3BD418469E1CEF7D7E3EECCBE8 +:203A600025E0D12F6B3DD987D8F5F50FD1D0217C5716ECF50B19C2F408B6B32E075F740881 +:203A80006234BF6E5C7021E4F37263E8DAF1AD4962C1EC5A28001D6745DABB1ECC10D0D692 +:203AA000975B39F51964DF213A3D4B2D0839D06A191293818C8565FF7D69788EA65CFFA9B5 +:203AC000C509E6F2E71BF2CCFD6D968368C83C8A2A3E2339982090C8CA8DC9697C8EEFE3CE +:203AE00014B663A12AA6D21481C2C5C2D8B9C96C4C066210CCCF4060F3C82FF91E8102B877 +:203B0000DBF12ADF40F8E6E8CFA94C1FF16DA56B6284CAD0A63971E30E7FA32F5FB52F52D2 +:203B2000EF6932F7A88C3D0A010A6AF17C100218569043B41D450A4B4C2CEA898B6129A148 +:203B4000B8BDEBCE2F463845F345020F00BD48BAEC8A5BC3266B4887A71364045FE4F08272 +:203B6000F6820C033B3F86C81D7D475E5668149C6D20E213D411BF138F90E32B45194A7AC1 +:203B800096CAC71A5E53830C76F99073FBAE2D2F2DA9D7F0C2F3B39F32DEC6E11B154E83D1 +:203BA000F851AE696315ED4CA2B86FEC4CA168FFFBF80BDC7BBDE101947368BC45F5C24090 +:203BC0000230AFE8353C7AD3A48DABE7566209D2DA608D831F81445E84647AE623BA2E2702 +:203BE0008982563423C665E6BB2EE328E2310E385FFA66EC9DCE26934566565DB53E0CE69D +:203C000056171E5235E7805420F5B707F77044346619D0BAA1885243D33B8E1BFCFF0B841D +:203C20003F07E406DE3CB25ABE8204DBD1303EF50E64D551CB2D57B5F85D56ADC9260EE604 +:203C400002813603DFD19B2372F2CF802C354096059D3DA17599E5F21A9CB86E14C91F080B +:203C6000F56AD75F67CC20B4781E94D3761FD61A0E2DC08F6EBEE7EC3C39137E04DAA6EE25 +:203C80006ED7A3A417AD48368E28EF8AE451CEA1933AA96489502FFD3AAC9B5970013A8D92 +:203CA00030CDB3F84378AB89B85D3E1D6AB1CB06D25289D2934828CAE1A1D18F4DAAC8EC38 +:203CC00063E55D465CC500D6964B8B8CE528AEFC0B59917FA51808D8C3E9DDE712A5BD322C +:203CE00044F32407D2B4B6BC3E1BEC07527612E9306390870109CA906346799E6340DAEC24 +:203D00005E613C4F53153D8C91E03695F0B3F6275AFA0CADFF2CEEA6E86DC83D9023EE5B0A +:203D20002DACB05B9B38D7D45BD4CF62360E480F8B7C886558BCD161BD8D568AE3B4EB033D +:203D40008133C0CBF30F7571862B238B05617DADBA700125DA8D5E9015CFD57DA7341FE296 +:203D6000BB3273FC9878AA987555107BA55B2CD4A9A65906A0D4D21D0B0E7D32B02C47EE56 +:203D80008157D1DDE55A365E7920696D9C669679FF39DDFAF3D4604F04A38BCFA252358417 +:203DA000045883563D2FA21D8D98E1BDB2ACE9DD23E54E98D133C39564AD8A0D57880EB627 +:203DC0001E590312F4B054C6DB1EC6B3CF0A3834CC427F1C80A7735B7E01863025CBF0A08F +:203DE00026ABC7C422119634E3B3B74141811E11EF6A00A2AC299FE0906D0D7D5BB928D900 +:203E000099EF369B207883CEDCA40E993EA8B404A8887AED1B909C15762BA16C1A529ECA26 +:203E200099EDE63D3BCBDC7B7779B71BBE7449807B53F7AD7B290B3DF060E94C430986E327 +:203E4000E7F4F3F160ADFF589BBEB09269C3F5353DECC1B415031CFF0900C4F6BDF62C0BD0 +:203E6000B2D91D4083FF7E268AC69FDF97E591C0D8CAB387CB0AA435738A3E9C2DB61D5DDB +:203E8000A4FABE2D6F9543E64E0A6F5AE6A0E428509F4396155CD4ADD6B914729FDB6022EE +:203EA0002A06769FAB7C7C9C9CF692036F7BAFDFEC34F87E9AE5230A7518CCA3DD40BAE8E2 +:203EC0006BEBCEFBDB2CFD68C55D325B14F35D5C1D19486DAFC3042AAD2D323131A4CABBC6 +:203EE000F74AEB5AE9EEECDFFC55F2EF59BD97FC5C217585D7C9773F42EBF3CBBBFD9EE5CC +:203F000030DE0E3E2332120873C36B34ECA440C746CF86E1BF5475FC96091D34C3D62FF2C2 +:203F2000D04AA35E68708DCAB62A4E845A9237F759DED0ED2438CFD6EF9A3FA4CAF99BCCE0 +:203F4000FC67CF21AD8F61FC926ABA3AA338D85E1221C9D3A3D1B20106EB9528E26B021968 +:203F60000E096A1090BD1ECFD38504E8FA67A0890F8F572BADC528DE60B0720723F328C386 +:203F8000A31911FD7BDEBC5D67B385F93C3354E85494FD989F019E75E0364CAA2E2C52605A +:203FA00001ACF621EBE4D084051920641248D055DFAA7981F54127056E5AE7FE5F008B7805 +:203FC000E7DD0517DBD2432EA8F4239471EA29957BF79FAD19A2EA933E8C09C83FF49E8491 +:203FE000CF08A474546099241875FDE5EE50FF10B82C5099BE8EF042FDB9FBAEF12B50D5BA +:204000005C1E01176E0A49191716CCBFFC827896ACC6AB7D6DAF434D74EB357D2E67FC57B1 +:2040200015422FC49D23EC5DA8668C0B4F08C9E1F8AC3876189233D8FF32384E17550B7FD3 +:20404000BD3A46D8AEE1DEBC07490458961819B187F65392550AE88A004D0A1F8355FB89F9 +:2040600042022DFC7E5FF9E92374D2DC1E4C527791AA80FB8053C91C65A41FCBE6E01A0754 +:2040800053D0C8C3F3820A421AC25A5B1C1D7DF71D3ADDB61D6A46591ABAC86CE09385AAB9 +:2040A00085E178363AA09D45538D10C8E8F68B4DB518BBAD0CB9B5E4ADD1075D9ADDBD0A0F +:2040C00069FF0CBB08CFD4B3842361D39EFD3A0C394D0E0DD68785B7A21C4E8A4916D28412 +:2040E000AC45335719587CB663188A92463DDFAA22BAD9C7DF7F4DEA7B302416B16D980053 +:20410000B8DBD8EEF22E22C24662045ABDEAB3C7C54756FFA7AE477A580D9114020119047A +:20412000767ECF6B82BCA3544C690657DBF6644687341E3FB888146176A2AAF750D76C3541 +:204140009F247E1DF37196B20402A534621782BA64BC5B75FADA4C903F95DD48922C037BEC +:20416000F6F10B0E72BE4471081628B2112F78F9998EF2E4D1217687BE278FCE2190555A23 +:20418000DD40179B5C8CAACAC4E84C915EF800A212209F81FA364F4736CD8F3C682195E986 +:2041A000C7CA81DCA74D20573DF7BD08774A4A5ADDE37F002329EA0D2F7FC31DFF21AB4429 +:2041C000725C8BB57488F812157140FAA52028008D5BF82DD9FCE245D120019C4EC339C578 +:2041E0002230399C450834275DC6BF6EE5A6B30C872A736FF9FCF11CB36DB25224845C8C0D +:20420000C38EE5D3C76A9ED9178A020B57F9C83357492C7892DCDA4F95921B57FD258EB818 +:20422000983AA6E97CA835366280E7CEE1B0E1F6C40D4BFFF117745A65369E428AC83A1A7D +:20424000D832BD2A78D8D7F5BC8E4BADB21AEBE2FA83C665F796510B94B271B1BAB52F6E71 +:2042600048E25ED7E02FC844F5B2CE69136AFD31319DE5447B6229FB33E7FD4D74B3C27D79 +:20428000C8AF890F5487726A7ACE6F15F2BCBBBB5A12D0033E8C610A56D64A383549829DA9 +:2042A000035F91EC8E6C67E087BBB9DFA4797636DC143D13F64DAA371C6589D4B5FB6440A5 +:2042C0001A96AD66231702ABC1660FF974AA82E5CF627A3664FB2B3F42E2C32C59FB10352A +:2042E0004345E2DBCA63395293F224531F59DB5C8BF378997BAE0DFB7D98AC9DB385AD27EC +:204300004867FBA137E26EF371A5CC292A528B80969C5DECFE152D6B69056EA2A357A6B250 +:2043200034F7186746F9DACA7C6467FD17DDEE972BBDDF058627639514981025D398DB2C6F +:20434000E2D158A1D37586629F561D6B983CAAD2C4EB8A82276C983CEF5D1C57E174340347 +:204360000B99E0F6FD22FED140FEB1E524B54AABE87514530EBDD9EA57D92A91E985621D09 +:20438000B455912E2994A36167CD44814BC5F6D2549FD30B47C0D32E6D406966AA0C69FA55 +:2043A000ABDEC4312B7DD3A98A113B9188CE809827DCCE839C228D9634933C8D29C5C6E528 +:2043C000DB98E8208DB61F012FF2FC5DEA423F9EADF8398CC1C401AA524453E93380740DDC +:2043E0003A39C5EC54E1B625C9CB6B6FF07FF7FAB29F60540FFD4B7FB5E8A7CE3BBEF89845 +:20440000C36156F3673C7A0AAA08A65E544672E25F5B87C2323882613176E97D110859B1E4 +:204420007BF53D3CBDFAECB9FCE730C1D71375D33D2A78E94A15B49CFAFB3D3981486FC057 +:20444000C870AC61F7FD2E5D41004E0F24B7EB40C0DB0CB2694A64B3278F7075372D52DFA1 +:20446000DAADB483E000C869800E315D38950B9B8CB95E3A95F7CA775770E36D1BD055B32A +:20448000AD1D4E01691981E928768AC05545E4E53D34FCB32B61A8889FC70C345D576B1B10 +:2044A000F07EFA79F8531349F9E650735AA4E5DEE9DA3BE4AE560CD7863E40ED54535A6CEA +:2044C000FA51169E2561232F07F890035B072A0D83344A516DC13699962D0880546DA0B52A +:2044E0007D531216E1252196A21CEB4561FB15DBCC5C00ADA0D24815080E8025CCC0FAF2F6 +:2045000061EB7A738C4492D8178DC2076FAA18F3393A8EC5BE4DDDF49EE41194F2CB0F21E1 +:204520009D6036AA025CD9B4D5198F6A9CD470E3E14DC8A324E85D7312FAFF3221313A4F7C +:204540009BAB13BCAA18921AC3AE8DAE62505E953BE8BE7931C594107638773D0D853C3033 +:20456000529CBF76BC322F0C23BF8DC84649805CA0890D52AF30D436CE1C0EF6BA0E15B35E +:2045800087F54306DD77676AB39C02A7E31F9499A17BC08771CFE54609CFBA65E6DF9B5590 +:2045A000D38ADD8B1FC4EB592D93557EADBE78CF89E4D40CB7D20AB951C7EA58A2D7561BED +:2045C000937048C2647AAAC0D8E905A92E3AC4A7580BEA254FF5A385B3D4C6101C1E0B2B99 +:2045E0002F94AC950A08EC6FA29017C5A0BB6184F4AAEF312213371DEC4499C9FFE5895264 +:2046000067D74DD6708093B66EEF94070CA4B0469132568A9A790FBE2EFFD7B27B30F94C39 +:20462000FA33651B8729DB62676111E2359C802DA24BC76BD8BFA86D90930EF3F65C4128FD +:2046400092CE54E8495A4602168DA94F9AD8B14A570F8750BE83C257C20F1E5EA9027624A2 +:20466000476F78E45E6369798BC87236B55CF5AC773E13E3A1502BE9500D380B334B6DE3BA +:2046800083CCE749A594864031B22508951E6AEEB932444F8DF78C878DE80973C0BF9477F1 +:2046A0005BB9BE552367ED2400FA240CCE7D48AF1B3CD489909AB627605249E3860F366EFA +:2046C0009AE5FE98AF5EB57DBBAAA80F9421940E88BF47A0580046A3D4D3CC6D6452DD3AF7 +:2046E0001F5D4EA725E94B0AFD7C49EBC53E7C2598CF21E77FB20406E97349A17E25E53DE0 +:2047000080907E0CBF5030D698612809F1328DB4E7747CA90AFF799C08D65003307FE754A3 +:2047200075256C8612492B0E8E471CC059585EC0EF7ED33DB0DAEB0E3FCF195DBDC1F73BA5 +:20474000B7AB6257C3F6745CD4609D768A152EAD81C1E315CC9AE272FBE282FEEA03CA5597 +:20476000DC6BA3A98789A7ED002B5A0BA06E8A849876D56C63D9DF601A5F8116B9DC21E4E2 +:20478000F6151E82FA5E961684EA8E38D7A6F886F0038700D4640B3A37EE793AF5B42AF8A1 +:2047A000ED2D87FF2317175BFEA15D7F7D7129FE4003BEF2EE8A36823C076CB9F22AE2187C +:2047C0000366A1F3AB8861E65B632B4DC21A54C020E0FB98A99CFCE6EBA0C471150889DB41 +:2047E0006277B36BAA340B4BC25F17DC6A6B135552FCA2B768D732EC22FB5638EE87E76AC8 +:20480000AEB791D25A1B26A4D1A5DD96DBE7C631C7AB183D202BFB7FE9C21BBAC64C654D1F +:20482000643650DF11B906171F908E689F4693362CD8B7B3BF5229B308841EA377B480AC76 +:20484000FCDE7D7ED4F156926E23E2D2A62B4C1C77830B3D69DE311B450E43F27873EB2203 +:2048600058387708D0F25C73F7E135242D06980020FB59E2C77DBB986F66E84FE2C6254393 +:20488000C3FAC5658B2CC154FCC917A73D62EEBBC182693F65E939F52143FC3B1578556551 +:2048A00017A24ECF03C7A5F4C21DB57BDCCE3C1AD3FEF110B0B664951446D586B92B834E15 +:2048C000EFA2089E8AE19D7B984FF9E36DA1B2DEE9535086A2577EC72FD2B2089C33146B64 +:2048E0006C53038AC8754280BE02F56FBA909AFDBCB0DDD61B3D9752333B01E05BF6BFF9B0 +:204900002CE28554F75650F6B33A3918968B8CBFB89F0AAD861B3C90642F118A7FF9922B95 +:2049200040F0DDE9409378B6EFF4E62D8B17D73A0BC37D3E32F6BD356B080173F5BC2E6905 +:2049400052DCD73066D4DF64EFF60571387639484B13FF45D7448A9496FD85966F0654C306 +:2049600052C4DB9C3F62F9C39523A226CAD6D6748FC6F45563B958346EDA000FBEFD8D32CC +:20498000678A167DBEE12126C82F2BACA1345F4630833CBF2F467C6498D62681FA06A7A9FD +:2049A000D7E5D25FC93AE51800C07E3AF2B0416930ABB988BC893D084BBA51A653E97615DD +:2049C000AF19A4B84EDD8DF5FF515F640BEA48A1BE7FE79875A802AB05E039DD1C2E558570 +:2049E000623D83CF6312B93FE5458D595C6BA8F95B0D4FB66F183875C22F52D2143F1C18A4 +:204A0000478F35333E7D09CA8F470CA9AAD5AED0ACDB1A376713CE406C236B422A45FE89B0 +:204A2000388FA8A8D3441F7F88A6B6FC3A57BEAD9CE3BF05D4180EDB0BB2B03E1B06DB3FD0 +:204A4000C0D745285F9059B3E1810679CEA6333EBE849D1CDCB77421D6EB87CF8B91F62D18 +:204A60001568BE9B5536DF295E56C1E2F303B262845C0F5198926761483E824B20241B5830 +:204A80000CD7F24FE50CF4DD7F801116666F7D6CEB28B30A6C01F4221C0F6FCABC26664706 +:204AA0004C9D5CAD720FB82EF15F2BD4A69EF1F0CC6AE69F4184C77ED4F465F40BC6A97950 +:204AC000CA8068764820127E1C319CFC4CD71B9D871AAA840B0D872B5F59FC57BE431360DE +:204AE0001C0558316FD7A22C00B9729FB2D281647E5F697D0D58001C934BADC9FC2A85760C +:204B00000F13106C3CC3EA899069687D0208068093A9DE70C836FDE19F6BCBE19EDF86F701 +:204B2000AE5C47B34519B34E3BD9C5F29244D5B1AB426512948550565F51FB6E9A8352320E +:204B4000250F048A45DC3F79151C9A516DE91EE3E52C30D39079DB1130144668DBF776A85C +:204B60008F24564292FDD87CADB9164C75539C74EE731C85374F13FA697496E215D95DDA58 +:204B80006DF8607721240B618E48DC5AB95075B7F85EB959DF6888F301E536D0A814B80C51 +:204BA0005DABB90681C7FE494B3840FA51E63B5364A0E4B0A8AFC1C17465C1BD62B184922C +:204BC000ABB7D52CA12B88520C3079C700004525ECB305A89E15890EDEBC242BA6274863EF +:204BE000FE84A46B3E5318E482D264CC71DE85F12C04FE838702F09D3A23B82A7C76439281 +:204C0000DB32641C963639F0421DF3A41C9E599DC8314D6ED10C8385D946245F599073AC29 +:204C200069D66858229F4CDD433316F0121141D23AFE5B92706B36F8FEE2500F13E15564BF +:204C400024F1D9FCBBF3437147130B548279005B0E36D1D6130FA164E5EBE2A8ADAE74734B +:204C6000597EEBC8274687B24A9A0C7FAE6E10F85815D979ADA335CCB103AFD02B3D39F29B +:204C80005A10DDC15E7573DD62B6C0FEE198BBE834F3A1196F40B65A76401FBB19BF64C3C8 +:204CA00070A4AFB142BB7FB23AB2A29DE9C893C9DA8A5C0ADBB62228D2B23935C72DBD11C1 +:204CC000475FE1AA0647BE5456C1BA5FD3817330681899C460841D58364AD5F46104AA157A +:204CE000E875C71B6CC7F0B39264DA7A4EF1B3D33C7FEB5E2212579D116B288D1766F29A2A +:204D0000597D3768082B2899E5E86FB6357D5B3BCE3F4798F9709561AE8FB262304481D58A +:204D2000741CF37D19D23D2B39E60C71F40D6E67188F5D29ADC6D8171BF5CD4A8FE755FB32 +:204D400068723DA124946890BCB7B3016742291833C7A2E2AF19EF680912C5E3E6B29D7CC9 +:204D600069CCF53109482B368B5892EC3509D6DC680E76437ACAF05810DBD45179F4BF02DC +:204D8000190F8FB7014DA132C4FEF6F40C36A9ADAAB7AC7AA2188B978DAE2B3FF04F39B709 +:204DA00005C7F70FADB3DA2F7BFEB97414F562B8CD3BF0592C54F6305FDFA9113512A151C7 +:204DC000CDD8D358BD89B3D83193386AA3A4204B766C74BBE7F0C3300784428623C0D645EE +:204DE000EBBD7EC7A3FCBEEA46052560576F47E80B3FFDE90BDF21BDE5C6A5A9688B19F8C5 +:204E0000E7461288272C0500A5E8D364660868F2DEB7BF35C78A0F9DE5EBF2BC5E0044B190 +:204E20001E68829E74B253207C2FDA667A3E39D0FE3CF853FE0408E9F544FDF50AC127F101 +:204E40008EFA0AC75EC515AFDAFB6D7C20A9E0809896167BDA6C06F810A5F21CEFF770EF20 +:204E60004EC30B0033E0422DF450CF1771C5B46AFEBF3451B92073C41D27323A4CF583F15F +:204E80003CE4E1C51E971C0D145179E7CB9CA26CD76B449C59F279375636B55D7F5A106D23 +:204EA000689F4731CD231DB36DD302812DEDAE51B7D42B4859D93E0940BBE0D6CD77913F9B +:204EC0004FF2531489FEAB6F72FC3E6152C51009149D37BE984FAF78AC11D7491D4BFBC098 +:204EE000AD2CDB2001541B9A35500F65626ECD2E7D7F105EA64D43912C55DD63BF1C5A7E6B +:204F0000E5AF02B22ED6F1EFD163446866E07489A06FFD27BCBEFE790347BE72A08F3DBD7B +:204F200010D098E706D26BACDF7BD2A11CE05E260C9E75704FD62827131DD4E684C6091D79 +:204F400079EB56A959B2D9388701CCFD481C3438B0588A1D31F29CA1D041A98D3C013E10D0 +:204F60004C3F5C01E9B7E560663AC1FCEB7FAFCACB515994D2A1139053CC9334EDA8E7C2E1 +:204F8000EC091B3FF16530728DF0120B8BD151932786DE4B15485AFD64F68D17A2D570CCB5 +:204FA0009BAEFF94824779ACE9642000079CB0895C5E67A277B588D6A5966D612E378F4C48 +:204FC0008905382995114F34201918A7D2CF5FD03B49B0F84AEDF7B5109E3D77E084896330 +:204FE000485E9024F9FCD25F829F0E1CF27F5ECCCD7E352417DA7E6F711174F0CE3561E09F +:20500000E160DE6EE98E83A1A830DA892D9C92DDE3F678F37F12AB82F13956B77167C7AD70 +:20502000D53F54D3A6BBB26AF9C296BD5CA440DB2384F749ED2854A9283110136AFD956CB2 +:20504000034ABBC34E02DE775F580300C5CBDD6BC73C340E4011D1DB607257482378EA2DE9 +:205060005F945C04B757D86357DB6B636DEB746B8A7BDAF6CBF7488D77AFA3FFD7084D7A83 +:20508000027B4FA02E75475EEF3D331596B5B348B0056031A5E64EF8DBDA87CC61BA6754AD +:2050A00071039F66F889CD5AD64E837CB3333403AFE3CF5422601D4DFAB200A84684E6A446 +:2050C000F2307CEC6C923F35311247E31BC202C9865DAC907166C800F2AAC54D14492DE1E8 +:2050E0002B5D87CC90506ED1F366FF9E78E05EA38C7E9D9032877AC2895A4DDD635627202E +:205100003D38AA4A401F52E1D92C5D0EA04A0DFD281B0F2F83F093AA423CEBD4A34FCFF30E +:20512000782A8316A5D18BBD818D4405BFE309EF7EFDC7F4BC8C923CEF2F06C457B7D32B45 +:205140009455D4CB74381B055EB6F2507DBD9297EBCF95358E3EC0496076A1817CA6572850 +:20516000902C5BCE4F8DE62CAE9CBB89640F72697060AB2C886853808E6A14B65CF335369A +:20518000D39C43CDA0660F23C3D5D4487AF85E7CF2EBA0E864465FC1815DA311DFA02C23C9 +:2051A0001D5AE0E238908A3A7F6B5E7C20F6390D2DEF829463E56FFD3FBCB2DF2286472C7D +:2051C0003CA0281BD2E720BB7B9EEE4651118D94B3F98C724D15D18D67259BE7CEF8E11716 +:2051E000C1ABD2D8362F54EE6E7F80B013DB3703E34E98746D60083F467C789887BB616B7C +:20520000859FAB608D9204510A157C0400C08C322C76C61BAB5B0B16DECD69071B8150AB72 +:205220002D1097B85AF39CE0413326D3BA9D16214911C1A8985695998D088D02E3D105E47E +:20524000536CAFD0DB99D9BB34E45CB668B099B18E7CE25916C3256B11B461CD3D92DDFD32 +:20526000610E8D63F2B623AD84D0D49960458239E4094480FF87089E0DAB3FC0AA47EF6B57 +:2052800030B160F480B794A95EA94A4C3107B24848DA18427420DD8472FAAEA82D0432EA16 +:2052A00029F7E4DF69FC6200A254D9134DF9D0A943099146C584C4C14705D4C76B1779B818 +:2052C000E7D9ADD27FFC1EA6F7B001D99195B367CB75183EB5C40BCABC9CA745A4A449C412 +:2052E000157DD709FF94D05575D4B5E66B8ADD3AC8275C70F1055147A070416E1A74D83DE9 +:20530000BC79C7E70B696131CD1FFA3F9A98DB0F43C0121F4A1F6B3185278F2659BF7BD066 +:205320009D1BA522ACBC418A0EF2D2381C54AC9A18D657820E483E4B05D3B852359544CF96 +:2053400060CB2F329194FB26F6191488115B48C1A80082658073D4D3A885D1D56EBF00A092 +:20536000F8967885A23CD7B58282E67293420B02DA2A149D98BD04577E5C7054470315BADE +:20538000EC1405A82E3E837B4D97470BC875CF885FE90B9AED3539AD83287C5A0699E57CB6 +:2053A000F1A87D57846F4082B524D20AB5FD662FE1B2DD455C36D0F2D89F2600E1F204F35F +:2053C000FF8283D2E92F49EEC5D9D828FE78310F07E8ECEA0B3D68814AE8EA087B4CDFF3A1 +:2053E000B42F27E9E3D38ED0338F2E574F8AF0DB6F95B4EB75201A2672BCE95CFD0B2A4658 +:2054000042B8E2D7799ABCB71AFFE7D5429C03D7F4D3AFF03AA777B605E50EFB014281E5B6 +:20542000675B92E13FE40BCC22A506A6F700A6B4A5334E4C4FDE0B26A1F587C2849231C3C0 +:2054400025871128B5384AEA4B1B9076C73A58E29CBA2FCCE8BFF93E119CA7716A18CD4418 +:205460008B275688A6FB280FFD4CBAF390506713F139D17E14442DAC10E3E9BA95D1C56D9C +:2054800016F004E281CBFDEA046B3BDA5E780D14089DAE54B564E105B56DFE0C39DCCC5A65 +:2054A000EDEA7733F6A7E1631637429A580090502E533F22414924FF6671CA168F6ABDC865 +:2054C00015625A62001A201DF3BE40E02E84D9498DCB58CBC05AC731126497DA4D7347170B +:2054E00075DB81AEE3FA0D521DF273B14BE0CDCAE73DC86F24547F9E524DA9CDAB7EC5B158 +:20550000B5A3A325FCCF549438E66E2DB6B19960FACA9D7050E64FBCFBE35C1520D7AF3B5D +:2055200043903EF06456E2FE8B9577D0BB5A9606172DA119EE5AF375A7D7441A7C15D7FDC9 +:20554000767BB8643B65B38BBBED6E02FA5652B146703E39047339221F423692BF28DEB94F +:2055600061E9B4EC42EEBCB5430BB16DE355EC9FB8C7698AA7B5FEF69E012752874C0C7543 +:20558000CFF43C6E7EFC7320E5BEA67551712F0A6514C33EE446FCD0CE0F63D5D7C864CA86 +:2055A000D8933C0B19207B0B74B0D481CF699FD8FC17D883806B2EF9996BAF8A93AA6D6C7F +:2055C000522FBEABC9F075017567EA8B3294EBCAFE64EA5B05DB0097B442127BC72D9E4271 +:2055E0000AB309C3380DA428E2CDEF24DEB91997CDFDEE50918035C32F9B839B1CDD32E7FD +:205600003CB5747866A7D4A4D8EC9EF0FC56881BCD2C57804763FA917F983D15A99FC0F576 +:20562000AB06576822CC4F5B604E284C7CE3109781032ED42B0557352D7ECFD2584A8E97E5 +:2056400043B08EC0C7802BB9AE951C8A0352FDC2E09A09384BF2DB62F453C86C785A1CB291 +:2056600077027604A1A126336E1EB0788D4FC49028A84B8DA2E52FD782CD0FC2D9AA33A20B +:20568000D630C12930AFD5C2C8D5200DA967CC4A5BC8C321018A8B3AA0B828E139FCB12EE8 +:2056A0006E3C45CEDF4BF8FE306171CC0AB33587C40E85743A5F7C3F8CCD748B294E0C7C50 +:2056C000F8D7F7073EA50583FE66C29BA18E10B8EB234028A11D1D3187B587C6407C3F389C +:2056E000040D835420A5074771B05914396F03D6331526F5CDEF56F9B4571A03C7F032BF62 +:20570000676A792A91A8E2207DC55057B3D5F4BB5081492516029C12123F0E0D05E684C317 +:20572000D16703FDED6A0336F582DE5ADCA6FC77DD313068E04513E1E33C24530B04CDA923 +:20574000E9BB6C08B5D5D1B546CB4941F0AEB27BDCD5264B5F1259FA84CE1172C0035F7767 +:2057600030427C2C9053E3C06C88273E9A094BB537414641FFED3572386EFB5CB3A519B7D6 +:205780005159B520813C2BA36BD6021D920134E87FC13B9C22C18416161903AFE5BAC28A90 +:2057A00094BED99E76586C457D1F7A4C35E510823FC91B807F25C7D30D65979BE9753ED0A2 +:2057C000149D0101426E73DAC9CC415E31E326CBB2658F6A7EFDBF8E97803F28EAFC1DA4E3 +:2057E000039A47B4A9AB6A42E0E35309D6017F67FC749776647D522532618203C5A105F5E8 +:20580000F5B83655FC356DFD0F212170119C904D022BFDD70214FACAFC122CD40D2B3D7498 +:205820008DED2AA8175CC8B0A60E7B2B8336DD03C8CD6FE0262244E0BF9C995EFA4C2391A2 +:20584000804DEFAF455E78B9B2D51CE9FA8015C835787D2D988E4D3CF76C11FB4237D086E2 +:205860000C95FAC577F82156060E56BB447529A0488FB12A81730AC894239B2978A8E14106 +:205880009C0019F04818316B3FEA9F315398276AF688CC6FB1D513EC4A275EE063083ADD83 +:2058A0009C43A79DFD809D12682798180504F774D1D1F75C0F495E9ACE97CA0C38844569FC +:2058C000E0C959A64930AFDDC8536A6E6ED99AB7A6A817734995CEA97E1CDF7E7D069ED972 +:2058E000CD0A5A2149E6AEC18F1ED397201BD95727072A76CB0C5302505F7B86DC80F563D8 +:20590000697F9F6667550AEEBAAF9139B0B095412387D8EB5CED8058B507ACEA4979370A9A +:20592000C56FA5CEBC5A347822561DEC883B68F1A80DF740B94FACED6C6D4176E06FE465AC +:20594000F9F95D9A30CF7EA7BF9FDEA40CA85390A71C891691318AA747FC717779EE3E217D +:205960008CAB588386E7C71827C78C584BD87BF2B280ADCF0F0EBBDF852DF84DB5EF68DD22 +:20598000ACFC0CA8806B5F8EA0AF1920EA2E4D076B8C0CEF54693957292DBD063149BD5AF6 +:2059A0004D2DD5C0BEFA18DC391DF35AABAEEC0DAF13D1F810DEE0D574AAE4441CC42C06B1 +:2059C0007C968F3E77BB8CD4B0B7FDCF15C980AA7D3E34044A26549557A4087A64CD91216F +:2059E000EA96C8B22340C98AFAD6EF11F074655AE29E713FCC3A1C14687BE73858F74DE818 +:205A0000E1D93AB66BAD3FC61B8D3B1257E1F3ABCE09F0BF92B81251532D0E4677D503A2FC +:205A20000805002032D33DF84FAF9DCBC320F7F10A5BC590C3BE9802C2250A2BF45F8B08F7 +:205A400032812BC1108964AF1B2677C0650ACE8A6950951DA23299BD003C2C564D1A3B7453 +:205A600002F27FCD11B3F0EEE72EEA33800F5180AC1B0B249D5BACCA5B93A38D30F94A3489 +:205A8000B00B0618293F28C489B45AE53B833AF6F898FBD8326B4C301DDE7462EF2AAA8AD5 +:205AA00076DF24D2CACD1D61A1E2197297D3479C27CE7FA61B04A319F4280F973D917A1F0D +:205AC00063DA6CB77F88DC4BB43DED5A9F10C2805AC2ED6F8379C65640DFA2D8584C2E63B1 +:205AE000B855226C7BA0F558E566023C555E0FE647C9FD547D267D4FDBB7C5E819DFA0BC0F +:205B00006707236E86A44F59DF1C7AAA241BAA3F5ABE04DF41EA91A83952522ED2CA3AA588 +:205B2000BAF6A72F16D313B7826EC0DEEDEDE398DF57D074BE9AE2596E6956E1D66E75086D +:205B4000AD1E7C94D3FBFDAEE8A6C4529E9809C81C487EE0350F4C53F78AFFBB7C61B1AA2E +:205B6000D9016A598E006A66E488D4A6FEA48D19B9D86287EB6F479E3EED8FCD05AA80D9B4 +:205B800019BB699244BEF3BDC428FEE2D90AC7D78BA39788EAD23D5BA992CD191C7E51F298 +:205BA00042B78E29FCB44AD2E7E166462CCBFDBC13F9B25C3C53168895ED9B10771CD4DA90 +:205BC0001F146BE9B18B5FB5785D5E32715847A4218B30F6B2C09618B0F0EA576BDE1C2974 +:205BE0009EF677991638FD2771F0D6FBABF8309C2B4C87A61FE76C8C0CAC9AAB59AA726872 +:205C0000B16CE98FC380E72A85F3747361177B24BE6E3EA3CC2C0EBEEF1796808494C0F16F +:205C2000B1D410EECEEEB63B4C998C1F6D4A4F8F2E6C4DDC0BABB516011D10C8B84BA75FCC +:205C40002F85BC3F08B39A2B1E7EA68DDB5A6D135F6DEE1F4280CA06FC268B749567BAB49B +:205C6000FC93E292E5BA724AA22A7FC77FF60C1AD076AFE30F4AB56D1DAAE727A8A6FCCDDA +:205C80001CD7BEE98BB3824D22187EE5C4C5004E4ED83327268AEAAE1845ABFAAC5C9FC1B7 +:205CA000A42AED0B616FC95708B7312252D81EDADBBE1CC1A6E8E9EBDCA127F5D5598D11BD +:205CC00066FC3C785F7633FEB1C2AF3F2D88D427EF0BE77A7F68AE66FAAD0E8F4CDE43E2AE +:205CE00045EFD85030BC4C3770C843027385A3C9933958936AD66658EC00937EE149C16BF0 +:205D000067A96CDF5CB328166DBB5BFF82C7E1408C400D9D993DF630A5C4424EE5D2B70313 +:205D2000F78FAF0126DA61B36BAAE2C007F90FBB34E0CC09C0EACF15C847DD3C0B891CFA4F +:205D4000E7DE57962F49F210F1E01B2340C86F2BB5C4D4E2D428B0F605C7CAE8E49F84D43C +:205D60007D13CCD47BE844E7B77F80DBDAA849D21A85F2E3A44BF87337156ADEA0A5BCD7FD +:205D800023E683DDB20224E9188F7026D4F3082C350C1E71783691E62BCE6A7FBB4E51214F +:205DA00000486DC4C04CAC7B11C766A6B6D86CA4E540882592F724A010DA7A4C37A62BAF2F +:205DC000A03E06C4163870AE5595CB466416BCA33877BA2FFF6592BCB49865448426C49A94 +:205DE0007F6542F94D1B9F5E58633BACC8082E9F4876E2A99A1872A1EAEE5B2F3FD5A5783F +:205E00003EE6CF55B177D3493A04B770DD0061291D293CA2F4EF8C973ED96F052C9D3F7FEE +:205E2000D41F1860984169EA01E247505104BAA8175BBC53C9DFF703C41614BD72169B3970 +:205E40008856170610EE53B49874E2AFADC255C2B25004F25BC5A6464F40AF4F9A06418A23 +:205E60004099DF9475E074BB02AB08448A95AE2E30BC8521F731BDC94D509A9F00F00A0B43 +:205E8000296588A60C8356713801EC154B4D31DC4F72B7DD5084BD4CD11E0380D1754CF9E2 +:205EA0006A5EFC3F16BDE68AA5F4B37657115F406B8529CC9567F9BF0E529E6E160B405A13 +:205EC0006DAF6B8ACC212586F5470956C0777E489D260DB0E25764B12896845082F35FFC51 +:205EE00007E05AC28C537976C106197ADA4ECCA545BD58FFADBB39F712C556115E2D335A97 +:205F0000E11E5ECAB5BB1566D978B009955E2D4FB0556363E06DE251109F7B8793F5C1CCE5 +:205F20001F9BB6730D4727DA4432F7B5ED5DDFE9C9ADC750AE1EC1FEFA0A2E9C980536013B +:205F40008362741D087FC52786D44D76C19C934571D58F903F89558516650C4F162FD059BB +:205F6000AB1C22C3782295860C7410284DE2F4AF276B46F0FF581BC6512130512ADB373BCC +:205F800046EC02BF28D8C1ABA573B605CEC5E093CB6937D086CF45CB1CD4E15029AEFA95A2 +:205FA000B5F14E7A1F0BB0922FA6EBC0A3421FAD279AC64A4F280C5FC42D781327560158D1 +:205FC000CA895D5EFE0B5F1554AC1294A25FE3FA93D064720AFA2B07B27C1BFB573D8A0DD4 +:205FE000C7A0C54BA3E0C7B782B85047DD2EA87DA282E312D8B0F1DBBE24FCD97E8A269D39 +:206000002E3285043C28D5D77247B84F4EFBCEB746F6242CDCECCA3A3B16CF6EEBF8B0D8A8 +:20602000F0987B4FBCCCCCDBB1F1BA1527B21D33735862854929A308FCE4A8C8390CA8C475 +:20604000B922A2B326256662DBAF02D68A6CC253ACC1FDDA61F3FB96D5CAAC1F894979357D +:20606000B7320C1D85C0619104DA0585B1FCC9996C3AD3A48471D374DBABE72E3BA4A50DDB +:20608000C9B1BB5D013524D6789EF95089FC38BF29084887387D420D175820135391F829B8 +:2060A000F412690D748488E7617C9658D844239CF642B3D96F363E7B75E2A5B582DC30F204 +:2060C000F48564A7AF147D8F9AAA3C2333C328CB6686F95020BC841920A6E246083826D50A +:2060E00088B53D2EE0A4BF4713252FB321F0A70A0FF09F6C0036EA0FD43D544A507FD27297 +:20610000382C4B79C2E5A79B1FFC49C8AAC952E92D1A2DC4474EE488C5F421BA58FA3DDE5A +:206120007F97C4EA2367E73B0B90B3016C35BE25A70A95DD40FC1E855F73B26F2E207CBDA0 +:20614000A4A4874EFFF1618685C82F5BA09D8E7785E0F029DE6A39AB6AD217493F0A6AEC4D +:2061600059ACED7D0B18BD3FA5D3F522E38E8537BCC479CEF251E5E9D34847AC79583B5B88 +:206180002C93C3B1A4729282B2B23B502BD48496E3BF85640B6BC74F6D4C9976DCFFCF6CA5 +:2061A0002F49A41B1ED18E505534F134E2054D2AA1DD5B656042FB8F23A8D1FF37AB7790E1 +:2061C0009A3719E057AF35D470D2863EF2D0047FAA6903CE184C167C54BB6EE6928B349578 +:2061E000DF98326F89D61541F589A9C84A7148BD8C81309B2633AD6BE6724304F6DCCAEFB0 +:20620000F7D785ECFF27A637EE3DD41CBF6EECDCA1832895865EC4783DBC49FC7379755537 +:20622000F89E1484ECD216BC93472D3E4697DF8D9669B5887BDDB88E2397CD42C4537FA138 +:2062400067292C88D0D3D5E1F0030201CAFFD23AD8F8D108044851B67DE643602209EADAE5 +:2062600058D640B3764BA2D862142322A8755F05405AAB522078D140B4CD3AAC07FBE711E5 +:20628000A7F0EF3B63E81CA70281E6739E005A883B690FCD98DE1CAFC8D7EF1653ECC4B7B4 +:2062A000AD6EE6BCA2E6C97658240EF228EF10975F416B8BC83FBD43F4547E8FA77A8B88FA +:2062C00059F385A97ED117CCE09A2DC52F0880814876A736351C0E4202367540AE30819F47 +:2062E000166AC6C7B42596AD5B5FB4DBEAFB07F79EC1E6E2487EF5AEF936597F073971B44D +:2063000083449C41339A4FDF30C67C1D2E20CE25564CF2DD6E8BA7E72733489C10A7DE4FF4 +:2063200043DB83C0D2BB26B92EF2FDC296FB0E3C96CFD0ACA6E246AF18A707614C3C6483E2 +:206340000365F9F29E934EB475FFD27BE9617CCA4120CF627D49EA84DB6ED09AA17E394154 +:2063600009B39357122A0DE9774FACEC8231A4571C216743A8BEDE4D3643FAC0C84886BD3B +:20638000F84DED30E9BCB971B75B0ED351BCD29E1F39280D1B9F0569ED6D31C2BC41C02578 +:2063A0002CE829E83A8BCDEA25CF564AC8EE52D98882321234AF2C0AC0A977DCCC436389A9 +:2063C0003D460211704E269E49C79BC96F8D8A2923CA1F1C98E800790550EC95F2F1FCAB01 +:2063E000C5C2EF7B6F7C763FAB8BC4D10445D496C11CF46A52AA47E7C45DCD194FEF5ECCBA +:2064000011028E4D8009DA50F6EC96AC10498C00D11D2753AC56F32A814647F25AADE64717 +:2064200099A89741357A704D3BE699A8129CAB92CE42709B8265DD295548B4EBF452058477 +:20644000821EE083164258332A87B389B6F23B02CC3C3D354A8E22038A49A9C06BEAE66E28 +:20646000A00ABEE4A8DB641FDEBE0471A9B43FD6B749296A5E7A31F7795DAA8CD044A849A3 +:206480005F49F5BB847332B54D7600792C7D1FDDF6C824BD6B1DF6AABA37D58203765A9073 +:2064A0001D3C1AC4C7A24D26E652FA96AA57B464493C150BF0C04CF9503A4D8AA6A14C4614 +:2064C000F64C336F6952D74E046341909D192D4BC82173E23428F6963B766E207A735D6A79 +:2064E000F02F6BB34800A9DE12E8580DD2E8D21FB24B2E105F0BD2155B840696DEA116A149 +:2065000043BDD19AFEB909B7EAAA4945551496829E16974EF33EB8FF5B61AEAD85ACD984D0 +:2065200025A9A40D070E9F5B4A5C3577F231D91D1D3091FDF5DCAA7FDF850BA4AF058C52E8 +:206540007D97EE861E8D4823C1F308E057818ADCB6A8A5C1CB586DFE7459434075F3D22EB9 +:20656000CF78FD9F91DC2D6864BEF85149354B2A683373FEFB83F5B9B988A3174980037861 +:2065800047AB05C5437892CBD9488A50C0AAAA014297CA0E359CD60AD1B34295D227677E7C +:2065A000CE5FEF9CF529308FD899A60DE6289C0D3483D49FE5409C824D25CC1354A44C0960 +:2065C0001350BB88BF1E84CD70A56885489C074266D6E00D5EBDDBC3775BC8F3D0BF7184C5 +:2065E0003BEC60606DA0CD70ADBAB33C9F15A81B36878472B9E04F9BD75A3EA6A788517260 +:2066000061634DAA8E1A26174960896AA3757D62946660C7B3A401ED8A408E897E63483D9A +:206620004E06D91A6DAB80F494515239732233091AA59DFAC7ABA108FFB70FECC0C2346608 +:20664000C89658E6EC4AB7DFF0E2AA62B355B846BAB4319931EEF84B401D413E7BEF6005A9 +:206660009BA3455E3B197E01115FF61DEF5C1730D2657D12AF99176A764D4BDDEB67CB4B6F +:20668000AC43D29735EED2429B50B92977F30EDC00770FCCD969E95549BE60E23B1FB0180D +:2066A0000FC32F0AC7AFDD87A45DDCF1FC9C6F42508A84F59B7426ABA8C02EE8EAD985FBEA +:2066C00097CEDA2D9A1006CF2C154328C0387E650A5B26D57A221DF4993B86E33A0ACDC825 +:2066E000B13C828C91037D259A4E1B385A14CB0879928031BC0396414A0906E818B4FA9AFA +:20670000073DA9AD8A48EE98315BBC1E6BF31F9C17701AADBA1863BBDB7192117072317256 +:206720003B07B342CD9C2FF225050691BD02B0655CE054EEDF836DEC4478EEEEA4BEC42CE0 +:20674000C0393404289C9E765D90F865C98FCF8E03F1432982C64B5C9E7F0E8281C12F18AC +:20676000D591073874091F63E6DA483FCD395702CA58CF82363471E1D744543329A649F5F1 +:2067800077415385899B6AD72C928A1DAA4A9394D86C56B26FEDA027245C2AD63859C24EF4 +:2067A0003A3FB20039301C23B0766BEE7447677633A52C2723B6D8D288EA13514229EF729F +:2067C0006607AAD4191412A45BCCD4439E8A6DF9337196F5BBED217BB5B2C7069C8F797460 +:2067E0001468E935778BA4CFB178FEB9F1CDDD00AE3BE3B021D703A1FA2CC1654D7833159E +:20680000FB2EDB5DC21EE2C89E246685D94DE65C5A836BE6F934C7FF582FDE3723D05FFB6E +:206820000AF5CFB1E146608AEB5C9F7C30FD538394E99FCD98B3053D63BD4BF2E583794D62 +:206840001832F16D9151ABF41D61ACC2545C80BC7D4B385019B60B456C7DA9B1C0AD25AD46 +:206860009086593286C9A688BB7B0EDB17AA89325D85D8014F756A21AE4E721F3D601DFA14 +:206880003FC750F4BFD5AA0B4299D1AE53B0E466A8DC7686DB3C5E172AB67D2560EB9F6ED8 +:2068A00046625607F87A001724C566A51A0447CAE4FEA6C9EFFF1321FB28256D2776AC3A7C +:2068C000EB42AE30FFA569986EA8507CBDE3A11EDADB7A5CF101571B55C83E0CA2ADE396A9 +:2068E00016FED930A40E189EA4A5D4B790099185A1BF78BBD529A07BD1F4EB66838B263466 +:206900003A7DBBE414BC58F154CA06FFC4D10EFC00F5C3609C411D26FE77B5E8E9E98EF4A8 +:20692000266A83AC1AB658538EC8AE1D6F62C838AF2E886BB9300365BDEA807C5414866118 +:20694000207F7B9EAB50C480B6CF35715C32CEFADCF7EF56B6B2CD5399DCDB36E4B7527438 +:20696000C0BF113DE54F26ECAADB07A26E6ED4D5A88A01F8A677912BE1B9E6EF9C65259226 +:206980007D59DC3AA7321F38C0E8A5200957178E6BD80D85BF73049FEAFC104914F027D481 +:2069A0000503CBF1C20B4715E91AF39E5169E2D9C37A1606AAAF1B042D9B763A5793DE9D33 +:2069C000957A51F8D136889393D3E534D08CFE3946793C3C305EB3FA7BEC690FDF40500467 +:2069E000DD05030073E4519B423CD9ADA471B1B8802ED98164D5DF21ED19F52BEA6078F5CF +:206A000092A99BD61B2E9D777B58D5BFE99A9AFCA1DF0E7E6D4C71330E8BBCD5548BFCCCB3 +:206A20008730A9589508B61F5E60607BB74101DD1217256A3EA1980AAAE4FA7BF8F69959A1 +:206A40003347D960328AD11AADA340FD7011285A038EC25F897F3DA866795A06D159A78518 +:206A600009E860F3B059CCB5050E169EADFC2EC559EE78F5F1BCF74AE952E707BF16FD1038 +:206A800079E212BFA74CE08AD59233D3FED48E2870C6009A8ED34234EB46A6C6440DF103EF +:206AA0005E22F7E9A10F2FCABBE3C2AA2CFF93367459FDA531A9AC10C52F9DC705EC051963 +:206AC000AF36003CA5A227DB986A2AC54192C3E5EFB35D3210D4A6FDAF71F3957FF2FDBB57 +:206AE0006394962B8B9EAF00B6060AFD8E13313B875BF9D2E607F4AE7A8F86F79F4EE1E2C4 +:206B000064AA477E180C5B7B22420668DAE328B3A563A91E69EA5E6A2062790722870F0F8B +:206B2000DD9260BD242F59F04412FEB4C0D2CEE87739405C9C5DF3B470FD3DA4AC2B86172F +:206B4000E29C0B616F5D3DC2D977E5633A3AC9F2FDE1D997672A20EAF513A48346792C199D +:206B6000276B3FCF5B1B2A1ACF0B206983F5152A318F5CE8BDA8ADA7BBFD8FB3D2DF344CB9 +:206B8000AA3BD294E01C18BB8262A2329E54C7FC23B47E3C8715408EE9C82B84D496C2FAED +:206BA000D94B9B10787700FF65B7ADBB7091013FD0E681E48952E06F253FF23F798C38D963 +:206BC0001D7F4F5E29C9A21516B16392C963CC9350AAF6DC5EB6EF0E6A868292E63AE36236 +:206BE0001997894D76997B188926EAF551B1E387C0FDCD5F3945DFC012E6A39DFF7AC37683 +:206C0000E969F0C25CC9AEB8100A9DCBE8F68ED490F9EDD589CC53AEF4E224BBEE3DEBB502 +:206C20008856395B7FF516F128718F4A0E061134AB14C5927A9363E89711A4BA2CC7DCE574 +:206C400069A616AFDA3940664D73C13F9B09724C40AE14FCD81FB3E93E3400CEC8157E2534 +:206C60005BC3FB1279763E839606CA2736BCF72BB46E0A5305D8FCD36A1B4B45DD7CC4E457 +:206C8000D306194F522F4DD9F2A78751402C59F8D3966C4B52AED37B27243E022E28C4319A +:206CA000A05D21D89C18431FB1EB0A9E24693B3687D250BC6E6A49F91043B5237B672AC30D +:206CC00043FA43A8883B7B6D2DE64ACA52FBB3963FAD2747F725BAA1C683E46C27916DE4B1 +:206CE000F3EF54FBEDBF5FFCA62ADB18974791823B330517EA4A377CD4678335D41262AA52 +:206D00004D9FAC66AAB12944AB8286836BD8DF5B0D01821E20C602BCCAD174714A71B55B5D +:206D20009868A0B15AEA813425DAA3E6727474DA5338B370A76FB3BC5B4428B3757400189F +:206D400036088E467D834B14440F42FDF78BCF23CE602C110853F690F0DB61731E3B49D857 +:206D6000E998FE4D7C859D8758491B1C8F93DA0F0872FCD8315A3B762E5AC04C6BE3685E0D +:206D8000DC2283831264FA01B9A5DC2EDFC6CA33650990C41242E561A09E899B0EE9DB0ADA +:206DA00007F86BED02211A871633F8992D13A0FA6FF8D733DF45DF6BC6884FAA5DB9B28492 +:206DC000F71A2289E769E3FD15AAAFAD1BF9C48640EE1CC2FE2949E59AE003DC32DD6E5BBC +:206DE0003B136E40A40775FBA1E34964303426663B95E0BCAFEA684B6AA04649A79905B411 +:206E0000C7DB724454662E538687520C0A03F92AEF4DE1AD2A43E7F0A52031D2F5B674E16E +:206E2000DBFCF1C919430B23740578DD799D885846478B88C8AE66E20F57301B224E9BEC6D +:206E4000D91F0E38C22B8F741C9F0DB5F3C3C3222CD89806393D59153E3B506B62EF6195EB +:206E6000AD80A61C7C18F1447F6A337D44B4A1DB0D8A6FD6BEA3F27D1B44CB0DBFE4B55BB7 +:206E80007F701B38C7AD8C8173272E8154A1DACBE7B9C12BF43A489F7884FCEECE30E8736C +:206EA0001DB853B327D94C5DA6CA2F4EB9731644B961A45C7BB7A3C16C21D0BFDB7EF606BA +:206EC000419992E722403549188330549CCBDF11D50D849AAD82EA1CD2EA3A4D2EBB49411E +:206EE000E9DFCA247D3D33365FED46B5BAFC63F9A991AB1934FACAA20AA28C49CCA59CCD6D +:206F00005BB330845F67DA45BA46FDD7E3A7183816917C27B51358DB4438019FE0888C6760 +:206F20008F93192F0235A3528C914B7DADAD5A3420004D0FF2021C113EFC96A6CAF5FE8B93 +:206F400046E4A6CA475E0A4B17BC55CED66F65096D4EE89B316EC41AA2CC6A45558CE953FF +:206F6000FBD4DFFE0169B536CA76D874C567C144870E61A6334C311408C96D648728A740BB +:206F80007376DA8A676B4883498D717E8E95F59F2D212A67F3F1D6E25D7E62FE5EAF1D7932 +:206FA00065369450CB683FF35406D910C5070A047F5F8A6921524E83B125B6FB210F6A3E5C +:206FC0008822AD9DC31DFE3A764DF699DFC11E6FA12E89B031F632890F40220F61620044B5 +:206FE000FC6CF1723FD79AC8FD270BE6522CDBEB65F9A2C5530D8849C777A3E0C1804B6D45 +:20700000B1B6D1E4DFD6DF2842BB09DA22864609C97FE19E4E84C9D660B921D9660845A91A +:2070200049C3AE5E1956DE86C11719223665CD2973E2C1084D477B3E334A50B30A6F921CAF +:207040006E10F1E1D4D0AD06C662C4D0473793251CFA31B195289FABAD135717970C9148EE +:20706000C355B490BB494F49A5907FCD409E70B65163453AEB5A3316B86930046F8BBCE2E5 +:2070800054464808C8C1EF353AD1B27F3A223A54D60821E57229253F0A81F54207B8C813F4 +:2070A000C0F60BA28D71AEA56395D00BEA29AC66F9AC22B0D5B2DC871DB8AF9B6834E562C1 +:2070C0002B69EC86FC1B996F158A1547459BCE4B13CFB89B039F52E5BB87A2B9F132668DD6 +:2070E0006756A08BE92B1CB87336269DCE956192832C0D2576A092C202495C6924EC5055EE +:20710000F836ADCF94E7E59E2DF099A72042F9EB0D63822272A6EAC56F21A53BF0A223A87C +:2071200045A6EC41C790B92A99C1A463843D902AFEFB7D27B8E3D8ADF855BAD95B096E189A +:20714000B375405E81F56A5279B0DC873DEBD7C03E5D3138BD7802F22330C450A7802D897B +:207160006896005A223BA2DEC5788C9F0E428174D51B3B046B55EF8E37A67E1D7B4931FB59 +:2071800063812B5D0217808D2DFED29821B8D63E24FCD9B4CBCC19C2961869CD7A8BE62CC1 +:2071A00063D616FF68FCD08DDC2AF0F59D45F33AE9F99BAA6A6E438D4060CE1107655E723C +:2071C00068A243F07D4ECE3185E4222226B5498770E2346904B52C4677C0CCB2FDFE6261C3 +:2071E000631470B3805DBAA2327CCBC395F6E6C7F972FA79DCC8AE11CE201323DE4EBCEA11 +:20720000F81F19820C91B8AF405FDA023423D1D9DCFB8F066C82A0C3C1932A975905EAC65C +:20722000AB7D453E659B5B9BCB78B8378468B7673F8B4724A2EF67401ECC8DAF1933FFFE95 +:207240006494DDEA84873A0492FF0A75BCCF49C3E0F19F2837CBE9135F62C785504FD41C4D +:2072600035C104EC8F27CC5E1F65742B2CE65334E941BCED67920BE20BC1E1328911E8C7AB +:2072800057CB5B1A10A0620872A7C9B3AFE65FE934DEB1D990BAE81FDE75E0B1052B823711 +:2072A0009552534CA7DB37ED57201126F288C6685595B1416E294C358BCCA9EBE6D56794B7 +:2072C000E37AF5E621E73DD87467B98ED283224A92298C8234DB0D984CCEEB50B60A7A6406 +:2072E000F0DCD80E8B6AB4C5F2F78F1A3F63CDEDC635F06063C1EFD1D035C36784F38169C1 +:20730000874CA56CA6B473A0AC59D159C9D5EA7A71D909BFB9185DB28AB91E32F05C31F5F4 +:207320000EB45F99863DC70CDF70BA33D426C9A1476C4F85AF70960551B8314A30A9E28657 +:20734000BFDF71A5B7E43F3A97E67D26C6691DB3E5E66E08FFD4A21019EDC76C9FF956B1A8 +:2073600037235D92FCC33CE2738C2F7175BEDC6E9E4FA832D5CF993EF8AA14E73AEF2CBCDB +:20738000000AC4296B9AE31C47967DBF13198775DC0987189D3EEA484827BB3641616CB3FF +:2073A00014F5F73AB3D8A633641E10D9A8ECD8DF3D15F5D5ED274F87C5AAAA56BF461E736E +:2073C000B13744A47C0FEB133518B3775934C5651D42E46E2CC9E9D7F288E2F546213A3E90 +:2073E000CFDB094F72C79CDED138EA5161A651DAE8D2EA6511CFD7234A5B5AEAF1BE02A045 +:2074000019EEDEC290CF90EB5C3CDD1B5C7B79F0AAC8564D3A44F1EB48885F0E01D11AD6AD +:20742000A4424CF4094F4115E79870D74D91E15EB13295BDEE8F164236E9E62897537DD324 +:207440005269DAEA847CD121DD490CE426CA8E106A2956ED0955F407F45D00E5FF2D5C8C9E +:207460001328A9FEF14B2BDAE1A28BC081593A1C76BC7A7FFE1DB03BA1AA823EC021CB8E75 +:20748000B57E1B20B7962148247A2D18ECF62217BACB02E5288B9BAD592B8E22B9FD720FF8 +:2074A000F45231127639D2DE829F482EDFE03E6D2531D6A3FB4A5C56171A796812FE282CA7 +:2074C000E8429DB69ECB1C888D6ABBA1CEC840A0734585412E6E5D2ADC670A82AF0CCF6DF2 +:2074E000C8B2BFB89F859AE1697D87FB5EAF1FC9F96E76AED2B4A38C79D111CF02CB6CF20A +:20750000032D7E859EA6F84874F0DBB440462DE90039422FB3FF79DD0AD950575F5A0458D4 +:207520008F372C9B344986323A35E495FC8B398BFC5CB5707E2C0197EC4AE2D5B3D131678E +:2075400026C2EB483724678981EE282D0396147B55E132DC53877F97CBE2E80C911928181A +:20756000698558428E41D139DA5EDAD65C4A2B64FB48ECF81147667F1254536A7109C225A5 +:20758000FC785991951434B7A8409F3FAB951787D901D3230703B8E78BBF090629E8877C6F +:2075A000D9B759F9D920245D3AF5B22A5D60CA9DFCC0205120F1ECCE161E612D0CF34FDF59 +:2075C000FB52CCB673AF5F4AC16F0D1F9397CC46AE9A7A6137C7A4FDC6698928804B9F0A63 +:2075E000899A315E345C7D47703DEFE2D1396396644568CE512DAF8328264F9F8CEE885ADD +:20760000A5BFB0F45D42B36D6F1D45CEE9532A6F7411E4E96C1A57FCF0EC70164D6B374B68 +:20762000C1A616767C615388B27702EC456A73C52E07224C656D931EEBC5C7AC5CD6A7146B +:20764000EB32D142771C2F9EE3DA1364B35079014CE2541E631072658D096503AD153E0100 +:20766000F4D590C9C0F7DF1062ABC2FF83C447C1BAEDF96F2AF5ABD97B53D7A19A6F21ED16 +:20768000E54D71CB5EA09CD28FECA2A012204A1A4441BAA95B71791FFF31DC6A1F290D4D59 +:2076A00055DE02F6A9B69FB6855C57EBE9A9457451105B3859C45BC1D403C01BC10D4F84FD +:2076C000DE44CCBE36C2252C080A2FA5E2EE0AC8F19B20AA842E38DE9BFEB043091D3CB869 +:2076E0003144722A509B02992102F228ACD05177CA05DC03AE2337DFF137663EEA2FFD4DAE +:207700002288D939E99529BD04EC06D9F0818F166922B23979BD3A14A6C8D78C213D1B839D +:20772000CA4C59CF2AC721B934A2C59FECFBD0557CA28975C4DAD78B00A4B967AB2E2D61B3 +:20774000D47107A7A656C7D4E470EE43593600109010CCB35A68C27BB5C8C2161916359014 +:207760003A68AA061C5934DA97A3DAE20A9698DD7C4985087CF12B7A49ABB68435683C5B63 +:20778000B6AF150033B489343460C9CEA1A32306DCA1CCE2FC3C784BCACE0106BC97CC89C6 +:2077A000243B3D71E4E2D7B2F12A22CF6BE2FC4D6C1B6FEC846BF80F761B3EF1FE9015345C +:2077C0005F3B3686B4924E37838917C01444A61ACE988A57502FB5F21973E84DF20E2067D8 +:2077E00001412CE5E1A5D821CC6320A282780E1DECBA1E6DE9718906D9A36CFEB3A36311D7 +:20780000D45B11FF9C0868730B488672EE5F1FBBAA95F03AEA2CF209D21B9E4F80E9FBFA86 +:20782000237B6ECCA0C916E55DAAB5EAA80D9AF9B85B5DAD222A63E9DB90A013990BE4FCC7 +:207840001B9613A0CD824761449D16CE5EDE3364F5C4EDD11D1359AEF9DCE437BBA01D5EC1 +:207860004680A467F6409808611C184C12FE182513BF3CEBC9AAC837F1938F551714F195AF +:20788000E8A3333042F12430E9EE866F88DB9C09A10667DD5E101B4F7375ACC0111E38CA57 +:2078A000B61659FCAF0D04B6922E0CEEFFC93C98418B61BE58B5994311320BA414972F3308 +:2078C000C54F80A3BAADFE52CDA32CD5BA79C2CBD6564FD477B30A4A8F217E025849531E7A +:2078E0009E2B553738E06197A6863EA2419B6A116D1F0B2D2C576DF17F6197F8D83D6DB575 +:207900008FF7E2E6448FB49D28861D41D7A2EA2DC52BB001A4C6373943E237C7EDDDD33CE2 +:20792000AD9146AE941FB1E9D3BC2C2898D22CD2FD06E32EAA4180C362432F9B66BC25E5A0 +:207940002D893C291553EDCF6DA0F427D8B370EA3B736DDAA956843D5A908E979608D5BCE8 +:20796000A8B413E24224889A7D1D4EAB9E7F8FF20A67CF988DDF985662084567E616E36373 +:207980001C5186F7988B89D205AC189F958A435E5ADE64FA3267AE459FD28A2D302BC230C0 +:2079A000144B3315820EE4110DA4BCC25ECC924A29E4DB1AE211C6E6052D9C3CD6ED9467FD +:2079C00052C32CC20F58FF600851E04F0A9452ADF746385F6EAC013DEF238FF397F645C067 +:2079E000380009FDA4CD7D0EB81C730DD473B7A43FC9E05BF25365CC9C4032089E9EAFD2CB +:207A0000E474AE365ED0291514D99D5481CC77DEF5E2B01951F60109233D9E70C729BC78BB +:207A20009EE7074885675C260D691A0C201869FC675039157E5784CE293670762D5D77DD7C +:207A4000B9C2300EC11156D8543DCF4D1F15608D4881F8B65000B57ADF2847255E96E8D684 +:207A6000C665C7E947CC26B378A9FAE0E51DBB9C5FAE51F59857BAD9AC0D39C67BCFEF1C09 +:207A8000F2DD942767DA7EB7E65290C475A014C50888364803160DE7F0C1E1A9FC51396B25 +:207AA000E6D4BBC6397255E46BE0B0F7AEDC77AC4F015F272695B72C88D3C1E57117601596 +:207AC000729102C6872BF815A82D998AD88C4F3CDCB7C42590AEB31E31628AF2644FAA9EA0 +:207AE000488746E94F22691A96B58B931694056C5679FB4D103CB287E94DA007AFE4EAD842 +:207B00000B6F8746534F516897AC0E31B97B0FD66DD77CAD17B8C2A60DBEC80D11FC2C2685 +:207B200094F9DAD1E5602D8F1B10B7F5C064B1B0BE090A216609EB6F6AE4BB4A2CA7CA6A9B +:207B40001337D9BB20156EB9EDC9F4156B26D145171DB7C587BA1D8025B0D798CA93B94558 +:207B600032479DE6E5BC8953184948F0F17E227EF7654553D4EC0909DB983DFD9E81972A91 +:207B8000161228C1A5E0A862CA42042025C0F11A76F58BBB852771D6E4527D42E0848F1089 +:207BA000C4D38C0E93ADB4ABE8F9D97ABA2394DDE0C05CB079CBF1A865574CCB6D507AA33D +:207BC000CAA5F94BE873A0072E62D2A1E6C0ABFD273C1E95E248D163F0D09A93465A522923 +:207BE000DBDA1A31D0EE76CC8535AD9633EB082C5112D3B32C3DB66DD0EC881541F3C51857 +:207C0000E4CB2AFC0B9F634E3BBB2D91F988AA4B8FB9E8703EE55C42E2BC08EA912FBC2974 +:207C200062AA5EACB4564BFB39565718EDCE437DA1B1DA96786764E13AB6689DA43886B573 +:207C40004FCFC68B5C36F0304DC52EE488F6076C95BC9788F03A2296EF590AD5B7F20E9628 +:207C6000E4DE4C639AF146C85BB98CB4A54AFE442882778F15BD3F420D74405BFBAC51ABB3 +:207C80008B3984B4DD33BB6B713481DB846704B4965E21BFDB1657F1935C44B6EF65DF8065 +:207CA00026D2B58B8E8308F70B05AF2C895C06F89EF27812A06253AA80902EF72D45D2FB21 +:207CC0005DBB29F2E97D55BF9A52C2D73CDA4CFD72869CE7144A278BC779043C5A68549260 +:207CE00005DDEEAAC68244A1DDD3651DAD9436146FB4DFE11FA41266F39033DE0F637D433C +:207D0000D81F70F2E9CFB9513254450A23DB95C25B2AB62BE8D004B23E10466744F5EFA087 +:207D20008A77BA0B8E07F186A9C459CB79429327A73C6EB47E9DB4B991A7D038082DEEF18A +:207D4000820E101BB318A54B415FED75CF25F7588182610E164A57A5BED5F04668778C9DC9 +:207D6000C3C2A87E71923D92D334AF5E83D1C7790CFDA814BF515B0D5079BD5E266AEA142F +:207D80001BB06D83366E53D7F8E1872EDF0608B788B90FDDEB566695504B8271D974509400 +:207DA000E12D3223C0C2D5D1738F780F27AC1F9A44A98D16EF3BCEEEE062226AB0CC40041F +:207DC000926C9E478AFAE35C95B57520863E2C65352681A5F59B6DC9126313A5A4A93A9836 +:207DE00082DC1DB441224ADBEC606480F9373618221428FB431869788A77A5B4EE58B1FE3A +:207E00007ACA1892CDAC9BCB93F74047D46D75AED13BE9D0C74A395F01FE9671BBC50368C1 +:207E2000E69868B56A49FB3899A48AFD479C48D38527E45800529E2DA770F4FC6DDD364D26 +:207E400072A9108DEBBE31F51D75A9D5386D70BF212DAF1201A9043826294BEE6A1E4A72F6 +:207E6000FCFC491F5127DCB0BB045553F0A11E57F07F369A3F7C8C60E602A0F81896AC6E03 +:207E80007D1F48F8B623E05892733917373A1C0ED7338E3A36A5F96B5FD500988E238A1FCE +:207EA000DB7E494A0EC97540AA18E947274518CBFD1970309DF2258FA1EA39D8054089E1C5 +:207EC000F80A98431C7348C5C3A69AB1131F046426B1D24570077119EFC24BBCD10781ECEF +:207EE0000CD797F838C2D192443C505985D8A4A56306CE4C1CEB4491BA9091DFFB8D27F527 +:207F0000631CFE5B292A17829B56B35DF7B60A6AB92B8885351150A55F126FB48FEA04D46A +:207F2000645ACA2205795BBF66E3E21F61BD08234555D897AC348018F21A9B05B666BB2345 +:207F4000FD80BFBF5781243EE02CDD81B359BD8D7DFEDBAB456BAB5AFFD9354F9E77DBBC6E +:207F6000078AC0D02053D4FC650A8E7907EB20DF4E69F8346606771C51586F65480011C2BC +:207F800025984CEF867B6AA6F237B7A96A549E5D5BB33AE2141AE59D475F6C143EED370232 +:207FA0006231923D6B591F4266DD2E8893224AF7195B6E7B30584DADA8D3EA6C39BBAD6199 +:207FC000E519C749150465DD311F93CAE9CB4EC7A7866326A4F1420DA0D3E313D55FA3E008 +:207FE00015DB3CAC633CDDAD9B470F9D38ADA8CFEDF5FA9E28A1E66CD751764EB45AC364E0 +:20800000E6E7AFB70203D020F1E1180740832C9FF8AE1DFD13AC4FA74E3AE1665A43984EF2 +:208020003A67DF10587974B6F560CB6B8B15E4BCD2BE59622C2F00A6B0F3DF403663AE1F76 +:2080400064012EF9920E682D6A9A79F971CF671A441C767C2EFE6C160F4B6D2851A4D94823 +:2080600097BB8C2401B5EDFAF3CBCF064B056DA4B7BCEF11089B7A2A16A46C43DAA7910038 +:208080003A8505E7446D4B123B703772282C655711DB122F5D1D85DE95482C6A36E3F5999F +:2080A00088D3E667865AD71A94C95BA866EEEF21164AB192ADCBA5DE6B9538957329FFDE9F +:2080C000AF88FA2046F24CB2C7AADC544F43F935E9011734DC5144E33ECEF7F3DF4D27A93D +:2080E0005BA1FFDC81CD7F1BB288778B5639D3EEE4AA54ECE685C15E6BDBD9E4F231B16A9C +:20810000B0EB8F279ACCB5DE566BE1E5E3DEDE34D5EC180D9A969AE3C62F79114BD955DF51 +:2081200058E6AF54C28E2A11A8895E383F9BD07533E6FD3DBBC8C97AD0CF1AE31B66B01A8D +:2081400096CE2BAE8A63600C2D49830C201BD695DDC37D50DF3FEB247ADFDB74D756C54169 +:208160004262A458D70A4D00B74AAD0A89E5DC828BC950859FA1B2312AD22C71DD04F1B93D +:20818000C345BD103E1E98C9E53C23C0EFA2498A6B8F83EE29C6DF5710B1F55019B1230C56 +:2081A000E8C727BC57D9AD37A09F21F51849577F311DD581C8E884D04F9F97F3828DB9D1D4 +:2081C000E2F32D6389E856FA93654614453C5BBE272E6A2E52F7A601B74D5A6EA0961C96FC +:2081E000E03387E9F90E9332CB35D98B23739D3134329F091C144480E6F4CF748BF507BF03 +:208200003DC107355914E703DA22A6E33225A23EFF916C1C8257DA7D357F54FF502D2C46D3 +:2082200063E9BEA195752575E926C5F7F6C3188BAC8B223C30F921B140081A9D6C67D2ACE8 +:208240003076824D872F2AF1FA240690C363B4605B529E667FFAFED798CEE4964E8EA5E4A6 +:2082600088CCFAD4C772BEF35200CA01407492DF48E6B3655AE780FE18CEFD17FAC90E617F +:2082800059D0CF7E684A6F06E18856A552F82D4F72CD63FDCF0CAC55A5A400F35E3CBF46C1 +:2082A00022497408B4E56687502ADE5422062B9E0D18C722E2B9D6DAB4A2C06A883DD6AC94 +:2082C00083C2951B3DD23C02031093AD2F7AE65CDDA1E5C368D583E221DE5DED77CC26C2E2 +:2082E0004E0E4E29950975B1CE8987A32D485C12F899AE53E1166902E8A10CAC515BBD7D68 +:20830000019C48D0EECD75F2EA3BF06196511D75A80BBC38AD2529996A3E9C8E17DED88439 +:208320005A6C818969DB49D0AB73BDE3154ADBB0C1363D51D85455822ECFE0FB83C981F14A +:20834000E92F6EF0C2C36B5DBF4349DD3988ACDE601BB2E1CD2EDEF50730261D8323AA8AB7 +:208360006FBF9F873375110CEBDD700B124BB72F829FCDF988B6DFA0E3B424F153EB673138 +:208380007EE418A0BDF69E0FF54E7A4A589C88F345612F3B817B99E5A1B289440599D829A4 +:2083A0004A38F9CD9CCC38DC89DB2C6F0B276AA1F356E2D0CB5F13398E50C890EB9ED2F3C8 +:2083C00024468531FBD4FF8F39BD5CC57B7C7CE475461AEE380D39F2A611D74C586A6AC4B5 +:2083E00095B5822D83A76A5A3BEBB65571549C05AF5D54DC1D804DAFE56F036909AC2099FC +:20840000AE13DB020E479419AD8B368CA70764300EEECDEDE10557B3AB6879FE4D747D050D +:2084200088DB8C1039FCC99B50A1F2DC30A12059979730D7512F43E7CAA23CABDD275567A9 +:208440005103EC430BC72C1B85583B39DB55C34962068F8A37CC3260B4C182F3BB1F78F8A9 +:20846000014F9B5D6D70442938206617901DC1CBA63CFA0320A69F95C835BAAC292459A0DA +:20848000A68D2F6EC92FE28EAEBA7099D865E2675080D4DC53373D26F1998893963B730255 +:2084A0005E4538DD95573D258B73E3A85D977097B099988F8CF1BAC29224DF9381E2ADBBD6 +:2084C000B700E9529F90D986674E3C238E9BB267FC3B264A719E7B2100A17BE8991008B20D +:2084E00002360C58A126743C7D5F3824FE6280131F7801CE4A959C4601E8ABAC9321954747 +:20850000948E13D3B7186B3E91E98400D1B09AB398864E3C2AF0B09D6C4ACA056016166887 +:20852000CFAF65639B2C7CFEF6A20C2E9115E80D410F53599E295537BFBD51894390CE9071 +:20854000767984968D3C26759BCAFEC6D499122ADCB551C10C4EEF4FBD71938B19BD0A264F +:20856000234780966D7704019B9F080DBE756F64306BA8BB2D5A57B3008D356887B2C92161 +:20858000286A5EA6FEEFABED13ECCD9CAB05A8E97653C3C00611843C8BC74DFB3F1DC29CA0 +:2085A000D8C03EEA47BAD62589D263ECC4E70338A0B5FE049F23EE9837D1E6B66BCCEC7594 +:2085C0008471323FA09615675B6A8BA07977CA0B6BCC87B60686026DC1CD6989C4CE5C9B56 +:2085E000B5F33B094040E42E33E5B742ABF9B2BDCF1649ADAA53C98EE29C864C60BB0AC471 +:208600005964C4AA500B1196B65BEB50C5E7718F1ECCBE00DE58DA083831289E431863B2D6 +:20862000D6469D8C29498F5A73373F958F854CC433A9B0A2656A0EA6F7894659872FFAA4D4 +:20864000E55B2F47F8C191371B7F76158E52D37B46C7E0770778F908D38D65D0880516BDB7 +:20866000BF83BA6FB4304A0D5D438F286C4CF8CA5492A63C4028D2B4A325F93AFFB3EA82B4 +:20868000AE3F34D25C028F285977B95C9256C8C8961FA7B1B26C4C3BE35CE21D71C37BAB2B +:2086A000D1892880A51E4F7D9FF73184D1F233A9A425D3582073A115C85245029BE2785359 +:2086C0006CCC338CDE0A0B9BB0A37363DE606CA1F5FF0FD4191A4F336655197D9868F8B517 +:2086E000D7E1644DFDA59C4C13331F7F0633013051158DEAD5DB14BC91E986214EA0B51EFA +:20870000B1B98956BFCD5B0E4339EE40506CE0B7897A195EB0D84965DE0EFA99F85343A0C1 +:20872000FBEBFB99BFC2FC6BD68F9D0826FB4C2703B0CFBC86B859060FD6F8552FDDB75F0A +:20874000582870C0DC7E32FA741CC8F1762EAC83AB41CB3876C688C555F22954666DD7BE23 +:20876000DA60B9F56C5638F4C1F34BEC50869C8D541D309C898A987DB703FDCBC3ED6251EF +:20878000970450AD57117A4E1B37DDBB1C0EAD1779459F243734BBC2E90F0F8D4130289211 +:2087A00079B5EE6BE50B3FD6E56068AB1CCFACE291CB9A394E5271797F529FD20DE76FA45A +:2087C0002B549215D8616EEF069CE8143F4B2FBC08D4628F10D27EA308AD0F990BDCBB7B80 +:2087E000BC2131A364B9D74E986C1FFF9AE6180C44897D71B30634240C7993B1D7C2B98851 +:20880000688FD20C2FBA3971ADCC1D1BA32FCE72EC5AD838BA2025D6984BBB94605C990477 +:208820009D68FCD20ACC087EEE2B7BF64EC6E9F975A12FC89CA5E5B238DC021D258D195353 +:2088400067808989EF2F8A412D2849C75C7DDB465B22B3F2474F300B628CDBBB6B38DDF6EA +:20886000878735E35E7C0CA6825538CCA450A5FE88B6EB7778AC66C8C0F43A8BFBF45ACE52 +:20888000E164257141A951AF4B809CEC51C052457F81CFEF308AB26853095A43C91B6A42FD +:2088A000A7D4F6669C6C2A3EC794F8E0CD9707B8D8F4267C3D14114CAC3DCF23B1C7DA08CA +:2088C000214508337468185B3E06C6B7CCFE1916409C1E17DA7679F67414F6D79E7BB46F8D +:2088E000B158F4A4A6869C49AFEB0626B90F0C31A3812E76571302BC356762A822EA6D519B +:208900002A39DF8391834BC912E5D87B9B8A511F5EC7BE34A2FCA9284031BBB6EF27952652 +:20892000A8B511760EF49D44F835F0931A52D2AF583BE65EFCDA465EE3EBF49C5C1E25DAAB +:20894000140DF07C9886E9862C10A021A3650EBD129E6F03ADEB60111DFBFFFCC97078C579 +:20896000B3F3B783F5135EA92FEC66ABD7FFB9E72737D8739BDB7ED22DCD452DDA138FF31C +:2089800065CB556E7DC52B8A3B6A9ED9033FD733CF0B265EE414103484874018421D62F9CE +:2089A000F321EE7767A3B17AA5E206214E172FEDB080AF12E39FF771E1258584AD14A25637 +:2089C000937E314582C9E60E1A32B91799CC820B74189CBCFC59FAE2001AD5F89DF22423F1 +:2089E0005EC0C91E1DC999499555602FDD3EFDEBDE14BCD0C2F202DF5F9BB6588808812ED4 +:208A0000AE9C360B33510F08CA5D9B8A28B7E5F8A25C75BA7CD430FD7C204062185430B2F2 +:208A200021FA59E18456ABF89A8B3BBD7ECE95241A2F84BED51658F224B6504B0875FBDDB8 +:208A4000F5EF3C87DC61874250914597120A9E7014ED323939AC658D3ECE0491AFAABC1970 +:208A6000E30DC4E49BBF31063B3E29BE512BE13BE43D2069678695ACBA8F0C066D0AE756EE +:208A80005BB7351BB2409540F127EE12F9B6CD5E29BD74789CA876660E027DAC1253BFA7C5 +:208AA000B734684C3937641C331666A9935EF579851C7FB611E2F304D2EF858C43E7F903B8 +:208AC000B0DF0430D7DC6CCEAD6306A8799B406278B07A2EA95740755B72DB6122817BFBCB +:208AE000DE0BD99A7E6D80F71F4BB1E066E8CA7981D5895B143FDBCDC0E86F185414995374 +:208B00005E1FABF348F59271C9B448419A8AFFBC02152D063ADB4B223A9021B94238DEC489 +:208B20002CFBFDD2FE99FCA11687851ED13A431FFDFA71ED1582B1B58FE683DFC4B452BDAE +:208B40004C8CDAF7F2CC35FDB93B47D274CF99F92A4012C9F4C725B0DAFF085BAAD162BEEE +:208B6000B5A9D8F6F2B9E832A9F03E102E6488181FE0EDFA49CBEC484472A80701032E9F87 +:208B8000AD7EE3EBF0E9DD2AE99A09FA102F97FCD8F48731C182DEE0D8DCE9AE702134FD12 +:208BA000926AD3F31C7E49C850F845AD86A7FC493582656F02340E142A28C28ED53262149A +:208BC000661F24F41F88AB446E477E8155789C53879C74A1ABEEE6EFEF44604C6EE0032DEF +:208BE0002C325C308F7277D22922AACD5154C1E44798DA2FB0A8B8849E1D3C9C0975FDE8C3 +:208C000086B6332CE1D4DC6C7CFBA3B5E394595C415205FB6CF6651CE723849D8EB75F4339 +:208C2000F15398F6C66129137A850EBEDFB6C267A72AEFFE05A2B6FD490776242B75351A85 +:208C4000235843C599DED0A98860C792B51A5B01060916EFB3B772339DADDC54FDE3DC25B7 +:208C600097350C0BCDF493CEEC8223822ED827924537A335CABEBF2BD52787696F7AF6CDBF +:208C8000951B3DE1295DBA21552E5F7F494F0CA85A111D41C3D3A0B2DBE86603DD9CE1AD14 +:208CA000A6E98E5807CFD8227427101DC1C2A1E3CF30F588611CE13CA13FFA82146E188C08 +:208CC000D25909AA8A2BFB252A7E28EE25EB1B77C5FCA6FDCF7D16FB1C383CC893528D09ED +:208CE000938C73C06256374324DFF9B08322D3125ECFF210982C96DA56CA807139C29F3577 +:208D0000F82863805D25ADA6ED6BAB57226B99BB9C0DDCC29DD4D978447766A177C549648C +:208D2000C7F90C7DC8C62DE0E3ED15004DCE6763D49D781FF3593AA671D677B45311737395 +:208D40001AB28C27B3CF592BFA03CA63948ECB43B6A8AC700E45BA2C6E48D80F4AA0985909 +:208D6000590A9FFD199C6F358C2127EBC881F5961BBE1936A89F32DD1B72CF69F5E2841E4C +:208D80008418F997E02FE39694592E1441FA5107D0829BB9EBEE9CAEBE9B53961BCCB24B6E +:208DA0007EC9950022142F7064E20840051DF9BBE12BC98DA0E6A2231B1775D16BC0167FB9 +:208DC000CEE7E7101C070C0868E8ECCE8B0C90CA1A11D82A32B2DBF278B540B1B51823AA1F +:208DE00028DFA5159FAF2E7C4FACD481B11B0034641A81C378359BB7B49BB2A6427777676B +:208E00002C54B665C94A1999E4280A979D771BCCEA756F3BBF709D053E226BD7B17F5086C8 +:208E20001161F7260788B6391F35A73A5F6227D420E7CFF40DA4EE0429356CD130DE4E7759 +:208E4000C8B08B656F6EEF91B714ED24CD4952EC20137327359796C9678E75F7403B50B148 +:208E60008BEC748739FD26DF0D4B637BB35F41A31B13FA45CA637769FB5E3703D84F49D7C5 +:208E80005F89F5BD9A4D5D689F7A97DC7CC854F17AA90D7E1D3DECB7FA03F8A306C7162E23 +:208EA0008926330CC3ACD530AB36D218CB2E15163FF4D6EDC6C16A21394F833471FB376314 +:208EC00070A1B1BF6847CC36E859AB179CA63B8AC590F862C76956474B176881C326A22DD7 +:208EE0005F35824FFF9C4E50B2C98F07FEC1489D778327916E081F534011353E28704D419B +:208F0000CC624F7FE210D1B95CA13DB1A1C84C781AB2C24F803D54031D204DF5D37050CEF0 +:208F2000C0C1E7D3F22931159BC5C9A4B3EE5D2709F020067338AAC260EC4C9E0F0E1637CD +:208F40001830629F2110DFF28F0A31F7B336DE05CED8C18A05A215E656B6D17562D67AC0E2 +:208F60005B11B099F9E771FD05B1F9333D574C20CFB25546E6B1756AAC6EDD3FD2EF3282CF +:208F8000A4AC4AD435AEF9801D3435F4EDDF102400BE62D3367EA9183C6A4C2EF5C863E500 +:208FA0004368C01152DED5C7C2755AAE48AE2E3FE25CF356C72BF0840B812464E0180FBF00 +:208FC000D84F5C6E17B080F090D2A44DCDD38F83B15B47F6DD2BF62BEC690F6C1DD2DE9CB9 +:208FE00060EB264557FDE0DDF59CE0F7C82CDF1AFBC3735BC5273A4F2BC739868D34C9A376 +:2090000004D9F1BB468CF74BD85074026D77202F1A1B746A21E871F6ADC30158FD578C1C9A +:209020001B7A601908D114EF693D613F7D15EF137E6459A567E34D1C038E620DD8CD934A57 +:209040007934646F0632755D1CD9059DFF7FA3E1838F56A211D1C14F5F462F7003F6831918 +:20906000191B59D43652AD0499D72BE872C6FEE870530D900D459F62DEB6C8BA1B090EDBDF +:2090800048B68834CF85CF7D2F86CA5C74BBE5511147876215B663214F3ADAB216601A07FA +:2090A000C5A8E78F295871450D5D8298FA28BE21CD01DC22F051732EDF9EB9CA9153F6C2C7 +:2090C00076ED565F35A417DE46BF66BE4C9EC14E863EDBE869F346118C4083D6036B47FD77 +:2090E000D2D5A0FB3F6C70C4ABD914DF083F52683A0924ADC90BFEAD31570F1DEE48A2DDDB +:2091000088B6B80BFFFEDBCB8CE85AB64AE3BC87D1C363BC46EECDB7495E25EE2934511ACA +:209120008FE230D882C1C43A654F6A200610592E90EA0AB52AEA5D29ED1C3E63B46BDBB46F +:20914000CA27EEC0BA5F920DC1A506F57900996138E5CEB41BE798EA83DC2F3CC08DD4C70F +:20916000BC9AFB65CCCEE2A3AF784F01782C77F91984311E8B889936E2CD061BCA41C9B865 +:2091800087916BE2C9AE2EF442A88FC1148749D6BB545B0791DD5FA23715DC2F6D55AFF441 +:2091A0004048BE0B3D81008BBC4E7F2B47E0C9C67E7F13F260DE0BA9AA6D71F3277F74B46E +:2091C00068A8831D729DCE1AF2DEB91770DD488A8806704D0B877F8BD4663950491695C5C6 +:2091E000118503085F0FA47F7FF2907D883F50A1644C6F2645ADA94FA20838AE5C3C760139 +:209200009335FB1C890F1A618A5F0E3A7D98E5AD07262630F9E55809529DE64546221CFD27 +:20922000F679869A8193070130FA50C2FB4AD6EA4E6E6EC5C76EB8C284CE373BFA7C3ED656 +:20924000BDF2F1A065608015ACDBA7179F7595B9AF340F1DE01A8131B2E24551C1C95AC440 +:20926000B7BF78B0CF89738F7D12A10F5B08144C45208E2162ED7D394E8CF20330672B7FCB +:20928000E5B451AA458D5263C4E55B18A6A08F23E7092903D360CFD9AAF559812EB3B8E5B1 +:2092A000E361629CA71A9F10751F48CFBC15A0F4BFA169F2A0E0FF35175DDF1698C891BC67 +:2092C000384E858F95A772AAE5BABFECF8BA23A701A64302A87114B03F503749D7C8C3E9B3 +:2092E000FE65ED95308C65118C95467B144189ABF786308BBB34A18A571FF230D7363C6A4F +:209300007D722958E5A4E1A81E76D4C29CC2F0816846603157F29F47BE89875931AE4B40D3 +:209320008690F297B2BB46FFBD838EA3F7BAFBF41B30FD83927380B101C3E9CF8CD35CBDD6 +:209340008B74600D5C5A146AD1AD416AF0C154D9F4D7E3F51EE70C9742E80CA5A0F78AA47B +:20936000A735747D89E5A17FF9829221C99A9B75713E23FE350C838F758BA95D3805B92CA6 +:2093800032C5FD17FBBF3567A246A98D1A172A563A84801DE2C1645EF1400C0657DF2DCC6B +:2093A0005D8CB7D11DB52F2D2F77D06119D3B40C685E4FCC2B67718453C50A6DD032BA5E7A +:2093C0009CA6C43C65965D23904806654B7913443CEA225592B43E2B3F6117F829E28618CE +:2093E000423601C826B30269A863AFE4240D97988CACA42CA22A17090A1570A13714996A78 +:20940000A3C517110640931278E57F7221E5E31E1CDCC6B3CDD791721E98E76847C28DD7F2 +:20942000F627296FB313E3E951B872831BFC2155F3903F672EC2FD25B3822456BC5E902B9B +:2094400007E53FDA159667EF15D274C07598507F024FC5F5DB05DC97CF159E374F87C8CF8B +:20946000B2199B3BF5462D4DE0A74E8B673CB296916078256167C2C1E97F1E4C643B99A6C2 +:2094800013F4FF61BF48AD8B7C07EA31B1BFD192FD80F6A81FF1E80B3ADADBF69EA9AFA11B +:2094A00072F0ECD8626C73E766920BCE8079AC8041EE8AB1A98F1E7B6F0B8A2038F1457229 +:2094C0004FEE2D35508275229E23DD52F675A0E85E6939618AF894A602607AD7F692FC4607 +:2094E000E29DFAFCBBEDD69C5A8BEC52BC9B46614E1AEF3FB6A7E6C2BE63DA566E9431336A +:20950000F3A74DA4ABA608ECF7DD3A0C8AE11AD4B38C8A2BD13245F2146BE8400BB23A5FDD +:20952000D7CB472D20F6920FD5A08670BDF2E442C1A5A51FC4FA4E220F4989A39709DE3490 +:209540007F768813BE8E81357F6F53DC432EBFF632C50F5D169BE3CA78C524760358378884 +:20956000BCCA323630B9033A630E8B86112ACA53E034702E96BA4D02BFB694AE98D4031B6B +:2095800068D1BC387A92724D8FAE621B535376EF550697BE3575C3EE83F25AE135CE606F81 +:2095A000528336E03B681A7F42E9FCA2DD14B48DC9E94F078900DC300F0B083B21BC5A3523 +:2095C000EE93CAC94A981C66F9A95B5AF23D385B940768459D26E8BC53C6B483E48585FD10 +:2095E000E800AF23C1920093BF77FACCF6171F188701727636367523F7ABDAB1FF792682CA +:20960000AC56536935F3C89E1C00AEC638599BDF995D1D84C48C3855D3E08B7962AB64EBDC +:209620004D73829A3EE8C793A1D387176916B72F8BCA6F4B70E0516CFF5B4C232876D12DD6 +:2096400031116D176D44848C33B312E190345138200CDC9AC373E15862C7AB38D20C261725 +:20966000E22C27E8C66BF7CC3F0C7EA3ADC63DF71FD7D1CE4CEF4300FBD6A0DCD833115DED +:20968000E9F58F835F6C3E0E892A4583D6C5838DB2ED9CE76ED0A0BA4C4AC865030C91BCC4 +:2096A0001C96A9BC74EBDEDA56D62574C115F6DC87A4DC805166F08EDE4BA6DA34BF1D9604 +:2096C00038CDA3D23303A6D4B17F9DBC0EF70C9D42482550EB66A491A031C996FB622DDB0F +:2096E0004DF800EE16E0A2735DE12ECB3F011A8F7E09E781BBC15739C0EC25C7D195B2352C +:209700003AF83475C9DE85E25D608038BFC37CB384C2754E3321D7CE961151AC223FA098FB +:2097200052990AD761A18B791EC347DD0E491473DE1F865BDA903C15651D2E968398406BCF +:2097400035A4CB7C39916BC7C9CE9E06A7320B6E85E3452192EAE342C2A010AC7A1FD7560D +:209760006EE44E9A09A941C5A5548422CA11D8966A80027DE2ED379000C3FB13E60736AA72 +:20978000156580F2AC7F1D779D5F79FF8C1A5C13A39CBA9FDBEE968BBA4D090145308D7D83 +:2097A00014E1AA582B9F02592AD37EB4E167C472D2251989CD7EE0E00EE84C4A9A3A8F8EBF +:2097C000509173420E741F8B9EF4F59AA72501FEA802ADD654EE37B26F32EA0F4C7D3ACE18 +:2097E000036D666DE1A4CA51707F685F44B2E05BBADE963DF9C8C4F8AA6AB49DEB164AB354 +:20980000AE19138A035376B2D85F7AB465163FA1614D34AB40EA69456CD6DF20A519909B17 +:20982000088BDAB1D6A45F21DA150309AA948D2F8AC0BCD5866D9DA8E04568B6BC522BDFAD +:20984000D7A8490837CDB98845FBC0CB5BF6A334E4A216535D3BAA224C44DE2FCD32D21C23 +:20986000900FA5CC4CD7F04C5E8BBE282307FFA8197136D23E9B2140E1AF76A26C1CC6E037 +:209880006F046DBD9EA4A8A28DBDE07B4E0DD4C6291DDB210577EC73B289473E48E9C2C075 +:2098A000F5395A734430D03859122E3F6BEE5F035001F1F2CF58F7F0BD0C26034792D71AA0 +:2098C000CBD69F3F5709C27EDBA0012E3C70794FDEF8AC639A9971F1B70D405040842CA0ED +:2098E000165CF5EDDDF4900B65806BA33331933152F9570CBB51250842B2F35896C95F2F7A +:209900001A5FF370C1B4062A5A50F8F70302FBC7CF5E72BC771AA74BBFAC63E058B8A7C360 +:209920003AA485E91734B1534E4B82D7B7CB55BBD9CEB222972EFB4E9FF66BFFD33B935A85 +:2099400058B69ABE055343EBC41E089E5F1B193F91B936F2D1B6E0390333A2CE9D1A9B3384 +:20996000EB7F9CCD63D75C065EB415945B16B55FB14F812D11C5F4957F11CA3F45C6F4A4EF +:20998000010EFD859B65E120224DA97995DCAAA16A43F748F60CEE36D09C2B50E8AB2286B4 +:2099A00073AE5C0423C2D71B0AFD424EBBEA789D70E5214449DBA05D2021B93851CA4CDAB0 +:2099C000E40A00C68D617004012D3DE24A75F9843A4ADDE1493A274AFC5F750E092430BDBA +:2099E000607B23A05C9A20894EA9605A37DE883D0A4D1E5AC64A8DD614109240BAFE31AFCF +:209A000024F3869E317A4922712751F33BB4ADB693AD37CD9E8534F7DEE96C29BAE72247CF +:209A20004CB23D9CC1BFEE766AC56BACD7B97F6F108E4D3EC8A112E4086261C2E87596FDA2 +:209A40003C6529609465E697938930DCA44DCD31FBADC01755528198E3649DFC6D4A451B19 +:209A60009408228B80DD76AE5B136008D4529F09CDD08C3737469D7827F36FE3E81663C6F3 +:209A800073653652A542AF8E4277C673E8270FA0537135E1C63B7BCB97D5A0C43293743335 +:209AA0005364192DF8431C75B41F5F1E7F98451DF4AACFBC7215644FE3E463E5D1ADDA5DED +:209AC00032FE4281582BFD66A843188EA14B94E646F5ACCC6F2BF556619842DD0078F07B23 +:209AE000C6DCEE1796BFB66F0245DC956EFB7078CBAEEB0DF7C6D24E61DF153668458A0F1D +:209B0000AA4CFC2DFD57923C40013D8A2B786879D351066004EF26FBC0FB0A538AB12965F9 +:209B2000A6E39B83817D83AD56DAF66CD28EBF8D6FFF7FF46BD89D3CCF59FB7EC6A52CC815 +:209B40003AFC3B0ABEE47B7DFAD03276AA34DE8886CA326AFF41D2EF42B640A05B21B59AAA +:209B60000E4A99F82A0AC7EACFE74C1B9BA00D4C21DEB311388DEED4DE235761A0E9FDF5E8 +:209B8000F4B4BA9630FDBE065F623B5B3CC1F485F9EBED5CC18F0BA64210E22CE2E2F05479 +:209BA00042CC555357CCF3E3E5C20E548E1DA431BEDF2C71409D44BFFF28BF0BB7528CC30A +:209BC0007293FFF693D08907D0D89F5CF51A44245902F213189975A9D73FD019A87D559442 +:209BE00052088EB5DF3B92D0342EC5C9AAED951A424757D1915AC4581D5F17997DC7C8BE68 +:209C000048EB505146DA30021A305645BFAE4449E51A3AD2C5215D285D017F4326B644C8C1 +:209C20007FF663571D19A6261C08DA832176B75AB01B85C74028909F57FDD1C1B5D300B7F7 +:209C4000BF46F5D2D2C5E22A53DC33ABE11A42403BD86ECB01B5909562CCA4C454EA060FFB +:209C6000AA08E45C42B324CEBED1FCA7EA4019F178B7AAC0F7E287DF719EBF894E48F68169 +:209C80000E98FD9A63C3034CBDF25766F51302F9AC5A55C8A5623C540D70926BDBA8136E6B +:209CA0001BEDCBF2AC3A5040CC58E77830556CB73ACE69C321885097582712221EC7F98B5E +:209CC0008A2B681AB575BD7B5C036CB05B35D19B1B5EF103966ADCE1D5124C72BD7AEB5E25 +:209CE0003D531A6F973B16E4783F9653CFC4BDF4A86ABC30940A025539414287C00F4E7FC9 +:209D0000CCD4CE0D61F744CC5D5D91DCAEAF2359DF09CA5F8600A66DC0CA7641BEC0D12CFA +:209D20005AA6F4EA60042B9AB3CEADD9FC117983E264A02480EF2AF61C36722C74A5CEABF1 +:209D40004F49E8C9FEC7FD58E75B83199507F5E2EE7E57229D907AF3155E080141E33D43B0 +:209D6000D976E3477A76BA0B38A37FF7E6B9ABDADEB71B321489C1D95115C663B2C98A6033 +:209D8000995717DCC105B0A312A80BB3E73AF1B8EE15654E3CE0B663EB18DC21676311922D +:209DA000EB402C919D1A4367AE94ACA334AB7887F932D09769D363E3EE1F3683EDD313FC42 +:209DC0005812B8A8A71DD33ABC432BF29BC34D5E978D3CAF560C4F4E5057D49AF5B742CEE4 +:209DE000DCC9E1FE401B82DA6DAA12E146E234C5218E2749C19548B45BABD1E34292A773E4 +:209E000098749F6C54CE5E63769E671164B5CF2E52C9FA32093DF59E9CB239E63E77C86B31 +:209E2000CC39C71B0C5CBA8926BCD24BD6DF2D42E4A8B0FDA5812FCF891E8414538EF7D425 +:209E400019320163DA2198355BE72CB0798E28AC795722D69456C6E9141AA1497D7207160D +:209E600025EF71537EE3326EA13A4646E73B9F2FA814880002B9AE4AA0F5F8EAAE71FF36F0 +:209E80007C8DA3EDA24F15C84C8872BD23E183EBE05C818CC1C3CEE3686ACBB7A567294B94 +:209EA0007819406F6A0390A7DF8D09D7FCC89BE2A6290099FEB1CD03D0E1D30DD77A4D1506 +:209EC000E7DE16F446BC63554DD24B72DAAFAFC9A1DDFB1538CBFBDA256BA2D577ED9B614F +:209EE00027B904BA8A6B2DFD2E4E897715212B3A6AC1974F485C4C6299ACB887947B7252D4 +:209F0000F7F7241E97875E0743D4C0F65EC6BF1B7811EFAA2883EEC68E718B32F73D766F6D +:209F2000118C19F0F94BCDD64266E63ECD497971B72C7BD026DC23A0070EFB36F371378371 +:209F4000D9055486BB6F0F440D9D07AFD8A5872161BF481C9FE5A3D1DA6B2D0239F5BBD698 +:209F600052E6E1F769D53CD18CBD53198E84002C5EBDA815E73F63F1B5F0E856EE9B003B9A +:209F8000A5248ED15ABEE606A880B0206B3D7C2BD967E8C9A6023901907F2D72B4B197AA27 +:209FA000A5EA726A88B75FA31C80C70286AD28F5900F8EC0853F0136FB7C50B63B8550CEFD +:209FC00010A481DC95739C6F9A396190889A064DE74ECBB6F1160CAACAF686C14894A42703 +:209FE000829AFF0346B07E48DC4486F6311EC141D3E14F00BAA070C81F3DFFEAF6846CA535 +:20A00000FDAF9FBFC0E2ACD9F703C7E0CC6A1A340824BF0C1B314FF188F593F187733CCA66 +:20A02000224EBC3E42BFBE56AC35460ECB6BFDB7822A5A05524385F4EC20D24730A91C420D +:20A040005C9B600D0A7FC69EDE48CB0FBF04487C0F7F50C52CB652E78284CEBC5869DA83BC +:20A0600014416B4E4CC351AD7F786A989F357E24EFAFA80388E35AAD725EC4F8294FB66978 +:20A08000D40E1D551D3764E9DDAFE680C1150B1DEE830FD950726C70B67E2A03EF5DF4B192 +:20A0A000E49B53E945A54985A625CD72A3BD840B218EACDA91ADB7A7C285DD46CEAD5F5DC2 +:20A0C0001FE9104D9D300FFA5B505024B6D6627EB924C11F95C6832FDEC4FCA202F57947F9 +:20A0E0000C0EBB7C93DF6F0609708804F7A697A4FC055FE21EB15AD6C5225EA21E5C04198C +:20A100001D02A43ACC104E854D11FA07E1FC83D94CB706C13476097AF7E34D5529622300DA +:20A1200038885AB60DAB1FDD5F99849882E77B447B584E98A8CAB0155B2EC24F74410F1EF3 +:20A14000A9844F0E843FF84D929D4623C1D8000B85D74AEA2971FED9767B41D8477443B276 +:20A160001670CCBE6FFBA80F53FB04137C20BB16D0F499F8B7380704C474BB6EC907E0D9A3 +:20A18000A5E7DA4D83348C7CEDB64D2FB11ED5E670D6374CF2FBF8F7F03206317AF2E03E1C +:20A1A000933C97D0814FF736ED86CCEBA335B27A832C0AF73F2DAEE7E9E38FDE59DBBFED74 +:20A1C0007413558FCC4A68494CEDCE2743435E5859B20B006C2F36BB2DDF9B0FEA32C67732 +:20A1E0008ED7BAEEC56284C1B57E40307A79188EEF50B3C007AD3EFACF27E4CDA3E0D7A368 +:20A2000054BFF0BD7E8607F1FE72F004C7DC9B39C679048469B9D8342B6A10554B84338F27 +:20A22000BB261E33B9500025CE81FC0208CF1C262B31742DB7370C82461ABC39DF5F86F4D2 +:20A240005886BD2246D26EFF3E4090089914BE18CA0A11C6203AAFE5284F85EC322238D93D +:20A260003BD67C94BBA8152AED4898C4E51C1DF42E5F3FF501B33344C6515BC2ACC05BCBC6 +:20A2800018E2A5657992F6F23983CD10DFE480F2D4DBF71B4C6373FFF33573D0BD1757463B +:20A2A000B7ABCF23D1FA26881B39953AC91E952BF842C35589201EF9AD7C54641692D7682D +:20A2C000E97F6CFF0E96FF9C66E63B1B507842F32D97F51ABE24E48C27ABA804741281E142 +:20A2E0009A97016470CFA45D98F01E86EBBC8E16A628A7C82C0196B832F24321B427497439 +:20A30000771720358743912D4BF9D79E41540BF02AD904697CFC2F485BDA55F30DCDD37987 +:20A32000BBE0BD0AEA6FF9AD875ECF7F018F827891D9C2CA66867B340332E682E02729A100 +:20A3400091693A100E0539BEC33037B347E19F9B7F66CB6942112CBEB2235EA6B018D38125 +:20A36000899D0EDD162C6FB3503A6106B71E6AADB7FE57DFDA9754E9928DA7AE0A3C607860 +:20A380008938407C910EE96D32D533EB5EF85643637A04D4510028284CB5653AE82AB8D3A4 +:20A3A000C4CEFEE18E0BFEDDF700FF4B9043FDF150BB07BC0789FDF45E886DED21EA107E8E +:20A3C00043C7690BEE7A85493F945BD5A8E7066F171C73F239E8E486BE9375D6C21C21887C +:20A3E00017F2CE7A50CA70EE99D0F5D7190C719D60BDC2307CBC3691B09085A6004D3F9097 +:20A40000B377B4BFFB8A09576D624D74674E6004A53C1AFB39DD4B4ABBA5E3DFF543B04E18 +:20A420005366665C74FF3659357A47C1DCEC6536E7D8D8264145DD39983FB6727CF7613920 +:20A44000C1DEB6FA37FBF9DDC070525A765EFBFC4267411FB07F56FA0F9D7E464AB74C8732 +:20A46000B11D807CCCC65AE93066EF57EB65B05336FDDC960043199BE159197E6C7E7891AE +:20A48000A5CA51DAF31BABBAF0E679038934DB9FE1A221DEFA34569FC446C2935D8DC78FE2 +:20A4A0002C14A23E766EF7CA1D52A29DAE21CC2AA5BDD72FD255C3DE886574F3A750FB7678 +:20A4C0009E279DA64A869B1712F1177906F489F11BFB93F5BE89DAE59B321789E5A878686D +:20A4E00052BCBC51F2513834FA158764F0EF3CDDE6B0364FCDE59D7672A666DA3C35F25CA9 +:20A50000C5DE9E1699C801B08623212FD974F35F639B2F90548B9362488E12EE212BD9ECC2 +:20A520005CA8BB3179FFEB46B6B9B7CC4129E0722672804EAEEF0A8AD6C4B9F69A94F6D8F8 +:20A5400082D4C7F3299682ACA3F3FB9F7C8F8C71F60A3153134C5FE59EA2C8957EFA90E119 +:20A56000A59A58647E31E61F8C239649C99FA57306DE110CDC4AD36E964961343C2653F697 +:20A58000E6802827768077C80A57B5FFE72B5988ED7B69B1B4F8C4F71C81CFE995D2278E6F +:20A5A000F2D0F342BA04B0AD58CC29652B5ED748C5AC3133AB5A1C2F1155F1DF123CA1BB2A +:20A5C00004C802DDB0040329FEE90A9AE550C4BA800F9F8141ED25FAADCB651327588C7447 +:20A5E00039537C344436C24A2DDDF682ECDF514AD3C1B187C69B07FE457DD35DC5EF910246 +:20A60000A65DDA151FCCC09192BB1EE704129F5580B1C540F26B31DB104379E516EDB94361 +:20A620008C54F91B24FF9643563BEFE6B393D10433016DA6B0A18D735E0405C551D4AF3AD7 +:20A64000EAE0DCD6A2D37AEE786C43CCCAC48F2391ECA37E2D7BDB1C3BEB6A4AC10251F94A +:20A66000397F8B427F8ACA745C308B03872F5BBB50648A32E851591974D800807CBDDDA685 +:20A68000A490CBD1BBABCBB72DAFF7ACDB44BF42811043C6FBAAF2DAD2A0F7E0DCB194FFEF +:20A6A000DAFAFC030EC608E965C42196911CB830FCFB4F0B0D5634183574C76849126F35B6 +:20A6C000ECE57FECB8CE9EE501C36CBE0D30FFD9C394647BE31BF05D16A42232AE2CAC8B92 +:20A6E0007DA80451DD77FD240E97855F27C84BA43C790C16E504EFEE7E54C592B9CFC150A5 +:20A700009232A3D5AF23B44FA4ADE92DFCAE16B5C2D4BD9D965674F827BEC643FC12B460F4 +:20A7200060EBC93544DDB3A2321EC5B008B6B520C14FCF175FDA320852E71A1FF6B9E0EEAA +:20A7400057A6887A72699C1202E829437FB433271FE4C08314740AC12AFB85E5F42B86764B +:20A76000D84FEE17484C4BA57F537C6649D676B72896B895E4F7FE89BF849D5FE74891F3CA +:20A78000B2D2C4FAB9B16AE189D35D3D1B8247599C1248502D346DCD8C66A292E7F2562F2A +:20A7A0005308A612A6C5A1471551A2D19DF9105DE1AAFD96CBA29D746F7652245A655662E9 +:20A7C000B326AD7155B1C69787A533D6FB9C2A996EF5BCD4F257877C4BC66E9D2C04BCB198 +:20A7E00013DC532AE83C48966831E715D7E7E363374B0014CBF0CB7B99AC0AC6B765268ED6 +:20A800002C5793EEFCFA17FF07C2AC9E92BA6E86D39FA8750CE37A6B046556A25CC7F5DE1B +:20A820009B0AA807EF7A2555A32A8EF9B052097EC2CEE89A7CA78CCBCD3F8DCC2D5D06D1B2 +:20A840003C06109B82A339FFD95C27EEE693128FADB88062EFE1931502E318C231F538CCA2 +:20A8600029F90D77052C308A1EB2EA0AB783E220DC1F6FF787609B40E547DAE3281DB2CE76 +:20A8800070678260BECA869B80CAF7485AAA4350A2110636D534F95986A4C4C32D7A96C935 +:20A8A000D408536A40A2BD798ED99F90BC4396F4B963BBF233B5A60DE69A36F545E41DAAC9 +:20A8C000A2DF7B4DB97D3FCAEC2022E552128260E7C0A04368E0704B6E54930564E7F7105E +:20A8E0000DE0B5BD7C2638DEA95FC11D221D9263D03F6A491D6B71F649BF218805805BDE07 +:20A90000419B746E0185C9C5AC06CC78E932F14883D727AE84EA1B6DAF8B313F5D975AC836 +:20A920002748900092C695E8235F05B33C261C5E645673E4FD19E2DCC61BCFDE25949C7FE6 +:20A940009E8CC83ABF1F86DE1E3C6DA535B5EFF1E70FD4386920496B64A7A2DA036D423C9F +:20A96000350E678F82CC526AAEAC84B18AFC5F4405A7737ECD3DD42313BCC0E0EC4336303A +:20A98000F71F4D741F94EFADADB0A54E3ED0A1AD815A1E4298796D06E4F1C4344CA6AD8832 +:20A9A0003A1DD49AD86D1115C7BD51CFBBD1038E4640E60C03FE41A34F92F14A220811A949 +:20A9C0006FCAA61BBB6F5EE55B4B524303C4DB12EBB0BB79CE39ED5EFD40F7503E2103A179 +:20A9E00067E16172A04BC4B4F1335FDA142B3AF331F5FCA8146E950D7EA499BC4357A8CB9E +:20AA0000BF43F28161B58B91D30CF4A5DD781EF53C4157983D8E8AFA6BFE30A44CABB74ABF +:20AA200054034DCCB6C0A2AD33140BFE75A50AE0C036D025A52625EF161D5D7240D641B5B5 +:20AA400075B0CE84AA510049C85F51FC442F529835D40F081D6B2D3A1C901916FAF52D5D07 +:20AA6000906CF9D2C2C40513EDAD61EAA09660738C465CD247840EC5FF099EB50A0D391822 +:20AA800009CD7D631AD5CFE29603ABB619C64473165B9CDD99179A09AA099B5550980255B1 +:20AAA0006FF51CF3EDD7F9C96268D9898B754F89B1820E74F9D0C5203AADD13DFD547A8FE7 +:20AAC00059D6250F388FA13BF5D6D8B993FD4B1F6621F27DAEB49DC402D95274DC711ACB8E +:20AAE000BC03A40339F718F8E5F9EA08158AF0C93E9EAD4E7E6B736F2095BF7D3CD06289FE +:20AB0000ACC9ED2C823C6FCEBBE38014E1C9A44EE6509D1F231C6DB96869D78F44F2F5998C +:20AB2000C28FA01157A40DCFB034533023ED6F517AF2289FEAA9DB3759AAD13CC83C85F89C +:20AB40006EECA4B1D7D67E3AFD45E54B9704B813D2A8BEAB1ABFDFE9461D50BF4C6D0D73DA +:20AB600042CBF2B4287402175AC8EBBA668E6E98808D09F6C4C59EBA6CD018C70AC993300E +:20AB8000449CFAFF7313B10979AD47F3B1CC83868BF4CE64AC4DCCDEC4B376028C604F82B6 +:20ABA0004B4467F5C2A1550F188E1CEDCD0B6CE02561A2A702FB7837E514AF5BDFEFE2DC06 +:20ABC0004149ABF46537BAB4C6922B14DE3D0C55AE6B25DCFF4663B9B8F68D19ECC5AD34CE +:20ABE000CFD448B675403FF957D50E9D1518B3BE403CB964B4229BB00BA459921345305A1C +:20AC00002D491D21C492FDA5225B98484186229D5F3424761C84814F5830394F38E388074E +:20AC2000364B626DC250D7E8F3D21D2935FC1C958119561495BA025F1E2C2F34E3AC204EA8 +:20AC40005958C18C2E3238001EEAE0F40C319A886CA8AC897ABB4E2690B84B7EA139771CB3 +:20AC600083AD1FC97892AC03B4777798CBC97BE8E8BCA8F8D18BB3815AE1A7ACADFDB71EF1 +:20AC8000BB1313A73B87DB0CCD1CDDF6B93F1B3C732AB403787100FE82553EA1845CCF1BBD +:20ACA000BCA2BE75EB670A558B15225CEA0D72C07AC46C4E279968EA2EE00944B16BCEDCE0 +:20ACC00078D56341C88FFAD4873D8E294725475ED2844A4934807D64BE9840ACB2C6094051 +:20ACE000241B978F84D115CE971BB40FA5853D19AE3FDE8A11A8E57B7235D05A1B05E70874 +:20AD0000FFE22E6EA15B34D8E3A74354FEABA253169DF5D41DE8889F5E1144F26BBAB2F0DB +:20AD2000998698B1125E9BBB857EE87007CAE34BAA8B422E0249731EB9409F54076AB8BA3B +:20AD40000C302EBBBA85F68EA25B89E0227B7677A4FC1D1324EBA68D8559DA1B91FF006D39 +:20AD60000CB02C728D8F30DF00948299276A494F35FAF9DE1D300FC6A973FFC8BC066ECA71 +:20AD80000F7983895DFC6BACAC1C476042FCFBF00035F5175DC2BFF731FE27E34403750507 +:20ADA00095D93AB68E12C9DEB52F67BB586DC771B61AF91EE9D7BF47A5C7DDDDFB012BB33E +:20ADC00089BB6EE24B5F1DA97D3587976645463B8CB1824356ACCFE88110EF5C3FFC1AC0C7 +:20ADE000D29962A75855C38952F5746E3603C2FCCDFF8B7E4F2E3D5DC0AFD7B64CCDC616E9 +:20AE00001A308F1E0A803184D52832726296E44B7AAE5B0EB1BDC2C71E6EA98D0746F18428 +:20AE2000D5C4505A859276502A702655F9FE0D03A1E13B1DFEEB14CBD4938A026E0BB275A1 +:20AE400016A94CE640F5474AC4A87BF7EF1C952D40969A7FE7F44E6DF0A8DA45FF460A4CB9 +:20AE600052BE985B84DC11A4BBDA483EE2C6FDF6DDA2CE91025AD2389ED7B7E30B5D65A73D +:20AE800063D08C5C4105DE146F8C22D784503BB2C0DA5A2A867DD75EBE7CC1427F6E58BF13 +:20AEA0009BECC64C6DCD399AA4F373735C647D399E1D640BB2AC7A27274C5259BD738FFFF4 +:20AEC000B9970BA18A1966D1D8254A3B1A5DEDC0FD4667B5C9B47B3638521A736AEE188260 +:20AEE00053F52A61890134CA13F201ACBE203B9BCC08A17B79AF41355189C88FC769324A26 +:20AF00003703F70FDDCEA9F144DC14AC968A4AA4B9D05E9E44CB8863C538E4F69F89C41369 +:20AF20003B5737ACF47291FDF75EB1189457497A064B1A45DBCD7E366EA5894DC9D969FAE2 +:20AF40004DBBBCE775D70D6F0AD40849870AE65E0318EC429E7871776DFE3F4D2D8FCE2191 +:20AF6000D99BBA51E2BD1B330355536900A495B28B3ED949610892434AE32BA7437DA70BCC +:20AF8000A23FF48C3447FBD7AD5C18CEFB5446A0220EF0AD803F037CE3BB5D0B75D8F9D8B0 +:20AFA000F837F74A2E1D1B94BC1FDCC2E0E5AD2E5000BB03F9F203658BEF6460ACD7B45FD9 +:20AFC00025A43E72E78291DC14F644CB100314EE42ADB118F2464CCE107C7BEA6CB8320E95 +:20AFE0004C2408DE18C257A0940C42D57C73B91C39A77A63AD193A1DF8268E383F7D512EB6 +:20B000009EE2D0C1F51108D7F6C144C8C385A0CC1B7EEFCC2DA1C874F6AD7A93E83C333A24 +:20B02000A37557610A0F1D3B9099BF9DD29D3D289CFE126668BF014457B3715EEA97374720 +:20B04000874636016ADB6D4256F8B6543D89BA98F92B5A04CF7975F64C77778D68E986BCF9 +:20B06000605AF70AC22D888738D636893531C86E8B93F8A71F3B6128CF8C0D51B73B8B4B8D +:20B080005A709DDD4A7EA8D2329D95600B657D8C58F82B8177DE1F6D58474ACE2E8A8426F7 +:20B0A000C420C5A40E8E9C6061A82D5B26C7CCCFBC75B1536A35C2272C15ED4323C7DB8D12 +:20B0C0004431CE696A3C88197BB10B82526B6784B024471B471ED634158E0586B3D53A5F28 +:20B0E000B6189AAA0E42EA7EE5425E6F7319010E301A35E5CBDC508F5EA3B32BC00DA0D5EC +:20B1000016F3B747ED96EDA8F1E2A0FACE283FFEA41471AE39DDD6F77ADE4150B78A3AD979 +:20B12000BA8201179D17DEE72307D6BD69605ECB4F0D2F0EF001CDF399DFB37EF101190392 +:20B1400076F4973162A137E62699864EAF7D98CDB3E032126486F886BEA07460E8C445EE29 +:20B16000ECFD5DCEE854F037F12FDACD5AE643206B3B6FBD25D0D16A5FD1CA6595E603C04F +:20B180001C223808EFB2546CB3D7B08B803337C3E37D21F48A62DAD0201664D98FC417E195 +:20B1A000F55B192AEDE88FB8AE13742576226919F5C3815F2F8107138897597127FFE7BD57 +:20B1C0006FC6E355E4AD5826C92EE84CDC43490D75A6A1A0D2F64544991D579704CEA20A84 +:20B1E000E87F4CFFA07097CA3494AB9459EFEB28428D02A2287F9FF2E562DD509024DCF229 +:20B200004CD942B7AA240B3A4DE0C43C307CB98DC44FD1451B777CE397A76A957783274026 +:20B22000D506134F6CF514E1EE231D056CE9A6F14AA35E7100C240660FEAB46B3F2B6F3017 +:20B24000C67C723CB9811B5B1422A11863B3211A22618DA3EBF096A12571E233FA01B55797 +:20B26000FB59E0165E9733E042CC8A00D8005543DA71F803F1A92F2429B92E022898D14856 +:20B280005B0F3FC5D464F2E319A4D8EFEB40342D0E007E82327B5C645576F1E4F44048DBB1 +:20B2A00016095721F31E70DFED77EEDB7D38C05AB7DA3DCC21C6295BAF0763CE28E15190C5 +:20B2C0006E54BE70A25F9C746BACBF7B7CC84D941EFF3729F58EBE874DB408D549B4F98856 +:20B2E000405E800907797A74759718CD043E8CC4F24A048E6053BD699ACD6543FF4C934161 +:20B300000C1C2849533B1AAC94A0C149E6CB85F227C3396908CE92D462A66F70E9B98117F1 +:20B320007896C12A0DEA18D57547377AD358BE071DBCCCDD7FDF644C13735577BC45F77881 +:20B340004EAD95765390191F865E63440DA001140ED343D464C650B29591C63EBA88A3BC90 +:20B3600051E0E54BCA4CC9DB897FE0587A74A856ACE7988EC3EE679251344C592244BE3E97 +:20B38000D4ADA746C81255DF951CAE20C409F953549D4F69908F7EAD607238DCAD5545FA7F +:20B3A000C314DAA12563C5725518015633F836F19FFFAC86AFFF88ACA57AB7E9801E50A265 +:20B3C0004F9AA8963BBFE9D58349FD2E911D7F245D6B8290F111F3331CF097BBD6CE6DB421 +:20B3E000DBC2ED39A07CC9C0156545D69099A4869DBB4C6A059742BB100714E7F788CF9B5B +:20B40000EE64BBF7E3F4555577119547EBB3F71E1F5C16E7F431D3FDF7913945BCC95C5AE2 +:20B42000E4E24AD7AB9540DCFB42A92B30548D90701CF055BB16AF1C380080AB5B415F0E3E +:20B440006818D777D250C29598B1DDC27887C7B5BA7F736A56512755975B7B6776F39979BA +:20B46000CC767E681EF80CF5280A4783932E5701829554860EC1505CE6EB2BFF1AFEF4A75E +:20B480006565415D05FC30CEA4C907364950D4BCBD2C676E882AB1F729732E842CC05F7051 +:20B4A000AF7CBB511E39E3D542A189047144B70652671B94AE1898B2CDB34D1974E6069D09 +:20B4C0005FAE216850C0BCE1A6DEE95803A020917BAC81AF8D25B34B7C5A178115FC0D9CE1 +:20B4E000F43F49CCCA44023147C64447F8CF4ABA03C9F2F73375304D5ED6D3F3634CF5D513 +:20B50000162B1D506A4AB05FF306EF17E1E16FEDD99B686B6C900BCF050C7FB85F65E66826 +:20B5200059BBDBD2DC687F6EFD0F19CB4318ADE5CDD343CF26BB9FBA7AC3927287FCDB2E83 +:20B54000D3EC09C3C7FA962274CD11EA1A43A5443A5EEB2605B985E3D0BA551814382E27FE +:20B56000C41B310378C0CFBEE513ED43DA3184E97769151BAB8330FDCAEB94C3B6C425CD70 +:20B5800015EE8EC533D8BB0F61C0E7A9371DA54222E9199941D86219EE983E9CA446E560B4 +:20B5A000B07485684EC8A2504EE264D44362BF966EC91DF650DD9C2DF417816BA85D9554EB +:20B5C000C398098BB60DAF8B89BFE6F735C7CBBEDE009EC3FEE4104E5FF7136448815E2141 +:20B5E000FE2EF72B6EFF7C1D8CAB08DBB77E536ED9599D66720ED17661A17AA0AF115A9322 +:20B6000049B1D77C40E5E8C90006B71DCFE3AFFA389F4D7B75620BB4AACE26B73DDD0D60C1 +:20B620004F3646FA16CB06466AFBA7BAB8212A87824DCEA4E0BE6842166CC7B0DB49A72853 +:20B64000E4685DAD83FF428BB890942DAF2C51F80601B247870477D5CB564822050832CBAC +:20B66000815B273A390843F8FF3F3F37C4960562C5A3FA01D931B0336DDFE641F62D8B58D3 +:20B6800049461B32903B9BCD5B2EDA8A1CA8BC674282DE17958AC6BE47EA2B2D5BA786B9A1 +:20B6A000C65624ACF92F9B3BAF00D66F2512391055B0D7C50FA29550D7E2AA093ED6122B38 +:20B6C00024796051A0A4101B9D69BD21BF722196359F8430386C9EBEF34C925A79922C0CEB +:20B6E0004A6AEA015B530182AFB0431A8E62145A3DD51B2AB19222FB61B6CA512613D9DA8B +:20B70000E600E070DF46C864082C42467483A46E677CC2C7881224C2973083032C4369FAD2 +:20B72000C50AC4A7059FF28EC799258BC74897232F58763903B8637EC6A2062261C97F5F68 +:20B740002D16AFB8704D9E57B1EE3ED54AA2BA66E98CFFF21F6C8B697D9F1BCAB07460B0B5 +:20B76000D3999ED1CB105D54E8369F03D678FB9C80590ADE6E86920A7BA294303272D0DC3B +:20B78000C6AFDB50028CB41B6DBEC9F3C14F85F8C3DB62DCC371D42F0DD2C5D44721E5BDA3 +:20B7A000CFC8FD9EC02F92683F338EB83F8B2701AFDE82B0B69FEFCAE0D02B2EB8966CC66E +:20B7C0006808DA6F7A1F7EA7890A161D7A48B1850289D761677FEEAB8098549610F93105B1 +:20B7E00086181CF10D7BE9C76A75E6415948F1850BFCF0E386008C281EBA30041CF1E752E3 +:20B800001352041CBE05491F0E21F125482D0556A6D8DCD1C6636A4B9BC29D7837C90E9D3D +:20B820003ABBA87DE5FE346D7A41CBB075AECB7908F41F77F0FA5E7973A1BB080877088B91 +:20B84000619E91310B35FC5894AE24976114C463BE0348529813321F210118AE58C087FC20 +:20B8600004781FBAB01E36B338BED0FB3687A1891224F4F3C341B40397EEBD9AF960D3AF85 +:20B88000BFA14E4F1BBAC89552BE43447773D0E1DD5E1A0BE1EDDD6E2C7569825862E93768 +:20B8A000938B813281E73543ED2C27A7837F9F395F15E7EC1C496B74112013400046CD39BB +:20B8C000B8E55D53C2BD85E508B854345D52EBB812E63DF0125862D334279E5FA7148253EC +:20B8E0000D74F22180FCCA3969062F09FFC444C261859C56EC0CE08C4C17D3FA7884A9179D +:20B90000E251BA3FD3CC39784229CCD3869745345A5D609E5EE61E482910C0633BB0C3970B +:20B920003C945605FA15A59C644CEE45F45ED1FEDBABBA65514D7C03A2A82E898C03E62D23 +:20B94000276271D84F4E425770CAB5F183CD7F288D543D65EDA7AA2BBA33F16AEB12FB4B91 +:20B960000BC085052BE626792010F767091D9406D6B969321FF3EC6BFE98B518A5439613ED +:20B98000E160919A96F52DBE37802F78DBE7CC9BBC74BEF377717F4FDBCECADD00BB48D381 +:20B9A000E38DF60E5CD9F71F8DA201622773F624335642A15D6E42484AEDCF3C81F0BA92C2 +:20B9C00018648D86484945C545BC6787E66731C5AE43DD568F02AED4705AED2FEA50FAC8F2 +:20B9E000EF982BE85FF3AF95DA3FB51F58062E79B2C69B90D0F1BD704F7D5CCF2CC0F0A41D +:20BA0000C5DB6B00F26DEF4788518AF9DAB747CA1A8D2BAADD35D2A52FBED6597F3B687EC7 +:20BA2000C89AD1D94C93EF42185698F53F0A2273EE643054D552BB40B1124765E240E9D8C7 +:20BA40003C68F48F0086992ABAD8AAD4021D24EEE96F349448B82EC01A1EC9C26C3F84EA4B +:20BA60006C7CC55B17A6D8DDC0C3F9EB36BC8049CF4D336DDFB3A49788B7942ACA1A8183BC +:20BA80002274C3BB1DDF9262DB311176E4DBD8B29D21F07FEE70D495740E8CDAC41B98CFA4 +:20BAA000582764955B055C21F2A2AE2A6617A928ABAB50E7DF1E5E99FC5599E3EB7FAF33DD +:20BAC000D11583232B99C10C0584E6B28FB31338E2EC80A343052FEE6292EC6002B1643BB3 +:20BAE000148127EB9B282ED70EB2C00677E53972C9E113862D79F5F1A3C6B9D400FA3F96B6 +:20BB0000612DF2C833A0424D0524C7DC07745BB5B45034D40072174C72F5B295336E687913 +:20BB2000C3FCEA33F294DE160C3223363625534F133857324B82C5573C5F6422DDB4624604 +:20BB40006440A5309A35166A0371D02286674BA9133260562F6CFF411EBA170EFF4FA8E12C +:20BB6000A02F3F250B48CA1B9D23219EF7E2296499BDC71B0807B7052DF091A9DAEB7F1FB8 +:20BB800020333DF8A0A07F7EF4E506AF1BA136E70BDC4DE9847BEC4331ECF8E455C1893561 +:20BBA000F1416746E93AA298D4D3B8389B45703B21C0C4F87F9CB801E7637CD23C70C9F3B6 +:20BBC000F602D5EEB7F792CE55BAB7471EE3ED7D2C800D3D410E5F1CBC0410EEA38C47BD73 +:20BBE000AE55465A4B1777954431809F6B481209B980C87A5211FF0CB219751E59C4045911 +:20BC00000B69980AD47A3571EBE04655B3B954E8C5D83C73D4C79FAB8405E8111B18493AA3 +:20BC200053728701E559D9FF59E6A59FCBA67573DA33E9B1CAA1984CDE5CF440BDC1067B62 +:20BC4000D3B51B24A5BDD2FDAB1B20967540F759133A2F5FB70A6F375CBF624D958B67FBDD +:20BC6000FCFE396A8518978482694F4A7AFE82D4CB7194891FFE80DB07372B1B22BD0B409E +:20BC80006D5B1775E6CEA02B9E394A3B7E14FB93AC5AA2488E8B5EE4E3852813542EFAC12A +:20BCA000D8F78956FF7674E9255A5AA141128E2BF4B89BAD299B43A091931A9CFC1100D725 +:20BCC00062DC1CF96746C56BD45BA05DA0C69D06E0AA91447F61FEAEC5E22873C9A427D767 +:20BCE0000920487024DE8CA1CDED65A8F263084A0BE165E0B71851E2A74D831A8783BFD069 +:20BD0000FDC6DECAF45B22CE8B4EA798DBEE164EC52B7D81AA86D751B90527A58A7A02B6A8 +:20BD2000A8217AFA54F6ED16329C30E1E743A05F90D08FCA44D097BAC7D68AAEDC52F35409 +:20BD40005A618E1E122BB79446A43CDD4BBBB247E9785C9FE26D213850961943D9CB3F9D2C +:20BD60005F7E15A2F2A9863B1F0A813ACE4180E07A0862B1AD0502E51A4DC01735EEF5DC20 +:20BD8000FEE93084FD61497E7E2E1A06A557E72A0DFED2FAD3B4FF330593D8D8589D17081E +:20BDA0005F65ECA20D2CE629F420DE60D054C33D1D60D98D040B105395FAF61B50371136B0 +:20BDC000D60FDB6F4F8AF8CF18B06E50AE1E6188DB73D2FA0AEB47320DACB33EFD9BEAF6AF +:20BDE0001B88017268F97F02389F057C72CBDBA92C76BCFE1CDC7EF1039B636C4B903A4BA2 +:20BE0000DB99C5CECC1F86D87C0571A12ACD50C624E8994098D8A021F10A02A221A07D86B9 +:20BE20004A10EDE97019A09D211F779600B80440C5E159CE164E6F246B1521585BCB09F8DF +:20BE4000072FBB1387C7EEB6B4A991E626A2710114BB3EE57ACD328DE5873B9B7F5BDA6B85 +:20BE60008AB6E71B16F77063BA7381D7F868B6698D3ED323C86AF181F720A679BA3A06D235 +:20BE80003F6C353822382615C5E523E6352E37297E18A48AB69E221B35387307CDEF52BE77 +:20BEA000CE10101CA01C278C2F226032163095B66B8F8514D05E910147598D5DACAB62817E +:20BEC000AD5930B6163E1111D2C3B8E4845A7BFA7B917AA9084AD1DEEAF7E4734239C25285 +:20BEE000281513C17C03F9526BBC0824548F6E0ABEC3454EF8D109C560F977394F092C572A +:20BF0000657BBF15190CC24936A48352C39D6BADD74D4ACB02C96BD4F8B189BCB77EDE2FA3 +:20BF2000C6E28FA39D3C22C20040559949BC28CD59D3E4FE9DB5D58B8908E78F1F6673C2C1 +:20BF4000CB4170F0C1FA469F5D961275D7553AE0B3B05A8CB82581811A962AACFF11C8CFC0 +:20BF6000928D113C5043C7E33F37119331EA4BE261B811967F3BED96533C3E55A910F94F96 +:20BF8000489D6DB190D8A4A27EB00F4B69D2FE3F936919C0C80CC06D107F331FAC51AD1E71 +:20BFA0006C9331F5D6678BFEC4FF3BC25F2A1D1B6C67C5155F49A55EA7603A1110818C9DB1 +:20BFC000C7581AD8E60BFED911007C6501B70C09DF149523930C0378E31F2607EA679B3EAB +:20BFE00055961EE0438F3CED52C3D276EFF1A690875AD44FF0184F245F075FA1D76CADAA6B +:20C00000CD001BCD255EF25BB1D3341F1BE69359CAD6534A1B1CBD5EBBE033624567E14E3D +:20C0200056F1418E9C0706C8D5F584C63B1AA43FE2F1E984CF70BE78CF1B5E4A97C0ED7E24 +:20C040001B83952D922BDB4A2F4081F7B58A0C87BD263B30C8B12B1EDC8B56172EE929FFC2 +:20C060008561B6A47CBE7D21A975083BF3E2BCE79C1A8FB3F786F4A40FB4013495D5AE169C +:20C08000B5CA801FC3A1EE3D237ADCCDFE4601509695A6F173B0964FCB47785DD47C0A808D +:20C0A00030EA74210C3A2EB43CC25C7DEAB37956ECB3DFF847C17C4DDA8A9986E9D11C2E98 +:20C0C000548930C719BF5C99FBFE8B11348FE4AA786E8665A60D6DC99FE28FB95CF41715DA +:20C0E0006DF0B5B2E894CBDD89AF735A9D4EF8EB6BD518CB02F83558364A80C5BB808F5BF1 +:20C10000FF778C8BC7CFF37F951BA446CBBE3E116F7D27E9D00D4CEB8BB293EBB07BDFEC57 +:20C12000FE1427574D259286A4199039851D4FDFD07C5AF1DE80B4B68071EDDD778CB6AE0E +:20C140001F0FB2DE1D89E4DE457A2483AF3190CB90A33D139C68F602AA285F7B5852D1FC76 +:20C16000394D0CAF12689A3EE11C98B733AC8DD4207471DA3FF69B3BAB4CDF9C110AE0AA9F +:20C18000812144467212352262965289D9B6BB4D76874FE81FCF2B192485E0F3CB51DC79DB +:20C1A0002191B03382DEC7873962E1A79B63C7583005D45C8E889C78C0B7D4790C800D4FC1 +:20C1C0007D4115667034C35DD3411F56BA8F2F093FD2189BDA732A8846D7379A943121B20F +:20C1E0004B5C0C52EFE89EB5DDF58DEFEFA57F122557D7947E468F57D0C7653D991020DE2C +:20C20000C249BD4D7150BB98E4759CC1503A2988D1183D4A8ADB7DFDDA1DC970F5E78C829B +:20C22000387FEF5867B4FF4C11DF922DB3FC68871938DEA7B3F8D30F8773A5E3F6C5D56276 +:20C2400053221CBC05B1D17F3105CB7E0F2CD46E45274AAEF819E29A4D8ADC23C2352D3272 +:20C26000A271C9124C7144C85904A583CECC9882015F503F68CF63A2DF502ABEDD8423699F +:20C2800028A8B06541785F7922BC03A4B19A9595C0643AF6730C341A86818226F92DA78809 +:20C2A000A99205F69FD9F5D774330B0EDB60DCC8A5E5528105F428CC043152B7B25982BA96 +:20C2C000E60DF3013A20A4E5C917D08363366A5AB3935039D15F735A8743BFAFE143C0EE2E +:20C2E000024FFC5A5F4572726F725F48616E646C65720000120000002400000036000000A5 +:20C3000040000000060000000C0000001000000000000000010000000200000003000000B5 +:20C320000100000003000000050000000100000001000000060000000A00000020000000C2 +:20C340000200000004000000080000001000000040000000800000000001000000020000FC +:20C360000000000000000000000000000000000001000000020000000300000004000000B3 +:20C38000A0860100400D0300801A060000350C0040420F0080841E0000093D0000127A00C0 +:20C3A0000024F40000366E010048E801006CDC020000000000000000000000000000000045 +:20C3C00001000000030000000200000002000000010000000200000002000000060000004A +:20C3E00004000000030000000200000004000000040000000C000000080000000600000012 +:20C400000400000008000000040000000C00000008000000060000000400000008000000E6 +:20C420000000000001000000000000000000000000000000000000000300000000000000F8 +:20C44000000000000000000000000000000011100000211000003110000000000100000048 +:20C4600002000000000000001200000000000000030000000400000000000000120000008F +:20C4800000000000030000000400000068616C5F6D63755F70616E6963001F1C1F1E1F1E9D +:20C4A0001F1F1E1F1E1F1F1D1F1E1F1E1F1F1E1F1E1F000000000000020000000000000054 +:20C4C00002000000050000000000000002000000000000000200000007000000447100088D +:20C4E00004000020880200001C7900088C71000800000320D80000001AD400088C710008F6 +:10C500008C020020B41200002AD40008298A449426 +:040000050800013DB1 +:00000001FF diff --git a/smtc_tracker_app/Inc/app_common.h b/smtc_tracker_app/Inc/app_common.h new file mode 100644 index 0000000..2bb5773 --- /dev/null +++ b/smtc_tracker_app/Inc/app_common.h @@ -0,0 +1,115 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : app_common.h + * Description : App Common application configuration file for STM32WPAN Middleware. + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef APP_COMMON_H +#define APP_COMMON_H + +#ifdef __cplusplus +extern "C"{ +#endif + +#include +#include +#include +#include +#include + +#include "app_conf.h" + + /* -------------------------------- * + * Basic definitions * + * -------------------------------- */ + +#undef NULL +#define NULL 0 + +#undef FALSE +#define FALSE 0 + +#undef TRUE +#define TRUE (!0) + + /* -------------------------------- * + * Critical Section definition * + * -------------------------------- */ +#define BACKUP_PRIMASK() uint32_t primask_bit= __get_PRIMASK() +#define DISABLE_IRQ() __disable_irq() +#define RESTORE_PRIMASK() __set_PRIMASK(primask_bit) + + /* -------------------------------- * + * Macro delimiters * + * -------------------------------- */ + +#define M_BEGIN do { + +#define M_END } while(0) + + /* -------------------------------- * + * Some useful macro definitions * + * -------------------------------- */ + +#define MAX( x, y ) (((x)>(y))?(x):(y)) + +#define MIN( x, y ) (((x)<(y))?(x):(y)) + +#define MODINC( a, m ) M_BEGIN (a)++; if ((a)>=(m)) (a)=0; M_END + +#define MODDEC( a, m ) M_BEGIN if ((a)==0) (a)=(m); (a)--; M_END + +#define MODADD( a, b, m ) M_BEGIN (a)+=(b); if ((a)>=(m)) (a)-=(m); M_END + +#define MODSUB( a, b, m ) MODADD( a, (m)-(b), m ) + +//#define PAUSE( t ) M_BEGIN \ +// __IO int _i; \ +// for ( _i = t; _i > 0; _i -- ); \ +// M_END + +#define DIVF( x, y ) ((x)/(y)) + +#define DIVC( x, y ) (((x)+(y)-1)/(y)) + +#define DIVR( x, y ) (((x)+((y)/2))/(y)) + +#define SHRR( x, n ) ((((x)>>((n)-1))+1)>>1) + +#define BITN( w, n ) (((w)[(n)/32] >> ((n)%32)) & 1) + +#define BITNSET( w, n, b ) M_BEGIN (w)[(n)/32] |= ((U32)(b))<<((n)%32); M_END + + /* -------------------------------- * + * Compiler * + * -------------------------------- */ +#define PLACE_IN_SECTION( __x__ ) __attribute__((section (__x__))) + +#ifdef WIN32 +#define ALIGN(n) +#else +#define ALIGN(n) __attribute__((aligned(n))) +#endif + +#ifdef __cplusplus +} /* extern "C" */ +#endif + +#endif /*APP_COMMON_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Inc/app_conf.h b/smtc_tracker_app/Inc/app_conf.h new file mode 100644 index 0000000..99a04fc --- /dev/null +++ b/smtc_tracker_app/Inc/app_conf.h @@ -0,0 +1,581 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : app_conf.h + * Description : Application configuration file for STM32WPAN Middleware. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef APP_CONF_H +#define APP_CONF_H + +#include "hw.h" +#include "hw_conf.h" +#include "hw_if.h" +#include "smtc_hal_options.h" + +/****************************************************************************** + * Application Config + ******************************************************************************/ + +/**< generic parameters ******************************************************/ + +/** + * Define Tx Power + */ +#define CFG_TX_POWER (0x18) /**< 0dbm */ + +/** + * Define Advertising parameters + */ +#define CFG_ADV_BD_ADDRESS (0x7257acd87a6c) +#define CFG_FAST_CONN_ADV_INTERVAL_MIN (0x80) /**< 80ms */ +#define CFG_FAST_CONN_ADV_INTERVAL_MAX (0xa0) /**< 100ms */ +#define CFG_LP_CONN_ADV_INTERVAL_MIN (0x640) /**< 1s */ +#define CFG_LP_CONN_ADV_INTERVAL_MAX (0xfa0) /**< 2.5s */ + +/** + * Define IO Authentication + */ +#define CFG_BONDING_MODE (1) +#define CFG_FIXED_PIN (111111) +#define CFG_USED_FIXED_PIN (0) +#define CFG_ENCRYPTION_KEY_SIZE_MAX (16) +#define CFG_ENCRYPTION_KEY_SIZE_MIN (8) + +/** + * Define IO capabilities + */ +#define CFG_IO_CAPABILITY_DISPLAY_ONLY (0x00) +#define CFG_IO_CAPABILITY_DISPLAY_YES_NO (0x01) +#define CFG_IO_CAPABILITY_KEYBOARD_ONLY (0x02) +#define CFG_IO_CAPABILITY_NO_INPUT_NO_OUTPUT (0x03) +#define CFG_IO_CAPABILITY_KEYBOARD_DISPLAY (0x04) + +#define CFG_IO_CAPABILITY CFG_IO_CAPABILITY_NO_INPUT_NO_OUTPUT + +/** + * Define MITM modes + */ +#define CFG_MITM_PROTECTION_NOT_REQUIRED (0x00) +#define CFG_MITM_PROTECTION_REQUIRED (0x01) + +#define CFG_MITM_PROTECTION CFG_MITM_PROTECTION_REQUIRED + +/** + * Define Secure Connections Support + */ +#define CFG_SECURE_NOT_SUPPORTED (0x00) +#define CFG_SECURE_OPTIONAL (0x01) +#define CFG_SECURE_MANDATORY (0x02) + +#define CFG_SC_SUPPORT CFG_SECURE_OPTIONAL + +/** + * Define Keypress Notification Support + */ +#define CFG_KEYPRESS_NOT_SUPPORTED (0x00) +#define CFG_KEYPRESS_SUPPORTED (0x01) + +#define CFG_KEYPRESS_NOTIFICATION_SUPPORT CFG_KEYPRESS_NOT_SUPPORTED + +/** + * Numeric Comparison Answers + */ +#define YES (0x01) +#define NO (0x00) + +/** + * Device name configuration for Generic Access Service + */ +#define CFG_GAP_DEVICE_NAME "TEMPLATE" +#define CFG_GAP_DEVICE_NAME_LENGTH (8) + +/** + * Define PHY + */ +#define ALL_PHYS_PREFERENCE 0x00 +#define RX_2M_PREFERRED 0x02 +#define TX_2M_PREFERRED 0x02 +#define TX_1M 0x01 +#define TX_2M 0x02 +#define RX_1M 0x01 +#define RX_2M 0x02 + +/** +* Identity root key used to derive LTK and CSRK +*/ +#define CFG_BLE_IRK {0x12,0x34,0x56,0x78,0x9a,0xbc,0xde,0xf0,0x12,0x34,0x56,0x78,0x9a,0xbc,0xde,0xf0} + +/** +* Encryption root key used to derive LTK and CSRK +*/ +#define CFG_BLE_ERK {0xfe,0xdc,0xba,0x09,0x87,0x65,0x43,0x21,0xfe,0xdc,0xba,0x09,0x87,0x65,0x43,0x21} + +/* USER CODE BEGIN Generic_Parameters */ +/** + * SMPS supply + * SMPS not used when Set to 0 + * SMPS used when Set to 1 + */ +#define CFG_USE_SMPS 1 +/* USER CODE END Generic_Parameters */ + +/**< specific parameters */ +/*****************************************************/ + +#define PUSH_BUTTON_SW1_EXTI_IRQHandler EXTI4_IRQHandler +#define PUSH_BUTTON_SW2_EXTI_IRQHandler EXTI0_IRQHandler + +#define P2P_SERVER1 1 /*1 = Device is Peripherique*/ + +#define CFG_DEV_ID_P2P_SERVER1 (0x83) +#define CFG_DEV_ID_P2P_ROUTER (0x85) + +#define RADIO_ACTIVITY_EVENT 1 /* 1 for OOB Demo */ + +/** +* AD Element - Group B Feature +*/ +/* LSB - First Byte */ +#define CFG_FEATURE_THREAD_SWITCH (0x40) + +/* LSB - Second Byte */ +#define CFG_FEATURE_OTA_REBOOT (0x20) + +#define CONN_L(x) ((int)((x)/0.625f)) +#define CONN_P(x) ((int)((x)/1.25f)) + + /* L2CAP Connection Update request parameters used for test only with smart Phone */ +#define L2CAP_REQUEST_NEW_CONN_PARAM 0 + +#define L2CAP_INTERVAL_MIN CONN_P(1000) /* 1s */ +#define L2CAP_INTERVAL_MAX CONN_P(1000) /* 1s */ +#define L2CAP_SLAVE_LATENCY 0x0000 +#define L2CAP_TIMEOUT_MULTIPLIER 0x1F4 + +/* USER CODE BEGIN Specific_Parameters */ + +/* USER CODE END Specific_Parameters */ + +/****************************************************************************** + * BLE Stack + ******************************************************************************/ +/** + * Maximum number of simultaneous connections that the device will support. + * Valid values are from 1 to 8 + */ +#define CFG_BLE_NUM_LINK 8 + +/** + * Maximum number of Services that can be stored in the GATT database. + * Note that the GAP and GATT services are automatically added so this parameter should be 2 plus the number of user services + */ +#define CFG_BLE_NUM_GATT_SERVICES 8 + +/** + * Maximum number of Attributes + * (i.e. the number of characteristic + the number of characteristic values + the number of descriptors, excluding the services) + * that can be stored in the GATT database. + * Note that certain characteristics and relative descriptors are added automatically during device initialization + * so this parameters should be 9 plus the number of user Attributes + */ +#define CFG_BLE_NUM_GATT_ATTRIBUTES 68 + +/** + * Maximum supported ATT_MTU size + */ +#define CFG_BLE_MAX_ATT_MTU (156) + +/** + * Size of the storage area for Attribute values + * This value depends on the number of attributes used by application. In particular the sum of the following quantities (in octets) should be made for each attribute: + * - attribute value length + * - 5, if UUID is 16 bit; 19, if UUID is 128 bit + * - 2, if server configuration descriptor is used + * - 2*DTM_NUM_LINK, if client configuration descriptor is used + * - 2, if extended properties is used + * The total amount of memory needed is the sum of the above quantities for each attribute. + */ +#define CFG_BLE_ATT_VALUE_ARRAY_SIZE (1344) + +/** + * Prepare Write List size in terms of number of packet with ATT_MTU=23 bytes + */ +#define CFG_BLE_PREPARE_WRITE_LIST_SIZE ( 0x3A ) + +/** + * Number of allocated memory blocks + */ +#define CFG_BLE_MBLOCK_COUNT ( 0x79 ) + +/** + * Enable or disable the Extended Packet length feature. Valid values are 0 or 1. + */ +#define CFG_BLE_DATA_LENGTH_EXTENSION 1 + +/** + * Sleep clock accuracy in Slave mode (ppm value) + */ +#define CFG_BLE_SLAVE_SCA 500 + +/** + * Sleep clock accuracy in Master mode + * 0 : 251 ppm to 500 ppm + * 1 : 151 ppm to 250 ppm + * 2 : 101 ppm to 150 ppm + * 3 : 76 ppm to 100 ppm + * 4 : 51 ppm to 75 ppm + * 5 : 31 ppm to 50 ppm + * 6 : 21 ppm to 30 ppm + * 7 : 0 ppm to 20 ppm + */ +#define CFG_BLE_MASTER_SCA 0 + +/** + * Source for the 32 kHz slow speed clock + * 1 : internal RO + * 0 : external crystal ( no calibration ) + */ +#define CFG_BLE_LSE_SOURCE 0 + +/** + * Start up time of the high speed (16 or 32 MHz) crystal oscillator in units of 625/256 us (~2.44 us) + */ +#define CFG_BLE_HSE_STARTUP_TIME 0x148 + +/** + * Maximum duration of the connection event when the device is in Slave mode in units of 625/256 us (~2.44 us) + */ +#define CFG_BLE_MAX_CONN_EVENT_LENGTH ( 0xFFFFFFFF ) + +/** + * Viterbi Mode + * 1 : enabled + * 0 : disabled + */ +#define CFG_BLE_VITERBI_MODE 1 + +/** + * LL Only Mode + * 1 : LL Only + * 0 : LL + Host + */ +#define CFG_BLE_LL_ONLY 0 +/****************************************************************************** + * Transport Layer + ******************************************************************************/ +/** + * Queue length of BLE Event + * This parameter defines the number of asynchronous events that can be stored in the HCI layer before + * being reported to the application. When a command is sent to the BLE core coprocessor, the HCI layer + * is waiting for the event with the Num_HCI_Command_Packets set to 1. The receive queue shall be large + * enough to store all asynchronous events received in between. + * When CFG_TLBLE_MOST_EVENT_PAYLOAD_SIZE is set to 27, this allow to store three 255 bytes long asynchronous events + * between the HCI command and its event. + * This parameter depends on the value given to CFG_TLBLE_MOST_EVENT_PAYLOAD_SIZE. When the queue size is to small, + * the system may hang if the queue is full with asynchronous events and the HCI layer is still waiting + * for a CC/CS event, In that case, the notification TL_BLE_HCI_ToNot() is called to indicate + * to the application a HCI command did not receive its command event within 30s (Default HCI Timeout). + */ +#define CFG_TLBLE_EVT_QUEUE_LENGTH 5 +/** + * This parameter should be set to fit most events received by the HCI layer. It defines the buffer size of each element + * allocated in the queue of received events and can be used to optimize the amount of RAM allocated by the Memory Manager. + * It should not exceed 255 which is the maximum HCI packet payload size (a greater value is a lost of memory as it will + * never be used) + * It shall be at least 4 to receive the command status event in one frame. + * The default value is set to 27 to allow receiving an event of MTU size in a single buffer. This value maybe reduced + * further depending on the application. + * + */ +#define CFG_TLBLE_MOST_EVENT_PAYLOAD_SIZE 255 /**< Set to 255 with the memory manager and the mailbox */ + +#define TL_BLE_EVENT_FRAME_SIZE ( TL_EVT_HDR_SIZE + CFG_TLBLE_MOST_EVENT_PAYLOAD_SIZE ) +/****************************************************************************** + * UART interfaces + ******************************************************************************/ + +/** + * Select UART interfaces + */ +#define CFG_DEBUG_TRACE_UART hw_uart1 +#define CFG_CONSOLE_MENU hw_lpuart1 +/****************************************************************************** + * USB interface + ******************************************************************************/ + +/** + * Enable/Disable USB interface + */ +#define CFG_USB_INTERFACE_ENABLE 0 + +/****************************************************************************** + * Low Power + ******************************************************************************/ +/** + * When set to 1, the low power mode is enable + * When set to 0, the device stays in RUN mode + */ +#define CFG_LPM_SUPPORTED HAL_LOW_POWER_MODE + +/****************************************************************************** + * Timer Server + ******************************************************************************/ +/** + * CFG_RTC_WUCKSEL_DIVIDER: This sets the RTCCLK divider to the wakeup timer. + * The higher is the value, the better is the power consumption and the accuracy of the timerserver + * The lower is the value, the finest is the granularity + * + * CFG_RTC_ASYNCH_PRESCALER: This sets the asynchronous prescaler of the RTC. It should as high as possible ( to ouput + * clock as low as possible) but the output clock should be equal or higher frequency compare to the clock feeding + * the wakeup timer. A lower clock speed would impact the accuracy of the timer server. + * + * CFG_RTC_SYNCH_PRESCALER: This sets the synchronous prescaler of the RTC. + * When the 1Hz calendar clock is required, it shall be sets according to other settings + * When the 1Hz calendar clock is not needed, CFG_RTC_SYNCH_PRESCALER should be set to 0x7FFF (MAX VALUE) + * + * CFG_RTCCLK_DIVIDER_CONF: + * Shall be set to either 0,2,4,8,16 + * When set to either 2,4,8,16, the 1Hhz calendar is supported + * When set to 0, the user sets its own configuration + * + * The following settings are computed with LSI as input to the RTC + */ +#define CFG_RTCCLK_DIVIDER_CONF 0 + +#if (CFG_RTCCLK_DIVIDER_CONF == 0) +/** + * Custom configuration + * It does not support 1Hz calendar + * It divides the RTC CLK by 16 + */ +#define CFG_RTCCLK_DIV (16) +#define CFG_RTC_WUCKSEL_DIVIDER (0) +#define CFG_RTC_ASYNCH_PRESCALER (CFG_RTCCLK_DIV - 1) +#define CFG_RTC_SYNCH_PRESCALER (0x7FFF) + +#else + +#if (CFG_RTCCLK_DIVIDER_CONF == 2) +/** + * It divides the RTC CLK by 2 + */ +#define CFG_RTC_WUCKSEL_DIVIDER (3) +#endif + +#if (CFG_RTCCLK_DIVIDER_CONF == 4) +/** + * It divides the RTC CLK by 4 + */ +#define CFG_RTC_WUCKSEL_DIVIDER (2) +#endif + +#if (CFG_RTCCLK_DIVIDER_CONF == 8) +/** + * It divides the RTC CLK by 8 + */ +#define CFG_RTC_WUCKSEL_DIVIDER (1) +#endif + +#if (CFG_RTCCLK_DIVIDER_CONF == 16) +/** + * It divides the RTC CLK by 16 + */ +#define CFG_RTC_WUCKSEL_DIVIDER (0) +#endif + +#define CFG_RTCCLK_DIV CFG_RTCCLK_DIVIDER_CONF +#define CFG_RTC_ASYNCH_PRESCALER (CFG_RTCCLK_DIV - 1) +#define CFG_RTC_SYNCH_PRESCALER (DIVR( LSE_VALUE, (CFG_RTC_ASYNCH_PRESCALER+1) ) - 1 ) + +#endif + +/** tick timer value in us */ +#define CFG_TS_TICK_VAL DIVR( (CFG_RTCCLK_DIV * 1000000), LSE_VALUE ) + +typedef enum +{ + CFG_TIM_PROC_ID_ISR, +} CFG_TimProcID_t; + +/****************************************************************************** + * Debug + ******************************************************************************/ +/** + * When set, this resets some hw resources to set the device in the same state than the power up + * The FW resets only register that may prevent the FW to run properly + * + * This shall be set to 0 in a final product + * + */ +#define CFG_HW_RESET_BY_FW 0 + +/** + * keep debugger enabled while in any low power mode when set to 1 + * should be set to 0 in production + */ +#define CFG_DEBUGGER_SUPPORTED !HAL_LOW_POWER_MODE + +/** + * When set to 1, the traces are enabled in the BLE services + */ +#define CFG_DEBUG_BLE_TRACE 0 + +/** + * Enable or Disable traces in application + */ +#define CFG_DEBUG_APP_TRACE 0 + +#if (CFG_DEBUG_APP_TRACE != 0) +#define APP_DBG_MSG PRINT_MESG_DBG +#else +#define APP_DBG_MSG PRINT_NO_MESG +#endif + +#if ( (CFG_DEBUG_BLE_TRACE != 0) || (CFG_DEBUG_APP_TRACE != 0) ) +#define CFG_DEBUG_TRACE 1 +#endif + +#if (CFG_DEBUG_TRACE != 0) +#undef CFG_LPM_SUPPORTED +#undef CFG_DEBUGGER_SUPPORTED +#define CFG_LPM_SUPPORTED 0 +#define CFG_DEBUGGER_SUPPORTED 1 +#endif + +/** + * When CFG_DEBUG_TRACE_FULL is set to 1, the trace are output with the API name, the file name and the line number + * When CFG_DEBUG_TRACE_LIGHT is set to 1, only the debug message is output + * + * When both are set to 0, no trace are output + * When both are set to 1, CFG_DEBUG_TRACE_FULL is selected + */ +#define CFG_DEBUG_TRACE_LIGHT 0 +#define CFG_DEBUG_TRACE_FULL 0 + +#if (( CFG_DEBUG_TRACE != 0 ) && ( CFG_DEBUG_TRACE_LIGHT == 0 ) && (CFG_DEBUG_TRACE_FULL == 0)) +#undef CFG_DEBUG_TRACE_FULL +#undef CFG_DEBUG_TRACE_LIGHT +#define CFG_DEBUG_TRACE_FULL 0 +#define CFG_DEBUG_TRACE_LIGHT 1 +#endif + +#if ( CFG_DEBUG_TRACE == 0 ) +#undef CFG_DEBUG_TRACE_FULL +#undef CFG_DEBUG_TRACE_LIGHT +#define CFG_DEBUG_TRACE_FULL 0 +#define CFG_DEBUG_TRACE_LIGHT 0 +#endif + +/** + * When not set, the traces is looping on sending the trace over UART + */ +#define DBG_TRACE_USE_CIRCULAR_QUEUE 0 + +/** + * max buffer Size to queue data traces and max data trace allowed. + * Only Used if DBG_TRACE_USE_CIRCULAR_QUEUE is defined + */ +#define DBG_TRACE_MSG_QUEUE_SIZE 4096 +#define MAX_DBG_TRACE_MSG_SIZE 1024 + +/* USER CODE BEGIN Defines */ +#define CFG_LED_SUPPORTED 1 +/* USER CODE END Defines */ + +/****************************************************************************** + * Scheduler + ******************************************************************************/ + +/** + * These are the lists of task id registered to the scheduler + * Each task id shall be in the range [0:31] + * This mechanism allows to implement a generic code in the API TL_BLE_HCI_StatusNot() to comply with + * the requirement that a HCI/ACI command shall never be sent if there is already one pending + */ + +/**< Add in that list all tasks that may send a ACI/HCI command */ +typedef enum +{ + CFG_TASK_ADV_CANCEL_ID, + CFG_TASK_ANSWER_CMD_ID, +#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 ) + CFG_TASK_CONN_UPDATE_REG_ID, +#endif + CFG_TASK_HCI_ASYNCH_EVT_ID, +/* USER CODE BEGIN CFG_Task_Id_With_HCI_Cmd_t */ +/* USER CODE END CFG_Task_Id_With_HCI_Cmd_t */ + CFG_LAST_TASK_ID_WITH_HCICMD, /**< Shall be LAST in the list */ +} CFG_Task_Id_With_HCI_Cmd_t; + +/**< Add in that list all tasks that never send a ACI/HCI command */ +typedef enum +{ + CFG_FIRST_TASK_ID_WITH_NO_HCICMD = CFG_LAST_TASK_ID_WITH_HCICMD - 1, /**< Shall be FIRST in the list */ + CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, +/* USER CODE BEGIN CFG_Task_Id_With_NO_HCI_Cmd_t */ + +/* USER CODE END CFG_Task_Id_With_NO_HCI_Cmd_t */ + CFG_LAST_TASK_ID_WITHO_NO_HCICMD /**< Shall be LAST in the list */ +} CFG_Task_Id_With_NO_HCI_Cmd_t; +#define CFG_TASK_NBR CFG_LAST_TASK_ID_WITHO_NO_HCICMD + +/** + * This is the list of priority required by the application + * Each Id shall be in the range 0..31 + */ +typedef enum +{ + CFG_SCH_PRIO_0, + CFG_PRIO_NBR, +} CFG_SCH_Prio_Id_t; + +/** + * This is a bit mapping over 32bits listing all events id supported in the application + */ +typedef enum +{ + CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID, + CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID, +} CFG_IdleEvt_Id_t; + +/****************************************************************************** + * LOW POWER + ******************************************************************************/ +/** + * Supported requester to the MCU Low Power Manager - can be increased up to 32 + * It lits a bit mapping of all user of the Low Power Manager + */ +typedef enum +{ + CFG_LPM_APP, + CFG_LPM_APP_BLE, + /* USER CODE BEGIN CFG_LPM_Id_t */ + + /* USER CODE END CFG_LPM_Id_t */ +} CFG_LPM_Id_t; + +/****************************************************************************** + * OTP manager + ******************************************************************************/ +#define CFG_OTP_BASE_ADDRESS OTP_AREA_BASE + +#define CFG_OTP_END_ADRESS OTP_AREA_END_ADDR + +#endif /*APP_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Inc/app_debug.h b/smtc_tracker_app/Inc/app_debug.h new file mode 100644 index 0000000..4224edb --- /dev/null +++ b/smtc_tracker_app/Inc/app_debug.h @@ -0,0 +1,69 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : app_debug.h + * Description : Header for app_debug.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __APP_DEBUG_H +#define __APP_DEBUG_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + + /* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported variables --------------------------------------------------------*/ +/* USER CODE BEGIN EV */ + +/* USER CODE END EV */ + +/* Exported macros ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions ---------------------------------------------*/ + void APPD_Init( void ); + void APPD_EnableCPU2( void ); +/* USER CODE BEGIN EF */ + +/* USER CODE END EF */ + +#ifdef __cplusplus +} /* extern "C" */ +#endif + +#endif /*__APP_DEBUG_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Inc/app_entry.h b/smtc_tracker_app/Inc/app_entry.h new file mode 100644 index 0000000..0267428 --- /dev/null +++ b/smtc_tracker_app/Inc/app_entry.h @@ -0,0 +1,68 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : app_entry.h + * Description : App entry configuration file for STM32WPAN Middleware. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef APP_ENTRY_H +#define APP_ENTRY_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + + /* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported variables --------------------------------------------------------*/ +/* USER CODE BEGIN EV */ + +/* USER CODE END EV */ + +/* Exported macros ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions ---------------------------------------------*/ + void APPE_Init( void ); +/* USER CODE BEGIN EF */ + +/* USER CODE END EF */ + +#ifdef __cplusplus +} /* extern "C" */ +#endif + +#endif /*APP_ENTRY_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Inc/ble/app/app_ble.h b/smtc_tracker_app/Inc/ble/app/app_ble.h new file mode 100644 index 0000000..d484e43 --- /dev/null +++ b/smtc_tracker_app/Inc/ble/app/app_ble.h @@ -0,0 +1,89 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : app_ble.h + * Description : Application configuration file for BLE Middleware. + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef APP_BLE_H +#define APP_BLE_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +#include "hci_tl.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ + + typedef enum + { + APP_BLE_IDLE, + APP_BLE_FAST_ADV, + APP_BLE_LP_ADV, + APP_BLE_SCAN, + APP_BLE_LP_CONNECTING, + APP_BLE_CONNECTED_SERVER, + APP_BLE_CONNECTED_CLIENT + } APP_BLE_ConnStatus_t; + +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* External variables --------------------------------------------------------*/ +/* USER CODE BEGIN EV */ + +/* USER CODE END EV */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions ---------------------------------------------*/ + void APP_BLE_Init( void ); + + APP_BLE_ConnStatus_t APP_BLE_Get_Server_Connection_Status(void); + + void Adv_Cancel_Req( void ); + + void Adv_Request( APP_BLE_ConnStatus_t New_Status ); + +/* USER CODE BEGIN EF */ + +/* USER CODE END EF */ + +#ifdef __cplusplus +} +#endif + +#endif /*APP_BLE_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Inc/ble/app/ble_conf.h b/smtc_tracker_app/Inc/ble/app/ble_conf.h new file mode 100644 index 0000000..99cd789 --- /dev/null +++ b/smtc_tracker_app/Inc/ble/app/ble_conf.h @@ -0,0 +1,70 @@ +/** + ****************************************************************************** + * File Name : ble_conf.h + * Description : Configuration file for BLE Middleware. + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef BLE_CONF_H +#define BLE_CONF_H + +#include "app_conf.h" + +/****************************************************************************** + * + * BLE SERVICES CONFIGURATION + * blesvc + * + ******************************************************************************/ + + /** + * This setting shall be set to '1' if the device needs to support the Peripheral Role + * In the MS configuration, both BLE_CFG_PERIPHERAL and BLE_CFG_CENTRAL shall be set to '1' + */ +#define BLE_CFG_PERIPHERAL 1 + +/** + * This setting shall be set to '1' if the device needs to support the Central Role + * In the MS configuration, both BLE_CFG_PERIPHERAL and BLE_CFG_CENTRAL shall be set to '1' + */ +#define BLE_CFG_CENTRAL 0 + +/** + * There is one handler per service enabled + * Note: There is no handler for the Device Information Service + * + * This shall take into account all registered handlers + * (from either the provided services or the custom services) + */ +#define BLE_CFG_SVC_MAX_NBR_CB 1 + +#define BLE_CFG_CLT_MAX_NBR_CB 0 + +/****************************************************************************** + * GAP Service - Apprearance + ******************************************************************************/ + +#define BLE_CFG_UNKNOWN_APPEARANCE (0) +#define BLE_CFG_HR_SENSOR_APPEARANCE (832) +#define BLE_CFG_GAP_APPEARANCE (BLE_CFG_UNKNOWN_APPEARANCE) + +/****************************************************************************** + * Over The Air Feature (OTA) - STM Proprietary + ******************************************************************************/ +#define BLE_CFG_OTA_REBOOT_CHAR 1/**< REBOOT OTA MODE CHARACTERISTIC */ + +#endif /*BLE_CONF_H */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Inc/ble/app/ble_dbg_conf.h b/smtc_tracker_app/Inc/ble/app/ble_dbg_conf.h new file mode 100644 index 0000000..a6be690 --- /dev/null +++ b/smtc_tracker_app/Inc/ble/app/ble_dbg_conf.h @@ -0,0 +1,199 @@ +/** + ****************************************************************************** + * File Name : ble_dbg_conf.h + * Description : Debug configuration file for BLE Middleware. + * + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __BLE_DBG_CONF_H +#define __BLE_DBG_CONF_H + +/** + * Enable or Disable traces from BLE + */ + +#define BLE_DBG_APP_EN 0 +#define BLE_DBG_DIS_EN 0 +#define BLE_DBG_HRS_EN 0 +#define BLE_DBG_SVCCTL_EN 0 +#define BLE_DBG_BLS_EN 0 +#define BLE_DBG_HTS_EN 0 +#define BLE_DBG_P2P_STM_EN 1 + +/** + * Macro definition + */ +#if ( BLE_DBG_APP_EN != 0 ) +#define BLE_DBG_APP_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_APP_MSG PRINT_NO_MESG +#endif + +#if ( BLE_DBG_DIS_EN != 0 ) +#define BLE_DBG_DIS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_DIS_MSG PRINT_NO_MESG +#endif + +#if ( BLE_DBG_HRS_EN != 0 ) +#define BLE_DBG_HRS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_HRS_MSG PRINT_NO_MESG +#endif + +#if ( BLE_DBG_P2P_STM_EN != 0 ) +#define BLE_DBG_P2P_STM_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_P2P_STM_MSG PRINT_NO_MESG +#endif + +#if ( BLE_DBG_TEMPLATE_STM_EN != 0 ) +#define BLE_DBG_TEMPLATE_STM_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_TEMPLATE_STM_MSG PRINT_NO_MESG +#endif + +#if ( BLE_DBG_EDS_STM_EN != 0 ) +#define BLE_DBG_EDS_STM_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_EDS_STM_MSG PRINT_NO_MESG +#endif + +#if ( BLE_DBG_LBS_STM_EN != 0 ) +#define BLE_DBG_LBS_STM_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_LBS_STM_MSG PRINT_NO_MESG +#endif + +#if ( BLE_DBG_SVCCTL_EN != 0 ) +#define BLE_DBG_SVCCTL_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_SVCCTL_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_CTS_EN != 0) +#define BLE_DBG_CTS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_CTS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_HIDS_EN != 0) +#define BLE_DBG_HIDS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_HIDS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_PASS_EN != 0) +#define BLE_DBG_PASS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_PASS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_BLS_EN != 0) +#define BLE_DBG_BLS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_BLS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_HTS_EN != 0) +#define BLE_DBG_HTS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_HTS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_ANS_EN != 0) +#define BLE_DBG_ANS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_ANS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_ESS_EN != 0) +#define BLE_DBG_ESS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_ESS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_GLS_EN != 0) +#define BLE_DBG_GLS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_GLS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_BAS_EN != 0) +#define BLE_DBG_BAS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_BAS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_RTUS_EN != 0) +#define BLE_DBG_RTUS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_RTUS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_HPS_EN != 0) +#define BLE_DBG_HPS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_HPS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_TPS_EN != 0) +#define BLE_DBG_TPS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_TPS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_LLS_EN != 0) +#define BLE_DBG_LLS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_LLS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_IAS_EN != 0) +#define BLE_DBG_IAS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_IAS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_WSS_EN != 0) +#define BLE_DBG_WSS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_WSS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_LNS_EN != 0) +#define BLE_DBG_LNS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_LNS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_SCPS_EN != 0) +#define BLE_DBG_SCPS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_SCPS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_DTS_EN != 0) +#define BLE_DBG_DTS_MSG PRINT_MESG_DBG +#define BLE_DBG_DTS_BUF PRINT_LOG_BUFF_DBG +#else +#define BLE_DBG_DTS_MSG PRINT_NO_MESG +#define BLE_DBG_DTS_BUF PRINT_NO_MESG +#endif + +#endif /*__BLE_DBG_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Inc/ble/app/ble_thread.h b/smtc_tracker_app/Inc/ble/app/ble_thread.h new file mode 100644 index 0000000..39c470a --- /dev/null +++ b/smtc_tracker_app/Inc/ble/app/ble_thread.h @@ -0,0 +1,84 @@ +/** + * @file ble_thread.h + * + * @brief BLE thread device definition + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __BLE_THREAD_H__ +#define __BLE_THREAD_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "stdint.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/*! + * \brief Activate the advertisement timeout + */ +#define NO_ADV_TIMEOUT 0 + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief The thread executing the BLE task. + * + * \param [in] adv_timeout advertisement timeout in ms, task timeout when no connection occurs + */ +void start_ble_thread( uint32_t adv_timeout ); + +#ifdef __cplusplus +} +#endif + +#endif /*__BLE_THREAD_H__ */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Inc/ble/app/p2p_server_app.h b/smtc_tracker_app/Inc/ble/app/p2p_server_app.h new file mode 100644 index 0000000..5e618e8 --- /dev/null +++ b/smtc_tracker_app/Inc/ble/app/p2p_server_app.h @@ -0,0 +1,80 @@ +/* USER CODE BEGIN */ +/** + ****************************************************************************** + * File Name : p2p_server_app.h + * Description : Header for p2p_server_app.c module + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __P2P_SERVER_APP_H +#define __P2P_SERVER_APP_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +typedef enum +{ + PEER_CONN_HANDLE_EVT, + PEER_DISCON_HANDLE_EVT, +} P2PS_APP__Opcode_Notification_evt_t; + +typedef struct +{ + P2PS_APP__Opcode_Notification_evt_t P2P_Evt_Opcode; + uint16_t ConnectionHandle; +}P2PS_APP_ConnHandle_Not_evt_t; +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* External variables --------------------------------------------------------*/ +/* USER CODE BEGIN EV */ + +/* USER CODE END EV */ + +/* Exported macros ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions ---------------------------------------------*/ + void P2PS_APP_Init( void ); + void P2PS_APP_Notification( P2PS_APP_ConnHandle_Not_evt_t *pNotification ); +/* USER CODE BEGIN EF */ + +/* USER CODE END EF */ + +#ifdef __cplusplus +} +#endif + +#endif /*__P2P_SERVER_APP_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Inc/boards/board-config.h b/smtc_tracker_app/Inc/boards/board-config.h new file mode 100644 index 0000000..714553f --- /dev/null +++ b/smtc_tracker_app/Inc/boards/board-config.h @@ -0,0 +1,127 @@ +/*! + * \file board-config.h + * + * \brief board specific pinout + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __BOARD_CONFIG_H__ +#define __BOARD_CONFIG_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/*! + * \brief Defines the time required for the TCXO to wakeup [ms]. + */ +#define BOARD_TCXO_WAKEUP_TIME 5 + +/*! + * \brief Board MCU pins definitions + */ + +/* LR1110 */ +#define RADIO_RESET PA_0 +#define RADIO_MOSI PA_7 +#define RADIO_MISO PA_6 +#define RADIO_SCLK PA_5 +#define RADIO_NSS PA_4 +#define RADIO_BUSY PB_0 +#define RADIO_EVENT PB_4 + +#define VCC_SWITCH_WIFI_BLE PA_3 +#define SWITCH_WIFI_BLE PA_15 +#define GPS_SWITCH PB_8 +#define LNA_PON PA_8 + +/* Sensors */ +#define I2C_SCL PB_6 +#define I2C_SDA PB_7 + +#define VCC_SENSORS_MCU PA_1 + +#define EFFECT_HALL_OUT PB_2 +#define ACC_INT1 PB_1 +#define USER_BUTTON PB_9 + +/* LED */ +#define LED_RX PE_4 +#define LED_TX PB_5 + +/* USB */ +#define USB_DP PA_12 +#define USB_DM PA_11 + +/* Debug pins definition */ +#define BOARD_DBG_PIN_TX PA_9 +#define BOARD_DBG_PIN_RX PA_10 + +#define OSC_LSE_IN PC_14 +#define OSC_LSE_OUT PC_15 + +#define OSC_HSE_IN PH_0 +#define OSC_HSE_OUT PH_1 + +#define RCC_LSCO + +#define BOARD_SWO PB_3 +#define SWCLK PA_14 +#define SWDAT PA_13 + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +#ifdef __cplusplus +} +#endif + +#endif // __BOARD_CONFIG_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Inc/boards/lr1110_tracker_board.h b/smtc_tracker_app/Inc/boards/lr1110_tracker_board.h new file mode 100644 index 0000000..73e8f5e --- /dev/null +++ b/smtc_tracker_app/Inc/boards/lr1110_tracker_board.h @@ -0,0 +1,195 @@ +/*! + * \file lr1110_tracker_board.h + * + * \brief Target board LR1110 driver definition + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LR1110_TRACKER_BOARD_H__ +#define __LR1110_TRACKER_BOARD_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include +#include +#include +#include "smtc_hal.h" +#include "board-config.h" +#include "lis2de12.h" +#include "leds.h" +#include "lr1110.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Initializes the radio I/Os pins context + * + * \param [in] context Radio abstraction + */ +void lr1110_modem_board_init_io_context( void* context ); + +/*! + * \brief Initializes the radio I/Os pins interface + * + * \param [in] context Radio abstraction + */ +void lr1110_modem_board_init_io( const void* context ); + +/*! + * \brief De-initializes the radio I/Os pins interface. + * + * \param [in] context Radio abstraction + * + * \remark Useful when going in MCU low power modes + */ +void lr1110_modem_board_deinit_io( const void* context ); + +/*! + * \brief De-initializes the radio I/Os pins interface for deep sleep purpose --> switch Busy and DIO in analog input. + * + * \param [in] context Radio abstraction + * + * \remark Useful when going in MCU low power modes + */ +void lr1110_modem_board_analog_deinit_io( const void* context ); + +/*! + * \brief Sets the radio output power. + * + * \param [in] context Radio abstraction + * + * \param [in] tx_power_offset power Sets the RF output power offset + */ +void lr1110_modem_board_set_rf_tx_power_offset( const void* context, int8_t tx_power_offset ); + +/*! + * \brief Gets the Defines the time required for the TCXO to wakeup [ms]. + * + * \param [in] context Radio abstraction + * + * \retval time Board TCXO wakeup time in ms. + */ +uint32_t lr1110_modem_board_get_tcxo_wakeup_time( const void* context ); + +/*! + * \brief Initializes the radio driver + * + * \param [in] context Radio abstraction + * + * \param [in] event Pointeur to the event callbacks + * + * \retval Status of the init + */ +lr1110_modem_response_code_t lr1110_modem_board_init( const void* context, lr1110_modem_event_t* event ); + +/*! + * \brief Flush the modem event queue + * + * \param [in] context Radio abstraction + */ +lr1110_modem_response_code_t lr1110_modem_board_event_flush( const void* context ); + +/*! + * \brief Read the event line value used to process the event queue + * + * \param [in] context Radio abstraction + */ +bool lr1110_modem_board_read_event_line( const void* context ); + +/*! + * \brief turn on the LNA + */ +void lr1110_modem_board_lna_on( void ); + +/*! + * \brief turn off the LNA + */ +void lr1110_modem_board_lna_off( void ); + +/*! + * \brief Enable or disable the hall effect sensor + * + * \param [in] enable Enable or Disable the hall effect sensor + */ +void lr1110_modem_board_hall_effect_enable( bool enable ); + +/*! + * \brief convert the GPS time in unix time \note assume that GPS time is right + * + * \param [in] context Radio abstraction + * + * \retval Unix time in s. + */ +uint32_t lr1110_modem_board_get_systime_from_gps( const void* context ); + +/*! + * \brief notify the user is the modem is ready + * + * \retval Modem ready state. + */ +bool lr1110_modem_board_is_ready( void ); + +/*! + * \brief set the modem is ready flag + * + * \param [in] ready ready state + */ +void lr1110_modem_board_set_ready( bool ready ); + +#ifdef __cplusplus +} +#endif + +#endif // __LR1110_TRACKER_BOARD_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Inc/boards/utilities.h b/smtc_tracker_app/Inc/boards/utilities.h new file mode 100644 index 0000000..2dc05bc --- /dev/null +++ b/smtc_tracker_app/Inc/boards/utilities.h @@ -0,0 +1,151 @@ +/*! + * \file utilities.h + * + * \brief Helper functions implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ +#ifndef __UTILITIES_H__ +#define __UTILITIES_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/*! + * \brief Returns 2 raised to the power of n + * + * \param [in] n power value + * \retval result of raising 2 to the power n + */ +#define POW2( n ) ( 1 << n ) + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/*! + * Generic definition + */ +#ifndef SUCCESS +#define SUCCESS 1 +#endif + +#ifndef FAIL +#define FAIL 0 +#endif + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Initializes the pseudo random generator initial value + * + * \param [in] seed Pseudo random generator initial value + */ +void srand1( uint32_t seed ); + +/*! + * \brief Computes a random number + * \retval random random value + */ +int32_t rand1( void ); + +/*! + * \brief Computes a random number between min and max + * + * \param [in] min range minimum value + * \param [in] max range maximum value + * \retval random random value in range min..max + */ +int32_t randr( int32_t min, int32_t max ); + +/*! + * \brief Copies size elements of src array to dst array + * + * \remark STM32 Standard memcpy function only works on pointers that are aligned + * + * \param [out] dst Destination array + * \param [in] src Source array + * \param [in] size Number of bytes to be copied + */ +void memcpy1( uint8_t* dst, const uint8_t* src, uint16_t size ); + +/*! + * \brief Copies size elements of src array to dst array reversing the byte order + * + * \param [out] dst Destination array + * \param [in] src Source array + * \param [in] size Number of bytes to be copied + */ +void memcpyr( uint8_t* dst, const uint8_t* src, uint16_t size ); + +/*! + * \brief Set size elements of dst array with value + * + * \remark STM32 Standard memset function only works on pointers that are aligned + * + * \param [out] dst Destination array + * \param [in] value Default value + * \param [in] size Number of bytes to be copied + */ +void memset1( uint8_t* dst, uint8_t value, uint16_t size ); + +/*! + * \brief Converts a nibble to an hexadecimal character + * + * \param [in] a Nibble to be converted + * \retval hexChar Converted hexadecimal character + */ +int8_t Nibble2HexChar( uint8_t a ); + +#ifdef __cplusplus +} +#endif + +#endif // __UTILITIES_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Inc/hw_conf.h b/smtc_tracker_app/Inc/hw_conf.h new file mode 100644 index 0000000..8ae4307 --- /dev/null +++ b/smtc_tracker_app/Inc/hw_conf.h @@ -0,0 +1,143 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : hw_conf.h + * Description : Hardware configuration file for STM32WPAN Middleware. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef HW_CONF_H +#define HW_CONF_H + +/****************************************************************************** + * Semaphores + * THIS SHALL NO BE CHANGED AS THESE SEMAPHORES ARE USED AS WELL ON THE CM0+ + *****************************************************************************/ +/** +* Index of the semaphore used by CPU2 to prevent the CPU1 to either write or erase data in flash +* The CPU1 shall not either write or erase in flash when this semaphore is taken by the CPU2 +* When the CPU1 needs to either write or erase in flash, it shall first get the semaphore and release it just +* after writing a raw (64bits data) or erasing one sector. +* On v1.4.0 and older CPU2 wireless firmware, this semaphore is unused and CPU2 is using PES bit. +* By default, CPU2 is using the PES bit to protect its timing. The CPU1 may request the CPU2 to use the semaphore +* instead of the PES bit by sending the system command SHCI_C2_SetFlashActivityControl() +*/ +#define CFG_HW_BLOCK_FLASH_REQ_BY_CPU2_SEMID 7 + +/** +* Index of the semaphore used by CPU1 to prevent the CPU2 to either write or erase data in flash +* In order to protect its timing, the CPU1 may get this semaphore to prevent the CPU2 to either +* write or erase in flash (as this will stall both CPUs) +* The PES bit shall not be used as this may stall the CPU2 in some cases. +*/ +#define CFG_HW_BLOCK_FLASH_REQ_BY_CPU1_SEMID 6 + +/** +* Index of the semaphore used to manage the CLK48 clock configuration +* When the USB is required, this semaphore shall be taken before configuring te CLK48 for USB +* and should be released after the application switch OFF the clock when the USB is not used anymore +* When using the RNG, it is good enough to use CFG_HW_RNG_SEMID to control CLK48. +* More details in AN5289 +*/ +#define CFG_HW_CLK48_CONFIG_SEMID 5 + +/* Index of the semaphore used to manage the entry Stop Mode procedure */ +#define CFG_HW_ENTRY_STOP_MODE_SEMID 4 + +/* Index of the semaphore used to access the RCC */ +#define CFG_HW_RCC_SEMID 3 + +/* Index of the semaphore used to access the FLASH */ +#define CFG_HW_FLASH_SEMID 2 + +/* Index of the semaphore used to access the PKA */ +#define CFG_HW_PKA_SEMID 1 + +/* Index of the semaphore used to access the RNG */ +#define CFG_HW_RNG_SEMID 0 + +/****************************************************************************** + * HW TIMER SERVER + *****************************************************************************/ +/** + * The user may define the maximum number of virtual timers supported. + * It shall not exceed 255 + */ +#define CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER 6 + +/** + * The user may define the priority in the NVIC of the RTC_WKUP interrupt handler that is used to manage the + * wakeup timer. + * This setting is the preemptpriority part of the NVIC. + */ +#define CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO 3 + +/** + * The user may define the priority in the NVIC of the RTC_WKUP interrupt handler that is used to manage the + * wakeup timer. + * This setting is the subpriority part of the NVIC. It does not exist on all processors. When it is not supported + * on the CPU, the setting is ignored + */ +#define CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO 0 + +/** + * Define a critical section in the Timer server + * The Timer server does not support the API to be nested + * The Application shall either: + * a) Ensure this will never happen + * b) Define the critical section + * The default implementations is masking all interrupts using the PRIMASK bit + * The TimerServer driver uses critical sections to avoid context corruption. This is achieved with the macro + * TIMER_ENTER_CRITICAL_SECTION and TIMER_EXIT_CRITICAL_SECTION. When CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION is set + * to 1, all STM32 interrupts are masked with the PRIMASK bit of the CortexM CPU. It is possible to use the BASEPRI + * register of the CortexM CPU to keep allowed some interrupts with high priority. In that case, the user shall + * re-implement TIMER_ENTER_CRITICAL_SECTION and TIMER_EXIT_CRITICAL_SECTION and shall make sure that no TimerServer + * API are called when the TIMER critical section is entered + */ +#define CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION 1 + +/** + * This value shall reflect the maximum delay there could be in the application between the time the RTC interrupt + * is generated by the Hardware and the time when the RTC interrupt handler is called. This time is measured in + * number of RTCCLK ticks. + * A relaxed timing would be 10ms + * When the value is too short, the timerserver will not be able to count properly and all timeout may be random. + * When the value is too long, the device may wake up more often than the most optimal configuration. However, the + * impact on power consumption would be marginal (unless the value selected is extremely too long). It is strongly + * recommended to select a value large enough to make sure it is not too short to ensure reliability of the system + * as this will have marginal impact on low power mode + */ +#define CFG_HW_TS_RTC_HANDLER_MAX_DELAY ( 10 * (LSI_VALUE/1000) ) + + /** + * Interrupt ID in the NVIC of the RTC Wakeup interrupt handler + * It shall be type of IRQn_Type + */ +#define CFG_HW_TS_RTC_WAKEUP_HANDLER_ID RTC_WKUP_IRQn + +/****************************************************************************** + * HW UART + *****************************************************************************/ + +#define CFG_HW_LPUART1_ENABLED 0 +#define CFG_HW_LPUART1_DMA_TX_SUPPORTED 0 + +#define CFG_HW_USART1_ENABLED 0 +#define CFG_HW_USART1_DMA_TX_SUPPORTED 0 + +#endif /*HW_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Inc/hw_if.h b/smtc_tracker_app/Inc/hw_if.h new file mode 100644 index 0000000..f42bd93 --- /dev/null +++ b/smtc_tracker_app/Inc/hw_if.h @@ -0,0 +1,250 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file hw_if.h + * @author MCD Application Team + * @brief Hardware Interface + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef HW_IF_H +#define HW_IF_H + +#ifdef __cplusplus +extern "C" { +#endif + + /* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" +#include "stm32wbxx_ll_exti.h" +#include "stm32wbxx_ll_system.h" +#include "stm32wbxx_ll_rcc.h" +#include "stm32wbxx_ll_ipcc.h" +#include "stm32wbxx_ll_bus.h" +#include "stm32wbxx_ll_pwr.h" +#include "stm32wbxx_ll_cortex.h" +#include "stm32wbxx_ll_utils.h" +#include "stm32wbxx_ll_hsem.h" +#include "stm32wbxx_ll_gpio.h" +#include "stm32wbxx_ll_rtc.h" + +#ifdef USE_STM32WBXX_USB_DONGLE +#include "stm32wbxx_usb_dongle.h" +#endif +#ifdef USE_STM32WBXX_NUCLEO +#include "stm32wbxx_nucleo.h" +#endif +#ifdef USE_X_NUCLEO_EPD +#include "x_nucleo_epd.h" +#endif + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + + /****************************************************************************** + * HW UART + ******************************************************************************/ + typedef enum + { + hw_uart1, + hw_uart2, + hw_lpuart1, + } hw_uart_id_t; + + typedef enum + { + hw_uart_ok, + hw_uart_error, + hw_uart_busy, + hw_uart_to, + } hw_status_t; + + void HW_UART_Init(hw_uart_id_t hw_uart_id); + void HW_UART_Receive_IT(hw_uart_id_t hw_uart_id, uint8_t *pData, uint16_t Size, void (*Callback)(void)); + void HW_UART_Transmit_IT(hw_uart_id_t hw_uart_id, uint8_t *pData, uint16_t Size, void (*Callback)(void)); + hw_status_t HW_UART_Transmit(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, uint32_t timeout); + hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*Callback)(void)); + void HW_UART_Interrupt_Handler(hw_uart_id_t hw_uart_id); + void HW_UART_DMA_Interrupt_Handler(hw_uart_id_t hw_uart_id); + + /****************************************************************************** + * HW TimerServer + ******************************************************************************/ + /* Exported types ------------------------------------------------------------*/ + /** + * This setting is used when standby mode is supported. + * hw_ts_InitMode_Limited should be used when the device restarts from Standby Mode. In that case, the Timer Server does + * not re-initialized its context. Only the Hardware register which content has been lost is reconfigured + * Otherwise, hw_ts_InitMode_Full should be requested (Start from Power ON) and everything is re-initialized. + */ + typedef enum + { + hw_ts_InitMode_Full, + hw_ts_InitMode_Limited, + } HW_TS_InitMode_t; + + /** + * When a Timer is created as a SingleShot timer, it is not automatically restarted when the timeout occurs. However, + * the timer is kept reserved in the list and could be restarted at anytime with HW_TS_Start() + * + * When a Timer is created as a Repeated timer, it is automatically restarted when the timeout occurs. + */ + typedef enum + { + hw_ts_SingleShot, + hw_ts_Repeated + } HW_TS_Mode_t; + + /** + * hw_ts_Successful is returned when a Timer has been successfully created with HW_TS_Create(). Otherwise, hw_ts_Failed + * is returned. When hw_ts_Failed is returned, that means there are not enough free slots in the list to create a + * Timer. In that case, CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER should be increased + */ + typedef enum + { + hw_ts_Successful, + hw_ts_Failed, + }HW_TS_ReturnStatus_t; + + typedef void (*HW_TS_pTimerCb_t)(void); + + /** + * @brief Initialize the timer server + * This API shall be called by the application before any timer is requested to the timer server. It + * configures the RTC module to be connected to the LSI input clock. + * + * @param TimerInitMode: When the device restarts from Standby, it should request hw_ts_InitMode_Limited so that the + * Timer context is not re-initialized. Otherwise, hw_ts_InitMode_Full should be requested + * @param hrtc: RTC Handle + * @retval None + */ + void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc); + + /** + * @brief Interface to create a virtual timer + * The user shall call this API to create a timer. Once created, the timer is reserved to the module until it + * has been deleted. When creating a timer, the user shall specify the mode (single shot or repeated), the + * callback to be notified when the timer expires and a module ID to identify in the timer interrupt handler + * which module is concerned. In return, the user gets a timer ID to handle it. + * + * @param TimerProcessID: This is an identifier provided by the user and returned in the callback to allow + * identification of the requester + * @param pTimerId: Timer Id returned to the user to request operation (start, stop, delete) + * @param TimerMode: Mode of the virtual timer (Single shot or repeated) + * @param pTimerCallBack: Callback when the virtual timer expires + * @retval HW_TS_ReturnStatus_t: Return whether the creation is sucessfull or not + */ + HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pTimerCallBack); + + /** + * @brief Stop a virtual timer + * This API may be used to stop a running timer. A timer which is stopped is move to the pending state. + * A pending timer may be restarted at any time with a different timeout value but the mode cannot be changed. + * Nothing is done when it is called to stop a timer which has been already stopped + * + * @param TimerID: Id of the timer to stop + * @retval None + */ + void HW_TS_Stop(uint8_t TimerID); + + /** + * @brief Start a virtual timer + * This API shall be used to start a timer. The timeout value is specified and may be different each time. + * When the timer is in the single shot mode, it will move to the pending state when it expires. The user may + * restart it at any time with a different timeout value. When the timer is in the repeated mode, it always + * stay in the running state. When the timer expires, it will be restarted with the same timeout value. + * This API shall not be called on a running timer. + * + * @param TimerID: The ID Id of the timer to start + * @param timeout_ticks: Number of ticks of the virtual timer (Maximum value is (0xFFFFFFFF-0xFFFF = 0xFFFF0000) + * @retval None + */ + void HW_TS_Start(uint8_t TimerID, uint32_t timeout_ticks); + + /** + * @brief Delete a virtual timer from the list + * This API should be used when a timer is not needed anymore by the user. A deleted timer is removed from + * the timer list managed by the timer server. It cannot be restarted again. The user has to go with the + * creation of a new timer if required and may get a different timer id + * + * @param TimerID: The ID of the timer to remove from the list + * @retval None + */ + void HW_TS_Delete(uint8_t TimerID); + + /** + * @brief Schedule the timer list on the timer interrupt handler + * This interrupt handler shall be called by the application in the RTC interrupt handler. This handler takes + * care of clearing all status flag required in the RTC and EXTI peripherals + * + * @param None + * @retval None + */ + void HW_TS_RTC_Wakeup_Handler(void); + + /** + * @brief Return the number of ticks to count before the interrupt + * This API returns the number of ticks left to be counted before an interrupt is generated by the + * Timer Server. This API may be used by the application for power management optimization. When the system + * enters low power mode, the mode selection is a tradeoff between the wakeup time where the CPU is running + * and the time while the CPU will be kept in low power mode before next wakeup. The deeper is the + * low power mode used, the longer is the wakeup time. The low power mode management considering wakeup time + * versus time in low power mode is implementation specific + * When the timer is disabled (No timer in the list), it returns 0xFFFF + * + * @param None + * @retval The number of ticks left to count + */ + uint16_t HW_TS_RTC_ReadLeftTicksToCount(void); + + /** + * @brief Notify the application that a registered timer has expired + * This API shall be implemented by the user application. + * This API notifies the application that a timer expires. This API is running in the RTC Wakeup interrupt + * context. The application may implement an Operating System to change the context priority where the timer + * callback may be handled. This API provides the module ID to identify which module is concerned and to allow + * sending the information to the correct task + * + * @param TimerProcessID: The TimerProcessId associated with the timer when it has been created + * @param TimerID: The TimerID of the expired timer + * @param pTimerCallBack: The Callback associated with the timer when it has been created + * @retval None + */ + void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack); + + /** + * @brief Notify the application that the wakeupcounter has been updated + * This API should be implemented by the user application + * This API notifies the application that the counter has been updated. This is expected to be used along + * with the HW_TS_RTC_ReadLeftTicksToCount () API. It could be that the counter has been updated since the + * last call of HW_TS_RTC_ReadLeftTicksToCount () and before entering low power mode. This notification + * provides a way to the application to solve that race condition to reevaluate the counter value before + * entering low power mode + * + * @param None + * @retval None + */ + void HW_TS_RTC_CountUpdated_AppNot(void); + +#ifdef __cplusplus +} +#endif + +#endif /*HW_IF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal.h new file mode 100644 index 0000000..6fc9be7 --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal.h @@ -0,0 +1,97 @@ +/*! + * \file smtc_hal.h + * + * \brief Board specific package API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __SMTC_HAL_H__ +#define __SMTC_HAL_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "smtc_hal_options.h" +#include "smtc_hal_dbg_trace.h" +#include "smtc_hal_gpio.h" +#include "smtc_hal_gpio_pin_names.h" +#include "smtc_hal_mcu.h" +#include "smtc_hal_rtc.h" +#include "smtc_hal_tmr.h" +#include "smtc_hal_tmr_list.h" +#include "smtc_hal_watchdog.h" +#include "smtc_hal_rng.h" +#include "smtc_hal_gpio.h" +#include "smtc_hal_spi.h" +#include "smtc_hal_uart.h" +#include "smtc_hal_flash.h" +#include "smtc_hal_i2c.h" +#include "smtc_hal_adc.h" + +#include "board-config.h" + +/* user peripheral */ +#include "lis2de12.h" +#include "leds.h" +#include "hall_effect.h" +#include "external_supply.h" +#include "pe4259.h" +#include "usr_button.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_adc.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_adc.h new file mode 100644 index 0000000..e68b817 --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_adc.h @@ -0,0 +1,88 @@ +/*! + * \file smtc_hal_adc.h + * + * \brief Board specific package ADC API definition + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __SMTC_HAL_ADC_H__ +#define __SMTC_HAL_ADC_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Initializes the MCU ADC peripheral + */ +void hal_adc_init( void ); + +/*! + * \brief Deinitialize the MCU ADC peripheral + */ +void hal_adc_deinit( void ); + +/*! + * \brief Read the internal board voltage + * + * \retval Vref Int in mV + */ +uint32_t hal_adc_get_vref_int( void ); + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_ADC_H__ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_dbg_trace.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_dbg_trace.h new file mode 100644 index 0000000..f28bbb7 --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_dbg_trace.h @@ -0,0 +1,191 @@ +/*! + * \file smtc_hal_dbg_trace.h + * + * \brief Board specific package debug log API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ +#ifndef __SMTC_HAL_DBG_TRACE_H__ +#define __SMTC_HAL_DBG_TRACE_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ +#if( UNIT_TEST_DBG ) +#include +#endif +#include // C99 types +#include // bool type + +#include "smtc_hal_options.h" +#include "smtc_hal_mcu.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +#if( HAL_DBG_TRACE_COLOR == HAL_FEATURE_ON ) + #define HAL_DBG_TRACE_COLOR_BLACK "\x1B[0;30m" + #define HAL_DBG_TRACE_COLOR_RED "\x1B[0;31m" + #define HAL_DBG_TRACE_COLOR_GREEN "\x1B[0;32m" + #define HAL_DBG_TRACE_COLOR_YELLOW "\x1B[0;33m" + #define HAL_DBG_TRACE_COLOR_BLUE "\x1B[0;34m" + #define HAL_DBG_TRACE_COLOR_MAGENTA "\x1B[0;35m" + #define HAL_DBG_TRACE_COLOR_CYAN "\x1B[0;36m" + #define HAL_DBG_TRACE_COLOR_WHITE "\x1B[0;37m" + #define HAL_DBG_TRACE_COLOR_DEFAULT "\x1B[0m" +#else + #define HAL_DBG_TRACE_COLOR_BLACK "" + #define HAL_DBG_TRACE_COLOR_RED "" + #define HAL_DBG_TRACE_COLOR_GREEN "" + #define HAL_DBG_TRACE_COLOR_YELLOW "" + #define HAL_DBG_TRACE_COLOR_BLUE "" + #define HAL_DBG_TRACE_COLOR_MAGENTA "" + #define HAL_DBG_TRACE_COLOR_CYAN "" + #define HAL_DBG_TRACE_COLOR_WHITE "" + #define HAL_DBG_TRACE_COLOR_DEFAULT "" +#endif + +#if ( HAL_DBG_TRACE ) && !defined (PERF_TEST_ENABLED) + + #if ( UNIT_TEST_DBG ) + #define HAL_DBG_TRACE_PRINTF( ... ) printf ( __VA_ARGS__ ) + #else + #define HAL_DBG_TRACE_PRINTF( ... ) hal_mcu_trace_print ( __VA_ARGS__ ) + #endif + + #define HAL_DBG_TRACE_MSG( msg ) \ + do \ + { \ + HAL_DBG_TRACE_PRINTF( HAL_DBG_TRACE_COLOR_DEFAULT ); \ + HAL_DBG_TRACE_PRINTF( msg ); \ + } while ( 0 ); + + #define HAL_DBG_TRACE_MSG_COLOR( msg, color ) \ + do \ + { \ + HAL_DBG_TRACE_PRINTF( color ); \ + HAL_DBG_TRACE_PRINTF( msg ); \ + HAL_DBG_TRACE_PRINTF( HAL_DBG_TRACE_COLOR_DEFAULT ); \ + } while ( 0 ); + + #define HAL_DBG_TRACE_INFO( ... ) \ + do \ + { \ + HAL_DBG_TRACE_PRINTF( HAL_DBG_TRACE_COLOR_GREEN ); \ + HAL_DBG_TRACE_PRINTF( "INFO : " ); \ + HAL_DBG_TRACE_PRINTF( __VA_ARGS__ ); \ + HAL_DBG_TRACE_PRINTF( HAL_DBG_TRACE_COLOR_DEFAULT ); \ + } while ( 0 ); + + #define HAL_DBG_TRACE_WARNING( ... ) \ + do \ + { \ + HAL_DBG_TRACE_PRINTF( HAL_DBG_TRACE_COLOR_YELLOW ); \ + HAL_DBG_TRACE_PRINTF( "WARN : " ); \ + HAL_DBG_TRACE_PRINTF( __VA_ARGS__ ); \ + HAL_DBG_TRACE_PRINTF( HAL_DBG_TRACE_COLOR_DEFAULT ); \ + } while ( 0 ); + + #define HAL_DBG_TRACE_ERROR( ... ) \ + do \ + { \ + HAL_DBG_TRACE_PRINTF( HAL_DBG_TRACE_COLOR_RED ); \ + HAL_DBG_TRACE_PRINTF( "ERROR: " ); \ + HAL_DBG_TRACE_PRINTF( __VA_ARGS__ ); \ + HAL_DBG_TRACE_PRINTF( HAL_DBG_TRACE_COLOR_DEFAULT ); \ + } while ( 0 ); + + #define HAL_DBG_TRACE_ARRAY( msg, array, len ) \ + do \ + { \ + HAL_DBG_TRACE_PRINTF("%s - (%lu bytes):\n", msg, ( uint32_t )len ); \ + for( uint32_t i = 0; i < ( uint32_t )len; i++ ) \ + { \ + if( ( ( i % 16 ) == 0 ) && ( i > 0 ) ) \ + { \ + HAL_DBG_TRACE_PRINTF("\n"); \ + } \ + HAL_DBG_TRACE_PRINTF( " %02X", array[i] ); \ + } \ + HAL_DBG_TRACE_PRINTF( "\n" ); \ + } while ( 0 ); + + #define HAL_DBG_TRACE_PACKARRAY( msg, array, len ) \ + do \ + { \ + for( uint32_t i = 0; i < ( uint32_t ) len; i++ ) \ + { \ + HAL_DBG_TRACE_PRINTF( "%02X", array[i] ); \ + } \ + } while( 0 ); + +#else + #define HAL_DBG_TRACE_PRINTF( ... ) + #define HAL_DBG_TRACE_MSG( msg ) + #define HAL_DBG_TRACE_MSG_COLOR( msg, color ) + #define HAL_DBG_TRACE_INFO( ... ) + #define HAL_DBG_TRACE_WARNING( ... ) + #define HAL_DBG_TRACE_ERROR( ... ) + #define HAL_DBG_TRACE_ARRAY( msg, array, len ) + #define HAL_DBG_TRACE_PACKARRAY( ... ) + +#endif + +#if defined (PERF_TEST_ENABLED) + #define HAL_PERF_TEST_TRACE_PRINTF( ... ) hal_mcu_trace_print ( __VA_ARGS__ ) +#else + #define HAL_PERF_TEST_TRACE_PRINTF( ... ) +#endif + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_DBG_TRACE_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_flash.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_flash.h new file mode 100644 index 0000000..5d0a5e8 --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_flash.h @@ -0,0 +1,355 @@ +/*! + * \file smtc_hal_flash.h + * + * \brief Board specific package FLASH API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __SMTC_HAL_FLASH_H__ +#define __SMTC_HAL_FLASH_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +#define ADDR_FLASH_PAGE_SIZE ( ( uint32_t ) 0x00001000 ) /* Size of Page = 4 Kbytes */ + +#define FLASH_BYTE_EMPTY_CONTENT ( ( uint8_t ) 0xFF ) +#define FLASH_PAGE_EMPTY_CONTENT ( ( uint64_t ) 0xFFFFFFFFFFFFFFFF ) + +#define FLASH_USER_START_PAGE ( 7 ) /* Start nb page of user Flash area, 8 because of the bootloader */ + +#define FLASH_USER_END_ADDR ( ADDR_FLASH_PAGE_200 + ADDR_FLASH_PAGE_SIZE - 1 ) /* End @ of user Flash area */ +#define FLASH_USER_END_PAGE ( 200 ) /* End nb page of user Flash area */ + +#define FLASH_USER_INTERNAL_LOG_CTX_START_ADDR ADDR_FLASH_PAGE_201 +#define FLASH_USER_INTERNAL_LOG_CTX_END_ADDR ( ADDR_FLASH_PAGE_201 + ADDR_FLASH_PAGE_SIZE - 1 ) /* End @ of user ctx Flash area */ + +#define FLASH_USER_TRACKER_CTX_START_ADDR ADDR_FLASH_PAGE_202 +#define FLASH_USER_TRACKER_CTX_END_ADDR \ + ( ADDR_FLASH_PAGE_202 + ADDR_FLASH_PAGE_SIZE - 1 ) /* End @ of user tracker ctx Flash area */ + +/* Base address of the Flash s */ +#define ADDR_FLASH_PAGE_0 ( ( uint32_t ) 0x08000000 ) /* Base @ of Page 0, 4 Kbytes */ +#define ADDR_FLASH_PAGE_1 ( ( uint32_t ) 0x08001000 ) /* Base @ of Page 1, 4 Kbytes */ +#define ADDR_FLASH_PAGE_2 ( ( uint32_t ) 0x08002000 ) /* Base @ of Page 2, 4 Kbytes */ +#define ADDR_FLASH_PAGE_3 ( ( uint32_t ) 0x08003000 ) /* Base @ of Page 3, 4 Kbytes */ +#define ADDR_FLASH_PAGE_4 ( ( uint32_t ) 0x08004000 ) /* Base @ of Page 4, 4 Kbytes */ +#define ADDR_FLASH_PAGE_5 ( ( uint32_t ) 0x08005000 ) /* Base @ of Page 5, 4 Kbytes */ +#define ADDR_FLASH_PAGE_6 ( ( uint32_t ) 0x08006000 ) /* Base @ of Page 6, 4 Kbytes */ +#define ADDR_FLASH_PAGE_7 ( ( uint32_t ) 0x08007000 ) /* Base @ of Page 7, 4 Kbytes */ +#define ADDR_FLASH_PAGE_8 ( ( uint32_t ) 0x08008000 ) /* Base @ of Page 8, 4 Kbytes */ +#define ADDR_FLASH_PAGE_9 ( ( uint32_t ) 0x08009000 ) /* Base @ of Page 9, 4 Kbytes */ +#define ADDR_FLASH_PAGE_10 ( ( uint32_t ) 0x0800A000 ) /* Base @ of Page 10, 4 Kbytes */ +#define ADDR_FLASH_PAGE_11 ( ( uint32_t ) 0x0800B000 ) /* Base @ of Page 11, 4 Kbytes */ +#define ADDR_FLASH_PAGE_12 ( ( uint32_t ) 0x0800C000 ) /* Base @ of Page 12, 4 Kbytes */ +#define ADDR_FLASH_PAGE_13 ( ( uint32_t ) 0x0800D000 ) /* Base @ of Page 13, 4 Kbytes */ +#define ADDR_FLASH_PAGE_14 ( ( uint32_t ) 0x0800E000 ) /* Base @ of Page 14, 4 Kbytes */ +#define ADDR_FLASH_PAGE_15 ( ( uint32_t ) 0x0800F000 ) /* Base @ of Page 15, 4 Kbytes */ +#define ADDR_FLASH_PAGE_16 ( ( uint32_t ) 0x08010000 ) /* Base @ of Page 16, 4 Kbytes */ +#define ADDR_FLASH_PAGE_17 ( ( uint32_t ) 0x08011000 ) /* Base @ of Page 17, 4 Kbytes */ +#define ADDR_FLASH_PAGE_18 ( ( uint32_t ) 0x08012000 ) /* Base @ of Page 18, 4 Kbytes */ +#define ADDR_FLASH_PAGE_19 ( ( uint32_t ) 0x08013000 ) /* Base @ of Page 19, 4 Kbytes */ +#define ADDR_FLASH_PAGE_20 ( ( uint32_t ) 0x08014000 ) /* Base @ of Page 20, 4 Kbytes */ +#define ADDR_FLASH_PAGE_21 ( ( uint32_t ) 0x08015000 ) /* Base @ of Page 21, 4 Kbytes */ +#define ADDR_FLASH_PAGE_22 ( ( uint32_t ) 0x08016000 ) /* Base @ of Page 22, 4 Kbytes */ +#define ADDR_FLASH_PAGE_23 ( ( uint32_t ) 0x08017000 ) /* Base @ of Page 23, 4 Kbytes */ +#define ADDR_FLASH_PAGE_24 ( ( uint32_t ) 0x08018000 ) /* Base @ of Page 24, 4 Kbytes */ +#define ADDR_FLASH_PAGE_25 ( ( uint32_t ) 0x08019000 ) /* Base @ of Page 25, 4 Kbytes */ +#define ADDR_FLASH_PAGE_26 ( ( uint32_t ) 0x0801A000 ) /* Base @ of Page 26, 4 Kbytes */ +#define ADDR_FLASH_PAGE_27 ( ( uint32_t ) 0x0801B000 ) /* Base @ of Page 27, 4 Kbytes */ +#define ADDR_FLASH_PAGE_28 ( ( uint32_t ) 0x0801C000 ) /* Base @ of Page 28, 4 Kbytes */ +#define ADDR_FLASH_PAGE_29 ( ( uint32_t ) 0x0801D000 ) /* Base @ of Page 29, 4 Kbytes */ +#define ADDR_FLASH_PAGE_30 ( ( uint32_t ) 0x0801E000 ) /* Base @ of Page 30, 4 Kbytes */ +#define ADDR_FLASH_PAGE_31 ( ( uint32_t ) 0x0801F000 ) /* Base @ of Page 31, 4 Kbytes */ +#define ADDR_FLASH_PAGE_32 ( ( uint32_t ) 0x08020000 ) /* Base @ of Page 32, 4 Kbytes */ +#define ADDR_FLASH_PAGE_33 ( ( uint32_t ) 0x08021000 ) /* Base @ of Page 33, 4 Kbytes */ +#define ADDR_FLASH_PAGE_34 ( ( uint32_t ) 0x08022000 ) /* Base @ of Page 34, 4 Kbytes */ +#define ADDR_FLASH_PAGE_35 ( ( uint32_t ) 0x08023000 ) /* Base @ of Page 35, 4 Kbytes */ +#define ADDR_FLASH_PAGE_36 ( ( uint32_t ) 0x08024000 ) /* Base @ of Page 36, 4 Kbytes */ +#define ADDR_FLASH_PAGE_37 ( ( uint32_t ) 0x08025000 ) /* Base @ of Page 37, 4 Kbytes */ +#define ADDR_FLASH_PAGE_38 ( ( uint32_t ) 0x08026000 ) /* Base @ of Page 38, 4 Kbytes */ +#define ADDR_FLASH_PAGE_39 ( ( uint32_t ) 0x08027000 ) /* Base @ of Page 39, 4 Kbytes */ +#define ADDR_FLASH_PAGE_40 ( ( uint32_t ) 0x08028000 ) /* Base @ of Page 40, 4 Kbytes */ +#define ADDR_FLASH_PAGE_41 ( ( uint32_t ) 0x08029000 ) /* Base @ of Page 41, 4 Kbytes */ +#define ADDR_FLASH_PAGE_42 ( ( uint32_t ) 0x0802A000 ) /* Base @ of Page 42, 4 Kbytes */ +#define ADDR_FLASH_PAGE_43 ( ( uint32_t ) 0x0802B000 ) /* Base @ of Page 43, 4 Kbytes */ +#define ADDR_FLASH_PAGE_44 ( ( uint32_t ) 0x0802C000 ) /* Base @ of Page 44, 4 Kbytes */ +#define ADDR_FLASH_PAGE_45 ( ( uint32_t ) 0x0802D000 ) /* Base @ of Page 45, 4 Kbytes */ +#define ADDR_FLASH_PAGE_46 ( ( uint32_t ) 0x0802E000 ) /* Base @ of Page 46, 4 Kbytes */ +#define ADDR_FLASH_PAGE_47 ( ( uint32_t ) 0x0802F000 ) /* Base @ of Page 47, 4 Kbytes */ +#define ADDR_FLASH_PAGE_48 ( ( uint32_t ) 0x08030000 ) /* Base @ of Page 48, 4 Kbytes */ +#define ADDR_FLASH_PAGE_49 ( ( uint32_t ) 0x08031000 ) /* Base @ of Page 49, 4 Kbytes */ +#define ADDR_FLASH_PAGE_50 ( ( uint32_t ) 0x08032000 ) /* Base @ of Page 50, 4 Kbytes */ +#define ADDR_FLASH_PAGE_51 ( ( uint32_t ) 0x08033000 ) /* Base @ of Page 51, 4 Kbytes */ +#define ADDR_FLASH_PAGE_52 ( ( uint32_t ) 0x08034000 ) /* Base @ of Page 52, 4 Kbytes */ +#define ADDR_FLASH_PAGE_53 ( ( uint32_t ) 0x08035000 ) /* Base @ of Page 53, 4 Kbytes */ +#define ADDR_FLASH_PAGE_54 ( ( uint32_t ) 0x08036000 ) /* Base @ of Page 54, 4 Kbytes */ +#define ADDR_FLASH_PAGE_55 ( ( uint32_t ) 0x08037000 ) /* Base @ of Page 55, 4 Kbytes */ +#define ADDR_FLASH_PAGE_56 ( ( uint32_t ) 0x08038000 ) /* Base @ of Page 56, 4 Kbytes */ +#define ADDR_FLASH_PAGE_57 ( ( uint32_t ) 0x08039000 ) /* Base @ of Page 57, 4 Kbytes */ +#define ADDR_FLASH_PAGE_58 ( ( uint32_t ) 0x0803A000 ) /* Base @ of Page 58, 4 Kbytes */ +#define ADDR_FLASH_PAGE_59 ( ( uint32_t ) 0x0803B000 ) /* Base @ of Page 59, 4 Kbytes */ +#define ADDR_FLASH_PAGE_60 ( ( uint32_t ) 0x0803C000 ) /* Base @ of Page 60, 4 Kbytes */ +#define ADDR_FLASH_PAGE_61 ( ( uint32_t ) 0x0803D000 ) /* Base @ of Page 61, 4 Kbytes */ +#define ADDR_FLASH_PAGE_62 ( ( uint32_t ) 0x0803E000 ) /* Base @ of Page 62, 4 Kbytes */ +#define ADDR_FLASH_PAGE_63 ( ( uint32_t ) 0x0803F000 ) /* Base @ of Page 63, 4 Kbytes */ +#define ADDR_FLASH_PAGE_64 ( ( uint32_t ) 0x08040000 ) /* Base @ of Page 64, 4 Kbytes */ +#define ADDR_FLASH_PAGE_65 ( ( uint32_t ) 0x08041000 ) /* Base @ of Page 65, 4 Kbytes */ +#define ADDR_FLASH_PAGE_66 ( ( uint32_t ) 0x08042000 ) /* Base @ of Page 66, 4 Kbytes */ +#define ADDR_FLASH_PAGE_67 ( ( uint32_t ) 0x08043000 ) /* Base @ of Page 67, 4 Kbytes */ +#define ADDR_FLASH_PAGE_68 ( ( uint32_t ) 0x08044000 ) /* Base @ of Page 68, 4 Kbytes */ +#define ADDR_FLASH_PAGE_69 ( ( uint32_t ) 0x08045000 ) /* Base @ of Page 69, 4 Kbytes */ +#define ADDR_FLASH_PAGE_70 ( ( uint32_t ) 0x08046000 ) /* Base @ of Page 70, 4 Kbytes */ +#define ADDR_FLASH_PAGE_71 ( ( uint32_t ) 0x08047000 ) /* Base @ of Page 71, 4 Kbytes */ +#define ADDR_FLASH_PAGE_72 ( ( uint32_t ) 0x08048000 ) /* Base @ of Page 72, 4 Kbytes */ +#define ADDR_FLASH_PAGE_73 ( ( uint32_t ) 0x08049000 ) /* Base @ of Page 73, 4 Kbytes */ +#define ADDR_FLASH_PAGE_74 ( ( uint32_t ) 0x0804A000 ) /* Base @ of Page 74, 4 Kbytes */ +#define ADDR_FLASH_PAGE_75 ( ( uint32_t ) 0x0804B000 ) /* Base @ of Page 75, 4 Kbytes */ +#define ADDR_FLASH_PAGE_76 ( ( uint32_t ) 0x0804C000 ) /* Base @ of Page 76, 4 Kbytes */ +#define ADDR_FLASH_PAGE_77 ( ( uint32_t ) 0x0804D000 ) /* Base @ of Page 77, 4 Kbytes */ +#define ADDR_FLASH_PAGE_78 ( ( uint32_t ) 0x0804E000 ) /* Base @ of Page 78, 4 Kbytes */ +#define ADDR_FLASH_PAGE_79 ( ( uint32_t ) 0x0804F000 ) /* Base @ of Page 79, 4 Kbytes */ +#define ADDR_FLASH_PAGE_80 ( ( uint32_t ) 0x08050000 ) /* Base @ of Page 80, 4 Kbytes */ +#define ADDR_FLASH_PAGE_81 ( ( uint32_t ) 0x08051000 ) /* Base @ of Page 81, 4 Kbytes */ +#define ADDR_FLASH_PAGE_82 ( ( uint32_t ) 0x08052000 ) /* Base @ of Page 82, 4 Kbytes */ +#define ADDR_FLASH_PAGE_83 ( ( uint32_t ) 0x08053000 ) /* Base @ of Page 83, 4 Kbytes */ +#define ADDR_FLASH_PAGE_84 ( ( uint32_t ) 0x08054000 ) /* Base @ of Page 84, 4 Kbytes */ +#define ADDR_FLASH_PAGE_85 ( ( uint32_t ) 0x08055000 ) /* Base @ of Page 85, 4 Kbytes */ +#define ADDR_FLASH_PAGE_86 ( ( uint32_t ) 0x08056000 ) /* Base @ of Page 86, 4 Kbytes */ +#define ADDR_FLASH_PAGE_87 ( ( uint32_t ) 0x08057000 ) /* Base @ of Page 87, 4 Kbytes */ +#define ADDR_FLASH_PAGE_88 ( ( uint32_t ) 0x08058000 ) /* Base @ of Page 88, 4 Kbytes */ +#define ADDR_FLASH_PAGE_89 ( ( uint32_t ) 0x08059000 ) /* Base @ of Page 89, 4 Kbytes */ +#define ADDR_FLASH_PAGE_90 ( ( uint32_t ) 0x0805A000 ) /* Base @ of Page 90, 4 Kbytes */ +#define ADDR_FLASH_PAGE_91 ( ( uint32_t ) 0x0805B000 ) /* Base @ of Page 91, 4 Kbytes */ +#define ADDR_FLASH_PAGE_92 ( ( uint32_t ) 0x0805C000 ) /* Base @ of Page 92, 4 Kbytes */ +#define ADDR_FLASH_PAGE_93 ( ( uint32_t ) 0x0805D000 ) /* Base @ of Page 93, 4 Kbytes */ +#define ADDR_FLASH_PAGE_94 ( ( uint32_t ) 0x0805E000 ) /* Base @ of Page 94, 4 Kbytes */ +#define ADDR_FLASH_PAGE_95 ( ( uint32_t ) 0x0805F000 ) /* Base @ of Page 95, 4 Kbytes */ +#define ADDR_FLASH_PAGE_96 ( ( uint32_t ) 0x08060000 ) /* Base @ of Page 96, 4 Kbytes */ +#define ADDR_FLASH_PAGE_97 ( ( uint32_t ) 0x08061000 ) /* Base @ of Page 97, 4 Kbytes */ +#define ADDR_FLASH_PAGE_98 ( ( uint32_t ) 0x08062000 ) /* Base @ of Page 98, 4 Kbytes */ +#define ADDR_FLASH_PAGE_99 ( ( uint32_t ) 0x08063000 ) /* Base @ of Page 99, 4 Kbytes */ +#define ADDR_FLASH_PAGE_100 ( ( uint32_t ) 0x08064000 ) /* Base @ of Page 100, 4 Kbytes */ +#define ADDR_FLASH_PAGE_101 ( ( uint32_t ) 0x08065000 ) /* Base @ of Page 101, 4 Kbytes */ +#define ADDR_FLASH_PAGE_102 ( ( uint32_t ) 0x08066000 ) /* Base @ of Page 102, 4 Kbytes */ +#define ADDR_FLASH_PAGE_103 ( ( uint32_t ) 0x08067000 ) /* Base @ of Page 103, 4 Kbytes */ +#define ADDR_FLASH_PAGE_104 ( ( uint32_t ) 0x08068000 ) /* Base @ of Page 104, 4 Kbytes */ +#define ADDR_FLASH_PAGE_105 ( ( uint32_t ) 0x08069000 ) /* Base @ of Page 105, 4 Kbytes */ +#define ADDR_FLASH_PAGE_106 ( ( uint32_t ) 0x0806A000 ) /* Base @ of Page 106, 4 Kbytes */ +#define ADDR_FLASH_PAGE_107 ( ( uint32_t ) 0x0806B000 ) /* Base @ of Page 107, 4 Kbytes */ +#define ADDR_FLASH_PAGE_108 ( ( uint32_t ) 0x0806C000 ) /* Base @ of Page 108, 4 Kbytes */ +#define ADDR_FLASH_PAGE_109 ( ( uint32_t ) 0x0806D000 ) /* Base @ of Page 109, 4 Kbytes */ +#define ADDR_FLASH_PAGE_110 ( ( uint32_t ) 0x0806E000 ) /* Base @ of Page 110, 4 Kbytes */ +#define ADDR_FLASH_PAGE_111 ( ( uint32_t ) 0x0806F000 ) /* Base @ of Page 111, 4 Kbytes */ +#define ADDR_FLASH_PAGE_112 ( ( uint32_t ) 0x08070000 ) /* Base @ of Page 112, 4 Kbytes */ +#define ADDR_FLASH_PAGE_113 ( ( uint32_t ) 0x08071000 ) /* Base @ of Page 113, 4 Kbytes */ +#define ADDR_FLASH_PAGE_114 ( ( uint32_t ) 0x08072000 ) /* Base @ of Page 114, 4 Kbytes */ +#define ADDR_FLASH_PAGE_115 ( ( uint32_t ) 0x08073000 ) /* Base @ of Page 115, 4 Kbytes */ +#define ADDR_FLASH_PAGE_116 ( ( uint32_t ) 0x08074000 ) /* Base @ of Page 116, 4 Kbytes */ +#define ADDR_FLASH_PAGE_117 ( ( uint32_t ) 0x08075000 ) /* Base @ of Page 117, 4 Kbytes */ +#define ADDR_FLASH_PAGE_118 ( ( uint32_t ) 0x08076000 ) /* Base @ of Page 118, 4 Kbytes */ +#define ADDR_FLASH_PAGE_119 ( ( uint32_t ) 0x08077000 ) /* Base @ of Page 119, 4 Kbytes */ +#define ADDR_FLASH_PAGE_120 ( ( uint32_t ) 0x08078000 ) /* Base @ of Page 120, 4 Kbytes */ +#define ADDR_FLASH_PAGE_121 ( ( uint32_t ) 0x08079000 ) /* Base @ of Page 121, 4 Kbytes */ +#define ADDR_FLASH_PAGE_122 ( ( uint32_t ) 0x0807A000 ) /* Base @ of Page 122, 4 Kbytes */ +#define ADDR_FLASH_PAGE_123 ( ( uint32_t ) 0x0807B000 ) /* Base @ of Page 123, 4 Kbytes */ +#define ADDR_FLASH_PAGE_124 ( ( uint32_t ) 0x0807C000 ) /* Base @ of Page 124, 4 Kbytes */ +#define ADDR_FLASH_PAGE_125 ( ( uint32_t ) 0x0807D000 ) /* Base @ of Page 125, 4 Kbytes */ +#define ADDR_FLASH_PAGE_126 ( ( uint32_t ) 0x0807E000 ) /* Base @ of Page 126, 4 Kbytes */ +#define ADDR_FLASH_PAGE_127 ( ( uint32_t ) 0x0807F000 ) /* Base @ of Page 127, 4 Kbytes */ +#define ADDR_FLASH_PAGE_128 ( ( uint32_t ) 0x08080000 ) /* Base @ of Page 128, 4 Kbytes */ +#define ADDR_FLASH_PAGE_129 ( ( uint32_t ) 0x08081000 ) /* Base @ of Page 129, 4 Kbytes */ +#define ADDR_FLASH_PAGE_130 ( ( uint32_t ) 0x08082000 ) /* Base @ of Page 130, 4 Kbytes */ +#define ADDR_FLASH_PAGE_131 ( ( uint32_t ) 0x08083000 ) /* Base @ of Page 131, 4 Kbytes */ +#define ADDR_FLASH_PAGE_132 ( ( uint32_t ) 0x08084000 ) /* Base @ of Page 132, 4 Kbytes */ +#define ADDR_FLASH_PAGE_133 ( ( uint32_t ) 0x08085000 ) /* Base @ of Page 133, 4 Kbytes */ +#define ADDR_FLASH_PAGE_134 ( ( uint32_t ) 0x08086000 ) /* Base @ of Page 134, 4 Kbytes */ +#define ADDR_FLASH_PAGE_135 ( ( uint32_t ) 0x08087000 ) /* Base @ of Page 135, 4 Kbytes */ +#define ADDR_FLASH_PAGE_136 ( ( uint32_t ) 0x08088000 ) /* Base @ of Page 136, 4 Kbytes */ +#define ADDR_FLASH_PAGE_137 ( ( uint32_t ) 0x08089000 ) /* Base @ of Page 137, 4 Kbytes */ +#define ADDR_FLASH_PAGE_138 ( ( uint32_t ) 0x0808A000 ) /* Base @ of Page 138, 4 Kbytes */ +#define ADDR_FLASH_PAGE_139 ( ( uint32_t ) 0x0808B000 ) /* Base @ of Page 139, 4 Kbytes */ +#define ADDR_FLASH_PAGE_140 ( ( uint32_t ) 0x0808C000 ) /* Base @ of Page 140, 4 Kbytes */ +#define ADDR_FLASH_PAGE_141 ( ( uint32_t ) 0x0808D000 ) /* Base @ of Page 141, 4 Kbytes */ +#define ADDR_FLASH_PAGE_142 ( ( uint32_t ) 0x0808E000 ) /* Base @ of Page 142, 4 Kbytes */ +#define ADDR_FLASH_PAGE_143 ( ( uint32_t ) 0x0808F000 ) /* Base @ of Page 143, 4 Kbytes */ +#define ADDR_FLASH_PAGE_144 ( ( uint32_t ) 0x08090000 ) /* Base @ of Page 144, 4 Kbytes */ +#define ADDR_FLASH_PAGE_145 ( ( uint32_t ) 0x08091000 ) /* Base @ of Page 145, 4 Kbytes */ +#define ADDR_FLASH_PAGE_146 ( ( uint32_t ) 0x08092000 ) /* Base @ of Page 146, 4 Kbytes */ +#define ADDR_FLASH_PAGE_147 ( ( uint32_t ) 0x08093000 ) /* Base @ of Page 147, 4 Kbytes */ +#define ADDR_FLASH_PAGE_148 ( ( uint32_t ) 0x08094000 ) /* Base @ of Page 148, 4 Kbytes */ +#define ADDR_FLASH_PAGE_149 ( ( uint32_t ) 0x08095000 ) /* Base @ of Page 149, 4 Kbytes */ +#define ADDR_FLASH_PAGE_150 ( ( uint32_t ) 0x08096000 ) /* Base @ of Page 150, 4 Kbytes */ +#define ADDR_FLASH_PAGE_151 ( ( uint32_t ) 0x08097000 ) /* Base @ of Page 151, 4 Kbytes */ +#define ADDR_FLASH_PAGE_152 ( ( uint32_t ) 0x08098000 ) /* Base @ of Page 152, 4 Kbytes */ +#define ADDR_FLASH_PAGE_153 ( ( uint32_t ) 0x08099000 ) /* Base @ of Page 153, 4 Kbytes */ +#define ADDR_FLASH_PAGE_154 ( ( uint32_t ) 0x0809A000 ) /* Base @ of Page 154, 4 Kbytes */ +#define ADDR_FLASH_PAGE_155 ( ( uint32_t ) 0x0809B000 ) /* Base @ of Page 155, 4 Kbytes */ +#define ADDR_FLASH_PAGE_156 ( ( uint32_t ) 0x0809C000 ) /* Base @ of Page 156, 4 Kbytes */ +#define ADDR_FLASH_PAGE_157 ( ( uint32_t ) 0x0809D000 ) /* Base @ of Page 157, 4 Kbytes */ +#define ADDR_FLASH_PAGE_158 ( ( uint32_t ) 0x0809E000 ) /* Base @ of Page 158, 4 Kbytes */ +#define ADDR_FLASH_PAGE_159 ( ( uint32_t ) 0x0809F000 ) /* Base @ of Page 159, 4 Kbytes */ +#define ADDR_FLASH_PAGE_160 ( ( uint32_t ) 0x080A0000 ) /* Base @ of Page 160, 4 Kbytes */ +#define ADDR_FLASH_PAGE_161 ( ( uint32_t ) 0x080A1000 ) /* Base @ of Page 161, 4 Kbytes */ +#define ADDR_FLASH_PAGE_162 ( ( uint32_t ) 0x080A2000 ) /* Base @ of Page 162, 4 Kbytes */ +#define ADDR_FLASH_PAGE_163 ( ( uint32_t ) 0x080A3000 ) /* Base @ of Page 163, 4 Kbytes */ +#define ADDR_FLASH_PAGE_164 ( ( uint32_t ) 0x080A4000 ) /* Base @ of Page 164, 4 Kbytes */ +#define ADDR_FLASH_PAGE_165 ( ( uint32_t ) 0x080A5000 ) /* Base @ of Page 165, 4 Kbytes */ +#define ADDR_FLASH_PAGE_166 ( ( uint32_t ) 0x080A6000 ) /* Base @ of Page 166, 4 Kbytes */ +#define ADDR_FLASH_PAGE_167 ( ( uint32_t ) 0x080A7000 ) /* Base @ of Page 167, 4 Kbytes */ +#define ADDR_FLASH_PAGE_168 ( ( uint32_t ) 0x080A8000 ) /* Base @ of Page 168, 4 Kbytes */ +#define ADDR_FLASH_PAGE_169 ( ( uint32_t ) 0x080A9000 ) /* Base @ of Page 169, 4 Kbytes */ +#define ADDR_FLASH_PAGE_170 ( ( uint32_t ) 0x080AA000 ) /* Base @ of Page 170, 4 Kbytes */ +#define ADDR_FLASH_PAGE_171 ( ( uint32_t ) 0x080AB000 ) /* Base @ of Page 171, 4 Kbytes */ +#define ADDR_FLASH_PAGE_172 ( ( uint32_t ) 0x080AC000 ) /* Base @ of Page 172, 4 Kbytes */ +#define ADDR_FLASH_PAGE_173 ( ( uint32_t ) 0x080AD000 ) /* Base @ of Page 173, 4 Kbytes */ +#define ADDR_FLASH_PAGE_174 ( ( uint32_t ) 0x080AE000 ) /* Base @ of Page 174, 4 Kbytes */ +#define ADDR_FLASH_PAGE_175 ( ( uint32_t ) 0x080AF000 ) /* Base @ of Page 175, 4 Kbytes */ +#define ADDR_FLASH_PAGE_176 ( ( uint32_t ) 0x080B0000 ) /* Base @ of Page 176, 4 Kbytes */ +#define ADDR_FLASH_PAGE_177 ( ( uint32_t ) 0x080B1000 ) /* Base @ of Page 177, 4 Kbytes */ +#define ADDR_FLASH_PAGE_178 ( ( uint32_t ) 0x080B2000 ) /* Base @ of Page 178, 4 Kbytes */ +#define ADDR_FLASH_PAGE_179 ( ( uint32_t ) 0x080B3000 ) /* Base @ of Page 179, 4 Kbytes */ +#define ADDR_FLASH_PAGE_180 ( ( uint32_t ) 0x080B4000 ) /* Base @ of Page 180, 4 Kbytes */ +#define ADDR_FLASH_PAGE_181 ( ( uint32_t ) 0x080B5000 ) /* Base @ of Page 181, 4 Kbytes */ +#define ADDR_FLASH_PAGE_182 ( ( uint32_t ) 0x080B6000 ) /* Base @ of Page 182, 4 Kbytes */ +#define ADDR_FLASH_PAGE_183 ( ( uint32_t ) 0x080B7000 ) /* Base @ of Page 183, 4 Kbytes */ +#define ADDR_FLASH_PAGE_184 ( ( uint32_t ) 0x080B8000 ) /* Base @ of Page 184, 4 Kbytes */ +#define ADDR_FLASH_PAGE_185 ( ( uint32_t ) 0x080B9000 ) /* Base @ of Page 185, 4 Kbytes */ +#define ADDR_FLASH_PAGE_186 ( ( uint32_t ) 0x080BA000 ) /* Base @ of Page 186, 4 Kbytes */ +#define ADDR_FLASH_PAGE_187 ( ( uint32_t ) 0x080BB000 ) /* Base @ of Page 187, 4 Kbytes */ +#define ADDR_FLASH_PAGE_188 ( ( uint32_t ) 0x080BC000 ) /* Base @ of Page 188, 4 Kbytes */ +#define ADDR_FLASH_PAGE_189 ( ( uint32_t ) 0x080BD000 ) /* Base @ of Page 189, 4 Kbytes */ +#define ADDR_FLASH_PAGE_190 ( ( uint32_t ) 0x080BE000 ) /* Base @ of Page 190, 4 Kbytes */ +#define ADDR_FLASH_PAGE_191 ( ( uint32_t ) 0x080BF000 ) /* Base @ of Page 191, 4 Kbytes */ +#define ADDR_FLASH_PAGE_192 ( ( uint32_t ) 0x080C0000 ) /* Base @ of Page 192, 4 Kbytes */ +#define ADDR_FLASH_PAGE_193 ( ( uint32_t ) 0x080C1000 ) /* Base @ of Page 193, 4 Kbytes */ +#define ADDR_FLASH_PAGE_194 ( ( uint32_t ) 0x080C2000 ) /* Base @ of Page 194, 4 Kbytes */ +#define ADDR_FLASH_PAGE_195 ( ( uint32_t ) 0x080C3000 ) /* Base @ of Page 195, 4 Kbytes */ +#define ADDR_FLASH_PAGE_196 ( ( uint32_t ) 0x080C4000 ) /* Base @ of Page 196, 4 Kbytes */ +#define ADDR_FLASH_PAGE_197 ( ( uint32_t ) 0x080C5000 ) /* Base @ of Page 197, 4 Kbytes */ +#define ADDR_FLASH_PAGE_198 ( ( uint32_t ) 0x080C6000 ) /* Base @ of Page 198, 4 Kbytes */ +#define ADDR_FLASH_PAGE_199 ( ( uint32_t ) 0x080C7000 ) /* Base @ of Page 199, 4 Kbytes */ +#define ADDR_FLASH_PAGE_200 ( ( uint32_t ) 0x080C8000 ) /* Base @ of Page 200, 4 Kbytes */ +#define ADDR_FLASH_PAGE_201 ( ( uint32_t ) 0x080C9000 ) /* Base @ of Page 201, 4 Kbytes */ +#define ADDR_FLASH_PAGE_202 ( ( uint32_t ) 0x080CA000 ) /* Base @ of Page 202, 4 Kbytes */ + +#define FLASH_OPERATION_MAX_RETRY 4 + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Initializes the FLASH module and find the first empty page. + * + * \retval User flash start address + */ +uint32_t flash_init( void ); + +/*! + * \brief Erase a given nb page to the FLASH at the specified address. + * + * \param [in] addr FLASH address to start the erase + * \param [in] nb_page the number of page to erase. + * \retval status [SUCCESS, FAIL] + */ +uint8_t flash_erase_page( uint32_t addr, uint8_t nb_page ); + +/*! + * \brief Force erasing of a given nb page to the FLASH at the specified address. + * + * \param [in] addr FLASH address to start the erase + * \param [in] nb_page the number of page to erase. + * \retval status [SUCCESS, FAIL] + */ +uint8_t flash_force_erase_page( uint32_t addr, uint8_t nb_page ); + +/*! + * \brief Writes the given buffer to the FLASH at the specified address. + * + * \param [in] addr FLASH address to write to + * \param [in] buffer Pointer to the buffer to be written. + * \param [in] size Size of the buffer to be written. + * \retval status [Real_size_written, FAIL] + */ +uint32_t flash_write_buffer( uint32_t addr, uint8_t* buffer, uint32_t size ); + +/*! + * \brief Reads the FLASH at the specified address to the given buffer. + * + * \param [in] addr FLASH address to read from + * \param [out] buffer Pointer to the buffer to be written with read data. + * \param [in] size Size of the buffer to be read. + * \retval status [SUCCESS, FAIL] + */ +void flash_read_buffer( uint32_t addr, uint8_t* buffer, uint32_t size ); + +/*! + * \brief Reads the FLASH at the specified address to the given buffer. + * + * \retval User flash start address. + */ +uint32_t flash_get_user_start_addr( void ); + +/*! + * \brief Set the FLASH user start addr. + * + * \param [in] addr User flash start address. + */ +void flash_set_user_start_addr( uint32_t addr ); + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_FLASH_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_gpio.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_gpio.h new file mode 100644 index 0000000..c4ae578 --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_gpio.h @@ -0,0 +1,216 @@ +/*! + * \file smtc_hal_gpio.h + * + * \brief Board specific package GPIO API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ +#ifndef __SMTC_HAL_GPIO_H__ +#define __SMTC_HAL_GPIO_H__ + +#ifdef __cplusplus +extern "C" { +#endif +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +#include "smtc_hal_gpio_pin_names.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/*! + * \brief GPIO setup data structure + */ +typedef struct hal_gpio_s +{ + hal_gpio_pin_names_t pin; + uint32_t mode; + uint32_t pull; + uint32_t speed; + uint32_t alternate; +} hal_gpio_t; + +/*! + * \brief GPIO IRQ data context + */ +typedef struct hal_gpio_irq_s +{ + hal_gpio_pin_names_t pin; + void* context; + void ( *callback )( void* context ); +} hal_gpio_irq_t; + +/*! + * \brief GPIO Pull modes + */ +typedef enum gpio_pull_mode_e +{ + HAL_GPIO_PULL_MODE_NONE = 0, + HAL_GPIO_PULL_MODE_UP = 1, + HAL_GPIO_PULL_MODE_DOWN = 2, +} gpio_pull_mode_t; + +/*! + * \brief GPIO IRQ modes + */ +typedef enum gpio_irq_mode_e +{ + HAL_GPIO_IRQ_MODE_OFF = 0, + HAL_GPIO_IRQ_MODE_RISING = 1, + HAL_GPIO_IRQ_MODE_FALLING = 2, + HAL_GPIO_IRQ_MODE_RISING_FALLING = 3, +} gpio_irq_mode_t; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Initializes given pin as output with given initial value + * + * \param [in] pin MCU pin to be initialized + * \param [in] value MCU initial pit state + * + */ +void hal_gpio_init_out( const hal_gpio_pin_names_t pin, const uint32_t value ); + +/*! + * \brief Deinitializes given pin + * + * \param [in] pin MCU pin to be deinitialized + * + */ +void hal_gpio_deinit( const hal_gpio_pin_names_t pin ); + +/*! + * \brief Initializes given pin as input + * + * \param [in] pin MCU pin to be initialized + * \param [in] pull_mode MCU pin pull mode [HAL_GPIO_PULL_MODE_NONE, + * HAL_GPIO_PULL_MODE_UP, + * HAL_GPIO_PULL_MODE_DOWN] + * \param [in] irq_mode MCU IRQ mode [HAL_GPIO_IRQ_MODE_OFF, + * HAL_GPIO_IRQ_MODE_RISING, + * HAL_GPIO_IRQ_MODE_FALLING, + * HAL_GPIO_IRQ_MODE_RISING_FALLING] + * \param [in] irq Pointer to IRQ data context. + * NULL when HAL_GPIO_IRQ_MODE_OFF + * pin parameter is initialized + */ +void hal_gpio_init_in( const hal_gpio_pin_names_t pin, const gpio_pull_mode_t pull_mode, const gpio_irq_mode_t irq_mode, + hal_gpio_irq_t* irq ); + +/*! + * \brief Attaches given callback to the MCU IRQ handler + * + * \param [in] irq Pointer to IRQ data context + */ +void hal_gpio_irq_attach( const hal_gpio_irq_t* irq ); + +/*! + * \brief Detattaches callback from the MCU IRQ handler + * + * \param [in] irq Pointer to IRQ data context + */ +void hal_gpio_irq_deatach( const hal_gpio_irq_t* irq ); + +/*! + * \brief Enables all GPIO MCU interrupts + */ +void hal_gpio_irq_enable( void ); + +/*! + * \brief Disables all GPIO MCU interrupts + */ +void hal_gpio_irq_disable( void ); + +/*! + * \brief Sets MCU pin to given value + * + * \param [in] pin MCU pin to be set + * \param [in] value MCU pin state to be set + */ +void hal_gpio_set_value( const hal_gpio_pin_names_t pin, const uint32_t value ); + +/*! + * \brief Toggles MCU pin state value + * + * \param [in] pin MCU pin to be toggled + */ +void hal_gpio_toggle( const hal_gpio_pin_names_t pin ); + +/*! + * \brief Gets MCU pin state value + * + * \param [in] pin MCU pin to be read + * + * \retval value Current MCU pin state + */ +uint32_t hal_gpio_get_value( const hal_gpio_pin_names_t pin ); + +/*! + * \brief Indicates if there are gpio IRQs pending. + * + * \retval pendig [true: IRQ pending + * false: No IRQ pending] + */ +bool hal_gpio_is_pending_irq( void ); + +/*! + * \brief EXTI IRQ Handler. + */ +void EXTI0_IRQHandler( void ); +void EXTI1_IRQHandler( void ); +void EXTI2_IRQHandler( void ); +void EXTI3_IRQHandler( void ); +void EXTI4_IRQHandler( void ); +void EXTI9_5_IRQHandler( void ); +void EXTI15_10_IRQHandler( void ); + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_GPIO_H__ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_gpio_pin_names.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_gpio_pin_names.h new file mode 100644 index 0000000..d80c03b --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_gpio_pin_names.h @@ -0,0 +1,118 @@ +/*! + * \file smtc_hal_gpio_pin_names.h + * + * \brief Defines NucleoL073 platform pin names + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __SMTC_HAL_GPIO_PIN_NAMES_H__ +#define __SMTC_HAL_GPIO_PIN_NAMES_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/*! + * \brief HAL Gpio pin name + */ +typedef enum hal_gpio_pin_names_e +{ + // GPIOA + PA_0 = 0x00, + PA_1 = 0x01, + PA_2 = 0x02, + PA_3 = 0x03, + PA_4 = 0x04, + PA_5 = 0x05, + PA_6 = 0x06, + PA_7 = 0x07, + PA_8 = 0x08, + PA_9 = 0x09, + PA_10 = 0x0A, + PA_11 = 0x0B, + PA_12 = 0x0C, + PA_13 = 0x0D, + PA_14 = 0x0E, + PA_15 = 0x0F, + // GPIOB + PB_0 = 0x10, + PB_1 = 0x11, + PB_2 = 0x12, + PB_3 = 0x13, + PB_4 = 0x14, + PB_5 = 0x15, + PB_6 = 0x16, + PB_7 = 0x17, + PB_8 = 0x18, + PB_9 = 0x19, + // GPIOC + PC_14 = 0x2E, + PC_15 = 0x2F, + // GPIOE + PE_4 = 0x44, + // GPIOH + PH_0 = 0x70, + PH_1 = 0x71, + PH_3 = 0x73, + // ADC internal channels + ADC_TEMP = 0xF0, + ADC_VREF = 0xF1, + ADC_VBAT = 0xF2, + // Not connected + NC = -1 +} hal_gpio_pin_names_t; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_GPIO_PIN_NAMES_H__ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_i2c.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_i2c.h new file mode 100644 index 0000000..861f61e --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_i2c.h @@ -0,0 +1,199 @@ +/*! + * \file smtc_hal_i2c.h + * + * \brief Board specific package I2C API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __SMTC_HAL_I2C_H__ +#define __SMTC_HAL_I2C_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include +#include "stm32wbxx_hal.h" +#include "utilities.h" +#include "smtc_hal_gpio_pin_names.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/*! + * \brief I2C structure + */ +typedef struct hal_i2c_s +{ + I2C_TypeDef* interface; + I2C_HandleTypeDef handle; + struct + { + hal_gpio_pin_names_t sda; + hal_gpio_pin_names_t scl; + } pins; +} hal_i2c_t; + +/*! + * \brief I2C peripheral ID + */ +typedef enum +{ + I2C_1, + I2C_2, +} i2c_id_t; + +/*! + * \brief Operation Mode for the I2C + */ +typedef enum +{ + MODE_I2C = 0, + MODE_SMBUS_DEVICE, + MODE_SMBUS_HOST +} i2c_mode; + +/*! + * \brief I2C signal duty cycle + */ +typedef enum +{ + I2C_DUTY_CYCLE_2 = 0, + I2C_DUTY_CYCLE_16_9 +} i_2c_duty_cycle; + +/*! + * \brief I2C select if the acknowledge in after the 7th or 10th bit + */ +typedef enum +{ + I2C_ACK_ADD_7_BIT = 0, + I2C_ACK_ADD_10_BIT +} i2c_ack_addr_mode; + +/*! + * \brief Internal device address size + */ +typedef enum +{ + I2C_ADDR_SIZE_8 = 0, + I2C_ADDR_SIZE_16, +} i2c_addr_size; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Initializes the I2C object and MCU peripheral + * + * \param [in] id I2C interface id [1:N] + * \param [in] sda I2C SDA pin name to be used + * \param [in] scl I2C SCL pin name to be used + */ +void hal_i2c_init( const uint32_t id, const hal_gpio_pin_names_t sda, const hal_gpio_pin_names_t scl ); + +/*! + * \brief DeInitializes the I2C object and MCU peripheral + * + * \param [in] id I2C interface id [1:N] + */ +void hal_i2c_deinit( const uint32_t id ); + +/*! + * \brief Write data to the I2C device + * + * \param [in] id I2C interface id [1:N] + * \param [in] device_addr device address + * \param [in] addr data address + * \param [in] data data to write + */ +uint8_t hal_i2c_write( const uint32_t id, uint8_t device_addr, uint16_t addr, uint8_t data ); + +/*! + * \brief Write data buffer to the I2C device + * + * \param [in] id I2C interface id [1:N] + * \param [in] device_addr device address + * \param [in] addr data address + * \param [in] buffer data buffer to write + * \param [in] size number of bytes to write + */ +uint8_t hal_i2c_write_buffer( const uint32_t id, uint8_t device_addr, uint16_t addr, uint8_t* buffer, uint16_t size ); + +/*! + * \brief Read data from the I2C device + * + * \param [in] id I2C interface id [1:N] + * \param [in] device_addr device address + * \param [in] addr data address + * \param [out] data data to read + */ +uint8_t hal_i2c_read( const uint32_t id, uint8_t device_addr, uint16_t addr, uint8_t* data ); + +/*! + * \brief Read data buffer from the I2C device + * + * \param [in] id I2C interface id [1:N] + * \param [in] device_addr device address + * \param [in] addr data address + * \param [out] buffer data buffer to read + * \param [in] size number of data bytes to read + */ +uint8_t hal_i2c_read_buffer( const uint32_t id, uint8_t device_addr, uint16_t addr, uint8_t* buffer, uint16_t size ); + +/*! + * \brief Sets the internal device address size + * + * \param [in] addr_size Internal address size + */ +void hal_i2c_set_addr_size( i2c_addr_size addr_size ); + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_I2C_H__ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_mcu.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_mcu.h new file mode 100644 index 0000000..c5b3ad6 --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_mcu.h @@ -0,0 +1,225 @@ +/*! + * \file smtc_hal_mcu.h + * + * \brief Board specific package MCU API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ +#ifndef __SMTC_HAL_MCU_H__ +#define __SMTC_HAL_MCU_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/*! + * \brief Begins critical section \note this call adds a mask variable in the context + */ +#define CRITICAL_SECTION_BEGIN( ) \ + uint32_t mask; \ + hal_mcu_critical_section_begin( &mask ) + +/*! + * \brief Ends critical section \note this shall be called in the same context as previous CRITICAL_SECTION_BEGIN( ) + */ +#define CRITICAL_SECTION_END( ) hal_mcu_critical_section_end( &mask ) + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Disable interrupts, begins critical section + * + * \param [in] mask Pointer to a variable where to store the CPU IRQ mask + */ +void hal_mcu_critical_section_begin( uint32_t* mask ); + +/*! + * \brief Ends critical section + * + * \param [in] mask Pointer to a variable where the CPU IRQ mask was stored + */ +void hal_mcu_critical_section_end( uint32_t* mask ); + +/*! + * \brief Initializes HAL used MCU + */ +void hal_mcu_init( void ); + +/*! + * \brief Initializes MCU after a stop mode + */ +void hal_mcu_reinit( void ); + +/*! + * \brief Initializes HAL used Peripherals + */ +void hal_mcu_init_periph( void ); + +/*! + * \brief Disable irq at core side + */ +void hal_mcu_disable_irq( void ); + +/*! + * \brief Enable irq at core side + */ +void hal_mcu_enable_irq( void ); + +/*! + * \brief Resets the MCU + */ +void hal_mcu_reset( void ); + +/*! + * \brief To be called in case of panic on mcu side + */ +void hal_mcu_panic( void ); + +/*! + * \brief Initializes HAL used MCU radio pins + * + * \param [in] context Pointer to a variable holding the communication interface + * id as well as the radio pins assignment. + */ +void hal_mcu_init_radio( const void* context ); + +/*! + * \brief Sets the MCU in sleep mode for the given number of seconds. + * + * \param [in] seconds Number of seconds to stay in sleep mode + */ +void hal_mcu_set_sleep_for_s( const int32_t seconds ); + +/*! + * \brief Waits for delay microseconds + * + * \param [in] microseconds Delay to wait in microseconds + */ +void hal_mcu_wait_us( const int32_t microseconds ); + +/*! + * \brief Get Vref intern from the MCU in mV + * + * \retval Vref In in mV. + */ +uint16_t hal_mcu_get_vref_level( void ); + +/*! + * \brief Activate the forward of the LSE on RCO pin + * + * \param enable Enable or disable the LSCO + */ +void hal_mcu_system_clock_forward_LSE( bool enable ); + +/*! + * \brief Prints debug trace + * + * \param variadics arguments + */ +void hal_mcu_trace_print( const char* fmt, ... ); + +/*! + * \brief Suspend low power process and avoid looping on it + */ +void hal_mcu_disable_low_power_wait( void ); + +/*! + * \brief Enable low power process + */ +void hal_mcu_enable_low_power_wait( void ); + +/*! + * \brief Suspend once low power process and avoid looping on it once + */ +void hal_mcu_disable_once_low_power_wait( void ); + +/*! + * \brief Enable/Disable partial sleep + */ +void hal_mcu_partial_sleep_enable( bool enable ); + +/*! + * \brief Enter in low power state + */ +void hal_mcu_low_power_handler( void ); + +/*! + * \brief Init the software watchdog + * + * \param value value in ms of the watchdog + */ +void hal_mcu_init_software_watchdog( uint32_t value ); + +/*! + * \brief Set the reload value of the software watchdog + * + * \param value value in ms of the watchdog + */ +void hal_mcu_set_software_watchdog_value( uint32_t value ); + +/*! + * \brief Start the software watchdog + */ +void hal_mcu_start_software_watchdog( void ); + +/*! + * \brief Reset the software watchdog + */ +void hal_mcu_reset_software_watchdog( void ); + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_MCU_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_options.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_options.h new file mode 100644 index 0000000..8b4a5e8 --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_options.h @@ -0,0 +1,103 @@ +/*! + * \file smtc_hal_options.h + * + * \brief SMTC Hardware abstraction layer OPTIONS management API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ +#ifndef __SMTC_HAL_OPTIONS_H__ +#define __SMTC_HAL_OPTIONS_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +#define HAL_FEATURE_OFF 0 +#define HAL_FEATURE_ON !HAL_FEATURE_OFF + +#define HAL_DBG_TRACE HAL_FEATURE_ON +#define HAL_DBG_TRACE_COLOR HAL_FEATURE_ON + +// HAL_FEATURE_ON to activate sleep mode + +// HAL_FEATURE_OFF to deactivate sleep mode +#define HAL_LOW_POWER_MODE HAL_FEATURE_ON + +// HAL_FEATURE_ON to enable debug probe, not disallocating corresponding pins +#define HAL_HW_DEBUG_PROBE HAL_FEATURE_OFF + + +#define HAL_USE_PRINTF_UART HAL_FEATURE_ON +#define HAL_PRINTF_UART_ID 1 +#define HAL_PRINT_BUFFER_SIZE 255 + +#define HAL_RADIO_SPI_ID 1 + +#define HAL_I2C_ID 1 + +// HAL_FEATURE_OFF to not use watchdog +#define HAL_USE_WATCHDOG HAL_FEATURE_OFF + +/*! + * Watchdog counter reload value + * + * \remark The period must be lower than MCU watchdog period + */ +#define HAL_WATCHDOG_RELOAD_PERIOD_SECONDS 20 + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_OPTIONS_H__ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_rng.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_rng.h new file mode 100644 index 0000000..f0be11c --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_rng.h @@ -0,0 +1,98 @@ +/*! + * \file smtc_hal_rng.h + * + * \brief Board specific package RNG API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ +#ifndef __SMTC_HAL_RNG_H__ +#define __SMTC_HAL_RNG_H__ + +#ifdef __cplusplus +extern "C" { +#endif +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Returns an hardware generated random number. + * + * \retval random Generated radom number + */ +uint32_t hal_rng_get_random( void ); + +/*! + * \brief Returns an hardware generated unsigned random number between min and max + * + * \param [in] val_1 first range unsigned value + * \param [in] val_2 second range unsigned value + * + * \retval random Generated random unsigned number between smallest value and biggest + * value between val_1 and val_2 + */ +uint32_t hal_rng_get_random_in_range( const uint32_t val_1, const uint32_t val_2 ); + +/*! + * \brief Returns an hardware generated signed random number between min and max + * + * \param [in] val_1 first range signed value + * \param [in] val_2 second range signed value + * + * \retval random Generated random signed number between smallest value and biggest + * value between val_1 and val_2 + */ +int32_t hal_rng_get_signed_random_in_range( const int32_t val_1, const int32_t val_2 ); + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_RNG_H__ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_rtc.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_rtc.h new file mode 100644 index 0000000..bfca902 --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_rtc.h @@ -0,0 +1,247 @@ +/*! + * \file smtc_hal_rtc.h + * + * \brief Board specific package RTC API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ +#ifndef __SMTC_HAL_RTC_H__ +#define __SMTC_HAL_RTC_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "stm32wbxx_hal.h" +#include "stm32wbxx_ll_rtc.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/*! + * \brief Temperature coefficient of the clock source + */ +#define RTC_TEMP_COEFFICIENT ( -0.035 ) + +/*! + * \brief Temperature coefficient deviation of the clock source + */ +#define RTC_TEMP_DEV_COEFFICIENT ( 0.0035 ) + +/*! + * \brief Turnover temperature of the clock source + */ +#define RTC_TEMP_TURNOVER ( 25.0 ) + +/*! + * \brief Turnover temperature deviation of the clock source + */ +#define RTC_TEMP_DEV_TURNOVER ( 5.0 ) + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/*! + * \brief RTC timer context + */ +typedef struct +{ + uint32_t time_ref_in_ticks; // Reference time + RTC_TimeTypeDef calendar_time; // Reference time in calendar format + RTC_DateTypeDef calendar_date; // Reference date in calendar format +} rtc_context_t; + +/*! + * \brief RTC structure + */ +typedef struct hal_rtc_s +{ + RTC_HandleTypeDef handle; + /*! + * Keep the value of the RTC timer when the RTC alarm is set + * Set with the \ref hal_rtc_set_context function + * Value is kept as a Reference to calculate alarm + */ + rtc_context_t context; +} hal_rtc_t; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Initializes the MCU RTC peripheral + */ +void hal_rtc_init( void ); + +/*! + * \brief Returns the current RTC time in seconds + * + * \remark Used for scheduling autonomous retransmissions (i.e: NbTrans), + * transmitting MAC answers, basically any delay without accurate time + * constraints. It is also used to measure the time spent inside the + * LoRaWAN process for the integrated failsafe. + * + * \retval rtc_time_s Current RTC time in seconds + */ +uint32_t hal_rtc_get_time_s( void ); + +/*! + * \brief Returns the current RTC time in milliseconds + * + * \remark Used to timestamp radio events (i.e: end of TX), will also be used + * for ClassB + * + * \retval rtc_time_ms Current RTC time in milliseconds wraps every 49 days + */ +uint32_t hal_rtc_get_time_ms( void ); + +/*! + * \brief Waits delay milliseconds by polling RTC + * + * \param [in] milliseconds Delay in ms + */ +void hal_rtc_delay_in_ms( const uint32_t milliseconds ); + +/*! + * \brief Sets the rtc wakeup timer for seconds parameter. The RTC will generate an IRQ + * to wakeup the MCU. + * + * \param [in] seconds Number of seconds before wakeup + */ +void hal_rtc_wakeup_timer_set_s( const int32_t seconds ); + +/*! + * \brief Sets the rtc wakeup timer for milliseconds parameter. The RTC will generate + * an IRQ to wakeup the MCU. + * + * \param [in] milliseconds Number of seconds before wakeup + */ +void hal_rtc_wakeup_timer_set_ms( const int32_t milliseconds ); + +/*! + * \brief Stops the Timer + */ +void hal_rtc_stop_timer( void ); + +/*! + * \brief Set the RTC time reference in ticks + * + * \retval time_ref_in_ticks RTC time reference in ticks + */ +uint32_t hal_rtc_set_time_ref_in_ticks( void ); + +/*! + * \brief Get the RTC time reference in ticks + * + * \retval time_ref_in_ticks RTC time reference in ticks + */ +uint32_t hal_rtc_get_time_ref_in_ticks( void ); + +/*! + * \brief Get the RTC timer elapsed time since the last Alarm was set + * + * \retval RTC Elapsed time since the last alarm in ticks. + */ +uint32_t hal_rtc_get_timer_elapsed_value( void ); + +/*! + * \brief Get the RTC timer value + * + * \retval RTC Timer value + */ +uint32_t hal_rtc_get_timer_value( void ); + +/*! + * \brief Converts time in ms to time in ticks + * + * \param [in] milliseconds Time in milliseconds + * \retval milliseconds Time in timer ticks + */ +uint32_t hal_rtc_ms_2_tick( const uint32_t milliseconds ); + +/*! + * \brief Converts time in ticks to time in ms + * + * \param [in] tick Time in timer ticks + * \retval tick Time in milliseconds + */ +uint32_t hal_rtc_tick_2_ms( const uint32_t tick ); + +/*! + * \brief returns the wake up time in ticks + * + * \retval wake up time in ticks + */ +uint32_t hal_rtc_get_minimum_timeout( void ); + +/*! + * \brief Computes the temperature compensation for a period of time on a + * specific temperature. + * + * \param [in] period Time period to compensate in milliseconds + * \param [in] temperature Current temperature + * + * \retval Compensated time period + */ +uint32_t hal_rtc_temp_compensation( uint32_t period, float temperature ); + +/*! + * \brief Stops the Alarm + */ +void hal_rtc_stop_alarm( void ); + +/*! + * \brief Starts wake up alarm + * + * \note Alarm in RtcTimerContext.Time + timeout + * + * \param [in] timeout Timeout value in ticks + */ +void hal_rtc_start_alarm( uint32_t timeout ); + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_RTC_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_spi.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_spi.h new file mode 100644 index 0000000..1da5e69 --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_spi.h @@ -0,0 +1,114 @@ +/*! + * \file smtc_hal_spi.h + * + * \brief Board specific package SPI API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ +#ifndef __SMTC_HAL_SPI_H__ +#define __SMTC_HAL_SPI_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "stm32wbxx_hal.h" +#include "stm32wbxx_ll_spi.h" +#include "smtc_hal_gpio_pin_names.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/*! + * \brief SPI structure + */ +typedef struct hal_spi_s +{ + SPI_TypeDef* interface; + SPI_HandleTypeDef handle; + struct + { + hal_gpio_pin_names_t mosi; + hal_gpio_pin_names_t miso; + hal_gpio_pin_names_t sclk; + } pins; +} hal_spi_t; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Initializes the MCU SPI peripheral + * + * \param [in] id SPI interface id [1:N] + * \param [in] mosi SPI MOSI pin name to be used + * \param [in] miso SPI MISO pin name to be used + * \param [in] sclk SPI SCLK pin name to be used + */ +void hal_spi_init( const uint32_t id, const hal_gpio_pin_names_t mosi, const hal_gpio_pin_names_t miso, + const hal_gpio_pin_names_t sclk ); + +/*! + * Deinitialize the MCU SPI peripheral + * + * \param [in] id SPI interface id [1:N] + */ +void hal_spi_deinit( const uint32_t id ); + +/*! + * \brief Sends out_data and receives in_data + * + * \param [in] id SPI interface id [1:N] + * \param [in] out_data Byte to be sent + + * \retval in_data Received byte. + */ +uint16_t hal_spi_in_out( const uint32_t id, const uint16_t out_data ); + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_SPI_H__ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_tmr.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_tmr.h new file mode 100644 index 0000000..fa01234 --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_tmr.h @@ -0,0 +1,118 @@ +/*! + * \file smtc_hal_tmr.h + * + * \brief Board specific package HW timer API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __SMTC_HAL_TMR_H__ +#define __SMTC_HAL_TMR_H__ + +#ifdef __cplusplus +extern "C" { +#endif +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/*! + * \brief Timer IRQ handling data context + */ +typedef struct hal_tmr_irq_s +{ + void* context; + void ( *callback )( void* context ); +} hal_tmr_irq_t; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Initializes the MCU TMR peripheral + */ +void hal_tmr_init( void ); + +/*! + * \brief Starts the provided timer objet for the given time + * + * \param [in] milliseconds Number of milliseconds + * \param [in] tmr_irq Timer IRQ handling data ontext + */ +void hal_tmr_start( const uint32_t milliseconds, const hal_tmr_irq_t* tmr_irq ); + +/*! + * \brief Starts the provided timer objet for the given time + */ +void hal_tmr_stop( void ); + +/*! + * \brief Returns the current TMR time in milliseconds + * + * \remark is used to timestamp radio events (end of TX), will also be used for + * + * \retval tmr_time_ms Current TMR time in milliseconds wraps every 49 days + */ +uint32_t hal_tmr_get_time_ms( void ); + +/*! + * \brief Enables timer interrupts (HW timer only) + */ +void hal_tmr_irq_enable( void ); + +/*! + * \brief Disables timer interrupts (HW timer only) + */ +void hal_tmr_irq_disable( void ); + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_TMR_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_tmr_list.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_tmr_list.h new file mode 100644 index 0000000..2a9e022 --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_tmr_list.h @@ -0,0 +1,187 @@ +/*! + * \file smtc_hal_tmr_list.h + * + * \brief Board specific package HW timer API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __SMTC_HAL_TMR_LIST_H__ +#define __SMTC_HAL_TMR_LIST_H__ + +#ifdef __cplusplus +extern "C" { +#endif +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ +#include +#include // C99 types +#include // bool type + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/*! + * \brief Timer object description + */ +typedef struct timer_event_s +{ + uint32_t timestamp; //! Current timer value + uint32_t reload_value; //! Timer delay value + bool is_started; //! Is the timer currently running + bool is_next_2_expire; //! Is the next timer to expire + void ( *callback )( void* context ); //! Timer IRQ callback function + void* context; //! User defined data object pointer to pass back + struct timer_event_s* next; //! Pointer to the next Timer object. +} timer_event_t; + +/*! + * \brief Timer time variable definition + */ +#ifndef timer_time_t +typedef uint32_t timer_time_t; +#define TIMERTIME_T_MAX ( ( uint32_t ) ~0 ) +#endif + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Initializes the timer object + * + * \remark TimerSetValue function must be called before starting the timer. + * this function initializes timestamp and reload value at 0. + * + * \param [in] obj Structure containing the timer object parameters + * \param [in] callback Function callback called at the end of the timeout + */ +void timer_init( timer_event_t* obj, void ( *callback )( void* context ) ); + +/*! + * \brief Sets a user defined object pointer + * + * \param [in] obj Structure containing the timer object parameters + * \param [in] context User defined data object pointer to pass back + * on IRQ handler callback + */ +void timer_set_context( timer_event_t* obj, void* context ); + +/*! + * \brief Timer IRQ event handler + */ +void timer_irq_handler( void ); + +/*! + * \brief Check if a timer is running + * + * \retval status returns if a timer is running [true: yes, + * false: no] + */ +bool is_timer_running( void ); + +/*! + * \brief Starts and adds the timer object to the list of timer events + * + * \param [in] obj Structure containing the timer object parameters + */ +void timer_start( timer_event_t* obj ); + +/*! + * \brief Checks if the provided timer is running + * + * \param [in] obj Structure containing the timer object parameters + * + * \retval status returns the timer activity status [true: Started, + * false: Stopped] + */ +bool timer_is_started( timer_event_t* obj ); + +/*! + * \brief Stops and removes the timer object from the list of timer events + * + * \param [in] obj Structure containing the timer object parameters + */ +void timer_stop( timer_event_t* obj ); + +/*! + * \brief Resets the timer object + * + * \param [in] obj Structure containing the timer object parameters + */ +void timer_reset( timer_event_t* obj ); + +/*! + * \brief Set timer new timeout value + * + * \param [in] obj Structure containing the timer object parameters + * \param [in] value New timer timeout value + */ +void timer_set_value( timer_event_t* obj, uint32_t value ); + +/*! + * \brief Return the Time elapsed since a fix moment in Time + * + * \remark TimerGetElapsedTime will return 0 for argument 0. + * + * \param [in] past fix moment in Time + * \retval time returns elapsed time + */ +timer_time_t timer_get_elapsed_time( timer_time_t past ); + +/*! + * \brief Computes the temperature compensation for a period of time on a + * specific temperature. + * + * \param [in] period Time period to compensate + * \param [in] temperature Current temperature + * + * \retval Compensated time period + */ +timer_time_t timer_temp_compensation( timer_time_t period, float temperature ); + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_TMR_LIST_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_uart.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_uart.h new file mode 100644 index 0000000..1cb4ff7 --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_uart.h @@ -0,0 +1,106 @@ +/*! + * \file smtc_hal_uart.h + * + * \brief Board specific package UART API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ +#ifndef __SMTC_HAL_UART_H__ +#define __SMTC_HAL_UART_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "stm32wbxx_hal.h" +#include "smtc_hal_gpio_pin_names.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Initializes the MCU UART peripheral + * + * \param [in] id UART interface id [1:N] + * \param [in] uart_tx UART TX pin name to be used + * \param [in] uart_rx UART RX pin name to be used + */ +void hal_uart_init( const uint32_t id, const hal_gpio_pin_names_t uart_tx, const hal_gpio_pin_names_t uart_rx ); + +/*! + * \brief Deinitializes the MCU UART peripheral + * + * \param [in] id UART interface id [1:N] + */ +void hal_uart_deinit( const uint32_t id ); + +/*! + * \brief Send an amount on data on the UART bus + * + * \param [in] id UART interface id [1:N] + * \param [in] buff buffer containing data to send + * \param [in] len data length to send + */ +void hal_uart_tx( const uint32_t id, uint8_t* buff, uint16_t len ); + +/*! + * \brief Receive an amount on data on the UART bus + * + * \param [in] id UART interface id [1:N] + * \param [in] rx_buffer buffer receiving data + * \param [in] len data length to receive + */ +void hal_uart_rx( const uint32_t id, uint8_t* rx_buffer, uint8_t len ); + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_UART_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Inc/smtc_hal/smtc_hal_watchdog.h b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_watchdog.h new file mode 100644 index 0000000..4439146 --- /dev/null +++ b/smtc_tracker_app/Inc/smtc_hal/smtc_hal_watchdog.h @@ -0,0 +1,88 @@ +/*! + * \file smtc_hal_watchdog.h + * + * \brief Board specific package WATCHDOG management API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ +#ifndef __SMTC_HAL_WATCHDOG_H__ +#define __SMTC_HAL_WATCHDOG_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Initializes the MCU watchdog peripheral + * + * \remark The watchdog period is equal to WATCHDOG_RELOAD_PERIOD seconds + */ +void hal_watchdog_init( void ); + +/*! + * \brief Reloads watchdog counter + * + * \remark Application has to call this function periodically. + * The call period must be less than WATCHDOG_RELOAD_PERIOD + * + */ +void hal_watchdog_reload( void ); + +#ifdef __cplusplus +} +#endif + +#endif // __SMTC_HAL_WATCHDOG_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Inc/stm32_lpm_if.h b/smtc_tracker_app/Inc/stm32_lpm_if.h new file mode 100644 index 0000000..70abeca --- /dev/null +++ b/smtc_tracker_app/Inc/stm32_lpm_if.h @@ -0,0 +1,81 @@ +/* USER CODE BEGIN Header */ +/** +****************************************************************************** +* @file stm32_lpm_if.h +* @brief Header for stm32_lpm_if.c module (device specific LP management) +****************************************************************************** +* @attention +* + *

© Copyright (c) 2019 STMicroelectronics. +* All rights reserved.

+* + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause +* +****************************************************************************** +*/ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32_LPM_IF_H +#define __STM32_LPM_IF_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ + +/** + * @brief Enters Low Power Off Mode + * @param none + * @retval none + */ +void PWR_EnterOffMode( void ); +/** + * @brief Exits Low Power Off Mode + * @param none + * @retval none + */ +void PWR_ExitOffMode( void ); + +/** + * @brief Enters Low Power Stop Mode + * @note ARM exists the function when waking up + * @param none + * @retval none + */ +void PWR_EnterStopMode( void ); +/** + * @brief Exits Low Power Stop Mode + * @note Enable the pll at 32MHz + * @param none + * @retval none + */ +void PWR_ExitStopMode( void ); + +/** + * @brief Enters Low Power Sleep Mode + * @note ARM exits the function when waking up + * @param none + * @retval none + */ +void PWR_EnterSleepMode( void ); + +/** + * @brief Exits Low Power Sleep Mode + * @note ARM exits the function when waking up + * @param none + * @retval none + */ +void PWR_ExitSleepMode( void ); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32_LPM_IF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Inc/stm32wbxx_hal_conf.h b/smtc_tracker_app/Inc/stm32wbxx_hal_conf.h new file mode 100644 index 0000000..735fca7 --- /dev/null +++ b/smtc_tracker_app/Inc/stm32wbxx_hal_conf.h @@ -0,0 +1,359 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_conf.h + * @author MCD Application Team + * @brief HAL configuration file. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32WBxx_HAL_CONF_H +#define __STM32WBxx_HAL_CONF_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/* ########################## Module Selection ############################## */ +/** + * @brief This is the list of modules to be used in the HAL driver + */ +#define HAL_MODULE_ENABLED +#define HAL_ADC_MODULE_ENABLED +/*#define HAL_CRYP_MODULE_ENABLED */ +/*#define HAL_COMP_MODULE_ENABLED */ +/*#define HAL_CRC_MODULE_ENABLED */ +#define HAL_HSEM_MODULE_ENABLED +#define HAL_I2C_MODULE_ENABLED +/*#define HAL_I2S_MODULE_ENABLED */ +#define HAL_IPCC_MODULE_ENABLED +/*#define HAL_IRDA_MODULE_ENABLED */ +#define HAL_IWDG_MODULE_ENABLED +/*#define HAL_LCD_MODULE_ENABLED */ +#define HAL_LPTIM_MODULE_ENABLED +#define HAL_PCD_MODULE_ENABLED +/*#define HAL_PKA_MODULE_ENABLED */ +/*#define HAL_QSPI_MODULE_ENABLED */ +#define HAL_RNG_MODULE_ENABLED +#define HAL_RTC_MODULE_ENABLED +/*#define HAL_SAI_MODULE_ENABLED */ +/*#define HAL_SMBUS_MODULE_ENABLED */ +/*#define HAL_SMARTCARD_MODULE_ENABLED */ +#define HAL_SPI_MODULE_ENABLED +#define HAL_TIM_MODULE_ENABLED +/*#define HAL_TSC_MODULE_ENABLED */ +#define HAL_UART_MODULE_ENABLED +#define HAL_USART_MODULE_ENABLED +#define HAL_WWDG_MODULE_ENABLED +#define HAL_EXTI_MODULE_ENABLED +#define HAL_CORTEX_MODULE_ENABLED +#define HAL_DMA_MODULE_ENABLED +#define HAL_FLASH_MODULE_ENABLED +#define HAL_GPIO_MODULE_ENABLED +#define HAL_PWR_MODULE_ENABLED +#define HAL_RCC_MODULE_ENABLED + +#define USE_HAL_ADC_REGISTER_CALLBACKS 0u +#define USE_HAL_COMP_REGISTER_CALLBACKS 0u +#define USE_HAL_CRYP_REGISTER_CALLBACKS 0u +#define USE_HAL_I2C_REGISTER_CALLBACKS 0u +#define USE_HAL_I2S_REGISTER_CALLBACKS 0u +#define USE_HAL_IRDA_REGISTER_CALLBACKS 0u +#define USE_HAL_LPTIM_REGISTER_CALLBACKS 0u +#define USE_HAL_PCD_REGISTER_CALLBACKS 0u +#define USE_HAL_PKA_REGISTER_CALLBACKS 0u +#define USE_HAL_QSPI_REGISTER_CALLBACKS 0u +#define USE_HAL_RNG_REGISTER_CALLBACKS 0u +#define USE_HAL_RTC_REGISTER_CALLBACKS 0u +#define USE_HAL_SAI_REGISTER_CALLBACKS 0u +#define USE_HAL_SMARTCARD_REGISTER_CALLBACKS 0u +#define USE_HAL_SMBUS_REGISTER_CALLBACKS 0u +#define USE_HAL_SPI_REGISTER_CALLBACKS 0u +#define USE_HAL_TIM_REGISTER_CALLBACKS 0u +#define USE_HAL_TSC_REGISTER_CALLBACKS 0u +#define USE_HAL_UART_REGISTER_CALLBACKS 0u +#define USE_HAL_USART_REGISTER_CALLBACKS 0u +#define USE_HAL_WWDG_REGISTER_CALLBACKS 0u + +/* ########################## Oscillator Values adaptation ####################*/ +/** + * @brief Adjust the value of External High Speed oscillator (HSE) used in your application. + * This value is used by the RCC HAL module to compute the system frequency + * (when HSE is used as system clock source, directly or through the PLL). + */ +#if !defined (HSE_VALUE) +#define HSE_VALUE 32000000U /*!< Value of the External oscillator in Hz */ +#endif /* HSE_VALUE */ + +#if !defined (HSE_STARTUP_TIMEOUT) + #define HSE_STARTUP_TIMEOUT ((uint32_t)100) /*!< Time out for HSE start up, in ms */ +#endif /* HSE_STARTUP_TIMEOUT */ + +/** + * @brief Internal Multiple Speed oscillator (MSI) default value. + * This value is the default MSI range value after Reset. + */ +#if !defined (MSI_VALUE) + #define MSI_VALUE ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/ +#endif /* MSI_VALUE */ + +/** + * @brief Internal High Speed oscillator (HSI) value. + * This value is used by the RCC HAL module to compute the system frequency + * (when HSI is used as system clock source, directly or through the PLL). + */ +#if !defined (HSI_VALUE) +#define HSI_VALUE 16000000U /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI_VALUE */ + +/** + * @brief Internal Low Speed oscillator (LSI1) value. + */ +#if !defined (LSI1_VALUE) + #define LSI1_VALUE ((uint32_t)32000) /*!< LSI1 Typical Value in Hz*/ +#endif /* LSI1_VALUE */ /*!< Value of the Internal Low Speed oscillator in Hz + The real value may vary depending on the variations + in voltage and temperature.*/ +/** + * @brief Internal Low Speed oscillator (LSI2) value. + */ +#if !defined (LSI2_VALUE) + #define LSI2_VALUE ((uint32_t)32000) /*!< LSI2 Typical Value in Hz*/ +#endif /* LSI2_VALUE */ /*!< Value of the Internal Low Speed oscillator in Hz + The real value may vary depending on the variations + in voltage and temperature.*/ + +/** + * @brief External Low Speed oscillator (LSE) value. + * This value is used by the UART, RTC HAL module to compute the system frequency + */ +#if !defined (LSE_VALUE) +#define LSE_VALUE 32768U /*!< Value of the External oscillator in Hz*/ +#endif /* LSE_VALUE */ + +/** + * @brief Internal Multiple Speed oscillator (HSI48) default value. + * This value is the default HSI48 range value after Reset. + */ +#if !defined (HSI48_VALUE) + #define HSI48_VALUE ((uint32_t)48000000) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI48_VALUE */ + +#if !defined (LSE_STARTUP_TIMEOUT) +#define LSE_STARTUP_TIMEOUT 5000U /*!< Time out for LSE start up, in ms */ +#endif /* HSE_STARTUP_TIMEOUT */ + +/** + * @brief External clock source for SAI1 peripheral + * This value is used by the RCC HAL module to compute the SAI1 & SAI2 clock source + * frequency. + */ +#if !defined (EXTERNAL_SAI1_CLOCK_VALUE) + #define EXTERNAL_SAI1_CLOCK_VALUE ((uint32_t)2097000) /*!< Value of the SAI1 External clock source in Hz*/ +#endif /* EXTERNAL_SAI1_CLOCK_VALUE */ + +/* Tip: To avoid modifying this file each time you need to use different HSE, + === you can define the HSE value in your toolchain compiler preprocessor. */ + +/* ########################### System Configuration ######################### */ +/** + * @brief This is the HAL system configuration section + */ + +#define VDD_VALUE 3300U /*!< Value of VDD in mv */ +#define TICK_INT_PRIORITY 0U /*!< tick interrupt priority */ +#define USE_RTOS 0U +#define PREFETCH_ENABLE 1U +#define INSTRUCTION_CACHE_ENABLE 1U +#define DATA_CACHE_ENABLE 1U + +/* ########################## Assert Selection ############################## */ +/** + * @brief Uncomment the line below to expanse the "assert_param" macro in the + * HAL drivers code + */ +/* #define USE_FULL_ASSERT 1U */ + +/* ################## SPI peripheral configuration ########################## */ + +/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver + * Activated: CRC code is present inside driver + * Deactivated: CRC code cleaned from driver + */ + +#define USE_SPI_CRC 0U + +/* Includes ------------------------------------------------------------------*/ +/** + * @brief Include module's header file + */ +#ifdef HAL_DMA_MODULE_ENABLED + #include "stm32wbxx_hal_dma.h" +#endif /* HAL_DMA_MODULE_ENABLED */ + +#ifdef HAL_ADC_MODULE_ENABLED + #include "stm32wbxx_hal_adc.h" +#endif /* HAL_ADC_MODULE_ENABLED */ + +#ifdef HAL_COMP_MODULE_ENABLED + #include "stm32wbxx_hal_comp.h" +#endif /* HAL_COMP_MODULE_ENABLED */ + +#ifdef HAL_CORTEX_MODULE_ENABLED + #include "stm32wbxx_hal_cortex.h" +#endif /* HAL_CORTEX_MODULE_ENABLED */ + +#ifdef HAL_CRC_MODULE_ENABLED + #include "stm32wbxx_hal_crc.h" +#endif /* HAL_CRC_MODULE_ENABLED */ + +#ifdef HAL_CRYP_MODULE_ENABLED + #include "stm32wbxx_hal_cryp.h" +#endif /* HAL_CRYP_MODULE_ENABLED */ + +#ifdef HAL_EXTI_MODULE_ENABLED + #include "stm32wbxx_hal_exti.h" +#endif /* HAL_EXTI_MODULE_ENABLED */ + +#ifdef HAL_FLASH_MODULE_ENABLED + #include "stm32wbxx_hal_flash.h" +#endif /* HAL_FLASH_MODULE_ENABLED */ + +#ifdef HAL_GPIO_MODULE_ENABLED + #include "stm32wbxx_hal_gpio.h" +#endif /* HAL_GPIO_MODULE_ENABLED */ + +#ifdef HAL_HSEM_MODULE_ENABLED + #include "stm32wbxx_hal_hsem.h" +#endif /* HAL_HSEM_MODULE_ENABLED */ + +#ifdef HAL_I2C_MODULE_ENABLED + #include "stm32wbxx_hal_i2c.h" +#endif /* HAL_I2C_MODULE_ENABLED */ + +#ifdef HAL_I2S_MODULE_ENABLED + #include "stm32wbxx_hal_i2s.h" +#endif /* HAL_I2S_MODULE_ENABLED */ + +#ifdef HAL_IPCC_MODULE_ENABLED + #include "stm32wbxx_hal_ipcc.h" +#endif /* HAL_IPCC_MODULE_ENABLED */ + +#ifdef HAL_IRDA_MODULE_ENABLED + #include "stm32wbxx_hal_irda.h" +#endif /* HAL_IRDA_MODULE_ENABLED */ + +#ifdef HAL_IWDG_MODULE_ENABLED + #include "stm32wbxx_hal_iwdg.h" +#endif /* HAL_IWDG_MODULE_ENABLED */ + +#ifdef HAL_LCD_MODULE_ENABLED + #include "stm32wbxx_hal_lcd.h" +#endif /* HAL_LCD_MODULE_ENABLED */ + +#ifdef HAL_LPTIM_MODULE_ENABLED + #include "stm32wbxx_hal_lptim.h" +#endif /* HAL_LPTIM_MODULE_ENABLED */ + +#ifdef HAL_PCD_MODULE_ENABLED + #include "stm32wbxx_hal_pcd.h" +#endif /* HAL_PCD_MODULE_ENABLED */ + +#ifdef HAL_PKA_MODULE_ENABLED + #include "stm32wbxx_hal_pka.h" +#endif /* HAL_PKA_MODULE_ENABLED */ + +#ifdef HAL_PWR_MODULE_ENABLED + #include "stm32wbxx_hal_pwr.h" +#endif /* HAL_PWR_MODULE_ENABLED */ + +#ifdef HAL_QSPI_MODULE_ENABLED + #include "stm32wbxx_hal_qspi.h" +#endif /* HAL_QSPI_MODULE_ENABLED */ + +#ifdef HAL_RCC_MODULE_ENABLED + #include "stm32wbxx_hal_rcc.h" +#endif /* HAL_RCC_MODULE_ENABLED */ + +#ifdef HAL_RNG_MODULE_ENABLED + #include "stm32wbxx_hal_rng.h" +#endif /* HAL_RNG_MODULE_ENABLED */ + +#ifdef HAL_RTC_MODULE_ENABLED + #include "stm32wbxx_hal_rtc.h" +#endif /* HAL_RTC_MODULE_ENABLED */ + +#ifdef HAL_SAI_MODULE_ENABLED + #include "stm32wbxx_hal_sai.h" +#endif /* HAL_SAI_MODULE_ENABLED */ + +#ifdef HAL_SMARTCARD_MODULE_ENABLED + #include "stm32wbxx_hal_smartcard.h" +#endif /* HAL_SMARTCARD_MODULE_ENABLED */ + +#ifdef HAL_SMBUS_MODULE_ENABLED + #include "stm32wbxx_hal_smbus.h" +#endif /* HAL_SMBUS_MODULE_ENABLED */ + +#ifdef HAL_SPI_MODULE_ENABLED + #include "stm32wbxx_hal_spi.h" +#endif /* HAL_SPI_MODULE_ENABLED */ + +#ifdef HAL_TIM_MODULE_ENABLED + #include "stm32wbxx_hal_tim.h" +#endif /* HAL_TIM_MODULE_ENABLED */ + +#ifdef HAL_TSC_MODULE_ENABLED + #include "stm32wbxx_hal_tsc.h" +#endif /* HAL_TSC_MODULE_ENABLED */ + +#ifdef HAL_UART_MODULE_ENABLED + #include "stm32wbxx_hal_uart.h" +#endif /* HAL_UART_MODULE_ENABLED */ + +#ifdef HAL_USART_MODULE_ENABLED + #include "stm32wbxx_hal_usart.h" +#endif /* HAL_USART_MODULE_ENABLED */ + +#ifdef HAL_WWDG_MODULE_ENABLED + #include "stm32wbxx_hal_wwdg.h" +#endif /* HAL_WWDG_MODULE_ENABLED */ + +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT +/** + * @brief The assert_param macro is used for function's parameters check. + * @param expr If expr is false, it calls assert_failed function + * which reports the name of the source file and the source + * line number of the call that failed. + * If expr is true, it returns no value. + * @retval None + */ + #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ + void assert_failed(uint8_t* file, uint32_t line); +#else + #define assert_param(expr) ((void)0U) +#endif /* USE_FULL_ASSERT */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32WBxx_HAL_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Inc/stm32wbxx_it.h b/smtc_tracker_app/Inc/stm32wbxx_it.h new file mode 100644 index 0000000..9a8c0ee --- /dev/null +++ b/smtc_tracker_app/Inc/stm32wbxx_it.h @@ -0,0 +1,75 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file stm32wbxx_it.h + * @brief This file contains the headers of the interrupt handlers. + ****************************************************************************** + * @attention + * + *

© Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32WBxx_IT_H +#define __STM32WBxx_IT_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ +#include "app_common.h" +/* USER CODE END Includes */ + +/* Exported types ------------------------------------------------------------*/ +/* USER CODE BEGIN ET */ + +/* USER CODE END ET */ + +/* Exported constants --------------------------------------------------------*/ +/* USER CODE BEGIN EC */ + +/* USER CODE END EC */ + +/* Exported macro ------------------------------------------------------------*/ +/* USER CODE BEGIN EM */ + +/* USER CODE END EM */ + +/* Exported functions prototypes ---------------------------------------------*/ +void NMI_Handler(void); +void HardFault_Handler(void); +void MemManage_Handler(void); +void BusFault_Handler(void); +void UsageFault_Handler(void); +void SVC_Handler(void); +void DebugMon_Handler(void); +void PendSV_Handler(void); +//void SysTick_Handler(void); +void DMA1_Channel4_IRQHandler(void); +void LPUART1_IRQHandler(void); +void USB_LP_IRQHandler(void); +void DMA2_Channel4_IRQHandler(void); +/* USER CODE BEGIN EFP */ +void RTC_WKUP_IRQHandler(void); +void IPCC_C1_TX_IRQHandler(void); +void IPCC_C1_RX_IRQHandler(void); +/* USER CODE END EFP */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32WBxx_IT_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Inc/utilities_conf.h b/smtc_tracker_app/Inc/utilities_conf.h new file mode 100644 index 0000000..11f1836 --- /dev/null +++ b/smtc_tracker_app/Inc/utilities_conf.h @@ -0,0 +1,68 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : utilities_conf.h + * Description : Configuration file for STM32 Utilities. + * + *************************************************************************************** + * @attention + * + *

© Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

+ * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef UTILITIES_CONF_H +#define UTILITIES_CONF_H + +#ifdef __cplusplus +extern "C" { +#endif + +#include "cmsis_compiler.h" +#include "string.h" + +/****************************************************************************** + * common + ******************************************************************************/ +#define UTILS_ENTER_CRITICAL_SECTION( ) uint32_t primask_bit = __get_PRIMASK( );\ + __disable_irq( ) + +#define UTILS_EXIT_CRITICAL_SECTION( ) __set_PRIMASK( primask_bit ) + +#define UTILS_MEMSET8( dest, value, size ) memset( dest, value, size); + +/****************************************************************************** + * tiny low power manager + * (any macro that does not need to be modified can be removed) + ******************************************************************************/ +#define UTIL_LPM_INIT_CRITICAL_SECTION( ) +#define UTIL_LPM_ENTER_CRITICAL_SECTION( ) UTILS_ENTER_CRITICAL_SECTION( ) +#define UTIL_LPM_EXIT_CRITICAL_SECTION( ) UTILS_EXIT_CRITICAL_SECTION( ) + +/****************************************************************************** + * sequencer + * (any macro that does not need to be modified can be removed) + ******************************************************************************/ +#define UTIL_SEQ_INIT_CRITICAL_SECTION( ) +#define UTIL_SEQ_ENTER_CRITICAL_SECTION( ) UTILS_ENTER_CRITICAL_SECTION( ) +#define UTIL_SEQ_EXIT_CRITICAL_SECTION( ) UTILS_EXIT_CRITICAL_SECTION( ) +#define UTIL_SEQ_CONF_TASK_NBR (32) +#define UTIL_SEQ_CONF_PRIO_NBR (2) +#define UTIL_SEQ_MEMSET8( dest, value, size ) UTILS_MEMSET8( dest, value, size ) + +#ifdef __cplusplus +} +#endif + +#endif /*UTILITIES_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/LR1110_e595v03a_layout.pdf b/smtc_tracker_app/LR1110_e595v03a_layout.pdf new file mode 100644 index 0000000000000000000000000000000000000000..3f1a5996c349007e8329960919b767995ae0a108 GIT binary patch literal 3721181 zcmZs>Wmp{1(k=?Y-Q6Kbg1bAxEkJOGf#5oWyE_E;;I6?TFt|g4ySuv%aLL}^InO!w z-u|>Fv{So(uh5X$IoUY4DA_0-Os&z7g@jloodG7U z4$hPe;bAD;mK3c_DLGl(|LuqaUBCZ3_TRmRm8t#AbC>_+#=C%s2pTfL-uyp)vi~0rYj`*UC|OlaECDX>rzlvxE9s#jbG%Ea zp&|4AcVYh*;rk;8+yAUQ|6Mu%N6g?|Q_=xw?@Gz@|1$KB&Oh1zLFe6$vxAvBz?D*u z^*ubwe|lfsU1ii={~_{@o{W^7l7l%w$;8Em@;^5I*BfOAXFC&HO5T5V|3&hDM)Q9d zVEu12|NG4M^CgrhS*1*zZ25l6Sd~m%ovqv{_1Ib1*!llC!AAMNZ@Ji5IC%NE|AUK! zgu}bkzimEtc1mt8u76-D0_-hazf*E>aPzajbC6Zq%GULrEv(YE?*K{x%-*s4ufHy? z?>u~W!aZy3_i#0Uy_%NC5BwbV5NLBdz9QBQe-iKl7n(UDp7ps!sC1o`IWkH1%!Qif zDin<-U~CBJ(LfvdgCTPK?dALp-wzV^_Uf=%F;DS!yZ(0C^^EcM@^&Hmvj4XI2FZQ9 z_Vajg5cPu$z9IMx`n`_&=}U=T~`g+T88o{fNUqTY~kdUg4Vs(KO3k@;x6(-N*O zX$RO_?ZI;%icWd?+<_El$mhHgin_QOk*Pw~-J5Tt+Dzv!70LZ$>#sAc3+@9N7CP!0 z14J|0iZI&F5q_2$z?aqu?(&pQUG!&lj0+5DJP{-f>rI;!A>T@(M|sW!hQgFCXMJo( za920DK6H2k2^H2*D>^3i%u||&bRV}U~kX=*gYS@1@-G% z>Qf9E71cBu66;fhTY2xpe7dXYDCDSCp3JfOfUY^BWxKgNUekY9Fw=+=m+txu7^5}c zZKgd`dKRwo;SHI1iJK7#C`uOgXFqZi#ni&_gd!-!YB={6i%@;Fwriltm#*%llCa?& za*6PG2cO3Zjg;-4R)SCbb;LgBNPq@@;sSz~C*6UYw!CG0el57HrY~cId1JhB=5&MjrJ{5k{8yFB8Sl$17T-CW~=bZJxEmI^YEU^9D5*jlo6dBOknq`$l@ zP&&B?ZxI9GcH}u#uk|^OCo}lj56#elkL*yUC;KNcd-^gN&y^1}Kz*(+kqzDYSDW59K zuWNVcPGhH9*EX+kpVr-=_-?~+R!yKcMjpc0Z~^nVE2Ui~I0AWa z@6f(A?bon*?jEj$spYhsGzgyi?GAwfWlf!|3N|s`&()WYA8MZ{oSU6PVmdap-$j$+wRNxc6&wvXQnW+Pvk2kz?zBr(^ku9wyxPkFb_aIZI|vZLdkz=4M3m4jASA|0 zhkkkr-i5P*ed|R2H{{Y9a$B0B56t-4dVu_?eSy#HjNn<%?6aMde9a_haaXO_=#r$g z{*h<*0LfD4PiCN-LE0W%S3&lJ`VpytLePrwXOa^mAg5y`Ue=t{n!>2AlhY^iNt>~^ zSAuFO=VuQu+WHLvA$a>oLNV=%OT})N;?BRnmQn`(Trb_t17Pugruy4)@L>>2EG7Zj z&6&&ESbi%&{43u$kv<*A%R3qHc)s9|`g*`UAcpGS!PkN|+Tx3t;CNV>{yK>MT&#Kd z?p&;HutR(%!&tXR4xzU(bx><%93 zJ>i7|}nwX^2)Z^Fk$?VQ*o z8fC8Jk9e>5C3Mftj`99^sEQRvEt_u}X;x~w*>B<+rWHfc_tJ(n(wzJm6ku(@z-X{e zf}2)#+jwqUeO|MOzoMsostTuv58qGGGRvjS#Dg=>v(2Jr^XpN05|S;)qQ+)oTkCeX zm;tm*hAgQPThhtk;Kuj$yf#-GYsoA}0 znRsPRb_xj%pIr^jR^3&xiu)mGOcS6i&^w?1x*4Ol&Yu9zUUOM$H&yzgJ?DkxxSaev zRjXk1yU547@>f|6qYg{sw4vtw)??kds!jSe`2(2`>I#zTv*QMHH(^gbH|-ZNXF32F zgPzw|RGm`=4a@MrS302P>Gwe8Q(*Qsw$~1>{#hkk<1rzc($uI)6`S!gCUx=%%XnT7#~2R=k=tzdQD^xWoRqw!4=g{Pko#JpFj&Hjk ziEYM2P&mH_jptQ4-ZbeWsv|J8alh|yBwT51%l(_S$e0UWAu-5XNrReAN}#z8Pg2jo zYq?NHRp1R_Ip*sAc3w!T^;ka04mC1VoYlmMy$3>5}S?wkVK)xr3E#kCoLv;ycmLFD_j2Xi{a&L~YIcoy$ ztq@*GY`vcY8^qHB5XWpe3=ph(;I;Cwnc1}o9%|z0GNT4{Kh6=s4Xqn*PcOX8eNd)c zmO|HNWO|7=+dT0dp2E4vzC9*4S`!``auEZMtBW}k$a(xouHQf(LjRaeCOhJGw-r{? zFZhNM^Ecqn@|qva>b>LlK1dL6V7H~h>x499&i8ls3@YMpkQKZfxN*69+HH#`>ONd( z=t_}QFvbYrQvLJ_4E>l8KAWMc!PCT6QD&UZOMfAuVxE79R6zm?^$ z7fzW`lmOsD9!p=&gzxo`$FI4M9;F&57XcET}RpjTjnZwKPR{l|clieO~WZYIKn;V-a6rqkuQ9-7* z#|yy0^wFn+Zh5V}_(wy*OVGA86aI_f^Vu}u_{piRHI+hc>Bk*aqSjB@f*S7a=%1ek zBY!&W^*MjdwV9QoIT5iYf9+v^naX4fYy?e%NFx9&0Gv497OmGKXh<$`k4R${u~i8Pp`b2q5@IUq|YxaBFMUp zfN4R*qR=Q8#Gbjk$ZB%&Z8oJ9Pd{j@?Fpyk(d=zy^lhHGh89P@&d0FX8#(3CqGX+$ znGiMM_{Uuh&$w`3w$~|gu@xy&*-OqrmBmKH<>QfzT7ZH#c5^RGb%kQaCBcMBS8M-} z)ZR=dPvYy;%-U@$3;*tbP_|eps!FoMxfXxlD{rQV{G;8{!C~v$2;i*wBS$|njM1xB z{~qsrr*YXPcIw+VldksZ>_Ns*Kc%HjU(UI|F1m%sgc>OVZx@_h@pql(ZM}HODvhb> zjsnlG+$`ClyOggs%w5?_KwyaH(>SwQ#^al{*`WH`)LCbHoeSsss*j%v#%B*D>dvbw zxnMKdbcHgFk&$(QyY&NcBG8Ry=c04aqSdO;*bj)7=IgS1JGX~BM{Cxr%_!|XTeb_b zA*~rC=I7wL>ChXAokEwLEz)VaUlU>PQqd^HbxEs5!z9(<{&9Fx95dG`?*%Q+)F#}B zx%bD^0f@=;)}PzTsJRd`-^SHoZ*QvW`&^fF4>L@s!KcW$-!e*x+l&6ot(Dmv++t)5lR!(%zAY9pcC~|HhX-)X#uY_=C`*5DiFObdaiqEB3 zpLUEYJN{8hnt z{JEfbya+k=gtr4GGlzIeR1-{Rs&yCj()PjjxXu`lRYa$61G-Drj|3NiQq)onBXO6Y zY2}sjmQ8jO87eOFHV!!#ite_SuIeUoO1KQ%24k;X0&^Sna&i{-q*Ylb)Hzv8m2LDZ zTZjfj+mFKV{4~59X6?QWirzuyP*wQb*)=&&AxM>6GuJY9p@xx%f1(vWHHYN+z(NSM z^|FJi4@W^RC;qE2vCQG-d?q@-TE~#f38a66$qQ8oLtCK}vLe@M|LtK%R=Bd?YNqCg z#MRcvS}LUrRBzcFa4`%>du%SioNgKHERF0IPOnA89c%-(VHaT_(sV%HY}#51N$$qn_H%fcdD$pkMl6IhYTg3zpQ8D-H#7b_NGUVrmfZI@R<=>YlU2&l ztYVxY=AcIu_NG|Nmb%3v-=OY?d70a*Gl^21R6rfT%*NUND zKlwJVv*MBsA|$7X$ohsF_P?{o-N2b|W?X3SE>Co9MOOms}OIj^JDy5Q&0ph z3!6=kP+5?Xpr2VL?X$0^cH&Zwz>UhX;!w@SLZ6Ug;l;1xxT?Rs88bIGDi{zoM+))2 z?xmdj)!$$OzON8o@phB<;_pxoMW8BRy-nx{-dMR2Do5JJZcLOe(%=iAnR&z3>^l>C zX%5Dxl_)*^v(B9NCBo5;sOnKfKm%v#tKf|H(#79A3$~O$`KH9N++bnuXreHkGBD(HP<28?xl*FA=ph3g4MJ zzr05`J!nL35Pos=qArH9o2=t!DExSomvzbuE_m^GgK6T!V%>$u7(I4;k-zTP6LFGU znP>Uq<%@}8-xko)>P!Bb`=Ef)hvSvi+^(VE1M1xlUBLLWUE>Bx5@t5xjJiP=wb(OI z5}V&gun(UP#U1e2_t}z)PBKl-qCwuO37PAbiiE9mTFF7G8uXx0K0a~BycZKkFYXnl z@vIh>z6VDTQh|09x59<(!+ltVUeyeqWh=}dp+`XYnEp${vqfBM4_jI?l!3+)N5&#V zTRD@BKb9}4J+?v@fDZxcVF-bgYta+iQY&4bJz});E^6t3$GyG9D873__WULh1YPt< znN;LPWObq#rg7H+$#NXRb%SVi`*njxZ4ML>$*{s;FQ$+%Qi?x~5U|I-%GR)1xUh1c zP2iehV;FbYt{z%esgheu=&hhG0tmx%D`mm;A)@PMpK0CN-wK)NY=%w`YgyEa!ljSg z?=*f&`FMTGGfmcn;A3ZI_G<)*X}fez%UQ5lec1R0B-kBNw74yB2{t-+|MdI2Q6dD8 zq|NYWVhx7gG;JfN{;`j_4r_w`)pMSA9jzB&)vXdS$Xu6+6PIbfKnBUhYEKb<_2k8* zQ?7jkR2WodA_ zZ+;{bx0^qCbKkBFnfj^RSj#EA(D0NyD9A}rOyJ$%+4y_Ru$rlTT#AQL)IO|t02oO_o_~?Nho>1&-a_`1b^+FiYIqu+h@ zg5F}hZ3wSR=ZT3Dclu!zd{}Wc8qVHLCr*+lPpDxOBUIJT9d~u1kotE*cipL*rOSd2 zHIHH5jg4ZgfO?&`1G>hyS#Z2GJHSy zKAUa(?>`uLKan@DI!>QnrV@qIN(U11wGfsGZqS=fUqPQjy$jBh5gh9LD^;hR-BvPT zM{07!JTGzvj1}xH+@J_oAj7~uMA%XC1okGN%XLzSomPK6UHY1(MNLf_ z{Q-s@AmQ6$J)3naI<$4WVEUd=b?d=F+UNJupWj4y-S4xc9Ow)_asG|gK5F={$3*a* ziD|Rm|AXpC&*S8S-_geu0dmFR4S0g5({X3pq@0C5pOEuwcRMRxc2az6CF^$7vFLGjfUr9`P!3eKYKF_k12nXU+ zYTL7-x0d@j%_foX$sq2yAIEZgTRmK;9I;B#{if*oCg3J^L~>q4M`7&j`ooi^@Wfs_ z(SG7wx9tcjty9`^i!|qZz6L90`y;UXF`5L@-Csz)SYt5sk<)L5&V!inANuz_{`LFS z19Cnr%f46P#XIm~d@F2~i2J6oby5tg;7;boTx)FJjvpe`4-}zx;-Gbv8fV5m=q^G$uPduJVGMO zOkc`lA-3sG)Y3kzABlmzE^L`n3dC_{kO&+n{a(h&m)|@|#f~_E@&0T%f`8syIG>D2 zN|+>fUM3nwCOY4%$VDo7AiZ>6+@a@kJo0Ny<$K)}pTNY`c`U@YDGObso-LM;lWbjn z!TSxR%cCf1nL|F|x*s)8%g--{qTnq>HNG+a7b>x54+M)I^DqU_wmPrZ18nFWp?ICO@iI+!;3_u?wRV6#)+$N4ehms9!O{^ot3(kRHtcgwa( zkxCc@p?{r%aq4iawVS_s2*}*@*lM#O)iq?YOBvbq81TpnFB^F=GZ1}mi0zw~sb|YF zTa2SB7a6FQUkKCaM1CG$zqgGdx1PG$u@%^N+6_Zh?62Pzk?Y~LWB_4~ZV#=0-T6?LSxXR!bKf_D2pk$O=umX%vJJyy^sv1_8h0%4)2 zuz(44jH;6e^--K#fvH4-_c92Wx`Pkz7?3XxCbvjP2 zG1&3Vo2Io=wxxD;W-!?queBh7n%;R3Ju1xtHjY=o(lJ>z;@BgXr9DqGAZ9LIBE#KF&2zfO@`&&3aa?EiW>KIZi8Zq%_LtTS}T zRP%cYzRyvu=zNt8SK3_3_&s0KSW%4fIzwrA_N>h6>Q@b3P8|GatI@BUa{hEl)L16m zI4`kCjbnvS)c@)_*S@#zpRcnVI{E#8!p&G>jH_#ES>SlY@fikQ>0bZa?JZH5eo-u& z){MFsnhA<>q4N=S07)gZba0C}pX}_O`E8X31?Jqr7$bY$%chtHH*$hJY;#5wTv4v? z_)=G=$o2yRpf%VY4drc^TDj|Aoax@DjS1kY^@5fM4Je-yO`S zD%lzSy(wbX571d9F%FJYKLgcpu7lzg%q zQ{uWGZ5xc)})O-QJO@ zXcBsTdWxpNOi&1D^$_tCTgBnbK4Tn;ncs|zTbNLaqGPU{VQ>(z$KQ=g-N1dwj*XGjCtxRFp=_Uw> zgL8?cLe6TZf2|i?kSikUjFBW^d{UJwdV8mU;kAH${5Eg$C3jEtViR`-U1f#@u&U#6&YSIbR*ffEb7#z?l5>~7rol*Q4FypMJA?W1S#e2k>FjF z6r>}-$({Z6e=5aFiRxZKdMm@nc%J*Gs?!$ogL=@>P=~12Pqmkqe?(dnyy6Bu9bnFG zGGRc=Sf)^epzZOr8^3r{O z37;?CmoMFg(#?wOsE9uv!3r?&a(RozquxrG&cm>Z`R4|WBq99Osy;u<)s>PT!4=;p zJ;{ymEN^vq&P(-;7*9Xc;mW`C-e7X_{z;l{^o(u#x;I8px?l6{A1SYw=RU=T4UB|9 z36k1k*#W`1@cMeU9SY`ePo@^^X`-DXJ;18kKMZg>gD8__KX|c~Z`wt8X&!7$6dc-L@3Qa>a>Bi?}w z@EGe${CC!1wtcC6O9|6~@7=SHTa^fL|4g-X^Oz%(rLC%R7smyJ2Uj+B_D?tfDaif2 zeS&wr{(xv4ToCjmR$H&CA$QDlT|V;&s}~3lStV^|N9J7xn$5+$8+wL9Z}0V>70!TM zTd>2gb;QR2wLhYmH|Ch^)7r+A=NYnNnVo^AAD7RL*GyxHkDK> zf3ZuXilE@JX=uJPh}=nUbavvQdTdV45S~CBMflzr<#G}VXCWu1b} z{UGP!z{tGid@u1C=F{gbTqm?iV?hYAqzb-NXDeaYBR@5nX<5@aDS!3flf@xTA`hXV zp)2%!wiu@SHE={Grus0iBV0Zm7b}Onv1FVoLxZ>8Npw}eJEGv33KYypF^PosBI^LN zCT@_!*|HnX09RiUc0g65U{oo?2e#%pSpEA4H2A_>OUIA;XJr#{i1^4qPLLxNw5$S? ziFvgpaVu5m#tQHg8nqo`p`)pp98-{8`%?`B;hB(d4L^)f$W zl`!ihV3Q_gUo~Q^u@DdrF|0jOz*5gkHtbg80eXIrR4aWfT$n2Fj6LOOw}uRdo%l0J=-t)E&7&XQRbc3p!UYg&ur1s^%w`&a?I4lEiK(57V4*DGXo?(JLc}+bu zUpyy;u8Q5}Y0@ny@QE}9?|yHH{F}H0^-FmS=}k-S3KJ@T)fXtuLJYHCMCE)xkzc$p zk#ge1%Z)?VOl0H#B9M>^{{G#6|MT%yOtb$LT74Co_gKJB)PG4kIYp}SaCQT6XpL~6 z9&^?k#LBxc1+SBaB-JM2pLceY1m)6ObIFGTC$F$e_pE6j# z@<9{V`a=r~SO+Xy)61qBQpJx}s_sq$)53MnU_7iKj~OanM~b>v)PvQ;Thz&O7(0!Y z$Ec8A(*^%kBwP&C1w~k^fk~IR^a?U65tp6;gq9d>MSxdb%1qM@$=i)hkTx+2&#V%B zFpUeoySq@ZUF-(+)B2`&Fx{iYip?m|u-!`P)aheAO_$#wIB?k{tH!I^pi*PV!2-H8 ztu;mt6mmEe=S@-%Ph>IIIJ3SwenUO%gVfLxG7 z+z5Z2iz6TZqpn-Ro!Y!AL>ET7lIQYcQ9JcQ&N$2V%FwtlbM!-R8iHig=boePIk`ue z5m)Bx3H}r{c_(_|sVQiKtV%}IDI^R>B^hDLo9d9Nc9}NqDAdsB<2F4-yE(>m$NBJM z+l*~UTlF|FNG^1Il={ocaF~H85^aBhEFC^^>^InI`ZED$xr6A0qsSFNtQQxU5`(*b z42d-Fm2OD1gxTU2T?S;r4YTm$R@QirdK-#8m3-y7S!#%tGl5rt+1y z+n^lKVqRQCGS!D`%OZ@^tFK+pQri!znCp183QH^)s!rn?n!U-VBlY@P_qlpG)3T}y zo+R)PYVWrv8o+w@jJERRgZ}eP?5A>DV?wr~ zkdEK!!|VYcLpx;r#G;JmzkxQub1K&bVtjG=@+7M{Eqv%%JrYdq!{8=2_wUIgSd}!V zlK3K?W@=v#iYP7vmcFw6exEDA#f8ywHPzWz4BZkWb!y|p?5R{CcEE>S^nCIyk-!o& zc|&-u`zD*&+dyv`llHfo>=5yt&GlEdU$(+N20@)YJB4sg^^ywRzU$2>lWK^B`iiKe zshW#lni6ryOivEwlGzUgap!{>k>fflea%NK)S=EU%`4fYM9m@YesrvhQMizpoe#@A z^#VbPvoZQ1nv;qC0j78BUP4`P&mvd8#9@2y-?aSB-<9w43O1!%EHBzxHU#`fRtPY@ z8`=aO1OUyw6jH-YJ*gVz#ZxuBV~63nFn43tG8VmmSFXdJm_m@Pwyi* zi_|*NRh63xDdMwA7i?dVKJH0jsY4Ugw_vGbe>AblN7}mnK-o}IR6&(a;D#^(i-={w zXq9t@sy#E8rPb$g@tfo7Sh8>_Eg`e;6wi*jEq$BBbRGCiP2RsdZ=+B$PSh!Fby34e z3W(oD#Xp#VjTVHqlfY_@sX{Y3WBPfVwM`*OA0dchz_h$bvRmktE?A{~==~TI4q947 z@?zZY{(f>(VH`r*Aug&>dDFyq3QLbaCLnqF$K&& z@9+GW4$V)3r%-?p204wX@|qBP51zX&FIs-vOVEo(Lg|lcMo4?YjPDAn5_TD3{)-8< zm%^i64qFa+C6}m^}TqCkJ}MY6u;IYgGxJ;6|$Br3@he|_Qm476OVlC z%s>R^JiZ7vq`}#08z&@f_|}Fq#j3hb87AQG41V)J?p$p$?I#aG?+E@f!%;W$;e;f! z(gmtwftD%{IJYeKITMNV&j|u)%X32a_Xf{a_GXFC@U(0(*vO_HvVMD0Bi*ZVIdw{V z0aNknOt_>ARxx`e~*BB!@sKo$V5w5A;}MrlwN3s?R>Q@jN)V zP>C#Lj@diZr0z&Xk*MUA$?QwIafz|go(L(a~ot$h?S?0*WJc|&XP@zYnkkk!A?RLVN)Rrgw6kg8eY}pXmEzP%Z%zxs5uq%Q$h@TcUt?j zPzxOApA3ZvPls!aJMAjjL6ag}zY=Db0K-=%fjUxIVmJPP!`5?@iy9v3rQng7EB=)R z>Mk}0=AID!R2-|5$qt>RUtt#YlZ5AUpdNF0B1K;MXI!WK^9|6Z$*_*t&2 zS2b*cBGKQ^=d_kNwMc_`q;5`x8epcIa@QE_GYUM^LnyoAyrwf+q9*fVENH$t?0+ctI(Xqd#u*jNT0`67Smj@PGzz;ZZz)Z=8d`8D+uD+ zOC)$Ie{m6A*6_5_RaaGi72~`9>aco!otJ`;Xib&ve951lJf^BMs4xvR97hAKW)~%s zcB3Na3ASWrRTenHr$RRkrqir)e=;rh5BqS7ah+L|s=FmM;*}w5CzEyjNeL%m8|ELg zMGeYZz>gD&`(NciX?$*8KvZZ#o5sq5dg6ZeM}OSP*$jUhcHPOJB;PObnM&b2$c(oa z*ck#Gq7gg83+#GS-89YpiDvQC4wvI1yCa`*!QCk`{?7)L8&59cv80C!ON%~t!D;S} zGxV~C9O#udY)TtER9e{IX0lzATuXIF>UnO#6y=GZj_(dBYr}Bdv56AaHA@{7dHD81 zz<TmMw|u)(bw-> zpDtZsMt<72MS~)lQT@>Fjp#rFL>b(ggvN4}>*kE%-H(p^K$?aV*1(A0Lz!OFDAy@UASoOnvj<9kszxL3{(7jH62eWhA%R zDds32`K!M>uH~~Ct|<`6>T-jN4zh}Rx)rcS+>%3@V*m0|j%Of{@FQxo0UzW2hcI!E z;OS*D)&a49zIGaY#ymHm%H=_6P3AJE6`{y~#sE`hQk^0Kyu3d0_^kuc>7z-}QxE=P zREGxT(m_wGdbnSX5Q8VAQ3I}@`Ks?d`o@dcrxF&l?-CF;9q>>mO)-bp#5`ckr z=KO`>1ro;L)cq}_e^M|I^q{e**f;_JHp4)JE@$d}4afM&^&S@}He5|oWLKM|!9m|w z8n*L%R@nL@?*bCkqLzzHo=rHtif4h?ii5TYf$y$N<(I~}GP1=){BsMS!LLHP$Ut;d za(m6B`#`tyJwfcpKS-tY;XUx5-1U?IUs|4`K~n^L2@Z?l2n})?XtNsI*5V62LH9Um3&M#Z7VUSKX-J;i4bHo3n+kZ4mKuJv|8$i2c)0#ey)di z5l~r)MN`3M69pH!?{p`~o(xGPVJ#!ri?)u#`~Z9~K2*A^R#x_`J;7LX`xGAmF+}My zoc0J)93N4_)6?pMRGyMcmwAXCl#-l$ZAPpNN9_%4E=c3rTp&RTaOR*&pWB(tGJ`^Q zsKe&7Nc6}!yHmvDSOaH00lW6D1#_%jiPo3 zgruPJ>eNcJKkkvG!nFZlJ%*bq78_uo2+RB-%;!l9JWX@)6{AM8>(+8#sO}UKha!QQ zgFpd>Lr7MRlLUy8-eXGGnGit~dglu;D3@y}og2}-{b4x&FJ;=QiA~t1Sfu=y>rB_U8|&*z=gV&?IUL z=lHb&GyWlMcCxlw-Dp_Ouq0|*K>?&B^3)Es+Q>l*rFEt7wi-goHZ%uh6$I^!C9&^+ z%(uQjkq56oBy_O4Q2j|WCVFGdiwq0~%FD=RndUQh{#e@6** zj}TQl89W_%BOLEREj#}e!=ZwtNP=7&WZ)tzrn@?4V1ymB<<_Li|3xD<0vt_{PcejR z;GX(L-!}-?R5}b+gI36YdzoRZcS5QbkD$W~oXQIFEm7RjRE~A4!>6l!&chM`Q5hWH z_6frn+8gv_VH1sf=5N3|r1kDrUHRB+Aja1Krd=`HcZpmca->0+ReMSmLuR|S>tXL& zcaNc7?&pbLX_;$hUun^dIt7T-BsOaq4uegs{bJZ0A| zK+KY$Y#`Vc8z2-MD&O@Y$bdyasq zt9;^>D*MtQ5vSk$%gJi_Q=%B*HPTK@rlCL{*^d%mzF_EA+KZ-7S=CW%$|icW1X*Ja zG3hL?2d!BrH*C^$&i#L7IY6n50y+2zV)WYCjNCyg^<4IK?v5f)h1Y+{=@Q&yp zy`c*S9i`K&Ks#i<4JVk|`D0A~Rf2vb$@McnF!2-t%-9z(-2S5&Fc4__LG$A{+`{7* z3QO!e6k|zED=N41`tC}xgIbc6v=$i%ry_(I(M${WZWM}ZQObvuFP=|$qz6X}!=Jxy zGLSDs6?%x$YLY~9{u9tJpjkS?F=`7F>&_XP2R`f| zQWSM+xW?vl&_!0By>bWO96BNn4gBd<{{qHeTKht6EJf^UxeW6S*9kd0{4bIy%19!4 zUphk3Eq*VeEd+|;l7`?J0TOwA2QyQ~|3vx1xY$AQA!7kOqVEAMUbIl$^=FX3d%*K`y~Em_BvDD~@z*uh$EI_{-EHXXubLnEcA!#wg`hGtj5L$2~wPFxK^1QSBb{aOH~8sZDkA{AtkmRu(T8+_@SA#Fv;;0 z#w2DfximuU825Rw2xfz3wq?KDI@Qbj52TT@3qXVDCzm$2gah4+h+#1%?C5*M*@W9O zR(Xp&PTylRPUbgNlb!2cqyX%bTZ%On1>(1Uqj9AWm7Vt6d=)Xo!LDb!Nw^5 zn?gf*S?H_82-M}UG|M=(3)}3>05zLUB>dhw>dV&ahrqeGQV>3 z^Z+2Tz~Q9n4=dF)p(g0OLw2>yDP-Z#a`Si1kD=Q6y(Yn59PqfBsa4Yo=OkG1kj9qB zj>NC7DOKacxuV4c!j`(nq=6|=@{UU$6tLQTpQEOVN#wtgt2#-@L6JQNepJJ`!(;fR zgLf&9cmzv#&V>}R!*_p)SraIA=!vr4kjBf`puRj`QH>ASR1@D9?k6w{E?qRP}OR0HeLF~P-F>_c)O2~NazY_z)2JmH&;{rbSkiVx0 zuyIu!t>deVzw`h_f)mQ*kPmb9?XYeAaS1uzIS)F?a~EoGVgO~j&L5|D!C3j0P#R&p z|HHZDCzh~yG^O<3PKq=hP6=}7I-{^JbYJ(siE{4GaMSc`SFrt}sIw(IMh}%*)Wg16 z&h{1^dnP5xoBmLF#fRQ2zL4HlRvPQ?ZqyT86HB27y8PjU=p|;KXPtR6)Hjp=0_vLB zXim)@VMQ0rLcex9^IX83?VIEY6PCTtcy5T65*fWNq+%M>GdTFGj9&TiHn35x)q9HtH+zO`_P>9}UoOvj ztYh%m(j3xDM`4m`gJ>Gxnl%h7uJI`;6BT zoS|^?OQh-M+hBsO(^g9!`B!eRG^dWtL&zhX8+xS`|IW4I29=I|IxCM%jDZY4Symd= zHq?hS|KdhBUYG8rMb74(mG%t@=2mvoBuTE!rW@;;dQ7GcXuQyjx<;8JDz%`xzrGG+ z?mw_eRkH#$D;2@4)iBy!x~i8Yy9vod|EAF@KiW-Dv&JZGT)%dyqRYjw3eoi}c=J6#5=Sfo=WkB|Xi*VfLE z*`R%Ry7}f`P&Z#xQX*TiM>06vWORJywChvL8p}_1E6=OmR1e$n8U*&6h>et1UnY4=Zm{&qDR3s(QAw!)y@&U!hsn*LU|3g+ou_;4F^tzlnzghM%-2 zJ(v##_RD9+fWc+9&=%gfd+oF}>fmrK*!s1oOjI=`x0G;Qb7d1*K&Iiw3@NN8&qQTa z9*MlCd3aSO5A>eM$^0izt&ZoSTqqZ%)o8?Nu8&P(1390fpafqLQ=#CMjh!DN@YeZS z9vsPy_XtWkWzut6uGxM?Q~_>m_p|RZ`%ZfKt_!NX-^7zLqW>Jc>{M(o22#)W(e}gybGP_fJed_!iPp(9?Zs?Fn z#98fegpI#^{<$OeQZ~J(ck#M%w&kg9**n)O@YDVdvJzdPo}|9K4+!Z3+XNBi{67GX zKybfg1lF6lXy779;@2fX5*bI>KA$;b6WkfacpS^kc2jEJXZ;NMq{<0p>=)P;Z|0%a z`vxV38DNGeg4Hvg`)iO4I`D<4gazgZuyu0r5f=Bc46uy0_r{nd)egnU>|LXk zdVZdvy6P!WlnCU@$+d|z1*y8P=e@_8ZsL7Ox_QO}%ic_G;7j`+l5Xm-2v^nI95Z2+ zh|RGbj=_>9=uA*Vs^j9OlG4i#H|YV<=-lQJkMMO^eB>xVapJyDxMxI5IJeEvw1}rn za?8@+rXQthdx?MdKJ0iV`4+m7BV}VPjz^T&rB%yK_(AnNE#D`i_gk_vH1kdk(LARMCc2lyU%IpHE0JUM-fdF5U@A-*0vp*9p7`P6 z2q7E&fEg*t_RX&zkdzq6t;F=hMBO1BbeR`UA1GTe0_Ys zJKPx@@?iLgj1W_pD;ys%ZL`Vx%nd985~F!$5#g<&*y$dmA#F_L0vmOUryj@_AWDxL zPvwx@W44qTt|q;hCNmhFhWWIFGnzi)StzDyN0Z@EH0`hv&DfZ0hd~s$IEH2A0%s|f z=eg|o5HmS&JCAkRY0Suu+w6R!T<(55Rf0h^bQwGnbSbZ-NsC$_&!@HIo=z$eKZDV0 z;S5`^n!_NyzJ!x{As&|NC3_}EFYYsodK);?tv8G#7;0FQyf?O6}&fV$c9b2F}r@Si+8zngLe zpY1)obB9(=?p`T+sP9M8$_};w^Jp6^fn|#9rFEMhQ{ihEEUQfnl@iX1jJ&h#e59Q3 z0$AEF(8w`W&##v@mc&B5{8^{E32)Egf@^|!O z-P{I36ahG-O)SCg%xZX2FFz((0BO3y+>(-PTzmy==?3`)xqaRx$NGkarvo1AV zz#PJMZ{r(2M0)mp36caolq^5y`2cev4q;t}r?gdEeLOyEzziC&@1~eT@ZJT zM$S(2l-*q&Mr9~~iSu$1Sn3W^TPHvha71zu8#~I9!I{%`$%=gWLve(F@_g{!8mt2V zOr%~yYB=5#U`1Uda+&KF?2}!;LYCyqSoPa!ZRDH_fvo)i9LVu(DXFS%vrSHRUNqmHJ2{!@C3LvbiX9GgxX6x%XW%33%p!(G zQ0&MIrc31v~P4<_9>s|2fpP zaetnWqLnuAlWSjwIqErPz>qoSzRq#{IAIhALDdSv;qgE@F>K38QteaxIO}LpO-3nu z`=9ahJ?*mx(e!MOg_54zHU^a_k`2$FvGv0xc}He)WK&7+R}R<4%vL8>;Q_YoOpN$D z&f$&yZ+q(WUBa40dy=8lQ1)Gt+_s4-cyyQ3Ux#78b=ObiD;mv>s3C;Xj~!R)P%M`y zpm96Fj8py>bC9=oEB1C|zpFeKgR?PHA>UTGMJ|j(J6F!TLy7ZXb#h2#BV1Krnr-u) zE(i>U?VE)hV6sbPxvJwxn_0l^D|Qb~1nXyazCy!`*__12PJq1%WFA$O;9x2?Ns;!kr6hM!7vc7l#DvUn)>%^De$#|1+i+s`wL)7C(oeBRNp zCnXd%uU7WYmnt;{>=HIRMZukW)sr)KyM)_4wwzc^N={J5bcFD2s;))kRxcdJE7}`8 zpV?(RrmH&Uj8}mUh48+dlN}Ub8}i29U^?9%ws-({N{zRjYr9whu>k0~ z3%G+qqVHx{j2_vJCm^L+wF8Iu za!@b%#3G~xlALCTnGJK7tKm8h0cnvZ2f4l_Y0Q~LfRbuNrW^OPS*=(&y3Rd34GuU( zn$IF#19l42J#5v3e|rXkjlS~e&XB3L)v&z53PI6rVj>4*0-S{^)T{+C!dZ%yz60$m zh!x~4TKIrxZ#@bp++1x0sFo7F^+;15>yd8rSdS3(ery|TJwoE~er!T)J;KwdHy*)j zqd4Ocq%U7^n`QRZ))|j*-Kb)g5mOIB^2HDP7==0#MX<}CSdTirJx)iMAq~!Ygnd|& z(AQ?jUo+n_4oQ$O_F!7ye z#FSl|@Xw6y<8@zyY&VfnW54X2;b5Mo8+AD;3l)E;%w=+%#M~vz@w_XHn3>5Z(~X)! zs-ztS+;g2zwLM^yUKI@?D&Az*Vn?X9`!aHo)@FM+*sI(Og^~|MH)!OzPL??+IFy^? z;l$HjcHG9cJEEPIxeF88`GezZ$Zn<&rIv})q?VrZaV=-3n_41eI9hbixV4BM4(Y{k zSgDtd@LaDinH#+h&m`Uj3+)bdLQp>AgponJL$QxE$`2D;c0sCdz{!cu&o78Q10|tWp0aK3pij4>r-rDYxHKqzI*Tq?qL@t)&qEa7O8YS3Zlt~2aG=pQ>}UPe-VQeLNri>Ild8j4ip|ordO+Rk`MGKK#(&YFllInmBE?{W z2uetNmh!Oe~bhJH5C-;u-6pCmW0@Cfr>qh)5Jx@ys~y;04+ zVJ8TpCf8V*Nf=Foq=%O&M-)(#JgXuch&`6;{}CgA;v;{;2o0r#5t=q7jL>{t!U%OY zC5}*!=fn}}k)Jq1#Uf zc=XCRBiC!_@JKDT!%V#@h3k6xp6Su+{7j_Y5zdtBz2gXn-ery$>HX+LjT=gd8aHi9 z)VTh-M2(wWQ^Lm0{wiVPW+#@galK_DUkB%qxO+S5E%Ce1Jp~X6JBB+iV0)j7_Y)WjyATmXVwDTv%jIeqpB35rpkV zo8b8|YKKguQBY*cjV2?)VK<~6D7d5X+gX)7QBq>phM?3s9e5VLkjMN0=$xLTqt7*qoM}A&+G`pp&P`#^bv!ZlP zabJhAiZ%<~PkOm7ZbV2oKAIalg4A1cT%xM5j-6DHxI4z9_*AHFieT5FE3ckRsy98| zv@6OhAg4_&O6TiZ=%kxkI?s5t9G{VEi9bA2OXDz8uc52-Og@~&Xmd7Z4c^qSJ#*E9Kk*lwb1UTG;p6p(hw$x?>XJ0FvV-+}6@?e5Zt` z(ajK^UmMTRnM%AkvCa2Rdc>R3w&&paXzvx8k`nd!HZz>dvimw-wnK9LM0ov3c0llR z9o3B-j%%$t9#wuUH{7iIpf+rWFI@2RLy5qWok^<1T85qTOR1#ewyEUkeq2f1?WUH^ zGaxO+XXskq50CW9INa20=ywlhO|U7oo-3mA(Xk>i2hN>M^_2h6TZ34Bt<200}O zz)I>d%xl~84j5UoTR7Rd8=^}xEdsm+?&mmwjoeU>6+7*%3gDWF{p~pRt^|-AXpn(A z3bu3|6qW|qxDElpjttEJ6IV)Uloo!?5He7+M;)+ASNKX9I1XW@;UEJwCzer^lti}L zCgD3+-KVjqm+U$T24_2%wsX#!QByU$94&v4ExPgkdN_$TnFn}zAx#Qh*n_i;#GZmyRoE0TvB5AtXiH*hNUG98OL zbPLByxORu+cn-IsX6I(Wn%dkPj$H-N&i0|yav?2h0Xm=7l6Ly2W%7(hOD_-GNV)LG ztOwzwSvkUUv&Lk0%wm*zRI3*1dxVR^*n=N)2R;D|G3-Ub+d+@0)zp|Uutp6Kq zWA8;hlE>{{J+c=8Y$zWKP@5YK%Vk^PIG{r&L2&g0{h76HWP%B*rC3T zB-ka}ZYJCqbG8FoV2(6OHS`qO=}$8$QFd>~&IL{~q$swhg!8o6`2k4Enx4r8MpD+) zlwU$68@EX%MfclE-fl0IWZv;85xyf=!hU(Amc?PFT0fWTYNg%z(QER|e{C?3zX3qbUeybnh0>NzvG@SYBkw6n9DM*VRN_e4mtF#4xr|$qWRC?{rU(re zAL~@Vj|C*N6A-{a?v@J-2Shv`TozzJ6$jx0LpvTWD>6=oL)poiQqwtG05&>&<2jiW zVZ`hEa7{wt;cMyrI2@W;I&U`vLjSWH5IwZIp%+xh;6-$pROYF*ciD*th|IpPhw%k< zcsZ!yOcB+KW#88`nT0EC{M6G9upPoqN%st4;iqNOByxQ8SOX;Vwm`MQ?5(@!m( zXGB_#W$Z@cg-d2_2tUm#63(0TCUay~rp%^V!<6kt{L*Q`r~Mu(!4-`C)EHjUIKwd< zoGT?^cHj=KC{)_$MqE&EMM0k53+~{G0u%Z9^^UD5D03w78WLMkC{$?(xMM58?c=Sz zBP&Y%lJF0Ss{p6tbswj=3NTteAz>A;-B$6dmaqyipDX{~xC+>A+lipqVHLoRtG0wy zXhMmqFfB@0h55FGRj5v$s0uxp6IF2sePSvuYfeOkX5k4n(9Av&6>3&aK!u*Z6HuWi znp{wWlanK43WV@s8Be-(1jM87Ffja^>doLEflt7KfJdCk1;GgHrcN)gyv2+|7t-D^ zrEGnNt5s^7jKi7WX+@D;g>3$ZE^S7RI}J!bOPPI8uadJrbkuSt`+k9wPmTh1N=pRi zEG~Bn5Zec^mN^^)|Ax;Nz{LKZm$2atqqr84V0upXZM;fxc*yM~sxryuaK?kWDXgsB zk)uZ91(`$Gd03G-tVD2Ob_|D@Upk(ea;_YA67iT(Il|&hccI9JDqyD?SB4S+s?oO@ zu^Tn}b?n-t2B~h=#Fg9ha2A+RKiLc%)lNqmmPOdfM{>-pl;C<=wqtwW%v2MEC*9Pm zol1bbQJyKkgi1JWlS+#2$CbR@ZYs&V15z@4hpwdkGU=>}%S*L-F4xZ@yR)MfSC}Y0hZV|V0KEv;)5vJ9<>m!nT@XmNfL-W&$9XIqW&INxt zgk>CsL&8hwZgCdNby5d~Loz+68(;4H%q<;M9hcigk<7fe$CCN|08@^|1Ta)ysi53S zLFc?Y1Vuh88fQYrXGS3f0C9H0c6g@c4Mq+^07#h;GIP5 z;LYwnj`v@ZOx;Z?PC4y(a3+yp>VZQZdvYv7fz{@jiM%8=JGM`#IevcD64`RCXA<|5 zTHTy0$}1hGO)W>~>ssPYKecF{5osYlW7pz-n4}lRVJFlA-k%TO5uwfzhIfMSQpc$S z0g{y;AX_>zJjUBz(N!M*00x?K__FsS2#F%$$v>W>Yyob4TW>OW3-!AZ$}o4gZBc}~ z-{3GrzF6O_5TWwX?U`ejV6dAja>!yP%r>kj?}jZ+s*U}8S|0$Xlj@}4!I%?;2W^fX z;f^_^`p%(kkF&NtZ0*5^vUb&-kQG(^k~vE8Dub#RDe#slPq4_A)mX0BqK=Z$_q3 z3XGj^Y(rkdQ2wRu%TSSLvjh#P@D?l&YydF>w8Z5p?ouNDGDq7a7|h1^`)xdmP1i{j zVeQQg2j-Lu?s20UQ16aGNFtORBT);5A2lz_A%Fb*c_#<<$985c^QIi+MfJ{hg7&pv zC-S=9_2DTgwVH1dnqT%GPaMIfyNU8Gvzp;#a$`?++)!#lbPPi27)ooVSxM>R;6SN( zp6Tz&P7Y~0b=X;?s>rk0`M#7&GH#nnhVI9eu-$GdvAhFP0(^(AME$TxEs4v^yLK+q z)grsoqn6{H$g^%K8ZYf3XOtS{T$=zhl^mw}qY^KKwAJW56<*~K2v`@Xa5%gK`5*_F zJC+3wrohi!MZS-NiK92DRO}$AG>PU4`x*o=N<>FN3E)z&>_3o!2yt)fIN@+O6Hw$D$ssH7MC`d9A)NOFQ!cpS z`6N{m5-hX3{Y;4xI7UFPjzbReP} zoCM%pLe%Yz*)_R#+&ZWGHof2`+es?;*4=1OdPO*N#tm!sa14UygGvxWtVC*FF3)zE zj+%FwmF+V6)S`22~S|?JsCs9DE>}Z;$=FX?r>OJ;RI# z&%V(Od~zs-;m|}xjbkM$AHx)=d5+8no0V#I$dV1MRnH?8aEFON&-kUhqH&wlGITz! zgiSiBh4PF>OYa%Bmh;0Py&{B_X6*>m%_@`WG3!z0QLS8lcnx$aAsP;QCOy2uZwT@V zkOQFsra3oduH(EEQsgiSQcLyYf~*I9gJFmv9r+O!Mn^wmF9x}*;OHIHO(gNihcY2Ye2%n0qN8j( z%F4D$MUsa5dW9J@x_-jg8=4ytc7gl4%wxwUa$lD>lL~xZ9W%?ROn$kJV18lInI0-| z-UQ@{#K9|1hiA%Rn7hxj8Pe-1I|3VQo2c~#mC}42DJ1YhWV#7g{?_eyV7P13jl04x zYB~2Mwz!%a`+00%RXl^+w$lpjhh9H&h!M)GkjZ>N`9GS7Il44;u} zX+JE|>*6p|FQCJAz0}SG={0$#@~&R;my9qY5t{~*6TLPTk)W2q!g>O#3Cukkohumt zqniyeeiXqXz1~N1$z%V~34`qZOy;C904v4+VuG8v)52KQSrq04_vRHTD45%%689`} zopq)`Io2jg?8xCzb_&U(5axL(J9#cd=sMz1dnoAveYiFg)Vb`wjz{_F`w15t*1GP9 z5U|V+e0S`q+;BnWQos{Scl@Lx9mO&p@#4&nGePjh=G*X{No??~3b>~n*9`eF@(<7G z2$6p{4ARdC$;VN;?c})_o*lf~RB} z0!Yq-5#dMmP!6~Z0Zg0%QBlSn4Po1)a$DJb9WDl(CgAoH4y#;P@s0?2j!Sl9hno&%vF9EKhbTb}+b#wEM93Z9oQY>nLGUQoi0*q8cNwFPZ+RVHY1Ta&H zZZ(wz!XU0ET~S`~P;Fj8QeVF!r}}w?^A6}ru^Rc6cg3T-GA=jG8WO&n)h08f7NyLj zTDv&Y6Rd-LG7cC}UmL8@)@V-}gN?)qrUgE2*&d8nh_RtFLy5vGc~zG>1f-hS7-Zq; zO>ot2tQ;OQIPAe=>y}535{mH7y%!e+W{M7?4Z5E;6D5qsRxbH@5}eP=-t$vEgps^a z=yc#YKZG!L_3m1P@128=Jzz?1JaldHBgb=5%7#T@?k&jhGR#wrh|+fap`GpCZUqYJ*i;_+_K(b)O&3#1zssl@(5)(+p$jD zf>`zg@{(+@%tIIv$O$ax`}j5{pQtgn^Jdie=nQNzg#BWaJ&%p!Mghh_x9NCpYxD@U zuP3Ou&34U1Nlmt7v~garMxOgv$owKqAgaYd1m&K3DIvjA=8>BWxEi@nQ>LowI*Bw_ zx8r*>0q?Ly4?4iRP2LfOIRS>0;n*0+z-!qZ$edQ~#2~yj$di^#VSvq8UUqn{10@wc zZ!;6YO_mUcU3V=aaDTW@ul<6a5p^FCtlWni4ASU@XosCCXOv+M6=*s;i08(3g}*9d=?vB5GVoM#;vf)d(<+^lU&l$2Sdy>@IFm3-IGy(sq^r0hgHL2k#EQMTSZ>% z3?K}rgiUrYz!B59!Iaq5k4~~s9VHwIn`<&q*@oTbsU(SkQ9>kuoQ^zDwM^G>8rV!` zg!nsrh&3nZi_vl{Afk#!b6FcWy@;6uM7Fn(>}(;jJ@6#Rw4&Bl8EX0&3}aY2r0QsH z`cdf{DHQFe3(V7Y`jJSXXE*(*{2Q{Jev}AqJzM4^_RrOvO`HbKOaX$mV{(%fvEdXq ztxI^~%uWCTirGa+iM-j|A!)NgU#6_UNA>{iPzE*C03($IxuZeQ`jfcV&P2vec? zr#b=C5+XJ?x(2E6Ky#m7ot@M55q_e*xxt|2%N-sy)HOc!4ttPWWKPFM6vGb9F&z2K zQ*=|4k*c}4IYjMP&YpN@JL73ej(RR(QbEEEL>}qvK z>>O?zu!Ou}=qAtBqCcK?5V!4S;$#OrcZQ+63D*`t^QkgSx%fu1ai=_FhaYu>-8kR%2NK$x^<|P!o)~eMj9*1h$p+mSr;`o3 z9%d&SumVw@RP%AXJ2fZ5cmT`6$w4G{7AFT0WwxecT>GL}GQ(lKi3KMIv2#3)nKe9$ zWhV!5aKwg|1H`PQ2i@4#6Wt>GmW!7IByFV~SNC$lU);$7!jEfnasYD>WlYf=Li94d z;b}QYh-FKB2qXy_4~VE6e1_yhImq!YkRSM=9Ax%Iekv(hq$!6~C%SD?9)0(5L^`(a zx(Q?dh;BgbR{p+2Z@36L9<}`@Y`MAA+nT21yVCIP3~3Etrc$YGcgmH5cZEY!9x>8Q z9)Z&zZ#&C{)qgri>(|4{dHNDESXEy1u$_nu3!6AW%AZ$pXK ziOMQZYiHJ5DZCR``FVne4{xUPiUPSTLh)jEWtwz^c>~NbaYRN^V&2{y=WLd7jEgaL37bpo46;Mn=xfR(e(P=azK0+VD+p;~ooc_pd= z#?C5@67m!WBDL|@Sm|f+(5nf+QKf)oMOueV*`};g+{xBL0VoxjiI;;Y^DZkSGtn`( zlntz(DVvGdkx#i{fMZ?s2uwqkY1{?<-h-XIIgVgqAO3`$x|Vrs((kdlbBNj>zXkJ7 zKWKmc7R1_+TnFdpAHWnwazlIvQk7oW+~h;=!69X#FlQ5)>)&JWIp82Bq~C>6^#iDW zO*sep2TcEX;&2EX@h$W@m{{X`LDLXxKtW$^HffeuJ!~Xg$Hg@eckzX7rAHa?h z1^(x6!F8fY8OZzdw;;BzntlmJ97qY_Xn`lUVn6+WA;7x04eKp7Zaf(&ChLPAz_n47 za285}7VsW~)A?Z=DvPa)$_FsOaCCpYPNuh5g7>~0Cve@s5FMD|WCXBH*>a#^E@dOZ zqq&O=Av4F)Z~(R_M=nAmb0IKECRVB;x^&BgH@#D)7V(mp+(desU~69}gk{M{(Wo@% z27@HDpd_YCT}TO4@#@*t3%tGoR<7Mg8#uH`fJNfh8*(n;kV^Dg8V^`Mzzmcy{4pg3V=^8G^-Mo|`| z#RzA-)Xb-GxhTnYkuDdb+QCGekKy!jAA1pby8jz%?~-d-j%LHKYvfe{rG}=jy_S7wGSMUSD=-1}>jetW-Se;X(a$fF)}TEW#razmx|T zSHngs(y&`#EYkVNH}RlimG;AY`tqTqwLzvX187ctQmB>C)GF+N`XY#I+11;PuHR#O z<_@^PQ!&7)RX{^an0tDL)kk8ogI?HUcTnk?^|VIcs=j?Z~|lVxn# zm5XIFYm%k$nNG5F_7fJ-0}KOaq{%y!->Mq&1;qA|k^9oLC4lSc>jb&1XOBtgxIlda zQ4}|B04S1)+Je82(Z|a(A$25Y0a$D=+#vitEtJQ94$wk*91OdZi{p1eBn>EiuSKZ7 zdxHgDpqUl+hOb2(Vf&c@{-!Z-{4MDl2*U-jK77@gc!&qM^6&-bL3)mi>|we4Qj~fA zM}TRwxqu4|R)_{yHoXPnqrzUmQ-rzCBX3rJKTm)whs0UA^IVeDdyW_?xdJR!Iz57Z zg836LoS(cOWHH(`)(15v9?AX)EGg^B&lh0>-xEc$d?6_5itsNSM$_!B9(3sE3DquW zgL#hHd2B_sJUA!Z;JX{VN{sx+Ud?%mZy-UJ9Fr~d@8IA8x3liqcdV7q!1>rH9b8^M z0$@X6<8iC_6Obhp_t%ERuyWC{uZz}LcWCAmYjT}ymUm;~ z=!E+_b#MC5UkogD90a{(g`NZKC4km)E&VPx&EaJgL+`^=VFx~^*SQEILYCEZ4Sk9) z>M106QK`ajak6UgC3ZZS_jXOtk`UH&DiO4n*EQ+zqw1~+@)4j~``lI51w_8~^!U$P z!E*S5(_)dhLg&g`eHuIc-F#@!fYZ*7f15*X3e&>|;e$kjMwLtH*^*hy>qQgB-?XmY zU;UW-TUS1@T^4W2>dydI03RIJVf$c>0$o%Ie?pty^T283G?9tY?fvoX_q|2^}W0l^*MS! zv33!h;<0mfjht=EzdL?8^a%C%a{a{U6599qksl+S&xfD?_|?jDkVQ)C_f0oZv;W#k zz$d1Dtr_BwKK&-!9}T1%zTmLb4c@Fgpqd#E)6op6X==a7z1lj}Lv?oyyY*0R>{Gyz zogQXV-nRZlu(Nn`{suOURA_EA$Ih|(^)AAMiR-2;EP8cqv}(dK85EJ@@k= z7WY)Hheo}3o==iZ%9osvmk54q*DEJW{FLiGl<(%{dO780)Q&e+xXtrbMctM%p2Oic z4-48@;#82cR@H?()0CDeYXl+fgnVj*T~eb6Fi`mf;H08{z@1KHRbI!ex^3rsawGT* zjbG|;YlfK-evDnymf&F!wG#j)O>+P+CG05lP*m??*s|9YFj-k&7=dv(K=_!N8GC13 zpuBKB%LWAV5^gpN?>Aanw=+&E6HG$`fIFjJ&=0bjsJqz7Xt;ex5EJD8El1z=UfDZodbAd%HZt1&m`?Q7gW z#?rVmr2c2;h&|DI@u(iP#caacIHNpT?HBf?`#EHMnVxcMvVX>*is_wbtY|;T*)Tpb+(b5#@plK?1^zODYa&=)H>pTrdkFKO;Ni{98CRx}Ck~MUZTgm!C7wiaGx?#3Y1s4JcX-%rl7vi+| zI1eMY&LoQQz@vd(04H8OYU+V)Jh$|)PEq?;cNJ$+XS2nG%%H$#lvgP z!0Iy$Tu5gFaQJ4So6;QHiP?8A-1;n>*!MZ`U5szr5hqWF`P@5kFV|o@+hlQppH^(% zwqt;LPw;&k7|Sli9X@&__*nqpn5ryxYM`6KR8MU?Ul6pPqeiQGDR@Jk;d(tu4&Hax z**T7tT}>CxCSGe$3pS1ib~joS~VBH(y5;{nqQm!#)R4T;|^yTtY>SYR`xUS9$x@ky#kGO%M4 z@={Bq<*7#D+&Kk&52DGy#HWVIXh#p1m^2WfXyVfA8D06htW;CW#SOahO<9!M+>uzR zt*jnV20r4{K+~(42Oik-9|gOWY=bq2W>VCGxB7MT5|)<34j$0g0_)b%5}9cGO%vJJ zo7i}p#{uEHsKkmoF0xo%Qe$wkM639!kkmb+AgFpSGMeV0tuT4D=uXw3L6y0+ih-;_ zN6-$YR)a3nQj~W@Rj1@$z3)5rid6>*PW!pmCp=q9A;XiT6g)ip*2;((Y5iz1#pYWc)-G*V~r7`4`8 zJfx$A8&4@p*++_d=#|mGL%uQ@Mf+k0^ZuTnHZZ$e`XaC!?$shtWMEiL)^`iRoN$7{ zzN-EqSe1H_uBUn2K6o@MqGr#I8SOAw@qMd0hA$7$Uc54rTId7SRP&^-ya266wk^@L zXj_eJTg(BPar42eB?TT^LZiw>vP!vPK6zRG`3JrgT|Tb&0;0c$rKC#dqgb#OGW+9l zhOf0RZ#lAk*JXn%XIT~O;pXWmswayA>+vXJ(}?C`gF&y+!Z6P2d+VJ<#1h#Ym6ynSc_bF%oKvV3H_plS zmQgK?V$>h+Ix3p;7*)~+6Loh;lCe|EtzrBeoMQZNyzlsl8I$o_^wGqR*2f(`Z*LhF z0wWn$4DUNGEzV_JglsszROw6~3!16KvGkep#5K~i>{v`q9gk(#6gRBT|0$Q`yzFFN znYb9&;Z^3)lerclfOG1!&GB)YO0GTW(cG^0G@DjEnrr44c-7L3z@zyvtTa2BkL3;D zYqKr`kAcv|ejUx>=i7!J&8OY@6N)?Q;e7b7+emgeZ{Dy~Kb;5ATE5emPLkntzWWZR z^UWpBm1a${@$dk;MITNMGgd!Zo6*-&jN2gQb`rg?S!u9S3$IGBW?BaLe~9X_eoxbbaW^66sPIVA}n z@0l){(;H`9vxBTAbzIZa=GOl;`*F2)8$NUW9H zPHEzsENz@}H-qOfLvZfsdYAUOgsQA(8Yr_4&~g#u&4lj+M@wV_N*B$_Je%e0y)rN9 z$tIJv*L;kpA}wic=fLZ$s`a@&7hilKtYLp=uzEWM)AWiVa6}WrG9*CHb2K#X)_tVUtZ20SYD-j zyh(ov)_IM@GG%qpkhfnCm|oHzf0t%cv*rQoFdx$iwHZ{NE}vwz2v%eY^fRzkqeGfO zO4o{XoKOqxDL=qjjCHc zpW-PrLtauuwm=#>qP%g>lifAU3~~)VeVlU$usr3Q?cFly#ikiFX!jm;ZSxtl(g(D) zcMm-1_?A%k8n!I`tJyLSUzbl#_zL$d`q%oOa=O%&A2CT&aunm`2`dl5T=g7)t6-Cs zU28z{Icik_-5TBD7?>pnpbUEhU#JZy(E@Iw#w)FCk44^!6@27qjCzO$PV=p20flbh zkZ(f$ClqW9A%bUMdc0+0&^yn_%Ujk(8K-^f+%0iHPwk?K`^>yLM?mWEk&};!D6GH}2sJ z6Tn(V+IEU2PDAqBp(UdLYBGxxe3m%E44tIbQSrA)A`KNXupzcw6p)@9teTo*SSoj9 zTA))9JZ99(17K!q1DIFVZkhU$pSNiYAuvrHZrT|7bA**Dn{~{TC)mO23eq!j2; zRmOBsv&M{PV^v)wx>jHWR>qXKsj7iS0JD5l#ck#U#dKIi1P0b7KY!M8h7wm(#IcqA z^Jmb2fPyYFIoOB1UNj9lCD?{opW9;~ay2TLH3FVs$zsi1T0)v2U)KTVRyHU$mAR5Z ztTscpiIn}vVh_RTZI+EyvD_3>EMSjxV&_+aqL=UIwo-O5Wit@jN?T11R6nPXdu{3TWlc$SRP-U@-!2!uLX44maCd( zJRl}lh8JtgNpiIWR*E<5Gpj*b-LwHpm<7zAY52lASJV4s_g|}b0Blmv-X*dcs)`M~ z>)DifrPkid)as6)nCIGg09sKcY-Z0R$FeoX-u0M)1oz`d*MIu_>Zxw%3z6@StZZt( zMhM??-s}OEs=?Z|tFFsYu!`HcdR!8025L7Fwk7Am_qs0(u|{f=lViSkPIK3x*C2g4a+9iFzXU%0`d4~MDse>HBs;Bri zH#Tbh)==XDFj33deUzVNWvFE(+t)bNGgY>-Iqr47|zkk|mYKu5o{ zK`t8)u9nX&OMKE*6O^g3wy|pLl9p3mP#T|3l1P1OY7&C9+Q%8E?Q{u8OG{8Unn{PM z){+}4!8J??_s=Ka!lGv4nPo2dtWq|b_)>A&VT!i2!7=6Mx$c(rG0?ssoD?Mbfq|vj z!1YW`U7>NQ1hFF!EP6x*h@9NVmyYwyqo03Yy8XRiWlAFnPaF>RE^ETH6V#M)8^op_ z;^Bl!#m2s(s|;T9MGG0$>J%4a(*V}}>qWmhfZcwMo3zH@R839Ln30h7kKs3df?48n zy1rKsYgvBX?Usd8D7{AzWMF#(oT2E+hyWl*TIokf5J6FE_%)lpy%$#I1MB>{vVoE+ zjwU5N74b-or5%aE)I)(FgHz@{eN9HsCW%~{PO&k)4MLo(f*wGLcUh?4zQI+*z>};1 z-{iiaww&yo&(_3j)5o(xiy?aghFK<9Hn=PhYfV#s7ts?9otWmU%!iXb1)_O`Fc!+kTJ80eJE*W4uG|EF(g&pIf2zj zY(`bnF$g$_wPb1q7rG`5$7(*tCXds|rkT?>Fj<8{fQ6?~#OF+By;U9$;8eN1qt?2B zeU0%A9C@wppuTwt%_a$A9xY5My(3J6X~oLTQi0{UeFww*GHQ;N`p*%_Ni6&`vDdTSOas&KVU1aISmKt5otbmC4$2&f#1pIW8fu@SfjP z>{J(9ifY0ya)V6U#OmxY#=e?ZBcTOLP4Ze3Pbz|0GH?A>DeVb?Ai_H6PIg0xdu8R>M4QS>1#&gkNsIIS~ zYRyEc65Y(PJT7%%vAjBa%><~9Rm~!^0JfR;628=FeXPf6*3s30#*8k$u+x=!_|J3g z>dL&?d?eG)^!QVP$*yi?Z)mdp0PM*(s#kLbtoqUgu+^dOJ&!Ft$Z)E!kmk?knHqcFPcKk!q77GAEuE(X;z+_ez zfZSLBmf}Buih*uSM5Qu~QPec8z?%4$4tEp)Sf_!*?5NnnHAZpUJO^xhYBC*WhQ*8B zl$L6G;5nlwh2{pEfo_?F-X}3C_p+Q~kwiT^KC1#7D19HOwN=?#c;%-u> zk>E5tHBP%`r(V_#JwY!cH@tGP8pxmS4Iet~n|<9tb52$aCjOc=lkL0J@eTG%z|8cX z04*a>Med6xEiKUwycBBHeO7H%0CP_A&{Zr|1RN6d`6_j5Nbdp*)z(LYio`NiK)dSz z%uEoDSEZ&&(46`sSLQZeXQe9a)&0ToX!$Yst zj`yBBZZ~a%dN!}qyi*rTbMOw(nzJZo?@pVrd&{!g2f$i~yKWACJP0_p+<67zt64&& zXP)j%S{Vw7_Yupo0>9BI4O6jaU8Y^fVXH_gsG}iLIc@(^rKs6~&%SYHs5h6W<6ZJK zo-8T#&ygn>Rxc4DEUx)P48HrY>_FdAX9o7p>a1H`o+O~YlmHuYZ(wgAj=YWtG75JJ$W@fS|U(1^@}DS z-`dstz}c`~e4@5CtrT%Y$a6t)#<4Ra?zp5h)hHarxzw(E$Q_U3Hs@-d2gm}{nIZL$ zx0DP3e44FSL%49vbdkgvBi)_jbgfx*HkU=bHqY_k%xp69kyn|OQ%2RDLbo)LV`0p8 z%AI+8#yLTF(rx*gN^Uu(ur}!c>o~RJXlQzLkTi{peVb|?Orrc;5u1&9sRB%v%pra( zsi{qEI7c|jS_+LvSK$gbrbiZbGcf`jW^`fg3j2h{R9lFaX$GH+gFW^NJl*AcSHWGS z^mG3KC`(k>r*_M*qivdD=kw0P7P+~Mo2ic{Zo5A6xIvqYj;$PemfN-G!$P9jM)&Ce z3DnnhjL3*$KaLy!sm#+Az2VxC#Qgw_GN=@wUL0kW!@>6j)7p$abfa&$cvS0sFwH~5 zy~CDg#QZD)N8UWmilb*k30d145R6ZbP|{1oKq?En5Ua~n?!D1hGE{bkTkJNpHK3oN z5fK%+eV6nz%Rbt4p05FFQ1YOsW=dyEoKNWc9cjWjKQ2o;(lFcgj?-!|{s1eM?TYGib&oSL9ASCG1^toG^yvSj|xJ>83}g=Zqr-mF?N48VtR(csp-caGJ;$Nu+S!pS|>r z2ZDC-h=|kDuhGB_t6X0M9BspdtAwyG>xcNVoKZq>gR+3L;=r>%XfE{`US8|kJTd}1?B*|<2df>-cC|xD z$zH~kB2s&eeD#gvMYt9Vm#~F~E3k|QIRQt#MouGTy<`Lz@YOGA;?VKbE%zyfWU?=B zwzFqAF=^I*KLeoT%+j6DPYVFe8QsqnM@u__95n5$5_`8pO=QzgKXE`$coaOg0}*GKBAn8g@iI;(k8Z4Y6Q+H)4C=9I21VMv2bBZJW9O@! z#VT&1>_eq0;TqJv_gPuigqf%WL)}n*ZLpCRKV9Qeg2)dG;pW+z(~Fqd4UPv!-S|~v z4`#eb{C)v0T;}4Jj*~s@oncAvhH>q1l5v&s&I_KN`#jlv!D@lnI-HW^2gk4rHeLfw zJ_V)sG{dV)vfzcPr7iO=E9tP1bbysh`(B(ejZ(2AEaI5(axV6OTDi6bYZrEpO)u;- z06`l&QZ3;!(*;{r*M`>~**2fq{AS37wXi5ly`Gzp_YroC3Vb?vGA1B`#EYF>3TcF zgGEc7_gst>53{$tv5=*a&WWk4?=#OSjAuTb>Too4jfiJRYZi{0n_M`QQWas-!11+h zurlWn#^h728IA$Ayaz4jI>;$}!bMK)C}>f11AtY{a2Xx850mC$B~h_QYl_a!VRdO* z$t~Dtn7|uD#|n>8;sE_6APTt?YmevbObma5wZM~QcUh`fTFCMlGkZCnS{vh6vVj@d z%V}6p|Hw}7KAKJ#a*zz{3y*A=wq+qz%w9gEfKmVpeH|M7PP)?+YkNgr*X}LFs#xKV zW*N9)$5K6{$?|N85U`OhnmB-4s#WWqH5*$x`Goc~%N}kcf>Ky;kB=Q6^)%3=1f|f- z$u7>?C1uzlcxGKRdDs+TK^Z&mI_I*I%rs0U9U3*JN6clO7>|~Cd*%`sNy3?UrK@w8 z#-DkyiKm2g4hJD*x*YkqhlWER5`s4oBLku=QLzgSvWL_eF<0_AKQLtS2`bJcBhcU} z5$Alj4BD}220ilLqsBR(Q8#@=hZft|4}Dh|9Uq1X^Z0~J?8nDu6Lfr*HkIK6X5bhe zTppdcCHY)--BQK=8L?Po)PKA|%@Na?#Z`-(ehH>kN^zep9x%w_B^0xTuOl%DUI}RQ zD~_?204GVG5Ex&_QeN0!LOz&2X+uH{3`?Jsbc%3mURT$2X08{LbSzufaF{_q zT?5DYIHZFS5g}-AM@6bIaqzJ*y3{L9RqdLeDq#-)JZ7?n@6D$iuQm4bDw(p+mUt&A zH_av$tIpn$)Ul_F&n_0xb3|Qg=$vCmsg+zWDIvv1nwLBgX!o>B@>q=2sOwWS=#&5_4A3ippq4-t$T<-6e zr-l66d{mQJ;P*?w%9>>WtLC>vT;tODSYGo2iII|8zqO(zz=}sKfWs;(@R5JXB(+C# zurgoz(l4P~g7HV(?5PcFgEc2n`o3(#Mlgqd3H?dlGSN>Ox@aICyIHdg7X)>~>Rc0f z9fJ8>Q|uzHX6j{uMb;JUSvyMAidMkyY!3ZAG`R{Rp`L!V#2(mhngdt$!JE#q{J;(I zot4;pj7_}g7P%62tso3gUM6{qYP*bvRHCLS%By3{IpvBrw352iyx^vre^av&i(~MO z8BQ2wSInTpBWzc?=K+#c1@m0<-R|kNTm%`>wyvHrc{yJ^KFHcM&e7o2rELMpxM6{v z=@d{w0w>KSZjyv?uxfD&7dbBEmH^o&2e!qoSzmn`k!xqIbG})#zR_^^6w&T{hsN`hEv4{y5F-lQgx0=MFmolW8+G3Zs+uygT0D3o zkVOk68IxZVTH#rWnGn5YYxa?9?XJ+WNRi%?CY+G=Ekk>+`%~F$#)Z%a6qigNdR$yx zNO2i9X~y;1#U597pP;x0_*CxQ0$U3zEYlMO<^2$n{Uu7sL z-O3OAIS*tmdk*B3fO2v2TMIb0)%@-p$ zaayt_6pAlX6A)OzOB? ze0weP91&mLH1Y)U;MK={;bbL?e(Uz@ zC1n$70M?-H{yg%MAXZ`BQ&C`or^BOVl0?ptCcxU}(KoR9=&Q7G*-;b$XXH4Z&UD{% z#(@Jvy}&3SU~@hF5aoN&fR{o(gx;AKytiX|0Op?hF_8qPuDgCnh%HSy0?n;Pq4%wD zo6n${KA@n(#N_zBwS9x!RI1$d2}Y@Lh7T5ORkSQtj#8$u!OrD z<67?$kGq1;P24|x7WYm=XSW3xM|lk@U47k_xKj|T_P{Wu%qSn2g2QLUA(|c-eY=KA zQLWPUBRx&f`nENnZ2<3#gnU7FMW_tKFu#oKKTphff%h`A;=teC-+nCc&rd{`uqT5a9Es2fQx%l znDN-sRbx{OO0@e9>b98-in)gqRCo_ODEk&s_$;B zmP5~5!s#}(izeeNuFmr|V{A6lZ*z00<9T=0yhlE0zrts*`XvpfHNLP%Vg}D2Gd<1K z3$oMXlbehzPdS}@zhHfyaSjmqJ1>#tDam6Gk->eW22fhU0qa>8MV5K4SKq_k>jIao zG+EE#U?&{ISsI8VCRiSyn}x7HfVpn_+G0pmX08UOIn>99tTEZpkQXF#IdcaD)d~%*>1n5lo)|lNqG(k<(c*W5qWi@l2WsPBU`jI##fK zzToiZK}66_X*v9P5ML}^*J4XX1m84q$V*q}$likE(ZMEG8?2DWfSOdaK8FsoS<07? z;3M?bz9xbc`EjvdNGcI;)|GVXd#GVYJwdE7~z%ed$Ic;fEt!if8L zlZr0qjt^HN*g1}~0el5>y-pETb4(uR4cNv;KTamNvB2;wYXqVf`NE4B@46iOXT;Ll z&Z+v-0R5*N@4I+E7L*s4S7Qc=4f%BY+TLmt5tjtB9lT-IY+1kj?b0NLurvHW&A;y* zJHk(8;aG0!EU)e1DFerB)u;8BUggPsO60U~ki%ZawgA1jt&y4tB1(3Erss?M`j#WuvslvJR-3C zU_#Ybqu3=eCP4j0fx(?KrzEL26f3lXC4@|?V;Cw}vkXo`1*JpjIR#$TWrk&9(~@D6{bqRGT2IsyHcwrKjle3pr_X z7O?7bAQI8Av;sz{+6$1CvMCMKKFKaasBTE|WGAK$SAuYaUpilQ9%EiLSU#XC`p$*= zx=FOBsFQV{?~Mdc)X*|@HwRWT*LheP^kJ3NbsMpk?8kUx?dxjDtd$o^Xg>G*um$g4W*Aspnqnfa8VBvl=!u!k%7o)zRNT6vjncJhCoj-U#+#Ly*55{Wc+I2J!Ql082?8AQM{;pj>51s7hDai-fIZUHe zULB_?@8e!2jQ2HXN%1=n7bEVa_R_+)V0&(C|Tu$u0u z*vG2T5B$bWb@4KSS$yz}Y)dKqU<547bQjKFS+K0qDIM1Xa@fca)~G}K+`por=sLa^Jr--46JBNS)RjR;k1Au9u#y&9MJJ!@xezE{o z^xH;lYi46U8Zue=MG>A|cr1Nj?N?n{@JGZt{xCV>FtB%Jav8FUu0N^RSYU4Gx=?Mb zjHVmfW9JuU=+nI`TOD%v)Gk>ii#Y);I6pnIo(@|Y03tvK3-2@2)sP83=S30@4{EvI zog>?Nxwwpn9~(|QCHc7HdCJ6doV-ks#~IB;ew^lXZjMu*O=376;&h4|M%II0k)!0R zg_>(L@u^hK!HLPViP0rSF+O>NO?{<(FSDpUA`~Ahq?%x)4aCzy5?MZ7p9WLYv@e*6s^MdaDFqwBuIcCj^8K2JH%rZd12yBB5^R@x$$2@J zD-ztk_4-X=7X_yVykKZcj(O|R8mE|47Bx5;7D?NCl6=*K4nXW%uM~+FmWxSbk<}As zS2uQojAl9pj?kHQNhrhLyj`;7>d-E!C-HKLvy;?O=a@yj5w&{F_XGd_dMO4{2j@$J zo~2cdP1h7`tk`$8WD&}PCQlKmpS?ePmYgS_I392h-s5?Y34dMVeuf4UM+srMU-=ZJ zZTg4IAGk6OQMUSM!i#cDR76wj1^^;3{Yl+@EDa#T`D_v9egLXq?In8iPQ z`NkilIJed5`HfWofT^4H;B_?X$z?TPa|%m;;Ebbnn79zp%8bKMwKX(J>NKAEH32Tb zcNLZc)=&=?fc%_!V$+OPyh<$*2Ti-ShSIWu&(*#ZeA`Sv4QWmd(7`HD_YWWWJqT4e6|WP=uv>tg~li16cjy5E*k-3HDfMMNikL@m}9A z@gP`j+;Z%i8{?2T;?hdhxtYFSPiCFqENZHNgbe;Y>3ol3AY9l)F{U?^bH<@TdLRL& zVFJK96Tck|slKuZSr~Rg>Gvup(A4bLxLr+60+0&D0M3Wuiy+>sSN0EiT+m5hXX84k?i)Pq) zcJE=2+I)uH%m);9Jsyegy=$qxB3AYn$&1y2jm^kEtrg))gygv_VnanK_5n?n>W4tZIk}<>r zBc2A*1|zQzwrR7X9E0dF;%HY9!iPlhgy&cDJQhZOx{jMh;&e4I(R|HR4*Lac? ztF)2Rmo>4nn_-n1f^h&-FExOy-^I_`tg@_pxMZoA#iHO)c|q5Yk#~gVpiL&Rh?_?M zCNY>}{jjo%h!%MIx0W-TQP*iUq<1P;?+8&J>EaWI8@^-35uuP!yM~T*>ZM*X>S8KA zrP<*J(=WNhvvu4vWM$otxnvgZam{*Y>Du8WqZ)bVQQ@4;sG2^YsKhY4^JByQ>I@~8 zhQdy2#zF)IPCg38F9;_8e1B`Gtxb;NSBXR6xW8Xq7;s`bzI3D&P4ik4yk%THoMv2S zy!W^wIiGRu@)5;V4r6caS`QmMMf0_CYNhgXjYWEuQm)k)Pw@3#w~+wk8OI85{=uz^ zHZ(*#xr1<*HNdipz!Fx)TF{=5`W0G9RhpJaccPAks8Y^5poK>q;4QtIkA_CWo!wT(jT6?h!KsJ&ZrR;jlDK?Wb~l&#!!%;) zoE=`rEi;YHBEW3!agwBy>KJF|aAz(0b7zx|udAN}qKoXh zMowqiu}&G$?RH$!goExnr4C2ll&0lc zChD(`J8HU1D1H+z%lPrQ)Z=I7^K*QVI+6a}@&$WI#XTBqv1{=O8#xAtY{`#ieFgX) zQ1nq$v%YqQUFl2d)U2-^@kmVJ%a>ApkV80A&GG_P&HZdKVq8A7ZC}--#k5IJvo?2b zJ;1s*YlBxpWZKaez89?h(aT8opO&eL)iv!aK_*XyvTEYj&~oercav1d{j+msExLGw z<+apnFxZt0v|-0L78ek$8)KfLe3}%;I)o16h!!Q?)5BMv?9(F?iT5E3SM@1>SW7S& zSmoX3Y<FBG4QUQZUbY^bWAfYvSe;;8=Q*w-F5lcZoRn*a2o1UkOqI$P`6EoWPg~ zFUlR@;B$SLA%K$yhcK4}8PgkPJ+$2V5oo$1h0eFeZ7xkQ!(g`l?qLT_-vSEX#1>`v zdbZGy@64v>_#$m0!?%mQydVgFR+Sw6|KCe442-J9)e^WOJy{oNCQD~t7)3AOqam;Z zdGlB_?P0ozW}qrkN41h-;JXHj!dFW>hH#JGR6W)P2i<(|P`NA-DiXzvtQxC&NZ-pO zdYCOA7{E;J!n^9@Eg6mYF!@IL)-ZWyVJC^41MBJ=LAbMAT;j&t*EJsaYi=3o$g`Ju z2{Pitb-knsOPM7_cDcXAr-{R72RPeq7(22Sta?caDGKK;PZ+vr5{r_@(X3ok)Fp%3IhQz_jeFKZ z%dH+xGAfdH9#ziSjLPW)ifZgbj|%TXil2syGk!!a`1rZ`6vYqICv$(o*w>LBjSqeM zbMHvEww`sg1t{h2166>}(uKkL??}Qv)HrXP0+jmnVN9J7R6QM|?>G@Lpg<9*7edjT$rel@}GK?Y2C%_^H$vyK&OVg1+)0HW7zO^o}x%D#)Xlrs9`qud% zr2TaSaqjOZ2!4NYVT$&*876ao#bMU>_YSZ<`W45PjOsW@qJZJuH`J4^1d+?8sa%io zbge9VjJzX+E?+W2eb01D6OphyEJV5E)9lv-;TxujKhC78Y|<<<@-8TH6Jj~eG} zM&0xQMJ@KBM}2o8#V^Cf8NVTud;HjJe&Sc@6M25?EUly8_0#lYhc7m=R}wVm1GsW4 zOUpu#ksDW!Sw2Gu7PqguYud(+Q1dZm=yr1gIG!dXbJL+Sla8DPwXkistRXx~nsOn` z{aMnobT!!^=g1PNKU$2A7-N{8>K8_WPm&eBXm*Ft67QI*9ZnKMU02sgAvSL&=@NE~ z1x`BS8ZvTItDY(I;xoS7?sfn6V=v69ktuV6Tbr&WBg)V;PKn?sfiz&%U-;oGnTmKpjO^|J1!91iag;DZsQ=nPIcR;|Dq46Q zSX=tKmCTW5vb?;!m|08$97LIn0uN^Dc{f<{I*Dz&1aOqB)&|QT45w2TNrw?#-E9H3 z+Qi=WipyKJtd7;s6F|0nSg`9P`5>MmwX<^=nAEe!xy0QstKG=QgIi+JngTxXhb1TH zDI)j^ZLju%k3_4z=%ucx84!iB9=&VXErP|VAKj?@b9vyj zC<}Sla=L>htDF2<-xLOGW$D?ArHc*hx^4CmKxtXUk>w;=Q6jlsog*jtOc$GY3(^H? zj|Z8*G}pr(InwE^a>)qsgEr|dOuVM`dWpUNrf$_?esHie?eLjoDwbl3u(BHMs>Tfi z6u*9a!uGLml^O6@Ehl*BW&ifXtizq!LyE~2#-moAh zx?BXAp{`$DXL&?9nZ$0XMp+*X_C-BN?P0TKZM_7P{7EB-@{#ftr_A|)*RRQe$BThJ zjgLRl_=G2<H7qo>GzO^mR@KtWXhtJn%D17EVm2o}L zNk3N(RgbvFU_ruRkxAm?f<(84r<@BC-_=$=$>I!H(%FBaPt-aXg%5M7=YSXjq4#4S zIqdgMO<67@upvkIAWeF4+NIaz&Ie94W%&%D&!?4hE^!3x^O$q`^3{4O2S6sWj%u`9 z28DBqK{I#PL5DY!LEHCm!gsL;9=@P0qVTP4VTP}AOFewQdwRl`?(-Oy1e@?<@i5gm zmKjr`V?n|t1{?j^66r~5xo8$VSGB8mbRM^eB!q6l8grg6Z!sd_tfkUe9vKA33Rs4B}4V%UWrylq>XIT6$MH7 zv<*{GQ#;109!uS8(hc1*G$N$ykq<3vu|~#&u|x_^*$(xY)RNjXIV2*?(j%W)w{*{l zMH_0;(bDJ)xgL6!f3!G@1hQ4Ra*Uij;;qY7^HpCpcmT^&zOpCp(767R;uq01(}lML zSW*B%GA(%XKK;zqpUSQhIzJ1QW&C_p=I3XovvYorI*;+og~4GU7kRP|wbN($Jw9QJP;;!+ z{~beXg8|gs-vD!ZbiKARr10jOUAeCYHKw`1D2qP+!)-6=`)buUMtCvKM=)Ki2b}h% z%6zJ30US)ci_ORCtq)%Q#8i_;@|LaGc4$!q01?dquv$s&*wS)-7)dD6s2ay&ohSN@ zjCrsL@X>9`$3wNYYT!0-fbW&PA0pzXVvn;XN`7h6Zucs5`B1H;P7lEOG@l+$WTJD8 znI?3~30lo_gv005zqMTOwl9BZa^H&;R%j8c_O= z|L-6F@jv{R|M7qNU;f+w`G5Vd|Lwnj{U87Q@n8SnfBXlmCQMXNGM2=`+8!H3+AOi? z{_p>yhkr>IPfRVZlWxNbD=}h!k#Iv@Ni4Jl#(q2iegTAP&W-&Yx)%wMMcn~}T9(O7 zUVqAOmR7$n>V~Qe@TGKWf3J%Ni7I}-i(cqAk6iJHqI=}Q6P0tBbJD=SE*+GsXeiT& zY|j0W6Qg5`&hzbW(j7Pyg9e2|!l)&PFXBVONKo@?)$hxMu|Mz-E3LznB=O@kH6_RX zw1a2lKkNXdBobDMUT~Oi;tZZ7NDK)fHLU3`$_90N8(*_vV4X%6`DU>ObS$U&Pbc$V z%cd8Nc~hhHmtxFt8Z6m=mGy5lz79L_uMt)UTE26A{SNjEWN$hAI@vP1<-;CI*9_JM z{^=LbgtLDzgQzXTw>##%uJL%dJze^0~zHDOq($KRV!q!NWfFS>!L zP>^{J<|rg@nd?tEPH_JFW1+xY0n@6-?43=SSMnUe7$8C$XNVpr5OJH))Ii^cnq0asAe;C zW*z)&f&ABmmB!y8j0&ag505ZLt-zsem2z}Z8V=v%?`dV0Tun~n?-2eIm9Z`mM2!gU zuipcIRb^PM#Fts^0uC-%A*Tko{2K-V6;IDN2Vvl^Ou#`HNoIHr{sqEn=PEehWh3k$ z9GKVNI%xb6VNsc1;rJf)zfBastAWPxhZ^{&Hlp{sDKAbL5o2Ew#M_!iR{sqn5oypo z_sabwY`y&wVdQ04Ct>gHS5__hH9d$*MDS@U+$;iEr5MrQ;QdbsEBLDudfMSmL zPrqXIQ^Voc?^yzWg)UPV%zP3y)8*f=`mq!WJ`{M+p>Fe61V3KC|CLS7%llcCyRQg_ z0*t?I#`#^V$o3-r8`tRbDz4^>Cu{k*tbPUmhHErD3+?K1VZU;Tj%4i){TbOmx#{|C z5ivb#oBMW!{Iz}mU!A%d>!lm1jX zC&OR*288rvpN`_gZ4c`~p8edNu)_8BcUQ@C>-_q?-hOR&LV5#y01JmkITZwu-b%kF zp6{#V*YCZ~{L&;NVY6f|4t7}wf59;O`__Sf2jQE>-y!@bi#?t)@qCHml|xdI1rWK& z*9Uj)Ke2_KR>7~|ySn~8JKkYW3%B17O>BQa^)y7;{pGke{d;V8zjDv}*9Nd(xO*YL z3S##E;7dhyA=EU$`*;jdi~SQ>chq0I7cnXs_)>x=Nx56CM^}N^}~0K z+FzLE`)tF>Kx7A=;y*s{{L2^G`!V+GcV1V&_kchD{lES$N#sh*KjMGUkRH@@qJeVa zG34t2tGHMIN!Z4+Bxf5x=n-8IOJ>MVku&qt?N+Eejt9<7$r0`Fr#M3^h?u(aV-rfh z4a8)I?iBecd@5Jo%sDqg_xOI&6Jm=B+2|4^g5(eIVtub3CYgsh!7j--xDfnDckwl4 zgas>A+V{5kWd6};}k?FBa)rpIK8VMD;_K=w{nfc9ot+;BG~1GGQ>%rJZl zrTy4+;4y_v#Jf8~ehQz$)o$jTJE?nsA1e(MpR4658NuMMkQ4bDjM9To5Bv*+Q@r6D zqJo)4<)F=wgFmfE%8@9V06vH|3#6DSe8wIX;SZfLZ??yyl&%4OrZNq&qj2EBg=8&p zG7MlrM!@+4yUkj>8oeiTETTXj6n}K&Cw@5I-4Iv$-3;ld;2*O|IifxChXI5mR-gpO z*>^HShl>1^T~PV*W??`==^o*yIz!@5vR{f(K7dH)@UCP{YS?rl6N#>b)v*B;O z^H%T`%#n}*+MWK)um(j5bh0EM-n}WHa#5Z_D<6zfx`+3n%5)a8DS9^%>(c=)z0Pxw{yZgYO&Kn^U0Ft?FIssvKKjlcIAl-xC@oh>-2mGF(Lw}0! zht8EZbIzUAJ;0AO=B1wC4k^E!;)NE$_B4^i6ka=v8UkX9EeI2L78l)WcuL!1*LJWyipj8(z%EC=~3o^tLCXQhWR|>DvJoR ztqXlh>a;^;;Oj_J@NR~+uf|ozk*G2elzDbit_$8{R2gT?n}zWRrF(#%Z%Zhyx2{#j zL7V0m5c9Wd!WKB1JwRv72X8->9roqKqHO<^(= z4kxIuhz;@H^LfcAl!|Od&ZQ$!VL~(2gh0v>?Jz1#e!rHEkbyu7DXmA1Jt`6vW;b)* zjnX~9zpOBaXf`;c(zMSFkcwoXfm21I#vIM43xSj)Q8oc&I*~vMMM+YRJt`8FCNv8p zQd0LAKff_eUg8e5anL3kH^J4S-V9XO$(P>Xe2;5UXoi9*IqJ);bDW;6O{5sg~s>Bi`vz7Bj6J` zo0yl+n=vp6ABK~P2z%7YSMWXBAV4~hLR|J!VvmZjM`z5NIrC2H9^=PagR;Ab&^VGDOkvfVAtQROky1chI2)|*Y4?#IDk-L9JcOeNe`tJpD`(v) z-6Q<;>NKRRZpL3w?)U2er^FvO=H`c&V_it8`2sW{P6vL~luiKi%#L~rIJQd0LAKfOR97atz`aL1if zuLusJsQe?hp3V&am}0miw1$^jm}U*(p&bREa7Nk9kV$o>NXilIkw0|s{X&qfF_22J zvt)M)Wk+rg%B}zQ9@OVICL~WS`op2pFs%HRnp}I5a8~fRS|fXkkVn){UL!Wku;H#i z$pP(7W$0kWBUPY;SkiomgMf-exw1xkC`#rU+lLxbVD!Tlj}!=50!KHvG#fjR%=8yX zRsdI!hNR;#(;EOT%OiQ?cdLv$BbFX8y=tV08S3Zuf- zZsp@~O7{pqR+o}B+wdhD0T-O^u)`u*I%{Ds);=%FYDpVW;Y?WMLo;NH8wV*vqHrQu zk^Xj*dJ)u^-W@8ypBY=;C=5sG+ynevY2M$-#Litc!3bhKOK@$L?xq4 zd9%Q{P`ZcrsnWnMgr}*70uUk;hu~A0FgzsB!4BDQP=c|!U}wShXo!CIooP*XGbDq9 zL4T8Sg#GF01Y#i|JQFz~6cNH;c7KNOhsM@!W~^^g=lDKXmx^MW?T|}=ShyL;BLhYu z$9Bj?5%P(xhtucHkcAz4=_VDBy^K1xKJ=vfqb@kj&Xbl(FCv~ z*SsGcI6}E11kpUze(L= z{M4R@JRT#Rve}@`HQcC?0DbGjM7EKUPqmqkB%WaFSux05oB@D798 zI9uMxINx;c0e)`GL;0ATFVO^0<{C-jZOoz%Q8cbL@Of=fmw;rL(gLY~xM&>oxpq>n z4_h`tZJe>#Oqk!K?lFF9mqCVpI>AhDkNW7VARP?Hk3dR`)Q27w`6;X_W8Tb}cT)ElKR44%kRgQ zO==_3;ZMnQrdUDI_x>YL$~e)?*r6gnC0s-K@@CGvle$LusnURW#pim6#xeMGy>kL2 zJxxYfXUdUNMSe;IQX0>Q%}~lP9i$xDqKOz2>jX-uXZ120I#fhOqkMU@Fdij!jqo#_ z=^a`8ig@P^afS~VvT43E(ch(GFc&*sKM+*ZyVZ9xB-9MO8N%NgQ@fcn?xe2aeX1}Z-chjkkc(r8cq<~8ypTQzON(a^#SVV;Lp90wrXIOqXbgsA!ZgZx+U*q^=Qusxa@ymyz&;`5(o) z7r=@9$K|CCGv<;ov`lB`hIq7IHu6(~BGyx4tBIm$HBj1!cBsEo5Lq`<`>`oO9<9gz z6ro_8Eo-(}H%i||__@+B({H(C6Tn4B@cu|{<#&kX-8%!P0{oQpc!i}#yb&zc>KH3z zA`%7T;6n%bO{q)ulF*+bDj8wQT1CEv(zoG#xG%A?(NLb2M2rUz{u}RFG2ocPRJOK@~#ngjR8jKlaNg`>U>5P8BTrUQv^&5ymd7l2b?9vcCp z2^AlB>-Ap_Q^8DBUCcSZ@$l{I2hp zYy!CO@CYQ!sFS4155iG|tisyZQ*2gI!EQ!U0g1vf@P|{u_}-gOigHmz<&s5w-fZ*z z`;-P!l$t1t(rM3ozMn?TsCMky(yVC><**O7+bD0&baH$J-*L%=D{X^ zOD2Fi)6aW)Z&7D9t3hWT9`Ir-B%mo#XCks?6F`}1r)0{o`-?i`Y`M+^)>UWj5q@|C z##IZx=aP9;^BG5w8NT~uJ;=T@t8`odE2E4R!NCi3y=7PxTmL^SA>Ab%n?{gs>F(|h z0Rc(r?#-q{x2L6h_rZzff@r~%om@4>#Szqg$KsBENcWNKZ7 zi|p)6LjJzh@b&BXVM;0KSzU2za4*A2=u@IB#`ihg^fqsbZyw~oz&CelkWjk8Cb_4d zG889H^+3xI3eouRKk&#Gq)YIH-a&Dn4*Y;D!E@OCwp6|dXne(=L(dLIQzR;-RHMcB zVOeIVfjHGbg8Qdz{^Cnywa1ezc&Wlo{ME}?Xv=iNNNVZ_>CoUJNEuzQ>-q0fmHq?iWh zftnu${~zSZ5cz%d?Q`kBx-!d zSSKo3TK`i88S~tNs~c?K2XcWQ_?H3dJG(EZ$WP9+v{Kq0wLLQKkfmX1#=O^)hv%TW zG5j<7Xp;QO$9|GJSO~*Wyk#<*9{g}T@5`MVsA?!>|Dr&|1K*#@oaC&F(IOP5l#La` zfdr9w(9kE2)U+gg6iH%(ROyHf(jD;b&Lc&;Qp1a)Wdu61wNk*7K)(w(!QZn95a;lTB+@9Dh7Quud>u>BFJziWz3jm(u zR~HNR$CfO+Ra+?7N$fZxMZKq=r2?W?ZI!#w#y^|rBLj&k@Fm3XZ1LVxsBizsVb zf2g;}5P~hi-CkT+NG2KssT3Q~QAa~0I&Vns>1DvFwyYdp<5c63iLhtSSC)YjD|Sx~ zeDSvkjh2UFaoO<(@%kYag2c2g=x1BMiz#_H$K^PnGMWh3`>4?|(FOO3sq+VwWVkXf z52|&Npi2T&h4XB2yzOyXiHPXQ!TJa_n8FeX)2YIXJZp+Oq^m_gkfCYPw7+PFUmU(# z`xWC$T2)d(%{*TMiQ{tn#kN0ywk5ssUXL=EU{tst>R5ixx@(mmeK`|`fL;7}EU?YG z)_jy}N%CN6PtZu;@PK~Y-pSG7L$y^*UK$hE$fz}oi|LyA=J?8y#@>^-EYy6SW7Y45 z*g^*7Kq$1Epp{%uv*BB#S=(AWpyQv3MbQtghaO26?|i);h6Xp!XwPDD2JrE{Mk8>a zI6#>ZQ)Ce9{Al8G0~BSqUqjQ+iU4JOVPtk0^IMrXrg(cgn?MC5BQygb*6B-0E$42^ zzSIfpAZ8$ef0J}6zHh$avH`ses)WR9(L5Yh6OdMCW4$PJrJspM=xTALQPt&n3i83S zQh>-{A}$Mv0%2)WHB_o^w=($^Cj9(uCRG?HNQw6&jNmX4CsgjCJc?0Xr- z!8ZD~0oCm^8#!<8c3>BOW#AIZY9CFroU**TJ4G~3y)_C{wscX#otS<9**KvzuPMnh zj*u#hpDn{3u>fxmxR#4avY7Cg_(2K$^1hX2F&jJ@j>)54(eC#J~NNkHfj9*zYB)#rJ2eZou>7{E){>z zIr0o5Lvmx5GnPdvZ(7RUlh&B zvB90tht?x%_J4zG;=OhKh@7+#Z^pj7l%lXIL*N9q2omD@@(pfwA(yHDf0vv~ikxJc zGd*0-+KOB@;5`WVK~;)O?5e4+kC85*7E^%o-F!1gu_kU2vK|Z!VDW(fjzTO9M*-&CE#GH{T6({O>RmA2^Ti}v_ zxCQ9K&8og~Fi`1qo5A|MM)2CPtfbqQUa|fr8*R;RvNW+lMrknH*r46e@~C02THyGG zi3PChfLUu04@pm#m6~UPu-Bdvrt97d-dUDec@a7;?5UL=3wxPgSLMWm9U2JP_FXkC z^Z-q1@NFQ~P#L#a?6&Pc9ZPnm>*;fDWkFTV2moNLVt{V-Z-sBuVzK|H4q450k1N{w-O;Q{hZH&T4m_;(*#;$1h@(W63>n7^H zXV{;5`A#3AGVF_-(N8bma$ZLeEwB!7 z=67kRpbz#509V|;C#e>Lxpw4>nO}|R)_R?+ZJMF1=6P_>!hB4c0ycgI?as>41>dMTw_A_Eb0DsQy-$O zT^m#s*_28#py9fpl*2Jw%7vm@vQ3LGOsa^#nZ8A7H)Y2c(v2w~4xdCMFYAI=l_m|+ zN?FMVE#|XXjBbL1ryE&)zw+V+q*PVWT0ABoNki$gtVNUI+Q0ez0SY1EMgvZ~y_NsM zReNLix)rG^ofW4NP8Q9|?W=P|*ok@d;U*l(u>WQY3TY%;W1C0lv+ zx>VJB+k^%1%~v6{GXsvbp24pP>pt^lmXLMJbZVQ11x?X4xZCRC)?Om{vm$L`@p3o3 z>H_-Cbw-|iXb1Ph6{=OW0lVJFamv_*L3%v+ANoSjxo$R!;}mZs)ZcX{)I-cDa_xg2 zm9-?rV(-dKQQ?FH8zmwwrwz_fk9$hXl>$gj5fGj1s{m@~jG6h6lOo(fRa*@gqxT9m)ihw_S{1>YArH{T zi@4vq$H~X33pbb(m$OV%kOioR5V-ZdNEaClX1S?nCold^DJu^J*S+vV{O}4?xvB`t zAp0zT(a0hvi#c)2;v&Mmx3XMum_;Tc1q?NOozT+=Ypaf0Wk$3QsHNqM;-A$zDFB3+ z3O0mXk6CI$_;bF9iVq&)kLz>fZ1Bz z;~gCMIajCqLoq-ttYV&W1I||Q9TFT=rN`4^&w9K#wu`D5fEw2SMDt=_gu&CSo4vlL zBZ1#ItsT@(R+;MK8kT&8s~`oJxq<*96o_>sN22lPaJCbjk6i5oAxQ#+vycTh{oXin zTA&sEi$!PU`&5mE;XcB7k6B;K2ZNO#rCncnmHBImE?>XCHrC6k#*Kgdm5`nQ=s1aa zB}m==0%u}{!B>BpU{0PVqw2x&=;;`FX_lyPg%;c5 z-30tZ3BYL+2UtnBBL*(g`iBmg5?uDHrcapx{}~2k2dJjJSz0Q{f$MSL!^2k_O(EN& z(%+PIW{4=nP91H^875Mr{im+SZoD;ZZz^K$4ai{VrCu_>D}dY@ko<6W8uvcj?jiUU zM}`2}Z9?#3!77U@J8V%DsSGbxA+~U+ z6};*o4=?k+d_6pTf2$6DTs$y7cW2~TFNEE$ONEd-vJ$2@9wIKM08NYJy<%cZ;6U@M zC7VKs8hutguX*LbK=|HiCz$x>$(1Ga81+{I+Te7Ua%8}-yyM@p=4S8bF7)yyvq9B2 zIc%oJ?hHA`lqSs}eh=Hl>JTA`d7eVj?7CmRAll2G7r#UtC%sR)Yf6g@N~~%}Gfx zLt?w}O(sygRm4O7%JeTwt@Q|y%QO->aemMrbg`<&Z9 zQ|ILqO%jm6auz|SSZ#s*Iry(YGNOLKeblD&9?I^Kt`*%6pY zBYGaH?YcUVA|&THYn_FV28B>N+s@U00(eJ9u-|IaUG@!^f9KEXon`c3WDDhs}%JTvb@F?jkBRHlBfa>`E3T}Lg z!_ZC@)x|~gNF`3pv30>>RT}92Mspc-nFtkMYiY36i>7B0TNRnRYKy$M*}u#eK-T~= z3hf*&2mCJqo2N)zo~wSM*JEGC1Ui*ay9bS6k6yVXt*kcD($VQmw+gY`HY(>gU;+6 zW<^XSk2zL+HUuR&0wSfp)UI)aRiwla;t+Jl=-`12Yg!#$tnq2t3 zglx1`*i&wh{ChANUkQY`>FwuYf8Dt+O!mLZ`CoLxG8EN_YdMb4F6>5RJvDp@(*->0 ze1BOB#YM(8T(*vD9C}_Xphi95+~>wyH|T1IA?@Wy*8KW*W0m-mvvr)~D}@~Qs%%^z zn~cL;KZau%U&vsMrlEpTN$XqCa3$0G>JC~2Dc?=E)2C}rGxlv!kB;mYZ#q^8P=WB* zu$O2;rW1HbPha?W1`@#Q&j0pl=DUrS-9r03$Fr3SxcdV(tL^t$l*5vkUqM zXU(S|Ruz$d75#Lqt^RT_oT`q+IM$bdv&kv6){Ky|$>>9f*8(qBy1{$wK`c&syp33O z@zySCYg@iYtLYpED8-Zy5dn-U38uOHsa!CAWSr?X2<^ocahWjK-}W4=5B?hzSYVG} z+NZ{8?O<8O*ikH;R4l{Fpj5ijU#X(DGZA2V-SJqyn`TT#xiAGMfTa=X>cHU8YNTSl zm-)sXEUcEO@y!=)qObo4o=$H91E&21DV5cL{E3k02ihmYPZOAzsJO`0>Vn0-^LGMH z{V^A9}9g@{foQ0~rx>xXsqyy|^pBdzW zs@(@LZ=>JhnU+2kJeX|RQx>7DEY-s)5+q=jO%FU*7tEP~k|A(4u!;}~@mPkqg>@|M z*UTn3ONw9l4l!hcq8S~^C3tmIrP%pw^l!4YhY3Prn6+~_3oG~_}IGEb$hfuqCWm6{sb$|DNXdrFj1H9_Xp#i z^j~70*sKx*)1)79CCbNZgNJbZ8!cmAYsRr-2`FW;ikhLzraAX!|&Hln>{>ZmO`Ei7S~~y zxhpggRGcr4;C#s}`;m_qiN#_CqCEBHn7aJOZEh}SQo4qM58pA|py(0@&}x7-Q(!4= z;~BbX^rowFO(Wkij3X?6dKy)ps$SG-qs+OzHj$e}2~*d|+v$q5!0n0rs$rrkp1Eaw z<*Mo-Y#xNgnX3VddTsIZXy^CMug^JGvPMRVVFqS1$=D3&?={wz0vMT#a3bc=O0ZH< z-!apcMLO*N7-FDwA9M#Mo0%3;cp?JK++#A}c2&(P`S9k-iwRt{kqllqsaD@FQhWh@ zMrBnO@VNfFyjv1m9gI$BDoz9xRS9?mF4<&y3?IzE!=|gh!@EEBVe;)`GFN<+Sg@HyqBor> zz#z%0vRdLw7_nO1CQgMZe z&fGaoEVUD~J|kOcHrKPDQ!hU>n%2NietrbWe*Eobz8Z0$dPq~@VqQo4yF?Qg)W{70 ziI>!r8=Imwhq?F1b@Y#4zD4RB#RKUkDsCQQBQYc$hOc(xMi$bChf;zyH0Nf@S}XH4Wx+g% zuQt~(o@==n~W>M z4dJ2?>vzu^r2~dj+M5Q*D41LWbU*@S6CAE~Uq(xmc#Ay)xlI6OjOXFkWM12b!41bc>`O#bI4O60-k* zMI|7Hp+a>)8L%>PFsRP3KDcvrBK=<$NSppK|PO6JXrgOptxXn7euO z{#oKs|EFXzkMf2bHy{5C?Tp=4<6zfmoq7w3I|cX?7vsA7>&-xiYAkA31*fNcvP*WG zPtZ?2&eA#`lZWU-I9Ta4lH|o(MZ99khnw4vW0Waka{PSKQTdF=RhVQ|{yrs7oh^l~t#RK}+zO!PIca3Oh5GnHpSBS3V^sxqg-M_x2D=eOOAJCV^N>UHZAhigOsyFf3T^>!Xs3sI3{qz&l{^xbx z-&!&N{(ksy_@dXnFIdKWx3J=Fn^JP z27Rb}{y4onGysXB_r3dwsZ)_4x~q#hlqW=Ua=rR40EqC7BJvxnxNBz@tMKQs)1&<@ zuN3i!)sTxdi*bG;bov0nH=O=!6_w&Qyg;GbsJD`Tq19S%l*@p( z)2cVt8R?&1*ko*dXk^QTEq%vN2Sp&(FMUe{f1JT&M9Bc!w*d*m==ee<}MIus5lo8`ADCYl+jU<|j(&y(} z1x353G#i3;n&GGHHs<1X`f+Ph>AvNRE%_l^g}}r0MVJ|VdlW@$aisIH3MqgN$ScNO zF#IB#x?9VD4a9P`^H~b#*x(hp38Nr?O`Gu1cjdQz#eAu*$U;)6XixgLCqz*ESp2W( zk3D?$?NgQaiKOJU%+sw6`WOy43}mUnd;=oe!JmNK&$a4asgsae=CAlSs5|;b9hjU5 z1e+i5M&?G$YC_7vmK9}6#M+FzE#>V4IA)RV_FC2F?eCdCAo)jZ1bg=}abvV(#G8p^fSIy76 zcwOBeUmEEoSQ!*cM_Vf=He(!LJ=#OXv01g6{J9c7;x7_4WJN20jcfg3ioL37oVQzkXdECSH zwP)HhEBq<_1NRY5EjSl{!~-z_#`bir{BC{S{YOsS`_$OShWyXGL{z5eK&VN2Ndr;O zY1jF@{_f7(N%K&rbAZd{nCpSn4S$?%wo`5HP!_nalM2;hA)8tRHbf^6Q7tIP;)7Il zE+xA6W%S}+;>+B%{xOj62j+`RPj_7xoePc57Tyhw+kQlMATcMREibRf{e|#z89e(C zJ0oY}F8CT&(=q(nS!qX59iwk?_8~5l*rg*1PqV9A{UFD_BZ>hJ07+G@CHL$=be8#qZ^<0FX z_%S6S^1~DG9?g7K8~AWm@K?Nb7DpqaFA0BO=#Ni1eDBZO z>wCk2l*On7W=2Gcu z*+C5PH=x=t!3xJbEFn6yA!pyt=!eCqX5?8O_)=}r657>f zeYjQtb{7=;_|_3iGoZC-qlzP@Ybrn8;^x8>5io%=Ha$PJ+QzH+T17savr-H2hd=8 zyx|wnHBd!Bxe#PS7GaMSdD4C+vo)5i-gYLir)#L{(rP<)7(3tW@cPj6OBk3Zl>9MG zJ`%p6$VBX$DkBFViFA&ez__ZH%^Qe0++6=G&mWQK7kiNGhO^(?7lA~T=zEYBVo|kW z1LM>q!>*!(QE}y}l?7iwM<}Z2U3>NnH=?9ljNde`+9lY(30F9=N<^!k!Jh4Er;G!( zmnon+U#7>{*o=@}oxV@>lj`rP6Xy}(Up9VX^gR58e^O|qSPIOjEEM0yx`yL7*BEwF z2{-q%-mrP#BkmI-;#+?)&Gk?{hVwX4Lr| zedv8z42~kTv?p!n-eCd69plt|zTp3@qsZo_;aqZp|HKLpht;k+C8*rc#=uZfy2>6N zgFZMyF$RSb5v&Idu>R1l&VCMyVpT}UB9J31yD8rzvMUXM{5-OHtExvO+RKW?&eO!V z^2U^|&#C<)OE31bqW_VVDl7gZKNh<>W1r}K!Q!VUeD+V}?%9?;j>!0#QA=(&pQyT_ zq*m5A&C@hKC2SzLbff!>B7%G=1}kW=dnnSTa&i^vaXo?lwz``m;eijm@b{|^ln@}}^g*S8GGld$B1h>-^JgrQJGQ&zdM^mx`lgs<#c5gaM4%)UnE z@gjKJ{(OLu5FO`FKvQ3Kh~Z4(vHeXf67;f);{~R41#VQP#VHVle=304$h_fY%h)As zrU!-zwCM69v2@;PBX7IWwV=|9_Ivxa|3O$yTy!VeYk5kR6Fdjtzgq z0!n+_`?-1uiIhPxtjsAaki@uK0Zi8ar{-9~dLyqTCqnn%2nm+039QM}j*+Y1SNQwb zm?!gYPj%nxVsZaINCev^VsEbsrQZ4YAMabj0&#Btjy@Bp0+*Js#HH?8qwL|MnSKQq zQH`fhe8y>ZWSMX~E!T;nlWi5^hy`ZETNOeccOS@gr%vIg=?nFbsTOSk&@j%Lq0<O-YS)xy=0yu%6sdHQB&=8b=Va=4#1?91PU~ z;MH7t^khYI0b0_i@y#wHwZ-D)E$^(x&4S%>9IphhvFh_%9Sk5XZ-BH!{UwbXfu$h3)wyq^TMM|)Vs4O%3-(0DO_=$PKOc# zZwD3{l$KGRWOBLSR;%i%F@RR{grv_H=K$*4&v8>4;YRFu+GL7@9gzXF8@+8Dsy@GQ zPAAx_lXtF9V~6v)((8nSL2W!y#LK?!<=x(pjqQx&xm95?P*Z1^VvtUMdZ=#`ArW>u8RU9VhF{O>0J*%i@W6ckJr+u;8$ zYqo8CSpS8|38?-3*Y%CVDQa0ajn_5NyuU>7hIZAfZD3#7Ap$B;cm`~KO9F!^NH1|v zrjJhY*Gs$Nbvl|gw71y?8gtY^AZ$Z2GjyFO8DgW62=OK|&oiHm@i%+te*wroWFPGESgG0UaB2N5mGz9riENx)&_nD3pp z!ztGt*>4~0b4N#5N#F*omb1IX6Hf*oO5Q`?-J?rn{&=8mAdtL2^FySx3z4R5lueq=WK0=T#_BqqO& zVdpkF1Yo~+N)@y*ntu%Ym?@QLK2ydAd*BUw#xj?IPEGxVI`RIGIw^jv z;vore3w$+1_D2mvurlfR^`ZW9JsYkA?L&WHrBV3216bp-P*q!d3(JJRnMLNTER2RZsV+Jq@G6j~$}Gp1j=Yt5J_^%+1@)bTQRR<5Amp z1^AO$iE<^-3mIZ(<)1E$Om3zgcSyvR`PHibO^ZW!_E46iNwe6-7K=Yj#spKbTMcB# zcbOxYvlZzS%FO1`R9GD)m%bV(TJyt{>fyw#7m^q)P3)J7$|msG`!IO|e;(I}@f1oh z5bG1R!(7&kl<$&`P6vJ0EF*i+HnE*Ddsv(npsaRvW|*Rz^s?sG-oCpb&n{!bJiB?~ z4YWM3!x`sTu$wEApEX2wwX1c>SstRxWV0@0@*%PP$0CsyBz+RM3G68wwHc zwI%JY^e@L)yCLHt73Sbx{N07oN5O{ogY;g}h07l8O#OK9ann`$H9M?)K%DPl@|V3QYy*=I{yN&8ekdEOJ5?0<>>^vg_D*BV4t`MZ z$0QwIJ!f+QOS&Xa_$l;DU!gB519bDT%!wTzQ+R5hRA%(zq5AJ)O<5%<5?&n;!pA|M z9Qe(%-I4$d$|m2DZoCvD=DzqPkbrrPwKZ__`ITw`ht#JR$>Q|#`OP_~$VM|2*6~Yf03kagfVe%F{eqG1e`KraeeSgk`(Ij|>`~;dAxM0- z6*%EVp#_@_oyx<`LwGyPuHANBF)-H}4n`m1Or51$TsGD5 zNP6Ge;865M^xU^#I}2@P?;M|NEpJWHxwn7?E~6N@=;V&9c1?{?gU>;_(nL@QvWZ z1M>@G!TFn_>q5C)tR;v?H(gzvUzxHjZpTWiU&?6^k zrCN~L66zCQdLY_NjAOYO0?5m>*b-Qe;{VHOPYu5#L*u;MJf znZY5d`$nhsif@{yznw-Y7)CE4C07v#sXoE7@#L`#(SEAoQKEBUqDeUf(Ht)5A%vB^ z^X>AkX-{`!8z7x|S_J+D^xXdk&=ay}q5dHb(jSPp>3A*v3w`d&+v~P1Pf($b__uh@ zN3yLTVNL11_EHS$&Eo|#*a54^)<`N*i_}^xn`n2XCRLpLO_8gf_EW$oKiNMZ2sDEg zv!k}UnSb^_W}Q7lX#~9$xLl7gfk+^N3uMK8DAzqQFGY$76_zx`8uq|p=`T{Q6~OY& z8)-q?Z>V!(&^=yJ7%89g8cGq8T1r=YEK{s~er|k9+Z2a2qJIx)h$O!EyDXHnAQ~EY z@{HZ0j~zl-)val;S6XVsf`eKKJRvD1X*{;%GVJDd!sREg?NyFEX!=fi{v0}u* zDP;cSGj{9D`5{L6fAl(8n>Wm1_-Q+K!@mBo{Ih3;S*uKr`6uag11d_(=@g6U(x!}u z`c+g?r?}2c z5fUEWC-dw#Z7<1+PRZK(a`{k1_6GRS@R(Ey?Dy8eDu0ABzWYpT?YpZ!_UI-{eO8DH zK#;k7V^U@@@>0A=3&neRc>0x4l5_kR8|>9RYf<)i9FzT80#0Y_aT)xO(U6faG4036 zGS=M%Vh~4v)0XsKeNCHcZM$3g&Gtn$SNVOo>!U9==UreuA5C?r2yrK;f}nE6v3$qf z8Y$~_Cyqi$bS*A57S(U8b(W%WZd+y4ZQI`pz<*DYOVp9RuMX7`+%8#tq(d-VJ?of*}c3ji+-H zH9Ry`tW54dm?kF6H9a4wpAGXQLM-s9Ffp$q{Obi?1`Yg%7(Km=q5I^RHQE$25xCSm zqp6F#3;Vv1Uc`K% z@qNz;#NCxWu*pViUTQp5bp>u;F>i@0j8GWzJi1<4sSSc|_3WI!T2TevPvgdtVt^2& zS@U*ipm5TJ(7$p~FvU&v4zX-KcNEbBHbxk1>8i+&I0C}TDXVi9S2$ti<4%YemaU%> zPP0E83G1UP&Pm!$J#sE7_|`{CMgvn!(Pue`5*y0?)CdQwX@}$cBAh#0)SEh{ueBml z-Rx@2K>K^y=s{!kZW_@5$T&5Y!y2Nyf!0t%L+@B=1CsDHwMMx`95Ghh&xWdiEJeYy z%%M2|G{D-}mXCl7@AkhKi6Tt5 zs;d1%Kq3`3R}Z1ziKoPLD8qLs#HAECRoDaT(~b{%vghIj4sHJ!>Bc5GvcbU&ID~xTYF&8N+g4&GwN+DLdQ{C;y-TP-GN(>voIN z?O|;%af9-CB^2L5DmztDQ6d;N$V@YxV4Dn&V{?{3>mm<<1?5Q&*_;mKgr`>PMGU}n%{q}=5 zd<_aWJsynA%hi+5;m9Q3kribiU0do-;F0L`r~ljaf4iG0%{E7K^CUWKNK^UEvRt@x zpW@d<{vC?wRMP|_amlVD+V+hE%_B z(x6N=LU;jalj&U?`|Lr|J$Xr$Y&{nCL=KGHvNAX=!IJyz*2GMy!5K9js@>9q+SYi( zQQakqQf|ILyH`vVQB{wBu8M%B?Ixz6yFawS(vO(}8>F62)#73V19v)2QgWr?_+*fgL6BB*gozRl)K`I$|8A#-ZJkl1-P9oH>E-` zN(2U|ou^c1+30S@zUcSX8ou4@H;sD|tgKcqPJJZNk%Zul&-c;$N#KtD;K^GJETSOy z5MVIB>q-nI_B~BU!1<)jdtG7bV>m|}_h*I2jFN*<#6*Omnjnvh6UqyW6oTPGGj6xI z>p-ymZPwBm;@|k222Ry8TO;gKbQ=$~#Y!Jn>5ALC(BANC4F-{ERy0!{iAGwD>!rB` z(^0v_|MI|(fTieI#?Yp79hBe`jSuHrl7CZRoW|qyk>W5L~;PkMIZp0_jDc(>w*%oF-9QDVEHY$dx!iNE@fw0L8X#0ayw3Vkyctzcyhh-~0!jbL#HMBN-arMQS)j&|OzW`t{ zN?I93<(|7#!}&!IYX;y9)rHjx3r9l^bKTQ(KqDRtialQtaN3SOgJl;^gf(aYL@XfX zQ2ssI35r36b1lmv-|6y2SWn+T;Bk3ivy#LAb0q?j0lexBBLN+@D|hgpZyG+<}Aul*&q8n zCUidXR|g8jSW8gbPscJ`Un!s;!jDuyJ93guXJfHyvp-P+nIhun5IDy#iHaU86Y>!5 z`Z|*d&J;b=lzyj~cFJP?)_*^#+Cz}%(3V!SUz~_pD3MOg#F>00nzX=@`21)4R~Y)x z6TS$bz`^~I2Fq0^HMMq&&gEFRc}l>$>~;G)F9;l8=vFVHJGV`AH8!Ia}g zf+Lkqw~&$sL}(|6jXd{^ruqG_=L85?JUXzpMW!!S`IN;8P^TwAMF4@rC50Er#MqXsq`{_AbMh=uQc z5HosPYnl1^+<)AG+J~CXsS-8%6u0^4WhJP*9HG9|CNMyoo-6b!0Jr)vhW!(qZ)6(w z)M0ab5o~0IpbC~`{)RYKB=Bbiwg&^Ge^$q#^S25xvmCGsQw63Rz(c0}pP6ld^JvVG zVQGF4uSs;0;VE#YvbLqTDxMDa!fa&2jLT7RaCKo}#h>PkBq;sz-=2yz2nx&icS*nw zo2%d4GD&tXo@0z?3Ld@Vwq6a#v4#k0qykHVVQvJE-2=E`Kb61XAkQRxY&>(GRxkM6 zUcqUN71>^)?azT2_Bjexp)bB-xoqCi@SjotEMz3GkUcb4vh>vhFS`yTQ76%|f9d4Y zbnP8R`%o_@o4mh*2n4%D5qdBAlA%@zhR&6qO9=CYJL-Ay3(*Cs z_8k(&;ySxVo(w~Y=I`G1C;$-b{o&K_#q zgXr~Zx21^VK~`eJ-&ve~E#KHk?zj&r)^=UWro)%)fsG0>$w=;zeZK^d>6J>WQc)ph zs^1dx{&CL*1EnMf}6;2Y;E{;3`iCXG@JFC@5h5y?-k8tyCuCdxT0aHb}2~7bacN412b*Y~KA+f1q3Zg;*XP z6hN$in71lUmYx6#1Je^er&*~sBWJPa%i>yVSty3Xj|>{xYTL|rQm)kHXp1Bb>6L)N zHdv8kG`KK~1oi*gh9a$|9F?Vg@8xL!#ase~8X!)6#{s$-%p z%e?WaNF1!jO1Q{Ns#Uk80EChXN~RzQl`0^gQA9dExidRdfK$ zzWZv4j^A2pPKPPxdlvyc&`IWbd#n0UiicP5a9kfhQqt^hkmPGhd;TXvCah|B1J-{# zYI0nyK9(FyMJub5J5zLAe&a4augAbU5bfy(=7fzYN>$TMlE@zS7MuFzgFf761lFCQ zTB5tdss+GOHuN%^KeHz8k+lEGYOBiFO;ZA!Ys1#Oxv3{B?Y+4SLxf^Z zV5b^+6Kh?2cAJk%8aep|iK~ozh>Y|9W9z-+sea@C|BQ?X$Ci;DA`aQvn`4u`NA}(` zMCTX>8QHS;E`*4zWMqZR5V9qa`MZvKe?Fhv_xAg%Zt*&=b57TFy`JO#cszNRW~%OA z{>B)sh15~XzfewKQr2TVc~zK!6u>xG#4_@-rgGN$+jVKOAW5Hk+1#nr_6fUTMuN>g zR_ACYE(`_O%VPpQ6>}f`cSlW;pd!b}=LcN2jJ}%xq08}EL!t!YCjutS9*-JAeXMM+ zMuv+ux@CS6L8jRBcV1cZ`dbFrb8An=JSHW%?iMszL`2w{8+KtS9G=cHJ0(!=Rf^2u zSmRPhL+KP#;7!fXRQF6tIm;4e&+GtJ2_o#jkEag8OmM4({$#E_cKRlkQFDpE(f}0P zdw>ilvoVjnrSxs27)1Mk`Tfg|%=X)pk>$_c5w40e7|6p=`|!5s`}*B}VqsD%#RNd| zxg)Y{i!fXeSy4MN`8C&hz(0;pVR(%en_3|I0r*)}{#I%TzBM9?G$uijgK?SmrsI8) zwTDh~#-|?F|NJ-T3S6DL$)52>+&5fPhdQ^+C`GGSa(iN3EBCB>K(fLw9^U+*s^vaB zd0mai!6Au#z~xDxR<`J5KILCjs#$8Y?n%XPHqb(fCpK)SyeQGutI?Xbj^<0fW!QZt zD<)jiVr&_`0@qo8ydTSs)RvpsandaJEU{#iziz!b&P_WvN>D7cHp5PHEt`YfhB4-< z7)$y*Pv&PEmS1Zqfo31uyt}z#_r8(BlY3+k*L|~CH>`!j-(2b2Khf%M)^4tf66 zt^rS<2s^&Lz`@u4AAP;?rI?)??0qwz6h77O($oB9W2*nuhC>@R%bmTY6VOkz0L66&&8YJzx$uq*sf)I93}`MXoSOUx z6hR#}#qKv5D*_@=3BPPOVYd+Zt%8A?V)wSVKJ%nN#Vtr!zR>%y`5=hQruu{*jDxX3 zDs;FG@6E<3s3S8-z+Ti#DQrt^%0V{)CD%1#!PnonS6c&wCKgF#is>21m#dLZzGZ-x zVrSivE7E9OZ%a`kI*7HRh^~1Q`T}S2?t((5XE!aVk$^U^eZ!tr_w>ixhr+vCLlNDG zxXuc3KEbZQH1uW#{U<#SvXbuI;1?YWSZGqF4IRN&`u+mZ?=+GFW`TvY+BV`o5qTGK zZ`SiYkfJ2#uUUWHKBM7|IA?eEj5V*hV5}XLAbT?rP{OwPRJ1tHZi!L1_lhlv-YeGp z`B5P6x1G2ObEgqBUx00~kItnFoQd~-vP!q1s3D3LmtQtoWf~CjmE^bS742z3UO zyvUt?e-%!6J{9kcnlig*_%EW4E0p`$7;_kGFF0Xzcw^>Ku=4*tr~IJ4&AdV=c@r}^ zgfG>5@4QI9+nmh!v{iOcx0Wi-G+&?U)6O9|EBXX)-o{EHLa6@>v#}O?wC2I9uR~`v z4q|SHvhk56Y(B z`T)drH{b{_Z^N3V{84nD2FO%c*b_UC77vtV?*)cAJoZvm}XW(0cBn4=4 z>f9T5SXlR?8o9mZd5l*#^O2(7z$=bo{LsWqiD%uk%jO0JuQzTI{jV7FhIl1Xi-aMi z*M;D)9m+;6t=F%y9gkX?S?V^dtvebCi}0WMjC7N$w7nKjvV>2YHwWr*F#dSio&Pe4 z9i4$X*-r@&x${bI3{HeCB~6uQO=O&Y^NodcLMHx#&Lg-!V;*l|ETnT}^Bb+=`UxU&h_ z8LJrtL;-3{xE-e7%3=Kys6a3Oir5(gW%7+>W2N#)`epHv@$W|p5C@go=wk?=K=qXd~6sX5RnS>!AQk-2sGQ?IQ>1yDQC)`)~vTsdD{`^C7rprQLYDx{q3lu<>$N z3`#Nco?vFqXTc!1W?spnzM9c_Afb|whsjmV+pMax1yCu(pOrCTKQPGNYne6TPR_L# zA(*MWNXeFz`af$G?Ru>e77w+J9PpNYG64bc!&b_^$wXDr5A<)6?K(Z29jGiRlrJ8q z6L8_oGfrQ;HWi0Md8b_t65@!o#gXgNkN1pcv@mr>P%5T02 zc#G-cf1N+IRAEMa3GTddlwj>}{qNdQX~>sx_6BPwGc%ook8)Ip5o^Y3cSRR!t^DX{ zvKZbRHNCxV9jyWGX!(EEstYX0nq;ZtW(=|&uUcWFb**t``nR%l=i}RzF1dF6C&WtN zh?u8&1i_g}>sHy6g>KTywtDBT-29H1ZFnnJJM)nZ$9L=e@xv6qw}~O|wjA*y=T3i$ zYdu2(dc%WPjvl;AZtyN;eM`P_o>OxBd_6TWn*cjpqQAOmmXnMk{8L>V)F=Jq3%t%S zE%il4W)`~Qf)_JP;2%`{ejR>R3qp`e=vWCZn8o2-e zTO%etDm?#rP5rI4+gDul16Blj=N&>?V%&f7UzT3Ib=3Qcdu^3@}MOhFCs$& zwSULTq#=#{p3!J{;5UxFV7e-fs*aDyZ_vJYxa0VG>0`lJNP|eE`CbY8mk-AG!y1KH zIEp&+TmP^vSqd>MJY&03>%feWF>ZP`iWjQ9jTg&bV|Py!0YilA{(wC z#h$5BFR;`fs}R4F=JX~6P4y8-#C>@md@U0he1+Ko`)c8mVoIs!4*Qe@$<@{wqQ{eOwTCnJmKnZXZ{|(P+I*L4xuJ;oF?DK$)AhAM6OJ zOD}7~1-JwwozA`_KYm_UW^o4ym%lLn7k%Y2VZUYA^E@VyO1@-&Y46j~U_20qNGb(_ znDz8>Eqt@Ik#dlm3g7y&?tg_dX-}q6)QLN7m8aVehpIJX9?!n&6kfF=Cxg@)YOQSF z*+#rGu>x8ZQ?WB?BW^=i zcZtMk4Z2u*7zq?*CC~Gh5UU(rUX~7Rr{57SI7QO(F!zl4=0$nDdXd17QfRZBlNq$0 zaqeVf+FC=Bscw0c7-2dHzZjJ^V=Ee$m(TEqLslg7A8zy$^RUa$M}Pv!FOMawy~i`$B#Q0?tOl2;4Y|69Pf)EK zWZLM0QQ~f(JH8aRH(H^p+&h{mwhUc9b9DuBLP$mEh)=GvoU9nrtCSWZ4({iGQ=7!s zgmv2`YJ)OaY`Vh~$v(|)%>1Euws~esy5XCAnxTLaCT61^;v2$57-7X^DnZsNusXby zj}MBj%d+T5mZgoI!WLTutNq`iEQ}MSNEk`9A{#)?i()>PW^=+A+77s#&=)dMhGO-6 zH45%!ec{@q2sLQO;3Ax@7-W4 z5pG{J?5-qp< zCZN)J$A0m3PMT?UgF`{phqs8oKvy!;@@H@ML z%Tu+>lJnTr8mN!GpJVZRMw9)q@AK>>@9vIrKH6wJb;T~%Uh1voitO!jYqJ@Vb&^=> zUf(FTw5qIwolH9a1UN*W zeJ?Lt+9wwfxHNjt*GLrP&08TQV9-r8s;eE{xN9F!bJ??e+T5Zv8Dau)|VV$!&0Oy`|~f9(Kz6)~eLAnLSx2RuNOy z8d|GY`cxfWqOOXJQk7yr6n16g)}>oo>waJtL9)+px5X%3^|7A%IQXlm{7&n(3&gFB zJLBzlza7tS7spcJPe#Wfi}L$@#&)p})!(KlCV1gVWjRsdQ4@cwz47}&1HZx?S2bx* zsSuz6+SUB)6at3^sgC?h%!q^P;>6b5tZUJP6o1W^s z8hbh$B?{b^=tGj3I_|vnYfd)rglwxq577(uqWQswsvD~Y~AEReJIboprVD#7l?J+1O5o?+(^IY49+xduSX_8N$l z>p3=efH!^}G_W?h&bG1wls#BlnoK-p=myzL^tOT4ywrp?$bjBeYaC0e$xi1!W>m~68!B#A@L`10w$OYLS5ie>hXJl zwJl21^ikqP8rzFsia}KU5~^>MplhE|DCRQwyMg=c+F0RdrZKuXu2gc`KP6=X+J6s{ zL&dI#$(g=1PNDH@{>UftDnb2kk^93l#Mi&W>0!ruU6?C+WTNG~JWIVhh$_U4>twS3 ztt(GaeCF>6JsnZJ%E3TWo6#S>OF-@ka}B1_R#T}8G3AH~8x0LrOHqtXx@?Na{74)j zC%|f@yqRn{k*Q-jbNrH^k<6K3b+^A`UBkRDp*UOI7%u9egJ!36pj)obe`2lttY-WV zxKe33BJyF1RkWQf)B#MX-rCY3e+k*Zx%_S-d?{XMlvqPVBP`E4{#`YqU?7!?t;Z!x zqHR@`sXr(xwC^m8Gbpka8h2~6yA-F2iFK@ak3=u1v`yVx_I!u?dEO^6=U58G7U>1P z5AY`ev6fa!(ecaDDT5%)2W)jK*(@f{QEM1A}rAr1ap>H_Jj-@~#Y z5kHklr=Po2?!IhphL-1=^zi)jwPEDRg-bB8DR#axR}r~*CCx5hq{Lzyobz-};9TNI z%=v8KVdGTTFy|NrF{RKQjRoxs!0V)k>dXu}dYA(S&|nDVGJMU|s&d&@kmK;~qL z_sjOt+jVQP&L}Hgre(KX3YO9BG36efa4l76dRqmzm0JkzWR=#SNB(@5?EBd>L5i;g zU)S^hSiDb{|7GWRGESE#ul@8+l7-;*+56F6nu9qL#--U}47#)ZxIafU26@)5h-Q@> zYNH$MQJ4YGd2tgSK=y^=+1Fqz#}VvKje=-_v4)We8#|9${mt&tOjpPVivjj>p`$2X zct21XCpikRc6Zo|hMdJA6+#+ZvIk84Odm2LI}b zSr>hmgpXIwJJm@&y1CGhT|TfM1d#lu?@hVB9W7_xFsp<{NlPMG--LAY8(d(UclH@W zWEgu5Q`i%F1ksVWKfHPhe`bg+QkeNh^-*ZJnAI&?%0vNCl;W%ek1blB z1kl@mhWN&9{VQG8Kq3P8N@X6hX6>EtrcmCRqVVb#i;~B;NpoIiBofJ=^Hu7eq=`9H z=n3j30f~>f&_l_?1P$7>8ixpy6Tu^|H_~iz?ioWZdj}q~Hc|GEOp47>Z`JKc)r{Yx9P zKVFw4pWCV1ta5G^woQxlVWVv$7E3ige@emm)$RY03#MbaI~w3|h3_D$9aKcYy_ zhL|~9hG=hw_wGZEGqxz+++`Yt?as27ihnulSn8~)9yAeHTc4$8dksmq;0UyRUa>f= z;z638S#X;{-xejmXSM7rHf0_QAy`?RSI>o(1>-VGL%_&?d=kb?QvPY#Bx^_564*HW zW4DnRogv4L$G4^K6L_S%R%54FVvR*rZf?SV1O(17kcsYAfOy>-`E>n2%}i*LvN`I( z*guaTgzzxvCPD2CskqT%8EpooppQVzepBxSr^(y zv&jTQ_(fbTJL|9CtD(53_hM6WXM8=C9HTQLj{+5f0NWd3yF0xK_ifAD8Q}GA*MAK` zt9p0+4YF3?Gw^5Q>YC7rc>lY3%D^cA5JyRiW%A>FdBeEf*(=eJX@(EWfbWyHnx`6i z5H@!+*3lw*j^csNx=8P1w%h6B!+qqE^Q>E8lH*%F-O7az@S|MGicuyP$fX0{bG!Xl ze7ZCV0p+hL6gekgRe)`~mROKb!)|Q8{UiTAN(L#p7G*Ef{?6(kj;USfQ3;+5zCpLc zyJyOYUId*|F=hx2TA`=NdIIzTCRA;>AV$V9IZFsEGu0;Ba4plmK4p!HGcoyri7bgj*Pz>3{IY0DpWs(8 z4v-$ZpSqG|iOnmFt9hw9LewCucoF}3NtR}J>4_t<*~*w5;`vVLP3AGwGUppl<$U#Q z%m=VUOLy1o1r|Py9n;g|;?uz=k66%E-5DuO*erdX)B%tH zVXcUhTY1YbjH7!dB+`iwu)HJPzJ&(`S4&7wx^;h>1R;+gMSwOy@{Y_;ExsLpPvUNS zyolqs(#uO47?3GIP8yY6E-nV~9d_jRV7GP5(JmteK404>6GC^r%8}|fP`Mv>E($;W z^9tCUH8uY@A$2GlcDuDzOD1h8l<#x#<0L=8s7Nh~?yl!2cT006u^auTZ<7*uOpIZ$TO5XU z9mhE0Lsi|^x12cy7KjvtQ`;)CgAd?dOA3aDfzKflCb3;JyvDfW7 z@oBT#6^|))?^MzDTqAZN_P$s;k*ZkZXcNAz6b(rF?Upbk!_-%JkVV&*sY76#ah{pc z0^ro$LQvhL6S&xOHwGTKdD|-oM$u$TG;I~xem_{>X)##zf1kBci62r7M z@#E!;{!{w@an*ua`7_u;3OrdqKq^O=Z_w%zRuV{W@wszmY&~{kBbqwweXa$ezGWm; zP{_zj?bRm~vq-?=6~j)+8ArcLoV!g6 zffG_RS1@W(h*LiXg?17Wv_!$Bw3Q9(7LU1u-!uq-LTn8{d;WHE6R5V=#(D%XMLj%+ z+nX$l1zekT$8oz)94}xD%)|Rih;bqVTAA7S7IZV6hWu!&jlutl!iITVf zQ8d}vWM48m_q!|d+LPCXvE~x)_SLf-cBN09a)h>JF{2r8v-#YW!$*8~U) zhVs7Cy%LF`e5<{$GNr3DlZ_XN*{AV&Aa=te`#^j{Bn{ItBgaQgyRdfF`km@OY!LSSZkzYVXH3JtttZivong8z1$RhatI^jc*xm?Q+u0+NgAbWUMK4QKI19A zq0{`xr~+(a!qxxTGit60?Kfh$nPuV(?$*^^!VR1hw9qC5oIQ(UDsOy;bx*w%Y!^jP zHcEdg(vh`|xXiLjqnhPRg^}5;xd6N~m%sVH#VXz^g^n>8v)!3CPbAx3>N_krpyORh zvTppcTx6Lfg+y3Q7XK~9DR`MSIbVX#=vZy($Sloc5UgA)9sgF1PgT)c4}{wM@Afwc zXm8zvx5-X7%UV*{S3sl_sZ?$)@E(L6PRJ(>pi22g0EHIPywK`e(4{$YpD=1%kV$lbmDHkTnt|^7#0i zean;zsc)Tn@KG{*Q>^VrgpKQcfJY$?! z0d59<48gbdp#M4!@5JT2PbrxbVAO?h8VX}EXOlJRZ!kJOds-%R!*7D$oKr6<&SCq` z>VRF08I1utYtJL{7azmy)G=($Z)VPZj2Ph-LgPgGr%5xvQHDbMfH+8r zZ8eeG300ZUQySOw@gck!kyrLo4~!XI^0*?jZy};JwU|-*7vO}Z6VC0)%v+2n?pX7h z0v>1!7(tzESZiblZpH_WR_AtiqUTQWKM)~b43O=NCeJrEf!bBwggvT!Z3--b31M{d zyG7Z!qxnNKi*$L_NilHto<*t(=SA$a4_~Dl@4en%L`Q!4DyHxn&tRI{nxA7TcKcI{ z5Ru@}E`E%@%s>)oKD5aZQer!kf4RibrItX1IL09Tx z+3q6^8y&qCI%!{*I0H zw-7K01YR6TPq!Ye9mk7=Pd!Rn(qFr4WKb}(BP5o!dEgbI#c&r2vyC8__SA{dy8e2AQ2wUEUZ3te!sEE7dyy{}C6RB1 z5i)dKK`VDRtNWLcd)SXjxq7~8v~cT$>&NWshFjUCovTf**)jfim<@=cShnV}oQH1L zfNO=>!XW&;*qdEEYAk|kXA>1ahI@!fFF<<`3js5ad%DkL8`%<*{);YA0Cem0WyLka z>Q0RD@;e_hOwWneeszg){Em4)#FGv$g+7+%=9B+(DJpyGAT&BLCjbB>iQRHkL ziW<^Lm0XWRQLOrJVfSeQb+B(>w8fc}ayi~E>?9V)A_ zq4A*tWYje?V@GdZ!e!L}aj8VckjSOHT4>3TI)FV%2$ClP7x%_3115#enR!|R%1n9W zj{phBRs8)@1wAO|?*VBRoa>+c?}fz!*HXXOEXC}&_!Hj~R;fxwHTI+DRf%8e*eT>! z7q6^+_DN&f7L@?tb+Q+FnfugdOh)+vO}H|{0vxSx6#r9&3VSey{sx4ipjz;gGKm}W z%3{UkK){$&#?kZWsEG#xS!c7O5Qx0R|NL|_bL!sY1c!AuWeKQ>JAYmx82D4k{{4U< zIJL=gacL`L)X+gT^;I5a!QUp*=ZX6cxG!$4PY`&+=v6)!{(T_rMc5u7pEglAHY{{X zJu{N&4P&unBTbYfN85ObS#xkc!(y6n^{uQ)U>z&j*2z(aPNut)a`# zp*umBB>YnQ_U%qmkD1lLoQ)9PksPL&Wff8r==cJ3x-dPMsOl7vj3omphB}8_ zrQ9(xqMt*LwL?2DcQBZ1!TtZFcY$*>C*mQrR-<8ug;!ilX$FEF?luO4H7mWt`Rs=A z=d(K%C+^x5LGgTW`q^~mq ztQaRp@;W0UEFWtVDj2&PQ2v0!&p#kOOx2ufRxTAh@Ci`@@8cIXZ4jrJAuq#~c>C`s z5n)Thn<Qe860kY-NJ=WZ+~dOtdW z^!}sioo1oUdn*ZI5NaX?LKD;6&poxvj=*@N>DaZM07G=U*6*irY2R-Gsz-tf zmqJ2CE%x4vn3>2B-BsJNsiwMrX}|3JWJ_C5VUC|nuaUe?%LyV0NJ<*CzP*hLCLK1S zx4(M+I#&O!MjcH)`|dtt2{3ef>ksmg%lJ{@J$GK{*$uv8K034;Oy1hd+D>A>;SR90 zf~0%l44Fx3O8@nZj+@5y8IId~VBrASqPu)_hp()n8~;VE6&qUQPuWqyHd35nT)MeB=ZoOcz`$?Yit3 zE6mt-I=-TVv1E#oxqj!VI|9?({tq2AdUl4XrY3vG>D z6m)Qtyqpe7GXM2Z{Mn;Z5n>Y-JB{Hyag!dGlT|>;R(RqJzf$5L%y8m~VErF1AXLGx zCQz-cinSNGUrvqC%_iQxGnk$ERxq+^QKo9D9>G*?u84K{i;I(gsxv8( zK0T4E)tVigUVl`V{qc+SIG=ZZGUW;kC~Yy;#PhL%($T-yhbGn#`qre*5p-zk?5Q`XkUX69be_=;4vQ zWUDI58C}7Q2UR)jnq5>Cd2; zpw0F~jetKvH2puzM0-lF8?DE=EfgT>B})7wMIc_+4AD=j3)KIM;k>+Ipk& z$p1`;B{aP55k+$5w*2d{H6@NGYCFVdA-9z-or8Ud2r|Ct1%t5w{|8`4zRpum>aT+d zU7AdRiXx!Y|M{FK3@_87^~JwYTz%hPP*zT&zs&lKl5kaX^%NrTAqU%xD$@Q}$d5Y$ zVVo98e+@l4ZfEv)zImqV7+NDdAHRT@FfS{!Ci>J~Ot}I=C~H<8G>c^u7AMZzYNNHd z*0?A&?zN-J^C562GxcwxXMLW@h+>#wYA~%d{_|IwlC&#J{FmIUk?$MdM_wH4dQ8=5 zgqRxe*qnV;$JD;=6Gd2NzVMaVj`Qkc#q$$%gRUq`d>kznAoz9n%x-X~(D!ykb(BE2PvV zM47OQyX>$2aVe45vC^1ATbC7{E$5Dt{1@Iu>&K|f;U^hN+(l3)Q~H(XTwaH8f77+o zKlMyjif^3go}1;95Y1pKH^e{P`AKuP(IC#%Z0AiN8}g*2ae+$^r>A#oc|VI%4Y;TO zB1|Lr?LTi;%EK;gIp+k-bq-Z3{_`*1Gvk@1{5&!*ir$EaP*tZXe@!iQ8xNCE5cMo)0j!R3DJv$gWzA zM(-7KmmAf`seFLD9aJsRMf@YBhY8k|b*jNJl=djoU@?4Ee4%6gX!x~ve6FDKK3)0J z$wcs@&o@#Y$KfEW9}^jq|Pj8%6(xa`avS%aj@WVRV zpA;ychqwFC4bXouBbdi$QdjfUQnX-Bz{R0u@p*I$3y=C;uK8v5;)X+B$Qv(c5#udI z(x)vfbq2!x{*T^yHKr<+%H2~gVpn@T^P5YjH{7vpVj*2*FO8|vT*yuIeYlodvxQBj z&B*8KS3#OX9arD#4p@awtE8=#U5@Qv!26wsbC?8TWx7_arD^Z#xW}(8y9RQ4DgT{u zP?L!6abLK#S+4er=9V9Q-{_O*&L(7Skm zB?olK$|8n)1d)F4W1qA{&nV5Slwl&4{qg*=Q0_<3FT8+tJzTU8(3yWT^kee`+?z$M z=0onMT-rCyg1m0<+G4%D+3lRmv7gxeVGT)mhnA#t{V{v#cgV)Ik3PMWj$ik^*1|jU zrq3H^USV7n=U0>ejmahUI+v)a$X|kI+~YIZ2y5;=cdDP$6c4nII1tUAE^}x^(CwoI z;Q0#zr2sIP1;%o84+V*7^RdqTAama+F*K_#g^-p3@4TDI zaR%rxgp~bpnuDzlMrAjo9lq=N(^z=Y@e+Jx`SpX+ibGKno@wF~4;Sr40W&h!rXPH) zk58(qt0A>{I3x+t;ZBmKr9$3fizumhqft+Sd>g3K6#C*Udt`nOVcMA=rvhxv1ZS>MqwKl|=J zB@kd=Er9P69jtlP)+x>C+SJyS(Ofd@2(^M$ zzD$W=Mv-ZFT0EmPSXvXESmwdG$MG6uG!GrY*(EZ~Y55xE{x0#L-aRnL6t79_mBE_0 zl&H?{b@{|EE(%&B249!j6Xz)<4kc^fw}dU4+y!^L4_Ha_d;<8D4y<;%S$T#%RVNuV41<7p7&k&^o=l> zcw)`?U69DA9lfly>|Tb5WyV72{l+4Sy1J*;ARv3hq%ZYD$)aljq8kp3VCMM2bRC)=sC;J5`iubxp}73Nl0KLoFb#E_dnZ$C<&QD6%X9YrBECm7s@Zq9uY63~ ziOob=@A{$V9J6=Iq!Y~gJb|3H4*Ne#2?;gl%a;v~N?&Ncrx=xy=}_W_RF?FL}{bJU%46U8GjD+d5`=?+sj0HkE)eb(&}!nN*Kf0DxZALZC^(> zvE+WcT8r+>*c)KmerAOLLyB#N=NcizxLPkTTbWi`?>hqvM~)vH!fXzrlj>XI@s2!) zG9LT$+ys_i0&U^?bC~magx2G zoTx`DXB_2f?;rMPW~*2yRN~*~QDTC>S)=oI`^7=N+z&X=qPsK)UyNCzHFxO0#+}{a zo^Fy36uNmj%wmD2>9vh^5s}=8A?a+UZ4N7q54dL;VA@a`0gtn%k^j{ti(+muCOSzz z{qRfBA=4WL9h>V(A^$4Kix^lGVV{jMU2)neaU|=Y9BBeMRnI(Y2gm>pFKna@ZFOr$ z+0{YzDKE|xN_k|sbis*4R|pJ7zh?to?#kn?wDJXwyhjw|SL=_Z!%x1LtW+%|YzM$1 zpXv`7&?``1NMpuKIopLfgfsdS{9LX=RoYQRY79S_g~Rj>Ht+!XO>=asZeku)^YFiK zksvVwpYIX8WteJ7|IS_F>vh2b7`DHKuFZWl~fBHY%-3L~nd6JtLrpar7Y` zb?2+8`lTYu0g0F3c@mGIEs{KxkLe1Y+6-YN#Aqr*# zX(Oq0Bq3Snl8wyP2xfG-#K5w5CDGqFs^_Pe{_aCRt6Te*5RRZDcTCoQU-aMLkw)O= zI{KdDA@V83gK>0wi{I`!!AGE>Ps>Tbsr9`LH4p}HJ61iOEtb4-dJn6|l>?E@uK(kY z7@HYw;?dDD+qRbTl-tKvA>z&Q>1A89vq7edwQbJ9Ulxsu2x`o)r>=y4mYR4G zvKEoFDP>P}E>O^U12w$i-$Pa5_OM=HSDBZpC7}ZjI-9m;A#!s${RV9GXA|Q^m?A@1 zv6;CqtJDM^K|a(Z?9?XG zH^90*r445L{l#aU|FUc|wThJd-JYgyH~|J% z1o8m89%N=z#o!*{6pXXwt6JaP7v~lnEv#9Q!oGX)%99<36*BoZCb$qoE^0YAHyc^e zl0-B)RNeE38soo(Pjb^}8!WWr_O2Hez@FO*z7y5*_Is=zl3u%h><*4O-ofl7VgvP_>N(<~3HPk7?t81m{GW5Dn_uuGY z^r&U2>`2SfAL=txew2K{P8?+&@j~yJLy-?t3u<1$~imNw=ysR{}X-Jdh8wUlTlwAkU;m3$(B49+IS6 z?I6;nHCSftVWbDsvAmHH!5jK&2oJ>#|zbWoJUdZ zH52rBhwiR9kk27Gk^z1CpQ@Wo=lPv|8F$kw=1h8eoA-jqIixnyF$qJ%SSO(*o!4sW z@|OROpe+r``v>~-y$}(zbJE(2cXb(fm~Trt)Q-(NDXgZ#2g_xhaH71%rp@vw9bW2X z5wM_qE^q(FMW#~AJ6L!5UT}bOQCug>K{Gl7d(>s|IBb94u48wI4|A3>mu4Ii>>whq zp}$9_O6xvl?BgQPBQHdcR-pj_?gD<6TzaKEIl`Nu5%e-r4(0Zs2Hc#Fs3UV%!)W84 z2wnQE1*R>6du^SsQ8I5rE^y*C=E z_qk{YMeLOksq_FJVwByR65iPw<;}p>5~~57qq?67`9DZln8PMR+8Li2$6RR9p?szc z%RWg+KU01gY(ES}SKSBWQ^3~sH(TTt3fmvPTRsm3GgSJVhQ*;iXEbNgQ^Kw~^E(+Y z0}*NYD|r5KVb9T4*xBs-59PNwldKccvIgx`$eTKjJODt*^^e z3d@2*|4pVkmdiM$k9GfjznXycD|Fu%*B-CxsA{-CyuBjPN6oS zpmIU*qph3t7q**JR=WJp(9RHDH&`JYJc z?#fyxEzYy*qOG3?rs2W(={zF-mB}W)WcvmoZhuy*5R&8A>pN!^mR7M}7qzcZn^zI= zE07a%AoIuo$`Ob}DbZ1LgVvk_b_c1g~-~Fu)5Izo+#7I39FiYgridO`FfY9++nh zT1y`7CX9XLmC=_-3Qzw}^@HB+j<_j;h7!?G z1ww349Q$YA5l3UaA90o1FPwO}^QB+PL8?_s=Kr~wkH5RKX{nQia%kW6xWB*C5#wnB zf0jG0X6b)^#NuYoijpkeE{AgPNB*YE{arHKGOUwUC4mF1IU#B}~Df@A@lZ}2J`L%0e^4fFzNyI-&f z^d*&_b2ZI(Tg4!!BmV2cFH#`-`d5DJt$`6VKDH&?rzgWOCcNK0u&HC!?swxm_#x5R zLU@;eX9QCQwR`<5i3%D8fM9DYS^9O+1#nme!har>tq@(Rq}(fVqT~FXOQRl#W#@jr zz2Lmx*+u={926Li5zHJu}RjcopX6#C#O&;2TXFVo5&+* z5#M72vcN;KO~l2(g0@iAmp1J|xht|6?YSJ*@e-*B56oGa2}dmHRdzx)p$Lgu)vU8r zBbeYusjL|tkOaC=X95#xqaC5WBkpY<9T3iJ*k)$wEqJ@T*->rN+I_b0`Er8yf=L0L z21Lp;!R=bl*uj`9I%dC>sM8CD(%Lh-y=c47Xp0W+Z`kA}BYWJ8d zO#c=$9TxY5m`x3td_v@X?h?)1@)7on)uS2$ep`fC)Dzf*MsBLT&OFZ4|B?2x8p$9ePU0i*y_f6E*EVWb$nIXW z2=VOO7}BxX6qR&h%|0Ccc-{-1^xpf0IVIrhLCviKgM&~}7k0;+{H3%GuB+MF0OD*LedxdGjtD8ZlUmRrd`nNCD$s@8FJ4PXcMjbR!VuEkh{ON_(v37CEnP!*cXufWC@HBDQW8=Ef*>IwCkqILh#TSqV)mZ z?rcvsbYvj(Tn-kW&F-QJHV!wxs0Oj<2VbS4?hOz390n3LnQhPP=KC>fYZyvwz;{GP z5A8t4MEI-*)Q9Xa)<<{6!E+27VgsfIS4#dZm5S>9Y25{s(E6VVOyU(5HXB+!sLvGC zV-(o|49L|r8X|tOZikv*bCF>Mj)9vfNXZ<|v_mfc(r%?Czxo zZk9|&Fj%=z`7zD+d5%I+&RU;DlQSndSH2JqVR^`|(DepPUcWMr?zbZ177^mzWe5DB$DurZ)54HcPJ{^hF#!*Fmep#M%)VSjf45E^8cojPHd_ z5GRPM^KpE1cjYM8VQo^nhtcuD+7S0Lpotrd_=svolg`_| zyV@a9&M*KM0~t*IXfXKD3tOaWQK&QmG@>~s$)B~e^*d4ke zSDc-4Poo=O=y`2yKtEk68R zVcw}+4N?KGTo zF%Vbhlnsu4Vg8#O%VZEhqiNqczQf>Af+{b1h?7m+5!xUu2ECq1QYB2hZNab}|7av{ z#BAm_hGuTM;X=mmdL$;fnT1DQ{ed)hUfrYabpO5m)(vS&>v=}LvO>S&fCL_JNCFNi z%Z6uN~84z9Q<};#U`{Iu`hW0PwYI zbXKVL8!q1LX`#CNVVtW>u7Zj9xjhbfp$|4NvxX+ zD1Ql~x-QLR9ug(FgwHf{KXv7(cjgWKLY#=B3+bK)}>`$aS z8tk)^{wf^uh_MqhOg5ji1Flc0Sm=8z%9Kxf6Ght}{|xsINd zxE6FH6E7zB(hZ(x6w&JAbF~TX<_mG^)$_K@$+tc%KBIUh8U+yb5^-~oYJ<%?Fvc6W71l~qayy6j6^pkZ zardSC_b2f(28E)#GPsi@1-K=6m}p5o&7(8YVnkFBzA9u|_tC}br1qnXv#r&8?OLp} z;7`3+jePf`O7a&Hp~A}g*A%xMk=4zp;M1K?Q^}0Q5=21ybCrU4 zX_Ho@Un-b*n`?gdgN4sHMFrbPtzfBH>bb|QQs(lnXt8m?^$8>Gc-2tu}Jrt z%5;I3@#g=#gDH zro%3rLPTm*xZzv*e3%fD1(D1Zf3wE{7R#9E5LduaEYkr*pK}1_ZU^FCuB$v^75Dg* zs((>vwP?X?BZ^~liz(4Q$Au@L7m&6LGxb5o@?yVNLFw+uz!J&{t1qqC~}JgB@ksgpx$sQRs8 z{gH}zk!xd{2$jl!(q`Zb{=xMhHZa0yGyvqD_`=84LZoY>u;~7FN15>q8)p#4y@y!= zBz8wcl@R?oj2~xgiH}~tK5035_9ULE;){fFHq8AxMFFeK3RObuX^KLBH}=ohgS-jt zW1k9euu%f4&hg@5^4IBqtJ-A?$`ufz5> z4e&9Ka}~hZCZxI;&4){F zCwc6Oc2l!warlW@`Xzw!z<6;C4dfUro&E#hsjOx7tzmQN_79wkwu0#tfxl(>o^A^l zZj=QjT}AclN&`AGnZ{aAiIFntB=SL(Kx3f=3DdHL?u5tLZpwUg&mp~`02W9T@F)c^TH@%Nx$DHMxdd6$> zAI<&`;qYBE&JaBDaFXa%k!f->&f~q6$72k^Hq69w)Wu0`gs#pMBj$p(m*3um`*Z3~ zpHUm4@pF*Hfb;6|Av*urrf)q8MdycCCety{eyfis6T1}hPnhL760}FkRN_yjFz^1_ zcvFnit(~#P^bu%q-h#ve@ZNoz3y!`_byc>#wCke0Fl8qZcQwHy)u`>6aZZUN92xBS zJtk7?vt5q!q>hnqBG0w`R;$rg}>TrFb#P#xL(1RjZx)@D#0T!4@$nZ`5hBzh~CSeRuIpx z>qnd;S&>$(-}683+-^BsdiwiCsboXw+_sa?E5f6>FIivpNKg245pB2A#?&y+0zBdx z{;kD%_&C@hpEv$vAqbnX)joddqul48K^>s=$TP>pav^$!!#(-dSB)s|hS=iXFP?wK zQ#`jENNdD28Nim-C-(2HDm|X-QrBp;2-Dc3_=p@HydjkMuvKR0i(kW}Vb?2cY0tQy z(dGjQy~Df=<&i_*?caiyMawou$(nM1Sf3#By05A81ejsf){p%&5>U9U3E^Z=J_nHZ z!UvVMR(JR_2X}+@Kt4}czyAy8ppw3!Uw_$6HC&W-1(>9ZlLni8hHqR+>I23%K8(0r z@;0yg5h&-b`zGAx*&N>*w+B-W_KL^{ot1bQEKYLaW2by>&p#u_F!bPc%OGSsr|4`V zwqL)CE*6%(E^B#l=MUQ&QDy+cYvpNk+q=ey-{L<+NX%v!z6(Fs_5C!|qabw0xD>)!NtztOE`4r@Hs z##t@e);Mx2Pv zCZRriu09Z8C8`F)%A6RF03~c(*|etDrXtx*&w?!}7YaZpvZNsc{>SAjm7T-nuoRsl zA&$2wDNfa-Uq?3fFsoAi3CcG^?dP(pY8EaAF$9F)ww^v#`_^=i-)BEV zzmo7<#!Lg~4IR|QoU3FSj1(|$C^XFXPrEffw zx3*TLE+2zU1+F{TR5ZGhr=4_Ea`CK#kOZZ>Su>L)icQ>|j}oJv5|{=unH?WEV1Whd zS%`TS`aY}C-@6ha+q&#OpLR_Zp?MPg*JTx#phYr}@~D45}j zZ^fiMMZ&CvaGUuS3ZVwQpUNXqT0_=qqwCfT%1EHbi?UM1{{ieT?J13PRA;yF>RP_Q zCI3wo_>zP1YFev}sG*APNH42N@C?t4 z;21t02PC1Sie{l0Xi|21mFm4+u*wZNl^d{FVqd75!BrmDX`&|0?EzS17fQ10gno4J1ts|97+G6X(=69K_tRvY+eWQi6r&exC0_zT^m z$cZP3#U2(HgFcCW8AvA-YlqsowzZe{QLUz6Dk_9qTOJyT0;Y^t38-@}4&P++^>YK! zLPkdT4ABb|# z9h$G{y{m?ytC8w6FebfI# zy(V0~p9RipLefiw$MM-DUja2k3zBm_t>j%ML-XNIPu#5xbCv39-bb%95<}ic@fPai z(f(=+;XSS)S$ZXQWTISxnis`cC1~HFj~wFHei^W^#Wd(PDIfjAn>v6#JWO-=QdwoZ zW0u`n)G|>Uq#T@K`yT=lFl(3K9zwBZsCyy}n(XM)lH6aPKpS*v1z!RT_%5jEQ3< zgv_0e?~qe+GgJU(V0BFHOaXTI$m~8uaI!y`=i3Jk*o_dI&gFt58Ah!qPj45X%NxWLPu-Fdv1W8TDYCJ2 zV-LLjW;$7;$H5~Z%d83{Nqn`g_`dnSkKmK)674gi-$q7Ev2Z*gyU#Qz>;(Aqd5&wOfo zk>DY{uP8YmwatuK8TCc?5QDM8Nv5)T5aK60A_bQaD=;rS|EYSH0v#M;GF0vZ7;pA@ zfXwufP~PZs#EhplZSC}k~W^$EI=W38PSQKW=bQ-IIeV-?D=^8KMnxC3`j*sP;UsmqX7XWt5%b zLT#q`FH5Z~zWpV)kgaxfS_oWj%Ih z`|Yfuwc=mL5gtU&&J2q1onYSu}V zo01TR#UcEz>lL(CQ}~T^BM$b;xR}KskQzASdhRuk-0`Aorwxn}3l8$JCs@m|HUB&~ zYog%u4P!k%`w`MQ-&XW8F8?xq%DLww-lQO%ch!0^_q$TqWeCm(5 z#&t?dbl5s}YJHy+B3ep0$2FjPt_lL{LbkMYvn99j!r9Eb&H2V zcjpM4+-E=0O2fEY=C_a=JSu^>iTKt;HP@h6gJ-9jqO~VpAHQo_Qq8z#BiK6mBZ8`b z9LN0?4;2d?YRP%|1FqVFA(-Z#sEQ)uLsTNLg@$bO&0b_~Li-r%x*w!kSR4k)#k>fH z#+V#ZVoYgN-wa<}A1ee9Mi#MKVd^*5jtO@iXui)PFzJpMZ&GM4hFy8j`^*e`*7Ja$ z?QA*`bTqsHG+Gh$Huk&Rx*I_j5cWSayb5tQK8m?^(P2TluVfEukDRB4kt`cxUv0Ww zb5DgU-ii~SEOLH>zDAaSxy%9kobONkMuC~~wB7xEL&0xVR_0I5PWY3iw|?6`)vSlb zY@s6Z2337A8Vl5^^LiKDKOZ{ef9PySDfAOtqcNa0t9V?E!j_%Jjs$42%iW1Ml0yPp ziX&1<^`dL0?)mJb4ypFf_l=tJc%}S(PV_d_3!*bo2WqkH;)d9}gq=F|nbC%P3!!6u zdM3!FT^{NTym?%t)li*=tV>p)d<6Y8k*#3igxf57bki{E`!+WN&s=4&8_vj_8DcYfq7H;F!Ho0rAmZziS)Ph7oYK{w4Z zdV23gKy2n2J<-*iee#c0!K`K(I6w(`|%X~kTtp5X|u^7{6x>Axy*v`cZ`RvP20h3=u(#G>A zk(U(^?v_;JG8nU@JVE95%CU0QuLw?_Eq{HIzY7JRol?Ar!WyZJk6sAED%d#xNj*{c zAekF?n^TiJJT54%kxf2&F|lDhLY$wZ=~-{wRp9PbMCwTP0|Y05 zthh`e^^bbBs!2+P#!ve@SMluyt-)W(--raUow#uI1Ub1lCQ=y3lr{4vm?Nu(;O$9&hir#aV-_e3D7L4y_7i;iQ}Sn**N@MWQ(@#bg|H#OeCk$dgs7@5RO8 z5IiT1QeYZ_jA526cTZ@07;GK!IFRI-#J^U&O14)SR(Zb$e|t&?#t0Xd-ZEo^A!Z9< zP|7J`BEe$)|8ib=_8SG>&56AcPnbRUv*}$rE&ZNaMO?>y8Ct?s{*detgJJ7Ko?>JM zI0dFYB#06Mi1F_QBC%B`b^Z(hhVXCZoPX(;C%RPVUk}e*Rv3IHm@{N{-+l6_2daD9 zO>s^BXvoV(Y~qkv;gD7rQtlCtPa<7^ditAk4(~R9S}YG|^{sD|KLi=9$w``5mWqt1 zpE+F8>dh?C&<7q$>+SWa9q{Nz!_A1|5`Z^8(n;Hr_5V_hY_(7+I`jYs8pwZ|PpTbJ z<#z$lJN0pS4au|k{5C$8XJS!nd(Qm664o9Rg4Jo*)zH+fC||lT+fHsC_ucgj)Y3{W zeyO{dkugt(J{wzAtTU&h5haCweq_PO=mL~sV%30>uNY0SOA4#@v2ZX5 zMfNi@TAaJ&puo=%B3GUja!N94BOO0($e#J=C6~exJR<--wEuKup0veptH2eb?EwR0 ztt*dSGgR48?PGqSk@VOk^PPk@PzdntbQIQD8f5vIfl}%?;rok+Rkk83VR01NT;T)M z+u)235fCYL%QG4UA0z(l-hRd*p3D3A!`EUsLqY?eegdNZ15eU&Mn*7rdI7F1?K4Hp z+`r+F!hSS1R7-uPQ)k zq-33WasQHn3-rF{j38D8XZ7jRL-?eB!K z=wT%b4yfLJ7wG>>Rx-u>lnQ-|*Ytt7i+Pmh|TH4WMw8knN(jSu)kl<#hxm|e@wCGOURxCnT*)9Escl)~s-`dQ5 z=aY?3E&0s>7bCd(DS&1o^3ih}=>v9j%)Wh4!Q(FOkS+Hb-NE!1oC-)IkMxk-V-D(q zQZR*h+!8YPZ<{07Gm4HQpaUrc>kVAcOBxhFekj@ZZptusGBED0N$R#kNd5`4L^cq%ZgzA$$K4u57ENj&jp5DaFEbqFRlb3H zCSDpcp|PYNeo(|Ykz&qcAx8QRuI_|2Fz3nQQh;gj7Pcw`5zksHpK2#ie-#X8UntO$ ziLcQ0C5$l>}mLV+faQ)J45{Mi|KR z(6wTgQ(}U9>kVF=R=Q6&^tAH2=6sm+CkjEG5x`WkON~bALlbhT(vO*>1yA^Kbw(7I0KvgLDGwl)R3EV1R?7@ zUw407ye?ne4Kxzy8|D58RXs*##8QzzrrKnboAgQrmTEbIffrJ7V{2kX5b#^N>eRzA ze3i?OsU?vf7L2>VyzMbA7>IK|wSu|_bs&|S$wlBqd+w{`Z=)IA`ShFYJjHm|{3lG^jbJN9DbloYPVI$oB; z?{iSUZ;2g6G;1%Y-9xKZLqDoo`weNLkw1RcC4Z!eQp@hr-Hjm-0S4ZOS~S>lsKS+*rz_{vbJ>VbnNy4EEaH#=g@iJRC?)Hl+26@oJOhXKQ z9a`m}_m=>qeb@8m2LMDUu#+2?9W#H%jH2^J4z_(q5OoHMJYK*`Sjs@d1eGs`smFo& z#7^)sFWLaWl%1Szuk|!?DT1RJH#TX*(QsX4sL!h{GnRLOS!10lbPutgm@h%Y{ga3V z^bCQDos0&huGFIQyA5mVwUV?`!W4q-Y1_$nZCujYIwK-_0q*g6X;@Tql1p+@u^I*l^c0ItM^%I7#j*h z&a_YQ&7j?d#oGBK&Qr&q1rO##zDPPp&nG;sgj?~O=9Hh;FrKc#ceubuL@eQ~g!14c z63UmeR{#J4sOp&%G>hSX+!pKmV#i(7X&_+Dj()99+IgH!#uL4Q?08t#f= ztBFop8p7l7UJF4OQT^UObciizAnfqU8^g~Pzi94`tW}QGSNox3=AERoTA?xAAXZjFAdLZ zG(?qg<(nL-G{E$yu?pc?MnK2Pk6#@uvgh7qARyk5jH0PbOMN1Ud3ugMdDuQjq2|akszSI}( zrYsOR6ItR3?W$UcyU%Mh7tuu?d6X3!H|c+WfDOuf5FZOs+PWg)R7_yX5XUS~>E&+| z%&*A_E9=AjVVYO_Sx#5N-s@{OexN&EzYa;I8LE?aVQ!=ymq6b^n7VpNB~$mu`HB)o zFZxCk7)MG1gU|JT)mFOtwh!U?AQWM>ZzQ<43{vP3W+-T-$Nm-HC9aMWg7IHCY!TT! z5?Q-`jhdz+&SSHi3+ISI$xykKYMC5<7ZFhgwHt2EHBtTr!g-L3Tu;UNJGR=RjBERN zUT@{8{5RQge0Hy8=NyBi_vSTzU7+_pw08i5J{3=lK)@pVpu>SqJq5ZVzhci7!Qg6R z!>hmF=u5e<@?@{ZZm`LG#kkS*-4Rt`Fyj4Lox4CU%B-+Lo#k!CY-EB7f|CY~9C)PD z{ZQ8Q5(p`N1^AW53gB{4f5cboTbLG_(iNbD>0#!?^ml5S466AG*^{Wwf$gwH4S11u zDC^(I`rOW4wS5Vr_h8A4rzG^AEqb$%gNnNq7;{wb+ z+TI|v@yT`Tqm&NfIWA5m9FB)eHGSGW*VO!LB{u7RS}Z?DN&^D~;6(`W7fQl$zY}rj zOJ;$`Kaayj7FD5gqIV~`in^O1+@?GM^ZBw6vSj3Qn&&N36AIVGwx2HN4oY>fh%G*L zu_0y|B$b=uGaJ*N;#3?7yk^$`*yxG!hyM|68^N0HMY9cR9doOpZ&79Nu1^meYQ!vS z5)zyzcr3H9SCxq?5Ib)&5>^6EV=hQPArO3ckI%&ZnLrIp%rU)Cj}M|1IIj;L8G350 z6trQCokYGEk#w5QzmrilX@Mh0=0*QOYZzXg6STL&rrx zy@H5^Uwn8D^xRaH>%lW~DW5E33?^p92TzQVB>JOuoFG4?l*w<{1_eRMCB|7pa}N9Q zm>~XHOHi^dd!vI%_I-`KSjTqBYO7RTp|&rKD&_E(Lw%x0gsg>Bs$rrLLrrAlWeCoVTn;RN7jcr;nt~Xh`5$~2&Nq<+qfoRC61UZR4?*@l7lhGo07!JgvECR7 zDvItsdxarO>+_?PZ5gY>JCD zC5s5=Y{r}m{k=4;xMfX{)*WO~6SJ>X!sNdk!hZ|G{Lz_z(G%zZJrU{_I9atLl6kpX zE1U#E?L$8FdW^uo{y}+_C+j5b*~O6XZ-rU{BFEk1XFpdHewxX8loo)7g0m~?7;5vC zr{qcgWl1-3Ql;M#E&HepbH#1+nkU*gw`sIyC92^Hu?J-6!%wIwex$yA8@bfh0s$~W zaH?;CBUmSxIp~jU^#O8<#`8=`Srv<(cb5;|kkIaZF_UhIK4sns+;3f}YhfF4=XAw# zZ@wPe$0iKKJ?3P!Y(VUVdz8m5)Vd~C1EFrz&q-_q?o6DB+1)+}9BZ=_NBwr-s>NEa z)r!gSErla_p%3hGmb>OH1X4B|?2UTjA)Cwx z6O>Rb2n9-+YaOj&I_(n~Cf0HYwzZn|i#7!uezv)LOlXD`+7+q$x0@6I-|fU4to{K5 zRaS6AT=94a#3%0tG6`-C%4R#Tfxi~Bj68hEWi%4k z_K|w)na5DCRHWZ?Y#IZ(NEii9Um9GvePHy8(PEYdYBlHnveO3Hz>>9G&XXUU%YPFJ z?t7Vd5h5rb=t(16!>6e6I1SeyxJI!dq-K-<7}IV?+$&WdL&)Nl^36f zNs#8uFC%mT_6onR23tc&mHNZ{33XQ41n-*T1X$MgdE~QenVfyni$`aZV!IxNC2-4U z|2Hvnr8QKrcP^Gjv6jW?P4O0o>Ynu7ZOAhm8yNQx`%RP;$L5Z%;CG}Z9Z&96FXzc* z8}`!wzFFD=iYvpn-0tq(?lJ=m+)1CVNyeLuKKVJ(tRxy&u^qe8;^jo7z;H6(*Ye*s zufNJ2u4m;BZ561bXFF|NUAf__@Qc4%r*kbY1%l&aQmvoi`sqB_5BXSDqHq&|B{mP zh~&ePPY!(T%L@@&Pg3gD-h^Kga-=U%*RKMFb@a_yO zj_t7hV8zcs@}JzIcAsni>$PVrW>2Yf_GBpe8De_6gn}F_H=;uDqu-x?Dy)6vnBY?en&05U00t^8lysZna14s7 z?X~f(lYK&fr!&`tF0?`9GYNbrMjOR6k|Q!?=sWw(NaDwz>Hrx3{k(Tr>ER7V;lJei zVWn+?!@D=v4#1GzctjguCT^z9YZTq>mg!O8L{a)N2Tm6xy1K0g)sbE*)49* z4y5Wya+%(rhF5rNHxv7^03hZ~Z(4J2LOLkip&d6Y*vSp~_ZHz@eXj5-Q6R9Ajv9*& zFAngI52m3ylfkm}MrlgpEvW)#0oegDq4N13Kh`js_%KTf+zECLSi1xk9&IB|Yz^6e zM-AsP$6`a_9^BSCO@OmJj!8eh_3-nOgLZ;!uFbiFD0Q(g!Q^DT??|J5!0JcB_Na}4>d8HC7V_7ismvE1Z)?98W>5c1z zYkgEV{L%LEbH2Q(kpKanZttMMU8BbX`Rf;2abkeIzHik_FKhegL}vLjX)tC9USqxO z2HEJsQI7aqb%tpkqc`_&`FXuNW8@z}w~8F0}k*tEhpp zrpP%o2}?<;)ohmrh;8+`2WLtU#|Bqf4}c$?cBvip-^iE&G%)KR7i-4`11-va{@Qw9 zx^}s}+g`Xoqqf~L(G=@-aFp*KG11@9D45{2FE&t8)lo#X#u=$_2551*U;xMA(Du!7 zDfp_z5&vv6Ky#HK{HwBr-1BoWJH5^888?j}VyH=Dwzk^9kX>t6BH{*Eu0{PCfEXYA z^kWgkDLNGa;pb*_Auv8y){s~F;`8Md@?waLmGqs?x3&+yEyRBwcrQ-S*0iY0KB$E^ zup-MNGpisHWIkWv{Ws{)@kFe>}8nQ3nHzR6(Bz)pI_6U3U^Sz1y<6rfrKM4#~ALe1H zHvLxof+WHXJ@P27v!xn|7i-mLG;pRaT$+-QPK=G0ZKv^O{c~Y_O5XDpFzF0hdcSxO zASChkjTFv3)z(2eYJI8D+op*g=RT=E%YUv2dsFa{jnoDzX_6jmvE{S;nppXGB#S*l7gBk&p}qNdAN@rxcwZiq220u%Nmj*|H9#s)$0r2MHGO znLPI&v}U9S)!_@#Y;J;Qt?;xNdn_$0{=LY61d^qv&(u9*@1eF_x2_jvF!9OJr>Ch< zM4nc&4e~X1*YY8xE^cRT{JsR%{uCV5dSI?&8(>!<9Ju;>2j1Z5z0!mGvF39!fsE4V zFtG^~MtShq^!}im&vlZDs>~87K6>yQ(px(ca#T-}6b)I=<6cs8jA_uM(cNLNzxvoT z=ATc5TwSJs^$*|0I`W!8OP&cQc5(7>1f`LaY~;TEob2TFN7K z>{_$?cS6JQebJlA?71z#Fss|XwWFgS$AgAIFZ*vl^Aq8?+YL2{Cc1%tXgU>j28HkD z5nDV0*eo4A{l7WOr^6)bn`=KWsW*6~zvr1#c~DSqN+rSZ=Wq@u2fgMmdzS^j&|=6v z#o-X&^^BeWetrOvLQE<6QlA|v^_o&#tJ@zysZQrrWu8&kmc9Bu{IL@SVUowd#H zyerPO;k-4q-_*9_mlxgcZOV*I0%cBi0$dX?bT~U+!8*%F#KK;#2!6qTXA^o96KsT= zcUM0vbjY_W@o_Ur3j}Ee3@5#^I6wS0>a^`?91X`b8(bC=f;V*rqjmT~Kr>{XG!BWDx5#gXnGY@cK z)c+QfxLm2gEq2m~?Sgko0ihOF=$P&oS+7b@F_23(4CzO5Rd4y7Nofwjb^9l?fHTw9 zAFxjNyN?Z))mgdCHeU1nzy58(uwOgg0Pv5~{6k&1rTPosHyJ)HZS*B*0H<1Y0++oS zNpL$$@rk18U>OCH_BUG_E4+4nW0vF+j`0?XbEtuv`&Q>xY-j#8$k}+qjvQoW=}4rM zsY$r&$BjaSA9lB%!$G(RETk>Zvm>N1p z)V>ew7_AL-IbAyXPUk{;p2!Ee=Vyg$B(DopI{?S!C95p8*nlQuHrBxlX&@swqi-#N z2q8G|b4?VS8_x{Hlg2uiKS9vlJ19JUgrqq>=o+%c)vc+@qzL}#P5WJqp)5eq3c=jn zV%VVfTM3=Xj-+WHUw$shNXxIKR(4aE4fLQZvBnIoo?JHRpg?HhHT(Hmf7r zTpQfW31?IEL$Vt-4aCU2Nwt`N;yE@xq3bvxA}QkT86#)E4GUOc-M?*#ANdz=KUdT| z=s&Y*1WLI^ZZX?3wwchwkmQYfKLB7BYLd*m4daNT8-jqmi0U>fJjO2Z&=aE5mtMII zTNPQ~zuyYu*3|^=l|)$`-a1ktuH(Q@V#`6;KE+MP5-XOXu9Ro>2i^s-qDkK(F$C+K z<6bslBwMogM&3?EgjBC%OFYnCWGlg{-0G=6_Jc91Gy1=^j_vk7QM#GZ0?iL%UGfBu zEjmyx8myv1Z;?t*wfC>^9NOKAUJ41V4wjM8U*OjS!lilj~eS6q9fI33V#%9)O8~rP{m1Eehq{cwrC8^}UD40{N zIh}ZQQtZ_%8k>2d_TS(uHMA-`Jcs4vP38SL3?Bw@o+RQE`sYn~bGwxC>Uw#H-uSS+ zUe*^{n3f>OiDxQ;BTe^&li5fDAxl6^`a{yeO|&uG)Zw0T>O0p2o;w#Wlye69vltUy zRSf&L{MLe%2M-9xT}f*cn4O5?{%GWH0UR1L0c|~NA3N;-x=9mw&PyQ9ff`+nZvKoje}N+ zr?27Y08`h<;-q2R(($#_veXK_5k~kXkmUUtdl+Rvt-m2v*p%P1RwBSlrZ$@EERqy z7Dfc_n%^SZQ>DWwn;*3^t3vMX`?;j=1|60ha?3uWx_!C=n7srGv|&nVSQNYWbCx?N zq8!{BUM>d-+LAmE9Fi{Jo41r*CL%;}UU@E@{!;0lw>GP6$#2wC7cx%#2q!)irN6kK z#81cOVXtjXc(M8xKLmxg?=C1gjy#&Y-1!LkLNRkz|6L8$VMQdn?>-^CnEudL>Wu>Z z;`40`sUWjF0aey48*C3JK9Gr&w!W))Cu61QKNXX_Q%Q2aD;F7$o z@}PF#UJ_ByvJ_50HUZHukc!WEc&GZCV=n~@0FQ6wYjF<_+?)U!-KQsI;np*cJ1QOF zo@VdqcwYv7@VP85{Wkt|H3!t4pOs$eH6uG~lmjKt>47&6Rj-Ixin>+gLIJ|6^FL0W zyX_b6K?sd1mC~95`LS_xkzizHO*K;m$Ju>H{pKUtgL>dTbB{N_?cEW98HLvLEfaB8 z`)8DB%i0-Hc<=K4p4`gVhS0aR1gSBtFC$Wmg+i8MkHd#XmIm>bEFIJo!yjU8Epw~W zVojMV#Q|fpR=#?zui3_675+~5Z?aKwiieV|Z8)ft0vort1~lK757mlPJRMh1_{Es@ z-JQr6qT)fpQ$jj8KxwzQcM0L4Ij8bBTS@^gLORXP#3AgdT{B~%Z$6LO<@7X3`$GmA ziZfL%Sen0lwvLeju%17+PGmJ z^=P;qYVMVK2}XpI1|w@L7PQrtfB!5X4pO(6>3xJ%{ACk6bF^j%dpxdi_$;tv@1VWg z%uT(6G@yq$#Z;ABOf;L3;F)Z6=1i<*u~_zl6Dj3)5hPFNE&^4#FMi0yM;fj2R#z&# zv-ydpi&gmM^L5O;=n~1NQ*JW# zRSfvAm0|5B715Hs5We`L#rWIJ=I2j;hLBpg#Ymvpjgq~93GGr#gE?EHu`30)z_5e` z!8Mbt0zP%6xMV9$J9k{DxTW@(5c*kY@F^5i`#uen7-}T|phT!4tsp-Mwurkvnb$z+ zUcq2uOuV3`*hrw`&pPY!X*kQ*&D8uU-V8KaQQ3-gEg%-PU&cwRbzl@yvJk93fTeWt zmPF=dgx2ZfDFtS0M933qpOBu~X5*1hb$_eh~({w1|c;$iI2nSb!^hXivXA zGZQ8&IF^MZqQpJH=`~~2triLdTh9~7Sn(qVg$M;o^x@T#h;z5qsDVYt=e9JhCju~9 zNyYVz2GU2XZz-WFywR_=7$4ZG+7&aVxTtc!1h*CmxV5tW-CD!<29JjfAM_B!YAAVC zO$idfG^5F_*A>pF2>aKk4bx*r)*+V9Q&TyRWoi0-RR1|(eEJ4`uGD_DnNNq{>>P3e8%hj`VJ%3NaE4qO)ttN zti8o~R0(6_a)Oen%?0Pn`|V33n;m`;Yhk#n3)uB*wzd%x?eg3g8kDPcDhj4t8AE1qd)N?axol@{(Fz?-i?#=hhB77WhbmEqp zlG4gltkg|tbs8XflKmrjqK}0Up?qHIWLk?)q)m!^P0BabU~%8%G8^uX9z~rH`!9n+-OQg*v(hjLRt1#c|AF}^=X*r=w z%2Ai&Aco{U7A8l^A&B#|@SZ)Y$}oY19VHEe+y$rg?};r09~7+B!qr|U-7bO*@!Y1U zKTM=fh80HF@yBq*dBp<*Mq5do)(jpYF?M&kcf0CCaTM!cseqa8Q(RK?=Dexx?vXM| z_R8w3JODLzg;14x&ypOoGW6Q{&-$Lm5DmXG*Gh>)l%h*_qbY z2|tG#>ousHMZIRCVVE z3r5DogFh7hK7Z$|1ggxvCklF?(g0eg%{r%1YHZb_J2de zK8W3`35Nu|FTugm6aY|$9+IRb@%&-^q;35T%^G;Qy} zTT!2tvK0mcMT(_E`2Pz>^r-zRw9CDVV_XgRT5Fx0-cY=LZ1X`(i}af z^bCY?pp7*XYXW{w0Ue(Ew=B={ls7AS<*H#Jzj9+V{+7Wn&28go{tsJU85h+Ttt}yq zz>w12H7F(BDLHgHh@_;nfTRqKbT<;xEseAwC?Fsut#n99_-^p;z4ycW$)Dn3PRv<* zuV+0WQd9|iJ>88N1D;LQy&q0LxlQ%+5OE-u5&KXB+-LzWd0045gR1sTYTZpPYU#kg zrh2MLD(LX@g*x;p-_N6`I$Js&z1ucdPdkcPztIp=A195JRG z!SeA-IGjiY`1d{7_nF9P`L>?g+4nZ5<7jL`Y>s0(q(VE*bInH=h zNt;me3?tECKwTeIsS&^DAm=Cszc+>ns%mc@1nli}J$A6?A9f^i0 zyf;t8*2mpGieCMI7w_Y~#hWw6WxEM?XZ;=xGorom8@T0nUQ>|g>`8ON4s69E5UUVa z()};qa!Q3#VASTmhu?!vz?4AU@@)*~r@jlYO+FVCghvByOjWzD7_gzf(J{G%Yvl4$ zWBmXK@-oQ?S=pkX3v)v%(|D+vV05t$>wR;P5*`v` z$GC2`^D?3*%C`m;rYVwO^9wEQ^0RB$c(tRU$)T+2%JTck;zn`TF)C4?p_t76eHpjQ zhYpOYb%c9OUX$FPCy-8uMfh<`uv77Q=;(9&l-@0U4cX7Jzu)k1CJkksbW@fM`V82a z?OAjZ&0)#tq+Q4f9bxRFR%5!K6MVmRUyb1r5)j18Gfhq$a0a8fA)kD46Xhj&qvzc~ zBy%Yk;VgXi{rBgi*Q$afE{gy$1Jf@Ud# zoylGt;7XkcghyuS-em`j>SAu^pofL5eavu+PSa1?CCHkKjAZjbJ%MU8F^~&pDntg7KrAQR{f=QVvH@7Gw;i;gjDV6W3<#@#AC7lu zpZwS7$GB4Nr-+g4JUZv-7&bl>uDGDGo)l_C%9>bvB0K)^4LDK&SFDnYqWnjI$Ywy_ zE?#N&W|4G1wfR}1CVybA*G;``3ZN~g){6KXW>)_5v(&itPP|Bj_hCOMka{`{EK z>blI^wlw>w?J&K(urQp(?cuQFZPvmK1Y|!=A<7utEm?u*j}4w2eysaqzR*nkPdv8w z(Wjp*rryI17uvyLcZxsDbb9=@XtZVSeZ5a~p>dhMaG4epeFee0VI6A|(RY9qO%dq1#QmQ}_|leVA`cPk+m4BkucjwU)uyyerLOe?`J;vz3T) zV@H&FKwto&U4~8V-qw3+_8AG4W&EzZ^f(9pnlB?7o|-S0y}pKd#i+_}1{_xiBSY{j zTemD<<|2d!zA_qXv4v|oYk|-$v&phJ5#39z2ie=(Pq#%DP51`FiXhy&BBi>-G8GBh zW>7?d6%inss}f+&zo-CL)yMBlBoWSlE58jJS9Orf~T z7HzaB%WC*J!fy#e(2sv~(*&W}@LI_K$|G}Q0kM=DpK;XW#HZTcho*QujOF7$HphSb z;Mtv|61Ltd$w}@)dg;fc!;cJ8M9B)eBJcl?zqJ@hA% zz+oW##%&Q#dTyX-|14gwskeG-@8E06G{27At_ekshK|AP@gBR7e=ek`Uret|0O2JAXy;now_ch0G-ak62miJf6%jKc8!qou20rMT7Quk zH+(5b88v*F-l%Kjh)5=65J+)uSrFU1qr5y`8kxQ}&yi1v++1>DBA$Nwprb|e@*VYb zSqMm_5og zBooB{n?0IYDNR4=Xb1xra4ttr@$rN*_Z1w+-BynQjg;jP8Zq0m!gudMmM8cR-j7N| z$!fYHQ~u`))e}B-fEWjID3+nbN?`xQ18F+q#IUZrkO>^K9%T*)6pI)B|GhwFlj6GH z+yo3c9!F8epGHihsj&oymN(x>}*`{{67>(5Dmk_bnPtwaG%kFXIxYh8E2o0>0apY+a6nyzq zV{mdXujN2VD_5WBVG27_?{rn&SocM^EKvyG$(SX7Z(3;K>C6%sCO;TY(Xzw#?Clhd zrAsg_n6c6npwo1O(rE=p}aP*oN}X+U|*p#G|potB7_>s0#fj4h<1(+n-uGtpRuUQa(_(#CdCL|68nK* z@{^|789f-AZhdUqhB=L51=}kuYA_C(n2+|OLT&7 zQWdgYt7bWk!roc0g4oFu%KzCmjc*Y)-v>#eypPBg(v19>$edQ2tUb>-y@DHh2;9jQ z!&UGK{-WSN3&O1doNavrXWx#JPw%^@wsfnEu?mU!(Dv_W+8o4|J{$Xv>N7q-PO^~H znIsy{YYq8Tp_T{8w`%{(*sa8F|G~w1k^9skyYL6$yY+$8m`3BKI7DgRNn)1?nNcK8 z4=H(n@=sl8LSp|LMXkFKuHRpZf@1tF75VdU>w{{g&_%x%84~3Q-x#U1uU~X--FV7Z zE#qrvVn$h&lj~b&uL6&<-872Vj&eA}vWeE$ZA~GuYv;J(fuKCHri(lG=ykWfr|9j0 zFnj~nFgo7P-&)Ps5^}mHm=4SR%J~pgGUGS4)c4R)_{SYt5887Nhg4Juh2$VXy6jBC zHdCQIQU2G0Z}u0Wk89@Cwsax6)7MhIAB*I$c2oIn=M}pd8#6}PLr~bHiC&#C<~AS4 zKdct(>3d4ZrjrLFUzRPi1Sw8k(;s*Ha_@FnbJBh}|6a`6Co_M<(4Lg_@!q3sNBW}m ztHzGPQZhA`3p$6lV9yEOgHfnRH;75!^z4VjQ*Qkgpy+a5Z-3jYoLYNrU^bjT&0eCP z_FZ{M6dL3BR594$x{7FgO3A~_Bo z=MuRwk3XB4a+0F|xH7RAV}8x=ch z(v4R2dMFm{XoTJycvZ&(qztHf=dc41b`_lWo>ij$ICh_TLn3!HkG!7}uJvxshQZ2K zLT#HfrHwdv(2VkndApewmonlOGCt;jS&2(V zf7fINPP2u;_k2|;K6*KRg7(1VS27w;k&R2lTYmG3<6Om{7p z4)cz`op?%K9!z+U?y_GtzKStp?5eTp6%%>NB(f9z_-MNuv|Wwf+_OfHtHX`4b#CbK ze=eg(P6PR8YCxFMe=NWl=kY!}`-;4L{7n&bFHFN3?Nzdd!492jFA#$KTn1mfvbhqe;8ZSyI&|F05~u1(cIu)M0f) zd$pK=`Ixj7c`JlAgW_tzIp@*!sy0`zI^E*bWZ&Ob2{l|7$850(PPUx&mKWH3Uyr0~ z-Ge9pEcXvCflC}t{O167n-wRa@VHm;fDPOtxU9FjUTYE;p#VK;CSdUV{I;PfNbrI6 z6apYlGMIAUd#t1NCX7fbuRS z!owv9)7;B9;%l!)^zOFut+|vVP8|D5bdT_yd7dGg?8sm(#o5Q02}CmwUp@Hho=C3= zZuV?9iyubO=Pj}l9L3-vAp7gT2;JZ(FU<+)QrX$>Wdf^+Lxge(Of^&CT6^nI}8cA=WJ`>kA?jz3L?fgDdwZb*ISkvWtnpfMpycGT#e>e(Poq zTFV#PFgZs3IJ}QskkN#*xOFx|kL&8l`p1(AE>lIwP_Ny)X^lN~5dYUYYC5(KQgR){ z2AO&m^kz{2Bx{b{=*t(;LHc&%Sl#h{RM5(ELue9txPi^HB9W|8@zXcN_er9lc6w08 zol?M3a{NrgsGsE{E>sd*ed?)h1I72@CA!VexQ?mi7_2ewcjG7)Yb9Q-w*NTd4bQm9 z_6xwpU}K4vC>iR^r+c%WIQgb5%4`K~3SE;U*XaJ8yA_=y1IC8=Q8X0d*?kqdN!KXzZu!$fY_c7#NSZj%b>`D3Hv*sY&wnMco%a6zfCjXt`x z_&%jR5fVogf29^fod{7p22Lzsk(khWg;Cy$G=iu{>*!*kOj;e!0hg%?Fx{&*w!RM z4=dsB2dCACQspx>6ns_l$!(FL37fLgqw{$!JsP>o3yI;1Yvn}vc50{oy$LomkmsN;p5VUNu7X$Ca28$D3UxN`j*!3WXcm-FwDv8E zjOs9E>11bR8NaX?te+^QlKj~5T{qu{uJyq^eua_f_(5lTksb~9m*d53vM;sG+qd$D zJc~(~Y?W_`0ObOH*=`o^XOpYgc+F0u84jk52sBG|r?=e|FEWC^`56z%$eJ+ZbZo(g zJT<0x?Uir5(xvLj&)llldy%%7?6HPDeD#w|qF$p2TF*iR`a^<1lH$_gvlcL1IVKEl6L#s1w9+ACzns6(f9 z@~)F}RTpNkU2d3==2S=q5_4}~P9+buDV9BqABl5lHM3W$x<1-_Rm{eVqB07I8CWw% zBK>COo!T@bO}VZ{+p5y;#J@F_{EW-~w@*G_AdPYR%30Q{Mx$}fORD6ZZ$}%Q&`1Zl z73VXiI2ut8xSl^mB(`EplbQZ=j+i38ple^hZ1JO-)CEu@PR#$t^GtSEN}(J^uT0fC zVl3=h)9$oh{dlRs{z#J_U%NiPpFojU z0oNrtzoJWw+y?Y%B!fXnn?;rLi}6x}a9dbF{{(SSB#$%)B;zRfP49TfcEW**C)Cl zr14|LfgC6L_JKT0TJ3=ZGK&E4;a$Q{omd^G!e*RCy}j`Qh6!Y0 zgUEdkpN00#j_Z7uTz{2I#t;AtOt8Xecrs9H*GWsa=58GkFiaz1Jn=}*>=#le--s+fS za+h32%of@Y8FGmdU)ku=)RvHyw#>cOVEghzL*bB%R9#-0p9M+Vuu$J73s&n!gRn^LfH%o1)EZH5R-@d#&$Xg6(8lakhvjwkq zbP|eX;Hg5M9D#o?x|+Y-FCVgmJP4QKH=jO7;U0|-UjB*7u}SK8-&8hv^5K*UBa%Q> z0PaumZXFaK9umPmMWDsUV-wJ9tz4y?~xF{a%BZ&*$~`=DppB9O>q|qt7HLn0vt>vo9hLoQ%b4j`pJH z=~bAmh&hZ*Ab<3r#@WAB;YkElGq(tLW_}hC!4HHotB^Sp+#)Pc`@Njb&60-Z851ht zKUU&|va<8KE(PNz12BJgu#Wsp*cQzr=3awnJXu4&*{P~eo^daNOJeGXt#g}VC8k}B zJ%qfc1)m^g{*8XE<=f>h_hVm0JEUN3>9+|G?F{Ss9iJ-W>#x-WzqaplAuT&$75NRA z`t2yT#N@M{?a&jvZ~HFW-Abxs41AgX;Ju_&)KRPhrxS)7L%<|$$zo^v92&c?%KC5f z;)uL1Pt`CZg6b?}sj3`6S-~NWxX68v27$WLTW&Ho~iH9X*E;S{-Ybn-l7$;%bu*G$Pv+w20~F9RtomJlW+YEaK3a zy;m#pJy?jp?}^+$R)wGQm(aZMb3Ut0-qUismoRkAfWR1bP#W%F?2R|0XkcC}_`+7$ zL&ReE{DO>g^z2i|hQ$*<%Je^xSUr#55e!pd?m5e~icM2>X%KobC|DVW{Y13Ix+BOo z3G293QS;h7hoN(4&Dno~H_lu$TN>71`7V`cV`=WJp7*~W&4phS@3oxCbyA?$f-7ci zupU!MC<;g^olRLZ(xf7o zm{o)@k`#sPh12#U8oWR%xx7$U1w|vKOi9(x6dS%UEUOOQRZg%hn2VCqs@-k9{(hzS zhkZvW#>lo%za&fbkN%mMXp9)Q|M91SG2J+ED_~{S92ALF$ z;R?E@Ck>pcXQ9UNj>v;0!CL^vW+~Ri?%0!GFl|=J4>fPMBg#2)F};sBy?q#{1L03O z^fuuL&m2f}0a-!^j{{!L6u>2`U$rQ}|3%Q2v$bHCj}9z&e}Io+Ta6Y(g#J5+jpKrgqmc3FT{Hw zry{@Y;bRO}jy=5BMK~G7?^1=l@{!XX8q4Ma<4j-yJ5U}5tA1v6zZUH6;uBAu)$Qrg zsxD<)WmyJ=9(qPlbLxuYYK^WFF3#19?{Q3X<37r9*1l=K%K|#?rO)uAzV;I!A8bS^ znDs1thzlsSJ@nKd@8Z3Dr&vM7!{1(Y9dvn`4-jD0hGlbIJ|C--npj}6j%}+F#3ff5 z%#mQF*B(pImzTM{tQ?#E?5pO7*5Am6sT+zvlAxq^7xe(g7F`N|8o_v=Xmd(zU%>mc z`TtIjt`t?6^pUGbk5iOW2`qS*Wo?Eo>-a6ew_>hTkX77n7>jKif)ac3#>w z4P5VL&K^%y2JDjJ{6yZ>M#hXdycdzFrC|1)kA;vb)SYan%s(0Hoj6ZNX?9%XZm8_xxJcdql0%$jNm;z)a41H`v0UkDt_^4f$(4FX6dQ_tl1gqRAK=wF6&lE$-0KxY zZMHm*L^}7~Ok&cRV31uz7A%`G8clGi+-PA~i*+eFxbZh? zVyIDBd1Lr#6PM4J2R@^7%m2j0oWK%xNPHiw@dL(8?{Y7vQ*=hMNa(l5$mDsL7SL7+ z+UOp&SDvj&e_JI(y3+q3d2jrIx_CmKizITQWrNOevT%e_tV`r8ztY^|!&RAjR&>T< z(n8teo6X&wKyIHNXyQcq zv`a!gK=~u>o0dQAQW`1gH#r<7y)1+>z8%yz?Yq1Eb&mFY6Yu-IFL3&Ud5>OY)dW1S zF*CdOys75G1Nrk4dv)CBucoQQ{FD(t#^ih8!}Ks&+W-Se&JdG7nDNK=TLj3$qU~jG z%l}d(x>fA_ zWYpFlG&)<@C10hitlym}cRtDsUe9e;dK#V%`S^;Jo&NJOk)TDGt1(mnr&NDAfy9mp zcH%NXH2 zO;b+%dzOwX@+2~MBai33C7RKU(}uL1+jjn5TD=gP`MW(Vop(qo5%n<6zgn~UgVVSN zUJ8;%i{+#VcAfDaE+tK-9tcZCBCw~T3T*G>P_0Je#QmyO{R2=TvsBAMI!s%ayo=4N z+c{Ji!H?|jg5QPBO|+7SQxfLn<r&e*YA^H{KB= z4?k$9cFlWRa@Ry113#4{T!mBb6(|EB7LIT}KqKl*INc$LiI0n@jEoBld=nQ>_+?Ia zO!@^@jvX&*RjeMw`j8V7ral7S4u^tbU{av%=$i9sxuk8x^UubK?P=1$#B9QUUyqiX zb?IJaeaHO)pN2t^0M)C<2upP>(2#gwWa$St7ks!sARZNtP^D5s+?J~AhJLB&4_7AM zl#GWm^8vpt&5Cv0Odu-=RWUV$rJfdOe|k&$n*}nw$GAoU>^CZWiV>LFI z=Qrb?pP*Fi7`^#GUvQWeI1Jd>{cir2_f1~GnR@~Hbkh~~x28HWyrs!kpI#?4y0h56 z)$mM0;Y?kD6_QH--}?F3p%T664`9lx*+*p$Wi#ll=J!e#4Y2)fpB5E9tx_S4ZX^*J zNoJL)FJL|m&wzZ4Wo4Hd5^+L(b&l+k#W0~iEF&d|v*uZ5?p*2=QZpCL&mO9k|Ey0- z@GzIKx7g$G-B;h3R0@^Ejb&0KuH(k%lw!qe0SP)@Z+5IV3=|#OGfykvD;z#zgo(7T zGmfzK_b0Zc-ORC??IHqJqm%xIv`zL^GEm~^_iLbDePCPMzw>%XxVx+2%R+U~i`C65 zI>na=3U(?4+1HMP-w_C~?MBJCZ>>BvliHRJ^8 zxpW=DHuG=I+ahJ}us<_wIM#r)M_Faj`lTl;R1g0=ZhOoq&X3N=gCO(!rAr+GzHuNS zJZCa*zt&WWxIVm~x775%*s%HoK?@2RUd{zfC)rg(hNxLLxzJAnUM#WupRNpT*u&Ri zK_)vuwC$Ug7-3dL(H0Q_J?Pv-fYC?!&KTC@rtyt%EOtw zXZB`<=LbiRVn!|?s5MWHV_<=|(3|dYAJA@PyqY$QCm}?X!*39WQ}f^boqJc0WoB}E zAA~%CMRb&_@@&sW=Z{8183is*e`N<$?S-@tK1A9~z9R_3bN+4KUGzKGPl@po;;qTa z&oT~QIQ49Pr}4%0%%rP>P)I!G+CYk)n@F(M$oJ&ujE4RpCnII8!Fev~PRc|Gy_^!$ zfTkV^wk&S*mBbTUziJI~`&NI}o0-)O4(LeVXO}(`e>EIS=b70;<1OUT=rk-%GDQZd z5FQUAvcrAw3Jxjgt<>oB9ag20cmsj8EEXq_cq~+Nw%uk@7@qOl_62|JlX1^I^FDft z2y*v76B|B8$MQr*6qq;hgxi?V|4aiuy_ocr6^+D%0roubzH0PE#y?QuQMZ*AHx*Yz zkM%%3J2XuOfQoxk54!L5yIl^l_^bEqUPUgBd$k12RtxpTIt`~^V^@Dpczh>ZDYi}G z+}IpXT#J@@#eMs|hZ>za>v#U_=?ApF zXcTXCSF!YC9K=)f$frrD1UM|EKi(+ET0`N?l3O`*{!$_LHg^F~1zuTzm)&k>2_L5G z_!zYk(mK>C(D*l33=mwlm)g-TW%^K{+$W&O#w}<7c_@WjsMIShzp^!=?vI^=a>dv& z`?ClCZ@+A}`u#->&s$T?n98bkVl!@z#pvT#c9%`A7UQG^gb3)x%$`E8i)JgR%t7Pd zycFu|rt4pnUPsdH)?p_P#HgPbS3|JpBW$36V7MCHvq~PgGa8C|B~Y!9rAPaAZ(e%* zw}|M`E?G_@egm@Fnv&#|mcEQz*Yf@K`Kb>L%cChe@5PA-L;@}Aw=Ld%mqcR6bRs_8 zLp?bYuA`b+F*EY7&a2e3D;{wrMwXjhw|t^(@8djoNm43p3pMB@5NIefgROiBEEfRq zv0dE1chR*K=Oo_@80SQnpbOaK&iKrxJ*UC5xLb6Csy`RHx+1w!>3Erfw>MyMv+Qb?(1UG$|S9EGzQzR6LWT5c!@|V2@3GwvMpUWFh4@V zg{uC_`WT;Lh&TwyI9V?#LMdYUYWnyiQFq|Ze8OwRI+AO~FsVrV`4rB_rkISa5M|AG z_Re{|4ItLyO&e?dE4OOGL4`kRv?Nni$RV2@cn$fZ>sgV!UsV_4Zb54UxHHBAyrd|xa`$4V_7Gj~RHtiH@9Sud5_&z2& zx$lAO$T4)+T(zfaDtgS`lb>h3x($EaRTWkh%>x%S?b1=bJMcLi`GBC$vpwbgRALeu z%DJW4xK zK0MKM0!58kEYqK!FNV&EBz^jka;F=Lcj6|?9xaSbNZ=f4E^fiiOsU<&rPo0EN=%`g zmFX+$IDB#H{L5L=lfqw}^NKyc0gZgVZoW2OVs@SQ$!~&o8>?>KEpq33F zQolvRN{!~l8L-(4k{ps7$Od9YcclNdTG;bxYWpg`+I z8h0{+8`{`#k=!C*y>`5QgHgh9Q9g1P5{+5N%G?J4fQ6|g$Noe4O7=W|mVNno?#SfO zC%PkCb_lqDi{WR%5^mdZvNBvf_?bbjlaD4r3A_l|ozr^Z52g-H2ilxk2?+|ARQ*?J zfLz0Q7k6zGbbXY2caIFLPv%Yui4`sg-aF{gEoG9P|CGaNJD33@4q!J%NTDe0wxm`e z@S`(k)L*8Y2;v%O#lLSiZS0>W#?m{1`fJn4sdXYn#zK>~(smdOq4JD+PY!-2(z_zV zOlpy99~wg~&zo#DN{2(VnBtX5M{Q?MouukNyYraRk%cUAb7`-D>S4>-3V0eLK1C^4Gv!{~g0*iTL;Opt8!Zm6Z0YH|c-2di;bDH=*wP@!IU z;;vG?ArL7);@hX5+9rpKx!=*)#Z{6I$iNGoFZ$_A3}>c??qh5#+4~rhmP!Lf55J0x zrm7-FXhl6a4x=%lcVWu66pD4F(T z=pP5SQz(?oB2+c3NmdEN@4$d3|V9|qZJv$Y#xna)F%Dfd>x{p)}}MQT&78hDJ?dM#d%y<8lf z;kxTa@d+=7fdD0zbcWsd-tFx}6G6uviFA}(|c>4ke{4~4W zDDztZJEP&{!59vH32u2A<0PW{^S2xni3;mtV(CJ!Lok@#(C7*Yb?6-{#}Y7+*>5w| z-f|J^A0sw+BKujg`@yLV(+t}Q?U5WQh%jvPjQ;Na!k;_kedcb$31wA(u?|Mb!l$Dc zFEa)-%vbxA_Z)Yw3E6Q*awR%<&?Z7eor-aKp<@dUNsJJ0>V7i&B>l$w<4mv+&!DBG z&M{}h*OEn0VOdKx8{Sx&sfRbrQ!oqZ-Xj=~l_;*Pz{FvD^qJ$kVWgcc^c!qkvYQ`| z*@fw=ruj;1a49~Jzxp(01*j^nAU?^M9Lb)W|K*^TllWbcWhx3hQ*YCkIWN;!c%R{r z9eX9&X1H1`?ee)S#^6fenYiq5J5{eW4e^IpM{{7d`|vD2fBTN_c}{V(K5;n-3Sv*6 zRld50B?T-&{xND99`=8lm^-2O4)AuDgg?JJOVhR?S3Fz4PjiQuqE_hwjTHEbM7?Uy zFom)D3$)>&1CC6hG+b@}9hx82k+`BH^a6}3HpUO%zCeVGAHug?2Qu{STg`}N-rFY- z@BkMOlDk)Oq&j`l^{jN-;hOJ2LS=8~p3Fj5n@O1+#=4IEZ(y?&9QgAZ;KS=S{KsWzH4KkJg#zji$4Ah2ZS z;*&&v_aXmmFPBMTi?baTQ*%*RSMTRpk|oxL7^y@^@8Vj5>>)0x0-6**Q?(YkW~5=f zZS{_8ow@St=(!#Y43cuET+M0}S<;m2zE?m=e#zl@IKAg%qIF;!SakgS6bEJpVJ{@= z?McZo9KQGs?cS(Xk4OzXun10&fsi(4cKkS{WD{yWP%{~ehDnUZx3aP=79s70 zI=mp?hr}UOnnS-c5u&%+Yeesv)hO=&6_Ky%wWNK|@@C=uf#?PkH2kjII}&l62}R0M8p|MA8= z&HaJzucj_e?4rpsGG*Nr2}J%-rr&#t%GOVm!~=K)WZ)+KpDTS9JKOeqkiX|pj;2Yc zZA<=z4M--K(9wQMMHcikMG+s!sIUKfBt77f5ZVRWRPWjKL=wnkCqF@5v7=UReRR=v z|I5~+b)`3%5@KmtPLgz?EgxeQV{e{jS_GR+F8KsdrbUu%ehM?-yrhOYjbD7KpzAwr zjdGNZd@f3&tPK*}wY=xqPiRYWz&xsgVA$*h)RGq#ME+nR0?KeAJIo0lXKK?#g&$o) zrSM*#9_y-(a}?P^9m~M%Spfvt0FYD~{O|KG@kSelFKl=sM0VnhAVYc?dMg|_$|{JY zR%`Xxz`JkR^gVp?Xuw?e zVWN}N^`cZcJm|Q+&Xo-a@KQQf;X^{jXiUb+|K15MbB&f&&yBn6T{Y^RYUc+7(@!H? zuFdVNH%+LwJ%7@1&>D^J#nB!=VCVEn1`e*pC+u+98|@Gu*NJZwS?nl-2>lF$s8G*B zfh!vmhyE)AH@3L$ySt0k&P97!ly}at ziSjy%Sw;}71cY)x$BR}14EFOcCRXyj;nNzhkb%Cmz;+#dSaZ5Q*HDoK+do)6#)Nkz z5_bs#M5NhCO$sOqxe{HV}PLU=Q{u_m}3 z+z7;b{IFHocn}h`c9hymI6x^tWFZ>M4veq@H%=BH0(iuwObfP8q}E%u+~-08ks z{X*#Op*6C5=w8W(E`guT?n11PiMkKMRiyLvAJ}C5wUFg`q}Wdw?KRbfHK188_z}w~ zA8c1nUGM2S+WvIHT3tfTu&~p9En`yuq0970%uOf-UmW}u3{}iu5ETry2jdP2qn9Rb zQ1)a9ZB&t;@!Pwrqae2MW>cD)El^)-w%`r4&s^a?6?y+_hY=FqS5HXFXR)jsO2`J^ z36Vglv&$UyS9-BROYNXoRWIvj{8$fQ(?U1U|LbA#1srY_t}HrF@nk#q7Gb=KmoHDOYeZ-s%ci^Ph13y~g(Gig?G)Tx?drJ!;^fD4(UV|a2XIms#a!58j1Bk#htJ4K#sY}L#u zBo}^E+?&b4)W+@JjE3X_0cvh4ceLvgV4+e_g4{GhfrTl$uE0p0tSg?`mcks;`aIYS zM7Gx1%)$~!*qL@iDAs&O=m9ZC*XeFnT$RL`>GHczpGE)lSf2Akp!_XwE6#idYKTt#V;u~qf-qWgZ9MAv16r+5Y!B8R|=3SUZTlx z5MYlC)=i(f$+-ME5>Lrp4rUT`F(RvbUS2$qx&+>Dlg-u zXV3WfIhEhMjkW$XOgM(^K|-k2wqP=gz1n|_Q_jk~Zl7xDBCvmvwR&w8Ja-;rhb-Fm z{Z(O`vq?Y3!h-~@Damf(m@VaMC~iZu`fY8V29Br2(X77>|6^JqFFLj2V{SqdQ8SPq@_cN{fr1%g^l>)C(Gii$h{f$i0>(p70aHweav$BH zoK5GQ+P}EWe^eZwRh&ZgNJ{2C{MMEC`+%)QoY;M0;)cuEI*w<2p;P^JwBi=j$r6Bb zu$O5Z*n;Qd0g#Ws=i>H0%4_#xxc!EODcKP11`F*W+iE-k52{ABNNZX91_W? z*2)j0CFiwLI&NrJ=5`Ry!g$3(HmSPl6E2w3-Br2Yvmew(v*s&}@aEUw4>C#I05jsx$hozWIe^_QL!9tMuUw+C7a)0TTVg|dC5?D1cR9)@YaqCs) zOymI*uS%pKmVSjJvpxKmCnLVj77l0(vlqsjnUdWiF(PsBX{;Z~TA0#6kSuIE!Od10 z@QZ)|{Lt^xy^I6khc7k3#C`s2-@UD`>t@;k+Z0u4o-cO9sx;s4sIUZSE*zJV=|(n` zq|@bfup;IA(-L3cHx!%T601P#2THE14}A23)>hkje1QO$fahzQ*^Yd1*@=LnSrma6 z;z@lq&0neWFTw)2UN=d7e=eL}{y!qsTtCgn29Ic@AM4lzm{EF9uoDKphlxSd2T!9l zcf`CCNDY~hx%NVdUQ~uZS0wfVw#3$>z}pf>T9MWSmaov)5MKwtEDrK;O->lgXZ!h$ zFsa>7D5Tdc9T;ckGenAedS_T2;acMX`ybZ~i^hIX#pdgHqOvvOi^g*PxK>ZOXDrcC z-zMp2JUXV_BYn$?!zCS7fkr1}sD@YuvN7sxCO<8DAA63GNK$01v$7M3WTgi!c4O5> zPE15-6eY8#4NK~jE9I4Hg~MSPFhFreL9>+HvpR_|&$6(+v~Yd=09VI`eWo<$9*K|~ z&IaC|UI~cw471ECfe*o8lQ~b{vEO*rD*;*t)O`DFu~t2rjnnKX2z4asnE=C5westJ zN?tsAqm{c9@q4a7jrV_Amz#a^zt#nB=%KRp9}`~x5xgN`yG}sl;}xn3N71DZeFT5a ztgIazO_$^dS{F#E6ed}z9Gk5g=p$kdT;^p0T(9YflN`^bEps-K6v;BToQ++ZjGN^B zDA_}nEgR)c>DH3E0rOB>9)#+6vX!&S-PRUiQ#7xZ#a?LOxe>LkSdu_WoO!ssnmrm$ zyJ)g}oI&xG%GKja)Hgg$LVOsdY?z5(!r&8Wu!!e07EFY~y{~l$bpj5W)RkbCgMl$J zE(}b_T&X6dJ$xuS049v_c~W&xCKf(a>B!GY^Aog7C67{{0Xr(JTA>j?I`(S5J=*(RObcs*n9V% zIj0%RRIQi@C~1e#@JEXz=iN)mN;L?VPJLPG88#eE2UHVDlscpfr}^hC5X}DI8~5%& zTmJp6jUT_-%v3*@8xNS>t=2N9_;p6Gl4!xd)cviCzlf3H(unRW>GB!=iHtJNeV$Vj zkP|?%(}nzpgQQ?y)R{XXiV0!{ohs=WO8IkLzkQMXqbg9bRt5RP`@6c@ckHLXAiJ!j z)O#}GYeNdXE=u4+cJ6|O%1;l&Ua@>l3om8hco@BqY=n&2*aTt(`Uja%0&K0@k)$+Dpo#d_JD0Ckqd0cZ`b_?s0m7 zrO+|}Jm?~rw(s;iZa3$_3AE3KDUVz<`Uh5OJXqpn&<;p!ivW2IQ__yR0mDAp4AxuRevYAMsw50Dzj@f z=>#H<(P(7CJI=1Ib;sXwzd2a(&|F}chFpH{I*>a?ohPc@+b{n+$fb3_ux|=iDQ%Lb z)6Dl70iO^F(_QgvCJD-WpqEW*@#w4Bo*v1~A9y26nFDoX+VJM#8;(Sm z4L_QknG?LY812h;4xN$eQ^P2>>ajL}EBbd()&fkCAje%aaf_Pw^C$BpN95G67RsD@ zhT*p?kPr8skW7ZknLVb+8mObyhQl>Az=}qNyK$8T)e*`6L%hGA#^1^ojM;7i{a%p1 z8q3_D?t1h~lp-)aEie9(6x3WtEXsyuA1&3hYB8`?0?4~9Lcdt;rY+D6`Uo8x)aq^! z*K{NWI}wb(W>58YDy(v|w2D}~$e%{*C(n0TrTI98;OZzFm^9(DtLKWRH z^@3(LIsLNs2?(~6{vXN6b?{51CJp{azfj&%{$US`=6pb8{xGopMT_&ptWF#bFknV2j?vPIDln|stx{>bgMp9{&96A*kh7J+@ zuF>1)ec$iT`|y~!hkfn6_FCupJL|2(g{nRnGNx6fz`n*agdKdJ+CJLMaNOK_k7|zr zsg3alWVB~NXX!)PxEy^06Bbx77fBF@rnaD|ML2gAYby&Qumd`5-H09^_=~ELZ$qJo zbUu{9NC@_j)5XL2n$D-$3QmP5%v=mus24F`GPNGJ zb`i-u)4aplP1L7e=*Tm~?pG~?3E4+KH%TBcnRIYt4l`Z){fsP3ytWzNt<>jEsm=do z&psS`_$0U@?XMzrz!o{!ax)A6On-Yl5P(OI&OpMo8OE_2uwj0fzKL#v&nNKvH3D`XU47WF&KnCk)fK2`w7#`Wp=}bqI ze%{~iP~!L*Wt|@>89_PKCmVLdqkuK!f9qetjlD=F5PXpm%U_RW=Ws-NzthpuDb zXGWgmXbilpCL~t)mqr5PtBldZkCn_Jtc@yoS}^69u@;bp?s8TZi*6uivLZznaVOey}N>CqKrd_x6C^kkBDSxI(zCCVDv0s;63cWLmt} zBCECnad}%aJw*R(gqyLl%}3zM4kiGtem$b}_i*E1n_7TW3joH6=*BV#6FrC+$IJkT zUT9BR%@jMXR&G48Wd~Bg&aowpF0N3*(T_g%0(F)QHSxdG@xEcdtGk5bRyeeN1MQ>F zsdM7NPKT>aGQ^hl4hb5d)i^0;2v9c|r9#{58Bld>H~|YyrzFra{QDP)a}~Ke0>o_r z{Z^|X-LjLOfQDTP6I04q2iMWIWE>UPmIM*U-n|lEBb40xK~^&OnOL$`6NaVXHo#1DkhMyznT`GIKU@1gOgOfJzD1+XmOw3P7H86c1M-T>OMw~nTh*nkDY?YKf4 zgsZWE>f1)YFZnXUQ~6*wSK@q!+MPhtQtdg=Hi*lS!gSJE_CI3E?ODZ|Y%r{ELNm;!=SlehnY?}yDS;gKLfAaaUCjK{=CflPIc(>GM9!`O6R?XEJ9XM*)TWF zdzRk`3uT3a4(q*+v*wMi-pVu{v+8mFDGt2Q8%ZlQG3D7890gujWI4ap`pad?3RyvN z2$hKTeuW<-IF4Fb?Yz}+fUFg66s*5OCvjw~`c?^_$zSCG!dRaseCi>Og;kyP(nc#M zJx(d8FGR;uZ;&v(Gz05Wmkz3;UF^?%m+(~@wx*?Njhi2OF_{3Rf!QU?M^{uC|oxo1){kZ95s z2+t&ZBUSYJ@$lMDo(;0HgoBe$2IZvt%j#t+wwVZL8FFQRY%R~bO~O8q`?)bA1voiz zJ_%s+DpId95dj($RyG}TUsBY9aZj6guqqVSPpDEB$2ZmbojQGDF@OH(!y*5g578`x z|Mn~rE8tfPieJZydP1@+nuCsIrJn|15X+Msv8a6*vA-I1?s!6d9C#8;avX%&0s68J z$4%Gxp>3x`Et*#Ehp4Fuh!78Jl;~B+_|?@BY)joHur;+k)iE zqyXE%z-l5_)oQa%cvG{9L#g&(kBy*9(nOH>V~%$l(gme`Nr=1&wTq$F%*ql~lGiiF zi(7I+GRclc6Z2zvVvQ61X5QsRt~AXULzEeZ<;4^pfwnNl7Uvu7;5W=}ftOUmw(h?= zpVstZ?MgcEP+0jNhdI%CTOtrsd1=ovjrnbb9#ord{P&B23Og}RvCA~I#ewPtndhxHPJDIf~EV}9;>9t3}VaNeV1 z}dPOx87d^S-Y9f(l8b61E`)fm@AnOIvr9}ZaOmy2CNVP9*L8YIZ)F`wJ zHIydZi{|^FYnanxYq3^%L$yUyJlj1AQZ(Z4zb}?;;Av_d7fTZ~D%1htoItSX%Ch^1 z7-CM&!$jcs{3`>f&%^@6# z7_FR%*7$BzYsqVEBU)*hUs7?6SlIw4y*srPQad!?n*i42_nzKbPOl3(N3Rp@ zJA|uP<~PQ*V~hM^-C+up5W{`&jWcg4>}7fTT&`FCpZhPM&r`-9^Wp-crCwus#gRM1 zeKLV&TQVE22ac&57r`Nm9r&TfKRL{N;!X$gM)W@06kKYFb;XwhvlR`M!dX_$|MIq1x2T#| z15Ah1dc6N!88?NE;5{giPPjxAyhgkhxrxxZ^6<9q-Ut<;$BeCQ$8hA&Rkm=^nT5^i zwH4t9LrkFki8b=iW<)J4{}x5q6QUWGtnJV!1?6Rrl2Vg&ur)LAFP!A&zsHv^mE_Syt+t>ule?u z@WVme&8LqZ+w=`)BB`yxGT z4wGY5M-&01H~<6(l&N^feOHm?o7DvR+Y?>oTdEz*X1^P5rtNGA%X{0NE~AlI6ly>< zZ<}7k<~FoYe1S4Q+iM?i?IXaHijG^Q`hLEvzM$gl%ysb=cU|C&_}yE=K!~;L*f&z4 z_|Pn!Z!+7VK{5{Tb1CZzGX_$bCkbj*r>ISPXj|}e^!j{i+y>%bfF|koJ%OP{TsCmN zp5EX5`1Ms%s9SD;Dp~?8JnCpuy!Ymr4nlO|$Vru^)9(ur2p$vMH-0$N@6Lg%L@LC{ z3hjI(3b#yva7pKnaK?0B_VewTL5KWp-klbmfRJyuPkc@=N_u=l)c(Ew64wdR@H2ar z+^18ZY!?|8p4$sg z@#KKxN_3#K`Dir3SC9_sG_n+uU*oYXKs38WAA)i=MD4(CNDm^ z`kiA)T61=;Vr0_5e{UmJk3q(B=`_}gu~`4Y3@l+1I3J_$&)7Vd^>R$C#uFV6VOX_4 zV@=$P?T_=mM&n3n%ya0&SA|nr~QH9Q0j( zAvzE@6OBB97hZtb|NoxRpo)n3jvFT&xJ<49H#SrQBawz)E8xNI*blmv9&r&)rcptwa6|_?f2#ByeYbe%Q00gjjXRY?g$V)y7F&e= zf(Ty?cq017oA??Lq$2c}7m)GD;4f91t9^rQR;1|)$2=$c4TK;DenD#3Jz>;ETykQA zMjKp!5Z>W18@d$XQL8Bzhn79x1HDgC@cI3Cl=&oCxn@jm2OK#2yYO=~3$V-VpCl^L zzS<06$HxVPx1w4<1n@N{E@2HOem)aUK<6|Fcu07y=`5x$jo6+Gqm)z!aI7}}9_J9! z;{S@fO4LChP3#Ai(uw+&jc$D-!RAftq~V{f$uXkzr;36CWK;?L;`|=z=l3YPd9Dws zT*ID0E302UFJr*Mu?E>?MQnihpzsDqHmz5ol_gJ=HQmx7SqmWBERt$t7tNh*p>MxX zCRtm(*cbeUHSwfaYY11FdfBQ2M`AL36dFZ`@>!8Ai6cVBN?a^~u4C)DpdVK*xln7Z zgk>ZSnTCoATG4#RhDv^5Ut0$w0Q*|nSvsdgcHwI+FAIHZl#ivX&X|rrN(UqzXq*P# zJQk?antk;Hu8PAgM`Ah(HNdO;5`k_}9WL=%!*sKAo}Vz<=$US6k5iwU*D@{`E3HEa z&TiS1VbNa+l{mib29HX%jY6Dw$*MJ~jk>B=;?&$;7UYnx{ToOFvi6>In(6D1 z8~7SSLwokrr4-Ju237M18L&h@S347fN~jL+S+!#-eBde8Qkc!@bZ%DrzgXJFnE&g= zQV*4Fac^{jzo1V{65PtHQ5a7TWmD+R)S-wXpUj$XMMPyq)gY>tzEn8{u8*(vK9C~y zx?pG3Rn%xfOmsrZzX3Bve881gu!C$s+3gybYP%DI?Igni4d;n8L~G*j`c!t8mWj^oE~e!jxEdFo$Lqe#7UJJ_F| zh;bwL{6_#EgS~K%jfev+UT8k}Xd;G@FA2o!1S}Cif{Y73?%~OjD{nRPrV}Su8Ky|_ z2Vg5O{qP38&85}-86cvH44d$dFN&{cDPw8C*}-1C=wuaK|$$MY9gJklcXX{JIW61>1XrVn|IU+C6bZ%TXxe6; z7gWW#+Etc7oKfQj$&?bPd}p%1%_{SA1|C;`?imvP=em`Q2nbBtUdtl)XRiQaBYQ`J z6+7hy&RDOgT|G>S9f?h@j>0CL8F@GYlUO=^30MIDd0y`tW#bWlrt^>TY&MNJhZNh^ z6M$NxTo&}{SUX^%1P5+A`|$^T=uOmG0Q*gX+U8NgVxG*2lnj6r0KJn0lq6Bone%=)8h<#kjU={`E}Pa=lMdK4?G(5 z(&~*3sQU%1AQpzF>J4B*FF*8F-pT8=0!kGX=E(nSTehmnk;8hK_kxUugH?lVvR^Ln zW!oHn2zwN(u- zOsDFyGK~Ui*|i%;8CHOg^BKmVv4-UKFZ_VF#$K$duiTNd_Dr;J!Rmv>73e@i<+~%B zY}ygmJdlo>`ak0a7U?9PTLE#kl^(?$yW1~)QQjZl@shi+#=%xk+cz@%nBE6;FejX* zE`j>+^`kjpKY^1AN)*A#?H7Xi*#-Ya2T;<|5XS%XIj={Z2)p~50f&Dw-#p*)*W(3C z{`7VG_w@D7?Mit&rJ~*3Ku3dCplj!MOc|Ewby+;pd-C6PfB~}oYfW2_xa3!txXEPg z%b4?Rq;-~I$B77LWbpl2AxTTUXa39_Ml{j{_CB7lDMed%Ol64Ov-A*z;j6YqwRJ@N zruwBvGIC4?qEKld@54(IFc;h4-Zoq!H!1NQ&H0m1W3hh+|$9U z{Jw$!T358>rO4i7L$l%MSEDWl8fZWqvqCXph zt^u`NP?t~kQH%%m{cfIwWpiim5{R>rJY_?=5^>quM_2+gnD5|e6+R&w^M8mjxjjXg zHsp1U%TMS2a17=A`QK&Sw7EuxQL@$+Pr%7z+a5!Y40Sy=!fQ|M5 zK$R6!Xtk0=i7Nd28wtL4gCFPeQUN+JyBYGivVBG6S5qNh0Q%ZA$>~P3elt0%>>v30 zQN1{cw*IU$(4G0e@Gk8eRiL82i?G+By2;nciG=4hKW7*N#$?J82}f>8=>WRS_GRme zsB`vni)lAr=jTa3taSc9A#Z-yHZdn!J?buBIys)#hDCcDHfm#8|I|&>4}SZ{B_33b z++kGPUL@r9+QB`6_G^39@PA$~{(8N~_2jObW7q3ZIKFQR=Y3~O?%Z&s4iJGzlfZ!= z5i;8;R_rcx>5E*jcd~oR)KOe5^uQOXWuUoskPf&jA2$fu8@2mjOal3r>;72)yL|0D z#Y(=k##+*-X9#iNmZltE8dL9OJ|ID0g))4<%Y2Y5Z;GCW`9FV+XZ`EBEsg`I#mE74k^jM_<@~76oxH)BxdOuiuJT1E3VuNFbyaB?2bG4w5Iai(aDi z{dPb6b;-UY484A*Br9lcL02@5i?in!gQ}-hzCh9Nu0jhvnsd5|?54H((@XRbSME8} zt5-%&W9M}Ahduh}qNaz+3}N7zzzluUT#hQ4rjcKiLQ(ZoN9|AZ(2q92ANYmvqZ5`0 z*awoxjW$5kz4NB)r2!=)sBc%zN)-9^RIFMhb8`MUVG z+N`Vl{WIHJ8*}<1goT`9cUIF@0nRI#2-gHUO0SG_;zYp8tg$sfp1ufbHy~{u)Ii?rCGKLtnNzUU8N!iycVsY8{2HlDVFP5}=Mofef8^_NR*=P@^ug9) z7O)Qgm?Pg1@(SSd`;|SPNqeUk?x6JiRN&@zZUM5hqzO8-zGF!+?BWudVRqHy4gaF}>bC#F^zyUfl#B+_PL&CrrBdq-2Vt%w)0)txt>smGRB+px)#Hh1wL^yI- z!BdSnlH^N)@n5lmOi<6*T{!w+yXrb%&BXuLDRkWJdBfGcKF49f9c^lFg< zO{DH2AP-6D3YesRgo;kxDz@k8-Pub3WRP~_ZIH359M zv1c@c9{ok^9#wO+1v9`A*F^3850g38A*q=fd?VOAP^ z#M!B>CgHj|R?>+Yjt>J!Ol$~6h5(6aL{o+Hb=4cEUu67G9gsrEBXF%eN(U&Bq?y9oQQE_6_-52#b$qm(DN6>tvCNclwZPAALWaY9YH6A> zXx1KcKFCq`MjGD-vXX*U)Y92Vm%Z2+w%ZDn0M~QCbKofWGpkJ0xY+zf6kMx7 zotQPcfkq+L&e?J>(5i~yLLM$Ij2^faA)#SSx;FPJRsVup8WyAib6Go_?u~ecq2C=e zWNW}gwPmKMMTana6a_!c2H%@6KFx$bSiYg`l3W-_AG;JB`I$y!=6maG=Z>^NvMLbm z@3d*s>t_qlsgy0R?0|{15ug(J3ogXU07ZV3ghrD4c4`^X;F%{(Zx7Zjd|z{CJss8D z;|X2>dk|YHnJVnLS1n!HN=KH_(cw&uc)%6O$=w`;*^dEpMXWa~^p#1!eGZkw=4+s! zFo4s1vWo);(T6-)aSlROdU^aK`G$4)n@sP~gJvTJt5~YylPlCg=Z##kOzdXk6%U#o zJj2qY@023dejD4nqx;Xe5jNMTX6$3J;S)YEjOOr9-_Vsi1#mF#^5O&6JZz<$nQg088K|Qo#uxsF6Z6=L;{18+>0@TStm~x>@oy1EW zJGnVWF$Ml~W$Xz}B5V=4GtgRvKEUp} zkV87+?GJy>WGfWQbuLR5zXvC!QU$+v=6xqcpOb(g`fC`M_V0u(*&}Xn>q?~A6@79s zp4`bf1AAXAi6bC^oZ^XCc`zDEi2HY)sHiAgV1F{v1`=xXWmH*ZY1v)^J((E|5B)MI zF!Q*Jr5XrDAR@#B!a^rQ!%yx-F`UQF*pg}Xh{FJ*7MnCJOh{VFk_v#v{TH5WlIn;8Q!PC)hepnIWJlM3|8Pq87OG2E(56vbFxBfNh= zM{#*fJl4(EIOWRtmL3!|kYxL$?*`3`A>Bt=mI}Y!pykh5zkJ~g9VU?XwIpMhns=&9 zEh4yL`f3dx`}8GtChO)fApafHf_v~Q6*aTttK)UFpPks>R{b`5apLAT5{6joWAX(0 z0diil-7KIzE! z$5AD8+#xPTfzC@oO(ARRFBQuul`zZ?sQ2I zqX;jUEO|u0qK9mer;5bnTJQk>Q2ulff$~))!>NV}q6@k)f1ihoXQb&!hr@bJ+#-$gVthTZg$l@@Lwb;*$C8-G6XVNLoq@HZ0Q*0 zcWm>yn06JZ3K8qp*-rN)T}w zm(LiEG!C}whOXe_rB3w()7uKpwvlhkI2C^JPkF2QQ%S1YTiY;zJ8I!F^Je75tP~P) z0bpZapqf|uz|CYwbR;%5@v4+&N3y@bWGNyAI_2rlWrW-z68hfW;7z2O=`IgGX^RJ& zD*T+TNcvJV_}j`c{z=9tKpLvHlpx~l ztv(X-R3emo=Swrr*9)@#ZHvyR54z)XfM*hezRw%e ziPx2~ms-AHssLh&k+H5@l8VdX1zlo$`Qf??){vT<*FsRb-}3X}xO!;Qs1wizWkwK4 z7xBf7#sF9-fQKit?P#RkU9g@;1aLxBP5y1x*jZ!P%xkfLrq~UaNJ0E$(diN{yRyq9 z;;ly=L_nvexNM{pV1ap{T8`8{Fsrmh6+#40cl;xD83|&TrvM&CFfw7Mdjv6Kf&2au z6j3Z#6k{VcL2F&Y)Ht5(gD~<-ut8LiZc^o=3!AsaBlz!+gV&QZ1W)a&X%W>91@0|p zv=}3rHK~6#a-Q^)^* zXc>)gl~>-~K>*6HJr7mr><3nJ4x^YJl*F=Yo825`gEca3NjVFhWrM*6P4*F=EY&L4 zGy-8OLmilod3^!;aBI&bUJb2XbUFFtjNii*D$f9 zVfIetw3t|DhV7?6>Z+r7wetx9_umNYmde~-`bM)={N5eL1plM``O__-9(zH;`SXXZ z@cE-pn76o`ADE^YGB+c-qZO5fbH0T;$V@;)Eu-a4fNwgW^QPruFz}*tNUpvA3S@_;0 zGe^1~&VB?sKdREvaSO6MKMaG zjr>}62Blvkma^ioh{fJzm3Y|JSMiQvDwAH;p2}3pBls|?*tBv5(sX;Il09a61L*Ea zP;Q*Zk|f>ecXk?wKd(Iuyo>suyOxBMT>J!geZn|QSk;$?fB zqeRfxyJr7)XWRqyc_fw!Y(GVm7^D1|2YkUJ1ZV0Homrs2EHeTV|J{F98Il#8n$|XF z%Kgak*uk%;6tNfj)%8~IgsrCG64If4JTRKUjYQM=9zE7cYb1rVvPw|VSjRApWC}Rm zHeHEqwyT=DSdHKX2FNwWVu zfEZ??4Rl8s&XG4xW_=c}8~)n1<&q6l^%8~xDJV(Muod&$_>uF(-Q5Wju5cOBH7aU3 z*IGxu!8duF7(?l|n4v9i@~VvpFuL6L-i1p>I5q?n0JDO?nG;XTsK1&}PM6V3h+3?& zw;n|x%W-Q9Q6eYPu=4-{3fU+I=~mDQ;819^nr*AIR2Z98vjA=Z%N~dtF9YLtKYcTu zF!0w62P_)1%EOv~b$mZ4p41IG(*|&kqAnXCpkC8Of(-u+d0s3Ai)<`0strFvhz)B}NNeR(UFFl|Y<6 z)C2OG@>k{u|adl}?uA3}(Jg4uWbPmc5+MDJs;j96UmQb>x50iAmd6 zyh;oOh$6?%Zyw!MLs(uoZG{%SD}N{7{>-CfE24xB&tt3M8ZMBUhG2Orm3)elm_rWh9LEOPjlPXcp2x zlg(Kr^61Qawi&8e3bkJ7YgXd1YXSHPh+_kd7g=4aV^b<3`@@8U;fAPk(%!YNoX87n zi8K!Gr-x40Tv7sFcRio+$5Yu#2UH&4tEAB|fpgBsOLXbvJQRS;jt4DInw;^6L`Obx z+oWZ)NSllT*(Ew@l{=ei8EyfML#mRc(=S0HN`&LblyIUC%9=Vcndb=%?-fU6{@aW1 zlPY3DbI^Zku|4mO#H~A^w>=Xv7@!?bJb2OZ%Z+%1+X!$)CvRvm@|rIuY0n2($F6)T z`O_MJHMQJRvgm+J6LU|Tr|Cm&#a&6SRj+tDn0~I(rP#BN10GenLLcl;Lnp;ObiJ55 zY#w`MlsJz=G^9q-0@`Wn+11&;;8$qdc zgZXk=M95EB332x<5s}nSqnF1_|NHRB$w%`+-$!GNOsL-&s8$btcm0{!k9;W`=$mOQ zVt-{!Lb+%0eE|0g5rDXi=$prqaccu$$-5$0(g}BXuPC_N7a*BCl?-}U(^GurC*&T= zKk$Ew`|(FA6USY9S1I6^ z9Xi0P@TR&TbA9VR0y@!>szBjxwOeI4C4Np7EQ) zcY@n-e!AI1)yWN<6oryrQ#*mOb}GR?z0m%U+aAjlhwWI#6lT>~35)+25IF6Gh-i3P zCDvmIp4V~1Hx{?|oGdk>zx_hy&)x)fzVp#*q`a?h*Tk(9j)5Q5k^2yHl<>uJEr#IV zh>h2-s}@&YDJH#+*3yTx+ob!=O&63UW}#JKiHFI%KE@*GXJ6`{@CdvN(g$R~E(&DH#vx7G%2?zWeWGpy(Q`2Wu_X$?bJN;C87q5Q=ZLAT{se4eH zeBuj+qie$&8N*bsfH@;2!xA%;pH&4X8f<6k=*GfY+WOIRbTDE#cIKeV$n~#J-d#S3 zfzUI=7XfQd)+D`uLX7<8AkjjO19O?LjAhIsNSv#2tS%SG!eStg%d!hu zO1QbJ=GpqWkWf_S^gOvhfc@7ho2*CJcj|jFwHB0{N3u?!k9yP>)3x@hj<$DqI(sWeykyR$1ifRp++t!B}y_iGB#cBjYF4V<2{ zApwztgZoEn+r{@K!k^jOU+by^DPjH&tM>(_cqNl>W5_Lj7mKBFGQXcii8??4?43;_ zg7TiLQkHD?BYDhBkp`7tv*5?i1-#~~$)2{x>;r~J=hiQH(e}M{sl#@v+*A8OS@Qu4 zdkN1brqN~)q4z)Z3aHjBjkf}@0EI7w$L0w!K6}Tj8+SHo0553~(veT>I+k+i1hIDq zCRx)zVmkF%)T)+8Z&XzwDziH~hN1e^gi#)KjvK3HZQePbNM`_hh4X_m4eq*;aD-ap zuhJ+bh1BojESSNcBLZAyTem3siI+k*0P5PGTSs#!6r62W`ZL3a)X*a2AcA?N%5>4s zbMewg<^n~9!8p8En28V)4kFb&e-R@Qr?v2CVf!%%HHUaH)Gl1QlAvh4Bx@=_utreL z6N5Ky5yR?u!4;!A&jLd98_poTdX(P#7eps~Mp$gDQGLuiPy<(3V(vIEF*d@zc8C4aQQQbJY`Jr&{$=$6~w0& zV;HWGESXS$cA$RACdLFALoOqS7S(w&l7>qKbB700TS0~<#&H9eqt&?OizVCHw>ESR z|KuD8jhL7e`!=W-eYmKz@2>qN=AdDQW4tcSSa_p=>FeOxP33uskNgMjo!XS4rZ*53 znN@z|^y?D#tml)m(kFHHKCweRTFnXA!1ALE?1v=;HS-exdNur z%;>s2b+yIALu!MfT8a|2*C$mnWss~J`h{)^SEgCQOo#fn{-)3Y+)3watU=17h&6tU z^?anJg0amUiR^giSm+PSrK2uqImY2Ut4)8WJn;&2mt$&J|A`rhl54NfdT2a@#JR

4WIk5@6+=RQh!QJ+-!6Hrc>}CVp@e5# zkvUuSYrwE6`o{tye-FKbc0j+y7bQ%F;6&h^CW{KQodd}QeJx+jWSqP-Wgs!9;8@1s zN*6jl{*+J}+8ZaY{oH9hz^*3CPmw-=@(LKd@#i;J}k-R45a4w zZQuX&Y$qyaKtwMLgEnJiCSO5MxTwkM)25Iy=2HyO;1$^@N)7jh0(M-Td{KAkX;cir zgEk=0ZjN`|*&p4rdWfDwP=5Cti-s)0SG|bo_5nwiRlr0i8EGbn5vM;cThxqeejS~4 zT805V4w+eEb-?3Fk1VXJm3#yplje#iBFHmCgOGmcZiWLFQU)d*G>Zpv^bY2!(rVE5(_j z`Y_w0At83Iq>bQ8IXgfa__AtwV9`MPmAD%at_8@Ngwwkn9crnu1RHbhx{%Mo&*WK6 z^kTLY>%L~;k(i|DKPY;gzvmPG-h{IF0x$v_YD@wdamxekAgyAmj07hybI*cg88qV~ zoX10-j$Cj!Z(^9LrB8S5u9PhP9c0kkWX~IvJ6=iI0H6r)c80J|)TozY(2L*mm4Cv+ zx2G<%#8cjrHeI#Dz%~G^9BZ}bs>pqD*

    DYjxRMkAI;!waqmhTj+H zCwLQWX&9iv-a(FQK9y+BeDVHNKzFia>m#m6-|fbeZ8@ZxQo_lbZ;j)T%cTfs2J@rm zz@Yh<9HmgzVdQ1}wu(&A!0qz^B>Q0iHoiBQ^VF`rSOR`4tt?&f&vFVzBUr6^(ZvKZ zUOT^}R{Fu$Zp+Jeq4GrIh&;hDiy*y>npw&GQrWVV^zbDr)vDlyzQqI7P022myNO<( zX~-1YqmgUgM$AF3dDn&xrJzmxaFk({N{^*gR9m03`#Eb8Dzcuw$?D0}h&syAo^~Wh zXK@sbsiOUTu|fn&F_?-iJrmekTiKZ!wM~IXr5>eAU}}~M0}$Q1$$!=(?CzRxB^~2p zyDLN3$_@}zv4JEqMUOnWW0c(0b`H=!*9M4Y6}#yYD?XL)hcz8RQ=`33rfnFuCe;)5 zMP5#!Mm1utwph!}Rc??*iFkV<6r82ZJhqN-B~8>_vVl>V5<6O>&6UN1k(OaR-U*|Y zBu*H&BgGClDR$srtLWT3+i7SF=Pz3;TwLR=9gKA`%SOh@?{t4vsQ6*NThEr;dgkjW zyrXis0e^8-Jc7->w)qo?Fu)C|dReyoF$1J^UmsTOiNSR=Ksxgq8K>CRv(}k9yK85gGrBeQjJli-kFo73+JfY!?kR1h!~Hkp1~yRAH7$UUVJ*;p z;}l5A-?7p1@Oe!b{s`)6)a|oEq0ZCvpj+Zdqq<1$I$g`PK&91@7ZVjQHbAI+C)YZv zlnv~KFoDD*(69mu4uh+Bo!-9A?PZ>7>;~u6!|3Ul>Ymo4;xcP?mtRzT?`ZahMmCuu z%^ti3fZZANe(VYE^F?t`9%q>@`}5>+sxDwhJo)s(=vGWzYQ_5?<0ici4X5?B=g7-R ztIJ+yFm6@4D!?%{Oo~^iNl^JL2>65XcBI3Oy5y+VDqnXeDYcl$0?Gs%4fQF$K1#%A z0+hjV?)1;uyXll6d>k|j0$+ zDrnj03@q=HHrJ@#h;(?n5@M*>LAZf{fQ~8l{b6E!yqcH6602#Yg~zEwUh z-EzNPVcKm26DKwf@6&~nk6H(%T=)@tNdVnwk5*S5Ir2r~5!txw z2DjOXrV3`ikMScT?0tOSZFZRg2l+y<)a3uOQZiU?zg+Ksn{l(k+Q2@ZC9Mu7)CYmE zc1_)mcHrYr=yux+_8s0`qHS-2Lz|6CxJxo_z=>l>k<}4x!RQ>Bo7+d%@CbL1m`GCs z<@rx9vTuZLMj6o8+Y5e49ZR%IR(lswjfc~JEVHHA%B((8Y+M;OepSfL@PgL~IulEd zADnfxg9IEOiDMD4G>8(Q5-fNF?ReYT!uQz8^BenAZqdC>8{(ix)iQeGAhWjppfW^t!!_a_gl5>*-`-_kF-?Ms~|YbRp1DvJ0@608AE)3foH-Rqj6@PJr%Ib z)5?I|KfqVL+P;Y4^mRo*$18+z&bRHtR!>%)eu5s6bIaYF#Jy|jF+7^Y3Y})cv4AmB zIp;CD^l`0hSx27^QvFR47|BH0?3nr}qD+TT`vj7r9(E;4bJJCB^_h*q!EFQ=9bfvZ8@9I0Bv0f#8~BkF z-$h{E<=KC3zGmhMCJZyVNmFSTaZl9Eez=KZ`1>_}v+n|f!B?u}LzM_MY#B{mOLN2u z@i9?t3mCw^TYla_WSf0Ssqkm|r%Ke9K$`SyVwcR)Pusj7Y)Y8NlvL#X{fV$)R}q19 zV%IV7V2fDki?h;{iKuSoZ+$=jw%TT&De#*fuOhY z{6GMhig?I7|H!*arpF3zNtghyal*oHokxQcxMI*`L+I3Ve^&L#TE;WvYmSp}&;<#2O6t zBx4$Sj+tx)AN`{xNK~#82}1$MO}if*#CqV(s)~O4C2Wuv3vJP}mB9u;hB$43*X>5O zB0ljT8Y~9z)|8^)K5JcSdV1D0|AFzu>%(}2Xbjae8RP;SYfk25I$GrmU&VM9M&1+ z0))O&W0;LjMDt&^{rN20g^|uYk!A!qU+p=?|2A} zSS;y$E0VH3)Lm(win&dW3LU$v_1l*EF@1T_A>G3Ry&NVSnS629y*=2w+e(W{QZJZ% zZ7xi?kVKs0#Ma*B7S{QWrr6)S(vuZ0b*;UqE^#4o zVjs-o8)4?OlaO?u+aQ`1$UmX@z_eLvSLwCc_&45EA-3^0u4P8=#AQA(D z42^V%NC`+cNGhEo-6f#XN~nn3Gx+&??tPy7FPyXIoW1vX_Z#b7Yq7^t2iOSFTz$Vn zMKMlo7mzp?8KJE5JkBM95VJ~T%?~X0h?mzvY{Ax6mCY2bKxe#SAdBBt+8w`ZrcX_t zf@0>fsz$XTO9GKV8~Mi)tC7Pm+F|@pXrWoO?t55Cl*bh34>WAcBhTKvT(?-7Qj+oQ zYWluSV?v4cp+R;j-lnj4iB0^CC@B&>>}qQD4)qwz>;ic9&xY$OH7w2(dNtu(^XC9E z4Tvupq0$-YlfQj!-g@Cub;Qk3N-rH4sEF}@9TrD>>NRnsplL_?)3*?_u=NLj-A?;2 zlitX;s$PED=-pPMABKxvw1vlaJ3-k2k-STW9s5sLUjlKan7LeQ66IjQhlH)(@+QVN z_d<1La8)pK9t6I?;`+hfyjf`MtjRJ098UKW!fO2$Wdi#_%X~0PmP2W`e}NsT(cw*UQoTK+j8;p~#Bl3PzWlt&H!buK1g0Yu6G8ivwFk zmGHkP-Wb|Kne?x*0+g@eDRphC1 z)xN;w0q#nj0FIuXr!khp+a^BCU&~=wExXjLA1I!==>3*pZ{G5(1CnaWsI=kd@5|(f zV)MGRW2}IJ5Y;Bbn4DB+u@nCV*th&uqH4&Ao8IyZiI+1JtJ~LNfPR2c)5aIXbia4S z=cT+6l1Dn>98BKil+m$!UpcVJCIE?g05AuH#sP_(0nja0*n$0bt6T!6A_UG|%p&G9xZT)3PO1cwUM5_%Ru>^Ffkr)?0WWM)%5`=+`;* zgD7>JBH#NJimDTPLRud376oma=qv>!Wu3KwFWYi!#RexS>1e zL$-)BEGWZF6KEhl2M(*vD@@+wOII6fpD4=ShV>aV2Nl1XHta8MMr6VCVL!*Pyllbg z$=s*<(is0sJqzix(%2Ige#dBdP!%oCa>-L2LpHTKA5>TKr-@W4V!xE-Ii&+PKg< z5b4!DXs~+QHfJ}tD)^iTGhv`zesZ~wN{0EIq6kQyZ7JbUR}Rt7lHtINw+j6#fnWwu zb>PIXxzy)7+FYI=1`^d@cfUMlw3;SsDNqMQCd8rdh^gPl*$4aZf_Le0F0Vc_V^coZ z>%v~g{I(1<=WC<%>O8hb=df3tkqti{g%Q8+F{HF~pYCp!3}TQT^h2j!3SD^{KEFZk zdIrby%A}GfvloiEYo*m~5klfV&l0N< zZkf6eMO}unxSlT@y@76%oWG274G16)yrs2%C$J~zhH&G)sEOr%9EOld_iW1s%T`o_ zqO>4LrIPR^F;(M4H?aP7w-?JS5@Ppy_3Ms5U>K?l zhvM<_7du+qGodrdW)IP_p3wvYD7+SZpru$k%xtf(G zm0y*T9CE*K*IoOz#0Et2#JM4>SN=y==MFQN8FKg@*OE({)C*6}H7o6FEYt<%>T0h*C?95S3kpWhod)HNB;SWiJlm*$a2vZ$zD{rbCZ%r_4=;U!N-Vsn z?_GWE>~&!=do7NbT%1$$asB!{VQbD=@qWisHFi$CCG!@fz_qVQk%)r^IbKF}p-&m!)bTGHb@vj|8HJf179pYPks>9Du8 zQ8G7Q2L7ote@&NBWNXN%w%`j3&f98FaFhSU7*QAP0Bf5lCi9fkMAZiNd}mM}u&%4C zP37K$Q>q;KN|%Gy=Fjhb#&n6>^|Dqquvm04v3_Wb@Z9T0G9I>uL;hAO-n8F{J~uBi zEorJpcV#xm`&?g@}3=q|o3+=^i4y9>4^PJ<+s zU)0|AzXB6njEj@k&2j2Tf1vQxVrs$Le7@u>K}`B69&xQ`O2&BY__-JIGrW;U1=3I| z3iwO$)bahqmh`p+53vU#*ak}Cgsk$N5AkY+kF_$n#5}f|*va44IcmohU@v?u=`r=b zTWXrxh~D(j^>IlSOs_(Ys*8yBAl^gibFVmdGv#2zPUy2L%>b)oche5c)=exA^0)4D zMtLKomqfkITQ0CVURMsc(~m%<#H0&VDRErcD5>Jg=MfC8HD`Zbu)&tsdM~5xvfBA?QQm{D_Rb!n-vKIstXJXg zr)@1V8YYseuayx0sCj6!yJR0qn3wm}qpz~&u2D)raPfpCSQrNg1;7|mH8?XuQ zo5N^{c&7?g|JBF*S8Tsy|DoAZwVk_&wh)rl)HaFB4fy=yv}e&9uUAB$w64de)}*CO zgdJ9>l1L#6F-O&GgxGLQ)>c5LF$@T^)mCd)3t3<9=?{^9J4}+4mbzXK5(%qbi;FAr zdt*9zrt)AY?wGBp-;$dES;oZN5oqd#R=g1Y)K{MB@`2`V{SIKl~k4o|@?;}*1$YY(fFOJ1TZs9|=X0X;$?0%1ziD(+ozo-M~_RSjww+c3qQIa z6j2xxqq5hmk%V+=mC%00h=L-U^GI32`H!VBCy(b7#v!ddud4zvKQ@PL)W2$WQifQn z&2W~es}!eGzr>o!-<7(dCFOiFKRQYPINJkwP28%p8qlRnDLB>2=Y|)NHn>fX+J2S3 zs_%cijI`1La)3IMQrtGNTAPA}hrXQPBPvDuYH@O6T{w_@?EKazEmKO-KbB!jR~1ap zN8p5}_L3wPf8d_A%#R70p7O10>uOe*H`CQZjlw~n`3InQYp4-f7@EKh?-?;FQ|D8~ zr*tlkpX;2=^fnvZw1#khrPh?aa!i4{@fzM~##S_>iD3Ya=M)nV(Dsy%i|FN{<@w(a z((+)<$D}X3Y(MW0wKJ*gffJ|(>oxt^?!73<>DjJMw8BNF^HVyMHAZf7Z-h!wrdZov zB`zT1y4)z^@ZPf=s2L&(`%H_zl zJm>@*Ae!p4)_~U{#h;ku5I9FN`^?z0r0$o0s{ps!+#cJ@X0$7*jq6Ne(JEFLW}}{V zeru-RmtL}ZeEm?L_;r4|zqaMKFeiGYl7hjMDtWJM36GO@IYsK01~m7w3)%a4)sGk= z8eUcSY601DO#`x;J!FDoQ#EOoXoE(}=j9#M=L!(Oos_+{9K252{~WhWopE#Hg~|8! z1GOH^-q(BArcdvfC4Ogs@0$B`_$^z4>^r^#j)j}sQ^zZoQV%6q0TlXIz$rDVCYLVR zKHuNPjp5)BLr|+9vuY{1^s7(24&ho-|FZqxfG{b+Klye)QBuGr3Xu^?UZ*D+puz)+-PGvL@iQib8@?Vbl_r0_8TA$i^ z=wNm{&L!b{PMoUeBR*AGAUj~_3Qi-{$dQJE6myCqRM7of>dr+0>%bqLft-U!5{}E$17!I>1ed|$Se3?UMN&h6HW4KpN84j#i4BLz?P@!m^db|D zojWGl(Y0Y@L%JN<3&*uG`}xJU{FY7x-9)ZHi*C9U$W>S%4lP5KI4i@`>x*x4%8+nz ziYdrsNO@yu*&ORoV&YIKr)u|}i)~e-d^9Uze{rB8fG=VG7$3?y_p)TW=hafn<_dCv z8VO>fL++5F26xmt zCYv@h!NK5eTzlD6WL*!stb<`ykM?)lU-s*lVgqagwbtXm1w<)|%T%<*K+i{-m9(Qj zK%!LyxJWS&{bn8Ne6iWPy>}Nc{aLn875UxFFrwoz{qw1W=|a`{pK%w06=ezSp{dAM zJ?NCerMG-=oCMv(4lB@T*`RMV#55vQ+D0lMHRk6dXt7x!$RvryFSJ(nSpC{93P>qs zKky_u2Uj_eY>TIkP*G7kZehe}j9ork-B=XBWEM)AG0R^H!lHB`W&7tK%G&$R)6DH> z2jSTxzQn148W@m{ob0?xpXuH|R*B<@RKPMHQx_sHI#K|HwT9wJi(SErlq8om9O#b)?HHhC*d@qZRfRh9sS6yBic{=OE z1iQ|{{VEA@0GIMx>Z}RrqnP(;Qh}2iU4rWT9G%FFgR00}gmj}rBE^!Q zL`#sWOxT9MK-bc!V9oLoO~Tc^BgQ;3{fSe*z+wM8iHadj;gQD3o$&iGPT= zPJrcCDWbw+f5U`}kmIB=p{Krw$>aCtsTZYx@UlyjA|2J(c){P|6hcn*mD_sCzIiYj zx@FT;;Z;m^)x1dQ0CT^|^1Syx{P3k3K`;r@Q3$yDEViH$PU=WgCKE?hu7W~NPjwy3 zru>Z3zYn2*5{)=(bg{c+tvi6D770>jQWqlvS`mszUE9D}rh3&CpyavtafP%=R%+6b zk#vo18iw&JS~)sV9X>UhJRE*M|B(t#ex;nre(X|J+2~EtzaMd@ypn!ydU3Z^*T?2-Wg`mef?e&sKnXq*^P-~ z(AbfSGJ$Y*ZtcpU+ErQHb7Aqg8J`iUkFlI8aHeelhL(PikG*Y;$HZe{ zmg0(j9o<*zyv}BQ4lz%ZlKo$3gK#pO4cJhJ7OK$cFXj|OhhbsmzQnezka~woEJqm_ zyD?@Yd1glbzF0X83BQ4z{XcKx>gm`9BZh^i`w<)4yNAXr-e46&$$2oR(uyRSs%M<* zsC%4g{?@?Xc1e%Td9>PKpisHU;4Z=Z714sEXgo8C?qmb&`&@ZUSVg5-SLQZg-W(CUFdjjvN`=RtB`- zW0JA2RL0RyH5-RgZi)W@i%cikN{**=#OkZN(jDeSCAo*Nz*rGSf>PM(KzJxv#*131%V;Tp{%Cf zQGJdOqZE5>2stfW6%NaVHTc_H@m$9CRJsJ#Cb_d@-YpPTC|WhWLGT#@@c`$ zI@itzVWm5gvPE&LmJHurzJOjbJy8^{$d-Jd8u3wj*{L-;*l63)v>H62?^L5534o2teIikQRl)Cij3`UZa3YaSbyJY7IO zD%jYMQy>B{?TJr4F4da1hA=&d(plRQJ*EU2B?sa7JD*|BT+1Sjs+RlOD&K)ImIWHRp3L1#0(Wkf52 zPlAz%KHM4yF$^tK>&FvfXU8Zb?B9O; zx)jW233~QstFli%Iv~mrrS%(iqx5#G3v$w9uX%wn;0Jnksfq+0;+HJgCJ&SRjJ9RG zZoXO`et4ahbrH8ECEUzQhTo|nntR!1uozmgG(S_;DClTB&cbK({Z+?-ELfSD_scy%hPHBl=QYEm>#4l4fXjXM z`qzVVv1gZJVDutqvVBT{d=PfVF00ZD8WAV$r(+&#^U1VJHW3E~^$!;IiwoDp>+(6$ z>*P6E=lkbIPc$I4dT)fYlBj0(C)zAE#9^T}Z)Z+d1zy6@%&29m0c4 z?H7w;xTF}VoEXWWBZ)}O2KyY(tChYVE}1NYWo8hD!P1<2OO6~`v7Txocy&|NJq)E4 zNMs6sn7Y`4BSvbG)z|ThF$p1mq zrJ|oAr$RI;U*I=$4!PbdJdx9#B=J=H3OCxu95hWwtrTTUeuP-1bLZCZ*aAb*?`$bZ zn3z2{EFU1D6?y-JLSdrTan+kjkn+4uYObMJgldSrZ?_0@7nED(OO=TA3&uFRWyxr~ zXSwRJd6`TLoQ9$vX0mxvMHOPkgB2MtWeg;4e7;7dUJa7#^@eGV-i!g4?o2iWVj!M- z33WJGAUNV>Qp8T$K1fRP$Gwd$re>CR zlsfb^A9GDJfA1O`-Jropxl`x3(p{#)4gZ86qHG6pLv^Q;8OsgL# zekBGrmS9@Qq4p261Ss6=-N6(o8OAqUNfG+V6<{Ft)ZA$HcMTVL3D8`XH=QEtJC*C&oTx?*b&)_ zCzoR@&*XyjQWm82;|0`3NKe>@dxoA5-M#B}Inxg8F^sL{#o|fAxDpNY?3EMhG0Ygb zhm)!Gk_8kNAQ95jyGWMlVh4BzFhM&1Cg?Xa9hFuprpVh(p)5R-u)Tb)I%oln1;~)} zRC~BbJzc#YhU74>X7A^Ax~*Q!x1K(cXA#Y-WN}n5OH!(*Xc8y~;X+7H`yYS#-|$pFl#kF+d&9< zC#i!}5n6br1Fg}8I#22p3mrJ0ip1evn(|ntX%2_>M?ga-7bS-t>Es=cNZE5(<)$3r zWe_Q?bVWMejTs>Uct%n=4I!>@WCm2@U*4K9Conl=420`c-5^tY-u#67C6c+m6sxFg zb(-@)X;si>f&!k6=+O>PPRC2pZ0yj8g?JTy8_PxElXZjlLSNoz#d4~TOn4vo+!W7X z`uyHNM|sY}4g5eL_vfAYzC5NCsAvx-mWi+$A~VD_Aml|V3P1%8>KnZhZtEmn$>OA3 zsWzEwx=J>h47~p+A*NG1TZJ|fR_Lf}7@tj^?!0?<`G>6UiZs#1!)KIzX)))Yv&r9B zz-h?<#JkhuT#m0>2x2P>h#z>OFD6d}-3Lc(v}$vDh=CmK6;F^!^1m;0HML&_#DhjZ0N{ zr|P+Q1`d!TqQQW-$V^8)nvdx;Qe@*(s`9JK;-Z)e0r!BatMt`#;RKHWZyN`^t)Agn zp9=~U7@CmBs>G5dNz4}$M7lrKz;(Z+PlR1rrB4JCk$o1!OU{<=@-vmf{*Urbwj6MI z62oO;kM?6z1?_m#qJ%i2mf}~D9m1_w zdh$wM#o>&oS3Ow0eX zBah3OcmK0T32~14=-C%1;$y(o{=n5>;A-rD! z;B#{8TW@#P_aNmSxE~2qmWdP*{>Wqqfx?mb3I>qa?0;Vv1A=8bzmlay6|hIx>9Yd2 z!O1D`S5a<5NaTN48w44mHc?)$G-mdN0~QZ-*$yqk2s2&}YVol#Arpa#F1` zQ0)KgQHp3W9%lB>TIZ2ZF^s8>`UjbY+}jE=$}(y!L!emgu>#Y4XZ^oD?+u9c_fFmk zh?EP5LvHAZCTeVVq@xUAk1ln?wg0c>{9BqA^PrMRclbFLh5@Y7+Z6jYeyH0cnB`Tg zU(Nb)T|12MEO`9|G6wqqTXl}DR6V{@W=F4->N{7(#Bac@@my(KzB}iyx ztiD9OLyzMtxK!`6G;kU5{oNOG;$r!-r15ELO{uOaXN?C)V*#FKumiZzW1vU<@yxOJ zbYSP<8j$+z(JVY?EQ)Z?b;D3 z`!U=fS^0F#Qor<70(0XI%nj4s-7GYZ^2D#4)2!3RW~pxGaNu%OZiJ>h(LhDYfrHmw zvv^De*bmKiB$cuS(j(GjFZmhi$dKWSwaj_%{RwY;PX11v6*!HQ* zInMv_B8HbFW8ofq;CwHu$YC+>dFK7^acUf7uFTPJPSrSd;FxT$L%XWa9F|6VSB#ZO zq}1>>xAXVGo@^i&Kv8-<^HsDiXSL8?q(WZxn8uW^Eo`C8_LIL=9A9Gn1z@Q1?bDPq3@1&V>-h;dV$t)^bsn3)I{Hwul3k@J?iPB ziECcLXyI-gUL~MVY%-pB{Krn;c+hI}2ml7zcj=GyDWdFPSA1ShFf6_10pV`XA3qYb zlgew7(T~+H`;XZt!UXjg)49UUE%!~gEaUK4^W0z1=z+~FuM%y~^(C)(GA7cf-pKgH zH$F#^J$P*F`w%7~Y@-7nCLm0l=;|dH zGxn(U4NXx1(s+(>ku)3k76VBjWgC-HF4Z=(yMhlY4p9eE$3XeX;)m3O0L#FHO^vH> zMC&B{a{K-sIt{N0NBDdhTmXQH1u5A?kS-{U{r-)Q4F;jN$-)yLEIYgtw6MDcCR0KQC5Om4`JEdL|#gQCjiue0o>KO9o#1mWC7!AXLDB=bbIa=>o>>xk#I$zhlUVe{~c zvHI_vqavL-gM*>*i+q*M^^axF7nXS_v@sYpdR}W(8<_tXNwE z4G#cZvGz-V0~g{YA19YKnS|h z|K_VNKzLCJX1z`>Mf3#*999@sCdy6?(*VacfU-)A7S^XQu6kIBWeT8N{ZM*|x2E6) z-GE=nq17bayUBpvPtM`g4<5OHPxS9eq*nBbcR3alr%jTlmnf4(*J-YHUs0v zZzEm@FqR0s9k9%ZY~>`8XLPl%-$eFLzxflJGDC_eG-=vXKGCe?OyFa30H>m9O*jBT zOU44wQa9aR%vbn8pE4h+PZ@3#0BVC+>jVG>te z&D-Dna>?ZYD3|9ckr1?J%~DdTqBng6V4h3Q%Bf2LIXfqy@qw`Uos6d#!(0EP3@*?{ zq-&dWDVd95+h5JLS8i{sp~=ns;Ry_fg^aOP{&^QN6AtQp!uLQV^o}PkZDn6g ziKYeb19s;9Ox)jeUrkY|C;n2+kNTu&oD-Mj*R>Z*#-4Qf)ov_0vpLE~ha(o`783#U zeB~fB_(Qi1bAh&B&lF~Vi%D=Ld+YwyKU^Hh^ub8C(7t!BW;UI%OONmzZly9EZ8MP> zdnOBN>X(6_#Z%T{7I0ubW%<}D69xO?qrFb^vsHzH3p+&5352vbo4{Por6653sH1uA-AO= z^Lr^>tY7|Cvt5Mb{#KI~@;`Q5=oQ$bqIS2G(LYhyjYd?3ZuLHY7h>v)_S8s`D^;^8 z(xv{;v1~wJn~cV*|&pFsi4n&$o%H-CTV{*BZ& za{Pm6viF#ka1>u1`JkH^fTc@hHKk2F%CwcLWA!~p#{h6RKpV^@3J*>z>}-+#Ws+LZ zh5LrShhRCc0>MQUcofQ^a%`?!`H&%rgnNl;cqKN@PUDL?3d4+Yq?G5u6^#3{uTikV zb(tnk9o&75$sT)kKEaTs-XhO# zkwOgV#^_s6(7%2s+PhbzYSr~kzrF6b<1Ame!k<^Jey=Mya#ykSEnaPBx--+KtRQ`) z`bz4l6?P70WhZB}xf%?~nG2(I5~zXQ>cD!e?t7OXTpe`|g^>p~3FJ_k7255G)WVvo z>FDv^R#3dL;=bUdNoD;8G@du)0m_q_Ow!W)I&#C z14?jEr7tGvIm-FbY*30HnN01IhXH?dvFNXU8D(SvtA6&J z!o(d_r4)H!PHs(Ka$W(sUeU`pAo5Pa(r>)BU{pbCt1ZHK9jnJLNrouYVoc35HX^rx zNQLDAn+A2dE$2!7`r!<7pX9tnt(SlPhgz@MF6FS?U+s!dm5rX+eA1m{E8BwINQl}vrdV-&Vkej~B9gya@X_SQ0qH3SlJk)B>AId1Px zZM%KUgbTmE;pv;}a(zvtweQ80+o>f`d7X9n9f$r3@ApNO`CgQj&+{e7n8gdEy3lcp zkO!$n^Y(8pPKMlfS3vF-abe}g@n5%Bjp*zJ!Qe0KK@y8AY+)8HaoX>Sj?h8O4-~Qx z{B^5}MC%EEe@^f&&HKa>&lIqcC*??hMGzVwF3YEx4MhPO1g+hw{&-}0S=P|UNqN5O z?ZM%rzDZnq&0uoA|5zyG{*}B^`#dRTiusz4ZPcA^?AY0fElG1WQf>6YjtjpRvD&KuPOyP3&7yC``%YfQ-QR!8JGZ{Q)>vJ9js{XmtG>qoH#yfn<~fSJj8>N&1&_@jtDBg@Ab&Eq|?Oo$2|p@1D&o=6%$$vJ^rOK z-`awJl_K{HdlyUY=RPb{N}s4AsHqGEqX{x1CkDeBfzh_$ub@b$?R(LqzZ$Q~N?m#p zll~@+m03JXmgDjRF0W|bhbto-e3%G&YS;MB~ks~+ktzI}BxD$B00hiv4r1N^0Hg`I6KP^58X&evoF#kAiiKvq;(Q~Y62;=oe036;w|hv<6; z>{$MqNkc4>2 zF^^MS>W_jeTP?#wH@Yp^sW<&MQe;JN86^DMk8Wkl!KHSDLh0Hn9cR=d~N*( z+2K=Q6r=TG*YW1Zu9XoQAaK*$GX@Ls|yEX)6IN3~|qh5`NY=i}PwMTJ?tNQAAN)J;85h1Wr zV=I7i0v@krUj^EJ;hD2al{J0NWv-vQE2qlk(;34$pjapv(wrr1*+HlZDw}Clra* z5}W7way$Y}jrk*87ch4W(Mg+&3Z_G$xDOiO;Oweg0kqeLRhDzQwOH%7v{L zFA$?XCN(Kv`j8G|#tj|HK=|^%q!yoqx;fBEi>z9hyu3SD8O$HMPM;C7lMSG>Ej;~R zj`riz^$!B4g%?O>WKEV7wm|-jM?D>-RtcP3fO^1iPYbJ`9sTqfJy}-OJ48y3IK$vi zqd7-68*lI3c5H}CQ{WZ2FH{M=!I*{8f+*wjq1IQ9|9~P8BOJ7*1v%iHvcOuQd}y`S zH6%IL1&gcRRn&A8j=Kdnh!H!ujX%R5y->mTM|0DTSgg(Lt(Swg*Occ{Wnm-%!E?s! z0H^dsg5@-clica{DeG9`cl=CZyQik&0>U^5zd;{e$pmHcO@u-W<~b>WT@c;s zg+4|Vp;g1uJ*g%b&wRGTA& zX~@RtlWH?dN3pv7*Lj}FIod$~1-t zu{C8|a*F!wop<8SCh3NJs-Jb!!h=;8x@0EhwtGJr)xG<*-fcDbL0zPg-37>+1}O0{ zZDdKiL@@aB%k8v!!XkpxyeA&gbZp#jc0TXbdQ0Pe*&9c)Ux2lntOS$fH$dJC)aaB5 zeD#%~V~ncnIQoQQKokJ3-22qCZO}Sy{hqAcEs|Qs{o#sW)cy<;bB6>NSgmIa4kHH0 zk%r#5nXQd}SW@pO0M#oym5oNXpLDoS^vKvyZ~e(|PKK$f5*c2tKs37FWO0_SO$mPE zcqWXmq&QIIy6!l543rP4^~!PB@wP94HLYfvO+O#8CAp1pR-hWCE2ib&JZ?&6G$DZE zb{PL}8qqG=n9$w1(n^M-(8ByKjaaBaT|Bl3$JSfK)19?ahmU_=^LsC_Q@Uwr&aqE> ztnVe$GNkJ6?sDEI6qg?sZPw!5Hv?ctaC`^vc)O5CMkKBnX;)EK#fE&yHs}k0{mic; zkW4<=RcB7y>E6d_GInFpej5B?_P*zL5ZQA;nTuG9fvot079N?ga|Ezha!=!dnaZCl z3lKR^@#9y38ym$=$#W`wqL0X4PcGk)?oz!jqd1Jv zqS0KV2?lQf^LFeDHhA#V(5Kl()4U|hVmkZJ!X?z{iBV+FN?fx4`$K%#%p+)RAqUVy z4E(?w1=|OzB*qU+^^whQ5RXgJV0xu;RG~?<>vJ0$juC23V)Q^jQ+OJ)j(lRIsKVq+SYjszMU7CxobkuNU0ZK#C13g_F2<1hjA>4PIOrY&nx9c*ybtj8ABHNra@ol=UXC#mc#%LW;}>hgc^ z_JR19TjW`TWDNn|Ho)hN(+QQIDd7CcsxdEsKR+YuPs5=$&VTWs*f6c|7Oiv4Dk>3e z%b?{jd-AF9Zqs&x*`(mC5<(esOqA%t9?3qE8pk_9B%ui)&Vc}J`4VdTo91PYOlFq< z`=U75jGjb&A=IZW2(n$sd^3a}63Q z+{rx2cIcC}Sv~v8VhHEZDNJh@N4S%Yu+BwDB6V&t*^p~XCGEtRfnIKp5%hJIB5U^3 z1@`owya2Xz&XaoOmpxjjlR}bG;@=0C6<~kp?Up!kiq}!;mKy8AlFFLX!#0H1;qa9_ zkUyS05LQN@Z%+m|P@oLE=b9|9S09%wj9HdRXm2Xxi$&P0=I|G%M8G zD6s~>k-!@O0yz9dUbwp*7O(`J@hS0phIv!YMSzwh7{6v5$BBYgG<>H^@bs9gB zV4FQNN~&~>yMrU0ySl1MR;-A^>N567?fcolMnG&L&co$8C_Q zA;+phEg~ys2$Fcd4Gd47a74}YB<((sq(RZyxOe=ZLYsExaPlRH0yqTffEJO?tk zJ0`lHlMT$0%@*0LDv#PjZA-!yKV%)AB=q!-?jCzwtXmdABg$Mdzt$zoT(r#L;`%1A z1oSbGTKC!Y+#-(9KL}~&*Pd7QrM&Hg-#T~*l>u!4jmf73>{jN zChgbplIX>b<2n(EXcp&-2DiIcdMY6aEN+V>k5TrbhLncJ9do!3ik`9OjtS`TINkD9 zfoQekGJYn%1m0l#Rq0mhjsNfF)$eq@=Ex+w1lupvpXkX+ZP-|bpy-A>2i=;DP;}Hv zps=^|21din`A}N2wV+gF5CW z4;y?XZiI}1e;5PxZX5tQzDII91?b_LjsB?70Y#_90l*?n12fjkeEyyzd}ewcufBpO z4F%@v(v?r%$8;E>yp!&{j|sa?9{ojgfqJvnoM*kU3JQ4OipJC5VY zyaOw!q5#-~vSk&33Ln(riI^qJ-eplhBW7|e5g(S>EZL|xfX=hwVHrvXCW#JsnDqZm z(y;*wo_DW*^6RkiolBi+irU+UVM3(_BzuKQEiv_jn(wpxYZr&OJkhj#unP*CBcw(v zdtF0Wdux%5Sl*kXL8>V+Q}3hI_t;gj%!u%qE0qp+O_Bl@Pj`Yg)L5q)eMq$VenD(0 zO(X(_04A(b@02Sw18qgrQb4^^8;;Ir!55z2lv)U*2F#x;-jiNQiZ-^wWdR3257i;!Fvs%T~? z*z)a^=k-VXsvW)9n6xP}h9vmJA67$Ufs0Eycpgz^PaY>B%n9zY2BscMqd)yl#^-&k z^33Aff`;5P)aeWve`#Ele&^@F96^07;O5F}W3E84FI+<*JBH!-jg%N)fR+!gG62S| znovW7`$;Bjjwln|^jR0Yr=rv}Ix;KfM=Y8`HBB<_JUXnfisrA}(>QQ6(^){gD<{7< z1hi6ZbZy3>?E@=ITqxqu)YWA#IR#8UNFUMc#PYB22kPSCW=Z4xtLQ-^O|l!2JGR*r z*{ChBv=*W)15gZ+9XH@{peQ~lH(g-vk4d)^Su;ehD`~5-)eS5}ZDqCi?GFZF1CeYYGNru|~l+g>|6z9LMP`KaNCqmN)Og$m4?`$}%jj4dl zb2j{6Oc?y(M+G7>bNsWbY>(A@V~jcAYP#n`e|GB;J$c8}2K;zs5>@o-0I}}eCm>>_ z6TT-anA~t}05K;~hd%R5}elX^;j*Kt=RB(aZaJ*Z0S@ zWX_{wuWjFsu#gtNmc_J-zI0ZkN`xCxsR9OLY2#!|#q+-8j&67wj`p+*Nu zZE_%9p1D18m7Nye&F79kry*HLFG?c>7;=40B(3XO;zV4KvvcA|oWLns8nQcw#=@33 zgc365gwM?Z&^ZQWlZoeOlh5eRbUqJ*S#-3|sNB<2EKlI<=2t8JXxZILmrc&Ig;Xw4PCZ-+}i!ROcc6ReA zzjk}1Mzi_omQ28}hch7t=-mu1$eB$p%bI?{x}}z(f(JiHt1sq(f#km8AySLg z2J^lgJdMzYUCfjAH&1>uVXQ$*WKzj$?bGOGb+RRLe3)?I*NJb0ZE(E_Y5OV-v zhg>LZK62a=H5#mZr0q4AxncwSMjQZ-d=UV%Tp!(RQ}x~+(LR##^V+hvayBG2_$m8t zbaq^hWdoDrDf_{?EKKp|L73f8S_7{`v=1{iBUd>tAX8ne5NEJ9?XMbj-@SHmW5f@> zjYgY_i@imZ`oko9=`*}pq0rmBqJTEIK`8&139F%y(f&^isx>l=ubRP-{O#SeWk1Hi%*5CDhXd}MFlLPZd2)rmB9|IBJ z1&Nd`%3!vD+9FK*(NuNLFDo;Ce7*n(3OB!0k625zlw6SbK(Z`ISU4UCrJmEN(v5&< z=-e*9nn1F-t=@(F9^v@y;_~`(qc?EvbEIHraRRC62x0G>4HV_EC$B|Vut;#goIKf4 z{9fQKXTuMTwyGc*=@R@b(e4B%Pq7SNbsHvvwoQO`W$p{W-uQ=n@#j44$FruyT1qcd zOYCU%m9G`(>-vTOxefP-`^Vx{{kH(rIm-dfpl&oR4646s{aeeFfMw&~wXX(3!I5}{wOtW0wuNn~n%9Fq_lBlm)U19vBsTnnuA znyJeZ_f9%G)N=CmKSBYGQK2QJ3&lz4U%a81m%#|`ua#ak`-Ho|j%A(Xs8{EF+pN+c zY}`m==(kz}qTyQpMUA3QL5*Ah+ZAGG89**-g&-72DwkC}+`M!+&xo)xQBOv=_pjwt=s5O z)AOQN4|mAlhobzQ+&_;)23>C+F2T>F+%Bpj*j;e$zj)k$fL;g z8aJYdLk*ZhFtTWAIPAN;2SDeOTP(;vr0Vg>mmrneT{=+m&M+#8an7T|wCEUYY3 z(Q^sNHW|ni5C0Vmr7p(96r?QrO)S=|d(CJ3*=|K?r=7ejtbU)ot$^y;vEI;oFQqpn zOb-0oHh`1^_DqKUL%pnK%Nyy`VpuraZMAwY5ja4(?p6 z58J!xokkuK+1-ht_(+K0P+#K`6L*=qLubO5O-6K}0(ynHq#Z(Ze?lhuEwEkw!B9Fb z+*J=&^UB;~{E0t>Q-kfuanBBUwAh3IP4HWF!|K+|4L5+8Aoh#^@ogZ-XhlM+u_Xdo zdxfQaDHb>V41o8NgC6LRA`NBUZvk9L(N@|N8yd^blv~LJh6_NRezcR)3`6VY#EE8P zGeEfwqtcxA_@Q7x*NypKv=Dfg3!uyx;qdW0a*T%OA#Wj>uiv-f=W#R=`?NB=#m9GR zI`bj^^8z*eNBXxtYu9PXgY~eD0vfR0ZFgD{K9lfgqDB42h3>v~p+CL2B>~`po4V3b zH`&M{X6Eg;eSC8yBGqG0FD19tTF&gU&X>>_7me4-(CR1B{2zrDm#!24k%+vh7rk!TNry}#wbl}=mg6>3@?qTD>Lz5j z5rS30)Pu3<;g16%@Izrv%U)?KQ7zR1D*F##Z*s4UpC&RhCJ0{~52G#^pF1U|<4LGb zWZLqD2X{bdK8O!986ZS7z%>KU#p(LmJAnZo0lzpvqSe^K2-!R&BC#;NV;bF^`50zd zm;Jk=W(JE#kjHYRp(@tt_I;!8FwNk)S?F37gvp;Q-Ig@%Uzg7ik-WKf_;vxL{aVY; zK;$RAr3X1JPgTBK*UJopU82Yb0v|}51KPQ8Y*ypF+e&?EiZ-2$M;O4YpM4)!uyzrs!1+gqy9H(GjLGz zatSy4H(mWbGeXTzKZEUs7gNssoeX)R&<`N|s)nvDxOB?%B6#aws>*YJ%_2`VK;8bk z%R4KOWL4{+*e|ml$BkqSty*e74TtP@M3y1$xHl&g4b2`JCvssoSnHa4F#|hFmR28A zx?BCP$J4}HHT~!CEBEX8zH?pYu0V%V=|s8)(iwYq0{?(o12RZ>O+|Yi28~WPQLSxKfU)XaCw#fiGx}_EWRyL>7zj8Hb>x`m#GZ7)4@{$nF{~cA? zx%Vd5`P&k$n0EgB)5OrLFl)hgTdVB=5WI4@HZrGs-4(&%J5p=C-=ZnwV_U+;5QgJa zTV4zV#La%XUO`1xEhQcQ&&+>s26uO{n)tMxItukJjPPj7m_8t`HrC~$)z#Wy_nw!ZqLJRjT=>N2$))at-!F)JjPa7@Cc zt#|c}5D^diCa$mAPR$BbA@!Vy@z2v$siAd}W$u}`EU6C2)>@)`^?uM&4rx5jrM&X9 zY>C@mD{^2PS)iTYvXsRkc%wPZdKqjSz7F(6hZZKRHx6$vbp!2PW9oQt!8ou52 z=p#Se5Ad6Q0ziX6I==n?8vN_ZSTWNOt?2!_CJ5iu;UGWb6qpFDtPc$v3CdNy;H_IQ zAfmh^g7Y_uW!&#K`cR+zzqMT5BvxjtE4F~QHrg)T{`JANZDsw1&;|iFFC?(mr<2SP z=DjbuAqJZUGLfeZ@bFA(9ep9m>_B@AJv=+8FfIzA|VS;@R~D6(uSwpPTSC z7RLwd?cji=LCwNmMU?u;mr>!mTF>r&Zn5ZSV?x8# z0LNG=8;|ugKnFD|A%JfHn9+X&Y-%aZXLN+O_H^MRuvAji@g)CHM)dk&6zP4X;k}sT zpfJFqV2=Z=1L!%?i4+GHT^7I;i>TCz>PdEvGMU4M;9x3J$>^~CoEILw*4s(8zC=SsZEnG%GZ88p}Y^@8B%elmfPN+nodJAn2U-*S>UmEf>D~UJlq~s2T zTd&psI2NZKG^A#C0GOfBndZX&j~QwwQ`;hKjXDFwA`iPkrOn1Dzu)C_Ej0+^}n$>Q7$34GdC{Rpyl)#=|g|GmePt3 zsNeRxR+bzP1T4V6X)2uV_Lva3*|W9HO`f&q4w`&@(PNJY#6I|&v>xxzj_Z&N_Hjes z64y>iJ}`0^=0<(41h^VQ0h-a3nee9IA^{Hn1gIvU)jsu0_Y`oV^sT5h?P?!#`qFW< zbsJ%rG_81?^>mE;w!aMp2|GM&+?ME06(lwSs>K`^y!R%=N%MZDapxwG7ebOpDdx*xTdiK2Ip%KX3;*#) z5|o>cv{WpwqmllB5mgcW56`&Ryr6yfZ9gBz`)A67(KfzU4KH=(8Jf{tBOT6Gd;LoX z^NYc=OCZrn5Romb8dSNCx&JyBh*Lj7BLA|b*CmH*X&938NGThr8ne2ttFM38<)-6= zPZ;E+8kM3LC*CWo@pv}`{QKrrCjd6Z;{E#y%uh1jR2O8jnIMDBX1rB*Jytr-!T7)V zyj_w2B;4wKo883j!!E!_3;g|0+FI{0`t+3Oqhn&I4yid>Xn57O^Y8CS>=Ed1ILQVj zX<~>65F_87S(|AjTk&JOdX+@!Nb{GPQrMAh1zy)*nx(DE%QXdCKA(vr8Tc{dGsU0W zM#XlF=fpy$A>dJf1_hb;za7Bsn8EY-InJ!9nKzy1IWbGd#ftrH)+iR=pX}0P1~*7v z=|ze#i#z*fZ^nWm8bJRQ{VxFyxT;@~l&B)~k6Ja^qnSd8QGqPA5v=w|iX*e4Y*e~U zP?P^d#wZpKPVrGm4*E|5p0>+hY!5HER}K6w$+)>?^<&@jM8~N~azw&GVaH&FZP(!t zX8f3JL#j92pkh>HAb=e}4p8m+t?5=Gavi>e!_8{*rz4-uX-9>|iT^D|XlSt-`O(+X zK9RsMvBgG8Zbw3OVsX}mv>bmh{M0D=@B%|RjunE52dh*9sSCyI`S z^NnNU2cpr`sQ+GJzbPGMuCTh+Nbi31fBajdm7&)jZ3{Dd9GxI}i3Aq&TV$D%MTry)6=MdfJ=shmuj$jv@5)sMXI830vr zPl%&GW|lh_!E8+pbVVBa%K5$Lm4mWCsRX!bZ(W&kxQSZ~L!lwIi9aMmILbdumY$Yd zv3M+CYh^oXK&%Op)oUz%LZ?ZTmK5?m%b@QJMZ{wlTwb^7DofLqezsOcQhhduL0=<( z4>1?i>c~m~teV4yt6~E5DrS;Ma*92tzZv5y3U%RC1548YgsZZXrGf2HB5DxT zVzh*PYZBBCOi)znz}G5SPvSz&3k~uzPj*Xn0v8~6+m3K&2G2T&2=+>mx7osJ_^@PQ zlYtW&$IE5q$|S-0y%&b;Fo@8e8(%;yAsKDL~Tn~=vH zvl}hp-kMze+txDBR-%GF*WS`kevsun(Z8lz%6@ZBDlA-)E)j!9*5f+m;htBHmVmY< zoBN^2{F~oPvkc)=;7-83In7|M;?WYWO|TWx66XMUWgMUPV9fv%wR44E>hM=ZQo7W| zBzcRjY$$9NjIDR-00bI*`b#{!1TClY?DyNWp`5JA9bLpb53TGn_<~JdBA5AeH~JG0 zV+^=sZwmZ84;6U^HS|-di9=~h(f2WT;3d_U&XL%RO9I2ZEr&^{S@rPmNSYzZe4z(I z28m3h>M<`fcNUVZ$_F@@q7Uya-T)Q6(RunpLr-(ezho!%d89QK889{5%Os3SO!qhe z?z2=f?kcBAOGOH7%n0vFue>!;6rK1Cr=v5fu8(50-M5~!$N z2*T7}{UTt%+@DJWxtuD(MpitQfInS2y-OBVq}|jOaaX)0;d8m)2ke(fthNydjcqva zr8~GUiQ~cKc}V{agbNtRL-9_k;v4HE63sK1;98!AMVMv?wl>h4%=9o7T?ZHIA3K_2 zM{CdcsAQC_)M($5!v8HDkXFcmg} z9C062;GDD{ftw_EkcrGfS!xGUEr9QNh_XfaFe!z&QS}E$vso$+9@VbLN+r1DFe*Jm zL^X*M>c4>u21oHnfEi^#cozVjLpz0GlI9!O%aV?Z8!J{=-hC0k*UbUptYU--OP*1iiBLto&4EZK;N(fDM8S`uM!ijF zrR~8$73LQ!q(@>kg{K=#o286;OOeT|(Ju~4yr3UXndyRmOVVtcOw!AK&c9j=etOe~%?NyMn=*rjkROmehgJ#0 zBoSbZCRKv038DKwsXB`i=F5e<1zqO&1-9TjvP>F^4lrZMI8av~9m^z~DnKoOm7oN= zQvh@)<3JerD}p3f+)=$09ofej?npRg4E=&pd>IRQwlbu=faDtNuP{Pl3_F9Sn7I7O z(kWensC@0Jwlc-?I=^lOy52E9N76!TB*0#VccVcb+oh|n=jCF3+FI&vvtd%oR&F#` z$pcEj)`A{WsZTh@ z|BYc87(-M&JA_hP0fXBtyE_{irtz#$H8uPtg*#I$rElU3d-wiXurv}dMeiKY5ON5J z=P0Y6Q^~Q>A>`DL|G8$7`A6rt*<&&IQ>Bx-BvC=_hPH@n;w^F4Hm3vPc;O(v2x;-3 z$eiw3D2hOb(EH#+V3{!VA*0zcXk(p{Sz}i7bWEHKM{19TN@d?+Y?CRgk&0y5s1dU3 zJAnH8pdr_JSbS8H%2spKz)=DN9DR5CDDR3iXlkA=vmgL-ynVl2;z)M>OJJ2L)nuvy-E|XXxi^-X6YAZvnUg;Spx|GM5 z1nU|R84$?gcQ7F*PG{oeVomgn4u))zLX}!_uw;(izWNcq@FZ}zmc0Q!G}jFA_$B@N|Q*qh)j4?Dy)z&0tvX2$xo*aHkz|}Ols;9 zzk37{j$NEpT}*+g^Axb%xpB&R^x6C0#bT^oJZ~Spi2dAm(HVC=VlSz&zu?%TZ$fhO z=?78D#!BXTZngklI@Q7=)^cErX_zQJY2yaIyBZf!qB<+}&xYxG3*3Sq_I7TI?-U)5 zolW%ZLE!=+s1Sc56it&Fjcm~sf13Ao&ySoW?c+(B zfgLo^&LAtXM`KZYZQ29!EL4b~IeqNSo~lo_fPP8 zw@6Q4vAKPgf{E}b?G`w+)%Wfj4gKO?dv#FWeqi`{@G?(vnyiq_(}+CjEmQ$?h7Z zE1yo@I0^d}^@AM+!A}r~>UNHzWVJlju#J?Q48y2%q9-OiWsakpJwJ7LvLArJ> z*6XHVjM9;b{X2&V5G{;Z)M`;Lja?n<`J;ShiG> z41Oz+4XXL{T8R!Fi^mRGGZhhdD|MDS8}z?R7n9rOhpiy8pcFpD5zlC3tz_=-&bkao z`4BmrkjNRq0`ZbcnHG>gqA9W0yTvK$$mka86TIR3{WVckrr;cUI zhhuy!acii?ra_u{TCpR@C&zghF3FPk#sKEysDtuGU(K-T3TsIG6}&w8RaI zE}o-Z-h#AI9`66SDsGr!<@YJhlUg?=)mNF4(v*lARu(Mhn<*8<(knvh5Rom6fs$vbIiO<|-}yxViah?wlO*{3HdE<_FSIJ-^{J0!5DFs01jmr5@7(5A5C#)Bd z^A0J(xy;A z7YNs2^3FQS#p|fNOcW2Ucr)M69=eoF@^UR{@iZtctzY1UEaWQ?CAeMesG(>d+S%rvG$C zr$%cof-J&1wOT(5E?sBc-nt>QTJ!4iF*K14*H=8@&z{+iv zLaH`=J?N8R^SUJPwUqQD?;95X8g;4x8{)AFg6Rmg-Lf$*ou;<`8ILWIdmC}_1)ycb zPzU_9y$xMEXPzfxuHjp&#mh7=y61-eQ7^W=+Go)k!|e%oF|{J!qx3oUT0Gx3ph`{g zR@Sw4v95%ngX!{swe2LcA=;q2!Vsj-l+XQt?Kdaydb(Ad_Oxb?0aTBsLIh=m2%9&3 z4IkZ@HgJ3sn>_% zyqGo=izV0HI(2Ok=K7lxt^>R6&PUwXJm6+q$BLSEZD9S68V76P=3Zh@D!E=$ecA85RKLxe_hYhOYvFUYBUGWEIx^5H(}XAe$)!8D`0v z&o-TT+A^K_I1yFHkf}Lr$5emh-s4TSb!4BKQ`nHWbPOxyN{wk@clv1afMV3|$ zU!qoV0dJ+ATlOrfd$=9xmI_{^@^30tOwdis9M?>JNDy029p`!$6(2g5XjH72@MK)p z*FLVR=|pMje??|)t#SxL{4%oZ;`6;D@k%u20`j}lE5mS~2B9lD66f=^n(JyxMG7bp zgIEkcyAG;+_4)`u)GrPwLh1<=f%{YBB#i6XXRbEnMU6>_f{MTm#-k7j=XniCW>YA&CnnDKqj`$YFe%@kplG57T_i!GMM}~JwF*hILI{=pseMFM^%&6 zp%X4gHUkrUk2CYz(eGytaoV$R?2H3s$|I8&4&ckBrC)U0b@I|R>_qIW`wtC`VBBzd zo~W8v@%)|*AqPKhtz?)N;IYt6b6!S8HZ9w37FOjeIh)`{>(8mC*%59groSP{#mK2! zUK#q?t}FcI#}A@nyst1|vC+Ddf_8gx1n*kUQDqaz;omU?6}%GSg~w2-sY~$nXox(x zxlNa0)QJQZii zW_JWSe$7o5F@AS)(~6Y@Gf^C8&4-7E0oB6HaP9UZ2a6>qUGd7$8&4VLW7w<^)qH$0 z&Dv1ZA*W@^%sz1z7po${1%Uxf&B#x{ZfZZ8c=}!n_`VdFp+6%iCa7HQ3m@k>i$B|@ zNPW-Qp8vF)v?4LYs8wfJi(BTJrUDQi;X(Q~&0%aID3EvZJfV*}oJI4+Q(cmxF!6&x zpAtE1sDHMP&r;gLpYB>U3+)GRnMme^$~<>+0yISPkau#!x*eQVv2PuZjJ|)jp~2Lj z6Pr&D?oK!_UzeZ{#I8Wf{NA{_Ypp9J06UerYLHFDhl?fZ1#H{)xQefiTvxLyV$=<@ zs71g|-<@f(${~h*n6v5;@aiI5PQnnsNx##se6D;TM)xkm>~WQIZw}}iFVHtj3FZ`o z?B(4@O)EawlY$}i1|A6OI;uN7&e?el7(WjMS(<{hxvfw`&la0h9cF$=f*ArVNQ9^k zA*wiM2I~)YZKMWi1IYw2^V05grf^(-*ES6Yv6o!0iDH?HxMD;)i#^w7&&=z|Mw6 z>f*t_bh_aC3Bdz~0IzHbGZSq=ZF(&9Qd7$1h2QIc2X9LYFWSE4!nr8}n-91nJmdBJm0_|?TTtnwC(mPf6Z_rwC41uBe# zjoNG-9Nlr(PTk2D;U(278vDAJZX9c#XyO)4r?_MMzdlCMO9NREFzd}mM#%IFSbGbw z_1TtMXrwmwA38U1_dhZgJVL?CsOH3T0b z>gw*E)m~_1na|v6AH4smDnpLS>tK?rnKcG;QTKb2-50-QB-AHIX?rr@QaSmTpxl3+ zxb3BvW|%qp-U)VY6q$G0ScR9=@s=fmR=Me?AkZ&F|*;u1><)qCGcwf@SPJNJXds`79CO~lOD2SxG#`?;Tr<1JPznEBE% z$;xSvG~aqMEj+tQ)n?7>Z73z2esw9p^gSO?WQcf7L6ugB9)78ViG z>vrW$%GGlyb39Ry(y4#7;a0dH6wUJ@-5$Rpz(M=#`0J?yO@Ug%QWnY(<$_ruy0?oz zM}D1Bh(DrJ??Z2yHo@_1MN|jPCX7W_2zzthNS>cu2vSg|DEKSN=DMNmQxK6xE$Qq5 zKHDl5nIG6}^AVd(uWqW@+wHtqLUYFoSG>)bC`#Bd)|mv;?ZWQmQ1`?1xbU|sjEBFq z4vdOifTLeTCO3@ZghU_GD7lKuo6%%&!AozbGwDvLb8#f^C)PfMtOUOcdShw!vr=7LGH;5+HHtLK1A7)j@B9oZfN)p_m8EXUlar z_TnyTF{D*f78lL-`lP@s?Wt!%!T*HGwC)6p$h4)SRR-Z;f1`0h&X zG7~zk-Me;7Yctls0`tRxJ^C3rRLwuHh~#`vNUXW@mtctSjgE+cY0Bg_wMTHwaTNHU zOZqA}aj+xJVzeCk%xCQ3=cR@Rn%>5#Vn6IyrCcU=aQ++OF~M)uVE70?0J^^6!2OgJ z)oRCfGx=J|=BOTJ(HcZV3#ePQc+`x&(CM4K0#;9K{|9$;Mp}$uF#t=%UKIJ5$hJeDfu--V^L`e)Gw zh?gb^w!KE=oW*)STW6Doc=Hb%YOW=WQCM`brMGM)9G@FTZT7}lKN7neOASE)TX^bv zsuxn(o$BFlTJhigPQ8otRL!Hzm|*=o(#^Y<7j>Vh5Pf*|zg9dxuBk}llw_#?SSjm9 zaFP8{rG_?B?AoM(5iA6_Hi3J?wxF$4J%hJZEt>1B?ALJb?W1r+BOP69YIU*yZ#dfR zsWW51Eu5!*seaqk41Y3LMQPJUI_Jx1?yc5j{Z;{;SPgsc#=OAiXi)7?6CH&E;dBn` z@e;GYZ4K+m)7|rsoI?Lu`DT;P_PNnPAqGBUxK!_8P`;;(F}9UDt8e_~8&5=Jz(>}z zDN~9X`peLUB8{7)LHrA6$9=Er7qsy;k%=xC5}>TxB^-~{wXa$JNp5&9P@Do$u^oERGDs@nXm?xZ+jTy=9j5T&-aA;* zA=v7}tTBZn=7enNno*?jelQhlLAweBFuqCG+%vIex`#|qId3|pYhTJY(3Evr{Ak}M zhW;P9P_*4_O2=x>tO67vZdHQO!zo)K1;CdcXmOM=@!m1|H~Y(;oCfUio4-7u;=|3$(dF~Y*XmOHH-W=O@6;$ z=U__X30y6NSYEVj5 z!H?;?ol3n|iK@0;c3cfgeXH^0Bv8dLK(=5@tAv!jxKzXT@I!w(df`to0E3IxQogT8 zNq%T9^r22-I4Ctx|IS-TmUWNk0pH9-a!*StNfWb2lLqR#a~W)r@M(fxKg(KwBOJU| z#`(^;Fw=Z6^1sR+fXae1m3{~b!fa?x3^jz6_??8FH5SlRQ3(k0pWMD*ua@Ou`x_AO zuUa;dO3!7#=bllPeeI>mZvS5#m7Bg*M-Qv1YmNB+qc>7QOScN~LLJdi_ToMDg%jgi zL>Nf}`3+R=o>s11a(lR7?K7SR@0K`%6riPnu5JCp?p{B-GeK2ER8Cbxe{tbHkJof9 z*OR$#9hZV;@Mqd_R9`Hw`&Uma9yNHClw|qnznHTdv$&f*PushRMnzV69?CI%lc^yu z-Wi}>=G%TNxgX}nMV!dV3KwwyK*NU3Q9gNgV*}e1Kz}gB=$4zisdiy9wVr|M_(ebc zbu@j1f&4)Qjk)_^pbC8Jt?&kWp1dZN)TK)DFVslg1qpqTdK{?I)6cmDaqjtTAn0tdy{Rg8$yf8D&@laK!TMPBX%gfj8)p&_E?108; zRMXHGPC`|dh#T6N&o2v+-}+kUVq;$h6HWPpwEIW87 zNnZF?sLnm-fU;RkbrjC`VH3588895Zw>d``CM~!U#aavzKKsKAbzHoXGlZ>>sqd2A zZ)?YxBKnXFK?%t(j~Og^x7~WvnGI|bjL?scv`pMipWYk|!`rCbSlj>af%t&y^R9IL#{z8^L{)fik z-8cDIhL*o4`+iAAg!q#HH_Q$4Aga3|+$fG6jT)ZX`vHC_=_ZTCBph6<91=vyWvHmr zVkW`2g@e~p^fse!v_WK6`m*0@=jHZhd|A2RuoN_M{XU5)P>=0?5@uG)cu^n`KPZcn zH4O6>??e4$K`2uJ*D?Vl!WxTM^XzzQC2PIM;hvK<(k#8I3kS|2OpXXY@Wjr{)0tN1 z4m^dWBGpH5{%n!KcEXTGzOlZi zt-6Fgh3d5}VH*!_uqG22@YzN6H7qJyt@ky-mAd`UWv7|jGtxaS#EY@#q24P|iVr?D zI1#W@8vkNbBqPt3wTGWh{Zk9pR`CK{hOtF%haMrpJc?fC>Eptzl=Aakn=+c1ft~!N z0B3Nzp{9BcPf=B){TNm$Lv&Wi^(GeIOCmsL0^|oF{=eO>l-^zfYy2}p);{rpuQsMn z=%vZsrJC`jY_eqrPv3;HDUTF<_c_SiWm%+LcH4mv7v@4GxZKpSOddBrD~zqjyF%_a zB@mi|0H}lr7l(LD$5O+LcFOBZ3jEIWf0MY#DTrF8Hh#Vh%P;V$8h@g4 z^lS1L>$_VwCJF$da7W}(WRD4M`;P1U=kI?(0YR`zV9&f#+yq0`aG8D>WN^_-)?JYGwj4qiUGZ=I z=}|yVIrE%=UAF!%UQs=9q$2UP$<5|#DK4|=PI8tA>y$1M&OaiIJ?1ti7(3lifx-&9 zRSXCerhm>>QCg~4+2TO5TxYt$UwB=mur?8DuTTcZcg^Q;Uer~M!AkLFylS5*? zK6zW4Nl##^B3{;+DC7ALT__0?nX?_UW&JlVzsMBAw9R?JPcrkoMF_%SATL2KIj>6E z@D-6i&CcEn(v%5#+9N(0$*+pQ>OvDAZ-dX8rR>E%@NxHBlC3;sTx+F&o6IB}h#9L{ z;*6oOVoyn1Phy7pJ7=jyRy;1nRgX?hrg$(>6n_}oigh3GBs_@6c97b1flhae1<}XBF{KCF(_s4_2A^x zeA`)gMaV4uhIo@i-Z%>o13@Fg|7WiL4m$C!s0QK-)k!RN0FttFuQ5e@p^wi}noAx< z(4`EPa|WZ&>`#*}Nk}ii`&WXImW=&@U*T`1zNv!6_Ld${ME#wElVK_1s+!V^hC&OK?$WYny2ul zKyY5>c_V8^hh%GvCLlvV4ANss&h^)j`Xv2Ef(yqG3Y4#6b*EeQ$t*4Clrwctjy#Xu zAQxwwO~0CC41(oPqIm0mQ%p%!HaS!(=;ow7h)xLDXTIUoQc*d=Joe zPP1`LD}%}+yny?d^a(293_e5N{z)R8P1jBN#j$Kg&JTe>X2ob@sB zDSQ>*{C23;baKol*j>`H_*he{S@y9oti>sD;W4%%#<5W4QZ4zHB(n9Cp--_N;r_!r z>apw>ok=!P{W#{AO}I|0QJR%XO$*6v4hBTgJRVilgX7?cZwD~djnZTq99ajeu|Y4% zegM-XGxQ`R0H3Z)kL~$jJ!ABo_{3QAhY=x{h3UPVdBFoQXQ)cC4Or+3k`KR9HMv?FRpGjv z1+S!wj~y55LbaG0^~ieNP9R+UuoVSQ5Sf&zKn)4+zbHx%xzMOdL+Z^U0o|_$_9HVA zQku*;1^%4pm16js)6@|B_bHv?oIv2_W>1%(yex!1cKc>Ea!tc=Z0HVu5uvqhl?K|%C0(j;jIXDf`oZF*c zFHU;Hb!`#YD$NAm7V~!X9 zC(MmX?F@n#53z_#$Ul9tfpux$*RcNOSf>9Q=I#bFcb9eO>u0$HNXcGucjvcd@U(4G z7jwD0lt18JXVCMB&!`yJ5z*Ks!#nYS`=4h>C-;U~yIuEn4k@gEf7y%Kjf%utbP#XU zNnAi?2V+tE!B!u$O}SYgJ))^Me4?Fd(OnpTKJ+Yy+?7id5*{Ef33Pdf z`I#zX&o4uNl5OR?kL|}tEw4?Sz_f{yAWlzVKW!u?&woIG(f2E8q=qW&) z+gWBXZO+=%fmLy4=P4Ehkq3ovT)Y0*VZq0Qq)VZMLKJ=S6 zG@YcGrWB3>$VC96Rze4xm>hBaG@qHG?}|hbeq2%D>5IFv*X;X0EK!}8|EfLWc!erI z$%kHeNm+Jq6ro_wRIuQ_t+S`yNGd`HnCbbyuuL5>cU~0<958M98ar=@cIeu^X<(QU zYQ3jUp(T|ZX@VF04K{T$39q2fHA(ReFmxv?d7I4EFM09MazSVys>5MX?xGx{m zz`B&=9Ttz%;r}w2w7tLFpnteX;6k@zINGo_4R86iyjP?8w1)t!LwG5FHJkKH5^usl z+#Lvm`-_q=((lH~kKszL3Wo*YgdT@&eZZm+$2$od7bn~Md~NN%B;An}gOx)#v@WYd z@_vx!6GcQUa0S}P09W82kl$60<+NG{<&cNB>cUVzOHlDF`N|zB>6_H4Hgcw%I^zl` zMC1kSy@D;sfqdLxBIU^$T}+F(sqYyOTO3_so?Be(ng}R)SCV*>IqiSKg!dX&33V?L zt9z?6yTkA%Q^=twFF#HuEmb8;lZJ@gf6}Ao?pVJG=18Po&o5;sV31+OrfskA$sv3S z8!$Kw7oUJ%eema1pkTZjfhgVoe}uhvKvU1Q25LcyNLP?9EeHyT)JPLSdXXk7RjPCd zA{_*jCOvdQQAC=6fRxZtN@~CH zTG#RQX@3txU%VIh&*qqnw$<9f0Kpi}<m%w8d}I60%G!b|B`>Z~xW-_gzl}L<5|IF23VzTO`h5 zQF^$IO_jgYvHfh&G6%nX<)8PX6Ki=xNB4Ls-Q&Q4umqwA9>keF|%5 zzd9gbzWVyE%e&-oJz-k&Z&$fHd)iuM!w-~sH0g4~wR)(@dySvwKI+&72j#v_+VEv= zEvoA36hDH`U2{dXMsR$+_BC#43){O|f0kd#C-%@g;lhv}8{<9In=U;G!;Ug%X8PeE znw`099VK@ny=}H|BQOj5>-y2NSStCmqV1IMT+}ar@V+`P3?ZhhXX$ClYP-JZ9IP7G zLdSK2)rO1Th{&9=Hh1~nTya*a&+V~1Y7 zPn4zNR}K5{1G`)`qL#Xq=CfXC2hJndJB0?~qyxR_-M9*JYbU>}N?SK;Yf7eMr{+B# z5qqgQ{}{{TpIzL@H+{A>xp8WuNN?rM=Tmb{ zNgQyo+1D4+Q(BKC72c(>TJUNy-h>HfrbZ@)>st95LirTp`4l=bIJVD$1!gBy0TQsy zLS`GuwWq<#f0GxL!)PS|R)*}@&P~jzMBMv(SLGn+)~lU~-MOelj?cZKyTH!NnKbGr zDT0$Otjs!{#T^~@&+g4ey)_n6>UPy$?YM7ie%ZWG~Mt2`a4C!_*Xq zGO9QhnZT*wX9aRZUWyY26p;P>ZmH$vV?-RWOlVmhjyH{*3ho_9wyU?2Xeh5ilEEil{MY{_1LqT*xA zd+aDDG@5Dip!$U{tssk)Pz^iEC!vSuz@g1shzb_&_~j>8gjJt8&YL%J=p~0pgsdu6 z#cVFBQc8=pR16xBsKMgaGO?TRw~@aMFA(2@-qBMS<+!xic2W7Um`4FBadG-@^nYU0 z(k@VaQwe9&@Az1}J(8s&-Y2yfLUy2HUnJc?d)~n%Xf<4kwoKi9vg%v zQti68XOH(rV5lrM&=B-NVk2n_@5QRK&XV0(WSLRc#@vm%cu* zU`crMF!9wX5j~nadbtmngoQ2CxLi_iX{ZQ6{yEK7-!!Gr_sK=O2$2yGT^~o5c&(G$ z==S={gktw`xpez#ZIvWCBYftw(D0o6LDmR^jb3c&Y>Ni*lfWa}P}Yjxp5}1nCpKUVm>3`Ad})Ha)~3A zg=E~Fw@Lhs{gla4x{to1ul_$f3-#h3yjsprob1`2S?iKh<w9`*e3S^oX!~vBeG-0S@*g4!H6(X#xY&G>B78`oobKg(%HlQ6 z7h&toAH+*hVPRh`aB%0sUJ&9O%=$&tKVqMDyttVuTyA1J{MDb@a@L#U9s|=1iym<{ z!#74M%GZpu%1U7S@>S4-C-(@Obq{PcZj3O}O?ud{&Sl&hsBZT}&&jLar~Y9cxR!my z-RX)F7L+%|TeF;JEJ9GZsGRhDtjScoT`|n{>s!edS*s(p{8OA96rT z^F|&nq&wQ@wGW%$v`VKvgLh*yPsp{z3g_DCU?oPZe8E>0;Aobgp^@O&yKXK{tyV8e zr_)!L$I3Djiq{XuoHQBx*=XZJDzPtY73v1+)&eU>^CmTD(QWh~phnncz73_jH+Vsx z!ft#%!$(xnlJZ|?Xu&z1@K7%~@EzKyEFDbNZ!N6P;~~CSpyGYx(}(lUp93_+)8}Up zoWH}Lp~fA?SCb@zQqV~Lg@uoNEYVLSyDBL+t?dKQC&x7>hnZ){e2x#w*8GQ)i+VQ# zPj&~m0y#|)I_h*>|53Xmwm75AW*#r7h z4@ntT$FshNy*s?6)Klm%otLSar7Aj!P_jK$x%%akkbI1u|K7yVEh1f#0ObHGzSxzk znCmg0r6YdtTdSDEoi?u}`O(C*$nfKQ!;AhoGaB$QaYHEQLFkgRP+2`H=#;;j;p*#o z_|tDv0wy%~=il+jf9Do6X)0!6h8;7_qUJq957};3gVO|QiaYHd>-teI9`jH`9%`(O zaY3Mq4M*~<0A8i&pSWZo?z?sQ*t~)|U7ZD0i3ug_{gRmH-O<#|>vm)eC8{Y4wF`N0 z1#*00>f~x1+yMf);B~!nvyxZ z;lmqwYk3={&xB~=^jz5dPG>*t;CvUNzwmTYA=cdd!w8=In@GajfPCc>6SlhnR2+K! zcV=yrMLwlP#62lwpj0EX*}JPz?xaY&EAf0vp@$=}DrmH$f^yx=x-Oi)>*#Y})7fls z(|3KRy1Z3?a<1fMrwqOuj3!fnteopLPkG)&v*vcwY*{#=4pGG3Ku@>*1ZCCa_4fe2 zp+JuD$#}KI))}U~UuU#3X}r3}-pOjiRNVv^H1jzI&b(o~PplvHi!J}0% zqNek^1*nhDC!<~%f`jrW{AUx{BN;aB=$l`Tvv9n8O{U8i%H^I ze-1uBuTAfRCHaEI{oQ9Odn6mcZQ7Eb;<6mo^7G56=nV3c6>csJx@%J{*r!O!CP&;U zGN->|>>c}SPhRjN=hq~#o|W_7$A-rmy=HA9ypz}2?@=;n{Q1=4>2 zr-FltRKL)@WfzqtQfrT&Qs_!u?(JP3nJDvj=f9)XSe?-#+Q-DppSJDgPIx7GQ}oZ* zCb{PvU7lb2XuE66CK7Shj@4Ws_wDi}zaO7Ht337VT;^F{bDhb1UfE&x(C?m(XcIlM zzLfE-$rb36;kc>g5Ak|h1!;;sx*YtP~z6?XKePKgULXZ({`Re2?Ia{BEL4`EWM%>m@(??K&mp zdDi(LqEN`N%)4p+&H@c6*5fA8vMt$FoNvMC7}ce18yLT#HRS9^Ig{-e1N38=Kxnl7 zu;Q?lJ}s$u*_U%9Gd-usp_Y`!*dB))SC{xfTi!|F!%8Ur{g zFdBbtBKOW2u*i?YNq=hZZHv-KDLUSn$1iuD1QAd~E0sBQMh5-ThM{P;IAw*OhJMJ#`hX|{_++r-0IwvYEYE_{mSpBmhYW--ji|s-w59~vV zs_Btk>*pPrCvqpNNG1v6_I+fet|I)rjG>O8c2b+h)mzj7r44B^H?+>R`Cu1|%&tr| zxgQ%pw14OMV?RSMSqwLGxgRW?P19UaNg->wk-MYpVC&@>Jvufi0l#rOfTF4SX1-UB zvs?Wa=Gfc*nwhXq@mPg9gJ;!czZmDOhwyS&eh8%I+i>@ot>h-`Wi&356_UKeht9)2|EY)sRv z);rCy&2z5`Q}|1Mlk&(8e9{$9)#+tQEO~#Sx8`Il<8dMOLGG=|`9|txsvua8F6HNJ zp-7qpjNd+Mcs5?w)*v#_kRIqy4tY{zR&jAMaVtdLkqR z0-sONZ**}P93t6iHf0LrPMCe2svo07e0{H4NZMv?+`#|*BtSBcj#%m)tj9X!*{ZQ9 zb8oWKjlPi9vhM6>MesC7VlFUXW3Q!S&#P&U=tN)bGMy31IX)CxO+d%T+^DQ^QIumh z=RBbQm@Tw=*@Z2C?kKIJcv_n5_*Q;)^W_gGk2AaZm|&IgEY9Tz@ttamIcZl@Ud%R; zbe1u!2Nd9-?q@C2N2?v7hZKj&Mnz@Vi;>sO_++XlTC2C={Fjo-8=FqfFZY|>|5#>{ z(eR!|#vInAGK_ReP%T(C>Ita7VWtpr$9FsLTJ|%~zEeWbXK#zb?=GKPZ+^bBl`@oA z($^-F6QP*Zbs(`R)RTa|*SXJKX!_+-F{=7gOQ1$h;!>2q;1Q-Z$)t?!f|pB>N^6=4 zi<2^JM>=F>i%(fnRDG`~SEa30U9bZ6m41UZaAr5>=&Oukijpuz=@j@?I zSRENY603Uci?pF(&uKtSU1_8{TAXU4o0se67(W^k2AczWrqSig^e;iFLsMEDzwM*TCp>1$Fhmk-NM4mM68`LK`B!%20XD2tGp z(Mh=}^J2MW<}BIjolpVW!2tu0htKoeo_&m(y=5ihaYDh;9AIg667q92S|HH$^{%qJ z4fM{Nso6q98wrjTfq=(nPg>1mU;?jY<96K7JfvEc8>wD_&zbN(JIlKR{_DecpFy^F zz6~=HZw(QI3-{(aKMwKnq<~msrtBBGXFXOW}S~tep{rcvTKN&wJ;s<9(giUQ)lAT)v zsbb7dtoy$NCTw_vU)@g)GJ9-;*+Sa!4U`NpbHxFn3nSgU&8M3es~PqcDdQqm=Qd^b zWa^t3It{d6YY3?$_Iozko1Y(SH8+~1@30mL9Y51?^{Ll~@@(E(tRWAY`oJ51HTu-` z@KeW@XXbPLLL)Ne1L{%27D>-G10f$8H9vddeoSl&{J^`}X!nK|j?8lCxjqY3P0@Xg zW8IUWVl;M2kbJ!E@O;*+#_&Dm4=@1uJ$6}n_OfQqIsfPZHBVsapPz)E2KLF=&F zPBT=cv|3&3XXC(Bi_4LVmg2F*bF9PJe$Ua}T3;$ z;3r$qj5dl>!GYx)^H!{?T()L$A=sUGO}*%Om+2`#`ME5u3KR?1oO*T9(eU&}>k#J( zhL&0m=g4k=>{1N5{~`9&GrfYz(U9G2x;<8@apfx(c+#BIJ3kRqgfMki>x@(JJbG$!U=$3!A-`Aze`5Xkw{e|}s*MCn9a~?UW!DGdqOB& z!k>=}9TV@J@1(RL-zpiG6LXl(hkq0%lr^cGx3wlFie&tos=BJbj2C6y#<^IAT>x{m<5F z3hwH(b)(dgAt6+8oy?e&%c7w&w@vzTL?(N}M65{IuQcC5D+!KGv{WPK)6sJ`*KMTf z2+ZQ}$;{ywe4pRCRArr@-}$z?l?2tDSFM8-C{q?0&(8#PC(k6eQK^tn*D}T$eo?(tF7W z#Wg9w-W41;1F-oG#c=9KDFE%mcqiGOY3$wa2EgkdXrj78n0w6=?O3+90a98VR!-xY7PAA|T)Bj<4FJcyoKJ6AUUTrO#Cc zdvzT&2G=AOc6CRG#qW8;bUmh;S4^t9d!p${zS2z-Itst%(v#&q?EYujuLvnO+UAZC zT93NVJHrB05TC(IyGbS{Lc=&X+Rxu(GN*FQPgwUZb^(O)CO5e*@V*2b%sgMPKdv>r zfPqlW^}Iq0TLI~jZe~&gXgk|Nm&`+JVrRIz^lB45>>Q|?H5$%!d<3tG^ZVx6PbEP2 zC#Cm8Eg%t6e&}%*v{#v{p!S!R>cV;KZi8&*dD+`pYA?1##C=gfrf$Mg94T|#ADt$2 z&6A`CJ+s{V=65FNq_b9dVMOUZ=&33-8WHC zJHQc?HCC3_zWBoG>E#_8pZRrQEOSN-iK4*pq!@|k9=w?5lmPWH*x6u0@c_IKvrOKM)Izi|Xz9*TL*;AmqjFaE!3kU$RW@nG* zpDwuoBE|~YrRYm8qhT1`@~5cX>*${XAqPcfYn9$-@rZ+lc`3}3JHte9b=}5|Rp6+w zKqs90lCP#52f->M7#kh=E4Y5D4YN^32Czw{JnKaK^4 z-))`iLzmhRk_|URKGFBG56HaK%9hile%kZa*`V?M1s*rj%!_z@#fC5GG&LikNDHRayK1$ecgyptarARA_JveN914tRHpqG9pJas}|qNQrp z`)G{fT$CKsSZItOQxT&#p`6tZzVwDWCFLfGzK;rb;@Y^|Qcq*Vn-7xB+L5yXeg5q} zeW%BFp4;#djYa=9fKAu4*iH)fQ!E0~tT-cEgZ@YaOg{Q@I?6NZwNa_#Aeo`1O5|S5 zj`g@$DB^oG$Lyp?XeuV^b%bB%Web={CRii9mR}I zQ&{f~QLRKT*@C!xFw*lq*%OY3bjRCcA0gNV{VK1X)YMwfD6%J#jC6`kwwfxZvGJd* zG)cWBYn&q9&D<>=v^EMZkhmUk^^&@6vSWu0XR=NW0}u28Wy5LEsgOz&lZunzIUi@J zXo&N4O_8orwq7ko7?qP0xHrs_dxEjmg}wan4nb$*W&qXc8i+QyqOFedllv)HRfc~-rQG50Y%ib2!WMOeeSd(&8Zlo>K%h); zGB}8L^h@z4{NB<$u*MpP3~myrdXvH=cRvT#P8}5-*u;atirdrshNS0pIO_@0H0LS7 zTxy_b3K*avz0)nrtm&M+lg`k32}2J6H)UY7(pbHu&14q&GwjqDwCW}+4zkCAcbrkp zYaq>%jd`O13rTOA%t@ZJ&YM<#l3qopvC5gWe~LYBoS+O#KCIIdN9!d=(Vk_G1NJyp z81ktqrKxs8YJjmvym6}&I*lb^Bfb(V{9>G&3Z_8aLc;9{OYjRbcBV+Q`842IwaMvC z@{etD!-7Z}HjJq2g70nDMF^;XjOpHV_AXe8v0SaWD`6vU*C^nV%6q5_4pYE}lM{AO%%z zQV_JgILJm^pFWm6@CwW7cN@mbi}pm#{~#{Rn!~)mT%1TWY?gt12>*jwiA~<)N!aDO zE#(G(YNtH5JTqW;&ml+HZwHG`#~WWbSfahqa< zOEH#t%=Ir?X8`RlggtLU=T>;LxZc`dKwC7;Gh4L8?D}7=U3EiPX2^j~>3HwBj(>_D zrvzF8{Sfx{!Urrf^z2_H33M#}g8Q92*I@^DzH6$a{!=T;bqa|N%+*x&X+)mRw4jmt z_KJKyQ0Veq*}D%pN7jd-K7_*F+KIO6QF=@0SaK@AA%@E(6v=n~BJ~a*LHcU+D>`@n z(!erz{-Q>*576N?yJuM@q~6(b)>!&*2Ru`4ao3avdwF-_3Ve!GJ}U2&yNrS^$cc~TH!^m@AhDDO~Ft#BzSJR z{sn}aCK3F@VtF=cM}pCvOXN-Q_js~XUE3ql+b45u3gflfEj9oqCW{o(`n@5WbRj`c zHc7oHMVp6x^5U?@hwr9ho?{SObo{;cgbi-}a_kjb(4zshLO@NosEr9NrZFhffv5)D zfOu4j%)sKuU;sBseC4zhAOhIqGGFi~vtVgij}iTj+M;bShS;!2o?`z#jx;(L%@V-5G!?ki+1yqnH zZIOzr>#pOAt;vOFt$f*C=cc;z6MFB|rdSE2_{Ac4lw~ieH^H^r6G9pmbrJ!5G68;H zOEzissje{?6u>z3PmZGpOm004Z`$D12TfF`gcRdZFk z1P4AiTw53ow3<>tHmbmaQ1;p>DA4;4;B(62w))V0Qze5!GpOomDqH=b>ehPo(Y^u; znAIPTaIQZlx3w4zrYE}#EbM_`7f|^}@DJ~KY?jVE#t2Z0j^baKME^Gg0wYocp7Gqs zLO>M*sQy!ke>*c1Dym4*nIB99Q2$X%3mCTyDE~J)xRDL5yNeY>SS%q73Mun?lXmdb*p0;c$BY+}|l)^~|aBj&;xFkWz&!xZ<^{CKxbT<`WcdiTtCjhIvs_(mHdjpgxU$P^j52$Zu%qlpgb0XtuMYv0s02~Bfih0EOI zg>xyQu~Hmr5ao;UXwNs{8Zo!o;TuE;2!w^3RujW3OW2EU(1^wz*zhNyoQki|G*3Z` z<5p>2dhO zq7h`^2NAgC3Gj&5hSVJKy1T5(Wv1_B_chj>Six51()?_Ja5V7de%~=1?R0|1Fypn~ zbsWQyo;%rET6k^Vsqw&@(4B0Jrb=J{(z`%dSbk!)o_UlHA2=RB?-CRj;@}%;3L2E| z;b_ku4oDajPz8B#C>HCxKn?%QVu51?vd5Id`!PUvBP`Xglf?p-s-V$iNg0Ib<%n}h z|KH|+%qZNiW^S+4VkKFjSHw*HAL)j}%BxminHRVVYS5G$#V}~NaT35&1RZP z`F7Io>=zx~X=@zKSJ%=pia#uZotZQp9A0er`NFRNt4c}Ey{Uk^YWQG8RQr|U^uamH zjDb&BdfF_M#GOxc$d@m8anW%f;JzxO$QqDQ1v1v7<2DtYIc6gKxVWX`ja0lir%1`@ zpm#pCHPX>$6$o%kySco0!3!fN)5bCbH4L!ZS5iqu(a=KHGl8uW$n+)HjwkzZPK_pL zW2D}7=o|^sE-Kjw;k;#`@N|KiNiS#s7K9Rt;= zY?M>8T)fNbF7UGf{NVjLcaLP_UDp1UaTI~s!2`zuf&XQbiP*twHP!q#$X}bjfGKpN zN(ibZQWOHa_AM19@&B0!$Gj2^_bXNbOG zvrc8W!#5}}zNHcip)1j~p3*KoPFWIfCS4nZMOa*b15bBnTz!yl|Jniu`|Rv))<`sR z#)E5}HJ{o2^O6!qN){OQ14CoyK21Rh*9~t>Dl;3wW38|Ri!<=(0vL`1h7%na*BZdE zh61zdB(kn)3joFdK$G}FXc+;(sfWUl85Hq5B176~deZ$P0B`~Twg6xZ0Q3TYN&t`o z7+3=ayns3!P?rS&u>=6e9ts8mz$joK4j6m@0FD5_3>2XZ6rm9SlmP%w0AK$IBRS?aMJM>6u z5G)|PT}qXZ7lAeG!xbG~+@ZJ3vLf3S^0&k&=%-?nj=6L^d*^mt4l4%Yf?t0yat^%4 z;NIMwp!42uDDdUf_WTR176^d9WuyB2N&%j@_hDU`rO7=)gzT5qi-^O6L-5i(5!PYv zJgP&0nrr?(iG7r!2O8kjLaPRLeoHYmLVCj6gb*i;6)J)`af@jV+ET8-_(61Pybo*q zTeob^^!LB&4a0nd8qr@SuQ8{(N7DN~qxSP+p$FYQW16;!jcZ^B2xccA%4hK9;ONO1pA%^V1& zW%YSTIfDZ9Vv%Nls%m(x7DVm}om5S;2xQA1Ps9*jg8EjTVL-5KuFAQS5OhWSxsCN| z7JLH2n3m&7gTEWC0b~8U54hk%|1{#lpJvK7eDJ$F#%_6;d;uYkuxcUXpDv-h4BB=* zAqC@DZOI|wnj!5!Vdp`?2waw|^bG@--Q`RR1g5k04=;nH2`%7LU0Uh#{`53_l{7 zy$>=TnbDFEqOL4L5oZZ8=2`XG=fE(m0zyd$49^9qvfKk5rCJ94ijDA8_5Rgc`J!Z4$F*P+{Cn&7I~r8m3v&9HSmHa09&7KCRL&+e~yH4ZD+dz`8}KRwZ1KYYG>l zMK(XimPPb+%#}OP(z31VDIj*4z0{MrC>`?zyC&uf%5aFk$QJiZ9_oS{aN~ zu5CI5I`Hj5_x-ztXXIh%NWmu;cTGLOf@!e&iAip3nd`f8)W%b~Jt)%n3a_YgWL=i( z>iqKbBE~QoKGts}t5lcu(4L3|A6H*^R|`hl;Kiw)Y0%!%j|`JlhE8!R>m^Z-gUy#k z?2L-%BHFMaTADQtbgu!%ig?2g*+p3kjZEIRTcTpp&ig)0pe`D--$-(9*kd*E!Jwv6 z@YHN>il%M>&k2F*P}n%#MXZPU=ptqgPTfwI_Veiu1#e3~+H!dp@?ytF&Fhx7u-)l^ zgCC!9@zFW{yW@hh%Vv;say%|d{+KnkF9kQZ)zOOxL}ulTk{&yH3(S9n4?S*=176z9GemBYky_q6V^k7G^$t( zb>DRrg&x-3ba$TE{@2ZEoL}o8laN=tY@VRmZXrCOubiuscj!Yuve@zM3*NWX^w+dn z`_b+cmNPLv##a#%-VuyisBatT1A%D=*b2_fgk`h`s<1=IB&OuYF+zrYH}Bi~i5V;e#n&qaj@_%^}^s zMni%5>T3q-npox`T{@(JI{Mn-`fmCfA?Ln;SiFlqNIVh{a|<*T5YsWL8fQqMz}MY`+((f_Q-#Ut z1tpK{XD17i(@`J+X7>Lh!3ir%=ES=e19=UoCqH1?V^ancB|z1|ivOL!MR%EkA~*xS z`$|<8h>yxG+QHD8K?>KQLa^Fk!I!=_BY(A;ki zl#?0vTHdmRt^cA?5_Xjsd#4ti0n(>#f=;gc6d%ev+~Rci!kV4g8J|cex!bRgUQ78a za)R0HP@`@@Ij+BD!m-My`k^4Il3CXMY>nBYH8;7NxYfGKsShNz>KY4Wtn%mEpZT{M zXz@^Oo{O!G4jP{duUxy~kvoM_sC^YupS9cJo+W`f_`Kx|)*4@B?HDizTsG#@&L4As z>WlF*dA>g~k^0bkMKej{Xyi(C5FX=1|5R9j3*FLN@W5^(-mP*R-i%^Y0Cp@aOJ9ZH6;Z`6KyZ8d5wPS zOUr~tRR8g^x)zLjJ zOQeU|>8q+w^_8f7f5$Vc)#uI%zc^sLG+AnS>y;G|Hfzz83a>Gk6?|${VV#<1Uak+5 z@R$p?o=}q=2BW~StfF0}a<+OX!Ccck(^TolBaT!UAojkdiKV!%ySxK7)kA;Xne>O& z!*#Jt7vjtPr>V$SE}^@_2^P*@Z6PVYBnk({AT_)N{@)zMgvbO9LS%WHLi~PaN`4&C z_|eWS)uvnPVP?(Iq?>aC3VoBBLg#dra_E7d`9m}or39KFy(CR9|Ml^>F=y{%Ih z<+PXL|IW@~LEQ#V+tV!w~ zzU3+$SB`Rzr-X0lgS<+X$EDxmi(V=?q&zEn%1v_ce$hB@09BS=w#J{Slx5$r$e-yN z$Xe*IXqu$;q%IlBY0ERkH(-Zd+m~CsnW@Cqw=yXRZjUa>Bmub54c+nU17xc9R?0|i zNdh3&yS5=w8yOimyoAo5k}1$9a-M-gh!S zjxc)24~*#e@;3x$2l54537*$h<<-m7bOrgwEadUd* zsxjJ!ijx=b6_q?gXWV-6XvO%(aEp(F^`KVkgE?q>iu9!@u}wjLj-B%zvp)^UlR`b# z-yP@_mp)r=XY#~v%Z$7NL88V7Typk>?v1Gp=VN`GM_!3})W)(b1eYsiVH>I^f`uE5 zkmew?e!gQ+3=-hREGqse&9I#bO|e9;9*JUYdQ zR_tI!yD7Lnn+&qc8yL$nZc&%2`3y0W?Abfn?$~6Qg&JQlzG+a6cFI?(Y1-GT@?6Of zx;k+n9`AxVfRHm)N;>@*mIxeMoj8DCP1yH_B{-+*wtGE8o~~rXg>kPZHyTZ0_Z?$B zGoAf2P!i7m?sG4k{kO_GCrez8ZC)Eqfw{ozJ9}K9#={D6EuNRCL4I%{l$gC=9b$RL%mE zlB>(`jhj&We`)_#(uiSFT3r@*xXirI>XQ~Wa^vQ%5(SrDZfHEx)BbWM0$hG&|HdS! zL#7HJTjBQJ@EeH%8ce@wJcSiKeu`@ZLS+gr_{QLGN6g-On;%R*qp&Po|ygR zhwGXDR=Ncpx^eJ+b?CRY$!~L^Me^;?LhZJK$5_5G;0FfG_O$>eV1)i3j7k7S2~Zj) zv8bL#J>aDPu=)@1Iu1p^uSxIo53D}8e8CMMUqiJEY*_wC{$=B+U;79C9|^%Gym!Wi zf~&g97+_1?1=gH|qFcP+3Uc-%G&cBI>yYrey(8%7-cMn&*MVW)ZKSE0+FigHjWi-9 zUX}XdPttthRuhj{)jzP?2!}}p_lt{ZaMVM?L|q!_OtJ$wZ{ML^#GF~Xu@!^&Us-&w zouNy5X5d^@p;kof%lO)LpIDN%}IOU5C1%= z68FqnX0z^6`eM%;OFdVu>82=qdu2=h#g&?(NeJ~vSwBTmSoi!D_Gy`YKj#(cK3*Tk zbZv3c$z~EwhM-Z;){BFdbiup*Rs+5tw-T3^%I##~98aDu&&5Y!n;u75txCVXC4{z% zE5R1J6t<&psA8O>bP@(nBZKEWKbxkRh2(5ECc{G{V$B}=LSUHcTiRERyt86kNgu`9 zu(_&eV>_NJ;BL&F4*ON@azTk;Au#9gz+d{yqA}?q*cpidVc}GIE_k-)iGJBY_m){J>7vL_|YfE7g9HdNfU4 z;4U!{%vt?*&IYrGm;UW5-d&7m&!BBHNr=|%o{*DryZEwEqtF7UgDoH?`mP4pa* zuHRWI(zkoWmbb6mwb=~6t>qj++7?H9{}J5j<-2d`;6Qn!`eCI!)JOKt}AKfXU6-P4RY^a z*5dLc^`F?<8-9ImzF#l1(aTK5gq`G-{1fVCiF2`;m3tpr8BpqvT(S^;&xPW4tshb0 zPB-0Vo6s$n+&^V@WtVrmQSJzvn^}IuqUH8ttmM%lHJI`# z#-gJ8pV0zC_P4xITsOiEieH!BykES8Exp@cH1u@gjMV$WN1BEo>|t8>i)VV0?Ztkr znMee{bV-PUZD3bDE)553K9D*``18QlJJ{t< zSk|q@B?7cc=f#mf-7R2qi-YvwR?GPiftl^-N28;&;YOG}38?$r6qcZ9`YXD9p`*VL z2;6}H3I%4cSIly}yg=yeHn)hy0y6>U!wdxSrwc6O|BxUMzz*3Ckl{dDQwsoqUo5@E zv1T7|h3x%r$^T|_2psPd9CMvOY-0{HFbinF6%M#c??a*9I3VE#lne=!<^iQHK&g~K z2?r=$`)>&XVZ0A0B>_r6T2l)EV8D*v5KuDS2bBIpf?NG~#0Z+&^2?4bk=Ye?yJoTd zQ!Z$HV^h!ub?hC|BhJKNC@IG;1zMJOiqvQJ%P;3rUuoUYvo3_7?jL@%5gbz7P-xJn zYouaS7yFt)e{HA@Ns(mpLm+0v{>_r*`ys`$@P-F;jhsxc#Adc^gT~&QU8NCae#oT1 zZa{yI;PI}EDB*o!SzY22GtAgs86#Y-WODKOY8Up`*mUENXQIr8;9yS5vOOQz?UYsq_8 zO}o%Xs{R|M=L@eircCCM-Qv7k>B;9NviPmn$z4#BYmi5M@f*=V2oy2tK5`uR)`f4b zx;7c+{8T{mgOzo1FsQ6RW#W!XaoA*b+>w0M(Vtn>d`jusu#7gthJZd_ug;;$u3&{<5Z+xedTb2i-ffaAbWux z9EfWqfgVf+GhyNWTL;DSHwTNQ|2J+eI!$2~QUm4wmfX!s3yStXt^bFv3hz}<6>gcY zKmN@|)nVp;@l(~qQbxSp17%S4U-%(H`RgJ^n^s!}C2n_Cb zF1;hZ$!g0%K!1z0unXAiykF=otE#QUmR9Z0Ysq&A67?2mH(GtIw)RDRAE)<4SzwYq zuYY$M6B(A}aqNG9PaN%kfEeG5s?wI&iK;?6fh=PikcGiTRf(MkSwok`MTUo8j*8Ip z)<|2r!TdUAF`>5aOZ+QrulG55cYMdLGCIJ=v&ySG`m@Swy-~QRcJvY>SWje?OL`wF zxqcS8kIr5QPPu>lJ&eP~mzYc|#wMW8>Bg43{mm_R=T~W9zyOy~4;Wk02;)Q#7>2+l zU~{Z1s~!EVX9}6YTx|q&^uXl~^biPeVJsFFu~y)s7YXFuu6yJPl*!yt>u0@23zO zV)C(H4aghTaC@qKB}-~Km$!M~F0x-@!l36wuJ?(n8}kaq zD4$k`W$={3N0^E}wzoxjnJp!FiIo9>;1Rs2zahjm0d zr(-N4#<4xLHE1UQtwn$rZg+!Kfa{fTDLfx1X%{tzrMF~BK}5NM0)rcU`V_cP*Q_(_ zK7%KGe0dfID|*$97VvO`LWkPHeDG9R>Oi8i5+zNNw&}-iME( z-XBB-7sY`Z|6_9NVcooMwQWwTHO2FFa1U8r_W)$a9lIcAsX0KCr`RI$w((7gB(J%8N|t0A=`A zn<*`Ahr9O&Og)2Mo2&xu#3wI_95&S8lUM1V1?egt9@3O_-C$Rkx*D~X7D39xgM!%d z$%`Wecu?zGnY1t5nSmV1$3wbU{g!A3rUw+ARmnc_Hy`cAy1hZ89SM|5h8&vf0{LDVSxSh&6>NjumI%{iPk#)RXH0UgdLA^#!-fCCW%KQ}U@1UPDGO;~W-PTYC?sln*_<4>3D4Q(|0>e?0i>a5|F&cgAX0YM&mu=B3#=FM7* zX2Yj!Cl@mi+sFvS_C6$^ZcxRvHCNG1qBj4cl*9_`Jbv9|{{Nxsuj8V8zW;Gp=>`R* zyF^MPSC^%fltz)3kj|yMq!a{}ZV&+h0YMrhB$q~7QdwGwrTd=s_5S?6kNcn9>$+y< zOr1IBdCr`J|?~honhJ*!z5t&1F?2s*&K8g|F`}LN?6eFCm>NamPl^oe(FY&T< z&VmKJTeYUQSlyBSy)yA*cupKe4jC(ApEP^OvhtDkk?YG~#CQfZOB<5GqXzB=1i9yhor0ddwGqZ#;- zL&|a=Yk)5l9bZ`HB{b#O=Os+nWu~vz#ixr=SyC?0za8Xi7N=5sPyaSP<7n5xX_ejn zi}(&>rsf!)V}7AIj+K}q^jLhmlb_oBSe>1?X znxl8(UH6jjqS-*~^e0L5cs&tBxcIlc<0SXNgGzC_*$$kY1XZgsE|2S^v{>+;@}H(0$D38Dc;x&z zYnNY|r}k5CX+NyB=8PTgSt+&^;@tfN$w=Fx5sn_U6QTUJkb|&Y149;S{%N{#tgM zMc+D@?{V7QrVml~-~BP*xst8N!-b>hQQfyjvWsBA8fRHUu&8@ClIbB`bvb{-%h=$% zb+$7GNb?|=pk^Go$rtXY!jLC%@`C4nh66bV>T};-ZxGEMk8uT~wUQ@)b-1Og@cW-V zopRXKD)4SQ{LITfD(AKTme?Cz)JY@erLqwFmVmM)*7Dv~-_}w&QETK9XG7?5U%)99 z;(V9z&JP4FXHS(%W=5ZYUW1+<5revB%J+xa&2J~i(0UE_K`AI`mzdI!_ANb*HQE(L zc(&#c8>H1K4t4R}G(NLQ&jIeS@*w`};~p-nl=rQi*Oz7a%)>lq0FDx@?g)Tf)SG_7uwrNiTsoX`@1#vQ+ugrhs!L=dD;E=m+63d4b$Atq*UO4`{|rls+`WizH<|un zN666%t5IgMui5c9Eap)A)z%mzrVK&Ut03+vXCfH5HtadOd03e#iMjrnyHr;3<(OwX zYF-P!{!g;Zm?sQ4ESkB=nY4g!jEec+je4FMQYBq;J_OTG&M@THa*>epD|zg3emN2r z8ev_1mF{^y8~*l}Yi(>}HnO~p9n{uqLqi)^#!Hf()*W0UuNEKIm;P$oc}w=jzI#{W z#q?kd7|6qXwpUYu+RyMCuKTy9>QICqP+Ln;4avZ$J4PARKJcoVT)gX{F3EvS_c`lc zJ!uUkEo6Meqp=4wj9a}OTPzoP$0t}j$Ss1azfhiPk2vz(WM~J^1Me>fpIF2bnQ+lJ z`UrNbp<6M;=$i`(Mezj_9Y-IU{DM8Uo$Z$i7F<)}U*ztimUZNJvzy;d;tfx~0*0j% zlGPpk^6aJ<&HM`RQOs3%*~x70ESCj0J4L$hb{hUS^-T{rcSIV8K~rFZhgn7CH+*D_ zcd*xKy`?_r4q?f+v>CvAGhp|Bg=AR&@CQ=>&uPmk+&}QnJNE--rKf`cGiJ_XyHvAl zZwC^fJ#tR4dtJlC+vD!d5V5N#TkwW7I|cotzksJS)!-HZxT3+Xn`{p9Sly`D703IV zdR9lTZ~?CwY6ekG&>LFuRl|1i5|b~xxzvT%%2xoC2DY#9X%UWh%diwKiZdzgoY6Ia z5H2?)C~y4gcns4nba{KZY&UEZX0pWT?R~a6^tI8IsD=rJ?HBB4=nO3T9pv&dm-^!6 zL6%vtC7MW2@_+poA+Cx@!q<$8IEP05e{D6ka!F{p++YI44hibQKe*q_mM*MIbh@J4 zs!tFYxhI~#0H6J2CpEo~Xe#A$eLyb}(DS9;puuP=`~%w>!l2hq_tmdjY^eWiws3*W zhi7$_)HvLZ0`+0d?>TH;b`RK1hdL$&6$>Uw7gV;#Bw)0VlsVZ2PS4#N)JsU4Z`-1Z zeZsZJxGgLa@viOss5?K*!ZzG*O};LWIhv;-Y)W~YOo1yJ<&a-ajuWgNSY2(a5p}7lYv!7<8V{p?)R)rnB+9b{71Qlb(W$h`w z7Zor2m{W63u}I(wt@po??cyTi4HX^PoR;#MwZzH~4li2{Z3H4n7ZAtT-&gJ<8&ErO zzMtjW>c8dD1?O%*ipu6CZa%p1Z~KZIPAm~x6V=WA-rmth&7lBiZ3s40%+_5YV)bsR zFuW-nzSPV@jiB!hL)By%1(-xW={1V&vdOd5ijA;K*Wy z=$O6AUpv7XL^#2@8lnspnO=lFVD+xApy2xd+O=j7Ljg6BnjqNR49$)t7D*`DxaLGs zdzEg=#j`kH+(r!-74BkrpH@H8k=gZjUST;tUb)$>yxO0Dub%ldC+Km6{Kz-P(ut>I zcknBy(6|d3>2xPsH`I-~m^PBDa(y?sN&BB{CnDp0qn*?GcDartiBebkK=!#Q@5JvMi#9$@} zCIBXAxTogt_h`U>faF?HwH)wlvp^7-BC_c6r}f}of6<<%0l*#D;!^G(_{h*}0)1v3 z);Teo>xaM(7pr%k!fHKnhw{l^vBTuB+(Vn31XmcnT-rZN0BSv$V9E7q@ZLwjOT zBVI&=*D&8s6oEeQZ=WX5$*a|s;c!l8`cym}*?igsIQ=dhuCxv{lFCzp<@DaF_9=IP z3p9jfZm(t)ZE=hAugx>al-99uV}u0KV$@sTxIEHrPhn*93i+?_L96eNeptP|9WBUDkZ7g za!{^aro;p*KvlOJAcbn9z$nC^gvrPr7Fzwi^$r+3-Ops{PCv}QxYf*Q@~bA!pw*^F z3&*KJD2U-LCv;QN&a`ekb@t|c6R*EnQA?bVf|y`sE}1ntX`s&B(GT7UCw>xEU;+3{ z{M$n}R>iEm3K`0#f^F`Ruga;13D1BI1n$=wj~5DW255g$-f9Pk<2PUEM9=eo+Hsyw zk+4|!p!{K_!DfJZv9O@);&XS5ns{8^JRoF8{QzgD!T&&e_p_@O-yht~pUqPB0P|d( z#Isi(2~9A)A^?8*i%MFIoBrdx&)p*|_r)}~SV3@`+;E8+df8#c)@x00IniN z)oje&BcM~yfg%<+$xLz&N8ae@UX2>H0MD*=B*0GA6Pzqbe&a|@ie_$gra7L6sM=kt z9P*K8+oo&(sWL2D`e1I6BA{VktWZ=LNj{P!3OTkd8!Y8 zloRgE?Y`T$w>WlYb1-EyP8)|P@zfWu+)^;;U<>NLoA`;@?p8B*PH~a2Mcv3wF~I`D z++&^OGCv23c|4ORd=MLu^aSiGaX5$T$i)VTKiOSaf>KI&X14@x2!J-64pe5c;)ex< z%7IL)FNYi)->3Tp)uB@HARTR+&5;DgXY4YQY2}@7QMYcgdA+TeMBNHu*ndm_mkYpW zA>Srs!^e*E43m86`ryXt*pKJ{lc?L@BbQuOQusAxgANoXkcN06vvK{>apsLTS#~^c zx(Z;kP^aPIiR0`-`S632GCmy9)^OS~r<$XMN3uQ~v5MULZsR~)h7V_c5%ef*(iJXu z(8SVn!<{9znA0xkQJfUaf+=^Xp8w`%2p#r#@Z%Kg_v#V$&g%OQVT|9?ZBx=9+8~s7?e&sDh|54kr zy#7`Ax(=PK)T}beiy|$V_i6>w3!A&;4($2;)ET`EbAU>=I@5~WG%hg_^TCQ9 z*jfc=>|B8YVQFCIG?+dlLAC?i`Lbn3vy?>9@GgSg^xp-W^8FJ}B{ zQA4L;=MVp{H|Ie~993PxOYU5Rm4@BR+Tc4@2WI2t{!mL?;kkX!6#LD2cCKRoR`L#F zQE^sjmuM@m`B{5{5zeky$;|jBv<>_Ckag}-mMp4Smk(IGJf<@gBWJ9QU9T>K9F_9z z8M$}n(a}qM>*68^r||s0V=bz25a3 zRCsfs?0>wK2F~EJfTrlgfu_`fOso(~J{)3eMxigY(P96~6oyJA(^Pa+jJU_a4Ilu9 zO2geSRJh^0|CgZ`lL7U=44FzTU!Ocgs_L<&p`!g%9NDN5=0wW1b*Wk!M93(B-T}Tb z4^ROk*;)_>xF3U&AY8*#2zrFo|1wx1b_Oz^!L=>bxFGC{hztOmQ;!lhqH3#i{)Zah z4~j0{cqZXN?t1+mxGXmVrNBV?=n5e`ksS#o&bf2y5n}j#mu#KLCKTtic7S6|NP=e# zTTl7`!go=;jKxUmX&sHB)bTlBq06=$J#&YEf@XurW>1yDt2@Xw^9Qc_^MWY(BFuqW z%wj*N9%e8@a<;FN_pfj{3e*Mr`366*n*EDw=2pA%e=9#FP0!vJ?N~>j&%KkJ8SjKt zMa_;yH4ugtX*0gojCTC~zj3bfq}`WUSa>bZZ1F$xsF9wFj5@iT(bhEZiE~3|>{E{% zi=i=;l+8ibY6zt`Mo@$t6BiDI5rs(cXSn7)MA8C;`J~0)A#LjTs7BPs-}OH>;6Aoo z)g;>^~gqjYExS8~L7=dSlm3!qgT$HMZ;WVA1{zjka0y&rTCrWpC-=bZ*0L*0ZB@ zakC|ao8X&XSyOjX898nZP2nMl5ao@UsYx6EcS!HF_gmrzrjA9RKGE+9k=lSa-y+Y8eCYJ8VjgV&l z&H(Wk3kbP#EdsJlC{NOdLX5X;s+JU*XIWFp_b2-?)OF@GbPQ9F@|0L57)a85rx;2WA z^6-xC0Ask1owm(5ZIUCJ&19^6fwzM+c$UC@k{kzxb~yl$C*b066r|!F!(E~Tu-X)U zG`pkDCBGtUf&+Awoor9)CwWdl<9U0+JYUR>O?h|oFabcrw!AGX5Spc0#L41m`sXci zGpG8#dmv6_qTU9U8||?K-hz79TsCdqJk&#F%jbmyef7}(jo6iG{>zIfURmFu1NKhZI2(9})wgr*H10$_3cEuY__wz*CBVuX{kg76kPd@!JF!-~2-@pGzVio#Pj+6YATftyZTM5-@jYyedBe81ruy)An;sY3~jv)#? z!_CUF zbLr-3LlbL^>io~TaMQ^zS_I{(M-nN1Oxsag!^Gwf%$ZRdqE7bP#3DJ4<$l!nwH45pDLiWQ5T(}rO+(|{Q-Y9AI-%aLuBNNzAILxNE3+$%G$(k9 z3N?Nl%Ee9hgx?cIOB8RjTQ4}CJA9o80Ur>JTDnZ8*`L;DrPd&{6~v%_UUT8VHn+(* zKd&q{k5=w(yca(MY(5G7N|q@5K(JuYU$i;Drm&dv@TczN@(k8s;R)93ASgn7cb|24 zfl5kr@G7=wfRE^(H&>hSP1?MEBAzhLpvP6fzVUJC5aaig^r(4l^{kR>_JU0E?VG@U zSkn)_qn7}JXciLG=RfXyQJ17g5;xbeCEw;6rkt9fxQJxUM6~(JnY2D=>v(=P?%o#M zYCjz}0h_ToJI&sE_1>|0fPcg`=MNOAEBH47u)^`IEEAM<2zflN|l=ypO2S9ag`engo zh*V33MXjD-Cvo-t$hZ-Otq9_;>9^YGTe%*xf0nZep3DeXD;7Y|vf^mKZdI2!XK^c- z6c9z^PMFPlo4HuXr%t)xl-21+vd0~-1iuu_%IZ8-P8ssfd%D|Fr$XyOd-<$)t2q1- zj?9+Edov+$nRo*%?n}jxBx&wFir6tT>>#QC{ti7+%lHy5fy`E8 zM4#-inCegg;Mt+Hhhg*EzN{fHLiwo-`*@Iy#4=lI#04MpKl)zP^RrvluuA9sy(9lk z6-7WdxTC=eZD5Hdz$vqu{WMrJAZBqPJ#zLlzO4YB=CBTn$UW?h2-z{sa9Ayl&OJOO zx<6qBP2M{tk||{r2sRF}q}O>tQC*^^5jvDVA0AKtBa;B0!XQaIG-U^xD91NO+dL7G z-A$=;kA0-%XUOq^c0cf7?@tn-0~q3qD81MzJ%%M!YUED)Uf1Li-wp9_Y^|bb|MsO; zN8I{bp|pJ{x!cAwnuG_yg`6qWZSnf&&u&ZL6cTjzW?gott@PcN=<|=!FX$(1Fxj^o zvIzyTR7nuh-UMp5@EpKZk2tI5+jeIEvV2kJu@9|9*t=T0B* zd+6u!I$9$37bNSg>i)dF=f-#9=gg(ALByEJOn&frl)!Dvg7>7gCEl0McGDL(ffH}o zf!2Ytc~!R+NW6p|<6!P%lo)WGw=TX&uJA?vT@iMpl#%NN@j8eDMu9EX)n$XEjf!8bDDds7sF_ovEP4V>hGVM?*X( zr0K|ZMlU^wUvF>Ao9%T?;L1SY`<%xYs#kB5mt>!jRQ_y zYlQ=QZ&s}FU=l7UPdlyq6zns>Pn-uh^ceYB#QXBtyoMQbG)r#y1(R?3eoLl|Rr>bH zzuzVF7*&i)i}|s(lH72d2x_~kUP(s&a~9lJk}I5DWhb>H%P;Q*$}fXnlv`W3rK8&N|mI&P{^` z*mg`Pp}^)*EbG9N)vgL(?w5=H_c23L;J$;xYs5%U-=#R~+!mcs; zg>nLF_J&?p#w8WUdf{^nL_w0bJ zk118BB%nDc5OL0vK^{p!$IP8KX+w0dyP+#H8$462Vq`3rn2IH{W#GJqbOf#+aRr<* zbyOC2c%gCSt!mh|CsPh@1Lr`GKh928(Yf-DY;u6F*S+h$XYo~Ed}GnH{+dhZpqp5! zv$z2IZR|Y%?=A@gJPv*dI(xU>xcRIw4EQd6nBB8cbSu;uQ9%HK3WNv=e0g_6B%_40*HGydOy4NRVgsvb%nwzJc|Y504-Y!xA|&{6y>Nu#*2g zNBx@8jBfaz&8-MI+Xa`!hyy=INij`J5g?epnq+O69ooLfII2w6^Loyul*`}x1p~hl zOX2=F_tTmK%$A$>EY-*}3(I!g`6lsUmMXPnhO?P`=7%9Kdj6n;3c}bz6yDI8y%0wY zX(yY0(yklFGL_d|z~b4beCnyrY=Kj@P>VZs^eN=l>6JJ$nLANkNDC16x_;>dg zV7Q)-W?9@_%A*I%Em6~w#{=P$-m*M>Ki}j&A0Bqz?@r92;Q+dCZ1|P3OJa{hxF>+L zu#R^Rr@MFGh6Dq*o!yyh|28yOgioG{OOV9{E{!jyu+f&^+PRHGS3QEJ=Jva807^*;vZ z1_xOntJfPM>K(g}NJ15Mae=LM!5EFA`jL8$vu7Qa|J5eg5=jeb;GjYBe5~9*P|dm> zJ@D!ojtMZ5H%u25)%Fls+)2u&ABBHVwo?Q96;A&Eq1|S&7NuTDGhuTohgpIQ%)K#l zRD$33c8SBc<3XRW|F1U$5x(CY0*#W0u9h zc~YCn%K|;aY5$^uc;3ThHhCq_m6B-PI9$4k4lP*Ot2j5^^h>Xzm$@^qh)r+A!)^H9 z{lzNdGKj?5bz2xdmkOB_Zjh#F8*->KKD%oz=||Lg6H0Z^^0|b#+2l-E;9Fb9^8yaM ztpcauNl%x1msIbFd=y4(FaJObIEZ|5Vz&wOFZ&*;2e7S#=1i*NlyUW8wcp@aw{e7Phz@Tb-sG<IZm5}<_2lqOAXw11N7Be@w3*X-w%`Bdjkj&=zDP z4v3aa2};m5!cucAR%t^P3*6+c8|Pd{)pT}l-FDve9lovh%$-o8ra<5(4Iw+P%$ItV zfp)``8+=9OpBixtoDEE|)YQTVrB$Qe2Op#I!~}^bsU(tFlsjIe=4uxONc4Zl$(+?n zy|KU)LSFSihMPQYc2+<2hOugPQeO@cWe^cc7#obz&B6tF2vRGHrRd}i(9Mx6SAgX1*zjq@k{6l zpe8-)Of!NXciyM8@<7_z4rNLtsI(yUatwNHOn%uwc&7(*%+&fZF?pYd`BByL=**lu ze!I=$YZoZ6^EHks^5O)>O5jf?-@A;KEi26jj2Q4*pR>^*@we0m_Ld|$<^S;W5=W1$EFCYz^ zqxWszV|q!%A-b6;z`29X9OjzN!jv zPM{c5;FLvk|3tNQV(mob-|6PutN0()nU!fC0}6g zQG3-tte^lJ9@c$Cqc6I)mj5koZ7tNBGm&Zwg`N$e&gFE^y^x z{K{h1jQ>%ocR-#>h;y!O&9U}as9}min7QjL*81aY%Bw8A)8`N}pqq%tAT$^b63LCY zJstiK)I!}r;O*O4#H<#G#_n4M@w78@5)e*9FnVw7z_fgDfvc#AsHxfXgTP}4@Y=<+ zE)aP9m4>?rWl~);4G(m2?7Qr$=Wl405MR0a>D$16OwC<1XL3$ewQ}_vm3VHKlT$lq z;@j~W*?NR@>c8qj@?28WW<_tbf{^2Dw%HP)OHkmzt9AbTlUoh=sIVXloV=aR6h?Ln5*#SA z@c73ev)w9)d_2$`L3g4ET>6KHx{K@bUwHMsecKbSNE_hAh z)O6vaOF+o!N-z&Zyhca<-plEwd2x>2`CWgHh!zW@Or>41={Bun&+Mm555|w%cUps2 z;@?uNRQ(t@=&xYbWFT&y3%=JtHP9KygFXJ4I(CWw^s6@ak)GThcj6vznFW2Cd z*`HkG&Zqo}#zwCJC=S?w1b7vkG-3`RWh3{3=Hznk0Ml@7lO55sv5z?|x20tm45cRM zkR5r(#45~w=#1XgA9@ViKq>7zu<#x}z8?sFFPU{gWoI`?_J z?c2QAgQ%!y4AKi|f@H*VIWdnNqa>XxsJGYYTWA3mrofU{#@Hxfer2e&=m z00jC_hfJ-=e#fmiX5x^=Q^F&+f~x#83j(-j42oz!j`}ejF*ACPs7sRmS+{J0n-Y$LR!Rmaw;+^l3%Dhj7xT@0GTAA2QeD@mquZ9Q*F(4W0Aq|bUn+rc9?zdR)L9Qb z^&>U0DKF5Qj*>3gWyh*@feUk-P<5rU+dX+uK~H zTvn?(nAoK)d!KADn8*uhokH1S-jjcw~&R%CDS`02X&0^f>u1@*Ut1hKIu50cutTz&A!-+S2Y(`xJEV;t9Mqi>wmU z8!N>mSSdI{+n&b*bg&yQNQSrCzOf%x2PJwM`3!WQ>;y2 zy*&Ps+~OZAs8NY6*$MPNrikIsOokhFE{kzQ3o6#;!Vdto9~f$9KJr69rkvo~XMpSm zhOGZLmYzAQ%yZabT5jRRVdiXHt8tw6m5-WZFNSa+AdIT8Lh%J&a*3~i8d6)cT^H9X zsK*n*g#mg>dqpPu@IiZ8?L$@lDkevG@*%}<*qma9UB3@_b?X)@(Cd;Yl+CFVDvzox z@$JS!pj=$f$`&?C-J9kFtAV@}=hnZ2$LhxMy%dY%@Vte@x*{>JTtY{;+sku!%tGDY=Ih1kkndES^YibliAm@aIv#}m2A;rs?J?WRnX^k} z9QC7lk*@R?Q8dRMr!#Y0vCQo;Y7mf;z+OM<5bjFfY>6ZOsMgsr)P#6>p`1J8d`D6} zAcr?n7tzy`Sr!efQa9k7==s!34c3#fH^0)Q$u#k}jbzSWJ7U1H5eFy#7R<8mddnc| z3D)U8-}zl5_$`ry;|%(R`bb|hL5;OTtZz)aRO1d3A|Av0)4PS{HjG1|Set_w!6^-1Q12 zojQH@^UYRO`lItiZ&HSUvuAt$0|uE*uQwu?bq3h~pkD;do!s@b1=@ z^Ef9uDWM!@i8lUyiFXJ1WE2+rGydq$~z*KjPW?dgekr@}ItC!YY}_<3)% zez8(mV$YhDjRu;ZC?4!iAmVyxgAaq1xA{mm$+R~Y-=?|W{`3=~AD3%{v$rVieRpJR z_vsk78w7Xq#CmSxcvLD~Z}~%IvfeU+7G0k0K+PwmF2V?N#a-2Fy{_=J2*LVh7X78N zTVeS|x~wFi3(?n}Qr+{|MFqsld9tqsMl@_dgKrA0sD z!~ec544i(M=^OC#rSkUF6#^}&OOFc9wxtN>KcpwYbb=cyrz1@MfQ^D*Q(?th1oCkzRq&Xx3+FUPI-#QisGw`xA0! zQ=_e(r_oKzA_DZhX`%w18jMA+_Pk4qL$0kvE+d9NI0iR9v>S) z%2U`@wA|k!!wwD`kB^dMPFQPGFvnjjl%lsY6qz)$zF4GRj_55v?+8x}x!xGk&4u|* zjRc+|U;@KEKe77m=-{(CBi)wrg_@tbhgEvE@Fq%~20hg#fB$;Vy73iH$kx=HkMe_G zf_sEjJl`)n3Ho;ugD-vBea_p!Kyp49swHAlJ(syRPj&^q8)#*V3(-=e^eWVy!QgU8YN_a_dRX<(4XGBbzU|vO`ds*l_$+ifQHrWrwy_ zyUCwn>^V07UmdJ2L+7r`Fc0rWtjca;9j%KI30bGJuY2Dk2FhXsJQx|`+nO>&VRR|# zA>V@(%wv{6?v(ss?FRge#um>$duH67H~&j3z^Dee!0KJOI8%(Mz_}h^{1269ZP?V8(MBK7(>&)RGmxkDpIwCR>666t-_l|J z3PxQ)GWPyZuE*`OA7L zJ<-XNR`Ko~gGE!Q5O!wsr>CQ684bbG9eS(09fta8cpgkxmqAa}Fwb7~$EH?Ot5bfM1;zptzvYJWL#dh@bA zGq1#N|2JH3~8+iH*-wFIuL>%xf?ivbH@-Bcf+=fu&F)bKPe@00lr zj*t|S$9B`L#njN?Uk%6X$yxNw&%QPaZrd6m%&W@HVX7n}(JH9FS?eGmkn65)}}&^BfC^o)@k!mt}D#NQtf-QVxX( zp1M1o>-6rre)fxzTmFSV_H*@+MIOzoPrKIn46dn3lHrZ?3?@$fH*{4}j`OX2CtqzEa7g20BIO_$j@K z$13l_d_2haV|OXcO6GWQ%?8M~+jbcFX7y>9cZ1S)B1gAqZGO)m^y2(7zhEDm+)(7j zLuSmfAlGDmDQWMeBv4Fb^HpCW6(gsq=_)r~na9L-$BlnLX_Lgf>-KL7{Dd`elbBUU zkh%T@3K-m^IW&=i=<2LoaK{l9@Nqbz5?z_|pp+<*+{h(N^U(izX78LEMkkljVfhiG zQUsP7a*l>g&13qz{avHC?H`-+ygBcT`@z%sozqDw`1?NT-uI{Gy6xNo%rUp9&Fay6 z?| z4;Xfs8+z&E`2dLd7vKDr@+;4&2oy$_J(u!bEOom z4G6~+cMMgRA7hF@(`L)lrG%C>sx2e*NTR}9TQc-omoIHDq+i35b;1W)LuCjw&z{r# zXpStu_X`_#r!iI(n(lFl|2yD)EtnxY-G=>!2ntiJ& zfV^qlF%ug)Fo2^(_|9c&%i;uoyHrIqy?EYsM~%D(^uA^5*XdjLnsd&`qHJlox-JpuU%WERZmxW7$k?{vc{mhggroP^quT=nA zX=jr6shi+xJk_7coT9_?_sF!&lkKth-S`6Z{p3*R(U-_SOEuze4W!reCs#ds9-jua zp5$CV>2C@l&{-~Lfv`|vQJ!d<4>7Q)RuLy+>OzmdiL9;M#`oA^JBebH1^Zw^N|}<5k1_|ze>ht z14I4Qhk{#2PbSbj;qC~Ga zVar9svoWl^UDypKNi^I7^zZf_yPO7>>_vWySlIDIKVnazy=MX28_{?m40XpKYUqN9MXgyH(++RWz zv=zsxTQ&%RFtdf*UZ^M*(qT|DR#6<0@}LE-im_;dr~qej3@cYLUa`Nh#?dTTG&g^z z#PVMNWPieQm~rX>l+mC1^<09_nRg>EM|Av*F5P0#^^ut;)`l#B=99~SGj#kjx(g^u zrbGl_YSlIMa#QMI_URNO$JJGaw!idAH9a+y)8Y0EyCa^B(#WvoZLcj4#;-hNcAb*YQ z{zyLeIZ&wJ@e&EU+*9H%0~&SDp>>`L`^l@T#IVZx=ezyKfr(aJ35&TA4<9D7t#{_R zNEI-?QRtAFQRjY}4cQ%~VbVIs%S!{&PJYJCTwvdFojt8@h6Zp;m5Wr3*_-j8Oz(Op zX*B}Q?%+Tdyu)B1h(d$ixNRgrS*^kow*!pA&?st3`U+qezOvAER(jp=kKPY0i9+?F zT`_sT3zrH|&v%9j0ZQ=AIs6v(<4HL9*m;i-DQ}4ve`|94D5#UV>2(8^Mz8^)Z;}5GD-r* zcBxZT>LyN3>RZU@KmMXC*zB8R5*0|D2x6!|k(d#ap&*BLM!mPrxoZgXRb9?^xqK4I z0&P?Us^+W(XrT4%F$_+g@ERB3*A$i4C@&)Y`o5oRGl9u}Z?;w$??E-03ATV7-u0Z{ zP#!jOj4(>KPoWhfE#*-_!)%_DUAzm7w8f}OlkybhXzY}jl?$jdSaB{=&1@V)x6N2S z;XhseuopY#F3)N-_am0npD}DFpV%VL9Zj<=CuCB z`{dhP#-Uh0;DDC?_@@@C<3_m-JUwLqEt@`vqkZaQ5lz!Zr(ZPro=xZXJBth zH`j7K_+9texd^Z<6MzCaiTKnFASwQXtqHk*qw(=EW;BF2H19o+3eMeJ!={c2w6HYu z`cz8nsB(r4q_y~N1f)8eGNRk`O>S4d&?&o1TKo32=jbvv`GuWN%(4YX-iV9wDeb6Y@1r8mp2gf(3&I->({!*Lkw*2Sq2$Pa{grm4upygjY+4>wfAm7 z;-u5lr7+*4x4L!_EtO%_K!PcExk7mpYho16)bQ9)j7djxG2K@AOzp?*>6;h3{*O|Q zzycwgdpkVg1Dc=y6knioJ}vf9Ad)eB8Zcw1@H=7@=g2>9Fd2+RqAk zwV<=Y6J~f97a0_(CQLcCX z-=v+Z`}GNJs2hsi1rITRdV>Xp3Py`e}TMzv&(_dag<=l_qduZ)W$Xx_x#-C5i{xCeKF zyE_C}Ah^3j2+jf_xI4k!-6d#nch}pz|9gLT_vJoq@61$pP0LeH)wJXSJ~E3_!K^i< z1l*M(rqoriXTXYI&U+B$Duc-x_T#_i+(I+B4|hP>3meOKXM$RQCj%R1(XV!!V5d-K zXN`Ns`_Pe&m53=r{p}WdJnE^QqeU8>geb(r-+PiF0Ib%jC>GkuTh!Q~8PNe$6ZyA4 zDexqUllfQO@W40fO9TPQf6Y;#dfCM@kf3Vq7(~Q=Jir)VU{}ol4hB;{t8dD}OlV+j zgu#(51D^Gve}0bKcTqB7WdrtdTj16|Zu6%4WLWrTCqZED;|cO%>r0}vY-mJaT`*5~ zaZ7X02RjDVX|XOk<}We@g-vtSaQY%$d*=@n=#P_tkLnL6S@-v)>RezA1YC&)^r#Ht zw-t$1c&s6e``oBKltNrw0(BSo!!{R=?pU8WLx@kgg*qiC^iI_bH8{i^r>-yXnigdgTMmC+nTYmZ^gmq5A02g-|(K@ zv33pt5HA+jE>>IZ z_Ng8bvmZYr1`?sD6w(Et^aLwPWKLX6La9zd;Lto#82PVu`YP~>=6(lUy;9vnBFqU zsWHwxe$atkX_>@wQ(c?mg=pK(3he_nUvcjP!C8S184$yoWD^we!tNUnLGi7(WNGN$ zJ@ew!=8+A!1=B5@^SS&AYGC`&bbP=S--}^{*e%6fd+=E z1Wh#9uXU#S0P8@uNm8d$lXMo%ZE9;iQGz2nX(4uG%b5*bGhDcw0L=uJvSMesh>P2S z%jkPGBGl8d>6VeNbE#2~r_ULu^9B57aR11pJld>oi+JZ1dm=b_?ibUUec=o~Op@ZB zWb;$$>XY<%w;$40Nt6W4PA|9*)s%6B;pQ$#GTR5jg6 zhC?y8vmu|`n#P1_)^LbJZIlR+5TDsnt>xysB}QcJ&<~NY-rfu$N;{0LT&Z;=KC!Yf zs0aywdO;(2$1M0xGUj;bLvlKHPDr8aKpAWKK+T^J9(`N~a#jJMZ9~xJ3J0qoYgQra zcof1G>byhjldOsc8H8AFEq*f%5|!WE2H0wotVO#&juR+8)@^@kYP^k`ar|WADtE3= zvZf6KwNmsVlh{xq8tCBhLDkHrhH|Qn`gU?kkf(Bh&(ptb+xU{U$p9pa%qqw1*QKu- z4uE=SB(~-e-5YAgqvMX?sM2MmYN!}2I$S8*6+o}NwRbjR>VnT0l=4u5+>S5k_FCH2 zTWg|n#$XFqWLvvOD)LQ2lw>TpsT&gGYy*AVomi8s>48GBF8TaAWV*7E@?>D%Wda?b z#Maql^NV}Zv(y1^i7?1IZ~d=Vs$70R7xr%A?{M|VPY^HPe<_OR1qezqz2YJ`y&Dj} zkwp*C#O<{r_06?^AUaHinARxp!#x1-%MB<3V3wNj08;MAn-UJ+fQjcYq>3CkExUY? zywP#B{2wxj`>*8U1_=7{s!hIXCZUG;B~=iH6Qvt*)7I~sJ=|tnnX|J_J=};`hwxI$ zss2nzT$B+?a)?zUFZf%TFTVVR8?PdkT+CQG1w^t(=v4>YT^52W&Ze-=-=Dl;>R+dlrd zjOB!TJmlco*!-G6Bmzu_DLy3R@fGf#XARVyi0}_nac7NrD0ZQV4?&%uWXypo`b5X% zV$J5FwUi%@4_&A*VP8fHNGF)hrU| z2lwIb4&ZFs4GVEwBq`K<$7%Yi#9%{(FzWry=b_f{^MYt=SRk5<{jiEj)dDgxxsrX< z#M4xxx~Ek<6C#8zDo~EWp-RTlEsuLL#pDkv4qpPKV@_V2L69rkb^_T4%p{9(&`Cr( zl*$XS_ML6OPFnDr)ai3gSN6KPI~&Ii#b$Ugw$&8lxpT6>a*I#uEm1ZcCqFNmP%*Ui8ivTmno zQs3=-E5Ux$7Y%gwDYpQJTCwcEsacS23oUi z?;jA)U8<*Kxe9>F-TgBKIIF1LeEb~c67m=DRcec8CuFT2!942>RvNthn5mV-EHRG*cB7}{xMRw-@E75nzdy=Ux1 z9iGXvM6Tv@Z3%O=$_LEzHX3t$f7|QzLJ!K`>Em9x`Gl0^e4HWIb>rxmHvG%6s#ZB# zkw$bwu+(q}bOuQP)KTWWOd^V_Xi()obCnkf)f@%<(fN>g>kH9szrHRNQ2G?!faKIcvGo!qI&~soncbQZ7MjcjS%eJL^;=(qK6jL zx-=oQ*(~E=-}bKlRg(z2*m_c7ZOY+0QG-rV(_4sV>_ffE&5-Ti;GCf8zjD6%@X2nz z$t1R(p#x6t&{8w#9`Ou_8(#CiB|7t8;p`a84Ut};3ut>yRbuP7zoKvPb#wFK=yM#O zJmN3UlH%~VX8da9M8IG? z%R1eJi27ugL^UIxn@>`Q99twdl(U>nCv&K8C#yX9^NaL0gUiyPN!O_&P5hcB0NTP; zK4ceg=16S8s2)gP`Ag$i&^b$a8GXjTL)_8J6ksbuvbIR_?C!p^($UW%iL%yIK;FG@ zvxXyO-p``Tm%g?u#TC9f_{{Nwvlj!~*w@}?&@-lSh0V8L4yW#2WSDS@PwG%;30q}J zQGxZc*eBlF#E#wD>A|kPBN}uPPTBKq<_)=qMS_M<^uZ4lQu5+5cd{Wz!}r^u=;x_m zFw9c;1arTS{Rf^!>LI@Pd^4Z)z6)9s*6+LfuM5QqIE(=3-*wHchio<9%pW1w1Q^yo zQ#YS8DdrDk74`3@B%9lt$=VnJX?W;T`uCG@>b7=q0UMLJ1RO87?}q`92b9?Pm(YB1 z7``YY>^<;VcwD)7Hn^tfv<-&W9)xgMU>#l2_oie}RxcD$*4WgVSFVeh*6atc@z2Z0 zYau)|flhrLNt@5_WLf%U&C>4>XqBHsTyJo-=lp~0zies)W$+%hxs8yrpqa!nnNFXT zur*EQqWd{ApIuRkV&~INdbsUIV7T$ntK#A;_hc*?7uPI&;g=Q zhf`pKIjauHGF9FTG0-G|{ZaOThuw7j_I-0@G~wgYk;C;bB7C|*nOerFiKjvG?+i2%?(!I94O|sXyWgZYo&2S&5@r$BEuVgv#r;(6 z34l^px`QCaNy1v6ffsl#sof2}{&c>jo_~#71!)F3203{6x*61&>jeMES6#)m5Fo!v zi^i^br#Q!vHqYJB`W}~{p8fZybjmr;!xc;UiP@P4;&kxt<1HkLCO@vn^h*f}N}?Ib zv17ELT+n>ipQI}llVSd`(kJXg@M0E_nkcG)b||4$$he6*K$fQjp&6~nT8C_TFCxUP z@aU)0mlb!x$7D_2C{{+2f*5&*jsx{1k0jJO1z7l_DrfjvL(`B`y>4-}dwyAg$9Kvi zDc8i?t#t)O%)fwA)cFwush=F%$9Qo?%O5~a=X@rmno6oyJhRmG+;0BOmf$bBUo4cw zU2C1oIa!#BOx&1@F$({P#i#`~`?mZEL^ia6Zl;l~QF&#KyKlZga5&T3-W|$T4QUjT zm+6kv2-QGYSmvWqQ@M32a4_2 zzfAY&1nYE{Ygj%I6Kei_>wwkI0y@5G+V`k+9nq=Ko5$}6v&v60iQ~K^)Dr0Mwl^Ct zoFQ27BeIQM*&V5_i4~@8qAMeP;&nA|*nC5A+0LRS5^R_W)St{B^T6OnUfqy#8IrzV z4goZC^`WVRfW$0X_`F zNqlzcDe(hw%{As6!WWM-QG*oiTu$);sp!KYu^JLCNv+|6as0JaymJ|B2aa>QJLW%N z&d)-`ibQ~kC?zj3>CX+~R{Cp(LmS`?IWH@Jgr_^zp{%uCp>KhrHciGYBkm?A^R#@4KYXS#{B&Y9moNz$;828EnPx zH%yc*to-<;4G8dLl^^+vVZF6F1&FgQSI@?wni3cIlxGpAy?+2F4ylx#L2R*zfi^2X zDxSGXY{B$50l-oq8r;CgFI&t6Z`t-Bj% zlKI}8V;|Y_4?{z;-itgzgKiQtitd@M;HPrVkwEr)Q-EZei7Nr>-TpC2h7Z;l5zy~vqh*?L(C{YYiW$t77AyTojfYGF-G0L;{`iI0v|^yT z05~AwE8?1hLZGJ`0)}=G1Q4~J?au+?Nn(d~P1R~!Gz9R&RJhBdj9h#?sdh46_}D>$ z#QTT3F6VuL=?jBmH7LuM2&zWqXW1lL(>Et*uGO7~6zp!oQUz@}cM*0J?V$ceCu9f2 z7AKI8X$>*m%cbAWT8A|6{vQHz#+~ZXt09M##AKur*NY>5vpHCu}IA|vBA1Z znMGKYUb%!FX&|af+W`2PMg#n>vM$YtXVr^thJvOiPbg+-r{np4^~R_WN`FlE{YvkV zq+mia*q$kAtNDk$^Ty$d{XGx7tTTzvb`)`f@Kyi1^dj^gPyA4h=k{Q}f{;PAxxCPq zohWLf{0|6DiCdK|zS&TU%n*yn@SPV1MoPPowZWQrBHLdkTTRXtKjevI5iFXv;8s+F zz3(>wzbDz9vw*$D14W+)_?zQowYQqIFo)v|sj+xtI1*!9hXu{&v=g5A7mRo_dpgA`b0voHh7BEYQB-N%A6DHV}Em#l2H_Uz3kX z5FKku0ZE3qir;7(>OH@{;XfdRDM6F_eA&3y5C5K*)}iP0qXwoBc3X6<>@C}Gn~r2Q zufM`!o#!{J&5s57*r))VCpt`82nrv$7 z&rS(Cz>Sq|1Q-=1n8U12!s*8NRuJh^B0BhC^wor<7shz21@Z~3IWB>H?6o9_iaB0) z;&b1NUc%r}2RBk?xgrdhiWFaw3%aBvZ@cWZoG4J`jGozpz6BF+}kO7RD{S5Q_s1#g{&uXCklnF)tKdhqHqt7YzY0 zN559Z4}9N|6WzbU?h_Tr+-}_BE;|9PtK_Z2VU|ql1UV+Cf+{muPzXI$-*Nf0e!_`E zCle%tzMex2$)}lY4!V@7jW$luj|;al*{tql!+EtNXMOO=cOcsVonBo1)= z1TcmZFyYRj;YW$!GblrYUM)=J^}D#_?;Kv~;(gCw|&P2%W|D|0<7RhflWm0}?W5D*s(bgFdzV9V9kWS6!FO zzAr*XAs57^8La9ng!@e;($Ko3mBPRIRyH9~-3>2TH_AkNV(32kHpV()9e_XoTV>?0 zPwYqSRH7f4U|dg82X!JAtu7ore|&V0XMc>nJqNr$d|azi7Q8-RI4LaciS)gAJ{wov zp1Ce8uK{pA-@BH-1a$Su?4W#?yL0$ACDNCYI{b9*eW!%|FJw$nq2f(}V@xx~FEO;f zbaV;~@Rx6*m#g61FdPvvvhkY}@YmLaaK(xSi+pGSn)_3is7@JTLx ztd3`zgTjW%oJ}Ja%{qqaTFPb&Iq~E-JDs>HUk0o0aCvnUQg^2_4*@(osx$^1zjy?d z&E!^q*uUEi%-k~0`1%QpYv;H6JMmO~RAv!jctpk*K$3GvLc zb#qrrY)#uYKhlHds9N+MZD6#Lp8hhBp&=cRUhullkb{~yo1adiUU_XEAN%i`o?Ei3 zTj3%7L1L|^M6UiuK5CknPGkQDzp|NOOnu6@4=#bJ{C#~A;#rK_|-67ud@0j@c zy;RAlTa-u5QGH&(U~Hy?pS7rkmRRT9#Sq4-e{6=7V#P}$cqf683NJ7xU}lgEePrRzqet)p<-7glZu}E z6;ci*1b*qS_N+z~pnkoilrFY&f9F#4LOG@YE4($4j_2d)n-I0F-Xp%Ku39ti2L}X? zyGee>?Yppb6lJD#5H_}R(>m5jsExgMh{7TeyZF8$V%&MHpUJU&WgcOGde5vhT`|$u z6$DbR1-COAao(dR!Y;$xD#z}kvzf}`4S|bMpMACMhx~n_*}@pF^N|OHA^T2)#G1hx zV^-kHfeYhdtPGW4)!p;W)V?sm!mlXIv^S=rdpYANhPVX4J>}^ga=~2{FO|N-3nh??Ay!DDaqN0T4`MxRh)}3E}mY)rqKc75C{++MIm?%TdzXvc4 z;*LG3g=M9Ow4_vWPu0E3^Yy#Q+a=xvy?KPdGUsHe^#)y>A$xn9&o6RCMa6J;Rs3cBOYy;ItvB=_emqmx*G-N>vip&N7*$oL z72L}2vk-4yICF4m?T+e-53oaYDNjM!s)|l4yDBR3!mrFl{7q%nwvDx8X0^WAB=)IjTrvBaYWxPdx*hE5E&bax z5k0OKGg!weOf~#Y$n=5S2tHzqW(o#qKuQ^3c=ri^)O&)f%w$eSm{!aPIla_RjVgMq;)At{F2Dc+iC zLoSVfjnKK{`w8R&*22cqy^G0%pD=#G+g-m>Y++QT^)8myRhTD3%)P ztXfUvg)C`_mZ;j%I?qazAGB)+$2+v?1!h$yoMOFzbW-ff>yXb9JVNs{udTuhbo%A0 z`142UP(4uHJE55HP!NmUhWTPSSp?;i`pzIQFaj$-Gd}FF*1F*BY$c}uE7e@09=C%q zyFP?c%U?CJA7ziZs*=j*oapH!$|H-H#POp4>_uQZ8^8sZ%*S-W^0}nvsW`m=RlHqX0iy<7{#7CE*cl*%sSiZA*;Z^$91K&4mM!1w}SIw{*L4=ov8^Y~m4l@oU zX6ZQ_uT&{B8*1|$dGh~LNu#KC8{U3h;2<^@(FS)9GBmH4<_%lsc>VlpBm34rSDZLO2X3rrs zRQu^PQ#OMP2cJWnKgRw(|nn5P0AlD6XG+c9%PZSy6Hk)OkzsBrS z!i?!qTTI>-GY7a$%~l)GmjC3n)NojH+#Ly7bCqZx@C(v!48QLWs{i6R`6)nHsM5OlX$c=?j1#UDe{Ke~c2BD8l3icBHLA>)wXj{%=I zzYrs6%~ha7e_)gNSg&2UlspnnG3MR%_wb9MvwxrU}@=Zr5l#@^I}XPC=*zqWfA_LyLCcV>Ur zY_6#d=2`PV(wOZTg4Y6|>-E-ae9n6`JlgAxmzehF6bc=QZU}QVu$Q?Bz*wtYGyQ}Y z|4>)Ei_xLuh41A4Y;2#k>Y<+9Kd$Q#vSj3A#`7zsIElwe^57J_UwmsMBbmwxWGk{w zkCN0bSrug|x8T*pfle%rWNfA8$*69yzVITASM9Y?a+BIpadJj|`pwjpO8+|M=xHvh zRD(OApqV~wO6|f!#Q}7@Mt`XRbWXzcT0cQ&&x7}1T#|W8!U409QEm9vK=u#9vyhrl zH4q`bsFjR{Z(;j3PQkd=7VVSIRs2B&bxnf+cyrht2iPd#0ONL(ByLnu5bp9XW196J zEfx`EUV!t)!;Mxj*7;f88 z#gQORX|7GpXtG?s95wAz={zViYl(EBqnqu!j(oGCKQL1s7;^Pz@ws|w-|umW|JHZ= zP1l)ujz7di;gkN=;AFuk5mQng+ZgP!FU6W00~{taQ+GA`isAes zZN+*$LnLGzl-nA7pgS&NOkl14J))pL2-(7{apf~6cpzql0PP4H~aQu+{}TP3uSMng1G%)}-0E!X|lCd_Ccl z(AZ$c3>YW=A%EmVx8GG3474ksX(cN`e0_Sz-$xG7Gh(VDRg}TWuQ~}$B|RrhI}p6q zH76Xxm&%F~cUh7tdv7>x}WOz?U3*IR1(PX|W% z9V`Z?ihSgK)YA7|zY4uuIHteL{TbD1{|&?MKfUbN-y-PRJMKlI-#_X_tv{|hY3A-U zd+w7+NZ4rROfs8V7RiBD<8u~;{^WNueE{w)u8C3=uh_r@Uk{0i<(j6Vgq{ry-b$H^ z%>keLY*#XEB#(OzIxdY05Xo8%fz1tS9G1t=zF#G5jScl#wF5Dmd^a>wW^~NUAt9<3 z6OwxkmaW!Bp8x#7)G3y|^M=0PaA?Te5_7!ys4FA5^3Q z@ZXZeW^PFT*=_zGN`|B3SWf+iz_^Y?~&Fj z3T{$x6pR_EW;T*S$Cj%`w^!l2SqVkgE|rNauko*}jZQSBoyy+~lzuAL;m1|w z2IKuekK7s&I}5SdptEz&bXKwei6U`5+cW+_vJX=3!9~DwO9K6A=i-YM{zX1tBlL}oMpUf4a4y0aEJ^$%^)vIX!o$a2LFokRP56LR6n8 zch5KHFV_-@$iRMOQ$Mgyya7KaGdo7EJYT24b?j$)g=XcoO26<)%ScqoFnc~fFF)@t z?SZnFos{EnO2rQI`9cG>%ECkBw8x*)`_2Y6FZ445uLQRM0}pEru@}3W9>_kDp>aJw zqD7x!RrUhJrN?E;<3euZG_?{$Xe)Exv=VS0T87)pqak`e5}ZM$h)Xx#h?tybz0r+g z69viYImw|?@(#+VEvw&&-%|>KuIC~P*Y_5Hb8Mf z^Nb+qxLw#WM6jX>rcx@Cej3GpZ}mtF6Kl$uoeoguQ1yS*#3L=fD?bkL?a^8Vt{ZF?PWjd^wt--ZfvZ|rLBRo-Ax)v7B_Pjd7iE6I{}U2;L)m${V_NF)Zmhh2AEH6@08wUtZZu1X| zuD3a?cI&BF_5JxFLSdfurmVI7D01`4cR;UhyEy^o7U}zHRmFySJ=7CA3k}uEK0wZ2 zJq=pc5<|NnSy*ychk2OO`7tTQZX?kOltedJi9eimsmYpU%LQjF$~w3JT0Uj7_$o6_ zahD08i&DML69>FZoesOgS@i5_V|G1e-rcVYbw1Jq*%|^m;7%qx5=STLXSWuL$MgVJ zIKfG?Nz@)gqNUcCHC4y$Tcl;lt^Uywe$MUsqYteGIA48>wZO*s-vRYz%dI*TQwo#_ z5BLHyzRjgtPr%8yb8V#in*X%eeGJbWhcy?LG_97C^ucb94eUQY2bJck`#meJgU|hd8KQ2z z=W%n|Qso*iLfZS9{vy1AO^DB1WA&amI08UqzLy)RBJ)Xtow-p4FaIFA9Gcq_tUiOF z|MbqO1fvg^03Aofc|?pmR+T=&0q5d3;WMalnkRn3Avxw7ihp4wc8akeJ`j}_fV^DA@FE&<QF39A&#@{3qKRTQFDdasx@mQa|G$0K=f5A1r^bI^< zcFdK1hzvQP9rQ&Z0^l+Qi0&bqDV~to_Hn!{pmldPNBvGqfmuL0pXJ`YEU;8IvtJ$} z-g@HDzpwO+uj^$U)WvZ>?PVrYb#Px(+o+{(2YW(bwy|zTG27IxMzlBYil^|-K*#lo zXmmszbLpOrmD&0#(4l_Eu${&JHc#Dgdy#IHydl`Sl*nK*rgLR$QMi{CmQHJ9fC+7N z0RZl?h+!_A66@;z{Ns~RP3`ye zPRFPVCVSNHJbNp#_poZbOKe~+&G+>iurl|+us!S$*`S-DEJo5xjKP^V*I}>|-Z=DK z8GQWgi9M6lsARW;qBC3Lfgwrl`=0ne`wzN)7)YaP)@gd*g^_evHd0S19U#6&Dc+$~ zKI8HN+AHH^;jFGSEy%%ol&%Ntg2CA=Cp5OvZ|t67mScnn$R>4pQv_y+H%<#GP6CeG zS{A)T>ju@}UZ<-yw1See=m8?dsRcXZ{bO__+8mbAE<7Pz`s{5(YCR-89FQmCAw zlnRB|sF5U3ujoqXb$76zoyvWDTuSVcf$g9M3bWR?)CK#H1XMz2!+UCA188hBw8DWE@X0t#!b^eP z*#5-x;ExB{rn8sSn!Jlhw<|V2$}cN6Ek`pHmLhCrZ52i<+wR%E|G;ST*4@U;>3;*u zsUcL7mG&to66u20998cf4<3S(R=3;R*3+~_)Nc(AGAJF55Iz~ zE30ep3Igj`Jo#>TWQxaC(~@DF>bRQw!aQCF;ZTbBNY@=(NpL<>LrgXR2iN(*oCeNdEp2Q)yT__$s zqxTM!n0OlZ7bc+{wtc@&zCxH4?>70ZI8Lbre~&IBq{e!3b<7^4lwkYCc6lg=I-9#3 z;Mp5(uXwzatu~-ZL!pS?KAhW$tZ9*UMn!XXxf+A^!Cz%B9AV-7YFpw*zHMF8;zyf8twT;U{k;e*|~m{$BsX(g6C2o2K6EnQmO=1RRpI!dhW} zm6uz8kyD-fmO19<%X?lqd%0Kw720A&fPo{`({$=;7|Z)rFuPpOkyg%%aDEmr~WZ`B`=+(a+l?&F+DSOvmE!GiCsw+Q2Q2h``)r`;4a-9xW19!80w+$&!3fdn4g zw}Mn>mp|l%{wh@V0cwjDutRs%k+6Jr+anPLTO~T?YjWjbiMr4khI|vIb)*>+$(D;( zS<{?1S)Z+i@iTT*-ga+_BAe}^?CL|ur5Wp8U1x6EAu{4DsD@Z{dFs?}DZHEtIbT++ zGb(cf$5Yp*Sdlw$q=s@?-$eTZ?(auJn+2gL?jjzhkVwxW%|iwcN3*EB2VnGalotw8$8XNDh|cSj|<`kwxme)FOd){zVHoHCux#&JwMMxPeh8& zwbY+Lx&h7m8+Ch0Xxyl)u65UZYx0#|ie6DvZWmS>* z{ovS^RXRV*WZ|DJI&f3C23t)wMdFsq z!%TS8_yWnvZ#WZ}5hMzf-p_9P$>s7&bt7p!jY&A%4hmLTqFP3oDXY%v8Q(RHX$^$? zs%Qpp5Y5%f6W(|l^g{HVd|s+O-o|ixKaHPY0yh-CFYkvCQoF-sm_(-KqG*O0K@r5_ z1+`Dl6h#aOg`flfwcF@tBK|kYNzaDQ5^J1gkIVTK-mEAMSv{;`ISX%1#ZAG;r&=g@})CF(U~R4-I6Jhw6B;Pll8nC;4GrC3MxvwFc&v1IduhQxHl-Jse ziQErok>(HRoN;`cRp{D)e3`2LTPRxRfBSS7;xjMU;Eyv!D5Byq4Xf&Zcu_lB=9SRO zq_-S(U(zK3F}egMeXta{Gv)-eZoTApF6T7DVxq?v>0$@?R88ZXf5W8T(aO;qkQ2MO zvh-n0G#0-dHKg?|ds{DOLr{r?C@ag9(m!$?pQrx}Y|9rXiR34UVLEoEH!J-zW$;qQZIok!njZ)-i=RR zCJky=;mTH&3oQpBXiFVGa=p`@XlHzrNEbUt*zh_Hd#VhggQ3OYxA6;Q4djIH#XE(O z6-|vBFaLCR{fXYks=%nQG_5#HSF=Ui)`0_?Aw}E~X``I__HQbdf(o~!82RVwIME=0MjnVFJd|sAneTV!k$@%c6m`D6nnHwDo#W0hQ2ZrJ6lxb;JEEm9r0eOW^&baZ@u$Mhb ze^n1BMqSVv+n021t(tnBeJXz{^U^OnULP#tjOIXm+r-r0|1y6VD#crpBJx`?PMObB zdb-cPJAeA_FQlU?lTT#nv8k;E7l|(m(7M1|XFA{cGHxiGE^}hK+lo)Oz{p3-=C4A9 zVUf<K+l zk#tp>G~z3kR$7U?&>9INxBy8-VCzKad`}zUyk<%k)V3zBu*!4cxrrCugPQU2kp$bf zh&7bH<38RW9MFD&NK-SOysckArW$e)O}Wt;05rVK#RM4Z?m?Yov-wbfw&y{q-cvqq*l0gI;1vlP2+w4u3We z9(wY4jwkTZ%@zj|FsYvCdFQHUUyL@z(~1K`aSltM61KU}1nkz7zI!;dG6-E3kz6Q! z`CM)`)hKm8M&%TZC|hD?`6(8|=TLEij=Q`CJ5#5PH(7U}NCMkvS7|*S0j181Ac9Po z(p~>y%Tyh^!iWB#uUhAJXDkK;`pMkpPcXmV^ao`zfuznPeK1|^H4oK0$XnN;2+#Kj zcEC!=%>@pb@;27!k!(?qUF0rPF*ZVi4g0cG_)G*SW!H!!FaA{wKZ2nyGhrB3#o0Ew z-$Li_p+aBGYa#7^=!Q6%l%=$$;McwsGFZ!WsxKN_+G5Vs7UCIN!(4gVMKU5AKhbW3 z+rOYIQ0t(3SBXa=8f1~p%Q`y-__?W+#BV0d4!Xqg*%{n>zYgiGFblE& z@xaWWUQztqOQ{6JB9dNgMQdag;0)m@fG-tk9vTo}Ulr zUM$Y`W8$$QZb^=Us8zE)OYWJeFk-=`L9|zv|118VN2M-c;1@A1RHoflHXK!npB-Z} zbio;k9=HV?h1xQQP>*I8by_^sKTwEHB{NF5mRaio6`xq9J0{B@{CM8)H2Dpa_$ePk z=s$2Bv#o|3k=W%1j`H0zm4;_f*c%7QFtpKRq2S>qlOd4vL}Y~P93l5_`464J!|^BE zW;V!`%s{b41AM5K-=7tf_F}2Cs2Ys`gp?T=HxG8UYmTC+d}1f6{=#&E|!@X$5~JPewk`8!2tq<%VO$9}oVI2!TOEMP^XLRCakSkI4rG|>s(Ig^o zgfMo;!Xzae&8AAw&yI`z9okMw$=<&C)E`NG>0L7w!0sW6_Bzfq*)W5H?5|JLKFG~~95*4jbd z{L3tzMHF~;sD+VhkF1r>&9^jFwUx=EZPtO@QQY&Q$Ea^^Bd?MKt)cJfRj7dY*R+F& zu1rrfE+j#&Sch6B%Be&div51RxW_G{7{(2%;EM6XGDOLo%*Hl5sP7)#CHS)Eqp`G+ zr_xN*w<(}lEt-FrJ-?|CdXCwLq#mI^A+D zi+2GU#$tI2ExUHwiHSXNBvHvo*C6y;(_K{ZNy`Gx@0>CG;h(D8WvK=Kgn9V1#xa#x z??7Gn$1}voJR1UTES%ULQzdR~*aD5JM9Pir?(BmP_REG9NcM{v;dce$cOcdDka0i8 z0vd!t2a%kuhe~%U1tX-0SRyRJFV;Z3Bwha(X-HP`XBfrGFFpwHi8Nhe{<87ZuItFc zv&my2ir+~y3jOGK(F&EUL?K1G^V}j*v{-gxu0PdI!GfngaZ+Ig)=3A*aKRcvaMLOf zX`&08LAHq5DdOpo=OJ%Fuh9i=Y*A7V7?ic^2d5$z^jh%piqon?Sd#nF(uXg?j+Nv^ zr?k;gt@vGF+R@LBApe7_?F&N&Zx+LW+*G#X`GtaN*&URYlP2M ztosceXdx!TB!@NqE5-%Cx@hYYeP0U%mMZI{DCXz$MYh{3N3Qn!lK_518$y^F!>$S( z!G?x&T3zp+`P`W|6q-K^g-qGEWU7Cti1fl}NX9`SShpM*z|bCXfIQCo>n^Xs>cte;a9@@TU)e#kE4_B8!|4?9T^ zeVsxNcs>&S5c|kJ`t(xj8`zG8T?dpGovU8-Cp$~MGd%b!-}!Mh74UKuAu8hc_~dlS z#$t(+ttIkNsQRu}c6Xz~L#T7+8cyk`yw4{5@oMaQ`I26huHd*NoiF>pID6;lPJ-|6 zGq!DGV)GN*wr$(CG10^m+jcUsZQHgs-`_s_V0HHFKYhAxS66kv&#CUhtL|-X`#5_0 zWZ~A#z9Y_@7Qpcm*Q!Ftkc(s_V7EBNf~RE6#UiiJUyNAD>(v>IKX6tPIc|)gbEEhf z%0pW_uzk5^QaDbD=#k~muWZT{6(>IGld|5O4upgdfXLmR1LOk1hV?JAtK2Bf1NUph z;KU^$dH26chdx5*N{3GTlMb7Zb^Z2K|20-Pwun1xLWEV&cl)8j$2Z`Qswa z>BZ5Gl&!IRo;jX9M6pGgXHOs0kfcPqX(PKsNti?(`4SV--J13OATbB2svaT2NBbUVgVb?#R0s3@dcm&NUu{zvNl-N_R>?R$=|@&IQ=E}o z1_|y`Tf44hA=z%2_x3qCXj8oXp0?Sg$gqC)M8#4WyT@k7g#*!c)%U+!4d7i2hgIer z%h+8Z(!;zW!f&MYQUtb}u%xz^tH0v+!>c{1xu*1D-Xru#_$ZdO0Hi->Uwey~FSH z>ox5|vs*T=%Mm2nhl#ckOH7l++h5xqnrW4zZ}}_ED7qe0VbN-R4kBB4`H&duOfNp( zcb&kJ^UF_>EcD?{5j3ejbjMm7er#R8$P~6s+UsX{V@hq|djh;buLCKjqkb=4h*)3?OLS)fcSmx1e!p*F6yivW8u`Iuvt2!11VVMF@($3X_r`;8nld zbOd*W8-U3l1|}=p?cyv)VpV;O3XiPs1haiADu!mM0X0Q1`4pI(0_%lw$ES8aK`{uG z?f<5xb|(6#qfQrXx4rYA#%d|^-n<05GfugwYK$bn`A&^@yQ+4%+mb5RV|D)AVNdtV zG4DUwscc$ZL2(qiyh1~v3Lw7-+JRsIw7A}MrTSe#V`00RXaPP4Ff=Hw7u9y)l|ScE z6_gqUB^9&EsEl5De_Vg#5xjyiGH^{;#Ct5&FlKP~0`yxgm8vky;sRsL(|!#I<(tOX z=c`U>y%2@R*k4?wpLfzo&sXY07VkZFu;g=_6e;9);ni{f6TW5kP{&7EpEcvfj?I~M zpx8R8q-?-9aSlzs;Z7^Adc-JYK7cXXf#0@aal+b#>)d_!*y4tFfFMYNLcAP|=YeEI ziC=B0MmYRqKr6{f!oj+B4bB>C1w(|{e4?P`2FBb=F+HMekXf`{}=XH=A-P)C-)@3$P#YcX@%rC z9{Zcg7FT}!3$AI?{K;yKJx})n+j3n@Lm5Fv&b&3r*I^WbHL=m3|H8_{ap9%#c*(~@wMfCC~ z;k3c|n$+cIw@v5)BBG}F++B9SAQ?$81O|d9H;Fk9BX@Y;Ji+d*I%s4GGJ!v-f(JDb z&zBU@EnNTpHCVlsk)X#%k$|6mg!uZVimK)-owKWLyLS&2zbbcv^$gL02BfOaJ2*mL z=5fD-sO(-dSBZ5&fs7if@2rKiQ|}p2)^2ay1!lCV86=FHiuck^u_q+t)BcVTq64EC z>w_YK!_K9Px{lbA&Fe(@wVFth>qWH84BoTuvE*FGaNg#C4_ zgh=Ab*1ZrtKz%m>0L!Y5meOKFOhMsH+LhpkYihrI5#{*Kp8&yaO%{VaUyzL)w%od`?bJ8 zCP)}f5Zf&rg7dsa^a|@#s*@f5dZgNeVQv8Yb7PLM@AKsk}100~qyw7h6$Kw56Zmh(|UdOMAp?&-D7T8Wlma^4)Dn zzTxlohAyC1o4&$yEEAS?m?~(9U9aOM8UAzjo6id(NxftNuB7n zs;NNCi)0H9dI+T+D&yXLRo4;mF_(wLotv7Loi6QyOAVpk2}9a0bEMn|1fG?maLcvg z|N5HHJ#hBC7|vy%9VtE^pu0^T)Tbc+G%ebMO;9WNo5Hw#fVugE-i(M^CPNlY4OeVSjysG*h>hGB>I<7i} zZJEbXZw!y&D#vrMfAaM#oJPAzP|{sqYz=6PsA-4PnS%+b#r4!|>FE`p)5 z>&m!VyhPZXTEy036c>Rs?u&JNf_+@KN5KSyFyJhBu!D7cZ>GohK}>;e(PCImd2a!~ zH^b+9JYd7FcUutzwo;lGSC^@%&tv}zS4OAUbp za4<{i5AgXpRvY726X>+Ht=_-fO?g3Jyr~{l=$Vqs14=77B9!B+d3i4aw00j}1?e_~ zF?)xbd%3YaVWBYiE0-SNiWaHM!OPJB4s)An&&%d)y8f^#*7B!3RcaLc);dga^vG3c zKFN9nx5(`HIc$noLDOsCQeFjNh5o5hJ$v_a{Gg}Td{*wwczyTY847l$I<{ z1iAIQD;M4W=_u}@E0fu0>XbCA=0o42Ce3Br+~623F-Sh<4i&W#=0obM{QIBSAoa6ZJd9&{VYTs~T* z>t)e!7HXeRj+{@@pt<KOq^8=4ASi%wq;sbvF)%S$Y@uCOO|!4o)-8= z7|TKYsj}^s5B|)ed)S8T1OYqUPq#ZVTO7hOX`uo9I>(EBH`XCIVSfaQdcE^I)P%G- zlpiR56nki`6pP+}=&=u+<#*d!$_|QR$};Ui zfz07vi%~{8d=E#t?l5qFB6f72KqKOGvD7)~CbEa!E_8vQ0Hh$LcK`}+F%y2QBB4`G zvjwHg3w)AlBsllk1B|!JSxBa0`)&gxK8+#9l~GlVBh0W92hi3i;vc&Sb8E*Z?j&W1 zYhS!nt5V}6n{Fu!9s%V6xa?rlu_{u!c((&{dpI>TSJkQp1@ppe_MunDE&>%2n{ybw zO4^rqma%p|WjVAPmx7uXB(85L$&Em&1!3F4XKsPMCEhY@4z5>)=y}W!4^sez(2WMS zY|@kXKlR6AYoQbV(&qNwMaMj$?r!k^&5R*NF-5SI}gL+oW=b|`W&zykd=*qDBr(t{z`@`j7 z!RnSPMEz%Qad?*p-!cutvxhE)7BJ`*aSIIlrL|K#OnT0fkLHKSh~il;Zy8cL-HR0* zC&*H~Z&mO2y+6@cy!yqguP4nu@jTzn+S{5fXU#J0y;l`U5=0Dd{mc#O;6*sM=WaT* zXMAuW>aK3h_YRwNC;4K3xX{7ySy(uY8Tq};mTO6RXZl}L|CrZRu>#anHw4(IM;}`; z5<&CB4n6*&!luJbQh2(BiB9(}Nl*Puj0!j%fxw`AwEA6)Kr*?z+&TT{$id~$ewV|XN+fs3BeCqTE}M*Vp}6_T zCNn)@LXpIO=0QuFRu|SE1&cu)ANV@`#jcChZFFLSv@QXr>I*avO{cI0F4kJeQnWYv2g>T`TiyOE+|WfzF9HP%w_mhHP5n2l^P*E=C8z>~-4ek7}~`)VGYuOj9=^?wviD^Ra|$P{zM%TTW@cA1qT zq%hu*Mk-Lmu#zPOv??%nBMh$1e(e+-?g9i{g1~~Ao{l6{SeB-IYA$q4WY>r{?@V<< z5YH%1nxj7dDljz|@aQ|jnqIkAtZFKBq09V1v_=6#U_g3#EG9(YfTmsNmH}t@m|X%Y z3|*MHNlzTgMM$HJX?E?khYaq%SdW~!5j-2t%8zS8CfBeFFI?s(Q5LtBh0la{$Btrh zH{Ap!QKrFa@bpN!o89d$RjBH>IyCcEnA-ypzS8%OI;|Z%rP>t)MP`?*ScoA5BQwzj zP8?wBei<-Jx%7)qrKO{Ien?_?d1N^;#wYs?u~dO6A@TBD%wYm>(m`GfY}K?9MqQgd zh3c{rOqVGv1}2;!$Vyq-eu!EOVr4<&DGOzR`)at7e$>a0_|kVMOjZUZK1a~9Qu~w5 zT`mZ*GBJiQBft=0O_twsz8aye@YoxkbO>hsUAPIyApe=n%p~6OD*b%b zU3x&?LprC)T$wUgi+n-b$UPSKWaj6g<^s0%N#UNusts$I+$x-m$?!r&VVS z->uyXTZp#6x?-F|W zSvvhi8Q)-YYyk!Y`a3Xif> ze=s|(jUu}wfR+3Z10v`?@VQ>-Vm|`*@QY&WDi>4|om<8=wrz;(gtr-Vt?lqadd32( z42~uaY!rGLT?Fa9hWxh54~Zhg#pr71WN#xN;_Pu)xxOxs;=^4Zs8Ji7Sn@q%7}95D zLa+OX_bX7J(Fg4!=@f5%wLWz!r42f39X@on5+|vDnA_K+hZVSEn;S%R_E26Xj{*eb}@WI^UVC;ZXq14HF2+7s;?M!p^7{$Rh6NkfCB05 zU3j|m7=P5=@~V`;I)T35E$&^bcDhdaM(~SgB6A-fFX-QM#O;vQBki!dNpT48;d%J` zi5c?+KI9k~A`e>_GMju6w73)=G~rtqHw7JztOGyIyayQF^x^S%kO`%EpfL?e$qlObu2wP)2&>?_73+sf@%TUU&RYpQk@F53jY zY%1uCPsF4mH>G%6^(6Wu`oO@ zcWOsO9Q7cC&D}hBR5K;N7(oFs^3aKjS6cX%NTUtHuN%Al;~jdpI^z`MdZ$Zc(A+mQ ztx!KPT$+wPXNFtFI|79S4NB_N9zX!SCl3yEOu_Yefn)FLIiG;B-@(v@Xcj15mu)@9 ztgKymiNI426;mJhDc(XKGKzM2j(r!~1sk~u&iMEMcfZ5|@INdGexv(36t7SxV8``!`Yz@;(BE zkC?cngPfJbj^t#cwno-6uzC3ml=^^^N#=|e_jo+I3nPLr+4bk_aZwCJEuSMztSu$% z7m{LpyHmy<#OR=%y9UW;2%1U&hL;`X3-KLw)_PhW9u?55YW(lOX3uu<9c#PL?}a#9 zj&X?>>*-z{r*yW3gu5gsahJ0eUt&n9?ahh0n{~YXP)0Nrr*M^tlje1x_nIQg!ZPa> z*~HZK@tkRYm#>h}HSq;yNuR??B@%SA)5PHvfjyqkwgqwQT1@j&L3~;b4}3L22+OYD z5`VFEnE?|(&r(Q{WBpALLAH)~B53WEq#r8MjqxJ{ph+%EF(T%VK>7}VtGwx%iV?k7 zfq6}=#uF2I7Meb;&_&o0K_5$iOAf{NPFg&m`nT#}UJ}L&9Tu>0 zYRfb31|CTB^XZjWcI>j{&||4Lpx&~*ZN$`LyTjzsRn6{}dQe7Mo!T-^-0=$sk)Eow zzqNALZ;zWXEd)!!kp%!N*4z#-FF*;~J3!R}%LLc6gqHC?g3R@W-D|F#Em zWaiq1SE7H#K7#22t{)~KAn%4h2-Vb)|QkvZ;wpo&$STz#gIdg`Dn^J1`f#_ zK#Ds6Au0|ni5|b+^9s$^>cAERC15a1S-(0qHi_3!sBg55uAe^cUN1AJe^5(8P$Aix z|64+q`F~TK`oWNhmEUr6kK_}l-KApFD1{*>rUr2T&|s7n7K zZ)HtQEDeS1J&3d!e=>5iG83_JvHe{5p8?tb+`#oe9`yf=@&3O8yiEUj!~ZkE%k*DZ z?|-WJU#j`Pit*pM;GZY`e*$s;tFZqcB<_Et{aQjZ zFEb-M3lr;4`u_v_TiGQUR}84f=aeUU-l1`*vp)g>``HUvsuf72+J(1~kXI7etk1JF z8$;l@J$W1m#!MQ2e=M#gj3a6Nb-ewZ%KsJL^G)YF^>y3x{nhe)ll!&r|Hc13?En5B zKj^nL{9ogQgx_~PH|`(D`rn7FZ@vCs*WVA(W(%@qT_1l7as^HsO73>Q0e+M|>rHz- zw~)^7izD-CInMaGbk9$9L&sVbejf&v4=Vg_?-O0|@%&#u)eIx<3Xmk)%2{nzS$IgSg92qO{bc@rr$eP*PpU9`8+k>4ddk&;3Iq-B7Q=@ zUfHDzd~jLqF?6l)GnG8hVAGQNUa2jM=jNJXq69FX znNNn_MtvgeEh_Te^ChKDe^-WGFEH_$Z=x#D+~Yc_P17FnRn~O)UvYE0Z}Xq;!UT7G zC=1<42Q{rCJh~h2Wts5@Wc%0n)cJqQc%9{XKEd?a+U7my#KDvd*FV*hQU0p$|i@{uL};j%m4&v(Hub)zZzy1Uxd zq~g;Q`Azb>p>kSt3W@1OrVDjJtYEfgv1i?zPxob3KOv02`yQB*=g>KZO@=*K#8=qk z?XB`1%7eb7rcUw&p7tIJ@hNJ%-YLzmIk>^}x}mmzZO!<3Li7O8()X~mAUQN_TR+~ zb4`GD{e=n9A~#yUT*#-LkF~VMDV)o;ZH(7-ZqcI~N2k4oE`f$y)S5}5^YOMddj0y5 zJH&K0ra6J;^HkhhTt77C^w<09{Yah#-n!+*E_4Vp&yhv&TPT!YRk@;5UzS}2Y zA>UmC>v;MQ%5T$T`bm?|U0xh2PV=44?s5|E8s2N1%x~5b`$kq4g5RHi;6i~DL2cBs$aAK)o@o7 z!^NWb^%&o|wA}V8{#qUQRJD)WALBPWz5F*Ov!&itx|M4#>sRL#0{oo)f7b@1tHE)7 z>f!2rF?8iwyf?Wjef+tz$fcu|Tr_s1#u(!!)%Qj{)?&7J%$`M!RG$!4HdOxAJ`;`- zS8~Dfda($???Kyjf?K?!?B&Mf%o;es_YJ7P95Q*#d>e^mzBx_aem=Z~AIsYgJF^Xw z@`yahJV~7nPQzexv%TFxNmgf3n$DFL@-x#A`3lrbu>1RyHP?ESS@VMbHVp=iNVzFShQ|Z0V`I$POjD(@KurUklo{b` zQPhn3h>nQOv%#|F1wIpA;j*V+@WE(m1IHX5aH8nIrx~YGo!M{L)IWC;l^S586|h#v zfMF2u-rYyOG+C#hjpAwEosl)rxZY8xQjZDGv$E4`u=#l)P_Becxs^-qy9^UiF6Wmu zeauq~fj2}22Py30nHHRFun8**x=@)<8b#(cHIH6oZ{Jo01A70im|Y;{6WXOXS8LTK z1niih2-tCk-}!`193wq$^H=9)c!OoHCNXU<==Ed2+pyfzUYmOY=%}+P>r_W%EsO3= zzm^=jb)vR1mAGWbWPS0?pSg^jdk0#a!-^F9j)W?l4K5n#5U}WM4r8xr%lH98-VvBp z2vpYv%!YT62=t)ONJKhAbj<+D?9fBNzGu9Mmt21lSg`Y1Izo6TEp{+BjZet{m*N#% zbo|XZ%F8x?t-fv_w#sIe<~t{j+eJjYXLGI|OZJJQg2&6PO)z~=A)FVoDWi6>+aYDqi@=$MSNc=bU z#9|#%m%pjYGL0|l{Z>!O*L)h-^{6s*xl8X)lFd{x(Kg()ubhoDgI?s)s_zk(-Qp5u zmD*?N7-VjIoYXk=Gk!Gef+XWbZ4rK-hE)APQgI$rLw5cwyEDclOFc^<7%GAGEH~(v zN6ABM;HNf63uG38k@D+Jn;)L{*$Dyr-&ot5bW4^2BKUHk9|%*F(bSd>zl~&MBXCs_#S4dYtNf3pssFgV1PeULuyNg&;CXZB(i?|hDNWaV*GFJS*H457rCjM@rRC!V^`;##4*3c!xaOYna zRT@h1ou+&zPYor!@AhwTv-gj)hm;IVU!KJYJGpc|a}b_x*O(aGm6aNbwd9p9F?|hBa#>RcW!@v&&+g4dxm>M4r@=@R2BYs6 z;||Du(3cnKcLdVKt8X4#!T#e;x5_mL@wb=8r;WXOl`f@&nuXKU&2M$4uVWr_1;fAI zb8)tE^|0UH?K(jC&qecD(siPZ7x^i(*rc`tpN= za0>DJ>(b+UzPknv)UIZEP9|!JYTP2bc4ZsRfk>8NH1oKp?4qaW^MUCNVji*cPacur zDGKg7L-}4;n2NWgsscar?9WqMmS9t`+I|Z<4++Br{vJnyK{la5Y!y9&u+H8OdOA*w zZLaXpOkaT+?V*=bBx#0K5m?IK#(PE`H5E6L)3f#NlQlc~f_~8;pAX=_ zdmCb@;GqF(dOa?D6T^x9w?TwZZ|$`2N6^RScFGC}Ll-miOjau=8V!;q1|Svag!(evQy&O5WewWj-dYG<+y`=>gm z(e<|yx;rfbq1^fB*)5h zHV1PV^q5HItGgiJ0-P)IFwZi%ofsawPMn8pp9Qim6w(0s3bl!9Q7zkr?)+%24C~ zHNAOlI%09-A$IFK;{Of4jiQtmjLC#7%m@R&c^+x{+4@?PwjZc!>^k= zP`s`osA_Kt^7>vIa+SaCH|kIvNNWc#6qZvCO^fLf@Kn{r3{Rx_cF=cE= z^BV2KmDR8NoI3}aZ}*th9vCvK>s8jNQ4yWiqbARM)LF);c7G=G)U=+%&7T-425e=j z?Q~l3g`J7BI4GHZgcASPPX`m$o)G=LHsIJ|{d8zgqjITaqxIO?;vCcF!NoIM5j!Mz zNFOr((k%{wd5YyIt|)_^mUCh+i*%Y8R2?kbf3Fpab~hHnVDu+E<#bHE8*q8{W(81_ z6ebL;7Ax9>sNY6vfbsme*T1PA#0rO-j9A~_@BnEeDS_-}GDJchv6!eP&0`J}= z1`P*75h9jd1?cs6zdF7n7=8$io4W)4U^+|tw?}-W-bis>4ksSuX3{eAu-6kLFT?&VATyQG%GZ8Y48<>iVmzASSyf&ia0y8txRh~=Z&e!c5@t;werFzzU%U7 z+1t+h!;a(pxr#YOg@s=ekO=Q-V%q9Eogsp0VyLkHgeMwIQuGMx_nEVoU54`-2ngy_ zYx}8ScXA}Vo#XsF9LKvJk8kSn9;L?{@_KyttmvPQ&rd5i6pk6?vKmZM+4DnUYX&o( zV`H!L6^G3d2(1WeT{Y(7E+8vh`98RIR>Rc}$OOPvJX5#BZy_Jhz*{-Dy#MK?wQ-suL|GkZr1<(xucGIW9_C4<}%9O#Np% zOorIhRc}`OHtr&F8bczt4OwJ1a^S(IQI??=*f0%_#?vG5tA3>u0Rtrm!XKLi9RKpL znS#8)!;msKd>#=pYcPyH38YhT;|eIi{Cbq54mU@=S^=;9rnJ`Bi3P2cMGtjK4~&HY z9do7T+_^?@I4;+qi!IB?K)Yh+K!Y@3PYeb@QE9K7f}~~?h1Pj9)_LpWr*4$Faov!Q z=lrb1@7avAAbFWUte?d<%aU2YkijVS?G5oAoG+o%SVtsAuDCEyN2lz3nt+U=aB?+A$ZjV}hJr1x z^i2DG=u+lnDl$wBAhFpf8o-l*F;cZHUcCPZ5NFGd2bvoBrK4u$(&4a z=D4gtiW5+G#iOc8;`*y^>vGZNCH;8-m4uoZ#Z70Wy#by~C4XMw3w){++}r#|$%E|% zlAho*$XAGyVv`y>m^!--VWq(eJcooEcX-mIbx*L#4>%sHuFqG^JF#E*K&S;r1FynJ zocR^MKCTgsXC0(x%sLNLAj$^3^#E;ceV0a`CL8oPUAoU%$dF^IfK|577?xQhbEb9o z&bwZ?S92vTNIapGNnI5DT1o`()_-^rVq0`cp8?p<-hqOk z43kE=STvA4egBS_iV>auZYlBzNuw9eltg8Hdksjbc#7fRf#9zdRs!>kf3NVoXep`P zWW{*=q0@Jm{eu|ff~>*GxQ7Qf=DK=@1ErRcrWrS@amT`II3UBzC z-DK(iLWHs)mY5o zGT6?HY)odWY-$KyjM}oH)d{IzY>viyXr1_5QVQBkR?g?3x+RKoqmgG&L#uo2@W%S@ zaCV)P8S?UY-MIl#3yb{9$&|QxRfe{^>z^m7i3!bOijYIAa^|>&rvNuC&_6aaS-4bI zcs$DpbSn3|Y#t)f67#N|(pcAa2F=1a_~g?sWX1V)MlS*q8z{9pv~b;1MPtsSGm={?dC46y@HTDOQ(raaj)^sq}XoU-GWps?H50K|xEOvR*Y;(=Ir z6*wnDbHSDR1cvXep7Ix5nOZdlGs1e^1l{;~45~0U+I501Op}i@ya)y)m zPGw=$-xdi*DX{&Bpm>U-^!jqYZfOEcEpt6?RznW6FTQd%lAwPV^#02)JU|!xC*D`n zN=AG1)=pxuHc+FF6%Um{kCZ{8ijgI&03Th4k=+R<9$7N>!7`}CV;0Wgf}%(QMrRTGR-uqQjLD;?-0 zJYJ-7a8%Yt8qR(G&lLH)EX3{5u2gG0gRl|462a+c>HDIYe+nsMqbEhMf6Jau4x)LpC{E@r z!6VX4?{25I?n!u9_@!B#%%hJ!mDISFAdCKZrj(yOG6G)H#V4M^_-mdb z#xF+vQEWH&xsZtD;^3H$PMO229aLkvkz;<}x>-R+n?@+! zk!`z}4#*M}7ddY}DhRxTtd}^Atx?557eeD5oKi>!SdS`U5mN6{bL-PKL+If*-AsE9 zzC+_zr4QtV@}cOmM1a#*XN9Fj*-wN&Wz3TsSKYBsPTN`WTurk1W=Kxz1$2%iIM_(| zP{~>AVFjS2e?JTb=r>gWS|rU*NIYaSuZJdj2@%n^f*qO#ocVU6Yxqn#Tf@vuonX8lXP#z7p{9iYKmD#9dvZ^h)qEyk41 zP)IP$@Jx6FF@Lx{2?^p1mNd$Y6hDY1lGX8orlTP_5D%GB+P+B?-Ab12i?UD-Xr|h+ z@-_Q85DKO7ul-3F>|N6>~m%IcRGmL+A=RVG> z1k!Z!KqYX3DCI0LY$*vTF%s;BOp8NuC`t~k&rv?b+i-v*2SaGe?#PnXS+NQqup@SO z>_jgF0tRuluWFQ1yMd7xa<$qSV{{uI2Tl&Vtt` zApsZDMr=d2>LBdK!*!{-V??@A87V^5u%+u#ut?MMx>(nnu=%Y=WXr7QLPId}PP)G| zXC3@_x;WH*g)S2w`KyB`=hZ~c8`V5692U|^n#b`sLB~JU_qg1!Y&NC%;E+Rg^DKC~ znggY?dR%DTA@KORfuWH(Hu$-@uoaoI8d!GrP&ZWEdZ`>q2v_L-rdOnME4TftFa`o_ z^R`R}IH^n4(fwI1wHxZ>+;So4>M_=_O6J%DavLVw$FM37z{&@@UMyF)O(PjhqqO(9DXTIEEP#dC`xS6Fl%S2uw{JAb4H$$6(2?U6M zcQ*U4#JI6~%p^ZUff_iCoi3D)@K7AA+RA9YX+hfC3i&_jZr;b?T6^4F1$RB!K0(Ma zDh5B0oO?QZ$@V#*iBQ!plfha=+HQ>%E)MW%N>Ab|?R;Qq^oj}_@m_8%4uWf?FFSE+y0goiCS8NisyyiWfxZ42^FT1Ji5h@J^O`&e#thoJ!H9QAP<7&L%u_VTRB5j3-S{XUq;7s)z-RedLqK zf&;X`B?|_g=4KKS-pghDEdcG@CeD)?^QC~TXZuKM1|r##F?oe0jKg39;?D7S6RDvHIXstv#JCi3=}qC!q57ubZwcRXCOPJU z*f)qqS%Bnjp?4=BZKTH9kpvtVp?2zNG6g9_tuKV~iD+|!A64uJsCw+^mSK%vZPD}L z-Lf60V6p|cw@+JO$*-z7Iab}NdDZ(7mjflfQb!M)*FL5G(x?<-&f|7RMZ2U+z#muJ zwg^CdjNQ2Cc=E!tWF6%Y^gS=^mpERny<;2ig|s`eL)(Y2UrU-93}&|kaS~+t5*jSO zcS&_S1o!@VVC^(Kumg!tG3T)Nc3Nw0ICUSeIB{uMx&TBUjri3L3Lxzp$l4UoFqV9| zMSkd3{j=ZqaAU$Y83xRI6bD=X&B=`%cr3387rB{Lnp8I0yDHU57}ZPsqFC%D+`zx| zCLE3_94Cd|Wr^Eo7u1JQWj&!bx+o#e;dJ+G7qNKik~*+g<_~NmGiW| zp9xex-dT-zdZ^0G;zLKtY&Q1X`b> zU_`gS0crqcIUXr|e5YnzeUXq-cv}1r#LiL_5KiOKu~tBsGR34@s;)c5^0paa*2=M0 zC!0T+{#Cd4csBtlSo|EOV-|E)BWF)}9Ss%0W-(EZ}Vu$)nlE<4X`-nS#<2H|QS2DN{Mu*zpd{_R+zsZ2!XH zrYm14#&nLzh1+%WDB)p4AtN_TVgtCjg`FtuikM3PG;gQM@z~|cC0s3Mj{uWd-$9w% zu4=i-;UH|+8S3l*w0}W?=owHuoI+cV?6lZwVoYp7)w5{ev)GmB^?TTyPj>ODf8BEG z_Im!nbNQ3j+@0?%qer?ZcET-g8}ysh#)LJT+wth(p1sAGs?6D-vxxnTqdQ6pr=To9 zOFmT4EK>Fqg3d2bz*(@cF9{TCNO2%qvR4sX_{}Xh7#K8;9bW)@vmV2|jp7diqa$>< zaIrZk(_tUNHdD;wVz>;}O+_)h-sLndCj^qA>=~?B%+PSSTy0$nvZzT02Cc9eP<6 zVXfxuJalqg0g>Qq4%<}W^+opQXw@O0h6N5qRXbQNI02wCO}W#N(R3jQi&k`)k}~3J z2%A?o#Zsn>JAKRJX{mt46>^gBcBw?a&i!sLzJZJ1H=V=Kk3p?P1m;_(&7Gn+_ztP5 zq-=mT*hhgUIeWiA06u}wI+mPYI#9gFT2Qj(J6LHmz9bua)(pyYIU|oyu7}zrxgTx@ zb17{!q46Q9L)PRf#?GPazfz|xwhr)}E3=k_zW-TsO0CA^;Bf5$O${`i+=z?m%hY zg2ikA(gm{fRfslRM*EOI51!(Y$?9T-2GviGg05J|%A5;1Lt_!@mQioBrrGqq2k=Z4 z*EsZzGv+|MG|I1kYRZ;@?s`V>4a+dkyKXOa|14+NC7vS|rF2{=hWhgR!Xus3uXE5c1RiXt)1Y8D20hgd z+HiS{NEk4=%EfoY%%~?+z3#`= z>~%V@MH!?-YK92hi;Q*!2Zi9YS9yMFj7R+6R1E@KvEz24_7** zRlnB#)l>gcYYRNy0+DkRfJ~g~+tDC^g8vJX_FzS3Z!7yTL|ZVTV+%XsRb)Tp{nA!* z6o3_|>F)aP4$^{xtC7R$^uVn_&06EkN1KGRj-PjrF7NVq9vid!6`SlM=bQz%wJyzl zD>52F1csOblb!Nq{@N>ZBo`sD3Wr9}T`zLEG=G-O1t6wi`#fgN)~3F7wpwwyGgW&u zPk1%%g4@EN>{jk4cu^Q3rE{vcX|Rp!adN@_Pv-gQW?5p)T)0(%7`b!gX-_{*k_la@1e^vH!{HntD&!-nqh!X2Y0Y^`6mqhg zBTMa^dR_RphmW*)laXBq$_bWtue)&ac-}<&(L4dXubWgZd?M-JHg?rU@`cRC@d&~J zQyl9>dV0A}N2)i;jxq$qLTVs+GCA}#v9{RAH15i;=f4ICA0#zO?k$imBLOv~D)khZ z-6Jra1ajbt;)GyDY5Zih3 z_$nC=eEHzxZd*)qVpg}VvydKC0doy(U{V`TgiDoFh&YSG19jQ-?pv9n{BMlCRd8EP z&@F0?*)cOS#>{ri%#4cJF*8GAW@ec|W@cu`%*+fjGsgLj{<^0wJ)MWCYEA9Z*4i_z z*|SzpcY?j)glS)7lJMw^iV7vnd6Oi0q`g(lo7_(w=f#Q`UJikL4<>a3_*7$j!k7K+ zLA<8UXO)H>6O2j%GUt+MnS%vlGMvKVbLo1Hu2x|wCTUf87&Fk6ZJb~t8v1{3aHP5% z30IP^9ks`&yfl|Z4kHbAM3NhLk2CVvWM;Zz5H3|9lmKs!^+SpUHn~HM$ zM>dj7jbpyrG-|@oHq8BiIzElb-BKGX23dT?ec3E9XrQSfCZywyCzsclK{pCjHBpX5 zGlA{>CO4|<}T6 zOqQs)Vk2=ty6c!ta0~7sW2l_5c|_~X&v-s>*6h8z(#mmgPFWKAwB^Rz?jDkQX*f*f zEKTLM_;2UPGGv+7EZd%RTJAZi?h${fL8J@BdtJ^6TGe;bSY$1DT=;L@^xYcBE(+}J z?9}OfuAFiMOvf3bmr!CYa(iE%;OA_Se+6UGI$P9KtA_?as?bH7q86BNKoMIAAcQN@ z2x>lr32Trlr7{h-lx_8^|1&Y7qO8ivl*s8I7!fkru>!}ZH+;@BQZH+;sDldSpLh{r zQrZhtGBoD}I0r4C{9%-sB^$P8CL;Qod65+V5H){yrZUhDjPfdOqMI9tsq>k|3VOu3 zfIaQfKPn?kLLp~}Vh1MD?2lY=8@5xQ-W5gT*prp0BvE{u*g}r=R$*IWSRP$Nul{QgU=O&5#|tNyFJ1Kk{}p;hI$HNkB1`=pJ0ZqVTzX9{96R06 z8*`3pPwNElC-NeA&H7pbJ>t4aXU?}T`!CMRT`mx}LDH!rxl%xrie|c+*K8P>L=7=T z)#NU83MM5WeW&`XcsGM#-(Nh*eawq%87GqvFX3%?a04o?`L?6{HwV3-ty+a0xiw4s z8&HH$H*5zh5b(Mua@~5b^yNcEM=ZGsy@N&E>1)D>=T~t#cW85Q&OJD#qGPwTse^i1 z4Z|M|o7GW_)TWl9%E7Id8;>gMvs6(^C|$b)`)pq%I?7B@Ol|f2kMkms>c^c^R_Tkd z24hTj!D5MLf4^c|ne3Y*M&`{bU|b~<+xz5~nB`>DMXhQ!a<9MBIEk}uc`569QYu~4 z{bu+bSIkW~!)Yq0sv+Q)xzt4feHcjRv1AGp?ASRWZXYe{1uroYxyvHtb!q zLLN`<3u7lb!KKvV$Yvay%bI-1;8A*Tnut7u-7s4hiATBR(EhJf;8|hXX8F$`Q~*K%2I1$l|G68 zSnI3n_T+LRQX7-OTM-uGHLl6L!C(1hQ68miA{v3k!l3+-d)6r}&#!B49kIo>mhDp) zEA+;2n#R#PbxV5<auDgx!!tAG8k1bNJC7L)o9ws*VH#sHplDM& zM`jGcK6hm*|9c`>6qRhSf;%s>q&?c8n@k^_r?)n=Hyk#`*I(OH|3E(uldhLBH+HN7D6kG6wJJsJmjO;N&+fCMnZDzuHN%pgveQxET8v zthEz8`8Ae5EzU|{bnPtR!C~+wwhl~k^52=4pB9+#lF3r>64Yr$%IUB~s+63PQ?@zd z$=GR?k*X@>!IkdQWyex_tN!o8n*&C77v*G)?_;JpP~?<)qIqV(+;A^2O6nSDRIu zq(5JG%#!W-trxBFO`#2h-MLwYt@`Qv)q>ReDS4M`^UU>eWjGd3cQkSDQtC!?S3S_HUr5k~oNl-wv-Uo`NYwW0QX-xQG=_|ac`N%^qAW{Zuh-$elNZl1)r;C>d%-J1vv6kGO1};(H=F{YD@VaHCUbH0VB}TUgD1I9(ApC)i}y{Y+0hYJLy_> zq61IUyu?INs9FPa(C0{N`^H0Dl%G)CunAUR&$om(z{fDB_fYwNu zf+HhVO?TZhj+(Xx|J#FA|51@IQAs*7dA`;?heSUy`=|kG&EQnf{a_WNS`GYDt6|gM z1Cbqbkr5~xxW&MT$KK&f@zc2h+%g=#WaZ46#E*Y*O=7KkkX`z*9o8LC{0CY?w5#zz zi$U2q!A(X&uqM-VNu0_XX}8yX*nC{)fN5l3n;Y~Rb%*dzR^NT1Ju(@;LfZ2%S0<~# zwIQ)uIvp09;x}-oj}GU$vcXat)7_W~y)GSB)Hvx#Z{m5Kz;3@jkDVCqK)wMjoA=;0 zTx}XLRIa;GhlcjlBZj-~5vQ5j?Q3oZSSUU&4W^u`50h3*;GxF^$_NGsr>{tFvr&vM z_tBhTL|lUHk{!DWpWV7jM4h<$4OF5lMctvRZyvAfcv$oUA$B`(fPKJOaq|0Ggq`L3 z#44H5uYe@{dXn=}Ur6zwC1n$=S#4)Ktp>OwPIQy1>{$e3N6U3a)=B6-qtmvqE{Wgi z)iJi>x&r>`D6LFFVi}y=MiiY7>&sgYuDjiOY#!L!`63&M%^J`EKA}bG7p=T-ejucx zRMhFl#WwwqKXlDI9D|bv{{P+BQ;?f~e_(ruQGlDE$@*H$P1UYuXV@1Kc{7qm*fbC0 z2Y;D6RNmk^Fk#hUMmh}8xTA*EXAHJ03!g&w9V~)qXA-smC zcF)x3Y7e3RSW>N85-}D>*5lT9oqNeygQ7cib8N9l!Pe2hUdz8|FPOcGWy-KUCIVGB zSc7%CP@o;Z)y%P@g@*6ILW5Oxa-5^OVKz!}{GWe-^T}U+6`VBv!z@fksZ}Ab@duJ} zDO%-rF-#HKuL#6t_na)tvh8DSw`SVYdKiRG3x`WN|D3lfsFy?w{ok~oE3W&Cy_8#0LBw(28?hF`Uasj0J3tN$gnB#WQK zN;FWa$Tte@vL$(iAa`tiqxXbMfK|FZu9?;PDp0>8e>hHcESCrUQuz4Q)n27pibnTz zP5d9e!A7f|Vk4fsA2&Yty|-2EuO@DoTV5$o8f7U5V?l>r@=;7(E1!rc3K;p$K>E-w z5X!_7W7d{raqyJnQz4zbg|fJl*66m64aTpp;l5Q0i1c?%wM>O9-w<&~6YO8ZnWTDU zae4l;Ns<39mjd`sn&QUiq=~3n5RMa&+g~(~sHIJHH@T~PH~V(cQK%z)W-+RnpuL(j z1Ao-<41^Qe3WM@EyE&jzL>SZ_ZEEcg`&-M}h`g=g?$|ToOwe5UwXyM-INEbn%!0Tr zyo+_DnSVflsf`96#QloAS5oPQ6!n{hra=wa*LSjW(v~QUJgkL@=TC1+Y7cOot^-Si z@f#O0qnxV-En7D(!zdb!;UBrsPQoM7f{wYCK?DUXw(Rz$11RqbN^K!1ypHd!?_^pZ zbCt02v|oQ4=fNVeXe2lP%=~bWpQSkjW6y83J;(c#&bnog$t#A{`ew0l4Z?W5pyvs} zR~RSShC>Paw_e32|D~1%BAD1rfBkI^02h#mLVawzS6IjuBDPu1gC0qg3g~Q>lPMcO zsi;WC3L}ZH4iyAgGEtXN4$b_eh~yKNp;1GeUnx1Q#I=`$AS?RIPVzBS z%=M*+p^3C{9N!}74d2=5APtphoi(`FTGWy+E=PCDupv7=@#pnHeOTF%3BD7P*sb0i zaePsLv>`EsMkvVDjt>@A-r1iD{KD|UVs*9~{vze<=Pn!Z;UHqVMcElLmK!V7xTW7U zgf{Qe=8d}H&Y_nNi_KX(`;VliK;S|obiU;Xd9=kjyE^S+$f2>$$Z0jL*R{vk{(a)f z6aJiObxnXsX`4nuPOa#H~#gmz9CYPpRis2p0&AMRhG29;A^|#QCrq!{MQ#@9k;<6v`y<* z`jJjY);7y5`*NtVcg>z_v4doc*~{hC7-)0Ue4z1AIScAsY?>r5OUg*m^(s6&lIztM z{L)%Nj#}E0l?S|Oqt4>0d-;-@Y6x{fM0F>B-Kk^R6=!cW{&$@*s3R3kMfpU^(X*WZ zCg%7ZHJipqvetDMs{YBNLf^=O?|SV$)9I}fzW+qZf=$1~O>Z(wKQ?B?XoPIsUooBS zl~>6iZrCHzLGx%#R9Sj>B08i5S#J<68~sfJka((mOx&!*P;1Jx>X$1IkYZa)>^}Px z&{i0qjc_LS9!SOi$X=mLbF^_y6Va?NU=*udn14NOskneWma?|D%Qd30f%0-`CTgRE zCx*uE8&`2GvipvvepUTlgo@f4JHvn#CT4Aa&}7A$rBWySm3Cs;e_QUXlW0%x+*yLK z1j+8rECeQ-LH&_CBaTD1{TPMf(2eAZsjacYgJ_%O|7*}7vCzy`^# z{JLz?V&&|UKX?6sOKBp!!8Q})esfBZD(|)5qt(rh5^DfRLX|0_)UIHo?G6$g0lf5+ zNKwi6o=-|wBJ|0a@Z~fgHB1a2*zj3~u25oSCfw>X5hco!kae6-I5|*hMT%KjYlhc! z>y)4gJ>k(6@ymKv3QM2xDOo0I)UuA6D0ZTr8ARlJeRkAFv-f4REbE-dB|VYx32ez$nW6%E{>%4ufaFcQXtLX zHR#W*{f8HGblo{OxMzPr_N^fb>VX0+?8agOfla3?^(2spDolr5HKV;bsc7-#aO|yn zm1_z)ieWbNZ>N>!3o}L7+lh4z_gr1&vs>T4jflSr4wCnFooG9C{{*M&RT;$phEs*2 ze8jgr2&F!qwQ+uWu06V^n))rhg~n-FUwav))ztG;;e;z2jqupNFs%)+tKmA+4L9&1 zxcbbUK&$q0#gWHac0L_eLYEMR+>avBwFUNFS+c5BW3 z3_~Gs2{WZ{8$mIDP_h@XT=~hLFap2R1&b}52c16X5sYx3c0D1Er--bDC701S*8L6K zkEoPo&VA;~(^{ed^#sPYv3q!cB#|n4N5w8lw?z^pwIBM(;#pX_{yX>OjW<krHvg-%N@mzZzSlCUf5~rP4bU6jd4~n;O&4i&{!LzZi3{u zP|cVO4jn7c{RgjmvP+jcr^W8`f>rUOtIgsa7No39vg6U6plRsiggMQNt<}^WGNj~H zCCX_nTuLd14_NT?Ka=`Gbc!HlGO4fGam7%WfW;763&C$wyvCH!t(EqRvF1^(wXTZO zS~0H~j85s=*f;b9!C?czciiqD*S1+{qPfalN~QJ>=!k6r@6~>MA*7rx=MA0*qb2!BTgb z4g|=Ul6icwf}?|Fk!L=4(7Lu{HIh_Rr9#@UKq`cCfL?X12I||D?4QLMpDhvGp=!fdF1Gnvr}Ku37Pi; zis3(F!Ok~keH}qU6aZ#_#gh6=r~K5gZqXkR#M(@={7LPOY5bJlN;UtcNV>^B3)S&w ztHq|{Nf4-$N&lUJk5wbAC8KiSB2x{6PTN2!@tb8S#UC#8E?$`cUIz(4w8J@ICr$>y z6$=DJ#9jk7VC8CsYv-L}=jH)$#(P`Gwn5dwLeImT1 zUJTTDxAdVb15^;g7c@XAb@Q=k84mollJ^wEvt^hTiC!e;vY`!dChHbzGNxxuu_|3d z+ONS<ZB-~sBiq8}&2pTHJ!eOH#sU%+7+)`wxbWuzrWNH~w;^57>Kc`_WOENm_H_A_@p z_N`#MJ|uVQw1$&g21Ds zo1X&6){^K_dKX%0&^A|M@o6P*r>05c>w<6b08Hnb@>I2}vxn%GWHU=xjdltZ2uN~(s zl7!$P)S4SJBrcpb+@P~D+C0FsQa7R~vM3$?R2)fLI)JxYm0t4Q;hUYH+_zLg;&0u8 zR}{wz1qB!i3Uz!6_XQ>sIR(*!BeDY(!ax0RNEmY%%rkYJC#v-F0L=GWtB`&++h}9} zqeozl8tuENrmTL4PI0hqNrh8Vdbyk|TTk8@?s}e=g$gL=zoe*s2G@zEO(MaLc2Ys4 z&V0{CEAvMQo0Pi)yT#|=+Q&O0Q}@SCa~v-PtLnRrpGuFuc9+k{@k_Z?qv5Fp_QJ+R zML3mQA5NNJ#tnyUihXJs0k^;IW7+oKA4=hLAJm<-h9u0Y#1v^bNHOLaaaZh23VZRk zvwUS>O1u4yIH}v!vO}q&tga4MTnEVk$C9Jox9*PVg-fcl^81WzRvC&HW$}VeA zbiy#W3p>xK=OcB3qcukgfjg!;{(k`X1-Z5w3At7Y6}k2j9a-f~Hb0#IZnaG@=haZ_ zHrhh+Vtqgzza>F-08?hF`4NR!qGF?X4=;=aPqBjrqlzgyts4PPTW32V7`DW3zP`jz zvG3I|-!Wy*>0?^z3)qV^H*PoAeZ!Pk6DABzRUXVIL+i69o+cnZ5EhdV9Ku@ZgC?5! zoj}RgXOl+W<3{c^?^qFG+&a2MA0hRXlHfXu^IqkRl5@9<#zkI2bVA^b&L-B86=lR& z)20Z8E>J_B0g08-rZV~*VH+5nLPngV+`N)4V7++Vo}h+rC-9ou?mXw9I%x^tZ(hb?=P(CSS8hEs#^k+@PnWHMYt#42p#>^Z%SW6uWp9% zyZqpg2O1iCn?uzlGO+T_o!fH0{n|?q(?!fniPWJGc@l<9e!*(hZ?exG-&_P|D6%;V zDTW0fD6SQX3kVb-70MJ|3hXB+>ry5Z%DQmmL)!T{;FadpZ+W9AO{3#Ch`>rfzWWb=slf&aRt84h3pGVq5<>0ijv+Lz)f+O5TJ+Ss# z=5<<+`s=2zff?79Q$EUd&dq8eJ4p1f1V{*Bii`p*fL_<-itS`fh5y*U1pqb|=?ysn z>)5L=Q4{f_zcNt%n6%7V^g`Xg$%;|TbxU!$_6#2+Gw z(1zo!73>YGEQfz=s-YlvkzrCXoh*IwE|^}Z56VOx>x>sZ1ht%t z#mWL&CVPpZ?W0{}`FxQ0^l{sg0EjB0-U%?4g_!mCRK@o(It+MJU~s5+`LBtA_FHVZ zU%_R$_1lz!4b9_l&?`1y)OBItL24QZPwGWqq&2VM(zHYck3S=D;3smsMBM55_*3D5 z_c;@7 z2&^QQ#Uw^WA~Rp)Q+uaKFo0dsL>^kKm0TK4UNh`CXYo>>2LT=eOF~}%BFt&yp|SSe zebAlJN8)|fdby2m*P}(K2F;I7H*as(J_u<&ubz~?WIy}Ti;j3PCnC1MzAGwiX|`ru zYW?~=#+ax-ibzVCgpx|Pll(@!Qk+5c(VD?W48m8+PQW+K?!fn?RG&izSZQhVbF)g4^Q^?VyZ-`Ty)rZwS3;gpYWRN&)nds#HIczmR#~$^fcFux;nI z8lwyJaO()d_X_s`(W~p$d%3q#Ygr!U)af8+OE_DWKVz}f>5k{!X*L+^N~z^leR)WE z=z3YQ`FE>z7w;110Lo>rJF<)WQEdR_)o{RKjcgtG*`W^1s{m=_kmmO7Qlh8;S7EZ? zyTVg}%|w1d%EY+rBK}Ol;rwIE_a|UKcfh`AqX;nmfUiXq7%wdIXtggJ9V**Q@h-s1 znUgn8ol9xy_6Urp39AqVs@Nd=ExFUYi|t<)fKxl2A!AeDD!b^USO#uWEdxKhl!3ic zRTgjjb4qu!gp~P+e3bcYeMvbx{T#T^eR{NXeBpWX{FFzhHT-x)T*M#B!R4zwKa@ws zIeLKcshA)7?amqXyR>ZNb`~Ny#a?-FEqu92cb0vGQSj4X12ftu(Dz+9N}`o-8lz69 z?|;5ad?r8D4!2LN%_eW(cHjN%{2%e_=?o%%weIRe#4i+x_%#g?zuI^x)z|(@O*bvm zs*DiPe#3Ux5P173IQX9?wT}aFMcmSR%g@GU=YL4kcY(DZX{5V@ zixw}&s?JV}@8<$=NioNsAiX1lklqJK@5%ym=Mxy$`1>{PwhS0|`{WRJ+v*zE*aip3 zxB{#Vanm%2n=WhcgO^wNuOCU?$liU4sao`XJl&N^u)lB9fDH*OJ}x=`2xW(tpxkt; zt5ALSMSr<{vYeM1X#PACaFu-g*Z4)==+DsTOxiZ}XiFhJ+QmFdQov?RcHF`wXnIt! zetK)NGm(KIY=N^pK|_QAcu!wm;(9;-AZ{8Xa4vB0+A8>3UP^sX*E2aPc0lx&js~S3 z$_$y23D-|#atN2D{9gB%P6>I`Og8D5V5GhWBXVh3wZ(J__(M#w%9Ya&B=#rSc_&4B ziZ)ex`IifolWYE5_Z>n3ft4&FA3kKCX?6o&T+T{AORj(3E!-;qGj)ZOWyQ2>XIBz_ zPjT$Bxg<3}{)(iu)-MQ8#C*m_y}z3%&St~*tM6u`y5ih?Qqm2IY?{jtJpHxANaiVh zVt1w5weZt(WbJX5O8`V(P6D>f{pm+M8MXIi0qxgjFY zJam=K9IyVClKXZMPXSTd{mc(;m@vZt1SHH_7tY)&@E?6mp9u)><`G1L`l^9Nn4lX^ zf!4T(I6H8F;gH4psQcFJD{=-6k!Vol58}1i*c$ph^ zAI>qZ){n?VnLG~VXnQzYEw=z^g(8b{1L{N)6?Go=6AEqHA|rIFhs+afEgenXMhgyG zkMzGFN`0EbQA+f!>me;I2jRnF|I>#oq-3gCuNkbrxRG2ghymk~e}C3%zzopWaspPS zX5}lyV6iJEv;)>4tfYxvzDn@pq4<(}rV0&D>eWPzir`pVGX2kBtc9xB1);NacDl0y z*EvS!h0$iFteJ9+bN%H&c7}Q3*D4$yF^x+NDf0-NW1Cz0if(oi053c??Z{1U!hpkKU4Q!MK2D$yBf&KHRu|rax1A?|WUynL_H6svEEBZ~Of@|ee zS`}3ofI7JxgF_?glZyl~=$R$KPnL9?NVOa|7Ok)(E4O;npEheWPR3_g@lZ{|5M!sCOz%I$C4kY z$t6E9ILi)E7b>`rU8~(NukXa} z#|_o$Qm&Mp_wY)yk)chOfOUp$bg5nayGO|NIWgSL+^AvsDDbJFXo&br8_($*&;khy z*>Et5%~~q0_Lz>WeKxdPl{ZA`&+cRJefiZ`YcB7x=EEymACXOkS_K;#r*SYRhrv<> zU7AFsHWz8i!wl%~T77PZ%EeoI%HmcB(5uPZgMS=qLGq#lw1ISrKB6LY65BIgFI0L;cmzF3>n<`dXWQ%fX4ZJ z|JDOOWfZzx4CGp}=i+)iHT%>z;^p}AHj^G?0)+;530y`gQRuv?yVXzQ!L^0R5gunC zh`$a){B;E4ukdRpSJK8v?mUBMXFQ_}5P$VPY?;qIds3y_SleKt1u+w@;M zyuyd6f!tGWd>G(E-!QhdECJrlPr-Jnt+*XN!f$1Z{eE(Y*y-B)iWsQ1RN?xwiZN+3B+lOcWN%@IUpZlPd@IO|M$mUEAagyE}eN84q<`LX2H-mpB>t^;}eGvu_V0#c?46kTfuE>Fsz}jHVvqfJe zcjRPXU9cg4nyxed7g6jY#F~E)?5;lWvP-MJWAb;VAL`E0G=2^&C<1QP-3>PX?-9c_ z8YRFnvc|?SIwi$1LOjAT0z*DC{(na-=OF8OQ4Ka?r%w|C$8iIrj62?Hzjqzw~A;ej}QhE}e2 zB7Y3()C>8!Jmrv)hElLU8?w13fbKUB z(`Ecch+sx=*7?@Upmpl^wSDurag(eE-xm9huTCI_KY_Gz8~T@{9Wg|FUrJNkEwArs z=|;oE*m8|BKA5qdChUvbEG*6YBB-!MohCZu zPH}YX`|2(*auNthr-HjCC!m4lvhNz_XS0*&t=FRwDiF!U_aFB00d&=S2YXY{;{uME z7r`#73eGXOmdfTbu-DL~LnIHgbvC#Y)rGB{>HICrBV{i}EH9kO;T!348I4-EqUln9 zwi_aun>1T;{zPri_R8F3m7$W7%6XaB7ILr#35%Y{?nt2v{5Cam@-$J27rTlN;Y1>Kvey)&q1C&8{)8)r(xqqx z!rH$fY5E(uikY8jNRkhY^2l+bY8EjL`Ey@#P8q>+!^Ux^a;a&Ch{A632y?T`9mv7b z^Xzfo{^ji+G=(lxiDubZipd_yhHTWGHR*ft9L|r8U|oA8^p0v5Nl@;dn5+i+0femf zuaypnyiZJyn9(XDP7K8tPY5ENH@mlELUY8jU@LcOw(TV+`xDSS+Cg`7vx%zg12L{| zmic~hUJTyP^Ytr3pb13M3x3=LEJ5DB7$Aq_{T(&{b8%t-+Sp`(SL_L3GFAvco)!mi ziQ5H?u!?dtFUkFx1N{*WPq1^hASex04}bgFZJF62V}(FugKAw+D&vRHX=n7)BoQtV zLB+PjX7A0xJ8XzbITuI2paP!{h1^IoV;`IA zLGd~PE0^N<7{0+JL+@S?@}H{(c?cI8wLw~pJt0I$-|MxpgUSmdkk+2+-sxs@-F)df z3NCJ#XS_ac)4U_jd~H7Z3PFV+1VN<-K{c$3fV(O-S#Us+YiVQtPiEuMlY;+g$DD1y*~#xVU0FYVU03a|-hJ450zv>(q7GUC`Rsf@KHR%puUTj+v=ek6%IrbW3H%4|GBeDyiKjhawA2ij~~rGoco(;Pp~S zPfn%M=mRK#{`gS!86dve8YVqYvl9(uHt59}76e5GPU}(m46oiDTODUhA2_xOZg>n> z{f!K*b-Mb<#%AM-jPwqG+Pf51^SwWb3x0>_&~TEjfAV#xGwg>_cR-_&08C+^3S&~T z``f!(_Xcg-p|XhCXd56tMjQT5196PR1#+#zi)$?rP_oaQde$>0Sr|^;o6|1F$ z$QAHDUf`%z>gS)$En&K@#IaD2>FtDpgm1|KNLu?cr8GQ=YceKBxHbwJ^Rj4mvY~OVHPHG;i_@TDa$g*fwK3_#<+fF;Nm`A;sk0G&pd*YEZA>Qo=hi7fX)MJNI?d;$wiZt z!C)xAq=*rwa|0oxw6#!M?MgJV`ubn!j&rZQxd!)n>`hv3a8gu~R`VN>W00JNV*kTC zx*}t`7ESXO$ly-z5eeCLrCf$Sb=FK8wN^*?ZPp3QBdsX=m{HfG@33wFKNKff;5Uu) zzaF+6j8+g?2g>Mol&j^an%3>`y9uAgKFyW;M?1h)Te^m_IG?wK=U~F`$QjFrN)1}f zS+;`U?6q>@jRrO~oHfQo#kR@DFyoX2cU=``;^ycr%tXn5B>$mCb=x-!9DQSvN5!HG z)GASS{27Cq{w}pcg}HTPx+#T;v=wP}4tGrj6QOIdLppX}hn$xNB$UdcgBs+u{IM8a z53bq6WZZf4OUoty!`Shkx}vGzPHH0oHW3wkeFMyZbE0$xSsD?>xM+Nein-lswIV{^ zVKD)p#x1_dDW3%568tOxfVd@3)1}$4uPmq*eFnAFD`cEqK-BaTB`;^v0#`8A4uN;) z-{i!x4PvqXRheSuBj`K%_f3PetN+kb*uWoLg%`i}O5;CLP>_@2rQ#yeop}%kx)pAF8nknACeI4&qra_+rqpoM{7IlP0e=Z(_UTVYEhi;#0FGXJR9`(e!1 zY(Mep75KM|K6m$7QpWS)ENPGbU(0hnLf^t9{W0YeO~%Y02R+BXh@pE3qCMW1Uzn2#(x57)XvH{`(RG%7wb(sv+R`sZr46pMYAmaJ zu9y~(HC*>bwcUAzg!%A=HJHidte0@>u{8oMxTRfq<{tN;CX-LAS}s@9Qb6=a7OmkP zo-S@{=u7EUvt*r@<%-FW#0GGVU8Ca9)f`p4ggJIROEUCml4T&mip2`K4t4qp>l5Ij zX9~v`VjuYsTP9a+JCg_^TX!M`UI3)Iu;aD#gdvUN>&S+nt8%B+qZH{ z22lG{aKw$SpTnm_Y#=(kGwGyjY5gH=&J-|*@v;E=2R9?woF0q6#-`F)sH^|f0rZmE z)DZ3Qiv)QM;i^xRNQh62uRU$Vo4wkJMb@ybu^qXQ2q^!X(>M8 z+ZzY_gl3VfPPVM7fR>HHLZ8{)u+kEuAd#=Kr?V@edEY%WL{fZrib1@`X^f;$Rg6Qt zmugF-m?evQM2cO?Ea-Q!16vNgKT4F4zx-cOArE(0khGJHjvSf*W|q#0s)P|!AL*t@ z*1BY(4G#~#VN`GFzUvc}`8xB?i>J=|uA3j$UVIu4QC^yzGY^jUtJ6D4U_nSaR={k4 z?EA&xjdw`{R9+Sy_ujfATCV>VSuV}ClTcPyvHPIU>EZC}%ob92@)%=y(t=$g=Jo}! zVbl)9v2an>u*KXdm=h6xo<-IPNeOoA^5pq4#NFr3mru;UcM<^mg(S>z?{_f>9-Y5v zcMN)z3qAI6uT?ps?676{X449wh*u{MGy%k#c z@#EJhbsQ2T7vUcCtS3ZhKYTu;0S9g}cg8`O%jr=_gZ%QuG3L%>PKHjb{~w~xJP4v< z2qLHdLF9)qq=n)0og9VY_MsIDMwJp`G^augw-}1s$$A8YPAkQv1WDc4Mx zs#NPiS!=3o8C#P4f*W14UB#LSYaR5OHHdDyqCD;G9Xd!ibgp{lCp?sBh%GX~pA-VM z!6{2h$u|9nd0qp z)9rYgR>eKI9j&1kMfYO^#x$I^@jeEdiuhu3 zzF2*;KS8_#Ef|&d`~|wTWVk;KJ~NqKZvcFz8aAu4I)3|waa-S2bq-9gRdu|T3G(#C zSJ$py+@JUU$~E7Xt0S(-Ui4`9Na?HXh*w&TTE$%I4j?_QGps+H_n`3H>aP70e+3Cx zPJ{%w(0sPz3qWKl6^Kk_4w0$6i<1^nsY_QWsJk?I4ii@8ElYF(hwZvd2Z$LedV7OTPOL7oig$+cVj#v_4H|?^O8|sU zjjW?&3rPA^aJSif>pL;IqBRz2=uya=Y}F-myMDH{a@+$@PMZpscRVO|*XUXp5c0Fu$X}O99X5`Hf-)iiUD7fTdW^BA+W^4QdG^ZV_s8A-Bai+V-=9QxWfM}9EBwn_G0c#S9Po5|Nl|OR+ zYk!{&Q?D$`&5!Rq3iGMD0Td(%zQHS03Yipiyi)q^WO@~z7WF)P2O27VBU~uXpm_NG z*l5+83}BkBT9~YR`{66kr>b0sd9n!h814Svlb)4dzAF2`fMzRtE`WjOg6ZU!41_Hy zsp+Q~wUMr`dd+Gb9!*nMOBEN^up!2-=S7m8R8lsnm^TZjH%l)H+GOh z{&`OUU9a&+vfZ4YUA3d%P`)q3zudpJ@DzV=?_zP7SaL@hF-Lyu#&<(?azZ;-GQ*oB z*}eQ_^H>uwuuXxYQ4wn`IQJjQeK!|i{zS4M7BM^`k%7!;Mbfo<^X_elgZ_|en_p+- zyX21|(l)M=7NRlTUZ|&4@1hC+jcdimUBK6Mr=}pP?KsQZD+)FJPeN6pxqt z4#YR)H>q>3^G6)OCk)1}4zJ*_pfrlpSFw>x$Y@@k5CZ9rSW@?s#gC7`a!~TTzM4Gv>M-8lcc;g2bMi5Z?l1jIC8AJwHPwh&f0~pp~2>VfZI==VZvtf7k2~&Ob2rv$UL&BEqjNSf9c< z%3ZSia@OCNJHy&fM9<75rix0ml)2erDu^~bsMYTcknPC{y8SPzzA`ATCTKS}1YO)= zVR1=VJh(0dC&4AbT^5Jny0`_m;1Jv$0xa(GLI}RNI|R+gcdKsIz5jaZ)TvWF(>>ii zedc+*tZBk9yp-<&QeNoWZHTE&8Fhq}`o@n+z|h=CL<2mC&iPnxi+FQ@LyidjRP};{ z-1U+aibt{OPy(HGtnSN*PwKD9$D1Q2DJqAgbu^V!SPJxR{;|m zce)-PYZkO);D1KuANZF4{W?r?^fdot+yN-cw2{el3kzw(b~zQ+kix5A7gqJ|8X8lu zmcm*yN}uiFHX$t?-(nGTL-Z(H&~Ek%Uelk9`hjE+>*jbXgMi`jLFA^vuz!YqOWw@F zpjw2Q3<UO-j;jX?wM_uzLPM zC$j2yM36|&`g>&-Mx!C#vj&2=47#@#=?^FQJNJry)~bX00j(iB#WfM}SV-YJn?i?c z`%@|czDmgq>!l-E|JvW~(iDx<~mJ(8rcZ5S14sKqUM1+a$Ol@Sx!f} z#cPyXSq?zu4w=3Al`Q*!7D>bEBp3p5!dbNg;GrzMRE~b$;6{^mu>h`4C zCDnveq|g0kBuGk<*c(M4nHp=bE?Fb)?Z)BgsL#URUZc~IQl~%)-bq|MZd22OA4quj zsCdu9qPO}lvtWnH<9szteaETAe*w+apyi~`5XYSw`uMs2IG2RFe>O%$w#u>-YcpHO zwm8n}AzZkmX}gi0GRH`fKq2GYw41Y%zA0(KyEdKd+LUrxu56Tozdq3dF+v-SbxwJC zIo#;nG;+D;P1+*zOz~U`OQy;46Y)P$QmPF^e}+7HG$?)cRI_*QFaNG#I7M!!!>}>z$rdXfgrL4M4=c?D&oB~f99UsYpxu$@b$xit_q1G>kPT{m2?rfu zCKVWlaXKwmtrLTpr&>8+R8KM5O;zW_b9jceI3%< z;!K`aW+|rg0@LKigqwBtOI-d;i|omv)ESjS4%ea>zHUPMx4h~WhMDFH{Bv7hTRX$}-Ys}A`J95OO zBZ$a1zy}`ZlA8}WY<%QZoOeImGudnD)BaSY{7!>}jJJ@gex@9&QfG6shm@9A*XK(w`1roG;VX~Rr! zQK7%Io@dn=-}b@no-p;1;(tug%9<+!5Fb>J&)=bI1b0?4MacvTIgm-!@}15|iO!K@ zoCY?nb1s*rxkw<&bw2{`Y}SwIN7+N}>@rK6W&iZj+vXjGw{6cr={k0Kr`8ou_eZSq zLAa`Hn5!$x0mikxAztACjWFz2913BPRUY+QmntQDD=($;RAj_-I)w&PJ!7EI$sE}L zCv*V?>b`pNl@=2LC>UhzPY?j3ZKt*l{aX`fO0^X)>@Ua9^2yvgJO8riE7Ug>HJt1X zQTZ`P$JU#C(0K{B!_Y1QdHWW`=s*;LVa4xkh&De5%FlMRm}6gvFQxjrHGjxsSuS-A zHM3PH*QS=mcD6$9HJ}w&+;}ogo9m&m%SWG4I{s9N2hAN4>|AF@8Q2`uf7e+$uX!YG zXn+vF`T_TP|Ev~h^w}^+~m_?szf>Da4_6US`f4`xF=AQYp;){eRWe6!> zg+R2g^8N{Qe#=rn_7dL3Wk`JIA_7B%W1d>lbBolE;sTm0)kqzk^iJY_srG8p)?ils zhEfdNbh|o{|D>sm5QP>aI>lv%a!1m$Da0~PIoWLgxK6-Oo5_AiHcJvPmsXA-P7U$Bizc?XWlD*>^ppGJv5Gshda>mQw zJEB@y+N9z)T3?x7OQ~@>kM*(a?m|*Y7;6!v_qW(N%Ce5kF~a|`X0fscpLY93lpM26 zwZ(Mm7;MoF$K0HDhrniPZDYcP{Z)jN54GAjsXgdQ~*@Rqh)jO>uSue(tV575J(@P{CI-8mHv;^8%a>X`#WAlPS>|e^2MW}`n(dY1EmJ!O zgfD?{mz8N22jfx~NlepjVk))u5$S!mM$R4Tp7O||@0LT-gZ~R?iKz-c`q{<%7F&DO z$*K`C130tBTC7*}n|e!+AMtIc30bYot5hlaV`5-%=iiM;^=^0X40Z*S+O<>#>(w=G z6Z~gA&{#xGzf~%s{bg;4Q-3?{;DzH~?$30Z{_&7>FJ-uDHvFYmxf>$kOk|)JpVujW zR|&O)q>ayf;rzt&p6e6OfNn`}nr>OJO<$!_MD2;@H4}ZPijrJe7-@<+J(onjZM$i> z%6xuB8i}`@H4@l?y7T+M^5L)KS*gn^{+MPc_<5$?$WGfYSoC~!MoDAEi*aECQi0wE zET5+P;}pJiyVuin0~<=%*>8zEH>{-ux~1)L?lr8pq!g82FaMnL$4Cv~)482&bQ};b zcQANTJ#P8>1GT!uJIMeH8kDXwY&Yv@^tkBa!MiTQ4UlPAhX$Fc6SR$@(G43*c7C-Up3iGpfFQC$;1D z|)36N=j)ev8TkG**SNRW%zALoFYq7vnCJN06N-Zaf=~V+KrD-!-8o3uPJfDk{2ox4QLnbLSrXT6S`$xw&q|Al&IFrh$GVpA4rC z6uPka^*x8Z>FxYF`)Bc~zsyTZcrI?)&jOE|=DVl=74qGdKk1YBuNHuk$enMO9mwTLT#WEHivt04Ra2tnh!MhTIKICr72~zpg{t!k zx6<@(g=5rWiZd=y?eyfvg75WzaFWsi@zMFx%9b6)?9gY@@f2M6Aygb%2&ykY$zwbl6 zIG4ZnbYQ?5(t8!O6Ym@0M2r59p*0}K@{23WXx7mlnGP?Tnp73y2o?%VLGvgB!>o~I zjRB)fWHLeXOY1Ln{b+S#SK=$3jgG>wRvC;c+zGi*umFNPknDNZcaI#Q>%7_-2Z(N^ z5A=#VlcTCYhY`ZRQhjgb7v+ks#8_eBzJzN9Lx$vXTR)$R?l3rwk0*%w#zwe**NONf zNjNKu-f;sXn%u6hXxP~KPX!){k7LBbJQ;RFsnS55La)k`;PFMqWh_tQH<-?k0nhN$ z5`165bYa~aVbmmw1FX=mz&|3PvpfM12Gj7lE5V5NZV$jOinqT(sj7}#*%gTd6$>X0*>zHO?>#ajV zBKK7uHF6dINk{bOulD%UsTfoLm8704KH#=Hq-3}JN^7Trf5tFbeClH4Jfe*xh7?PSEKJAKiYv(+&*j!eE_KR{S|(Zia5qb%!*n|%f{{?)7=>5hBFy% z7AjT7Hi?Dkh_nuJGQD)P!0|*+C;0E(IAtNmG2N7KVd!f3m{14vht|}jE2{dV{hY;K z4dfwuRCMBG`3`YsuZ;Sm<`DMW2k^}!Y!>RDg)Tl2Z5YU1II*z!ie;-zfAhEDgCB8p zqKW$hE2-=Eq{y93^n-!PF~P~iOVAMEgR_E<99B)apPcb^s%_rm2aFwim2xbGQ|Zu> zWi0C+yl4Xc8u*IAtU0F5A>=83VL(Q--}JBs9!c2^7ADS6xGI2TzUW+tZT zNnWtcPeQ>y)Wa@DJxJbMGb*w5n1jT>9RIT|2AI!4Jv4zLN{)*Qvj7B07AedMBW`3{ ztK6ukcKY4%R@c=&FuX99o=0I3*a$m1Za(mJNqnnx;8WGH87Np&&Z%+_B&soGzmdOU zgMN3doBw#ur3$Nc={N>c=Ell%+z)vP|0&!x*?2TDb`l3-eW03}-#jk`Mk1U72byq3 zdH|}-_1c@^;1%3Vp|Z_3^Pl}6y20lTMvgq{UB7H~Fs0|m;OqKp1aeo?;%)BRbY?-2 zb2&=%HHY(tt@~k*u$)L1aXE4sSgM&HL%@51ePy_oKrOE`!6z$H7KEFUl%3gEwIPjb z92RcS-W%xh)z=E2AHP^+brgW!Nykl>bu+=R?D!VlGTYfmm&npHN`;{qXJdHSQ+LBF z_tILc0&1k(Es)=$hSIJ8LyCY3&lywez69;qWGiqI>IYr;D2qD!_bB+;@Nh*}IR@8_ zV{bnzO$Do0P)m&6;q*uBrSK66n^of0k9kcxhVDfN`IDEA1tYknm}|+BMPcum7-_I< zo@S11PqXtdTYwu?vkQrO{GlLzSlFoA7uY-=X!sw zRL<)T{)+?sSc`43g}S%~AGNrLxGkb!V(6^E9621cTlgb!2Eglm>_Lo?u_CHJt=6nN z1eAIHipwzU1gn4If9s_J#Kn2CZ>)w%meONL>D_si!lO7C6lGn0wsc0?!1E!V79+9I z`{r#XU|O;Qi)Mnobbg`$g6v)KcUa$z^@DuFn!7Ro-gCKpG+bRjEd6X~dx?0(gVNG8 zpl>N^f)mA=2UZZc@glzeB$WJcPoZE~LvWHK3;wC(5lzX{Z=~6@mb&aqo2a8`DpoRFR20nDD7v1>bdI4?RJu&A(eS4ARI-e%G;QkVj$UxTBYf9TvT-PkFU7 zHKK)#r<8%pSDcG#qCDmcQ!xR8GCrvZ@S5&|rvz4W3F#r3G2h0J8VbemK3h0~NmwP{ z3431LIkkhULoS>lr{0{)2iAjs=kj>mEJLobE8@2-Bxtf8fwR$llx@I;5wF&NSL)7p z-I*x?NiJ=svRI23{4V0pMy77Iyg!!&$l(q4@`+n?qTJ7Bctq-NvYkZQ$RcIIwsv{@ zZT9V(voGF+1YhfNGrNC%B2nP$u;^+@(R1Oe`Ti)W-F^#FwEi1asrDhvvV_E&OjFu? z-sHE0|0ij4g3@C1o0txvev+xyiZ*XRq=@KLo#n*<+T7)Qx8U;GxyZEwHqP_Ow@Mgl zpQbLtPQJ4|yck)IM!r)qGLc$R>?5Ne4{7U#x6+7f41!|lig?|3_;QrEjSQ6)Np(#e!PEx<;8N6ze2XMh5 zz{&O#+BW5oLCW*WC2%i16F;Nl+ILvAbx&s3#z)-Ta(EV*cPmvwNO2g9%c5ud5dm@= zGs>Pf(~C=H;G%PxZEXR~opUdR+S@nt=Yb508~SgLd>e{8Ldl7^mC)mra!hs~Oe8ZI zP})bb#8QwNe!<$OHH-}154Zw!kE*d?En}P?iO!B}0XoN3>28{SBTDgiQTZXAf=r6q++Bl780=`z*$BiW# z7o!3TUfU0^6kEyc_P!2Ocf9pTpyW$!-IA~>#A*BefF;9V4bg~c5WdxDXu!SQSp7}u&znxAHC8w4 zHFe*p&Kn_K`>sj;<+ia1z-E&9e(N}ec{NRVVL4AwHsKaRqk8K5TRrX_bGOmP=$0Rc z86NyhHJ!?~{<>;w(FA!$v1NMxJ7bUJ8dpeLC}m#$W)svg^9EA$)cv>=mYINv+_tJd z9doWhutB_F=c0m(6F66SSXX20rNSiRi(k7eX=B^vZ-oZ2JmIKsmp-jQ-_ig%PH?2_ zX9dhf?^4nFr)nMTqz9)@61IK$bjR0}{M$a2tpum+z)wQ3FUer$WcUm&(JODpR4#rY(&Fiej1TLI*R1z=pm;Bl2+1VdibdhPr#|CH5Su<}Z6$ zT&t+?1ZPFCm*^c||9Hb^UV5=S{*dg~T5y=nuezmJv}1;iX*+h4&D}})yUP>0QZBZT zP-%8Aka3iodbUUu4!j%IRi=zu87vwb4yOK~hC3ltHdf0(xiS%JN#UXR6pALYZgK$1 z`-Q3q{zU|4Ne}bDOvslHc4W<#q+N3T^vXt=_0Sm8Y2&6AGJbWFLrOCai|F4?1g~KP=iGaMQ_$Dkarz zWt37_@QVPY?~F!SIHg)RoWi5f_ikQFi|8e$G^^ zr$3uI7u&@fP~;3E%%kKhV^hPWf@akI7rQOkfziKXMf#?~c>OGBF~n>KQe_!UTt(Y5 ze(+OY48w_9Kf0q#;;l7eAi6XxzfBhdIXPPNXG|9DXBcaj!C8lVU5!9%Gci}iLbG;a zFSf%M!K_E2hs6JwTn|-3oTNBl>HgDS z7m*E(zst|N=N_lae&joPUuPDk;Z&$j;K=r$AnWJItf@aqqa0DIcCqv=xQd=X^QIl; z+}pQ2ejAVsTlC8Yt4*X4Gvma2#`bs^4C!>1bVHRtD=sJha5dU!%8*h{T3EYb|AkpV z%0)X&Q}<$v1tHBQ_>_mDq%mTq)T-mR+p69pd=>m;MaTU;{U~S-zdBbz^y(2p>!%y@ ziBR;E^L$-iD83Q&pK_Zig<=>{wG{*JEdS+luMv~pz-n{-J^kXwd}lQJ`9q z4vtmCBB@n28ITO{PKQ~^c+qgb6S>{TtIAF6^5-Gt-p!&z2$?M}gYnGjZ?6;2hHaz1 zX)L7-vhi^xX$37w6-d-R_ z+8rvJ0yL9AhblNB^}2tF2;o^$t9Kj-G&1NbM~&db4k{KIqfz~KwD1`pH;AsrB{Jz7G=FxOh=eKK3` zy97es0|vTgJgD=~o;p~xioWsMC~3b8Dx?3`H$6rw7|Xa>#j!kn?`P%Kb?$5@@@ej& z!H5njO42|wXg}sEBRMfS7UiH(EE0>MA z?XZ3d1j(S@UejJt#v?jEg!5D0m*4f&=;7#H2xPi9J6`AHCD7=QcBIMoT z%)9G1fGd6?86MN9LlHh(ZE3A!u+wfgYE<%}{`B8Wf}?jyrDn7=<5?|eVp$Ws!hYfT zqZR(Z6`z`Fc&!x$w|=6a{z}k|4zgDnW$PV5q-#QLw7V?A7NK3agsQSH3e)3lq|jlB z34W=~dLh$!H;q>PYI}lGA>BgD;4pvBDy0zh6|KWLXCF*7_sI8yuDNwP;mx~>qgtmv zt%*wOSLd-uo6ne-8f;(uWZA?KdjOxFI95He*8b*e+-ijtk8cD$w$v?%Tf0t=UqR7S z3~p|Br9)Nzu{QQa4E8q}J8d@RV2M3uW|bJaB0|de&`G~iXhm{n2ry;&)5AJM;m`(E&7YWg?c zp@?D;oC9Cbnb?O~qXM+Wr6-Q5ZWAxF8yggW8u#@F5AA>RS#J({iex+G@`mU>y?v~- zkcDo2qcjfanJ@N6FX^3#NU*Y*43DI7RZ{lNLSe)n7NyZkI0R&%I#wrFQn=PBv-4Sv z7uh+DXm1+T-~aw?ZzT?CROFHB92TclbGuWl~KYUSPxXo?|jy7xe+f z`Fl|M6;kWx@^ZBr!q92(FM#a(Zj24wcN_e?pbO!5M=*xgWeO}T4OGk*C4~Kz_O@a$ zL@Lvp7I%~SXI5~9rYXT7inEi#0zfRBVqn_biD#sCY=ik&@HexJ=RE;~bOKTifshI3 zXBlf8rdN8LRa9r zByV9ME@ztWYRRwJh2yN$+1>Nn--Zt zG!%p-1iX^eWsS(U*7tqm*xiD)v0I$=#_^?drQ+Mm?D;9f_!Zw5Q_Eq$xD59@RZCzS z9dGoUSgzjrDb)len8jAR_?y9N`V7>AT$5YArq5jipnmRH=gdizy6aE!d7J(fsPROnIPvBn@!a_)fT`;0w6U#zKD^E$ULP*BILH8u5 z*Ikq)ZpI^D#q4vX-oaWzC8G}xZ&W_T2A$t6WqJ-3a%;oH8^Qbczl;)4oyq?H<+++v z!JUW|bhp9lv2k|A-POy)hnfy`#uBaXri~+mF)T^9Z(LO`1p=&%y(gSLaLw$Rm8U%s}I zDF-lI&X4p<*$meaWAS|t|G2&-E??t_pG#ScS71p%{HNvY_Sxo{oZt+Ku4CsQhMTCU zy82(?P`L8;GX>SX(&(!%l07~2#BW>SZoe-)1st_ww^Cil)%Eb;tKJ1@qzfa{o!ybuy zU@Q(Jc-F~f6%yZN^#1I~UK1xUx|jmVf@wKj&Ac``Q7*(sl6;*7g!7n}O0HxCj$<0? zI$-3a+{%5gHDAzc&8N`LjMB-LiY$}ALOY}xcssGE7r>CV#8=RM!zgEdK@dsxCh!CN zN<3V)>*K7Ln2IGg0LEVYlG_W0a7g4Wrr!o8eP8ric$tdHaP zba%N*6gN@Qrm<8BbzOFP;C;V+v8XFN7<&6U7fHs=NA8H>ODRB{F`Z&m$3CMA$PDaZ zC=B!cmkOvMO&s6TG+Y`^0n`0^oL4PmZ54?x*a(`q%d;xuL5?KCW>ye2_>F`;gdj>H z=1KyNESu6MnequS*h~krCRJAfmqI;<2e)LBQ(m)j${dPj1FI~qm2DXXXCAP*;RX)3 z4sQRn7I~lw4>6A8T^EaUM6&n|<>?b&x5&$tvY2e3?xilWk>#ImilmYg-Fv9imU-Rifg1t3B-j`0L2he(L^@~ z+!5wZ839_l%*ye-;f4M2+SS*nvdK&*9UPqq+(Nc;ZnGs1ukJ&2{3`&95DGC^A$Mc7 zna4SHFEX{sHzSk7DKA^tYcSG+5})vMvOKwx}y1 z{qzyJrB%+*DOFvFA7}0dcYnC){(FH;vvelt)@wH{B0t#|nGmEHffp(IUVapdFPs#& zvFP}XAk3`hrBUSMd#T8_$jd12xfI1lvK5Rt^#(~W3ARYK!ixMTwjmE#>`7HvQ9CAE zY2`kC*P1BfB)Sp)WzWCY0T*j!4H&W!^Ofp`&TfoK5Y`kIbHa4#CzR&7ee?BOB;7-Z z1Dmc3VY3FLwFP52DZAU!K4jr8{U0`SKX{3nAB1t!8@2M0By*s{2N-8UotmdKWXP7qBh5LuBSY~oQ(0z z<~BaRfsw0QM0ygmBMMR1Fo?DnA7~E7JrZteU*DY0v}AEkgl=!2oD<=O2>=dBs$yo- zll}z04=1E)%(qAOgp0_F#CvSNi2g~0G?Rk z1ki+vA3Sm|?_v0P(Q}UKWLiCb%ua{tkcf-1d=#KO9S(?ZRdSJGYtzof11{?2=4(*P z5z@?22mE}v?H}uQ|H!+@3RoCp%v;x~5~X2MEN~|OnrY5GpkaKHorTGEbn#2COM>z) z)t+jN#UL?$@^<&ie9SHGcX*Cxvj-7jexJq2IkcR2+E4;VQO7(`@V+eAn6GSUm1^ds z&JDJUiDk-lis@~{jQ!I=w_EY5N;W0O@#WiLsNRNY$12v9k6po~YWb->mKp)~7h}CA=bX;=ffB|HVa+BnrXfA*nu!X~k<|&q4=#7+MXP)8;+gi~pE% z7zgT~4UMSt!WYTF?l!8)ud%sCd5#Y<4o_&aXP%sB;~g1Zkxb_M?+ah#Dz#E_@HiTO z`E0gU@?;m2LB!pNrFlq0*FEPFIESv;WG}mF)dJq?Yy%E7JjLN(BnX-POtG)B_7lh5 z)6KlBLkV5l3pFSEuD$N z>RiT>IyqQFjtlcv z8SM^ckP5s0RUXT43oi-#U9&rr9Y5`0`Hnxw)jiYX!`nq9!1JprV5wDV_E)8@z*0s= ze6KwQUGrMnxI*jQ^-rVhja#xC zi|yQez0+KeqoUC;S=XBXg2z5h`}dri3ofb<^ShjkV&s-W-ia5{CJ;i7?$oOfb6Q)( z?vgueoDEWv+_a*$xji);+}A=LX8GLaUs*p~^SrLs_9(vn`qw1hKz;t%%g{0UyZATZ zvqbfFEdL*v4J-I*!SP;uq5O*y1~V4+h(~1 zhsHg6o8n8JH*y(YqkH~EIm6vxHOEEhAGzY&@o#i3fv!n}v);p;irEr>Jm38?JZ43@ zWh*ff8_YGLYbCcA)lie5R{?4vK zv}`oxHd%0C@eUPG8{@iSd3?C!N|gWNjwFf8GoEV|M5#W0KbezF9zVK4vEJl^pndP8 z;BvbXOmefp{JM4e^?a9BzK8>i-PxmGph@-3u4-;{-(=a_-z4lyx@FPox*h$d^q)}Yrj0iWP&17boQU4C5yhv1+o$lP+lbEVXhOqDAN@}usZlZ!}oZceraq)Nb_DA`Rm&vJA8?UUos?3#>^(uX!O4NW8(G!(>19U`Ed|$myQaYW7iHZV+h}L&|GM z3xO06H%0Ajv*fnduGjmJoZ5{I5l%5w*#t}tLXX$3SN$~J=FEQzzi|DC;9|qTrbcJj zd@-78Q7;#qLFJPS51|BULvM_MGY0l>fn*Yh%MdiOf~=I}!uN*BW`;p4sr$8<3G*CA z-GZTS*r-r^mmkdlT&XVk6L84C?8V_OH01;ZFx3jI8;5&M2^QJok|6a zll&Ws&D^~@t0;+tMQHIg!km_s@dTAtCKkzX)>BecnkF|@kd?vRW|PRq8M{$oZay#u z6&k(r6=nd#kXbR6B7}2UgQQmalnCMcI80J22rWW*6;NtL#2ofGjRVaC$*i=Qz(ih; z$e8KSL$QaotC`;9?U1!v!x{@-PqvcpoVcKbl@7MJWm4g-XG#@hSxI ziiGfxoItO08UlPI09@vKXikD~K4+thmm5E!v&=dUbVThzn);o;$Qgp(v4a5W#hiz}{qWK*sE$aV;C9f<&*2Ajh=hOrRURN<|57eQWa2lc%0fQl?}H4ONU{6Uz| zPbyyugu*9|CVH=22}I`+J+yH<`?~gp@uU9f>ybC}KQY7;pv9lRZ6%kL5rLS5z>ndrW7)vdKPIp&N(w}^Q}EyL zcRJqm-J7%vxkgVAdrfjiTw{Ruouu!Ui<7vLc7O41L-XdxYAcvin~D#a5}aWk10jJB zel!Yz8bEWyDDyFIf?5TOiq}Q9#rh(4SK%xp%Wq+ zk4uHO4l#h?{HBS3)5O@7@*zoZAD1>5xKhAQ)W`MmDj@T}3Prp?LoO26VQ_+UC#j71pQFl75vI~Fo^h=Ov;7Kf3R$jWMUm*FCqTkAX6>T zVbjfK^@AblgYm?=24bqXO=9cxt_}J!dB6L& zb-^zUwW`8%cfLh<`r{|LYgZbE-SD}lK`sFjW|-Nb>feb+=C`K2W4bJ`7FyKtozEvk zrHI0s#>28Vh}5S@i4I~xC#LGEH~U9kWBilPs$4tcr4~{Q1JBp@k6sVeUyx(ttWK{c zuUIO@m-_(>E4N-=Lv28q&d2pLueBOMi{UHC(?}Of?>}o9jyG+=&aRd53;Bv|!re$a z)h^Si&*VYmrJ}e270I2#Mce^nM4;rM7e#|$&sh-FC8#=rMpmUM;(`u3n#QiUuaN%- zl8RBz*^^ZK!kEgTG>iX}dQ}K-76iLJ-1zXCp3uy&ENR53l9FA4mfgaKVIi(y&olr^ zfAI)`OB+jVMmQn6N*d}Hug;wHyOJDH316kBHn?psWWAKOv&>uTj3u?CbHL)XJ8Ob_ z)yDns-VTpz+S`9@b3Ut7yc!rJ1f*O-amzrii?8r-S8o1#(W5ZtZC~Bc9AQwQotWRt+GoEwmtG~ z0(us$Ono^Qw+RoSNB`Dr&hPztrj%$_EwM~F+9$~+=|v~Js)`5m;PH?L9GQZd{%zA-^Xy3iJ*czlEiIVAJd}?p z{IxW5C;=iD+a%Ru$G5Ouy!A2dPsFBmN}~KbN0ha|_{GKebKI?FL>?OndhS!hOQR7c_i{Y!J8 zht|qG|31Y2ZWj%~y>{u@$gA{52Xg5()y)*fEXEz#;=Pczhrhp7L;IHetKvH{{T(U1P{R)UTDro;c zOhV!bi@#fg3Gp%!qS7(<9>nCN%OyR zQa^Q!!eyf9DnH(O5(-+PPp}O5qKH3;*_=a;{E|yj{*IulocOc!3ec(igPp`c=A4Q3 zx$GVut2hxJDe3o1bBpyQ5}}UOsbN}BH{{hK<)Sr`GO^%n_V zMb852WB$i!6qt&R-+zm6jq`Lots45tk}(1P%5SHo{p*ohwAZuKt=Y%?Q-G$W$9`%1V|spUufFS*o_HV_+$QxG-(50Zjo8=ynm)J zo(ai6`GHh{{tynoJ~8tszB;W#T4Kz{&6>lXG`dd&ZB4ZE{{O6{kb^xP%dn9=50udH zjRBQ@xi$=`1dF9`0__q8sU7$S*j;99Xd~S3vIBg2V=$#j@wP;czY!4aR2Hj!F#V2e zZ)KLu|8%wmllIAqck!!tX7Jt3d(_2_I@$$|Uq0gC2bww6fY5_ShUisKb?t<+rpk}& zDKdNA-#&Hx-Yti$TzuBEwXt8h7>)){)erMt_2Y@}y?t8GaH5`*U(%CCJImTREM*Or zv}av{niM}o5)mB?sc9Dt3k4^RLityx3SCxKR{Xwq$l~Vf*N*~bfu4AkF55xC}R zvbFfpO`j@VEDA;OK1lkJr_VEO%9h7NwvH5bWF~D2*#)i7=k9-r!8>XlT=;*=hg|W; zz3oFCM>0nmi1+d#J4rHM#n~ZvNZ#{bu@v!wUdo;z*@cH-V}4o)AvSA4nx!`?RPbKt zo+6a=2LRF4V{=h8z}1qflP?~SXZ1}yf>*#d^K~M3WF%iiK$HP@A00>nalCWhE069ZOHu$ay9HlVz`sB<;44fwF$8o5_D%&6$QTD z-Ghm2TR36YHPLHVO40j!6o1%A;EEy^q&XqNk_({wgg|edHw}MF1y@sA!>WsfJ~c~m zr9-#^KGc13yv7nF6dNAer}LP(7$@RTugWNVo}&f4J3GIqY_eeMrEr^iZO(6si_(sa zEoZECw})?h)u+{RobjLfh*6g=G$E>~#LIX(d(0L4Y-YylfPw3N_O1$__b5)+?LfVz zltr{Dh**@uzp(9@5j(bZ+P_(08*#%mQrl6Q zXNtT{<*Dgoa5mN(uWO*^z4==q(PX-X$g*qiH5{lrA4t%E&`o-s`ACB<%bi;Xbza`5m^FPzjR|>|J~1+m2=1=*Oi!O+uKeLRa$BavAxABzQj(V zMAz}D_~wL6N2 z`|<|OpDNg$ON-#z%>;PvUQ#6;pYY$>Jh`TV#vtVFPYJqCR3j7yxU{Iw}c~iRZT=9vu=MhOm!a;)(30l z7_bLV;NjQr6I|YXdW1LF*`z70R=jj=#`a9^o|sHQ&BUmlCeCz8jo)E-bT&k%x?3d` zKC`9?rKYt0beY#1iK+cmu0SRWj7h-EFbf;Q_#BT40C_ zhZRO5Q_hsuj%=jF8-c?O&f=zq&doDXKj^szAZNL@KW=J{Q5F16+^nVJVq5R!*esJX zn`VAA=gP$Jip&b|A06i1WC2{$cbD-hDk}ye3{#+^eA>2^t()qODSJDFQ9p9o@<)2A zt=L>YOD&IvHk}v$ZxyYiwoq$2AE9QUKWjtBlHEQwN{)!$-@ibcKiTDM28qk!1jUW>1WA!8HS;PFqaLUF>`nF=HSw zK356E`5(&8DY&xeTlXDwY+HLL>9Awl=(uC6W81cO?2gf~-LY-kwv)d5U#IS=Q}^kf zw^_9xR*g0Hs5R!8-}f5@Ta_+88``ekRkH4?h(?Vnsm~@fO8Lz-x>xzU^*;wH+rqx{ z)BFo3lnxc9_rxU=b0-=_H#ik{Zy<8ho%D%)TaTB#YWXfO#dot%pn%YWUT$6Sa*d)8 zL{^?ez}Hd7Mp*Y;EqVTI=5s&i4Ir1>EikhIlux2p8-N|h-C!a|?u{|;l+SKX!6YA- z>)2+FWIgqh*#%w{aB~{}xOJZw(-a(kn9%^>2x|{dFw- z(pP+)k3z}7)eUEP_@8=+M&mYgxFDP! z1M$Q;>(j#wtPM=%JmSJ)vD@>`Ekcuh>?~Qo3xmZYNxx%&*2dpn!lpOF9It-alueP> zY2@V0Et=0S+A@CbWzQLYtyS*wUI#&5Gqt3``5f^##}wbMwYcLPw`E=azDdV?-He}H_9 zDA*22Mfi$IcOKTRl??_sBZv;`SE+Y$7VcvV&0;CY>c}%*s2ur+1O}v&JZ?v%FG9EOYozVNmT4F!{0{rG{P{L#)-zxsgE+x z1N`}L*)HoHhJsA2N4waiB%nxLrw5N%Tsu9(_ud3S@+-*K<;$MLjxjjJw>a`GiC01|j@(K0 z_bfcNd8{HY2uO^%19%hyV1J> zjp->+l+nU9$U(G4KZf+Ak7nYd0c}9m$exjHqYRUb9yEN18u>%;(a)fT30|1oWe|MX zqI8mh^lq7Q?O82<-JI0APdsXb@W?L+3c2vyl~Ra5DJCH z@O4XGCoqLIqI+N*a&;uYRG0A7Y2=6P*E-mMOu6?U=J2RUo{)=sRSv5>Ey?o1`i--S zzlR~aFy90vzVOQL9BX-Eh)$yAjJnhb-T#Wr|E4hybNYuI{NEtxb6ne9)ClRwH^}t< zB9jwD95f~___%v(L;9u}j9mS=sSCZ^ypt() zt1VoWI%Y5kz&6k3^)47rrTkUpW=b~c(yEDL9e5Rif+(TO5cQregf|_eYIkbd*gpzI z%N2BtI25lC=8Mb7Tc4+~wq$SJt7)bcQk_q_pivM_4&5`BEwBjiiA&V7yN>k7UQvBw z`E8gm!>%6AMLN8y6v%P^MW?Hjr1|2!Yw-r2!Mm*I-D`_EPwRnjkLai*Rzd&oyvpuk zeWEDB?1YvQ*Uv(3PrKSm|20_NmhXxi^oZifulyC4HZpx$tylOB;M(AYYl-!k9v5o4}rm&N*vk zOWtJqJ?o8X{_D-0mAXfP*k}^P(a@Ck=i)1QfALpt;qz-<5E6>yQ8LB97)Zbu0gildZ zPoesOaV0N(uCZ869OApbN4jNJA%%vHnEI21;XiFa7654$@}${F@yUA)I`5J7B_jYP z6h0AsU)ijp)fe1%N(|Pg@t_?#a7q1XQkn!RX@S;$T5djnv0Ld4%w_w76d~uimHSk% z#=vpH^1arUA61$I`D66u9vI0Idy5pA?8o>=HUf^u8`-Gen2txsb&-GFHs%9XNrwg} zhpv(Zc&hu#EjWp4X5ccPe}O zaVh%~-f&NUIZcV9_yitj$?#Sn5*6y}TK8Zar6hRHcc ze>zwzdMiPHV7B)hp2}mAuR%~10~^H{MO1bFAQdzxWYKnR%U`xF`deQ2K89S%N|zT8 z=e2!kVvgP;=3d->xN@?KZfntpxPS3YcRF-oDxUDxHKqlJ;lMxl%md8(4~SN=&QAA~ z0gW|W85N}*ydRIk{?jl!dh$sWbS2NftMr=ucdiX%%jXCi<5E;kyuInY&`#o=Yk{o# zx7fE&O$AMdZ0sYHU6L5>j30lmUM#M*g`xBJx;@;=FG;g?Q!8g}H2b;DOXY8*Ii6CM z-;7uCFPUG5by?Sb>LZ`2reIiS^ZfrA`vOyNjJ$E0BuRzUAm+eyHM3t zl9v;%u*!-~Iv`pl1*Kdr(Ub0GX{X*JFF^*sBWtmU1AzoviA7Wb?~QkVj}%!>++VN= z?}vR)$|V~>^7Vyt$s}z%6wvgJr`k{f36ZO*oq>4o^EP?%PkDwut_}qb0BJVzWbsG} zIFpdUnRLNOF&KiF_+?+jtPrfSPOKUhs-BM%mqB%4ANuInq{#C%O|SX;(KBGOct*kWw23~7yz3H}q+nNEh;%A2q9XsA^hW$xW@SH#kxFvgmFSU^{&DZy zzcNr{_R7m2{!x+P^H1n~agTDDO#23k(y!NCIwx#~nor>VH+sR|H)3%Omz)CuVzby$ z2H_Nsu>FV2{-WSunO7A0#$Q*RM?Ef4h%Zkzj-A22Rw1WSd>++Xq7O5?WS$#TO;ng~ zE>EmAPP$>QTs+eq0|QlbgCr7Jd+T%wHb)%u^y<`k+!Z^$33pxGO4xT=mx#;DR6nF~ zi~Flzrey`T94aiS48XXVU207y>u0|bjH|6=p6a0 z+Q&K;TBW^Zmlm5at*%}THDu^Xc7-DgmXGD% zvrjMU2lSL=+G8E79i~>h$b7;9DOQ7JE@QOveP_P4*vXVK3IK*^pyYgsF8SyY^kgG} zr7*)-vhXEF=*sOfChmB_fu_9l5G$*o3hnaMcq_1Ox`BxipwpJDFU_v{FW$g;wL1QN*vK`OFZ_+%BUrNrf!L!34 z_~A5@WI7%G9{7UD-aQFx{xC7q8HO-9Ouv2!6Z{z^Oy6Ndyx zYk=9GE0aB<+senZo49XNB_rE@{UKV_@C4zUJjTD!HrxvmcOC&vnyielYF7d*{=yyK zhoK+LrK3cg@&AOyO^iiPfpCFGVX2HqS-9M(=-$~n&4r}}T!#qb zRhBG#YATm_vR)I+><;fuJ9%|LOpK`yKRn#At-Fz%CrL@dF_v~m4C+!gZUe0l-(Nwrn zbbb+REjf$t1A(^=y%c^cUobvCU}pF9Kea$I+6OOHy{6t5Q@D6lLb6l2mMyM=bUt$* ze@qhuR?e;q7o)IQdF=_XjT#A<>}k6LnZ%$Z+NojbktWKgzI(e72Gbd0p2*oOAoJrSm|Ds`FM` z^$}0c(|Xv@yWy?#y@`Ip2(Lq-|7PMfnz41^kX7MawNrqIJdiScl=mIYOO_?jZ6GI( z9&tA0QSvlAudxPB9hJf{W9Da^JND(P)lv(WH4#7_Ka&u$$mf7W3DT*;%v^_b_mxA= zaZlb&;5_S1B4I_spKSIE_0>umu z{<6B0uG8h=1#5J;*4m=Nm3Df;8lC0;crYOgPniARs(Hv`trihEVf?CacM?9Fr8;uF zc&1!!$22DnaN>BklGke@tK5~6ju*+lOKyZajm+SFhn=bOGwQoOnLbBQuGntxUlDxD z`&%0d<;IZP?mK1$7p_l^>kZ#P)MCA|17w6iVro6rovhZ;$SUjVoKY-SjVY0pu8tp) zC_7=%%Ap*UA-!v1_ic0cH67#?p(cfQc?MnNn64CQsN#4^254HDpT3}Lmu=qCVz8IB z|7vE92~wN*z^nZz0`s_9e(#g4@e>s09po4taqreJPxc|9tlsUk?HLyTI@xY(>ohta z{xeh8?cm=DgOvdxCr?`;;!Yk(h)c(-6{;#0XCffLL6|WGlAB#I+;izlOwSC)Ap4O7 z&qI3`%)B56SwNFu@OJgFy{Wx<+V!UTa)cpi^TgY-*itOEYCk<1&KsfoMCr?aDH^7e zx8o!)3mh|r7;OpSa(l>(43ZQ@^NM>514EV2qC8Uqxdc8=*Tt+;J-m65{~nh%ZrPoc zpAm+C&HWC_A+M4~U?~aUI?m`P$N*p5N1TCPqGRSqu7F2A`y=O4by2AfFK}9M;h~yD zBN#&gwe|CUZ$s&>DeNBxD)_F2Z!{R`_Ch)t-YP$RnlI{aj{)-??ri|zExrAPHX%U1rh)YS5N?YC^2oD4E%`1!P!_G_sAY&AVE z_9upL$A5GpUtcF46W~nY?W!Hrw{Cpnt{->R$Dr`*5%Sk0U3L>}NcD3cmE!>al88+{ z3(~bNn|nHt)vrEn?Bnk_*u}=71;$k3!jbg$@Cna~&&k-Ny{UIz`5d6QvQq7I_V-@- zq~X*N&XS8f$;`?CU|9A8)Dxb+paq8B#GMj1JJMbaV@a36qi3Tel9 zp7AvMA>emXwhheDO1&fpBaz;e)(VoTN0YV(>oUZaLi?v=898@bucqnXMa}+WkAQ(5 z8CetP3DF}?pZ|(pj&I6!Gw?b~UwiWpv~T0SF7lLFy}(;8AJWO=2`{C+fb-iuKQ>}- z{6?;;K0WbMOzxuvA6zfH;Ki{IA$Nbk(E{OD^lA-t_!S@uq`PMJg{1ZQ~)Sb{1AmZ0)6 zx`d|x3EMvQL|T`zM)S5m{{z)S;Kx{dU-zJ5;#CTZQ5y89J-IN}b!!{+Xf?5t>ZCh>#Z zwqp7Ltve9if%#Oue%AxDY&rk_S_LV;$cFPsL!;-##!UYZRDndjs%A&f4-AjTQwp6a z)fDsd1~o_o9tCnK&0+P=F`(I6R0X1xyi7%C8;zi~mXN!_Nm<;M26qcO^@l{M{vCT@ zlavd_AqSw&t7LSU?U0=02tZ(G@>XG)+V{_BB7f|L1(SyWL;|vO(_bJ0r8SUtM zkv1W2;e+gvqq=(0JJ!!qt4Q83K#faMoP%U309Y;_;2t}6QSCm-a#zugWpkLXDMuz+ zPTBqu7f`)EmLa|$!R3|1NLXA}bF`__j#zPKLCLAA_d+$RaBv|(XI;jDw&l+rJ8Hiz zcEY6GBhs#2b*4lGTtLX?R70E6+v4A(k5d&Fvd*>mqK-|16B+9zK8HZO&AMYo1>I+*z(U(g%|PthbtvxPW4A3$qR^S=97$yteo>RHnc$C)@z;H& zOf1Jg9=?LRN2-m{n0#=t@skJmImzuNJ5taMBwux+-MP;_P22*SL*l1$RD(FD%CxKL z(B+9Tw6+>IoMTjXga2t-hHLz7RE|>~w75tfgmI9*rkKF!2b_G5$fbEX_&X6D#L?9X z3Kr4x|7M z5N^ys;$8U@#g+l+**t>yuk&Hx1185-Xg#-4EYxh}2+gsa#-oNzmLQGFLjL1Oyo>x= z`p+jKnXltwUuwB3d~Zk$kqrUHyJbc^V~9Qz&wJ730etxI9n9*LXyeC1jh1EPF~-rI z*|B41$Q{rDzlqdV;Jp1{M>|Jg6p(lI`qNC)7X=%{6ZoUxU;(wmsYFfEQEpdj0YR>H zRJeid#9ilkJ92`-p(*Ji>@8_2WcK!Wd1U({;V?q9!dsR_a(T0gDZ(u)fO6=YEIh90 z?pMj(e%@d)%-Z!@R6U0_U!lM?`B^~tF2g9nQHm|W3;-W2u|5RTPx`?0li(l+mPa)7 z9*SVF#JUy}EartzDwYZS{!RddY7cDO!Gif4O0gyT@%YKeyxyaA`X+c70wc%|CG=Nw<`*9B1R6i3-(nP4hUruuKUzIYKG)x{jw zJ@+K8fhAZ@xr|htesX>1-SwG{gLpCR-PP)=q4m1*dejGaeKVivxS1W(O|=};R=BbA zZN|>Wu$!ybA`|o;{H`gqXoUB5ZYI%PIcbi`x7H6F%NFi56Why~D$QqxS;Q zLYCoet4Lvrtw7}GJZ3coFk!*0B`JuwBzC!6{uQw2-+J68p&n6T(M(yn0&zb*x?@M{ zF~V{RgNL?1{fQ5v_T?zyNn%A!1!#Gi?M>CFFsK_~&(~Ry`rk}cZf91Gy>m>mC(*QP z>n9&CMT|^ZxbQ_8-6b;1!VN9j#tpvT&SePEl)ZSZ1(6z*$uSQw~aWRy12lM zJ@Ek(qYxLodr(MwHc4vs$_=^&H*j0TKW79=ghnMY?+2PSq(|bV6pz84mmWLJ>MCy>-UQ1mwlr_5Nb534Dyy?B#cN<7f?$(mj*zrk>LqEpss+>W*4H7$h zbax%x-}@6Mc)jr%9HpQ<9w&B_6ksm0!*vE;`6278|Kd!R6^N&32O(WA^`G%z4N~ z*-GjdrEoUg&(mvO5p(zM>*Verp(S|j5aw0#A8E*q@@Wa6G+kz!v!+Fvmm2dn4q8&J@XP4Wuyo|a`iF)_sPuyy~-$?H; zza8_>pE%FNs!P_WJ$d?WH$tQG#h+N%Og*QA#BH9|yW97Soge&8YYE+RJM5m1JNlma zEa)6V-NzgkJ)E4#Z#a&3_mSuRJ1tR{Q-ihm4gQ{x=Vtpv9JySodT&laxw;R@>J>t} zb`T8TAqVNkDtuqwq0!Q-+1uqXCbp|R7~s*f8H#e@=IhjuBr@`nthr=V62~>p3?mk>K)Mz8Y@2+wPeFbf|J*bbdzpYW{pAAB}nDAGg z1@L%3o_RjHm@o){*N(-Fk23H#E)M}bb$&88T|l?~rED{OScePPQ>o?0WZ2Vnmh-+h z6IpOB9)fcbtd(4=sh?Z~=b{cc7lj$!2Q$jTg)Q2=f5%n`K=ph>a%u4)(tL+I9sV}2 zE!|0RbFOYh;=B8(DcI_hKdjxJODKtEYHsASi(QyX59F$?$e6kYy|-l3yE?>)oWs$< ziAk6BmqXtW#?7`CWrBAy6ugro18m@(Bxf-;&Kd_B5W2wzgkX_lXpSY6zS)Q2FRn4H z^OTjkRtmCw*A>kQK&+Jmd}40Y1HS&dq|vUU9rI0@vvfBajMq^(lq+Mt+2FrvoBpBe zJA&`Wu({@2_2vp?+0&%iDq}S$7YUWalE1v}xIuq>#HYA(D0MvVPX`D)!G!;TBwS8=R~^uWOv6Nr{%l64qv^ z{i#+=^BiLu_d*A})AJ?gVVZ&70vvU=mk&Scf|rzP0PIh%eOw47(6wiDI#x+YuaURy zE9Z&R0bMp2EEiu&R6Y=O;{|FLdT;{icE0P2ji|_y@8vD|m`B^-5_mG?lCuu$` z;F`;CTqB?^ybVyAHy-(!Bq1fdfN-IODFb7z(B=G0VSmiMaOKYH%)rjI^1AB46n?r| z+SKC9A3P-~hQ$BvD+2a8yDkT2JAk`!=mlV3(KT}|_3!jRyoB;$*hBm1RN56JCz@F= zlC(a4>xzy{x0?_@gV=8&b0leQV*WAXim4&@hQzg4OBV^j^9i4}rWU=DucP7pn+b(Q z0NsrRdY5DdXye4B7S+Mt2Mc<)^C!6~#k2~GK<#8}kv2H9e(eW=i5&DJOxeUu24-0{ z8{++?_J%CpKhELJi^(JkX>S8s`_=DZ55Lh+Iv^uCVdc`YyCLNMD#I8n0L(C0l9qUI zNGGS@Th_%3Q~;)I>`=$oI(D?^weqc=!H4588DM(a&yHyoaE|T7w=~Re+S0p&fyRLE5?vkQ&?%H z=5sPIH_tbaCj??0J67T;8i!9o+Q)%K6a?7gA9m+J#sM8|kXgw1#=eH@vUrS33Z~o! zVV|@LYaGl^+kh>ibdj|qn?@j$v>udndnWn8OALyi!QbEo8SkN;=HvrgPndhw*>Vg} zj&5Js8jf$~iw4q5de9TPayQnEm*(0`l`bs;MESh^3>Xvc{1`F_jB?e~qXrbt?Au5D zZX;u^KOeiZvkB`IR(4`W@sAiL#QQUI5fj~{F}+q5D1tYyxw~`gz#<<(+zVeM9(p0tY6^m+pXX

    ed|<%VdEa8&lKo8^?+7pDWCg2QY7^V@)Px-{QQle-sHh zNXs}@E7y(t^>bff&NKvF{I%+@JFBH&uQeUxhzUAwErL~!TPUGaKH}rof(&A70=j5T z(c`iVU4)U&FVdp!*%Nqw4OU40kWyCWS&-b<7WtQGsrcTnb|8v;)G^rt-|Nkq0zer9cL4SYdP2vFZwMWA-AcMWx2A2D*VqOT?79&TzY?G0 z8g-u@T2&}!uS#6Mr717X?TBO@c!s9jTLPw(PI0Ef@LLw*!YtUq806cPE_*r8QRU;v(%<8chxtB0hRELx#tcT;X4k`g1SQkvw6pV1rj5IFYJ`AbK1NaG6U!XQL4+_| zFIGqVyi9jd6$>@4?|&Urt#99y&@A%?2{X!->(<`p(r7z-b+@+62dgfsQzX54m2>}Y z7{{2|dy&b^i9LVvp^A=WS*N*pt;vXp)cE=pMT9{(tQ)ohV$V7VKr+C$nFEo|l~3~x z?K&Uu(NS7}XDw?gv2u>vh}U&l%P)}{C^H^wXCr4wbouD)N{-OwyiN?WQT)ch4_MFhRG;Y^E zbs?`DCiLxHX-N7L#~;<+_Nn&xCoaz;R``9jZJ05G^H|L#IrCT2VAe#$2jrXEY^EPO zy%teQn^^YZLQW5%$kZXL+z3dOG}M=)S{uC^ju!ot4i-b1r`h=|Two;D$hnCNJV2$`sbB59 zqrS5}2@ju2J~VzTyXO$WNTZDws+;Bvx@{mtYLo|Jw~zpH$+f3#TpcN0+WA z8=H0C*Rz#wugKfoS}K$+Y$bYiTH?99EuUe#5VI|{pl*>J^NojT=7YD$NKqnZHfhDh zI7=xahaZ{c20Cc%h5_AV(G%EAMt~qjh6}OTwq}zzaCHX)50K%`rPeNS>i-3fzXu#Y z0iyy;f^5#tA&-$k8wXS`%?!6yZhX$90n)p zz}X& zC0yImP-1K{yomLJIaeKCxzTQ<**BMWCLO$z(QZfJrLvKE3m?81qep1wS$M$7>bQFx z7gev97$5p3fFrW);Tvs^|B&|0PkxrD^jSDYiFQd(=2d>G=$*?MV6%0=;bz zncq34z2RFqTg!lUk%g9tn$fUP3&t7FMY5QQp`mmdj!;U!FVqCclb(!$W>#bgG}=i? z81^_U0mjI-f`L^`*@PU1N0~7jl>NW$HNpIbQ=|rTPCp3gB@+>z5EjG9#-nX^G{LCc zo9j~iYAMrCH!4=+)UJDZO+}@O}!E)U4&`r_~ zXE0KoT_4nRn@?f2=*Yl>nyw`_zFhB;Z@*n!HevoxP4F+{%?m@U963vCn8xaq)(7zV zLD;FU{TDr(m5Sw2QWUm}09nnnLBK;Gt!SKQyjF+1eID&?*onoCR@H5wNT%!y( zm{j6*zs*jt+FLnGwm4Fv;cgm6<{=5n^NiYLW|8(4yDF{ijOx zj+fkCdn(7&{CaCT<(UKS{XU{M;;YKQHHvpWBC~FY_jx zob_!F2RpmcZJtogAX)+3QL}uLnunJeldIr6q{V{vb}$c^GF{?cnge`hs0E)H=z~aE zwzso>@SBMJhO@x%6gdyBS40EMvb}7tZ{*@1U4EP3a!a*5WzVX%@OGO!OwSPHtly8_ z8t-Taj}Tc;&-!|5djw{!D4G$cQ}cpZE1Um=wK8&Olwy+AgPIO@Wx`xhfL)pN@S@}{ zy{&)394;eGvf4-Cj}EUVFV=Umy`00`2v&6(=Cn*E*DV%Uny(r<(u3T!;3g9J7}8H2 za~9R^P1l|7=E_o9z+F)p~(f$J{hS z*QIgn;Z$}D^VC&;(@QutL^`Vn#(@iu0tM&MeFI!3p_f+G#16QRvk7wha+TPOK%Ci( z1;)k*Od@Ai-%W)6=gzL-xeMhS3<)u<%K2AtVdHAO;=ow@0_%MhuVBwps3?W*1cgjk z1G}LxEwy$bY|1%J^88RKeq*NOak@C^V_V=~p7^JM21N0I3mo_~-%IQ008pHHR;abD|uXA%3xBIIG85|jdw;uK|zQ)3S77!Xz&3s0lUAkmV`mW1P|J*iy< zDnPrqwSKjJEghNTv>}2U8^#;RABscI^juhv>i@Gij_iuXwMX4Wy&Q`zjRUF17m$h_ z&_aj2ijcg6J}j|a#_`Vg>aD2QU-?t2zz6W_&6k7mCg9mJlMDCsfLpeJ?~Jx07cBHq zi91khx^7)?@5Dq6Jpw8!qfFV5Zug#YT{jnO`GM|iU(%>1e_#-Ay~)Q!HXfm`iZvahFg z15G7_$O`RVS+eO()pXpa_V(=i75nwBRi9BU{r zO>5V%%eW+hT6k=cn^9;#eAJpERTNTDgG^^csvkNk)_q8slk(xg-B68MAnqi94QmVi zZ(R)9;nvwoC`K(h4%1-}SX#)J1tbKyO;R0M*EzHaSr2~GbNn8ZdnWJZQ<1ni-v|&F zMIUo=`De2bHMMEwe_@`f;Mx(|;q^Vz{P@B4*<+}n_$`{LN88TH=rRp?u@Q5MWfOD+ zD8au=d78M(bQ)pJ8xvLeB{`9jP@<+&(%d!C19NL)BX}si!6RM&x3+IA_$GT1GcgXA zL`6(1?}w=c!(B?pDYvv9X{VE(bhfOXlP-x~wl020tb!k()rOjPFuCQd)j2Z3E#qoa zln|892kj#vlPN>XNCdxJ|MxbUtjCYWZc9VWk6QI9M(A(VS3*uh&iL*lYc0E_kEiL9 zKl0JeDg|>ta*oP;Kk*jZCzlmyHft=#$JUE@)y|4CFPn^%AxLzq7vgTeji}_BR(um` z55?T}A>}bX^U8zNvo}vCy;?`3PB*IF#~*>8EPI;F#x3kx#&jG!gsvXioKx|jQtKqe zBQ+1kKN)g9sU-=wYN2qn@{Bd_Gy4OVRJy;2U8OySTgcPn>f~cx zi$Z4S8=>5Kf`IlBl;QBx;9(5@(+YGi;e#pehaPerC|=p=YSlX>&a889X3dE-54L(_ zYfWQ!!OUB8SGYNJgeTgh4sgb&nN^!^JqInLW}Q#%#7SAJpT?00RkoT~vhobfZAbuK z$t85FxZDyML_))~gr(!GcWjgd(2-$_7Ao9|AJf9H1_r4|(^1fTFn^B<6$ch|0)H9S zi*K6iq=hcYA0I2QTMz7{#2T2}wNSVs3e0(SUm{#ExCd~PL~09n!=-swG3dAl9<>f& zi&B0DW;`)4`*HvDFf!v`rTWnaY7rNl@{9fxD4fcM4oi^Z+Ls5O|%XN+5 zt5Dls@wL9IBPu>6_0zI4)u~eHdgss|j9ilCQAiIsdg;sBxRO<{z)btue`Ql4(-^X4Tbk{PwGUn~ROzK0nG6Eop&f=pO z%C`wlL!W_@D7XYzGdxE>b6^bbZi`&Pr6PWa=@8SfP+UtLp#Q-&#uWBp3rGKy?2}{I zU<^0HLwg`Dme2`R0&y93F}kF2TTl}P&f`^yBA`+iItrh#D^drC0$<(97+$}}v~ZfNDF&K| zY<^$Ma00XS>*8P9rcDm3h#z5=0Ie}}Ss!Czq5Lzj2^+lm-P1UzF(uuC{%YdukYkba zWH;S)*Z~|pj;L|^+O?LBr=x~`@gS6!x5S29k;FCc?D37hQ=P|G2fK>+zDt*tf z4{IAwZk!?x`tV4U41B+S7&cS`aGQtpI7ASW$tK6tJT}^GhtoDGFl!S?3hZXdocQJo zjB>-N@HGYJeBSP?J;hGD#P?bU6B@L}I5_5nb1$KagTjr3QemG@>=mwSa;++s7wx|$ zQ-W}OQ+S$%8vB1mWlO-B^w>!|A|}f6)cLm+%EffZS~jC~vI*gg4*@Kc{4DxA$=5;? zO#pRWE2~-3O|rOQNXrLcX7krt$rjoXC!M2nBLSZCXpZR11{#cT;&mvg;U50kU<*$v zgs00MIm1+pv+)bcX7`9zA%C8YNG??${j>i8U7PdwhstGMzmwTK+yq<0X>t?asqigMI zKZnZOa+W~6&Mq&2V=TIf7bN9N*e8c#>i{Ur`;Y5OXntvzv7l$+h1L)DHq;1Jr zr6qB65*xs170@Ds2DMx_&SD>HlR5 zhwo+mM7YGon-+)Mo{vn?{?x7C#L74H`YSZ5-?vIBOS0O3c} zTwGpT8kN^5RXSk~T&^wQ2se*0)`hm9pAh2i==lEq0OP7Z*V3K=w_6YMjece**!pL1 zTxUMfSm*-3$UApzz%cDqk0-vLsb@oY)hgGby@s^c?ch-Vd#}f^KCF_4YwGBzIi=_< zqLeY0KXXAJLMD`Pp#nA5iH`^tXKHf{JY0gs}8)h|`~bDdmP=_6Rip&^zg z*PnKpTKWY}4cgjmvcpaj6WtWTc$n6mrCc?qP0`2RYCF^9Zk1X?ar1b42i~C_Gf4Isy3+p2dgW%-LK%m6l293i($&6lf^2>3yorEc#@fZ0D9aE^ z{tziU?6QEz46+!x=leY*KYFm+YC$C7$U&UBrhe0&t1DTHx<=PffJKROE`hqbP za;0zM!lv-YXTT}1!A3tU#RWrnd1PaCm2Gn1nB|&BenZ-lPq3SU-8ibh)3Se}VMrVI z-4eNWCE12Ypj)FGS&eSPW8y9?$h4u6z4YN4E#Fx8>kj++nrQN2nY|5n_1U8$Wm#(^ z{;hel@i%pZy_Pkpi~YM?+GThnR{=TvMfT{2R+cyog29z~HhY8^a^%(>Wl8_$$<0pf zG>`?xT9NOT=8?uyoO!DR>|AIU5>WwMO%6#(!=N@*THjt$j^jZn?s#3?568d{Jb;@( z&(VA?Zzit9>51lV_@<&Cpm&j)XZN~TMxD}VxlHvB%I{qXi_|}5S3+TbCzT!sbSUa$ z?AWqxZ-U7R(sl5fOV(DC0PP}K@L(%P@L;RZWon(&bG|AUS60&8{dk`E%VzrpC5*er|zUV;Ic2oo3GlIVZzkyk)v(aeNxdJ&>3#HTU_cfCM!@jZ1#G} zP~EuIkLv-cKE@3=J*1YR$g0t4b;A2Yf|D();i5|D?6D7BKYACsy*$1$(x(bk!pozW zp==6NMV?FUGUBo%Avp&&Ld!-2nh2YQU&5g}&W|+oM(-*QoN{^Pg7Z#LzI*1DSoa^8 z2`Ef_NDl=nrDlYZ;RfEG&r^go z0_L=c!6o$k%TaksBeWuIQ6f)(OGF8EClpbEo<;DN&B}SU6v$CdA_5mn{6}H7jrh{L znwITZq{LwOH_F<+S!v-N%)-%Y5@nvZbW~KYLS*2JEy{S#GqWekI84Zz%%s+JwT@ag z$$NWmF!KX{UqQ6G5Oel#ihDc}j~;DA<&^E_QwDV|RxB5SQirMOqZRo+HGj5jI6#tC zY-w1SLv@-}v}uInC>;->+w&z&vlgg+>{hm*7?L#a^%+%mv$iGew4@E3N=R%Oa z?>&%s$I@cXRMc~LxnUCxL%I1TUC+b$`#}YO``^}`at6m?Sl7}uYU~O4Fmb#kHn$rL zK1?WPJvU4ngN7)Q{tsnu85KttM2jYP0u1i%?(XjH?(PRIlci+$VXI8DA)!nn})TvXu=k%_`b?oshPD`;Fxm0Z8>?CKm1v?PqE! ze>$SdiBqG#Ho+dk5HdmDY?hi`wc$A!u(N83;@;Iz^Mp{R^Q;^4arnu}9f)#aW%EF4 zN`1D|KlvRVo1=pG$E3J-Eqmmp*;FNMWT17l&u`ANO^I^vB*FWPk@9+*elm}Ri=XW~vkC8~u_f&H3m=}J6R&0J>tnh?$V7jc z7b2swpFRTnm__`!oHL@GGJgH`QK152qOyDo=#*0s+dCU>&b)Cx&R2mOP%>t{-vuEP zxezjewpKd<*`vd6-s9?258t*4UiSOB!r;%C*r0Lj%l zH%gfV%anM9wytO&!D_2+3!|8LO3|1BM`vDZ$4jA~374ZE5{^2>N_{Fc8S{t)O%>js zWOT#oJr~yoXUA?B_KkR2x&XsjZVwj#d9$XP*sZ&)ND77~16v@=r-gKHu;dp-q9Art z)_(KVVIc|PPvwlpxRb(LEWPaEVe;B}TK!5OzKhFPN**ToN2g6Q*Ab+1S`nmkS{r!I zNaP%?TJD}`na?*p7VuIKYvFzywhg;^Hu`z(lM14DQ>iH-_Va~WU#JmKFU(&O-=f)1 zpRM*p+h`M7%W;T#;$gV7ygfhby6pzwIwY|tG4%#QUclmuu1M=%)=EbGzQaU?O~A1o zR$tCwYao37unsVBe!*@;mbghM*t{dG*aT7+3I2D0!r3!YOQf)LD4XkNXjipTA}zqN zZlT&k5RvtOFC*rFzB~t*er*qJ7xDukAwKwB8 zzA-1ZX*mgO}Ms5G1k&1H;?lGl5)3Vq9z-dKzGgp}b0#~F;wX_WIwZlhrmuIygRs;yGC z39mHYlyk5PB!uzyWH$*Yl%1W)ddl*K;Aj%CrLrJp%dkZQB1Adgyzz@_St4D z6%cc*i+q!~P+~_cZbg0exsf6Aof8NN5Msy!)@PN|#@mg13)!|j$s@Z7|3k&6Vw=6r zI2=ki2hZNoCUaY#>ATJXF%W2YT6A~!53xP7)(r;|6Eh76J={GaL6DzNH(RM1n{U17 z+sPFhKV)@l>hp;wy1j+s4B>~R%q&+2M6%ua?`~~o$M*SQF`2u^GG#~GS(YG^bf_Qu zaC|3^bk_R1c%X(vBpPHiGI%`$hEqgV8b4X3j6kJB^20SGKh(|2r80!@pRAi#%~Lw6 zf$iFxADwcRy2xfeloN2iUS!~4+Qg?4GVCMvi|%?p24_Gi5M!=7w0Ep3rxwKS8rWjtd~ z;=(NW$roQY*5g9mU>Suet>w8W*D~jm%(ByI)mFeKp!d0SH~L8n$wHexneT;;P-Kgv zR;AHb0&fLxU2F5yUwp0ub7xKQl6B)YX9R9b5CzO|)V_Den{5i^V_B+Pj2m35c{KXt z%0{a>>T(~uNt5F@-7U3S1TtrZ9-krIU5RPcG5XBciE@v4X=~ZI5=&>mBi`8V!a@q72>uE<;IMEd?W2d`AQM zLL$%~Z94M!kJ<910r|6nsPB?Hf<5{R+b&Y`GND4o(fF_Gt=J^y<0mMe3`?woNn+`% z$Z*ZEX3LZ~zTxkha_&7WWD=KEZjI2xvqGYIP7x8RaRb%}$=RktM$ zlxeqToJ-tc=r$&%==+~B`4btLu)^+VciOn9)TQPjX2l^j%NNt!-h{;0XG<@mx3Dw@ zPr-M(RpQy7^S*Y``zc+jcvX zyA}$_Pk=nhvX~e!*v7gOR2&Ga3R+R-eeGvm zMqDNH#{*Fw$=gF|D~=WaVIR&ix~zO+j}twe+1DP3c~0U?xjBBx`xWD~aIkovQ7MsQ zlX?tmoS zh7xgi3Z^KtdUTH4kHy>MQ-YtiQY0W#Qe+|Ho|4G>omMNJ$l1^~YzG&Wm)FJ)$40$~ z>zLs`z-XHTfX>I;U}BNgnq3W>C${(u#mi#aJ{qh>63?@W8I9mvnavWBtVIHnvF3nY+O+NXR?f znb|9z$5n-3ZgbuWID}Rd!O^BUR7eE{|5+Y?=5N4(%56Qow8D*6iJbC9cEf`}s-Q|M zuV7y5w%}cB2q?kb=;qs@eu?)?Xy}m)iA;{1|DfHt=lpgXI6BP6t%W=1a)a61j1^j0 zAxzK5*l~gCroON`5r_4z&dI1SPB3eRCTD;ZZOF+=L}(IaZj1P^--_lItJOdQWPR;aT7Eka)V&v!FB%{}=8x{rW9$l#F(Qk)| z79FWzFy`a%fsGwPW~9e`{*^z=?gW&)8^>SCte@*~C6l517Imh~N?7*Xs& zRx)jN(Lj0$vWt5g(wqvgvgm)e2_6ZsFPMCH+yRwk4_{FE;BTisLxkQ3b3>4*`8b| z_qOu&{wT$kG}or`KpKcKa%(!iKeOVL?KSpJXuxV8^`?Hg#`*cG((B&l`^apAhy@1M z((tlXLi8fIK?J(e9g~`C%=v8W83x!w@x)O}7D50GQ)!}eW78KWtqe_k(a-wB7+3Wl zL5THhyihx#WeYPaxP>9)wU(mTEJWdkwcz z_tem25yVo>axA4p8n=$T zb!U8+l~#WFem=y==lXv$WRNfUk_BR`n=BY0!O675Vvu~3IyJKiBX3=fZW9cFIRSx* z1A%D+f$0o^>FWX0oya2-Cg|+}GmimA=%9fk7tPg;7JZK!+kKP!H;PC~B?b4nY~CGN z_cA4^ch3ThC>WD+*t>UeG0L1p432$J09qr}3uRC`wkVi3J8K~N2A#xq4Pj0hTT%3H z+DMET+gnU-ICWnnRW6jOU^HGwnv237E+hU#oV>DDu94wjT)nI z@JC5PBRW>m7e!CwXW2R`OhNp+3f*~zntMXJ#LvMX=_-(%Wv}&+u&RCo0f~Tpafo1G z1*&t`xWBW~c^`VL8x5an-N@(|LG3w5Z8P)mvs+SOw~XSRoKL{M@}nX&)JVlf#r(u* zpIwbYV1)$Ic_rPkzXNsOb$FKaY>6}1x^Ug{t0IZH?We#5ZHl)XK=otS&-5U2KI`qkXg_a7z4ZiT*xS>YhWI0C05WV zNN9QvtDlR?Xh-aG!c?q^-^XbtiArs1yIS_P;Sjfou-d@E%Io9c#J6PFj8VZsryser zx8BYHe!If8PUC__KaB4!B!8bAF_93${1#Hdmk>q3+OBK1wnSHsRvhuA!r-`HL01Aa z>tdua87%e#OiwLj*n}D+z~5{4z@v4+tEdemxi?iTTn;xyEQyJ_nK@2QWgJlIFj?TKj8d?{(K~7MO>2tHsm?h z5^r}Q(cbX)Xct)@g+iz%=96Hd;>4?2l|ck5N=z~OHLm_JT5J;+MWU;{CI2QvdRpB` zimiL?P)4sKxEve!NrOZn;)L(14j_ADLDaTC!aq0`s{@p`FV|8Gbyb@i#Qx(BiWl~6Py#`ban zm8S{;l|I&?^`Ff~8saVBo5-w1mSB<=6fv~W`KD~;HgW=*0r#9T)Zuw!oO1e8?Q;6F z|FQ~&#&+fSmn?HROYF5(Gkm#xX_aP|VoKZ#MmXM2lb2yth<0HIH9}V;g*?Ne!5X3c z$1}WJAuga@RNr_SKwXdCuIl}64Ez4sADFx|heE8fBtW=<_K0FpQ3vs=Rn&ah_jU-{#+gr_#~EU+GD`p6CzuM3}OS+%)A8Cd+hpDdg^fzcGY89y}=5K zY>%}?a%sgPei$9O(>?*HlqMif)H_Y)SgaJa%oT9^h^)o8&x;5e!ZJ+09BoAw_D0J} zrx;v_mpOciP}dY+zSD!&@`$|T&n)yxEl6pcHP%GM9ugKAV0~K5aGyU%hdR6yXhD`# zeF5Ttf)Q);w|YLjKt~`w9A3%S%xK-@gejw@)Ytrxa$-Ou9ECsz0NYs}A{tn}>>6cDvoEEI0&SqCMoVif6sPc` zBu=$ONKCkHso5NaB78>pK9AMFMb*sH%G7u!dOcasBQWhw?H<-V5oCnHH$wxPvq8J* z+;pM|Be|a}Am_8iZC@StWzpPfUDJ)HKT&>;h5U(mJ~U20w0a(r#TnK@2)eR}=ZC`7hgE&ACiCZK^x_PuR#me%W2C>ha>B z*fkPdKR-ttnnTywGILW#a$5v9lyWvJL>gPXG|}=jdqjp<1lE@F-4jGsTYS{hc3w#U z_RLf7L`mKCP;ki;h;=26d_SSr9S6x%M!<8%j}kvhme)Pf&ixKmi!T;hkB}Z5s5jph z^obl!&1fUSZL7sTOLCI;wwUKY8x>blueZ=Z$n2nt>FobEF>SHet8Bd|)onX4&g>8` zvaU$+6P*j0O1{f}5{;uIPfiXl+RR*yYbhKnpG{591z#X}p@L1D69GGXNWu!uK(KIj zT4ocfc}0}bG!l6XYJ6pz@ha+K4r*Z~fGIBeVjXI8g@lnc=4}}2c%_H&4|AL2;MLCw z=}HyO=(OLYcy$u9o`blsk!X>a`I3|BVT5%`dH5(nUy-E?HEsFH%grUpZ^q%7p&HHo z+S0*6i5?Eu%45Y*JnTX^WQ+?`$O6D$acv#D{S1aZ`+~xNeM@2Eok-!z{d(f{fhkS| zTD5uGyoHJothx#Ne`@Y}$QtIUi>}l_J!D^b=87G)F)Oa92*afxRV!9Zw2?;Kt8Ekd zir5{MLzZNL{gHy6cn0;yTL;`#tuelEWAv{aVFo?^Lo}S2g}qhx8370D;GjuX&^XUE8Tn4 z$_3m(ncBtXA_TT7OYf+RM@(%}23sZb0QE3}43{XWQn`NBPGszkS}FCM3vvU_ExC>N zBe^TbtWYq;W|$dV&YhSeFA1zX^b9kyxTa{Va)_o=O0s_}6Z&RkpEl;v%$RwM(gb^# z5BT?a9O0p{;2C8fDOqYaW!Nl7e8uw0`BjjuvLw$qb+T%g@sixuC|!zVN2jJXpHM(A z$6S%2z+8c^%v?bcZ>SCL=%trr)5e`TH2CX+qT@WMV{yvLt++aKg7}s-&@y!hnywUa zARh_bVVOz<>a4I@L=v=irA8)yQK#mZ`!@*bFTyOqn92qRP(Aw(>{?JfqC=fBxHyT2 zTL>eFaef$wIxXi3lvsa=k=$%94`7H`U8s4&v?uUad zWZc07o@ReJCR~+6V)yGoiKxAD=dl+SNlGax#FSGqDV4W1{wxbg+&Y$}{FwW^X1Fw9HfAN{m;x~z z!V5!p)R&2?Czu_~y3Xsd-~TiE&+8e|(u9`8W55DM@%$SM_M$tcRn(`K&8~!p*6ZvW~tqZ)2Y^; zM>-$!o)WulCrf0xTVEw=G>Nj$JnvqiQM61kTWzToF7EtjG?SQ@48!P^o73|t+v;am+<9l7;MOSO4;_6Ot-~o zZE`Tk8&+amgQ<&odA)KD4CcIaI?$2cNSyDy$jL)=w_*BO?6I9gbPYkaS?p`^Qfdud zdW~FbMN(D`Z`>cQ=s;(+&2s=Y^0c#s+TOV_z9F&k

    a$bBVTi|=>hz^+FCLpr(e z3kjFN`C#!ku$kJ4gAyGxf;Mg^dmohVZzwux?FtTt+C9K;tI(m-hjnkk?^T>Jq#g@M>WSd4Jg>#q?WY=^W!x1mQrGKY zo;cxRGSSj%QM``(m?$Ubj|E`Ur23Bx2l-D9M;gwCBoj4HZJuW9Z>)T>4t0{X7OEd;wsGFocVD?be&dS# zUVD)N>mN6hM1;N5@xmFJ*-ImE9;6`wT#;bu2AjEIJURj@E)oXl+xBZKmiKGN4eNQ5 z$-qSs8RrkzD%562X^1zW(dvQ*S(4o(1XR6C-EZoXuX@b2LL0NDrH5*DK+9IQme-=#`Gi z11s^(9C(J}HPQmWUXFw-BaWS;SWdcNGp>zDBJGC$gaP|!U3c9n4vWx5$Hx8IjOJlL z#fg((pdG$p#-VnzVFof+SqzQRRF{HB#li74rX!z^pq4=l@yu~X!3ai=6>9x}eleLq zr4?oU0P%YtCE*e~A=nJ%!xSChfR}h~oT1ysS6Sp-H=rMZBT!lN15HW=uOLULDT=od zi4%PgV^P*r#g<|Sv`awu2V-A$Hb+)w&+G}v>6nuuGf*+L@-+${FVb_I+iJ4zBpuZ< zkD38oXaBQm15-xX>{$s=u@^_EJpzFe%Efm+ezvQf@tz!Jm!o^Ci7^ghpKWa5JhBbI zpHa*h8NN+D>?pExE*dHVt2P{g<`yVBI3W!dh*kPhqDC~DsP?X-s>eWr*9PUJET}2! zqln=}#5X@I=ps5<_2?;TOj2$}&$5c7>j&)Ntbn>Rv*e+7hRp7|Gf(EBP3x>c-3c;? z4>dU;hO9+s(+ult=*KYaRU zp}CMt?z=+!A}3!C2UjMuQdNrQ2uH2e#aP zq$NX3loSwd!qKv%4oMcstdykqca`!-Re&apmR$2j$g2felgjvKt@G9ww>OUCdanT* z-Vwhbr7hNSWIZISS%IcfD+#>w6WKel&#rH5)cF=>2Zm#cSZgqyxLSRS>SEcMV<9U& zU-#PnO0E#~@bUFn#*X@`2`Y^8h5wjfDIH}_XV;qn-1pD(- z9+Ke5h)|p<%ac}k5?Eu)DkD(#RXl3R8Os6Q$c}D&p*0k^ z4u9KFY0tL9c^~MPv-M+8p`(v}(=*d%E;0GRccP9a+9|`Lcw(7)@Zkwi`)zle_PW+{lhN*WkMabk2o!iPyKx&3Akwwgi8ARycoo!*&>c z{fE}VF+sH~aNFXhTsek}G0Zc=;?Lsj_dB+OUY;D8d2-_+*LJ4)y6axqW#R8+K&TcS zrGb=#PePtQ&lo-qJaoj$=`Z^gP(3hRKYm8q_qo=I2tA$BG8N&*ILvD^BdHq6ckkcz z+>q%c=%X}{JO&7`S-Mnp8kl;727EsA6bifNhbu{ops7TLIhyv~&NVGyG5(JH2yj-L zP}d|_$z}F=@IUJ$&()A>_NkG9TZ?8~=6f@|srzfFJ8*sv;NDkhuN62{X7)~x{%-{TM)q;w{7|UbKElD zw<4)za?IirIr-v{j;{{6G50F;&%^+T|tpinq2DMcXQ^zp;Z#B&9{s6! z%wi+$R1SHcfC8gHTl#ZV!8Wy_~9xfw+xL%QnC49RGtJ2a->qSO+jA>$8 z^QuAI>JZNL?`*BT(CD{ToRFIM8GYReZ@MtnV1v|c3#Ps;oToON$DWV3t@pK_kG1Qd zkJplq(vN-*yc?aT$F0Lavcu!o$B%c&_XB~iChyB1Z#^HmAIl%tTOT9KflnhNfp3A! zWyW7O%%YqfOZWNx0PCJDpKNSCo=m>o3hXWmIw3jYr-8nE@N^08DXl7j2wM}YJ!h95 z76|=PdGljy`O>wu>)!p@K)(6U290b~)mf&% zNPB?=Q?5gIsk7C%dD5w0f9(<_iq3W|bU& z=5TBSjZ7i&SAd&lq!^_ZAJv`{+h5a)3aFvX!4X}~Yvq+M7XfU%4|XNp*Y7fe(SWcS zu&6xzM5f7Ilh#>_eR||(@Z5(YA({`Y7VsnP)g4l4Rs%(8Op?U$52Zi>h2|UMMaM4$0_1oVUEZ-3p|2%zEUOGd4 zd~t$y$zt5hvA%-wAIVm4Q_X#iPbU?X-02c|iit=ACG8K)s%C2$SB<>))_U3PO|9B( zx;ys_>hwH3FgwYSf(Bt+3>z!d;Q%WD$au|(!8Ga(Eno8cd2y;Cpv3w%LLw*f5?%%0 zm|x&u3%mz2pA<2zGi|^ej$5S!g4(0S?!hv}I2XT3&)Kz6)j9s-vr#O|)aO9A8)B!) z;DjukLq9>y7pHrF3vLOi)`}jX`mm#N+8^m*m;Z$aF$a#DVOX^a>XxtHmUA^cmr%T$ z2Z5X6gt;xUU+SYW{2&XV#f}*W>xJ-=*`GE3M^sH^ijj^Bx(zh}di=ZgH24(N;HH}H z{jNMz53V{GMdrd72OgTt4h5itTw|KlLSq&l(Eor#{a!U9a<6ZwrPC?wv7@xu45!!q z_qTX+&?SKVZ`JiKVomi%jvmLA(QYY{D)#j?q5X?*>?L|jiS>218Sx+NYa^Y&UOwSn z%V{sS_wOEl)e~8lyRUT@CJ02|!;$FZ8(wj~P_Zv>c%<;gwzT*$P&8dleYVwE-^P>+ z_IZb!zkFQ(j#3DFP`Bi5vu#h3TdMZMwfq7FB9H{s5xkE|JjL;Pl(lN{LJ=&OsJQwa zT#}eOvVQv4Jv+ws_-qLFttJFS>>m?ir00F8SgZl-Iqac+ho1ge<##KsAxixQLMvlJY%h7qxBsEJCSdIGV+$RkOVs^Xk&Jl3 zpPJORUa-3b{)o9#6E+ct8Jspe%VF!4u@C6vL<)Qxv-wydCHZnCcVn1a!MVSOEad+p zNe+%2$qHPh*qZ!%bANZ;aw%=n^P+q^;uVQN-n&V1ySk&Z@MQk6;b2K6gp&%Lo7>av z^>AbYe-1^mwL8&zQO>`0`f)<_5_H4-kj!$WrdQSVR(16-_(5Y>pK7u)k)Nt<@f{}w z@$otV=5oD`fVOYZB^PEl#=n}Di0blv8u9h5+W7C~(bz$T2UlU6aYyPi&cg#x=i{|~ z^=XC3w;L4rkl_CUxVp=H-|SLI!C?N|efTNoIS54zHP-Prn$t_C(|Z_8B93L0a{G0* z#Gl5W&s%{ld_0&XUEi-(0e@>!>u%#L?I-Q-^doz>yrjZvryUBq?jD#=EdFw{DXdD} zEW14WCIZD~^o&LprXiq$TB#d~=a=Ll@a&e9A||R>?VUNf+P zLSMJ;3r%{~OuI!|4lXYsmOz&rAy&shP-c+6i;sfOb|gF;xO=1f#mw)e`~5Dnrs6Wt zV}>!{?J)6n>v`TXPEv3=kgLTfE{|(#J#SS zLo)CC@F2oV1Lz5O=-M`#a{2EX9(^wa@vpzccruNQ^Iu+s1_2&qKC~QMw3H zB{y>?={|PxK^?bm&(ZU**RFmY+esU^#*G7~H^BxoThkFQ-`?*!2%f!`V}-V8Vdo8g zzI8yPqMBcxr!;Rywm>~Z7Z7K_UmwEltXXfLd7%*sT$fEh<$he71S)vkjekUk;D*6p zrdIQbyWm3$E@w`O%FF1|HUBC_T4At1oCwm4S9$$oKHr6vpC6BannXAYIPe0H%RRgz zh=aN<+l4$!Mvrzi+HS0;+t5}IUXqfgRk3oq>HduRN19hZw^{=xc{{8L{Z`k(!FBKJ z3jG+#SlAUsaQPWx%v??4ZjlUXjHLV|RRUzRUlD4;qx zH5gu=0ETM8DJxixh@QO1qq`IDOC#+Cdbd4?IHC9bS?Zbcuilf)QYTo+(_f$447fI; zK525{Y<84r-wYCBu#0xg=i&kTRKoxfm&=Jh8lrdkf@%yn(sUQQUAF8iOlG_Ndr2d0 z!m*TBeHDOG6C*Sv78SLncQUCmf`l5(Pq`jzbNi=L1afNekte9+8)KJ*NjOHueqwgY zJje%P`65#Lq0|4zU)U6vcBaU2CYulH$U)0)OiJsK%ZNI>lc!LcTo1ixhnu$YVI`a4 z0J6F4vTs37#AavkXc-K=DiDg z$#bt{3H8WiZTYG(8}ofCWO;02YATKvq(yxY2Ba0Cyz0%&5<3;uI(S!&4e_g9s~pnh zMD$LYqu!o?u~+A_R%YbQO*7h;tWM*YWY2tN{)TLP|-U5 zom4_5f6J@)^`Yg{Vx+rOv@C8>L*zq#-*4sVR)yxYPfl5GTqYAz&8|~#eBZJZ;iUYS z*Kwseyd_>N)nnquSX<#%<=U7)v5xH1x||f@Nej$-6Ve_#dD#ut1z%J{@vYX6KE-h% zR1{bjq;Jzn>E`PVbf-?Td}7CkTQ-HKY6?AOiK1?;m!^!G0}uInGH`rs7&POJIA)=V zMb-zHA+{C_GiZ)k9x6UG2HW7Jzu?cX2mN>3VetRHZ5j`SH+GRx?{X?t63DMvk6M(- z`sXOK^c4CJHTJZa(~!OKshH=u6IfBWfo=Tb--XSnZ@>Crbe6(?s_}P#L^yB_&Aqz5 zey!Z&@BZ1hE!`zdgPcp@$hx4&6ade&@j_+Hc>DDNa!1zLNpBwcj_)Ge zX@wb|+yte#I0y)O)+v>-%p&Ec2C>5+GlT$YqAZh(>KBIE$$zJCE<{nPt9L}zO|DH06l=-Tm&W692$`FE zXEw!0%U_#D$Mw>Xxx16J->X%!5;l;Mth(@d5-WVT`$TnlV5<87>ei^U6ksLR!zpp% zqQ)s*m& zhQj`p2G@`RK{&?(beQsd%74|+PG%vKd%81m)yfZS@4R2LY$O2FJd14ut;SeYbpskK zCoj+Ptvj8HX;WVqPC{@yfB{vjph)E4)p>^bJ03K<&zHR$xWThtap z`re=${}msU^Pxx>>b)Rn?{Ajd1u0OuXQNb?8j=OgUl}ooWEurFjv2ygy53$%@FK7-|)<1UrB0K2<|LjB+-(9o2ef0~YzCf_ZqZd>}gqln@- z+7cj0YrGha4pY%q$U!DinXiyHASZcGYl9;0>`Tz)J4h_AHhp<`RDu0(6Kp#KHr%#WSOw?NbfOB z9^>Ai4b!jJHKVbx*p{f&Odu+$_el}e@HWQxSv84u&+hM8wfMY8&kUVP@?HvJQIjYC!rlkpDkYcBX~wq z86i1{RPmop*z2E_2y5o(#PORhXJ!wMh~3*toFBx442J0BEKm-H@F!AeI~XjqqgUP> zm>cm;3vy`a^Q96pLO6F)vh3^nbCKlbsYBYF6idmPDVHTnb{+FY z{S&9@tHp6Syx%P(oFz^iG6a#dpwy>TR3ng|s>NHf%}%C!K~jN8OL`#@JQekhWkny~ zz2d4Gr9m_gM=*kVOf3+>@di#buHWwJzr$dq|CLuGQ-Woc1hD~|xpnn~2%Ss56Ag%h zg83Lk%vfKEBj(o-#CnfmV%@o%fjbv@nRJlUHIDK{&=p>)@G#_Z7>*4x3IVo$-V6yc zbdVL*ktgx7_k~4|2Vh)k+Vw3MCtIk}%k6nRsMHx>nWjvSZ(4E;ZRx*tt%`)6PO>R> zScpEqUGION|L&@waX=TGoQr0fK0zmb=Xdl;(rdUqiof3=!`9k2ne-s+ZqxvO-K++= zDp7pr{aQ8j>s1IfejBfsV^qU;k-a^vs#USo2YXKY!OX^&tCk)jh(JhVco z#OKK*c&lalT-GX2q5iYg9;&epsP2rCN5D>C6O~DKt8AZoz37Yg^o>WmJl*IU950Sh zTgMQ_EXuSE2;|>Y5?u2mZ4+rWw(KYz%#k6t+CT8$$ln#z{6IH_h~Z-rLapT=t3gs% zIs4&MmN!k)#N#s;vhX$0R@2@#Q)&y2u~Ip?Me>W0SyQy=Ie}n)Mk(0PaXgzA4Sn1V z_4DtM=e&e|LwyxUE`G|pKB&s_ENN7D%-D!}k&HQf>W?*-xy!ZL-fdVkiBXhQTiyl3WdG_1cpU`TvwU zah8kP=m^5dP~}tdakd{lN!?5*jppVj)Ca!*6xE*PkYL3lpOc$*opm%N;DF#;EqMJS zw(#8hj8(YmBOUeMR6dT_cj95h6z*5?$_@Jd_l;nlGivCZfGE$lXBRh$oQ%>t|qBFJa3XRZFT)*b29 zl|IfT$M5Tz6xyPK(dn&q-@}O4m~j(!IM+|2EQK@$?wFe?d?EgM-KRMxOGd8&vC|3jqw0^Yvft7wWzuS z?!BmvsdLDUIpDFMj5uIUW%r2ABAuvpsWQ_|v9!Cej5`Ft*0^6bP+O%}>C)LG106Z0 zQ`V5`s<|5!9(S>EWtawY3Ocv)I9#9({M|d%7O%hiw;gCLv^5NVuHBiaCtCrLMb)cP z3<8XKQTWKD0of?fgdi0H8U(7JeiDq_vzZX$w^KQ!$;mOC{fFntc=OYq_Br2bF&-2Z zE}X2C8Bw5<-Sw(IX>P^(wjtbCuHdi)oU=k)vkgYn_$U%F8Fx*$@vFZ`YKx53`RQ)e z-+(8^jW}6c&PvUv&kHC)x9hXTK~QuceB#VP3^v#|J{>zT8DX99)z!6uDQc4ue-1jC z#*vw1-J0L~M!TWP<<-mCWik-1Suy^<>)8qJ+wB3YnBz~kcVlEw0M-xFICVYfr=I}E^z8XczW^<87rzuO0DEbs!=gh>H$K$gnu_@%pjHhYAtC zT=0S@J}#a})x$`7+6G{41IL&8!#s*^je2!xvSN}4*tajWqNqfZg7{dMRzh?Xu1Aa} zf^P&LFv8kD_^PL;ipLbRCF9&BeK}`zO- zWBLf<9ZB~9gLd4=W#43S3S%s_i}k9Ub)>v6klfkZ{zcIpGYnAwK=9D~=_&cvGFle9 zs6pXjS98w_ljfv6xdef5<=YfAySTBuk#mejk0uVubN)dCbIo@mC1<)Owd|DJB=K)h zvwyETKCu`s`l059%s6FtXh=SL6nCa`I41$GjdQH7?mCTUigBSv_)^R>#-fZQ)fMSB zFg>uU3hblDy{Y+swwgnAs#+ceBTQKV9?}-F$;)ve#Twt9v>ndnozm30Y&9})o|FP= zrY(cmAwFQd0RVjv*QN@UrBB-aOkDb;IHd|Fd)m(TU(l#jU@t7UwQY3yq0(U*4Jmp3 zD-Bat{y$-J=7A&+Olr0Z?Irld^1X5BjL*w_{zo{Z9>jIJCiSr6*oh@@!q6XP$X~%?ts|FoYqbr$!6SA z%HWA}Tez>SN66|igD2#o=l=V^X*uv`QlCN(aaQc9s3+3@*6?CDHcx-YRkzy8^{=EO zWLndA>#aGpLel((P=dqWZVl}TegAPmA}E5>HZ(e+H`Q1-V)EfmJh{R`Af8E<$C9w) zJCapzqjQnP?fI?jTb^&xVybUWtZNQ2!-Mfh%B`8nm*>sG8q5Il-7sL0hz4qtbKNT( z8Rq_E7ah6Cx0KFww~Hk1S>qhLD=SYbzFKw2Q=k@uBy}|^4NAdU87%2|Zimq$dJ*rX z@hVhXFKzODQSGSU+q6ZIAAiEPd!{$&@_p2*AwQ@f3HW5(RhWJlL9W`eZeOXCV>VM~ z585r>W4viPPpdH1)4@23gQAHzmXdV1D7J1zjWYwP$LNOopyiQvyC~~?QGd|=2qQ** zGHj8Hth2Sg;Vn|?U1qU6EbGa69yn~#3CVLeN-fh^C*fEfh+vb%x@F|`k#+Z{#KA*HUEzWyB%wF!7Mtw-)|=~*xcG(DkTl4#5?~SH~7eVG^$I}J^mI# zc#Lr@^<`ErQ|N9VH}rTouYXH3Zr=&b1A1;L|# zg_*FW_7QLxmE6-UiT^#I@Zm%4X?9LtZIW+BFJ(dcM0fLh;T&~Hf{kLK+7R0lm_?`p zX}8W9AP4-O=q4&K-{xZ`dl7sAkJk|vF@4-kuUl{3*Bt*$y>XT}QD}Vnro;je_S~?I z)nM}7FoUc3wixbt>&?&8p|+GnhlX12R{Q3oS`RFxnc@csW$xph2zch*Hd40nnyb z_n_?*1#2)I!@)1EowJ_ue^wIzQ8T#p~IPp9sP(+egL6(s}P0Dt;p_#3}2xqdQ=EGSXKK!vE4{0Ck>O*Iv)bW|d5<5CH$PqZd_hGwslcj1vR z(2Q4dx8p$)y)@$|n6IoE$c2I20QH4@Ec#Stf`@kE#;h*&;`BoM-xu7-u|X&OHa z4bF|C`J}Mvbgnp&T!R7Yk(8T85c)WFxC=!2DYAc5$%aKKkLf~}2mBjpvGc}^pej{%qx@2^C}aU-??@RkX$4R zH%=)z;F!ntRLDNmD~WwMB2)yTQn(Pi@Z1zUu{)VobbFw~zX7c+gRG_4fR#*~+QMTf zVH)U~H1RW1yXy}%_CSay1B#baXt;b8J}o^v_gx2H)`LIio&~`rsplvhtE>E{vjmot zS=1k2+d%+YpZX2jf5S%Q{duc#-76Kub^4J`jt~z05AqJgOV=bvOf;h-X4?;6vv)db zUd+@IY!a(9VNd690;nRg=dxSO0ps{@8GP$LX34GEQ@C_#3GmTJf1y;GF&Y&eUt-3Y zI~w&(!cos6^ZivFMJQRLn;S()3Bz9s)-3YM-1qKT=LlBSmY2#U=-pTKVgQ-VaViIp z*`LYy9xW<-Ty&9r?@+eDe~fnT``|kUg{n(wa1i}STC|scGKj$>tIGnr-rZ;ktSC`| zF?Ei5_m!fn5i35;t-R^o(}^Tx>R<@c5vSkeWdA!|UvoYwI~s#8inZh;@GR??7Lo+y zahs?861LoB$rKT*a(re&6DUMOf--Wyq%Kldf>aF-FGsAoW(zfU@dD2d6)ub@L4Ist7&`U+OTn4LU1>1w5blli zNMrKaf$tn|Ug)Q$mr*JwxUmPSdJz4QTZPICvgtan;}l(e;dlLXarc`xR_{Fw*XE=s z>O9h&;D_Q~-BrxGR+MrV(&l<~9)xY484#DNRr(n7*U3mWI^%Zz_gSonlm3QTv~90K zl0Qave(Hx0$dIQw)>Equ`#{0NHc}%FPOgYS38aT<76w;|dpB@X2BWS)`_2I`tA}5r zXt;GRr+Pz;GouB~8cK!vA&39w66}dML4%1dEVejnuSE0AE=A7-D`9v}H@#hHF_C9u z_edX$>%n|7KxB^WN_IWdXjEY#81B;t6Ji)Fe7Dp1^dg?Ay|^E6I2$Ggt$}BVdnZlP zLxoL_Axb+~kHJ$tE0dHAk&SX++IM8;%qAHhZeE@e;k(3KU*0+N@Y0kw`|iwuB@mo< zL|vq044b+o#BlzemlToM`?*}EI3eB!h5n)KA$$v0BQT!1)tqzcXE((S>d^=RUazth z#)-#Z-=z3xYKtkZ;sgDFIu5mmmOHWe=8!^x#EFG1h6N`Md0|j0Jw%l?5s4T?;O0dM z0=O`ali~eAydoG?liZydCIo1Dr;D)=$dxTI&j?XzMCoHI%c8n+$vO@8cVJG2@vj@5 zU?7f(mG;*5xgoT`tnb+eyb>MA0qi)$s#5I5t@<9sCj&wRiMg>MXZCCZmQmt@Rs!xP zIWmyk_A~{f2O3uPuGooAP&GF{!kRaRfp=nr|15rO{AA+Kg@<-*s&VEM@B#Y8Zb2_O$aW zH=*k4ZBa6j*RQnq9hw#CFY5d1#&3qe{${=L7qFvxD02n?IUMRh=Le0q<(nL)AJS+` z(_wVES!D5r`HG+ z$U;Qg){sx{575p-R8Ys`IiYfdbsp}PG#t2T-h7S$ddDX5MgrC)Nasp|CgKGBZJ!t` z8K^Y-PmIE%kF3V1f<|UHDi+hMpCc5jEhnk`O;yrcDg~#9RFb14GJd9n(DWRY7JgpR z79qxNxg=NL$vo!22#)C}uMVWL>bsZrTytj(Ye_GaS!`FzG^Ghs=~AJ%n569tbJJ0! zvO$Z1Q+v2iw^f^y1iqa6OHr&F*G2qMCnRGom+VGhk3Oq|6TllTEvqvZ{ro(qQJ+ls zpwyxek(milKjKvV84wcpTmet^0*oyPl}=oT51H6IfL>OPci*GI6I1n^aij>3?eiax zyg4hOKx1em?V)-`;tquEu5z=hy|_j9$q&OP33l%@1p}CHXNGi)G)~b67rVW`2MC(y z)zCD>081|V#I?v@@Bo2bqps^8f0LV_i#dKzP75hSO|4d8CN!G%*+7mXw8EBnA)kA2 z1o<&QIT}n`Dfr0uOC)XXEtE@Hp$dS}{s&zEr60{B;1n~=Bd!CeoE>w9VEg(vminC? zXlo=o6Dq=CjcgLEa3J24i}r&b%DJ0Z{ok{YNWw_D)te@4VzRX`{ujpa;0oe$cn+h| zK30nAiK(#X;NVEgv4v*vWd7>X6)S^DCLhwoD9~uotx{1l-zZm01XZ}Eu{j-12>`)% zK0cBw`-E=OoUHJG6nEHJ7*@1H9Da)ZNOmS4F4<3gU-Q)dh;c*wwW;r4bJIt~LM+%e z$1*+nJMBf@CHN5f+BAk?VK!U_L};Hul(9QjlenRnWU$Zqp|ZNd0&9rG!cz;M z$;NGqGC3{*nFrZ&dxvV~4^pCzZ+g)*_1{u5v<&icQDy>Ie5|uPvQ3aZx3`ytr6+H0 z$FR~&i6}e1)4n}0%rE)tiu3P6-q*(4!`vKHt|VD-e7DDwNFpEN!XP~XOByb~6uIH8 z5Rpn5mgKNDga?2qU!wu-w8o-f2KLMz^k~zl-Q**$W&!cIs6~~e#4WTKL9Ls>11lo2 zfLyu1bhrQ+G+Hm`0lYl>LxcbT_#OG{Hfq-RP zjF04<$xgr2{MUe4160Fb2ErzB-0><`r;a%c6FHfdpHPTC1#vVR`d0cR8{jPnmyyF} zON(1!D&p@Ok*@h)!Eg#DLpI{ROY=os}B!R~z${Ga$6%x>Qo`!2TKyacC zV1yeMDy!8_Rcwe@7C+5SjpAk;G&^)S5Gt%L^e-5@u}lr%_iE+}>2=xU!jQ zfcC|4jR&>j_*Bg?k6FV8vk`qi6GK7u3{4Y-?C(##DNyed-&?Gbd*QL<3oTF|)QUk1 zUsGr>_1g(;!nu^o{`O>tvC+O^7{2@gC-Rr~Rz`tSXhuf<< zvBxAd>UiVNzo-SrljGBkDpS3?H*Z>PHeC&iqW32y%@Eu=Wu))30$L4)DS{Ou4>~)4 zu)wJ}GhUTKG?|PBe67^AecvVSiJ#wDX00FZ39HP7;!|WvF{kFrAJL-JTl<`R&u|1S|Y+ToN&9h$G??1#s0UHjDTiONu4{3J)M%4!FA? zRKP-CUARIn_5b~a%0k^(k%yYaSDVPCjzM;cApMq{9ZJ^tC&OUEo>8x!#ntiVAcCqW zRwHhs^w14C@GBB8qWxE=iifIYuoHHk-1rq>n}?2*e4N446!<^J1n^+BwC#y14w&Do z3Z%OU&0`qS^)2tj%SKCCrJjtA^nYVL9w3rJS{FsSx5hM61#d-iq#V4kAS88wTD%C1 z`hW@5zhQw7Q~$x60^KZmt;BbloqxhWKKi%DNw-x(-=T$u#i94rv5MhByP~=p?y-v~ z?+~=`gt&Jx^RO`)3Sz`yTJn}t~Fmhr7O58rPy(u;p+f-0wd8a9B`+i>hR?HUTvDL zgl)b35=$r8~#d}(rpn?0;>%JQBSLauANUS6$8qM1tb7WRJ)K z5zwHL7t!Kf0jX0^Tk1$64+2@5;>VMv^qqbM=OdY13zd`~u?;?<;>fvYI{2GKKfKpX zK9o$WhOTdekg5isK+RDTaif;g9f>&7$dA=%l{330F(R~<3hMn zE8@P#YIAY#o*J8&m%5PMQW)%j7$M;l{@HYF)sq~&Il~mk{g{~H(A;$zTL=L>r(*}qRT{7t@WZjg)YN%T@Rr}==CxN3|#TI^fE*c=oFxY)>-gIM6vOOh{`<<x1${o8;b$VV>ufgti(TI>?apTU&Ia?@$`T%2?M1(s$H?3{dDs(U6U&J=jcCgSx3_0+jQ#B@C3Hn6%)h!|1+piz9)t6e_biJH|A$a`stf6| zPL%!Vjt1~&c%3l#bnOu1az^lpaS2EU)gb`?p(S>S;LibclrVTf*q&@4&x;2kKk2pE zqv=fFnt4^{J!<;;lrYHqKqT|=Bt4dcxg{5OAEpR__X?# zB3?Xw)h-qz)i^R^PjN)U3}8O?gmPq&&uS(-a;-YNsm(=C@t9nC+FH^h;99aK(>12a za|Z*RMZjCD4OmnbHsd;h?M0+%%FIJ5t|uP>n2b0a9Go{&Q1{AijK@sFMzo(Bvd>fk z#;cs$8x@Xao-h4Rw47{8TMgAhhh~9JuD>auw(Zu?)_yHL@)>Q-!gq}opS`TqfQgQx zUO_m+eAEl>n&7}JR0>)HCm>y_O?vFQF029yb%GVK!Lc3Pjh%?ip5|}3tnyUI9cx2{{cpq6aPSWQbXDXeyaziRZ#F%RK$7 zWzi(@bhWPVA4K$|y>6{t=}i}Dp76$8ScQRvmJ9J=yTekrekvyf(SmUFIo!YXxo)>3 z*}sXB@Tju|FQMxU6GTeFc<5edggpX7n!>x$qKr}dX6ZL)#OxoQAy9$A5{s4j9&Ru} z`XW>{7xfcxZ)-DpVGx1GnaL6kw;Oe8y&Y?_lsKM_ukmMUKA)B<9kKSbbj9nJdV5tb z(AZ@TgVSM-K&evCr+8>+4_glD7d1rFw~xW87|$UJY_JFdjLMhT(a!u{GNqV~+)+Pj zXi~{bsxqOuiK@ul*=U!1$ORoQRM5^26F!z8o4JT|gQzsr%mce$&p2oC^O{ z@b)&~%WlvbFDmK+aZmW?Z}GpB(fRW=D zMd=r`k`S8ZN_siTY{bPB;vIh$aZi7?t>w-8Kn#E+TF4J z5*uI6KTi5sxea8>oB|m^S5n3O2Ui=*AdORBqGZwi%txtT73NIpD8v~Mo?Bqjrug)WXAU2?3h*GK_ZT$r}^UNiOw+*etqBXo->=hh%GO@pH*%NlM|)QE>XXWE?h4VB za~{~X<0t$=Oy0uNpPSM_0r&zIeWW7OnTFHIKIYHRlTG)J#WKH7tu|=MyLJr^s@<9* zd0dpKrQjH>Lo#$mJp!QU;9~q-=M%`Qa)B&lj>9k@Vb#u)Lo;^5gD1ZSeu3lmyL};y zQM{Xn5R6fa-~10hN4CSbM|Vf=PusriRFJQ%gh_cBF>!fSm2JHK80wo-ctD`%{rMYW zbpC3|{EmRBs~L=OB0OXHNePaCKV;fO$YRZ&i+CAka9%j%{2qJq90k`sHjR_nAKF>j z7UNRWZZ7{B>LFbeGg=I5Xk1LjP%>ZV6XW}=K(>p$Gn%#(v(R)pKJ*3JkSBCd*8*t- zj?SbK5q$wj^}ijg4L5FB^X^kA^9E{krzhCKS!( zP6gZCJFA&s+<#rYgXdHpE?-VGE9n=NFou%OVtZHv;6el1=P-*-76_k>>prQXd+#;2 z%4OX&IO5u6T5k`Z`oI)TbVwg*sS&oYQ;91xZOLu-IV}9#DLpXP27d(zv8DJ%sp+)8 zscgH}@WG5w{D}WxAJkmmxtk z(jWD7V?~*m0ssph+8o+~{wwr9H^1SSrgq-jCGnp5C&YRAtp&->a!3k zccE=U4#ZF&Vck|RiGYczuMznUUR zdgqiUI`pHV&6VGlv?^=HVT7{~_Tug8)!gVFkqpAL;vRTbp*Ik zAQbL7W}nkw^FII*r>)P>EVM5pYQ`1-F500>>5eT(`%R}UcgwbcGpkE&`8ap z%YMdJ)_&<%+s3_Sp6DVQytHv@%yr)br+tMcXpT_r93~K%puU*9{{la>>2s774hY{u zu*8Yd{)#$}xCED*KVPO2O70Rhu7?_HkF1-*RAN{yZX(sT?b>`b4&J@v()u3g^bs!H zDzz~huExn(TV>EnVgtz~tvi8s#!c*(aE6L-!`Ttxf#=8<}(xYJ}y zj@w5W{jhOG0Z&^nGkLTa+D~p0;*%gZmhww127?Wa=T`C(Oau`;IjEq&sA>%hM8& zH|nLuYKa-0^nqN<`V*UdQrUy;=_DPnvJO<6ROB_UR{BQDSdZ#@l{*g;g&EkVTq-A2D14 zg+z}~;}WQ`!T?#a{hutSwtoU??<^NkYimT$6ZT~LJHf>lm-y@(w(jH3;h}R;J%{M3 zy_C3yO4N}OoWKg@s)0t5KJZ++eci@4Uyn5Dw-VW79$K=b%MDD9?x#nI(7~yk*H@($ zo9BQk&XyZiDX^wAsnC*-IHdeG^@7XH4K1?LA{Kgf)X=DFMGwXZ+cKgs+@I7It0L7v zRO%ucAkO$DgA);wyKD}KC*oR@Y}+o}nzuu}*O#H+@%rI0^qek{Q4>*stDozHBD1w0 z*jsC-$S1iY_a9rUv0=^&ptETx4jcTn$2h!oyTBD6qtG+^yGe7^{T&r%|F1e_eICn{ zX?@~K19j@#lK(%JVZSu1^uZ%Oxaspd(6|&0;^_Nx{wiKUy1Gt{+f&=U*UHSGGAbLuAJW*(TAm-w4 zpv*7x6<>w>9_~0GTI3seKBXzQ5Ij9|Ks43}&K_nC9nOf{jE<~(1ro6;wIwP;W_RAx zdAxORDa4@5jzVE~{@UO96k?;)OQKSqhR`C{y!ODRmp7N#;y{uM*Z9dP=lv(%_9)`o z4Tbsw3pjfCQdH35F(yCSy=8Yh>6zODPXow)b5^`1?tS6qY zlx&~bE{=D`PI;Esed)LUB21f9lh2`QQ6~aChIc{)`*+JTiN)vAU>vRxtn?)4&5OV_ z@?#9cT*eMOz9k5071wwflc(x^ZrYx8QI4P*d-JK5t$j2AlpQmy=G1^3$#Ad?~uZ6Y5MKl z->OeeqW#L>8%otQZ>EEy+m2Dt1r>5p_?L8^7hAnY(H;{Rq}dwA{tQb>xj(n@(SSlm z^zxzs^cc2*hTaZyW5S|L0oz7GTuqZ_hI7&?A}>YxqAGgnSa_3^gw5e9$@b5|5l>ie zeBS+W4DD+t!Pp1bR|-nWl{msqJ`Ru4jPxx1if9WF<^qp46(3pISUkQW+~Fbe@;}=@ z->UDqWo!;qai>ebxdZ!QTKVsDZQaqFo95n?=Nx)18L;h-qH1W#V{)ut1S-iX8>M1$ zG~&!O@-#Z*^C?Ch&kY0O|FkB-{B16$94>i6pB$Fr=H#ads5EnYjwGckX3j>g1{(TW zk)$&HKXVn4Ms|c-+0&(<=|6V-UfP=-8BS&Xb?0EK3;#FaW2srYp-~zgSPX&L+{!q{ zb<(ulYKazR@nOj~q*p?2&nCjhJ5GD_xSk%>=^r0=q}Q^k&02Q zo*nPUn2a4#TB$LBV)*`;g-fIxVS8^h-thIKgLU?$bEqXEgu|~>HkK|jV+6{jW@gzIRy9%m=@VC zgxtjhw};&*LcefguX(7rG6(ENzw9^W?9x4K>y@xW7Z}Oa?6B5cZ9`1B*}5gXX8V58 zBA0f{0gj~8l0(sXV|Vx}gk|iNH=?1KP~l4v5gtdgy}B`-=KWe@^52IJJA0zUv6#1h zqvBFS`mZ!AsdMg3fp}{f&QwHF6HWc1zox6#)mcEL7c+N*1D7n+y>~+Sf~T(4MB5qe zSax5CJS#opQfVD~pGHt0mEPf~O)(n)X0dF>>k&%v>N2lefxI|D_pONHf>8S(p&FNS z>f{(T={uIVygGrO)51z~)wpdc>0B9dp%EZA*w)cUL~zktP-CDuea&}6ed!wY zzq;v?|OSP>p7XSozREC*R6jZcFn?F>jz*&{{V5_`c>l2 z=cQF?NNOFS3hL*-a!m!++1)0PT@V4|FiTbkTp=Q-iLK%_+oN2s>0cPAVJi{(hH&Ax z_h`#?+5O9){Upg=9w|)4A1()8#s#xi?*uJ{6owy0B_o_jqc;$}?(p&kR@{$H+Q}O@f(QKr6aFJErsNcCf(0m9GEAy} zZJf}E9C@AzkCD)TmU4u5)^YQ(;XrIthtYlZ_MEMiclFoDN+-O9xfkwzrca67QE&8w z*A>D}*`RRTAmS4FA$@~DDU_7$O^&$)_4HmM7TphXfSzjpk*07(;ObLAcud2GTjc)J z`;{9kE0QP5X75qd#~H&*nITs8Z2|{1x|B__X!r8G$g#?q23wn0FT(4&6|7?1bd)L* z?q8l64U$fmO*2+kmT*2lZg}D^$#j0Q_7Q#UK(sWwlEoLRX|arJm~!%(WV5P)WKg3~ zuuEXvLmXDSH2G<|c`1YM5f@7IEdHDw8N)G2qS;M}XA*}(hiwj*38k{a8;$9GpOOp% zpM{{-VHK9ZXs!fO^-w#<4n)e#a50v3!HtCsBOC1r*@bNahV!zoJ!z4nUQ+9!Jk28~(eiZp=xDi@Z1g zp5TW(2+s}G8s*D&v`)RByDlc_zkbq4q70fQqBBM4TTgXhINq$;*zb49FaB%iK)raZ z;R?P=Psm;r?jD@>FVcNSjtg8eqbFV&-Vbgr@f1D7T4i;Zx4FDPERZX4B^fX}eyKr2 zFUY*_qkF zkeYm7WjYfiA1Oo{#e}_PM*8bpKB!cOHXqoid-0qPRa(5GO!|rJqbt0i1oJzB^AwTR-7N2wN)k)8$R+KlryVz)M)5rqLgyA&j^WU4zfBXF^#8i`TMzFPT2;m!TS%Tl zQTXTxUq<-MWBpazN77cYHSZk>{J10~{+&;D*z8u*&xaf~qDSw^uK66uWj$IcGJJ`w zjjl@y#HtkIPIIU(+uYc!;_tUABdYTHMCQ?z{L6GZA~+JJ4b}ANq<4y;vri<(YRdE_ zAp&-)TfDn7nV?eKbebi{y%i6h3rORY6N1pQlLp=@#o9@cj5-x^QUycjj?0Ifa5ZZP(W3~}fo#@s<57D-XOXmH_5=sqT4qmt$;AsE z=Kh_zRWR50BeTJQwqALvXy1|kV;eO#+<6{!j{h8?kvQwYHXI0}=HE=D^W5!aM}CGq z+U`miOfn*9Hoo!KVg+pMal?iV;%U)s)``&3-8lP}h(*_rAx>m#dZe2e>Xn%9hUM-C zdoESg%_fb6B9z$u89YSgvKmqdWe35SGnXc6UMVq7@;eil};zjw-RA&+?;;X{`!H$$v3z4H6B! z9(9dN{RFEoaF6x0IRfG5J4_qFDnQn(vkXua!$s3T)^4bb^|cTga+Tr+*#HQ9YY$cQO@2?!#w}ufkjsoN0?|Fd=V zLXu>Nq~EWCFmsy@m9R*S74J1ng)8Cp*xn5mK=?&ml;6%@lonTUYKGZj?k9yewR4Vo zkbIJ(Q+aSSfG1eM|bC z zp<>a@Ic|L}wscW6G1t5Ls9$7B`WO&x{CY{Hr(qKbG*s<{Tm7j{sR!fw{qxiCZ=)ir zhFaEQyJi|%qTaFyi7~oEq#+c|8Zdu>!!I>4! z*&Gk<8^vS>H~>%Z@A>(Q+J^olysiiBijFtIn&(Psg}V%=)j`IPC}s=eq&QkfA~dz` zZvaZZTFx)?e$!Cj{r_|B*nKaU80cUo#n`X<5=X+}n&Z|X_|BjvAK~ivlC-$I z=|*&VZp|!YGIVZm10}U)O;)jxuC6-W#8=$;v%>%s{IrTyPXef>CDybrgC_c{)%s?- z4x2XG>XmF{-FZcdpJJV7j3$ra>C)a3{lQd6DG)tB^N2VLJBdR2Xm~XHdsyg?Ti$(oUCm4nR5*ynm0(;@`(yUratBTi`jWF~X#jknb`v?;!z69ZyzVm65GpEPyjV>7Dw&0IiqA z>1=#?`5MN!tt#L$F`p|=aC2H9l5tN7G%T8;5t_qzA&T0``$)AnE$V+Uf=#45lKsyj zIP9;^jhz}$9EqPN9Hopk+y*JhjEH_5lWTyB`P*qS$MOlsEqGJTGv#bK00~#It24*Rpqn=m@Rq?Q0q@O` z{$&&=xz<(Kqfcbji!tJ6lNM|7FHdNlJ9?8UTg(2Jg1*v-!`9b$%|d%L&YM9hoG0~R zse4HLAMc^AOwCPT1N-UR3q`+Eae{m6KWLcffSV!7WuZwdDU(a>RMO~b zeA>I`aX*nLY&L7O*9wSBU?X0#RtzX`$u?F-KMi_EU5mRB<+FUva?xRuenCMq5V!Ie1RhL*y$Sm2-Fy7ZpmmHw+34`H{ne>wLd>v^wuhQP*|S#f z%co;jtB6&H#tSTwAr1W1A2Y6GloEt?uO)J#0c>oHnEr`g^BTQM)2+6f9cAK}2%(lY&#=1gyiNjZUZ?*@vH%jVmX zR`UNrn3K7N-`fUScsEvu&)FHAaS1BMwyd{o%qZBvHkOshwmvImfpsx$EDkSKxgLFF zt~1wF`oMhOU)Kc)QBhk`^V4E=5H2HU2y14bry~c+rhy z9lw*z>~=_8a2kQ{;K$gG2&H(+z&zRbXM{JCwcp(CJA&@>%~rk_^Sw`#A`wwc12t{{ zbZYQrHCiyJVlA4miZ0yj(A+}y&p`a>StlcIU*)pc=-sD&t$l=i(4dtpRLSJbHq77K z8ZYTH~#_bfXT&Ac{= z`7azW&Kg>yBK8NRGI#~B%`_oQT;Vd}JsJ{5=pzl{591+0>b;f75#pwQ6bw0T?)$oa zF3JoENc8bVF`XYoi!z9CQS+WCU%s!~rSL1gB|RuCcOXTy*568;Mp=3~Dh_Ies7?mo zb$d(0$(BM~-MF!aI{*nWjkxQ#Mu|#}WgVm~>;pj-mV1|KZza~26KmU6MDXcj!HqgX zfAmgDi3@4gO*u99NAjrAkU5S0SV@Rv8wN1H2`qUso>0bW)vdwZEV>k?{Qd8K9yU6v z=Y|m=lM0GWXP>w3VLafOdaYaBh_5`>X!x*2l|g7g9djJ)K{3eA%|`w~Ft13uG;z)W zU9Do_5$FUrLfQfP5H#G*W{T8r*#VnxTCFfJBhZT@N`)YQ`_J{f1tDULUpQ@6kLEtY zM4qOyn?eCvBP;`BHL>EtQiz5tumsZ2nLoda8j_YN>S~Kdt$QX({K{L0eRAAZ` zD}qZ)4-$fmfp)C<~knwVlx=+neaVLoto_Kd(*OuBvWhQi#?JGbA+4U_spQC$3Ot!Y{E zSdu!4oD*3#k$wglr;om7 zkA=Y5N$a{rZ0aH^5vFtZ;cNX$F%uHf3XSCe+#g*_K+L}GwX=a5Q5L$6=w3YY{3&5J zxJ-~ZmeWq){4N#}A3taq#cG36PuWZyg1G~W^ktR*rVUcglzf7Flh3QhIc_*!wMptneHjfx*(FsBt zw3E4@tH~Z-ba)e`o;rs{B3ND%p-|OwIb&FV>q}4+94~B}e3p^G$1hYuh(Ib?i~C84 zU)=H7vq{AXVP1}0u*VGDxsjH0X)-cWzyIZgN*rsHpQO-5)Lf!|ty*j_FtL@BTbv9F zfg{JN>D1g=(A+G@5mLtFY#AK0M8UdO#QbaBEIS!d5OTF28ku5B9y6c^-hil)@I3>X zORv!oN>wt%vZm{1uR{nAXSv;>MiPc~J0&8Ke@YBMs_*JYA?rMxd_@b6j52954vQ3G z`DNn$-$dJvMU}pPt3!PGjmdC(2n8B^SgB%89J$cV!cR-e}Q ztz+LQW+fF1L^xM8iwvL#x0ACz*nF*@1vCi}&?JK$i?y1cggC1)quMvaL?Kf7X4H(a zt(Cj?jLD{MBai5X*R7%#;TC^3_tmq-0@Kej`uO;Di4);yGmX0UY}_Lywc9%N{D6L* zWK3}S4NLZ#N8V-O;}K4$L{579qLkIM)dJI%1u}Hv|JxUYucQuj1_5o+ zvM6l==jSJu+mjdgblg7Tdq-y&?tD|ppaixX*SA_LHkbft1iyG8W)?opr0wF-D(=u@ zOSf9I6rfAOjYjXiWbIc4Uwm;2As>lTsKGpB%$n50A~%$Q{{zEJv*HDYxq{L_Bkwyc zaOwH!pci^5*TX;-Pc}yX6^jIBwrM-MKRr4CV@UF}f?NwmVlae6jcS+aTa;BOZ+UQ{ zhnS^iI{ih7RIKEygkwh$`NBUw;4e*2_vN?OyM(aIjNNYarqh7#a4hUh^_3=?-Az2F z&MLDg>mWIL@?9cmh2Fz3Wsk)1lQ-Mggw-&BA@~d8{$h9iSS=0Z;{r+^oYagX><$|q z8_(7wMt99-NIGal>u(oK7dw8eX4kky*Mf0}nn2pweb*I* z;iuk^AaS@n>KE$%c3~;{&3dy~U$oeN5gR91!V;j!iAR@M*~|yi*P48q`@VjJ2jd16Y(qg zY8%OdUP2g)0Uwza@R12s!Pxo_wKYtTw=6OFEpxA%Y5r;Auzv^Q9|U-vO_g~gSVBS*-jDe~qzd~g zab&=>x`wG-zfcwQQn~UAm*50&!8A%L|Fa&#uH2WrtM&RCRIbi2P%=S{B#?i8m7EfQ z0KH}Umtzz7h@#-CdIpj!Bx;$jZiM2`P1wkBVxwAWB$*jGb6w zbcLo}8v?mh9!A{6lm%#adM$6!Te$@Y^!`LgLXHSM0}fok$AKxx52|2IqnJm$-ODbY z=w@{2ZRn0e;B-ghbo)8Vc$Kk+vzw$UuX8{#xJ<598zY}x%(aVu>Gb;<$i2P? z%C?9cf$wd8Wq3U0;hl}#V^J6!KJ4^l%@orUAI zYC9q+9Dt5HH88v#a`^VItpvtpg6#0y!{RE$k+cTOseh== z*}_gUOpMr^Ke-x<&3?Q3H?(FEt13K;&#O;lQYs6a0Su2c3|# z${*fxS|wlPl!(}r1Wr<_H6+GY^)sQ+W_dk}!bfjuVv_ie1Dg3{zO(&>(=)kWgr(z% zGFkKY%*F(zvT>DF*4|wX>4MP)6WD9Te0go@q5v124k2o-P@prg9k~?AjGlTp<1=e# zOpJNYj`dk-{DH9kr~<3Bg7437jZTsV$!`%-tlIU$on60|ViH@Y1MzPs{Gb(TlTE*+ zpP+;zqF6P3%Tx3;yGnl`bRKQjN<*K{{m^u2-X-`k-~Ae)@Yq~qMnWq)E^Jh-EYGf; z^oR~&8nl|xoofv!-jDR5qSRD62r_~+Z@F$-Y=HFUx^!z6{CL??6NqO2z@`jTC8lsm z@|ADjws>AlH5(P|CesLwHjkcGRxX1Jw^!Mvx-ZH&zR<{y*xI!uehH}Jmu9`R%1Q6h zPfj*x4F4?*OD;-rC}n!VT#TF)ie(_JNd6;Zs3<>mTtW~#XH@HM+YuUcd_VA9z@_%lRhyiO+r2WbJfgHJ!3;vS^ z$V@}9!t+)*YBC0M&hj?agu`HFuzG>jNKHKk=S+CGKxi0YA`r)?jR{T&U~3O7K(b>n zR7PqnXvG&mg3zCIodqA`H*s424!uANAF3tW%+eKYwOZi0gyFj0bEAYF*~onM)T&hD_9iZ)RMe{1)nQ>QSIF$kEiX~2B_dqVP=i~3c{?;>TA3+a7>qv1+U6SGV8AdWS(ef=#& zF5WQ)TK|83hptrscrVRqRs&J!%&CvF^_RP#=_qRr-4kiM3mo?S7I3{KQ)vD5zA7C^ zL;cmEg~^FdJTixw+DkcA7k1zZgcu@6k&8AysaLz^ly?kV5@L8G;ekSTZ#Arm!Ua`7 zKd#BNGiMwxN*Nbowu0nvRTqozdpAUE78JgksXf}Yzusgi`P1<4DR|E=wfmofx_wjR z`@a4fUrvsYX{D|E^>4bB5&YW*Fk0dYt7C!n$S!=UAW4m*rW!%G81CsR|BOI*0Dud{ z$56T3_|idmAH^clrlX(*ZR)^Y7M&IvSv546sq))dVtGnk8cV;PuHrgYhTsM$Ed% zpgP482@LUOU`XC{5GF8W3NU2(wb`TkiJ5`a#okbsrIo1O#SH1oE25~(w&h*9^0imP z6H53tmq3zG)1S3L0jv!%Zib2XZ&jmP6RqoyT-q^DVijIR*&t>vMRP4pbBa@OC5MZB zOS)h^xNuplK@WJ!c!Lg+Og+TR?CABD=1~VpVD(QM z+oX0jg$B+xw#VV+n*u+}Qou%?&x6VDNP;Jp%DFK_`iES`TElmMT`ZHLC~nd&B~-8V z=UhKg+lsdhjB;UA*S;9^{&61jr-O)q*OLysp6P60hs-ra4uiXHj0H!I#5V0NT*Ikx zCa3j?MQgb+yv@)iQ(zK%d_rk@bwmkn1~9N|{Cz?P@RVxG$&pZPkXNrihG*=TDM#A) zNdwg)sKepS1c^u)RzP&KnJ7>oM8+7JT5qrW1ou%}7YZ62uWl`J>`STN_fCv{Q0 z1vXp0-XZ2BERC4?#p_1iykOaRe|NPaEnVg)u}7JF2&1g zJecA^TgMM}TB%^AxDbtZ#orJfwKAp>N6Zi|+kcmFh9@EW2D45!IlMU>1z%9bK&EkY!OJ2lg=$&Sb~N-eQ=` z*}9|F=-aWB3&yP-5dRR5ZJK4ybJ#2v>|1Y2Q1N{H^yH(Bl3C*?PIGu&Xebmj)L5>2 zK~Efc0N1fZH?4B3u>*|-PJ(JjF=wfLWngHXC@80cj~_XrD&d{PZ&x$4RJJjWQI^PgD>lSL?6p5=i;wb!nqaR&lHV`v44NNV4!7$xEVt5 z#C2+19$XZvTLWjVFEgJY-tyHeR~$EhpBl{E5YK5CNwx6x?bGsj)R4bOEW1jvCE_W? zaOjcut#Tc={Oxb^M#^i7%v$#!^M@@YPB;OPb}WHk(}apuB;h_V{e|SArhz=y$(&o2 zXNh)v#>ye$cyfOr78f5K@(-piGRCG(!E%h_U+hOPSLDo_Mp@&Q&Z_Pzt^V{apEnn6d91aH@ckw4=E7S=sVlcXxaO z!)HlchOlFa_M8%nJtJjs-6;GepK>Yi`ePWpckOf0DtL=el{vm6CGeL#XB@r^5b7ZF z=AD~ya8lJQ2SrwD1%4a)CcZ@JP?FEq%OQ=Ep9Ts#&bfup)PJRW{eDjeXET(WF&FH% z;bT1+?aw>P`uDM@Aj!ez&AXJpQkBly(kJ zO4h8l{nSf_vt(!@x;m)5>1rc;O*{u>`&m9SsX+uz5B=4f%jLu0RTs@+UXu|q6sT3V zz6HHnH11NQGIQv3I;r_UP39=Ale2+GGDW*s50bsD%8{v@qXX&ok6*i5S>4|`Fj;&p zg8Vwf%M>&6P}(zy5eMISj?NLkLJj`rG@sEtJ=WFC`syxkZR$8+p-4K3T`?sSHs4NLJU2`;w2+CNW7CBkK*v zcJt8uMs2;uko9@@o94nV*5^bIrZtGHdGNYg^>`cX$&WY$m+%o4JiZmj@SaXeD-13s z4lmLXK!O(!2|w=OLt9AaNA(9@FlhVkL<+>eA%APu@-fh+V&n4Z3PnEi7eeQ6utrb(2S`J+%!89vxJfZ?NgvLi+ z4%pi@2`bV{!byx{7bz-l>>Ds_(Jq zbaVcmaO-VeY&j-y_kK0_E$ApM;kIPd>g&F?@lgP;GxMXTLtyH za!h_ZWJ9&fD=v4Sx1hwdVz0ckH#i^UBq5!)bm0=T+(Pu4>B(%xlF~l;Tah6;OcWX- zwzn@h+1P#UmSr7(FGuVz21ZM6_BvD-So@s`QHvWQ3?C{$Slq_Tm9=7e)AY9A(qZN5dSyl=J~fJ;Zi`!e+#e((=R3 z&D`x%!Hfwk%xrVPv$JPm5Cq-?FTqTV9~8ea0UyIR-l=Cdol=;C1JL~HSTx%-^{Us! zORP;AZwwFptl!Q+7Qu0}LN3FYK5-oBII07v=8}rCoB_cRaaEs0hr#)pkr7<|fLJH) zIA|<*->;IILZRzkuiGP~3t4TMeQ9DJ4?+0r`HdnB&v$^V(f|~CgPh8aeRRH8*WFJP zqf6`+pc8AuE&XFVE&MZ0%Mzo)8T*fWn;h1HTq`ajJcTMzz3%zU3(|6^ z1E*ph#H!tS@dkDJQXxkYo_oDLh0qrL;~crtV}#l9{mi$M0XzMQ`t& z((5`#c(=Pu6UVl2lqfNApD8ib?QOjJj2BmhrF_;@QrA$!KxCNy5+^;>d}dFEiFi;% z(Nq?^SxTb`T3!eK9Wja8Vg31yMqI6T+k64_182;e|HRlYWYgB2PGf^j*CvF*j)n;$ zGVsq(53__4{4@I5`#>UZ)UdG+8Faq7$dU|&nsE-4zvMqrp3*5v)A<3Y^^A-}-TWMX z=O)|>p#`>Z6CITO3v7z9^jIK#s4j zVG&zTzv3~%GF!u-F`zmm-hrj%Ek~m@?rq$fvNR|s`A4Q!-|lBejJf_yW?71_Q}qk}(1dq@-$Lq|r^o7@J7sX7(@a#-aU?sK112{(po(8KvMEUdM2 zm}Qa>hv;%#YgxUIssBp590%=Tq>Gry%*41zfaX=1dSuA5ENzM}Ig6txijgK0`qJ1Z zey|UNIAZKPqA)lv-K;09;#4%haP8sA9#8a!SXE?vF-cn@?frSm{RsX!Y)}6A3-lCl zcD(yh>X$IO(_9H<;SS0o zNBf|}M&q6}fS19-py4Jbf9l{(*MOEV{f&=1u~UippoeF9ZwC#!ocNREbP>C5Z)eg; z>)c@7#JDLTRs3mbLL%$|PXwUuWYKr+xN&+!xi&?@-ut|*|8b)MJt|;bUJrs*k`Anl zXhivyxZ_|V)Mv}%f37oqe>CO_mp>m>bYySNL5!wB3sKYDn%lb~Kr0;UpNn+*f}S+I zE(hOPk2M}+#hk%*=xAAYO5Vb0(PkKX+Z!xH-7G_;j3Vqq`zZL%p$^BtN;6AftVlES zR@v#j0Lc=E zw$V#78tsb22-;+;#HFI00NrK{m5WK2%R%k5m$zaqO6lzQDY@RF;(Wszvw|+>itD*6&=4+?UrpR zUx`$C&D3aYM#)dvA1k*{zfbf??xksdlc7ZwlE9=u-e06nuTGbeCUJ!sZ2aq#ZD5!o zYzq7RKaR6kYH@lkUT3Mo7{{H5(|?9waQq5)UZKU-KDFh3TA-6jouh(%jNF?Kml5`U z=Pekxtd|_9^s=l~8Dg9=Mp_S#p+-G^EpMRinvVQy8GW%|Z_6m{onTAO%7?0z8@>%H z*s9H_b51ytWsVr%u)cnjl)fLyZD*FMYZyr9Mi2=dx{IA%(P2073TfbYU<|#bM!|C4 zxTN9ksZ;uVaPBL@d#i~Xn8J|C`OSzaw5oeDgz<^P=nD*67I$S==cDM{&oTbSHgLC@ zav4gDc&`)9Irae=!!^;y#%5x7Kbhl>Yi^uw=z?>3A;LjC>B_hoD*b8=9Sd5K2z;+z z<8Ucm%nY8oKd-U!C*dTtkS~u^nyBLmfyH-6Ps_^ZTTy&sK4maCbFT_nE$9)d;S0$Rk~EWi08JsckG;tMif*dTcIr^ z7vW9qiuRJP#CU~}#;Kxj|2s4p3VH0A8SJUE95+vbx{Yc@K%?w}C>ZB){kgm!Ra4o{ z5&nQwoB17#Y-|4MEfHr&^u#i9G#I~6<|sGllI|TDs>gtC#ehBXHKjS1`XR*jNFsf7 zQUlWg&ZmI}H^K7AsQnz%N5z=n8S+dZG;i$XOXMIF2{yT6p&r0UF(wv#__6HZ(=}ap z5dX)m-y`5EVU-y-r&wxpYW7#A!-`#kRNrA~N+T zI=~UsrDQlN8xS{(q#XhrvO!tWcC0$KjFYP2H$Jw-F7uUw&n+V-zZeu(Hk~ZIV|-jz z7>;uyew?1;=_E>ALWyswMrUxDOfw@odZW|65$=uhR5R zr}?yodfuq>^7yILG6;mtbul41%+6%0DFcu@V*cYj2m+(0J+hiBUd$qTm^AAp*9S#W zAqPDTq?aGctVHxBfSke<;lfSfl88GEN%HWty0K(dQ{onfVp+2@jGieTCb}`Ojkmlh z3Ufe|93HM7-Gu!jTW@h}vR!mH?7PA^bqBka<7s2>sEZjIVI&w!COMp^<()kF%LM`2 z@=$}*eHg$-^@c$60Sz7Uy|6yPEUM=ikKFGVa!tTZg4LPTUdY&|LYWBKAwh9s`u&oa z9l`Q+26j%SD^Ax}#-9$r6@3c+PIicg^326s5$|wdDDr07Z&lrq-}d2OG!JWty?uJ$ zmwveW-uq~yZ$1tr7~$#S8EfoSmx1j4Dj9|OfOQ`U`ZQFFkst$5gs;x#!QGhRe(B?a zhZ5q8J}Z3Irdm|Zx4w*h@~lv}IGkL@js|kYBZNCwYd&mUEh5V?ByPAv1aKDWjQE*v zflpW-2={tLE%9yPCT&Iym=4FxokE8&y_dO9Ph7fJZ_dP<14XAuy`y9jlc78ZNCd?I zcJe(KF4k?-WzHZkk7RH{DDbN-INtyCdf>153aCoSIC=awQc|Sa6IY4W_Tl$LzjL;& z;w~3H+6Sg~T|N+P9vq5GLOQ5dy)N$Q%Z-2Relhz+F0m-^GD`;h`cI*es=SpJLA?(? zp!c3ofjc}tugCc5p8F+W*8P*|cSV>s>i)+JS1JPa2QxVs=`=pPb1+>ockE0eg^M^#jLDvey)z3z2kQx+ZE|UKd8O`RQt(MZ(EM+ z>V?Y?hRuz8GUR>@yqGOOfiHobyNgE$zYHWPuZG{@4$Qv)vJ)5UCdo|{E=2UUIL#(U zA=Asq6nSyvs~u}B_K|p~J0-2HunL-=)5zM{I$X-lK2s=?IbSkhqE!sw5teV+rTz?ZL65q`Af^Vs@rk8q_ zt)>04Z$|-vRs&)lY@cT;Bg_plN@H1CD16F);$Xe=?@aNY)Ax_7zjur=9Zc0yp4!dG zcxz`l!TCY5H*W!bxR~hkr%s>?(WlmtTsJp437Uzr0i_20k_6Wc0ElQ;e>AN=5w(v) z3k^HDMCF+G1>x5xIwk>uI&_+x9=b?5qWWW`Mi5Ec%A(58%4*o@Pg_mNdigu_{oie8 zacvd%Bo=Q2H056gE{<4!wC9#+-}FC+F9zBJbM@so{^;;0YCg8z}6m zOB5i^P*9$xNcP4rGk%xF<8!iz+)0hyVQ}Byo-UqvZ*#Jb2hmAxKik(~M#yg2@k0r2 z`0?y@y10zaS|Uy<)kl877VN8G^7*)R3o!LKjVTl}(Dw6A0V^q9j7h0-ZcLa?%X9m# zbk*&$p(xr|#A#~(qvp5@-1bYS$Ou$CNkavJ+jQtgj0xfBd!~5H2?`p|-*sQ*D(){~ z?_MH9pM^ph=?M4$x5rkV7`r-iQKu(;w~5;Bmfdpsl&x(+jBX%c&YWr-!Bvi$n`qal zQ%CyfDJ^+&j2{*ZTl8E}mJSFlrWr7w)p3u_uvov*;h>XLp7*8b$we$M@) z^T>vH$%OO)az7GJ8Z4y>Zm$8`$OD>TXqqJ@_k(IRZ8?c>$5Ls-)z6>PPll zXs0$Fki(bBG~d`dHryeXUKHqnT30}eoBt@c;bEI1=Q!`tDNwD;|NKzB4iDq!qq*MZ z2c+yf)~Ns?I$FV`emb_n4)I~IJW8Ud!qk+KQ6!#w=I{%4plI3W3u1T@+id@8{*&2F z9mG5EGR~-@#sjv0h*Z?b9I38e*|3(Y&cZiL`v2@0hbDI0YjzCAcdm#!>EE+)|mu2UL z$XCyejFvACXrMBw0os<2bN1RLHimFItM5G;)^;;D;KL%(|2JoImne6iY)YOR58I=z za~+LdNu^gn$NeKKcEXi4lxXO%!88gj6>8YW1WSB~nZ^EcOw7ggyaU)C|7)-HQx~
      +3=1NlKQk_27d+Y{gr~`Vf2+=xrYt$~mk&%xpPj->@uq;!+Or+*dhZ(M| z`eyggj)5eAsqbiV@F8N^$;wt2W82M^C=Xz1SNTc5@Z*pvxb8orq$$hZt<9RCihB+joLHS9o4sKk5WcM1orqdjQA7FFeiR>`{`!l+cKFLant3t3#TM7 zrkG(yGJSyg_ZlUD=^7h?!kET_KG9guCqZ5&REv>oWiW+n7(qcT+12sg9me%b>Y0i{ zIA5CW_Q|1XI6r?R22neum{H-E=;sMELMLn$t`(PWj0Lec^fXzGL%4)j{qH46P4}}H zTTv}RS8Y*QQ35^gQ@uxA!c&)hh7BU$%@AaM(o&)$&<`b@B5~ z`=W9i-l*U|h7Pt0#eH`?{zmVD#`gk)X*fKHwGV~^vN)lW_yLs_b!?wkYwG7xMgRaqVDqvS@NCQZyPCOYvF--q}W%ldy>`H$Z zh+;XX<{ma5oBHf>kMoZl0{;{26aXDAaDT*@q~I{GvRd$KTwv-AVq6StB-A+m&{Ip& zh*5V-3OIN|d1#q>++^|lT1676_ZUAPwQX@|1K1vbnxqlbN@mqBKpf&;sR--@CO!xNyFe6bJDB zep;UVEU&x|(su<2v4eF-MN^tWI9k3BMNa)$N##U(98GY9A4^2WMRQs#^kB!->Oi6L zrcEc3zImDQIUPEX9iEg8EK-6EWnqyw?DBGJ)E*6U#77rdv+@;tpwV2bH}D?3?i=)Y z3!A#WNeWv`$}(>HLpRi;CQGZozSrK_lwhnr9tBJ`M&{x5sa+o*Bh*%MLAN(790rI# zhIZSrHsabeOQd^*&_LM8oj4;evW0Xl8kc&Y3>PuOl`yN(h3K0v5V`x322yZ9^@^>N z$B}OtXylTpIHQD1%Ah*+6E!{DWQ8c--77NPdQ@Z-G<|;T+tqd_-?QN~3-A!xrZj3T{zF#m+k;D`LN;WaR|Ho+0grf%>(*2uIQZru~1fJ3wM)H z_itDx>qAb=&oc5zTBQiPt*$VEg=ey>-Jqwm#?0tL+mdL&^ffeWq{f)H`@<8i?@ZTQ;&9uqt9V8t$ zl^lT;m2fz`bX9@>Fw}D#BPV7q`Kb6jtvoC}VUTn+q4MW3zUz7LW7#c1CY3T8*M=o^Lik)QvxYM$T+lWcxPiG!n$ zh;9S>k7L%sQCD=SoV5DH!eII76>^x#`BWewXXA3Wu(cB69bLazh%|XO$1X>5IXVkt ziGSrKsweFPBh+hNGMV*#MI&cT2F%#sw$+z619f~B4KYhbkjGMuxawJ z>Erk~fBppvx2NZ^dKd=5_!qnFk8Dz95zOF(&wsXk(6tBF5~wDt;uvRa#{jjyV#>Iv zec(J1jW06F$t2nRxV}N19U;u^k3?k%T*bKe(nrltam@9ot9TG7jh12WQ^`XPjBFhL z#?s3a(>7mh8MSLpt7h~5cm}!$R}Nt5O8{dms1rNBvjGMp+4QCnB%rBgOYJ^#xK zAw$Seo?o=0kn?jk@Dujub$|KkanGu4hLNYc(C4o%uuLPaZcxrE|M11q*f5f?paL(( zMa-Y4;rNuq^%^BSBv5{{MrW^Mgku#m!UyeL(^M)`SjWNgtIkD*gla9}4P-u8wQy$J z_dC#fjT=9#J?Q(^rI(Q zuc|6!E!O8h1pUtsY;-6Gy&1%+B6_JJ5g0#p6}8FN)hobYiZw*$OUCyLd1Ez}(83vb zM7hs`_#bHnP}oMhtLTQ`*D3+PBT;g{9E&gvwtcVmPg}s2jC6SkOAcJu#YPP4hn)F+ zI5&%Yc6pK|8RmBl`E2PohK-Nc(@Nvm&$~^tTu^~|XlMIle8y3GCqDH5;m;UDfixWm z3Jja+`LCt?s};_F4kCOXa2_esi+Rqe8YWdzrRqW}*Cj43EYIO7I=|W{12}GGJo^HQZs)tHJrz0PkD=w=0MO6TWRmTWc@&B4pu*j;W`#=1%P(fFo z)B2{(K`z&VSDDffZ3=N04o{k*X48l?hx1fUWD2km_swCPg1;Km7M3FZB?EWDA~T)e z9VLz5RqFI-^$n@h?L@UJA)U?s1?a2;VlR5u%u4_giFo=_D zWpaiagz|lCF_~5SaCea-}N$ytDc0D4KB=YOI zqr7pFGu^zlZqbsi8LKS7e*Uz3Wj}>j=sqx|XPUvu^YB8Y@N+D*Y-tEOs3kWQv(}_f zts>vgJ58zfnl%!74CsO>j8E5B7lpe$hcw=@Zt6e;{m6`nhp>%uJ z%Lc-Y$)m|~TV6g(rZL$6Vx9gAOsG@ykgKG++`ho@x@z^@?`N=N=vHUfDd6GNtF@I2 zOg8_b6F59JB)8>16lzu#5kLg~uAflwYj4W5hyT3v>mpnV@m>U5u22zsh>Kad1t@t3 z4Fe^>0r{w-Au;2*nTY-FpOP}5CebHF%|!M%tPtW9FQ#YsD*ByB zMgnSzaPd4eN`84IXgKgBwjXh3I01%7*o<&Vk6oC=*^LfM5)U|t@7k^6^VEACCr;1f zrs1S=8hUxIuboF#DVOjSlvq9V60kVz1$t~nrNe5=(_?7@s(K@x5LSUg|0YAvH1AfVYR>_G;sK11p+n#qquyO&*Vj!Dw=+i>vox-SA4TS%L8wkO z@x_5`a=s}ciW1)=)>mmWlqn;i zBvx6U%E+i^4SqOx)!hKVeWhvdBE}137oq54i5pDSoM7XR+NB#8rzaY+uRMLt1i~QW zP8w!5wv3gslzW&7aJ{kYUsn9I6AxHDME;}OE zNz5lazfVpGs=q=34(9h`S;8GeiAg$$a3ydZ)!!A<9hS_G+)0`29U@{Sf?|{2^>H5f zZm2YzxS?-$r|k44obsc1K%XP-FP47#HEJ_fXd3Uwd4;tz|BvKx@ZwS;P;Q~9} zh$%dihHvTK0Qjf_D*OrGiU8T$+B^=J5F#2yIAwSOTdo^k&UY1(>pckc18-SgNzG8^1yHS_!93zpL_1f-+E_CVmNF(Cy0GcK_EYJ zVCoVu5_@A^wZg+fTTOPT!*h{qKbCXo$)_pghI^1D-@!kE2ur00PhPVYmuW>Lz0MHf z`30ri1dQsyXnF1!Dmtd|H}gD~l5h_9dne8|3-}VvtkqarpfY4GcreLz(#aHFTK?q5 zh=p1w548S@vheW(YHR9(hcY>0D83|c$GLf&J-7(9XC?U2#QjHS9{-sUO z)R_KEmN?po0}ZFoBhQa<=(i0|)(_O0+D*$0!IVPu8E4%afp<@`{%4{nS36Jr%yrdG zN(DSc8+aL!w+Rj1Z_F;9)yK`S2z5h)nHN zEMDY#>+!wSF9bPrNCOv(?=6lS{^}+%IHOPVpcO~$v}KVP9dC^IX@-D;*G?r!)RkdnoC&$9Un>JY(ofB?h-t3vobBrle`JS(npWzJA zZuXNaRMJ3b!K1{l^i~L4Vj*}W-~_0{6?4NJwl*dT_YhSgEO@5@hI3AP35qtnNsQ>~ zuJe!IHu~uD&p7y4bIIyi>&=`Ru~1^v@6G|LjKItA6%xbaSxx1H5kgXB8up;30#M1D`;eNoY&k;Mhc}n zU;v7_V;ig80k95Kl=mQH#~y5Grvo#Gl71^0X5kkRlO2jqnw%rCf z$9ZM_6eK&kgNGy8f8$t}7_woZs*s<_-&D@2 z9B*%+IkT%6+39)#H;)Vtn$AyDtuZ;~#j+92KkVHuyhwm?-wGA#a;{o**jO;I%16fY z6}5hsJFFu4KKvx_FdO=-Y|CaJ>zF@nf4`f6JRYfhUBuc+l?e+0Sd4`&b_ffYGb{>0 zHTu`6Nt%9Mwox~Y0gSpD)vAgu=|9+u1533$Ef{y?$!GIqb~m~dOUpNWT2=tG3S6f% zn@U9^@PZe~K)DCF+Jo()kt9R)*0eVwaZv8(B@kYdz`tzHF~xeZ&i2KoOSZ$CA++KT ze+Kzh6COvB&bWNBEqoCo)^rs_CZedqxbk^8_>51TOr(tfloED2TD-KSWQC})lwE^i zsG^+%VBakoZPRSllJ5q;iNTF#WWhC6R;@k$SZ4#wQwf|ss2T|)C4fO-L^CitiHIqo z^CDJX$lrd|%JY?JV{m+X^%L%?)*;1=fqG%uvOl-R8gxo53ZFPe6}Zol$V#otvPV0%WU1wzm^4zKmZ#&pYwZ0oxyBzkw@6nXp^xd;Ypg{#U(@pZ~=aiOw|V0!vpFy z7>=CUMaFNJi?FZ(>xrH3elWBR%E1&soM?H^?GO6QAEhb*X7TbeA$r zt2UT~!ygBUgErT+2R|EQ47#6X|F5KB;VU5KTwSW-ozJ4Y%wYUxtg4^+hwI#hm7_e( zcOq`RKW^h*cp|hBlHu!Dtd~PP)=ub#_7{2Nj*_oIFQe3@^8)@)Z%t9Y-PSvSEVk{rWs<7Wgl&^gD^z?E3)wM4B^CR`)p z8D}iQVE+Dxyk@On3$DazvMvkGU*UkCVVVuykfzcO2ne`pJNk672nU`UhlFB7k|~|6 zKz(-Fpo^(N28?c*Y8m=eOtflV=h?tSzeBrK`jvM(CSbvNAnEzMnVFeo{J6+9daLb{ zQAb-xsxW9**$^2KDP6CA#$*v$`pSO*6}dLE4PYFxFF!M)Fq8ur4E&RG6c}D7h$_V! zUIIpgr?au_;d8cMW9UJA4&|LIv;c8K(7L08jL`g;4EX0opJ~D|P7u*leb9j{mJmC+ z1C%WPbHkv7YoR22NbSLl{teu8@l?W(2U(Jh z3Hjg_ZhXmzK5q;>;a}1Z%!NkouW3&Y#RL4dAjhBU7>y#~4Hl;(;r8pdoA8c`r+g47 z6I@*=g1xrLE1qP3I?t-2U}K(5i4PGpqmBw^Qd+Tl7bp4cE20qW0{YEpRrTCg>~_D5@@8p|VDxRE z%~7}%wr}G6PlYIgU0=!Mqrw!gmL)MTMUp^rfA#7EU>=N9^dQb@72r9t1lah*q7xtb z5`lzldMT|5%TgTYiwz(J+u7Hs%s(^YlUe9Fkc>K!Aa~E>@&*+?26rG~P=w(5VNt)H zdh4c9dnFF5Lyl!@1s1r410DsQWws;pnvG-m$EG*?iD4S;@8yTkx$TbrqCE|Sj>PXh-2+2ZK> z#ifE>hwz@qLo=}UEv7KIl<3`76hZ{HJv)@qd%EKf5VWr_hWA{5A=E~JSIOl>?!OR) zlL&~3yw`Sd4N$-1g(aF9B*L4$E&!=Eu3N7*`eTb*}#$8vV*bl$ClqN8IC11g}3EUX9fz( zEqUWrkm7;Ap@lJsl=$1|T}D727qdv9$plVI&_9o+5#6g`YZQWtiA%mPKN8Wm8J10= zA{^K;Hbah?zCB5LvpR=S9!LDvqg#7SL6z5Sfn5dS3?v0RvmO5u1VgQ@@-xAX@1mHY zN>WEQm1f>z_3pw7hS8cgB3RVfp9jSA*k~FCKCp|Gu+OQsj+iaw=3YZsneCir$3_2-%5bIdB zFe4c@Bo#0X=(&limXSduoa4acYj_-PTt=zH41qf|p~5qq@0+G?>zpzFj0)tBkGxaE zXUR1_1>7N|uoJr}E(-0mAp$Pr)s#~C4YVtbbi44dT5Do8#TIPc!3%(;5{nQn7FpHZ zS69qRU;l_WqDt~pILTIi|Xu{FeXWQhzjVHq8%&Qp6JOym30y-@8na8o1B{7*0 z;QK&BeDpc46ljX7v9)Ys2YglHY#$WL7Te>uupC32D zv{E;}IrBhJb2FGfn2zb zTv7SU!dbv;sw^vr5?gL9z`dr`UQiIJWiNo*?&&+xsT#*>x#NSf5~(7|N2X_RdDV%*YLwWKALs~ zM6(N#iXv}*@NP7gnZZ~WwNa8~T#{$HV(10N_$)>OSdCS(6qFGa&~jzlTY{d6lnM@8 zI~jQ0MeOmavAm*`-v|@p1Kj6?i7afY)}q~z1x!@4E4@~Qr+A(}+fof_qWSa@{*~%c zY0EZxHmlwj7Fe<65+nYzpQ{fxmj7tEu}>rHzmC+gVo3=jp7}ujH~k0ES}MuEobUc#W)$0KjXPP*IA0OOs-^PLQnPNuLGL!I zU@#1A-FYONHxe{|CC~dHPn8HafeLiM3Hb zj^z`=;QP!T)3JDxn7&b8+D7nlbK1EAse6)i`w3GAs4@RPT1Z})K1aZHPeK2HI#g*u=AAcID5}wtH^Gw+9`Y=`Bo;JeU8il7;Iu&GhF6B^<9~Q%>QE!Wn zslO>@KbHVl{9gaha(LF|{AM#$cPHE^f~%X`iW+wjXwZ);coBf(epb;A*9o=k5Ne3Z zFNSE;j^t!qOfqrs08T^O797CB;4K-z1l0G>GZ~6iA^?=<`xDaT$7z*)FmR@mwp=xz zS)~pPf)pGd3iE>}kGJ*a0L<8D@;Dl5?*#wIiSyEU_jLfy4i9#+Dlt*~i`Lr?WjngP z#xC-2MxU!p?Z>$xG3(Q~H2P@8NwjJ z#&9NI?n&Aw&mK9*s;rrM1M+>-SQDGAW^=2h@_@0LLh@AKYB3p4;>`msU}A$O*{uVN z_Cqs<4gy+eRI5HZukF=h^H}#<>VX^|C`h3CN;=A7zURn39mEE1Mt6npWJXW zapWHRD2}q`sFS=z;p8X%%}|F*(C@w zv8vMFS#qj2k$dIwmu6*@?`dft!;H$5|4D`)%$r!Vi0E6Nq7n3y zQBP3`?c?{(166qYn#50#K85W#;0y|F@BR|1W%e9v4C0IiL|xxLiyGU@K^`9|P~sL% z9Plwe{!wY#8#qgbmQ@T0!z{5l4W(?)R)cPgmm5HTp(+z=Ba7-AWQ@ap(&~sUGbU%? zDGTr%R(B?6P{>L@~x-6q*?Z28m6r5!p+AEThp41*1{ri+RT zzyTHPk&2UoQgWkq`B#L*1%3OWoa>~PL?LDLx@jWkG*sWQy=h*Pbz$FO#RHLq=g-;* zrAc_TY(@70uH?O!YS?8!$fH~&XgXZEC}&Q~mK07J8M&x8$xnCJGQH|?Pp1Nn2H4t&u`m<~ zn)hr`yH6^DT*e=-`J+u3z07FdtWzWSoXHKx{2Y9nNXW?DLt8>RaCN3%JVY0g(Gk_2*zxGBDGviD(RSDY+GQg zxWL>vuKczBa!sKuSnySH?WKlMPm!t+Euo)Rlvw(y_t7(OdH5&+wAvjdE8UubhGARJ z6h&`15V>lyY)tVh=Q=2Za4F-D_HQr$UmqH~lzPe6w%r(}c^VoRK6aKxaw6?Rh~_*e zYZIxip_yW^cZL~r3{@1tH`;E4DSi^RH_LSh;K5#N&G&K4tw~USiw8+ zy%7l){4UQP53{X)NP=;&Bf?ST>qmWFavNG;*2*M3(%b&xQ6Zt>-VteYg+;)TH;c zPG5)!TTQ0SFgCuIBoB3~l)))SsbBK9zW}GM&_`x!6w0Uq?bU|VMd;2XVceH`?$ZA2 zJ|A&%bXu_*khm5jQPQK7`t?{^<4v+{&iL_bqie+#pjQ zDb%MZSh2|j7}y~iZC9N-q_rs3PJx7U@tGi!XbvG2!fp_u9cJRLKhk2?@YI%++ns2R3&`nFr7^im5`*gi~*hD-H)W<_BZMDqj> zZ14fnh`I;!3p1a-Y+jLBwQ+3gf5z)+z7$>X`<@De#L~C8YyouP6s!AC=^uFb_U?E7 zq~+k1poIHyt#YLQ=sdu58Pj>K{E8Sgi9GD6EI~_Ye^{CVCoWgG7;D0Gtqg19D$_cv z-;*CLXpP+dniqb+=U<;xKfMIVTH*n{cG zV!T5SqjP||&X{wXSGzTno4I;?)sFi_zIie#^~?bLR~T3yxBeXGo$s_*mFW70XgAAI z897}JEpq2FchCJ0&uT6Vi&g`gl?wG|LnChx+^Ny_CsgF>oBtH81G+Mg?OTl*SgOST zy_#{@H@sdqo}t0OJh0-38FqE?OEXl`FGCY&r>&y*vt%=a{|iXQRIpK^NYhpe_?I%o zNxP`8Z90X5L_j;9Wu~M4lXv1SIM=JW2yu0Bu8H`u_MwFEhmkfhzlOw4=mwdwrZRUC z75VuIRwfV@O>t>Be2N(<<(NoBe7fc4Xe_u__rTmO#JyUIepcAy%bnlz0wgWkX=MgI znWc*2? z#Y`RS+u2e9S~b!rBunPIxro!GTp0Oq23T2v;*zGY!!5_t z+;oK-Z(e-$YR1yfWIgH)kBj3kMOIe^S{Di4sS(m{lLahsG}M`MiWZP16QRP1`KwR( z%h10K+7SIzVOPFdtuV3_nZAcKX8}>smprRjsRgchsBICQ>FphrO8-T~%M`VXB9*gW zu*0qjTW@ag1|4p~j^`EYEFg?BX5X(`;ph@NhD7f2GCnKC^6 z4elfpowcfVTlLHOvP}P;E+@&*^2+rn;liwp-7hL|b0dDv{DKPlI@`kG4>T zE1%{E=rq|Z$N!1;x-HL_I4|>5gwf@0efboIxw@*N^IUl$g7UP}aLwJ19W~c(S&mUi z`FXqK{`6d?$;)mBKMsspE7_^)ro`_%I_x@ek;0GHUHFsG^#2h2xP9MFM6j`Lq>PH- zr1}!T7UGwD;)YhAKGOngO@Fe^mxb3~5_hx7SKN8LqNI0Sx`tqFo&TN*9TO>~>@JZg zb--Fi4Kir-1&{3$ZeELpnh#m5-YlIppe8H#7gyrGeta_{-5l{ydE}9FboYIZ)cFj! zU3jOA8o8VL^J}9-?xp+fb2wCH*kg>E?QF`EeGkpgWSuJ1HY#4$9Pd(v)r+m_e<_ZclTSPBLc*0&_%X^xP0MD_-1SZc^%WAF6__57e%S zC$t6xiWAw=wPE{>{I)dhBNdP;N>j|)ZAJY^>T$!9OpJtzG6dhLRdzq9Im(90G?tqH zGL^q2@(;6@1KslLp=!qKCG=_lNCfdil~jFncFF5rR^<}HXV-_I3+I>|*MNPhA~G;L zTFpZ+SA(}<^wF})o@RAnTyzXAc5=?I0Ck}8gGcZt;@?B3k7KWo zFKEWY@^l$n_QP%hiqD7ur@P%)aq29eA&Hl)uHBv7{DQAS#l9Dl{O-~{y zTBCjCx4Y6brm5-ol56cZn(TZxvT@=s^+Ro#0FS61i^Zw;!ZT91Oks&UN)LNixPC-q zXVus6rO}g+m(yh-c~3f__V5NdY#52U;esP9rh`Gbn+<2Znc<`dHEopDZ$%#C`a3=> zh{W01w!lMG#4^EkCLTX!OY%!Y!JIKy#e4}4bm%n_DxuWFMejN;+a-)<2ipRD0G}_{f8hTSJRn?r#x_pt#$YHcqDCABrdd~K9 z+1?+hmy8^{uk$2TA{u0vOg*_LUF%$l(D>FH3hprS;vg z5|Y8zrt|zQRP|5r(Rb>X>$7k2(@n=S9FD9|8s*(1O-!Ffe-aK7^_ZmbclemDh!)MH zpMDx3!xdevRpX#){Ae|YE%Ld6|L#Uq0c1U=P^9FO#y9~?pTRJM_a%dnr%(;wd)#H} z8DDyhfotvgw>vFMK31PbuANNjK*BWzGmTgByk>K5+$Hida zu0tEl-%Ax&J-HGtlgzAR-EynK>a-j+{C6u?el3!1&N+wGwnlxgcV8sE?`D5g*@p4Zh#Xb=2Qj&!$dy-vGXQ&RlH0-kv{#~4 zL1m5B6S;;OIZ(Zr7~*m@NVI~VkQPn{amM#}`VVp$%On&{-RttIM?+&GpX7dWc0_Ok z9!(~y$C^JanuKHli#*9qFzC^<&IIk{j468l2`lig48s_hgO1P;RYz=D! z92x?R^pe8&;sf8HCs{cwC<0dQdL?Az^LM|_@=h2Xe@(|iC5|~dZ>K0b0`Q-r`^DiLCI1rF&eg-@n~Y7e3_ zMARS7pVoBTPs`drXKx{A_YU*Xerk>p_!4XD*Ycf(Ingf0Wxn_!Vdl>3g%|V@f~B9x z-h92iW_BfBnYTqQTD$$!bPX2B9P;_z_%Y*=0z4qaL3H28S%AMha0;L&lJ(00322S5 z%Ki>&%10Dh_fyUflf_u~1&F7xc*TZkeEbtrhGRX?svCp2+UWY@!}Osf;8yX38RB`K z8&(GHYt<%V+_K|7JwMW$$clGgu#LrsAU`QS9f89<_jNxSCPk~c3NUGu z1ciUR63#!^&$<{;l+Wcz%+>aaOK3`BHRSgo(J5*^6KF=A#q%`pXUrp)Ob|zDIE)Ar`ku- zRvyQXx5ISN9$Y8%Y0A;1rE2%8h(O8Fk-h#>4hBOrrlcf~G~)!DzCgseXxc4Xg^ucESF5jYP zftLlq8P@k@T1l(b-}hYeEXvE zms<>QEH1~UzoNR9rY#(W7#G9{>3Gf9BYi%l6F!;1gBqvY8_h%WIu+hpWQGGlCx57n z6WlWx;N;$9;O}@Du=2$SX0i~CfOBv?$$s36EPYLML3p>GT4*AhMR@i!h)7yf7YA(` zNuWI}y+^C9YtsG*pTGh_^W|KfnUhk`bLmN-sEqnw{<$HlV9T*OlBrLt$qosYBa3Md z19vabqZa%^p@bT=h;^?>O>AO|0dA*+>Exoo)X~VoEHF|;BTa}+goywgr6p;gQLriPOK0sf^2snij63|9B@4a(rIM}9U?V(16 z_Av=#g@x@Neo0b*QOh8q&|p$jFbBD97*Rm4{3oR5k==#u@+kzximF-~y5bY2C@fJX z#KBR2vI9zC0XmM&4lu)*t0ZFXJ1axRr877#JNWISt>E?ou3e#O-`1S(6s*5SRzXQA zNw=J-TQf8X?~0a$LjEQKL`=_uSXL__J6%~JL0zFHf?AXiiy$?80tyHXEQh7x`2KhK zH}7qR9>9Rqa>hpA!`V|2TcJigB{5;)CtQMIhwvvktdKRud@#5Z_+`w!_jx#cu-h)u zQl%UOosOD&v|j_{gaw}P3I+jVQ&}N)ihx2YAmx5_=^#RvZ!ndB3~C=8z~Uy1#4LI#FE33m|`^Dv7hm6UEZ~*dBkg6ZwLO|B2MZ?1;3kh*JV(QpoILC zqD1VJL1ne0G7z_zErM1qEo}k!JNJYiL6gZ_YN|S5GL6&|F<0O(Dxq_=*O;Z<*O;{& zrvxgO9op)1reqPHl;W=ztk$r9v?gY&vPCtk7($yCIq>Kd!C#7!=4vg~{@y%gqaFK4 zN#~IuG_k~vcSurg_`aeSSrRn|tsZHTHQ`p)Yw#DGg1OotwNiUn9S3k0cWA5pj%I!i z>3JD-r$;V(t0 zi+TXeW9@!;!2KA!C*Omg)T!~^USuM3r#`fjr@0>n$@T8$ZZ^Atqbu7=CP3a;iBG`E zCc{E@LV5L@2BS2~MFJnSly@IbtfM!`Xo|qm>fXB7kb_IRhs{yno0-zIRG+N0Tt3IP zOOI!Z%1|+k>XpE5%q81L(M(Qx{HdZMr{Q3WR`=Hhp0KVAsF%W_G@_=5HsXSRPD`Gg zLxGA%cps=mg*hUrpr)(Bg8S~^cF1)?9dCyMm8O=u0SEF)d)fh1N z7?AwG!T(84{wuk)`NB?3%{Yd>!k#_qq@si{$qz5TRXH+IH-<{$AK+4LoHgJCX-Bi4 zf+Rc_-9}!2Q(*5%e#k~BAJv;gt*B@St?6d*dbIF}dRZG}bnH3+pMimu*3|y_27zmY zOOOMr#z}B7vPZ*W9DNEB0VxQ=k)ZR)@3h8h7F5FQ9k@b;>GDzONz{`ZlWvRC{{8J> z5W~=~(5}y>Uu~mOVvvG&fUNhq3bUk{As$Y>6NL3|-3t&~3Cf{uv$ffG*T$s*WeZaX zXPYp;Dg`!6uK@PwC|FUjL?ni$)DBiETI#UfQGrNU%6{H`7QLpx>@^XU5qaF}7HX6;jJjhBGrnlwF4Tehl=jXPh*vXM0b zsvMXb)G#>JA+y;;wkknAOjpkvXUXmRDcLgcNCgmz>H{`5&00UcWYR-*>&X!;UIYrq zHE_^9mmy3QZir2ZD3(LR-tJiAO`XQe6Pco()nP63SBGUU7cyyaL94d4uCYGn@kp{$ zX41a9JGA#5GiR0zXl%jBL=Cw2a(uF-16|%4sxI)q42(gn;a6_|Wi^`pa!RmVyCJ%{ zL-)$~YNnNE_$>Ab^JVSR3Ky`+qL|SGp9$zjTQ&lIiTeB@2>*@dVdkHk7lDYiGKonc z$XtqMZKQR9gZW7}R+xEkF-H5ite$ZjNf@CXDn)ek?3aDL@tl|a)FRj8QLmM?lpjgpY_i?{@%EqW!j&f6JX02Yd0fg6yW64Ru4iG2 zx5psotplJk6nwqlpBo+K_cCNle*($p<{24FaaRZ$hXfG=AT1(dz1lP`OKB<*PyEf} z9JSB3Q9=`04{QCGm5O9CtZgVvHsgG1;id8j0z1tSs5Fc%QkR)D%*`Dy{VZ|ThY3IZ z`gdvtMDw>?X|Sv$-Lbz#snSZVcCFqU!G=YL0zSzL8bygDPmA}|xP-Uag&xljC-oyL zdeQKYE9KqLD9^}SxJqs0pRY|T9gu_Aga@-EO&p~sr(0zlLa{t=Rzejxl-B58tryo_ z&i7FmL;OqF1mn5M9<{3rXPx@%&IXswO+PHDdthI$unzxF;>Vomsr#N z=xMpkBQxlixH2QBiK2W2Fy{_Y-H@zCUq*dr)Ijy%rZ%~p(c*lDMukP{(+l-NkwLaL zm(R%|9Zu*;&A1zaIQfhvluJaQbZOeVM38^+)!%qw-*^1!0D- zvEZES=QHVAniF{B<({SldQ&6`rd;j_2&vrRZomlwbD{?MJBQOpEZ8+A==(H8Z}AZ zF@WzdGMa4-PrYQ+mX74;MW%I{v-QNnG~SEg=ti$%r$?CJ^MMeRC5iO43L|-?R0d9E z!xRAx2O-q|j+e7y>oJ@Zaw5Wd^F{3r7&BF#ZmQPmkXcx?hbyE=doXt>eK6PYs3U4n zHv!y>Pj?YzB+j)}FNv-#1QFPg!A`isN~#d}M&hDBKS-8!n=u$UesXU(2<#>7U;&1= zyfzXqbNL|YTVE(ds|K|>CakiuA}4wD%x#FkX95u^Da=9OQ|oW7#34&f>PJb!LeA79 z!DzjS`cM`#q;P%;5`3e;oT#GKAd1w;KI$N`UPGPQ%r%IcWVc3N)jKzwJy}j$Wr>(J= zc20G)!E;w2aaOY}+xPy+i@p`+rY$TwNEBHwJJn+geM9`a6A0h^eNu^hZ zL}&bs+KaeL-vRZ$!C@$@!@U-_Q=OepR+NV$;Kdl&8T4U@X43iEHMPHP5|H-`Tp;WK zgwQ@u7-KwMNo06m%N`X9dduQPtiYjGsQ3zr^Oi-O4^Pkg_aII%qZ_XhS#MiZr^|-y z)nQyjTm~Ml&lZRUn z6PoBumY&XDEu)e0-wWu^>#*)Iwy;6>GXe)p3< z@xnV>n+=UZSO=1d?@2Nc$c;$`+#J`17go%P8N`yezT2p9(T;0BGc8mJIga^CGhH6} z67k9O3)?$@UAgaJ)~SpWP7iguKkX+Y45T4W>hJO|5fmX{pCy_ue)}8t?E9(QHk`Oxi(q{WxQ*Cd)6{4vP05CtH4I5u{WKc6~_%RE{?J z5$^QGmn4Epl?Sr^3nc-B^-AvYpjl!mI1TCL=n;o+BN9Xg@U%6D$rl2j^$7SZZ{V}C zOQeO1XHok}t4p3$#Zo)WMbI79k?fg8G9@+OTLGMHLX3L$`h_@eCDi%ueb`vbAi9$N z{$c|PI*$*Y?nN9QH4ds5V0Vir1BuiR+L%d4aPD!iNXde_3yWX=#^5^#tUs?uQC^&3 z8HYc`;tJK|f(G6_RMd?vz)Qz7*;}(22|=!n*61YF1itxeL*X%-+Sp0J*w}J4IUisw z7#NEK0Jwj%fgU83BvJw2GN+KbmXmvA$GPD!gxZ2PkPQAtwG&pTeDTQ~T}T=RqZd(A zM%HlR2KKXZ7b?4q)^Gyv`8uxK_q@t*A`1vQ{FNAHg$zF4K`in?A|in5+bCv`Iv|}I zke*veeFR9q0;C77HThwKe?7s4KwxqKH^{xzzaHm;6b`yj)le;VB7a>+e-P=U2Za2B z^TY4kOf-$C##+Tk2Fyzjj0`lr+`8=R z39b%gtE>SI<^B)Cd4of}qnh(DX_g#TkR6UPw}YQNk87Lq_SVYONCB-{nDFU^ESnKUYeExgM@X~5d>lZJxw-+ZPut79)Ip3trW z?gJ4;Ibs@$7IPThJw4Jx`Y>i;E`3NiEG9=m?_X;VPRQ<(!f}`jC)Rg~2&Na}dj8ks zgplni%)(6iEE2HrR0X~N9YfD}!^wKn67}G0TR94zP~gZS(kDG6jQ)Sm`i3Mt#!(kL1ASmTI05hU8Oam>*WzB_ z*xMAz6vAAPR5IcD|2r(!2qiETie!E=e^B|^!xFCOr$NZV!VUiaRQ-OE@Qc^X9tUX?)E)#ntP4S0oR-MbXKBd169LIpbu2Yx0je`uVAK5!+aAW5J3CZ6Y%yl4G zMrpNb*#@Bu;&2?s#sxMG-1?py-AuTjn^dg8j4k6fvUJq{o~#-HvE1aWu6pMw0MlFT z-|dDP0=C;=p(;ZJQZ3W$2Dy|D0IseNe=Hk+gph6kV5k}t{=E0O(NtkhDs{fX-@u3PBp~~B zxw8GOYygMvKxd6Zv_C~{g~i%?y81hnxNx+s@{89~t1|_bg?nIHaHxaa|CcjZ4p_f^dmC!+Jxy`@w4Xey{!sfLOa>kuL|?2Hr%| zPYPB4eRb?B7G-}p-7s6NaXXK+4)Y-jM2%fYhcs|Dm~NB!S=+wzWb|=}rM^qn6*NWf zCB<|SFO)&i;sCKPUd zWiDDyOCG-s^s^*a-(S$#l_mdpNJgHbN9wsxZ6ehymu_f0^q`_k3Q>n!`mb_d(nwt1 z)OL?KnQy^;9lV$iN(cIzj%zp$dJJHgp1_+v6*?_?Lz1D_e}ORpb&$rUUnfg$r*j;R$cB4Bqj z5hDP9Qz4SU2gJAE6LEf7o;AB5pYfD?C*|zY(^ITFVS+oxS4tK!n7o$pG_W(T^r-jH zBkqV7q7MKD{Mb&~bsOkUEt4){OuW|HD?BSj60?=3TPqGVccKsT;r)qjkj-6ejdvyJ zjsvZ-mi$E_)j^FUtE=SPLgkYT=o9QrX zv<8a?bDrO9{+=+B2>sbzKOAqrsLA!E8I3pu^=-^~V{gBxetScuA@repDu>?oZy^z& zq>~m7D=Y;5?oV2*bC;caALlFW4~T*dcb~rbWWnFi4mwpG&@a{BddcQ=29(VQkENY4Eg!0G%rd@Utn7 zwhT+Anbd2zU6+zDp`gt3t|ND(bJ9bV2sKr+AAS7VObehYBCN>5xAFlWpF!-fw3CO* zW4BK#Na@+NX{EPErp!}4tE8h?(u!X#9*ScUItZg&WLeUw2+(1O>W5LNxm!M>jMhKx zx{4~S4)=XJ@*lie7WC6$5aPhaXa7*T$&Rfnb>_4+1&!Wpw|4E^$+w8AJLo8IjER{n z=~&?c`$yP$1MG**Jr0JGO!lp9-B7c#Z}qQYCvZlXwwE?_C#$zRbb=vO&^c0QTA=GM^9_txU1fcm{K(YzpLer4^m9(Stc9Pl@;f8Om~m<)O>oxEht7?in`9HkaC>yZuuFQ zmk#^)Jmpgtp!II}&xD|T&XNxyYmR8buFUUmii{B?Vh;&yW0@>!ZE_HCjn8c!EnZ70 zq3qz&Sb}r@dwZFvx}HUq>ICoz+gMKc-*?`H?T`8QKu*Yh**(&#AkhV4-M{+ev45Uxk zlHx3MaIHpeEoj=xYq^nL!x2AtNEvJ6{w)~^CBX%c>gh|B&NCNs7~Td-{!(ojvy zqfv;G_fj{1#GtNKels|IMxAvF5R|ZDGvUk*`sMnwu#85RKFc_qp|{?u>@JIocFyeQ z(^XB&2Mp7|BIf#j{sR{{Q2xzC#jjVKScF&$@ZBxbFR%Dxn+)N;MXP+Mh=RT6D$_Ss z8Uaw1$;0aZ1x*_s(&uiwE}xWlhB*pw1#_6J_%=TFD4N9TV#I9+7$=^kLl*CPI@YGSl&qFYYH>l`u>k?oST2ogbw(D2=3icHx zUZj;w7}*7(Kg~Annl5Wuk^{8$Q$8PN(B6#!(Ite=d_{g_Z`I*w3o@SzcPl2I9sfS zYuX9fD6nhTu$fKj+m>y(=`kCI0|$??0g!d|(FfAm@mUvZUfCf*N(WAzab>2Lgs{68 zdu@j8byC)REiGjf^C4S#p0_D+;;xxD@nsbyFm_$3MKjGp8N7C`e~?>3E)C)j=0q{J zz@Kh}vK;AO=I`iFZ_4@2zfSNL((71UIdf^P5J_s_)9tSG9VPCbYS9j4bQCHSNhjf; z#|azyK=Vcxtj%^S+$1hxlVJGfVufLNf53PIOLp4~?6Htv? z1(kVvxo*+IK(_bu^pjfD`5ad>aRm#tRI%#OU~u*#N>Wx9h~{cdvdb=+t5j#+ zNRr<irXqxb|SM?zYA1YOno#O_bPjP^2FzcxFes`Wk2FKBo zfNQ^w+wZtwQuI!Bf_G|L#mBiu)%O+K{sd~B*}Kf}LRf*nH~5ZMOqD&NAb4dKw!B+6 zMW$9 zfvA!F=Qj;J<8szbNcr<+j0Rin$1O%jWA2tZ%oDMS3W1Apiq*q(P8c&Uw0Hw#@*h2<)}Ks|Ytu)-46_VteJa1Q zb6dV10sqkgwBn?K;Kgl_#nmv%DqD53Fn$XYk%8CV1CH{SO3xCw9sQK`*WG~r3T`U@ z?Xnv~r2ol!KY7db<_wK}SaA2R_NPIFu7Rv4VnNFzkC;b9r8oVvzM&1g^M?H4cCP32 zUG{v}up_%@i$IC?cBt31Tz!6eta?#jivTCMqFsJ`6NP|dn|Bp63D1mtOh8YkM9U7S zFeix6&!Y(y2RsR-p*77fPZuCxXBJrMVc@T zcoWp-8f7FIqHjcZc|&fl$!5ND+b=NX)?OBndCz;SUTR(EUUu>HGt7Hm*51SpbRbjJ z7@(CmUjlwz#xdZrvzkBf{6QEA6Rwa}!D628FP3bWB5lq715HscoO|@Wv6EntG9P5f zF=RKrty?*j<_A*wq( z(xYMZa}9n=!_`xRECT62iP#f!oceWf=90U2{abS>JgJJKr^QF7Uz@-ViH#V?O{ud|7E7$Uk(^Thu@)o;EAJ$->OBm_jnopm%W*HXMR)9*V|SK`^E{T z9TDE&eUdQp8hoa@wxd_Tk;CHQ^aTnv2m5ZNGT7xv?S8Zl@1#IAq_Bt#UR**FnJ4Jv z@Nr2+U3Z#&2-1Qz!!R%Acho~$KZ`#hGHd^c~wV0mzTp2V;;8b zuvbU@9Fm?+(LPn96$dV{Iqn$#86uAAuib?6#ac5yH@UU|BoOTJZlx0 zXv09cV((nw!t;H|Tyw3FXKo@NM9Deow!AH0N+jDO8HoDKN!*0%g(?b3HxYillF5L z0ANvt*|%+7FljJVU~uf;px&vd7qe(_aII;Zn`iLV^G=NF7fGN=j#0P8(-$;XuE>_zdEwP^5=Ps)>q5XxN=rTZk2*qf1-w!XslMN<^Q%d*>R$FPVg?Ka{X*1y;w70CLYb8ava-U2df+ zBptVEi;N_PRZ>h@na5*^mODG|-35*Rr5RAaT-om$X+ zdPi4Njct;$&u;uQ@0lZB>nhou6X=jaxcr{l=loaTpPtEhiNa*9xxpCh>RY*@>kXaK z%xBA58ZuHDzajK1>q#}oWl3S4;O!q5tXB8tR(u|~s3MiVAZuFV;A#z?1dl`=W_?Zc%VB~mXDe!mcrngw2YJvBJ zt*V79*;bN-;G?N*nV&9c1w5hBBloGBdZtLzm=8}arRCU#kTFPVJT_qA;tp$I3fg7t z4P`hZY%7O~EPpL)|8Oj4q30Q5cW042yXu+gexC@@t)+q$pi$+S#pLE86*Cv?BeX^} z^K=?^vG>U}+SMPLo{CtY#aE;p#5`GC9+2E;nP>F4&ThbC5rP6{f&&JRWzoI*;PAVd znR9%~!>9^}yxJxSbiy%ew|Hve*$9fc_~t&4BrgmUPD7&*RyXMrdu91DbrT6Ucs1PiKP$=6xUA}!x zxZ1grMp^HPpC2J8hU%W4C)p4>h$IcY))99&)~`gx=V`j_sgvUjSB{AQ;pSC$nwu+C z8QSi(S3M&OVaidxL#@~yp>JC=7!^eHRs^jiI78NUF(33Z<%P49)m}=fe3WhyHBA22 z;bJjd!7#DTPbqV_NK<`;2^@d#r|dG~E*Uw)&GA$$of>P@YbzZ+CWJ|2DDJV~L7~V+ z*!Svk9$R*8LSj?OBo;G^*eN#P5SrJ@$uwuWG%TlrZv`U0c08_^(`f6i*YUX`^LWT- z)#HJC=3BW+Q0-DL|7KY^lC0gVPEz(H{~xdXk|9?z3-x&PCmmMcb^E(!i#8Pjqfd#} zT_+tDW&FFTm%g`YcdWoWIhrM-A7yyfH2?(E)@>Rb;vy}<7R4rZ8D%P1cWg+r$ooDP zyBecv2SiSc=%lDIA%~3ZP*Z{Hj zJZg@gr&q`~5Gw!fGysZdX^w>0RxFWY{9ogZl&u@@#0*V~x_7tcKCP5gtZDE;IW}BA z$WQi`Z&RjqJm#uFJ^3^#PA0Fk%kpHv-&ic{1M;#%&saqRW6q#7F2YV}OjD&j9{xgE z*ge$S@i|w#?7Ma64wHlqqoDn2VGT#NZ-(UrJ-%$O6wL{rCycTQHYv?CGb~=H7_20k zzQO+$k3Ghq#d2>HZbuUrKu2wyO+_0*k38V1l((=%Jz-vIv`q6Xhl}Y}3`8pCcBAky z(W@9JYY8WD;ygYk9(|_1!Y{Cl@&G0pp2~wda*8WDN7HM&m$FJikCljfs*i*W= zsqT2G!mgS*HJAv0;>S|zvi*@dnfRIl5l~twv68NIhEc*ld?EFqs%*#<-wOCxCd@Ax z-}L3zfwHP{>h^Et*PtwuyRcGbZeGrbd_KvN`yc+IKCOFH*#)*m0SroqA-v$(<&PNR zQkR%`{5>tBN0WsD{G$&!lorIWFZIJTO|(j6%%9()+x}hKt28A-C3!Sa51!L6ta~k{ ziZu6NcWgT8ZRj!OzbarpJ(o|uP~)Ja8nBz(l&4u>DJQw}lZ2S;_%#vRY<+Uy@ckGJ zKh>||RBRed4}Rhkvi1SXQ5eA|PXTh%T(=|4!)N=i4EqCe;JM%$Tcm|L9Pb|do$+qg>2 zK?80DezMfu-L|I;qx|=ziq=(HA32`@Kd*lstVe;e^zXuwfHh~E$QKaHyPrm9_--H$ zfSA;(S$LrbJ0Mj8Wau-QijIZEvWA5cs>RJ+eNV@k)d3<^U_)PmfkjsZ7TsNqk6%pl z#KL`$Dmac-E|pU-fhOPk1t=-t!e1F(hXfHZli3vi#$HK(pZ<(Ok7&+cx$N$P2gF5k z=%9p*E@2$BchnAjj`Eu_UmH>xz6aRh>4Zrhcq@4<8PBNnc4w26OYcHTf#E=#Y8okZ zCA^-nZz9ryP`+ym(o0hq4FMZCZ~S4zGd8@3(hnn0R~C9MP?|Er)V}hOu$4WG2w{bv z#5uJ2QNC4Nfsch|PXR0J08NnG4Z|*u8l;pqgFa=p<9MFhS5z7HBgV&OP_l+8F;!P# zz;fn2g<@KGWGLTM7-SoR=!mRNWR2gFX`R2c$}6p}Y(MPB9%!nT7=8CQ*~M3{`_H-U zzir!*GW)Tij#*6uycCU@{ldT*t%W)LmK?USQOIX-6=v~q(^RQ24N-}C_+Mu3?<9?rqcvNS$3DC=yk?`g0|Q7wl4 zgUCW*r<-)Nh{elsbLNJFQND%s;>=*`&>&t2@=iv?Ohu!-+iDEA-^FAeF_!MfH%Uu* z=eA3yCN%U)fSes#_hSt`DWXs-Ad{w`30;8Tpeo%P267Phfi_`3Sw>0Nf& zZRyT7jzk*wg#^CfnyU^2TF3Sh9q~% zNCij4XRHTVNtYH4ywTCQbwF(v0Q?KG#zI-!k;BD~zKOl`Pl&#d3f^&whEVsiA*~$9 z;l@YM$m!FG{PtDVTT=q?Kwp6ApP@eA1TePZdK@%+93(RZ%-IF-!cibe6=thp-~*Nc z;+M?a=lRqp9OG_FJ&Dzr6fCKu-voH;^fW&9l%}vm$upDQnasm`pNvC0xmp9M?D?RQ z9M)gH73UBXPv(cq{CKQJ%Fs1D$|_-7W?SgfemCalEzegqjA?A;J$;mAJqmRAeGzsv zPcLYxABTcbkIc|m8c%hxMv_tq=h(s~?3Lg@Fp zs=V;MfQf6kTpMHBI~Sq$={~UhNfXjAVVl=9A)Ln~LF0cHKZGqRGe!RKXaJ|ld%j7! zEzh4ii1!2CY{)WgY*S^{w_Bc0quZX}H1u^X-?q>Gv&oqIon{3dI~RDgF-}YQCAusM zfHAESgax-f)e8gY8CFlko!B9@92vl43l-b>n-k=*Rqb&gluJ?XcQY{xG7t<^hqoVb zf-1KV_?1Vc%7L2+w=oC+zZJP`i?X`#F7NzUywr91a*wX#xTiw2l#vJ~gza&C@9RJS z+n39iF2h!rDUT@%Hh>rWC9M!TI7_hY)9aic1VM)5%a^ud2C?tuIamU^w5YA7$;qvL z8HA&kn1DK95!`XN<YFc&hy(51%gD+b zb)bYmQT|EWJJRUJM>p7}zi~+(-M9@tx-q<`IFa$N*4g@NH_tq# zX~~GY9v_oSKwoZG&mMoxVka%;I7OdI|Aw5i%Q%Jp1kA!uY)g{aQ=c8_yAX+wMIvIc22uw64@VvA7 zomTevw?}UI+?9Cn%-N3BksovzQf0iQ9O(l5V}2)4Apam2D0a18MQO}q>U|v9(-UC| zAXW}Ju1A7M*udYFLtgP-q}*G7DdMCYQl|WX8vxgK?Caeg6INx8n^oC>5BzhaB9;2f zKdEWGkM}9J&Rs_PZ~g}pFF<_+lvO!$^F)~`AYhisQi}x|?gW1^o69_KW2dNKy=yv~ z`$#W3AO$Gs4E#nI&yqeF;7desF*ebEv*Uzdq3(r#wzRdWoQkDa9|qcwKIE`&Mwzdfvh~Mf za;+IK8hkLO&4&xfeWWWjX$MHc6makDz&mbh*m66H2NoT>PhMQw>P8pWc^F` zi7>pQ@~rAP3AQda2&w**l0@1;$6_A`5fOd#CAXcG4SeMj#Pzc~#xw=s4zG zkr)9F0s|SDj3WqF6j`G@)o!4eiKW~m-N2vO0*=&o?wZiHD-zxH5Z&sk5vukpl6JPc zlik46L_$$z88lcXbDONZlsKk*X#E<);Lp*T6OXss#Rjk@ePbQFZSZ zC<4;m4MVpK-O}CNF?4r_G(&d_($d`s5<@86LklP!tXNBiaiK@ZZN5O?$CBTu1Rwp^w+ABLduD`M ztsTRpE_A8?0?rbSp@e|RfZ@x2(eKiOKJStHzXxCG;NnJ z)8k>-WX=AVwwID(3Rht@BCbfKc}#H+8`CZd-J~0Wj$MK!wligfiFDi_8fHibFu|ew z68&+H!`YlS5l-zBKtuonQUaLZJ4qPC;hm0@kASsf|A1W^#3~dRG$7W8z6`VIcw&!i z&?b;ex6=0c*kq}V?_5x1?fVx!+ZidDg?W#Z24jfBt9dUmfIHhFq0|zl{PmZEUgzck zlELZ&P4MGCIR2W~65`z}mR-E$qJ#6!ABWJ2Xky1*3714kp~!F3_*Xonb#E4=9thL# zT1(cR+K9R!2Al5y1l;^4qN?e905$?_-IqTG^S{QW*S?utUuFDQ*oU}#z9Nev=Sqs4`s91p~%2Xqsb>aG3Bg#(Z zYo$G2z`J7z-+^6-KY&{FdXw;VfyMH5}gqEN-420%c<=`_EpCP=99U(#2n%Wfc#b;w5 zbUL#_9inpZ16G&li9MkT>NW zB$h?><*&PBGCT;BkAUPlP{jqv;`pWao|LmUc~B@6h%L5zyJYven0UMYu0Z8Y<|P>Y z4g#c(-|=Hmb8U?cP2C1sKAjQ+s zast<0Lvb=QKH!iSNHXWUXA9W6$dg*StT~%#Od#5LR-$Af2c$5ZH6PW#ZtHLKmTDg- zwM**EkrHj=kOS4I0nzIlYn|gSzs?Ow-Gg>pt#86UyqnJ!5AX7pthPn`j^A*}juu-^ zwCI7TM)9bz(bs08D_j#~yx(Ir`*olenFm84j1@U$7zoF7UANtHuJzq>Ty@j*XWxr- z{ayywz953H_1SW*+;IKawfXMy%)18t*MYKP6KP5Ow1SBjg zT<=pMOq0gB8PB>hdLcRVDp>Nm+@_$NQRe>(X6nM1Dk>HW1`T63h2^C$SF zPwuZX303vkn-2{(O9i^Bu3PxSj)BXa83`*!uj_*q02VTISAU|buSaHfsbJM8W^2ca zUL^4$SASkv$oY$RVC%#uxe4SCV+UoGG=0KysFiP!PZB`epzzrfi0>a|+r?{iuI+)&rbq~-r+vp*QMMn%b=Yi6j;pV2mx=F- zhFF?Zu-~5+=92B9>@r5>e=5{zDEz)vuS@Q26qNO@?euQAQZ)RnzxaccSCQT{tS0nf z-%KeKE$nVqyED@UBoj-2VutOvTu_WUz7Nn$**3szD6z1q)THxG&c2XzM;|lpBEn{;tqW#OYBBXGOZbe{Y{vd?%5 z-NEcv|0hyK}AB)*9 zLND%a5GdMAW}lqM={3-4PweEJHAkRmi1VUi1ZJc_L5#01nR-PotCp|7T&ga)_$TEK z(94qwx}H!S)i(EEJAF+m6{Q!~+!eEE7EU86Fx?z&z)ZGzhW2Y*S0KUopq?C9UHf%D zt?zdS%C42@&t_Y;=x`G2aZuO7YN-)koA*~I$CPqADP--8D~We+37jh!`qpq4+=QKo zjk?^)TbwcOII}aSH}w=I64k{?+}Q9VOp`~gZmi$KyyeOFTB`{hHKl1W-asqK8-qzn z6yK+)sz1IKkTh-)@IY%&JuQrEyieU&*DMxb*D?I4h-#vYFO`gD?f0IPsIMHu$dG;? z6!m~avypYIWxy+-&q)hT+dv|~)!|53pn4#Ty5%F^hUKmU2pyNRaj8@z0|UzL8p=W! z0_EN3+mU$v<-d$IY`o=WK}HVy{l8`P8h`65V)|&%e|lb>r&@Jv1%QU8N)w*IINhcO zQ+)#J>Clt3Yk%HC=VoD>Zb$eBD+ZB#1~$LMd|mI|^JZnLB?me&$%YW=iXJv2bIK-s z^(|_n31Y#VXWj9oICiBx#?18=s47+N7rX_0qB`-XfsD(&h2efw;{LU3_iBn;caK-H zg@00L6CrHjj&u!Nml!!OhO7z{{wTZKritRtj=X*YCi}`urxN<9LOn3{mITEjjPkIi z_bv6Yq6h%D{EIhjQZ~`99#F8%y2|~AE*hTO9%g!%Alv5U@MUg5+)L>; zHFjQ>&VIs3^Fn*OOv_cGVLbEMP22`U0t{7j)rp^)HjbD}P&Ba26~P0Xtt5nRx=^kz_7ot}Kuh5+`_?pmJDzq|3FfOok}xZDqk}utcV- zm+&41pBN;co!wJ%?rm?3sB_!;zCeyFx#nF+zvdCbyB)k$2aGl=Zm@^vNSPorGG(Sc z@3EVwc&n~=Dq*VBG{GkI*`{2Zx&Fylild?p2E$kC&XBT|2f>aa4`fIQp1uZ?v({Ja z&M2%a<{8(WTe^gUxDu;hLXlyqa0tx8qe!u^JRbty*7Iz{qM3Z?mESJ9xI02@+*uEAx?Gd5asb!6~UozW}co23o!DJ$SB=%d(S7F2m4bXN*f& zmo#vwQMW`_Pmn7CN*0 zW{3D?dBGEIMor6I74B4aQ6vLGdxlp-Xw_|EBx@)GGto9>PG#2aKT z@U?K{o))OIliMT-4y^C)Z`80-^4v1%}mDo$-e_O z5o}a)Dc5WNY)2_`AhIuzwG?xF5OD9s1bEUY;BRbB^CzxTGC;{vRsrTI$K{iuzQspg&V0m;BYuF_V!q3bf;!`uzY;rtlz6(u@)LrY1JamIFe z>RnI8ad30=6KI*?MdLvBlzSS|%@yfW*f@2ifys6=%PdoUF#XW0KR5Ih+iZhJNM=Wl z*aGP=YKolR!`uTbRjh3a4^pEQJ$80}$kdMwA_?o&b}>{S#9%$3`6kLj$bpBy20Qj| z77r_BfcS6%oJ}SwaQyDfPuTaCrXLvqrUF5_!}OThNjRqq_aa{WY5m2EsX(^?+WTFhr zc5(98;Ki2mIx+WK#4A)uroBwYc@!7Ey}>1FVyB}RJ5FMF;i#~_|2~#U6j8we;iMRY z;9K91s4{7DRz}QBJKj%rj+_EGb3jc~;D%K&K+tzw=h=xJt*nhmcvD#GywNor(mqdT zwL=#t$%GwT>}Ko;6bzHLd%)M=q?EcVM~GGOJpOb?@u9+8Rr6ELe9ioZUd-geiOK$- zt>^#$`PvL!J&H4Ux4kgs`Y8?Jgcn5PkS$enGxY}luFq?8KO*bWxn+*UdiJa z;$~Rx;hMjDkrqSnZ?}-_&b$N5pnd0ze)DiYi8U2EqAi!Fd7{WFth0NoKq(D`w%X7- zn-50`d82ZKsJ|;pCc7RiG7v`9_(Rr~nlh({YV%`q%*f0cMqMHP_}&hNnQ5=uFmhp( zz`84jPEB=%z$gy|LIqz0wO4no0L}nr-ep?K3;j{; zF=J?PQFs2NhoJy*1zFAmy!=GU$>Y%Vi1vc9XCke0x6OA<7^@)kk`UeD;3}x$!;kqd(TZ1aQUahX2L3C%;YH|y`}7VQAL)d(3pMUOqQ{Ta)kMp_UiUX^=}*F*`-ZYTQtgqzmZ4WqBjEQ<3%fTHr9ksCeGGuiqRe} z0->`%!|O7C8LR$^AY5E>=n?sd!rwqqICfD_>#ylzH9)n1!lAn*0jS~b(ix7-i=6t0 zUYf~;lR=nQ@A08yGNI^Wa}~hBz{>ddqyQNXkT@hhx>}L8e&1#)#LNT3j>W^>2g?Dp zm;LS9sgY`WMLpt%0lB!AjE91ruJ0yVf{wrVip7;CgdEO!2Tm`ep2WP9$bV4oowC9s zjMyneRofD{Z;-##iS&E=L;z)|LS9CzkiWwE1%sWhQoOU|l0~|FJk0G|E6bES(mQMV zveRb^2s|EW8wXMaMv$-Ptz}pdsL+^y0n^k#vAWl|+^%OAaK!h9@C$VyHKR-E`mMS1QTssji$h{|OVE!WOeo=+~i11}j z@b@OaPA9tM6s1N05tgxp7H=I3J{$vxRF$tr7*iG z)NCps#D8@Xb$K3KY`)YpUT)UpME|MK8@9#L+Ea13188DC$XRdARRClUuSU6o(53X` zJVNeDGAZ4OrEjmh=WQ9Sl)RUiAf3tjAGGjVWYSuG=_z?oe#yfK9?}!nwbkb0X#HL?+G{-Bfvb=^%$I-#K7iCds8cO4jb;)} z;(-ZdS<`_DB!sMXOJ>WA^M=R+9_({=0WzXPEPewfzn0KL$-_(5vw6m8uzFoJIn0)T z)k+VRiv(EZhFE47&l|JYErw|fG^FCJyuc=ZB#tZW5)1{q0Q-$jFrqw>Xf4w@%Q2z5 z>e}gvlL&+ECD%*1by|o+aw7CB7Y&AzUelsnN#gcI`9Dn|zxS{;nkl|BCUh8z)^c}W z6Pz)#sVk32V6=&2Y(v#xFptsp8_w|HBSv;tf?D}a)&G~K|NeV;!qC8_Xr!2fnPr1>Py8R5|ePkoXYg|Dx;R*p$0m_)y?c@Pra-YA={t|I&c* zH+dd@)wa%3;@YstB>Hy<-As}LqC&e!5LD};$>Qh%Mt{LS+a%093%DgLMxDOXAw+rc zpY$v3=y;a~nl-ADd9*rxty75dv16hg4-`GZUlYxm5RHF}S;l5C4>^Ysxk{Oj;#x#! z3l!0U9)q(dh_Bxs3%V@jFpig)4t=_#S^}Y4t7Os z~xWe&umTjEviqbDX-#EKQHmv0G5{55vU?fVK>x!*+%Q@u?vp z%BO}HWk<>kL)42r=SYz#l=9!=uQN+=Oiuoa)kFi3p8&#Aaj5Fw#UpJ zuAI1baI-I_tZF{7opi>C-crmM3BSiD?1BPcml627K&d?nw_5_*qhO6&CB)Vr?XVjC zP+H~S4N0BH-F7!&mC*aMZ()p}uC(`7yT9;>1)*DfTZ;diMW(O5TcB?xH`4lHb;Va! zozd48v5jld5##N$;X?;#b-Y5LTtB%9h_j4LWXl)&F7Wxjj|~l8R-_Ieri`4; z0(lfWsJJX1<u zzfm)?1AzQ2xeC8~Ss46xhSce8jg7a9QtHC*3{i5KWTY>6t#=Hln@wrZ7I5XE>%EeS z_H={D`PW^`uY-@1E;0~Ca?^eyZ^|5tZc6Cj>SAfrvD0_S0<%}Le55Pgq+^?bO#xuh z0yo%=w)>nE88#Y!H=+*uEK`;8%Jj{%9(Vuncg1wL_C%yRkJgGfo$F(XCeEe*KKvKW`B;Q5r$yj*B>)_EuVJP{f)G1RqSqt{Dr%jG;b`Jehbpq2n91;GP?m!HD1 zbc8laGJ^l^Q1djgk-ZBxYQX=of&YKoFTvM8Dp_#dyXgS~VqBXawQsEWlm;9_6psJs zlss^1fl(y03q?1`pOF_pi2iO;WI`4l$l0BSS2%CmkLBw3>zbKzFX@;OIGHite&KM^ zDz&pQ7^_mL+m~@N@KPL=L`|ZiXPs(3#UpZDcQY8XJ5pi2wFDxilu;%>^f`@7^>yp^ zRsKaue^O8Zo#%cq^phuXT(PX%uhV6Vac99sSRqI#`=vqwbdjs?RhwSdQ`=V8lV!de zEeq7>&aqsf1p3LVO{@>E!V50pM|__S(~4wL&vjhSuItf@r>|`mX0F(ItSEjhXJTh( zWe&oTqvxrdmkr#rt8YQD)?ULC4G6{F+$gudTqM||IgU$z5gS^lkpj} zWmmK#xD;o}n=I*enw>Z&f~k}q!;a%o?9mPMSQqQ$>p!S~6NYI3+2HWB!Z!lQrs%7p zEK?nal=?o6^=$vyF`UDR7FDg`6uQ7i~LI-T!jEDY-rTeW$wC zk#sIh+RH|#HRlvAH9evJto>VF8CQEN1!CuYgJ(5OAOj;jXj@W^mcMqAg?|~OVOA^1 zz!O*{inCvQwr|b+L6auRTMA);>+*dj>r5nj=7xl(B`Z_hG7tJFCJ8lKntvN|_UFqR z`xm(VA`_97K}fDu_s7kmt@%Vw&}Sk;j$H||LVv_#uT*Ls7t4O%Jbn;YY+{GK`DV-&|Y#LE~t=>m&cR>TgDlN-nfN&DC< zWd&J6DqZKEgYa!l2ra*vi_2zK=YqB~&MiwoV-7^u6MT%IT#yKSi9#E6<+aNyTMn5{ zpDv$Hx2JqMKFy3cY0 z$9oE-<+(wVD=4C|90X2In56!#0Id@y^Ns2aNLdvzPQ=8|F)XW@mvk4YM3^!Fn>{&}!J z4*Xh%?)t@1Au!(7jhe}Izp+HQzKxNpLSKJ#HUpb*k+3~_AlmTX?09JSPs`}3Lh9KZ z;RqP%8b^~}OZ{of&|t37cyvC3V^Rqo4rfFhD#?64tx<#uLDXU;Irc3T=Q*B~uu}xi zo-uNrBXF^o;O%b!JoGiLG<-3FQ#i?L=UwFEV;dPBdMAbYL6mr|eW;g6V$-`QVv3Er z+<&Iu_c}o^x1#juV~&k4`dmbrT6LU28vJ5-4+noWui_M&)94eP=}Ma=+duyo+@vHO z&BSq6rq8tu&Zz!#8lX;)PsD}kt75qo>kjUi)a)Z*Y+8OtjQBx*NM&t`L0I z=aO!aAB*`=N713*2vnEk2VAk8JhI-@Fq0Jwm=3>W%C^9mw|?P9U02jquMd&w?6zU2 zjH~{Mm1SZg#+3dIwqfW0Oz>p#-C*XpJBUBdO?K@|4~h1ACSY$T#@`GkfnwWeTWcC~ zZLGEf>*lY+SJT?)F!3`Sd>a??R%f}Z1OTY6RshH|s}p0g>!h(52|EEt(>WmXxm*mu zerRRK4ewy-gQYgvds3>JG4Po`epdvG3~~kxTI(R@^lMXqhMD1zL2hTijK_^voY@!J9Lo#mB^=`(H zj*VAyvG(=%-`Xo3%Suqqy#~A6UX|x9K(&-y0YHwtRhWvn*#-K?-)AP{NcrBIP!~5! zxYYFjf%H2#r=y8a-N;VXqOk6MgFuRzbW3R>wNY-GJKf{-?8r&Fe+S{c4DD_M+W}A~O z1~CB*ZiQFaHgo!@5qsEL#R)w25%#|zX{2~7c$=(;bkBM zp^)u-!o%IUwQ{-khx(Qi{Q>N*MYOuKV@($gEei!1lZk1OCf4S$MN8pfl17MCfCjwhHm_XT9 zD;zb8Z5Iu>^)%Ib3XxERnqXx#d87FjwIa75Hc|{_6!t7T{u3W)j~GH3O47Mij^OPy zNAE|YH{Y5_m4CaH&@G-cS4zc_%oq{p)oCgGWSMfDU#n>;X98ziu4A&!m%nU)PVH1; z{Vd`{Xs}05UNM|+kt|XV!X`cb$40rS@dTJgV}{p{-?o2z!m-z;dEeaKyxwYOm{?-@ zX;Aj5v~H94y8c&98M;Vh@kb_f%pK{HD6b?_eeG@a8l&~XmP1Z(&d-I7GoD_5dA*c< zDZ_$(KWn81b!i^PPik*c$n_W{Q0b{v_WF8M)VbdlUR3&|UqR&k+Xm8AyE{P@y~o-&H4sh^b;#I>)B-=q#EU_Z!y@QzjbTpbWmyKPG`d# z(9W^i!e=0E&WM#6a8+p6N&KDu>3r{|ews-TaaIgsEbf(-9Lw50(^kXwp%auqFgb}# zax*$PDrQ@z?oqfPU*2trU*T@OFa@cpA30ToLBmFInG&3;qE)ZB8MP7nf#L}EKL%qa ze4?tlrm2_(wN+02tNTNC8+rT6@~vEv+FX0|$(U*=6FHBv6Z_KDeZZj1^nKiLeXVjTvCJ8jynvs=>BE}h8d++naTNRbu+OqP2F+BGI z#-Le`Az1r46c(us-~Y-G^`X6^_dtN33g!8Sh{t%AH*!`VQ*#iv{LA2}3nX90P<0WT z<_0laq7kNE*&biNsAI)~b;GO8*+{Chj%P-XfWij;W-Gm8aaLky4oS~?)>NA(1cc)P zJ%dN1#fUb+)3A2FN*%@uLMv1x9qEj^O)0;%kHU}z^idtoWR{hpG~AP!{P}F^ixI0F zTQLXC#&_$N?QpMbijdNy>vcm;_LNpXdBI`?E7tM%f#C*~KR*_E78I!^=F8lszngz$ zg)Le;{>yoyje=Oz3RGnb%Be+-5>reI6=+QTuZ-Zgqg8eA3#3M)tH-V3Z79=%s}>gNYI2~}tRYp0=aQrU9_aSZ7dg_|+dMM9L6bY$rHOAZHn)w_ zJ@Up-MT{-uLoofY`ODTjdyZHYY5CyUrlK{b-Ih@%luy$IDHkX2%7hZpMkMtOi(rP) z{8+o0qZ@0%tkf}5E35LNoUv}60h9+yOs{4i+wDnXMOuSz+U)tx<46o0%$C8o21@OZ9WWkG>-M=&(H z;M57}2W*_@WvYGO)$gF>C={#sAXAUeodkh<^@7#liXW2@r0B*6Gpz=Yh+Wwmb3<(A|bE$hB21zE0+pB$i5mg=f zj)>_GPnE^5y}!(~5{078s>VDs(>$>P(Yk2QDd?oXFR2pw&26qg;`BlfAL#W?f56`3Gcw4w45$1CsbNc>)Xm|i zC7a5FO*HEIqj5Q~uQM=n)f8e+;0nOQP%ADbU19Z8caEMPlL>Z*O|-%khD`br!B;?Z zc&F1kOFRhLBYK-!N}VgOD922dYwo{t1ievrCmwSYsXfP$yl~_p>c}C+#vV>pxb2wd zTw2xsDSYsxOBB+T3J%gOTd<(1;=spGNr^aVomI*vj|W@2txb~cXBg8*a5L`+FKoYl z$&hJ1WO6IOjjo{GE&6kW!9~es(=2qJeW_(IdQ^~zBAWF!fdv;IT{TL3_6?CA=t?<9 zxt>*FO4%>qvsVuJ=}BbliK-)-g0hWB=mte6$SsGR&rEc4K_BZzb`FymKP5Gyy&;SJ zI9efog&DgdKk&U?04*(d+%j*W;M9S3M%@^MfzBkXK}~OKc7%C9(%_l!wqpJ3@(ZS@ z+8>S=UD(Pwtb&EJ0|%87wFF)%*PvlH-%lLO@|7lvlpA%T=SN-BQkf3h+Iwa;(Ha{s@2=Y#=DMeDXCzWnc$)Y41h$x)B`Dd zS!*O6H(IV28KVGf;2$SXQc1*WS{wos2Y+;T?=IEgl|5nX4Y_$0E%Q3)d3O(5&stxR zey$h>^bAj3Yz=rI)zKbR*edvq8!5XqFE?`9TwE+;ndrDtPgC6j{>9BU55CWVvfs_6 z6HBb+zHxIaXfn$EyLNND9?B_?^{?PYK1ceED(5nCk)qWCDQ@8MJ`Q^`-g2H_oI)&G z7<#7AMahlUcWe{?A{R5XS)i>*QI0nGq6W~As)PPft&5w91M-_5JX`53c6M3kY|*SZ z?c{OPhc|G7WiaHbdiot!cewUg%*&TNawx{Jz;u+@1G#&3f@t1-Py`a!rR{Y__Gpaf zXjE1}S>BfY+XWS61LdK#EyZLMl65T)-Yw6m3V1`Kt|)%4ekQ$p6Ptnp;y^S8J{BA& zLb@!Es8ZB~ah_FxxUSf{-f1;!;b+XFb#YbX5mbYTO}k}@Mfc0R`dOKO3$M(KzO3(> zvAoY1VkCJiaoBO|p4U^(Yo#9y6vHe2RP-7z2Vx|?oy`UmzA0n1TWn$0Dl#CW$bs-b z*Au!ad9rg3_m^n$0+CcDkNtFVT8`<^W1mLA905Tn1!0<1^z<3{uDRa4^6K;REhClY zM1;?tA0O_09i9$a<=lTV_Vx&wE$4BB*Y7z&eZG7Cwa|?w<`eDIlo;WqmR#cZmRJotT z$5y37npBvePTz1@gvCX@h(NUs=T2s)9<&o`6*7#|8kzk8njBN9OHE#PpjF>>Z?b~YGr@ePms#-z92bTbk2Vh{MN$Nr?c+}JnJ zPR`9bK7SX$KE0|k5UVgGNUHDo#kJVsbhh`ij436d0Q|e}hDs|qt`qetQzbnaNBTXB zkpt&*48;{^-IP>V`5J#Rguet>v@bL|C$b@z0X#o>4aFYA=tD|(1;tZY3I#BQW?g^U+{=y4BWv7Z z^Kx0dgXXGyyH45?BdW*jU84I7>-Dc^jv@KPKg*PX81e$XXGh(gY|Syxp?K2*7*=r* zmp~@r4fKKQG8-4|6iDltEHt}hj|#(x+j$&vV5HWzK9P@q0HaB_YnRJQg_|I1r%HN zc&RD-n}so&usrNcsaLcToXDPwvwiZMgmud+6 zi*rgP6~%eoNycEb4t*itLkqWso`FLY+iIIJg@3KDx%;#c9{H|5E)YlyVsvlaB#nfH z62yn-I%6FNm?Ki@Wufe|HQs$ZQsi0ZE8i?UM*RGyk~~Moy?cIZ`*v3RcF4N@ zhg~grfjO|;yt_BNAY;Szj`v_6I$<{feu_UzF8IuAqW~Ek`x`WD*ZftsA}VckK-G~d zK>*rjQRUdjw=EI6@s{)Jmm-|6$lo$J(nD8pDokDIepD9YMlGbef29^oyqfz#V$Op< z2{MF8x)RgSZY1_mJxbCC<>mr=Wc2Q*!ngiZ9%Wwh@r|obV0`|99mJ+S$gbwo6u7_j zFTy9LFMu^bLG{QD&aNlfF(AjHFa$Az)+z$d#>C4Nl&`mf&GlD{!LD_}Mqt}~Q>u`w z%~-#LoIC?`7{bA4%y{OQB-DIW7ESu5**hQ4u`H4HT+t;_p(VK&4B(08aP5VEHbArB z$w$Gr68y*~ThPaCRD|%>CDv-u{V5E)LX}p#oh2e>dIGA)YumDxBPU2mzf?W3F5jv3 zv;Or@U*;T=EwE2;@gf^LrI%YGRqh-80Rn}q^MYN+Ap@SYZa`L z70Q7N)$95L=3LZh?>2%kRjoMfY!7@<2bhNz&kQUnaHOy5iFT?8%Mtjw6N2!w;#cT8 zoXpGAvsDbAe>~h=QfHo?p1Y&SLasZ8oV3_sTHt{(9XXWZVtIC2q@Ah_xnG?#7{AW8zvOFrmWd5A}*D6kRdKAweotSjK zqd!MSCwwri+DiemNLqH3JO7>~PN7 z1^l#BN(C@@r}kVjygPoR&wAHgV!3OEvUi=7j!Bhc0}IvrQ-uy^@QX_NeTpZ=L@`s%Qe3~1`$FMLFE zyy=N`{$(T4iHZAuQMu}`arc6@blv&I4`&70g#+Z2XkxxLh$7duPr;ke)b@?C6!7yp z3mR=jFGB#41p3zVLTDf#3+?!pv*6c6DEUbycQon=nyAvTD&-DUOU;9MZ$JFk~ zFj$>jZwh;U3k)7u{@OD>j`tK@S3`A2wsj#R+s_cNqC}AmlPzv=%S>9=;d&JeG}J=> z9bL2u@YZrL^Ld54!TFt7;Jf3QEd_}d{3K)xQz|X-)J1~JgbxXJO8D(5S+cdzp7Hz) zjTUQ{%kOw~)RdVooqZW|OJ7?5dnchdcD?jJxkQmO4g_bVryccO!_-vQN|dNPr1mS4 z;89~1Ao}uF{FaU&3s^z=2ZNRMU7B2VWLU~Rs#;UH1T8x4cEVIRObXtbN}0QYlKr^g zWdzkq-q9fsJ09(`6zSD!2sl%fonCj(?o~I4?VDtLz--JCPM5EIZ0h&IyiNIkM%Ba! zIB_s8&d9X>iCNrSlKI)XRNBSnP()jf${Doo{5 z$HPli6S^^PK0wg#${S8SCm zlgX~YUaO75??g7{C=SdiNe@d3?v1SqSsn!t(t2*=TO}s9oJTVV-A){1o{SC8Rpj4O zP)GR?W$J--lv8+1l}A~bX+&1GCys76eW))9D5E&f?YLzfa^7Jytx_?*6TgIMB<|t) zxX9!{Va&s<=aq@<85Es|^E|6m6mx|>HS4m%CZ`Ee-$LG$lS4tZ36V9N zcpIQ2B9qcwkU1f(3I_708v3)6bGo_=8EgD2ScKqUIlu(cbV+I5RQ_h_iyE+^GZ%!G>p4Wt07s(lv^*#)|cQH9p#U$$t4eYo8%(RE!g>l?@&*4KZrK`0jsV(nF@x;#RMNo*4;(i@!uJ zFgeWjj7^0HbR7<_)brr_Dz`+yMe{Pg#^tdb0)f#FLR94#Bk(#0|O7 z&PZzGQbFRANvf5cM5xO*Txu%9)6NoFnOI6;2kn$pcsxHRZ1H<(@Yl zBG-yG6W=b+kYV*sRbMQyX_}_1qgiFH-^p7>C6supQKFzY2=Cs0ZdDDSx+g9O7*UR* z1;F#TI@0g1eZaGc@?z#Ai2u+#Gg<2=vO}&ssl)jtn@OMEJ5hT$h&xNq%Qp+-Lm#lCA0a$se;yD$J0QZZ%+eI}$yg;LT!Bb+1+s z*(><(#MER_6K40HJ$)CJGV?5|!r=VK>}zv|rqVRvHkkGt9yIHXR%wwDB`;cDG3BS*mG zh=&)xRw{E5uII(~if#UgjV;GZg0(nl`$Ja~2;zh(wzDey39JWQ@NcwOT(p9qIi;c( zZBMTETR+?nHx_iP;I|XA5CMn5ruZZXsG%#2xaww+6Tqw%>8u@_8tA#jotPlIqIqN~ z5h_eHZe%6-CHZW%fbJe~e|v8y9VzcjEb~11cstL6U>J_MxiDZrEQ`1k7(Jbj%oFyz zI9hm@Cz-U`PpvQg87r|Ugm#fTaluyyu#3g<#;Y#|b4*>4w@7Vm$A5b@FAy#_J;ap! z88yZA8bGhhd6`OE3*a9c@bULr*V5|i9yYrFy&4t1>R%_k6Lh(=A5IWy0%-^{CbVWm zhmce|ZQgD3WVdy5Q$QHxTLnrP9{CRFyAd?h0VC0q#=hSxK;pr}eV(wA=ZoN>hkV1*08@No+}rX0E?k5LxkC_T?`P;L4>q63wV4c%|qt$k@CQp^LunLhZcvUIpfz4j5U z=gCy^70Y9Fc zy0Bbp(osV3_qC&^AJ+C9t%mTXc)bfgUxPm%lwkXx#dhQ(dn@uVs{52Ap5Upg$=*D8O#yLJVd@B1fuC zA(qCnb9>ZfDgV}@uMO`_TYm(r^x5obz{LFkP zs)N=>e6{6~1Z_-Xe9HX%-YGg9!L0+;XqT9c-@8XtiXO3Pb`TS%S#3H>uHx^Ry?%+YnTwKqNljw-TQUV<5%^9ilMTLZWyf{Ap`>= zH^tO%!q2-~7@@bx6I*qS!c{o1Me3xg)Ih7_4n5f0wihb$atsWm#Yy;e{|{sD7-reh zY>gJXY*&|U+qP}nwrzEnZQE8Cx@>mYwslwU^X_{-UHn8oFZk5 z^RW5D5EUsd2Y?|@kg#-mT4QJnq3%e2N8&mg1U!vhQ)AvC=3?%FuM8>WaNK4f_&wNZ z8dHSP0b4fyh#Xxw+TvXD(aVx~)5$>v?5^R4=*1SC>2{yITX7;}KCqOm3_;n>KM=SP z&5ju%K#a(&V+%V=}<*1Rv79AO<3 z3|zX!#aBN=q9T#o#j5GzY{Qik>Ao*)?2q_GRu?(#ME*@B)XfHy1I2M}mVK{B`k9UW3fbFyC zrR=(~kv{u1k4?F+3m)28?cGVOM5>jiBhF3eNwu*o$q>Fqq^R|qLxAms5BKc%>@4&g)U6aYrhs*pkq!_;kvJ@ke z7z-oT*1J#RFqe<{1k16Ydw$0KMREUGq=rk@#^hPD^f9jAbsT?!E;iJb0+V-OxrK|o zyE`^DSERZB{{2&eZ42bFosUvwvnOiUCTzYYLFymy>57GwjUYo`Z`do~b@Pz1hSjHq z?*%#IxFd7pd|=5a>P3R2995IE$PrSKzUB9&$g#>PDFfh-^yeS+>hy4ny^}oaL&u6X z_40RIfg8T;l%9d$?yqL4ADE-X-cpQL?nzQe^JN<-a%Jf6CK928UF&hillh4eZt|2V z|De!YmpO;2Z(b)kG~Ovs8%sz)*Tilti%1u_A`{+tOq6xMG7X@JQoj`WLo897tp;<~ zSlb1(aA57@cyYesuBM77ex`WS1dv-Cg@$|nm6Le>!jK8HL~lBtLipcx}qAH4ECcQUm-JC zZU(uooP=`cJ5Bh4^R!J@-k&?846g}FrnIVFJ@guzX`Hlcz?I&|)-?x&fcBwDUXz1x7g4{{UHPg4fZ7>; zk~SN@$_$w{_XRc8;|TU!JN1Z2?s2yd?j~Nn)cT2QYz!mnHD`VSeIlh4Ev8AAUvEEM zGb9TAk`Qib?*gSiIfRVPmXgt?V3rzaNuO6Ci5jwM~<@y(-xtkGklAGKQEt9 z&9T-iSr{I4)geru#&zFmBG8DZU!X#Sge8c!&5=&#tV@Fy8n->mS%UFqq}&dVZ^O@K zZ)>Hizdop8ge}vUJIO|6{qPhmlkZsgdT&T=#RB|M#E1Nb<9(tt+P1A|bG!@-S8{l5#1z2N0uFHY+WdQ^Omux$yjFrwJAKt7J_}&N%y(ONCP%eTV~QK`o}7Wig~6Ud938u!X~EVR9$8#} z3qOc={pBWy@h5ge^c)j?9R)+~SFi5(9wN2^^D}A5;C@KDol-V&neVX$m=|P=8{J2p z%N%f4>8`8{AeSvnoHX2})gF5NE$5b%#AauhdW){A_4)0#rAkl(+aw%*?i$u8R5Uo- z=+XdFkG11pXvGCKhST!L6Mir1{tthS1Ko#ef&EaJp}V%pr+kJqJ1y>`0yV1spi1*a-O`1%D=r@ zDp%&lO90-m4&?9;e@V1ykP&GI4duqH8o*jfKv_?ozK^}wSu5(twT9z(g*})fUoZ}}- zCC0$?QydpXjU`|=PXQndEbM7O`5VLR`Vo((7vXY8!h~(BNxyoTxU(P@I_iuMwjV+@ zxGy`P^?qheZY#h@jOP|OfV8#9*cZY<5(!J@bkmZdcz<*NX9MZYFIZ|s%@QkZ`1ZW3WWM>o?Idu-^bsqy*z`P%;$SKwXxJ>+dG4 z5fyp!cSql`NMlbOnOL4v)v+_*V^lr=HBNdA9`4_<3E{Ty+MX?2-{zM6cX5)oH@^zk znb@=iRiZb8xSfk$MMW{^+vN53gCw$}v6eyRAwHAT@f$A8=)SNjA*OHtQLS{>;L3zF zn*hj)%##F#vEc~M{J?oT$Gu7ki01(|x6)>C2rZgP2YlwG>WMWW#KrlXY;4eABg!bp zu#pz91deeg9&V%PC62xzN6V-k0<2-9zdjuxGM|WoxJXluJ=L8H2$OC(JN)$${)R~% zyZht5sqxp$5^{71?1w`rl~gY^*;)bqeb#R{{LjKekL?_!05^&Yq{ch5-l2lAr9_b=I8pz*ZTv#|6S|X)z#-t@8`wV z*G=!|*K+UY(TM;1)0gUv+y3k@3cg0j<}9i22hww{|HpW58It7+z7;mE?3>16&U_HI zM_YsMJ6-Gc#+iy(9Uye-2c#KQyR)uz#xja=4d*FKooZ}J)iP<4BlOQ8LEzWPdX=jS z#WmFa+9(;P|GMS=6%@G`1Y%(iII+u-g*uJzmn#Tp_&L!$XR^r#xb(EZSc2HDSP*^j zjXpBY*B-hAwU&F3FO)_rt0QxsN|X&#ia`b(Lo9yY10g&|d-#BzX1QtMq5#vD91vsG z*Ky+>K0me~&2v8wAF~^I#~u%^kgCJF#vN%vphRgj-~&8h<`31xRQOgCzN!XmL1VD2e0;WnwwP7Sb8VZj&AU?*+$81KV_-5)o|I@k z2?`7qs-D!#o2cX>Pnis&DBxE0(66^|5=`|s06x98md3E0)RhVfc1Vtc@VW)4nx^b z-@8e0fVQI&3~4YGDg9#6gLVjz{_aeiFEl4J0jyL=oC+fIU#S0Q4RF~f#b#eFUXb2T z@X=gZ*vIGb-2?^y036N|jTpKgl!za|R2=@SMZ5IT*bfkxZpA;J_hj4={MBzxXq$#GDZR^o(=Wtkto8KCu7TbECV><*9>BOqg`Le$-}=q#kzl^9-oSxhtPSu zAU-8Ch~p>(I`+a0h-xoma-NRz4@`~N9Cc{ zBg^R?0FE$}dx7qd**+XP#&nrgG5Z&~{dc$FR}Clx=U6(()P~1>6YxW*YxOKX#eL6@ zyTWvN;K_Ek!-e7)sDHdL9w15f8SM<+*3cwxJO^qwSuS7Y|5)flGWiT17pa9|8`xz=n<-X|*$o9?boSaVqie2al&)yG z{36*VIwkF_BT%<1kmQ=d6{k z5O6sV?Qho;qN*uZD6Hw4`PWDS%tBo_Pf-63Ao?+|EEuvF6bw~NIbCnV1y!3A8GtF% zi~)WWC8;!2A!P-~y#XLf7=s@z9DrH=s<|8Y+mWMI-URvl&gUWy;spMD ziBK3Zu0=LDA%OsK9l!64zcYYa4vTi2N+q&Q?2SQyB<W2%yrglUA=HezJg5}x{VZ+&s|W&Ka3K+x3-7~8T-N9VtPJakHtUC@tPU!@MMOCI%F<;+tc}a zInFlWt7f4=4|~@A+FS}Dy=o+)TMt_ixch*bd@kSEmrzTb*+SUvo23XN%6f`2wxUk= zCc=A`M6yJSEtD8an#z(`Nr#2Vd=aHU=I`snHG3-dkHzj_ejU5lN@)f^Dp+KHIoP7l zQ_OSJXb?#%qFZLf8Gl;I1O76VwBC+?<#0&Z#0QtF?-idBV|~L9{W_`jf6@1E>L-VT zHnlTxc5yN_wEgGO-pC3Lnvt1-nSp?T;GY{F9s+s=CwpUMQx^hldIb?N0(uow4;KPm zIB0rN4;OJ|7eg0Q0v;ZEaS=&bdlOSxLuYFOPC#v?f1k+NJJ}lA5HS92Qi+cbP*2R> z&IM5A?-d6Dpf@Jgzpvn+|Gp%k*N``|GBy5B0ZB0i0!GIFe*L!yK;(Z!``gQZWTaQ| zbTB3OZ-D?!3&|4Dix@gto7(+X!~fR$M~?sZYX2qi|56R0l)rNPTT{l=&fLWUFe)|< z=D!26v~dBf7W85^0Ck9%8Ur-(U-kc0u1D5|u53I>yJI&3!&iR%-e5}7R{BV~R<%K4 zQF{3WqYIjvwWaNEYpC1)&j+#}_^Rnx@%?cbDRk&y_XYKDT$qyIf^Tki>Fu}P4^A+? z-Z$>=FQ(;lw|ZW#-ydT=y*|&@*}1ZWAn)eyzDl-aN-Z<~%(EYqdd|&fea`Y}R?0`K z$xr+Hy&Ym~P0HWoeqLN;y60|A`+YtX<$j)=ylidtD9)=SgwYDt@_m~o33^RnO zh=7!aX3I4)ntjAh4xsNp&+~;=K|U2N`pkLpQSEkv2(7>DCo5?ldxo-636JF7unP{w zvsr!=r8qdP;TQYK6I=T$Et!CiJk&;ja{y9wgcog>X&C>JtPD-i1WniFm^5s_O`rT} zx^$B{!*rJ^WX_9`z9;{&e^(OGW)*4G7&0M7)#&Uzd)Eb&9&188LaWKvpnOm0XpQ?k2YMtmr$IzcRxfTm5H~hmn2Nu>k&QQS8vRD6aN3G*p!$$53sODo*d~>ul6y z1pj<{;~B7vqw%k1%>f)z7m}J=%|AYMg|crY@38WBO?Ew=%}-;<?+2rer^Vi+w+h;g<3htH2XigX7$r zePhS|g(yotXWt+Fsv0+U^|F_q!fZ=~l8{ePH>)5M$A)T7+bJCkExsQE0Xyx(G|8g? z%_^FY6#uNE2+YK(I~$N5$nPk2nBAGj?DS52C!#-tgf-fg6(qk*yaGF0QJdL6v2PgN z5%A4c#t1?uin)U=toc0f4LcEkL9{E*LU-mcl@oIkEd*jP{|66rm(5hDaE9p;f4UK7 z3DD9NiFf}rVRRNOW;e!rpI%-9hO5YwN0X57AEt`umBOSFSMS6#lQX&4FQShfP!0F5 zL2rOfixsEGW{en}=QmUcXM{-EN3%%al^38{2ILGjvr-g;AV!Z}7pV=^fEh3jSlN(!W)rQQl+aCdy9;NV7hdw^@8)b((&r|YJB@xjxaf_U|=xAB?fAX^eTO*6l++!A+S3X`&2XKUzv#f?&?ofO-(g z%MFtQvVt6sH`D~|0vk#-SJT-86x9rX0`>d;KsdX`34i>t;v(MWM19MGq--av|aBk&3 zejL%dZPSVi@-{6{`rYHr(3k8Br+D8YU6rKDSwxkuh?%>{)vRp+X^C>#w-UrFrSJQ3 zX)CyaUGmJ?GLj*cS&-_Yr_aovWM}H>uEJ>omynyD=bXtT)D3r;9cF>!ZB=%{Ux`QCU*xmsxZU+3i zUv@{~cyi1MzPW2z|A=wIL<-3F1Xe(ye(t1_3a1Xe@SjrrAQkSupyo67G z=I=BG($w!av>jx^`5|?}df)s-WE?vtLl*iwu@+R5GeLG$(Rk%wi!Tj4$)A+;PfvvD zUBmyt4xSFO|6m054S=4W^5+WM$X%UV`yv&|bK_*9=kx%f*Gpl5}&adO! z$5i&1n;jy6KKt>D0e%C#WgMxkFK`&#RjHXcGQpW>d#>O`f=%_nCK{p4kTg~J69M94 z0WkHX(CyA3qS{Q3guzlg5b`e-E)?~)1XD}>`B9I{K;n0q;km5-$R@hmbWrkKm*8B< zDhgE^O*e}^juYEQK}i6PKxBzQ^gfoEBxkK`N6FCWWdEr-R3eO`w=cU92MOEYi5ZT^ zOXQ~gv~8%2Qsqr?G+3)~zc(J8m6b=+>4&*+*s=z@6pzzjkT#sA^qvpr73igDQ-bbu z0zPEM%W2ocDsyQPip#RZ7rS03)2TAtQbiT;9R* z=PwhDonz_2==Wl>!;nouJW*3IRc_nCWIS-wG-5@SZFK<$5);96wNd7L^%8Nu%{=(~ zpe{uOX%YkV9a$Z(Hc=)uu`F3>8X|#Lo;PRMy0!DlnV>L zxs?ji|CoHPid~i@#O_e-%9MPiE)HL`XyPA`;Ize9dzS5W3{VtMgQMQ>phr~@&g&kZ zB@aqZa7QcJELImk26;BRYEWY%`2mZ4E|Olpy+YSWP{l$!(>+xIzH_YnxDWDP3z9L!hOVav+W z^kQ^9tJuwn>~;YBddSVGhEgH^cDM0d4gm3^l}u){#dmc}O2UEt^z}k!piN7S&l7jD zhB7Izlw8Uz5a*gE#)5%fs{p~}Err$v>Zgnv_H#^E2;Wa~Y!WT;HB?j=rW>XQituEGN!T*;Lb5vNhwDGQ)wXyrBkd>aLB+v;Cu%G*RMOaP zq)eYvu_7ZB@1mzPdKsZ}EplaReq;q~$j#RVZdW8ELQ^`L-h-ZwFH1C-62jL&ngFvI zOw|_ymPEy9uB8K{sx)W=u8wecu2GarF zK4=mL(5Bm|>jj7U@d7=;ijBOW^<<|XI;w*YjO5wtIkzEM0yAD)aoEj0Jc7^rPV&_a zP`as4Njm2Uh3et#{6Q$PKUvhzKW~YMlfS1Sl6vk&>_hEsY(z@W6S zmo2B&RAzAcC6AAp+Ka)|D6J%#nHY!cGjZ61u$iJh=C8iq!gKweN=x;>E^EI6do2Da z+EJ>+g=3VCO}Ex*;oc6le|&Fxz49`Jl)^otE{-GOZ076!TD0HxyLW#n55BJlDS)_vT(eTm z|qn9A#Yet1iKvi9P*uitxP!eSlsKU!}hFgRrd(#(j}lI%X-c(=aG|EuSlu+xJq4 z6NQn*;3H4}hu97aVEbeknE>WWdr_qE!)m9*Ink+P;%`G1blbL5Hp_iTA-W1?8O-3# zggzq(Zh=0DG2eVV?}feUV6qR*TKbe|fp;Z3@_r34TsN%(GhEH`eoFIxIug%}=>I}o zga^{;#+I~nm+wmNC3wypbJ1x()4>11E#}&1(T^(^oE2;Ang_KlZYd6-hknq z`#ByglZcyM>`TrLUo30J56st>?-HJ@M!Oe%%ThlLerp`ZM2sBJAm%U546X~rN+yl1 ziok0G+%8}xgRX_253>#Whdf|&n}}pcr=m+cCxo&M&K^9V1do*_Ew>C zH#J?7X?pc9$--D-$S>*vcTDR%Leig`ni|2!jY+ zr)3>;5`k~_{eaS1OSH9wnI{#vWrhv`HY3#~&?cY8Ws;1#bp!Qw*id&h3mFEw96bGP zIci$*=?UB^q(S-HJz#eodzO?bHdm%N23`?5Iw=xL|6S~?w>Uw%&Mr=jVt;)<%~hot zxE;}TdT_-5&ZFzs6J!{8BbxdL=NV!lqb=57AafnREgT$z-b;y;H%|?%lGK{yL#9_M z*6GG&;tZ_QG(W5886(HVdM6R`D?OtJ{cf|hr|k6e@p9U=vh4f z`!s_8>k0ptz*qJO%UiimKo>GfgQFDxeC?7S-bKoT?$M4^&)3bg|JzMCKcDaOi~Th{ ztto1@8sAs3!lzQj!<{@Emd1s17?GXaAwBQcyS~r$TUt$;wB52;p+rmj`{C;cGnZ!e zEn()g0JfL7Ry7*BTqFY?o5c|(963WSCTXSqA|TmapUzPHzO$OhQBwr18yUcrhq88H z{dCPFbDR>JX1P5X3<<#lk-ItLmJ0+M(Z9&9b|W_r+^ZFX6_epa9gpRADI+*Y0GggiMYP-s4f~r}GO8Uw10FtVi;*8ufNN~5> z+EpDh(N^QUx6ko@yW-8)w9O7#y7iMM3Z}}~9TwYnSP*SjegE6l0N%xL7-f#J^qmy~ zJ&a2N+$I_?MPR!LODcQ0hD&}woVsH_HbrOB(B(wQT9bYdbqG(~9Y#{|^;Ij?K8w!E zss;l~P49%>wgL4IhFdag|Il=T8lR!$?q-cV;8`;ZOX)J8=TkiJ&6=;-Tihs5ZR)O`@~RZI`Q%Ts|4m8 z3O_}X(ED3O(4>aYZEJ0~v331oQI&HMw*7m&`i>1t4%M$4JIQfREF(4_>8x_vYs@la)Yl>X2)!9?0JuQV}-rwSs zHf^q;*b3cVp`nn45TAG*K+xPY-@R$e^t*$`!ge%K1AO)YNvqnbZUi-!OTo<07xmn(<=A=FB>fZ5~&V zH{zN&hyJ+cN-e2=Krdt3hc?@W+p=MH!rX!F+IjQXN)w>^MsgD#-wDhfLDT9m*Z4P^||8`|Bd%XYrhzbybE z42CW$Oy%7zW)cL5$(G`O-FuU`G^tnI${yktz#PfEm!JCN9_JTZ!j3zw5FN#1eKFd8 zmmmLxZQd|{v|3}!(>=$sTo=<&hL@2uZ%guZ`2CGHlx5j~X?)F(!J0_*R#evDIt#9} z0`8PSuG$j1&X(N7OFN!uI#X&R1fqu99eQk6mYr43-$4eM1$P+>4b635)WqN{Eb&4P zY8wP=IP=lt-j^rpXag_a%{}a90WaRqwBq?nw(N!f>TNL~&=Up<6Wzrnfcf`3I>6gm z@W!VT;BZ)X*=Y)MNQldWI3mO;3qKx6hw9IFI^oL-b}*Q7z>iyD0+(|U0wkV1{y+z- z4>8>TSOrB&SL_P51#+x5?CQP%ne8|1@{ET-7M}<;IFrer3I!tCC@h#Fc+N;TX>`6K zcF9le4&6sU&=jA$%?=nMAqxJ64)4iDWX{9D72ZFOw{xQo8d-{j=TEHQK}EpxDMfGt zJFs^J)?j5M=}uQL-Al=@%9UU}L$I#_p{nx+4&R@7G$0`= zyW7H9YF$_;qsHPpYa#8_cM6oX(-(J+5p8M)0WGKEy|i882?6oAw{3*rz#ztQuL$q3 zec__6BerDoGEs4*CX(cO9xXG2^Q3zuIoCOow=w90&x;$tjI+WUljS)>3=H8We{V0P z$g2ubaN3RNj^s<9r^QgR(lAqClgNx0Q*{q!yF364e?yh~zK;gK@RJT51(#Z2`4Rk? zzT9SImySjqg({`UK8C4q|FBzGzzvXgoKvF8Ur=+(Fda@4x}IpfDe<>i%P1BC>J1}T z9ZD_eHb%VE+KXKic*I)fVimXdWOC9Wi)iwub=6gNtf8rH9RFVZXmxry67`3-O5X_K za*A{TYK=nStoJaXe-`CIC#m?uqu^dbemn8Tv6%>hM_x#^wj~BOM6en+hnMz-y~gQx z)2>f;5RCET0knt&ag#n?me?(5yh3S zdm(s$(x#$5>CwF_-F28Gd0)X?lU=IGP4v^;&|a7!atL#-c+-Q6t6w@YV_#+N%uFN2 zvSV`4xr%_otEjVGAYor^>_luL#kL}H{P7S0rT^f=u2*Nmj_7q&=jz8D&;kRQAYw2< z=&*1I&hr}8E2>wi`QcFDkzx;qu?dVYIxb}2qxV{8$4V$26vDn=hc%RT4dggghHSCc z4@(=_x+#)9TYYNExXW$Qs}4dziLE*Sa$5yObh(_X2(sUaEj(LDa!LKH4yl;^fpvgi zO}koIiedNI!~^2U`~h%zmu1wxo^;lNU5NGJ1B2SZC}=jjQM*zw>Pp&jsbk$XHI;Ak zBH4mN9zrPx%HMB4Yw8L3m?}cz&P+|qPnLGTrG`;%g&}O0*^{pY0#D13x#Ze#DLyB3 z_nke@M{?O_M@!BIX>WcE>5~ysIJ{Po8hPmwp}2gKR4vg+U4o3}2Bbikv3Y!_k&Qo( z6e?sgK9l#lVfdq*;9Wl&5Hw#nYW4l>J64S>DW%#*35ns+`?>ddGlQorZvt&`(iuSVUh-Jz#L!A10KIQ6E~T;Wr^ac%$5^; z?fYZ#QKp-$X>`;)5wfXTKy}BkoY>6VU z4hPt<`^{Dap0$kn+0~^|ZyhpHP`A7(l)jjp+1I(=&+eO>>Iu{}u+vJrutl^kBGT-f zu1)K@^F9zvU)1Cg$Y?AVe*M|2q4%TF(cGdaD{@FOoQNqCSVQ7=G>uwi=~81L9xU{d z`aN8Jj@6&>%Lz1^x;AeLcT-*vXm82~6*|Tr6#->c>=DZGHN3p%0a`ovFM_mxgfaR? zTKc%KJYgWw`Ky-hVT%{3D!?nyxEqI-5O6rB&8QyuCU%4JkcAt)0`VSvN_vPaB~n zD8zGJBh5}AA?2<-E5jiwpKLG-vd;X5r5i)@=<};4qTqBmv&rm^NAst*h8ReqdEcen zhyp>-7hX?5`nA5E@4d{T5Wn)4a1shx+2J^x2`3WL7+s6ih==Mro8DvEiTu9-NC7#M`xFD%Q{@)Fw-Ly+IyjV@W%v3gqI?_tdQ z@h8f*n?ATRi|%26WGC?0XaQz-WVZM>&!mM$@T(jzww+jq;Do(VNUHU&uTT@>mQa46 z_}^H=Yi&^CvC8(`)6cM5C+9W-pg^HAx~+_vz_z}lN<$udz*&AbZDnkr$fnHG9%M-D z?se$p#3OgGQ_|HL;68MTF+;MlX`~ z6i)`u}7?7bBa(+syGDsJa!9o-wOjOkDrrm3rVJa*9Lx zQjWsXQ2HmuD)MBe_GJP9zwi}#BGKFW>m9^ zYX~H;%Vz-2-ybTX6pSl%SQF_MfT3VD@+)ZYOB%4M*S!X6|X? zsm?LQIpiruc`9(p`M7ycnNl^8gnOQN#8hQaOq~+O85qtOQo_Rc6?`DAfJLog;jo$M z#_Pas7K}K)X(i+3=T;1pbM&3jfJewc!7|aq({}A=!|ziXVg(8&84V0v2Jk8}TM@*xAwt@wG zn-%X{-S>6pPw*M9em?8#Nxern&v(7{x@OB!yG(QERZW!iErz#Y<{D+_JeFN4NHCo7K9Dba5bDXn*81ES%bm^iF2ewKT0Ot-#bj=4Dl^5aq-T9wzF+$5xC; z(EOlNkH5I6`Cx+>j&@<9%e`CDQ$G{^+}b_C?;|X8_Q|5P;G+I>M_QQusAE7qT5}XeNYNr#GW+$cSB{3s8BCnWqF>X%N5*cg^Au8-%He>%cr7> zU@aR#zIr|EaTd79!Q0b`aT8);7dUdkZFdn5|2<~%s$P46k-n4B{#38PXWuxv__-?Z zahjfE%h7naIgZIUbn*wQpC#}_lRL{@(;0^jE*X2>4s$AzT%8YuvLm{zGR{Tf=A#=- zbodFy5`S^fvgXx=^#{QcP{(_|E`PDB5_KD$m>})K@xHqEDb2C)82&x`sO_6cP&BPXx%44X%oQ(3xwP0}Qi_m5 ze?uItL>9yRAt|6$iLn!5aAiiZU3jp=E#MLa7R>l~D5=7{H04u!u45v*M!0cnsuO~6 zN_N~5^--X}*l56`?+9ah>0Y_2snCrklYwB33eV+Gh_D+;hGjIdd&|I+B$i*NjA}VHaMs%tfRuZY>L!3FnR##prIj z0ZODyjoIkwk#sw|(^IBUJz#ZU=B+Td3nF}}?;UkgH*`X|BM6GbCRw=9i{sdlD^3v9Q)M5||Gb&GcC^PJ54##RQl{g0C|8Xv>xYzsCfDRR^%pQ*-{dCz= zwolqiJg3Q2mf0r}yQy+k?hxD2Mg=&EsS{l&c&gh3+HkXqNNs(Ny<7LK^A9_%R=qV` zk9HqS5zaP{IT%IsCz$Ruq7f>0W+EFd)2y}@Z{l1d_ygyj@p%9S~RG>cOge=o~CELKe`e6A0 zroJ1h)`_+nJH5|3fo-u4FC5@lXYrAaZkM9lo{Grc&5q*IG8r~UjtHIl@7!RJV*0Rky>I-Ji#2I$IYmXsL&=z^<_zS}H+XI7k^)$qP!( zzPltk`T}cI10#2ko&1X2WaNRS&w24KV?-+#o~+{H$|n@VUAsQru05#F9}1shQC#c# z1-;$YB(g)qy^CZ4ecPrc=|#bSz5O1}Id2oYv0F z@uBOyZHye{zYb&fm(nbAX$t3MFG(sK zad7d35h(6?_QYXWnjuDa>IYj}9=z>ZTf~pPP}?R_=QxC!O9uw|HBjSqyDw+QYLj}` zLoh^mRK-5mfH(g1j?8$l8*XP7{my8l?)5q#*5GA=Y#i~)um|sw+vnez+_SQqi9toeG6=)rXjnquRE=IWLq&N+EVVg+`MEkTvN5PaM{B1 zWmQ3AfW)c3Jgm%L#vW8FjIWr4Mr)^T{Y?jB;MF@2Rec$4ioF72utd98WkodHF#dCl zNY0i`uQX6+341SMX;HTnQ3k@*)b45^Zo;5y$>K}1R0Q^%Bh0!!d5JqOrn0HMJQkYg z`Bv?afV}|(zomxhg8=Y~oalMnJF(|I< z+BV488{y`|kC~A+@yg28L#U(BTtMcSUGtiQfdYH>lI|lxw805VN z3Li3ZNe4MAi5<$xMs1F+rDO5(87TDw{~($(THNLF=qZW_zF^azv;U54AZqy(X<}_D zVZV?Rn8pG7D&!>+U>7tS|E>0C&tl{=K9rhRDH z0$mN76H#u>+2jc=iUg)5Z zl|x&eVJC23nx9XvqN;O;HHQvUy%FVx_4Q9o1C~2<9&PpPPMHUJq}7Qn!^ADWa1il{ zO2=y(SHsr08RJ5*6f8*quww1aAkzY*u)PCh9k5Jr19NCO{{zTef7qSo%EMQG zUdUip13Cw&K8@0Y0;%CL+1TY}=rQ+3H>+5V-abcrMeOE+tfbx|yalKYw^@(O(l=)P z!(b9~?V?N30&R5s+D2E8@3$`(nbQEOB|fN- zZ0-M%B+KzXa6$ize5zn*4&Z#!D;PSN0_d&(;jGe&JK4KB{N=|AD+Bnbrf!zTfFmP? z2iv5Rz3n0bP3j^4)fEJwzwEsT+r`^Bg zTUk>ROG6=h4+8DK#99s(CIVJYR=|t@ksKak2zxj**Umk@IhJ0Fv>)my9gTbWCiVjQ=p4h5lQ?02VR}3-e!<{fGJs zD8$CW4!HmS!Tmk={T)}r?X=Mo=oju2#ByY4FHi^UZO9+EBiMc1VBop4%sw3%D6H0O zM{R9h2)r>T`HBCV01I~bx%czE^!euM>%H`P^=#zpskKm zeXsZZVGsX{{WI?CZ4F7q{|215nWzSrx<^%)(6$+KlIO@Xqqbk1PQ`rbdUS0hu zmzCtB_m=&HIYl4t^AoNI*;#vI;g)gj2$R_V9g$`+f#2*Urnx1)_wz;m>jmc*eaEL{ zIA!rexf0*)Q4AWsyro~2&Sn z>E-DzHPOEG&l=fl>7Zmi^apdK-6}KwfNKBvwtD{$8LP6~`sJ8dZK=U!YYlG>Blmbd z|7oKbhGmkaNSqI52s*&IWpevm_mm$uy6=_owZ_0XOv2TV4~>KNe%*VBbPW?6jlMlo zLm*B%cXlt_-caYYOIYdUF`Mh(t zc0?R?^C@+<++nxy_u~D(?41gG(u67rsb-6)Awn$Lf|~*hLBTt-000^ZK3$%6$P6uklpO*KRwy&W}@{6 z@>X4vb!@{&f4O&$V*wh<_=B@LHkbThb#4Br%Fs55bji=U*}6KHkY*`+IYAia_2o7l zrlz%-$Tj9lXC_-|0~6m`a0#>oCVFU-YNOuX$FIJy*)-00{OW01VM)iM&-z0R0@EL? ze0d3u(>zn)JH#WLX7kZB!xAWpG$p%2jz>R>{`Hm4xK_7RK)Zp>8=fgkNkZGZTm zE4XBDuhJTs=<{@i`CtVy)w zPT}>Z-(Wcnp01L`aVmD4}tc-WKwJX++r2 z^7%Ty%NC6iYad(XAD49VaL>6kF8@uC0V@rb=4@AIyTf}_&7SN9Yv!y@IC*|k}da<8#09ewAgK?5{nI1XHY|Z zs-sUF|3z4A%nS=TpUy<`{{mP*r@sqGcyP?$vG*6#STBg#_TKMmx`>)Fyi5Qmz z{O0!h*+YO}GHeRAh)~yRrS+~FkdS~tGYKFTyhCL^P3Ndp2St5n$pboW&GA~z9>bvrc_^(s;SRy-9BsEEO4#cdc$&5kh#!m zJs2ym#Rj28q`dYWmin_N^a%;ms@UbVWg$%bz{90M4*|kOXt9rX(qb&%8PEG9vUd`c z5(4&aV_GY$WQiEm;_#J^b5d>%OP=s!6Zl_0uwSX*9Lk5*tbD8!w&aM9zOJ8|BVY7T z(#aFN55DlfwQzljc`=N_TO;Y_5wKSUgN$iFQy3a=oG=#|fs`eG6Pa-x4t4 z{}!d>TSLD!k`3Yniz%B17!fa`b=p3tekybFmR<+<<5g09=gt9jde2GtUQNYF)_XBf zG{b$a7h9i0IMGx z*3fv(ET*|ewk8lD!s99$Yrr4xl)f>re@Sz@zrQ*_-|!uw=d01>CzhDgJd?Qb*A?D*L9UxB z@^J8M%DoYW-W%mRhxF0#_O15KxXTI3Z3TWm!05nP!BKD}jIe~k#d|wmXKLzhYU}>a zwe&Lw7a+9}5dx+-*S!oE5xmgWjj8rnie}^Eu?PPacJWiMjuR8@W2$7Z8%q_(VlnB( z#YSDStf-7TjUFw{ziW7ZQ)PVWyIlpo_(kFyOx5Dx`s*c!SN^(*)@j5uaq(i)%6?JZ z{tn{(%+4d&T25kF6`kwtk=A}%wCa7W_1l!5dDUIl4M?l<%)^o0829o3s-U@6?y>%QovE}-oNyKU&-6E=Tl&i*-wQKWI$ za<=Q05O92a_0al`D)J{Dp@8u6+fal?0w%9DxI9Ic#BIA+LxT!M9Eu~oSK4>R^VO60 zhxscH#YCK2BcO_Li6^y#?XG>cj$5U6k51d-j~Z0Vn#UjJ3xCYx3+ymO9Sy;?$rY>y zR#9Lt7L3NB@NSwFmSDF?T$P!pzw4d)>o?a=e2D;69L)uF61Cy^3;~>LSU=i& zwax-L9&5Z9t@utgZiD_Erux-SYCBJ29cB z&*k>d|Ec?ZT+Q&u$16&7A^-Cic+c>iEnuQhxvBasui@g^1t!;OrfK>B%epU;fZ#k3 z4VN_4*0vT53jZbg`~njGj=!*05se9#&wMxhQ^=}MOcW*Er<#-9Dx4Tm+Z zSL9lF2jTYythEsZ8}i5iSlSo{*7f!zn8R*4AQu6QGbvdo9xY8kurLLe_}v8z;t~oF zugI%mg$&&K{mBKcOSIpe<3MNqxes&6{0UEzYeEYwLd;|43#5XBG^*nDk9%SXzw-eh zl9F(3eJ4%>TY)!aShong7Zl_R3gB9RYG9)M8(|X6?Z}**wlj;V5jXm(2`ROtQq#A1qQf9DY!7KIxNmgqy;A0zyrlU|9PY> zbAcf@ZwcFCq!N1M-7r*wxfr+}4iFomu2}3%&+MX6AM*z154tnmqnN`92~Iy1Dr}ZfOs*I#<4h9Ly@1a``Eu(OP1c3{OjYa zP!kcv^Vh*49nHB1U#Bi`%#O9F+hd7p(ZRw`R-DDYLGD-(yZeM%4gK0k#CR+#42t{L zxO@nXJ#+_4sO>A5(${_l$odX*zy|MNl0z`n+m&FN(sGWnXNm9QUKua z*PTBJ#@zN|bS}mMN8ZaugK2=RJ#D(<KdcJww4!idO!&`sGxw!w>M@S|FseYfo5~bZdj!)d)-*|R%1qx9aK>nwpN4_VsQjg#ShHs$Aw3s(czJ*+=3wvrjT(x#vdDZ_(8F3RTZ zmKawBO5NL)Vp#NEMlJfmum?H1lIQ|yLVLj3i?)n5odVTHc{*AkPP>40I5^9AhPhs* zu$>Sz=@QD0mXvJ%#niRyaWvx_j^O@aZc}K!u2^qbuULwnN-~|N7(CIOH5`!w4nT znEvjTwTcn%LX&9PSkf!7T2v%)Y3u<-Zd+hiXW=d3t$u^~4Opw4XsgVl0-BRRB z3^Uk9Q9%?~zvWdxPF9m_k9H;jU!OBs`Rv%G>T`&N_KGAwcOj$8a|B>dCXT=!6tjRX zxWFD1WI!YNgCL|LpB&XLe^??LI?wP{oemaozXf2=Kg3e~_xL+QQael)NT0T*31*l74(AT*%{2AIMC_T-PIQWTtN6bJF3CYbln zOW>+ynAsi7xys<@+%rlzbn7)q{jy?_vNFJ76RPqffXUyT6pT7S7l8|W61f%D;RRh4 zT$f2B*k<={mWI>4K$i*dM4fc=h41VEf;j`s#s=`V;Q6Wh{G1JY)AMtFa{2}CokNr= z?=Txgg7!>^OVyvLLyupo_pwT1u~CC}Ti)LEZT;-T2z&ikkJy+=9L37q+v&sd-5(9fAK5vrx~&}hBSVPU?h zxj03tMIAki`7f}m5j;6lz-1S8g{rL(t}tmB^W2!Yi!U&x{cFDCB257PdS3)hvJ<8c zz4H|aY}DP5wm4Ydoxh2NluwSBofC&y zrD5;gH3yxV5N!86or`y2kpOdauu0!F*%6p>e-aGULAe9qp_6?;v*>`zh<*z!BFKPB z@2;UJQ)yXZ_6tZJC!n zx>(N_*N=o;$~~h6M$ks+p(F;Fvl1!ppU0wPk6XKvQr2I$>|mA~qvAO?9gNztL8)qB zYSK?jVYi$`Jx0a`i|x&xRdZ1B+5taGOB@LK(bs+X>yKaKOEO-Q1ABmkIYqM!keXRw zMGrj`rEutq6k3&!EU-i61F)MGfbO~2yajip-r7BjkqBTlHNXNBtj7SehCBky6z6G1 z(nAmDdstTB;l}7;1uI;X0d{-nEwBX;46m1>R0Ig0Msbi!Ww(q1hVCPhH#e{{c0Uu= z2|lOhZaMf#c(um3K`@O4j$XdD93_7;<{X9@lx<9j$#MEf?q8 zKQG#n%+$c9->e5Vpo3Ug=^Nuq23Uzsw~pHuU>*m^*bRW`07n%XrRkp>LB5#UhH8>& zr&xU4OE#8XVv9a)IJFSV(;F@!LFTeJu99NOC_!6>u4-<8j0XZ}k`h38Xb_CMWyF2I zp5)W?oV{X0bb=+Tc6x#9hf%<=!4wqCT`y9A85bP&cKT8T*t&F-YjiL}>rXHnjllVW zwv79mC39l})H@eo<0gX1v-prI!be`P;Y|cEO_dh_!jd51^ttoBEMWJJda3$Njl=}F zj(qtt&LK+_U~~1K4=^;DX7ZL3n@WuJ(1tef;=(NqD}e&9g>mPs?=$ zfHLfIhc~@#qQ%cE9>%G{c%2PQd^;t+1^lWCc&h?z#n^pR$uCuL2~u#0yoo^o zvFh^$uD_6j6V~1sdw{$rV2#GEsdg1`FE8ALp#%Xq^#*AZdNGL_>`7&a1(p`lmzI&I z_xxrX5<7AA-e8L3S{~zU9(s682nHUSQ_iWwz>|Bqi39@=%_%22Vc_AL<|I6{Awo_> z>{Pc81>T+ur0LPX#tlNnR(V?T%4^RzAuQ<4zk6TDAeDEV>C?phJ)wkyoSvyC4=Fx~ z1ig#uv zq(PB=!Z_jNY;a%zSZZ~{94|?LxftaTH8=(9DoHnNcw7!RSvE<=S#?=o6?uTwBB!Oe zrH`h1*&Ss@Z%JPP#?Yh#gtw9e)~HSbU{i4Mxa^>w-?f>2K$%M71$L9n07h-uO&|aW z=?CEABHlSYN(q|k1YqN_tk4e54eHNli9XB>F^j>xVfL?}a;X~|`74;h(Nd3U7$<0K zCYGb0DknXbW0XaXue}v6EVVuImZTdx_}nSwAmVXbH*oZ0DY^`@ zr0$EBDBy#enb8J2W+*rF>k1&Ycud%}dt++L4vzkQv*S_O_m1I^cxP_9O-{Y98!q@a zD+s&p8k{u4TH}2)KKB+J$QJ~tn3^xqHhb z+m)J)WMGa>!4|!vjL2w$-5WA+h?q&00Nap$rfH!X-Kk{kGpjrfQ0Fsi-wmfV9Mgv` zM&N|#GiwRCpC=mm74#_qZ#%l1EpQ#^X<(zKV1aqsh}ON;ILY~`sWRvzFc=Rw_p5;} z24Oz)!9h++VIy0UAPJ%R;qwsU-3~T`)SnM_2p#?DdRFNGKwsPs)Og>Dan@5QqkQW_Ceh!W||oEP!te!+W0-g;@e z=-H`0&I9@oZ`qMsh+y8Y?T*I?!8-iKJ0b+ij1@UR1WXd_2iTxI%TS#9CkIk75-YoN zc?f63pzVh_RgDCDo*UGb#hilxX8q>ciLMV>PbP^ytfo){SoP<%A026sVl&+rv94e_ z`hjyKz#d!Q{Xi-LIJSmnGT0tYYjM^u!yNVKNTL%5rhCw1$_mXfyrVJL63pNLg`5kl zd9MW$NH79&W6`j_RYr-j0j&JF`y_dX65Oh(l=LAQ=WZAwUh%?>vp(#@R(?c^ zN_-nnU&%1-ZS2orcpmkvk6U|hClEm&w_5?nKq-RFA4)R^eHo9fz8msnt!aNxN2tlP zM4hLqgK8EtfW^S!4f&qEpTIc8`Yg5$4YO!!itTn4rXqsHKUnCLK$ja+&ERHL}3?7#N1?QT%4@2(HL7`1Lw32KL-UQMNdEG_W$y43%unADpGBR;!q6T8H{1s(!Fn z|7Pa97>dZT!Nd_IB&z9-l~-H3+ikU~fACbmde^6_)(3eib$vRg`qw9ZDvF&%r%Kt0 zc`BblcGWX)HMK9$snGVNRL%Fj=#Vbt+-}YKm%sk_HQs9$(@lawJWGA@jjnV!VsYQXLp_@xceR^EDqxV z2UNiQo;bm->MZYQz?MJ9J){NZKFU4#0g)uMrzJ8NgohpjN(kM(yZ5zu+UU?6`fqD~(?WFB;o{rZeplLLSW)Sl}x*iB(hcl)COQ zJeQC>qno=S)*6Bn(rlP#RuvsEFnTi>NQrphQa?axIpwI{pQImrc{+#nvBrCt6Z+}x zWF+&MU@3>|5NAHYY|UW{{!Mt8%?RfL_Y0eR3n1@CFi&|1k`SB_wc5O4rpahV2@4@; z?rRHd?gN3#HAp|}@!>vgP`Us!``&^QpH+yZH)nFHDm$?CxdW8xj}+%*Hs5hD&0a&nJ-qZ989S=Zo*eXOIK- z<@!u#;u)2ni6iHexeq&uChQasEhpT1^FwvKXWO{eCrQ%8daNTMKPbB10Apz5+8J+4 z?xFjOzT3{eeP5oVv<-aB#y9#oZ9ftxf&B1HJmB85w?5ftzrcjpfj<50@#F$5_7=A@ z4zSOC@Q2*_$lwwE=j0mz%h-pU90uTUe>rc7V24njZ$hnOzHQz+o^q)^<3u!DdnN>~ zljj4j?bP=t_19hER_=a~7%%5%LF>`{-WaMCYaL1dOzGXG9i{DH34(B24T3>yKaKV)Kg#41{BrWDcfv5MJWz z-2z8yHw4mlOVG{(ehxP)fNtYb6LT8K>=V3U%}iuf7zJWjOp#bRtn1nka{C7LlNp|( z^XZ$>w(lt6b)Ma#OKm&AC6l;OHOC=fGG7kxAcQIo#w@y3b&Mvt21ng?+7v@2*n_!K zP+%&Oo6FdAXV{gcCDevXUSgVofd@%&u;COu4JV|n`-_WxfID1$Bb_0X4gj-xln#A@ z0SxU0`5IEre}maO!sC+Zj`GG5JaCa8W+c-XK`qJrNszFNz)&xP)#A}+9!q^l23vyW zm5I1jnCtJB9dXnB`6gn_f`Gl+&vD00Vs%De@(v{lz-*CpovD9hn9+^5cvfL0VTN@Q zHwh&Gxap2#kqSXZi`j;Qi84WjX+}VElK@!z_VJMY+Nk|2PsT)^I5YvwWrG2kXA)e5 zi#vl1>J4CZ0lQ8QDG>q_=0kL3d)RD8m!~XAvh`;nsV_GyLM|qj z^-jWOZJZ7iVkuuBp0v?aJ#Z+3-Im$9ru!2xfx=Hg3N&W?gsBEsEMmOujj;G+fXWwO z4qICnDz0sU$y;V-2t(Xh*lIx(VnH|4cMDwZC?mnVW4xaB_fD|;y^90^WeAvytFObT z@oAY5KR=#tst)_^9ZGhJa_2DNXgd2dA-GFUmE}zP1mi>yatuFG1<6k(JE z;u(kQTbRC+0K2o8wWVMLTsHzL0(#5RTP9dWj9*#~v+D0}rX4Z9dr#XJe2){>=j~3* z2}Kx+-Mu>N5H!TsF;<{L)IwD5mHcrU;M4XEJtR%xo%+1c$9AMg7TiG2? zOW8-)H+92Zo!id5hG~2Fn2zmrM)a8V-%bT0Wm_t@at0Pa^Sft>f-I!9ir(;bfR_^@`i%CKG~FSbV3BykKKn zi-bsU%S?x@isVGb;gs4C1M zyKhan(+#zR`zD63Xf!V$2VtQe{_B!NSn@~;3eZU41%HNK_DSQh0%)%d+KZ5j4q(|W z8&mG5v14j5^`sKmZb|1T5rQo2urr2Iu$Z^2XaMh~3^X>2%5ZO^Ty>a5TTrpAAO52Q zeFB^oA&sp7{cFm>tHp5BAVLjbi#vvZK2-o`ZQc^R8~I$QZPqEb-f12e!XC?)17 z+h9rnW8PN_^e6y(DK5bkCP-?Ulfw?n;4_%kXG?f@{g%{yvjQZDe+>`R>Ro>_|r zFY?WL;C~3PI0!c=h#i&u(^qrAbs`}Rt6Sa|JIkO`g|cpJ=_n>*!L>%-5K&#JJ)i87 z&f)GHfzzWt!)%hV>z)u&er!;tUg43tkG~M9!g)N_o1CZ$5<|QRU-7b!?Oq~e2G8{n zsIiy}%%;8eWd~>`-cGYieOj_e-}}ufp&WPbP;k7%WQvveOo&0$@6=&nL4wtbNQnN( zFF9d#K{oD-@Ey)#?-F(7rHIdBY7phK@{JE-r=*x?#>H5nv|Dm}PI6sRrsv#*Iye?Rv|? zDn~F3x?l;%uGZDAxZg3_5|6{@i-=tt?dcot0^=FvI)(oBv&rD?x2dC(PNMX_$&a*V7rSke(k$%IBv!x_f&MMNi!`E-p`exW^M zgnCG)xMyQAeb>B^DXc#Psz}^WA4)R$Sh`7Gq0fDm2EpR7UrPx89c?#`Fga~^ZVLP0 zxqH0hbD#MT&mC!VId-nk`Pkr2obx0&8IL35^ghp)EzEfaeFgoj9)48MAAkH3uJAiS zl1n%!NJ97*T3>Dx=}b+^;vCHouT7!iqV}2 zu%Q9Kpr(F;j7>dsb4SZAE+z_gINj2BM_oQSpav(@fqDvEe?BB94Zx(?R{$nvMH$R% z;9x;?6u>2&O#?fF)&`XFq6Mrd^#TVFfJp<00A>d8E-@?r2={{O=I&B@=&vb5q3XEOQ^; z#H@=bXOlOmEn#CC@%bj~dTl(tFW#>KV#he~3=@g;m{D_k-kv*zj~$@d0%TFO?szG<88>K$(9tVwx{b3)0I z`aL6f-3dL9xx?#@Z04jAjuA9C7d>&_m~`)?JpA(*wt21*jw`cMo~ubuS`G;cx}G;! z#urcm&j6|+Yx5dxn;F~9l}QZD-c;cXiRt9FuZO{UvZ$mqinCp&j;x@-1`AUl)+GMW&h&9vSLl4U6c{P7 zGiy-up9ea{B9Bq5TV7-~AEZ{QH9aliJk!hbO~`Xk=SVcA;Z}Q?g*8IPJt1VY+Vhc_ zBb%0HaoIFtBCwV(Vj{O#e`wAmWF|J*>LA}>NaJ2d|J0OEn2LG+L2NLJ}xJM9B_TlqPw8Ei4AzXtd&HM%RFhZDHu`;co>Nz~KV5@WI0H z-F|b-r={@L>yyTXug;ZSBavm_4TZ0xVI0R@5u_!HhFo_=p?Rr3Aj+Z}8%B*7T(X7X z^VvIZ%)Z3h@5#V`2zj&&Y52X+khPxRw8u@;Ouxt$n6kecCPSpJmhg(q?>8BgQ=i_8 z*7`22lkPV|V}VwrI;_S=%i6l!uZ+&{mN6%pQ7C<17a6hyVlFgHgx3XXfC4PZwma?< z35rUZGl4IM$xus}>XXY>EpgrQI-SEWhMEn`TQt*Sg^=0}>iI)H+xa&QX+46v?}EbCkQK@}A?Hn@b(NJ2yLqx!K+^q0JzXc{J9ClOhm*gUWMZ z42~~%M&xF2-Y#q$F@1CT&m)Ce1ph^Q%p)QK@i_$bWWj7h(Z8@-lY($z(g3`unHUHT z9cP;MZecpEr15*9J1Bv(W%J_QvUu*S#eq;E+u=+X5k}#*~Kp z@`YpUOixRim7h^$wc+-t3YxYDIx}YN2B^V#6`HUn zFP_ltlTi}Vv!A5v(^!>W24uG)l|ei9KJ0XjGq$ljS5lN64J6@tF&p1k!wF z9hvg*CJ*un)R&G3|7iV|BallsX~@6J5#S3J@^7~0nwh3gva>Q95x|rYW+KNiX)yB! zXBYPx{ya+dO0%*2m9`r2jf`p#3{@Oj>#H%Xp%{*=fCRvXdlX=^uQF~R9Cl^pCX;Ev zCSC6hYZ5ODGraLUEV-K4rbh4rjC@4Fp0>HpY+_<7CX9nUQM#B2OHvgAG8;*xBP8_b zEgMBjKBl_2tjwB^XIEBUzgt2{bbuC#noXSEy>A=Y9%lA(7{_$7TlkKN!xORfheYr! z9^;{9f^n-oR8MAxJeG&`0*ZmUkO{F)-L489_9m!J6z3q?I=jtu6dJv2hmi}DbYl6-%tJ|y<3zYx;bSE$kCN_qvnlJQYsNbDl_F$bEKk&{+@4JjEYlXe*@#8^D}`)D3NFs;(J9Tkx+( z!LFoaf(v6~9PZQrDPeL=!g#Gr8o(%NEf7pI} zEDQh>HvW;Wp~8Qc53M7wLuHDzDScZ82!I);_%l}oz$gwdJF7&cmom4(&OcF;7A`t7 zRRC;76J1zN3xMLKab&+B$l7H`o{XdA&Zu#G(^GF8o$nkSdzeQyk3FHC_G8cd$Pcn< z1TV}|9%>FeJnKz$#u2xAug_r2;kXtOSg@08D?U&mqdj}$Y6++O_I?t{e|vm7rkL4(ukqJljpX4Nc~Av! zX1Pb1PSbE!FxJ9iCIiU{RX5GVX^;v57Hc^*!yQ1)D_dDNP;@tb)C2o|vk+QEFkDSdk^7u|k$Xts({uO;8LlGv^58UA>Z621XN% zMD?I1*wi`9sG)v6^aCr=!C2JcOLtabxG*uZC_|@H)t9np7CnGD(S;19mzB2_I^amk zk7oWxc%m>V;l#?@q_L}`B*f5kURVaEB4Xx@ZfldI!hB#xc7xK8`?hQPKkR@8CkI^D zAr#+0lMcl}l5ZovEORp& z88zY9+#a&Sh1nbie1SSt7-s#lr39F^D~~KX{F_`3ANlRGBsc}82jyHx7b1x6PP?>)ATt~X5 zLQp$b+*_V|!#{cMBJcd%Z$8X(XZn23J?t|-ce~T*JQq&P^8`8B&$H$Wbe_uX8Mx0c zl>o?TSE9N=O4&W?1SQQ`oyVh>{tf_*gFqw5tg(<9G~F{af)!yYlteV28nk~i@>Z)z z0MiZ3)Z-4V6h@F~DY|$?cI9bsk{5ZY$Z-Hz8M-52%6cP1QJ9*flIyl|6l_68d8D5>Oz)~^DXLY0+E_SS(54jq<8kWzmJCSepq>!%Q-UllVm?9Q3+ z7F#x|42Eu?5{`^QH?TO7rmZ2gvq646WAle}p^=>hl*-mr z(74I)?5&h&U1rmhX)lna2s@ZnZieglI})b?toDdz%1?4L>ObAO(U@`zzU4y&K*SF) zeQ#&{T{AG#FTA%sAp{UiWu?X3L=d<{Z$+4BnqzX%VBpch?*vE2RixU{#KjztT)y!8n?9dZgD{z%wh3oOax)lv4igS5{*AoFR0PXW zFdNu}+q6Q{*}!HkTf;-G_CSH^tzKf`HGr*8*I12S1ay5UN?wRZbdxH7x@BtDCt1-v zUR0umCJe4>ZW(Y*x3huDkp1Y&-lh5n!KiXzx4!U`Y{oa7+aW(M=BJHwi_{jp+sp)v z1RJb^g(Z%91SOG&+>EW8nGTWkL+;QtZIQG1wewcj7^ljF%7Xbd*3C4F7zrg4BUrOw z$wXL0yCohXXh7!Ph%~sefRtmE8Z#WMvUe;)yLo`^Wd#s{DG^&zGtm%aihUf1V4XwX zPEiVe(ZjbVa|*{cJs%P`GOy)^gcN2CB$t9`GAoQ^16hANk`pM;W|%J+4blhMlLhgv z)Tl!FW?mS~XO0tt{iEe%u@)K8$NOgTFoK>Xs&w8m1IB-k> zQ!y_FN**%E8qJvvIlo8@macLGe`9SPq)o~utts@nSKq=VMKcAQ3sd{`8yNKdCN?L zID$OQ4GKTkD{M@2YOLZ45?Ni(9LJH!H^^B@vHN^l>T`u4{NSb366xluzq#fPE_H_FZI_AurP z+p5JF0yT2N3R{mBdVGWy4AEcf(^5kVAU#cgq-bbC7ex^J_s{}JNO`|;B(wnKd|t14 zT>4sd;fO7OMoJ*_!)K-G9WNjr`z$pb{2?a3{ji}_+r}0J&{(%-hXycS0Ct&n`gsmH z8aeEE0c{EIvIDfkTD5x8(L20{%6P^JN3vX=8D-J>-!o_Fk^0aG@=)y$HDSAN^`U!$ zR5qU#g5gK+jJ=k4?L>DV(^XGfO4^|(cS{XYIlt-QENAZ)S#XZiBMZ(Md1S#kcaJPM zspOFbCp|r~;H11q7MyG3kp<^!0%W<2bKQ5#V~6Z-9(!r`e(btE&SQV>867)$&)s+Y zrqOXSHZ_kkwCR4Fw!K2fx!h~HPcV*qp`a~-7E=S`xQlm?>b^DCJaw5hsPr`s1r_V= z;dyDYQ=X{OA-d+6RCr@SjxGY>sHW3~{uLL`VC`OQ+0=0u%vlpVQQupV2%gPCpSwI3=`t>a4?mk;-v=L!@4lASIE#!ai4GjQcHsJ)6I<&3HfFDXw+=%00Vtf@P4ra zgT!{Di`=IbO=vBlO_iBI^x@_v6x@!j)~96@8r+}6+cV#Nvv^<4_b6dpt@=#z`C!W$ z)qUnLg=+qsO(RJ2=GErZgrqZ5z3JX~_dY8Gw*gIyv)2-ZsKU0F$eQCh>>JK@M~mWi zcI_jE*rj{JH5M>U_s&G*n zSq?4V0*UjpEx0(}I|Ur)kf$i*yz~^Boa>&_mGkFQ4s%X^N^H*aPub2dhf@mlYvhy{ z{ld8slumzw~m8nqg5iHw=PAcyBX| zV_|@;#~6UgN+fPArm})VQj|N?yv>oagu(;1)W%xU@ag7Cy^7mE614bw7C&zikv%mn zB|)-x`1XeSwPh;1AN^!OCB*V{UUp#D9wn?ZsXWuc3#+ty-g!TUHi7aE-QJW$@i?2L z(;VixcX3z|G#jYPnD&*v7d(AhoHP^}RB=8HrR(#HV6XM=8L4hte})KYqs@CVRJ-?h zPaBrSl5g_BzEsLXNa*K-hBQ0Lp{Nr<=vW+pEW~*(Be+0h5d5*=XG`B2`iq2HaOQ1U@Fh?K3n>}*q=OhkoSFTwLQjTQ|`$e+jmd<*yo!-$BEdKJkHLh`95TO zagM|2t9TsRz1;hB!;Z&NR#(HRw)yLekjVPOS%PNwy3RMY{&T#UFKj;3hP@9-F>m&V zS5|vS>E@4%r9ufEpVfi+Bcz8*N4Ua0$NOlw8NYw=xFNjj^D6N{9(Rt<=D3@D+UM~$ z`kbfR33(hFC-`~3d}+>;=!Ni&Zr zD@9`R0b24C_;Aq~pujD3x?@*_d4Pdp`mRLu$ZQe{Uy@^OY9M_~#lf0cQ4}|nJ{;fy z#yb^dqMAXOKEaGG8s08TI63?=4^Ub{l#I^@QK-TQ;a#&#&3pz~rGolB8@Tvw`slRr zI8~p6O`zhHPY+5mI=bB?hb3hD1gG#oL$fI2!^Zg>q zrR&dk*Oc$uGe*eZI>B9b~11z?OLeJR>$Ip%5YfWlrCE=1^JYq{mq43XVS!= z!>SNhmR^upF7<{2ww`>N1GH*^0jv%yXir8C3N32vQo)RH~Iu`TuEh|KCoN3uo{AZVD8~8|?;nxg@yWXtI9?QPE3pFn}o(@f;c1 z$^zh44&oV~izNj|W+HK4%yAdT3*vDzrDd8{jt4ba zwR4M&0+<4(?*1mKwAnuJ-V1d7^BE_L9Mxw+ zEa2RpspCnos|qTSurbGYsEO2CvpsZ2YKizP5cARHXDQ*XYt?Fe(HZv=pY3tBB)3eL zw=av)F&c8%Awqox6E8zJ_4=25jcxxm6>zbh8U803%h88&GISKqrOqLw_gvt zJPONX^9f~D)!-Fcf`GGIl|#fh4Sji*TJ2JpIdn~xvCA`5%e-~AWO()c&48%d{`8LJ z*E|$^oX}HfN-Lic)_>Gz?(hXKz1>v8rOPOxlb+ZVW0srpP-zG~k2L}q(!5s_iDf$T zs2%IRTORvke>1{p6rbKB;y>SUhEKKI91~g>eVOT*I%=0#IRYnA!0lFUa-#G}N%1B; z>aL93?j=H?dh7FEOqOl2iV?Q#d5Y+KZIG*Ff?d7JH@(mtI0;TxhPhKq-@#{zn+{>+ zRvZ&*M`nx4Ow3gb6s2coeT`{gk@B_`;M#^&N3eR=auon^tTVW-L+gYVV%2Jl9PLs#F!>-{aJ}cw><7Sd@SZdE zx(kfiDsN@=OotPY6a8S1T-w+9L#3J%IYxM-Gf$(Nq;M9Cy025;qqtWx1X$g7wS6@k+*7QP3#PGmJOQNoRIT+xdhq5kj=1GxD7FtFw# zEsHU{1xBW}y;_ugMO0l~&?N*XSa2smaCd(McXti$?(l%%&cof^-QC@JxCVE(0D-UH zKjfTee@2RtkqMEX2ceqX()b#RQr>xeQT?v}^FCY0%|6K-uRD(wM zISks%W1bX$TtQ4VThH{D@b8$el-w}k@vadXyFc62pixGj*!|(Q75harYuoe+WtX5Q zdAKSrw*_)->;(_Z4EEoq%OmS%ggmdCER4j`;rpvQpmF0wYEvZ4%!V60VQnrcn6ADu zBiUn^y|KZ41?R&Re_cxR?cWYWSo>0y^UV6A9sbX_t{+?d{PV^Zv~KJ%)9NYxK;@?! zEJDa2ltJi@QJ48AXUp2>542L+ytrBNtdK_(tVGwxJWEL$*mJ9%k{@@dzTM(5STzID z*)rQ_(&(eLiMQ)xz1lP1d1VRa;z901A!b}497!Zg_{nS_v|ft;I3$ylGV45RtzLeR zl+n0KmLpc-EJ0D2AZxF}Ns^c@{eW#3SIh8;u>pUL0Dwhn5^z2blPb#pA=Fzy7lm~| zUwRRmUT$kc@#-YY;4)N41dW*^^Qmqb$%uGdHd7LRn@L^p3tSci$^GT^-ZLq1bE zY6E@Yc8yp~UDg-MR*P&=Mwa%alD-!;Vex@*M)h#?=qYCj!U#_Q03s_ zX{D-bDzp>6n)*%<8N$)xY)Ea`xTMC^gN%CJxyrl4?0@Ab-S89a%W7q&2nZBp+ZQB8yo__B^_yo~B7t?s9ycuk zcn%Z4blG(Vo)oqUvQ;;`fg#0&!?MZ924wp2}OEBZ~rznBZ-?<{`L@(}9R87NpM6ddsKVm_qijU47 z@IZ&OD9 z1x1`9_b)scKzvgdE*c`A(H9Uqf?k_9)H|yoARuZIdKVK>`uG_`q7$L&XAx=kwcU@| z=Q|)^e^iFo(OY><*t<5w)4w(&_FiAVSkK{U9sV2t^z$XfN;%dZXL>JE$5N?mm(0{Z zsF-;^C(FuTlbDpo+$mSOT*PEX1wkZ=3Y_j}%Z43pF~G8dU2R#Y z8dertj-`fr1VBpHer|5Po?E0xJDJ1y-QJhRpPezlHW>NpO{eVWutvegpFHWu@utg# zAH<*#F@J{!npn7=u-H#Q;of+MIVAT z{qxJ1hU#}8)M|}@95J-qJ3_N~dD$1UFOx4ZmK&^lU;Q%S+qjFLiw&T%W$kI85Y)aS z94pi+nlA~`T{t3!VzR#IqslArI9>SA#=j)Ka=@rPyTOcTAbTn-Be7wXZ3(xW zjfxhAO<7ASYjIXG31kK5vaXc#sEGW}O<29q(-%4aVA4OaG|w`x%tCxcoHYDN2r zrk-MuHJh>2AYVYf=Xra#abT^gzU5;dSHo5;I)Lk!%}s z+mOXCoQI4lE_ndpKAT+U$d%Mj^odb6hV<&M^e2ZLcIJ$jVc`8=})RQ|2k%*CTX5{D~}V z0UNrWKDU){2JY_+!OD!K`6tvB*y0J@lK;ZPsC`}F z7QX`{r^mx7cHF@4MU{3nsYn>Ys<(xYKH9J4AQmV)Y6oQS&n=1jYSyc=#pg5L>@>2I z2o^F~+@{7##xC^;E-YXY?4l|6Mxx$7q5??YI3~%7&vNJfE&cm4HtgJQw-0{|HDc2F zJJ#%pNaEvt#~H2oqj=i#+fNLc zb)iMZMt_Jh!$|!=XJ=?(h$>odX8d7oD&nt#hmF?>a)&%O*Q)0SIy5w>njpHL{QrSv zYPE*oMg5>aHpJZD|FHRIYupg}?VkQhKV(;_A2w{>Ns6Mc&PXe9F~#5hy_5byVhH2y zHI>>NroNiqQbe_6Otj?K7^C;wCme5tc8-_4Wb}19;<)K^ngkix)0QKx{h{!q#3D%) zo@bkYJ3ALgbU2R0|CgK>+{kk^zpY|15V(b^wy;>EshllPI~6C_HWa4H$DdzlF6zZ< z6Ytf5!4sFD2U}pHTNPgx${vrfKtf{#d04_3`TUis*~c=mEU_hbpAv1Jla*-19y7VZ zbR)V_q+;TH7lV*g)z~P}02vAX`82KZWlV-|yN)I^i2<6L@l|pX#u{)Sdzem*#@g(t z$Te2gQS?Fwf!0*qRP?6U9;Dz9gcBIX%>6=JH1+F?Vz|p-{tT>Q7$x%=W5;z)XN?BH-fN#Ze=ml>(gZUm$g-dNTRuyu8B{B$(7!s|bR<=E8fAl^j<_d}7@ z_MslYExY_^wmlW}Z1y#ml;pKl*__81SoL|~Nnz9JbbIG}FW0x4lhqD;lS7HdmNg?> z_gIpA>NC75Y7}@){6>nM9Dg`2O=!Dnm5c8m+|U*^zJtb#!e6Nt}Z({fMFw-iSUf^)?3SEF%f9~rqrPbt#IUn`?9F--1Z2ea|#8`S#R z92|K9T0CINum^uK1yr6O53CqaNXcf7^rxGy+MRi7 zrvW3{DFpPpY;L%I<(wIr3Tf05v)kXuWufTtkx|;EO-bBUfuCdZoTiBoD-Y^$mysel zfY)0YRx2WNM3SVTlrClfo>T=_aGn7AV-U&n0u>nvxv4_`h_}N0t}~xFh(uX^wuP6U zEu%v5K6?G}1u}{3O|rk3T5hLEyx+`m&KHBVf}8_*EVg~XLWo-R(?u2QThbA^z(4O3 zFI+?rW|5#=q*2o&V+W5QPx$ZqEs2$vj&0xglhMbsY`rxa(06p0SaC1JOwHxU$fiWs zz6p?8$(}XPkAGjWv(F0QD;&(UI}6KpPrPV zv`dTMUf@IpR;g?a$}L*uF$>(_gB=XGMk_2+%-tFltvWS|*yBTi4#O;{MXBruc(xsF zZ1OIH)F4#!Wj;SvZ_X$piPO|!j>FEsb~u{nZq-NBp;(Q!6B+k37bHFIpE9mrbS0p5 zY03;1mapiVZ0-__k2mR4P{+wjKk$)CS}=#!JPa#1eEq(a>dyS@>MA8O1&&5!`g;pD zon>BsrgMG4JnpU#Bg;*TGKk^`-r8p5jNieT{**|M3i`)i@e?6hfES9*oxi|7cY?)J z4F66I@dXc>-A?4K*5R5g70{RQ?j&w3eCBi5{ekY1YL7b|2t|ckmZLKUpF9%to2xDJ zN7+mDHMCQ4g^_z+9B(tHGVwNvqRm46@!I98^aRHV7*l{=IPcJ$Qjkk;NuO5Nf@EvK zua-WFN%kc5ImBN{Oli-Jr8a5_?}2}vq*6$?RFM^(sXjF14s38m>30%QVTqiC!@&Sc zT;2JfkMurDwWWaIQ_?>{8-Dus4Vp04#$Fxwmk;_0N*a@MVq#Tx7Y9p%fN2Z3iv&U& zq|~^k)be2=s~(vuD&%+_bL|?{JOey@rXPsV(22jhZ<28{oHLX1sn&j!Ye)rKl+$o2 z?=ddk8gg%!rra*l>qEIticPJ%Iaa`V{8d(q52c7cT)o8o1-&hp8^g+gL-{RRJ|m7~ z=LIBVfynmVKAr$~IAE!-Ii_RgB*~X#rOXvSdQw21)fn|`9cxf#LwvDg`2{G^)MmsMnwk#z zbi|gR47X*g{s9%fu3>F^z}RETVD<0c!`c8}w_aPS8)H(9lowyn+Z6Cvs^nOqsHpUT z`dH<|JIOCC5z%zd#?6Uy50?KL%#+V9fBtxv zZPanQhbxA_!JpN0V zoTI?-)Zt5X{Y&cI<94;#2cPVz@1_7*x@!g;qC@wL9!TdRCE%3hcWSbTYA9x!ZZe~; zG9D}wHpvodgg1O8wO6h;4Ve{Vxp-bwjtO}IHcOqb(7&a0R6cMC9fO_N;}qk2sqWrv zrSl=lvQ8~_O5#+VeM~|(GTK!wvdm->zQ%MH)o<9zN;!OMg$>GIfwi95eSUV?duD7pGU2Cd{owgi+y zez6DZI2Dn+e8`T}dFT+9>wn#9!y`QgOl&CnCe=|@!MDisK6Nq=mmFuZWb9AMMJHNk zn(ofpZ*1LD)HK8KG;?@r#jWQi2j?;4#mbDmptX|gGhd1#bIHHzU-OIqzRHLp#dh{a zJa+5;ws_et>E9NbRJ?c*A{iwqw%iwM*};pveH>?DtFWH$vEFl9S~_UZ)WWFnP*dcb9E>5|l&SSHd$j zravL2Si5#EPNiYuv$kA4(^Sq;v?8T_r{~!EeA~jS%&wE=NiWx&@f$UOMm^sdcfJHS zJGHRq#HynSBdIQwKU%Yk5IfOA=Fku4KL9tm2gp&_zR<~=Tzu8a>@F4i{8QJD_AcF31xdUrFL2! z{Dvk*`N0P+6LfB&->GZgvX;^6ECYz8Y5x{SiARp~Vrj^#%J@7g{MS;P7m}!Ct92=! za=YAg^2Z@Vd8kx)H$*F&bY~lwES~$qN={d~b@dQvoS$a7e+#popNQCD@+i79jH0@K zSjgXAlrWAPE&{#4YB2JB1phyuYVKz2NiIQ^qh&>Kh(1}fc#75>M6r;tkgBqq+BA~B z&f2zcG8zC`q9}$eN!LP_S{lStR_S#MCvAIrjygCllTL8&d*^13iv&GNW{$Ud09USA zkb`2Fy<)*Q5Y~sFSu6jT&ZEYbCGMEOK@F+Kwotkzv9_Gdquq+PMSlHH87wmDL(Vjd ziw-a<)|j?F_j10xaUj9DI+QURr$%pCxgB9-aJg>w3XILSs+qwwem0t*a{3As6;>Lq z{d5t6KZP|m!Yx*qB5a#72Ci**!K(+%g#>)6VUpATfv2Cs| z!16!BqY=cq7LX|-W`w`?g)U;E*|!fTnt24(Lp;gUI^{QvqH_yv8ht44JmB z;%CNG8T2QV@{A$bFjUC~*mpJb>9{=vOOrWd9QBmc3VBDqVtVhLFW(v1tkCA1ox~-l zoeva-3H!-q>%(o~EQQaYQeZXi&-Nc{^6g?kv=Wx|b)??;)a_ba_w%r6yrI-s+C$M}2BMh3419)b(dcX-Zz$nRf@c)gn1VpJ zvE^t9=uhFfPIp&v>#|+Dh;9(9wLMD5Dw{P?>-FNp&=z;m% z^<|(WOx{-%o;D7(lw0ZY_Q+Zy)PKKNIS*G`;*N09dxc$4`+QCH zWjOex$Y&z4U7b;@y=L3DZxYEtrGRbot$r8{wwxN1{eIieM8-hHz|I>NemsAa47C5_ zgFD$2X0)USNL`l99To$m`UUCd9^3a(KwS}4YI7FCIzN*{$gT<$lLSOn?G22XEVECqQ$^(wdmE(upUhM(0{y&F zr^r#4nmKjpS*Tixd5QvS(v*x`Dlv?Cdy!^cZK)c9dEq~=axr8M7Y~-nivN~KGB6mzq~zmb9Grxu_@?X?g|bkZoiZF|7As& zv79@Jk9eL&U$+KZebvcI59e&1@E^DL_fbTen_DOUD(WP!PcEleX-z=5q{ z!s&uP$c9Td3fLAhy|v>w$kM%9=834onC1b(fIpOqMP5FAT652xhGH<-c!|>C(7T7(=Y%p@*bwnL&~;=L3Fno7?GJoYK=39n90*heTz9&6#?A|AI+CU3&VaM$w$ zxxv@});xgeWANKp{H^!7Zw+TW3D0LvHo0TtXa1zTkUub1Z@RhRYg!+I*V4QAn-JN6 zwmW~CLN{Vzm#3ZjN5pX#X8{#C1Qoj=i$Z^_*exdp0P2Y~3gpJ(%Hh)p3})^(ki6%)2w& zGvytCP^{fv0C58Mvmy;nB%X)f6}n{G!qH|0nEGxgP&&5Bdau$6U+q`C=aANItTT8m z$+XKq3b3${<4&4~ekVmfDsCW<7M(OxnybsqStHQuyR-ar@Vboum@s95G)Eb{m2Kz8*O+2SbST66Sn7s=%fMD%Z%LxU?@bR%$@OU`JTt_E#CKvQ7LIqQV)sHXQON;#L zKOOZo_6-g9UQpHhrum0n`gp!I>5;I$;J$U^gI7!wJ1dXT>`tG;ljB@_L zD$*+wc_=i;pHrOMbghDfcMxOJ+|6s39HPs^vZC(9vkEG;7g+1!5xjx^@6g*+d-r5{ zKUh$yQ|UzT3~={QED$=YX58Ejic|UEw`v8fCM<>eqP-bydXqf{BD>pfA^4#%sXF`P zF#n?hAdoQkO-K2IuxAIF!*X1M@YvL}a%ueP<+ofH_kuAsL@sIkSg&vR&K_-h=lFyS zjz6d=wWSaJW<7@vvNsXp)OrN~im#;m&XX@@Ahq5yzwCR3e81_O#1l5p%siSItrNkd zUeL+e6OM4)YXHsf&qb%OXBW`-qoo^D()hR*z!svV5y0-N@h7@#k=Vi%{2rCTuP}my zsyDzJf&X;7c5n*?}kKqd#$p%y6!2U6A1G%;rYMVwIFME(b0XY ztP^IT`#T4d#6BpWQmss+-`7~5W3BN$pG?Wd@7y^!V}J?ubFmAw`j+iXQ_PyArc>i(E+QbhCA_Zc;q(IAO;4*+rGG=&zj{w^=eWQP4e>GxeC~qWpbAPY*L`x z*IWXVwe^!Wi+X=tBL7s4D6C*AB`}_+vK3&e4@V8lC+bR9qp$S9!BHPtdwa>{f{|)F z_eahBqNb>^<6}g(5P-STQQSrT^|;mLw@V;jiMJ=(d%StpvvH$lo5~P1Y?U9-0yIpO zd2Ew}s99~3icvzPpIXVHGmFg|f9%_4EANNQL(LJsASo7DBsUu;eCdhAmVz**{Oba)|evAwtUVlK2)e1>&8U9i*|VIuiPZF;w{g@x96OlBLXj< z6-)B5vY!0ssH#n0m|p}tpoz!))!p4GgWa}uWFO8-Mst{zDq#)a`**3wDCYlG-cD-p){nZgW+T;3_AFUY`_kLPG*oxYshTS0Tkgy{G` zVot+er@iOq2gWav%hD9}Q#=-uj-gzZct z=)Un?E);WcuwdPVwm3^v(Lq21IQKPFIhr3LJpAn+rv~CWU9|FZ)fi2O%92gB7U2&^ z?_;@p$J~sR?iUV(q}T`96*G>`MgH}zI#^}NVh)Yuqz8F=b2s58rS-RL>q=kpxe(3P zeamBpHFV>c9wJTC+7p_+51lcv=d!B)>i2{{%1O>wXWy0Fe$#*~?SQnf;dgI~i50gy z(^>{L{JR%0bdnhthB7~vL+YMdjv;CpBoMU>GKg9RsL9z7s7B*vZ<6)evK=dV(!pwC zh%i3xPr{{_e<8o2N*azgNUAn#J#Yr9cSHo1$W}U7*fpdpwKuxCuT)PaAe$;Z*mp~| z3L2i!YHyu@+LA8m*PEnSB@-o{>&N6apv#hSV|Y=CE+0d~EHkN%%>ESPwxVf%bhTqq zJ#_mFshX-({r8wkWqnQJNw~(eCraAmn(7Vx(iR}OB&LDKDTgpvK2<>%z2%PMoTl^e z`RD{I1EOcj@`)?lH=+yDh%=5gdOBZSVZ6t~u^A4e@PWM~bUYI3?+)DVr|@3>bKWt4 zUDfVr#vu1AX#F_s2h^AGpdk@`sZSQ;)daJ3klsnuJZWAey07J|$cv!SlO;xEK075BUCx+z<3t(sW;A}TsOfz+4Pxm*XJlO8feqE5d-ay1X z1*^Iqe~;fhHxN!XaT2+9i0HnS&;VH6$>wp^z~t=rGN~9=sWUciv1@T zOiEP5d#I%L<=z*5T{+j}=&b)fEFZack6~cVrA&tlV?;^0o7m>;{%VKwzf5|rINw1M zb@oiHr;8LLsbz%8R{Iu6|FHEp3F#jW`_dJe7UAM1K9ytZ-PXMihfZD_zRlN@`SN}} z7!?J|H4;1MFHdgIz^Brp0-z=#o@XNwH}-QW*8u>RzN|wccAV{@NP(a^aC+9p)@#XW_pVC zCUV2t&m2vG{UAJzEP(^)%)w)_1|C-J+3kdkhFSqsX>o*%r>ecb{4+8l>s z^)JFTYYtH=(%9|R4jBB6NP`72p+@kU_kX7z7W&~jGF>81pJv;UaMfkZi0A(#r&_~_ zQx9{Hhjothv8@yaJ^HE?{W|TODA&d=Fr*aoRJp8)!&>s?j#DG#Xtxs9R;%_RVA8F{ za>S4+odQHBKo(zHh|~v@Bjx1!hF~pBS6e8EQC;|NKV8derJ$0q@{AgmQQ#`5rpvrO z>_l#2P!pPbUce>HQg@r34kaRJwK`G;grZYW{%ki5&Qvw(UorKXV-ex%qq})iuPlcP zzQGi2Cib*-^Xi%j8@m#F7}TEIk_)ixi+n+fx)O5fcb5k0@@8X%j61wy954+zBhc&( zloeXXqwVq#+2`EG5M#mR)zEphuHW-^9pW_i*xCQLl%e-r@CP07ymXUIv>~e|E(r?O zx!87jDZ*ghYmBMXF(nTn-qA}w{GDF@awan7Eo`XVKWrY2_wl(aFx`+0P+Rn+uBN>$ z=AAe_E~s~;sHG()-06ayboJ@r%&4wNo(C#NsgvP!8eAi)om@*cIpwCJQd`ClJ4s{U zub#MIrd`*lj1O-_yD%BCL>A5d#1-_f28hj>L*6o_Inx+CY zIR7=@YJt9tP?yrm5Hd%Ru+H<=CMSmGL8<>RpuJ&Kci$&$$xUC8ai`AtD< zTA$1@ueMEx{#Tn=CZ=+(XKRs~y9?YU!m$eIENe-^jf~@3k^D$GLgviB6@ev@cZ5Ni z;>81%GU4 zhd#P;F2XJZQFzmr_=))%1g$V=FMJF9$`RX9867jr?B0<8NlBe%E3=A`6!;xIC>!j= z&`L>XU3uI1E*=!*eFJ!ndq;$l2Nn3I$5&X1=M01tPg1x8CkJ>AmtKTmS0p&Fn+`ms zM+JiGOa981YLKpJ9t1|8gGh~YHer2+MR7rn^)(@EW_$5oVPqbmb|!BfdAW=vVRdG4 zg-VUenI}Ec z4Br48$|u_~pa1cn$2=dI`MhGD(!6P&_q^AMN(Hw z|1B({kg$|O!ZNYOrO!#w1)oZ7x{9%6b_u}}V^E}9)Sx$Hb-7~B>GAHx>Oo|#u8^gq zZj$A#?s=fXiE?1UNqzuq=1Nj-mQ6Bef5!N8I!Y=^-s6mz`RE|#Rf7H<*5pl@$%tcm zf>L1UQV5>&cA`iEMoOr5N#_Q-Ttt$zlCb!Ut%mt|e*THl?JN_!_lh4+@@#|P_`rwQ z;+pV=(FKgy?M8{L@9FyW-gyWm(G3fY-P05jmbH0ESkfS25r%|iVTH?#W4#mJlUi?; zb-ww#O}~{cKUE`VO#|c|(=^ z)F2vo8sun{iJwIjM=+}+){}lIBl?0X~>>cBNqN~{beCIS8l$|my zwn`oQ0F(> z0oqi|ZZDN}27*_Yjk8B9YL7T6-9^hfs=D}{Wk@z7^Uk4_VzhpFVLS7AO=F9l9o7Nl~|nTNmbM zT8O&1Xq<=xI-(DhXBvo)%}7sqy&p8BxHGf_*q8q820k3q#!;}R`Cym6?iifzFw=&= z;4h5}lVHyx5U7L8u#(qkNSC(xuu+D*3FOB+NMmM>u%;KO2vF9{N#(bmkGg*guLT-v=|;5@8tLna1rCo%{BXrhX_yiSiZ#PS-vA+ zJU;`FlRpHw%fFf}Fv1(1H2OLFU}VFbW0cH1X4K1kXLNd8slc>ck@cqj;`r9d9|h)J zF3F}Yo;~4ocUPkk(+c-scYE@MIAq=srxfC}0a@K_@ldyYV!|AD(ZU>pW1=8H=pjHR zAwV=CK#n0mJRm@DtrO+LuF=+vPOmFbW49}aI^AC!@dE^+hLmTDF4bJ-T+_SW%VE;C zvPk}(`8!&63ycScY^9KzodG<6HpkaC1d%}0bKpe&MX8cM40j8|| zXT^)Ew=uA6b?#%cMb(s0_0 zMagj{?yAmaLCN!C%jx2}BuUAW=5V>3-FNqXObw#s3U^6Q^v*3x$%^CG?eK1bIJ*Mc z9qnU9u~|ey8||-~+oL@O_0Cr;+U>u&wcF8IwcC}bAjYrV?n;y1{=k;r?kcFAF-5&r zB*&&*J0+0b?qib|cDblPT|2vLwhsZrkiee|&Kv=qG&ffS^D_mVPbyB8ymf;I>1Xen zzf|D~)hwSopxbt~MBDax;PW88yR0eLML2IZObnySQj_qon<}z89++@C9(Z!HB*}A% z;}`>~iJZ8g?Oo$zzUT)RKOvwZ0Vy;Mj7M-dvZB@m|7@sVSrF0k4LPa7ksw)c_g}|J zyC;W?&+j~*?}@`hkG)5X3Nh&Zl`4u(n8(-jE&P#by3GOg3JdkwntDI2pK!bJyM=Lv ze4#`sKRx^3)y=<^7Xj&Fk!nGrABszOon(39Yk_Gb#N7b*J^z!^By<1xN@*VZ?K*OY(71X5`TKfKgF$NJgw(5i}}S^`pSjo za%78XGrUd71(3x&TYa;US6YQ>bS@^IY%`~Wl1MtRoA{Yn4$q0d;%8H#{Zb$%(WykH zS^Ul^F4C#wsseFrAuInN&bTyOrxLMN{yQzfK!*~hdiMJdTYLPJeOWHo4TF{UlybFG zm;0+54sTnT*S_L;7x@pX_Z@oKYueY6@fkDQorA@wUj1U{FYXNBDYxWghA|Gc+$GoaV*~YM4WL& zrqZU8gf5B~b)F@QIjmM~UV%Bz8?8m6t-d7C0;{{`{m$q$Z2x+&yP^Q4X`Q^*ZTb5+ z*zO{O2GqU3&C5E~k4$IKKAs`okfHoou4S>HvpMN{`<4vi>`W{fievOXOD?uG0iK`3tzI%~7q-^;`wveF2&r zA&i4YOz{))=mlIdTjsO6tv#}pn;o(N{vO!v)}J1-bHyZb*_P6G!8T)?(haHqZa40l z7cc5k-On%5pCVaS9(;R>rd|DgBpO%@RD1!bBPe-gs~}YdMQmIy=DN%bB)w%F!c97; zLvNp}_Ka-EPgP2X8m>Lj{~~M!mFg-=09Pe|r*Eu&26yiW#fGt$4lgSVb)*qvp5 zabXERy>hS_lF24TJj!q(spT0at%=ELVO(%jCi)4{=frYUmd((fH_QmxbUV|fhc$3) z#Ipf(vm$9XN|3-zygj{=u5CPBR@cv+cwH@?{k%{>wivONwh>kuU`R|-+sWiOHE=Bk zrG;jG+y}@QE81weOsfd=j}3}rQjqAL%a{Lr%J%@w=H~;7@+Sc=`H!>3Mx?W|M$)r? zja--ujk1}ijYgTDjc%XqUYZXPdY8%oaHVw@MaG0>z09QqX98xKUA@}W%x9Yx`(=P2 z>e&ld>%;^=HMR9Qj9nto>Wt9D4>FUnPO7HKS@NTqKtiFlLn?=d8Sa49Lz01gR0_!P zO=61E*dn+Mufyv0*#i%C$MDsp?U@uGAs;>5x%hbyztl`A!TI{xilD=6E-NAL8H13| zQK?i#^0}R`#5%5C<+`E7I^u=EZK98~d3KE85p0Rgxqd?Gwv&Nf4dFr4$U>R(IjkA7Cs? z)7!g8K^^a34XrL6{R;Gc` zH^5uJsoBLtiY`LTH#Y<1U!FBz58OUbI9wFaTs?CR z6m)fLG8o#F&-qoz`QgixtDnSu$)bl)6|{6_u6gh_euiOiebvy>p_-Ryp#!ir*Q!TH@3$jODJ%qg2<#_bNw zi!OCw@m^TEnqhgisSCb)e+J=8*|30&WuG|-?6*nTifT4pEt}ne__3|b=;aHGR|Q%;QFV%=bp8Z@Dj= zhv9u@r*GovCO^z@8H0r`@>357Q|23MW~!FAh{8oZprsT?FV76T zL8|-4oNq9CHP}nSgG*$-6=Vl+Zc6kXQ<(XS6|;p;5WA&K8ao|=HKS6J9(VIO9CTh^ zRBEX+uiLPy>EHMou}Sv%*B)U=9nl2{HyHBlYq-S!y=~>8a3%0ZHAIaQewk)hG-NzZ zgM>;(&R^x?@1OS&3L43qn5$aODSwhX)b-OBDKoHYKB z^3#&TTn$sR7Jwi?N($n5+Lk z@1EX!MIBiO+?ib+UZ!owC?FWtHfQ2WzVxB&X)F>NN5I86^@D>{SSFcZsW-QZW{J{*oFOCac(O5!eFrWN{;DYn@aT7?N{l??4>~(d8Is+d9ys=ytk!lJ=%cP*V_QZ854v!D-Z_{kkQo=bL`*;NmF%F zu5HeePmmlS0m%U=kQ}fH$pMs*9AFE{0bQKN)UKZ4cC4PB+hL>Ehp5|~0=y{wBxA(lH835wiH>cIckmU-UiN7z`zL(th7l2lOjz*{4A zZm!6H2P^`ADKori#;*J=z?6B8q%>94J`Lut?tN-DfyAZeYK8s!%ZB+D^W~4e{z<6xJ!g%b_!ni!|0tB$lK^t1+@s+*-9v!m5eu>iRzIp^k zZ%}VF9U__Y)6g(i&#+ouv}xoR$@7CM)%jn6XCJ?c23XVIlcx0aDk_n>hwKCuX+t7= zL((Z17@F$2ji0h)F&Skk9Pd1P%LE%Pb`x$;2{3b2$FsTu!;N#UuHoaR^twlK!m+o1 zxjaZICM9SA0Sa(@atAq_g?~NsGK9(p7GEY}#5)64ZlR~>436}$C%M_Ondw|!#*O3X z?Qy~?bTnk89vR?V13Ozr-RO|xS5rFu3aH|{vuXVldE_zc1C^+D&_MUn)BcE@)3`{VSgwSuCl3}WtYtUHzz=3*53Yn-yAu`>|inf z5~p)WwW}TZJGr;1Upcx4?|@~Q=bX0VWWSfw4aF1veRdtw=fyhyV)@XBe`*ojUXi?|=uVu)pHQ&{%N&V$VHpy33y&W&ddCxQrpe>R` z_cQ2Vv^ycvO*#A-l)EG!vnMzL3Or-r{jGLWZ>Mds9wdQb_)qH6_>2^%L&Hh?y{%*~ zuw=DNPTsClSJm8&U$WE5d*n5u$tSOS%b212WSytp+|ZJkrNBwdHqb)PPI$k489OZP zC{7zD0q-^pdv+gQK~AXk-6L=2fO4fKl-B#9A6oRGrhEG@<479Y*_}YrnyUS-WUXBJ z;&_pG&Yf~X!U?z!W{`AlTG$Vac{xkDB;9whM_tc4<TjiT?QXgY4Pc1^=_~xCTfoAOz$-28kXh6W|Q@q?L}e!Bb{4P`R&}6 zkRcv<`(#Yh&k4-PxLcD?&k+$H|5fc$!DAd0u?qg-;YhGF^o|mB_zRsL!G!4Y=tD7Q z#RaXSv%2H*!cyJC#s;4C=0)>GxnM*c+6yD+2$g^ zYP(w^wP@q3v<}j#kf|VXmank-4r%1)`fB703TPY0aw7j0Z9=<3XsN7gjvFNZoZI#; zf^@||hSHsrL)P8rw0O%x*3bE98PcAX`!Eehli8B1b0A&oQGF=_ZCV4aup7R6JmM*F zy2*qKj%sSlVI1`8#Zn13&9@d8WU*;-s(!p4gidz5bHRMhRs8pugjH*>q}>E-Yyz{OGz&i5f!^USyoQCG!m~+zM?ki1$a^HR4UvTE-ix^%<_NwrRvWu5E697q(5% zZ_Kt?#+$WmtMLx5`)|Cg+eRI)^|qx)2Y_w*;Pi&YN537~D=3lI|}Kb}*ME}tII19wIBaJ?!HKyNG})~W|}6b8lVy+S$k zWZMDZQHeP9ln>Nw1jBu_*7Wd>#U0-JiZG|CwAtZ)ukg)FT~!cqjsUUR>D^i)QqGCe zC1UE@cs>qLkh-5yA}Y+eA@c!9j~?%A=CE@o3XeM1Tu#hH+@X3ajO(amuMJH+-z2JF z(6}J6{7IaqiyXlH>ZXBtuk)+rrE;sO&y9z%`Fwp#QhORFTqJco6Z$Nf*%_yPxX^HB z(!rVXW#<7H#CaHhuqnSHLgC#p9%14Y9-B=PyS0o8VtocpvX4iVvtb6^wE09OwwXtD zHy%a9Fm6T@GQLM!GYJKwG*PM`S$T zMB@Ohk)CdZFfroL1d{%xnyBA=HeU%rtSBK1V!JHBiTbF79|BHIOcprQ7F(Rm10IU*D;MaXfp~0Vu^@@ zBZ|)6TbmIp-WE`vw&=&P;$zc9b=!8968S2P+PH$I0^%7|$r%nJ-i$EzO0kD1)_Zza z;+RtF_q%NlB_34IrJ}-(U3K7F!>>Rrr4A+TjjQKEaPK@Si;lAQAeQR_Is~V(=pj|b zJMLoIcmI*GFUY46@%!IU;yzMG`fiyI4xf0}K-K2CV{xsqS z2FA2g;Df(h^0~9ofq3ZgbU_b9Xy+3J;lO;vS@~r9{kKHQeZ(`?R^sB?#S8K8(h|2- z+*eTZSxvmVSQTtAbq z#WUZ5iSmtWY}~X)oX{63_cNoMVGc$D%CKm66q2G;*^RpVEf&T*MskSQ;FYAfLD(1 z^tn}(hvKU@D$whQfbBDGkOjuearX9qslJJ%Q@{vW@`y~6R`RjN{+qe&fVP1He zV3Kh@7m!J%<(YrPc|^F%qK~$5=uf=7D8#)+=K3Yznk=4=MkPjq7{BcVr9t{H;;d9* z9Dqsk(pX52{F$LiNrZrEE5^T z1Weab+H5!gZ+c(7N<1Xkk5;8DOGUiJu1~{n@xhC5?y};5bDwWFAabre$d5QtBt1>% zBOYR9n0M`bRZ1NChz;d-5-aJ1TUus14zu*_Ae~B1p_Ro5q8?RL-j&w=tQR=*;z2Db z5FKyf{)noEfMUGDC#8f>^7j3U*!JY5sZJ?U1xMxXeDb=I90TIHn+;-Xxi7qM_sI*E zl;&#S3u*5`$)2vnOYhP!v7&_!Ot!^H1Y&I=U5G8Xxe+)+Usqex3F zZ$}V}=RPeze$V#yiBr8UJofb|$L%=IiItt!m`uEF@-m@y(m*4yzOX#P*>yTIPK%16 zL-H--V9<^B9npBX9evtIDy3YJ%=o$p;&)pVL){YU1Y#+?D~x)jC7i;$i^fQ7khh#j zj(NI-%Utx$KaLRcXOMuuT=SXDKv?*Grj3UXCF15m`*=qh-c@2{D~Iz$C*E+hYDD}r z)LIUDoW>nbYN?SwkaVcQXMT)GZfsl|CG>@eMTnm++Rqy~cyVK%)jnRy!HXMnEz8Hg zh}P$|hNaW~T=44KbHi^17^)c7WBH@l(DrHEh{v^ty&b+LZ#BqC4$(uzv6pl0(k*JY zV=8pvs0ERp!i6Z8WNb~60S%FD@B-KAYdX*Y$cQVPhNeLU5S+p{Y}I^d6*T`Nwo**h zJ~4H=DoVOL@G@`V+v6<9+U*5f`iOO^3Rp|L2Gys-$=;;==}#pkG$IW0v;8g6Zay0v zI-D0W?eBO}_I?=DImJ+k6HYNA*6u{CpajY}tmUPkNkDDhZXendXb-H-;da8M6&JkT z(=BR|8=-M3q|OM}U=V9l)hNJP#@7MQ>O}TyV0k_!pEYn`09>r#RDw8ZCnmJnWi96< z#rm#EGZ3|95#UYl69Bkl-1PB@_XRoY*eE9*{BE8PQh(1o^N9u2IQ;E_n`l-T6~ryX zey=l=&Q!<;KG)d3$o7!>+k9o516PlaSau{z%d(bP1+Q)s@ftpKS_CJ;ZCzz5U5Gzo z4>WRHfu_Nkcse=KW6?>DE44g<*KNDel|&h|JksZ&+YHg#SoUjL1MwM=7(j8$<*$q` zbshx559R#4E$odcZJwXNZ2#EVf{i)g>Mgqu@#N9*#t zXkS@E{o8m_+V3cvi`M6ZO+Zq?EsUJ|Mdb&s*|G!&<7PZ;b8VGjd28vmGk?o21NfHeEx$FAyF62^9u1a4 z3hS`|kK-CeEN|@~exu`-AH!rsIIgbyv_w3`Sx=wXvh-onzCJPL@r-lg_%azxx$25F zaYxwit_0Ypai~fOuQY#xikJ-uICk z9ANTN>k>vx&w7ky;wCp;7g@$JjS81^|Ac-RqLHF8T)BJa|*EqvScG7Ql*I84TMJxtrJA}|P0CY=hj zpj`Dfn;b*RyMMP(v)(~xR8(zOw-Sa-_b%ABc8Q3VeV#K6{w~}8_Jv1Qj(94vHRdz- zeyruBw*!o<=YwnnGWnaqja>#lihtU0sMrR zZwo*{S$r{ATIQRGa;?z1OgyWY&?-H0r|ZvTmsh?h;bgVnD;4~& z_qlt4nR`FCw8d#8`923@!fFsNe$dvrpBthzjCV=v((j!1>3BDV$S&Vv`(DP3+vS~j zX@(Vgta2|Nt=hLK%#`lhz1fEbK}p~lvlW~8rfdFpQ7`jYpI2}1y(tmMV}tMcOS}9= z*ZSiRfHUYkjsv9Bkk>7G7_e;g`nV#jWpr9tm(jZ+-%f529bu_zu!HZn7ciG2zbxV#aT?d0h zOP9;!_|koI!g?90)QXJd>WKV5>OYfx9<=t6{}GKZlMt;^$} zxg;li7Wt8v_VD_;XsN)9J{d}(l0|FE;m4iZbZ5qydhPUW@_xvxNiE_Z264-~l2q#m z4RPBk_Uq4(`1$lZ{A?vQb_@c`MZDMxp^BY({%w=iauJ*bq!T_wK1K?bDM|#WVda;* zsmOs?&uICD5=ddOMGG1~QZ#juttmm>P$2c{V?Cqw3dCkKjwc6Af>72XOv9QRE=hk* zJuWHPmA*|2+Ij}L@q)Ua=@2l=J8`JaemI1Xto8EpeBI02fpeX}7hd^Lc-DR-c_g7U zirgAT-S~(jyUMYYb_pr?tYawg^6Lr$zhq;_5=jn2sO69+7b1$P4&gbL&C9V6dkBsu zmQBKlp;tfg*lns+!>@T`$*~K|CY{ATVwdVjAkJM`fzO@Rat<-u*-!lkVraP}$e}M` zW$d$V|M?mcx*+i)pzSH^(9k4aL}XE7%_cZQnGnLLrf9(uNnj3y1XRl{I-(tj?9cO;@jV|)&X!K9yCTcK_hwVqseMvx993e@RNRe)j$gN>i z4(l>%k$yX>n+-B5rcEcRuuU9s!b(&YA^xn(NynH8Tj_mgw$t&awJaYzNf%ws5XvjB z-1bhr2?#=VuOVwLh((Qm>9UCx=UGnvk+jIGn%1I)Y?=D3TF9P|pdMe}Y~XPr1a|M~ z&pL{oXv^6`-?PzRNleD*asn8ra z2Dj{Yx(=4Y+eK|kBuqsf=g0o8#7@XmB+_FosTLwlQ?G{SyQCr&h7O66dIe%9dSsi(il0&8N?cD%M78bl^a;nz8PC^oN!1u;9VfyQtDN9$Mu;E1W#+jfy0J+J zn{f$2rA>o#uHtgztS14ArHUFJ$;;Kqs@0ij}7fggC6I|YJAB({cO_+=xax}X|Wds?=`idt)#welQ!BS@DAFe z74aI|iU!h5MgRU5jJfj3^Nv3}7i`g@)*tQ8BEhWHDnL*eHmwj>e>?%l+H%A16xqss zdW5&EK8N0qxb%YMV+8(##Jc%xw#4R!S%3OT-i62=M6K4Bi|{V-ooj4|gW6k&-FhU@ z0seK<64vAc89eD8LRi@31tsUWyt$lFd;NF?fY2a0I1G9aQN2QJh1homOsGHQ%-j z)Cd)=KU&TKS!}WNSsASRBY^(hc4f^7$= za9ZEA(5dnJdVvd23*>Z$y9aTI&kIC)69TcwMoL7)Ow>Z)B%>0pQf1K~`iVSjz(sVHu%w zm6Ka84U5JyJa>OuerAh!!QAJ;A$&exhZ_OgR2V1i3lt_2W<-#JfGmh}r=6yc%q0-X zZ5-H1$c69%N4|qNn4K;m+U5>P!$iqj-)c$bp`mL>=+gBleB3q8N9n3bw6kW?Vfytr zS=&Ku$j6IzLFWJ#P$m+}42Y{XJ4FIB_3awN9~JpzhWy*V1pJVDNMGi z9*$@mm79sEt_RAH=-hHt{W%iMaD+)M;S8y7p9C}Wd>kQSx28ejo=D49oDAVNoM+ld zHJZXT@%J1=HQtw02?sI$_B*YfOC}M%atK|2#?j!YOM7e_HBQQu6dtE{2(>Qr;ozmU z+{`h`4Jr@E4n0NPr%QUYy3fZ8mo|xm#Hr?;OTqg4&bn~ja1g&+tX!Fp<9C_iQ{RXY z{NCFUHI+U=EUISPu4a^Ah~d<`?dp68)xXeNv0t(~kNZf1?$WCU4D6e}5i23n7sOXC zyFs2d*c4}5c5^2DDiD_@QsB6+)-CzDbf=}XF%b34i8CPY5ri=!q;l(d+9A2{JRKt2 zbUz=SNT2S{5aF5L?U@Wxhh>I7Z7gv2;SV18?|K-CgtfCDmQy@#eT0KGVDNrB)t3um z71i(V-`#jLdT5iv^rHsB3(eCBy0(xUwWCJjnU0_Vqvqm4k5UPujxRh>wZ|He!AOY= z(QX#KJhi7KUNlA1yw8b4?0misZ0u*0z=pVw;h-)&Kvbr17sL;!K*gMHN|MvNr;+ECj zzWx!*Y-zEX-yTnKS#dUaraUr5n>XS*$-4>$ZF?zf%-dlv;_z-3S#|Y%0AiCNj;4>H z`pgJx*xC{ioK3dl;m^{uSJ}9S229|ML>7VXwrB%7WmU0mYj`%9B3`=uh4kFY#D2TA zWLQj`tJU91^PYU>IQDKzskVG9ti2eAZlUuq?heJIQ|MV6#9fz5r}9~`$~_ulY;w}{ zh6uCh+^|_tE>vSMvCnDIR}A}w(^g%kZiUa?-?~+&>1w9{y8<_aK9FIzXnd$_t=rEj z;u|MLU9J!XRB4e$+(ok>qC$zqxPVFCI1vfmuRwgut%vte2w<$ICHxQ)sp5SiF-|;> z{&gU%i7;%K2x~Y z2d*RXsg9N9gXi)wZ`K=Cv7pdc! zMg7WcX*SP)vX;IYTAyLrw2#O2)rJ{YVw+H0vu)~ebw@Od9Laqj_=rQd^5rcH)gKGn zF$HdC%3??@Iy;?h(cx>zDa$@G;P|V&$BM^|`s;GdyH2aO@d2+*(Y8TpseBUDoB;}F zVn$qzw;Kq^Ys}j&Kq;YR|FZ<+z%U{2h3`;SpzRC8v=p$!*tw&*CQRu zIqZ)ZKVlJwo(tSsM%B>q8meFxbkQ<$ZF1) zgHBOSj~#*7UpoS>QS>k6^3#75&?k&H30-rxp9Lqh1;PAx#``L=S(y3&ncPsMDqBJUmAr|6@j=)z^#w zM0{T}@|ICEw9BAD_UWi;HprloGMAvZ6y?(&4X*++m29C34r?%)29%rKGi@M#^!YJ} z^||~2dOU+I%#tWx(kbawhe_& zipGEke^wQ@8obT3Mg|)0MVkj$oA??EA>s3W+?K*kA*bLn@#D4;FF#A+v3?q?RpFOv z1b2&P0C)e=dG#812UIM1AsojW-YsV>by8YGgjLIXocB1fmG0-;1S|TE5*~zlp83EP zDB)Q?^9>Jy5h->S!3jrF@$k*Y?WRV;U~pHW81_(RKsgT+kJciBa#EmoA-v6{#K~JQ z6^v*~tl}l{hT!#RPnZ20`RvcfJG_ST87AI6`grE^-4mFZapE`}$t>Hwf~Nx?{gZ3=Aj)y{9yK z8N)&*{zz|#74O!kKU_B3dcF)K@ZO&x;#eYZjy{>e&k=drh|3f>M=FrVkg!9ryFeRC z)Q4*j>m-2Q$wMO|p0Oqqk3hmsdZg|Q9(%_aN~|O@5Cy&vg$428mD=GQtM{kJ39o;D zz6~hIGoMl7U8Ia>K6r2~?U^`2=N9AMYN;up=5fdj&}>IDAihcuFcr@AWMk;~)UWELu#6uo7Qm1DNr7&GI5n(u|Gm7Y=Y$IWzS8 zCwzw5;dt8i%^iNkC8@do=>`;od-EV0!qNN4(`gjo(DK9^GCOKZ973rQ<+*aQ!F_pJ z<~c4JMMtjEY2=`pS&mc*ueU7m2CZK^sYYt3I+VIpZA%|ly-dSY4UY2xG`bT$jJuAvob+`hj>y+H!VIu$;z>b5 z@90AmdWTwp0&@gnrL?jE6{|LQ%4QgNLA*+u4T1y)&6ZVYA%ch?PzrYGs(f1v(1Z-W zvz1sWI1-OaU9fWzL9z-%i)ax)5UJh<6`RlNfQB6LJK|mXa_xxW(j_SeB^(DPo2r|T?#a_Sy4-@fP$dfnJ#wlv zJdV|dzBnZtE$jIGYxNTS8`?kpn2w+zZiC}Sna(Adk$pGgW#Noc6B)ucrl3j`J#C<> z^5sNN%2pL(q4k7z9TzSyg|Tb{)PUf6kg&arE6gOk#=|++N+g~m@^AWCUs@suE8L-* z!cS^#3;+5yoPsb;s#kKJ8Nm-TpSdq&yUI4LJVGUi{qPbC|Mt~@xemM%jb=N6B;5b0ra5)BvOhFnzzfVItV4kN-+)ev=K8~7Pb3VhQI(uG0dea}h-}IBE|2l&|1a_P&k0*^KIULW@Qv{`8MlErVNq!1V~6F6L=f2VnJ* z537-Xl@2J(&F-|uz%&Hzw3H|nDi8u_UnyJDO4qc8W$K}{%(vyhd&GUZ9GqH}KQ8DM zd6eB(9-of*`|`w*6Ej{GHBT9KUc#NS*TeN@isa&<*91g~Tt$3d8d59_v_q+& z8}Sm&p3?~$mkvyd+=l0Lf=R=DQ}GWPOih5Vnj$59#4`mkqewv&yyX*29`6Fj;vy&l zkzgmJ$`Hi|?7=(B)?iVTpHL_+y$4Zr!j+>?YZzGH_a4z;4` zWjd^d@D84m*GzZ<$5?rBg`rY>a9oDr_1jXON!ROEc^6I#JN$mNK3jmV9KKm#XW_>m zu@;mI`(ffFUx4Q*bG;-v@5wxqtW)Ro_ zofo@6Eubb1<=^9ExtzGDtR2#j#O+4$2oz~Wo;oEWVUv&>5r3|0F;Muq%U&hm8nj>F z`X8|jDSI}X#VBlwNnv-@QleZ3030GKd9D1`K}2N{-7ut~RIviF2nFFmOkl#f9dQANSV$@06&%Wa2)lL zT76{Gxtw4YB96FvIx%r0yH>}bF#ShcG3}O?k)^bsGL1aHFhAfCzoC8Ev zJn277YYJ(qNhX6*!?@kNS}|auMjI1{2Fs&tmK>ORn^te&QgKjnD{9361j6!(_=J>) z(WX2BXoe*oVVVNV1!7@8IsjfZvYtYH*|qi$HAQH$*BN!@guNilUsNriRl zN!f)*$taYW$$XUU(auyp$skpd!E|BefR1HA;?CtvVde|((E>=k+i>7}y_~Em?j&Gy zZ>dvd;9rXl%8cmOHGmHp+q3;w!Z-$SJptlGG-PCw4!KPmZt^OO^^*{m7a{@VmBg@^ z3FTg(3=Omy+1;0~-G-t?8Q)Xord0^EVE~Nw9vxZQJ{=*bZIA(~+GZ0mt!>^B{aP6m zVX}>r*ce*1hKxrRZD7$;jhwI5*RjZ(!4CkZC@O(}Bt- zp6%CY9}m?qw0R$@41gD61-@KT#eux-XIaZVnmX&1zt$2Cs&k({ackZ4`TBR3P?#7W zC*@q*;5(t*Es7{JZV>nj4tvLGhkQJMgjZ)hfS0NA;ld5n@tp^ioWWnOlJ+S~Dq7?d zV9Ii&G|Ww$hp4{8!cA34hdgkp-IVIBsl&;@u<^q{ep~w);Nl46G!qnXkm>oHaZBzm za}a<#UN&xy9nTEke8JD6*{BG89wB1yspAp1wTy~keMS|suSaFGaYnVY86ouM-e>N( zt~-&Lv^lswbMshr2#lCAXF=1W>>`H+Z$8~{oGBHDufVq{J8afbcv%-NiM?@nS!1QsV&+Fr zo_ONW8uHlSlFVy3L%>JLkhA!aUs%HwhheK70pqsK#KJge2AW zZ;~azNF~;Sz*D}51Q}g&>&+}p5RWXN8H%qH61z z5gyTJS|z3 zQlF}H>Fc^M#BtgZ5@%#fO`N+eN|8&pd_{iRLKiu2OJbCfEuK-Dz>b_!g|&^{ok;x5 z#4|;g$nw%!1GTx;GER6=0tC_4SS(q+=Hbc^f8#O-c&noeh^8+*EjiI4b*U*4>EoI_ z0Z=53WY#2$NhM1xkA$-^s0f)x)oI?wB*bwe@>{~ZR!PHiK_>8zb?Mct5!i6Oo^sN~ z)_3#N6fV?2sEIQ-j0>Xm7?)1{c3NcZ#Url9I-j&|>&(*%FDy!1f$}nK8p`#wy{LTR zKBR&S8y37cG*G!i7bM30FtN7A-ft`COJgeRCoc-9h(R@}O{R-9p~P}wH0*QBkXnyi zwx{AV0acZkcmO-gTN5B%i@5kpbz&`rx6!Q-Wf#8r%8xKz5fv}8Amm-B%xf(-UyBGs z##(Nz72U^q8dkXB>eD5{H54P=K29LP?=XQ2pzN>-`A!t3UQkQ#WFB$$Z{p=diqzhj z>tQ2u`M?GgZptJHVsj8+mN~Ypt3Su4RG)?j?i}ao@=7_S^l_vY?3sp1P{)*B?(-o` zWRC9id2fpD?0K(teD}c1%^{zO=>+=DtaR~gg+q*jBw`oGN!QOivZ0Cn!0b90n z5DB;=*ts_hcCH-;EB6lvEB7G=EBDC+EB9#!D|ZIDnHwjgnH$ferI~c1O`05|^_s+^ znIAkF^j{4b4l|iK5>58I#*jmMKC2OI;6BS1P#~Vg4Ir!YT?VU^GD{04qP17Ha;ix( z+p`7(fvc=%wXPa27M68u7}tO8F>Vz0>A0oXAmip^(}~-ZOgnC8#+_*5%Ex5l%JF1k zDw|}CBE-kUfnK#ZvI~L0KTIkFSxg~d;vPkg-juj7J--olRh6fgtKmq!gRdM~d5S_i zbpd3BtE@Bwv>IH+2L6d*ExCvdl17zACv1Lt*$Uu{jK!w8C|Z)SLst5hr8Pl2YRha1 zveO(95NqEOj;Hulp=DWpJ$)9qBkS{Z916w7>Ei@&=t=XT=tO4`PaGas^*bW5vPcxw zkYh6uyAUIb)|Q~9GnE~PqLL?>dX{}?6{&`5#jA-ZEsGYf#*m7*4Ywpj61o_>ixCyr zd_ukOOHEPW$xikluQK)6I13vF;MvOk)$%*`)ThtM_>B4M(~}E2LbxYK73pn>xO8|+ znbY|`2qhb~R*tc=(u>>bzPv$dyNa7kmof-_H`yvQBAs-m%93DHZ;~j56S`t^fY{{l zSQK-!(-EGRo~?27-m(IJW&2_r`#1|qiPvXF(8KG(B)2#KY_}7K(5BXA z?1)5?<73z2j6kHja(t|Y?1loJa(pZr_Sgs8D6VB!5nhm^OMpipZim>T2>quaSLsMy zu5ajaeDsemgtE?Om?-wN_cNi5$lm+R90B`sesmsDwch@46P1ldefUnr%kCqgja-fS z$Z|8bMV7j?jQU}HMoqG>N1X#g!{Do;*1y1nrtCOVQ&&1Fa&$geS$)yIB~25Lf@j#+ zFQK>M{X?S>`=MQd{JKXTmO8~0?Z+%BS8+ZDOu35vG4;cM&v{V@Eq(d0KI1}TUynD2IEN)q~fXx6OCliaN7Y!8f>zsvnw36dMV#nl1F{_sM5$o>qhCC&Vrz6>5 zvu@WT0Y4vccX_NnfvDx#=aLwrk2d(SNZ9MvuoGS%g>6b)9*9dGW;BXAHmq~hr_1hf z8uslDtf%@665I1x&vX!aDn$W&;wX*cL}3w6?Qx@}*BLF*K-VnXLK6 ziCoeXkoH{z^C)$VHy6VlCf(;Z1B+LU4a+^=lA@dme|{K>av|Ih;LmIJ$rw^City)~ zwd`A5r5<}o*zDv~t@c}r112BwmTZ^-fQ=;%T`m5Jh(dCtOE|dDPG_g}DH@{)r?|W} zY-0t22jy9!$f7xrPa=MBZwNE)PmhQl9M6|GaFy3H#Dhr4`%H!&I%=LZpb6T;9jb4= z9xl=|M}PQ@y6mSuk^yGM+K&v8B`dBzmv(4rYN1^&stYvp#}`!)YI&GYR4osx^MR2C z8qXWnc<;y@f+JZ2k&TzIaLsd4riTNE%7$W@kylF4mUz`{O$`lg z?H!c3@T}5=dwyqL&j&zA%Cqnj7`ntB)j%vu&P2AEV70luKHCniIueWF8&v0PS#AFydr(lT}fR2ouIA6RY4& zQ9*OgHYk5$<@0^{{;~yU3&b(xQZt4Vsmdk!k%m@?#+kbFs(1wDi;A%?xdaTgGep56 zh?XuE&8y2Fs-cJFU~3&~Yl#D)oJ_n=1odb!Y5O_~AfIQPDAjS-$uq*sUm)__C)KUJ znMtU2V^yS-ol^?hMZV8vusJ3lyiZoGtgV7Xr5#H&vX_S8p#usEQIGE2v@!NnY#g+)O~xFin)vgiYwt*pd9u#0I_PL73XxC$7K}@ZnzvB-I$tIN^zrRmEonX~_cO z#$I@*%GM5e+0q_sFI?|789T6{$0H&T?|g*03*YUNty{xr>(*tob^UfUbsc0fb)8O9 zVx4$WcV$tu3*}`pAmw^8HI+{?N|j``^$@WEJhPMH(m?u!7K>_1Ap}H%MFwN#|BZoZ z6RFl3o1uYe6UmA%TI|H_-h=-*Fl|!EixD|6ZQ{zMaa?eFQ(Q^6Cmsr^p^$puw@rt8 zy_6tF@NW(wy9h`H#2Ij92@4&>tsjC*b_(%KiymxrEKeo zTZ#41-iWHqI!qv(Z*Do|b_3!doVllEt#ju-54@Q&b^Z89BZ!hXNWAH>?-j*NHGu5^ zqlBUKmfTM$-fIjdj^@Nc!T+C#8zwGU0`Bb-!rjT|!!!RbKc|kGc{GsavU*}B zQk?d~bKIP&#>uF32BP=d$#NX)@>#CSxmp{cDt@>(Mmac?K*8Wi7;Kdbuj>z910au7fC;hgI2E~EfKLc z4sTs${%+ZZe@D86+hmOA<9J=2?C;{s>$Frp3#8)5b zY(gD>R_O{a-DBRNp)dT_W7r|=({U@YL54lYW)t=%n|3sB>;z~gKTPaRa#YsPM{LYPENUv6LkHMO<27uAvXi|Q-df4uCd5Kj45$qG zu{w`?6gH`|H1YsD=3rUO>qG)^AgQU7zLQsp*Ysqlc({b5nzA2$(gmhJ zoEKcAEF;uo)W>p@W@V)Kze(R zimlvgeeM?t+YgtZi>pYO>8e>b!9&T8Hs7+L3WSTAax!+NMd>f5i~P8RhWl=p3y!c2Q`7XTJ<=_F_$9Vn0r-ywXm8 zECwzapRms$690ZxSZTw+@3!6R{IE^HJiV zsK(S10KEO}6WP{dK3{K)c$3FTAer--5qyek=ebw9$nMOgN_9^jegafY{cXniNyJZ0AI;k^gK3%?fLzvY#I@w9;X0Q2qKHAH zQy4N~XxQfHxl2UN7SV0{HiBBLh^3AaXRGcI^gN%*h>daHA4y@ej6cXf)nFW8bXU3f z^fC-*`%*O|yyV<&pO!FORBWmC^KaLYqgIi3Bz&7vVDPx)Dk!;>E9PIrw0M=_;5rE-7~i=zrY^|v z5D(cEh9}9x1?VKcB`yw9IFaz!#Nm$)|&w z_2-@U;uo^aA>f#6nGUU647(2$0 zIE-Rgu1I&E94u(7;P>~no&^Rm`K#rX2)JSGS+EGs`d!&Jhi~RJkX+91YI(TgTwYgk zD=p($fkR7MsCduZ6;Q>6DF=c;#((3WflPjgYe!1&zsh32Dt|`KB$z)dV?*-lv2p(fiFa z0xBMIWP{$}aC3Bnrh>LY2-`j++wwbH`XNf?p+N(Nb&J=0T@b7x zp8eP8xl05HR6RrK$0?McwKPhE9H=;KI&gkWXAw^v(X9@}%^ZRWjM+0UC#7@T%yk%* zYLdxkA|gpolqyLOivs$p%%hBcRMm2-nbLMAT#`676d&ZdAgKXUsEeOpoq&7kGqzb zXaG)}5@1ucGQekGg&t1e=2O^wI$!hg+@e$(l~Cpj?JyvI6xh4G3E0BdsFEA|wThIT zQ*!t&+qP}nHaq;^^NnxZ_j?~!RgLpfqxQ?0d#<(T z&;NtWzx)Ct1LM-LcCgM9{Ab9NmrC;lgy_JoLnzmbj3KQ}QpbT34Wh&EOe|07zG`az zDj+R$AwX}`$u!p^Ef=inU%+&!=U&S!zQVg<_e^2H0}ChxBO=-6@T1L9GJ9JqXXhU` zPt_e1y?o#xK}T}gS=1#^DFb4gmgdCBGh#J$kcQR+!G_S2~)rD6a{? z&3HMiaJpT@!18sUir&YEFG~DsgCI5x@VxyVXFU*={>OyoWG(=6}P` zp4UzY*+5}vHiQ3gtH(G|?(FQwMP&q7>z{pwBCDPw1+p@2x>HT~Q+TED(XLkyBY-=p zvHfiHk3x``XX)7F?yet=whB|9odal4&R#16u@+ho#=v?#B?}6Of**_d1e1v>)x z839~Qp%OB$hD4vo!I&>8p%TPx--k6H9~XSGTqUbGcBsEf+b~B&v#MO-Rm?Y%c?ny) z7T>xYsbgP2;iL9w1MVjV0O0iPq8 zn=cgc-{^<7{#6jmP5d-JQ}1OyZ4qKOM9tsCJuZTT61Kub@!Ju#+8t#Gl`i^NknYE9 za*XDYU3R{~qk!@)I$ITHRs&Z%IkyDl219z<8Z6q>r$B{DGM zV(oMsOgA7r=57#qhf3;EK<{MTKv%e36au4#*~z+A@XsNT?!kbY8kiP0_!^YXGY8y@ z7lweg#dDR{?+iqQ2Is<8KrKGRYM&AoR*RV{28|4CF40BJKQm8_uyIap{;wT+&zuqK zz=xMHPL)ygW5I@_A4^o&tu0gk3^@wJ(*-X3&IfiAo{UX7hm&gXHax{vf`5Ji34>a* zBOex88apoE{1iqE^Lk4@G9cS)Q2%tppw96>+d4-g&^=cgR4#Rnr$9!hQ)5th)Ul?@ z)k&rr)#;|XGdcy*O&~$HP-nD*-pRtTR?vn=!wA%D#p$D>v-|Osh$R#ZB_&-F09!n) zA|JBwyUJd~qFZ&Vpsh}8unp2Y)}gWv7|J(1g2O?SDZ5o-yyC#aawCGl0T9FBh!MwN zSr;)qLPUENDDMLgoj77{2ezwPC2%N1oTc?kJ0-h@wa%&HC$RP?tA0SBe!508V@(t z!;69NV@@XZM_0o5P&qW6!upTSx4eU+m!M8~w(#HKXSEI-ssCQr8unHaJITRPUJs#` z7jg~I%cOIF{!p{yEDTAWgI8%ghjw7mr}ZomwacaI0ipEv6-xeg)M?FV_?`W({e;11AX+Z ztYy?=aGaSCd7mxY9!Sb?PDglYdgNK`^+iVH9^inPKjr*!&*7QkeixyZ*A~!X*DPwd zfI#%H``mG3g-CL7WyU5X)7t6nu^s?xw5B`-VvZYZ~wz3DFD0Wjnh9&-~k>30yA7@!7QdLeq2YFZZIUFQ~BOW z-nf$M$0eohLEPcY{>YZd^^+wXzl+hPU4$+Jhx7`z=e=+V^u^%LnHn zy*^9CNANV?4edx#8!Rr*p>1&#@FOFF`r7aJRGk{SA96BF>KF1p6;z(mTDf32op?NA zUA>xZdxaq(@lKUP&Gek5JRDu8eGp0Dh=YwPP1pK{mSw2~xtvzV@V+I^3k1Fj7=F@D z0zuQSgGGZUD$OTI)}?|_Y-@ile;Z_c$jC6hK3Rv5g@-sYyReRy7<~#I(y`(CnxjMY z9fF_IA>pB_&`}Lgyp>d9ulL=7q4_<{+-6rzLw=8AxfBC4hVp+;cX2)FCN(qy;Jus&R+RtAO zwNXM&9>OUt5}Xf<2OhEg5$Lqu#j{+@g#R;l>F#D8hmE0eYb#D7V>D!5vBl=zRxB4gD`lr9zO-3QlYuYDc-OHu) z|GA3q2y}bI5ilWoObbEDc~EXEjGT8(5?AzHhsJ{qRyE-NTZmAcyN*XfWtRS{dKogc z^jvkh!C3PjD8`xw6uJfkg|2Ono?x`lWV&z72Jt)WvH(Jm7XA^qDJIG=il!Q{+iz8S zoTQQ^`lhX=6fIn6fYtAJ#VCN+)eK42kt!1?9BNz&%XS@aHPy5l4v?M2rODkFMOvm%jtIUiMDu zum_}bk>@)$O;Go zSphNkyc=nfRGNk3^HV7U#i7<>W8hcXazDY_y&4-*D_vH3NW;=rnyx%y8Qe9Nn~PY7 zlJ7J-PwVXGn=7rRAo zm5ZbPqWBqVN7nqcxREU;Iiw?&0fNSdrYjkKWpmtzp#?fQF_<`f;exc3vPrkRs1>v1d~E>W>OWI0$+5pA5yT)ocM3Tcf2qUvU*1-BKX`7q546@tHM^JxEXMB zu1$AI`!Po;0rH?ITH3@rmqA|mL1+6UMv_nkL4tnEVLWI%=oxORAIu1ZG#8Qk0qReN zaEypA%y5MZzB6@~XY1|f=2%54i8LnPvhQr2OV4F9pz=T*TrHpn_2rg|l>C#kLEW|#R{ z-f9~;P@wNIml43W{-7`|`U?vWGjBN{u!a0*lGo1cfy(!lDUwODut*eX>6&MlW$625 z@WOFwc;VWFBn>L@jFZj&wR0@BMA&+ZwbBI`FP~^D_7VzU;Q3<6uJtb<)!>Wn$DgX{`vNT!Z0;P@ww!%_Kc4WY&D zL5h3B}v{KzBhbF>gO9Oykcm$ zQsOxL`pXzugzC$hvO;2P5R|sG$k8lHPf!(UyBskVm#HtT7VPFR9+;1PWC+_xSSf?t z0X}||3Y&|bAq0A&Q#hFRzn0TpTA=wlt=% zH=(a>R@2Gg8=Zi@f=Fhiy{U%ndQ8GnwaF6baQsEQ53gkw63a!2EVX65EZ;>Z6OCrb z{|0;GWJ*$N7LPAnrxLsKe9^aG_}R>?f@Ui7;i3Sw<#u4;_2L4TOW}U@8^yYA>weTX zE%#&7bb@Fd=w|ufk)rmD|NY#?FLM;8ftx1^VBF(bPdCiL*vqi>_?;XamoMkB%?Lz< zh@3S&jd`=~D&}$P8r*|^0K)!_M`3nPVZ`m3Cyvy-w-fVEDYhcJn+ zS~(tCL3x7aJLBPvr%aMxReD_dl5~*!zU8;G(L|<)q?#9HyE79TVgT6`$jl+;M8u=5 znzSD)tNX{EnjS10h7~Rg4eDQ051V$@LHF5&<~9{y@!C&0(u{r%8u@@&_J8Uoej2r=d9gjlD~~GJHNTLN__~a$RPGEx9iPB zo6!|oWcnLLmg?H-`%W&7KpE=t_q7u7Qybz_N|^GmVg`Pfk(BFeRI_ZhTp-ZZ`czO( z&QdB7JSTog`mIPIb|QR$aN@olg)EdG8h6wIZz<$=`VATeR0`y*R%u>dwa5h51@)og zbm9(`>g25&~(nko6_1AK4Q-QtT zsf`Sh9rVHVnLGntWj{Ybz?QLn!ID@0Cq7u0JLXB193KY&A$AayP?>?Q_s(NN;8KbG zy!7{P;@1lM58?LKfNYYTZ*G>Fm5-ND`$9?xgI4~aU)ekryWeSfpv0A461R%W7g+mP zNXs+q$+(h6gr<{F8#4kPZTQ5Tg1h@`GdrBlcZFzq+klI`5cd>H9SOTXw+`ax?LQmR(~$X)tkqK1{r)By9E6)O zzl{WFp_^%=*(^e*3EJ#~aT~5HdD{ClNNs-@q@#oD2=**dHsQANBl*l5Y$@e(^@5jJ z;(`mEYc=pA>aoKf7GmFrcFnwl9p4&a{a@qp1UXdq!z6NQGLPS{;D1<@z?Oce-c?#_ zZ8a{{BT|&6)I?#wztjI6)s<%>#Bl>)H9_go+KekEJS;6YHuIuow{g%;*TeF}b_pyO zo8*K9c^vF84%Ii`Ke*Mv5lK(Z_I_8kbt(ViozX-ioPHwIRGqCk_92b#wch)FKA1TH z$f;ibo{h>2w0P#p^x`Uhw*6hNyykuuUR7{e?CnbPOfm7-8T+N#m>r{%m9jF1JW6UN z+WYX!0{$0hcNYZT%(p9+^K^(yC^kM98-M#ota&QWGL=;xqS|9`IhM}{x6SxRxI;f$t;z9{VeZY=OVR4h!V?0+&rID zCY?O0w3cM5p0S>;Oyw$rf!Xg1636Oj@P{pgZiqihN1FVxL35cLVT|&Ag^`OTa`5^( zj?b&(kW;ewqe(Ingw-{kQb2vDan<}JSk4m8uUAqlUNq`Rf!m>+X^r9vu#sohCi6Nv#8hPrkE{SBe=)VS#(x znh*pp6S2W~w~0PzM^*>gkuhe)Ff*3SQrg$e^4xVOQA-3bGLOY7@kwMb08z*BX`SiM z2$iCdVRcLjDq{^$k%lhx#vP@w^EfsIp z$48s2caV`!j8|r?aC~rz?}m47jBE*#jV^&NZd-U~5W>UWTU{!)pp^pUI*Uyxc1Gme z!l;E&hZ*ngz0&$gj4jkut#(CvI|Db^|nYO8TGQOhP(B;>LW$*8{2_-g)j)R@GH@*yrIT2FLw5n$C7UM5ZPG_{TVDsH|$9_{(N7;+H!T zhS@3QcODq*WYi%cMNT2uC6>j`a(`Fkj#KM%y2wD~iE`O)Y(rVIDN2ouSItPJ0bMF} zov2ZDw}B9xhF8aDi@L{9EATMcoY%(a$!tmvOCx1*gs<==S67PwC7X(>5ZI}Isx1cHy6J`gqQyE)j7WLKB(P6Lc}1A>tPFel2x&oXE)Xd(=@)HVubq<`{ED z&Y{Qo#tYq+8B=j02-yr}c`Q#ty+GjK`hTh=s6&aBShmK_S2?G+Zk9RuLaS4US0Cl` zS{&1&qlFXbF)(rw8yv?fo!9L?}sli%cdf1y`1u4 z&5t3YOuA)gl|pCD1rd&7i{67=<^!-KRwcVp3YP+~h|AV8fAIQGq`NO|zTPWqKH(BR(4-nLW> zOcuh-r>7!+D_qNv{;Z?xeqWZ7=-AfKqd9bY_44alurjUXtapkJ2x&rIoGY z)2Ayvsxd2*bx6zAialtHAmmxI@WRJ7Ce9NJkrdIieD1aoTMb%GKJiaIwI#e7VNJWu zgUuq{IXyMk$Y*b)k%f`=g<33BsEsR8%J*ER+Ee@j#)XyE`=AF=Q#VjaC) zXFzcN)awv};sPI9G&E&^D!rm%?X}G=D?{0JX;)2U;1gwmV zvkRcd^?QS(34Wm{%gDGot5I4rGz-jyI;|0T;V`pUfH1ztSClkl`}LO804apAVQ1SG z)Z#okuQ3J{1kkxFF{MJkG?idYDyFUu!^GWe*=%-#n%0garlE5`cn~i~Ck`5uc0i#; zI?ZcU@eWh{uV#+oRlRuiy04FBWv50QXrwE zb^~*iYGo+xq~x*7HOaG5DmK=Aq4mpw{|lAee;aho23xAtqix`ut%s^Mg;8D|(^NO# z?2qnp)ZqvIhD}l8u?l>IiY>hNoQ=Uxfxw17wxa2yb%gH2TgV0YctDGEjP2T933s+x zyJe$!IcN6b3yJ=WxM-TJ)iNopE;sh1?XXw6>Gv5D8=KYJm(Np(G6An>%x~SYX|Xz# zd<1;XP)&nqDMFkw> z%fHZ_1GpUBsAT$~!M8IXgAzwX&Ma(D)(s%6J~W7N;#-fQ5{rji1iBZk=l2V1`A0Kl zbbylq+W*<*js@3^Ji3TXmb^zL;<9hBknm0vc>oDc(1)b8MGUb5?&A{QY({$EXJNCJ zZYd0XGqrDrjo&LbEdvnAQsB4q9u6fdEV^w*+2foS7EE`$Q&JS7;iq*G2ctF;Z;l@>Dd56cZr{l#vW(8?@w ze)?bC1fXG!WwQ+^b|{IfKUEeth@UOuj`QE(gXq0oAbPJhh~E22XpRXr7={ZyHby8q zjYa*VxTZ+@_86oKw|OB7$}(>Su9mwH4_>E3W_oZ#gd$zuEG*P6KO?Ov4S&SlY%ooQJ`W6)sEmywt(PVb`q%01XsL00+io{ zVBVf7Py%Xv!GVL->|)r?E^KX3I@#zoUlQHeHQAT$T-v{~JcYHj^512(GfTMDwKpr> z4Yfb&I;^#MS~^^{y+DApQa@MRScDH(UUloFd$@+Tp+Tt=0u;7FAgUvoF{UG#2PU&t z7IjQVL~9%sW+K76l67R*DSq!bauCIo9(15-b@6uFR`0E1S zrYIvVYJ|UJYDb)+)qAbg@V@T#aVmd`1#r@rnMRw>6;o(xwlvA7^*_c7Ns={m-1d4%OdW zu1-I|+`XEl3HV% z_@PpyPLo=naSvN{PE}59^;;Na*38awmQDijNzBM&t5o1tijc)cn#LN*OU{W)DaW&1 zeR0=nJ16qxCJanLH-^Vr6DzAeNS`yqb|yxa_travH%!CJ*@y&eAdniq8OsvtQ z7Yf!IVgzofoas3Xhd*`M-H6B*2CB@M!_@TNa@e{sFj*dm^#smQNb;MHKjV1wr(}Dv zVQ-U-+?jCcjSLJzEA}+(POR0WNdF@32-l`$dpO?E8!S@KwrT{p0t)eSYvNW}h}un#BS;t#Mv83#6ptF zMMj!w#IZOIL^K$g#mW^t#qSeb+K=S186~RREm!g}a;5p$Fr+c>#}$;O1|w*Gn67q+ zHn~l(HJD8A0Vm7CB(Uw`jfDA#7PP;bnhAq#e@dumX+HVW(*}+|Y{NoZ3U07AD69y^w&wsd1#q2PgT`-AujfbJ z>ZXFdg&1anFt8~8KOEzVyc5xTXe6o1Ma0?QruU2|2RqQvd8`rOsnX~*Af1QLaS9n= zX+70)L+Y4bOU2XDMjtKI(;S++VBj$xw`QI74Rvpa3=BtHUE<*=Pret>DNj_1DnQ@> z+1vNMeeP;Aiur6;1^O(p=`N1)Y^Xq-Wu0SRmC`AzGGRPB*0NqB*bW zud#?B^uX8vkoKMPX2n-1vfAFe_>p)0wr>>%7-Smv*1UTEG(-;fu31cefdAQ5xC2vcdFzrVSb>SJ|FI*#hb&+oOSC8h2=~6uvjnB>Eb;yx?254 z&Uv5W0VQ`j=b{4N$oRmJ%4I&qip6v2#cug`4RS*hz?DP4TvOFl!|qcl->9~Iquk*1 zLS9y2f6$PoV}uH;*oxHBv!kR+tRj-ra;9UfETlGa&yuuLRm|FA6}@8qTGQGFr+vT^ z@yaMS#@jS73K2wquCl_2m8rpuSjbC4R5W^uIWYNy0X@GmC;H+@h;(3MtCU~esTQoe zjrPZTSEt20?}i7D@~EfK-~{ww4tns2riHY5G7 z#YqdN=+PuC#>pN;OZFs=mln+{js)g)NNK1Oq>AZ@VQ<#${NA}?es1EKQBe!M2>A)9 zy3t$(8?L>~27ve?^4To=wksgTShu3TogC(DJ zMI*1nJn=M#sv!$C4zqox+Bm>!A5bHcb(y?w|XBydrDc&ItTtWx}9okdC09 zzRk^8*Wq5i0-xzlW*S^ybu1O4p)>1p9fQ1}>^A5HdBsF^qW{smX}ZXNQPqT8m^-+X z)8np=E_;w6E_U+{1Z@$KPi^suLquJ|KCLr zJcj5tJ~c=LRf>W@*vudiOL1g3;9d9up5yX%P5<#)(COV(0AQALeI?4Gl zC_LeYF7W?P1OYICgNN1*@Esi{+5t7l_^ZA}IfSb-F1$iDNOFAQHP!MyGBvVF-3m3= zDqE^GKI&guH3V9G1~uK=nj=aAol&E~K0Ji9>=W)#>)r5EO@?<0R1$Bdm=kLju#dRIE+?U6O#;mano;0?t$egjscVh?qn%f*x$PHPb zvC9RR`jt7(m&N#R*T-`V5~Xfly-;D*%UMobl9XIr!2nB-lNihg&EbWzp^tBn8;wX) z$eScSm(-d>Aw(U=+SEKHUifjT>0%u9lF?Lt^4t{kSMu5|wJlvfFnU+4h+buqQ%ZU9 z*K<1X*mg#_7_%!aTG9`mX2OAIalmj%`r$eKhOB9DfKB(SmI+Pf zvw&SJI;T&dxhOeALtjjG(2b2SFtdoZPSlpTOjD!ZkT)$ue`6NN3ir^X{Fjc)flNKR zilUWm04iLsx3isxnllSw;birtFm6r_9hsON?za|9_ z4Gk215PrFdXY3HIILK6UZoVg$)fVh7g04X;L0%#nEz+RnEvZc$DH1Mi!Su&r9^_7= z+_Er&4hPhM=7ktbXQ}JzXZaYrlxV_27Fpmxz5>XYS4aZ!08;e=;b^PyJyDS{SZEW4hi>H@uu1G+s{YFZH|c>#K)EFzf7{*y0xd>a42XmFN_QEvV2 zNXbPL0dS<&nn%mI3h8FQC)u~FW?4VD98y)|AtX@Xs=9j27(3D&l?NdknvLbHyxxO| zN`BP)e0|(XUE`XKw8ZD)`WRvfr1JzgyLprakrOoYKgrmeO`#m$H&vFySVyBzaeq(v zse#TnPboV@6U(ap~d?C^25t`5$yBZyZ%VMS6UhO{3J`h!&J}f60Bl(uSmw4 zv99BQSk9=hJ0>9W7M;mN$QR40z;N6%1q2O+sRxk#SzjevT<0Y7+K3`0+uS0X{FPi_ zPt8?`iMw6cwf;kNys6n4HwE3|()}?n#%foStl9>CZ|$OkU;SE2$fKi+r_MdXxI8_B z9Ku9Z4%Ow+Ysb&M>5xphd1lG)HR0c+$#XIut-3FM)QWRmwwdIRqgQ`@M)8aM`T9F; zdDvuT+ebaCMlx|3aJwOei^_p+cVKr1oyYhFn9GT?`gnh3(&wEP{9>z%Q> zNr=MMQyG|Itb{nCc7Oatgq_6k=T*(m!>64EPvjK4TDb7=yU)~w!8w5FUqVz2z10qR zVXh2VnED7^1gb#G|y1kn;}_V4LWZ z;hywEDH_u3p1JO{yR)Ncx^){YGG+EQ{1}E1aHTMlJ(#9GEHrfD_reqw$G*lURc3Cp znk(o+F;P}rgG7qqQ2#Mp#SyhNDO3I?@4v>{TPny{GdzR;A>YUo69PN%-ZZ2_)$LQj ztL6(phV5g{H6T?X;@IZQkE!n9RT4+*)+QvaM;?=&@vpS?fs0+T_|hP8=Xv>}J?>L! z1w;~Ra(k(##>ZbB#vfa!#dFyR#YZcwE9iDcj3oOJ{#>Ug!3i<$=Ca}PzuP3eSa1DC zZYkQ>X05XyXE+zlmz)>YnbGL~*hY)XtVuPy^?R1?vhz-@PjTRH0Ql@S*o}Toi{ZKn zWdhfj<9#cqy{xXwP}y_%)ce~sE@KZ%YKYoh{}RaYQaW#~dK5fH!p5Q>aOWo(uWFdm z9hRHvj6BW*2!V>fOn9Aa0Qb)9hC@zWga4FrF!Zd8TW#;cIU`4PHKFh%P}?tm>6?Vh zC{73Ud{)V}i-so-U8Ii}3||z6FSFd382(&!p25X#E5x#${>WlV)DTg_T%VTz6d7He zCU4}tk3X&8D&6nhIZCIsu)WX*?sMGy8ti^~O^Ecg!osf`;oS6D=~}zX-YpCR*v!$2 z3u2RbSSPa*v_7Zq>(`%r?ME?Z6871L{PUM|^4~Om5CSjq0rD`^Hkv<;OE4B8-%E{0 z6~P;#t0kO<4_B`)c&{xX)K~ArB2TB-RwBtSR+vG>rhGO*AqcazzZ+{DJbUBk7sUBl zB~=l#=f33ytht-bKt!U1pJ{xcWBgK?Mp=*dwCqL*dXMk|NQb|VIW8`Mx==|>O}&x+ zPm}SB&SBWn6Wa7U%aVH9HAmqGdCpx&Vl=*zX*JUn5gieNrs>H)n|~k2hwotgC90$F zh}qC&$0p2tcxZa!hTSy7(pXvc4>z7vQon8BBl$R>FQs6k52%8tGV2uaVR|i8uSu~@ zYpY?B_;Et}{NoR8$e)xpOQgm#^9)A3*IuW!Lae^3&Z+nOHqj( zLHc#J_)~!QobsBe0ExqSU zDch07g?#mgSw=)1sUeHEtc0P#HMO;c&EaUVu+%m+#d_xG$spHTA#>M>8A6uMwX3{J zd>q;mP7|Ohjwslq9;ADm9q0v@R1ndh-w2pd}JdT;=GCn zU|MN2v_I7*iDXBPVrtr~%&e&C>(|@IvdtdLg&6eFtz0H9xGiql;9fVd#28{accqdo z=wc%oYB^#V807+K#e-bZ6>5~Wg^xFhP;93gZ33ZMZ`g0n{c5jyxE=2PI>7D=lSoV? zTsF<42eiC&l*=(qKkE_=C7L{^BnMAb8CV-UnGNF_m-MQl%vTn_C+O-_te!tR+{<-~ z(dbsKIxlTMXS8vT=#nd9Z$zeDSbN3mbUW5QqrGlhku1-0)UzgUnlM3sQ znXxOF%Jh2p@~oz9=ci-aM9@=F7p_gGvBk=-V>=XZdU{wEED#Jpb|PDP%0V9R&}u*B z+w+Nkkj)2A$5_sTsUu<0CFib4B2o-l26w+f?}?%{qkm7TZskDC0-gILe6WMHZB!8J z0nsaAR>JkN=%G49glKS0#3g;<)9Gg@VmhMeTc4i3VqCf?_ejGGU;h$WE31owQ9dUM zG5?dYu80s1tq{5*i=+61R|S3VFDr|47iNfW6w*B4L_h&(Cdt#5<-H3x?APCl>KJwTEFmt5fabVy$cvx;D`)&> zDJ~vY*?U_zaoTChq!Z?YQD-OH{LI9x6AGx)jFqu)>?t@sE}%IJ>;u2qP=A}qRZ!JW zH#4Tuu6`;-^x)H+n)vs{+b=C6Hy;cMKK0;l#G`Ib_}*8pP+94JeF09FjGL`fRGc$~ zkX)~YB|igsl#|8^en?vNymG;G1a6&SSt(VoJH>2gwU&X(S*b_KGKFD@Tx{eO0qqY79)hPNzE2^O-?UTa-@I3!Po zuL*$%Cj-XXv;28YjpsPNA_fSNtFJTjXZ}#EH%`x$^<-}TPZXcrTjRKdWMMe#(uDYh z73Njtt!6B+wLA zC(9$7YDFd=@Y1#-J08@kcT7#f#mbs2tdSlRs`s3?OcAuOBI35x3{x_@&{sDETQx%y z%HrI~74-<{u0*X;`GYBBH>k`l_uFi9TJN!X4NuV-e1*nt0U`L0ecxaG zl?WG9+_iQmq3a^sgmn$zACiCS8rWX^YVonV($JYMFJLRxUDDW_ffkhNyMN-O4f!&q ztj#xpSM@}pOCOum%LBn-g-4N-ECkkBU)h|bepVh5tntI26qFE@`n=s^Gj)3oE2UIU zPNzA!du3FyqOR-$l6nWHrJ-<)bc4pB)64R5#g*cmk=e+j_^vM|_*Y0aH*dE45E{Tq~stJ%*fI)(E^*}tdJT&1@Xb0Y~`p@bOl$6X5|+i7EyiM ztoU>W^7h6(jt|E+lx`JtCt_tz7ZRLzQUS$B?W_zGN5zFS;|w-(D<=!@&S-(2)HyWK zqm!H?j1DrAqjG?}^)Vidhn?(5>4m)q|10@xZRQewqf#eXKMSSZe1li|(*r{_XLoXI z%V=U%CnD6}(rdpmzPJ@a`xk@#87Jn!9%)!AGb#X7tDy|WD~=1*s84I_wYbs})+y0z z%;%IxJ^>K3t^5#E+c^p;{2f#q)(`OPU8U2bBcG^ny{IfXiRe0)n8_zNfeS*bFv81j z`dT9RaqskHmC@^yEvy1R=RdkgCPx8$LRQ{@tr@&svY>cv$}=Z_QP8y!hNCK!_v?%c z8@FGt67Up~tUV;R3az%rocj!E7W-c1Y<|vbzz6a`?Zg3%f?_dC>mn=77UF~)5TX{0 ziel|(3F2=H$>EOX(q|BpuN&amdR1T_r4ivyE^&EjMGoee&gQHy`?{mex&$M zjRj6RflOkIna9sKdv| zHb>=tJ`KL}_!|ZX`AikbNbz?IF7eeYPJr?+BRo`dYO;XG-vD^4qgXZrwl5Vb+Rj!) z!~-8ZqV-b9&NrNF1|MdBf1eHiWl$f8Ix9)gJL^nv4%7#d*x-g)e||<*ys_i1FYZ1c zqQ91<^3~pTKA?VV zjQ{0$%z}MrEP*|Jtc(46>_jS;8bxZ9np5nK+OUOH0mlZ-4&H2}o!(1?A3Y`tbqr^U ztZ+T^akTgJQTR_kgDy9^Zt9At-hoV%hUEeG$;Kb?G`Cl&&O@B|%tzEL zM0XoeUHN7DeUO({kQCxYjj2i&{7`)Ch-$PsRHnl=%q!sO!0clI2An+59o?a7D5@|D z^~KL=@8m0-+Wl(1H3PKC|A_|CrYYaZy5`OjlPXx5EqzHGo&qOnW+wHS3daV_7EkcU~FOP404#oe)dR4w5h2yCsKc z10P8!7ZGDz6SF;FCK~}$Eb6zx#+36+Hx#WQ{v2JSeWKsjeRhC}zBE8?-vHpT?@B74 z7*lSX7$EmZY~I5yNbWQGiu|Vl7VcB~~$; z!Dt@E@?8BKjkenrB%!q0I!I@lRsNb$Wn%DdW}P|M&$`;qV`CyKW{qKpq~ouekXq8v z{JHXNx)qDn^SqCkmosCvnj2CKhwYKND-;ao$dz;HE&i`sX{A&@6XADDjM;+w$gejN zAU9MueEJ^uH)_^6*he?3`_TMvjg~N?wvZ5rOG`-Wcc&qx+n1&wbcJ0&{7q-KUMM=# zjlw}h;YENfEH++xArSwKeo~l3+x$UViadnwkc8Wo>!F~Ymy)N}qn6~bX|YX>hjpvp zL4X_a^Dq}V>m(2n|GY80%jz*k+ZHq8AulN^z=#|Ly~OH&rkM;;HR1k=>{L7AW8=L1 zfX`L210z~{@+gxs1RbZ2SYX`e=!#X6UiGfW7!Mk@39#USHh%Z$7?ULR@Y@AY6S7@c zzWARb{=DV>Vd^H`6t|0lFZ|^Z(!(fte0eZdBnQB#7n8-OV%(nQNc6`c5BxA zpJIy5iEuQ8A!&}g14zM-c?PH9Fy`{IH-wlS4<=^eXC{?sf{iM|2N?8>bxuLGPptnF zTjh{dh3EI$lGlraS9@ml)vPI~U0tEdUcP*Mjsd&;jKauIFA#Z)ii7RuR}u%4wLys< z@xbUQhX?$OEL|knVR+Ob;r*)mtfFYxJ$bA0G`H9?&=F$?VbMbx4a8QO;6*7zNF*_z z*sTTH!;AZMMNi{~ex^e8x8`>>u**+6@G5e}sU0Tk>9$OeokJ>^U9MwPnQZY@&9=?1 ztscf0A4YklPE+4Frg`1Y`mU+m$M8@E?2xn1zN%~QTl%;fL9I8r?TXocv(^&iNb=ut z<9+&p2Gw@Zy>*(fs0YT$XYwps0>4km3ny-jm;d#V6G}9ye+RRLavo0~lvgY9D|pLV z`I7pbwTV^|;Uq9Hnz7=SE!)71V=n+2&!-~;ea+suf+Jwy!Hn<7x>~(nQmR}af32@@ z=jEHcC{`{|WJ#&aHpK!FYVSb39(|q0@u!9K*P{LY6$0KP@J7?>@OSvZHA8v5j2wvm zZPA)7xkylq<$rk0x>b}6;1(`c<;7#>o$L}9k%Nm$5MsS$@5y(^@!?bUMmX?xL$d@{%$v>Vupfr`BMI^F+|*;^qpvpO_pOuS*=zvu;h+Y^cC?5BqrLl!(>qe- zOZ4D@d9a0-)F*HoJ<{9N-p<4IV+poUE55bP?hku~)A*VDX7t$y@0%}=_{y|Hzn3|` z7h((ly1O@rW+~xhvkjg5W|W!N=33N6H;Un<&PDJo_Tw!n<8AiO^f*PImc6+-4y#LM z+sl`0cd#|;Lj{t>_8H7{5O}Y@eS?KLr(gneVpP>$QzvxiEjbd z;$D=sgtEpH5vDy@st7wfyk!LbHiy0v6Bd}KC|~8-fioy&Bzw?ZsL>UppF$OS6ls!N!QcdOoyy)vXJ}8|Gu!1E# zcL4mBXC4q)YrmG?Z68S@mVzB_egJbhmNkGGHFxF4VvL zZenFICR4ElpWFhM;d}y9CerOfTL4(3R5>sxgTQi^gwp^~_mE(j*76gU_JQB`x{ilI zwD>vaEg&*#WVA%akx>;aFvOJaIyjP)RELA?{7%b)o1cWA6U0ISY!aUR?;!5^2OLwu ziICg^LyKggB8VE+0PC7V!H%px1;Q(VC;;2spxk#LisKML+<*%tVYT7loc|pV@uXu* zpY6Cl7RIigaAATUuM?Zeu)ODKs0jilD`0-hRS=n;l<;`j!n!fL<~9u8`M_2l4np@R zc)QDWDY%fwpfD_US(gj;Rf5XdEL)l@!6JD{2qF~>!J=!KPY4e|9Xeji6kFOQ(%cAG zbwJEVUJj2N3obfIZuH%AqC79*Ov&3M*ou05T1b zg4mV_u4F&2c&-LGQ}drAGd;o5z2%mc%VZ!UKl15wE&ou<{rr5VYGZGuv;#^tqXR;y zks?O+ErM`7C%F2&K_oaSjzOA;%~5|rDcW$r?;`q94+gMyj|kvQ;~qQw_fq%}X9-ZA zW(cB^9l_bV6X{zmfZw7zIhXWVYA#M=ED;khHD4ms#|6k51h#JZ^jT|YS!G6bEdLNf zISB3mVqpQYfTeNG7Em5j4mhiTK24nd#CGa8b0RNI9yXy*NY2N5^RXAyAtX3$Kuj72 zY=lW>#hh#zAuPoDd_)c4^c~^j-47e5wu{O>Zs-744I9EQi1^=vDWY(F4&PaWU{B82 zd6R0)cH&e+M&pl4NNm!cmZ$`s>(eJhz-(lAz!8=L;R6IE5bmrGhDpuL!LyJ6+gkUM16*m}%<+Lc#hq&%Op-=By8#@&=N`r+ z=q(Qm0}PwtVfKk44*{fD0PF!gCoQ6be3(bnpp^Pfd}I<>cZ|XdY*(Z35p$fg**D#@ zApmUCw^k1$*n~t;e4IOG6NSfz7Sm1Hzed> z2KXtaRY4Rm0ybK*h6{F2D9?FKS4J|sWPNdKxslKn;F{Yt6mA|1#?D=ymhgC+PnWo! z>Naj4hpp2-LklOcAt|2$wnpaY$a7}XDR^c7b~HqloNuF|JYLxWHo0>E9F=^4s^KCS zh!MmyJHR<*lR}Mqyt4ybTi6{cdm$qXJp3003$-|as_D*oOv`u6c~S)5ea_>Z&#!M0 zV7|Of`MK`-cxj?WzF0-mz=8+0!Z@&i@wBeLre>(vJT3)aw znWTRl3A}JnUz7YtkkZmG0@G*qjHjzoic=FlXV>BmnmLc8iBQo5b_DXfskMK{kPV@q z-wrVs{5x0$Y?9rDU~czjpcwMi3-1$xj5g{H^=&tHXb4*o!4yD#`2%~}K5%#y0Brjh zNe;Nr&zp)Uz@aTw#%ziW=|&@nyKF;EkL^@LU>m_DryM{ewEki<`CV*M=6<~-5 zBUY;YI;VrBZSAP*0FvijV(>~Nm_;$6$_GuWvOuhL*q~(q9Fo2UV8_*vVDUaXWf27m z=C(eOB7&G$=!vyYAt9JUL)iKNw(Tt^i4L&K83lzgpN1*RSx6-kI|gbiEC&aog9$eO z^?+(guqsO<8fZV-7|P^Ibi*}#z}1#+XKK>Y$Hiq z`kXV{K2&Izt1xqkRs~&b36Z;MA@F>nk)|Scxm%yi@c^)h^B}-Ys~}2{ce#Ag9V%h) zxS8y1AWZ`m>D#uoq_;J|R%Pb^Sl1+2vTO<7a-53bcb_=6=lgYpOzUZC;~cOikcgw-uHHs(MW@ou3a$ZF037@(OW* zT7rb&;*j9!k^SczS3iJ~o#ISWT26WPJ0Lj|@y@$AmCmon@*}^%%tp{u3oJ%GUH00o z%Zd;yfS)>%A4Y)FfrBlt(`RvofhkLfg#~V%?25RR?L3^M%RHw|^3z5Sre+Z_jj+rCKV7-X9 zW$7}ZWIHbNQp$%~wwCz}Qti@{DXP{F)(mTQ^zKQ<;(zUwrNx$5x6^#W@0MWkUr%H$ zAejBvV{I9?coh)D8||54F;xOi(Zpu6bDKH`uwm`mu^>ZR^6|8y4YT)%95BF4$wL4q zIDkPj-YoSqn58!qC{^%V1z5*0z47Q|0CRFhjk{&pF3JF*))H*~^H1hapQU#Dd2Q)@ zJ&$Q$FK|pGnEXQ-j*sQk47NT$$vRf@)rSvZ~rao;{t4TmFLq)fHC~nl>+*KwYO*F73K%S`uTB@G%mzeI_+`~KSp*ff^|H1 z7iL**ej};vv`lIX2RQl0R6u;gRz1&SyXX752uxxd$t|s)AAcHeHE_4{;K)9)lB3n)nw4hW+GtNm;fiatvdu-PqX$cWT~*RLM{!|p;82r^|B7yALl z9pKuv+ct!7ErQ+mf{Em52b|AMgP?CYYfNcbx8EN|lMj^^E){9~12}Jt`)^lp+XkFx zkuH^s>`pljyNk{!RX?4j;m0L*I5SMRutsG!U85CfKZTEp1~RI-lx&4# z0FF;j_&^#itdqagP(u zZ*~{d8Nok1uX@iNp5*$ztwch8N~t{O)Xcm|_M7g=FR)yVJ}blo_^#Ge=wSfItnFU) zOs|G^^T*XvIqB+Cd5(Fv{pW`}0oEL}74R|L2D>x&)EQl1DL>$mB7)m&4HP$EBWf{e z{DPF=2RyP4P~R48SK!!#Zo~ZpVDXQio#p}0o&+N8ZhI0pFJKaD>bo4G4@PktO+O8* zX-m3qA`$XvuAspGmSEr8!8`@@-Sq6*aO>Q@L7)8{pzU3H5+KvW3LwvnJk8P64i~tO zc2{rCDRfFZxB=~~#rzXA5gu#I2k-Vko`0EUYd?^AQUdJ76$GBC0BiO0yq|Hm9)4Y= zOTF3JX%4K1AM@O2zS;0=Y6whx9c+>LOwd&|#ZZVcnoG$S?RYI-`U>NXlWPdj^AL@= z%VU)VSgMa4mv`jkl1Rui>vS6GUI2_HF=i_YU)j>*)cd08eh81;0W9@=XGAR#@1PyKS_~uWO&ik_E2@1gn3%(V+(= zQ-*ih@y<*zIXLLO29I;oMgg`VU~GxAkDxW2c;_OfmZq_o*{>idwQsxROzirFG3(v+ z5V|)3Y{PF;XU9RJy=wc&s@$949aw!A!`%m%q@N?!C}PE&F@0YwmR;gp`EbUup<20k ztDC=I=kmN@D?eb)KcC4c^>*4-(>G-A4}-)h(G-**rfVwX-^0SFZ3^xhw!v(P= zB0o!g`h=dI-ml}5u-7wA$z2Fgp9UsMTy5cWz1|^4bR4XkLdBQtL!xRc4g*>}D=tCR zz`ko4Mh;7{8u34H^Sp%}M@^6w#?S*cv)6}~WvHPi^qKUr%s)<#+wu$(t2giIfSKGh zF7w8V)7}q(ATg~xq=aSVCOHCrikr~S;vh7rySeWyBfxwwH&Z=7hODdE;h(3w!)e!t zl_is9p$xnWF)t63Co5wYq#>CvdypF>yI7BaVLO=Cqex;h&+j0!)HzKlJ;Dug`?u>F zXOJ~{L)kB|oA`HRXGxZUKI}mN{laxNE8H5~{wBNH4a)wPEN6SzDIZYU4WFXyya3a? zM?c_^;}@*`2JL_d-|>?qjK_`~V9ic3Ih#O>aK%2S82oLQU&haQm#kJuI2o}Lt|^`) z^c!t3d7ZNs3~1WyIg$Z|*Yb0C6ZD78s#4?FQ3uH7h8?|u0ul^x)G*-gUxL~}T?Amz zgQ&D5zJ&VAFSQ$h#k)Lu5F!+&cX>1>fNkEE8(<|qMDO$KZw(!!ww4&BtCRp!FsillmGs)~faxiq%50L{cZyN#1(?EDs2?NN<2Bte{^Nr3 z#&e{SallJ=6D;ayiE4@1Y5`7t`+y%OHm$sw+_@Ua+IJflpjLibPXCT{i2wk-iLn4< zCfMu}IZl;pfKwgok@j3%hM3aDPQ0;YJ36ZhbP4btAY&{M-6IH9cRD+b2QElml?WU7BE$-40+i@Z?+| z$S`MuSuwc%0&3HL+*v0C;E;zgfG8J8u!WYa1V_+%WHM`FlB5=3Wr5_4=XeKCX4K6B zf;PxB=J|P+0v7~RK0nWrJaBfnjRS#l0w4lS8j0>7GQ}jNjP|a z8AJjhdeIT?ci=!gNI2kb-a zN2tkE)A@NX%KnJdK9Gqmj)a|`cKtXM-95q+q`lwnCm;VkO1RgOFXDWV_zFoSu9+i{ zC9j7@aNF49p(c-%{m>mA8Yw?31P_f_pS5hLF;<>cx0dZB*t`40f0Zl0ud~7xGTSE~ z(Oif7w0~`da=0O9|gO`(QsM zCL&l)NbmJ)V(PAafot3&0%(>Y9Xdd>9_SKmz&gWyi(A{@ZgOT8#eaQZm876nB$ zn)k_71IUPmxV`|HDCcdtG%m~g9Dm|~_-!N@YVRnAUk7|X!`}dX=EF+Q1RCL-D*2%% zPE+SCp*wQ?@B4xy}IY2!RGRn_5Sq=PtQY2p>z}@Lbi*(3hrKwDQKM8hK>*z^_yKXDTPmdro-q-VU z*^%hR2JemrKca07CvEvHpAQmb-l{@yRXL<9)O#qjEguz2z`4e0IrWxa=Ls#pTOtkY zdi$JE;hvALqgmg>gmc5%_k3`z-Q}4$G@g0Dl@;74-)od9kUM8=x!PP$pDdVIp0C3VaqnlG-=?7PXFem8P;es2+$Amj zO(f*DS^FX9aQ9rJJ5p50cIpd+<&$ejWmV#SKsm4AmwHBt2c>GuTNoDB=zeaDP(ZKJ zSl)XWxUnfTJkBixkx3U=mwE~uB%Q(WEI5o9j7=?#)q(=Yz$(=C36B<#@fJvHs)t=g z_%9yzIw}lqYxr%Km0;Te)Rs$fLRps`evtY8bf+(2zX#djKTxm9ATjAo>zXw3lBxrt zQK!SS>(rq!2jH61L~k%Mzr%zqW+wReA}ugLDZB^~=gk0E(IXyivV1`AtQl7oEJ(+G zx8&~jbjj3B`S~_7cz`FbQR+T+&8MDsfqUjCXjk?_B8;v+q(p`z*kUi5A3vUJZ3;@Z zmuC$zHrTkX)ebG4FQmtdf%MZCr|B3kp48b~+^h4x*xYvdC=W`@2Gf?Daz=H?m^znY zc@j5p)HRs4kO?l26mYqD;YgsR^V$fIm=LB{%er6eIvv*MEBT;oQUmN$t>C7%*^FGV9~qDY{(_J4kPe5) z3aoEb$SV%UC2v$wz>vTEuv`p zdSO6hKjI^mvH+ftw~j0l4o+H7JB}GS$m#C`Z|08oZlN2@K=2Sn9$n>3fKavpPANnT zFvDB4;4&jSwKwbt%$iS^IAoMW_U(a$x%(L$lD_eHn#iQtb~j6 zF^)1bNlU+{16PS6bF_)Wv4PK7kwh7>kq<4IbPP#YBGpk-hN@d!ALQ_CW!@_Z5SfPJ zl6%9z8{TE$BLBFvn+-CsrOzfXu+KZNx>G0!h0`*Kk5fI!S*GX9x+Rij*6{uiLEM>W z0`B{qmKVrMWAY)^rhrOBd#YRv64M9_g0;&|m=JT=iA`0Bn1YEZAP^xS+fG_1wisY< zvI{3hq)mc*b_W?n3iGl)vUp3}Fy(6QeWFx$F3;CHmhTznz{^5^<^!{(Y{NeD0f#dA z_<%H=qzOqq4RE)^5(2D}T@GMoIv?a*uvvEa^PfZvABk--nB*GZ)KFX8l=&h9a68D5 znY$&5hQK@U>a!j*@BMWwLT=AE@%r25Gb0v~tYPUB$ zU+ME$FR$TzJI4?cjSrmLiB_W2DPlV@QYtOtcEV?D@K)=t@$gZdY7lacOvO6A-jJ8G zi)ofA?92Ie>S8ov=?d!b%+gyGWQqXXkyJB6zWPM<0^61-K?UPT{Q(h9-p;jcWK}N| zEKrK|SV5?qBrGa+{yv(ub&NX5@db3n{28iI>Nly}_H;~Jzfy_=Sy95Jz<*m`Y(h&NKM`pf~ z>cdK-awD&#>T~k1AQdw_e(GBff|21S%=b&pB-9Xfjg6cSlQQ+jy4!=GS=InD;R-U- zX~1A?S+h^m`b>MhUx#RNBHxYPtVspipUQ0p~zY6g3k5aKeL8@_xVu_4ECC zyT&fxL4@6Y22@W@#d|*0Dno{u!^yArhelMv$3x9(Wmf{-izO}$E#dT4o-PYi^!MY% z&Cou~3_cvsgir(i{{ad)KHgTZMJHTFXyPLUDO<%!1MxW7=e8lWg#_vVvvWdQ^}HUp zw!P1N8n&En83I_t`t~fpuE{x}!+H&{G+&I~q-DuDEV}fWXY-%43MRnp)P%MJEOl=< zSa$_r31H_l#V2e#If+>X6=3yAepjwcaH*3H!1GkQx^v-#e>%b9;DX;MA9^)e1UUwo zApwf^+VF@?n?8~nigML(Lpwk2>M{h3CBp%B+4mZ=80`ZVWvwjLukoO~y=7VX^w~6} zMZ@i4pLsWZ^@AahMS$`2Y$8o#>A|Y__X1n{d^{CpOq7BV`X-IOWQJ`%4?<@(=)7z4 zP0vB~sMyPY%p%+br+@q8%O_au=X1zY_@4Ib$vV(Cw$3Z@^t39C^;!f}e`A1Ch@SKw z(eRdKpziE2nl~X(SBNM4dBYzL&LUnPnyjKh*H4EDlB#L|S=besE!D9d*}}^{3z2Qb z@MM-wpV`(H>eM)+%sU&{4pj8*6%go8&?eZEIHB;n62MDTH04%|kM2js^`(f9o z&yGjw_v;9dm!bPO``Hw(`QVn&$}@4)jXwlhD&BZ95ygCvHNLl1n(y!)4eo!F3I~@#Ezur`&n+};b{+F+zo|;Vwc8i@#D&rVUWhVaW=-~ zao#2mD9E9NG|350DK24n=vgM+O&nUL|5zjzmW<&7-_=2<<#!iADheB(y|T;GFcVs^Z6g?JAJXj{l=P45T~RkCp-J zLpLQ*)Dh(Pb?oRZoz9ZCf`jZM%k;u2^4$Y;6ecDlc~vVU+Pd|2V#O72(boEX56RLc z6A|1BAX96;sv;6|hL%lyuX-A;lOFZ6TS3X7s3QB;axHmFpVdwn)qRn?bOy~?eqA&X zrmNG)lG^TD5dAvpdbRQI7NjZ6{Nv4&=5g!-rk&O^^%_(uqcM_?^jGo^FAr@bCQ>O0m^E`Fz&g%=Qgew+P5S&)4HLe^3a9`z z1_a>d&-2MWpkjJX=Zu`+2DU^-LI^~&51mrqo8{ANoNdul3_oeMolI7X+=!X=i^Iz2 z*Qp1r38vANz~HTucM3P7jEKa1z-~X@tTnfj`#?2jN2&)*$u`F_=((0W@0|K?5Y&)F zfGtVOG~LrsJpgM#{m&=>)CW@HHn0UmEd zfb%_p04Ce-R~E{3yE;_Z#ZRA6H7@mZ*_NyHt;&Sz@?VcU4n4~78^K&c_?-Ph@om)K zh!&zFwkbx5Rb3ancBg64xq+Muj<@DvQ&>}B?UN$gl%+x}x9SbyK)H|!t=GF9vucm0 zLx%O1=gV+cSoIkrElQ2MOFW{?*b2&MOuZH1egCK9)*c^zOO zJ>c=<4HF3mU)9|m#B~9ny3%ml!+Eiochd|b2*?ChHIp+jh&~d@4*$+V*cw2pVsFb_ z^KU~_?sdyu@DW|!a`WR%0^gpY1FYp2%&zJQiCR#`;RZ$$wNo?vZCU2{{d($ts?oI< zS$VskU#GhK2YyP0HRM(auuVThPIcf9tSQ)|HdzKTH(kli91;8O4)_wAvTwOAeWqm#lzcZMR;wbArHFK}|AQdH) zr)%a+Fq!5}BP3a5HQz{0_@dzf`Jy|LEb_h`7YOekhnit20a5{tiym7Vd&E9XUGuN^ zqp95Egk-22pUnuxe(E!IT+P=*BU}*byot%uW7crAvzH|em1myOeRd8roK=LH%(F!$ zO|=4$8Uk`QX9*p^>cShCVD;~O7ofAp?t ze-=osu4mU{8nrW`sX4d^%APyjG~N(fM{GD-p9{-kl7Ba%583Z`a#88MD6hn(lZtiQ4R1eZS*>@Me@CGRG< z&)4_zyV^!-5h@NjfHM`*Cj5rG4->*#I9w`fTFbb@j0d_kBn#I38hqPRNZ=Ec$39R^Y)$I94>v~MS?dI z9N1|%r`&jJa(C@dWYz&SaS=STWkk*W16q+Ow!G~#b+_~FR{Y1zflE+RCRDz8dRO<6=Ox$j7QOMikjQTJm1P74Y(Dn1OZf$lQSQG2<}R4|LhmI+ zZ)%0AEQ{A3YQW2HD=|IdU}dpV)V&RyYGr+JOjWo`DEQM6(9hJ6cI zv>Xy$yA@QYIes-C6a||j*_ImXFu3;v}@8T$VF(T2Gdq(G57wFWnz`A`9sRa9zGkhYoArTW)l0~U2Q zwcIZdJ~DYq9Zwi_=}njDOurP|nc@E|03jfrmEdcP06!@V1TeF@1{m5tL?74_%Qxo_ zs7W^fwJy1DvgDNn$WjK#bJHAKTavy^EwH;;nK_?yI#T-&U_SZlaI!3GSx&w!EP1w; zg_+cm^(X6ytR<|_yFYz?{91L%?dzaGe#cp%QSN&}_2>%s%<-1#U}h8&%1eta7E3`d z7JyAk#tnx0GQh4`Zbg8lqytXbwFj-#Om@fo>Px|s1gAkdi((lX)!h)v(|&q{>h*pa zVIr;EgM=nnN4}>+8)knderj*-n?%ry@!oUM5?VE#g(KA$L-n8afl|)w>Tx9jqVB}C z=H4=JhxZxy$iE&q&c_*e(`OX8*ykSD9aPGa>1B@x!Yi|s*2Z<@h?yiy0g|^!?h?mO zfG5TP;#_1aT2v8E%aUY^0C>KFnoY8qC>ZSo_H&xMbc50l!S@ z0O!iqV?&}$f<3fEcn!cIdI7*XrOzQwKm<`*7hu;#EGHO|*l0E&CZPq`ig#HMas{xI zW+O^aCIBW0_a0E=;K%+6=AR|!E$genH)Af#nE|lVz>U&h>Qv5yKNIUYEyXgm^$%>4 zy>76;>o~uzTYt?`i2Z=#M+T5N9^RHUt)DKRFJtZKJ`#rr@*|PmH5m|)4;5k7pdWRI zNFG!~V}hf}tSk;@4u^i8TfqYF@I!KMS!l7tA97D7m=)A*pIzm{1XXK|Q#(6d)-es_ z8ws#oZRpHKe|R8(e7FSIwWj&Em3NVdwjAUEK)#aaA%eVRgDd4BX|PhWaOIE}CxThn zQj1{$>@cJf9Nw}cn1tZ;mJMF>1lKmOaEHM1iO>Fj56nds+kUtpouacmjf%<>4Cu0utLQA5oL$Z>J#m>SQsjO$We)7WNm?3nq?6r>;8t=X zTyvcdZHc2Km_$%^Nd|suQNB-CW;&N0V%KcrWMS?DPH$O-^1G=tLub*&9RBsp>|y|y zPcwHp_xAP=F@?hc{pSgnfdk6dnc9)J+;lcn1)C@$EaeB|wc?Cu+pp(P6=VsK zM%ZwtnB4}8%qdt6>vGU2!!i@&7TFgQ7eU)?mo;okU)v;DNkvXRQ$Uc3aT^x~uoc-k z#H2cypK;30Ax2t)UCyZ{rYnL)TQ(b!&bmqwjB#?BZ;_SaU{(Pta%?hxxlpo57#BhM zMF5mnP=a`U;h`<@5dfJ0nHqy?Ac!^G{b&rsp^=VG(G1q@ck z!wNDF7Dw;-r)6C{cVnNZKfmhpb>!QUvD+{a(nwmy`5-A&?$6ATU#8E8M&E^#nF=pr z(tG?RJCcgEdwClChw`(I$Zf-shXrq^;Lgn%Fb|FV@DRZEFdHzrIT%+0%P;%lGkZRK zZi9>xflKvRkL;jk!0eBdHPjL7k37O1Ra&~_HoVENN5*09lH15ILNZs*y=TDhRFtpQ zbsK}Zxt)Eer{Z89vafdgbz9nS>1GLA+0b3te%!KbcS8?7Mj~&~V3O{?v|7qhwsalg zQHYZO{WsQ1Uyaw1bZs?;1RB^hMVfYZoA5Nq!bRp*<|b~ zv_#62i@+V**jWd0%_o$E=IUHLm^e|*G?KWJ;1CPF*=_(b{sv6c{WH1hoj|oIfW?#~ z;R1lTv0TQR-cNniqjPTiP)c&NucjbNJ&SHEH3tdKAsVlmZva-+v6{DBTp&uC_t}|A z64z)cIzq7Sv*#^wMkJV|rTBoy1LE}X;JV&{Bf)eEQ!i}!MlLs?@N#u{s}*68|5hJfPH$y(dEqRlKx?w+=^$EO;Sh_JQox=;#O-p zkGTyQ0J61Q^wh*T+Kn2!$T?bibxzeoI4#=>GF?=8T36%qV&{4aqSr-9QgR> zLPo1%BRaZrI}Uv&%oKY`tf?U9ht^{tQJ zp#lSCtJz+ijzP12JNax6Bfw74ZU0Y;x-DLLoMlSoiO>2t*0K!F2(H=97^!U9go>+u zwp~xy+>?Eslf;vAG5XfQ4FQpC4mSE-0IdGw#&euTl5C%0MlFDSI>UWhkAUIup})#3 z=Fmy3P~U|iJ^N|6+WB~^&e*e_hIRQlv*8F`4v}bLoAw@IiD~b*Sq-8+qfB8F zm+6e-!+A}6Y)fuK0^zADvu;{x7bRII)_HC4Mmxk5uB(V#^_f*+Bbd+6eZ$0h_adNw zhsMIO%{AS14c3bFhKJDy!k)A5FPlF{oqOlN%wQtavlz~Su&NR3p&`{dfI%fXDgSLvSc960hz16)w>8*%yJefPr~g1j0A;M7?ctuIhTe-cRxFOOwO(JGq{;cv~A( zD2;BDA#$U+O9^y{Mw!4Pa&}#%l1NA(pIxPb&oIF}?ZmHBS`K~i1&CKOVBLRBvoOKr z4H?}xki^>c%~CjX=t08MZqLf7l&_PCxnAG0VPK{<;>4# z^g>Z2Pz3{0J7s77_JeKz%;GZv=GeFYn(4@CGa2Q-3NG)H1{8ohv`q4$R($3stdR-E z^xngIWoISzSv_LiC;pFEnp+sgi7~c}r)%OcCRY_|3|m}0jqkJK!zskqax!%;|6Qyj zb@maHZXL2{0>Q2VRZi}g1A0SbSRRl=m-!h8)uiP%9G#3_Qxy3$=RXB zn)Ovo5PmogSnPt1Aft9LeFGu3&dFYOXh_d+JV|6_f5bkf^KtxlU|;|nUZr&7ITrU>Azbr_NA5~XOT zW;3dzsXEtv@aGZ#M0+XL%F!CXGth=v&ou$YmH;LNHCZ8uv}kmIGfyB~dv#7(pi4Qe zr&P?X#=@U<qTaHxxHOW&^VoT?wR~ay9GOf6S+BV9r;DjXb==;}pPJP}4!ZnuX)F zv*Hr(Yu>W4q7SMonz;mXtmppOW&jKCig0B%T9(<)JvX_Wl&07U4H?3&Wzz|UE1P$;a3KvrDYq#M zs!AP?&8(cF9=CO^oTRF^9S$5WkBDxuQ+4dJ?J>7}eXM}0HD2aI)j2Q2A`^Z5$8CYc zOUS{@Qpv}WGe|dS8e2x=XMu0Qf8175Bp*7~T{ou&EbP8X->BR|i-zL2mirDZ)3MOH z(H9lw$}vE@b(mS}<>AWb+~whF2E|}^>Cx@dNQSh;JV6Wy_VZ}K2OM>`2r6fm_aA?VD1Yc= zbG=v~vVS~&sT3!1(e+o5g1iysc`qp^JmG#>DR{AH&kIb3Gsu44YH--eqnp3#Ko2eN z`%gxyu>Cv~A>U^1&yx}(Kpqd_4`f}2`>lPS9^Bt2}ns1(CW}f^GKA+-R7aub#P`w!*Sl74B6dG3X zw=y9@N(ZV{QQR7Qmq)t=6X4L6D#8GtXH2FplGkI~6q*EUUb_eKLCnVuoH-(zcx!3S zZ{}hWf4HGXC-Y*7bGIaQ1(p~sO?NH1j3Kpvx(ZJx0qxB}WZ>o_?mt_cBD2V|Q%3PmwUI1&jZrI;f!QWIbmHZr=S zuFY7_W(-h+8*C+60jJb^%_~wL$mV0*QCU*+@i(aB6!f_`4j_VnF5X0utRc*0Ow3w4 zDs0N`0EhV@h+qJulSmYy+Ru7j!d6d8x=Sj{(!?S+IG7_a{<^H=OnSg(SWVCAP?!MV zaX0{2^gU42$wI?(!~5 zJCe^g*%XF`Nfmf-?flcSA1yHUiEKjU{W=nx%HVyRh`}}ARh^y0qS%50Ze-C z3w5(pmb)|rfJqO!>@Cw&$xq&8O6r^=l*|=*lVl^T4$gCh58Q$pD^%+ESQ>rjX8 zgfE&2J%0W8YZYKu9=9S^8kApou^$AzW{Bv{4YCzSwZ@%J%T z0)WRe2(=327M^+YJolh2>GKFSxq~f9HVtr;qJDze`WzZi)YAxHK7E>-Aqrb=xtKM{ zUrBI?<8GCD^f#D#0M)~1$ClD(NyX-V;tjAVmg<;X&XT?vU!dMJ+2xpWclA-K@5_`7 z%>=3V(_ggOfT-isuhg+x#qlO*BStw_K;-br_L(&6ade%Ms`#TL)Q)47Fs}mysg}IN zsIe96%zy$ciAIZ3BUwCWs^qx@m>8f*JBi9b`g7csh6^u~H0Ganjc*MfZ!8DA94^cLL25Ld|x*7YE=WWmrZO z^Vqpu>rHI0n=vj>S%_WceKQ+dN+h3gCBfQm{`HRsPG@enzp?HOBw;B8*ySl#<;g^fX7KKZ0?Dv{?~mBpxjE9v)2v` z)SK#ZFlEQa>W^Lru=jZ%R*4P|>ps>{uBxk!+`MI5quwVaz}}u4CBX83IeU++%XS-S zbOdh>cLaBBdU8h9kmle0Pk=B1rlcypR(>mzXOo1XgR_>)v1TV0-=(Fj%g$%yao|~D zr(6fitzwIaZ%c>qfcGH|;6w!<$ql!z#12VWqgfn}zIG2uDbzGOTn+G(s9VWXaed9l z&Cax+mdJ8;^U`U7GeBJ)G=bS55pvyIYKKfyQ*&&7`qm9_iH|+f#eG*ThD7LpH@{l_ zbT*PsYgz8gtJ45$sdtQBOLqahN2BS9YX@=$bWMu4wdNVXeWUUsWgEbCAIR3<-p#)G z)+I5j#%~HJ)yVhq>@BI~*5W<)lg+ZLT_F*-Qfl33f}J5*2igU#juXCFq?#WR%V?56fD+q@ zLOrzv-Frcm;7@k&7DL*C9X;Fw8%SO%<%G1bbbv!#nP&R+z%KCh+|58lb~|}ML*9~m z9{Mib0NXZZN5USR0UU1V;1Lwt)p!b%0&>Ab@R3NxXealq%S#6s5xj zwsZq0^7sK9vwF)TWl`ZkrfEBd#ImEX8`495!!Rj}0I<1mfxj{$L~t09U;-=`>`r$W z-PiqQ8}@UlVLk+`+gi3;q)|W(b_FPP^m0pyky+0-;dxyz*yk~97peOvF(o?5aYJMP zss#X;WW}mWQY?7Gi7RH6fXo1QMTO0UwAFnWcovEdE=iN9-<NK!mMF%*C zEj^OT@`vG>e4VEuG9!%nd{XSC_36C%1(${?2Ko9-2*tN-N${z+>kOP|BqqdX(mYP7$$p+0 zp+a)IGaB^_1LdxGJL)fp6Nr7&f4&h%^L7MF)Hu(Ou(;SaeegI2&S#dtel%Sf(PMkA zSE8K6o;~W4S~@rQo6a}t+!@THbWz~>xX|DBO`DfoxyW%NZ=!@mXh^M}>h7}V88znM{v|aLiwxp_mX1=SX$_x^1ab$nA z1qo_;J(=p@-q&X450bBy^>A`axc{Rq$lX>-&(e`vnjEEXn!u&rO*GRuO^DNsOx%&1 zN7MO+VxXg1Ua-^A<-0X10a{!-z_ElyFo|v7+Qc8JN*?jz8&;LN*IS~_?l{GF14ZnQ zR6V%8{}wX%JXF+((8yc+AzV@s<$62-oKjC3rCi2+CO$2rgu&=a~;N zvp+P#SqrzcL`|H^@Vv)lAMoE_4}Va18Shq!lSAqx*2MB?*l)V({K+2cN%RfR-%+1Y zB57Ay&wTJisb|obdGivTL?XB>>be)ite)P9$PPxE965vPO+T4giRjXD9;PGYMKuWG zQAIo?pOmr^&(TPahr5?8#qeL1vgT6WBET&*koR#*)PSpML#<|{VbkK5LqguSU{;|5 z>RTksTLK&0rSM7d+=*2JxihLH#161Z#y#vOdg7C_77B&~v#SvLf#oJO1c~}>_zlNy zJ!xz^ddkMh5ox+)c{@7oo1o(^Z@;U8Y6afS`UQ)+xdW_s;5af3ZHY2@vS4>Fm;q2~ z(P3>qpEqo6=pImQ)sjRNcT+o6m-{I;qbXqj^b`h%Sh(n8_uR8p2Zt>8Qbp@&h+0MQ zMG?XM#jQ|&yrzKWI|;DCE>Ia*FX8}YdpY+6|ophQFftY3g%mBS*G(?EEQ-K)rIdPG3=XJi)z z=#l{Yom5IkRvx>Q!hToky$G308Nl)N3s$X32e1vhTNM>;)Sfs#u@A;dy%CC|p%lE7jkVe0dJqDNRGUMc`~jk9Ik34# zEX|-aK&=3ZKy|+gJ|yoGHlz==92~27h!IS)9fAw(>-7)t6VB4F8&df1lX?NO<+{Mb zY4DM0GmpE%bk}atQcW8QY!<1R8#Rdmjv|?}CE-yq@aCv-lej^V_Jd1Tl^0AADt!@iVs(Suaq`ca3>9zo>bNGJ;P6^6_bhY^Af-z1&JN9OOrW>{ z!;jK#Y48n}kY1^_s!wA>Y~oYEp-${Wyp>@F>JrB_47|yoq$KTea1NocL{IoPcY}3E zYUHZ93X9X#7rbeVZD5rmhHwJ413#ig#3(0~eB z2Sy!x46|PgK%Nj>b`e;Trataoo{0oE;7g;v2$PU7fL*OI2uLnX!CD-X8oE*UIEN1M+tp_+C6EQQtMQOP$V)TL86ntiS1i9C4L9C11g!DNEx9HI)JId~ASnHg zNQwyx2!}}BY|gQt-wx^^i#!w<7p{w1%H5BDg0?dG=L%{ zckI!!pYl$9s^5!%rsW6$-AZD6ej7+ccl76*Kq=A<@GSr4l8gi3aF?f&L>{^w+@uQx{M}! z(swIS1Dui(YzkP+qBc=56&n>w2x&W{K3^9a8a{~kkxybvPy$GEIRl(h)(lmAwi?4F z(-~aZ05*Rj{3JJ>lxu7LMz~}Vgj=-Q2XSc-S6L}Pq-ztd0^(U9PSpWc#JB+b9Y;@q zSTh9lhC|Y~N-@6ApJt9|j}%iHe$$sSRPt+kRF({oI`L_5=aN-YhdxX9>%T-kWx64Q z@VMU`T8VXtZB0PYR|lm^Hav*6@|$3iWv!utg)YELJlFwBvO)iKk@_kC?P7}?M8SrH zQ>0cF1Gpr&9Zs*-wb5sYV;sBr<+ zO%p;Qqw>xiiHz3$`TPtNUzK(V=XXx{-ow`%m$H5vje!jqrJNBv`cLKulCE$*4)?uJ6M^ecbN0=(! zPyX{M33vdu0GEU-KH!#gFfS-xy#g-ped9|0f(J<~1RQ2KgQI=XmdmCoE^|ZKW<J>(L8ocOi8umGIJ%$=~NuKV-Z%~&c=i?^S-qNS8i67X#AUEG-f zu4+z5M{{CTDW+$bxMNmGwh7X?-mbvf@~-<*8UE?E`$P>X%TTehET7}(Dw}7<#P3O< zmYXI=!7YK)Kd{-$@R4YsCE(ENX5#rJA$nB|67EXYB$aQ)U8lK^*!=qa=Kij8+;ut= zP9pwZe+}<6oYjEY74a6l+i$}zx2N>Q0<-wrH_jUUJfp-pbk%1*5|gYm*U)DHWupbC z&oM_2<${^Rj#x9xB~e{QH=Od@{dLu{)B=jPIzV$BxrR?|S-jz`)>g4Odb{5Wcn4W( z^@dW^0H8hFz>Flh8i38fP~cE7EeQ`$yp9CalJEjbq!+-}oocsY2f$)2+pS7;#jQHH zT4@Rzg|J=JE3HRUMhPfUl>*N0paeDvsDgQ5Q(aZRX+uI50o8zGURFo4JlZ&qw;bZ> zD>E{x!zezCAU(jXLio*SDJma`U$zV)Cipm zj;)~a2)4^}*-^{|3C8Zb{X#tAn@3_gMW^kXsG6;kT}@e#GT>7woYYWGuOh_8w{bIo zTybB9{dDpUs8^HraWfE$R@u`z?6XsaW}N7JZ(Sv3v!BnKGg?3`dkOHSsd-x7Og`zG zs1Cf}-lxWsr*XoePY3T4TCg`OF{dg2(ySJcu45ENM)q-c%3Z2|a!y^^r*7!5pX>Ie zf#(8UQo?I?yF>88!+t5}Z*v6oh6Sf~bN$s17F>i{?zhNwqvR15RLYupDh2Mbdh7E^ zmwht@C+ZXg^Och6Sa4m_>!nk?z_?IH=1qZl(-tG+V$p!S#P1^Yg|lF!h9*MklO}Ab za}&!nOq1U9Oo_-bjrEhPuLfszs(U>~8Sl5GOuoUY{eFb*2q8w)^50tB#9 zOE@iDaC=8nQe6OC(fg1Go&q2L=HHYImIB(-(vdi^eZduAlZYdLd-?j^@r;R_Y}iUk2{@k#NZ z5V^GHDgpcLXD@0gsoew|-p@T30c_jPS{r^0qCZ;RTfnBh&uxl|r|eS{{Ne!isiMv~ z99+{{w)p0f8y&zeTK*c|aSrnb2B_*YG-a${+OFHP0O~Hv(_xY7Bi?YxMN3wW`1O#O zNUSkaUs-U~`xF-+n3$=vJvIh>9_lLim1DuzACFl;z)^PW5uv z(RH(v8dzo7!EKK~36?L2Z7BT#af93=KoNwAz@zyGxX)OBf**lRzu7y15?}BGTMS*w z-W0iw$0#MIMv=!;=XhEA1~^#`Dz zVj7+=#s%A?vR3 ztM}dH?v?w#Ro!Kf#k-MrwW8@wZQGSp6-6t97%2A&fGheQcXb3fV=FJ`{=Ax#oZl+| z_TlqcQpvdVdvq}n;Y{U5Z~M=elC9NfxFzQZKyyKf^A0k3Za;DB$w;!$`)NzhPhdKyU_M4gB+9u zEOug&H`4n}d;9~o_x)rYJ-~D4<0ol?zBB(APN^YnpZL%qpu5LaNggzS)fJPeN{jD{ ziflV8>9bY_0TQ~^w%7<4zCFSSQ(Rk(4 zadOKgarVzQCD+{xZg~&?P%W$n2%lg9tuT`WYo6Otu^OfTC0o!ZZq`aT$tifLSu9Bm zz-0vajC4r7X{56>;Q*VpY&AeJnF~8C4jT>}3I;DFm*|~lYtgcOwW)Ymz_&!i6cu6% z`~Z(wo9g0k5=&UC4zH zG@CX(2jL7RKaw7{0~`7xCh0K{tOS4R6?rHA zGd4Vt#er-BvxRnF@1uis3z{(czre()5LgdPR(4?JzsF?X2KJeV?ORg(oO`6vL&2k0|sXc)$r4(`z!FTDP@~59%{Zf&oE8s~ z!dSmz2ZOqPu?gT*F9|F@WJ9uqP;CSD9qZuHYCqFYiARYIy(8VH;+a3AIY1KU?q zePZH(QC1=VFgUd^p{|vCCwc-~cd>H1i!J_2l=J5r@@L{>l{-#iHw>8L3Z6@aI2DW} zJb+L%h-C~IvWKxOijB0iB(uQANTMy?B5NlV0Jg7ux~f!3U)z#O0n4j{xPRb5j}^35 zt?J3DjDQzOAjC>v>kTtbt3wqd)3ZEOBp&?UZ#EcN+S9ufUV4TpC6AuTKy>fs8lo;CgbhSi!O3 z6+iJ-Xjx2A87!X+01ee$mwJ@UT6z1dsHfUn)*_VKIghrDTmB(wrPR1yS$luCj*)d7 z{_>YQz7!y4uin*`vG%pJvb2y~?*N{h-^}Y&6R(1k2K>Xur<1jbwQ~JrnE;3s{B*=C z+WpSJdAa>z>$|(G(;e9QF3(1MZyjxCe1uDCxyzEX8yF0|EEcWY^l~IUfX2vs5U^GA zK^3u$HOnlZb%o4j8`!z0CD#FX(SEv)n5qEl_w?l|1#I7?>QJ{**g;;RmiIAERZw3` z0ZOSLJUWffJGrGG0cs``0eiXNu?h#RY7ON3>g4mAlKE9$ooe)R6s+nilE7BCceK88 zZxC$+I3>j_E(=Zb({ju4{fmx9`xhPg{pE&}-V4ZV>yNRoZv{B|?R+%?<(W-PwI>r3 zXR=-%sv~=5UBRAlyFON-sYwP=Z8->(>Smt=$@<9qmIoJzQnc)1?D!xzKJR{iTWXB^ zCv^9>b;lqjRhSk?7i zrisVJ{pM*}fTc;s+^R1)CYY!kP%d_+WBUpRH|&>x`I8;S*zt5Oe*fngCh|V%*keL) z$Qk3AI<}Zo9wMO%XM4%{+bABY4>-H+hd&6w5?T@?5fZ-F!*OaDvf-a(DY`wgu=xP% zee%guVF8BWOl37h{RbkarKpL$^8)--fJ1jc)H)t5>zdg%>7x{_Jdft0*rc^|9q;n8 zl@|k8ndh@;;AnE@v%28yKG(Aj;b7BtUa-1`o~4ydPDSfk0|D0ltd>%^@LgA_WvsyT z%~-3c_gK|2b|q1)|Co7M&rSicm5z8%5vSAk>^??J-loK0JfHnc494Zz`A`G<)VxEY zqG{eo<=8ayek*y%XWp0bfIIW~zKQ*~*S>DVyvva!?Y0wIcDzN9pX zP^|f|f(S)D!1$pCPpc)LeGs46@*7LTE1|ya_*n`s!aHBdfZ?q?oz0NEVdgiWCb5b6 zs5h?lBpnHnU8b~rbVO>@dw2H}CPEd{F%-d??KzrC_@{nMe+cM2M^glomgi{NrCMA* znszOQ#M1(Ho}+2UKJpw*fwkvoDj~4X(G=Kzj;38)%=6I{SbdJByJgWn+k*6}ROLCerEO^iA z0IWQ#LzgJoygK}_R-V-XSbJ6nU?Z;%9d_aTt_5g6i$jN<`B@x*)x0+_J9%;F@C--`frR^?@nZVIYrm6% zVKqN{BhvrNO9P;)PiZz<#QuNxY0@Vp_4sj1T|5?BtrA@Eb zk(>vtLb}9T>Um(P;S@OzzSI6_dFoluH&LBk@5j+QPVm|?#)%`Xt|G?>Iqua2*w8fn zz;3HzwK$QZ;BGP7Y@9=qcV4W-*Lu0w@^Xo=Ggh@bm@L4Kdd(fntKE*9^Aaqb@!O&H z39~2zI@h!zCr!oV;xBSU*uHkApl<-~eXzq8Hx8?&qpab;0U*yKURC(bW_XJq$Gh`r5J(YNP@lk7*Arlk z-`XQ)_pz;W@?wL4RBd%)R(im6Q#+uprj|j?P-iR&$-ZH55T$h zzGfporchr)2n6U?Y+W6Jt$XI^R$F_*4{zm@!xU4BzHh7CPI!hXW~&OYaTj(|G(cOS z6pVB9S3CupOTkJ%5!aZQr6F(hhfVNV~z)sKh@d*Q4 zuYX`F&hcAp8g=JBe%LBKj|G=nTN`Z5s9$VrL;QAq`bzI4=u%=aQL5iFXd-C8$yS-} z{T2#N?9t6Du@SM3Et|xE^?Qm7u^2aNS`we%Ww@#7%*AZLq@T|ZbKK%KEV8H$TC-qd zJImrf>{XQY1guY-q5w5213O2Fm-qTjh8gcweL8lE$<6YTx3L?W}c1{4a)NJYekOZkE^9_ZH zFBbgWH=9qAgDq)+lenOAM190c60?>heG(PavXE}PC_QSA;G=tD44L0I#a7Y{4Q5I@ zq@hqr*Y*w3PdbUhBfDkYMF3~b4+^Ux>(ZZ?8KU&kfGi$E5#3+`ZL@lJZ+7&|>>~!Y zZMODXWW`bI_)wnRy6!7&>`Njr5<#UNfbQ#h&{-NPLHqjBmMNgiU;#GnKDDeG7O>UyHG!~`9}|{5imK`O^Z8G8 z%GjIQ>6_i}uo&(1&F+loVij9jifWk@ZBUce&xp_O;Fm zsOj$j7RjRZAsux5{MNPxuQkEd1Ag&y$td%QvzvExGpIm*nt$>pP=WAu!t{Jwdi=fbyd1u1BVOX&~W_tp49ZR0_pi-jiAe_cV+h12UL%%cRyG}Kk;_K%5)6FZ|+fZ zR2!V8ZsMI&DluP3!(RkKl32l(|MX0~5h;76VDf#+8a6Rt{VwW^{q~DI5~(V27ev2Z zBN4eCnEld~FkPDkySpi4v)ogMKPw{HdAVD{tkK6RmjW5Pr)|dech7-y$M^Or>J+JB z@o%w9($)Q^XWj$&Hi`mU_swh-~DcM;OSikR1epcLaEJ_Ej4S&nB(@_!S2GmX4kBY$T#%V`IV0ZEH zQz1&sjhRo18>GeP_Ki9+Oq|HE<`M=vB44!yH6VwSIA-EO=Xkq=cnS&IRF?r{kXksS zON{z7Oj0o-I#f#$0+S+H2RSlzBRb!;l1rfwEl+yHlM7I>w;ah7P~>x;y+fly4H8?T zo`{C>O~hzp;RR+jOpj!EEx8?pdpzH3>eb5qN-Rjv!|S)YVwwhwKp-Dax8K+ikmYh? zp`gqqiX%7~e?resvkn3q0}oQj4shf1f$f2FJ6`$jQDNau`w7eXGHBg|l5(cJIt$Dm zD36xpT2kU}r?cmhi;Fr@e!43GbSKKv?AH)5J$vdJ0&E<;nRcxz3GlZh==-+@*Dn<2 z_%ujETxjZ^%(#-*0{eumzztH%x`rm+Bdoh;MwXx)YPkDE%jXh zI5h3UTH_`nMf&%BZC8TH#YT=1JKEu3zs+%J$q{u5`<7;T0=D341HOFAf4cYO)$aAXeutsP!$vDD$%Jepw# zQHciuG)BRV*r6tvUV(s3xhm#%lFToCPp+3O_lre-mpnd1bKtp!<{>qxW}YvO6}^u{ z7aR?c?uh9p+k2gf&e(f}e#8%8cw{BEZDbU~ibdR|W?Lg0<8ue)s!Hw_yU{(*#qe+r zYb8zNYEDbj6(#vvB8ymQ+Fpr%;z-gHneWA5&%_V8LTIvAXPkiBlu0=(E-;^o;6g~9 z-at%z5g$Kq0N^yXxBG4>afbEthQIanhCa^SwIw#l@5X{oElVUMlN>iMcy8$8)QY}K zYRzecra4jp97Cg&n+7>9sWsO$uy+{?k%_0=mKN9xaJDBd7@&u3#y1gF*XPqaeB^e2 z#wk<3y<3K@9>IZ3Fx07i`VM1>OPjO0SP^3hp9~0L#*t06W)HO-jys!*gv8 z`){qLxVAi({)LF|&z8?tOIJ23{FZd_lM=chW*-vgBzL@r7xPirM^`#(;!WP z0UF1U&-R-ShTw3`J+W(<(Fn2T*^$CDdCl zil0NHWcMOq2Whqr5*XiPH~W(u@QaTaz^2?puR9$2gQ z0#tRa*;3UWPvgT4*MjYP2<%#68Q4I6Af!#wEENA1lLrn7`Kxccs-&P{i+WfT z?8h>sn(j4*hdfJ?5&LsY$^k+d`tadF+NCsUbwV8^YebbkO;|0&!vO|G`erkz;Z}$h zK#SH3FJPR*O}Ziw3ycd6JS@+5|014mx$k; zX(w#Lzy3$F-%pF(E2J(#m(P8gbZd!;{dbbYlS|d@cc9eSuMbqk?bnBT!Ak?7nAqRG z`(C`nBjqmKu=dNNuO1TNpoqw9Y%uD(zdE8qe=9q7EW3M(1LkjA!9A%fB!zi? zy~6yVv+X$g{x)os(N;gFg(?fbRed3TMHiTc2aBJeg8@Ugj<%4x>DPliMpnZoQ zW(n?4PY{apFEKn^R8QnzP{8wFV)R>-?*ugn>$~13puXFDal0FPwQX2$d9^LkbAR7Lp$P#xi`TYq(`0rlO8pc|9)$*qYHMlMx|pA8nveU zJ50#YyVqe7>@V?Et=>V!3Ikr~8eb*(>W@8m3%sYMij=u{_D4mpbB9|cq2x~*rKH+D z;{yBe7B&!ZUG#IZHlDx4LG3Q_z&^aojb$ZrD$*=sS%q7W1|(ETHu(F@0O#s7tiaR= zUy`E~!NPX_Leb#e^p{9F@>^(7uvilSS7aqa$|ATbtg1gnvat1+RP!{N<9zg6ki|rQ z&l(k37k*d3zwo5fuhRYw#J`{ZeoHD4VJM*OFs7Pk5--<`eR>3nK3I@>XRwPZ|msY`o1hueJ z(`s3e!W7R3w5paPrmoGaZ`m*bVPlC^y5MAlm>F8l3-&hTMWj`~V1vTrFYOKm5BB?R zB3cEl;0XfmV0d}g1g!;60Z9LXtCP+)LD~#421qmdVDj)Mn0A2`88Qn@H*YD#2Dfx6 zkZ!-lQ0|Cr%LFF1aA<1<_8~KnmjOY2Pmm3)xRY>3jfe zp%Mj-&zj{M*o5BvuyGGp0--1iP9R#sK4F@K8d!(nQxYZj{U;X9x}J};n4Vxuprc0t zKm$o=&T#K#=@oBT5K4U8NRTGCs8wkvXc<9HG`aV@j;UqjJ zZZFL(ygBMk>U{m~dMd})d!#LJ3APN5b{-Z`YQz2SAksT&?n_HST%(SP3{CV3a5hZ}Zi&~6_;k*xmo5FISelOB%5L}?z&W)R zLG`gG@IPWps}l^(-3si~p_fU`pDJLJeEQY%q6#?sy-ikip(#_;RLoyIIDRrFjpJT5onjAhr9RD;8_J08D{u7+vEfHPy zMMdU5r8+hOHO5K=5pd0(=vh%geRrb#ZUQ#ru(3nHQED&_HRJJ|s|AdO!vlqh#p7v& z)WG4QidRn|0jal)@cH^kqEzMKOII-yIssdNOA3Qy-z)xW(SZt=8!f2r%2MGVqi?3J zYZVXK-98De?6=%^arIaI6)@CS3{_Gr+@w?139B_;V)4N7PKu{DTM^bR$_VgxCF%bH z9I=?K`|CNEcT-`06wtcXl@PVuyC&HLIB$)1^H~~ z;I7N}?BA*8$4FR7w6dgtaO@CJjcBr4pqlhqZpM+F94G9GoknY{%kF~;i2yAc_Lkm* z4CAe2$36w?NrORA6TD&9J1~9%oOV{jR*3be!8oC(TG`}(%Sm!d8tJ$_(wK*Ej~VRskjBuvgJuZJtPxt zMa#7*xN+?OxJI0xaJ*oWx$V@?AHe6s;AJqJnM%HMhc%#r}# zI;Fi|uo3vXkSW;GIr4wQ>{u$8p5FBI3h0cHPq|IfcdMk@akxnmY(3}Mxf$Tp%4c%G zM&KU6(^ahOB;N4Sth<9 zfBwH)><`huO|lpK)cl_pED#@nb!%Oth4A}+TNWz`fSQCjVgmg9Ap|3wM^tEAiMJ(w zKU=`DG^_uFFIB%_RWk}e+2KT0_1Sp9a{%?7n)pF#RSoRE@M;10buILK9ksVC2|vj` z1{N%0vUp5QcPu{Wzx5ZZ%;;L!XyS%HhJfD}r7<_E>&VJAto*09gp=i5&o`I*`FQUY z&wqMA@^J!ex}N!rDoo<5pEUO>&#+p{!KhTFj#F=mo)zyalir&^`6`L-qr#-{s7mJj zwi7oiGW@TW`Ci3)MRQl1gaDk)ig2nd31~%5R=aPsxuqQSo=-|@{{D2{@8e@0=D4|; z@`T2XM$S`*A__f-NO%$`N;xMdTp;kmod_>py1Qow7PaM_+$ z5S0&JYp^g$t$Lh8K|FY{VqwC&8q%r=xHKvJKq<#_Tkc~OxxbrZ7@)VpT~@(&yA=PZhWE=R;8a%zfD1O$Dt=zeuvt_Rk5v)q z`zD44I6oCSfVkxVv|>il5bvd02OvHvSrE_DHw>PmKBH_mgeuPmm2g!FW9G=19pI%9 z+}u>)gOu?0RFMm!BS)2zDA*%8p{9Y#NU3h3KX;ZRPF#zB4JPsNQ7hNB(25`?X-|-y^eh;}8mWv7&4rrd1qp}W zq~>^iI;CVam!j6Hy#7&K6pnt@yT?Ug^_d4M?_<5C8Q~r6>m^SeW+C`PCnEj8GKC&Q z&W1>eoyguWwpufP03v5`;$)LZP zNr8gsq-wz)Qp#W?sc*2H)LdSJVbw`3QH8R+-^2m7*4#U;DL6=^apHBl>NI2FLZ>>- zSmEkTTawqp3J=%$teWix#pLxBInsK0R$?hcaGo{0;T2)z#oZh7F5sW!{lYt^jm1aF zJCM(Z_bQ(`?`lpX+WwrFyiGdUc|&yukxm9Hld8ibV;9w-jd;+1Ua${4O)Yb5+_!AC zfLb(UNj2%FD!9$nXWfKG0IlZ8bulS=vaaFEvT;cV_-W}h@ozzO7&-OT0DDu?kJ^TT z6%Sv+I77-fcc?GlbJ_@!ygn0 z?0OY)P9DiimsuVSLpI`zBt+4-$yyANL^38r!W*+DF%SBXLIfpQb)4p`WX>H{M`vRw zE;jUfZUrgK2><`ji`8AOR;;2ogt`%ja~sYYpj2|JQq5FX()ts^GB4rk46t@>`DvAl zQ76iB+;x0fWmEVun5wlp9Fz+onC>fNMWU=zR6Mi-copZpD{)#r1z2sXsk~}=DI_nJ zr5!;ipZ*wLvlr6`MuBjO+7i%vQZx9c^|{mMphTY*DfWIhs^iX<2MA?V2kn>&e5iC+ z@Ht~murggv9V{st#u#+OGIfl&MsYYKF0E|kyn*Xt(Vf$|xN%?Xncc9)8WT(|;Bah} z-CckHszG`*c!!pjTQ=Kh=#xmkj4FBDwInj0JC6~$Qt>{UX7dB#(3qx;1gKM~<^)2n zQ#{cnQZ{%g_e}F92H%sJgS4ha`XM$VtE5bu_$^r>ae8CHkPMItx&(Pkk~I4w3#50= zlIw#c5%OSqTGI2ukM2Ji8~OPF z;8=cXz4ue>ihd!pn=G7N)g%&kURe7}em(d>t2Dn^-%B(k#zybgZS3dznB(_yI52+O zFYEUP4{5cEoqpHfI5&2~?xVn#qKe+|z8-8GMeF*bWm)mgpr35_){#4JH=R}!^C6PwcWl~nC?tF+2F`N%~3Ouj;NkRFD%7oU^Iga>NyVl=J=hN<9 zPSY3d8p~bVeK(EKF2+0?ze4l0{j$vj@@qMh((ms~bie5{d;Cp+8R?G)%yMq&!V%vL zDT>ZX++vs{m@%P{;FvjydeDfJBB&Y46I3TH3;wV^Dj!2{)8hdvx!*Zi$^CZ9AN6}I zckee|8mC{4c|v}P=BfL2n`q?saweu-;F;=v(1A(ae1lJW+}Ny+`fnOfS_G=0-9vDCTWc6pS3 zEl!J;U7*wIW>@XB4%($Wt(bOuPiw2)^V2G9F9K=3wx@%%vQx|01N@t`S$OBXtN1W^ z|M3aYM&&c-9nERPd!JL2_DH8XZ>G*4(#YUsQgq4I3LgPUXY$)2{&}&2`c?q9<@N0F zgjK9s_E)5f-h!>q@~|T7HIA*Yyl9XG((Gk(U6m{lLUxtE7*qo(g!Mc70s7<-`YwrpMm>;ulH}6fR4+;eseVmdgDNr-T>vhCWoRM_Xp7~Z;h{6TSQ~zFG z*IVgLu_L#c)DY1h?fK%u;`H>cw0)* ziu_4&JS|V>@I8XCrePw-^E00!+25a;qw*h&*@;Fd?2bqOM9m_V!Fr~<6#APFf26A4 zN_+&=#RroZ?(Il2;)5hZ-Ze{`50a(Qr$gfF^CmGj`mj1UAz5*pPsuN*JbAyyGMW6sOZ2phG1J{|(99vf zYcntXR?b}amMkCsO_n66>;za1pXIi}McA8c>yT+#V&@Q}b<+Q7DT4U`FomOMJZKrkH z?&WEPx0Y!yuy3Ya!+KBqi;a^vBAZa!v25yTZ!;pLUC_vxwo4;?+E|T6te4KrtnQKk zu**plHO!Yh!Abf+WYZMTQs?2FziGp7I4FJ{0H>WxkVa+6PKIlb-aI4?;&)p%&oubm z3j@IKL}JC?-U?6(q501%0uTWX0?Q|I1N(<%Jw?_}T#zSR(X}83K*YrZG_kumF-1h0 zOD(m;Wz%wd`ZqO&V(wk)v^~Q_uGlr73Bgz#piUhLnAUoTgg@#-O_Tzu`=Pr82b70H zi1gEJe8EbT7+;>@QJId!Q{DlXcN(!~I5k;^obIe`&LP%I=cOyK1PfrTlI;kkYrkQ^0+LT!z+ukE8mS`u*s~h= zb>&A}Y9K`py(;%Pl%uYObrtxpnAyL(8ULMjXr3TT;eZ!oKB_<6LftzJM(?NBH^3HqQoNJjvl1J&Kga$04MdrOuL|0c&^Agw4C)Oxk^NzF!JoooGArNGZTS*{ZVjlNOBP$BngVHN!EOfER;SO7GIw> z3%b#VHNxr0y5kflC3DuWHaZhoZ=Kz&;MiMAe;T5!;CMedZl$f%_wPe+eaVA_*V%p) zd?FLwe&>ytmH8;R+!Wr$5;p~SOeLZ(R8o7{^8;ZT&WuC`knt#Zv}D=vZ;}jI-z;l3 zNES+)4GXVLJ4v|_DCvWdlJ&+&o)pZOlT=Z;_$WBiKOpEoDL8^?C1#ryTrykK=c^5g ze%qtq4H+iCtl&Rv%Bhhi)P%mz)Z4mQ`NYw8sT(g-EoSOk~wQw8=Z-)x6W=>a3oLJ zBR7=L?D>4M{$yvdiIY||j zi?4zsm1TJq9BEqGtKc6Zq@S-=tvr+ZuTu0OD>z&?wVh9>!r=I>ZSeb)tX@Q;ij)i` z)AENk1Rx}$izDgG%&90LGBXo_wfZQyHzc`;50V5$*CcB`Mixq+42!Q%n+4tI!y4gq zWZiL!vw|CIl7br(lY$$&lY&bIn5Q9b{O$cDZu~tfctg17es=I5C|LsXdWG~;^Ig~w zYSSMDcMs9DSR%(^dsfwk1fK8ui!;u76dWLOW9KE^Tk_)X-=s~#`sU5V2FbgQ&4za; zn|9j9j6i9_Gg9)#Xe3WNs4*ugxN`APaInQRuOoH9KQH)A+pINB*gzT5QnV+Bw3|B3 z2M;%ndHX4!c@K*3e!1^1pE)1m#Kb;MdrL$G90G4kyorbNqJ9%Ezok6AqjsqIL)ti{vZ?x9 z`;3ruZy1$q?#REQUKc^7Ar2NZ({mu5Xm3n+=-xJRD0if4>!)2C8&UD~n0?C_J|q|E zHgIkEIk!Zn*Seo?qMn03AVlXdRjm0867`<+kRQ_lVaGf1eLX%Bh2XZ{URvT%B99VG z^@BuiFMr^YAWsO)Nth}`PnqZ5lBL7H$#Ueqv&7jrlWgjQk`UX>leim=l42M&lL{H# zld>6ySSO8@q`P8BL+F(r1zgcPE-reIa79N-)iGB3D(aD!{^&X~TAo(&K)b{`>^voS zYgKz7w#oN#tKlUwq2m13bCJ{Y2Z}i%Q68RR<(rvDsAAtARhP>4yJxn0Lz0j9B1uy8 zO)}@BWa;$zupIl$S>T;UtQt;DRwAc6tD7^371LSCD(p;WW$)Mw5f7GHVlzDNH&F@f zdwYk%)b@;1vX;(gM)3C0X~x{o@20aKDh;X1Rvv9f*_HDs`*+heXJv;mp!G-DKe+Kd zy6z2G*Zq^M>()1`x(zakrcEaau}wUQyOAgNpA4a>ZO)J3~oWv^QPN5FEI^R4M3flY}`M4mP+Tg45_ zAnbl|-9l`+ZzLqMtAvjd%dL^a=7ZBJfp_N6f~lusrxEm}m653l&C)bwL3hzsyR#UF zkYL-w8jY3M^|kh3FkR}!M@w-j%`L^)^n9{uezw%Nc#gDZl*pB(lZ^SG;FnG^X5LYn z>!ne@(WRN1$WZ!FeOx6={HaL2s!yxVNq~CDcaC#ImyP%&36XV8!WKg$vGmC#0k&x; zQ8xl5r7%(^^)aF+MKkUsl{7w*^8SyeWk%9*xltfg`JXp2^HOu_&|Epd`ltQ>R*GWa zCy5lXcuh?gChmf2^);g+!0t!z&r(byo&0xqTa!4Xdp=E1N&Spt;A(a0O)9`)cCd9< zZD3vE4#CV88Km3RmPHfU3TQT&UF&>WLX!G^z6pQiyPQVnzpZIm>TVz9gx_I%=7VVZ zKV}Yt=INP619_v{%G4a=R$NMSN2)|keh?fQ<9_@f#7bNPG$BIp9N?OU_0{?x4R>Aj z`63E@&+_z*^tR_bqr|SgpXp%J-tWYv++KZ1v~K8qCMMn~`%CtPzhC|!5pH=Hxo#rH z%yMhUvf*E3De}Hq-h7lSm_8pCVV^k*yOJnrh0!wUk5N5on(-&;q;Zn8_kT2@`Kphm zf09!^YdUI7pk{UYD#~S*^Jw}HtVb6LAL)nK@%3mrYEN8AqRIcj-$WlxM?Up^9)coq ztv#+7<$u^$#>1meqJ$q!2Ux#H)1xH`NPLqd$vY>Ji&2tr#(YSOW9B6AP9s(grzY!= z)19@=ImCKttYigto|C4depmY*O-BKi-5*UyR{Yu?P5(CD6CO=Rm_Q%TboNbynJ2!H zxbV?*l=T|#viSpRDUYUqlB@IO4^oKlhmoj#Q65eAhAbQYMV2D(o8`?%$%5(gVG;J3 zv#=|Pl2#Zkll~ahlcpJel1>^Yv!)}7XRRk|I?{b^?aJCp3ed8$rUNW%W=$`WTd?On z9pI1!k>(_cr+3ej2l(}wHN7BBi1+{#K>^I(-EjL9!-ZQ-hMUR z8nUMQ7g^K2Z`O1lC2P9Rhc(@2&cd!FN?KvGO!{L~Pnu@@Njhnqd^COI4muxA-{)_8 zCU8yPc#rIlrX&4uYmcTQZ<5$7c%;a%Bnu+XY0JUsnfylZU3)Ygshqy{X!@3N30cz- zdy9H#NzjM@!Q5_$Fz(cTSofqa;m_`H-f^%t_OoMy%;hP1Yf&J4}6L zSX*7t?b`yyio3f@i@R%Zg1bwAB1M8z+}+*XtvD12?(R_B-J!tEckhq;{mAp|oFwO* z*)y3vvu5o%wwcah_p{m~NN0jpibG>SKd!e9*OP`4Dzg_)E)u+f%Z0m}N7sejU}Oix zLxY_nb*IIlLChZhQV2ghv`it>i&i7jy#?`HLWEG<(Flq=z8+*laYsEU z?#RQG%V*mTHQx3ac2GOic-yb(K9hNy8sFATk?6Z8fepf_-x#Yy5p+kIorUl9}YaCSV5 zO|ku7xdR~l&6>Zna?Bf-m0|df)#;o+=x{*gr)AF=?Re(>jLW>3(5pfCb&^vKO-Fy{ zwRJnsp244<;n(2D34zGigckB#GzU##=gq|=Nzey}Zb|lRS+Xq z08OJq-eW$XaMT;Oonw=in+rB0+5XJ!0@o%JN&^-CTe_mmW-xeD_FjurDAeoe-E2m3 z^yT)5Z&o7ex&huo|FD0^$@bJDMo$74<%1GA{&8aGpwPSxx@^Kim(9gwNdQAs3cx4o z1TYgN0-%XbjLlKTCL*IbeTIx$p$eBAV=4c+yzx({%6-^}dGZIgGNWjmFm>Z4ggdL{ zbUcMU%1mJ-H=T^%WdZ&Fsk*>&k)Qw_Nk1idB91Hm+H%Jh(oOgU;Q=HRfD_vA=>S&a zVSCG#N;enSrW203P(c@7u=t)( zW9u`%&UYVf=00HuT(?3MAX1?PkgU)X$hoTw93iFUpS|-y_iU-<_#@Wr1t}^h*-?>s z=lI6+AF7W#uP!#Jw#LV7F=_H`UX5MPm%(zWi&AV(wn~Yv{PF+R>`wf;Yh6Au6UzUL zFhRK9coY_n93-ZMxpw^!9ZWPp$@07tHuLDOca_Q6x(nG=f^Rt|;#OcO7M&T+m2@4u zc8M-h=n@JHLTC|8cRD55*OB*+yP1aP)8qQeOCKII)M1`bX!<+8Pdm`B))*5FgJGq~ z;gFj#Wu>uNeyJ1YrO|PQ zLgr>r$Xxo+%(@!3LMJXko$(a6v}8u%3aL3Q@4W?f0_K)JBlqiQL9pY-wwN05634hv z4mj-ZY~Med8fxOB20tD5$+r%Gq|UmYnev*N>OFcT92cOh{L)<`4MOZEL%lHaMd>&Iq3d=B}l$u`yxu8BV*NS`H z5xlRi1an%rd4QJ^%(u0UBu%a}unnnle@*%6EZsIj-N~GX%=)cI2%ic@haeVVMmwt_ zNz8whB9esk*4GJY`mRF~?kqiVI6)bLY{qIOjHa75k$FG~z=-LI%Zpl`WdCh{e za?=&cD7JpW?#@j@Iy7~=k}DGe(sqivTD+E2E28B#hXy!qtpY^;rll_Yql>o1NYOhg zqPGIzO;L@|i>^rsYcRVj_n`f+x#7YUgq#qbA7U>>G`zCedbB~D3S;S_bM@;;pv9CR zikYDXE^0X&UHFn#3qRSaYe5W%gfe|^XGsVJPL4{zz!1A!U6#ixa*C{STyMi^Ij8oh z(D9ekz|uqGfonn1D$|_nz~mWVVC!s2oU`Utm?kP*Y@OwcB}7E+5`#f;_b$#RLj__u zH%}#(8HRnmE;$+YkG4-Hiq~m4a3nk#!&OP4G=!G;T?`skWk4o|hE0zfO+Gz%G?o$h zi&JIARPiY}EwUY=*cNic-!HCAAldhhu1^84|^_h%euVtgoc$rN!$L$3r9$M8~Ai>3cT z34}Of@loAmB9O7|Kq$~?=`^M1`Pi}v7vH_(iibOBoo?A0v|sGBfB9@OpGfCTBa~9v z#;6H0v|iIPw6d`=wAKqSw0>bK4Z&T=5(ZsQl{+IRDV@dztIv5_Sp!xX7X)FiM_Kgi|d!B7>LDInQ50+8%) zm5^#+DdBkdY2kPx8e{kz{y#7iZpE)Gf$S}p+k{>|-v*~vY@)l2qd3&pI9sK9Q7MRY zL17f0z{44ZXpdnIIu2$7S-yR7>z3(hGpTwZO&VMa{8D_)y(0$d++NmC*z;s29cz_2 zujh96Caa8=`P>lTF-%@rz|L0Q;wAeJmwAyc? zg9hCP#>ZL~uW4(4T)SV7DyFh#(69e=&Hn>*KA$!J+;S&5Iq)zpga`mhm=xi~4g348 zj#z$2{bBVf8XVMOr@_FhnQ9fgCF3peD5iHt*SL768yp~89-rE0CmJr>$U8;tpZF`O znmffs9WA8XgA%)TOJMTRQNSsYgPao~?P0mW^+XweSgO$6?ZTOxAbFkds*2^{oBFrS z?V#YPJS%1S97TuqUm~;E_B3X}L7@UW=oT<*%b{#)&nfp}Jg<;p=Az7B@>Op1$X7AH znc?6rGQrTzh)G26mlg-pY z4NFZynlmp}@CPuD9KB-K+sjIh5)dT(@nu3_^zJONEsz+i-B*A}fE1%$Y4!=FE|pH< z8sq^(I7i2F$L4A;mH%)WblGMm4+YA zd=Kh}Q36B=ZYB*(>?#77h1QcGONEL$lPu(^IDJ%LfU_VZRbxERUxz@*j(46LF0&!R zD~Ph(J&1i)i|Q!;CH86<-x{Ji8$}6ixJFu^E>?)J^HtZgj&4S=ZAof|M6Upju|3kR8CDEsfoE+!RGWmB$wxIOsIKD;*w*VKPc5Xb%d&$fZWS=?2W3 zMo}lR5nyhmagzmRixy#u0cNxF_&_?2p?5PYvJpi8XmMiyKuY&fOcZjPjECmif~87K zZ2p-8osgRp80{(20Rt@V9ObRS9<(?uzov_J2>CM9*ToeQBV_tjoY2^4a2^rVpi}Z4 zI`~fw=oI_Sg0BT#UlSpAfo9@5&rp*M?Zd+2PIS9!XS+s$ku+waXm|UwVlIjmh)}du zV@S6DBcsIJca`(@>JSwLZRm3P>I$6>O4<0?Zk##CSJ~Q8+8E(1ujTYXUD*nrCYCd+E$X$Bq`-(O1}+Rm}wi1IQ?gd1Fk)opZ%9R$1|bEe{V0m0LnV> z$+m=E19WjPlWlF@y%nBuK$COi+ckpaH-0MUH2ZH3YpUErHuR-55xvceUp}*=G*P=9 z%pYDWP}-Q)@hW^8DDaZF<1YE1ZQ2lO9qWU8ITeo4)jvKf1}A@8VRK?WoX0{G4bB#7)$}YB=bP- z-r3S+`clI>NL*LsIR+9?UmL2=r<-e+pFn|URJ%Wngc0LEJSHk9QTCBuQBAiIxfOfc zam`78+?s|_M{?b}woOk$LHr;MkfB^O zYO^g;cX3{lbuBn6d*4M(JF#Ce`7&NST^AJV`Bm*vaT%eSHC4c~VEoRpN6i)S?VOX} z`-Vg+{k6qSCv@!cDrF~nH6F3ZZV2+@9zJD3-d@{SlxYetzNh`7^fCbUBi5Nke_5n3 zWD36gv1iES5q=RjFRrY2?&VtlN8Jr*M}>}mJ+11ltnm;&29su%l}Z)2*#Yd)$qcU@ zopN&X#M#*$f1G$AmCn!O2W=*GJHGeaddfJpW}uZWe$hVK#JQwF+x}X^?ln%s#WtIz zg*DVgGZx~P7(C2x1-eyj(0}pP4)8f(KD}5U)7`fJQzd-yeLUizW}qtJAdt8{GiyzI zrvF<6wvb@iQRTL+)LW<)ZuES1i?!VLzEmQb-*-wi_ZSSZ{(&f2vPo+Qm9wsyWjmOt zaf2wq8-fQ-&K;o1ISr!KcqoL|Qt7h;HRXUKu;B~ejLuS)P*w7z?4pqs6sYi!E)F>m zPZkDEYL+`YkL{SW!{ANO39egjZf{FtBcbsW6nnK|%=8aLFYo5qj>|qenZ-bL8vR6z z7!OvO#Vw?6i+YZOg`!rA{qS*3l$~$@pT62SY!*Ru0L_L58 zV+x0<-OH-JAQKA@I`D!XF~Wxq;-Hc&KqXNEK_xMSN|O4&CDDYUa!gQE4hM?LMbuE6 zO7Q?`rFaS&YxumhnX==ndM1Bry4=Rgp-iMR`pmA^01prHl0!f>`hsMSF1sEbr9^7O zLK|r*C&z=FU@acQkcmJRmgR%f6iqjW5wBlXnLIdTR1PA-L@7qOJo4>cpBt1~ zr^uONz3>_`+Q=xGiujmmx#+eKAlW(b-X_0T;!xEzm0Ucoaiso3`h{--97MwO}Z{>RID6(V1m z8Bz{b_4;UjBpqg6#WHiaZc_7q?5T=>OQB(FdFEV}*i3JcxS*0Q3|V_k9Dfged(lfj z6RAthdA{vmeMEr?j#sp^;&*^P#dS&+%7a%>PN(7gUZ+GzrQ?ykTXk?D5ADFbB=u7CY~{FhFckl#9FRlFXS4 zki-dPzBoUInjEBMB0JB#nWSwk#=-UX3{&oP^D^6AH1`9K--VcaE)XFJ_N)?Bm=}7G z(OpB?D$9#n2-0zmB4A?V7om+($)dG_^vV-+x`Ww&=10-_2>@Q&{gT}@f%LRMIrAt~ z&x93zdgU({e=*Yg0yE7y(SECqp`*W8$^!3{*ztC$kE00UiPy#fn}Oo__+oOu5}Vj#NTk^q zuy3H3D*M_u5f!xy#WuGe{x5Q)I z{kP{GQV5OP>o8Sr{=WZlYJ4gVvAD?SS$5coUFR~Cw(|M1q8eu_GzW4t6Y$vVVcOsx zKc-^v8NM^h2AFzv4ZePRlB|+1C>oBEGeBss`>s#l! zU>6vBi)f1XHCkYV<7GoXI79IMy+xf;f%?TMuQ@f1cXjw>(EKA?t>^6u-b%~E*H~Iy zXAfV3xHN=<@Ifkt;xZ$60)E64)M)bDtkak$;2}%#zf)>wwma_hdBPf4Gpj_xKcLtb z`$jRi$sKN@=8Jy_4b0(TYyQ5K8anpG?GFW8GYw~^%UsM{yiuAweg;_cXlH~-*n^CY z6BSEsI;TThuA^rE1(IvuTQ??g+1V>orsZ0*Fx4HN8}p+mh%6hc3o9?-C^5utpnaL) zo8-tQE4NgUrHe7^8;1?xnSa!s_gxic4h)~`{O49$E3*E~g4^M>h`&#DVx~+J=SmG>c2U?wFH2X>Xmp|bUd<7sw^kTG-b`qt?k*%>N7$~LgodT zx$hS0&Q(54;0of~o5M=>ENOB&iSp7E>?=$I+EpU~mj~Yt;#Wq(Qtg$^O1uOTVxGuH zR9zG?@dBx5qK@OxhaeKG(4ZOz8dT>(gKDVlyFhJ!^?z(1>_y1q;zj5;dk$J}Tbr{^ zGf^%?Y|{y+y?CH2iPNh{OR=0aE$BFpT-nuRw=7zlOWU1cmxS^sDWUwyDky)F(TtzE zhs`13E)V@!aylW2u1v`W_a8;Di?k&d+8R>1hqj6AM89Fb%|!}{rgO`u`i#u#u!Z#~ zIl#okzohx~uNn#}JRr8?ji&)Yb|!-B*=o?Zi-XK8lv~0VQKK{A6IXR04E<#;Z+ROA z^oI;1HW!?9ipUpnN?*tTUV*zs2lk4)A<&m{J6E&-*p?7&t{Nmr!NGJ5nRrj4H&3aM z9J8H~2^}6T>VN zz~=Vt;IcOhy@fe`R%cp>ML1-jiz)_pJN?zRv`xb5#$|6aiWy1?!D&7dAxwE*I81b$ z&SH8*kvR7r)K-bL5o&xs&qICb6!G3i>~xVQ zyv`zOcZARZB04YQe&bVxTa1Um@*XG_kYZC7Bj_eP@Gj^~L2D54gEE>1R=iAYdd5Kc z#)Tr~3=KNhixN)KlJr@3VSD-A^bVG2(B5y(l9ILAurtdixieK{ot?t;*|hB$R@i=H@O#FwriJ~Hy(?vD{578y;V zl8f?SE^sa^oSEoO3)ducM&N-6d?YhV|3p{ z-?1_D`yRom$lFlyV$@e(yZ&D7Gs5~N3mR7Hvf1AB^PezHtqH85 zV$btzK+xFhv~4%mZRsR*D=+>^eV;X4qcOT6!_;zmvioz>+0f`s1i#dY#YuyzDpji%IogYi4-VWsw>71lP{atTeUrp^$HZ~0cmF|7R=qgDxjYpsK=CF283 zC~gCS1+4W5$B@J9X>5wDa444P%fTO@`p>O0RIXEw!C>+QLA)gJ%T*qvF{MJ$-IMYr zk5$iSm^VHfMt~OUUkk=06-zjmT8_4~={B0c&B33}9Bm~N64Ub5HBH=HvIkqi#=N&b zR33{u)T%}$H3`As9sN$NlpBU)W4T56`Fhn|e612YNqSmqqI~fLLNp|WJuy`0a7u+HpoozSIJ`Yz`IA<*xrJ@*?DTcXAflYRs zw+0fxh>1p%BWa@9o)6l${kLS^QJ5;Mn0+#q)9DvMEl#%f>xDM))(3FEVZms}YC z58-_5dimgoX*XOOX(A(f>L2kI%Idj{%41u-`WO1gnaCDe;0t1$oJn8l=e5;=-=nvD z-;0yH*`KoaKI|XgIAmRXQzIQF6-LQgiyd*X-Z8eypbwnEK#;dSp_1sRzPXcWc zOXsVs%j9(ywud#?brWs|c_hZVoDEUE(>fiWg4~0z%Wrk}BzH8%Mn+CEv2wJ;tuVf& zPs$tWXPqb5o)ufeK60|-=x>$q zU#83Up2BHd7d&fDzWD#>Y(w(>t5x8V(rOI-ZnQewk`}W3fK_mDl}S%*|8peJ_TiZD zCvZ!wfc+wIEWa=C@3l%LeTAl63EIs`(~w%FcxkRT*7v;?6MpT$o!Fs7YI-b_BL3Jy zT+wRB!*?O&{!@e`VGyeXG_7UbQO&>uX2d)*6?$`O(p>)%DVS*HcTyFU`tg!oDhPDKW)Y&Y~@$~)*YyGd;ic%fg zy3C;&3vY!Lc(T8~Jv5dA?rabL4l>LVqx*)VeRG9~mZ7iMjVReS~NE)=)K0KH~9 z`y-3|r$j^12!ThS8mC+>U|{b0L_^S_)>#VnCO}(KmMLoh_7O=BLhx;1fcdV#VEoh? z0ED8R*Vo;ENhsLGp+HLM11k)lly;AQ9Az)3*7R7xDDxUDhQY$u}SfZ_};5Il*f z0^5WZeDh(8aoRne62*XvJBnxo@sJbPUY*`-uByM2lA4ZIJWQ?a7f_sGH&qz4`K#Rd zmT1pnnD{HS>QfU2GT|tdGW;~r5w9h8AE3Zg(I$U0YipkjisptNZ%Xr$H+*d_VFhi8UQ}O*I|CLuPQ`AtC7CS{})M@>kX0 z1Fke|{SD;AfJ`D&prf-kw1`s^t)K)BFz@T=pmrYq$C#dc@oPlkF@&1rdH}ufCJqBVL>`3D?77Iyh5&U@{s+MYP+_K#mZ_(j%z z{8nD)HR>ezy_l_)20f zA=dIf{^h;r(@7_dppzhWfP~l<8Us^~!-2%zi&+zH4)TMnW6^3vRy-V^#)fVYGoEv$ zUZihhmhxEm=d(+mZIag2xz~AUZ^SI*{jF0DDr|Ux%k|WhBxQBoFemTh@Vz=S;iN5k z>yMiwFm7hE;JW00CYfkkT{OsHe*eR7vx>hpNw9nImJRXQVLnr$)I_GEJ&sk&#+i8T zXFSgOy056TcvO*-oK@xTp+xk!BL(d>uAb0$Wb3qbd`h6dJ>_Er=ns8@_q4}z=Kd0W z;u3pwn)1~qhCbDmBu(t$dVabu!H)IM0lLBVH7QL~&FLN5nb5zQ^YeqX6#PLVZuJn` zDZ1@svd!gw*v90WC=BGml_|TwwO2|VhNt!=Q_6FkYaFV;f5W5+A2GJVBvz;m?x5e)pRB19N-Tj<2VD^LZ4gq$o5t7vOtb@M_=3p7? zgV+uQEUJy>37$f z>C{>Ak#`XYK~e$SQ7nIBASc#CO*R(L*ZFdyziUtmXBPGK*$#E%Aw}g+K@&dEj9O-5 zw-6#f!C*siBAieq|H>*+gmPRyKUxRww_W@NB8I3JmH|yP@EZbVnRM`1oSMG{AnXuM zlh5GJztn#Z)RbqrH-j*1u050P$SxH|WOt=1&>3=SFlTn-nN)#-p)@CZ9Xk0B?nd%w zSl^t2DRxI#*;+ZjE}^GvOU$_PW=65C1B>!MB9^z03UYr1Stm?mB*PCvc>M?K3Ia8w zNdCrz<^Vh1$kj~`m1T-!-l7>u^1Gyx|D4Ba(m1}JY9iVD!7=%-ZH>wOeF$yFY(0mo zfwlLmfF2@3Y8_GOov49ZCoT-g?4xgG`0d$xDibHl#b{pU2#2Rw_`L{`qxE^YCSc7_ zOVh4aCT$C5&As}W0RA^!{er-^b@Ihk_TNLZmlV(ZGNkaohvZa*>dwCbk$=OFDsMpF z104sst*5+<1qhLT2NoM=8X*5RiwZc8qpc$`MgA=z5^z3kP7YNGI#eb28(~3qX}Wn` zq{hC^9Ylve?*DRwxvGh$2Y07-N2YU{EO(K`;@VttDPPUzD~JRge6r;v|NQkrb)DjC zX`W+6S?ETE;fBDknb2?vIMi%kH60C_<>IsXWUPu{&q-8h586lqW-Jhs!mjsP|(Up20 zY?AOBiJV#YgV`?D`zAR7$BH)}>$Dgv;62(}QywE{CA;O+BsW@)j;)W!T%0*LOzc_vr|7HH8#J!qzp@|8zLtbk&yKB)(GyO+q z;SkccxP8bw*g87XU>4GemP3-zC39I>BPlc({&o5t+7Sq*J-2~p`As0H>BMMWBAfTU zJam)pa*cA;B%dx|iF2PgeE}CSk!tM8Ug@8s-Zw5uUR-A}Q-rREpDscybwGZXs4|Wh z(uTaEBTSWIUogviRqnG!M@&ottqAs!A8NMQ^iT&X99 zmzLiy?*a!y{L6O>Ee9|SB4e3+Fj{ksXrT{w0;l;ep8c`_!?WL1b40xlxBQ?S1Vq#O zmMB4spP0F0$TJ@H`_xLMBl|Z(rp&9?)nIvS)j!q%6?10}A35vjIx9v3ypzu@9xFT#LUe!IL999R6Vz>VU|JFnLhIR*{YctoFH;bETxlMynrDMe z1D{?6IIgrk9$fQ2s9IqKB)vD0tJzc{VPGv&ghRitQ7H_@PO={rbr{vuDC3w>&7Vw? z-5=cpoagGK@B@{H)Z^1y%KJEa)fONMDjM|8(i-;)tQtffxD|wn#}zhi+}IxoF*|^n zmM8rvU>3(71`q1Uz;-#MnDi0wJGL%fQ?L(gstG{Maalj_0@^+*PA7ge;W%-X4~xY$ zO<_dcKdrMofn!3=6%wSfP+}ERv6^mL@x_$AA|nA*X>)7Mu!$iEt?0Bp=|uqrp{FN< zo_Lz0*a6bd;Oi{=)6a?LsVM4ARotsLC#=0EuZp}!d!l7 zNJ;qIPuaPzrz0gG)`zBfPFt_fwi%l%K)la4^EmwiOU1#3^HO0qM?a-TTulmNTo9|S zKM~u~+}BhxvJ|O+)hx?6ilI8#lL_XZqlOBT&n~vX@eOO9MT$dg!~gI$i5_zP8}qi)Jlz-fWEPvLNIH zaQpQ#;tMFcU=rMj9UNQv$KK}!V645JDYm7zP}#qpE8kd2uAW2}0np_M6jZxxw}|dd z?#qjc;p8}!vpjmXX225fwnEY?apjIh>y$|M4{A47bmEpcLh2EyIvbDp2kO;Qcj7s0q4we- zdoa!>d@h{m6T;2MfC9kfZcDvcluiCIw$?MMo|0*^^6xr+y$V05*TM8ci`}J%dY#yp z?=(=ag9G(Ca=~cHP_N_hf4vT#sNWZHc@`LwrJbI5qQYNuuT3c{JDP9zcY?nF%(aS~ z#Eh)_J+9R0q~`VubYsHdEup;SH0!rUh1jl2tIaUR>H?c8ZC~d&r#u5(&TR(b$PFI` zq!Xe0Xkz{{*kk)d_B+Mxq*FvcIS#XIk|JU12Qk8l=DYaorpbsBgkV2~jKCe0wQDd_ zC^b<6oT=a7tONBHfMw^Yv6s|nk634;``mKkNe@3G_5)WGw3~KD1v}! z$o@}+FQ73%=eJkX!iB=(Cz&g3<%rGxUGKP)v?OVvw4ar=Y7(E3Du6Q*#Y~gdq*Bx< z>Ay%pA_EiK-G+T+3V3jWQqww#xit7h;Lg>dc*d?}zq2;HMejvc6RPfg zizUdRX!NPDDd*O^X?2e{dPRj ziJ44DX9jC2v8yZp367uwrry?-3l->-FkAKrw7Yj+iv1iAp?;*YAHcRM-7CxV#ZK*@ zU3}d+2WLkiMzcntFy$iMzIxZ(^tT)Y+a4#oZL@;fGPsgo$VdNvQqZ{>onv+&Nx?uX zQAWZk#+bnn(mk+Y8n=^1q2%s3Op*iDsVr2d0{PBjI@&TQ5GqzfJR|W`j34&&whZ84-)&vQL8fFu5gnWcn)`%jEpusD8 zho;sp`2rn7wCA@0O%d=LJ$adIFscSCe&G-7s3y|@_aaVYNcuDL4=O3$R%v!u7c#&S z`=sm?Za8JUo@8v4gDP+@B$7W}lGQWT&beM?uQ-%}%HKeN6{Vjq$iiLqj^u(i@aqt^ z(@`%akB|X2b{x9K7dOd6fA)H%zii|9e{j6uAygmF)@>ZcSn^ZlO4(iyu7o8PAi6Lw z{uc4|+iskl9P%9Ui}XFjogC*Ja{IPp=l}vef&#Z=UWRV9gye(@q)-B3?_le_t=|{^ z%A>^LS8p?p`mOqXHiBU1+vnl8Ur&(?wN_!ut6VuSJM^sJErOlIhqF0Ef9NFeW}BbdFjDHNzXw@J?LQjAU$ny}~g1UoY-CBE$Q zTmc5BHhp3z4H6(1|AJ*Cr=?i&tO)fmwf)adtI`xoOr+@FI$AA5p0YO1#u>?D8fx}~ zcx@<*2zJbrlq-KW#W-WW=Dty04?3uC3`OF_;G;ms?u(z5l@KhtLU(VMh(?d2~4aal>gb(c|~Z*0Ryl{9+!~Gc5HnXC4l_ z?fp$Xe7zhZB`)d`%{Q~GKBp;F~0`mOjipF6_`pQSBQ)~uvk2PUua8;Q(j4> z!8%6&qtLhrhXdjv2B5HCO2gjnyeLxeV3WhRz$?S-d#lh8Z#5c~LwH=%L)`YAVxm}Q z4WbEpov06T>@h1rcpS4v+_o!2pp%zseXK?}B*)ptmO)o)gWFb*qs*$nJ_?$IGdCge zFVs^tCR)V(b<3(|bKH`HDbqui{PK{g4oY&{WenfdYE-xH=`Vh{9y0{Q`!X??uV2Q} ztSt*QnoIV?rHr4W46qEVyoDN6mO90qBqT{^r_-MabQ!p9!ICwU*1QRLA!@09PyvCr(1t9+fg}wW%_@9VbfX;+UQwr z=eVT^ckvwleW_9k5J!J+5ZgnZ1u8Cv|%mJ!J9sO?RC9RW>}S_3`VK@ zFL`#p8?UTPF`)=k9YR+u(55ni88yt0d+!johzqbwZW3Mp6!%$Y1?CiczDne-Vlzk+ARcEW~znNIZ zn>rTke+bv4OEL7x?8A+}n|&v6++BXJm;C9f9Spe@Xk*#2;F2!f4n{`U{Tqhzq88h2 zlGw4Y+Go_G+bDP%caY?bDPIi+V$_*_8wq0l)VyTjQjHAk=TCe}LK&^wXE?A3zYR)ER3i_T~bSL zoisqL=E-|)LSv1K_SMG3(Uuodm`ph#-YYlU%dYHrrcX3$7aR#TxY;|aDTGB{vh0gJ z6{476p$=Pj!(La4i|w9G{ZSh-u}DT<06enr;__;7smd-;)Vo~XXBF#gCuw&-nf`O( zyycsTmGuKj%$rnxC{18;DEyYg^3m|cj3qu+Iqb^D5$EPnYjEReC}oDVklbvJo3Q#~lE`*eDL9lp7iMDEg^{fH9{ z`0-*gl-#(97OB_2M>xsG7yp>OJ^`OjJU0MfJqw_-0^`tVr?F!B>K`M5?6ZRaEroe_ zr+hU{cS0}zFzq7TKYWMIW*)(Q>n{3cs}x-g%J9+4avP9Cv;G?cujfu5svrUN+#fk( z84gx zOX0MEmS%X@>_oYfSm2yEvT_curpz7{U)eL|&IO-gT@F!w%QUQNL>50_}kZihX# z&E=HN(C?2S#+XECO)ShIKkdyao2w){#eD7sY+t3tf3PFbZ*etT+pG7vU)UX3GoWsN z9dKH%_r#Ye>pn^-n**A=IxxzZh_Wym>u(@2H_Cm^%T&&b!0BAJ-L&PFhU~^FuE(&0 z^u)}H4SW|b8di{RzchfBvOX@n*vTiWx4D1;WLa9{Bzc(1}3%AgEvM7XO;_)_FJ};O=o)oa$;xT5~cmvl=Y^J#32c zPeas?%5myVz35X7(;yJ-#l{E0+R;t)vZS zq2HhWA)cqrKkYOuM4j}$pS+@SQEtDTg!XA|H~vg3p@e(kv(v`#CJb$6!oBEcYNFVX z(dlj#-T)t_wm|F$wNokuFLsx5R*`G$xabz^Va1=w!+y}1SK({EX7P$}y;2&g8OmrM z%MUE$uK98p^N8vEU_|?6*xJN}N>6py8~*2eF45{)9y4F8^&!q383lSt zWy3{cAif3_h727eZ0w}AT7Q>h21rD#v*1ZMIR-JW(noon}7Df zl;j`-c8~%c({7Dda;Wh4+w{!3xzAL-0&7Zz8*8NvIqM%AIo1UeXV&9c)z3D6vkI}}iesod~#(nxU^E=#fdssExIieU3INx!4EfA4e^;*~~>$NZHkzfdFMO66d^ zz4l*Ck=vP9_nfHv-Mg@Yp=Qiqlbgqu`>^Yoiw!5m{ipNT-E|)OAJyUNGHpOuw8Yw* zPjBD(J~y8p0lAt+;RQoS=;~W+oV_--B+M4Dze}PqT_NoJ3$U|AVR(2Lr@Vkk7uaE3 zy=hL>2s-?Cw`@c)`>g+FLpJn1*MOG^IVg4LgW9tnyp~_smcX^<70i82?ed1&HO9)q zTtxJfr`WEmZ?6G>d^io|wO9Z`=OzzNJnlOwhDItbX`Wr#id%DcnP5#;Z*7Yw-fYH* zZbZ|4KhR@eiY51ciiG6J867fs0V;oNVdvbEPzJ7r+HT-po)YAOTbMPi|ASOc9eY{; zd64O-JYoGsiAmirY?*GDcbqQ+3c6~yTckQeNX%Wm?=-KnIKX~Y`$8gwrKVz8zsc+W z+OsB{z1BG>n`3!j(kf-T(NRwJu>Y$i**GP+Pd`v-t%3JuRas$>J*D&)I!4`zR%SvU zbFbQO=0Li}f4*Jju3+I3jCA)1^1>8AYO1mt^BD>fk83qUDnKdgT1$)Evr?nK2%7~~ z5^Ys;>65n(&HUWp93~zT9vv3iJ@ZR4iz1PsBi~%+5mGuU!-F$@^l{KTe7vOG1fw$@ zkfVPS!MAR8tN+@Ta2-Ww6F&K^D*5ab9(^JSWyhj+gJq{H%ZxS9w+w@&RMGpCNHCt+ zvg7sWt&edv#>w&c*pc39r!d|Y9J*NBjr1q?!|?lU zO;8#Lr~(ss?6|9v^ygoyjYsNSk2ueCq_pK&RpTM=49~3r^!A{hoplt1_`4V9n77N9;%Ez29JXhm7 zX7Vu0s+56EZhUbg*u}%;Id89hT1BQ^Nj0-QPxZ3>uFW61O`F1%t9Zn9quAjHN%7lk zbJlxFWw)2*Dp?xxskCXaCAnb3_g{VP0tX#Rp$?fAIgba&Z;?I|l(-^)(sKU~Wq%pm z))RaU!nPALQyj+>Gc$8cF*7qWGc!YEW?PP#nVDl|W?N=vrq%Di`_w)!RBi2-uD-WM zx;it`Xr||!Zd&;*XR~*@u9({$tHg2TH1ey3LtS74)Y9*>^A!Qk?tqn>UIDiahPGf0 zUmhAiP=J#b+*5z-mJ&Fqyn{0Bbg^Up;v5{GFH0HH@xG9e2FPSo6 zXTT)eV*_yURi`jA-{seutQLLpJcvXMSam*h-Wam2;FFpsua-|KA{AyssdWtffNpqWH^dtbmn) z0xc?^H69z$QtCee7nfgmzqT=Im2Ww$t}pvWYiOe(j{g0I1!Hvs!KN1oQM*-Lt0NAI zRy)skm~m)Q1$r;tv4b>FK6}vVVO6vzFK^>DtCX+2?mEk28;z5Gz3HNQs(o{t2*R0< z>_$bNxW9&$V{78=Z13}SN`@blF_BH(w(yJ&-PCv<9^Y#w3wCzNGaZG0 zJc`xzf;T2%^(sV0TPHU7g>B^fim-0I3v;E!pcFb(QqH|<38(U5xYURP|LuzbWc5a!5=Ii@re=Nv3+XsJez3s z594~bxEsej^6Tofs|>GGq(>b%z3$^K>0!r93X`k`4kS~(B`ojwc^DVo2^p<5xavz= zUeb)uOSV^chI%kE`d--@7}_#U=;!E!i$_0bypJc_UspkUCv!Qk-ZpjC;fS96(a32; zY0|y8Wo$1S(^+{OdbN#T_zC(Ii;6(fzQ0NY<7{d+22~Kul_AI)0SD{$2hO0ADEhVI z@&!uhVN5rhYv_XkbX5$y(?;vE$Gv!8+;t_e8)H+LU0C9)UHPB}L_Kfns44>?W+{X%%tEXQN zIlf}fv~MwMB|>&>=KjIcKKBS)i=evF&@4FnjX)luUaJUNwloC&eyGPW>JJJr+>9Vk zXK{2bgPOWM+;;*lTlr^dy!YA-WUOA8SN*C$;GjI&xMKJ?ZG;mP9}680F8soB|0kFq zg5}T6@51e_h+RkGLnX!2Z*{r?YoH%`_R(CA=sxQNlq}HP=A6=p$b7soTFv$$$>>^D z8#P)~CaSw%j1XtXP9{>2QJDj|IvYPrO&h-_Tn&s^bXeJU%EK}~4(HP?H!X@}AzFE& z^u|-*h$^E4ylg{JOhG}R(vpq4e_Og&1eP(d{98BZBL_x@qBmM6gy{6Jr#g2nS~sY! z3;HcDU1SL;v!8^WBze~fYVov7;bNkgoCK%q+)8&x1c%&vdPq!Aw1`fo^Y@0lngyzNkIhvVD%7uv2*2Yi@S{ zrtM6_KVG29jc`7VkRfK}ZNz)zykofd3VZz3tel~VatWnN31N4F8DVE>-ZSXy8ghXb zEih61)b8FPc6}OOQge2{!I`HRCDAVCr=IDEr1Mjd#F_W6FVPpZpuc1t1Ze}+j!^Gh zs~tp1>HgqcF8B0F;egrOX4K(O9n_&tcQshK?y=Mbm{nzMwHgi=X)=Ia{d}{wI_$9> z1hm7Xd$^F}d`T`dY~$9nm}hK(a;6`x4=J`B?Gez1*ZMG z1+d~i4*c&&uR;OD`M9PDr}y}M+Zm4h6cKe$SG&`wH#Iqz3VRbc7-IWWFM^|nS$MI* z1j?IT-(1hg7YCypW%9+Por(7)&F40clX>J`7-#2TQqgYjTuIL~gi{c*DI=d&@nFXf z4zagX%*9){Ft=Ao`(W4J39L!{&NCgQBJF#e1T~3%cFA+Ig}=Sb)B}{In}36j-K0C) zL+7|QaIQ>8jyF4D^i$sW+&>Ck2BSo?BdALtx<+lCy7llL%qQuOB=tBekytLu#(%G=yzg<$KKFh-p|JZ|ECQDDgQLj}KaEs(_y}ow?Y>RYbC(CwoH7<-aY4NAVvYc-B3A z@J{L0jI9L18J%W+jB^)x`YP3aWdPLP7`Od<^uwN%hu?vUg?E*n_EC4|#mNOiAuPZL za@FefOGnB~nGAjTg6m)HRUPiXuuNh)hPYPgyCvVodzHEmA}xIm>bQ`)>&@k7ZEHP* zAw;OJvFj{3<@vwj;%JOZ50qqmGJ>@<6mneKa<_b+7fnRpw1XHICg{(xhGLCk8Zs%`?GymM}c zfY`n2tcj}j^~jCr8mp5#vFsSeTo-cA#y9@ZhWrH1L|S$-Mhvb-y6e(zEKW=H5h5Qd z?A4RRvzj{j7l{Yq^qI{>O(D?1%6LvDJ)`9Mc&1YIfh!M}vs~719ZsCU{Q<6KUj~?x zl=|+L$nRU&(M_8vwvY%q2!yBTkWH^Oe+EhGHXfOr;UeHc$eP}R-kr9gP#7MI1AAfDe@u^q+{ha31v9N~J zn>qWLM_#S@n~V^5$@o3C(Zuy*Wg!wdx|J6Vmw~cC#lt3No&zE6SoR<{dq&9fUhcy@ z+uZ;T9Gz1`ZKwvotN$#m#i`_wxvJ(-fo~i(F7K-`UIWflhfoyllWz+baRR@@h~-j3 zzMv3o?94ylH=%M#h3mv$UJ9ui;I@>ce*55GVhqpC`R^RwCJByVeDYj#X0vp$4x~PUv$orsPj34Za1mg|^=fOnPhP&)@1eTZ&QWwvy=`)tqZ?($?p z^>DH)VU6TN*!t>qqrBXMZTAtcRTptHhtbF8pHAXtH=Ctvt8Egs&&E#1H0@RCko3Y% z%{1QTCFEPCN7e|MKbcaF&xh{kH?sL?##KyQk@t`Ak9E8YOEp8ESsaI@ zjRTwC)NHI*vH_7Ib3;;r$@h61tC$`q-rCmJDu_;v?IZ0L(B3GpO^SDWKN{*T1hWPZ zhhC}jccA;3zCE4I6Hlf^VdmUB;h&@n;E)rR|Kuuq{!nDU^ooHhw|_6`uLT~6MU@PO z<(_eGO*-ba)Cwv!Zr1gXR+sSDc&0IJ1-tXaJ1Wpwc30Nx%~$Cj&Z`~T>PGz&yTU22 z>2wNR@wy#w+i%~9UTPL}`nmb?1HD?aA_V#?(?izNHXJ4_NTR&v_SxL@#h;fvfBEq` zxWZ@NP-6sdX>;X+n}1-l%~SC*yIA*OaUwXGINNRK7d~vD*Q%?bChd^r63@X0V6Mvb z{D@bs-DAA6Sa%8GmH=$quH)s}7w1?W9alr!6<@F9k#gd~ZehM47DwsmWOMg`0o6JuY zo)_I>KuY@aoLh75ou;c577X56VR)+-?{W?DQpb5Qi>dpAw^q0+#YPcP>J6=tSSfbW zz15vw&fVm}1OtdH*1O3sGq;x97Myae4c=&sNyJNmRWT^z2Q;%%$1UD4uU?o3ZFL!O zrPsca*{|{Gw86fGerK(;bPd1~OZs46^vjH1pjMkd+|(7>F~1MPZ`?_0PzYZ1_Rdva zUO*TX>n}1Z)D|$ED9unZ5KJfPK>_``kg$uy$aoyVRJ<-G=&VK_hIg}pieJp=@!KKT z#yr#LJb`yR6C8toXa(%Z*}}Z8ciH*UETfa+QZCn$=}|5hng(R^VV|Ap_D(t?EK|n? zW#`c@my(IWER=rF17X|Rk%Shm-9Wr*U2J_hOI%ifrwSx^PGgrRKHXedL#f%lkmyFO zA>FLEn=X-nOYwPxbo*+u%GCovlRAYzTaG2M$m#*eRPwvSFAM45S|GUX9d>U)y4gzB zz{*2<-!T{*QbC^)0|NNJ;?#skeLc&Sf%GoX-TwVb#bhZN%47@d0Ys<1f916U=uhb?p1qcj=id8&O*ms1|ohV&FJL&wSQJX_F z^3DOi6&rJq;6pt>Z~@|3!JuL=tBOHjNHNMej0^OSxP{B7M50&DlxDfq4Z3}eGH`=F zz2|~My`~%OLZIhE7&ku*;6!E-{#AC2r9g`cSW{0@(&b zvhz+szC8biHN+!Fos8av(+e<9t#4h72&w^Fl#7L?2H-Ew>6vb=U9d`t^7l}lLA4TP zA*dLI!e3NL3TxXnPdbo&ELxoJuz9 zM@|uW5j#Rg{#?&mChMO=QM#dDCkb=IX`ev-?wV!dVk`Lw2LwsXw72LWDQB^M#o%=7 z9ozsP`Tzd`^*Tn=TG-i};JIo{-|FtYNFF;!7%+mdqRg!6=B+|;It-1mF#3_X zDA*2#GR3fza&+wW7E*VUe^J=2QCQSeV}$;=G^wmWW2WEn3w~luBSp8yNptu_i!RSM zpj++5bH?JP4fCqe@c4mA!9kRtgZD71OVQ?&VCd(VfcYq>0#SF0_^A<5iUK(|sGcAs zjOLnV>)xdBi*L2{aOIaQH{QH_0>{MN`d~6G{DB=Bt)*;07*~xorF4bMgCtS5yH1nM z5Rok}mO$|ygf#eEc!zn%&&s*)(mH%~NX~Tv<_Dp@nlgxahrP3GqR`X>*0T)H z^YFwTzmSV!P!Y9g`{Yz5J}+og<*8*Ab9(((lmu(RPaGzHhcPF7CUJ&|djckZg)DQQ zNNOc#DM14Oe$J(UL05v0);G8nit@dPC;(D=GZB;js$Z`}W2E<`ws_tHtfuUJ%~bFz zK06);TLBAsqO{1%ZwD;KsII}S|DhWJS{&dQCgqUfX@rx5h-h@w@{$6qEiFObx?bP%G^|{;-kUbc zuhu71!&s%l<_sjY7-)5UIap2j-`Jh_i6Aha(Ba;-49q7qrSZ`@hqtf;?{si)0-oP< z8SWr&@lfd=zZ`JV>@SYr{R_5wguM0sHU8xwaanr;YQvg@Uo>anW*v6?va8&?+ebu6BPD9iVd|!fi8Ju)Edf81whs>SmZkHI*AOsXuVn~@?d#$*Dnr1zw@pV{P9r02p6&s*rAm@m6fTd$7hfO_RDihjT z&fmL^To3`yD#j%K=buv_{$i`81@tnkH-%&P1H0_6&dtU_t=fFOK3+S@v0)NQ9r7tuQMdR^L$D6su?zT7w(kMl zG77KUy*rB4hXLG3%b#qPB)C@sX6j^ra`aW70ye!#vui1@yZ*lsE)qrMBVt1@k^iBY z9gH2FSDjq|E-G`z^{pd$_GICD>{tpY*D3z*?y<^O zKyq~aTfD9p={sPGv=H#?jm|Aut9cS+zFT1GY?fsa z;%0uZ?`2Ue)HrD&yszXFOyqN+kzf{5rSSkCwVT-y4(6v{LwNS9qDRM67HfSh4`|uU zU26)RECOv$bi>SGA%tuejP`e%Ot!-A9Hs(m+wg5w$Ln@Kz0XGBf4U`>EDuslUrZ$+ zY@rW;%uOcV;m7jp1+iD`Z)pe=|#7PU)I6!-F3zO)Y+zT3||vy79mWcVGQ3Mrr^O2kxzb{ zCbO#rc$MHo6JOZ;;2XcFXOVpZDIUKvacGxmbBW&*xm5!GF_%fVf$RG+H1KdY=36-M zQ>?fA!|ZD^#lYAI3R=N76i0(U6&?JurO4m+QH52}wwYby@K;v=wpM#by2FoWw5X8~ z{ozrQJ1yeP1OIOGk!h5M>$q1G^=H0K?AFy$`E-9(n6ucj@2b^Oi)YoVvyp%0kI8#4 z9UODA(<|822?3a+oT-zQasKbxRcn+#^_qvYSDYp*c7MRicf@=bay#`Uaqf8kPN|2A z>T45dr$fmtN35`WaQ~OZ^(zOu38!rp=cIh6aR=c*Vc?=S3{qVtwc;;&qeHX1C{aNe zN4ygiAbqzhO_IlhYpS681^OPF%zWwD7V-4eE;sf@@Rp>c2iqQZW90CTFOiox%#*to z9FA1?V-0zkOa--aC79zvv{woo*jzZ|lDn6aD)5t8S=cEh4~4le{pmDFyJ|rkNG^-} z^j=LJ4z>TTb^kT}wF&pHmf~Y_>ho4G*#&Url)8IlNI(g*g zM0J=5cdax2=^XYA=%Z9wRe*k})WpB3mqw<%+Ic=xQH2t*#9yJb@VKIQaF|QQcQ7l$Hg5l1-0GfSb}L!-T9dN zM5RwoLDSs{JQmUh@u*wNv6ah%l+(zJ(^*$B#P8%M=p2Q&PG%l&*GyXgLIPCDDkzQ$ zLLON`yD9SCDA+qJ8_qOy&hiPXcvY`J7%Pu|<@iMdMc7B6s3euYyQVaizlN;UwE_V+ z4GmBP)lQbsJbEv)2rhoSGPKjzKho9y?uN30+mu^^+oUcxK)>`=fXPri|F2IR8Q6! zbqft&?kmXR^!KFlUX!Z}$hz@T=8v0)6E@$wH0$EFWTcz!cx^^bY)U_bfG3h?y1sy2 zmCFLrlYdFN1VAk%3xym65-Yu(-+0tamJ(sBcFbuG1Yw`?-cqqjQzrJo4x&c>w^ zdB1ALyS|*X$D_3k{H0B)2c`TVueW-Kb5@kQRDnnFS(Lk# zWUi1eO+<-jD4uOWPXRmYCMl`X6=7>)(Bp6&R@3;4_Z3!)_$Aci_u_4SGK`M)y`YEbxWD`^)E20f zh}(SvP!lx;0bDkO7O`X+w!>r^rpM1|rOs39GW~b>Q)F@G!4xz6_H3oYm@L`l+3gte>HKfwaz786aXCg+RIdxqRmjs z=l5OAtslh57-(bEZX!K5{8%9gc3Y)VXM>v}hgS)&4RW`P*p0?(_N?Z?^@VLPo@J=u zh2{S`3oP0@Ig$5)g{3Ny6+>O9;>r)iinkjHu#<{Y&Js6D-sV%P39%-#mi&}CosIYU zNR1j0WyS_lo0d^f5dRZLm$guOXn2nioC(c{h68g{ zMQEH)S=B2l<0Pxq#)`nKvy>p6s2C(h!~}T07aNd3}l}HzJ-c zxp{kS1&ZQrPvDb(DW&r^;Ows`=Vp_Co@6rclcbGO4up~#QO-ry)RX+Rv^(o8Js6Yx zs&qT+iKAfW9gIU1j6?Z99Is#;3I7|8O0GjH?878+N4XK~!zz+NZr4(-;>9mEhJ-?< z-<7WLC{VLl#pKqQ#pJkI#N^t#c25QV9l;w&{*cF(Hu6@|REjgtAy>ViYbvHk?K^QuPlNP$=g-^g;%95FXljzuZ;k6 zba!Bos9N&S=EegV)$#872jSzpn}+?s|rcN>YdyqKE2&=^%oCh`Brcn zVE72Q4c8pF%|KD?lIWO62L;#YF8fR~pI*NZ*ddPL)5BC6+hxxs^6a3%qK@qg8Qp(Q zV*>E8VX7rjTJ~-J_c&7}X~8Z@zW2YB_ZQ;AmRWutNn|(1MP%(n66EyHGpe)2L{8*` zuZ|il@kCjr^zR|`xY@`H{KHCb5x(X9j!7pON#Z(bLDA*PB2n-sNTWd39uedo#cK^A)GG+kVvlUB zjvdzr=199r-D8o99lfx)CHJlm$lAq=5&?W+*$u}t7X^<5*zyn8N3B0*`_D!|HYHt# zNQ0rv)h|E9OY|f)2Yjg;TK-$7{UwCvP-y{ywXS5d5eS!X&3W{|Bw6%_Iz1^pZ;0Ox zW1}c$U){sKu3a{Hzf)}r8OGEfJn`(6rYH?l-I95wF!#?WD3IF@Rpv^Tj}xNX9lh1z zi~sApZWE8qss77tbMzb%Q`NtE{^BIU*RPEdhI$fumv7Bi@=7QUQBp4OTd+WA)U0G^ zpbNbTS5weq{_PcopTvBze{=q6g0o#g0G*#1|5uin6Pk;Z9m*lhC5h5laFsV-ltm_% zqLd4XH*!5jKGN^|u#ySXC?VH_1>m;{36%o0zf(i5@5&-LpvqA9@COw}nN&!t zPL`yt{_8il68*O_zi#v04jpOGKhGMP3$_%Zm<_=psuBXM^yw)Thvs4j%i!1Ge)LBK ztuZx2tbbuE%@udTkdA#WnB?b43OjZzAd3^vO4uXJl;XLeQky*hxRFT$X0&g2o*bnu984d(+D$G9ZAcltv zTZFpf_GYBLBd~e?&!GHwN&27R`p?LM4PpPRyFKpNf9Bg9*a-e-EWswfu)`aVZ+~O$ zNO!Yyp9$>5iEnlykAR(N^sP>0-BItlTvty|jx$pG`7rW*cI{Q2txi)PipDz$InXh4 z&U`y;_$(KH4B3rG1NF$cVQB#|ssXvKR|zfkhOyBIA0fYV*d3QP%l{9-=zo;N#Q-dv z`6814jbM}+Yzz4SH!raZcMP`%_c06s&H*U$Cm;cCKadh#07@mV2+lN8nDmIeEcPnx zJ2l9{XfmQDatF-KiMT>C2a5*IO|o|Wk|?&YkfWyJAak>cCPEU=cm~K;VAf#q!UXh# zpzb3U3Q`CcB>DJ161^UODgG!9PZA}JcVDoRL zoK2*h;QmwOkKiw_c8obmPWt^0o}`PF1*71slxo4hhfxcHLDKUy146~`)2~^uO4G;# zYyIB{S6USm_DoI8hXR-&5EFklz}4?RVo?e_SiP4u88i_1_t6H^D=D}aob-8<3av9& zN@h_Q^&J8HbUpg_WQ0SLPYlMe<@=GiNMK!IHw_+Uoq6{@9!RfX#EtwY+JQ|cQ{2O@ zsrzspy^%Ry19*%B7C}$Trw<=e#ugaq^Mt7Rla9q+^Zh)S#hpy=3ujN;veKtv-^AH5 zKU<+~0Aaj!i5gx=RIV4jd2BMMw55E6eo{`}Su~czq*{`x-(IAo9=~g{#EQ=)5c6LY z!I+EOBh{(k+;lB0aY@`uMdg1;gZWQ6%V@9^CDPDfH8>Mk4IXDV46disNj;9+sF=pu zm9K*fKl_2p3SRO!NQxO@NrjqsNG%Kur_dxZGpX|Dn_7{^mX$K&`eByWXM2bJy=>3rr8Ka{4e7tn_4@mdRhy~26+SVOw3Y=q8 z3niCHtu5OgzGumu+LYW1YMuxi>YfJm5ueP87|wfBH@$G*=SQ>{&k;=LPGXxh0QzPo z(u6h@cFN9^y7bIG%L(zz0N-mniyp!V3ibPaHPG6VbpghHAvFrF)tPR-sHftwW}MLa zSTmXffxj;0e*1J#VbcJ*P4&NZ5y}sWKbKqUOJ+4K14Dlty_PcB7*;Aw1~XzxpR%F) z)PSoS9Z^wRT!V%PxnXOOy3+#IRt3IHL3Z>pY*c-;jm?p)vZsQ9m87R&Q3DB=jO8O-&Z`Mf>;O=bP{}iR(eHgh!?+jDR30<)@7FOK1eW)X*GGzqreS5?xo|M7Uxv*(iq;$SZ{nBjd*vv zKJThAenL!VCa*(=+4DQ)Fa>LG>!DBmy`R{~TH13$l3V4qQ`4v0wF!qC3aP3Skqs{1 zlRF%Lc*q!PI-M{5dY-+O)<_mvV(aCn8?Am+px=Ey^?PQcz}HwdByV5O@3h<@Z#7>% zgh9IwZ0rlprN@Y74U^1aE*MB^*M&GW_5oclgW9 z$_RGp+;?_{TLRg9Oj6qtWvWVgXZj7{Lz73M?2cn|o{2e9SD`C}=r*U8@M89VxpCh} z!)5duk+j=7Dx1X|5tOX75O*uZEMqv)F2}gIv^#8`&a_CFA^2>UqtJazJYMRyP7_4n zLJ!%7UYp3?y_)8fZgpknJ5nRXE)PPgN$|W&-%%w;1UjzE=z#WFs7#|iw6g({(H7g!F1FJ#W?}Je$ zBbhQon{?lPdJ`ZDYyxgJ@EfMTM?nSJovx zMH~2HmgzIaKvVwj6{venuKC2#yk)DjDe)@Y(LrcN;_{;!>9v z;I%xjV+wtJDEMPV88*;E)}?=rOHZ^3sjm%=-Xh{rL**A5B=bSfpXtm@DW32NIl2hv zZu8tLi10`%rt)Mfp0Zrd@bL)F0(cT@Idin8$Q-_H)lbzf#0tUI#7V^|@Ok z}k0Yk% zwE*FWOrJz$E0!oy{xoTg>Gtj4A=EqZl(IPUa40$3)dLH${4-A`h_)V zkET8!_$jqs#+?$*`5${TEeuevvaJeN%`xucN$=)gF#@InKKYghAw@S z*-}p43U+0QQ#94fx=WN&b8X(rmXhFVCFc^Rpm!Gky>)d<@%4)Hr6h_sj=+euX+xsk zS?+Uzpf@-f`3kT~ezAu0B5^^jwTn}GX{{88OYr{NrF!S+ztoMX(?Cj2_Q-mXOsj;$ zOaxX@nI&8qvm_+m`pw9L;VeuxaR9hdN8NRZ?cVta1WCVq*pKu8;zUZMsH1odDyb+e zQN?0P+Okdla>euA<5(;4sYDg;`s^p@=g7|*{cBdDzc2aHd4BECYL{+}R0ul$QQy=X z@J>3HH%D59rqHSmPOV2?O5ae4X&P=4F3$EUHQZOE_;%+8T;K4sfj7=yLuJV(a zK#6$BWjMq{5|DYvvq?%&cb3@F{gz3wPVC{rx-+SCi!i4_9*L^y4;fmUB-MKp>u#$zaSCmB9+B8teuqaLSs zCZn~pMeO51PyLNjKOu}#Z&%i-$GAGaUT|l{efsY=h;48jWUEm=Q{5>BuXMlkhE|u}kIjDj7qosBh{T2zn*aJCRMMOG zk%@Z62`iDAE}a>7B7yLK`XS&}S-sY7AwTW9q-rQe+*QepuZ)*ijp<7vDsFmwO6~VFi9CFa;-y9&8&b)Oh&p9z9T-JcQ#58}37vICKl-H| z%4Ry$idR$42VjTgbq3q9V~w)qT=^G|RVYotj``v-QnPuooEU7m3k^V{kd=6{%mv70 z_N^S0_FNTZZ1xXfX*f6egLF;p_h^L<0@g@7iATY6R1^uZM$&O~Nuri@O|`he?lc}p6qJpatTLab}xLcJ_K0)%=F)Zl%VgAI%%7snVmer6;lz}?H* z%FMDRGJAil$d102LzXoqFtdnMdO@~6W&f^dWg@|Uj;(5yv zl=M=m!p`i4hs24yCiB16Bh_MlK|~b&pb4(U#5u=>Jx6=?Nm3@!2qI>F&U~s1K7cFE&KlMA84}vyXn$L&muf}iq_jc z3!4%73j!UBi|K!$PlHrQiNOKotck_PPN&l_uH*XM_aUG-N2uSc1k^V9qH%j{^$dX- zsw+~#E}<3P-05Y)LNwaDcbcKbk?w?PtUN`%7cYDFtup7e-$J&J&xspF7*{cTX7+MY z!p25Js>6)2033v^vB}@`8LW7(jJFNvpdb1?GBA}-+^IR*Agc8-?3ZVX6Cos^=Y{ih zlyakv)@}dF%V7SRZ&ei1_^9!g?*|X3VCT)S2f-W&cQC(YzhEME(TDw0kIskw!z_jTRt?ZewBJi#G#pJz}1Z3WaA=sL%}@3OlVEE@mN&0Gk?vzZ6D zFpw2NM{J@1(nSSic_WcvM+3YJK=4M51U|%^gQFb&!-Clbtcke2VKGQqfWwhL3XM=o zvOl&I&C#8PK|$yp!NUR;689Wiqd*h7j?Z}B%{*K8Rm-Yhi&H+>b$%Qbaev%GDu|G2P2Mduh)>0r5HtlrYQryzEy9bj z<6syTU>M?8U>Id!81a5#XVKOI_F-oQ?0k-uaoG*e8>wK8YtB5231ww&PZJ8dnpj?I z)D6kVe|_3Inno!2inzrkvcXe7t+srOb@>AaXm_mTg4!Z%Ho)sog+m@T5<6PWAT9NdQ|ELJgoSfO>9dnq1)Q7K2oEM*RUhbSy zol^-nxdjsQTAETb9LP?sEv>lDPHSd_<`Ym_8>bw&oU(!QTeLL%PD8S!W>%a_Fs6}| zPPAm8H!Ru-!K)YTOT|44psRQKS~tFlKFl&EuEByQ(Pp+7C%jl6ja3H>Er`3fArC#9 zv{V}KI!Gj0WG%p|1xk`f+=tML*?@EL{NNR;aLqt#4@-fthN3c%m4mJ*70KRMph$B# zr*T)_5j&9alkTfVZ;SAFMk_MQP#MYSf#kx!k{KO@}j1a|=X2l3hk0FaPoK2vL8D-7)KpWRy%_byK=klSS{=D9 znFr1Q%(g65PVj)g3kCM5^-ipT2t@+N)W#?6K&>Le3u=p~ukxzO10GVDBxA~37#gIl zFrStBQaMnS-a+A%r`s1dnOm4W8|9pY*2^P;*nyctmbBs)Qc8HvA#OB^ra`&|_&bC- z-S|7Dl8Lt5n+iRLz3%fqnGNNGhzPW#R&_0T+iP-Jeg58~)qUz)cm;#VRZfRC^gbdl zwiZO|E`#i7bl-iwR@&IIz75Y8~GO?}?i~ZVi<}O)(b2>{7nFrUB3^%4pHb z)g0Pw00M}lQQ>#$^ZN`kV=!yo#+QE~71A0U6v)c_ZJrGPYw3%*#}Tv@UK~E!(l#H3-W#o(dR*1o@KpfU+D1YgE7PWprvP&}s5Rx>dQ} zwqH-L3S7&K60`%$Rt+?+v}HpZVp1Sa&lC3l=sKbCnyU)d^^*Iu;wI>4l#KZE#>)0h zfhQUi@I(Xt^#!G7mzno80p4X`Y^;|NOnW%!_SE$ZDJvTozcl3zt4{^kmfXKm2vL+i z#6#P8K%b5U*ivOVm_l=iLP)`!6*Ml^@l)9PE=RBYIwAkEm;v4(a5{dwRPh~!Ev`Bg zjtFn701XwP-@B=21@zsQFFW#5{ae?A65}j~Y9h|5$FJ1rXQZeEb?o$ZS|KLRF>brVa|dz!Jl8uww!~-AO}Ei z2)=Qa^52uI2(XKPPOUbY1S(pbp5xXex^oBq<6SkL1VRf?=D^9UpaYlm7)0AU)?d+R}3Yd-M!YjXHy9JtN;Wgycx>r=|M zL&Y7ab<_M+uF=PyE?uogIEt}ThjsxyMk66;bYJ}qxQ|9hSdNCJfYj)=$PMW9Fu(xc z!b4ze-*SXlWF5w?0a{iC+{d`=43E1Wr{i9*2+N1y2&FMHLa|osVfDXxEB?H_6Pp=7 z#PRl6?N0mC{AHkHQKqw}HL~8L_(WNN%atETm~Y+`Tae>VNpm~sD^}IkSB-iRsEQS7 zNNY3MfQ{q*)zP|XOjc=i`D`t{b~%caci;iObmCI_$n3G}M_t1!+r;_V8ylV$Mz>r> z%4rT55GEMV7Cacx5+lvUe5vl$K! zP#Fo|%iz-V`h%8#d!uWt1ip1I^y(W&*Sx8?he|4rO&RSn()7hYxj${DQNDI_Ub$=e zsTz7$x5{)qo`A&A9ZdZ5_qJ}|tlN%<54#<*jeg?X>z?3{NM+fge!w=e)<%Ch)K8gO z=g`kjPQIV}#BB=DOTU%xjLUFX8d!RL;q{5H;`e>4wlk9uTxXbt@`cU-+%U{<~!zbsk85R07>%o0l4r>eZ+vnu)5Nr2Xg~5gEc^&qbQmhZE z5t5G$1_Z#;M<+u~y?Afu$N3)ZDM$zsGV7^(ib3irmd0FtBx|&kz!5m!vKUm?@EOzp z=KAl8ctXuJnZW&J|EGPQ%Y<4v*5=zcFYiw7P+Jnv-TURq`<8K5Q7;>(*X)EKv+FbM zm*LVr`g*|-3QnDmQ0m7l*w0Ar$IJ0Qn5XYF)+8mq{nQaunm(VteDCM2GlxG^L^^8~ zK3Sc2w}3WW)g|s9`H2%-Nk-cthU#C^2`UEdUHGycc3$+d2Ocj+uiOtp9@c1HVzhFW z8$WVyzitlKz=CTw?M>Pdc|Y-fC(3>w!h4dZ9q%s45}f$+X?VL@x+D0pdiPd6Va<8c zY4pnMSN^zMA3G<|fmg>k^Byb$uC~3Gg}IuAda@k5szdAeNO7K%Hg883Z7`W${~F54 z`B5YL)o12CN9k9HHxO1*9D&Tp1*A%Plw40 z_7c}<74Kq~zw6wKI{%@L?#J%ZwR8U`(M~4qmqL1o&k^0v$kOlR&pFK>UTEPPnI(d< zQ=cKma!chcwV_ZOUs{X(-x>+l1fM6ei*EhRmL8kC^HxXg2FB1%b(hZR4pSGp_vrkC zrilE{>u>c}33A4ciTq9HKILUh{0HH4xEa^)a{PnL&8~*@9Y_7?djh?X9&0}*v_XlV zA@gsC-Jhx5qiC_53;HkiY*`mEx4ZubU0)Rz*V1&2TX1)mf#B}$?jaCtaCb>?hrxpc z_u%d>!6CQ}?!jGy<)55$-tX?e;bM4tdb)R2tyQaPcMC+tDy}14Z4Anar@P%`-6rmb zaUB{ZX2%vhss1JtlSY^>sd5zVz6UU9R`%ZsVPlcB2f)*ON+#0j;2OK|$>L?=-5trE zVcfiUe@;;TgRTN5w(~+0^_Z~Tl2us7%Qk$VE%(CCC$fk^OHTJ)cg07m^%tGozLuZS*sSmG7gL>3u=Yt9 zIG@Hg<ETjuHgxM7&EUx^lIt#paisdU)FztgcVDrG*x)%xj^NnS}L z$+@qkTU2Tr>b)H(rI-IQvZf#(FZ)q!uNTa`$DtY#DCR~Ksy;M#fi0%JrUxLC@=+ ztAvLibSaVH)%Bf^Ce6rRc^348utckqqW$L!uig^DJweAAeDdS=8x$wqNpCZv492g5 zj#&zdd2ddbq2()VY?S(XEXmKMoaDZt_3Z{dG%o988Q1V70_(!Yb8j*A{v#T7L~^RS zC4pl1X&!E{cD+ygaerum9V?3i9m9ep?QQrY>U@3LH|V6}wKK`iA_usCzsN1caVJE7 zt|xQ`_p&32F6R1q19>$M90Tj6TH-BsOK9#maYSOFyg0f}q4<31e0+K)ar~6rkos=H zskqmh3tJ~n;kO?H)2&}`pJnUta(O-Vpy10oCqb6?wgI)?_I8nIN#x-S<4J^Qtu_8N zVTn{Ph0xDEzkm}Qgr3u4V(cCd&v!qX5TCYPbIXSq?eZShcso@xbx7wwY)c2zHdP;CLl@S!#0hXV%)$Wv-I~mqYV0@jJZCEmNb+F|ARok|HhK10~On4 z^~R<_r|L*ow`_p6FZqH6KRYkZXWkO6-dr{%`IMKq zkMxn2mZ6Ui;_EoTyd8G3D7M0V%MY&ucfpkCg#!+UTjt%EuVMWIrJadLX1=OdZyXVf zb814K>H&bNi&OZO@06n?YG|&>MWy}nTsLs0G9ZsqbS+{dy`Br>AIC#lq4D?DxE^WN zLv=!sNdv&9Uu}aUr{=E1h6AsKH!Em(Kwp$?n|&qp5)0a~fNc&9mX((>+U3JydtQ%Q!}#so@5y% z%#DlyI=@IJ)#oh)_7O$K3OTNBth#=?Ej3*aPxtkeLJi$`Qo>A^OLLF0N3)vrweivt z&(Oyht9W}6k|@3%1C=oj5aYqRltqJGHSV2;s${-vaOC=VQ-F1)x=%6vKB2|y^zfiA zsh~hM_S@~;sAD4TnzRJkk{Gs2`&~!#2EQ9q?M@cu#qwr@WF#AM&xKmG2M#qcRd|%1 z)+NGy0vYwq@JE4$F-YLnBZ{|q8zC<5M@c;DZS0+)d0K{~=Yut}4x@;8obBz)2##Y|v zPn362iL27;c@;}xzjyr}inBpntw0uS!c?d6xe#*@Oj`dsE#*jSY8E92`qDKnddz@D z63B}dyXM%r)(G0bJH5ZCe^)C6T{vLlG2A|?i>IKbXEe$PSlqr4+U|`k?Tn22TB(Z< ztA0Qxxcwk9EmCPcn4dJqxE;T~Kcw;Y;jM^-#vicYS`!rOvL4Nu@Vh7C3#5|aY9zh) zod{i74k!Zx$VFk4`@E}Y<08-XY(+k?B2DGPc7cS5t*Pwdd`wi&3bc5;KZ%igx=*_O z{=yZ0Jt+bKXF)yQ^Q(-OFKu4Gi#`rgTymp-gdhCUNI~pkSh_xGQMocH@s&IlSY8)Y zM}&A$`9`}twT?iibE)^^$)c%6KJ+nv@uq&6{C)Lmr{KJb^J<~!ci#4MhAXVG<4J$H z9ghp$q0%Xr_#&dhG)sGRdwST-EY&OjWA4az+tw&8ToV>qjpw2Gkq>zrXv+G(WRd$U zKRJJ7OBNb*-dysznfYm)gQTmv{F?4A`^AcnpPrh={GE8(;nd$aT4^n7Gr~0f;O3Q{ zIdg~Ea3~{B;o2$D*4*o6B#oyy6Rokxe=ym=a#Oeb$$D5{X;cxw5&PAB!tiH}3HRX1 zRMIUFcW#_qmpdt+q=I=V5tGvY<^q94-nvI^ul6a3!wkT5#zM{g4`kdowFv9u+0ue!pacu&mh7J&r8V2Ix} zat=5VcOzUBkrmSRMEw_e^AC~<_EYY`VoI-Az||B#OM=!!OB}Lb6!;HcS%~WZgom_7 z-$hm`w^LUuvgGT~A;{}Zg+N#NEBs;*f#VDJ*i(Ldbd@yuU#el&lm2sfX+w&SwqRtp z#Uo@z!sjz-b>;;c=;&A9l7g*nwU7(7j0ep?Gbc>QLddn--^e&OK~7*0B|HSdZi=;8 zN^iqjp*a?`AAbnGYPY#T4SEhW$9yd?$guw9lVTzRdMGs@9;kf?PpxDn#r2!b$8wj# zi3LoOknA#ViFM|VmSX|s=;>R~m43WNQI@yuk(fG2Yc@1}z|xgutPkL&t|p^Vl+aCb zHG5`i=K!7C6cHh+>6XNZ#UAKLZz?UKMK#_<+ueP@2@vNw;5t1CF7Q2ic9tq~z%RbtE{!Cgm-a-x7AIBYvt=&f>YyeLvX}15>6NvvSOSG& zoUNjlIEn)E-WSLHdw zPewebZMF;KN*vZB!+!f|C1{lN{$X;G?3p-bI-y*YWyWXtJwS-)u`O}Gqx@~dSlxdZ z<6vpl%fo^9&P8l&6uCp_d4b*|)Zjio2F>XF#prATaNHz73nOop6EXJqNGw@A%m)_Ai3H3cw}5yy8%#4OhS+e zG1lXR%M$bu26rFB(X^`5!yL>5UFfAGpPu_d3-996YV(6|Vpeab4MsvhYS77|uG_hf z?tPvc3dqB{hl~2SHRb+2zsf;bm0f`BN6>a{=SS3afmekexk3|RIQ7rdv6ww6NE=H& zC`to9)!Cf0Dta(Gef$Hj%SZ}8Qwckk0Wx?}J5AVoAzD&bRr#+(gWL^>`&I61nRB@V z&)eR-Qr(_ZL5VGcu@xqq=9omfNQ4@?TY498Ujj>AW$7T(L4>e*+_gYRL+rlqHeBR&1OT&4a-eSO?22_31 z(1^82PT}GYzJB(sufJ(quDmD=F_8}Tuqq(J!a$u!L@xQwb1T~7Y5g}BdZ-11U>QoZ zx^th$#y$)4&TLBCjL4tmk5=%42$G-v7;{ z#2xfzW2E?0OG3r&(u4Q!=24>@ZP&!Bc2Fakwx9%mql&&<6pM0w%feVS;zS8Pq>FSs z+S=Q|BrBhKtUcr+<@fuQd~qP^W|}C*LnGaA8x}D&Zv`yf;X0{XEw55HywlCqP&|ah zq}jc_NzB)>DQCS~BBJ)+KN+_%T6!PnCC>#=iVS&g=y#YtEnPA4IpczUvQ_etQ3PVB zre+7n63hakxh2m{`X4Zf829UcvqySEV<<&&{qU1w=AFsZy5vG<%J|(odZ>2&>J1xH z3ic9-uncYeYARm#{S?KG0zXq^@c?;@_~sD#W4xz;XLHG@Gef zuMe87Nc`0WQ)~|*&d!3zcbo%p!~Ym8(B*_NM$GsXOIH*(b6XfyL)j_?P%(Tbh5ey^ z`URKvy}8B*W#ZErM!Wm_AOQ^or^+|x-Kn0egdr2JDJdaI-&(ugk?!z{*!QM>KRn|- z8uOT`u3SRcwyeV&!)75qB`HMP-TLSL6|xk8!b(#ti3qvI0}LwL3n+@b<6i zsymq25B&o|Qw&*gB{h>fg|s`aZw($C_j)ct6cQbT6&lJy7g|mZ;q#$#0s;~qIE@~1 z5|3N=Z-reBKQ1~@^I}IyqL_yclFuWw&^SNnD(;&bVrjh5U|qqiuTh~Db>@|00v?a$ z&pq} ziaBKNW~Ez-Lz46X4Ep@Z@|5~3Q1PfbEu8vhrF6|}hX$94KGM7O<~Lo;FU|=5Vs|TC ztr#>2t9L$d2R+=VOsvVDqurY+$Vzq|*nT;adCIi=wetAQZX)b`-w`sXs@sjvpz))` z@A%@sR^*^%Ho$niI?iV5VftDPNm}e(>;IC>e|SNznRwMicjcCU{hgpw>v~G2U_)Knq+>VN(Y< zx3lu{cps7V3Cve_d@!{weCbviynEMoYK?#%d4up?bLWIQ68v0wNc!em93tfP~)8EaR`FS;17gvlm+$1ri+jY?lBuW^Rt;?L+{ zNcjHwDUp2FM;<~D{>`$tvl<>udoHcLFP=%Mti8W^FHn4WXnMMyyrA(_i}!ojcnk2O zxc8IDRe9?E!KN%MNSdQsiMJxosytUhFUQ4R z{gR0gD)8FEvK=OJObn==5VSzUUA--@O0f3&U@9%Ciy8&*goIE?G8$mm!38=RlpVCB zj&%{-f3`_Lh==byxtDHxI76MiY<6^VkP$quR~@fzLrEpeXdPy92I9Vx7M{9MFk}BpnjY}`qV(<2Z>s$y6H3+bP)zW^CRK zd>x>Td>WG26X{*yFMAR!QRyZM>?nRT4W^RnQfSC{@bq4G_IEgC`dAGPz=@=G(R;U( zw|^7E2Hq#lZ1izsiT(qwa}}=4l{$QCT7@p6+KTeOzMfzT7H{MBCqth6zczgKP?`KM-6n0Zs z^k>B7JQ`7>4kN16a>NCScgC`)wx_)|BLu4}fC_38iavY2VMulEV~VpQtZ`$8;ewQE zxp*GqBxml(cq;H!C3KunQf9#57LjZKgmdv&RPJ9-Yv4XWUIfG~ye`sr@FnAmFvQw; z9UbqI!dxhy1a2%xRP*8Y>UekzxDUq4`Q9nkkU=iTYyrmmIr^JToP* z2<~jS3wH?&>GQK)@TL?kDFZgvu$@XOvk8If@Uf*+uy9l7MA#9~q?IJkzI?SaXDJ(|AjPR{RTnEs2itu-0VA=t^OnOE0NZHbABeGXAsE z2gQAYHg&IxsE+v4mVtK92_r7uP2@ci7#xO9cCn)x3+ic{BX<;XWe)9+(!@-fbUSGN zLjto<0bk+85G!FC>cs8g(6a%l#V;=$kYWTfTi2@|spKWma6sOy;hG!){%}DN%{f+4 zJ0|0N&#I>dbpbloG0~|3p_nHW=C5g z)ki;ng4UuzhPCHvX_r=_fKEI$8mOI#H4|2lkv2@)QmZ#7ls4094E^7XevNrq8Xpl> z;g*MmT)obS5w*4Y;SoK_$v(CFO&MlrVx{{@P79@Lqrx?pZcF~(!}k_Q%sO*yaKesJ zmA%eV+J(|-*5ENg`G&LXb5aHbd=C69#fgQrg!Gui90SW+yp7HDT|49YW~q8<#+5o{ zv+hf%iThQQbjMu+yF3e>egf6eY+A4fAeT{DdY%R*j+|Z#P6Ben=T}<|K+rzvw$g;Hu-_= z`18kYI`;k9SLOdW08^izUC3rxE!UR{FPJNQLk>`sjB3-$qo<*RKoa}%(BPF{d`e-+ zh?48did{#7Ytypqt?78{l>;-T@t?Cy7HLWQi)hkMsI*!z8{|1kwL7AVS2W6{ZaPg} z(2wOaO(;~yDme?C4@$Os3zEO)M>${?!@I>QiPvfm1nQoXG9cYORw4!3R^?>$)f}(ktkusXhw4ej`5zMZA$cGU)gN zBB{r``aOZX3`;rAqF+L z@TC_~VGYOUXU>v{@LeY^6pE;Xb}DJ+=$jN=I7>A+PfA|-;PkQLYUf@<)ArC9LKE5w z2{xLY^481O5c}#o=E5;Ts!Y0_3(*SxtD8>emka4D7V~(dUKlb)vl@d?_EqMNX<8E% zKUs-}pu3WXU@AK6`$TH4Ro5*pTv8N`5gz(+`}vc+R`qvz6O)wME}!rNJ`{bHQQbiN z4ld1uJ&&j`xdbvic0n6Cm^K{nWx8oAt6Yc(}{k) zUsFrYB>{6V`9p)Nt^U-}8W7I2{``6@)r-5P{=4M6dcSldozlx0%XWI;*u?^~XE04c zF4`zt=!!bvmTm$#|J*BXk$;xng+(aYj6YYF{#BGobC{G*!}+FOIGr_^WI_h;;^ZPD zDP+q<5AT0)Aky|DaB8}$tp|XMz&`<;8P`IR=Z(0lC(9;Gr;0L#lN=L$j~f--<9S(^ z#{_J-IIS6hx?Cs8$dmtsf>)`QG0l(Zu&fnC^$|9X1rDwLJO18gWHZd8_r4+^S<)22 z2EW57S47;APx+D|g5MI+iCn8Jy(|sacqi_v#ix)e5lyCc+oP%IvWLN#)>0^zwlA~k z&;1|)x^K8^aSTcrylO+*Ehjf?)-h{c$#aZW5b}z0%L9|DkXXqnpdkEkdF9j7XY1I|9iJbfjL+PB(-N+-5 zlF?&u08+E&$ey4vY6*4RUBMSbA3Da!y*fdCu{V%+MVAt&GaGr?2J*o z-N+z1#t$Wu878Zc51MNPH&LlkZ)A0aB9ntZ4_qm6Qjz`9Y7&tX-A%~1lld1qmQ3fI zx$#KalI-9blWix?nbV>?bM3BUsLnGOUJih1VAGy>X&6YHCNFf4Whe84cTqOnjuauZ z)c}DY&-=n*
      J5o2kG+*_eOc_M z!EMC4pTRdPS4T{GoSn^pkW^&ziY~OtChY~A0~Uqr`=}L_x8j8Vh;|RdxV5+!0ixX% zbrgRur5y3b5YfG$r{OvyaG6Pai!&)jIL+`DrPBZ_jmRghRR}+iU28XABK!y`-eeL@X$O zQDL*U7}955&=Ve5#av$vx1w8)6DDI*AEVGY8LRR#&Gngrl)G0)aK$7FtgQup(Z{01 z3QoO8blC+>r%Xff5Tnllk0d7%5T+O`DDTZ9+hhU+CYr$zgdRL&q44)$uS9Ct3& zdmJ`F3V(fnyLQtP)0%o8`4q>+-an@#MhiC9V}Wn}Tvdi*0Y!bAs{xRSd(cBm?f zlD^od!=-lvQe7Pt|0&KetB7SZP)feT-;ASneh=C2mH1+}?U|E*XdD{)oNJCqy=oJ~ z7LZQ`>Pv_@_DJ=Qm2RqThO^N*bmf3UFtebd<2-Z{X1X@>yKg@%^D{3{UILwuKLo>(`TUUoL8YWOt zY(Iz^D2D5_*=#nCD8`HneKTa~4#jY!{}WY`R3~3EdL_rGyBVvwb(AJ3EM!Be#wQxPdkQN?fo^8x9 z5Ou#zq?zp3{^jzqnG!mrO0)$F8rc=4KO~xcjlKt8pRvo%Z07#h;>hK@>{+3Gfrvor z6%J0s0IR%h*+mWM*v-4t>(aCO7_S=3xVcQ1ub0VRXiaTD`XvEt{)d_vP1d6x*KcJb zAQ#jZnMy35xibM{4fb(i!AFmJ9^W~N_Z2ZQAqFLLxXcvcI)byt6rFoC`o7h%D>iLwE-51(caBJc2dUljjBMCO%TKo(( zz%R@0q0!~2v^|!{RrIIa7~8AliNO4%^LR$)tMB2jkxI?S13PkqVw7chOAyNOMvx<_ zdYaM{)v!eM+YZtXMXCnm!mARER%C%{hp7fTK#ljg7*o+E$7LrBOR`LAuqxlEBm^iV zc#85l8jBbHM6VU2sR|H}BCQ`BkonCFlPQ2s6rM}#JbL53;mhZNJ!wE_VYtYbK2aaMegI7JI>2#VB>~GEJ}ajc`%*qf|44*8ezLBnJDn0egoBR(AQY*4eii&P}EgkedyYCZe!`#`~{wrnMaT5GOfgFHwx-Zl*kLbxzXwQny$ZfU1 znLBsjS*WtD5(yN-6d9$&FU+8JOJh5Z7F=<4wu%!WHyE1#r=nvD|KT06C5H2tzG*68 zb)niSkwPJ$$kBwpv<4I|*K!lRrQ-VE-;)s+ol#V;V_KpVRJcZ$w7Jc>i(YO$t3}ppqkZF*uG`V zn%T5ecu}H}9nhi1jcJ4=U3=~>X?({aiF=zFQsLPiun!Mm80r#?1*bZd&#bdsFHQXq6}PE8ERSuz<9mEZGtz*FMs04U^&6>jTmVscg;Sg(BpPi<;&5l5Nz%Xa*}Rfi!-tNDd<0I6%=F`g zeo8Yc0mzSxdgQE#UdyG*(=|CXG5kw{P4U?StWcfE{cw8;8ah!<> z56EUcNeHb+NqJ+v}E+myv&w1=5S(S3=W3+w}q7kFA)k0u@3L~9>Ln_0*JWMNFuFy4adk99QOQ~!{6iD>0 zNu!otS+kN}-`&)wmY()kOW&cAOjX>r759B48@k*H=|bXvJP{n0?+lXMCTHT|lXqwx z9rYQ)GQes`I*gxFfkD2dB^;A=nXXg<6fdnYp$dl*Q|Ue2$XC5U>j7HdK_?|Nz5x&+ zK*IY(mIqz32<)Mh3nRlLOeRTX21?2!NNpI4LhFwTyKNnnOiYlJtxHIBg8+??;BBkg z+k~iM+U75W3~WrifcRRW_b<6YqdO(5g#dzd7R(Xe3ToD2*8V3n*tnI{B1;t#bfdiq znGH9IDFEI<_hf5P^Fl(Es5X%yg^_xIVN3=sM?apxItoGr@EGVTA=*tS>KPLOCMFJ; z82Y?25J~r~$9M(I{g))fL}5jx^Km2)D1`1|v3gUBcZ5W(4bfKOG&z1yUP{3R$R?&h zgQ|+CkhX{*Yvo82znw^HV1@<*Gjs=dMt`|fM%pHaRC-ngm{tz(@Okzz^RX0%15|@y zNVMgS-t-E_0I^;H$QI^Z83%zWsu|Q^A4NnO$-y*Ohk@0*zp6Jd|usM)&f%i2?v4S+vQm9(K?d3XPs|g zc8JMTFN+uYo#w7|vVZeM7<}QaU_myHt{~0$#}hw0PI^Fx=wGaOHUduQbr7JJHw9;7dQq27(*nqrG=j;aLKnR971RCiu&Espm|OvDb$>D8Zg z7^^>*%$N;OV%`cHZ{tYAevZE0hUe_Ft8B%n38lL)Q0{(5TgLf5ijl}+KE=SJ`2X5> zmqUgT$9pycm{jEpM?ypCVy*BTepCm}L?f<0w@(9ZPh0&teAHwh=ji5%$TrT<%6Vl0 zE_x$chJgp+9}}0tLgg^DQpQ(pbWy2n)r+9ZuN7u0TxWbt<7Y2xFig$-2)%C zez04u@t`C&aG845VZ>hLHYg{>UWq(-UdcNEUoBAPZ8jSXE(cO*7ZM|hNN-qwsMG|( zexh|w);MxZXO@_Zgh?Okx-c!EodZ&%)9nXv%{zvLQH(1+LTyRT|MYjTy#~`bcD@+B zZrbdptKKhfGD8;_0OUwj`WLVy)U&cG_5 zD`3Pyu*vB!12Ybo%mqgS#`1SNk4-Z}uBuLE5o}8XM>&niC#L=0$)SWeec+t_bTH=t z*<4aIkZ%4>eu}L-xIhwmS&WCoWT;zI%-PN|jyI+UY;x+?m@$O-Hcsqp3uavH=^C_2 zqRBR(qYJ$ZGd!!RR2HVTT(F7LvOF$u`=GMORznOIXGR6WL)L|YG;_886evyI9ly0{ zqN5|W83fD64m2OskjQ>IU$$P}8I)fbFtm4D^A1=wFqd_)mbT*Rh-7 zspVU@Pqq>o1kCa&y$^QFj!?d^M{dVaOzN{!P&HonD$D`3p}!DVf?XZ zsRGlPM>oR8$Pp;fw$<(6#c1on?#7?MEWC+^{-NGHpnc4Rrs0C%wyoF`a0t93; zWBl?cki^o$Np-*?wZ`tenNtZ)m5b&jq&l&40UQ#ty>AF|!F&vl1OY;%3o_oFIYrDH z45*(+cuJ;MIG|gh9GAVyHCI`HkBo8(qsMb}L?8|~0%sr>;eq_Ztf*Zh*%TR^rXO?Z z#UKzjupo0a#Bw(vU2AUK^1I^>PY+({yVK{zDmn4z?#E0=`R7j!9Lg_-gjic}w$q57zW`BekdbZq^(8a3*P;OFIiNEu{O5 zK#X9sDZ_?kwp4&=_TPrdtIz-St@t?$q za$ME52&NgLXCrK3tt&hTUEneZeccyA(yE7VTCJ-m_i__#h4Ii6(Lcfwi2uPMB*#fl zi=jL2^fraK$`v9QW}q1Y8$pI-xWfV@&rO*UlGZvAEVClr$fC*Zbd1|4rpRw_wjJn0 z3UE=Iz6GiN9;Jf+PhY*v;Qap9!MG$SS}IP^=Vi!(p&45}#bM*;;P}j%SJbC|)k}6? z*tuk0Zp!c|k{68PLQVdkF)Ba0_EJY64iZ@@8=m%_z=b|*3Q`r={{pzgyFWd@cgsI8 z7D=q&=*KC|Jq*!b?(v^IUR4sBEG?uwqH9nofq*`E8&25pV_wF$c;fkMbqV~yC-z5p zn4YpsIlrSqpM(a{b0wL!SsH}iP87XqK@MAYMuIb9b@*LO>44Hl#-7~4z9Hm9W$~!R zxYB$kmyVuGG;t&mg`{X$M!K@(^Pn<<(Yj=&N7VDkgP$B`+`BVff0PLV+VFo*!F`l; zRoIH8u@rSPw1O27GuD(u=2$op2A(*jWTuF!ZxISj<#AB{fB`_HT0#WNh5SmJ6Gjnz z@;y8~-svphXfIcxi5PhuLNagA!qF1%g!;WK%_>fQAf-=Vz@g9tZ~-4+8NPYj!}?c_ z06%d=!FPV2MgEA&nK^|f!m26C!X?imi3&n+p~>T0Ej>LEGw%&|J@$WLnFx`sVtcSL zx1GC@Zb`0%pIsT_!%|OY;762>WTOpHH|8|iH;&Tg@CJZFn|sDK#r8vfo#`-Zb>k?L z{ftB(SS~;n#-KXYTW`TpQpH*+%`OfA%(S2D02IRMAc+I!wAnWpF?Pb`#hRfcc2Ec# z;OA(DqU-dTi`w7ICX!hbQwTJy!w{may+vvjM zqpiIN;+%maEpX^Zj!Z;;;kd>J;(mu>L-o(rgo!0#&wJiqW01%h(A}NIdWrtLNt8%TH;2UHFaK79s@H)6jpO zkn64#M0kxE3h%XUYJA->f9K`4)(ea0`+{#%Gi3i^A~(RBiB3?FAbr+CduJ{ka|O`^ z015u)z7AN|yMh=qZ{Um@pF-E|KDyei>E&QW(KMV*dn8xTnz}Kobc@qhO}!XMZU8si zdD-vF{Q(n6sFO;f(DKCj@bEvmOMLW=j}D`u2t){=5jCVy#`);LqkMEOQ*n_>>?+zG zpoy!1T%HhnjH5kK5{lfrVVoOOTx1iSM07elnkj}fd(r;nJ&C2v9IQl*l!A5J%!ylm z>!TG8ge@kX0VXbV8#wR$^a8aEHN;Sk&n!FqS{e@4}w+~FG(q6 zdAJ_wx||pAD14~F*Ue@mET<^|FzdZ5NLGXRZ$irj%o&09qcNyJ{j}!A0M{6Z=j4}; z%Xu7dfg2uhL24Tf6J7he(eBp!v9ixmK#)DUUkw1cKG3AT$_3aKFhg$?5&lysj>qxO`W)#L>G72HEXHfYi_HXQ> z(gob5612%=O)Rl->F39M!%mxitJ%;?#0lLwXD>`ZZzN?k?T7HQCZ92>!Z+JxkQiDf zhaWafr__Eb5luo38vq$!`Wigc3=9|!(!H_gvuF+-OV?ov*1)^xw0{=qTsx8&-7p=) zxlzKDf}$_ayL@47fN|IYZ?i10^)_`GWufj>7Op@!N_!;A(oJ=@nKz*>*Lc0SX;-R2 zO2Ov`1hBAlIFeaV+d*c~^r#EsQ=|72a9MhqkLXpp4W42ive$eb(Kl|kb8eY|>e#9A z05I=No>xUG7L$D7DD_-=8^q(rjL&MUyYLx!XZZT?7cnH|FJd^zzx4r1>pFm|*btUi zI=)Gca7)S?#ypkC8|ky6mS3W08xn~)%m>~1!E^o=2s7we@1(nbs{YYVF zW%eBcgR1rrNSjmId6W=%0l>#+8H;eu_6OjSZ-U_~Hoz>E*<;2ZE*N-WrHojI6P z3KQM}{HC0@Pc)J9aK_1K3W3&xlR)dbB05yLl-IX%Mzz17%+8@M6Kv3bW8A4uNKpRu zMBIvkg!w)|5AH&PjR^)o@+4heW(ax9G*Er#!Z1+2D!rb= zk|2IX^tf545c%fFaxq-KShSg|Rh{_}OBAn&gru{M;c=FGdX`#TBl2npqVpK~!drR$ zJ;TRo^GjB66UBP$#YKLgySlI5>y70f1=|#srbo??m{qb0OeyDyXB&Qf9PfjfWgnKR z<(NNRJ>U-?=0rS9IO>&BRGY6Ty$8>k!A)CyNzu_0gW9dG7mqc~FMc*ag=Kx-uUzU~ zG5FDW--57;EeN-0?!QraujE-Z+7M;$t=( z@CNNQk62Pq?-D0ruUw7Dti;Zq`?GlGtFfr!@$I?_TJ5_p54tGDcvK~85+ss*5pZk! z>SDAt^BC1!xHTX${Phk3EQY}mwBRy^Pe%xrDH>Ia9I3fRg}q(*LQ4DgaRb{kHzHRy z2Ugg6=MhtW$GuTJm;-*{Wf20Yx~FaHa>9-rTVINjYX-jCR7a7pGx4jF7s!0erI_1c z^VS;Wwfh(CT_up;G4ww5YjY8$_nP8*AWPVbQW{9J77@%UyJmIo< z*w~%o$SLn=EfsIC|7CqjAGb6-jc7im)KMwFvTJqJn*YxjXnNZAFDDcuHRWp^sFJmO zftbvZ_QVB5n(;j{=8i@o_yy$Fl z`Fa_^DWrC`K!^H{bGAVy@Y-SF{o!tg`BfpH$uCc_KB_Yt%=54&9w^`8J-u?0rrQkHp^UGPDm~ zTwLf1WoDwAw(?J~5;&{5E7GR4MEX@ngy4u>V!_HdpS&LtR@;EEttv)m)#dTEdmT*E zbnJ$^8&=}@xL07ucv0HHHBXZup7tE02j9-@eawF7EEkZK`>N*fH>~?cIYjh4iZMCU zop_Yx{o}8_Y2TVIF%(ywA`YA=1@nf2T%pWCS0(Hux~EKfd*)(M+n;IiCYtt8nkVYN zL=J~e)Q^2SM#2lw{ddD_O3d(JSI7V$_tdL;>sVvlUL$a`wDq(ddFENQ&G~HD!R@)l zgYIk>uX{(!3AE`pf6{Pjnhz6oietYUhtD|}pjtSNEMlumb^aFJjd5x0WclL%@b!-2 zb!}n0aGb`rt;V)(+qSu4t3lfsZEQBS(-@7NCT-N%{${%Oe$V@zALq}y7Ur09tTE>p z9_T>&sh8Glm^Zmfls z*YgV}=d>;5MfXD@9oKbisxEv8k^=*?oyF`#j-*4_LH9+%3ak6%-Nxz8zwommgb>J+HBoW>w?Q59a z=?fd@&0#uWx@i@i!mBAFBGs1y`p)W`p@~U1c5AiM?rlr41jyPYa+LZGDCm_$zPx8c zO7wGxB=$A0M5m|K8nM&ZAIBFuPrpt(Z%pmtKqjgs6l=Eg!^>2ldI~m6%iR4MXc-%5 z;u{eJU_-k&p|^`M5tIdOM>;JI!1Fb88f8ZP4@aIOO@#4Jb*W8Mi?7O0rOm4!!Lg|0 zjfb;)8GaI~A=D)AU1iH!oFR!u@|Tg5E#JBoTs!ZKz@d2+5R+Mg4EVXX z)-Z07l$*=$!waN9>GXL8t>45E*rp3dEmY!C+21&lg~|e#?zpULAr|D!ZgI3YgHV>j zs>WQPs3qi?k#PJe?gVQ1pdDy7A#7uFIbBz|AYx4?qfq7nzr>j(7ooELBpo)nj2wY0 zysTGZC9EuMpp?Ii8rWqOQ=Cf();I@p5eE(33Cv?-C1}4M1i;y58eL1arK&pg78@0i zn^m(q7~3&hDtOX29XE6TZ@qD6ZO5s*heTc}9hkOB+r$E*pQ9E%e=<2U z9f9>6I`GyA6{!r4aj2%>aNl%)fm})m3J2tcTR9OZB$yE5Ff6kn5lIbf|!+tB5OXjHfth|$06+^>*ocebRjYSp!Vp@jchYLSvdNloAXg+) z&iE0~WEgQXX|^X0`cCyO^xAt>TNA#iry8l%eEZk_<99yPVj}L1Tui<0lR&#fKsB%R zdkUB%rIorA;tXPQ;fjFX&*!V)i)W6sEz*56 zH(udurK-jH@ww>>1Vhr&dTYKy9gep=>2_)XDA8;wq6t|e2GNPtW%KqLI0ej;O*_~) zv$6+=+W6osppuU0zbb4hySoM?KR{rvRBE8KzS-f_f$X{m zRtp1p3KNf1?UiD2Y<7B73n5EBlelsG;uB+9MOWR5^tSzZ-NP~Y2u2?cG$Ux)vjms! za8%Kn4?#^hY&?D*QJdVt4dui-_p%8qcDn_QIdzDRvxf}a*(X-;h|?cAn31#bMQ(*O zho##o5jxgDts+ngU;wH>fBm4_AAjrGO%coG1IdB$X%h9Fwmmgx5SNv`+?Zze$99d5v)o{lPSdesK-#WJin zmmC(p7|1I%zzO-(G`GI22sSof%imKaosES!22w`~I-Cz4n6MRc0yqhSgjo^?joP|Q z?iT7KgD{;zaF8h>*@a8;=(WCH#Jr0_xJ!gE(p3v~}}Q&S+Bu=!$SQ*nh?qSLHaU&po_1d&s?kv3fU#>9uOTw z{bxV^!li%AwXnYfPCuZ zMS|P&=%lp-@E5=+6t-40FMuu(MX8ahZFsok@eQ2ogv@6NmmoYcQ5R&mN@ROFKjQW) z;1@#>T*l|gVHT_uW>$f|uxcMK=8iDNu#UETU`LEs2rhp7%uK^2YFL2TC2uVO*J2zl z89ma^@qIx+yA-3yLJn22sgse-)ar$>KpDy^o}r#8iw%;W=P><}Pz^ewPY_wmJFf^? za7P+TKw_K@f_=bjltTrS$_S{D&1GwR3ptHb&^e|R26E?-t#)2FW)4=N9*yC>*m+b5 zdQrFw1)~Q*?HoVMjY=H-x8BbFLO>qqUj^uu2Hul^gf6u2C%X?TOrYM+80rW1-!o@l zbQRtyZ@%QC|LjEXMQluGBbv*#L`uoW{Hrc-R9Lp_`NGQ&SUGL$AVIBT2=cx7)jhHvVL#fYh@DgmXJF%Ryi+G2P*erKnlj}~Y7O&;CO_@Y&aX)ktu^ z_zrY5Gyz^f6r{lSfLU|) zrUL%A%vbn0uhz-uSRJMD^jV_%0m5L!t@;ID$zs2NGPN@i;2Dh*r-_J@8a>RxJh5m^ z{K*LDYpMMUMeF#K3E<{75)mqxd#*W-Jlm^75OY2c)Zd~3c#?#WW5Q80%6nD{9uZd!q^u{|l>N6%-AEe!{Dcfdo9lDgGMhCDgMy`8dmP4*! z(A*7*Q)b#vp$(Lb-8`qURvE)~_1OXTZkB`?L#(R1+5}8seMoUznL;(|S;va=&d|b+ z)3sVI=t@!CjAs0yVGKm8#sAThKl?AFE^_ARe5{lUlRz0LIQTmV|Li&Xxp&VIww+kI82N(C2<@yr{^3`ryW9VLmfBEs^umr9sD zX~OEZ$NiE~(va{A>-TXUE}E7m*?`9I;%_Ko;KG%u^o{s88SgKQJ*j#H)N1W%nQgN< z8m-JQc~5+#>8b4u>NKE-tp&;&bIBsd>J|eVsxanf@SB44-9vWeY!~0=6HpK7yvfYd z?7MRI^A_wk?JiH<2kXYT%Z@(VR2l9?gkPDYGdvNKFCGiOPNIKYh<9?&9FzsvbqDR7}ibapV<05 zkN1F4N4%Y_=~tKIFs!kqU1K`by-{^&)h5wIa6QFc>SruhfNR{(5FbqEwNka1bl6$V zJ5!5_w?EZRTiZL>`r&Q;Gt$!GzAP-I;&f|#a6!V1_hP^@n>sbF6#zYKODTt5=d60$ zd^{YG<#DcsJZ3G&5}Ot94aB_@a?E|nxaj3XCieYkBFfpNyCh9L$B}f}HQME+Nf#Nh zeCY+)@_;71;q6$oOH(y~X#oMCJu${u)$2EIsx-FaRC0syP%|6ecH?*X53Rz-_z3<} z(3;<%al9KJ;kX<5TF`iX8&P@O$Cqq z^xcyr_R=B~xw*MS*Nz_3zJ=NBI32F^a-YiABDsRwW$$Rqxn%x{wV6fq63jR%_uPJfyC)MY%Qy#-tm%`z;p$l)0Z16o*UQt?|tU3$2Z%3m@ zA9Eh&pu+jr%yCc_V@r8?_t+@*HyN`#a_HZKE%=W*AmMLjIbb;Ge;9;P)8EalohRp~ z$3)>4Lpc^J0M;hpypx__3?>YcPbD`pg18m=dR=;sz(cWiD7Vu0ExweJ&3X9UAvgD&xt(_lbcLOe%xe&h?Mo3^1x$cmGviPg_yXLG zR<5yB1P0I4AtTHzaiJL<^{-EdQ6Em*DgI;(v`lyIZ0UY#^tD$0hLf#9(D5Uw_~2iV|A1t;KJsDTl42G{ucq&UUMjM8jLd z4BzB*FQ-w?rfzm-D)zdT=JC?#bbG=-t89`f`rPyR$7i4a+dYrN;q(V{1NrY7EziH0 zOpNXv*uPlXYp?9!cX>g=cuCYifq z0ntrW&vyX*%wH9OE}vke^TplF0ebsxg2I7$(Yru~gaX+au+03HM3ZjA@`S@G_cChl@rIL&+XP*F_H5vTX`W(|W<1l(fy zfANr2-n?$m12p&Tr`r$c0!I!O2cU$b0l{kfHdO`Z;qWhpG9Z$C4q=%*d!JZ#v>2G~ zZ`=-~Oy<3$9~6#X=7v`hfamQmdpV%7(B)lzT3a#RMHZd%b#|(r`8aO)_=O}pGr2m1 z!>~@=l;6YW-YU!RNIp(E+VASY%qEK43xA+ z-|9NhIj-DB+p#qkX4)_y-OdE4c>mgM&Yy~v?wgAeMOQqTfcV$Y9_zL*;=CTLk9k=W za)&Zv(MmHD1b}r+4#<3NpB9GM0jIn{W-Pj+0Vj`-kADTj_iV>7JMSk{tf$^5`1 z(Ove!5f}c^H7Z9ho=V$~P^qL>7bL3D@(KYWoHHXo7hk&!qa{lnjRW)y0%o(HSBVO| z5d~6<9)F%#F}F1Nd!Is~Z}=_@7uA|N{pI$h5q(OUJjs%RLVz7^=w78LQ;jX0EKFwv zwabL{6SlM?8)L?xXNOSLJPszv8u;CsFj^eblq-*)#Q5LN=Ufg=Wtb5hTKT{w$pP8m zBRKGddyMi}sR(r(X~0OiPbe5M{8z2BYch?f*|*`7_X%L9Oh6%=@o=nrR_(xR5GyW< zbnQHO0`lu=A?s=EXsmlYEd`~t#eB$Xx#m|B7{6rIl2VS$)AIl zA-h`IzFjP)PIex@K3u%jq{l z+zo(Bi=xI5JCbgaSqaKvNdX;6|2f~q2qe>)*FB%CeD!H7_I!7X80$q!cxfgf)kz6}JVQM0DvOOeA})uVyi21<|vL}m{FrWj^x#ZvwCy>uoRscdEc13zo>xqF3U z8vX4L%Mg`bb%Wt9k0ZYP2xyYdVEXYN=w^FX)SFaj;4|n%IS6k3`oftrci0JX8DXS8 zhs=e{O-isxW-#_7s9FdvjOj+xdO=3N`$VnQlc`pmE{4f2&o||;GIl!}()e>$_^V&u z&=Uwu+u%`k*qjD_`Z=ujmlFkt2TxQmmq^7aWaVilrjZ*DAHd@_V*p|jH870zD^J(! zgrDDVU=F!4u%jx|FaQ{@YK$38jCWd(_5|SQEq&NNBxYhKOWIJ8$JNc#x}IxCQj-zYx3N zDE%@1L+CZ@Te#eHtuLt=o4U%@*S4b|o^`T4!5<1xQV-oh{F$v5fZJ^kIy-7xsba+x zPYbsHHYicp47faALmfH_(#E+BFmIuDz0dh?L{T8)gaO4nT(vfHM37%H3RZOS{yHo~ zu??xBs=;mu7D~)E1K1*DJU%v(fc)g^~TO1#|R`C^jx5dLTX)>Q}^zM>f22L z0gu3~1FHwxlF&w7;}`p5>Brs?zLrxuzqRA9R;1?zJc(ZDnP#*{!*#n#RFrz-AHbEf z`2uUFEi_t$e0e*88luNX7EF0ox-V~ezHUvcd-_MWflrG$HCtc^H_}61aa`jz89<>C zQS|0>n^8O5`t@xPe`1miQ!@)?v}hID@g43N0O{{z&(nx)<@|6E*>)8%=ffVKMVkM0r*~Uv9a42PGST^()Rk3PXJS}X=M zeKMqFlzT5lp6_O{lSEBw;8*8;Ln>CH1~UwWo&eXVrce%8iJMXD7&n1TMU~>Wb4~e1 zteJm0dqU$dn$2nkBqC2_&1O!cN0S%wy_J{p+J4fA(>wfLM{%&9#E$W~rTpiXJhgxh zm5EoU1shkt<)1ncfd?;{Nozu$zl;pz?~#3iln=yEAU(P09%D8y&%0STEAdt&BmMAc zJIa)Kxcj=*TK6#}RhlUn!QnA#6_)Se`nE*^zI~)N$jy+MZ1Y*1R=->7vl$OS&PWpt zCEyk0)8NT-OQK)t;(Y_BnY$_Oicav0(G}>1ByN!~l2RV)1;8=Zn{o zCBcUL6kyhBtAAE&sXyw7j}C4h>?!hE@0JK>#uMDogY9~})eB9JRlW=;_#ReT$~91vVaiX%j|S?( z82>y>%TLYsb~3HeM~bHl(uUyfcuO|tkKfD85dByH6XSC+GH zug$djhJ_5s3th>vvRf|?cYkYKJYqYx^0`H*Lpr@&66r23S(*Q+#-6mV-c(IJxKbja zT|&iku0B?vKF>m#1>pH;o61vi1_}t8c@21e`Qxnq4xUmr$7!=W zia}f@q#b%jC`6wnAoSt|Nc`1A&HGN4#^UZ{5ZehU0s9<~8@W_OKEXGG-Ye%`-Bn2@ z0^KS85Q%g|#@s=MQG)}hN}9F?T3H>RO&U3Izt>KQ0vj8k5Z}cpoO``VyJ4c=>t~U{ zSPPlv@LB738+@$LzWCXWBwb|}G%}g0Y{%)+C9xSlGF`5cWFa^16m-)flOul+-j4QIZ@$M_*As7|LrxAS+^pG3eN0HIZ!(-Mj>ktsvYH<{SY3%b+=rj^ z{zn0+@yLrF%l!*q!hqlGDR?C_TP2A=<09kgN-)=-O6HEynUh4MLQN%{><@wpf2#4D zl?|ZKUK1A1FzXIGo4P3R5v5$-8COBi>J_MA7Hkw|PJoO%hn%LpzEuOvnFUn}S`)d| z3_>;2ayN6FNyYX=MkxRZ#mYsiu#)Aw9E#ePliCF<4IQ2yI_ySVz~G5h{Rg*wjEn0& z`=jgiZdEk!0;RnpE{Fm3wojlUh_;py7SsRmmunp#qd(8>tk)XBd}ri^^W7PKzKb&ninx3(fM{;lwc zdpZ+DON9c3zP4f?YVKng?NKR%)}>u1@ulu?ZIL zXJ|vk=C9?l=`e1LWi#?k!};p;0UNY3;EdMDOs#7-*HPZ@g!Yy>+vN_VP8h*=a{zrc zZ*TI!rW4EpHVFXdt;GBgmIDtrosjvR9{?7rv&Llnt$lOj82>cp`Fpjx0$0g;$Gp6B zV3lkiIxC1t7=`frtqWh4neQLHH$xUhpu*VRH`!L|3Ei1Gj@-?>Aoxpdi{_ z9&TSBnE9zk_iA1*YhEv$UyfgIPha|9ADmyGgdoaZA;jL^eG`)K}I; zZl>zBi`4~hCY@IQa$_!uJAP(UE&##}O|VFnZJsY*SL_mN-}1-6y;u2HsrN-a&!0pj z9*`t8HbQA~yS|%PB7r9n!nyxkM%T~eZwn{msWxHh0M`BGT3Z{Iq(*+X{Yb~~B^{Uk zQHKvFg+iZ%3OCYF;kwycp=Gb*r5_)07f{{$Z{1=}SPx<4=hJiFkAKcvB1$(l_nppS ztK@&`X*ymtn{CiNVfAQfs9lextAplVL{x~h*bgu29{kLz8ivhRE=l*M>eCfO@234) z|0vBojX**^&{LlRA5E|5KOzEPSIchDZH|kyKFUoDaxCBCyguL-?G52o z*&`Z;2Jv}`n}eU+xvk8IVL7dw|KfkYTg(pUb4HnBiiQE1f`mK+a_I~DwzWOJwj7Gu zD{t~Hx6nojed6ZXkRlzU-C?!v5qPAbUtXlQzQFCodV zf#3H`Fi(Sez1p(0dEe`0JR7*WU$ma4VOZWPLEgU~VMdq+*a1yEh{ls8&WGrl?LLmo z3uff~XOjP@GQSvt52PvF9OFZ#Z+$`DnobWvIpIqAa(0|?)G?70g9u)TOCe4#trsT_ z#?X@O=>%B192o9kjkw=YMgE=Y-bfY(nwjr0-+=@Ozppd?X9$Nbt? zQ;4}kneKh5Aj1mMb(jeXE=w!?%V7G{-nSf+!kj?Z)vd9>>cV~#^)piW`x?*wj;nhuh+uO}ulfhMSipM+tRrnxS-bu& zQyTQ1QZxkbIBJN#CQJ^x&unwNx>jQ^D_`f0eR4vE1U#W19!Wxis2vucw_s+w=o`%l zZ$S{sYu(5e{V;;0$NA^gD!dW?-i)_yf=pfkg2&&Sff)3MDKCPS+xDRk^O zz8l%Uy&4%NQ>?{?EBREXwwIBHI`V7kk5T|nQx`hhi(#F`(nf}r0B=%RijC15rt!B_ zP1xb7VwkaI>*a)7dZ?>`Wa$fjb2blF^9Mz={ylzrp9X{hS8z?=+A^#PW0gHN${~`) zE@U(LnoT^cb+1kE zOik^MJl%2TV6HqnGD*GN`oCR4kVan0%qjim(nMNZ5eeclt4X29Vtc>M ztd9xmijp-X>fgd=g5cuRp?);q(&j9Zm?f z5f*j-6}Xd(#-S73RTR?%6{2PJgvctR;ywS&O7+F$ftFcrdgbKDE%+Dmy88EdE8-O+kut&gaf(gx;9-H-C)rR#vKnxvz^mzPIPrE!%O9zZ$-5Yt>eVX864@Mc+-SnB703 zVvL9zbU6sAVF6z$vcFPw=Q~$-(Gjlf*uxw?z_Xit zEg`GuY+TXZU$_X@A`|m3yXE#Sv2U1q9w=ac+fQC}eP98v;w|6|Gz~$Kf9*+e7 z_9H2?jHx;max{<7J1fA)0q z!PoEQXqB5UTkPHCkIUEMO@$KM%(Wlfze;>(e`LSR2bx9DIZm+f<5s*BqSNl~CO zg?*6Pf(7*ObxkxhkKNCasKTvM9rHEWiijj#$P7cC3DbI_jET>d3+GwWY?oPL)`B=0 zJIc?ym&MU7b}@F}!pEiPzqz~5Ty}tEe6XMxX4K`XSHB|jbuMCiT(-`r`Vu^zx<18( z(1|HI{DtXRcp&KJW+c3YAA;;U>UIjA=s4OuY-oQpi^6XZN-tMwVc);Sa06d{M)C zb^8dZJSeL#bl3cA3ltxVpAeNV8=Sg)8*fL^X&(EB6Q?ke_yf_t-F4&yz%VZ-=yiWq~9S)Nb;+d8U!Wm|`#b67kl%U=zvbbzS z+)kXQ9;2^GIGz%dJ`G~xYi#9rO9dZ`JweGw7Dq}SUdf-gA$7c8`$0#EJ$MO5T;`~8 zUjqjVkjzl&dfv~I`h5-7Ed_IjnsgBX$1r--SRl^ZZ=A|+JgUFhMVYoYwn!5dO~}$9 zaLLBD0GqJQ#g0N05lw&*p@3|uZTZZU{mUaSNf_t!Wf>YeB{>f?s)8{sml$4~)Xz$n$Ptv~zw-<;KM)TsvF&w(knw2F_4LgP-=Hyy~mqGdk zdFzJ?;WGH};T|L_5+mk4mgoeK-X?M;#?HfDK>3QZDrXDX1SJVhfQWi0(R2r&$XV?2;squR1m?d7y7G zf@NIZoDaS#-t$WL%rjNWY8*vZ21r)#h=P1aA zS7g7_mOQ*;f1y6o&hQjZ2ehO%eE&q;SB20(QDgGj1cWmMv%&UZ|ACSbPW>=m!Et@T zK?|}fG%6}fD~Zt6Y}K}PV8x(I5p{y!sGz*sPDPhj=9Ca25v!>eX{V`ToQ1t$)(vPG zv(s#ohwuXfBxNCYt_l)w%s}N$%1Vp=N~-N<2PN)BW~61=H8t z;7%$Gpy;wgQ(FsmLVreA>q0-B=>nIt55ti(nG@4JRy?|eMj$PlZTU*WVx1rRibK#f z_4avMmeaiqH1RAcb{I*z81>0F(t-{CgQL&0h|2D5a)UY2q&^u*Y-2)RV(@I)aUD zvDg!bO7%g>J5f1SHQE$SD+vR$(^PD0wqR z;T#Jm14t}##G``t6((pnD_Su!b=tW<>kbx+V;Jo!t|z=htoOx@A{Hd~(!bp@RmZ3V z(eCxv=v?iL#bsxIecv94JNLV31#uyfu-+tnC|&I-56LgYPuHOs+y4N1&`Q9=4F-Yy zD&FXhctMXv=sHs&K1!S!+4HoErG+-WB434esG`VI>Y(^l zi$=p4WD(EFxHts`cqo@9Y$nbPeoRa$3KXmFrw|X@8T$2d5!P2}7H0qH_C1|?WywPy zxuPpNzSKe+aw8KTcccdtd+k!3PAngyT!ddnnr->ubm^z>@|_Cm1qCo(C8ErqChjUf zEXtDMw`q1{$v!X?Ma|nZ2=~eGI^wL{DR#RCtBPnLG3>T6W2%UM?Hrq-3C&3I#wy$> z(w5$bxHCJg*8)oX5%K>>WRz_!F?}Pgpuj6r@%s!SOXCnRsy4C=1T3t?XE203A!)&SC-C1_y!$S|bo|P^nUn2KY@pDp z!B|-nu(FKUQ6hO9Q>zj5E@cMF!<&Wq!sKmyZ@>_WSKvPUfeJ8m*|f8@JpR6#UF79P zebEPfHt6M6O{bE0@$=gsCH-=Ktm26ruEdT`Sy?2g&jEhuER5-CiC?AN?BOi(ZDkj- z@}>EvDDV*ASIQxX1WVuz!FuUphXP$QRHAl2y7Dm^?ICiGP+{~+)=z3`LF?pCvRlN- zybc!DMjA#ML89E+;gU5?-%~En1`-7gZMMw+nwAe#^r7bwzLYeV7%cwQYNpPdTfU?q zmgr%m_WdN<;7sDw(R$Ag+>~Fa1=^`lOyYgX_lz#=3=&21{?u@xda5LZjWGJ2c&Lx` ztk!x4V47-^`$XedREPJ#k|en>eSn`}h$=bt9;CfU@OuNpm<~g#TKHl#myC4kQW}B@ z$|Tgs`5E97iB2bKo}6h7A9z6(=VCM5-^O4+fzPy0zaT0T@lM zL(gL#?fp4s(j^CFQTvJZKx|AGe+1d1hd=zL)Jg2bEk%*%SI8*-PunS{=U^F@{>2%* z!?c>eXMX&OKo6ph{k-;=j5;wg1^cntocHz}u1%%Xe}_dkjShJ0EqCan%dey&Rlht#v*3C zh}Xi%y;sIc=h8DxMQwTV;3w1Imr<;f;=346kC7({+_vzS^lBv1gr~H<+wM#sWOjId z_IQUn2J)#SX|mq~JRk11jN<4wC_*d8_siiVax)v-?I4o9drEO+PDbOYqyI=TOkbsB z$7@lQ7TuIrfacpGHY(tPr5$zs=a%H-UL^5ev$d=3&#~aB}(;-92zY^gMYWu)YYP|z-8kj(r z5cgn6dTHUze3vSIWy2h7R4r6tY=158sDN`-2$Y1EP`C|2a@PoX(t8nz>vjKNbK~M;0uW*(`8~a`5mOLvtnL+_GXv4JSIO(w1gBEV6VwK4b-ALv?jN%pI zpBxY4?|UWgSBsGI+p4KYjS>8(OxxFiK9;kFWpI|$8NnBM!53GG>0#pm)OlnugHC)| zTW{r_R5E&SA(13#+=dx|Nb(T2AlGPuH@3(r2Mx+Q^g~k-0O4hBZc%D=FiR4DYTC#J=&{ng*pzk}isgV) zG&|ba5rntp>gTB;ogbs&;Fnb9!@1i8L!n(L>m;~AYymQ=rGfHbuS=cGn1vhbW_}I1 z2M)Y#1{8JgEIFNRDFm$T6k;LD&h9v5S$RBvyg z-NNhDVXlDPb@WbFp~zaDb{~96Z112@EMug|-DrNCYL#1>0>k<2YKpH?H)Jci z@RNXHU{|PV$hlSQS+El+Oy?av$8zJ;slq z+AZ_43-54p1MdY#5x#sz;zVl0M=JQXbzuFFBA-VMa4E_xVf8jOzeF4*3O`Mu1U(!G zzlyx(9B@3A`3HBPW7NCK3IC{B2qZpEy*Aw2mg{;wp9*?Bj}jINxVv{gV`j9(%+V5h zEmC<=E5E)}=EBoCc8?@?Qu@s-`1)k*fA*MOoi6XRC{-ZS)cW-M;hCLJH|K&ZYf1#) zPg<`E3tK6Mg_z4`4;P7s0|EV!@HWbKJ(juF$p5}{jNezFcCMdZJ<#=(9cnx>WNw9+C(Sf|#?X)QbX z=C>ap|NY%o)$`XWhi&Q%`&(ZOT#eC7JT3x62z^iEpo`^T!TBfzb)M0T?IltpoD))_ zhWCD|;7;SV^v+84C&Gb*wfliws_s+~i^;Mz7QGPKu)ajwtW?sg%XXSQHtiLa^(MBu zprr1WKJ90g3u^nIhz!zd|G|{bMxC$VGgdaX@}*#Rhs4ku)vq%bL>+-Wmc5uxi`I3y zqNF?UaSl?+X^Mn9E89cUElNzy`O++stDzM(E%rwciiO8l$r0{M(qp}+N$k0_fvS`d zR~M>~AL}Ew?DdgGSB;A-5nAQ_0Qbg{-X>rle2&QgR!Yx{>N?nc7d{S0YW^s#3K`1P zQTr1=al^K;XkDKTgGZa;zBrgY!qUkvDHmjXpXwIm&<`h(ax%n%+867t(4L6>@Oi`F zlx5qUJmshyn)k6$G4&l#jyFZcaO^dZmdF;*A`_EPJ@DQ{^zQrUCJ~B#uk`fpqyq-p zjB!qzTUS~fwhE6;3y@o5H0zq?s3JU%^n~ZjTF2YXsY=~;N4M?HjI^#_-wvm9Xz_%^ zSLyVNh8(&q57L244@qaf_{56;4?~NW66#ZNFHaWxR8q=A_;oX;i%P zpOf^X4hH!jmBz5eKd;-_^Y|=^RPs6r>-Yx50g-cUBJ|Z6D?z*uxic=*8~c?s--s;S zBR-w+r4?6QW0$h+!dq=2Z91^K;cg>#Y(M&J@FBUt5U0IEIUYv;*u>lKL7qd~j;Lh(0IKEj^DQ`w>am;JmVTf{N9CGx#QyjNC70_Cw6 z#Kv{&8@m;*uZDl{Y*(dp)R7gGtXnhx z2#?FE$96-cOH#sD*gZ1B(y0Bu47lDrw*#TP{by{bx^UCo z=VeH=4AqV>M=;ka(~iz#h?!o~4&Ovrbm{R3lOu(^$p|p=^@99K(!0#0gKzGq6drkL zoe{ezD7wWvn_{8f*oc&UCm-yxZuIKJ`<%5kv|9QmC7%hN6v^4w=8Yz!g>k;NP6JLWQn zrJqdiwK3>Z3!UTH3U+^Ys*8AKHK+5+R0fIaPMT&Q>B85Mk2NHZST%jeL%}>}<*UW0 zf!xALlv}xXYJiSj$(pa^2Ti1W{LLYmvSD9&n)AWb(l9}Ir|x@IMj0BzGf1Onm~1gs zJ|DAMrC81y_p6;s`uaw6Cn>L$VtwCA0>$TRc$K~_4nAy{7C(=l{<^cyA%SJb z3pWJL*nS^Ybdt11k08fG%;${*uw8Z@fvB?{``=zTNpw|ky&;R(B_l9COJd{+WvhND zK9G!Qn72kuPimKK79T;U2xrtMT1w-+@6Q>Jtx$Qyd6z)U(9+r`uI%`yS=-Z7Xdk$7 zd6+yUAdxk+xsK8BPuI7jH_$#bqw=izNI)__3*pykv*AZ~dusCms@Qr^5aZ-57AS2t zE@5B&z8e+RX;go5$@fWhhQiqZNBKS`=GP8~c-3{P zQKTL6{*e5OA||g7TG?X}v!^SAGyf;->d-Hfn*LaLE~oEKB~T0%jAe5BhAmneFh3-6 zL*Rd$oG@vnC2v&?N|09 zKSW<`M{s@ili?epf*fdN>z|ZtE4&5HMNXbWl=b|;9AEwlK6ZX2Z83ep5i3xUqa^y! zvu5*LYM7#Hw%0fwzM+{=qQ2AS;}zd=}}>{`YuM)u&g11xrl~6z`ZWe3C2tF0PYOjZK+k7&l?zvhMf3FK(B)YCF0<=tw~N-ChCv7#_R0qWRa(@-_6Dp8OlVb@{-2D9 z&(XMuayeB`LZ?=s<@^dF3xiVSx_@5I3PT>83fXx#5oX5U{dz?C(cC>$rM6(ZFUn`! zRXOiHV4(UFOP$g=%b=u5GY{?@{ zhLHK%$#JZi&9QV;DrTw0a{HbB1Eao6-PzGShofy34|iQCY@Vw`j@>RZh2v|xbfatr zo;$a$;JDExnn-D8k!LE9$kw(aiSwr$(CZQHhcw|lp3+qP}nHc!9b%*6TT z#Kgq;Q&G8Ut(6f^L{(*FU70t#h+MM%9MA^S2c}Lm^|SY2b$I^ya7Lr)1Gh$!m%1oW zyjkzH?1(&m;16!M|G!&3U7ttkB|$!=9iaqd($eDzSYsUe;~N5#MI1&E{{pC}Adv?2 zX`=Pq$<%Tbc4T@zvr+wC{ElUot~F${QXNwFAu*Fj8+)Uslm5d)yHt_J5!s~BBP z(9ck&!?-ggn{98L*(JBoO_@ntR+`^ocSM#Lm`B251L#e*C+l8}ebC>7Q3%S7&Yuut zqUI1jfVeTt;q_KXu^1&gu9;VuowG}8eqewQX`L2^3_u&7QN0164r z*bLt!?8-aKm^+^{?c0q?fz1lyH#QYzN5NGCF>PTpwt?T{@94IMHmZVk-4{kiNCARr z#)4Y5XbJtE`(rRQQSr#NIKB2z(N8J68~lq|CMEQ5{_7}nO}GRY(@t;!d3VJN$CgUKdVye|<=76Dmi_Fl@hLp2aGt|chLA?{ zY6-&*v>fMC)%)|{hyNX?b~)$cL3Kc|zw(7gUJ6r&IH@%VO0@veX|YcsOz%8b)PG@*utKQj*r0mT%%0{kA4rfPCf(2Oat3 zZ6iu3V0P4@%U4v`bhJeTOS3rH>DDFTp_hSnY326U_bW7G?!~+%|ElhJE!B<8X$UPw z&_fT2AnGbZ@;Ta+peXYnd6%0M+khmRupP<2vHFT?5y2kZin3e>=Ns73a%0_f-nYmB z=WhjNff`o)JheKQ(@ap|qmP#}qeg^+PEe%$`>sN6zDJDYHQly+Lp?{s!|5LW@7@VA zu}c-e(==U&=97sqGi+lpG_ohlq+&S2slAoXne=0O=k$Xv`+4OE&W1N zGCC-_i3ppfYz@x}wr=5S1Ow`8izO7Onzy8vIf&Lq zHSPB}KG-Ixk?dXDOP#;G8OW#?=w?aHAYBM3Uyi4AtEZL1$xBTBE5hRQC!`Ia=L^V< z+6fH}h{K0kU2p-tktOg2+ga1HuE)xGmg*o?bAUBRRR`P!RUAxEqX`PzJs zQ88Q+?E_)70!b7jQG#Ey0(~!B|HhPjx8P`xi{CjAB#7bpSVEa;dD^??QrlQ&onY(U zL^~M%obh^PXHK^Ria`sniz!G zSO+kEfT8FH!g*mhVC^~^I0|VMOu$UD`;mg z4Daty-xWpkOiPuG&U*vjrbwFycGfONY^1%*x$wTbJfdg2y{M#An$>|lT)XZM7YM|J zo&moYJ)&m~?CS2~j^Wd~Fx&l_1g6<}#^Wptt00ST_6n;b@|r1l&{z!%VaA5ddc!*^ zE2!61BwLL56s_WVmT7xk{@jHa{k~VtDfpQzGx6cy1c^=VmI2We2V`jodt)kRDZ?dJ zr!!H_ma(p-bhX~xOX%qQ`ub@x4frQTLEp%Az`Pa%P;j&2o^^GsYKx)eV${W>l;2F~ zz~rolYr>NskOox{GJBb+pNMS+ZYa9!H?L9#)H0!|N>0u^0#Tgx+w1;X{@w)QCUhHB?q?%3qt-;(L}c|N!9qvSACt= z%+B+oX@BgD1D&^sngUy1RI{UOzmVBR^A0aC^8L65v$fX5zHO_#q1lEgaJN)dhJ&4!gIkTZL+d2O!hMA0 z;vB^PTPW}*LHj5CxQ!;g#T!ojht!=aY#Z&ipu>TA;P-9b1MsiU-s4G?`}GkM#SYHv z4!3~hk`*?>lworiF*t@sCd&i9898*y=^cvczM$H{?6fLDgejvGw;YuRRW#&zH3$4a zxb;s*HgN~Ts+v0RgW?N>+>( ziB}yseYksN%xg7hLy}iS`jhQ&8nIbfRUrLknuAJ9!r}Uf zq;W!78&=(t0PSV0gYe}goe~6Ta2FHXoBr5I{mNzYAB_@Wm`nChtGeW6uH5K~#!ZfKkyf#e06_u$k~-B#Ag0PQzRR70&78kZI5=ENm54)d`w3pX4MDdd=EN3~ z0w>~12u@EHRsG^U1WL4L|0-3Ear2aZ(~@iDEbYX^uLLS{SSTH&gU; zKLdo0891c^ofJinWo06_N7w&h^6=^__5mgm&KoZ6bGvsJh6i1->do8zLDCnoc!@B! zvJkghOo;aBP9A?0rGa$n8X}p+Z7Sh1xaufhjO(bg($)NQuYg=r<@*3MeX)(}Sl@&E zD8$-!h>gG8Nb~GCqp>N(+ao-Uy_z%s7DY&DZ;sd5s^jU0Fr=zDgQ<+4GOGiA&=6J< zlHRDuBA~2~V^7UrxkfER|ErUgDh8tf=>CkdBYidAUVsXxGWpSJ5J$LK%kj3l&z|D zY|#u=1)LpTct^Tp;0y|pxV=xPgZm7e38au=yI&Y;)2`qoF&x)BW&Vil*Q$+vg%>Ay zRKUWnB}cy(a45yct6N^#vB#24i=ozle8=*>8C{R*29--wHMdvlP8MN#W<_3=b2q@a2q9!=4^ay!9aPU0QpWcLG~XBcps{+k2objD zg`pcfkXet$4y;G5_#{tautGY1eI0VjwbjKUnyq`t-c}y7y(lB0y98$rY|UlbExioJ zq<0)dY^GIsEs`(#8AMA|9a!LrCzAd7<#fy_C?~7BzO1x$cWk_Hp$X?FiWrQ@OI6-6 za71hmRNTQ8tZd&B?@s=aTWGdk2eK$24uxLI{N1s+MX-THd8=i3^Za@Lc9k*nOD*w$ z1!Zdf&rJ5eW6=MhPvs5Fe$gkLyn&<1FK}h}A8M6O%+b!p{y#)kNa+`(nz&jR{U%2W z;?w=MlpPIho$UW}x{=3!$yh}bCp#BMBNM0pu-N}nxWDd|PUzRm{@&3EU+X_d|I@GH zfBdbCiLr%&pq)Fu7X9xbc4kI=77mu*7ydUR`+LEEW3vBW%=>?3yo~?V)BlI@{tv7B zpDzA;H~)3&|J~I7pD6Bs-R%E<+5d^+GX6K7{6FFE|3t&TRZ(&=bp9_3Ec)w?f7}0i zN&lxbrjs#ncC`4d90M&q1IK@S@h>y}Ur!mBnP?eVIT-#6ISc;31!iEtXJ%&lPs#q5 z{bgcdWn=tp|Np?hm0c3C#S-To`a{TtEn#Q$#$N4pK$a8&Q zaif!-xa5l!?)%RhW({TKWs%=KKc8ZsuQ}guakpz1BYr<8eBWU|k9^-JKW{zXIX^2u z_j*4YaX(*iaX9+0ua6 z^ZF>qo2IC#l6)V}XI5FtUG&D`sl^}X^0`&MqF(q|p<9H_Cv|#O@G`?Ye`x0TUTHEI zx6P}ik$Bs}_eeI-;>GlkzRuVwWE6wen;`Yc<5PYy<5C=l#-{~$Uxfa__KxD)1fv9< z({OmF@L`r70gd1E`R^dzeZY5Q_b7$;K%0uD`bT5p13dS6?cvg2@_a|#%;PD4hULj) zdFG#1^7)0CZUf=2^v^Qk>ydx5?(*pjVNgTl7eMnj&;IcD0Z&<;@31Ztnk@xv(@O2K z{opyS&v*71hC#J#B@V~C8C)g|zt7cZ)0xuyN5!jJa*a&@lS!y%)$>EpPGy%7a<#!f z2h)n~X%~>g*7vP@w`HW*9!)cCJn@{Ons(nz{Xq(z?uP)B6^zOyc3!g?Y%d|n?`RtD zj_al#UPm3V>$I~<-nhDD)wd0)Q?jQQW?nB%8Q}vWD>7wGgNu>UohqJc%IRghzf*QQ zZ@qQy^JZ2BZ|j|^i)?6eI5{5GptuX=6*9EG;7WQ?;BG^99BoQED}C+tC!Fd8W}ocz z*n15xZ&``t)l|$O6}}_#KNx;J-+VkV@0=)_unOQZyhph(ns2cfNDrFTR*`&$>Mc6u z^+hXKR!r3!WXmqBOLj3TITz|$YW3U380B@M5NwFo9nV!%2Ej|SZ8Z$bx_nAyCVK8W zt1fkWtG~Kg;^N6$o^F_RDdoc450~&97u{Ghr}x|a_^hlIWG^Tfo%>HKhd#V) zzncgbIAierl9dZKr(RsXxSEBk{?ae!ENH%ZC}vmj_)KFh6RI0twU~A+zhm}uwm(=p znhR9W<+Sa3YB4E}yiS8|Q7pyW)sY%g(CfsiS60pAe26|>uxm;kuQpfq_=VQL_rvO5 zwD9^ri@`i;wiBFK+N;(0q#kqX8NN#-lQeCfYSufwKzeGYAaZ51^gVNeLmn;fi9U?E=OpQPwuBhx7l5~ zJ(V`HNS_ox(td^NXb65{J476)w=pr#bwVZQwe{VM;@@N)qAw*Nfl7|ZAnoc; zzZvLfK*@p&kt^1teHw2$;S6KpU;O+N9&bxA%PlL$_tP&`-YM!6303#;GuayQ02lXs{EV1xg&ix+Qcw%yhn?0uqc{996a=vt# zdUWZmIj~6{T_kf*DJ^1F>WSX5oJKD=ZB8m@ElYXdT)t{ZnF3nrq`^t43Y-j4lrpI7 zMEetr7Jt9)7Q2{JHcLhvraDAfLo?Ak2v1H6>k0v*9gO-ho4DL}pY_~H8Gj~0FA1^Q z(PS}I3nwL9unehJmg#h;+8`W)=jH!%0Q->)Ii2UNJ~ckFZXgx=dV29*#-Ugc7B8!O z%UinVXSM&1^k9e)(jq!PM5JE>1!l3}UqsKm&2CU_0HT=kDPug`#N%H`PZamO{oW!f zd5)#IBEB4sOl@k7#UAdCShe*m@SyZBvE^~S6|W}#oXZVPwB#l8aI>Op_3x7|49djs zqBx@qr%?&!<*S9%_GGCm?yB>3O1yl$Dw?X2O*dlNXjy;#Fe)3GXak|<;zEqmL=Dvi z_o+%DrzUF`eE#4O6=u~SzHM5c0s}vjHXVIFe8l7x?vpqYxvH+PDD!m(=%*2&JDz=j^Y^8;IT{`z%2d~y{H~h)+eDR;5o??Wa%}Av| zZA8%9D)qIXXK{%NKU`Y&#dR)dBJ;IYvYt14_P7LRR>V?sItMdnm?EJ4boR2)58KNK z*}z|lH~$!%b}4i>NZ>)+?U?RFcVy;nsmzZ_N^YE}<> z7I@f#*v=dXMaj11*h@b61HL!l+iY;(=h2t zv-KO<{kqH&t7XX=tjFR^y^de@)HGW9NWUv`@e3tUwr3t$hfLLj@ZVu@*OOl0V^TwA zA__HZ>L=}4E{84QX2vo4&boT*jQhNt8k~Fv#3~4I-V*niFILYTC}R>+GmE{?DtL~% z7?{~4kc~d^(F+RY`BPfAC+p84()>PKLF9Lm`Bm1W(Yr`XFJvy`E{-VA%a<3|AN@Bk z=p0&l0X=P}2|8u4<*|069vscY?a_@;9kG(YfVpHB{47 z&F+qX?*!QU88msHOUxPul9rTaEvHY|q^CR#gw&!rCtn^LTH0T-3YJ=DQ;SQm$h`U*sr-J!b;3 zpEme1m$J$Nb>u#F$7$T>T55%PcY|B1@m1XLkgTeE*PUA)$7MAEWn|FQV4?+(Wme_$ zN=>W|eRt8b{rTi`>M;u#VUoNg_?e-*Z65S@d8*V10u|(TUD@kVCfw|VmEzAtSr>Qz zn*|?k=GocVOJlzbu9e8JQL7g=D{rFCBwy?=RR>M6gFi@UjwZDduuZuWAW&tPsGG~u zMFXkVDfja<)U8^wK zdXleY7=Su6h0#jlgq2cv$aq$yce8YFdm=wr2&7#i*Cj{oUm(I)XFQui zI17^=1kD}^@DO%N%Yh15f+}tGb-y4rSw7UKp-I+S$jK9t5*hX4=) zV|meTAvd$adga1v1k$FF`i?6T4BJ_-9Y-{CQX&K{zQSGYqVnM+1e+dHzGL#Z1wbxC ztzM=;++v;@9Yo)WzC{X64eJSS+bSQrgh7-ZSWBCc!FyP!N^m`pC=Y%X}m zD}c9NO)YPtpMI!m`%K}=CHDxrG#y3$nZD7#a%ap&8e!*qUr}Nh;sYUNH*M$fx2b@WY#i$5!?b?H}T?GdnHi%8);-2 zD`aFB7>&ES3faU*G>`yLG>sLIcFY#5mH0-`UNkH>V}AoO+Yn6lUA7un_@=Dl@N#6P zXt)!M@offJPnzK`&&A9N8I!IUqwLr`toGJl4{^^j0BR=a*25%IeaTyR?cG__ZHN0_ zTu}S+Wq{hfIzNi^{8Nh7=Nx}*RsU7h5WX;{IeKdy?2uJXSnNu~Yv+G)9WFuG@ZwS= z8Y>rvGi1Wb5kD?B> zU=(XzBA~oQ^W#nO=>f^HwFv7`+4|6zI2pLxj<==?_Vef{4RB>b8;}G9j=oY)%|gq) ztwp+t0gqzX6x8;e!~edrhcAq zI?mlj%ntQdGX`M?`#LQNIKnzy>s)|3L|SoMjp~~ zp*(llqWlQNHIOZiBmJvSSyH1t-n6X#Ld$jvF#vogDqFicN?j3kuxqV6mhgKKNkQ1G zMW-pFvpM;frRt3vn2xC0UUd?QwxghEokI`GL08HGX#yUfCaB{6EbQ(FkBtu#(4=YX z>q-ahAL*{%et%R4?wgTj#yEJs0>sl67Mw7e?wN!yXw#O+40SBx^_RtE;pn&Z0g5+Y z93d5Y(>izCIk4*VOFZ&k%28m(e7iI!b^Oq=BQoAf86wu*{je0F456w;?@g`U+@OLp z@pmjp-kNE6#ItB{a~tbIj>Ysx->)u5-1^kRl|8eYAnDwsc+@|};^KkugsM1 zT7iwc&W-(LeY)X-M5yGrz(2vq7l;PS_1SB>;oaSz%#u`9hBFDnw{eZ6+=?Q(m7*px9RKu9NQH0>>|W*?eqce_8n#}% zxl-SHOGoHWZiR%Tl!f(f*%|{26$ZMcRMHDVvzF|5nCyy&Jzw`!7vq|$dpsAdyk<2J zqZK!qUrW*T_F(DP&gl^T13~XQG~u#*s*(ouT7TI{z!uq&S!;IcCqV(tBqiOGwi-++ zXSLp;<3_Y@dM{EFM5!$>fdYGN1j6>%5sh(V>`nO!omdQ-PH0usN9#PF+&#xQ`hEv; zI!xhS|F?IyalVx|i7tm3Cr^@@T;j5y5}X)hS%#_GN5HGE_miFf^TL}Lz(PFtv(at= zBW>RauCBC@WAq?8_v6$kRn-5lL20E%fh7;d;jbd^b5gk%TmpX|`sHCCu-L>RZq@gM zp5G@{4YTkrN`zE)#{L_)y^94>bpDd^I%`5J#C(Z(U;k^8`t5!W%w^I5;iaLFG#ci< zw0CclDk<&(5w=r(_cQ>Ez5oP-EUJQlq~Qd3xCNswh=Vd%xP_)sAg~KrvvSREUNG89 z3vklBEyi>kKtU=I&W&=f3f}XluZK82ddHa`3Q$1jY#wTz_c}f)u z3q5FNs3q%uOhI<=Qbt24hoO@W2^C0E%QTdV9WS0;{!6Bf^#yg+!5Q>*#eajukt*N57%|l?D6+j38Pu{(17I{f0cKj=ubWQ&0=~r*B?%d0T~G?aZUH z9nW+H2YNFYsPE@~2CXZMKW2*Jnf?_Rn1&Ie5S>jh1Zw%DpK2tAKjtyCKS@O7wqoMS z(I0Ix-mN|c3`=@I^}W(?+G@abI9CkmSeEwMrIJD`4O-4X8{P`v)JX`2aJgh=NjBi9 zNuxffyPT6=m!W{?1f+wuUJhr}!ayTTd=&ONcYsP{Prq4xPEh3P6n}Z%EjH(SJ9`8ybnE>m0lRiOlP+a|ZS|?jQ0%6$N-SgRSuIlGxMXY9HO*98Rs;5J? zZ%i=8Y#nM=#QpMpYc4Sics-@6DKOrukPJdwYir`d>^=?);WGKr?8q{+92QXX-&-3{b-g zl#Y*>DwC+w2FQj)a_7NFIKX5zP^(J~yRU1KiV02;yD!k#B$a-u_IE^JI5TH|t346m zmG-OlUE!EskiyXnr=YN%*^d>xp5Zr2kY!-uf7Mj$ecKWPz52>Ne*-&%yJEa3GemeP z)LVw{7;@fi&~FT5s)+|Qz50GsJcw%Hif0DmjZ>iU zg+_VeBD`gC|Ko+-E_VTTmIY0Jp*qlDiUkt}lp5!P2q)5tw~WeBfn|WMoAmmE`W~iGzZsgvA^HWFzE_H)e;`nI;5gBBtA{KveXXf zW2vJnJ!dvKG?W=6*Af|pHD?t?^8343a{goiw7k_lRr-*n?c7>R`!TMChUQw8H4$y* zTlx1Pd*!#uP_CuI@;&&n-*gOgosSqbLl74WOfHGWvpIqB)JgI%77o7<>)i;I7OO<%$83?udB~ zw0h2lCvYw~H>S9rbQ|<+NGpeOg)vCv`y^&Eo*&&z})ohiW5z5Y6ibbt9t48 zLqijihX)vb#Q#+m@u>Y-+7#s^!D=}!(96d?c|`EuE{6(^n~=LjUrhS@DqSUNohM8~ zz(fg(3`%tFxTUOUAff;kP)Lpbt_jf06@7acI=U6l(D|>KYp}*fU8E6+dKD)Yq^EpR z-~g@ptoSSg6lcWSI`NT(y4&V^tSqNGxw`>&3MUvb`gWEdWWOd<)(Kr73vN7X6gV}L z4w#7kewkAmF2~@bB)hF}We^&iQL$|Wn!~OTB<-`~8vdIwqIHr2_VLCnxum?~bIY21 zkT|TjYe!!_2&_*#2s^%&h$7wVfZ1UNtFx@%SLo5776|9*d^L2`<_;leiFCP{v(7GDz5+?Ijmi08B@^rAJ2;5JkFOq;AQx-%Drne6UmjHWYS5aBy6>U2NOglh#yU0!R-ao} zW#K)mc(Bf;+^nJNotV`apo`@KO36NW^bMptdJh^{t@p)Vt>Q$NCsPx+W26zmf`;QS zP-z0OioBF9U<*dhwurO_vH6i}Lj~Vb2RHihV6uqQjOnWF4ajYXjwDv(5MM|uZjJ5y zq}Vg6j1eN1y7DB`Hj#VZ_7s&jPmejEISH7ARbcbBkCQR-+)W6CH`EaYmzw9ZS z=@IWrIk)=T6_&x#LVQsg9 z=l6+J{0AegMu`Tg+irJ07UCCwA5B*krja+bS*ZiAj6s8)@`5yYaLsNfKpqc7Q4e7H zH=F;2$kW|J~MuA{{PL4y}^|1~w!@>at6WLI75@DzDrG zO^Y3Zs4d(j@#61101~>OO=(oX3}0hOIv~f`&0@HwbcmIE(5Q_=Pm67Vk7rK&GaS0W z8H^C{>53!OTn4B6m?F6e1`iS^SyRh&2w90t@(K|Xionr1wLU+hO#k`Eu61n?%3TjvpVSwo+a+QwX`=eu%z{2s z-@)H5<3Po9{R3zkUXnfg4uL9U*&7pXy|7~S{e|iJDV+|n+oTP$$Y-8`OZFRqe%G=Y zeNzXVR#6gnoxo3@)Uh3fv;_^adiEzPJ{H+ik0RcWBWfRO zc01@N5N~jtBlFGc9H-r6c`h>^0f^qRSO(F0EdWpUrlp{k1_Tom<;cE>=YDkp;iOEh z=!*MEdmN;#{a6HIz?o|(M%Zw9|H!9ZD?Nl8{1H++O) zCUxqGHutL<7U**DYK}R;ngIuGqKy7_e9sfZ&5A(;7lqe{&bV3V+B33ZOgqi-zn-0U zAr-W}^~)hz1>FZlru}0ubXL&3bByt4VgMV6mr6^cOjv< zR@Vl{$2skRzO>XkDTP}Dw1(~lB*WBuX^PJcmNq;4ybqDJYCprx%b+q&Fem7_DuQYx z$$;l!P7?UU@VSB+r};P9a69`PQ=$OQ>bqm z|GXm1!3AskFUg~qGbJ9(^BcnBN`W1)4{#och;rhB{vjA9K7Ys5GFpz%(LvJVd`Lu$ zGI^3`#zw1>(Cn)UQk=?N84~Lbc8(p9G?>-BC5iJ9MHV(12Y82@C_8Jx(S5T+VgQ;8 z+6L*x&g>9H-APQ}H9%#`@$S4TRa1!i6+m&?ibxH_R?Kz(ff8ch0jZa#WS|paTDyg9 zCK=)o*xtPDOwza0tEgI+=O-6ze35IcMihpzIU?|~D+m#(mDeE9O`-AF^CM(~<%Qt3 z;szL%A|mmy-f9SlUIJ;Qnot9J6*4gGKP7%-g}!GA*WKU96=wr`piJ9+(^|cL=)5jA z;?wa}9`IJw1-k#t!C^P1*P&w8vX2Az6KyV2^g^Bi4n8>qLFz&QTr3)hYbz@ecsE?q}PaV7uJLjUAn!cz&p@sS3WDZ*m51X2 zp&r^klE?^4#%*0k>C{II-V-P+RZV+>fw%xCOWnCoGQc@0+pFnV**}4$-fZ-zS*G&| zNVx-+UB^RuKWkziZ5J@a1C;eiJ)lNu0ZK`+inh0ld$HuuAK*4sj(Jb7Pp-&tJ zF*{czHHhQJhJ83L^=58>-^#mNG>{1O25}$<*{dPU)c{rYZ3P>IM4;UiTGu2m*-8^Q z2QB+-q=MZxz5zQse1qxB{o53(@M0lcbM)o$;OUR8l$#m9Ve-uxe0ap^8!q;$&U&X9 z8tyg)j}kzKoAiwF+(ZfYLL`^_u^Hg5d-NRzWIwUZ-=#IutcuX;-|wtLiPns6C<2yY z_KwxTrE(o3z`yY4Be{TDY#JS+=#9cU&;8lp{>D~o4@;*SCQhXfP_;)2JAqQ*IC3Eu z^J4i)9}6m@qBX399Wfed%h%Jr9UgJ9&z_JNd2V>P!mI)t z7vr;g`ogxM)!Fd?m@BMz)oh){eSu)=iqc?=H^9AV&taUvYIDuij3C&$`ae;-$7NTb zd8h9L2w2pwx%`lpwj;-(lF$ia9VEayaGZUdFo*Us6c+86!_Y+1v(;XmlR@B1NN^{fZ(l7?*0CFA#FsSMs78*v7sbb^T-1@C-v zzq`rH{PiAVWtqHpN4Zp*ho``}I}{cq9YEj&XJa@7ozJE7_ih1JFA*R{1Qbj3^Z?Yd zB4a4FTnzx1vwtiivPpNC#sQ@{xUNQgasM+D7XOwzR1(oTI??(8^wrJhQ=Nl_>k9)X z&FTv9L9a^v>Jj5chGWxqToe>j^c%s!CD-j$jJ|9}{gTcOy}sXOsV&BvrgAOE<{;Ly zu^QZddJW4SHNIuFsqC~}5Y$1}T@X&JDHGZ;;(jv#YFabrYCVE_)}h|aTB~~D192Jn z(a3IDNUxCZ(}8OU?xF9%h0d3(nIZ?jpuM*zOUHBX)#ki#It?Bey^rCFo9p9Fkis)@ zE-PxfM@H9sF8B|7ZWn)nywN8uabm&OX5?FCo)$v6Od{Zm6tLJ^{9|0eI^U!0eQU7; z`-cr;Wog$4vEp9fFDLv10J`7aUTa^|&BD-jZ7jdKaab)IxfvLL`zv!T^f?rgBAr2^ z_z*c|yj?EDo$AviJHVa{XPb}6|-cJ z7~(X5`eMDLU=|f8qBf-hGd&o)Knm>}AOxey8F3nmCiX7>zLCU~i7-oM)=3MKZ2KK^0u27s8C;`zE4wz1Tt3N`P}1!_RglHA#QpevQ8vM+zzI-W zAA6cKqaqFr`_-qSC4FzZ^$=EO`fq6^N0fH*c)sG=*%@ey7^W60X{sGQ|ci zIJivMbA$jcwF5~n)$20BJok5qMCPi$xpRGlO0lQi$4&x);iF>2$tI^5Il;7LRCS6( zafsULxb$wcvH1JBfeMa(`^-yTnE2-8fRse2ep5_9H#j5!Z*UHE$?Jmu4&?enbn!LC^?&3%FN zXw$WvWkA6pKoFE21X{3$(q?eJzr*l;GW#BZbYVvgZF1_Bdxl*=g5OckX z?&F&z1BU^Q%a|d5uD?0CQSfcFuY#|Tf`Qb+^d)laRt!W!e4Swx{i`40$nse;0?$Rj z=mS;K8VvMBmO}_!svBtkU|6OO;YbsMw}AmG3~Ci(t|s_~+wwz^asmM>fA|2)(anqQ zkaQGIc3*&GfwlqnN*m~fInr=hfmo5|5QI?+!;Tx6E7g-!7z@D!<|9G=gj?W?ONCko z*|GxLzsI))UDD$QER6~)Vz^y__Duy$Er*3Ut8iooDV1g&r5Qh!BmCLg-}#(~Uf5PJ zoEJslD|NcLmMMN&==_KYt3td1>^F+8w|o=d-zz%wfcGH9v%VYa%Z~F_m?MFqmzL08 z7JUJ8;gmdhBA(*mn!F8LLB4^{bRw|Z^J%*ImVcdDweWNXFe<$i@NMl&+LO_!)+6H` zNcvz3?}B@>m<2jR@L<8|-d~cHA>YKBV9v)wf+;s_F5O)vml#jB48tA8C}3AOF0Vi; zLCa2oB<=YW|Kn}2i=rQ6EPj{478yiUKbG!~U{VSgiuIXr<<1`%=fc-3sf&8(CE?Z`*}1Ey5Z4WCgKrQvI$W%j$$F{&tDzwRxrF;?RnE27`sV z%8mKYsrWk6H7q3W4yI*#_(QrBx8KP3q-T(Wgk*}vE{Y@mrN1p;JH)aL7F4N1GJujk zQ$`0Va;8!Naun!n0$T~9_4z+n|JIE1upPz+59!CB6|wXuJL@;}!W+ik!p9{5F2O*g z?d2r~()&yt5UB>W^fKNHXzKw&tz9=@5>7J6amCt1Vqoktl`1cHP@_vkJ)5weUYX*e z;0oE7ut9zx67I0|i{PNbPUS8Z7vmwM@qUa&5Ar()UFUk!O|Mh%ps@7!6K(wTlqD5F zyNt#$Qca^~7q8eme-Ukrf3V)HE$OokIBAd%3580sE2gPagZ9p4^~OB9;BoWLZLPqC z*FxwoyXySTlq*&Y2rOmre$=rMD_p;u86d_QbDTiQjwLTAcx!B61%vYZJZe3jjjFL%12xU zV}Hilr0s?Lw@N;Q_l6Y@k&PS}WmkZ2m?yzK6|+G{2)BJG_HA;vigejqjv(<*it7{$ zy^9LLuu$?Ys~tT&uz+6coVkO3+n;W4_uMejh!9jQDvQj3HZkn)5R2Y#I2LZf4>$RJ z0ifCe^f3bcPR3$4f6Mf|DlU8^by%zzi@ZbtqknhNb=ri?`J%^42)6oPRY-D32Vbm) z)KVT;5oVqw?Q2^EA5$9+<^@E$3@I_!I|VunDL`luinyZWA?&ybp-kCp#5V7=6s4*i zVBjM2(7EU`AJ_P4Az{hF2=6Gvj1OZ#?CvaV-B0YR4MRES{mpOuHR@?scA z21U+q%f}r)JPWkL<_52~J?ae#RaX*|cc$Mx0>Y2Mh8mVt+rYo$hl)gp671A`$T7pv z0h}%!LGY-&rG@1S*S%0ex=}4}y5wY#sp8X<6P$E!Le3^G7S#wl4P$)YauTK;hIPCE zqHcP71*`P{(&nn$h;GW;9wkD{xt(lefsj!#_rI3Wwz;Cgz(-z2QqDrs@8@w%1+nAr zpd2jI$hqmqLzD$pgGM|_I#@#YmjQEp!P3tYTVdb@Ko(wd!UqhM_&MY`M1{X%Oz?7q z=%4kGCF%vFTypAhia)0?!zrZennQ1UmV-NolqV)nL z%Ap{g#7YMSy((nwzhcXGOH^b)CbKw?mdJS%q%R}G?OkqD*duEbli+tmwA#n|;UMXT z9S`Hr%56EeMVhoza&mS*u<(uQ{xz~Gn3#_OCP6G7!3YAT9{jtq+tAGe$5N3JTw9@s z7ctQrV^hr{!9;9{63kmF9KCQ!6dz_x2)*%grCOm}@oEUrF2gN2yBG)@5Jv853J9y_5~F=W%;t<}n8FK|#-!|Hv6HX8&Oz?k@*y@q z*dBI{9X<1BT-Y_oy8_LPt}TD;l(1$xydWH;mdL@8pTLM3vEA7&L8P{KHL)V}YsSLr z{i!)wj?dGe!50Ly3x$U!S$6A|g9~y>Chr5rC zb{H2j8J0X#VqlC==eRpcW7m4#o4_J`S7UFV9}!pAE;R2RF>bp99-H@rvP9-NRm`Mx z7~|`m=#aerl?jZO3rZy)bYMe-;Tb4hsic$n5~-0TdQ#rZg@J!fR32XkrYI{p=Q+&P zi`1Ma1K;jZvdLkM>aAyh7j;-AD1~1?94eT&QgZZ1J*Z}coLl*FkoTMwd$T58sNVbv zNRBh|c*aKO>VleKNGP10F(0n{_cHAe7Nd|d%fOe!^3D<$FA(*VZJ#2PZ(w~~SBCJ9 zgL>@$0c1d%zu^Ih0Wc8!E-*{N5BZAm>hf_^PnR*AdX_0V*+x^@@X&&|7#>bpRl`!m zFF{T$RRi%-nsDAdU`9ao{d2fEj`Dm6L{KR`O`3RwEO+DKbB}NHp=wXcUITD%%X(V3>7Hu6B{}SEHUJig4?OH=bvKBJNDF{Em-L~) zGa|4x2=1}kkW~d>7#l2^djQQ>KYjYK7EPep%<~Sp(RiuA!*6&=h7!|HUso|fae9Y! z+gdp1%pW%cI)W$RL5a33B zrU=?=a+hMAOvIi=_fOPm#{p|UuZR&IPf3~u>Qg7&gm@~PUx(*!$WJ@rm&GKfXOAER za6Hex!|ArQXOs}L*Ph|*^0smhe1|2yK2rpDzL=lMMCebM&$J&U_X6=c&!yyFKNp=f z^IVQ6H^AbVP4YyFoM2t%I+2Cv8kc zF!O`;q`w7fn|l*#(%&0oa-8eeh|Qnr{t6yEb9-6?O{CPP-5n}PV@OxCQG=I0_6xwF zL5}p+9TNLB?O|xri!?HBC{7!nAzmnFYT^SNo*3i!`49(%>pPJ6YJM6tge&82`V=B7 zf@A}|SN??3p}WcV2(-wmTh4dWWQ~VLYCAo+}y$ST!VpAmzGRJqC6cgzs!lPnAX9qVA8EPkn6I zjYLq5#awxBn9s03{mu}u`!hm}HjB?#!Z>X&e?IDP53rIxKd_?OyP;2Ha^J6G%9Ahc zPNKC|?~*V>jPTT%f-21C*TG*~^4(0(>=b27@eYAzhhpy8b#lbdXOI#?&)?w$_fDAY z8umm6sdCQ`K)g*{Gnw$v*84T(yWp`lc9q8}+TT9b+ivBtGIxKDCA@onEcQJ{$F}gn zJoe8X^<$^)`8oHb&!lhOe~A^UCkAcfROrlh4=^_kH&KVr}XJV1mvtC3@aHkP;Q{E+O>?7&`;Yizn0si1Y)D z(zm#yguTL8b%?5J{00ceE=K;F>3o-j$77Cnl~6$Sbl%@yYkkhAk@PrdPj|o)y}_;w z4#NVE_5i`(Bs~MU32u%dM@XDy%kas8ir#$2vT`+qq^#R}w&7}_*H?zq^LR_bc|E;V z;`KSdA5Ut6I-9vbTAGjUAa`lgE_%O_yOc7_IY4kd2=KZ9qcArNrZABn#ggB^36py9lbI8vP%pXXG8_?=%_&)67L&+e zgu!q!>MjV^l0-J&_N8EKBi%I?XAwC*4Tq_go<_niB=x5|aM&&L?l%JO4D<2HkoMy< zl5{Jb&zM7`wh{8#fgW!ub$lMvUYUEwaqp^26xmSlaCVhs8rk{OiNwo!K3@mx0ZyZ< zouok=Pmju{ux*`P2MuC*hKN4k?_gHEex_&G!5KcD`GLO{6p(8o84{B389xf{rC~Lm zYsf!+E;euExh$rAkDk)gcxLPS!hQ%?`4$(m=LrB9=hRK8LM0r# zhCuG{0>uPQlbq5ACLozQ|BeID_ksJvWz#sf*TRN=tm z*HaGerm;UYW=U9ee;bB3s5)0GX(w$@e-Qpt-i}xCF1&|`_vbs93@ms?y~5Asou3LS z!}iQ1GY_U`%Dv>dIK0kt71_tnO4d4aNB$6u!;yv7W zR*9Ca(k2FUDIvL9EmH_z)NJaZ&NZ+YT)~@3$#!-@y#Mv5Mwr{i^XUYiu70->e7b!+ zok28VhAw020M7cgD%uOo7@#(Vk9A`gw(YfWKT&* zV6%x#c&$Oi96w_wF2sW}GTOfbXl^XAuIY%&E^$t-%+c`*<7FvHWzDgK#k2c)X5G zfPEO#fF7;@+fYNc9m53e=kSIi+0{{SVFSKsSCyUl+2;LmdS!-kHxmw+J*2BY9;$hE zyn~sKOLdP>XM*v2Btf9V)Xn_(#dU|$@>`LWef<1uIL})Va%9)vr6^GI4 zddQUM%Il=_`{*J%DcEX}HP=J&k|mOI4f$p^nCv);Ci60b3WDthX>Z&%u?`Pi+!mUj z$iF-ZMhj~K$nbdV4dY_iC1D0OJ=yE5!sB><9fTLAd3!q{4yXsp?ool?PJ8-JuhRC6 z5)9<&9!)rB?_BIU>?8(w<|m5~{KqwukOsPIuR7--^tZtTF<2i@$tu3hcb#yVN$vhP z{K`vyTG`-(TkhT9GB_&t%J)*ADfaxZx< z4zKfEM*j74!FfB+rRhC77qR#KT<$(d=f?2iJhzaK`?=SAhR$8-bGi2~HhX0n3Sk}; zT4lrwc4mZB><_^Tf@6pUlX-$<4g#2>$~>gAB4h#za)I?E#DBx0q6-Eg3H@HT3kQTF zJWO8@#7G3~QU&J^Jh;I87wQHZ?|#q$&i%9oB23Z-s>1|d@M03y!Deqs8A-6ClV>)cm8ez3ByCTbMXu+2h9DEDb$`z#?q?0U z-?I+yLi@R|kF%t&q@&Kg=8muX;yjwUSMl!8UhYT7>3}hmJJHT;q{)-HxWUr6ub7F( zUHCh>EI7ipTOe|DVV7(csmx?gMVK3h(QH-{1`RHRX=E_92zBcXqE1A8BOs?cmYL}k z6lBe4d0p>|ID055f+F?wGxy3v>H};jxO)Y%b!*hLeyyY1$s- ztB#BwTS|_xi$WQIi!;F(yktcdZ-CBNi69juD2<5uus7aaGI)^lQD^ux^Ex6|7zvJW z6HOEWaNup1B!;H&ObG}8wuUbmC>yPjoxs6$<|5Q_c-jDf18If;HX|H{5ID(fh(%%w zM!>U#fLU`nQ-&m&3-fq4=f;u!1JEAPA%en_>@7LT@paV+&WMnouP3rd-_3*=6yn{X zo+U@<)pZ1jrIGJJLMR!WmCn(GoQ)v&YuLd#D96^GA7Gsnm&Zf`6sFN*%6G|QaqKFO zW#k`6RGE3ycq=h1eK%A3!*!kN-E)jf*~CdQM)<3d(%N7mM6Sb+1 zeu)FFI0v#vlJ3~F_M_yOn@UORfu|3+?)}FUhl!zIcz` z_$oiUZ6s(IpPaT9PxHqEmdWje^t#4Q13!x@--)64r7#8~v0DJg=t0b5R0%QV5lk!XoR#UVxshQ;R%3;59H40!040(ek zREdG_{_4iHPzV-N2;l{ng9gy|?Iy~2YYDZt=PD*m5~i!%w(F^v3}HK|YMmI`?ar!S zR|4<5ouD1<_305Z>utAL?K?xy+A~UEa7oW-A`NWn&$wqKGI=HlVQ(sW?x{qet@#l9 zq$4GPjb=kKpz)Mc=kvSHCbV7KXAU%#}DAz(^ zs@`kRVF~3>p3?)75F~lmL}KwN8P1;aqvT#3Ugx=t{Ojj}vu2(v)BAI-Vek35+I@)5 zec^+7Y#<->bEomAfZUBY_-A~!8DV_9bSZ;^t-pA&JLWdXZV zmjh%f@yG<`Ds(Uk3TGcI89{F_(um-CfF(n-#q(8Rl1LX1`X*0T2>8O*T@P^SMU!B% zj0PYaK|~N}r>8v*BR-RPo55r~?2QtR;Fx!?RvUTqE{W%;&3~+QVqol$_OEw2>+g1g zy>RmqYmb^I<=cIyqqu=KN(Jw8?H*1f9xVG6Sq2_H>K5wlQv}D_zF(#}mvpw>57RQ~ z;%)2dQX)0eRTASh;#1{-4}5$+j%;CJJk3NJ`gnI|&8n~pAN^j}B~2;U2tfnjRez2p zZrj+)J?d1Ka=PaS%0h_qo=JerZE(){E_tkuUFWfm_ScUUx7&HF&E2DO6%DAYK$t_hl_M0jhV5gmFQzZjyLjAm{k_nzf z$t0%gq*>oY$-9)%B=5=&n&kb}gC=>m@1RNEJvnHScb_*+@*bRnCV3Cz!IQiP{NPF6 zQ-iCcO(*@5NzC2jZG5(Yb>k}w5*B?GjCfw?SB+#l>*L{Q4vcho*qlL7$LHpg_L<}d zVO;#s3#*|$MAFFJM6%P9avIzRt>4_#At@pF$zmOt%(&cq*MT%xH!t>C&#*=8< zK79~!dlOIQZtu*=@$J1n*}#2#PTp`I$&+E+$NZ!s_t`l~%Y7P;P3x&0zy9^dukjAf zWLUovDVRcaFe_+zi(ylt!`=WXw+52JZV=&2Il5bAJ8Thr?L^di(G-<9WpURezGiFA zMcN_|3&-ah&0a#~DF|4L7(F_SMDz$AP*OKInEwV!}IFV^SJp~IS!17dCJa^9VagxjArT?F&sQB$vafDOr23936%hv}guEvN~6X`|>` zrBQoy(iclBW7QNmq*_<9BC~e_%%HmjXk>E$}?1W1+*4IndH!mgTL zFfptx-#1JZFb`$?6Mj?3|3D@l#vlTjtAuN7!6Dsh0!$| zGV*O8xiPS+q-$N|TA^Gt{^v#t5%JCLO-X=|iYKeX_UQI&M2C&4G>)1o59(jiu#joV zexXse5TBA*Z_1px>%_wB<@q|8VQPQciFbx7UoS>U4ZkU7mWH>vkykgQxa{HwI_3tu zd7D-x5&>BIjLH|O2|JN*gPcxqR?W6Nm{Lw$U8}xq5bV+DNtNN-OM=0@<#yMJz@KQN zWM7Aue~(W)5f4zt-68Ur?Lm^R!|zwk)BqD6U=C;C1M5c5ODuPBf1ZA3!k#@e>FRK- zq$qhsi&~)oR?=3HsaSI)w#RXz1R;Bo^-?4b&?P)SiqI&f@y3R zMgi8V91RRTiNj5wwh#(rks&`RTmv%FBE{4(dBPlb_9`@8{DWBz;NJ^jxbit)(kTl|kh;E-jE!(^1J%$-?sxc`NDC zC)Vt|m6dUo(-m}A zsB7*1w64mljk6quae-+CD}Yt?pk9*(mQR<{9b+J{HF1pvG(CVhcmMGc zHU(^9gB`|DfHP>)^l|AS^>LA(aH`qoKx~r&paym^&Q`xsvL+(tKmzBpxDI7aTPzZ^po$}y> zC|$TtW7S~;4G7W_2$ihLk{Pc~O^7P1lCT4eU72V-t8ileOsTVJoG;RWBt#5fAOt>2 zi0~LpqZydMc@MB=1EEuZ{cA7_m|@Jl0L)UB0?hEarjC@%!)9ol-~)1qj$e}x6VH{$ zXW+Qjqkh`jLvOaG-?o;6S0Rz244zg-XKci{2jm305QiL7rd_=0MP~_CPF}c(ZBW^J zr~4mno?kpts!FgKfd`YGJBA)smj@IB{a7D_6NzC zvk@Fu#MOy1G{P_}A`cV>G8ChBE~1-LztXfh01Ki7sOScxkcN631zi6trY+8Bmt|#7 z(f~>G#HrOMX@K6r7r^^lb31l>;Z z^{+pEjd#SXB?hv>3BKPLa|5VQ2e7L67nEYUBgIY~;s9>pJ^)ix@vkIpawZK$6j$-4 z`UZ$)$-_MvFxPL8+N=szcvqwsR)k?#Kc0l~na(bzBqBDhckycp;|s_~$86wC>c^3j zvTJ2#F%)+?O&$p>(?cJw7zbEW5@(9!Cl#I(hd7bc7QAGqNew;+8sA7T2k~P}JG^sW>($-Pb>Eem?heto`*a*>oK$7T5Y;Mf7p1Cz0(zjzWX~|}8Wge- zqHCZi4tPe@!2`gE#xepHr+h`(D{+#~A?^bq4#!$b<1NQ0th2r}X;-=0QUUlU77rayJUm@yUeS4gYYaDXl(D@%#?EpZaRmbFa6gMoU#*J4g@`~BMGvY?r7xH(Kkby z69JOWDEBX5XYww9Q=k1nXcV%%E>@#RMvO7S7x`*fi~tB}F^beVo001xU!}aVsXWU( ze>q7q+@(Qx1LI(V?g;*dIRt8)h^lh^TxbNls z1(fi@!~X%`Ku9A&ea7!3QEF0Wud4A%-b|@;YBKIl&L8IdWeBU5#H$G3192&TC(u;5eK!{qJt6=4U2xX4uN?^eWkjl z>H-MvH@ZqG7ZWig9ywj5Hi)>)W^LDBPo)1f4beV>tWa_EyFqxRHv_jf9n)v8ir{dm zL+q7RT|XV9t#u3^_B0eU{QzKVSq!j4qe3|Bh13?w^SyE0$@~i2v+Ab+TcA}I3b9f1 z7Ku6sSe(SSg3PN6sQ%ReXAYtij9_1fsy76zd4olpne+}IdvR8cVyZ?Faia#c9cL@p z)k=cIVrh#Ae3+u{QEhsMT3!IEIS^?}d-_st2yN0??Mcf(1K=JyyRf|G2~6? zrGF_&Vuia-=FWRQUO-ydpJsymYs9BR6~1@g^*H$~QjuxhnTjKIX+E^*WZ?WJ9pM9( zI)wQqnIQ_1jlBv7%u*y&)+E_~5fT_XdKg#P9JG48%?jkUn`L9@0Y z2|Wi=HNP9cz%1J^^oU(@KQ3*ZOn@^mx_P?-n)uIi#(VYe|@cb9?G!dbaj_9qZ{Z9k7`QijVE-58h5g zetHhY=>Vl91kF_MD#PbtO^{DBAT-pwk)7(n-5Waa?ckBx~3G=`Kkc??&Rd z7~|;<-#(sxgM_?412mA3;u%Rsuf}J{#e#ZG4g7~B!Qaf|4-7Z-l?^SLE&+Xtfo*T!%eQq&p#xOa=eaRTe!#hysfQY{`%wBc%g66+87zx zYx2@`7dV)2Cm!G*7nq!NOu(f&5!6fw1mW8aFsPR?Ksf*B;JL0xkerAa5|5@S8qDB4 zE5W4XFiT}r{yX?&_C5@(h!;$JK^K*IFk25^|Ka?pNxBEJ^}x6XFlvfUfCctW*q+<8 zMpC2{OjihrXQRA>1XWLe4I)&6U=tT%fFUP&5lHHa+=VnZ@+Z zf+av7xdx4fiP_7V`55qhgxL+(5p7w@0MeBS!Qr+Ce+gQ`#A1>jSSsjY)S0->>s;5; z)NG9^YYqBQ$-7$~$?Gf>tC)wbZjcU2o%E<}gT4P7AYCc!869U)Rj-L@eTNZ_seuCd zJIW101XezxPRkrtAxKlxbZ{_d6jNiE11RESx|CcJ^fa)7^(!$khdMvNcLZw_50c6J z0t`eToB96W+T(aMo`}i7LLG={wN&zji5vcHQc_K?SXLzRh4D(oZrog{3D!*J$JJGs zU=ijTb>hO^RW$KVFhyX%?|(>cI=`C+G=U;nu-5W&aMU7Mutv6ZjMUFblWjGdA(%rn zxoHi-OUB6rjW`RlmrU?kWr9Y1D?3VpGE4o+cAa<+P!F{I^$C@uJnfu9)o}L+W{(X@ z-?8S*+To*wRDQ*gR$Qu-=S36LbNGDL}jx%vdM(QYi{kH_Rg%lz7}HC^qspT zOa+Qj!UtzFDOubN3`aMNn&7t4+w&TCDfijr|SUh$me(HIshx>*`hi$O~%>wir{~y)kXHa zE^}GYOFVbJVBswWicWnt2N+>aS(hT7(T0OCQV`VOOn@1gA^{E!HV0TUMaBY&F!|SM zaGYhkXEd@iB!WZNHbI1OCz!=ceF{SMDf6ikQjDgl-yg>r)}L154Q2OS`_r)S_16f; zS1B}V*dM?K11-R!&MHj13HRjLC6+?LfPk7ri+t8`V`NPwXl7!7nQmf}X`l2vu>Kb* zIj8*`?;kCHDVaziebotX)mWdegZp%jr=5K0YIld=W;V;+bL4SkDzI~mK%v8!kaIK_ zSSt3_G3+4V$^Dt1O2T-V-KiuT08_S^RIhS^U}Z&>L9Z5ofyQhmXB6eMf>u?(t$uiw z&W}@eRSx!JaMeZGlr`#Nuj;YG{il!e0GU7$U~krO&@T_Eb7)q@ihxM)bG=}Kf^+>G zZh465x;_Lyv8e6zCc#gvX*<2~NWesKMA9?L1mPhDVb)v->gouPdFTLEO+r-}#~P)i zF)lwihrQPk!19rrGb%=Cg+DY#@ z%q~o9dyWxJEYM-k(WHrGT%!&H3zH9>(*rQ&dQT)CN0~O_nDJfkIN5iV#~t9GJ}!&h z#^YMqy*VzR-S6zqZ^r<^8lawpdnh4X>B+GN9jCO7kWUXthHb_8M8a3WcCSx47M@LqaLOt`jvGh)0?+YOiaEM^XJ4ePQF* z@mbffHK@g8uj|oWtlaAwL5-TgcXtxti1i+hv!oB)S*H*2`E{R+qnSQyXMcQtNr<_Z zjI0EhL_)il3Gi5dimUg&U~NxG!r6$#yB7C1c+kK&#C1*X!Gm z1k-#PiGaOXp59<##%Di6KbRZT5h9(>b41WX(mLsb4w<4ovjg{uke_+Pi{xz2j7Ra5 zxYx#6(pS-0r?0pD@x3mOR_+yi^vBQev*!i>?lML_Ouqs~O+}r1Z37^nrAwWoB)?S} z6X*cUyJUw+gJ9exXVl2ep7l6FR$1P2y-4Z~1$&0aFbUa`3ljl+Z~#Ztk*iEaHwdnK zzZ=*TYfAD`p^Jmx-~}h6DzO8Kt5w-^Djr}BH2ReUS!y4Q86`DR%T#N;@TS3 zfuuqY2lWlB)F`4#1B5<|73PkL5kctA}=(E0;k$K2&ztz|0- zKN#&#@g-E%A(UYTy3OE&IFvRvL|a41O{f&Ft=niK#$a-e5%~VLm0-^HpvDSzT))( zm5EP>Y?c%F^-KYiQdweC(a!{+Wt!hx5?xf2RUNjBU|DavI($c?PLn(x3_Psen8Qd< zfYstVXw1P_!q-ZoFnWbU&I3dLNK|z>^eN*ZXBqT++8L~e%We%|vr%0?| zgt|~m=juJ2Dx=aLGOO_F(o}=S!aDqRV8gpG=)7x+j^B2sluPF)0IiE+oJ|2X;RV7oT+O^+$t*xIpM}$;x#}{EjeN&F4bX zD7^m=W}A%$Lv5(QG?>hdtxq{xWv}|we0zOY?Yvj})F6EJ!z{;Vf6c@^o6y?+aoC~} zOsz>h+-42!*y2&mxIKB%`fq6j$JVfiQ#F<&-dlIeSk z-i-)@?S7DBcOxyk`5G2rEsuVUAHY$rVFolU+{5MrXGVc{K1hLS6Q@`-2NK-rln?cj&a2=BO0XaNPGdM<^XhLJ@+I z9pGF>Fek$XY&GGLC2K4}(`Xz%ybv)S3q`>LOd&yE ze8jm;#}F?~tUAUh9zJf*?Q4*x#J5yUh~Qockq)o+>n=>GoP(~;uKZsK#JY(?NUeJxudrq*a&&`hs-a1B{dBLe@|Q9{0FbyqHMKIp`ZExJSc!=2I@%cmG0ALj=o z8DoZFI{9^tc2e33gj~gI^;2my3Ikkb_oqQi@|fLtkuvi3O3G9G15(_`UO9c_zUd#Enf048VBYsfZ*?(B8oc(KX|RL z;Ce;2pMMJz<7Ppq0vz{%sViv)mm+<%5aS|pScZVZJhJfPYl^|S4Q;7@(`CqCm8=eH zdrd6|`HxhC@;VWR%s%_6Rm7# z$FOLctnXi89F9_C5gPVUAXg{IW=9RjEkI9<@52jq{_D0A&~!Kxa~E*%AmdwYpuIA6tJ4|E*OGTwOGl1=y19 z;s;r^bVQi#?Ss+%S$~-&(+pqrMNcK67>Mklv}>#>3Bgu-K?dDy%;7G#4rCY>G@~1t zyXF!t;qas3pF+pAetT>w3BQQv&P#HeT{|?<7j#K`$3}+hUV>xEvEdQ&vTmJmoC^q| zX>iLvjt|mA!AIgaWNiRmW_6<%JCc6l?(5vClnUf6HZ6lt+t znPe<&a*f*6D$J(wx`IK0+HedVSG91Z_Txea5x8C?0)Q%*a3%sU>uwyh zTr5g81G8hWyB!*^3;-42)jfwYPE81n){rR)Qy^O=QDQOZ5yp+-Z^N7$JY+#s^?40) zo>F`jk#_BpwF5@Kk_5l(Ke7^LJ>Sq`9> z?IQl6gIT%ck}AB-OHKquh_aAGWYDDFcv_!?xI5xBryoJ@VQIQ(0>7f7Ej}fBo{%{99zMfWFR!D z7{~Q4u(xuJXQGwA93xMEjN{uS0M|8>lYC0m_5C*ViO z_>X;f2xBzjMC?Ss$)jGxWGeUy)_s_D`E_gEKa(m6r$Lg?uai(hRE8gq4NqMJ)m6(6 zQhFBmav!;8fXpvI@LMUB)lj}UocAMF^)Aw=E`p#7B&gOq-WKX_Xa-*1rF6{({IjXwanCYl`&08rCMI{BNH37 z`LCC1oEZ>RvfrZ}S`V?luYLhReV`0E``6?{h;4sHK{GqCL4!Y!Fwpr;9Kh@akRBBZ zCiD&994gyoXf1FKM1b;W)4&0>17NRPeu8+BNpUPX39tqa27tL3NTR()u-4WLtazXT zs80A~oxphkY}hV^8wRd@g82XuT_s??ncGVSriR zC|z#O_)r1$jWZ(3IyUvbW2LC@8POSCA)yCYl}9Am9F{KV+~hJ4aQAM*@~Dh>IKY>=sJ9KajZ26|LOvBvG>px#LZ; zH@k-2o_R+JjmOS6B%TPEye_$K>N|?E`vWJgBQzc!QR>=Up_M)B9gTPM=$&mLXuP_I zV{BWp#v@`h?2b0~v`@VHB@RGcJIJ;V-E00^{+s9Ap~w&1b^li52g%0X z%g&>QnfAhR;rM!Rq+5Q$>)D0KyzSdY zS~QNnBh{zBbYSVYbD0=jbLV_l-V3YmxWCR~o;^Dlmk@JV{OK8c(Gdt9y$p$4mGJEC znQ;m{b&V*3?Rkxq1|K@tTjXwjQ6T`GQ70jwwBV?>fPS*5si@~%Z-f0NMdCAddfV1G zBBuPWErRvQ9q~Q%)DcmK!9Ff!?$;t%dtN2#em(EV^1N1aISc;c78k*ciV$jny?4P9 zp(k@b8Fj2~VJZ4S^vT#8CpBpyDOXl`bPU^w5ygmNZnw2qqL^d|BgPw2i!MFW3wkT-Vp)d?Ox%D z&76$U*v9U8>^Cqb>IUI1%#Nm=4vxm|RO@ZB(T)!&oyiiYM0dQNGq*!Do4NXz#q9?P z(boFix4rIo$c7SM(_;SL{btK-!=gvgwttRT6V3oY?O|-*4c_ei(j12aiH;pH#(5uv zTwXmd&lg%81)zuRX=-s($xK2wKmflyVW;)vot8r zGv6#Ws_tAHH3HNbVlGgk!p;~O^KRF}Z&r@Ib!zj78c}t}#1?&b%fo8fFwpqyMp_Vi zilzC8YLJ{-EtiWF6Q?lB1&Xb#AwbG6M^cGM$d$5Gj*^>N)NO$3)(wM(AzKT!p?R*F zyA~b~2O{<%IPp$Py>EQj6pfR&Yh#DbT7AM@cfPfYd47+jB_O8w+CQS~iNtk__v~6N zXzT4-H8HM!u%rEmLn8yYtziGVLhcVwihI@rsupqIJ^KM}iQ(D&57P~FfWj0 zC&v)>%TlD?tRRFjGfBf$d0p$O`d5{HUF%JV-G~d-((lDjk31s0VdE)t!*_|@I<3-b z#T9vwLu#+osNfUTm)esdLN17T)D=u5t0Gn=!9G!p{VEDVBQD62D&cl+yIKR4&Yo%> z98(R6v#ZH*ono65NR61HtGN>-B?jSC1`&AW8da27xl}3a1=X3qq*Q07lTw{IQ93A- zr*wLzS?NNVkfkCqbxVb3l9$57bTGlw)5a8c=9j64n2DykWX_suojuh)IHp>XPp&4% zMXGU995rJKt_Dwtlo|w6NkrI{Zd8yGld4n-Q|U@|CatBOp0t+6^rSVNomp$TPG+s8 z&C9da(k|yY%4t9JZ059cdfIc^V?9AS?Z%!;o%U_dxlTL0_e^JjkC{#lpFN!~zD_-e zT%dGfx#;O^bCA+0=y0av(t%G0tE)(PNo5wg^ZO9(sC%-1VOV{DwxaHve{w!nqRifg z+}Us_t3Teo+Z@q&SX!86^mrpu%68h^eiO;QfvxxeGJ8Ca3XaCxvhEOjwG*N635`cJ zn$^SJ_goECq{eFW02BKHM;$>czvEei4Y9k&KCpMFwKckhJ^cJqVU%4_CBZev9kG6Bp;zvP38nduPGz zRS|n4GZ5tJr7D+i75-i@h7RQKFp3e4Zl)K_Hbpgj{Jx9d4FTB#?E}w69uSFYiyFZXNjYh4H8Ze^V41ju7vh9_~f)yRtuf?w)?bG?1&Uo zdqd!|I#mzzB9RATW#Mr3%Nu*kU7q$N)5SK6g`8G9?9Lsnbl6)4d{~5DrnVZEZ(ifX z^|PlGyD$@OHNT2>v8NRXxe`9+lJ;y{$8q8}vFC$2;`91xoygu_2#ZZOs>{M(NV1@w(W_${nD@2ZvI5 z8+RA?JD@E6r{1I23~8 zlx|NUIC7mAmMZtPis5F2@FSsamiUo?FPa28-rhW_dcH=~Ov#EwaPlk!kDh8998+w_ z=T=+uMXFJ{G-|vqcCvB@DDlCeRNgq`iD0grM8&PeLU2T;wowR<_#O)qJTk#i02}puRiJM87STKWUOf}MvL)E!C|AM_l(a zb4QCByULIQ-#B+BI0BtsJ8fl=_+4lL6)KMXf_#hI7X5S=f`5%SqMj0#h;Y9O=oTkc zKd=U}D_bEr8u5Z<(s=X~+lVp4hB&v_8W$->NomA*DYjZU0a88?O5qJ5SAtPFiHci` zmEgy!u$Kvr2=ZPDj+Yh!#CF zmPqwStaAe0yjE9MPD3GuD=QIgR%%Ao&5mLhF`!sbOf9y?HL6ik7&Tvtt%mOSC?klY za)*d3!Cf_p;FP^(R9s!qH5ihR03o=$dvJ%w>BgaPCqRJU?v~)zH10IgI01q?1lQmM zcMtAPrl0xVnf1-A`7{6Sx~tc{w@&q`+Esg>b1HjfoOC>CnvjcAV;ONI{>C|7#VDP{ z$|V(Nt+!Xa>Tffl=GiSHB}MCiNIA8@r!1QT<%*4FVM`T{939T9Qck|%wS+++)s-iq zA~GDYMhb=wIe@z%2_W0>$Sp=l;^3Dn)AeV!!D-aL!}4#}^x58q>t}ht0YebL%lY24 zohNO#&a>f0$!>AFE;~55$h@!1Yq_q(RyH0{%U zwp#e=WCL3zuIY|Q7ag6HSne7o*druN9K7k4#|zH%*9i4eSyqNrHU;}ad#dZ-%-*}> z&)z+6J+|16;ER1yemL)6ii#|P$w@h?65~QOk3NK?Eh`upS;RA)*N9(8lf4otU*EN2 zLg@mnvZmZIRV$*(lF#;@l;sc-ntM*twc+(^%nJFIxjQM<(~eaV>>VmKG$Shjj}jPN zJ!5dV$bQRE4*=qS^A%*dX`y-k4!5kDT1nsc3VxcW#Gw@+Qml8XW+UnYl_83OSQ2zfg_`6nwhwHNE@8 z1%@A%)CO}_q`K=%U2D<#YjBuA{Mmbx+5N*eqEN-?JlJu2z+ zBdn~2yJSnV%=tSMws3H#7eyz=%p=)y-H60{ZCDPkA-OQDai6Lzl5HaYuVH+;I`>)Eyg!sOGjbf&zRX&%Wx^8C8E#w zsT7^OqE{D8iWI}}p~@_s4{`}a+{nO9+^P!Joa_0dAOH;IliwMP?wh{G`HTFukeIEuO%YA_q9z=X!}u= zEKpeN>~I(RJmAzlr8(aFUx!7qV0{h^2F7tQT7cs}hoF69=NDq7WsO+0N65db2g%qM zJv{F!vdJGVrzH(t*t1cBjf)6`5GL=WeNszg#I>)W!Bri0EHNJ|< z^64~m-tKJJ%8~_zhtd%i!K=wb4<H6^$H@D4Psuj4#;y|Nj#%ZzLnQ$zc$GY7-G?&&RY-F4lY;ir zcG~Oop}`YM)2FL9fO979;!p^dx_d@6*BE%`F=(&B(6c z$TCM%48o6VeJqfLFizY*yUZIpbqirKR5+b~?Ic-!WPG`|;Zfcty^tg7VtOsCSq@L`(r>0LY8bk6NS73$#C z``dUpCwVfq4~G&cq3E8?tx#^S?jzX3=cuO?1-h3|!5+a)?hOZVCh35y0;LJz2+oB)KEacM1tCp9s!JuOK23fkPXSiYCK zS_nI&04*M>74|KQ;Ata9>9Lei2z$ylIxV)kjk*mQ1;5O!rXTDrc_c_I@-Gd)43n~% z36HnnZWR`2H`vXnXQdxZf>n`XOZJfW{v?K$&(KC(?3>CCB_AM+bQ|F2T0t1;`Ak>T z%D_53etMawQv}EHM%d+_SIhmZ+cz=w)Tq_VZY3N=x)4^vy>hdm8PZ6j05TOWW7O|s zLB`|YJEGK(d18q87v`XtPhs_9hN83@bqw$QzMW29ZUyvzz_ zs4^lCVtvh8Y?-+H%Ml;o&aMRdbhX8%6nJEP>rw>28xcX9rY!#hPK!lT+tcD_FUQww z6m0wS-(A){aHDdQfPv{l@R!=+lisFbuaOkM`YMx>6$pSVm=7b&GEgO`REJUx!^83E z=gjS;lg7jcxU-XDeS|fP{+pLW-B+!783Cpb5QW_I{gVC*(a`-H;HXh#KxNb`L{>BL z)y`k?)S!Q;W^JR(&-5(7dCqhbX$jtEa#&`agc`{+V6QCGChs4W%Iu{nxaAl|j%l$> zGDC5)6Idt7;WBO@4Q83;WV@NTDHmJy14YP(aWJ)oSiLzY*GOpcd~sg%!}w{nM*9@a z!1%H)x^=%#FZBqd<+asDGhpe;YFdUbyYcJ^R?hob8B6r{QR5bHr9rO3=Bb> z8rbZdY?GP<`jnPXUf~#l!%Q|JLkR+4|GrLSLS!w`0qGG}So$8JhZyFWbCF5Y>&m6~ zWqp*s?Ch^jKZ=7)Tap7R#pT%j1S}Rl0sZh`@K?_(l`)K)V>;MQk}uuU&LZ;Pg{9!h zF6#FA=V_t){}Xni7W#J0vdyxo6-rl8AfNnPp}Wc0#8TGX7WC@$D>2g|ESe zS`Ooy2EEXxIhK(+RrQJh*I=>L&VFaSoHry@#*W-9*WRMC z@d7nUATR=jI3HopMhMnskj|Ba$y+00Ya>Z3ZIT=!?mQsk&ezHunIUX;VN;(koVuZX z8}e)-vv~vXa4*UUf+!La3bTLqybRbB&lh|1k7XJwf20#u|ID>xs6RODekCiJUx>2_ zY#T-P{=u77xad1QYacmSd0muE78D{@6)@+qOFwnw9~*XBIE`4_KVNM`;Ne1r{=^P& z?z(8RkQ3~+N?%@0B~mpmn2n0CU^ne=#ZgF@FA?7uufoYSofXcBp(`^H9Z#kL^~$J5 z5vSw<+U%{*Z0&lc*&E8jlN(K6D|Rm37sKs!tb1)ip2NM`K6@;OwcU!I@o!ZN47GN% zi4%Tx@o>SrBRo-lhSL86tKF8CHOFHI5Yp>^{AoP%8)id9rolGIs9Ll;f|qzDn)=g# zP1?wBwioun%a}3q&-~?7nsKt=rP5kC|e&N!~&!u zUt)Swsm@OS2LBz=tn?g-X=$sdiyV&=BTFAh*&(T@Ie+pM+9nprJYUDqt#<&I%Vy^H z&*IPF0_^mQOO&lGShEmd$8a+bq2fUDW?Ih z&S{tBc;+5I6DFr4_MO0n|5<_Y6tn{@Y?c^Vc2Rbxr+t!i$@sspavL~s( zi1o}~`)wyihNXEil*OR)fm__%w${HPa-RMu#8$JmfY;_%l7aFH5*iSZLNKs(V!;B# zKo+pKqC0CBpjuvp`;9{Qm&zoSu>uw&hUqFPvLfr!nbAFUzqGqTIiIjJsxcXEE#-o& zPz+iDWw#1)Yy9|3hTWcR-s;-HT-@jw#72TEgTuJ2&?mr#^p^)zXBv7nCW4`01>iXM z=v%9f1e~mNWhtkk|DQ(K!O=^!drSM4n}B?Z3h;MI&9gJ)xt|edQ|)4%%Q(#`(=@Si zVK2{SqjcbAs)NSADMGUBnV3@H5S#vFU9lc#Uh&C=4<;&!9El!s6nu3$BR^cz} z>TO5rCfV#cN4BuyXcpR7qa=3n6+yvVee7cGphptiE~5+?r&JMazc+MmJ;`vp$enkH z+~IZwILVEgjX29@Icrms!3EQC6e`&ax4#bSlrSd=oJEsF&|TC{l#$e*y{fqDA7`$htIVcL=Y4cDYQ zol5&c_&+T*UBt}c2tztp!}A8^%} z{_qi43@lge`$HPrsrcgMu6APw$w^*95-}q)%E$fpnw>RxmlZe4d$ZLuJ#pRxSG!3C zZ>#2AflJ+1^F88LKpdejkJ^l!lwM5p09^y2K?!)(aJ}GJL-&ro8o&N-z*JZz&+)r( zMb@5;_O6>0Z;_Lh${HzAKA}~b4>Z1edIc0BYCK&$e?-0$gKov?d-vGqVQ!btC>RnN(u1BsyO*7xfcpX5`WCmt6H8A(TfRYL<+_FZq93~(a`$mb}c65 zT-4|I$0X$hHC&b~U{<+6kyHw4B2H?}<1kS#q`1xC{t zBy-E^Pzj`oZ;X51+zE0_D^*YLcDK6wCNt}U{bt$&H6U+NQOrLaJOH-@6&0ipniD9e z;$RH%47VXsb)(td@!RKk5V~eYSGpL{W7@m}R2o!IReE`}MIlD{L|9gW8wGifU|JT9 zcJDGCpTKTWgdR7a>}YB_v&|l?4Ic721AYYJsafb z!1up*fL<3QQ6&tMn^m&GJ(8f6KzjD;3Op-z>AwehnAURRP`N~323h@Gm1emMF9%@4 za;+c^5Ox|raWxtj(z+K%hkX1cu|R%YL0%XdYf3h%fX!;A9+g3wsNTz#o=CGhl7v_9 zI=%>&;%o<{xekO&s>KjXD*$&1=%W-pq|`*Gi1MqpMF#hPUx2+&3DRAm3N^BFbk@Yw zEp$#;v_n@^De>4iX^Ma4{9?HVWa@|(m>xol0V|wla@AC0pNa@<@!;sDy?)Ym&*%&i zQjrqsO}J?vMx;c#L1o|w(g%Vl5Dvm4Q{)Jb5FtE*_n${>O4Xu zk#e3Qw+PRQDO26hH(`@Zoq231dCRcSC2NyupmBcKsT+>Y7^^@|Q%MJRNQ#}w$4PzA zj^cUEa($&+%3B1|DqH}(uvARb)+fkNOecT2-LDFXABd#q1?01BbkK|^1c*v~vYs+u zNEj=$(jADkz@;@~%G4*7Ug%{b9%9%Xk>Ia)4SQgwB*J6rHNDE^j&Tkf?!y*vmpVUX zGJw)n`HraO2bQ0UK1#u}%U?bF(^Bjk0>otvR|S8tK)!h|v8F`78gHjOYdx<^6Nxx+ zC;ZmGK+)+;zCxPWuJPSB-S%u8(-*z>9 z9PgUF#zyv<7|%}0QouL`#8(MV$=brD_baTO4OiTIZZ-lXgmj)p(AbdU)ki<$#+U-5 z4uW10j%HZ_uPE;opGbmM(wGv`%aMl%dt2|G;_x+g4xv}U5j{={7%wd%R>1d2OkeV zV)G-r8=_|}B5B`9@dwv>FcG*NoDTT({`qBba%eA7_uAp1046Xav<{~<_eBQhBpa+y8Z@WoqHpRz=H0sT){y73=zxbZm{&iAhBC)eCn`a4gpQ!1jp0T_P7&qV+%VB2$z5 zdz?xNU3mEiT*9T3V_6+oJ|19eTf0E}6h^K}J|%~n+Or7sEaFjz)ibA1{3*)isZ^fb z+OUz2r8s?SNUV_>zOQxilTq(J!&mt~U3qa^9-u6Nx5 z%@3Rp8V$h$Om#t;fgQUxb3gG#1abJb*%?MWR<<`2eSc`hz*6Iw7S~bVi*#c24*y%k%Gk#P9dHIJWh2f zFXT~>6YBD!p~s|!CRxUS)untmHS(M9l;iU+#S;U4hYYBm_b>^gUu8f;T&f zN2`uAPse_GitY>41f1pnb^f^uXRcXle@I#4i|y~pbEC99Xl|>vmb+d0yL_^y9K9U- z8NZ*rU*6`HjnQuzIXlkH%Dp=)z(p&zwNoqlDzUty9ZvENq=}mkHHJV|{puASo@WDy zsdH0K^4=<-_LDJr6J_V}nv(_NBw%Aou57dFWK0jS@M1dth#?6uNEa7vtC>1Oj#k>> zBiQKaWaA8F)PGetq92F3*09giwx0j{EH!!&UQ8qx!<@36h#+Z`ZL*R;zY+Ct7cQ;o zyDkJt>ybxt4bO6uW$`X`E);tHQCjT#WjgMpb+&nBAd{duyNe}81d=#&Vx)4{L@G>u zfN>ZiFz3V5(dzIrZy=2npSw90EMguuW=q1%X!j`hFd4G}_U3tCD!g74CIp7@;rvubn}iNP z^OoL{x^(I-fSuIHo42@v7(E%)^b1>~HOX#S>6=%OlFyt~wWOx}^-(X6l{8i+WQ+6* zc$BXZr6RGfOg&Z0`OKgFGmY{BTeag<6`6Xs7Sd#FHzgL&{cg>a$%RtC0t4Pj!%E}x z`ZGQM7JJav>|b|wihDut>{gC|s__&?j>%j6bL1S9Q^=gwh3DTa%*5fjY*$d0{MPTg zmh2NR(#Ox0cP#@aciYRz7v5VdowetHkrl6Sp#k#&kH}TiTl&B@&l!}#$X&0Jhu8+d z`g^U`HE#Ewt(!jjZvv%N_XN&o9ez}G$O9NI7T?xo0DmnWtwN`9b0UR|tHgklW4E@5 zJ}m#5Pl)Q*&PH+)P!#-Mvq{5V>|>2l__jr>%Gij95d+7P7FDOKcGt6uF!lD_JnD%5 zTDHV(^mzeAr<7{c)yPeO^9|ngdYp}vSmPoIVW~EP*bQKA)ECB9SHV)G#{}zSfW;N$ zbiQy3tkkpq-ip%xN|D;kZDaU2{Nyaj#=0Y06VXd*g%9(bM#FWi##dYQWW8!5)*-*g zZ`n`KIWBX%!97HX7*t;^IUr}xZI)3O=a$oW&sLH^VWuQp z1!-7&1P0NvQCeYwW}VcHx;|8NStx9wqTgF4*sf?p3TSwKZ!Kzlr68=6x@;QO%D9}; zu^u}#Eo?TSW&Qo!AvC${ScLog8N&c+$G%Z&+}C+F-Xu4g-Fvc9!AiV3mPqZ0sYpA+ zHD19r3eH=+F6H`O&RT^odAHXvjbIU5C5$4pJB($tgZw_$6V>{NM7P$=NhH_Qp!NU!*!MR-nu^o(mE}WW+hm&bR)jz0sfPBg?jc|EyP= zs^Y}4Ru8ZH{TH4-24uI1uFXxoaU892Hu)S#)wa_|W7n>uOxeS~wAq*M?j1{h4co~e z7x{btbl_zSVwHxiF;2PfHE;AZ50j`SwRJ@EuAvSChy6b%B~;(?=^Hi1?0j$Rg2g;| zmUJ$KNQ(;|RKcniNV5#hX}8fpTgPe-*LDZZ>@L%B0Xvxtdw^E<>C*)*3gfzR#AxWm zcuiJ*MU2SjTZ8ign7=>lYXA1A>};PftP5#2M6i|w(b&>PG`9Zx_qDwF57H}8wD2cc zx&<*&AFxxqPJe1m$V#o1ylCo8=Gtn|v4r}X>RB05MawwPvgHpH)_ud9n|sZ8+KlXJ z98n(T*R_P49JVf+Z$!&Q%mWzMLXq5} z+4SGzON&jmim0Ev1(e4OJdBFgYRX01EOmywe^(NnXBbUx^R@mu@!XULJYI+%Ogb)T zZA@~Y2frypb++W=uLM^lOqD#VJJh?qmt&TsOBQvrWBR@S8Z0%Xmrs{UI!D#K{JW;g zaI-(xWr=ipq}_>4lRZwF&X_lR+l88(XlT|wmpOI$yRTt*blB#mp&PNzQQqauBt$w4 zoi$;|+M#Cnr(!%KTbfIF;RmrUR7vhZM5XXsNT@OHq1EJuJ~IEN4B6SZp084^ zBB2IhfK9#ICOqc9nyQ5_$-?a$6XgL5I6+l2E?uO)Xd{ZUa|jInb7?R7<6S7HhsvHn zm%}AtE|{~A^5iAp@T9x-5Hl zUK$gn+hE;)k9o~L+>&~C&oEtW@2I#@PgC3l*K&y!)HHQp8Iovq;?lA8*g(N_5N?P1 zZ}x^S)^*_M#wwgCZ)~k8wcM%WW&J)9|I_IKC})85*uw2e_V7pWU7N`KLmDG#mF=Vd zaeDHKAoN(s#(3!L5fEsH+0q_RL;7e>X)^egxZwzN(VJW5?p*A4+%M>U(%aC197Dt-ZJKh+19>AQLG^npi}U4yENw*or(j%weL(Ktd-jM#m7W%8*vxRKUqU4 zE!OkFdb`0>x&TE8%lStg)z_E`osF+)DGUcF(qH|<=sv86RPIA%-t+z2mgKO z_CPz0)9({*sJZvEH`!w)U7Wkq_txf<*DQ6oO^4ied!D;mv39aWKaKiH@EskCQaS(B zpuEjy4(oU5Yz~Q;)c86=9lV;Qe~ZMf?ui}+_x*r8ryPNG;IX6ow*xrg{=UG+t*U^+ zU8k_${a>N|KJXY=AR-J=z75DIgyA@J`eaQ^T(48pUWL$jPJwsXqG`vC@gJRZISTvE zBf?YkFZ-i8#IMc&wPQwELHeCXc>yrKj6JStskua*+iaQcXuX_+F}g>e3|oe{36IrQ zSZ(hBD4TF_)b8M3QruMSOL;6;2#qw)afe z2qKk*nk)r-6%;t(sii;G?4*EvI&(}s8}bM-XOBK$>SyBfbAe*#cOIXKgrTekoM@S3 z6;=j;_U6sp%xcHm_Buu5b9Wt9BQm~}Z9QDv^zh<1fqwK9SC^knPd(Kiu_I9dPUaC{PD(l!@4nInaMZ%qno ziL27Y-#>IcPk(=i`QulTW#7@lB~MRZx>)}C{-Ho`SAqYup#TB*cfVZpU-`Cyu_usJ ze1d0^+egr!26kyDd7p+U?8Z_n4(R}XzO}|tdx5%798;Apr!)|whYnc>Lrihx-1GF_ zNwlOlox!WGA9TMn=>eL0I&QW#=^R?&#(h(Q4t>v68^;o_Qa$|CP(LSO=Qw)$fYKi& zZ!}rU{lF;sgxA8O5Pq)^xqn)%zx@u7#KN`Lr|I7#R>f3`6 zbsPG01odo~U^7uBhdKn28Lrjs>Rn$K#84#-lLsN1RX$138FNm7&@X1CmtL-N3?%6^ zr;>pm@e7_&@h~y%Ml>w#DL@fCaT``5>u0v4&`zA~?~%Wai`lW$kM+g^LKAnjnkH!~le5ya3p+6E;XmkIH{ zMN5{LsXEqpNk2cxx$r?9v=eMm>_fdfd=_vmdB-8!&X)Ky8O7wvV3TW7&~bOtfXL*a zY4aIT^AV>p+!9F{6}~5Ba293b8ahUbL5l+kv&4zea3h`MC6*CmRx7bweI6~az0oX3 z;7TzBt|Xo-A&@tn@%X>gQ$r$s_70<=rkb(pll4Sd%Bl}cUH2q0I9aFt`z3y+z@j}3 z-WHX>Y9R9FG(U?lWfwT^&M>xn$kQFqtK%1((d}>Om}^oj@-E zE9SQl%9Z@r#FFpKn`orc427P(HN){y_^w=ZPxqTQ!R}O{G?zcZ~QHrs5ZZjr2v0 z@s&=H2A_fx3m8=eL9Td)IQ-quYqOTad{9pG_4?@`O##ZfVTB5+kY)}r9AfNCj<#r= zeBP^r`)JlVv{L}GZ@xlnRWgNq|2B+MU;CXkUsG+6To2}P`UryU0R1R&6kamwsz5V# z5K}Vzt>-7pAfCV4sAG4A^n$eBxLtr<9n_PquE=$fC_(IHI0SKrT?l)bHVt2;UzqhQ zCQAFG_g!6Cg7cp;HxInS2<)C1GaLFlYH{D}(Ig;>N_FyjEEFe80<8=6|LFMWPr2R2%JO*ny zbd>{8Ab@g=Q>f3n8eY92S_Qv~SJKB`u(fn=sEH;7r@F83+r(o=`BmO;gwh{2(r`O< zyLaV1d3yUyVF-Bi$`A-BH!)B-gs9AzpCrCG>3l-dg+)h?uiRZ-Hs0-Uc0R~9nr8Yt zroP0UH*%>wvh~q+w|=xPa20}|ZeXYy{&JX#B}albZ0QZ$R#O@^?p5R*(|SD`31i$% zuW_3VY$?GMh!ac*Ami; z{VriLWxwVI|FXk0Ud1f-^@b<=zv8tLEvmi1d-cf1ar9a7MlNvN_ZQ@t6!Yi@I_mOq ztX$PuYv$JZ6z9?Wxq~K$G|fFj0(%jurTBOa(2nR-qd-zu9ly1LDmG?(pw7H5s30_& zV6bzXFG_kRi!vHhn_pl5Y3!wforScod@DOG8_}7@<`&mpLTABFKT(wXThzmlbZWo~uUEN30$0nWea}CP?9dL%N@HRm*`0>dl5fRH*9MrQ zX0~LMrTge}Av0C)iI<6BTSc?SMz96%%T#_*RGmfyY-YpM zzKHJAqNT=~l5l^SS5qSIXRt-D#k2m}N#jA(vW}aCMJG@GT~v@^7?nSaAiFOAh{{v+ zP2xkvp4pVs%TJ|@d6V2p{F780oaSfwOc{s3N8r%0<2Iekqpfh{^2?D5&22yqWBd~3 zh5YtStds*r$@cDyltU$WNZB-L`Txs|#7tFZmgd`~@?m@5{A=dreuK&__T?86tHb+s zpt&uN>m$Ek^!6^O<3pokv^2-^4Pv{BB>^+a*FS7Xb-B`>r_INV7j49~&UX2atL zxQTq~ZKJf^hQ~VXG6r3+5K^-mTN3RTH~NH{Je#}*!1%*<0QpOUHn69M!YYp+7S;|b zx|!p@eUQR>%XGt1Bd%3Gzka?14~qB@?1|UZ3Gf^%OO5m~k^PQ)8(dqmC=w;_BvDVU z@(GC0=W-$Rxdu@c?@sPeuuFF}q^MpsuZsR2 zsHe{`avv{?Cua!-MPb*X;wu-CqaBT^YCdx&g7Jo8Kw4gIcnHkU7iQ*A-Jn}IZ!w7b z?#L`U`@L{?#4oNi+;1QHr1+%z)oA2NhY4Ij9p+c&4e;0jJ5ct5>y=w1Y&7-Dd0i)6 zJtGQ>AWS|@?JBD$*G`zd%yeL#f45l`9I6yNJO^K)Z#8m>f}ypF*`iFp5gO z?JkL-ULXEc2GoI|F&0^GblTAXT8xl|!K*(OL6mBTaK#pl zymoC3Us|iGq1jBlohC`Uyu#Pa za>}wj@uh}+dZ&HwI2B2(RO>&+mTLDd%&s=6)GH|z@GC9ME|SxkB3ElZV7b#HnyEXu96&p)0+A#livi$c_`PKKfKnm`AzSy2aWgokpxjSOz$|!G|-WyY_-KamJ z-<8ZI4$uytNcJLHa#&w3ZSCOI7kg27&ok#f1Z2_*o&EQ{(s~5GQ6s+zWW{vi{ubZ7 z|K3qbo4~QE2Yk9&JD4RG5?I}DJ!I*8er_M5!F>9ugE|g4Pf*}xk6@z;AYi+tHv*E6 z6=j-Mxo~xaB1)Jgn9)4|sP|U^K&ByUwp@fZ{z^48GCmiL$sCC9 z^Deb4RuoMudB{miOGG5fzc<26o~v=*@P~Q~&o(v>g5+37jpwBOiHCvwx4U5iddAJm zjE<50VHPkC7U5=55C3vkpfV<*Xv84Rtwr_Dv1}XtQZt4KtL&@Kc1iabmWCEqFjy-Y z-9RfFq>5W&OUdBz_RAyrZs)iDQ z*_d|;GNZMkoWn%T`l*|VM5%Es-==iuNf?!?JTuLf$`=Z|S8A@ALQCNTpdxBO9Jli7 zrU39rjv_1lh8=TDDKqQ6U(xY|wDfd;v$@~mS z#|2U_WK0-t6rj3eiYOaYzb`3LUXs?EJ{g1gU^poOIB%AHemX&X-hxT$KMz+lAe3|X zz3K=5gHNXL(<8^ef*vb6tG2NSy(<-wfKxQzE*3@l1nF(+k3Y2U5;8VD1IFrUvsY|y z*I{0?7aqV0Sd*yi(k&sIM{T#vIAf(BmiNO+G!*kq7<^3Z59nU|G}Lzqq3NXb45{#V ztDJu>>KImX<57Wm?VFmH2z$)ug`(!%UZylNZkibA?Z^~Jp*Ht@nsL<{8bAvf#e$#^ zV{*QiqF#I5sLDxo?sRiA7*QF zYDO^^{o#ZcR06&qh!fW4Ka2-WLY9uAirz;uET881u5guwiNOWO8uu@3?H(BozW&cT zI2cP?oly5h3^?i1C?7{;G+dDe zU(eGP+-R{z$!t{zR)cpYHDYM{@pz(|`_`M}sz>91c7odkwuq945UCK0NrJE})F&h< zPcF}~#4sXu(`Tct zXi}v|)ceCcWgudCS%!QN5l`0J62fw>!>{I%UYOCqt;ylws<=z$@uLim&GgkKsTw43 ztE!`6*V3Js&+~6>=mmfAz>w}0K4!pT!(e~&>DVcp;7~lC1&?E;QrC^ByUXTzg~Pe( zylx8n1ZJK@E#B{0HGSgRQ;Iiv;~OtBPaXY6b%o947UhaTf}CF5=ljJYb5pxikT=M( zhiOsrx)T=sXY$Wez20BaJnk2^iUHA77^|@G#{=gX1WDbbGO`@MAWwn0q1^@eV}Nv# zdlpgvLS#L_m?*Q=0G#oY&$`c4qbFV~0`y5_=_^B`H8T+syLLQ-USA0h8fW?63kn@WMUp@?8#y`l+SE@cWic z9cl(Sm9WDJ*j%QkkaKfGB#4)>M}sZ$v)9c_xFT2|Frq+Dt_RIDg@~x6fe^awAJ&bM z7iKe^Y%D7{Lm#!He7||+H-QouqkKob^Y3DnRq<}AZe*NKneg_$DLAWC;O)^QZzchm zRjOyl$SLXHe%Jhq<+6cL(tRl);OV0@q%sNJ#B69|)p)WMIRP`pk|eZSMIm}>-i%+e z5n7BJ$@u;1(*l}@xw}X`rWd||wY<P2^R{A;yp zqQX(my>VuU^%A3>2$;i&H$#xamrW0l;?!tzHKTA{5wC>fdGfLJl{)6#1;2vUsy#`L z%5fCm&COTn2V}HSlNYN!9WPc;Q(Z#0$iVezB^R`R2lk_m5=lw)Bz1 zfpxV8Oe@xmA5{ytdnQvGM^ULLMkOpAz$l!26J>S?-o4vT2T@(S(QUiLsQ;gnNh1qY zLE${RzX08;B@tt|m&u}uQH?&#w@k~diO~XaaieY4wC7D9b{g`t*J+$g5&f2o2k{#? zeON7=J4>3S$KSz1kgycJSg_k^_!By##ITbT^9+K~{E|nW2e$=(C0!&4;z?z`zWPzj zo4*GtYz8EbD}{qU0X191XE4^a}cQ`Pop}i zJ_$%wM7k)b3MsG(rytcJ(3^rVX3~H1(bu06@QpG(LYfT_tkx$F zt*xeILGr}hTE;|?8diOx->DwPdue2!U|h}oi4C)5ca$37$l#mvulN5ROq744yLH{L z3wh(nzi2dfoUBE{vS_e$hVzb5^Y+CN@P5-Xe+?C)Zy$H*A3H}XKCO$;G0ENq;@N|a6Pd`3eX|O#r!wQsv0Z6y9(Bh~W!| zx#vqRp1L?HFQ=owG{BgL$eVpxr-U>ld+sNZzkZ#PP9V6|$1TW5=;`|H)(WPjMu4Fa zq@vT0th(_-U@T-VC(rk6>oXth*dk*q)YImC+JPVQ;@2&i*Zp&y?_J2&Wp>bIUH`6@ zPdt5Oc=%anpbAv23-zjEKS10_c5!F&bbw@>kwIM5&F_q8uE*Lgu+y3PfEn&Zy6s(Y z?$-<>O*QiZ9!(=n-i@WJ9twy?c#7hCckv%v)O7jH5*9=KWyG_8_FPT!V?aG08)`9{ z&)c7x0^&k1#Qqsjj=qOJyzRze}* zFx-t#Ut1|oBffY9e*`D9?R#xfSOT7Q$*bJ$79DvAjAeC=4;x_9wOU{p4tTubVop&> zY@YnbvBQfBJ&m1d*I?{Ymdq9;&i3(O<5X%9YM_SPX}B9ee%^0hxmDfoxU@v3U3?lv;h5N#BUsi{d%!Uel7vn zpb*Xbt1kYa{>OmkTvAn?uBQPnGs%y8$n3z?)Qh@%>$OU)o4ti$1>_7b)k<$0#tVhj zJ~>}%7XgX}aWT&BIc!)}HD3Q;h2VjkW;^J9IP1RT;Pj$d7KiX=SKkKO>6gdvJ)bs{FKy z0f7yEC%khS@}jDL`m$x+DdI$P6V(%}q2z|{`VH~^CDNPO|AKmp&ZrYS*GIS=*N^L;a7!%2=8HoC=c58N9j(qX( z>E$}={rd))J+!RfHE-@8N0|UQ%H)qrc?Ji2))0G&xA#D!$eq9?k7cm1nVYR$7WodP zUHSdZ>ng%!Y;7C6fxPu`7DHCLKYlUK>8oBFrT{yn@nimI%CfnKuNkY@<78s~e87`W zQTg-l$F@E%o-V9-xvBUEUi_$nouH_;b+zC0j5o16zO9<@=yK5~WZ(N=$42+rwUHfC#BIwJVe98dj~;^Rd(j99#4lA_&JTP&dADjbqS^M~0j z+scmO<_%s|+HdUpNUtia;uTlW>#v!64|d+C;iOZy?j2%Iv9_S4O?$pqw#66yIH-w^ z1_PcV{GTSiu624Dr{G^NTpAK>Q=6s%#u2BK+1#`ZpKhnu8tK7CE-G`_grpuF18=*z zx~X0JJsKutq~7sZk>A?>;H)X27R6kFiX7q)GYs(6j-4m}2@)R>?l^6BZVg(AWtY*e zvvazWI&zqINXJbt;BZ|_{kTQ?q+y`8KD}=3u7FXL5twtgCVKZSunl`bVI5P<8|pPQ zh!S$T(|C#f7#2guOYtJaz+4FS?+zSvrZ*bZNWuh6cqW7o7t0g`5ZLC}$>?u`a>c-n%Hf3hH;;n%?>?zO2^NcBl67W)im#`FbIY59 z=uam(pgb%G6n*n|qco%^I4x^>!k;Lk(@)ZW-7(!R%Jp#T*qDRZ`>o$U)GMY`h%B4$ zo_^>0Q#-&)#8eio8&CcL!`pAIkDqTCG>yD@%u2=a%K4k;p+V!L4i^b#Q^k*SF?X5P zU#_GlgSg+9Sls>o0L>ua;Ws8U9<+j&gdaK*P5yaLJG;;RvAS7d6z8n`9z)~@^}SF8 zHCNgCH$&$-mpAa5d|&zpKuP#y6DDsaH39^3o&8$|FwwJE8MFK!6bs<5^hP>$FiPRLwQKSjg+vhaQu=Og%(r;W?cZ_JO3#?^QwUix zXem&`sJxoI%_XaWT50-QV+F^1JM@(vTFF;LhmG$=Z)2h^Rx&D=4v$psbSZ4fw$}Z( zB7Ye329VM@zBduIa8WTN2X6UqXuoS6KFb|~F2CuF0E?e^ZMvNI54=U2{XZ!C>Y%u~ zr_Bhi!Gi~Pg1aOHcXtc!?ixY}?ruYHcW02`?m7&Ey9_P~f$V)h+3&aC?$*}+F}J#I zK~42J_fGfeex9c%%l?X;nFmmh3v6#fu20X6hQ6gM+pX0?a8~vt+;Rmf3sxS}P>42X z+boB*d^P>~V_dQy3=zkjRfI)5a?5D6H`}BAT=F-%98Yjs-x-r-lC+}Br&0DeIGv%S z#RwvB3s*$;DIVwFqpx>q*4CfcRr1N6$TmDPCEmWaKYcW=D*h;M1Wd59vpHn(Al zwVozxL_>AWqlGaRls`fRcaX>L&AoUjXxJ61D53*TM2$sWh8fh{3I>YCikq*;QDU|Y zkYDZ$MD^xqqjNCN>O$TI1c}Y9oc)l1^a%c9DQm75>x2@n+b?bUKeTW2rx3J$+)3F` zUB4t#%e9L4*=k+T+LvB;Good8h_8&ewypk)v(}vee}#jUt5-K*%$XM>WT$5wG}9hr z>iW!ugD>b(dC9xJv;DNvcxtm56Z@6FmDpjJ-{~g6^)NX0TF7_j&iI^KTA0E(uj=tE zQsJC&*bEsNsL`@yp1&}FnkNs92c;^BFnPv`$EHDZ|B@wER;NZ{(GJHp(0-X2Uls2c zTOCoydh^Sdo8sY3!1T4sbmKkO{=KKq#$~`>R=_(cK8g;*aWa?KH5EdecL#hV>4zhh z6#TVa#@9hvC!K>*>tA$U*IXyxD__I&n0~s8k&>D~@h)sv-vz zk=^_GUW}WRNV(;{yODVH?o`LisSYnL!N=&fd0Zvsw5zsF=&R1eRLJ~C{aX2w>pnDd z7)>6l@mm)1k6;dMp~{$`vx(9yf+4%TKi7S_M@2WlMX|Y0*K20{=p?LuPVfx4M8=7Z z1x*gkI)~L?IGPJn26fySy+s!ub2I@m|A+`e<;di z{fZv=wqYgK~r(LUSs~_)3^}kWa-OjpQjS*8cbbXHF6Wp~FBRq6N z7J!hS__85VQc#6NUi_`geD>2sUw;r;vhsMWPA6bAx$^@hFZVBtE?e=aMDDj=DBxgZ z1*O|NMYTUH(@hNpHGG-l-gYQ)CQl~F!`gjgyyWwnDfWWiTsmB3Wb#MhPyVd^$GM0& zy#4RckMVCBhP^JMiw%4q$V2CJ)+%_tmY#&@EhMu~kg0eBYkJ_1JJ$_uKW+iU_B<8- zcHI|&g@CTYSqcT|9bpmXQ{$J9Z|X&nNh#5*BnBb&*MELH%sAyBvkQCeo-RjxTDfcJ zx7X@=I5q~)Lb|e+TN7??Q7ax+T{ldVq2QL7M%&@`iOpP`uX85Q*6!SclsEX%V*T{j zK1V0DmwtaX0}D!-P+XgzA#wU=E-fnzej9l%87N?8pyIKYm*>b@6Cf_z?h}nIiSrJ- zbv5yHv-RID~ly<*?km51=C(_%#{hupP_Xm<~$s^xi{jI|anLb8c26Fe%v&B*6) zkXMid7Q-eIIJMaL3tB`m8UfxetT&u82P#QXGQpj$+jlQxpTQWhU74e1o6}_RA;Q1qQIA28!yF_&v8_st5l}xgSny%6cGY!nl{G4el2Gr z37j~>IJIYR2u}0dd8hohR-ZtUsL;F(NBrJ+&*@w$375$>w2X*8S0>cQ5E(8|6=n44 zC6T33GU4l8DIdcF8<8%3?5nSJy=kD@LBnFs_jSH$5b=FX1hrDnZP1;K6!o_WC(ch^ zB4f{*DNcr}J%}p!&;8TM2qI%XB%lgv)y~!eMMHLD6*ce;#_O#NJNX==*tiq?lcEoH zgZM^gx$l^`QA*t+ezHIfrQ{Wsi!Z#>-!&Xy;zF=H2|WlJXcAWMjENUTSgonRVKO~o zr!JT)%iySi3mby|v{PqN%w>UKTc9*c+||0SB7P#lyUg^a zdJF-ESzG)i83qqxM7~+PCTu7KO>?ryw~12#LO(bb%N(da0@N69v}V2erVA6uV^IVr z?0}z-cVrq$fVAH%AnlinFIx>r`*q>bS_0C3SU5hG*_E=kM;#LuG9%mff=Q!sLwnNc zQ)%B__Sg^{(^B&13oq*^-!!O>rwY_4dZGKA>d=Ezj|Jl}@Lo}D@b|Xc{UyshO`EO1 ztC>l#^wo=LI-Dc%AGc5ug^5{A)B$J+fH*}w#I*g5IC}H*#Va+{Pd_nmQBOa%&cwgr z=3&AIntqU3pMIST{~-FuJ0bd4MnkNPG|@X17U9#gL1~N-91Jh5hMmwZt%gFR8NJb< z&7aj4G6>IF%3jg$yICMAZPm<>V(Wxlb7qJjI4So8zd_?2ov@Tn!+&>?)griR#+K@F zS%7U^bu{iREUop8#|EJQwB&EeAhY~t#PE?QX=U^nd$Iy!kaKcmX(_rezGq2~j zLfVEx!(N>4qFxXVjDU3osm(;1C>9B2p=@#(M8YM^96;bpsNu}G4*gNo&$ zLDag3%@PRci{^7hdn5fm*vsIrsR@*chn=?m<6_~glatoTYVsY9IUrJX`j1G}Tk8lK zE3&WAy~vXCUSG>C7*6HAmQ|?1_FRcD&l(FEtliVFQ*6_=lZ>_%A2bMM8(y4*mxbvn zqCwKg7&TD?4bN@&aoWmO0i%VCT7D3)j1it&<&X7RZ0{|Chp+}z{5x-A=D(O9xA#JB zzikQaF&2FAvrzL8T|-Ht2>qskt@x_e!JUAK%_u$W)Z64dg|4CYX3VW&XK@&qa7&Am zg{)fIlQ`n3(~x(PU$5x(7*Js$<1z{?wq(tOr{M-D^`z}EH}&N1QnNj-ZQr<^T{QHB zOrw1Yl6vBwDDR0@s9Cxq@A-=MA2yQ2%Z`NDRW*I}czIJh!}1`5I`~uRL13&k^Rn(-buPy+Su+wc)tEkAsh_J#RCtK3)Ia2Mj;oZC5Nl+K{g#PVPP@vhE` znXN%fnO(aL<$`NlGoDzd(~M=Ug+({~8)uh7tvZ6cvdcBrECXMfEyD~rHN4wH$Oldh z9($RUGN?y>6Fdjm<4Zv>(XK|vSooVe?;OX9+}vYqvBI;A^|rk4LlSx32hel=qFJx5 z=i|#D2a?#GEBV)tdUiaZ+8(k_$~vSRilh(XEM@~DulqL!_%Lsi*%zH$HnR`6OrR{# z61Q$%a&i^#;Gu{-0&?f~?s<%DuIWN{{LGM1M-QJcu>RMOHY#-Eu=>V8Pp59ETB zW_r6BC`3$FU#h$h4ujl2@UEX@`Q#7H`Up#&*zT{+uDeWqf-i%vcOQ)oJ11~zzP_>P z;mxJns8zR)xqDnBp1hs${2tg7kxRe>YcHx;t97u>RhX{BiYvDQD0yA3slaOd>lx~| zz$qZz^3HNsyNKhyXAg*!AJ2JAAX#DiMB5EhB8Oo!6WTUGzIQ)ruDRX^6QUqz5D=@) z;@nvr^`Iq@M~W8O4w^~l3o1kI0ny-{ZtFto*`ZvR7CX5uDQAJM+QdJ&Sp0qr*MV=J zTsXa`X{&&zRvf`7Q~HdNpBI`FreO_0$RElNlg zp=Rou85DgI$7t@PBvRup7txEwO^3h(Y#^s)E9Hzf*=((gJgmumH3}ePKMMR6EWu>t_Tdm-G*M6f|9N!O$*hf>Bc9J5@GLYS8q|c&MwR_JazTLuM6BMLBc?3{%{UkyHKCrrBE+HW22 zFyDdiGV?5hTu}fh23vresCJutzTlu*mWE5QAeDL+o?>x(Kgb6DZ@y_~`AfJKv@_r{ zWcd$OV4%I$70#KMqSZAjwH)u(d#6xYP06MBQ!62(g2hH(-kGJ&;OboKW=F5DLbe32 za;%ufkwzMy1;7&k5NERts<;dn6!szIZ{G-B7GH$_V8{Y{;Z7RGNAA~LO1kfMw9L)o zO#xa5S!wh#xKIsc_Y!b%;5gpS98x%bhnkJks8=xGWNvD@myXJY!Xrn}N@v)98qNwj z@GO$OBGXVo&ohiCs8OGyj4DJXKwPGYeRH%W!*QG9u`=&_jHaID4D40wcikrm_g%1F zv0Aa9`XMWxv~AF~aP!=sH7RG@NgQ!a1iQN~P1`uKJn$UZpwB)f#{PeBI;V_ z$}>K9RU>%dbpxCK`JPqt0Bz%ad>LEi-qiiLgt;75=1KDZb+4%Gx7o;r#bnVZ*+?&0 zd1QpPJ2nv=M9=k^eL#tYsPz8HnW$~v;xb2Z%> z(H#sRw(Fj@->Pnr?A_#Z*!2LI%G?)B3@F7(!yi?6+;15vTS?GI6B7c@v+IdkTmJ(5 zihG&x#irgDj6$xC{Jq>=Q!5V_tL*hqJpU@UsPGQXm$iR8hvTk})HlvnadZ0>>Tk7d z#}dGWmmcX4ouuIw6B5~=dF0xWxn2L?weK};H)bc?yH6jQ$RR;~efl>8213R=6XB9C zt4kHDdq~?yb`BzWoorodwCmYyFIgXcDm6z+&{k87_*zYnu0LPpMbwa!{WWJ0REx(f zp6dJ!vL}nJ(&AUEE=mQBw7jSBn=;RW9)DP~Oy!T76p;dvj((PMLBQ1ha-p%uB&$yl zq5UqH)qtZMY1-_eMx=PMe@)%)%ucDLAi&fic8d+c!;*X+Bf z&q@xPQ{(hCc=t!qQ;2aTgI__wfNMIZxMPm%Xt(t+lxJFNDRQhZWEi)M2C>D5ibP~P zs9Z6IL(#CondkE7fSPOTm8S}j|3a{g8=STD1x43$os0PguCH*t#j5`v{mQ!LkNuUo zEIPg$6q=Lfo9}dMfY1R$uPu1o^L~YTo)H&C?}RnkSldQ3yHiclFjuNFySMBEO)J+2 zu#EqeS~M%m7kL3##?8ni^-v$?NHQNlTaUJ>h&i<9Z?P&9et6#G&Zggn@CV^1OMXN7 zrp4hj4@926 z1)2jlL)EukvRI>6fdoahl!j+V9Y{%D7_LX!Q55r4#7Geb3S_7aYQEN%mkPbK*xZD5(!Ba^uL zw=~gkyy-{@ivC%qpG<7z{o6zu@(MCLH$}Q7qB}M1+-JUYvg7hJslV<2h^ZPo8_F$D zRzz|f`4wB6mv)MlFX6Rk4>EG0!nnFau7W1$)%)|~johh{M)C!N`y-C_3wC4`iR=?V zb=f;i=F~r2mYrfCYOvkWqw9y_-NkpGDDZ#ZcO<5e?R6Bon&b1}@~EUha}e*{7iXqP zgnqqb?~pvoY5$v}KOFzG?UWpi(H6d0+WcSsoT9#p~Fek=}?ma z&Yj$hIb8Fp=ZVv-0r3;o#A$+a9WSgjPSi8Kt0g!;84Oypx4znw+lXRp>?iQwPpnMK zaIN`m;nZO#<`)$UL{cSA@Ctc46B5Z)1QVc>aTAg_LoCez;0GM<`_oXIK-B6|o(`n@VOE>Z&+A*RGEPD`Co26=hR?Q&Y`D|!B7*+@A@`fh~+w+kcntincG@!`5e`f3wu z#j>EmV;0=ZS{pdxp4)rm(!Nt%y_b@7^Rv+A_DC;Vjd^SAcz{l3QnBAiNG{wqeT z+!&g>s2YF>=OH4^FGVb#P}#5ks>(e0yZA;(u~H|yV2e_F8LQHh1Q0ENL-IHt@K)(m z4!FlZ1B`vZs5&3;p2k)QxL3Ra3_-v+y&3Sn)9iLv+!MCe>2}W@^Oi3PC_NqXE&#+K zLGskpwH}3WDH#h^`~I{-C>u0%5)TxkcwDUWtR62FM`nt-JU@l4GEt0qm3(D{X7Utx zSo=lJat`)*exS`5J ziYTUa<)UuZ(u&;fG$4?XHoh`29kgbN6s_|P&J25_C;Mzv*A#0@xG+r_%*?+K>K4Y(7~euI zu51FD{+OEQLp%Zd%ZCGPz7SgaLDUcSgw8`@-i~(wMql*hNf3UFB-zZuBC(dHoLX{tJ zfO(oGLEVRfDxJ#?!Fucu#?C^jUuS95z)w{I5LFQxUZ@g*>i1&i8w^t|a^Ip#=47h+ zf6;5HZ`TFR+#|r5J1M#skNUH;DWC?s5bBUm@!675{ehGj8^rxi`?u7Gs+hMg>p6Kp z33$e0+-cgrC9E*x{-XKPtf*Y#h^jnF&|F7LIL1v&l#4=}0MIDq0W?afl-Y*}D*?{D zFTk01ZzLPphxZ=7#{7F#?d=vH-cQW}Ccd5Mw-rW{P1vk6BSTu_s8U0}_@Tb2lp&VL1NSq8eYvh0pW{GZlH7 z7`O82Ep8>F{Nq90@k2l9~S-+gBrnN_Z(O%)B4rvz4}ZcLK{zM*flx ztIH4#l^1d4GJ_z4c>EeQY)bjUeTDYLnaBk7g5mR%O{|YPX=zCOCs$P@*c zPscV@%22$6mH95$c5f9)Tt1=kbegy96E4l~<2nB%Rpp*_TRzZrxwH!Bt90Igp)HNS z?S*PueW6!&c|J>(gjV9NM<4I+-BR*=XsC`G-lq$##XoYY9|>O8sT1SKQ|M$uMQk9K zf17W;VyH1FDlvUp7RaZI))DjKmL=C;?cOt#rqeU*&Rhi&?&*)n{9I6S?S@3P&eP!nKtfz^{e!cWaKnl?pfGUBI7}ncZaCkLN^> z<&I9v_Is%Y;{;ks$aDb2lJCGbrnZcKmnWgZ{*MJf$gm_Hls z)tNBoxcHP*s!@YurZU&w>g-mA&AI*BE<>0^y6 z?no9?Os#D{jnbR6n-I(=C+(+Hy3Clw{r>znNuxB1UNPG zv8$gYZAZM+aN_j%H|BO9nOO}!P+^Fvkxt@+RkHN@lCvNjbXCWVq8sPt>hv}!_5hR6 zeOg)Fu5tA*wj7&Zjru!=@1>3syATL>74e26o!y4qL3~UA??iZs?x`|CM)8!$8hNzt=L+_lKC(F+A1*iB z%J!@%B|j3l=$DufGKBom7nFk&&7jisR4Ciju$+DCFbOQhTzNn0S$YS(X)0_igg=p~ zV@HZMQ_ve0Pzd8oPox7Quka}LKE*pbTzv=TV3d&-7qF-u1@2&m-{yZ&9XJnu&YunX zJhj+HfiDg9Yy4$@t!T>AV%1~1DXQn|yzzc?`j4~yiSPuLV+kG)X!`frx1sfkrEY9U zueg{ox4ej3T|=(3h{_f9@^6uhSFuB2=wK4!3-NWI+=myUKNovJ^I~>q1x57-lDN;d z-qdq#eq!RwZrvjZ*j1MMqu2wbH=Sd(XLc+NT)Tp&zt)A(gEohuzbqn7DOlfev0@9z z59NL|X|-XiJg`3%F5_cg_O--UOV5{NSM{d%45h7>vC2fnc&p zSu>~03I`?bOJ!7?eTXYjg6elKO@T{pyeY)qr;mbRrHm-CjN=7a0rX#gH4YW#tw_f( z0ur}CEl#!>sKxOCwYU}X{QuN!mjpE1gTrFQ%+%3Y#aPq43cT(+KH=; z7m4@m?a9cX$sm9}Ax5>P$yGbuCF8{cS#kfBi4`#Gx8o)I(XmTR{SWV5qg8Alu2Znq za_;B4OzsBhbm-{^Iqd0M^XZfRO_A{oqA}nI?`2WYX_<-lH&=>c_ZeB*z)j@4t2koe zGCd<8zzp!-K}Ir@1bhtH))r`;3}v^Yr2eEo+6N_BAeBMeofb2y8xi z=}3$!ao9*k&gq_$?%Nt^YMn=q)+-pfp`0ijO(DvoR8RdMiEI}|USLoM(y(WRtvYq{ z=dqe4<(L#ANeyB^c-(#=p&_XQZoyLvhzsB?(NC7gU-#;UE0huXD zKxT^VhGqam2`#MLolZEHy}T4`J(mF=k!u7GGgQw9exi;CCnT-G?d4J0b(lXNJy#-h z2zMm;tTiU#tVJDqqgc*0DIbS4c*Pmiko%@#QeMAXYL>tR;8I>iSXXXgI zSn4}}ACn^Y2V0Aki^GvuefKm9nC}x&_SR`}#5$EGxk?StP z?qiOgBOnl639wgsQh>VDKSOJZ+`=>d}Xl^rXC~63rOg6+4L~LzN;n6PMlOc0? z*f8Gkzervi)@@(v47zu2hU&!^tJ$}m43vv&XUS`~f`l$!xbU#cEG|Ekmx=g&GqC{_ ztU}ZDMf@z3xlX@$Tg0b`5GDZ5?=8WJNgP1NzTY55=E9hUN8BMZ4ixS~c_W1&7$xF+6J`{EMt z=E+AD-YN7h&dCJ4L1u_3P6{t$nJlBED`Mfw$o^w1@7`gSvhT5aSmtql_{Rg`NFHWh zL_OPF)Hjb>%rR?J{AI4bcxE24M957ilQ~(8cUI^z(sSU8nG9#Mt|6g0V=|4 zk*YJ)3HZ+l`+ZF_aV}gpjHj5f=#wy_WTB3EddwquE>HVoh)3ql+encc*77xvk4zFC z+DvKiMfI7ZXZ70|wUVeJ1told4Zvk43q*Og79bi`0NL?=B;2^S|q-wLe;@%XqIBQNbpY>CZ1mDaSpg6UTNaN@!cb1-KIM zCV5@<1MR-GTvJ;-FK@lo8d!Y^R7m*v84$Plv7&Jj(nohZ`{^^lHfUKDyi}9Ec{s#6 ze&bF@++674!E2SIvQPkGAwCf5`Bm*Ed>jfN`sJ{4@YmKqo9x8PLb&Shm#j~5oAdPT zzZxHr5K!w#?@+#(8#r~QylBrqie`B$9zD@nTccc3@uedBr9soUL^;uVRefzwLr5 za-TZ-li5|o_3g&f(Ph_K;q@P>2v*!fVj^bmNf|lR;Gl@2^Y$`B<#<+;#PUe){HFPk z+%?D2SoF5i)~*oK){?enTCpRUO8?}Yhen&Y7w0+X>kZZCFdwD$`>xx&Z?qrR`B-aq zH^7`<-mEb}e%9rCZ52A4nqMV(Lmf%G;zgkBB4d@zoSk@nl};;I5(`^+UZZP zP3qk^H17FP27N|yzgq|FIS^Q7kH~B#JdB++0VqZxI zo751`pH>wiUZN;%;&-uAzo!}7kyKTzUC#G4wzGapV%A$|{~3Zclg>F<>Lu%RBh)yB zmW4ObV$zs5yX#~G?_2U#`GDso*T3uD0%hOwEd0GUL8(%HK!FC)Xajuu~y&CptEx;#cz|4cF&Pbu?=q;O@HfK zC0v0nV}*w+ZsWM*!`JChL>fM=`L@mdb$)eJI0=iJOPvaN@5kdM#h*#M4ZJqTfm1c+ z&c7D6j(4^`Hh$JgBaG}$F$)yVVQTzq1ZLOj8{bc z=!iYxfI$QIIX5Rg{dw$$h1Qr*w)csAb|L7C<&jAP_e*;yTax_uv+uHEu$wVkAs06D zRTMtXE(FJ{@PZJtzNoaK%t?bBtDlD?SuBNk=IXIiB@q7ah?Dc2Uu>lB6AAHxV`TNI z0#4`Dw?lKZ$y$;0GuIrrhoGK1~Fz;Zs3gR(r$ku0efMy zH$#WE+qFSavGC9jkIfEeSMPEH?foB>Ts9SK?2lxmk5?Xd+jV{u!8;F(>q%OTgDwV) zRCEJGMBGN#??Xa$3%#eIDE=2Ah28pM_>=*gWtHi%kjO=acqRu2l`88lP7l(IO^#OL z)-+@a^yB+|uRSU`$g4tHNX0m9;oTVIw~+#fAqPu^Q8}lS!kG$G)XC;6bgfx;J7|g9ZbeE(6YYl8BH;Vel85fc_s#U z;JV?*_PA9RY-C9yzhFoc)++t2<7lp?jx3+MyepiTP*>j zr%h@f`8xFvaN4c@I>d?napb_;ga4;>+b+!4TypK@A; zH44F%U4PzX6+da`ddInK?=_BUc>kz2z9n6~(LgSY4fmsV3|O?ZwI{lDTwPVk{n28j z?Oa|hyijd-!gt%V+Oa%#$-&_(VpwHNp$+#R+?fun_4(0pPJnHD-&Ih5UZdkc3-=q` z-vtaGxE}$1N4s&oXm~#s#J%k@Y?w7PZwXFFP+9DHWifdGCRFHODNY5E#E&2*AZIy*Oyp<8^k_8 zHcpufHyc~|^Zm`K&JntDxLVk;uGBFK<$GEPx7o>`k|s5|m0w+zf~B|IX^59rXD(9N zonYPOtad0FRkgsI-9#`HDX@tu)5BB2I+qXb_skS!aO1&GtFTI&Q?NGyX{5hSy<44LmlG&N{ooVyz`-nf2Al@_}r6utQ zZnTb_>VY(VzuY*5jMa-~i?mo*rk_D19-QwSsQ&Q#x4e1I7BxT#rg$Xm4d%v;-t5Ut zmbw52woyM&-koN4tbjyCNuk_R@8KtJqGOz=-B-BX`fr0)xEn^~2Gq9~iX*Z8;n(P; zrTrjbB4F1XH7$PV>*qym#@W?@%zkc_4sOtZXGYFQHzy5 zA@C6gJ~l1PCpax)CqgaiC+00yWE4u4Q*K?b@Xq#+?Z-}&7dNA#=f8Ws8#aWoJL!%c z4=PblTf8#CiAnbm7qeR?bLTz5cIt_zCDN7Vn9lnwgegk@bA3SyMEZD{=*96u`CDjs zp5-?5dpXxSaueSq-&HfJH{NW^daRtVCBN`l*L+q#URsr4fYoSLKR9jRJ0&~Q8wzld zozEQ-gZm5m<1I$TSbX-ug`E9>i8CkTu{H7isfj0>py{;@^g#X<&_axX@IsX~G3e2h1Z&BQPUWMG3pW^rue5tj(S*^7Y?qe_N z$+xbr7m(E2t-8EdJ-smOdt$&cY;G#IlW69772)>Rioy@RF%i1(l8*F@qHZpdOW*ip z>H@JogA+EB?drtE1D_KNPvvzXrQD3xZs5H{0^Uo4>NJ@Ye~#-JcWf()B6#maKSVUc zdO?)Q(Hm<^%+|KZc8lm8S2D6G)}%?YwyYiV{hLBz{!a7U8}3^lS`uuEdg%DV`{#pj$H1GEYuuy_M0XSz2z$pdJZw&C-=Jbk(`T4<)z>-BQ>#|6$-y5=Bpu;ARY6;YU+-NS&!)0U`8R!4dl9-4IkHHFjT zg5=hwO02EQ%eKX{$rs*n-E4q63@HC^cdo65SE;he?WY~Rs*E}zmu@;6QRN1Y^vX{g zt#*rQLD^Odg+bYI3%5bp%?mQY*|3Go;B3V7`M-R6$2(sf)faUTpu3f|m@R^z@bp|H6Avz$`_ zvW3yO{#3xV+;zZ5QPA1S+F^ej3&o= zY1^4H43-^MVCgj8WBb@5;)Gk`BTwOtC9^l#%YUM;$Ef;tddEF;%*DW+?L;+&@Y}m` zw_vZQeUu=5nC;I<1-8D2hE(1DO)~`(OTEV}We1U1=&z9EfbI1!%NiAM7S=AldN=<2 zMCtQaV_PMLe#+LIg2m>xO3O+W?nxhwmy{ai{F=IPGB)1cKG+Or&ULUx?;rZmy7L(1 z+3U#pUvC#UlEG$fU&Vs$pWRt3&$U^GVa``R8M<8}If~*GUh<(xrAaX4dcHBSwdPws zuuXkM_{-|46-*`JShl3VPLS;#;5T5rp{z8_|Uy3 zFSf`!`@Na|y0Q;ZA`H{PS86h>$kKZk_n`b+^1Z0u!~py;BJOrm|KKW*J+FFnrJ*>( ze)$gqF%J89lu?%N=wL6@$@?@*mT7w5hcBN+ua3F+MSLd@Ux~SHt#7CzBSZ8_5hnj8 zD5d2tjKQS&ZYJpM+l(|csYiQLQ$KdRBkd2~>%iH{Y+I~JPD8w~TH90BY;VEYcIO9{ zvZ5Awe%r@|&vy3wo>i+^I^=a_coRy|;IXy#HibgNcoD(z>}cc&U-!!oT+ZASF8irN zJ9C}OK7X>(N#otGznlAW)C#tcUe}mEa=q`Y`{cD_mh36>j!Vz`Ep;MXS5gc78n^r~ zPF`}5JS(C>SWIm`BN)H=2Utx_0SqR%jR0Fp4Y%JD-o7Web~W8LYtk(iDbeJo@RJUa zF5@hAb-?WFhmpip^{uAI4*w2`o%kK?Fx!!;v?LPTmf?ruI0q>IRcZys=?Z!(tqPQ3 z<7sG_FgU%rja*$-3M_5e*P>)OMz|i>uHlMjgU>M@h&p2#hLTy>-;6%+Z~uyukb)z82v`Tbl~lUz(X-|T@J zG4(H-GJ9RFD3ubdD81^=Q zif5>v9|hCfxvdV(*@TPY9GQ#jytYp2TpL&{_?Fo*0*Mh-3kL1s=Iqk}w{`26ox^Y4TqU$rs;Gx)D3&$t8Woj*S{1^Fzo%9b`|VH?X4Lx0m~l*cB_iln=yz*>F7dcq&vs zJ1mASBbZmEwZd0wUkqKV9doq*=C+cCTin4WxJsKnYB%mkU&+>)S#>vH)v)@xbd)~F zm4ZGx5*;eT2SK;41im+0h?3raGX9r6zaE16^s-Zf(H%Q@RJp3i-#IHXvXQ#^ow3Q7 zg*2OJz1omd18kj3diZ4r)Tu#pVmKr+de$uUDnlLSb4ZLxl0TF(RL?sCe36So!)iD1 z?cxsfl~058m9Q~-;rft5X7;p$k{^_F7mngy$+;_s%T^8MSaEz~Q~8QvwUZV&Po1rS zSS;iDw%NxQc8zDi|IlI*U6+V{*@JkRl{sXG73QccF*{_>H_ti3b@p0#B?KK5BGqAO zWR6LWwsUFFG!DnDNv9?TzQ;K%VZ|lb=TQroV;W%C%N2pQ)ED73My~sWWIy zRMI_ZIMRJz7pdo*NT*-g(3_QhYOL64%Wr$^1zxOpZm-JexO5_0*hnw0FyY{j_>Jv+ zRuVL1a8e=8bsOT#=B|?I&3$i^avjHiU`0W>zc#Tml2hy3nVHNNFYms;KWneNAu={8 zm{Z-GGXk-jfaFw<=gfJBddBN;>E6fCg?eJ^;~s%pG@Jc*lcM153YrT&=_p_#4&E4l zbdA>?I-I;s{*)TwZRu_|*}~i!_v)OKNc8MT(OP4l#!`0jt!Zt(v6t{fRsY}I;btY$ zD1|6x`7Jv&SCF!^l&*J>B72@#RvbT%Pv$%I8B~@FUoLfQdnk&U#*MD2?Ejp2BHrtS zrvK%N$GkS#=d|cv6j_=;&K@rMWp};8o99Hawf{JoW-7Mrz`3t5m1Ze+kX`>>hvivZ zJbQzy&I**ePZ#~}Lw}b=I=`bA(e*{gpk>662iL*cD6Nk7l#y5`L=@V;O!ShIwYK6H zf=d0-2uIX(=m82yq`p!*NX=CWL|qe+(DNZDKI02GMG@`fal%Y=OqR@J9_;QPU`(U2uWG$G&-wvy-<*h|ry~?C<50 z)_&=Ps9n(5+BIOjmV8R_CCen@jpx5^*>|-yhKK|?_XtF~IvKA!VC`d0S(zK}I2a!r zQfNQ?y~GqDJ{@QX_>tVZE%a9zENS>?;>*ACy~=CasV?HCxdfl#D*@8ygUmW%X4U=? zJFPn;2Z7gZ-l2oX_c2}KUyd@9JxSkX$5s0`zm0#DEFC(?yvJ!db~(e1%OerX5^L^= zLvgm`Vu8QZ?I65_?O?uSViC1e?NE2D+gr>G=fnEEBG>{mbv-btnKa!Zd1t+%_)>Y@ zoFR&?(h*5`x#Jhir)kwqeTAg8b^u`w*$BI*y>e4V%R98$&0xB+&GAc_JwiNIs!3L5r~nPE!$L5Lh_=5=ST*^ z%5~nMxw_I1Dcz7N{fPyzM5mdg^d7T0pk)=TKq9PLnh%bFF|YF{?QM#W*j`S%IO3aPSj zApZ(!<5D9j>(_y$Zqid&9o-t{-Sef?zuf7Of;Z=Y>%TjobDNxVK zP0V{Upg!gwytdM^TMd0d^@q&6_W#e-J5cjpeJaVy3pkSh4(CZT>FLvi(pnes>C@pa zUX3qMuk}bVpXnx2)-~^GTP%hU;0Yt@Ch-dGy4lRe1bVmApX>CUxOE9yiBBs$xpn__ zQ{zoC2LzVWpc5Yre7H%^A}2ewgUOLj-gk_cKJ5_^SM|K1iF{6qvAZL(F3J~Gq@jKe zibZ)8=C^wrj4gwCc)nkj{}f1m8!p;k=ybj8x6q{@BNHN5*!xc$;o1Y@2r3XqQitkW zP~yGp1-Q`cO@7Z1#{dyj>=fm^XH#8qMj=D;mS zk>DflHpeW3+PxNtD&^v3QMvPZOZ(#b;U&I<^NmkM3%{R8;R&fI=-~{JinOYW$0D?u zDAJ)W-6Z2%?<%?s-^%!V#Xi%sLE7weu__UaC6H5n?<(GVK3#t_Y22sLw~MDL4DTxI+Nbv>&;X62dJ~V_9+*Us|McT7crH)hgo_Q1MTI+AJAw>p%>_R(b!={B*;5F zjdN}o`g%&Qx_6cvTg1(vJjG2K-T<-I%TY_qB4!ol2td(7e7s5+Ax|ZG@|2>;hPZWY z2?YOw?fcWUXBezQR*px7dIJc)*wAWmo1(rV#}N}?)*s7-}`mE7)k?@QgY_U#~81`UU!+WDVp)7S4^kI6W* zHrtJ5r?^R*?5~&xFPN4-L$eH#+d0!5snw zcMDE%cS+Eo!6jI5cZWfPySuwHxI4iHcNp9W4tH|Sd)Bw^?^*p!OI26Z-n+Zgt85@Q zp+LLnG1=;LQZt00&UBo7%3v8F$=GKbwVF-mD!~M@AMZ?7uj09%?&$syk3ZTdG<19G z@wfH*)xLqODAB(VQq6#KV%DieukHqQtzqx;Epb(qLc=>>gZq*Z15sfo+|a0gX2nTE zij8iPaH+`5J@AFbq5;1r*qexsew?dE#idD)l^E>3W*TD8$m6JO>fYDHUTNc*#^igh zC2QRzP2A$I++Q!=X9tUd>R5z3S&>8y?$cG+I7^EVtFZ4PQ1 zaIOQc@w#ej1uW+pO1L87h3^rxRQ`I^F2k~;rVc1USnMg;K%R=}M<=h@_t6FiZS*-J zOj}fehyKE#2WllZ94xigeWD`7>nR`Y`<>ON^A2v_d4C=5eo66r8NUm7f6IB-e?#)% zxvjaqA_KpZPa8cxT)aP|_}yQ;x4d6=zk}YN-ycQZPW+x5GIrG<9r;HisBP>f#R`ue%_rI@Aw(o-=kG)|xh@T}RIrtit zKy5C(B;K_B=_NHkbM>py_LXx_@rg_QO6VjSeu1g6nQ8jNIpuHjsU3)j|)5cqsw83#41ZRZ#K>AX1Kzr zW0DMXw4U{ma8Gdi4giF41wRbDm@2=JEgqbbZ1Xg8rkItd8~EgG2G}9zkfEjoubsKK z@nq8whuI>s8gF%^EA5~)8}Dj|OvCexr$~&6U<$iQA<_k~2E93hUizBSgD$Lv&2>}3 zHng`*eLQAVb_OZm{V!ENSEzsL!$F-qaO>R6adNshOcQ;}*8v~X^u-zT)_ir;)FJyR zf~~)W`Z`Y|$c*v){ll-rv!7*JKQWa{sNfUOKmO{EJMFD?Gb1w=ZX>GQKiyxaDIG=Z zJ>_u|gFi|W!Pi0-hbDZezHBoabSvRu3C7stkuWt_`;dI?TCpW0kz9tyT6JQQjxl;; zwUyCFW4<_M$;~rW-fFxAuucZMNlx##${mk%^t4z+I{*cTT8!ESRMj^{@Ut~_=%B?{NRX}*k^t}a$WagK63U5ish ze_T1gZa%c6ko)-Xh{W5n$N~E694Qf0IAsm$5I~NPUQH_bylftF(To&mWBt|?5R|6$ z0jG;}kz(;jA2{Msc8M}`AgV4{fY-kL-nC&%q5NQy`yDi<5mo>3O|mf@>kn*NgQoP{ z+Q~C4u##SCsn@J9?Zwo-da4ZU2JU0oj)}#CR*c~di8tcadlqmJdu+?IWxTOA4#EUhIBp7XFW7@{)39l%(4>sN)@gc7?XG+G!cYrzxqVYt9WlCFC~_dQRW{g~8+c%@!wT z6K~^SDsR2xlJ!d$1F`Klp6d;{V}mU9ElPgsq>Z)4H9IEX2&_MdruO$a5uspRMy8XC z9;|op5PZqNE4VL`n4S3sxG(L+BGQn|J-fP^+m>cWiI7rb{Gb>@DSDNS3BH3 zXyPzc{_uB*NFFg~bDCG9m$cx}Wn6KWh@fXU}7xTW>GR!+Hl0NbSBR;jqqAe~Be&5_9kOS^whe`L>ur--hi!eN@1* zZ5|DAR}j>M))MuJMejao3?qqm%Osiiip1!no7;!Thj7jZO>4?6Hx}{mfNJ zlp^i`JoGGSYlu^LaxvY{|Zm^h%hBdkb=ERFfjx z9LZtpefHsj&q>+ZyDoGYm*0xMX>_~i+=dS%FuP=bRtLp4qH8Xl!JQi;rc%8X-mikf z9X4|?&5O$+&$ZtT%7|Nu@R`|@0ZGTT>a8JHz%t7Jd zqZFh%hkik3)DHo!Z#hZZ$c9I@6S^Z_3xqJO^JcJutY5RJSh0xbC56!LctrVr#WBm2}oA(bf zyZFN7F55X>QEGa3U;7nLqod<^C%WB!*KU`^io<&|o`-8e_w$4oaog^2UxU91q$_Q{ z9Ek5%Pj4E_c4*+JEZcS9>!N!8<|j)1rJ40rJ3SiTwhwPF)kAI}=ETv7mopD9)m6T; z2dRw{3b|swQoHV-qe;|-Jc)zLb^RAe&K@wE_ZJ&^13D&nP=Fb z>S#a4wet~??usiPgvfQ5EzJ!0nz`-d=n4&86F&~Xj{>sH_uUN%Qiq{1%<5)@Y6rgu zid%fm)oy1QZ%tr@_a5*}`cdh_JDn|VmyP2I&HD z@){{q)_r4pyBgMxB0dmz@>&4A*o5}==)QjoSmLRH!A-nLc>C)Fs=1&Pe!ud%AnYPe z`UR##j4fa8*~EU!YB|Pdox9iD;l7{RTysA

      u>88qrza?~njsSPn5_2NUUOp|~ znHFPzzP(~_-`8xT3uoDG+)?uhsdDoqA*l3h`p!QLQtjWxEKOl7S$XQ?5S7Gh=)FIYb0*amM9r*X?asC2;nPf!)4ztunTrNO3i`8OE4L_toTS z`7#n4Ay%}TLZ3pG1W>i$NYA@yYMqD(`U1?Jj8Vl6PC{-B2GL zUhkN6AwLO@N3bF^B;RxT+4o^ts9m_*>CmHPavH#yvneI-q4{tW`S+0|>;4tUT~je_ zXB-G*dWyQGSoh#hd6~DKHr@w-vNOe+$Pi{8DZw`#OI+QD;5%!UZ>d?>+}8Njz|Yk| zL3iegj4TL$@NO7%t-UqfWrzb9`!cfbe9Ep6=y-STt)^HU*S!QA-W@6|P9jckm|r?T z^MIIWxLICPc~56AOE$~FjqZ+3aV5avZrY#c`-qbvcP~fxE(yrTr2htGH z-3%6$Mz7N<(j0_6&TWcZKD@z91;3vb9*k!-b0Nd17;lCHIxJsw9XhDz$8%rL7L@GJ z&*GJ3w%`69>urN!N2V`WKKtG{UZli4bbGdqgnxUT!-R7W$@ASHI{>2f4hT%O_OyS4%pZry#vZby~)hfb&d-rGKR z3u*G@(E0dk?q)oPbKGb17XJ+EG(Z`8lqJ8Ydv+yz+qj6xE{c%+E@5w-W#eFw{QTQT zpxd{7tm`9skBKC2?mcUUD~;cr6gK+J7a`xHjx%(>zrGC=)OUKvEYGDEuNQz<%Mmco zUFRw_m@YRaQAlv*c{AjhZvgCOkT0@CbZyjo5dS0rNhuWnzD7AhK-NPny@=y%+f-h)>KehUsAP`VDRJ!0`3)n~w_#U)5-1TQVQuot2!N$E(i{4pg-M>pLeyj&yY~KIg?RKMhr`ZPMb=el& zo8MiG4V|@9JI)Yw>OK6<2K$i_k@9K9k`Cx2c6seO>$6-%&+%J%__?;oSokVXRm`#u z9z9>@y+@KAZlYgrIL}+reMGKRlhfl;zfn` z$UwBmXM5a;lFXKNdQ3pp^UEbX2hY-pCv(#*9fv^I$efFm{=;_WNp_gRc7n*}=TWRG zWnVBkM`_Y;Oy^0~P(H^pekpwgrG>G`wgcM3z594B9W;X)SWx$m6=VePTkRz4NAfmZ zZJ;Lyy8gb7zW5puj1)fybNS8hj}nKAQ}L)XPx>e1CPrwWsk@-Po*?VLU(`!RtdGic zJlH{NQdw~L4w-*lft&qZ2Ob(5C@|o!0l!T?r%V^HH0_`p42ofD*Q0urJ(Ikclo1eD z#~FW?oh_n+zt!HY+7cA>?Er4+0G9ej{{MRPwL`~B7 z@PD04deEbp+izderT7RVQLVB!0gNMaSi^3uGwSA;M8G0cC7*$%2*-)(DIid!au_1Z zC;o%H9|kvNb54xUBHt&|9A?EO>1z=oRku|Tj~+NibfS?0Eja+o<-*jC30hJt>k~7H zsfy;qwpe`LHs(c3bVp?w!!n-QngvPm(bUAHbr`Ee5tNlC6r??7?$%Wp9>=7$KYWjG zY*$3OD17p{_2`fM9r+C0p4&MP#t2U3Y@K&eQ5>~4J*ZB_rxI3}m9qzD#pW-lKJqQv z6Ql>aiCaMZ646DGN#(&)6Q>@-s*3g4jc7Ddkk3bUJlxPNpqvnhXgjApq9&MoYR6du z2v{8NR9}=$taU|lA2@MLUC)1xkXu6jNs7phF?08y|Dry~OT~BE*P9^R6S8#$kx)ft-cZpAJ?is*Z7{6qIy)}=Dv1u;%8)pv13O%N?LnYjsJoNf5g?c zmYW|;(rf-$$`3-YJn0saV^|IpY$JG-6|4xGgX?2Co^RXIM|0C0;Ya!HA2Dt73m45F z-7H4F5aYM1Y;Bfd97Kg!g(-qsYl6d#0EkSN&0dW!o$&{$I+x)U>AIvibD$pJVWhF) zsJqNj+gF+peHXw+KaTt2Y5O46#J(kC2jEEk_^Qm#Cl@Cmhl2-LEEV})OF=YlMS&L* z$1fsYDlHYw$9@Qs9tN0DYA2P~^en6ttxr*f`tNgMttmqGaj42MX-4CCH&z zK|mWm{{AawEs(?vz+t*ja?BL`a8{SeNEU_0>tbyyq&0+<1t4~fc^vK5o zRN+9>bXAeiSH{kjo1>G zR@jY(C(tUCUMAJuzqmG%Ls6ds%dH6*JLkYhC-$SqY!gyrcIm@wO>9FmMKq;*ce@P5laIb(( zg!Ls(sZUnB+*Ia=61BAVxSX|%b_J7KKs64*aL=n%-Zuc!T-YYk=w}}|J z&}Cpfi0CK{%C1wCRZrC1g6{06z#Kkt0tX;qcgo#91i)V2{@MB#`7NAE87}CUQP(PF zfM_%LpE)c0m5>8Bz(Z8j6gsbK8OlBpz{L(U_3?<1W7;DW36evk?eZtpJdtLD|#+2M8-qA#%^PbD4^Yy|w1+Ow&DrettJDcRe;VHHacx6cYWX13Ra zeyh&T^l>bsl$AKz%OH*v{P_yp9QO8M?2!ij>RDG#GisKvlX8B14ZBaF7y(9VHaZu` zgWq4LO8Qw2t47(cbW2pW=4v~?5D)wr^9w(vh_0s!19&%HF?5J{nBbG!LXh4EdP_`U zC|$QC83H5<{$_K+K%hoYk;@BsaAl4Yub~dwiSg%za5(=k_l2aT9 z^=3z>-FIy*Gl3*rE?{$f!N{x`VpB8&6`~71QLnNIFZ7)fj2#lFEA*L0G`S&qM$?Vr zBE?ddcQGc4GnX-N`IhJq+b%HV@JRb5ys#G3b-Z| zu_#^sbC^@?H*fFM+!);fCny=4&@J=o@3@?UdNcUGV?;QV8*w$4_)LE(1MtoV6QIx! zw~_pj^0%JRkJ@o;A+luV;j^_%9p;G9)$HDXGrb>%K1PG;dzf#Jbo0GhB@U#jj(1~R z4UFXHJJuQ&oM+d|Uw2@<^zg?(_uoPkoV<)HKCzdyPGt%O9wqF!Ivf3YR=!egSR8|MAf;ps3l;1LAVVCTgk}@ac4~dWp9E`0*%)G|&-+ zg4`nFBv(H!Q8|u5nh`~Zc@{Ejy=x5b!S&xw*K+nAzWL5ZA>W=IASD0)_o1fEE4<>%30eWmQWGhep}(J-GaZ&IvLJ(E%JU zVcD6r%Np*tPsq;fpMzT+BkwdBE09rJ>7d7KKz3c{%F_RZD$YCp;UZ5`k)vzFJ>=rM zsRk2mal_}}3)tn@95j;{O< z=3^ei$HA|Um@ba2S0ZQMpP8?vWWm{)WWEbMy4&Y9OeFu^mq)y3UAnId#Y-itOe^- zziDA9#0yvn)@8r@yEHnt4Qoh#1o1)6+2k6xQe&CvB~oeRu^b@pP=SxhD6DSpFjOGx z*>s{6A;rGC3rS-5$FOj0=9@Y@ZNyM6AJt67`q6|xAfqxE6$Kh7N|aK`upPu!HLQn6 zQVh=+%6+i#d1?q5b&!9z=Ntb6HJ+#r9!N-RZ6gb3GI5&dULqa}69^nyDem^_ihjRbDO?C* z&kjzR7~EUXG*O9R+l3MlmshSE;~pwj!$sjBGe~1F`5iqN1H_r}H_D1B7h_RnNb?sckQaDR`rO{^{T z8LQatsPaLdIu7dKlYiRsAfFPfRQ5Ok?Y*!d@&#D9)a+YUlNSTae#n+jBQxXQ5nk(D zpe1Xl{MSr=)L!SP#A<8z!PgwZ!~GQj6k=>0+qYRQ;R#D={C4h-oWRs`y{5S-z{}YD z&O>~orwXM*=8K;j?7>7veKfQ;dB-e@&$KXx+_u32E;N75sOs-QwOC|5UASdzyH~Y~6$FO6B_C z(nKG85yS^>$9?``9luG>B@*m_LBPRCIzwA73;igOzu$SF;A zF(f=+Z}{n6xfO+xu$}p8C&)g!BTVTR2?J{&p(5^WoP)XTzgW<%O|X-vvbc|63?{IYPK)(7_XJ#bwZE_IMuLV&SWr>d^1(s;CJEwsFfm0p!bVfQXyDFbB5-H^ zYOlCc%z*}p3vW-bAoolb9VlCBE{?23jN&x6`61X-IOb;VOmLs$v9er6$OV8rzopca ziR1Q}T$i~6RCm0d);^wTGyA`LHse{yBedBUOOEOBRd02g`y(ME9hX zlqDH!+q@RCuS-AX1);gAJmf`M`LTTe_W$2eAjdrIHIfjLVNjrL$&E30K72f4ke6w4 zUkmB~66_kc-VO!MxZJb{fcv|yIByGU>t^U7YHf4Ijizh8yw{5 zLwDAgdF*P&6luBS}`^ zsJYZmc;xMfj?(PkNhTkwN&Zg!&cu3<-cg#6izNd{{RRE|*2vm_dhO5FlCRLN{@GvL zsN7Jsloz=C`I=iUMh%B@HQ9Jrog5AWf-amngmAGDqptv!3`*4uru{)(hXm(Y0n6Qo zFG;{TX~(}E*w(~7)l|ZB{jt$a_?+UjfVbq8RIcQWI9uarsFYU1@Uf4z4u8d~8^`(D zvNEqCMkuA(ct!d+;+h4I^TH^IELndB>taKvG$omk$TUW4?W*8579Ha*yUY9+I#Aki zmseZ;v+VSj)r5-@9klJ@Yn@I|k9BW6G)lvld&lnZ09Uj7BPGaGB*^+lkMt@^+X@TV z)Lf0Pxk`(l*?kTCLEHl(v4aD3PW|}+M9`e)djzUUe*E4>HKB`|r>_dx6aSmnV}?OH zVIj)dgc#*P(s1U@FAI=N_nh$vr9a^@dRgB|9DYgDG`7@ekg!V*OM?4AWr9BBUyzUH z>qw6eW$~_)XhT_LWYAV^u#PYO{*~NZhw&)WT@5 zma8!Pl=~Tm1_^T2M{97sV#TO@S`*t^2ED;wjy7wGvMhF`lABqKzzq$V&3?NiSap)T ziF7y$X|cs|?&}}e#_0>;#G{~f@EQ_FEik`HP7FD^s zW5@z8@I-{V21Ko55YjHYtV&LOB5`oD}cs(gl&F9xzw-BT)hsn&+oG{9bY zj8E8V2kku74Zo$2!jZQlN%YldhoFs5QvbNHOM^~~+lymc!plypTrc@U*@>JF@#z33+5!3HY>16yS09!ply0d?INn_`Pn6xOMO+sspAZf%h*!C zxFvS*Y$do5!%#$g+&Ju2gSLa}1gx1L2t5lN67IB@!GZLcj6BQ3#H&jpcvFdQjj@qO z=qT_`Zz9#F5@Hz$LK4LQ?Bui*fzE%~7=*jE)CG~!gd^CIu$=1arB}fTv$Zoerj_&bX5|MxAL-JnKWAGCY<6^uk*neNTZI zbA^Z#znbAYUGld#lRqqNG!^YQC$_u7Na){cdlB{M5rs6aLTsag@mz=cTyd=l8|Jo{ z;un-#l~G<@1fMpEuH^}4svXIM=r7GJX~`c5JY1}Wl8^?CF7^{3Z=Br@n2N|2^x|0K zy!wd8zLVTYnPmGQqjp}9^crIdIvsr5G&>%uVY|u*Eh)Z<|6GT~4Thi>5m~loFVvsh zZL9k{@xvV*S%`;%tOsAT2(JCZH)ua-nz$9WjX!z=n6LR>Hx5bx*#bbe+r@C2`*8-q_C^gH`R!O5*Z$<^R$hUOIbkSBz zVJ7|@Ugi9h@{vQAoEl|Ie*iO=lT{>KNlBEQBQqHBbgTY3?Aqm8H zuilyp+&cO^7RL)kqdYAqmzZ6o8tt$r|G&mb0_Qc``z_IrP&T=JMKBE-s0S3|^9{c} zMn^S2;h)5FL{bxqQf;sk717d3*Q>Xnxz901gd9K;Q!$#D*Y#G=(o}jeK(tk3bMvXfpkpQ zTgpLK{F8eh7ci%0pclGRG+J?WAF3z*li-D+?~Iq$AnY+B{|?@}>rgNCf0gFPLOfZ<+?GIng`xNVjIJp-#LhxP#+g3Vzd^m!Po zO3~Mx{D9HBE`-|K(e*A~`;L%OgbR|9S(4@}2D08MWkq@iv`oJIZ1IMI6UMH2NS0k~ z8q@XIM!^^fX=#oDCYxCIRp>IhQhauykVCidso8ffH#ERf(#6hf(aEWZ*E|HgDBtB9 zSGPy<6CTrzg}{aj_L-dCK;^__)bkl1!|aqm-u6C1p)lVJ^_X;G8lr2H;#9A;NEnBoaCVm>!4VM81b4N2xuJ}` zXwo4vtTBniX@&+DVftVt6cj;ISk^Z+0I5K~?1Z7py9Z&0v}t!ObxKPVN~?X2z@ox) zapaexipmuyK#Kje@7>dFV0p&Kb9MURe zSQ!7;QjBJUMqx>K3f4K~In&DicsFw^H#CTXHs)qeV6c|{a*Jes8=cK&_^Uept}~G1 z=NY3EJJ>kCt5$8Xb&grY4|8A zVk|opRmMhJ3lp+uS>o5+awcJ&eZavT+ANSt%Va~=ekEHzBsQwGmH7*$7kt*{kF(-vrsn9@ye^B2i0OP8#dV1o z3ZN3&40j64C{M0F*#+cv$p0A*Rl0B6Z?yKHYPRe$*Zg3u-1~K&4fhD>luLT9ZXu@W z=zxF!tDUkJ3=}@Fk@qMgH;M0>QCo38xFL?z@~>vyn8MQ;xZE(*eWnbRfhw4zq@7;J zwtIpx+W4QfO{_vlE3sio9|{YDJSQK5oizV&*8Mxe2mJqIFj=bf^CWQ2V7lpJt* zz@g=)y4Qj64cTRO+COUa*fK4U2OG0;jsq_wjaUX-eSr#uNY#~*wI1Y@u5q42w>Cl$q|3c8&N2BxK zR{X697RWWjp7R&j@)bp$n>6j}q-l|(UcC?ypW+-ky^mr{Rw{Zx2>1UG<&~!87e+?V zQX8b1+bGIp;U0Q?hZgJQ&;k*DKZ&`q+y_jj;jgQ)CQfpnA_|h0Kv4PgC1OpB)e_Uzi6P&Y($G%rJb)I(pRF4zZg<~91Ki6%f zmC;v_QW@!u9(8%KaXDf(8V76u!Zx0o<9mSmlJfHCqxs=fx`OG6sDzGZ<^WWFL8}T3 zdEX?GE;{L~vc6rO4Vp4+Ngm6w?`|B{{K3*1D**^@9z%iDc697w3>=4=9L zmD)l+)F`Ypa^W*>5ohwC1j8=+X;v>#-ggXnlAi7=S9N6p<_|GVD~-6OFBP?F1V~#>uSkbz~l4Ps~}*@<8GI z1W(0eTrX-aVtbOGk~_Fmv{9Ob68YyE%q<3X2x?jzgyjP!mzV$Jd;gWO=6*j4U#4Nb zNuwh=K4}K-V;n=lFSU0@-5CQY1_JMJct!qDZzrRO1J=H`aZ5F$-y7$($UTWqTdZ;| zZ}B9!qzV8!lD+P9v459^qiSb(BXdi-VbRzWUAE#Z;{6{y(^mxk11O+83Y@dtdBXh@ zmv04u@7HOvP;Edk80l0=2m$GSu*_NsFS<_7pYMs~y0FRwYg;VTxvq@uIjla9`pZ^e zrP6Ma^QGqol}8Ga7AE04P3q0d&9v*jip5HlS*J_E%y~YaXVciXbX+)wy@yk=I=bf> zACHRvLx^pL8OV2JC#|mG_^}JmSVt@HqD+=0~qioexNJ8BQlp3W4~k9c~)9 zb8o2sEV^I!N6Ky#kpDj$&zzuS7F^XF_*YnqKxQ4Cs6s=Kc+w@)!yqA->aW10HifsN$><^6W@XBXMp} ztViToBN^In{3??Ti$8&(kZniL2*)fFC{B59>3t9>nAm|J>lyp1D zmh3q`Sq{H{#3SESRXG(eq)0C8SzHfIYi1cn^spINak&>x4F)3E%ou6Cbz|SZkvSlvjZ#S@f)H^1yqRi! zyqG@nXJppQM_sSUt@#vDG7QEL5hvafGSwkd;+iNX(j_=%E1UhO1RMrL_xm{2S!RAS zuIQkaX%wf)-O8*J7Dvy|*>p@c{0FS57Ud_NbPi;$1>UR?3L8sc?_4DGTFPoNFhTdW z4&+zkeZtj=BK2e1FKL_#IY5AYfs>1+(8zgH7BhujB<51U-61X%1PVX@;A1Vyk8N-e zqw7v^I|EESoB|zw=?y;4m6xU;%-_~_^K7V$Acm03G%zud(cB&vs3A!e=d^Cu@`fRYuznA){MZlhj8!r9p<=77P$>5gW ztX4d<&Zc!+=uaU)#^%@kpuLfb@{9_#y(Z$G|Dk(^nA6&djIjz-U#P0Lq751Qyr!_2 z=$6#82RlCA#ebAUYE(dn>s+clV~M7Q0B4=aHD!T_ZI6{pR*aU_5M@NQGL~7j=Re1j z%0i9i1L||0r3w??4l^CQ zP2vI;MtmS&zNQ{N2eK-=DROy|)IY&c@@`k)h+@l=GL6yt8RUg_N!I<)qWneU>JB-6 z!fc<7x`E{Sd%nIE;U=|`T{N7}G*3OTRdWTYF6ID;6lBe_)1^ajyXx zZzbp}``#wd^>89j=^j5Eq?&6$ca}IU#a2Qa zuFBM`e@iw3Nq_U)&sM_Tpd>yZ>3c?*E4sZ$FQj}(teeVeXDAMUk(nA zp;^Gd4h%zPcF>DpGhsZig22z~bwUZ3CDWZ}Q}*&Ad%R!W#4d~Dd}_{;P`5g@ac942 z0w9Cf$x4G0J*#8wXA(ieJ5y)q>8Pj2{hXW_loUVdqUaj`)x2siC#tC_85{++9ns_E z>8vl9aKbxAL@R;f>M=okP?Mq%RJD#CAjowYtwEK5;;-Cf`RS@Al}=Hk0R5QsKWIv| z9X?t=wQ~ZEE<-NcR39Bh`2c&OtXZG`N^zmFCHvD+)aU6s`-!Wl6h@Hh(|Dr6X zLy&}i5Tc?A#1BkHbh2X66gB6zL7}ULg z>AQ1D=%P6>Gl`Q4ikbY?ljf&8h&b>6QA8gMIJ-GvEu`?Z+?#N8J5d$@0@0 zS&E`y+ZbIxl4W+tKr1u6+N79{bnEBnhy1UX9 zEJLa8dXgZ#2yyBDK?rbVJ7nc9;@m~z#Tvy{G9?#Wie> zNlT|43fIz`(6|fdknSrYu1q|QK+NR%*Hdg+0x_uQ5xq-o4en;1mk7qBQKk%6Srz|L z{-0LmxL~6%?3!wH$b?8Kj>Y{Pbd<&hcjYx$&#Sjt|6v-#c0Aeqx_I9o`s@{jg)+NXqN-cov4NE=A#2Zt` z!DD1vb_S^UFZ2KOOeZimc4603qemu0gFu*`k2tg*&u+VuBfG4rACnhVK4&8@$dHOt zApD`ii1@Tf21(O4C|m|YVmNreou>WAP-<``c4|6mh7~A3c#0hTEkC^gdA3m>OA@N{ z7D5L8Yp8clM=J|*Lh|R3_B@VYeWBy>=uf#vM>UE}wgoX&RPukb^8co*++OzI(pruq zh3S7?WLLupcr`U8isQ3en_h$GSbdzn3367>gTu&CG)5(F4sFY(9ZG}D^dfGAc)25h z&z(V!+N#sF`9oUrDpq$Q_(O0y4C&oQk;+%FjVB(bGQEVSVBDVLb`$R$^ zdE^ktv$dLB*z}6QD1U3>jXbvwbO`X}FLEI~f(X~}T^t2l?GUcepRU@R?x|eCQ*>8T zLQ^M6xLHR;eRNmQD_EXf1=;m7Cc`S;&f$2D{48KKnW6syht2G=)rxg@*hRwaDrEVP}hdrId5%` zNlz&ZlKsu3tNF;#dL$nMK17(;>R{*6R+~`z*yK;eUJl`Vyl|eCqN(VZi9Go;u+3O1s9`hzjZrf6b+F+$tg zIfFctt-hUrptQDov>>@yhTc6hCL1z&(TYt9bDcpZei)$P|F?XMX1Twj^!J8&h>re* zx|T4X&x*?I$zaOr3UBa?e`OCA-q#%!V?LBp-HK5#p~C zN*d~>{d-9~Znxi*oxs#G+dyloG>AC?T@jjkHLN2IveM9o?FO|2xc&tbfg)GUdy0E#@5;2a% zvod8TO3B~1C`RMdb6%$EqO@X|@EYXB{RO$gK_w6zunB?#wkhyGEJKqUSL{VMNfaNC zxI?RkPo>^bBLSrpY^n3-yntJDp=aWEkA+>dyv)fYww(03i zmDDdrEPbF&?8x z2w-N4NMS0_lBQx!k951LT)?!cdU5Z#_j@yUR%wX?ixuOE?U`XX)Fq<+gs%Wx=>IXS zI4-kli@b(q0+wN4=O|;GxrP+5%sYIdQfBW8$RnB_*K4CQL<3z6i>+ljgjFd1p#NLR z^LSTJdC$kgbt1?JG)=vIvc66Mi&d;4*mEvPDgy*4Q~EC3DDgjn z5qsDx%&{oi-LTju%ujs#?fl`kJLXOL>s};+a4fag9Ok|(CdR~nC2rI^c`5i#>w5FO z%HbwL{XQRYAiqdKjnOqMjClos*=z+rk7RifD}5DUH428i>VcH~rcwFgl%$Z!{Et_j z4dC*PUknW(soB`Uu~=};LhJ6I6J4}%`ggADqSB?@8_LDBehMzDr|G(uM zT()c*=bnL}m=0MS0O}atAN$Nvq``kPKjABks3}7XQ%rzOjhmVw>|PJXWg>xS&)-RX0q*Hq?ynIJ84mpJLl3nq3YET^7C{8cz|xXa=G z;8&Lf=NYwGS<49gv$0*0(Fz})!>~>-sJS@^mKw35J@RFpNB)>C6 zx!i)pzsz7sZ8L;|PD_${#2>2_iN8-|3q0cYB+}gOnjq0K=BR=vM-1#uRznURdPl>UX~XneUMl&Y1e2q^xaWV60FU(_K}9Q~5L z>TY6uj26fDR=&bXpwOP(p4j>V5#W4c@j<1|QlHnflINq?SJLy)W6m)*Y(>eDR>4t4 z5R!u&*in{X+uZnpwAT~}71@oCCsCZQFZWNn`kH0jnim$NEGvIPD6F3P(j^G`)=gUCe#} z_y3eyeasDiF|gGa3*5@<9yr}qCnEnt(3Gx)wWd+}(n^OK^9W z5Zv8eg5~R+bMGDRd+!%x^rrT%-c_q=uDRx{&Uj%;>z98o#?XuR z^pFd&k{B|@s2-I#x`4FOyifiSK0wxYmipJ_-Ap4%N59+jp#azJJr4z=-~ zu_wS)ro|U&n4`Uv9ee{x(1=mb5~(lWRRE&{LD+=FX96g+Ydtdtj!RKzg5;mu^aF2A z>AO-PKr!lTr!*Xaj7$^OGKd!E7W->^Yyt}_4Fgri)+Zh*7#P2#y;Wj-(R>kDN~)HD zmDU19kpnc3O2fNSRC?I=!!Ds1&$mRl@))*`@z?op-qTd~iU$|=wSm{LG>-hSftN%%w2rkL95kHaW|E7hq7SNQ7h z3YZZ>Y))eEZh{9S;Opp3ClP_cKR(X5NUL5?J6S+EM~h0%3=r?ygqML4g6yG24|+C7 zds!EPAV;w8r_WHzpc8=Xvkc=AP24{QBU9vt(wRxmj(DO_B>zD0sn=pdXsW3K*pH-5XU z^QdpUzY_ycIZm=eN?(e4Wf1l9JVd?BqEX;8wjgbAq5Y8?L-n&ZO5f}5or25GXQQ*& zlH=$@?#;4b#+c{p2T@k2-J~J%j$s&uNcvpJhhoj;5 zBWC~uVkJ~bUp-wzHtEM9HI_+9s;^tc4Ofni4}cB(MBN-2zQ+n01L1uG!{E&fSjS-E zQT4!3M2NOMEF!bPi?v|hig5(G@}hD5o~dGrd8i>T8ca-%)N|9$2O)u#X2QcEuBBs? zo|I6-6EMHmXIvkJKjJQTfa9y9Yenq$0-=SIVjO5<1`OF6t-Jok5cPO@e}t2=f5pb) z27C-Zr`ke%K;#D*F{i3gh(V;}vs^K4k#%Un_dCA!=vdg5^{)uv4@`D=t1TAijyGNu z=0d_D?TaVF5iR_25y%h=N$tW+lrU8=$=RmnGwQuP`|f~&)W1+tif9e~M7Pmkze{st zlebDQ$@@aNvoVKHm;KD=+nkBoCZ6VW=8+uJ+12 zZ}*l}dpaOIpiKOd*mM;cWWY09U`%2c96ZPlJmJ3o5hI$i4Li?Zl2?_0tzMaB?%+j| zyZh7b$bOz_yOAIe@kCOb;wb~K9?Fqv#QzTEbxyk#(c*}+cD_|qc{~waS$wP&dt-WW z9k;zs7rWkMxUMa)YL|7PMp?5};r*e>w+6P(%>!89F@T*Sn( zRmL9od{$ZK(EhW0d;6KpbXzOnw2sj3s+-zXZFo*KE*kc~3OX`%ZZQ%^0+;v$WDq@hNiAIG?&^!%OrES$H_dyGMxsFv(>f9@Sa>R#3REN?s<}Iksv1K&b!MP<7e(E;SHK5G39x1!E@_ z450$DA$md_Q^*3VC^KcBfiT5JMj1@9Jx79X=T=?HFZAv56eB0KPW$8rmR3%{SnPZM z3niU%;imEMOgg;`n{atT4#BUu?|?29-eIl)zpX}sOC8y8MdjfJhzNtzOh8xK>AmNt zz$vtT2{iOwhdVk)Hp;4=%oMM{E_yamA{b7c1XO7?WZuA9-w;YEPy>v=gH=XGd2A44 zlyjT>9UbVe0weW53Jj2No6AmM4b^oNKKXh5zMqhngn1n>1rKns`TT*|-iw@V`x1v5 zg2pINXEOBTDKxgmEaY+RJb(Q#9Y!-0y<9<|=;hw}ERJbEB z{t{XOfWWSl+h8E;1Ihe+Ryk_5K@d-bV*lGc5j{ejLW94xdZW)@MKzET$U6SMIwNzpLD<uoz`l`OG$1%O$OrM;Gn@b2slR8#3SNqc(vJI7`e5V`(Rv2mNJ;Q5 zN9)kAIY>s8yn($fpe9XY;fQmcIxw!`$=mIQA&Sccb~)IC(0tP%L>VhX&vLaKph~V4 zXTz-{+li`6Wba~O>^w33BOP)s3~r)LRS%S ziW4)y2zXe85;P9ii;9_^%Bam}gilyW)%gY&2seo8W8(A!M`+0?j|VOG`#9;Zb>yaJ z{|W*jqt`dkZnUKS<9Foa@0>`gUBIg)xL`R)mxOaabEbxA{R8}U?-W)%#IX3T>m*qQ zq6*D=ne2|n8K0vS#mc_hl5vHU&R(W(!;Q;4rTGpCPMTnjx8UcrmX?tEP)-qMV}H?A za|i=2{8xgNDp(=zr~UX6Uo})RQHbOqk60T}_7vV@Wy;h_DMKvxP7~s#vMT#;o)E=@ zPO}LP9A-HY&8lfp9&Af@bM?V+6(Mc!@NcGmn+*Yz0;->}@iK1O9!*03CX>sC;YI}V z5F^#zU3Lup_}gjBEd*V+MeyNE#!P)xKqvaW+D%BZ+ABYs$Kj4og>lAbN>QZJe1R)g z$@;Ep!sX5#c{C#Z2{Ya)61q|e)7DCzLF!N0U)f~I_?A>q6k7baAejDb#IWtB1~!c4 z=G*s?TLA=sKni731#lV;T@fpoD;)T3NL4ElsFD9R-GdUwE~-XiT?z5ZT#NlrS8;A~ z_Rcw&TUh-ZeUb`C2<8LukeW1EzTk(|2Mk(%1u28_8Oj7cK>4tV4g~b;N*|swyO&MI6<}NlhFYH~r!ado^t6%LbL^4IPyD~i`*5blynmMj^ONT7gp>$w7*b|ccho)^i=q&I z`~Ii0FZaDkASN$V%(*^wf^)Atd^;MdU+ED}rs^eKsx}a(IeSY%%Z^@sie?FTGP>+P ziQ)8pmGl+4_7173sWy5p`lR602PW3x(Zns!H8bsV>?6OYKm^~AVRI)YAOK-T8C8=r zjEc_i?q~`(M8Xq&I(9Dhq1>Wu661FkB#Qo#Rb=;L5(0`5i5y2Vd50L)SrJfGEaR!e zZTj<59i3#5wZ6*h1qhjMe~=L-y5Tb2AsNVwlHohbYPhI9*Wq5~f$iocm?ux3)54VC zT2_`P2&RM$*?4&O3-kCAxbE!QPad_5v#8|_)Li*n72{lua70t*V>II>ga<$W{1tR} zSHKyFvpOUi12^ikK$LmFJv3dLq4i4V=8c;4$zpScg!&ZaqLTGP@syx*yK)kyDNRVaqMaG3%d}C?l zS1O&O!fD;r|CjqPtos^#QTqDB!c+Pk_@|=Pn-AekLo9#|hy*V{-t%h~iZ-AIb9h3s za6cQT_D1?2j%HeSEHykD;yvyx zk1Rg)*Rfy1KZtu!arY3FA#xIQWl4H#%Jcskf3No5x{$1vx&8_O=92A*Dc_a0u&iUj z1h?Q(URk9@^i(4fonY)CI{v>+m0L`fB)qbtyuTH(;O;!_q6HU$OG`+Y5-V`BlY1RC#fDo+K*&+A@{Sd8j5$9-8_W)|?m~=!<6b z!?G?&mYTg;Y4-A9AP(1ar%%g=X|VSz3NH@%5GL^ae@viAEXP{UJ0AGa&bjh#E4!T( z^k|#aj?@GQe6)-rdWc-KUG!`%5pb{-@2rGe$xo#t`zO6zE&lu)|7IArOV6beIrC5m zFUC`h>)c>m=HEo|`301OVu;20gK=Akkdwa7G3H-y-e9S>g1R%x;SjyQ2UR2bnl}ky zHF2)JBa={_xEDmpKQ)B>&U|3=67}=v6r69rin~-Xw82mGMe$7HUzqiBL0+f-7VyNs z8sU#Khm{4rh?r&)+kh&=QBEyixzd*!W z;6&}SKsd7?0!y_Fm{A>d2=mf}{3JRV!dE4r4Beajs2>;r)&n`BvRpo;h68P6CQP(X znsYG0>zv~xu6xGKTRx;%X5a;gbs57^J?Bmg6W;V*BZ`njc?WACPm6_3`7=+pd9>;5 zUFNpK9eWcUy5>iR&xrZ#rtHql`}ZgRj0HPc^Z7pSY8g(`})z;(3wwX&aH8C9r{0hAJk9OQvu*{&at z8IBz0{tq97?J`}Tz?117(=>-ZoivbTQzcKk#pQe2&TK==&-qRWH=`+98kzhSQQj4e zb&%ScVm3Ds&v`&$R%R;1Q{rd%9pxL{i6@)CGc1_llzOAxWFX1XDHcqL9gi@BLEu`S zoOi|9pcOJiDaR&!;{BnX?KIw`KQ<7@cxv+)CvKzVFTq*@v2R2)Y7iY91GA)y+D{pl^Z9ImYvkW%2G^3g z82Mk2i4pAk14|p7>H3F#vE-Z}M+$f>ai)j=wMVnQZ*0f8YB?>kwXhs_^yWVgYzeHo zxT6`%fZKtqAGiG()tZTsl-{zar@C7+B94ibZu6a1J}(hxet1=%^#JlyozEjP_jZeb z`F2N|X&gzt{EVTiWykqCXEL4#^J5Q$xRXERCpz(rLyn8SpeJBkLDymfxHpRYLj(M<23 zke&QFn>x?Ahh4#)wi2j<9B%Aa>n!yJ#IW1joYTQVHQPwj{7o9`<_(8Bv6e4pJEr@< zk&RxP?wVZZuJGK~<>TzVP0S!2x=>SjP)4BJ25HY7%-Fyq<@Lb*_Y)@b!#Zv1BSS2V zH`EUw9lpR@X;Z@d!nA<*WgiJO&(PXXHO_`ZY!IGyVU}Xg zrgK0@rn5}!VOZ**TOKPZG&KI{6g7VAq5>&U!aaxTrO2JsPT8xFWBgTG{8tdZacnC-oeG6&szUur*b>Mg6H;lSgVZuMq`Op-AdRNSJC6Q*7z z(+95;A9?Zwmo%Bg60F=InP*erMD=i;J;~4k99;@L*qZ5)`w>~_gTvz@O0z`m7Q+$d!!ga1d za48hg$9njFjqLp!lu6UExfN~VcfG6`LrLby`fBB(^dGe)QO`bEzmk)O=S#YbYA6;ETObp(?m;4Ay5-@EjOiPf53q-G&<>$w2v*4Z zxUJ{1A*poZ^YzO}UsxE7F~m+J&b}yV+m_0`0X5u*w^kb9%8&+D}Eodpid7T;0@~#YPg}G1jtBTiw4j{ zQ@r97!OoR?yGjR*5~Pgdc(YU@|Gu+p$~tTuZt6RUl;4c#{1CfljbTz8u}5mNSnES+ zD7QhI6V`fS6>R4B7Gg>d=50WMk0zbsw^Pd%jT@Z#RVW6NgD_fSS~xw>Krg>XlJTXc zr^M4St>3}WcxB?~(C!S%!4BEao)*~CMdu}^$ed;v?Di-Z4Rr_(AgOoxe4tcEE`~2V zF^Ub{MxPg_+|Q6Mp=L?)$F6PYa?5+^qXGstZOU9$6Um;XP!CE>imf(MQ25!MJcAFT zLp)zv&@@m2TOdwx@3#zf#>bYjkD&H3R5{4pkuUGvW7-M!Q?~l;4iiVc{o!HBZ8ZN6 z(MLb1JH=wm3*#+JQTID@-F#Tr5e~v4*gpwxFr^P|sQ}&r9e7_p3-9Go;&463U>=c7 z$FMSTNdH zwq@CmFz3rIGp1JZI=|fX(Zh=s6+evbG?g59ZNmjbcOn12Znmx6=3VZk?0@~b*YF`+ z%wp`+cVMVk_h)-U^d zgFn!m@9C1Rq8cL}CglfdBfhmWk1`W?YqAj(#}(3{$3G_c3hl9W+78dNN3oXa0S8RH zfS0c+GLf)jhB7x&GehEJCVC;ZIm28v5;6_Qos0OvXRs+G2mMB_naGP3Tyof#p3CUo z-{yvqy9APo$#s8<$zc@s+HXt?Q~QL}7BjzM)}jEC#&KFoH2i_YQfX%e9HZu5?<>Dm zWE=&l{jz_eHl248$O8h z(yLQBG}Zys+4C*mU8(5HYF_KIo>ED1F;X7)23!Z4*tj_nEiu2dg*v2;_PvUxz_ki; z!P&8rONV09mo?_GIneISgoo^q26~t^5uj`qm3~ug^*zlm;@hui`(cdu_rky=nW41C z1^1||RQevN-Q|@e#4eqbGd>x1$S?TNP?QEWi}^N!fjw^?DJXNCI#)9rwCG`%bF^m$a5Tc;)qR?;oghhwpEtj7QGT`#t01 zXw&Bz;d}Z=;DHPpE+C5bVWoWjkY0QHk13XDXnU+-pA39gteSL340Aj&R?P`cas^In zsz&hDM5hD!U3xM+%J4utYstV>AvfL&-@cXIIZ~KwPjvnBVLlFfc_ZZ9wphIqhVRS= z0P3noKxhk#)^>cF@%tk6tzuItgNSN+C6?X+>ZfO+@PgqvcDgR~NL*dcm9OI3B|*1z za#$jR8S+3n65PH2E;^+?K1PJ^>gMLM4F&SKWfwQ@cqJ{icI{{c&vyc^J6C7L*ef>c zX2_FbubXM`-&?5+1ZI+s-DLZZ$oE88&*LvUZf6A3oAC08Fm1b?Uf5|e-MFp5bmq)i z*9=?1dO8LTa^UuQl@#SqL?q;BLh{r=Zt_+8Qlk~o{n zc<_Co*`aY*p$XF|?}1tNI(PC@Ji)9|hXu1**e;t=!1MEar4X|M<) zqv-oQ_0J9VLmp7ET%|pmtspYgp1Ftv=pG?BHN;Lr_MOw@2gv_A*PW5HWSF{j4kNta z6p0^R-uSS)h(Y`@kXi1D5_takUW?(_`1eR+9 z5%1u;*|X5@-;%qfz)R0aB}39%Z!l`v1sk}7L@f23pFe>Z}dv;l&qI)EalF_LdTo01K;-C;8J zF#H3Ze+1QLg_%2iA9{qzy*_CoE@cy2Cy~1%kcY7|YoXl?*6SKlG9q*|@lYYg%5@l| zVh?62QwJt}OwDbSHw>gCY=Wz1eH!3nS z^e_$&OQ1&nSv55_1!c;SkJ5O7jwy}q-cScnHJT58Dj+5kwwacBpC85(%PRGIh?Q#;Y?22|{_%W3llto~WqBhQJ7M6)L&Z6>j;omAcnfzU1$tYhMU?_-QDnc&Az9emt@up>ABP6v!mh#YETSEz0(btX9v#V6FE!#kA2Ksawv^tM0k7L8O&8A25cLt`4aI z=GwM0!lYrTQt%KQ%3P*y;AwEr7Y6;|SX*_8=$YIm8eGneDH>=lwTb)gV!%7J z3xhP|I>!k{RyCxyc4lGf0t~Qz38o^6&+Xd?T-@u8jLOCpG(W%gDQWqmG<%v`(!dCsU67|R7Jp{=1+UPS; zaFnNjTGQF@D9%_?yI^67Jo{gg=E-j4R5<;eqz3Ks?{?gwxZ&inGS2D2sgUXIm$2{VU=yb{ z+|xO4!TY8N$BpEjPR-G+gqz3-Y;z-p&hnpe)Y zlNYvsXx6N70^(_7FS(C|vS-qKj@OzDPFu!4zX%>FQj}uOlrcYNzb_&a ztR-0p!s@4Wys28fUsi_SZThlKw#Lvsv$uIMa4b1EbVDl-2@CJSQ3q2uJ--I4K8;tghFWMrxDhy72%`QHEvucRbV2zfBATS;@ZbC(W z`wmoYMg$Iv>Q$h>RdbxiKX_aHH|Kh|#}GF0RUVsmYqvqh8}1&o{OBA#B~=0jUuGi3 z?>eeyr7{!%b@(+D^`6x~DT7{8%#TA}0VFeM$6cg0lU?ImC_B@HPvrk+!wX?%A zW;EI1AOCpIejpn7kgjepyk47iTI+O0gi@ol8PTIJmHlf^Dd+~wkRQ3L z=L0_a+Ah0<&eES7vmwzb=)!l1$d*|)?ACDD{`Wl{EK!ux_#^E6FxHA3fDs#?T`Zuq zMzLg*lFky8txv_3EfYVinIttTKL5IcyZ2qxtZri8zt@D^^{FIP;+AN zQ7VZsm{FamnU28%%TNWO^L8j);^%WD2FsL@aFR|Q|HaX4ENK#_#yW6=Z5^I`P>J+5 zI!IWM6!HeQ@JyoswXw0?$T|i<>-kR|Grl!{*yI{9m%mMs{GI&|DJAOFyN9Yb z@M3T{{W#n8_a_Pm&&JxoyOyV0>yP*47kl%Aoh&Pkgck(0diWv09fP85C6H$B(rI}D-5u`Hj)hvA&W^S6`Wi@Pzh(xz086&K zfh6#X0VFN{B4);F>g{Rwr_O*Ug*+(c_v0|}e8uYt&$@0&&@@Gka{#}a@#)84>s5=y zLpsv1OI`~@qvRfhd9o;*(Mnt%ommn;mJBtc&EaJmYc=Lvry7$p!1F!qUy;uZ6^z^9PE@T3R=PbfU6qPWQ{OdNZ+ zegw45(y`|oX;S_3qIQ6mdAnPFr2dCdkX?0SwP2xcQjsj925cfy+S{T04DB{ zdBQ=fe8W2z3ybvZ9!VVD?q@LOd`O)}2^wXLf9en-<3xe9TKOP;*p8>L4&|xu$7Vd< z9uf;zmTr=mUmY6;V1grzwlm*IzG@6XW2J3b-U4F>6i`ibDIMRfg6(HI z@j%cn77GA}`lZjTOSMDXYghJd^v3ZDaiZz!daLKy)nPj%8O?q)7|#K%8;z_5PV;!P zFpHT8(Mbs1jm;C$9>oABYe8=_NZONG>*#>!5#3j;or#QKT@hr>gZfP=EHp_2(+jfF z{f;*w+Xy3pCMmWPkn@0cM7BgNA~Jt}`b|p8EZm}9Zjtj)n;5*A)b~rYd@I|0hr#;f z4iY(k6SMq!e^QOyUeDau%KsxX8&slmc{Y%G5^w-PjD;pRgmn9uY? zdi8J+X6W8tRM%5Vw!((T2y=LR^Rp#dUu5vM9wF2s9iYtFxOcHwxA$H*kQVxxb$rBH(-wr^u)FBS@m{)er^t&%UzoOPAJ;*RYf7|#p0MO1JOsPk2Fpu z1q4E(589=WSZ1c=X|Sp8S}mw^ed_R{>|MzCPYRj3{GJ1^@rR1=g=u%6S@2Lk84Tf= zzls-w!>{Pq3XMgEKnDp*^5^&1mTQrw#!BMnbwA=+M~b9@6ZCd~ueS9DHr^j?6WWGn zwz@YzVPd4h6{}0j6p5SHmN2Y(F&IxF&}Df)AsfbLXkfas0rV5SD4?Hp-$itxJTBY0 zmtULxhC833JoA0bUm|oOM}$d|1z|!@EPrIcVg$XC^r?%avei`OOQWO9&*EXW$pc5^ zjUueo@yfVSf8~vOm*9fykxrkNQ{ivoGZb9)@fS8{kaln8mbn%g&DVZt;nD+dhf$ES zOGY;F;=|R~B8Dn%3}8^|QH4t0EDPL-#}*akoJ>?Xx&VDF9uH`*`9MA>flxFQF8QTS z7>t3iivi1SQe`z`*j`EV9%Odxim^V>{ z0PmfW-iUK7wR7V4@-a52`m9Qx_mhMHdgk`kJ z8ROC5BI+=k^W$rTYlkWG(4r+UgF7F!^xX7!TB`d$r8(UkwUGoSIG%-xi64#=XIOmX z@hn3W%!VBaF$+o<Vz~^7?Ouv-ayg?KsCy*ExsXu;74cU1N zRX3n~=a=TwkMT1?(v$F|#e{dS7H9L9XHz4?+v`@iQA99-=;4%sRx1)Z^wuB<9W^w) zQd1Fk94y53Tsvf(4x58uF;fsX#2hb!&Ur5I5{={Bc_WxR$6aM~XhO5kdV1?a%1oWc z1Wh)VApD8Y=m$R+C8T5S0};f_X+fVEiKwBy9VMVN>Hd;YBK0N6m0E)wKm)FDQKHTWz z5@0H*R>&~6#kRQwF{jT=iEY!gY;U+J2Vrv|^Jrqr0laz098m2#4=NusOTtUeV4M_RMzn-&O^Sf<(=+7WkIF&qT zaZ?MRd}yS55-YmB5ex@{+)VKEl`A>3l2|K;4Wz;pJNqc41Pz8FfQ~T^cmY`YNMJz; zE^+$1>XuU?%<42j1{m&CMnU<{|lk@9)wL;>Kk8Z1UmM|`5R9DH#HgwM4< z7}&&0AJfai;}rJdQ^^#7h}BCm6$mBTMd~c`)J{X{3w%pCz9ZH~4UrJ6Q^K^J-aF?6 z88_wWs@JpdU7@O{Lxrmtp|WWefb<{@l?Yik$jhVT z*V?`Sagc}L(zpsQliwK{bq7sNDK0M}Ss48{QD$Z^Z&EsK zJ)((l&1`^u&<$_H*OuyfW{`n0QvyQbZ(BVY*n%&FnO9pdsC4yro_}Xi`5S$Ct21pa z6;DcW42;|TFms*7t=RR@8W2&^Ktqpf&cLC_R54A|H;|@QKVAAK&}WG%7-WiIVvcgA zQIe^wGoCW1V2Ml~k&e%FrUJki^+7u8_q!#GT~JVRR;i58IE}p^`I#V$-}KfL*)_`D zJ#}SyTBvL`4{n$YjJ^FZs7~~9h|zL3ujxOxF<^_r<`APw3UQDjFILA0v)EEJ%m>hj zEG>yyXNjwSifZDt-R_l?fxjcpSDtSYl_`rZ@1?h(x<{Hyy2u)v7*`CVi2IfWjc6P@ zB0_LP+i1?g7VaTY56;t&EA^Sw36@Aq4r@7J53l2TkF}~+nL6VaosS=d$<@|Zfb_it zfa@4eoj9x+SN_cu2N+>KBhezQx{b7^T2%wardxeVt1g{a&(1c%@oZ-7YnQL_(O!Rr z3)eEjEVL9w5CoJWOHyN2K?Y|mwn`R&t2{_9%f~ZarenfFoq=B&CLugS&)AEjfQY0i zQPCTx0LPdtF+Vg4uHXTm*$$oYhX;4u$4O=NM$5Y_f`WLZt4%$QFQ()iJ6GIri7M#y zrQ-WHT>2x3iO?p!y?!g2^n?h=69*SRKHnTi;3_POHydkne5I$YTZvxzJ7L5D*-e3=iWUDMZ%43!m26rMa+_)0lbB%#w zlA21^*PiKOC~_uvFT+^W^r?_Gs;2mIxLC^%ueKL7Y8V&opgtfeV1)x6VXk~vs!_W~ z+82G-7js1w^1)i_$CChm*_A*O@T_Te00H?P&M;;-gg8@*Fsf*%&Lv#3yYMzL%xHo5 zJ}La&2uAew=$|(Mq4zZMAOlCnyluMmPoPsM9~1Up_5(KD=+r{WfR~y=nB&k3gf|3yQ*au8#>gr<+T!?Y#GpGBoMM5z9KYI{fOM`@JrR1$S`0+Zmsp;VHL47}XZW!|iSqKoVkjZz z!7p0{%3zGKJbDA&pYeQEGB$?DH{G{4uLT(LaiAniKm-yCqjLdf87W!iG)9RvB=$ro zsJ6;SqrT13nu5(|lI-mYWaC!5aSp;rG_)SjsA$a9nz%+ts#ojp>hWDGnjb{PzK=qt z`n#yaplW(% zpWg|XkZ#f`&PvNXmN`*;=RhWaEIQ#D$f0876HTrj`HZL&U;HYPmTO2MN9*n#*$&-z zra*D=Xpk^ODQ=XcaX?Qm9GLZy^d+Mc|HMX1U+Bd947aH0Da;lQ;qnfVTX+t(pRFXx zo*Y{IfkY4IQ3gXa>-Uf3TS4`LQXre;uMA((S$~Q`^6z{>cMPlE3{6QI09%;7{hjpg z%@hJ`f_6WIQ8bK1X9RAzd}}s#JI2#@IiWi;bg0+!bLUka*Kl6!nzwPWB|F{0R+re8 zw}LGpM_0Z6{7yoEQSk9$|J+Jnm#F zYQRpBDP(GH3DK-}zRJ&a;SygfoSBWK9$bB>QBeLcslXaX<{@HUt0vOp6G$}o)Jca| z&%9lT6b+QAY4w9=zez9AVsdN1Woy$35ljD}%^%x8-YCHQ)PQV~YK%nUq~1?YN+9vK z?Dn-R!h5@>MSlnuq1R4HD)PFX+uYOfY$AOeE$IOEQOm=ZgSL*~a|j;%=>X_k)oEV$ zBy03adu&y0Bqo|0Z4nJjj%ME-Xh6TaHV)I5 z@C^1TM0QA*__|R5p|87C-r;*=D&4+Ena6+8At<_)-eoZR7V%$oNMTsE@E5H)364$z z8LNDD!@tT4daMa^=%r>{dVAjpvBnvy3Ko^!o*Su6`j-Z^vS-E@ajy9`wGPRBp%sBl zM>sa5lr)@wR3Sk*C7X43ARnJZ^zn*f2zP&ErGdi>Ar{K-7ZnAqq)2v5yf#0ixRi54 zL?dnEl(LX&Qq?)kvP`wtTy-Viiuu5OOgLB7D}^;cS8*H=d$1ZWIN4kH$H|n5A~8)3 zOdluEqtSo;T^Dn#&q2a5JB^{vjJgn_S23}^Xv+0)xo}rwe$Eoc5Hi?!IcvKhYJ_7E z9xOhR=?5*v#@;fSi}hL^WQr#t3aaq;T=|PxM~ia48$aa5jS(-&`d{Y6O$k4kTL3xG zp%!5U*}&Nw#Ef!pN$Sqe*zkn`3SMu~G);r2uU&Vv*-*Cs^@?Az0!R}0$JkU9tL^o} z8{#MK{J+JkBJ~Y=BL0?hi{vP@A3UV-=%>F{CETDAY_w%!Q?VTV5>AK0Z`7BPIgP!; zKf)xOHb7o5gdH`bkQ;P8i?FMp{Lywi_=i|CEU>$Rzd}Ws1qmrM!Qs@nXDP1W*aRHe zx9f!8O({@WK$H4LtGD4e_IULB3-V$Ou&RB#1RgrwXA36Hz%lJ;4Xp_7(B7+WWlu^1 z1$)+4$6f|KOy1rjoz6wM64|-zrUsUe_Vdl4JPptVF?vk0!Iu<8-QD5(6N9!WPn4l< zR0M&>Nc1QK74I+x0EaDIOirq`20fbXpH(yAdp+S|=q5nt1?dBO?ITO6_RUt*BIImy z&MzBo#GX9Lp}qTvpD3Y=?_i8x)~*!_2&|iKM{%HD2kHupG=h6Aw1xwH2k$l9#d)B6 zN=%D}B^n{AeAC5u1x`8S!z4)z?RumrTFF_-p_-MnewF$HqrTs5XY=EVb%4A_{*zG3 zL3)bdkR<8wABxLg{xh_8&<@;;QGBuzRQ#{F-pd9QlVLKbwJQync&b4NLOKuSN;br8{0sfCMYtgkN#%&9)GX;*2hD%8(dE3$8`TmwhE^3~zU~&H5P)R3 zo4mYwnu0wb4)agquuj2zZf%Y*eVhd0-1HPN~k@c@2F z{D;>Bwbb)I$L?EvM4DBB8jgs~1nc?Kn@y8TOJ|CxVi&A>Uela=p}2aZ4X)23lA!6n z>rCEm0$X{3Vzg+3$Yco!^)kwYT;U9z#>myyzHvkcH5s7G!=~~V5jxe9@OQ>mBlFr< zbRS>9rC%uxO|qJDOYWzPAy3*!D}|9U$G%^PVn$Qp!(lgVZC~%D{PuRr=g(6e5JfQ( zL?vmeqZlfFDmw6Q0n&(eNJeTrYa2tgz*EV=N7G%ilQZ*Dw8iNZS(5xYtgprY({G~> z&guF)S@pM`J&=2qWRjzoE#^|Pp8bhFM)Ol)r*MLmU<^^m_qN)}IvjQ}le*QjH>N

      %-5$wSkFX;|0M2ov%+vcP7ZA%U&vRbZD;%s9oB zUo?;F9VmoQsr_L{$O>oh@DtoCG1|A@p>z@v%hY7jeMj)z`l3DhuAn%Edhd0ce{=H2by9T*j}{r@r0nUojsAMBo1hf43L5Q61Iw1q)Kc z1m_kAQeSZG-q*GI(#m?GL(N@1Q$c;?R!P}vRwd-jT<=0rfVwr)gb!)OPi?|RE7LSF zSL#GuRLA^;Pq+JB+x08oZJSZipN6u959qI0L}yg#PW&Fv+l*LV*F^QXnP{QBFuz~m zE`l>L25eBro;`Ns=`r0c7m!xIE;X^7b=v6?WAy|RXr`K-iZs#}TsmS;2Kt;`-{isf zn=83Ew#_&EcvQlv6B|t6dMXSfN2h%2txq&RdwnoiQBB3l?VGA^#OOEwb1tKuY28OX z-vNm6_sJ$3+?M@Eb^uJ0T1MD>uNp%cvTc@%E`1L#Vw}}4KT-osactoZ(?#`&Xootdwle~h6%{Piy)gc+4Vm2_Tz{2Ol=A>F3>=KbcchZ3-Z>${)6f&7#69=E;+gt!zy7*yK zE1G~okbM_NS~T7e*Gkq~&?oKydX307mda}((yOjl%2BHuS_Gxv2;kDhgZn&uyrOWW z$Zt&50gf4xFgZD0UCI{>QG;{A6$!yKu?`jsNc~)c6H3SYb9Q}&<&P-+OpztC@=oH7 z$OR6W2x1|0nTl5Olb^d;@f%f57E7Yx9f_5B{*2Djk!}H7QdsCgx6ycssr*4eqrq6Y59t5H ztRj#6`vq#y<2c&de5?s_ui3=@%5OgoycpC{3IiF?tA`0Rdyy$5n6lN$gDLP9Y+WQg z0x)f*OdRzjFlTF{K0Dw>2O0W;mCZ>)uqz6iEI>yEq0A2!HR6(B0Hz$nsN%ZAbk^!@w5?x9<_kTZ=RKO2Tg-24B z_LUt;i6w7fB(!*Sy|n$vCz2!e5Wkn239C3GZ3=co*kI4vF; z{=_~po$L4K&KU;6lKhewCX0?KE8a$YcKp<9JgC0Fdd1q-A+1~?UicAVRF?K9vIg-frW52wUlo;wJxKe5e@-e&0JXwpD4YNEav*wHd760vFwnqn!g4x^71_ zX;>bKudUxSDt8`bs1rYnZBUTByY~D}s+mrA3sLp5ByKp=>V7Qtyju>?Uw3YI7~K(g zffsP>KN7u5N%_2%u=geI@O$HPrFru3Gel;x3WUet7hu*kT6Ro+E=7lkyTawn!}Zl7 zdQ+Li!%qxcY5KM7e-e=S7iMpvCY;ru645->I2NS>S-EwMRFIT$;7uxm!@R=#67{#^ zwS$<7v`HoMFN-;aC0va$8C1|am6DTm_vt6`I zE%c0%YZ2zlVtZ#~8XkmPQNp!|%ok$liH^Wiwk<2E3jO=N#%{miv~#iI>#!rV66kIV z`at|U|9O~Z{j^_4EFzTdr}v*56j7-Fj*+P9-5;hx6@2oBVOz(z>-^!3$K>->ziJtf zq`4~bCaZ-ti?u1@?^`&CgVNB?g%v}k&Q&Lydl^mMLqs~k`7CtSA(~rZ5)CCzw|T=! zID#6puW7*)-YCnd#v$=n>Oa0EexMaqNRLfe4?jkgHAmJ{ix4RDtvvpep+nV8JM3kNn0R1dL;ytP?nfz{A)Gg6CyrV;^7|cOjs5B3G zizEb#+|MJl#XG92F<(@o;QJmbVuF}~%eE+G;y6-0__juQdD|?(DgWy!S!%T>^;!Vv zmq`Oc@}9U?>Q{y-^E3%(aczsp~j&Rp^MkgJ9n9VLa z$tH5>X@9k#);fAV4ff}FY_GIPgvC5=^+SkG$%C3%;Wx&pSx3W3)s$KvSt z+Dex-|HZAAc*qUBdpV|}cGx%+ilP3Cu9%RZ|0@U!ak4oPPp8;5Yc>EVQh=k7L-7>( zy&{%dV<3N-D}vyRJBFh9mZUhpq~d+~TO5TH=Nyysy|*}2jHF<>c8dOyT>Yme6KUu5 zY!Oy%{~~GNOwIZtpMm#Lux98&I3l9ju0Ha3I2?fZJaG_FEtQ@d#af*QDQ=#wWB03E zoT;nIa1w_7c&hI@1HnrqfOUu?8hj?1GjAlHFYQ)2v&qYhf6QgybZToz5Uchp^bO_Z z)1e1VwG`qhFeK`UYykfXsH^`!vfeqcuC0ywjoGHL?Z&ok+iGmvwi~Cht+ui4290f- z&0RUC=l#BW@86qi?z!ih&oh2wOp@@1$VDc~;!CZ33A;=2;5g3S#B?EySpZ*lQ}aAL z_b?-i^mB{OZ2CGKHoE-lAJaQ*hDAQmwA?a)+yrjH}^f-br z$}&0>WHE;!d@)V9vf6u2q5P4QqoaLXtXX0u;ADZ)D(F@gRjW1tYKI<)c-DG-jyt1wZMG_i1&^p4ZDzqg)4>pow+&} z^ufNbY>05;`DaEUTNU@J?-%6){Xl}8wb}!l>I{JU$Vf$+Qjd=n)N9t#lt-i4+-C9c z;k<(Gg0!D3n7?)2=^prE>xH+Qe}o>5vvehyKF~{pm?D5aMQFxY&WOu3si!dQjO-QQ z`}AvDssV<#Of7`-)c@wg9n}U)uU$V~R^c6I=<&dY8xM!^jyfbn&tuT@k6cSvV)|pn zvfwN(PL=?it3uTB-ndiLxG;pP`hx%j`#C(3_H*z zjWU$tE!qQp3__hxZPamyKLNlzU(^?{H9+AH?!>}$roJzN04U)xEsJNTC@$rJ3%R4- z>c2YL>N5H(LYC@$n`~q1zLn3;G#H!#H4!EQ*c0w{_TW*_(6YT zQ7!r2H7_Z;XqFu2)T6DeQvb1E?HtV#IYN~W`)%m|YCuXAz-Y2WRqLQwocbI|DRh7L z4QdKoXpwM?ftE(y7JiYF76cijC{S&Hrgr*r*hr|A`56<#9u8%}J+fB^j>;iKa{ynZ zqUS+plbeD56^$mpU+uMo?)8zvRPzb^JD$s7jV95zpEv69s5u%UnKF5lc<7t&Omu50 zddM`tV8FAP)*-EiNK}<_9eW=dQ67Bcm`qPXf8|1v-Ut7ZFMSY7&EH^HErjGesmqxu z(?8oQ(q27ikxY-6FH{@_GS0_V<(2k)=ETditf`VOe-7>0Zs$Xzm)bkIO_3yZp%^fS zM?pgi``p$?#@tU=E^7FJrEcxP)31UEYwa8&|7pl;S!wqSl6tArsYM-QkcY;P4arN{ zE_vi<#c#}wj+Ah}*-Tv#nA=VUOQ}R~?x~!kC>V7qti&S--h3rAC402=k6*4r)e)(G2-5$~QYOibm zu@n;}hUsMEv49TS=|$mSUu6zftny&~+Xv^7I+yL|G}VHQ$~pe{^eSm%f68)^$TJ9% zjl%q5=d>Q?_x{_KCZw2g?BVWyRtN>=w9(rl=c;Y=Cu`dZI6s97)N5jkP?KS8;BFat z@&9|>9)wndM;R5c>2+m^EO48OA}-vm=d7W6X_D&pVr_WpaVtVr3Z}pWr9fjX>P5{l z3`royn51G@a>@#@IVWxNk46`lc>W^lQabc$@lKLGV*)x%GjcAXUPSy0a$*2#{3SZo z*W^E>tq^Ezk=iU3ZSsz;3~R8j_aLq_gnJp8IWs}Wyb7TH%A z(o^MEK$Xm|NuDgoix(5zue@jF=S990g6bj7CEruRW$-#h- zkJmb?Tpbx78~7|-HyURF6aw`SR;)`fCBJ8zloyQpA1lGYLxxMufahYz+3J2Wa^Kq7 zsF}|_2DGOuwK#ywA8ii=+Y+*!M#+tu^z%s@0{0x(?5@#@Y4X_vPmSh<8}Z=TvHzSl zFZtOTU$c^dZ;*e6XiBAo5_@^7O2#jVL@vx2m$$Br!CD`v~VAYU7zdT4>E4GE0}M=>vrV zMws1mY#2W%V+M)M3mXCH@6~ICR40m6bM~i7XQVOCUf_lV}7|%<0GE;kEiV zH>{lnUefVC5EE~woNYJcfepIKwmb*CuHIX^Zb97XmIWW+qei=xGhEuDhk49O1Muxh zz830$Q|#c$1zmr)av-FM&5u7@G#1wgFUzM9{hGAY%#wZNj*8YHJ}T^9wNqYALMcO4 zsJoDjk#1?R$Y@Gd#-@zGLY`Uu?(qRkg9B-7c6yKC-0}kg5wm+>+$H|guiad;hAyd! zQc$|2GRv@=q^`oA4@RMuIBH@_09br^{Yna9N6)8MN|y^E7pDFzo9^!%kMF7L^W6A$ zXO3Za;`Wr?g>)Kls-n@+#zT=#Ms&uGzH~>8)W^uzwVLQxgf)Mmu&N^ib`ZCK)W(bA zU?_y|#FBIvAFf*pIANwlf%eE1yr@Z~S=e?@&6i0k!jVEFC?~?!+ax;NhQ6`g(G{zJ z#bAnZHjOZ4Q$*|R83UIVa9r*_cPZMgne`}gL zYj#4=B`g+a5ROTOu<)rR3_vUP{nlN_v?s#1{>zi(+K*9q*(E1L66Do~&rBZC!a!WV zg5eaiF>CH$kWvOXM@|*9;qbtkr|8owcfg6Iaqi;72+wc4LDzcI)*h)EJUy{+an^^slAUMraNzhsS0jvMvIxVfEm*go`NZ6RsLdRH5)?{BA_y!)VGl+Wm#8OJ(1*1#z{yxtv>Q zH8pg4kZ+%(X;1H1e!zi%D`aXZC;hJF)hk69QLzk?Ev3yQvetz zkx>Ejn?h_6lyzXcjd2P8DeThP#IoyM2e<2F?EFon&xk9H?9hH@@L>2(m8tpevnJpq z6>nA8*bSM7Pod52oFhq?WLIFWWf=WuHn}h1u+2RE^u!^0n5DZAh(X|C*`{{D@7N!D z%EPFKZfgNSVZgVbC&m;@rEOEiCvqMxO3~~8V%%XrJ!vLlQ zoVR)V;7l)qux?s??NW0G=yMi~= z;>*hXbyZxTE?0Q3sd&TDJ?bE0=RXzb%IGzp-m=;Uq~#8N1p_}_ZB4}(F^&o7>a;~W z1+Qy5ytLo!RUL~j*>a}>DCC_Gh${P@SLM=5fa`mw_mIB+wL&q*(JQOw81zNq%?y>q zXPl7SG;4CraOGq@6<|%6*{XUHi+Tnk*(-&V-e?q>88H3R2^-jd>EBt&=k12UTu(bL z&mV9*Sh*K{j<=+AGGINk3@^y68(N(f&zPB1MDwy#JLV>(}tS(FMlJ&$C;iZivrz zbbg~t*AF#bhHKz<`MGlN!ROS8N@x|Mv%?gMAe*sYkwj94TwlV?LDW8eNZY*Ye3{sBEe#+MnYvmI%9jB&4L`cElP5fl1CZ{6*;H1^k_v}nrI6`NN z|C|%%DKI58h^H?I;HJadmWhn zwN?aj)S4;gO_4+n^0S-F&O;N@oE(h*IZtb>CYndi-}37aYw-op2R+{GN!mVdrXe z@r_rJvHE4jEgQOtZaZ~N?xLn74MlN=9#M_4 zni!PQwWEx-H-4jF>VY-@HMoQN+|vs)dF@N_j(fH3UC?Y&9O03MW%JVczSwyUlcX|4 z7z7!sqQ;;^9<37+3px?J8ZScJPC3t6hU(+0n z5&#h>f zHF`>Tu3*(1&fiAl{^>|>P_?N@(h*wWl!TS~WjQ1>4P)74gya_@Cw_^7AKDrSiM)-A z8l*|m`D+QgjJsR7tCpE@c!98zKLovXZ`06)Kz=v52`MW{?&9E>lUoa`S5OXOBY4u6 zWerv8n2LTXLl3F2AH&73q8~|UzF4ief=2mpiw?m={WU!~3h0N(%_M|9h}O`Q#s92j z`z8b^;s3hW7#XO_n>4*Zu^7aPF`%-ML%NS+@+{_JdHp|vFB*lWHfN_uNr)*4KwCzy65+%MGUZIH86gBAfK{ZefkCOWi$5;JMUVX+X+mHUM5WpRItE7 z=%G9acHl33dJww#Fy|^`EMmy`v$r_y<8O1LmwQ5|ZdbV=k&{MFuR042$WAzEkT21c zG*Ir{J(sz-yNHV2!IC1>k)ldGGX)mB)?Oo>$38D(KNt!Lm%Lk!e(P};Hyam0%M*?a z_OIVrZ?a5GM}0IcTh`M6`$pYL#ULGdLxL{zN}M9*9@+W0rom!?atSq@Z{gupaIT`S zcXDLAoOFH$vbJh+Aqw}cTqNX(zm+#bIw<)p(;T#(1s!a^)V&Aqai<0>NbLW%u`O3(@R~{!?h>UF&&M!Pz$v>yY?D)z3MrG+mM0{t6}@h zC;NI}vug?GgUL~Fk>*Wx;``(Qp7dZgt3GT(hH`%t51gzc&D@UEuYt9#|^Psxx>t2h5DTGeiNIC8OWKaLlj z0>@JxkDE7*?5b9R1&Uj9OdYu20~F-kUVRw_Dhm))&^lwe#$Zi;o?4)HQ_KN&P2V^} zs?-ucj0;h{z%4Ln>*6|7LLet3iBb{GWShzZGy(DGN5$R8-~2};1Vfd&{}x|Ue_ocO zFN7fHH5^dGi7Ro-@i_wh6B{!pQ8pmx@;?SIO_pG9YS4`CBuc=%Dsl>P8@`g@Q$w_= zn~6|nG7if)Ku?y_t=-^=lVz+HNZb7sP_f?5jP+%SR6f1TKOfXY>^R`Q+r?mZrXeDH z?}zC-2da&a>N_jt*)Dsj#ECrQd;Rszo8q)!>Hk=V+_CA|Z3dNTK@P~`Fi}2d-)fI< zEle}4ZaxM6aBD$ePuWy5ZR!1nYuCtsvm>@8#cknKj_PTb8GjI7+&Qz}g>HTzZ(dnq zMB<5tcI<%PB=O3xwq)#`H(m~-e#Zb(cmpMVj%vaxIV`(grs4dM{%;?pd!K*+w|DwU z`5AV(j>4?vQt@~x&PSiK9Qo?8YlTV+7NR~+nWQ{$iiqABQ4;Qa4})tC({OFbIu##$ z^I{TQnt1@&Mne>znR*o@oN3Fqc3n0VFo%cKj1Vnl8mXgF(bcxw zTxa!yNhz?nor=!z&AQDv9^^dN_e7U>C#`wQO#A${1y_O0hsXF=9fw|ecTM?|Xu;^*=Z`zr5gEr~ zlH)8KKp-G&wJaSlYT7I1>N5~?BNSr(x>mx~waDiJ1=HU1I{5tet7Ax_H=N+sgN zdy4<_;p->Q;OcW{C7X2c8-7A@%r`P>`-DodD~8)tWZtW-!S!&6!yt&^MuOkLI=}Z)X}FZ$zQ{>KrrchJ807dP<~U^1 zvxtlr?hF)}0`Hps0l-cfQl2l4ghwPVAalN{S?iem$ik_A?YvvgR}&r_s9lzGgn97( zwB!=4R-_T*tI`qy$_OdsmurVWa`*7#!~}cjAn@h}!(SIeu_y)DvQJ}te0G<$Er#(W z{_!O+?W=f?A?lrw=tb|$uw(h;XgfrY+|4l>+LutD!Aa$RJuKl@s;m5XcBp16wCm3A zgC-vS-!JfSCFavswwZ`8MXe$D)9GgcYdfDTRKX~Z-{>!nu6-F=%VoKyrMfNrz<(HD z_4BvvAE*2waIHrS0a^dIcWEm2h=yZ9kL{IWsQu~t&y$C+-bCieERH= zhmT38{XCfyv1E2)9!`}wor<C~icEFNxymnsGE9)Jh9Il}-yxaBne-@=~;&^c)0@-t7} zw3W=rN>bm}8klIXzq~Vl z1~3GZ(6K%XKQ$uCTz|(7I8p^Q8%~}mLD}@V=2WE$wkCAkSCKU%507X>i1JpLC}FX1 z(iGJ(0fL*Ws){!1fN`ufWo*a8(I2&wp7Lj#Px}t8HA%AwGBzs`>W-%o8ZSeZJyZ@X z!Uc|afR2RcJDrHU!VsZRioidm&x6l(uMd`_c|L559E4YG98)TRSKdyYJV^K6tv3!E{Y27o@A+jtA4hs(k}caOI* zho5tVR3PDKnDbb=9JeE??z!$bmuuUCj8KFLU0xqCqym#@#y4k;de|@j(~(cpHdIy_ z^TN@R8lDxEv$rZ{)_qcA0w!Jf=d8WIXMMl2A|%Jt|F7x!+ptcHsYxGL zUZNVPWL>`(xR3v$H;c$L>ZjuPVopNZx*K7Eh$Mn-Hl%x)Vx}TxQazM%;ywLUnf6qZ zDVYMjJ7;m2^9v<^-LliTg74Ck!JLngPi@BYm2yX!%%#iRxZoeyZbt%m7o=l<+MveX+*R5`yw_6!_oV zM>8_Lhj^Tece}RdUrXv~OpU#r@l!tgw=Dz`&lJKk9#)zEPj)wYz(mbCXI0;jqdA)j zYGaY7{T!<`xXd%?$Ug+4YDVgB?d8)4pLowz_kCd)wWw*g26Y1%|DyNtk5b3^!rAPE zA4Q5u5{^O;Rq=uMV&G)KcQPmeB{!!8p$B0n&tycVM5^$E7}bGrcwwZXm?uq80?=j_ zMJiJR;MzgcjWf+><0N~tx!9ix8X-dx;bTj^GWqYQtK3pu_v6pq#l#^`f$%?;^eMDd*=qKk82FV^rVYC|INkkt0&k(YF6_m@y^(#tp2l-S?hj4TafnJHbNZI|!5S zG&>U9A`hN&T8y^aSrr59P-Q7vL!^&nuXka;wkaj8;BaLrV=@1gkuEB$?)sNu0fVvI z0@G<#WDwBB%2a1v77hi=X4xnxO7W;HVl5UJ11%Or%%oSNnLvNsdC?#k>Z(F9nTn37 zn2hsP6g?Y7^TNQIIcTg`DsIL={dt5mn2Sna>4kwHY?b6CC0*FvMpG9b{aG#2;44kxATQK;k&rbzf-aH?ong_ zolojHbd))T3a4ANa-j$+BXl0>!0G;oR^p?KQl`KNaj%R3>%BH;qVaFoQ}qb#_&qoL zdV-}jGJbjon)oXp#&-gRBEUlyLbx!L$ijZZd8Kr(3Sp?bco#xf1}Tk~v7I4PCF8R4JyfDDTJ ztoz{oPOnAV=!n~5K%|5A(y>6Vi?UF~9Qjdm%b_ruCy(Ryi5m5f-qLq3_w0-M7`35$ zecKgU)0G76wBYZZ^iZOqc|#(rEnXUO%OyZH^&sp8T*!`*)=fVp6pYGm$UF zMW4aKSNpixGg8;D4_nPPYj9m!`|6rKF5l=r zTn($97F@0o+!W1xc+8+edZYV^a;1<&x>Hz_&n29wIW1JKsyjwiz~AB#`U}OP+?P6B z^hZfM8-%l4ajK@+Q-O2QgOFm~|6)*^vktU|bH)6WBo!U(!|7M0X?w zPZ|{9AUO>v0-$*y?8%q~S4OaX(Q^>xS4>X;?XUE4?FeDr<+_ziXmRf~%X#sNpR)Hl z679#3JLAYHwxvAt&(&Q$l~j)J2+3+QKI8t`fE0Bw6jr^%*7+$%ffUyi~~>dcP^-Evr>RQa6s8R$3`tCBXrqAtpbG;{^(Ph#E2YCplmTBsh_Cp-$IfJ8$7XIGLUdpS`p|RSzAFREd>Uz(|D^v`|$~bqt&ZdL~w)ltfvNo?uOOj*6ll zFK;T<3D8Ma`jn0ya2c&n!_CC!(j0K_1~wRvmsxa)xn%3;9kd)!Rr?U2_#`;AUt#_6 z@hK9E4GmBHoxjw%gS(*6w8h2jD+~c}dG%gnsRq>RYjvzv>H>A|tn(W+jOcT~53WDy zvGW{BwRGQ~)p@B^aHhAcU17TIr$x54?%5xF!AgVctr}I~T_7#Or2H#it5LMGQJl`? z*W6CDQDA{`aNVzfti={~tYtO!@9>7|muufEVoew6;sQ;KkOll)b^Sj=N;9gVD+|Y1 zjOJk@fY-s3yypZZ0g})wv&_Ecs9rL~kh|h-KA!5#fo)93G$*w<_T^XhNYibXj^=!x zfP9^AJ!na!!-lHW-+`bn`Epf58qAox+k+g77p%^>8cf)}1yqmm_=pajC<1b#r_FGboqt6pt0UHLlX$R-*)+`Eh>tm z>IHAETB95FCmnDH10_0=&&cwEY!f4Bh-KU7<(cf|-$%980n#4~@K>x|ZHnbzyH4t# zdG)40wRry+WWN*3xqgXT55*)=~Tm>Qd}oWJ`W z9CCUX+di>P(&Ys4jyt>UFuwd(KbtSqZG?YGzqHOui+s!$$P!rgIf!IOjXRmIgDUJF z6W}=MaO)stIW9;F0Zj&QYGH&{*!(RyFTX^%RTl0?nz#Ua#`)li^2fGQSd!xKDT zRc7}?pgr?I*khk^P2YK#L7%;Sx5li6-j1_eQ$t?b&Vz7Pn@-`}RN?UUW7sX3x`qWA zZ}*M3A;MsrD|h6S!ORnoC`s~KopM+cX4a!Z%ZC_68aYyu{xw_vJvEdu((APO(W90W z3l9Ugf~q6j`z>YU#-g}Zw5fb_U|ib$S7bA+7}gSaD{MXOyR7kl(l}1^HktuT3r( zy`&<^zRts{u@Zzj@pKuy&Ver^2%K;x88WgB;psdT)#h_@H^dn2uwrRL=r_&f3kV|k zQEMp1wQe&}%#leOAmv6z_~jCXq8;TXA<3plY#wSBzXb_$Iq2|ri!X2+dS%PsIxtRNc01eieh@>q zwaO+|{ao~knJD+(lWnJz$`ogYXziWdtM?%c56X^XCn@}yu(A)Neq4O{@3ID%*Qffq z#;!cr=n`O09?+l1dObFDg~LW-J>yDlZkmsVQ8o)6+aJ89;P7^RRo^o#`!~L|R^EGh zL!RYN;LRHM6CiaM|3^~jV6NKY{_MB=E7>I`^#XH#>@x} zDN6S7wTO}pv~8l&&j)B_VAJ?pX&6)@Yi|0kH!FPPwftWoqk zng`WSB;uo`WPxy*pFpn{Qt?IBF6jhs{6g_dLC-ATFgep`>c8Hi;+f~pP;mS%yZJg= zLOD)6U!9BYIyP@C9v2#=$dglvzT#&3tOcJ6tUu7)vhRIdAeMGJv-Z-Pxy*j=xebUA z{y#BvjRj1bdjtV^v@>>)mw4_8===3A`kNR*F;U!2!5XBC+;iHj!jm>NG7vok^iChl zwiuTXCrw$yfg==LRr^RuERcW(DfTU%C{f0)+Ooo*2RAUA^uvqapQxomudvMvrZ7aN z6^L;2qt6d@$EHe7QtfE}Sw9qEmL%(rOB8-*XaWLpZQQxTuv8xOEI~*eQ{)Y%4^}oA zrZ80@`0{jxesAkv4Hg|Ph3yJ z{>HRcRak}6(#?=Nj0bM>C;?LK-*n|%SH3LvL~OoRJFnO5uHK4!!=etGR?x|TaoCRp zVnnXj18yfG=(Opq6;1CEl6Na!nS_o9n=xo9MVkBoH?tR~I4tH6WtxJ~lI4WcrH{@{ zvjMZ-jN39@RO=l}`Eh%5+ie9Ue6BT9^3@!zU!q#+L3?A(ql^Vk8W>eHoHJXB(2|p;W73{Za$cfXze4AlZS5^c zlmB^Kb_o`r!}}7pD(!{n+wA1O`isDxRCMz)S6>e9~A|%I&Mm-O>`u-0(fz9<^uc+iS(Ar7_k0d=M z*^0wJBC#bJrrS&Z#7H7=@Ks>xq`9==5Q&Eth7k*E+UJY9$!w58nQeF%HEM(^IAuas zMH@(VTpYRbAr$H`G6(C>6gAOL>F@1z5_9Rg$lv^~ODKK#sLoCF-uelTC|-xnjUm^x{g%DxGZjp*d4PF<(2}5?@4FLuAuEUWt$6S$++ReQ!4#h}B&MZSe2}#} zh_^1lnqvk=NWRG8dRxK~2ZlmE?sc`|_e1Xc)*OgWOqUyE+nbij8Rs@S91oZ*Fp)7V ztnCLp({q$0wjNLNGCEg;RRS_Hb{#FDwBs@RRm|%k-cUUPPwn@X1Kv>Yzu3T5a1aOA z^otug8iLN^AAAp>AL|J7AJ~!6GVWw0lkSQVee+#of8a=>c&gvG``BY&rd8tb=XzC! zV2^e>7^R16h^Xz#PQ=TP!|KA{n}P_}3HQJhjTyC65c~H#hk=^|*GM)|*n>bv^EyfdTFtDjQvcaVqG1I7 zxBcSUqb~)f+wdAzs=x(K#A|x$Ve6Wmb@octM!;AOQaW#xV2Z?#ZP+8e2&sD|{88G; z|H%6S-TiK(LgHqY>`s(LUgeSrN)l1W))B!IkVP(SANY(uhXWJI;E9g6KkNZGh4JQS7*2MB2TwP%d=IYGFK(cx=A7iUG+3~npgFw|&)jLe?V{DH z%l4Or(;#=JHX$X%+AI;Uv1@KEvxY`Op4EK7Y)c0MHkn27Rs10KPM#hdaql+gQcoec z*|pBcTL}&*8)XuFvLoz8zbpe;Yv7EjF1j*8TDHHdzu7gS&yH6u9-dF&En}sQ{gY}a z%xM{_;a0b;7+w(4hyP3LCMkF_w#HDrXlt+JEp(C{38KEvF4;6w6=o4$mG~?k@b)24 z%aaxF_0L507AGE&(E-w=ToaW}2>;@;&#fkB?Am!L3dJXI4=*%1gBd(AWYQdw1KXLH z{CUb3?X+5Hyx(Lq1PPLE8K2*S@EAgJ-LB>K%#%p7zLEWQ+cajmz`n}z1=q5Y1%Zsd zKawf1X&l33A(JNtqR(La&U>LlWQHiL>ZQc&}LoqgKLi!G# zakyJuabny|R+F92rj^<1?}2>cW)M|uzps;24pyCU%tL_Y0NqvB%s)xcX(U(EkQYaw zX4{Ib5D8)H+@cF>ZG1iGk}lQzZ77BdryVT?X?aGyUd<*_{(lxdNX+Lzy-DTCD+uk? z!bBE*i~;)cAYTh@@8P7)jlQ!fyzgQNnDj0TR}brL;PXF*K~YSMKVCiW{xAKH1pZ1qrgCui4-QDCCU9)x#T?m zp0{47U6t@0;~@@RH7{|$|12_)wMrG0#b;r^NZC@p?ICjQJ$+IqnCgHx*MDXQnb&|tG+6$t4`ltshO zxT-QX5Qf>*4G&}!M;F0D->2oFqFpiY1EChdooxTDi|VPa+9{$G7_R|9esc+{$Hfv z_z3Q%Rx}DPK&FD)0)3SHpGsmb1uyQ*D`gHXTD+y9dLM$R zs;2PYzOHGZf^MDo^m>>J3Ph~hR^wsiA0vCz)lV`}yl%NxAB?X~nuvw#d&&(u6UF^z zv1*9T+Yvg)JmQP(Y9??uaB+p7D7vpPfKG$l$-nxPAfzb zvP&{OS!pIp4Y!>?l(G{cpR*|b-rqPvT~F{vu5&Af6WS1)SwinVvD)eIJc|iE5daJO zTdkOSoIx@aJM%rA)3|(I@YwX34p}MB?oS6W!Ki?0BWkf9FpQ+yI3EfjLtDb;)4|H~ zHlJSEJ)%f{#8x{EuKjYn?*s^%7G8I1@3NsbTOfy(!_ygv663~J-HXXP@ArN(N8YPw zF*d#38hf)fYzJS^oONyMBX4cBrrE0U+j9QF5W7>6q_9{=Fx+h7bt-fhr5T=LpbWovY}$4q#G%`Mm;X$&9V^raINHfv=>arT zEKh}3MTuP>aoI61wH(6jegvK!JQ+!wo7yT6N7c1~1~(%qj&b}f?1SNC0mYoZEgQug zz_$?!+-Xol9c6U$#B1|H5xGxbw-lbXxs@lO8v-Z;z49@lkt^N)*f^}@q!wWsa=|?# zB>`N`-g#Dx8pCRu-8_kbUQanETsrVU!yW@v8Hv@OmnP$b)1G_XxXdG>G z!I~R}KS-_c4M(+6a8>ZV@;j@fw~P5_+1sgU)}Uc)K9U~H6>a<9xF{f1hM#-yk%kt1 zP`jtvFKx_PB9@1*Dis7CxVO5iHBT47cfGJzw(9kl=25L=l3udoT@nw{NPgAdq1o=I z_r3V~n;G$KAzTTAUWsp>_6XByE&Rm0dKMl7GE~L1z~^95{)VU5;a+9}kHqg~0MuLW z>;UUrc}b^ZB8LWaY7T=nG2;!vxbKk!-2@H`eEmkGi!Sm#_9g0z;_YX<>CmL_s+9nM zC(i0Q&DcS{|2Ux~e(k%75--+5AT65;@}8AdY%UZIWO^aRSrZ%7(UkM;CgZl}Jx;(y zF*r273^1b$#g4Dvm7|kvwXA75@5-$te?$7mVuVXo4*;z2j-bA7CVY-tb>^Uh7=l+yciJ;=Y*5&J%b7T;gpf; zJZQtei(f1Yy7Y=QJLQG==Hu-^`s^E(u#3n6q#rl~=?AXgOcxJSBTWZierbCn)m9J_ zVlf)kjpgSDaCsO1AkkDcHfrk9_$ww+psdYmMr^O0r|fnOS>hM4+-R zngrsbxfrmy>==;2vgqyAuKonq<<0o*U!*KD?h{+>Io?H`SIg%*jEY4ymUGd0UX#im z6K4O9P0(Pq^gWyV{j=ucGwJM_f7X{;tCs3%h6B!_@Axa}(?*_mbqProgr)VTqHS;T zBLrT*t)DY|a$}CdRLzfS_*`x&yPUIUOTtXTYm0yD=J|BvbjRgtoaXvWk_umt9`-|O zWA@YN@#R!082NZ%Id&<>gr&Dt#N2W7U^mp=ywUicLyR5mylXysWOOXwEqw;qNfnt| z4UWZ8NFlwK6&7L)mC20EPo*>9puDFTia!Sw?QlYZivN=| z6Ofr!@>qBW*?2YPFxE}L*(L}M?haY{bsHbT?!ZP=!E$}G4C2DX&=@VmRLjuNh}WCg zX|xx#5F=gjB^n%h1mW)lZ5|*eF`Lb9CZ#|w;#_X4gvm%$AhZ@_Ss-RqMQAH`LEW{Y zpkhW1tDn|4%X&VeP)S58DjxRD`;$LM6om?m^;1J zt6z^7rw7wPXinAoi8yE{I})0OC(!!W8K&c6-wdxw1E;V2Plj--lm ze{IHCwO;phX?WqFJU<_c;I9bt^L)k4eDYNiL zd3zbY0pfBn>?Ykm7JMKMIBn|7<8k5Fj1KF@w5$S>nqwj*Jfq=ZZPQu9El-(y92bGF z#nMYfA|{uk`HfuJ?L-W^gPwDpuy$9}X8{fBG!Fj_=lBfaBtuh=h?ByzhS6HAq4c1E z3oYU1;qjON%IF)|Hg3KUZQs31T*MBG9+Vg}lzh3SaZw5ftkE&^_t9(;EU-FP>>xxA zP0QZz=E7Rn^=u}iAs<3S_JVx|Fcng;5PTQ2%lvOJzM_S8Gk*|?Hxu;3>%?3|Ltao- zVKUw+%z)g>T&rH4V(s={TE0dUWX-rT!t^?w+zMgrf7X45LnL-T*8A1WMZnxEX^x47 zk`jM`5tA$kKY%6~{J}Zmgl-iLagB)*D?ND!t3PEYHC7+9sWCN6qp6!Vu2Vf4D85&j zUZ1hB9bcZm+cI-1VEM5of>jbxsL3)|lqbl^&qp(3W~h88O=l@m`LJLpTr5qdrbx^v zo+FQk3DxH-hY{sDR^qo*>xtVcDyr-sL8j)ASe!idb@+<_OL@E`^WhA;=W1=_Kq@3= zn$zQh(%HSy^(%0M1ta~JQLu|)-mkBY4S3hW6Dt122O+y69qyL(`e)X%{`rYmBouQr zwfGj+A(07JL!Dmxk_OT8gF#J(h)|~@QExG3cKTaZ2}32FZ?xa%#+RPkY)crCB>WzQ z$YDSqJo=o!+}d)=?976Xe>WePl4PYm8OeowwsVUf*8gom8f%YOd*(j)9uZeGn4EUBhfM0N+`N2eRcQQp_Y_n}~>}jZ!?4E)xB{8(i zFhl@uxxpXWqM7DWv6@X4w9KAO4epS{TNBJAUKs_BgRwr8hk2bi^wfZn8&uye)_zOc zw^M`m8u8)gcQ0OpACo2Rz-xHXA31r>ObkS&ugrUXhKO0GuK0};ByzbOT?VB^|XCYv-e}AEhK3H zTsliq^$`&b?bklc^3|mtcjYBNk+)R0s@Gr&%cI9C8~*DiTGu!2(R-cNb~wm~Dzbsh zM3$dchog2j1Hw3wl&PAkvQ#3E^DdanpQD4AG^DT3N4DDsx9UXK9u={_OK}**UF1(X@9>fD2>?cj`MP~z?*cxyZqZ;$j?i>+I6JoJw?9M+f28v-Mc;9} zzw>HV>yNfQq3Dbz2kmVAzg~u|C^kLzlaHrzTNF(^QwuTG3C!$d_+*sYXnrI5W8(6m zGCYU8u{a-P0SDUwTLu`*3O&s}gh)~Y)KyU#B&5i{qnsRdo1~2kcX`7b-U%L_e?*(+ zv^?E<1Wng(TZIzEyxkZtgb0;dOh+k6-%zCfiHVB%Q;QI``~9j`K37f0M@4-22zY9S zbVhfjaqQzv)aO4>b?i8nXKx6E#jQro^lTrXE<_SWG041Jg|D<7wt|QoD8zaQjFA%& z_Z!?Pq6|Mp;F2r#>Q0`jMe{^-+^8No+_(^S#nHOJ_g$5?=jz{gIMmO~ z+|Pn*#up(+Jg}=M@UL3G9?CdR*tv|4|!hsXwkwl?U8@^%GRZY+cn?Um4ImFE{#vP?u7a5&z%tqO@O?-j_X+XH04tK-9uuiz|#mt zp)sTU>kHDyj){sNM}GSX=ATMrsPr6V@~@f(YMj0VJhh$=vwyI#@#^yLlUvp!f3u`T zmTPO9RE1e%OnwVDt~CjDv{4*ORT25w`#lyjHpVI&+t|`q>ums!{OT~lRENd*q%Z^3 zxA;1n(baozUN*ohMyc8g{HnI=3^~fpqBX#+FMn_YG@u2ci zDJDjFwZXBykQf}|Xmitk@hK8y!z4mke~!uSZxrIa-e({uI=q<0cqIF7#EM5pQ@jFY z{-;rUs)vd>L{CN^j+)j>@vK#TWmU&U;^O7Uvrsp5*f$v;2$}0LnZX!JPR&P z%rxjcbS1=z_}fB(iybJ(kdh%DcKS*Zq<+UAqD?>Ks5A`B;Il@~JG7}8#MT=rAE3bx zSrOiaUx_bs=tc3=)`-$K;HCHjXNaR2Y&U^f#jDD&B2tI3=~eu_8PM#0ny0w=h(o~z z3QX|KuU2g9*C(wC&8HpU5mZf(JF<4`12guccLh`qIG*7Hql;!x@{(dc#O#L|O=Y?ulw!yEWqmajm+Y{Q$*kp{>L%GU5;y{7g z=EJTGxOBtq#i#cT9wr8|Nc+>`rk0BQug3K;VT?oR0j5$SFY64G_ZLw9#~cXy}Y zw^4uZeZS|q_uqXco4MBBYpylN9AoaI(ZuDF2SoxzlJw?X(~fyw)&UkAQ4uoU?bq~e zw4ul`d*J);j!EL)Z&(!!_(Aq&javWo{9$mKHn&rz?OJ#A(5k4#A6BU;%?f!+83^0FJ%+u3l% zK1#`t);rW>qRmY8cGfn|hFVw5G$dQh3}mi1M^c#<2pWiI$vuK!h@rDU=ort3XH((y z+r1s+bh!v|xWzBWbC_A)GiYMEJqGhr0f>kKWcfR_-N=e2oCk0o+5r8EciSJn8X0;& zJd~#U=t~+iFJ=ts4_+YB-)7#AtD(W-4IkslxiSXrRMVB;A>bm?vaF@mk%Pb-G z4)T(+`(DBrPEMO6%oGwEyi+rg@&01C)=V`c);umRa^5#y){=+LDTbuY71rai>>~wR zdByGSROm_4kTg+?`H{l>AY4)F@PJ!Tc0(hBKuYzPWgt0yj z{&XKYfMA*0bDa?LDhF!+yPBAKF~P{sRZJXUP{FZO4qKtYZ^1)$lAENWCVi`T`acTz+urplEp?0sx|QgdR; zO5;g8Cts&}sU#(`EWu++aX-5G#`U8xmdFNmlji0g1Vu%J{lM)OM#|Fc?lgfPdJBPo zH7mhR9d}B4`->P$Es_GZ4Jdx(VW}+2M>)9m+O^I#x7c8sV)Ds~bP_uFKAw@Gyw|(G z*h$gv3(KG!1DB>bNaGm#mrT87VX}ByCH}~aI#T$__1y>+r%jdLX`>FO{KDXAq!iCp zUdSEXKn#EPco7tcG2v}RP=63{tf^{l+*aepp(DDp+KHq(YFMg(Wj3AK8&t|pQg}07 ztIN#ulUwghnj?o%BcU1>uP`C;`u+h_VXr~w31P?eBtlQ;z2c}r6%rD4=3RsPaaFmS zd&tk%9A=nmXM{)4xDcfR95KjyKNIDr(1|boWC&CZCd9ewM5Od21=O}BbtIYb-xzWk zt&+jeNxOet1VkW~J2JbhGlRII)Sz;O_zf#R6%fxke7{Z7KW3z!w ztP611dDd^OX6VY+MUDbe-H)-03CULSt*fM1&d;{&`vj#cS`p%e(S>XoxS(TDgebHI@sQ_LYBkef<#h~R@yE4YaW$nJ$FM7gQoU5tsGo!G>vYyIfEH1It=cu z%SD`LjePIK#?bZt7}RF2-PfIOg&qPYO_knkkmJ^)NK2MQOq0uddFC=>aj8Qxo%>0B z#=?L;LPv|~opE1%_OwwQ!M!&3e5i5#BU^?Hc zskVeqTAUYR%Jh4#!w2ylP!=QMz zwZOb3_q=m+*oyJBTvcvfY9jvkiR33VHFTaj1lY#xX z$fXKN;Y>NLB2E;QH*8SYTApY4Puu~;Xkz@e1_C$eeh!b9q+on^ zgCQLf=Eyc=ba^FODqW)NPmHhY0&g7^CATNg%sNkdJp9sGww1f+&35dhED+ zs?@i3fSryJ7sHKYt%!SE-Fm0(UX|o*Q~w(mB2k|DW^$eayn?a0uhin+MP$CgIfKPX z+}~{m$Bz=&W=51hteO>g5nfv8A;MR&Rej{Ic;y*W7u*sRnfNA3eG2;BGo*4>@sg^P z;JvYeJ{gKsjcT0*&n}4&;Jik@a)MLErZJNHncmx={O$Z) zk`^5q%jh(7Yl#MH2lwvM^YPzJz2}Sb`dq0bA$momBB^7dxK>ZTS$D4lJ0jg${$1@Q zbLzDtSOtzu;BdTKvhqN5t_>T1o@wr@JwZ?Tq994sG@gzqD_wv#p(zQFmpmrQGBr!z zyjSR|BZ)pp>=9gV50g?wN|lDR?-w7^S9uMuY1-&{e_hZFrCGa<7NuNWVnQ-mIsf=J z?V}5aW(8Dje$eiQg`T%xc%e`35OK>ErYa7z{rMmi`7gD|=A^UQmGM;U2o|--QLnDO ze%k7YW!|vqWgfx8iA#fQDHG1?w;=W9W|ZqO+&kbiIZ|V3Xh~bV ziLZK~rxA)1LIf*oDogk5jX?nIAp{{!{UNb?vbk+<$;0@ec`J^;ZF)dd;Iinka0GI_ ztS5z9CW(-q`GE0Fyt*h-KY0!ZI=%bf&RhP7B9X!x*xz!gBCe%O+!v9}&m-Oa!dI5B(qoS#p z-Q8C>LrZNH;h5+{*sjb&=X{3h7AJYwNlT$Lzrlp!D#6zg2%!=`)G<>iVqYBO!wnw$ zGaDm!;umHa0Ou@0;Fa@dpA5Q~wtqblaMu95`|GIq!{brKO}M^|AD3^j0_*f81c}r6 z#OtyG^-XS*8jF-rBqF(-lUCz<-Ujar1H_mA4KA*V1qQF?@viGt|1b@Psn&P)8p;x8 zpgZlHvy##+b?>%vAclk9@zFag2I*s<gkP&!WY$<;|T3Ct@XNAel-dWtq9nZibqA3k$y#KUXz47ns+jhq-BIHdxFyS zts#lh5{!o`U?yQwy9Vl9(91JqmNW&@mnI#vK73#_8MzMzS z3S8zv9N|nwc0Zkz%kRR`A?%&KnoWWVq)Xoox_({t1eFyMst9f|MjsBCs<9dFX5(I& zH-oPfN(I<6kT5z7dfdg|t2r~U2#WxFf~N+@ed1Ue`BH|WzSSLd?M3OP+*15 z+g4Z-`*FANZqOT-g5$#FaGz1yDy^l|8(}2$$4AjmN= zeQ|81e8V)ObaHG4<1e_69 zsb%AmWt`6Z5?vwtlB|gEpC6g0yyAo!mO?^J!cvuE+v`MF*V<_`stJ@kDZ2e3Md|NcBxZQqZmdR(DUVwCDG|(ez7% z& zt<8z24^k1Lry)TFu3;!q#|WX7{AW0U`Nz=xlgJ>67H8}mkcuG5|J87TeLEkP83M-q zK1Yd%E2lU|*hlw+js-<8L^7L2xm-Db#xyO1g@U3Y>_^`*m5q0Ad;(%2Axt{?HOpbrfH#b2IWk^A3-xn9N7$=oL;J9;@7tF9O;;3!68_kNWSQMjbq z!~7Ql945Bs2@YREFfynt2;$w@ks~oH^D* zPO^pf5wNBzo<^@iu31Hgyh5VIlm;q&sq)h+vbqA`1z$*Jx>+P!BFIn6Uz< zl#)_(@1J_#yrLXMpue$4?CZAZnkQvl@aV9V79Q8v5+c~${my$MJHksjVv5YnZCBq%f#sl*69Fe~08ADP05bS-8}B|0n&PQgZp-~HK>M;( zslS*F+VWaD#q05riFA*{Ts~4*dH3jXJCfe(+F{=PQG$YG?@QwvaqIgl9kM&1fQ7`7 z^7mhr;zhhkc;H<+bv63ju=YBcATlfJEMOwcB?cJSnrp{Q`hl8D%bL`Roh2cb&7g`_ zrNORIGDd>EvXX#xlmM4Ncj%QxKAWHn?e^S_!X55_vu#a?aYGR^Jo6S5t&T!G1-IiG zQfNO8cl-!~=~l;tY}ANZ-Kv9@@9o6!7h{!}Ub46M8)=td)yCK^vd(5xr~_KE!h6NB44+|a%obCm)D?*O8rZW}ACBdM z3Tsf7=G}-sb_rM#74%*0Eom7GvVw}UU|?E16WulwQYzQr^FwqhJ78zGRdWg7xZH#a zt-$mczc>-#u$DwN|DIhV@BtRpkTyE0tm@j%1s~Tz$%}gH$7l-hx?mUuzIU&wep)v z!~;xtH{w+!P|;9qr{F787%4vN1LLm$w^g4Wq-hp0L|HTYXjRWNzFr2;q-J8+Qh-Bn{8^Vo}IZ!H1-(6TOD#=qR=>#jR_8_*@u}c#6rV! zx`(K0>yL#27>z0??TxB7(ZafY#&tajPV!aQXVvF-wo!$$SG6f=Hh&_$YX47Y1Wv{3 zbv3|!@e>iNXEA~}4shtLB_qxL`G8WckjG&;g@HDN%>goTBll>d4(^#OL<3i2ZwZ#} ziYj}AhkM~+e)TAdz)e3{8{*#o+Wqo15Eq8(TP?ywRNhqcXf%|x&X%ycRv$pR)gORQ z=Ypq`7-kJvQEg{%$_6Fl@`Kbm7|N0j6;xvBBd059nW_(w(&!(+X9vw51F~iFhL4R? zCI<{^10_F1SeNA$QOa|*^{VP7 zwOv9?8h>Py7=$;pTEvK`3<0hj0It*nt{neyr5+9Z0mLwC1GuvEpDPy(Ww^!)Djk3; z&44Q>NNGn8V7qC)$`hC({oGKC2ArU(6Qo4Z9C03DurHR{P(@PVUIK7*$H35Z6&=R( z##FmNyyXUu%(f#MLBg_9M>6(A2@bAOHE!R?#pT`19ywd{;gfc1x_+}-ljy=sBW&_F z)nhX}%}!NTm;%HIQC9n5B^gy)cqV!H-k;ZF(N-u)6Y&3EiC*y^-W{A>&2 zXZ&Ha{K|IC4Pw@fCrLxH+>U01C|78)wl}Kb8lWN?mcj#RE&X9b-}vdnz%T1L#|unX z#F3A{Ov)&toMEOBX}T(w`{#+-uHpRKaUjmNYp*KQ8L%wsX=5_{OTQYcW&-j1|Lt%> zomSad$)`sD(l6%9A)P{hP5U}A)1DgrO_kaH6vyY0SP%}w>3Q0$5)5;l>x%ax;Flh- z#Z2xSPxe(gwH`TBf`gJZp&=@mN*@-t<&GNsyRK6+AYSRff(pD&)%(zIukfaZr2IPd ztiKQlq(QiVu?%3muq{^%7*7MnPU#rlOAfY6@FuZV{5BsJoRKH%4`jzeIAW!RC+BgK z!Yh*8A=byU)td5C)vPwvN07!+ykqN+ZB|i7i9@0bHectR|65eJ8qg44;P!Lda`eFM z6M)+r|M4XO@TJFIL8h9dJmEiIlGULh?11qs;CQ`%mos3j{m0ljRj<0oK3b+4N}*xc z%v{M`SV%Y=>^p}UO7+9?B3E_Ez@TWjcCK*beEV)gKiQWk563>Onol`pu&NX%&(mBP z(w<3dpv&r;f=`4-`EGY)2Zx4AgV}}!NR$?p2vF88Q!ED{J}}L*jZfWa`$yqf-U;bm zLoy=|cQ%52UbdIzT>>6#3-Yv%E;J;20J6KdsHm0axIOM

      @%nL@>N3f!?ziR4Et_;hEW^*9ZX0%v0Hv2oiD1TuOq==GQWr ztq=+Sy{;}#fEW0EOq+PEBr^uoCsC;WQ|F9ME7Txzhh1e;WXrdK5?1{M2LR%d)NxDo zBJ7QabveiO17KLO(6`SXr#C&8=a~`htmrRgH!l)DZ_A7V>PXvgb|&8}tZMIRMb8VL z*QZD6UPJ={?1{B*Jp@8+0}U-O_N#79(?ek&(Bafm1A!Jq(K|49Fw0Y7X|eEPtMq{n zQe=T?tTf5Y_KHJLO0IEVMLGh}X1=rzp1dHrS;%xej4*^+aJYbMXjSXze0Xan4&z(t zycL#A&Z6lv-xc`GQLxkY?O8xgZNQ>DlzuI0Fx`QViHfDF#ZojX!cIGhbZ*}r?Z`=W z<7ElUC4f&-d)(~@J%0R6?0+Bq&U7VeZuv7c0+B{s;@@8S1wmU@-l68 z>X;!3SD;mpzc!EVKA&NZ#xGn2zay6y8)es@<1OqcXDDT{M#js9--)Uuu|ssePbUFL ziJiIuXAru`Y^UG-SHur>z=Ydri;zQrrbLid_tC_3moq`U7UJ0j>z|F= z)g^{=D9US#HjFQ!YIdsmy2*sM_+Y+$=+{A?h?v}(AJivKCp7ymLMy5xtb4y7ASQ_} z(S5cl3Twdm$z+e;@U5l}r>jNi>!1Er2*JA}xgQi!l2h3oB@2~+au*Y$^gGj;w4L`^ z^Itwq9TB4St%Q<-%~i`|%~92E@I1;C8Zq-WRu4;o#GD$o*F^x$_{+jcZRRRRavE*O z7G@0nBnG*Yae!d&!tpcsw_FRuh+feTRi0YN-e*_FNZ?GwV5nx?+1tm82wpro6#G(j zVu)yUVq6MS&8Ux08@PnwrndQQVlzr(Nt2KYN8Cj322a!4too78!>Wgx0&0)3RH|$V z!?QiC;7)yb>A8M;wDaa0^aP;$ffZN7{(NtD)uJr&{okP=F$vQvg^AmG9^Oe^+s zOz<6?>_xr2sj>;@5Mt3}pHZvgUg)RFUsPbaT+HKuMzObOcbA`7|J{wByXeB}0e)60 zbzpxLFR&nU+}06ctX$LtLuGDRQ+zXR=vVVw4k7Zb8z%~(gu+VNcf6MPE#frFC*ex) zd*xAbj5JtweId`g_pQG5I;(SkV?L}4ze);c8`|R!dKzecT4(-7PL%tQ^)_USC(P45 z@&H|BNS*@pG-W+p7b)4&mJ|F30>nS%xqkTo5wdmoZhXq{UX$+sD=?H8tY* z8i8T#9>2+f;#5?-ck#OEieV%KEg~I{9Lj|_XuZwcT)fK2Idl1GPgrdi;WgM_nNkl2vvUJqGZ}A%^)FtD^<7=5%f<1_5q*reMVH7!c{}CKu|piQe9rxi zzW9)qEEawRqNX6?6Wr+!REAMwrDM5`3oZHi_m1-5AGuwtmLJ0*G113#cK61XiV6cb zpbb0T$S7$pQa={f6qKh%Sru`&K|Yyp$f#%D;$nFgz^61!oEL!#U7ZCoP%9P&h-u+X zl@GtQcKfP?xoC&b7Bm^EuJ_t3bw_*5i?^5LXlmVcv!Iy~#+SztV^`TM-bf6cY!K<)stG1_?jBQwhGfhJ{k-t{M(DAfCu%o_u$ zjRX`)NLsCSUwg~ML|*#0xpKs*cDp#E^2%j=Me91r7oV94aaCGHSc_=NJqUID3<>T@ z>5)R|W@NAR)ZqM$ztoe5EHaMB5RsUYH4{H!7njddRpC zA=I9=e0Z#kEKig{JJY6HZHKUQRT%b%U=t^Zh4c@C5m$}(?v^{TiKe=59=Tsdw-P0b z=7`b>kIxa+d)e5gpy^A0Oejb_W<)`wCl!^+R9~dS?PJ~!d_9J(%6D$h*}4eD7Z8#e zB~U#m85I2dCwpVXm$63Z>{8m^&ge<+D@*bV?GmQ3 zpm}~YX}qdc#EFNCL61t)+VeAjJ)qA)meu7eUZVOWX&kc_Vl>Vs(ZzIDb&1~Dim~F_ z+>X6$v*O^999*l#y5W{gMiTR+#VlINm_kHVm>|$-X1Z1WF8D(hf|f9(S)F71D}>RU z=xsdbE#}6_&iM#zv_Q=uRS*y}R`T&owHxyeY)-m2ipf!CWJqCUGu2nX9zAuY6L*D4 z-nBZ-J$MKQ)_F}m!mx8Jw7euF<4bP}71V6G4pm@Ll@hm^P?YFNyJa#ZmgwAtK#$gV zDjSR6A6Iv9d|K=(IsB-M-rg$AL~X z(8?y?qv=6ekju=?bC8TGL=bj~g;szB7#Hjktz_f-(mk7A_l83lX?7WGc6AfGc-x(^ zb|D0sGL{~mY_&dP0%M-dpHA!Lpsj-5ZsAUQdEa>Mkiu~(w@UmtyRkp9os;@z1hf2p zos6Gf0^_?+4UIBR4sJQR-b!)%Z67tRcU*s>PYnySPyO&8&KS`TLA$@coZ8!XDp5B3~F z>ctByy2RH{2;dr7=JeyXXUoEHs4{%5cl zZ*2AN&KFY7dMThW2LOI|k=E+~rGSfB2Ys=I>u_JtjsQhileaj-U;3q=8VmbT0;cY?dD`OR}7!Fv-+xA(D&Y~*se+u+;O%EIH5IhS8cjo@Ju zhMMh<{QdAaF&|r6hUOZi)RQ9semM36RG_1|_+Qil^>25Pv*OjMX-HmvxF;E&M%RY69&<4l?bcOLs6-!Qe>P?*30WC`j(6_1UG6xu8s)+AY4=wT`EX&&y zdKN8EJQ)jo`Eq9K{!TDW!#DfEB)n7s3*q0cMl0-BRHCH~?0y7jnkvlvEzPc=6E zP=0<8%wOZq&Jj!kz*v7Q#1}9IBKHH>zctyG3Ynd>jmc{MTU!FkRg`Fuj3yj-4wiW; z?E9~|%2$4w7#jddAZ@6&jMJdi$eQzSfvR z0szb?m|&(G{qikr1PQI7{GO){3m_M$*A3~x6$J;{x7NW2tSMoKB>?9P3gYDUcdD$& z28DC*T$R*F04q^cM;Zv#)s(qVAlY1K;}nbl%G`gp2}uZGM@406>Af*jrEcIg8Af+` z#+f>mi6;6ke}+NUPdnq*#>1XLK~yE*c!iKcR3&a@gZ}*f06W%})U6z=Lz|^EYG#aH zNBiG%Cqt~mM?16WT+G@EYTn|~iRmAm;X{IhD05*zNil_rvTl`~{}VHx|BK#M?A|9F zQ-5Z%T#VvDNt9qXR|CnYU}_M}R-BNO^fS+o6J+8Av5}L0#gZkBJjg|hBqvR)h8s^f z_U^1RjtEVOMWvtGCn1UDUkYt9mzIQJ#0?^hvs1+vGSGN_#{p#F|LOsCO=sM@i@r?L z?mi+OW@9j$6fX%)E9%6zq$G+rvBUP;!RDf5KM+84SzvWAd2VNtA_a%T@cBuw`74R6 z7=Z*R9%dQoVDoXNJvyLypb1Y!-`6gdg5=J(!3CdkV^fz|hQsuwrCAkOrI>+@18o8- zJ_!>;N!Ig!R z^vuTpaO2^A-sgwM!b`OQ<_zepY>!uehBoD-;aQl;RVY&J^E=}d;@@mg4AC(f*Ssht z(1ma~4_|U<>9OjZ=~U;x$CvoN&Xz>Xhc^^D!iVzRw^)^yPmARvbKC^SPk^0aenB=XM z3uO#cnfWX@IdhhjB3H0qAO3_0!DwxYE;m7r(A8~^!B>$$U@XW$oOR&G$u*?fs(B`e zsm$wL87Q#jU?N!--Dk8^xA#kfu_}k+GfMxZ1utkRzPs`=_RWw!iFbpsu{}3%rmJ7d zxB1f2F{BfjlioJ4;v~XLowC`jn;x`e1?g`vllFIX@h(!3A&yujM|K{hpIsNW^}ikZ zz-mD}kzc}A^LD-Iq}=fp2A4NMNB4Ht?_sQJV}tOaez$jUV&RM7kyA!*wBgz>?K(UFO+^XNYa8uevOe|EpTmW$v zQXE|@wntd$_1dDLZYJ(Q1Ofj}Jiq)w^U@oERDafV!_8~q{VQv20*(%oC5p-Xpu?)Q z>9V7p5?e)GjM%JPP@CyMdY_@}ZfAgwqIZ{+@5coVVpH4ni9~%a0yS zKTkx-oJw~&eyBgZ9Cr8#P(zelza8xe93f}5>r8IhMFz*65@HY0IJ3w=Nx68)>qTz4 zNxi3{%YT$V30T#Xbv3~L>7*5jr(C=cfFSXT=-V|;?H6IPaHgPd4&)L-MA}^{{#BmV z9Xs)CYVx%w+qAy&nlHzwNEs3&lqI`tERZPgA@pFv-s_+EH*3h&9!awJZ@76D5bH}K zo1l6gG9#jS7XnTdSOJy;^OO*6;I$PkfFw98${;kH?!MC}JF%(LUwLB8Un;p7iYcAN z31M6TiJeqNoJ+0x6_s@n9(*zXjvyFVzPYlbpcNwy9_md~ICQYN+4r`&qh6iJ3e_`G zUW+k_oAf6%8&90hKcdBqupw3x8OLT( zGT$P%L9BSZ&i$>oGx1t43O9_lt?K>cU3^m`tho>1PX4p%nFe7s!gg!|_eqVg%6$K3yoN{LtezK6JNeq`&6?oEMZ8M!FZY97$ zLxL5n4Ly>EhBt*`4&maVsi`jO4~mX8#Y{S3Rz=;o{C@3Fs_B^tL%=_P^RS~6X07i_ z(BELKz@gt{cxCna)LS2(b=Wp)%wOiTJI2RF%ua$tZ5~g^MP$r=(yL)e4l12c8#zD} zgTY)>!Yxp9-J_Wqx2OlC#vAn7Byjn2q{V>D3c0HOzT5H`?cxzgten%xC!1Jrgtgoq zRYGZm#%m6G=qo_U#2Nw@ZGO1kNg_1!y+Y3ld$GJI^xZJUGLQEf{wuiNqEH= z$UiE0=!>a_oSA>F9xuc@icl1W&E;m|d-rLDlCW@%4{-pmQXewyyvt`xHE>qa;k7K^ zvszjG=F@@rqNvhWZx4MpKjGLK`DVv-jDLd1b3WT%xdabaaPZVcP)x@Ru~Sb#rpdua zo@s1d4?`SloT`%ka!pp5RzgdIE1sC#G`0JRp5*`5`(|^m$;eqbrrOB*^-nqwZ;9qZ zukH>n-xL)j3SSdS zUB#lWX3E5|Cgbt;%u*h2xyUm@&YPHuGOEpeG}Bxd7l^K{OGmxaO(q$947Q8_3aCM_ zN?bNI!KJYQAd_M-s0hncw3z%=^}?H=h)RLxmgg{+{lEbaZI=L2h%Fe0Qt|DIB^gSZ zt{fqjEyu4}nhrWs!CyLA;&Z=Olr`@GQKDMcofY$d5HWI0t;_q#YQBLz>Y3$x?wh*Z z1NzoU)FLJcCBfZ+N!5RFhGaRtilzb8U?=cP^jX)fH@v``%_APzDi4p^#;IimeK&p? z`j<+8u8B;BI)hPZ;QtJdD-eBX3$=)|=FJB5^|FoSTjC_G!MEK}#NngXyx?dOJ^Nsl zlx%A9OJn>0QOz=hj2brN3;;^OYDUL_1{sF_g{*Jc1J=6tc&4CUK=NyA51*uEfI(?4 z3GW5cg8ipSl4gjqO2Flpc8vrQKe7y{YBi<^=C<{?_>sUmkl{|;X74; zmGSp^(ZE(R=VH?0DttI~d2#cE2&KNFk?FRbIet`l1u{(s+Rl%9t*CMc?bT2P%KXJ4 zYu5`-awKCBu3RpV)-M5mKw$E}G90I6sS~uHGhKC~YHTwxa=i{>c9cNM2AH?=gk&rHX}yIGdWtt4@Qi zk*8GC;{9a08W^6wb*i6A2y-Y~%08XS)j2DKaiJoDy~0y2;kLUv@~DoXiCR-rh??xG zk-=%b*qucg zj(wf?2m1E3um0aMGgoda3-Gb@ebD-H}OU zG)fOaB?I1+FQWtxf(Z+bJOx4WUw3Ty*KG6}F*0RxvtP>mT)wcF$bSb-4|5E2J z`A5Y~@%P|nD6==K*Gn4`=OHj{Wua97>imC9MO55?;yU;LP?0J%xn=WX%+5Zi6*JKh ze6D1Z5;36pw8xpzpA{Maa^|{lY!r-9cqNmpFiSTxZf6iL7Td^TEvmQ2*^#XPPb~8? zAp)zLr`{~dJP{zY0uoE(-b|3A#IbkyoT~sxkYnF+ju)p#;Qg#T6WIp+phpW2PR|o(AQPDu#L5K9!9@+|tYk9W zsqkc8XvX{s6NS$v#c*^lKmTN-Wd>#hzP45JhlmQOibn$qn305xSTkh~i|fONpZ!S^ zL*Qf-*YlxI#;OKDO+CieH=ZT5u)@Nva#PcHj82GhEZ=7G5ac2NVu%IdutT4A{;=x@ zS4IVYC0~XD8sR976mCTX*BD5~B7xAe3diRO?>I}`#T(#FO2Sx6Z=4{WxRmlIvril5 z93KJ*daCNx5ii~3@<=ktW?Kj2!)Y$eFY+rFpbY1SRzc1qxTZ%!^DumF?!IfpFiXd<_%?x+k}Ria|oHv^U|iodBCd5Z_BKgPD<*l!RDG7Cxmn= zznCBq0C7j>#?W#@kiv+mp^JWke8byK>e75M5(;8_S?d&G`diT{!X@F%5#&{c!HSgQ z%Jw3<3BJrk#(FpvEM*d(6GIVKsFJeLrPW4KPH)`l6a0w3TQ~IJBl+5#Jk{b1+c$9- zlKceswo0dlQOD9c!v#tWHE%T$-S@g8`YUFyX#XtRdkfs8bk(f>$WpgSj(Mo8f6IJ< zZ=(HvM&s>KoZh zxL@?G+$LTw0G*leP7zc^3j*0-z%LoY-nfpHy=2rCf=+u`5I+)iMUdnuVS|s%$F}OP z0%_Q!-mn6tb0Cx6!2WVOAG8PYx|O&w!9IE$6eg&@ZF*^{Wz|Y+|6w(@QR3=U z5KFaGzx+bR_}!Brt12iy%>Y%8v9i@2r)zRWwQd4&DCyk4B@c~-znCp2&QCe+tiuE~EEkv@u%t>9L0BCBZ>;h)%3qM>E9^OhnP zx~T}K`&7`hjE#mDI2$uM>bqyeiZVLhpJUYnV(S39WQoL0h6nEE(awGLMeh$*WmOzi z)Il$!*Zg(7Bet%w>douqi^8O#4*fBEv67`dGxkPx%>EN%NK^s;WuKkSxv2o7^HlIN zm@Vt?U_LdE8ueo(AKwbn=CTze^)bUsHO=PP(@g-r+O9im1(P1DcO`mT{NWBqg(!38g_sNhv1 zE6irI=uDThz)?oZ0>TrDXTm1%Dp~_U?CKGsCu#**f_#^Y1;y)T11*_ zk+eBF&-j0aeFF|saS6ISWMM`)QD;^I#So$MiI!QqW3-VXcD!|*U`Kf7{Dg8 zmV{MDC~E{WQ7DUa#L;TIX{fIKt#DYNe%v&MVojxSH`W3W-b9t3Ch;1=!mZ~lzVR}_ z1*i=7kV`)CcZD92 zq*Nz`0I^r1J$)k+(~MM7sFqU3r^@s8_8g37cyL+}Nslh+oeF)yPa#d$j4~r*_n2pT zV9gd5>~ zD)_qce_#7c!MYNHQ9Th*o@)CkbPzyAr@`#VG6c{>m(fs?2;kiH-e;|!rom;!t5B1m zygUeo1M7TGa_8_{o<&g*HgAjSW2U9;Do#Y(5>hy`)U6PqtX*e1-o*lQx?{IC@WBym zFHpniS0;E0RiS{Y5`OWNJwlRT0Et>jD;`YmL9b(v4>!PFne*GT>jMh{+NE~oWsQ}q zPKzxnjNjKc3vD;uisNV#h5y;W3S`DLN285mEJrS{R!+)$|ac*%{fB;dlGP ze6|wd{f({ifSn@Fv&-ar+lQ^HPJL-`uQ(gOLe(4qeWnrV+($6gZjfzf`}<9vOwGry z_nfnIUbgwequk1`Jin-Tuq0lC;!q;$o5RR|%gWiw2-Z5$hoXxqp*wBtQu)^AXJ#mL zNhM1tn~QKQ8RJ!9c2g&=$@ea=6Jxel|2r>K7DcKvGts85VGsM*ZL7sl9)gzBck}sV`O zI_o{djoC`;f=?_g-9Z(O%u5O&E0#!B6x5|i{2xGq;StifoX_2yr}K@9XPGZO94~e3 z1!0_JvwY3ltHB_mkjFiC-ytNiWYP<)zeuuGG4=ir9F-JyySg6X_4W{;y!I@*lioUF zp8t$QS-EmN>=%yI$n0L*P3o4ZgVh`yk3J(plvWKb#MFROCjxb2K7Y-i#-Q{!#7eD$XZY-#yA3|Uon z%S9LOm;vR_v+(1Nb?upt^V~?_7e!6;@&aY)LgLfWYgp_cF}U~QDFqdJDy@EE`CBC% zZ_k@b#Ne9aInP{r?4gpYC@+PJjTGP|fUmi=5xkNaosUK6N!AMV0NUmV4LxsHq5D#X zyhp_tZU#-NlVM8_6FPcv)9S~rzY^#ZYUru39J(A96u*5I=kdm~4;&bpPQWs#3(7~J z25u;j;^8mJk}c@6#qRTX;@RLXZ!Abp2AZ16iqM7L^3!G)2ykBuTq2D11HXSWo{w9z zhwF{M*neX`<&RVd&$5~+DRD_Tg;Xe=pCjHp8E-)b7ahdU@4~;`SB7P1OGV=M!F^A= z5E}0%!(_O5a7+{&^i@&DyGK}}ps&8{!3Jk~-{ z4Kx=|TPIUn7EmjyL88s==!IO=GL_zh9w!ho+5fwrcWY+9f+bZuvm z2B+bIuGxQfwL9d=yqPOo+glu~NXDstL)b0+DLkyqDkO~Z2dzV%>QE*PtB8)WE|e5! zbLi*NIQ!Di-u-ZduD;Vx)?D_28*2LlDOGwA_Z4)U31;zQzUKq^3ZDpx_ZS?}7RwGB zeh>Fe;zEvaevvD#43qANj{iY!)Y{*t+&@US!z*%b3y%zaH=K9$5?iAbea*nye&gT( z;DaBS1D;=D*3UyxX5D2H>_tU~ja7s@9ub8=#|f+m)Fm=hg3ak9EkBD(l<{gWr^n-#f z8-JpRyo9bkut;U6=}!Q@X#qMqG?orr_asfD69qn#;QnZ=AnkV&krSIYdlDRol(RG5Ns!P<;_v zn%+a)vA7olK5W_Lom{-*2RdU6DM5KJViA2+PClBupH8g8B z34f8tXrKOT)bi;{RL=8QKJ0oP*;x#&vp|vy9JghMhny>MM(##vWz9g=pvD++&J4jA z7$$t~UUSh7!+1%a#xLrW`TD%RN0>(L@E^jLk9llfC!O3vDa`6T=M(BQ_?$E~BAaD5SxnGb4-p2q#JVWUe>0O)kuuojlWJ^=8s-D&uq4?!rZ^QldoLrY@uG+Z=fkV4GMJ(GCP;QlE8|Btb^0E(;G_P%j< zg1aXW+}+*XA-FriVQ>i!!9BRUI|K>t?(Xh3-{d*xy!XCu-MaPFR84iy-rc+Rs%cq! z|JJ{Q6rq%1_#~pGLV`kxLGiGJljAirQt>#GDLsS{mYYwHWA6t;^C6gGljeXNx&_>d zRNMYV7yejQZ0ZJHNBG_)u!-fh-2%OI`jW5Syz1n4Psg|S@Pj+Z6(XRhs;REa*Ca{u z9AaxI^MBEejn258BVI=q2dsTM#ScDL6-H~AymHLV%@TnP+m4~2X{yP_#{LpCPZ_j> z-sZcyd#Z=&h(@{SM8oJ(T dVJtF(Bt#rlZgT1W^K3T1ploJH+L_H4*e2myi-x95CH$7e=x*tP@>Gv{1ev7)B1oU2*b7E7ifucW$ zvhkO?Ou0x$OKzr=Z%a(1=xbP1uf*>QYeS8kxqmagP}U4aS?h-kCRyJPFukeSu$gL% za*0v>4$UDv+m$FN%cJ6H*ro{;r$|f$#c5d2RU5p1GMRqVAW{oFN9Wtjb|yaej1azo z#KSx=pS~xLbvAGW!kXjlkN zzoDr3sryRn;r`{*OXTo+zrMW&K}U5%E_Kzs&fpjhkP(vd<(v*5SGeP-BwAd43kf^t z|2rV>-D&&NJM|;TG7pefEWT5z%v$h&1;N%Jzo0(8pJ2w_wvp!GNLCpZjYeyoi^t`V z^|s;Cq#gRvxmsjuCpRpFe%?GZ$?|#0jT*Ag&>)4BCuOwRgXCyAb_BEkR%Rh zsjr*iV

      ^Df|Z*?)W_%dE-fez10-6_YxBJ+99g$j?%GWsRZ;A3 zhk#Ga0vEo%>$}{j6AA+W-w~GLen+%TTSua^H&{T!of2(V3ydYIM zg|Y`mHIioOc5KR1gpw+GCz{UDJmsp2*o%7ORTTMZ7&Bc56o2l!(X| zz0iD&mM%9{#9cIisUF8CQLZE&u3wRh@&GiZ!?^k3W-tSZ2{w6&w~lYkiv8yUwjF)GZoV}BK4Euo*CTkZd~e7QZ!2(l zoiCw!+jdera~rNT)~)iWXP+t8hc!Oa&3SSo{-pMuh2JTYot48H z-|F*8Pw6yL@tTT04;O?iLmyZDkGCV4~#z1;K zSXPH79+{u&l5z-&ddmSj(-p{w!^9XC=*t>Zz+{pC5fpU;J)IJN5ILG8mt3?Iy)ZyD zZ9xx-n^gyr(po5lsY)DD=Q3)(038d3s#zd8ScKdT3_cbsJj5kbs(2 z>q(P|wNRRV9QFb^nh{H><9KoVk{|*B#$n8GPm1DS*Qm!IsE4=5CPz zj+C2^$OfzU=P+-7+tds^e+`8|?%1nd&4~GM7J;tz>ozOBn`Iku80=ISD}9%^yu&VY zf2wFsm;=3oIENEf9&{GH5f;&s$v+bG4rw_N>(ub5mn)`2tFm#yjB>FH9W-EZnS~

      +dz#jCET-vnVH)GHc69b_Uy+FjGDZfHqqaxv&OyIf5FnBV=~DY3ruKwM z2uVO^m`SK=;;*>0OL|V&7Cj1<{g%o2s$y~=i%RrL2Q}`i@?xP#`9P9RQ?^l|OW&+A z>|Sd{m3_zpHD~J33fTvHG%r|ik$ng%>?#}|IwX^{hWeDBDH1hkuILL~T#CWCyam=j zxb~F1nH#J0!l?a})5$Q~bT{*KYGM|p^ulLl?pC;bM;0bocunHd zMu7V$P)LN5b>s*5n~2)gFxue}Azv&FuR#;Fpi{F(Ce?{+n;%;~%01ng22(U&s~d9l z;A;^{Al4z1q96XWeGz^uu9pVONjt2{9SQNgX3qYOh4qnkG~9=SFTIQRs+K5|>Y?dz?69 zJ%r8D&!fz4m=Kd(X;East1wF_s!+bE>X0OsC!>l#rUq0LZ@Ux9{uiaUhy%o%w~;+) zO=T$zSR6$$sFp{GEPY`$RA!0UHAD@s$BYE0@sYdThQbjLtL&!k+{3f zbZ$kl77s2OTW>krYOJWtJcL9h+b6ooDP)e$nPAAzd1PqL$!(a(8Ee=D4CN6Ln>MzX zmpu_y{AkfVw1z4h)&}hzBedqBX=7u|ul;goS`rW~sO zq9m(hM1iSn-{PcE(BLFzg2fT8V_jnwUfo!hc->Z(J>VXifF7P?x-~8;>|pLSS^UeG zIUq|V2RZ~O4GTbN2&6C8_OxB0ImERuOOSvVd!Z9T|^E6SFgud-K_c^QIj=?64*f;raY9tm*RF z%PNNlar2S`fv>A%F}e6Bs(Im!`{U9%;LDA9MmV&jd8FN0`#j0R)%QgNit+oc*xqr@D3d+N$hnfHVB_POqL&gE& zhWPCPpAM1}s@E6vfVU;~X>F1P5_7ek0muh=-{n?_@@B^%-G($ufoqIVV9EulIRv`I z=xK(;K+8}kI^}3mSQYz32$YQxdz^K`DQbqonXSdcd1+=zE36eun`+igdaQBx9^26@ zrKk#2#Ch3eHa@~XHb%?0d8IT+Cqq&DUMG-%e(|&bGEAMCyjkME*SB(=Hw-eoGYMB} zH#JVApNbNkr;AK1fRyp;92Yt2%i4jIBdOZYxS=HJfRx!#_p67|?+aAN!Yi9&esjdG zKi;<16~s)tdK_qhKjp*4HW)*BkKp%+@4{`4?(eH^>bWBJ#CP87`LUwY#BdLi_9T;*w_WQ`;(-kn_`M3*maV?Pc6J1%OpwQ?rzMw#!-F2VS^)5)51 zws~uFOWb`>;Cj|uz89{gv&@VVOGR#E5HsZ?YR@{_$;Z}it~2)2)W@*FEzFbKsm5@| zUVUfJhsJ5JuVtP5Ou!R?Z+5hN)faHhkQce83$N)nfk#?@roWaxOX*bWaxm(HygZ`ctsVb5x= z9CY)gmiUpOp{|-iw-j7wdOGD!TPe>*luHSZGO^XV6RrBRi1hkG(2{@or?_~4pE1OA z6i`}lv?Zd_01Ejiwi3aREPo6xiWSa z*9vhl!a*I+r7O#hu>1vzhBLgKqMNl@_y^HXSiK85>PZal^ss1bt-9cm7j>*|BOD11xzq;F( z+lN^qG<(On%2`)dR37o9qJi~}vrWcIjZB9MpG61dr?@0dKM{&GXEHN6rY@#^7rQ0FgcN*?$1u`#zz<>q_FSZ1Nnx-$>j*5gfHZ zfd0KHDyhrfadiI~x_>X&f#luTpC>ni&K?W?-I-f*+OyFFqknC*c+=CZ?k!8|B^%QgKH%;4!OMx;qVIs84b2z0k{RtO-pSc|-A zyC_*{ons%o_P)FN*rq(e&*Rso+6o|KD}6R(CJ1q^!zg}~8F=KtS=$MP6RVbKMaJ{w zcKbD5r9DQ(f3Rs$f*0;SGrpci>?IliRmA-n8J*8ZP!IdSME?15%+peL{#5q5q;Tc< zs^iXL!uQrz4>;{~Hr78tOOvz9ZNPUuQw~1t&~Szno$laY40g!Fe!JmGTM)7uD)HwJ*Q)4NM?2AH6r^ev6*aMHC}%Os6n(~8s}$@1XUa+u!d9^hXylY>3}UO`H4~^@aSWM; zS%s@dgJi;0Q=h8cOrqNN6n%*TPcbkYt&K7pL_hBp|5Yz5FG6!JBBtIT%dsAA7?(r& z>m5zh@k^ON7-4b!m--_&q}U~)nEWMKh~_2rk;o+jx!fg-sm3Meo}LspViMg0Pk!^m zd0tB}f9x!sgBzo5{BnWMM5~*d9TtBq3H`vuj}a3t9;PO1+4B$>Zu!(S#L3hig-p3jj8b22@AI6|)G&xWLWp%u&r0vX;y&9Kt9Q0Ki#hQMRklx2YCDb%W|O|_7g&p^(^EM( z-PLDbQO~+=6&RkwI5%~xj*Uv52p$$Qvo&iC_iC4`5M@sn$ZDQXc~tG!!s^k3BkdW9 za=%%5a=SKj=ti#ER__J8i#!|5HuN?|#LzW-du$ub4&?ETfP38LenaBM~_mq0cM@S-g2zR1|-^3t6P)R7SmP~N75dK(-&%!?sX+gxQeB$p{*8E z09xSY1Kj>ur~rUXZ~@L1MSu~DsaBqh$%{*|9(Ip=KL?)03?xaOc3j7IWd)JqZa$MfmdOi@PuDc0EZwz+nKgZ@xaawW824hp-;y=t&vI2x zUzJboxbk9pdzC)~8Tqe#L5m_@l@);3Lgj}0)%7Y)W|=TnGg+9rqe)#NW9FG)#yBiM z(BfoPJdN9? zBZ+*E4sg}W7y|{Guv;a|aDUZ`2rPwjU>Pb+G^eU%3@K_+wpj(`15cIc>GHiE>KBiK zSo{F91*$vmqZk(2%&dagOrm>|LUR^@2|W+1L^|^fk>U~CS{VYZMLE@Mi3RF?Xz3Zi zH;kGJ2)LMi!~XEjhnBiCdWT^n1Hl-;TcXZblH4D6V1IKiwDGb2>-u{R9IX{D#_N}~ z$!yw_Xo4=Gl$fzf*a7A}<~*>{78~k*N}?J5@ zAivlk0{N}S>LgR>PAxKG(kz_w?V3gzQQgt=lI|tnGwp>SO6)B<=ij=K(pAO3t7?YN z?U?5yv*S13#n^gS$1_(!HB3Z|JPh+=>F<@)e&0(am@CdHv?yB46JiRZ?rRZqRmUxq z7n>i&asVD9vG^q=%Or(cTwId})#@0g(VY1L=@5!<%ETi{q45o1RQ>;!l<#epivfhg zfRA(sl_oF&0W)(@;Tki4m?qSHU@0B|2(%BNB1=cqt77J z$}JoAVI>n|r(!5pa+M(3N3T~U&O<5V^h)?c(DKxg&Cx6G&9G^I zV(aa9!@BMpHRpX1_F~K~VQ{aiiLIgiTM4GC@Pb7$I)Wl55neJ*Nr8g+wHSyPo^h)} z*LuE3?$<71A|%{ct+UOltdrk^h)TZJZ0SyQscx7;63YSI87>%!1;M^rB?)Bvio&Es zQ!A^Z?<%07yA+R^KWYuYJO;fu$w~5Q=7PPOq+vxVPu_vl$4nOkr$GKMzAs9do9iq- zQJiAL@%aQ-EP~+wN$c2fgpX(_#``D&?;RC`TlZA|H?tg$(x|&n`dk%7KGj5&StZp( zd`UA^Mapq6RYfMn1Xab(?{Xz{DY|H|reWtGO|!U2`r#Xl0S#(>J@ zVnFR;Wkds>np^~)!BiHWrC9xPg}FP)GzY6V?jDt?XgzX!X)K4Lh|19IDTBDGq>ZXz z@6~SnL}M+BX*frxq_Qk0q@=Pdr@Dl8c2+j^?r#ar*O|&Q#L?L-d{CQ*vS@mRcyfB1 zhvI3?N4LzneldO%vFVwDXQVXmP=tc&r)F*`JfGPNb)Y|uVk}>@v>?bk*JnZ8TE4!? zR_p}-YS#&t#bB&0)~#S^&lIx&56xzxO1A9?a%amuY%RR&;ZtK_snIulEHmc@gE?AD z&s2eRmTvf06Ly?SKsV1Y?7udf?wI=t(~-B*vjXoX;Ny`nrU&xt^A%flS_j&n-Ted~ z8QqjByAFThhM%8^8Mm^hOV@Wvz%pMP^sPV)xN}2`UIhjQtI=i$e)>~2+e4W$hpN?a zM|i%Vf^qM+9GCAat{KF-vw5`Y-WRaFH^rrQ)Q3X1Hz^ikLhI>NNJm7XcAZD^g+d^? zdgJgJ_qmNz`i5!ppIL$2tC>z?TdWdH82B|zxa30=rj8?bMf`?v6nz$gQJITtwrD_< zTJ$8~Z$czEvJmGZSlsd2TVO$YVUMGz3?_4-QRa$0rNlk*U$!08$*XSQw{JNb$_Z^d za6hBSO#@6Cthe=mdFaN%U#F^p3RZO=h3DGH`GD&!KdYy4U%_iDc3KYVsgdh9pX_$m zx#y8+E8?D8*G3P!pw|YhPf+5(!5v1{MeyU7l3!+&XcKcLCEb=UUa+;q7$YK)f6^NY zgl<|V?#W)5cct3bo$Jq_q76WKdXQvHj;vY%)?R~loZsCz2-qCmAbN-qrb{r@BX>RP z3Ld&Pp`bQ|5EuQfE1n{0r_N!xUxo2oe9$?!jLeh9-}m??yKtY33q`{Q(K;mlpAPW;(N#w+>+b! zj^{M^p7pYYb?7zh0(KptSH!OF#rG~6K6b0}6=zz;uL8%R^8S$PSrez%#d9KIxe02ZORJOV%D|O2Pj^Z zMBpz{su!guM}P>Y&Pw?pAEnBs_d|rv!^gNRm}a5^{1k-@ouYU3@zUnaVLttGFVG?( z#FYVen8D+jo?!{V?vpzMI38pgFsglji)Htof zQ()q_ZI>$SYi@!a+XfxVx819>WbpaO!uzj>_If6sS_cegR!K#{qe%5RFxkuyu_|s) zj`0Kk?vgG+_N058i4cWLYXNZQ@3~9AG5*ru@D+Z0U6g5I zV|LvVn)>vSs<|SpoNOZi8XV)rs3^NiFa5BGI%2Z9I?)bU#>+QB?zh$~q28!){@s9Q z#@AV)BG})diAL4gqq5sCrTxg%Ii}(}aIXEx(>cG0-yf-SN#41+*xgUVcPYPFzG!@! zMnf(IrAs6!u6LS&(AQ6l7b=R%g&8^OB$AT%)7Jz`u$^^6V*XRZG{|O-)Bd42v?T(JBzd@u@Cr2UFvl>5J8==WsJnDgc2I619rle{jl ztge@IUG0dqOvlyzqL9y2stTLW>QIB;NfWJY431d3&+aLb&@+Fs%WwWJQBApIz1sa% zh4=|&p;BmfqZ$k=ZnrpLhpF}nKjN@>ZzrJU2`%p2lxg=z?Hy+1*|7dpDU&?2yJeNd z+bPlb?ap-h^gffe*w!v0fp3t?;SKxv-#;==aYo)$$HMsmPBT*8JWl&l#_aowDIr9O zn6-Xc(UJgm1>T4_?B9|~v7ChYSGcW>Fflclh(Js3sQcvRQFFA!qJ}CqM_|SMRF^9- zDn}LM=Ucr)#+%maGE1A0i^iMqZE2MqG#H7_EvA4~J0I0VcnWjYRV(pCcmm+@CLVZ# zzy=5&fgslo2=LT+5eXcdLT^OXI)3IlH`Ux&*N{ij%$-+}bJvYrsSX-bxa2sa33we? z#=y-z4j!qgvuaFIGf|dO)@19Hj|ti5D9AkFrN~OjJPkpOlmg#1uZj;?U7n^NGS;iq z(qq*y7fXb9Ft492%c#6BCdVNT8w)8ktOpQU)C25*$8HNA0HTF4K+iA|P&H&6&swgQ zD5~0K#H_Iq*EnT-8)lzv!fSrNzT19YKTkfO#!xZO>3mXQnPw8Xmcq4x;bp6X6fbvm z+HONU_sVyE=0Pm_uBEnXH8Qjop3J(*O=sD|to8(*nrB5uZ?Wp&B@r?9Hj0+`h(u3* z&a5E4L}A6QaX{nCmN?WOykC%U;omY19972KhTL;9_7!+Sfan;wuWgWGU3IQe4K@9n z@vI{Di`}|8ZA?P$qHD{dp2Pw6VDN{~n_RY@xfn0BLmAy{*;&$kaXAKYSV%}={s@3@ z$k=;l!Pwg?a_o%=P?Rqkq zx8HdrCcFGtlhnReV5gnir(g7_QG98eS)q)r2Q4qDpR zo@G(Xhg*IDurfpev|DfiU@Z&*T880(GK*TICdEt*C#k$61I8k?*i?lhp336Uom+P5 z@{!XMKQ|sZEcV!Us)F-dK_)09(L!dlSuw7H)fg0lKCyBFB&$LX)IRxgTO^huO{_kZ z@-C#HB2D~0O$&IWg(6jyK0ON^BvMuQ6eLQ++9+kDKogP3IOBszrzvPGgZOwB;)s#; zu->Tgcz=V37&yWLFXO*h@T4gHrFmKGkQieRznRMg*6do@Ew=L~Kw{;KdaW z9T;#KFLig5!_t8TO~48hAj&R*rks17bjf-`lPhdTx)muGMmjHSM+YdBCn9kdwc`L( z%Xg6?i&B08v@8Hf>qRMO0R16#=5g?EPam?FQ7=~FIih@3+3p`^P7`BsHBkY5Mq$V5 zQTpj9$y%7S4Tcu7Vi_hEQ<7@gQM2jBS|Wxbw1`=v&4zshopO-t8h`$g+8Y<`pa}+j zUy}WU*7LR%5`!;CzQx(1>LwzY(qnwyqvMHqZvVxA>s(Dtll0Q+BtkydUSb~QKR{ty zvkyDKX(-@@ukWa5WMG)dpkD%eHXku_VVm?TX>FWX1qOgC(Nt5R{I3hfqazB?c?ChpVV8;u1pN`bULAP!j_v2ASCAuDS%9^lA!p3#qiH#W zpiB}Omr6Fwk@BMu^z6Slm4_8^ktSY9*(l;+HEW6^L2KG0DQQ5l3j7itO(PohHV+OU z3)hoXz4KL19H8C`xq{am;rF+q1tx;70s}aU#|Apbt3r85*S}1H*@3&M+gvJk86M?* zVjWEPvelGf9b%>UoQ|T~+9CO=^cJ(*(`Jbajs$In2z>oRR$k;0?rkK}tScq^JWBBB z$x}HE*t9U2c;cG|6iYcZ*tBOEuRj8C^Q%|aWT-}iruoWyXS#Sqo%QjJ!FkU>_*#Gb zS=6U^;*rZnOj`6jZ~Spqgzn|hEXXHmaEC*7Sw4b}Kj^I1F7BA1MSX?Ki;nWX{FT*qv=YLW zY|ZlCQNr&h;Ou;!Vz~TJxUI<&{d3eU&9V_uCGR^v)7UC9pHu_?djWmQ>B_b>f7}C6 zhkp`t2rt0C_{r&Zw82d`+Th^!=S@JcM(Dw&++5RRp(9hxjUGCsYyNxT!}qCzJXcs7(&x?U zz^okcuITe{as#L%lBfkf+Bxd<@X&VAI?{M_RfganR7Vz%^rtql8Xh_Sj7f9XDJL=2 zRdb3>Uk>Icep}QhxzmGZV*)Sj!}ns842+Hfv#5n4ke<^g3G~lMrQlkDV-qR^zUn{| zo=vDBm{_>A$SlMINC^o@$qq=#4@e1Y7D%ZUNU7H)JvPi2NGa|AgVK<`H-1Fln^#%i zTO)d)j{VZw_&^;jAax+jf86==?&ZFIvWoGs9@~SZgFXZQ zL3e2hI%b)SBVgaTEM~_|XO@>k7vl?ha~Ymk=);*LTp6T&S7aPyGmW^(?@BK|K;XGe zLgg>yITn0*ACsvjTuR*{@UqdT8W^o^&AJkH3S3zKY=PjHT41z<0}ybe{xCLfhhrgG zG2tWrr&An#d&AVVCEY|=8eT6_GNhl~W>`xfgk3pN4%s1Ah*^o4gJg_hT2)(iv&?a<1Es59?+e?n0BKg>mlLU!ZR?Mv(5zCs_!aTdeP*GAQ=7^<+= z1HBwmH1fp^OX0n+Ai_5QJ>SRx$=iD`?OzE(?v4d~A17iWyVtiYWh{m`FM~+z6d-py zI}Ac=Q(yA3cXHL|wL>qA#JBpV?hS_SPI#Kj!{^>$Q?ZRte}40D5+uFkK*Ln7+jb_Y zLhh0M^?Vr~feooFjXMfy9=>C(EKi&-dmoC80>zelfYbtW2=fw;W1m9G4g~-6d^I;O zFC+QeVC`sbrCYZ_ zjOYv;@2zzpJb*t?Tm5>dHC_w|q!x?4@#i|tymEZ^?6&XBeBjYN0A^KAvmJoD3Tz)L z+Y8qe=ZVdq-nTS|o#^BH+OTh3IK38YY&IAl=W8%bFA6(P=Z^JyZ-E&=|0A03YgY+T z3F21ZxU?g>-S-0Dh+Q2&-Rr5u;|V6;a&a|J+FwU_Cg}aX)oM~+erIvFFP3 zm@7Pa{Jn2&zkhu{8!<+3-UMudO}9DXz1Zp(FzEWhuOQectYepY?s&DIbX}jHNAQ+p zSRHqqy=~QyS#tPy={g;S%&#@N!3}YLl#Grrrp9r4J$K}^*uEh2SVpO(OyPX}NTkWG z`$oDD&6;9vI=PWoM8)AdB1B~P&IAI#EpfYvKEs?tq7V+T3x2$2P~c0;b7RrYK|9$z3$5xbvP_^4 zpY#oiWd6erUuN_^^n>0J?il3N9xOS9{zApgAr?hwz`@Z_Q0zxRtnht4G;R%FfzDe}V3@yA}2$JFYPOgAi}9@$Z)z z3aJ(PS~MM9YgeE2JU)s)nr@?t&dN_hhs+no*Qal>X$i~C*_^$)XfMr4_$y6(B3zxY z1C|FZY)dY@2%0`1+X1mn5Z_&6GY!4ppEbVkzTc0wBLpAY-?s!nbcy(N-Sc(q`?>D> z68k;z{nqoD`u*VhdHsFZ^YxYc{dLU$?c0ELrujMhO#uIHu6BG(z;U

      hVUm(^O9g zk{;UmHS#fH_sN&qVctxcgf@!k6E-pzeYtrV*bySn_mmZ^YiP7fEuUb54 zOso~r_)p4AnRzj>fu;8D}58lDO{nvJ1Jsb-4xr&tj@yuYHJhzlF*gu%3j{WD|(@c-IgiMDAenf-KLT z7ZC93w&NMtQ2f!0bc9m9=tYiTLgMPdnjn1HZvq+6b+c#uc^p$9|Ky-r0lQehLiLJ? zw}})2uP@v%Jio<%olpCS|NCG(wkM|2pka{205Sy7}@_&v`L3ba1~ zH3EDZLd64a&<8Whq#;Q(|MKXf8PCPj)sxE!Bf$|bmwGAg``<`3x(1s(H_#1wV9rs9~B2oL7 zLR(QfENNkwTPU^bKp&2*q|jM^-N_O@ono!)V`mP9biatvA_8~ z+*C=$mnbSX=io-xmB{2oNaf-_5>Q1AV~O3FhE0ug3SF>tT)ceQNRe}-hWtkpx8Xl_ z$UX?^hnm;hw4L5X8U~0$xPRFN#NyK2Oq!;!|14^d_>FWvD{6NmG!6QXq6~$Kfc|n8 z*b*bE4l5nFI)>HPKMy;0A92eJePB6M>-jvzZAZ<*q;lOE8z|gq2+w+F)=(}U*>E;< z?pRKL-ClVGyW9vOl%B`RXK*83r4{mv`=IAe|IcVf4Si~qfvjz)bEQmggHCrr7?`VD zaA!d;~?SU@%nzZ3;AroQPnVFPQDCRbdZf>zY(a68ZWpV&M^ou4>=kMP~;9?>kBQkxXhyg73H)QFrAQ46BoqIkI*R1ZW}dn0r7u%Dx- z1Dynqrssp&vxT-thKa2Z|zZeah3P05o0M5hCRjN6IDG?h9$x zltdRh`Gl&ddK?6P@D?Z(a^&!S-y_tKBXrrsDkSX^ql39RSSr_QI;`pgAU`87i%Fey zI*eC&pqH0JROcdQEKiK0h~BV>iDSk(Jb@cRazMTRLHpk-M#K;bX|8+d%gJ2A@UF+#^a#*=;+Yzv|t{HVCZkd&YH>Pj8pBp`dEF1A5m zE~gzKnMdbl%9N+{NL4Ur@~hV4AkrP!wG`WtGRIh8+)kru*1o_`T*K>+9?rC-RI^Qa zPjb9q@9&t07xeD%nj!cTS7@i7;-b~9B#@6L6;AipeJx?AXQ1`-$f&OAgN~2ufWP9` zrPx^LzcT{H1;dXF*^<~S(kMt7s7$9Qo<$JdJsWkXev@>a57&Q8Lm>_VQDih{XM1gf z6H{?7u%11!`fNNY#gcK2I`<)R53U0UO!_nIdf3VVN(a$vI0}M7X)f zKq{ev6c?IvHiMB>8qNe@rj&T8j+GH0t2-@#2BL%;*1LnLSxv|7hKNgqO6t1U)mqmp1tXF`Zf>gaJXjome!m7>PTwR zrgT_@`>>uPu%^rx-8%z-V+sJ%*OR2kXQvB>YG!PfQ{3>K)*-H}n)!{EKw@Q-a~g!p zgxv)&l{}u5bdLb;y&n9+!Zj86+TBQ12BAaLdR@A>EHj^8#)f0*%+Dqw{)t_JNZ(F= zNXaIHbH@S5-9E0$wIpA&@D4#_gXY4)h0gHTb=m5>C`oo(`qaRYToWg7s!ZXD#x7Pf zvmi<7YCH5@h0guY3$n@?{rsJQdp~FEvvf^U7ma538iFwQhZZ%dZ@vdbBhI4e$YN{T z;evLYI#qDm?7rklqi{krHcsB)JjK4XY&6LUeMz3)9STN422^4B<=Jb$K?|N9i-Rlf zeS?HP5OyYNF_!Pa4{cD^<#fFAIRqoGQz(*&g?4Rwx}sp?i+JBg1igDrhW+78QvP5C z?|(sju^y`+nL**Or@H41$-fnbG{VooU%(Ci;t$2Auw8Df0ij;O0z*I@L<$s^RE%Z@ z&Bv&H&NdtuN@xiKOkWekk<2`BV-cArM9aG^W4+JV=-oT3JMAY$r4akDGpYY9qIrF%x>`qlny?7z9L)wrXaKLAA_gaUCofz6@gCNx zGrXTjXX?21M~}oucQqxx^Hm5opkA^bw&a(QfXfU)m*Da!zEp5BfBAqX66NK2XBdoq zb1fBk-4#<+aL-c)*Wzrhd7dilCslzXu|4C;7`53>E)$r&@xCD z0DWo>WF>5!LJ40_g=7w4&-@!OB+l->^;k~%^#43Cbbt$@iAWH?={_!~=`}-A^y-Z$>`7#oo{+K%tnH4H z+E29pvaSkNl@&KCfdasNN&O{VSeN2Pa?Cnac~7|$#%x_$a4bYeXJjpV`=mVUI1 zCqkT{Y}ZBSfBufXkehPY^2)q?sw3q`26 z{7E9p|AsCW`#5j!~|rgX~l{bU+7;@9G88g@>7 zfZ&gg<9*J}J@2fRHL1LqcpT8(8w3~yC+~zRA;^)x^ZIINGOc3H6`tJAeiRiFi`U!j zibM(|lUw3m?Pl6z=|fIbb795stzpJp+0}(wvn$sE@D!!%alp)RP-(YPO~2J-_X?n$ zD2QY;0)kkB#nUVo2gt+}PE$iR` zgwZ`d$|^)!W!b0sMkO)TnGTLd5;(GrqwM0yvH{c=B~}(?H*I>XyaqkAt9{2&12Y6W zYEU;Y$E41?Kj1BcG>pVnNOX^2&P<*@xIhdJgM|eE2ts^H(PBmweHRo`VwYCGQxjhd~vyK3b?Zd%Xc=~|uxqt<3sjn0J?|K2??j^pmw$nb!E>lb8M z1xICV=M9VadNj%C3tT-`NTr>^l#(qGmq3;4u1ZjbyX@EQbvRm`Df`EH?hTi)S^0OT zcDEk|J4WCx?Dxgibh0NMD^|#BLO^h9RQ?$oylrANk}`)wTh-5RdIZ__SxJ)|XCZ?z z_X^%p1J|n>J=Ul15vWpm`${I`wrPUxzuJqBV1+1s))fmLn~!|YgvBZR{yj#^{m)_t@{q@3 zbX%{_(y2pnju04soXH@QjUsD06)Hcbw7V6b2R#5aQb7adNYc=gS&+J~#}16YoWm0H z9VSn^21liE`!r|E@RQtR6`m~G1h-GK-G-A?$3#1s(Zx33E#UFdIxJ}8A?3{k(~Sx) zLI>6BWS>Um#)~W|N}PYY+jh_N<*ad)939WGoJWv>8oEaIw#&AG85Ic}Bs;LX6mgBX zKgerqCAoP@oEHX6Vev69V$UwLsU%m15%ze@pMY3qh;&bUBxn4J`O#&=n!AOQN=Va$RN0`pnnen4v6h_G08DIYp_g;iPUe2Gh~dkn?RzKBdjbqtDxfXa1~D7b{O{VK5UJEF znm~2o);RKYmN?RdRSpaC$gUHepv_&pe6TbUrS?eLa2MR29yzHjgn58EOO=Djb3*>X z=2-Ty=jB3QO00w?5xd1Up9%+g^$4l2{Ie)tea6QDvCd_*UXN34<-hwhir)LCDC)A} zIUNCm!|9~__d@d!Gu{R@<@QjHHiCR%KyJv$;P?$4EFdwQ$;;P%i{)kjdhj+rh!Yfw zj0ekf)qgDw0oi!e{85sLj=cRSNxyVK7)F(>^|~*$I9o(_Bl~|gMmI!*$!`MD^m|*@ zT2TDcw_m5dG?(4~5X^;AxKn={Q#%fNVh@NQa-e~XH7u^lFb5t?1?+t}>!uI&a$n`P z^bA@$3x+NP8z2;O)Pz^naU0kt#s#n+tNoxnP;0MjOFZ~l(bi<6N+GBvgd%Dp$j@jn zu8>fo=^d&@yOx{9+KZ0L=v*MD%)}v1bvg~`2D#KM#pXbBmkEkLE#04J2hq*@SA8k` zy1^zt#hHYzq0{y+(vcc|Q=9;zXIv?4BK9F7n~p!J!eM@N2G4UNpIK6L<9#hYB4Zx zQl^+*e!z!4d0XXBy3Q-P@5SAJxrk2QO+aNYWX_mps2;QJ*@;vpwCjl@uad$)d(~3TsNXDO?DG zuiK9D-gIJDErHs@+l|}X_sgTOK0~c1tKOSP;xOChc}--$85`$=n7(~Yg>Lkr_?n2v zYZHq23S4%WC`2~)&8=gqM?|1_m}8WRtt!s;s51L!trQSBY)Qncp}@|#e;d!>T5?Ar zQ-Pod+uyA^)&+tR#=3zo%LD7BbHg^A=xajx9*8)&1F!>#->*x?h;E0g61Eg;?3ROQ zVfnWr<;Gq@vsQFO zp%y4rHCnn}njdh8%XN)fXbgqF^fe@*)Q{MK?hQ-l+e5D=<9N1?4|6kjF9+xR&krRs zmRGrOLbW#9reU{XtS1{)=yLemH7>e4nI7Y0f%2AkxO{4mPBgeb6R!t(!aoJtx z1lk1n!zC3tKVS^+>ZE$H->R@Ke2HO9OHefs4Uv256w!Ph^!JT=Sc4uw$Ub^#*R2pl zl?ahbqvvnwt<2j36nJ?NQ?XFy;7qkgBC8_~z%)d4nwNTAct#VUc)OzQ{1Vl?$ia>n zDNR|ThYXC%Gt+R$sAV3jxYfjHaAn3B1k>Y5amc{k9|5#lyX17fqaaGgm*Xf{Ww7#H z%WCw9*?rOetZy1IkQczwfeQ1{b66Bd446@8-KbNE*jmRVhS!ipu|P$G7kIln%W=|2 zF>%E-x)Jn;bT$K?)eavWdlX^A zFKr(6{z45vxG~Gq6;SB$dJ9fg@#a`5wd$s4Ib63y|qj|=={ zsIbALw@dVopnlBokFC8tn4T%0Ry2P);S~K3fz$rTFyfN=E7NvM0KrKcuPf ziQYu2AKl&BvNC_!N@%0)V3SWXN#`T%;hwm{C&>)A#I|+fL4{#o^+G(JMIw0WQZJ)7 zF@z+*g)qsy%F<$sHG}{aT?^q7t`H%~dZlZ7qrx^p>sFFzO-?&b8P;Fhdwke;xsjm5auXx}Z~T!o z0=Wj+*ZgpzRt1ebd1D^_2+Du&GXpVW`#0g#qeq6B-#GS~oSK&iwt~YJXw$Zv z%nr|jIwf$pE;ry#7PL{8Nn1d)4G)d^0NG_T1ewIdK}W39DZnE|n;EZ*nljjzeWtoroPcaZIW^12#dfTB!x^hgN;OSw#>&N<@aN$AQLIEJ! zB)?^v6nTnUQvot;iDxh1cIZ%|(6~znNI+?pTKs2JbVaDohP6R({m2`5{UoTnR z2Y(rKuC{(~!5pK$Js%b50qlViHt4JJAeQQ34!J46$s$6J-V&Pyt0;H)< zygKek!v&oE2x#e9tO%+qb1w?@eIg_qheG*vM12Umt~wN5skqQz*YS-tRHN>J0m(tD zPB#1DVZJo#qTLPEsv(d2(nlUPR$0WUAedE4+{g4hSEbBy6sWB2^(9!4u*F<_mchpnzDVNzZW`CISbyxMlLDWl3LA(m z#^6p&PR2in_?(IbIGge(`jQsj!$!lhnc~`-F>%C+^Jog~?%*rvhW2jzrQ9{8d&8c$ z8^Wp82vuIJ@1v7`+{2qzr6G5n2a-oNFys6_lt9G3i0%J_s3gY^=X&dT@)B`# zS{^dnaYdn15LcDV7<$z*6rdFZ6q2_l3a$Ske*D#g-8PjEKS;G1Yocb}Iv1E%&4VAm z@pDrukd&OPfrMwzNSP(bNnZt{2`wp+=Wz9Pi9zM28Rn6|J6gd4?B;Q3aDBm1v>bN?-8uwb=E`HJrN{YG%uVa-8Kan|6gZ*HvoZ+wQ zjcn$Uj4!lAg5(@;M1x(Ck_=c__~}DK;i(_dp~8rPWg|{_s=%Sa!HT#;^c=$I@9XN- z`_zN%1s>I}k#WhNQGQM-{5;|CZKcnZ(mFv1(E}BVov05o>e!`kA(VF`{7I``DScoL zW+KK|cPgqkoVWZA@Q;WH06Yza^*lYLDYP1UfoD{*vXo4KpT)ylx2Jn*9BCw3t!ogN;WFKN%m}%_UVevE@pIV#4OG6yxJs2GDx_ zSN8jc6Rm8W6(EP2gwnOVw;J0rIE0iVT+3;dY5mRoRxt7z8=jifAR}Q_GRB~(H7mc~ zm{lqR@R=c3B~CEz_PGK&q8vO4M$J6!QeJ*{6+aS$2V#`P&I@&1mE;E1xH1_S(C~ki zFYU1CYZ8N&2VLu(Ki*A!&t?Mp?+5F%69sx-mai_xnYkwL$xPO%j0$}L;h}3Qg>TjI zre(8R@{Y-X+TA$#NvSKXld`EHh`WnJy@=UND&zj8pjr(Kl5DHCXRYC=vep0Z7)q9I z`Q3?BrZbIPG0d9KWML!8cX1l52XM|sKvM9Cc_jIn@isGT<}x zvd{k}PrTj3VkgB9)MV4pax4I9o79;Pej6YfHsjnb6y*6`fU(epiFhIz7tt($)st&b zo8_&>gNhhYJ5{B&830UuFMqPi04CnTTq|-gLxJ;(urnk4z3}HpM&uZjFji4cjeIU& z-HDzA<@^of7X%`=5x3_bA{<2*t(m3qQ9Bk0et9Zn4UV)u`3cQ5Nj8Qu>tR*&hT%ng|7=pOVeiGGkMFy_0j6Ul7m z-H6v1SqvkdtcTw&xZxg*CK9+cKDB2*dEXK_5uPlD3~NolMjo%yR%jp+Rd= zU<9H(BLhM&tpkrJ#(?oSp|M?hhiFMRJqG-6@H)}vX4V42laqrk&Q9PWHf3ui9j!-zH7&m478~2Fp>h&5ZQ(uy~_Bx(jtLDbn zzlXmP;GoT})T1@#tT%ypmsQ2&+8$=`E`+NIe%Ryp*i{=_KnEh(_q?>NG0QZ>F&u`8QH-jVe%B-`s>JEm|p7mXmX=98Te z;SqqUQ5}jp0A%$JxL8RUGy-wX=N-Z`hV6=7G(_-xPSI^m1RqH3GH+nB@ zcpHHq1Xl*w8A+sR^|}L@sYHM0*vTo-JwVCn;Qj|ITP+1qY=F z+X~|(8$&EF{T*4}TBscUEcTk2{y@~e$nc>$v1!e$ z1&Uj=egJ-;pC%?}Y>obIFjD6kRKO3n@VGEj6zv>qiB?UV@V6J1DwW!NqdoW{CTfD=WlxGV$0E?7@#Y$G-(OlISzEz z%MEn;3uJsX9E0{wzI@$(6N-EBa$*f@W*i=(juRdF1OXQxsDEwH<5H6e7`6${DLuTTwyIh)Uz(;#BJX#)I7(OC%tMkajv{ zKwO(8`8fI*DOg*=oIqPT+^i~!kjLg0HGv|Af?LALsnyY5Ag)p0!Ts;r{0@UPMR2S> zD}8gd@*B6XUFt+mnRxRKUec^eT3jehs6GlNoz%&$gmJ{-ku9hGNey#7|y1FVAj^BT`Km>P43oJu1E!`5y12wTt1_ zwJqZt4TqHEiA>_8mE-Mv7%uGDne~0PNMtH_eXM#fbuVwRRz=ipfWZ?gL;nS*ra-LP z#dm6NyU|>(Y?(mKBhqeda||?$9AXk696M^ff+~GxIF!)3( zfsaVHrEZAKil)q~h4z_}0ZPn0>BT={6^i`ImMsnS^W;1I0SHL-DZ+0Oq&t(g$#BZQ z3VL(%{V0d7`t%kf%WZ(G7vzEk$C8paX(o~a6^-gA9(t_EBA(@sq%3E?ii?1(#Q)VN zS1nuGv;DOpNr<>ndkyIAHEmRz^og`S0_X+F_(>r)JGeRE0!y$8$d#A;W|W9RM1$VC zXhRI@HVEI)<;pkuO^)yf3|IBdd<3!oLu|fg4SCP-;*>sk64onEhXpVy8i=r6L9I0C zE_1`&g0;h@k9Z7KpnpgXI~Z`%VJ;NMyxGv2w$A)xjzQFBn#n-dC1h`t$2NvB7 zU}4w@97PHp$S}g3jYD;`sML_knp;{|TE!kFKVg$@wD2WnUBom2qY}i);+Frdlw7X(n_W9axI`v&QmsfJFWVS?8vbDL) z({1RO#o?|nZpESL_?$M+^csfcH=#U7tHGw(nbd7Uw$tQ|gk$^>IZ zj1LV!?6OpS@^;HKYV#e;Fz^m;t#r2}(;5Lmn0mkC{ecmTZtDhDmHo+y4|*C*2iv2j z$yI=+Ym^qLM4Iv8Xi)y(x>-bAuqg;qjAn{V-t=mq&F4)aLh)Ubhs4#51`#89nSUJ; zJNFSG7WPiOh!&14NTs-qi3GWj?RCDds<{6lEvZf8C+ykij1G(>Ti*cjm;whvxmJOJ zmaiQpN;W_bo-P9$MCHpel+%v4o1>-umdY%x0l?EdUE5u}6*#8M-ipD4Pxk=Q%gwjL zlSv$7OhXr)UV=9!Vzo1|z(aNx6L^PX@Dl4xWMeF<$!`-1Kfmgh5)04zrhbEWL?ih? zr35p)K{HaC2W+5XkQyghCmho{5Uh@{k*AG0z#uJk;@(m?f&y+TwuOAm#&4)+BtZ@h z8^}>lMpatMh*bHnEXVJtU*{YZZ)1J)P+*Cq)yA1XTK6JvdLuAKqks|!uF27VKWPH} zWFqvF?*0v`DANB7=opGGp(#8aI2}l=1S6aH*k=uSU);H=^9Klaeg9L96|1anAXv3j zM!1kEjeluWfd--64%Ajh5wvmorVmL$;G!&6>lVMb2*u?wx^84Ia<&+9@GTiZ$@00n z0SW&t5@s}jqP(hCRRE0yXoWXs>9;@Y?tn)|+?FF1f=)N+RhmwHpExF>6L##C&G%iq z{*ZnzLj{1T9 z3-q}1MR$NU`K*-DfnCVTfHT@Zb0y83`N=(jpu@tV=XTM-gCO9wYJ|a@X+@}C$ueau zOx*e6n}9Z&3j30nGtqSkd1;zUd0(FP0^C3pGGYjHbfNXIfsXDr22+|U zE0M>tOMgkm-(qrRlF<84ENaMZ1=WLCPoHj|sQpSbLn5Yecwi&H1tm>W%PJLerU^jj z)RYU9oON;5EW0k7MZ!1e+aCT#yK~TL*g8#X=Qz@G11u8gmZXGkP@$h}gEk#Hp-iDo z|0bly`o8S$kF@6fas9AZJNC<)FN5O#H}kVw)xTwScU>Klt~S>2>eZ9s9quytWOwLi zB^jZJayXx$^*6PI#RUtXcw^#)rhwarek)(iURS*DIp$zrt#k@8s5YQc5zpnwAM*+nRo=j zweDAY5CM~NCzqW0we z4{t^MeNE`q;k2S)P3B}}sCLvKnO^4*c>?UVNw9}NwWAw5g*_$P3~o!RGDcn6Z@95_ ztiG4j1LCr^j13O%d@{#!EOv3*wkQa5nN-sBQf$4E6|^NN9b+%_5^VoTnlx>O5!R}u z#)D2|-Zi2P!yxJS>3q$--tv|rhAko=3aYDFjBQMh6#S$rb_Nq;Y!;<*&Tgi|x}W08 zcV>+y;wbi8gJDE#knZ=OV={ktF!k)W&DraQtF1An1<^ds8rKp4otcg%rj2RSJZ$NN zJ`3Oi>(mo&OH>$Dywa@D?Y6F_&}q<$c8d1f_`XX~^0aAG1&7c~%>>s#qFQI|2hnF? zZMZ_ywpk5uV_Y88R(qDVW|SQS$MGIorTK!_DQ?}W_gJ(HsicEuNfaVxlJx)6!hRs; zr_Y?CJ~bZwWc!m!>=M>ld2rb>_9z}n-&*BX-?@hbBOqd%x}7YcPw|?gjV8td(0hiQ zMdps|wkmUrGSH9oC)PSC0s@*k2AJQoB^<$lJ>F9{JG1?EswDAnJ_+`n1=g z>UP>K;$Vt0%>bxRm&M(z_Y(-syFnHpdJpZP+|&v$XH2iD>6}|oIijnPvz}n$OTr~} z7{o^kgWyrtZHbN)rr7itSdXVvkB4rRk~~gF@pY+>2%O}}be$3EOd}K!O`p!{Wkz!s z_3$ZTf+Ml$x)vp#c+dQTVv_WdAG1I%(10GliZKg^$p^1Ig++jFTiTXrx?~7({9PC$ zevZ)|kV(YfaL-Q1{povn0KP?|L^oOV8htW|iLisQB#}uJzdnUi0DVEJJbGV-ld7{F zn5%mp9bLPA8!Z+YaQ0ko23A=sA-$k3)jWeT0MWU+Tu|>?-igM5+JDAF^mwm`uc0dYJ{vz@m-fhnld#|WQcq5ORf-0p<>~&<@`j-Pe~Ue1oasT^*82um!@u-H z^&q-0*qN?wgIr`Ag`47g7;17b6X7bflFXv`z0gY1ozXWb5et4T)ARQvFyPw1QP>LR z$i~`e{jIr^#{|E$Qa$P9>fNmzg#y8u$RbeYNOa3|VS@Vdrj%?_IM38-A6cV0bh%>o zQ*}ZI2&@DCpllNrY}*-v`R7=?QgM^;Me9ujSi+yW{mN5@KF8OQZh*misx)GIy zn7CHnu(I^xJbByY+O|X!2`ejBQ@R}JWFQz)jDKknLF;ijXtk4DEP!h0)C&KhDgp)C zV=>Fg9_I2<8@5X|s^dwNMvA4~z|tzZ%)g^>PUs%^!>%!|^qgDEPAos)o*6nnJI7ayhxRi{U*B)N-Jox&WN9t zcdQv;1p+v2!j0idWVsAn{OGmH{TMyb4-%lEL3`-AaawAH9j;xYq9Z}rW-eN^l4 zbB(ej>K3l8fIq1+#a6Jz1RWnoNWK73E;^N35HVfZ%6ZN*Mh11Onety(9@GczH10b@ zMdM!m#q;pOjJSjAKO5uCqQQh_1|gBF(Jr$zbJaXkFehJw*xU36dxlujuDsuJJ*cxb zekl4@yaOtx1ZtotuY|jT;9;A=cp%#67*Go|?k>E{wmG3u3Exh==D5q~`5 zXx%Sjb~st-*7Ey>`PaA8TlN>Ys=+$RO9;`15I)MOX>6CDFK7tAq`h0hUp;EGott;2 z?1z&*kWJd@8j}1H_-sekeNdrDzcSzbT#uN!FcNk&Co=1|4ROp}j>!dM8tIv(!qFs`f|J~8%1wG|}V z4SX=hHA8`(z~(;0Fl(^;U+2^7Cg9#G-@1xQgk{{-UpWHnu5Z__p5PxgZ8d3XrAuLo zVERE{irsH@<|U*h;quE;cjew2dfuZYj}?NaCX3Q*al#929Dbl+@ydyA5-d)?<3 zC8N^0K8=yoo}Nj`1~|GEgq54Xgw4HU9foJ@@pH_Ix$tJLUwg$E2k^6v^8x!qc;7fHa@;#|+2c#%^H}7Bj(1LhbWTf~% z!TIBD*z;+W-a_}{DmD3H-k5NJifNwFSCWmHDHX6Zjr|rB$U>_j%E(kc@MLMtGdcQB z0KF?E6-daoWMQG9^|HG<*{yEpQ(o2@9g+{4vBv+?m-dy9%!#c-E+0{^JF2@ptXM|g z(wddoyYR~t|KQs!|7I;0hnCA0*NppRnc%m_jKNknf&wuJ&c$*j&wa1Osr1q;kdzN^ zNXD#s-I8(Z%|tFR`n^^8&qNJWN+w!EK!TJw zZ5|Tb3rYFDz+m}gF4QF@6rjLD02br@v1&5Ih6N&jsTg;IXfyiV8>-VFOLRYd${j1? z+SbEcgYodEjR=$gwrVV|f?vx29%+kQ{dR?-q+IKxX%X<(MOSU7umI&vxaiM>9=w!m zuW@OJqX(#PHhP^$-W6_QV0|_gU6ad6a_m?}v$0qyO^uAbL%^w;F1kq-M5ST8Cxg;y zH=-`k^qrF`a4&OmF?~E*BQc$juB(6F4ExQais0+^XOg*P;x_>6?T%U<@Gq72P$+G5 zZp}h0Jx-Za{9ujR(kP1zJ((2qMnKs#XM!;oUA)^~BGl5K8SOD!-P6nqBF=br2P3mY zBf))IC$NY7!{$B`9v1H^WhYxSOh7hn;RdAyrbF~m&jcRv!v$Muh%Mb6_Q@OQiK60* z)VSbJ$q+f$sC^W@QyND8yEoL7woWt=rRw7;rrwx)-}ywI-fIFxaO!5--%BNHmyyIi z^FrCBIW)Mw5_`&;WZVkAsqKb8`;pJ_|0CFCGM=P^J-|cQHYz7%+|nJ^ldredVr6e{ zmbV8(gzlX6cP4=Yd{_lsrwdj;xGWqQ8E9uV)iYCrID-?<`>FYp!n4LG;d`+|IGdHd zgJ+F#!)@|M-ZnL?G~fKOTtP^h@m>97(F^Nfh=6HyNp-Q7VCDl$nqOcmxDPW@^KN!JXwmZepn2D5?^ zOqGb>QQL+ufV||vq`0rp5WH6K`lA=#G3YoVX6|V?;`1)VoSLSMJAE?v_RBZ))=@v2 z>FP?6dNT9_oHkDUJst{1qImo^NGx0uw5(~;qfFL9d-*DGd zE_Q{O2*YfQcHe_RB_o*lq*G;H3Tia%Q?Z~~koF{+ylf@iMFxDFFZ z;tOU0aP{LK2_u5b;}(w`1JlSVs_CH`Mh>y}f0xJbE*^*I@p>I~fG+sWTL; zt>m3f=xGPC{H*-Hhnbdxq3W0XLI`yHI7UUA4L!kU{n4QGZSFHiPY~|JPv&IYz6TsoE(MaABt}<5mTO+Bz=h0F z7w!>F@S)*61W^{@2HBSR*sX>~3VSQ)F-X1YR&~c3GsE&a#p(`6216#9wn4=0h9czW z$f{ddvT%CGasi!W%)9-V$q`W{d))Ai)|@~(ES~-C3tBt`YvJ z;E#T{gK*22(kz$F6w3z47tx|i*Y-Mlc^&iQN>81&?%c?Pc(oF9FI= z{bFSZaZ&cRGw(|7C=<^M`sCw&DgwVNr}~Qem2^7ro_E0C2EB6Vx#`EK8!O-Ll458) zX7oho2D*BR3OAyEqc7+E%Z|60RzKY1tJ9U;jiB*mftlb8P7OaH6OfcSD40w?|y zO2y04igH5yNEoGVCWE|!yRF-4!VS`=VTVA6Wz-sV<{OmQ;9{_lZbPE*!U~+sp$+c+ zAH@{qqtU9Oc$;Z0xrrhr4V+HZQC5YD`8`1lo&F*^mjYx$D@tFDTvEgK*UTlM*xv`Jd38syr#6=`0has%XJ?g-8j_FFRMAH>_@%ZJYQM@oZi zbxnu%Y{Opx!-)$rgKBOjmacgTi5qyBVEvdOak5Ik!d-`Cvns8d8N@N z1y0(nB1J1V+5$L(eGWX8!w^^!S zRPek%>Bzg(%R|q4-HU8&@L?(R zTIj&Pxr#`wMRs!=&J-6v2tqR9d&KlEsU4?Af`}VNv3TF%zr_+WIK#A~o!W16mIYvA1q2U~tn@1iUzgZ6Es~V<_502B9WB0xP9{S$c z&ta4i$Vj`VQ9~D*+$EonYI&r)__82i-v?+Sv1Z4{&UmK-Ceu5B(k%R+z>qQdu;F5HxFV7erup)V?U(gn9((W&jQGYi$FEEvhURg< zmkRXd^v;6F=`sk$WAu-DELK`2pFm0{jkdD$%x{V&eCFrHBK+ANz8;!+);}q~Ajc+L z_>~}cY)2-MTTU%sV5apKm^OC_x@cu<1<{|ve(sUpE$lO&r3`A*Lpak4;Crx0Jss_r za+&%hxf2*#d{uFn2;Y_K88E9BKx@40Ol;Ma!BqywonXA|64|>$_c#=C^x`SLJ4uOo zKU>ppF|?uNZY$Pgp57|)=%5n&+f85Cuqxv>tM`?7lB(z=bF@}a=CEq}+thfs3E1aT znn$PpA{y`w*FV+HTP8~`*25O)k!OBZ``%;sdxVK1(r(#CL9-ZbK+Iv8&84MaU#a53 z1j2l3&(L6l&5JEjrWRM~QB`Vu?X{!(tGt=Eufqo zhN)uSGU>Evb0$&MCzIO?luK&9(3#=TglJcnEtQizt8@#!c2XyPt|gNwpu*xa@4(k- zDpjOCtEKbU&MphIo+pSqQX$%m7O(mD#OhAVi14Lv?Ss%+_ggCfKm1aqfwe#ape6>j z>e~|PoGBLzDp`k<(tfOT=6i|me)Hnf!E0B%k)f68oGmp0Hc-T2XdF_ftpM_JB@4p8 zZ3>fP3%8dG7`QKrXHXZCTE?y6Cytz8NFIj4Uh~y90qV~l7dalgcB@l2FVuaW69=1y zUHRdq(f#>IL>k#qQESAkCAIMDXfr9Y(*RdDGmN(Mq3FVQQuFQid{y#v|Ges`{#op1 z&H>v;^kUK$@M$Zrzy<*t-BvzP{yY1@S>Km2lAb8}h z4>P>=4fE!6*CFQ4`H>TVf@UVHcR#DBw?{>B-&149R5Ce@StShceN*;v5z?Iyhjz=5 z!`lG-2fLg<)SjCI#OyaL=KW?Uth&uC5x-T?D?>?cFg_`8l%mleV*PMW8AS~1FBaV@ z%!>Fe7a^7()$e=D>j8n~(XAR?$U`Kk8j@`PjZQI^<&S|u81XF9hc7h%$Q&f)t6}V5 zm;vBV61Vc^UOsW3jeICj+*(D&s^z2W3@81Yq=Ddum* z2OmPG3&`$GKIcQwgd5hAvm)ttNjiKVDEgw@G;<2uV8VKwBHEz^F?Oe0>k z0q>{iTNyjj-NpP;IC$l%7www6Sa={iTBuP#0S!1cEk;)FiDeSvCMNl>&vOTUf`6hv z|N6%C175+XNK|rodHcwI@x^3KRApE=5_;L39KF)?7iFdtHtc``v9LiZ=EHib3oYW# zg%+iSj`9`f06~qtW2(c~w9T1D zI~@sUM}9bfgCy?$prUiO_^HMlP5YjD&-rIODXGgB&a!BRx2Or>cFX;-y`u9}aiuqF zPRSRLrdyvlZd=Oi+xYEWy>>dVN46&Z-<1Kr!CJghTejryvN(c}hLX@kkaG|&7i0>DIbZ9!vbGrfi5y{L7!C}!$ov8u2YYD}EjQg$P+g>_0Z&U3g>|Ld| zsI4cwU@5y@5|QpNZyUt?ns$Bw$Qo@7pa4h79g5y2$07?TvKM-oa3+>qW{aOPIRrNn z2Xt!}25`n+(z({=&rQS<{JGmmBiH0O5eXOBdPYrVRbsFspW^DGeVUWPMMS zg9n)0`ic-yHBB>(WhhLm<1J@8RF-=<=V7Zx2AfiUx~4*D7h#M>F97$|%f>1gSR7FL z#v3)+&qsR8=dlm^mK8BgnBJ_JR_XU?tjQXVH2TBg8zH~%c;Q+GOX%GqzPEPYnVcjH zv5T%nUtXL@7Gj4c6qxy3)85L-{Tg+TH=U;Rct*s-Djordx$Xx9d{)*mN25y+jl^=N z`Fvf%*93`6LGC7NU7NZrI|||imJ0zQwq=CuBWf`KKRYS61i=NUz1*8$pks9^15XxD z_e}pa`fxs(g4As64M#S&hqVa7@}kd(N1+aFd&L3?q=(2)pIY7)$GkLVhmw4$-T*$a z#4&YR?$>o)UqknE_)sd2Gcyscfq0(huQItX+PKPU^avzh(y}mlwtvtQbN-S+2&RH; z%s4_gJf04q^#9@N9OL`wqITWbHXEm5W2>>B0b;PKJxg?k$a!f7GwYbMK7 z(XZ9NpAmPt2}GT-(2!6Zl5Lt;xa6^<%k|3c#qJ%*HqH%`cCqKFE_OIqC}nzyVcfJs&D5h3_3 zXi!a2Kq{3D-0)t=mZjA&)af)QZ8@?v$`%!LbQfUOb3T0oM0WdI7VqH3l-RuJWOF4 z+EO*d<-@ZRhenaA*i9g>%*+#lDuYKVb~rB6Q$tevJwdP4@HUyhg04Pv4a=1-wU2%&6h^_>c1T zLEIwA3zXKe7O>jt1-f?GUihE;7bDPbp;ebg5OL3|dotQ=r^e;{hBzWZZFSO{l94SF z%7qb&DpGgykf;^*hv|O=8ytafQf~L=%f?s`lsBI*%Y*S3sG-?v>NPcX&fOgve~TWq z#O2cteo-no-ONkgnF7zN+w_k(W;s3R;Q#C*wyJVR@28e5tf;5VQZ0lvM4!=|()c{P z>H|rHY$<$rKCV(;P8Rz6YiI~(0~`WAM`;cgE{5XyPPp*@2rdMF8*gyLxZ8~R!!!(Z zu$By57P4bLQ|z0yox)r?^@P?x9psZSmp1Y;W5lYJNafJ~B&X24ltMJnV|cr@v$ybM zB&q>ZM};saI9%qYbCGQ1`o?nfJZyS<*jPj?AvA1wwT=wO^b#^&3N~26t^e;RL8Y!P z1~9PYQ!}Kg?CB`fJ6`^w16r1q)BYhZFZuPwrkfNT72C>b25OQ+JEW=iGdWjKoIFK8 z|BG#=8+ZDfG0JZCHs4vHxaj-*YB5N48O6MqX`0s!-SHA-i&u=`Md6HDFh(<#YU$Y> z>)2wbgk-L$$-`yJe3V_Q3wTJ-W)E_^_7dV4bj1EHh970w+c!=Qp(IGJDJ;9`?jEZ{ zq_9k4e1$!hhJsaz&6O$}`1+|@#b9hv)teo8M4SpHYlBbm2Y~#fHPCT7O*LEWd3E+tb zu6=digHnTU^fB$Ak30bpKIihN@EJu~Bi4g&c0YOu=QGRu2*2_Tx5ey!@Ya08;2<@R zGQH`rSnlc4$?O|Ahw5P=mc_#4eS5fzPl{v2puF)*A!MnS!)NdhEGVH6d&Vd&j4!c2oAL6yRDBpz?Ev7oY?%dl z_;Izvf4IN{0K0Z)4XrJp*Xoudw>E({R8smGswGR*atfiWt3Pp9?srqR)K`17AelHN zZO{HiRb6oqtEw1q4l6w&MKHmeuZc(#baOg}HIDs!17NppaX5qBFB8(jqK}QJB^G#} z=B-{xdG2m3+_V}b-6IZ_u}8^W-YKp~`iE{H;KvDpBWlD3)Xt(#YzjnQaO#hq({n1C z1$A)8ZO^7cI~uo&Z$@f;yQO5TY+>Y)Kty2N!o-@u<^m?*qURp?N<&ahvh^AW*Xo{+ zU*@6UQa*o7ZXA3V4%0^fkL6KwIk90YFS(dy!a%tO;vuzK>8JRVm}Iy~I}R2=(`&I9 zoP2kr=1KHGxs~DM^Igh8BUC|Ch~?x3wKG&AG^VF22@$6I1x_!fb}p%0k{@Mh`xYd+ z{|yr5PQMg+&+?JMc*y;LqHsE|Sc?VX$JUa!Rhj+tz-Tj5PWf2jZ1^6V5Mj9?SY6Rj zxp+{CTU0~{PMjQh-p6DiikEA+7$cVBEndaK0H%hWA_5P`m|e0G>M)$K@@+yOR1N+U z@lUtgq`AOj1h!rTAnCa6RnZtyehJ-vM{H`yF&cbIF;F9s``u9z%O4Fx zZUpSY@{$aLCQoNQ@_^V{@@G0xRQC2X0`+*^XxuyCpAq6SLv-QjVpFd7&IIrjYJPgmD~doYz4mjcQd+=Q!7r1<4qn%P_l z1Mx?fNdjCVmrUS&&*h$dADFAf#H?FCeiYPVJ1`aAtuZWI8KkK+JM0D$P)nGJ8v>K9 z#tL2Urv!2eG#yJ3LbE0+l6aD1_$*x^$@$UcAOvQy1^5ox^OU|c*c~%^?y7g-rn~4@ zS2z+2H7R41mJ89z(VBNPQ@*n(2|DpZqJhUzHcDWydLgC&JaWhthApOJf!w2Rzn2@@D|5-E@$fc9I4W^+PpP=KwDQlA<0 zr6=rDir)4+3|#-PkcTJ7ys_?iUxPJL1-sbi#W$=9Z^q@oF~K`%u=sl zwqn+~=D8-b}z4(&mhS| z$)}j6Izx_R{S_6#@C}b6#@`~yl(t<8)f=Jj_jq1k{~Q@6$v$oPU>C%A4+N6&L}4Sl z&YeqAMg(^KbVjdikCAy@uZ-=dy7IIvYiR+UYqN;n-|J+-vEeWzB>OhAw80)5j`^{L zhNDgIf0_8$l=X%9#UISM9EplF**9vt#GBpTIOhL!@4W23JeP67Zp|UG?|-psJFe%7 zm+M-Y3AYLaY%0J31%yypujyZ&3@;_2rvx?V3o+3gzbVMmo{g5^FGfQ01LW94KYlP=CT-`B7M^@mLD_@QKW^(x7b#(IUu|zSXN{3r`S9S5fPSx@bm`WQqnw$8^@IwEvB2=NLN&#e_%!7OTd#Xr$W&3TahuLrJYYlp<1)O`WC;q2~(Fx(- zD&9Roc44o|>@E*gaNqGEnlU_as^G_cuwJ~6NQwA26=f1eZ=b%6z8Km zdd-AP*u)X~R4DuCsNKVS!~I(BSt@xaq+QQXw;83HAU^EShkQei16eZ-```QRcU)tl za5E*v__P9{+<2DZ538!vQc#KB!dvoXpBD+~W2vaQ`;lB?d*YqER0!ET?evYqP}@zjVQNpTayI%GUatT^C;8xa^I69e+>gf;h`1SF>YZl zt+YJGoU7?_K5@3Fx!?4-0p%?5)W)gQEJ%*>)}|!#r)QPqrVshzu}pIdGeKrNiaF9C z;rjZF6cI6V1R{iAgF{;5kD>K17FgX4dbNE#?*3@|Raz1tr2rbOipQ;%?O|PgNBYfO zqMGe4a3o5}XA*wtizWLuoK%*;_{!ZE{uJ3k88`}Q%4qHPs?XHO`ogS^ZiAAWw@jW0#fT^2MF@&((Q#%WDeOpJK1GzYLE1=< zNyVq1p263+^y%ke>`=^7eI&fPU07qXt-POlwbq>#3UJLhgG(HUIo&&aH0rdY_Y2|O zKPFYGU%qFz>tI&^68m=0iw7pJur%_s`!1C2U*aPXT7qBm?U>X?N&iG6M z=u3U-gMNx4=Tlibk@{o;3z1%6vEoSrWUp|{_zP*BWYi>Q3fAvGDQ}8uV=HQZun7Di z0Cc-_z3J|a2orZQzlr6@f+`T{J^N+u5er7kQT`R=%)P<=P$LBA5V`oo`-W>OInzxj zHutA@ed=z6S!!5_TLW>Ue+z5MJq4P1mJ|*Lm*eiNIBONd^%5{SMC`xxl9*2SeVtEt z0V@n?YN)~(D;4?9+jR3_+x_EE^UG9CZ*xh4uyFV4h!aeQ;a#${{mCVQ%U!e99^*8H z1Y?>~#>QFDqVQ#?%qmbg^ZKN8{sULB^a#%k#PB=V&?rGoV~Z4kP-57d^O7?I^9`Fp z{wC_hT-hwGWFQ!;qToCMm#$oB5QYk&J3}VyDftjzR}cXRTCp{Ylq;wmtSLeflrhq- z?~t%jm`SJ95^IS%K70>NaAlxkAMf~rs`A1y@a4EAz`;~~hjdp9h5Z>gn*Kk96MxZE zW;1Q7S(5KY1aYp%;`qeJCYb8UlSejlQSBSv=W{u<9?XuShMv;*%S=CM!N=!|OC2!U zldGiS$EgwGIw|EIe-@XTvtl=2m}YJ#6iC*JJ4sOGz^Nk@i6hhyUHVy~Xxkw3F$)wB zvZ$p0(9Ra%(+WZRW;1DQzx``MIjTjhHD)s(BKNDgS9VM^9X>8mvYQ%99{yDZsP=t$ zAq5>WFT?Rmx;j(BONce`9_R1JkPqjHx!l3GMtnNQY;M0ApQ%m7<#oDL3 z_YRsOO9cZTC(rR-Pi$I;{qtZNV|JBI%A7`I+XJG#I#EO5QBP}~Iv6eKATy2BwReuj zEy`-alOqfRtJXq4AYYqo(S$TeO+M}L#3h#|?vBUGU2B_4>+RcdPri35HeVj8j&ubL zCk%o?syDSxhVG9oNE1yE$`hccNQSZ1)|tNIntqJNvvP2CFpMWKCgccxJqSazmp3@z-n&9_jc6$`RdLkeoyWnHTuu&(l*-B-dsvdiFC(1k8&HXvjb-i?O>UFjMAa>GHv?9 zj&{d9ZdbI()SEd-&vqK&rJT6zT^4npKb%t2M-buZi%vBJ>`2^4RhOFkjjznY0So8$ zdWtdlraqD~QSivEgb0y5Uy3d=V()+7;V zwz&Oh`jyPtinY*CqT8tbH<)I=2ru$BOS83jZh3mU3JLxX*KR{j<$?0m%Opz)IQ(l% zFzu_#LQilt>W`YE{#?OTbe{b!LGbnFui zu4=u!{UHs+mQ{DUfEZa2Aw-n0ZZ@NhPpVJhw_YMvXpfE*9|`o4NInn3E3KNW8yQ54 zW0ukBD3Gfis2k{w_;fJ2uGVIU2zn+;;tU_0R;X%Cn}XtHc$a^#p9Y!@NjV)5J17?? z6JVu>26 zcb!%Wcm|MJh3{qDFO# zUGEs|R@`qX4AZ7lE~TS&Pk>27B;flwBtVZsxj!* z{wYY?foE(J(fEeYxu?xpn+Zfbl(j`jpZWJngX|nv z&cqDyi&7mjgDQmzBYxFX{n99tV^3Vx$+_Hlpr{aD^r8f!40R)M=nJ`1?cy(ac06!4 zc}1&-Pe&dS227248kz`{b(&8b;pM~%eP5G<*^b*47_mNKLX9VC?JY&F7SedmRCp7j z@=qte&|$f8Sois6?kN}QpF_1S-m;siRXtBE=tJMFSz~f@fAFHe1n|-k)2+T)_S{#Yp8TMKxJ7Y7#;PuH5u~5 z#8UY~*m+n757^;M4Wo&ffaK0PE{L#igfD9@(3P{pB(6^^7xmTzvvTEhFlGpd!+?qb8xOV)IZ2x-^E$Rh#$#H!jKjA(@K)& z!n!0By0hr*UUH4(juhy#XOP{(6(YKY81SAAUx=bC8L4V42k1BHOMYf%H+KzUiUgCO zVuYJfFX`1bDkYS|R_~Urlj2&RsQ^wj%-;9;;#5NMA*eOB)8Fv&TfBTQt#EM;_^)^; zcLu%PE!;7xk%TV?8d7F8@{;2Q!d|?VVg=B^hA5Lo=t6y2XH<1~K$oFmb$oHfQ1t{+ zL5#BxQn#kP!#hrKLh)WEQ;F1Zj5y2CH{3$-QbhNH(vJN%h3~PlcKk$e)Q9EYRr1&I zNMfksZiQ1UD@6qPKGcctDo%%_LXoP&x^&I+Rr1KkwfnS ztu8lAnrIjIBMd+B5bGTg6~fm6zk;NcUoT*02PL2^z`0K^66=N0*0!#wejCxbI_8aLtK}&0@In%>=e`vV$8X4TX+V)5k0_Od+s2=>7qYm}*kXUKh5H z7miC^r`@amd`^~>B6dhSw^dcA7EKw!qdS9NCS8Hf$U&&Dk4dpV#PCs!KuzAmV!2=6 z9PV>iFSG}&1<$}UcPQ{MxZs>x%4rvNU`UZtSc1!<8^g$dVLMl-@(yBQH!WcY8!(vXSRIQ4zZ8Di8sqvi?Z1YM&+Qb}zHTMp- z)?q8{r}PNwI-+Lb9f3IDFj*u`ZZ%ml$n>xf#YFDdH(n0YhBTj(;!aDv8iSA2m=YpC zb5j!)7_Ji~EHl8{@ciVysi}QJz>}^bN`zL2w^h9(R)BApqNlrqOM(hl`2{V9=&2E* z+6zO9^(jdx@mo^~`R8+)3Iq6h{l`{*VsNDbaq_eQeNgx@e7%6OAty3iusRKW!s1!^ z(5F#*-W&#doB~eAf%M~2#Se>&gUdC2u*Y3h1$v@;xaq66qr8ijBc}QTUKGGE;5+|s z7!j^Q5U>P4PiSwvBSRjyCosq$NcT5!m#&rCvznxE@!I~;;?5*^&d5u8=Yn~R{FNmt zMlY&P1z6nXHd%^4{QfcOJltgF6rr%49|Ha}q1G3Ua;0wJ^$0si^ktg%_hmdz%si?= zhNuwv8O_+OZ||@X2QcGkQsE=|u`Dm-Mlvz7RA0xc9QC?yhTkO0tVA7q*?=x=iaS*> zn71h~o8mL*WG5l0!fSHb%15)9eld~gg0FFw{BKGa8{ouRldFH6`n<;#WVtGW*BL6; zadP>o7sklLoM?geSY?5sULFkt#o^$z)n6QquYsvefjIvD7Qn|mA0KMEP4{c#50MY@ z!6b&835dR@WIT#sX}e4EVDpeI>c~-sRnBYO*|2G9uRuNBizlM+&!!7-Kc<)5INI6| zllD{5GV5>3I+Qs~qv07h-X~Umfei9LQ7lL1PLfR2P_4VgYhAO=8wP;^x&Cn62%CRf zImGejo&Y)YVKFE?V{cGBFii_bSEhYXh%|ah9r5!k#30s1R=OHcQ^ftqUveT!V6pm~ zcV~nd{-{<-R$Knm#upzt@G7fFP=_tCMRGt%WyHX8Wt+Jdv#XPTb^fVn;BEB@nei20 z7DpkV0iCQue~(z;Q!q{EaBDM#EUpo%o?>W6;F#FYM2PFwKWJa}sD{dpG0L0u;Z3*ux%uv=?HB&v}$s=Xnms-^-3!TCcF zB^Y02Q2Ex>Fqm_a(&vyw)Yhe|Mfx?UM1hmsHc@2|$SeKOOcA$G&r(?16gRJp93X$~ zT?)@|N5Xc4gf@@+EQwPDBuA4+-%iJu(F=49NAvcGiI)my02 z{vI)X`N5wjTYK2A1$vsHS@Wdca*-W1E)u|!532})O1TuL#(j{~|3j~(faCi(`7%qs zB9ORXY>-=)?`Zo4F+T=WumYkN*nLcfe}ua;UEnJVaMpog z0AXiS55oA)fF*(RQ`)bD|0xQGEhg%d52Jw~YWo$14`hmUc$iAWYO1VPvE|9`(Ih<{ zp0ynh8UAqPp+pl{x}}B!aw@2TPx^^i*tOAe9P73_kZ)&O)*BcG;0u>g(WHnc`e5q{ zvgj&sb&~^x@1zlyKe5>+F8iY3xzS`FKiYL4zjdyO<{CY%!D;4 zs~-g+NT_!6Dw-v7gg&Ap)!>Z|EaT>I8&0GpVT&ZvjEu)o88J7u7wA}~^(PuOovXb~ zrnTVVslFmJiCW_EA4E4Mbdf*Z)?Y6`7-Q$*h!;RkJ+yk}hmGQ4nahpg1VxwVHscke zeWiM!=!Iw1G&Z*HetxJc&{Yf+G*OFydWkrmID@Z+fesHdj>u3h7Qmu^LL5}7C-c)V z1CK>Wox0E`GjM`0&XAC1m4al;_@+8yY#&F5^01-6PsUKr6lYq2DshDgA*CqKVz64k zwKs6_SeAsXaW-`hDQUK>3c2JYp51VK$q?aL=#7hlN6&6ZE^E95@kO(UB#toQT{>cZ7ciU3R{z6DKgnJJLb9v@@L}BZHNRo-A$L)Q zaJE#|0=0ubnISlY1d*+ulnNMBZE^V2x(@7^NqCI*Kx)F^vrwE!{aN2RB<2MES9My> zwcZ&dHOr}f>QZd*B(f|OV>UdF-x^F9u^;$RbbFxle`V+NI=+tr3lbBv?3Dq7`-^ch zB6UGVGqE$BB*^MA1y{_jBXHu4Ivv6?q57$eI28F#m>O(zTH4;|H_{ps>sIZO3>DE4 z;Q`HPk_of$Yt(IFf<^!6L276HA*`#<#6Kg^)n3*F7++JDID<|Gho9}GdQ#yIsV;Xo zueRE53qMH)8wN=y|4L7RPT_BjBKlsgyCcq^7mAXa)b}?v3ncjFOQ#Zd3P|^5?LtOo zJD^&+%0&`&z$iQ9tMJ?XQN+zSGLA#2s%Myjmpj)vC9;1?gO6uZu_Hr$-jzp99sQQp zxg|GiiBbweO3_C(?rwIRnKJB1E_S1Aqf3K$b4df+w`M0GhF?DN^|N%Fgb5F!t=y#rk5M8JY2PF0{KQ!n?kq zG!iyiJZtQUgVBKv9E z@T5%2RfjHWp?2~2F7=Q+7TBzF!KYjE@ssIf5c@=^T~YXDGg3;kg!|5^1yQ{)NSF=_Hi?EFtX<)klb!+mHvRTn86=TVVSmkCYzU zy3e^6ZzvVA!@XG(CRpvVkGUddVOxzvW5n(>kR$68*ZNyhVcE;N1GzUS6$2HztkWC| z=&~2A)xB`}JjSR1DuCU2e9xi2hE23ME-d^q;?!?@^Eu2l4o171EuJ5Yk6XA}0pJAU z52sA(Y#hsj`EXq7@d$~MM9Wm#&FqQbmgx(GzD7>{GS3Y0Ol!@_*LO^5RGoE#0?5b9 z*8@&8bBb;(Ja?>oHp$){&~)QB)qONs^83Jdi`r@uBZ4pHG=CIky3_jtDDdRH9 zfVRf$2SAhbgkY1l7zSmY85vWP>|b8fy@0Y+Xqaj<=l4G1DV7EPtEax9Qu$^>vUCMn z!VOu>^nQQ@ATIs=H3%)l62SX@V^L9rdb+3a4U37gdhu_!B?F%oieO3SFw{W%OeEp@ zM&YLx*<$yS(lUn)Xa0-^?#G|M#IO?vX)1r9iMGHCPUPd=`i}<&Sf6rdpLq42fbYY~ z!f(9rW)73g7DIrTnsxv1hy$$hmMIP-U#+?;DBTa01+n_A*`qLDt&+5uK=u>p^xF|* z8kSvKIb~szIB<>bP)SzuVDzkBds0!^ETtS6F{W(dWQr{i_lEl{qI0hgy;Zgiy6LvN zXl*h@X?kN1>F2J3|NlAvUTiF?QbY8>8o3~&V>TPN_p&*fP z@g=m8Pc5*;Zo^4jVX&UbxRPc=gyuVK*#L2`8D>|$E?==FyzKnN-l6BqE$KZKOLK7a z@CoUS@&-eso<&C#atYWIjmY3B7QpkY?pnW1>Xebo5os4iwpf~;J?&&9aG953NBp`m zToGUKh)c6eNlA<%4obH!To~8;-l#ZdHOMZ0Kf$Cf7PNi1`DMC)_8Z=PRjpxS1(?NB zj!;k(S&ukWjVK0bjNCP1MfFMgc#&bUw?CC{@NzZUhk33eIfmS4+(*K#sW+gfr8goM zfPn+6I{HLny}wT#HNvzv{&d|*5G#KKWy7~?Q+U~HthTPdY7}>55cR1~CA+c)RzfZo zkf6^KV@WBn-|hLA|E&}Tl=Hb$#c;9P?#62%>JlQEO+ zH>oU@gfN5!s8@uJ+>iwma{~+(Ql@k}4_ahz_RKr-c|W%ban5@_bvD?rC_d-q=7dzU zWq3Kw$#1$u#M}%>Y$;lD9MW~9^z7kFnMcZ|z0(p2zxW){uGFB67cG(^9s5tY&e)96 zYFimn*SJ04Puf9VgzU0XGSZ2Nuy zIcitRgq7idjn6Z7#UxA-3#S(Q7^bB#O-jC&t<6!_oD(Tw`~fH12@QHVfM+hpj&qBy zG%Ck*uv@}un0dZhnE*HasGCQ{@Yd5k>Fa})^31yO4s@up6Ff7z^e7UdpS;Yl5CU#8 z+Irj(beJ)GhH@~E=2%~8j9>muE|(tWu`uMFls8j6^CeZ*?Ygo-&xO@P>=e0htCcJU z^p1FnNP3F2f<1Pxl9n}QEjO@|2dIuO@}ye}5?W}V`WbTO67F^gO*hK0E$oLQJdeYF zuFrmkgG8+ZyH@);avRV`_Q#SSTcn*8I#{Rfec;VLZZKenYKa8T%i%aPv|b=nu{^I* zkAr)`2xyxaf)pqq8mGjkSVjTZCGJwhKnnaJ8elunUa)IZn_cKoplOht-x8q+&FarC?c>Y_2-dl94q2b zexe((sD8$S1jZRO7}|?$F~CH>nZSTI0=qX@*;Vb^WB-rKbI8$HLzGt@A(~XSj29vN zYV>H^-Pt%QtWnQEb+P>gOyTF1j^)Y1CEVxFby*w(4h8NoKh3zQpE=tvy@##G;q`nY?duMeVMT=CB)}=Byti(C6rb8$lW5S zX{Z?3!#6XJqD5z;h$lTPzF(NbZNLa?1m@myZLm3|kJ9WxDa^sFXoq-e*qx?vuu3rR zwtq;{(0b$UvlsZ88t6D_2WHdXf?MtX(cBbws(I0G@>A6u|Stv*DnIB$qMvjOO4O2c}GkN3Ha1R$&CM&(Kg!$ zrQ-;xz=RD1tqqBa=H6o(w+{+eWnX5)47R0?Ltw=6&I|*$%U`|&j7sjI^F=TjM|&U| z?bawtYd^CM79JG0X-LGRMazX) z(*`mM(EUlsQ`ji1m9%3yh7mNSv)zA_{5z0+bmj#Y@&=ER9qG%zF zo$ziC@nS)y@;>c`lL9a3ezPD6X73=(P}-67rd)IK4cP?zUUXO2@gWQsCF$HkCl+R( zrX&0Sgk-Y4^q4M9oGLos_ikQxbMDGoiOESne)P!{hU4bNTEhK2#0mE)^1E%ymRk5O zJq1Q=&yf|(iN-FSg5CyLnR>wgQajn=)~;q`ljgq~_bGeKSjiT-f9yJh&8A|D<;efE z;tzV4om6+Wq=KTNIE*+!mkLls*$Z`SHBuNc{Q(HOz*a{uI2UHI3V&kz5THuS*%UO2 z^#T423L+%;n~{>`%W0fh4e<&qMF-@5C4NmPlVKGSUIj$OV)UO%_{us)d>QX#biFjy z4~Jk%C`)6R-dvQoBu?UFxn6GRseY(iN@L#Fc_HXB8LdideVU}ojRH)wTUdLYxW5Vd zLl))jt~xEG4-q_uGx%+u!(RDv4mS3oZW$bOfz6SUKinH@nzHtqdL1K-cN0I0|4p4b z;!@k`s8>OuixM)KA!^rBFbzKKCgubzKO!s;epw?iv*1z7Q+vPdq6rJy!iPhe&a0Lx zB~=Ww^+USX5`>a*8CT98Tj~?lzh(6xo5mCBuJBucTf@7+TFmwtRHpLf-1$*)1^ zprcYgFfdzwZVf%VVZC~&gm%*rwed&t2QO&oEj~?&>u;mD_B@1?QBd1*hQ}%J)yIv$ z91Xm4)f9y%GDN$Q|2nuA&|JXfpN9iRIZr(K#ez&j{nTA0lOfzm-{M1=t>X9oq90Fb z=|^t47x&|G1L1L;l~pEEjG z_}Hf!a6r58@`pk}ZL!(FdZtB>>NDj-ueiOITo2;&qd#)0JNXjQw6T5wBd|AIYgyE0 zh5au10+u$?#sV2q@W=W0PZPTSrwMJw89SdFv;ieecNg7w>TKXiib#qZ!MKdP# z$K<`2#G_W>i)(|8i+-LjDXhC=?o5Em_PvCkb$toQ@Z6+OoZ z)f=f2<_v}RL0iQ~fx%(zx7Im&vO*bq^;T>*D2)Lz!p%Eg-C|gUGrRaRKk`35kbIws zA{B$my6X0W3`O6i6|dt88#lY0VsXwqYV}f!p@1q4o^<&! z@$#3xY+|+vOTFoc+<1W0)@cZG8j*4HCH#1Vs8>Y7vW2ZPLVeoTaHjmo$#CUrkr_%I zL&htB#8IN9>?-|(^o=rp1F1Z$ZNoI^jS!aG2+^fC%SWty(G3lRQ4qXrRg1+Z={QJG zRf13J9z%^6P&9!6YdqiS0Y2kyGY*y#dN3XzSC>CENaSzO(s-JZ!ZTO^bKUhwL%uMR z;@G7aX!Sl`*3+elkt&8qU~A)q4eheZ$=3B3w^rd7cVS^>QJFHKbV+Y{|0d-%?HNmA zT0b?K_s|4Gm{#1e}E+j$41X~G-H>;9xN1`YS;JKa2Om_9_?#LCr`A?6j5g5Buu@^_g6PdzVqP@OlkJ;~C`CVUb#lckXSNIE)h7GZirfbc&k;KF#czzC%08xc9#d zjVBpHK^a^g%!U~6u|kW`&}1d%lL&C*vhHfax-$=>`E0gg$T5nsY)v5=4}F+JglN=) zv+BsFbr5#s_>-{mcUnx42tQYYQzV#vNd_4P=sl>iKd@_;Y;w} zh~D`&qalMF$1afgTazvKitQ8Yp8=F=wa@h+ELG}b_+fF@Gbag_yRzOtua|v}m^1!u zX(BYJrq`bTBomw9HaKTfv@-s05be}@aD6-F${z80&FC6RKncpzlZC7gJ_Ed~y2v*g zPL|zS0l>HDb|C8rY%F2h;EjE%e`T*#UFC=i5mWTdQ*~emxC($N?BKn_ZziKX5ciHH;z&=} zTnRqG^QA)4N`v}Re&)W1aT+NkG6|%&90V2yVf+pBzcvrQGrpx{a5n%8$_}2xhWgwi zVxuDBDZ-(&W!lPk%=dzEX%RBO;Ph`8&@kkWKYq}4(&mQYsK4mW^%XhiJw7xw zzZNp#EKb1NrMyKR&$Q{k+(RhtK=M#(%~HWh9-agSUvH5z)-_~AJ;=q_nvV6}oel>d zTccB~kJo%fJhy$rxb2C1G?{rR%J9S_jsMqU9KGZf2+AJ;7xm*!bA~z$tISCoiVf>jmURJa!sVq!U4?}KiI+H6L_@F`6Bmh)DaZ3S*Vsxf-aJSO0BP)`_ z*`jv+#N&~+bQKgC1?;-xA{>ZV09#&l(ovL7kjCDRpbGspK^zNgNA~xH7{EZcz`nmH z;!XHohZfHydunpqZu^VOYg<^yK=yl=PRIiO zhfgung7G46g&&T@enZEk>FwW(zwDAFrwlEVsj9_=TNx{sbB>7c1-TWAy=$KzjaNH4 zCtDy!io>V>8WpD^3KUtBS%OPmUNRNIn)Vh|+0HeUsBB=Gj*u*5_O$JZzP0Nao*Pba z=vG~YhtGmHqqErIKI<+gzGmuZq^Y$OEMc_DmNPP2k*d+>*L%l_g_Ek+riGqP)Qd{s zL3Jq$1&e;c3uXZyUrdHQ&;{CCPzy;q&;=@<4SV5S6drNv?fwI9_%97~nXrD2`k)2a zP2wk5ILVkA#JC*y+nwmxNUoxUdqp%G* z#JXK4)B|P4X9#Iw)3@oKIJ)|*MC|&*vJOXFXO`|!1Xn+!`3v}SpBrZl#x(^=znRGj z5%CW8KR=L0^5@LTPFyUQ(NOeDWz+SidcBZIRY8CmD}|x!b^AXo4sHSd?`T zn0NK;;wWdLu31t@n7>zemRUd72e8j^LnCr}WIP{iT*Z0(2YTUAqR$^{%3OC>a5bZ& z2>S_CZ&dEN*XU!3bg9ZAeEns}y!dkDqHjlZWDR9J&^n?&-`=N`a35v68Un&SR!Thx zjdm=Qt~SIYO?DIWa!C(v#&783i5mXV?ruG=s` zN)Xs@VWRb^pM?kQ%i3?@c;I9EgQ;6%r^e*~FRD?inyCQwP)=+R#fTHp7{Z?tNR<%1 zZ0MUGR`^h|!{)nAjVP^6f!HT9DOqC*$~TH#ofR=m&h6H}Y!s$tSKg17JK~RQExu4D z=k!xq;oxz7*$E*{l!!9z8^?eEs%x4V0yNecB^9rBSJ*~zO8;touhXxi>xnX4QQ5ku zR6IF^(U|4e0{F`X!KoIo)McJtU=u;w2j=8^YJH#1$rJGEXo}Tm43vX=l{kzMk5hu} z3+OzhR9_H^8K%x?6J zxkkCA+=I)v=qygkAavp6GZm|yL<4gO8eUgW1-|dUlT6@>?T)0`QVI#lYk|)gs6vrZ z%^;~W+=eUTo{ju&`X!nN^Ot`dS~>PAe!kLI{ne7?>VkEF8LRg(4(wq9fz*Ta>!9C3 zJ4BF`Ea?}GL*7(GCnEuGqrPEM=Om$dVoYv?@;QCcm&y_0&>)vefY)^Yk;sQzM6xP%DK(x{ranlBxVjK-1W^h3rHeV@+o)O z&{22Q5d+6wAi?pcAN3M@)4qbA2??6# z)Kt;3YKpS;1w$o>fhLp{jkjw@zt&+amJBTkTuzT0qWb(=*$;*nVBna~wIP7CT#Hk$ z#tY@FY7ZGXnv}EY@B$RvUoY}?(%A0VLmsN>&t?*9O8?uiX7IYopijapx;=`Qa!Cv4+nE~uDE1)*N8Q>j!}ZGFk&92^ zAo_$(Ic4|S*9=3kr%l1BQ19QInjSiR%CvI72{*$#z(*humn;or#Mn;tfR;m&!$#%1 zFv5Z*#U`g%bw0ad>#^G0e?5^^FApv-TamC8UEAWwB5GD88g}3ycR4|YQJN|U_p{k#*yQ#7^fouc)s-e#!XZ{s?gc=1bZeCb<=Ws zls8M55{A#Tlod=ZR;R9xHhpme|RW1B**^~#%P@I+*>#q^J3D}wC| zwaf7vnrSmk@)#t;x+M6F?J&iLO}_`Jiv&}j*69Zz_+9-9ev~OG?aUnC*YcC<{w6RZCGn`FdxUa<$tN&JqbHH*t*m zVvy7)F_519n{WElko0d>t4XtE=T-^GS^LH(F`yDj&!)OyAo*OaoC5NcIgH!0d7XD> zt79NBjjMvCg9T&9-|{nV^QS)cqrg5zr7<0pmv!p721raBG;#lAA8=vy zf=k#R=b36h9=d=rg1XmG9*XkknpsI(a%vLDSPtX+5h3m#3##-OHd#Y3sZ#(E!ZbY# z@<#}Ji2uXZJI2@5ebK^g*w|_8#A}SAGBtgrjEzTEn)82{NTLBpa5Q#nZ?Fc%v2lMDAb_)1 zXemwEEDu()HD*rpbsABdxp#V%r(^<_tY`u@c6m*54`%a_QOQh91AzWl??>;+N62}f zbz%fLuwn`swWkJk)|0(l0KXDm*%&vP>r{B*^)0MYFrQh?KyQ*dRRbytQQ4v*Gy)Kr zg)xs9^p;AB8=lY5+17>KUVFU0w^d;c%*s?`YMhR%+NJlCd>H~7scw(KM~&#RfMlbO zZZg2lAgMl4)jL6-YYn$^0Z8%sDPz#Qwp}C`_0DueyD_k(x?4>kDrCSbI&WKK-1@He zWqFJY1RQ{Hz;k$DgV3Ho$gmIJZ<_WNYnJ%3J|X=?G0kbzF`e=2A7ynjAEz)Sf1=?K zl?T}pG_LUTX0!S*{0puG1)?|^O2)4r(PgvADe;P}g#T~%Imp_TpJT-ih7T_*eJfM; zRNdEhUdDR-1)@Me-_=Kb z!Wo@FOg91GnS}gmI8NE>P0hgc+UNi-TATtt7NIor)z6~d7f%n32BTdQ?%TA};6+a> zHg~lBpGN%{`l-lsQ@)W+Cwj(TGj*iZQV;`B(f*RKG9-&==kdp(?_xXI5dH*R#%iXA zc6_YW+;C@S%aZVO;Bp4bY5J;G$4Ni&=`T?T)HZPAZ{p@W;IMSYk2P5wzx*wui*nz1$CE;WdS9@gv>-J9~4I!rx?%Pz0( z4 zQUJK}pLY#t2G{7Di|b?omY#DU2_(@u8!<>0tt0CylTJ#R&Sa;Ae{IF&i2%Fmae>hS ze#3K1#4w&96JD@z)i_yu3yqz79SIRzzAM2?Y+nt2U{V2b@W;p`rJji>1hWQY zUC zs$U<@Ak7K>E)V6r%#;>;>jGZe(P@rn+dH=5ZUTi#?^~gNi_iz5lO8=h zzEEjt3Zf|EFxZThY8lLF2`#QMv89z2SY?2LM=`wmpT*=BA2gVW4!^yYYC4uc2!5dd z{w3=(0=4vbwDt6dJ@Yu_zz8Trs|Y9vueuyr9pv2JALg5ee;25^gEqw*FJMpkC|s1u zWzrK-x&9Xl@ypQ>;$MC*@fW9lo^7$e26aJlmKnk{YT}g7xG;7dDN3YdrN{2UMH}KV z!5Sfx|CGYhJT?f!EwT2vck4Ol8D8)@g#F$}C^dRlH~II8ww^tTj9@bfJx30*XWXIm zOEgXtSyaUPQ%^QfdZnC|8R?O*7$SB8M^nCEpHne0|L4L};vjYNdfo%46lLARH_Ndz zls14}8IU)WhMNDzz9zZ74v=e;S)~23HR&toqVa`o!0|BRZZo*nOLt@9#HP6#8qKq| zJKA*dZ4+OcaE{G+O8J8brY3%^=~@``@URu%j^wxaQdAOV{~fae`w{dM2C5Uz#zZM8+aNa4}r+m6jV_m%}NUED?2QcK2|m4uBEN&Xu@ zAv#Pj37Xr6O;TploXk1p zaJ$KB-9b?6;BGGo!<|F8qtpK!(+!Nt1=S0zdV1xnk$=WA$g|c8VL3lvGv4@J5Bzp0 zYST~orzu<8*SHa>PU@2ja))%}QPCW;9+qa5U7xsYN}>p2eKa2p-+M;UlrE>>koJW- z5mh3EmKW#xNMYvRgc1K!xTWnsX}$nryMDx$7l4Z@VmKMbex zcbUPD4aOm(r||qTkAgZLk6FMy|GR?u>01gw(ppmaE<=cRgl{Klcr)BaU6;Y7-E@s+} z5%SLH1|KPw0~WeT!HnJJ3!;dAF$-JRn6y zg(L{qWIe098*(_;Q?uyL6$`e?e0(k&FE`nNZ!g>sMvo?fwPNmx-ZTmRMWqf}6~}UP zB#|S2$6&&;P>(Up$Gyu&axt;~=W(LLGSQgpB&kgZc7p&%Nx31ha^$Upxaco!c)RSm;6~lkPg*C9b;fnY_epW@GE~>(&45SH)OKLPa73HcBPF5v_ zR+!8$>RbK>62-j>vyw%tD1Loe1{s0=b$siL_WdFFP(O?~7Jv_K1_?lI$lhKUsKQ}G zs9va36`AmV0skvAG6)!koYs%W|EKYMI9nw!dDh-==7ZnO&Tv_|BYNJr^mah^h>Mz z`uLY0=(leL!l}Oj!MP;yWi@6BmLh>dPJkehlXOZ5CUoB%k!9m zG(&&?E+1>7DOcB7ZSRYyJ(R!UBD;o~miOpJ^se7KPN282{!g-N=r|lZbg=9hXH07*} zg~cjGLWudDrgF#%0Ed)eQX`)gjItQcJ4VEhgX05v6-)&js~o%j4hma>PxwOkm3>wmLZqU@2$wR4@wImP$?1CXVf~g%u2U- z(d>$;!b0g=M0XpH4YM`s6z(jJ#|3zat>XE4COa!UK+RMT72Upjz3r4xeZ&xb5(J@e z^TN9ybX*-p=|Lt8V*wzc$Bb%$)aSdOokTSs)4V2|csY$*H(`O{f5Gf5l zRIJ*lIDBrVhZJLh0y(n%*y)WDJt(-)Klk2}ea-0nb%MJZcfiYE7;UA0&Uj<%pun|_ z*!-2_Uf&p%xD-<sHW+$LmS=kCb{Jxy;fvWavR zoqL>1^uZJT_{&=bu`k4 zhiM$z_y?G%tB7hQ6w5pY&6iL0Y^>RQEL;X}R@uT#KaiLw<+Fi&<96yhSl*&yEaLKI z%DK%a8g_kkWA5xY#YUiN6^f~FMBS_4?YIu|1>cs`qfmr)kJ^;JvHfEc!w+JhXUaop zM-c7Lx_X1aXtQv*P9wmt?bis4P(x{Bc~v~bZ@NR4ZYJ;AgZOQek5rUJ>fjlW~B6hO>J*SQyMWy>YhnIYf5xQM@>k_lQ4?>Ir0Q%rcXD`%9#0a7O*C&}pB zY?|4Pm@F9MMpp?kR0e87fR;0V=&9|^enE@6O-42}T>QNK&)Txx(b$VFl{Egbzh(Q= zEfz2_I@9ce3?kaK8JBI!-?hfPrCzgjrkf0S^gQCz#!M%4FgasY{$7HsqF2VwTO8hm z0)jW+3-(Ows_=#xJA8b)d zmWTN?5|6Ev>b5lSO*#Vc>8a1cZD$Mm3;5~MVHMvkm6^kW^2#m*8M&x!dD%>hK6psH z*(hL%&2wD#e@+8cis6|y@YJ%eBUd`^tbJ{Vpa}Zc0PFykGhD%GmVk)bY9U>%Tagg$ zrn;8kY^Vv00MOZh|33bk!1QX;1APNv+hgptD0y+}Dt-SsnqBZXFBteY8lVl$dp1-5 ze5evT_h@BWRjlyuipt zyQL5A(iu&vUo$`Hk6&1Kg=pp#@PeF_`|!N^Ia8@mItX?B+U3lC-fCQ%g?1QYVuF0? zKp90Xqq`GcTfZ&q{%w#VI0bbgFgqmJClo9bOjMbDK%`rZ<6^-bR4jP1H~vo%#^qzJ zUct1M9zhQ}^FU3Ejyj#mK`9GNx8=;dKV=iADTXQF;<;g|HiDtg-2rf#_r(a+q}-Z$ zcC96h>cbU93Rf_!z*4$MHi@d=43r^B(}zmMpuecqWz1!`UJqxWOk7DJE^&U99Bf~# zoJ(pe8O3$i_$qmOE_RhBJILxuu8FwaDxJwjDeKyk+UpIMbMxa5ZTwY;?L_7I9eAlg-NsM}{x~c8j8_@VhhuadwHe$D#bwTG|_BWDqIU zYb8d`#W|b=R22$-6VM3kM4p^}t6>6BX^M)e(k&`@cRc1S#& zJ80GhngWL<6Gfla7~vrpXVNrQ#J(Q)tSdj8>My%(50%6Wf5BDhfwydW&$H(8*4TS% ze$P2qV4(qj7+3P(y(3WXXtEMM?BoI+4ANMEDGh3PMdh-iM+CasIxxtFM2dq6N`@TP z!AHtjbWaVXl_l%R6CbkDa5_gzjozC>;W|W3a}jIlD(sPgYRa!M<};)Ue%yDZTjiYi zar$yBy!UKF*L>4Gvq(@vVM|+A0yK#$*EIf(wE>(N&)99u?~KJ}H^iZ{x+3aERovyC z#20?{YJ=Gi_fST0iSu7a0Hu!3DSzV}b-dprLGB-Hl}CbG(5UTGi~B!F+)dN^AE2gy zS+m^AM>RbD`Efi1Lg5A-jwkOKh8|CTl#{P_<;_-2?z)_BAZ2|j$f_qdk%B-V?6~Jc z0jT_UCH;( zy1K5ULggI?0n!!apbj~y+-IRA;lazH3hJYn#I0%nSQ1MvIIr&+k|)! z_~*K=kaqx^tM9+PZbq}rH%qHDXYkwG7L9{}W68p)e(#^pZV$5Ul1ExkLx9*z06DZ$ zwyse&E{7|xk4=k=g)=ENN5l|F?%s`+)5)0|aDU)s9U|yk9>M@!0tLIA+tEvb4F|nM z5k7&2g8NOyu|6Ifc8(~@>RpDx&ijQ@CQ~Q~Uq|DqLnIl~R)tvT?wSyFZN^`of?^=y_A?N-E3m>Zt` zqI*KomtElc)KsdJ>M#)dBo~~RQLt-Gc>>y|(`DD1j6%8yc$!FQ)4za3*3^!BrPw5E z{b3S6V=!^*G17uD zWxgUp%anm6ddatx^WQJg-wbRY_+0il-SrhHq6sjsCuo29$~EIEBEN6WGi=Zs#kV&4 z0(Fmv=uzI_mmNc}N#8B-L|jiqc+$${^6kLC40pon7x<~imK-5q8N-8-8+54CMOMu- z8&9G0`la%Kib%Z)Jrp8geh2P_6}=xzBL+%`K?j6D4CH^$Z0O@W|L!CpN6jZ7J9<4u z?(W^8bHqx8;&HV5$(*^~I6rIz<-xo%!0#lEm-3@_nLo`?uHgPX+G*ih6AfH9 z4OGeYyKKyYDwXheK!_vAn=j90skXoLV#D6(<%2%A?u2cFmCmu#bEHhRvuxPZr)NdR zB;jnqnGoK9r&k2>KjI->w^T8uzi7i0-+leE%eh38-5pVa$Gagyw_Rh-g^z~-FuVOJ zW|DcG?NCO>^?s4O!(+gMFYl2}+zd+Ey6%9YbgDg#c?x8pxYQyED*1gc&@+x4QvWPi z4&7iVaRw$z;C+U^W@_#gIGS+$>+6Z1#$x3|IXR1pmFw!K;tyjvPV4ZA#~--kImo{g zO@ZM5ie~_b?#oL6mA&lLFGM77w7qStv{$aw(GL4vK;H{gFrv8siR z;_DQ9=nnNcQ{f#Ejd|_7sfPohARbZNCkgM#7ER_+Yp5V;N%xoCp|=k^61Xo?jR)M0 z9DK5Uq+qO6?97_JhDJ?Z^-_Dem^sec%4m zh#H|=#c)3idA}h^wZu9gJWIA-IEIIQh({}v&4Cxs1alBec=jt|(w4bBMH{DZt>bt(LXjL!jR~1zTS>Pdp6za6+7xMOg?zK zeE71zR-i`_YCHiKK8N5b^V;A*aiLZX@gC@2hAd2A|GSrcw(d_H4Ek86P~jSlg?tNm zTIH}JhV)aS>vY{(>=HRy(1UaW)Nu&b%oyrv4rA!GvnGkJ)AeirK1m#@5~uFfc3ziD zb_P*RGpaVcnJyBygscD~tux``bEF}BHlO`aYy~5Y>)HPF#u06`G-F+~{qm+zTBlkT z0@2_mGZ_vQV0vr@FsztDil!0ZrWe2`Y7t!?7$=xSiyO`q6?=O>6PdI+-H$pQci_0J zO~NqGuKdd=eGg;#;gS6GP8>S8BYKol-_F+Bb7#d1fVTuq9$2@NN}pjE3vXtXE-lHu zt8n&#bey1EG9I?|_l-(SSm8CiEFe->HbJo2im#}k@U#@Wua&IzP)X(^H0OtS%r%5jB%3{j8SzzyBai^DwGaya?Y6FufZxYsx#t38-m`HD)!LGEejU5alNEz&PR6OGum75Hy110(E?AN84 zBF1|wm0*^CNG}@vYGG=RRe3C_o@`L}0rI#iCcyEwUyg!|f4_4^5=LXXbOy4iB?>I#A^|Dhn0v z5CE$#8&4J@)(Y}s6``0<5vCrT!eI7?H2Y-QV}qPAb5YCe)XszxDq_cB@{`m5?s5ZV zkZGh2ofKZekS{+hu&}FzQ7Cf^mw_gYV2-U--hC&>UQXO30e*$7o|S)}Bf3z-elLvp zcq9Cd-7suE@3VXz=gu}AKN7{8DcU7=6xjZWRe)Rj8#X(fpJNikVYgjqH=CY9&1S=) zy{oc23G!!CPIjYiqcoMPH}Q+S*H(qo(;?`LC6=Dfe1R)y8PNjEsQFNH?oXcAriU=X zOj_ct-f@=~j)_S7-SnB!v0sTbp3d+TXEFR*fPu!i!8FNI%F_Ls>d$@&!Zq7G>Xv8` zx+ev|`T0L|u)bTy5qqVB_Ar7UG>F@(JeYcvdUoh(A!bzd*ce~_e50)*VAZH-$?R7L zvsWD;#f73xmcr=2&%xjERK%ot*6z6{ga>3(M*kA1RQv!J5a{BgmYh9}^63x7zV3sO zJ3_^#SB^N!H(w2F2OS}4 zNL{hq*Q762iseMQbt!lyCp<;RFcK|G5B(qk6@9Wx->6piTlE8>DjDObAu5 z&avcIu`>TSm|l$G!lMG^uzLb+YyT+I9k+hpk!|wNAyEB#$1_kn)2-(n%aqwg+1;Vy zzPRGX%kJsqtLo1VxTpWVaYX#_r>GJy3eDj2r@S{js3JnLYD-?S+LPQr*{_-&Y9GxB z39W|tvyIT%Aew|lh;;i^`_wYA7wV;_StGylz4s#qc)X%GZE`auyTS>UMW;f=@mLSA zkAN5cQSQo|jwU`3;l$x1Z7Mqn^1~-5jV9%#-v;<|^Pvy zD4+DPV?jb%b8_96M}vpx7^NcW{GCtCBdiV-@qAb+v{}M+K zGb59tbFJ=u_vU}%C6gZ|@RL3Ju>R(xcE2-D^02y$r4cHGIaNYGA%T z73CNB)VO&h3YO&-5QXKTD;ksFmkseyQKNb~QC+=gy?J5iWc}JGpjt1%6fcR%69Qqh z-Zaiq3Z&d-QdFKcCA+=%SVl;%5V`o_iQg>%Rx7J2;`45-d5Ok zDAc64!Ts;ESx3yO|A~_|yU@Zobhs1sG4cZ`!7`&kt!$aA?NwfPAOgEXR)M+o$7;oj zk4V~hUJ$!KyYHNG<@B9NuVnMnse|XOoTFi*|K>4~J0fVJS)p(AnADkdzX%7mnc_U* zKoTP^S0yit-A`6N9qbjEdJ0Hvi?_JHz6rOG!cBA#kP1F1l9z|>YFy&T#8@wA!(}$; zmIf9MwkT|-YX*E@NkwVu{pcy4```MIExT5Oi~rcP>lyGf`*W18I#$Dm#LL%;_SITT zfLr8l=Ha~2k}N=Rxs~!Dr_TiPKmoLS;-aizvL=SZJR9AX>5~T zJ=z4TZ^Z&$c+=!N#!f!|(YVaXP&yoTsOWy6*8rA6BQ~P<5;dCN?dKGf-c4*MlD_)f zu4sMP^Uyx0$Pqxej!J#E=j?MMO&d9uf`>SPQD^}bQgH36E9TcoD!s3`G=hPfl^zPK z$1M@q^1{7Csox_5yUYt=8w_+5MTZ1ahR#7Mj>}}B}F2s^P|Tw#nG8~IAh#j zH;?6p6$zD&leg8+^RYW!4>#20Jk&eQ!os<%yFE(~5y4T8?$qNg|3U~=kx>gGE_1nx zVI*o8*R|(SHzU#gH?`W*LC?9bxN0%R&7~H9!(54ZDJab8K$4LLgJxDr*R*v%b$T6b zt}jN(Ma6~Plp&&p7Q13-+3dV-O9HE4kR1AnWxR|b>!WO%d&A1 zK+GWt9PK=#Lf-3(X*Xu9o!KjcN~}O3p6MN*?d8?vM=i2z>EOTK3$JB~-m&V*zODP_p z*^|P>yY*oGkXP$`L(CUwuY}ag%Y7L$Rg;7VKItcaa2wtV1e1^4jWyfX?y1421yF3B z45P?<4p&2$o7#NLVe)7(yq^^B=x?!kkAsQzZXb!o!j{P#azB9%kKh7@pB~)lDaosN z0Onn1&N&Tv4}G?`pflJVX-am!O<<&JxoCmM!FopR>Gp4L0L2u?9G}>RA~pgHnH$YD zT|d}M84EF-*v4*!@N~fPx-i4-w`>yD;92QOEkO)wStjx*w!-R^DR@b7bfIJ^^rHI* z!ojZ#T)KvtQT=efu%YSIXOqJ#HTxxFN9(#|`?S`9S82~wtPmrGRgCh3@#1Jrx2k4N z{{{V1Vp_hGJ}h8sW1pk)lR&;tdHaG-4>;T1apjr7O)LH0+e7jNfAcjpa%r<#s*Uu_ zV^vYLyCn<3vLu8iKs8e(^t$qltw}^SfLTN4#wsMlx~2(ol=ox_5!0sXab>vlRcEmd zBOT&+DVh;+Bv!na{Z@6*87nr5QiL^uej+-r>fj2P9Y{5S;Xy}G-fkBSl?wtrNH!GK=fqu4@oglN(5a@x6bSiRm zb`(NAPK92){3y%T1Gp9tI?C-gl};D9YdBft;fVbiYgnCxq}(&;3fvX)P#r93Og>iE zYLBW6ay1dJkjAyd`Yr$62MpONoj&6Zu2+<{{&@ytTEnRKsx@TvMJ)3 z(Z;L{{C1i|qoAQP7T}A8)GUh)^$~--D@bq5xiSe26MP!2Fg4H^{qw>!9;T|IO|u?q z0>DCPGoa=p$MXb}D$}duTN_zhGWWY-6Hz}#ZJ{CGm zxf1*K7%ndOG(urw!1UGY4--P?L}d$(&w;|>rx5Z;b-aX9&&sQlOwHUk9FJ?b;D#mv z13{ybGs*;?drTM#Jv|8)e;4>Yfo&{W&`EIG==B&$v0IE)Xu-xi?j^;HP68c1%J}5h z*l_?IX64iTbae0Hn=B@0&)o&N0PSpzOlT?&c*b19;+^EM&B4X*W9&P_<0PoD=iA(V zOU8dH_B_qt2?rM_d92ojifT-Xy8BsA3TzyiuUGCyzG=W$6##fAa0Ir|6FCWUp9Nw| zNZC;Raeb`_U{shyHV!LfA!hV-#Nk!NpNvV;_pqO1PNRm*@O=6GNi@I+WjC&wxwvqg ze@D_Wm?1i$BNuVn>zz;IPAx_FhIv^1?kl|adpZ=3Wi^noIHgU-I8NK}Fl3HL6flm{ z_eUr{vLjA&z%{r!So8lvo6hCP>_ugwb)Wm|A+@EwVMSr{>RVKhKL?^vt1+b=p(V^W zzMR-e4Jg-!CN&mX%wLnzpdI!=5Lm4j#R6P7?9IB9R9@^$<$vJCcRnC`yT>k*QC@0qVHb0ZgVc8SW&Y>3!i8I7nt1Q9jB-6qTnh>a=Ejxp#uiO z7L~C=5fxk01&>^6Y@j!xSvC~_8O?n#4my3CaS)Ql-Foi3aEgMUxQ~El9dD((8S>~T zY(lJK>Sw4>t=)rU3S~&ui`lyk8=qYTL7fysjB@x6#&KA#hfvbrE9MoS5m{6&!#;vl z)CyNKI(rUcfr(R9JL7~6cL(1jHvt#c#J0edF-*1$0)(urdl>ynYqEL8QFr4c<+Y=` zt%^6r*eqX4=SCb1RKeIYY6Jjw<9aG8a6(1Wnbo-Xm6Yp>AASWYZts+-DMA&hk`s^P zGY5^ zcnP<2laI3!O!ls3k9I037 zVezLmlrB1~-%f{bix_$KaM!zdRepC$gc%3CT8FVsLf_wzBK3c4SET+eXi;*<8QC}V zS)5~{FMw+TS3@M&hqUi>!f!v5{j{vb5) zC&oc`CDXCXy8W#aZLzg!OYA2SA-+LOfluRh3n=$(sUwo^V{mAvgiv$19IBD4TfD|@ zWbvdKq>LFl8oGW?D~AIMVBYDJ)^`Qe-Gp~RnGw?Wvi43y$0i*mYI@s+oWUS}i=4a@o^SR|)Ra>1Ukz2H#3 zc1E+Xz&%Ee&`SL2v4WQ8;5P1lI|f2JlEHs=d!odeQ}+m{&Rs zIBAqz9-x`%HuZoBOMjMVJ!izaKcX1)WJo$%??+tDeEj80?2?pw8#d{6Qusn&Fs19? zI_ix*Zg-WS5!kB_#B8!M4<8F$5jvxKLzSGzPO1n`H%Y%OI^`>)avQsO2(mXpFDjg7 zyFa8FkuxSdvW&%8BOB94uQ$F8f=xn3s>9hCDox{b2Zor&&V%ArZ3Ixse9Pl zp&YzF-=tc$o{GJQ(8QuhH26f**>`|FU`zLVVB+AfO;=vALTHV*<8M_pR>e~Z<_m)d zc*+ABdD=i|3`XGFCP+tyT3sgSiX219sRxAKa^thlb!O`I$=u({q2D*Am3c!?R>UZM zR65E9g zN|6?Sn_yy~8s{9elGQ7gk|k0Z7Y_&hPeoLT)K-;+v@XdXbGCwxtsqzeFGrUR*W^d( zT8-2sM!`J8@Moa5b#kPqCs(-%saTy56g5d$Tr)KncwL+@=5$457^SonvBl3?XPqe< zWRKFE+OKSgFJWr}&qI{P87;9$4+zzkZ0!RCj?5TDuU-y37awrN10Do|zQ0z?b%)_FK&7Sh-C8a+8tMV!_QgWbdw6DwdY z!|WV$&X~XAdCiMC!w-qWYqBO({pdP$sUctf7WFX+>>l1CEURxcl^aiNo^d%qUasAR zG^cj4+9y?ut^KBfToGF;#x1Wqb)0c_CCRXA5E1RCQ*;DCRe{lqYWK$w*Mz#wQbu|S zG)B#z<5C;KS#+k4C=w|K3Ej~nO67i&OYCb#%)M%qJdI5wWMuf>1L$)fJizR?#|V}0 z3U~M?1`%QGNXUEYFhn?JD=rHvr?lZ~jUvdkMs!BPf zcUjoka}+_R&ER4xss5W;d;HH!tXaIPoLiMGGP^9!qGl@0%DegLklrx*-q|{>D&6de z=d|>UpImd;;ziecOvUAlNMhg0E@{L+V@fWiUA?kAn%6*)Q@m7LeUf zklaEk-Wn6`?Wko=VL>((wDFP?=A(a(!((5wOSfU-sjYjhddH{{GZ5{1sWoX`QRjml zzF?Urg9r#KZm@dn0FL>JIFSK2h_YjzKb?Y!&^io+H{8;^8xmaY37<%&mn+yuZ?xf( zVwC_Z2DClyBTUt)5bMWO)i8aguo2?nI=uDW7Vs9!123NVqCM=`r*?}P;|`m4Jtgo* z$Zk=@D7S|S%oqlt2fTAlVV+sMu)(>pLp#HC_chAg-(OlF{ggozn>TrPYy&_Qb95w6&J!uTRwG>1HM5o7$V$B|Xl`tlbg{YOm zrJ0_9Gle#`Gw(M6A8|T;cEAo3bhmYN%P?d*bxx~U zgJYrBrgCH&hh5fQb_aS8R@=ILyaE5Up``-DKxp9zmW|PCu&3?a|MT0R+IVus2ODbQ zw-!vsuAf0b&*BIXuTdEdR;AtTG)S$-_50dX`!0fGd3Xuz20q6e`!D7$Y zPdsu+;%!#JXjBg+N-)@nH*I}WIh>OM0AZ1!>RNnMsV!3a3@T?uIoRJ^gLTz6Bgb3M zy-prrIX5f$w)5@FI~75eYXjyIj5BoP2?dk z&$B1Z*t=C|w!hCM^@X=0rp9VJ_b9#Prb@0ohMI>uMda7hu4Av}Y1~sOFg2+yWk)`7 zhh3FU28k8l!|xsGKr-PgQEOC zuLTg~ECck#QkxQkocf#r_g~)A$NfHph)^<%-je(`%$!>0eBHZ)Zj!)`Egnm1VzE}C z0ZVG>y21Qk|9H6};?h!_ADxZ3Cf%HIKuc8*JRK)n+cW!4)s7>3hy`8Swm6bCq8$vh zFU$Ih=QSq9fA=}1q-8!?MN3N;aAWBvf|%Jb$WEh-j7!^@S4!*fy&;DIm^6uWJP#ve zeR~72sj9u z_#k13no9|9S{g*Yhiz|(nPBBj#vt#|bCm7W3-X3*DV7NE`iXJ7Hyu-WE+%9%h zRGBW;SX{0Ib9Kf(;9)|(F2O_Fy!!7OIh)PJTA0Mkn?%Cr`c$@nVO9eRBPznQzpx6} z&@h$_QO;XTikHOLs4{UIsdZAbZ>$7vU&@lc$F$;*X4L*RE2?7bMq~bJb>aBqO1gCDHf3r)Mgsb9o>R(y&z^BZ0(v3UdMYuX zZn+&>54*95H8nA&P2_ZXSomqpCy+z`UzlXVLIwr&M{2%U5>ph_mUx5=CSs-}WH^oi z^KnrzXN^D}5a|0J7Z04}xPX3%nstzh_uqqy$-e_*tdixDQz0nDFnZwUX~z`KDgdS7 zQehR_YIV<;90I%YqX@Ood1g`_@O%!9Ecq0(08e+hFQQo}B4fpJeUYng(q?`C2BWQa zPvr`-$b0}9m-~7dkT02irvNnTl&nMZ(nB3it4p0Vn3WIn-A^(IFTm#w_Mu-wfsE>I z-7%DJGb1b#yLY~;v^jcA7(_4g5-);L>GeqxFWowm4(cu-9fo}xmxGcQOlH?Fu}3)B zt>00JL|#(mHePnt12J`Juq1m>7}cePQUv9W14$Y%d}*B+6NDEj*I?p5-lUZh1d7Gl zx?0(HT$WWJ4ap!?y7S{H-5PFDQ^(MMlmeo@&8ju3+d)*QiRRBOshj~5tOlG%RUqS> z1K^ib&`o2++W)C4>}@v7?qQ>S=aVH9(=*F-=@Q15+(F@g#wPY-MtJ^dt+~tJbv~VK zV#PjHk^rbFc1nO6&kF$j0Lv*NNarbiT1Z^++h=LMwbX%^EV;1^7gdoNtZR)D)^`YtLCn7Adm!v zA@C{`S$ckohs6!FH&5VuhxzD7N2T*3EYvt@B&aZ|OxRMz0(L*{XxECW+9SJBHDiBC zlajoVRtu1+5@4J6SJk>}CRa*Y{r8a#`pmi7jwE9?7%c*~C4$5;ZfQJGy%B41DFA9b zqW*~eC*1vdI91#Im?vcl1*cJQ`v^etgHta9-XAu;V?`}jnwY2X!<>${m#`nUEn|)p z{h*A$)7JGZ`{B6dVk4zf{5Zv>KBuR>j<2vl62YPPXH zqD{NnQKm|}Y8^Bzsb~{>l^&kHTLY`Ep;R?h;9OocQ8fnyo zxa$VoT^1lU|Db~gp>t4CiEiGBMGl7d+Re%j7?pxT!W4uQ8zGBz&jOR83@LKbA~%*H z=V6s)$6-X0`d63QR6n--OT{Lr{-)YtZxxmSGu7GO|(>(6g}8-X^p8 zMO!U8LstKKNg(RW%SpQ`M`;rl3;2WPswMm!;kWwrv)Za5HAN}gYFS}mIlV$9ciLR( zsJ_KKe)8DgPN~0MDZ^FKmi=r~jXhkhIq7OG2I_ewZ6`nA{BWVT?wfS^e=GJ&+d}1 zXgY?P$D0k(vVu~|xQkR{pEJfGZdCnTs+J`RoZG8xIF6PAglo&z^N#4*NpJHv9)m4o z7U&#euYGD-Tv}>2`sivsuefuwY*`=84YE1%0|6a?H6mPN<=UT3gELh;jEyI-dS_1+ z_6u*oMaVj~WVptq@WQ4O*d+kEDK&ACA;-}El8RN`S#859qAXpzzxpV@#oO{{g@_qydKk>)eR2(4`&%UyKZ z)*JpaP0#YfvM$P?%Xe&IxjR`ZS({Et8K1tyqgGX}dsL zv4k@x#m@Y|H7T&7X8(1svEl+n;Sy?| z_M};Lwo+R`+jWg9?Z_rvTGDz8vMlIxl9sDm1>KMTWOWOA+O7e>wsrWzrb~EraTOB+;{RPL3%azr=`vjU ze*`&mKqQ#Q1*V<>`zVugyH3$jG|ZZ%Ps~`P+lE@DUCUD^XcK2+1D9G^msYn$|Msgh zrDm@4|Ksbe!?O6oZec}2N~J+Uq#GU{Dd}#I?(XjHlALup%cTGgrayT}bAA+%Dhe8Zk7$4#Lbc-z6SRyr!}rqLrY zBlc&zvn{?kvuYVdc7KPSM)+ZphKKqE(|DKl*%b#7`Nl+TL*$9s#jB}1_qs}w^oEe=)vMKBX(y$mjwCX3F$08Z{i4$hKjvyFYbBQH!MYMe#YyY8}Q{VGt=-yD$j?Z_>W|U#<33RJ@ zafjkkI7b?Gr{rE6mz-9&r4;JgySnEV>H~ZZDpP(>9@w-1#0vZ%jtvumLVvhd%*~Q` zey+Wx2XBiL{_ss@Tw*9YrKIyK?Ly8|p2 zE~SU65XH<-nCq@f4@zY=|4cFsYNo{(uYcNa5K1@=CN7%*_ zj=^reZMF$vBSi^oSGhi*jl^*t&DYKC=Vt&GXi^a9h@T`>yIzBVq*BA$#~d9d9F+O= z@ET>* z*~?8rbB1Yfz0!L!Hi1bs zRWeJ#l0nc^imcix*3#%UC^ChYMhG^UP2+&$RHWvXArpG(6h5SD@smPfPpYXy3Qby$ zjvqdPd;+z8)?2ebd-2L{%Mav1<%uv?uQ5!mqge^8aI-402$^Q6BHrJfUr^PI_nyL= zl9_V^+0{N;79hsVsj9fd<8q^oUKJ8^tzRoHsU?KeFMsDA7g&I&Hxp7DtziZj8eRg5 zmD1ZpcaweCc;r$0 zH|S`^J{Zj5^`-OFYIET=eton)Y zA9w6vubaFj6}1lB<8+E%=q7ipSnB^Xa`xBR^} zw*$*4rQmBRg13-)PO14|V{pn(Ke+>KiuTUS9(-kYRCz|3_YVB4I^P3d*h&A+_9=bl zH`^BEk>75m{I9?+S*d-duYP-qgjGR>rek_U)??=GsV)q>#5=nMVo*woMsxViv&`;N zviYmndB}r=kz-^O7*-2^R+6_;W}AfegKYWG4l7g=DeGQOBOhbEPW@NjznAdk$a4G@ zn$!l#k=6an$M~B5fU7Ahmy#XanR7D;vQ<=Gd$B916y8P#xH z?K$?<Y`BMmRo@W>m^^~5kC&XnjaJX9)A|#` z``&gkM=D#GF!0{F)%?pX-?%D^`+?vBD*O00d7wzZP_%_gI>u{O$cv2b3)C>0aP!ZE z&>?qyzXD)Yj__1^7nb@^cC=wUnSW)3I=#jMnD}4CdGS*Lw&Mpjcbuu>J%iR1;&Uv$ zS74$W5^kV72v zVjHyStv$(=Jc=q>Iv5%2zdio)KIMrM%Xq@^;JvzUO#RtM#lvTCfpmF;bF$pHN!3;&Ut9Ry30_0+-F z!9VpuNW*ES{hJ+|$Z#~tXa{R>8RRAf^k0q_M)bv#%X-MwYkGSS5ad$s~wYZ*m41Av6zHr{; z`NiqQ?>L+)7w)E_v0{1zXk5d5Mgle*+b$$etG33QpOP~ptez=w<`?U;-U>i`O3A#@ zB-^S)5~;$gR~yJ|o0>96@n$JUnd!8OAyRU-cvn!XM(kOH8Xkg4XQVHO+O)I5z&xwP zHrZR=Ux`?W-Ni#jozmTa3 z3qipVw%5ojoOKwZfn;LXaRsB1t9WSm5sbCWsfYd$r96 zvyl2T(K$MGm8=dPM3;ixLpRQYQOEmP0;-(`0?h_St#$&Z;G`THPHed0wrWP%8Rq<} zj#p#K>eLW&1)*d-M39p*a?V)^+)c%oz57FgMoe!N3&iPFqs5X)3NT4H;v>CL%Qvvg z6fnD%9$nPa^gqj)gQlF42!JRHwL{d?nYqVh*?kcWhgyq+!?cANbS@|5O7SvQh!z&AO?D%!a4uF`z0TuQbbU=l^n;Y{#^nKX*O5 zQVNRYf?*F2PlOcY-p*OlN7W_xynmY0l+k_vgt~%jq!63RB}I+GPaUU(b8*b3d>iZi zQTJ!UcU0DfZK>We96%9@QN@PVKnF|ClFywRmaFY-6iy5yr&=k!r=5f*F?eVoirL0I zP$r4&lfOpoZ=5BogATFN#4nbPGr5<=r*YL3dp1w+85mAs=0HFo7 zST`_hKAw#E(Wg_Lx#+Q3;D!U<4L2ctVPYmj_!M!)ff5IHTuN2fl*JqeA)RVB6ysMp zDMUJ(x_cn<=9fzU>_k4PL%*l{`(C&$>cFbJA$C@06JH9gt6pvPaXUFegi&e$ASPpq zOE8BuvYpy1TAdH+W5g;~B9SAv7c?p~arQtwFImbOlyd?(Om{Zs-e8bk+MgTyS1K#G zd4$H?%;B$nl{p)!?mK^?pi%mhfg#d)e>808b!nR8u^YTjchfEnc<(UvG8jV9fToy1v3?g*}leCrcp(BE(F5^1-PFp}^Q5m4`f$Q7N-n z(!1>^+r}fk<~|yTR(ErQlKKvbS~MaZ9subm#Pz}DB3lY@zCVcI5+K6%6N?j`rK)8d z?Vc_sVOmoAO&eO}9fPD7!Ovxs5?G)_9QslH&Y5A95RYjTs~me*c!ubjfkHDP^>?;| zM>?q49}3e5Bnr}}m-dH(EM%gkxVqh`cn44Sr_0>P0SKWqll%JD9(O8NkJNn-+?;+4 z5rE*78AhnF$y8t)hUb*!*BkDP1C$p_d3Dxc=!L#47`r!Ug2&Vps>xDO2_Z47zzHtI zV%4}=Z7rmvazeLAM&jArvnm3M#M7yL?&dWE2c_Bs=Lx5B$IwTaS5EI1l%-0mX2#+o z&ll+X!$S)$7oz&k7o=a_n!8t{a0WY9ReBK`$+qjKNL~5q)cllSa)L;&zl9Tl!d*aN zU>Um(6u#46v77D0-^JeZ0wcp^iK&n&eiRNj42dy<_en9MLopyaDgzFZDUqAgyA34k z%{c+b&40j*2$6+-waT#6BN5i7mnNY>ux{;;O^Gh=qqoYa2PkDPw=1oFj>;`UD^v!_ z#~s7gQ!yFh%tzGj6ojvjnQfI8HENs|g|y)RnR3Z#D5)oojX!}tWLqAN=b2biD&k8N zLgiaBCpeJapR%n$*_RjHz7|}N)ZKcH>N7|K?Iz4c@2`;7DFpc60R3~0>NQBix5MU# zXOh-gZ`w1SdNvHSh22vpeje_&7Z@chOH7klHAx9MF(d{S!6(Im4sDm@s6tGW?4>gS zR$oeNJQjjZisO$rBjRKsU;Q!+^+@=&={L!NgHAwOkRFwbX^~MWkz3P`-03ecfEe;^ z>2aC2bTJt~a@F+F1OU1gSiqedohz+P5l#&HGmeQ^y*$}T2_I#@CgP=7(T61^P^cyf zzjS=}G(K2F1_X-bCCv>AVhmFGeN08Gr{i$wED4+@CwghjzJy^*)#Lg&4Q0x|^SrFv z_IHDJ{EtLmAaC*mSw;%9Q{5Mp@Za!ZumeQY@A@~QvhJ9P#gHIAq8}u=5U~kCf#i9( zaow_710r6*Mzc(ZrN9;RV)nUNNW1a_$$esxt`Y=<#KoW}Kxim368DsW1>RAyo9I(i z7IA7QGCm@tQ$Apc-ZK#~tkRK}t-P@|#katM`~>So9bqxF_`g_d^m$YQoHU29vt9~Z zCP{9PoPI$cAEb!3h)|%>B-ws;RZ@aJU#(WZ_MaZ_mQ9cz+?F2|er5paMbKv=RD8$} zG}4w3ixv^Um78ZJdYh{1gn96Ff?so0VpSWza5LT z%aJ%YWL95Rm*g`s2rai;R!ofLxSS{#PEn6aj{-S3#p}9B-izQNFT=E`t*g@ z@Izd~?WjBhWZ6D9yc$&q1T`eFc=wrrW0YX&JMgh=2^Rr7E2wGxAi zECIgP_b{)Moi3YJTlV?RV4m;z)a#b?niuC zFf}Cz2Pdo^3MPk3RFu`1L-)rZ|Gi$Vp^7Opli{d!G?0 zWT&LRRu+ORRdm8RX8L1SLr*Io)9jlik1(*uk5#v(uijtb1v&cqkNtjK9jm1p`;RoL z8D=0?T6LLq%%%sgW$PO2w3%4VSHG$42KbpYg~AzrTXAIul1XEEQn&4+>2BNxI1h@6 z4Vh=0rDrYb;|?fMjo5c1J;l$j`pz_v0@2aX61(Oa71=I|5 z1}@xlS2ShqPi*-*vT4WOds38`pM=0?88uz!rvIfwzyI3%pha|g(6BN8WRbsCx;qe6 zHjfoVyA~;UdKq?3xb9O_-h+2&spkvFhY;(e`<)=8CzJ)&>*f4XBW_Xh ztdqj$8!1QMaWz%a4~e&vpAbM9VE>qor+{@Hem(HO=b89+)UZh&QQPLbAx1_x?5?Wu zvW1FCXTh&th&zvSD;2spW>Qa~_?vAyb{J-NGbY0>QGQ&FfM`vt@80PFgeX6H*+i}I z+d;M4Qn$;qhrU3hf_;o5a>#6`V7So}a2dQ=yyHXqMVE?haT*E7(F!O-#!Zekf1=3ePQwbiWyU^A8 zLD`d?)(Win+V>nRyk39oMAlDP)67CiUWXTbV#nzr4%9TVKv;>)+|6HdM&pEa6|g15 z!~&^KG!yUOo&=trbsH9cGSG7U;4u7-J^a&5S~7=dap&blbB02FtN~unX2fHl0GCsm z-p@Njg zyyIIq#svo7m_@wLEI3!H;pH5E_ut+8D0}mM=8yw>2)kOlYPRv7ql|3mta{E(U8--L z%naLeHL@NK@%8g{?>TfLiA9FnZw}UfddG8)vVO_9!z)Gjt&4!Du3dAx`=CtyV<+}m zObr)pEb35a1-&&9F!c|%+0I+GAb-hX*VsPge{VZ~!~4pGtw%-d?W+1!GEsTFxf+k{ zu`OrL8M3MntYmHf)nh9FtKTVL?9ZE!{oTHpk#5Y-kNuLPQsspQRH zffwbDcHFh&PK-C^j*Yf_m)X?yCEKa;Z2Wv)8_$v*YL@$NTuM@5-X8&Iy=45nxaV@+ z6!=(r-P%sUA_YO%$YqORz8{FWwRp=mPEd-e_s014P)LW5=FA8Rg zo@-gNz>IPNdCV@pUW~1KRPT@dhZSwp=8qeNCD;CNLrYTAaAd}QAc=`@fv#vZa6*5X zsxiR>EZK%~fCQG7iV+l>C6BTWRX!M7{3EnlP|f&itm%okbUYNh{FZ_V1%Wn|BhgZ#M~-G}22juSW4j>Jt6AUPP@ud;?d4U*;=Y^nV}z z;>Rx?^fc{`;0N!EG~~ks@VazT36MhhZ7`dZJg+j3zlv^mpmM2CD*^=SD(~+@Y(5xH zgV%PH;SmApyaHme!xpGSGb!zi{r+WORsj7^e_@XICMXvh@-4KlVbq6ed=PS}=ey|V z&p8~pO6*H0<&qjVQ&C~y-LE72P7Mf1K{TlIzox^bbA>U$k)~Ul>q0u8FdstAyzYcUNDd8ZQ)ey-)yh$N3p3Q(|>; z53qbDq1f(+uA;&U3Yu2EA=Nwe`1pSUq0 z9Sh?0jygS;^1eE`o;$XJM11O#e=>wocp8gY>c5;&j}>E_s0{%0O0;R@4}&E7I**Ct z@JTw1IKHnzVWY*(+@xjag}fUVG|Z>zSX5YXbZ(T#@9@K{PtO3dP!}6yIMM7kVhu9q z$ej(T0V$iGqs0;p776?)tU>Y%06MDBxZ>A2Gi_0el!rFCIGI=BtN>P}5s6xyi(m&p zYjB;3LoANoajEQPs`W4puMNp9zVe?GIxw5FQ2>hxTbO78x+rNYZ_=QZ@La0I#$vOz z!Y)2(TR?Fk0C473vz`vWY!O#5q%7%>D3!R9Gu)<4aE zZbbHr){PXCCX#qXpUit$wb~JO&7T(Sg_RJx%!vPmdVr4qmBV`Nhf{KJqSSw`*l7oc61)Q4!Ft zF#fBe^QQM|Hq`C&oQ!VYXruxm?>6z0{xl)U>;03QueE+SDpI&Af`v`D_c;k9Axb#W z<%KE1`MF@PIBC`QlKd}xN&e?< zK_?0fL4nPnq$jQXCs zbLoW$Ri@kg-O0>Ayw~csw%hr()rH0HL2InowC$u^DNH1(`51fK3FyAzQ*wfP+A>5mBDlx{Ib1`m@)H zz%i041T{VjJBty9dy?)DrRl*!G;Z-$wEPjWUVxi$ZWcjaRgfUJq$Au4aH!~Qfe2a{ z=7y8MsV8q1ee|*1CsPz8QJxqkSTiEh7Sb;`1Q4%9uqDfR!qzSEg z@W?onwXJ{c%{eGJ{~ypbm^2>&5w=iC@uj#Y%&CcQuJ=5<%7=@pF^g)QM{k+rULAL-rgb7MMZZ-@v-o-EV4C27!xoY zee4Gh2Ka>ZS)SNWYnu~mdjS0ovk4ehqEF5f85vtk^><M8yA@azFD)Iy;0n5( zIAGyZ3jLPG-i}|CeUM(#d6cH4a~nr%=D4fs6?QRd4=vachcQmZ5-@AWDh`znH-wCV zPD%J^Ihp@DuT0@h+Uthcv4}_91Y0F@ocB-0?ST~wYUeRlHN!X2-y`RsA6hSlt&>-r zN?8&SVxX7tlhwc#dbM4Po|H5U>mjO$w?r1wkIor^XADG5tFlm18iqZ_;DgW6Ugtd6 z+e3!AXSIu|z_A$GFFLdE?69IOiX09WQ}AZrEVLv~XD_aD?OP2#p7p*v*itnr8|5j^Z@^xwwk+T zTze9p`umQby(+!Vwsz9Cc;O*Dbx7Igg~wd_fI0XPMLiOBU3%auKF%4yT~sgc``L>b zbtd$HfP0zGtEByNFB|?NELZTM;Mg!mw~Pvf+!;TEqku=Qv!bGWI^%HZe~-LNjQ4yNQK)l_t-MPN!hisR@)rxOs^v*{SeY(f zYXzGw!fDMLt;q%4Til z4TlYR*M~v$cxBf`kHtf3OSG?R9+CUy`@~EWj>@Yw!bJ5$0JNrA*zQ;fR>wi;@_?Q^ zXt7GVoG}Yu29}(i(&y-XVvrh%3l%#h&<}qI=-ExROP%wJQ7ee_KKaMB+JBy3F0(qQ z$`OVs!brCw?dOwQp;4&#dG$q!w-c=wv4$mcrb6_6CwS+dTo*tpC)OZ-CX}!l zD#lw)cWCgNP*NaAdeYyTMEJDnZ?2a;#8zks5>r9}+%+IMN7X>4NfTQhtSX+t+`QS@ zG3f6sM%aD$2`*uX2u_A3r<|3xo(wb~Vijx@$23F(PXm`wM0Dg$NscO{WU*oShn=@M z^B!uLAK8xrLwY_VUM1$gP-5bz#Xg`=T!43_QHjAe#g!uLBn0cjVjpBE0L)KBg8`(& z^}m>(7$%q^61=PZikMa=qA~-({K%ZJK*X}yQiHLj#>%~xe-j)Gfo?l`(BM>p7I10E zMr=H2Tsu}-jOfR<9(1C3Vjyh%Lu~c1)c=5)I**J$-?pe(qH1`>RJebqq!b1|Z}N54 zB7*QTa}u8ecQ(V_PmgjR2@rmXHejfu(#?sYVl?D-dO7a!!z#!}5s`dWhd+bR>F_P6 z&*phI)CvDxuPBo=@r6WL`H<<^V4PXs9}BoI9@2``SH2Ld&Vm9UepUwZ#KKb^jSta^ z0C@UK$_fDgIJ@y(-dktjLBA<@{P02m1;Dq-_n`h&pMv?0h^|RQtN$%4*{x}hzs>E2 z&@1Ia5Hu??8C|aIA^0JyQDymz+EuGjpIB=>q6Ypja@6s;)JbzGpNweV1?s-n@74qR z(-hMB6*Ski9=99skfA+?+%$QQ`Q>E8_@9=$K6H4^I0Q#Evyybd;(tKh;jgLGw!7-X zMX}N@6k-O{w~VIz>`$nLPax(9$9^q{vuJW48}ovk;|$WGYIJ!ywg@(DhZ*aDChM;} zx{RhC-~Hft$0({nSqQ#-hvxOZ^g#0GBxf{Zr_`JQ0Le_rs78M_jfVnwrY;37tz{pB6H|I1DaFsC4j|15fv zZPL$9i&}Pkdha(jjPeG)_gzc_>vPH+L(qwuV%*ZFmMvDPkc>T$-Nq9{YGuI+79W|u_X zQFXe6#V@BVpDZEwkhyGlIu8Fn`{=pj7(S#dn$9(|Ak;D0P0xhz^5^_cxA5{(vuJvp-~#f@`aTTHhd6WiZr1w=3N;2F zLiSpITzv)7Vm4zbY~wr6>Ho(l+lF7ko@731gaZifk||%TRCX7pI&L}SH`tBXzO^h1 zl-Q`3oWCXSM5I>+OGQ4SZG`=!Lq3q)w620l%7EQ877R4%hwu*^5zI1r9fh9Q;orv8 zXmPe((&~_0DXlh7{dXYg4<+}!lm~L@qwuzPys+Vte$-%~g)y+)9DpLn-ZH$b`vJo` z0gmGqv<96P`RS0A-YE$>kwYp4Hus^ALrdr}!7N)1$K)M4M0jmz4P8nj%46^qs@<}D zd%zAiz^3e*uz>7dDO=ClE$dn-5~_GMKT*|Jj)PlPO3jfG;e*`4-U{)Jq zhZhaWwMCCrcLY1y738Vv+&%TfqIFB-NCduFY@nweymo$OB#u*2AzI7`YJEP5lY33N zfkR3g8ZXrIeF&58inVRs@jVjlVlPq#*Llxs=}xKs@viB;GC)(-5XBdeQ;?-cmJ=}f zzOyT>NI%#v4lc;rd$Xm4^L1xVMe`Y{Pr;!NUjcr5^!)`0nglu`Gu(weSn9r^Pt3>B zH@j&X;AR!JE~R%)KZcD}J`hJ0f+-Tot))gFej_bO<+~IowZui1qkV8%4?J!6f0B@p z&a(XykyEoI-kTeXNsevA$C=MQMXDEZ}w#6cGT)06SwVk`JeHQ%z zfUCLeH8pw~tA%mDKceKWe_Tz1*3!Cq0%Uz8C{A2zW8i0Dy-ksPW@aMry~lVixITw7 zoLK2n`=5DY>tPuAp%z1FC?D@TX>De`7k=w0SyD+=O@y5fDu=#<9ulQ})$atY){^fDwQh)%HEzRR-+17CKQ2 z4T%It3yuAVz<$()O1M=QtIjxMXYytd8)?iUwlzYw5iUB`t+H9+ue|!?R;)(0&H;H@cG^(kI=0ZnxjWKh&iA2j zM9+%x5Q+K>3qRWPGJcLY;Kokr88tT!;)o7-Oab-Vi)9Nl=e||a10(xB_D_w`yKJ4X zJ5x!g%Yf!IyW}%+M!>P-)_J}Hm;+5KmJdZ>)4p)PuEOPGhYX7K7LAmkxv%f7~-aO~JZRg*j zL`~~h|MbHrp?J5;8JNcn#|L2~0Wz`HisVCE_IP5^o1)fh^NV6cO^WZs&dK!=hel8S zynBAIX?vo}9&j^Wc>OZ$B%N$lfQ<8nY?!4|-?Yo9wct{1x{e&2HE?4{rW{kWxM_MG z8F;yT^CgP+?y$mi=BQmF6%Ykty<1>>htS8^n^2!HzS525WuG9FEA~PUZOSL{!xQB! z*Vwzt#oj(#Xv>Kg@$IHuZmX+1@cAV!81JzV2BbJH9$f)%lk=A%Mii}`*NUsQ|F%_G z_XdR2&PEvdo*=6`)SS_VLVFy;3%(8R#0|~q3o2QGp#OAXa!nA?_E5CPRRUv(*TpwM z@m3r2GEnItZQoe?J~9cLP$^;(K|cDT1MW{VAp`LRaFvF?gz*PG`|>06Eyu^zaNptg z*?^0`SZ{CtMou6^dc=OlX;^dR{BG&Bw_rNv*89=Ne}K`IeW~J81zpCP*VNlyXv@)` z=%hP?rrdf9Mbg9s;prfabWN(&b_(C@PUz#qMm!hPbF2&j%^tBJJ_ZwA%I_0J#oyg^ zIdqC0jKi_VKK8O#bfMa~P$OrfeFw7%Y*v`HG_;Hw&k7uKfRQjy&I?~(`D5-@qkl9F ztuH;Gj;xp92E0UqjiYu0C-cRG0?n{>lA(TXt5-!a0-G$w@La}e*zs-aA~~fa7K7SO&uBu?OY8# zAo60VN?CuhVP7Z{D||Fq7^er8u8EiW|5o8~fmKhH-KO?zIBm4Qu*UilG8#{~(rR~x z7wo( zXzUTbiCX7O4yW^V=N89J%BV9VVG5gzy1e6jTFXm7NgVLyq~?lRM!AZkveWXKv0N)KOj}bPyd^x-f(77!-YE(zwD&t(1m*+GlXb~%O)cO>> z+Mq2H{g689@+gxq`y|}H+=>fO0x13&1r{{tL1TLL3}M-f0C(3LhN`;iyoFUZ9m-Zz zm&v@S7tDVYh>x5tBk3y$PHFH4!O8$0999|at0WqVQHF)?8dk=lX9+@v3NOk?z-UM4 zIKhCu_wpp_aT??HhfQEpd8l7s$=Vp2FXl0`1R)Y^oIsfhLzfNqy%V2Y1hGpf^cLTg z|E`~`;;jF>e0Jmk82v5jUEp)sxk(JpcxJ&On2HQ3YH<)Jszd&-)5w1Lml`{-eB{Zq-bm!K4Z9 zDh2q-nq03a;m4$Ms0QEnI?wA&g9tszEI&G^oN8Bxid6au_LpANYOH&!%V{k-mxjqT zUB?Tl=I86`g9g474E46`Ua~Ve7tv_?yKwXuX6G?AvC}e_QGA@Y29j%E>FPZc&_BQ1 zgc8X2BcDO_KrczqmCYuaprSebGV1&Fx}xK!b8qV$1f$sbbuP3)?ut&=xVsMCb-Ru$ zW&jD?_mw)pjjQ78EDsU>N{=06#Wy53GBE#1o9VS6eyNUZt@gTp(p5v=DMcZ*jOHhWG^O<~%;&*`xt(ZJGs2v5TM(Ij<<1!m0u z^Kg-~C=n|K7Rm_D4gMW+-#eDv-`Z(dXfT4o`c%R1v@4zxYhrqD-X{CR?b0J3BkLcH zwj^yRxugve>D~?-b*uW@Q%DYnY&Q%EYg~Te(h9Fv>7({o0|?elCwWO$sc{8= zEFQesJJ3l(F>+U>4mo-35`gC+{cZ}(p&VyLP?gR>P`10G{~JHKkYJ;N;}nz1q`oS%({s^YbI}ve zZyNaRU7D=M$Ev_CjtRe+o5YHbA>56MEXzNtwD@_Jbga%6wLx+O=@rmUEp&PYU<8Xk zi%33bKZa&c6yPI-{4m_g7rr1qDH094m>hFEh&s)RmUC`p#&>Ho zhGB_xh*#A=FbM`6@m(DTT-=>bY6M%uB;>6U`kMr4{`hfaaBe9|aiU8cv$k!%;T2D? zY1UxZ`l(!E#}=TY$Bx8NX4X`MB|+Ib3(V-aKLIk)*ETvWU7R9qz!u;k!a(&4rM0(V z9Fv2v3)t0kw@J`hOZ#9|G#vH5l}>&C>2st)xUBwxanNADcq@D{5plY=RcaUbE6J+`XfQFtqng;2M(KcX!@*gbO|OS*495 zmcD29@)V!DwAAD0XV=2#amaJ+5Mt537eSAS{L{zN+jLDjx#D1d^;o4y#E1LdOClJe zwRL5zsDN{iZ$ZV~0?4;o`;L3-^G3#{lqmlg&=S}3IfZY9J8drCq**TFM%IT(y;#&8 zh~l&AEiuDbnvoe@hXkVfkeT?eqQb2eXFbS#A>N&`M7=j7Y7`z~4jR{g+;XeyK&h0o1EZ}qzC2A%oOC&d!8abaY%^2VuYK>TfGbV)Ug}rHf^9E%}vS^8x zLuYfpVJRv_@g<0)^~OSIky* zL%zK|HCS&w8(CTo(1vFMyF~?AFj-+7dO_Mu&H-z$dV0IVXvSOBtqr4!+k!mY2%qmT zN^_y?^-?^nkznaTA5%<_!E!G2k9@hD(aFqM(; zJc%({3F%^21q&_921gH6`hp#&u zkD$Um&YTE5slXO1jXk4NQm+tY>xbl3f)Gg^);|Q4_x>E_`9kA~_nB4}?N;WQcKmvm z^YJPiQ6u|e?D_8S)AI@E!~OGZ`g7m&ix;({+yThOzv^vF=ILa17yp{X)e6Ut3sOg_`L;4~E-o zy??!`EL(@mtEMr}Ss-Zp-WWYJRbXwstz+Q%8pI4bLPFtYzgSc*eR_s?F6~?AOLI>> z-Su2w+ks>it-W$){e0`dZYDQ?aqGZRAky0IF$rsL!*Tm7?nb}&i3Nj{z5=s0e{2@x zR`TltBh^Qj`-BRQ(H=kLD{6|VBeLQz0z5z+pJ@M7*P*t>FB*oIHxqMBqo9LJ#HXs8 zwz^-EN2Yzh*SEOSDm-SPT0?g86Fjtq_fOj(pVY(`knDtPT8&xGYkmW<&E+z_(g5Ph z{`1eZ9Pg7~)O*T1g9YLz=x4-}Su?8b2ZaaRrTjD>j&r|QzP4xN+nW~2mT*wmeGoPL zZ&k7RwX#y0m3!#t22w~FCNqn}L(&K6XA)Am0VZbF{bTdz^ylAetMeY-H>)1MHPD_o zfwq5!kqbV%Lxj^a*R`>=*3&Zk^QVQjF(MoYOb2Gcr^EmAA2v38+HcktIx>2;_$svD z_yq82W%V3w@zoIFX!#v&1!ZitZ1wQj*k}d$gvBj%^~AMoOz`QMfa=o!9g?uHHq$c2 zr)PdS$iV?r6tFP21?s%~#f%SJj-KJ=Cq%fHAMt4wCAE$9bp90(7NEnYe~ISb&o4!Q znE%A~=Q97Iq?L8D)WiSZkbraZh~v}pX<3`-ng2cW|5SSk`YCxP{=>D&o zVtVEVwubm1I!0#j%bggR+Ui;3(+ZdZ4Z^3V1GL58`u{brW6H6bcsNmmRm*$2=Zx^J zuDGbR#J)u363wja#DZgxEtQ3n8MIL zXJ?zV7HbbX`xws;E0>qYW0L7>t-pUgT!%V2KOHVHeNEwcdogwKoVzBLXOy%&#k7;> zG&z;>G{K=%BpEC(Ip*Ph{}W?vMDi^C>G(L=A$@hs{pl(@{b_&y_u5*k)Rb(5fB7*| z69EPC1T87{bKR4GIAt~*7X4F5o7CrlqRSu_zn1#la9C9mQ#s#?Y6A2fJo#>1dw$5E zU!Q}{u9MCj6q_v&JWIc~W2Ke$ zoctImc>B`Nn7Dhw8I2yZ<1DQgKjpYf5}J5O&+0<;U6lnuF&l3Ve9vCbSJYV+F7k^| zdXuQeJfc;Jn>Z4qH+z;mPJfZiW5AA)xFz|xeUTebZyab`A#`xW@rH zKD~Q`$%M{5kjiNivwN=fYO5bbC-@(*JY?v$7%QHt9knfr_qaYCWQX>w^W&=gf`cuV zV(ux6lEZ1cyPF6a3E-S+s5*RYYo*g&qtuB*Y)e#nuC(l0o+W;t`+y*MQElGpRC6v3 zaDv+*FbHF=^doHF;28Kbkiu_erC!sss7-h#dU09_{7h~70k(c1yx`LqN5blFPVttU zBb-N=C@f3v7~a+jZuEpU6VrxK4FWeZ`qvzJ-G7YyG|k@}W~es)GoA%=1kD$wD zuGw_dk2gtgmNQWsGxyc(DUnOZ*yrFB1k4tUhj#TJ5g2xSqmI=)yvy{3x4;r3*UlyK zQ1?(G^qJss#F77TYofUH8?9Q5yPp1TO9{XfDDx_2u<3G$}i_ z84;Wqr%ww|P_dC2E`#4t#s#dWr&Ds&D;ZrU{5_NjY!`LU%uM7ell{-5J&PRk-iiEl zb)8ztj~wn-*q+w9LTY?9DN-N)72!>8j!(-Fl^cy{xWc78$2OJ~d>R8JBz$kKru+=8 zY&$C1BG#ra!Uoy)i4UQLAsuU)LX_b^^E3>i9dOu@ect8(KHs9lv$L{BcsWZT0p2SlLDnXQlh)?<*gdY1V3Y z)G;g$Nr!Q$Z|-}i6_bTd;f<8a^MTj-ZM?4r=RVq-Kz&Z1(7`0J?fi6QeL~F6#d&a= zz_p7(SUbG7;V1C)uIPO=d_)^KSp`y4cGhmcI=*Y(*JAI_xIcfYSJTYq&d?wE!GnkZ zSJBk&qK|>O$h~b!5^unXz5OYSV9Bg{-WGYC`c>k^^;yre_-_`$_8FRDVcElgVmCg0 z2fot@vrOV#nSAKn52paLAuM4Y*Q;3)oGK>lTa@xvf&btZ{6uo7kZ8x7z;*I=)#=FZ zcZnA%Bnc`D@O>{DPkNY6^dm?i&bZLwqAyqHU&vhav(!YpLohDxtd5zs3&30X_egSdvx6lOFTJY0Bb>tsMqZr+ z;LkC{$}sPg=e%uH42scs9p`;bhXvm@TU7GIDD92wq!MjJY_%TXs5D#7e1Fy3X-o;7~8@!I?wrAt7;ftHaj7{`^`${^cWaXicN zS7@IMo_H@*S*1yayxw>RC20s6 zQgI1yE0l*o+$3dGvyQW*kZVWsK*BfTc5e9>X}Q>B zh)p>(cFDV(6HO=58)=P$eO_9-@5=~X2VG3jpf_%waAOmWOpQ`0M@Z5<1bwcxyx|{C zQb%QxNzuk7BOHI|7t#O9DCgM5lyRJ#=)s3OjP9m;w*pl=gjC<|)eB`OT|*ccVMDM! znfY6YQEtaH_aXjzSdzj;C;MEgBH$Q|4s@L7+g^Y82pK#c%*}ABRSizT%1#JDV`$ju^RsCAwr8FSfPAvy)PjjT=v99NEwP6P?8jz zm|~QAa(PkIx5Zb&-Xc^wVSdMBC$Lw!S=W+5DRv>-?J85e+!_i_N%=w5N0vvv_- zHXNr?God#@`XK|+*~?kUG#A}{T6RlnU3QsNi5_$FD=Ti0`_AL zD}Lh|R1t17E{yNwl}X|KP?DBLG2Oa~8+)Q%!4EkkKYdrZ@%Z%w=I3b}$Dt3TdddN)hG7bQ}B?_A0q0IQmeH!Wmo?%`%DnIE$BCn^K|ahS*-125`9BOE>oO$*GV95h5S)qw((sJ%~vLWTS##Ee6V8B zR|FA1=frrU!k+Q`=zh@_F`29^X!|^F+USwn;?Oza&mSA*nv;d^D09Bg7*=z33bB~| zAI9D?D3c({62;ve8h3YhcXxMpcXw!<#@(TDXxyQ3cXxMpd(bm)cXnf9V*gZp6<=0X z)y;d)Jy~(`Ci=>gOqYYd0>3IO)m|$dio8&6$LKU!U|O6TYT-tan%EK0li_8ZDl2g! z4Az-&TG`eTZ9RSkGtE@T#BTr}){lD?4xI!J!p9);PgL71)1d|^dWrty0@rkzp=lWU zh5=jzH8^n~aB$&Y0ML27Vmx)WfCqORNA_Rgm`k^rmFa}5E#0C_Q&H`+vJBH+B61#4 zqwEKfG!5eHMo)L6|83s~0O;Zs$mlZ=A07KmOAC|pq1DVHS4YyDUeK$4SH~&}`PiGC z`ZHOr-(0B0<5{e+?Hv*lupqyDJdx;WQd44c#T>05jq@!e7Bce1I46lPp`liO1L5$L zKm?Ik#H(&!$-undzR_lVR@sHlRf=T9&h{}li1FRTgG3DpILf3(CP zXq0tgAS55w3kDd}(8L zXbEV*#oG*OTPP?@T{4u`iI#>ZL)e!b%v(ni2fYzQ*&PLvK*?aHsSTi_IB|qChDvhs z`~^uO3sc8fF**n$lhj^ni$4xFko72#MXUI3MzRU;CvU}oXhHPzb>l#SMm&}HVSMgD zbpo*KI0@0YGJxkCWv=&8pj~H%E9#Peh88uY2>f9 z*LZ~S;Ysj>&f7t|5IdWg{=GJMB6R0Z5g0-cNKLFoi%C`GDeNAJqa((aA`n#yOYsIq zhJL#YY_>ow#>n^C%g@)a9N)*161~rh>d$~q^ECxq3gwtE^pcUurW#G0oBo#fAAeph zJxw4aaSo}9VhA}JcsoAl?Y4aH+@8yV?y5-5tR;;UX2^^q#)>$Mb)9;|P1SE*Qsfnv zCysY$`*TK6FN&WcT%3pBgfUu!KT@k;@nhan4j;SH-Qk#^xR|1>YpDn)AX<$6~4LN?OqcZH^D7$roG1Hf$6ye^ckKT5!lvOcnLrx|ya(Z31H9v-z`Q-~ggk4Yvkpuf zyA^2wcf?zB|Mt>f{aFU2zntdzkmC7pAetJ~`-?CS2cX@7C1K$v*PTp23CPPI2a1tT z>yMV8;rl8INQ?IZB3-HA1pyvM(#7v99z*Q34$U+3YcxnY9w)8Hhl~xbNXC>8kheR} zIV?$)X7}d}bL}MPjZq9E5t4tMsGk@Us15)NsT7t9JdYt@3%{i_nkHTz^cL_Mng7NX zA#uOUJcQY8QrJa1C+&;`)Z(!9u|HZr1RpG!nb@|j`iZ@AjI)S>XC z(do}graPH?jM3rU12Kz(>__7!AX)nR+u!w8Jw0OK!K{f(S@MM$6XI!Rb)AMKt3Uv> zS48yX*fd6am$2y5nMskn@bj!BSG!W=h+IH9bf#k6XYf!JG7jWdNaOcy9MP+bx0uQM zS^$vbX(#v)1uqup?yhZ_+8<8+I3Ue2L8f)ODp0uo{J9|2@a&n(nSO^MS(z`Q%DTgq zUm?QM40#n!Ce;Ni(5!5lbP6_PpE4z+7Nk|u& zDUlxmE(snU7Ye2g7dh$9kCCjhi4h^&UENJ`R%irlg}0yVAM(9%>-csC8U$R6q^w~- zfzPEkNBi+-tl~9?fr8U{Dw6Qzs-l*YSP{QVcS%M&UOSJSg0z|BeHDL3&-Q)h8G+9E z1^h8(*XQZk?uw4a1SLzA_p?a;L-F_htsE<+`ngjm zp{?uz9na^Rp7+&jYE`O~?V@Obcw@`k!OJ@nr$*KdLB=FMmZz9zB`TV11U)XR`5^`@ z8GQ~0Nx9y9_*`zcc7N=ildACHpKuyi(yysJq?J9(hf4;j!-TLdao+6Gx@=K#{JkC# z^UZNza4;^A?DZ*^Yyilh-g#D~E16lqZnY?km^e7k?nmjsTgXi5z>#0VegmR*{@}p) z)--tFSGl;Yt=Mi*IP6LWj;xJ73C^Q*XEAn9wpN5J^~KYS(X0W|4YFK2+Q9k*MWS_U znJqHB1j>k~sNl{f)n8mz^;}k{;`)BL9z*hkKgNHKscFj-ngLZ-4dLUUeD<|~Yr8n8 zf%tqpVOHrawlBC41wOvx?+1$C&dT-GoVZr0Cwc^~byC|rL|T5pr4 zSv`6nVZQKK-2JV5g%|Ifyx@@V^ZQfR1QKxUA;T6}_+^hCZe?w~J7m|iw z<=vmu(V(6SIBjZfAyo?Sbb<@IQS~`}gVXNYZPJ5cyJ%LMEr7oZ_0w83K1Bw5cV&BE zs#%t{DPN3UWHqqdyxHm$NT%@oEp3A5`8TAaU7t2m5aXW|im2u!y>L z5SxdhVo0WHU=ujwcmDASkZve997?AnB>fPX-cL$OC;Y$KYBWD>H@EIonJuJW8yA4L zM#}bdxa=)8XSU0->W65`ThJ-*AfPdh&0zh$5 z|L~$I)$0fx3EkE}@%P??qC#putFi^H`1&1LPNrT^Qa-JOOz)YS?(z#8_Zftqj$_O` z)_tLxK8>@RORw2Nu@b#3CLqczg}hHN&m_t&Ph~>$2|p~#?(8D&^4pG8V=Ixv?&i}boR78>Bdn7Sv`)iQ%K?!XG(G9Jz6Q_9+c@8 z?4~u7BgQsN`}V8*1}CgN7;Xv#{CR&YH#j{~>~d2T+!^u8@v;9oDmjo-KZGArLeXAxf_fQRBeP&+8Jr&pR(- z=Raz{Z)6T|@}Uo<-^xzBbB^+gEMP_*mk1AIF+Uk>e#nh}z%;CzJy@===IWebTC9qy zE5S+2nl&f**bjs8gfK7aGmftK(pwR#+=$5NUuD9U{DwWDm#wsbs<9z6_SA|coXn71 z4+gK|a)TP#kzr$z^|O~oV#Zm-L`8Mk6EW654UIpSh1>$d9LRWZzw_aaJY2_(b#)89 zp2LmxHTnH?DO38)clkQ+AK(EEiGk+q?9Vj(hW0hvne)P<99HY9AMq3w}s| zT^e@On+DmF=XlJU8Dy_NVUHKH#0Vi0elr?@o!&{UM2e4b!`O2~uZiDB%89#P6#YF1EU^ ztfKKueWTTr@|R$HHE*Y{#CE$6%?)~hY~YwgSqQ{-grDX{!G|QJW-h*Q$&E^u5x#Fk_tR3;Q1#V2yTczbh(=J#Y=Tl z`PT7FxKR~%AU2D=fNE$EBpjBCJfSGHK1wG$%!lPU>aMmDK18 z@oVE4V2_ENJM604>cAB}j-nE>Ctwk+WEjkSNsut6Y}FIq9hfEs}oYr68pgkguvxJwO) zoB~Uw7wD!OQZpg0H6pT@h**hMB7dELj*G;(>u3msMnZ;FVOxJ9_-#sHm5W~Y zSFt52X-n!6mRLjsqLh2A)>O9-vtbb=Gw;os#0$=LcgP%amB~wtc_4Hd$qSr0{w;Uv z5mztIudhRGUYcz7WjN_@d?WWJqHIDBi+u`4Pe9GrQNy-chJ3&+I)0xhBCi)z&Uq1~ zyEBa?e+PVZU|+wwFA|E?cF48_gsPmTO!7#lSydTqRya$b-(4_yU+KrqM^!C8FXQjv zm{Svzvg3tqP{{%08zFF;MYg0X{(zHGBu?389P*DbojoUyv%wtJ>7nA&KAP*qemznG za{HGG5<^cNLS*L;;)(@o$qS&N9RFl+Q&#sM)H1PW5rPGbMyGO~*Ys;jabC4U{(-Xv zLzX{Ie_&S0kWi?u7ZZ!j0WPb&hWL3Tij1mEU|Qrd6?wvVsM!E&F&;Aaf%}=u%J-Nx>ZF?4R$4({#` z*L#6DxKO}MSdhI{9506Z*M4;VPLX10b~!J8-xq_&TWmmsj#nFDIF?eXCl}{(-BpMP z0iCixA#_D#Og>JvzP4blD#wslfR0NoLgqhp5D=$lbgY|Jo%R5ryCcUBfrg?v@oGLF(eSep0KJmn_r=;KD#HsNKQlWm~R|UW}nq*ED;PyP5C+ zL3vT!E7LM0{`N1eU<+4@t>WQ1^Vi(IdlsNs6GHDEZ0zR5^nivygDIM){0;gW zmCJr+J>_xHj77%}TG>kOn7dMyl+Q|=A%+&Q62&`F7xx;G^-BSwa1l7U0xIcQ5L)P$ zEZMblJHrQje93F+)`*=R^|b#AKikwbP^q|JaU{U0*I6;|_E%eB2UUsKEL+SH-%T(P=D)vIHBeJ2>aVivNA8bujVMg;n+d8q-0)pIERZ?vD;*xGk)6(oBa!LBr zK&wozm^x9^58i*P!t+lCGX9v}a%=qZQWph^H|xHT9hAop{KW0_PrK67^|_Ot7vxjg z6iPrQEj<{8HO8SoxFj%{!(kNhFM#?PBvOw)L9~)Pmhu~g9hqLwY)HQwziok~V;R}3 zRL4||Sri1^^)IGHN?EbZpaIZuN4;~VRkW@q=vye$UhJ`w&4xG5)Vy2hn#>q3E6o?} zj>r-N^GKMh2ffVpWZjOo4~p9zf}mV&{|qrEY7F56h#kfpSZRh7i&nDZntX!UJU+AL z2L=d{)@fqM0JQNLQtWr%1@ibK#&L>JRKf38}o%1%7lR2DP@%+2Mzg-OG# zK<4b#3drg1Sl?J#qY@az1GV0RS`|GHP)K0LX80^&_q)A}x&0y2zSXD{*sLIabxl!r z2wXJ~(-t;k1NbHWnr^*+wK7=OeRgn=6d;&pIH+lzmeB8^HyTqD6^~qt(`y?Q{fM%& z-tQM9nkeZ6?nbsxZ^aG2)RbxYeEe#nXUe{_@Ci1_a~U#oUCCOqWzYcv!}4-$CYhwA z)$h4n7|KrEV6xFg`Ed|Uy-5LgJ8-dfV%I5p=pl^?&VHcyhHT)md589udDmx|(qn96 zHg|}5FM-(~69Sf|T5A&pL2R+!T#is$>kfcpOk9&h6Kx|3Ge{E*a+IJFvoW(C(j}_G zad+IY2q{Xy7}~`QQ_vhyBm@PqOLzd9{_~mxLZMTW^;ZE~%;+(^lZr-*Pfh5?XK33) z{tplV0;M7cCoNh}20td$Mf2s2)9Z-)^pWn=x}F=AGG_Z|wJTTe>_vmajFeZ-{}iy; z;irRrcC+89Wj4Lfi_vt=@JkFY4Z6J>#8$K3o$nVcZ@7Tfy$2PCb-42`Qo%jC>yT;! z0&fsBL9w1&IkrNjW4T_N|Mg>iapr$Tzf1{ET2>r{Vku~@Z}%=d-~?hT%V zhEbW4+)8h_l%%$&=9~CMJuizEARoKJK}X(u+lUehnC-Xe@)Z>}?5`8S(#(yuyLCu- z=w+atS-HjezK3Q^Kbkk?pVvMtr?`ytzi zwj)U!t}Cw+5$wV(FUxgszJwk6ZLGV(`yAQl{Gp&MP|b>;r&bGdlnE-l|N3}r^ar7! z9TX}5rlXLX?+znrS+^zMP|wkDZ=#F;qkEK0>`VplC{@>?@o+TE4BHqCjqKj?S1}yn z`1WG^Wcq=n5&0U_d=BKg*(H z`a<&jO7fhM7WREIqaGQ{a4JWIW-RGtcB8aWO?y2Kb~gyBCA*imQ)bRC`!ebTI$2UO zNN2yw5yVrv)zM1fiLm(m2x$T6dIxf&c0xk~;_#tX7o0`^!xDA56`TY(et7Cj zxD36k>fZh=Y{p%eu3%D*eBn*3kRw)xd||%Ls2DDZ_KGl6jwFhaD8a8;j=mkPe`!j- zRj|L!#qS&l62$OuAfe2(FyUQ&rfn>LVDB~`JOM&P_NIe=KyVT;a0w^ zA>V;2oepn>1Oi8g@N{2{2ge3Uy~-&KO7}Ls08kh*H+7X7Kac~LLKfBN(rpJG)OofV zF?A(yGMJec(||~#ZW~s($VsRqW+elg0qcet$>3(P4os*-g;DR}o^Uh0-B~JM*=xCP z>Low310-~z=M{Ne(|=5{EdY$jDp5WcMGQi0tOFR|$I$uIXPR{G8=Fi`L;84^K=*Xd zbYz4>{0nTM99>-e>9Ls2n9ETcaXz3~!%_%&W%?MR!%`qsy091!ZwxmxX<_p&az2om z35B~XgbC)O{zB?r4=4OX&%Q8G37Fs%PSa8~J&W_V0NB#l2;3AuUAPr-UeoDvxR(5V zcUZzch}CD|It-oMdm%yU*kX~T9xpme_ei>kW;7T}GrGm2H#^_BTcspn;*j0#XUZnUqx1 zvAC}YJqP=rt9WfeA|SylL%z!jTBLSKG=sKx!|;AleODCCV=YxSI`36{n<8x<*eSbc zvBB03=fa!L-w|CKtwklJ(yR{b;o7x7xIiFA^$hsM=n*}uVVAb%HVyArgxPMEB{0oS zGVZ2WSOr;xvlm$%k(W)ugNCbF2s2h~R_b3+SwX$dBiW+G$7vN;vP@fR^QTY6=y$xT zkHC**nThw}5+v5RoBBkP9gw9V?2W0Mr3~j;osLB{n}$2))783j&!D67>*^-NG~n+Q z1$`q|0P~s*K*7z5yH?b(sx0~!ic#nGlZTXZ1Cz3DF9;7mLF!dO$n0gtKO;66xS{B> zpS?;MP|JkID>ymx2t;vKu1>b9_iOX|!zP#&R@(nUZ8iT9-X`Q)$_v)VhwK5J>4q%! z#bpgUE4He1Mkdt0re9&%1iOrTnL^dv3@fCiFQ7FM^-{ zS>=@IWe7l!H3}`;)8SsczwHe%Y>gF7vSS2A^r(dAc^m$E0qi||r&T1CN495AEfS7 zVH;>y1#J$@eP3bT1(4Qb?{Tln{d9+kVh87Sjaxu+#tIu@%CI(o7#vL_ljQ;5h#WfZ z^a90nQ&8n#c2t=l!jw^p`x})9RW#&bDF=L4xcNt0HgOxnlA1d3-Th%d15#t(pA-Z| zSBT>Mj?;-DBjSo#K*h?J0j!=9>P1csq1>zm3Hd{IPVP{AgqKrxpfn9lVP@cDl)u&nz`+FP; zwS}r_m=;>!v#U3<^5Uln))J8Z0?lrPCE-Bb=&un%SsPZ}k^t=mtljX1d7TmjX>b=4 z+sodVG5v}K^G}TuVVE=aP^;Rc1+Ltv@;@zQ(NNq^H>wBtY;{0*jh)=s6jLSS^uSzE za**)~7n(R02*dS4&uiPgqiwp^+M}eSy2lG6kepZ5%@EPoLJbG+Q-jT7Z2^J;`X#lh zcR*a-M|bu#3_*3d0VA(!+3#EA(y9ktMkJBnt4si37 zXlp!cr3iaDP) z{}4q;Zf%U$S+C{kg)pQlKZdD@A2+K7zSR&`5|Umm&my3#i)ByAU%Ws-)xZ&uA$klg z6_3-&N)dxm0Cayq*%ZLCZ8FJC2J&t;*z?f|2Fa^YgoFCaZxIP{A6d2B;JcEcwWNOY{+`qIofIcFc%~VL+lTzP<`FU zI0qqQXAe;WC>>PC6jH`_4>Z#gdaJQ?JO>fB?S-Km+?QF0#ty7Ut#~g_Vz5X$a&ZxI z#I@eRBATtc$KLWgdSgyTLU$g{9N3!6v{QNkj7jexh}cZ4@IoYC^eu>%s4B3)6Hg@j z?cM2sQBY1+b!9`G3bA&Pvs5FzC@pN z@&=A3UjkQ#|4^;ci8+gI-xJU>{pLY_*(zJ2vzZ0e=B2RY+)d1=Z>%StxIKRX2fUV zVEOvvziMQ^FZh0t|J1ww-(ueXQO3*k{f7UyjF;)3w)guM|MfQin*Pt4+W$_9`>(VA z`Lh2`ip%t^7ydsl`%lsEmsONp44waJfknS`$6x3Fhe`k0;@hM$2F{KaUzTH_rDx#y zekFSR|MioBnTeK>m4o4*$XW1z8<>FspP8BI+hqT#{bgdIXJDcKI{$wV|5kKJRMBwE zkg|RTto7;ipuU>Y=E?&V2K)gMklEkDK~=_@d+49!#PW#ga!+GJ;Qt$a**q&@WY+QC z_4yS0bkFy`%h&5x{iUAA`@H6REBQKnPJZ5hzIA=1e7#j`7OrnZJLX2M(iK&9&#NCkDa&u)$9~~#WmWiMmH)8ePbDQ zt7!0fe;M?9v+L}F&-u9O`88wt`&acFkCDhO#rWm)Dv)Qzu3QG(CP`6=LJ@YC)X{PI z<0bD*;pE<(&S=OU>1_+lBD7Ak;ob6wOJ-ym|G68t7^@xBSFZ3Bt(O?5%0JB?Oi-PPTCW!#uKXnT zcop^SqSJ@zFWje(W0j7#_gvK)2KL2%7Kq$P6?b)|e9*{dJP$yPAGi)ipC96urJJ>j zQ6XBALZ>VhEZDWJVmW@3#!>W(_zN-E?_A*NF#JB}Lk-7DFSjahb5AR1>`JDkDq4?t zZw9A08TRoe18EJT^hAC_4TKKMQdHyN!zl9-nd4Ul{bS@M?$YW(U;k(=+n>QmB`APc^k0`ek-2Z zGEWT?n)13z9eo=gOpG_qSdSQa)1W?mYN??rBBXUb|sf&&} zN^hurt>=pSG#v}-84l~bwN>?HAK|J#RYo>C!;Xmo%0>zhY={?a4+T^P!SmBC)eM#$ zz9ovIomaj!r-psCiNDASc$z+Ni4Zpz{AN6Cxj7z&(%ro0w=7CytdLIU!+Kh|i?2@57lU3P9RkIK<#7u}$FQ^`ezUMx>U{{jtHqta~ zb_r=1<-zKn#`5}qh{bu*tj9Sm0RGvo!Mpm+;}=#7A}md^$?qW;Xu-PeH+l~MS=uOz zG_``kmxP~<`8xj`_u7){7@Mp1qJ{QrqIq)%*zJDB&7$g-Bs6CY&g2^CR8^O4+|Y+C zN8W{jsbG5q?d&qXpg&Kq6=G83&>mY6?6KWa63O37M0Bp0BrYMN;qo|oX0|6}+`Z1kvwTf$!k{wx zr7kK&`#@01^U(<6ZLh5L_fsA5XTA@x05Ow{SfEMBsw8gw79#+IbD@mD$FvuLNlUFa z0lnyf{%(P+Tg4g~z>)w06yG|u_PUD}I1|{od%ncDx{IRbzj+&{vEmO}te=Q59<>m` z!6cJ^`zrSgn<3$pJo6&N+;HjN~F*C2rs10{OuXeU6cR!e9&aD+2K zwW(?I`vbk#k+15rr^!pA6eH?$$>ph`LPN_yQc|ZPI)~D@0Hv^o^cb^?cP;$Ddyw37 z=de4{4TXBvx~F<%oOEo;m#RaTmL3M^n3kL6~vN| zV$MV~iQ?1N%>e-fN;FKY6$x%NrJ`xE^cMmG8YlKw#}B)4PmeM~yx+WBBy)|;WzjS| z_<180SG&kEyLjCh({wLP>Vc#dVlK%voN_I;?x7TED^n((m|r$&v(9U^Ol?2DnqW|- zw$*YqhlD|;^AlDY+R5XbOzeaVaYe}6T&3b>g%O$5SHRw4O32?HQPY}?tTJey?7c;V zFex$jmwt`g`E0rYfs}B`0;HYJ>(?r$7@o2%m=Rek)y@StE$_c-dW&-7 z@x-3w$Lb)LLBwx(GTM69x-bP(mGQ>c^h@Rb0k6!t6fn`Yne^zG0l)hFkQsMZaQPKe z<6|B+USi4nZD1{|h|hz;e^O?E!4bBGFW9~k-Ycag+8#GJblH;3%Uxj0mpo=Zt(BLN z4|~!<)tNR=lGNUFJP~7^J{(J}jTE_ZR-UX->QUoW($JKw$+6SQllj;7B{iZA$R|`% zP(ZC1C(pCAnl9wEcs7C|bocI3VwLylJ;wP?)ppIS(bjN(H>;r``36<+mn$=qme3`@LkLZPDU;0Ik=j+sKpHOw7(i*Lk0LWR(n zhqOymA}bMI@pKOanz?UI1I+OIE3HN{8U7=j2&cLbFh$XH2A4h70l_4GStB33pQ*-v zdE?Kf6j+Y5{t2bkEX0V)?GE^Ng;TbvvATssfe?rhz}b2#~`rFhtN zIm)R(Cy}(?8Ujsd_&lQakEgc%@vRG5#sW=MT<5KRUprA}yA_OrOGU9w5^Fx4LR~rw zRAo@k9OQNkKZ;^F+WpG0o{{QXZCYX5r6r5Aqsn{)2FH+4D;`HJwWMXh( zt9AL@(|p<60xDz`O!cRjaG~oH0YO@6W$4G1s#tz%J?rrsb-11`?=!0KkxqhJiY|(@ zsf9asiHvS_*HFcDWAyyP{8@DIu4;02zg`TacPK)LDLuEtexE`NPT{vMY{e!ht!-9o zX|k!@rJyX^PIcxuldQVd0my-B&D0(m0i zpNYBCs#H>=E57X3d;p& z4!EAkhBoU0cs2PUwHH%o;%fT$=VcCAo)IY4v}*!#V|YyXe%bT3d@X3BHx-lovXDDlG8GdYR6iLXKC6_HkaY1Y!|vMo~P1r@l*E%XeGO5HuQtZ^fr;>l_^}e zaNC+=^*$1ky>o--k8ghD+ZG}eM8ak$Au|%aN9Dx+a67T>stYr7sr*tNd%~mStAyVM zkB8n#H8+TntL?qNa@0?rGMvE+O*5-Dm6?mA2AR$!JeKfemRLSs^pCM!=s|KXwZG5X@w6hX76-mZxn1`Mu0|Ej><-q8)0O)@Tm>k;y!YB>pHg|FcA1_73E zROs1ARMz{)4q{gaCHs_M(FA=Y3f-^ES#rrmu&SP++Ekw9DXDfN7o@Q40_8>woRm!O z6PM?8UXGq`d=9^FxTJsj3;@1;?B64Ny0<9T67GL`bUO%*L;9TfTZXNhd_Kp1K6M=@ z#dh&->ytBiALso(A#7|d=6!n!7BbnWc@md#!2fAt8{nfau?!DpXmA=>NtRsujAVqs zj-K(3sC5}LjS}<@lv9ekrTcbMz~SrhRm;QrvPMvFoNt-GhWM94vU1f@HSj3CvAo_x z+mHI{uJt+5wXP$lz0!DIqnC^2u-C;!rj6vWEGexLN$RQE0cdTrftL`z z*3`8)JOPjQv*GvCQ%pOA2ZHXM8@qkYOFTcH-f2H`?-`_A;b`cQ7*3G#v#MSGtF|J> z=84oA+p9@^xJ?5c2AB~uf0qI6uxdQLSbHg}a@i;2Km8b@rhHg`Q(+nk1H0hpy_*Im z$}a9tWhWo*bzgZE(o#$B)rd?Pu(B&`(paf@>yo+kNl$ z&cDVWW;+bi3OU^_h@%_2w@T=X9pbqk#Hw3;moN47-z$U7(jS6bC+=&C_e|ID${lYR-Zt143A zS##W>82T6Ms^0Yac)P!k+MUBimW<+ux_9um|2f2nGAwt8>i7$JeE7>I{@1V`$s7174NePXUQnFAcqOyutyZ11khUkFd+`V=bEMJj_MDJMEt6=@h^rB*J*U$9fjgK7cqFVMsazScFZ^Miy?QrDtO+ zueO_3v3I~Vc8#?8I}l)9`&U+Laov=1zBifk9-rQwRwt8?OEfuo@h)V&Vw)>4!EZmCS?~OO!0ZRZ6DAKgZCvigAt;sY(E~sFoA~|$ zrbG8H7Egg?L9L>G#zOthV~uOBNN~n=3bTJi40cp`<<7kit*B-1!+%rwVF63oWl+h_ z8aSB%XB#wA;MB49?Kc&Jkh7YWz|{5}UqHEUYUN$$woE3k*EJb-`wi*`C#d<|2wg;3 zO5u%p;TorKnOQ{no3(H`{T})=Ytz-IO^e7YL(AN(>22)$t-=%*CT_!kqvq0MmwwZ#hCn(u>{pVtC7ujgdI*qn z{00yhFw7`G|FZY1WqeLn+DlkJM4+6RnSJU(aOzAxF!w}BAxnIrNufKh}%XL3;p9VxLRB#xZMg&B2 zu&a{538Z@0$ViTE>s^a?)6^|;a|g;=80!)1$al^cd;N)&bz|O-bpUF60q|Ned-@Fm z8+G62#ts%lfn0}ALp`$HZ~uG(aKm#xOyg_I(pAI|j- z-w?Gz;ZFd#4py}7qumESb7Zm<9+ejRcyaFoP zmhi*yfs~;I&U&x4>B0hoK(dSsA}Nxyq;e5GHUKs?&RoDbJRgNqK*4zXK0n3>tQTr( z&;Fz)29Z3AkL2?k?csDrTAKzXuz@3P_h6K@Qf?66*opq-pIK9%UMR-F(#}Z~%bf1m z{|H(;pB=HQr&3FDzQCOSFaz5WYUz){A1B%*@LOb+=d0CCA5Xhth$62G9egTNC!;y9 z+v&c&tAEQh+_&cj2vVn(QN(Gc-jcePJ#g3`!9-HgDI$4;hUoDR?<&HT^x9=abWvIe zVDE0DQ6N~DFq9gq>#>dj8g8L0cD{CjR{Z90*e?M9z-q!%W+r&VKty$@1XX2qaP>sh zz&I8;0wDU4zTNybw{yz>+#AkqWmK!(sTs==Wb z!1`)LQOGS56lZ1NEZskv;a$&Keap^2@PCN)-VBYtV|Jrmmnb`x=x%`LgdQo#@ z`sMLLp|`?!Ag4Ue!GZC;B}B?;n0*ZfyP&4R(;2_5uHmjB*Ct*rR`Ix>Hvi!$!MMm4 z52j-kS-5{@as`=3VcR6ePzC%}@EUD7=r9^Pk^rys-SanDgmdZBY|B(ImI(Hd`iO%= z`GRdLd=&vNpCH+Xj_KPzrlR>w6+{lZG>fq5=JaW@OEsH+v}>IqZ^*3rw!1hFZPai!x6`ngZ5mfQRK z4Yhp*Faq&q__DTtkezwcj&Of&;1W$@CP=rgxrbT=nQc~mG5#8hRD9Pa>arNt=5?d# zdKRaBAPOBNZ=i8hw9N@S^@AB`4C_fwb>JeQ!=Z1Bv6m5U`$!SaGG{5BFxh-XZkENw z#)om0*XtLfz3i^Ir0jY8p=s87gzlEPNEW4c&(rMZ#ghk-Rfd}FWv^{bl)cqWiK^#U z3J1LOD>k>&w?^O}XrB{awj986I?NO*z^Ch(6fslngLE)BNX&9X_Fmvri0`4E3ppjf zbbtJ#0bGGxwr>SINVzeU|X6e$0DhcOX1< zb9IA-*AzcDBd`ATuL*=fuo9Sk4@5~t!r?DRR}f<+9A~+yg>p;}wYZxr04|sxW1Mq6 zi{7BI45MaaX^Pk9h;*+fVAHFvS^JmY@Z~5~!U)AgAS%X8@@tF4=4uge;Ia@Z^ouXR zm%M)GbX(iYCF7QGCU%lP$2LJ-a8r+ebw8I9|B*S20%fGrs$nV_=Ag5e%B^Z(=cQPr655zGR z5Yg$B#953gFHk=m{GAUKXpv5(V3FDENU>X3(LJ0z?w|4NWZ2;u7Fg{1ZFhKlYo(K4 zKGxilMEJs5hIc(wvBeyhEFuuP>H9mtAX;7f9=N$tGV#^0%hw-L(16&=8lzW0Jq7#e z0?+DuSg^uNJ;r7X)En#Ij~oj1BY$9joEPBz^Dj1Vk7-;*`NM5|yWGbOwv^Xs4o~fG zPk5p{5Jj`ugav&^4-1a<2Ga?X^Thtn!mQ*O8u3>#x-K~+uD5OUR%?yZ(;(Yu&5uT%B$?%*O3%;deWK>QA;m;QuXh>`A;9D^{GwfC>HAPXf!=uDM3)3>Za8k2!ND(3@;)7m^IaegclW_y%2O zn|~ubo6c{_d-LVe*(9Yqg&BKgnLuUa`BRlJhXC%cXq0xsVWGFLxqNP&5+Lo<=ks)7iljbj4pZ<_uAZa^=wtc33KDQ@w;Gr<{c% zh!&}hmtHRqUjb6}>mBqM!XY!nTOXo1PG6LqP@>=slIXLI;slvEQ2Ve~3`X)Tv8?4A z>W-8re&OOCh*t4P>C-%4B~>){-T;fz>2VZo_*qk0=*mG9Hj%@b~COT&c#-@8bk#w>g*;bE~iv;ko4&?0r+cCU&7!@A_cYi}aDkVt1~P2Qx&T8h4&}m0a&(ONl1x5INN8T8o11E>0GGEf z0&0MIDPDof@nfNx|93}%tN>3!zK}X_;=# z(1>CBnx5J<1Ds`7a#{R@`TbsF?h?-JZ(}l9(c8VY1makdMze=s9qf~bYS3A4@upCyZxD zpCzvnME@YBUWfxD1wO5R#}}!m+bZ%8-$0} zn*|o5rJ$3_RwuP;Ql;?97HaR&cV^Y%yx$02Jsi~t*Hl@$J*sq1?}?VyK~X zA~*{JK{x1(I>22#%8hi1#LdVsg~C&d@KbH%JyW5<&G1|5YDvvJ1WHhujqvt5?*cG} zmlz}Q5xIqZWn18VmGJ-ax3mX{?m+*&xC}B7#bnnmc`c=vi1eHof^`R|DB)7Y9htpP z>A089KMo@f4C%2<_8Z9@2K2`4ukjKc>jEmV1&ND|LGnPr5U6g{<5@hMx3Km-vXdEY zVHmxl7dY7nyx`#6O%DN{*elp0DvD0D8P&);IyMRJtO2n0+lY;L*FPqKo*8Sn zQ8rd&W4{ijl!*bziZbj401YC7D+V4E{Kpv)_n`OK4gquPsVB4|eH(BV4#&vrd)8;P zF*8O@G*1}_D}il)KDbkSh6q_c(``Rn?}8uKOJQk7^Zx^nKybgi zK-{>Hn~{mBjT>BYfrg91+2bZbQUQYPewW4b{QrVJlHfy zo?`#sZyV;AwCl&$BMfGAH0Yziom9!#Wgx^`Nw?Ub$3dPPhgnjrf{G}bz!8=<(%Cx@ zp;us3?K4Mz-+p~PdIm1-%R7;36F3q;~fj2=VSxNPq?%tg<; z?riV~d^mr7J>zuJQ=|&Kf4kOvPzP4;5^PSb+e-#-H&n9l;BmQ}zrLPviqX#G5i(Ji zpjhunCzw#BR2_*8ba9pRx+DM!dcO>**y}O4eM23eGF&Fc3A*qN_qKHC7~9*guV)-A zUVuj(9lV;wVS}(1a8%e~%=iE{4(&gs=KI&zGwv0ROJbtMy%zcU8x?*7YK%(udE7~` zA7F{+4WXQ2u*7bJp`tqKyiLnnzfM4MnG|CWO4G=JyVe>rv(^z>R@ce;_T%djcIv+h z24kEcQZbAAr!HQmqkQ)#OkeiBc>D472=Bvdv6n+KcWe+D86+IEQ8}i3VB4(WFDmh)}+yYkc$U}Sn`g+E3p^$47qPbI&LXs#?N5u#f{N+KP z*k#>KjUq1&5Z=p_0tPu7#jd(RCql77=!lbBO3jIXm1x@@)mKQ`+XW`Y%xd@jGxa`L_OqUK}>)`au?(nHSetbQ`oZvMTGUQRD{RyrE zJBgk&ta(5Y`wWNUD*9MtcWUzqEJ)HRN2#`gB>>lx3m#f&5c zvm`Q**xK~&euR@ z15YK8vUL+UQQfr=xNg6$Ae9D2Da{#JLz#PEX#!vq2{@yCT0u?04uvoi992Urv}L)A z-su-tw4H037l@*EJRlkziq-XX{mK$Yd9i`o-uPgTQ^2;Kgj7Lg#Cd_C80ZXCUyc$( zF^1^EwJ3p=A&wIPHrho6fa{u%3XUZQGbk&7Dp-~as?efNZc$@Uz_w87Gx&)m1t&`B zaDS#$k%31+oje-N?m(3^!3$#CYA}S5RADCuI1=wG)TABQq?v-kRN859LuLB5As?@e zt6ch-s8qcZHB{Z40jv=Oo~S#gwZCwN(JDk*5v@1|UnMG`2IHZ)DZp8;3|=uajjCV^ zS?a?|m}%`OISsO7z4qD^T$~WE*VR{UbHEA|WDg{sUVv@r#?UrVtS$|GJ?Y^V5siU` zH~KyVd!_<*fpx_KE`gN`+qT;6Fpm6kOW7E%jM~7ol$(m{1vANDk@U#`L07`U#-?;9 z&1rW|?6iBZfV*8Xyq{rV9(I9Lq`kt{8hZ6rM8a0WdYpFobgX)SHE)paI@*{u>^l)j z5df~sH{0Ebq_?R1J5>*$H!;AT_5Q?igHyx;YwY`ihN%x=(nMSYV&teLT*R_rV1VLW zGAV*xsPzfNnVh>j=c9mPGVf#uYv(a_s_-hW0wSRR1lv+|U6D$7O*^;{-ueSU zOkh|64n8q!LrZiXbS`pB;94ggr5KvqVdm2gMnO%ek#z^x?}4xX*9S@D|1h8npCU{ za}M!?55f&jERNjt^^xoFr;f1zZ$G{s;eu5NuJUkbDiI+9^KevZhybGt<}>KroHB&> zH%Ka+z&NiJRIFOa2@bf%&4+V-EKkBO(2;*sWVB-=2i+gA%$nvA*tZQ14W~zO} zs=8emX*B?$i*E-m*F#EC7gJOo1b;)~pD&{d&>nloG_>=JPUcL_TMk&Q%Thz6(Y zS{elbPpyLhn<|vA4Qpemp8$30x|VH=sJj-qc3qdSzJ+CMMFQ2t6Xjk5Sf)6% z1>9j!S|R=*i_;)@bSmKpmND-qV`&_XFK0JNEmZai3{f(yZV%Q1N95H|> zVZ?d_^J&jz1n&aOQOl7I=DO43+NLVj_LE@g+SO#>a8vhbaDk%o-Caalu@TBS7BJyj zG{^?Mzz{dcYTSu`+ppTS9*)q|P5Fr0scXyLfdlJZB;bFm|I_V9lI6S&8=K}Z~dF8gU9 zGOPm(a@YVw=mcroSo8ywawFDsbKeghaO zE&{A+V1Z$vwnH4u#I8FjDp=@@pHR61I62K6fv_pixq|!|*|12*JM;&9 zJ`)(|SOI~$Jy|ocaqD|k`-2pKvOQaC0wT99jJBP0;90?h#f|f8G1si*9~9Te=Va9k z?*K88ba<*s>k+KN){x1s5Bmx0} zR22p)%2C<|>9YP)Fs8L1TTMrszX3(TuU(4J0Ev&U_B}#L)p|UJj#2}ykG^S)qLE;2 zq(mWRgS3cbl2)Izo*j4%@f%R8=Y24OwMPj(Q3>M&B}dwcLvtU~ z8PN^1aiJ4CrPl(OFsRpT7=|=)I2L=i!q_wm0@dnoG5Br*%e-OzbE3#r zMcA6MHQTwQ-95OHP1lPLn-m=;A8nhnbskq>RZ=AmBzizZD`k`v%{3-reGa*nhG@7u zlslLUhe6|p5O5>}>7oOr0yu@53*si!TR=45>K?M-ivqQh^KJ%K<-+V0Tn*ku0d;1Y zd!=&XtIH90g*=B6m+Kv5h_0dyhNl*8i$U5k-ZBU{s%zOI=a?87Q6^)e9o$W6T82s- zB^?TDbzFyoUMDQhArZYe$5&U@byI@eo(0*y76SoxS3UM2${@@fmyK40fwZ_*KVlN5 zOO^?70g4S#Tv0^DV&x!7s2P?L$gPEr38>BdDH4_4T7;F#&cH$vL%BuiMUEmadA-$dg;7|K}?WTM{ukeoY?5Qy>-2y9;hrIAPH(7vMv@YUl_0o z!QzQ!JWyi0L^+I$g!ya`Yf8m%7?UZ%>_-qsh8T`W!$c{NpTH?$*e*lkM{q|WxCD;{ z%xgc}d;*K<%-{!zWC=G2-=PDOs6hgY&~k%|fFff+sSGEBcPNFh(_>j3kI&c)qGmu0 z&MX3IB-!FRiaq%bg6WeqSIFs$RJ9MFDC|yJY8xR}Uiv2c1I+$QO4HI&gB(lRS%Y1qXW)657?! zE|RaKoC)dYhWPz!5(C1z>owiv<-i4(Mi(8x0z;7{RBN^^!J1H4h3NrAgldV;U{R$Q zh*;(I58#C1xSb%3yiJa_NC)UVGdo5YbEum2Ux5j()ev9*63h{H_IiPuLovas6R#YN z+fSd&Kgiwk8G`{^ElSvCV?Kc{Qzbxh^8_g6GdJcw^IMEKDQU35alX8PgNoJ=7*03l z2TVP|&9nKhun2dMH>hQPENi6G6UcUrzXsRdA|3H(a0gI8o1DNlJ%G`@jzWaFJ%Rp1 z>b!k{?7Z!UZobY%^c_*2l&)_aVvSY~rhARz#3x4}6tXpsz zEYnmQ?*yfaNo50&u!d4iUk0tF|ml}m1 zEHE|kC_vRFs=yZEsG((=qi|UW$Q4gt0%MW5ammW>z-+PAE?49QhT6_RNTjTUzuX(h z$t~UMmId>~axZ5XC4wJPj_+V3W%=>?&%v6mZdxqk1xC0AahJNJ?V(J<@$4r`TvBZ1 zBiKc@f(JeHYYYlo2H!{MLulSyykRFl0}__h@P%qT>o`RD)KT(@fr553bnvn75XEh4 z#4-G2Myk)CX6zyR6gaU1gyR)uLU{tMO;m9hp?wB@FHyt~0V|&%H)KRG!P}nGhVJy- zIe?0v!R)|-tX1U+gp0WF5K!U7R-ZusdWTXyJ%d5R#3&JBdIxy{0xa!XzZaO`8+E*H zTj~NiAFO{{vJl^3L8`FxZ7THIo%_sD1`A(K#Dwj z04HKc;|6g99a(@C^l6Ljb$}{Bc(7|Cag;BZoe#nwRyBYf)(L=79oxTy4uhgX>%nbZ?M`rQAbP3J?NQ?Uzraeial*8I2 zQynDKAgQR}Ak3ks(UR>zuNM=^vH?-(S;3r$AYto(po~IgWq{tYv9!au znnavLyuXb^b+p-hC)ZpLNm0Fr1DD5q4SYhS4=W+`K;noBaL&Twel`U#VuZT1sn_fV z`?oq_0waA0StdkTFyWWp_(W=22d_~6LV~o9g_Fwy%Mxw~un?b%t10X!$)1srZpgJr zmgYdk^z1=7_MD!~9xUH=_fQ%{bfc`w{b`&#^Xg-Uxy~LO@GS+H46M8l>1bDd8Vdc9 zh7LZJ+9ZW}@_k%;u(u~keo$|!1`0MUq(G;eTaqUMYyQ6@bIc0D*LsQYLVOqA+n?c<4SdY#=Q zf4F!Ii1OI9l8>PSEFq+WNB~=iJQ-2Q32-vcMAf9NAYRV`>TFQ;MV(5SHcogm@-e>v zM`-1G5|?yHSCb8K9qCwI04Fb4IJ9ZD9+*jKkNW|2n3(%D^!`nLhzE_ppOlN3NQXf; zyeIpR6t>3%!DXAy2tSo@e;)mqbLh6yJfFkqHNw>*?uSI|zWX+Al9Kb;%LTG9>xZ+z zMk$j0xG4-bj*~(W;e?|dI|zxQVxQOSE)XV-W6q!mCC^tsyOfb^UbBlxSg;yrljK|< z&)JQYquP$yh2|lLYjzRA#1!_UY!sbxlB2=4dC?8!ox(M{lv`}xbAf1>e9dlz+fuw{ z7lpIa+jE1|SVxQCrpi6L@Z_N5(f4v)m!n;?3ta|z=lXF&bw0~Ay9qH@C7&BQA&M)> ziJiolO1cc$yj_Yp0UUWU+Z|)ECr6`&ux&rblOv~kwOPKS20Piu5xdgt?V9DH>r&dB z-X{Mk*!9a!O_rd<4T#B_;&|Gb<4K20NdlCpde$-i8jRj`K69#g)_5A86i)fAT$-!k;%-W6sy> z9d5z>{0_o`OT9XTOtEi09~6wq+|IDKdl}VpO29^`2S-I1A0@_mZ4Ad$&z1?0v|%hj zh!Y%zixlS8mjE{u9Eh&+Qbk8`CQ6ZhfDN&bV%F0{lLk7OW@lLc2%?{JSH)yy!$;7+ zZprIEf;9GFg(nx$#cEdcNy|g%!NQ@b1Zt)^DD-9Ml;im~SmAFY234xZK7oxm82I!Md;zNlmhPPVN)uo28&iQYEiN7=S7~Yg4 zR_u3}%o-fvdipm&y37I24a(|5283>@I6E=z$afo)^)k|p3YSK4NrVAvh#kdabnAO8 zN(>6SNN$jv4363l9<1{Qky>9)o&(hE=ky^6)`?sQudn0i)uUsBJMr0mJ;Tl&^Z6lP zvf%)`I;t5+XXd6^BNP;X9c0|is8;NZO zNrPrzhDYpRFpHmHro>W-uqrh(0nXML98p0kbdJnYnZ2Y1B-22mdew5g!GW-VKt)pH z30R}ng%aH#ffxqBBF38I$#n*dtIY}rnRI;}!4`8~{RG3L)U**n7}-RUu|pWqOo&D# zD&IRVa>6Nfq?7KnNcuHFn7(9F*^%PGr`M#a(4?xk!I3pPr|`|N0+DJO3Bl@SJ3?<# zKWj+9g%%CxoM-l6r-Hr5gGJ&nk0xmj()Dqu)dr^q%__uT4k)0hKzAGL80R=lL|Qe? z#9bkrV?dw^}ue;oPyPuTOB+YX~m0~95Iras%y4fD45|#hZu`4}cXdF9jHB%nNY9+jA z&k?L)O<5G3&5Ef`{hW4yRq2_K^{Z3O(%5ZzQC3M{MIx&mxXZ0lK2RiwegKi{So3dy z*=g?}I}ia3npFcVVdqSUUDpC~K9M!0l7J$jLxylrIA@|Rr3I2&1j&cG1oR{vMV#4g z=!#8AxDkNLd#A|7!6_rN2DJdB^m}MhBXW>H8zKzAszE{==)oNtmbeZv)tReVhq*yk z{=nX->6{=V7sjgi_mj+@B7=)m_FzB&HNX+-RxYH*-x)HKa27??Yr>{nIFW*?)A=A` zmD=4RxpSBE+eqyWr()`5>z4U!P-X)>8JnqJ(vZb5Yb^>!a%`%Uoh%zTCYNq#s&9by zCeh-6H&U@Ku@A;a5DB}xO-1Td_52eC<~E<1$sRyd<=Z0vM{ov;7N=S#Cf_d_^#_nj zkw>ejz-q;hpnn~~(Iw<}aKy7mzs1}bGd2yC`TGcNvf=*YfcVc?td2=|2K|f`(s{K9 zutAs>R>lgneFoi!NSLOC;C}$7KHpy#a7ShDngAa`7wL`bA|vzm1GuBd5y3I39>QmE zN8s+x|23Godv7386%ja8Ig#1H9npzFL$iqW#>RjzRW*z`2TE%-jK>&cFr}~r6)9mS z#ifW0R?$i%u%Ua9RYm8Q9I%noN*OK+GRCm+aYb=$jA|>jwzkKWV@bbt9HL7zqZQtS+YrSq{j) zfzVIQw*_lz?h-vdq8T12Ngo{sQw{@w9H!YgFY^JyhcZmFaMVKOE(gY7<`HNPfNA|Y z!;bO@YvaR&c!P+*puHz)IPfx+n@mmATyLP-bvlXP7nI3-1Z)li3$)PyXP@;Q9I^i% zY?Q8=0)?B6FiMX1*gk@J{2nAv2RNCk1{+`(Fl+hA6U@KGhMZW%cW9P*6`J@#m5!N3g-Q&kWkD zbNQC`xz@yeHC1#jtwF( zm*)Hvh|AdQ=2|3cU(g!^AFTc%8;j~&xf|R?SqN-Yvf+=w-rvAUAx_9_HRs>G0ggN`Fqu$8b+t#$?_gp{)FyL4RE3)5Gw9080VFHM zS_?sPF$1hMbJp)9i8k52x^v;1(tF%smJIlsxW$8(^l6uW+hUdjCnsk4#ZGvU%kCi8 zx^`ZRc3)txk$1+r*qefr)AvxhWQ)>_)Fq^*Rwp3%@J)U@&FwEvg{vr}c)whUQNuNx z)nS`#gba>c?Co|H5#N|EL2fTs2*LCE4Ako_o&CYttA1_TZ+JP)YkX@<7hTpy3AiAR zn`TJ#J1*+N8&%ikE^h9@4u+A4J!BipS)Jj1r7bxEj$hMPD5TbhBUFQf4 zC>g8}y%o1VL5}M1^>mPrxR&|`N)1W(y1D*-1pQ*QV49C$g|C<7in9QnkKpmT2K{^l zeV29xh!d1r5pI|knsk9uf5N|Rl`2k|!EE56VQV zp^r$)fKwOpy=Faw#fSJ@cn>5A_J+l01~!{C(bP98%tR$e;PfYXFD+|Tfz%)l+tAd~ zazDT!HGfdkM}3|RbOtOcJA%nMAJmx5e>&26yqR9UJ%=+%@6W*-=AF514xy z3?_+xpF!85{rX1`41|S^R!Va9hz*NhDoCaTa7Y#-0^w7hDV?_zgRT-b!w$R}A+zl`XtG`?%35MD zYW_MhUy|8;-4B-EPs4HnYWllEdL*``Cn*huv$fEvcYp!Pb?#;z+INXiK5EMUAqG3K zZl@0*veZkg0>BvAke-K3cWzwZ10Yp$7jTK`Y~cPQ6_%qU@@$%!Z{sjo6rR&I`mU5OCH!HyHW#*>)=A zwM_W1O`5{ME*hMxRc|?f)XU7vK|u=Az`C>XNFX2?u2oh*#%J~cfRQiR>zv#f`#@!y zjC>Gc%`OgXNP`Bji9!${Ic$=9k4`!Gx583q)XyLjLuNrXX+GghNkJG~Q*Vg{q(nDl zG{N8<8|1;Mi520@@%9{_-M&FeAl0+IeJ+G9hARwY$v4%f_J|hW0^0od9!d*sqbNkQ} zn4+c<*Uo-CSIOQ)iFm2NO{dYP~j9#9UY%7J=uCrrwtv)^&*bthYD^6_;c z*prE~{2*D1CW?ZEsoGTz}aaMCvGMXer+5eNo6MltHi@&jl~USC{-!KQFUDb z36Lb5zDaSRiY%*RaP;|*3VHx@kq~{Ua)X40Q!)W)6dJ&mE6=1>S+7)Cx%cZyq$6%e zgJ3-B^e$YJqa~v?^l~BT_Z(^_Scd7M@orUKM`Ok=NrHrE4zAcDjB$gd;vy|gZTiu z>|XZvUt(~&AL#)@5TGzXRDl91Oh1G0MAD5fTjCAmq+}k{lxB&OEP3q6#zyY@cZxOz zj|^{Ax%M;GC{brO3~6Tp#wNKj5Y-shd`DC>iP7H9Fs}ooWUm5NL{I~ab`-#?aB&K; zWp>d32u0VD_);5wwnc)=1-__Xg6fFMeoH z-Ri1PM~1nDg_KNRNa=k$EK4$fhQaaMRL~7^vwsNq??MN##`+Q4T|rE9J3IUdf>tG*5S$f424s2HQ9}(OtS(O^DsRCS_6h2!eac70 zfXf!%{DeV~Tcr?JVrR6E7!*cb-mRQk<|F3cMVeTYt^9|zgtE?g^8ApRWqRj;T#^8kE+@pcb;=TK7b6wUflq~9cZq|gu&Om} zPe>$}A={~j_#?Cx$$3F)D@+1s!X=C$QI3jvI6xq7k|C$W1B+BZJ=%BSqzSC4UWr0w zk%R;uyd~SQ5Wv_+5?X_Sajbm_u&FQ_NF-aYL&(nBp#_4$0BGWce{zI*wF$SEG2{7l zcq`R<^^;P8rFsmgP;QB7=PtY}0M=NIlo2G1l<`Gbz{nnZk&?SKJKrIUM#v#z+zV3I z1Xwao6JdFgA2iY2t`UIZyNXpYAy@e)0ap2pHVG{1cjViAg(1PU>m$ILh(LQZ#K$1x zjUPAhF;EP93IXhJ!|v zg4_LcOLLFNEn?c*L}Itv4IGqcNMDY0>ri12W4P#`z$G@`pi$Wdh`NVu@V)l0WAO8u zpCEtm!dGaXxqYqVS0OjidSD5v1SwaK^-YPu{uPY^y^F_bJB1&fw8HODtSu36}q6gxqq`VwqUxmzrNr40d zEha;hog^r(eO@N#7$XP?Q`X<`B(Q#5x-x{RTAK_uDTzd-jA@7;fNfqPv4O3_Bz~dh9?LNlBDl6B%uFN8o0RS# zeSrs*iiR9)xjF#bcu(>w^04)<2Irb0Bq6Q(dTf|~6Y>5q4WTYoVF4zgHgH+*x?I+X zghe`Ym-0Gs8u=qNcA{b!>jHHdv?=KaY;i8rHUhRMj?|ry8zJBgW`CEr8=>Yo^Zl;* zz2l@DHAf!sI4Qe-_W8moqZh2?F0DAE2wK@L{dh#hQW%Sn5MC`2>Ye4a!TeS@VHq7z>btKI^-ItDL!9^>l+Y&R?%N z?dbx6bmMa0)BS;S$mPh7R3@jpO!`0~BrTV4AGgFnET>D%53Hl$;-EOQtXRXoL8>OU zHWGx)F-ZNNc$XcRxC2Ita$4*P+^0er@7R8W5Te!y?6TOa{BSNCG6@kE@(WlTf%)jTE?B^A!lN;b=zTlw^HBz~5pWtT<)9 zZb`8TmoTd05@o#uL_#qFiv!^y0x(s+ry_ZOMZy+4HWf=aiKv9kU{()c#;FIei}8y< zh@t?8#6mNe8iOM2MRF7aqlt_YQp^xw#r;l2Z92R56FAe5@;7roIYWN{$-A0O5)s7` zaXv-_D+KM5g3yVH-Opa9q#sgAbc0m8C;Szd#yi;PN$ByWji@xKR+lB8z7d2#krR!c zRE2I7M|r8TnRSMBItUaKE>B!)Que4?n*r86s;?xG_PiDvS4|o-x&=qkYkEMi~ zO+maiZP5{!H;C0q#hqfbw`mV>8K_Z?&B6tvqHRDn&m$(IXp`8LR7(^QttOz8v;u^^M!hYG-nBstmDBnxIPoLi=xTevM? zMIvo_um=Nqu;QkXim7z_AlD+5^38H$BO;ls(kN0i_B{nN14^)I`b`oKp+*AOlvl%5 zi1P?V-I8#%bjeG-V#+C^7=p7hDQxW?r65(p`o8)ZL`FWzC9>b9G<~t{&j_gXo~T2E zUXMr*W;bzwuO`4+rVX6Durew3g|~yj5vh}NlnUYk4u~B9d)@pK*o%yuC7opwU=6-e z0CQ0germlDSZiwvR+w)AcHx5x^@dJAwZM&U&Xjda?tC!V5FImR-I8UcoOnjoElI3sEIYt1Vg~W{ z;A|KB3wD<=kpX}Wi5D|rA%l;Qj8`mGP&bJq-~p-lktrNgq*+oWQI94}=OPP57)2M^ zkUlD~wx0!`wMH{8?x1205`Zp(5y-^c^}{#zPpBdg$h?l7Ooq<2$zKdcES}7|JW&n9 zrd0SzE&Kv7Mk+uKsY5~ZuW>;}s$(u-gzs6VyosXpYB1;(29pFy0;KzmHmX!>s||c; zkur^v83|yWQo%eF=41e7DxMz5iZvA^H$yr)BxtQR(k5~B##-2U7~nt!da5=qJ`V(v zJ3f^?6GhQ}vRfe?*Cy1_h zdL~Nt$&$NKK2h4to{u>K7)Bn)Y$il=^nA`cz^+y;F>;$j%`Tva72PaAPVJ-oG4t2!g2@UDWDK`Z9hen zGP#v=GJ9up?=kIg%7+|uED(U?Q{$J?e$p+v-KJZf`t@TWYd?=AuOm7(hmQT&MoOh) z!zn$Ft*MkhHnGmpx!q+p&x3)d{X9WrefYEHpR5p_l#2nxLmAYUXi3R|jTFJ6`)*RN z4&a!~z%Nc2ni~eYE*wOUL|S*hE=H;Mj$zIO~}#pdJy{3o~|a5Bfrk; z+f<(`UA-i^sbAxv0QGr|94;~&6cWKWqvw|qGjWcJlk5qZYV$QgkOY;)HkAuZaVjX2 zp3I0=mk5^OL3=)l_S@Yi)*2DSe;xKixVs(w%wV$9H6r+X$T0WV#WsFYsYsCyPtS%~ zpkly|@(XNCPd7&k>|hFx*#rnXhoAQSpj#iiNw<>r$M=%ky>x4HkH@XzJ#x3+H;vrJ zFk<>0WMuby%_hk2N}I~Pf3evsL|R&(ZnIN_Uhd~+M_mY#ZGE$q$`H-71E`WPrTf-Z zcxumn3<+s+C=SMtohqM)c~Yr>iHDDsrzcfD4=3RZbb@m2*bE_?4`rP3b6Lok*N#cw z54zQ{n{?}Ff7`9N-AlJN_jueY-XnMG-6-TX#wMlPLYwGrv+e0|+j38&+rWFu-Bw2t zi~RQ79C=(VLK9ua^=;S<x`4EwmdTdbG<60-65>&iy%FE*pm-W8jeZue}m zyM4AN$nQv*$a9-RSxmJ*{5B_#_ZZJ@4%s%#=Cwwl6PVJheI7c2UfS7FQiYd%j0h_8 zP~tgsxb-9B*g+)9M@IB;g}F!Lmhc|8TkM-aZd+_px(&36?zY;V9=9p?M7r&}r`&CGGW^Iry`PNYPkFQn z53!WauR|k2nX-I8$;Uy4xeu-+sh^J%4pkY$MJ0GxB)R+dsflt$pgKdAQqy{uZz%{e58{cNdHG(%(Qf9)DNa$o;KmG;-IU5z}9jMs|Op+61{h zxu^2j>Zp27iBm{QLdljFgQcqIq*<&M7(PAq0r$5OBT{sO;v<~G0<_-#3>S~4$7qLv-TKOxu=yN*+s~L zSXp3=;%@F9ga8!s)g&c%oY$8z`{V8-Jbomb=N=8Tlx<$)PHJUz1R@u}bdfSzX$wbm zB(9NEAbWbCS(Zfhdm^bEsbVtYaVOCqbfk>)K`1lF-Qqe?8eM?y+cU6F)X_^+b)oD~ zemp4a!o=JIr`#94pA3_<+95@mMcbG%7LK7d)bT9!h& z07?6UNw*U+Aq%|7g++oAD-~s~yyB)Dy2wvY>1b%ZvMmr`prbu-kP~6$n~X;@s4amY za8V%j5Vep#hLT6(FK*3Y69sX#v+ts?ljy{E2eDa48s|_3mGe5sj59&JxHfeLMIY3Y zjyR^K5?3h>*IWs|+H-?M8BuOdn?=-N59OS0I9})^=(<>#=Iq-G2%z|$RD{OC`fxm% z^`dc2as=KuK8?!0a46HAny=jKAK`rvaC-f z?uufp6rccwWDm0T0NG|4(uO=gxl&W~pp+UC_w_#sOy%^pwMJ7A9-4EqL| zM2Q1VPEt~MNV|w0za=k#n;qnR38qqzd4$KdK4~)^;p`L@grIUg$HM8+qKdKp(<<*C zeN@5NkH$o3KWr1WJ%LOt_oOuW-4op;eLp>>6Yvvh$^$>;{z+RLyUo3d_Q&0F+ud{v za}Q{*;5~A;)HjXXrr6Znn`cwq?Xo>Tem}}Q?tObG5Bw%KnbU7_lTLl3Cdc~Eo5bt- zX`-i#md`EfgP&*ZVuJG|B^Z|No;2_2zw6hb>Fdnd~; zWSJJWw`z^G1!k)02N9QrAGquFCLby@E7;%;ME$J6o-CAsfdb7Wl_u=x$fN_XYS!fj zNBh7hM{*!VToQ?s)HZ44sjO#ivL{K|LbE2h(ScFHEKIMa<=qb!&O3TG35j#g>*F}& zWt6*{R6TZH1EM;!^BOwV$+&2QAj6a|YGR#8Lf1`oxS2?0hCM$>a?oskWG3N1D#>hZ z$`Pq0#V^R4Am;1A%*iK?7E#5qT%U$xK_6Eqad*~v4W}UB^cr`OMA-*{iewCg=X{qM zQHVhxr%Zs7=CQ*{-jX~hvOk&A`52B`=m8Os!?-HR(b}6NsmHk^EOMtjbwfP)Bx^EE z`D5^b8>-R=K1fZNr7B7br2M1Gj5tR%%{93kOg=~J5JgCrTF3;75{6PaCuNS1uj5+N8N$;m9o z4#3H@L>laFug@{%>g=i{Lt2Bx8#3jYt|tp|x@VJ=@3CGVM-IBXm+)9i^%@Ta<>zbQ z$Z#l1rA?xSFvoZi6K?F1XnvC&2|#rf*#to+tBcTP67J8sf^E(hs0AJN;_y$}GV*QO zg7aUurRn==i`b9IR=Xd&?F&aGfWpp_SE}r)$v(4GU_`N0WiEz?d7pBbv(xs z){*x7ONZgQk`4!50)@XfKTS}f8paNt#PbWL zo}U=*RR2Zw5gin8Dc(BjO-keKO+ofMr8LHpPR2Y`5sp{XZ%chy2QrD+gY5JQdL;FH zQukP5!Sdxu3l2^ko43m?7>AaVfmQepRUz*Ot#E~FG1zs!zr9u_>9&tvBIHBl8XHZg zSi#dPnReP#KQN^bGE1oRWwgYFsq59KjtevNYknwWaf#GPhh$OLNQhR5!O= zH$CQ+>*vutX#I?vudQ1e=9KG}(0P|$4q}_a#c_~uB%1$y_aV`_p2BuZ zqI9jE!gilh!R(9U=!gZ0_N3g=nQKPsZH_wI6ul-n+$&usnM2xQ6MGBpqE`6zH7QfU zuCZ@Zx60%UG!*;R_JfqG0GLQcmEz0BydK1Iu2+jFr%)soPuBtJj3x$S+KVt}sd}`; z%e}N(~odQfXZ=%U5!FuxeJ91A_I!~$*;Aa35y}x zg9-Hm5t`V`-lg&+3d`nsHHo0FRL_r-3L{?KY*cqGALBvYuD(gc18*>!IgfZE5l-l) zd5n~pILceD2i4oq8Xz_~NMSG}*_+KGKq=X7(@m+1>$xnh=eqRJ8XR!dKR%0!NJ9#w zSobK#Pu{hGK(wqfIvet!5-2BaI2tf95hbb$;4D-D0NKQYZNL*~>M`RanZ3jvD{`Fip~&zb`n(=Q3a5JUp>*-ey|X`#a^iDb-ON_d z$_>b$Yc_O$0vfOG&r0L!{i$l~zdwIXQ1BTRx5*&1hF_~j=Z zVA0pvn0h_OM%SZ7HP0U3Ry*#|OSSm=@tAGc58RB%oAy?t=mtf zS;hUN+mn8ISet$!+1LG&vwpg@X#?_$*oN+xyAjE63?rxCK}LAL*KCT8UCC4FcJE;q z_gmfUseY@Q<<&Q8CR+b_Gv@k^n%UP6$qdAP@McQ(WHO_(qo*3DJ>AWU?PtjB-F`03 zGVW*Hp7iU(+Vm?)Kkk>Db5lNJXE9eadN78`Z#0Nj(wcQYVkhK zZMBUbC%is++y&a^ack(;kNZXY=`SK3&~anw(2u)KiFDk8O3vfDRKgz@t4@*Mmo}N_ zc86((l2Q;4iz1sZ1|t=v1Sl2#V1?-|@{_|XiSYavX1S}gGU+Oqc2zVlo$96zJt)>*uz{JxD7say8m{U&VZ49hP@KHo`5My>HGYu~h6>-^ID(q5~OcVqr*~M0> zaz9CGz;?AsB?RO3^}ef{?tVfwvkg!(BG`Mjt%=8u5^H^fOeK_4(-PcDPO1kc71ztIlH5m z(8N<+VLu$$C*$bnz#*(wsX}KYf`Y!5iKlbC1X^V;j3)@J6L$YbZUBO{A1RcAHMou`hKp-3~rH>~RdhFfA_j zxr#7VRC$Y%U9$=!Uq#uIkYa8Ma}hQeSS3Xszyd;JB3dEMn3|{*J)eN4!$g{_URX2^ zk{*YA$f=MX#BB{2T41Hnk-pO-k_&oOu|A4wa)DGZm^B5}{L+(ND8u~U?a9Gqy3aPD z;c4~!dZUWHXE$*fid)DY5OQ0Fc#a&E7t3~kZ^Cnjtd9Fi%LdPKb#-)oWmp?g*KJD+ zv_P;@+zC=7IKka14h4!73GNo$iWd*=Zly(nTMI>l6)Wxpx8hE3-uK=g-}61s{V|!z ziA>h)otfEdt#gjvSBp2wjL~8ebJbrv8#864`bu8R3MokSy)%_Z0}+}nC0DR(`-v}( z*blrEk~%!Vc2H8oKVVi~?oAsbC}dKTz>HrIGFB5R#s6}c_tkC^t}*+>Bn&>!DUdRGNEehdZIYS0hzY`VP&{ z8|^A*#5Y9mqq5?30d~R}SRh$dOkoEd**ps1orba)KQjxJW-0vZsO-CV)>OMUScT% zkfVbH=Ycsi(;!B&HG@)K>Ua%{r6zBbJX1FLH?K-QQOuMX%G^2roM}i7)ZDju*!W{c zQ)Tqp;}DavbQP?8W)ZrFq%_pDnm95TvI(pB?(gVAG@5g{u%S%(sL<%>~nkvqrP~@al_Gkzc#J*YTQ5jy&1qKPemuAAdCNT~Txt&Y8DT zhqb$OX3HvCi+}}PZPypp)}|&~1O&r)%1UX#VQ{G9U#8MD^^ZkPHl0x`nxzMM)YINk zvlz~b)h0E7ANd#dJqsT8ia(ELv!Iil%2aWmI)o1`QrSY{9}7w@?omTCIB@0WSg;MT zn^5GiUZvTGGDy5D?YX4Lfkl*8>9WRW)d1pIzwzf#_?zhcKPVO~y z_f3ZOGfK@Yj(kq13$>4|V6@vu(-M#Se#K*OhU!?|TT9{-05vV+5(OpM-}BCH%?f*y z@6y%3QHS_-WAS}!Hvuc>@A+Ut7{jVH#m1ol{tBP8kKVN7d4sH{9?)MXN-gC6D2GzV zKQ*+AiGXxZ_0eN7)XDe|V;O59A8J2(w@XqA=;!=I(e!CondT=$Y<%DeY2PEpY^9Ju zi`qtAw`W@dKn-zOgUNvGXjkfOOLq?~Ua+T{1^kdy?()ymt2mrE4&`v?SUi6<9rdtT zOQbvG`W0l$w~9mj`JtynK(H(4zY&i7*|-OK{n+&LeM9oo%*4daq7tevtA%pG<}Yon zyBJN>%nk*@LIW7-2B^=J$$6QC4u6$3pe=3<0 z-AZN2H*v@h0nx?vXeEty>P$nEp)YgXLqpy=A0V^-IE=$}n0Kwxu2xt-%`)2C2(a#r z9|_JDsVy@7*4hXzFsx=a`?u7+G0F7JpWEcqC$RJEjr$Svi`RFR6YH6%0owOO117$Zk;%hcYc3B(-?2>nTyVx}~mZLXv^^@VQ|QR-z= zWm_51L>ja;S0%ql{!_CaTzg3^NS4Nl)qTsk+VE0aTKToQXUoegzrX@p`nR9+l`=|g z^Y4V3nIHFS1s;XrHTQ2(I>JmD&aQs1@R>y`TU>lx;k0N|;^gC;gRo4X`o2zEr;6H} z+K$(3rWBo$E(G$w1bn;srUM&3qDG*aHBqSJ`t$6g0`^uK*-j!>3Kg;liSY@aYUxg? zOsiDCzTCRfL0Ft60e+;Tu=HEA8`|0=%!O5bKIMehc8MY-*=$jaxe)3~kt;y`Gu{yy z*i8}lFvDecrwZ}7UPQ6>&hN98e}+3wK3Z|M;Fw8>=k;0&o(N$2^PkjM^pyBtCS(0- zw3q#hlV)~Yrw)4ZKfdaE{(Hv>Z*>H5Gpe>lJkU6=S^6&BzCO~~?LzdbO>FnNjeqaD zEpXA<^9WhT=P5WqKNCVTY^>zrfWx?57oKuBU^VsntX<3c3}p}t)GR7Clv(S{)94cV zYocxdaMn2g!j8{B$*xJ@i4jU>xXz^IeUZ(9x;1Bhk;~Kb&Sk$;R@VnEhA_FPb%+H- zEEI96Nlz#Seil{Iomwbnec778z~Mb~1>BPVMaKTY*EG&wUK34WBknP@PB_-^@Zcp0 z)Gmmk(L^Vu)?}ka*KOCk>$`BGLcH;K7@GjO*-u5KHw#m$x6wbvj~Gv%kmXGHRT|&T?NQOTX+=PCThere`IskbjF? zQ|2j0^3zcIO?P+?{xf2W?$8e>BZFVNo4;2J>P+Ssw3P51=+y2^%fS{*bw%`dv?=rp zMV&K7I%3?n>D1*B%+du55P9VzUwHOxqJ4dFu$s6;ym!F&FLs>{wK_ZYqOUakD1_{+ zN8BbWih$O~%>4FSIhdHsn&HY07k&}Mq>MG+R2h4pMgN+2$E^kT5&P+{P*c_(=5x^d z7xx`3#vL^0clLf4t6pE5q`vNI*T2Cd^i=coC4A#MmRve1B=xd4WCEznNYex5Npho2X+;NgH_5{7NIDy0bHvES&6g{iJQzcja+( zA-U!IJC|A`ThK`4@n89&3Y>l3k+Jzq?{9p4`H5oa^i%m3MiDm`1Mm+!?&owh4+lV3 z=pn_))?UJA$4NyRzAau;~}n?oTRJ)5CA656y|&Q>5B2 zL-)VkYay*Q8;$ag0rLVK3QhF?1QxRsV1TJxvp3MO`8i!#1l#*GM9}+v#MFBU1hZ=L z{FElm_ZhICFl(jbV@hM{zMZ9|I;YlofEDVorE-U#s+aB!{V9-N%mCF!e6vNR$ZyyRld2v%4CVBBocK25v_JeuHV({|&=J~0Bl*7F- zJij*gvHog$WfL>_`zH%6^*pOPC2`xV4$**39AQrN)e{M*>RR3pSDJZFbp^|T8IZa{ zp07{+S`vM6=liIUskFGMK2aWg@uM>jpo8zi)*fu$7NV|D-E(J>2l6Sr+S;RS3iR=9 z0IDa5Bc>iVk$c?AXBTUcqGE!~>Rx1Z4 z!;Z4h7CenaF)GYH6si(_@0w_Auh%DHeT5ZWLwP1EUp38a7rrq+hvu1v>~mbdH*zKV zS>~X`ogyYie#W{ccILajx}DmmfKW+1?}-1lY zg!%~+9yAV55p;ZVQV&w&zP<=3>Ce9ZIF&@M&Lq2Si|F4oH~AtdkzUR)n+o)TgwSiq z;Aw+=5GnkeR2=hy#(6&y{*W9ririzm zM(&jrBKN)yq1Nta9*EZlAocW%gd^0B#J7*q%bk_%J$!`SKBV}l8Y$NEoV>%`qq*PO zGsJ?eOfltw54QFO*UpdqnEG}5{Z!|vep95E`^lJ~cPN-}J}h>?Z&-X@y9IjJxsCZ4 zXcLrP{)S|JP)_#!sIB_n^hN!8{dFIZ`oAa!FnZ--fRJ#}yZbh(&YU8a`3VA`fRjRc zz|_%hLfJ3ncu);Pb8!&OpU7jE3(T!vXN4fX%@1xKKGdyL%ZBh`zx>19D_5uo4Wmfg zc~AUtPJMB9EUY-2Z$2CqO^0easLCH;dyRe01Ep4!ug}iI1&3U#Fv&h{mnz^OJ0F%P;I`fg4zf>< z0$>`(#nSU0;=`Q!?^RJS?F{zh`;6)2;>i!QpWq+-Vy6(H0Kx5Y-@gZ z8H4c^t7p#(zU>Br)G>?vRxx4G0ovQfTpN#P=dahya}Dyka?_zgcd}0G04*1)5Eg?! z`q{MNn{F32N*IIzFvh-F#I|`3B)6MjzRp$c>X^{{w~GNByLEbg-bmswty&3cIxFNO zyzyJPJ?$xar`*#kIwm#%)v&bRUSp*54gUg@w`KAlyK7e&-(n5-26QvG+M#~G@Nj~_<_BpuChw}Lk+Z-(& z&{nwn#P;(hQDL^~=FM72HIIXeXuQs#S(w9)X5nUu^s?J zpC3rBoaaISImQ?dXEM~T95@f7}V}2d%{PVw9)X)WV2$@Yw%wjemB-@#!3`fdf2JAxEExQluDu94D9ATwLxzD`5Pu!2I3&)30Nv(n&RU40h_B6 z9O-RDcVN2Jhgic(B7)()99n#p{T9kfk<|V}ZDkQ=Z&B-Qi-~dvYijyo;=S$$hjwb{ z@Q35)ZHIW&L&Nc#+&>S^si{WBY|MI(8{Ub=QHj!L|LSIV`Q`FZBZ2H%!;BRls5ljBD4ryZmirVwh zGAA^w1Q#LrPD}6nfD!mGu3GlWP!BB9f-c}HlMuWC68rE);#f*o^gZ5BEU4)FnAR(A zP+9_JU>%S{Iu>{w0{NEpN(h@u-hq5Ci=s_e)`2`T0kb?QSMDX10i<^!=}2CO+Q6sx zBuPTHghog$>?JHl?k}xKu^gEd=CwB?)Fr`z9`hQXWuMo)boYQjS8ns-FPk~bMnlwP z)Gj@p+#yLcZ&9z}UjlV`^0O{pElb&oq{&LNBfUrmxhGp5FbzX?se2E`p?`g4cJMC- zqxeH1&?$1QEE~1-qLyRi8u?rb`Nx+!`;+FSlLH(TtfMl-fpX`m;kKo=-}~Yvm?W_u zl(kFcqfS%oLLj!smx;VtC1L_`%+Z95XZUs7=jQQHs1Br9y4@@${_ zb*%Z6(A30I6As!}VB*0;4O7hA{yyVR4#j*BqBJs{yk987F7RE(Js!7*x;%Rgig-CH z=7j0B1Qrp*-?%3%H$|)tccXg-p43t1seQ$v6nU3Rp5^NOUtCZZ3JW)vO(vn1(_Bg; zbXi;{xA(YCgw{0f%eCM(!g*)o<-@hl0f99U7%(+s@*LrSrQliH42%gTD9%uBi~PH7 zH=&lEo@5|iY!14U%{kxY#)hrcKa8UQ(7){n?gNqF+;mLz+H;(m^@*G9 zDlDJl`3yzAu%5K9Nd%e?UVLDNJP`~ukg)6G(vLrUA8NQE$nK1$vJB<115f%0Z(4b~ zRO)#tvVB-RXa{&1pOc&YD_0IE>cvj%EH*OoLbqc&^#D$GY}uTsD{cH;@I2TSdHK7s zo_I_3z)@*=CGqH2I|Td7Kn)i^jU`-Zli8rgHE(1IlJd}9k|{cX%=3T$HYI0bRkFuk z+kZ%b^ZPYXKH5j0 zH@3``Mjx3Ya1rs|F6coi1Xw*7B}fpLz$Osxz|iP#_we8mt!q7+_hY${MUR|eMxfIb z*Q)o$-JnDAi|}A!6Su1|n5<+aaT;#sb#zQI*dFt=LO7_MTm(eW#$$VjQJ2nEvTo;t z8pG@mR404~On>zfs-d1#XAeq6O0;~)@3fOAMqNJ7Bp956==%PI7!-uo^ zcZ~>6pMaW3?R<`iM+Hxn?)-9)sL36B#VqnK3(XlN9;P|Tc^4g29*-NVSvBO{;Rf}n zB#7D!Z`%H);`lW~3OxonH%YIitTp}t!2kizm*9lNQp||N5r)sel+8k>Z*q9bW}faU zV4M>e$Ka3AvTX}Uv4_>1f3Bl|2MKGBBc&ZYHH<;#AZWG=LsKQP%Kp zgP~e;OQI~{Ba;?dgZ^T`@S~+7=p3DBN2I8AUq7wU2t&jinOGA`tDqcnSd0RxOhc(R z=7N(fMAkpwoW;L@$bo=TQ(wMT?Kvfg;md`KfxN8ZV2-qcxyUv*Q%PTx{5lnNGha^> z2=V!05n{(J&og8iF#?|3cC5vYGNK16{dmK}%!z%JDA7iaaFtm_ZV>dkG>Wd{R;pmf zD$+FLf8l!{*Qf|`k|IO&ariT|wxIh0NtzQAksHLKFe9Vl_plg4L1nj78&c5mIty}x zI_?+fc;Y`BvC^R9Iu?f=;_4pUbyqQ@5cRWO&~~BpVJx*yim_;cDstobXL=gE79vlI zE>?0$$y)Q0kU#WkI8$;tm{)9~qLSw8>mf`GBzQ|?RJDMDe$cUo0MylK4|Hq{kGUV1 zA3#+Sn`5~5E$~t5;|()BFCq8=>RN$7T`S_N<)B8h;Pw`V0xgvuR9B8mpkR{2?&n-|6$y@Cy z3h;cwgxBSYOeZ{cONAf>`5Hi7jL|&G{v_c}&64FU} z@{h8e{<)_^jk{bCD7_}VH~W)YvJ*M$*f$vu4gp?LEieRUQ3~_wUXFJs`LxT zsvGIhi%G7LSdygIWu0^HqxxeeYhQKx1F#pdmlHp9(BoG9w%@5OYAwx{^-$`6L&MA) zV+NDL5P`IH3y}G|idybwM8t3MSmU`L)pE9x_t>v*C>mb=*e=eO{TC3WK5H?2p7RA# zrNUVEaQ4DHS-1-pGNh<3MlJkStR3m(vEO&bHwhMy)1Em#vTJqGQQ3Cwl+NqYe5;eV-sv)JN}%xQn}{@p@6ET5S_0&_M2rV|2^DY7f6O)~?HzreWfA!T zJBrDFa_pY*bA6f*!Y)#-VEC>#TqGMe3w=!~PJX1r-^KN{Gn{a7NAsf%>vUY?r&Pud zbltZlY3Q#`+SPj{W-@<*ng`DC33__>;dg_FuWIX0Mg;Sc#w?yiE9NEbGroUE^6ob& z@G3;Q`&#IxK;7u zNA%k+J8!}9`gN+`uH{&-6Yw<W5F;r31j4Fy!AUWN5nXWEs7|!(c11_3y%+~Sw zStGH-)M~}6PkKTkZFI$2GNBr!Ab>-vxKk}Vb=ixSsC>y5g4GZghS%u7;vjpkz=Xb% zONwIgMiz3y{c-%L3R<8@ornIPpn+j5?2zY%4jWZL&%Ah{XhL8k<(A*|7FLXomSi+p z_+@_L#ieXK^$m;Lg``$pvB>rps^tlT!(EIGa|N#k5|OseUvm>wQu1hk3bJT%N!t>J z7d3S}R9pRa*AWn!2?hf#|7@yd1w{PuLv69h&fzXAJ=EikrJKha;rpzr$j-^Ph^GTq zYXxwuj-8F^*Xh#k>d65>L287p255UA$!VmSVOd`~-owIxbu!NKSOc6F0q9O+a_DI* z&0ID-BVP+RGcR1-mg^fB98PfWxjOK#FBKt74EV(zdMFwXf`HvA=|xJO6DMcC5kNDu zIZ@On9ZxIG@@PP3>iQE`(Sk!YkRP^Y6BtkTO`(UOzF9|Ska-L&3Hm})DfrgJCL=yY zq@LV$ckEsyMi3}h#}-Tt{nuDzgjF5dQMzIF7iRvByOWXDw%8~DjmE(0PSD}zHRW$I z#s_nQU)r1H>te|5j?R}f++>Y$3?GTDWTGuYD>LROhMKOv`q0jEfeYaZX zicj;Vbe*L-4bwHLjn4riXpxK3HWBN})Cz|P)*^7B2utXG4+8=cVUS~e(hu=cM*1=F z;bsAbG6Fa!Nveacf({Pxb7oZ@4tR?-#ldrv08lSzy@ei1tw39sE%YIpYEn~mz3nw# zkJGUvmfN|ckw#6(Xu%2Qmr!|fZ@i6niFCdGrizO1Lj>qTgxSM^G&gT2HEE3%vqPfk z8WmJ{5_gl?5#nP^JH?PqkHERuTz3KQbON6U>}0XQKDFxYJF|Q~Irw>7|NJPGO43L2 zeR@yZ8=R-6b-_v6w|~1wNV$Nnj;~-qn$Rqu5;+SaV(FCY8)ax~Ein~d&s|f51L+Dw zcA|yr+#F?N&xgGm>ZVT$XmzC&kSOC{b#ka+N}Ge-I|xNe7_wp6Q!ngVgv1)z|aG^Q_t4F&VMJ^^5yIY4Pb9R`8PCuE~66YNcb^Z&PKgb zy%Y06eYtvMjQJ}Wp;kZl;wU?9uyEeJ+1h!ASv0B9_Le)m{L{j_Rp5-+ZTLQc^RzZP zl3Zc1@o|Y7!%ZfDbPe=q7A$d$_d@i25UFXzVPFnfbIb*huH8)?KHYu`^l0x@->*A( zDpB+!RV2SogOIN-CJ6;j;XntYLQiX&qKU3AV|6bp6ci5Z;G$5Z{|5!p|3ES7bQ}r+dqL+$b6wrs z-{7~ms=$_)EdLh@O%#e^6pDoZpdeZ^Lp|YzG;fZy7#B0Yo)7nfZM9~o^E6{W@V#Et z4a%xM(xe?dSb-5gJAsj4J@Rp~h|8Mz=8!d+>|`A+ZS_#E!yvP+nf1x7&^apAI0RxZ zg7kTJKpFV?_@UZ#O-_q-6x+-er7cd|7WMatz82eZkEep3!*qt zJtw!2!g}&_J^x;y=JA8(!c7i8NEX4HX?a`lVSP;NAMvH0s^CRvYGBg?P~((#R#&>r z1wTD{vKm&CwlgW@X*)Z$xB0}>)zbiezCA#Lp5cx@42~acA6}s%ipv<_@fx!=ZOaC_+nP{P}(}5xh5nIDI&tpkNxV{l^DdeCNG|v-_0cb`4jBQu ze>@b~2}$24Tg~o0f6Py+N*)q|l%Ui>VP@d-9df8*(3}}_`Qo~ZTbsgFlgBz`?&PS4 zf8KGeMS;gW75ihd!0|K6mcFlf*6$+K_(W;yDe)73i%i@l&3-0bM6|d_AWew@YY=K z{GPcZ@z6%vC0^CWK1cHBCEiZJUL$Qg^r2>z* zV`!=}Jyt-S$FW*+{U$z5p=b8Sn~!l53%)h-nFw; zr7sz(tJIew5)KXo)fgl>;@&*9-t`g0Ut9he5!sF@jfA8Vu1d9tatDnr!`HYq#W%Gy z<)S;2Jfl^N@9W-mn!nSdEy%{C-uRMPNH)1+P;B4i4;Jd!%nTgmlNh*T_k}R@1LPVX zep(&BwHD_fT#G*?@T*65Z%emWj_(*>H{LnMr%QvE-?^S^ToV84XdXi7bj~hO%6i$3 zNa%yKRpxlZ^4erQs+wXGg52Y|#zJL}|AE~@g=v2Korw8j0a-sVxN4&XHFNv+r*Z;0|n!mpf4qQ zce=!EruI1|r_qAVO{$ibd~|t#u5JB(h@4gO;xo})W}KR|A5)2G&`Amtk?XrBk zen(%k%i=wI?4&tR{W~k&W4eyQaMp){b%?CmZtry}bBf}UUuv&t)T-5~s=0JXe;Z$7 zt3i`IFn=ONkLl*KqWAEhGkvUnXVzNEL(dX&qV^khiB)tz!LTc zD3mkX2$_j9B}?ApJSzwz2%S?OSIB4wwj5$Xxd#&8XBd9&`4ujiqf-2ObYAVPaNk|F zp)yqU1?Ja(Sl_3SyAvR*m-}4X@i%;&`<%RBMmtEE3e0;eSX4Ck}FvgP60XCCgYx1%3*O;v;c0$1)PXEX>#9y9|>OC~J zTY%rC{KEb@AI{+t;#urLOJ~_9hCVgov&`=u$v&;Fc2|tq=gbk&Q|Ai#5@@d2Z9j74 z$IWzXN*ygL3~|(pN^HOu+JQGD&OqLirXjY-Hkj@$^!u+tWd&l;yDR0HkXVE7DG<3l zikQ(O<5ez5DpSuxRDh_D1gmZBVdb#nV;}d?_jxw)4KJQg^FgQ;GJAeXe1lwl#VoYt zcYjC+NpGtm^xQ`2TljJj2LXMijf9 z)#nGa^nB!ayW2jPg0P0z$+hEKi{s?oru+zYYPJZc?J;S`O)GY(nznq2Icmq9R&dyi?-+QgQG}mDd-@~OeC$<+L}F*c95q`q1aR-eFenB! zWv*8D`X+KsOF`t~`hpgLuJd5ym@O~#3l6Gur9#Ifh_J< zCR&9dm$2$iM#FF~#J0t%mB=|aTuzwRp?yriuoXM%v751#uv*8@OqE@8o8_sAoV9(9HYSI|}61kPDnD_zX3;OY8ks_~&{ukX{#tQw} z3D`IKHsJZGb8>DUDS|$f48Cld{Y~_x>=Ql=IPf|%GBVt4?yYJ}dMJeeuTV>&U~(wM zO0u6Pge72wu0&L=CyPfWUdeKXs&h!%Er%^;ilC0&dteM6fdd)->cIzMTc&_{$|jh} zpW4EkNg;EVE^n?V9Fhy${RbJO6W4|5T%ay`0Ff59B&wx9qqx^v2io_x9xM`1N3)Md&XiW=1r9x8(B4z-k&hv){p8Nzj1 zn?SC8;ZenPvYAG%MHr$sUg;5+TbLRAjnA?KkaeW#?g<+Gk8m8Wi7UFf>_kv5&0ArD zZ)-!_X%XGV|0^8h*_DOeqT1;guT*KkyDSNlTxHQzGQ~_k0L?>aJi%<(XKSX(9RSW@ z-kNp0DI&*LOMK~mDtVWkDkjtyQysB4uY9^)Kg_x1+BUh8;Q56PCoT6gsy%IeHB;cD zvbxUOEZI-tT(>(~jl6NR@enaC6Q_En^+A1jrdh(uzgR+B&GFAC-n>G#$2TWhtHgUZ z8yIbJ(W`5}kG34n`OT?R%T=n{eeSJKdm|`(gfha3q=inwmioXjT!>my_)ATmhMWu2#7ut zfn;}vkF!xLuc(L#7Lx?EYs&>zb@@J|s_Q-xH0C7};Rd-zrhQaHI(6Q^RP<;(IPm^E z@tUdsHdigL*@Uui`j6lFlYxi9BaE;*eVgMq`fO%85)30)6_&R87+{O*7})zA?@ytZ zGXi4+CBfeg%p?6XAlYMh^R>KV{m1m?%`RrJe=XDV6DSEDR*i5m3HEZ)&=&@HnPNR( zc^+GMNZuptSI`hR<2>cce=7TQ-SYT`c#nU zc!WnXLY^#e*Cu}8@xPPvXvF3EU4pJS4Y z`_ae7P+0`_cpK5fv@0&sEb{}=`hr5O6XQ$Hj}vcq>Pm*GXvWA|-UD2yHJuQ9UZ3q> zAHw#YLjwuiL1sB&m;ATX00du=3Y_jAADLln(g;t>>w7>GVq8WXNl1rq$;B7C)n|$9 zm}uNpqZne^!JP|ia32@<+9?Qls+Ah`3ByuS&mo11ojS015yyA0Cldh#^O27D_a&r# z8_WQ5D~Y`Ya+oSg%@lpIh4aub7#8#PKo1=1!?XPd-x$Rn@_<~RAU!~PVHKBfW{swK^beZ844aY*z9V+I0A_PBR;i@KA}gZksTh^;x#CxE_n3!t!|98w z-@eNsN6~fZW-_OHTms}48H}!*S1JyXg~|TE7!_g1!oah?+*)eh7B&+(X(?1=RDTk+ z+O_%Ld0JnlPDXymf0LkrEx@?bG^B=T{r-|jq&fAA@|dGsDa_sQvJ$!Uv5Zxy`A z8*&%q7KN^CM#mWxWm^cxH|7B(jJ1&O=TN^A<9lvbF5puIln9T)~jKWJ~k z5TC!pX#Eg|&u=S!CaC*15oeP1s^RB}2HUcfN!Cm1`5qi)L7M-XnnWqBXY1&T$%L9ZG_{p!~D=BBhl)9pH7l z`9D-JMD_8S>hT}5yoZ2+&@)AV;1IjeuarzL7S~sQ)Bk>D0K*HPMl4E8Akzz#&eq0-THCsLS_?P9ttyzlX9HA(Lp>gUS$L6L+S^Od zE7=($tKocr%^`CyE_Sv-v-)q!m~-&4Vnzdn3neR*xz-P5uC+v&YkRtd4EzS89_UMy za8Z_1J#0Xob`~qA9(d5w&GUsdlOC9q`FcNC{pkmTj86#$on;!O{m_UAOKKl-SC_bA z)5zcgrMOa&xuvD<;TwKv2Ltb;s1dM@MTk4MGSAprZt-gb~Y z-eWGp7dq+Y6)qIhh*quit~KFRA`*xDV?yn1(NV_BmZ-1PLK$=)6F)^TAwp$#koy=j z?*V{6D9P@|`mW`<97?j&$|B|YYrC;z`c+9D!$x&dv}+dV`C_oFa;~7kc2Z#6F>AS# zvF61JGbibtqlvzMY{yF>FiN!pFSe;fb^fwM9HWRe1r)KSl0{!%ECSLVyYpqld}%F| zjuwB5KJC8$egb>lzRF}*w_UJ1{7ic+R!8(4yE;#o-r3#XF=-C@*;3uvk#hWw;Bg3( zbY72BT%1hM1=5M1el8s?2oM7vzFo+0CKdz=yFwD;!TOgf8wui;fpNX5#3s2l=+=DSs+6dJL z_ZYeVjod3ZK>PNz_6HxqaKWUpHKX9xIn9D=&3x#k;-32a9~ixq|3&XMYeE`?a)LQi z(?1($3{xqMY$*|dxe7U=qdkkkXB5(Sm21Q?Eu%*E1$YfeO)d_S?G!|&t@7~e{k)Uq ziCM0xk*RDn+4R@^d6m^Fe0WGka>D6^JHS{-o>SgNwZLQg8IwP)&B)}V@pr15K55XLG+HF*>#Gp)9NZ9y$^@5v| zheOzPclp-$xZxaKN>%gIRo9}~tAw3gXK1v@eYKv9=(XtM{@MAB71_YiqPGs#v!A$H zr*AT;I;P`dPKf7RNye`S8XopQLnka1HPXQI2-4U<+wvk)kA76&i0}PX2Nb&$Y#8=j z`&C=djmklQtXy#?+GD===zh$BIB&;dDg1NLA%f>Xr57d4nG_yk?-b~cm0}{o)lpI# zgk*(|A~7gS6(y^n&bPIf!ix?&Of=9}B*6Cgm>mBR&z`Z}k2uY$rruE3P|f-nk(De| zp(+rtLa-#NHsH&v5RYX&LnS^Y?N%TZGljp$?iE>GA3=#!Llvr`RiflDSJ`xk+>;|u zGbxbFs`d>rrGI2;Wbhy(N@NqEb3cQRY(Z3M(sWO08^ct6NVC9ivWRXY`Nwy<`Eaj63}n8Q_PG>XRT%8h zIVP~!iio88g^sA+q-Xw*LyxzOI5`GWIm>9NdwNjZ5NS2R_#>Bb^Q?n@$& zR1wZ9U1nr@67(01Ox$`)$%)Hpu+AqAyc=OpTdt!E*B2h;W~_fjT3hIP=lcN4V<4xD zbL0kwnmWjd>k7Gn<%Qa4xj}BsBpNM=KuE6D>tpU|=lgOgpsv>0M@vYQgXl9#Pf1En zXmy$+Gme?>1A`KGwl*lVS4KcTl8ov;fqsBNEby41hCmZ$8`S*9IX;Pk3vl%|{eMw3 z+37Jsy`XmwbA8Q_SA(ec3;gXg@~_cOPdBD)nBgQzh(K;kFt)Y?WgCfND1oRC!(uR3 z*Ei^B-A?ftZ`B5KI@lXzo_6hk1Au_~7zVY1RZzTjaIT&!{jgS(5U zsO37@TIY7t*^$HtH&=+m!&TWeBzkx<$(XWtWmxPVTCPz&v6MYSyEk7+<*Eph|ChvQ zRWu$fooXk7gvC1B7=;vc{24;xm6ROQ?ljkD9FrbHvUcG_^3Mt!P>)3tl&FP-o?=R) zK>ygYJ+^=QFY0_Gw08m)Fxhvf@G#e5oXH$W>e;w1SOb<%!v zOVa%IgkKYNTgXXr9l>|$7ug|yQ|`lmDs=|mT>6WK;s~^?&er*Vqa&({V{+0oX8|I` z_T23)1EO^?_7Eb!76lF0a%%fNYA0?3L=T5An@>xh4OX?y-z2kKDG@ZVk{l5V9 z4Ioy`Ga#AW8X2{xR1wr0sDeZab`aK!KuCj;@r813OXJ|y7EGnmG-9>XyN0f+3s39` z<;@2D>fR)|0PX`~>V7o1ARMTKEvUjH5rRTN{4=e=Cdo-@bp?ha^B)v=C=~efOt~aY zCe|p;vhRPRK=jQLbtT*BSuCePr2KT+KV~^cJMQWHY#if@LJ7*`ehx;pv!UrVtK1Fm z8Lq1F1oPvd41sS}Z+$b34bi%p%QKx@eM4KajN;!WXrpPa7)hmc=qn#;3kLlC*cdxE z20Ajd^*T*+j25TqIJ;UpOOlS}y}l(-5R#|-6og-^Q|-E8)p#;8u0X*M=7IVfuiA~n z6OmSz9nc8De9sS|z#B{gl>p1P0lnPDG79N0uCU;&3uK|&sd^gkp}O;wsvGUsnW+KW<}tT%V+FdoMKo* zjwa-@5eU9-0}$D(BZ!m0AS9z-jmOMFl&n3Pr8Rtr=QiQBm`|21^KHpqQU{6Vcb0X! zmORX6aaC5)u`AU8`*hkTC0Qd?DvcM9qEWlh-$7rOaMqO+-KW%a5)A~8NKe)2i~6?- z-lAURSy0b8AM{;EJ6nys^7Mv?U1xSMn=b4OYK zzX%8SQm6@GSK*`oyV={MsxszqZLRe^CKMb#n9BdM!Yt^2C+K^R8?#B@bk2Gq;(8Fh zSy>_B&KJE@NmZjQL2xQx+ZN}xLHzYWjgnlzc-Tk(CaGz?*^kuqxf||Ag$0=_+Vkh; zdsBwg3&8^&dNRRj@||tHRaX9ff!nxQM3zM6V%N=D0=9b0%3|+?HWFrSUWj0g1D`2J zV^2bS@@vJwl2qah%#8ef47Ku~n+_jzl2J;4gLpz4x zlProxdlAlY@Mnj)=A7>7PPW4DXMgna@aXve0oy<%zeJUqb+HcHSZ|im!ZbK8VJ>7? zxTFpk!#Yx5>kaRz@@?R@=9`JApEb;z|1%L_uBNj_M+v|8cjDNm{<6?P9|pJ&$x;sicQJ_IjT;wPHZvQ7Ir=7w+Mn_Ir9|8w<;a3(}xr>`UMshx(a z4bLq4F?BxvHvjR9x=A>OmZf&kQLOptLhL<=4UfN9 zuxM)8F3cBeO1-51A^>q+`gzYQUDhPRl44O+onx0`KmTU=R^bHCH}f2#;i;L3cL6hnAky6a5o-lUKM~V<@f)$pt1+)Z zvGw?oC=@-PJx z+H?F&^q>FHlkB(Lyf`#J`ktjH*(PEEu`NGkeGAxW`ON9()7f!@CNJ>MYs4m!!MENx zv_AFlIyCXU9Qy|9ygs}*owZ%VT=>bG7&^Y4IR~vb2KPiQ^NfD>B^wkA#d?#3h<;@A%i@-@1@EPpi8#u6sqiEARWD^z zOScN|lFi3I&W7g0WRp~Wvhg0ivz4oWvOlOKv*W1Dvx}*AvNIknve&}JpNVDa$hhgD za6RK>6LI37L>$TX!#rZjsO_ zNUB&%!7^@@sm{k!a_o#F{jFQ$kJlH~7)4Kd0H4TjwA;~VIk%Y;_TK9&#Hw>Fu7U9E zBz9A){u+-rIFJCBHEJ{BgR-k~zG}LOo^l!*#|vyz0oQ-T^*=G$qJv4I65PkKW9RB%2tu;P>-$;T0n`ZS}>F4G~NW={$?A);6~ zup2h@QOk0YrKB!p12L~}KiFuNYm_kUi=8cZXe%?08l|hYETa9M{aX^|M=Vb(S?n8t zv9hv)HsBAsX>?Tz_NZP;2k|kvnR%p^W=N?|Gr9D2RAXIA+r??SpDthB-c6*IIKTal zCe3K?UZ-8x_XP2aN6yL{C|-A#<5n9}{Pvc|0RaN5=2qsa8-*)g_uu2xTN35X?Ebh~ z+bRv8Cvb+IXF`k_1;^!A58FQV0CKSO4DFMY9P0I);?vodQb8k4d~&1kR-X-JiWJO& zs>0?{&}OxUI_rX{Hv)J>uX>r`?bdTjVRMHlD*nyy`OA{8sa#`})J(f%Zcr9{_ls|w zrQ5tDw4@lx%CeNl-&(WO7cQRUC`S5O$clzTENgPDlZ!Fwd;uZ-Ue>X2zdmZVqlMt7 z_c)c^YJKO~XUo`ML`D@O7MY+PR4Q_s+a$05GHh4L9E8>OQ>@6+vW|(O+ zU?$Al2HCo_fA-Kdxs82xF6C6uG1{L*gK3^Amwp_?f1PkjDHDXTK1f^e?-R@Ul=q1F z>&oLH<)ZGzo>?>U39TKXq~S4QYi9xM&sbN>aZa;JY~|6-`}25+Wf}YImiyMqKpoc% z+tg_xr}LaOMV;?*Vmn6>Y;LFaIgn21sP1`|aleoU=50qR1FI8ciYzp3mmvO0L|n@r zBcq=O@n0vX<{RTV4#`3D--lRmgcahf3hKtvUC(LiTNtVl`zVJvmKAWQ{}gT5EmL~I zbMD#kSC5nU4p`$o;(Pb=8u44C4{=%Y^=~_NoZ*wR+Ouq{&u$JI`ga-eTkMyfej>~J zQrdT_@`h{Rdg~)Tlp_8#{HDJZH0=?$C3{}qZf8Nvqr_FP$->z|fw?&^#x<2*7ST7$ zYsSeCWyNFMykrhlmPV}I&BmOzWQ)=p?^)uOlRwR*Z z#hPTqf&0QH#J26%xcim#%m6#1X>-BuI1ZIO+djfShsvRTgajuLl~P4XwcJ*zJft)7Ej?WXRD z-06Dzqc>zA*7rHLKeNWNGwMF?du;@9y?{mFO31C?TLs=%PnvHxTK}wEh-*IEh-;QZ zoZV&|@vg3yM`kY@FT8rAWcR`dglTe`=avB62!?_CM5?bjudly=jI}(@jcEnX$IKAk zQ|+AWtRw8@pixLj8%U#miF3o)>&}AT*!b>CMIgR!&&u2Y?^iP~HHB!2?c?fKpWoX1 z=p+$eZ|AlvkMr9pE)_^{1SD+`m3LVAvy52J3xhxog1E++5#+tc`h3KH2XF|l5zk)j zZ(5$;UU=oN#C1}LD6zI@T~jWOZ*RLM=QrMOV;1+8G~IibyexblFa5n15DC5-*HVMj z^5a0a-nV+6rRtJadw+dIPg8VZHNX5;vIE;glwA)qeiU6;^lCcPF|pxr;tNcGD_t@l3h`a;1>d3KY`$!k18ucyLuN|2T^zO zL|kVMvtMf&`)X4pXywo(IMM7<;H^@mTOp=`n|M!;J7oSyIYHh+L$^}Tgg4vUYPa*Y ze19r^d)mMYBJx`u`cT+f>57OfV2Fr+5)p6udOaUM58}UgLm*MarJaKXvOUQa;X36E zFt90VZ}P2grm04p=du?Si`p<^J(u}N)UC8n0DGV7=kCZ^+@%SAWctGhh<)RscMlZQ zFq#CnfHs3x^uDyU=^Z}Ltcb)l>*k(64O!NE zh!v{t7cT%!{KYl4ZRM5^whm)of<*BiV6WG~LWue>A)70? z!A&iJWFL2*sL3JwO|@?KvLL??~2pHvc=BV-;7qVg_S_nn0_PF8{}&4HA0>ykU*zHh%YB)3xK(j}&? zwl1aPQhn8I9o*2(h`V%ynf*Dpj?~0|^az4#ozSU;vI~-u@=dBXKJ@GiV9-NqPKGZvrdGMIgG zxL(6p;BBud{J6b}_XF`!uiV`1v0RXYf6RL!k zxBeH=O;(7Qj+RvIX#a&MKL@sAUVUQoW+6$ER~X?KKNEpTsSbbWIH&zW?8vaRuAl!% zlnA?V4e3W>Jx@*li8w^G;KR;mPEEvh{Twex_VazV{P=kr#nE~bi4Z`n`*pF8 z7YBlYKo+xXoc&-&&w;Kft;=mK5(n%3uQYssyy`fAn_&Y-f)OE`u%WC5@^CbvJx`#Q z3J!$de~|RQ{6!S#{9nY{|NeP3#CZ^b*d6=&x=k0~vW=@olno__Lm|x|o-KJt_~;um7fK`w(LyGFCrci75jC zmLP6l#4u&d)8)JRHex{lC&c-5^?wvukVr!ir~Mqy5~^Ts`N-)k^$GZX>DSk>*~4Rh z8Yk|bfu~Fi;W+!=ti#0--Ij#(90*$$C+-cW5})ENi-ZqA8%7*bkMs2T^y;(EGen+< z3sNi`z@T!w1ETrcN1RnZRJu*O$SuB4%c57}m?d9q-E&K%lb?5=Kq!nQ_VpSP@0$l@ zx85c4(!sF<5IQkL$HC(9-%NInfC}TS4#e+l=&OUk&^oii$da-_gM2oTl02puj zpp_O&20{l)f3Wd!QjtMIC%xY7p4nUOumLu!yC(lK0@}=3e2h)Xwyexe+rSIHneT>! zP00e1U`aiCm?YaiAd@6=#9taX&y~~g;`FYpMid5o-7+2&2|F~~>*9`EzB5j`Q!~~F zp4PBxZMSN9dun*ni-s?*&_R5fyHrKKmD1p6+g+;3xuXF;uW`rNpJ3f@fLN>%G=Sw= z!@Z0XJ8-HXj#b?uPe>mE!hA!H5P3K`0>TQpZWH;UjMnQd3-W@3SbXp8EwP_3|4x8bb$i2t>=z5r$rI1M)_oh(OY-pxk^wk}|DGT>R7iYFT4#^myVNkp{9FfjBI{7nzq(=pMvY2xE^(DG*D2yyceXP&|TJur-!qKz>2o zefau30HOnNt>G*Ama`v-me|12_^D;bYr)-Tm+*u9@s7fzN>eN{q=g*})9T5PQl#j$ zUzAkLQw2DuH?BV(Sr1S~+xDF}&=+9_xxb3vUwq`|1-xU2|MtNA~!!uW`~4IV5n43gjk-mtts3DXp} zsmmKS*?q$m=UTZX;F-_+<}Rh^gqf~=9GIIDA3CFaB*kP;+&uCiI5XRiJP6J#ARvS6 zy3{2pRVS256FIP$dIB@eJnK{uN-9K>D@7o6j&U3q-n;a0QX6*xUVtNCy*<^voCFGa`u{^rvJ1#Elw?Hh*Glg}zr2);}Nr1JKecVOd5*t9j1{hTUZ2TDs z)1BwrU7-sguG&w_*^P*M(k>dSmb~Q`+FRPucd?ZT#3LWDrBm@cHT(eq6GOcTQE(mi zKB914nqJhvSx4ccXuu%C51#i7eQP~d5OoEWE2-Crb13KE+A)myO{PbfW9!m{JOfj8 zHZ)h~M8F)9uKh)nh=^Z_Q(uxLpl#QS*iUZFUx~|bBp|*b&){f@NzFslXLYGjg!vuz zUo=+&>JcF|T#>>=3fPpelhe=%C)D>r3SRpu)HjcI9)kmU0s*Ohq_DpSOWi0}OMnsf z-RCz+nZ~P8mM8(^Q&icr75V~B3=)(wq@Sd@+S8_~gN^puE4) z=2G~^f22VkidJx%R0Oa83(W%Tm!K#=PW~GW8!qJPx@g7QDPjew81Y`8+F_mgX1M=G zLq0ZKLH#!xE+oe1=ohU3Ai-m4l2kJD(SVtl<-gMaX=(3oG?(drq>+wr4~M(cA8DxN zdNx%H$+Pe#_#=5QjI~N6p8)qt{>$2`juD>%#3(rJX-!j9DeJu3>*nW(tv~i_%*o~OI22ZnS4X*IlZ?s={_Ds}yUqp4 zXd2jtH_J87Rm##QD-b2oA*!O5?Z0m4)C4H`{EPOERsSZ&SAw>mi--#`g<|-pE8rRL zo5%POt6~xHDl2A%T$mc(3F1ORJlxu8nzB!s02cJWXp+WBXbQ|8KsCU6e`$cM*eumG}mSx zCOm45nHhrX9dQ!t@{|roVIkou9lOCK&JMWXTeIL%3HpeWR0Lwh49?2Lt2>U3taZGv z4|(2+rw>e74Us-K5!XJT^=j^eP`7qoXsTjbgxJm)Et(9^mvUVRZuI3|h)pHb)iUw; zi9F3B%A&Yeyq$_Duz?)aMpNZI4Jc957@`I2{YozwKwR=njRcWz5MKbAzCG$c>Sd_r zEujWYVzq}6t7MzNia2!Fj2hofUe3N{+}kyIbpMEw9X+?(wbiRXm`tD7mjNpq?HVD> zP(y-(7i8{G#CmXzTL;CWx_A&Arfao}5qIjhyd`<(Dp@gj6tx|ls}M`1)+8`hBg3dh zwYWt{($cb1Gi>(Wd39IMjgk^2WE8|Tg4hMCga5j!+sXV5;;6y&IkVxvnhsfPx#=7D zJDay0Q`qh&t&>R?ph0=n_jMi@IE@E-7&24BGVO?&2ocK-!>jZI1)%qe+ksczE zYeW(xf;fYy5B+#c))N_~5c~Ol&0f}-%mirEO>l`g#(yNvx)0DuCM_erg0=w;zn33~ zGv-uzPQHliXlVbV_+O#Df&_VSiQNAGiMy5q#wt68dEyJPX|NFSOk6*;B;xE_0bbL& z+_>)mvA?bUuSEK~5C>A4_3<~ckNP)JA@D+jaSlmLSZsk?08tby^4lf^R3gCcXH=Rx zkTU>_CWyYXC?~A{7b0*Z!`IvcZTXpqJQu|!CzU^bAqE&zmO>O-y@^fY5r7KZJKO+~ zc)$-9pMLQ4Ah5n~7?z__KyB|q8V-H5lyzJnB0$*mkmr>3^&>8QwFL3A*e=AkhLGhl z?mN@qde?W`qYLI#cCVq1T@P{AAii7Bi^%Wb8=xXNPA9@Jw{L)|Bo>+|^6_SXNrb;B*wA`SW`y^{Th}|2?IC8^rjsv+%EC74wZ;ykl z%!BL-wnLYz`ywwDgh33Y;qd*Omdi(kMgBRX+|Q!zfQTK7REtfJWMl=rkGB{=B7!)J znY%7n6G8Nyc0u*P$m<%h3li`W0GM?Qt8gli24dFa$3=hKk2oaKDE>Pu4G-$-zphY$w(IbAr1vQSx`ZPQ)Qsh?&Mw|woa6~tkc z6zJE$vFnC9HMDsDAV!ROjGfX|2A3#F?dE0TkebwHNhY{0+u)r=yk&DcvNE>rM3dUK zY$daPw_G=jYza59>ez#b3yY$8TzyI~BIgZ+#mbcMGZASYO~K^^jsHwcU&q72-?V2x zC$fL*g@WfS{Ds!L9!F6|WxwM$Vh@W!t(ex^Z$$n%Ql^#q7x7yaRG5zqsp@e{Qk1rv zi2Mq=Fo1Z1BXN$`S5FafOWa%2uLvcAyU{?VTV%Q%oSyUtE>alh#a5nUY zjl&59o*FH&9@JARCzD09VtNli8uQdFvO-2dB)Ls_$=mHO;&{hM3KFz}g*tZy)kxkS z&HH4reSkW&da{EL1Hwg^HSVPz%YrB&y29pj(rf(tK=!`LeI4So5M4z7A6j`0P9`^? zC)a`P<$)J`1+j;mGG%&zucUsHk~qb2r@kuM!A4+-WgKFC0#W%&(A`PS;-JU{6q%G< z--agw+@R`$9+1idlmvq8CG=!}PtBpxZb&5x5v>T?Jze5@neevf+sJb}%Qec0K%IH< zGtRX~<{Zhk`+JFK__3FS`8kMV=1lCXN7$_C2fM)CrqPZfL9_r4(>P+stuhjFm*H_K zH-uA_t4ADmB+{BcJN=$$2L7|A4aoMc6ktQ`s0 zU6&ex=z^amg;UEg4eyhU$iL3k=Hq0$RDRfgjcqn`mk)V_3zA*OM4p^Xb(6f<^w1 z7net_=gbiu9l*!s0&)-$J>Zll$CKZPbp~-Qsqyj?kxNI7qGehV5$`D{C&*Y9S&M9o z{bc{C7QZ+oqrws0@|agA;zdExM;@5_GZEE?En?n+eSap>&pl`V&qNy1lR-Xc}Yc1W-4B#~+F}^OcR=NS% zd!Dlu7*?<=h@>>O4kKzF+qv~1(=-qENp1@WDE`n~y2!lpu5wydPbjtk?AGI&?YNeJ z){f$yNR9IpnP!m4&9bCG!&(t;Y|ChZye)E8Tz<-4vU}?1r0E&ofM~9#9Nn~sYe1jn z#(hcra->ZhdLn-9MrP?XkW_istjMWlUGIDKDIo>(`g-@7g2stJNfU=NglC#LFV+z# zX+#$io|^W)q=~KQJ1@DT2zR*@R8RQopQK7eigi!cqe@3%g-Dk7NHl3`3Fz&(`@}`i z-09<(wEzK5qZI6|GU@zC+P3{>&T$Tw*8-N2Aads=O-ZFVN|rm^QEuE>L%``i@5s6Y zv5lIw&MnWc)62yW4MybiV&RRb(qn^Y!h$T3p9|*>hH%uUW z$3dxpC$RL#B^4{O5b5h0h*C0A5_3H^p7oD}gvt$0G1BhONm6Fl zX+k`STW~3=RTaGDl9CQ9^$4Z?_30&#IXe#$8z1|&G9#5X&TU6K^ zena1kL*OS3?#`+~XphD!xDF8mq{%Kq*^-*3WUE-sZ==F~FvF;+hovDZskD}D5}9o@ z&p=qOr2IM86=CNf8ci;Vu6D9v+gFc3`f9G6_%_gH`tum&J{cM_KiD|Vof(JB=Pe0Zt$gcOd`&ZAb~rm-Yh;7lfjgN@+3*wzqZ zH{X%1QZiff4STKg&F<|I;)%dzNi&8Eoo5!) z4o^X@#xz-(zSFE`mXYQ^v!OIonzf}l)$B6OzG}cUO-orjyvWI!?l}iNDQjmrkBs<- ziSm$RA=UPCB4Vk4x|iOBzwLB8U>Jh(mxGX5;sT2C?4H$yu;V!ff>eRpOj7BeJ>^g= z4~VU;LzE;9LX_Hb=Lq*M(>wH~&kEE0N`em8Imp+k4u}ni9xAtn+r#EIUSDM`*HTbJ zQeSF~R@Ro>#ZTZEr8WL`qsT+v{mDG!T2!X>ZozEvr1aF3IUkHoMO>({v{R z;z8@d_Vo#kTH@YtkE_oIpqiS$jwdEf`x)cJs}+6yaD=2s?dh3!q*K*f>yQ#&Gs&-y zJdycHL(g6CQxH8fYe=%**oaJ*Q;Ucst&2t4FwH*Z@LgqC5}tvJNzP0T55~IR3e!Z; z^*gH(j}c2GcGsVqxlimW%|HM(*GK4R`JSx9sZY#rlJ|(ej`>ZlV0fIe)zs%|=Lo@L zQfZWVm#DCwg@pL8SL9COM9s4!P7*vqy_N``G^CSWQYFsjZyQGCh|4N^muByJKN0Bw2jY@w$BX!ub*@E+ zRq957u3TPW&sH_`6Y>!671Uxk+I-}>ex3wVAXeG_7I8}3A`ua3DfMQiJ}2Pre;{HY z_5QgNDVJdF2Hp9I2*i}7VMOkbq1dXwiRnXfAN&3f#D=9f(s=3-D4HwQBmqW z0Hv-ER8hoU@+j(%+EjRXY6*0v%ro5QM1cn#lI8qp@G?A);b>rGVDXkL6D%s^Srz$p zq9+A-G&Ob=57}*;mP0Rvy|oJe0-hlTOQ`en5C)>egKI0i*v+ul{bqBsc7Fzl-qFzB=m10 zdDU4$Jumhp@1;noxA$Hu2VTZxhmH3;PjlY z@73MeYT0KmRV?8FqImYcCXfBk*>mwMqu`>SiD~B2S(j*O1CQe|u;yt4Z^S=|$jLzc z=RribRf<^-p?^DtD&58eq{K8UrOCp6PDGpwkXvd>kq$v~{I6zPdaq05fBw_hD z#PfCm+JK}%8(OIX#BV9tLbUMgf!tEaTmxd&41OR^AmXb;=IZh7BR1sCs3$nse_o`l zc}HGFBRv2+fmWVl%%kFx17*(;#j2Gks{|1&p>>Vp79tW_g7_#Jl3Ggjs`u(rLjC*o z@rosRV~W#+oHe-5NEcQwcK*)NrgS7&mnsVDgla+90~2B6hlI%2+|f` z-6mj(?ZL%ScbT`U_qwZwvn+X80pQO40>$sN+Cyz4ymHTTiQC(D;-`pnA3wEBTI*rs3~W6`>yR1k^~pY1)w4jKekYpxSjh$l_gT(NxBjo#T9KN zL@A7k%vf4Qo?4b8gWM$yv*mA3r05?lj}n((qt49FTnC?J$HvGeHv~!jX5+-W|8tu$5}!(#JsUib4Cm&ATw@@Sp-`${kr&w;PF;oh+4mN2uOP# z+)v*&?_!$j*QRO0@eb(q(cNm7w3=tH+iX`1A`W4PxC-|umA%b|aWa0SJRdjQXCe{e zFGR``(n$o+bX5D}6N?mKoY%<)F46BZkZ%9-X$g2&6emvS zDqNq`ex1M&eq4G!s?`%|#AmvH9c2Uwk&u*67|>G zX#ogcR(2HbYzIam8Bkjb;-5qmjPCK`_<0cjg$m}HpF}_@Cl zQYQ{1bc8Z>5zQ*&53f%8SSK?xLcNHRp-6W`p?pe ztMql`!#5^i21Lt+#~J)$GSd^V3*aeK_VzlHl57Q3)Jh)HtJqtbxZfC;OvAfmBeHL^wfP{~E}b2=U}v0d-9^M+;lgC^ zaj~()U5wx@Q9ZGqfbsci$PV6Z+k0BhY8WtyS3Z&(kJTc4 zEatj-{TwMPDZ!SLMcL3EH0iZj=uBw z#rH*TIVEA^knFimd&+T(S5Yw35V>#Oadr7%Mb6*G{BLo-K1!s%d9A>p@q^gyw`azY z_Ml!8k|6Efvn;y+z_ZZ1&fG~o9XaQ!w>*kOG`GbAo5rOAja6F&wy3nLA?j|ntH*XW zUFp+u1GMuPv5gz=#SD%x^WwT|N;Z}bQVX_QjEFOp0v#l991V^Eg=RpLJs_(PF#=Ls zft4LC!z!XjG9Ujo8=8-jP14z6<8{81nVW=?LzpO&>!{3=kEw2wGnx{~Z3SkDG^_Td z@6>Z(mhD6^pU)fC4EQw52~iYKRP<^FgV&_IW1j53GP4$=JtyNE&%uG(!(?3o%GX9c ztHP>Al+x?RMXRRS0xzvLCt z+^-;xCafceiRuF7Nlr}{+@@E@TCOU^O>l{3X3)kuB;QX;W{PpLAARSJZN#~y>WG#s z{&Q@wNd^=U4cXW=OFC$#AEaUslr+NStK-l5)6b8)qOpNgdnEM>vN5e7o@~zzk?sa` zTUw5}BLwYn;ucs3V*00^#*qy{j_4?GQxv#|s)jOaq1c;Vz~Hg)q&li6O{Ws4WF|nE zO0ltH8=;w!S`A!fl@L7}#d(|p$S)0R{mdP+L08SM|#aIDk^jQDX7ai%J$v8qY! z8ms|lDpZDeG?|+D28iSIfK&?GXcdtVk`hnrJk^4bQOn$?&`=P^TTgPgrO=Ej+2yOI z#Czs4;v@ImIJ0Y(zFI2qNhgQgS$;uUf?dOjy_}T^#3?s8II(Nw7KkTYRgUbb!?yA$6{VQj!EhjsW|8O9^-|$y&$qMAZG>m*6EbpkFG&ywU2VOdLe!zSK@F!$7=GHYNW$8=a4n ztkW4{D|Xh|-d#xS87@xtAs0M*o2iK1(sW7w`>%7x-nb7=&W>!}5}d=%E*aWu?p5x& z%H`}5?*3lRE-Aa;%h@GK`FlCL+*hUX=G9k+vL?jj9+#OK|YvpGlzQk|o90$>w~NWSqecnQ<^q1|K3K*9c*f6NT8x-CRHHn6627Vb?i3J8C^h z)~(bM0m1X`6ZtvTdS3Q0;*(e!fm=RK81v*2-Q zAp&6)y{8~oR^~@s?Q(W*83y8gvMKr3+30+nWS!0sTd}jw_U=Mr&v0?F54qsk+e}65 zmZr<>>;R5@dz|d-AfCqzY7F4WoOucXt<{~K9Ym=x%LB#3#(HLUc7dHp5q4r8#42@> zNKAm8NPdYBr@&LBLKVp!#C7Jb&=81ojO^?}6dW08J+(CZpgzNr=<8u~G0HGbVkgX) z7!QLd5ru1zFvE#R?BQ;qA9BplB)M?toSYrRg?q)^5`e{a_lf7mKCZ8$VB5T%9ru%R z)?sJIll;7$9jAbLJNt7YjAFkyCqKE4!e)*6r+o%|ExZQ_FC6?~|R~zs}C? z<0NNyhS=Gib#`_a5_^V=lYPhq&)#M#Vz)G1Ue1ny`L-`-2htp6jgzwjDOK|n0!-BQ znx6LgjhvV5a`uCsx}1G4y})2+NA@ZS(PwAhQlm6E`$uZ;x||*9w9ec`&MrB&>gDWP zGCW<*&Mn>9qfc`7_&PbekCL1{*db>R#>v@3MC9xtOmg-RJGq(U7dICYJG+aMo!te`&TcAV zXE$Bm&JN7wxShS6bYj`rAFYSU&i-KEdOQ1bpg?J$OCY_MvoF~`UCxdmdqIM+n3iUZ zByl3lX7tP1B^+m8&c0;#bU8bSavjWC=az0C(I;6_e4T90M@hyR?2s7;<7Dt5B6fBc zCOf-}ot@qElbqc&nVj8p&d$EUT)UhdRn?w#_lb**eL4F^kmB?IhZ2kl1 z9rOfplF1}9=LQ-!U=QpkFl4)XP`evw5B&P(7mUjn+$w3++Bz@_D5;{jf^j98WL!39 zzi}mhpBqOfUII5~M}W}i`;v%MuxoR6)EJY(3~7~>vbK3=m#kwcB9>O}rs0rjji-^Z z8#qqhH+**9VVq9dikuk4+1GI=Ty|f_?eVqyx*VQ% zUq^J=x%)be3}1Jg?CU-|`??azuI|jRt2^85>MkI1j1VQcPzarz&9%dB>3U=bc8#;E z4+)tXpGJ<}cARbXrpU7+XliV(j`zYkwtZa+nvKoXQ6T0#cPSxis&1|>70u4g)zN+S zc(#2Vz;SP`j;zw7Y_85D!#*4*TawStHs^GbaXLe6!_GQey9r`;m(Wkm@yyNM(?=nIP_jPU3#JjcLfQH=BMRwEA(1w;tlZd5mZPPi84C_#gY(+jZ z+ndu!hUv_(1v}ep>n;ht%p*mDi*11B<<>2F7Vc$8&CT zPquoL15zRp{xQyt9mE1^P(m<%AZ)T_3E`>Pif6bek?R_TKbFwpeYZ)-v;#lw8t348 ztY{FYQTncN0KLo)>LZL#1E>9u4JGOy>HS?yjwbQCBL|r+o(h5?^nxfm=Th}VWz?h3l>afwxl%hbDUI;W9g9gdUD$R=ldb1KO&ogKDdXPj-_MZ{j= z!esX`u_s3}1+hn}BFS^LmR$D(y}9|ync3VN{X>vg#7L3FFVz)z_HH>GOlOzSfy@v# zuySmycd6{Kxw&kKXO<@Ng4Xjgi5?q85>Ji;W*ih zY;v|Yr;-fQ*2Wkmv3 z?#<0LnkWG$m*6$zn$|+!7`! z2*7ozLaIcsILYH{2YH%Q3bZu&r`7`2Gr@e3VFwwmV8@Nd7Y-UNxE* zrABT|N*ES3T#H_Ha5~ilp0`GT{}gyw1;r}WGccVw_Pq&HsCEgZ$k%bwbmjbvn$?Ns;nDOD&e4cTh;VF{Ji6P zqe(f*+kj&n>*rNJ{sdSQcpO@)3?xa_m!@}833y7SkeYuEM?J1HPXw3NAo(B(&RTcTMn^Jf0lWd*ttS!x zb;IMDK0x?96L@!B3Z0^cdL}#VO@jK*#AK7A*PApDYh0d9Zqk5OV~bqE0Ysvq=Eh4? zSNS5OIM;^8C*|6J9UZmH-vFgstp-O+rm}>?{}kAeiV^wL5^ni(p!5dZvLw-Nupe7I zu52+Dxa&Z~q?fYI{xcxwO*%(E2S$!2q*R)8|74(-L||Y=W84KitBKAG1VFu%2~)Zd z0u#VxbO2sqNxNMgrfW;nFu2CJOzk1cnQcZBLw)XF**#2FSeyvd;aa%svYA6#_m`N$M#8T)jFyU%=I*OGXr^+YPRYITGq87Uj3ex17tlbW z!Y0XiYAK^`BEKbxC8_4dtJ=M(5G@e&sy&qLBiSqrBioNp&4%VQvPl{!Gq*vMD|jPYsZ$n*R>qd28@< zvF2s?PFza?E)Fzfu1kM$felNolWKKCZ?_KZG~K1V>d=Gp?Y}-G^8|ADTvPaj++-m? z!E#McR20;^c55{Ypawo!6H454JY_w;U!H0jOKKKRl~&j_%dw*8_Q(RqDcQ0;T{RU&Ts1A!l~`9^)L*RadatMr1)?lZ8izt^ zb!-SxT~aT1Vruj*&{zwn5&oc8L%|FJGp~*58--f$EF4gF?oyP-$(y(l95^<;guQiC zn^D{DNuiWdtax#X7BBA5;ua|G?(R;p;uJ|jaVcKhT}!aw5ZqmZyLR%P?|kQ+Su?Zd zk7uoWWkvS2b3f1a>-U?pJWwMNnQ?+>KNb}8eH(vaAO;8+D6%4RCtV7a>VsQ z25z9%MLHtly+%2*OyjI#q_SUBS7iN*+L0`%l#YMTPML2o56UbdF#XBvtzYXYWiC97Gp;P1Vi_9_9QKw! zzjEBRGfj6<$T@O!Yco@_@JdPv;ERY5g>fBu38#ngU||(H*76KI{2X$VW$3Q6mt#&^ z$zWGy(N~r#_oRZ}AeseGfLEhnF}MOIXeR8ny0C7jfWYFac+ub^26gsP%l}ydel%8N z9sTmX+%80IuY~2xjB+<#4(&mc4bD>hK(L`+yY^KN8Sdo|2e)b-l|)Ezq=B}I$tj;( zpex5^|6Bs9pU!(V>6uu@o?iu56$C(bO4bG;3=NGkQFau{J)LYr9u%#iK}F?Lji(CU zL+t_h&O88Pxi~~xUkrB$pJlTJ5FgLl;cTJM>AmtHov%tCwyyF(8|`)IPgdvuArgw z0$&|0QNDva-hrbamJ!#m%+i#osE?YyMll6q_;v19E1|Xo4{GK{{ju=BS{5&Yy1G8W zEQgFST>Y9$#CTB6Z2Yq;f;hX3AkKb85NC&6){~kr>zmP3e20;Yl6en&YbgFUW)rt@ z*+fqbHdNTid5ga>&}|{CIHDXMGQ4loVT!ag)GKoSg&{evmYifFr|Tagd-C}zH|+&z zi8*?3thh}Jj;D1`D-V(Baf_EGwSGW?>_E`b}9y_|a`lRg*iI zIp2jA#E{-gImd8YtFU5)Mfk6i!7vYgRw(XWv8CKbs)V0%`2}ELm6R-=!O*0%BvrJt z%@D!r&tK!@+bJ)X{64eSwge)7l5CO5V{tGjpOW01S${&i@V~pvwVpz<4*g@oWbKO4 zhL9bo@;1oY+nu7uyp<0Uu71e%=ug)U>XNl%&Aq16W9WuCrfH~*SQd$dr!3rB7!xH~ zqSi@?eowVLjqWd}SCO~+?svguFD3(ud#zksl$r$}gVLd31r8?taOZkR#BGt41Cujt zE3*@m((GXxg2*CgA#1eWX=r{YT>13`i##p#OAK6WZ2X)S=@H8*qqiy9Wl7)d(HTaNfoE6Nn7$)aJRnrCB2?@wF$6V@EN`DC zLo%LLYQKZK^z~dWycMaHUz|$%p=)eRg7=jSVJ(aH#(OX8 zd8M$oa^u2+(G6PH))GI@X_&FFMvIsIBx<$`U88Nyp70|V!(YdJR4N^~;Z{#a>0Ui) zL53e^Yj&TU+@rxyvP%$wAl8BKN-fp=iaA}2|2my_!UA;Vhw{bkdeqa30HZSwIIuT=Zhn;}PMb4f$pe$05;YJRB|tz+1{@#RMYLh22rsstF@CZ(#i*?RwpMK0+~qKs z;!P9D3f=g6X}2e3dini(@zXU2cJ=9bD{=1K3RsKAhN=no`HCnT&^1|xO65z6)I9ey zP3}Xt<-TPH8(V`3@{*;a4;%WcT5%2)Q=1#07$q~fxarW*=?^yebribD$rKQsNAuVQd8p}M5`4tWSsgEg-F$j!V369%k7zTAn|_n2UYU+n3+%exc?|NlPtZ<~%e z_bW^nHLqn@3qU-=(ssun#?*K*##6jAF9ALydH^(FdtRNApxp~ z@j(40;M>-@)Hial?cKd8nZR53UY4x39NItE3)M7trqa$6Pf?{p{kwZ_Q)WZP@Mw6( z{LLvl+6u})$Cl(Fxh}jG3b8KB*k>6^yamYOH-`$zr3GhsUb<5un0OzcATy`hmf!ye z^j!+E!AbEVH&N)mr7ZG!nGhOy!ptb1WA&%Xo>SRu+WY6*Mu&xQTsOCsr9k!&>+hHD zwkY$rJ6H_^ONb&!9poe{)lZ5xH4u(goO~w~(=NGbH&V3O+}+~@H6aZ^{lfuc88Pb6 zrG!fe8N&NiKYcigUp$536vXbes$%#RzE=c=?l2j}7FYecarjQ)~9<9q~FY(fyp66BMWz zGJ=>lG8%ZIQJaG>Lfsn^d~Au1dS13f=u*S6#<)(@j-Y`CN$zayQR_J0n=ePxWsi=Z z6Fw!u_waX(Z@-#Lq84S5U6Cz|Yrj8I8{XZ! z*ijC`?{&Ioug89i6S+rLPWs8Re{Bw`Sno6)zew(Q^;?Gd>U3{L#H703{#>In>JIh| z#RHRkCHR>fV_qMLame$)%T56;_)^%$Fpj(-=MC$#!RpfKaK2zdapiinIz~H2wf*v9 zepa{*ogLt+bEEg-`;4PkSZ`C-Sj;XvnWX28z)-pNJiG-RT{~#5AsWBT`*o@^v=UgM zH^OYUG;I6QZCfi)4b3>O>5;(Pdso`?as2{VM*CMm{~gF>NBjL<;DgA(BylxmvHQJT zPKaAjSJkFlO0{|Y-PC?7Pj#jvL|_-B=b!Bt&=mjqD-HV)jg2R#`h&s)_i)mm=+GPZ ztAO`-XzRL%<`HZ=LP)HAI#OCxMw(}K-_wE<|L7384EX}t!^_TUcti5_Z_~`LMTkt) ze|-I^L1=p>SFmI#JeD^nA|iZZ(OaLYj1E%c%c6ZPPcc+Cwqz* z|0@~Y-N)}VdWdPKc^x?*zK5pjHcuNQef#%UdNHSWtCZJG`{KxZlJ<8+d^`nz*Xl48 zms}Ji$#u615ZE@Dt=kEE0=+O2A9V^1nNR(^Z!cpaw+A2|m4_ z+`IkR%4MYM2K4oqiu-2MwShU;$HDXc(T9qa9b1b&ZHWaJt%7?aTPHf>W#PEDZGn|> zWSJ79VLzSWWU@#pVb!n()w)mi`YU#zi87w1k;M|ZR!$5qQRF|OG=&X`9#p-g28WJX z6LY{HvOSe26pZYvrwz9^b*=X~DcJ`BHL}KYTl0;m0z;~m?IGQT4=s+o%{YeVJoQW) zyBb~T-*5FSx5nDXHzICC#@cBW>e&3FXFKr8*o1aPHaoCfs~oT0dsWe^eBL~Cm=>!r}WS~qwvdlW3Zu%8Z9>SV?~RaSR#=|!$~^eW9485t&W2Z z5NphYB?{BF3*kBTV>AZdG-JZT>{uz2f1Jgyz@H!cr73hwXwt_#y!T^(oPXfdAciA| z|EEAfL+2<`|bv9WDeXe;h8nj_%by65XH~U~)_X2;v#7 zVgAues$3BQ9+5#m+_+=pEy`57l!d{N>!#pDJ-_zrO{#i<;oE5H2-_z% z^wpj@Pz>utoTn|WtNejj;wVHFL~+0D;G#^QQFJNE0RIUtX$zZYG)UeSVfVP<(#Cnr zXPKhlM}^dY{gDU-TV(Y()e@ka2cmwl`&XYitOikfqTCb6Y0-7VNED|eCv|oy>t%+{ z_xWb?2L9G`np=E8%=BO&W_o5b<^Btx+{_?}bDyXfMh*3q*xt6vC3hQ~plNa1&&XV+ zEuNB#tx*tQBV`$Na@CJkjy+Q#*Jah&T*>PPC9!t0LSZzMpmjDYwvxfTC7l$aHz`Rc zC<`Lw^b5f8(KmY(0CWB>igX{A|!(h7xUifn!|b9im=e(LS$ z?*rN>+Wnt4IA()+5}~JWDbeqxlF-q)HdW=eaa-_Oqu&#&nZ1T2w%Qgfp_*c%>n&bZq2F zI|YxW|1jxJ_;q^rEs>_ri)h45hWhv6=MK*=$;$5Q?<7M;5<1Kn5~CADCVAXr?L{Pm z95`rK!^G}d;4)KtU?sETh7n&TVjch5Y<}Tg=GgvWxA!pI>|Ti z00fIBc%IfEX%Es zC3etC?D7ONJga8%Qldclkm*T)4 z_{ZbXC*kIT6PrC82R(@lJ#9;LZ0wx5mb zaIM38=FFTqMuD&*e_T*e8pS@5LcntP;p=03!p#Vy;^mz|>=QgjDg=d^KLQWxEV;71 zeiM`aX3^bV!WO5_*3G{MV6kZKY&Mu3j=y&koM~a9GAf^bBrhbtl3fWyc1T!mS6j08 z(VP5EUG*Ff;z!R)=f`IRHc?ndAo3kiQ|HyKxE@cLCaDXOBrevv0dnHq8M zoGbf!2@oBLs3cJREVv*+8?g#vBs{L_xc)Q-1YsAJdw)XBmLzHqMI%N_{)lmAa9^6- zEfK!l5SPy#Cg#jDefu7D%cYV&5Gl#ui6_yy3G&Sc^`d!6ZfpBcrVK-{2L<6r`GJqO z(&FmZux; zf+kq=h_I#em55T3&8F*4$Q%LDAuU}J{`|&?t=qwArMNd2ht1(Z+Q<4T;~u&(Mwh`h z&f)zYD*-;+JWM#aFrM#LF}Z*esc@c%ja|0=AWM#s`Iuq7Rb^ysrZA@Aj6-Yc ztFM^&Z2_0SlmP5uLi=kVap_TE_-7fKv+c!itMk^CB7#3>Xi$GD=rnX(3yZtNsM8|) zZ76eMq2H7gK zR80MuE}Q5z*N!*7VNP!su59pah7tNKlhy05 z{yz9q?Pz-Y`CX^2NI%f=wM;EdPWtg^w8gN8*L*~lE1wtm+r>Mu@v%319*D+G7O^5Jtlu^q_1sg4SdnzIHg?CV z(Qajj1YKqb3$}I5*490?vFBeCn=o{*#iVHjX<8LMJ*O?)rq~fBiQ3jlJs)RSo>py_ z(+4SAe}8}o|9?)e0EJ}-L7ATlluw8rJ`P|4Kp1Uf3k%OJd~x-WD`BwgU>N*HD|5eI z+j4V&G6#R{Mj?yN;&eei`Q{=k%t>WiUi2n4o4|JbM1DsM6bEswCAo(qdKruvMee

      Ja5O2f&d=80bu>j!z8DK zP|Ymef|uP2wW4PT*v}vQ?Z!K^dfS(R2)=SO!fM)K9ry~=R${VWnQA)8svZ@Htf>%hx-xc zW`{(v*>x!m?CuPQfI6H&dCqJpLNLnP?E!59m~}MF{mp6af#^9i63LJ;TFp)U z93}uIJHEJbdBo6wvY=G+)YGb0@z<+Cj1`j0QpdIkZvOzvt3MS+P>tMGR;gXsF##jc z?ifMltXDNgT{B0q-QQTkQnA_@0(0A&;^{-b2jJ4M3C8K&_SsYCVEv=NUGi@qBzBfY z^>)D~wIWo9P(o(Zw(qxRN>16VPEj{;v+}&uk*s&Db=Ids$PyzgX z{-uKYS2!gzm}b-iu`^Z9L~2VqoNYA8o93o6@=)ZIa?PkrKw-P`IV@~Cun;YcX3BBx zlG5@zI_N&hyZ#U3)DD(Ry0=uP`nfaz(S12Ici;1OWZ|Sw|J)QWV87k z&Gz8#gp5Hhh{X$$*%dzCpAkPPXBLvE%{1*{B-G(uM=qzt48C-=4Im+q*7Q4(Da@Dr zHzJ(+VW@RGiOPan&feYO2~%k^bp*ucMAPdEbtR!P;k+l zRe`oCR?QcWfW{}Oo=3r|0i-ki$PLl-@1U6>$x*`zrI6i#$qtZVi(I(K`o=S%r)nr^@myT=n&^ofeHwPVg@{&Bh#lP&K@2M>AX^ss+FtCXxIi!JvE4OboS2`%z$MS#s=>qy1h52h-_P1hP$CQ?Or;l_$ zK2BtdsBEm5AXx^AjU5c0CuMv647qSAs$>+an0TgOiF!@pijVs1$E4y7wJV1WyT;HH zA;vXe4G-d$g;%+5n4~&<@&@`9?TAmq>iCgxynU9?q6(f?2`TkpFh z4;?V_cT+MMA)71Lo6>YwtdiH5;@!&gAz5oI!MdrrFH)48=YUw;%|hkZikqPzaPJWr zYtc)Ux685SxYQr`)x2%;o*xohcWa4V$gX`_few5d#&ulYxnO6=@1&&pxmW-x;tlsj zLG@>(IImaq>1GLhPj*8&k;HvJK#dYneW>Wj_}5Z$ukCRzO8oxGXkPltpS zZY&oMx%$kzb|79#UbML$2D$1B$)LE6 z?C<>`7%7C-{}2EVUHc8VGpRxZPbj3un@-IcaO4=Q8xoZ)s9EA*(`|KXmc*6rBNZyJ zxL7QNG&xXi<>DTD`|Gsd_{tP1kL1OY$K8^203OM~&vH<#JSE`t6ABFboN+*K=}>%E zDGKUu3Hg@8ibn9tb;7I4>~e3b&Z=wAUvz|UG%b{@^_t7;;KmEDd{k~PSu-aoV)@sP z`{g91+V3Rt+?7@FZZ)@wc;RCUVbWlBfASH|c=Mj;OT=b6b%=L@1S}Y^#EWi9R?c6( z`jMG>x2Ipx?c!Q5oE7mTf_KEP;BX;{_EUy;9LhA~@t&&yHMQpi~1DnO@R3H?HmF&H9_7rr{j$39{w7 z{c_1@^^G@Z=pb%K{_N$AUh|c#D;7*;fJwbEqhnn^+DmRyF5|TBafOto5BK|(PIhO| zN5q8XiPh`fobmv9gJe(3J4D!eh;P{MyYJ7*DIUz=qTjMnoS`1?jeXp<(zTOtBR_v$ z#-YIrg_cjBuR&90?7_BF3sOQ5Wy+J_eIn_L=ON zyqEs3ZnRfj)hd#oUKR1>{k^FL}1fGmm72;WtO_x_Aw#=O$ z|An_q8gIgJp*B>kJO$i^|9HJ8lR_)?*uvck!6%Sb32Y}W%#Q?*DTiKKgFhF^pDtCJ zcfxjIiKjnC-gznCZJLaFE-*R{8|z|vCAPE(M@hyZ^f-5J3|e5zGdICdABFstcQK3x z%;}H0xfyQ!WRr+oC=%8ZvjZQR2Au{-*Rb1gw+CPn$@spB!N`c3*Bqu8_}vj@37;Ut znweP>sKXieJDX=y!Os(!(z?IJwsJ|as_ijqtdtiD8U{(Z)YnB8QlN<#YI<5aB`vlf0BOGlg; zQV(@jc_$42#@f7Z@EUvu3-4G6kJIn*KcXoab&Vf_~D> z`&)XErKPP`?Q4#J$0cAz!&8HB@OS!`!~4e`YV$z+& zfe0t_qnume93=0rcW|P+l;LI}a#>*W*d-^1#Y5>eUyYrO#MO5-&v(BZ9_xfP<33oPabFef~|jaNbS0G``K{vzL3C z@JSwwo65ew*jol63}a!G+_>r^&7>m~q7!j>@Ph`yOn__?4gPIs58hokf4*H^hnIbt z@Gf)69nIcmSl&z^_OD4^vuyHkKhh9Rs2gGhI!hvpD16xLS$vtJej7RK@u)wx3$q4iLfW-I>4Tj9<=uJ@#s&-v*DktGyIPP7Mqi?DC@HT;W+_5E5_F9aWMMo?KpV7SKcRnDEG}$ z0RtgQT0zP%1yQ6XBpb3oLudy@*fr$q6)2ytHIzfNyFj9@6LGez#J&52@~IFuf*PGB z&4lIBN`uQZIV+@e8XAZPA^AvX% z=CX0le60ix>OqrEvQRaXGuv=;rKUG``AvIk7zpSS&)&tQNnF_lhwFrZT(7h+GSTD8c#A22Cjeub&favQj zve+v&uEv?v4<|Bhw0X{-Z)-xgW|8b)w-RK&K&UoTc@{+!PLr`RM)TD%!=3>cB}2JUU(9x4wOrf*nUnPtf+P;p=uXr3MR*>x3zpl% zz*bhxG?oL9^Z&RBL6IafCb)h$uK4x5vwv7L-ZM8!RBdmmSH}chAhGUVoq-}88WLLY zBYjPtPauuDoK9PHQJ=~Twatt|dS9+-?TOFc8P97RgXa>?IzP~nwa@DdbLXzsA@9zl z&0Hjwg!b?u77h3;4^(6x_NGemu_$=2KB4=7|L(V_?^Vh_*86H*cBfXtC%r5wvC%da zPfGGDMV(%)XJ;iTHr@{njnO5-BW?`D(}2y^q4d4ct~gVqg>7v1ovTHZ7lb;oW}11L z?Qz{v+4w&m_BswJOh`Xl$}Rm*_$}3Sx;1rV{t9>ve$B(W&5uzdxGJG@g1 zA>2G)KNDEt2K7q-c66^9qolK=gUnV<@yrFpt`l5B7x*rcS zJ{xXo%6Kmh%54oukI|O~XxnQh*g!Ya;s-U)^UhifqjgG(uF(0K;Bdp?+642qs<6I^RIPs&* zJ*fd%;sHeu8m&7cmf@PjUpl0I`YuXYTRQ@bE393 zZeH-m*eY!C`5eLa;LT7N#NEfg29zd&3152Z!zW;c-&tz_1BP?;q*P|QNZlDA(Nsge zoM>^Gz-IdFjRiW5s2WQO0|t*Kpn>qu{%yPySo{gi)dZ6NAyk)xKbAePw(}7A=1&6F z>h3x)f{VU!fP|EwEhLH2#;7vhm;UKJ90b2?})}u(X&=n#zFD>e?d#c#f$8= z-tGi-rp>%OwkT4|`o31&gDajsI z!BeY-UrVa&h^}fx5^gHy-;$_QKKzByErYfED6;33IW`AZa5k5UR7X@nMOo7QV{!gK zdW|PF-1{IK_1rXfwb&cfK~#379c5m`Q+m={Z9why3-Fg=V=+)l#_RY1LDrB#5FY*Y zK656MQakN&_Bpf}YJ@gDP8P_B+d4GCKT~mdJRk_!rH)x*NsKOoeAZ!T5 z5=e?WQe&VvAqGe7_>zo}!r5M*yWuj>$$_l_(Axur^=4n$DzSQryx*`>{iCqkBj$hr z+Vhp#aMuL>lPO;vtn2)(;+~bZNL@-NMFdsG;Xi|@Ge0wav-j0W3g3yHe9lHD)0$g$ zfW*C1GWG|^<+-x^8}#0*wEetS9orCu%57I=s3ClSvioI-!29HzVN{FT>bllga&g`m z)yV#_0CY$F8YiiJp0FoP&(s5v%Vvun#le5pdDm(bl6GQ}cJA(@Ihgfk`!}Ggxj8>C z2FKXoTKnjMYZ%>+SU`37?VMo|roU7XUb1FufB>bb5C_KR#8^NmLS&_dxlrUFWS^W1OJhQw84BQ`TBwyvp-Z69~#`bSyya{Nm z%efDMzC%q#cwGM$dN_!Wl?XR+^gR$!cjyl)Y}X_piott(+3IJs;(Nu2%Wuho<0v=0 zOG>k^9n{rb#FZGM`vVXpp576ffb}VyuUd)GrQdb`t$2R_fh2?0nK$zWxwXxUQoWVl zIii${G7GKgj2-Qg`dN>KL?#^23Cn)ab~$l0gKyS^#ZQtoI!Z{nN&m@1n`6WKsYa_~ zV>K`Y`Mw60qm(`U`cfa(%wrIV_vL#jlnJYvVrLz1A=(MJsZ@$!u%z7sQLhzB@hInq z%kH?>Z(N`do?fXgoN|wJnm{wA0hLm{0NgJm`Ung!P)fJl2|2G}FApAXNnmx&eDsE@I zd0Ua+q%5M~BWu8yTh`3+X1K>9Co1?BeFH^di*V$htB8)ek{70An`Xut33B)Ht$K*d zlPA60;(`{Jrq6<#Vqve9B9IloT|8<71eBUoLFN-VsF@}@>P{|FwkFg6*wYb8RZn<-7>wCV4=X#E-B}r9-6QUFbRI|31&X_Y)sBbIrA8tue+g*70k9mG^3RnEscj$4J)mDB-hZ zZNo?_m2%jAEx|g@99H-!whAU842Agb5zBll?ug&$#OdD=$#pMG>U>j3pv3 z=Vfi1o5I}gTa%rx=ESdZB)iRQi1Fj(_y!~jkw7z1@p?7jd;-pIy@|-M-W26EyJmM_ zx@^f{i)Sfc543()wltm4zqb4EiJvY=cWDL~SygqBlb@#HmP5a(EY-?!@_7puQSS*k z+#N>|7lkXyEe*VNqYA~%**4Nq2vay9%?0>7Rm$3bCbYdOfnh_mE#X~4c;P>oNwsL& zqTyV!dcfiF54kpZ37wmhJWDUu8LfNIQVoRvogeGXe`|IC zrIJ+$a=W1vo4FiYHHs(p8jWZFv66hMLMjg&4&n9l?OEA)f=SL^)LQRYJ%+;OX8z zKOLUh(X4kgo<2s^j~3&X7OW=yb4Da!VBN4KlgLky!!>3c9m)Zb4KRxjKyP9nr71$f zOH&x1V~7}#iRah}A4EPjGs?$6}S3BlmyEsueV*v({sn`RLW#6s#(T|4+&wb@bg(dQaM`mzjxxlm%2g=`$~x< zCGIW=B+M_}NI%ZI-;Gy67ybM_X=UuxC{%d6dUquES%ikCPX7W7Jr)~fDWEh#}&A^RwSfJ;g>OngUvRp_`yb4mTOq5bCwrVyNzMuk))XN`J z#)yScW16=Yv8p&Enap=^AioqhZr&ni!R41*xh0s#<^8Y?k;Qb~eI}n)Z2H zeoXtbzkqE?m$U;jBMhKbgwyBm2Y=hB*}HP?Z!Jrjx2kI|ue~uK#gUnXq|&j^Wd+M& zTt)}}Iew}oqX-$2{^l4)5HXZ0!6Z>68)V^&G_rku{R^Dm5ox})?hE|rpF2+`v2Ie~ z!(v>s8C*A&JhYzy28clKK3V0X;DvFO`a4-a6Ul`#15!69U3 zW0;3o5knWo9{oYnx`YvbDl*c4M z>I05b2TsL^i~xSKlV+)Czm;VZ+!Od#N-BHQt!~2%DKtA_0WD>Le!l$%VIXt4Qx!R} z%RP^c#e3r@0s7}mjUukTy8TV<2=nV0&T;YO69VESC*`2sxPk$_dEpKo1I0oNvgIy(!Me~B+J%vCweBFv?U=^P>ID$$9pxa-5(NOXtPB{5tqMq zcw7)3JA_B=s0IoTlT-pyO^~C#_%&Y^rz2M6@qoc?tF?>{I~<9j&(6&CZc}Ucx~qq3 z(F-cOP)Q?NtcPe zNh0|nelStSwfPCO0p#fkDY9SaXm)s>BP)V&hqXrvbDY7|#w?ePUc@92!t_n&VB2Yk z7k$%1#Qg-xD^{p82L~7_ZP1dn0>$Iem;Tcu#m~Y8BG4AK=_xB%aoMGL^b+@0^Sow9P-ieCJQ)5J2j5iFvb-Q@!=zVHrtIb(MaNL2cK6C*nwv&TX55TuRS zi+IQ+4(xNHQxfVPA?zqfplH<3N=bxWS&%Q|!G#a}ON-!Tp3eTU!jsPRL;qHC$8N%I z{gO324~;>8TIDB$GLlWI@E@!lpgwQ)-e8u+FDZutuF&HR~AVJMx9q)l$KurW6~f zw@zr_?5h-Xp)CIHHzpFE&*(N@zuKko?O@Nz2O1{Dk)3oHARjo^Z{D+dr&;`q}{$SAoe9IC-l!6>mH>^p4stDi?gAz^D67 zGr=M}Mx^hKS_o|0V~OKs?u%5+4EpR$9X*2>FdFtYqXJ_rRuCE5T35J#Ty*;GR9ngg z%PeA1J?UIMzy^O9evCf60t|m`$s%j`obZohN6;L}7kou?X>mevTpS z!J!P70$y>G#MS0hTR8*9!*P(!uq3t(*B?H@U6$1_LoCtR4pO3gk^$6ku$UMAl&N5< zNn=%eSN2cIp@GiwaLDklkitOYwdq&hwjQzEc*x5aUV4$tXtSMW`+5V;zdBGo8F$04%{at>WpCn z0iWR_pEvSlzGA!UqRs8+4{35cKJbx1p@i<3q)DUzA~YGdeXG!ned6+v7WY9+Qf~v` zP`LqOf`L`EH%WU(-m?oR9Vq0i29HH&f-v%=a81yB$+-$BuVpDi>l-3LNjFE8yaSOg zYr)gQ-_s~Zc*JX_`BNT2Cs&kFd{W&ZUb***y?v?MF=ei@aQK_z;r;kxG%u$)(I{Y7 zX3Ppi1BwDPDgoSdL&zKw7T?$i9`u^Sm?LNPfPcfhBy2HOO zg+KK$qfhBN#oRyw!P)ydUi7NDaIN$(7N!|oOX-FVb@rmM&Yc3UGqHeTgPBFRG@SQ| zp5V71af6O&g#WdTFYv<4^#bDUNAs>!@tF;h09dyQ>fzV1=65JRNu>6la;aR3iAY>cO<`5@0pv3HbNzo6+kOc|@#4o>;594&_ zbiC_Xp9mKNj}ig7H1b`(oLgIaon;P z&++t-uvTcuijD~~rNBbHZ5!*}J@L5todF`bavy2?o&i1kmQIqKP&{q9?SvAgEdB~0 zj{H7Ii%82~x=E_UbGdXog~) z{XVRDQF9g07AeZ{D0Iq9rH9<-31&zH=kkO-)|_}wf1dxU4Z&dQ9rL#SJ^$!;1e!fX zX{2BjyclH-A;+U8i)X;RjPl!c8HcCEUDB56Pvrm7nRdAF7ER8u@it|^A#*yeA z6ck1(XS{~egju07H6BaktIj_6qCSc*&k_Ms`?J~gWM4EO<}m?-Loe=a7N0g`f;!S* zerc-{3k_)}@C5gw#IP6WWVn*4L;XzZx@KRGL+G&I!}n%AlL-oK-g!=}%<4{Ue)%GY zDnLo*QFrd{mg3zUW`8oGGtU*Fcw}DfCF!{@bPG$msn2wsxsTp)iSnavpE(%<&=KAsn@2NC7#{DV=-?1Nrgb4${o+pw$9#FBdBU4x zsGZS3;U3)_m)Rf|wFG92-4wXz(X5RTjMjMt*88G`OY~v=m{d9gpwjJmpRA?yKghm5 zwA1F7!ySVKD>tjrOSaRF+5MQa2bmXSr6}V)p(48L^^+Df@H~h^bVj*dA}EV?udfam zab6K&$2bbfQ4ejy`oT)*%nYAs$WVWudE?(?q5p537?U!Kk+(Uf6Rk!8rr}u$9CT5< zwa{`T5PmDq%Fp3_eE$R0tIDT*!d*}=GlU9>YViV|gjif&8kJD(^6V>p(wcX}E8kY5 zA~kvm8=1NvSLr1+tU3`UST@T-D@HsJZ=!PwOxnv|or2(fe+S9n=vrKAEUE`Fdlcpi zRQWQ{ZQY}}=VRkte`21>o?_Nm)2bA*-PBsicP!>6p{a^!5oeU+eq%?1w*#y4bpchk@Uz$O4mT$8grw>h{*9BM&~uq zuw()ykcuMD2eZ1NSf&nTtI6mr;;CIi9;uLdyq4e!^wwUlvEin}<5Y036SmH}=Z*Bi zMO*E>WI7Rg6N62;pmfgei#ltt%kioYTn^MVzbDZ|Oe&k>if5Uqfo&T32 zXluIhheEeR*N?j}F{rr=8f{xY4?9t&rZZNWEU~*RfKCC;=x*? z>mnPHDdZmw`IXUqCy1A-5)~BPvg&`*&p7LjG16G|%zWCDB4)mg6^G}z;Ta3!v{Nx# z*MAj@=%{Hh5JSK_-mISm%QCABdwpd_NnTiO*Y{0ncGrI>K&eXyD}h04Y%;5&q7=u> z62;2(q5~dPPQ$hpHDJLSUvBwbHFL@gb4>-;hiOAiYXzA*_0O^xE!3h$XtbJ4sZ*@Y z)k^>7_E+|$#mveM;KM^q7Bq@4!%RCMpRs;FPqh4!cLp{T>&f{`3|zz-dar1pRxE?JvZW9IPkvDmo4ESmtxS#i)w7y8JpfaC zbD4*uNjqh?{y{pO=#FNtKAP(a_hj{2H(v;};!UvX&(y0J-Y*ibA<@=v*4Evaz}TUy zSeARV48-z7>?{AU1y2TvJipGmv~|yY8R@thgb+%-KG`7=PdcON2b0M%h$`W^k%by$ zw2rvH!N_i{k(7S^9fmh<$ndy7PL=2JNzJKR?ZrEp0ZDu7|@5SCG+ zm7R(%6RcV0%^3qnqO%bqmg{kT2=^#tdpPV``R+~E6;o9ZDw9BTS*3$1B0$x1mthdK zw%H}*>MgkP_{C{PM6^$E=ZTn#fmokl+IVc!WxTPxH9h5vyl0Wm_Nns&uUbFYz*2%SakN|+k4Pf(H(tj5M77+H&sBsNd{*wp+mM{>C@6NRFh+=S znA3R*Zr6d2Ha+7n8i3Qr4V49P?sM5qE$avQ3^BOm#m=+qx^4>j^i?*^vQIa1uJXrZ zVTzyWdcl2xTq9;&k>W)09jMpZ7PiM{>alJrKk8Ycx}a4Z$UwjV&Mm zIWNfeS&qE)WWdQ&DN#rptAvmyGgLxFWgh^O=Hr+uVQ+1e?ZN=RiXQm!j!H_nr{**J@=+aXrgJHl{T!t6E;CB z^0-&v;QG~-ezo#^oD9bc%lTV(*k3GSBy)QSrjNS3zGu+0itvC+Ps-CC71nu)hefg zE3!^E@2wkLwli%Q{z2nAQ6j*15p#sEwncIsEgB!`q_c^Fr{hCILPB-tkmH_?zL+`V z*zy<_K48XAu}YfiMO%i3;?K~`*ezG}ngUS?WP6pn!e~^al|8Xqa>yUOKF>`dLPV5U22rAlKMraaVyuM@+gWV+7JwL%p zC+}mj`R--;b-Gha*uN8oXB0@-= zN>6CG`D%ZndgH4bE<-?Ww0r;dL6WE2XDj#4~F7{1dP(*z77gJ>fy(c zeH7>=f+7{9NdyZ((1HJoXWStNp&Ula`0#s(g7t^r9v6BGg!uTcREW5PS+-0(gZp2i zqJSq0MSF!}8aUYWvp*wJ4t>?V40{_zH+^ z`VE8_*J=lbEVDcs+Xjize>Ud<_%4HcBG!^#^wWC?kq_YzF|A3#kFPDrPFh*k&*oXI zG0AQ7RunCXCr-)mNQgKNZ!P6}DRJa-*#ZHYOZFx(4HPrs1JcHa^DjASIa{*O;;!+N zezEs<2akK`2w4$NTw~a}+D=p-^pi)%sK^BO{8^}Yq;vkY6ochwqD*|Qk+wq>DeLy@ zIGW5Op4(qHwXZ0}%!=G(2;mDLSQpXMiq3*R;;(bW=yA+r&1(;Ay!=`O40ZwbWO&|$9EX>d^5VUhvZ-tV&x?(+*Zls3 zkkG$IUD@j$tF|lu19{E6gD7cJr6ts+=h;B*HZSHw<~L~T9zt+Yql>Z!HgQaiYTUyX zZ}L1sWcyo2q4dkctB+$J{RoM1v)j^#)^cvtftFFI;K}mw9=n(%4i2$Q9HhVV$i={p zZ#0KR-j0+C+w30mhI%m-PlY_biUusNbdF2j7tNHU>?KvxAjEzYCdyR)PIwS zPYg+!&;HSciQnq-0`}+kg%b#VU6n;@Y_#yFnJ=LjG_uOrgzy{!p^}4esI5Ya->(sZ z)#ygafVH=KErNDoLBt1TGPqH(OfC-pK)&uzfA&Qjp2^c?4?(0?yn3NZv^VROFPi|c z&Sim_tligh&Y?Nh^bC3M4NvrNg6e*d>19-yZJ-XvW+>GpB(7Zjf#t(({lb`GAShFAfNqRP_3<&cVraEijfDeVw?=G zov(;}#t<}ll0x2IBn2m3zx6H#0k?pwEtuxT8L;k$&?svtFgd**xd^08Hk z&-~~o_m}KM%QU1qHib-)W4-38@>0U&Qw@;>-YB1dKDjLCFP%e!r0G73S%pm5x_U>V zd&Tk2o+8k-;OhRg^^1;{{@$bpq2{~Qi4iIc!%!09EJPH^0A?My+q20espppJo6n*& zVxqw7;~$Iw`nmt2QhN5_Ct4V4y2X_nCZGKY`JWfqpGQ1${?sS+Uw01}o_PgxZ5MWK zx{rDyOS*%>pZz~K_4}^(u6f`QgZ9GaxkVM~qUHO(8JF;!ikC^WN#0E;VC>?Y*07XR zlzk88x0HPYFQG9r)yL9*WTd#@IV~}pU(fdhE&)9#9xJFXrjx(WTtV$q9_vY}pe79XquNfGW+sk9723^fG&|w)6Wwd z%MiD)#=b-rXxZ<*Zb~Sh_{!+8R#ZA^9SC**NHl~O*ShKaN{nmEg6~x+Ig2&9wmt~Q zn$^kH;7i5J#Zn@X(YWWcB}a3~u=Dv6*-pj*KYF~?K}}(C@w^H7e!0L;BI{JH z#090>69SHeSEB~XfA6M#FfmhW3}JY4yq}DtwpIIEMqm9jwnGBXy!y4R*l#H*-2VZ% zKOTBK@;D8NK7J%EMw&DY8D<}@=O&K-Hjz?lRk3LL5;w&lw|L+e2#qp$et~WpMjQ^J zk^$&@O%h7AFuxillzKn?%Bva>NgDchJfz2gz8GC2Si*=iUUpAr9}YhMSc4E&KtZvh zTHTOmqSQ+sAa4}y&lH#N59$?@(Ykh8t>vM_CiiCZz^+^k1A9oIq(n38ljvZ6eU7w* ze)6mxu0*&1Eq-F^FiwAZtzhX{#=kXQ&m|nM;2+k&kHM+%YWXkBBk0E+K7QGxQO~H+ zm{6O5Ca4OPFAbH6vVeu8Z18B}d>F?o9B^Ww0oOh2`8o%p45DsLU{4&V&xHH!e?Mfv zN9svdEmf_q2{1-OK1=xQ_^(7$a!`b<^6~MPhPnp|gL(+&cS*)g_un{`aLlI~Yy8U7 zDS0iC?y+i8G*+HhZi28#5@MIdTa*V;AYup?8f8JMR*<9*$xL|rIXv{ER2QgK@CgBz z#rT(#%NTZ}mHK~}m^q97R2PYc`{FI#V-9xXCu zgOYef;X;P)^M^qvNK1xhOobVpW?Y{##(TcGTU)G!gY85!X}7vt(i~e+@_0Z1KUhY} zosp~435pPF7u7o|E{krmI4))AR~h_bC?_dlKxxd_1d7uz3GFcxw3>{|_CQ<4&Hu|I zBF!&aseK#_tHVA{>)Xe_isi_UzLM|7LDHUi%@l8)UT+mDqM8v`T|h+-2e%XgAceJ} zzT==#jo3M|RFz@8gaX?M;6V7O8rhOyT?@c>DCcMVhvhafHuEO1YDGnx)E?wBiq`v~ zR*Ndh`h^T~11sOCLfr>yu&D*Igk^)KMNjg_csHUQp3CXObqiM@@ZnI<4e=}S9s0#S z`+#qT?zH1jA}^PWYvrc5tF}oHUs$6ZR!bVlt*gE9c^Z~5ZLok~_L_Mpc*U2xzn5#+ z^%Io-LMQp>TD*pEH|mQ!_}zwglEyK<4AzK?N~+T@-4w)sHcOUew9_S!IY%0Qy7XjU z2ztIF&$!niiZLG0G&by(oEdJin^NO2Yp z|ISZTK<`N`ZtLpEE=gt@h{am^s$asbc#-KIkM&~y#HrK-=E813_h%~}0q=m=^@$T1 z6bIN4XUC3x{{_8Hw^<)me6%dnEpMs-PC<7h{$vDrdKsv(p4yC#LT}9N5O!DO`)4%v z1<<9DL!YLFOAV1-I!l+KheT3r5P)YPJzF(osOCcjZ$D#=WdiCmlfH}+y_M{K<}k^= zNV8>r-%?DF4s7xx3#JpUmrpGkdQAW;X(JnEP7l;gdj<4ltij)C_87CS~#cu-KGC33g^K0pgmGEtUwPd!cM6OA=p-hf(C#-@U>Zk-tEnO^Uva%|dCvQBR00(h^mSfHC?Ph?YIa*bfpy%q8h0&SJ@sO$4m zERPk^y-D-Ub_yyZfJ-Xb(UpFhdkvkt{HCx6i!~|W_Pc7yJI@xkLW+1FS*DM?sT3Gr zMZ=PTTHAD{MtX2ICEQkF-7;sNxiICrL}bnzJcX%-_P7wy2X78j!tkLE%~F_L8<=zw zfFgzhJfp(CBxrIOkOm45pp?N;$baIasoC2j8jN5iF|o^V;cEcx43tT(s*8ks(*c|5 zXG&jQegb^}Inn17+2^{FY`yL^uen`8wq^SBRioIyf9eR7P!CHbBB-mZ1k>(I{`8W; zbU>|Hm;?ZqSX8;u0z(|^Cz^I1Us(^t}{mV1oO#zJaSiZcnb^T?l3m-eJ0fwtLSTW=ISYzeEtPv1o zgY$nrUT438prMA&&wc#vw)}&$NZ!`Av=_wM?a8sFgHfrHnxKrCsu*_6+_V4>VdR9t z0FD&$g#RfX{qCAq$3OwP+|X9i&FnZ5lacuIQ@8nQy&_v-STv%0_}vxB2}97LX(R5K zUnC;a_@~TQ2i;(4*dKjo!2{F$Gtpum-_1Eaji2hW4^eaIt|6oq`ti5 z1bPZ!K;3fzeZY?C;^7@J>zYusjZ36)ZSq;F1p{GRY`9$8np9uD-pA@w-e(@kN2%(C zv0?JBOQA zJxGj;?q$M9RX`eEGzP5GfWT!pgXQ>%L-102ZN?}{;IvvE>_~m7S*QUWK43;%N9GKi z4-pCUJ!C|mErF>|DpLj;#?%CS1?}!6_T@!@_@%XCQ37k4nyWkw=rxH$c=t=exJFQy z{Yf${)HQpXrr~TuaMW+rSi@D_)ZXLyL??@`#3GtI0Q89TnxgbHDY}9pEYMJzBWYE* z=BUK4nWE69kom)1({L4_9T;dAcB}*}H;{QO-d$6YB7ApVew^_SrD=A2yY#5{Ra7`L z-@EqFg(j^}spIWrnOb<=fxQ6&_C^?Znm^R_Kxh#8Yk8xE6YwAjs>D~bH(xA)?N4Z1 ze_&&SKYw>Fq!tv7`F}a+@L3^(2NY$%Qnd4l6_RVzWw861WI|+e=yUP~GtidbqB${K z=Fh${4L1gE)%<^tNI(o{=}lq+EXenBjhD~`mJFc4K>W+^xqGFC4s4|`m~$Ba*R?9H z`>pq?3uy=SiFu8eM!7dpM9xVvF1)?tWVO~EU--?ispJ`C(D$Xf<>=2U)AiMr&w`s1 z{sk89R6HsOI2PDn3q^d2Le#TgNLm!%&ec^-2GGVF-;M3#1hi)t>7YA(iJjf}T+#>| zalDi77a{1oiOL^#e)3D+*hDO#FHX#9lu+gSVt1KJ-six)M)e1ql|dbP6OG2vAT1Ce zI712v;@iAj{bsq-)%I4}wFlu1S%vy4OQW9J z?_AK`lg6K?9a?xS3NU(k!EhdpCb9d3;3R`xj=2nV^^qcV4Rz_!K2UIWn%d#bo#7z0 zMi>C!YN?3Jq>SqZ$r1|amdpM^0@YhQpU6=J8NB^h<3FPNlYSBexc+v!|0plc6*j2! zq^Zwj1uHFmmI|ozeu=eos`uOTq0w?Dgoifnq4R~>!X7mQuA%U_0xAZgC8tF{s{qnVz0AK?+a0Rm8`(W33E0(%NF3ql4U>MsO{0`oMtPiJ zQ6>lSdM5NIqPWI5yPpTCyA4N;L?v@#X%0GHna_XCwkpztywb05gxsQSbpwMeUk}>nP`d z=Jd7mK9W-O8?d7+zB zyCpbWOv6%eB6MVEC^iUTzeJ{}yxUfHmO+*Xq$%usZSkxt;T+Nu%t|JN4QiW)dK6NT zXAK9{VPe4+A{2tf#VZeminQoq#*_*X$wuJlLQD;YH~R6vmR8Ki-l~LhDFAssM3jB; zto^a?&DujWWP<*d zxbO)|)Hnie(9OlK1s{ubGO2yu*1yF#ic!=dIzQyrkK#cT>E}xlF&oWN+Y@_PE^i5l z8xKqS2B1FtVze69J)r&J*p-D8O!v1)w|ia9r!}|}+cmHOm#CJLu$)HFWg@J}@Y9cf zi<6q(G*M0oxD}Fk9r691g64{93og#51`DxF3|XQKlQ;VZ)&6Pjn}f5fsV~=syQ|&Y z(f5&yYu5LmuXY9y?9tX=edBon3$cI^w9T1_ipgWu-8iuvevNe4E%u@wDWgzN@QyJZ zY0YBa0vH)77(h6Cm1{!hd1)cU!>Y+Ri@bv?UTi1Vagk)kaC6Q=!_*9!{6zn2RN$j* zf?qvQG(GHYaR6j;1HQx-2@S;6#bUV_dEZ29e_Vq2l$L%nrSpfrYZFV3>VH!G zq5}z5Rzcm?iEZG1F?Cw!+)1x)u0$0N_}9b=V$TQnzH=Xv9boEVP?O-lILR*kF-L=E*ZXDI4mNJ!=Ep{A} ziKTa19mmsS>bF#Oddyq?e)EaBOl(i>d=&-$tT(Q3C_OnY&Uy)r`5kl{>bBnOc#WGb z?pW2Fw_(bCia`ScguL9(h5UVs;{!#MNYo#%MFY!OP8i?wuJL22lm8>n?@(ozx?!*G zCkksH@)yKi0AkDR)~FgXXfNd0_4958Ln1{DG(b?w$8{oewo4wWGd zP!ol6|I~dBg1-R>&bJCmoROD0Md?_NjV!8k8;mgp2qGEeDY$HMNtCYcdDQTx@8j96 z{A+D#9$a}niCvSdb;n*e9lB}&e>O>f%dJ5%#F}x+gILsM6NhY7Hlax=RN}aLN2AS3 z<$?09OfCZaciVvnAM$cT@{rcJ%Tbp@f5(~P$|h*t*&2F0o_;sM z4P1B*6*|fyp!B>n*Sv>+AMQ=vgL>}M-xIZ#LItU(uC%3OUP)nG_*j=M6NVK!hB+9q zUQY>y!??-)-r`1vDzx4L9gEn8BjYtLgDsN4;u?(C*j!7fip|%<0q^XDX!0ADRy`Qv z6Mu6%Uc)<_xhJ6^XQq#Q8;mZ#qrn6GTl9@si1Bvh^D0Lz_vDyDeR|uVhMmw>0M5t9 zr3I4CxnV2u^OMxXJit;(J^;NTbobu*{uir!vFfqVuGp0-_9^|WHzlpU+BSh-fw`l{k~`>YeTk6}G6 zV%(a(^t#lEsrRiXaAZMkrarYl zEVvWV3yP_^olF?%lg#;Xk|7;aq5B<%vK{T!i?a$t9KuZiwm!#DokQS}n!1Z&>wo3w zf+}3_ClAj6D64w&k^aa(S(K8TpOkA{*TkO?z^$wY+dnN*J@o4&yKF!o<;gs!`E6Eh)(rCaiCGB00Qrd68bPWd$zM0&R3zlG{7Zl22udJj!E0v zg>gIS!4UjZ)f3)n=603;=SBrL4*q_>n6F1Z*dWPO5PZ2opZ#hMBlgP=kk`nzk&`Kj zaqywrP3BG#K1EqYiJ__&f5bJI(7!kD=Qz=d=R7ctz%qCOka zbH#=SI0NrqK53EkBkHN@vzeX44^Aj9j+mf+p2wOay(Y5EeQydwbVji(-{@4jqFtFa z=S|X~8MIGO1m)N92tEig-aPIaD9MZ~>ZMqzkiOL>>xeqlVMo+*x#q$ek;Co@`hNW* zQ@PrX5O_;c;<#eg^A8$VSw)Rj)Kc>I+I+p3Zc?prylnl|QyR*JazSWyou3d*`0nmy z@$@%dpAfr*P##B?CWI@tC&)3~@kFxqo3w`%zcrZBS=7cs0R#-yVXi@%J;4m+;ffuAyT=sODEuu9LMRc{1?*NF?3o18b}_ORC{$}V z_B zGZnydbEQmZw^Nw+BdzDv;W${h?onAoSS@Wu=9KB%@qn1S7|G+gWR+CL$7}rp{3|45^ci9SH@nU7+y}9;CK$a`2H)AT1Mc_ z)6R%Llb3%18lUojSwB(qDzO^yh){$wIS`NM!0DPzd@c|V=D*!dqtljt3a`DE+FvbhEyV3v>}f?D_VK^o4Vs<&2u z2KPl@q=+TJ2A3&WSv|go1aXnaFY*nVf1k7J7rY)wHxLvZ_5At^1R=p3sboR5Fk7X5 z4QEc|L9gLJ$SZrVd?qe3nORW1Vor&PqG9srMmJo{E#IL`4ad3+3qc&jUq;_(}zDlfUy%AcbOAT+_y{m&M-qZ6IFpIkd>YvRSmG))2 zKcomvYtp9~O#ASQ0Wv5dJIP(9)2HpU#yJ>I`;VxCtJU!Pn)PLw%B8-m^OIo^ag~jB z(!`!hM~}p?ArhmXFuf<>`BaIc6P>aZfLZ^W_>YDXr~_QNTlt>MTj!a;c#eNeGpVGz zbXidkF&!IdfocpJyV?=3Aw*;yu zN*HwW>6JstwsMfdEEX97StOCXGM~WQ?vSUb+|hkcC{e>FEszV4;6ucrInb#!eL+{B z;YhAiKPuJJeI5W_(aTrvHC4t>O=e(MO?$pv2w2+8M+2jgXTz?!_=;}!ROoF@h1W{U$Ll_zyguMtUH`(TD85J?DR{PE zLE(;=F-K_Ny6J|h8U&xgx4dhTwBDe<4_GE{4RF`t^dMdv22=b0k~VfPPXgSAYSO^_ z=t(eh2RjBRyGuf(9olBH@rZ!q3DS`U6F@aO?Rqnwa1&dd@HSV6i(Do z%$`qo;3fIenw7p_`FDSH0vo7;K8V8{8xP&`+&`T90DA^N!Tv|-O&9oZJad2X0xZMT1bdE@^B2ArV71Gdt|dKw<{P&${&}K(`K#zBq*QK}pjZ zu>1f$kP;52x>gqT!WKgdYF%fVG2w>x#;8pzb)(?A&Q-7|We90}A@nvrOorncyGjt6 z6ep!WP}C&{f6qxi!hfxMB0|kdneD-3eK)7uO;_Ve-y7Rllw`r_b|*!Pv}C`9XArX% zlOP4OQ-lwA!p5jz>Sj=`xpXG@s-bT2MECPXH#rr7anvJdW`wzXGTSl|UXWHHS0VxS zX|TL8`})=MY6ZC%S2y!=#Xl+pFf7Br4=WZ{G@R=N(*vdsS;+SD!af}C6R8YJoPwH* z$W&UUMOxv(`=-xIiZ}QYzJlC)|X@z`uK4~ z`;_T3M%gm|jH?=e$bU5ssLI4{o^_s*OZLT=O$1yanI$vJ7SsAgU7RBx;t(Q_h){{? zC24HXNJ*q7c`4Qz+=D1Q`XLVlo_6MPT<>N9Ooqvwe4^B%vj-US`FDn=-Nx7;WHl{( zH=kY_}9c9LA^j6-uf+M0U*2QWj1XBQ3 zIVnqo4NTiE5%ujrbXn3EH@uP3%H(G-U92poOH?2a?rjoE>dWaHYcOD6NB*oJcn%!F zMeR*o0at~I-!CM@5H|v;zcRMd@k6(7gx~3zmyxx@J#CD-oj9WVwDJ5<4Wh;TfCj;2 zV%3^5MlU)y?q4ow7pdr;VCWb7%jD%S_O+#GZjur?%!9Ig_v;;Z_%tWrNFnz4Zn_w! z2D&sVi0-M#0*YuhQdjXQfuokmRC|zTBRW;Cbbgw@6p%VfjRq1Bd|g=?tVlXvg^D&h zJMy4i894{Op#YE4VZ`c8guu~W(-_L3OYgdAXbfoS0iy=|HJx37Ps^}KW&Xrt*d?QQ z&^M`b!oUgxq`QDN10w3Q$!%w4)yIz*jk&_og;tsl`R3JkhbE|O>yH6YLVy{MUe5Tl}*A@5!RzL2)7!65ma7lufPXdFHhX*Keo9Eh?< zXrG-w{#fIux|IxXW?s_Dm z<5=9otV;4(IDVE6v;v*DA9MmsXPisc`Lf>NUlUd?GirxvRyjf8L$(vB&M3o!Qd`Ig zg`S>uqS8J^MgJNBc79TP^30eMu5>`T`Cd8oYhPWx3Y9s{yxtPuSciW2Huu&+fF}MYF%q!Z#*MlEoc! zDeuA#J@D9!C<%>9{H%Em=q+kR-6BnNijyCufl8i}AyCOnGyL^WG5;#1W{ViW4qD?( z@ercvd%6PnN+T@7wbkp_(BNC}S1{ZMsh<4^Yix>Eaf^_XE1x}Qu0}N?)TT24q-0e( z^-PT4N$GSIs)1PJqZ0DHv?I5(1euWjT0oc#dAnlOHwh|Q8mPCIQ@j9>@Me(Y10?R6 zUa@|hSY7{*;uAf!+m6M+OB|zkdS&5CYk6u1wb7c-AK&*&HhoYKt`NNgAq9Y<;w?$z z(hyg9zJ3pR?mk=%9Qo#G#~X#9V52Ym!PW#EoV?@Tps|mh zhC&6$19Wt15gx@IV!$I`CXy%V8@o0+z`$6#xQUJ3fDd>RJWCJ$*dzqP4J&+!z1_%s z@kzEmv(aNW&D;e0{U}l&e{@QvOP2fFzUckJ@Jxo-etxJ$?(zcbp|n5`{g3|~u7Bfo zLSD#{kI-2u6mrcIp8e=z_3Oj!fwRRQv8|hP>@B@qk3i%ROB5)j3IZ0TjXbcq!6}wx zTu-W%)TInU?aRe=e{V^LF8kRlgK~EO&S$xe(zsU+S0>YZbN9^k5)g`Jy1uh60~gK| zJ^K|v_3a4%#)?NGMW}TA*Ae!w>q%7{cCI!5=!rfZRj8bknUr($xI3vci2@WzQJLSH zUTyw8yXTNZA5q;dLf#9Wm6mSP-T0$HtRvVB;er1`xfr7RY0rm2ZW#Us_FUaYWVjOE zDeoM?Bei#A$LT-z`HJRwrGi=j7lU!~P@<|`fcs&;S+509KS+n3wPSxo{+TOeyD#vJ zhR_IWg~0BZ*GvtR*j*mFm~p%xn%_&}hgPwE@N&Zf707ona+Cr-nh(5#1IX6n;9;0g zbD za>uS|Ka8#dbd&bX^>hi)lUc%Cpu<)&ek_k$OW3MxTNVsY79ffKW4Ca!ij#E{XCt(* z%n8+jn@VAC?6eq(rDEm~MOnnC^!Z&{JXi*PF_GS%@J11ap9wd2AqG2z!%0cMK4~{oXQ-&{;>WiHxwx; zV92zP1})$9uX*gtK=pSiEKDy=5Ls+BA}VWOUMW6c4Pmj-@6^NsIjJWh8#Lqm5?+?4 z`LEa=yPXG&e^s}0exkT|`g$EId>@O_F)--aZwrK1*o)I&so9E51uT7)SQ68NE7l;w zcAuUHD$#& z%6yGba)1=$k1=fD>t`?@pKDXoEpzbxQC0dh%>s+q+wJrEO^9{RZyG6?{43QStRMF; zMIc;!Pm%`pp9zuX)IL8uZKGpJlrlK`sF9}IT_S!N56{l zI|)u+6^U;C6n2&q{NY}F8P{V1UZ+A%Cp>C^Dfr!9lDUv(O>{f3B@T@r6Pv&?-aq8WE*AwC&c&9suWjGUkBnS{jpa8k}|4-BX zcfUsy6YJ46Br-k=zU?%Ss;A*m5T|g{6$p8Gs%zlzg{U$H#i$V|rMnlFWpT;lnB}$# z{_Ay1f8MEYAWcdsU~<`HL&d>RKpcwEn~0Fpk%bERq&R$myth(Ag6df=u2hB)W~)j; z`>$RDfNo67>ns2C%D=m47KCX)?O1I9Xe;p@GiQOrlFbn(V;OK-!CJ_ZP-2h*sjmDn z@KF<-`NtBXe&96qqb1wO>xSu=1M))pSvuwsT~0QN5l3}O^|pNC}o z#h4P&%Y1F`iFxNWt>$W_q62DMYvvreqll+2eP)Nc@ni*C!lN$bS&g(*~Mg&Vb${q3BMos^gd0?Uteo829Q)h~Irqz7*8+f`WeR)*y zX}Sa2QOBdxb`sMj?qB50X-ne!!3;kPzmm7b5&w&2YtkZs&*PK@@OcDu0VW0jQ(3;^ z3`Uatc)OoIM?3Rhiv50K4ei@a#m(v&xp$Hecy;Z)UR@J@9JM9gfF;>;uUH(e**Wr; z{C6@YxU^pZIY`dG#4h-;4U(51stnEBO)fZ437#FZRV1KvVRDSH1O_iGlHCbpy!XG1 z@#bMBs7ane?|+!??vzdm=~lYC z8>Er$?vQSg?nWgQ1SF)94(XPV?gsx0eEa$S?(4cAb8Xf+`|MbA&N0Soi?>!>Axc7+ z8XMCoF4!_FH&?y0XKNhGQ=HRYRrV=-ZMg@v_Llsz8;b|_?P_IfuA@d z0d(-AQCe;x{kiBMCZ}W*OpJbU z@vK7Qj<`?CujTf};OO#H#0c4X9{o)RSJ_lY^MesOcT9nS(r-B&?qb}@pr6S%IX>SK zS%Ri4p=D790raN3 zMtb~fVvQT83-@W4y!<^7k6f^_<(o0KP^kG))8Xgo?p0g4Y|I6p)p2SSLXTWEO(knp5$w=-V z5zCBq{CXZouBM*;F~GFzV|EKQz%{8Kuf>Gf?@1x1LlDmZ18tQh`1( zw3+v%%3Dl@bH3nSUv0lm=;nD#Mg{2^h76=sO)Th1GR44B(?R?-pyYYhPL2^lk%ZI& z-=}}vgC2z%()%f{u9+!%0vAoxx50YV=FvoQ$0aHu_56oENE(!D=`d7p`fyf(!etUD zT#%7eApU+FEnwj?xw0vJ_d+yCBeN_sWxKjqQyhm7MTmn)Y_9G!VSqi<}AM z_1-=y2xf7obPD?G>zsaV{FW3?DF<6(@|oQ*rca!%iu|AxNYpxXD2a3VDRH;$5#T0(paP%H-164q0pU3ZL#6}1Gj~G}kS(ZFUyOsUU zg0^hQ#%G+)hK0_KaAF-AveZ?hX(AfiTVrV*B|~nEY7lF99Trk_N-!Yhgbk#e{BP}t z%N@VybeO`znwl#?B93y9-0xhem;D8&QaYoIEg1|{+GnR_Ho)&?F<7KaLA}X4V!tx2 zl|0qxqty!%di=DVTI7OP8=Y)iQPT_8OO`*XqSCoV0~tdby=Rx3eQA`VaR?S?IbLyB z4wb!c6`p^9z^bbq>z^y&75}}SBZbRBl(*xP!ey0^*}j8ZLU4dN9TxSp?5xbjF<5r= z|CY@Y*+eJ#s81r6U=WLrCt)a&7Lv6H#aGxfY-V_Yoj0R>HFrFmhege0AiQgnf8v>d z$7Nea&?(7uQax*T_l!Gd)bTPdWC=v20q8;J!YOvC?d?@GJA%d6?%oX|j-c8mj+ z#D`%D-VoYyL95yhlnnLfpyLAV~ ztIg8oKhQMy!jc&hGjVxgx?b<4mk*~CRS0H{=K$=C(sY#Sq+kSKD+I_!#A9Syl8A3M z_#BKa7hfz0$}5=vIq8OT|EfOlDwbLWVhz7T){et8_q5BMRxep$WHR!<0vJ8*w#Bme zWXtoa!#Oy<*z%TRf;u(*pr5sk!g}SNdhOy}Avb0xx8rA0EK5p^eXkbYtFH3~?ZUje+AS5xB0g{?%`UOnn!+%*r(Aa28r;+eWg>v zsjQ1Q>pZrq49?;~hcGH}o6INWw>{6gPOf5(i^jm8&^zB_ zbCaIqROTdXzxZG?15+ES@E42nz->zjKaIux@!{L1>nm?M)sW(nBoU_Dj3?!NQhGa# z_=Ly1>Kaa7iB8%CAiR$mfCmj=V1&gxM7Z)sTAqECQz*}AK3==Gi($eG6AQIN0N;zV z|FsE5p(r_dlYKXfUV?2$p<=OR8BW10LnpYz3uSQ<~#>Uwg7-T`KlP*!-or;|H zxdv5FQn{eqUr@)SVA%uP(IsYGWBAGjymf(#<6Z-4RmD!169FEyt3 zal4p%Z4rr9JIVJ06Sx4{^9jU))uYNhNW{6W9%O&btgh=V+dtU={^tJ1lBnxmx;7zS z8S>Yb_nrUQUREcUTTza|#FR%O*{bPAJ?UzT&w1zy3QQ9QrrgIJ+TY#NrBevqZgciS z*Y9Y@;k}%wlYNC(L|_L8#8)uoI5l|h8wqL8D_>&q(6b$J3f&U|d&YkOk8ZbEzxnrN zVNO=QwMt1HJ-DoF5_3b|{^omWTSMeybpP3hKJH3$-h4wx4TV*BByttFttFP*U8_fS zA4J1MFtOGxqT}we1wQ_J%eEaFUmS~8HG9D9(P3qx{c7BULsKmvw{hIri8!QBEq~s9 zG*t0OIyuA;UmE83c$SUS|8oAZ4f=n^d%yMhT(O?+ui`an1>HHo^XQr>$%9~Fe-<0Jm(LUk$I;IHIoZ@0dM4du0I@!y97c=jFqG@!2qWj^AKKUJI;$IZ zCr%@)Vn=t=+c-iI!qzdxQw77_RH#3}V7|jg2USi>haA`=&T5JC;vn*QRF9~!n~d=} zUqC3$`15F~v{1hDeDw@AFYdZl*nU6q_-%oSpF;ji(!x0AJ0l~0d9HC9lzbLBmBe4G zGpEsh`(x}%n%HTxm`JsdELP=3zuD;F5Y6iYmjuZ~RvIQuk^6E41Sxu=>83mONqIDz~Ckk(rgx|PFaU-wxc zdapz=MOH1#s&2m_h?4JpcV~{IZd13Kg506GbF^ zD85sbw*~u$CZo3lYpISkrSYlu$2b$SUg;6KO=+r_u++}RPI4x7&Wv7^-#GP>sVB?T zWQ!RT>t`>R)q6s1d?%OE`47_^v^$W(hv+L~{YG6ji&}H@Ns;X4zo-3qi0*YVaF(Qc?aZG4viP0N<>p$05FUTA@^-d(rkfEJ>@Q7ccc*CMd(qD- zAL_}b<=L*dQ<#w(t{f)n3L>V;MLPvYI`#z-M;Xv4)HsJ@=um5AsNi4tt+g%EsR5o? zak3T1zE57(NSXsK31pYm?>1Nx)7X>23zoqtSqU#k4zv(0oIA9xA>!OLt?n1bM2XCg zw@JWg2R4mSKxp|IliwH|DQM$>xaxzBdcCVmtKW135Oc{M@s1Q%?l_dB(&-htUgzCB zah~myQIww;Ea=>nKw~~?i+M#Q9weC1$&P0~W`vV~224TAV^E%c$X6zcP0pJ#{~zid z_?c+JJ$)7J-8|{v0JF!TFILJCTSAIr&*oRzHAa#m1h#reAuz?Rv-Hxjq^Dti zR=;t6Ku|h;_s;gy29*383AQ&NYoh&7#D!{%0!zs7lGHyvO~ZwyWNJR#bXn(=peE!!!8;O2PqAmuvFmZM{ zjmPNyX#lSyV+wx#b?qGY5XLF*lfs|e)bUS-rzauSX4Z#Li0_S$5>?YuR#PM&v$KR` zNd#3^t!|vzXT6$A_W9NvaI_u+M8Nc{&8u+ocF|9)dL+dL??VYA9@1eq7ufb1o<&Ej za^B5@Uet}GaPuolb-GrSOc#{MSCk(4a*;yA;Dr9ribC!DWaC$A9C)*W!1E`@?y~Ok zP7ht!=sCl$DwI`!U(cFCz{3V#^F}C z>L+5O)t)Zod?lUZ&M=zPCq{To@5Rk!+nZAE*8W+oljz^h{Fb_|aSHvf^$M36nwLZ0_8H zZV<#fBv@PeO7^@)k?jM2$|K^(J($(+%8Eottzu&iX zh}Gw8FB@i~paV+n)o^=NbxN;$3r57!k5`;@ST?(Hu{&E2y)qQvGemwIJRX;(A$8PR zSgZ|ri-EV%Tz%!>2AA*r>`=*h#=W4PBVe8?|3~N~#QIflfdgAmku2;v#K620*5Xnf z^3_t#b{R#-+*R#;M^ey61bm0<>=&jzMeM2S-(qJU>M!A9z;;#t34C5Tirwo< zrnd6H(HiDKS+d22%o#D0CTF_9A}`+3(Z(T6DxS9zrJ$Nm%eUzV%G4eggpSikFA|BEF&bOfmX0}-$%hL>=8I=J#BZB9o$IET?h*DKB^W78q zUklY9Ip+5yD(*A&iyVnoEHQ>+o4b3SqL0revbQq6nnIG;xynLlhe~phtHa9Y6T{*- zt#B!P+5@|;-lcVeU3m)aDpruZfZ835om@V(vTuY)t}%YmLr9`El7js zJ-=qz^x(5xJ{+g!61pjoBy_skf%GqN-<)YCIfJPDIR27PG7`WwQD@n!9OdL|6V`9j zEghnxD*10z>Oebk&X{QvF`MDU^)08oe3}4Dp$-QV#hcjy9B=Fb1_k2!RN4|7P_Iu; zM8=KraIn77(_ZjCqB+t;t|#W}rc*36gRn91k)5<*ttI8+`vr#Ikhfu;@B)<8$G`8b3*PRK ziY*9y)2~$LJJd^mBxu%K54m=m5iQ&32fq88Z~vdThJa@#-{-E!?v&9Bin2kJ6!m8m z@}=dbPE(@XJ}yKQB^&XZ`l!iOuHK}_{4sQX&wR!OFwf)1YSOeGh4hL0$0Kl=M7cO% zC>ZC86e_!c&y$yMvTm)kBzYn6BR47(meMUx(m;h)WRe3dP77t=0r4H()&Lww*!wbx z^3g2djy2NK@1buJvilm$l4n%jHiC^Cw%p<#ur6$R`ODHt;7?EfOQzw-nINa>kLuzl znvH>{s^4B*fAg_^QMDEQZ|~suZA08VqV+mFZ@J>FiG!VoVM}g>{k6pFvD;@F-AGpW zpdCXDxo`4K`Fg|0n(c5KIIgjuln$l~dA_N3V`UClF~gGOaB^{7f$i5L6^Sqkdfg(S za@_-hAIO0tng`L_flduZoSWVWc(r1h;6Vh_R-?6a@!i9EMx=xm`sclE;qVZKrjm#- zK99qA*{N5jm0|@DlgyDr_KGWhOHZlrsE#Hf{xWe4pNrG@1~A8dj3+ z{lUWSbJ5Lr;zVSeSrIjJ>}g_XiA9|)_M(+R1~)g`R;5*O^1oq_(K=l5i;s-nCC$>K z*q#gYGp5VRO2)dC#4I2KsWN?Qr_#58D|lPl-@*y6!Mc|mxzkDRb~%T{+Lq0 zWj42e`;3D=4=J7{2k}L%2SoXV)yNS=Yri--gi74CiwLax7@qF<-;wmPvS8kb+2BQ_P z-&`Fh4;^}u;u|78Q?Q*%0L$^qvj;LXOXfNgN#8+S+SN(>`kvw6<-T1CFg>M2(GUXrx2CddzY!JjYZ`WbD+4;DP?L&t-( z2Z*oCF+G3QeYGG;wuDC5ibsW(dB2NwWu9)4v^>mI@<%HF!G~_Jee8+KhG{c`h~czL zA*%$7YKJ(L>INVF5_t`W=iBrdODboW+WTA2Mf>7rST``mN!RmmOYbl#CrkF^T;du{ z^%+SFFr_0>jTumVCJn-x#jk5LgJ zwkD_NhIt!|LtE2KLN#jC%f@-ndE&OV8FSPwqj0g25)W*p5qv@)ZX> zBz4^^HF(}Cf2U7}P9Yx@8YekMpl=!?$>Y9Hef4$)XQypFtzyXwx7N%5C1z(f(?Z{) z_M^b(oiXdkFAv5R+4v{TASk^5reX`(qh-M|e;k>g2Z@~S3tO^Fk%qkwE)6b$+U~VW z2wlu17r7vxUZwi2JPdzT0y3{5UxUDC`rdc%iGL;56A?&ZA!d3Vlr)VZPJ?4hA%^hm zOZE+*2O+SP-K1(8!?*d9yZliXX1g`vABt337YBCIYl%DmLObG}P6HwGZ4kfsw!8-s zd$U*PB52`r2C%-VWO7i-*g+-es&r>s-96f$+e#k;@PJ~lW=a#(dMiabpw zc>#9Nahat@b08a{IIB(d2--sIs=qTywaRCFN4`T0zrXVO9+Pp8 zoKypZ-~B%zU#F1BTQ*iBga{m7rNqYH(y8$i&69xSYp==#MOhx~^Ds%`X0pzR*0xVA`6eaSl&ReW|Kz zJID?$(f{%?B+*jW?jlM9c_lZ_>Oxo+f~<)6p88anSTZ2LU7r#jS&?8DK|@SP;a&jE zEHdlAH_T;XohR4@3!WHI!avWN(Z@F+)uE*8rld}a>I1mx{g;N3Bm|MzAHe=s?pM)Y zRZ3fIR(eFq2QYJ1ryd$W6J-}}Miog$oTo9ka&MAjn>VF*OZcj3_}Wvw4Da!cAWWAo`pc}BO6@2&*h zb1}&zBUSplSH>~(o1lXf_y2AkYWskk(zZ+w1kJrcMWeIh>~u-Iz3B8$hnYZSxL))v zBAfU4p8koat=8j}5Lo=i2K&*S!yv9VH_}$(hmwX|SAQ@a$98?~0NFcfw`5*7)is}B zxwI;ZmM>|oT-Z+d^wmpk??+1G*0!VeN)L;4iQ zG6D%Yv));m9xyHZ_VU-FoVJ254AhrNoH9|PQ4Ts7T#eJ_QY10FX*%gtIB{wL*`pR?xWnWRqh_WCYzHON!b!?a+I8S;z;ZEZ>T zk4#BaCY-}NIOxc1z6rq7a-#!JUxg2@gK}EE7$j^~mTCY_)Gtk~-{jqsI5TWe6dt7X zHH87wEhg}segZuikj1WZYq8ndQU=*yjaTK570rE4))fB5ZDcyJYPRFGQBUr(pF_lT zzFIzgF3+{07aMh`rXWkPpJEr643a^^W<34oZj9KkErGoNUFVHNxpJ0xrIXRy7r586 zx9IH3y)>vMWe0H|VmX*iZbew^%?>)X&U(5(LHOdFtbBSN#+3cqFDX2*VMB?~;&amR zXC$J^cQI_v^|*lnISTnW&H&>(f9^NQ{;;jw=Xp)Dz-eJ8ek&S`LUz>M#O#WOSdR7BvE7My81h#^W$JJr>onn}I zRIO(Zm>K`uD;`q9!6zk}D^bFg#@iVsl1@0n-zc{|iN7T19|JobBGW8*%#9)miavaa z?FJ!6z~4WpK{xhh@sW9sEP_+ePWegzPOtEbT`uq;1JT&iap&NIXpIs_k*`@&-zLwX%XRSiK?UZ7%Is2zlRL`6iAhDOE{F*I@5sj$?K98fB?r?`$eWX{x)Zrf z=mBxd>hr-Rrm5167X~cb@`(R$-YKUy?J%`4;4tb083-GPNPM%DiekAI@){d~&)*Q4 z#zZN06u^^f8CH%2GugP~_o#iTb)nLygXV}ywgeh&Ri*;+@`ygZ&oGq^RJ0mdR6p=G z8g;-kK`UFl(ya|WwVM@YUXU&Q{(I-!^3p67GqO_cE)i8sl@SE(>SR`Re{V(I6l~xB z=Zh`yM!7Oq;b+Fb!g|5`+9vu|ojrlZSe1z~2vEsBa~T>ILE93sjnxY+K_oXaX(a9|G9Zobkc{0RroNy$#7KaICktT!Vgkt0x#SGL#}{UJbn3 z_l@?d@6sCs_i<@?FpBBLyJa5pmjfBT-R}|xGcU35py@(;t?fIT=!$mvopNS%Db&PG z4~o+CQ8?hkv$cKTsLiSvPC*?vF~@>e`3GE#C6d!x&%8v8`|9l%B_2yR7O6PMDKI;R z6R9nYN4YeE#ePU|WAFgKC6C+uOi1r^S+1`L<1@$?S~wKz$+5j8Vux;FAyXL4sgZwq z_?#5POR+QH)g-6~Ye&oVp(G!8w_&j-y36Pe?#UPYr$z`MWbcESR7nOr^RCs_)8Pb> zH<{kw#v+f^#Aqc1@j}BQcuFWjVt2^bMeb4v&ubyRVveWZ*gY{+>&J;B@PQ zMyp)oq4Uho@XObChETL&lsHKd5e*IE@&H4iWyn6IdYes{d+ZaLj#IEk4GJN@N!uKX zD_1i8p<#wp;oX#%C}xovIMI$E%@zP{SQmQVA7Ulg>%Ds1eEd_5I24wwy_s?Pq~bD% zN`K9wA;6!Qi}YYv09GSOqEE1Lh|GvWsf%y5w&hr5vSsyWRY?}D4;OFtYm3hq;(*DW zUuLRv`9QAu9vwE3=8Y=TcM8x%TgLEJW-peToV3i@?8k%FDflm|x9t#C&=KdteYsIE zgWR1z?rXh&i>BD&gUf90K-w4{tjT>dWjSK;O|*EYMj9}9_@QR4s5G$#D>0H3`jCMd z|JC5ioB#H)%On=O11b;4u_5bjni+>FS;a$kM(Pyl6<;3v;oenRpkHBQR2C88f@6CX zgP?I))BwJBjVb%TxTv;8hps7@yKWZZICrrEk6Fi-XSqy0idqmq!cAqnHBBBH&+kd4 z^cDQ$_1sBV2RkxtKf+e;@s|A6%~Umz?00Cs7m`|-_l&mXGfZn~1;f%*=H8U3A#p53 z$Z7{4w9)O z2~1r2f!tX?xHy*OARbPR__gEqOIrxJ>i?uVRUzh13MN&>FlHm}aFH?k*H3vQ)AOx0&SfRM*S;Sb<%D2=^!XR8A+p>MR-GccoLSN3fil*lj*Z#GH^|uE)~Kt)HTyCYskiWe69vvNpQu6wL3gbP;ckg; zimXi*kR6$JUA^vBedgQsOek6>!3XA$F~_Uk^ySE+7sx%SaZJf!21|6glA$DW}9KP>pqpvF+3Lcm?bayZ{N)2fnN7{ zLE3Z0f~hZ6HBg()lmmPHbxKtTGc{I_zp}h3aZg<;bK=r+)`hgIUCK=0!&@HlJfIDS zARs9w$|dics|HFUAwb26835GF<6Yv-9`*z~agDBD0a5wBXw0xg!Uup2go5Fql}2da&EU`3H0wC;9Au z!aVxE6F-Ie{Bj{*XfGwr+B*dxQl{0&a63g3O5_oXETJj`4l0LBvr31fF@e%Apfu;x zyZ?X+{4snFS@bI!dB}%BSmNT(TwJ--+lQ~xFn45W`UJ*KAu`j9U8+xZ@68uTp?j0yWg zF{J2!0m-8t96P#w;iMWI`%HRojhgjHqB(i8NxtWc{h#;#r;DM^!U_yKc=cS$goS2;|Ki7cG5f^mLuGD#Vw{-`zXd*n{FRyD>p zUCFo^#s;)p4ckU^@IM4eY1Iq0&~3#n0sH258W*|duTqA`h^|tu31oZv;34`c6T4*? zn9N2lF*qec>?*$X_!Lbs((MLVDgYm3ZefO7!LCFh8y)8v{Z9<>YB;l}caQId9fP#H z|14B!V4qDuJl|+6PW6_4VO@b6{=+2OCS5S502EmOB7;UR%B|JFUt0>^FRRXw4o>fL zFGIVL#5OgRe`CqqEv3e-c=-iTQTgg-XT*N()5oj){OE)9bK#2lq>4h3Ewuu@;Tc(e{?>LJU)?zbZ3d z)plb_*_ONw%4Eh@Msd?PhLwHt4~>cxy%d~NQhlwetM?uc8kCG|QNVq#aJFj3%DwOWzQ16RpM` zI1ye_>GP-J1@8#UL^Q}m2Wdy=Ye$VyKDHm@iErzCc@AMBL{+!={KiUW`{wnZJ-LV2 z-n41#wF|z^M-u;5xDv@AC~(FaqiB$Zfe9*7Onq_8`Qg_U2jY+&#N(>3A(vG?`zbNSe&Ld$MrjET zh*DAnwk99aHw$j;RZ4kR6uoR2*o#e0q$#0xa3C`c7-UMIH_nQ_Ue8+^eNyWyq8P5# zxj5esp6c^y8mByHgJr_J#1$ClQ102T9qQEYO%8;0O}ELW+}P?5eR65QMKGp+9>(@e zMw;SwD$YWMTVX9O*OU$0c~l(S@2{0!1H>!SDf;+Qj7KKqq~*(yqgd#J%$Gva^301|d^wni!@KYhHc^i5+h{wpvufScUz;jJ>4p4)pkJ*J^( zT?+A`en1vsw!I;^Sr}sZxw8E+J5mv)pX~O2qE~s>&khrEmvj-Lg?|0gs?zjZlWsWe zdyya=xqcERm=*>f#_I47y@yKUSpkjh|2jN_$%o#jfsY$+qnSTmK8Pxh?hE~rY|isr zPkqMD2!;qw0QP+CK@B6h_3~VlENutM%TaK;!ZN1DiZbBXScE9hB7?UO+M zaKuJOJ(Wh)aQhC96a;%QBaM*&n1w$oRMFC&O6ZBcByxFcC#cfd12scqam%8zvFF9_vim9rpxPaEHKJLKQ*&i$N9OKuXihT^HlPzmXXoCs|@oGn_d3yDt`95kXc z#enTtHTk;{14|7Al^vK?5B@lFA$>STEC{5}b-ZCdo1XqCV9|Z*&BI#V`i!ZOgjKX; zYBrP})8Wv;HF#f47xgN4MZ}$9FruzT_z34IJmYZ>=~6x8cT;HRPr>^D9dho~zr@4M zA|F{=@sVcDpD@u#d@xDqWvMbvK@R58UQ0DPquE^3AtN)K$uQ!hG9p9$&kS(C)eKm> z%&;1#ONiA4ya=#KU7=`V!-ynAVk3}F0VP@2pl7SeGi>p7G9nB9SzU6u(IRbn#e#r6 zP?Ir%e;k}y=aTRlOD%h^Q#iFOpP(~HJ*vn7N}Lf`Z8PM{{IsI#x7xATage%0Hpxy~ z(am%ZPxZ6~?~?*cN6hRfZ(MKVuhGO`CjH>Z5N9K}?aJBEU>gj(E&r=u68UB0vnAY9 z-ol?ypC%FdkF)t;!Nl>h(Crjh4OSJ))wHS@Xqqg3GgPvMP5z|Rd}!gq+LUJ$nG`^y zY*^-Ec4Dj|qG7fmW%yTaFH@D892M=VKn-_uRX1!Uo%3)`d_>azG@j1>Ig2sO);BS% zKLX(w(eoJ53L23uGHnj`vHo%q%03q7>M8yuBu)4k3l4Hu`zgKXo!;!rx^bBjgBe zv||x4;2Pw}M}81-GI_n!b|KUFREUR_j zp^w&VT1Km7q4NC)`v(}PbH~nkT7HIbSX!F3L*5l(gx*Zs)oki19-KO6sXev|akdH| zg#|R?AU$`~QcFD05!)}D6Yl9MQi4v5mIQV`*Kajk+8QW7lJ-GQY?24ixtdVLlHT|V zL}?M6{O4x-YwaQ8NNarE;#topf9C+{H2&k#z?KyY{s+1M;@k`P&RqcvtGNR&L6NS5 z^hc+>XY@l}2rsMlW{9H3{d)RStGfn6?un!LN=mWr6gtxbhXlInclJaTv-X^v$`qy= zZYiw1MieUXK8r3pV!^Nzh9ykZqh>9A&bx7Ld zGs_DMKp=5|K|Mv&Z!vM%-ne=VZxo!4YE;9svpPF3zTY$IrfW^={{?~gV-t>i_6kw`K5|NmEiF+WVpI6#mEEQr=Cx=ZvQR&G==9Oz-<4E6dm4 zyQ-r-hE68XB^Nlc5#0yY5PunpALQVCRsK_iAOn%ze~DGcwxLuz!&_fX@#nYEVmY#e z=={nI)6I}4j7>^39fHBo^EbKn#T$_FQsTP8Gg_%GqA2r$Qq$c46Cx$S5U_h2?CqqxEDKGbn>mJwZwV% zX?KOgm`blFnvA?*5l+2}f830aZ%PW$E98SP6Rnz8U)W5i-``&v39^|viHuX&B5^K= zprS#I#Sr4mMBGex2*{fsVQ7?yA(6#v8NHs zwef{9)?{dXr=g5O4RP6RpuTzJ%VZ`)?kc~Rj{i9Xw)e=1G@TjN82u|h0}fI$U`3cp zucUo>=U<-ccKHerNlwW0-d~#I#?_GX#s3tdJDB1%CMuBDV5STu(%|jK=Y)AfeXoGP z#gy|kKtSh1;0?0^UtnpO5`xNl-Xpz%$o(e36gK4(Rk!Y!DiK`5vFCN|meoEw2YraRc81;<6;a3aDHlDe7kgIh&Q824cha%cRd ztt&@UgWrA@-#fS3YyR|T=odx!R^OzE_GRgWc7wF0hZvC;I|r}&Ut4cFSocBt(AVcH zZ_8y2l^rGqok6bqHF#20yBH!sC|8Z4;H4ieDbgr?x`Gx^kU?_Of9n}W8#qN4gsa~v zox%PpaW)nDAfX)NA1a7MbJnS)&~X4YvgQH%1DSMS=wN&rR7?lNFd27IO&wP31~mlk zZkk*SMrq7O7(ta-EewW2x{hRRCE_+X)y&{jr%3Vwp2pU8^<0vY-r_0& zUV%;K&xWmUgSF75+!oyflI@GHaZ^{=GrL1BN>*_IAqg%M|l>erUJ=E0o*ml>pT<~Ov1cyX|HIQH{e7+pY#kX^bgdYV=T>ZoL|yuIga=ita> zw4QCkXW4cjU|uX=u}^u`c=qEB5l)`{bWKypOc=wm^#Si**B+PJteVsxJAPfBEJ}{n zAP-EeKOcw5)%DU#@EcB5sz!1TBFkl@i*6KaW>1+JiN-Icuca(HE^p$9Vg@0I`lP{~VY+lkQm^Oc6UI zc`0eEzy`As7UNk61h~+gYc|l;O(??7gXn>)*;XGHZ>VFAME&1-rt7sgALOiH zaQwX87HI8fccoDchHJ&);sU@lN|erUR~9=k6prn1%J_AIlo}Cnz7o>c?;^DsXMF4l z^Mw7Hoa``}2K<3rFwz-8P&ZSJ(@HL{aNl2PUWped=Aw_KLC~cVNGWo16puI?Y zM_^qN0R_6EkfZzWe#6ozEFxat*Nm!V6kG$$Oo%TyBmTE!=*twuuzrB6avF%5`V~Cw zA*C42Cq)(RB1Leyq#gZI$n#jI!)yDd73PIsQ^K?BCUFF@(?V)gNQWP}8QPin0!bwl z6ysEOj}K;L1eJ}v+5H+b%e=5Li^P|X$xVi4{~OTpN?2;o9z-{uc|TU5=l`uJxsA=P&a3TS`4V1IV!ZcOe?f$)35Trj;%v`#hdwCi zy@z%5pp&~fqVQtk%-)pou_0KGK%G{69IA9i{)T{HW~UxYat#q+!x~5C(5^Gcw_Z$+ z_6fiHDiA(S8=8N1C*Yg`(S_Sppd^F+ZTJf{dl^QUsQEa+0HMW-_!ThjfhgGmH9P8w zgFSafhWyvXf6%;(z49YJC{$Vb5aAM>7FCqr+G}RX%S?vfzHT9)^-r!RFO8yo#3PausI7+e^+a6zN zIz+&L}$rRn`4XOS3Gv|;zRn$pxg4@QQL*9}{Ta-m2+nNq;plp^T=&-Yxh zLaj8bWQ~xh`qGzxd%u)-1g`!ZZ~cad_Iq{{8DT*YrkfPbvE8L47`S)&(q(c!8GY9P!IQ>_l~0yiMxySs)%r$YZ1s-p@Av zy!oE^a0kX@?0wDD(9(s0acsm4d#U_hd2(1_W01Bht#v_jAp;^}g;@F%C9iGK+o)w# z`OL!BqpnR%EHZM2TPgi(RSxxoo_^x!o|3a?fD{KI<|H+BSqsO99^dGQO4qDwZ!gEA zSKWqsHbf!hS!hjOamS*^bXnuWg>hQt+5rL*aC8y63Q1SlrFhuHg?*PFUYUuETac{A zqypQ{uel=mGP%^DlB#2fo!u{>s*maVU`rf0;d&O5GRcOn3B~V}!)U&zottpfz~7n2 zMj^(R^Xq8hqb;3MJ9zT~T3{`p1u_kfacI_x34$2OGjZ;9)!H9y$btu!kQMxeE)jaT;B_Rm85x4SLhdK1Ng zmbGjBuG0R^Pb*S`cWgb&Yk>Ah9d znx2Mxm$FTey0C#qNU}D084mF~zP&&zgr+H*S;khG6e;ZcBN2>%n78ZJmJG*asgidl zdVPA&U4P2oM#p6Rq}h=nlsPBE2t;>b z>VjeT-2H1=0;8r`IRxyOS}kbLu}F;|o-Is&V`O)H#tP{}N~y8w$Qg$8>2Nyfv39uChO_7&I$}V| zxGA00qRq%?`=fYY!cT#91Mr+XF2*tN%+GgBXW!a@&FIUAle`3)Fkw{I1#($bQb)^$ zK7?FR`t-?AngIN^rJOVxu^e;-Jo)ze;_LYwM38e`PxBZYT7}5&qx78FZzmv1XHHZf zwjJ_2m=(Q|;2%Hj`1VJ#{iWySAVQ9)DR;1qm&||s(vOrwMAiAM z+?!kDxf7gk1o7Wu?53(-)VjoEHyoBkjg)Jh1(NcHrHQ&rHqgl2X*y858~43q(j@*U zt%l~Q=CEMfY~c}xI9xk>#>Sm6U+~S`2^PEw;}n+X>gENw`=ub>*q&jtR%(Ur5U71C z1y7JA^8feb{`Um24J2xwi57!8wcnq?J#@Gba7$U)?vqqz#T5M>oQm1Ayc5@D(U3&L zpQ9k-s7!`bjHw7N9k-Jx=Vnh^lz8+iE6f>zUyiW{-@m=TZS_ysKluDytn8LQ24Uqe z>xA-HVqj%*$upfc8hR{cq?I<@*O7jBl}Yngfx)aQ#6?17vgm6Vka5|nWTdi#&{1*V zxF>NkGu;y81w9Z^ujk7a(ENN(h*pNunOp^n@a}RgvTM&4Sw{H>v{OFA=)r^Gq?4XnRsdq2A0y5f3vnW4jT3JW71k(Tk#^ZtS2MC8b}MB9zJ7=h*OPaW;st*o;f12#eBfF37RaJ7^|j zr6Qe%0DZ|RN`W*M^SA*R(k`T$59g<@-kv^g&M03xbd?H+`=l~xoPouIw7b~9(#E3& z!`(c|H?wsX3L{yTBwF592Lj_stw{PFoLT)5VuYf^D9%%Xuy&6^ssS#11ChT8VYZ{r z?09)6I&da?IFa-K)mlB28>ayEv4P>262uXe=2Nxwg6U?mR+!XRq==QBvAQ5wU<;?_ zG~7Y;>aZI(atI9-%bm}U!U=OgS(+)06Euh4b1=QXyHP*|3u?UekQbQUz^^b_&17&I zTmGshOHp*yXy|nalXpPg^U{sz!n?jW9}}rqISmuk>C5<>)!)at-}2(!^ZQ@Uad66a zTN0XUQ{odwxIUkKhjZ+6EMc-#s`%Y7J{+7ILR=(d+9CV#=`l-`kAm3~>Is+Z(_7p~PuKt;;t_~ADWlh9v;C5FeQzC(p-LFkeAh2%(NT0KHEpWT`p z+*PkkUzDTC?6umyE%@_$x*J7nCtljiJQMGL6F+K|R|iWv04Dr*j{y8}a!+!+xn6pH z%uU3g`Xj5=s1RC%<8YAdD%S+{d}3?nPY)yVDUssVD>s<{1YC>RP#hPz&?spOHk|5* z^1e6*b(H`%y%hFXplA9!;YG*JUH$-ug+$2~rwX6%fC~BlW9zNMqH4PbTtT|KyHgmt zySuwVx{(Iy?oR1Okdc%IX%M7CLP8pmZa8~<-}n2Sb6w|O$C=IS+56dRt!J(KuI@JX zRo&qiGssDo2%3+O#{ejrRq?#b^eL5J(|0)>Dr|w-Mlzrq#q?%1vQ~I|$F0o}#$SCA z*I%Gz2hpDmm#Q6tu8m<`muw3*acJr0z~zs3@WG(u-u(U`$P<)O&fS z^(bE3+R>CGlg;WWPi04TG{dO>z6aa2P}zR6|32j04H_hHLOSNnWcxU z8Tw}mvGOBlYrQ_BOFn}lEo&rP+t^{X-+&T8_q`A# zm4kSmKh;v`McCeK0XI}#Tf<8Ua_Khn?_bR}F^M6hBa?*^xQe*_TRnq>P`;I^RDK^$ zTjSpxBQX_LTOtfw3=wr=5H0>vGFr2T6 zPM-a4vT&Z%c<^{`+}Da8*A%^J@j6k1UxI?VaUX34$iP@kvS9N!9ZX zzGx!kkb!XNk)b?gEnxYF)2vZU*;^)BNL+)mMgEnR`a53E*z_M=WG{2TN+m9Ab6gYK zyb10c>6@(^Q$3AobDDCX?UJ0Z-jRD!gs3fpzKauwiHb^SNAj-g0xbehTaX5dzgPx3 zEk~!f04azU&C=8GrB7R5jzL#h9cmgjkEF{OgS7cvg1QDjgZ62b3JD2|H^n4&FNS#Z16c{WvKCm;Oc=7 zOn-XvG~?Q$Y|6$k82t2B{d)?n62s6ldId~p7p+1rDWd}xtH!hXcFjm z{K1g2vI*_SeR-T&m0jScV19LM5DR{g&yZWV%w#xo-^Zdg;V>3T%b2G%VHm} zzXNoxec0*7pc3nLA9}@F8&l2rGXNn5wD5mS>Nf0jzuzL>uu7{!qy$&IVawad(2bIG zVa^C06O&s9;7cX+1$UEyDY>L0n!?WLR`2Ms8be+;dox5z{n4q-hOnQ0+(WdyAQpBjnQVKf+r88lk#hY2yZ?jd6zDp2|x&S6I&h$JW^N30i z){6|v=kM1x2?Xiid!^5giT&x{#bmz%Fm5=OAxbe5*O}42X6xmc7nf&D{A6}hAwYX@ zY%VbUwsA@=Ln?VJ9>SDBK;V;41PWonlmrbyS7TvLA?U1Y&|0WbRB9z;i)BX3gTN3| z)H9F8@0+Oz=var5pR_)nsDzJE=vUVG0u7N$a&OsTuv2VZV+gI9BqK)4K6g+XuX8}L zfYLOY=(7P5+KqVQZRGo*tCH=xDncTWsp=2=BShSknP(VUQh0j^d?L%xs8R2 zy=}n+9E8uHlh&}D+82KHeFwq`BYbzNaXq;5?ahZrFSyU~ZyAQf75)mCBnivjOU*Nz zOMEjijW~xR)sN(0l$nKHZ;8J1R(mq@fKq(=JEmG?8a+4zy3^Wbh31hKl#gzA?eje z{Lje`TST&*r_9{~RJ%bmqd38>l|k~AYp$2no@wyo!Ckh%w3mYs^S``NZfh1Wj*gUo zij^NUT&NtOs0X8wS9slKLBR(-7CGv38jIM(yQiZoW8;aMLS*&F>xIYanC7#D>ML2> zpM|w{4v9WxUo>z^*UNz61>gY@g>(811fy>B^A8E}6enwEo^f?ZJzpSB^g*n8SO#nb z0UXg{sg{(^9){x{XW*vRc3@aiLeqY<|L}j!sT)&YNai!sp5_5~@%0&5ps65}I-6n4 z@5XeVM5Fj=C*^^uy8P3N8UiNt;sR3*%oJX&&`NR?C8i*8xw!L0h5s!JX>70#_qD*B z$*ITv*86GkuOq$%bMIJb0phyHhflHdAf(^Yf5+ZQK9R2e!Di}gnFQMSc20%(|JTT8 zxl_adyRK4h(B&bjFNXoIa3pl(X}sq&5>}?jck5NCCy4@+TkstRH$n4Qs=pVYU;cfn zDXN}7BH(J|YB{+=2kp6W>N1B{@dK;4Xw_SN0lE_b7%d*K#9*9U2L>*iH7xDwjZ~Puu$tvy zi{>XBiXQG%G|H@dN<+_R4Uu`1^q~>90^<#^Yk>t|yxvjl}o`P27h;nt7M_ ztrITL-#?dfZ8CB&SVtr6^Z`2>pQE5Vgd1ZTmz1%At)NWkTS1qJYyq5-{=UzKSNsxi zp3=^_fIPg*L!VSYn4kf*$Z!`QaDa7e0}imucu~9j7Fy+3he-pDuZkO{Q5?H3qwheW2i*| z_5q0yp{uD!OEW|4KkRM^8qtw_>t6{|osxr^4Hp&?eI)Q3S239oTk_Z7|RV^Kk9zIW+Kt;D-bT@>7r5T?n-I35+>;7#u3Nfjm2{uV&#@>}QaRJ*` zE6Pq9G);ilq%7$ySfl7vDOg$+z{l3QG%DVtj;E_6$#Pj=%ghK_aJp*bUv2w;*Wlz**7%yFBbe!#tA~PQxn|-KDKQ* zzTB7+_K(!tAw7fG10}Mf7NnD2RAg17k9+^N(B6uyD+k^cGPwc7jul2PiV-9 zeox@}igE?4sha=&!q%p#gMxXiZ-vzIFyx&+SaKd13dO6VWs(vxC%sha<=K_IB564c z_52x|I>UDyEaZXqIH+0m#=-IrMnCC?8_e8SpU-_QbfTW0<%!r-3!L7fUi>dhjfBf> zjQtrWiRBM&fiB8RHR%$`n83Pe*pV<#!6Dj+_(Frjg$UGl8=c~B=u$XTEQAD0w*V!O&E z2tLtql8jYYPs^J`SF}=P=J8AjWl^0(cPy>an?LfH>OY`#YSUZR3Xo7M`|` zO1w?g`|N+j*wxhGS3!YH3e|~uCID}%jkfsWWGd-<{G!cS*g+!*ewDdCRc;!`W+ncC zfQ2E`-Q+@gT_tFgCc3uJhr0+NPTTVh!(99#{9y}M;~*x(3ff0LT};6Z5c`?;Mj0?5 zIuM3Pc7f)qL3&&1{$FS8Kf|ht*?lG(pZ#Tf7u(<4UaK^MYZvDDv4KI%))zz-N+V6S ztaAj3MH&R?M|qmrkfW`n|1ZDAaVYEK7PmLbNkcS{RcxVwcOGN@VVpJ7ZF zO3fsZBZmU7ng#$JJ^&?ln55*?1Due%ZinAg~JO z$WqvRwGhahMsYwA+GY^m^U;iHX;T_%;xd7HeO(IzoC8{XMd45nWj3iu>|IUTny)vY zy>N1+jq61;2a3jaZb`T#(P*M6p_Sd1U=&fPBJcHn=>TK!TN?~8)<5| z%vJ!+pvlg-BQd_o`g&?(`o@;g)dKhILUQ2Oh9mz@Z!Ed(1^~#MK$OC%8X%*b{9i^1 za&#tH3RvfM#ES3kK1rcFW3L$5Ce~PJ_(I0_QyqLpeq$KHgo&63p^lGHQxQ)z$Tu4? zaHAIlp*)iCgmq@L$N>80N|$`}->p(%0+HgJy;#p4V4KcYhL}v!1Y7{mlwMm3K=F#F z#YX%!zxF0khQUbxvUM1tA$W>^1V7E``KU909oONsS{JyXk^1-(VWS*it6O2k*Q+ok zMLM!e(#<1L+N%_-^-fV9ML*I~l?ORmf7yG1saGIh!9-}<-zQAG5 zjQI;$+)@amiY^@$7B`}d3w;K>6i>FgWSzu6lVBd-jdVUf8->aAEzjaFa9o8o`9z9` z-G@w-YrI`x!=w`@;6#*>O=Gm6{E?O{-wcF}knVAiRl%9P|Ky2sn%O%pBr9#whJ3!C zXDyya9$Oy=wJ%>^nN4>d0pkrZ06MraZETy8cp_WASt2?&4ImPGd`CH7Njy;o2>pk} ziypXvvsDfRTzoHBWbeS(^s9JG;sn57YD%v?09--lY5xr!Z8PR%}=-L;StccHsW} z;_pHgsnB;*t`!4tF`7`EB_g)6ZW|}?NI|D+5IhH@xYjeIEDKMWs=A|}3+RA$L*E14 zI*mg=T;6GY6}$*^psHY~@4C_*Y#_ZUP=Iiy)=mjTG@KrBX=ZOLuZ8}d1tajJ2k=lg z4Sj=QEngz_9yF6D;78mBLuUvIYAO=5E0%ccj0e?*OSJ)xTRrB-pJPqzo8QF(o5f{U zxd9)_Kk^7X&L@(&6P+HKoi!no*FlH-vnUbMs%^iUWt2pb>%~2B1zn@67;!P}8MD0s zn-GIs7$K+xAK(CR)a?c);FpS&Jv4_NKM7#XJZG2zR`ZZ%s%JG#ypEN zTNsw#F{k+UwkcW%2iqYZc%EA}U2?1(1p?^G=}}VCT-j~dg9ElVh(4W7@VakRaKGLZ zJM7b@zL#h5^bat-j}zLUGBO z8?q+V7Ga;YXc~hAWnNmee4T_+U5-*mAUQQ$?e#C?P6-BqyMEkHHD{p{vU}hz(>EO@ zb*K1c%=Xe7Y%yiJSaB*U6$s&uYFo5dC3;mV74w}_)1jTZH_hFqSaBj`a)tCr)My&2 zF`47_SG71IY2$f7r3^6AC&}ZOCx4S~D$}8o`TGS8n~auX?3OH~aU%shGHDi)*Xy5* zmePHahIKZH?G;Uz*7v(`0bEl=E4cT(v;6!N^@H@w3gL5iyBxgETfaM;D6q~o#r8(wv zPCVR{X<%`?B$Q5av^pZlEv-=khI$`NNYeD)ap^#4LZ4DlkB?2W2hi=k!JT?j(WcSTY?htAI*91gTF`Lb73?gy;MnvP zh-_*KfyW>Ct+3{}QL^V02W4W%3Bw+0PIOQs&JJdmsX z6{F(S3~P8vRvH}@rD0mId^v;6pnP-A4Zm4($7bL{FmM47-o#W?U?Nsm!%VR6ODMm^ zlw9w1D28we9k1Ovq-lUfhrK#0dit*j1&^H<$-v}FYZzg7EnqmtQ>H)RD&vQVEg}1e z^Phrys@yxYM^#r1S_xs;i$pv+bT~V9OPS06Lh+#qQe8Z}MU0C?ICm9gVFIbyc*5Y5 z@4V>ArR(R~SOA_a+p~$?mz||PCL8nrPU{d7m^DZdQJPm*iEKv1-H%}tI;`+PHdA5O)H0GKj9@OwT&8d1 zy?}F0L=|Z(Hx%&l=qOG|QKES#z|n`0lpFs5%H6~E_q5N34g1zw{ZjWQD6n%;$BP2z zU8-c?iU{cB7J*0b3@AoglwLDjf`_3}MKoEE{-zm?rD=?z;>KUI<^K;q*Vpvq3vl4^NY@%}Os=j%3}R3H>p)@YS=o;< z1X$;tts0o}ke5FwVWKP-4JZN0NwvQkgxQl5nTGE~xQ&QMDtzfzS%HaCT|J;A2?~}z zERdFth>7-*X;_}3iB(e@X1CA)ihbOZP0KeR3t-~=6Lro&NgiAJy`U$J2PwlrSAx}j zoaZaj(M$MNYOY%>`5u}fXS)B_7lfY&@M_Ut*rSe)komy-Hu($LxiTze65{> z^iRw)!?-x!PMX-lvaxsKfPYix3T!#sX=-CKM-{qz1HN8D*xK?Og_^{jjnl)tVa3?! z|JZUzdT@z;0Ah6KjcksoV<LAZD92+GHkSS}G5;I9e83>Mqjb~I1;+F|4ag$A3p#>RhDomCywOz9$OLm5 zJ z`Z2yI%(>7tg8h1@R|gN1;XWQ8X69Epf!Fb7(Z8va!P(^Wti0#X`$=FU!-DmHpdU0M zEB3=*tDV$86Ozc1BkwWTXX?$BjURHN{o$iXr4D<+>%ca$0Da$?wU|M+6%i`6TYS@A z^uy3R7J%UZfU>5#7el5rTD|zc`f^eM=d|?sdzPo40~^Bq9hNC%`i^eUWXokSOH8S> zv~5}_h!bG<5C3pSi;OkzfJx!rBmJ^IvEwh_frR5PS;};pc!wd2zwojK3Ni81VS>>M zTRmrP&FO?3TaAE4je&Ed=Ag`8Mg-$4mnmbSrR7Qa-$L7-DBtj>I!%~#no6>>xBtm~ zcuj|FEpI({ses%WFuHJvbbNioB10t#l^SN0)T%VFP;+|5I#|m&_=ZHO3sQ-LIG7Hk z%kmVM$|@vUE&(-Vr)Mf#jtAsVD zJM4PZ#@t>H-C5jbSP;Y-c&Eeyv_@hkG%9Mj!Url9ZW+l>EjB$TluW;ZuDwC|!Vx#?}dm}mPB|J+7WC0q@-4SsF zfJOU>Ms^!uU;0KxZ)Z_h=AqHK%ZMUz^b3rJfSp;p|HqYCYvJR^l z`zsIhC{=z7)%ZxkI4L1*<%!nEb2BT)Eh6eM8x15*5H331KYZV|7^Q=GdzZSq4Q8g` z%`#-pdR>y?UOR#cO8RqN&EB~5N^ihYY3(0Gix?pNSv>!pd3`h$e_lB z88FsQ!j%FFbVC6-k`!=j_Pze%N+QGMx$}u83?HO=`38XKafW_t=N)}FY2g*;P_p}B z|G$!rpX07fYzd8uoL2LLU&+oD`kLUs#Oid|`b`WD2wWxWL9J189kWG10{s$`iWNx{2v3*bVbR2|yyM=tOv_Y{Z zMLO-f=~H~L-hhG;ou~JwMUjz4WZ2IVLfsIyhkm3)v}ZCLMdQJh;~V5s0CWA?GwtY> zMb3|(-yWofG1anZSE@Fth;vTo!DS_l>7h0ZQUHSxL=r2Mq~@rhd1}v6wWe-!OaGVy zb)$#3hqM|^!;k@AH0$K+vs^o}*o_X120bdjSFi^uuU0=Po1EEf+TlC*q=kAAc)r(Q zg!=}@R;7bpFCa(D`FS;Yt~_dWS~COO*#Cs-cr`%TfAgkq!qt2D((?kfFENhh`*FK4 zW%ybXfP4g^^dD}u1Y>ZS5emtdD#43_dkFHLU5#ehfE%LcLTmbevRfivTQw2C7siF5 z{o1KC?K<5jJR8+jSIC+diqb=IHh_k+e&#M z8>Mh-^E^{9Ja7w7AEGMOtM^DSqI3CaeAU|;y)Y$khjcQcqT8i=MMTU*`*FUuI;zU} zR^txN5ZJ7Id=MBOqB)5-w`LK>aBTb&@&T>$6AAsVCcV{jv&{nrDytwhW8Y{WNI7OA zpn#mRAI{1+*JFUb7!W5_0ThDWz(U)?#&?&81W=#cm50-}OipX|U;HU5kD{Yz6j6@(k1 z3^)NyTyS%GDk0WvSeCC3^xQFxN$&)CEfN8lK|^;SLUen5>f*AUU-PAvM#-IisbzoU&-%ctKgHel3apay7Yd= zyILG`2n!P)(MyRUC>&8b#Z@Nwgx^e1YYy4imu9RS(6UXdu*(OsM*(;V`D?i4 z@D6E`k{tSA`bb05i3BGzbDp1H& z0RC6Ip@}20CPM9ou`NQCC>C>8;mrpw-t|G{7583J4xkerWI1!}6&Rn$cV7LQ0`Dny ztC=2&U3zMmQ7a)a){6a8IJ|pCCdf<<=r1Q7D6tHSG$wbl3ka8B{HJO10TW(SsDlsa z-P4;B;Gr!&sxBLVN16{6k2qHIn1LxmlXvuDu`4-R&K!UTT9TSAZsmBqiq8*-0+`$0spd}Aj52w<#7dXiW03#CRger~8SDvKx zKcOE>v&3O9YU{EBH&ni0$K`o(ZhToyZASJzY1caL<>=%)}!U+g5dQ{Ru^9C+k$athrK3xSUaCxiFyk}5}A!VxrJ!nVf{)c2zo2SyGw+P3ln}h zH(ZfP8pNbh^R4sr$d&tZSFEYMb?}D|@gKH26esbgwfYBZgy(B4Mx5Obndwq4<1HGq z(io{IiPMAsFW@&vMp|6(_8o*|QKf3Vfi3aj#J?C<+}NNz$SqMqBWz-7&xVerdt76p zEu(#9k<;MAxUxai5Xdnk&A504=jl~=WMV8iAxI>blk3MGT|vnCYJ4u;LQlg!O9QjG z0@<3BRf!B`#%w5lUm64+uI54RDKHlM9q#>R!sP0WM^b?qxyV53wwOX6?H6RjEFL-W zwV@mN0g=v;)+l6cMjoR}rj(cKg=5MnmHcMu8n{%goxQ*&RsbhYYfKxf?xb24J2*r>e~{<~u^a~_>K&X0Oy*3A z-grPTAY}iSaP{gP5*m%Zm&u})g%1Rf=EuG>b4|1^sQK%(Xu zoX%ZHkfv0`0y%=O`l!l)vz8oA$>UmJu{!wmjd(cRVu!PnBlIz6UI9SgeRLy!08e5&6#rQfqs)HZm@BVSLHC&`*Y>tOV;#)w<0vvj$4FexhbJj9D)OpT9tk5W(lJ z`0P2Ra4DC)<&iIrWP}-7L7D47UwJ4z&sEZNdf<1R{mEXU=SMs3}XL)Bmzsg_@-tS zAV(zB<)|pYM5?ZmLa7fZa=oF_F-VD455@$FmIqenW+T@e78jzgS%sC2pV7=WdwMR9cN=Upr4F1ub>TTIBhe{TtuNE&+21 zKmwV8kU-AXG@ME9q?Gq97=DWiBcmIwpD>Pqa@i#y&--X3#q#kMjKTj=Z zSm`Gowc|bt&mo=b{kHlv_ax3(aYR(lUu1C%m z5pidqZScM5TJR-?_-9E=OOa@rbsv@0_>ACHR>==aLC90hXC6ytC;Od%bP@W#V@P03 zI70b=$(*zIiO&W1hnwKD8U%U(wR`lYCOX=_p}%5I0kVZK-}~vp9^>aoX~rA-_ni%5 z>HGXoJaYc(L|zm+_|M(R1Av7MK;bXGUF?!(S~w1m85v~y1C6GL&a#w@sJ-V#{AmSw zXBZdtpX#^4Ex&DVqU6x?&UKj!g2~7(!ngaxw;>@*+JhQbV}4f+l^qp~IHPLevKS6; z3XuOa>9=6$=L}bW5j*CGtgr=2wZ0pbi&3~==97VQ@NW2kXOe_k zJnC%CO*up>LT&;l+oipVgQy1B*U*3{>LK>l2b7Mx#6LJ(NcZDIcUNTUc4uleI^Tby zTvexVvm9r-X9~r#+aks58cPwP&ga7@GyZ!}Q~ZFlmWJafs@5$0B>X=S)WTuT9d1!r zp3x`FVGkTF1UYgnTx7&D0<@75fAp{znW&~MSe)RNwwWcF(%*KF+pz~nbL#>F6fI8jiHrkGPriD3IDn?E)L)4E^9ZTR(Mb(IXvemy#F2aEe}oL)ikNxv#}vv z%nqEI+YX&NH?6;XIp$y$cQxJ*5!Ey}-;KRG8i_AYVX^6znYir2g*+}a=BYmtZ8H0P zaVQnU0yL6co^X_%(ZQf)DW(ht?MRqu$K_TE-;YK2zwKrd+lW{wu>SmX-HQudPMQAG z9B#lD)Ish-S+Pr?-{qtW_Mf=eUh-7KjKMn*58Y0iK9Rz#b`3zl{%Q}x01|Cj2B3?# z2jCoKE}~c8rDa9MnRRXB%&8p*a#n6OmwVJhE6rBUL`Q19q}};^hzcsL`?E*7Jd!x< zn`3p^#AWHo7;MXUS&ZXJH*2xH=qi3Vdh&fE$!r=|NN-TAo!Sd;DpKIb5B@7g^qo)Z zTF1TSaexev{UdDLZ?Wu>@npDK8%&^qXHC9Y@0MFfjI6w4fZIFc!v6guPSns_MFX6= zZrGo@u^Pu8XJz`{J$qQ#^ncXFsMzN#>pL`6U{#3W?rU1QxngeehZAAhIL`KZ{?H3L zTt6Wx`9OFTG12A3@^57p%4*J>j05->Qa-#R@Ro)SZ_S9aHU>8uhcr0R9v? zHU#~u3h9tt?`xX=)MFz=IPQgHQHc}V73e|yV;X;tz@mlAlVMuVSia~L6=uZ z<>F^dI<1TSm4esPMz$Feb9q9wzT{zWr{^(Np1jWZj~{x;bVVDeq6J6%WtW9Ia6M#1 zeoDQ6B%5^ducd9F7VHNa(Mkpj+iKSBF^gM`p`;s|uy|*L4d}WBVTOZ`A62Uwc+U$~EGRZVr~#Rbx>_C2`}jPMcb46; ziP(Fe(9e;itf|M59MfK);#D1w_})J!s+ZTTz(Y$XVZP~ZQw4>`IlZFMq?`uWgblvV z`o;Zk-U~JjioG||Tx2d+xUvF_u2XKD1*-vsf!E5xZH>VxcW3tzz1EV;rL{F7;U4YP z3XC0(%YeJ`UZ!`NlH>(BOxf2=Iq6(Q#v$eA8@p+1x5ow4bm!E#K@6=b&u)^38nb46Qk?fFvL?^+m707*19zX>9T7s zn0RAK4Y$2$)(gaXOMK5*ok_x2$neF@G1sA)!|AxO~2;)gABO9m>yy)F}ip5Xk@es0v9dEXdBbM~j ze2#smSQ>kD#4zMb<#rxXcDHmZHxOwCFJm7Sds513RK!*z^%;Vhs#mAx58`-Rvuv-% zF_URRD-)J#*Zk)pm|**olUw-HWkMLAT&E=qH%_C)n3CFYjY!~_B}&{-_LT;xY@7PWHbME(S5BEa7R~EQ+Bj)c5Ftr9*$OR0$}}EgjZkt`FY@J9TDGl`GBn!@4Q5+ zy8QRV3cZeNe)Q9=+ov-hZ4^x=D;hd&%IOkex$jtGmoMRC9Allp^}b8Ylxa~O0MRAi zjP#-Q2VSA|3F>^oMAT`tqiDtVDXtFzV*N$!fsX=?>bMXk>q1im(sIu4Wqy~;&LRWK zGQdGA3itj=YOM;isqgpu?7EYhE*hn;?Kp@^{rR^p*=i@|nAZ;1t48NXq-3$W@S(Qx z^HMzY6kFhF?MmFm=FXRVAYp)P)NA7(vlLdX9i#4{Q3v<_MaH~m4vTYZbjge9`+1bn zZtkwmb~0^^TDl7~$QYbvQO(N8vkSH8%M9@GK%J7V8_s*^Or4jqU1@SY^f;yeo}aHn zhdnxp!#%OWZMP44eT54R$JYF__fBl3l!yW;-#uFQ-+(?A-WXR$YgNcYfp_O#uq)(X z7*Tb)<)-5-s{OE7cLS3MSO3U!Qx{`^;SUgutIudpUO>K8Rr>rg=E~mOj9$`yyCqau zs6$~ed25?&Odn@S(k!9x&Nc!WWWb;4v+-Vw4k0h(tEt)y`#$;m3zH&=8czvA}wMhiUq=^Y}_F3(Pe(lE$YQsw&i+Ss9)0QklI)MIPXfD6ZC zf=lbyfSSWOY9Hu#KX<#ctm4M%UYnLCyplRe=T3JN@h#btIvG`?4Z`oXVR|LhJ(v4q zLdkwke*yM^f&3x^z@Tf8mS*Fr6mnOi4j!_n;v{h_cw7fmKdypXOJ32%Z8sI_n$fov zy#b5T8E0y&3P3&x>CrK8dK5VtdUs>c54^M{sN;XyN>!p&*Fd=RD>qZ^N0Om$bd>|l zrMIyXA^IUvq_Ukf2t;3{^SbBFLMNYDSGaP>T|Ed@L^UA_q%C4#*uUH6_UAzjj2!i~ z1K60{z{x%ZVlOfv_R53AUIoC_UHH|yf!8r;a-A~!lfUi4$*qP=cy;?F&)1@1HjHur zE7^{XjtMj|J=e!EZWphlH8B47Fu9@pW+z#kIHNQ5VZ#|drSDI?%gu#PKp`KR&4v!M zNP!%R@*^HY`B3FvOR#DQ%;zsYEMgzunV&GnB#REmqJh6ioqu&Q$RMbroVDM$5l3yY z{x}f=NCe>TmQoH8xTo3e;M^_WAGa5HQ}VAi9(AYpujd$#P-#-dxgd~JKK8P7>1gQ})ET5RIhRAaPX6AX^4=&5LlKe>^EI*l3f8fFE&Pw3)t@va!WtCSFKXnAwL0@iEFb%KyUzTwD*4!e|?TT z{K;kmqjPOqY-Rar|1l!Kqr{$~;xNK~jwzxU0G-kOH8R<#DQ&-)eF|{@h8=Y)#R`y0 z`1!M~T{>mA_otsp+eQp@Y`9_R4m7ZYaN$c! z(+~m0K`Qcr*%xdkBmE_ECs48vb}_-AhBpT*-1{WLk2xh6cU!ryKot8?2c8`jQ-#Qb z=u)#{{k){|`5h0%j)K=$*TtFVwLvFF(&*g>Q ze~lrS?BiYiBl+@dF_1Kq-Uj1Cov@+ubJ)eq1l5L(kxK-<4O)*2QOZ#C{pJ)n^4IuL zPsy^{&1q%}bVH>EP+uD>(?7l^Vkug8s~{bfUnPb$YBiQ8(Oivmqp4RgI!LI+L~!YB zdohrx(y%_lkk=F|eT^y>`sXXTTVmvWVG8++ZG zSu2MLyvzuGO6JoaeKuGn_{f7yq$S1rL-o2;VD@v~XklB={zp&jNp`3uO&B+#;6`{_AHj&3`+H-U zqAkk^=o>7FK7;W`031+K=Q9QZ_}?ZBxv294?SQ=E3pG%`t;y%AHQv~M-BJHzD|sL} z<U`OajWpji}Sjs$wkfD@yrEy4saa=hx@x?z{Be-%(x_o|<=9wTBb zz6iKn2*}qI3b$`WLKjqSF#2Ww@S8ZaYDCY;kmo9{9oZD8f z4GM%U`@ys0!(sPd;P*V9_+3$8?)AT|!1Pz)dnzmJ-!+m0Txd!Rr$Nm`b58RCiRoj$ zrgH^DsBliBVw{pO`Noy2yoP-SIUar*(2fEjr|_#N#u)Ua_tB|PQdapR5;YRU_9MxW z!2)Fsq#mxHDZ0j&>4FF_p85Li-q7d}jN8w%38EZ`V2_=?3M#xS|CyvGLjPE<$?y+?+CD{2Zmnl-c5~-I6Xg5L=v4+>#!Y{Zb@+4xAUUh zCR@3^i-J)SKPGPK2>-)xrwiWMnAQ-o#Bd(E-0RsAs~I$2IqNwg&TlW1W6C3`l`eb@ zZAUqE^TAkMZ+P_Wt0=o@R+Pv6YKvDD)Of1}mRKv!l%t{t(PAI_AA_zs=Zjos6@DZQB#TvYK; z+b2EXrr4q!ZjgPx*L(shA_l2wX@_MPxGI_RHK*z!9DF~H(JTmlii-FQc~SIa%&Ci1 zp-(ajwIWj(P<3*O~pYddu?Nn4%>4ij~#HTdvB#b`Kik&y>$yj39h z+nB~L|KT@DYr9!Xy*M*t8tVH}vB{FQSQy?I+YZV^-M5a4C1FVF41o96V$r2#!(`%^ zE{X>46qi^poBVuGQ#K}X@!IOGQY0$Zg!E`?P^}=+#iBxHz?q{$N!Wd~8WAQ}oOVw< zS|_bh$n?IC`6A;q)VBaCGA6pBX?2OStvI?6TgB4Xt@GC>HTynJ1dPAs#7axUHQvs! zcs&US&_&@~x3p^e{CwMOOo|m82`m`3Y`M^5lrf|X^~`5yRDU`IXkI0t<3e0BOIPE! zwrwF9rc2P^_)s^A?&L@sGM-d9))?FPXuZy$VxZ`2pUpM?dZzFt+`d&~bEfDu5j`!W zE=qKJB$oqh61Q6ZZnS_Mc}pEP!-bK6hZ!da$Z!vdpl*`eXZQD}$s(d7Cun5CuGIot z0BQRyoVtHjkvLv=t=)G$d#EQu%$(4Q0S=}ajzQ&^w_-RM6u(GA1y$taSGkP-%+_a(;P5ix zwbReqZ+_a|Z59g9Tq???b;er!v7A@=fms+kryn>TS!^ukxiv>G;*W-OCiO6fau?lU z7!Fy~!GVGz1C~efP#L4NrNl3?mm$y2a2EUz1Kh-#5A%6%z$lR=7CzAqFdakT>XvZ2 z@kz4A*drvIR5Jdd_TWFQpfJg$DrjMN%GtHV)h6LFOKDEGSCJg+k3HYrS;nC zt3`Daa6U}12D(MP^ClMbIs2e->`O3pkuMR)0jZ8y#2MlccD^xdGXD5HAaixJEyE*7HO>Q zU85P-hc`cFguA~-aa6PGU?HS|7$K#%(2-h z={rr)GXu-@ZfazQ_cCB3FPFe!;skEGqoZ@jkF)!UeBjju*_EE@)5W2ndZL4aS36ij z?IU_jpEdQcl2P3(zBCrHfX}8P4;^1+$fwL@;>5{s=x$k*JDf|Kch|j8JQ#lp46(h=0AzCTkdB5wa zP#!JomjAqT`Sjrab8Pbn{n}N=oQ(&mXu9LXdNJhKvwrIi3kZ3-ZA+q6IJHuNL#hmKcUA@%X38utn6#SdeEP_;9f_X_Pc#jlpM3Rp|Y%z#e+<9c@W8 zd<6y>9BEClFVx^8)t;L!8Pb*of3g{!R|2~X#ekqT&KOvB3>7*P83jz#JY&$}qw0Q( z*JKCF0BcAbTP{oqYXX|pL$~F}T`ustp3{7Z6{FO@?@LS?rHt?lcylMjQgLJVo?vP?MG_<8N(SX@0jFrK~iUx{2D&$Ea-9Y7wht-T6$hxIyFc{8_g1S|nD zC0J#hlHap*BN%mnyCt@1TF*6V##RPg3CMYfvSuW=MOz9Uy$!_G~1#sD&IBqlDZ{o5|b&q$CFU zc=kz8Q~n16Cm~jM?R^SX29>P;o+^ zHxPVE1Tkv1r@VO9!hyF{XoCzOb)23PhvTs^ffoK`{+s3UM*iflvQa%!6_XVMpNSzm z16y-HP_BLi+PhdTs+gRtW99he{d?{My*Yhldy5;dd0+cZ@%YjwSNAZ2kL6<(lF!k^ z({Te`4qT7@l=C{VN9H!uA#ig0Z5MwMtFa#&<-_6vd{&=6nO+NI=>(FY zTA_~a@B+QpHvR>Q)HV+uJ4n93dQ8IqZ^Fy8^C8WEgyTkXOUw`-W{>|qMGv}PW_gdGw zVwmCItKt&6m?DwiO^P}B<>$=~zj=1}x%S2+?VK}SRu#CvFS&Q%{7(G)uWf;uru8wt87^^>jF)j%L_ zCx0Pn_ZAVP30ZPp*@RbmtZbaK z#Eh8RrMG8_Kmz?U5W}bPY6WAdS;R?6kSo^^TP~(lf(5g1-vBMy3b`vjy82z_a{){Y z8dObF%$Gx{?`uK+s7JP@6OmP=l#Q|}Q3aG5XDoR)n7ug55nOs5vB1Rt@2>C)*Ecd@ zgcnL5A98?Hm%9~Hz2Pm9-sMt9CBd}5FRDk8;V#oj!uSf*>eECSa}7Jx_!!o$wjJ;coO$dG7KtyaOnOpjD-Uz z;kG;Mg`@j&l-tK|KJ;y7u~VKzDyQ`me&*QFjq&}#d}$t?S$CqeH55N8#B-vEG3@m^ z@*xk4nlJ{Q#IMRL3IJLsLU1c+S!l6{I&1VI!;S$CQPAo`R`>>Iv^7#+8D5}4o$g!{ z$q={TV8UGS>Qo?HZzuje?G#Lz2{G}{%MShyPT@HMQQ9sTtN_;z1!gX`l7aS&HB#cz zGO5F8EH59{iq(M|;nKXSqXaAEi^&=1>G$Dr2uCPgDBS;tAvuT;>2J_I;jOUEwWuK4 z;_V03=bVVErtK21Ip;+izH0fwBPG=pd=@q5obPfy?q<;{q%%#M1Alr!DMl#boYmUl*K4I#{Dc|;qB1IW^I81}p3 zPvL}~1Ds!V(!*@Ns9Ta(F5?*O;~G`8eah7 z2VHg3vT*sfRnHfY((9Ni%!(=L3VwL1n6tU-bOuyNE9&1Xz9HeJrp23IfBR6%sqjJ( z{(EZ%yBBCL{80+M$-V=_S%!IR2{b2W(oXurn6w}2_vN_Yw;R)xIt2=cgv%R%Km7}Q zw^D`^cbHVvnoz#+^Cd?I5Yqhz-(_0+arg?&`H4xQ%(Le%YFg^&?+1On-YGAEE}{8p ztUQX-8|>)(RgzjCIS{L#TqeRvDV4Ss2Fn<+m|mxm?+18s$W(k?m-=w1buKa{4R~{W zhxLLaQ0L(nf9$Sj#2i0$XXLbDl(lS<$}?ky&D~zD(sLWUj5B@M#r)dV)HF!g46hZU zUnUQFk$`9zDCE%yk}+j)p#wiZBr?OAd^scD9M)qd3gYLd!_dT)Z8*^!_|*I}MgAS9 z(~;6zc&27={ZpOxmfb|qsS+?xC!vB` zyE7nk&DekGH+Z|ftX;Kp`;GMes+juisty;2 zHlj&y=IkFJ$WU|A!-I(Fy`hg`FQKxgBIdMHapqCY<_beFrW3_FG&Db9rogMScasFj zro|pZPg4E&tBCzqb;}=|MHhEGrE93Zxr@#nQDB8!;onCRBsmMmzw~ySJrL?ty-o~N6Dr1X4sdMB8+lAY`*x;}v1_XM62(6a{0dR&5k)V+L)VcUnVO>_{=Vns^kIaK$>W z>9slPLxn0GSNmXdAAjQ4Qm1bZI5BzI(#j%ooGIZlLN_}aXo84a9pW`;I9g=HD%pUc zLWqN#aw;R!fWm)cT+9%CZS$my)u6st#$$TyA5EmagCz9m4LnS*hIdBGa>6W)DAg{d zu$Djy_@J#361M6xq%*k9mTsBLIggff_VVuSayxbmA-%W7dV9doCM>saN8)^bGsj5s zFop!;Bc2qY3i)n`S(EL;iNu)HRv$@_aHOMZTWAHwi&;XF7!LNNYrcIo9Kd7=HD)Ne z=9{rwA4(VJ@4W`bXh@sUG7?poiC8G<93s0|oT%oHCE)aZVSt>7IfP+8mJkW*gQKxh zV2e`s)?fjIOs|+Vh*l2+GO_m52)Cc*1`EigAUI08%XNVWQJ1u+76! z6~>ZZq*^cdg1smwoWy%{1CZWrWr8-U7+c6g13gxB(H_w;6uO0^t2QOxJif+zQO0m0 zLi2CTfJ{Z$H*OBI^fAg-7VlD)=w-zj<0#IIaAnI_yhn#^8IM&gx z>x;mK>asG)8frApHZ!S1Udl^sS}q8++qn3lBfoNBes?NYMy*l99ceWx5Z_Xdh*LKxP9$YLAZP{Dus}6@4-!b+AI*7N7k;i=hdtuR`Ve{uUy-vB4x{0_GJ9t2 z=VL%&MaGKc93N%Y{pMH!IEWrc)VMV2lab11ML5KY^CU+)h=1DmAa?R zOo$=Ae$nRl*3{4&_A14;=&@gX%$=m z$%TlVDCi+fuX7jMl5av03@K>Tyv-9f7CA8ZTru|xRxnB(9}w+D2R|1?Gn(h?Cnqor z(Cb_S+u_;`#mU;r@eDW2g>de&d$AUCatRg({peE;A;+AAV^g>i#TRFU`$~Xe7jE}S z;)P)cqVoY}s$oj2va2gMHSUl-V5cc{quOPT-+Rqm&xaFS%KJw>&HEa4ag^G%YPh}m zEvBF*%#!rqav|KxSREQw9>6rJw-yBLMkJ?NLxJZ`L{1Oavlq_<7=nK}y>fmRA*?ra z(5nS#{@Ak?5Hytni+VC?QuG;$fARst(4mN)`ilU%T8yu0F&C}uc znwtG^^7?|8fDd8v`9(2wHVYOesAeq;askMMV=7I+{yzynGDzx$dVKIPkHC3EllEdhyYYUNr_zp^w>nQwfpl7O<(k!=fx z$m?4WI4-U}(7hig_2f>>>0TC&gKzDsb5>Y(%ekv%2d^^4OTpC{!PLi7* zr1_U3Uk9))P~6&dMFG)%=P&5UNAKkbR%IHi1WKo!G05qx3v9pgXZ~MDG{$seNSq@=t)S7+7tkG_4xOjmVqQY z2spv2{bOL@%#2h#+Q*l;%e-*%3zIO$osC#m_6=^2Rb><}D>gmL3}cYYCrplD=%7!n zuy%&+){T(6*KGD8(! zxUeb}1ML$%9K-Ps0WT}xr3bfiH?gP6hH-r|fo*S6#3tS6#y~Jl0+8X|DYBNtgxIO| z7GD;m&tYpthpj@vHAu&K8|Ps$KZL@2hmpO?GNi9;AE!I68RAIwNFj7@Dp{ox-?!G% zyJj80sZ%@B?vKz(F4(cqKYSnrk>|>KNqv_6Br&Bdkf!lD7&d*z3yZ-Jakbu=!NLs* zPhO59jM^&$VEdiKBGhpGafbz0emwH5&;)q&Cf1oQ?vd>9C@$sS2_rirX%LQ zk1}iYQw9Wwf=KsXX6gfRU~av|xMCf|A0O9Vqdq#$33<8QXZG#XZT7qm9}lN)FuFpq zK+D207fPr|uyI8qn%3f1MJ4(;_}P!z0hGw#@c$cf6kq)Kbmk|rpDk7LiJ>m$eZfl? zce=E~YIc#wsPX~;{@;w_6}-bPsp5N0@_1TP>t9r(Q*4*aUQ zpO?+utyrHXIST&=!0CzG31AcTzxPrtWFe1o;hwz^c0qEuH0P~ZeU0NhYarMDwo*eI zyvZB<5HKJ`z7S2O0roL{ zR+l-YeIf5c_>3W|bDOg;Fx6^tyc($9vh9k$Ds0YOuZB$!-w}w^%G{8ubR;vkTz${E zx~)Le(;nSuF5ouo*Z}FU*k)+gHZNrKCCzSJD0o@7e;WnGL?P$KOPW?NXnuhiES$=uP;edSnt%x#boXbj^k^V)y zeL`cqLVZSHss^Cy_G2jCqRa7l&c5+}Ol~9^Oo)z-O zm8^Je2+ztWUIow@^Zea~BW2Z&Hr>smI{~;&j|J_oL*~M*u#>=&FUt#9i+(e3&LCPOFT^4`I6d!{T-P} zAzA~yG~kz`f9roWs~h{&LokN1D4Y>(nc^-j+vSxDus*?{MhfICxq-}TcFf4@-eQ<| zrgK`jnOpWnK53x~g~211CwvV{Wek>`Cm!&E5W-e2g`=3)SVX25pkRME? zB{&c_j+Dsi~2K7fo;dLxy%Gh;n~Q}{6QZYI3d-p8SbF;lCoV#(xSQTJ&#cN1UKd2KJrRd z6Rk!j+t(g@SpaRSL|49ef8Y;Os{o_Flj^lbE~C-mrsOPhp{!Oi#3^YSjxPE6MWFVc zM1MhO7(3?Kb-;O=J;6DOO@1`VT@!PzEH{B1-}FoY4mTap@ZTgvGGcr%hdEFlHSF#l zr*+uRVA=J|!Y{=rFEgP~3jPl2PmpGeN)-GNmWfu&gD>|8C&`3~JU#-D<~=3deqV^B z=NAl;;!QrQtOZfg=X9EjRy~Ma^G_g}^Xp-M%9yy`{nXFPP)`9#k4H12DaU2KgZL{< zFdA|EQgIOwl3by@kOCbtEZulcA9A*ytwWdY;_ab?+SlF{ceonW)!lbi*psh+9P%tC zNNU&!(f_kS8`BSwYx&~%SO14s^%vv;{6|8b_|?ZbSFzogt8u84ABj#m2WP^cYU14$ zh6}?Szt1`m(P9~lF2*`LM;ggFcr(0EQ+bRLfrOE&WO2{IhKav|hW{wkCyAWlq;xW9 zAG{G(T#X1eF=wv^b=GQH;jmU(&%6joK3Dw&!Dk_&x-3Cu&j*+Y^a=vxx4+*; zV0lpJ#@`BHPS*O8FNS$)h4-i9H=H$mq_S3mSO}q+$FdJpLG5`oc+^Pf`b9ZnTGmKy zr9cxE$s*pMf8$>edoTB5?Q@q2;_VN?Mf&dH?A~pf<3VCnEF(M5ZH!Q6fOMg2DD(=> zK{>eC1FM{iCIWA<6G%CE*De>>wizG2zNMs zwOt9h$lkFQc-41Ypp2?7;j6vtsggXHoFRX6W1^?_p`+U z0A(nX&VR#}riMfWH~Wj)aO!)Q`t;DHGGo8my;&wM3BEgf2k4C4wL z4ruKL+Qi>Bj6YB&SdIrc0>+U1_Prhfg>BmpT1AusUba3}lj|V(v5?`PK0V?Q zH~cA)asblpH$nYXt!#%HtiTkd?#=vds>C!&=jSeIyc3)E)D=;bi_aD>5SMJ;RWY_~oOzIcFGk4jq!C!ksmkuDk3XnDvy4ZQdfMo=ozAD zNyG|D9b?r7X9QK0MNAKMuO_WC1G1h+X-W$xwi z8EOu>Xbnwk(4_8_Mk!zjgwF+0y@{tT|4Q+mi@q-hD7&Y#ff|@>ljaK_Y7Xz{4u&K{ z*+BxAcHi3KMU<6QkyIY7yJCvoPA(%bA~qG0b7`Z>(pEb<9jXRWm(c+ymlS|)sLfK^T>YPF;B)ij-9SRmWO8=fhzLJ!=(NdQFt9q2#2{zs7co`{bZE> ziNu#&N-UYt?Cjyt48q~Y@ zH-yO^4*rx3A#p|m*XoP@m2dan@`Un63B(zSc&7sgh8=Z0dS3hrnAORa{rHA;&MUC>VDDmkFQoWl0PVs2V>Ee@uTTxud=jxXX_x$zkMizefCrCzMiWoC!Po?*dVNn|q2;Is{Ig>{y(N?^q|G!h7@Y{p1xq!FKZ>F_l zZhIe11Z=-HaJM37`K{gG`*51_>VW$n zUH}>D?o-ao{Qh%QE2G7z#MDuZR4>0*SxwQoodyU|Vil)3_I3y+TS@Zb+Hk>`d_7Z5 zvH!(55HBE>&@e7Y1wU$_ftQI8-e(Xj`i-^&JwUWsul~rD6+ZeTvfskyOIsWb9(+g? zLy*mhtO~l3?@xW22~zu~8DL7>hVXw=;&Y*&TZF-LAA0JhgFec-V|P5WYI~9sbJDgx zP;Zs?N4<}DE7Lu7oPv+tn08-y1dCPkKXu^j9riiwn#9bn@8}=h9tDHScu8L&u@j1$ zw0aW9T9<@Nog>Iavl&EOi9W56nK1&xd}t2HxOE{FJ{;Us9#`dJeWm^qgnaz}w0I{M zbXx|$DxG2cYM4~exyOvu7@qmKXcQ>dKi;%x+l}4vpln3RCjcTF5dmsHw~DA({|9n-s^RlJo!xg~orz|sD%AHI zEbqBPX7GLZtK==tP{qlj6QVY8?`34TwJMAHb4&sJyYv0iQtf+N$;YScZg~Di)uIAosQ|+fwMej5mR6=3J9FXq_d_ou!MGo!FV!%9+Z#%7%Wp$q7jQ;cFrry)Mynv&JFgdq2YZYD zlX;)?tsTkaaW4}4xf2kt2?sovl3j@`?BHMClWa~G-ss4oSWjTjCemBcJ-Frp`f91@ zYw{k@$EF}TbrSV2E&3?baK6Ag{;O_rhUk%JE_BhF zLlIi|t;|4OC`!-%%<$drtxWcB#Ki6F+)QL@xCx*U*Ek{9cYGjZ=STY7HdY6(yGD?( zXiTYkYF^~{5KEjzgC+U83tbHyV4fGTabm*)f7?tf*m>?&Xd3$6);HFHK9OLpMT90* z0Di)5_J%x?>gIzaQkw%^qU_C4!G-?}k^t1aB5;+76l}62lzlB(02}F?m0;|= zJ`_mbD_iU9G;6^?W38kyPVizHIRpFZQQf9T9oz_kyzxyZ45Eh1(FqPUpPP`hJk)+l z_v2GiC}ejdmr9vNWbs1Jm&|MbD#5a*P627Lz@BE6-Jez{$(qz!aC~q~@1tVR6tmKi z@-(qFiD=P7@*XMcB&rpdxq;od`-Dg-jiy;*HWc+6Fv1*Y`BYfQ_&G4e4=p{TG_v1# zn1Gp>5pSe63?Km$pu_o~kgd;YtFP}Pygjl5CCo`7{%hT{SZGHDMSS0{SsHXh#IbZ% zSQqJ|E0aV#75CvP=MUc*alu#(VO)BKP!ejIslpEJKp_r=YT#g-2itL<9C*`TRK@I8 z{k%<9w3@@lr{=IkKHki3bV+DY#EN{)jtQikF~IPjl7S^E6ZnvrehQi&+zE5OH!$opsq)|#F7xdNCUZ#A zlf6fA&mCcs{{V!)qs-c6)N=y;p|I@AqhT_fo|~mCSSvx-HDpVkJaVw#P%3xgt!s?8 zXXV`8uAQD06Qg)zbF%hYIE=Mk2{rCF@7oRW#&o&I3d4VAEAR5S*Xt8e;I2g0l^oGh zf$%X*UW1HIni7`MMGn7+*Nsl-AOYN`Y?$}*vu|!gR2nF77iNkEqzdBQ{~ebneVJ`0 zNuSqFU_=7w5LSDdgmdBxy{!^EzDb-T2OKF6a6H(kV`3lN7VR65pjW5+D2I>WE8@s zcSl*K{Z-9*5}+VFsV(c3dG7Dd>yxq|VU)XP=6)9N@)J9 zYY?doFTh^pVDn&e+2W`_!sRa{AaplIznX6&{6Skoq8s%8?N$Wbs7ww`_TP_JI1eP> zZDN1Q|LNU_fXu6Tb`2VxSh_)+BZShKj#CV!eCRyIh}=2k4`!#dqk@^@7jQNxG4lX+9!&^_>I!EwBld+VL-HY zIXqNlr&;_?j)0E<`&9vs_6vP|Hg9BiFxjDvDzY*7>o+L z2<6)Sm~<$>cLoeV(Z&xW`}?W$Ni_fM^Pw*Qz5dZn|Ao0`%|eJFTqEklKI*U1*g0^_ zl4)}#0DN_3Xv)a*6B|dQ%$84t*jUS= zoM74nejEBh8}bx#7IZG0hy#4!N;wP`7B~)g)W2^JV9;LMAm%;xSn4Z?Ix^~Ad-R-F z(NZgEuyEY&@Bx8Kcp`uAxq{%?>_DRkkRuF+KPDx723w&HEy*j1U4crB607o&%WiI&SzmxsTs zH(xMS!Q#(IJjo4e9mYOs!wMoN0d6-1R+D>>e zX+rMf59RP3iIdjwB%52P2mgCyv#+#>e-irhS{W~eBY*c2@fJn77J>7Ksekh>M$Vz^ zh;L653>XV-&fo$nep3f^I2-L+eM)wI(Q`y zTYGR-w9boW1o7tS5l5>dN1~UX7cdiIMyJP1p(Gl0!>li$d^S}x``zUY=oaTnQC>FO z7h7r3!SRp}gZ}f2tn9o+>LvNytL&%B2XUhqpQBNw9|$b7OPw6OVZIj{EQSsL^a^Sr zGtz3Y9*48EZktvp*AUJCa6_zVPtVQ_~)>vmuCz{7Wgm zx#0A=V)qpGxkz2RrFgiSSw0pjK*?Us3#%DYkJxMVg^Nxi{N0_D!;U!VHm0+thLiO? zz-4@YefUytW~oJkfd;t}Xmv~CO?J5p+Si+!hu*#kl6&3Z`;#j96ZEM=qRsx`bWViy zO}Z`FE(7=`;zlF@WG8hlmDgCPbH!f~~^l;KB9Q3Da38w${K(tp|!FCTX#(KNg z?b_x}fdm^@v|l-^ziO#Rx3t`)-$NZ67 z+v{S>w%d%YB1#ohEnc*L99CV*p;8E(J88njsPi|P$k&(`#sS>3%Yt=EzobuEG}6TZ zB4nB!zLyz;6Ws3R3s)*(|LsK#A6pW}a6I*W!(Nj|VK0n8KUVaXfP}OZ2~}P;34Vpo zkI8~(fSEq<6{zn}9v4Q)r{M9lntV~d)Q+9u5?n)rVEd0e6ek<=>BS#&OcWoz1q$!Kkmd`M8Jy~KaSnrE*|rZ@&> z6E4{dTollLrUb2Q6-`Rv0@5qW4SZlyX#r-o@WlcZYb&JejMOjO9OT#D7w7qm@Q+oA z(Kl%|ZzVJoxoH^yXfI3uZQMvd-|#h;ewns{`Wdx8kov*Y?0-{V81Y*Ls3LFQTN||A zj4(A{-&Vlq(V|V7sA__eY5T4+fr-{NZo~oKaH5Wu-kZ8#ye=+X-nq!}CG)OY*<_*S?r1U?Al!H4DF$}S za7E~Tt;)Nj$-G{z0|5Y+4KSPmoJ0O_zE?vAqdYr-Ova6$CkLI)4hSL%ZC7+2%c~Lu zYqQnhvf{U@fFxNE>g{rP!NQRBt4f3!Fu7=r9X;(|x_nm+L}9?h=4N@$mk}uMj|i9b zR`7V-?DfKR-44-}%`r06sid_>0$L6?D{3!QRh<+eIW3}I8+`?;piLW46ERo5|3`-H zM2lfta%BS?9gWMz6Y3_`TaR5=nmkac+b;&wd5bpQWku}bZL6Uk&%FT_}cGc z$FObsW&R2*NWfnr`f%d=o=kq+`b`)1oD94(-nA&52o&m@mTwoI)67OnBl->6)l>EQ zT@pTV|G6`fXvS=CZ#pYCv}P|#SL3+|y5pVWTJ&)g#-pvdPkq087;*+~j@VBe@dcka zHH5l;?Qw|Xpxww613y@|x7L99vRst3fdr2C>U%iTHchMbB>YP7-dVzo=vTnu7zo*T+I5y8XbxNXtqZdGwcY{R^+ ztpbP0qEUY7(Lw36=h+k$%!m zI}VZQ%n87h2(`@$G}@_r6M(;wX%9mh{KPt+_aO*3V%e)wBt8WTMgWW3dC{1=HM0Mh zDb6%P3kMOOmJ%?lk#+HFIO-h3b4dd)hkSUmo04 z&_1Ht7W3J;p3p*Cms8C0fnk_HXwKHvg7hwd2GV{T@#Rp^fYD9ij(7v%Ey(8lGm1#9 zaM~d9k~zgqcj-mDQkZ)*5!6wyiVfv=oG`_OMJ*KVZ)lbZUdjwSorR0sAWZck zgyuzwK=u65&c#DQ$rslhfN-M9{sLg6^X^=NDj6|GM5@ zc~yNB?x9*skTwyKUc<*0@!B!cQVQUB0m*lzBsEMG(CBo@Q18HJ!mK4Q1;S4@=39$wzh&Sj2uPZ| zXLkTY5p`W4zo+;O;03XEbE1hBGR+MOq=SksVLC^z4q6V7D9!@>xsxwsj6aX0g4t>E zY8V`vXi7I;ty)x8me+u&Ww@N*{__9{z}t{U)Qjm~;r)D$Gxyw{V**QK%>J&AQSk<~ zk!19f6gby)D7ZR;qGjZc{>6~Q>j6>!IlMq(M+aqN&J>~!*;-#+CI&Hcrv2pM!{%sU z*KYw@u`R4NaN(Jw$ge=PZ7CsaIiC`fcm)c}wMD?!NI<5WNpp{H>XtI^Viz7+`_C2CYY%j|!tK zIoPQJ-fT@mM5%cS%yco*Qc^;NYj?-9ffAnR+TRR-*0;pyNsFS6HbUnC2tDci&F_kd zejv2y1#+hA;aiDHN*l+oaS{Ya3t3M{L+JA;)?6j4_3d~2BF9r2#N{FjnYZgG4c!)B zmUoDqn%V;4-8ovnU!Z=kF^36z*VuQZxZ)BUWJ?Or=X#h$lfW2$CMoxbGJI5JHUJ4o zA<%{uFwgMb=OQ8tTaNhgclN#|WO*tZqcNd?z(;feXsXcZ)LZ&Xr6(1vSOD~NQqYj6$;_Ll zY%wilJ5tcBJ@U`_QYX1)PgRl=p9zxLIEH#*Ipk{uRf@?#yom0o0EYB$AjAeXueJYb|8RI$WoP4qbqA22QWIl9_8cG*!?|#Ii5bO`Pi5LGJ8e z#VN$lWpO!yRsdVE0<}R*yyrW5QZn9&Y@~~mO&AfS9p);JQ1UFM6g@R9T190u7qCvgr7_v^3 zzOkGQRqF$A&~>|Iz@*am1=h~xk+w?%PB-JyacR?eqJxu@>P$FrCZViu-EcdVQgE_8 zLZ;#pws?v!?M#6~wHlkkUm#@JQ-XHb-Z+?ikS1lkR@Y@_;M@s3Oo7ZfTp9p&j**aa z^d{-mj9?a{|HZ^OkX*?+lf(QiS%-mkkZ;Ov`R1qu)z{nc47tZpU3}va+c(tElR??i z6)t1jNE35Wt*5XI36O~XvS*Y|IbfYB051KXjsrDA#EPhSBHA)vFzy#FUqDq(riVwQ z+%nu&2N?ZkKfRMS$+wv_}lDK$r9v zZj=4y!sg{~eS$ET$TPz;KXv#M%$vGmn?zOX2+aSz+eO30P5eksCW<8C9$wc zM89jW2g;hJsv7-8#is;hc2dvTzDDEQg!wqOoc5cxQF!N8%fwoJ+igaQgdIg5qv2UG zA97{qz{NNkz;b!FsraQU;G8x+0b}BNcFvT%4uKfpSylkW`zdd9_xtKD6+nA@X2{Tt zA5B(iDHS8hnr}~DN8i>`gVT59>p>t*gV3Q#&Nyt?NlvQ8cQ>gDoUk?^oPXzY?9pcL z$?o(h zCMtd#e)d+fxYtvU$)(W1#bQx0sq}BEx9ttxQu3aHgU%4qq4}%0zFB4TJ?GnTo{2M1 zF!U7pu!3+Svg_edWyM z$5X`sg8JKgKp_S%5twlLZf#YkjR-d8r^$gBLF@X zsqyn<9u+|!7he?6kHZ<@|LiTe-Pqg3%D^nRqVrwYHoRw#-O`iO z>=LM&#u$U&j90#NQlh`2kQJhpk`MihE(3Azlv)MRo|zcyxxrbmq&3I;_(k*_e{nPQ_rGFJABZ3#HBT6 zQS4aY#qphbIzNzqhE(qFtdJC+PRFcs4CO)F#06+WXG5}Ekd&KSd$^tn{Tye#0pF< z?GtHI$*egL)jBc1^PWYQo7*=0YnCGS0p8Iq$m!Ug3*opAZ~J;|5qph5{%2oYT`)Pvv;87h(`rZc!IZFBoz zw-(>9s$gQg%7i2qNh2bWCdCb?*=6qMlD3|^e(hinY+-5v6gG4dk1eKlfy|h`4ZC7| zwDk%=U{20V`|4oS_E!AB1=LXOMWp89vz5YR%kW#*cfBux%KWb(oR?E)>^BcW)3Y1%O~P9L$n1jW|1A4xHp z{`n4ToPgpE_G+;vnhp!PK0v4~Dwe;==r!95;D_Q1-5++{$9WB-O+d{OC8+q%zrkwG zx4{?ab#5Bkycf*O{LJEA0lhy6Yk4Y?A{;3eh}3&wdKQSRY(9#Itu4|5+vm#vhE3dV z3HT4!KU7!2e!6Q1L-x*s<)823S9E*@zpm9kF4p(!9SA6H$!LT~%0~bOXq_-5xSNiA;s#P^%M&-Z(EYf{iv=D-^*EQ zuP-rPQ-t%!Ym&<5W;z;y+wor5cMy<0(F1PwgBd`X8TcX7sP3!$Dj-Evz5Mm#W?`Xw zdxowmM93l8UmFs|P(!AP4xGMhc2-^%F+BZ6?11et)lhBV@e?61n=Sv(0JrOo{;2Fw zq)n!KH})X7mMPO7skoe3cux0vk1^c#NKhS7qlN+@yz+@o3j|8Vv(z{Khg#XsImpRy z1WYax;FwVzp1^n=_T6_d_k$NnlbNp$oHloTag#(#p#@E8!l@~m0o)Dhhw&vBq;Vhd zLCJ{6y3SNND%|uR~1fK%i= z^!!oNw|DGDxgtZTtY}oo#Sy~hZ=0F4DX@3}Pi@u;ln6WZjsI)Q?3dQcSOj_;CFAs0 z4H-V=o0g@q@~New4EyBESw>ANTs7@QW?DBxs!8xcL@9rvq{KR!4}t7N2#8Tl+LQiC zQi*9=y`6ilWTQoy?~zzl;*Xvl_eHEy6Q18c^42WttLy zoqOU92dz&JhXCuIL4+9{JJ-Suo>ddCl@I|qQ-KwXW6IF#oR?48kL&d^=%Ph^YsviM zGhpLJR)TK%HNy0D)%}9!9Ie^I#Ic!?cgat$!>gtx$Hi08X=HZJL~7#A5tx7trm&C+ zn))|bI7xtunA&Az+`7KbG#h*BnZaq=M`apQ)fNGo5Bo`$b$h;PLBc&p>DlUY=DI_z z+p*kzkKaf<{SK^1KN~xAL}KvtlNK}NJth*c7I!>DdS;&4e=>nwMC#5_2%}F1BEaho z%pHVw)4Nd5esqV=_nHjEiDn%I3&T4ZZ=5(4+E{FK$#Bs@pe7;)k_n3;a#o*bpPe1vOi{e;!?;%O*B_O+-tdA7b0wT1piTA4AL^ zZbFbD9s--&XX}b?V?=z3pbKD>+K689s$ddsQf{eJ%0H8!4oJqK>KdhqZZV?{eV9jk z=D1Vq|Ltry@*ZEaQ??g6-1=JF%xlZ@aarx&FWr3( zbw9Mf(cj(5dVYMtZsa$bY%>po#sb_Bc(Tdn*Iev?_R|?&{BFJUyWV3__`yIDd6vWt z&tDB@{tb(X5oc}6Yw)Vs!z%O~rPk*RsW1iQKEt47Jpyq_Jd2)JAL{KGAbja(^3@oX zQU@w(gCO@0NZgMBD7paK`Q=pp9zQ-1;O^NaCLr_W#x0*4d&OL?d~?F0ikymh(>ZJw+M<* z8z|sA9r+I@*^crqMIy=aVI!aQuK0O)4BZ7D4&!mCTu%iL;FHfv*KBTA=n{|kj42rM41r&%Ho3(VpGwVGh9WIt;5G*5AA{&%5R+Dhozx3v{Qu}W z%ebhz?(a)?4c*-!4Ba5zQqnnemy}2=Fmy<#bV-+V4Bg!=pfo6;Aov`-uIv8%-#l-b z!=5wetiAWzzqQtP&75v;>*6PDHcL|8CRxdcns&r1X`>mmY}OReYRtXsgFM&d1Fw}e zJIHH2VeS6@RQC}2;#Q$#Z4i>v^O;Z5Z`1^odovTCt*P}ANb4eg*kg)*#wordrOFsZ z&qThUF`-z7X{}{cUnWk?%)r$pxk!KRCnEF_KSFr$!}-AAkc)Ump1bcQ=UX3m61r~U zN&61E*Sicuv;bOE`$h+1DenzIi05N5h-_GNVt?k(2GAz$R8v>Vrg)QyZC&K0)HhkG z))H~5$}J$`nBPI(yVyi+GL)Ma2B;=NusRGixcxZTjS!Md=0@eq`tlqkwsQ5TqOLFc zF?S-5>komkuXfv9sofZF3YZ7a2_Eiz`y3s_k)8DIReA~nWHy_#mSg!>55`30wWS)Z zy&1#5k@Sh%*UpNDLl$)57j;>5{;{2|c&Wq;xGh>QMTnx0Ppf(z)x;an@c;7j^ z%yS@)awp?Irh5S&OjxeoQ}VLa=GvHUzV_sbNac}|b43Q~WlYkO&2Eq|joHbR^|asx zuzWxV7QCZ-7-8wdnePRr4}rJjgqMhDAYaYWszwlysHN}meoh*d8BA}SQxYsbOGpsj z#=ZfdGfxIPj}o3poC&C(|AJdZe!`gg#c}u|_fdCxQd0Gh$-Dy|b5Y1zeYdbl?P$J> zX=xFt!ShVhq|zhKejy2U9+CPV`S2EwMSvj-lMnHN7CwpX=axixekjj$Z4p8ZCLi_* zfgq_J>hu*JibteW9EEHxEva1*58d8slHBPp5(1&L@X?sdoV&{DkmNX-2n>vdmwS2* zg&rGT5_k5eOEhv8Qs_C$+!9*_v^_OeFIaf*fa_?af077inO zEV^!UIyI-mv}32gQc8*jwyF%=CHaWT{o=!0O_)8v%Y>gLf0r3g8O12Cv!H|3u1t+y zJXn5ha{i0WQ|TKMcN`rUI1&mJ4XsPw$%TF*6|V|gW+yl}E-4;sJFtrb~b@9jM?u(Cta_TSgjmCSNG zhvxUpcEX82H!8!cWlQ4)DX?FvN-?`!5)DBKV4OzK?i1*I7-(Lc#m1;>5FWidcG}NL z<+nRA;*HDl{NVCguSV&gTLFf4g*E*g5`^J<4ZMLzho4UXc>me zW|sQPzim$GiFdR^PtnMH0g&a+X+xYohgo|&|1a8gXNcr`?5EAXKwp51n|Ov4bDFItIO2H~DZG4LwxxnOfFy6A%< zOE4C*f;xj2S>RBrUW6ljaQHH>OztR1`l<#j#0G2?05Gpkyeq26K9H<&6@7b%kS~BG z8T|=Y=V>nHydWD%a5h!r`?b` zrPjtTL4R7`RI5Q-+m!0ke>6??bbth> zC;rok*45=C2T5x{M_VA_H(~od0qReJWOT2a8x!E*+9mZ-KPu%4z?sBuDUg+IhJW8U zqC^rUDh@F}A9I2&6paXTx&Y+=Z~eG3z=>GrZ~6{bHlySte#ID9I6zT;=V|<(1ZR8) ziAu&w`C6E&8)9okK{|YMVoNdpmWLeUOo#bu@AkQOWrY?*^vdrXDEbG;2<&ulXLZ@H zbSAXpbi%No>MZ_kBM@kc+Rz9-+|B4SZ6^p9p=aShyLZ~=e1i;%`)r~aWo?)ToaTUI zo(*w+6uO{U!E0}TO9n6uqM-UmQ~))ATIQg`z4V~&Fpl$iGNErA?bN|OTg~AQ!9Rx8 zU-8odnp<$c`t3@@a>jf7S*og?UD&8Yw!iqTlTYH9Ml6r(qXc2bCqs1zk!l<+$Lb_ zXs!Wz5yZ6k8zy`j0@uQ8Dx)yB4lAm)$Er35mJO3YxNvOn6leg^q@{cXF(Xh8%XS7Y? zcf#3kDY#Z=%kg@dU&maYKfIAWdBK_5g7J#h&%-}dfP#xzGq=vh(*rk4IVB+-B-Y@b z7r~RidFA^HA0rwGG6FwDinpGM#5uJcZFE#7(KFGh0Cs9S1)6!-fqyGqtb$G1*?zOt zYUluIJJrCclZgoFi3%6|!oi8+A?@3MqJGW~Dz?i3JdLn!fg zyCephWH^ZMCt5Z2w*`zDWSXQ=MQscQPIpu+!v;RjCt1ds`4LFIr)8q2@Cxyg4dXqc z;}zj|ybBAeWXFsW#$ts`;>XSxMLHBo9c3U!b5ifYMWkpRsG3M|m@yLF)eQ}%#cJNWUh z-vDh)RN(!j6`BESm4Y3*MuZU2c?!qn=8D#P=zbGQK-e}*E~T}; zq8bm^J|chlxI*5BPO}L_(p%8t8WDv>4xXded@zY)9oND}Q!8RjT4eK21WwX3qGiBI zI?z~Se)&1?3U<1y8hoqgbCKDTjIaX#6N3dG!|#;yUqu$5LX&|Bgw@m|KKvuByG-Jx}NLC&$u_!RVzw zp5B~FZG{~k?6ydRgRV8DgPniAF}@g8Eo;TQkvysv^Pocu2=)aUpY3P7)N&S?T~&_3 zL91SxmBeJLTKqKhH78s)$g3D%W*lf_vNGu7uKm3>Z}uf5r%ok!`eBZE&8^T&lC|05 z;m@Ek+F6j|Hu2Ux1EsAjqYin`!}35^e*?w+{O$MhjVyKSkX{Yd~Vs4v3X>IC*H4<*!%o8?THFKnzYerMF$?%nCWr-3&w?0WZ*3h-zm7`(SrzdXJw?fq5Y)l?5ZOg*-G+aCVU z7(m;1-!p^g$3JN0aW44f%Sm-EhPN<-;ZQ^vk+ge4$ITl<)Pam8O9R~*+}a#}*lK=- z8P2plB#bh8mP)K5nU2w0&?kH*d+9su)u=H9HUo5PKMCS zZkOf&e1)^RAO?ez^S+^6{Qd;*SnXf2#aw=s4AoI8Sp;a-$&mU(YmRk(9EmHSn<^`) zUuEeuovzVuclnu3@#@ITcczQA_#dvr-x+mKVwN~le~T*LoicBdzx&qgjV&nbR#KZ| zI~5B5^YqBeSu64maAxL@)9p~+E&1Qb4_z=hMZ;KFQQIW_SE)zR_ZfeCVLW;#s-$4@{|@R(y=e;A+=ayYS$0mn*HJOAd5l=*}^IRF8_ z{;n_8I00*hdmr2$N^;C&r?aHFh>QCX_x)_7RYuGkYLGrbP9Oy(MA6*(x-LOckA-1X zU`Lxa%|GU(r+(z1){=@F_do-rx(+XdhaVwX zb62KutLmSSeAHGqD1ESyjhks`$Co$bXBf;|Ug3^83MPdUds-O;`YW(8Jh5w&P0sJ* zvC>418)QUMZ(X+2d5Mnwcu`Usk3}mO^|X_u_e+nw$<^S`a4jBov1Y$4P;iV@pXW;x zB$2-0UAgx5a`|Q8L!nlirv&-kw6$DPvtjd4d+UwmJQ!QvIzW~xX7fB%%*Umh5cn7+ zHZzQ6Y%K<$BlFQ2*i>#RC{TU7W#X&-J+UP;(B$NV{}qd$T##o*1>|1yjPxoO?)F{n zqdyLIGs^3C{AA@(?}~zIRgpWh&-<{#e80j3Hy8&`!&+b0PW(7TmNE8>$od*U46#>% z#-lCxcBf9*!C&O~z&!5FXWhaqQuo_&wQ13cNsBU0-iVJN9qq5mMsWv2L0^@RJIrBPTs8sm~NwRgdC(h7UFgHuc9|<~m0n zTvJ~Ydg=|`TfBJrD{{^>%(u_BzppTaZV<^~K1}uEzkBnZ386AOuC`TCje+4h%m$c9 z#^%!HVteQGU|kmPyxHWNlf5C%^WF8`xvs+>~=FLo=75N=^vQutTzg0Zm(TKL}v7mnA_6CzINTPllXcD zar=xW)hm;)>Y8Ir2Izu-JE54lQoZz1v)uKB!Xttq_1f^y=9JOe!Z+;q^89X&W-?Ou8g|?CNoslQ#-B7S~ z_R61$GW%?Q#kXl^Y=jVA@?;{u_EyuUaKl%l2+=kWVP^hE>8d|=w%hIpwIF}^ArF80 zj+~$^Gu$0no$M%|V!X_L&QiKH_@_v$ywu1`5nP3J7+%D-P6GC*5;=NtSCMf`zGp>%%``FKvDI~+Lc^^>!$%~GUb!8s82^=HuT3fn^mHN%y9QbGF`#kM! z6zj(Rh(Y=)J}&fgW+*$mDyFAIDK8`LzB{B$kKZ(%U;-Mg+yW_P1Zi8FutGI2tuiO> zc?@no?8k8}<;+E(ZQjnEhlsUR=-;=lgQ4#%vDY^&AnebH0nwZ~i9d*a+_rc$$47N-Y-eG?{}iH+Smk#RLL#t`^7zWK7n#+O9Vl0FYUg21T1|rR zeB0kf>hAZf>@`%6Ni{m>z*M1YB1EX?(2Esul3jEBHRQMb;+76EU>`as&d;Rg)W3Rq zpdhTZ$T255Gh5l)J3oF@YybU zKxdcHoKXLVIX6(xO~^dwv~}!_BwBlcJn@w@RESx>kZ}0Y92Og4L(O-r1pr(p{EVN! z4?pk9fkxgB_B3@0DV2El-+h33wFQoc8 zee;K_rp4vxRQj}i9W;1|f<%klU^|HZq<9W%2un>s>hi3BU9^qgU8N8kXX1?kTS`9b zX2xUYZCi?8?&C?asLeC3>`4?Yq8O|Ty64`PIB_EiY0pxBm__b9XN{4UwT?8Far>s% zLAo%Thfoh9mcX_8C%)5sxo^C#c~S2iRPiI`lQpu7n`O7OwJX=0vvbO}o#5#F??C)e zzmE@tv+q<)-lR41qCw%;d=N3JwFV0IE8GRz@p>ONn8(1?M-@bDKE7{s;ySO-0#ae_RO@FOgaeY_C3U z#y~rtx41uov`XEt<^ThwyQsPK^G3)w4SWh_0}##PKv10*Kr}aBI)B+djr0!RP*+Ed z`Hn5BPT4YX@5cZca=g74$<6Nh;2%WCHn0l&?qbW0xIBUu;|nc+uufy zD}A@_VfcqH14)^g5f9u^jL%v)0vV*+R!5+edo{;y;EwpKpR|~?-X49uf$J}H{22N= z`;+m34r4Z&8WRFtv03CTTGzz5I8`SPg28q|yA=2}GIU#B6&)$*WXj~27XC;K{{ zA>T-Y=< zHTVRRU5zMDhuPtk+mLTXU(@* zBo2CCT&Ae1ow-Kn5e;`cBgoHDl&gN5m(dkG`fybSfTT|6*9s$wdUhfHckzsjS8K0M z(3N7m6C4^(yo#zGxN}5hhyCWKk*6iXEL8lr$qXS&?(jQt`1qfh-kUH-;G-!j3o3TD)YsL1|_e#2JP@&tqp*iv^UDDW%9PrqQS$g zt_^S9$cp}mJ-V+G&heQ`k;e3V;EYLY=T%-aTofY{@R&}cl%7f~nlG=Vh!3CL?Nt=| zpq?rIax1H7L!ahU6v!rYP%Bw! zO`90=-np>x5;kogUvLORBFrAgB)JriJ}lN(!r zPwN_0Wy%hAK#1qy3b`?GU}Sa3m2C*9Atz3-tY`}&MX{yq0G}dvp1F8_5_x@prTT0q zgIsSmgTSz}T_~B>KR1ssk~hxi4|iEbb9#n$2wdZN8BuW=K%>Mk8&o}2(_0@m%)Rp5 zb=nI;h+KI6`crFU1BH0;N-a^y;V4daIWxRkoxAPOhC0ac_M@b_9D}kGHK;1A$65Rj z6n#x<^;s$-)2xIlATj}EUGcFsd&p}&t2OJL^tj|;x z%BD|sWY6$;(6g7uXIE3{wT|%juvg|ZiQ?}}2@20f_>6u^ zNJ_7IAEw==cA?>Bt;AI?L;Yg9`mIEz7rgL6U7v}p=s}g77jLiuSrYa$!JL)x>Z^K6 zR;W(FDP_`s%kwD>3EH`5j5|Fydpn)VsQ?Gf=$vQ)tqc0>nho8+bFuGl$Ww5m$wM^P zAfv$=Aw+_+>;pyq+z)jZUh9o%mp7g<+Y9>SqPFOj=*AzQ!sdT`|?&GR7niq%H-47{iUw7GEg-vek)f^|}Tj z{5q`&hp-+Hc|8pjlij>P;xBoLdPkWRjaW^ReEn(s5Xii=Z7(cbUObo0w~yUwZ*)_x z3yrP5wbYRYo+)=vvDtg(istB_BEU@r-g_Tar^B9#-RmyBzBEp(DlV_3-7j>?;HK@Q z7W&zq+SHJYOP&Elqx-?1*QR>-?3Zs+%HGLBcPK-PjdLW+QUim>lrb4P@S`;UQLfTh ze}+DMbz`fx-r;qn6oD+b_QHz@c$&u_gjNF8F0X5(1Mf#Fy<2l=CW|SB?B&>G-uQJt z{4g|c1=}7gG>4)+?{eYdPS~op`}!A9Q|MRYd49JM+S0|`jVr3*JY7MligL9rR{f0> z0Qn!i(Q^8=Qtg$`!@$SybX)@_#}CZdzXVPIr==_Z)QPDPbxn2q7$X=OlK)xH2trwI zi)$!$&}*0Z$nUK;_N&@EMEY5V7377PbgRORP)>v*0r3`+@BEwYKcslgBh{tE#EL~* zKskSzFAqSQRO-I}jud8z*|F3hYUA9Z)&tvj1J;_6i$$O&U7RWn7f5(Ye+G70dnBFF zTssYLQ>78+nn@`jA$(b~(vc>vt+IQ8;nXl1fZrLCzBo8ip84SHdj}f&;Qf0}vthr} z)gK3ubI0AB#Jz3#F$_v#sZ2BKn8z4yV*dxG^~YuIgpDKd=G74c_=pk!wAHj1A=uW( zi+06Ws=^-+r&m&JL1 zme8Kc0I2YP=6J;TB07if+K-V)w37;~yDPq%!q_FSi=?#XxHvv4!W7CFW>TLkL$fgo zexj+VEM}c`d)uGTZ(m!=DmtFg0b-MK27fQ#$}OYa&GGX>%gCKq>xF+l5LKPSeICn= zGl)(o>kUP~X9_Rbp#VI0Tg=K=%@4dK-ogif?+@tVoh&vthznLbW05P4rXAEGh!P(J`*);DK|IhY7jNT&=fUOPqV zp*a3R63Hu^f|V{VIM38;3V)`Ml^k;gt0lg63VR3fxww$^hW2G>VGIHx-f;%S$p*Bn ze$0KV*7kqPnDZ2YxZ#=>#Vr?^esbI<1(lF^c(-dz-^v&WN>zg0{gSxCfr<3vF(^{r6rp9Z#{D6s9SswR>pCUew%MYaM znZSy+0$fzi(Julf9mu~{$Yqp`SE9{8W6w7Zj^#q*GUDcQ~Uu*Lxq^qxuft5M+rFfX=4#-gie=I@T z+=%WeOy&~Y)XL<*4Nq(A){Q(;1ToVT>Ui5`T3!?7RjjYyk&p-Vu61SRwk}bW@p9qU zOFCG9bV5_MY}7lBi9JUCf)5|mOC*~+&!HCw54`^GX&is`9^c4xXuOI~BOh`xMt=zv zlj*>9-y$Jt%2vfh^o-qo?@*k+Hka|J|C7fwA?$qZ3u%bK((r-npn~YP6;~qjj%*{W zWw}d_=I^dlT+-vr@C~U-Fhz5FDz5UxqB6b=n>EuRi~~2f{*kYQp$21zGhDm642rL! zi780CxYGK@JX(gLac^ToI#WkJgltz^bSQF0Wr+6z8y}D9^K8QmBU9k}h)o+UIE+tg zr*WUR4j!x%Jl8icRL3EvJphFmj4(iGYWZ-|G!&(EG62F;P2ql@ectDIqI56g#KKSU zyx2wMaw_~^Dc-FH4vayc9QTt~*|MaFXT*b1A9%oq_<$qgN{r|>di6ElY4ev>lGJ+i zysN3vO}pe9zs4aFcee(Lhy;PAprvUuJ>p7I37%Ce9$<;t!s8H94m}^%iKsFqdyE;m znnsPZr@#!t@)vJ1!tkH8ehm#-MkY`pKh3AxEL~rGt(0BwsMz{ty=GycmLNbBAI=9F za^Lp4&fE~3bbTd~5Y2AFjy99NoiXA6nIIUY_U0Rp1;me&hw8q4jegkO{R*G___z0d z>FHtpTFT`-&2s}>HF)m~?z#>lVS8V9kJSAZ_EKq(a*7flyh^CMS@(zwGXNiwq8P5e z>h*KyNoib5$y>H$rd{v!T00#@T&L~3YZ@*ZiB2|1-KbW5&%yw7ma9LuR`KBXx(L;G zj;ije8<*;M?zyYfQk?gj>sa%fI~7rM57Nh6)WEHPZYlS=Rfg?MJx#Q~E9L2MLAo0v z%8&)%!2DEyQ=CpdpAOi~n}AD)x^{p$u{sDznC(7ciU zE~c7x857K=D$P-uMxywW$z-*7J$LfQP+yv67;CLJ_l5pNruumh;$oiA*^&b@-Wq8? zLd#ua*e;3GC-{6@{|Dm3Q-=3hkE;f#Ja|y}pnK8{>@%E_D7Rl4TBjtBdGY9~+k%sZ z0!<7l718$17hd!8AnNSzr)Fox_u(`=pNiSN8|@1a^eV)&elZ1KOst42mOr2j$;7gR zusoMgar#{S`06kuSnLLO(cTb2tGSPwr^MU(YAZGbssH~M@V2-EMAKqn+typMY- z^GS9PxbTAM+&pxAA7igJ;=k}+rL1M9auX-J%4aKbK*=m=mFTd~lol%Sk({(t9C0Rt zuT+?hiz+jz@O$GP^3GNoK>z*K%qYMZ*neELVFY4#0e&!Z%Uf|4vSAW1!I(J>aMH|G z7+>)Ak|YBA%AsH=usu(tg)pRMMg!j-6iMQP)$9FoYX>ikn8K~iv>MGShBOLHrYHx? zvD}Vp?kRH{IRE?x8WIDvXZyPmn#K9zIGw;W!vlJq{TN$DQ6l}UvZv)HBlyef_ZGA7 zB$rz^1>0tHznzHJbmdaJaWPLWS zCvBqNjN|KeZsm$7;`#kqS8Lmf^QDE?Qv&kmG;1F)!+Yy|9$BCQDNUc6ggx28|L&pT z;K}Ejc@KDJT7H^X|5Z9k8klW*ZEtE~~*8fN@*7hzN*Pc@#_g3Lpcio^HJ*33e zSy%nH5JPxCuuuUr8=WQ~BAT~5T?5`D#^On54|d~J+21^aapW%SEYD~@Z@1VGJ^xRi z=p6N4N281u+0&>k5Z*rKJr73ylJaaxzXons$Z6TY?;ae(t53W29KjKt8&(;vWUaVe^iE6^%NXO z6%h|;dGe?obefIr$24jb*L45Oc71lc^R%(s z0D%@5kYsCIr$3~#QtLFty5g60crrEg?wICWe?{L_&+;6&I*eMdu$t;XV@})(^qcl- z)j1WR;^>c7irg=PUrX`|n#jCm|@l z@T~ca{LMidr2lZ#Rzgx^NSBhpa=GMcRk7{OkrSlWkms1w@g0_2Swb=}UXY*Z{B}id z2YImad?RQ&?DruFQxZ2-c~9smgJV|d;6rBX&nuT(X_Qd;LXPS00(He3B6VcIfVk8m zt>)iMbWShu)eGtYAH2Q91PmR?HP6I+yCJjls4QkK+!js~wX*7i2=TthhTRAJzzIW7b2dB60tTq~m=2x!=Z02;?~V7SA2!VDxN*A=w6Y$( zedwtyxPG3R+T9I3qSCh0V9d;x(tXW{ek zm9)LMPhX)@+7!iswUab;yaN3|E7K>D&v*As)!0m(?F4^lzy&yv-p~@NfLZgN2BZ`g zs(agH!2dlijD@V{>h)IR8W+kIhcH09J^I#%+kVF%PRAovP3wDexDfjdR=zfdfyrPz z_n)4-R%U-rxYRSCZQ|#cFD2&kBcII;pXe;8e0bwb8MfSMQk9^X^{nO-Rdo|TxC7E4 z{I8s4tmyWmCbV?0FGTZm6h={i!e53QKlx7)s|2fjNm3Kb?G=|7u+y(5dK^?WVUFlalUJ}gXd9%>L~s;DC~B%J1xYT!elv5YQ3;XzR*)?0F3!SJMj(k-|{K<#s! zFm?~(+FWeCyY6IHr!YN)4kW86YX2yM6_S{y>$}*}fsh_=Xs~J-XRh^Luw@f>uEOi4 zK80X@B>k)S<$q2XH@VzjNi#xRT!j_CdsS0PZlVTTqdRy)DdS8=XD;LE%>g*b4`~u= zZZ8(iRWZE3zVV~9%hRkR;IRy~6*xa#wZ`JNB9dUWFjuXg$3w5SZGe(+ph-9y9ZtW+ zTI|a$<@Y8qnwBwEmy^{-L>?52*1Rq!VNdwZU-I7qW7Y=aev@TlX`W>TSHBQa!~{{* zo>+Re-d@4fyuS8LCw!P6(K2bE3_>@kJpVS9^w_2iAgLK~4=@hsq;=!0)y9)W&$b9ufLg|FNjBd zCFf@LR=eTk(%W>Qxq!XT>fDUS5}pibvh`atDOZGoe#Vl&tgEH{*o^sF1SgT@ti{Za zY}+*XI#ALXcfrD|ed@&k63CrM`7eLdY4bi`_#*P?gd{Yj#bl{=*N*FoG(ECOzs&d^^>o42;s!y!%&*tbb6qpPOpem6NjOc-1$6q|3F3WO<2ji?9rz6H>Pw z>Hck3C5_p|vahd$%OrQX7HXTQirG?WYKX|+llmNKFtiXnkXb}nR;)4y2vk6w3?NVq zo7-BEOXGBbYd;C)a^8wMy{bQcW7faR*yGF^5xv2GY>+dGcZ=QIylbaZ$7avya5)R0 z1N6GI0sY2$-CXYmzXrR;zx&IWl(Cu5-oWaee-EMIY04%R)|#iz#<{|<>sD-+#l#FO z;YMNrC`X2N2P}C9Gv8>6|B0z+W^#@e!8qx0)#Lkzrnu6xWTD;7p+Mo}y@cB_x=QI@ zJTW$RbDQNz1|-|9`3Hh3C5wHFgwqj+!O)!Rh`J9!gW963C$Y7=@b+7p|CwzJY4*=S z*EZ|(IuQj-PgI28g0FN%3T&QIv^d0loYP%~dwj425R-3e9YSO7Kvf}dGwp#rty z3u|0QI2DZE1!XWfa^0f8^=4{-??UQEukg)m@IC}y<N=aErra?k+6w0#w0=Rb(GE zWcEC*uOH#IN0tE{GY_0-AU~it(4BG!76=R{GMwbLzHKOC)^o4Hbe6RzmqB zZp#T%Zzvva?rTQ(KfXIo@-_~0(vjtGK(sN5X6t{!XgIIb+zV;gX%4Z@r-Ot5I--lFwPKlUGzF{86G6v@+)N((tobwPE}k%a zLz{d2tge`cTk&)l!WSxGLSuDTmpH6XrGkRe9Bzm<&dIC@()$MM!0{0%@do0Daap6L z3M$(EfaXbl>q<+mDaB_}Q{Gv=T^B2jRHH@zh^hmj>8`u%b}A%zh4b{(X~VF{6sq_Kq(k#N zx4wmmKVO8Lik$$rf=WO6BF;7kZR>t)wvh#|i_Y6rD9RP35a%JyZ*GeKdfetW zwzM=Lmb4Y~4-3no@!SixUEJRVXB0>~PqlrN6~4&1xTb#Mz$1=e|Hf2ut-g)mIpyke zTe@8r+QuC!-pg(1^QxV8y2lj{ z4lPwRIrN@IDMfUI#652&x~r%cp8^N)X}N_M=?DJ%LN0owcEe`=n^Kp6I#ItART5+i$s}~lqJV!e zT0p?O&7wCq=?3O_Un@Du7re0lQu{=`Fl{ll%{A4@qw;sob4>91hWn|y^>C*DZ^X0K z^{OBepx@X=B}{5H;-6Gsz^AsguI;Paq7n#~GeKZIcDC@`Y>jXT3a>4f8561CDvjPz zYVJ=*t;I%?lOtC{3`;3V2N!FpMgj4>&3h(f_R}eG*!Z*NsBpl|xwPbd{i?-3l2m`* zC7uT?HsOt>6K;h?MndSUgNLbG02u@pt$%#EmH7`9eSuU|yy4dO!7BRaLv)D49@&Su zyn5X{uRXyXw69G87eg(!)`=SS!8sDWu|ysy&u>e1sK4;io^#3N)YjfJcco_YFb~yr zR@A;08Z1FhD~0@;fz_tD*)>sEXw!4Ap=er@7l1yMCqkHr{>F@sTbKIe^%waS(qmAt zKZ`jDnWpH+*~`hvTF`SG8>*7xuub>A5R2RY|efrb6W%{-W8MFOHurhlP{emy$TvZ|!W4wKHQIGp2?a0W=^K#+VKCjOFWE zDWIzqXE-Lm?Xc=i05t**<%f_?y`A7>@%Z*|N}V`U#uNl&FlpbT5{+nz6{NfWs>(m< z>C9r4$@yEP$R1}g#a*$%V!`t}?SyV+mw4vb3wgT!1bGP9m=-@oyvCZaaYv{H$6mmA zq~R`sDbYev2F#kP)8Mxi!B=P&d3}2*XGGy@N&9m_$RPsK`KjdKizB?$sk;5a5Ca`O;|5i->Jm=>_>XzoSc3=#~EX&I&k z^l?6%63LqYS4%Mn=JCS#7LUw}C_|W4KTWxlD9j3#(o%ok0|ds^&mM>dLb&!+s>uOn zC_GeLu!2;6^I=7eLwmTwod}pmBpn;w{2aF~Ffuxa2At)8ulinU(8O{%nfcFMFs)@T z-z%8g5885y{Kyg9@0fMP)WIqRs7UPUc$S8mPj@oXRYRKmSx#S1N)fWi651MZiBn@Gf?l7ckdjSx*A=I%bB5mX_^v3kW zr)XDECdY4ykB3i#@Rd%GV9w4%!js)VV^9%IQt2gyn=u$81dmIqwz-u;Oo9XLeRetz#jp$&7%pgh?&;&z0F=$ zxP1!Ah%{rAZI*dG3?cm#eQZ0xkX^uKFR!9mh~af|KM^Z(RuiZ5*O_v!-ZrVsjwa+uuyz4?G2+)Xl1j3f5}BZh5ik+wJ$I+K}Cc6z@`I>H`WAGLD8i@E&h*I0{^ zsDHy#Kqp;;I?6_*86Gm)V3+u0%tgSpoA?=KsMdrHy|yHZFQbXPsX=4U<)2;LU#I;qM-TX@WOU1i)^<7yh<IKA8nD3?fa^q)f8mQGjkA%E;!V`meJQn3q7>0bK1o z5nv^oUL8fQUZlu&2+XcXQRbd9XYeOKXS^}(_4NNO5zoA*gqGQ}EY*+^BZ{a5DLyN6 zD6~A;GhTWMX9Xr|ik&Xcs^t<~!75x<=v7Lnp+2-MaJh6-0QDFopICySM89 zI4~c@fHaA2?C=di?3<&5)@0gVi*yBSg*wn!Vs#njM^{7}uV^+IX-2~@|M^IP)F2!{ z7SIz^$iqbY=8)K5R|WIvU}uv7xFH4`1)~WXP$FR<;{|{dHUP+d6g_5(VR2dP>a5dW z8oJX^y`=DWw28DH45_rVfRMF|E6nV|2wOudknU`biDX0uyo@Ji3~*BlliQRC=k-L< z+4%8kttF@Dv<_MfVJ{fMfuKJ|bwVqLjd}+PPf@HPJ#{#HB82lHfM;*179G$0%jPN@=QwL}k+ z`9d6OFhe(Lu3=Bat2F|XcGd!#q)_6w>ml06d43%+-)0%N3`a14?wjlVe@2dnqMVZ~ zS7wDxp`zN4rjKYkDSzSCqX=&`f**gw^fEkjv_3LXnxJsjD%1Hs(;r8ImSka^LXiH& zw_KzckPXyYi<5~?YrdzY37)i{dGD*Q+{1+EqVKFG&s=ZP^|gV6sJD2M|J3I<#pjkZv!1vzc}^=~*k(0jKp` zbFS;{B-r6@F1%e%O>WYYIvYPyA-3r0pBT_73Ty_{JdQt=l`}Oj!J#Z&gh>CFInXUX z;r+1go);A&xS7{Rz~A~FOK(_lMmD@GQ9nE^JyJGAX5NXpzL? zy}6bAsZ(WVP#({97nghCbyH)oHRy9-0cc>P#0?^w;nw zd^Gs@k3RKhy1LaB)rEvdVzYL;V#m?$83HL8k#gM#4L%+aJ39pvfOl56Z0&XsNY_a4 z3;%}C1RUHXj~j>(**>S;Bu5D(UjQHu1FH(zWjd{oCILDc;cm{d7h;|l{BhPlZ@*agk%#>S8?K{pYNll z6CHs6%61Eg?}=L>193)iWnCP9$_fV){7OSDJS+yD9`U)l6HOR?4mL(Z9F)v@NVa$d zJkcEB0(sl0l3=OxnCeL}*3&#wy^5q-Yx@wDn4mL83WM}lmiGCTGjg`!)325mw zV#d!apR5sZ;j)%p6Wj-gXd)1hdQX%NttsOXwh767q0Lz`t&_w0!)fQwbhajA1ECX6&R`?erX#JylL1`2Ik>8PO%L!o!myTs-3rLYZpn;ot4 ziugEe_ng+8B{@Wjj8=0MmuvYj;9O#Oz@Ph+QUk zl@HJ5-W6BCVP4XeqauMww{yRd072Nd2}X&8K0=j^&%%8_e)s{zkqjE3sE zrEGYGvc2eoKzMa7^=9_o3#}k7uqzJX|GEBDf?=+hG1*L&3idA-cM~YB ztyMS>r2o1w88nG(_zXm4m`V=CxctmhPTPlrgFFl&UWHq8bp=Lz- zhRY_9YVlZy!gfEPcj1ny$W6O z(5S$`$N{*()izl|kRz1|&B~+Sj2oZkaa#Q4=s~cS6L?q_HpdXEnw$hR0F5>9DgAdK z3bNDZPy-F0gm;@WN&U|8&xI`pL!7`s2#%K#f&LX8p*CZx-RC5N!gK?ICr@B+@H=CW`<{};%m@JGJK6E@K30e*eZv4N&{ns(OXom@yD-{ehfM>$-?=z8I z7e>(0-#y2Y@FzKknj~LdYOde9K0@_`BxED;SO0c)k zVuL=092S741awRnw?iHxA@NgRjMe&B)kkYNnwhFEA6AB$=!wc>Pe+){lxk;?{14{M zX>Tnbin1~^9&COfg0UIu6#Xs(XP@^{X0dTQAbn$w=|pDZx!EKE(1)u>)mt_NEm66# zLn#XET5vU<1?WNw>i&m;dAhVnHuYh#{k}>1Xqt1^5`!J~z2tEN#2?tSF337G@!SDt zA(>LsTDl0t>6!##lK-2l?Dz%qGhFYuxBiRqNd5R+!MZlazaCR6IqLXp1)U5~x$IbW z5eY9d+tj#yGXO4Y^`SWVhRq(yig!H2%dFc1<6!_&#evSSyi}TUT1D_F!b+TI?+?CY zVEta-_C1j0{!aN&&C5JHwZ+5S1R}6hk!GVy6+s)%R?tZ#Dwo<<*JAf%c9>kZ2jZ=E z&Ky1<64LmZBzf*(#8lAL@oTwP@yam2_?(KfY?;ZF3 zK|WcfDCsqpGf$@x^9i{;QvZs9TboML+7S4i{z;JW+%mC-(v`tKAKmLtl*~)S?g(uS zi?-UVUpnBi4C;mf3Z1`4ZK+tnXrm&d;SIxpYRo^AYnYS=F*M_QZD=}i9hJC0#7l)k zMjE(U1~*+PzKjQ~1x=My0w288$^A9ww0Aq~evUd`6hR1sMP7gXg*d z#S2DZz}S!fckEeU?4PxvJc1B@!$;U?iN;`1O(_S=0aH0DL!ad-jXlkxfyRfk8SSJS z&T6&cPxdXiNZuFPBBqV}-czXmihzn=Qg17P8Rm%?I-ajMfEmU323hVucV5EdBK1P} zbQpiQvD9#FQ$WX|@jA|LJimFB8Vf@QW7BUFg^dnKl$BqVVJng6nBislF9WPwelmd` z*J?GHuxOs;*nK#^{$E4N1^$XG$7ZAP@6~^U89=1X6ASj*EDJU)7O38cB$ItKk{tI)?%$?b@XP-T5t(_s&08Dtrf5H4?_&`7K zY8BsKEY|jY>m4>4j{n(^Xb3mw^b0L6K8wgaDNTTeB=a5p zFZe?o&|{hz926=w^)?cutX?X!Zc6EdwRyo={@bjcG3bI@DmC zM$#g}TmzHsuBk=^6>Y~E|&Fe9laB{GQ5pyp~kPm#zp9Lui|z9?V%^xk#Gd4_Sa zt$L~lC#}SfDc5n;KVB;UG*5Kq_z6L>qLKNM^RsDBBuC&&6I0N#jAHg`oDZ^aluC*W#Lb3vyou-X zhB|8JIKH6y3UJ76*7cZdo~mL1IQjsG2Lvfe-r^z~o`H62N3a%S@XJ9@?wNU>vHE8wRv zCGxh6MgDivPf3358S?CVj+&TS-Z?yLu_im0DKJjpA5VG_8oZV+vV)IdzWx zPDCV?7awgT%pJSqho9zf@d*oUJD0ME%3`TRGS8j{PrbWARDv>HNi)hP8JK#Hs_|&P zr_*zH^E?i7=Zn^y)=}rFjFvY;#Gi!7xtS67*&*rZ1&y1|=u=5I;DX~BP+{2DDUBq3 zmxSXU4GLL=mpRz{WkA8&G*5A?$2lQ*z05-`k0<3q!53~EKiK~za$!C4KQ7|I$-Y!s zu1-sxoc~#cEcMZ6jj_ME0aF2fGt+AiAeT|jf3Ci8c-%2xcG4-Z0MNE39%lD>8b~!$9+hm%IKx3b<(Mq4Kde;0{oIvB z26wHRl-1Zhy0${5f+T00q)mmU$4W6`_&>3P1ol4pU_SOu&a}&G6Wj3ws?t-+DoJC8Zr#X z&_)5UL+DYz&$Tvd?{fkpZ?~8y&2Y6U;NEeQgbcnH{b-K_-kbLtRJ~GXb*lQiV%aX` zs?*r<^DDbQLy2Jb68lYzzwaZ_)hGEE1`~Q-0$dCe^WU9m1NVgrPH5@iN&E=!UstB% z*8#0~BD?!Q!k`MnqvyBwUA`{L^O{X4q_^Uw#df)WCn??&?=Jn@?*jNRF!#}7s$RA` z{u8p|DhXW04kW`DTtmu#v!kyqr+fVhGrM70Xy6;q<7ccJaxDmT=y0x1aG7wom}O|N z-}1wFVlZ6V2eS}N$?C>-PCC8E#j~R*v%vk2Vuq`G+Ktd@`1ON?x(PR~neyS?S4E?{ zi?!Nmjt_zyGKO!~E0$*Z?R88Sqd+gHG>z{P%%Ba#x>tkkCMFh?Y`S}fr7^Q=c@pzo zlZ91~(NI#fmNX3M??29mu)(KN0fkmsC!C+iwjVRCD2(wy zcL`CY87b<2SOml>9O)##B3d5WZx8DwOPUwM+j7A~KU9_5xr{!Vb2f-c7yM|21mC}I zAURn%{tNl**?+YmNgieM@t_Ui#I>nScG;^kwNJ}k^U1z}%S!j$B|fBisULI3O`@Yy zDyyFNoLgCvS+y-DakgM-$HAhJ&8JTnBzB`8-FrH7Ls{xa0L$Q$2mpopO95_;HatB? zW3EsQKk6c;Uz9(z9p3+V?C1W|@0(4R7@x{0T?v!VCQiuL{?lK|?Xil$o$<3Te|M&V77y_RHJ@nxxrPPq=bf}?=4V;KtTxkYv*(66gVw*vQYx7D?Ip_gO}i@;3-o^*PRqx+M~>ut$35birH?&o%$-U%=)k zqOG8G$M<2Nr`+ju{S1yGDFEDNmM5KsguA&kty>Bve=JVs0#0g@U>kA_^8&`Irns=Y zx&J>xaF#Rgz~RJae!ZtDSLlZLTja{uNgBM%giKV(L@e&a;Xpc@ zMg;1qsx%U9KAV1oLNxTP_beoTwZZ`i?&>T@`opgS(qP{^C!O(So(TNC>IHW7Y zd;3*dj(3%@1IH>)7Y+@Ku?8Erl=pxfH0n9#S&2R2( z8?v{YM_Pls5?)5(gW|+0>$QvB%e4*|C2Y@h&Z=KF%QR>W+D&e%gf+tfyv7Dir1-RC z`$~wA%7=<4YGYw~$zMX5!g$ot`#XHo>#0+i7fyH2=S@D$A(G@B=SXH%IUHdvr@p6e z%{i*o*CKB0+nepFT6MnykcE*Kn-hxv2k&XMI!hvMs3HzN=r{%-e8_1r4nc@3o~NAa z?i<3nXsi+fdVRQod4gQgV&>1QB->X;%+FCGH#R=NG_Zy{^;#_39~JxQdIx=zdGhdi zIsxc!$@vlQ9JscH+rlXI)PC+{I!ScIw)nj@o&yH?6^Xlw?4Dy z89DVWJM2$^n@lk&KBHfrw%Rk;w71ISB<4~N5`&&9SMPNt+{|$L_0l5y;9mC* zDC2F8yy3=)*eF8Ate-#WzMKMa;#;Z#hBfrcGzY7TF)a(&i6;;BJNLcR>wARelVKh? zn=uC+Req%O`yF}j15Zb%_=7=c&&I3qP!o*au{~?OjkM|SSTQd}#8yMiRbigPEE;Z2 zFLYZ62$48pmA;FjZF*}8}b05>fY zOcYgUN~n93bhfDxME>i@zP372!=Z6(perur*6L{PTEdy?O$%GMZgq9F_nfJMXan&d zAuxTF?@EV#4O!!r=!p;%i{FKJbQzeA5v(R=0JCvlj%z;;NR@NI?>JU-Kiqsm#Mlmi zUu+f9g;#Gj_xhMryFYvptni$eo7B7>U$ zgMk7Gia}K?)06YQbmfy|GEtWWL|)&H+QkLlishiwaczg`clCLf=%QiG8`I_Fhbwh4 z6-Qr4{s1IP8Rh$*0z#`VhYDovBlG7UVWE#R*LKGqC`-pTJ;e)qhMYpv&M&cG>@A84 z$i0fO2fX1`;pR>7WNK)tWRq2^(3;ZpnKfhV0ix%zN1Iuh!%vf~kEor?1ga{Da-Zk# z%qs0)^0f|l=rZZez#pn|(#vd-29sI~eP9V@_Q7MB^5NN+`l2(q0UZ8 zi#Z9v>&Bp#4R>&eP}d%*sOF1!$s#P$zrE!TIcoE92oNjWYl0$J7=7-pouq6&yz2o1 zoahsjW3P1Xn_u*I;adhfla#)aQzSJkU6NqpssI){x2g~Mcf&LzNEzj%B=Q6#OF72@g2q_o#RX%deLo&91bj>=fmpJ9Q*{wIXkDc9gP z`LKIvt@?w)KvUy7zhqyu)O_Cnb_kBfG#)wQTx-pRXPg#Kc$--f;d9A1MNBf8vuUi( zlPg!WeZ-#lgok?vs;pc&g`Yaj$=}YK^0&UOYk^)Te|2~a?vw~x@1{EFtpBO1C4%JM zpNSiJ?tgcV-(V#&5n%D@J7XvHnfaXj-+l z#-?S33{O(~vJdR*#WW_Bx}g%;20<4|YsF#CWY(HL;vYo7j{9M#I06Oipxf(A%i+q# z!E4hP+-}!|_Q@Hlb}wSz;by#OcYYapu-PYmDhvV@qN+3)daubTU=$=w|3PIK zCM)Tg=K?-zFR$Y{JqD~-M15-yRTds3%FhJ^|B31)720r20U-B7N=_tLoDIcT{rZ8( zyiK(G^~rj~uPBHoxs}+c9}dbZQ9^d30&MH-lNB&-MA1fd9NXfA|2^J#Fk-^!2->&z z;jd=GxdB;dK=(^Q!Kfi)HE}V@BYPTB=TvRn;Ha%K2van$&)AGEJ=*?NJ~{AC229@M zc_E_OTXEgm2!|5z`hV1$*T$f+dY{N>%8k{QAfs0afo5Wugm1rzUIj_@hbUgi7SP@b zIuh_TRFVH4{Ldq{==PY~72DH%1ELAwd|jR`!p3Kq0z^0@D-p$gGsPg^LNJacF6y+3wg?#nHvaYC!A;`Q`>)k-(ihCR3=aX$C$CvI;Al?^Ng%WbXb~(7=&}|i0QC51_F+W25csJhZGX49FgEoP=tN5ZR@db zCpr*YONv)k8LWuIJhIVQoKY8|Bj6BIPhvx5UOOVtOoioQg{Kn?VRNt(L;;VSICOrK zy<3~qAbPW5HaZf>bi{9>%@asv%$VXzNkFZ+h|NB9%w;T4=Giyi3jWAemlr~dz$MpLoWSb4 z;hSeF71%}E3hRBbg^Mg^6Tvi3B9$?1S`Z~QwdNW&$7tlz&gTs)A%Dy<6{E#hf54bDXqt5 z_V*9lu)P7!hWjhSDe>O}Khx|^+r*;x#X-Y2vB*#jU5%rban2Gr8!DV>sByQwbpRx~ zpJbkn?@=!2y4*vF49GWEnvi$%PG)r5z#N zEZqvs(Rr3ug*1tVGdj};|dm!USq2iW}?&C(6 zl`SC@Ku{jvf=H^BwX9c}AtG7yQUkRpiiSH*8UWB_*iGSh7>y)#P;p)m7z$!6mXwtp zV+*TUWRcFpPyZlVtnIv`H9On~SfuK_Uu^2tuO*jxOB4d*&i11mk=}JIPiw_-*)TKU z#yjX~kIOVe7bBiaG#5zMer$(4nfTug{?o5|{9Vu^wu zX@wpU0ZI{ghsGaxMI~HmUl!n9f?yUTjbpExw$ygw%H0-9xf9Bt&2M*obr|b|WRVE$ zYB(Gm*Y`wi9HpFk^$?e#stEL{4U1;_2ZygfS80KOi3qKx~PB$2R!#YYHpF#GQqSkg`&NAO123 z1Snct&K^Yc;Ha*`>`v@qw~CYR&b-yU?$+^p1> zLVe$NPvtCHhE+;;&;+_DXoIAAsloEaYe)m3U!^zWL%_dBSOTj@7tz0UIvEVK!ZB#n zj)oRYS~wxX-nr5an0imwlMgj^)}Z*&;-N)bHSYUa8uPWrNgRWqk0aGeyB-EcQUPEi zO$@0f_DmGL29yL5xXnp1un$C1-_j^Cs!t+3@AeJ%juq%|E_#s90}AI}QNL;F+A!5; zGH9fm>-wc(6RrF!GC96M?I<$2G!%lLA%m#7?IKOLToCf_yUpXR&Uq8G=@t5+45DM` ziYLWukS^(K9T$fxttxuIHrbgBbk}uk;Gf*vw$j^61v39RTz^uu-`S4aQ;q_|>mVWh#1rkuI$f{Hooo+Bf zn+VB3D<#-RSxVnhCh32_=}3_GxTH&9^}}>>fCXR6z(fN4!mPzhL<2f%?w{oJUzUYd z*^CV6-W}L**(*IsQbws2L0B3$Csqwc;*WwH1Nd%cOCETx#_DV!YhFx?0^k6JW5mzP zVX5%?)6y;E3p;Iua3~yyUgY>~8ogaAmQ(BJ!S#p`mj>w3Z@JXjM@;qCPFk`+tpUsF z(Ki+2t6eS1Apnu%K|l&U8?zoacp>@N6VX$(T65veDhk#@-@1m&XAk%lD{i7!FZ-V& zlV$x#^PhtBQ;H#X8`!%BI`xU4Fm+JCg3M3#9eb zk0V%lB5z3m>00Vj*gE9wdzenkclnk*ap&|;x#sa$0%VDRIfNi^Zwmq|?jmFF+Gbug z`1GX1?5|eQpoVcymT*#>%JLI^OI2moVyZ}l#ahvz_HhlBc6?35Wq-Mn^PFT=l8D&zFt+)@|3))0*N5rHI z$XEGfF`OWpvrx;TYd~LWL~cUW#(mUZ`TJA5;e3qDPwJ#rCY?KTj=)m8o2-|HybS(^oXo zPuq7rg}v2EspWcrt$g_)R|yn82ZRT}zl6l)*Rf+_r3^ThMQGO-k%}vflcV+tabSPO z1o=TUa9vLl$RI{B75M$DSpWsQyN+w~4hCW8+;1L3|5s(jD+Dt+W!8`&6=_GBz#ij| zgu1n7)v_xnl3iL#RSYu}≺uoFKTIHo8IyZocxZq9*VGAdRrChL7#|l4k51$qZ>X zx*6ASpi=Cl3B`-S=DP12(Q9z-s1nto)%Q9x0`T>5bZM>tGNyH(jWhjB4xi^ zLU#ysQgQ=X`w1o{li?&hGvG7cOD}3ArF1aRB1W;G-iYI>uiHpwBD~ejJ3>w{WZJoY z4Xkf>u2gT+#Km_$03+clvG!e&(}aahyS8(qv1`SBJLszK5A z$m|nz&fq5ig!++!OW2Cp&Be)Wyc+L?)y}PZWlZcvNme}Dm@8B37~y6GPou9!zca!* z>26ge$E7U>C^LMNkF|LR$I~A>qKTX1<5N49RYvq=uV8UTP99?}E`95uG!|_(B~4fB zuT6gI5bIOmKJL5qHsiChsyr42)ekyYNL<84#+j7v+m;r!W9Op!W&fb6Bs~6cs%9_7 zMwf?+eP?GTel`?oM>GK79?z#gkK$>+_^R#g*&Y9Mu>`EeMK=H?VYHq{0F?U{0?$Gm;Vvvq<}t8NG&LnQ2cyb} zp4R%1GrLDLi=j%iyBzl@hT;m)O8c{U;xl`JJ-z7-%@gh2?H-o#H<+QHfk^R&ec^(; zaCs4VexIk*1o5Aaw3y8X2wxO31M~$bt|V*+p?FTS(>t3w!%S&GlGJcnA=D{6c8bL} zZH!~Po6*;UAP8Yh_izPDH!x^ z#o1d56I4*rrpoGq%<(k(fc95Cm908ob~eF23KO7tK^?7=-Cc}-JO15<;O=W@nxDESmG4iwDs^(EEoWNyzISc)1dt=bU8bi z%taw%k>QRzWYBDa%0ET0k8$B@kdHgcOqh(F?Lj?cz^i2^&aQlU(>ANDRoP*EZT(DQ zaBz<_SSXg@%7Vw~GInzCYJ|MR@G3eYaB`5C=)zU1hk5`i?_$5FK!{a z**fun2_=>Pez$Ed2E^gw_%?&TOYr+Egfi*xy2D~}U*V;dUo~34DTuefZI{sF=_f+7 z#4Un%{&e1!mvIitM{9Nu(1`}*Kr^lHx(B00!oYb8knvNM{O2tp0S4pjb2L&avRg!h zw?V+`GsS;Ci~p_267^TnhR@{fh$$t*ez7%gdcMzXibQp$1v(-(Y6DY1kdP(^v)WCQ zZ1#D%NlMYav1kU{{R?jK?UQd-Gp_uZuWF}K0(6>{ufU)ecShR35rnq$MTNE}KRJ%% z10pOQ0HbPo!R0K|DJZ8R-hRs1zv_qfZzv>+3v-CJ&$<9v zomqwx(u{u}td~D(8gPA-SAKu6=P4A%^jNw+<*Xw6b|jy&{9Z9N`G$F_?EbHB1%$5@ zFm}XFZr+rH_!V`F)xQ3f@=>RS>G9ffZhz&>e6#5$=Oc|n z7knXrkcsvcluT_`SvULAMpv2jGk|XZvgPizz}xeIw=V;4|0_NKoS}!Uk`oIG4=(Z& zSC@8=P1F&!lTm44 zpsFNFn*;h`)0M>tu^+xI-XlNb8-uBUB0uW+VS!^yfQ^4zM*R7n^+CwATHS@%|gkAhvgy*~CIL)9$5ip6Y`#%U=qw zKRQYF0ev6w9h7+DhqiM5tqq?xtF)9X>f&sGbj~dniQ0jUx%d?Yi6Xr&{iyByuAr+I zZA$XB0eQ}Rc^LmyzAj5)g&!bqJ%K%Ib2OZEal3=A_FJ0*Z8)NUxaO9GgnvafX69NG zFK0m=(eGTMIz`&xhoxcMw z^W;aUE}B(WvV7n@4iUp?a@pj`46)EdeiaZWm)-hs??N=twO8SU?AEJ$cdlf*TyG`p zXZwn#VLoofU`qFVF>URTn_nHMUj3t17(j*o~o>Hk}3$R zd`Q;@zTB?XrnL=-F#B|Xu~z&!YB*p}wwnEbtEubC3J#e1Dy9J!02OQsLpg*9qqRNT zt<(%O|1V>Cq6v8h6L)3jJEx|0^x;(-OhHE(cmROtG0l5>vF;xAr?}rSe@TM@6es=? z!jWRfUq9RI^P7#`xz-*xN2O#jv>-;eptewk>1#ufEX!Hd4{Ak_Y+;le9|p9n#4J|1 z`rJ11_&yK&G1)7_0D+VhYeZCp_dvb4J4ad0SFcGI97%w_bBOvx-@)08hJh3EpztVO zdYE+wBMd#6836MBMGYgx4wt}O{!_Pz4eoEzUck(-NKBu?3RGd$lMfDUC_PW`LK)np zbz?;AjG3R*QN;fEAT^wPw>`!Q;528rb+aPeIW&u%SK!HcTZ6 zY}Y^42GXUpPYv;{sq(HnZ7If3pq7X-3HHRDhW3V@-<*?+zil&Fjz>yr?&&A+DIfL( z#jRul&~@PY;)rg1GhcJgeh^+y&w}#k^Pf-yxO%AD1QP77>fKZk*_+4HZ<`9O;cxF~j{`GiPpBY@QE>ZmKA16E95umEt~apQg{X^sFX_CM&~-McTl7*yKH ziN&#sjrRK}Z@Z$yRj6f#K&%kJTNm|ES)TfvWM|;(I&m)-$kHKgQ2m4JQ_Xa<{v_h| z&4!5JbK~2-_p3*PCz2j`=ffHi21?<7r-FC}?ZPqlKe|LweZtgRD>G!p-jQ(H=)V0p z@J8rtUrZiqz+p4K$Unx^aE(j6A!h+ZWZVeb7~kFWAW8@doO7m>?2*lI@MkWG&-oZ; zEZ2Y9x(*U~K1T;PSundu+*66YPoOe3h9U=Npcg_S=9Id)Oz>xP!^aK)y|axoY9@O% zAb*T?HoZn@l9!+Kz}MS&&+7CmC~GOciOP$#NOH2#S-NP4qSJ(}k_7Fj-+_xR3DLUm zb^S}o)jiFO+jsPQd_u`EW$h?w-Z0)K@BEGJ9!5Ktm>?TcKQp4~7oK53PVYA24BRL~ zeAFH_9bs!UpVF0%gt=E52Rism%P4Z)sI)mV|5UpdEbATHVst+88Q82?ViuTrPv37v*(tx0?YAS(^Zj{2^b*W2oAdI{TI8 zxUf;{tL=!_U_DS$^uSpr>*KmMl;Vl@OL%DrhVjj=ekt9?cueFJ0e9@YpR?5}3u+7e z@@^GB(op2j_;Hq?H>5lfEd!q`aJk+SHGhAA;OJiDJ-m_s$lGT`g!h+0<^&BSKEZI3 zxT^|!Ie0D1kFq%ttRH1hU_|{W^lJ5lP;$n#ZhLcH7R^ZlD~a&wa-*dVxB6q_hgi3y zvTt%rGb3n}WJ~`_So}11oBw|EwT|6*vm5gH_%3Rokg5F)?}BeC zowU}O>QjX+#i~z?&Oa93I0W>M4ad#bJ-S!EJPmO`xNv~el;vUIG|qkV6Te(u^U>tC zHH48iC_~NG9>n;ZZq#z@E;6m9)w)FqiGx;;vtdTJBRjLy-#eS)cKv%~Ia#)>J=Mw& zGSmzXbR&pxQ{p$Ii3<|Hslbfn_Rr>2w0QG=_jiwH{f{e6Id|8ujQBf|CTdF|cayFI zuTBi?-MZNnoU-Hg4C`GKXpKI1#l@;X2X0@^@i0?&_1wSoaI6Wb9`hE~?xozihJ%mP z;{__HcrXCse(A^C?33ahVT*B^(zIePXUHc<>z)$$S&;T)O(=BoJHV6T3rl5b%rmPZ zXw7_!PXvmS?=X4J;~NaHef`D?s7zdmA8%4(GUHmjyTw}rTq5tH4lmknU2J=^1QMIE zWPI>MPA7gz%F&|5WT3hXPBN8|3(x6ghu3oe5|xlL7WszRTtKTgUwWs~+1}K`?I5yu(NKa>wRXFr4HvD^ND4~zrd96zLCUysxfy=1@$ zVyyB@UA%Fx%OI!1aGr4Xv@(F@4JeU*jus1ihVT0o%=UWuRxae=XpDC+REt2`e>%^* zmGH3t{(AWt(0xr)Y1!|H0-eA5iBQ;bHMAvIOgiGWadIlN5XwC(0h0GM3F`|c@4Ui# zWgco3uSr_}u-v6zS@Y14UU^|qFSOArZXaN8>J6R0A^L+Es0PwkOHTPch^ z*wcP}AeXmaSmV@<;%WW2G zUjQ`Kubn+im4;_C`Mc&SaX`@Op#FB@5l1)sv9cyqh#|p6ZDzDo`pWVa@_n?R_ZgS6 zQDfcF>R0Q8cZIrDzt_$V(bWKv;pOTUIAnRqJ*jZ(eX!2`S8*keKh@M4_dN=9_C3>vbEXoPEjRHh-1#2tMcQ6z)jbl&wcWwa zB`n?%X+B47qj*=M@?>Pi#a$*!8D4is;g!m9OTRXBg2qM zc6^uz5JD1UzR?}zJ=^Z`S|EC3k%%{R4J|c__=$_Oz*|!3W1&686UFw^O*oaR=1GYb z{>c1E)#Z3akAn-Cqklr~>5wFTrkS{@1A+r9Khr0|8| zFg^+~dR~RU=v<^i@LN?MK`Y=w;e(PelO9y}tDf3Z z2_&F`E4!V1vI#$(2)|~FHi5lbq*Y!0CiwKCVtvt`qNCa9Xs+EXw16)Ec?Va}+sLp$ zzN)@PBT7|IpmvN8A#;kfj*y-82NMBG@Jr#c-=SbnEPUJK`=tO41rILLbALkc#2TFk z65KIRAH*Fc?ofCP@6fbD5iRp~t|kATlNmtRRQHSNIV8GH`{YZ}M64(DAMdmxcQH zUOd}_ZNIU&miECrB8A04l(9G|oh9!I*#pQw(yQq;*Fun|zpeT^Ihpzm)O~&@Le+jB zr?yycTlIN|eok|qLVV?>^eNhcAp!!7Alsr!4Fh}il0P-VfFdl%cFb4pxx0G_eMNjQ z8Xtm0vZHG^H;zyX4E3{RPaEg_i4@?91#lf=gTO`Y8jAMXB^aTWGGBmt6pq?@eY z?5wEgsMa(_R7;CORr2}%H#CjL`AufBqC~ixBGT^1mD|ZN%i?0h^=ofdBcpy1+1WX4# zD485}v~i98N|Bg3hqXz!PK1=~+t>NRApA6PL^Tl#l58b84}O8N3nkaY#=7^ew5I`` z52LkoBDkzb6C5s&=J9-sQ9mKt=bybrXxq6?T z5kQYyZ%KY6B8|VPom^lgB2Pyg$D>69;~{UhO)ACy8z0B!R9nU=2js};Xjr^fIuNt6 zH2D^k)r~S1Ec^=DlfDldGQfY>DZ}GN6B|^2@&mgF-xuH0d{eT5C_|2K5xgp+w#z9B?c+bcFHkzk(yB{?}_{BAiexZtZ%Mw~9XRp3xREm1dpx%ka#pk43Av$Fkr_ z5&`qgz_ySK-NsZh`sbFwOA;b03q74*u1Y$F5NQ%<}4m&v=hL^76+JvN1e zg2^@dk0c1Qq(P|_NzsEZJA1bZ_-WBdV^krtqg#UY`#v$L91-3+@k|sWR*Mba#k9dRHWsU zbhTjdEXW?Qu)IC3?HIH0u-1G_a5(&aY>$%8aQ`OznwgshDQ+mnKpEHmb|c}45lfj0 za);#BT3b-A;H$V+-MgP|Wm1n}$QMWGibTTnB0zca*@ZH9f+EWw;zyqbV3Skx-B>A_ z`m_hE`=_q`Pz^A*%2f&}-BO3k8V;^L5rVONH?arZ7~Tnq(2l=2m&$eO&n?uM4uo!9 zi&@eszN-nmqjx0J2uI+Dkb>(KXLJsK=!RSNkZC=q*32*m_MOR&!mZhN&|%s`)=wwA zk(h}(yMe~*`nOIDhS6m0H*@~SG_Z_<<$|w%FmOiHV+lNjA&?@gq=@O(AKmqRuQv<9 zcm%7Lu)?2f*J4MiK-?;0eR4@7&stSlc+i8h-JezQ()8`DAso)MMh7EVBF7)wnaeRzT62#LJbWI31e_f)K zLwONH$pA-RH$r-uF7aOR94R(0&0I4mOvf9~QYRN`_)KCldq4nTVW#$&{ks&F&s#B? zsJN$p=3)0LC7fdR5-op>WzxkAYLp4=<2y!n`%BIANj(O_NE+lTdT9+GM)P-+? z)h@){eN+vpG;hcnOtk9t`#JQYDhh zOw;#r?(||A;wU6iGW$7HnRGHPZUvy3cT#mX?yJ1g6Ush45u|$>x%^GZHu@mwU^+cX+UPHaF(q ztQ8hQ@CcI93=l~ym@Iq}$M_h^2ReTWHI{7&%lo=D3*q$AU=YO@Eg163kw!b|t7331 zI6mw4lL~vmH&_DLzAR8bxs!cc3KH6iYqXgi1MY?%OD9cHL*|x$nNP6VD784%xzm?Y z9AhVZ+ZwnJ-?szh^3pqkhMTa2CDG{9`WB<{J@pw}fMS(NU+LzP^o7tl&$ zns15msB$i0mmj$FI8vxQ<`c$dsKBVWK>m=F+!4VTTu8jnt=G*}GD1SfvprnZayA1c zuIGHMXV4V0KKMO1QrV@f;76MA;mf9J{h9VeP2}OTPNUsXP z_pFRbeT80`BtKly`Q!^Y9Y*GYA*p;f!bA45z*EMu>Izj*RBrWfGr2wlJ%eP9cVwQ! zS#RyOit=Ut{O501lUes$It;4a7}Lu~>5D0(Gz_}43CwoEV@<%6a`zdgnYT@v=hE7o zhb9_r6U$WPXmZcwLP?%Us1QTv%u;2w>AkFl=^$>ee%pigL8)9)JC%}Z2r9;@oHyK{ zY(XN1oO)f?n-gY(oIVfw_<{OK?NT>XDHXmQZ8xhi0XaQ2V3|@WFIZ9ZWM^66;==uE zV)5h5^l2Crsw_3R4K1ODq^8!Rfi$Gr+RA8Oo=Jk`q>ZK-aWMqh_yk%?%==a3l+`Ng zi%(+esj26ZV7g$QLpwpwaZA&lMzN#Zp6usO1}O#sq`N!hstqTS*scLHnNv$}GN0f~kS)`&AE;m1{}svqjFdK@h@8 zuvZK;fk9IPUKFIIjMfE`p98Gy^rEx!Ee-GTw8&{{2Ji~5i;JZdm%(Ha*p@ZOPV zSt?C?#X_Rt3Q>a=e*Y{1Lr&B$4wC2z>5&x`vq?mbxZdIj6x3R5s87v@f#&K!bNu0d zJ~Y(<#RoQG$~=+rb*dpQg#3^H1RVjDRsQ_wk~MQSrsp)7;HNp0P$jKNL)b&4M2e83 zwy$cT4HNn6HJLJizZRHn%M~Rswv=eZSnA|GHJ{8G5rIo1!G_vILK2o08iY;Yv6W#+@p(Yi4Yb zw+W0foct}i`Sjr_Y7yQz5rwDRID9FFxFJe^oFZi@-XIvkjh_{-owbIpUHX3xQHC5B z%ml|pVnSaeQsXR_;!^NZrtExwq8;gZ=48HB`qRlY6(o&Z@ipN+2?SjNzVZX_?)45xmEof zLcUNI_q>2G0O{V|$xs1JtTZmA$1bBK?%jR9UJVT*wFfPt@)-lzI|wB9Sy+ovp1WZP z3@mmUharorfbS0mxXtatFIrU~9P1=5{Gkz?niPb+7K%m-?+DzMDB1qtF(_5>a>pc3 z*?Dwe=_y{&*@ng&dHbj4-pmLrQlEGbx=v;ESTRFwO2UBVe@#4`n1+rvyz>xfKCNNP zgkOTfGn|2DDJRPeLQCtwGHBqHjWm=hvH5XT{6!3c#E`9GKP zq~3wO!A`tQ3~t}Yi|OQizER@;Tq#inY7lpI;JjutT*QYP-noUxb=IiyPOVA-$2`fK z0D*;CiwZDd@!pY9X)4Vs1;DmdJh-cB?nDikKcaxq#ABXCOBa^U#u05(UdW>81w%XD zZksXvLSW%Q19lqu(@xut1nm1=>t`6*bVg2{tMUg*iErc#DLjqt~!#d?RINmFU;%NG(3 zSBMz!5%{OE8`8KA*^8m0jY`dGR?DNiCU}!1;K5eLBkbYlf74Ntri#-o{xS?wv1+WS zxfNAq4#2*Y#@g()(AZ<-qmdUF5`_m`_EltH=@(!$M8IgQfzhb2as$!ED;_$(jrUD8 z#5m2;>Letq>>?aKWZ=Dt=;xCW>w73v;V}%0wbQ8qF9! z8s^C?O^3~uG1#A|)!zH$ur*)c$1ztKKU-+bUlHwR;iw3^D%T{GR*a7pK_e=>5XS!R zRmRH}^;j_3}nhQv>^?oGq7aZGX`sy}xXKaJ} zkXZPQ*ue912bTuKWo-QFwnD7PPbd&=qbobNy`oY`>pe+fJ>qhNK6FD~LvhQTffU(- zEir@RV^S=~7p*kthE^fCpDz`H|GweiVhbglF)iJchNM-JlqyDGWsHn68++Qk8%jFlM0Ga);)dOKD(`}3)1snMFuW#}X39~n6mUWp7hT_i%Q7EN7 zt4?;I#%8I8TRyLLX+$){Av$O)A{;h$ce5Y6qg6oS)t*i@hIP8Z_i>WbHY&nbh0qZq zZC5Y8V#NsnxSo<#P zDdupKoyS6Krdu@Ij&7#XoOhFH_+Nx$XDq|X(W~U*n5p*`ueu%AKFM47X>9}$oKX3} zH{3P9==I!z_QmIxPtnx;kdLxis}gSSS!&7`Z31KJS*e{L*wBbR+=#$dHEO6MogD2z za5UhG{+;+>x61lXHQa`?mgkzhX~xvkQaejPaM6H|-RqbuE4XABg%U$YI2CO<``<}# z06~GWrplVV<)dp(kxNH$Pw-|2%q!#gnJo+bC#JfJ2tm`=IJq(ZJK|jxYPc$Lxxu)XbifGXVjLTMa@qNr>YdIaiqU z#ghHfwj|AgoW2d_Wrw(BbuDFMJ$3=d2Lu*VPt?ecL+SoDVVUjr;F;xL;_hK54;d>~ zgu%uvQUd#O=`W@A4Lo}(JNK9^KMUp<CuWr0B9ZMwGrxa^ z(A>KoE;T1s(VY9XEMb{*4dg^C_$BNF)F4O>l@RGfg0UW-40osni52spY<0uIre!4= zZicE8D|OEO7b=+Ji3FAP3@W~-;2TjSt%^7a zB3?)Qg-F!~q`2?TI*!gHw+}|nrTR`E>Yhlf1;Z_a_GOo^ceq@fO2Y;;8_h$zki%0l z(5dcbnLXhNs4&fttnP{Ip)>KO5>E&H_+86GYh28kFD!#5YYjMgJJtI0%J^G)YmiP1 z4{gJcHK-<*Vn^jF)pIPI^aW`gsG=1*nB*klla&Bf+S1y-AHGUV@ zTp<@b^gB@_=5*{W+s`4Na1?Es;0eP7heR=km=l&+5Jqijz&8=JwEI1wQLf*p36^?F zTh6Rn3mz}I1mM$QgqAb9314p|<0wWAEah;KOcDB!Hk&l(3lf!G6-jQ*kWnJDTlNP% zqZ{d=drm`~3PceD3z;F;Uq`>78^dkcLR5%F^xz5iI-23rxu#C$dgv4f9$G&|MPM2u zGzUF1aQ!A7$?byL527a^1|G%YQTRC1C%936+LzH648|~Kouxf@q$Gtq&-G+QVjrMK zVy9O|X0O%2&K&6laua_SEmn|~nv1@nO&6Xp8t_MO2-z?e-z>oB#xWSk{~uNF99ZWP zbq_bT%{I2}G`4NqY;4D{eG`8(DwrzY*?|tw4{=R=t@|-iz%o$UhC@v?&CPQUNETjt~Wj zW6p39)9H;(xsFhL5dxA_v_x4kq7HB0*L_PM$PT+i1@T(qF`(#^DgW==y))=q6kKpJ z1El@&ZO2-I)YNrQnX8N&wgaVQ#m@$L&PkeZjw7YNa61qk7R4CsktD|d`}9BXP~Ti` z+c(<_c&jOKJQ&TW8h&CJUDM4(8Lg-qQfV%MDsBfDk#-UT99wXj&k4aII4!|OLSp}9 z@nIPxcOF6=z(gIk~yEFhQ z*bAks&_?5O6Y{@Ay6lwo3)V)|m-Wq1h+`5FyWqO=>StCi6J+t|UPUAbsH&QRXe%5Q zRF9?M0T6Q+43N|%6W_!%;8pzL9|&SHV|507X)GN&v(3GW*JcLN|+@ODOD!IwWxj4lK~#>oSYuAT;Nhi zT(`tHt`wC6JxI!8;%|N4&)WeJII-5{Xhfj^cET8n@RtjQekLX7Owp7J-w~m7VMbld z;Kl9bmrofX1NXV_Np}cE(;5*8M^UR!g!s$bh;}i1!Km@~!bC8m!2TDQY0LF=M`&?L zpsSHlvZG$;o2gEYa@|X2YktYBf0W2Ksk0rkIvx;sP6+}^R>QG#r9#IQIcreawv1XSdERhSO#DQTcr(@jB4C4V@erSGbKEBEt zH#(a$1KZ^2XL_inCJIx;K0)Bo9p!6`suawcJ_9NO(?$CK?lxlqBMvQcs9?7q_S@W_ zThA|?ckp9dbHCbSJLhl*P27(aIS~^(_kHqN!K?DNk_liAK>R5Il;xEFy!2ToJ?~{? z?;tvCSVz#$a!k!|RQt(A88|jjyd#t%#Ew5Q1ac>1U^;;3?X4zb$?T4pBSAKRUApjF zURexD2;4%P2OBr{{qoZ>4oWCj8PM(F{@H=hQuj6r~FtlV~N^ z(f)fnP(i&7p9zKdhl2|+QnYun8h_!{ryfLZBsW08 zvqv9*mg1=kcUI7(1}A}w-+)#s5zopgIV;T}M;zmSheJ?!Tozr^s7*Xj!VdVG}b*T}@IKcQE zE}AcCT#l>*3f;_UmeUy=;|c|*IV~)MPK=R4Ub@hPbR)Vz5A%d-Bhs&KiNm8g8Uvj) zQvU^;3%N2a*c)YG*&$=WfF$}n0rng&FD=MRA*V7=VB$z*a zX=59P*z_%h);naOe~6l1l}Ppw(DsA)$6+-aN%u#8LV@( zCNi-#J6vTY3@ad`26B-a3bi^Brc!nJ5bKz&yDJv#`3i+hzaoi&o4m0L>boMybudbM z)O+J;B}7IhDO+z0!YI*gLLOGu5T;NwOTHtITC( zYu)h6WgOy@=d-;gE@>#&h8r{@CUGW3whGFL6lSPH?8oYNk9Y+t=DQ%m{S1^k1?EM_ zhtP<~10zWFNm_6zD`XUQy+=CuiX||&`vWZYikF z#9;-Zp-@pm9-4L;?4=07CVLu{iBea{{nJs=D(D#6?db}Iy-Edx3UHCpE()5=;6?{oq`^?hL`D>#mY1<}u?_fSGH7wbO-1@g!<_^Z@>P>F4}9J85EKLdZikt# z4jQCPg`tES6;Y6&s9<_+LHEKdPo0N+i~FUhhr3`0voB)!oS@`X;b@z(tYK%Ce=?P$;s>x3&r~BsSy%XRJ{s)vk`7s zExKunVVw)Y;QHDb@!Y`QRL^PUMu3iZ3WcT)qdjm;m7+2$z6!=N`o;7Pk6)>GZo<3H4BD;4uWmWx$J%Y|GITpBK2*LTbR%(al$vZb|RW>bzw z%2}#(hUe~G*bv6{VYoKR08nB9VW3N$BYCdOoIe9&v`E=Vc2zAs0CkZm{X; ze`l9`!U?*xPS6Y5Oqlr+b1oVW@$hEnMWzT$=@|PE`tFcuRT(p43 zq@(8EH_VSnf?9hfcWj5L^s0QrCGSTmxq*qsfe7ylw`T ziWpWt0i13&$oeFL5)nXHJsM)xYa#nN&|&T%YJ912I<;Xyst6m9~;eeogz^mYED)tZx_QVz@tVA#iTQp1L@0lK8Lk}v9pWcZ!ihAy)%0ki1WO>!3nCj`xCd_q> zq9!t*^MAA7w1Fb&IA<4fFJ1Q>S>dh~8+w)t2mCnD_jBBut829Eb z0+7@$;kyycPW5{%gJ#`Q%mKUme=KpDWDxgtI9XD%1J4L$Cym2k>MfHW&cg3`#QAwv zoAm{ZRa6epr!>3nbWhAe){9I{Bor>ghSS;#Ug6VK6RiZ`eo$5G z%@-tu&_EAUQC(q&!MOVjT^4j*<=eVJeHS*;lgxqLEY#wSQRB4~6qLId|5+vs`RINm z%Z^|3xx?WeW)4ue85+jXS}*Id5{aO*^^3kRQ^M_ZN7~;+LTy%cFh8@JvR7RgG$2IG ze4*~#?hXrYArp*qcDUAo_DE#@kB0A%%jomru659D4b2zF9o-UDpA4N+RU*%Du^X&0 z;r#5W_76)(TZgEYi*!s-BKsc$+@S-nIdD6h`tps|Vm{G_HF{;~0HXHLv*q{sN_4xPKI;9Y0T3_)`6#3{4*2H*GF8Gflyy8abmxV<_%g?Nhq zWOm5y4OPu~h9F83fY_%5)MCtv9ksynevcQj(Y3aQP9QV8c-0)J5rh-Q_u;#rDkykw zyL!Dy{sx;Hu$wmk1IL$@7<1^rNlhcJ12oLwIi7*Ww=M_6DztQn#&7k)U2#Ox0xqL* zq5VT}tIZ=jMju=!&2(IAZ(UK)DWvR>D<>dbpFO%Q*hVU8t=fo8;xT0Ns@;%CQiH&f z_O}f6H1f-NmXVOzKa%rm9Qt~nbGeUje8Bppl6)8`7_|&`=K@zyUU;<>-D`Aq)_yce ziaj**+QbNI;5D&%S#r`8rnytY`5PAOg~7R<@=J&T%x&l*m-W#wvZvL==HOQ}m?365 z;JGhbSb^}YnjXx-BEuPfg^+(bGmAw7WR$FK2d^@-ljgKRBSQ< z&tG`!z%6mck};sQZPcvTxxK`3k~1Q?WX{%D^Y`ry`>P&Vavx_eo3{~B57mC-rlEl9 zp$q06G3k}bXO+dK#xPOIuEM=pXIQVHY$N=sAMTM{r=ib!Cj%`@W{Aq!LmvW?2Qb?DB-D+rO z77zkwu-Wy?u&TgeE|5k10?QwJGz=?O>H$-M_jDx?!~fU{>`PZHrI?oZuwN9^cp&;lof=7R)fBrdE)6k2UC#bEekZF+ z{XXU~w+^gjgXn1gDWen7F_tZ#8DlsmSSAs}W3WBr%3_R}s3!SmqOp1I{o$SMTr4H@ zq`MFscw>l`FZmceF6Go>Te<*i3hQ@S`$hHI9^m>RZOSSC*YrwJVvbN7+!MXhv1lJl z;~mUiF&X7+U)U-^Blm-F=KkMh+VD)xRsCM1z4VQBMtc%_m>>rpgq?vH6aGIuu>2qQ z8j)lvOHAzI9IfEJUwnEJhuHfoCNE$`q`$vv!%E9*#!C4WPrKRG;Z>@wIvJ3Olq+!c zY?(O0k}l+eXQM8fh&c!ums+ZMgzn}URP31){Br)K`S=c&@;>B)PQ8IFLlStqHQs>} z$Fjpcd0{T#1VhLOQyyFe4hga5cDTv9Z1fCEPA3dPe@XqP6 zMe{+_28Xp0#G;wlt35812c)@DjG;?Z`hEx#veJnkX}fJ=iSQbS$8?%m_gkvynZwD6 zSPdfUT%90iE6G)P`~cs>G0J87DM1c62^M-DW>0;Z@EX)vvz~PWhI3t4Zn97N_;V}; z&Bu#uBJi${;KaT8BgWgmra<1&#FBvjZO(oYPM@mQNnM`)1eHDsw>;4VNS2IQap2G` zCeWn3u?8d?b{hHEDEUU1+(+F>=eN3VRud;_TUf$l3^YwoFgW+M%Q3S9lJT@tgruBR z(jJTrfic6sN7zCiar-#uRaE|P{>1EfOTii0;vm?Eu^>_Z;#f%_*8BvOsJ^oN1-rAz zxiu`tJi8bcNaZSfKA3^)Zz57Sq zsIc}ln^@Nq8p~6NUzCsU?AV10Ang2$1HFxEYF*s~Mxxw8}0~ zl0owbeZ=>x3yKu`H_m-lWR4n`nretzl7(pFw0f@ z9kj;pinM(U{PnpgNcOV}vC8`hcL2tM-7hHbgQA6XAqZGUy(2N0VYal1?xS z*)YaLi5;;_9p5;8IJ8{QFq26o!bByjO6z3Zd@Q%a+I$Cd5ZlychZT$tE&ph3cQjO1 z!Amy8>nJz@>^QB9wr{tW)xk28W-da-Fp|m2#!K6zXY5tSIuHDiNp6T!CIM%uJ7FMO zJB6AOeZmd-7czq7p(R7g6%nx<09Ej_c@cziO{6VEnXTm1ssk>fWHin+&TE*adb3$q zrI;32h+I;FyD(FcN5m?D#MX)XU97b7j~f3f@fy)V$HG1WGFSCvn0HB$Z@2V=!Nl zEhK#7JrklU0Q|RgQq>(eQ*Rez56*i7ioT$BjeF*g!-%O_U-RhdOnMSI0XbV`f~NIS zH6n$4huBT@qaK{*w4i$w^*;viAF;VqpRx+?-1#OX^T3IiqXWWXxIX5Y2A28b z86aB8>z*YFriYl10exRH))jzTDxb^$M{au(uegd0aOR@N-vDha#d#2RW&8dt0g>V7 z^H(2^^?$-|u9f;=%6W!y|L606+!!17`59^Lx0R9t=xrDIOb*@AHe=d!3(l0|-m%WZ zS?n_oRzwCb2KO*+XA;Sfjd*gGP=K+BUO*gKJ#G9Z%>lPleXWNY*w18%OaAkN)CZ8a zTK?V8nhxA|x)yef?rO8e&$6PIcPm ze;gn?gq9n3w%69ZsZ+PD}4`r!}2r2st1Ayyq(Bq8PK|FWw5 zBy^jhGuu~WRch#@@+lVK3}3POCB*)*SiRv>KSVC!0lR0M_6C&V@1Oa%imW;Jg5F+W zxSv%`z%ac+{(ldhL%C-@Jd$5A9GLLD2!?ElD> z8*w2%=(=s8OYC$_4oB=rPZnvv%r4OkmevK%rS`yDZ2=_(Bs0%9LEl@eJbR|RS40p<_ z!sphBG{pYj2me)yJ34e1P-r%gOf^&eg z#{r5)J|ey>L%2Vk%P7HA4zL^)T*ik+8$Z<`c1$XFH=It0gqhkrNd~2~pKjjvtBKoi zISI4K5#98!8ITQi#pHs|+S@G`NUGt<^^|vk?hclvqJ->E9GGpsG;)oy?WI_w>%5V6 z`&)T8)ke#dl@qCJntqO|Anolrb)y7kAse{kuXAbaEgN0_L_v?xbZZ&9L`7HQxs?Zc zQ>QdyR&T8~)&7H06wr6Z+Yg)@51 z=!9=J>$(cYba85`7-C`^xuQ^qO8OgZ6RWkWV=X+oCtPPC6^`^EZZ z%(lO|Gx|Q} zy(1Xmd~}pdSBiyHK)hH&tbe$I>EewN`>b~1n5o1V3fS9cEgwXw zqKkjUYbk;Q&IjV*7C#$_43}(#LXbf_wdCpy#*o|0E|Ov;6_Du9rcDMQ1m1>UY^^!! zj?i6fptjV)Y0mOEp@UNOwVYUe%^(LXF2+3Lc$*U{X|}LKFM4ZBp+ir1^;%)7uE62?uIaPSzIg^2U+uaPZi3Dh!Y!;X;fyjTr#X z2^XGT!vCjrHKUQ+VDL!0U;12c3v?%^oM|<5kWg^SC5Ps2 zz37sko*M^~=ltdA0lD}o5;iZ?Sy4_zW^+%!7rqb&4$^Wr`K2_MdJ>p%^Tas+c8`AP zEnX8twLP>EnFW>ka+vpy$tH7J(e(g~a=xib zKxn$N3`1hX*Qm3JA9UVa=mQ%0I@i%o)|T=50WI#|Hm1PRIxj4KCCzw!zGp&?ZdZt1 zPZJ%U@?X68GMWuObbZPNR@X^H#gJXXdL;Bw@c#!S0gRCyC%o((C=LWu2{?B3_`riDi|-^)?2HO9Y@e6<41JnChnBx|;P9F=GENGk zkn}LU8tVqdfNo(2a(Xvla9|hRf`v>*hqLtUW+;&st((keKCoL(MHdH=a-yha`2(>n-TK+9ZN{@eg&w@IFZrR4Mt`FK^q_g1DS%DA`@q^#fn>I1W6{%WYmp@(=d?YNw7uLH4vB2RnP5+o5noN?No}E*>EHrrWi#PZk|$ z<1LDwN&va3FUzc7 zw&*NtFb|C=oIxztgEK~9GDj~b6@UvTa!JC+&3h;jf~ToO`fw8Sij+vvtYHDkE3JWi zt~$0_4hw{C0?+POZU(d^e^N(M>*atANGg9_6mr4Kup1>7F-kk^7!#&kDkL#OeF%4g zgbb5dwc`&8nU-n%MH`DIXbVNiL`WqTw6Ex7|)C0m9mo;F+%ZAVu z!%d7Nw`Mc%uiZ`iwXT%t75*q1zv~8&toVMvS_%bqX+?J9x`syhoXzIXD=6IwrLloQ z{W`RD_z4Gv(ea53YWf%Y-P~sKiE7#XFJ7o?=NeUo*6r@{pBH!Xa4m87YaN)K*sR<9 zD}{5K@B{1kE@7qG@Qlsb2X&MfCB4G^5dhl*1v7DUbA?fr=wqIX6R9tkC!kcFUr0Al z+H~e4>eR~#%hgf1^wb8bOdi+Z$}UiQ^KB?+uUect(g#w5z-A~!8FlMJQ4awamhAaI z@G=v1dUrq^=pM95vGlgN8C7wr8}Y+%Or(zOAY`zr|H#> z-zQ>c8bGKOw(~F=Ql)=gd01l$HF+e>w{>$MR@z;54z*=xK$NrA%ta3f1*k+iB}Kr8 zcJ#arHJTkklyfx&B*fQ*-TQ5y_=Vc~ND@-myW=;>~bV zyOQ*>CD08?zx3I1mF}96#QeFc0<&xV#c|D?hLfM+RG|R)j5}dLZshB;70qy0F|3O09%Iu(V_p^2D^XO{veg|jhQqS#gV_DLn z-v<`8sHAqRBN`az~?4@sWbU*Uoc53h;*upfi4;?*94YwSxz;ctxAL6jh#iT!5;Fe#Cen7CJ|WyUH}GFbCGgIhLa|s5e8IWq{n^B4&`(YMu@$(5 z8x%wh3`ks5jE^}6Acbikb>1+g=vFDA0(Y|};01NgEjag1uUWY~VRem-IzAx0UBCS} z^`{h9Hi{z9-I5GHb~(=jboPjo%NtS1a3+xVZkfbD(pz5fzuqo>RwA6dww{<0u7~9U0QbI%vV5xEdNl+E#5Kxa z_}Rq|f@ICarJ@m3XRiZeb~t=4xo6*OZIH)grWS0c&ogXHDRQzN#kBv{Zc!E|bdJYF zVxXGAM6{1|fyV^6u1TDjQ?~e#78IeJV<L2MYWfThUhSs@4b`?sMiJ>Yai zc;~lfX|HzrB%a<%{czbwzGj5mA}{LZRCqRoI{OioIa19IDHnhpv+6|FsSOgNZ((RM6&h^9+k~pr<{AI&O*w;oHfbCH@15c*Ef#am^84YvdZ zRDu509X9(~9WqC{txzl^eohh%^${8ax<%7#OYw);733=H!2GC9XthOs-7fQDNB&`u zJ+z))a?i|!jW0^#7f{R&Y|N+N$j?O97vs|D7x8qRt~tR|1sfr zFnp~!(vKZr3)GZ!?bjACgQKu9$CO2=)7sWyC0mY;`lN137Tz*Y+d9`5Jgak$5Y?5j z8YRk*sOVmAMeE&m9~ITaSSGe{TcqPbyZP8IyF|yhU4`6{Mq?nK{U=1BBm`}OV zLWn&Ng+rZ~^wrfrO|CU%)92>^1*zD1YF+b69pXe|=T0fkB26 zy!q3^Nt(F^q23Bqzg&D>ITn5z0chl9lu6d&AuS<%p&P+C%g>eCeoCGO$^isxsk@) zU|3xo5<(-SLX~>A7!P|O#D4wT8|n$0mIntu3?R)roq`ol^SmmF3I{IBXfq0?K~rU z?)O^#<;QC;{e>t%#OtR6izMicQ&(W6o*bF$hDk+WlZR+n&Z`%U(^_3u040cH0 zmE?r9hra(je+wK-g$LjX186GEM{V~@Sq%g{-`>5T3|X3UE(uCbZjn*NV)7%S6~7qG?)oM1Q8~s$H-E6ckzm3B^ z4k+bFmsPTf|7t_f=_Ocu-94}{@o|~K?(oA%zl^?;kKh50_G^qfJIkj!|Tj=F6UBbWe7)Vh7( zCEDn5(kJ-~&+V{0$MXG->WUJgwCrKE3a2G*P87v7==4<&a0+~vLH@CL^Pyt%`XE59 z19EZu1_(SYr>rf$agBpI6S%M6%{$zv5#R^b3bDPuIZ1wsX>bZN7rriJW3M&P!8KWu z2(8noB{o6@j5*V2$d;H@?5AD=s)a;q&W!&}9@q8!!hrd>6&~g43(>4TqaJ(7Q= zWg9GNiiTgZ(`)kw@DK0qs>J9gQc|BY&#WogNVtk8k< zMJ#kQ!}qtG%^vlYbzLVqzYdlMeGFx{+gc+yDHqiqGrRxigGbf5?mgF79nrzvYvmz@ z<-r+`S|tovOBU@-DZ`alw31wt4uhoB&3zbEFR%dN7)gzPZ%rxg@@BaMkqfx)+!TUW7{ZA$ zTP|o!UZ{#q2#j$@v1*@>a+I-9-KM9dH^wx%0ATPoV0J14;nG#146B;#t`L=L z-)!|n3Q6WK$%g(#<9V=O?3go3+Y$4F{CNCR7(wK3*%1V`&NF;?`f_4bKuB>&gw-NV zB2+)2aoSkgkycHyqB;A=TS#DZefhUg&Clvn1w%i=>#FdSRC=2$kC3Y$p92QK)wiF75xBB+D<4XdJ;l+#ab7K~vKP{`5UWPRuRF@gp(E zNjsnh|Hup6%YjjQ*9#Hxcq_vy7jgY7N7*B8u#-zGj>mIpM!gkp7T6NvYN-~2(^C%R?y|HYQ{Hq={SPbt(O$Qz@M8k+ z+I7wY>|>@3%?qp6_9w0@wZ=fCq&H#C;5TOUM8gBlRAthyDIMG=z@;Z&IgjC|2BJ(% zz((RRgC?eiBg&ebEn{9d#1S7D=!^+kFkhq{doh@y5T7m9&}r8Pd^CGIBt^=A1OE++ zG1L@fmpH1TK@H}@Gunb;AcE_OEehgi70iKiUG6Usv^;xf;pg_tNv1aVE-!*@1>{`5 z&{Zmt3^;b;IS7BaenDeD1R0JQh!Psb98zt}PJ2_Se|s5Q?0}&8D%RGd-PL-Fi>21O zGf|F;&>C6spQQ0F4ImPONSCXpnRws{}L|=CI5!9!L z^0)Ht_34%F|zj)oXOQa5k@L zk0Dk&ABgs!5eCBpHBTcGLkYmq0)j2akjt&Ta3Q)uRmi93AN8{zW9nzjd5wUh`& z{JIwE5B#@k@}vCIvDFX|Ng!3hFdCRLhZOV`Q#rrxg?`XzM#$8n23s@0reY)+>{SB# z%7UH{0Lribf^q@1?tZssm;-l5_%1~AwQk^@f9ZRzZxbw$#YL z&{`C{4n?=YS|KM}ooPnV#vKM$2jF#N@F%Ez#)gh1K3t4Ugd$>>emE#bn;0fE05&Lw z5L7(NlA8vF8kXaNy-(xkV6k|Q&FfP5Ok9XN);H;&9_riO`h8rWB3&(zgL7;}iEc?8 zNYkJko+ha`BW1;U83CaNaBNL|y-n*|m@;6C-k_%c$XFE8Efx~Y8QwBm@w0OaKR4k# zOiz1O!&_!u+NhwE#U4ESS@r3r#ePCG!?Hp9#=)hgj0Gxw1MYNlHDzeMb`vc;VssKk zr0CD&I2I!jIEmL4HqkwB85LblDF2tM$X$oOBwh z-MoMF;fS9xAu~GlfU*tgxn@RyD(NV=!hCL;M8@_K7N(t$!rQ1a1*;H_Dp8b8X-5p7|E zWikx5^bP$l`S$b`pm(543rJG^as6Wymk30g7mO}Uz9o}_D#t~o@H-)^c#C^YQvI-qgornD8yY(?zypdk&vEt*PmUeOjy;icYqVcO*NZ`jd#q2G;T&vtBv=5NL@hYCSJ+&z%4@Y2ZR_+_$7{$y;&)bZjA4u++p z&5KDOpPj0cE9mumn)gl0R(d=;yjdq`p62-VDRi4_IOK zo9#~?oL#x<$<0|6zawBSzCC{aR%$=ZB>QvFG0}$p#XZ;yt8ws!P<_8IIfkbh$<0Il zP`Wdv&8BG_(OdpWEsCT|A0wPBr{Ix{5J}<9DfNZeoz;|Ex_1l(N)oB93f*Vg7lz0# zq~4=1)!ttJAyR=&{EXavu?I!wWFzut74s$gWm=#|C@-G7pH3Iy18Z3BDdHzX6N7Pr zteBah!hJ%6vpZ9d zWpJr|mPe#~K0W8bH_j(L&^^L@<`u=?0(o8Z57~0mukH}AB-t|qM`KX6lLQ>&GR_^I zhS(!MSRmW%0rS3Km#=j{kn#n5N7KDMpgh^eDdfRSZ2s)=txO|2_UCoQ1FXqyd71h5E!viTL7-5LCVa1)hp^oHXo%k;ZgCCE1%+>NM$~0P%wD}Ab<|fb8e%k@Y#e1~%^q=XFPPR#kCW6;ifx~K;t&?DNoR}5-oNaF;rssS_$Qr7)oC)ew>9jt7>5vn}$_DUWzJ^Woe;5{I994X48 zn{KCD9VxIqEjsc+rh}1sqlvt)q|e)9XdN!qA!-g0%%6G&!E9PfIX(#tjqdBiF*Dch z=MFTr;GL=8ee>u0Gy9`|lVFX7#3VYXlloGosKBw@6-%LYM-P-a^DK<1-6dTL6==vv zPMm;q-Z)fKX692B=zE2rYqY?hhp4EDts8yuYo=PW8m7ISKk3Z6vk%tkXF=V4ZnY!# zcdz_$*WJm3U{!uzllbUw(WrCsnL057ss;*kBmY5~Ol zo*nM|ny4(4sx1F|{tNd`3A7GPq?U)K!5=l9h6@^->m$uBxTdTWY-{Ov)!dfRmN4#o;aXd z`Jw|a)i7D;rC=1xgYhTn`%@prl#u2L;I&|K`#I6lb?C0hLgfPaDE-x?ozF&SU=Ub? z>{~G-i}(8Nngy-bEO|hIme)t4$3c~?$?I^cvXj&I_LSv5K?ZoI`{*A6S1+<$G>n&` zM0+2JB3G;2C^oP9ytg!Nw4 zc4dVz+yi?odU5d(Iq$pa-CgGNm?Y&oSBgsE>rl>m-R0Yf^n<3MMrWHprx|h$K06;6 z+zm?$?Veokc0=#^QgSb;U$A5Kq}IPK3RsWgPvbLqxQsqmQlverbJdFqtVt-y#80+M z?y=s~r}5M?7hh)WlAC zH=2x)1ku2&&c<%)-gP$rWl3==0Uh!$tBtFQouex{77 zxU$~dU%Ngz9zJ_@V>=coA2~JV^rZ5DI@zF~OrRcgCj3+X4*W5e-obTeMrPVE-Y@zn zKfvOlNk%nsvnRsQ*7qA;EoI3+6XL2+;Q^z1_V3Rz|L~z{$^C{htS! z9yQR9o%X(NR7ka+Y%j+TL8UY{_F^B1Y605!RxMkgz{tez7fgWZ^y_u!8GQ(9s+i8q zW^=dSn}Iqkc9hPb>5+ZzogN;7Oo9k4tSXgA*$R8>nd9=i>$~4juyIUdGJzqgm=;eO zl76N|x}!!sZoirFhQymfPbvk2XS!-Un)MRSqP=)lJq5k+W3QCwKx~VB)2+-}t!W#Q zi&Yl;tm4>Vnj%&6wFfVuf%#$HV->gOSb6*Q>x9dK zJ%<#>f!1W^qW2GLf;n88s~K}JbgI9v^fq3x{-*aULN((Ku9A>a-R3F$Gr0Q6esd+s z-TQr1GL(jHrtV$a#Xe+(?@#zjVfO0PMZR!#aU=1wsXdUIo|;X0N58_cifi|-YD=_} zW685u6Sffns*y%xQqR_JP?a0BC1K?5k_Fno^!Zx3BNtsrt7DsqDibpE3#f+(P_D;Q*v2@W-Znw_iSO1@npJ1YKuM?%D*;O4-NviU8EVi)i;T zfoZG?SI5Q4BHzi6+%>mlzw7qMHJ;|U4drv(60ZZ$* zhy>j(KaHJq@EP1++RCwJyBXVFl4E<%Bvbkb>_b&eW>JsW^?x!oHlkdHXlug|mfVw5 zzz)gOtsUk2Xu$V-uGYX8qXuoKn<9vAkf~_JD;Wb*5j(HqU)sxE-%J)Z&sH2>n{8t% zOe)DWgK_BfP9prPLv{2!w+K#bv9sU34`s%Q# z`fhCm36WAj8dN}#ZUm%MK)SoTyQHP1rIA*oyM`E2x|^Y9KspBm1{m_&_`K(w_r&)f z7yFu-H7o9Wt$Y1u??y-q`o4Ld<8@gLC!fD0U9;9c`N4)sPlnNv@vM8bh+|2bKhL>y zDZ(K9(Dk^oig_OW<`2V2GB|kfi;YL8h-cVC;@_QoH{74_G@j^h@`O;13jRO^EjfEI z*z&+T{pL`w^NrwYu56uDagXPwpkqAh&3ikAC>xn-K*`)tIBn*9@hz}E&q3*OQO|f^ z>N)^<=iYhj*0qRGhINPFy6*=I!x&auetYkpqUQ{T$Ie}5y|V9N*t!(XeWXlMYe^AM znIBYT$_}#jql|E&i~uIap5))?$5M|F7Yny*k(F?1KDjfxllfbb4MLKse!_Ni)zNJ! zkb^6U&x&1k$s6!_Qj||yu<&kXSc#Mfp{tYM=7+AN$@ZP~OB{u?u`67?aKFetTMo|U z*<$~vH#U>dpP9Ubdk%sDZs*d@do#Da~Z@ z;!a%;SZ5?x9U>Y#YJp^Bcc6TEZp}xaV3Q)FgN)`{u=J#2hi^ucC6A~5;z5b>?I+^b z_cl%5#2g6xyG`PRE(4B$O=$Nv=?$a-pZsa#4@$tw57Wku<3!RL`ljl9L9rCuk9>2LCDExHTd#^}@Rc6+tQ91*RZ}tCdbzPBbHha! zXK7jHK2z-=HGg+NGb$iZFHOagby=zJ40>X&bB7E8%VKw8ME1Bi!F)XVsvQsYgo}j_ z-UC;IidM!1#`E3GovHL3qGWv>tUVCx8r%sP_x^pFU|<0gpIWX%=uN1xBi&?g0bcUg z)zlkRw|P9(yWB&jOv%T?frvN?TU80AdXp-AJb_Ko$CFwop&=3t%AAc!e8)7L9A9Y8 z;_JGc!_Y7ploM0(;!d6>H7o7H@=BzzGNZi$T(=8pQO=8t^g+KGXw?^-a#AFuuiO0o zNPfQ}R%`-UF^I(_kK^(9Qbki^T6`e;k-q9#rH=^UTB-wye1^9wO4SP3u+H>^ zLGR-barp#8s^Xitt+%=2w;BOPn@_S@8!p$r>FSkB-GGJ1toNa}nQFOrYTIiMB6B}2 zsZGXhL4yObDP?D(&&N^_SW&v8_H*k~J33H(PsC3T5s{Z$k4VOs5LW|>{8g83f}|Mo zjW4&$KC`R#SEy9t*QC#WzFQ=ke{ikp1`ZPG=IGu zE7aWui0;OdxYZQmTE?vd-b4Q)o}XN@`iJ%guh+yTUMsL7LxegPE3!{MABI^sa9-j1 zUSNmv!cI4?>WxJoLNNaBpXk~!EK7_M8Z_|h7K@P&(ANuW8-Wsb_J$o3EiZ?$n^u7`k0WtiJ)}eu>-7%B6FeO6d{i~D`>u8JeQ!dLO*PZnk>&QL* zE-nBeR8RQ&pWccr@E$1CJqBWkuR8l-lj_FA#B+7CvffK~%^xL#$br);z@F)A^S~OX z1Bp22Pu^s2N87|h{jC!FZ&za=1lD6dABo|Dz=FR8YU8*-a__JDmeKEfhvbx?O?zGr zgVE~!VAbc38v%DZ+A^MoXbKRl#0eaI&`yfE_Vn51p-7ir*1x+)#^ewjX?E^IBVp@* zug`WEc)#(^w&K|@rzH0p|3y8{QZd8WlR{>vtOSEAZP8d)=R^_-Ifc-scgLrGgF2Qz zkb0Buu`ph(`u#nljY9J`gK*6CsnEybYPt+lSv3W?BMk7c0rXr2$8)0 z#Eh4G@hFaBJ6pIu3CD5Qdjet0SMc$wKD6nWs9Qi$dZfkRf6Q67+WK9)w+f(q9GFmS z-oA9h2atV!qKT0Ze0He4=&I^RK6J8ge?E+Rm%_G{_~D9wHo_xGR_+sF&J5!Y|=s@}C5l zajU6VaT|6(3zxS#!+AgnuiT9H7YP4@;jq@ii+ryXbKJ+PLUd0w2Yv^Ff5sABXQFfL z!GQ{1nKkn@E*f5#4sd|RXidF=b~L$<_iKyh|jNY>ra0Jga{E1PwFlxcNK)a``ewf2v`}s;!Ea%_=kf zaQsca^zn4TWl{l)?nx9)F8M~BCVSyy8!^?L+upOxi>-+!lU~ue*&s=QxWvr{!6De( ztRL{rTB@mlv3_t3`*!^grp%Pbul$9}m{xSe?f~)4KV~U4dyNNG+zIUPr#$Ns8ZTIw zNnD(2AIPaF!I8m*)tumIBz-TpRMVPnLjiIL(TmpzB09fXw=Er#c#ed;pvk_M16L(q z#$xPSn+U>ss|WKJiXQHhdO#)6U!h@~5;1^Ii3^Ak-f|y+UmeMcns$B(3d2r;)e|M>e=*gg`^JPJ**TABRZ21pFDP~MW!i2)4 z6XvPR1`MwDcE2R9H!>fiLyF zVR960VfHWo((odrs!i3}wsv(L3N?h|zNTUqF+=~vf+kwLU4-6uoKg8H&6t!o zEy{kT(84vQErkB)_Yq&EvfuDHb#yH(wE3AIbY9nDjH|DlJn+HQ!8!mDGFw@!s8$*R ziqJ_O6Onf4;6j5ez0lHLkJEJgIbdD&Lurfm0C_l;XV~>62iLaBCZ7SO`X{lqsC)~M zF|J$`ud>hTh%}imf=dCvs2j>Xa$T@85N^uKPt>@&&9D7Uo$GRL zdA5$bIQVqzjTYyErJk9FERNhK#hr~e3VJeedz0a-sn*Es&GmOd?L^)3h}lB{YCyst zTgC(}X-GU>dgWCnFKqM6e0t9xt?;JoaWSflKv0}*OlT1KxZ18--=Skqj))%FAN-X1 zTxIxPNiv_ida*t<(-X1Yi!Y{lKg2Wyi6XB8C+n!%x4dR#7FmA+ptZfMyz_`eX^{Hn z9}ur$lZes+H`D(EO%>y(>gM-|nE@asj=gZ+uOECjzSmN55g0zX*4CCXxBl6S#yvo$Gdz3*e3w1@hp3!ewMo)_zMcvANYA z8S%4vcA!(yZLQ|kAWPkRoYCPdxNta*^jnFYdA3woeAB~FB#B%je~k?wc=1WE2Y}!M zO*Xw_AgEa3Tl^76_x~TUyfPClakQhjANIJ~@+Jw{ayOmX@f~va+G%F^XIUdXbLH!S zvMLNn6ctvdz3007VNXTZf{3-b^&Y`*V&rMfGi|8jgqys1v|YV@34smW)@iHvL}1+G zB3d|S1m&)`{x6Vg#h@;s#~qIQz~j`O99Mm>7Wl^JMRnF34J~ytVTiMrUeF|_Xt&&??=`o6|UcS;4 zzQ^PARSD(Urk6e~&pd_-@4>)NRe85`_qCR315pcrO38@zN5ScI_svME-;E@frh!4b zVkUYq7s-^BwWawSX9dFJu}L!TtrPK!)XC4<8KZl1f1o)Gz~2EJC7r%R4fZuTp?EcB zl{fD0-RfNp8u6G~lzPT~m}7fc4zV{ZJBP##@DN;i0K_|N#+OR~)68aWpiT|y!0)CAQ{=w~6-nNlh~^zv>Hl!dg8M z-Gfd|c@u*Z3evzeuOJ5Yl;xD*n`{+Ze19147-^m%jNP+q}lS;N9kGq^V_ z&s&?S^hYZAA#}~_eqO2cMnw?MP%0f2(g8jA0@sbTa+XDxGQ-usdfiZ<*X2DlLey|+ z@<3z-p*45A1Ad>h^Jczva|)(BA_WGvKUM||Pi@ED68}yF7v}#YPDjWIW@qf zVnyNjS@$3BoVU$hiWb}CcK=KT;KJWfSo`l(cX>b6ovV{aNK)q06n&mpSEG)bt$I=Y zAj;wL)906r)a|^h|8#rro3<~IiXivbb4Tt)&d0#3OgdNhx{U=x5b{F=Bp( zRHdkCi;J-L-hli(U70?A#v8*iyP~LlB&J=rK_M395OI&_Fo@(GgF5a%q0%^HPNZi! z_HE9;n@PMnYLmpLk1(x!hplue)U!58%uL5;G$BueA1a~5=)3oB)_paH0T@eQ@NF79 zpC6e+CavwL1#?gzO+`EQ-=)2Bap{u{FsjnSBVaDs^>YWD1K)T5>m22F_}a{0=g`!w zMATRf@qd0c6T!!W^oO+H>*)C}OegOf;`YjHmh}DF)RNs(V6$>{Sn9@@^hPpI{6U`2 zkGIsq3_aK6Jaa9#g^n1(fKp6Z(y!oW}`^xeJY!z#vicPBilgKA2|1c8V2{t%rW)hyayj z>;Au~eD5EL#MbpG)_ZVo)>)%}4&B|OCx9xA9IK*x+sihv6Hd$5`|9yygEKLhvE4l) z&-H*lxZe1FI7*vH<|1v-D9sr>+sn9TVV@WE^ES{K6+NnzxC;LtJnF4-WSez=djg38 zjhl*+=z2Ky!7H)H>9-QP4rQ~^Oc|Aq|Kj1ZrZaU!U0Jp6|Co@#5;KD%1_Z@5^HD0e zT7&-T@Hc;(0%aF*+%(?Z)&kGF8!wmAxg-2Afd5i1wdg$F47#-cSpsI**Hxehn7UeK z`ATr@)|v2=@g&5t`P@|R39w!vV%EK(QLDGI{n-3^JV;WzE~dpJ>g73l1WA4J;zYZA zc14NYFu5J!Nf@tNK?#Fu+SIGt8A6@bqM@T!Bg}fx0NpEA&bzxZzo7~iA&32zz}xT} z^bKFpO$>5ABm8}K4zoOldJVLL&YK(N0y?gbp*B>F{CGx(vGfryxRQ#8RT6B^vV8I0 zbEdy?)itPHKaFQsKFg2QtGe<(IMFF+rgD)>H(lV5)!>Y=XlBmJ-B6qxz|jU7%sZ?+`C67*!!i1HH5IKEFXgg?4O7V_#h6#BMh-FDNrUK6b8PXNaCK}%U{E#vL_=7BMOl6~yH7_gZ_#W6q|e>FTJ zb}>BCJTH<;0nd>cdXq{|?$qLsL-`lRd4 zEuxeqmf4UD`W*M2>B5ZI^lwBn=-|@*peAKQz2U+#(=%tQH03+0=^_s>n|q z8OSmGSKA$4+ybHu?oKOMx3p-A$n0@8QL2jovc{1GT*}Tj9ArC>Tw&S5p%S&v>6Hw> z49u2G3fv(@B()BP(AUE?2zraLS4nAn0tPBkWnp>-2chvM$TnXpFySpqSu1qT$G=yY zPn*TdwHm@MfirydC6Cf(Zi6ECdSx(ob|#Jm+_155-H*M>fqZn4z}v$i;?cIImryKd z$YEi9hMuo}wAS49{)hoTX+mlo9dyu^R%xVH z!7+YqyZW;=uB#kKjzMBn)SpRd5=b_{-AB0HFq3=2;g`!zStJYa# zJiIWLKWIsjN{LfpdgJ%PX3;Zs`wS{w5hwf{%VK*_>Sl^BHt~bRHDH0`hq~rdE$=Cq8p{^Dc-XHmPH7deLEIEAHY&Vq6{kb6sy7s_gEDwqi@{+FPkK*@R^>qx-6kUw z<#&=-sS0ly^?!~x3-@=M9~?qEWwP#_Rr$nb3RW9=;*?zYxdH9Ob>58)m!y=3o2frX1>5r{W#ZH&Ny6wrHZ|avBgHS=u z2cf(1`fAxgI%qw=J)==Y`DS^fJt3wh=ZcD1Y%=}G!42K`xjQQ6&h|NCfeo4Lnqqik z^T-={AsHDyAoSgyl{zIozwnwA-k}fsz`C$#Dl7eK$A=y1J&zq)LWQsKZnhQtA~Z^{ z_3H|Y$QVmd{l+WW*W1GG8@4iA;16XB`SC|&9ixy)KQ~0K{`YTE8L^KGpPGLAqHF}4 zBI{rqRXlxZ{D#v7^ z5LTb20RpH_AUkG>B4mhm);SaG5o#e>F{1Bi!a~T2J?tZhHrF%%QaqTZQ?gA-T{<|u zWIwO%Y3bM{y#t7bw~;-=FxLMt>pI(rPo zqYYy}xD@k%Iz5Pz872(|Dvl`a+zq2Ds#YQhLo_JH_xl1}j15!G;c0T3elIL4Och;v zVUjjszjLmpMxAOW`o}I|?H-M+#Lrcfm1&UL3#}kv$8@BcFBM%th|Yt)}WQblr_h`(wuz?=5Gz=n!uSAg@yE*oxMz**lS2$|#Q{*wiT+ECnfd7d3M2N2hB36@-;>-viW|%S zAqCPW5L&4^RhzSq_#4NAUJNzy1T2sL8OLJZG}nhQ!p(a{d2gjKF;VxT@a~{nW`pp7m8H@VdR^aTIEN*6in_x(<-*eZ+%sk=! zAfgtGA(9gfab6dK`RKnc$hw)+IY%QZQh)6f!Ct=o5k*#l5I9L7UR2J%4cQ02+%CI; zoX#@sz;70jzpgI4jHvjuRlHR~;0M5o?uU^7iad3?EVF!`>W&G3Z>9>{I7TFvF%NP5 zG5LE@g(;LtCo|d@A+raMQ3|QUgKRpQ4-rc-32MV?6ndN;3+Og*RFe$J*RZ|W)0y0pXML6fd zzAx?^rY8OZaeDb`hCF>Q5c7_fLhjG{nXFHFE`X$ER@eWTTL8rNFRX=2$P@?B;nMxj z{If1qiO6=SC(BCGjTlBrxy&e{>~WI$YsFiwM~JATrX!ziowR>~%~CHYKfhi4<8}pr z`yefE5wtlZc@=&IbsaO0?hEw{nP~Hul7U`|mMGvix^z}Yv|73vB}~>zs>y!;g!(zT z3^84V5yJp=G%K_2O#CQgi3lgyKi&r2>PnE1NlX*y&k*(HyszWk`3d-Ubq*X-D&OoW zs9-PJhqXRQ>=sBVtMlNyzY^BtPw|+@R( zFZu0ZJd2aVCHY-=6RwU(d$^WYrcBwnfr*82tpaI`6Uu=m4g3hNj8*a49XImvv|-uh z*H;!P6Q1pg&IQjT@%>dE*cRKd1_op(Gt>bLF6<*^9U??#BbUbKQw1uk_f6MQ+6NHj z8mOHLo|HGb_!VL>hpQV(F(E>f)&n~9pRdl0My7F~xDVgY3RCNSzYpka<2?SlsJ#97 zv4E}7z|fv^$O>4ixkSiUjO^YbG4yj!%vBqE(&0jCj2+taG;PUcs+$!#)=27WI@E=l z>Uy^od&#WPr?s*gwkx7Pbi}_rinr(}bI_z;tP4_MciHXENz-o7VpTP6+k3A8PAIN2 zaqL!*KGfsRwYEg_gM;kTqfD|xsK(}4<#o}P@rLymu7vg+o{vCZE!!z@dg-Ds<0WN& zbPv_>M6*5v(bmq{cx9%vmILo{+*U;Ybh<5a;@Xl|st=OGIrEJk{`rGV$~l@!1zA5= zt~lzG5zozDYk~3c+)Xjlo%cNRb6oQC-x1V5Bhtt(JaX;4ZTz@_50mBHkaT?gb7>oU zb$cNzCc9y*(p={_*dZ43wmc33JotOV68V{ZId8+_6K=;WG_H;9SbzHZQ~;h3X*s65 z>6+5Dh3hNil(HhS`WcR4(wzCeCdzEh(t;=TIwrhK9w~9Cce3eS8WCIf{pas8L!`6= zQ*qa4R%fRHLb`U&^`oU3PT*&a0MA+i9%!MTw-RVHh2om!b-4!OKE%gBai}a#p$xvC zmypIL3v~YToKo__kBkhy9dMYog~+AS^{pBmP)j-nq)27!bfR_mDmTk0aB~lIEztKIrwF`j7FBDf<6N>DI??dyurV)MwyIGy?|)etOp)Dhzhu6+UNP!ZVIpxMrqX zeNa;YKG9ETH`@ZRDYwuG-0n?^+4-_*;uuuH3fY^IxYTWm0kK3syt*~x%qUD}8|qMXQ5-pt;ZmFuM78w{7_*XP zUk*HNkk|LdZlh`(;%{xxZ34c;i9x=FW=J5@w$zx=Ft;8F!RezVkU5)qMZp;&I#71D zs{*M1f!01?vbxYOc|365uXNehp-!ZX#yIw9>ZG0R0!?^C zujzEjn^Xt9qVrxgjp=W0WzTjrpjndYfhj&pwI7cn=6-DxpXMFTk0Fwa0q~k)UdJqv z7qQlqR%Xq7{i zM~Q^TnI2s|gWwVJ?f(7z@!0V=1N{yxOUdCA_UezF5GR zp{$1jbgs-EZS+)bTGh2l3|c`YmdIA`ETJQ>@4Kg_&*fymraz~ZP?+;?sfRKzgk9Ja z*20^B&SwdNuE`=;S{69!7cmcLGr$z%McJuHO;cB9HP3We8Li;iNCC^z(3>Z zZ-Fjmj@F8BrKzE8lN#zSIO?iHopqSmYhtuuOE?tpmx!Y`8HMK2#y`Me!?0UlwLe@G zp6mMK3*(b zU%9i`QZ9+{U4o>O`?wlSTw#QAfp0Kn5363p>m)0>!{1XsMj(>+4~TqdU$x^+3rC)* zv&6EvYZkOP=?HR>eNYMF0i?25hHs}2-tXb2-PQfUmRRMz(8|{i-RS_GR==zX(kj#h zn;sbRu6MlqqLyPZwBpnF*669|FiQ~pxCD_tqMZN3)k)8UZ-AFi&2f{b6M})~M^#!! ztJMTzP8)d@#?1*{_a;WFmXO;O4Gt3%hf zJjAzjuy&_^^QlBmn#A2FZBMmrQ>apIk~{ZS2S{J?H{+L+2{`FX-iNtdmvu6Eh2K=2 zpNYz`2EmJe25y%~U1l9Vt(Bpc4;mFvc4`QG@98LH-Sk^zDn12y#veCM+_7Y=I5j-xA89I>(t+z z>73!>x@AP@A6v}|2G2spd`aj;w?(u!PeiO>YLdh)`KUid(#lU-qdOLEs1#AxadR`t z1lBJKE$rJJ1lAV-eBV0G{(S(bl{AXwm9`1B(prx59oKSISs5@QK0Ix8i)*)C#thxJ zUf)SGYqatw^LEQR*d>+n|kORXX|4%nAvc9;W6MbND=* zxth}#=lKa`rq?PT4qtx1%+w@!Ns~rl@AVO*lqzMftIS^!173SL(4t@9$qjtGYnDO_{YuX$*q%lGN1C3v4b=y-h3vTxw_oPI zvPeC`1aN()qa#j`w7$%4k-Umbq8JdZ%I1KiM1P^9^hMBTyi!a3aepfl6WizR{bOQg z#fipv@72Zu)%gvHR(qFIHb#k(_y*T8oAJPy^u3Dba}%&+0{u$y!|8esZnEpGh(8{# zZ3(|j?CZP%4K&FLI*enqHPfg0gr`z+ynGs?c}`dg{mKe3=C4%tsH0;Hl@uVEj5B*l zWmBL+n0b#2)x?9y311FTyFH#sLglKo!TzP#y=(N1?YQ2Bpg3vB7UF<@a`M|E=L7;% z^%q<2dIbxV!2vUW39Iul?oP4(D(K2QyhnD4FK0KcqQD+_5vtL4iUH}#c$&8T(;-Z< z@nnCk5-Z)3>Qk7o6Po@tXiB(?kMN$wVkWUXUveDPVqpLioqGFd|IU82$sv*ua9iFXKbWA)3 zB4e&!tD|!=egOIqjk03&4Fe)#5-}4GWF*v)mDk>Rc*Pm|J2mzu$*?d;jjM6GcG+U$ zZ!SM4pM-m|7|Lf|2)nTjACTSP4+Ep*(w}En1dD$(GsEaCQn082oos8d&-4k;vfvR8 zdph~{%SH!yAn4o2VYW5LB+16az`z`H4lC_>5WNw%i;PfLLBf5@)HwAWJ@gCrXP*nI zzG+k&Q7BuJ_Q&CUqgHq&m8U9w^l`oWjbMKVucN47e!oDQQ?P{GH)BimiRiP65TLqT z3bRAM*&mqxpt0byY7$)*o<}VjzE|#22cS4Wqqfjz{zPpVW0)PN_HEXyKc#V&CX!@c zYuvxGFmSF}f|Q4TY0NCYB2r69QwOP_`N$CQSp9kaYhS!wMV&GCl&PTT1{lKgz4egI zh@a+ALrr-qw3X|0-GUWvQ9i>ff->mx?L{a-dY3T?+HbR=L?*3BIhU_gpI&<{tnX#N ztwrkOOyDk6KzLHs$mq`(>;6ubx9ir4j_WR9U-N(;Mr2T6NVSHILe%jKv^-J#+NxdS ze<@1cx{eeZrHVHKS; z$_8l|eN!F(ESc)P5c)A*;NSG@g&I0FC37LgdSf@;Z5rySu_>Usn`RSrf`<3&)N(3|h+;1H|`#Ifj9p)20&a3?|jh}tkb4IMNK2_n$QF=i?pZ*RVk zrep#qr)u_i*`+=S<qH+9XKi#FC;4v$3=IF2&Rp{s zrR}XdzCXsFa?2W6N?sMcI1sm;dDks_dcG#SDNA8OsjiNZ8U6OU49`Utv?PUQN zdv*-F$B;$%W4^5gtb6&NrhUi2-~EYvH`5D8Kmu3&Y?AYk!$#9;SAZu=MokM?4RYZQ zlgTRONCbVX!Mt(AV|p_FDf#be3Hee#zslQF%Px`j>i5@3wVC9n<_gdEuA7B!@us`P z|D%t&WaI146ePLtuK>iiY8ps$!Yb$b2lCwj$bV4Ac17;J6gag5u}0I!DpX+>#Ng!w zN4G1J|0ekO@Lvq{-b#>`q5d_c(TnRx`A^^>R^l&q_W_oWXMKKNQq+j@w02L^?rH#! ze-7i9gHAxr+H2 z`FXreUF~J)2$>h-Fm0uH;lcZ*Gy;9pLPP4#%c5oDm3!Z2q0tH5$?IV{fnZMq`O)!t zUS2L4T1q`#{j;7MsByC2ZynArFt%^@a6`YhgxoUyXgN>t$d6VqpB$wmmp{L%a}fLv zEO)f)8)Tw^1`Jo{Z4n2WR=`*F3fzbJnw*FQ#bF0u1b9@@1<9Z(>s9Jz@0Gz+$rbw^ zwv|Nk5jPQgJ6lJ~QUEwWAD6Ky0G;SjQ7odzh(>pB_QWY>KW zxC_ENJM^&-x&=@q&aR4u2Ofz^*w*DF8*z)~`OCovyfZ~kIYjKM{^i&7%zi+sMwO~T#n z8hgO4D(u*fHSh@D6$2esi}D$#Q&SP#cR|L}YT(%V?a8nf+ON{IhgG%sy`_s^PHM1{n)lp&vmb}1 zWdMSyU@0AcU{4??!2A(F^?Qp>yBMz0?Ji_F5(pYOMy&~Se3*JO)8;V+3nPoW=&O9e zlF!xfez#n9b&vj2*sXg=*U{ph-OhfJcjuDZalTtAv3-4|v6&zu&RGzH!a|y9Bs)Lb z&A;s>W*1htx~&HO%1uhMq05(@6mALnsU&QJ&T}i`Y1rq$)h@uqBQH5G&32)uTWy29 z{fSBhIH1w!_t%RMEPLd&63lCim;GvEqx^Y4_{@CuEZ~y-bKeb7hHmT44r66amLK{^ zI^q>hv#39=G1=AYMizR5hLkMH&i697pe@X%64?jZ*dTbe)b$>O6!TToY(r>DltwwP zQ@mN%)MTbwGa6PY?JdGKIwx`cZGQu+nG0J@;hVRFXjF-_S=T-GxemSclmm@qU)Q}WaF_-}IBFmf$S>zNA{0-0a2L5CJCAhLIbl@F|J zG0OJ5AMQ0em9jSc%DaKbImd9}t@wdorJWOV8|oUa-ofMIgFD03UM|J<9B7kcX#QSH zO4u5bVF|>588OvKJZFyP^MBTTTi^~!!4uF?>U*M#GF!J zCh%?ZrX~`uAHRQU%4#@!ppv0B8P8RAij$Xptn;T=nK_77FVT0FPc=Hmo3+yS{lGA& z<_mSq;CyON6~Bo}A!zy)s4c7~J}`oUY+hY%PJct{*}-GdSe6-M*S8~txSh@?_UB(C zCvi-(`-565HbRssRwavc--pF3$65P9Yu9_bz4wuWo>U1sgnQK#joQKl*CU(Yw&KYg1lMrDou-J*`jxXl9l57XqadKatXi=}?tZky?-pV7hs zy?vtr2D)BR8$}y(xJw2@OW2%SSp$NOv;g%Dvk!2tVQS)pd$k2LNvKy$M1pRWf<%&*!0_4qJ7hJ+UHZJ)a4{y6ujdA`F7W`z}95XVq11j@>Hulwy66$ ziMx!`T?Ib&rJxz*OTyH!6^2%7zGrR@0mJ#pi1W8dL*O*fcB+t%Y)U54r{X21E9B_r+5 z{Vw0_V7!w*Wsv&W61e%CJ;|UQ&oz(Y3z{&}{AJH;wypr4R)0X^}0i(Ltr>80%e7%t5E{uXn4^xyDurOc9sivnm zX>Cg13p1YgJg|E%=@y@yahKUZSuRp<>}AUZsbN&<-k8JG+8GjFE$P$5k#1<>jwXpS z%+DNGjd2=tEfwV>`?R6|v1yX(SZMo%n;Y{Vv6-?CR`7!m?Id_qy{q7rfEM^_qCr+-n_3*ORTU7kqR#c&%Dq~F*_vw(gg<0c=7tD_n9$&b0LmlY5Z$Vy4 z_u92A!7Nu@x&~GzlW;>^LO0K$L_Z)_lwbz6PW~y6UDc022b@=Ne(v>sGNvN;k63H} zW1`n)wG}m?l{qLwNL*!cKw(S5sn?u|^5Ex)6`>kKM|!m$N>%34=(l|-wxkCVBN}|& zTdBCf^_8&zSRTVv=uJ+`Z9An|}1|*FAd1~a1__HTN){q(q;Pjg-IR9gHV5u*G)>Z#iiME3s(KH--v)w#46bBO% zRm#Ex4vTI@>H5Edx#svXH0}=y5yOdng*cX}Q}!Gny$et=L2vVQDa>@-59tej9e$~5 zYM#=JZm^B@rD~ev9#v$`ZD#D#4q?&Jfj~-oqzCIE#NERu?Rx8~Nc48yR`rjMgW$pO z?-@3Vjndf(A6Tlx>~Rch9KCIUkImccckdwYUFY`{F29B!*Kf!%(a?*_di9o@f33|| zADuOo9rH_E_;h?QEeM(9Pq4HTc0gOk+Qb}QE5SEgpb`_kbRNl1xM)k}?&TV9?pI_4 z_ILyawA!9%&Thy?nYNFqBg=KxYKQJjl^wIlrRg5UA@1epvzKpKJJZ-81WEb674AfwpWGZ+E6gqK&lVbk}O}WbB@R}7}ubMH)=t}Ug0u&gi zR3+~7KI`$HomUf)EB-X8hvm-~Cg4A7umrMCMvOBxOZAVsS|nL>UJ~E~HzA;k(EuLz zTGn>JumK!gk}L#qkxWlKvF)Zw$8~e|VRAc-m+Q6~Thd(1W#K%<^2fRr)FrAuYc#}&ErSZ(d;wSLy$CYYxi7}CJ(EFoaB{p6bHQh6x6B%*D!H);zEWXM*SEC{ipLn!2wgcXz%Z(RIXW8qII-?Z_|-Yz~S~ zq6?$$#Q#nM(mQ%qlDN~IoTd$WCw%opH8~q2c&8c@ime`++d=chJrWRCb#wa=&5$kG zqcwL2%^48owE*A!a-L$}dRC369vs*R+|r6YA6S{Mj%6@-KFYlDS_T5hk}S zJ%xYzd{I8#T?n%#{VbC0N$L9kqwKB2s@%55ZIF}{rI8ltlI{@cknZl5mM&?eyQRBB zy1S*jSu{vDzh~jz`#tA9=l!nh`wLjGSaUrw=Nx0)<6Z+>;u4`ItaY`w1d~%}cFLu& z4ShU0Vt>F;Cqq#R2_#;hbRRww)%^LX45_>cfZ*w`p&lcYRlG1|Pk84#rrnq%oYF&x z?@%Z+M7N}=^8EuMF}nDRv0y$`4OzQN=*UQ}X)c~RXtQhsNhfw(AtRD=o;CNJ%j=R+#HW=XFpFMZ?u z3WK%sHntr6;k?p#!0EPY=C?wTkiJ+*eiqSz^4E%G3|ePFiCff@dl-W7HAh4`N@C-j z>X70LpmuR27d#WAVkhPO=-Xr0P2~jT5}NDI>aUG??4&y_m3xbEF4008D)(R7%5SP- z)3SNP610;s?1^1pH(m%xc2TSyQW?m_VLL$ceR3bG{LE5cw`<=4P(SL)X^(-0d!?Uz zO)KCY<}GgdEwPY4)sX8=S>G=_)@_|T9gl=_95*dYHy!44n270a)0w&d*KsZ&S{m}BWEzro$w8)@i@hy?l zRAB;YqTA#O93xuDx7wmwK}x+@;MTbU-#S`w^A?%qKxKwb)%!j$e?XeFy?WO7C@JTZ z-v;ZYgDv>v%J8GH24+lozZf%92kzpRu>W!wo0UJ`#fVJiv1!0nma$d8A@59GxTRTl zcNL@wLn~|yk)^CI#;|7^kh&&P58KejGc|Pk8O$F$#ST(Pg!1^L>wzz`q`d|Erlyf{ zMGOA7b*#V zuCrr=WI0riaBg5iv0s;A!mHtyxtA*ai}2lT>DmB}hoUFPzS3?62s%9NJNiSK zA8D3cpcxXw(ZxAds5OgZhdkqjgV8Uw!>~S8mIw_WJxjRw796F@K+&{sn{?Sj-QwK) z*7OlhnLJg!&))4qy*-0%@ZQ{5aD_$@(FTE%eQzA5m_;DW%;0g1mqzuyrbd>S#_g@u zvDF3e$oXDx-Su*|UC)Z6Nx#8`hlBh64rbR>kTfWZ8XgKq3gOpyI$tM9OgnI{SFk(7 z?Yu|eZW=zZE@*8PcAbA%^=)<*2qT5Xeu3@X=#HG5PW}DNdsu?g<^nBgGbgCs9rgaa zeUTOBembwHa7WIL9oWioV*21PC=O+$WbG@~bPo%NMBIgT$vk1M1k=cjgw#C)HG6$v zhRxrj=;>7ozR7eR2>>wmyIqBuM|54Z@T54reYJVlR(>Rt*_4HK!uVOTXnC-Xt*(wdRsWM z#wGD&IDU#ig+(r zKEmUY?Jx77_=zC21o@fXGt>bz!b}79PRfPb)fAYiC}#p^-Ot#4(z$s}RA&)vi?N3C z5rMLSH{TC%ddd49caO;D`x8*Q1Bi-E9-V(7Dj*DiEYi%cS=LW;q3bV1he};PG}O)5 zN(xZnq%?L@?nb_YvW6br;%@Rl>JqCtva(_Q2w5D{7fdF7Pr!+l`@3_IL`9u$!euoW z#&`+?4_wEPM*`2Dy=eEFzky-}0QPQ|3NYpe&A~i=17p3uf)20Rd!BTQZl`f}ad)zx zd5Zl2`KgSr0+}i6J@)|7Y3+*5eXPng>Y@qBm`;EO4Q?eVQ}qTQSZz=g9=IcQd|g+fKk;oK$27P|D`Adtv(QMEdkPV57p zi?pIMeN#h44nrn8>2b4v*|6R0)Re+ru1Qt?%$X~Te?2?k0a%%0xgvefG#qo4MO%q2 z+eRD~rRIHLO|jzDF$RdCr3;o*N4N%cV<<~O39agdL$6+bJtZ7hQsxfgZ}5P{2b^GL zBTbbduLLT1>c*?11yu0Fx(x>cPWuWav!O|8oV(;k@nwqrZ4E2H2dHo7Gks=_y?`Uz z_t@IcXqKb}*Y9+lpxPrG%3@}bnRik-XZi#ln}08=bgn1ZsT--3d{;hh>MDNS?3;>q zq;bbi}nbVse4OaEd%+V6_@uoKzf-uA59lrGE+!a_`Lf`I`#5R)nNQyZOil) zf^`I|7!!{lo2Xo?0Y~Rx2$I%PPLKC@JV$_+RlO1qqEn)G+SB+4z31A-Ss`N4YCZ$b z*EtG!M28#Y@P+1FV#M== zu$mUPYkA`tZR2ziL!x?|dtl7ui$G;OI4ZUst2;*q1NC|Fppxl~e;tqd0=?b^WBKXx zop(8F3?5Ml=BJFu%T@btQ)&Y0DRvws{%!h1j71hTxIchHp|dK23@`+hxlgQw^i`DH z=NHe1NGP9Jci=$aX>1-0%({SqS8Jm(is4KEF zPU{uT7A^JpaFVI8PF&)hCB90R8lYw99j^?H&QXmuRBC$dE<#_ys9U?q(-9WHf`iPU z_!?X$E9ES$l`J_KlYm_Hu`H>(xT3!1$7>dJe&{9FRankXsS9Wky+V49FFiAuJEYUVZ?h}P$H2ww`2nxP_sd%{Q z=#-9g)h)#gd=lLXM@zlXR5p8rXpH{xAK>kjy-U9HN|js3 z4a35Lh0`u(O2L#Pg`_sP&C+FNUdf8seO@Ijy*<->l~Y^gtcMSeUm%D1xZ<-q z(pxIyY=5QSN0x`Lkm$;AeIKX*%g{9y27&B@-#%aY%91EQFRga(A|^qzW0_D1_p{~e za~1M-f^*tfi#Op?6oK4mMIHs(r)_}3WN`mmC#93eYta?7#`uN)F@}`yj*e(%N^e!> zBDO@`u6S$NW5Hn+ZJgj?SULelwC-ucsawAtF}Xn^tQSbsq& z`D3US3G5o|v^-ARE7dQ2$WCz6aen!G%6XZ%Y|xkn#_{E-fBDI-2*^9!6%>!ja{FDSa){IY-hMLSeLqKk;(r~pX^ zo`N$~m;=0qnhkz7%o=1spajrGcMbm-vnc{WAy=Lqb*h>7ZRhms!>j| z!lin=hviT10=!SOmK!?5afU;EaZ?|AY1SK#y+6i2_To7A(RRXeUUBmwU!X`dcU#fk z5_(ezoRoPJK5&_-Ivv9TzjX?|@Ob?pgjCrn*(JW|!_cG$L%POttMW%}AEn40I- z&I~pE@AHN)cKGZ3SfuK35|1D&Sa1(tKgx227WThx*NVf(oX04ndY>vyeg~Wv!+8RQ z)Qo-KqzOA$Q4}5L7b1rgJ4TZYjTowj(8aGv24ilHU3Zj|yFfuOL(RJt4hSBFh%7F2 zXju>YX+NcLB)+it0BuiZss*+2l&q=P!@wp%nLP5*%j|p2lV37Ck7(l{sJ7?KyP~9LOAc`sk78 zn8pvbEK1xWc~Eu2j#vB#G`KlJD47fk&z>zJjJJ9F4v2{W>btB`zM*pmc73O0G_hGW zyiz3{2;oK)2fjOp__xnWXuX}G%~{IXxmLKZv?wzirc(gInn~9()x;7mFZSEphRwc` zyGS83UM<&a9<#(V!R1jDjgf_?2n3@0w?CGCvthEJw}}Vcb1s(!Tcb3J-7|o(5Kzko zz2#2f>4GAtsq0`K#tSGrkE{TA_7$*U=4zdG=+&NY02*4bt^pS7E&uhLZxIo2k?Iz; zO6-Q7*A+>dfbp#ddghepO*891n`Vk9fU_|_v2D&}d8B9*_20BIJu1`Z*hX1A;z}uD z0ME&dqAVX#6vQ7~4F4ybm{m*TN;48Lo?>|gjwU`M0Wr)!(S)Pt;oaJQh7My`ZQ zSR5HZ#Yw2+*nhijYNYgl>K$~rX-Q|7}jLIHpIdIy-%A*iwI$r{NsxZ?A;WxV=PJ z_jzbI*8w~&zql?Z9*n#`a@~|mZ9|PlP+924hf6V*g;T6>^#nj}%M}s;22yps{vJ=+H!KNB$8WH1kx`cj$1%>cD z*q>%~OH<`6=PP!FBFT*=kK^lx804-y3PUexX9~ z2KR;TFOwZ*6WkLxPxqw`exTqDwuOcTrlh~`37b3lB~XytGt$*(T02| z?|tV1uoVGXr*c|0C22zm?z6$IQ^S2O7KlUnZ-CW*$*LZRbs@hcFj!vdSgOvkR%FbE zq;cMWqX}ivem$FSLsSrIK&)QM;W(7hi@`%LqQ-V! zm~^?UkQv4GErGt`d{7*%Rp6RjB1opIQ^DKLyfS#Xw~+`ABDSE{g=C@NJzfLYjBe5C z432Z6R6LgJXgYA)O8eoyem_iLAEH>}1K_rMlj#Xd?Rqr|#;-&MRbVr6bbXKFnoww5 z%58zBq~{}om<`-`95a2YN|ou`!s^rKR<+Pn70a$ciH1H-HxvGnQ+2dK_)cHp8ZOir zvD(NXwF!T94Sl$!TOu$Hrs6+|Mu4S7R9A-tdda{$v*{wxpI)*FBh=fA`7S*sGnc(h zU}M~(MI4#mjdtq&!bD8^M`MmZO9&**;-4tbDd=m#n^ut#7TdVrXLWxUxziDc*Q1oR{5ie9U5 ze^_H+AX+B!V}G3!f7~~@!vyF1H9;`lEw$-|O~6idaE97|;v2hKrT_%3D{!f%L^HUf zDm{ICjxmpI-TrJ*?aT|HJ(CtPwxVOl>GN1rE0* zQ-G}b=E)8kC}34}DULQo?TL%EkdKz4fagOiIu}s{ZD0BZ%G=$^Qh99|^W~+&HsI78 z(TNX#h9DHSNW6T!BdEvNKI!ZN;)1x9Udh?*{KALTdSG8csFF2CDf@-h2g_S>~}{Q+Wf6o?pps!*E|UY9Q^TN&HFp`VR%g1cK0xgYvOb zIZM6DU7#xTwwO!j})W1urow;dbxaqTWWu89s zVd^kK|JU1z7TwJO>$qd1OH-$8;~OM%HM-s}5YtEa$C`^VP84N_X@ge6th%;p^}5z= zn<$Z`47+y;~3w(FWrW< z>nx#vjc<((()G~yZ>b3ttWqVe?#VXyZrY=?P4j#il~2AL4lm8X6I~>O@t|bKcK1vT zFldhPv)M*#eVgD=KB?@$;T2_`qF-Z&t&ZSxtPCW7--2S!x<5vQrFFZMjs^u&S`ULt zOdo!xM_B{K;4kjO#yqP)Q)6~kXIUEStG6NyCqv4ShA#m;Avo~^6=BGLpOaR6?xo?J z5xCH#IWO@J03KQq(1mYy_kRZK$9(R7+g}`Smny@D4`Fk_u|m1IMyAaKDr%l@KJ}fo zoW(1Ddu&*OGg8gum39?Vw(!VQci<&P5VUA)1>0e4HJ$3QZRF`cx@bWJn1TMb167YY zH-#OJEqvOY;Ab04B)r6RI4r>qOC{|2U8Zelqj58^18e#UccK)wqYsCtOi^wGU)8po z%oqS#%hW6CI*(=?H4H8GEr`NWFPMyT>MN?QrTb@t^r`*z%|TWNyYcr|gr5CRE@Erj zmtf`3Er{=7Li_PX`|;5F>4ER*v98tgVdic|`>75)q1L6ryiwY4z1?D!?}^?QguHT} zlH1-+dL53!yJhawC~3d?*(@aEP{7cZEJu6?O54)s?TC;&6V`zBlF-p8a?D7@&_=RkhUZqT8 z9jK!Yg!g2hatC1nsDpanq2g4%4Q|TOENCa5s~iOhtG3rcg%@|IVRSU$!Do#+qk8rm zPJK@+18!rQuu`H>tEJtY`qBF))L75AHHALjXZxjWs5lhbOQUFDebvlNB3ptkpa{u0 z__mt_hmEi9Vc(kmuJh*dvpEG`+(*}`Uv?6X5;uC^d~%$y)jg2<7f=sRky?Vv!x+MR zI8n|CLYqqv+3UiZwLp6yYn_(4DJ~|U8GDLE@x1}L?dHo`s%&Sr8togSLZC;@uAjPC zsUP5OI(CxX+#2J^f0>tJ7@d`TRV`ft*d8YiV@05-1jYiK*_zUTVcBGSe^+&Io$e!@jJ9Yvr7LU|usjLSOonWf^ zx7R<`+C|m)_|~|t(jAM3XW&2)dsW`8{QofhG_7e2iYP)1&{aR1exR`aGX2~J{cqEc z<6!3z6=nOh+&i%8=OB0wcA2mP$fJ?TQpqzxeV)rzpsUZ zquoGyPq4~fWqiWNP$e*EIZAyYQ0j&!uLpEhRoq%xA7H0LTBtZo&$LaUB!_aPsW+y|Se@C7N2s1T z>AgbQ+tHNP?wK}|Z`ksttXv4MV#F>;<mMHosoS9IFD)@kk#h)f5TM6(q~v1sav0!u*8&7XrME8*;* zmt@_=2{83F@$6vl&~z`@h$J#ZI}B94Q$Y{lVl(SY8+|~kZ~)Xr?*s+|3WBxBCkm(; zs|>thFG+I?d5~e>7@#(g6(ZOmcq&Yq0yYDypzYReW5%!FzIM3vGfi!=-N1HilsOO{ z-VcJBulA?mO8xO~_E>h`yEWt)LQgO28n?uCrdfS~0EvyDLIxXIqNI~sWX%qF3fSi^cND zfRy6ppPmR`lmFI;aQlg~IX7<_|Lg4lSHWVp#7&g8T4oE=&p~Q3g)m(PvVCNm4_w&X zWI~vfHfvXXHGd9}xpRs1KW2=MkHY`r9YU272*Wte*8DHtAS;W$yLo1F`}IU5iwU=EqDcQ*}8(9v*vBTqiDvcOEy- z0fH9xnqxemY1vWRQi6NpW|=P6sd`)NP6s`6R==$@QVBhSe-TAc(m|H`3U>`c$p^bBg9kd!vNo~I zL7m5u);3n7JL#YvTuh7D{ks0vKV>x%r*bABHoKCXT*2SLG>38!#8DZ+@iGE3`=QNf z09!8v&1ddaqflAs36zGafUHk9?zLSZksva-pw=)|s3uT=#p3|zCMH@zA z{?M9xgR*bapao(b#{W80(cnC?8?hu`h)+C=`loCkWQ9m;<^MuJTAe@)+jAg1#0omxJR<59n6N z{?e`NlK}E4lJDTLsAtP4Z7i*bMWB^E zy4Y(a=;24XieOvt6WFHYAE19V;E5s*(dGm%Fg2jdCPBK9eqAivnjJLeR+<>$rx7Dw zi5ZNH6+@xaX4#N~Ngr+8XFnZ2Y%WEg81b+u8HYreM0owPD_)7{omb8+d@)5Q(d0DV zxw#|QY=cGrzT`M^^9v@S@w9izmVAMba?{zQonj!kr-+uMdsS!2Fia zNdBzq683>@g~Gcz>j=RrEYLvt<1xF+{GlNGx8kXs1-}Ld%s`bkel^{tKDVd7-kjDi zYQ$)hn?#Jw!lsiu{B9%11yA+EBk}{7cMEy$_NtAOfn<h1h=5`SLZCtPmo@mlAP2uxqfJfw*;d9prWmCh7v@MV7 zdyXbGM3Z$K=J6#L^AoDaYe>tvS+%_*)+}jbAOFfr{aN#WZ*axjT+zFgHNt9k~78Zll`G(B$)3Y{fZolC4Ez?!lM~>MtQl0O|eA%2R`x z2)tNMl5JKUx*V9~wm%#Z9$f&1go=uB%+OV zLucl3`_@UUy9z{m#xb~d2FwQR5?=^y_?@5_HAjf&K2`o^VoH)I?fy8Od!Ol4>TK6M zB_uNcS?EW2F?4)E{9Q)7Bmr*O&wqK9-u=~sHETe3zzyNp@cJ@$|X233^N?$gB7FSstL722yO1csThR`}~9UG@Fs# z&j*L)idMk^-yiH*U)iBsl9cMXw1SdAvS+H5Cir{`ehu!W=_z%J5lxPD85+0 zGkETr()Q{`U@I%mHjXOZCKEP!dz`;LHf;bfEWMFpCTou{hFd%9<&I~I(nG*_J3VXI zO*g|yh(oSN1>Z*@OQJv%C`}>tD*++ndX2%sxc7PV&}U3f?xly~EIcm*aC&MI%2sJFe&lS&>(}=?{uoturp{Rry@GdsZe4%S*)@u2Rg&tRUo6`T(l1NydmGoR@F85_P^D|$~% ze8IeVP*xu1s)?Fs9z!E+iN|>k2k6QzRq15*qd6yYHutN8kUS`S7Xje>n&Jw60WsT3c(Js|8+**i~SrQ>kAL*W7 z8awB5n`=oxo$=ug8b#{WoOyBN)-ZqZSTY~X9z(Jnd#!Uj&cr%6@>E=O)^}B>>EW_+ z=C_fLQ?AySl|t!~q4@fewiN%p)hwB*_dy?9klgSvsk&!Bo##MuWYoz;1o9fqaU;}E zjRoB$o&@?Bk>*&_t9y2*GFo$SCZLYg-*AP|c%Mw_-}ua=0fi(+d{|E7CAsBNC!lt{ za!LH+Un@6Cdv5|UErkCE1S^LudlKK)`>ZV6jhj?(u|r zO09Y@i|HDO8D{k@AlHRO@2yPKc9=05HK)KBuzhH86SyOWqrDokZJNtRG&A);Z26jXO^Vt1o1!U(t3y#yf zOBF4Y=BY!O-~M7KXEUhG?{LDJ5CtuqEk|XfYsvu7>~$GIOI3v?;N9PMGE5O%?hh=zO9n!y;8XX@CIni zRGBRNcJZcHiVu4V3LE}ywg(5VF9pa`3e8@%OZ%dAC=FEg_iVq0NlW-tx5QC9bBcbU zg2{1fQ;QYq96JiEPd^87)_qK^yHBQa9$7+GQ{ovMVIF3$_Eo0Ye|lS-TSf3VS^I4toxC~fh=8oK7bo@Z=ZT@f$~yV(gQ!=75%VC<*n*osigB-wY|ZIz-(w! zAX6sQ@-=@UU>c9%$#eq)0VvE?WL6?fcw6r3U+BS9P%?KZ%87LlR`b9?D?wkHBfI~YVeDFoCVYHuR>ateRMge|~v1V_grO3tk7_;2Wt0fFg?+$AY@Njon-!yKH7dyZL+nH-RQI9eA z${~>ZSW`hL)mI4^QFjJ)kSmUN%^g=7bRQl+2a|2zZ<*nFk0sl_8enTMvc=Q60BGCz z($utP-Wf-ivsQZFB2Ne)h7sTxsjzEk zEF9`Q-DHyae>ZM6ll|n7l5`KWr3=kKg1cWdhn>fUK;fY%a@~;NX)jEmE$& zC#Vuh>|;8xJx&9HF}4}ams!MQ8k7}NxKq-ph<2{RPtI0Zaq$P3x{wM+%>V~5cn&t% z*d1+D!YA30?!=h`UHdcp37!{Vu6PXt215! znl|lJDQ(^6-cc?X;T?ccq}uT0_9oF)Wi*1 zzRO^#!H4V7HyelBZe)Jl^ClN*5?vJI4T(TRUld+OVxsjuL%jgmzQQ#O;S!9~=z}#a zZ@j$IVZfRe*29I+%pS1v(`-|wzz3S;y-*y_4rU=GjDgk^`nUAJsrC<=o90_Ya+L8i zrAr9gpw3}lP+4={y;nV8K!f>gxUO@6s;G(5lh^5 zkxN6^$QZ`Oo;@vdz1nEZqkuUEKolFUE%RLcE#HGzF>vxu2=FqYA*lhDZjaQ+i8-9^ z22C*G*-AWoydPzA6oe+IlviCZBoY+UgaQ%D38oB?$VA~*1(l%K@E)-t67 zDa{OC8GR?1@d(GVm>pYWpS+f5F_SlNbr1AQeC<|9yZ{z{I@fN4e?4KC7QhL^Di9in z`&+Xh4F~Hn4b)5xi^?nkQ8%y;Awy&Z%a8&w(KAN~&gl~YhT|&pS+g*xd_bK3)morP z}P#GsRz;sKymFv-$Oe_Kk*4di*=eR%w_5gD(Zft;3nm*D_e8b*$2o1k|BEomM^riJ-lA-*AtFX#eJgri-dA5MFW|6sz^^Y1E3%H9ESw#3EHQ-^)A!G_k-Bu?128}Zr$`jB!1~(_n;*CPKH4vV#+`i4g?+u32Qz_ ziMq{}mrP$qihib5nZ1mM&2Z-tj$T#~|0wZAzaARHSLoYxA~|yk+1kA0?P~_)E?fF4 z18fcsRtm_h6>h;xn+IN`iN<}ncu1PO1ft{yU6m*aSA8B1u)01_A)W{;_KbCQ2lUfTb)>v#H_xR#0Z3M#6rdD)p^*PyJ^A0b+AkH%6IiXD$ z>?-?TO#0oQ%y3+WCgS2@vn_VLU#Qrks_H;8xsENYLqCs0&kPs`)Z#EW4|VOAScVJa zWA~21Hh%|Jpd;{~9DfyAWMx6u|JLVgCma`gOG||xxIW8oRY$!5OXqG7(d!KN?xo4D0lMxKl=hq=K_m**w;XXBYI_IZI z7`9}*;X1U`8M*A)K>SMZL5(EhEDmlsLL?hdd6bbJk6cEGK=WVD9Z`u)oB3Emq26GY z|FY1Y`ttlCAN03z_`IX4=ZYj=ss)@4j%*R`iqV81v_r!(4QPd9j6 zP<<^09Awd#z+)U|thf1o4tsFSNQIg!_jhQFG#tPOOBu|VYlWRS@|y3?m!3R`!pfA$ zX7fQ2<+ldw{589VGB%^TqkdtlGX~aZzc?o2f#TsjR1Ivd<38fG^v7np!X}p zK)*YbE?@&}aQOG946V~euKT>k>LT2FafvBwIdz-tM>|}fQ4s{J-S2{p&i$mwy0lJ( z!2JAB+PG)hT>chS&AU}g55s9LV2(Z5Y6j0CbxT+lBQg~!~1(J;4RL>6i(@zcJx)(>~ zv+qSNJBcw03aQBkQuwED9Gvd)^8bXrDphN%HIX1d?*#o zOP2GWPaoutNp zq$mqkyUvu&UPj|vl_P&!s(v)+ZMTZ%`Nu_rV(@r;>^VHUzgX3G{$zP0kY9bRe6vC0 zfbh7I{&X(mc?0siscU_>db+<`d3?OkKGybp&|a1ojv*g*k2}A&H8G=q^JUd0wovCO zD2Den@pjJMFUHv3ZA-eBKVB{D)B8VVMBa@4%^Y-6=GmW<_J5r9OttzQZI|T zawskMfYh|v+q|M@z<0V4|8+MlHwTAum8G@x_T3F?GKYZ#rO`;$CKD4wa^k!1oyQDz zw5MlVlmk=_GRRGvq>qPJ?1#%U>(z#QiV!eEM!8jPsAs52{nRSFQdmqA%!-f{6nT2J zD?h53_VB0F>OjLSk=@jdqQE_cd-sn)L$Mk%Jq?3*|@s4;3~bTsMPHJRjhDw z<9F)>FIC8l-)+3_K`<-{bEe-}dmlzUoS2SxRgx?PL*_T~+f~qROF|zj3Bl-i>FPL0 zYPm@xH4%ZAukSHz*5G*b>@k6(u7(Z|2DKpNiYrda!)iH~g9iAK*M>bs_=Tt*M=xzM9j>k6{xGpepk+IGekHjb#q#)MdRJv(uJl$Nt0XvHhm|xy@aC-GG4`{MP8V-o z_syM0VBi*y+ixkxA%@RA60$bq@~I37OT%%DHAYXS3Y+=naBgPTL0hAz4--E{_d#lb zpu{p#6+ZOw?G?V@a+Az!)4p>M+Yvnn< zGvc^AdE#A9LjJvf)?&@QGMJ@1!W2D2@7S{|d*3SC>3-*|TX4~|{q&uL4+iJ-j7_>p z0>tuUjlLUX^|In&WAaDTW>ig#Nhax^~G;-~{;I9MMsoKXWiG9gQ zu(MAx9)!L3KLY!bhkxsaQr66DoZeWYzhsgVph>tFu07`-d4CFX0SM4QBN*FfaHJ$= zy_;dD?L5+iAdZp;V%!v=!1?d6>LsY&9GMr*au!R-P)5k2d9Wb{T=}noa1S&Qwz@0F;Ub#D>PxYnbnnx zB_$-UNW*M9Xbyi63azFD0e{qEZPc63{?rn70{Js5g`w$9V+u$#__{yngPla(+1o4j zpUb5;^Uo5lL`sUWL|`Ti{28$^)SH7a++`vjG!LzrQ7>_`28c z%$$7CiU>)&q%V-{&4=#_WJ_bH5AXdHzA%{pd`qkBWY!2jpP9(Ed>QxTE`+rGv;ShQ z*$q_9FqVgFQ~DBng;&I;RgxWx$1;7w#yrF*gmOegCPtC(iY>$h_+E^!UZC7RMWcEO z9h6OuWNFZIm`yH8hiHSz?8$AJE>RR7y{u%J5}n47MdJyr0Ik`2tmh%Kq>x$`uQT0=#lGX@2E$Q|_BqeA{VOcX_MZAZQ^b>!NNZ)D z0|BPI`$ED{wClK~qG5v#dVlV^JmFB~quMJwDnB~J~At=Gqx5qK{@LiLWo_Ug=i2O%A z=sz(NWrv?~8B)Dqj7}zM!p87UP?WoE&xh}1o~J8w`lSJ_w{!L+ofN`9w0zPG{&n-3 zD^Av8%_x7O-FvIm{?12f4Np_WLTsG9Cwsbm4btPiq+XfEmgKQ%RVe%}vM!x>D)rt*j>lbS{RKssfi~qAOcy$iDe!$=K~+ z`drdVUlKCULl%F0!N6c#!pJl)mTli3{Rc}S41{LCvNq20-1+2(p?D zT!bl}anlz~fs#FP6s9@1xWLK^p?p!rKF*-nQoec5N+mrnjPb5VY5j?p#NwB|5a(F+ z**rV!rPKu4@k&qkgXy)?(Cyux#a-Q+PLC(O<+u^@@99~u8TyU&)mltZ@x=*f=AD4G zj!WV?$kJH10fo&=pxs#$Z@h&H3zprOQ|G~aX>kV*Vc#k=c<~r5O3{*( z*DiPcI_sEqJ$jq8$6ZIqmt2bP`pLbz`I?BLMxp*^rGf;Kjm%zR84{POjpQa@wFonuL1NBr#>S5I?!k zGMMl5dhm{kK&xeu`sci_9G_l{-adGsBW7U!e3QtG;T@ezx*WZ2F`K;`xCVhSm!Rks z(&eJc7oAJ;<(GYz>#r2#WM+Iu8rH}MWFboW@1oj?9)y-*@F~prztfnFJKsx*G?5Q~ z8k+N$kEmKs!Y7ydG=_7F^mQ~bOV=)!G)=~SQb(S3e_x1;#A?94&2``{a`FfK-$@^4 z81P0e#AsGiKVUI>^fImU7>9WeCx&4QI?8qlrH=%*H{*N?b&W29y3TUo_>~2JYw6Zy z@;!t?g!6lXMC(UNfleVgx3*WJHpmzvYx8@h9=NF4_-GiST%`W|^JoIz%(&&Js|7=? zyha~_12M0l_10gkl2F~d2_vn6NINjSgj#JL6RS!Tt(e1h_VywouvT%YXuZrG=XuFT zTb1IU=t!by-HB}}QQp%H(RECFS}ipVgtL$+(e3pm!0D72d zOw!<}TabTtb)0rzTtw(doh~={(VJ$(5L3|ssztl)+(7@V6PWi8iHs8wG1Y4Bl)(Qc zn>m*g`Y31Ss_X_l_}=M<2KqQve6S$4e%;$foXl}8Po+NZDA;u)9Mn(M;*D7dm4+8i z!)ztLf^cL7Tjy8m7QTN9G>uL6LGO}TdHir?>P(S|mZR8pfxOt_wLd@@Y!a)^YB&@+ zwPbOS8wfkdxH-bQdzZ*Kt|R8myiT!i+#~dHE8gZR<+1cO7cJWp!)D0Z)0_>rkunp_ z&@qs$!j3P*xI@x>MO!?OfOGLj-qgLEkZ%tCm-OtL7P{OuCE%m#ShwOyaHD=vIaSnC zX0BcK`rd6l4keg~s`psM*~@ww@KAc#4))w;$m0Z&KM zC#a}X)do&Ns*+a`$JZ`KPszF0jMEUzbnB4HW_+*4&F+d2#|T5rkIdC=J4UIM+Y>|= z`j;VpSQAu8J*bih3%xTsK(R#yf1SSMG9}4mXyiFko`d`KsP=1Qh0bwa$qh#qb~x zBDZr&7!SE~xZ-jjIII7)gL_91OaHC=m zyV{o@fo|6*Z?=vBR2CY5Jnm3!jV3r33?XBDoa;2nU1+fV0PaAIGB+P0svM55o# zCvtCr9$7wD>iH2<^e9QM$fR$<4+?9IUC!###@^pm6Q#4HxU9YC$732IbyGGhe<0r3 zWb;KtgNK`IyRxkm2ausPTA$J>nlql#c5kCoK*@?DDioe)wEH3=bfp?*s14K%x)M)W zxLQs27E-|3F8DA@or<>*QqUdrnZHt&>g6rhIA6{bRz!lv*10}iUp%_`g@X-M?2{B0 zr4gNrQAbeiyaYg@_L@l!fF@ z8x}CjpU6pk8!67KHclGo1q@}u=qX1UWuaK}ZA0$jQ1}kET4snaqVtS^lb?f5(d&8Q z9c2v1`xs_&&G@Q>bQnD!^RhQ5;lbhEGBaupWty%iJuGR z%#K?#F@Wp9LK6e9>b%YX;Czg@#4{KU_+aH3h#4Buwr5l4KG<_wj{v@!cH(6X{6p+$ z0|(5P0rC0fS`!)p{C=k?y#km3kT~*x zO00QS&uglp3`8ybSJda_J53t;Kq z(CC^#+b3*k56nRZ{@FS*Feq7ri#=5&Z8~igHa^Ig?_SM~n#S=k*vD|71Yj|xFvk7cAvVtC+FYZ&r z$UjfaPJ`9SpyW2C()h_kx6jFFeOpz5PooqmtaY}1PP9NJ{RJ@tV8{yT9B?L`}2LO+Nngg8QS-HIs+) z@-&bjnw7XCJtUz)zS25~qZ;u1mWx-&$>jv48mzVp0$ofD_U2DZ{AQFP_)hu-$bY(a}XxH-VAy6 zIS2#311LMJA1e6yV~oC7H?-vQ$7lq^HhRoY&6<&1Ozo#Ui#3vvK5wMpJtC5bo_(Ys z4gtfD8K58i22~}9iKid^biuA*?Jv86HNdXcFqLlM!Y*QH7J#jwtJGHg-JCGwRcb%| z%R=fRG@PnF?$@Y|D>~&j?w6|}^TkbYzNUH3Sn)fbe2uMPz4XEA*@$jr6X9SE%Y1hxdviM-XmVJ#SAo(U1+G1L3FalnIy^eVVc5Z z@}mXg?HzyO2rhLbr+p|b^?O7YkqNsX7c-D?p(j+H_PwB1`1s2h0cDS5r&rE}LxSvS zRu(y&g97siRphNK#f5IcF{tYRWync#kBkH~sD;8%*rg$}Gwd&d>I0>k}zB~(G|J1Rg% zM`)nvH&)B&sa~EKTm+OGsJipmH-Y$Z5%fM`E}|uq;YECWa^5%xpGI(6p^#Qp)?F77 zHJ0}x2Fespo(E5tRFCthS!MUPG3&h1tgd_)HT$6{wcwr|jr#M+NozSn`}Smm8_`h> ziY6DZb3HEoWn4rk2Q1NQTlbC%O&?d)$S?WFq@Vi?#OYfFNXhh#xxae`|=TxzqqcdNTSs!DcA{tn^ z4N!yzRm^sSWtK5TI-tn7REQ?dw-@itcWJ67l!#|}e`%S7;kEmPPVdbBC4x(Rgg(fk zV&YIMId71RzB>GcR2Xms0P=h(uYTSa#L)iu%dzV(h2*~!g#J>nJcoI{*_ClV*$fP3 zTnvA;)Wrx#d0t4I+;f31X#W@AkxGG(Yc5$=7{9I*0)Lu-j*(`thL0nFg47iwL^G<;HGEbkr_HGA3)}G?2EKM5t_Sn1V&YP7BDOS1% zjx1o^N8cTAzz(JksD? z9qZug|4+D3H8;mPgb+T$_x2ZU2s!aM=ok%1HU3w}W=l-&N7^fbli42y=efpLN|Wc3r0cHjsHt8}&c$ z<6vJ_=YInny8xV6C4LC_d;bzv1&Pb0>ZbFIXXbfZsHIr>$%S6K_dt%5veNLI`FU2e z*CpUQ9V+wwokjbG`f@ zsQ)jGWO;SJ&MoHuf;#Bfe`g&&Fu8Y;wf*n1|1Z=jEB|+mZT7B5F(Ao2{(tOP=il)e z`Udv$il24e0(kj?;aM}x2qi+Rtuw_=`_H}Sb*=DSVL#3j?rXiJ?})+_Y?)~u#3kX$n(;6D~qGl+Qq>jhAvERo@GT5Q` z>RhaUYIXAP4bnaL42NJR4X3eEhhou@9~q!fr!H6ZyW^e}$3^eoKrKHpM)rW)T< z*m*X^(Txo(jIxY*K$`WKT79#FUk}Bu|}9Wl){WRNXG~IA}TfhDFz}hE3B7Db$)X zP}|MEyYgLAo8^R~-mdt5-R6w?6Wf<;#vx<9|- z&SG=N$~X_&JO{6P>Xac=^z7v{g;m8H;3P`C^+O{1jm1kl>_5dtiBVIT$?Efp%_7l} zJ`Pv#RRUbWDaWgltN24+Wj3wdvM2BL^_$3uyC-{+NrqCSLt}YnoC$5J1w2R9_|)|E z-y5FAcJBDP=k<`z!yK28?2A(_sqpGW2k13@8E*RWHPyc((ji zHUQ*fZitIneLG3co>6P>9MNR4n(7X)mN09~vZJ=FC#R36O*|05=Xxo0v;Y~Kq$>;C z9T)4LdR%;5kni;@GtQGziN%g#^HBOSnSF`AgQc@aI1^+3!3O7OlQ4nnryr1`^`%3L zTWrgy`Z{^&wcQ(fgoS`eXt5zf1XFx^Crvx7|7>FN zkIYcbn;2K7$~4FtK|y;qDl!C(O(|vW?Ierd8(>~purO8j;5l3x-&0=+B zRi}Q2)a@@d&hW}*j!u2XzAQY^K0CW_b&}^sVLOPEzB}5nPn*D&E3mrk*YUpgcjHym zQxz-YQJKRl58Y=^f{#yWyDQW_-wll--SF%{>T_Ui#^&xrggDfKjcXp=g9yFdSfckZ z3)NPLzZ)3!<%mtjgw$sI?OdcA9xqjA#mV%wX_J_#K5TzpXvN(9ZS*f;@Yh0aVLIOj z>GYs##I0|`>zXLB3CPDk8qR}OSQEDiqAQuj09Gt-N6Em zqyFu~nGFw6teRc*NKH?gmASN)?VH154(Rj*6o1lfr}Sh>GQH zUnFCp@8mVZfYjr=_TrLrP1bAbJjd|Wy<~Wd@RA24GS|9PPtx)Y#TX@}?v>e1HREyC zYK%XUBkab{5uS$LJT}&?;pFyg>l0%>9V>J7P^-wy5t5XSXIEQk7qlu&6nlhpW8Z4Hk#_z@vcXX%j6y=hOnG4Lq@bkW~ms)7E|IBow&p1Hq zp)}Lhk=S@o1sJ~QD0je9YvCbWztp>5>WZp7wnh{ZmJ^e4fstpin{ii;^eawpM75s~ zgC*~+`;m#3A`QvvNDC1rmp^D5$7*6rX)i4=NYFqWNByAKtV2Jobs?)VVta^(#!^J$ zgZ^&Bsc^50eg`!_1?(skP;FU2;+|!aK>@^8V<1T$8CWJByu=p<` z^OQN7N0A?(lWff?M%{h}m!$}w4({C^hft46QF3;V=Y~qPJ(cLqxU_*w6@B3qvX>OF zGw>mk$1*d-(svMs<0k)6GHX^eJo>97B9Ulwv=4bLiAfPOem~K z^vxHd!Oss-Q{0~=nuc>uWNZeWpt5=L%t{yuJ$uGm_VKRR#`GCKe3&Ii+|}Y;6MUKa zjua&q%A|cizvWG_*wME8Sk?w_*S%*HOqbgd?+oHwy}e+|>Qt**YBJxuv@NG9mECto z%8Hih>7MlERd)ej!{r+%Qbf5CrJfrF=r+jqN+V zq3EI0RxJ2fWbFB#2>jVv3dQ&5W!`yW8nagm2Anbk;$U?I!??}@au2hMA3n57)YWbc2Bkj^qh1z;8ne>P| zaykF{VwxDx#zafMLJE&Ew+m)PJI$Z*77~>vt$Q_`yL2IQ{8C$g7Ho+Q7*p`9=26A* z)Xr`2_k;&GUJ+-CwwZYnwT4Q`KwWqB9@3b+x7Tj0l&Do!WN%*@%7MX0AHyxRFSWiC zclp(wrnCelM}k>i^_6&d-J2kbuW2HG=%w}p?S=DRxT0bM=NCPW2W2q+I7dAd ziXTS!xrAp_=6l>abT0)>Lnb_UKG70$?!Tw|#WU#ZGEP67tRhvT$m6X2E90Aq!t~8a zw|qxQLl{yJ4-xw%jwrtriMacY@FS{S(2|Y|1tq4oU9;%LDDlYJna>_O(3h7^xc;e& z=$8W4Y{!biR)$D<66HQ<+>k3qR9R=+Ck)Nv`hKr8ijMlNMQUjD6TpAfF3YN=<{&WERG$7)5B}0dJwDTwIvzNBr9g#MK7IX?os=QM|Tz&2Xl--?zd64H%*d$4V?IoKAgBaga5qlUY+AB&^{a`Vy zA+GL#ryu|n{_C(<)l#{esga6K6kJ9Gt!AT`a$IFr@xOEqUP98JY(?VU5ml?QrSKAe z)@*-?w^TH>(fh|h^}ETFb2_N~d;9oRlgv)H2u(cUmNrC|tzF$Ioqsm1duVeNIuJe^;aKHWof&@c;1&TrHLoifF?Ck4n(5f=_|VVKw;;>H5zxn0c|5c6jvqb! zy1@On46K4Hb%6C+JK0OZ?Av(_PGt%>XNY5Wi_zR=ih1xZh<`SZ{4(C7wL5F!E%cN) z^B215V;`~}8>*Ud4TY8O2!p+DZ*Th8v2W(>P|%%Z@rbtlR!xN?zKy~=sz%cDs^t%? z89O9&tMrfFWKC}wp^)^RJjt%HdHZwX_D5;51;&FFsP^mByz2|0`fKyzPq))H%+#pe zQ*m@$P=eO|LGk6LV>#YtF6B}w>|RQ`{6DPG!uLXMyeqmKBJqF_~VrLH`aiUe%*UM^N&*B_FJ4cXB2EE*H6>S!@Oo!~AF9jUP{3rS^k-Z|%w6+S7{M3Bdf2rG{xMqVd z=mwe;I}|Elq1e!S>=)-!k54qrBw(RiRHFH563^w;5A0V4$CCm=mq$PPZaEjWd%6EP zWU=Tg43zryeAIkiTR-q#?D1XV%v<{=3%3RX0?AE%{gpQ$t@*~=0S^Ur_dO=Yv$VdW zidNj%_=DJSQ6{1@&3EFfD`irV7@5o-bDcQR9-Ik-{#ljlUo2@k&r=vzB zMhbL@`<}@M)2;WyqWN4rQLiq0UU|J7Egb8rLbOB0_p)j)j1R$sD~W{>8BWq5?iZ_I z4NP89;alkjk?I@h)?T3te-p2Q_@do{$wH#4MIuq$6J_ir;xHU3BS2AyAcoldY>W<+ z6hlA!)9C5OT5=WEvAs)h$?#gUL{6W7(W)rtpTW}*?XfthwtF0n2D4x2({(BR#t&5R zjuQ)IgQq4{pI#{e>oS$Gf@{t~tRsezE8fCia-4q=Z;~x(v~U=(pfu#TP$v`r*h*5{ zK3}%ddN{}LWT>I8W*}fJq0D-{C1_T&%3<)s5I6j;gr01jxB*m797;bxR}JOWJ40*1(+9iNIIT6TDMymFkIzYV5ABcp6MuHREu1~ zFI4)5rKchcGCzA!K!?Bz0F@p~H7fe}fn=nz?YEX3k#D_kWfw9wN2c?_kYYTz#Fl;O zoh%Xf^|g#sWf7xxi-Z=~c_qcc#AQ%vp)B&XB`2X}G8K~8LM8W!lgE z{uDa%VE`jU zsk8LG+#F-&sYMOgz~Jue&2W|nfSeDyj4W2!iEkrn2`MqnzSR? zg^fb-T4>?TX*w)%$D7ypFzjGKAC0tbJ1L4T&ZC(;DWb!zD>T4g9NiR-o(kx~PVQ?* zemL8awO=|kEcC4om(dT}Sgbo0vrrt%4*zjx7SN@hnR-C_9Kfvo(+bduJkD0eZ-gD) zygp>;)O>XFgi(=wkW`Ail8LZzwpX`wOW9Wism$S+)X_;DlNgX*)Ta^tB7zt-*Dk_b zE+>V7os>~l*?gy&J6j3}@4>CBuE>@^KI{$@d8TdkEh3eT#hao_m3XJ-{s|gna}U%= zrM*myAt51P?3x=aw!_^DF>o9sWx%&_($kVS^UZmLekO0Q$hTVHOs+ngQ*p2qV?~cK z@OUeH4j}r+H%AQZC2yd1G^#yLkE!TZV&Ng3%T}NfQoP@{@e)9u*Ib&*j>EW894f9* zp84jZw)-x3h1M=z4dZ`uv|ay-DF5L>w)A2KfFA4-rsH9nOOC=gxYjAAQkG5TKD2Rt zmW3F}!8q&IDRxq3o8=F`ts@Jn5a%gK*A~)~ZfB?C_55*QPy@&i0MitDt;8F)?Z@0T znuD=ru2XcNOfk!k{;>F0JZ?H5UV;pb^q1&^3(yW(k01k9iaL#z#duN-h5KjKF0nYX z928n*U2lJQB5OufoX6(R8MyItWY_gl;r+@ki-$+4`6)vl-PZwe*xIs>65MVKU0%5w z*1~w79Y;|{N95@vhxPO!hYoLwTdnQ;Si+Y8!1g(S1ps&l0D>Q*BwLut)`%GpPeL2u zSW)Npuh;il6)DPhO9H&3_birEgsHvn#EyP7KByq_FtT-OJT+K$>Aa><7hTSNU_-Wm zVvdobF|ll{4&*+w?v^^ZY^|t%W{t}4ZmKr9Bn^FuShT2(4tfd- tY_7R}sQ*CsM zqzDYhc%6=DzEcuA-$@L`@XuSs^0Qm$HAbTm=D4sHNl_Rs;~by|0Q3+;U&zdVyb(WF zM&9K>6@w`1v>|JEqKc8iSdif)sACW_-Jn8>8pv`soMWaq0QJPXhg0-bwA7|XG?FUT zrM(nibo}rpXg^KJi2^5K&yzA*zF1ooEY6dCryYB96>MWnAlAC2q#>J*s?pxnLS(qo zYly|s4{&JHXbWQ#c*zo@Da1PV9Kaa>)Bu2L05AanW&pqp0LTCUy``iCo310b&J23` zH06exn&iK0HWYG=vyExW6*X;?G~0_>JKq08lEx!dN+$b?+NP#_z0#%KLbt#8%#VHS zXjl_#()CZ43rV8g)$$(%3Yh!=_U)@qLP^2HF_y-9cO z>Od0i>JYrlVQ6I+_a8?aL6Um-b$zNQmamgT?_ncffyYc4osU>SWrU$qt7BpIgXp{y znXty)5x&%>0k=p;J*|PrcN)Ct;CFEAdT&o3UegeR@X?U4Y;#qf@Ed+7mn*>;-LtH| zKbiWF+I~WFopwcEaXOrzID}wxBs5O(_ee(EKcDYX!&{;};5_C%2a1=^a0iNcA9?KR zA+lE?A)9XfixIfu_uAi`v-Gkq&ya-Y9ge%bl*LCLG;$wtSSYIRrrC>kvgfBwra$V} zZ=ij9u;1#RftY;tYv`>yR!7=$!r4;g)Cyj|gWkO7({Ax(1u_rHEo*~Uxxk00T00Ip zQ=m>}o5GA}1m$iaIV)dK#@;*hc54+nvCymE2_czT4pH*U>&p*wd(>{xH~^WSSw^?` z=3V6iAEMouSm>FWI@uxv6XFz7#x+tZ67gr>6Nf?x4FAJ;p(YgJte zA*p$)cJJM#1U;|uIgC9i(R@v4mE8MFm})v_5{xzJ6>8_r$z}^u4)Na=9lQgyWL#h8 zNYE{`8mF^1QHC!Cp{REqm5d>RFE~DZp)Eq1!l9L%ME2dZM!qC4bSOg3DN0QfAP?Qf`fMYG9Sdu~nv56j4{~^D$X+gRu$?S3=p1Wyl?u?64 z=0TibkcYF9Ww7A7F>#FrBk8~B^}@k|&<)jp(d82?NO7uE|3MFC$GIpSSjPSbojDP3 zSFZRM{jxvcUhDQR`oIqhQm$IYzvw_Y#4=xlNi5a>3O|`l$>U|J7qn%q4V+I82>*N@ zpg;8e7hUNLpf9uhi|(lO?oy&L<-gCT%HX;2znBua?)m#$IE{ENOI2+%*O{);|MT4V9@+5beR z1kzGk{VQ!y7m!x>`hRq#EQWEup5z7%RaJ>Y;CV(XS^6x!#fsvPpFWlTvh0y^bn|ub zXlP4<1e4sQDlC$?FSS3z(%hRshYRryH4c#xX$$rZ<@J?1ycWO^A-t*>en6aP+sJMm z9~=?AtMzSoU_IxW<GBd5lfiJ#G4A+xR}bwTBt}el-+ps*!RlR}n=;}NFb-M z(|`zx#*%8VSq~cBJb3-=mPLGc%cuE+P@P}|R7-3zls*`N)l(4z8bY1y+065xZhAay z2q9k#3%;vV$R~Nj8S{by$XoRXg@9G^{?pB46MpKB5F_csHCk}qbsd(tRI|h`62vOPTTRR z&tmu`?&Wts%~!9}dZG#AqzH+)7ASd{J&0*g?Q90JbCf*Tz_#4bzz{>d&2Wv)K$RSe zIr8|q&2Yt*PzG2>8+lN0#0^PKHHK(>(i^BlPbZ%Br>t0uw!>QXZ$sHKdhh{&We>1| z0hWHCVhbT21?SVH%wUgR^~m}jf=lz_aWsGIE?>cAGV!k4QP4!EkDI4_KYdKxbtE&y z(r^;@M?w#N-}vRibk^{eV#`x)_KqoRQ1GUeT4X&PK))x8`M&3QrE8UrcRiMrCR#$s zVDcs{4^+Z9zm|Ys4}Myr;XY%KV_~NKoN7{DSIOJYH;7~!`%lYL>t2)VlN>?8?up3A zBVqhY^No_2?{^N$lB1z-frr5nK*yQEA(mJ#y>$j2l6la7r(LP2+cs| zbQ%c=2j^v!KX!NpDoXpRqb2q!C^Z5$2uOZ4Fya4PXJVV4JSWod?aw9?)VFm>K%`DR z>&Db%#52atnX%8iDb_@;M_hk8+8=Y8Y?r0@KWkg2=@xVfx?3;GwQ;Aag$akf0e(Z% zProBNR^OuwPV4zT+sa2Jzw$Nz)k`_8GB;^Scs<+pAWbHkw=&>!uUKfYZS+B#33$_V zld0l!qjs#y8^1?-QwR@?`WwHhzO>!F`f~BqQ-c0Ywb2EH>nDbWB;Q@FHt*?)v4hh< zAL~haY)IUj1D`eJ!jHivtyz}d}iLrhu&e~`H4kw!j@@`|xpyG2Ho02~E@@T0P^Vi?`L1ynh7VkH1 z=(bUeHp@1&&~NXA-~MOeXTux!Ztp=0<{y9>#yf1?CVW&xFS-tMP^ory^})}rgK5Sh z5gn+U!==;@jEKeCi#PeQ+uZNl%v>QX+ZvZ@o9u#EyV^|41+Yuxn2+xTx0L$U^ue1% zemNOBHIz+E_dNb#ZY^Apj} zO^h`wpPB&ZWl?LbRWHP87@jxQZ%USV@%Mg^S@*0MC47MX1-Fcmb=KOu61=(!VJAlF zQatbO5b;IC(mfqaPL1Tk#|)mPvKi_wq z^Bd+#vD*;Ej_Z@#H2CDlHc(zXcJgD$viMX=%KcFbeEI?UDEkbTfB0U`eru*4u+R`J z##5oUV|Z#sZ#N$r=|EX9e2>mAnBI~O9qCAE8+|YSSu4He&8SGH+9fH%8~cp!x-NgL z+u0vbv7eV*wJax(xg6S0#FA^|1kjMJ@4s0{`g zuQztwtyP^)84-FYexD~W)OE9HYZy&sy(bTs`03&K7Wu7R5o!tL>Sjs*qT+OLIFDLi zZQ89UQV(V9^9Y90o}6k&@)UB*Nkh2GPM*95CxT`tMF)$gF1Ok(ulOZKG2iegjG?}p zkxJb0;M9v|h~a%G92{jmSE>3@7 zIY1A|u1*I}y1TDofF@2%&sXC-wzg9fRN=Z3AoEcx*S0gmCH$5MBocGIw`La8pF#8> zk;M(G?l0tR{meV^0PUllzsvudddQX1TEYiwqjx%3s~^^s0CjbCxO94#iSa2TN}~@z z=95NLz_#gB-hWdkMA@Ec)I7Xqv7~?l_uURagt>PHok_`RYL=>3k=R|65f~ zLo?{j!iRALe5o*y!2;e-8d6>*mIjSumnLaovc9Yh-r@@U4u06yPM$qf*aVgaeE7=J=JB`F;6 z2M#$UNO*EDIHWFJCW#!PkUw<*Xlf(WG?tB>Nd$ma$tnrokc?C9a3YcCV`$fx*gg zw?%h*=bgK|{S<@c6)!>wa;?qfTeg!k$ zxLE|8?$x{|1h{~)oE&d37e1mYUVH z4JU#TQPcmPG9)8Ml5vTBf7Sw}M?+Eefu0kM+#-~`*#5wcY-{`P7J9isAtcQ8AxhqB zFx$tE71X+EEfsX~uGvK|;lUxAy!>a1Ms0Fm#4OHy4syYDg46>i1+3s4ZJ^prpTP`^ znko<1*se+^@l1I3fPHh9U&{S1T6b;H7!CEWe^T@TJpbSG4zs7LlOoS`z%O2Fx4FoT zw*H)o@Xht6i@^{x=75Op@WFY-6MC_^Lt{InielGy6-EA!L`_Z6k+qegF-CWM0Th$aovF_OX%Z3;kS;hEyM(~_z+dU{S&AIZmFYRQTPPR%%f{sn105QiJY`lXhJ=t5 z9B#^n8?Y}1uxS1GMxk}qcebrSV0XZvk}ert7rCh8ss$n93&6fM4FFl;cY4O0ZH^QGitU5jsS_1rHMHO>pP2k!!~rRm^ZGL z^27OVjF6yI8wrX+$aDW8V#5gyFu^%$`Xj$EDnEt`(F6BpBMr1h_!H2B1<8i0gawO!LH)hXnN3hyHt3$&7J9_v3GvV( z7W8@|MUGx?X)F%iT$R8<`l@<8PSoMNZ-1UkZS>xUDN$BxCKzsXWd9gml!oCCeMz|N zm_J+ND;UFWg-{WmGl{uzNfb@l-L>_+?@cB`18;cWdR|np5)_)dp)3Q`V7j*?b$i+otn+BJRXDmOj?S;0@r|wBzFsaE zkX3+h0&JX1kj^Ya6fAn#utF=jw@qc@#e6(TBJ7QaRDUV4_W{vR=7U_uj0ns)(W(or zp!J+ys}bF>{XNizd?o(q!IqcjddUGQ)MThIU&gsx035Fk6Ld_>g>MyFviSsb6u!a4 zqMH{EJ7?rxbI3dbx9~^ZLG;jkXm33#08G+0ahcNE;0w5gHp=aCicL`1`-(+(h>=jZ zpiB?Yil`!$Kn@vr;X}p_Re?fnfF&*S3#?NNzbx5LD%swx{XhqW%@cb&&r$A-$kGSnuj4W_S)GXtpw%;~p z;J#z2)>Aa%5r-L&>G011K|>=WQlRi!fZSbhYe}zrKiuD$%KU*C2<JW*PWO5%&8`Zf@O=VUZ4a02JE>?l zOTuV9nZ-;5OPusHhO$UesfVsNkbPn4gCz<*RYrU4$_P2~>`Ene{FZ zykCuz&X!d=X%dSlv6kEz7vr%>c7Aco#EYCXwN%RHtq15xQWBYp(+_DFZROU(?w?@i z!SxJ#QpD@~BPzI zsZ|GIyqA`2evgXCVrRh0a5&@GojKLX0M%}#wwvPlrwl=^<=}mo5`O24KQgBzc|%?E z)OAq$MjUZu;6VjAbI-uDFTZYqzSx#UdIW4rYQ;8KAF^F*cXGFq57mW!j+}%xlgk=@mGj z_e!zYG|B1|ZDDXPW5Tl;FaqKx|jtJ2Rv`*k8#<<$1hxWKeIn z`p}`zUusnXmcOZ;_{AB@X=9LbtZUG))~eA4FtIx|ihP#)qmSsyv6dH=sp{>Pl3Lk7 z?TIBLx7w6#w?5T*bR|3JY4P>U^n9pQO^Pt;u99>tu!-&q0_)^D+kmvAPnVUb%dsQJ zc*~`iKs$!i_4Nr@m(~f|sM}es zv)X1X=f!P-SS^hB62P=^zx6io%P#QM!z0;`Blb+I>TL$eVfqoRoV;KFipOn3v{|L> zhQX#FU@ChtD-YeQk^ID-?Fsx9t(Amruc*V+`a9(+N^pNfdF}Ydd8L{uI+L4xM0u^% zh!hdvqQ}%O6#1A^#_6BeAzx!08qTaJK}|HMA>}@=8KAIQG7WKLdt&(}3>zS+&(!YP zwLjWGs`!|)9zLqHw&nmRxOQXz5RnfntpyuhF0cHC1Z{|IMxv{>!4x5}*MBe)*+c=) zsq{GQ5K!z(A{AYgBBOBK+W=M5Z8=~U;)3%c>XvbO$BI3uF+AyDb@l%Uuij^1 zKeZTnN2%bN=J^dor4e5k{PEH%z0bI29+qji7h-{_Ls&w(q z!1!;QGCxaxm>FS&5@w#8C|3tecX9f++mvxj2qls$>EOb8Bhh?>TspcVde(FF$;WA+ z|D=VR+r4sda_s>kD(?7JP?NG!Zl_6#fJ8}sNnNOYMHGgaIPSoNG6A!yK6XgnVF#1M zYjO@L;w0q*P#F(>#=fS{ES*9mgE6#N!H;cyyAFjMGzOwGIj+^t#gSH}My|;)3y(*a*)geK4VR zr-HcULGaVHl5O@G7ue`h)?;EeQ{abvXGI z;~oXU!O(VqHs)=TxfaU@gqZ&_&4HR|!x9%%4L#TJnZly;`<-TWlJec-BJ{NSZqmVk zC`r21Fo)s?Fw9)T+k6>}hNN=A)K3Qmj+nQoPy^iWBBKvaQqlSOTba`q^_NmXAK#qP zXe)>VOf%dHc}g6i&6}M^b)sNXIATt-^0kN_Q(mZ&f0PrUam8hM2xNpbw2so6;s@Ui zoGT!Jz2H+pgof75@oX!HuMRNGVEv!4r1d-?ExVwbhd|~nolpa{P2Jan*G7>XHntmM z{7kO5LqryrGVKaX!Edm;_(o(HwO1{vb1_mlVVjp$dFibuO^FJh25BacJT|x8+yuzq z>L3jaGN-3%{VG{DXLwU@#LRz)wRbupxUb&MK9~YGAA`7*$3@h~q1D%%Vpio}Mv>RW zE#r(b+wY#rFFZ!lb-ZP_(h_o+eak+9ofvw|1hJmDOS>-pl3~bsbBVuywS7t*++&xA z;kw_9IVr8Pe?a`4J+r62-$YpdKgfFPfT*4?Y+Mil5rh?_%S8#1?iN@iq(P7_=?*~z zK|)+uQo4JQmTr(1Sh}R7K}w{X{SAJ;zxVy){fB#*d+x;DGiS~`Gv}Eo_@iRfTLbxy zm|2^41NllW)|xE^XxG@-(?1GXeUuGf;9MW#LK?pOF7GONY>Fy+`0mNDc|Y?pK}K#% z|Bc5pEt_$*T6u$o>Fn%>cNvyto3Ok*FsrTlkh%lMRa`x$5?v}tqHCX9m=aimVzoEH z6wD%G*Sej|4)pzTD}!Fxfrke5CrVpj8>D>tdxhE$$IS(*e9v-i-{X5&DW}i^R5Uso z+3i%bD0*Z0GdH+qaS~YffH!`8bs%b5rpJy=7Hd99AKAFOmyPjx4jf)8ZbJ>Rxz}&N ztw>ct13@Gv(YMbDX$w)h4N$g(Cv$If(n)rh#(_#Wc8T|asvGi21W^&}t4+vY1sUG+ zlsF%`BzH)vc_9uZkwz=?pcF5(U=K6NB{Byk%5&?m{T`>LPQ_hd-Q7X%#GOH5B%jmLrJP$G4k_e=4NQ2NU5XrqjxXetI1b7H^hF`|YzV^D@3 znC|2~--9bM52es3J;`zCUwA%$X-Cw)3~^>x4qp?k-qY7gfx6K%*6j4LBfxyGiuB*f z37i8iCL70(xB_2bl#!LwL{n%^D;!u|FX0wAmZa0$URp~d()V2D(N5ucpnyeQc2s*FwP zypj4;Kk{fpqXzg+ufil<%Ekt)c_IGt7d?fIB68sy7m68B%!8w*Xe1=Li@xr)f;T3B zjWCXJxPe)u{&7X0 z6)?;S6XcI4m*EUDGPrBYKGdR1e~pkw`uYJQAh*v zgOG9B3$(?^ON9la6&Fc$r~#9{UPX0s79}QBjhOb^;PuN5xROc7VamZ(djkA>Xp_J? zMAnPe0&Ils>6W5&T6yKetOrwdAM6%eLT&k=m0+SM{f9lb2Sz@`_7tu$K$*{2xy446 zqPFH_r09RED0wxSfB1N*VFAT#7e|XNP!6uo!+tzy_rQqn$<$HGJT6WQMqh_M5&rJ9 z<=+D#zUulLP-7Osc-_F)_d)>)lOPA(#DlwN~TDx^#F@2w_;Mu{}0Z#U-py#2J zUWu$nS@fd$&b^KI;jU7-=ftmYN$mF&=#?j9LUc5rsCK+#A+l6oqu2}}A}`fH)TLL> zeP(~l){i~(;q6$9w`*TbGvIqR86!nDw66%j5Aezo^Lqb=MI>lscx z^L2u?>^()XA<000dVlxHuBf;+(ZU{*!F0?nL=@zR$duS{cf*^4pj68!xkIBR`x|TKH?0O~5;is7(W^4w4NUcmV+( zNhtv|#N8h@jx7^1jvbph>E3D+fZ1sifcs@cm@>vBQ5K)#&TC4y|MChiGjVCcU5ahT4Is7Rhs1hMG6sy+wND>k)5thzr zae^rTIiFdXxa^N9i~$o-jpkLt!`@svh=0`W2Vp&I=wa?M+M zeFvaZ2DG!nvR9poFo$;?ykd7Xn;qYHj6ewP>1>YB<25C$!iS8IlN((tq5&Yzgf&jN zFMaJZanQA^IPmLu?Gc=BwH*Qaj#6o-47A?ax|zzvH9(NQU|Q>^hJK6IljrFGl+HG? zfw~pv`#A6aTv8CDDWn-nW+w%MxibENEEwBg96G}rN1WM6nzp(UDzm8sR| zUcxpx*YU*T0n69l-gMtH=?TZmpD#kwMbn_sCcj^&;aAWoBOftuQGG#9<^^HG_xr`c zcL>eOyya^StnM?F=*dKWMs5urV^NLh77SNO9zKRHZoVr-P~TWi(>o4zH>=zqv931L zr-Vf$Xa28QTvkPMV$cDsGU4PLGK`8kAFgq3D@%vcjz1hYUTsQ+4v z{SkQ9djrWeKB#kX35rTHn$2bPm+<*VGn=T}ortL5kqI&wuDK1Qn2doKx%TjBOjOr9AVR9VW2LIs zNLuG2QIG^|?hqQz6?adSb%*_>Gl30a5=xwFx#RvZUnaczM!eb5h*>qrw2?HC)B4B- z;8?4w?nUIfoYH>WB+FGlVlTEnoxge3sQ}7r`4xfNk)r-4D<)ROlY7j134E{_K_mbZ zx@@EF9^{IH?r~E|+AJZUZXk_Sz(8>aPSoAwTO#$wRP#7)0WXTMy&#hHB(&!Wjz%rS z#_z7Md*^Qq*~%W{bx~1(0Ws?6(-iAZQOdwJZQosp{S&iZ#VdelJky>2rp+17cQXuJ z_FO9J^@0~fbifPdE%-)`Jr6kwB42%?;u(acW!! zkM~~cz`q1Mm#>c8IYRJ&AQ<&>HuJ{%oKhNyR8)Lq@=(cU!a(=Uuxx6A?S2uV839kJ z7^(WTkmUwzmE=XP4brU{gji7eXKiW4+VUFWJsu#kpVIaxH%HM+g;|qYEu3PW*f~K$ zHb||0nuPL$?|~}w;d&;;)s9IZqFcTRc|?BZ^2!0Z7Sm~e`6@sP$rlKZxoeFJ;p(H5 z+K$A(K;KMts9F+&zS@f?bkY32T#eDfV#G}6p)9i$a$gZ!x*@-BIO4;Lk`h`qJ~8nJV9JQ~u@&FuHb_CTY=Zi*vHl0ZfDC zqC)>oav{`VUh(#EnlB5D+FPP99qY3S{kpE;g9J=CZud-*v zP|Ad?uM@f!K7p%-8hmSu=^VBj{}w59&S4H!xZgJT#a2NghE0m4@Z5H4rY0PoLsG)) z#iECGZXtY9u{Y`BJ^Otecuai0y)TyC%)oDRd}hlMwyt@*eofee(xxRQ{0ADIkoNv& zmp)>nZ(h+l+YCA+GBZ`20?;LZLY;Jb=GKMdx}|tnKX*)s0tS$m#xd^bULyQ`fK}hq zq+27kv&HKSnD#o=CL#DkKGqD_^T?@GEI_3kq7T=-s4ECpzV*56^82UC zeSqUFKkS|_vC;F<5HpLRZ!yR-x?*b)IpCSJ5k81`tzH6F(12Mde$K8a`{v^|3EiIu zsizaPuKj#FIF>g~uf*Vp^e7CAk>iikONQ#%3oxlAQcT>RuC(?W?V3Tj0caq8$&txE zZW=7&Xnwg|{1Cnm;=~@2E9txp$^?vM77P9^Dxs=f>_R2YJR-_dSoN?EP z#K_+)mgfSVwl);kf`d8{LAgbam#U+@A2csq4dTb*YDvZ>-pAhUB$bU&#ZNWA za{k5goE^&9;M+;-9BzbXC9xd&;gkoDiLws2)u}H+Y^mUktb#sDqq$0&*^T*tW#&wg zT`DYdRQ(L-l(nM$xRH`@A3#Hyx78OQGXh)x0EmF3R*J?)AYKE7P5l(NK+ z$lZ^(Ar}fQ3HP1vVB5YJxaK`kzX0ENn-J%O%f04ZDXrAg`#rMOCCI5t>Ngo$G!E} zgJ*Z(icyMlKBmg{!^Y=w`jQG<>+$q8ZauKd6z!Su#q&1bXn-2%v!t-Fg!^~1_61&I zE9Re#>H{7NC79|12|2G0@vFHaRvbu3kI>}5kh%!lpU3d*Vk6W?EVbLnmDPDlucy`6 znVKIkd!Jnk_RW!iSyt5{2>4q<<5kp@ZlT>yHhzyd^5;T7Sdt6!oMbS|URpL#k8V6m zu5?5ovPYOm7Uj_td*#?ciL)*?$LN)aw6*-1-<>ky=G1%W`&}~4Dzqbv6S6B28zWTi zqyoXoVX$y&27l}D{7Z*Tfy2*Ng9+&pm*@7X6Zp;Z$dUU3*Zi`uEB=7p+)ITk31d~2 zX$r1Oe%U~!Bt2rEWb{4q<{+r=neHfd&Fginm6+qyvRfep}rkS9Eck zT!M5~EoX(aGgioy7_m zeS93TEbGlI@59E1NgEzusL9iE)pRs`@6@(a1f)+5L7`Tk2N>e&9$CxP4n39%y?>@w zurfN_wgE5~;-LFSxOF-${1A;%K<9Z2mG|X~@5}wpGG(WIu4ghD7$rK?b-36TPw?em&U!q1QuAF98LH*+g@>S zsa|#uBTd&D(zuB=m^F{}>KFqXsYU;X0*T%Q9 zb&F|9XcVI-22E$b8)x?tVP;#Maqgu1jeuzKMW^fAmdMD!zlk~)Op`x8bI$N@6E^dG z&l4e&|IPM<{ZZI6hZJ+4$}xSqEi|Q&Iu6LfNV$J49IML~ zbKJ2;x}xm_a@E;z)+OF;wZ9UuUUpXwNzjQEk*niu+Kmr<{h! z@gOw1-t`Jp33fg-*>Z7=BBbB?fEh#J+P>N_`Ob2Uz0G3n7Zk_gr)}5pbDl(3)i+|* zT3jfI$pyu)EZCo%o7%u{yT8fTf60%6Ffm17jA%F_sNpX>o5*vLbv@tDo{|dek5@(b9)qTL37$dw-xCWQQ599ac1ZzTTEnOZXy=^FWD*a`A=<~Ao zI<&5x42JRAY#L;+G3;{(XQyk%(&5k2n$ueW_;95)QZhOov2|B%*v`m-xG2-t=9g|{ z>n!_$?L)MQIaD)h)b}EXA9>+X5Bx0|F$mlde2t(JU~ijM9odOix4YWTS_#JpA8PEp z`W#=jk9Z^=h@B((W4^CPu8~^5J#L6SOWCHeGlGiD#NoI;-`kxA@Qr8wFAKMl-~$KI z1YD6{`=k;M`gT}y>dT~-@>gOqu8^81Z`k(5o{bqQM2q4+UfJO$Gcl;%e45@wN$f15 zG66L@jy}g}KYLAccwZF-P%=|tduOAtBiihGT#@1<(zD}oE^%^sQ>@4OSc<g8K! z=WASgy{l?DYHZkYC%uT$e@`pbcr6BRtLg{tAiWUj$|6uQOL@3;e`jE)5(yU~xzkV6 zw&`M){g3htA^#dgkZok8V0X3i$Ij}VgD|a|I*6f@0jb>~O-E2K``)_XS@Gx)+BUR}Lxu3;uyDPd_Z^R9zP_qc|Z|t_`ba`NDN@ z(-#&+t`gMat~g&wOXVou)vz(Vj--jIV8waErB_?ccx4<8?+87+O+k!!{e{=H+%R4; z9Nzx7cqQBChWuWia2L=}-i<1BOw&*zGs#Q(wbUJ2?&omaSKEv;!w#KGA+1RkcgSO* z`i-pGH+#XGLuUQgZ1tm`vhY0FMW9M8{17UWWA+SgE7zNq*bf^f!-+@K!x~ae#i+Jk+f0ocHpO(Vi&96 z`GX9%_i1qDsX#`y&ehf^H)qJ_4R8L5Un}%Lc0_Q77pYMP2nh|os@zXPyu){n(eYvV z`aNjQxG!bwe9r}z6F<7NB{O`N#Od2R1WW4PeBYBBTVkP%D5a2Tzh5On$B>d&G{%qb z3d>0xU9x>K{H=ZM>c}YjDnST3g0kM@%eMOIxh8l*(p*YG>}*lgY1K9S&GkjI(6ea34sU?g;#28bo?*n`#Zi_a9&s4qK;PNAuyu_nj1e8nzswBp_`%sCyFDq zfx1FnKV;Y7wQM`i4o9YndQ%PC@LB_LFyyA0i|X&jVhueOJ`xgeUpmGNM0p5tWz@fhJA}< zj;x#H&iCfuP=cA(Yi_)&<_9;7vcH?D-ZJig`cC}d4tL%3wGjT$#a3xhc9F03#Hc00 zPGSgT@|Ultu2<~S6sPP;-!#u-Fq@lZd7RK_S2zG3-ao@{ys^#dDG6LLY~T8C&Zvmk zyD`J46|8A+P6>g|!v}&D*TqvlplQsC^42Qo&5iPcNihRJe}6r5m|v;Z`|z7Y4tJeqg8vgM(C$;f(i;ZWtedYjipIaX_0wZ5L=Hdx zO9Y+LWMt%(QMe#REjWE-##=?T6#o9g6=Bw#$yVaL8jbmNZjB)52liy7@C*3N@~pfPxNAE?o<-2P9o&Z8X<++B6IS@B|4mqb6}{M`D%bm83tOKp9^|9`7>%4Aq>=$77Q;<%)}r_6QD??6cb!Z*rgNN-hm7WfpZ0q+N!gjl zzIC0`6W%UNrSRU=MmDVy!ITSxWWBW({lJK2DO@4FiOoR(!Qt-7`868b!TGhHV8f$@ zkPNKNnT2i?L@keJcByEm80I6RoUx^<_=H`E#}I$*`If_Xr)`xoKee*Q;rOrNgUCPM zy_t(7A6edB1MKc0LR6f9aQ=DdpYNhE+5e^XtXK2Vui1U~=7dUdmES(d{D%E0g(d-z zz%#FH|1VW!|0ebK+K-nI2nb+Bz`-V1Au2qMPkhX<$#Zbt0`m*)MUEHXGTHs_5?}J~ zq8dFc+Z-|ma6!cXyYz+pyBu8oyAbdFyJ)O{3y}ueJl~%BX}&>J z-=O06s)m|QF|kt3ErjHF@&YL$M)m%yKPB)27Z2dgQL6OO;Xn2HqL-8Q%Zsq&$EOBT z`j5xe!EIXNJ_*x=!}DdD5!`^rjB?>If#T zoN_0O@CrDoYXof^Rn*4m{X+_V0kb>Z_l_&0^0tGM0%S*Zmmlsb@$jynHTnz5aGDpt zUeL9m0oGhe58EH3>$=|3NqvHB=)@`H$l6MSD*fRi&$|+w-Lc^4x0;IESYwnX%On&`;#MyicC<_YT+ol*fqKS|si6 z;iA2uV|us{^6g#r+)|2eVPAWae&DB+ALGlqB|QO>`hlsVyQBv_T=z2x*xT->dLTY| zq0fx#aW72&kXj!N4kHm?mn-IsS>GQOzY=PO7Nqgl{Cv_W=-sa$@S)!wVHS5(!dr@4 zFgwV`F5ef1K(b~{P}J=eoi@b_!@uUAIdGlSwLN(xNhu10M@_jp$#bnbiOpre~N!xX}?yo6zUdW=uv7E3cy1L))sQGLQ?^`Xocf;rm&3=f-bhU zZ2-uJrMN5)_5(m~EbH&X$zDR^SIh^DO`y+w(J$$pS4fNqW%d8~(9k>Mwiy=G9c$}V z(u_4r+~&wV2qBW|xro(T^JXzGy*+wKr|v$#diC_$@!Vmbe1{{c^20>>V*xwG`0H)? zUJS*MP_ckDd@p~=W0AxyYVpu|L7iKltz7b!wz6M(o`wV*cHKiAKgZsk-f<+r=N7_q z@*Rc-Zk@cPHw*La@Swzc(RYFFuBuXvtk&it*h&;{zqREH?_t7QZ@J#tWm+&=&pB>VUX}?%WtRx<*G(UkHVg0V%U6G- zQn~$Rf68|4`DYgy@}TUu$}du-HP1!-Bg|&<+VwB#-jW+#s-YV=^yoftBzTU*S^J8s zY*f&@RI?c)MXVg|>A#TXAASRQP>H^4F41d#?LlZrdtvZllQrUsc7%#Xe?_VdD*?Vz zwoWbc$E}uXM0=&JHWvf$e4Df)=J6l&u`6d7l#;9{_2Vl{f!E4q3j?vtL2BVYo)})- z(!`%)o6ulO*ljkOuU zV3nkutz&ql+JU>i`)#gHSOO2lF~#CJ_Xk$eRBBkSJ!87A^JCI-JEhh|W4K&Ce*&0o zapMOKL3X8@#{!Ib4*^o_VxsL(<}uelmmV@6V(a_)FM-6xOgn*s++aL61R>p3`K-a1 zx^I340dVuFmXm--X^u}{IFvc>?IzSu4qRO>7FW_KNRJg$cHUH-*UzMZBAFh06mn z+FBN&bSV$LJ%rsRNhOL5YnSe#vgd%ApB=J$n0SH)s< zT1bYkm8XoNpA72Epv$^g=T4A7xNpn&{jM-~2h+11(CiF_ktHAEtsgNJ%NtAST&blo z3kR<@FB!$9c~18y-K$!X7j0jzDiJfk%$md|s_2h-a-ftpTjXFdAk_^EOs-b&;i8uA zCA+u4Ijl4z5w+Z!jD>wquNBg0E*qRQAdAQ}@-H8CzMRNBN4;&2x3I-Mc9)hW#eE9$dsJqC;X3z` zvr#K9Ie{TaK$SGTWMOt&Sx-|1Jv0X2pR+dWc`w`9;xT=#h}>)KP!2Fo16z~U_7hhy z>w{CPnH0`R{~k4jz?E%fFuO1r-6^r!Q?+!{2!lkzPOa{&BX@-q4Z8c&j-%e{7MmMD zhOI9K`#IK{g(Va6M)40st;q#yMj3G$-L`n=^wjotQ@d(-`c4>)9rFA*ADteXO66tF zI{h_|KU4bH{U4sh5AO18@+h|E2PLD;5HqlfIAj9ckn%AEnY}Cw> zPnk9N_{DbS>?#57!C|6Fns|HdhL>}qGSQ`BTq^BB>R|R&Q}-#7S_#VeBh~&ReXATR zYz-!${R;M)B1vJ1g#A$c98In+|4&wH+v&qDbaTr*0m748L%_A~v8%OZc2q~BTV%g{^JIuWc#x6=>z7&b-f z=)_vCgAGkhxuaPqn`>f$Y_OB_Sly0t&F)1q*aKwf`G#9X;C|>jUID5Pjn9~BN}nn@OeTv!IR=>Uh5Xqu3G3=m44wvU=h_Lf!prTRj^K2`aWfmDYXE@m+QV~5j}lGw3rFo@t%b25F=&_ zH`zggpRs}wT3t7C3ffj@^bOV6URz!(_qa)()G+Q2icAaSLRKC(G`H zXgD)}`H}dQ*-f?Eawq~lXMYT@HE?Qx#ZBHpE5Z>x3lFwJ5N@nXnI2mQEJr*ZbF9k7 zCb!}`JptHyEGGFheGVU(->L4i_L&jm_w2Xi8~bl|#E<^X9Hyavh^Bp?be)@6=X?74 zWxz%*Ht%kK68t*}drKeN9~I{_yMcVLK?m7-NPA)f0*@X`1~@A1QYz7L0e8;TiuY#Pn*=S@2h0vkFkPS9bFLRw=PX#K$(*TXZ9`?Ma%dg zenOsKy&e09tj^)U`&_&|y3~rzB+vuHTFYtpLweHaDb7WJlw`RuNCC!}h$Q&VvaO4J z-+L#682$iw&UUOD8XV*Ib4u`K0{^?799FA31E>*LDb4@sFyxSE+N&Qz3Xv4*SqO71 z`Bw4qYLi1W8w{Z!p+SaH**Z4QvS6_~#XZ1&3i~`Q)%lexnRA0=LuaC!W%BM?0w27# zIIMb|Os6IV9LqBMw8=Ti=PHxr`$%wYj2+8M%A&VEvM*$?kW8KlLN8m!z)Todk#;|Y z%`pCAR8%*c6%2tMA%B$(R4n5c&%kLp-&GfJjB9GsgMg>Kw@cpq1DQgqXL$7C=21+q zkWxdZBrovAuW6!BqPsLc&Mg(RcLzCMx$Nx5%&D%kuxZ9!{3R6n|a!Zm|y0g1W=eh8p zjFjlafluzp?xFO~@L=EWpFN7}`d8&XoOfKdDpOHz%Jx*^oR;$DP=6O?3s61Fh$#`o zQ=oN1x@d4b$@i4o^vZ+@TN>ScV0(Q_@BvU~thE%L9a1W7$8#0YJ^@Gwg=W3UfC31z zuo%}f>*oTW-b`{qKeow|F1ccX4-yi!Tmhg4W@P`WnQM8p5>_~YW6GECFt!CHEYo*2 zo@<0RVYw}c9!|^j@2~~EkA&1k1GMwFI;GgThiPlzINZNiC?;ixRXfkG*nxjHrm_fS zWM)5WC{vI3rClAxmBMo>?WQW5y|STBCC=ggEirz~W$x=rE(J<2taGqsI!uC6hHJ>o zpbjNMg5NUFf20s_fc9CuWLnzt{lSN|639z%eV+&%i;iV_+HWo4JJZMmshJ=@)91}g z7+`V(JM_mV2K>|?y|mOzBk&>2F^#!;siO_p2EOj#FhEU}07b>wko$m1LParPn2-(* zg$h*U2kNB}`h1l=lY#}PW1G{&i&1}ycm?=em1&0-)-%Fx03Uq9NXY?m^0PG_ha#e35D<9BRaTu2SbLfS#)`;XjTiWmE;LQz z73XFuY6F@|LZ58i5|kW)Z?3EivY9GfyaW?;zkGe?IKA0Y6K+LieT-J1 zn*yx9Ep*~(Z|Z@@OIdoaaUMdeZ)|DLCFMZShG?uagv^~=$Vzw==s%1|X$kLS*0is` zdriN}1dKGjz!1c4VJCu@d+mABM*;v+@LX|GyDUO!DIye1Rah^p7K^9V&cWNv7HFck zcGGFX&Q)x{2(if20O}>vmZXK*kH*k&smrHGpx*kwryR;ilt^l*h!g|Vj}bp{*1+SX zd9IWsKIL?srb0QtvCNRjE7}Ra{26+(@4Ub^ygGXK+4lJOh8IM&{OK?EsqkQ2RDNNN zUZuaK&)skv)gM0hMgf9|WucI<=ivOxg=anMAs|j@F84-(9XV)L#ihdb8DCdD6QwO9 zregn=^Qpy>x;>hRqY&StSEFg1d7cHeX#sgjC$QoPhmmy1C&y<ZZcmfx?wzk8v)&wux^s1YgoK? z#6eJ8Bnnv_rxgefcHm6d3EC7Me~Zw1VkVIHy3yu2kDp6_250c@4`twbT%|aTeYsAh zD$oo_a#r9CXtm>EIMQgZu~p*cmlnf;Y<6)C6JS@&jm4_4tkw-U6Es*;Pj3Ui;>OSK znse$gWK+~~omMfj)$XVZCil4AZYN-F6>Ii%{crGGj(FEYbjTu$49CWp&NJN$B(i)S zslF%=ym{SKmqj|%4lmJ~vqn|Nz%mkQvn}dCO+5FUGa~saU{JyV7Fh4B=ytnR)B&l5 z|9(~x)|t_LQz|ZFZIsowYiHnEDSg)$phqnSRbCG-2N4}b{A)0MLbp=(_0`;0+_%dK zzp?#2XYq^I4r?jkHp&rH-7oc}#9QV&-)^PVP^xtDe`N&hbxu1tkGT#x zPYN(f%?UErw;E?9=RS#iN7MARlJ$Qn-r5=WuUn(*tb@-V`Z-{()k~UqcOzY(`$9CP z0_G*&GGA}1M~-r@AWfBMw4G!ArIbwl>CgYZHRF+QYEgaGM4qX@lasgqlU1a=s9=06 zTDK|5FjHk8F#Z4MJ8~IsoznaH3oX6FF%?gZ^NqNjz!&((_M9U}{+;w`>*+md1r{R! zNi~mFZ8cY?5ja(9P=3qyll!Z5@%{Vulx)Z@5(m$MM@-#29*}?~&&EHfPEYlp{t!+w zPj;UKRqd2>>SLc_Ty4wHd7^gvPDR*eOl^xb$jIbpa?h_fH7TTYNXb%B8}F?v=Q@aMtOSbYdY2 zoUSgRQ7dOTY;QNuw)+;1KEftJIh^qkb2?zlSO**&{GNLjVZoWa>fO_}y$q%TfHZE| zYgPYcgayu@SXY*N_s@MeTk(S)^q*>Z@&-&jjj*65Mj0~?hwjF>vURFQiLB~h2ONmg zDsl#7>hqXnr);SpYvl=f{}m8y;hip;)Vdw*+8IOm_;o91*2DS7yB*^g0l1Y*k;Zr0 z;ac9GMRi-ZBVGLxb!QNFEjVLr8SNq+c|IV&2}N*f2(}!y)>4o>N!q*Gvqv5q`dus! zhno3Q;F_bg^-V(sAUtT_6_2_W!xZC|5)kS6ir>Nc=pfmX6N<_834yr|{0uC{eox(; zw`mnP48WMW+<6sC>ZLnhrUvm_G{tLZ()lgI{S-=n!B;WQ1G}&kY+(S1hX#C|yP8V|c<_c|!*w?2eF5=XhJrTJd52JZ8FU2DOoy z7sm7y^`R_VJwpUUa-sMPU-X?xP2bSsK9)nqiW%%|DG7bxjAW+hI-K~$oQQM#ZnTMF zG0Vz_W^&aOd^3gNju(h%PtM5a6kRz*6rV|%4~*%fxCy(U=Ct^aHP=j~zM?uaOwDzp zysYOnzk}D~JUL090ij_alyxJdAH-$f4F0?GfZdfvK$lVV`673e>3<2tETn7)s`URi z;s2HJ;S|tcYkj_CP8-_UCrU2&9Tiaa5!5p{;cn>~6&EpQMr0z6*&`l8><2uqEd!4% zfUv*CAAJU_ejq)DN)`I_^`=?LbqC*x_HUEe(~=hN zvCCS?p!AC3_m5JRe}2j1rh=CLOl*)OGqnUQd51h>QQEplJXcOp?4U{CCiOZWNCDBL za1ND4Qp;=Q)SJ}GGPJ%KQU$3m$fw9jSKPq_!MqzzhBJ#;oRNx5xP#=${`Z zHGcYw`E|LWge z!`#I6rti869aGllv*y~B3IR=x3CDr1m^YQD=O{vp+uIGQGG%t7p znQU#3&>E+kUHst>m+B|k;DV@yhCvmIK?K(x8ZY`fSB&l2Q5Np_c;O|B%dgRoxlP@V zzIwM52K&-wf6Vj_hXQB#HEOEfq?h^f{VM{z{ME+NPuxP{V8gXVioIzUst0mI&r}?` z2V6HqVj_M;&S@5iPRrYjIMBVYTm~DNEyWV9iobe42@h5cmB66hQe-!wDCGNG`KuK8 z#qW`KLRo}jS*5sMI{q@n-|P1S1PI0PM)-hP>@0pH_ys9yp{EpVO=aR%Tpg@H0Gg8r zc)){ujgq^5zN=zIlu0fYYTSGM+H&$+Bv-wL;M;b z$CwyFjQSua7_+r}aZrWE#pKyfnvd=UPigJ1)OoH6{W&yRTcJor;0iPi9Gg~CExC$N zuQ^wgw+v`eu7(ViIiuW1Pw6Q?FABqQ(}x}2n`hQ8CVw*kz6E%|#7B)R_N-pdk0l#AIboQ3Ni9p!tH^I@CCdvb{!)v^un~@*s{2;>a&PRZ!k(MkDvMKvY zy!<2;`%Mekl4AK~4jVr(YFH=O-{wx(FYnPF#2vS1Moo8=6(In$D41 zG&~Ace{S+qX_fCz%}>`!MG%_(v_w&Z3X>cIFnI#vTaU`xQ{KR}JtZ(}bN|OH9+B{l8Z$ z6ZG~}EVc^uZ)&-XB&2^a>xA5Ka8ePx%9}?}3m4$>0oq(_e-oZ2=M4IqpK&d*Puxdu zeh5(qB69Z%qwje#y`3!y(gmam|MP%N1m2DxRAl~2Zbg%mluYEb#DyEUNft`!oKjV_>GAYKI~zo{>ytNMe4uV;1Gm z%ZyqwqTJ$25t+ElhE7AIS7P~iK6E0~B#Q!Tl`GoyzOHtQiLSMKUD;cn#{HF%n$op4F)UUqM&EK z?WunC>Kp46>;N*fn;63C*g;P4|FdG?=WTa5W(`CCz2?>g(C8{NDm>30qvC#T2;yyyBMCffeIL*4-|F^RHQ>pdP6?A)g1 z!3CK6*tXF?l=Z(JF-(Bf?w~-qzOJTq#IgSS!TX~BH3duqHxFwLG%KxCd6es-DCzN& zdstFQZF{d5_08k{n}hior)B0Bj~fXPBnMD(l0vZjfBdL?FV3q=s9l5-H3$&47I>f< z_WbFeE~cWlO89JvwrAt4rm5tNuO*+;a){aLGJ7R%*{HHA*FnNS{_;oOO7AC&hIXE$ zkK*50{euKanOTSWG>c6DM#Q)s z{N`_t;QEkOJgYM|Q-1US6sogM zXl|-f-PIDi&opWP2nwnkoo@k7xHFC?FLRtiLjYxo;Wi8b&SL9anFYWj2%m zHn~Or+Va~_Rk|+#JSNJ$0g4cbD=o@wb6J4l!}|30TmcE<6(CBozN`h?wydkpyI&NZ z0P49S5MFnW3MPi$S-V=-$;XC-l)aCs@fjWd7Riskr_dgRr6L}GM8_1{Tmpz%_#+&5Xr0L9Inl~)q? zc1?{F4bNXO$8G-e$_RQ-Z~gG>OODGI}|Rcvlj4 z@vw{>AtsMrOJbL#5YuChCEL>k@h;Vm$hl}57;3M>)EmQhU#tI+1V7zuR9%7}ZL&_B zb~6pHKfF^h%LvsGv{mGbsE<@yGTjB!KQrArL}ij^I$mXZ$!;EYV~LUk$`-efp>ez?$sR7dpC!Z6AacBXZP3WpbzlPZjVHWXOJd(FW(HJPg#bu|WRh9Amw1OVr zB>lzje9z2>&ok*AdVH8G?xU?Ou4@pgD221nGr`vMxx}u$-(6*2kHEQBU zW9Ep&UzgIOD{(r+pj)?FoRdFSbgQsSPn-Ka=puQ%u{<-(GK`Py+VAvi=&EyU`Grg% z)rWK}#bwMHZzw((iMt9~9I&Asi_SM=9v1Q3o9mK%D%}r;kfpW8SD46tvB&$TnE>gU znkh{V#{F4a8vD^ifTuju;g3te(}&UY%7 zlPkJOzdgmwK#iBesY&xX{90AB5|h68zQL<{EAxBk#>Gl3xXD~=V^T>Pw%Jh=Yz7ud z72QThUjGNHq1-i|Vz5Lcrd_>?>jT47LRn3S*-z9a4LsQ4y@Q0sYhaD#Dlz>;mCxN+ ztt;uFji(pGTw(V{MzKt@lGPNh|1F4`QO*-b;(?!n!v3N zznE^+*z2Zl6bx%i%mSad|2gv{zR~BrM}Dzpl0xth*8N_-*7sNleZH))W6f zqP{vT$}ebJQbbZjSULphT3SH5OS+q-S4xzS7ElnSS(cQNRvHAPC6-(|RJv7C+V8Bt z_kF*Ayu2QEpFPiA$*jg5AM2snwqa)QVJ3{76I|J!C;eAe7vdsCx&f!Ll};o zm@p2rm;_-iPy6-dI~o8Uw7RevHM^qljAZQm)OkVHW|@x-W}dc{f>@m zOvpT7DBZ#`3A~H|#8K(j=w1DIX5a#ZQqETZio-LZcgdYF>L~H0Sz=7i9*sYoNnv<%H?MFJU zWtQZzP3TaKj$!P%FORGLigN;e<$={+#zJNYihG~w#pTFQ095D+$@Cuz2KB4QNFeA> z=}nhj!*!O#s#|~ccy|Ce7M6bt=D1C(fd0FfqiJ?0kmJtXPu6GG2sPn#fHN>!d8Mczbth#=}X^p zQxfJVOv;-46Ov!$1=d!-AB&hl?+srJUZd$OdZxjpl(SgVnZqCdF6~;_%z{g^YJ0t^ zC5`~9CqG=-fRb157vJw0>Jl{f#`lPx{$)4M2YIrD@n5g{`^6*x?q9@NYkp;TPx8(B z1zDD3?98?NtK@4=f0OX?V3$At9WFB$bQqf;B%ZZz{< zLEZv9hUZx+xnnc_%kuJ@PZL;{tp)#R^TWL| zU;L;S*K;Zd2^2@vV(skQU&1J#2S-xx1iL9eV&>%>nz#%%LucoOG?MW;{{!_9-e zWGEUFa})(a9OJm{1ocO7&S)kcAA*hp^+77U{h~*Ebtcx?^h|lRMOO%Ut%!CPPw8_i z@B2LVz9VuE_vgU5)G50n15A}{aaBzW`U7-Z5E7pQz{0k-w=~Ll1XEPh{ZJT@XZ8r9 z%FZ%m61jpSrzno!d;MgdR8f)OrNaHjp45y7Xw_?ki-|fihe#3ZYxdv+4{)Zt$cZnn zm-j?8M3CNV>aHLw|6kkeI5U7AkEi&fz>}oDtLDA636{W`V?2=g$cl{o0r{txmdsvG zB8;z%o@O#@F<)mPgEpPdoMI|;%1h!tplnn%=fh>04&o$&(0M9w}~(qCYWfGsp|lvddxTvzrF$C zc1!}`@Oiidw%hfO?f$AFyHF(&r(*@-CZR{LBk$J`o!4W2OEV+%(r->PAb>#-kgaT6554`$sz#P1d((XiQCt~Xu76G zbt@(x`bQ6Kb!z_NMLcrZG5!^q=7t-*v1jbcg&~Ei8AKmVCg4vlD=$dER;sO0LCKw* z$n`&5JgLzq20eVm{2QeFgWEeQDEZ7RB_hLvji#Ym5OtO>JsLI=e}d8L`b&k9cUorg zXIUFJ$MudGoz{-yz$iQ985No=+KC+P0}OqD@-}EzNhurFh;2<_6a)GhCv~N-kd+jn z71<2QKV8wh(DK75Q9VX^1y))N)=jRZe${WiR((C07el5BdEJ-3_(+(o&P$1o?Xc*{ znXZANE=>qkVUN-ZIOTrv04r(dcbG)gWAN&`#KgaRe|B4}fKQwZNh|SAEPF*pG{V-X zLj`q`f-OqSVlS{-FS z%R8zYWpez*T1545W|e-~po*a5w{*bxGS3cG7jTFlE)J!X8G*A}804U9^tsPrXY_D} zhzwBp9ms+4Wt!{3T{@@Lf9*y9(8JO@=i9CYex=Pc19a%U>=EwkV6W;qd+ybcUPJHh zZGuO2EDSuwBSh*t7?_*50gheZ!VXHpYn{X1yoo3^YXc1dg~uSZ7}d`Ibg7_Eks|?^ z4*e1oxI}sKz#}k^~{uAn@AM&ukQ1&c?a*+IGtl63e%=@9q7JVQtYUVIp`b* zerhwSQL^^0Fa_gC69_1#f(3EBqXwc)GVMQ_qk4vQn*{DMx`R+d^PxhDkns*kC72&7 z5M#<3nG$~^%rnibn!H>DwC6xC$L!zy{~pHC>4ToO2S{_3`AE+|JCaTBR`v}@3y%Ao zHN@lK#kOyGUxl2eT4rr4z+a=dPOIl=I^`vI^|r7~+FjETmxi>tBRnRS@mT%$R0L~~ zbU5@)_tsb57y@YF(Y2kKv>11%fRvC#VFbjKG%Fv|hxV`DT7}GWnxEIo7Ks7OkpBXc zz_PM-!?W0$O~|=lO|j$gYmn@_951L6cD2BxvL|bh@++^&#Golu=mKxIueLL9dU46D zcLR#FOZFtR28{nvtNK(VELH(Bzf}38ii}`pt29&nyVk5X6n{Vd%Vq|5(6RdpUXYDl zq*l1{y6YqDK(&V6nP*8l(#i>hjKt(lHA->BL<9%V`wjDj>(g4}dH+!=t+$-SN@Xy&@tmZee1hX;YEgZ{_yZ!1J@i+$I*G~{ z5qm(m$u*_G{bDPe`yQ7DW!F{42F^B46~l2b;Li|L1KdpJ8#d@f1(|2&A~@!|Nc z63&NuBt=mn%|x93d$4>FXkEJe@{}5-Ypx))m2$1rtHT-O1Sf)}b0#!0Y0t9_<|)aQ z&9aW{er_{Hl0!9$zm~Cu@c)w7ZD#Q`q4W83Lk|odJCCY z*YW8>1>Vwf(fDPo9u@!NV8uS-MUsoPW{KS=o*zx_den@ea^UV11c!|!1#-1&B(Osa zL*lbCEKBW|bST-S>vU)=ivV%t4(waH4RJoMZ8z~WWcePgi>7CyYJ|5^Br?G$SWv8+ zGSYvsyc(r7o)+pnn&&m}Mhf3{Mw9c(CScNes2fZ2ypo(;QaFB}>>1gbAap^kQi(F= zjg|6^1@{}cvUHkR+VMq?=Snh>Ra#wh0s~s^Shh1n3ByMXVeT-$9nf<@`}MgHS8}DQ3r`ez=MzmlCNtTU{_*j5?QtM@Ii<|0})?Gb(u2|};# zc}TITJ_Z_kA^8ZA5dFw;L)(zz?@!pZMuEQcSCd<2ca=~x4t{aF)7-HgZ zhkX$m(RhAuXiVMWrlK((i~NvyFSljBz{n^nuf%3IO7AmE_fYw9&vQKQyUM+=%>ugw zSSDMgi^6}~M;>susG{?2XuY_|Cy&pNCTn81UXI{LHwY&0l%jXxtlcjGCi!#w)vy?gRa}8%1$ExROc&8YL{JB%eDK=a!G1S;b!%2kYvb?l z#KRQh?a9j0;JpOq#XWLEj5TKWK(d8+pb#r)pxy>raD}qIqsn_2H^u?L;-WA7GdI-m z?bLrFz!XQL*5rw8@aA+YhXYB8Y82yo^8E}wz$_l`$GW`Z$$D=*ym!w>W(yh=vGdL` z*VRP5cWpk1-21uRTkaFd~25bUab# zP^L-{xqvq~bZj1^tKejysHfakce9SY;I-}mLE%lEPcoDV$)@l%xi=XGU^W;sw5i97 zo7DA3IT-u*-rQd|zugeb1HDQec}yPd5{RdPrtsCaybado0}*a$e7zx(EyV;90t=*5 zeewrePB;HvwZso<;L5oBd%26N5$0SF{(IA(!V?nd$Hs&Ia+`xZcy@{Ns>~l3guS!z zA}%3V&-Ld)vuUc;_N{B%`UyDtTD>AnpQxeZuO9iJhu*Q z7y|j;3Cpibne$rvit3F|NtFaWMAbOOohcreoY&=n9Ac+-0%VyrbL3j7hQU3$=c9{Ip``xa$4+ z)dT#69r^H=Sw@H8pSJXveCVsj zK>?=bdqR)E(>EYE&18I^+@bW-5;LR}+(*~8a>gELdsK_~vsg=TGkfxLKu9Pkf&V^> zn0yc3ZZYfzwXU?Z2p8hoQfE5+<^fJe+1wvUHqUIn+ZVLqWd>|9;~8W`&b*Zc+ow~r zu=XV%o=`~bQ)k7?3t^`H*O!H(Rs~x0{6uUgrd7>9`hv(kwgG{bXK0P`^AQ!ZO&1q_ zvDM6eNdKt`xT#(N#Q>eVL==m0MT5nAu=@JS7*Dhlk{|XtVL_IfEd!xOhm!y9GCT?cxFhg0>p^6gGeG;*4sm0LOh2^(5I^}B5TpPV^ku9^$D(Xog zATB7`rO(%zq(iNEexP|BU??{)RKm(VN(jDsN>u z-9vd8+xG6r--L6i0HplV0(zp7KrqQZ)^%OcrCq?w*?G%@aDM0(cp=(SQEi(Q%1{Jm_;n@GWwxZ$Y!^Mh`fy z6jYyr9aY-v+5t{0>40Bj&bD9WmjBu-Xdog&7PZeKTY_8IzoBpo$=ycBiAi`D#VzeEZP~;Da^H7za+O)s^+$BTSFv@kABw zD#jqpwqtF@^0k?IeYBc-@;ZoLR=MxUbvFwV?QMPG%@RmIO)@Po=K8&(IsR1h5?bUb zJC(^FmBEhR2{>7`>m?}{Id)LRjyiQ6itk={Q1MHt$f~5Baac5hz)PXJmH;$tX1I&z zf)B6NIQ7fu-LiG$PrB&JE%G|zP!+DusXswvm0(=y@(;9WC?Hld&ZdXt7Z!BIP3otp z6oNFrbCGqyRgLPh(!|qcO6i%l=7i@tKxLOyqwNtaQK1MaWe>u$FmbZP6%!sYR zQLo$qvd!c>w3!)tkKg?~1t0!te%=2pEy;8@=FMIw*5OJ-UM1C6jC=RyYx5febxBWHaBVmcJX%Hn_ZC%q;R zGcXSn3~qf$w1O9QzeDiimWmZ{lwum9)Hs+HOa`&cU>Lkqii!*SE4$5QkvBDabH7V~ zLHqI?86V5S-9!=7_EXAE@Q_7RZ*QCQ%+M#a4#Mw!r@SK=+`$b@JGoq~bAD(u--=vP zG=AS4*Or>EU~>BGRdQuh-!3~~b>T!SR8l~0#3{>Oa?;0sAWHSQ?caTBC<1O8g(J@^ z>dgBu^u2`Lq>d`fJoe6B+#Z4OUJ)@>=J;Y+G2*$ztI)9Jo)eq&Q~j;F^PA8$ znJQ4ersmeYnJ)#K`h8$r}SJBCU!#d|=-Bj-;Mb?`%MXv(Au1)dinY z1e`yj^rrY*$*+{m_DN6Gw?Ml}QFa)0RenFO=%CNR4A29t9I#@;B3rXwxRDVgDkC`+7mqZ3)MYxZZfX8NTD!0b>JyP=&Q zk;x+hcbgG`ZbLypz*dgR3<6>mj4uI->5y3jHG9xZ#md9OB?<0i>9)GWB;i|T7y2N=uq!~2ke8c0wA0h$H-(#|fA%^*%ynB= zF^2YBw;pnT*=xLJBUc}@T@RFJwNDOmLV@->XcaBM4#pe4fK*)=eX|Q5AP+3%%AEd( zGXcNjrp6$Xh$%TCS+~a4FMKCXs|dR{la&OJwDCv4VI((UAYjvKTfR);0|5k~U&0AY zm~$bl6IcKbe~DlXA5<|?#wos}g>vCGKmf#Q%EMaO7|c#+u94C)3kJD#C3BRv)-na+ z{qA_hGh(RNC^4@UrsvO`BKdAvOxH73!-uN@5o;QgIpEyOA@Y(hLU*}ub=&IXG|7#O z+ezVCp6l2AMpQ(%ZNG*-S3}BG7s^=ixtf-r8V(FOTZO>tRun6AQ83rT18rTit4sIX zhONvzbg(xt_vnHf;ps6zTm3~OdHstpy&SIfJ@|ycQ%FsN6Lvs%X&AvhV`VX?00$cA zvR(sjqr`N2gM$z$vE>u1@FpZ!n7*3i$8Grb?OAOz>&OTx?cQ_#aw0|bwUr)$c}>Pv zEWzL>({L}c#b-X1Al?w3dp2(enk+9#vxT1rp_-U7Lsukr;W6R{Yof{h$T!rT^m5))S`; zHw)l#Pmc9m$NE_Bt_dm>o<<+Kd!)w*uOxfGCM3L)r%}#3P7aEZ=?N@HvAsL<3(lb1&0Rc8yl=n>2bsw)zcb{%FgPHjxK>ct{f9$XPaKu`76 zKyvIW$7_r7`MBzzzD3(mc3^~$xu#qCBfF$veur%Z5}(0&(uHKB3*b6~+4f5s4-iZdj>QHR9G7~T?>|hZ`HxvbpZ+E7TDbV|EcSvCBS-?VCXxVfMgjM* z*=2)Q}w<<2&%*q4S;H8Stw9i>G??8KdS&z+}5+(=X6sU|9vdJPq{JS zj*9fJw+BZ$#k*(({yxj}wjyx)?8W1th?@3z;B6X~n(W@iNIdWBv~&KU6tDD6wzPHr z4T|qJEE93|^@t>fc+jt-U-inIE;e|PNcDQlPrRcTUX~dn6d@)lydr@ z6rZ$-4xh`}Fo@N~UxM0PB(lRPHlg!Tny64bC}(r}7x=LZ7%O59aNy*%z|45Rz-aE{ z)&1RR4F;48Zq(wg;m%fVcGOqboKbxWW`!iD7lQk(L>(>gfXXj$$@@1&;y@!KQvWAD zM%otAJmQC2nXzPI5+MR!_%}LYXus_y+`G6`bVvSQ6BnZJIr~tP3n=I!r+NWm6+9;e z?TgzJYCq^I{x(D2(M@dj3V1=6Zy^D_=ONA2IM{P68TcIt(~l=lu`3G?c$KyOkQ=#8V((;fO} zsJ3F~_AhmGRGSZU&{aJK14;?zQ``H8~ z0JgIln?XSf|1SvAKfLpjT+G|Q3+^>36S5FP;FaX&FSxH3VG~Zf97uXO=+CmKrPzqD zTsFmy`l|esOBtBP-WLJ%sFm536pXrW<$m#!^^iVupJGg!u$4O9J%X1*U~t5*-H_Aw z>l1JxzyxuKb>33+N9{7xV9ILgkT=jx)~H3*R+GEyPtnC``5L@$G5wnBz2jjR>d*fg zl#G{(`1@T6Fb8wU#auF}h~KQQZE6?Az9JKI3S_o{Pq2eC%)7rT9l`W678X>k;au#$ z&Nb(49xHy~hNmLs5D>eNQ9}^P!yLi~=NZLO`L4SB`1=A*M65D)9+hsZ1^OifUh+Pz z>CSj^udF10Jq*67q!^jDIQ(3YPW_Qy4`?bYdut87ofy$Pgi_{T7mR3^dXzSn_$5_j zObgRMu?~{}R3#GOj9Kr$15g-n>2h<=*=`1KH9ESLZ4Va$$MYLaXTM`@IA5sha`)Oi z@KzEc7@v|FG<5kmeX>%ZAf(%n@_vxDSjvhl-KNMpX1}6R%K`}sT}UB^MH+$Z7x;h( z+l4*huk>Jx<_tTWjDzi!g1xpTD8{c!^&;D65p(-_@0HQjJ`2le ztirNBe%Qw}!O4LGC)C3@rdwDZIwW{DvO$B1wb)3^G+ zq;Evg15;UdWkgjJVRb4(yLMdhp*Z>`&~z_NVVsT_$hgk$-w{5a2l^FbkY-kdNKV!j zK&F{i^E>(G<*|(aBh1%Cx*p&BoRAYvWC9)73g5fRP}cwm0SqkIsW72- zV5uV>aCZ3x-75f+n6^ftDrY*EU8=pU>rCLfU#yd^H-i?$8DSEEBH+4(=HuY&S@7*| zoIu;=-raIvS-AD(`pDh23|~;cHyYEIIuemO-Fh`K#G`t!l^ss3HgxMQpW^hr_=D$T z6ii>74^?$p3txE1YNvOimA0&cGomx|N(cn??jLj8vwW9CmDF0V}8A+=DyF?Y`Miv7yGVcqo z?&o2;z@VVjKtW|y{%g55dq{HFIEy;QI0IVOvNnu8foAgrX?~=1g$w9Cx__1o&6p1o zv@)Rrm`-$%78+FtrWQCZoDaze5X6Z0tNq=cy&NnVi{fHwNj4gY-9H%OKtcJEjL!aR z?g0nw)}PkA4v`QEG6Mm%#k|InMfjzu$UzMYH=$;tj`X(shh9 zb!bv7f-%6RuoVFa^)3wQAGckWk+f7wGZpt3(>iKjl&WS8eb0WZywCYKEMM+s(F=Yr zY&nJpt*O^g9v1oN9*mxM!4Jk0ewL+Ki``CqHsCTV{e}7qFA>Itmfp%^JA9?q`agZU zAO=lhk5tA4B1cvL&_L(xv=%y2*AF^9`4JXp_iQ(hW4GseH${ZD)`45Dh^2dw6c)(& z)R#^fzv!OFCu`_~#xsx#c<}cys#4#Zc$`GDw9_F>dqfiZT9zAYB~9K z&3YZ;m()inhL1wKkP$sI8(!=9ZWAC_k_}ReMOQ%b~f1d$`|msss|Tc^8cpxkmKBuCb!;-1~!$ z?gzvXOAjiFNWpDz*U$W?E*2-uo+pu_-B8*!b4wk z85t`nsYVZ3Srh%4k*HI!T_!~fE;#v<(5-LPP6-<$A8JKg3p?jXu$@5gDHx$&yJaG5 z3Py(SL9FKrIG0`>nol(@e}7mpXDE!NUyT=&EAaA>C4a#Iv+SUF-(mW3rT@m~!P)?j z%x<6r7aSFecd0cug(9RZqe7*05C%FEd}vo(F8SGA>g&%1#@xff*98_-cxc&b4|Cj>0-(MQ^yq5hJ@;h0G@3oaYl@?=0tKffK$Di0fn z`ymw6>m%>qExP-eU);tnO-|rR+R$!|+0aKr@^P2F*#G^a$ZTr?ljf$dsr=S8B>M3H zFF6waeK3)(og1?bn8@aNoGZlb%|NRgXh2u?CASn#r7h@`+XXYEq( z@Cbr^cw|~>24Qg=4ALhbcanZfMZqXc#O{}2&lN4Mk;h85zE@kw#-Ufw!$+C-Mf$dueL*gVCg7Svb) zy+KZHS^qWnOM3ALQ@Y+R&2(r#lIb5>XE;9CDEjXxQMCOKVzy(&h+SuyE#z9GF>!e*ov_ z5xpFUivPKL;=QTa7exscTrB7Ao3Uul1;>pHn!9Yi2>oSy{5;jPEKONH^^(azy>V5( zNhaxfUxi*y9iT#=2ID$)OemwQ7dXQs4YUn@OMO0abMi68MA`NPk#C3?wW}5bgg^OGd;(#)_0xF7U1m(ocQmfR&i#M?BdRulvx5 z9%e{(4fzGF{7!3rsdL$!$MKAoL-&-kOECNTy*FT7uI~`fSu4M~dYRXK?fv=>RpkE3 zwD@stGI_D^R}3Mr8Oy#b>5}|4at42X04{M(tHjo<9kZ6VQnUS}2Ii?l=2EBS+v1 z3gBf9ae&}R?9GU#F&Gxu%J5e&MD-z$Ua*6$C8BV`qgLM)D&FNQvp1rP`mD)4e9(E2 z+;ltT#IXCsbm!c3ZH6bYL`> zuR9Y!FiFE5VJ&Gr@_Co6?I*=xLI2DmnfBHhZHvawCmDxVkBQUB?=W?{J&Mm&kqa`3 zvXB}Lt{_sq)w$UtAj2a-L^`-S$D`nSd~rSEZ;vGKf?BK6Q4`&lvh$DIcXJHgCOvN# zk9zK+d^=_qX0}$%sZhmmI`Ws|&SOo$Z>i;xQ!LtmGWg^nZlCe_qY(w>J5#Z8GaA~s z-Q5Wwsy~N7$eH2ydnD|@oCEfK!=uAXS!YwM&fjsdF`ho!0jyD{CnqwYfcD{co5##_ z0yPD{Bn}+G`5{#$bBmqB{E}QwH0SL*WN*nwk497qMamv+DqlZZ|Hj&%NWV3n*`WGs zsiGY(vpoMqH!*@rq+(CZ0L$@XU{<7C{bj^m|Ff4(S%I>5yJg9mByAHM+1kzgA3^$( z%$^}U^1Lk84?;(~v?TTu4QnBcDUPtnCO73W-_u-C{VWp3)pA<|5#!~KXEHeOh@wlE z_|0?#B2Hx&$X>4s{z7dn?b0_IF+^q}f#t%FF;6r6h2&&9$692<=A~SU7=h*D$2h+g z)|v&>jGruRt5h{ieDBG3Cr+*eN5{CaOU2qGM8FFZxy|jDj_sP2@m#&A+z2c~!1dbU zlkQFk&Bev4J2NtOg!hvaccl0sBu2;L68k^a-yMGJog@hFRn-ye+7fPkfvQNw68p`G z*1=ymYC}Ir?fZ1ros9!lYcz!x-s!dyofO=d!s|w07!?&Lm-?5W8=`(AXD>gggr^|FoYQr6Dd) zDi&Cr2^KnL*xR@j76Faci{yhJlrZzuEF^Dp)hw*)J(DueSV;gsei-FgOUnpZDH;@) zUGPl{yRrB^-?3dwd=d?Wj}eY@xZKK316puxAmpCbh3cSMsY-6Qh235UBTjzsSA3SjYmj$}trwtTWxOqUl`%;wK4ic&zX-~4%TH!#V+Cvd2!$eo(5RZkGqWDO}6gSzkU>b7Qjro*Q2Bq zs3!Q`=th%xhYu`SIm)M5eV@WqS#p=Rok~k`2KRn%Z<|aTSqV46 zUsx5O144+-viaSseY5_5U#$LtHa1qEPjE;%x0eQ<2oaG!mQztEnC_}y!T z-;hNYLe|^}5i~;(IYqJQK=xpf$qaC^=4M-rx%4)cq|9r_KO&G`*iF)^BWk<_l^k#u zgKGYK;{8TxbNk<(BSs(DkkDEa+{R^q-8j!+MmQEtn$bI^B1}e!c}n36zS%c?b7PTM zvF&wnjr)m$@N;ymP736-BaX6Nxjkhfz01>aayUWte}-+G^6< zI4^WyQ1cew#c>@i_@;$JJFx|v@QJ4B>zR_$n*oi8kKBWO4l@IL7-gjPTU5<2C`K+- z4?Qj=Dx-$-am{HCXGII&e}fWnGQmS7>u0`j@Ri^$M9mXbe@B*V%wbhjqgKaa^HD>n2ZDU$1fR z8X?GuG`of3KM9 z04R9Uk9W4LNlT)0yC2>U#fjfUNK8^D#HKJ5QI0_X0=3j;4wL?>HP>(PO>51dtjsDk z!mY;RXM2`}#h?FkPOz|-jvHOl{4t5M?&X`tm`y1}M7?Y2>(`?_8jNWuAqtwpyjYZX z4Svr%so!`>^{&-O9Qs8Lh$n@b2y9vt{zomT^HxI!h!=|zh3+_3ezHy zy4jpzi&&6>^)PL-c37D$Y0f zIsKt+QM3E>1WeTt(eFW|0?C4MvcsLUUrLYm5ND5laP*xz?c)(+TVW|7)bQ>{l~f_m z0$k{Zyvu>^s>L6=;N?Z9r7Jf8#{|{|X{^ACN~^WhPw@mmt~_7_Yf|GC1qf4=+Vb5* zZ-ty#Mejf0ij<*u^!=7B2lnI}MpeCA9pY%IAbrT$XR{TEdN;0r{s!eu;np87)Jx1b z|9)BLSfatP3E~-0lRD;)@u0Odev~d!O9d>thX^k{fAmDMK2e8$ZzH1CTK_YG?*iQV zBe;Y5TcAE#q>jc3R`@E;@v;DHRul76#^6B??OKbbQ0%>F0~lFzI-j8bS!1V1vHy!Rpm$)fAO{0Inf0pR|!zc-OO)4?sktqZ4 zOux{N*-(=jy-#RI*ZQtpV2!(&jRaf14YquBp=oxNB_06%+kBJ%Vw0n$Sa`Or)FMW^ z=7{@w#K3%Zj{L=BJq+|yiAkGM3Q(wc8<@iEhCc(u^ZDGre>1NPq9+KmFla|PKP;V~ z+36yZCxx<3!hnmMQ}+QekQo{DZg9q+S@W7>)igP|M~{+&gc{o}tY&g7+o*KVN^9?> zL%U{NJiyAguN0us43P{lm^ONV2U_T-1M!3oYUg}&4QY1aGZ*V$r+pKh_m7$mHTllkXDc1eoLH>S&0VMTH2FblXvmn!BKJdy*U$S9=fxhvfH zSBZDTsK^r&<vjF-~-a z)qbJ2AJXNB4Lr#mw@*S%K`5)Jd;kj`#&0R7&;P$42fSPBS~2ox_20W(y|r96>^-X= z-q*n1a5gTj$^+HV)G9H>JSD6N!um^bC&DkcGzu%PiZ;;{uDmn!So!nPmQRX^OwGne ztR^;AY$LmUw23n8=R=uz$Tqs)7a@)|QdJK0dOX%7bbC+EFz;qwG&ooA5y0Y;4t@M; zST8+leRsj#`%D=Vf3<5lcRgm0npEkfr^UHP<5Sawvt=6(OMaccpEw4y<5(HUz>!`! zirdiuhJ)sU`~C(23dJ)IA`_R)9C+yW` z6GTFn9+oFy;3!|ijQ$O+cI7967mM%WhC!&>hm3kaOKjq70pgwOZ^XN$m1965{GB(K zigq)XM0`tQE_m`HNM`!6t>hZwR+EhRSeEnChI!dl7$PgRO<<;Ki-yWAabyyFKC{Z3 zOKiOc<#8v=tT6cGq_y#00H~)oM z?7|D-yKKODC_dDcxTM=$E?N=L>~|KE5&8j(vn*m68gYj5p`jmLs2=bu;+98BV6vCw zA`=&_^w<>g*M?(OK@O=1D{VH-2+>?FXqV&Pk^w5Cet(f0yb=SUh*!}Ys7bB&SH-3E zz%=x=7i|FiBo@CGgyN{cD$5BhQE}fYFo8qs1)+7aR2@ECMBV$BFQQp=;P_rr4%YN2Lp^apKn?WWA zLTL$$WQ2OP=;^XKubB=-6u5fhVu{l8w3Xf_{M$sJhwt74L}?s5Nic7P7%F z-dhAwtafjeSnr+2#f9S(5WhEmTm()$aPFHHtZA0<(~mb$AK!I7kOUBan=UqNCkkft z*2jYS{7giu>i`u3k{>SzPZ6Ns^BC6Ta(v&6r1q}?r8f}XcpMsFm!1?@a4X-pBa9c4-K`IEJcf7QN3;n<|UhANx-Fsx{ zNC%)xPrm_V6jq$;>@^F!J>@%Z3{mBhN$FQs_d8tIv;NkNP3amYkOlO02eCM4)Vk=W z5JvI|tqAv2pyBE%mITrcC-_;%z1hx4R-)nJa0a2kX}T7#`;|!Eb*@o`qKP&NkJaA& z@?rtpfW8T8zjLCKYC9P7D)XmjwN-zH5}O8g-Jab#AJClJ5*^_!#FchXjymfhe@>&E}rdu~bK;N#y(G;zIfu;8E zHw1nrys2mG5H>I#Re&*iHGfNI-Mbw=W2S`cAB3+aRm{w|o;L=Y zF;ahDA-td2qzyi4U3}xoZj#1fxj*4$D^bu{*+ukpW~1wJo24BC*9Bbs`HHhey0MlE zwzPvQ#Jp(jtUQAt%E;x$-?qEE;uke@bp&!)@WKn6k0GnID51*={)Dg{+H<}c z=`QsO!x_l+C{^~z>6|g$UjBx`-&d6JG4n%jWgCA~i3hc7Fe`ldcu8T)lKU%*6x%6u z#VGi@)gbL{s}N*`re)9jrU6v5WLTh*WY=9Is{OA%y0(l2r;=%UWn~%iH5t?I_7=L5 zZMq1)b!z^eZtD$L2~EgIMU-h++deDLK@mP*ve-?#fVcUW$OZQD{VwjO(s+>+#P(xJ z`0I4`Uk>s%Ed`b9kKdcQZn6KgQ8s)f8`@r$+p75cqlYthG67%cHk?L;t+8Oi*+BgJ z?O%PTv8NcsDxp95YG+--Yo`#|$p45)P2YS{Br(eaZ0oyOe zoC0-vzu!pwq>Rl?#11mKzsXz^^$YUdWTcmXRbN_EITY1B|7~gR&mHYy*_Yup6t}Le zisXGhhMblM(qr`9VKkw;%V*C{qU+*7F|!)^%t( zDtTlGjG}h2-a!014a!bMK#Ci}k6!9l;TZC~8?qK>n&pKj?Qn--7fVGwEjp$PTj$+o zGF{eb zM*kZ1Tor@saTMI)>b)M4QgrRkc|+B)w@)0D&-WoHH<~D$`;FTVy%!%q)JCZ3V@Dk6 zC|Z%E*;R1|7$BFQC z85aupOW-L+6Mw&~$a>zyHP9D%2{ zlKnt^V)LR=?!PH<&s9rg3`!M_#aOs;eTE%o-1|oj!K5ArA%YNIoDG5>jdx)C<{O!> z#2ft5%hVYH@7!psmgZtP)%e0k-X!K@4X`H}@0$yGYAsw43OUaM1pl&Hey_Y>B zo|&EuYesVGrFyQ*K_!&)p*WU~W^S2+5?w*`a-N^2pTYwp7qXWU_I914 zLAk~1BsJ0oWalpeOYO5?Dw6-C$%`;CYNI@jQusY>JyA=<*C-{_6mAMY*uFjZ3xQKG zdR^(1=7xR)?h8klLkhlII>{kfhYpOKB&A4S$S6(Jb<++nt*nD~!-k*R`tFf1h1+hy zxJ`XnUa|Tz?bkH*Xv$z*X#<*I^H8y=4nzFuKV&}pi8ciEpuHr;oGs8I+oNUGsL85w zZU%$y_!mD|=sG312T_^0=L5e}(EIkwONqFa4xU=>kxk!wzh^5D80MBCCFNNVl!MKH zFyTd$(6L2~8pDn>g*fj4dpW7zJnkL-L(Gl%=|wIu(9T5`v{JBm|5j8M_#!HIMG38< z{n2byfHa}i=0&R~zNvb`{z5!Ae;@- zBAW$NZaq*IP2=7coKkC_@uMk~vLg{60 zm;aoe4X0c}g?ndYT#^TDW4~}bz0*gezh#;mtNHr#YQ1_{S2B^jF+zLe3x7&Sw}M@5 zn@>O;Z+U_@9NW@SSu?>=SqC^NPg~_~x8jHWt9POR9)0T^-hympkegH(zm~N|WaIZI z>$fK~eZWocfBjsaKW)v-i|%=Dm1d3w)I2m0c?tBJlEt%|9)!LroI$rtWVn-nTb>Zg z7MgUVyD=m+%=e?!r-jI$ST;)58qz#McyGJ&e6CAM@nEK>TuGAeOHlXw^fJ|amv-zj zoeWv3l%VmV!y(Nz)=B;Q&0ka0m}=fGzk0q%wxK~{C})i5NQ3YqBx7Z%AX4m{+Ezg% zLTuTx+tud_eW(TY!CLe=)6u(G6_XCyGj9go6)%tYzWXgx-9@vud@PLu4}S-|=nn~J z;L4LrO8oIHj@rY8eUmFmzG<6XjtXKT5c^~`)|6wM%r_;^l7vp=)sfy8_1ig~hJsFtE87kz;qCTN4bd>f#0T#R32R+&*XMB!i&2*)(Ni z8|ThZ$`Uub5YN+Hur~v@oNE!v%^Mi2%JwUl17Xfu_0AGU)=lTYRYibc_1Y8z(iU?xq`ILw}4+RT8} zI%yO+gP&CkLP=?flOLsQ8M0$XgEwtviArc8vb)q|!x>mESZJTKG9t90#lX6L>nfTE zC(ur#$eiwOazndB$}l)~?<};rcoS$sLBM#l=*{InQIgfN#t5S|ob79{WF_`Y_f0vO z++{Hu5ZaXGfAPs1oUXZQ-2$fdVvLE$Ip*NXH$;kclN-Hyv2}e{6+Bk&#RX@__rY49 z63%j@YNE)6n*b2ER0Y|$nYFI<>v}Crti?*O!*0Y;&$xZ7x%riXjQdZ+o4A&X_f6+Q zxj94+-fhy~HV9w*Y~jShuqQWa$etF=o5#GFXajLu;%b*`bBi*2FH0rn@_=+tKGjhL zSK5$^kyqXA13`0XZC}~^Nw@&m^@^;}&Ihqvly4~>RjAUw4|m%HLEuE{$^RqjD#N1q z-nM{rNv9wn-3J;xpgVPVo9ynrFgC}iW4Psxbl^D z##3?u)vK(Cl3V0}i&F(E-7YmA2NvWsDjEGke+6{Xz-9kNX?973Rt1^G!^Vee8n$`X znixR2eX#X|m>G+D^<{@nH@XStkrCqBpSDg!FU_ntC|8Yw!X?l!msB*wvW(&6bNmkA zz9Ie(XqW8W{9K$KHn%J-K01Rr@GX_%wHau6w2O3=Za4waqmkq&P7lB^bWKM;qqZn+ zsrOENcDnJ2bjOpc2Vf?Jy1M~lep;;KcSj`i5Z#&}wN6mxm;w^Clym5IE#0IO4K6S_ zjHr5iVj^VX)whUIDo)JpBx!Q^f5;}6KHbjCDag<`C!|Cmw(jUfTz@u577NwG))v>Y8Sw@xaV*faOYM-4|86(nT~?ylSlV3 zOl}gUJaBfcg3LOh!XlVNBqreTnApo5&aZxKU|Bi!{9z~gmPF8Nf&{N)UE)CX`T*Vp zOr@;g)OQNMs=|j!iAXlUL7ihwf$E6Q21*C0ja6`Mb696CBEG$>VG2~Yb<>h3950cV zlmHx?ZQQ-pkxp~I&u#AKqaHVShATnr!^EVqnsnPA0cNa2zu-`DJXA+ooK(ICEExXx zL|*vlsd0c?(hneM00@-cT359+nNNVnT(@0jbOvL=HaHr zUZO7L?x4h}-~6#U&IEUN-7ND}iD{>tkXg4R5){BXuXcDE2g2L<{mKO)0Ok>f0sbsN z6^Nzrkza=MpM^HvsEfkF2U23l`nE?UaCX<|E;-6D8Z8T=ouc9R2}WLi=Z_qKfq#5K zadyD-tmo>D2o85pk(2+A+XMQ&iv80VaemrA@OnF1E-1{kr;qgh6t>j*by;TNWY~bs z)UrUfQe`U7h!-6H1No<80Ms8$`Wt+0KdtDW`m-9?K%5_$bCw$WHTf@DrUJZ4&71)W z06t?a7ibtScOtoV=^D~8cQEKVCcqI;-8PK9cQes7fbe;IxLT$1g9h#!=TrX~K?@R- zUJ0bdQo5V88A@rd#(#)^LTZpkx!XWiD$m!Dl!ww^fg;cY8-*rw8Jo_6ndNYzUvIfG;?5cyS>dL)T#*!r8S9 zQe&!pL3>w}m5hH4d*z^N%jcAa)|>*|pE1(&O&kK>+VtJbQTUYn9zJZw|cuCgZ-XG;ix?_5+*bOMXyIB!zrql7u)Bcaa8j4y>_1 zD|z&5bny|(3^IS7s$aY9r~IxrBDA6aPtjAu{3230*$52)P&_l#rCJ=KixA2i2U{X+ zcnDr(Hh6-!*UeT)=%@|zrq<~Em)*}~a=6RHh&-BrkHsb%Kpie; zJyV~==BKf6{5in*q~4M7t!fr7hXNH7z{%$3)_E_bc`BBYMR_WY!ro7d4TvqLogMyy z2j78&hM~HG@U_lt+7izj(|H;gH(BeO7s~>4$UCIgcz`?3XaVj>LiKlmfgdx{Whcm~ zqD%nV11g*-{y{=d!Z887mTh&c?!5(FIQ6qNpO>`vvzLd1m8J4$EjboS_ltd6KQ=BO z7CXukCF@NZjeAAUtP;G0F@0Ur($x8hiO()t#dCX#c(f*qZUBin-{(WKq=0Cvyoc7@ z$e1XLzSFD6PGFr+Kr#B;y*%P0Fius#<^(*kgH3AOuC`nzf>cOAaB^A>2Lfr0vnYwZ ziifahtF$c_#6mCYA1-P|GN;hnC^%D=ot#F)O~n2;oC0S|UHIdu%%Kp}a7mo`!Q@H{ z@y_EPO}P)?)`maZm!2VNq#aUPAi8}>dtUnny@V^3iu*n%(y!h#I~=o*(H-Bf+pIq6I|K-O0#<1PY_*dW&g1mwe%#O;M!2QsYEG=(}lF~@dZ7>3b2&^;!5@@jJ-`3cr+f1LU0Y?tA;v)hQ1OP2FX7=G4 z{QQ(v1Gjn>NlMC%&A!vgi37*H^cmjkH`j=rt+@`vVi8vhhXGCQuQazG-{S4lO6P}< z%oqjHo$I=}jC&-1YYNUZ`Ns>(mp3l%ps5dwJIUsE1ywHI1L%4jb?|1I0u!|}FNDi5 zKXYM5&vgHr$r}az0{zB1(D&Mwq4Ei-;B&_RlEA>;Au=NWo&^oy$EWKStP_S#%xsdb zKs0JP{t%D+b;y|BGI(LHED->qx!AI=0geQrqDhyXrO8o;MCA}(q&1G~SNz!RIwgp@JIU}L1xvlCi z06_g5C!4gfDIv-tpa3A_t4BR09|i8RGfg!;gh~GZJ-|Q`7GE31Bf|a z@%)U>*_gxQ0%Q0M- z%$idH9(fhYL{Cz;@738n(rxQe3NNx4kP#GJ1;gIq=_ESx3LcXGSkwi~$*tio{u^ASYbgzIs{UIzi+B+Ks)4 z-;u97zvX3yEUpst|JH>b#->R205Sw614|8J^az9t!S+)iIJ`x$wSx92NO_|LNF0A? zuR%%%c2RR(p(Zy4*I6`@eBjV|G=M9@eui@bcy7CODSy3whHc7FeWxtFKM;gAsB-8= z*2sAyhj(7gz;xR#@F{^kHF+UOE}}j^A^UZX5QU!Uw*`>@4}6%ol!OfD=*@>%zMx#3 zjDstro+$`%cG{yf3KP5O5~uE}LA2&1Mt9QZEF$?it4m9dR|NXTnOEXD;)SL-kaFA# z&w^OHz1qkLHhLr^-IH4yN!Wwk-2`XgexSKoqKfjp8z>y8x$M=VPY%iE_hYlYDnp<) zS#s+KK1HQ!u1@tPd;pUBr`|?~XmNhjsCRx4569;`wFa)}$0ac7l|+P=`g~lpD=mvo zb|UKXD+fo0@@{0qgROd4Ybw9;LEZj7d*rqw*uS(>*2iyHw zsroUQ;RC6-o<7fK-Ch)?=AyHE4s#R&?=ufR0n|sVG8fl$L@-7(>X)HO)y6$&o9n+J z#qkgUUSc)Bry_K1sZKQl6>cq!vHn;}kk|vW|GOBe%PMWl*Axvz=|IzPqUYLa@}{2< z7>zvrPt{I21@D_83w9CgNT}IcM3J_ip#wxj1RG}g7YwE-BCYmMKTJWr&ne0A-F?pF zDZrKWz}iHS7EuxDhr0g~>7zu_5oA1+g*HjzyU3vV1S zig+MH-tne?EiTG0D|OZ@*W0`%-r3$`M?*yK7DXthN%{Wa>7{l1syF9$0XD#feCl;` z09;&qr$4-5_0`|DWJfj%6{hL%;Bd}Z<=qAnQwlH=`Ea>f?y={9CU@J3Cita5R8Uq$ zs{R>`wJxA~Ny~*mfeq9+aMGnPkksk`6hsbjdV=Ra7QvCSguz2WVn^WLXZ--Vw6U$b ziUP8Vc%kWNTF6dcHDHI<1dEA1xF{dCfmb^*-qX zb$aQ;91Tbco*28*(^HV>+_mI|OPc^17q*W%dbH583q=nzyuxln>%2MEFd z=bEh18EGtH^MwCLg9<-Ob%t%*UYIXJ838`>sOp)ilk9D_EO`9_xV7O~S%Co=e9n<{ zXwY*`O>>y@?PjavHje@K`;Fw_pn-(Bk$%Qb0xT`@L>tRI&F9S^)f7@WD4=hPI*tko8Ejuu zFR@@}==KpK}wSX=s{ z^o=L`t!`eaSuG$$IS4v#;k5O#of@+ZvO!xCB7eSOvYhXKFNjh99ca6X+qUC_xjR;U<6!AsEoZ=XOO#YjeQZ{Hr;3S4q zD;8q&KS5rm=o&2zy8K$i(IE<^y`#b(ARW{avi+A;8LKXX{|Uu{M!uZJRN3Cm;WjV+ zR?Y{?^lV<{=NhU1!_j4L%5a9_(LX)c+IeKFX(<^63PAGF_<5B#&j3xrjOMqc+8PKV zboF!-h>>%NOUwYvFY&S7suR6$4$rC-BeAUDcG0E6?52~Oon#KLb{TktXSfV6?Q{DR zG%|G#T>3`NFu;=#0C4#4Ie%i=U&KVi%nu@RCIJ~9;M^Gnkb&oxCftR4WLVK&#T;jM zoi57CY*;W`pSpU$q0M1hl|uhjvxgDM={hy_f`Zc{O15K(mLZ}jCpNQXoLpcO@>Pry zNzJn6NWJ10K+*Dk3jC=j>GWr`-ta*Lr{hj3&!Lyi_Bw6mWXS0|7`7Y7lHh>=6Qfp38^9SRgH{x_xxC*RFyeMFHa5ZEOov8MIxphY`C z0M7tx2HK&VC|7}{R{IwXk&=Mgaa5v;%L^|sF+2^UdRfzv@xOKY&pSVvOF;!L%|6&b zew-Y!%2RvYK|KsuqjjKIc;^^;WtA8PIGeOIJMdj(<`D|~FMR)iUD^%b4fOA(0lGh} ziNV!=;X%ehfSwaJy~yJIhV z2@aa3(#)j%fDt1?Hz)X73j3qKob)C%PLZGU3(l6$le zbA)d6zZ0Pf9M&~btVT8hOCRdcXVFIXY)~;RBMcq-owIWAXleA*OgEdk-AqJ1KP0Bk zR{OWxHtR|<0u{;TTi9i9(n!8yf9iZF;C6`8+paTO z11;pwANA{0#_3Qhb!s0|fl-JYi9mGOzg7x(w0#YwsyTppKI`L*Wqr6D?=Cz{^u})1 zkg~&4Cv)P9?6LZRUd+*#yR}N*mdA-n62J%+o$CIz#=6Vx%d^JoqpkjC_|J;7&d-HD zO!--L(`OSPr#YAAW#XMmE`mr3fup*xaB}gEhNFm?NluIIk7xAF9+IRDPqJ}x)K2|8O8z+9l&h23~So`}q5`!$9W zk+mx^a|3+sjP1k=VR~n-YwA3ltKBqpc=?v38xW5r3oK%1nZ7X}XMDlN<>svdJn#^D z^REW@9YHVq+?PM{ zZb$tz#@UTw7X%OrpsD_r8neI#^&Y=c(L7WRYyv+EI)Q!@%24|kpHMA=?s*ZvrE=V> zjzW`KP>IiVKifh+~jzP}%>93anD+0AAewtXEQs%@KyFPE6#= zZSVS5Od6iYCROS^N? z|6EXZGpIkWF&w|!4$Q+yzD)GF?1gX<98X!#DImcD98HmqL<1i_m7xQgbq|aGU=v5= zI}eiqcR&>VPv=ZWFAXF%XWMsjm|D+0@AD#jx7A+as!;=#P zIIi7DZJxX3ULdZEb9>t+lN>yk-0O6iY`82R`{ZkoRXjtsse{5$ws09gS;01_};VfCcDzQK30U z7nu?5kXo50C$|7piL4I9@LXr)nXo5rp{W1lSr3S|+qok6RJyQAI1rorYikeI_VqV` zK>)nUwh9tJAceWiK%z;Bc2(sFcBv<}%YT>%OM0CJ(t`6bdF@NDe*h=*n6ER595xed zm_@uR!a!ktP!=3jGb3ahpk05LjUb{b)f?}OKt1Hv4+vl;9H_Rw5pV~ZRqEI$g(XLi zkXd{GXk@WfLamo&51Wij0SF#~ZwEdma*O@70oHEV00C3w*jC#1jI!W0z+v`B0Qnh^ zJ(Tom50(coivpk=(81d2@-FmCW`#k?h2U9`7yB<318lB^-ZPCQRFq=y z=qnN?+f*?hmI6su?iG{S!lL4#41p!vcYjz$CG&^%%zF>hzy}=#fNix*o~`|J04Es# zoF<@K%}IUH#2sL*Ae=n`3Q1dxD!$FfZ@qFGJw7~L=NbBWq5S-V_&(`ylex~vS@#Wq zm$!$5U_$a_&tz%ap+icv_%0LoLbLNY z;|E%5)K9w^c9+SwnW|-N>EfrVQUDIE*Q#D7pO;t%2jGNdcDdM+fy)_s-j%^a)pFBJ z>c!12@_}(2v;pt{zy~}1EQuyzLv9Miu-UTI7`EAFiWzb6lcH@QCn_}CpBuC@1=N#1 ztP>;Is!Z_DBc^l!b4%k0kDW#)17!0iiJnGg}BwD+$sg0zl zYxGq^26QW68_DRac?7&jZ>IEH$@v>~qtQ9U<{!?&!Qi&4iAbJV=iu`mWPtgYY)DPB zs7Q(t2gsVe1;fDFVt}NQn#FrXJ8{J{yAUiFjeQYMQu{{+&}>spIL@7u*Nq0{HWOuW z0eg#GH9xk0mT_8kXS`K55nxx^e(Pa+{x}7uG6AZnJwSA23_SxcKAuwiAmL(>83Ga>hIf+n!I0g4B zB=1!ddY9(A6=<=!zgKhgm`fHeUi{llt6fkp1`ETwL*QY%k!(`J#tPEIqLIQB4!G6D1ecZ1H_n&@F)oQQU* zov3F%)vl@)y}3|ibU!>3epmK!ifhS?u{b7q(jiE)GCDe}7u3QrBF?O2glWSL|JsbY zbX?{Tk!{`>VBPkd8WNJ(R$BV3j*Tw-nGZdIz2qF7%;DkJ#_p&7tKKO>L>xO=y$aMd zWeRM+_RB=T2i3tR?~efrRb67@8eOLp=tT6)WOKnP1Hex$D`_zJov_%38xNwBf(L)N zcU0xa*%FwxGqpKB{#npO1wvQ*0n{q${5cvxKP`@`-njMx#NSSDPt$ZPKR|8KdFl4@ z4;TE1ik;G1;`NS$9)ZG|0AUkUH{xX0#l92iCK%&+-y>*1y#bb(hy>%({)Nw4b!)|6 z>fK^xA>iZeH{#gwNvAo&X>t@pfasVgnX@64fj~-CcRvhQ#-Vbs{U8e9FiFkBA9^zy zIiheR5um~ak@qesN@>y6F^J^yfNZno7@D&Ild@4;n$Uu zC?Q}R+_Umym+iASIKXB8mj8&@w)oqmwh!=;q>%Dpkx}Exb~{h%?UL@)<-bjhKY+mW zojuw>?!L2+*C~87gijMcKM-Fd)dp4en*yUFk$4d3GUrmu0j6FM7An?jrDcRxan4HvZePze()df$i&QCnc6R+3)}a$3{wWd|xyFuQeQYG)CfYHvgx5_~0IL~9?$?OD zK)XxL-N&XPGBg)JpwLYRc;x12r+1|g5N?zr7p>As2;v=xKm} z-@qK>1&GXn`wsR&x`Nkcj?WRZXmR=wJp%=B<$9+U7~_}E(|`kO2s(9SqAk3>YEFJj zmOa3@WrT9BXvuh(#HIa7v#7UD0B-HrT`wTB|=2}`_dvhvA!)k11aNps^ z6eJ-v*ht)PqvwUf<9YBLit7ts&5bqggHYKDydsDxybV_f+ka zXii&`yY$3>xK%i@R3*>&kdPu&)z zZAya3(-2Iyn!7#y3k90b!8DeJ>+Id$b508A&H{wKK@2CRqu(=wk<+ps*NujbASGY6 zEhCU0_i}9DkxWHJJXXV$t33=y+aWCzO#oX`S_Q_1U9Lb*78(BAjnhZy?4;02}*xwX?1*y&o0z{4GC!aQ=6-?@cmo2aIZ z#R{5uLE8-~|5MJ&s9{i|Cq%)Pl8xil?np3pUuG2&y$H0=&d1(Mpe*01eh0$Ok90J0 z16J~LX}13K*j)HlI0;XlD_}~O-uMIQ1%^Q%$~*NSBy-zZwOd0x2T@OSA@a@YN4j!i z#=fvgtW;-u;TEeyL2LJ|&3zdcH^S+|`-^Yi6qw}$ag#JeS=gc-HmXv7Tg;tnMyWxjT9hS97Z2r=E#l4=CW~WgyLW*1XzV zOU>jj;9SMrGC65H@;e>7=S1gYeHGO-sa|MUS&HK(O0+4y@FPs&bgdKfDfVgZi;2Gr zf7M!iqGVliLS`^?+N&3=y5+3J!K|X9Ih$&a8-wLzH{AWeky0M)cq>0~6^29v$xggF*t4h=i%+s z3Gn`Ro!s+`ZNG92{~UuiyOU#inXXPuuo?&%k{9)4Pd{LX$OO_7B#p*;r+a%-Y%Qgg zo)M%}TS({|Z=cc6Yn90K6=DMFXL+Ea+s+#cf3t$y)7`*Rr5{ZtI07Foa`U#krkwU$ zO`iPfyzDrd^lja{=O-U_1D|%^7E#hTK)nsmE&SRvqv-j0&q{>e^hpR;a=M6k7{#ip z`(XMN!wSBaYv`+rTBz*(x>>bi7%yhmU|S-l)O(0%e@AtlL)0s+p`+&HyK68j?BR}P z4>!P*kLy+DmcJWuI)+LgmL2O$pdK@`K53QJvfWu1LRIU{L@nv)*j@w zH^ID%RXv-(w#8HL`KQ+tY2==E4SYo0jlA$Z#BP<+?QAIOTrPTh)7iv*5-?KQxJ_fUf6$+EJlnj6xOGFqf}=NT&qz-@ z8R#rCR1M?bR9wRiI-*{QFMeU7YTC? z)>5B15tW{P*r_k@emH(u%2s6tz-)LSitbk;K{&@oTXO|K97?1BJ#3*2!Dx>t$ti*$ z2S%r-m+NE)(tE*rQNX(pe6hZ3Q~VLFtOIB2b&>LK?att~gf9{MiU;W{dOQZCZg`TV z^Y*Dmyt5rRGCoHrYnb$!+Z>;I)r6qO0MRkEwCHW9X^UU$~ZT ze0y{H_Tx(vGLow?&UW%Wc9$%%jW{j1V4J|*a+8p;D%m-L~=Ku)Uc+*kyrp>z}6v7>^-(z1A z4e1#85Oh3(+jgE>d)*^;jT*-Gr!Q)STHPbw2svB-cqo|-U@y@G-VdH=*8UOIb#p7? z>Te*Rq<`>zkr0u}aQH(JxLrejZW zDr`&r#!g3HWOnL2xhXO=FFA)^XHT#LOfufMRGQwVv`!;I3L09KQ)c7S!@WtTOP)Y$ z&i3|q9WM7BEc5DRI$Y!;2$GEhtDa4tXDb-LjwETBWvk;jYSQ4A4Qa5M31^>O)=-Q< zDmOdgXR_Ct>cREm8RfgGn;v-EMW${vR4YGjP>r#I>mv2|O_E`@*^pyM(I^rLTHLKo zt2r^f4r>(SQbE+Miubv-(^5FiJ`Ht{G*hQ4`*o?V;YfN+=xGd*QvR?fUnOJlQ^&|py?xAi(T`MjZAf2q4)*Ya zKFbfeRzvip%9Il>zcIJJVROP^z*ASzB-9R?(xKdmi=BcO%S0xuDjQEvuEP+7n>mA7 zkt}9wo|~6;9=)*BERbDUbu2kWnsVxa?$?U#2rgihj9zB&8HDU{DH$34__B*1d!}X7 zJW06m-Py9j{UJdeJ@ zMu!uptS4ay$IkVSY{mswaPk-w*x+FE+XJe>EF(W#P~vP|6aCSp2G;fp85viJY7paW#6u zDnAu($H|q~HdkWd5^nBarJ%R%x3)IuW6zN)X+oxD|jL`d5m{~$Htn5E?c*75VRA_pm^!3C!5x0$U(fl?3DiW zTVJ1~=mhuAuD@R8`H3eHk*25B6?V<36UH|ZEHoWqXa=yS+1k{-rD+r2(%nKTgotwz z4cVVv8}BW$G(@e=tB;_%y2X(!F8^G;Skw>UZOne#rPU|+z#3NY^qrn0=v41zK}@1N zOI^YjP8_-(JbB`X3H4YANDZH^?q&x>-D3`trZBpEbVthO#+(1KcjB%*`0|U1`}?0cxhjW4-gl{DX{u~{i^(hA8GZ_DWC zq?1^Qogr@A;t%WccCPtnx0ALSwI~+B;SnkG&aQu`Kr#zG{f1S}^bPUQiu`lPFC3S_ ziv|6frGbf#&A&EZNvBSJCcAo)O2;xyqD~cgz57kaUx-lRq?{B7w}0ObR?cr9aYg>i z8|xS*ja!%6b#*%P$qJ5QNckzD>}5KCYSrw(-$a|^@A&NM)(v&Z!LQkqGMWeN^Ud4? z%OgjQ`B7u3CLW@Em)FzK7uWHcgjD!E+gC86e48{=vy;W@iPJp6iorRR#YI)3hHfX5WW7p8RiW1L z2Al*+_#6E>#M0FrhU6-uW>)?Y-h~5A{5Az)DQHjVy?CK&KpdgfU*-i~~gsnb=mPOkx z$2z6di3AUrqz20VP{TGQ46Rht!Zziih?`vI%mD7{M-mRZd^fH@{8`02((NXf7(27w zP&ik+w7c3uBv&~+STgjKLyD84hC^io58O=dJDiJkpC%*nH+=7o6=eLKBSfbA?Qa|v z10Vbi_K$X&K|^lK9FN3B#J+*b;T?vogeIJnzt2eV0}MTkRB1XsehI%Idn>yB=3K|1 z=Jos9kxXux24L2=B|8j0?ciT>N~6_FLeATUxMrXx3229^n?j-$aT`zQPP_wk=3v*MCLWWCG+F7n%N>t?r-UC=`BmHT}_3e~M z@QjW0ng;0lV}MK)P@~g-?Jyiy`L$B&sruV_By3#ldK7T~6dzb6O@&ZcoMggLX{}Av z4o{Bp3Gaerf3@B{%YvlF(B@<& zS=4MES@KglQuo_6MyvhPKGbLr0fd6(X$vW7{M(B+`+seu`!zsO6AV^9Jq$70LFuU6 z^M{qw|4bsuN?Pxgx+Su>DusW)ljt6(?bE`WK#(`2yKfS|SZL$xb z2y%@D+!j5gu1|sXk3$+Dmrv8|U2+uqoKw8@J&;8QK(=#=g(H9fIyL@pWENVWL$lnN{yHX3FN`yZJc%dNt!#=N8I_f|Tj z7#G-{tW~W@iAW(=W!Esp(+`64N-xraW4<6iEm)`vVW8Oe`MpN!RO*IcA?W9z(Z^`< z7}t_u%*56^XTt}>?FHyZSIwPDe3Q#M?0@m-sW0+)xgz-QzYAp+3*rWHX`;X~Cz}^^ z663dVP5pi3X`wNtg9-m8LvK##KZ1Xg-S9g>u#erzu&UV+OsFc6 z9_O*=6XJ%?6;b%#x%*VLPL=S#1)&Zdu@jP)$oLzs853G{Q=twzu-klN9z$^)e&`9N%HHvvLxPWu4E-dWFJ|}Z8?>TyJT}oK? z{uXm@jyzj8lOr&D8!%I-AZNzfjlaXDSw3~GvGCU%;*nE((!yJ+p2oUWo`=^PgnO6^ zoMLrgT|QO*_@SR>Eu}@%(V@9kADcF{>*X53_~=0JBlL#3PFC7TV?M+(ez35n|Iqp| zMsZSb3Uz;kgJZAt0YfIl!;c}i=opz>Pb|M;S5vH{{$}%_@D^rvZPmEPhm#ZF9^Qh5d-(-;>qRTL& z@^rubBr`AP_V;~`aN>)*$fGmrE^^J|x!+!FR-{UdbvB7$OSR>y%Yr?yQLWL6#(N}v zI1{ZB@8!}s-O`A7JxlEdcgk>6<^8{<-2-BD!2wF#@GOue%;JGjkgQaYHFh(rcz5o{ z$26rMPoXlb)cMwA4`4m!z%d5(aj_XMBU~zm&n|Cq=#+K|bS&}ZykX9&LRz+CY$WgA zC>M=~%VviB#dUQjR2vk*9$LDVI!6Q2DWajvvZ9FB%}!qS7%c zJ9n8sw1w2!6oc&RY{5mhqzHoL`qfYxk)Sm0>nnsy# zfE(rb&YK1m`tkPc2Xy}#9ErcLgs56a9n{hnnX}{l3Df;+i-(&c)-_Pj|0JS>wMqWn z6%CYst$oQ4!ux>H#Z=s1v=C(Yg5zaQ02Q$w{@hV1+$=GfKdh0u;5g$6XJM48#isYhjdU%j!@y=Fu&x$)h8eiIQ+N6Vy=X-`B!-$+Cm ztfVVQJ792S`Yx$y!qRPJhQpUkn!ay=!KGlT$Ra-7d93}`4ak*GISDF-J5dwO%;?k(rU)E>(r}6lF@V5mzQd+hib+rk z+=)!4fPrvo_X+OM?i&O~Zjta@o+-#DV~<7Y+x$MaxSe}H)zB1*b;amOiR?^n67BT& zQ)In4)hdGeI3zHovTB=|_aeB$@fXIP6mr-T7Rv+GBAL0pMLaI1qZzbZ3@PW<$7|;u zR$P}oqj$WY5#&iyT$x;|Fu377-d$iqs9mexpI?&e@-M??J{Z~?4F{r4y6KG*Li+RQ z>3urY1Gp()@op%Kl74J7qSM0P*i!>rd8lz_ERxu_j@gJB38P*Rfqc+2#*GqI&?c5o zMx(4I#FBES-pBlYyN4b?nOULh37aOKmCwL#Jg?tMy);$Ge!+JNmJ{;*ZKgqB?x9>f zU|q|LF)uojb@U;7!$8eKUU10uxbOw%s!g0#f@Xfze4AyWF}w~e3RMk3p1TTNV*J|% zCBU?Jg(Q zU;tZ55mu;G8%zZjk(e|_xg{8IKVqE*9T{eWD+o6J5I`rP{K#y)*5$-s!vtOxvrUoJ ze?OYR*r?sFa}dyI6Tu`HE++W9K+ zOS9xXP!2;Gw+68JUj0r@(ziGvxW`$guQxTJ76Zti%trXn(ZgqRZ5V;hA-Ln>9 zy2@kAC~^jr*#4*HvZnke6{xt4qX@-5`??ZA9o!rfwZ%xUGZ5%NYo4zY0H?w4vfzjk zoA8O4H4G=ez0$Yqre%jHTt}?Ebet3fB>0*cfG7=#yg zRtF1oS;_1tT^oEoliY2)10^7 z_32ttIIw@-C&3aSys9w1+v!?r<%~*%-m_vXjg#g3ym?9>TKFz}oWjb?!)IYL9zY$g z@q+Vvo348>?CBC7k^@(vsc@ac-z$y0Sg7~tSC;HR4}0?PgXPFoot7zL+xWa7=Z?-0 zT{Sd0@Zj-@tNq}23uj++%e2%`hQ5)5n7>aM;$q^3&t_(K6b%m`+TFLt54XErcgTuZ z`l4dyEDw)=$Izd~ii~~4f&}~8dt(L(x&KZh_ey8ukVer1DEDdg$^FlcO7}_A0|aJw zol@Ik)+Gh~XH0R0Pm(c4aQnW3Xja%tb|1moUFF{HZbxz~oBlMTa{sUG*i_rM z)VH`b=L{G&Dc+2=g(C0uJxm^U)oyI>r303Qizb{S_+`EFeS#rEEvWcSkg@Nt+71=k zs@yL;4gfkpv!kW?S|fj%n6k_scVt868Df9xjZ2^hAM8cM-^Ujc^&n>_CQ*>Mn8Ye3 z3Lh>O@qsRQDHul%J2>_Ikck-ILnZ-4KaxL5|Bh%1dmhb2iPeW7mdsl2Ye@46WjeL` zQ}6azNt*8L{kM`VUCqA@3f(SD)}`6LjLy_+0mBPVfv}tzIri|V?aKp=wI&e2A$*oI zf<6PSIX;ipD%y`(B}tmaJ%4_EHS%)CWa}%8l4iHT9o*Mw^x;p@PvKZd0S5o&;L8Xp zun@JKGj+Fa2f#V`o(@PK`wZo*^jp1ADxbuQK=@mv#S$NlN^0z`RX`XxS|v{-xmnaw!GjW%!AC#DRPDd2T% z@$CdIQIEF#yiTT5NPYl3Y~SzV{kw$h>7wi+$7ZP+FfdaE(X{9)8}Pqp%jW_(yJd~& zi;)kE;1}J8gZ|Hm^3fv+vTb-&2Hv0J27OIYk2&CHC9pCwGM%fjTG@^wc5L5uzxRO0VZa-DxVO5g0VSJd12>AplY zxGDpqzAJzo&R%=vL52NZ`r%gX(bk5-`vJkZ4$T^0cRuG!8|UM6W9UckivZiwFH53^ z5#4L@Xy*vi#O=9#H|xDO7TU768H=8VUOYaz)0Ayt0D%1kr}f#=w$GM+9!xsZ40hv5 zCK2k*pBet&9kLfs=cEPk2Lx=lbF_JfTSg~inB~)^Hx+)ESBrlXSk873UM56wf$8ryZEO{f>mHDKifv9ZXUA~F@84AWo;~;p#oSiAG#9zW=tz@W~<{vS%llxGMT0og~m3dq9AUXgV#f4ti2XMB!%Na7nKzsYak z9lysH<%6st%Eo8Y+79Q`F?dL(zUF#GmT|l;SIC8sz!jLhEIyUyh&}=$Ok8}r*MJΜT%D`6yB7Ak1j=Wsk$^2dtbb`rVaprFTAUra908(#5|U+`9)*0R|t8X z%nWM4TMxB-5sLMbi+(|W%=ZmJ$Gyb#W4S6BCfb6!&oaI_k*Emt!o!uNNK4HdB z?s01zmXMgI~u`a$QLA|ro1qH3A9-xwoKzvY>x zlD!~X1c0D16)wU1#Gj$c{#IP}&1+=#4^I}d4SuTFFVq`nuQ21R;wsk-(%(vr6Ae}J zH|s7*1U1tXWnBmm#FZEMkIy`y7q-k9h$q9{pvivK7vH)FUN>Se$}Q^yzZMlS2BTQ>_3$`6uS=l{vi*{^V=8Sw6Kt%Wx8} zi;W;kJ`gu(#p4x$$`a45Aba*bFPWD-%i`13&g%$owwIX%_FQ?~EO>N}D32{hq^{Hm znil&)2-R>p?E5g;>J<{>Kb15+KIShp$>asKlMZC$Qy!6tuX7`z7f)YTizWB&h7DJ5 zb6=DOpC7FaY?i=xayd{azNhlS+-rgFtQEyduRseOwlr3tmq>w@g)|0Yo%Ln)WsO6OcONuCT_2;NXSYW)a3r^s4s-`AJELC z!UUJ8>i;qm8qKJ?BdbYyqY7p|VL8s-;ySvUO86XZcF7e=t;c*P%qXqrNT_)szW&I} zkatLS61QO2sj|;1?9$t<-ouj!WJZ}5S);f>Oh zT)&dRXNgZg8ctr?^74xtX~RIDPSm)~4a9hZPf5!S!ds3mO4EZDGsk|K3%x8B#K3e1 zuXkX&8%s!J%)TlF8`6qT{tgNft`Sep-sbT6E^k{hfXzr`b@f5^XOQmn?3sQVgn-WSM{|LFg^CLX&%qEd0MpyV2Glx!afghJ-xrW+An6YZJhPvSq zE*9|(yg05YaFt?@IkQ@VEJOv*5iw3#*|%s@&Mq+Vg9tigR$M>IlEf*fx_8H3Id4)G z_#oHs0^Ht0;^JGo#@I7c=@sy*9CZK@Pglz>pBu6GCW}fM7gKP%RM?t!-tNK9Najm> z@LhVQ#H|e4VAM`^p8rCkB5pwF!OUTt3jtf6x~AKH)G$W5<-1D9^x6~PPEa@nk%klJ zkIP~qm*he`o6&t0RP;+ijXBA-G4D;9Mg9uLBAxAkv=?U%lT^0uCGZs7PUVpdvI>u?+v!K(dRx6l&ksWaW(E==nxnr%n}Wj#BL|v zhfDY8YQOl-)vTr{1-;+6{H7yLvB%sS`!VK|)w?~peihZU@6$I%@HIU9$3&> zBqPk2V%7ZT`oy`uJwR7ySuDeHtNoi%!K3$p{FYicQ$@b054_>!W`le%W;PX z*Uc39AE6B8zr@^~!%+mq)HTyOMpu8pc|GnmsvZw1W%K0HEm{m3`*f6@3g5^^yzTXotetZ8e8G6ii0iBSA&9;$|F@N_SUz{itVI-oaI4sC(?~o z|Hsr@Mn&0ual;}~Qqnb)gmg-`ASK=1A<_(;(o#crsYoatLw60rkV-d0NDkfcUiW`J z&w8IP^MSRv=A3=@Ir|rT&gFE0zG28xuvTp+n*}o@?p*uDgk^bPZ~vLm#Kgf(^2a@O zzhih83RKj|WY{(P-gC@D-#6Ac%s3rUdQ7Z`t^RYyZQxep?8*XicC*86Im#qq!Chny znfchdbxos8*>|J*Fcv@lZR`VDF-v@+I8j~Bn1bYh2mH{^a?Hu_GbPW{qSJJlcfHP- zdqQmF+wTJ6%sO>9pM5!-l#YCO66?7x6x{4DKZgfw=yG(T`uuEN<4UuZ?o=}_F_(SV z(P0Aqme9IZm4y828-mI!cmG+*OatVP!4x85wVP7Yni3G+9z|?8TKJUt?cNt{Kot6n zIg(=Uz8L*QCuU|pa!GYGOd#P@A`4+SAyYX^MY?Uc4Od-7^BED*TlLB#VP2Bsp1U=S z>rJ?st?5nH-;J*M3%;iHVd83z>qS#nno1hBjOOW^-usJi4H^NOmyDQ|>Xyha}kz|b_yFBMG zRQWxMeH!tEuW^Ca8L`whk<>;{=@A{NrREb)jBuI8pBpn;-VMg^ai0wG#?_ALBbC8z zd6DbhZ7xG$r18+QR^?!abB2Bt`$=9yr&xj>Ev+j`%ww0H-p7Olfmdf)I_^BTJ4nV7 zCQiCl%PBJ-e{nr4h4c&KPqyCEn!q!`H_3nUaf5C=1h~CJ;f2zVE$?($(oExF2E%m( zbmI3N`c7n+5($guVtxISS36U9>d(%c5v<}wSxCA zx2Tr}w!+#POx?)zmK!_5fs3qQg zZ7LTWW!r@rT8L!gw>g@DM2oCLPQ(hl6!4R+LbIQ4X_N&?ue02mG+rvxTa|rqG;}y- zIe4jDX;D`G*IdSdr8A5Wn>g+32}xR#?22l?md1BFraG+eI9?5sfYQZlB7FWO8at1M z=Yi%Zr83$PxmHE)Z!)C&Pt0vrT4KheW{if`P2WPIEM2ds_fMIDFD0A6Wyaum?;md? z-yAb+b%qCA-vwXXmbkAWZ@hRo`k2QdJGB}sMV>5w9tv_pr$U00ahAWGHn0n6nNaT^ zKM7oUw`Cxd8&`r*@2K~%N(Ri8t}ujaP^fCIh{zY^@4iQ(HgJ#a=gOe{CTDodKbupI zmuEU>YG@8oLJOCA&B|xsu=hw{5~n(K`r(?A<7D$aC+ciYmM8BGr!n@YQ;4`P#ounI z;u{G=afbv~X#>l*Zk0Mz%^3~FBL|i!stOn2GW?ZO=p8sKG=E)z<`B_IDe)F^LZgF2?7UAd3BZRkM$i7k&ESP8@ z6^WrTJ{X!gI4^vBFHChsIyM!EamU))g);W?66eB(=C2>N{r)xX+XP3@LAc(>b*C!Q zv8ax(*}4Y8cad0!ZHj`{>4-p7XN+@-Jkx2hxgw5l`RG-kpl6ktbxWhc_s?jI<8?rZ zHA4xbce56WTbE38)-4^8BV#nB37Uy6k&?G}Yixq3`Y4XXRZVWXIas4&;CE&Dlu^4B z3r*#b`!cjWw(X(p$Pii+wHdcm*RPyb2{JcQFRMgLQQ(~~0xI~TBsk_XE${^|Nvm4Q z(WwGZ50yu#vMv$EPNPX=#@JHh713||l+Gf&*~IBo=r^?zd%@pP4nNDFewW~Hd*ms6 z0HU8LbUapMDw;h8MNS)9Tvkecqb7zcf7aNa@L2-|!arfDutP2D-=qAw#H@h1M6SPx+$;SSWBfCBVNRm{4bZcf~YT zv9h*N^SEgpQ#x@8c8&jR+rQg~+%P{r|J&5Y`t^+<47=O20YwFar`z-Vh3pYcG%EWl zX!>p!jK#7CeEZl#$I_F^29k(!Vi3$`>?(FH;sIyjo*zoGv(A+8d|I7L|44(3$@;kb$Pe5Z&c;lyz$UDQ= zGA+k9ORIghrGpmMbA6RTSTntb=1w=N)-^#WpDYA9=n^U}(HC-fEITvX{a35M1r&Tc zOcdZ+43^1dB(Qxss45>i z%5gF4JysTQwL3e8S`NrIEO%n9bQ`5u?~Mq#btu@~1X3>ujZu}6^mInyfKr)0?=Rb| z`3tEw+iB4DUbx&+n;=Vo9oft0)=^`3*2K+$3TqldcF&Kuhwd{8w{qDmAUi@4?D4xF z2tHNcQ8&}PZS#q^eeH{?&$TnM1#?Ru42+YIVNpTVucd1Kl@eOc{AfBM2wCl!Zp1OE zoaml5v+uGqzKm$J_CVB4>De8tj(g#>i$5Uy4_-Nv+cT?ZgRo2ULX zxHv4hY8Y{6vvJuPZs(b^#^OZ`a;zB-^3G<#=lNXJ4;XaTJ@>^>3(MTfn}FQP^ndtUosod*G1h z3#KIY&vRcmr<%C5GLJ^EJQ@q%O|16Lhd(8_b?OA8j+(gIp1DT)P|V*Tn$}E@ULYw? zNqlEpSNk+Ox}H0JH#~LX4dHHIEaz;p7tU#`#4hYHl;}c3x?mZ_@0RO@-%*1&@18={ zFk9ar&gx~h1>;vJe1AT-vNiiO2U8?o+)p@8AZ^w+9e~gNd|u?_!dQQN0Y}t zj_&vi$Z-35(y@ycbnsvGHgM39YXn%!ejU{PmR#ue#e>+#C>x@8vUk)bsz6odiZT=? z>kG!-p&VRAAGP|;53hXBWc2HXGtc_#{DfqbgfK|*pN|{G6H0>_u;jLH+nSNmxh3AY zq+6CFRQ22A72JVq=kxFuOCRuTQL0l#E~a49p)W)MPP!e zggX1>!pAKk45NYjHd|FJqR^~PJ7Kj~q%_<19B&NJnU2guB^dE4@Zqg5G}x(Y+q@Sd zBMcLt%zT@^S9b?gxUT0AWJ41KM&6a3@kWT|*So0^tai7Uo#I^{?aP)F4RA~6qc6Jm zfaHRy7itH6zCtVxzYcZ_+~3gW%{L$_kkVe%y^AMZ_C~E;k@b}He~qru%CMga?np%~ z@T_#}I;pz}2x{*&qK)M=+{)gaC9XA`HMzCAc$L~YxvuA--IImy>yW)oSm>R<=gjL+2p7?)5JXiKvRx01QTwPc3Dqs-j1-!{ zOX0|4NEu%P*&8$;+*6y(J0UZrdwxHn8xY-H&pMH4P^s-G(-vO|=2b1;2$1`TGM{4oycc5%h~YP+Hxzg&tnqi25eB94h}L?2^o`uf1gM+bM&=I@*ln(!_> z%=Qa`9f&Sam7#ZpIy$>-gTA%SRb7o*)nmui|2@pvq$(5G6?5|*tRH;d<|s(#%sR2! zlt#VigPY7}uBPq=T%xgRhV(0Q#&O?Zt=7nW>XkRlf;W!cAQV2@b#z5}Pu)}G5xHaU zh(GS|&=N4%1>z4XW9Y8-R{l7%o-0A_ZoXaZri`=p!IGU>Y~HK5=exuE3rIZz{v|iH zZmp=_NTUqtjnSMe_kUX_n1{2vPWNajySY`rp`ta$wqMi+FQLNeJ)%~+DR*_QjeR%W z+M~gfRgIEW$6Qlrqsj%5V5aJxX4gBRb(6Dtx2hXM;n{oAhKsrGX-*u>hw+HUJGRP* zmJd|$^XRiC^@@f!w2}UjT?5v4A0BU{9v$!gIC59o>~wjQtM&GoKaEH|R+3CMMs_{k zNj)Bh+*Utrg*=)+Ek0d@Jh?s{N>x9dNj=_PJvBXSC7W>uVF_~n>FGc|X7Ln6!>3w_ z9&h^Jw>RA;-MzpZfcUtN7*jSixLjmeZL_$zUTL&n4$ff4kQZ(Q+5VO)Y#ybFqkanS zUmadM)o|Q1>H_{*bLmr{DD6@O2u?m7IqLgMUX23*4{q+6!HFER+kTzlfMB)!!)gm_ zGvG3w&Yf`{h8XkC+QE2jIf!Ar;VfLvE34=_AHfc?BU~joqALR}^W01WR@-`T3V88@ z{nzcB#U;zDF^i>QJ|jH*UA`u(#<>$@oB)+hZr7Z?{Lj<7+|Ig=i_HPU$Crf2uU;dk z(x`}_&&c4fJErX&S}&nJbY65SykLSRf-7&iQro3skJ9%EW0)|_ih1%4y{1M&-THdGSHk->v=uCqA^9f201@87sVY$H5>vsLOCElxU(I?BHSolL+@tctCm+T<;_uynLxIg3eKcyDo2i+8%c`+u~d~nRmy&Y5fVS zyg~8$mtb?q7QaoA#BIv^E`7Ew`Xda1Cc%h!FCn9D(**`EXs0nGXPB(~o9)Vgp_S?? zE66rZ8{QtbxEP!|;4UKci(w~3(p^gzwdKW0vXL{%9ObHIV0?R=<36rUNS28_`4!&) zTwtqy_%>)nF2G?fE!nYB(c{4%U*HeANQn_$SHa#iw|20;|DhDV2+nI*vG%V%*iV>3 zs_fPsMLfA5*+`zLx3IHW1=4d@};`!FWZ$8^#b&Iy}K}( z59~`XgW5GE$lO!#Px$;lfgkKn+){Q-O^nO;xLFB-{Lv#0aD+KUA@s!g`T9rgb>(#h zZT*V2mUGvA)eSTM=8eKD=dye5@2o}@k!71_4^5wX5C+QQcqG~2{s$V`{Hp|y@Pt}o z%jBcFs##Hq6u!nOj&cw$T*o&4SYPr-xC9cmx~W+*F|_9x7o#Jz|C$25A=%wU7Q z#G-YR<8+(wc2+#F0Q<6SDKUBe*&tmcr6Mt3WG_wadUq+l{No#(sU5l5KZ_0DuOYD? z$%ZqtK>3-NK0k3NFX38P&HWcPJikif+ulO|UiK+r`8cGd4|V;37E7oxX)*j*B7)*8 zgb+e0UVn=}SQz>H@`7F?LkY53(B`EndRL%$L<>5a(q2$5DcR&vq~FI2N72Z`Gan4p zdVTmVyWeFgT@*)aU$Z2M=@m_B;B&c5yeN`>OLit%imRPyK@`V6pE08Kg1r-Efm5;B zbyv#ce5c*i8s6egV{QdcJu2xNGuS%U=v71X9<6nfRwEE7gK~27ncy_Oqbb?%MJ?#v zaWvC0-G(?>{c2*iwZ5s7qrd zBQq8&2OXDJDOd+CuVz|R?-;0)hZBPb$Z_b5vCL;4h34y~X5MY`*$aN=QT+A;c)YZM z4gR~RTBW;uCzs9In7-Kul!K(W#vzSCy7y1~=%_V16#tECJHU2{EqC4?NvNcB-P-lH z*bL>jPA?r3#w&ExiOP6xYf08*Z%Y^1w!QmtVBn8(^dDH9!VO%4Qj_x|-Y-O*1aR8{ zQ`2g}GmE7->nHzVP*O+77P?12eZAoHp7tl<(Ujn;kRdV#&bZPH* z8M@0t_&nGUT&h>LW&b5|ogv(dO)eoxUPtb*&p~?N+J9)9^YAYHYsOINW7^X2=RVVg zL0>-vNCZcVMLoLbSs4?a`G`N^^Mg8$xE=8$AMziK5S~b!Z#)g|_*}6=YOSOC%+YN+ zqXuc?&^&7c14VSWbG3;cs8ShgF3DZzuHOM=8o+=!*`Kl@DCsNOb* z*nEmS_xzD5@K4jhh>(Hg$eDPyeCTr6_}?ghqr21crvfKMET5kT-z1C=XVmXxmC1j6 zWJPd|atm?O&)GWHP_kcL;)N4CvRI$FalDR5q9$&f{3QCaos_H(hxcfT26b6iY|xZ) z0duGl3CyMe>h=5m%fB-zJvH+LB$gk#3X;v~@O&Ix`odD>-Bc=*_C98~I-v!WdUjg5 zJC@*G=`>v`U$xjf6+1m!M=DPT2l5Uw8W-?;i`DHg9)C>ziMfTo!rA77YMo^D2&4w% zDcd@ib5V+5)E4OgxmM)qo0l0z>ts@Szjq@fx)$YqhCDJ4CRjc8T#$vWQejGv@kb^) z<`$poP_`zh{`{>e?sewgWo+&v?+DTAg)L zONMRUYj40G_Qkj|PF$!?x^CVri}qV*K4^VwZ`cd!SDx!Lf44^;owAwJRk^}AB6`R8 z)EYv5=X|9%Ba|hrl{$oa;gjlI?AQO}uP8k$`Pad-YFs>N?-mb^1!2D5X+2#Oq4?%umNd9`B0yxAIA!>YmIa)TQ(i zes#{!91Eo=r^kJ;8Tql~IR*L?Ksry_`kVA09o6<_tq|;tE2Hmj>)2|WZH4JwxTKR3 zCz>S{)87{QQOmc|f}$B4xEc^c2HrF5z;Hb$kKuc|ldyjnu(sLG9*_cWF;L0lB1E}6lD;35fPm+#NwjB@F?7)}Ao)IyW+lZ& zh~$Ju9ya?k9D1as4ZtV8ETRt8XpMLN@L0^$HIJZtiNAPDQ=Rm|^TN~ZBMOI|i}8#v zC6t55s%FNV#@0t`;Nv^L$UjXo16cxTgi+{5^2jAlw4`OYo z4Mbkr%RZh2vpC`#>N_IIz0Wp&hNO>MD=FGXi5)KFo7Q1V;weoR%^ zJA!3LiqhqT%=bTDb*jiUO-SXW`)5(}-mD?hl5QVpBD97NFr z8qi6|3MVkaH(W$4?a%)*graY`@r!lgLabU+U1{`z_b-VeMLw$Vjm<$v z@yNHRo%2T9Sr7ExKrVj`2p;uRV@a6CA39@1)>SeNwqxqTQEPG(9X z?v4hAb@K#8wtEHn^>ekQ(0Z-5$u@J~7GoQN=fl9@dT=iPhdqnfQWhs{Z(11tv1?4Xhh+Tv})>&EBPL>QI ze^*8H(94z;4X(kcdtI!g#sGUB1^0H;_oB6@TwHbeY~J`=h^*xT#H_RN;Rj<500heq z;cRmRUq*4J-Uxf}gGYfT)4JL$kv2T|N1~D7*O>R9MFVa*^W7{T_x*0$PkZe>c>@;c zV1c4bgh8In_H2H#|1dmh0M0#hA?9kpkHcZ?KlM_cVTcSKvfex{%4GO53GG;tVuU^O z0VPPZDSWG2GjK&y9lnmtwzPwJR#>u=pZ;(3+b33r7lW#)6OZlozuV{FHr{8*f} z_To&fEE+ABX=aX-c}X!HvaLgh(sN<5n(PYhX~ms?;?j#Ka_sG+F5a7q;iy|}u3^`O z9S1Z$G_qe`2zAcvARnIZK6VIF9R|NYBz(n9!RZm`m7LYmdIBf> zof=PvGnE{(HSjvL)v7#7sbcb%zhXPV8@rW(+!vO9irFn+w1FS#-fRlflv=?wIcU3f zFkHra;u#f4!0y0pkF2Y!7e1M%Yb@y8{PGNC=UL&IhVc8kExGrqy*C8O_($*iA2m9Cl;taR3Ll;k>w}8n+(AE=efssn?4( z!FptJd&jwZhCxc6T9=zeAjsv{8NfYE^sPQ(ioeUd@iZBDNIMQEZ~4OXZp%SMo6|bU zrLw$oQi;T8_fnbAQ+th6-xVRe5VxUa7X3mU=XKKOY*Q24>1JT)=e#l5;fag1w`OLS zCu=N6wbS)v>=^vRD`t1>pVAPf?IYXy7{Cm#wE0h)eaCo23+k`M?QHPILv}@5p!^tw zKu-&S>*8=uF@V$VKj|X>aconROoCaQNcmw0)3fdcQaOI4F_Mhy53)qaTV_`t-Q~#% zpIgp9$wkcxO*8s6&8 z#V6OiY1+U8Yb=sBEu28`+?JS)BftABt<9RcYjd^z??8$U%y3%)HhpXQ8E|Y~X;)Pu z;wBg2puH$EhG-+09ghO9F5~vcD82XkLccsGl0TU`qr!87DzzaSRvU{V@g#3YzHkRH zq!kS?+Ce&{88C~|_+X#}jVob>3Fm(!wCBxyu|q-TafUA)Ykv6eSuNn`?)Z^4L8@1u z4_g7O7vpuEc`_I@(0tPC{uWjL8wiGzl68Z|^^X6@Iaw@b>*eRQ*;`N-9U28xoH5Wk z?K=Xb?=F(UEd}#Z)ZI&N&l0gqgtK@^9H_A(udduP`M|^o!PhWoOGKvx+C!Ai-6CaT zA1ju55*puUk=UPVJPHgoYQj~9`&9IKSt6pi@awWSNt_E8G%`D~3KLM6qp;^+5$g~B zkc~618R%Q&wQYgkooN(*CcpwZzdK>N83EOFD}a}3T{xCE01{5oC&Lv$XcmB<)bTp> zeN*o|Rr3c~st?E;no3tM;5<*D;|0T4xL^}0;{_hX`dPlh5W9~B`4lr`>(J7o|MCeP zU}ySO#_y*@L#VSp%>d-Zi@=}$x8&YuJ>4VltthF7Yr7BiwK zy18LvhDP0Qpg!xytF(q%Lb37#g~%5Lc>^c@Ytxf_0;~+0S;ipsRs(FS7-E09LLiu~ z)j9T?2IFnQBg-mRN>NEFNcerLbNNFnF)2S#?`_b*uY`80-%EVAc%DfE9yRH5i-Jb< zILv$=kJ=>E>za7|Wr?8Kwo7eIIM(tZ^aKsR&kGj@#qW^CNS$*(#Pe?s#hYEl~Bzb`Z2MRGIVd_Zt3%qiQz&OHHut*(%KuT%2l#s`)a+LT2XF)l`b`Z?6W9 z4Bn(8QxslsP_ffPca1uQNUQ*Z8W1+sT06$BjoSI|SW1$U;S?V1f7Vr*1ACBLZM_9S zt;3r4W0+fPRZ8B`T9=?%bdB&AeD>x%(FdU@0Z;rs6u2th}i{uzH;qy0lN)#AQ4BPL=?Y2zESd)fQtkN;y^iH&{_n6KdTBJ*K{3o5&S-}xt0!n3 ze=aQ^Rg%XCCO4?d5{dmi4woWulrPipyhgX>8}!TL0h1f1%(;`-r;tF3ggf^9fM4E1 z>=;|rT(0a`U}*?Pp*Nn?_O+FikRl3$1xQih&rdu}2&byA5lWxHFmhGtCK0?{D?gr2 znqSk^DM8wvg_U-R>z`b>6Ivhw@;RudnCFIpLnla#S`RUk(Yt+~eTDcooy%v+T!tei zv#Wi{zxaFIiLEayu7%It`aE9c)cX2uwGi^1RZQIU#@fr@u0S{W%RmD+UR6rt_SHhW z6I%h!^P9i&TKz*pISWfoHSF*tSmT%k-8R#5jfxCE9G2q;H&3YCsq6{vv z?`p38^vLWfSa>*gTDN@dDH@mCY%VfIv8bv#${Z91@;9<{LfzpXVul?g5^JnL{_Yew zP2@kCt~Unor&*&b!SA1wB~$FC-?qQ(cb1>h#}csxHr6d8JTAE?>mGi8w~A=wN~yj|TA$R)e|y3n4ALjV*G zEjwQH;B2j7PXxC1P%s7DvE7ly|)wEP{W)7LF|@ zI2-`L5rItaUEa#ett^rM@TAYg%NrWj@|QCN9v}IcGR0tR&7;S$2R6SdDTXiF{)3@5 zFaAS=MFn|c+Y2ExkLkGp7|h)fs;ZIa@IEjOO!AIrPI?2N1!vmnJ8-xy!eH!K{*JN%=O@U)in0u!3T!x;K zf_!vZjS-uyuiooOj!6WQ$FYpz0%P#Ox`+C8YX}zxok7fB%z3pRt0XHKvQd(`i8}K< zv!CJ)RHQDn!%VRA-f{Pg1{Tpd6%&R(xG5KB`azr~l8ZuQm6|^+^6-(C%Khrq#$%ZR z?l7dc|5D?3?S^6B0X_3L`p0zB+yy!10W^{Fwgh?uWrGLLVL_5zl+j6sK}KBW;1||B z(uek_PK|$2e#pI4D~1uFJM0r^i{$Cl28sK9VzJI`+IwZgcO!28a7GeddcJeOn!EQA zU+pD1+vkdx71TxXGC8(``}?t0JkRPb`iSoAo3;*4DyIxQ3y$NjM!%F-zpn}c-soKZ z0p6@N8%ztk@TxCO`i~II&U|;gwBx}z8N!UC4@bC5yfBCzi|?Ti=Wq#U771kgHr{(3 z-*&&-pEY!`c|Tp7`HCgv^t;ISE6~~GbI54hygLa7R!NVGH)ufSwUgAB^e02BQLm(d z%gv5&0L{rTh&2OJkyU-Mp;I_lRU#+pR}{hmT~`$L?X^3uZE$wZ7rlF)na^@hBYZ*W z5;qE27k6`s0Sk4Niy(0TZ$rB_28OwP^A2Jp4_NS91b++Oo*VTpaQCO+xxN4sYhMBs zY>#%#RBBSDAPIG%Sg%^Qs_5_%wl)CQZU3$Mif~?nnLL+4!973%xz7=f0Ln4GedO-~ z|FAU0o-U_nU}DX7^ZKzD9ZF(Y zeLd)lnU71aZ{BX{M~K{J_rtrm3&v*So8Ms(M$u~xSBjLjB+P?fHRZHMa|)lVS;&Xe zkAFIBi5+2G?QAC((P0z}7x{~;mfezJkv8RNwXLz_gbuEt+O*%c7-V4;L{)av^C0Ah z2`bw0M88{4%Qjbs?q{+}Wv(fh7MS$v7<1zDLJ9gG(r3FDXn4BF{J1ujt}x!b@dluE zfqv-W>f{#yueLV|cfAaN*lp@pl`o4zDCBBQHqvF~PWNg>eU#IP`WSCLvHotbF_on3JFuo`T$sK8m>IcYF;W8sHJgs2R9w)<$_(6nT$Y;=i z7I`_s3pAQEZUh#}1K2aMSa4|E1P<1gsdg`paw4VHMU^$g>O2ZTCVrGpF-V22g}zlW z6s&>1!j_#4AZw2VE<10Ehk~wDSAOGZy z*Icj*TQu=Hxetq;7CbdV4S)r3*@o2hdoa}^*d&`Y@+km>PzNLb56e4$WQcQ1;wBa~ zH#oV8eYorpgs~GI1$@aa5+0(~l$!Tv!sRH=vnaH8-J#EGXZ;I)HIh)IfTOk~dZ07* z&g#ZLCulgl-j}-H{km?Rj&&XRA@NL+9b3xXb3Z7&s;uE>AIEP&&JKOGUZdU%&_G-N z_saz;^JAVCtxc7Z@2`;?bN)k}^`ZT6sADWIhT#82jC(YhZGw|8MJJ6kNbPpssEkjN zv3P?6j_F|vZ^n86Be8$Fs! z%A8Ko0PkZr_^%|g7&oiP=TX$%AsJH_N08zj{OEwOhoLi;-915wPNk?!ewJaoe|>aT z0vdSlvKC`j0ZRA`e>k|)OD-C_`qF~YwwujTJD&yV=(EnHnvy_n2nJWS`11k+o`nLm z0*1>Aeq}FGB!z)e5Kd7S5>VwRhBMCq)T7pD)sOkMST-(B;lTCu3Oq#)>w7#B$&L2u5h~Xmy*ijg*hZaWGX( zX+>PkZ^hbe7wtnY?#nU z)ZokcQ;4PH+4`v}`H$#4*I~6^*LOb)>W+6fpno&Ou#y*A`|;o4X#Jv#SU)l9Y7X1f zA6kTXDcQXTo9*!k$Nq@;rg&%M=xO_l{Kw67>-fQs*q&$5Lfo2pN*X#=%VTy5Y4RUi zy0Q{^I=tl1#%{|TCAQYg%FU-RmY0X=9x4Xgi>B7O(outbo=~(z6!bMH%w!t-YEo*H z%L6|iYjx}SQ>nj8E#e+_smE{0uri-khD?_5oOsnwpbKQt^>T^X;0H2MbaSO{EgjIR zkpFN7)sF6afuf>EEDJVitLI8uujVL1wW+gy&^wQP4y{Ddfy7rz83Ic)(1ZSpnbjta zhnPhqu0}OI?(^}5hF5U1mS91?lT%q7i6u&3`wp~;&)5YnncVmT(e{JJb!D2zv$6%3!m^uph%nvSd6r*3B-k?EWuLB8BF zUE&tR2hKt2Hv#2B+4e6G0;n>L(_SOA?|jdB3TSb&DQPSK+R8cK4H~E%%=GlH_29tt zm@O0K`zL(Cv&xn~qtUpwk6dF}K_-=`Re(O#fV5&9n;H@SL<#vZTxtMX_ zoYVQ0#`qoS(2TDgHD^HL8iRI$*N-uG;x`oGOx$|GJ%|)foE{y=P17axP9@S0z}Y_V z{<2eyKdUH4y7?_3MkC&*&Pzg%tVLqXgOa$}~Fd z)1RXiztCHAg9Y@S)}DJB4YG|+VJNjY!IrQ$L}DjrA>jl$*n+(_ToC~n4S)DBs%r`0 znmE%CUP=_RyD}F!Lv~l>sYdx1q#ZlGbev}(Zoz&lP+*rAog7Wc4zAJgQ-|p5hXLE= zURlQ9H3cAN^!7seSa8jFLxymklV%b-X?u!5{_xA+LJ8i!x3j92jPlVOvhwOh|jpf(Qv`@%?=UQk%uw-a28J`0U@+%i#m!Rg^JVO9C z8y4uo57vfMVb(Em0%w-BVJaYjK>ic@hUvg>WlcBXHC1u`&KYD3uy^!87Ld1}Xcjrk zLSHR@l^Py+ZLPLA=r8a)Tgh-!5Nrg~G_g?IzeY=RtnLR#GP}3$)Z?z%vcarix+a^g z?1Fs&Cqt)J;3wq3;8;<9TTh}{<*6iT2?Xgnw4~GyqUTgOU-gd)Qk1KCAWTY^^Plb$ z4p79V=sc1U_XOxuItJ?+mxS@WVz-fCs7P!N5iOKteqaf)_^zc0tggD0z#S#ELoOB@5hK%n1eBRT7xZ4cV6Ho zsmg=Y)mGJpTH#G<766R?ocT!RHIDA~jX^geMjEJL5lV1SM@1s|z4K@m&GQp`sMH6# zs9XI7|G8_!VxgFi3~o{Y*#H9lpg*CP1nAq_d_>5_6RxUij@sw>SuL^S+xo8P0O&=} zE~40bZ4XXbzf@XDvez|gS+0VTtyPk)1$c9!y z-T*APIfGAR#-5P>Nv^i+jbAG@!j4eA%TtR)2o7*{KKoh@=)YW=haY-F5JX z5wehT%sZnJ=sQ2{o%$8lyP2_#Jo|@Ejhu*yi`3P?1(xT zXg^YPNLPJd*kc=ip*&CSrx()vL3@(B=z;6l<|`$lIo3D>IX>-`a6(?x;JPT$p?71; zxo^I#pTz}uXGys#KpW4>z-bTNsum#9Cmk8xhpa%Pux4w{UXqpH$WT&G9;yHlF8NksZy181&7 z=DOjB=IJ}}B_EK)Op2uQ4Sq{wWvB3n?(GUKSKJn@{Pr8{F8^>fd^jRCS?oS?$(s{&^lpt$(tf zK=&y!OW^zQ^*UuHZwy2e)viL7ICXw|4QP`&a{F=!Ws&jJlOr9U#3AHw%1*sS5t1|f z6zQDOl|90gw1E(4IyxD|eqhF)hYne7|3l*oyQwy5ykA^-U_H`d`r`=I_|6hv{pZE0 zCn!$%zoxOImRR+cpPMrA_xOa|v_(Q71@}*=HCwhYDJ4U8?1ckiJ$2xV(hK6HKSeg) zKI>C(oW7G0YCjTnLWKxdy(`qX9IlcHLzs$Jb2FZ_UyR4@0IzMb3x4P`N!Zeshggk% zAzH)<)~=ucP=Lvu`i=xR7W#6R37p0Qc4qLu0mV}5*P7i#>j?w)2nB9FsmEK?TDD;FmWFT z!d@sBqovpB+#ivGL|0$j=bg>`&?S)vjnMTE>7m9qHrixaS&W-K7lijTSSi=8u+#$5qe=_%FW| z3p+;ZQUHXi4Ig=Ob+~aoD;QEfa8)^ffVG_@QL|xBX19=@>F3JGxhq@+z3EI&8Gu96 zmwZg8hCd@%1|#u-yd+04+<(K`+vDCf=_`Z&E0{a z6dnlYzpG4R^bQ=e2%5IQ(K3m*y0=%fH?vGmsLkK-XI(>`7U9?=j$K}8{g-*amEEXr2t&GGcFg`Z=59dkqEkyB@sM3oU0o4O_jRKgVf*NpS=oSS-YV*P%BWK zTOPc0>>oypu^+BncEL!m@3+lav;d+1e1T&agl7#maeCkI4o3`7Dgl!QWb|KY_W?@# z9*upJd+ym5{z75iS;`^{)7Qi7hSy40EV+b~OCw8!hk$Zw4;=?P6_{T-Jba(CYWUpN zFub)9Jl=6_QtF<@$R)Vv{KG#0zEAwnr*wVl=R zH#X#|rHxma>7{g_Tdv33ci@Bgnu4S&O@Cqr1@j~dc*t(E!=T_*bxyofb&}Nug$|xo zOd(m`dC6Lg;Ir|T+g~Ehl|&UxII38<(y`8vx&aW|mfcmKXhkRP0DH0(eG&>>CZ6m1 z-O#cB!ChO@`pHL5BgvJyIJ`Gb*5&oUI|>0$<3K`BfokBuz7|Qm*)i^19k2^EJZQe$ z=G}ia4j`T{yWeGDJ@E@SN{!#jZyf&Qejy zfxU33L-C!rE`auV$>`32ep*_CU@7clPRj@5E83?|&N5@(aIt4oTr!aXZ?`RpHHno~ z7Fs^coQ+5-haFVlCl>hBw$IzV0vdJMRstGc0s>1cJy@|PVx4l#wZWf2-FYebW?LeckmW!) zZ_b@WKZftO9dHiA*EV!Jn;eX@x%}jxTd zyKYA?i}9XGDYh$mU%JXaX5{U(hb;vHm~ z@r`OI~{J8@~Iq2v2lwNzdrOI zwhGV6s$4&^eY62JfcMp1bW_NX|40+){rFrCY~*Krl1&=!CXH7_r8oj|{!FJ?AiJU{ zMr6jDmSI~*(0Kh?&#CyFDS>xWRdOKT-i;ZjYU3_UksIjzj9D~jDO|R)2Sn=5WouGW zeBh9S5tKJ&i~OZ09*(N8_R$cT!GE}UmwY% zLTpz`kE+Y8(ux;cH_*I#4{#|@izpy~#2Po?O*BB*H~4DsA9fO-y!sj!DNF`VO$g=* z^Zp`?M^ZQd|E2^;i?t8yk`%DohX-F|OvEO+rUZV+vJEo4P=`#%8YtswoC$4Y>_{t$ z(BH{-oI_^6cZvSPrqb7wfY92!nb+~Zk-XjL%sl_k?iuczxBF{d(cE8IR~aBHuJ4-m zn)j{z%Mq%f%6*#tA?I%mKIiPYyVVGTu*z}+vLasylOjbPEAntFgD9JxXboyO?hdB| zq=iButYAUfru+E&uoQrc;FgRQLOisnJ_;~6w^geHvlmDQ+N=xz?6T9Iaj7{EarCK^ z0@c#J03SC>B$hQ?zMT^8Ns#>wa9R3O|FH2Rf!Y-vX1 zjU8l#j{kohA{Q8okHZSXLHst8xztycxW}?Wnnxq1cPjwn;5dXcL;{6W*br*eMhZ~w zGbT-){0yK=lo^9w%{~Gs{Rbj=@?{~yJ`Wxurs{<)NtFe6w`Oa;WFr^H0sq84oHcg3 z3*+e}W$LG}?C zjXbv)p8QANT7t%NJLWu6k=BIR91&8?V)(uPFT*aSo1f>Bt&)0|I*QK>W6r-V>M2)^ zmKy)Fl$h$|lJRMe^T9Gh{D%@QeSL2$n9$<2T0XcRC0~G4=FAowxlZi>9fA|+5R{eQ z+z!E=;KR+xjj)kIzY7J{(Sk!tIH4srAYSy6(lTSPoy!t1*^{W#z`|=HC7?}@?LVaz zpn**xfVZS$0-{7rwz-B1GIl(Nm)BuA#oI#|;=^qu9HmGN96Ru`-EjeiH3OG$2^ zll$)L!`|cA6!lD@Z5C$03L)C;u3;DJeXZ&&n4`9;Lfu8z_21kFJpj3v4xj%i5+N!2 zfxC^+hLPrSszks)$E)Wu+L}7l8>kT~21^|P&kX>fv`m}}>v1TKFSA# zM5eX>&qQ894xzCWBx;l4*7j#sMw-l;rRgeX0c?;U z0;5M$86*QJB}c03ujmzWeM(8JyWO4Xc2YBHE;&S893-4B42Lw^f0Jgf4Gi~u5p>{n z?Oq|M{1!w?1b_V9;ANj85Rqfy71*hLN&xusk zrgn0ni_0#S!v!l<~_9mKkfTtcKy)Kf)%hzisjUFvz00-T} z?Ra4Cl99jJOHvUAESs&_9=UrnoJkafuAkmVdfk5~_K={}J_5x8u5A}L&7q~uCPq1N zDM#YwT$kcsS=d9V69LvkpX}VurCoG_PA5+UpU+!QC}DL4reYcXuZwaEtfbd*6N9Y3=->Em&*Tsw%4H9HWn? zkJ?yu-kogX=PN?dej-z|3^Pe;Tb}Rwy|4>MfN^5S=BE!yEoLV zqfJ2ESc3sDFzBhNfO?`MGYzln!%7N}P<5oNS*Arw2y(T*%bJncT zELN+ZK0j96ka3N@l9i&efBuj||BgkgX_!VM86ychfi*VgtPqD6D;9BO`5^us(Ei5o zs0VJNPnWLQ5;zuwES`Qq9)YF>q#7)!j_vWlh`G7GC%dM zG;JoCm8YvVU<3XDE7l$f!rKE7S2F1KZZ{uywdXU-{6Ye*Zh0#+Bxv73paxWKXDxAC z9-HA`WI)Hbk6F~H#7N$+WlYx<9we9F9u$p=|0*o!f}?*1tiIL4)h5lj%LW5Vp$%PgDl49T>W6QDoYkFvOJ2Q4#gWJ)Bx zkAFVlCi0UD@*vkXN*IE&xk;_{zGfC4MGD_v{ zs|i5eku!Q}clgss#a0`?8iP~7Z0TIFOB@JT;i`Hj8^MwRHc%aT^2II`*k!q-tmmHId)jy*yTY41;T>PnopF}p z{a$K7e#3|kXOWLcebhP2Xk8wRk<5!V+BTa`kL{#1EYXiXcigb`qdTP@|DQPtMN`y zwx)BsKFi}e?rU|Xs8z9N2I{**)$b~@?T4mz4eryOh zSc5&dG(N?gc4r9;4bjG9S5U*}>?x|)sLwKIaS!=XY6d!!l&kHEH{fY767nsr9oC8@ z)+HnN)2>efl@4)~oYZjmC&#Vd_QlgW8Hr%ju$=CEvR(u+G!34p1`0270=@sd&7YB* zi+Fd!;$HshatJzg#^`(=e#8jmu;9j5a`8!l>%fd?1(#e*&SjOvZ}r=tw(EE9AJ z{U6wdXMX0N;w5nPG&}2XCn2}fL4%(s<}XBTn%?GtN>~!~iHQDP-%E$4OVC++=$5Bq zI{epKPXC$)6t^a(fqF?3$(;6A$a>#&m}<7CS$Kokzae%>K(SA6H#L9X3MvD5o{5-T zIiuC!Nz0%88TaZK*@j=mN87zH%&vB1E;h!O&hB`_${~9f00l7h#Xb#J z!7;)G$et{R+V)<#+>>orN8GCsidUTN!hj`x_{4IwkKO=hKtx-8t&C6St2K-%|L`3^ zOc%))Erqi2O);fL772~OG&fl%YokL8x?cq2a&+JRbFIzoEl%J^b z9Oq(fAtM~RuJguyDD)i-z<$FyUYTS)06b*#s3YcWG8yitb1OF?Ds1}jBy*@)#LwFl zD<+qE>BSka+A~b=XdXwV^13GS^`tT=asN%G69cP%h&1XfAh@N_#~DzLH0GEzZ|4}#A59L5d45$Z6KLLB zZ|9FGZ}_S2(TvuTdu>=Os2-!KJA6Bv&eU=!o6RnM@w2D@0J8h8{673ke0rx^XB73_ zfHdf$QXOo65<|q!vIiz}(5w<&p1_A}36Ub`MlBm{Sl19r|C|;uJQkfQ(|-B73{Mpx zVmKeXSC$3-nU{zDC7Yj0Q*DLG#5c*;(C`9{+W38tX9^Jf>}8 z#ku5AXmJ+bfZkMvG^Qn$Z^F>m|I56KC7cd(HbvZT@RE{ zvrsMS@|F0_6I9=#m3Xbh>-LZdTZ0&LV>z>%Dc~iBg|XoaO(@{O?Uq<1GlLPn`7=1+ znFs(= zsW}G*4V6uKutWWlRoy+D;z^()i|lZ zrF!bBBxVj`d}DUJbKs5Y-DJx9t!g-qS-V`^0nU^!_6$6W$sciTCL&2Y!N07x{ci=X zN9_Q|QiA`n9}VqI&OX(ZE}qAKWWWKMche@a%O%9LN--Ae^0Uaa@7<>=_L*N6F}Umn zMCz2K9irAF18$wC0`F^RWw!7|e-g>%^~r(jd!`4Y zg@9$oKN21PynJn)ggv5f%&DInBxAeye}J`(qxa(W0j)mnFJak+9KjE;qXqh1G19OO zq&4&Nwpf|auK71<`aW8K7i2OSqo~KzteU~BE}l|VZVL@a2TZ8}YY-Jh?q^|>6%6OE z-3EDPa99B29djg}OY~~v3NAJXz<9=7@@6;4=su=}Y#z3aZdxUu$F@1b0Fd9Gs?C&* z&@mtwU_P9VLPDTy@4lZl>-=sEZ!S?lPKFF$4ieh(cdQ`xZ7f%|;`q+cRmHLY zQ&3qsU=kv7{>u31s|`@dSS7Q6^4y!aBdZvmd+vp2ZB}L zhp9&I)P=vU)mHPCLtuAIoDMm>wvJ~K^Oedg_IlYc9XZ`R9q&n^tAKQAoG=Zg*;1>0 z+&~ar?sY1w5VKiq$>$2sM#L_S$m=5{kam^cJlr8mo+3Zqq|2J_E{tQElmZ&2o^xOe zY8l(GhO6s&28_sEk`+vG~^}ojMvKz6t-$W6!-y zwvKTUEzfq@thO`EzEmE6!JvatP}lW)DOV@SJ2NjtuZ^ zq}rQlS%#5WDKF#3+*OzZ8S1q8tA_IAagr;HZClJn#c9jroUxU#1Hb6^oYVvG%8S6= z6r;LYYu*V_d&|1o7P3yKRGNl;x`^*a2^LDmOrvRUS`?pZIX1r}c6=eKae@H_U>zMl zmA}Oyr6~TC1IFwp8LQ}&h=4q@5aVgRqzXI(`G8*jweWVzrHexllG28S>3gG6Ui%{;26$ar$2DGO` zueUHJe`tYG%d)9{u6q9D>~HbhvF%+)WPtKhdsWvEUtl_Z>Db)4mCYSnd;FysMU7-~ zZUU(A3V&u4reVfO+(%Xro$;^Y>5#BtKm=bws0t($P4|=&?JzguR@VgtJaKrVe?!n` zEk?EN>;dqW-L7}Yse66nPmfx$BRQ}X8;wYEc8}3>-8G$1?vg)B|G~N9o^jVIaWPHQ zl2qyRk{E;!ZRu6erZJ`lngDob5Zw!?10d{@j!o*6R$gO*AR zpa6nBIc_PqTbOO^(gUs|BM2-Q*Bh2tKpIuJ9{-d^EfSe9+5cbv_tS1qXk&6%7Z>su z-2Z_=fDSY%8y@E@V}KvamcJ2;7qHE4na^f55@EIhFnk|$wk=d*51$*;r~P`QoKy3m zFrw(HDX0WRhcYdR+cvUiU%v(gTbmDTr$|d=@i7%FjpZIrrNSjz>Xw=oAa8_o4Ey;s zosl{?U3-3x{g}daNgPf9MW}nY29#gdq8gTM%89Jx>3;~+%W}9?} zZ8^E0Fvl1G05G_W3V)t4h((gYoK70fb}o8Xx3Ac@%BI%MFH{2(A$Xe7KJcV@o)v>c zlwg_6faTmVdo}#mEt6}xi1pAHYZ3b#{gKyxqBptUK1%>jYi*Ygp@##fRcf7yCTj2T zyTA>X{*K}5d6+*6fXFjzdG9(@rqVkmmGKS^3VXo!k{r*on&1@^-=-hcIL7bt<17WI=_i( zy}RPYB?Z>&_T&5?b#?y=nzjH-O=%p^K%UNhD@!$^uE_t;@3IiY8XKs9R3=nIaOnf{ zg|;C;G<%+QWEG7q|8kcAl%{P?5-;XExTatUWC?1_`h6>ibR5^mpZ@gVvDwAz{c(!* zIorM~3rjud(HqOYaRK7jCdHn_@G9B{0^Mr2?w-ERnf8gbu2qdISIC_nI*nrj&Yv?4 z1LbBu1|T?fvhH=^kDgd9@|%qu*!#7V3+=t=SW4h&7+y35`@RRff^qXqM<jzUoS%2L);-+=NmT%C0vyX?X_h~752n>ApT9Lrjo-UbCA2}2l6IlIM>lxr=yit0a z{vDpJ&Ej{ji4xFPsfk6m>Qfw6Zr_Uoj4Y%`WZ^ZZ#Z<6lrn&4H6rH3!yH61-SM6^u zB+}I3=L6d`2=m1Gyi)7^4uY~fK!1><<2!Ee0%VIAksF}r#wNK@3nTq!!O95sS8Vor zToFoN?U;Q;&N}*GCrQ1NihWy)EuAX(VM%N>^Kf^pWE#!qk>e-HTv2doOu~#R;;-kw(?Xr7 zD-TGMt)WuVJn_kcXGBT1qs*I()SsdgPAUOYM0-cuGj~D&u(k@y`Z+Y24S%|G|JB_7=gxI-)LunAu(PO34~%^a z&EjrD|G%+JBa23nS*giT3~2?CMJY>dB9-dWKQ5g^+YM=*G3*Tq0ycoyh>gXF56w!} zTNGV=(D4gTHrZeYm(4gLt1(+w*^9|FVMw<^hW=jI3ZppfZ@*srEH)qD`u^bs)kh5I zu1Bx=jQ#N7Gxpoxe&!eB?7)ox#?v?!(@S-U$CSq2L-rB)GMNrp$&;_uf7#ZA_!HhF zx-IVEk;#4=cCOGHo8k4J?Gb^V-|Q7F3ZJ$r+!@ z7wPvfs&(nSLn6H=n9r0`)IdgH_iHoy#z=SUZ-1Rhj4!UOToE@)^OMZJW)dBOTSYiU z2=d>~knb6`43tFw`1BD_WW1cF!GfluD1A-PkvBjv@$Ag(~Y>v^* zwCjekc1Kms=Hjm*6b*KZ9GC}GS3jm=v1t2toG-(%6xSn(2_LN$4P?C*RI|6aNCE5^ zpwi-$KDg|?^G9vAVaCoUL?IE7B`4;PKP&5YI9Z+NJ*vXolHHT z@5z56k`j`3~_!{I%kSh)!`XA3m*BDj0U{tv8j zXuj>TWYj>EXgO;2;fZ8+Ein%W_8t2Y%|MK$6FPiHPDXhR3s|-ZB@TusKG}>v%U?b4 zT+t`qZx>Rd%*+5~tkF_LQi>SBgY) zgl80T`~ZxH^~Si)H2Xcmd5_HTMaTrE2+I>tH1<@d(FFk8(aUt?@0<&NQ65%e+8kP; zP6$74^8#ymE#!Ign&xQLItu%t`Q?BdV_a8x&s1ZSXhDP`?+3XEBHqSht6Bi;c8R8g zUjj+2BF4JnqQCD1(kGuR{niG&pSc&*Zu7YzFbM3+l$L`#9JV!pkhfe2y6Zj`A3&9U zzra$rYX;ehX8BtVCL%PVs32z-%Cdm8w6Np zRwgzUA||5$e&ORIVpMW*G*vZsBhqD50!omKYUW;UMEVG@jN)EylB#aTZstUMe2kJ} z((;aG=JLj_wnVI~z;KoS{U-%S7kgtnB38D~KMDu{10@_C+<-BkuegYSuVZ2VdbJPFz0ci;)BG&)w?az+@`~2U&{r5HhYcCnqyq(O6{{OoKY+FR0h*8Yg z#n#;6f42O8hJEhH|M#%}+2#M|u+P)-d0hW{q@1~frJEHIGZP0F>*tYJ+qs#$5HU*F z0VhPv+!Qz$|1e4UdgPvpz}@B5FkZMkymoQ>a{hvnY$zw_Sb1hlIaV>J|K0t4QTu(qcZ zZ@;}?Ugmm!+nNb@e=Pa-etP=4z1^$)TP-P~;S%Ks2@UETBjwkR_IC+++7ehCmiM?m zW#V7e4>8=~Jsro1FnSbr>S2v7B$$T;8b9$p#35pCD6jobs74uXVjjHw76`BT@?5g$H}4}rv)2PAvi^FIuA+V79nL``I{NLFQ+PO$!}?!IhLg)0 zVQGLOscoRjk{RUaV|^4Pm(AX<$da83Ez=F@>hL6O@N9jqDdQ&m?5Q;KrQ6(Dmit^0 zOMa~EeZ_wV_hnHXHqkcCVUrRx&91I<_uU}b@n)o>^x7Ovst?58j-@PbtCrcd--0GH zHfI>%deFs3zcKt1{2BQ4^ee1`7mWBZ@_7ap|1!!nbmU|_m(*t%LZ?7s>BO%?e+yT3 zPW&%UpeoZoN8@{omx*J|i4fsgN&N7RIKJ);EKH3u*KmD`I$qzOKXWltQG&lao6kYr zoK1hWY7gR(yOGu1X>a&76wAMr{e@S&Z*l1LZham{rF=lvB#kyRwV<&bEv6zXTI5wj`HuH8Fo|b?ACGqtvj#tKCqKZIL1A%*g?u`@oC$c={ zyyHOZAN7R!>(~A43|4y*w4@@chB+m<1P*jd`X92Pu#yLH(C{;UEK__+u z%AhRV`g1|q!Gg{bNBKVrSzZ2;-isN|qTq~m=Y=RPldizeRn_MXOdc4=b_GG%%b7sy z#jtj9M6_N6zu_hmE{Jz0Sn1CmWpZOrVT3^s6{YgQcH2#di{_Xw31*vMmw_x@llczJ z5Xa`hWA|YF?Kdb)!g3dz_G%Fk-C(JDSt(8_bN5X?H#=8|{~-Cd3$Eq)G30xm*pHK7 zz+s9UTNp50j9`LH-A}hj;_>G3_J-ie~VpwnR{L(mM0K^}Oln0BP3N&@59} zI3ZWU8pbm-Kn%S+rt$I^##9eAowO2W!%#okp@6C$j$uZ4?1>;AQE|7Vdjzk`K z@Uqg-o(VdC2H8Z-2MvJ(9A~%!b_fW#kuoEVMMkxLbgDI+y)gJ)s)MUgQb#MiHOJ+| zJfh+7Y`>dTqLpYwR&l$z_UE7FYu2DX4Dcnz)!F%R2v9L-$-2szzK{;H7c))Y3T_& zph6{P>3%KL>~kWrPu4VsA~`f?kAL4 zW&ly|oWs9)*}g5%x0(9gQo*Kxhu6nY-v!>50Q4Cg0Y%SQNTq<2>&E#i@5C-zot5aP z3cyM`zKrW(3rYNK&J>%%ZIJNM<%*nNNbu}BOXwJjv~6;GH(cT!u^OobE~$?-R~N!a zZOQ$#C39%S$8sefgj66@K|!*T>V@^}DyuN)N3k$o6gPG(?U@smNoDfPsC^iGet{)u zCAd$Zr*4PQ4u_~S zv_6QTpFV_0`+1eQFfn0=zEO#Ak;PP@2m(B8-H@x zZm2u-Aldg%x5FRuuiTRTiwrf=YUfck{$duMV%Kx_-^t5VE1=4duT{PtBxJ4N2X`y7 z=F3TkRp))t6hC`meWy6r%yt*e61w`b<$V$US{qCWL4nR~y6Mm=Ql& z&GvZ5M&)Z!Vo+L{Sst#f-l=JA$BaguF6;oiRZaG=n}I5;$Sx*CC{o`f^nXqi1-mFuvf^h=jkOqwBRM#vKr4qV?- zb?rNcN(jEUZmKn1Ag~KfV^to*W6(_s6y&SsODdZ6EZ8Lwm91*KU-UuDWt8M$4&*b_ zh?+C10vM1yLl$(ZFwKRR2F7bks}vEgt))p#oQmr`L9WSAe7l62Lqv#$fFPwylb5^7aw9CaSaCu404%zk> z&pz&gIw;ZlMpd2}Tbr@s`O!ODmiTDR7CYUgl;)d+HecihoM4jJzqIRSeHgMH$^AH{gfP zhB#B1!Tp0^XXd;(yOi@TP*g-nM*Z4E6Opg-r`1p?F=iE$yb3Ln+^G7PrEK^zMC?Q1yAtsk6e+QVg{Xa)!Jn+adwo4m0j3HV7obf0&O zRncmEsg8&0wI22-V)OC}>3#%YFC4Y4!7nA^H5p}%WU2fuLhuRp(Y7nY^gD$dw%~Jf zfr2A>h%?xga^0lCL6!=Sdm)xxxwFF1OjN^0Kie~11>(=~{;1BapTbS@97^?p;gD}J z)(XocJ$zd1kt07g2hY?x0z7L4Q3?ziS}Y9&u1G+VzsUjg=z;sh3Ah~#8MpKETnY5# zI@RcF>iySN;k(PlFQXgO0>7lsLAZG`G2R({p5G@BxUw~v_zMVseWz_3YxB#o^}JFK z7mB+<$eUpgmpW>t#Jj!b3kBUOUW~G-e2&EK9%*R=h%|p6R3`eY%)~-T7h4#!@7B^w zx!)yuW=L`1VAra^@cGMO^+5)xV@3j;vy~zbQk;3{4UXa2f03gNh&N5EYd~s!pJp|S zmHHSiX^7B|FaSq-w!tQDn|&o)oe#hd9NF$zJe-vckoThD61*2T6&o&V?le(lET~$M z6G?P4P#L?5(z_A6wzoXC0X60o=zw%65fP&+AIt8=%qEm48OjI~Xd+L7+X|)WkAp~| zVYbxK15sC*KEa>FAU}HrrX=yD*;CvEePr<&I$zD@uSZ*GhSX>hb%J-}1;j)%_mW@? z5Juk(k|09IeN=_u{U0FpgYlYpNU->la(+GsSP|nsbYexvT}ccE4?@9pL3R$AB>-pB zxbk!ZzEQP_6sM*t?elOLS)`JW43V~QkJf{xON+XqA>zrVZb*S8?q=6+?_ z+@nyFf4oJ03wSOsH~hG&{|N52+E8|&R!fM) zDj%O|Z_vTN8}9t~wdK#XkNFoF{A1eE1QPC6fu4^=$DM!&&)3S(hdK&NI~h~uc}lbB z$x?1J1J?m53$1(iOeK}o>C-)i;cw#@S7k5J?ry*SieYz!y=T=S5GDN0Jbv!W@j_&U zrGOQoxrR;{^K$pY3Grj25N@(s625NQ*ocD07tI}bTc zxeT#}O*h5V)S)n}pjeb^Fw%qZ0RrK)c?nB0ODuN;TYa|_8Sh%Sr*Bt0ZH47N*mXbx zbwcbPeWH6aN5+>7(FZHWAcH!AYD3#cQF}S8hZ2iy>~d0<5pd3W0e2dYujSCEN~4RR z$KHXD@m*G+j_Gi6L9Eq|;wTeGwJyo?;?wD*P{URXJNDCd%l#-}Kue??R>)RjzfmNQ zV87%zC_nE9QJ)65{3DCDeieGqJ*lq3pMy*{EvukR*K_>uvi$GPq_d-jKam#^LG*fX zrL8>``!k4XKm~-7AhEwQ1YxFV2fRsuG7$cOkgHYp{Q{jt-X|0wl|bgY3CBO5HW4b9 zjGtZVPsxc`DsLeOD$rl#7MZR=zaM+Y);I$R$V)7ws6kB1$o?S z8PX-JNfqh=SY5|oq~%I2RjE!uS456aOGL7NmAV=%PLi*4N|K^E-aO3k)My9qM0KAX z9t-~E(+}tkF%G^J&)mR!fnLbzhz}IXT_@~_goI}FQ6c9q)WE1Fwx8Ui~)7cN3^^UkT|pLE$GihQ+HsTGWYw)Xe%^F+bFGf07d zP6a=NKJri5-YWfqx>3=ZoMi-m*DnPSTxLA#AMeWae%#IkzTHL&3i!XgI^HnSo1^Dz z2z-<(y{l9`-Yat8XkEHSkT@tDG4g->HT1iA%c{$gby$`tmTK$#d-UfYE01>m9dYiA z5U!7;PAvweLNpTrht)AQ0wvQoZ1QTu#i)hCe!bzu16K{Pp^K5yk9Q?FDV7hzyDq_ z@;7|GV&o(+<**e+@B8S;)Xp4qNZOPB&Q4-KBqCldGk5;hkTlOpj+-Qx4`&y0zSi=2 z?nM3w#TI3uBST1YiVEqbo%{|ZVG2$3OI%oQyG9zXZ8NVehLlktf%lja$=9jaNliT^ z5=*e!x-lYr^pBxVXgzmlO$h(@7o0l7)lRjsBz222wd~WAK@@ch4Fm61gZLLC;Z(WCvv*gB46v?< z@LTA7ltCRPt!W$;nyv%`@ET46IFwz&*thG@-rmcbUm0*H>-S`>lRd*EAVf zYx^ekbqs3$W4fcT4GhmFs`DF8?`hR41f8?6vX-p?c{wA1+^YMSyTk7e=ryzGJJ4FurbBY7W;a>jR`W<}_CRC!h-qde9O&9^{Wft_QHOSQ3lpnYD-z z&i0zAyaX+~hQf`5RsUn2R~?NT#0__ zY0}3!Z0|g1uvyE!wJm|~Oi*sBn<5Kwz0u&^u4-KFwr42x*_=QBa0EIo6@Gr4+OESL z99OBwCp`R1G4wk@7YHmb-B(}w3d5d|@rYe*^dP?jSX$JMi#i9$8sK$IHKkT@dG(ws z8k0|9j(Zv&!7Bt4Blo0LqSsPAQ#MaOuVII^N-b7pLU5dACe@Hgk$IeBk@~dG3sGd8 z?;1nsvc1P2tVKL#rAkFTc#S+iMQ>TWH1Sc_=PdYf;tS@SD7H>&D4X%k zT*FgucrwdsA2BOf4qz>I5Vq}DU9flIyLaEbws;Vnpa?R*AYBe8@kIE`*5|lb8rTtn7KOkR z7p3v-kuVF{{VHBF+c1{a3|_ zclg##%O{&Pjzawl9P4!nEmcH01UZMuMmKo~V*d-9y@3V}{?sBHMlI2ai22jXT%=Ml-53NSlh zI3u}FUJw3!F~^$(i5{L2w+jS`0p?XN*YXvwg4b`0LBZZ|FxZ%GZb7WS{$c{z&Vnx? zgAkX~y4!9`gi}&NA@ngZUPa`|U^dJ^k;|z-UZ|7Nv=d>%3Jauyn@A1!)yY3hh{iDE zgMX{wDA~&0q4prowZ`2&mtb=P#@*hD(5RA=;YR0jMbqIRB%8(Gr-@#2l1`gluSwmC zGJC=gkdU+`=kM}^hRH}mp)e7>c}Ohzn0O)weiQ88YJx|XqYwm=DtXZm@x99s-NFy< zUqdw6mEmL447#6v_i{IkS~mt zb}M@fbed>186}Q!EX4;$J*q+;x$RlpQZ<3X+SA6_2->iXBoi&kzbx9uaFEb%nRyz} z>cMxg5@pt29a?Uqr2&-b@tV~ z`<)XEYvN=OBPvPKte>ClPjuSWDaZjU7hmK}zwMC+RuXkB%s}umX8A8DuN4uJgvxav zBrkCKO!Q|1hQBKJU1ll1*Kju!R~ibF19Z3amlnueqTDOKjF6I=SI(@s*SWj1Gbr(# z*jxjYOax)nv%D^Yj0-=EE-6oyUUZbSMH{%(Kx z0$QEWk6eSczvalPrQg0 zDP}P}SM<4M+E7jMZ5#^<`CU9_^Y#2IPMthCwZ>){nfL~{up`Wg8a@;x@wx#}^=ALOexs|oa7?%9C^Fp{H0#8G9zy+}^(}e?EL^N~LwkDwg zFBz_&0jZ-5)lDdq=VBe7VE?Pfqi_;p1ZW-t#KAhgFZ1KuFqTlSco`g*qOVZEALHkH zJW%7FH+wNe_6ph;ceiST^)J!F`jsu=jHQ&U{;rJy4p1KIr!Y65E-Rg)R7=`^a#mzskK;9-|E z9}tQPY&IsYCNbz5I((@-&H2G#eW@SS7?@M5f+}h_qf`^?`1vn_bao$Jh3Pj$vHC~b z`gw4?;l5xB)+{~1moCy&K~`b#I?ZopJ}+Cc>j%QA*(#p$)oM@(+UhYUFrd_;`=uHX z+@f&c7qBZ|h0Lr$%J>vVlmuqT^zGfx3xc0s3)pzJ;pN1=9KIp_ZtokZRavq=5#}-M zty%Q^si(Y$p-SeMt5@EpUIcTCmNK7jcY|xP#3&{G8r`$%6BQkQqA(u#?}nf;eyNa_oGH7TwJsurZm5(p5HQeLa~Dk`o4bZs0WA7p|Pkm8=ZM2cG%f8OE`zpGYSx z!go_A%Sj|9hQ``Jiti^V;kcABr21X!|V|CPe1 z5>dzpL2pp@jiG`6gWRHspz5}03K~Vl(FB4SKGV@PvH1c%i+E5mY;34_GuAZeTH$17 z6*?ChlcD99Q9sd-CH9_GG|LKo3rRK!2xyO=IM$h!W%i@SV842r-STYX4Rj#?Mz9_v zo~qh!`QgtldPZ!>PZDs@17UY`z9f`)%0e^bb%77ZZoE@y(*D>Nn)U9Fa5K`ja6yp7 zUpOOc9Wavds*b!fFYw!^7j{D6AmMWQ?aaBL_Wolk!(RKKc>%W_6&&EG=BzVb6eygY z4VaarqxbNX>rO-WClW{ZNwi`v7fan!9%6eqT_P8VN+3!y1_$5>R-C0L{rvUZowY zx+~ebpYoi#Oe?@Gi<8$kR20UbH9~M45OTM`|0LfsZVs>4h8cMM9v!6s38ViN+P=v^ z68JP2kE4S@NTti;yNiK!LetwEn8t!BK`~9RRp38Zb0;J_Yf-(Jyq@ZldFUo~hDZKd ziN@AczL8-QdW6ipx|*0rDPv<>wNMC8(@PLWIkBuX1)*a&Bkbh}E!j=xG0Oxurd`7` z43^wl01h}%yVn*yUgaxJ@ys~AzAX9*|Nc5HY-6FjF=LJ*yxMV%4Rh}oIu zo8TQbtOS7>71QOHb}X|C%-yk|r!T?672-!{ow_f^U#GPszAKsKG?5J%p+0E#y|$_5 z{vKk`t6hI^k_d}5Ra?7kDQ0&h%7Oam=X%i0YyY<>N#8dwB>ih;)bpQlVm-&hf+s)izhYy`XW#fMk+bMuY~Z=T zmJ6GIo1gXun@_x=e=$qRMR zlPm-0w&RINOFT0uOv*=_v@%4Jsomx7nVcghx19YRr+Kw#o*$3I@}v6fa;_zkmSdYN z41`IgQlC0#MeFLq`lE0exbuTRcc8>|nWmjyT!?P*M1RBIY3=dIIKh3#n4Q}x)BV!x z=*VfBj;Q=FyLR3dD6oOf*vj~Xq41)>@*+3Xr9=O`xM!A1{Mrf8c^fAA{Wv`gi$U+B z{Vn2pnf}$?%=wG!q1-0nUiQpfir>LiOUX2zO$@U5MXBjY;_Uuk!#hFx{(*VYxng31 zar@J0iTuWDVUN4s2}=i^IzA5|S%urz@aldQv*c^aQ8uqeyYeGb{w7(8c4f88q7o&8 z`G!1JjVghiDlMc_jkOzPbZtSkQ+&9~E94de5z72@B(27}H0@V^p=Tz)M!b1vt`~-M zMsd;>^Y6P7bF&ejp);KMm1p&;wo(s^gDg+`U^2=ixAtEOX-8zpPB;((?C6JQv zh1r{|h!bTI^_{JDf8=gVI+_Y4qk+qK>Ovax_(9jl}6JmpTCvOudj--tT*E!h{J|lTbc*llpeZz{`++GEI^AOiYrIuMqOm^D*`xpVV}p}kr_mOn zSGOOo1aAk#5`rrB9YTKw*#w<8H<<&UWlmRzzeb~Q2j5~C$~;2f1xh=}_(0x&2_y0> zi{YYDV7M*57!wNP4U|?i$-KOtk=<)e^ffH#Qr&k41{oDe4d$PMh;>$U*H;oa$%1b(NM^$Zwu<%Re%VQ4HQ z$%NulkFc_{ux;|VCdPTUDve`#misWv&LP4sRT+~_fSE>|gF}BV%)z<`sIDZ08VW7vW>~Pob%P%|Jc=A0{Skh-z zLZADnw<~bJUk|#avgy8p8UvctDjW2+dIA{iYgOqCjoz>6I z3t;NKZI6SUwM$rl+nm>Np>I7?I>ZT#{ALmS@Cf7Vs84v^Qh&vC2v_E7udN9W=Pj1q z-bJ9#iVH;Bt*T8AZWJ0wYxnF~bca1sKNL0fP?Oc=zB|0 zOn$+E5N*M{F@h2nPcNVEjnsw~G3ELPmi4Z<&e`&$HbtB@w}PMwgC9d8{AuMI^uAcf z*B=FBKbTiEwZI=9kB6C2+lE>)kySjtlpXe*Pmh_B)%*rksr@s8J5Wxy%%d$@n7<^g zbj-!W7eS=F@7~R`@=94=w$b{XKR%>_DXA?Ok3a-VJRCN63|3T(BrwBAFoU9 z+X&4R!=rGdBD*lz(aubi;#Bl07syiJXw1b~eAi$5{7rR^A%AYpU zmN!5-jRE;l|I#*e6$F<@6^N!&odOlyOiM>`>DX{q_r$ScO0uomb+vWHWW1*CVCA+= z;Lomx!Sn^M_Ufp*Xc>1%qd2i@3KpZ2w*40a9N>ExjH$hfHOE~6Gg_kGudyK+X_`nI zCsDBHFene!Tf*IsT3XaEN0x(jH+Q%m1p1!VELnYMmy5w)a7EZQrZ4dp##Og;R>s5f zz1(RW5pgzw5w`X6;Ze_)Q!#<_#wo%iD_`m0TOz06s{>$6wkp(N$F*+K<^sd$S^AW z8!URn%p)7(sv>cuARn_eww8^IoizD zTFP-DCCDvF{L2dPX8 z7A@EUb^2a=f6nKuv(J0q^IoxkFaw+W{XFlp*Is+Cy9`jJn3=O@4Q6W{e4zWUev^wXTJ1T{<;73tA6Kie#2XS-j{yg zJMaFP|K!jA)4%C^f9A8F{OXtA{^1D5 z*z3OIcYOTEzTj`a^s%4$S^vS``a5s@s?Yn0*M0kEKL2|^^mjh~EnoYmp8x2V{<&}c zGk@s=|JTp`E#LE%zu-sS@U74N-9I?Y?|E|fsek7O|FtiE>sNp0AN|CqhVS^5zwlT8 zS3md1hM)YKzw^8Q`G4c}zyFK=*kAe7ANu-#>EHeJKm4_KfAJrD@#VMv;vatYr+)H# z{^jrf+yBGYG@tyYcmAwj@^62}^MCxuzPJ74XI)aA zf2jY*pZJ?U@cDn^pZ#V3=X-wL-~Wl9{s;fhkNn>M2}dp8@Ve*T^~dQk+0LDjy`DaO z`qKMx==04_U;4<)IN;jkL#=Oq$46fMx)0kC*~<$!koxj(eC53_KfL3)M{mae_3R@r zedwbfw*UOS-;hqmKD_+VSHJEf?|u2Bb}TlX!o{)JH(zjG7Qgt>NAFn=p+4C8+jqVE zzE@s)?$xh<^qxEXQ#1baVHxoM*qxD`-H}!Ni|=^#*{e|T=sl+X0moHe`Pc*gH~eAx zfxGh0mw%!^?@icxU^f1*_tu5~1b^-=^xFUW&`yuq*1rDD@3!O3>7?)VMDluWcz602 zKljd;e&b6oy!RuoeE4Jd-(Pt2g}?UguYBlzzxvgWyzeW&@a|VUdgJBEJkIZW<5#}v zEpOVJr1$5K6~< z3DXC0GGt?3a5bb2;8IvIs84$A@?>cSX2?Mw-C5RjlQmo?2k)w>Ez(~miyCr>415@} zal+Ek{r!L){IU1*f&cVA31fyFl%d}>caQqJ1@jR)Y3ngE^oQ8czdX68qLg9ZL3)2T zCsCbKMaKOQ9ryRm9o40b`tA;s_tYj`O}9DZK*oJ)(+3#3i_H?FGU~f-dNedwS>xu8 zBN_LpO_%lb{=TLCH7cXNh0`7f*GNWvYSU$*w>mO)jnas}Yj2{u_BP~4GUQX6t_q#i z@y=2PeY-ea-KL8S`Y}A{E4q|H-(Z5v5le$r$c-*C=*Q?}f8P@`PTHXFoUHNIUlSSh zsV!v3p4t(vzguMKnr+UAfjBiI%9XasYa*jQwduMpPoBGf#wM>x8Taitqr;j!dCg83 z8TeCdu77%O!szNaDMQ~v;^vVp+l?1SM*b8X`AHa?D<);^WBTfrBy8FS{zL|TYSS%w z?Jzd@XJzo4ElruN+D_R_#(ruGD`TTeg#_+fbW{3#7J4uU)7ymEqqFqm#AV=Gd8dKx)%v zJ-xs1Kx|RQ|6bVEUzkM>8<5l%6vjd^EYHH^zw5Crx>(5YPi?xe%aaS0rHuW3e{I19 z9QD{=(XoGN>CC@q1K$=UONU^(xO2kDz+a+sKZLQNzeqzLOW=Uj#)LJ?Hjgc2=%==j zA=!e2U_lvRNmrivn`IkdaHgXvbEB>dPRRpBtnIS4>psNwS#w85e{KwFV-C>VNgiPR zhGbB(=d?{_%^h)p+^B1VYqF&r)#_@mUDxtvr;PYOa~F039?CY@UJKJ%>a{WV+PrOe z8)OU)6Gv{;dkv$lr!z-`oP?kaDV%NUaGuaGPe_frHdu5ZfkuN}wxZ1KnB1h+G|UfD zqpl3SHdJ~|@&mt{bCE{VFh59*L2YcxZLk><`VC3n&7#|?-Zab;QlqX779FWYB|oSt zV}8(Bqpl1V9qB^Vw2~k6Ja%ka<_D=UsEy9Lt>g*#f_}Nqy5qLIH!bso)TnENMJHxa zWXpHm&v)tQh)r343vC;JJ<6K(&yBh=SahmbRPqCK1lPv=0K4Yh=bj|klQwQq$rCWR z2kZoMT;wgvJfV$w0xUW+i*}M9)RcA14^m^uqBFPXj!f17Q-{$;do5qyvnK$}?y4OH z0bFLjBBWb@+(&XxXmGjeEd+Owk-rJ(<_W3M{p87LgGCo=QOOUg%9tM@?-ulfrD9Rd z4_vP`E;2$ScZ`fuquy)q(S=)7V!U0;x9yEFo|4byMqL{$+OQl< z@&&9{o3t$z-}KBEQll=-jLI`bjf8~L)O+hUCyr6!CX9tm95t$hg**83<_=qyp-B|D zAnCbL?>X~SnrP6#@Gj(a6I|lJ2WfFX+_w)LAA$DAR|h|zBqqe|}3 z`J9$FDszW0C%!Z^*C3K&FU|EEL&Z&)6+;@IekEGm?fT7ymJAp-L1JvvNG02#QRCM4 zoHHup#!V0$o2Sxr!zeieVp-}82@{u|8fM3kRxzsN4A=s2am*Ql{Md|INrq?)c^4=- zqcVux1Szr^mF`b9itJ;NJLjp4BR4^iZ2eZ*ph_rt7by7z7t)2tKq)oq%T^Xg*Hj56 zr!{pwq~o*Di5-{j5CqC*RJui#aB^qM7L~@FA3anz_1 zR!&9*`OIkt7yUA>+=RjMrJ=i2i7Tgmqtci&gvm0bRg5aF4L0JaI2I@c(Xx4JWuH1r zYeR>9D#m6us>|RrzT5->Gd#7W`&11un>0A!K^h~>O&l?|m3^uPnJrMF;#gKSh?!wj zh@+m0M6M8;C!-QiWvsbLjr!VPMy2~y4K`P$F=zNRaC2p!ssU#+D)UrEoSPtWHly-= zDr~J7)%K~_ZYOt`H%|p%KQ8#WF=kXY-f*lyl7<-$IfX23+cn@c0h4Bpx-{!Ieu$ve zsI#r9R2*3w+JvH`;&{(#YXgjmol5Sx?NoZ37;_OQJD|exuSzpwuQ9 ztxGeb^5g@2WIsIW$pEl)nQ8hcLtMx24MXVh@)zxRZKm{EE1p>4E4sp1ZaG?$(l z#Ls3_mVCg(xBtkBQ7h6IeMS+}{wIZg@HlwnPQi}yimBx(9oFR^(Tb@zEY9@;# zMr9njO^q?5@{Cfek!Xyp0ezf3)r~lWp2s;ZHR|Hbs4Sz@Y8={P5h{%ZN(oNu(##on zMyb^}w5_RB9CL;shtA^Y^xI4BfN6_*DkITtkVM0%9m^Gt=r)<65WQ&lrJ6cH)&@ht zsLtl%Bxl%(^Zmxwh9HNAr$QX{RE;r1HqN0z9jP;D96I&eb$>r?hYMQ9p>t!*Q!5!IiA1*mCjHf@-FEuD zP0YDmw}K$rY)TVK5{7QUUDi7z-1Q7CqtLlA)@zk~l0>1Cwzb!`lhQ4N(77?Hjjmc6 zhQ>m4o8a!eIJPhZF|?VKrjxYl=BhNdEW{ynH}XJ4gV0`_JM`N!2%Q^aMy=$!Gz^WL z|9~YVO>na_D#Ori5JSVLJsocvghqm%OJn=zIE3yifrtj7K|8oO<_tjyjRh6rc+W|j z2Jp2F(YPon5$AI94Pt0BDvgpf2n_(X<)pnd7A3_YbkCzCyH`mF;eZaAIQ-@@^v#VS zPlY&URJ2OsU{q|3v!`z7^*V;3bE7WKjLM=U+*&9}Gw!yct!=UISm|?a)TNm-@F=O% zs-MlM$nE5Q+fEjA3_|C|s5ov^Y13eyio9eJ=Ss6XR{oqDb#Z1?7ADz^Y=SeGr!r}Y zHy4vgml}0xW>g+0bsB_DMkW2mAaoZmfQC3~R1HJJBL`sDY}73-?^p$NZq$3ujLNe4 zod%)d&javnmbPVVy2P6gMz!ckmu5!g+5Ap}&`I2NhI9LwjzQ?$7!^m2s$ppK?*PV@ zd(O>q3`1KbKRX+vdJw5IQ$T z#c`vmfl`miG4MX}?M!;mr~}L9cgX(jeup1>z{=2H(@D+f#~TThx;TU$c)}cs z990}PKe^xBn#v$_ml{Jxg*cWL=`;+D>7E)j5$AG_OO3iXccz6WYAEC zaKwDUT_tOk7>9IuZq!Gc^%~!$b{c|Cy_R?P-L~1Xf&!w=8l&2HziGaJ1R>JkX$~1& zD8g!?yC8!$ld?@}rx9qZSv|5gS(@{N1e;4wh!bd(GSfLkBhV&p&DadysBB>f5@;K6 zl})P1pmD`45(;@?a7JYex(hOBGb-Jr$^^Pcjv`BQQ4%B2U7SD zv4tT>pv|Z}m2bE9?R=hxB38sm>b5$@pmU=>jhInc;DWx1eI$J1z~WF=kVCjIh%HH24x###|xJ zpOLktiJ2^vC{xF$Y>8&HH*5N^tyza%S9{5pUq2Y)@>BG8>SABL8dbaUm)=7YA_uGuWgl}W*oDZ3_ncgk376fAzWUgM|pI*mKqv`e%x?A!&h zbJj-tO#{z1+E#5Yxs?!eY0)5eHjC25N~6w*xNpkb%$E4_L7Bx%p;>q2(7DrUpAlVC zZ7ehjGH0`BB@d!eXJm4E?9**UXu9nfSI0`9bEDpIW>S`Gu;&1F2H=~kB<)(y({DD# zZt@t2=SE$c^&8*LV?QX1yB<_^38bDe=iC?-$K15ns526WJ>sZjRF??p8FkK$x;Qf` z%Qf^GbH+I9G5cm|8}#TIbIy&rG&3sS&RZH%7;#9Ca&cr`u!C~DpFA(9gg9zcjXIlA zu@%cbw}l~=`#tPSbEDpKW>f~mdyP3;zpZ6~gO^4kq(07^M-Ie$jXB$hqvFV}xsR7V zLmXSSdL$!v!=p0CK^&H@WYm5;WY#n4oEu|CWeKESW6suZYa!~eE%vsOk?|IH2A-qA z@h-XFt_OU5zcJ?A2br@?BRsp+Yt$JV(;i8y?5W!+2TR=?doDG`jLI@dy~dmY^={*B z*pgee@gmaVaS~6{Sn@@1221s>RoRYv^o%*@M!nz6s64;bYt$J*+;D|ixMT2EC2QMh z(sMC)u<4g2k#HlUvq+YI5sYf$5V0j^@cqV^b01{RW>lU= z>b25md&}zvW!xOcN}u~6bvC22JW{VQXXGJ!Y|3)Kx#*WM=RR2YZ2iXbNWI3Klei-> zvUkyr&JcvoSsV?NH0+E#>3}di_neDHu%I2qrAB=kfl()xN$NG~3~4>~j7Mo~We65N zqu(ZeI;7W1pHsiBgmT*o_6$4cM!ny%I2tHv;Mp>lpqZ)X{DRNGvu$X1Gt)_EZbs$f zP1-ehX@gtt6JaiL4}BavPduB1gP8k|mLuCB|I3Ll8WhQEBo)!_HtZn>3evVA$Cr_}vgbnMADLD#-^CJ9}|%*<#$;&fvtw z(K${d&nPytVAQ5x$J=aQeH?H>@@zJxxd)9q*OW0=h;!$uvb)!~GY&M;USm;GkUQIO ztE5FV@@)Nvr8h6AZYP*1bLpn3QJ+K1q%`!^z%z)8#TQ3uEJ})#=cy9rn7_Kh>>xf1zG47!D|eyv0GER`|nK3@3@am-Os zO0%~B-J{w?Ew*W&k+p03ZO>pi&4W>MW6Y>5^hMAak%r{`UK;TQ%ZNqBoB0BdF9(T1 z+pQ|8->_rYizCip7stc*A7xAkCw zmqs=XL!3d+9J`@DN)l(z0C6_re7`XUZAfDGz2_Tfh@(c8D70M%mX5N(ubY0GA*)+V;?_-xz}) zf(#lX4&r#vNd;~u?gq%Wz2LwobZ(3pl};iWgEpfgnV519jzL=$`Ek4j>z=LO_>N}K z7_>!kR2*}Lc;z$1QKL!}+NR&Mqe1L~mnLq2+^z;V_FRxco2RlJ%^)#oyWY{HO$coF z(paDrXV44Z(F_uUwzVPmTUUrk8oR3Zd~N8k7qqD>xr4iS!mbY`MzzL> zr@oC3HziK$EcJjhFIm}^6&VGV6 z9Nh#hyw%Axl!-8r}rj~4mb%wV>vaHip8jL zCmiiAv17jl>z-lKSKjw^?|tQ^4?cR=OCR|Sbl^!OIwx){L~C5)#x4~j8l&6jy~c`} zm4%{3zIe@N;=QVE^=C+W2qNjrlXtwEFBKAz-fMG_2_w=&kVrqhH*LJ* zmxv;Z?B&TjpWVOXjbHhux4h|dUjNp&e$MM({?PkUw+|AO-i^4%r6Ll5E>jU78U0j)CbR2&SLjCv|i-me};pvaK6+ z2}75b4YTQ_jwTN!IK8v%P90kgiN>dsvg=OFT`+Ag(H@uAFrR*02}+Pq-HlwD6Sj*2 zED}n)#M$>6TOxvZ`sqEiQAdRf3fi#oyE&@6VPRl=IyXilrpI)Gli;-7#kDDOivxqx zLl{m!=8$!e*z{hTo8B0lwvX5u;uPIL8}$TUc4KsU2-0czC=Hb)G@X^L zKI;5{q3I!vrXTa2HEx91cR%;hbPe&f2*VvW0N}%47okXQ)cpWH$~V>^bdol^ed?M< zcXQjw%A<3mt_>DtA<`&uX}iytDVJQ8Wmo$zNleTLuxi+$e z9>bN<(8ku$QG(JPK*y>LPto7Pwvj>U+!(SbD`*@gB5k*_ZpyZGbYxZ0xlvaJKj0;U zqXwjRz2>!%$Y=}#>783#(ZAN90_$a~XEbU5F=PivtvV!Q`81jXNZ%RiEMw_Do9pp{vmQ@`YjLwZwaoniV zj@jZPDvr5Buq4`yN~LKy+B}s>OXRs6Z>cfXZ#<1ZYCPH^Br1+YNMRn0e&e310cp&H zh7R(GbMAnVc-&&8M!o0Es4PuBYCIZ~7MI3WhG0Ro&2aoo%cv1)O!r(IbA~XHHgVJ) zG$M_;3|Dz)qfXml%#ji4+!!+|OCXIBkM3~$0++^|AxNans60zEN+3E#<+R_JGlWZ` zO&m9>7AT?e4ZW8s2X@i>ihNxjhlTFVlE@hAa^#K(p-`ToxQT{*xs1%@o<3=>BM+*Zj6fKJtsMXRYrldgVPfDpH|pZds4R;#Y1|nod6TvUNfRrC&W*Y> zGb+y_O&WN%LV@+Tk9%-nV&FM9M#WL1O6a`Oy2RnI$OQn32(s6Tn#OcCHhH z(z!8e=tnQS{Iwr@`Mn=_^xUf-<3g2a3dvd1X;`3j_wh`OPv^!@Tj#S^Kg@MXffaW5 zH@i2^vl*?Pf~C`!C+~iE;Tbs;KWVTUJ2AM^j59YnP)-80b zdU^`d>ZkWf9gRvgU~Q8P{>Ng3*4s6)=^|-2rAB=KUe(drP$Sk}o$tE@rw{6k+=bQA z;7>!=&L{k7$cZ8A+^DO&JbC&YOY=+`vi2S4N`WUF79=cu=8(AtUH^&Bgsp2E=DdX6p;8nm|igAkI~RN`Lx zn^^gDZqz%@yn!oIf+~AV?e>_jTe}#ro`S&IoPnpvCJkAqUc0_{>9sLm2or15Mu(e5 ztW&?`4Wz4jm>96mjk-m1zfnKcfOYCOqKzEim=eT}YNHdJMy%I+W^7Ttb6F@>FFgf` z_2tR))DtvZ4aB%D_ih8ks->qeu71AZ%YsI$y|%lp0BA~Jx?JpowEF2iw9$UkaJ9E+ zM4w?p^bW}MytIx-*1doPhnaOZPZI8SZxo=uQTuHGARsJPhnX7JQpS{2^f+$ zVQw4CSoIXHkA9w?gq$=~jrosCV=F=!RYMwe1Bq03IFe`=VWy0tU*j37p2Dd5dFlib zsm{vQH=Nuqi=pZ%jH;inB-bTUowVKVT5^*ItBan(s2bXMze#?8AknVC%@+0j#`exZ zRE4wR-%wS? zBBLOxetQ2VdN?|o8zWI0w9&auW7XIiuNFo6aLWy|%4oaZaA%5> zs%==5`lv>#ZPvvQNrk)pxoy@^b<%b{w(n|HaaQYS(cBo+#w?1{R{QSf zo`5_Iv*^r7b#BzP!J=&Tn6=92r0i(XnPKYOs4Ihy^5fmJ#;JF`wsGp2aq8R{)W$8U zWR6;k+Tf=%<`Msd`phtOZq&8GqKp~hwG&~iWo4-5O3Jo%bY_e?H|ok@QGT}D{y)U8+C24C_DQ&Yk)c_yGBMkWh641 z!*_K*@UxGzMyTxqC7hr>_8M6c=5S>+w6XXDudoQC&F-_YM^clvX4}Tk3{dCBkVR=7 z?JVKx4m%Qi680#Kghq1^Ps2$ob+ofYraNrqxHu9U*{c9M$3KZbvNX`7IYdM#FU zcTUcXOXtRzQRxgK5$W7-Od9irAd$9y<9Q>zUbD9VoqF?#BjOl`p2Nk_CXO0aD~`4q zZe@Sos0=>OsWE0$E=|MDPMXWN%?vl^MqQd2mG5Hgk&>NTRgCJyx$D!M)dAg^;pW_^i^GCS>uB-pPqg2fZHHyk@nQFu8+B=B)XGLiL(RK>bITS(&2zXo z+Qd<#YNQ#)v**I|!sTLeMw;i;sP~*1m2PD;(p;6s!lZC# z%_fe{aT;k(J$KzY`#Fx0<~c~3&8T!YqjBb)wC(1dnQ`XasE;@ERDJ?-);M!A>e_E! z91E1f#nC2?8&z5xQqNuYGj|)$of&J+je5_SQCS`BtdZubH0BIp)C_6dQ#I6_j7s{A zvF15k9BtyLQDxS=RTa4DH*w{HOwK{rY(`~uw6lhqZ6}DlPFfjURl&?qb8ghfn|UfP zRh>23Y-=hN$JT~0Z8mXqP1SHS?6gI{Zoy}`c@E-cGb$^j#p_{8ptO^=(aD+7=G+)F zDz8?ZMciEJH-?+%Fm6V_aieOy8L8bZo#c$lfb$#%&JVQyXO^m?L7VVW%{4DFxeOsg z&T|+!Lt3TZq(I5U;o7P+jZA*Tv9%!#olP8_el_Y0NM(<5WO3VZnwe4O+^D+)Jhi23 zs)n6S8d7#gX)L1@#?Fw&jjD0y)Nj{7X>!iMxbqz5&L)l;OJlo+#G`d-)^C+%OJmPg)J6M^IYW>=XK~!9k~>&6G7>z= zsO}K{oJjM*sOBSj&zYw(Mze_Y8U1#Xwq=ySR*o5^+^9>le&dh^cx3;PJWXi(Eh>(z z4NGFuQE|+ui$fHgKS{nY0-YOmaWHDfrAaFT!l_jn4s_fOVk`_m=SE!`jEbwj z*{)&H3ZY0McCnAWAi zs9(-0%_2eQRJOW4!QqhQ!XR{R)Wuz%yzqfnUjE?wNO{{Lf@r(4C9n9yc6xAOh0?iE z7x(l&i{l<4vS}D+n?I2J!@^K>Zq%hcy@xd3ZyJn7 zl6b(5I|p*ku8BJr%j%LEb#a#`FH&FCNHo&01Gd{q+3Y4@RwccJN%V_2?9L9uE!wNm zNQ4iFl#@7j7;a%CIydUw_VnJw(Fs^%(IyVNyew`D&Xpa3N?9B=tHz>D9P$cT zoHHw9(My;`ThFnA#YJP$N!-<}?iG`TvFO|wG%F7?wX3>K9MZAbA>0(lX!H^+eokg> z*~VtkXtap~UC83LywbvGbZ(6H9NS7S8jVikt_L0G4TmgOp;>c!t2@`3|bM$JjMZ2yW=!%PD4iP5OCXTKU8j&{cz{VUL<>;-cF*@ex3ZXG+ z5G^i_?I6On&*(XNQRbpCX}~KkjyXh_Nt-yjLckAq*%qFN0KDSjm_vl?pG_QHAv7ut zrbQ>=1fa{1DNLnJ99ZFSF)qCXOQ6#VK@XxW8kaV4>m6D?*ko1EOPEWWS?L}^aY z_Z(dzG%{`C*aipf#}y(qM#mgoAv7{=;@H-Zk?AE&reRi^sn)=>EfCkUw!3^Q1Jg?o zOed?-DOe-Zwz5)fY<&omY4jVNfyH8Igd|iOi~3t=veexos_hNZzjR&A|2_qZ@Dog4Lq0ohDyQISb+Gf3-dju*zHbEB>d7H#?L zCPHcVK*vrS^8}cF7wn(b{6HI>-83c*zHqbXP8;)tFq4KhI=g8V(O%nbv@uTzS42Y_ zo83^}C7s>_o49qH6KB<7#~|t28XR)W9q>yMmIg|w$RkSwe$-ln@>qb0Uy>?+z-w+N z(cG0W_;cbD*H&E~rjm+jrJb~0&x*`=+7G%je2_t$;@YZq z#V~nTTavud`z_c8?g&9Cz_cE+g6iH(|%%1#9>v z$uW@O=IW?l#F;j)Sc5vrEx_=&IvP&Jq4rqWXJ}9x{~lLIogz-P$4WGyQEk|YtE1~h z9BYr2U_is#80SJ@RYJyt>ijcjAi=IW?d#L@Oxi3BvZ zjRlXZqh1k*+ao;`fH5L16$lr&I_ed1yp7qI#{nAPMzBTYF~ALa_~|SbJPyzpH%?q~ zdDJiBkQ=?nw~rd;#y+H9tFc@i8#;=5MjUiQAKyP}s5|MqZol32Z_r15BM!Tvk8dEc zx!Hw0JRhI*9dB!dKI$ED;0=8|y@KFU)pxD^Z+%*nF>f3m`gGibhk6?Lw*Djar%*!u zBem*rDAKm*KfZ_5;CIq@O)I;{BB77^M;w1cA3M>2e?Z!TCw`Pyo$EB09e_(-2IRf{ql;l>Z9ui{sl#!MORcG#o=MUXf!NtDGjcV`bQj#BOk=q4~>gkLWt|5 z{t@Tm(8t#g4UAhljq9WS5eMVY$JY<7nA?((Tp#t1I2ngNzJ6$E9BVJvN6~l_N8`}P z*AI=2BYi|EM?=|oZjJgcUq7^}ZqrBOD~iXPI37p;@%2N)dy2=KI37pFnP#tW?XnVInLcpQy#H|fqlWVF+!`EzJzqaGK%VrG{bfS|d2WsB z2zeHNJ0m_ND7b9Fb%E@%2M1^)`L*q%{6~ zeyE|0Jhw*skFOsZBv1NCeyyR9Jhw*m@%2Na^DAfG&-puCBLa(>Syww6-v%H*-bRZU{z<%!|ks`nlCZWCwGjYi5- z@2#m9KQ$*Pev}tZUGXba(R)(n3j4cZ9eJ}mG2A37ew1haqW2y~9(P-flw)%@fRZM+ z@JBS71jUcy!f9Q8Q)z?S)c2psqXLr$B}tyEoyVWktZtl@^UKNc`;ucMdDlf__I}HX z!11HDRo6`m$G}68?A%;~)nNBamEOb1TlXA$d2~-6r{#EnlFO4FgBzDF8F5^W$1J%# zX~jr>%UmOo@q=r`c{!fQr1Fpk5R7Yw!4bPB*KiNIARR|tBgo4!t?<*BAm7_nteN)=*rYTSJ};eSGj~xE%bp(tp%9;<((v z1Rs5pbAW$W^wD%x9G62MKTXnTyxfj7BT11B>{ngN%bPeahd{pH)p)seART~|mp5@< z4t;#>(0I8GK(3Fj9dTX`eSGoIc)6Ww=Jury66fX6$ERnFmnVJK$ffoB4a&=LyYqg| zKQFh3KDy;-HC~?lgXqJ3)lgDS(781_0n&UG9z)!JDvw>@MZ=oU@Ws!lmZ$n+p_MIf z)O&GJfTYguOT6wTr|n{HuqNgmxi!{%?cIH)`=rnuB^=KtpZrV@+owT`JP|L13hvM*t9Pe9J)G5x9i#$osQP+r*^2*bo_)x_& zR&_&ZSLzpWPF{H%6c}3Bb|8y})b;?T3B=+?9i`-LkdoV|qcK4%G4fR#Ji*Qy6yl56_yrhc9OvBD^NHpV@i5VhS-1Y`-zNOBGs*$8&3FIlC(4 z*HW|^BgaHbdyyjYHeNoSG(M~JqT(Z+DWttfog@y)uL^6usCY_?M9+4mkxTlul$7UI z-P9P2FFbemws-NNs4O6_A&@R1aa5iJR{Bt)0ilA9p)Y*Ff*qSRggQ8x)zm81VI7utOiFK?4N6LdIberh+A$lyC__@B?(df3U8Rz;yEr+#) zf3{TN-Uu252Vvg-$eZ8&^4EXtQDe&l$>*h3eMNnG|G1LwZZ!y=zVVulpZ#h;A$S`v z7zZxkTStk5`*>pq> zDYglB9|ab9s8fL`(&L8|EuK1OnzyJ6QD8GzQfqGoiF)6D1Ut*Z3e*$A)H_*$Pr6!_ zxGf6osBN1F_t6R#FGXAxR^Uf%TdhvqO8t<2Pm2~=nM=^khZ=wtd)BzY)3t0qDw+4` zP^-OGjenrX#8&hncZz&m`p8}WH1X|&5lZSU=&PI>YD?D5^_dZ9>XaJLk2=hnz9f~QAoy(bawRUUe8FOP1Z!+bl*tMp#s3v>W? zR?vsiP8-1ffJ&Q4_QAhWYoz<`5s=XBpN6;LUOh-yQs?Ootp;zybo;(?ziq3*ZKMWo zDKLK+-rlw)!Dbk4-&d}X?KHNHfd3{h%}v)>7#~gK<<^L8FBRK%8rsI%zsYl3dq6EJ zuLzw^r}hhfa~j}Bats7S1J?L7voCJ!b(C%A)==+N#vX1X$LG6W;(lxLkg`njJbLeF zA$V?eKYHGK)v>2!l{#ckHsiXDPDiOJQ!^c<+PO8M}pC5e?eq43!bE5rMxf;Eb0C%^u?@k}vcz0pMeL>LxjrckV zad(LHZf~G3?o6@?XZ;u5cVC*C`)ZIIg}Qv=o8fYcp<{w-i^^Y*!z98XV=|3s5vV%P^ z+HwA)V7p7LvHq*1L^{lDyQzu?2SCdeeRTZ@bL|UqQ@sBqsBHs^>x1Kv`6ac6`VZTm ziayCdFbmz*55H^cXbE_3jp?hcZ%AgH+t+rnY|q8RsoJ=!2mXtr#~Ma zBy@dbAFTlIf;{`_{iUzmRNYBL+jgG=!uYJuFTa#% zcVVJ^!Tlt>|0JSqF}9t5%liDzjaGnnCFMR3?s1JccVDdn90p?vtB#`X+!}HZynIrT zC#@dnzJ5&z`wQecin?=aOkXW;fHn1ecIj;P1LjKR-9>-20K5xcln(b8YO8Mvy!q+| zHq#?yH+_?1haD{e&#kfUs|C*`@2<$RlX>|h!@QG6_Z}tqK6j3xw)V>S`*u68-+EB` z-G%A*1y4P5=g{!C9YI))>(d&Pes^K|jjT&$>XYbqhn!lE?Y50Q|MX0ULr5fWNv)x= zH`W4!5`puvhZ%&*OVInU@Rlh2eC&;=Nump{Rt1jeFdf80?=}ALbVsYeb8D>oYBQe% z#5)ASJ*1?WZ*Zi@%udXkT4VZZ`y!2pn?87C*5|#0^6)NP2YwlAfuG33Q3|>4+tR6o z6(=MTejI<{ywzA+IZ7(d-2?lM9xjsm&(F=Y61*$pCo1e8(aEwxHO_P0>ojkgHgh}~js_iQ^R1Pn=os{YQ^ha5F7iQ&` zsph^KEVq+T*uf|Fm_1LWu)GVy^2=Otk6xqY81FPKi9ticgWMXLUgpZi60||sxV4B8 z2W&29yh|_fayzxxuW9jqr;qsu9w^;^^!f5JSNsEyiSB=j zF27mdm8o{lKY9wxb8F1LmGH%~73UlC78^V}lsduN8~?I^N__tAsDThRp4z zj&*tSFAMY(ndjD!zNO~B+Rf=$1bc*7dHHpF-<~q_+#1tY^Ir*?n|*D0n=tY2YQ1_2 z&2wu^UuF62C2HOxNZgiR7hd(0n&;MtzIVL)ZB+v+4q~906-C;XnD|E+n?qmCz!Ep# zbztM-=bm!&+#2b?bl{p^rqoMy;T@`DZx(L7hfr{CiJINCbvi>o2AHPVAv4?Vr}zww zFwv$B^I%_8Z}~Q2;4n9Tj4P8W@{|Q6os`5>ndCX{(Nk=mTO;Ou+*V3UdJUVS_crV9 zh9C8hFgAbp!wb)N@w!FD=jQD&`Eh}ioA+UEo&?h37kd#*5QsF=O`zX^^c0-u)`*3l zug!lNH%E%KB9Hn$3>A1`<3xiw^5fIXHxwb#IQA4=!G4k?DsxPJA;WJo5z)EbfZfE$JQ%r*$<3)Hc zy}P5=xH;(NfEgz1^ZO6V&21|X>q6+`FN5?NH%E}OjX)nAP;PEpy`a7dT>wts{}Oi) zth{*KJ$K)3`%AHTAI9b{)}|MYnj2QdKIJ&QP-@c6YsfijPYU!JHBa}>ug>d3 z7mCgMFgC}v_`LfxYL2}pz1rPehL|^u&2c$753Dq5Zr5wy!WQ3ql$smB-pvT-ℜh zyw{+)W&POww>^dCxivKSPz=DMDh-;0D$om4qjYn0L3%2bQjh!Vbb93ba>z+dM z+#2maTEA>lnxYTh!ESKvDKyWmF@3cgTziR{BkHrj6gigN^`1Rt=D9T{uNL-6%-l}A zfLbCIwY$u)r^GzB#?;lKK8=_I+}y4OYAvkV6{q)QB{?6#c3u@ze2#2A*FjW7JS??F zKJo!K3-bBBB;;J5E#F9HnLht=2TqwXc_k`8pFhV+WLxrat`4*8?NCo=y|*`kNXBgv zCXYt-l#J)rkO@#R#!aA+ab)(ayVDTy2j}_(!4J8W)Ed!;_?R!T8W}em@b05)M3{^t z0PXqqLL=k0y+ArFb)UZ@pr>R!w}!e8Yb-VIppo%3hOc|ubcNk+48u0cLWA|LU#F2f zH;q`%@Hma+*2qUb;3MfE84@3NKgAu@jKIe5kmz?ghI6a?(err(f5Nt)*f>kwXJhy} z3-7zn_7F#T#m?ef9>y@;gW8cRC61`PlQ1OsebiS3Pv`nz-b()!yKQRT4Ck(URAh`l?Dy=@Z(=qHLqponN9HSh{E70jkOZ77VMu&LGu32L8qMmTUG{tB0 z5_xldR({C}KrGHC`bzeF>Zw)$!u2H%?)-u4vt!U;CaM2?dESs9_hBX}(f6sohql&# zCGh6@(ipzZB>qJXyT6I`UjZ*p^&t_>r+^Z8b9t8TK#C=GpMNUOUP)l`qTYdYN5#6* zI$`M!qz;liAFkU~`b=KbJ0P#pd&)9lwekDGx1XRi(0%xk>p^*|iY4C|2HiG-d8ngt z?sTUb^DxS}ht%ra_Iw26ARLb+5Wxtm7}$+Ddm1Ch+gOJZY;!-bA6YMs^OagdqS=RO zq-5OZABmWn9>y6;vR%=Kr5Y)k?IUl4ggQbAxzF`s7N%KyyERBKf}OTs6Mtl>)~L4q z$Qo2Hj!amAF7bra8X9Sp*V_gSYNv3CIRd5HLzrsY#*hcCQYE;ZIJ$*P$NY^AZ^4kD z7%SIp7MEZi61F}#LJ70a2U_KUu%RT_bw42K8#^k_Mo4%)82S5tc7un|c@~TyU6H&r z)wJ!`0}WleX7rl zzyr4uS95)~>spU@B?i7Xf<~(Gfwxl<{*2f_Np)_GjI{g8At$@ALhyEc}1$qrC89fV&@g`l5u=6?N<5Q0cp8?meIlh%J@%31ng$T zA>ro35Gx_{sRvvtN8pFVqg{8=5tih^$J0{m&uI;bHXr3hJ-{CF;4@I-(dYW$p-6~l zeLjnyX!Ai|$)HcW569g204}SwdG{epy2iSAiSjT+B;ss$VD5ip-I-D5JjCm?YxyS$ zId_L|yvZ{MIGUhvi&GOk)YedqIU`A0={*M9hLS;_%6kz{)6ylh1kZegU=O#-%e$fd zB%&c__ao>m471e)i7p>ZkXoHAPPF-G-Dn2&p;D(el;F7{Z!>Nok8Tu71by0j z50xtUp{&T}@{mYd#~yJoT+ky8V9OijZTD^fBe6*4xZE0bFuDvPX{P8yHm;(NZ4_|+ zbN{2KHn`L_lSnA-e~KFciL_PUZj9h83+=z?8u7StBy*HXu{$?L3iGlxVk`;tY4<&@ z9LXG|N^HBwb?v<@Z?{Gup`@7L@FUkr4tGE?6O;h@^cyd=q|aDlXFf!b)!%>QO&?n$ z#*#mu>Vplqhb0v4oR!N1i`&cF+d#w3wwI*S2raoDQ>#;U`i*9T%10K9Lggb}tmNZ} zk(ONN)|kG^N;pbSaHpHVZ~fi_$f)7w)O}an>|e_?<2gizQpAW}2i7+I$|%A3cs)cSM^u(T>Ye?4OI5%gLAt%X^MhwsO*2%POl zt_l3bmEMjNIOo=g5iYgL`B4PUHip?Cp}=_z180n3K9A_Ud96P4XA;Iln#+Jcw??|p zDl_lco^>p#GhZew+PsaC!*hV6#+xl9I)T#Oycix1!Hx+>yNQk4z*Z~>-+p9WQ4?%FI6{e_PruQgzu=Bg7EM?5 zVX;}S0rk&cj0rX$^%WcHQ+D*9-GDOFNO`p?2@dU|avnKXAYTPV=ed6GJ?@==1(>7gV( zNT?^2)zZ=+;WM3tqwTqvf$B>v`Y_X#gj$@7mTntlxAW2C2s4wmbl^Wl%yhXgC&x#tZ#|~z9cyCNh`lzqSzMl3Uss?ymUE*mj z&sJ+}VA5(c9S$gtBALb*!HmBB$m$4*Nguy4>IfIyAk4=|$*1cdN%bWreb85u>Qfs$ zt^$pcPjh`1lHh-i`x06tJ(j5YRG)<;w6tU_0X5fWt2M%sY+pMIzn@4%HjVQ)+z52@ zP}WDEex$wqRv9Exx;1?y8^j4i9|wsAQjxguQY(EKMLKOpxTb?ASCD|K|DmMRms=zH z9@oGvK+OJA`5>{)4YMy?m+Fg#Oy*?NzEjDlxjyvWYYgH^qth0g^N(bkhp8-(76x%8 z6*-A`x@rU#GEHGTeZd2U6(bb>@ES%SPBzh-!gFh65MR0qm%{@T${t8SD50LpH?&W`@zPaNeUnD0y}sQp(iZYB=k+Kkx#sIHD}iVwS6N(0n_Ji|DO;k zGI>R$bUH#F*UsTg8lSfALwJ$5Z&o_B4;o4y&F9<0kF0Khk0u|PTBA1LZlD!Jn;Yyt z@}`fSYn@6meQE@(2iy%x98J5g#YTHKL<$oqaZ!3*n+-Es4Ly}u`t%Dgcm=v*0c8W- zVjH{r#G3)A7nD@`RGxVOUy(}|tyy4|m-zD`UMQ)wAg{J_)7UgP*fxzHowQ`p^c%a~ zkNCBKmP1b^l|KE*OIM4WwQ^|x4n*UMI463ScW#YLBF|S!IHwXtpLbunsci418ie*X zxN{eRPYE|42U>JBFdJ|;)gbgvpF>+y!p{eNC6qoLBM;Tps=U3M8v#d|_s1UhM$jPi z;YU_)$Jdk9Dz!!i+NH1M88irOt0_C%IRRxbeZ~54YJ|tNF`_YO6dP<%#U6|-Y@nBcnvjdVeXGica=JA%fbkrCQJyHBW620g_YG#(e?3zo*9%?P(6Pwv&ui8AQi8XLp4 zs8?gq)_+_dJGM8KmD1;9xI$+q4MAJ?Aqve=@8KN9q#@|^BiDSTfBAEwcXa30s15iS z))2JW;P#Pzv7rchO06+{H6v&UI_YEmNAKvKN+hj}5#D_zhpwzO=ss-Nw=uFV6SQ7> zDv9)|JY0y!Hw{|7G?>I|CGs=?Z9jsdm;8-BQAPpuRF+Dge&Ypqf$?chBhcw1uZIf# z)e=);&xd%VB+{q)?2_(^J}HR=M#9Gkt(eA3!&ty0E`~8etHP%eL-QdFdG;)dnKzvV z+^^Icf41L1zosEFy7!GI%Aa#<@C6p2MZlwjA&QBE3f4AyvnFj~&67kqOv2g|J%HCXo^}^WH-r+XG5@raX|zS-XiF zJwdOVn-g3<43QE!pMK>YQ66K5CCYvZ~oxgU-nIuj<(FkUYSCgANZH>c{?%I=}_DVenZSV zY^ir)2lr2O>HbI7P>UkxIgXrB^T>UmtbgYE4j*~bNB0VG=8S^g$`C1hf$M{*c>hu8 zJcpsPO(9&L2Ayq%UW;dj<1(*7=kz1jkv6yl<4mD*ZjHFBoHgi->Du0MPM(lH zavdZTI?t&!qVI97>U-9xv-Ka11ru*ROe7_RK3xS7hE&Fgv_=2`<6OwK`wkUCvk0B- zN7i`KUGp+i=$u<4Hn^Z9j(?;Eoehd#kJdE)gxQ>M^T7rsgg&*w$cW#Y18BW(wQZY+cbhn^qw`U56 z1CX61=$wCK&0csL(8A|A44p4?E&V1@XViGXQPBNrRIQ?qVumnve)i?H455adt^bgsNCDGy;90YVo$W`E%-Viroy;kAp2OG~V}wse z8g)+Jc=c0X-ZE3_oLfUGv)?kvIg$V;YS*BUMbFBb+IA&aDx7sNAQAL*}ydna|`19B(Pw z<5P39MxE1-T=z!11R7QI&D0j}Sk&k?+FvUf~&UQ=3?i;Vm)shHv z8QSO8h&r3B4D4QiJVELv@| zO-AcSwtlWmZ273K$RM5S!(`OZ>uMH_JE#7;1~tv$(&0s`ZB9ROT@d`smkX_J&aIJ= zW-niIPY`e4HY2Pb={+IA<%1DQsfs=`!upYpP%iZP?cC~qR5AizmdhGvt}ksPt2_Bc1I_j$@a!BK z?M5115->CD$l~coKGbf2TeR|K?B=$cD!dWs_1jB{o=^3?h+ApzxvOH3@4mHS1-mq; zZUwEr8Jj|G1&W)OFm8UR-LbY{x>rAP&G+oAKz9ixf0nH9T*V5~;Z#6`l`fFiofZu^ zBVW7z2*~jEeA<%G@?q8u1Lud@{Y8sZeUWuSj~q$wQk| z0_}dP{*h~jd^Zy()_k-HJ65vchM-cotwH|h3L=dE)+uN)`&a|U!JJa zAT+}7TYWcKBQP?BjhEY!G>bbCv(U@8b8F-qZA-#ukdiv{5rU7TCP<+9Fn~+^d^&(F zS;#ZC8iWR#SeMvlvVH5GT$Iq6f1~@6cDKqT(tP~LVn==Yk$Bj=VuB*K%H<*A)JMi$2CfhJ*d7yNwt*!!{9K8AnB)icBP6GfKc{|B^5@f!e5l;+jDJA# z1Ef&6pE3%KA2siYj1ikG*~St-B{_m!%)Fk*Pp3r+BS?+_1N1n|lPu|uoInG0gc3lX z8o^34*{Y0xK=Oq2kymebm4Wzk>Iq>CjoUmcHjo?vVdc8k9COK7t0hOURe4>o?zSWs z{+v2O37}7HU>EUm8)z8%@R51z0ey5qNUcFfV0%COzT^j%gF|?chVbG18-7Ic16vTt zQDOW!^@EZ>3pU`zH~0r6Kd_G^=il(>)DKc?$Obt7#v(WT1Ck?P%I}eVO-8sY&%fct zPstIGD&ilRNb_OYEBW)O5wPraY?}ss(u!aoc|FSPw&3_{>IbPcWP|&MXU*Nimsgxs zBhfg6)B_}%A<|ps`$a*kcecFo^*5Ss;}-Z(>I@}$Q_U@&33TGb?*=*ey-bLeYN&A#&?>VgghS; z6L$!SMyHRo2m;f7ySD@Nh%k+Q(d_WFW(UO|uyzet>FkY`=I{ u`p6ht_V1z^=h; z=`IMwUsG==N%W~VJa>=jmj_B3kcPh7naO#};X@!@AW~~&m?VKL|AT))36)xuCG{|V zat3#S9{${dq{9Lmu7I|pv`PmSEOpO}CvmfIjnqqrSp3PW3(Tqku@5DE?tCX8(iEo3_gv@yFCXQmgyo zQ*kd=SULUyWwAi)gvrb%fu{Femnih1>q<5)sH+V<=_2md_?DR#NvOSP6NNtND|Qv9 z`o0X#Tk#F4D7wXeHLMYKTf%(UpzsAcfIG`++_suKE6|0agwv;AiQFjnuaZa$@_gW# z81%siC7C{#hwTixN~OI^klHx|mxnmw_D1ULrzdt1H-5Bmi*tGWOgw(62%IYN5G`W! zotDR)I$Il#omZ?F=ju@C$0zp^Mpxt^)pR{Ry6-%?sVJ$mAdf%$iQbc30~OCbc9dyt zyz`59Duq6FU$I~a`gkQM^cBkl?>@Nht^2$@hNlq(77NC?ypf;(z)#uoaq1h`(DaCV zQ}^}WbyF$yq5H}LX+a+^+JQdFIS@1UaHFKpT?B|fr`}N(NDKOE&Z_}x(}$%d>+@R- zMyR2>h^GX7wb(*K)R@3;XUSZFD3s8ZqeRw%zM6Yzh0>Ng0)RduX=nMM?F5RlwS6MzRJhS-LE|_lmtuPZxsDFeDs4uwt zrP6=W@_}J?8-M8Z*eS%>I?hFQd!>`jc7yLR=4c@x1mHkw?^!XYc{BRpbkJX zFXUZQwoST9sCAD!O(C zMuu`frUiL5_s}r6J(&omXtSR?J&EB*y(3Jy?QmzM_mssWC0=cDv%Hs2-r!6zoBT@b zecFA`+(F)zOSur#GK2+a#+zPIY-iWJ;abM#ao>>0q%qIrq-Cg znt2f|341q#-)mOLy=;u0Vq5dv8q-%>+eG-iWv%v;3x(fJ9DY~3Pw|cpTaN*-A%!lp zpIj34KA5*;;itpT4)oE}TF8+r=C#mjy|2P=-I_$bkNTpa)r*y#CD^ef519ilk1ic0 z20!nwNjx%*bC4+UkI z0IyKyQ1^xoD;A8(k0AWM)_yj=mZM2X{4k13P<}c}E*K?z^IYQbioSdcbIsK8Q;^&gEg%qX8NMH=-`JI=h~$Lx9G6uf*eA9u}2bl>-?f8X33b=z8vH zmtRS>*#{G(*2qU*=GqX^(75TtoSS!$?pOxKGc`it7pF$J;5oL65v1%bjKIeT-D8w@ zho8zroLAXnXlNX;XIRUnQu+6qU!iOq)ez{^hmKzI4JE1L;~Q4L0n?-Q!C(MSUyHd7S82i%dmbU&ck_mwwE}{D|Q&?@+wF7ni7Qz z@^-yv9&nUb_{FKb$Ccw}O-aJJJiBFOH$rYhm@X0}6F-$_IV5)SsVPA?mxpQpc8dCN z&3D^~2pl5>lYaIBA1)z5MNE)dBW`-BWf?UBj%jQEjjIVL0dK+t{BhL;g)6*<39f)N zncyamt`T7XZX<;IzgD}A^=m(ZcL(i}x7|;=m5)Tgy3TRC9SN)5#<+{dN|&iJMo{@G z>EpHK_Bt3D!nrjvgze=Q>Ze%06@3RITn7mj463h4&??giO~|0;p&~Cu2#?@(AP zg5T0=?cAz)W;QLZ@#dy2QTC}gm&ib-ikY@V+NXVI;%cUixCKn>^DOv3sJxh4JiSly zDyCH&qqD+Gc!5O@-fPnn)n(|0RUtI;E>G^cw31>|!*&SVdU&@<>%2BvyA8()X?uEq zUkMu8YU#G0Q98RfZVkD7K}}0bw{vU6E9iB&(59>g9a4MS6I5=;&?ahquxrV(Prc$E z>o1*+%j#`vSv;Ig2VFweM{zNqz@X#nXvwarG{i7BY3W|ab(K%G+DC0MhrpoY?}T7@ zDCTUA#8N`;>cjs0&Y)*Ud!p&P^YubJL z%E|3^MSL6GS(gC&MBLMRR8CgpNwE~zai#C*4x{APiaeSeYD;J>^q#9tZfRk6ZVj2X zB2L;}?E227hFeJ<0G$H*6rh|&Wd8! zi%u55tkJ^mwglHFBk%I$!k4saRrgU`-Z(btI-E69rd8cm1g?^yoU}m7xzcyawmbJ7 z$%wZUUFX)2X=~ZeD!D%N9v0`6u=iZe&J~a)qpa~hH!Y6`s@(b@?s^$WvlBcDKxK?u?3~ZV`akSFf#{2X3nnd*`(^h~1_l?qlDD*NY0o zZmSS`C(q7Hfjg!N*`MTZQw{e~Ud%Dzwe&Kuwu-R#;;aID73WSnwh2}r#f9CXa{WYG zMc8|JcGD@7m*Dk5UWv3%+yawIr9RivVS-~IYdye)l4%zogeG`>l&6!s%r7qVAZuGv zZ0@ynaddZqg=P1}=Y3bXptLP1HkXI2dZq8^*1P1{iafr*s6y@C$O9qTCS<>Lq)@vJ zK<%q(Y5j=h{&!a3eOD8Qz!raAj=S6%3PCG3VOtJ6D9;}V=qS+6twDLzw4DUBJCFow z+AiVjWADWr0~0bo7uQuE#NG`&r1C22m|t{dCHJ{s)aoKTiFbEi-`==vf6$^lzQh@U7uN(W-hw2dYjM7yC~irx9BMJ&aJvSvu-7I zVWVD{n1Ls@-t+n>__o2Y`%%GnE4hnKBi}$qn?7${O1{mRBKpj_GImQeDv*l&qbp)Ws|5NwZ=wYC4JFp0382S#kzFmDDN;o8GUA5n!o5I z0Nw#~Z|b~tDFL_td}opqb>_R33_(}D$9x|bxKozCZmy#UJh#TITS>5V8U^1)Ro-_g z1@D3s+^kFYxt#{Vebln=J?a}l3U1b|Y;-#bgYTj$pFQg+2G6ZA>sEHUokYRyzq*}C z^1z^@96Yz``pmj?tJ_Hs-2Sa2tJ8A4T9@S;j5t!T}2S;T#AUFfS=*Vcb$h4xYvyn^`Ca@5&PH6Lna3 zaSXnqPfAspb!qQW5Z(nrc-F_QtFdrfcQFek@9;&i9cAIUHD=w4I%&sYGashgtj_N^ zCKj28Zq}`w66rJ?Zq|h%bN{G}Ay%zZ%|ZobR2 z85#|@-s9?MR28S;IGW6TSHs~p`nW#2as+X>S+|zW(1^IrEtoK}b$wJtiFjAucz)s? zW?i1m(15t9W991|1>(6?pINN;YS|2ph^O9TzCnq27bN0YAD{a)C~l{|>FA@C-CYoh zn{|0MLu2A~b<{V?>&{Qcp7mZWo1sB*iwk(~(WnYbbadsYWiv!BZu+idclN$Zxp)^S z?Y`o_mLACHL@W+QM17ZH@h*Fmg>Me}E%8`stL*v-M4j6%H zX7;zw*p0Yk-3_8~^Ie{+(#UvHcfFc&ua5dgoQ$`%T$P5#lfLW4CzHEXyQ644x5ieE zO0LR|>+hxkz9X`zidh%y5wUJ=)%BTmX|4*%aakR)F5a}I>SBz;X68z+s@Ldv>OErJ zp3?E$s`p;jN7r54h@|u%635%UF>dtrv>ZIQ>iW#O^kjzBiwa}Uq89v5o>_M4*p9<0 z?sh*a%zTwxRj<);TX(5GO2_+fK{$GkXES<@k6YYAeV6j_KJb3`b=~C;=JpyLPwJTO zQaav;OTuw7ov*undAT{C`I0_1`Y0Xm%WKZhM<4WY-_`iIr!cL{7xa{m=hl$#b~I|~ zH9GG3Wb4jm^puY0R$U!tK9s~)^hqnnPM_~RO2_Ty{NUUIecZYlA2)pfXNRcDUcfp= zRk>B~Kg`TsMV+*6Bz0?D#Ll`bs_Nr(9A_{p`m~k9q88@6v_9N!c8glKl1u9~K5pl# z*5U(y-@LuQMywm;<7Qo&tLjBMj&*~pqfr$m%4qLZa#g)Z$C0bz`lxRN>A1};m0Xp* zv9SA8zH(qG7_itU-yK~h(ynr4){X7Q&AK#K)nmkq>JWZrbv~-1blfVUcRwnuYn5D8 zk7#)JQ?Jo`*KEP$&OY==QIg(Et@_Mo)~%epu@~RZ_1TGR3+1f;I(NvwPawQJ@S0n7 zd1hRis+%md%bzW@jrXmjP;$h>f)^LDw!&K`Ed7B)V3|Q*SEfN=fLfbcP209 z7+D@)HZ(Yn1oLfTx!dWZ8;&3xH`~%gRj;A(syd3s`#2i!Dv2Pw0{z^$#`A8y=MOXY z6piQB*x;)q(s~V!W7C8OT=T@|?+@%L9M7$~K3KQsV^2fl*xyvtQQwH8aRlx>U`Fy& zur79o6@An?tHR4DpY$@=aIvP^Jm3AgM zUvv?8a_een90{3bDa6Grhe3yq*8XC9W!z7Z` z`Ivx~iT80dj?jr)S3~2bkKO)l@8*zoH;Bf~cWWV)2FK012&Yp2`AT+subAnJd58Hf zkEt{?ZobRaQQwH8ajgFp>uSDX)}_5iSB@YWH|tjLU$4P&s;h;r(`(G_y^6prWCknaxkMlXA4eK(BhcG9AP{+bBFgD%^JaweIq z8*wx~)Kc^s8aI77B9VK~Z^t2;=?h0y(8oug2FDT8SFB4{jvyR|?+z7pnr}cI?>)NX z2v&{5H--vAK(8vJFZJG!UFP#HMQgaP|Yw$q9cy5jLU1hgBXka|`UCtGBZo4+XqmPc8Tch$Sy{EYba*)_X zq={v4K?`2er24E?*Jrk+n_W1}{)hOqj77J{4mPXvjzPJ&rOG4f%rPpPUAs(q_fvI! zYa(dy)=dPw3<`$Ss`p;j$E_=paaPixiz6A; zV-T2WeG1a{ZzLuNQgJgaO=Aoi6HnrDFuE5<-6D>}QS?|bt(2oeQq0b%9Q%&OQ}K#% z$m3qCF>!N@>pQxO4_GJ?AA(5SOiObZg9gNtxNC;RUpj9|KQi!AtG-~EUsQ4gg9OC8 zG^^xb)Zg1SP#~ULqw=_IB_wY5RE^0uW&dhU;jl9@410xUexM?*ao+iD#OY@gO4it#zR=xMkv=wpE zF2lrK6U%#Xbh(IMmp)bw7!Dc@w;7qrqYFm7QXKLsy(cXgHu6?^E^{`}>(X;;%(Q$p z(^xn}+{F1E2E8tQh@MLy&}<*Vb|?8Vkp&X9s@L2C{Pp z&k3c@@+a*^h3m<|k+^ox!7a9piaAZ(9t8=_%pd>uE>hp^E zMumjirdn8V5n5LCQQyF)?0)oo4+MSOx*7{N>tdYd{__D#qTUDZ2(oaqE+zGYSR{_# zTT3N}ojMv$#Yy;BA@u`d;GH3OIAx=c>!a~hkc8XltB`uTvPRU0wJlkPI8tN#FJ0^1k4(qY2~$ueTQ5q3AcC7 zb`B@Z%(dj1#=;S04p*Soj6N+-S@;lS;bvW)p3+D-0@tl1!p|&}gxfLVXz$hXQyK|3 zeZaQKH}<_peIrQ1&39`FDy>W$vDb!#{M<*&#D^dYH|x?2753+QL-2JCL7bh~$i3%c zX3VE#X34Gkx?#On$xvZJl=Ts0HBuCwTci4DR5fa4;s`#C%IE%bamz?)cy878!MYR8 zQH>f4hq@kKMAR|g7!xAb)xo+`B?~lSKHE(LeDtN>TXCt|PmUCZ=hmn`nk_(zL(&J| zMFmCbKOYy26o=gvq8l|0p`!Ei*b6@4tK8iO!A z>#Ovil&C_Geye)%HA5rC;ki}sKeH~)W{esPud8D_juBa-ox`0+EmI|1fE>~Orz*bd zde7GkjTDCGR=xMkx|M9psNrzzJ2&h4m5r8(k3k%6)}`5uQG?;wz;5bXHe;kk;<+`} zdzEa)D8g{B&#!BghL1rSZq}`2Ge(VvW8Y*2+cq^IUX@!YC+pBa}XGmv0YT%#tA z((o}(!>3BFVAN zWA|z$xj7`*siPrPoQF@ffLY_=*!x%X(PbkD#Lc>uWAjK)D!zfu##Yee`wyOcOl6Fz zHDukHhXfiB$L@7g=Qe92CE~eNSBKu4Yax|J#Ig6U=%XQ35Q%4fmHv}LD&$VK8~OaQ zLCeI)AQi{FJo9i~W8!ArH4W)+GaM-t&#f`*R_Gs+yOMAC-gAkdky7#88r8?GE0u}c z^UQ0|(hM#YG}1Eh+^Xv{>+*nE!s0Em#e~Z2vHh; zx5!Arcy85u&wRHQFiU70_vIl?n(?2%Vtb@$Jh$rd%(y&WmcY2Zli9CNOb*^PC>bB) zWPGm0%Muy47i9ajPS=+mjFgP$R=xMkxV3m$V&g3sW{+8JMv&9=e!oH4_!wm4W?ddI zOJw|}4x67s9Sy4DWPGlLq!Jmox0_S%AsQ+4(V!|w#?895h+bmjx&Pq0X5G#QRg{g7 zsZ}3+W?f4EMv08)-doQ-?9?$bKE}!TT%muXM80wv+^kFK-zbss79O6}wNU3ywTy{@AJv8PRC9%{fy)R%Rg3x2 z^i9Zv@AXkKKE|uWp^pbu8XLFW_?pGt<(MfOAA@Wh)?F&2k%I&p_zH%8zPO2n{^R?rDTRD<0B>G zxm8zZy;s{1;a}dRt9g#uqCT#Vt{g!!p7n9-N^IO_=CmOK%WUsFzoKk>46=JzMETh@3=g98y$LB?G$mA%K&P~;#{U>qF_9?>f)Z>zpc5WV{g*9I6Su^kF6V1 zqUAw(bUQg|VBF+^H|E}RA?ZY`#B*y<9-WsbjfQ~3IH7?+Pd5sQ1Y=JG%j z#p1bD@4d^Dw?9WWlaq+W9lG*ha-vu~x9aMi-a}oj_oR?&hyHfGM_nU~#Z4a{d{UJ- zmRv*6pi+%LsyR_8o?G?agKb}V-`BnOm6tyF=v^;;lATEc2qHH*0+An>tFuR`_kvNIK3f+F}u;%xZK7> zS$S@a^q(be>)?9NN7=x}1dT$CE%lQA@;p zXX4h!TJ%o!DNM|hK$@SNBxJrb@m?T}w!+9f3FOhL#LRal-U&=}{IJ-i*07WCNl?P( zMrUqIT;pd!ip{6g8Wu=r83~*3^tCPvGto-&-1`5MJ_Vb%02-3tf3y#JI~%kBx-ZjknyO$yGZ)T;O2<;i0{zi8AviM#IQ{N>;irRKR+7x(o3aV>n2 zpn2*$Ak?(goPFO>Xg-Cj$sv!su0+i{c)-nd{S_4xy;?oD>b(ck@`+DE=6i8|>7dAb zO0Bv$n6?6aCyAKv<@srkBJ(M=2IX*I=`&o}N^C`&8VOkznNx(ddTfNr1 z1qJ3)Y7O;WZIdqX@+5EN`TjJ-M0t5`4a(zQD*^M)-lU8w9a#qIC+Q7+$PSiwUm=jVNU+IQbsvxn0(iFJ9%^;9>nA@ZKVoz5-Z3NMqxOm zD9>LFInle+b8E=7^vwFCL2`@nFqpD99|+L$@hJ?+A6JfqPg?zWl6S4L+xHz^FM^C5 zrmdW)$4Pb}MU^IGxX`ipC?ubP<>T<$hL(6v8X~tDnc9{Xk56Gl4t166t%S(al+5+f z6(fkqVO;3rk(30bqPYTQ%my&UJleT{`w=4U(Jha&^o%<}f6O zx|(&Bv{dq4u8;Y~94;R>eU<)`(o#ry59_5o-aBSmKAu}+)}@Jg)bJ={4+Mj&qm+CO z-=+SzsT{wVHBJuHQ_)9#BYc;->EqVb%Ev(}a9ey{cPDqSbWTLP+z92?n00AtYL+N@ z2eeR8M|~sFb6uUye3b+LvsONC;XLm>7F5k)KyLcDbtNj^0W8pWo@YwMbF1EeHZ#-g z)GR^qwC=*fDdwBpCVZw)Jh$rV%(|8I)U1_{+seW9(Ul{i@~FOwb)}U9-E`Yb`WNnJ zip6uQuFtGX6I8Rr#5;6HMIH5xAQLz1R#HHy&{9^8YVT1fKBrc__p&~2U5Sa~jqOVR zCHj4snS)H+tV?rLvjoIDd;_;GtskGmKpg5SQI*8QU!(Wv$`R(_rmtdMC8}z%iMTyJ z* z@py}L2bV|Jj35Fx(^j%nC=J}3fjUNq0dSM&gJlZA=hPZ9ZA+6>v&O(NzItq$l4*D1 zs9VGlII`(9%QA}$+%5%Y@~B&c3&$Tr9`{;}g2PzcwA3-MVGnw3Tj@JxwdgPac;8XC zh$HZ}mY~uYI0gWfM-liOMBwmR$m6EfC^#a99)rLfqw&RmGo|3UHRiSzb<)XO>@a9? z-Ao~PZq?OU@73~C8U^>g=P#a}DFx51QGJ#ElYGOw0hX5Cu;Ok?55vf+W~Y~8`- z=4X1LdT!PAnRR)7N<-mD*V&8LY3%viQ04@^4`VNm!rNMYN@L;30rvQktZ&zQbm0iH zaGP6d`6&&DBg@vWCv1Fy$xLy0ZjD)&=chCpj&$9o&PPe(!(U-iy>zif?khdVVH&eGe zjdb%71mxM&j~-rr?>D^ngRgw({oLLXDsRl%=*af9=O! ze(wh!J@@LzDq58UFQQwMIwHJo{dGq(rRKRcIyfJ#QlGv0;fho#3bQh9XtkB5^~DJ@ zW$3vzqV?SmFFa#s>lY27V-!<)$X1Y~Om5ZXJ-s)1e0Pk5!+xvCGYei|>q@j1T4|nJ z!vbj_yJ#34#;x=qTWppvMo&FRXURpZHg^K|J;-+OOPHf4fizfLw0d*rBD*uE3kB)9 zRX6eF$YNCVJypTDPjp&&iC>gt}}L){(kJq@J0@we|iT5!IELAvSV!%qY0 z-huc1NBtvQaBljz|7s}R=_~q=xS`(8t_6B=j)FbiqUhcF77FOqmqAHG?1S9j>%)e*OKUZR30CC8b?pPmv^DQ%44Cm z<+(K~k9)3GT%LN5$)k=DzJ%S3%O^gKqpuhESY&nQ@>>h7Ezhlb_g$Vm&mBX9=t$yh zQGwe(Efk{XR$biF`{!$Yr!jOd@6OdfEtH|>)}Xvf?@6g&Z`x+pdvwhRLv-{W_gjsj zdwKibqn;6F=#a<#7Af%^UEv`!IKnz9k1qSMP=uaab=$%(xHgHPclI9Db;0nr5HE1z zBLmK@x;D5)kXbt%i2I!E-dr#x%fX+xMUQO$Jj{@{1 z2+-jd71*$71l{D(-b=8&%ndDJgbsN;63_@bHcGd}cDKc#Rpd($p?m5q3>#Qo>oPkf!?YDXxM=h|$z!Ia^n3}^bI9YSmEd`6Q64C2@YOrR01GSCKzd;NT*m^IhNh`_>nV&U35YcNlpUwz_EK z97zF#f@#k4bumj~^i`}Y1yeTjt(bXlUFsd-Lh=V*YP@KL^Mgno9ygGSrjUIX!ic->*jHc8SnxW_0&oc9fz0KX1-7w4P2SJsSC+^yA zZtmvxb8|=LnD-vz-}tC_OjaM8nenNRcWD2eTQxKH;m@geB>A^kmu-gd`H*i^>RuNc z;m@gWr0F-*(VZmzfsk*gb+6v5^ikhP7m|xUZrvCF*Zw=VLvOF6oS3la%Au|C(I?hr zrN;Pt$Txg-blpe;aHw;v8w22KUD|upH`0aVqR+8z$U9_ZdzMhV@)+oT>K#c0F4kqG z#`t{5H)K1B6;LC3Q$m41r@oOcB!@bu_hJlOdyna33>^Fy#rHaCN6;Q(()&OtWZ>i$a*xQ<*#~z|8lt1y_i;-~AcV!DU zJNguQH)%eoPDfQvc@{nu@(v^bjx-DZ82P#zgW;kM@eNT&eIpIS zq0X~zY~_&NJEN-2`Ua!n=+m5U$msLd-53s+Gp*FR42Mr|NgOV|%h%l)4VOv@YF$Rd zp)T(m-ntgU;i8XPm*H^e6OYNwEnZv@BjSjxXXJcK++t&TW#8T0k|g3{UB2$dfH=mT zqmHf{>6&t=b9^^O#HF~6_8ueR(_6ZzT=em{AO^*yY#VE!TGx~tKnabil2BZ%%LoxZ zA6hqL$MIBWb5)FqL=R2WaROGuzYh_;czV zNiGiSPJHaeus8_or4C2!o~K2oH-^Q}*3`_0>)Ux$72@KP(Kj5gTV|ky`bP40byyer zoc;@Whr}%eP(mM#s*-3N*8Q{7dm-QO)luI_7nMVuXWfWzXjw0o1D*M*JTpV%=+j(O z_4wh(fBX5Tzy5_3`%P~_JT4dEl(27koq@z((>+I;ju(AS7X}GA2H-Q{Vz(WPkVAMb zw0ivT#TkGxKrRE2CR`XGhq~R^2ZNfx%VQ^Qw5Ox zR61hU1qXCg+-~P)R#A@5%X!D=PhWASpHr+DAIBzQ!GEdx%wfLijq&lbHM4ezK0Y_c z2)XFPcrW_wo(-e2J30@2IoBxt$L$*<a{i7f2@uZKQ-nYqVKe? zd9((9PMsr3$hH5R$TY^trT-Aa7XPqQA7kWD{R{kq?~8D*B;>!)hpkxAXEIipvdH)= ztx5axT{#X$g!P?=ad$&v;C58sFYphZ6GA0cR3Fk%rT>h743v_W)@=V#5;(*txy;Yk z=`Wk{8z?0&tyz7PLl3bkapV>peQf73C_B&Uqw5Dw=7j7k2P04asQQm`@*&O1v3`tn z{TO1L9Eku&AN7wkCl`Hm{TO1LTzCiXKeqQ6lAOHE&vgA5Vx%0Y07oBNKZZ0ZNB_|a zOs646%8?3i^ilsvlXB5V^J+MI74Z+G0=Pa(%7-K=SNn3BI>cBxQUnW~pOuQY@ynpC z$@zt|{2|85MIT~>vVPe0ja7?JLzDdd}5Bla@n|1d59MJ#L%Fv$+5@hnd_a1Vlj%h(PeUW}Au3&wkolJX%<${~->dNELLEJ7;llwjDp@hKH7*V#561x*rW|6F9Qig!9$higlpON-v=XWx2e|d*QO8I^ za_v1nt%T~wRo)X)8jdiq`thl>CXMTiz0f{GjLYTGH6sbhwfFe65<}$T8dM%-K~vs#Ei`S_6L<6rs6i{WwPVHT_!Wm>TrDvHO4G#>xz6p9V80&}-N!cwE8(Dv#pvL0gl( z$H!ibj*C2MTuR4>JRP5%H6sScMILnx?2O2YtF6i2<122Ajbj>{F`#tpE#_>&K-qX{ zjmtx{!q?jv7)KA!*TDkwmdJz?bhPiJH7*V-1}YTkoQ#LF>QC{5Eus$-WN})M@|bgsw069-CgstI1uu_9dk@=(GO?KB)+2@D zr8Oy!W|hYn6Ng*OTpo3eJQH7dZfcAnaV&j~Jn9;GB#!Gu**C>1e;!bHh-j$2^hFF)%qd6zJ zha)E7^GXKAzu?iAOJF%XVa7+1%_sWDwO z{&nU13>17uyaIVds*Y0dFzVT2X#=imixH{?;$!c-6ETvRb0X-$qje)||6S&X=b>N~gJ=H|O;r1-nEX7%wUBgVf~Uw>~U^wBjV z&%a?`zJrVbaMgF-RWO>g=tu#0Y0dT@Up8XZ;-ZgL#Ez7Km)5L4zHr1KxavF8%H}ao z*q5#xc?b^s@}(n2!ByW`cVOOioJLB)OKZ0O_%1Sr!ByXRu5h;d42r?WJO)R!%y*G7 z4lerO>6*eYkEEmj=<<>0;LyjHj~ED7eW(8}<|dR;k#~D=ue2uZ%j*v0rs^uw$`fd! z?>cvDbIT(o;iWaJkLMp_FkJM}9FSt~uK%<(tBK}O=4*%fmM~sI{aLV=3_(~~xw*UD05xY=bLVK={t{-_Ij{f882maN7 z|H{UQ>Z3$_%oB0w!a~i5{c{1ZQ|=kjEc*qoa>|hk*DIwxA65NhQ%eN z!Szx9NEVHk{^R?P7#Ej>5Z6cjBhSUre|-HwayH-}l1`)gC>S5}U>y4R`Vk}Jl8of~ zsDI?iIP~%LBZkJYpgQ`ff8^0P^zrp0#>TM<^7w$Vae45)8Z`HO68iZ15yRu6kH%LN zkIN+`d3|*Kz)jTkr+EA)`Y=bA_{GGhI0%J5Z{w@dnp}S;x_;mu)UZAh-{Yc9s!v*z z`ewR*;9kA@Q-1%+TRKSU4R(KoLyT0Pv}X0u^#g}E>rZ_{AK72ZK}2TXU*I1zT|aO~ zNLU})pW_Mzs_z&0$4u9cDTc_!KUjVPb-zqszHS`EgRUQ_5smgAQs_GVY<_4`8s7PD zo{>WzT|cH6B$xgp@4`$dlA!(fOZB#L-)-@0a)oT|aPgFs$$N51Ze` z`6{aKm-q)?KVq0%_P`5By? z8#l(u!3|%>gG}-O*-6@YY3Fcm0!4N#GWJ9sJ6tup>0HqN4_7%A7@yHYPE zH966e@zR=<$5-AMD#!R-u93H!lm3|cm~oS=93zjrZH$y-d@jiKsN32j8WSxSFRiJ* zb8b}^mJtrjn>NqIbIiLr8(cP<*c^;=pjKILKg?l?vamdnVy_8hf5 zx@P2Q`OZ&iOfg!n@|bZcE}!zaeCNkBrWh_)zh$mLdHIy*nq92W#ZPRua%Bc{!#PPRpklEk}N0MmMXv$>7RK!FU&r=5aZ$d*bt643~>O%ps-s z%+a)o;_}j(npmKZhs!Zsj{FnvKZ?tzUr;TMtGC#p(kX_^k-u~F(d~F1m!tpqX_6_% z%jLv1=G$UmyXsP2K51*#z;*7k{aUksPa;}XyA zvjQnDpYpgI0>5_zhVoS^@C=>pJ&Y6O<)t;-gWq!#BNY{huhhg;Aa#&DFc%X$0wcR} zDOH4#u?0uH{_76?iPn#o)_DJkfAG~KM9W1RN}yGn%>~gL)~7rx$4jGJ9SGXJX-ko3 z-*c3d%ag*@C+|s-_YUe5BITF5rLik59iQ@?9O}5=hB!I0Xo%GpBxZ2qm>G4nc6>@w zav60zCI~U|OB+05wxf;~j!$_)?!ACIg$Vhj4tA~8(ReD)$DxkTCLum9>aeDX$4)kd zM(OyJr{hq^JvK(i!Dz16W2+RJV(@M^nS|pQcAq}J3~wKQrtwOQkBdU2gJi$4nM)NW z1>wEIbO!fS==g4okps2xUZjX4iO8>B{NnUth;oQR+Kbdl@{nA6@ynliFU}!SK4Q6g z-MD0uez^96Bwk8uYUTa$`?ufxfel4?c)b?U%+NOkvb{MRv;OG)0;dAKK8yrcawu2( z5Nrt*)UR~}*Ei5U%()AOqDcJA`!Et*$@$D8aBl@NUzzjuyID)`TI{_Xb*;f`BNT_Pv90;BaZ^}IStH3p3{FJVlGFRB}&~jO11q* ziTRu)=IFo2gLhxdLrVO-gI*7IL6Mh%`t)vTjn6WlKS7<>d!B>H3{tFJFqUg8fa_gN4`6^-_9`zuD|h2$M1GEpb&gcLU2i#z45K16h+?Kz{X6& z+&e;BB2EXI{Rr-XFiW1o?rxy92>dqi`u&$rzvD@BN!8!~%1Ngqa!655W)V+qA^5F8 znT}|3K~nYi`kqmj9HP`BsoE1l)cg4n&lbA9APcb?907 zcIT@t^}cllyj|_YS1s%2`oswMC2E8!a!|hA>uVN?TYXZkPXX}UUW`ulVKu>AjC)Qq?tR_=;MgDpxi5KJE01oY(}-K;@p&YKxG#C=y}YIP^?`jV4_@Q@CAPQ}UcEWTk?p zGJ|7U%8*a+fox&jhNeo@!^fVSRFW4mX~quMu&3k zSzA-R=iFvD$EY@fH%A^_HPTf3fv|#Ry<%11k`zKZL5;hbQ!{cpp3KVWD)5JM5MD|H zs$s$>7G#wcK-}UQ)^jP?p3`9a;hdJ1%FBp65Ij2XQL;U!$@b%Lj2i;mQWxOJqXAVK zZDU&Y^o5oU488@~j54#>RgJ>!ISIEve|mUFqUI3Zp0NFW^`9Mm6mZXJ!2R$L@*D!( zwS6mnbm2%N?#JMHZwPVA0rKa&>xVg$JX6SBT2oW=;JI%MawFZs7hX!a=OpFE_`^-v zd~%K zDI#yLKnaRV$;KHJ>-B7nOoBI`++y1xpTzuw;VyZjBC;w z5-t#VY5I+Onm8UUhhSQRv;xEG-HT=<{a25D=e`EtNc@&U}j@MUqBkqfc6M=5_W( zON@t$KIGtwKIW1GGpz()T0S1o=k42CD$ezRcu6#@`c@m5DhcoVFTHlGUf>t21qZ>Hv4b!AY~V+0 z!6gNf^$&0H2vKq=&Xdhp(Ps`zFO-v))|7v2-s%y;^V~NE%jF~#CL(p;-SAX7K0}r_ zZA}fo-E)r^El2j7rX?3j%S&rcpSQ6LRf6Lj6_yXY%z&VMurIDI6qlFQoIWq_65{0} z+*i&_seNY~UeQ``xz4Eax%=gJ_xvLS%!|I0sZQ2EC@^30z>cB!+>}$gph2!1yoJZz|=f5##4)`U9id5fX_r8>wFL`Eu zc>WuL=3-x2-ZrFnt6DE%U1a{tL-WI1enZrJMBVdi`L*E{rRGbTn*Z*Pzwrzlboc*?a2@&k;!TS4z_}4y*#{y$MUKE*$INQ{bD8 z@F_T7(%}40-uxHi<_HrVd2|6ub92a};}1#II#lD^BgFOsuyy@i&Gkd7Igtqez6xlh&j>I`&WsRDX&09%jgwan0(BCpM`(Y0b#{z%@H` zZpJH_^`{(tk{U1FXLB2P#gfX)=B|GHx1WFd>t8&Dq3yY(hY(|_f$ilOcr21i%Y!cjao_KLo3ypZn>BQuDQ~4Zq#}es!+3S!2)~(+jOl zUMV#%t*PF_F&=i_8AvJ8dm;}TGVQ&^>@8Oc%}Z-i9=*hHjWKhTcV_Mv6Z)-`nU~h2 zJbH)W8bju?^Tq5}dasg4*N*)A;yAd(jT>?eDdA(>XjMAi#`UE&)q98lc;FIa=EyYC zCw*25%}Z-i-^BIBpg967`lP^0sd;Hl>f=uetTAd1c>Qu-8@f z5WU)cRY2Yizce=g>YUhEW7J%(*M5dARqxTrDoxEHkH@7kXf9blbcxO_gN<4!G+(tf zWn2^k@Te*V&9RN87cj4i$2;q4YgQkh{9@1?X#htb-FBp*Ij$$?7g(<`XpXHry&!d^ z(7d$f`p>(;bq!H-M12yNVyURE_gpD6FReLwUf366=5pc%)DkOdb(!HxiFs+wsq><~ z7%|7zQ)+6|c}EGWs^avutt97>t(;fIOsgNUH`K05#XApcS@~^b`!RYZXbCyjC(Ach zYSCw3?pPIy_wt(E_^mu#5WpkbwvwEy!;bHHsArOGOJjmi1O*mAAB|cm885AwarS|V zF&?4B$T(7UGlEbZBKF|iN{h%#YewH!=it&BBjaKNEXFEtFnPU|lJU}-l7}1*-(JMX zxNI-5t`~iFYfH)ankM72MsV{Y@CfW}bqt?-TfM@r9>Z zO#IeQKky@Yf~zeY=laA5bPOx~?)5b}sat&*!#oaaK{%JEW0-ZH!tYLAi^T8cVGQ#< zXbZx*K8bT^oT%`-*Vp81@AbjFy#LzLajLJtxpR*^OLnUs!|2|7N2my&z1V7{2)wjr zCK4rld?tx8a2X}f=VojUk23Hz&A_o3^4BBR5CfM-7@wuZdPb?SLX(rFrj(cTX!SXc zKeCymrQf$h4b|s-wrr6%mnZcz*yHMKUd2mFxjRp2+4sFXOjC}&hFNfZ2&HKO$f}gP z*VlN)y*?CxIQklB!S%^8Xzcy8|7>~Qs*tDcXJZskl`kch`N|nv&;vM+>|ic}RC)wp4jlxUP`9 zmzQ2AoY%zGmUnY`*hJKWub!Y{pu79Xc?adHNW1@yja!69Fb{QNoLlcyV;)91_nPM1 zSS1D?OT<7o_N7wHrembPjdg9oHn*gFFxWXf&5q*MFuYj&!s<#-`mXBOP^v?fi!M~G5w^ChlMf)UKx>ZST1NVOhpF?1~-xm?NS z&^L;%ORG_KYk`l!$&YL?c8xTM)adDtv=Qq@*>!2n=)(vZ>3X%r;I$gztQ?qR1UE(q z?Hbew=SK$X21=;Af!1>CfDxSPl1&-5=`TLgkZI#aP((! zyh|B)ZG;%9#wdH9lCWpQHd@_XT20U08sU?3$Z3lecjGrc@8Y+df1{+jv}WYJk4_20 z79!Q)AlL&H79t1i8Vf|+0G~jduAkV=A-GLRbT`OaK7HH&c#Fcpd0Sh|O-GrKp7P+s zV7FGAg6Lje-Uplq)3z2$JL;~-q4dJVy8A;g8oUVekaU0j^Vm6!4NFFqlZy2|k2gXr zT4)v`4qTZuwRo9yQ~rcZ;EDOv$hMR6)^=0V3mHl1KDrMbrkeXsCtI zw?7g$EApkTCC_w(sl1EWtp>MmN}D?yv<&)Io;>8iSAmv1JNn?E2>mrwutjK_(&k=Y zHhF|&ZhQc@)!JMhg2pS>9W~Obhe(JxPYCMjk6b%5%A7ZC&8z~rKGHEk!xVzQ@hMLn zpf^F|7J(t+jNlk^M$E{2k5*}KErY(5_jPneNDH2M?_ro<^2%ZB303?{Ug42A$z7*N<%UG1j)V<=MA3cz2E^Y;8?;&<4-$V;R(~WzhHXyg9h7 z$#&$uj^fuFW~I%YgS8C$R^EqGr?<5w*^a!IaT|FwanvH{dwJeIrsd9D9wLov>@f$6 z5oaux*GK9BOlz^XmO$VB#)tPd?bdQ<=SRMVNTZJ(+S^(J9nj|*A+$!A{%ghvT_aiq zeXH-?Ig+`x+}Y{A*BGh0Pg!&4VJ(5am**VG+(MPu6SgY#=&RR=5OD54a!qoIn)~0F zjg%g4(xHG(-#u+ft1(wd2L5X(988gJn8Bn-p2 z)Xj*Z&e~7g0_$&lmq-fkp@ zo7Dy;* zkMU;tkywC>Bbe)z{ zo(9qH-c1jC5JY1l;ri%8(N<93_Mb#d^mN!B1JN@6o&}R#Ma>=q(fX0g6HGP2PC;~O z%?y$UikkRD5+l))!L5Ge8Mf|}M3>f#J{iQ0zR=EE!fLLM?X2a_!pbv3gM^-5+gm2h zCjnU~o{v;?tb7l_XniONsl_sr*g-;Z^xjrW-~LD$Bz#E?;b?sbi|eByQ%k4=`kXxf z-lFMm7=iX5T`5{d9nj~bUv?$d#viyo$&%8UPI+{ek{=oG~94$`2XCezVOK8Q>&s@D-f_mw(HB}MWM9JVOBafkR)?I-v2Q5LgueUMAP(IW zK1p!SebGFLN?lCcU@3`c|JfnbUvbC1z6R{f9mN6ASA-$n{Jd1k{*GF1BnhQ{J@_x|>Pb z`smvq`Ix+XaEqyfKk^DEXqEKd0_$6S?}KyQ{oZ0~u1{tX+JCf6dT)VsK%W=xv=3@? zeR82A!s4=A_qo#0mEem+G_UD2Q7#$tr=f`Opdc7Vy~^q^~rAp zuoHdu_J4$O`0I8mDyG3mtDxbC)kAk5IfvOn>!C|)=0}PRs2d!y zf@tye>PJ5HF*i80Ogf_v>j8Cxqs7s5h>VzPsv**tAd*Vb*R|O&qt(!OlBOQIfr-e; zNgpkYc77sig{eI11ud1nl_y?6SL7p958YYd8XwA^J11?abU>c7b30;e8cBfHG9&ek z^#}=;L)(v->W)MCbN?fojq~k~d`wQ{e8kG3?K=>IDdIfnUEZZNqebV-UL1XVBoG__-S+EtI|;BOmT+rGVP} zRBi;gOMUFIF+wOP>OOLLJB84Pwi;!(Kk_jy7YbR?P#2B>PHbs9UWza{SLBj^z5n>D)3*-y5n}q72w7IiEoH&pN^_m>KK2FsMvYbi|?mPovug^FrelD#UBVeke=U5IL?g_|4usMT4=n&Rtm})<0X)`yZeuVh} zeW&`!*G4bS(bXeHpH<&E71_6@4&}^UG?J#z@1qwH#^|#|{Fu(mJkmQtOPhToP)DHG zaUX46^zD56fDyPOw6xjP#~p!IM;|SBzSRdu;FD1co4Gv1DAin9`$1a^?R-Nrd4;Xn z+msH)%iS<*q4Vu8d;r`z7HIYej=bh4UO}7Eu|aG(kRN%jR*Ow? z(bDLnMa}^uc>A^%G&@Fshh4c5dtKi_OQTC`rvK!+K0b@Y$TN~1GZ=80$vbj-w4|B; zNd3rpoxFWpZ9@XOx|*4{u8mJ&FAK?wtysy`d^q%A>jd8?xrnf=JNC>mJw3Ll!}&ndClr@ zYk)s_>r4zgBYwIJU}~%9H%6V$){Kwhu5s3P_)-WuWAk&V>xKuu5ju`1-{^-2{+bjp zoUNH(_`n;gY!dc*U(gnL_vwjzMQxp|9eZ zrCsKsC*%kEk?YNaSAr3LP8~s8bAyB*hr~Y+^901I$b*%D_XWlA=i&p+Ds#4G^vNLM zgE&T=rT<7Qh}cHfflgmbq3;I?zex$-Z`^^;0my+N$$oZUTOovxgd9OXa>bLc%69xY zb%Zo@e&7Wq?g%mHEKvMByE2#)X3$3hrL#3RM)-aPpK8_x#|W5+vHL7z_;msfe=aW2 zkCDbP?#Bog8>jz53k5cm&(ka2$qC$@96El1L_+@oU{2TI&uP5WQs`TKI96yCq`rz zp3f96Es(`WB92f#a%C?n8&F3`L+1yo^tmI1s58oU;HcMZX(u{%NjGkcZXDy*29Mnv z!-&-a5ef7?k4fr8XLps*6Iv4VBWJRGvnwj2&iH7vMBM(!-|$@}z7+BUk@rLucCu8w z+|46t==_1Z3Hdw{qs~Y#IQnS7l%~#K{>(Fk=)Y!N;PZ&|A7*S_Y_>LykB@{_1o;S- z@z+PL$(&(loUP3|0>%iRjAGPTf8*(=ro070=*~e~GYkF)KMjiSH_qUg07C?eQt7?d z*(CfqjhE8U`NJI|G3qR*t*@B1yT1}DBMSlwfSQjyhY0n9blEcw!SSg)Mx7BJv*!r$ z>*&5gTQfrhmHX^)$ov+g&InnbDcbI-Iea9v9Oy?bs%!Udj5_0^&GK+NlfOHMFYu|5 zA7FFJ<6cIc@zG{|xYZ{~7M^8^VP{OJPioJM5b^^|3C|std0GfRhx$PpJO9ZGX=2n_ zek0v`FzO7^&GHbj0ey~eev46O1O?Lv-2?P`tpy${2S>9J^enxQ;$-Ye6&rk@69016JES zzqQEu*4aP2?MsY1iw*E!mT~qvB?TeW586`aTY0!C#mR%T1m^@O)R+Y`KfTRw8SySbDWMxZM~3!QI&c z$QATQUiqHN3d|LTmOtOS0<7>ow}QgxTPtAObkT+Wbte=qhkOBn?DY|lVHCz)zMyEi z^My2U{&4Oug1(S1bU*T`kNQF$IAdUuBTbMOIhHpfCSGt9Tc?ulRd9SH;tBeZ^MLR; zm=ya!d2?wsqvLj@{r=0R-|@}b5ChJL1)hUsFiDkx0_W125%|ZCAHVR-7JMW$qnlf# zDuI+Z4{7480=ciom^0$gR}Y%tW>DJPxmnAgZ%zE++^jkeEqUfMIueNN=+B_AxtG`Y z#;rUo``pWdH*h09#~4&Eo4WXSh!JO`l-Z-+=pk7S`rp_r68FCmfdUV0v;^At12=)j zzvqvvW@2T{oxYYp-|Iu@MKd--%bmGC*WV_r!`RGTv|=f-Tuh$ zfB4}GuYH<_7<0CB-J9XD17*&oHKXwJ_c)A5SDX-Zp0H3nXOdbU4VzjBecOYgj}PM( zJ@a8w&2(ljJt%JOhjBKk^noRT&%`Zy=K3T7PYyW_N}D@*ErY)8KFoBy_hKL#kOM{b zI@5LUn$JVao%t_>1+H&s*6fOyFu{;{PFphr__6Vm_>k8u3%iSV?m?LR$WO`x|9T!e@|{I&*#ak=z9AP}0!i z=UaJ_BB7Lbh(Ty<(XItz*ks>Yk&B^)&ipr;kBrqSqoldFK{i*Yf9k8z7cruf)wmj6!36`<4w_>db9`u=e`MXcM-BlIH$LHv8$@ANg=z5yOvc zGD=*Z1cclO)Dc?#e5()WVqniXLSM5eaDB!IP5;qIDNUhqk0hTfV-y-lb4I4GY-&2P zGPKm0|3-1ajm~=); zx!6Dw8}(e-QfF=h`3TGD5A2HVxwK|}q~!D+BZT|_%LeyTN};i4WMc+QmV8GO!_aau z^K~9yPm4502(1V(zzoEpmb6DsaCaMXgcd;GI)apDawEhrwEoD`+imIBKrwV_%?uLU z=E-dk!_ZjPuC<2cl3VP|9Rcgo^^x(-Cb`%R+w;%@=vy1eMSPA8LXOb=$ZP9CG4zne z&{(i|XpdPsKzStx2jHhexIcO|wA7i~Ko$gcR2Z)YGe2ngbHD~p@y!sU(DEbM*{eZ$ za~ITTYswFB{*6a&F$xXzGUMQ*8sV)g4jNkO%#DD>(fN@yGHUtrtr4*7O+567QE2&* z=TYWr3r->QkcQA-KYe@|-ah{9IBSeVgTKtknTR3uE%SO&Xu&hLgQQf?Zy=TUf?K!` zgE&KJO%Aq!y^JV#X+}I=ej~91_C{2mw5H^#9lkhr!1J~B_h=s~oI*%YW~J^hBIfzP zM<$5_*=axA#7=*yw5EP39D)J{gy{9B{2zG{IQ9B-Wf+w@x3f}dP3imb`?ufxf&0T4 z!qFoF+64h+v4bqGl|x{Y9{8PV2W;+MAGv-fEq}%X%=Je@6BBoc5RKL!DRw}#gl;ho zOKJ3&rqN%;4xb%6gn%^Gt_2(O4P+N|w=+Y_pZRc;TOzP)5Hpwy0%yQq^mjMfS`vM0 zh3`LM`lW%=7z5JK_dGMXn;iZ~fplrjxPuC$DY!8Nq(=nJGg7ZQj?INm=s|IVz6TrU zxa~nHO5+_E;?X0vw=)(Wd8-(7&5UEpqsKIle&97Z-hUw+J<0$SeQ+QUEUQn}gs%Vc zINCW1IEHAnxS0G8owvO%Z=6R8qf2XM^nLYM`52<#lqZ}mbymErf>EAGo07)jTT8elONI%SA;!wFn^4}Xvt|j7i?<< z#n9aVZsGLpuS9N?`LLW9xaH* z1(eAc>ap-=Ke1B?Z7Ps-o8d&dHon=#TM2YG_F66-=su?sbd2F?_{OvQDtQb~kC@7G zTY<;woc|bOcpCPaulIvz>$+MB-FIKwH&&-;XN>V_41yUWP|a&D0>tQ`-jN2>kJWSD zSedlw!x~idnIs_Y?_;4wnovJhFSdvwYPkdLI!k75ki(Fqo9-4_-@C`^xkn4CoyiaV zhb)fvpSd;}`lx@j$ogL2=J`iUsvUipUeGDUzSe)?*Cce*Rx_mr^m$8fj9ep4I>Xad z-)vV8O0Gw3&FORP+w3xE|COx)_I?uG&IVnhW`Oly8eKo|4m)4nLg;z~Tb1}0YY_CA zLj92zP?y$J|Lx9Q6JxA^8ov7+e|invmBOF})MJaX@5dkB8RMZ}3$UquC(#F^75}j7 zheGRa{b*5kK%W=;wE&yy6Z>l9jO<^XVo_?{>uWY00e#;379-k->R)xs)_*C{MvX@@ zKEO2_+&yAMTjZT7+ricjiC>fHFI`p*d6eTxYOD%`xOF8E-V2MH ze!N$()lJ9wJi?8qH;l!6?-H>yrz7rql zrFfU~D&X#%x5eH8eXe;UvDGB-`*dDpx=n75!f(0SteR2-`nO&Zs;!$+ z?_OVa?fB~LEL#HZ$V29U%cDz2i^1=^Z*f9{7z~%*V+?kpFub&;2H)~VPix|?o{({o zx90MgZ@>@hk4AcLpa(;6k4^n4Ze3_&r@kjzlU-U7B8*I?&BvU zrw|sOu(PA*i6)B0OKVc!L{F|wAtpXaPK_PvniPk3_H7~gz3<|92VFR(mW}iAC&y2& zoR!TPOp3#Med&b*$B_Bl(%ud3>$^^I+tSZTX?U;i7x>4_{a1Op87f>K;;QSs0_urh zag|(n*vBoU)qM2czJs&tm|8N<^&z~WSKCZV!@K@#8F@$_AAcXA_=JZ~(T=3q* z`tz)EU_&Id0mnXRxz0V={EECALMGxo8sFU^654=^J`k0%gEYr7Cd$T3Yi1&O>`wA~ zLTDM-LBa@hj8HT_rO~*QZt^%FhQ{^Ep|kt6{QJzWOiIDK86eHZzsi+EGyyaP;dq-J ztq!41vD?DM6Rs?cy#sAh0N($~#xrg`6_4|BM{QX+cU1JmOI|gG*#WAlrQ-MUoTGbF zi^2o)Op<0&{N43l3&n5cy*no#CzvhbVXr3}sub5mi?>T_W(JTP61zQPYC$;fJxOt0 zr>OgDzNa7p#|Qz~(OK@W;SxpQau}@YxLXrEoGjxMBj8{X^>4gp5lXTMyIJM=ILhf!BY0>xX5SEu;xSzJbo9pY0@Ejzv8ua?IYXk-f#jKN3aAS$5ypqcJ z?pMG4`R^Z)P^^n75xe1LfOuXY^XEt411-}2mIT=q;k7QaC5L;F4$@Zhv%X=#@xOfc zPmdq=b^imMXIr9uug*aHNhx+`zLss@sQdg$)H#cMi?qM3Z$|G``d9_Vq=nq^-aGa2 z@$cRoP6n7-*JAvMmTZ^SxW2~^$FMloZFbJz?mdjXDxIMSySHxR5VzJ9b&hpgp#5!q zux_PK8Fr_yCEGE5+`28%=K3Uqj4O3Dg0Q};5WCmc@QE9Jj~_lc+M2YIqYZ%+?#)(h zQzeeNMhmuY#C`ts$%`IZn(fGw8|1Fw%a+zmw1~U3W?X|`j4Nol3gR4f$nw2jqq3U^ zt={fUn{|y(&hwp9%d)vXIfTmwp5p6HT?@5uY>R=%*VL9{b8Uk3E^T_r#t!=ue@D!cBDoAwK5*D4oIM*J3Ti@;f{I&IAazDkT+TI0rj{2&F7ESkbm z`-nU_w?qpvap?!um-P+5AQP{nMHEUvjIA}IQQXn-ibnCY6xAoK@&5b#N%hgm1v%sT zTYLaw+Cy=V=(7d4c+-T+i|-~RSU%-Z|B#im`l(!=9!w(@!7}0WlS^q$_a7gDZH+e< z=w954JFc0+mTTWmFM4q+b&<};bvO* zU0UN-e*ExoEFAKXx@OT_yNDaBsD-mmf|5!{U&uvjeP)51Y0Yh)J|1|Y0UlUgVXuD`?GqwYPEHkQN0WQJ+E_KiC9o&#p&ev`li zXtQp(n8fxTT|ru|9nr@}pIh@??Z+hruw2)m*qrZ-C5820&O2aTzPhVuv+%p`puJ#_um`kB5>AeKnE(@@iF`r$s-S;18T0z@(?xSd1Zu_f# z^-cf5x;!{=!FI3i3=Rg11?9{O>%DAr_3(n{w(#4TTg19o$*ir2mNPF*U(Po$w>TB4 zad<=*4waj+ zs^1yWXV+b2+P%JT;#Gq-r#(FYkX>sI=xceJ4UrvKo(^iYb_h(~(QS4VxLtpUGL zhu(9}4a@a7A$?v7%~U;_v&>=hX7fE%SDK7oq!t zlzAcPHtJK--HpDMf8XeXb?K?sxkcV-bu_9CVeZ2P+ba%bi;_sW@ z!{~D^BAHzVUXMQff3KO@MpYDo&u#tpjXqeH)|<#l{z&in>Zord5cp|b=j!a)CE$MV z*&_tA)_M2VO-EJEJqB|Ofy*gi$GX%z+UoCn>++*?a}1A9*q3p66p%~lQ8j38 z(AgZ)kdyXgTiI5C2RzuzYP5CVj)Acid-Y!>kggzURF3}R#~|h)E64u$C9pCu-Fzf2 zJeMU-49xQyQCM!}RsBa-koE%ffPuZlMvRursrpy{+3=L|@;S-NWs31K8$o1_^x#XN zH85r7^3+9U4G{zL)J6=MOX12(o;5IK=5v~vL!QGF+F|M<8{OBs3QTd&!p| zH?M-M%D~h`+Dh;n7ZC%~{qGXQ=2eho3=Ff7DY~@gmN;hvETuHnP>GjbV1Bj1;@*_r%fp7FjK4}Ab&$3o{6-!;7|&*K0|&Xe1X)xd<>pJ0n-_uHgM;W? z4a_{4qVpw*&c(n^|HblHzC7w6zkr-O``{&r&c(pggDE3Yz#x;`I3j{C?Me@Fi6j34dw#r8j_^v;=#`0 zk|hYxCDDQWZRtUC|H486dTGrWm?k=wAU~J>b)n1|=n4+CT#{$=^eC-=+Fc(N2 zBni;Pz)qqAkM4y8$`k{9Pz-E?Ecg!bU~SDAm?k=wAVL>;U`|9Hbr6h)$|?Z^JBf}Z z$k4U_n1d)SZ&STXlA()%okWM68>xP)GXmxOI30nsW_(FvbXkLGqC+lQ`2Q!5I!K~s z{A5We+~8Am5Ti?wK>Lqkbh!nv`q_aI=p;IpC`lKACkfuI2UC*1w0EiB2owX;V;oBq zq=P0=4_0K}IY=I)Uo4YlX{Id_U6h=6K~|opqwd}j7!0y7#Q;*u3^>;P zN7oP}y|N?F%VY(Ky7b_6(PS0H(DL&oNz}!_eEbD@y2`uCENl!&dAd}TX8X@e6a{%Y zGID&1raXN~@^tZFFVz+#>T)LQ8iDqPdub#=R+6ZTfq5n?%G0reaCy{0@;n_^X>t#a z@^o_|q3%B#WF>jJ7}&{V;Z?eNFgx2MKqFy*8f2{|Rf+8(F>q;3WwQ81&)D3B<$+8W zc_s$L1LWZ!YNkctWKQI- zv=qIx#`TE<(?r%9!|5YD@_EUHfrTrrLocmyb<%rI9&3%!bk%qDo;gvzQkY&^v-;=? zw+3-Kw%yMO@U0R^{UeFf#k@3)wFY6jFOMxBYaXWKx<04>ViA@VXb(lN6sDKfoPnJ@ z+Zx2_7zcPhw#+Z~_QI7`p_kUUKp1%D{TGDkuo#y|Vfvbf>8OV1^K%fUW5hcGse>e8 zI%XIMbb2thfM6bep(GQdt_sfEO-O0Y8JI>`YY?Vmo_yuWD|sx!TJta+CEbpJV|iXI zG>$+PVXgU6bO_`I4&rn%Fz|s!2)0^zr8vE`<_t_(;TnYL(tp4QMV<{1kX`5_{8d}y z^29;B2rCHFMIgI_e5EkGv}Of529B*EVqip9B?PopzDytU;Kr0?!$6tNM?wAxW4nQ;btMx(0DNPF~6}rqY9U z4x~ltYZ9l6fhlRg%i=K)hCD2+MV?{RD~0K$HD_RlG^|0GuKjlz*d`GuOka~QT@37y zhBb)OF-1!;iuT}Y>IPPd(@Sf-2VvlaKEtpE%hFZemF2MGkCvscd6mr~&mcNQo{g|5Nni6M9S4iKfrBI+d*#>qX8Vtl^fgJ+#lRkB2-c=c;V7$% zTPaH~t?>m!49pYJ!OC^#7Rm$C+;v$<} zfGJ8}lPF#6OOI2oL6DAVh^wPXtUO0Y4w(lCL5}YB9_1iOj4sx7PJ6CFkd75~h6{^z zs~n{g^Dcl%a&)mS&u|1Ox~ePDX|0a>MjoQ0o|0O33qo`(_%qV=ZSTP*B!N|0<8z-_ z*Ga%&P=*o+;vGl_i@w8zFB^sEr8TZktV`1yTM(hEx-v`LNBdxdD4AO_F#)4 z^hqa|5}h7q?cJ~|?(>tSHLH&X2OBb@kqj@g4A=16D)Tb;*pembFz-r}8(R#a%T3VF zsoAQd2z}GmRPW)W3wPciLN~oX=`)G7jq>x- z8rLV*<-HfA=g2fZ)!CVkR-$itc)mJ$gDrZCyW};>%v_B=%FefZDLV8y){S`w2-pmq zAq(#?nd57la`J9+Nz!vMFU@OgIQSY_I8@$QBQ;m{rQVTe=c|)8z-y9mf#(5Uo4DF2 zJ1?zq_mJtuNxW=9dJYCVBequq+r-O8>3M053lsy>yv7z}=NNZ#kz-+A|nvA*%3(Bk0d)U0=WkV>A4sfDeBULHhfV|-g$76o{NDg+~0!iT>9@S z!?c;n4VEXdskY_}?7;mk$j)U1a)E4Tz9reY7}$aPTaccMKrC}=;Mtts*eE?Ot??cd z1JlIS7G&ot@61dtHb78H-i^OJJ71l=&=zFpD)2l2UH2bdLz3)V4D4jqwje#nOg@A6 z6%RJ24>n5AOKZ-+G;_5D**O-9=lEMpVr`@BytKyUN&h*ip)JVHCG~t&%3C(GQFdNh zvjTaLir6@^hJZH9?QLq{)gTR|{PdGFCQR+68Kb-gr9kf2Nd zA>&XMV7tqt@1bu=gf8Z#A@m*u=OYeu+9^jbtyzJNfkQ4bBCm3VFvDW zUnhdzV>Eq4vStR}*nvKW+3Z1NMD|&j(i#^i2Bsl2hGon@PI<6gEswJFU0dVwr2m{4 zb&s+15qmi8KkPsnfi%X-SE558U*lply%-n{EC!xzj74esuC4JN6a!OKDF0r7gOvWe z4og(>*d}Dpv-I6Tg?o&pKl@KcVBLSzL6R(8MxcWV;n|@c1Ub;-I@q-gvz-GmB#8%W zYtFzF749*XJ|f*;u1-YzM~(q*4c`;W5pJ%6n`1o9pX z(sU8{g#C7(Noo3?tV9(#62Qts28vmcCP#URvYh4<3AYyQCmXmne`6q-#jN z5*-2^1BYB>#1yT&B;;+zH-ox%O4Cbgya&a=e3uks=`sU~ybT$?S{`NTd!D5q-YzM| z(q#=P{WrA&X^@p<=`sSnT~d&yW1lH+ZmEmd%R+Wa(@Sf{z`xVFH%^80o_n6?njy}4ABuV<`PteDAnL(5;`jBub{byrTiqiKqN{2o^K?g~? z*q7_0?vWCl|iq~WX@&OnF=~#XR1!MC)*wdan#ptCqF7NTfZ-4&F|NXB&|I1&$ z`@_Hd$N$L(VvMMlWRbi*I8@0ZCFfl?rg?g;(=mArt&jN6uDt5_X45hht?$WO-XA~w z?vKur5+m!iJ{!?cvc4zD`sYug&+EaM(_lHCF(PHswiR-_QuN-~IiJxEK&Mw!Wv?`tQGd`rSYM*Z=&#{O5oC zhhP8tAOGQ}fB%dAzIl(q^=bqTHtm7ckfc4dHPeHl?~Si3vGVk>Iv!Igq}!4-Usr`Z z@QMNU5s`q-GRPH=bsy5eD+$;?e^P~X#y(<56se2-d6KtMt*RDqW@yeSBt)R;eSZLhe_izQa^_9m>%A(U;9( zz0>3GM-Zz^%!d?5QD^r=6ssR;tp4uQXC6VSuKLcifmQEOs(vJ?I(*kToqq(ey3EYT zuao|xD~H1N_}l{D9ccaN5rpb8HFNV)=SV|!$aA97V2QfS&0HW|JJKcUB9Oap46AEc zf89Z_oBZEFv3hCE8JI`)F{obTom6-?h~ZFt-pwv)sQx~9o8BN)7YDvBIjQ@PI!L-i zT?9G?j_u0DgSkNJB1x_;9_+}A5fJfUE{{4$8mmK|!1gKV0}D$JkxFY^pct4Zu3}t$!Y+!-qh$R^-|!B3jt9qpx<>f4 z|0q&F(nwtdas$UW`h+${*5B9QGQI2kQ!1lHIgM#$Z8W$)Y%+psfiasGj`rHE7@@V=hNztYM zy!=oMqfbaCI|At%lE&yFkb7{9qT{J>Pas`Gk`!GG%rjUqggzmS>GU6UkTgPvJUT_= z?Wx#76Q}>=?W%r>J6q!pA|sIJu<)r68643i&qtD8Qy~7Fc*xlr*C+O6IV^lA^wMpm z?v)(JpA+{uTjT1a_jnEqpNj24V8v(eRr-i`;G@!-)yLcyp9)1-Bc|b}zRJ49J@8R! zjq4NZvK$r`y^wQ^QrZAQF6-}Pdyi3bd{jIpu1>7Wb6EIP&^J(Kl1zj+8sgz~CPU`No8VGS^3a zBVC-1-lIz|BCe2kOi0;M>oRPPkLJ8Xtjl{ZNX?N3roG3YIn;^A#K#_dcjW0Sd@8hZ zOh^NBebhG;rDyeV-wkqe(3u&zVBLF|>+SISsCy*2xtQ0H7jq8mI#|^nI@6M8hCvH8vH$7J(B2L49v1u_29O1}}l$4G?bNLGXo;rxO<_yfUSNI2F4uT+OMkcce zwEd@?ydfa?YJLgf*(-c1<|2qAUN2<62onCDt|8hQ??Evz%UN3|)4Y&+Nfurx?c2m$xKChk^h0-~RUY z{e8^~>M>yQ4L><^X{_$ABqyfGir6X=_I8A3uKlLZ{3ibVo+S(MOk@ zG;|kz&ZHi#W;Y5)yC|}1cJyn`i#~r+g*>ti-V84j5&kD}#aP>zE<0)Pt_t~V86@vk zVbzC>ykirQ+uEOf$b-iqdN+PzPliGZ^^-Ju|NK2qEd|lL?LbqK4SCc}(&!!X=$!@l z2SRJjWCS+-N7tG(dKZDt5Dcv_lbvYl9;8m9Kt4VZe*Po^xfciFyAfFTAcOCC%O&e0 zB9Jd7LHI8BLLn<7(~NmX5K5?rB-#7phtJSB8r!8%B~i8@o@40Y5&k_GHyUN1ct zMDN;rOds`+GG84eRt6a-O03oc@dX29j>bIiA+7`j0IfLlU{GJ~}ZELFO*{c>huF zNJDqnm+mWvAalnscrLtl+cB_8b=X&yllb_1{P4kNz94aT)luX=B$4~)PaodY7i8{M zpScuh85FO##H6&wdr$T8(HCUyKn$04k-~iCss~o74%NA^3fASm8zk;BGb0dI-c+lj zzL6yE=sj=l3s$PDzO&rH)C!}YSWs13Q`U8OC&~?KC=XIyQ*W> zrMP`a;&xcqfr&$qw^zMqc>6$kdudHs*P*dP47ZOG^}&DT?UrGx^il6f;&xbl9(Olb!wR*Ft!~> zcH0q1y(3+#E&{oMV|ZPz@0zjBXb+nENbv)ygQWTT$H3#h7+IgR|EN6bA4#$<26pmQ zL$Fv~M<5kQL#rfDF9NxNV+?(g8Ssp)?1i&tpc5pZUNsFQLrADC;jIwaY2SIMRUCWSdcX)8F~@O zJvfNbr7|2;Obu*{7e)o=L?#?mK= z0jWI7(noDg8Tii*O&Vh`UCV}nh;#gkuz_%hfw2 zN?6P(%2COAHv-c)^P;M5lA=eX|gUo$XAkJEjp$Sj>4APY(N!E*r z`AQOG>zLTMK+4ufZB4Eu{36vc$ks8jIRdGZq}e)5%+Z&;5L_)v&NPFG%@IhQBwdd# z0{Kc3r0ba2_(aXFf?vioT^E6TB?;1X5s1~KtR!}+qZR36ny!mLzLEs#x(Z~$0;TJ6 zGjTO=BGC*#0wvc7SD$jmpa`VlmXh=?qE7R5=|R4d1o^rM#IjvXY!gRH(tCm8I@xK4 zuOvaft^!XJA2ynyd|fWw$_wNxNszFMK)Pw7gk2Ijd4Y5#nSz8}1hQ=>4j)2FYvR(H zG%?MdMHODxFk%R;Rwc_F-pS~S|1XLuv_m0+6cqkw%%19tQuoua28 zUzgno*T({_Db3fRkIv9j5U< zBYi16^l|?PqIC=?u8*SiDUH^lkI#NVvW_6)dHl}a`y&rYljtv5qmJ2yTQ>;Su~;qW z65W2-(~A=Y>!me5_hIxQh@zt}$kh=-IQr={q$7h#Vjk*MLjy~!g3fq(Y$7h!y zR~LOxq-k)2JhM(lUz)3<|M>WeVRZ=+9evb0k~Qi&{`l+?gzDlSy#MIxk*4bCKR&wz zi8?}*=iNW6jSeVLm*;P)i2No2gW1IyeZjQ@kv-OrGP~HwiURd1S)&f?I`wB$kf+OI zv)BX_eTJvYGd#pQv^C|uPWjmsB!aS0EKyhc z^6?ks>7tL@m#!Xpo<2LPN3cX)^ils%aNcEx@;H5VR^K2^mlAp;m390r<~+hgX?kgm z`v+zhzV-%DIx?*Dbr``ub|SCv5bw>SbQC}G$vKG9MIcy7abG(*Qx;!#fMAY3>K}QCj$2Ksz92(K-iqs^3|;OF%0#C+zwld%rXWKXfph{? zTHX!7JVSTt=cgb-7Xx#BG{DLubmt1RDM-+fC77S5qOF5af<7e)IsybfyOJUo@kdXJKGIly0i z^k!!X-(8*9APCM8Epd6&GvMfHc|0@-Vsk{BTpnFH^3;5Fb{;`!jsTv^qYFo#nXf!B zn1je1`zIz3+kKd^ot8^$(sOBCfbDucOq_`Y+fOc!Z9K5Yu0I-a4H_2AL12#EJD0~? z16$api*5y`Pq61>?POb15sGSa?t{2YES?M_eECjX96Yv24(7r953+ zO;S$(;etr2kK%H9O}hGMWc2Y}s_7|e5X2;|F15S**P^I+m^_8#&;7wf@a;3OkG_cuqY(qUpG`qjktwRf4k znLuexjzN9~e-5H^=|MzVCB0!TUYRL6FRfXDG(RcJL-kv~;l##L5D!Tk^~XDMEkS{X=VDHN9Yj9R}zf=P!D3a#0AoDE6>m& zkgp^`h%UQLE|5A&5~7z>2VY5ocfHGQoeQK+lIQ5i#qcdj5Tr}Cg9@Y|ea?e)2;?hC zkfckthzq3QR-U9oAYVy>C>_Mj5lEdRkJ2HKuOva1F4;=ngVag#EFA**N)m+WlI`UJ zsgvYkIt22SBuLXyTgrn4O4Da;O$G}SUrB;MT?Eo_ivsmI57g0vd?g72brDDdRtnVT zJWz)~zLErix(Z|=KLzTuwkAzH^OYn>)I}iHud*kxnOkD-CjXP!PbDpWA2l+~Ze>oCvslYSjAFYWgRG;%u9Rm4E60A)Z zf!D41Rq{yrc{c|0R2>5ON)oJ1SAi`3MsIze^H?1M`AUNID{A8FO4llZNxAx*=jss1 zSCSxC*B(5bq)Gu(u0H3vIt22SBnZ}JUyK+^=Rtd+;Y{y+FRj^WhOZ=1vMxtYuH1|{ zdN)(DURvVhGb-|JwJO)F5eE@ud+43HV&`nAY0e|yV5dtj;3&Z&ck)*#@RUt*OA0tuFOH(TB)M_1R0PW?GS6T9f){2(tv~y6U^`pfcWz z!%Fb3*1DxNsgFi5@``fAdu8-p`;fiT$2RLYV_JXpesF4(wgi) z8ox*-N>m^754n4h*;iVV`e^uq(~R|(oY@)ih@>IaKkTbI@`gIoms>qByKug~1o=8< z+ZUQMa1&2cGkJNyj+gD|{3o>vl_i}16M+B>rT@&i@`VES(wed_1o8nG1ngL4ogQS# zEGb~Be)hcsLm-W=@b+8%DW?Y!kT?RVhx~$)bleL=H|lcJeDz~Jg$Piu`>_VI0^?;F z{Czh^YiriVd=Uu}cIiSo2q|G-@^$I3F<(W3gk1(97f4r;JYk1Gx({B0gk26FQxj9d zE-wI711IDqe4Y*xb`^N8bEDaV$a^Pb4CYJI(Svjwg1ffr-})^lp#rIsD0j~~3C(6L zLBfvhz;dNJY!md=4w(eJLF&j0c}S@s zC4EQzBhS{oH(Zw(TfgKjt!b%qqxTU-<0KMuxH#BTAyB8t@3G#GoMlT9tGi-AAHd!{3I2}Xp)5n+L?c>j^d~XR7b&-fzR`!{jxxHbb z)#;@*)rF@-egno5r0Uo_(te~+eMv&~s~^AcehhMTk;wXyV)Z4D)wLhL{MqZr&^j`L zV!iHBvPn0})|Vt(M@Rnn{o8N;K!;-tu75)zb(uU|SA||LhGH$b4qtl_n`k_L_`0o4 z^1;NdlYIT`#m}@CV}N}GkS+@MMj-|4OCGRGFMf7=@IH+B%B2ta;$gB&GezveDsoG+=<|9ov@4NE1te_UHEgwWH)ZVdrbk90 zdhqe!9T;?z5>f9+*A3OuLJ9klChU;s^q))ECH4C8-LHQ8^WQ)4f0d~aZE)dV|N0;Q z;irH9iw-a>olTtOq$ZF~ny-7EH9Ts*63g_;SJ=aVa^W$VPSPCReYtQ6a&$dxLXPV! zl%to{xTosT*_m%GgB)E-HF0P`bLERn$c-JEf$vxoTWHFY7p+9^vaxM_`hBX-yUAr~ z(YYf~f93_0?Yg7Dyc5`B^m~Ec8SAC3OLqif9gzr8?XXKOv9?2yn}bQ$U-{J^fBGMP zmp1ATX>R`RT*bQtxw-yIav#1-C&XWq++21YPG#W|L+3Vz8s^>|+B$S@O#2l)=4zrG z1?2r`YZisu(f0c6_K|JOKWysqG>}^wZYQnQ(WLP48z`P zSfuu<@&|ZZ>MKZKREEGgRx;j7tI-xS1f73z04t(U4Z)7=;{F1vFdHh#H4+pB;s%0{ zKq=wE?4uJ?zfiA=%uSbZbL#t*Aba{1o5NfciTC3z>k;lF;cHue?g>PKl?qfS-U)0` z`Rzz?AGuyzKJEw02(y0!)ATp(5koJu)QExZYes694@ z#!F-=gs}EkMd1C9%zDGV?tkEc?;0cHm%gpl$F|sOnv1JGKA*(6_@xj1XQ}u~sd#BM z&U-sZj$!foFNVc0edxbRABEy;8j7nv-hV+VF4cmVlVqZr%-NPz@pm@>(@^{q0u;6} zT!Ty;P9`^Ms611Vyiz1yS~K?jObc` zy){^E4ruG>W9iv7jlv%YGU)Ud1L2e8d$841`>y81%}P;tX-)N?bFO}kv2c0&WVx~_ zhxK1d!&hxh>2pqAuZRvK{(&IuWnb$b3cfr4NaOIw;n_E~*}yX4=%edLnulY4_5?ON z4j$yn0F<*$WrDE_93|pwy3+iCBVXJ@VoZF3qrZC4jzCJq*EAJ>c-VQ3QE_>o#Suui zA`qVY9}#y@|0jGmJOxw!No zM!q_UeSvzVV7#=ZX2H=5V}eXvoa9Qn>~?gG z26y-f&ha?{V>=SKlH7?Y0yl#iR|VtULfqo=`w@uOx4Db7jGWKXl9G`tF-6~Q_0dZ6 zwWZ|&ecn18N9NDlg6)2Z67w}p%pZ8#n%g&s%;n_5WnY`|pu~Jl6LVx_Jp0BRMC^;S zhuGIXk+afT^U|7f;MI!~g2m?8{&0OX%xdxZ{rFp*_c^yX>afvz^U|6V=&T`|(slDGXO6~RWQL!V9yF8mMhnhMtNCicNu1r> z)^c=5AolfAU9JLG6RB>r7A!f(_DpWSC<09&xY3gH(wYoIqzG*sz|u{IPjX9K`F0KBaI^op?9+b;BOC$LpmvH3WChM}mAE;XBP+ zZj`T=)|^0Rzq!Q#`-t3^+<~z}&tPAS-6&u$tvP{CPG*Y{_7P4zU%B(yMq8AyZ+XJL zdrlHV>_y;-U?=M&6tQo4#J+pMOpLLQ$Y4v+>V^})gMIg4ql~?@=1lAbGeO8MH-i9{ zsTbRK4>rZ=?Uuc?rUV|I7Y8XjcJ?zOE)}?#J@JN#n@ls>niJ@GaSXGIiDjkRu*a;b z$To`EOKVP`w-m=X`-tk0*HUbwEy~%qG-vd$H}H%02*7)*n92y|^6 z%4=0!IM|35Kw(}Vq>lu1_ixa|#`diMX1T*^6$fI==irTj{YJUgGrm3SXhT2DD zz~p%=@nd^pcvGg{^WJe#}l%z>J^zm(R6tsgsAW^4l@oL8)1?^iJwExMASA(1#vxeMHr}{R#ZKpT7 zZ)wgBea`p`Eh7_34PW-PE3pFgZW2sm_77a{!zbw=W(Vk!clD$LtF#BD>|2_$|M+h| z|Mb_tcoJh7V96a}xT=lqT^t)F?WHv{QA^bxz2j%Y>`|@i&Pt4hWWj%01lm0bCGA_9 zv_l|&y<`iLc4Tl~qtJ#5l(cVY(*D(h5JAw6Rah=h)efw-#T2w}Y0&=Fn`MHWUCyE) z6RY~FS%z}TQE_n-LcFZ!g{&}OEy|ku01efG;eK7|SeHc{Qe~ZnZQ_Q|; zYf>M*NpTBSp{u?#zrWZ}kW%(7P1(O9_s#n+wu;D(7_(sMze*pCv(l6u`sj_fNEn7D zKq(HSgo#r2Elt@`95`|Z2~u{%P4w}hjbirFni_y8b9Ds9Jj8qOV56M9v?c}4v<_GD zRFO4Kuf)Gx*ak8bv`cEF`syvC!7CF!#q6au zE09itdl0i@R&xY0I-Qdl9;7b32QfQN{Lsrtw-oA~r@8D3K~? zQgzYjPAPk7&FOQ(z&%FU<)jQ4C%9X6qvB2(duh$dbE3dK$k^dX&)bMbiL$B+_+3f6 z5#&q+a_AM4eTj7q0g}t0$VAoR_1j_mF}hZ0)(l6WtmSfd7Iv)mb&*{;dN+}_bp2Kz zVhtMW%57)WlIF;ht4*%sK$G-eZG|XIm+6?iakW#JURsT9Z-3<=?F<_USki!bTI?(Kz6aoo`&fdCj61GJqXif&%v&jmpkEzpJ{8x z!gyuFvv4e;(t&(#di55)W*`UMK?d?Uo!Ga~b|vQBIB7Y0U?4jg*j3f{HsRE*Kn!Fan6>QO(We8McA&&fy}l-zy4UADCbzfj+z}{o4~-lZnD+vk{l>jO z3}mMVLkmVhdFSqVmh4wOkYm`q0)qBZt({`?(rQNE?ax#oNV6Dwkeka$0m0TO*NfYeu0=c|3%Vaq|g*(zAM54>;9^Xv@)^@rD(U7P;>V$Gh>?BJ*2AJe;$bdyB~( zeTazUfd(~$eQ{vdE7^N}S$~kC9KLk7nA{PFrG(a$?0PACFR)oI?mKWnx`w5@c4g;g z$T_w(SM!;m zh2)MtNrnI=X$RUD?sg^Py}tCC;kig#jqd3K*#-qseN_yvWW3jxb&;>wv(o|CGIB>B zrp9^z))Q5bj(1-<&)x5|4!yJ*=eQjuGK_hQ9E9VNwxxbX;rO10<5(~Tn)lv=bR6!u zU_YYcq`w_@Z)vz=P5BDu?&1wLwWSQa8*MEazqJGK+{m|#Ee`ht!VVx&ub+7h6oufu zz_dGHKIW;dmWMk6g}`1R9$C19CFk;$E7Cp;#n>qeFRdAWfE{>#EQrE2eqzfGgp>G5 zTT}WFKk+~|cJKNmocTP!K9B@YTVn1Q6NB=C!NXxP`8$3;`&#aF=_I}E6BXn4rejKB*VD2Lt9J!4QpZps6TVC&Y%~pccZPn zcKvp=ec-+#=VvyThdKfgYdCh0RiGD`UK?Ns9;~;N+Yu<+vFn7Gvh&6c&F;bZ3WnPA zgoQn4wkyl-e`b?>y0yb6=a|$UB;0ad8OumnqV3v63HP2R-0!1P7qQ0(H?RrLIuvvw z$Mk9=v}NPm2>1qc>o<0Dly28b@y-No{rIg3@MwmI02OkZrPS4jb>a0JuP8|gcCRn* z3C>e*dkeEYdDn|pTMu7i)#4ybnAYSMR=Y}yu=jMWxEg>4AV&;h3jjk10(n)bICddq zDk`nUsJ8>eeX|R@b^HV7Q``U(*vhL4Rs#LX3y$_7a_=i}bqsEGb$iL zyZxCD=UDxrAlrQD8~WhuMW5Nu9LlMCeOW({M@Q(2aJ0zU6NrffeN_Y+f_NyW?gch0 z#BB%Sw45`Fn^nQl2ikiDz@x@q^)QLC>dD?^X(PCU((2M`jC=blahD~xLJU?<-LE{S z%Y)+T(wfot;jE}fkXECvy0*eo9|Lr_S-YMBZu<{sQu!!piM2CIkd40dm2FZpNm zGG9S|VM==bN*VQ?FQjSp!+T-#2;yoaMy{V(3sg|u32gE8tr^~(Lk)+5Y%}1ZX1F>~ zId!kESt;)Id9!g#tUZ0N1OC-+`cO{Y>&xz@Kb%s)qb1g!zL$L)eQf`5wD9`2|2~}k z&CvpDM;{>JHU5~J1q;8CYQ4VFjAB_5dMh*w#qF;YH{-K$3#`4L`5Gp*Kw9{HwCp+{ z(6d9V@LR8)z0w*sD|FDp@6u|#_g3J$bH4M4)qPK9oHQLsmy4EN-|KVEcOFWy%`f!~ z+>XF{xzOV8U+|S{wo^#mjpG(w-~P&nmlis(?}&uh7!BOflu>sATXKCX@ZF0&TUzay z0kd|kuQo#vRLeH=bcTAc(E{(I1=qK~Qp~`ola^L{Khp$HRal{nx;H~Mc#>PJY1-_qgprM0bw9W;fwph zyz+jQq#u-2m)49xVTTk)98pw_fsCxQ4rE2?^+1lIYWd2U?LSPJ??F*@Y0do1hgYkA zL{YU2WHwMJsy@=F8UvZnCkax0Rk+y`4Tm!7ZbEL!_5FN@)ae_;R!57goe2-2!fTv# z4;mgpQY~>d9Ve7jA8ir$?a!2P!Y8~Ssg|F~#|hnUx8(X>ARZ@h1jd#OwFC1sh1A_Z zY0-5+AZ8RgP+DH?3=}aj?Lmdqy}b*C4@GJ5Yh_ zILDDD*zevA6GvO7?ew68P`n3e2C6ODzBRFgQ1q195hU2sgVp^K^@M@~fymBSzjFD5 zr5==EAL$zH2kNHygc3y9vKOd+=9OEZ2>Zw*Y@E|~1U63bje)`ivb%7O7HWqE3OxpQ zv@F{ZC~L;^MU9TKA2EupnYODy%wA`5P>x+%&3bnGGi9LgDKEyc^$jmBkj79g+71Zx zm_UoPzh#Hs)o_(OIUjzu=6aB)XYeT@-R4t{K#8HqlqYxH_vz@f)qM4~2W3uXCdQ|l zTWcMG$S*IIiS3k!uQZgx`-)7Q)D9#ki?61$P&gFBW)ys?f!dzH_GgwU4}VW;?9SGl z9r&D#PsJ7uJ*aPcu(3mIPay>z)DDWWn-~RWvYTS;+uK!K5PwgCsI%4l>|22-NMOM>zSQ`H(}A*fBlD_J=++)~ z#8+bOAl2*Gf4;tQxdXf79AC|DDIU1r*cm4=caWdS1&Sl|1G#aJTQj^n_yfbc@d?Kc z8q1!AKW4jvzb8ka&eqg8K`hHESMaG=3?=CWgek?ua!#?HP@+&9CwQnG7}SQgX1Tbv zgS=kH2TG7?>(68(S^0H0P|{TU;gr_kw>D1U3=|c3o)_I-=SA`NB!)U$GXv$_IaiEN zHBR9Ol&8bhVIw!FjW2#hTnY6s?OinKddYeDyY58~J+5AtBQNU*IYX0E14yBFB_ z$E`qdHQs|Q-F8fjIqgZ4^`ho_PL7gobArTN_l%k%8bh_D`}SwbdzjA8Y@8zcGq31E znRaJ~mUQ0=d>;^!kjyrEAQnW)NWPeK-Gd|%g|9aL5fJEwKheT$m>AP{S-jhnDg?#+ zK`yJjZrrGr9(Hp%zMA!i2OO3Ul(rDt8z}NKFNb|)wsG$c4WhI)vo_*n14G;R?agv=JK7$TxAzR9Z7Z;H2ZpvGFz*fsMyS6A(Kg1& z%MR^veh3P>19AYBHJ^5nf!|F_={w5B4*X{Z(RTMUFM$kguWxCz4ba1?lkuh4mI67i z8T3_Vr4F~@BeBInXcqE6I<>8KgRS_wvx2r}eExwKx4F|J?+}S1r{Heq(-R@U~tp#pXsBk%q5+JeROZ#^6Y>o^29E5)rH{=~~g@ukKi0v)JV&(+Qv#Mjmg=G{f8px%(i z*N@2ylY;oV68Hko5J=sj#o4!J_;8o5mSH<~K#sdULs{D)h_Ab^T%(QQYuxeBkh|joP+d&-^_QIaL^=?gkrE2G$1u>1vDHDpa^^M7W2X3fmUu0# zSu@aqjO%eiKU2)`{F$#uGa!(`>(ZJN=-Q$23C9j9koF+kOyF{+`e#SR3GYDs!;vkW z=mTtcjgxc57+8h&T3Rz5h+F#TUSeqZwbOqXsNYEU4MB7*UqP*J`IRP{Hc)h3S~I`$ zfvd^*bP{CO`ZLc1iso7ibU0fvN^3@-Tqy1cjBTyqPtG`D0o0JL(Z)DomFVbz#v{CO zf;V}Q^$`o}d9iBU#z~-%GvG(g2>o=JtgpA5*MXAj(wectW5MAlmhBsY$=sV3!jD{xE3><*~r0ME`py)ogojdVTS*YwD)VZWI3`t z-v#;(mwIbxP{#iV1`1AYjRZwXnfKgGp@->*Lb`N`(UgWk4K?3>mYGNFZSKA-!|cw3 zpxf)7oh#hj+|BLh=FTV0Ah;H1zyejqiP=pI6kM0qj2++%^dt-}v8~(vP&nNNi9?I5Z~FJ|HIsXL^(^{3Gb5`*>F z5coZJXgT$F>_FWCP`BSR;ntygjD+mK-J#{wzCi8{3a9&l(nL zdH>O!L`$m!`n<`cMbu9JArhRCMJ{t@2Q-HuokqCEuE1Ldc5V3Cnj0n#NE=#2{k_jT zm#)PwU91{=#rdT4IC0>{&?0J2ApGpgotS3^A%$+NTU;F&DBg}P$gDB<&q$n=#lIu2 zL(8b0&(vQzFTgiX!{9TiKeV{|_A?)gYlmii_>RDtO{`c~k#&53b> z$Qm&3x&e3Vj)4p

      {qJENVXYg_RMMN_XGbvg+G!d>{|OC(Ra6JNon^%P28VzOI8( z>0Vzp$@HVQ<{({OEf1bN`09BU$JBE}o-7Hyyk?=e?LJ(M?(|+P4U0i=$seWtA{+SUOi8U!Rr1qp91L?B2TMP zLF^2ZSb7Nu9i1Me>7_KTmZ`)M7~4|IdVN*rEd8n<#MSyM*INxX4@q(L(3W2ZW)tUh zPN~*gxr{&kTJ&3S`kCT>JJIe)P z1RN|mJFqK48lt#be&vcWUj_B(CF%}oT>V(Re03043r{~!=U}0FUfH?gY7(~exA^+j z44<6(T>JwuK8FB{Jr{z%r`w1YU*8JEgfj7g(lTpjpkNVr9t`OZUJOBAjl)3ouUr#5 z5=JBh)7I2}bMv+lEwuJN(+aeJPDyp=uPwj6wZrc|I_J1>QD!KHwRRX@H@ah>&;Y9C z*S7+3K!<`2H;x#0)WG zjVcR|nelKzF%_8IOFZyEAl*#h;BQ3W1cA>(mpbEBS;R5OtMymT%=~87*AYme_t(;z zvBPhj4d)1wAKB4~z9-o*^ZLl1zsA<337&4f;T?A-ax(;ZHD*^Xkn(C=U0#3ot-!B; zcJhd05LinO0n-Z}&}0trOzfQr%AublJxNP%@}O^y>jD+PJAe&y+|wti-$yt=ez z^u0T$OGg|a3-up{2`EzOKXbroWDj7kr8T9`A0~}UIP0RE;lAS7?rzN$QF7=ryI;A6 z2?f?;d!6{LH{duOpVfoB8vhx4V-epcZqTm&r8Q#)Tp2)5myB(-wPOW@vCmv?_jVps z#+C;Cl?w-(UEN4|b!p9fr3Ax{8DidmjVld?N6M>9Yet|1!!!*u27xu`$dmXJI|P9> z68O)(mw6v)9VxIbt(njK(KADkSIbu-QBYzWySP$bJ*IiJBssV{VAmX(HIapRZaceY zs?d!wcfe;ZSVqd+Ya;5A^6Ju>Gy@-OL0m1lCL|h*8SL6XarM|%Sl>>XVg|mrMtLf6zVwhEOn0Bz z^6J~qe8)u;+z!EtYFVWbwy4`{e)L)%luh>ne~CZvRl2RKc6v}U5#QP92TQ8uSFp{{ z&(w6m^E0VGw9xwA4&JqNV~eW2&qPdk*}=SVi-E#WL}|^f595b7XQafo(#S-A&k#XS zEx$qyK}q$PCe`oWy>DX>RqJP7DIs%mYg9VNzC_IrMIV+^utFuUhK8Eo2x zvT6Y-xq_n*Exd6yupM*leq8J!!`uv!&zmkr`->~CHQZM37Hx*N+azP_DQ-kqlx zF$^2G;KOi2)WyyZjqJj3{Ajac-0DMA%zX_z(`vLh@+3;ZI8l2K3N>MtL0JvLi?a7AMMwT>n1 zoM#0hcS;17*34KIfpjb*9TgH-O?hUcjhZVeFuQELBaWhTGAbNH0wr5dPSv82mg;Mg zvbTc}Q=Zd*O(f+QSWecQ`=0I%_jOW^ZS3j%2#j$3h^E%g5Nc9P-OeYa)%@t~H$FD! zkpI*Y>+k40Pu1$t;Y*)V>P}zFu5a~y`RH8RGPS_^d-_U@XY2CiLF;}ND6N_P6McM; z1o^cL5;le@zLsaga}z1XFwJF6L41v*;j^l|UoNKLRpDl*g405;or>IY!mN;8E@Y>| zXOgzO+8HJIOl}3XR!nWB_3bE@lp;;-LU(OYM;}J(wcZYzTc|+C)Z*&D7>_qU%k~Q(H(pCZk>Ys8sG6pNsFp`Gi1Ht;k=24&x~y)Bu3xdl&_Dto9%P&LjVC;Z{OJ*Qb zem$iNu5rmFpEZO08fl;zp?%rxbR=eKd9~vX5`VFyIg>)_Zk)8}`qm6MI>aZXAikEb zWFSUf*Cw;Nwx-+_@fQUEQ;=VSBG1^j6*F|DZ&K?~EvAkc!3`+#!7(_1EJj_3G6EYtIgH1nIhE!Q|N{rPQ4r zv^6u_q!84xL$h;m1nOs=UT-VRCPme~z-G0$x5MmgID;kE2sN*Dhh&{6#n`69oUfEc z`dYm{m_*p5l)C@QygN7*7gG>mcb|D}NhrXc(f}Loz$5-3zm`ND5+XV)^+&j-U~#o9 z4($B#q>#EZLyN9&2b-Kf=H3wG*YcU{4A(^Yb!j!D?^YmUYWjxpItBSP_M$ULvfAN; z9CWB>C8gL#kmC-(Th3?FSgA$Vq0i*8NRVI4XPyV7s|`Bbge=n9YQFkj-`o4w;lul% zoxu`h*w~HESWLtg`fz(~3I*9llw%6Xy`DdUi)~C)NUN-;mR{d~D%NTC;^R665w?6K zH3f~A(ggdPn&PW#ie?|ddr@%~_+FWwy6ZirV6nBthV1Czq;=KZ^pvi)7VoD#Vv14h zirT67U#kSA*i)KffBWgKo&?lw(iYYG#9bzZFw_@k|l&3M^y`cIO-NUAR)P zw?t?sAxA!DY#PK8_Ugh(admHqY~=Lu4Kp!cvx6ub0-q;gcboC2D0@nyY*ok;bupAJ z#Ct}ds)KnlN0KLsvP)}btVs2n(}j&+aBq_{Dl-S;D$Hk@? z$kst90+CW2CcBNIAbZM#Z0A_vgow48Sa=7Dqsjl!eVe&ha-tZ!v}Wx4&BN?cwiuE( zW49%9!7$s-Q-0mKa7(rCrz-CuzDWVM`BL6{qaZP{E(ls}UFFxkz$~--6I|GFkd|e8 z3X!e2!tSv<2rywG2$(^(3$I;hWe6HewOISs5XhnOd8$R({3~mHHWsD#hEFZizSrla z+FOq8=)=O2HlcOQ$X=9Xs%^f^zO;=!4iJ_$9>nwAe{C7-qYx}66~Ys$W;NTCig z2e~#J_}PJ#K3OGtea+f&-+_2E+c9txRyhVn?sZ1qP6LhEIIvvJNCc+A_5&vXcn1c- zHiF0*JAe|_8(20|vRztJ7G6CU4w7vVh~=mVG>O8QqV3X}6X--5bC7Lg)A>A-W-qmy zX=!$8%?b2;Bv_j*xh1Sz+Jp9b=b6@Km)4ZP&2y5La63+dbG*;Xs21zRinTj0ZejPm z7jMooJO_z4qQ)8JXT^){Izox}oF?9n%`C8;O?C7 zk;%9EDQ@BsStyBku^d65*>KIYWV^Jc#^CPUb1^FoH$TM%N?`mPgL*ODnckQccK2g2 zy^unXA`rRSG7s97L}7O)utnhaCO({4Py&FUi8Yo+=u_oiW~JS|z;v*6cuQRn zgkw+es*|=}OhLF5Lsg%B+k?0ZhQ|s)5H9-8ye_UReC_$AJdVT)X%G&5l)ug~4qheL zY=wf*d!{ezB3hx~^kCRWuI*ewla~`K0`G=k3&w9PEN5Z4Ktw6kVDV-dm{@X@_|F@G zbVJgD@sL0s4hHEs_I=L{lbvLc3?L@fRx`H-^m#rKtnOBQ{W(mDv6((;&FXXdFO=Xd zX)&yGk`}X>9mzH_fmt7U_txQHaW`_UwAyx7D&BcW%gS#J{EkCo+(TMG?s$j_JTZeU zLzTsubYKh10|LEuI6=%$7sfS9W|pSJeEtQ*+*{_N#Qc@hs^=I=%;omcoR7#k9#*h0 z2Z1@ZBMSzD&Vjp~V-%J5Lon+i&^OTYUV`bXPj!Z%L|WHH8P$ePQF$k@1?aa!@SC^c zY^k}Y4><*{kGe?9&LjGGoDc-)(tj{=iBzqJP=GE_v9d};A3gRdX@csPy#7OSo9m;C zNFJbLj;7~><;C)dK-sX9!~8R?057eXMNW>9QwMJGxzm4|b1VGOUNJ7$1d|!M1?l(Z z#Urs)9=avcdk9K&t0^&7wbfKy-nnlJ(Ifi!@o&kaMFldFF3+K`4ov$8&>nZ-7)h6c zYkC-IrX;`>TDE5b`_Rv=$OVkO~vSOTGmPJvZ6K?!;{23xKk z8G|#QVp^E)_^^PH>rl8YFqJ!D$rx<0dPpGm;iZHYcbAy%(5|v+!sv7Z{7PG^={m za@(}8GW1ShOV;nlpqQ9@NlVmu7mipEh0*VFUdNt#lzcz&5^c@QGk^$LKhpbVV}c3vk9|q4e@{>_?Dps>f8=e-X_O6^fPNaNI=z( zlqSr&75EM0l8)pSs5|qeOqL)`7lGJB>M+^OX%2Z4k_l|QOZz%2z05w`c~g3=k(+fEEGr5?Xqu`0$XUIcxlazW4>%J!8&p5WS=Lp`^(7X z<@Bn*94pA-E9_o%x;sq#Bugb3CEA+#%7>GPT!Pdbo3Z*Uui1oB^CeBqKRFTn5`*S) z7{9&}{;7{H7inlNiAcU|$Dp~~#Z(XD>frv;zQgSe69lo>WM`|KC9-A1BpWA`)ao;UxvLUMczR)~l9>f2V_{|Ng_j zJU;L1{s$JHFD(PVS7*4tR6CRL)za`Abzj~@9pB$bFcmhSuz$Q5VSA5`f2|jf&EwL0 zr#|igEdjsnKg<0Wh2EWYTNHlNe~-_{uyE_P`1@X+NpmdpTJzGH={-^BShvOB-`5B0 z+BD3f#Jlgkc&t>ctNI-4HX8`8Z<5kZgx?ZJSl`uh@Lpehc__a7=4cCfhLj=C*nEh# zsS-zBqlMr%L+{Jmn-@Z~;M?gsxxnrU!EBk108TQsv<&=4-{UjCsCU8sB`~eX{T8n$ zwCpy5UU9y(0Q^QBde3=;bZMbC?>)Ino((+Z+}*%y>GzE~^c`PQTi(sJA*6X~(|abb zC0`+TFD~a5=sM?V6Uko$Oe}Kw=Km-ON+X>I=MLKrOxC#7X{p%aa-(tqYlRPwy!PfcJ#q*@n33{s4co!lyCR) zax2E;vy@NLXsRXMT%Me9qUD{7;_Y5v);Ij}&P55hS-rVJ35c<`Lo_6*ki#SJ1 zy>HE{`uOD1!fsEW)bENuTfe&~-|o7vrQR`l+&@~@&EdIY^%n( zK=A45dHc@Awu>_GTOXOQo<1kRD#u96 z$d?v;-$;CXesBx7sGE0SUHEA37+jQZcVn=n-Z$#LyrD4D(H9G?5Jm9bqXp#h;7_%x zNA&U3k$V$*wI8qh&lEr}w0^v_nlW>u57u?m#daK3@7eq@EgoN5;C-VG*7Z1zTRh(M z-YfA|^8s2uzG!Q__f#JreJ$g5yhAg;=jAF@=9kuw%VL-reXuTH-CDl=J$2{N4ZViv zik)fk_|l^8d+U0!vx~cH>$-V!WJ$^Dp{*(FdihY7cK7;_TF|_HMd9eJ=u2Ble$#)j zE)Nb|*4?W+Zyy!qZJuis#DN z+|p9;8-4IydLS0BUWaBDUmaaHS_Xcj4!!5xmx}jmL;BSqz@a`I;)yi@6LyiYmp|d%pu~JN4TFtKp`p?N~tXes4e##SQ_m!1Ex`L!pIr@(ugII&C z9FEQnOj-GwX6288<~7zREVuG(|4~@JreQhcIh&&xEthvDUj1joQ_9QNBrg{a_A(nm zWG)XETn7y;w_GVRFRf-=-?)f)Fi&m7khwhH@{(5>m^w&XEPf+T`p?T9#Gv_vppFZq z(0olo^CFOk&_Qlq1zC2Arrdl@a&s{--~R@&c@<-{gYyS}kZX-$bL~GakM2U!*c|da z0|y-hBajQEYe*8B%M|VHgM-{0+r0(fOKZ-+ zG|_=edPA8k=|3h9u`kJ_me#mD=|3mY0eTY?h!MyIvNdFDYsUjqw3F!Af(%`z80>wD zflZLLQHEYx<2@*AFimu9L4+>yuw^Fln1gI>>3E?3oJ7YKWa!#|#6dQtr2$b{VbOch2z9lib7?>tHwjf3K%QUq97f41nR+x%sU6kgY?lk z$FT)Tx+FTNfhkGfk|bR`*g43t1!1~8zJpPy2Hp&=*%X_1J(z^)Vqlud+JY=y<()Su z*7B%>209f7pud`l8_ zF)%&Pv0+d}RuG9{@V_#_RPv~U}3$^Dacl^K{hRbAdsgUJ11QM|t{|qAmvJ<1fh5Ro+!*VGT@q`j+SEIJ4vk46Y#(!!Qq~Jbi1g zU%%Ofh=H9{+ZH71*bO{+ro9S(qgCjoHRr)RlNIIZn4+)q2$ej_)3-cNpS(;~l&2$; z#RbweB+1joz+NURNYt^hl`HYogIANP+_1SLi=4LR49qiGL7p!1kW(x2Y>-8H`j+SE z;H7+uj@6-0+J9#rVKWCNHpj1#`Vbz%@bKM zoIWBq|GebFu*{9p^wJtvC%xz8v0^k`^NKE8kiaXKc9=lt@a5=b{8 zNt`a` zfq8@#gz4ZVuROVxM`8Mwhv~ByVFh72h?66bMp*e$bO_`I4&rn%Fg89K!q{r%jpFpu zn)6^DVFh8j^dB}pMV<{1Xes)Zhv~ByVFh8j2xNDXZxp7N)_DJk2Rjkg9>nQlVC1H> z2W`1L^0Op_F0FBa;=we;l806!SvK)tE{{3Lo`>mpSdNC!dl06pfocD-HDqruV!z)6 zLm>6wJ&4oMC35X^F|dj8cLnEdo~X3u3`|MGj*f{K7~L%QNf&u0OSDs%URvYw#6cX= zfXn>j0?!%H?vZxI=3W13YgQmPa1f`18NV{UW)9qGQF>{O3ltBgq+t)jbdiTtYB8`m zZL-sv^wJuaCkA#%gS?6o8G+h=mw`!eB^qp5|4w0gX^qQ+f$@q6@4p~S7lAk)TKdoI({~Ef zOKVmjUqga89gfNktl+#Gfk~V$26p5H9R%`t|FK=ju82L?e-3Hbkpi!L%^88(e^;K( z&VclS_B{#HWdu5;VUOZ;ya#tBVypvGn!YD#y4aWdN0g;Q9ad}c4||94PEmSk&6(HP z1@A$W4sjDzg?!gT243rG;8 zgSX8%7%JAaIm(@K^wOI1UY_9yQgl^UqSIO(^$o1lRmgjvAVNJQw{8%kg9gsnQuMt? z6Ie-xF23s}V1g7~yaSP}=sRrqLLvH|gy`bCJiQS_=&J6_|Jh3=c8btTYkcrY_c`Yj z_ZUK-baE-t>0#GiiqQ9bO*-^(=Z!&hxe59jew#Hfh3LDs#`_QEU3qdNhR}<;bK$7e zQRhh3qr&NP<>z~{7+reL%NqpwxlGMeA6+`~)#%XY^k3{wMHzjUKATvhm$>gqelEVt zeIrQE5hy*?*_n@4qVIWlj(a;DeKFrapv3jjuqw&UW%PM@mmodI_I<`)Ocvf@GRN0; zO3zDc&UtxWBgoEG-dQ6xTl>;N^gYkcarY#*Z;+j{lHmv{-% zb0m;vtb=Ocr4mRt9!YvG{>$?kL3WODH)Dn_@+_F4?0nDPH|i;rz zYO*ONS&A+OrkSfF$j*U?p5t#ZiM4~W^U|8@KPNSG1WVB+^?X&zTQ+l0c3xVu0=a>M z^c+Fpa>BP^HOc#f((}?97bpg%$*UvC&XIw8Ran>whO+Y`S%@wk>}0QwAUhXup z>i(k+l4R#aAYVg*rRc~bz2K3Z18FJxk)-EhV4A-=g6te=su=-y=|2-iAC#S!*7*37 z{&VtIN06PXKti_;3eQVxRv>&Ta)<6b1E2V-e0BqM1Z(m?@w zX^r=w7?>tHjvzkw<D=paD{+HeHY1tf{k#eE$H zd;}pnHXyGmsmj3ALlmvYCqNi@=i@Jk(2<#c$+KHHrRClD)7H2=^dD+bc!U~c=wKU; zKpJ5sA$k$$^k6K)0x^2s2xu1&T8e%oIl36w>A%<(L=4O>EIcSiFReKPJE-tL@Lmyb zCy`(EpUo0cj(%usRv7_NUPwdMh z=-9RHxXTSCD(4n`vHn5p(2qPz-@OPr#?nWKo3A=x%YqNe(o1W+|73>tBIp=RAFj$;Cd4b++algrh?I zREVWN`%gxo=|B8ESwha%tUwmT;HP3s2(~?XTn8OK%&$2Re@|TGY>f*P12a^J9}2}- zBlapq-UxZG!zTE9;vi>hT%I@xKjn^}3dL9>RyPs2!QmT$WD|m4mDa34HpPH&hFoNl zZ92(AwR)B$&pAWN5hI`2Q~AW4>v5eR`!4~AT1 z5`jVR>LA)0mnZ$lcS-Q;n1e_ZNCh&M zj$akG$qM8Kj?wfHQ?%}qu;h#%UZ@LFsEZ_Nx)_-4lJN7v6{I{tF4yEV@~DI4Svr`n z(|;icku{|B-_#1E4w7W)G6MN72|XBd5o{b63@ddJb6E)fp1Me~68-V{x4ip;C|%MV z7z#z*D+_}sXy^ixtV93u_S@kDAAdoT4*zxZQTIrabk)apnfU&Ye@vnet3v5N8>6yH zbo{D#O=f;U|M3Yrc&WSCm+PbMkt{^l{&U7(%sVO!_ev6>r>J+NLHh4LvOOlAMT#vS z7Q-2giNB}rkp}6I=S+V=kZuK<`!XSr`bQe1i$FdAW0mMwegy?%-WbejPspRoN3st6 z@%eXu`|JPu%isR}??3$E-~XTglMlogQ7_4&1DqzZWrAp3PJ+J{iV9yI`E>YB$)~kb!o* z{P>GJg-$jx&|V1~ZH7jXdN&Nypk0m31%|dLBZigsAnISn!LG*)w4(>JTa@nz3@s;e z9l`5LYr6+!s2u{c%gHA`%>+5SsylahyWOEM&JK0i#pIJ0%)~Ie_8wL+-GT15_ZVi! zd!|_jfj;iQG0r|ArhhuHxeWtKXtb5&?2pf%_yicd@4ZrI7ZC>8p*iaupExAOFU5SL z(r2eX2HEkeIp6s527TN+Vw4^4Et$)}?d-=WJM`te1J>nX7FLBS+;GmwsJhE{t#2^I zj#qipzTxfOV}xCM?>Yitj!-}e^^GK9hjqQpdknGbV=!2!%iLn;K85Ms+LlD@ur3d; zVtoBO>S%bC=IfvM6=<+dXd8m3s?54p^&Snbl6W1~b@25Nz3Adh!5*hIE>{aLyWCYNFF%)*fxDgSE@rF zU3Z5VT%V8%zx0iE-5n@gFRdx-vLaHH-NbwY>Fbv|v+fS8N*%wNTQ}ev{Dv_+Y#v)V zs@}8uC|DnoU|scb>qe{85mg}&)|vTuRe0h1sCOjEI((NMf5)$fwj3JsArLO=OjIx^ zK<{RjG*j`SW|Iff)vhjsbseCUgLhs?|f|4IL`m19U^by#;`^`qMm zgz7RiQ}Zf5@64;M@u>yfhZT&^%`vF1b2Ar6y(0f*s%9(9m3R);*tz(KAq(G?d+qpLJm7lBR>##{t>@#VS) zsB#fjqP`7Dur3Cs>3iI|R*w{C=ZgX5$fFLD$!T%a=aZU)rW+#2GX z+Zlpn9YYGY*q140Glx?LW$3-Y-2OuhOcPf_jH^!=2aY`IAW5<=26i$-I0zdXfr#*V z|IrvLjnqXT_u$|S?-&Q{t?F%{9KE#0N1zy(=B|bqM%NGlM%E>6v%7PO(T6lfhdgJB z4pMYkL%2Y?h9oh%j6f%QHAFeO*#VCxcZw4p7{Q$fCqcRxn5M6W7)75D>OHr>wLIz| zSPiR`=Y4`>@bW`3j6NYOb_CKjB#qJ0e~t&oC_0`BcLY+3J|ro+7?@|UVhDXgEXMnf zBJ?4R&>_$9;21&wPXAE{NfUGt$fxKaKu1dS`ACwT0+p0^4xHrYVqc!a3c_=%&ZKt- zrR2Rjahmx0A@iS?!-}DE1Zc0`v-&7GAJXJp^l|G($+^*ItxLiAkOb#qU7o{=UGqLl z?F!O*vi?q0?@`}KQ*)?uoHusO`v`=?_0iQM3C(5nc{!{gH%A=%)MvwI1>~J~XlvX% zVBL|Yu!7Va@i2KnY#S&vFRgKP=sl#|d4eNK&E=xpHy`+j}5_<-JFJBM;3-FMSoH<_KW9J{njhp}APs%U%V!Iq1xcC|36# z=6btrpxnH)#@$2A%LiW&n`75OtM&$p%}Z-sp7fuWy$W)3+kfT`T=XAZJd)hJ2y}Wd z<{*eQ7jQr|@M-~#Lh^2QPNH)$Fwb5E$+^fo*WO{Zp@A~;US2x18lB`2rtLaPbJA-N z__{&UY%MWv$kwv7=0>2CUPIP0BoG)8uUr=cFD8RO($e(O8W$)ArrE182+zSIXDqck z{>f4$CeP(VboT+-<(4r^!>jTE4l)_4z!fob*%D@#lsc5c_nA@h#JHd20GTI2G>z)tpR3<7j1vfu()gf%7s zdJ)JC9AoGsrn+bLV6syTW#~AgU)$wo1j4}o_@Dpy@aZ4#Z#2>xVD#Z%#E z7ez|l$0T+C@}>%DWIG1IyG%s*pTredQ_PI1h`n>3GOqR$M{SKygkRo7Aot=Rd^ZA{9;7~!hVLSfFC{_v zF84xV)sSh%ykfbHw4A-P#ye0v#8DUY5Nr+*EQmT=;5<_BURvYo#Jo;=4ts`>2W#&U zeU!Y9Y4R@m`0xvocL7h=wq}MO^l|SEQg^Gb?mxPCq^Udfaqo>m_X!5O zX6My_JE9l1+-cpa|LDdeiQF+UdrTt8+(jSlKMLK) zbfr4<@r5nO+>tqcF1*#YgF<(?KtAUk?|kM95_ex6T{e=){ma|CH}wT8)vZ2zDbPqO z)k|w;YKA@@76h3)wmz42k-{`VAFWg$lhFO~`JMZ2khsg-2e__tOQnty_c2|m{_f3v z*veL;*hy-rzH{!gwZbDs?xi(lU2kp)5_fY?LTz0nJILIut#N&@E}vO~mFlXFT9>XI zN!$+K^yJL<)0nE#H<%naiue7GDOIase zCgK}K9qv$7b!Oega!%Fd)(u$KIR}sBF0SwFJ$noML}7brjrX4FbF3TW9#YD3zLsh$ zZ6;c&URvY&;Jfr3=oAF)SY8$+_e<1g){TjR_R<h4JKVMDN=8@=VLtM<81} zrzBaI{&VtGQ;esV5l98n zxG6}?wFl4bc{K-8Vm>8_xp*+&Aq9DPCC}WZBt_1w|D-k7f6i&pDagy!z*qlO0%?$y zE>=hXaVR564P~pG*M<=TH`$^2Bx*lQ;?Xeftfst%%?OmhdgHn3?g$i zFcnCHtaP!u2;@;roSDBWGHj4Qq4|_9R)6QU%u^7V%Ptc~=XIN8D>5dE%u8#0{K*XH zlnPHlYA$Oq7f9ETG&L82Jje=SbE#>$!c>cWg}0J9Fp15@gK07I6s6`?o;iR#QEFaV za|U**g{LSsw*qaDrGUH(veMWb{pT4t7GxpY_ex_`0_hr(u2z5NHC0orT3wQb%XuVh z*ld=PqVp+z)jQ-l{TF2CA`k($PBEJuffSxkX?QLI`4kV7i7R z0lFBN-X}5z`MDHcPyyYOeIOZTojyeLVgCrTc7}yIE zf*4&Y!?CAV1KZ+-iDLB9nwz3IONvr-^xspS&16xEK51)Qp7fswlY$ss_HkSwT|+Qo zW~UhER*@-4(y?k?QFL|kexilzr8VAz@ZgD0FhP)BJ!fbq7z)xSZH>!=fpMukoucO$ zNuP|s;V{?Q0ML_NNNLRqq&ZKp6PXPXC2iy11kxk2%Pk zzV#jQJOhV&PnW-B6B-t>F*(i+$J`25uwgh8Y(gOKGqW{T8HYh2!!H^}q) zFXko48ZOuU>h`3p*q!xXZW(!e{>FVcNYs&$Td=267un4uJ=3c7(wgbMZzvF;z-ta( z|Bm$Nf`CT_+QWb|CF-R$E09mpL8dMO5xp0ICeWWLQ!lMqf!xGFrY-`pe=Gv6iItwW z$s#$jpNnI}#I#6M9`3Au%30=A;Avv}s@P1KdTCAe;7CJNDIALmWLLmTSs`&@ZOsa# zo25BO)ujiKd@f#W@>w&b>ZLU+kZ#xKAXQg^=b_KtARBplmh@n{7#(AfCyeGGR~LZ* zaHR*WlTfZcr@6Waq}Xr{a&?)gucKo&BREs8URtvzrr=r*T!oxO?mjukU@ee3iPHA0 zK)#X$$vWVPBam&_XKeqf&%R9=iHZ425+v)u99$qJ>vNi{i$K1T1j)K!8){-o*5@Qy z|MDgR`AQOG>i`{&KpJZ)aZipxev#@NWa|JOjzH=pX||3YvNK?mmcIRNszFMK)Pw7gnic5tQYf@BuLmrAl-IS!ak=7J50>CB+^^04y5`hUzhu9tJo;AS>hRwAYMm;{L+UDdtX(MGsWwrHSWL2s&eZ_ z+4^gC!F8@y9rcbRTZeUVbuYJWY_E>g=Ck)|ebhVBa2@*i?1z(y)i`ltXe6H=#7qR$n#xC|aM>73$E(XTKm@xAv{|(bXf()}fF4M-Z(e$NaQ!t&jQ#CZcN8 z+|Mo^84i+l0Hx>gJA3cXOv!p_P0cQjb%Wj^X_#||X-_ZC6s(ulxH`-(6Q5m{AXf)i zr20^oKw_)Xn$$;U7rF4I8Yj-|0-EXQW8SeSY)|T=v&#~zQJ13b7t%Dub)hxtr8TLK zjz9TFBmF1#eInONA6q>H9#_A5@4e31)FlYj<&tZzkF6eZ2~=7i-TW>=q7HKTy!*$V zypv}h`n^YKjoTNo3m<(!pe~QOV*SwkmA#R2p+LQ~#?@hVaqhoZf<@}051&%>nKKj8 zrL6bTYll;Qwgic~=!2uHK6@?OLWz25P4*x6-XKty*nsP!-jTclUhT`rAO7LW&z#v= z^ilg#p1!1O)G_|}>Jh~0q7VP;{e$9kIYV82_5JKOJF9PyreiBMBOq3Ni#d-Vr;&+& zq$||FIlUKKI}jkw*I@+v*ol;5Fm>s*1K|XpoP#J`1Y(z0+}CW~7K+kKYs!5gkjBpP zKyWou9RI);Wxg_#_TEAXX-E&|Q91%1wzrg{ei41x;yLx+4a=%XH@#JoMOBe1Tr%KiL;*ofo4 zqM0Sg&_y7f0F{<^12E6fA&_@q%t6G!Tptav@(A52pI?Fm9W$CBNp+CHItV4`!m=|H z47MM9dWqw6IiDu#4!itPdcNf8xl^~d1mQXI;#?kejyyYes`i#3ItTsZ@@RCGC+DjZ z8w9~Qs34a|JtNP}S0^+GVsk)2Dvwh0B~Q&)Co%{^bNqu`9$h%{%zSkMgCH`;7~t}# zYvhUf>cj;>Vh#`D@~CShE7Gy;T|e-!APCGc|8RNKHI$;KqL$T(3WB^Gvp1DTaru(R z<(QUvP!QzhSo^p>>Kl1n4t+c*2=a0qzvKF-bL4S3^zmI~keAB~XL$Xt$RW#T@a0r|yAOOTq2KvrMd>AG|gNLP|I$j>EKz@k$!SmtaeoR65ev?iw+ zUW)|bwZA#jj09U;Ad9xJXRLoUqHt(5}x(wY^>SCSx57lD|pOEhBw)|CSF(wY^>SCSx5 zSAittUnx*8tx171-IJ_AqAmhKvC5vrY?@YDn_gP80{Kc3tW8&eWZSt?q+VLH0{Kc3 ztW8&eWaGY4re0dJ0{Kc3tW8&eXUIQRCZ;P%zBV0^Gha!9R9yt(TXYQCSX~8@^xH~n(@SesAYVzapRAG;PDHH&Ndj}F_r90btU$h!1i88jJe|a*fLF@Z zOKVmjUrB9Q{dQ7vQ8+;Xzgd*4fIRv=$VqGVl;o?J_vIeNEJvR+!_0zuZfeS>5j zllkjlkxeU5w7%xix^p4v8bs@&j~&cfXs;3$ zTo--VE~!3S)4wW5Zxg?zHK~t>FhRPm`p)HJx8AEDz1NpcY3+`81o66zzH1*+>!X|X zJYV1W*^V{H*Hs_2FO9JBfPLqOJJujzSMO#1K?(bsC+s^v-LVD%yBsS=D5d^kU)5RZ zh3};`?jM+4IA328l|-T|fS4JPqRN{L+*}o2l*kCHAvXyX!LbI z)?im)O4!#tVTX(U{R?}LMcT?Qc+NLP`3VLAlzeQ=Pl%i&{g zV(KM%!VZCan;9hRD)3zAM!N^0gni8ub_nF#kRV}KC!qpq$~RBgA&_UYf`lF4v0SMR zTVB0V!d_bA^Ng%?+=qjF9bfU1XKpQDDPJ$Gae1_TfirW$ckdi=A4TDr8=Qoo)TA_xx3?>?jOHTv7!I zJA*O|o5|{Lv_`$O#(Pklgsvl7jIWD06j`e{lPKDhqxa@b({;Q->c|UuNU0zteaHM` z%d>UJ!vT5}_h1_)b>s$b&Z z7PB3Bv^agsGj;Fv)-A@=FL^L+Esup)Tb`(UZ?|qSqAv2VyoujVCd0PTyWUG{+_bW^ z;f)Md+O-9FI{fFNAU4CcQJh{{&ObC~VL7hu{8z4#yZ=_Z3pOzU8acRiV?1F}^+`gQ~rVNnre7dy(?> zEm^UC_Tm@biy?m*kz*?g_f{cw7{%^!JHxA`7r%JD7;+ftMVY*J%+-TE9KTV(;k4Vi$c*55^e#h@7*8t-FS;=1#+nGWOD%>cPi@ zc3_OK7kM~_f=FYimKI9bw{+q9pB@jd|6DJT-P#Yo`Q6|C`HufrnF_H?;=;v${nuar z>gWIbt9H+}wMFU=Mmc(EjhnGN49IuCL5?n~lQq%wd{ zOhH&KC0t0;>jFU*>K2Z3bL#t*$V=$2R5?sV;@xMqp#1hT-ABT=w*K4`hy*JaC_}#& zm~{wwLz+88%f}soVh0*YC=~AnHVejW4`QJ3def~fK<5InGT>Cod1~QySK>XpEH^{>g3B2^#v;^hho3>{9@8Mk5z6F6e)+)IKM3?cyjz0>-w{*ez!ySL2 z#M31DkWDIKhTU${dh;!f!ynH0+k-G18{e0G&He`mYDtt)T2uCQ?$g_YC>)6-M;}As zIL4ZcMjr?=SY8YVPU~NCW@pLwz?Ia#t2uFl1EIA4q&3xl&bfLV=&XOq(T9YrToF_J z!}#w`X?ST(>2pqA@4-@YfYq0MjeqP4zT5e)w5IeOj(uY^d_p>w>!Un;PxElh&z`^- z^1}d>%Y(}VW3cH?iFj#Eb)a{mYL7AT38$%EJ!nTDrQ&;pUAQ?v?CS8PgipEQ8O5o@@2@cLj zOe{T!{I)uYeSvz1_mCdc)|@~mjM;-sT%6=ey4W=2PAknzYfhjSCj=|a#Ywn8>LmEj zE4$oo_8+6S5C<#GBC9!+CU6FSeE2KgAV{$f2d#uuY#O{Lag?9?UOKWNf zPF^sL>7#NtXQe|-wji}%ra>DkPzt`MDfnY{&K~YD2tJ8G%+0rF$_LoS0Inx6oGarrWkxrWAFzqL~#Vh_9KXS3RA3bi z(mM0K<>mJlUc8mKh2+jGgS`5T2ucKQ1~u-q(!8|hI?xNJgQez3$;=3=MBiTNqdWGN zmIwOJTZeTU1|Qn)7IQW5Z^^s5jnYV+1F+~C^6sD#2gtJX9|oF zb4j_)*cpj^?GrgWtu-&Lsqu$P>UjUP)ZFn8Sd8nVdyy8O-;cl5d7pC+7Mo+O*0X%* zzv>|NuAsaNvs!!}5a`W-F@`=NE|E8{bp~8arRA=)ycd|>i>%&eDTvTTAiAXpv@Svs z`kpQ~f2>|07)9u)w7hn6_8!??;d$4CEm9Ad*jqzdj_&vfHWxGer1YSjq-nwV-XisY zKyNn}EIG$qByTgSz|}^on0-j3s;#+M#tQ_4CFdAaGw#GK0&O5jOV0NesRw${TSj7B zeUg(`NJ1BZ<^bGI$$Du`^&sj2c_l6O7=WWo7jrA#7-_vOQv3UzgjI2-SsONsz zvcsLS_0pQ_L2sfCR-9u{y#(5MkXD@UX}JE_yoowkagP5CTUH%|N2QM@wbBLWkIma| z2H`sX#pe;5*-nF$uJ38O{@6Sx4&rt2=miIl)roh5Uw4YvOKWNf?w*eX`8ss)yd~x9 zd!DcF-hML%*l`F83kj~SLqc+}FUIZ^u$R_c4|+M77-1jb#PgLqpKY{73HzQW?AZA7 zc{+Bbdl7gd*vUExMeKVXvF}bWbHo_?h`3vdR^>>;VBbA}?~z!cwB}6g1T#kvvSZ$O zu5|X@gF|t88xEG%l)%IB;v-1eF&oW@xOAFX%%1q5l)bd(1Ug=P#4x*`6$?tf zwtD}ducMdNOb>nTQ*xw9JM__T>xhDO@CU>dW#3+nL3SGDNQ3qtop|*Ka&};b1v8uK+swB8pq#z5 zrtAv{$W9C%LClV=-^;#sC8n7DNMrVQT<*gs=^$puHhexi(55{OO4&<)N)9fewT?f}kC%FrKPEXBo5WJSb={ttoxpEQ6}12m})fi@33$ zWhiGq(wzOENK5NCVzfV%wAfP`shuH zN073szB9kSn4>ZWrR=3OsgGWycmyH4?1(W7mj0{s(KxFuO1};Dzb*X6+an0sr8tlg zri0$+URqQAhw^qF#sn!lxGH^o=%ARrv?c}e2e6JHX7?UEI4EZ?tx171t;0QnoL#TP zzg*Y`G8D8QZKeAC5OmIY96`>G{Q$jm{!paeWwp|v-Me)D2y%A4l>CYjs{UgL@kn!a z=;MKE5VK2G5HX)lF@ud^C}uy>rRs8NHIHF}m>tP_dMETjF?(rEc?bm3Yrl^mW(R!W z0u`utBT!qj0=WwZF*_Iqy{z@1n7y>-1bWxW9x=|2C{Q9*Y;voMMh{BaOKVP_7Y4>C zyPT8(<3#45x>4~^n%>(tdk{sgEaZz^kg+4Z{=AK7lqjpJfIr%5b>}dK9D2oMUt(Pw ziz`U)KC{K^w-f#Q=vkp<>W)BJ%aLagf%bKgLpge{uc;Zi)rX4+cv`l-!`+dGq5eD$ zG)e!}R*1rMnU2XDR|kdZr8VOV@2EuMgDnWtk@~~o;4)0?!MlT2s+ZP`K!l_`uYp)S zvSkx9@D8Mjt29i(7M^?V zAOrcFPCnS_M2UIlt}REub=P-%CLbt@)J=~$0>ut=AS*HN1vWXWTY(tJJTPn7xuZ`9 zGVMTdgkE3c9{2h%koo4cW#^7SiF-)oh?;bH?4uEQwi>hC3xtJP58|gJdu4u#3oIz_ z+&#~d{jviYztXG_-}{vkAltiP@b_d7ezqEIx1Xs%kj*Igtyq>yM#}SHoL80)e^0g; zXKO~GOnEGX$4@m*!Mkt*I(=3z>j9_65KYA7{0cZ1D{_Yl;t*$R<})AsEGB-bx%|q} zCq+5PIA4iw7~p!pgb^Lv56i3K*%4o%AM4d;P1r~I)`n6`Mp5YlsE##Rg5j1 z9+VT+$ZTs5n$kZA6i4UuIo!=YSc>xW-N?oMo^+CT$tHV_$47>H%0! zR6#o4{Yts*2VY57j5HmWVa!4w`~!_gc%LZ?2J!0+X)&M0ZAw=*Y6aDuI+I;$QVtJj7g@s?k?Jj$fo@s-pU(xv6^1J9q} zABZ^v0M2ryC(OH9_d-1x-j35)f0 z&I~H3Kcorw8$Tw6-;cQizVi8AfH@(6zo+hyt|R|6^12B81EIA6*aV5&f=;CS8Y6_9 z0ly&yG=g9D*HJnspzA^lwr@uo9?jqg5dT8R7X%H-yBUIq>=03c-FZUGwQu#|9Xd)V zars`z69f-ofrh-TUz=kT8$W>wNq?gHKwuKWORot-g0$EydF}Ewc7H5RQtJWfAyF`Qy4tnqO+^^{qghmgA$iEev<`A)$2z zz@x@q^)SIUAd;lAcUe{u9HZ6v_Uvxq;pM1euzKpg^4e4~Tn&BA5^-yVcW*@v(rTo# zYAZbTi5v98xN(kKecwiBl(fX!86^n0FMVa3RF9G%tTw-b{=$@WeI=vSxJI>M5w~CY za9-HNPsyTjpNd1^etl*mP~4z1LyNC(1%Bd(8lbOnh^QH!9Vlx;udi7t?)7=Iaa;fG z>3bdUuXoeRse660h8U~d>U-ysRVg%nHA8uW;iVw_ho4#@ECaSbLxO8YYcE8auV@Iv~)sL*o&SK+}WG zIFW^+A1B%6;uAmL30pKC;pj8tr0GDqT(s=^wgW!_j*vnh+(;m4r@%OFM_{#F;EcjA z`;~LH!zP_rp|l!pw_o}2(n8po#RR@q#mWpo^i*IIOWg{D8K|EP%COC+I>Q7IrJe{H zGsK)hwwY&+ulY*m41<<^8*R5=DQ0j!Gv*E0WI6(wHy|%w8#f@(Sr%~?qyDLg9n4vT zffab;BK5{SZUrK`q7yQ&Np$%-TC{J5bWE6j}|~=10~Y>A|b?OOM0W138MSDv$ z28yanYsL-_r&fO-qNrL1G8-rqRS#)Yje*SPlLV>0D%{MeWPBf8F|;+)ffyO6KW zxY`-Wz<955B6l}6<0R$|5+%}cLP<4(=6Vd@x`T`pKH&vPwR|QWC(5YXFm`Ck^}Rqm zPT&X(22f%L=4lG4dx6;i>fzivfww?{8*Z8Ln5QYE?gcgx)ol;r4Og!Rn>~dyl1<`h z(7CD}$t|yTens{Z+zvE?LR!9>jc-3w?7(M~mRLIi&1a4uYy_p8y0e3}re+lUDxFY* z1X~s!V6L(iOm^-K)&IzR!NJFSJ!T#jjFo7Oue8MrYgiy2xDZ$3hs2(`CCYBJ2 zo-!MP1Y3Hrx?iH6P=W+of93KALp=scuuE&kUmvKO;uA^`VN0gB`pheor3ib-BW$M< z1CKm4PVt?A!UfV8N=vshJtzZ(9)lZNmhA|XHRJiBMn~C)7{%5Hp1?-S#Ayc#<=8`- zW6MC{GfIqO>l7voX?SMcpJ<~F6N1%ksbjnkZ z-7Oj|-o6zmbFyRN*rI`GdZ|oYPkAlVc0Lm)H0xivW)xPEjR)GA_2Tw3A2<}lr@R(w zdji|fyaX!A?(ER=?OTDLJo<+E<$4u!1j?-i-?2jwXiGM*`jzKrQh#Ux_w8rOb6tG6 zwN%^tOypC!KpI4~g!@*Y*ufDP^9QxVd1PTX#{dU~+5JFivb47XaXSMKwu434vUVfj z)HP%44m%=C7#eL-y^ihC>sPLE!tOZVhZb?)e&qxA8*?+XT-zBZ@|j$q>?S%hw21pw z;3pS_)~3HSXnlDu-RkW3X~9qR;~=evTVtJAWSJHmNWMC#EuK*uapoFy&iMkXS#L}Pv{3q;~)0|@eU)k0}`1rfzDh207nFt*37Q#fn%FA$U}%5 z6DTGou7>;;71$)EZhKH%&FR6$DI606Mm%AyUesL8$zzmkV@A1{w7KpXFA}gAsyC^NcQVMLM-Z;~xP#@SFM31C3KS0%b;_JxB|)k-x2nUqGM}{@|2p{Zo!W zxn}aLd>Xbcr8)-Dw*1O<{jvmDbEi z#`$1Ap~UVjpX?cup^Kr$AlmMJ<#Gp#w#Rf0_G5DLfnyMDTY=StLech^M%$l|y5i#` zh_>-BKK->nr#%MIHvX~Kub4<|q-eXeW=5OX!THSK^3Z@V2_HgJD+c%_U+vJz>C}5=`o>3wmkBcn5IRb zd8`0W#>*C@KCDEZ`_^LCW~hGU8f&x!drX&Liy62x z1Z%Lx=ea<3PIhdW_U$;q+Q6Lw8->6y8LLaf~LMyP5%unhQU*NvlLTo;YJ0m>xF+MT2Jo~o)`*aQYcXNEMs7BleC7R1+;K*JM91=qd6W>l1 zj4=qW^;b@WU>-At8N?C#aniU)U?6*;a1dUL8J?f{dNgAnDZDPNndS8{dv*xIYZb_P zkliN^*-h|t+k>CHFt!EQ-x-PcxR zf9F?_@hM+vvuPAvk8O4K?N>f|23yp*R=V0&K4b z1&gzBLTj|gmSx`x#5ke%6^t#v_VvwJ{KUfg{8hbf2gx;(_%k@I4wLoucJn?`a$Q^M|2%o^a9DTv?Nita1trmUw6fDOUGn@=!u$PMf zBQj^mgKL<9hfhIp4T0<_F1%PxH`i%!4QHSyVa6c02CkSfWOW?tQ&P1zw4B;;Dg71Z z4GO2b#a~-<-r$`6AA{Ul1)g(~c`*xSpze_7)}N5J;qDOR))4qTcWCRczhejH4uICg z9ZGA~4%8j6WZ)k#KjjOg?tq*>6`0*z!yTv@;3Xk_NUBt`X5|f7cVa&x`Mv_=%tN?4 z!W;UH%`W10>V4o<7sm*pr0djvNiZKHDiXy;(#>CIfOs+Jo~noMA$^D zu}f=4pv;+koCK?}5vDsm$Trqfi>m_z#o5tKL1qm|Gb2tYL1K4-+SD>?XU^1LIWNFB zPs8k!g6Ym*TU>qnnUBS@L(8bYBk-!3UQK3Qu2v%>xy9AD0>5oM#+ic18X1i1g`@r$ zh#XIdcmuZE^SLjqjGzVAoe|nH?AvdAtj=+vsRh)I5%eR=C|RwuDwXc_H7mufz8}3c zCkU*O1-fit>$xY&t4nKUF2P$Gd@2dzYSbEC^2iWr@w8(C`4Kim6iIg`XhHR@2_CDH zQJ;de8oAjSqg|$>YKTx+J*8nah6sp75E7! zpZG9A*F@|9+{=4V!F1PyXDnSt_36l_<01=GD9(tHjBh0p0hUM)R%p*4HQ^u%7t-b-ty2N9O=andqt z$J4;_kdZ$-uq#5EqPSXq<%%)QRWlRC)ulD_m5-g_ zZ8(FtTJ)h-M$J&o>l9Z{XC!2Pt7VvA16}&h z9B`T_t}d-9eeN&`@@hH5eZ{f;-I`MnSa-j24HF8ir*x?`j??j3J;0GPTv#&ZLgj{F%$`-_DzYyjp+dnl$aM4qie+2yM-LX<+=B=?;}kVSeMp}9e(s;oFK23ucUht%B!a| zua+bScZVRaMi%3_?d+eanu5F z=io!va!p9}mFLRGlaxM<`MJQA>;P1Q7Y+?27XUdzN-0NFH{XIKepK1L;xpXfueV7S$po_Fn zyl@YmTf+}sLTGLwwfC9gRj1qAn{#JcP+eLxZvXBTw$H(eYW0WfGY$Kml}-0{_$B_p zSLwE{+UY^vV!9iBfu0d-%CDfyb#~Kq!LpZOF>_YZkijkj`Gk-!|QtR9iVTadt4j~)Af2@`AJEA>~-Q^&Yn#+rfpg97Z# z0`YHO-+s@}Zp=YejWoq`pbRGMGE-JvS~Cj&`2N#Zp8lGHup0g6C=^%dT(&K?z8%V{ zkh^RUS7U$kQfQ+c1=XFx7GK{geD^MYmD3)9VJIAwogbR%h2f<&V`D_c+}B!S?W{c# zrC=PYuT6bW9E8>Q$LRazaukD%leX6S)(UcCCXaR6`@z5SnO8c!nv)e%_rs)FFYW~* zDCRkxmRLIik>PwkRYm5!7_635)YBWPJs5@6Qg2ob;oHyr`1$i!r^0Fu;%YnT*_#$- zimOX&#v#6Z{NT*WFsx{E zh@<$N94xw)Z2ejCYL86LwC1|BW-N>;kM~~?VPn+GHbkbp{tb6YtX4kZ8{zs9O|4xa zlw#`61}(h4wZUU^4*Ab5vHp&}^Hi-K9e(PQ;HlTwgjBcszI=49ZJAqO{XKmp#jju6=c`hr6uMr(RtIEl8(Uw;`A8B?f!(k59 z%=D`8(wgy9*{SfEq%E&@1mZKP6_inTqogI*x1(56iafO&#MekMUu(s%Np7JA9WAbQ zzS8^(ZaFnO6@}FOXJ(xNkGMNl2>ODYMYwAFZ3aalb+0cSJR!QH&)&^JevOIlduC{P zwPOZ(VBxu8wEK32)ZJ&c==yfFJ-j#3Bmj@BIT9mMJ1C^?1vcr}TY-qO2l`Cq9OT!= z4!8~13}kdGS#`8EGoRp+OFnA``8AGc$)}XfPM=t4d9^c6B>uYg687lOtdP1lL)IN| zbcjz%L3}M=$v_M)4Iox1ttl%Y{-OXt(0gPYBab#?$QCn5-lLi|fDpd z`jzp6NrWv*sXH^Y?D}?bkP8C28G-=2`^6pUJ8smKI&#k2ZWJjYZ_tbHrceGtUFkc7rYmk9dQ&X2!|4xA(8Z zhxb1_gC)qY;e<2rkJv&VZm$=JV3DCWAQ^T4h~YQ=f`;n!flbJLHflBwtk) zh{_a{V9VL~>PPQ~ikjl9XNnlcR-ARcJ>DN}lz_BS<;1QM8?vK=i=ygom1qI>{kOs` zD31{G8xUAgJN5o+m7w+3OPXST`|0C{-~PeziWtb2I}R75xynk>@p_5*0$)0bDUgzW z{mS!8Wy8>$BD;-{iI}@ZjAQF(%6=Gbiq~CUyE(*TOkkR0t0}%Xrih_zEMyC2p$$v? z&_Cj_wB(vQh1?}7Y+o#4uP$5^S9gYJA@;3Le0;-9%-8H7%7(z_5zO6W{1;kvU0O3U zs4Ao>B6*K6Fqq}KL}AK0nC>Nlqg8^3UDj12sY-o}OAKMa#eO~||C z#M{y&`>{JW94s-At%FbmBHSM)b6jDeAiK0?dhp#jR=C7Cwm6#n58bz!izOF|u}f=4 z-8T=jFENgdUvIm<%boF&{*$2P z!itqVStfdU&Ejz{4<&_snr|sKAH`D7D@T209jd#J##AlO4(M~9G?gO3Q2$A&an`ha zuq(N;>#hS^q8$+E)SWItt_=r%c3`DXJfYW@_K(#$KC%S4Hlj>9UZ;V^Y#kUQlL<^a z$m&!DNyHzqFh-s*dKGBzCzR7YOkmnYR?mflmDwT?-d+USL?K1nOB!uIRxi>BvTeDP z?K+ZXFST2gYIkF>W!?8avU)xetj(6(5{Q%bpuOICp|#ni)lB{O0yob|TEgwkf|zBl zOTiZF#fr829!xvQ<}JfP;tj4lWA9SD*sdd#crR_ScAy7c6E~3+@4->G3)m7$ygM7@ zE%kK7i?uan;@vslv&4}1h_hl6@nSiGKyyEUR3s9CEdsyq!QHv%LN=n2c@Q4_9D{l> z-4zKc?C!>3i@@&%9^M#K8g7iiO)N#?Gvd!O589PPVRtVu?Ied63%1;w3ltM;EDfGn z=UA+^K@g7bc-2W;FQy=TX=}J|O^iD}crX|Q;iB)%>khUw2{8!qk+qT&=BEpfn!|qzWTDpD z7JJ{$(o(_W48fR-n4DHU2~uK?>yYb-;Z~rW<6-4;YY>=YJ0j^|9fG@^V`#zm+5+^5 zK3?#>w$$A55s9>}i!$tnZdFv?4MAin z4MG1gXuDE?URsm=M~{83L4FSJ<@zWsX~%gY8?0Kt?4uPr=xDgC(pQ{0ugjzFZSu0syPXaiL(1@8rl>zH4?H! zV@{$08?6yvTef~L4*?tBas_L|;oHy32{KHAFkO;Y*P*E@`J#p3y%n-+#$)$(mO+{> z0x{&v&e9yKSrwf30<&wzV|P;IYY?Zy4s@JQnvSPMvTGW~37_w>ZAMcG&Gk{!k6tBG?%-W>S0_@ zb}c0LJ`+LgHQCuJ=atrpmsT@H-4Bz^8z(I!_XIkH>?^GkFRdAY@?;Hn*I=D^XNPN` zpj*i{KwC2cF;IBE#;+6C{l^c#`Q6|C`3?!izTmBGaq{Y;aZw)mfhI_L*|3)&dnLR# z_BzkJD*5i#gO-PXXNb-J{fB>feBRgn4=f{%gGb(a;Hfh^b)4NK<}0l+^NG4IZ=#MP z5u8cM=$p}dl|EMchi6>t-@NI)Qy+DJ%`Xji`py zyJYzCnj|cjH`opKXh)tR?p|L5zHhn@wx#%JYf(2>Cyz2eBjVBIJ2%8HWJ=c7lwUa8 z*G&Pq`6Wjm+!l#FtrE3G7n}0!zVqU{>k>^#`6P{|TGGws$r&eF-nl8>?)0_L`^LCm z-u&{;t!3R@p#;R(VZ&~?1mqQsZnS8;v>Kzt^zq5XuNt?@2BtlbSkY(ecQ;xxURu-g zxPSNs<5r$mV7w{c?(N&`wqyP0jKEMt<=z{+Dd6rEraeUNjioNqvTi;AeSr$NJAp0s zzVAZ+V%x2y-CW`X1ooT+ZRz7i%g9S>d>B4HKe&Zk)a|LWg_-7#!A<#g-+{RW4fj&6#-jU6KWX9}Pq$48%EJ#HsxExWxgSFxGjjn?zdle78m2H)9Xh^T;14 ze8VB5TMN4*`s~J133sQj<=*$!bx^_9vTjEof~S{tD}B^ETIzkH57wpUR5qV`S7Xmt z$3VuG;NGY2Iwy-apL^H(yqJ`7@2#yMzv(@UK8Jg6KKHKl$#JXeLS9=Luu<+^T2nJK zy^Cz~sdueT>b%c&!`69klzNxexH|NnbJ@k_Q}0@z+`LNlQQv4O_`P+V65y>R-;VDh z!zjh?C2p}%sq*e_ZfPm_jXwA;JrKLK+&is~?l|_2N?ObR3=URtvP>840-gotd~!{| zM=m#@h2$abd&)CNVW*6|w8rJZf4y>r-M>7&a$xU__f9c+Y0V0B3>@2)BeVJ(ftGsg zO2pgMx3tCuih*fT180sy2ChP9b4X*Sn7p*c<%xlvtcH}5M@ArW$glpZ1hN%mPor`X z$PFB1<*06Z2{c${r>wlR#(Pi zE$|-0=94UOTpo3hwq877U}q1!$H4g{K>`;@*O0beJS31$(ONogOyNv1VqjzjN{Yiq z(G;BT+G>9FMxYp&?t*a}cF2RJ|EN5Q&E+eqdErK$IEb?i-hN$jv3l;sWU! z($zTV=abdR|&{9_+}A1z9o!V$>ITb{9h7`QF~c9_T;k zP%$1Xs3%iziNhK~1yXvxCu+q{#)S$O-h)AaE(X3XG~Ug<3_GnBFReKP^F&9GpUWD| z<E%&`zULA8=p{OW3|;&0s*be|qO`mV5|RvE))40i#~#G!a(`@Obj(JCFy&Tq>F)_gB*JhrekBVU=->c zXx~KM5gL+Io3_SBpiI#`lNDs?D(}1^vzA94B+t@EFOwC7=_>HLD8$@jyi=H7TI2mE z2KF*pL7px_7Bw)fDc_SkT@1`KSwWnx@|b}sPTvz1EWJ{S*OghrsnHKWNS9F(Y+*0?}1Fz>%0Pq#GF z7Kt88&f6fXw8rI0|2dhgBgoS$fmQ#pjXJI|sI3w(uyY;T5hUs&@VbD~MllC1KQFEE z9uxyR<1d!UQh8UIg*mcwP@Y~|clphqPm)5L4Ze8ro0{SK-p`Y`MJ#~Cw z!Y0E{TjK)7yflq<1Yx=_k9tQQrcX|m=m^4eE6^T_J}68tt?~Yo0qEq}jv!7)D2o?p z%LHg|Fgz5TcQLBA#s$K_voroe{xKosbmXx;`jLm}v%?CHAWTOn&jnJLek5T!3=Dz1 z2ZJ~ro5>eSvN0+xL_d-^T@1`4tRPIsPVbc`ujJ7PD-Y9WFTx6zqGPY@2&55Kz7!n- z9RtT)L<|h8X$WJhl@E&3OKZ-9d4v^&>C%6&T9Ic11ParSJWQXx2rCHFMIgJA{J`8z zmN;#V_n&yM!wQceP8S1XVbvbAL7WTK6^1%5T>hv zY5&nRBni{Szz!=sf;b(S(FG^?i-B#7PjUK@#OY#SN*azJOh>kLK|-U*vsoev(~mq% z$3r|ki4cV8D)5{Et348h=|{dM9Rm3j9mMI#b}iUYmL9ZoAT3Hik~m!q%t=EKri(me z28ukxst;O|URrZAphp^lFkSoaGO$e|P?&xsVY+y*M;d}S9aHoS0H{5R9M^cXOc19d z%y$e-*N`Mm7Xx#7L6|P`X#Y`|ek3c?rT;wA5QOR4e{2L&n0_Q-dJ)K{=qOIddvI4G z#yYTa^KKigtvLsF)P>Sm6ZW<24&y_id9O|auedttJ#QBrMCqaraiI9`WH)iNHvLGF z^rDaTA5eNMjfDkdMqH=!%km0g@b@H*b+*PkP~4Yog7HH!lCJX3!{A5sjaZIf$G@;PR-0yoQqj~q>hZXTtu@%JYJ%-WoqvA7h z?~nzApZ3I0#ry+Fff-0!tZQ0qe9SpiU5QR>b<{WV5FPcDeDVuI zbYv`M^hw`))Hm`~>Cnf0H%QUNJFo(azQcwu45H&4V9qCkB;73d2R!TP-9Dn={@t50REgtR@#~xebC3P8)WD@`IWt! zxsVe2sCOh0x>(my7xWD*9B1;mR!0{OrRurf<0lmH`7z&+shR4dzLCV|GWvMp1^VLN zap`*{*6`=lJCgidtjlM4$tvZv84kDmFuIvk!0sZANP(R zJ;xL@V@%1yJ4~fAUjuiXN}ZsS2k9N4$Iq&7{96uHF4i$JF z;5CUW{5^G#d@1_sC0>H`9Bbf=*j^1>C0-akN8v%vL&U&5uMuSD7XqoSowzh%Fyj?j3>DL6oTHMxd8?3DR>hF#glhgEo9&ce&%Ub1otVW^f-r6mt;i zzpD(h%1p9Cbo{EgO|Jhq+()%bEV_~rNCh%>j$h3=h)mHO?&GIoONa=>#HI$GUq?Lg z_tZtSHQs|_V4k=NvU8PpW+oRKATV|g(do^{>g9!k>|6z&2cYZzqY+k;or{6J%vzA1 zOX?Z(Zt>vP=?(N1T|<(k=we`=xeBs#Nj+cVZ?TCr#?Db0mUj>@H56p$l6t->+r%A24D99Bg7h4#{(?Ne8hEwIdq&S8Fy|s-V4l1RvU5ZduL=u0!7z3XdASut z`p?T=1=+a>1ZN}tM;#=|&Wk`EMF;6Q*1{J&vU4D#=O}Z`xri8;=dXh79E<9V|Fra< zjiMPlhrGOlc=@X!J6D0sK^Q!Tz?_4KfxQG)uoNAu{sNR*de8=0jGseb&P8D0jc2fe z^c?bLd@yI!K5M23QPo_>0m-gR9SIssPxe5GzbN&FuyEzAefgzCQ5s;jT z34{k@ORqg>gM@(s^wJt%L&U&N|HXD8k{`e1Eha=5C_XQ(ae2~zP8MqjmZBq;a0Id- zYe?erBGBo<*ggbN6RShQSYs|yTH`$^2BwJ)T$vvmf1W&w&xbrd-<&+c5X9%U|4bbc zO5)irq_oESPYmp2Vum0<$8O+dV6(^#>}q$&&aEM0V4CO{g7_TUikCc-=onZbI^^Y6 z5a~ZB(J@5vxfN)ZxIsyIH$`h}&cIHhV+ay-M6;-L(J9(8!hsU>(i+z%_N94_A;`~N zb<{ob{Csn=2t$ycBh==-Cw|abH_6Xs_&I5qAxO}r|E?z!XS2&36qfe_bN(Ubr6KeX z1nAgP%wR($KB(l;@Qx*p)c~X@r%8=tZE@gRuw;yV}={ zfOY|4rRcb;MjR*JgJNLbe?f{a1|}C4;-(wA1<}^HJn26N6%Ij+UiF{J5)G82m)5L6 zZs1rc`iLCm6~YXQ$rBB%6dnDVj<9wfLdQV*h`iqOX~$X~b&xzs#}gY)|Aia`*9jue zhFv-qhr!%rf}WylND`&X2=qee7)-}?cu1rcR%mYh#;r}%Ly|CE9GFMYF_ezG+)$!& zZqXO(AFK`?qSIL{yb!@>m>5eRA#T3vfGrCiC`&J`IS2M4=on2O0i0%xDtSp{nC%{f z()1xo)5X9%gpRTFr#u9ojXdffd6vF=F=~vZkJ!U$|6y&Y1yYtiBw4yRuovXVXnN^E zIItLavN0B==|hsHi-9RB9AYfJ^xt(@qLN29A$gXL`}z3{9b@Uw{*w_{_a9wCk}O>e z?4ZISM$<=FOpogz?TYpFfBgDazxm_O|Mkxwa2pbaRn6 zLY}Ge8I+oLn>cOF&43Px8)7Vd#6T5+@}g@akZ#kHEL{xju*@My(`B1}C3>qoG^Oc7 zlBUDJ2X~MlOUEY8kw+aQ&(e{Pi@+!BxBE;= z(}yHY7X$PD3$k=EFjhm&b6A!>P?la=Qyz?qCmn$?5+YF`7f9ETBuf_q^GeoZh|zSJ zqIH)9@HBp~sEg9{AxYE4zu(wOX*sn4Ye36^r2@7)0>LTW{5M0hm*N`Mle|-L}(|tkzK$-(7;iArFVHBEo zOR%O&CmFTd!culhZ==_H_ z+3H_%MxUgym_E!}`1{trr8TLKjz3J>A$=8wGfAS6g7nfF*Z27RyN`5_IR@*{Erzog zbEF`>w8rIqd4oJY{f$A8ZUvhAGO;Q#|0u0lfzAL7WwEgQ3JL~480=}!kz(}H8kYz2 z{_U^->o0%%_rL$}|FQOdy^`ccmgoBb^BoHNyg=XZ|Nhdztk$?L4|MlPbK-7qONfyljZAi4d zHcA8K>7`ZI2|G7B1CwiLeZVQgBd-d3)>_$uGNdch|L_A}QU;BzxB9AxW}sxfv}XF! z^hG_Wu@NlCM}cNtAvaLAURrg5_sT}DLfChxH(uhq$ffs*yos>}QGZt{Zu)6n`6 z6xyN(SExoHW$S~t>I(0l|M>O&4=iXHG`QZ3z+3Ijv^srA({_Zx|yFwbi4jN@|tlTQ3Ye|x_e|dL>d@|HPyJ4K?YImz=Lkil5bg{ZC zq?3($<9j7=s4_GIyYd|mN|^iTli{Naxj-ob8<2MP9z=LC-0Jn1g7zT^+P@`GMD57c zy{@#b_Mihr?WI-k!TaY=e3}tCyQ_Qb@Tv>T@uCNHkz~F4m-kOmFr#7i(e#0B`3`hz zdXFw8NzCs0xC3jPeZ(JpI&gg(#^6N#v;$3Yc378BfMU6Nqpn^=C}bbfko{8tiSgWL zI}Zf=_eNhm{ZYt1Bq2Mj8!+NQqwIJP3Zw5)=};d67${{gttsE-VU~v2i@L*iYu})V zeMpw8qxYiSyGGbu-*E(>?L8V~B?-IheMrJ}SeF)&+L;JRU0r@rue-EL-S#QXS1%tr`xM+THi%%o>AglDjjEDh9o7wM zTnCY?TU>zLuSb1*V_oVUNwN;>(&O)gh}B))BPQMJJ&^Yswc<#r^o87I-) zV!ih`8`$(7rRqbHs>8a$>3lo$C+Wk?jGt1hTlXKu>UNa1`Ravtz`8eDKWZtJ=0j2U zVQPWRh&<{XX{Zi)L4s0)>OMDffz&&aP#yM#Kpt3WSlu^8#~lP)on3Q)esYi`RyPCl z$UuYYMc#u7Z#80|P<=>4b;t`0EJAggV2(>Bn*O6ueMmxeGjMRQXb?-(Ew{KM|`VOA*MU4wA;|kQW(PN?N%G^ZujJRhp}tK-zc=`f#$(9aW$$pykq=vdCWmZ=k2;YGjNa@vZRF)Bp`jx1yZCw zrc2aKAUCka(MRNe*<00kbC0z*47Yk-RBN?sB)(x1?i<#??Llmn!d8UkK!PJx?CQm=wp(i zn+FHw4Wow9$FTn>Mz??7{OpTeND;_ASfl88Dm>~z>LN*sZU&|qtWiVgBN%L8VCo=g zgbsN;$Qm_*{*C^lYe<@)n?P=05uhWidp?p>Pl1%5k4b)R_N6&2Gh8#0`8If{)m6#y z(JA>U0!*`Ws0+-ip>vBlpS{=Uqu!Aw=cX^Pt`uR}w(+U2u`YFwBse$g(j3-^HA}KC zN*fTA*!nv*y+?f`P0gV$u&zeUZ6iwcQD|=aspdxulXH;6vbd@F6!(r1`1+}@s_hyn zHZQHI#dn}7Ec>&PI=e=_ME7;=twmiVxbjwA9hNqv+-U}8RH?aLRL=BK-$+99qL2Ho z$jt$oxpk>`B(XVsci_DzQggs-+Itk5k9lZ51nH|$q~^faTp!(eq)XG$d%?^sa&zq6 zCLnCzd(>rxBjx6$Rd)|FFCTm&Hn%&hS=HX?fc&)bdaEwayd%h7jUqR%`>(zOcck3B zv}OhJ9u(2JRh=P^;RaqRz%WvDURrg5W?-JZ63MyAd#t@Eb$+qSk&^S$s>?G22Sr_@ zh|Zzob%SQTwWR2LOrrB5kk5c3Jx2}%k4P5-&s7G0bWVP9kt97g1M}>a2+xsBnLyQi z{MDDQjI=PlwB`&PWv@hfjwH9>z}-i;bbN7)pJ(~P|>va!`XO*#6Q4qeU)Jso(_wmbL{?A|j{_B7KM__Vk z+kP{Hqd!;d194cq?oaADNx1%y`qMA};~&5LR3wM$0T*XfBxa)r?0G#U=*P{{#l@pI#L?C zo4#OD7pZ%#aHtnWbSv4`d#k=EetCC=JhBzRJN{(Qhtzq};N2DS*;1`&uN1a@NVoQB z^6m<0@HmO+z4DXhTfj|LUrdiPo=|)@=WA{}l_^z5kd#>K*B;;jRDp0wR+4 zM*ecN&iVB?ye7u zz4u;yliP&uB%a}|NqxNkMB)xkh@9iYx^@3ihuFNJDqnmxl!+ za|bhdF1*dQgI22B#ju%$?f&_L&wL_rkJZs-BZ=If)xx-wCb&fnSK7;c1$y-yt8_-yLK0?rECE0#aIOdq!Se*y3m$=F3OX7C;E@hqePP(iP z)pD+`UUw;LpOUN{)(uGFq`~&4_v%~VCkoq3Ys$I-iZ#9}^xuedff2+KSJg8!W$jav zwZppf9Oxv1c31a^s_HtRiGudhn(Dpa9OxvHcDo=82bM|iQQt_D_K)Bks2z_`tP9+2 z8wuBUtJ4LJ)ccbtQxdepy1bTo(lEO*Y1=&!d351OVsB@>OE7 zx{pBGe>Aj8^7JAwFt8R|*$nuIt(psGCkoL^t3Cso2XlEUHm~G0`96xxrzAGF{)=`- zz(9?!1<_U0e|7Xii`AzzH#dPicowmFEwDa#Fv031yz$IzDhZewtv? z%=`nj%)toEJ4my{IUGL=w3S8gKO2F;?r0W?ITC2oQL0&A0g1qk7`U|R0?mWz_Q#@Knl$5YL6)k{t?wO+Y6aW|G9ywKVvuZoN+ zNSJA{dTGrWnAS4SA~LsKCgvg!^6QEWd)kJ0aJpFiBPtc1MQUzA0vAZvkTf+nfi%dn z=V_D?h@{yoimvv-GsWhmHD_R2%sh+5>W#eW0P^g7ypLf@t1i!Cn4nsCRB= zV{;S84J>kVge9*uR&8Jk&h1H*X4qV;AqcW~O_e2onhyml2tpmRntSkCWhqTF@nCOF z85lKHLH}tEVgipm!dj0&$Kivu(=q2@Zcf1Ph=MPx%b~A$XaU$aZ-LVu(#^{R|N7kSOnppU5mSbObvS zvT`nPsl$AF+xwhk=w@KP28#$ClM9ze5&E32TZg>Bz#>DpqB+`sl%d@xn|C*GsED#h8I9OPW=Rj{bYft1?-37b97N^AsJ=rSLUaEnG*Uhzq1^ zND`x)2M0817D+nr)e%KEq1lO(+e40=%8s9TW0aOO;5dTG^r5FY&Jp#QW~Z!C{GNcz@y$O{at z!E`ShhFkg!Sm&Z=3e!t#rvHBW+poX;{jaQy&~DUjru$$c0>U;ujsecq@$8xM^wO#e z{PJD|MxCf_Ma;_2>oMxB2(4b9lT7{o`D-u;MWpWXjxeUq6;Y&a_ry1Lxs3E7FX}(d zOAzlo?^mx+%G#~rWSvVw_50_axetp(9kIlW!xio#TRllrqCTgI`p+m3pulSui8=zi z83{KRSRV$QDN!%285c2ue3BNKx(S4qBCrnhot~d|a%rY+0s|9ktB482urC4|6VpH| z&D2dGEfSrPhisfJm;_zm!^HKgVs=Xb@sMO;`j>YI3_?|rs+&N>6vavEDUeciJKfm) z?8`aE1oF+2NYzas0^}mF&SznEBt7V@Nhb-m>mpTmfsZ4-Ta9ceRkyG)--A41Byx2V zh$KPj!P-eESD({d-Av4}p;(G;6ZLU)tjP#cu0E$r(M=!)*Ne#2vF)P*ktic$u(W2! zAYDlSo7&M5O*3}1@<{qtUcAs+^wOFYNLP|YBUC(gJ~O zC0U%fC!K^}B)y1q9a}d#Q7_KX`*5qYW(CrfWD)7Q3B+nrR+4I|TWCdkY0V0xE6F0# zbr(p2g@w}f(wY^>R}zu0n?M$BEtId9)~rCjl8AiW1R@1dOk5?77ANVaF_`A-=EZy^ z5&60cBq9Go`Fd&1_8?zLM8a+Y*`{fsguS$81@e_dB1Pw$`jQk#v*(Kl z*li&}lfaoQ?$s}Z8t*ukMi{;&DWui&(I=Xx9uF) zNBtv-*FERKCuotcTO7#sQU6Hub@U&PQ$@Uv(EZRi)Mr2!TAyB8b^kzCHL$Lh(ZY)V zR9Dx3FO;p9R$U#eI|Q?z3fHU0Vj6u2T+jKU#aom5`0OXLb%e^i|0r8u(rg|5$7eqg zt=IaR(MQqxlCDsPK0f=2Y#o92v;SIsboEHHb?D>%A)@u#KU#fs^+=<2=;O1WNY;@L zc^<#3@BLXQSud@+e_(du))m3JUE+%{&tt#(^x{IndTG_wVRjjV*+t~)$b|&@=-QFy z>d?n$7p+F!o+k|SQSV6Cs6!v0U9=i?*Y`ZWT_-AOjrx-2>d?o>pN7@#(ZkpA@>(A@ zO=R`(*5vr(vx^AT%|B@WQL4UpYf>MdUBoJNOTkdXNy>*Zu*eSEc&W56AR_(rB&}e%zi=n*&-5k(}#q=>#MJ2 zTPRU4tx0{{dqtpbu>sddcOJgZl zWrp%N9XA7WecIl`O6Y;eef-VUd4z@1^wO%2Kg=$?_e7L#FSQ+q5$eZI7K+kKtF8{C z55Ic@V7pFMUvEtc86hxnC?CDARQ&oOy4SUbkoN?1oa5SzNIy3Upl{_oB-diz7$|| z*Z0_c%+@8G30=4nVqstRg};19N>Wz*_SN zJt&`FMS>2NF+ER3*A7An`kJgyM}WYm7agBZU~J~Td$s(ol%AK?lyQT)y;X$g*lcro z)H%}Ex&Itg&aa3#mB|^o3M!A1^EF+W4tX>-SVeG-R1cR&JtNP}ang!TeIhnT{*23` zD~Gf6c#F4sq$Bah3WkM1g0k(UDtPe-X)U97iKUS3+0bKi|G9U?GyfscK8eY4_9>(NVV zRv=$IL}Km&$>o_Vtw=AeS%G}{5RthHeB6mJREg7-BJtU$h!i1^$D(gYF3=c~771@e_d06s&y4Py6x7vKN?K(${=#I(m?=BqB<;Y#SFyog|OaA&{>mB1^Yy zB^OAYB+t?zkgp^nOvl6)2&7Juhv^W=R}x?>Wej3A;=ux?>1)0=9Rm4E0)(Inq~R6? z>TA9>9Rm4EA_8^mK}^;qnyCX;3e?wpZ8`+Lv}Og;m1GlZ)2#=Q>hv*KCyzGg=jR@@^(8Bit|XgSo9+Th`fYQ7 zeimr!OI9FVNj9-I-35{a=0@**FRfXDbS2qDuI>UKPEx0UH_FvZYgQm#N$jz(#u&lL z6WbRfBUHvoQ@JXpsxLsybbCF^$d!nriL6G&pzS_YPR7SoI z7FB75jiU9^s;fi1A6!VfiD=#Qv4dF~txGShNqu~d7TLP@-;tK7mf?-U_0pQuM_1uZ zgzNZc^D+9i>RA5f9R1`TNxF{F$DLPX>-cAOH=H|feXwJrCF!L#)qBBpuA2zgO&_*P zuCKm?YNHkDr8TLKhcF^tcYTlLW2?QF7Nl=^ypEuP0pd->>o)q1eMqB^^7Spx*Ac03 zecIyT`j~y`mG4^~up<)U`ZU1q-pl;MS^CL)^MoCN6xXM%9(Jr8sMYz}y2_)I&jTPM79HpP-S&A#=zIfS=&wnCdH-Ru(>A&h=n>COv$Ujk# z9^5#viGUrM0p5cYuy6lFMf!~&LD>Lg8e;_EA95>!K$gtf{)v)wT)RRy>YGT|?P&CI zKh~{Yfhl3%yfr%r`640`cI!eu2wBQ^OWyg85D;F%R}qo0+aRO@DPiC8h3OE;ml2V$ z+u>tsVoKPzd}TTW@_AY$>@M)J&JFb*gc9~GPuL-lZ$m`F?oL7lvXt+ZuT6(Q9!HCW z9eK_9NOjcZ)f*-3rB(N0Tj{tDi+mkf&6m9D@~MsT_0p=#Ganw_-gyU#fZd+Hcy?f; zkYSN657?pb`#_<#l(@o2FkN4!xlzJiTC;ulePCrR+;S^Zh15&(h~2ClD3r*ERYAhe z*d5*0DyzRaOFzY1Ny2VU!q*XvubVg&S-ZG8QAFwbmZ$4@gEWvQZAMB3>ACM{efpMX z>(Lvo8&Z5iq;<%fJJZtg^es=;qZeE^jjSWdhRDgDO1sr(+%_lZr;(TB>NfItfS^(J zLmb>uJ&GU4~ z<9;jhbY#*G3esfQXleSE#OWA%?;l@pZy$fA`*e}0n?&S_Y+Jcjw>NCGI=!@}RI`ZMXAE}olq59E}UwJ=@T-_wHexz7^%VTx#$FF}5`cY%+1Llv{Jx_H~kh1kH z$=1=4KYjo9yFbz4sKNDbD5RVAJY08$Q7=ld)_|bTdl4L9cx!r*##%|f{^-RoyceZd zYd{E46mGpj>M(i0ZoT-0_u{TGcI!o(yp7A;>cjDPg^MJ(N~=Ee+&}-@_wQd>AL0=$ zC8&Ao1Mt3$)zZ9E#9mr;eP7;9U(|zA*fk(Xwy@RM!mXaWcgomHtF90|c)#-w6y2mm z)Ef$UJ9*4a_H^MoyOZeL*!1MZZgmsZ`3_HJB&x^|JH8|XjYx~L=QopSWjnh}Un zNPb*r7dg5gK7J(gXPb~aJ9LLj0&8N0qC9!`O7uROEUl@ZiHi*A4tjT>UVSPM7@e`+ z9hjd5c3yCOlSXvLdhhGf1A*8W&&N#xo8=N)JBZvI8>jXw|MJ5x|N9@`?K|b>rM2q3 z%b)ovxQcfNQWJK&qyI{BAO23cd1=k)!&SF@OSvPy6a>~W)NMMuLtlr^jah$X7%Bj@ zJ0L%ewjP^bn&FRM-~YgK>pK=S;dhQcFOhSOyCd?m!hgaa_&LYDr{z%>zOMDXdF@r} z4;m?Ng1N>Jl$7sjQtpP}6O&krZiZk-c6Z9kOKZv_q9ePzcze5*aAAw&FqJISJsjue z9I+juZ%FT6bAB3ceI@#(M}&`r?|uDwBoGN!tOfov>m=*$Q2Z<~>k#21*Lz=p9tbo$ z&`83e_(@=o$}f8mkpzElXYctq7l@Ssr&1oL7Tyd+v>vOW@e*0in62B1lY;R*4aT=+ z`%@73qJM>n^U$~U`q&nGPjhkC$LAA`iy!*Xe>D}~DHSiRnb~B&&0+s_9>GV+p%4An z>SLShJq^WOAMZbrid(fHP8r)gP@iqtDHJcQnGSppfaxwWaX8t89hS?hP|!}1cxg?^ z8w2kUi8vOmXOe8FvdTLp;-xjEFSyWl7lAnb*;Aj-QAd1COV0N+5Wk1!mAqp_B=FK# zrIdHd!%J(X|L(zM?YjuX0if(HU0)^ldi+r!zI$s*Uo`$i9B%rso|aX-!r{Av@6#fg z#^Lv9{E6k}@bZ^^>%UWKWkJ#+nW6Q-qYX7A)d{5Kxdz6k6OU;oKdfB)34~oP0G!DNb z*G%oJ(eM$w*FYbQuhKjm^K&FnO3aQJfHU@}I7-C#BoY7eeveL6?HUswv0Zuf zU^4<~gq5b^_Xs=h8WnF%TnnUJd{1-n`z`Wejf;CW8}qRr8zRe&y}Rv%h5{nJq^O|c-)4W7)!K> z!O75e~*y^iLbMjl_|TOu&WvP{xj_TO`t@#d67JlGO=wTR5ojnk1wt}eARjof9@ z#pic~@R3H%Wo&N5mdj0D#fYYnyNoyI`jM~D_9rx#!G>YNcEvQVF9vDmNv#C=5ebwb+6XU6$emkEsw zxgX8B(a1Mf_AML>FGXNVif*9AhG{LQN_inFm-!)gtX$%9$ z9>NFxh~)KzO{1dj0ZQ^7hkdUH-=xX5T+-cN2J)Giud2e(ZOUuDv4{*G6>f>lOi z^CL2l&kLpJW|QC`{%q?spTFbbq+qeu`25(E5j5kGA$sfHw9l;J94?lwBWwNK`M)*u zqXT);k7=L5TM0owiku#)NNjw4JnoG|2I|p`>GJja8tz#|R*!7w^Tf{7OplD#o5u7q zvxaUh0((1`g;C*dy}f|0iQ&skx`_RbJJBLjYa1D4H(4^&H1g0akL|Z`(~32?Sq}IV zj%+2C8C;2ni0f9pL~9y(Xy(nSDIB*01=FJj?+3W`bfo2{CNyL89@6vpehYm@1NcSb z1MrTG&oF{-8q+?rg<+2d@dx}ftBPHb=)F}BE0`GWGkJ`^g<+2f^6mB!OjGXH)!PcD zk^4*@*`FU}6cbR=mT4_e?ai7*68n1Dde-6&li2oA^daz<^jDG+`oF1F5s^|&7kum`L=vI6sQSAM1J` zks*IbOf!E-4B|(X`2%_Yd-{64G~q=xWu)|065@3PmXEs z4~fB86uCc!?90&2YVC-hNX#xWAGmKQn7>8zkBMY@bYq)GVd&osopqO={`TuHfB$Qs z5+7{mF}~;WloaAKH+FSJ2t1MV|I(b9AFZ5_U1DN?LQ6GcnVB*B6pi(M2AB7-)Lv;$ zYNRi#m_}`#0SSAJ$U36HEtgzlcAfb-A|JSbPck)D>KXsEOg;716&K`jiCL%lIhuNK z7pWxCkT3}MdFsJcoLpkoX?~u92^?oeC5f1NSd}(L3a9_2IW-t(dNZ&61_M+`PR)L|7jU4&8c2QNj?vFus%xug4_~&F$q7C!~fEp)Hp^OHHQfv zYA}s_fl1SUyJCVp)nI=@^BBL)|8VL$7@b79iS!@8gk70$zma=P8vp+s zokY2b^xtn)KSGJN7x@B{rvH%0V_V!JC^?K}9m$o#=tU0yOLNN5SnGm_Ooac~l(4I< zO(S=hH2k-lnc4m2_9rxl!QL*?$Rn~e{5Oq(Q;YB)J2H0jto=ytF=_Z8-i~X3Lt14J zHCk{BU#%}rwf~%ZOq%`U>eMJE)7ZbA=mBlTJXl{635A^em*$+qgi)hN{;`XA-mx@T zNLJVNo6>HVAMDob1TThviI1BQ-s%2%!SA8}<$;!uAvQ+0V+l0cf{$6#G*<7X*l)DB zi%9Iku}g_qOL_M9)?@xaA@-8bqf4XpVs8w|FYFY;1V49U+-iJ&hT13xty zGTnAQ&}io1quMF{Sz{0PFEwIR2T@$l^8<-Ks%bYm#3vFvZ@HF;Q621Xd!8R?v2p6{Dw+acUWN{a+F`1GxMNR$zYZdS-y=K z#1lTtR5y~ENFHjXS-#DLLFBKo{1F+XXYID1$Lj3SSK|jm4|{)BTzBJ) z3=l0_xb@&Z=tt}aCdBdHk5vhz^&?+UdWL_g@neYlQCm=aR6k~!>IoHSbXb4x$DZL| zYD8*0m>l}z{Gb~xxdMOpZmiz>Gl{lx5Q*spCG?n{+eZ??+HvH>CAOiz!+Ihy>oG{K zM7^jv3^pb0VC<$Z5!jzTQ?5WVWAJ@@8ra*I4uT{^Kg|h+z#5hu=6=U{{VmPwv6|e1 z2t)+-*o4eT$@z#mU7U;F?D>4~Q|&XywSG+v+|8-{dEoW1{@Q&Jod=uF9?(Y`VGhh1 zub=uHGLGem#G+h-03 zyVWNd29DrMb0zQcmww!$d<>4>YU9Nwfk&>RiF*gm;7fBxBfNLuYa5RHNgCZ8kBW=Y z#&la0t?l{!uG`}}Tx9bQ#gHiW9{n4C_!!@ULrb-j{_vld9AQE@{(&vi{&AEkv6Zg`b zagI+zRQ`brn-u2&t3ec7c#Rz}>}=uGy%NN2fsY{e@{erw5x~LA>Cc0%ud=^%3_Ly( zLCB$}>!C!f8L!`Y#8ZO@}BQwdetQ zq!E(~0=uHICJcj9bE2_ZJ}$cvhx~#e-ShK6BG&mMW*$6F>j#V$O4T=ow&5Opn&fN- zZ>|R72n(8@O<#*jKq&{%@x@>R{7Q#FNyT9$*zI_onxDI|hw0Z6!+E+dk&h(43K)8cd{f@T^h=2!p`m+z z9!Y!|x|e8c2I_^}!>T{k*2KM(32 zrC&>oj;LB0w34?+FxrmBZY}8x;R9owKJ#2l9GR0}nvJsVajK~=gpV}7md)N8d@bog zx?+vM?|OC~NW@@nR1S28FvoMhQ8iCGBrju{;X?sw%?6v6`b2= z9&llA5?UOb4{30I4{tRXRB&#inhzNsYNf$BMs+a9B)Iue;n$qB7@U}&my;f(Ur&R` z&c4xeKXx%iGx~xNWA6hzM~vNy)r}aDn_E!HM-1oYgEwa!*hWk+4~pE}ekva^PRxlp z(ygF?8JFKzKlRje`5jw2F9QaR72U{=)pJj0Sf~2wfsUZ1PI%?!K?WH+m z4g_2LI4VxdNfK>&N3x(So#*4hqhs|-Q8e)Ind4Ts>ai7@1L;PjG*{of9C&xoyJ+C) z!4?t^<)_w5C!Tilqb4n*lXLP@yS3!b8eye(DkY+Bl8qM{mx}gi$VZ)Udig&lYH;m}Klx`=vST?Wth4?rYY+ zWe(ntd`0PDyPz>j_>4~8E1Luw&DMM-bgq6L);(^&)c6UvLPw>?Hz69kQz(}jKZW$q664DB;8h6q zuX$#&9%qY2Ublcm8j-SXM&8pLj@HlS=!yHKMl(mC5w0nl zI00Uvvr~|8*icFB8botTqqK4eFvuY1!X-S)f`pAjuCSl)%4H2tihcFf47l$ zX$^ZVFS3T_9QIQKjr9DYJph=~_$fp#V~^Q`QSH(1qtdC}>F}cUv1jg={b->KKMszE z;M(6CXtZ<+=A$xXtbU-IWbhlBZVNsGe+CL%5LU(q^H-qoMUvpPBeDza;foCh@S05A<5QQ-?{5KUnd%~*)4Ou z$ky6|f_oYDZ34s;HRpXJv0Z$>|+|U+smAh#?D28>A}rGT@R~1 z3%9(vimES%^&JOKgOE@wTleD%-1T_b`q+c_OO57wQ9pJr67(ZBZBMlAcWHOCwF=rX z%N&HfxsrQy#D4bRp1fcFRC_Bm_^CZ@SAXg=2yw(tG-kuCPq*k{g|VmYfkqqFK|k{J zR!`n9`_Zm8kNU9-x&n=M%_sJ#Wq~JITamQeXO62%+J(s(J26MMm|Xr;^Wf;Gir!&A z^;kTc96CS;n`OK?Gt1zxb1=#Dv^}y0ChKFw+(@`3lJ@#&hJWVi9GtX|{U!5)HNs@0 zNZM@nJ3pK?0^wVda!;aUdkLmjK`xr)5Vu8B3 zM)Ol&8o6uqi2ZWJVBO%ZF=_SbcF>|3Fs(5#92J`m=-cKi$L~Z3vh}evXNKJ!X$L+d zqpVDmh^lSo8K^Si61xq^r76ra_!n$OfVG7~RPFU`3D6UE^6*o~y|RhNK67}dcE8%8APE6o{=KSsr~Q%}@`6{+q< zzvi#=UJ<4@pQ*2!pLlh8Y0mu8`xpgO_PT~-jcVXEHyTck(NEii(wx!w5w2{LgZAoM zfjRI~+9RO7IW*@uedak2aF}k7bvIpjIS<^YD5rt{NBgblr(zMOr(Guw(@S&Jg_jyX zg(F5}>6nUM=*Mn$?W`fPbh}k7_@#W|$g^~Gda$;MEFCl2>)1fOO_&^-pPeJm((%M> zu(*jV-OTYkf95Hv?loe_0JR};`=tr&*2^lu!dvj`3M|^n_QMz>_ zwlO7oKA#YoM3nBIdE`x-*KQ|{(o1vZmzp(#Q7xi$8`aOB+AK?6qkbMSed)R|Vq$Z2 z_~RQRhQ1nXHx1Jflg(az3Ikv8gJ#Gm0{h2@vlX*#=*l^LV2UBCRLcijFKOfe!!_n-PWT-jVwX}63}joE#O zUH%?v)M72{1!g{C`0ejgx`G`ehS%!b8vxDVi$)AKoIqk`YJc#oTiZpBjvqQ9%jE-R zso(sz*P*E~vaWHTqq?F=@W#SmUG^f@iSR+`IM2v2(L7!inI7Tnc8I5oaepY7^DLMky30Z0%)c$Z- z=Nn?Jx_^fH27kwW%GavT(UD$z3|pB6T;pSDYu-q+xqy0&A0kfxpR0$`gtDk=FGsm!yJKg^w2z*2mGfV_ZHR1jwfENUYau+;T(}Qv~>f^ zOEa5xzR{Pa2R{_6L-UnqMCF*A*do7dgj>R%m`4)3ANrKYOV#a>yk;0m%SJF<#8P#v zF1#0crTWyfb3tM_!SuX5=tbneCj8Sfm!7HW)W6LheP#(R9Gv(K@1;588235Cc=m{7 zW7$Zf{nUr^&W-c(QuQf)!@JF;(TM3BB+>}KJ9072#f^3;Gn?;wcrFZ?a7QQ-bZl-X z0L3!jpULmk1M}dg`ez;w7c_7FOiszqb4(A@2XzcbM zml}UwqhLq`=$O!tONrO>8I`HW<-rfd%wtJbvuS4w+k%td+3n0Pf9HJ(*WR9%2NL~< zmhrMQ-s_0`EU_o&mlA&rS0oXiV{JT4(Nw!noSv8F%p8czx`XLOgy)E04~1;7^fl>$ zCG0D7us9zlmdHBAeF?MoB0ERuIwAe-m{;p6CxO&=cn_{uvkW<&tOVvKXU|XNc%Bcl;(_E+?U8NW(}QNsa~X! z=B#YL(}WzC}c9M&A3&)%HTXhVii_jcr_ zG3__{kw%j2w#E`)0d+M5|IZnhcDfDuDhC5cy6CLV$%B7ftkbe(wzCF z_a#b<&mugxLkN%aIk)C?-Rw2!r$wnWXEc67Vmul#+WrISBmVr0oepLrrl;x3Br^s> zrY}bih77i=&l5W2Oo+YIqc{h4jqPWi4(#0gY>pnMU;fnl8tp&k9-&7+wbobzLVHD+ znxk7wE;auC`-r~HJwlH(R_16<5!r3l+_o zm5Wv1Ng6GEf8?}VjdUk6r|J3EKSx=1?YQ}G$hysytZr+kjj z=QKXYhzX`Dk)GS2hD#QS^+BhZ)AQ1t2@*b{6SDR;oz#mMFo8tA5lO@Ik8cc^&O!K$ zZ%=8oXWF_cM#Sf*&%6c<_l+!Mb7Hh$YxH`kSELx}oB8`^@8~HcyM%R86hX?LaPn>PNWK7x6h(hxV5~eS`D! zInB>;!^#+BBSd~~H`N@c*LD*2^}IYXs+ImzYd9o7@AP|ier=6#OC<7hvj%plW!%{> zeOZIYRDJFFr9`tvu(pZ(+!FcNQ@F+(;Q>7^kE~IDrrB@sQggd%w^`OMf9gkgS;XAq z@<=15s^g~)&1~w7{5)cMbbhH3Q`L=MKQxQ{+|BU_hi>PKt8F+n-4^{+Gsj~W-8}wf zw_>xYsz>LSKh@rP4dwx{*4$Q(NNYV|p9ZAKn1H=lcie)&^B!W#fBJFS=lfAV#|NNWzhcJvJWQsd9KAM-tM;lAiR zvWHy<^^FXUNX;QVvIh^W(%AeXykBn-xw&aP+@pD!8gmSDkJ6mk7@0l3=k|baOM?dS z@IgP=n`GEzN}oX(a(o7SyNX-ztUUj%U2gYs?0tl{Q!OGmKmF7rwpyH!pQhB(oU_Lp zzesz*X?nqh2ZT7b+wo~;IEPk?#?AdRk0aE06T7hn^$t8Y-^#nR#vi}F{~_20;(%BC zv1lf!A1$rZI12~or8#4cA3lEi8su>nk({F!pX2)0ilpRxaiE?S8Thcs&Jj|)MAnPb z;?(>+uzQ$(Y3`5kCf-H7+a0wS^qAA)(40u@9OhCYBDcWz)SKNA%^;|7-y6?y^wQU! z2g4f4MuR#fQm9v9oModkVV<0WM)9C%5y`p7(T|_n&eqP%&(`Qsx?+tR&k`*?J`eg4 z$)xAIWNa$b$hln(^Yo2o2e)u?UYauw{Qc+8U!%IRMP%m~cTbgXHBnwTJ1@-{m0!Mp zi{@($p4+8Ikw(6#^fdi)(3r+xVD|()7&OgHSnt;t$L8mO-P80-jUV9^@k>w81C53T z9=8cL2R;{Gk6xNHrp8Pd^5559h9AELA-80&9W=>3z-K*c% zsDfb;-%U4(kJG_^4EiO}&Od__NG`ANlPR!2|dyp;d$^=?TL)% zma|C!c)dCKsafB+hi~C6JvZNihmXk(@S&8 z7>Lz4Z&*Z{jyPgMcDh)@G8Elx+Qaj}8ul3kp#GVLH!M!fi8Znd$47Wq_#)DDxOw2e zoTe|{oH7Td(_q^w;&i*@`>12^(=eSmdU_t2!;VTFcTzMNJbrci(v$Q{=dhyKz&k{o z?mzW04>XmS3&-iDIb{x9c}gGkT|}IYspwdhXm-1&=YchB9X}SgwJeC0Ma(1I7BFFi}Y{<&b4{Qb{G1nTxnsYN(XU(!7NXSc}L*dpEjgZHJQG|c8@ z&N|z zi#rf$4UI)sPSs0uN~2liOK1_vN3hOWiQftmcq0$8tWMV}QQSoayVnD|5Hm<~UF7QQ z{51MXbM@Iv5BdHbQ#22>>AJw5bieC>7tcaq?hKL#^`w4s$q2>kfsqo={DATu$5!= z(wx!w5gmv$UlQUPb3FTBbmCfH>bY{LUYauke-63-s!?^sUATzOria_qb|GbkYY*8k zo%-kSEylG6>(RVpF&E5?DYY{*zuN=%ioGDZ7_Q|Z?6U)|E2aw=SyN8yspmDiNwxTt|dlk{ncUnwM0Z8 z&o_d%X7X~BP9%1_lxvAm9l_c|^`I9mx;e;ZqtHS6Sz*uDuN9)KGFVG{rXEQ|iVI`H zmZ`QAoud(>%--Zipxmjezg4JK_DXL~nJjZ1rJI_bu=zbsK1)GBgzj6%D1(=|4iLgMZY zx*bS^_B)V$FdXs6h1GsEji3TWW1WUvIcYD=)qEz{I*dp})NXg*9jEA;8w6LZu>?Su z=A6dRWyHdD%UEIG?)}(Yzr8wSKaa)_$j&++J&06x^QE~m&t*44B4>}Q2IiaOT~may zI+7=r&TeG92qWr8Ei{A69J{RoNS|))OrD6$E;DwhH`1srGiK|@rnS@PO#ZB~NA;Js zHjTkjDDrw_$e;VIX6E6zeofnn%&r8zSkt!610jw-}|rJ}ltheP}|T@r7{H|YVFRb=>>p6ntg z4|%p`;^7tXYY+7=O$~`bMf}=>d>-=H>UR&=L3yciug4}n^S$#k7=KQ#$Y`5b@P!%tb<3L$*s;gZu}DZ(wy=cXyhj%H}MjB z&)pu??sa~77j6CAU(iHqu5%HTwS3dU_4YEjF=wj2NJ7aI`|ELPjfiOKTGWK{$#9NxwbjQClb?(Nf>MPJU{3~ORgO!&9`%*>!zZ7cn0$Q z#WR{vi=+I_o2wqYG{!y3bZ%lTJ#yFWFMSSaPV#}g+qLde;-}CU8pt2r7?0q?jq#Gm zHz$}$n&tRXqGdXRnLz{jBi6cO@+xDxElt>ZZXb<1guTZc*wlb;yq3N+rv}U#j+ma? zM;fDg|IK0j*?oJ4e`yYTktkS_dTt+RJelJ)WGu!a8oSWzQX_^;kOJzl{ZnFze7^ga z-~alL4~Qs+#!x*KvTQM}H}TRJIv4ns2-|4kp}Fd^z|C3wxtDrG|BYUn|L^bqulwh1 z+5SWmj+?{!YT#ZAtdApXPU49`eWfsgU*1h%6cmK@^Td#LBw-j@iMGKY67_vYB{6V^ zuza3MgqfS;2%A^Q6N$Pr6f^I)IWTh%Z=zL@1Nfzc^xSU7 zO>4H*4&To0sV7T|;#Z3wK=Fpw=V0J-yj}=CFtY$g6)jRc}9fdr) z>RJ3nCt{`v&{YrLc^8f-@_2^PLz7bF*VAu3iN6pCHwibvJ$w%&!jTaIdF5(BUL*CGy(jS(8ZjKd zapUkFR@*n$9+63SPL53ybLZvurMdd`7b@?c?~$pc<)y6ytuNc$d8vJA)&+ifN2zKc zv1jkx(yhdL1>AX|eQ8cg^oO^W%XJlvGX$f(yaHPON>UM<}6l`eB4sA*Gu5;r2RZE_5l8(7hz_; z{GlF3nYc$6ST?0MzuD-BxOZM;Uz$^W7{#-DNZ?yDyF`|z-#LLV%}I%YvxETtED?Cc zNkRhxcQ39#o4K#KzczCaLxlMKED&)H6G(UWyJPuOA4Vbf9^&`2#G@FwsXO1jw4U@~ zE)NE8j_Q2(9>GU*B7)f?|NquZ+Rok25_=qfZDxMJY4@(G%n=EUAnnfYurJNkcP|8@ z4nh(6 zNO$;qg2k6y-90)iy@xEmlNg4voW<`67XOqOOxhufZzb9RF>JPdPHbumcFy8Uv+gV~ zGr#w34@rC{(8}Qtf%UP^os;;|tP6xUM|XwnA&KuK+I6^GB6pP@&0n~RON`8{go0l{X68jWdkE%bf!tLRVE!>9M%SwE zA(xLOHs>35e#d=jPE9z`wGq3<#xlm917g~V*1Eessk9!^A|hE z_N6)1iD4n?u5tSj(fzX*TSIelzxSo}7rh974j+ZsHE?g|w_gXZn<$K5e7}3M-j8tT z;JuVx%}k?rlI@z`1;P_eQC~W45n_4-H!+)N@EuZ zKK3^+jZHd?6Z}1K7k=T-_gj!CQ4xNvu<1pP@b@&rhr(!osxkbr>BT0Z|_cH}g{1TAKSyUsW&kVwi~tug7nF8kw(1Bj4yJ zQNFD(VM0fw`AtOD_%x^ady?jxrGtI62=nV`rz!E=In6K4xiv7{NNYI1iO8Drik;*9 z(wx;8tkW9J_jUR>f7QYa&hz&q&o@g4TWJmE+eM7e6Jni0?k|q{bG;bsr4jFH#KmF> z){7R@6R`GZ&T6EVwwPR^LKcx>x+^)8D)z<)*m=rFv#!xBO?T7yl7=U(7XyV1PvX1z zh%DGn<6GK^N*j%VMz+G>yVk7tqRrmHej4A>vSUbz<2K%hr7NU?4=|5;H0v5+X?|e@ zHa42Sm_mesWh^!dDa^-r&5d-0=*1zp*a_d#{KX=&KqL2;zNr2>mVm~I!6hfUhv#tZOt&2V+r0`ZhBn&0Z8%I~XYB{*oxFf8;_@G80%@Wcs$k z1RD7YlVtif?*u1c&<&c$n5B`LEB#nqXn_xKk4a*Evoy_|;16j2V!aqB4o8G|;!ATQ*OY;}g7+9M7OOo%KrGsl9a37WCG3b^VQM~w>OdUyF%*Il=9=dX@42R9GOV@T_g1uO8KEN z=P$4{GzNJIk@H(DaUAd-n!E(%{Lq;582I!UWF@g4vr=erU}3i&;9%j8NS>n-$)p>cGI5n?0rFKelRw6eu zayyE|5j&>mq*EWIhDPcxrCHZ#cIF8(#PI)L6;fwGnAU#xdNVyn$tNse?YHfA)ck3Sh{;v7f~-2My*bS%md<&MS(=AqHxcn;$iC9@ ztwQcEdBi_O;TW!amiz^-A86!=|CU7jX6Yy#yNQtBER8I&2Rn5^_wB|Ze`(J7G!Mt{ zNQT^t$PpKXbsTY{W&04G-o8vxICc{ezge1HCl4`vh4E&+7tPWUvb8m* zkJxa=G+HcOZw_v>djD3Mb&Y0ejyG<|z)E8gb)cA#i^4kjbaR$}USINvAMY;l1lbLl zY+2)DW^A@tH)r`oqq&jZi{{f2-az$9`>nvIab|CZ6O?{z=0*)ftdGRpIN~qOxn7L$#!W>0-iwE&>y!kZQH2@KmQEsmvvhY0TaeG9liN zOH~MisFSZS-mLc{EIrek+wccOe=&te+N2$ee0|9y{y9PisE?6*5&6E-i_MmwBmP?w z@x#*47|c5&zul6M-z*&|)FLud81y3dmptO1BfN1F5x@5$9gXycee_~( z2V<6w@WxGr{CFMkNbWQ)O$+%UF}J{&p@VIpO86lV0gt&$ecSZy#sPn6*5@4S!*Dk( z0)9*)6XHgf*lYti-@hgKevugUqUbKjg90}Dq%$|cj-&kZ@{%O{X6IltE%JRVfYY(v zpPQ+hR`J9Bd1nbX(<0wDjYslnZY|B1mn7deONX0jmGI-*X(W})^3qtE6aHJ0@SCNB z&9u(;=7whQZZDs&Dv(<0x;F6XrXw!O%gmn7deONX0jmGC31rS*X~ zPWVf+J~f)9gQT}u#c!u10)^aP@_c^|limrw&oy$se@pUxvvipB7VG#iXeXq?%wyJO zk>-H^mIVA}XnrX4CgOdJhd?0rmOR}@x;j_^MYX?s;l7zUI<|Tf@jm9c3CTV) zbDIWrjDKFElXTzA9HdM{w(kN$hW8{ux;a!ATfqr;xQE0+RoT+;J-h)b7|Il5q4g9wglu&7x-9K zT7fi;jH|QT&tAu2OOz}bM6h4=Vf`=!=oejBO0(XFFf$}ZX4bM|J}H*nUwt_!B+`YY zH0u)0%#lDXDP{s6iSAAyb(O(kzb?@FFv>y~ z^zlMl`&nVaiE=rE$n*g{CZw%xaR#J$Jw*d9&b`H(^=>pf^F#@1yxU(JbfPPKl!#4@ zp*hjVbB67AgnNI22S)#v)+p~7^7s)AToU*xCxsAw{(-t8937~ z&ALXjG*6TaBGJbfoG^J8g*6izIMFZ7x@6Y?_B-1xb z^R$?~fvSYHAepanl4jQ7M1RN={Uyqa4Izk#6-GK=8YlU+YNjSYfuP=G1zlQlS5$c0w zK6|m%==A=q(VJ5~4UIuRidY})me*hn*u%1@(VKORX6YbvB0~LdDC9esJk(#qtb_>l zYmH3}*1(~DY1Vtud^*hTz!j8u2S4Ry>1GvleoscDr2=$~X6YbvB0_!i)k|TMIpI)$ z$V2@#%$%rDzt-5Sft>0ONvdy_j*h_$BG(67M|F>{f(@!1c-4Ms&KWvLoQPCE7RcdC zp6ah*PC}&m_-8>M@&s9u>YJIv)Q-sYtrxLl^k8RdwyGTL4@t0Z4jlyEBGyNzOxQLv zg?w?zbNw|8yhW~$u@!0L%S#gMo2A3RTSWWl?pKjmYiaH<$(nswdJDn`5$vN=UJ9E{ zASe4np6qW?IEHJ1+J!1ekYR9fjadCzs8gEtc@dU|M&6HDyfuy3Vm)tUte2OOm+hBk zU87l=Zw*F~?VF{a3hTtq$l-oz))iVWM#ORy%l0wRMH;EUj1K*?8Y4?f;h61>k6;JK z^DAUI^0NKXtZOt&^S~RID=A~qBA4gmpRGd9_s2Zn-=e^K)c8K`b3_skYasX(j+WQG z$N~SD1pGD{qriLA5dUD?K;#B&6>P3+A35SL%{fE!xO>z9KQ7QiRn8+nHa9NK3ICWU z{96=vj~d}0pl>?rq#HIpa>8Gl^@IMuTmG=s1KxS_sW)xa4Mq%x!5q{emdoRLWdW|$78}n8B&=@R& z8sjhh2$wcXk99z14?U5rNom$cqgk30%TXizr5BI09IZmSff@6Je~XAEZu)9R&A0po z8f`STy~qi_z3G-6jZvY&s4@Nl31UB4gcuVwy|qts#y=*j_RZ3qSdJRuACS^53I`~x zPwkAnX1_G+W6^v%I>tY0gnz*DXBt=RcY2N7U-DJ^&=>?{BICCmKh1fMobi`ty&qxe zJy0kTery8+g`Du)dud63*~3kiNce5b&wG&*{?VKDUc_jG#;6~)vP#qVJcUqiR!7eG zOS7)gEFG*bBH=en1Il^gq#^txC;X*ZS7^N$ZnDIxeTy0cjeLbk68@qwu(ZbbZT9v} z7IxpmTg}==&iG5S-j8PKV3Va0ew!Ih;fjn+uaHM%dBVSkn=Fm++X_>9aXe|{5m}P( zo2A1|mdN$lu8f@Vm*$M6e-{l!X}>>O-UJbF5!hsQIN%?XHTz%Qe}_99 z>7~iIzOP*ecsw@3qXUVY?~h5o?-GNpstEW^BDT$?7n`uwN&X39+3kqAB@n$B%-tg2 zH$w*!xwoYGJ|qTXQN{Z;3T$#u9Pf{5y#M>}gN>?+_bbfS0M(J>{nD(v^OtuhjCxVT z`wgyadXeM(F^%_4V=x#sypJW?&@}c%D@j-96bt<=!=QcaAJ*du$3(y)44$btXp&6%G4!w=Dd zqw)S$ViWst-amS?F7eB|NsRhYME+Q^CyY*;&znlYkrV&YtZTe~hQ`2yMBr}{AtvH{}Du5FQUk<9*vy%kI72@`{zG?eg6ZGEi~lcjK*7&M{&4+ z_U|w!RAUV-=!a0k$g*&rv5H6h|&<-G@%NQ((GK8i$o$2MS``lIrblu z*#FDBiwq`njr=#}9-0x!EBePY`FD{)j#NYcjk!CKJW|8hXe@M*uYdGp5bhN?$AAo;dz5&HsOC)Usy?KVG+x*BjZ19{?!Ly2ktGPkio~MEdUnAA7{+ zviXVE_LpW|;FtGLQP^X5-Ze7>pTq4Qj2ZiT-^OljAJT=!9-C;sdpYw!B6n%K^RD?+ zAQ7q1r%N~2iP*)1%w3Z7A7ilSckqiS@KNar9rB zlM(}G(b&J81$o`#-pq=e{ZC2u4>R+aY|_Ag5qNlW<0>5d+f@b4_`Y_PC=r0i5ZX@# zu3~+7oK0v>cuWrX&nt^Jr_3DX0VWOn+lh_Wq+RDK>;f?6%}MYNGxJ!?_D+pCqCSiT z(pb#y=xM%tZRQ9C+wEP=rvix>4N)J`NNn=604Xy^M19hzKOTpA&WX3Zi60#AlaZKn z7MPjCYC9{f^dV^9F==-KIr6vUK=a*eGe;cQZtrS76_^>D=tv@Wl_c>;_z>arNkjg2 z#^8{MYpv=qkt6>pS=0|R^V-@;tecIMM++Wh={H8JR7?JlQ zh{iqtWfffOgSHdr{iRu-8_m)|N=&2uBSPOuA@`SLF~3JRnPh ze$yCPTJso$zx>_viPQbkoU?S071Q9puhX!$M`UZW(RYe}-WqtbuFxzUro}|IZz~Mf z$l?B!F6TFmfu&WtU+tuaCPT~d{^ZSiKblVmi7}1sTXoBGE8QvN{*q+-X6Z2Pq``fw z5{fkP6($Y$O=DzfEh5956KUitOp@)JrGwm<2KKEYB~Zx0{*(s$P#8sI8rQeVo=78K zVbWaRGzOLyu|C-H^Kq-wYjO$3&!G3v6=n{GxulU9DMJg~&V1j%h&O zO5dM-*h=KilIHp7!@$gV2Cx0OJgl|bES?f;Gh^Ape}6J_Y0k~uJUfOpM-zx54nR>` zqsO`r?G806(3*9DHgQMUu~{qTAK+1eM7p-jPWZDDxi`-u%}1W^DX|W^XAbjAvn~PQgO5WC#ppY7Gq2+>&ALFC899EwkH$NKnnb%~zU*9@+G)H0l8wY9$}bWF zGmA7I**I=y4)f<^9lx15>O*bcf)roShul@1@aN1NCC2QA17##4#}`PXQP`YB`DW%Q zFJ`YsD-r>QCZzd%-_l%CY>ztAp=ix|H=3P;fhfX!>{xgKqm>sig?X5dHv@vPDAN48 z7n@6p?f5*^m|j|-G3rOnU##>FQ?y%psj0^7)qCxO0Mn&-u4k>{Jj$NGF*nh1gy z@!Mq66de>!uZUz&A)DH?;(h+x0@y}<&A86MA(7fa7IGqAc7 zHX4&m-z?4ZVzY?!u~=Ag!N+2Alg;ex{yY}*NFTSfN4==|3yzdcxT3LWY=^&-*h#uy$qZIQjqzgwvhJLbQ^MmFjZPk#^6)GP`b&R)_wmbL{?A|j{_B7KM__vm`QOa)=+zZt8V_#Ny~>gQoJ9T) zwLksxKmPH{U;g&p_rLuk(kmqd06k6af-oH~qcn1P)Rrvu@8o{{?SDpcCD*b_w&!5D zHFE$z3os|k{_mfE`1t87t?8J>qX5WSMiRMSrH=xb#Av=3ulBD+4$Z2`EB~!BpmEmA ze4mR9f?@GEfXz<$Ut2iwHeNkA`Eh_beH_3=2D7Mm9-tQ4_N0UV^K|dcdi?R_-9-k$ zrg$Kra+~&us{w8n4yO+UeEB}eScwM$>TY~%=1pGyKc^1_K;c`|i_%Ku*JV7$W8aH> zB}yL%Fpa@*6b}T{j@|YnKM*jdF90x&fnSS90xFGNKk_R8=Jb&O(-AilxE$`r56K_7LNmXFH(s-LQ9?oC=!E-Q9KWDT*hPz z^;?ryC@;t!(^N)eEh=&2-^sh*w*^}`~|2cga;Ky6ExM+3$V=eKmt|_w(8guC6 zS%5F^kQnr$co?8I^R4Mcei&d*9|nNLz@M>ZH1TJU_p2qgy~u0)=k!?sNDTa0I|^VI zR2>ud((JepS};3%vp(g(S0a7d!eVcyJr!|Ee11*K`&Bg zS<+SgkjSHlMLY=rR`Xn(n=Q-2j{=lt-O%^XAACk!#B%`O5J*F?C3z6w%lk((B`#uB ze=V`OZE4|E{iRv&LzftgMDZj5(#MCHktMCNISa4qFU`6{m^tuf@f?6nIEYx>n>&Hr zRnk@cAK{!R9t3cSkBbMITIz)#1SrjVAHvMxgd?5Xei+Bp4>BIUIz`{=flxDpTU1H$P+980!qC|M~hKc7kwi3Cs zB=7QvnK^Y`v=abDAgTskV6!&!697x{1OWOl0-B3<1fc1|<{tlr9|0)MDKkf0coD1m zv3WI+>2qRJU$pS5{?e>Vgqit))cFOJWzt`zKsgnsb&8Ru%*=N(#q&kt^ixlH~o? zi%}+Q(I|fzjZ`D2{7aJZ7mb0X#ln7@86SaIdmZq?3;RoR&eD-W5$0D4n|$KJVSZ`W z6AI;Ld+P2MvwoV5c`3jR}`RK)PG-@jhLW5WA-NX_c<}XQ@ zZV>oX(wwt&R8768Fu&H=^dg7(OB&{*7b8oHG#|M1l^|<1@)ahH z^FM-;vPG-xw>Q+SO3ZzFZ4#jz=r8HgekcrkQS%qmh>T>>*p5cN!laSDY2@qlDl&Zx zE-Pg$8tX$&m@HV1tTgK$1D_uFI*l1q%AA-&ur8*M=EzoO{klS|fkU)TuOij=UVKDk zYwa&9r~0Kit1+^)7Lmb4BTLg2W=&#!vov3)SFyg|s!Re)Q-4|0R38chpI$|*ZyJHl z%4lpX&9VNPuJAXFfu%uxlw2dQ>x8hwH7@o3V0DClipWZ{J{rx^e4SoJu#XuhQb^aA zHC^Kmg`uT2f3f1hpclEnq>KDbV`OPL-1pMhZ25 zK}q$Y5UJnlB+Sb3ereVfq8G;~r@U%>f2=g#_PQQt6J ze@*iKV(Va?5s5#BSEP~eX3};0=*L^I&WOYx!zx{_!F}#8~+~NK??nyI$(-^EXBJ($mSZm5U)2xM@`LAi_ZyJMjMr8i3 z@ew~Z4+E{7`IqM8dL5kET1Dz_8hLESssEZR-}kvEI6=6I)Za87m*}-IF0bHU)70N= z9jr4ra-jINYovPxPW{&;^)LMxtTQ6_H;sJH#kv2QuHm& z=`+DHBVvDBW}a1UO&-Ph{&{*#Vt+SvFoTQS-&X5DB41_F+#i+>CUCWoA3;wbkq2gJ z><@{2{@z6DZ?Pkl2x!K}Vrfo}MZQe{@{*<<3&8`4)LphT_D3)BUBV_(f7{6f5@}Sn zr7!h|L_T?M;+_7sAq*r^ciEEAzf9gV3BHNcAKQ{hB6XK7P5se}Jha_J=#Rg6NF18O ztQ&{^rCE0ua%V{+e@F~wMX{FO zo^F3QOW%v!S<=KG5`$S$tmdyJb|aBHOS+mL5`$S$B>wnk&t7aLa^k;vb8;*O?jizz z@cT$2Ut7|^AHB#U+D+vBnBSjg2b&9(HqQG?v)+rCaw0Qp+kLxe89>^%sm%e*jpP2( ztP8}HGe%R6Nc%CnM-sWSB&+#dVld^1upi59Ad$oVEnUx#UJRxjk@lO!=gIUsr@Zlc z{?eQ@bTAe**gu+~1BrZXN#E#?UJRxj5%rt91QPk$;zt0Iy%sDvkS_GGIM-(-HqQ7_;4jU(KukHP1`XzI5%8Nv6lsoQ~vYb9Lm#0e@*u zY78bFk?$iN9!TVTf6McIOlmw;BI13M$SuwB{+7r4cz809s5y*DX0INcK%5pBVX-{9B&vN7oH(BG@-e2NHQS zmIwRMZ3COg^|7Cuo~OMVf8ktzOLBe05y70JL;VTa1#{@VS)w`9-||d9Dq-A2q>mXS zP{@5HS;db)C%R~06M;Tv=RhIfW=Fx!-bkUVqxMl;*5PzO?Kj$M=3@cbV=E?1@Hmq^w51xa=ax zca4v`B!)UYyK|6VnzI^tsJM$P-!#%{dPQr}{;JGnpGIuG=*dkNMVk?5Po<2-Vc z>)tuhFU{G04AvR-ihgLMd8eI2{nDJ(7_2iQ)whrWyY6D^`jG1G_@3DMpIB#tI;>s9 z`WBgSjU4Omd907|7_2iQ*S7#S(8y!6bQQnt_=9yu1pBs42sF~2%$^7P&={;UBH6di zR-lpYW%fMThsI!?5z)SFSp$u9H?uqOPx|#3tTQ6r2Tlnza=O2Jb5>)p&WL#5(kHwh zIo{usMf{#63+m5zEFj8yZAqv=Blnqn9Y6A9!8#)XeoN&A8oAHp0Y5Yb>x@{(Zwb*r zBlnp+;fKaxKO-W3tkr==j`;UH;)ljyoe>#7Ku8c%aK^uTbJnkebp{KF;xnd^$7US! z@A*1@^kcBjh?w6r@)(z6{@t6i{TQq>_`_;H^1TAb{JS?NHBP}gBXWN0M@%PWKhx~F zIOpH`ziXs>R}T93Jm`nUU_T?)@w-Nv1K^~8&y#*=4AvR3j^8yt_6kF5 zYrf9-34rW)4AvQu^_#}y^@BDiKaa;e?uW); zol$weosT*4J@vW4o%81e_&`tgo>fDzkMBpYLXNj`0sh(AKenWi@@I`(!*ps zui-DvdLLphgR7V+gWE;o@4a}WdYb8*m+W{+cK%#~*T_QI$56AM@A2rs2 zMA2Q$pQ*bz;6JZ^dG3$eZ6W{%c zA*1FB#|pFJ11z=tXx0^C&cS1cbY8@_v{1}6B3oQ~u{x564={ImG-ox^!H92Z{(|W* z>PO};_^vf)HPTQF-_jfgt4O4grOEK!G>)-{E$N;gMYdWvW=Fn{yQyx~Dvb|tmr38+ zZv&DpG58aj(^yCH0ZF+(zH7deH8x#i@Ga44Fdzes+-dSf{OCuz$Uvj$G{}Dkw&qTg z=l;+bOyMH;w^QFhEI#=R)&2!Pk~>Ylj2{~576wm;CVYl!q}(6hHCM`xN17+Yw=|zY z^fn*4le!2UAK(j3lKb0I7XQ3Nx?tv+Q>T%%pHl8yvE8x z(U-8{ZLQAAKnwSoB=z3c^j++(~sXXlacweTk-hbe`% ztOvQfn(pU%U7&LgrU?YB`F z#1R_nKlH&%re+jU(hu4BXe_vF0N)b*r1T(c+$rRKlIQ%=uAz=c=b zS@M|wp_1QPguf%LEF;2w-kTKln8VD{+CFT5``>_31=7LnUYBoEE<*x&l{OW2o^|5#tzyuM*mdaFwtM!q-!^$-P&oLl7EOakJ3e= zAMbbGjT-kKTp`ZNAobEIq}+daOLKoHjCwKT{P@9*l$z?iOjdA3kb{KOymZ=i_dL&2p8UIYgEZh%~3k3>llOf~;f@@VUlk z$cCNSZMJM$=N%fne|`q(klr4A?MTCWw?{BriADRic(4=5um|^#Jif;%=>SKHm+vDk zoiI8)OU%~t9@lfT`V*(@De~dwkp49EN^@rDg^$kTPjp+4NF$QCfkwJ`V0uitNBCSi zG-`{7nS;g~pnPl*F3p*KgbVW`Txc}cslLVg(Yj^EM#_iGo6(Qfg~9ri&y+xPMqZ(H zU|=}@L$iSu?hgA?5Gvy=L`LFzl1O*zw=}7DiF}R$j?73zFE*V1#yNdyu1tKnETIxT z>_rXKABILRb`t3x{g%e`E-~swZ7X7RlNb{=q?_|MH(H*L%kDc*x$MSwOj2}bc@rr; zoNmJSa)mX7y3yi%D9pOc`xq*eoMi;|dS>71+5u?c?viHo?-2k%P^>tM?UbGpedao1 z>KjM&r8(m+_t4HFp+~&%l31s%Z=BGV=9EMnn&3lGMD*B(&q%fU{J%G2kt6zB8qwdw zu_)H%o5bV1$XWyXo0Ir+IO5HzUW~`0<}M%vFGJTEw;RXvr8y-rxX5q-ij>?1h%S)G z;ruNP=kEwc_*fK+@+}pGErXB6r9K#hL@R#d+0aQi|KA6tahJxU zIiE-VwYARW;&KlTltZEvij6qU_A+$iE>7Y}FJ@PlJ1)}-46V5f95j;1SC=%Q$J8BZ z)Cj#LG-tS$TY9be?ag8Qxf{JX<E<3dzy0pD$J|1%)=2#b)6Gb@7q705Y~MJmFU>hyhi)yhdU$`ZP;*#+OTv0g zjyRqij7O2wTR-B@dOy}LnGZLP>PvH~ABQmD5h=a-%#p`w@|-u0=}U7?V;D||75U~f zfky5#X-Iz`!o^yw$hY%L2ocEq$oc#&$>(i62K8wePTD$ysXo%k*O@e)zYn2bYi!2ZICYVHX8PfxhNi2_koPrC_ zkx|mNGRU6JNGuhN&2r7b{4EXU@3>edNJ52R-Zwc1nIDk}vZH@RW3wZq1^M{xT~7Hr z?7_YCfy;;m`BHl@dQsKQQXYnez7AxUEdps{^FVCG_t=V%8xW^E@QJJ zj~;0~KBU{?lZq(jaJ3do@&TYH>}YH_t~K$z(Te<`H0LCSL3oetIf)oCx+Wx-Oybr` zok@zlMZC$Ahw->R%gr34@8AEK_Ji;xNh7voGgzu?Tq zjj-|c@wm4Vxyz)9|9y@2tk_t$CJClT#97a?KvOe4a^{a+Li=68)S+9eh50}p$VR(c zZ#4@>fWu9lc9|`78Ik%U(&DL696X{L(}nr>E!wmW8umxp63YxO3PIXvR=Cf2bI#Ub*dwBUyIkd13hPHKFdVthDF{ zen-}z9ssD$9Sx1w@B;ut`T)QuB;|tzAHDeW>-u6^toMAK@#c)iA3lEi8r&x^i2NUu zV<3|A{~=wf?;?2-(I6fG033OWY&SIg0Kkx})Bp1RV>myG{2x3qlE{OzH2;UhU_7e$ zAJ79?my!Z#rbmwdhcy2GF${4<`VYI!*y*{%waEZD=0DFoY5EU|!B`aGKQiVoLpQ56 zhyOzw{(s;&bufR6@E;IkdURu(N8#*$NVET+{`TuHfB$Q!QcIgzO6qw5Y_p%?{NL*M zoA~~6fBiGOnqRjvi2NVkKV$as0ofp~f%E^;oSDO+kv~p@V;f>zhR6DO}>*q(`0dpC@o{PWcN45~Xm1 zSg!99A4FlUDV!A#`WgO&wD}*gm!Pj#-~)W~ zpQis-GtO(22e?8rg$2VAxt5nxHz5zl|3e!80G)FS;y3YA`ij+7qX`ls=K^lAY9 zf<`j^GWjEvXnK*;{~=BPAu)(;Mfh)7M}-nlgk42S=NH>aE$1r$LjK99 z4*p;fuoJvk2>dh6b;hI9{ZnLDnlnH3V~CB>?N|bhw%`NSn8y0)7%&s_iL=C>`Co@k zOAsHAJ?0M-BGP{zT^eoA+ZjV8{5DaO_s#H2xo4ya{|Bn^0?!Z$Kh_2ucP;~_IW%bZ zSyF4HxA)N@Ej!As1U6=kpd0C0GNuW?1z&u-GKz%Xwkz~`fRPja(wyXKL&nU(N3~OYqOn^? zE;VBJ$fLNi=lM}L+NkE;Xl_9ycHVL=5u=*#aIJP!=|+o?XryU{OH^aGRk_v(Q%C(M zttJI0K6c@g<<+`Tt)cveN;X%QjU45d=8OY7l?-MXk>#5QKVLwqbBI>##_W-<{XAB0k8b@4+yj#lzYk#aYW=f&cyq=cxDOy$I(u>-NVG~MbTEmv z{5E|eG3y<7Ok$Bn$veDAoR-jxPV3Jadx(GO!S@*%Ae!p?e_4CGU1@S8N$geX1%x?y z@*fZcRGpp{Ae44zzU^M@?Ox2q0D=U}js!iv+&#i9NDnuXInYI+yRtHm`LEGQr$_ko z_e#Y0MR9}OO5gSz?HbMcLdLW$nacRVEz8<9@xZCKpkG zEH>=TT6e1-BVvlD_Fi*;UId>18B3!rH`*gJf7n&EaOP(H)E(9!{H~ia*W932GMYQA z^KhtogiKv*K=l##1Jb!nLUw7xPA9v@?9pd0^ zu{j^5R=FtE-TCXs-FYvyMCrRWnSb@RH=d+Zof+j$yl|?04R<9j@Ak<18twNpE9b8K zJn+<;?XGzcUx;X$)<;Isd@m&Yc-?r&cv)LFyoj;0l*rz=>Xz1x#TLB(86;SDwttOY z`&rZY_@i~>BF|$Md+?Twcbs+fXN+|Z{`z?j-pEv}ZI+j-H6@0j+js%x8cTLzRn>UAS`;8)UD^mwni>n`%wcXPPZ7Tx^hj>V3< zMICQ{JleZ)*Sh1ref&vw{H`u_T^Bp1`CKVqjt@kd_m6~JqB)X#~L8|~AevlpSLCge4D*XyYBo>cY5ziTwq z3lTqFG^{Tr4oh-xT}g;HnZ@HblOxue>UIgmSjrvI?@Oa~epWI*{v;#9528+4>#3WB zw$+GG=`Ml$yomU1G-FAOn~zkAN+HQMHdH$Gi1 z>^Ylawa5+hI^se^^clO`Y1inQ7b1R|6~FBMl;Ee_Kvyza=2|0jGh^FfxYduz-#-2% zsQ-Qwr_Qz*FVz>;0YuGgv%{x=v2O6%pRv5ytH$lmV9#eSAgpp@`}h-0?UACjGt2^O zB4$kw5j`nR0dvdG$DcC&FSX|07JKK`?^9MR8-%yqOrMJQcYDY{dB*9Fd0MGQ?U)fF zZhNerVEh4VAO0CLnuQ&mQTNV$_@?{2Q%!$tO{*EkXN|hQC9>DfS)gi`(UamFFu9vP zmGMt?+2WQP=t{)wjl+zd6orT>SLPxrp7tC6OIADv82U~5ExP7~h@UPczqF&*HXegj zzS+rnMvw!mEJEe}*I&E%S3w=T7=m(;s=%bjySAO2&hz zQ{rt8h0KNeEjQAqGXANG)m!eJ3lS}ihTd3goBK``m0-WJ+i_r(8u9UG6r;`!{B~7G z1xnSX&Pp=Yxse;`Q*Zppp=f^r^pcFNJK8G}zDq9cm{yXhj8+Q@7R95Uw=Z$1*tPa=b>DpZ_!AkueOWim{9!h$cEs3Q z^!8I!uQtvtIqY~ZlH=VT@!smj`S$TAs{Y8Q8u+tZmQ?kqE<>hnoZmifod2nM`?nAJ z=9uv7Zd&*lQ<*%{^ko zA3K`SZWNODh<#RcFI(Eg5 zUTp~(>jmXM)KIVQ#oZPg>TbvGsT`@=T5PDtpFwtXotCXV@+C>brYBHn<|ApKS3ZDaE?9)>Mx(Ji9Tr zu}mK_b#~(EUO7D+%oDyB)Q~g7Q3H)wD<8to<2_7~5tae+J2MuOCalef(L(sOHi=x7ih+ znyR&o(OW<9slQX9GvU-5f6A7NU!3gzmXI;3-+j`l+v)h5!K#SKJ@=`Me%4qI>D(8G z*8Moe*3Zq?e#tVC%xaI_?imSp)X9+t)~BlaTMPxs>*%HzA(PT&K}L1h zcwg-nBr?ZS?})2V%3Pp$jZQI{?YGOBXxo?Gog zMzi5CtQWiNURerN%gxCB<1YJ;oTt36w%N5ieAPII^~Y^?e>tZ}z12Ruq=)FR7c!cg?89nuc9dol?$Y|lk)^i=Fn9stlRB(|-TB({2r>dTjf?*lD)|4R5_U#}wT@?>%+#AyUjcX||;grh0Vy z^m;)3o_p*I&X6=+Xx~8@vbs4+&P55i0Dx&(h&;F;pZ**Vmv%48>pSuyh--$}4 zMsBMQywUv`hFv|Me$OrTC2xq-SR7FI)DSY(>qc&|Pi3@qL!^eCC@locw;d990h67v zlp68=`7-S4>GXT;GowIg|9^q1FMsBZ9MfA)NYj}Q4d>zs!Ur@y8 zqn|6G++JT0QC*U`FZS3iK#v8fNZ#C1uQl}tF&uxUy$FA=$J4iuKU>#i4Zb*@ZZUeu z*xudr$KzC7n%nDBcl@&&p7pDz3(4D=F&^`mvUjnW-g@J!eboFty5>dTeOgfcTxCJE z*i7$aY+IW5XrrHH%-!{=H-71rEqByKRNIkee+4wTW3icj`ZMH#x|x3exS9TQlV=)> z&2(SH%iFH^`hoD<$DbtdpE6<=d+FAbI9fmcV$|%7rFFv}1FJNx7mm++>E;cwwk`J3 zt+jDn8|bzPbuZl??9=hfG&z3k6|-V-TkNH~J9x>feNXMZ?xk-Ze-bf2_M|K&k zx1*4;KEBGM>r*@asrt*l)O0Qp9OGuR;(n{1&o@Nwi>>tdGu7K}?{zDE`}k9Dh^Ss{ zrMow%YPT#!&-_gJAGgwfZps~x#a4RASlQ94kE%%6KK{gx7BRIMjUSgH#znLfa)XRIBzY1$ssJ?cjK_VFjq__3$I z)fDqs?4*aP`vuVMVIU7n$)c*u>eRMmxEnm<1 zhz9zJ1hC!MZ9_a>EUq^*o-3`#VjJDPu^(Yyx+k+d>NfiJ@h7UfHw2k3 zw$Ve?{Z>Qw`n5;&%g^qJk3W&oQlq}B^H}VnTj<`b2oG<>i^EcG8r?NQIFZy$f+jX%FtP5D^tqMMAvzO$q~Ku#%x-~`rU+&=#-yBCO6QhGFozoh{-*3A)>XIIyOzYvDhuQCQ$cR zSW!irywLOW)KFW(NA8#}Dtd@m9$q~@9#!{cLxfB8(dXe}{Uu>V- zbng5HDx8h>VgaY6UapGW;#_U+?ORQ<6V8p<7O+2Jx`IJkRG-6Oi>MOdf($24UA z{#3=#Vguc}ICv=W^L$6;5nc4gXu=uRl<=n+xlemvM2q~aXYQO&_569rwKsRmg@~c( z7B78W8ZGid#I!S?iuliRMOtj1TN4bf=%(Etb@zPxxbe+YLVH-Zi08%TxizpMVHqrI zS>b=B4i=C8!V{k+#gFYZ#Im;7JGb_=KUyl{xug2Jb^iFcb#B3;BwRbRvfCPPMIS8I z2da!1AAcAuVw<(rIQRKAe-=gX{O$ZQz=utptSq}mDgB>ep;oufAD_3*A2KiUIJ)4L zld6Y|^_kV@z4LD!FeyERj8*^$JJ!wf$H&ccrxy{_i_LRiFENaCFG_>O=6U=XylX(6LzTsyXMJJ!`?^v%yq zo!jYCJ6idoB4%wZF+TUHxy_8{xvR%&^W6UoYSQ+p1CP3SzJ2@&o&MNQgsO|pb8qnP zSBNg%?Yc*_&ClM*-Snw9{**JzkK92QBxCDf{rZS=wo zmEBTky60~<#rmwf=iA4hi1({U>3XQelH!B zZ}D`~=VJT(^k+~bJgwMLspNrk|_%k5Wc31eUyXV`-pJ?j!v+_nNtdy#Dm%(-%$99GRQ+Lmw zpLfr#ey-1To{Q~s8y4d&gvuR@?Q=V}<<6~p4c4=6pKl+3;*Nio-dOCOyQab$WsmUr z@eH~jnTX_A?4H}P4tK7_OUa&#-E&j*ZVA7Ua$AKz>+bpX@rT|}akrKmet>1?NLy}n z>qgx?e}3LPH*bjLceQ(NX0#>X)wdk|%pKl+3;*DRb8~U_E zpOr$xpRm$tN~WqG_5S?0e{N4$xz^`b&&B?^Ka>Zz*WN|hw>WF=e@1wtJl%bMJZo;R z2vM4@<%WC1cBxz3b(Lw|Kev;G-pkV>+`S>zw#ELrALN^5LdMIvAMjipHShjRJ7oH- zN6oj7KgtdHu!v`L(VM>|mT{*lsQTTpY4pfXXByAkI-k44>c0B%L(j$jdDw9;hc4#_ zS3ehL&EwDP3rF{^*Jlis7pkU%-Kna->}gOUI~Hfn!yQny%Z_N0pJmLw^Qnxsj$gz& zzSuzzJMMeSuk#txGk45Yuz`J7nzN5cjMb=iA3kk+9&8ulhmS&$Yh!w{aM;p)cu^W(<(fBN-b{-(}x z7U#~*ib}}x>hAO7&UpwaayUQAU2v*xjSeBZvM9Rd=j6-H^l4!Kl277&=IL`GqpgSK zHK%9&X!q^oPa@Jv1(AEXeJ&*QYQ|zRa_?Hy(TkmPtDXGWX9ermo%3g&L!Uasc5v!+ zBR|M}pej!8d$x|A`8i;6D}64b6>j2`Xz|JJwixogWEB;zb5`2UmB_pLq~{ zs_GyA`9J?n&6PdvWM$O{^^Jl)h z_2?BH^Fq~6Q{$Jqcl(N#`dmc6=~>o-ullv=+sDn{oqNM-!TP<2uf=Y<@!!}RYiowT zBEuF_FMGec5V&*9qVrTD?a`xWWE)fE_Tyxe}A)jY}+WE>w{Nro(peyt%glVcf;uw9rMB)=|pSl z4ZGnam};?^?wXeEpI6;X-#-4x8CI*+{f5`#D7p>i-mKEzyy3?viA{6!TzJF(OxbUE zMaTT?joe6|dqX}e{I%Fkwiq;npgek_U+?ORP~`)ksXWe^iXx@fo>A>6@Bv}WYSVH4HwFhkOpK7BJAAjNve?)+~r34R8zl9t-P^zeb-ejZ=AjAZu<7| zClOJC>`YycO#>8|R2 z;k)1H*Uj|T$IbM=|NiT5m#<&{O@+;3N8R=nH_LZ-$@_c+{aTzq_mk}XuUxKeXXRB7 zpl=_47<`xd{hzPJhPrE7d&C!sB4|EdJHjJ>(;it`L86srJ)MoS&d)`8Q8UM>4Uw`@ERgSE+)xWKU>CdI! zJaWE4@XB5EfkzDS_%nyLzRxH;^6B=&X-g!@T30<(^-Z-^THnbdb(VZQj{bM|$UjMs zEaix;b9dWN`4qsVcp=Lx&!5*0`S#~}*e=8!(mgKn6}|JbKXOZbx{UnsyHT`Q))yP= zCL?cbCm!@h5it zr7lFi*1GDRc>a$W@!2&8>ZbZD52#O#_;=a&f30=Zt?sh>r%n%-TW7-Prk~xMo9qh` z%23RWb>(KSxy;ShP)TmCAMpOlP4=mb|J9OO-6?UYtzU2d$`nqE5*yW%x^>F1EiE%vE9e&n%!o=6uW8jbQD!LN?I zqLp5V_-WtpN6itua#LN2X!WL@498;HOXyqmLc+9zpBvG}D#a3zd+JI=JL1}})Fva= z^;d4MFNmmKcl*jcbtR&gB>VWzSGU~9XnJABw6ZM7sHSjVi*0tx7n-pZ@m;ssw~s%{ zXnR6@?P)t+w_s}imN288vfbGOCn$FAlEziIuTQ*s**3_PZWj-#-3GMtd-X$eG-57dc~BKlzledzaVIWj|5R zJ3jtQMzvJG7d!B_qTlSycFXH_m3h}4`0eA*WR$*MYr%iVM#FZMUL)VyOZe})1;2g# zk&Jdws(hU`Ew!(|?Z&rP$+lXVjO~W)T@SQxAAcsJ8fJJeJ`Ub;n(-J90Yv5at_Rw; zk3W*p(oAr8?!(u1yt<5b9=Gvhx6VZK{hTwoCqG|jOf4nj(tR%XbyVQCEcHh^@94f4 zGJaf{z2#bHNwBhBTLE{>kau}qcjn)D#C>W*e zO~ktQ_+D$wcZYY~5Qh1uta@^%erm-S!Vq@M?RlLt*bw$JG4JTfpTjY?>Zd~brCufD zQp&U!kF$*BX6Bt+^-D5}w9eD+%8s@aV!zcfPu;G6=fU>{5oO9Ow(D&_akE5qcIX(zMp#fm)&zyGOi^|$hfyQ;=zbqtL>bt*!{obZnUxtPZ;U9gwee(Wc>8F?C)~dnj85_L_47nBGws``}uP--c>oV z*wpvp*1WwHx7{Ye!n8{2`1qq>ynoeqSKo_0eamMhVtKm!{&+~<9DS*;JHHo);u}&c(I%_hNhBWh~qK?|7_yA!BM>u9#8W6@9O@_kAF}zB%=dK7JwN zr^m~F1)(19d9M!5Th&-zWP8^`^V`QCCd^eVFqW(o{It=hht^V%LCh9l1zw-?J+}9?fipQmGjBi+Pm@~O_XO7Xoj|#}#=C5V6fjuM0y>V2`7QWXS{8u~TJf3Xam3Q@1=-;{HKUMWd@7Z#fU#sf( zO(OS_J3KLpm`V9EmC-Kzi?GgJej%dm!0Pg@o}+)~j{jUjEAPaX%_{Vj)yh^XPKZd$jxR{rdaJVHNJ^~YvTm8$Cp$yVcUyVLgi&pVp=g^ZsrC_gs)r(|4e zzFf^6B4X-2OMWQ*)QnbxDH>dC@td*k7((o-f1<0s8o7)Z`%|gpQXF$=`rTflvOnNy zQHYqbWg0R+;_9Lyqy$+Ju{jp9Kj2wWh?tUPD&n8w+MOY!O^OiFpOdpYx;tF6KTs_u z`^TR++E1>keXc!CdTs2>57%(h{QU5E`!j2q;n&4%#}O>}Zb~it1D+FSXMEnu7bl&D zu(qSOBDvR;3{!UU?eC^kna7KEM#>HmFX4>6_y}hlB6>~~R!pff7185GFvH?3y{&b9 zOeYSEc77AWN>wX+!GY~8y_vmEjoibZs`_Kk)E25nJAXk&G4F4G*R$g6j@-ka%II$- z68W3^_QH-QcQ9niS$Y#aWy@4X3z@P>e6^`=vjWWcw}1Wj|KneN`=9^%kAMBEtr50r z+k{KKFBJ$>*`|NYi?Le{=ZMV8EA^wdkE~m`O_Ipde_D-<9*qiJ53JzU;kaJ&7;$1UyXKcUQb-q z_=iTDeNlC7>hSN{IlZlS3G6yn*xI#oN$t5@q0RHVvGaE)*Jec7d;5#BBic|9>kC7ntyr-2E|vu#1Gwy}UM^BcEF3CzFP*ypQGLw?QMx5XB?V(|3JMF0Kfl+|CaO)oPm5oZx|SvM(GTw z=De<9c@6+uuu2012pZ8Y22@8{*TOsl-I~Rvi!{t79~KAc4I&N79u|kdCSM(C-Jo+J zUu_7u&zPm`m0iC=l-iSCK3NpoLt1)n6h7Ha%u+b+CeS4j{dI+6f+PYD_uh@kV27lK0s zAJ$OqF(dKnZrmPU&WZi=^ zabWyeZJbV4VIZV|Vbnp`b)S2C81;4Qezy)Fi4Gequo4pCut6hV9im+qyO6Keo5n^q zVshPRsvH8n+HO=vVi=-Mdji3$w9D_mMK{Mhp1tahsJ-eyZN<@B9O(=mL{g7<5QFBl zI0ZKOMAT^>4Ecm15Y4psk^5z@#w_mN7#Kph7C^K(>|z>;7}7N78p&D*&GsY45w3$g z2k#sfhrlLZO@dwb{v6{bV^xCCwX`^-`~5dtR7>{jo{6uK(%MEOnjA#$NOcr--TpID zTkUjF9-Vzl8rmG(IEr%2*&jAP)&YB-S80mw3PB-YZFG7UMyGggiaPw_D>}}t_^Gz< zM1s+28AqxEsk?D-*6H3XXuZ)9qM#N$6kup{Bsc}!W6n6%y70Bp9Y~wP_WGqMu(Z(V zN6KGBd!f77P?$ov7f93zmT{d#AdPA4A&rh0rO}a9BX&WKQ$R@U0*d$>)1RGgRrG?F zB(Q+Nx*6^j@#i0F_W~)=3z4W3EMq#AgLl`j?l}u*_db=;u_lvVaAjf?=~yU9FO=8? ztog6I%25a?j1KoA(kY%J)$!Ne?$Ait=s<$eX&FbV1F5_FaYlMcqa#KU=_m+>Mn{fA zz;L;*3@%_Df8DK;LcrSSbT5tGBz-x?cKzz^nP{YBbRt2g5O~+AoJBLFaXI#uMh899 z=*X%8y`Vs0q*G!udQ6;|u&JJnqDv>eosU-Z5^A~TG&;m{BoTjOA_G!3dJZI1i5^Iz zb=2K|IlI?S-rC*ax9P#=Ror)R&341H78^vnHD$N;@-RH4HX%iurMp-ogcQcdO0ygP z5Yf>}LfgKg-5e&_(Xs=8#;6DPI9f?+n?1&8?U8ir09K@j1HeBz@>wMw4uI4yWEqbe z&_u}60f)Qk0Ep;lCAnD>cDT5@1MHuoemc;02OJhMw7LPY*<-Am+BezF;ysv|0pOyM z1Caj|5-H(AikKX8qno7OJRR<)10bTKiJ0`SOiUsifCYuR!9tEEf@@56uAACKaeHuN z05Wdi0F>;=fWt;Eq=-rXcx)1EZ~6|!1y{7d{})_{a#qG+dcV?aUs*%zDd<3>1Dfo{ z5q3iB?oZY9sy0*?yoZDiz%FI92E;WcUpOcvQo>DA$7FXqO9)w05Z#RopoorE$7FYB zYmAm0Ks4w^3prXHT-~*<8co&t+^Zc9K*o(S031Len;k9AcypAvU&b+M7afWU=t6hX z0T9tlf@8#tHYYrwWd~q^p>E(LM-#y{Cp=a2U*a-ZTLs}MFT)HVO>H*_4jZ|UA|~fN zX?HhD2f*EQKtl>R`^yfP6CTjA1As;cG}(>Ao{Z-97zdZC|G9By2H?ut$N|{Ql7eug z;H-?Jt|Vl4m#$7zROV?7z(qf<0Tj{E>X__q*p1P$19EWTXd!f~gR8rPcSf_0k=zGd zaQ*IZ05WbsLGkdKb`7A7+$1$mb{G1DkaY&o-N*nOF}O)^AdubdTIiSzlk8~80YpOv z&_a$@S9smSd}`g~J^-f}hXastBL{#3DC90!m_)>+2hZ3fsLWFa(A{(ZM0Asgm>d(H zI{;|e0a#$D8#u|)L~xA>&(Q*9zZ=wT#Nru3?HYi?lo18tO+2I^+UR$Cm{fVJeCZxm zR7Z*Zv|0mjkVFcih>ljrWcLW8FV?+q{IxsD};s)AWiLy zFm2>Q)-l;VFi8kmJAm#+22eytt7EczmIaJqsfg}JXopA z0A$>Ng5ps}?HWL-T}Tm=RBXg>s&`}nM07L}lm3-4;Q=i>AO{yMH9rUP)iIHDlD%;|6dq;?_enCu>HRi`QXPsssvHyl6_9j%VZ_{zj2 zbrnQ3IDi&%v^u!Dw^-G>$(=9`SPuuV3OHsd5CgOTIDkSPJK=9EktrqvXlxSfO|t{A zHzhnoG?Rd#GuoW+fR-}g6kN2Bqlw^}6Q0}&$KXc02H<>mm;vAbIsi6uAw^8ic@lfm z>;Sl%4nROSnutmNc6Q0}&Y^60sBJ1OgmD5go0LNjfnkKc&(cws*c!&(+B7W z;DCLU0rAAJwhE%uE@T~(-Gk81JQ+gPWhfd9tb!<_p}{=a-R_r(NoofWjSgtC8~-t* zjS0_ni>$6TVrVfO8Gwu%R6#iMX9hqp&j6Sw3+cf#HVO8oiGt{EW&lKVG!c_y!V8lK z2VjAr1Heg+CW32Bc#alCS2_T6jtoGDW0V1$U7(PV+JwX($PO6uWC$rtvTMx@0D`+) zv`FGBV|R;vH*9+067jJVIvo^j>!NTo5TdI zjw0x8WB^5Uv^pjSGaEEX?QWtWxM(3m6TObG$5=PH6OQSMwhDs%h8X}3ppZvT*dKad zj9^~|V;nFE_NIw~=x#coAqCMQ2`wfj5f0dcoWVs4xdTLS%?VHLgb_hU1|Z`G8Gt}I zgoM;Cq=-rXcx)2vO|t{wZaM%W8k%U44CXoDZlI+yG@f7B78taUqt(GRn8*N{+zIpM zJ=OpO@F)W~x4;a5ja5Da;IrCk93Y=$$Y!kr_a#O-Ruq2_S8f5VBqa=x#coS@K1Tqgw*Z;5tCz{3?YRBK>2h4M07L}lm7A8 z-9`@8M(iA1M|Rs!%JpqB!r{8fMHn2)4B$+`U=08j9vJ`|*|RD{izI-?CNV*)DhO|# zWEn~k9jzw3`6veuzjFrU;G%^btq!jFILB2k!W>jV27tmx8E_0^>Satv?pALYCjwWJqPIy4e4geZ;YqDGPI$~`e>n0E5c#9tyfHicK z0i1%MkdWF;B3dMq2@#JH9FJuOz};{FMRc?}CgUp;lhkVf3LVlbE#zo5;Y~(9EZ6j5 z9I6Or0A~;e8GvHo5E3?WA?uh7AZ?NmvNj3bO$QuH{#CR{CZiuMT5>nh5L~p7=_Yy| zlkpEn3zX_Ch?5V@0A$?A0pI`%dF+I*qD3;990?)oMVRiU10bTCM8u?jW$bPo{Ur(_ z8g*;3Tl6}*cblGzUe_&9N(Ufz=>S#%avxyFSX(v544~9*lKn5HT6r=>5<&_Gz}<8J zL^L$fBAJYXv}oA@K%)a-AxA3-Z?nhP-D)53&0&|_0la84SOdQCWYog}klKYTV{!wU z2w6JdaQE(jLqta_32*z#8d~pw18sM}VIfB=gKM+L7)|X1c-07NfIZV$%0mwML z27Gfufh>lhh-eera*8tp#$PNG+f(u(c z&j6g&CkIT%K^#qO#J)NGfDFJsYP1H#>u{SR+ao1h$T}t`QzRi|?Et!)4roXL$AH-+ z{*|%2u@OrSAQ~OeWH-)XGuoW+)JBY#?T!qaEc?-AxBHq=1uyjOJfiLrV@I8XSPb4%ZEbAQ^2; zce2y-U1k6>ZsY)P0EKLJ!q~cJA;&x!Le?2Tchdn7(M=*^(!VlxfK~j(;Ww|g zGPs)Ahil#I`0m~%eI`8DO>V?+mU3hOGH&1i9Elu4?q-N6sTbh@8k?kUk!>+U}jK zo2TJeH@Oq$JOVNRhnb@_Al|&u?u7Byh;Tq1lanbDHwpHp$s}|)9ng>h$S<2@PIy2| zYXH&cfF`@K`ed{@;mMsaj&qL;K*o(S031LecP4fR)Gd76id_9Fvunmoz?PDoHlNNqwQWpk8_c`}5oDF}z~ ztb!<_qt%OWd__B;Ma%9!1s6EU(Q3k*jDt8@xVhSh;XIugz=@4P2H;qnYXEKJLe?=E zKx31LoiN>v44{aPR>$OI93)IqyPIeTE?UUY;QAC?VUMwHawEp+2W9{=ZsY)P0EIku z!v3o0;&$|R08NAxCIRKs0T9tmB4X0NvWAv20Dq9dMGHBa2(B^Vxx3{?3=NGV1CVh8 z2cR!;2nidxkRm4MJSjF}e5VH;01*uhqU4yI6CTjg8bCA#7dXk$>foA;gSZ3aMvU_a z$N*rB)&NdOP)MYN3t7kHWQrt&+%q7>By7wzfFe3t9h32uaRy)`mK;Dd=tc`US{+=I zaS+!{RzWZqGl265qYMBCP{^Yvd=o8_02-S_R6%q%GJqnQNkofeG7b_ZsR@s0)UC;G z(d(FugIK|<7h%pLFawZrBL{#3C}dMBixx=$X$ORmA_L%VIshWN14K;v$7^Ug1As=| zn(P+6j>$NP>lRsERY8bXW&r0A1`a^jaSZ?w_&z|iNCIeV5*!d`3WB@g0E*~nHQ`Oh zLBb>=1Aqnx&_a$@6W(MT#L;9G#OViQ0J3bf1{^~i+wJJ@2m#+3yO4EEPNqmg$l4@y zHyzNBf@qOU#z9)NY<9w;MG`>c3_x9y zO@dt>9RLx{-J(Sjb0=$PiGohSMGHBa2(CHd$ts99`;h^lxlsmiLV^x}jr{e3b&F&& zMdDE+>JrdAt00Q#Xmw#2Ul}_9XxZJT-~uN(T1|M9aS+!{9!G<*nE{+f7-Rs5mumoR z<{j#d-iWE{lN zg6OI;l=BG404(&QHQ*TH*sCB)?LyWuIhi5}A!`TF-EaU!bhJ7q<16EsMA4fZKs01G zE#zo*a81TRTsK*UqGn+RaAISW0pI`%dF+JmqD2xwW0T-kL^cWPKsumV@zYHp6gdm!Z=z(HsLgn(k0sa4| zkZ^3nqUd+@=l9zPdM${Ri?@HYejHJf&V3QNF8 z?h+Bv{_)%rZB^A<0z5)X;DdoBu)jf~^N|3~_Bf!=F7v;;AgHheZ0`VdaE4Gd!0+3e zi~XJ2w|0m1w)GV6r@C^C1eV}M^noQ%RUejU1+95`FpSa(x?3U+MJNIvHNZs(`?#=u z9fk3g1=H+^{n}n2axK`Fy~A|wojOhj<0h5T{qk3cfYd`SwpPG#Y>L3xg05R3&O%0Z zC&|JJFpF6MCzM$P|INAxed$wJ0sKHKz$`9;h(7<#x(I0*WaeYh<@-!10?gtfh;Y=T zc!~vQ@R1XcZiI(P9A1Q?f4pdc89d1nF@SZ%;Bf$$V?Yz(s`gYC+B;g!ii5Eet24U& z#&^qxoOu8nVn=^?<6Hn9gCa0Tv)RMZM>5A?QY8ee*8}n{;*jFGDeAC`uhf2Tky6AH z2}Y-79I1}5!J9`MN%a}{SPNF&oO56b6h=qHQ^3aPI3vhLcW%(8u-d7(@_wazY4j%7 zanzBKG~fV1!3c#c#rtb6~Ezr{j!j6zQC*fPj2^jSE=E-(d2@O;Mld^KmVVbc$z4C_Ga9#a9NVsEO{lGK9g&W#8b$hUS4KJ|b^%5Fjrq?SH$@xeO7}9-A)X`cjF62!CNdzU zoFWneiI#CB5lCYqQOdNdhF zt2ij+(I$&QvCu>U~@7cJyyBDlr`=eh+- z=>Wto9e|7*WB?A34xVcCu+xMR(Hy%~B6% zWVAWq0WDDw(WqOK-LO_hn-iYg(Q-zC8Gwu%IRG3$A)95fo-DZr(AWWDSBpQ$S|9BV zUl#HIvq|QJ2ej;fQ*breE&3JrIpN9OE&e1kfHMjM2cWINHGnoUli)ullLXM%0odW@ z41l|l0Tj{EYQh_gh=3G;mK^{z1Q#vjXf@#tMnr%nce;3q>a zWX+R<$r1`#uL1BVGk_u*n&@B*Mnp1Nasbhw8!hB$^&&hN5doUq^}?q|1|Z``89d(L_x8SH}4UwCn&ZFmwPo$=8Gw)) zWdNrpC?updAw@f5Fj;~q!QM1G0PcnZD59g)F&SSOI{;|e0YIZ};3P+@gKID%;=1__ z8ufCwE0T&Cz$uPF1|Z0}27q>)f<#**fV4?M$eM!aZaSb@@^>~8G4 zQwE%ZixzUU9XS;kgAozv7AU0yka2VXGH&1iunaSRQoE4*U(7=K$77R-oiN|LLI*&^ z-+!}HYWuV2md9X3geDOga0)J1$kA%T8;pnmP40v_qW}khR7Yz7rzV&IklKZ;V{$NA zLLqCD(A{tVMRc?}CgUq(cVj1fjoTh(I^F6UMT_HGne;qYMBCP{?B^ z{1k1F02-SFd(&(ZP(B@SEcs8-3K@)u&?Lg$K%;J8Ky!fTYs9iQ)=ln&dE1{EfQ%bC z031LeA+-xBVscy<`XY?IX?6hIO$R_kM-wsWA5Tmo8~`-x)?~NnaSTR8%-xT_+CRpX z{=awo=eB=l11Dd8;cmNPGB7umelkAl9IJVrq8Spukp`HG)Gv(ZD-|51pp_63E>g{b zgQ<~ZB{R&IJuKzR#vht%sv`^SO9L%Llesu`Kn})A3US<7cFGp_ke^mS$9-h~p8tQl zP3sPxI}&LEtI>=uW*y0cd6Y^_zb5Ts+STZ%5gJ6cy~%cE+SRZa^#3*&7t}*>VP+Fo zbY=#VDgOa+Z8~8S*8*ZLE_j*Z!rU%yT|5j%Tg<8MbdSM%yMDDpCw#Oj*RPnH@DmXo zt)|mfHXYFlL%X0Nc|3^geC`C@Ni9(*=a4|59F}oJksq3{E5vjq_KXP9rguQJE`o@C z&Ek~^J!xIfB7mbPLPPDMt23B`sYHlCq3aJ3hzKi~(sgHNi;mLMme<=*O1q_Q!|}#( zrhPT%LtTgAc*+}m;6j$+xB*Rs+(WT9$r1c}DDvUBzL?dWo$V`YXnhP6XyAn1BZtWx zz6`@#jLodU_gPTDBhv}rP-@-8*?hPL->3ZnPc&$6%GOPsTa3z#(E?@P&-USmlxFxb z<78`{kG%yO9#XrIBK#y9GDon*&n7`^GyED3KtG}1J>TM;D-)CK!JhqpLPP%3BQTjO zE5gq|UW3oke}bn!w)5jnwe0}^iH<|o-hZ7I>`Kwg;NzE__0S5)rf_Pg4Iic`m--`}5a4`Y z3Y4U&9J&rUJ&V#QnWFuyWM(^TmtAX|WoNDZH*>91q!XG-HcW?O)QsfL)<}U+oZ9g* z(Wv=u$Arg#yjEbm)|*+C<<`TgBYQ{D26$qmOL!~901Q^1Dx>we7!G!Rf29n40f zBMsdY`~T1G^^fOB+2}x`P6vJ4A&&jYQ^Vz^Ut1E99=TMlWH`fNq;rUaTiDal-wh`z zjC7o@Sya609?dO)v?;9QuU0b7QNZXF&yi|o(=#TUDR!i6^c+aEj3d=V7Ix4&sT21b zCn>O!;lyVY>3K9@bNN=dzv{ls1~d?`Hagu)qaR8CLYb8!UC)?=(QQvw+;Tn#5-np! zN2QpNbj{{OrY?K%N%u#jBdbP{jvPlS(l#!jh(8Y&ZFF3{NbyJa(&!M+kwpCYSLR5m zP$3d^0^c}NO=NL8r;)rYYEPs(Ue9wTe8B!F+Ve=jjZ&MCs4;S6=(^1#BZL%j2sgv{ zI0|$^Ly42n^sGrle2bPH05m!P+~a6iFQn52%! z02)V$nWZ8Ex|rz!u&0QQCSr0-be;j0ccr`cKgi%}=1pF8GvXHWH)Gvo zX^B(aBLk3e1MbIJ>>(tic9YaR89);ug#+MjW&lJqG|*9w$vNR+GnH1GJj}$mV0d;T z8xmUBW2~DjGdWFx48YOzCqMM{9y!gr*TB0DL zA-icIN2`NN&zo=!kR>Nh(U}1Y^Co;(1~Y(Cn~?bb*#UE&6vZIjO$UHB9jzuj{YsL< zBz3+KjSgtC8`jFY%?VG9JKXZT3E%NC%m8ozg>05Z(W=n%CNv2K5E3ci4{{AaH^NB) z|390=Lv@@1K+74hr_>Q#U_e6?jR-w&LfzE31K)DO4B#-wU=2Wv;tyO4EE>Uonx zND-58H!^@CI@%te$pL!a~1ygaN{%u)&OWU$^Z@^K*(m^ z5rLHsbdXdy=v!8P9f`aVZiLGbC30m!&f z2IS2OrFJ1jOpbXngcK$Lq8-qpB?>wP7cJyy^&%WGH%60dK%O_@ zTW&@fkVgV;l-h(89Sl8h5*gqo0V^j`KuR$K5cN(9qKl#DO-^Xp0jJ;sCplUjTzcMw zXmSleQZWM-=1p!0@*_RlrZRA3VnDmdwCJ`s0dEVs47n}V4oBhQ8?797+ z=S}Etpd|_-8Xa(C_gnNb!X8>T+jHyIBBv>k0U*^;2IP5@8>M!W)I6!@O~NE0WW5N} z-N*on=xB9J##bgLsWX6RZ~!gjXmxPuc@x*o9xB;i6KWsk%Qsyy1F+5v9e}K)kjLGP zw`hszd6Pp(;ecb8_ZD3cJznCsmHn=FTuZmDwm&NS(H_k7)&RLN9Pz=34>BP$KFwvK zE21Yrm6vBPaN1;W5&0 zXZT#Kp!l-Q!CUlA^fX8Z?^}{6T1N0lergYMIJ}57|IIwo96pNH5j>f3&vO)mp?$pw zM+LVAADfmDJQAPU!yK-?2tCb(ZJxz`uzQMg;d?S6w1+tyUWA@zxeOl%*CXvS$u{FF zZ_ysngBz#NOLxt3o9`YcE32Lt+hn!g}`@yzup&+Bd9+hDCoMxcz1g zK91@%?eLX|2YkbNbxUOX%^LiK_3mFtb83%8z>JUM`mDYGW(|JEdf3<;+Bd9+bKnFY zzgdHyu^y)ss6EW#+Sj2sn9XRHoVc4XUh(+uM`}-VIDE}|v0Gcye#UxvXyZB}_n!aur4o5>7dX3>` z^n%^

      @MtEQY?SXt9UTr{Pa$w@Ud$MKD5mfm3~;zH>{PJIF=jJz z3@1W%JY!Hbv&DA?#@L}!lAWQT6&yih1$G^8`UN0yJOMRRmYuPY&%{0owaXW3)@7v#^{!hN_qfSFw|UC5Gd41s*f2z3i_jV~8}#mL^V34Hso*O|K#9;A z*Jk0?GS861$g_pp`h2@BS9O{zBoqPYA8SWoBr6*ODa||s;W-qli5zeKojFwYd4|G4 z-=QXq71%Z54F)xwPM~Iv^%FKO9WdTHz3X@zjBT{oImb`fNNHfx5TSP+fP-m_7CUp> z2^%R*Y#1W2>(Gjro%=hLNvG8UC##WX2t$`&ci#Xn#nm4u~35&**Y&hFRyNhp#-Yg=5ZcK75TuQhz9HIg0(rBTs2t5DM zz$3f5DdEo8$ZcZpaGUNT@ciRBc1pN2HgcQTFof%k?8|N*lN{`x67GbJBW02tj<`c_ zq(s7wAIJQ7S<7*Wm9h&BCzXN8%$srE}tja zZ%qsAOmfXQhWWdWwZS|_i`^f071+B~552+mt~ZR3{p~-R``gbs`;)!`KNoQvjR^dD zQ5_6kw7Spe?4aCzvxJU9#5(>Z>%PWsirWy{oPY^6MR<*=EYfLTTyE`)viT-*97ymr zg@eWAacXujKSM+jg=5C6@A=-jjxqb%L>H}v!T5zc9Z<>eCn)^&Bj9((HS+`)yC-E?Wp#ZDxWSA?t9M#d&e+InL?8{}?iC${Fvnc)w5Xi1Gr={Z zC5Byx)?kpL)jKUJXY5RHaB=us^b!VR6)kpJRL>-#0~qo&C{ZC#zwtD zf5Q;&Z_!PNFqmVfMdgf*dWG09L}1r!_n5FUgy<&2M%CO(W2_#)o?sHKJF zj1M{^J`CdcqOmX-n`mRs@n;-|s3ylD#UkcKcVRF{k@06dmoN6;IeQZN*E}~Et;qN@ zu0v)~e;Oq4>-dWwt@(e(cbuAl|7noGuj6kpN0IfPaUQb!&>!UQ_@cQGKU&j&#(NyJ zp#E3@0>3Wm2165B{~7n8VR`7^a-Zls48|xj{*3>4L7w`z{3n_Z@uRu@{kq(Y|Ijr( z^l$l3bRgnKYxpz%A3s{tf5v|t zBB1_Q5CXsEzrn~v)_=x-V0h|Jg9Lufe}f^4j6dT)-pGgkG)Umr{5Ke@$oMnXt+sei+N7txs*3{_yk|Q5B>c^|AzlAxNws3*XlpVpYb1W@KXPl|3sG}el(9i$Di>Z zR`^5zmj7@GBk3PMTEn059|r@df6IUMpu~MLD8W6p=|AH?Txy{HG>G$0Jt=XYOiHx) zGyaRIhvsg_rrX}KyVOsVx=%(WTKpORp~5-zZ~0HOGU7*T{-5z5-+Tc7(;#kt(Wi(X zt>Mr34;9v-f6IUM1EubhX^GbUGydav0QGPAuO64U$B*XvTgPz9f2i;d{agO4=Oym( zqc!{){~a$O*$-A}5cj`mU`z%kV1L(t!hiPFZG}JdZ~3ooVr)NJ(|^K$k32DPr$Ivh zvi{qCw1z+7zXvK@=zka_@XPvd`_UTyg#R9SX5uhN;FtB^_MEkpAb5mEPew-@W$$e~I7Z=6ICRgx z_xflK)$`67>M#ZT-try}z7ux*XpY@;{(()Owm=2$#p4Jy^ zA1Lz=62Onb5p`5fMkwm1c5Hfic?X|2GXv)HI=m+15`aqK#YiR;N*g$W#&R`r@R@z? zKhi!2c8a$%Hp&`exBFb2!e(s$(Hy&9;|de+4y1drt@ShR3r;{Y_L$?KcfY4aHD)fhFmN;JtGSuB; z7QbI$3w2S?0KeD24#4>!h0DOpVErL;Ap>%qGQcQdgE}%NBNnXSlbzZO3e;0Yf@KztY^@I?&zkJfS^6VVAjlVCGe zV)~019Ft(He_v!5@dtsZKMWH3@BcO1-#=c{KNUQua-yBAu%?9l-P7HT$7Hg?)r~O6 zEuNN#aZJOahp#6X6g@cGI95ei$&B)iePJ?6AdQW(5BwCb3*K~Wi=TG<;2T@94C!34 z2I&o-r zVqI{xu^Y&ypHpB^U$yz-dk|0?@B%W0;(bLH!#HoEbLhU1au+#EIVVcYOC+LZ3NSbt zUie0pnBn|8<9GyIT9?jnnHOoaP*=p_oEL$ga)J1aflgf!c5@nx<)@4RlsbrkYuLxiJPPwi^Z2OLoeN?ZMlj8im)&IZ0Jl<&V-fq&{hq*mCDa5!SAr9gK zH47vsS%jf>y|SbH5B~=wM{(N?DIcNfh*&o=;*c{-TbbPkwnFVlTj7HNkK$Q3%poRK zNM7^k;H4b4>Clo3Tftp{D8hJ1rT)A|H!xx4*bIun}$RAHF4mHX^YO;^~wL zox~y&hU9yeSlFiJU4(ItBNtCbZbrJt7Ob=l=!CYx2ZQ**x%Ux2t;C>=Eb)+o&k_sU zz%3p(2-}1d;?=gX{)NX(L~FY)b^ODj3D|@mjBJ8}3H*a;i&!Xd13pWti`P!l+7@&} z*rJZe!C;9acn-BST5ku?F71F13OhjUUZ|RO2NNe0N~jDgyUKvdMwJwMvlrbzjI5qU z7tc=ZudXw|k%~=md#Nm(^VIFHnTWq{?B=;~ z_s{Ivzjy!d?zMLH{BGHfvncc$B?a3(FpoYF9Rq%Q7*aE!^8o?xF0CkfTbVoQ{Lu`xGzB)KcL{p3!py&J%z za041P$KmJM4V-46lgSoyIS*meAt2$P8SN8r^_+ z9MYNl&Mb2KL;4KS&m2M`k9bt*~56xFD4t?i7bsqey^c^yVzC*Gf zih%hU^Jp?2n!&PeNDM<{%^ayTWa+z{cL*2y4sr&h$UFZ|3EBD1jFz5@`H0yhKjUQH z!A=2J=bav?xmm6~EL7qj|NjQ*)lKA{t;P?F+IVuhlT`%hgPs^XjSLjU`z+~1d<@t6ATmh3=QHaUobO}!elU&130Aj6pnT9PBAo^tBWh@ z8Q*_2j~QR4Q`3&>B4#>uaYa7EdE}OGQC?d8a%*G2VA~>+b2oeTJ`WGeBJ#-}QBK^R z3$yHGp5^q9OF6xo^fJ%?_h#I)EoII(2ZK;7MncQHxV@esCG(b$i7?KPh;^!sWh>Mc z!7u6fYP1?HTwg|))dq`DhSmg&!>5TwDtkDpGUGKj2n@j?G+22TSV#5%DEn-d5 zTwpKz8);2!7$UGmtog?!#Rj(V%$m)S&cucx0$aqIvtvp2*?uFv8w&)z(+ zghtGZ)}x-iA^vLI=h>S_J9~4jXRjW5_J;V&v7fn)1_}F%_#1PbSNhBGm-&tc349TM zW4_yW8f)=~RA>CbAdWBki+c7Z?CvM%;EVVh^PlBD8v;{&r2C%#hd}~g#NU|z93SyN#YegmzvaKW`S*;W9_@d}U#x$g z9Je7p4C4CNvsc@XG`_`Nboy*xKigM6QPm#)hd~0rjz2wv6a4G=MgS}8&yzzM)W6x+ zUh6j6_M@@>tNhRL6X4Szp?@8JdhCY!ga2po$I%<&<1UutqgB@LZ=ZS=hxmy9+4_SE zhV(xT68JU$#gE4JUyXmhxP$tmAP#&He`Egh<2=+~Q~M*`iQn>H{hYaHJQ70d@A#|h zPkxihlLiU>Mf{EV&+)AWiTs=Dk94R0Fo@&hP&mh*|7fiLa{eRTiQn=c&Y&~?c;D;# zFV>$=?68jbhe1OBI{xBEWBpgxf4=8~`okcBzdIx8uSatt|6PCkXNiBY!=wH*NZ{A; z7e5;75B{6+PktlnlLm2o95iPAog>Eh;J;b?V~2U@-`0OP@XPof7GwNX{^Jx1{7-{~ z{v!Uy{Aadb=07}LB%FY^!5o%*-@hr^hRKjuHj2mj3CA3OZR|1JOFFeKr}kH-FAjeky^ zP=6RC>|gU={7BsamAc0@=pB}{t{&jq;zcc)ZcjO zF&yF}{-^#&y2Ji7NZ{A?Ura-c?Y|senKmU>TzvC~*KhmA} z4gcM+8Oin^^Pl4*{%84z6Q;xeFi7ZMufOr5T7UDqU)%KSPRl+xCXx^XFiOZ!bD$o- zIj&xO;0N4tryXdRkfDx4J(E*jib`YZxexW^NDg9whH)8Cn5J0JZ%@HR$mLwb{rSTN zO)YpsrJV6SMCw@BFJdmA1@V0$)W79IRH_+YbD`t=Su|>~*;-B_DR!GymhX^N4>KBCu;Nj31TpAK2jGDK?J1s5cA|*mdj;UZ&zU2lmY0 zIAx{YG(=$6+&7qc*>i4r4a6wKfe&LiK8QH^d@$Z(dOxfNdDuGWgD7z|6ZtobKi-yw zA84GArLG6#M|BJs{t^4`lkwHMXCA9~(l~)HVo-8m+>{0XnO)}iNOkJJLqr^k_;u~FIp zn}!JNn)70OV~(Akesso0SwrlW?;uEuwaF9;_Iu8~vv|v+4bOHg<%WOB_#O&cci=n6 zO!1M{)E@?M+e5mHKjt{#`@SRJ>;{AF_uQW7YB1&j861cIn(@aRhyCtUcceCThcQBT z5qD#bv$bw%uZ<_$9eTGMCwd+6Bkgx!&uR?5QiOWL5U#iAb4=c`($KQ%KL_MJR*$6XeaV)q_?It?EU4@UoUzu#B|pLhTrL z0eMr#fZItV=gpWeu~zi8(E&w&we*O4xf#mMQHF<4?)erdj-<^`@Q?rd?WdXOyEQXG zPs~-(CuqSn^Elk2z$TbZIs&_0RB)pYBC(;~y#}P4!!texI`MVv_G?!JHcJ<{vX+=a@`9aj0UFo3|}(&W#;CJmLpw z5tA@f3KXUQW3owsJ8qe#6qvlj1u@yzHqSE@c!Ews#TlyZ#cjs+AC<&$iphR2Q{bbN zB7Ud){x2DS%#m$OD*Xuu{X^ZFlB1Jds>`Etk3n0*JPmy9a*umi5qxQ`;M%69p`V~= zawpo?Bklw{k~`_%&}L_sY&^-G)W#*prXZ0Dy84*Neo{_{6g{W-PHDhXy!5s3lW_D` zLz#EcVj7H?_|pWu#bX-Anr5qn`|b9R&6@UX*EFmMhhNAIy3XJ|a7v9Ig^}v&DUeDd zp)p*MEJFa?(avDpaUm^*z+?u+*AgS!H8{`(RHeZ})jFXjGbolY>;b1W<*Y8~g80pT z{Ei1qXZ`(0rKy9eovxSl2Y(PB266pyAu8jK`4i=2O1-o0nLFG0lRGXWW$ZC`VoyA^ zJ0hBT!w{i&&D(nRBzOSWN^e3z?|>2^rddvMz{UwaQtcUcj}p6ha*v6*6#(Fb7nbM& zSHDif8gyr9QF8T$v=*qTrXU6Fyl}|qaCIMS`%Vql=A^H$Xb4D`UGje*Lg2oKN}$xg4-m00=;7DrIb2?*o?Cgrx~f= zq#YqZpR`EcYinQ<_ouP zjvPVK>bm>I7p_oZ>{vo#kt1U=g+Ka3rcF;P;!(%E_)dCX^RnJm9EV zOP9F7kzMZ`Tf%j|*xTg(q!-VT_}_pp^8^u&JVD7e%9A|kai|l<+M_s2??|QeU7qx0 ze}n*Xgz^Pcxvsq8I~oc(l0zUZVK2_}1XP_LVTuwe)(y`K_kpVOUnp6b7sn8ZtS4W2 z(BrUDNLuGbAeE9vk>ez85ffb1uN^PCn?7iXqwXiZ^ju5lZs#clhuolzTs!ozQ*;f+ zSbY87&l7KQy+CDr_yGwy;HNzBaabxOt@9v|#(uDZyYvH=2l@dr2As%+H9B-Z^flf& z%4nm26ZzmDm)iM03(wMwBX(cM%`ftah%dhPfZPPK8u$cP%diJN)Cj3XZfIupyf8^i ze_#otKOmn&)xFPGY(Z)R;f@#5F#7{=%nJ}!z|}R?V7#UEhiMplVBhMQ#^IOPdRJ=( zb}`HqT&EkY8Q6Xtet|k6eVr?V;g}?G_@_TCcrg^%NaylfMdf8z9 zof4A%0exowVAZ0A;M0H;`6KDG<1<_1{c7ro&)O&Dy*M8OKI7Xc27HFC8S{o#3#mok zc(9d5inAk}<)wv}AwYk$1cQgQWq(NOr&#d1&)2q4dFRkB7C0J$SU849bdF*Ndc*?M@L0gpw32})12*-+ z){9|>Sip5v?+xA2$jeZkL#2Tb3)M1uhRTUbV+D2{@_LRY;s8r{iUVRJ4th0r^JX<& zf>O;>9C-EMXGgitxwm^`?DWakS0;jv1#C$f3sfbHw1;z+T#{$-!Y*y;Byc6;p$k2c zF#es|P+sdGHxn-~$_WJ;pp)8l0_SE~RZW48EhzAe4PGF2t2YkUGxnGhEg;rR%rMyQ zn7lY(l{SwYgv}H6Q*WvXy#s1@K!S=8ETM*Z&~jqin|*Oa1f0m3g~9rm z2Q6MyB_yu{b1-n@D|wp-DL9#S2u_^UI4|14f*JqR3Vsb{YXB$wa)!&?NTUUQUBpc0 zYLE+4RlxxWl3w?km&1p3ka!-VHc0VEy$J=qL(Q6(^$Tapc=YqJ%*)-GC2ok5m-$|p zQ9L4XD0x#y^A*xLlQdBxK(Hyyh5{8b9zm92C=vc+ZiG*AJOGNCHB`vA#b(VU6%KvU zazs}*-N1?9i1VvfPEX~3;mn9@B}v1LgcG+cxg=7qmGDV66hZ(#!4X+-1P<>KTzsd_ z6NCWrG>5Sl&t&?Xke`9K@BM=NS(6YU%yJT5aStgb-Vc~eHrMq>5VhI8%|rTZBwCoT;Z*gLak zZ2ytQ_9YTm>QX$O@#&7ej^PEXz~80I`2M33AN%~Mp{%Y?cjV96&N-xjt81AEhZ3%g zN$l@J^=f~|SC=3raU3{0Bg;c1hbkd?P3D1AOAg{dpkzm3sbEaDJc0d0_KT*)HYR6K zhdB@vZTevsmayYTrK(*_xZ3?Iq+h3OzjvzErHdZV8OB7rc6B_3X%yBId=1Bdr!c~C zFf6?0F@Z-OWJ76&%`uVIE`}gtqJ68(0~?SGH>O3;QEYU7LUUjOT?Zsy8Pe-ztU|8=fZ`cqx#@9JWRKEp|BJjLa%`nb;JD@Mpw$i-1y zB7rD5s*aGnCiOsCb5tS_rUBy;G6vkf!em4FcS^YKOemcb6N;L(8Hb7|Lup!U&+$F` z+$Z+WxTeABH@SiX7XzPge1Vc<<#i*WG)t1}!5}7&Nn0ilLI6H#XJ8&E%rl&aN$C?l z<3Z)>32xu*k{W5WP`9pY^c)cJp>7Vr6aJ2H;I}D&sw3+!xw2csJV^RGRj)jD_Tn5= zs9V=HdgQ0%3X9JZS9JR?bODaIL~@Mc61mE_gegPv{a>=7G^rws?0>6+G^PRLvP}b2 z9vM!Ps@FAM?;5MT07iL9m`>I7yFXT$<`9zUt2K z^1RP0=4AY$-+-_1sKkTVL13Oy$mT4$$L=^T;iyC)Oat&0Wem8ww$bxGT*r_G3XXnh zvkp;{wbS%i)i-t$eyVS}b%bMAs5v?CGVlv$ODH*3U^f(^IZG~yl?jXsfhm9)2J}lC z28iYiCu`1=U#4)N2dayOCDh$@&-juaV;#ZqRH}KYDxo@6>uO$)@szo0$Cu-nKqrs2 z1=?$)T*a6qbCs%uk#>tEBL&hpS8>>yoWu}BOtkYY4~!>exH*RkYB<9o;^8P7&DF)% zGrlC%Q*Dv1-{KF_x}CcCmkg(wu;Pm8`7S!0M_eE{M_iGUhpL33cFN0=&udO3P>u_5 zDC457IiW#@)1->ET^!vp>InyGU|j4u8;k8*q=A22rvcV>)HZ1iIpfnMd(DgS;SGOx zM%I7MmBNQRTtSn?IlcmsMr<89CL?7y4&yp-72u=nu-6nSsseaxZ2 zP>7t6yd?DvsdiKjlx!%Z!5%1Y&L#z1nFiZ;G@L_<^E}S|5H8i6htUGRtZm*g8#Ts9 z&6(r!q;BHNr2ihZeV}Z9tnqVRD0A;|xvAnY;_6~{A;Y;BYPigoZhG5>4%g8)-$TQ= zL~>}pe4l1*=*p0McVm`(%$K{g#o5u31`L#jFSnOsnAI|z=1cemrCc8u1sqMXrQu<; zP`502-Z2wYI|}%9*>K=9E;@C0VY0fK9;>*plsLu3cXQ9|&3P8Y1>$i~U%ff}LCIUb zst0N}q}os(6aEhpxKE%X3=tQU(fv}lW#5x|pLz{Dpr{$hBcSStAI$qyJ~2(hClQXt zUHUg?Tj&!KmR>_}g#cCAp-MFj+zB3pIDksas@ReeS(A?_ym-}T%jsqB#|qcdBITSnnVlOYiVVs!?xH?zDBsJW~FEUp+=K{ZQ&SvBna0n&G ziX4*HxiXjs%6>_?!Z3heD5JySx?xJq$t(~;Ams|7pc(BGQ1!a9I0pnRaqijrq&;7I z=NX_kr!7W4feR=(b~qtBFoJF!gcD3h<7P!xGGn1?kejIJawIW)`c0QHywJXZp(-Ky9@@!BlUX453w)CJlOX_~P{x3(b0xl08j2(5VqGH~{6ZTAT%9X= z1n6|WW7N$%7&2ElNkG3KVFw(F8(GX1s^XI4zESpz2U=;Ur~!9rtJ<7lK)*o7fU6gq z7&xlooI_OzmhMrm;M&&V6Q~lBi(Jvn>v_`p zB#n8Z17S}M-j2HjoNy2tz;O#f6dX=0h^v-+GuR_Q}Y_RQpqJLP2j=6L(^=n(p~J^s9J8zpP!iy4s&(N{mM&#ULJWJCGbn zRYLNb-2els43?G&1b}`Y< z7{7_lnCMj91xcz7#({E7SQ?nICub)p(z$M;j2^9eRMu>rKV3`o&szTM zeS&g{K0(5c_%jmA}66&-^_UN;aIMu#gt-)=0eE(6cF7WI7 z=x?e^xK3RW@&0iQSLLc%d=eMn2gU_lJm65yZ&31`$9$8*$H8So%{kPh4GztY0;w@B zS`HPhZT$`*)*Il^DI86**Pu8W2zAjl$m;r!YDXb1EODzP zxr(D4o~hv$e&h;Hhcley(C7(><>Cy5Xrq%_Ld6Me#`YhTc^dH`&RB^}D6Ab}RT1f$ z0jqexn%>sG-I|UO0Olx;NJjC1>+nZBAZbJLy6_34(nwKfc|5>LsrX^|F-JkB0Vfhi za%UG0GpNHHJ8#oqj*ZjL6c6#EQq?XVGCyD$WjwTM;tVZAY38fq!K{4Z>@FT~Y<0u~ z;(x%|IKnyN0jh+N_P>xN*VQTbK_m{t5AndEnt-blC%#kqgloA7zcU<7vd09C7Wj4e z4_*=E#Wz)T67S~L-^52;^y=aN)x~1sae>pHjPE}x@w-|g#{`xN zLUpR{xEV@PVi^!>$I7qS0Jk92jJLNsaybQE)}hxK3Sc;4|EMjcJ+Z$428dgaadt z3*^CI4Z+w7*ASXA3{{hQAnCZ+rLAgAh9Tpk4MS|7vZ4GtHJp*CzpO;{sm^dT$({x@ zTBs}1z<*TYclTaWPlDJC!B$n2@>x|)i@C0_%qyRJ+U*77^*_%1j0r}ny8CQ#hNEsu z-qxAesb$F}p$1p%(pH;hh9F}CGP+Mtu4gz+s$Rx8oY;C2j@s>B4{E}mr-R!~Qieds z;r7MZUeLaR)p+xX|Hk6Woh0+rzLSd|su4!om!T}Ru2OeN&pB%U0q)=YVIP1@1FFiA z{X3)e>sV4Cn4B)s^uO z^l&~KFg)-A;{ip*C>{{Blp0<|l-FQ9g!NKlj6A@fH-b@x0PDEb1n z38*^47iWi>a&qhs&c)ClBqzOoa{Pgk!)hV<9#YvzviRgi8O3k6DY<>o{qzZB47fT+ z^z6{7*6q$q8aQZ28wFgQBWtrmQBIkb6Q6(r=o2LAC`U4p&}t?%Cswmh9H}M}TTJSU zFlHc-2>k*10!rkFf2W4Z=M*VV2uFXwJ^?54L{enCes%tcFsL|-^Dy)W5_RB@G{MnW zEue!;Rqzd*)-6M3R3vRy|UwtEhZ;0TlxiI0KZVifZMH>!XUm=!)3pu_5GM0+nIni z3b;C7^jJ{o7wk*qnt~4O;TMqFAYb^>9r^{9bID<~Y$(sE+EC865xBKq7zXqUWDK}E zUt++fhRc3Q>pbD09c>hFb-oP7f||WzFoSD5_X{E&JjUUjkzc?glpF;@NG|flKdues zlJ3%0`NA-uUs_^;z&Q*wZMt7P3=GoYwijKty}O$cjR_koEOG{R3JpchNa{T0jB9Jh zSraZpw8J-OTaUPmBLVacRB_4iU$e0sY3v(u_{Omz_=YkDT%9v|jwtqyt#2YUl5bAY z2Rj91oj0L)so}{tQ3B5PkZ9|Z&p4|y$eZI`Nr)<_5|Y<>qvwfGBO{Re2K3DWdk&?1vQ#6VAwii` z8^#N@MbbzPEoDgirn3x)cFNG%L4>~~)d+v*3QO3C$*Bz(9((#B1-xoWcC=Bz?eU-CboFR`t!Nd;YfJWXtd5Ux zQ{?agoIc{C9F!D0q}c&f!8)b6P_4Gx{2e@^dVf{NLtd&%| zadx=u3#>eZL+aBxZRnNF?b}z3g{&T3;z_0Cwzv+ z&PDCW3vc^o`)e+2_Zmufni{%?sx|G#4V$s4gKqacXlAW%U!XVU0q(DixG3Ha(^lM! z(2#OBS2DDIUe_&pC@9EV5I4tt=o82nP= z>4Sq8zrS#)C&R7tVyd6c(FGg1cDO*2;0EJ7zDD_}jUE4DMfNqzcTZ7M7zM-;N0d?3 zx`hgjIf8qBLm!<;16B+z>KqBA(nrCOUU-=%+a|atErtYqL>U9F&Xf2~2^Sm%sN^3) zAxCJRfU0vukM@Lb+(&k`D|WK}4siQ-ubggwQF)WzBXs*hZ8`J_xPy|nyj2bu+aDgX zYvc_srKP+()1sG4y2}RBJ01Mv2orw&kY0_LjUN_SFg3L@v z(m^f9aREw+Bng9voY3qF-ojaIwm;m>oPdl0Cvrm5WV`S208RBA$FHbeoAG!YWcI<3 zCjF$@D^|}DcYV~@{_pY1xr(b$%9E>bqjQuO$4t=KUoyxc>32gEthNjjvOX7AS7%Mkaf5X#(^Bt%zcaP>0S%p-Yps7COXN8 zXZiy&g6%;@N8W~*byNmYX_?4M^Gp?$Xsl4P z=3G4p6l#KaQsST0M4l77t&ecJn)UV{X}!Hhs`r7%@%SWRIQk*Qa4O36$5~Foj~|Wk#o~9eKc){3 zd>AC~>-dWwjqz9G59d+Dr$GY0jz2xr6aL@3kk#UQ)*tDP_@hArzmC7bl#j)oa}N*a zX7R@%7UH-3htrVk|1tkL{<8g%?!<>dTz?!(WPJaT_P-aNh`;_E?##b=dgMZb1ipyB zG51t_goIK;s7< zuKz0Ua!7>sZ@CYPV8+)MAQ-#fu z-o%C>0=usB^e{|^9eLl~fhh2i-o)P_qt2;2M;HALovyDro7gZ$=q}<-bDjI# z_L#B1>3a-?-bia=!w`;*z|TJSAJuDIi|w4#H@?sKI6f!O(HMbW*LU%wHT+r3bNGY$ z!ytiQ$K7Ps1-AFSUVr(b&>!gyd>SP1Yp#p){<;2+KjS)Hrzbvcc?NzRd-0<=zSr7Q z|0B(b4}&;9yp!TDCTiC3XYtSZ4&t|*2kT_~G3Pno*gs3>3!LvDJ`582i}=$up66eS zKlMM-o%k*9#bnF5#vKg2Wc>a43*OX}J&=U~oeS^SLmM8Ug*J5nhfPc4#Q|OGz*I1?<$?oxPRs<{zHlaA#dk`$ zSf_Con_~401!{n*2#u%_a3w!u`;Rm>)(TfysYe^lc4b)~7Dxb2J&ZXtfB|1Mp| zpY!Xkzu%uo14L&=KzB0I1eew`r^Q2rik;O;cG3n*QJnfCLW?L(* zxbdOcTvFUI&619J5CumH28K8t(sF?4A;oZy_PwzG8H%RZ&r)ctP_r&}VyvUY4*nyy z#h_A^{_j++s}cPw8?UYUp@ZgvZdW^j)))g|j*5FITuU{0@OE~&B*vf`@8v1CBf{Wz zPGf}W>s-*oF+MODbPsk*smFjO9Cnga7o=qPmQ-8(Cw0SYbJwSBJ+T4Rs%rBSHI!yI z>rg$cgnk;sJxtxFN$daqu*iED^Vz?~e6j!g)4#ia$3Ndz!+m*b@1WY7wf2nP%cUo; zWAlp9_IMX(h0TcfE3X@Dnq7^C_P-KFta&?-N+WvAJZvF-SaD~ev;BY9%rt<;&oJ(; z!R66D%feofly!hO(BWq9qual;2g0Feh+OBO9-WD2?py5n|H{kP_CA(gFnbxt{y`%c z9KZ;L@F7^e4#giXZP^P}FZr|=At6>kiX8OstV5@qV zDe}Pl;2LZNPO)uqk$B07$_v|BPP=3IvO!5|It)P%hpW6zzCunyAr!=)cK32S4}<^Gp( zl_!~7&(6eOjujv5)aj1+LJZ<|3YXw220>`>PA_2{gL+10lThdmUJTu9<{rEO$NkXp6YY1@A}I+tu7tefuuK?3gqY;PF!KzGTDAO#YZN)= z+!R`?c7~zPH{>$yjt@q52j@^i1fd%PH$Sq3{)Yz=ikO3o<1dStll0b4M>M5x`&=JZ za^M^rTiWSE+rVax@SS~Mfb!S(!r#|2_BN#22KL`PC@}q4ZNE7Kw8x+gi0?84WEq3o zch(_OU3!K@hV8CDjOQ|-&)vIzt6$e;NG+$c40O+C`rZy`zGoTyN9!`=^iL7bl03X! zPf~3mq9Of=(vO6!M&C}siZ#JTV|Ews`FVUWicNASViV$rlSFK4Ui8@Pq%CvxNQpoZ z;ixIm=&-8`+V#P1s%JaQdCIPL?muF%B57ShG%9nTXeJE_h3+spa})9fRJjb>^=BEA zEmVI*U=uT0E7&HWN{-x2QOBY~wKYj+ca+=YM%-E()FgJjC`$;DL&E)ElHCJoAmMKJ zYz(*{wXAaeKz&V;|8;3#{AZz8O&`_!#vfC=V36b|G?T2;;SuoyVosh5& z!pWSAMMu#CJX}n>x2c6w{A>*W&cGP8i%-!++k{pknlzhvytnmGAMc1%+8xO?;9HI~ z!0r?|BosmDNZJ_n*|gm#*yDnBhkOo&Gx2QqF{J@2r52&66>JkwBAUjO*0$n$yCYIz zckHc3@s3-J*nc0^2?=W^j7OhnyW1&2QF~bSq*)zK8D&@OIUF1_86$Fw_=Yh-uiIwfp305~wr#uzgp=18*LLFcqP~9B_i95Q-KW zQXPzO7@V!Enod#NvCpB3B(%@$p<=$@vWeI@R4!@FWQvuRKP8*Rod1ag`M+#9dHSv0~#;`MO$9rT8tHovrzk z6lv_KWpZ9)5M9nw@3N8~9C0i2M66#Lb6Q!%pJhk!M<5-pNXA~;JSe&5+%n58|3Bk2 z*5QiG>gCPgTt!n3$Xsziv2`3!`{IBonU!omVp8_X=vEdSK)E=;Mu#gB(>_yc&k7go z062L^j2y1WuwLp6uG~{`IwcL_>F`d2I8KrVakS@|@{uQIJ;$Ot7y^;$zs7dpKsI_% z^2GGd^c(;eIfxmi7#SQrZpg5DQbpdC`zwv6PzRiywH%-Y$`s6YEAzyx=UGlGa}Gqg zI6y!hE>BGNqvxR5X9*7P6eEW#GHfq>0fpCSk;WQi zNX)%r7JC3u4hOQ);qt`v&-9c77dc?H5eLM`;d1G#Cs|bG zHY<_OkeKzn%V}k~OjCxgXEq zA_u_9yS2(0mx+}3(q|b~?$I=Ap*o=OIu6hRS&7*el;Tpvk@}#pX$rlmUa=z%u+ia) z#I(;mgNq#8GHk7K9$1eY?4_^VqY*IGfyNyg4j6nos}-|7D0yN!QXdpHO_2jAhXdK@ zaJlqtMo}y=fr}gfM}{dz23Op8)URdnzR2LpJ(?zer~`QJdQ*)iVC6cJ@l{-w)N?AQ zmAMv)a&fSV1JA;S#B@J;%8Nak;P6f{at?|N>$^VVz^5j&^+2zO5eF1rR|jZ;tekq_ z`()l65QAdI_d(&(D%61}7YEpAK`Aaz>hTm&4qT`M!O6R|%8Q$jdOSsNI zPewSj9_T^%rVc27tp^%$8CDLJ9SJ{yw5tI@R~Y6f>j4H+pWx-MMv6LnXk#3d=LlN z=x{}1+Gn1@MGkHmhB!G~o?#x69?ml>Taz^o!kWyQ)78N_M={p}Maiwq6SJ8Qu`IEF zihZ&uhXdJYaK)vHe`XVue4i{hs$4O0xIDv}2@t$K|%h-0XBM2ip1=t&mhN|kR6TOGEDO#4p(GYFMaM|_1u=G4a5P3*KvRr zhy$WzRu-2kj?^dSurv({l#2swbhsih?K98df)>$eNof@$hs&kUhYNbRYM(s3K2|i= zgD=fv)Es=#ikwywCATt7%mZm-Wx)ZIPYzBS9WG7G<1^3TA_u_D3_D|FaQW@X5t1IR z+9!W$RA<(~m@l5BbR3`sssqe+E7Qb0kTzDP9GsMk18j7-G%*i9p21x?IN`*>TIF2+ zUX}LC=S+IIYM=Z?BYD<=x`O%h5%;;pFWN!s;56HVQY7YHG4qY<;h)`kivw&lxcpM( z%ZE-jK`AH?8Ft3V;ff6FrEhGS$~lcMjk-_=^uJAC^rcw|WeR4yl|^D&t<*trD~q5^ zQpJI6bhupl{4>wsVjTb{@75~k(ks-#W;DdStIn>!^whsNpzsQonKJ%K`l2sUE)KBK;d1HoC(SlNnQ)NAR7&iL)1X|W{hNo3mgcJI#7%p zE?<*3Z$dG+>dfwoO|AMO4K{Qfpars$U4~nkC#ECy)yg4Sr~{4Dh=WxeIAn|*?4=L5 z$U)37#mK!YGR#6!dpAn1JhS`KJca6j!s|Fd3&a6to0Xim#Gv$w=~m_ftv8~G18j7- zA~EeVo1heBcgrxu$>E9&>!r`UtIq87w5IAn0}l-cn!gYSnC({1{|FrT5k?=B{LJo4 zuZe*J+30Y2Vs1uFJSYX_F~c}~u`8qTy}|A6cI0a_Zenm=ZpoS5mj)iF0}VWM9H0f_ z0JGi7JTW(uDsE+-n4(-9(78BVo|v1FlNBy#k>K!7F><&f!+Pm6xN?7>$pLXd;dLCK z1+sF6{m7IeG0phC4vPJOMuWrwHd;{Fu*I_5OCNBNgP388k;4@kwwJzgf1vpaIN(gG z+b3%VLmXhXTUjLLUNJ}aknIoj>KHhXjSiP5rhlfV9Jt8AEyLC-r`4$e7|*_$d#78H8BXr(1kAC%&}NR*3%r3HA=s75&Z%rm&qh6#=gQ;giZ zJi|64C&oebT*a3r2UG_$t=c+33uNVTpZubYi9y*bCeKxb#1!S?02@6hx%AbqRPhHL zJSchD2~OUvRn7t(z1vG)xkuA{g*c$_nmXX9Qu}0?Z9!p8i&pLxljkZT2T(2!u+ia) z#N10CaIp@669tyIE=8^&uS5JF}wquH2((q(&T2cpV35fvlu3 zEGXnrw6a%B3krL*$N`j#18j7-A~EeVo1heR0GzyAtDK~b-u2RF-nm!V9*x6(^+g(Z zXgJ`=Uh4tFDV{0(N3hb7`k?TjL*xL;;XpPz2f6fZMov5^1qZ;vfnsEE{73Yz@A?d` z+@tA@G1P&ELOKr60<3&twp*De=4MjGt<1GZl#7E^956TrWiNf~(SjBU4(}8r_b!*d z&B%#)SMJd?Um*@Cyp993KvvGMdmZGHDqoxTq_~v@2T(2!u+f52T&iqFPFA?c0dVpT zadNmK!}iiw-r;C+01j}e+aG8KLsnw8TRF2dCgxr-N3)XclOa|2$+FSm^2GGd^wI}h zkUqi5yS2)Byg7Kc896b^%Y8DJURn<{@X*x3IVUpr$uir5Qe3JyQXiCIX~uylrw(MJ z!{v#&89DKwy?+)E#Dk@8!HvHUq)E`6Jk6XT%VCu`t=I?%vF#{t^` zWeR4ym3d-rCRNbs!rD-1y$u2;47K{4;&ou`LfA2oCQQBZteSZ!>Z-D!kq& zYjQvwPmFnkEOt0fpCbAibJvvdlIsi%XTwq>2Tl*eA2Vs4vpsio+F&*-PIF z7wh1bVM~?&@EA|zpqD;_EB9zDFiVWLJU)dMwnB)3_C*7!+B;U zebIM(Pl=|B+d4oCWaY9?{>dj*4y28h1qaB#IGCyL&0>D3a`^EKE^+{zyj!b0za9DB zjGR~qtj{{2@R~ZH`=k!e!mv!?rZHA)ub6J-&B%#)SM^2TnjBy~(7;2-0a_p{iIQ76O%5DvCRNF{WCoWJYN(j7aZOxMh=%t-{!3(=3UhneY53I9cU<|;{Yv?l`Q0LWuBOh)CVPR zRK7KKBMw$^;07d8Zl8Gu7wSN8@(yuw?}`kwko0iX+4Z+32UG_XUdI7iAS)>hvy#*O z7!<3Ojg`3;@#D?xlgE_e_^V7U9Ii-A`^+=A$iXec)+*OeL+T%MSlkrNXK;Gz}*M~1OAcFH-?3mj}l zPDUGC_okY!pbpq}c74$~Cvxl$zWtpwBqpbt(Mqe8ngh2o=RlN;gH;?jb&PQKnP+f; z1Hp-dwaPh`iEzF2nRlL9S#QdNiDw;9cwHT!1+sGL!I3FNV)lyZRu&u}|Kb1}tqwTN zi9zY5Z-t8-04MJdCx^?W&wu2*r@ZVk<~ zJ&=tKmrI|2<{4a&KEcU5#L40E3~NSCM*DTqq4gc7-#i$q8qkCOO%3Q_d|60Q3=4d!`8cTU3+(>oCTfAI*qRwdAc(-mG^}$Q^DfSng(?X3gBmiXAw= zyGce1dlADozpN1bwlD2N9BN+Jg2Hciv&gqv(Z-FMyd$-ZG{%AI@!#WS=;z;t$A1P#|33bG{P%nO$Irh8jac6Wt)FL+MsNz&X>^=i_*O*S zqg*tbVU_U%^DeW$Q_@?^ zXi1}`hLk7W#nL<$qRA2R^}Tsx%8Ib|S=U&gCyE7s(8VGO;MLN+BK-00eJpr}H3*@? z@3AN{w3gU^9Pezlw{?H7d#~TIas20h{?~v1&%bhF+9uG~f?jUX1|XhW^RnGG=o$U3== zR>+1+9Evoog*mgq4@;WRb0n;-H%HR8<#?m3ArAhfyc9AULN9dVLbD!<1A%cH@)T@F zTQVEMns~PXO~nQU#%y3wigBpr@n(aGdB+1SnDEyY1c8tEbuaqA#+Pi)<$+Up&x3rl z<=ge;VICCz%U%5UaOe8yQkBDvzT>hF`CN68frL{RsWTCB?+N*>rn4|8U$?MGN;AB% zFkdGn!3cu}V+@K!jNI3H=)ss!A@2pHxUaGY=Mk!wJ%cLmB{Y%1+RQQkSqS&IYqmoc zu5o8Yix$?R=oS{im?UcNE&Dv~c@p|(YKlkWmOQfjeaj}r#-Z|TYDQShtMV>F!xM@- z#nt3HBOJFX<_YE zdH~SxWu2jXPRK-`7S8MeXZi+ zR;3wLF|XFX_oDBbHc;H@ADXyhgYsP_TQGRUKW0X+gk#5&6~EpuqkP9chsygrABL&p z4ph*0K`HKNoI~Z=)QqQC+^c8gzcm;^+=*JJ@0!(+g%p5Wm?vQ~(c%{7aTmqJUG^DN zaq;4xspCHGd9uuG@~dUj3Vw@*`|6bHXipPn|etbd+hRg_;1ZzDCa4#F80*BVvpHo zWpUBcOs`l#+{z;UP_6i5qr(-+XrHO6Ug3h~=#@3{ZmnpZ(G5!4y!iz0eEXc;tx>tk ze+@x29B_jvy_eY@lw27dsSnBsOj-j_4hOQ);qt_6#!wWLq7HzA1I1{-4b2+dj;q|j zK{JK|oKu~0Kn7C>C`hOMdRYcmt^-Sdiwl=#dPP>|9Efspz$Vv&lCQhX7)pc-bs#vr zTPH657S}2sl0L)A`%RSetOE+Ks{^z^R&w&;K`9b*ub4ax7Y@Bdxj4W^gDb99nlThO z04{RCN+a*kLWj$xuX*zcaOECXGZ)kWYTng><}zd@X1kR|Vp@s!nNn;%HHrfVveDsk z>GRJ#gNq#8G7NEYxIDv}F%&o`_q&=V5C@1;QwOX|S`QQ@v$D7kail&d#hzD`ivw(Q zxI8hNF%$(QUk?OFhABo4muFZrh5}r<_tngWIH2%44$uNwxg2`_%@_(Cl>1;!6Nm!}ujXK+>(Lvi4rI0krML)j zq&_HYP$LIWE)KBK;floEOCNBN1K`8~;^c6t^c^ATy{q=bFOAtu4qkLM&3f=UXGi8P zW_^py-+X%IK-yTD_C+V|$@=A7aiAfHh65fyVm&yrz?gI^^ThN%z7I;iPk!kgGH@Up9c~g560;dY zu|?8@lJ-R>92~F%aqse5j#o2=0-RHw?2}&_f}jpGDAI9&7GR~KWI^EyBL>B4rRN}j zHs$co7#0VsIB+f=;p{Wd;6feTGE6aY?}`lTrOzm@_Q@|z6Nm!}uj2qMfCHKBRu+kA z#`i(VH?A*@3yA}4G&qizBM0`GXK>dx?1Yndh?B$R(&vw}^>Ecb`K4(BIADj>^+lS? zkd+jMTbV1SBW&@V>3)yJ((*VMc{m7(9+ zR#%|3@HiE@+N$Ad(+JI<@j|>muc40Tv#(u@P)EgxpqV|KZ^an3avALzzwiF%XV_%V zH;+4-<2h&J(*AusqiY=Rxr{Z=p@#Px9LhvH?MsjH%i?A+b34Z~*W*Do+5BTyl@?d? zW8|Uze|vk8AjOqHdt8fpXnWLKTsQWPAD2Gt9ky@nv{7!m(1;}cqKN>v{jN^n+@& z$Cv+d7ylhD*T#BEMsVwS!zBkbML`bo*l^e5>q%@`N!Z-VJO}Fun$yZ$6FJ?KK=Ej` zYa$JQ$N~RMp936kgdDiTp#!+9pqaaLpAo;@+TYv_T6o8gT6pz8&%t{1<%S^l))V-_UMb6c_xB4CP9c;OY-|l9f zZ=M3Rn+}nk?P+d>eB=4~PVeGdHeSjKw=mDQdf3I2V05h6=2odq639M-BF_Wo{+T8i zdAdjd@jE%hYo$cD7W`ZN0Gk%y){b$#-lxEhIW_ zVZQP@QXP!Z)o1IPhD#K8>~pAG(&{;uBN!7Z=KC$15FUrhv&lnIdsRL!qFD{}U2`H` z+^Ka{BqqCsxf0fMEFO$}oZ0+Q*HG-~8M@e0@5EkayOnt&*0U_9m3cD8d6t*vZ5*yh#$MVyD0!I)PTs8*&10%T z-s)GY$U85wOz-1N%S$gm={TVFWhDh+K`Cxv>Y0|)%7OzZM|)(W!xf2XRagr`vyaqp zh`d{?n@1!g2NseZuG~vf#nOJwi!>a>iG!ES_Mqg6=|~$Zi^PO-IFOAFmrGtf(;~{p zqUg&_SOYX10tbrGKmKKG3-arWdZtBiWxuI;4YcUNOv_6H4p=F(-O4;M>zS6*%A5mH zE)Gs{7(vOUubyeS!37Qkhj)sRdsk%GUi!-3lk4rX4k)~?4rmT!_6#5Cjk zIw+b#Q7#U!(cp@EjC!U;8~_*AWWmWhw9w&-4BJaz`J70cX?daMUH=~^4$i`GD~rV3 zD<-{YOiU<;1KH?sd1Cr!ddh)|8~`T{&_ajHGpwFz5#`l9gI?#(fnmS-z(q4dO z!Rw&7+^A<-PAhYP7UkmLYyrOh6n7c*Ov?=}a3DB1;PHvWyF9}@Bt7NTJjE-{w7m3U zkB$ShKvtel?~I@niMdzIe8Ax)%EiGd4*c9_XjI&fO;8HTS#9JU?Yh-LafMOOw21O@ zo+8e)y!7&unu9U^Go;-fXqA;RH6K7g}9?Z1-#F>_t%yuhN#XOKUR;G!0Qa(92Z8W(2uH*R3 zGq|f3op6(bGe!=VX4nyu9adAC-1KGX73&$M`zTOCyE!B3oN(YyYdzUW7f?#oKdHV*Pjkprm@ z3hTjD91j0X`ozI14*A8%;m0$$$iXecSpM9*BEx#=GY+ctKrb#-9cW&psRJJEVLdpb z*BL<^9BE@^u0^6;9IWENv3`WJ&pd+*90(5Y6eIVp$gsZa8#~wX zPVy(twEXDhCtV$&1+sG8Cv*J}gJQFwu!;j`wh_)g^9(L>0Gzx-oQwm` z%p;tIq=XyqE}zdJ&vVoDw}*e?Ow0KP4F~MPq(v$Ww=!4EdZxw1;jpsc0LuMu&-1Vz zVX^0+?KyIP=6!69?f1QZ*0Y;SJTy#!F6a-sc#wi(?PBr#kHDJ$#W`!K#d&N*g~f)$ z#fW6)AqHQ-Wg+1%i_q1;~D)~ zA75X~1^$oTDMJ7rJgD=d`+5a{3~`!@6t1PzO`Hi}Vs(9j=0}4ph!k7&BO*oq)tVUL zf=J!r&_ub5jG4QfYDGqBk&O7EKfL2pZo*$xlOvXhZ(qu*BI5hapYlBkckEt135ffj z>tX%AmDh@Iouqd$4L)ZU(qqm{oPSPyg8%-dz5nWDJA96Z6n_HZ{^$8u&xPFl_uWi~ zPj!K>fDHU`LpF#W+llCZt%@=JzN78%rHRMGp+C!j$iUC_t{xD%`R}LP9e&hXo`p63 zKk^HepL#gthJSrs=HD~@GyI+Y@#`w5|BL>8(AP)&XZmOOJN?sZIOPALe;@o>K*XI2t?spOicQY%>DBe`%k8hVMK1rv5blApaNr`(W5O;+tqb!{6zj<{!XUK&<{~ zz9RlJ{WJe}`lr`z2%iPP@pJvF-Pg5&41EWZ^9!$trj_A|}f=}mlc|3`sv>|F2sOZ%Abv_^v?#9V=J>|E>Wmz-Q` zeWx?=%^N=ogk$GASHJP(g1yriy#PgiuNsE}M83_Weav_Ia&Gx&f3HB8-y~kdex`3# zZy`5VDTC_>)k~R&b{=m0tY;f>DCCDTiqn)UTmD zv{{{L_JlJ;J&~?W#ckN{hr@m)flPJ_iv;WiZ=4-wb*7S5ovr;#ammq4h*+)z73%B` zMY|#*R>30(k@H^gzz%hG$EIBo_Qmg9%9>%2)$dSeH*BIRdbzrCZQ~*6;J1INNx(^O zsIxnE)He6YZrm-kcq%<&_k9~N4|OJNLM*=xs<^Od<~}UMPHR?YnmSOODY?qw`5!&& zjD<4UEzFy_W?aNAoJ53Rkj;9qL6aj6mFHVC^RYq&&hJoc$#7G_a_n62>KB@L@5aNv zA=mHNl(euBddJSCteFN`{SGyL$EKu(O&|=rxSMEZJXY+WZFg*?-|QPHYp=87Uc$?- zu5n@>S|wr2P5gE@i`447GIwv**~jPFI8wKIg5`X!wJtRLmEy@}H!;sZN2;SS*f_>6 zhAhNlL)=-^mPwC6e4cd8q=yl|!o`BS!O^?Gh=MlU9UW16Dbb96toX6uZrC(4!bb5O zJJ+;kpku|31$V=ywuMa~96Qg%X1Zg=jsGl$x>=l?DCsH7y8Zx z@|!?7c9CoLr9F0X@OQ&!`H-Zo!wR3p#X~c}vBrHTXQ$-O#YH18?t89p{-wR|m9`OP z`E5|e{esJV4dvxD7nkq#72rRb5}94x`@CK$7niqA{4r5nxruoeHgg=t#CSqFnd$q{ zI!5(re!-#gq-$n4R;Up8I}~+|n+ld==K@#1ZN$4c+zgA#9Xkr#)$bzV>`P4+%n*k~ z<&I5V%WncVoo4D=4q}SU)p1bMdgl7zane`;n-=ey?w@Gj~y13J2w5w#6AOI z*!j)E+aL1SV<(Hs9iN^>_yoi8Qz?7w07Px6?nK7n1)9h{Zp@eR%tq_WqB3Z@f*v>5s+^ z@LvIO{9ON7O2^m;WpXj-TtFf9V7T|4 zh`$12`Nt_<^xrgM@Bg?Z+3KH0E`-1KfBc$B#5aw2hQHH4-RBE`)jv+PBED(FGyI+Y zY2rfotNwAi6!D++e-{6p{%LqZ_^bYL!V~eI^?!!H(?1Ol2!HMWIC_cr&-BmmclxK{ z0pYLu$8sIP#^dz4|IhT#@OSzbrzzeFi2GmU z-!uI){GI-B!gcz;^nc?qtki%1(q8`zf2V)vasTZ96cG16&p-dtGyF>bkQ@1LaP)p5 z-Tb?IW-nfdrBF=X6)bnN$h*Gp1N*A^C$>0WC64tza^6dvr*-mF(p%FJaLy50 z^OWsdPgcvqbrE7kju!SJnE%wrnO@?2t#`VC2-WKyP%*twQbEz$$jznK`(h=I*uB<) z9rG<>bCN2Z;~{d-bymTE?O&=3AMEQIcMq`!2IMz^uv}*airBUf++$zYw*;F^0$YJF zY}7Ae+n4s(*R}1$7Sytp{o>9xLiNgJN0?sDJel-oc{1tE@i0#&y&wGE{+lO@&rBd! zJR-U3?Pn@%^w=+uuPfeJ+f>0iPVj}=$Efr|=TVt(Aps;Mg2OwpvZ^0d5b^CxbpovT z*9A6lml_v7%5UK&8zX+NZ7aV0`*mb1u>p;f4Ftt)$k$Xqdw&*#AbfWYsCVHL6vr=8 zt{1*F20{F8_#ERa<+)dI@hdJl{7cXL4+40{M+oFU0dfEHCT}xdvHBl`=#C#nPysP~ z{v+g|Pd_~K|Jr2V^Y4_U+3c)i7GL?8#i3=-@I%8R{|Pq;PB;1&-L)+2;XKWGif7ef zJw#2@qsQBuMpuuaW2MY?Qf7rlEBC@UPQ6WslQ$Qi(vLW5R>L8SJlty`koOCx1d`In zZ3WM4C@wrU;}=#7s|`VqV4Nq>-zPof<1=@IF3DY@dvUk8>(~rmn7h9Gq&Wb4=n@RJIY44!rOfuAjN^3psFyqx5l?J4atEiVF~rW1j=#@Fz=o;R|kcx47@< zCp1jy{a5AeyvhFE-eW)H@U?Ez*WZ16bFFx4gBry8p;J9$D$AFfsxMAy!g|%uchr^_ zxk74MCKh)iZe~eMia6p{#|jlttn>%X+OFvf#p+^tzP9^c{C{D25i7*bW0gy3KLBFC zC1~%Ww|x2@G5Y@Z|8F!sY(&@o2kAOvBw?-dNiU{Qj24Rr+-S${H!uCj$lc;RHlk<5 z<~#qzs&_vi5|LiM1xsTSHJCf)PJ`ncB;Hqxa}DmtO70dHv01A6o2LUqRl9k4rjEN8 z%Neh;bzQpX52}9Vi$u7|7fOhHQ35%OMTXm7{J_#87K=6ykMfK(vuXsZp|wZ5#sS%7 zeP+4Iazk!kjLP@!{`YK*DqJSY7E~S%i}YKerhohQe~h0S9bMRa)bIP^_Mgkm0PEaL zfY!*a0Hq>Ow?&R#R-W*bM_Lqj~^o+<_AoDA<11SyUHy)S@aD^FzNt#UVPCFfP z=FByi$7fQ=o4!Rk1#V{L87GHJ>*xqe3g>myaW{_Zj5A9mac7*G4*s*`j!F@C6nn=V z`lEWoRrf5dx4-qcP0HQ1?#^@(ci8EWY2E#OIAJq_7BujL6L-YP;PMNckO-t(o@s?{^cQ~rhWJu$3#vy z-K%unI*?MY^o9x^mAV$d5s$I^;>7f?#&jI6sJBv<1xI;r;gDvLxJnGaKpE@3*J`<% ziF;BHYBwN_gzIr^9HH3vqXEKTHJb`xa5@5wM*pj-Fyt1l@m81A&pQVwD9FQr*v z-K5R^+W&qJ?Kze*(;F$snRrz1I-fEYq-+`cThHgDkWny@Btg>5;(FXg{a~rmCKsaRsfpHsVi9{RhOQ{XkcB@&66?x-; zOcOQ%aqL{h>p30Ao=aYMMm0$}ieK0S!m#t}%fI!Ej$;oAf0pjE_-S_juJbwHTr9?z zmr7{coaZr*D#+uAb~OFXtyaV?RnW1=uHl*AB!FU0ARN2MHTzPYYv%V;zS%&YF((j? zo#&c=sm6ZFcbv!hs{tj$=6)!|yq?GLm=B$K6muSKl-~-3W9N&!f2sCctKLS|*^8do ztG;n368$dq&HZMz-|1SM!TGB|xZioM`Il)!3%#<5kPiG{ajNrj-ThBf2qfRy2feL1pgHf$ItW6ztrQCf4iQFCw@==*M5!zq!|CYpR+aA;{R0h zHEJUN*Pbq)z4}|v-q2qt|F`~A?!sUCy0K`EL>qh1=zp(&=KtgTkNT&84E|pnb4C1K z|BQpj`A@mae*)t8MgG~B>ijeOp+S%IU!x|%Cm@cW>z{wA$A8-Ia2RvuKLK(4`5z(v z{-qj!)Smjxo&Lw!o4*Q(;j_t%_`UuaKK^g@UHD7S z_sTE-{?>0Y5&qNuN8>iaCm`;Bo`3cHjpL8l^C;kUU&%R=@^78NdGX5#k^jE;GyGA5 zkLr(y-%tEi|7iXrey@Lq|5X1qtE2eS3|stZ!XtjKe}@0G|KZ{L)BjcfXoe$xuYZP5 z{_obG_$HIT3W)n(45XaB;&%f0BPye^|KkArZL-_)qI!<2%%!0^<02{?(H> zu74K)r~RiUafDAm96w)w>o=STf7HMu{bTUri-z5bd1#x5arRN|0+v$&{P=vqgAFE^Zzt=zWAN||rKifUw6AitK5cKNT#6Zls^-2Ytv{7XIl?_ z$q@bT^>5Vv^ZcXSg}>?_*%|Ts{?G7Pe|P#9$8i3x<47;EBjWe^XZYm*mVe4!{u2=6 zA7dhZuYZRBH2=6wIP-tiKcW-x>uDRWKf`~z{%QO~{u2=MAL}B1uYZRBbp1Ogl8%S* z{sL+DTQC0Kh;JHE*WakU$N3*;G5#tbj-TtFf2qfRn*ZFYh<{u@{GaL&{qOb9{3ri+ z_2*MG_LK+wDKfXNh{c%3}q3iVHJqO4%#Xv!E8}fdzo`^|p zxIS2!*uWN$I4Ce~L!O7ttc=}jv&58^X4={ht{u21YO-;}wq34~)8Iag|*Kj~-qPqmlIK69R6 zIDV0DrS4h1{fr*uXXuU%qWlaU`l0@I>!F4=6bpjmwiNkSYM?)5JYsR2MHnZWXE0Ei zGZu>m{_vP+Scm*ec^(Y^ReK{Ydwh=n<^Q6A<3ZOn51XMC!zT}RHE_<*%-UBlEcW^D z(EZ&^usp55I5zQj9cTF|?m_Bt7U!Lu+xktZ6LST^{mygl;Xul+=Qsyui20&Rbo=`g0@+Hf61tubNlfdu-mX0`~RSj}mN3 zTG*@J6?YyF->+i*&NkmDY2gzL%Qt=vIBHCb9hmJbyKYTJ{96Qyx<4ZNR^%$(Jn|1X!zGLMKhT|7G zXPWQ~e^c|nn)nd!h`!l?a~xml@#orpJV)O5HotT) zXAZ2om)~_9U+QgmxW+Hz6-V8lL2(X>9PD+^a&WiKE99%p=enh(}HTzl38pH@lutMB=J&98G<)B*N7?$x*rG;8??~3~ZX+7`L{< z^>R?5wXK?l{$=MR?bIxTW*P768QUE-CG2@UakveM-jv#zPD2M#QE4cFRt@3uBSP9| zYQENdx%R@pf)ih>Wb$)x5w4U>|1|--;u+ldnl@Gm5Cwt;;+*uLvTY+%wJn!n+6JIyLuKX4hYlcB_)*0QbRc;)q`*izF0}f5F zk!q{Bm$%rnr}$hoL1Pxu1ej^GTJHtH3#GDqF~b?XsD;xH%a%e7J%uDl$%2gzm$xwf zGx~X5tTk!tYgpF>hj)sR!%ghyon>eWXF6@A==((bU)E4RDo8m&_QVNw*l@zpg~UT{ zxYfB%`|tgyR(leU;2gp^f)qAsN&#_#jSg4TjQw#9$J%M>a6QNQ6`VLBMg#76|MI=H z^N^%)7fyyeIzMaQeW?-6roacsG+p1V`2|_LEGBxhaLA&~%Vgl=ddT!E>fu86d2sUj z@Xw^dx%IuF?-U%KDLxLD*GDs|vet+F(%7KieqG7>O#fep&+3GeD)pJ?5J}z7@F=b7 zMDDotd7adQE|)q9Vy_esFH3)^w++V>sAY21t(XFF2~%v$D-KX1lu?zYfUg@?7sf%^ z=W9embwN>fI)zRsdobNC&DRb`N-gy!$3%Pt$F(Y~9im$tV57qowPByh;fw>y&~&PT zlXq*?^P3Tohf)@uhk2g(U9J}#_NfjuJJIl<`370KEUIrdU%^sG$^+xU7y%g#cgh2_ z!-H&e9_IfW;riZk3-_0HA|PDRgJp+LJ@K{I6i(zU9~tHRgeHg+ZXG_#PUDB(J3#tpQb_TGd`5n58AzNQZju$@O8LC-GuC)}H1(!u z>o4W~a>T8=VI-jC1scQ)Zn)L+KcdyO3QtQjJyQx$FYElsn_=<@Wg?XGF-p{=vzXud zy~81&xT=7et8~Z_ztmID2XY~#p0EYAYAH=;gnFi>7GdlAY;AK1pBj421++mm3ayQX z>dh6h+Ol(O+I+#GbB|Wn8agfYTnLK|w+v@(uG&dQ7@=zIoVk#u9T~2)Qz+)$Hlr(t zn?=goALn^!{pP^WBuH*5qN|%UJkiZs_0}H8qHEp5_}`l@yw>w0jfs#89GiE#5QiOp z<%$&xy+W{jGi)=hO-Vv4A&I*Y=Y&oz!qwtAHmquMW9r?Y=oBDH0drSp`b6wn0u7sI zoWkBi6(%>)1!1ox=fku2Lz8-@#ft(1^JbNge%E?vHHaQoe#=e#wh*J1 z5$d@fu63|#;^lb(u5YwHp08-B`+dz6V7VxC%cmRB@?I0yItakV z)PD$bGd`2)@>mvbx_mjaLv`oUk_&)z5;+K-hKHqyN>uJI{ zJ`PEN<-diR+=y^>yO`x9`#X0%+uvyhM>$DhG&&WBNPgvtTb_$~J-DNsBvArUDgknG zomqMFA2Cq1EZW-f7)s%odprfqUCsNL&8*JINzVyeGOw?Y{*|kwAl~`*CI4y2-+DYJ zUAxGMb?v(7l-`(f+eixQ}H(%dzCa-+vzDIqT}{%1Npzf|k=s+ASK+{J%)clv$_ z_e_Z#E^5_uz3X$w-^c!1dC5}PhNs*0r7FDtb-q)sbw+aWbo4UG~@3>AH@lI*l|Mg$a2KPEzf$I ziIfJ(*AL5}@z1f?u0t`?=L;um3h-iqn7n15slFnu)eH`4kh=uU-7Sj8{y2Bn)-S77 z+>I$n#w!IyiEG8M@Zx__0;N{o`kKo#Rg3>}7yr%O^gecc$*joT&GK?o;Y}-+{nzUc zl{WXp;}0l~CNDK)AFrXpTRVB-F)b&PO#d^7Has*WxbGy}CP-G{RZX^XPVY;mg8^s10Y!HE}QW=E+F@heb0SR~(}X4C^9H9jeCCCMX6~jJ zxC6hIMzo6FW{ZzBk|-Ddd5|cE+rE?w2>8@R6>h=dzq^}Dv!_H3m*wT=Ja2@Lj8a~z zIIH{W@gV=s>enV#p3Z&G!FLoaYwK{I#L zi`?GQgsbH-%Zsrey5+@XFQj=E^ol12yLFUD{m#5V zz${Qa?GP=uMDO#0L$**rN<-xZBI|H@0l6P3ocA}>YRCyei4(-jp^A*Jr7`1VR6xH! z4f8)E$0bOjUTeYOMDcN`yjDCMDOAeIDAT@Hc*^wTgo16>H4TAaxuWKl z=e5$z15G~i2lifL@^a*%1xlP?qr>I3(!2wQKDgL+2oCQQqXDPi#EThclKQ{rrLGkU zmUV^4V%u6lLu5ITbIYfoMaygTjl2X=Q5uMsMO5^Qei5#e%*(nGYDG};jQF@`MXl6w znXN0Fd#;>Z&ezy+s#e$ncARM5LY6O!uYU3_2B}tFI4L%9VgBd!XPy7iFWd#Vdj3Z} z7_}1C`#T&xnB1M^X+5ZZQ7+=|drJxM$PN z=-K~HKjCDp)l09T@fP%xpV?|_6$)hes-N5-M9cU32`3?Wl>*{q)lZI(BV4VYc6noW z?bK=oC+}7b<#0N}SxC|pxb+*O*RX5;zTeO!0laWr(ea|W7+Jn*DCeos@?JxywOMb@ z36A;=*=PyOiF$zZ&*Xu!expi(TgI(&nNIM&{&+ZYsJO1JoUFBSxo76YM*5}4>l^*j zjD$GB6$=t4r7=jg@|u3FoP^|63Q#Nj@|x=x2cr?LmrH{iuvrS+;Uwwv%u7LYck|ZD zXU=k>aCg}744;fA+*kke<-&Q)@hvB5A;MB2-vx#5?&{R280uODvz#1m-_BL8If)da z6Fg$y=>%s!+EK|Bw|tgXw7e8l-z!>@KvK*}^iw&xmH>xe5v~?ga-!np28ULND1v70 zazGjJYgt@#V(02f2la6AeP&F+_AjOR=)FI+7<&Jk(rARu-JDU0P<2b0<>Oc~Z|l~j z_h;-v8mXa~Mk9UxWZmJ*6}NmwELy(TNEY}|xJrNWk&{H%NcQLvuGC1MtF)d1Ubb-P z1o^0-nY$dMM11?wJ|`}-=C40;RZvrb-BmX15$bu5IZAMNeb0$YkEt;!X%zL>a^nM@lLYL9;f`-WQRm0dV#pJEk zH}Vo{MRP^s1sg3;^mq}@K9dIOQY(>@m~o1aLlw1B%Vow1d*qdqORvG`6urhEarokW zM0tPp5oVfRe-t&hyr`90dEsPO>+4G7gcJ}btEkZDL{4hCq*hp0HgHQwX8)<6xw~oc z9A8Rv!p}KvT^patmQjtFDdSgnX@;-v9+c#8Sze5Y-}XdnUVLa~X4dM*`O=&wFXD@g1fUwqPw*cW_dAOzvac+?|f)PMtMPT)*Aj1UbZt1bXN`MHHXpiQdHH4 zRz#78$_s2XUTA(IoP8$c#WkGgLazPJhsM0b$+}#y$VRAI2_q-tC@)=CueFLkz=;M( z8cyPn%jt>-X{L6xycSi{@M&#Yt5YR8=lob_YJOSy0-S#)=VWN7=DcE^-k``fkwn1U z)x2=(c_Pn;{EYRU=~p)=ZgjI&z$_nF)7Sp@k`G)(X-#L8uQ|{9;CETslbo*n<6lOd zrJIBgM@k9u8nt|2O}{ojA4)%JR0Bv3XAv1qNDP!^WeVqaM314+2l7DybL>3z>p7xJ zJ_LP`n}TA^aHuI3(al=2ahqP|6Dy*dXRgLx@^tXa+BN0r_Wg zIC?ztVhhK%oB~$R+}*qk>KUR-FA*eBt_o_Z;5cXe{=@$pQm`Hux}9g48t=}YKe*sL za{}?`w1Qfdz}_ot9=bD*9D4h^a&6OGQ0Tq*q@Q?ZX{T;g~h5fH{6qIHj2S z%KS`p^gjRx6Bdb>8gM?+Wsb8GFFc=qT-!3vARKDleAJ z?9kxDW$5~x$A_TsO0jXMBExINi(FXSFj_h9scJsZ0<`+U?9g~E^XL~$;AJ^G6tg_P zJN~HO9i)vi&2QvnMqTTtY;?H%Sjaz^Fo*UFh0U^ zDLATM@o~@c`tWe1o~`|aFP+qfZ*@{W&;!*6BG&Ymn%t1pth{b@Q6Ht+VrkZ2ihA*Z zeGXOBhkYgukn=%rH-dA#5Cm6~Ow+rS9ImJj`{NYu#>eQKZu|1f9xToYeXs&_dUehc z%_dk;GpmamW=Be`c0PusDIYTgT0dl;L*?s-ejA#uLryT4x_nvqeB5IMIzuMtN|Eq6|)wHYr;0qR6HI$T~S{+S%k zcu`wt|9)LZ1c!Huk;CP6QjY|sybKfiTG0%QctOlMUeFI&zIN@!WwImXfih7yUby5B zhe}EV@q&#OD4rS%TQ46#%Hbj}p$`_EyjxrDeB$}T$D2~Plo$3T<(i@y81X{UHoUNk zs}Ghd9;l*TO666(ki?M}(m=dmqr(;TQZ}ZSb>7P~)C+LpWmN;7KMHBkj0G+G6Zh1z zaLWtbi+V53p>({k9g*d@G6FR`J$5hAa;vE{qgHD(9a9>>i)?hbe0}lHWVd z!5uHUymBK*JXD+%vjDddeCZvl7vdVc-ptQ(5As~hx0 zmQzT^4UdsT%dNIj%blBPt=COxl#~kM1{)o&sGC|oXWcl|^>>extXmarF0r6 z=AFHl`L&*VF7IS}ebB^;g9kG-A9@U594w3P2T#!iOY1?S?|+zuhlqSrBVqrj`677G zw2AYOuPgqUl=f?I^5+QeknF~ATfuW1W@1FQ?Mu&Xh;>S~%Wbk!$&8CPf#odJaiE8?MpfS+IPiz09#P_?oiW^2vy3WQ*O0To}p+i zhP6VkC2901PI7!GZQRNtF-s-AY@|)N!@-71PYJP#g#Q3%!hbD)Yy3SAu4}m9#KBtW zTy{qeYWW+FlKWM$zqVwan_Tq>(&2#Ky4$Dgv3gm#E}&dDM=K2}O-g^K?|7@}x4lh$ z=+a1X-_O3-i3-A7;2f`;H?tiYw^=!~(uTl9fD10|4?!zM0wd@h<_0D6R zwf^8qU#-jRW!gG`f2>r<+{$Tkw6a#rk@(hOYY!fJBbA*JVigCjjv`zweF{pR|93c~ z4|f$bcXw()#ILn5;)fi#<5LjAzxY3`i}^k~8h`ouQa^r8c$slc$}Vocz>)j4YqJM(Db;2d3Cqhu zBz`G@nUklD7AUR-BAn?)4!3e*>tied;HGzHj2teN;3FhC-1z>toi`XSR(T^Oji1-} zv*T4?DKF@tcp=1f-|~5z$WY|m@>IM(eQ>C>yx`=E55+EiCMDh}ao!cvp_W7A#yA>}cKJ?r^bzp%{qJSnknz+F^Aw$KY1TuQ z*m_?e`?%Fo)I61%4?>c;yE9K zt>VuKnrebEjW+)1hO8t)Ze?B*_3)4P*rr>Y#fJEcZpD8Ul6*}0b2ICMM4FI{J?~@fqg_{-mwviq|870D{kOkzF4HQFuBa|3&PJ;^j?;P~SKRV^J*nq? zE(a7AsLf5br9AD3`-pbD;7$>cF{8zyMq z989RkfGj)x41x9E)}L~n;ZRmOr%{TIBXmX<lys#*mVB$KmY5$|L0%E8HwJALj9c68TH;( z^C7aB(;~Mxub+B==%#g{el#y6ZWf`@b|WUQedaMYBcIcjP|)&pQHoFYQ4!iG%b~~8 z=Qj?v4z0cN-wP*XI-KZ1{H9*cxrO8T#ZQ@Toa8skpY;&YY2~PuVQtngD-FcUDk^Nk zVsJ_sO(C!M0-twCq*MeEJa@Y&o>E)=7{%sQ=-Wd(bi?O5K+FEuB?fsZG-E*~O@>d8 zwDVu1LGqt~nEy1(frHJg&?tuN2+&v--umr^arkQp+^iJr5m>nioJs2 z__=2Lm-6BS|1tMyf&3>Rj-TgVJqBb4ziSP&F%Trnq(c_zR!gBlj&Ogk_vGKds~Bne z1Tmtw>^3R7oWV@xj+x1V7c--jO|MEsC{%=W4-s0YV?J3*Bb13mngk9tx|*y2?oiY^ zZYo&rX5ORJgFuc=@@?Iu&V{`SAFFuuyB9tyfMOqb^IbzP!Y3H+`!put*YiE@yWw*V zu=AhWq_g-5h~v-yi1_8@kMQ$B$B@q7I<|DVQRGdsd3Ada8sUp>U*`DcwE`4<|`Tl~2pl>R9oj-ThBf2oeY z;iLb%`sd0}_zH;OV_k@UJ)7hHkJxLkvBjs{i9e8@e@yN~{9gYI|LNMV(F)J!xd;;S5MgGqNc*RWgz1F@JJ6x39^PVyn_Nsfu z?P4>XlRb~T^`BCg4Ftqu&-3=t|5E!#$zLDF+v3maK5LJlIDV0PrS{$MceSSx3HeVz z96!%J|5BJb>&+xbYQ|kDyfEa#pd)Exu49$70`(&4VS1=rV zia^Lc|5EO|VUM^!?mM}vKJf{LvC57{m83o(hfl2k@w-^`;Jd(3xCnMuRlf3*_WQ-Z*!i~7Cr%S z|MNAreoxLN_CssKtV@!2l(+B+h~XDEFE0Ok{|$eqb$Xm$_yol9^L5t0w8yu8cgsIz zE_?#w_(lHpdPn{l{x1JD-y!@(^S<~c;81(bz>Deay3X%vpVjQFeFEbC=lRzRyhQvR z|NKt9@D&il=i!d%f3JJ1|KWL#Tm7?|p7^Ww@uX11@3n8mf1>^8QUAPCR8Twyc@FxQ z@){WVXZw8nr#)jLk9 zK+xp@Z=Pk*0}KxabUs;{MW85lZ;Avqkx9Mr1Co`%&?xK5g?o_YJtN=aRAKzRw_(9g z|4a(!dOZT=JcV4nLm>?!Zq-Vjq=>oN_l0Pcxm>v_xK$c?q9MZ7(zv80x$r&Yf+13W zpmJ=JJV!>Z*h8?!#>*vS=F2+JHU7UN+T@E`6*XG-AG`TFUnWDbtqUF(XjiWeq?AC< z7dy}!0n8d~rRU5SwQ_cT_T>)--16o4Ob=I_pWWfuHck@HpgDe89$!B0k>X$ai$vS* z__R~PU-dP=zd3lU@jX|MaN9+07$CYS!r_k1fSAkqmCcbBIpoM&e~{7i%Z`wINlo*S zOqzGNUk?UUzBDzUDw~`f)~4eB<#QjYwVsc|%p@1j)K@O9`oX1YO#NOe(T}TkBv5FF z@_=ADDO1@ZwtXpg(|&an-MscV33kxUFHI5|HW!K!yVp(1y~388`0Y@$7$a1xnU;I5 zlhwL8q$lX0p5JG~ndl&oDzR>!VRK98E+kl555{=j4RJ~Hj*KSn*j9Lo=XXfQ)}!XW zivJBN>Ysw;ZccWho7?`<-Ea;Gx)$OEdkM&U_vd7TD@{s%5JALsO znASo~f+RVhGaCkOGPber4Vy@ec zl#@7e#{M>6q$Wn3bNdZ667#Y%ppEi@$>z3PD_$g8>RkYmFylU&A zo2#WcA7Wg5tjB#E{Kw#w5}ZN?J_L!E9BTNI#4&S(tYz3%J%^w|m&X{tG#(=!5R|1p zZ)HG_Bnv5O;{m~m7TRB&CaDc=Xgd~z0p)ce<(X_$A-@gUeWw?R zyc1^XPWD+aIB$zkr4Am!D8dXB*{s+&RGxG7h>Jt5GYlV>xJTX7I6{+i9NnC8$7HuK z&pH2#>$n$tF;VP)bDnec#LD`Z_C<3p$3Q%Ud*zh=s8Z{zBqKV z1!=rTB9DW8>3Qfw`O5~eO&lDu$je#_&22lPv?HOBESKMrxzwjdHCPk$2Tgr)DyI6B z`DQH}*dSKTu*=QbT)0#cj*_RNo0ijHyTP?DxU3I)^^f9!aCLE*>3GIr(W&thVQHe& zFUj#EiczD--u=37SIDVNjtM;{*-OWem;3e$R5%(F6uGF_c--?`tjAd#YVAp`ai^P5 z+|isa?i7bCTs93ulk>RO9iwH&$iYk#HFBr8W1j_s)-}ex*2EPmXn>&P6|r%sBAaUI zGpMp3(yM9|cT%^BJ13FKcbV)K=EAs{a~W2q`3}X3JN7wLk%YA%dN2x#fl}P(-|nSF za}+4vOt7r|&?Vn_AYZ+}d44g^IFfxJPtl)o$7BlzEljkqZVoLNML#5piM#A`s5}Y% zGqvaf6?8^W#9gs*s63lI6gAX(6?ct0Qcb>ds@wJdakfK8@keIlNm#$Y#+7iK5@b3f ziWT>@_*s-A#l55f6?8^WiaW8fxFhxvs+Tms8P3l1USz7`PH}ZQL#@j~7Gt-tNJ2xZ zGlP4e7>t=_oW*_VEh!FFB%%4Rhl=?Ql)NG~4pn4RFKO$Q%O&46g+bgoJ@4|JBX8-9 z3cxI+UPESVW?7gciE)Qw@?G{hRNmbAXX>~E72^&RaaU{{D$l0Pgo-~kmE}7FC(`$G zKBU(7IK%O^&hUIgLX3Og+>OKFY+V(_iu+ppB!7gm&(v`TD#Tq-iu+o{kPxAIN%N;< z)3{Sy%6E#Z(HXs5MHa4mZ0wH~8d4pMaT=V)9XVIrvCoo_B#BVHqyZJ<4wSqiHV!ra zBSQ6(W+#@_Z-;y_=%bwHrl8XrjVs7X%yuhtHFTsp_HJbn|M?e6=Vhb8@gE^5{>RVY zA_u_9J4DFga(SyKQ`oN6`&VvCP7WxxCjYtXklw2x+{#=T>-m+_%A5mHP7P>=#o_YA ztVdREaDfBC!GU7raCwH+6Doo$_f&e#3>tLKh}7Dz7oy0@buU}oemGK}n8m(Il#7E^ z9Ez)qdTiwk%A`DU!0ICJ)+*<{BeCpy*|RDy_gCCdopnIrHFZFgRR@ZaWeTr|h*nwx z^&GJA3B8Xf7YEqra7AL;XP&`D4p?c#0petE#Vv-1q=zf_S{hZM4oItRJ%}?NUy71j znJZ>J-=f4UHbJ5s4rHUl<lPvPC z+zT*-cyd7Dby|cLC{r-ott=9Aub4FHkptvk9AKlv6^Ut|={W!{Xwf~x5GRK#GHfq> z<-P!U69?x!NnHnAx1M!Cl+4QFe#4RapwO^K4xk(kWTV67(pQhTC^3PH8~{g#DMk*L zXPAei_HLY>*ZTvFZ?GPm^CS%iXaQC-Qfp^#G+O#o_YAtVdj& z0}o2BMS{aS#mL}_8;p9yMR1;3+5R|=u6$`Mq|u^tyk#n;%yuh_#58Jp4vIUjI8Sog z=x{}1_R?n@02k^&aN=OCavl^4U7v@f_s(Hb4k)}?2ctbavbgDszL~6*7RhW6N|Bho zVp>qfKiN5jD4%t3+Gue3WytZFO;CzDnD(FE5hI67GwcXS4_EEc^b`Z@!8g;xEeB|U zG6l2U$}}+#q>Ys+2Pfs?U~K_-7~z_jhab=2u61z2P4CVaxp!%Xeb=vQkrq{Zv~Rr> zM0G&n)mrq;q%)avnr&9*7bFK#AC!ELcKA2CPtJ?<*oQAa`6bEmnP+g3gOFiojNH2- z!}iiw?a{`Y?5FgI0}8L@{w3Bkx0X8~Zk(hhw11@qvE2=sm zMh2JPejE?G^xjo>W8=-WfrHyv%>6ESykn3x<5-i=D7lrnVmi{s%3O;?IULAFhszVw zKl2POa3DB1P>dWd&oB>34_EDz^^lI%1HJsCs{`rP#5W%MS1I4D%<#YB+oHrn*NPKZqRa;K7W@ z_=(H;C9GU$L|)uL#Gn|`#>!lac;Zcck!*Ah^2GGdJcA1y2oCQQBZK33GJ4lbpK(y_ zlgBSsMh+;vMvFeBS93j(*=}XNCf6@v@ebOpEI5F2)d4m-T#=Z)^sR7_1K`8~F><(E z`aC2(=o03!ag|$1^qP8RjAB;mUn74;5-Xcrdpye!C!OkqX1D%oDSjEV1~{f0DC`@#{|$P8=Yh z4wolpGbR$@0_B2(1I5VU@(lBk^cX)&W`|D~Zyuay$fgge)fJUNMV( zvM3h^i#Yt`mnvhFdswjv%B+LPLCi44$h|8vY%hJ~K3T8v5C;@qvmS67p}t5_ax06( zv;^vd!p1f9Mf^yM*5q|i;)k7nqSa*_Hcb4J5z;$1hzS zXg)%9fZ1+ku9%zY5wn!%NJCIWIdvc#9WGBy|4dIgaDj5c;hkdSaCwG#NNTuI;pJ@p zcrJKqtvFzL?dkw6kd+*GyOp_OI?~3`i61TUjJ#ub6IS!2y(u18j7-A~EeVJ>{eHyakA52b?%q ztDN>DQr=6Sc~`E<90RH^($GS~fo3RVC1zVt=p2KUj?@QbSeo@k-%t(*veDu4#PrWR zgNqyhhj)sR!{r&a9~n7*nKRoTXn=t_@R18Uoas0~3$RjAax3%1+)SHTrm#o`ffnWB zU=;_tib%PArsn{-z=7cKPBAj?SS=#lUi!*2J040u>wv=RI6w%0`1jDFU2-rl%aZ$iXec5GRMrrEfD+30Y&^!aC=!G*FD92uqx?&;nVx?voj5h?!!s>Vs134@5b2purUjN^z;O89DKw z@p zX`ksS2QEmT;N;y}<-Fq{dbgLp^0^AKNPUq89vTibgCQ#^3=2wesp3d|P?$f696&jB zAR8SnPt488iPZsckptlHPBC)0T>3U6Ck9vU(KKH{9gxM{dT`E(%=03>aL2986LT}E z;#TJ3Aj-wTDh@o28WM9ea&9iRoW za^|A-MepKLWizSbRu&wvM2Q1zbhsih_tM86Eph;yyj!aLo&UVncl|~czbzlKSMSj@ zIRFPJNmmD&!H|`h?LnCg#l-9t)2%ExfO0sHjRsd-s`zJW>099<2f)cY#L3}u>D!E) z7@Wgo`vXl5hyx0*se^M)WNHx$mDfT3`&!?Q)CYw4@$9V z(rA!4SjC~ZRB=C^!9@;k8HPBSclqte5t1IR+M~TRQZws7v!Bg+@H*#2rWPqmZe^;N z2hzsMbUipJpB$VvI$XLYAD?*!cje%On{{x;$l=lqJ3`XKRnJwt^p+cOK;dQRbHDnpO`p|XeW1>C!D-PoE)ymFbhfVUA0esX{1IR zPw6U__0LsMyHhNHs#I(;mgS#$2FS<{Z_KcCk6&beg`l@}h zhKX4ZUK)64IM57+I3P-9Wqzr0AoW4XH?A+e0SFFcqr>HixfwaJIsh(m5HpPK*SkLM zdP9b7MotW_+9$s>QbQfkS$6BeIVW55F8n%7@2qZ?Z|60a$??9`(zDtpLL+FpqvqZX$C`9&Rq0N$uCt7q&_HYTti}t za&dr-9+Z4d_TiRiaFGL68+o@@d44-`grtTWC0Fi~Uz!}C4(RT?I?xP;ti)^&O0JlW zw6QW@4@5Z}$VP+XxIff^f94rnq@2}8-XTs7mrLJf4iye;YKm!lWdcZzK ztCphVR_2N6NPST9eez3`i-WZV;HWurV4ryg7wSN8aG)5ucX@_wMox@_YLE8PNR8@% z!s|Fd3uNWGPv)pM2E}Tn4+?v<7!>4R9AKjbg=5YLXPEX&f z8oSK14k)~a1NMrl1DWks&IrYzSORUV%-3YS4MZGZqr(-6X`gup7b(AG7~*7boEHY~ zHX|oi2jw130}s@J1|B*N&;r!~X1kTSVs0i?+{&B-Q4R;P(c$vM+>D&8aDfBC;hkdS zaCwGpMotW_?29xxAP!hwI}XqSS-I|$If9CrVzKHIv*?R78YB*|aRg;FnB(ugU8=mA zSCtIO^VjwP7deO-rWiR~kzu{`4J+$4S@RX*fWqrIKnuhHX1kR|V)lyZRu**t<>CMv z9j-`B`%F#w3Kuy5PTnn5{x=^vdHGmM59iBH))#TwqV+%n4-E%AQL6Po15_3iww0j{ z9BE@^!2y)RfoycRJTW&TC&mFs<&gv6;6O2QxIDu)BPRw|_C=Z;pbj|g>GlVD+c{RQ z!%2S`7>^wE&7xa5IS4@!<>Fw*!M22d>5C&=FMTUq=!*o0cZ!k0u{Viueb;AjWnaW& z#Ah8)cwHT!1+sGHq6dX`I$F6`Or9@_K|%h-0XBM2ip1PYA8?U!;N%_R^ z9F%>LCI_ekPTaaW&r~@d61KDVBv@rqBKhsNJadxfO$;dmz z$>DP8+l-u;cjei&1|Gx#%WG2yoE>UCklAi!o|v0S6}K|yK$MFEY;?FhF*hS8D_kf$ z!NGxI{3OPivw)5pdjB7 z&OX!E0dPT!1Sjv-DrdcnaJ}@6Hn{FhIr-IkprMe41I}+%2Qu4(QY5A&P#qMvvfu#9 z#lb2L)L;xsFMTUqHsZ}mCHW)FQpYT zrEeD9%6vT#<>CMvEhvO6!u8U(!iDufaPn@l>|G!HN4Q%0Y}(OFZSK$3cbvX{$X?>l zQG8bedKh08t_viTMhguoPfE9N#@;hU+`qUk;d$%V`l^e+{J#;Zmb?|poAnL~xs#g& z%X!Zi=H^u=D|Y0Zj3&iS8s;_S#c%%K;J5$rKEy$H38GdNy%)yZWX>Z(+3KG|jr&4- zzi!=!^H*x^J0}h5J3|d)s*I1yViUohr#DWYt z^XFn|Q4w|Xd9k#J1>v_0E$(I9tUNFNalEtH-q!uS?!A7O_o}}%szNOEkb4sgY&m0b zu{7^Fn}L^$r85?OY9br-6Md>@>cpE6o?{J(;-7gCoCz70dNGdVY7T~SQ1G0fnGewh z)9L3ngthQ)0~IJ6)+4y$N~W1}$wKdkC0*zxx3d>eU`8B<$`6O{_cYD$OJ+mph3;{n z`VHb_E=1A%cHa(VQZxjeMt^6KuS1gJX2fS@>jk&pJJ|3~2jXL7Aup(4dVDVtVVf%nV%fhAU{mn054x~C5<3=j^ z&AY>|(Y>SzFZ0aSgdj9K2vlqmjeyKTE{n31e;*QB~ z;bi5iga=X`_pv`n;||5-yX-Tl{Iccvjo3X@j5|>BYOP`}JA+rv7>ecl*khN^!~f9u zN#ivH(d7I&J90GF`u$xO05001l~xyZK-|ha{-Rp(r_u5F=gHWNp(rR5E^r_?I8cln zF3+sy%_qS5l9D|4^`n^!<-b<>@{IRKFBFlL%N_G?e$jFu^&AWyvKkQO;s6^hDEURp zPxHbQ1*PDC6-C~y)t%p(93knwbE;DgC_HgM;Wc$YOHHryqbPY$io`Uejg)FKszTbVb3&GZV1 zna?EX7nZdK%SMOG*I@t5CMbCw+%ilta=1LhJS06_wa5L@G=Vsv@VYuc3&<3i?N;WA z*-Wp%!MHWZv`Caw2kW55FGpcv`SH(ef>Ln6Y9sFuC-aW8-Uw$Q>EWvV?vG|J!~uoZ zaex-cO3ZdEi^S}kLtB%181A|u`q4XN!~r%sT#=aenN3g%4sIESI5}LAVSDK-_r7dY z)fZ_9qTxVu8R7u5%}UOyLZ&!U9~Ab#kpn1)1KH?sx%4$-D3l#=VLi|*Yw%7na=1Lh znlTjM%6+hAE~oIB-IOKO8Kki3Q`M82}=?feP zP8^(7J}Nc6-uP+8Q1GtY6Kk4498h>22WWw;Jom(=Cqo5pmoPug3sYoe!2y(u18n@q zzYMq{G569}?2Yw07I}A8`G6}jY%hJ~{#erlaKO1o*B5CnLsk+c4@$0>&GZT!6nkV& zebg7pMuTI+9Hh@b)7JrTu?}t-h88+po?*=xig{;ge{q0~78EuMu@3Ar&)^~lz{$I{%4y~!TrYi=VGfh+ zlX;T)tOE+K;eaDD)qx7bgHj}Bub6IS!2y(u18j7-A~EeVJqH6aTa)$58gYO)85~Vg z;Gh{pL5s?LvW6h21I`7z^*}Gnkd;Kqt;`j(nO>2Vc~C?-9LPq8%cajh({oU4%LRvb zijl+R8P<%U;9a>-=8#i$ph1zY4$uNw$qk!ZnJ1KPV;$+^jI7GO;^p*SM7a6QNpzt~l&;nVxcF+h@v~sVQ*4K`wM31L7g#V*=$cO`M z^q>@pX`ksi04{QH%P?Z(a7Bi-()aVv(bJCYi2d(t{PR6(!~cEAp*_DBJia}7^21rQ z)L$_%o2c9nasN^of~`&0up~Co1Sktg3%4m(!)7vN#)LSH(ERxx6upLAozK21D-wGq zqGF_=xjngDHlr(vJ+EQZco~g9-#mUv<9N>5K4S++|0aW zcG~mTX6LA;@dJdidHiVq@hrCaG4jyJvjOG0Q%veJ0mKGIMtNq2& zTub#19JEveISyGANiE$OHX*8TP+Cp7^fZ|)Y?KJ}E0;MVhoYYtM{%0U%gorBmRU6k2wWs!r1)aPJvFRzqG z6ZK*khbwZh)WkC=Gv#9rP*8$H2Sf@%bNnI)OFg{d#~Qfdi;{WVfAxP_7loK8>W;1@*FU8? z$-rHx9{}=1aEN_9_i}*>wSR}A_8~&SayRq5t6$-A!45fp$Bw#p^*hhGdd}s79r9h+ zaudIYn}e1i8~2-(dYr|f93ng0W28-I8a@wV4;-oyxbIx_x(ZpioN0U%cRlrcTn-Co zzQtfre9E__@A)Y1dFq*#3slTEpybseYahiOPyPNDhw`*a>l_WE&NVO5#9fcG%R)@{ z%qWtu7Cx)Y4#`>|D<3v6X{}>1O2o zhD|#|h_8O8pku zWZ}936gNDMloy|62E`ZjRTL}kRD=hkNJ9I}9xBEiIh9wdl;?9SKlSTZJnmjn$+|WU zUXEpwe1AWfW6>MP)W<727L5E>=Rm51!8v`5JNiH4e%j|ysm2|j*+a#+12yA*#>Syi zNjpMOLsjSV?>NWuW{Ga{{q4gW-gC@`UIpM5rb&1pH5R5ib5g9h)7UvwDrtugd#G#N zPbkHGt>XMD<_JX%RXs1F*UO#xPI1-!#GBtUCErhzEg1Rj&4JWdm@c#@#fm%jIaHB^ z_L)7@wX{ws#U0^ss3MzsNwZFAJ-1pl{vBso^jfSl2iRyq$!A*L^-RkRF028!4Ab0?!xb6U%bwLi)o;Fe z1WW6HUVhSWKzprqKxVs@MPgb4^>vWNNLL4FfvjW~;a28~S)ZjP@y!dTs2Sejx#N9_IPa_patT9D7lqIV(t}_0f!(Cai-<8 z(cy~3+)E#Du?}t-wpKaEE0OYj*H_I`=ryCN1I>#xbr2^G-ine1g%h!0Wj)iPIv6|8 zG%=x^I*^SHmnUXD({h80lmkbGv9b4~O%8*icVVTzG^ zS7cZ(eFj&q2XUrFubS=FgE(<;7KU3{BxbLeZe_kEYgz*iIHz&S^LvlOk6Ij7xX8gR z!w@I)jtyI&yq;-MhL!69hdNphG%wQB0Z+(kf1oJ2mHC?NNPSRP4?-P?a&fSVL;h-& zcRkZ`1|?s91V@!CM($mnVf9Rl;L7zN&a}Ms@{^7Ov_Mua`{Ymh>zFBf#biB*93cPV zfX>B&!e$}D*=KsnfeUqT%P_^r;ff5~OJ8|j8fRMGdihDi0mo#j1DWks=8EY^eNY&9 ziyT0?I9SDjW;$}Pmpv8Uo%=_3H+wXh-tY3Grmm`ha$xVKs0g4BI(8U9tQamnJ z7Fle6@y5y`287>ZFzt)^QOn}UiOaph*Vl4^uXlp0VS4bO&O1J0@YdLpnMjcb6YKGp zmzy}9H?g`tLG#wTaS*9>LgN#~ig5MWVT6k!1-*h}TLj-6+k4ZD#6*1iQqFh859{LH zUCK@PYj2cKsJ!b5m0P&|=1=*agnQPV`U36|4*&CvtS3$`__lfQE~dk$yyQOtv2=rs z82?%^*Z3R0cd{M6H1fE=fAeEq?mxkZ__h8;eBaG<_y~afCm`;Bu8KZLvd=%?yj_0y zIpJTLi2nq{@pHZNdyZ%Le#+hXPeICm0^;~Z{%sU-%8mJdeQ@pWKX)i+{u21- z`yW5^ex0wNn`M1+QZfE2_E_?pxLm}^GC?w+V^zVE>%*;Op#Qo3n zuNex7_&fc>!_$8j1jo#yz#qyK)Q*XR#pKPUgI{_%);#J9BA*T4C{)4w<6F8^2k zD{fW%OV99k`bUPH{;&F1+?V*5p5gEGPje9RpMY5Y(XfX2H}fBn|DFD676N<)#PRd> zw;2kF_&fd6`#yxf_J74)Ni!G{@pt-1g^7O!#Qo3puNe+m@psx6XMf%b#=stXg;8Yp zo0Mi+WX0a;4wZfSO(X2sx$ZS{AS?DxbIv)Hx#lSlj$P#3GtJxS4T^I5z3AOnJ}L74 z|2cb;G|81*Np~xE3E@q6GtArM0%{jEt*ZThPa(!%s00C3o;Qfh6COqvGy>5UMm@Bz z_pR1Y+UEMCbsya5%(Wg5?Xh<{gOZ(oPdYblAC_FxLwoF<#`q;4_M1RNzMGShMN`Pk zwVl48p!VB=5O&SAMN`O(-OVj<(|!x8p2{tnLIO&mJud8h&3hZ1b)S11#MFcRt@&&0 zq`lJYV0bw$3v01kG=<2*W3iEn-rFc_G`MLcpqev}MN`NOm1_JBMM*mmv$iz{AR20V zu8*~p?mwg&zhhI<#-8SLA6(l>HNNQonEg&Qe#fSyjZGjF^M-)&(BAJ<<9BS+@6dF2 z&j`Dr)>_+$d8%<^+fDoqsQR$uMg87Qg|?`(ANQUdo2Wkw5sQQGAHV3q7EYTwA6%fg zlHi53u&}JNv!stY`{8OstY1I4t&*W)c;7=^>#TsntHaGRSi&y(_MjP5dl+JZ9{yZ8vO6+Smj_*fq5l4IeZ1b*gk5EnY5+mESA9HMJJa9swoy zjyijrZ`1v_i-AJ(1<^&J`8qJs@CX;ts81a;BZS6A@rB(GZ>?#BIu+a{M_!Y?cHTIk&?EHoNj^BBO`)F;4||$ELRJH-Qj#J*f6CCDDM6-`9D%eZPBnX`yG;U z-S{i;namiUU<5w9pxO6$Xz%+@&Q8gFEtY;*7fRpQfy~%Z`g`n7+w3NO%gu&fQT9EQ z%IO$fKId0}|8TL5U5Ot!v|26YBaky!GO<=XAuUWq?Jvi_KOV;zSmvAgAM6e0z^?_a zZWp;ju`oRg9ix+}vhm<5hKvWy+7xW`U|${jn;;v5M1T{BQ? zc=)?$-A>V0GxnpO6W8JSJ=etC5%;TZG-)T^}V^iezn?MY| z$Mk!E+)fsL`uC1#K*R4esNAuSsG8?&LWJL+Y)@pr*Ww0t8dUDs%vbC;fe?1XwT;># zCHFz)j!#J&pI`{T;afbk&v`LVzT;EY#wQ@cuLsrsEh3k^2Ywn{ZusndoVh0;fzR?S zHn;M&8dVQdY1p4{+(|%IrPT? z3I7?4GXI|GU*vzMf85tT{h#%Z(J|vc)4#yq>7VcF!+!@v{x|%4rhjpHf2V(cv;H|C z!f*KZO#cFZr++@rxBv6}4>8K|f2MzdztcZ7Sb??EkEP zs8hy&w$2Uwo&K>kZT}q*`Cs!-4?XjLr+;dUh?4{ScR+++^Ka8l!Tcxu-|3&52aG@K zAJviLA7Ods|4#q>{s-gF^FNZ2@t^5m_`lOXzna7Nv;M)3jQ>pk0)MA}e#3_G=k+hy z$@tIoZ)_WE^^Y%rI{9}{PHTUnlkuPFU*PZb?|c)=G5$Fq!GEmF_|Nn&@OS#hF~#Zs ztbhD#!q<=Y{15z{{<(R;`JeTVUWbhTO#cFZr+*;We_U4nxmus`LnEH~ztcZA58%H8 z68UE{I^%~%Jj37VA0D3m&-%w*`;7lg|04c7{mb1HKMqLv-yCXex+&2Az~AW~5kCE& z^{+YD&_mDS-|3&zJgMyLh1v; zS8pUS@-Yf$8*Z%-)FDJU7;EhVD(TJ*>I}u9yAD=hH)k7qXzymyd}BN3v&1z=8JmU) z(Ym^o1Y^&fGoM~umf#raECL=q0; zmFRVcqO?hbgC#d>zHK@uz)pO-V^inGp5}RD(LMzIe!j8koB%tGad&K{G{z&uZN@efehaEru6?7#YYNBBq(9S@_8-40f}2U4 zk*x&QUpHK^eQgp~J?5$O~y>p zb)!S9#+QWu`M$XQXFeJD_4`R)j(>e}(PG}XvWC2N$j{kon8yBjW@dMBQ{%4yr*zcTC$O|buUncSr z=F?SqR@YG9D)Wg4p#mJA=3qh-=MFms+0;>drliTGOT!{_y6pZN=Z-iD?hu~L%2rOd zxf|Pck+YzZa~C-c9sGBjJ1WJwLl93#Zo?2;IG$MA)#2F}+kx4$Kq>=S<}TOWksS|( zbBD=SefszNu)}5qEoP` zXR-JmpZhycelK$$H<*yOvjv64_gyF1i#qd0ROMA&bBi_|<`WDi*InCR(}a3sFD^D^ zzSv1jG+A`z07rRm;gDtu&_NS^U4Z|fD<_SccGqyzEclB}v+QnAspd>fCCB{bbLPO{ z$-FFdo5_m>U*p5$*JSR0Pq0-KnO~!O0{{M4m&ub_Py*U-c zW|;|-@_zBX02#7X-V!ni#vKx_+il_?w;S@eay&YRHA#qx+jF;35!-Ny!||^<4y|yO zHf-Zyfj|@AFM@GN5 z{JSN^u_qA1t|h(i(UIRn!XMF{4Pg82KnT0$Uf-V+%be#i&noCZ2)pK7-)hOn^VJ+ns)47+?gn_ga(!ogoBMFS>OQPrwI}r0jP^TS%RM;1Zc2)nGdO3i^|}`M zZZ=A8+QMG^S>FUg*frPmQ1AB`UmoS#ttRH$tZSH>{MJJ~c4+#ar})frz;`g@d#!DK z?+x1aSl@E*&94I@{951o-W%gn>pR}j-QnDGOrlvXLZ9Owm9vijQ{Ly^n_mYc{6}yz zemkAB|Btz!wax(%eyw#nF6sS`nf_z`WxaDigx~P5o!80#W2Nz|{wQ_xpMVIz;a~iC z?LYk6&8c$l&F|cMGZvf!XeMKbU*xm%KzMZ^Xq`f|C)dOn@r??*zlD9ZZ*Mw2SoTa|MXDLzrY`3z$5g`Iv~QY$KJm8M)4oDH@?vL<^N9qbMMWs10wud|N7n= zt$z{!r~LOzJna9x z&aE4>e*2yr`5)VPj6d7>Q|`tmAo9QAUp&!0b4<3H)&D57%yr&HW@{GZN0Vfe{^0y6ynZcb+U)*SPX z@o!gu9Pgg^1Vs2X|N6I_7=Ps8(fo%BGrj{N{F;A#YmV{Jzpek2JNb7&gkSToZ_6=0 z`nTi1--u%TN&mjNn40vjZ_6?MQ~h%nit!0Z_|KKejK5z0j@UoeKe|27{7?G#-JEUo zZ#|L!f&Wzh{K60W&&H?xZ}_*?zrcU0KWDe#ah~9S2*2UqTK@w7vHno*_J7vD<~*bC z({cRKpEdu7N^p8+{8|6XGmYb+UVp>?XZ#<(DqlT!qe{e|v-=DGkB55vQTq@1H+~i6 z{__9u?HGT*x#pJfEB+l1t?}XiHvg2n@d-%amuDOUKOS1+ zKjt6hZhQhF{KJ?W|F!-_{)dqd#=r5YLtzg6JA5Pm+ziS1@zC1;Q3KELDR=u%K;(a= zf5XPL{*Bsu&VS0?_yk1w4gccDz5jv#nEzM(JA5Pl<+;cBOgyy4hyT0!V}w8RPe8(d zu6(5Y>!BKdJY-h4pulP-wA}U zYt7qqr+|I^N|O70C$&cm@)HPQ*P5q?`j~@#{W_8Yo3bY64ur64&D*?R1?=m$9~Ib? zw6PI?Vb@&SbfJtz!E3*JgZP z^SoOpN50vOg1zp!eT~KODBF3waX^IM@NTVf%(1t=Q`+{OU)nlQ+~7O& zP9TKc@NTVfVDIJ_Zuqd@1Y%&1U-HUG&iPv7=6U6ATxBJF`abELU;mr%^-$0G8Gl#v zZeFnelh(anu{#)<@!K^n^9qmcJI=F`xBm`^;$QP_(akZmPHW3!Y=7M&-^^{!CKv5B zk6wmJ_xyU+9D~q?bq=16@m}bV0|zByz=A*Hha9Z&cjLU_CYkf=N;6z5b81+Q<=k*r zf8r|{1_kMojm{%?j*Y3WI|7>~<`I6%-~A`l?{Ekm?}D zVj=#NNu1hUjE{|iJH#^wajln(RhPNZ1m%1YA3+_s8LE}X=-dm>bR;qIM1JD$pZ_&= z^nIQ^LBj}Sft;}IG4pMx>LRur(BC_CG8h z6P!L%Qy{d2xzl9~tDuk!yGp=>UC&qhK9Jko;WB5f@bkR!>U&Lp<*@gC9!DnGF6RC@Q=XYHK(Py8aZj2#cvzDL|2 z)68XX=r&(Nrg;=2TE>ot_Sl`@4l#a5h#4<3R7Adn(l?4kcl%8PUh~{&sg5%Et10#| zr+A+=ft_?~g8Lp8n!xtA=M+w-yr_vPq|%EUQPbqp5=5ceM!_A~OF`3TYPh*3W6pQk zqa3<`ER!S0DBu_)GF%8@2^Tri@ndN77)xWA&={(%f-)zRJ>w_a{j2fQ{R&uZH)M6K z(|rRAlMioZrbU`5;GE1_LGxS=QhcTi(q-(7DduG#XMD>=p6<`>DL-gMhHIylmz)fF zRDR}p_q9gQMdyQ}UDZey6}zB(G&QmoQ|8>4O{NhX#tr8J`vle0M|@_Vix@xCywh+n zjT0fsCB>3+(aPl|7soL<^GyA};LAFpP{|8NG^;vsUxTeDdJ!y=l&x8Y*GAvha!I$A!q+*a;b50z6maA}=b@EF<>A;*{A|Yy z_pUe(2-YeOXoM|gIxI`;@uF{daUOR9Db*|(2q+gyyRnesQGUURl{TDMN98$%y3%=dEuCIHD;*K zV{F}=dBGi7U)Rc_IVM@G{G`nSLgEW)wo{OGz4ZMs=$5zlJ2>*=I0>$x^5QDGs$A*CryG(3F^lUG=i+_=fP`ikk6bSMlE}Y zo({M%P>;FXeQR;i9y8}>jPY?b^`>XjH|2f(aes{Sf?o7_8O8Xr%XQP1T4fU3`zU!N(V;6g#W0xA{i87yI!lz+vq#*V#;!NWp=PV7SylADJ> zt>;BP6 zJ@a9v9yh%+Tzsa6i@6T9nW={?8;Y5Nlf-x?R~y>*5*XOraoW0xE*N|Eo6Eh~@3kfl zLX>rI^V>9d>ERn+R2rKEzuYv=*zr&qbJZX*@BFr#_${bXdf!CB66&Uha~;f@INuj| zbBhR?cs6k?>Hsd-a>6LfYb9Sa+=M0`)>gXcvV)v%wh`PBwUm=ZZw+uwUhZ&N8y&R3 z=i+C^kB90+&9#u~@QzJn3H8NyE?#Erc&Nwbd?E4C*oMMyxp^3pp?YnLlOv;VMv9S8KNS?KUMRhD6-v(wA|A zk?`aM#9XYa{6-NhcNi6=5qUPuvg1TAsG6m*ghQ^6ex%5ZD#9E*%7hL*!tKi|q`%&7)y^$CNiug-lB<1tPN`FHVjjCLI>ijh zI;EG0Xiv1CPvi!V(-j4(o(c8MJswO*RMII^5S`-6-78Ra@$~&Xf{Q&Mv|-6GfFj*@*|LrdRhr8U-$h>T&@y5#t{cwFf&-E)t ztX0(FV*F&jXRUH5WqB>?LMjXRmZ+pvE(7xt8wJ;tL42l!yUb~>`^0aCa!$}mK^=ox z&PgwedHjf+j6dr+4Obbh6pxt%Q!d;G$Gk!c&a>Dqyn<;q1XH5!GF8=dvkQu+7Lf+;z z*E>~jw~AvWp>T6Jo8h7|YIiGM4xPSf#by2FSGJ%PerLx*E8Jv3pzMkgRg1ciYRhAQ zk187fFJ7iZxeUz9xePc}&VlMh6%B`%TR8LrcOA5Fms81%9}ku8-gt4n*Y#$14L7^X znP-M;rLi1C;6*#P$-O>r4|;vxxE6XA@I3l)jF~O(l{WJt4YsBsyqNo4emQ(haDA_j z<&nL+EnHrgJ80rXT?T!>kMY?W+Tv%uy!wC0TlW9CUUvBKl9lGrt8tzC2u6l$<+0=? z`$a0r;;zD5?)Q1)e(-7>^}9l_+{}^X_1tFjvY5~-5|sqRWnf-12^CyDw~-&EUU(d9 zxEsB<@NlgZw_(+)y)NO zrh)TvAiN0N)Jrd{j3eYF)yo}@35OHKz!L7V@t+gb%A>{+wx`mZ*Vu-dUFFNX5>(&D zQ`Rc?Bjk3qXW|?1aDpq)t6Jr?3MVJd(QgE)Ua$(OE*{1ZHd|AYOhGuo-hnv5i9rt3 zUPBvcxWnZ+r-LR=)FsfrW9BxuxL&_~Gd{eyxXWg5cK4snIk)?}Tut{{=t0lbo3HNM z^79;Kd^^iA6lTkVE^A&;K$#cJT+EA^hHSWIxL#DDA=@-*$S~^-hcwvTc?@9(G~>5( zPLCnXZMOL6h4C-`*K-@?u?{y{NnLc|HXQy(8L+vR-EF0@)T`}&9@q5EOE*+3#;~&w z<=FUiD#LO%QIh3--;c*Ih>`=v7y?n)Q<7e>xt8JjHG1$e{xth}t~$fzIj4grck8*0 zItXfBfZwdq@Az3Sul^q-&Hne3Phk#K zd6_lznir-|&I<**(9rY(n6EdxBFpPq>HC3hdC7r-2F?pM3a+V@RztNGpe(Pgs&8(h zaZZR&K(R{5wGs|L&&ep$O|8Ik=Y%0@krTFCtzULUmN&H$NVVlho%r%<5*1UxIl)H3 zHMJ6-so@w`nq`OKoEKswxVlyz_5@9yuE!PkxsVt3oL3s=HU?YHh%C$NT3Pf1P1aWP z4byp7teL#50zUQo8m;E(1&pp<=RbW*sq`;QX zYi6dh+44}Kn!J;>Wlk7IoRe8pSWIQO_)HC#YbBMY8D}`;((WRtN>o!kt$uo3YnEch zH{8YDhVk*^+TCgn$iAywulB?JjvUu2`qcAcj0wXC-BURx%XUS9I(|b=)LuiG0OUkL zLnjIw1C9w{hHEwS^1bP4-_spN&dIEwOgyeouWs;fcz>$;FM!}V}^7>2}D7QM-GmCru2$aNZgtekyBl>@c}b#jx+2TVT6rPWmWPHO))sT~m(Nj}&dV$+3`Lm+@tGPf zG_<2YV%!;@@Qm>^L-lf*^=r<_Tr2Y(x_7t0kdw1hpuI!)&QS?-z%y#Hys4F5d2>#3 ztv~_iWEPeBocaCFS}r3v1Gc2V4Gy_<@yybIrnBYU-|Uz*0}-YzQN?`qWh=fpb7u*J>$niHGb$6*jrbf zj)RX^-;d(V*sVrtolGrW=l*x4aSL0xNnvED@V<7l;v?r}^SCw7{om=v^nAiiGYdX) zmS;XXg|fU{C%=$t%OMB@d@5Yi-+Y`j@{I)LK(!i4e{rXgcet#P4w~FO7?bf^jl6K; z+H3x9Y*YW@YCV@(v;$>Mj4~L(Uhkc}yG;s>;skWDMt|qn^5n#4r{A{ z#1w=RwlQ+Tzh<~#W(^k_F{WP;oFyE2af}34GhQL7;Z}K>=QEeNzguCP7mHOtpW(Zb zofl#wG3Qt2K=oo8wL0e|394z}ykMgORoBYqJw5|cIk~RK?u^5kmuF3_JlD_glJm1! zKd(7qy5yWtuq*w{g5sztNcE&gZ7DUI$Vq+a^xYJ2POvfH=&s2WX!TQj7f~zC9M5pB z6=Ec~rdC?HysgLPytK7~S02|mEnjIEN8D$v%o@hqQc|G$Mk7sz4{Jr>Tr1Fkyx2ws zs;(7%rli4TTuDPHw;b%5<0GiLRu-K>m3|FM+~&TQxrWx9X@e$NP(43QgS)Ow; zw(>mRk(b4Np?5csP^(nhYFwo}T&s3PmLHXrEsxlhK~k+A)>azs_BZDQQ59TWD}4)* z&IFp_;tqvQI7zdhasfBH+6t=p(Co1q+fcKc+=tFky#iKzU`(Iqzn3xH-45`9yD%$0 zpdTk6DB4I6S9r7Ky_iOg1|LXLn*5l4<^y6XxTbJg?Y!_|2X%(y&}|1y*fsU_P)Yp@ zAF@6$jG7O#oAp`p`=Vv2;=_pYdMtMQwo5pg}(7c#wSf3@oFIt9} zW5J6poI?UH7)-+5=770>!O&$ck#x$gITqlX%A_nx^5=J}l)Mj-F_ z<~nMHoG`APY@SEGpIXd?R2MH}N3-|rRx{(z6y!=(3e=)y2u?K1j5{2w8WQE8i4%1R zD2}DO7p(}_GcR(*F=NrHipxpa-RE=6QF*a#v>rp;<$zZB{V*$DKwtvpP)4A*gpw@} zc9nsWRvgw=b4=6FyqIaojj9Y6pQ+(S!Nki-x^t>K9MXWh4w~F;${>DR;$QB)q%#R) z8|va}J%#y-bd*pxtr(RTM=|1r=vdrEdUqR_Ibo*ud*94?tQB@;1ZhNjm^jA8oTPB5 zwmb^vu(nz>%jXzq%?WH2+#wtpEhb*bP}- z*GS(tgr#LZs6OWd`vQs+#GL+KFXPzFTQcLnQ=Qz{#@AG7xaOoP!?hAQk6(DHIi_e( z%`y45r!yZE>LMRpn?3VE)D)!SFWKr=X|YuK$b>y8>G|ak_6e$~kN8ZlS#v(paCv9i zT>YFsCC?O&67G_ZS+nM|hRgX6%T4Eld&8?Sgq7Zz52B_Z)%DT$3Te`ZUZo8jr=I$- zeF4Q8M-EUckJ2mVb^|iKW9!{;=#}FmxO%3fa6HRLOfU0$NUr&S*^KF2PhRE&&9K$; z{Ep+K9Hc-htyVsUrK*pd4~7fp1A$e5>iXEfBj{C%BOht6R;nHnzVC5`XDz#XhRV-Twq>COwnw#o}SV#|*~P?gS(XtumnVCChowisVN+|uQ|V59QV)Jrd$ zk(VgX0U29ug-(mh-V!SW3uSZZriva?|az ze7H5nxuJL$b>l`8TTUU#@_L-<`-zmB!&=qNb)s}q!MVXk!PRx6wvIATmwEE_dyh{j zJac>mRo9EcQ9?yd!aKb`e%|+--^upD7YBN*r`uswA8awPPB~4NrFDG>skZcA!^$!L z3K99FMy~6}52xLEKy(9=4X|7ztz2G%Q*P-LkVvKzG|K`zFxiGyLrWV{o!;Gs?Y7|( zhlc*GsEYof@$i7 z*D>61c;^@i?(jW(7eB7yMvIb;iuKx(V;}3HM{LYmkNkp}#hBo0^|q1~jI69hT1cgp zVd3Z4O^83COM^6Jak%rvxtR5UrCbh9e5QmQrEmo2fJ+j1hokiE_Jw*)fwY=2{aWH~!@R2-gqVAPKKKTM z6qH2|kb~0jpP|Qate8lOgC=*6k7xXNsLp@J&m6enQxL{K}gDAZi zvtsq6ImIwVTO683RpXYMOUM!DTdVc98$eviL{VPUJC}=2p|CuJV|XIrNI5bk$dPRn zTwN#nOrIm5Qhp4DXO54c>Kf@=dz72V(YV^BmF$>Dkf+c8?&`+x$Z<{%++|MC4qJ}Y z%km>ZnORG9)!_n{(sE81H=Gk}6kJ_5eN)h7%O%bEZ)|gX0*Z`f&w800sb7y9`F%kj zyqIk?T6d1?A=`P zbOU9$rA)?7bIi51yA%H%bL{xLUO8836(^TokGr{KF`je&=<&p^C@*zg^!+}U&AJFw zn&h}^guK{B!PRxq_xl7~AE-tyGZP)RFoD0MT&-JvN)uE^orbwn0uAFdbyY)j?w+~A z6JXf2XtN2_6{y<2ARgI-klNN`?IAG! z59ofJaa)vgL{YEm37xUU^DYQICE4O$jbq%Og(n?A5CX4TL3jnIsi$662i!eCbsZVn zo}#(I#^y-4f6Y*oa)$mp@4?UavOfHB8FB;Os(#!bVvFZNneLUGo25!$a+B)^Do{VR zQ30ywW%|rx@{X95Q$n|M+0$7m=#5C8_FX`+x1$q>7>DM$^3T|Y`}hC;KmYgt{m0u# zIZSs>0A17z$D-CWo30?$h)L`q4J zgBNZSlx#z*t!k%?-lZXE&s>K2#-C%*oD+*Tbqr#t4}7F*>pxmyd;%i>kH2L9dzp;s z;3x+9zQwkTzpep(P!H0~y2bgUf8P*u^X`25o_ln`z7q`jUTd~!S;pS@k8|&`#D4-3 z_|0)}{~DpIIBfW5mx+NO>zT`<9Vql@Q0{X+C;$AN#mH?NhZuc&PrnzV@heA>$1NwD zIiHqr|2VNyNM&YJm55McB_-~Go0<~|x%r);B2YclD1xd0?oiY^ZaP@XMyYOB_IoXSqwu?R;NABud~Vbl_@CS&&iL(&QoaX1`v6=2sdf8LK!kr} zCgZolXMFZhxA@e$@d=3VkH2L6c&O*ysK!x@<-l`~KZS360wVl|d-2d3e;DwL`&s$I#c}h&>FuP{BH4gQ;XwIK!jiOukYUx|04fS`R5)U z@Es80*Zk8%z5mB4WHs@*`=7PX0TF)9zeSf%Ond_WsmwEoIR6fa@N53*p|$^y<4?Ie z{sbiOn}g22iAVX5i68t+`*8R8Q|`u}^^eOSng4733w-tgclzgM72^{S`QPwwt$!o- z&-0)4k2_c~?tkh_i0>DY^roOb|AGH>?7wx1I3U7r__x--z<;Q}Lneom&QmPE1u5{k zopa6q>!I5J@o$d(hI<~}&)S={kK0QbJEnkp>~v6)dH}UK) zO_>AZqy1a|llFc3twzE>jLG<|_TBKe{vR2J|7Spi-*B+iKHYN~Mm!mJKixp$*b@w4 zH{5IIeZn4be>(5{^vh_BPcVdE>fY<2I`^^R5cuSN7kl^17@vV4@Hs|JxnDHUfd5o? znOUB>pS7<(5PMBWYyU^ypZiXk(m^=`&a7pLwqr@W0#AR^`*<7Dh! z>t<}#eVnYZm2>WxvYqnjcgPt3pqb`boLyx6Uh4v%&CQ+8zfs!8CK&R);ajhDGj=*- zxW}EcHukJ@9GhgnzP*$YkhdgvMcj`OTwPJ99){CbSl zLwo#K>!r&VcmK22IUvHXweDf_OW^Ocjun*scR+++b59TL{g1i!Hvg14{F|G9KKa_J zod31n!N0)Y@n7${nbsGd4oLXVMrX!fYu-H0?`oebsb~BNi0~W!t#xn4-{zlkcl>AF z<12r%|M5_t{~15s=eYBqayS00eQdU6{I&MY`0?Lc4pQ>AfuJY{$G>J9dJP=>i+zsx zvz+T1ju-?S`%4L~Z)wqa$^jRbezde7je&8t7p}XngLkt^^zxg60d} zUQKf$=#wR`2hRHi-%sDMKfLi_qy|pDlqGx9FOr9ai;41x>7ZWJ>v0(S$ra)k+)+Fk zE=0EH>j;$cbmeLR#dL_ovHkGEK8TyKXGCw=|P*Pmo}*ZMkh=BjN4 zKH6gZi~ol)8Go;@hyQVZA~g`5HW-o^D8t8JGUQTDb&)an8CysiQY$`k-`o22ph4x+ zT?4ij#>m=Q{DssLWSCiU5$Zz@wva+U#y8EC)Zg^Nz=cfv8x-1sn+}$+kAF=`=^JD8 z-I3_#b&lhWIZO1JhSvoGZ=JpTt~Gnp6hpap*me`YqClC=7+ZsT(#dw*bmIp) zc(x_9jZvR|@d%c(pZN+(t?qqejD%@uVZ}RB+`OALfN#ghxsT73K~e6T_}`(ZecW`g zA|Wg`GWJ^kjC~(7jc>TwRp#~?u9v&Wf6Sv|931ng&$*HGGI#o<;NSpTbk*F+#?4a0 zN+cT>zqrmr41IBy*rgrmC+*zr7sFV1BshJhh8wYv+@o%(^h{{OaT&($5+kL)W_aJ$ z!o4Li{JN~a7t_U6W*FJkkcQgTaYFSqrqJIb^)V;;9ug3LA8*_K^ELX4$6wW79Do0g z&mNzNpTAm^iu?ATY?>a!)At{C^GuPC(JA{H1P<-|{>uvJSRelV@J3Yxk;!lNtetZP zk-x@3`ZXqZgF3JO4$p=Mc>Jy49v+O>KTX%9KHV$wqWSQ_^?gX)*qlakUqqPvl*#py zwtt@v_XOkr+soIV^h|i{cV7Z?(P0?#cQX{@Wmr89^-VTc!)obuybMW#1$q1>r!Rh7 z60?L%b!bS+&Y=-xQ+BQ5#!U?^$Oc0e;YVvMf7JRS{Pa$E@582trA$zAa000g&c)Iu zA7tG5z)nHd(;(I9bI6M^C-yC%4fAg%&@0Yx@sY&2BgR)n|MoGezC`jU0}_#nPI4eX~p1$C1{=9A=q= zoGxiT3?Wn4^_d63Il`ajrFTd)0Jj}HC8#FnKWtyQ9yxv9Z9pe&0~7VI0fTZJ;-Tkp z$mO3IKew;^R>gPjcxR|y5QFbPr4$jRl}xU%>rtk4_)~VQyq7P^@ZNL zrNI_5O3K29gz@8^8O`1_2il$kcz;Du4GGth22_rFW)q!)k>atJHq0M_oKw7(wD~CR z8h7fLxWm?!&T!OhopE$zVLe;aOK$qOk6nUl3)(4$@3v1+H3{{ZJyg;eLzzv)Mo=}I zb{#9z-1ic9D%JYVf%h`*)VeJ^c=uvPO~Or2%OI5Eo`T^NJMM^H1fw}}+O)3#mH2Kb zymD*=RkLZ=snW)s;xgY6o`uf1b-@-+6W=esmpWDCrk902k{owZ?6_l}g3*vLe%$jN zs2q2o>=m&QRKupVr0LewF`vHj9i}?&6jvYjAqg+7v(C7wDJ)6I4UO_{<(E#~mogo!AJfl(bhUdMMqJE#mHr3h2z=vp=Mr&-ix18Fx&Ug(V4J zNDB+gxSuIL;(ppEsFH-Q&+MVDaX+DsxSz2JsQRqu6^b4zcCK`jqKrKSc5wdh*%z{i zJ@sxYDFRtp67jG4J2qA}@kiDj|5*gMqjfE@mmkmIat?sAcf?5EHOyMeTi(~6b>}bN zynOPXVq57BwQnmiTUIutTq~ojY;r)#odawPxcWHbuliipIT(<|lgLNp zbIR9J7v6PiDqm1>4%`;8$bs7zY$Z`rP->Oz`&e|%K~^?7Am!x1HVUpLrarUILA|#6 zo4bV07zwUsSl_8)@4EHXU$>^9Ma)_j^Uc4xuj4d3tgO#CUP$Ypu<*Igef~P-&cQ4W z^})wq`SA=cX_4Vzm}4aG8is{DuHm}1)?dDH`>X>BZ&e3qfvr4-0L}S1tWMP`q>Ytz z9XRFA0X8Zq4Ker9H%8w|iwtM)<|?mGH2$jXW$oR33Qm18y5JA36&o zg2Lff&cR+WnV9D~Am!x1HVUpLrarR?N|OWNoCCB_aJBUHoh;U(ZY}WFof>En*Q=H} zKnrXoX3NT&n0>#?X=PmpPPub1PXX$)j=z0-%MC7Rk>T*pF$(YMbB@1@x3L1vg^ zB)EoQYv~&&IQ{y-uk&#oP%ve_YGU>;dyzOq4w$f~ z@xUo32ewggH8J&>O;GCbz;NWiF$y^LUvmyZ9@lV6b(sSg>>RKLUDW|vU@PZ!GFyn* z%0Sv!S=WJ6?i^sFf^v9};nva@DIb5Td6D7l9WfGI!?3mV1zfvE^NT{90}5}I1GKTkSryRJXMdurRjw*MI1XoL6|Ed;O zdAmkqrSCD>Z61ppuwM6gV6$aqO-v!JgVLalv{7(1G3CcIxSWFX3NTk zn0v)!;hMC_DMyQJqu}Z>S)bVirJkD_&fXzTf@>JImcAI5+jBI(_Qg4%@D_Ez-l6A3 zHao0j8j*<^#`i&ymG%0-?M%)AHVUpGW_;!uT&{x~!{#by&XT-SNY-#-Ry8KO9fTaP z>$$3fvyb8!4;&>0r6%U0KP2KGf0}i&Q%(+Squ^>{>NA_5)OBDu>cBAyIL6DIgY`N& zyi=;n95Bsu4k)};9WYU_l?>#vvL>dQTh>8o7OqaYbAXM4tEErhlJyKONuS~D9WfGI z!?5`A8m?U@`?V*|0fo290a{=yr*-mZ)qKsYGE?@7IoML|o6?csebf0>7vIn}!-W-_ zpfq)GV;JHTIiLnJ++O)&^;bFO0u#hrjXV_Vd0vINy@1M+bFo2 zn2Vkfqz||>9=KNnhB-!ps~M({ti5a3$!^u54t&Lbl>@W@D{XdIiOGp6LfTka*MU>+ z9L(atzh=1j%rm%@1Ad_y<`~JlhG7wsHC($+c0+=5K;f-&V7)rVWScE38)EJivst*h zkH$H`M!_}2+)E#Dsq72~!yKc4YfeY{SDt8%HcGA^lYP^l9DuQ!7r9r$R#F(UvL2I# z)H6j^Hg!PC$$@PYTun@U<{4bB1K{i(S}3@hVVl;F@U9(`-KgLkFuX46fU~5tS}|Kz z*2LU&mB`9E2Tr+jfQ_O{par&a zx>xCw0Gz#>tGqcKQCrCxt{s!zz~CHEc#ArK zdaeT(#t6#T^cmjY4^@P;v9ielDR&OAQE&}0<1^3Tat?rV4yG#q;cL+o!#3?BQFiT~ zotqiR0Vk2GIyiejjxl*|F8blVX0|eFWgV1e&(0|)2ewf;sHIPzc?OqqU^sH%7zJE& zIp2fXEKnFF-IR!-~WpXN|y(}f}{>pF1Cor6gnez=^OQ@)-o&Tu&g zj5hWTaZ(Oy>C+oS`jn63qJGcLEiAedsmXiSk`;!PcV@vW7MI`}&KLk=yn*|M^n zEWVI7RyK7&%8wkJHVUpJ=Ib-h;Bv}=J92QwNN^>?ULje-38u^e3_j}Mi!o=J1GK^T&7`B$a@UB}Q zd@+EYbwJ_uTJ)9QBXXK8D;r|QkJmw|_w2sh8sr>cqu?51?xhd7YaN_$&H-8&aP{fP zD!HQ&Xkh_+bFo2nEK2!xSRt<8+$ib zIhP<(*=<@*q7J(KqAw;ft^+qbEb4%%2Jn}IS3}Kz3c8(e7WJlbwJ^*a)1`t%4wba!@*{@a<7=&tH?P( z{+$DCR8Wq;WVrb8CMb2;-5BN=39ez-Ui!K<+LvFO;v7(TiySZ=bRF32u(Cc>c_FQX z!Wu2-fRsB2*eJMK`qbR=3@+CJaAp|dB)D4oHZ3QiMco?h%bf${zzq+p9H0fZ60>Dx zO-v!JgTlRvlmn-n9N0#|)x_MioG2)D9T*Pp9HW4%Pe;BsEhj_v+BMpj`bXmKj&s29 zy2=4sU@KW=$jX|Sn@$y3Sx*+-8sr>cqu?51uBC5=OLbs4dxsVZu3^|(`T|Zc)%w7l z1I_`3x5@!pU@IvMS=kVCt(da1$pI;M4zMxcI7~?6!KUS8hRZns&fd*c&PH~Ii;(nH z9&oDeDhDj6TnBD=Smc0Zk;elr07hTt51XjTN+E5mY;r)#$$@PYTusbP%ZY;0Xc2Ja zz%deB&9F_&Nx-#hG&ej@2YmIwYJK4Mh+w4}k3!MHO7% zDku#x_tH1^PK&EFUxu@Hh|_=@(}v;3?Q~?kByj6pcZT!j{t9xyT6|Rp?!mB?(;)fF zj$S6_UNOgHr3?xwCkM7sL8*zU&#Y4pT$+ZRF9&+nQ=1zQfvezM3qISI5=?i^sFg3=H(e!Q*&;BpQaZS37#^J5(2iPdMhM0Tl11_ih#xS%{ zaJBSpT27)4+I6x!2gm_?QmgU6Js4&RX3NT&n43-&Sy_+C?8>!;Fm7< zlyZG$T?Z`7Qw|J=caBlOF;UHM>sj9@xqh9@2AkIhZVFjwk$W&~<+M)zWp0%a{UiyUzO z+v9-?LqVyDDWr8Butv*4A?4J8Z4_Kh%uUOQg3_cMIC9_^3GT>$%E6}PB;eXLnj0Rd zgY!Kk{g}*K$j=;Lc36p?W-IrK$)YKVgH!Gt%;Lb{km2Gp>y!hRQf@fsV6Jk+JHzdz zuU(_LbHF*E@K$wz7TC&pkfbQGm3zf(7EMmMbAXLXc|**-^Z}Q1z*N-UAx;5DQDpD- z($~(5+&MrF*dJfbi`;`@D=}ME){{jct%=D*CD#EdCkM7saJBU5Gtc014uG?FbCpBd zl!Hyn$(RQBW3oF3oC6APQ3q$A$g!HAo0ER|OSUpn(+5RX)&lL6I|tYpIUpe!ZY_N? zT*`sr$bn-dxSC-K$=W+HtC|j;Ml}tvZEAC;a{_rYsHk6 z_4>f?Dsdgm;?NwbY+6ocxSaAE!w@HVS4-cfY@^_g2xYjv^fmJ$!{MD{6mZSy$fo5ayldx09D2D9+!V5^1MAf> z9@uPISu5tIQ$<$Rb>Ng!2ewgg4Ker9$Gj-jf#IA3#7S@s!}ikG?p?ccz;!_3t#W`C z*vfg3tUFc4jfCx(Job#L^8>%n#5usmfBnZ;{M3gko0gMEIdC}#H-?>6KHwULMM&0T za=Uj;X}J#E@UX}M$A=yd93=&%CZ>=!RyJBh%E^Ik6kJVAedZZl8k6<%mpGV(VUCgD zYU$gwoQzp_KR0!M1$E%2kW~(tC}5?{4lA2Ol})FLtgLh3lsgBfI1IR&n46Z987}3( zaCqk!$-9POYv~I(m0LA8b?1O{K;f-&fEL)wBMxITc?6{)=2|gjWs?I^?i^sF;2L7C zrEiAIIRMVyAx;6;oQ`Z-P6Do-o2q|gy5ltjZwQ+zvE45kVdgW(nCu2BS=kVCt(da% z$UzPYDL-;>+9C*E4y z&cna+J5RpPUX}&tC<0rF2*}EYbG;DS%ChFa-IHV9%@nWCN?v|!g3{zaRn!@y@UA{9 z`Bu+L3m4aa#>-j$jBk4SGu|HbM}HsRO!f6&!-O%5{rvCo-{bG&+Zq3S{b$mM`CZWd zf>7p*=MP*wpFVISUb%DOjHo=S3A|`l8TtC>9yPgzO0uNp_o9zwNc-pij6YdduQAKI z%5-V5-v2)PT`2mCr8UPFy(||?>sUBV5sUhyE|m@1ELnt}X*UzXmygT^IABdS z=%MH7PjjJL9Ng>SI1m`+qNd=YwWW%~bsl`Dpxaxp!GVztwLC8RU2ZnSOF370Kp%`h zPeJOln(sve%s<9QM~%-Q6aI6OlX(yiJ>)^-zv1v-aPdXnb&oQ{VbruGLhAeDI+3TV#tj7jRFyiFK7(q4M>-BJkO1w9e<37tC+s`@8VL>1F z?p)&A9SOvpCDmC7_qe;a!xqkQ=hPru7=p2|@Q8a324etmw|xMo7R#x&wDTW&Sl1v@5~<-ac7x*T8PQR!ZFPrUXNK& zX2x0x$BLym^ZE9>Qyh2f6I8w2SiDRnQVdk)`;AR#oSC-`s@wAT?cLyS=0ern;s7wC0SV$Q%LKeG;3a`oI0?L0f$;AV(K%`;8G3@2g4jA!PN{~ zy!nJ2v}<4YT(}M>yj2d+0$Vw4dcHBDCny9t6iAcCv$ zzl`xdxfBkJXGrgr`$Q1#i2PQS+t>KxRe9K;hke7?`r8=y!iyUcAe~Q z0_T9jTh#$tU@PZ!GS|D)cp#)TQ<{aVQ|=sKqk_^9b1!|srQyeL_6~6xaDygeSi7Ho zEZR`WLAy?NHvu_-#j84SUxuxm2FZ7>7v~(TCySv)%{tldkRb=QQ9-GRsn4ua4qUE- z8^fk5f9H~D@@~GL`J{z)cW~Iyierj`K-JNkOTJDWr8!nsu^M?i@^0fcNGg zWzmM>pw#1m;b53!6y9;KGUp(e(0cdv?{S-SEJx!1|BgSO!vy{JU|!tcd+lqlA`Z!I z)3hpn=YC_hX*o6A+H|Gn{ZtjCrxBVzpMw#9hg_X^Uso|g9UUWr zCVLuIF6DBLQP}f${LlDCFWqk*FDZN7bBhv_xCFms z=ZKl?9CxnAyPa)wyueCv4L=4CcPv&DQ+BdlCAa+)q;m`&rg`kDI_2JNu`iGvmn``0b zu2b@ofFCz23BMHApS}_2=Kpn$fBJ8C@n3K?2m3A=!_E5*7Y@3M0uC})S?Qv0gWF2N zCM#ww6@TK`OS1W7$DW1anq{ZXAc_PzeiP^tFsP}IH?L9oKj`k3dZ?|1n-V`t7& zz;@GVICSsgHz$+X?|5h*;>>rj?IwQ9&6;nbKo2E|VsG!qeJk*dyG|>;%Wv8EajIlt z&9}bUMTrYU43>|^}6 zU&0fx+Y0uF>8|VCCdL*DN1!^}(1-0Mh@#9_%>YQcE zs?L3l-xd-sS=jKc7d=_n@C}WF1h!95HQ)4^MKBJioO7V;71}PSnqCS;4>i~Me6Rn9 zm6_}OK_APHn;dK*CdLv$UIPY4rU6?KGMKAbXZ=9bgcHFT~!DvVrKVAf*=KGCJj*Xxi zHuaJgUUmEPKdgXHzEfO_xU+2axMq`wg+o1u*SC|L7g8ULv8t%%6Hc+?j(vivC9Usc ziH)`opfca{P~zAKs+Kf`qW7x1FY@DF4fyUpkyYHOb@LsQWnoRizK=!0;POTahEq)3 zZJ(fO683#87pOFUHWXetHUY)bC{=Oa$0Dd$D$M&<7md%oEI)qv$tw2LyRDq|tv*=M zW-HffC@X6baLbb8Kh0}C*yPA?YiXO|at<=H93$nRVb)sSv|Ni8>`L!*Ps3$8y0d63#>c9;SSm`K*mCVF*4x&~zR@OOi%AJE_EL0sZE6i|v>0_Oh za$q>TbByF&Jr4IhElznm_sl&lKYsbist(WsTY1byUO{Py89!d2mMdHf{@ zB~r6y3Jnga4xDo8z%~XPYMtTs(g$41f#LAZF%n$Ou)e3oIq3Q+esWLC5ATs!)&W{z zE2nkv2O~-j%6_s~H#qz_<<7yuMb!aHk>U2z2V71$qm8{o3zdV0VSDN8`YC>LPs@*A zezK?o_M1H~a+JbKlp+Tuj9=HmIM%P`MY*Ttv{7&kG53>2;BpRb44bPQSCe-NN$*`O z#oKw2`!$#s(G9VxgWPfO<0vU8wPN-?Evi;oS+5VAa_Yb~3a%z*-_vq~OIl<&>cBAy zIQ})~U@d*&T{|A+o|YfK{A5)JXo0Pq*U3aETe+Sr%E~4OtN@*ZSsd^n!>y%nhRZns z&fXzT%0a`hwe$sCJ09eomLI?TWR(LZ3bqonWo1LmwPMQ3CI_V4Ihe(vIT-1CT3iQ= z2RR48**nB3yyK>SPWf8;!n<}nzyr^V+%K}o0d{yin0s12=*UP`3TdsFjX>v~mLJ=w zpwz_dds>_W;BpQ!!yF^Q)eKWe*50-IrS8{YJRpLr@gR2`{5VQsWph~4_p~@D&7P@K zP94}r!PR4O-_vq~OF1wcb>J8Yu3jhiJuQM8OY(ldDEGAd_~j?7IzS6-7P*?7 z>tL;zva;49r`$Q1#euJ)&v0w$o8fW}7;Wqw;xuwF*4ATscRvZ~ds-p~e@Dr^?jRrg zrt^0X|Ky&Q^9PF@z;tVoqa-UEVlEZ)Wo45CQm)@#^RRDWiF?p-k6d@&$4WfD-}`Ic zySc=}%@pW@f3S)N6m-@u7T02_UtFtKX>lDJr$Vu*b+YediF@j6ez?8H@nGm*#e+!< z@wiyooWS%AFsGGG3maN<%QA0N{fum1Se8AkwqA6(S&JF{INoNk9m zeKw~pLaGTN6A$M@J<<&tPNuz)gbcpm8vgZ~nBkI0-Qmzg=NlQ5yA3OQk<9pM@p#9l z+>Ae~W^=I8cc{D=F@;+vf9Cto9Y4=rehEnU-<-7c9VZw3m`Q3D)8min!)shP=|(_= zUn=J7p*`I^lU?DnJ>>Wk5aE~n`&9?ZGkmRPR`>|Ofqw=>_$B{-)kyLTUn|-bzBTc6 zIrQb*7^qc$_4&zf-ym|!zjnD-_(^YHz8Sw9kAM3YvE1;}#kI`;-`p4U^3C`S|N2Gq zT>rtpjokgxXA1vcz8Sya-!uIS{Ehzox(CAioAs|gOnE)@jDH*b`#s+e1OI0It4~*6 z4?V-*=-;pUJ0jfnf7U;4dR!;TuZQ;dapJtwKV}ps{;YrXLCUWldWNr+{G$Hc|6u=T z{o_D8`M>D@nE4<6@AQv3kNtN*LjSl4k?}(op83DiKfi7R{~eIPuMbgv7Y!lV|DFCZ zp*sC%KoEYde|qSd|2zHj^>_QvfFS%@|Mbu^{GI;s9kHkX3<$!n^-m8y!{6zjdm-%q ztbZJHX8t{!|LKCu<;4rP`PZ*{JZAlIK*Im}tmO63Gyiw`r}vp$@Mrzwh%fu!uZL&; z@3fEE?V0;o`|6XFUp=(#? z#xFoI_N;MihG(ulo8#@~SLc%dm|r;%^1I>MGkxpk7It%<%CRe+-3$x*5G%CD=HJ(} zxAB{sLVkVk+LN7I6Vk75j~^DEavZ^66FFPB7P~RY)}i#Z=+AAGWApWwrIglH?1m?( zMN>#{9jI%K7f@+Udj?Bx)?@0TOJv5r)_8$UNkf9G-!iTXX1LR-}t-$>1Y->+|^ zFY1hC(<$^v-bH?P_;MoFf;aXKt2%Q@yUynMOMS@kt4@kVFb=3xXLl&Pav~ zY-Kmsf`^-_&hFSuSByRR{g-bV$=GWt13T5(4VzWD)5|tNr1!5jXU2>&Ve6rN%u}7+ zu_ zjnE6b;amK8kDY4#j!j7$n?MM=A>exMM$D78-LbQ_u@$6zvtY^jUTYiJX{uywyNTc7 zCX1yEwU#ou$D#52JaJ@8#{=4VueJS_ieJ{jRy^A*6Ke(vsb|5E0}W{RU4pZ&DYm)O z<1fpJ6p=-zM<~w>mkSOFH5_vnGUA}g-I{od){hxK7u*e-$&9g4{J>^5nSEbt8ouX( zyJ1t?#wHNLt|xK2Q@l@eF1Q;uwQXzyA?$`?@z5SS7u*dyiyZf)RqRXwbIjKwN6fDq zF$J|LcKb~r(8|Ex#G=v)^lx1N*x9RbZ0@`%NIiZ}cT&$3y#k zhooFL{_gl}En3pp>wNiM^KH?=G5kI?=CbKoU{lieonXlKdQe@obIjPCwgF|o1y$2a za^Htp<#Y@#pYtogf8Bxcn#Fzp@o7T4S{k20WH8awx-b#xO-$(DO`;=EdN|T7&f^$L z&nByqPPbWx3N9?7QLm8iP}DVUI#_bEA>3Nva5D`mckC>1SHBy=tpyJ3G^pIMscZX9 zAmn$$z_q}Eod%UVb{04`wv}&6A?JH7aA2oF<&I5F+iwC9e)I8+y%spI)1bmH;}X#? z``8vY_pu1O=9(Vb^E?eIckC=~ZkZ8w&9z16MTi@Ir$Ob8ou$Nq5O&SAMH|M9T?{IB zeC90VeD2Hmi!mwZ{kul4Qa0kSlQWteoOcct#CQIZ@t^5i_@4%syZ@B7{U;z1f2_;+ z&onOZcRI&e!s-7(^_Tw*_nzro;P14~EgJTpfXM%bf6ufo@OOH5c7z@{!aVcX<`2v1cYDnZ_#>@ zmQfzlKw6FFf#s5|J;^g{8|5+gNOdDA(!zd;=j|svkTSp4Hz@|ERE& z|C9cGH765#=o$V_|IUsJ@;~X{7k51q{}-(HUAbp7Bl`hCE4nq zTP}>xWH|7f1BpfVM8@Cg9}46AJ0QZZ^-mA&^B?~2^v@j^_J7j9FYfx~{6Cxj1^!O| zP`K0oN&mjMT9)yj&Hn;_r+;o9u>aHi?~A)`8ULC71^!O|IPX3EpY^Xfwb*o1u=Wc4 zo&Ncy683-Azvd`o(@insuk|lp+3`~N)BjojxPNtt|MAc>{;&0K{3^=b{?GbX9$Xv` zJ;Pt?-}qHbcV761Z*jdb>Ywi*&i=Fwb8!;N4XoHfCPSdcyT=R41cYE<5yAc z#wQ@cuk`PD=o$W6|HiMP+>K8_gkP;cj)$J%uk~;ID$3pX1Vs49zvlcu)4$07TK@(< zEF5Cule5;5aHMS+jLW)|G~db{|LAJ7hFv@9XIsuD#XX(#?(zZ zjwvW*pKZYH)!7F8ds+B(o}`C`<=Mu8w6L%`aF~u!US}KQ2XpP0XB)?7_D~nysh}K+ zBkvBD+-!Ik5ACrpnm=JX=NC5{ip7t6DAD?UD`|jHzT})KOn)os`;Tu{+roJe;+Qds zu#grOa#>Tkh>l`d$*IK7`i#>McTXvI~taXm5 zwdOe-Zlw_Gp*{9xj4S+h!+_IEAmn#Vz)j}_U#)T(-zsdF1hxYq>{{?PofBYR#}JO zE+gJl+Z5c~PViM8aEyo6LZ_%4aESnx62nmmxa*+F-G+Se<7e((2H4771kv~?zwjFZ z#zW8WBNmrU=E?>%&NdK~uz?-#T>NX%n{$wa@16td-S`AW__gq5Sw@-i ztm`CxY=I~L_0Ti?B!G8(guwn25cywoaMNBf$3F?t9Y2ep10wvIgPRtM8UHfLF8FuK z(lOcb+c5&49mgF1m_0s=f12>vf5OeTEGyk?@MXA=#WkF0&MlrvlWy>rL&cLVH~^uaZB|6=Hf~E5l1fSy#mwlaIb|x#(_i1g-07hQu?^<;K}WV zi+eqsZAf}_x54RwkCPsbCD>p>KJ*yDi-$G@nL^*$V7H0GaC?+Y4H*J=?HF;afWI6`;9 z&TtON!2<_P_%#<5$7k;5S^%HuUfg9Ro+@4`S;J}gDLFv)&?R5VUo61=atW+-mLe!z zJ+3 zq1;mbLh1G0cd_3S{~hnKA9DD2UZhXo`!=Ki{WCB4!HO3*_OiVbykJ?C0~NoxGQv*_t9MV#8%lEBMWOk|M80{9HWcHbtSA@M(!5Zv2l7LHq3<+k7Qn( zjg0hHOE4Dc^W4yl5!9N0u;LG*Ky0oS*RzFnTglzxCN^_bGjqzZ>E(CqJqKr0XY;sp zmf6r@hr(jq^ zG&%b^znnp))f%c_Tsp4rLKx=7I||3QmW(lQnE0=kx^ORklAId zF1Of5Jg&D`zW*2wPC6uls|%&?KMApT70NN#j5Gw3A{Ce2&ubd;94?D2W>r}*=G)>~)OjOOwz!qt&+&D~F$Jzxe{N)PF0fC*X=FkGn4xHN+8tcT??Zct$~`oC&EU^(P*L3JkB5yR@U~h8S{ZI|X@cuV%>jaS3_T zw=Acbm5!6(>N-+bN;uWgDtBYME^-#0J9m-O(7}JVxua63H_lSL!Bf=R`4STJ4_D<` zJuda_Hf8RT2AVF;-7HFQC+99cQwH;ryAiakfrdj-{9YS*Sl6AxQo=>ejbq{0pZMg>y&_nmTBaL^7K3Yvb(4N;U zCiLcHqRoN{bAQS=-BTH|Ro)UZ3kF;_BwWXB$069jU$PDHQ0?}R)fl;>`TV)tsI6__ zOiwl(7G@jbq31Si0$Nt-k4C$$q!uC+s2N&*+X4*lz+6*v-+UntIB-$1>-6%(Du*SxMLp=UNpM z_7MGNep7_@n?MM=;aV?=;rG*g6ID+zNwM-x$3n`t9_nNMG~cNo=lhQvl;ro3k&NBy zonk(8=26T!nYP~!#K0aJJ;da`Y0&rL2)i5LNiQ0k`f$GgI1s|Fxz_jL2%FJpO&tgtF!*d5he%HFzzq~|#kMZRhcGfiqLf8%0dR;rTW&Gbm zd`jBB6O6!b&Lh>Z)7RNQ8Bw9mM`@nz5 z`|;6NMW6M4q&#%)r#^aoJ+zMhL+-z&-kTAB0wVm9f3Jsn{8&^xSk21NKJ|6UKR@!?-yGh`FB79zdqV~>zi?m5C6CLEa8klt!aPi!@sxw zO(w>FIRAO$a*y-RzdZ^F;h`qn{e5XI@O(x$j-{3!Yr80hK#2SAHz@z$O zgg^a1rW`N-8~&~JFZ_S1|875V{%8HG55wO2wj1R?@X`M*|0s9k&-%xuk{thdXdQp} zzs)}bvhf)ZqW-w2k@4f9HU3lnGs8LaPe6oU>z^L#@nbuW@n;wR+?Vs_SGx$m=3n2J zqx=W{)A5HJT=w4q3H8%7QQ$VtfJ;@n;h_l5&x&-A1h4z z?|=;aQAC4ixATs-zWqk{n^oSjo)BjlySuJP(TRj}F zvpTW2`KRRVH-V7fwHE4rav6JJqr+QlO5NB;xy3%9U*4DfZZ+_Nz0EgeZfpV(*epmg zcB_55=@)T-ItKFPK4;DehVUD{wYnGeHonl}&-hXSHKKeC9U9+a_G~}aO&g8{!I3Ss z2I`@j1F;v1{zOc6_0Nvi8H-s1>D5oU&_jFt5tlta+yC}|)<9zqFa~nU{?cY z56$bw=bM8Ov1ekKv0LpE_S5>yZ4+;EJIgP#)Qlba(8nFlZT+UyiMazIziZAtY)IM7 zInIU|Vm@nLbN-=+dcRrwq^~5ojWg^nn(KT8l{AmpP>y-8c~NU%r>`TqV^h|S`K);i zx*5CIycs)v`_Ubnk~a3Ncgz4XcCUAV&3Z59J6pa{(#9tk!8bX~-}BK#v5311KG@kh?EJq1VY%g#_6Fx=kwfdH?HRE{cjG2@EgvB zCOpI6)x4V*oOeWD_zmaQS~vTjyBT1#IZufjf7Uxln0dF>yTCuj_SZe~_5JZTIt5M+ z%(~Z{b!^_VqB+&U|84CN6vu#|L=IqRjzK)M=D=>8H{2|95F)|#of>SdXgN7#R-Hz} zeY#}h@9rEMQ(t!kc1_H0ZsRz*klxN0p)C4Om>(Qo{qgXoAl5`)ysSk7)*wy~7#I;^BR$b>tClvW|d;*HUWT%|c_KgY_s{>DI{H4Ro}f2Q zJlqp>z8qwc6NqKYxm7C5kBnu@Lx5^xM^2)!>PrM~Zq#>9W-Y;k47b)&=55#gfdUH2 zu&c9<(j1Yo*E$LxV(xIAvljSBhVd`HH}v1@=m@vQ@T-QM_=dy($ZT^w)4!Uf<>YYv zQ=u=u+V0Km59kEPGE z`9Mqrbtry@iqDk8r=Vgi;oM^jhg>*83^KxR3Mziw<6rg!F7xuY?Cz+u@vGv>tMO<5 zxgmY^|MgIb?@sTB{=ZXXCq4lQ|M^njznWqnbBgy#6W-l- za%lDY`4X0eCQuh9D(MU_xVf2$5;-irxDoX_r#L0ZWVyhVI{osahMQ|L#@Fk(e!@9N z^RQ4KeZ4PQQR3Su2A#D|jQ?j0)mA~76UyE>p$_};^WFUlw)&iqkDQb`{jN98^g&|c zF|5A6ylZ^LBouH?uu&9fY9>C@!!dRS+;t!4gtK?VNN{!CEZS4%oWvSE@-ol6FExVl zdfem+z+&G0j$9(9rwd^*xBF6!^bIYVT#%3JCexXEa$)-fRo90;v(H70pVxWk2}dp* zAHkLLm{&MTxX>`y$8l62-}DmmO#Q#$t2%Md3UzWek@VWd^#$j}g(K_hI_Vo-E_u0% z{Ye4mWfqc;x<=$f8K}$rGE;y>opUl*Ki?Xh*%r>0P#QO)E+PlrJpbK2D~>-!xzZ_g z!j@us#GhMV+0uwrX{pAJ5b?p7V)Omo>2?mVQE*Ld#Aj-_7&|D#(5W<38P49JlY(n% zqm@PF;n+|7Y{v_3qgbC9fmiyJ8$QlR$5NF ze|Pr`d2oybSC1Eqc9x+_e3z!S*kimHd1=29@!jnk)CTj0WlqosthO6rHMf6KZ7iB# zqArG|RX&`4=VKO(`t0+4(eE-uJfK{LDIbQzGsj1s)pfCGZ<+HkV6_I0p=x-nylClN zjTuaY&RU^B7nvWirk}TrbI6<)bW9IyfF+Q%Q-t=t#ro4Ce$2c$O#iDL< zQ^&ibCadeZ**DcxdS(hZAM>>0tFD*6e@4UEph2^T@P3DLIF3C82TZQk1=RP?Xs!nr z67`G?7p7L3AAf6TV!KjNQtwi$!G)Oj#n>hZKQ#2p1+>9jFgyEsH*-+esNIMFaSI?@ z-D~J!sko2^8`I8Qn6#?}gV-xevZ@Y=#3UMvHi`JP{9n6|I-xql2hUQrZFkw*# zTyH!zk%z)^jx%$D)|xoiK_aKi&IFkSgTv$u7oRC}qVtu2Yw~i3%i8Fm$=!MqqwA+N z{#*-NSBb1ia`C;^@ZZ(h2uYq~D zE5q`U>A{3CHBSUtG~UD*9Rz9iW=wzhXd4Ar9{IlOGd&;3N#cW{$cf`4s9J{mR+`(K z>F{zrZ{kMpnG@y)D~*7swwzN!Sze2{km?}ioa8{Eoz4j}9KqFf()Zq2BbqVGj5C}= za?GC`G~qYJ6AzW{Ugl4!PL1uz&aSd8oY~&XVO6JtjyFzR#trw}FqdYvx~fz6CD?MZ z7C~b7KU*HLD}&@Db;Sb(og~Cma82>VXKJ|6?fOjm{cnciCbox22Ta&C{rf%~^&&>G za-}YF;)c(Z$)UdZetbNIS~)Cz7as?{=1{S|O#AruA2|CjcMt3g7jw)KuGA^kcXGX2 z-?<0JoTM-oI+dG9&Qylw?Dl5MgFCh5=oCariE;_R$*E^$z}5RNeXovq@fgbCI5f%u zldJVSX49(!C&KOPE2Q7;syV^jT5z=_D;;%YE1iN98VwFkTy%;Z6pvk8RbT0p`x*Fv4uk#>@I2&`0RIN{9Y%+-N1(% zJNz>x@N)K_U801qhw5;LPS0A|;oDvOm%FtzixM?l=H=n~dY((S!pTd9!i83`1>`}+ z%#r1_s0*pKJSQq?mCFELvfCwI*1eqXn|_}W9E~AqpV(03#PJEw*n7wn2tBDit8y}+ z*K->8_%ME)4JZBnpxYO0IU}zuuLWI5wdLf5Kqc~;0?r8&Pr=o58ug0QaMVgut9Ll0 z!R|7s2)`+wcxa7}yP1Lv8Fm+GF#g5=rUY88yv=LUohtipIQ*Bp^}I%usNJo2IWm6J zip#z=8;jNo_pmIq!c7*ooKS}4EF)7zExL!`<@o<_)ss%*CABtb!Q0#S{eFwkeXy@oc@pb*DZ9>c+SyE}_2ld+87 zit24{k*?nw-*6Xq>#5A*l`@r9?Dls@xeR5U?lXNn=(+mHJy-8`MTt71b`8`EsVp9A z1qGCOfrcK5`fwwV;K~AeeP#{U?5COahD&qKGibs;tjq59(uh_uw@E|R9Ur|oh;sEG zdCBt~J?FL(QSAGz=6L#-e|)P4;6$S)~*cPM3fDe5nz zI#46g+TemH*Fc?RV4}==f#T*st>rNw>;1d}4!v-q5Ky^W&TT#xjX;5YxLhp#3jCy( zAMVW>_+#vUDNFXh)l1Kck1Xd_;{!=AIn7$}GWXh? zp_JvN(!Y>;ULMxI4r(rQtFsK?<=g<{j=B`6zO~1BVJdgks{#(aAW;sQ+^zMx@Aol& zJ#9Gg4L8kF-qD2YZZD4&F9w@$ym+7PnSJD5pN|Kww%#dme+He&5Lf1yi}rU3OFa&D7dCp_8Lm9W(qJu**jt+xOyt1kdzd-twjz` z*R|qa7xKdC>ql!!?pXIsulKfuHPqg zXPo0B&+5@Z7Cg_%DARSVxZlM&pMYnk+_NOO zx>hzlL2-UqFFQ^+ymO2MSJ%qJo}kIoO|4L{&I<**$_pA|%Ndcw^7^3nWAn0{uo$sV zwPG5eVbi-|23$Qc>)(xY8CO!R7|NazA9>c)N-vkyxWc}tye#%oJ~*jof9->auJnsA zSikIwEN^NhNLE)l45}A#AMRu!Cv*SLtC?Udrjma3{Xd?AQ7dV@|Nl5UyEI91-a2nZ zOPK1)tjfNWENcPUg>P-||1kmbJwYM>GCp67G}B*ZAN(8~f@C1$4o45BM9tE`qu>$0 z)KB3TTQT7Sx46sm^byXOnMXI{1?R5r`ryUVZ}0@e#ft|Ts?h>0mn+5#UON#jue(=x zK?4vHB^rts*ywP10d3}hOh36(Ue7(h1%+pdk3;2*_i+5{Ihkv9%?bK|elpg+t<|WX za>Xql|7*;NA?23GoCN(81(Xvs-r@3v<}eSmS=R)oybvRU%WsUo{V9;#yI3o2m9SHj zeZPSMs8)FPW0x1|SQ;u<-15<=$Gq${bXc49<~;eLenU1oTwW{wnLJQ-?nYTg3fves z%VmDg{Jj|g+T~=fmH8REZ;ilED|)F$y%;i~@H!;k{yzGy2%i$zR z3dO4u5GUsn$lp!*y_p*VuF4B?EjYA7i6Us`ZhqYQ{(I%jO<$zFYt12`8;vn*Z2nq|cvNOk_DJ zbj!zogi6{B5;bN`Md71l}rT3>BP+l~wvdIfe zxN23A^FZbOj3eciTdmG{34*F|A@U*{9WJkxdVXlBm9QTZlyWlbXK{^Oj|!!=(zYG@ zzF)&4tmm{WyS`tuGqRlGu^<&U(vGyx2^-hY_=p0^$t)^7OchGg{m9{{721ai4(}8r z_by)@HlspWt&o?pR(NFasuc=$S1V|UET1)uCyZjCYW1a7$V;dd(Li~@Mh{d`EB2W* zFH5b&oWvze@o7+c{vvu-%Vm}m_Q-QimR^I-Q8}TN+to^(u=rNg-12;n>_};lw5}BU zG0j~mCzGh?o;wE0K9j>yE37M#0x%A^D%r{zqp&P4*$YT zk*yT13T}I%g%@%g7AS7$L!ulh4-~c9{=YW>AyJ~C5;bY)cX72{ z&lLIjuk{;f=n+mK8N5)?+}*qkd6&W-Vk zk3n(C8a*=$Qm9+M(~k1&==)Hs=mY%@dy<`o^QftMP`Tok=ND?5X(X%FVQpHgbW_wS zkJ{QE{+nCR5U6^D$lobiEEi&%pkSK{hk!ZuU`xcdFQrLxJ``uH!Uk$}bMP=iJ-;Ke z2(za9vXR{#vawT*YEEQRqwJS1K9DgF(ui2J+%zr?lGo_4HWM?^Pf0>d4UU_&2xp&3 z;TArG_4E#fJ}61^y1_k6#4d$&;X}{|VGC+;bNokys+BKlwne!8v)2c`wn_Q`|2KTl z42vuulHdiKzx?&vkh8h`>nSRH!OiY+lpNqTBSRT4PV*YyY{#V&>~eSO23u3I0wKPVpXq9JMp8Xo4DTl#}m*!(?UcBN9 zZ8}@+lEMR(cSDYp2FiIctj*RC4ucT&=2X*X!3~nGf$E>h;o4I5GVNwR7PSJ_4;oG( z8QUBM&D`bCHR6}j=sgW*1mR9Xt`1JDu5!2+p=w!-oM@G&GXke$@+{IzV_f2dm|C6@ zyfkzpHWNkk~f_~OIjZo&4ltz6dhnGY@x$zHI%6ktdo zd|(7))8oD3WX0u%Cuu}11j&)oAiZWjtU~r;bVi!Zv7Ijw9Na{xS~E?r^XE4cDEcds zqhPt4IqmBiBIDwg3$e-;S2?qZu9|-2QJuBHS{U|$rCu`v_qYZ5$4} z9I*F_-aXPwZ>Nqq;mB4sqM4k{`l+E2YD7`9AhD|sR@ZYwSen)dB0@f7pF`y};-5*0 zdpoCybpjloDLxLD*U7WFA-wb&aT;VjCMUyJK8B0C^-E(9SgoRQtMeMEXNIuU^AQNE z)GHs@=TLcl)bm2Oe1zpvaCoNpG&pTQBGatrO4C306W&TuAHLN|^D$C>U6{Ws%M3;H0v*wdgTNA9IB{~QXV}Y^me9K>mKkWIC(~V9ImL3QXX&lu=X;( zhh)Bwd&N1SwnuKswmt7AAJ;6=XoBU2TV2#gsj{ArW@(xaQcpf)pF`#K;h#wfd&@^y zt~A)9d>~*3N5d8B!^4rn-SW|>ke-z+IpGFDHKL)ET~5#qSx)5K^1MbIDYe{lGOW$= zA_^!k(?<10HxvU^HlvGf8SMHyG%vy7onqwP<#kez1f_Xtt;N1pG|54~#Vy9RR?rVw zKF$}dBY83H9RpP=uJV!}D!triD_`Yh78KU82xp(kX)yO&mY1-;3r^m#KR55_Eh1bg zmuX(umy~OYW?+;Tigr^knv;>`6p&k9)Jv(n$_veD5PEK)uDoEQ!{zIWUmHEkOIYUx zC+}u8;01mmFPpKTX@BCL+WzF27p|eCW12(RbjQ*km#lrDN$O6RR+%-eRHwbwGeVv3r1Fh})@ z(+!s^Zh2la^8K|0(jSiRBOg%?*%Z&vpl&K(LpW@_@`8xA#p2)rR7VxyM z_bDIKaOH;L-PH|xBFiZxx4fvEQi*44y>3FIBr2$Gu+ia)y0OpHde+t#hgyI4IAPta z2oz7O7qcLRvU)M^?7htI`P_4UCtG`I_9#+v@L-1KrN{7x&u*`$r#+DBl*`-G=S5 zVQ#bX%kS4=p2+&0Mv|2Nw;0ep2!Gz95|Ee&`%+5Mr5}#<0Jfm;-NH>WB2?K?ddjU9 z$}^NWJM_BVuu`8h#z~HsQs!3X;_XOvKoAHM?$Ge4^hC;8B=}!rP-^*$eQzi`{z9H& zc_~Kj-N24;wfwb5$^EL>Ut2QHO;$Z3>FCjenUt3vs~1z|?wrx1Xr&>gIWP-f?KHvu zFLqv@VBRK;4T5U-T$2W^(c@p#im6q{8x)sd;;SB=XzYv1}$1t`7S7Ycc>AWnCe>g2(>Rc zqYma->z8I+R0l+V(;NMef2>r<%*x`@*pc!&XvDV;TMu@G1yW@vLe6afkKxCl*k@8W z@elb6{J+B?eYmTjxx0fM5x>?#B_-$o9bYLK8=U#oFfX1HkNEbb-2YjN!?}>KMP9)I*3+WZ&0cG7U+591y|hiT)gX{AkRx7+@gSTGX8d7CwS;S2B{WLs}nS$L56pr zy#z$E?@QfVbhBdz4Qm7P|`DTpg%9+14D*$n?!aqy5&5H4OApk&BChsqZe|4bf`dF`^6 zIh>yhj`%A+4mWroQtjc$;TolVt@@8L{!tV4;+{?agcL~=Wp=aj&6B**N<+%6wD?;g zH1)_f*Gf0_CmS6uUp)LXIow=-1|9k*!6^sC$l>xD@Q~ziEeC#T^PdLQ{%Mf5X4&q^ zdy3|{@44r*r{(@n6A@@6+Ptk1>F8*>>$nwWFT*v6kMhtE{i{(;fSF>#^;>{grcBj~(ZIUc6Fbn-{b~mQM#1@8Z_jk@CD4 zQRhH~CMOQyTsB&ucqA(3rIf~fpzb1Xx zwk_j!!63^iD!06-p;~?CTv-pWzRd8YaWT~pHacA1f7K&DWv+(cWbKDckjJxX@W9kc zmma2)oqmR3b!2A>w*FM>jG8HQ?tRTbmHVT&25Dq51!h6ZZjlI`iIJnr zMu$t+nf{p)?jE4DjxOlo=@l=BPV16Qlq7U;q36{NI23`c)a1T{|2X$(f$#~4`=1N9*K&@(h{GWUf+PkGSZ|R{W4J6yM#=D13|G+@wcr`%>+<6+pfZyp|Wjtf3eAPB7f}u|fy@ zdcMa~Z1|i5ocw1;CE?>aV9z^0j~DUF%OBx$hI+)O*708fasNklBEEg8j(@AhMuAlP zZu!@ci|}Xh<0dTPn_BGg5#OW#QT*6*di=SDiTL)VJ^oYvYdk~#&q~N0K*TSV(DQHc zZybD7`#f(f{>?8%dgnvB?|Obm_>cKVpCkWA$@Tab{If6B@gKL4+2VWWALTB5HU-9i zZWv`j;|c%PbGWJ$H_|N*s5oW}%^{?r!Vt?cwr7mn11NXh) zo_#6j-i*Colq9^5x~D)mcEP(^_p;}akN#8Y@}Gb-8-DV;!*~5ApH}kg!+1x0N?rH_ z#qkFbV(#rrY5Z^ar`nIx9^E%P32^*e`|3#?;iLU0|2fT&_Hhu?@pJz9m-haHfAl~0 zehP^DpL1|CVAC|`vF`K4y?j?N44dPCkbD19?z>?(zaRIV9I0IR1jF%j?)jJY_>W^x zn*;Y15XUdLSL&W0c$oiBbyq_o!k@J7hfP?Ff2n2m7?v-q zIp_RKIp=5W^}(ro%r*NWzek!~>u7p|-~OdDw%5Jgtm!Bx!Kb{zS1{c7oOAUcjOV=V zvmWg+^!^-SPkY=SI^gJg+2bwP;f~?9zqw|kMt{k9qQ{-?Gh&zh-GXhJyIy=Jai_H9 z`_$k4(DX$7TIY;&#NF_ZoTs#fKkHm^>2jEL0l#T&m~~0~r@VzvK#X@R_|gBp*3I}Q zt<&T5!Y3ex&!QXg_gV+O^}EOXQ|7`aAda7}v-SIM7XBIjiT|4K5dN%rOsxk0Hv=!m zKhvA`&!gJs^i-P5QLfh?J~(X8-NqPaM3C`iBN8C>8_MIoeQbVB^2-^X;E42cVo{;BfgeTaUEZgY>}J zLkhmNZ*!P-#BQUfZ9?FmU)%oK13}HCw?7gvEaZ1poQ}v(USvmO()=u zmKgVDRC5eo*(mw}$(+E@Eb7Wd__JQ1W)W_$mn~49r@+-al)?c|X04=fBK9+_G?yz^ zi7co6E)8%r!db=UEm7c!KO4}>l_64ppt3EQ&Jlaqr9A{|*?7BzaA`K*nQ1TtzHl6V zHClJRT!S10abEB!#o$#vJmY+^1HBeNPht!r>kEA0%Af}^FE;;78brahKs|$teWikC zL_bzFIoFL82j2xoAk~8ZE|7#4)UMlIe z0`2+B^vnu3HCku6I`TSTv?pShy6L|iiEf5-tUI>SFiIY{jy?X@h`rZM%DuuSoATST z$%ICP+G?h8ul=S(TT7>hGnaLfzg7=2>G}Q5y2;hem5_Pk!QT)ptp{VAcQhQ43{eBQ zw(|I6NQ5eTOwWB4{~HvwPeK$dPe`u6?tNNb^tWDKrhk>If}7h(hB2b6bvxP0%LhVi z9c-)2YaS$BIY9Q%9!-KI9KbkfkH;d{;(9p7Q*L*OMcPTMG+-WK_+h{x#=Yt-rgZk{y{@c7q*J3RRMnSaaTtyvNIp!#Ns zeN$zFcaxuWu=M)?F?ElvfUqfeUFju1r?(bU(VEu)IJ(l@8R1ev#hUH7X z;w8vQk6Hp+v9YX(`sLrFlM-apeQucF0kE5z;=B=VJ-ZfDHK%Bwli9Zmj$Lr(j(z z!?x-<1Qj}O$qk3arTboR(Ej3-5dB933*QN||IG!}N*VOOc~<6mZE5n@ zl?2~)JHL^?AGF}g`(k0r%#Kw1PA?LRfH04`yX>=I@J!)Kg#MZTf2dJ!S8N<=tXC1L z)IX2=Jj3uc)!UE8cZTj=e^7JoN5d#m1ft^>rkv}4aUG0&FLtHa|K^l)-JJYywyjUA zxjs`kZGYz9_4&~#jbd=FyB}tM;a;$`;9jkYi>0adUtt#q(MAgn&viv&)H0Vru6=0& zNrj1=v)u4(RkWcN#LR|u-Z!y9>FL|?pZTfvUmp01HrSUQkR+A9%Lchk96a;|FKaC{ zx9y11j)WTX`w4%tCbR}U=%W5$Q=dFta&dER68OpD5Fr1H>i{j*7D1X-fJbd2O1&#@ z%DeOh%lg1ltMx%IT-n6|x0SWU!dyw~!581J=6!)4=wYw=Bm0aXJd6{AQMQ5$)Otj4 zLE)8R<4`#l>v0x`ntPHp?vyv$sL_dC+$j!OIByzwIwc09)<$DStC-|S@<$_gXrk=1 zVDJn?gsL@hhFV*I3rb!Q8;2^`R7;;hmHiMu&VKP7>Tcpr8=|^bblk#xU3R3r?%l$? z)_H*H;yd;^R6#=f%o!^3{l+Hr-=XrA_AtRR_d^Tcc{oaOzs@hN^8xVT98Wb}amQq{ zFuzy(ailsJML(nz3w!X+HzfI;+K>Bih6-^P6ns}~+^d{T9*P=jzKUDpj#Q&F*WAb^ z?t^BEyG(Wqa}w4suyG}9rv#bKD8-8VT>L);3HOo)RL~hgDelC^yyE&TNZM&)W$Jy` zxWiP%9dhq(UvXlH2WfX|FH7W3pSAlkhOh($4VGxRYYyF8d6MJCH!a!`KQ?G44RY zCdI~~ayA_%RQ#!_(NC{&hpF(L?ZP(h)H)XOLmV!;+zP~C?3=rG7@WmjDOTL);^$5# zLfL0(z5^BFE-1X>Vae`Q!KS^W`BSoK++nKXPH}B?hMkJ|E|ZNJ91F)_7*ZXKcHo)D zofIqX*ym6M3GFjys2F#k6nA3dP`RYlQz>i}mObRkc?yi!vp3suo+l@-*kiU^IZTeR z->adWezrTCH2%ms@t2Jbmy^*yQ^$XXi#Y&JIUq(2uGLG+>wm{eFZg3$7f+Gitk;CN-t0zL%}Zcx3pc~X z9I(2`yQ#`Q94th*z3drWxxZrbf8~I}+vI?4yy`$v@}LyNv|8C$Yq7`Tp=IrDHPhm7 z1u@Uk2VBg-jbU?@a}W@6P*1I>4$8e24<#!H8kyMT04)$xFx!H{#w%KRIPGgpDK#1Hs{)V&rf+!|GSK2(Ik^HMYW3w zjmrl`$*nAic~(rC^q2$WUv+?u4p$JVjLreL;PnG@5I4p!!Uky1__$VP|DrO!X}3@+qAaCoN}Ib6Z8z4TcQ z%KbqcUD1>E+Z><;vT~5acJS@zshbMicQKB%4@$8=P|B5qSsYlPV;$_J&x4X{k>KPV z;^f{H4BJbe!Fj5)GYUO8PaSa9y2}CM0Ma6v?N%1V+$*MAS=0e3CkL|8;c{a7XZ9&? zkiH#>bpV`lFjqOk6jFYeJ~8jgJ(^w=q8z9zsMiBMurDhy+k!$ZM=PyX_CYE3XiB+q zfQ=596SE#k@n+G3lIK8hc&8XST+T2L$=kIc59kfCVhexK}C<~iUm)E-SXI$Tc7dOSs1#C2TAf#Ar2V&rf+!#pH=hL!td zE?2Za&DN7_I*22&x%Nk zfQxky8KxLHTrPc1yxKcEF0X!r|3`BV)WL%pksl2Vh$)!uR_4U4U(Dh`aVzunfWlH8 z$VP|D*JS_9At-qr2oCQQBZn&(wwFG?vZ$U{p|q|#pztC;u%jRUBy_ zlwzN(l&cP~(cubW?xoLzQsltG*$PWlt{6F7!LYsb8Jw3})))CJPYiI>L0hM=pxmSV z@@tEim6+{T7R1~urdwGAWl)bgxNLN|l$iZ9`;@mfAiK7^Gi=WDi&ElQjl+ z<$&e2u7lq=xA7yhEhs$cxUO0q>0o6Vlq=<<4t_Ok;&3T3`)8iPt?R)BH>&)Kk;A17 z>mk|0Rr}=MI5+aEIfPvf&;nUG?UVohDTsMi%zU4GrCd3nH@2YUmnz+lLr~JPyWr&A zT;)8z6B%}vzG|PW@x!YQD7;M$P<*uLGTVbv5c8~^j z`Ffy~qeb&CZT;oRkRT5JnK}nET&M%V$-5DD@A~rFk>A71O$@GFlQk2e98h?>9H0fV zl7-xIkYB3&I?_HUtzwf#rTb^Sn{t4S4p$JS5eFSC?SDo4YYHmU~pzwA%KnrB$yid+ARXWna%DfIV;-eg3 zqY;x^u9yS+%rm%{gUB$&$l-G7^M-s6SDo4YYD$0{&~ESgBF$MS2bk?v=4s^4VN(a! zOvun8wq@QqaKjR?<1n1^H!=P=oN zz>i>GIZ#(npBM4V)moEfwp&>c(`w~lWv)d^xpIJw2FJ;A%z=I88C<9X!6^rGm2;{Z z;r7yJ40D(?2Na&Ph{D^{0lTm(2lFDy$#S&PkoG~z57B;=a^(OUJqHCb?K98dVh&hs zlmlYqa5=*cBPW)Fa(|$K2Xdf+hg}ZP0$GXK|Nd`H)6+|pUq{*prPv=R<>Wv%I$Yi? z9!5?)D7o|r4(}8rhs)RG!^nxjmHPut4k!l{-Yy4dfvn`f+pWxrd6-mjD|0Qh3ks(>(aN)8 z7UxCbcMN}jIi6@OK!YoYX@2a>4!E!;3r^n6RnB%adUuw->bVO2GKSV<4Lodez-ffm z1DWkX$%*L)E&HJ44?6s6?1nm!jRwaqHUz~#^9(NLATo?2B2PIxxCnRd`pP|;CI_ek z4Ls~}fEI`;nC(HyiFue*v1;YHiXaY3xpFXz13Rb~6#L9R2f&3K2oCQQBloUg*jf6@ zJsL+)R~=AzyBtWb#{NKNo0aUKVo=V_B73x$15&OWV57t3YqAfw>~jEI%mHx90n4Am z6%5-;Uz5FhkEZzw>VPA#-9A|}7_t(x-O7ATcBDEeZe`x6a0sY#Q`zWnIWhe+&){MX zZVa2NoUSP_>@ad--Z@ORKj0y0)qw^cHg&+MoYn(H$$~=X7_HnZrdyfkKq;pVWTV67 z#5|0g%y1zGf`eg-k;CN-JB*wdoL6_60~oA2pzwA%KnrB$b)VdFP!Q9Q_QYh57PLqy zR}Qezg2IX!Q*NJm1{ZU{Y9sH6k;CQE=P#w$!ZZauhO-7?l> znQd00)`6IZNfoy;*CM5y9LPq8%Zcfq+2?>gTBrlTQ3r~V!{rP+jGUNv<#QF9uTTys zyj>lj1+sG9Cl{A0he;K;GAE`|t{h;a2c;n9S^8Q#oXkS~3Qpc3P6kJYBE!zoSMHNF zIiMU+c)J{+1+sG9C&SWcr76mum@N<4U8dfIq8wnO2c;mUedZZlkUqi5JG9W@a_RH8 zRP5o(eKJ=PS`Revu*m^81X4_y?N;W*bfkloMGi z7uEy8;hkdSDK8jymcDYItjPi8fWq6=0a_p{$GYf2DK1qUX&)3et}zG5zv=)REhxpM ziVwFugNr!;PTsNnIb6Z8z4Wz{uzH`Y`3iDC1b20y84Ov8*=}V)%zd-yR_0n1Us0l8 zY3nJ^iRpgSIhf&M%5MxqoSJv-@%*;V+(u4*42^ z0$DljlfUxc@%nY7eGb^81#wWyl>=2fWoVD(AKhEkC&C0?N%1VJS!%frWh1bt{h;a!xh9lOCNAC<-mzyh?B#m($_<> z&q1|E`)H(Qt~$H^Xud*qpst|aANXrJEGRHVX1kRIG0%$GHm}L0 z%10?z9bluu<(DcSf9zq@w<$%K5)B!#6m4m@W zuLG{;VjWm&>Y%ulMGlaErAWjaKGwd*OVsK?|s>uOzKzF}e z53V_pp+zbTvyv;1kON2B=OBNsLO*Y;zDPDYT)t2C&pd+*Ik+)QF><(E`aC3ixUx6Z zz=Lu?;qB@GEr2O9+pWxrd6-l&rWC!YQcfLcaK+&YV(z7Hh6`)5;N;z0<(%zDhMCiO z4qCUj=+OL*(~o8=h(Ft%T@C1Ad|5c}kvZm#7Fv04EF2o-Oi}JXY)LQv&!WI-YJ{@S zoT0o~-$5aFaubEJyz^^15xdquPed-YH#e^|44Kh8ZyY=4oPX);cdYqaHQ{%IYO>T~ zdAlq5Y$i!sSM_RNE1x0xu*FpmcugAA{f7oLlnl&vD{~>-44}x$k&qA+QJk8WjSiO! zp?@Zie}oG)FF3qYj2tdkw9O<*gZpU`^V2BT9_jz*rzxBNce@$-`5(>WHX!u+&-U-_ zzuUn2KR^EwG-7@i^e4U_<@y5^&+XmoAB_OWqv>AdPkyh`|Kc)$|GGy-ZYMqc!{JLP zV>dsyq_vQ*|JnYDy1K>;sgSPn2fLV|ZHn1qX~FSYR~Ji*Sj<(#nM;gCEvGZW+-I$^ zKu;74{$LXePB+x+icnS&92G=MYw=wyEn-3V9U+%kH!J7GzxQ`G+k3@d^WN)k+cf>x z|N7tm=l}lO*Y8K8D#St$xo={@KKzQsY$+!MAr_l~m&MW%3qLiH4f>IIt-Bom*jD2Y zJJbki41Exs0U4HhWgN-Xj0feQ;JFRC25&}MGPi^5-)*1*Wy7e#9*10*H?LO7Z1BU9 zUFg*kk6u85@i-Jjt^3c+hR_S$m4g|(*p#P41urEF5Ls%2dM?=dvzAq%Jb(m%A&fs~tR7`HHA8zjMqlkBr#(5*$NS`TNazn z&uoHGq!=i%X_hqxF=O0oSu?N7`v*>rwfEG(#3t^X|Em9DWWk#NhTDRLj#LMu?a;Dw zZ@p`VxXV6^JJJxL>L0@KU=%5iY*K6-DreJXRK=j?zIV}g4N1UvPOEqNu9s1xn*iiix}I^I+s8^v~3B2P(!LD0wwkF}T62 z%@~UDz3s8f=i%F1M;krts#3A1iP&&na~ZM{vn?R}mC;H=ssrLy=J8jm6@P4WxSWie zF%$(Q*Brs&9S(U#GsF?S+sm7I=PgwB+?U2|lmm)wmjh~FR?cUJJRBdb+&6n}Ws!ps zWu0*l2M`{kS3;lFL{=7;DQzjP7EVP4mbWIz-`7*$U%9(sUZk*K%RH& zfaWq}C56$fY)AQB-lCQJCeVUX+;1x7E9bmRwnG&-j9jr{X=t{YA zfQ=5960`lJOmplR+?s<6PB|b(4p%Vj-1Sv^;`XZ_F$WahE(g-9UI&-iW@UZ>(vkK- zVY9l{LHo&^VWV<@jSg23^DKS9#T)>q91tUiD;Rc`zG{Em#;!vSSaUXgQJaq(Uy_xW z?N%1VG^BkF*to_VkaBV$8yzkurhn!cT+9J*@{Sl8Tz;F;LsG-FHn`j;x2e9E0}5|b z2RtLd{-FJ4!uVU<%AA;+7p7R};8x~Zq?9WM*ywOMF*jo<5iaCFaO6NSa=4sfn=usN zoLR{pt&LU098h?>9H0fVlEQE+3t}45o+)fxLmepP$^kYSTz)aqh6f(Q#T>BO$U9=> za0SEm(q{~Fm^244c=V?2*}jpKO%7;9R0oQZTUij(koGxX;~H~7%9R6bbhv_;d+GC_ zjIxV408Tj|Mh=%VY%_*J9aQ_|_C(JJIXU1FlihltxeQr}*=A*aS<;dAImkDz?ODiS zBRP?PoCZ&53?WVgIp-i?Rvc`cjgTH5L#bo85I*f5qo*2P#t zZI*HXyq>#vq`ZO_OLHyNC=pt!fgFb{ilmnA403(Wwsq_yG=fCFl^}xWHWUR=>v?9w zDqe{VO3yf6S>sTUx)%A&1}BTsf7u|niG#bH^RgbXX)@I3Ugr12FPzkn2R-gJ(^Ag8 z{MGP;%4Cd9XsmY z>UYk$dd_9R4ty83+{ABpv*4R$yylxjWM_LkKFrtu(JQ@^$z~zj zm`H+J?~DYkW6cg2L~ZeH);fm$BUIV{dE9}De4}U-_gU5$#E($5teIC%tF+G1FzQ_M z5}UZ|adugV$sYHDgk=-x!6?r1lw#t}X`%Ny3|og__-ASo0u^fwITcjgsA~q$++=Ny z*!HC}cFg$=n|6i}FMiYPMeM!4;dfY96kbJx`lb2i`pUq_Bm88dO!A=Jm(&a0TpsCD7;c^3<@cWDK=+osJYJP=lcJ~ zIhMbAQOYjvh=VMgR{&O?XkjgS77R!j78{=2=b4_%J`YAg!dmoZs2KOiCdI~~3O3d1 zWl&yH*}BHjv(`1uiEQG|$KpEEwt89Im11;8_Bm8eLjTMr z7`e^}iYiuY9I9Z`Uee0vMHqg#_)ed+v~m1`oEkDw9n9juQ|1xwEPcSmvb!;Cu5zAX4{#om zy?15rsd)|RfIRQk0}VK+4lujrpfxis*zHs%T3K&;tvfcR(0_)YDCOipHac7`ef3O> z>HxT)MS{aS#mM3EHMyQ?5nS1aLR!_qgPE4UP)~Irv)#&EG3%L@%gS6Flyc<&0d=^+ z(wOpngJ>x)T3^8_2UC@|v!I+|=JdV}%6W=7)AE;E+tvYEASF(_xn%;zbt zlq(05IJ|jgF~Xgt54czdS`o+9g<@nW&wsV+@87fZ74sDB@d=(b>sr+QfaSGZ5A2zX z&V{QEFx#!nh&hnKC$NCzv27A?da{w+DcMu*F!uYJir^9*ju!35X686_tV%7K%2#K_?ahV7-#;EMI2`3Hl^0c%dZ9<=umNv~Wnrzp9V1u^%E=~fmwAm!vh zHac8RO#jS2<>`9RoB>WbAVvn4UUiI+?BUAwfCY5)MeQ#`oHlj9GC0V57t3#H?ppZg8Ov1V;`OBZtcw<{{bVpj;2aOiRlFg}2KAS|BSa z47ai%=26T4sCdj4r}rq$V*878PNo(Yu^|-}d9H6_ zY|OkIsU6oG_<;r}9{j;B9_W!l|>8)zsI0pUoDG`6H9%3f44ov_(AIS zj!URb0L~BUwAb;Ge+6JMF_%(D$^+mg4(ClhmM3T$m54VYHBV@?{I4MX(bzI68A`eg57cKDPRbki$RJpKjUYQ>!WH+=78clgps{3jrW&mn5`zt+Eq z@4J~DKGh}v35et8i?k0=Jd3~YXm|M1MEoZpj$iPv*1PDxpK|Z;sek!TKpa0;L?8Hh z=Ku2GTEc(!saO3I5XaB?=U;k;f08@RK*)ar((v2PJJr9<3`mUsN&k2(Q2r|*j-T_- zzx2%ilm6-5EBLQ~IDXE*%}_}6|D=D{oX+6C0^;~N|LV81Ec$B~8YlhJK!p5fL2&$n zf6w&K@K5@uS8oV^(!cf&nVf&m^w025`ltB^;ZOSa!*NE?-_1bCoPWbV>EDZT7yhJw zKWvgCzJ2M;f5SiNpU-yK;j!>1{rll`CE_1CLVC@Hf6_mWLoR#*V*KN%A>jL$p80>$ zKg~hN|5^XoQ$~E-eLurL=^sy|%6|pK{Ab4;@t^g7mj9Ff>3tvguYfpyu78`skjVd& z{#`RVL;n;I$Ita|GaNGGpR`W{67qf4K3=04WB*M1PP(Jv5n<1|$0i_RKhwRF=3H|s z#C+B~8t{m1x^U+FNpJKRy!@W^E}azlw0-s??4#CD+QOc-jxenuYg^mT`h7>J@jDbHtwhY)#sU|y_u2+_sPQ{CB`xe( z+gMy8_Fmh-4mEzqrlf^UAS}JCbP;>6ZD5BQzhjGj)ER+r?1EZ*Z38>>5W<$5`0Y^R zKZ2W1{ko(*v{{{Lwu3s;)B3wQ!*^LYFYG8#v~b_lwZkkYf2cE+Gg*1MSGcKQId(31o7oSO6R<;_-LWZYVGk+qe&>AK41>(rq0a8ul(eu3g!^3( zaIbCn9qR0kO-T!zKo~Y3kNLJQZOG4lXVvzrSo?$WuDfw&ZuGP>^ubU z`A1KLD;O+rZec+{L#l(pQ?NmF+%H?cRA&gDLlu16>l;up=corz+yY#QAXtu_^KCN# zVq6D1a{Y$QMXy3U`;BFRZ<}e589Uba4V#h%8#u4=;%;Iy<1u4LZM$Jp(!wSX7ITOf z{kAWisTCz0Y(e3-L*>-k411WH?jD!Mf9A$fQw$W^_2hK*D=D9U^r$N)svO+Jf`NO* zYi9PRSDLw@*a)wRje8hRd~qqUne_08OmLy#?r^t^p!nu4kK4!O+n4I(<8COpJ2tgV zs8`=}P4m%_Gj=GrJ2tf~Yy#na7fjrX9Dav_yJ3@6iJZn^96P6&f9dRZD7ZT|wJpC1 zM8j@Ry0yeM=@0q#F^DsEIEcApQ|w?X5RRR%vYTm+nd@PLddH3;H;;Dw`Xj=L-+PfG z-{J72an<4?~YGN3!h*(e!;hglD0NdckJPvxUP{G!!9lz zT&K@`tF%pS;*HMQ^NHxo!tzJ${jlj+~RkB%kbsn zCTHxhsNAus>%qV)5axG&!|=74*|0(<=3!B}V^h<@CJ>IDQtQiSKF)rJMdgki1g`r8 z*ZAe%by4}+jAhJzhehR%O_9rQ0^xoaT-%EqF%OH%9Xp6y_X)rAn}si*@i@mkEGl{Ep35Mere6uf|eYZvJAZK41(-1xZar{)@`j?*J zpEQo83yu5Ikc8vsyxWXm%$zs>PdXRp0j_`;ety&N$KRr+{|7ZQnZy&z=OK1Fc8XueLoBr{<#O432 zfB6l>mw)LQ{z?C?x0}HKS^v26j{JYv-!=bF`bQ^q`Okvj`Oo?1UwY>MN&hr*p#0Ap z+5F<+%fIvt|D=C(bMjvSG5_=1h_B7a#jHQZzmxvO36t&{`p2DV$p2;rBjTU*Pa_$` zUjcFdbN$;)S48}i{`n|{xhwp+@5|>ezBcn05&xurbhQ`$tbbf6#Q0lSp7HObe|mj} z{GauYtFegxtp95_G)Mj8nVrl3S^xOGvWRc8aQ5HuPx`0(eEC1?A6J(V|C#<7{z?Dn z?l1pm{Y!tU>htAadglL0|1>-x|7ZQ<`XKm!n5JOgWB#A?j~#~mS3s=(^BapV|I#!6 zPx`0f0sL1$96#TG9HuE||4;hI^HZ1qbN|Olc8tH7_00d1{^|V>@_*JpPLw15v;NQW zf6_mm;kx{v^^cR?i2qFg4F9Bmdb5Q5pY<=lxcE9uQ;`35V|dg*o+G>bpY@MZ&glO$ z{WJWN{#|cE8U3FEV*KZ(E8;)XKf^!iA3My;|5^Vy9S!*Yr8EBx|D=B!9#H-#{cD4i zt>2(^|1>-Rz5>$X-=5CP@$HYF;h*#`PE&j-Ada8w-(i|!=Ko3m*kLRG z3W(#6Vu5Wy4u4|NW zxACRX3WqAVx7R+PR^7QnU7;ZFlkR;u6$pv&FV%Gq_Nw_8wsJm89Q(}(wU;=jb@Eiw z7bhlH&grM?r~kgB*!oy()ssW6mpf0;``JmzmQI z--muYW@E2~ z*9A6lcTh~^U;L-riTHbMoAK@6*Gsm<2KIEsV4k!1&~Zc?>`Tvb5QXoS1L|G)1jRT& z3l#C~OV9A5_}%cM`00Uo#~&Y$`1>Yr&OsEw8$LoH{|SiU(+WiVy#UVmQHXB%Q3U7F zk`Jp;#NT&)Gyd9SC;Y=8`Awv#x2aybaKN+&OrE$p0ER;Ga1JWxz!az;Gycg=B0H^nw#}7h@v+xj)3+ zNO|z#00{0bv5#=ucF>gGe^t)Td+gusJ@!oo-}5GY{@u4PO$vz@62uKJ20t%e;ED$- zXRjlbiK;Enxk7k)ta2v$qp<%PVvE}*R`iaF6@ReNQSNONtJU%mxR~Xwj;674%Zpf% zF3V1FkFp;Cv3IK5l5TuzFCzTs^`BO`Y((e&NAI{$j3lfZK0zN7hQd_W43o)YWj4X-n5%9y$)fQ}9hwGed) z5Qpw*_;bAwWORFS#RFAT(^gpZ1{&-9L$|4{kGxzqI^5_aRvPrrobzIo2#1e?Q(lOX z!;ON9aAhy+i@pn3&r2_psR@|#@dtgREdJhxyUsvK@Z4pF7qI z>DF9asaGx#TZ784!MYE1E?UYpk-HuOUT`B9S9}~UZEt!wQaH~=D@$+4?Eg2p^2W?0 z49WVBZjR*4a@QjA`j0Ya^s=fU3VD~aRhU1QtL|A^Lx22rAGv3EU@E{BW(+2+p>l_v z4q4QZeI|wU-$QB(q32E_BbRTi?AEvL!quBcCL=4$*7TUW|7EGb-jMfN{GjVk_+{dtAbv(0z=+*nRI;N~uvN8}=$1wDoH_OkUaubBf4c4{L3XzpgP z;QJZ`8e8Uj_wubT$xd1x3ky$fMLX-3xbfE*U|r>_X-{%I_eW-l3A6I%*O!0l`5c3~ zK?cFNL&9~r&9dcg7v#4urRn)@vg+3swv0Y@8x@faOB}|3#L$<*nc8rS1HvgA2#m*J zSQu@vFQsv?wp-0otVr~Rw9_9+R<&a@?EDJzkAJDg9!p-hGP+YP&glHn(2`^4l3vf~ zxZh2}AJLtMkL0%k;n+F%>iHbo<~)yiR6zy8v2)JVvpJ64l=zw75CE5>YV#s zE%11y`i}ah!6e5nxK`?$W3$?ybS=){{Gr44ZX>^S{NrD$W8T)8M=_`Wyy}}knBVyo zH-9vY8;dLd z1jO+R{?+}Qtu==KRP%ZG@xmt{hR;1i;9os^72G{X({`r^o{CmoO zb}zzLKpa2kpMR;ww;Vj>zeY{qp913eIsfX}8;`%?Kh<9z{Ji{UL2&$>fBvPt|4;j! zID7L)0r~fTYd&zE9|>6QXFUL|`1JhEX#wEL(<=b9McsgcftHv$0%iaaI2u5~ivd^1 zXAvkUxR*dPfD$+wK*h^|O9IV+f`j(0eFUENKpMG`0feNdpdjI11Y7udCh@qrWb1ly zfRMNW9GC_Y){{6+LNlOM;-ghaqZ*39rGhO5oV-N?>RTI=05jm}GQjh{ihx4WBaoBO zzg2U<3}78Nkx-*3L_i_w2IM5HhjNqxs^GK`@iQw|1TG=86yzkVCv#-L(<;zViXuR3 z>=EG1A#z}^gm$vmO4vzwOaWyt0~RG@^B)bcZ`B+y16uf=RRLu$0~RIZXF{R@dnGgj zT0`yLkHp8}Ndqyzlmk2t^s`Rypi49H1Xzwks6c&db&Oi=_DC8R@-B-|@u3;$y! z{Gse+z@mig8KMDuB{Tz`Dxro|WWb_?H0{xVy%L%MPlbpBw~GUW#5q9I91Ykjp&9U4 zh$wqSU{ONG%A)~$B{TyNqEi)c>~}?AQ9}BoV1R$CE<-cmX%%Q5MG+t*o&q|yXu!TF zY#Q*Ggd9F90t!htAXmbAOviP=3}87vDd9Ci)gRRQqmXn1^5wXm(UAdE!I1-$JtoauU{OMrrpST45}E-|S3`dM>f!()@d&UoL<9CpXa=-Oc(fc} z6H9P_kaPnI67H3-mEiL#pzM``MG09dVg&X|Xa+p40?J+nEJ}z{M+5dsXa-OPr!wRa z`r-f~@f4s6!2thOUIi`p_GqU)67@I@aYX0OG@{d1RSGj2QLEu>#M4x0f`e2jG(8eI z8U0&%B(g`R)?xPhO}GYkWW>@RQn4`-CLFmD<9W%)C8-~pmjSfQJqo!h)-yRgu=#jp z)XP|8z@myIB}SlDMT;7y8Va#*DPdVprm*@D}_lJx!O`eCA1-PK_STtH<8&V5aG@w*Ne^8PVY>_z|Ktm)0<{nWm zaEJz!YUl>ABp)jws-VKrz0a5A!`KUza0I91S8^iaPa)bq<`xSzW$WSjq%@cfalNjUY5rA{I;Zj>kPjBj!6Pe zd5^GPq3E8cg!?|cnT4>gznheR)947Cg`k6{g!_K@Y8I2>1L?lGjU?~gvHrM{g+3)+ z|5hD(Hlr<+X9H+*6ahlw5y)>zzU#@8<*{(vki^Hr(X#Q7+&9;uR|NP(H(=0XRlEMJ zIs)v5kKw1pqzo!z^7Kk(`EZu;di2kiT z4^Hd8@D{<#FGKp2NQ%c`itja>;`+c+3jo8m_TL&nYYnjm3#(b^Z@s=nV=R=Wy4Kqe z+BYi&WV+Tm4`Y7C(xFnfZ2Rnc_~w$U*_y{|Yz7_IOJ6$P2x<_ohc9_qyQK?DDO-e+ zN1h^9DU>z?XukRRbxRc~vj2Ylk7+jWHBA?NYe0guaDjhqChlp8uL8Mz>0ug~ji%Q! zYiY6a${#|wXh2$6zNUk?s={-K-(rYY^8WI;=?Xr7d(MN#uBp6`07?K$4^DCb3da}d~uxPh`(jpk*MA3C$)V=WtOpLbGMjGvsm`%%Geylu(_7`IE90x<< z-+I)4qZjcVAy+V+nE4O-eb>V%t`~Et)>H6r6@rMlbXxxFu(w_HcRhgOsezblvy)(< z7Z6h+>&_0E#yr`#(mdUWxo&b21Ek<%mDMY9+yEZZhz8iVY6IqIR}qlIM4;p4>g=3I z@idccL~IM16@x8gmUaEoM9YR2x@yAuTXQL>D2?7uMfLs=xwEXA0>k19INwzR_%ZZM*4Us88mrj!7;HM!9x0>Ujhw9x^^C2d z$B-7G4>Gdj<&s?wzbuk%t8G~3g-4ncrH(fk6VkL9c4=wyYfF>qR+)zHE2^I)q-ml2 zl@`izmzJA|EGrGSPtojBMmSAp zT8L7|8~+vYN|Chtbfv|1@Rpjn8~-z}qCCoXRSLDcOGy+L`Or-+D#Zw0hlrG{=TP5l zm-!jBZ@u}xV-;1hS5X!)TTMeRDm<#5T&ukMJuc$N;!fhBRgJR zA@%Icl5)ph4rRZE2gMYnj+a-+W>m(O^KtC>D%TFp$EX^p%Z*U6Pgg2ryPL`hc4TO& ztx81`jx-f46-ot0cD$k@>_aI_Z>b0!_l;_bQpYQ*q7+Blf$`&=ejaaYM@vol6O7+_ zV}a5_U2f9CgR56sh+8+isE}G?t=nm)rYT`PQ%W$fV-?j=3Zg%*W>rBo#*~1k>Oi?V zUS1uW5t=zA4cF4re-(42#y95K`oS@c#EZvuck4$SKlxS(x%r$>hKkt?-~^LBMd2(# zbRb1Cv}5K~;~&~qjUH*L@JNv&)$#JG*^JnnQdBPSnzf;NI2+og2u+ds>~^~OdG%}t zbg~qMu1K^{iUx{rC;t?ezwXUGMF?q3(a3=mLXqk|7FARV=^|`x$+xFnZ^AbJM&Gw) zaFiN!V;5MyygqeQh&gW0xOTlRpn$QIP2+1`FG=kwSupd~(1Lt`=>E_vV>4SXf zrjIr#hN=))Z=c0vkSceWsZErtfpqf$pl z(Fc)a^?Ybo^n9<5jTC7$(7h_kQ5iMH-d@n*p9GxY&M0@p~COnYxFt!NJsBrUU6ES;3*c1R0H>N~B7Qzze=0_$PQ_1vNMT0vT3s8CVT!aYN$0qb@M zRXyJ$ZK7Nw4Q_a2*Q-`RVRMIR?xF!@>$r4O6*#;I&gN}N{o0$97mbs*4trTcG`J#O zz|Kv%>MbXjuKMj^8h=F$Q`vYbPelodhvEgY+VS$HX7jonYif#){*D#vS0U@*c@g+X zOkM;AZZ*r}d4U&q1C)`m<Gn3CFY7{L&T&B?RZ5Yls%{S77wwe zfWQmntb>pLT6xjGl{&ld!WPi=_153Fs$WKc{vclwuN22EFXn}87OYo%-ObDAOzg3P z9WQPrMB+SDuq2vpo7yx~H(sm@*~P=bi%LH|&VXZsN}Q!SIqQ+~ zg{8F2g{RTBh*b+@mX_x0w#jL?H)H7_E!RX#ot8Lsa{1EJl4^U0O2g!uVQFdqq$R}C zL0Xn6n{TKULRHTi`C4LqMpd#mJWlk;mBQ8?&P%ACHIe~1ye^&>@8vN2RT)4#?gkK# z7=f~_ToyEo{Q7LxWq|OAK*!5fx*jXKEog?>it(ly^Umz0m&=Hpl*nd5i=#Z3FWvN9 z-yLdC&Sq|=87caL^m;H)^wJoGOrMv+KFZSMKbBFgxvVE}BP_k* zBHSQ2zH8T@L%{P7<)H$P6TTxJG9ibNHs=O&6w!dXF~xxVn4)KSUO=y`4047D4DLn) z>h_ZAKsl=j;PCWL3%LqHqGAv^X-qrbQ2ZDw`%sQYYAA*ZPpMgok2gI;yjmzT-Dr>N-5Q={P0@6h zQbR>-))X$vl^Vsahbq^2hsr}m8S!*sV6mv6)GU4IcTqKEAF6(X)Ew~?6v~!GraL_T z=a?(|OQL=?Z-0@-`s<1gPczQcJT*~XM4_zPWZ5xBJ zJt4rs;k>umj0|O(aXJZp@i@oD4H&xPMl2!u;-TW%_T^Gn`W zJzJzrS$^pDLa((~MwKLz3R`zL-!u5PQq7QP(d>lv5fC?p@JL5eo|b78#1!v?@w$-l>_tpVEu2|e zTD2Z3hPqW+=yo<~q2;;KLfkw|#g(y-H>F`x#T4Qq8YnFo+3|{su@B{VR7|lQ5uPfB zD0RHNVmvB2-Yzv|#b}a-)X?bd)))Ll$H@hXZDM^S4p;zi)^4 zn>nM&-0ap-G*DWQ-;S48Og&?y{VWv|mj62*!YPMmiO^#MLESu*DKBIIJNn2&)==TC z4i~)t*VL2)T6caN#4U@Q#)ed~2-SugJpU*)RWN(526bYnjO}@-;6~BH^JuCLKiDMr z!lP#!B3`Mc%Wu7h^HE_bEwhs920vhVL~`FUB_%C$$u4PO6QYvkiO-#qvXi*dLJfOb z_^rxl`u=>>QbSq-gGB>MRz`Nbe9<|~9JO6zF@x5A{Hkk?{8N-VUS2VqR|3VQ zBKG}89ruvzc15vz2Xh*-Aua5Jb``@Ts~4m2rJJ5#$~jaXrkIvkG0;G1S;U2V zt{AGla9Vg8Zc2k2p45GueJE_*;i7~}CG|eo3~2v6GT_Pz2CNat3&FpYN8E_XiE&us zc^l4^UA*tkj{geL-b@%}deI!e9lR{W)S!)sNhxmhLc=SpLh{8;=N>4UZhXzd1To1| zAf^fdV)AfxUtzfiig;End%PkwcRZRc99G!6!{dLB2G}3x2F$!TI;)HfQU>ow6-Dq; zEqzNsNro+fJeQ+*-W?s~5V8I>wd9U%Zu^!kfo7pZN=joxN_NSrC;8&0bH*P{x023t z1SyLaT}2>LE?U8ne#9%)l9}d8E$?^=3cOevDz1K_0rsub;e{9LT=Prd;>GH0uFRg2 z6zjH%wn}XAJ~THP#)20-k-l3+HHRY8S#~-va!q%r+;ro`FgIIN#6x%?BRgJRLjIu~ z&$OcTeHNZA9{wpxj>j2wpn*pv$BXO8oSM18S+)ckwoz)NTJ=fsUos)n>7l#nd4sbV zSc<6$(kdz_H5l3P@-0C6#WKL203GcS;(C zMZWYf6%}KDoHL5FaOV~}A<;l-!N`tRRE+&`jz`7NPE>eG4N-DDj>TeXO5se!jMP*W z)6&=M|L^vs;7HB;n#w9G=B=?FnNA6H)6=S;U27vxv9vN9Q$Wr9pzHp!DA33Y+JO^Mh!BeJgjElFcRJGCn@S zaD%XQZjAqm2H3au+-QQ3G(flFduy7k;|+5Ho~I?p%Nn3;BR#LQZ^mvU=NxEmdeiqc zU`41%o}11NCYruK6K!GAfk()dxCl37WXH>wk9u~=<(vmg)&{7ZVvqF=-YY^KYZP$w zt=_c9w6p_1H9+oX@+j|H11glPUJ103bG?8^rsGRDeIzNGUdyY=`7k#tS*=&XG!Eg$DZei(b_yQaF_QFbm7tJcDd6D;v_Q@qGH z=gTTp4uN;2s@V~RY4ko_#%YnG>9wrF3G%ddLvL|VoIqB4sEYC_RdnIR3F`{T&?SYe zgXaa{-#T+5>IAEU0=qgoR<97)`c+4_w$BQ${j*=%HJgM^Xl!Sr6W1gUVZs*+lls?a zx~Xg$CO@wp=4Lt}4#EkJ z?eh+vi-_Gia*YxZCVc5(%5~kL(lALg@?+{ZQ;s~H@aA@=^NRAx!HOmE}|LBl+GJ*k9f7bHYvBat?0@#XvQ5c_MQq`cep5qy7z3y z2l^q0^$O!HaPe>{Jk%;WTMK05MJvGcXAG8Y;x{TOUWl&s5dwEtTy0&x^f2Yx?oc%^ zhPl~}T09glFtXznC1iiR$KyaY@&ff%YKW5KQNSTJn+c>jH4XE;P2{#tTLNy+c2cf! z1DTB<-R!&@+6*!cQ?pVP1xU&ATAMd@6GK$CntEGA(N5g)=)7=NA?wcOTY`FK$=`Ws z94t=!WPtEkM><~4c~42s!HN?u6WP&$25%@;z1?Rc;hJ@j*)$1mHeSU%)si}MA}E^p zCr%)z9V>k(_3iULX^5N?`SYOfI~H7*ql=tUKhe=rP7VCM<3rqfEOSb4k`?icCaJSa z%V#|eTSRXsl7~^>n!te%T&?ajLIV~G6Mpm@jVMO5YbhP3X0k2r!3P=GvGS5R%qO*! zIM({0$Xi(QYgr;d4t{wwo~6Uuh}OP%msO@jlQ&9UNN(;iYQO-Cd z@|GVxOnIf$vq_kmri3C?N-(fv6_sKiN<*~lNxT7G&oOS4BMChv`Hl12Ba-6H;)S1H zDNcn8o_D&9 zq>q#g3J2djBIlIM;^n<=mJ&_dP$k53x1MO0LB&nndYJMmsppY=&2I(mDG6=4(oafc zV8_a<gwyJx~x;o+Mi<+qEydvp9?Ne(=tt_cgCHPIMHvZuaO~ zBa=*mQnNiJ&D1m{EFDS-QrofeDyip?yh`Sjgu|2@-4vmYS5!$Ul#6g#mDq;;oEA8) zN}*PF;)Q;QO~kI7UQ~+xah;Z7ZkigF5TynqJ6=&O_QyHid^T>l>(AjNv?EH6$D{0# zcBNpZscAOsD~6)f##vJ@o7C{QhSn98P&YlV7>CM31(TY&X=vT< z6PjZUfI&S)spI8UQ;!~{sbRlTt}mLhp=x;4WVgQXc*vC+V%JU2tEQe}axruE=BW`C zlp0#Ij+a+WJ$ke(`(CYUCnh|lW>Ezm-VIgbQAw$AON~+SoEo%3siAgvRfC?$^yNf^ z$Bd)tr51Z?hPheQhzd##MtW+B8}EAjh_!}a_O-V~#uh-B@{ve&%%XBi5lz$6j=T<{ z2Iol+V!Epw9@bIi$d_(^7HLt0I#ymao7X3`vr_ZVUO@ex&qwFC%)RxN8>ImMi<851Vr zsT_^0_zt z{XDG~Q&EfL+=<1i09?-Eea9NE2dw?fl2=4|$ink$YKB>pck2f0=v5Ke-ObE(yq-^5 zgu*mD9DJw(VWy1icq2nGET)e+2j&zw7uJqTc%(s5a=hYF+oO`>wK*uiWcK&2jDwX$ znBpwbTQAAk2~%XI?CxgfdcB!NYN59`$NSskn?SV+NlQfOS2`A5;4!qA4*Sp{Jh>R& z@sI%JXW?IQFYYrt&kTtCV;z*kQ5lyPDgFE@3c$XV8(^gO-f~1BsNy{W=z=0ZNIdmC zuM$&W-^vY`E28pVSa{#D@;1cBNpdWzVZI}oC%n~^Axb}*aH*@|$6s+{k2c9nvewNU z6j?*kp;9ybDW$eN>&cL?Txwoskm5(fP#rJrVETtryq1A35{(DGFol-jj>leVIDCbz z8!)mI9j;X|8W4Ga+{j@9ECc4}1%LS2%V>aoE04fT!f|^{g*8V$@%vWPj6ntr0jOYq+CQy0@+O;QH-Y7a%p1GOl4CVc05-h zC{GyK@rpvQ59Ohn(_$jE7Q%(6)GW&Zm)_C8tr)%tnNn)Z*^@2cTHyyl0e8ZQGoR@%h$59L^v7PP`} z*O$6ocuETqay+goLt4D4&+!^YnU-0~=fQ;^P0)}Q4RdTNhMxLL3nkP|&nw2EQqx_^ zjk%3US!&qHC^hUV`bLK<#2BhtN$1oU?)o0ai*{7#6_mcmxWd*Q9t9i?*efYKT$S_! zhZn)wob#TNG`PO4^rv7d)#QO)spf-$rXLNH$jtevq#rJwg3p(*6rQC)aS15xUDc_nN{hFTi@VCO##tNqh3-)#Z2 zt)KT8O$z)V#v7|_5o2emO5u6t&2Ich6E$*UQA;jzLYf>Z4V$Z_g|0C-OOt3pnq;Jh zjf<*?w^vKBLW+ciZ;DXI%2xu9Na~xX$I{dU%eT4q#`BS?*MC;k!;bb!3-!9I9yCOz zF9OC_c@55KCieXz@7c zP@kl?LwOqb(XEKL6->M0@+IBYE&F%tyiLITHF}w7aoC{h;NkaOYOcAX(ecQaZu;PE zFuk5B@*~7KRH5sMGd@2uvg75|;U6kfQ-`V$&PYc^uG^4T&3>#XwZW^Ysw54SP)R(9 zzfBifqDsOSH=TpWn67<;O1i9~)|WK?h#pjujO=*nbK*b#p?@u1LwK@vPB!4PBG+xm z*B+loDsAv12HJs!U9UMBzEYY{z|ESYQ5~7QoRV-#8PinjvaJE6$pmP2B4plO0Nl&bz5d-aOWn{<8tH?i8;@v}3qz7!JXI6|~PILnm>q#R!{jo;c1#fPk zKhv8le>7r5)o21@Q#CyKf29T6dzkXIX!CLW(>%0_C{E*Bu{Wh(?qxs_z`^D4;3ZGpFOSvPOY(nP`B0D*e zhK4)>9F0T+YQb!&*M-3m9I+HQ;ppJ`L9LH;rQUOmT3l`a-1865WdPym28{oT-rKkK z20YF`njixRNjIP%pnWShU=fJ}357`%9FrYqaC$RxWSDJje9d?4ufMY@an`EE;=0W! z&!)8+T*W!xuKcp;j&|CI(%5)yv{uUtGf-0sh#D>PH@|ExBUZVkcdS+l&#>5(kr0Ke zCnT5Odf3RpVc^lxD1pKA!N=(NUIMLaDz=FCNK^Cjo^W*UM}Z03qoH6a*|~ z&?8_5Gz*?pK$JmE`g8*d5|%P31D;j^r|Hrf&0ci_auWKtYOS#dG#)&P07vYX0ffX2 zVC4!VtY?H2fu|(YoDdvPNV)+z3G2ZjH=t?2V-j-cuLvk4-GH2gn@J+80yE&Ldn+|BCLk28L$g&g-*ejtK zz*=xpLVk4h;s7CW4)~IH-yiz7>Ik&(Kj%PHLWQIoP>^u1gl53gULcO4{3s;dfLsav zTl)w+m11s7t`rcGZa}Vt^_fotGsoJ%V#-GH2co8g{lz)1tR7ZL|F z6V(kU2w19M6TkJbvSSKpew2bm1xZNcL8*c_1C9}h{h&hP5g;DX0Q**|0sh4I(=|XN z7V@5Obnt?Jr2;y*9dJJ;ASEvY2uC-dAfSD#_TCJ5+6Qneb`fwjd%(k`#NBhsTb>h&4qlMXzIFE8#OD-xZZ9wI7scbSE`;8{^~``1^I_Lz03opm ze0Z=t8c-hf-7dq!;~TdWXr6`?C?ws0T=o20=LpzF^rU*wTM)$#XU@iEO z1C+ZWFe~4Ohj(KN>|4(aI8^~Pc12)TzYk9{M+5fiXTsC|d87e)rHvv$NIV5R$QupV zE8uLvkpq;y444)0!!xqcfV~3F282gK?o~k9%Ya!0KRm`74XArRQ^DB)`}ZReDSa71 zSb7?AHFS;2iP&V=4x{X!Ef0i86gu88XLY(AXq3dC@a)+k-}<+~PrDPeY1daf5c##O zp*>gBY?D*`O)!TWRF`D-5GDL*ni^`(2uh0?(q0vbf=V3KgXMMxVBI|5H@u* zZccvnx}%OaR3zfrALr>Z&TwqI5;nm?B1Z16kah4;z!BWORfDr^o70uE!dpa=N4O$h zEs}vN{%k=DfIlQ_oaNaw<4ODXS9`G567qH_8Jw9X$A060&M%YFTh4@%y8_+AI0_=V zRZ6dO#?Jj(2$R$Ai=*PqqBA_I7V%1@6<&VImf#^N%HyK6`IXPFuYu2avx;0|02(6$ zmI&~mRgAz{X-5Qn*miAtFC&CW6gQPsxE#gv?r5&oo57nwz?Ugzxr)-YT;zlH^%GIQ zdUpz@(tdVAy|A*e*g6Ae{*V`r@gJF#nInIGg8mPH$D3K+}*E#D93BjaOp?qLIsM}!sC$| zIZTv#ItCL%`s>k|CH?EJ|8f?r;B4My_+vh~vu&;WX=~4KOTYbN|Nhe&r1r-?&D;k4 z{`qZpZ>#p8N~K5|EwHw+ zqyKx`BABH=?f<(+9=&1l*U$W88NV7f=~QkutBQG?N{>g4zI^h_Gn-$f^}jidwmnYc z50zMvRf9smdZUesOrg6hW62Q-vA$b27KIqivfErO%QaRJ6DD?b%zWwbe*Qr;24*NW zVT$idlgZ6;^s|&!dyc?&)3)5z8KARN2B>H)cNgc0hUPG2>Y{u3yGeh20x1vAVrr2R zvW^idJWmOiuQ5F4&2!9{5-{Z_(dw8v_3EJ;dltL@8UTelJ@xp@HbR|;{$Q61dLo&K z&E3SDss1;oVd*C33{~3uU!9A6J$~bV^(?Gki}#c{L}XJVVf`dTgm-u!Ow88^|C?*? z*%bydXuQR}=b9_M!PC86eZp%Rs+eV3xCJQ!E(8K>q)M{!@z~+TAo8qZ z?}7PYun->qP#*bK?nZpu6=)k2TG2Zug@)q_U(Zp_(0_3PX1#>^y&HjI$_TpiZbUAA zp4aD*h@}~M&yL@t-xZ(u8s86PC4t9sU)G2ZF`Zpj?;z1``X$)|%=j z7Tyze)(X8zriY^-W-X30RyZCDd##V2yX}PJY%FHDR!hU0o0KK=x*TDx-~eLRq-a7y zbxM3Z9Qn-DuS3=Bph=10fZv2(26n8RiTKd!R1^b#MXS)r$maV$NJBD1m{jEqSLW*N_jMDEWb0(PWm+AqR^|~s?Vn4P)Ixb>m5;Fj@UGX&>zNP zxETuJP?}*qkDL#zoQa1C7_dT`g$3&s9S=S2Z}iJDQip!NgIQS5FJ(#VIsDqPo|>15 zb36Q(Mm3sP_j=X|wBy!HaFk|+eh~qBtBAE1H?U&pSw`d+YS%-bi`!wy#hu zdTMN=^&GxQa1@_zV!=fF_RV58Xe9u0Q8q8DTHG)0^=s;p;wv-y$tN($eHLLs?*%|jGpEY zdSMZIMWj*%V7|sEcHyV)W#;^&Wq(-=WBB*F=w=ovAl*vA zA_k~(#M_J9j2F`Yp8P|NJPp)&#M=v<;rUvYRsl7qG*EN9G@t=86T7>a1v3q*W~Q52 zq=B?64H((+3U=BbKf{Y@08joACC8&!VjA|MXa1GjEzY+kMjETwq(Sc_k(t=t&CK<( z9)(fS7F#Z6Yt($o$c{I-8p2XfzTEI)8Y0aUrH+@=tR8j|Ub*$sbPLsRO`OzCXdDdr zRh+t+IXmn3(p+Zd)u6Of4KmX42vSVLSp?k+=hMNvC=^O?WzGy zkeS1<-k%es7#4%ti$t+KQreXUjO<}4*m)K~@Io~RPyP|5j#tp^EP~~};6we91};N( z`vOfy$joKQ)H8mPaGDE&nfWahL>Zg9DFI@F#m^zktb^ovRZM)t7eOLYC} z8KnWdm2woT>H!&0zwubpmY zzC-p8$SH1;*|#M z?q;U!>`(_Y(==RZA8ELZ?06|V`-h(4t!cRM2F+2d8)H_cyO z)j<92(tsw&OziGv7VJE0XTE*=AjWh`9}ORMyn>zf$A_?tw8u2uXtq>)elOA|N%wfw z_U(hNDh(Q!*rb6AVMOVQlZS=p(AEaBLmkX4s)4jq4KlLhD-9Uwc=;8}ryh6F5}j|~ zKElI4O<8rke2G5HtXSHs8?}#SH&`34ch;2qhL2_tWahMs{`x1sYUxn>G;q_kHmsUj zmMF={9+rZgXAuN1h?3@w4@d}!qMX=gMf8u1zhxK*WDP7Yqy}!Z8gw1z!urv%`DhyE6TylA`L7BO2Z-&`87=Uo%Y9dSlrAa4WwOZSVSVfhWWTB&+uXzz*8DfDff@- z*U$-iRQ7n~E?Ofeq=9a8R}I&s##kFPU)IeWWQu0m!PCLaJPk@aX^@c}FK4HJ=owx} zgYZa$qSWznnr)^`jAAal)6@9#UGzuO1WE(-x2py;L1r$y==>U{L+!)T)`#SZ{-d-j z4H)TR;g%+*eJ_F@mLl!!M&%zW)$t0NSycA^mAmL~>Q8B){&s0V6J#cKcQXrip0%@u zCR?I;rc6sTKR;mi4ei&k3U=BbAHq_k{YEpQ970FD zvj~>EXiYpQ4bsuM=OwezC1>YeJKfBp8b~{7kdYo1j(`F?{X=y%%y^+w z(x8w0Llrw-PP4=KiQ$z?v?d{x23FfmHL#o4+912TnK?TTlPhj!o(82|X~4*im$UOQ zhBD)YGzgD0C`yjUQA$j^WoMuEa*5W2fzm+z?b3iI$jtdJ`irf9G;^<=7MAu;)+s6N zN&`mruoUdH4;{iX@M0RqUnrU>N*%AD*!BmWJ|ZPty{lf#-5}YlEgY{vT`a z)^kg8TnD}z@P9b)gF!+xb-w-W%eP@`0NseOA$u^A2YzrHgO=2!8bfx|-G{OaS^s@j zWY$_$87net(-47X_sLVWBQh>4A|o@hUXj>rq}F1Iqh`2#tFtQxKJ+~sszFS4dNl~1w6ip^Ow^vuOj7FfY7jhWX$gAG z>q<4yj_D2RJCPLZo|})o6=hq#Nlu;38aq$AVH%sY8l-lqVE_q2c~*Nov{w71lqh=i zc7C*^)v(?enKHdK2*&)T>xKvYPimn5t<*qF5Sv@>u(3I@&U5UXl=h@{sew#3wbK`~ zSk6I^^ipgPJhvaNb`FBmb%Qz+s0LQ4SDBK!JjCV@GU>uuEa%vXY@z}sedC5| z5R*+TG~Pt7J+$@)(#vWvGb2iMdbOFIw6%mcOlwN4)hjlrqhjF=Y+z7qkeoW3HFh>q zYq7A#lf)vmOAUn5POrAkleU&7mRjwiM>CU@8a*08R{J>!PETg2qe9+5|68enm>@QX zRWzB-Y@TB$PiAB_Z04u^1~tcYu}rM<90W-(WlCmdl2WHPF|%_JoG#zEWwLt%{coWL z?t91^#CKs4! z4eF>^sezavZy?{D&DuIox?vidbplB_%NxXGr&n9&Nn6X2UQ&bTaek6gr&pWVNm~m5 zcfNd6XM)tgXuDE_fNM)w#dolYED)KZZ^N8)!!$N0YM|Qb4Qh_*^d{E12Eik}tOnAP z8i}r}|D-Y7lS{l*o5y zv$W1m>V(bG8+NsC-mo*-=+)aW{h`7>?bK=x9sqMvH+p&G@QftLRI;4bw@j#Zs?o`veaM z>z`_l>0+rv^x`WnaW1Nfr3OJWGfAn_o0!=-2+mf~Pc`mH4fMZ-8W zNUhbtRc*FTs$JedCL6ta8|HcP1(#3*>8049W+IsxgJGvvgWyS9OVFFGqMzzapc;6r zVigMTMImW zx{7`>t5IxF-^t1w1YA8~eTwhKX1xv5NzKL5*sNoN)Gjp)DM7sr^K3JDjb8FT(UTfB z!)p5}7w+GuSTz64N^81``89P{%Qtl<$Q$T?D>V=k#O4q(>us24BefO_H$k&lsCKD= zOm?+TtTTpRqnEvb^fbT0+w1+5=Sf>jsA0N%V{$2PP)Ef=4eIg`o8-HRrQU{lHd1S` za5pTAg=(i7#AK&egJ65;HF{a?q{sP5N}b*|+vE)=Z7rdO>GDk-9P|bz#jDuB4?ikI zt5d79SzG5xH%w!*jtx?~)G&ZVy$$nhGg+%)vV0RgsbTQ;dOzjaq_UPy?5(@&@tU*_>GC z8ao@C6R}Y3@&+>5=&{h3K(KYttkurUEP+f%LK( zNKf+{yq$}=Jin02n%=a~&H9gGgE}e}YG4sZu|aZbV&Up1vDrwSusH!Gs-0>Olbv1- zf+uY)0TNg;mTD(GszFlf^foQ!`Gr%?=Z9o`p0KK;g5JQo)hagZttbQ~^4;02t@ETC zrm@&;mp*xb;$ zCy>mWGMj7cY-~={z)&DHkjbWYrmvaa8U&B@(z?OSOj7FfCT6w z0g#U0a(%KADo@zY^-u5Fd#WKqDxi!yi#2XGQng4Li<|hHwa5*hQn$oEfCIZ&le!n} zEJs=`hhNbm@NuFNSDPrqMJ7H+!XxpN6Zk}F*CIa5oT!8TbFu{qQX2v}Jpb4V1MweQQ&Wqf3^i)H&$rWeDt zp=Wy81~$);?@LOJ9+4;0n`0a3-GOa)s2*Pl{d@=Jv_Hq~=6{Mgu^8UC^cpYG<5C?tb*L$Q?sRfvivT!8e!Wn*HRl;t)(GNbrQ90FIr@dB#xQaC=KF@ zq``re4P_)8S*00f#l;F8x+bSxBE$6erY%)S0M3 zwY~K^6Dc_|b*P&}lAvfh6SW;K+Gi?tqyXtm5M9ZHMAMn54Rg^`V@wQRZgxk|r((pw zkdp9=9|<@XO*X$b0|L-3R19532u(mi-|kto&%DZjCVWgwuakY7#aCgFhYahJ%Ml^f z{lIvk-WIusr->B$?jH2wFpBGBt7q{cnZ{xrHHF3m2r<}cO$>03j7M6@`bA5kKLX&D zr>3*5%>giIP4_X>8PY|MG?M)+Q_UnnX_@TZ!I)fb!`qR+hMtTCiAI{Wh_E zGZh15u+!QoXVJ$)=d=bjA82)x+E@qmFVeXE73Ct5Q}t! z&SDjhH&P20E34loHi(`Kc3KlljEBx?4OV}krFl_0oz}#p*5G!`h7VW|YP460o(aW5 z^hA^m>kmA47AKY%!*g+z`vv%Es#$S*$H_(KXXptN}-Ars&0Br&U{GduT3tYz?(-p(J|I z;=ClCPOCPl#n)V7UX!C_kRoAQqNk6ote!qE78#oxi{%#0Mrtk&n5yrR9n>t*lfh1F zVu|t4Ijt=EY*La=r!_IDHMn63K09oW+0kYte)`!;{PcT?pL};VC)OCG<|1iqPEatjGURMwg$jZ z`($GjywZ-P2KwJh4a5YoxiQxBWS%rgIr*YPhHBtOWl9d!l_WKg$u5?Ob)JJD>18!! zGn14$y@{EfgWzNZ3^maIs0L9bhkq1WhTHISavFnBvl;)&j()rHU*T3r_M2KwJh4a5Yoc?_91UKo_c5-u~h&c^1%8>n`v zflPL_PpmVBU!#}RKzf?r(c5n$)0VG&z$YNQ8V5ougk{U#h^OKa?{J6-@^wuC4 z^row5bt^~>^uLuFhzVlzxQf1&9WuBVEsSVwEt6HPzVjkAkjXBViFKZXAnB!5yXa|t zgST^)l+|z!g40#>jdn~mut2lQl+^hlHt8NsEL`JeHqWthvWn(8;;mO2SI7-10T)+^ zUVCV*cGAnbPdUF^A7gEs^q+slh%!@|ha=17Si;4dH@$cxEcznp(n=ReJEIeuj^URj z7gB4C;xP9EkVB^Lu}}-i#zbI?@ptD86N)5Rin=k(^eL-)iM=M-6NYawiC`GapEAsv zs!&QjG@aqP$h2tDfoenbA=TS4t{qxuo}bk-!MMf)d?h!m=@tJ;E4} zRyHUYntg8cpe%tY%o+nJ^Ec=jzQJ-MC?tCGP8`uYmLmp3RGS73kvC1P5K>3HWr!49 z(+fd1vl%H;iI6*+H9E@hX^8Cg=*2QxMW#1JN28bQ!08bWIAMvcPq;S3c_WT7kUYT| z$f!64h288dg%h6=Oyt%xKtpG2#FvF}lchxk0hB zIG`czII}oM!^UEbgfe&;;DCgaEu_|fvk=F`*y&56l~Iu7y7jZKBu{jXg2#zw%QxZ~ z0f(-l8G&%zU^4wXhL-4$z z1{LOMHIA}Xy+aIkTAR}((YJ>d;;4;Iv?zK>r_-tdZr&o(=GAPg@^`h+N%VB5mA}&% z#NyH4vG)t?@g1Rg6HRAv6GyT{bqvu5)z%T>xKDP2<_$Cht>kh}i)g5c68t;yiH)s+ z4a=me!tBJQi7n$vGoKjUJm(7oC-D?yL|hZ)%=<(qMi;}ifnz;5yHEsQIv|p5MhC{a z#Vq{&E%nOaR|o)&#mWBAyjLccth4I7`d2oi+ZpV%$|Z7tXd#Y?-p!dPoldK?u`Z1{ zt)ssmy9VCqFRW|6sTF1J?{C}!ReYCxI*X+xc2Wx#OMl^yfCCzcqYaKYk4^aMAFegJ`bGpEnu zoK_Y+X-V|Q=zZs5#WAA3wU&}OtywkyE%(a2>ANlqt0$t+>UTHjqMume8WWN2H}D^$ zT%TBE*%JK#0`&$?pT$BPCE)C|BzhuHn^(Pg^VXy>r!_lr@}_POVm)`rS5}{UWpaIdCBf7F5wWKW6z_S*L1LC{0SzBi#wH6E1QN;rF zgHR1(veT=rbKW2@izZNjOa}hQYKluH_-o9-at$c zo16W&64;$bAX4Hs@0;1#tgTaOmm0`q7t6#t&q1(0YSIN7nV9BBRP6L7W_AvO)8sVw z&EV4c4Tl$M$PEoU-;K?BJLGNtWf`e~32L@Zs-0>Olbv1-g6*L-NRVFkKGKsK25+zT zHQwfZGn(J5VdIT?ue{-fzL_^Q28d1a-NjN{XCt*13mYhs8l-lqVMqzMN0q#9-Z!(0 zrH)0S$N5Q0ZGPOF$n*j!*Yle-Y`o>ZnKyl%WaSOS1hIKM19Y$VNIIz#HYZ|XD3BTk zkf=92`b=JF4KMV~yz$Cud4u>4HgQy|NBOLVHFkzrCb2B@nGdQ(~F1J)=7FPM2nu( zK$Pn9o0wTx!>PMO{s1cTl*HgI7sZ%|9hLJhg0VRw(tW}QGbQfq5rY{;NQ zwNnjZveT=rbKW;2kRZLR2GXM%B&ANT2Eitk_57xlRds|gHt;y)DmLVXhBx&WbvA44 zocGO0ER*W0)Gjp)Ai+{Yvd;M@VvJr=gXl>OgST^$o$0MX5EX*yX673Ygznxz|66$j zF+pq|SJ4mFLo%Cd>}+h-pd__R4P>&Zot1!0Zw-P+dRYw&J(?d;s?(d8*%AbA@VtJw zc`NN5u1d!D!s&nV1`aILz#@)9wB*#-%NE+xMo%R7Ta)U82@XkaA~+MyITvRuPv`{i09Fp@Y{KeAj)N80GpsS$JDEfa^} z*EXW|7)gZSu#yM?ixNp})}}mfvf0_3NP!w?Qee)QOt6*NYJtNp1}}MkM=@)=L;Lxr z&z4XGx`1^d0&Vw81S5|VJD!7T<8hmQpvZU*=Z!@~?S}GvbE`2vn2l$d%+WE^OK9cv zh>n^t@vJLlVw!Wf%nYPt#TlU2iGcw>nfGQ1#9IriI7qy07*gdh3mQ4&gBmTw07cRy zz~m+~Fh|Ct1R}d^Y0ZKGRxkz4Lzl{faXvB7-a40n(%TgSEFnn(3@BX!H4@HyPi|QP zZJD!TfKEmRB$CcRZG`jh#ux)_xw~RO=-3aSy$ww$4>mVu6~tSwsi2j_R}9c9B>{@0 zNq|6{8Hl%DV_-Z5=U$MT0Nz@MO;nsZ12yoqw_ao54ET7SUS7b$_r}1)2wy|O@PacW zRF{QRFd!j;Iji6`Bn$@5kdP(qT>=9V5*0E7uOVSDaE65XmWU)UAR(PHGw>P`#%}x> z60*p?OMtoo?>kdXCzNkAg$5~z`| zz4aOcXGo})3ravD=?rWN$r5-C2}1>ENXQ+9T>=9VQXZLs*N`w6I733UT}T294ow2o zP-ft@6fhV#LqhIx>=Iyb=nT|I*xq{02F{RB-4>F-fP~~POW-vm3<;beA-hX<2@FWc zzs?N2hJ?Yu84~WTKwCZ_ku()dwp->Oa~TqnGZf^n@3S9JaI*K(-a6O+833sTL%JUj zkWCax^ow4TV=j0GKAf6nE>U!`*XXxsJ~ev*w27w zF9~dZE>VQeKPEdS?X7d-vt&aPJ%ZZDWVfUhB<8f5bhjem{aF3TjVBiha#1qB=-fV8 z)MB}bW3s`rXgmo+K<3#tkCOAN(z30?@mROp*YI9*%BDT+Sx66G$fb>^IS@^vRp*A{V# zq7kpRNV?^o6HmS_;-bZwcUl|eY+vg%u1U9Ww+oSiTO$`8cjs!un~5*9@g4M!f&Qc3 z8tJ6w;y{tHaJSvHOkRfWiH~|Gqg(Fz%*X7>LdQj) zt7#LhH!Zpc%xSd=a>w~{$R;n0%nEP&Y1z5I5!{4*l33@lHp510!6W?*@Q{6u=tiF# zx=B8GW+cJgqMIbl9{=>CPx$ZbcSeud46RRM>l3c6Z_!?IWFY&U5odZM;za*WyhgW0 z)5wu{_B$g^9~W_oq7kpRFD{D?k|Xi#cSf8(F5(nLCqA*Wb*4wXXTLMz8Sa?1^<@kf zP}%6>t#czEi#2-ylYwWrQwvF-`NZJXaL1XC%h!TA8TX#d5*qABEPa9$yF2ADPq+?d4n+1FbYmqnMzz`*g_!q0*@U0buKIQs1C7`td0 zITD|t9BFChomOpQi@uMb)x2tpG}ptI&z~2yqA;`5{=;G+#hSd7p;WK)SexRaSETVs zCN?@wIXLvypQ&mCW!R)#u>t4)-0NNCdyFr$hUaz!CkPtTJUUcn$qR0%r)wrSvWV z27@L6u4xkk?XA}&aE5~F=8yy!5IO_35iZ(0G7z01ArBx*0uo7Qpf;i8Y@$Ut-loaKaS>!1xtB%Og82^Sq2nSnDT zWIbz_z<`9zk+TiFhJ+!3GbB`3ha@l{Ayd@Mz-u{SFmQ&1JO{i>U_ipUW8>1^I`@KL z;0y`xbbCo)Ktd*HSpu&iVK8upggl76OJG1kri__^*N`w6I77nRv2l?|ninuV$qc-P zgu%cW60*FwOJG1kCQONe_SS1QaE63xPmm1^IU)0v%)okQmn)-?z!?&;rz29Lv0`!I73371>YqwAR!||R>5mX7z~^tVeZ(t zNF+@Hj8&O|*N`w6I77nRv2l?|IsqC~ zu;qjjNtZxvgeM&vMttOxM+g((N0pJ zSh^G@<{87UNg+X?GeEx=0~AYRV6rW8(y4KjLW04}0M>|o?@NZy{m5oo}^ zD0Bu02$BFr(j`zD;`>Pp$58?ak(_}9hr38R1EnFppR{ot8A!ReGr-E%CV@V=?QA)k zRZ1i5sP>u)QVJvnM2`|^6RvkbIzq1LHDl*#paUeo>wxx_2EDUMYSF~>zJKsy%L>JJ zXS0OJPU?is4$1zh=I0&;HduaFKS-xJF~%^F*Jwt4epE+6lMo>NFhA~0ObqfI86&RX z`@!+8;8c|;m`KQ&B{4C|b7UkF;UObB?o4Rnlti0&y))A7WG(#$g2lQF(Q-pS8Yb~> zWtcjJFE)qJ$yM5zId)PfY;L*2h}pX%&?wcD)WuR8<>J#Ku~`t}2hz3NB&&e{EPBKT zPFP~=4AchMMETl;vqz8t(PND0^lIBXY4C^%w^&r#0W~N)*ygmf16n896k;_t>phhB zlirZV=BAe<7TKNjGT=hJW%7Q~4sxWI?7-@deTokD4EtB_?mXIR@$?(Mh1>EMc z)0^1c5(oqJ<3`4~(=43ehHsF!KOfid$4lwn8Gp5&(7?QQ^R9!dVx2+0+s4F%m+(1f zePS=P&qlJ|P3eqIy|g3=$=#;XV)h_uX<#8OHF!u`BkOgjZ@>J%!TLm61f4Fe8dTR! zCUMze1lO>sE2MP&v%?p>2bIbltz|ocUZTjILozkq@gaI+I-hd zD4Eo)EzY=vKcl&wjv_C605%@O#6KT55|FZu3G2sx zrfvrgVMzWQn;*d6dq5h>>Q~hI9)G-rPACdrvj2R=G2#fR*HGLs zI9!g7t!_h_Fmq*@@UzP(Vmz~)V`~H&**E)5=CtUEfn&uC-dUkcS(PLzdK6!mR_!5; z@lsm00iCic(W7BXD4kx7;`1Jt0F5T~&_o0tXdHG15l%=D&U z*>Zq}WL-58PHx9N!ciqe5UC`iTBQ=E0AhK-cW$I*mV;C&qATuajL7z% zJQGiuL+Z8;mHNk0;k)Q*Zj?}`H}RB^NIkc}C(vvuTKpTh)jTG!jM()jeePXVcqY^b znOy&5=1E-UDHy4}W8q0$tFh|3&$Umj_M}Fto*JhRV8ETvEKZsV)h9+f&Dxt@?81Tg za$QSJK2)D1)#z~xESYALOg+al^`W#CY729c`r@4c#9vI+M}MK$aTU7?N&B}{wuP|f z+NV~>sQKqyu9f-{7|LX%z5$%L>y^bB50&B^;uOS|!BF(1K1!<3vG%?unUY?3-W}Ov z`zQVzG$Y$-9*Ed{hv~N4;o)s@9y(!wJb?}+@0lfoYTRk~q z>dO-+nuv*GjkkZh8_LPjkGE>+S4^Brf)FYuD4He-ZU$r~rkEPJxU#40n5G7rn}|~+ zo%qIECLV8<5@^J?_?Kg`+udeqGJYO4Zri^4u5uU#iwZYB%eHwAaz!Qkiy*}>} zMI+97K+^fV*QXI@^glzm+~@NyQFP+9!L_&MI-gWh3}kYT&$~p?iBAk}j&Nac!1>p7 zo)J!>=)@-mH%GW29{7&KV6QPi*QUiw9G!uQ(Ve2)%Se~|d)`@!?HJGHST?*h(uD-* z^QXo~7ncMmk|qJJFfs#cvArJ0L0uo7QpfzZM&G7TSPB(p132D@$OFf?)&nf>Q}(Bs})_T=X@-%)lB6gMpX5 zfNn1d4EY{AvNHo~Bn&uy*$e3QVt^uPDquE{8CWA>FaRugDHf=iMGR0Roq;+Gx3}g- z7!16c0kMH&_X3KfGf;=(d4ErHL%5)l&$C#-;`z?NfP@T9Nd@!%9x*@(oH9VSrwSyJ zE`b^eTkFMK1t9@?!6^e=-id($2?@+u0&64;242mG)afDyD3T@thKkHUn8sWJ5dX`u zAb*kNo!b*VAt5Yf2G&Rz48Rj!a>Lw>@Gg;b3Dn`Zy|tFWtFb^0E>gjOgmp{TdwXlm z0Asx_WGC4`JN`ZQf>6P$IKa)4T>=9VQb3u3H4+8`uO_AHb)gXsXWQS%UuIy9guwtj z;Uy%@Uu$_M$?k^y>&!sd=2`_{;xz`C07(J^5>EDE=3i`)5fTZ{fQS@!8#p2%Oc_)4 z0(5(8Ede6osTVK-k_0G{@PhuGkb;3V5{3=Dh=j1!KE+)EMff5P(TWbbh1fuKSn%Fnzc9Ap&c+Nhn zV4V|&3SI=FEBpL*2^^77*VAVP)<_r(5Qt8^;HuW3%?5UnbP1H1Vqa3`ofH$ccgW)>;BDM#HN*dL#jgq^qDt z!g-5Ni-sYA7o*{oTb+`CMA8|kjd0%L(-?pYzU&3L*JBq+W1!w8xwg0FDhLK%^#Xm^ zg({FpIs+RnW*b-|VK6{1ICDcaw}=6z$(?~33FqxS?Wk@$IPv?afvztm1~lZ6yex$| z8o~hk>5bn<6?A_wam)=byt+CwF-OGec-7b-|DHFmu6viyhKk3pz~GY?Wq#P-sts~G zS^2t45&|Rzilx~@y?b(PjYn$+UX6?d{v8trRIGPTaJX{1MhFSO9fb*JaX}p%k^n{0 zB~YW{yho=Uiv|PjbRaXN)N^Kb!000>NGzR+8X4zZHzgD4sHQVPD4--Hn#M%Ei*jA` zCk8l0 z!`qSgsm|%{nmI+$iBAk~ih}LrU@-7%MC4VtyWS~|#z4Jma&2#w02FR_M^bVJ07b7$ zJMBp~Jd2L4b>^5QtFx&yQ-|ky!%aK>3TgCWMcBmp7zYxXakbnh8XR>7YC~*q)zW|j zW1nA;mn7YnM=KM za-Fx#G~LtiPG`;pNW=&9t9MPVFE+iLB_ZvLFGs7FD4N*o9h2+HcVf6I8ZSoi42a2| z{Qvl!n2YX6OleqqYi{u*K3rs4cci~{ zPW&wCU{Wu=bD7bjT)i`LZEwwqN7BJidlqKZFCozn`5w0^66nm^P8jFKz?tu>JwgmH z0Ce$B3@?UXlR#=Zv|K-bE9NSZbOt8Iw?@80-q#PQpJY3{{Cl^9BLV_JdNP#N5WKCW z@M_GLSfqv{0`}{-5EwH90TOEl&f>o49RW{Q6D4}{ZV*;q+FBEnZY@pFLRXfGysb($47QNulwI27T8sfN^ z?DRGzW_p3QHN6PijGSY(w9}%>B%w}g3mBPJ;7Lg<8U-UEZnaCOiYkgfU;i{5rnuYe z%JX~bJ=(u;vgkdcafx-VE*k4B2WQp;iAvVBwyO^z>}DXf9M_WXEOlmj@lZ|gm`#mK zw}KX-Lz6ussxA@A#Mg*Qn}}RuOk@iN2pwWzoc+dMX5buA8PvvnVrM|~D1ols8o}E! z$Wq!&V zHE6+RsD1`I2 z=}p12U1kuwLYQL?j}oXIp}kcy&`>)vy;miW`&_R2v`>=&7xT$V=Y1}1)y5Pvdmz1@9>@}$W-oDc z;#&mE#MdbLs;%wLuoXrnicY*XzV=ov`p`Rx&t^_L)66@q+RmCQmbB(r(6J$!xx?{p zE%DxRjLQ)l)Y~F#pmJ8&u<Ra1CmTSCUa8Btp$p;QaqUuqFT&DSKXYDz7dM;B8K+3m=B z$u=u5t>_ghO3OEW;znvAlbzngbK;>nJx0=?H&%MCq9?UbN}XQqJxwYlz3?8X1*X^j z`+ILw(nyu;52{JHFEgO0sF9}Asy*f8`#4lhHUqBrq?Tc^&des8!93rL7!uwQYM7?~ z>Wh&I=$k7Q5HG|kdGBJGc*hiH!(w9Pq-~-UN2GG8flM}f%sR4Y;-PbuH`+r{_9}Xs z-{AcW{+ZqsAX_-!%8u7*?BM=_>RD>eSg3;g0*W2ty^E&yhDNFu4OIc)C^k*5YMG%b z#AK&ed&InlX7IkCoic9Gqbek&POpv~iK0z;CaxJHzt*co>Ve;KciQs7nV`e zJE{b9+X6Y_*0xaY=QFDK!DgA=W9X+Vk0Ex5{Vm}2B#|*Gvp>h##Bx(nswK!Aq#`of z%z;rQ(~O5okm|A&>6~8g;?`9yC3_wGp$Rdh| zN?I+=fGKE|KLT4pk3hP)(Jrz+*)sTaG1d&gUeq8o+TTuGw8qJnHs94z(lUF9R4@Wv zoAidJqdgEKWDhdYg+0(}#WoMig^1Kum31^n(=c6@6S97|I*>gaQB*x;nbsUd!xr#Q z5ma|O7cB{+mz!?9GO+op+PO0EDWo}-EV zi;=~6LA3Tq3J(>6#9bpu&NjW1UH?q6fX$6^hyj7xA zgJz07hXKx96Xndilxq}TwCAk6;fRjc!5cC3f2J+uqj&IFCHq@(ja`2(W{k+w0Md`*d&p4;%2M(248P#MT*7so(00MIjj zVAl$bbC3Yf8YT&}w`z&UBKU}!GX^waN}x@cC(bgx*K3#C}MfjMPG7T&aZyB-V#wM!my(n>QaxEnv5Y-eHILCNq#)n2a`2@hDjqRXkLS ziXJm@S*J&c(1aOaIsj#a3~<8P4jDc)VQFQ<47Fc%1}2UWZ8Rp2z2~WxtK4Id97#JkL^C;On;;mW&^bR8DOah`u3A73Gcu1x<1gC(q#2y3zwE>|S2vZyV| zY!`Eotn7m4E84`XqKXdJ%Py$mm0i$+#riQ3zVXV+%=$UJvMQVPMDUbd5MH}lHkLEJ zb2ObmgzR4QBox}k5nij@ES9(<5$h!V+7b@Mfx+fpg@Xq!D63^oF#B`v{rd94IqzZH{5KaXFsR;o0roHt3Rz zj7tp@WL0UZX{cjZIH=EkG1?Ps(7fh#g_2UWs_Zq7Uw1jby^d< zpMzwj7R=R(ZlhX=6HJ6Zgk1AvCpUiFG?&i$=D=A@=kN-4D|nR|NG)Wt)0=qAIhxXC zvl%d4Ni~#Gr?>qn&+qp`Q>v!X-qt9CYIv+&9>em<3Qc)7U1bHyuCrcy%)IAF9z)e+ zQEfk{14Lr7(PMEkiRz^1h}E94H}+;`Ckb_0wZ}Axl-_B}1I#f_)2%&*MWtOWj8_XF z<9Ya9EtFelz4n+z&rz_tv0HhJ%zz%F#;8uO_L!5tqu6zvEJs9-9wRArdbP(isr>$` znR^WVmSEPtj1yVcN;Sk1vCjD1S)X{!9EY=NlE=stq?!R-SeDBk6AzW58e&ZH7}3() zD4{ktmU%L*IdE1n2J0mY{X-Eh_Zi*y9-?WCxvK+4tPi1>7rtcHLtCYo1Z0!t9Sf2K zGK2>FRM<`zRp~MPp_(4kLV8RJ|4xrtnI=3yMBQWDMY(2xEBb7Q$?o%nOS|uCsp(a= zfgfF>>0RIY*fSIs05X>l^lDwVWd< z)iPS}ZU#~dne6noKV^DzB#j#VJjm_zq?!Ruxi-o4UPn{p9y-I(;G#$i?`l(^YSh@W zPz~E%n1AeZX`op%z(6{mH{}qtV(lRv>9a} zJF4aAF~=S1JB!my3-2t!E^?2%IxxgK=hDSgdrTu$JNuRrs&g)RjLbl4VG*^{t3BrA zdqN=|(5=kC=_yz4I|{qlIs?6@SjtIbG8N!M5eF*U(RN7Q0xy-tl9 zsZvaBNf78&r|5S%0gY0fDxF^K1nr@co_gG=nuHflPeR%3LSpL-)NsA{#t^(gP(AiF z?~|o)(`0L8UbGx#y9nCYzgaH_xHF?Dy7yo#z>3}?*142wVj^^9lb+*jfYrus6;x!0 zvWp{DD5Pb2@la_OZF47bPi}8zyT~z1QtI=Y*!>(FSE@NCILC72UClOhS#Bz=5}e$! zbC>Ko>ze~-QO#jBt0qA!H`cU@7n7Y{?J@14QZ)mTrj?p#$?OKb+MKw=Q=`pM~ zB#)6PNHt`#i)!LAQ}7%-CaWdKGfAk^nt03{I4iZlEG!`&au0qfQ!$3ydMhBy{Tp}5 zt+7sn%W9cpFx3Kfo5y6e&&txcHEX9nV}T30kqOu7mm{6Vco#|iUKncf@| zE8D0R(nF+G6OL?yYF^m}11oJqbLpb0*AR_VEh^#$BVX1Pb4A$(ne6l?ZWIrd^ctM= zU`a}V%5{+M#H1K2;-r-( zTHE`)J;{>d5HdsjF)1EGJg1}(-BHJ5G^n~R6*@?DsN>7!AO;-|IpK$FA^FE~^ zw@8Mm$x^s!vUMIaZ%HaK_ ziKoOvrAqYSj!8P<^dyiC#wD^~0KWoCURGLs>Ijp)g-uK)0(4a zKzDr}^zO8H4x0LrxVk;m#@|FZHOQqsY>A2lnJ|)m!|A05lYRYX>JtReYUHlUOY5XHS0MeP6??@Kx!eAo!-P# z;-QkBCBUhmB6?EIfSf$hlg;2IQ?)Rcl3I9hZsjS=V&o~BM-$Uz*LmKXL{>{r zA(&7lVzASy51^j(C8=lw%gx?GdQ^!d)ah-$lT^|qQkuZgTR6{_cQ#X~z>CKTca_jz z7YR;o5V^~BI@`6U%=?naYEwzFTB%5%QqnV(#DYCm0{QzkN3|%~ zr>8vB7c}=2rP_)onoDDyJFTNNby6kkS}}p$LN&V?NHqhXa1%V!n=aA^01GjV*Wv8+ zHr4D>>hmjON|#DGzfv_Yj}z4}#gxa;XIH8rj)-;EfjaA@$Mp3~$+}ci*PV7#kZQ{9CVYOh(e9vwfzyPk_d?*(%Pc7e%U}>^keU*ECYKsDjmv-3riT3RI1l?DT4{nYSM`Knqg<&7jvm z;yG;iJw%gpl%zV%+H)2yNR@gJ57(f^)$6Vv`tQnfh$&+IxUuu#ZdkJ9dGnI23G9~Y zVR(^x$Yc{0cf>Nic&Ijq@SLN1nt3Gkkf!E1paZunGR-NF8nCsja8u8$5cANdkqB&W z%!*d(A+CsZ&ZUcM;yqJLZtB_CZR!~_r-z#Nq#iQa=}o+6n#|IB8m;k$=AD-2HXs8x zRkB*9AR20k`NapQZ^!!R@hfu=^(9dayt!)yVmje3R_QiPEZikatj?R6u74aXb}+fp zQ^uv`gB1^Mfj(GE=<5nr?K913opcn>=ABvnG&ibW%{iR7#MdWY2cAWH(x9UWL>Lpa zc`-30UM%TnNyJ+1 z0NKsahu+j`x@W-J}di9w^Hkz=DO{ES5PC z=8P+OpXf;qgU7Rop6Shj5NFieCUg7l%2w+dfr*MIFsYwp5g%AxP+};)yBcb|Zf#Gc z8iK_uR<-d@02BKJ;G9=vcXiD%K1B=KzYvN{-sM2`?4{ZM>u;;d9=2Bzo; zbJ+B=F_7)g7$5|Yfl&f1)MWhr;M~|4z zUbHy-PODBsnsL^&DD7jmbnNhcsEbD4Kn1M4fi^%kWu~3Y?I*HM=GY1IZzoY8nkrDp z`=pZrBzQ+qrWX&Lh^6)dr$-RvgeA6^@CR#rnSnVfN-wn+I0Mp3uOdE%&)a;k;*}YQ zw`vI-jWCstL|l{Q?E7T5g+!(mHc`_Gtb>N*pIBMN*}=#i+t@E+2~liGJk&!(!(>Tr zl|QnKCYaV-I_ot|&l`^{jUQ{$54OuFcNCMIUhN3&p;}Z&wFF3|yixS18cC_qxSWY;D3^cV!0FNJ=|QNNP6UzVn20P~9%L=*zU0NZL=q%urJuGqeGgWLK!kGOAEh ze0P!58P1}?C|r{#g%X0PdqDg9y%B2QEc%#Q0JJWj|A=A1- z^rQw#sne^`f6+1&0V@hSs1!$ep|y1(fW^A13}OVY|JA~H)w$0YlszUuqYKGjp3V5le5gfn7o znH!t9o2ssVHuWCbJ=L-|bIgMntLFkR$*qfN;yp23vrg~f@wV(eGy|$dOg4H<%98iA zhiZCZ0ZeLg6**7{a{))u~=+XnL@?zpH>U>TK4YF>f%^ zGM!c1qynj2Di{ET5iF}99-6CwU>R1LQasV4cSuToesvsaQkl|=Ev}enD*(lRM=>b= z+&-gMW!|}`=%MbF1!(d1SE)vG>8#h@(MU~MS6m5ErL0G$Ak_>&!T_9AGX=@m+n9^0 z22SxHbrId#oC({Rhb3^9JTz~bfti|01ZG6Hg}T&uBG!k{%xogFzD`hS*|4(r@gt27 znTOOxCcCKW7&C7xnyPC9o+{3X2hDjv5B8C!InP^-f`?XOU^)=7Xc}|4tt7zXp3f?2 zRuhU?9zruwIBneud0}Y7&!8O^iU9UWA9K7rTgRZxU_JRTAs8>loA| z^fK++v0y)BYWhG9y=ZU#n5P8XtP<#H4xQyX9yL-^mIw7DFOoS(JpF3hlPP((~RCeR;Px&GqYAAbDu>FxP=(B7#QbwDh@jr%#f zT86Ma*^6$ZN-^zh!ehX01uilLsb&Bd8b%h+6i`c=sW9j?398Z&#nOb3=2N{3wOmAr`GiWPq4;CINNiNCFf|m%x@JBnh;)N(riJGt{lA~Eo)7pVP13{WJUf$dM(2&b4R1}34*u9`DP<=O}n2o_1C; z0DTbR_L&a|$aA5Y_#6SNW6q}%pvy}F6iJsriGm-kZKyOrxc+#u@00<$ycifzux?iU zXrC~8je#=^;BlE<4HQX}0MCUcHMFk zBIyj&D7a|i0rdU zF9rq#Wj}T$gV-_QUl{UjgU9UCQ zTRtE21|89Zs9vMT1d9`v*qW1YHz4V8(Xo^5W(2w2DK%kYj2IZ|jL#bC7kxJjcAEs^ zG(>7s+L;hdN}*4>M)zhLrIw=|Db}_P$fCy43M-{i(wqon`VPke$a0Us&Og|N4{QR< zI-25gGZKiYG7vd{^mD+Gh#SaqP?*oO)}RUTyhe){BE3*teWF_`oQY2nw0#AD2s#$K zK767XL640$nE57$Og!GIjbbyzHuD*AO_Ve56Wv(Jw3g@@26zR{>okh;WUCO7$4pm< z$hEdoF$u1*%7R>Cb>4i_j4uo+IwKMq%FtF3D?8#TQEp~$Qt+}_i0IQBbaQ#_)(+W~#N z03mWG-E?Wxusr{OPg8qr0ZvpeGn48E*Jmj#OJk04kxvBl6X%lpot|Vs^&b}A@1I$M z$qY<^Z&3fZ>i-aN3isF#0$LTwzJDI$&;R`GH=q9S|N7mRUw`}EH$Nip>Cxu?@pd?y zigzf*9&h%6JdXiG+i(Br*I&N=_4mK}m;d4u;Ne%_{P>A+IsWt)U;oeVfA{6nAO6+1 z-~H;>-^55;QU2mig0KJQ$8Qd-@jt_dg&zOu>)*t0K0nw%k~um8>wozA@4x=5 zzxm1p!{7ciUhT(_G5UXg`>VhEHU9bX zm*4!&m;P66e*ev4+t3#CSD*gyz{?;0hrjytlVASsyTAGJ?f2h(5~Z(x@>>Yx-+%YF z-~7YRKK&1n{?FeB6JP!GAHV$Fw?F>;$8UZOnjy3Q^yTk@v*G#AKl}98nCkbx{`DXI z^6Ov!_{~>8{kLEJ@YQ#J|Md@_zWd#8;_)9p{n4lPL%;f_|H?Le_?hjcUw;3?r>}m} zUX2&=-sgY&>AUuy|4zTQjr_qMeD%{H^pEj>pYXqU?KfY4`J2XKCRs4ve)ngezWnez z@*KbN?JvQ>@pt}ckO+y1YP|D;ls00Oq~aIie}DbMH(&pMO?L68e+o+f^iMzik4PXPfitNXPSa)N1y)9+s~oyfA0Ss2{jXMl>YhYd?F#(;J^Rw??L6OpM3Yt|M>JDzy9*WxBqbY zv#);o^I!h({cryA`!8RA`35c&M)R{zayL+l97laVxc7OR6^dP)% zKmEHGTDrWohAAkGnZ!zzG^|ODasSgDI0@jN8L6U#>^WS{?-B&-^ z|En?cUqAo1pLMqW>*c?F_0yjnp6q{r)!*Oo_ad^-e<1gl;Sr+u^*@ka{MU-!{`Y6} z26F%T``?OKHMuu2|6We+roVsGlWUeK?fpq}bWyCPS5w@lcS4b~Yf$>tPXcQ`{U3ky z>AyF*!tVap|AK2Y*!lGDFdW+DC=jVV+L`2N$ENl$gcS<>^f%vs_vPE~e)rAhDI^*8 z`L`WSK6NYj`mbSrjfHQ8V087X#orwX5thIG=O^>2 z8UH^O4E(bX#f+MkLUw&ho04A05A=>_QzfIG7$6NF78fli{sr6wiSA$h?ytYJKmTX^ z{~HGW?(Cw>U+U#;$QDFONn3ejK~rP!2;*HH=-a?Ha^9 z7B?my$1XUk9;Ll;?D33^l{^+D?c*4(oO))SanT@l8`5(a%Q67Z&-k>>@%J$H5&d3i z>>1ZN9>+dDu+B`+eLUXZW5;NC4r8$ga2$KQKQ3{?JdM4@)=nC`#2(0D>@Akku_zzL zE|<61pG;$yxZ3eB_8C0ivivZ1&H9MvlI-8!pVyBhgSU5-B%@q*pn)+IBQh`V@7K7C z?f4w#@gB?jJQiJp$1zZN#GW>fTuEcks5<5`w~fc=xCCK*4&Qe2 zu}hq^OV3?m>m!Z5Cp-nukE`qaam)6M=WYp~44~|wV?5a69)PB-Y{-smpH^b(nar8@+15nG7fw0 z8ao2%-CG=wOJn!gP|9ODMuEm7V;IKT_J4Z!nK1{?J+rM{q23&~F!mN@;_>$`mmH_@ z9JXNWIfQu|L+WH>78me)_t?=%bnh7>@LanCBt2)b5zjrNay~v6n;|~ta(;hvIlo)Z zbw#q0aV^H&p5L!-&+oU`?M?jMQ=SNWM8l}_-0o6N@3wMw8hfVv8NU}+l5VGv? z2_1VEIibn#k=IO^?*m|BzlWudjagodcd<2V&)wbr9(T9D2L|ok505jCXU>tXpK8J7?GI5{-p7R!CarSSdi~P^z_l6>hJ$EyoL4_i(-#`P! zIeXXE#CYz*?C-<;yL`C)K}9CNerjmc+dGgb&kgyXzk6|?c}G%c?_%j~V>sMwV>jpd9YNHd zYoB#XJUjlO!shnpb+{{#*VbULXj?O3EU(4!?j_ZC@zfPU$UGzeGnpd)%eae`hOIx| zkpGz~1yyI5pr{%$ywX=8AHAG3Ad+wGF;G??srt~+Av>O9}@)nKD> z%e6VYn``xuGx9%^A6_-tBmXlSvU)at5BZ`W zz#H;ElRff3(>ZE_CO_nV&NG6y(e?H38&V6CAM!twAM!twJ@P-}`H^e-kPFIJCIjSu zCVN1;`3zD$fA>-FjASa$7x|yb04`(lL;h#-L;mOQUYuv-ejtM3lh8RZx8pooyF;hL%sF{Abt{CBck|NE6MTFBh)?TrLQr zS#MZc`S0Nbt3CHHtOF}nYX)LlJrQG8PedAPYmLkMo6Gqfv&+0-)79(``?_W?@7L%R z9&$MBwAoq%6-KMuV$9YW5VPfGNWBZ5pO%{;i?y`|#^PSTkv~LllRaG8eDG@fweghY zW*D=z29^eSKML>OZLM*+KHO(eQgEITENmW6TWefy?KsCcUo1_{{;+jtICQ%>&)63C zcd<0fyxgvCe-MFT&J9H}d-q}cGswm*H^Z3Q-|gx4hm_0YhZ2;@@BZdI-?0eG{N3N( z{!q#_`Q3{caJPLh6c6qN&+W58quu}!Cck^T8ZSMEUDwPrO6&G6OwD-4S62Pqi`ySg zaG3nCCu~0RDDV%dt?B%6x7-Ypcl&#^Ca`h74{U1Me4ifAale!CjIBkJ0hSsz4{W~~ z{-KT3fA8w?9DNV|E{rYnjAJ(@myd_lhEb8WwFV-TH~ zayie)|NLFYKb&*3SoV(mFXP5Lw$My|$p6e&~ME0EH z-#hX@!xAieOdoOR(|+&fSb|Vtb3^{;ygV#6zGI8o-^F4)(?$Mgyr48^Hi`Vt=7!Mi zzvufO81Z=&^*@{*vikEoAkpS=^Zk$aqW*_5t3SWvxS7ch^*_T?)c?S^DqYUCtjU$Yzxz-K{Q#9VN>NVQE&gj6;xS2dMvL{*awoyu^y#^0hcLmVYk}YGu9Q zkdnnqSb#sQ;NWiGKx$z!Mg7m;y%#)t?dysXMfL?)pW!LS4C~OUU~vWoMdumCK9fC) zX=Yc*|FYeqpkqFWZA9}KEcl&g?Ehx}KvXrXLl=Qz)3rGN*DgcI`o+S+crMQWA(MCe z1N@oni}Qci;{4yWIRA%J!-l6gMeFwW?rT4QtmSJ+!z?yNY0h{q&i}!3-Tt6Bv)$tS zA1WS>CB^waRE8Z(u>YHJGE&DJqcG<7hcIJ)g!6y)F3$g%JtO}!dq)0ezlZaG{(JAX zF1uoj&)>!U6WRVy0`T9v+u4BFD)-;}aGyc_&*%2EH8wt^Zu!BrsQ+Qia=l2=O;&f` z1B#=Z=D(=_nGK=-XLCdS&*Xw5f&Q+afxM#r=kKCBBg-E3Kl26D{|vKH|MPeK3?wSt zwl+Z3$9)j>Ka(Hoe`Xsz-7yT? z&Spb^A*XS7`8~bndyVEG;{~0DHiixAGzP>myTX{+)$Q|}VLO(|h7o{HlMBX7E~s*u z&f)on#n=rnx!{zv$pvEt&%W-#HjdR*0PU8KW6W|3904~QLg%a1^{|6$7;(eFDw919 zBxSuJ`?K8k76)ar-q5<~zvpM(5uyxp;@Gj_3C z?`yvsN*Vs{&FvY>eVfPK_x)}-5@^1KaOpgI-TM~T&E<)cyj zGRql9Q%v?B(55|y#et3GyCQIE7+ZY)E|Nlf7n`Yh4DF$&a~u`2ckxjx;~7UP{ax%j z7!7QS*qE<-fPRi8SgJYCzU~2Pxc%XXzsV2%zu9NvZpbV@oIWs~(UoQE9*mjKU@2+# zhmHpG8EiRNt_K)0o-t-|=8mSRY=5{(!0ZnhwfPLjEY6_X6TR zZ0wr+uyN{ik%S~XK)J;I5=ZF$InRObFg24imfabf?zlz6 z@A}>+Rx_5DU@Oq}5iw@9C8P|NXJchxdG;OopUD|pET-S<)Aq~a2%5c%{Lf@{^V|p9 zmsWSYBmeVvz3v^iG?|XD95k7tE!y;f1i|#-cfwq8dxYZ^AlBXmcpByabSzfD(M_gs z27lLU0O(@2+#8)ORs)Emex?sxhhj3lqp2bL(fz~Lrbr!ay?~!{8^^H%)5pX2{jd{b z`+j#^;AAqzH65l)EL}{dDB=0Le&!SDuI0+;3UnLCHD0CC%UtINTc7@{`HjfWK^K}34J+C{Kzdnzr<2aUxrgI#Xw0RWu zKb*w&JOcGU|Glf*AL@T5mnSl!Y|ps($mD|hpUDMNGyOij?+G207UQuLvO3q}v!8hn zm&r7+8)f!~F~h3|$_#mKD7Ra#64x?04flPtYMCx$`IcpcH?1xTH@9{71EsGlQ;b;* z#R|;!)v!fixdk#6%ZE_Gv$K8}Ge5$T)Aajzdl)7Hn#@-*X87_bdOaRE>z88+wlxgf zvD0R`MYO+V+`wr}^Hr?W%(rlA-D>)PQ^Ny{S*;XZpSE_!E|_5$G9<&CxSqjy#&$*a zK`i6Ve;>&8%rrS~CAQ9cT>X3}!m6D~#hBYEO0T9% zgd>{=;5o;D2MWRFGg!Wv>`|a}8mM??9pU~zr{VkiNDm4cAFf}d&qf0ad82_8)8-M2 z$;=*6I)y11~8Wunp<+df$IuvodT${oCYf^Tc=>D zYdHH*pmJ^N6l6KJPATq9MuO@4R`?8{ty4h3@&hc--G*=|&~%Oy zL^(ge{m)h##?c7Rh-IZbq~9bhIA& zb9Qg-6-U&qW`r@zW3iRxI>&yk^XI(^@O+;K>UG8+HbCt6P_Ogn{GLi2tFn3>##|p! zRL#DMdY#ktwM&$43?uG{7WRAIpNHK`p9j+7oOhzi?=(QxXvD%X)5Rjp=7t50;R{O5 zd3}VFWsVz2WSu`hr+^cwjvGi;oIkHqLsE`S2uQ|X(VL5#Ky2NJF{^Ljw5ZPmM(#AQ z%aUaZg_umS4eMiQ*tK`PHvJg}HT7TIG?q;@_0_ZdvsLdHKPk>$K1+_V|gQwp| zft!_VZI4vcaTiDJ{rB9@QL!{X$C&v!x;d>@fD^7JdyJV+L!?$i!4XKqSftNZLwRCv zHp>}fW<#)MTQ_1S#?Bc%QGW5?^ZI18<7D~43@q+rr`O^>Qhtlc7;~9oZ#HA+v&iev z25$a~G0TVIx}fYI(74syaIC;;0AbDX0_+rZwe@q)csn=kfe{W+ZE zN&XRSPyU?W%Lx~>91gee8NNUQuFGgF&vdajYjiO+lNHY9W#7jRxXT4+^ZYrSd^Nh> zlL;uX+!iNI?c651?p*foekVCrbcR>BHo))-r+6$5qQdQdgoYQBA5xl(b$~xx&tO?= z>i~Sg!)jj`v)l(atUA6Rb22&O2$0DcqR%lD*W|km-TYiGAlq#S_pq34;J{{Y zat2(*U^QBtAaz;cFqr?IuVLe8k3Z*YSZo3LJRo|T2M%!9?-hNx$fSH8*l73P!$x+t zdu&7ab11smbH0X+(CE+k8up3JCwne7Z88mPiuiNBhQ$e2p9hNEhG8fo8dzqw zHeRsVYh%6-i<737C*syEj|(W6*zaK<*689p965hMmT0wMYz4Xx#s_>d&j?5UdstZ5 zbAI;n`GJJjp7XOuxMk6C97&DoG7^ORdkCy1gW}E=oMv?#2YA}taOa-!45v06!dAII zhvKmD=l6{~(R1t1S-(}ZVdTC_j9K3a#w@puu{;lq;j*xiKaAP;XE0{>4P(r{HxXlb z9vCy7V+@rBqig;4Kz8f5k1?MI(tG5GjY3F_CbuGQBX zSJ1GtWigg>LL79q{xXc&+680w%{7dnaGUu<4rlzKebApP{2WaP{#@bb*uqFL3cOe^ zEyk>;5T^^wEbY@a>GT<2I0+VA;YD%g$3rbFfhTLdZY<2e+=?K!JS<2k!W7-JBiy=!*};kid% zGhxi`5y6;!Lk1R(gHV~q2M&$RuyA;ZG|x$V9Ruo*JVG)cCFz-e1^@RvmPSQu=^u0 zhSS(a*S;Ts=j;r9j9L7}jzd1%gGNTr>#)U~*UoqjAKl2jTrPS47th%_T8z2xBa6s2 zJUnOTXfbAeq!_~j*m$wKqwyRTaQ2+ls&HD~z8`=wt5ro;Wj^;GV-~w%29|@M3X<$f#*?v66>^wDE^|2by{(%xojulwd+S(6W2`*<`d68p0c6D>j zEv^V~y`em5K8^N4=g;an_&w_-!x#?g+uRV8^B4|`o4ufhXSVA#JXCV6hKDf#g3+)V z9-g!N6rwVm&m3dS?vcY7m@yjm4H-O#LYF;fXKQiog54jBF<;wb%<^#@<91!*(22)=v^wMYt}ptTmmZbZs)gMyEaJy%e~5!tRfaF^_}D|IF^6MI1!_ z=g(m(Sx3nKOjh1Y0bUCHL;mN#XM6N`_i3>aZIyZN38zr3j}&8ee@>iMG1+6x;!LC) z*|$(JvN#i;bMWUp|HHR5EY2W9xBL$~4z}jRcQb5#jxqCnME%@YdouwRIV8AhvoA#;h(C*R^E-jkMG0+Wlde2QE!Yz7_2s8SfFv+$NF#`E#E8T(D*1 z&w1_xvDi8asd7F8goMz(pBH0R^FYgr+ax~OnRE0D_G>d9U@Y(Lpn8RhNtPAbe=`n2 zl@{NS-se3k{GRm|V9a`IFlOJ6!kB$O4`T?_#-GQ1tjgRbvD`8nLiOKl11n|IB{B(r z4#t~#L9Nf9vz{6hv$3IU@8U)e8^cDYjad(QTt8&-2ySHSGMtjmd;Yk)l%+}!gW|O!#&!59aVwM%|&GYB%?o!HLLPAS33 z#tTv;;~9sjj4lo-8GkqqVz!3EGiH-GoMJYF0~}^+NYVW{bg<@mpp;><_w#yKTs|$9 zVa0CvhcUxHd^f}J567FVmW%7iESAL;Wm$e$AsTK(_|5XerwnZEhnq_B{yrKq?GAB_ z+1>dVvtC+s#91$GT%l%i#+cP!adV)>8CZeK8AX(AYw=00Y-_lI-SSwpb6T9iO-+`^ zV#mRJ24gOJ?CWNm#12(H^NvV{i(-QG5~UzJ!4zLpR+rJ@OySf9b@+W zJdAk^z*s(eiRU~AMm555!~1K|O=5S6V$9FAU?<=08NC^18`!e87~prQfQFxOh$|#b zrnvmX`~%A)r)&4Af(A}xX1zhA_Iq)mf<1==&^G4vKU{HXYcRN~?WctMnqQ)nYqG*| z27k`Z@S)Odz4bBX_KY)pX7_%V3Y@Zt0cg-O{{Zaz@A>{OTEtwJDAAgKVE@;2?sus~ z=epHOk#TwaMg7m@hy7oZGwOf#+!G%?$U4Wtb$`z8(S+y266{?+>w+Cpk29$MnVivc zYjQ^Y&!0orp3${l1@PxNFm8ObID->PmILE-qS-i3qjYG~su=Qk^9mmJ> z-081J5VQHlM_KdS zP^iiFj88I{J>y#%ZW~yjXWT$Hgy9B`pjn+iQkCo<*uJ!Qj*^z`X=2P`0B(q~Tn}Fg zu-J$laF;W-Nivq;WR%4KAgASeNUto{ixvt0J^PNt4Li}cXM>ZMmWRcsFHDy(BBKE% znSL=5e-|3bc7VI|{5kuEDsCV~fymzVS`a?X;Xa7vmecTa0I1Mf?K;>qTSMAzzKT`0 z*)uW@;~D$E#!IpPi%O~EDfWL&_Q?PI_v~IFQ1vrF*k*S;E%tw-9BVSb{;&BF_J4DZ zgq>c;Q|$km{QNGx8@f3?2B0_B^{P%qS11&#}vFOdUx#4)7%_A6=XAXW5XV__E{cs$$IZKb$_b8UWnLYJC`UjE##DvRrWf z&v=doetQlDcOSFd3?+T{8SMX>Z(;w}bcFoRpR>E<(M4t7PsW(n0I-yFpNYo6JP&L+ zm<*y}&7Sib0Im&iKga&B$qy}9CO^MR5A*OE0LCl_!IIeG0-6C#&Nwh{aUl-TXJ5bx zFUvvVaCf%*I6R%@huuMo@ffrCiz7RhgJ2nN`6(>T@H7raX8FY-!z^d4Qmn3w!(|rB z5GpLrV9c;74l|jou+^4r0~IpM88BwG>o^eN^RRnZaJU$Tn(PnOXFh{5t6j$?bM`H4 zu(~dh|7E*JmEZ6bW46}7W|m4AO9+bbfV(saseRN+~8a`w=mQ!KPcUw z^SBSDE$)LE+sDC4F!wFAcsgA_^MqSYih1~%ryEMm_IoJ3+C1VS^*mqn>-uvzlwi*l zc#m-I&lPwNv-jt4_|0hG)*2hL9&Je3dbDHA=Yd?$eh;~x*)DQD!yJ4!!>|}(+H4%P zKL0%=!Fe9Y_53+})Xbi(Pd3SdTWwuyK`t54Aq?LG1PVb2yx0@7lMLK?4YF z&*6&%KIZWfX{sJ5l<#IwrbKtX7XP%Pry?8F_BeHkRiGc(I%xW0rHp zH!}S9a8XgR4P5hXH8*Tm_&iX$vEM^pXTMjR>w`u5Jc@IDfJvVR&h>p58NTU^B!koh#m472aWxjtOa zYM71HzMbpCO-&Yi5PGaOhcVkfM>)ds4SXZRVoz*anVgGreQ|xP$qJjACezp;%yPzZ zF#9xix2y(=6Q72sI707oL0)I}0+Y0Pppb6-MX@>aSDfnuGTGVyW0pI@nk{#XYdSJ! zqwHfjHMRn69~NVl*Wo4$+qXhh)OCqPY{vHZMn=YVWLK^?ENDz`I630)BGJzBL$%6e zk7Unz@xC^Ag4HN+-LRd7MFrI5jOBva0l?jO22h$EKpn;(oYm$52l01(PZQtBusR5? zNG@pj*+z7DTFk@gKlgLA0h#S$No>A_OZ!bn*fub^0Cr6VXt6Upz_A;rVc&!1oa?i>#YLpq#&NFCpTn1e?KwZs zfScAVS4Kyx)zL9l%)|GxPziTg;nFyhDUSb{f8a7RlNGN0$oVN&obJCkMrJmIV+Bsb z?%jfy+c%Lgh7YY|`QdwLP6IdR*>fKA&>>+l56d3Qi-Ed^#Tc`^80B$W3&FK)Ere4U zreEw-ntm~6`h^u3KI3~Bre7@8Ous1An|?87`VH65`o&Iy={Ju4X4&J^wdogQR*S?H z0fx`$)H3~Id1?BMPxWN|V$3iCSA@ELiyjUfS9bj(*E1Surm*=U*UR=CpN-7E6-#21 zDGr)vd&c)LT)((Bza4$wr7YcjqRP_+I`C-FlI3xyBaPl945)}7i9)pTSe)?pR+p#vB7M2reh3=Y?diD zfK9(}ebX<}KYz}?{RkSEvC*(^-{Lv%+d&D%);$kw9GFcauQS_4@!FsBo@Lx3VzCUn z3l{g$rfKyOoJO*mCC02?g0he8yWnQdzK&aI)BddI@}at>n(H-T3#3J zre+7o>&&hY%KSM$r+_ra)}hhTV0M6jZgz!$Y0n|h*mD4Kf6nfkgXAxc+2NR3rbWL7 zQZuW=;q<+&8!=|N9#%89uLdiy9$D<-*!lz8y0&hNtzN@FqzpMXi|d-rUT|@|*$XaV z_vbv9$4wiKe;;<=Tzv7xYBD&AXf>HQo@jQ3(zV$Yj&Im=*w*mp{ERw8>bU@pL7BZ2 zce7we$?>nan+03y9;f{-Wt3yFF`jJ=X}j59aW*f^AU}tU!S=;*3e@&%Q8~0+9%HuV zjANkLu26w8{KK-s_6Xq7meXL&@(q}-EAzf|C^ZzhDHw9ok+r33^}~SvrAS&L1&a;3;k zsmaj4A`(2S>L#=1>~*~J0!x=}6i(wmLg%H4g)vRP5X@X%PEG&Ze-w{T80{%Z}U zqB5|DmGX!VQ3i)Jwr~*e<>80zwZTJU)7U!;tAdB7eMn<7#DP~Cu$CuZn&!%8^}|3m z%j|;=5lk8zOJTkg(dFHRg26+}fJQb8CJ#+W2VW9`d4r+2NXy+s6qH3?w*hkJqnCn?(j&LneK-Oo>$)#bi=GY)>F6Y*9=G^A$ zl~0#*3r-gD3GQCe^j&iy(T>wTdF|T3$;xSQ2DxH(TwW{QLRLL!Y%utArcL;C90k8_ z{V>o|3T@;qT)5+&LH#gzZ(R|zsfrTdP%ibyKh)W?=0KY=(Sk!^kpHO9+2Tean&4@X ze%J*b{V*;f+OsddZtt?nS@5^(hv8a`Ik|Arr5jg5a^HCwI{u@=DXgWEqx)v6WD8#i z1`o}8iX4{N`|%I!2&YCp{$U;Asw_fJ9CO%HX@CvTn2ZZ9~N3txP{}C>Fta#)lTIjl4}c+Zti01t|C1rJhT9Y=rmDx^GU zU1dp}FDkp|QY$s+X@M<_E3LzEJ@lQgD{`EE=PUOQ9#l&Ye0k(jWVS#K3x*t4)c|yo zYXJ&fYdY}dkxP*TEX~eI;Cvb3_gpewuMBcw@Q$;dOxhN5SXn^GVMWGc%ZTk`BMXKc z7RN&l%bkZUquv+tw^NFDzlm4iLCTuriuC1MbBGdEJgegC!0`k{?jxa#`|Vg*O9BFG ziHSPy!QX0j1nwU3+`UC~9B2MuQl~Vw_&WC1CAl|yBV?LeIjrzH;_EK6YR@Vdvi!kT z76?X9$6#f){d)$%h%*XCoYBFShX%vv8jLujVD!Vt3qg#{!B%EHZ^gd1U^xA3r zSkZaRmr+63${T%~vdcJnI%cKmRCip-;o!j~Uo)>mkxjH6a|4kiv=(#rlfpDVaqES=+sC+r{82tC-^uY#eo z2YcN4VaKkoR0Y;j5H4#jpcR}f49anjJ1;)1G2U|HO7I}w=Lw9LD>Y)UqCRQ+dpd4&v{*1tnJI}Dfx#Y6u{7&KD zHCqp_e|$-=QtH@mDa-zYc$(%Twjvn5r(ooR{Z6D=d&I$z4+=L!ma1ah>ZW~*?h>qm z3Ue;OxZkqR;T4(9*5=WC_#uMfhd3DbnvYOF6S#hDz5VE7?|;fFZb>c7G8Lj;r7MPXO}Z5)1x zgCX-5lDf8_#^HykusU(l!HAPS7&=`~75%p;l(hx*EwL5Bh#fo_vT`aNJh>P6_(u^E zi@Sx|uWnWKCf{4+WqC^O0Qi0$NdJ+~m3LX<4z#H>2k5=Iucd=Uigq96zWNVpUG;6A zY`(?knxIVV;K4lmf|EJZe6FnJf@b%>`CNJD`CM1d$&dlTe+`(i=X|{5v3dEzBcZ0=apvR&a=&dL)A2KT)^2|JuR@cbi2I$%Ag_J zURb^Jx!!u7$Yp_V%E458GT-*^wEpe+B<2oR$6BzoImC>Ka_?y7!xHjyIES&VOXo zTHGiNoHMP>8D}2~@sCsk&c5U{-d3U%bnTL+b}iZF9G794arCOq+8L@cuB<&_=-7n~ zqk}~fH@5a}&9lmN$J(+eKH8>cu zROJuQv2)qrSF0i=a#IytPlz^iO?;8o^v@Ze#aD+EY>c~12`gSO^;Ma9gxGPQUM z*Q;Xjsw!0QvO>y{(K~^S<0;yr!lwKeA9Lf#bqj`%IT*Qa!BRH(M-hd<^f4C(58XI3 z&Ei#&Lh$`y$i-!Z;8)9%0pHI{hdf@Td;Ds_@T+AF!>@KFbQiC#tlHv1k~cbWF!a@H z$pF42oH-wHa~WFXZ^7ViRs2EDF5O_`c$zOodG9iU1zu&F0}pyM;6X^qxGvLi^kUB$ zn((-5u`fmAs7V=&nv}tEk1-!H!i_7)hH>;HY#h062ZM*!mty0o3)D5PptKI?Un1+q z@$@aZZU@80m_-X6F>fvULfiv+GMKa}GYGhmZH_xiq~^}E%{lII=c!=);|dDyeU#qg zIBgX5rNB>DYvbb^R}W*g`65H3g$S*TLLJ<^$GuN$GnAg}FJ7_}KnId~7h{V}lVN z8;tnaVCw9_+{Yyg?wU)yV;?24IZhjV?f~(sL?!2=K3CWJg#1@F4)R|xWSSFI z_WkyHkp=Rk`W6zBxT8#XoL|hF^D9-5^E*Z}wD`Kr@^47l}&-3wmj%*9z)OSx)<(! zWOn2}Dn$bhWs-&-6l&nODj)HW2dyg=9=eg32(D$D11F0_;U9U&piNoW{8k_HSG7tw zmx}%Q4|Vn|T91FwTe0j4a=8yCjVNu5eN?N2eRRy=cxF-dQQ;%@QDGtfL4D;Cx=M`R zyR24;{~)jTN-v5-g-^N`eav}8;kJ4CNAN7?p zc<5uU@*VpKhHR0$f_)SX0)OlEvX4|^?jsocD9e?76t2vDM2fkOTqloxXs5Xn@q5mt zwYiUcu8vb@FXGdEJmTi!WbPxM>)u<{C*4P)h2xZI3io;J!*`x_$ot4P$9^9^*9!}G zobNmrmHWsx$3C*nIiK&m*WrDfGhyE4HIa5c-+3(AeWa2wUq(yjyJoff-wbSy^POkT zaUa>{oX>Y&g%96HwT1ofIkI^prxu&{Hx&p{HD9GXL?o^Kx2O-bnO8 zPbs<%nI;%|N-j-gnkodKrxd=1Ompd`tR++0%C@!mLQlD-Ae`UBHkSy8o)QfCpi>ct zvdw`TseUUTG~MREWewB!lm>xMGfOEtM3fkPIxjK0ZZOX(35zprH7iTCUHk@71N;WT z(1oh>f?c3;eaNw;lX&Olw6eZbCf0X_FZZ1%VmgjI=Bn$F$9yns$aN0EZ<@60ePo*h zC(CJded;cGImIjM2$x(-ZOveLsrC$V2dwVW&L00T=ci~dcqZbK%K>lNO|T zmo%{VR>%qOya*uPd1MlLbphJ@K5}(<_OaE)s{&uKp`=bjV}lW=a6y{OdkQkdMs@*( zj?)iO@Edd}769KbLIl2l0Zz;JyK!Ws3%qe$M0W9@6fDm4A=h2c2=4qL*H!Hh9-p&U z98Yy&eaUtHgI-{HnbK5tALlRwMlI#OrIvEAf?fF5e2Cbu?=k~9xE8tMZDqJ!I-cb1 zUAA4`OolktS1cW8RVO04vQHK==}Sa{y%qVznyo<>;$|`4voCap zy&X4WoH}gMuJphfbp2NwZIOANRk3vZ*BW&F*0|v;$mo8-+(-Ek;8h`k{#PBgjDBp* ziMEe@(D$`9tHTz(K|Dj|PWO=sl=YQb%09}6aGW}9DJ$-yd5J z1}z;5hMt@^6gr-I#GTh40y=)C@I8ZI(DAZ*q2oPE{3N9=A*&Q=imVb0Kgp?YORv%z z@zEEhPpoMc1?gs5N;Vg78~ie~9HD!O#N=bryHK%H>CqapZ$bb#q)z8HR3L ze+b9vf4lw=j?-3k{UIEuK6B+17?;nL^(BHhPJN~lTka#DtMlar-!sS^omj%r}5N>cWnXOss2Y5>eWs#U^%GblRl@y;`Jv5(UH*+*64 zmj`6_@qJXQg!y8jtS^O?^*wy9S%%St>RNzIST-W|uxn8dZBK?{Z%JaV@A1wP^&Izj z=Z}1dGHSe!!u3`zxzy5?H?Gwx`*`F-WL_i2HSI$l^~i^)7lbsivK8D>CQHsB7QmVl z|JYmk5G&IZeUF}3e+Xo$3*qAouGsj#^NMskt|HisQ(rBr06S8Y4xK3&u^K;_ufY39 zK15-M=uBnIlMnIp$cG3qLQYL;0Pn46ALQ|1*vzj##NxrDKg4x>LH@gtPxnTB(Y~#k=-}1$hgdq9 z)dzYS4BhlnzB#L6>GqDUKZN6`HF+)dc)x`>U~9hq5Q`fs>I{T?$i!WtM!uPA} z1>ess58n@lu3Km=wyMH1(5-r@(1T#){6t=$2bC@tU;eZ1U>R}Z%OwIW9wgU+2dQP? zOL84|SxN|Z9vW~*kwnhE5bJ%bX`$%OW$I&F3dY;dC4wEP5N6Ll^^!9v*pxR|>n_LT zRNwPURpb2f!*VVKzj1!~VI8Mzn}-=0B$zm!AJ#QfXEyVJ{+a6;!CEpiu;%P_jx!(Z zdPaZ;+3S`kU(X1~nfn@Lhc5)f#+Zl7cbTlmx#Upc&Xe^VS9OfN^GAGLA@A6NE?f$H zDGCUDDQwvPYO}1oh3_ru&fCh!!`piJW^?-?i-tkiCogoLeOPa}ztZJi$=(vqIKKoP?za*F>?7t4KF8p|`xuDhBD{+m+3?s$4P)5v!-iMS2=B5> zXCDt6Uezt+=jFq?KI&{2jY*yDVAR>Z4s)JM@*n4Nh2HmElK(iDR50#0(>izg$cHWK zQ(E`PhfM;;cN~nnEOVH<%#97LtB(ZoU#Td(%TAuNztF}#gG6umVAp|eRXIWUU@+)k z=2(0zS@ocQSpe{F<=x`!gQ52nj){LO?GoM?3L$4_8Yb4@%I7SeCcSv}m11z5wO;Bi z0iP)i2tHE?De_+`4tyrGNB#>2j+c=Mj%W7f?HA%e?oBX!1lLk|-$&7e=s5M3fR0!3 z!gJ29x4fsw&*zju0mk(ZQiyPu%6hUt2kSWcgs;WgbW8GpD9-boABOr8t=hh52$8L0=xW zzBFg_vcje0M>St|KI76#gM{y22tBx#t1xJ1RDh z^NTp~W*#-|sxGR06#}~E2j8y@vuhy^ITtRmYQd-xaInRVVCcWWs+92WeFQ6`6BzY7 z8%J(cFz8>fyk5*ltXkue<{3v%soc|5qTg|`fVrb{Z7;3`tJ)CXLjM{^yh)^XGa$pSzw?O6r(od+Y=C>Ze@2U{647=5*ZkwYGg9P(gAIqdmW0D&_t zJQm!|{s+D!|A8;r{~QMoC@cdW@CnsmEy;hZIs2dE-~r7C4+sViIGFD;`42ou{sRvp zLyXJ*$GIf`aW2V!j)MnuY4Cu9Ee{Ar&)8ttzJif|6b#$f!B$@lM!a5<4>ccyQS`Ti>GbFab>$PE<+};qWys7Oa+#QLD~gj@Uhe9GIMQDidcF3*~)Oo`L_KV`%@8lf`kw>h^eR zHp92n1#2Akzk{s~7K}W!VC10%BM$O+M1<*!FYp}F+>JQ+FiTZg=oTO>Q%9Jv&P8-@}5JpLk;Bi(tD8GOWPJV zVkz8t`5K%{E(h?r;!oi76<6B(OR0s&VQ5cWoN_b&DdKqL@p*CbNc|etCSKn_O zHFeHP<2e`Wx3XDYoVDHbEp_b+t)=EbF!g{-ndj___2Z5T?QtCOFZ~1mN3hy5?3tEG z>OU&B!8mG3H6Q(o3Z_ZR-fvUE_{VjZV4QkDVaUi$!Pa)&f2o@nOg`9OrO!PD*FvAJ z2I2n=M*hNest{j}0`7kE|MHIV|AP0qXLuj_fBUcUUoiPh{$J>B{$J>G{$JOJ|D*pt zctF8c(1YYZ=DQ%EJ(uJ^$35PD@*n%C{1xY%{O5c*`1vnAEed6)USu$B0Kt%1({Rx9 zvV2KnBPFcwA^&AD!Uj;rqcTHI0&pl*jk8Mr5t1mIZLord`m>W1dkAjUsf2ebdU z34u`yy>F?79*kP(2ZPV_vfyQLT4cS%PH0oEXy{+C^-uTTyhXc@#Fu?#|I+yA?Q}5g78fece-j;{yY??@K612!(a$Rwc@Dv-ITb7f+%w2*!Q0B$>$svi z=G#Kv;g?lcL6#4OEMM;n=y<&^u$LSQUEIj5f~*pZH(2=9#(7+11@_`|)2&=m{)ZAD_54P&&9?bW#}Wm{W@VI^GAg? zezFu){rgGi$S=XLxfSN-K2BI!yh^TPA2CtKY1>Rvb{|J5`N!kV?*TKe!jcOMvG)Du zu0;>ca*d5P7<$03{JQ>wKJ%se65A6@drr~vyy;-P>3$2%zTOw$WcBry#$N9W$5CG| zt3`zo_x!A{*SIERoIcGe?Rw7nb^Z2%_pwXv*SwCiw4k5ofy4${6(#6tFwZ5wF6%3< zk9VG5m-Q9b2W}YGm*QevOVtmM9gCnxb_|B>n7V*WofL*2HuOWLF4YMC;H8y=Ll3`h zT;DUj>aL3$m0RNcYH!8)#R42xwj1+NH@U;3ZgL3{)J+biP3u=$@#@{dqe9l$mxAgMMz^H5+8G8JKnBKls zw#^bQj>pP4ms($NE`_pl_PKUA`;rS7SMWYKRM5NQ$Ym_hKz-)=VX(def}M|8_U2Qz zO>&gx>N92NAlqiSL4K~}o^LvPo&PO7kN+C8m`C`r59&&GcsU(*zOG|= zS*2sVk61GImR#q2VHW?WBD^r)U~=8^g){?nrlO$4t4dh8K58mfF{A*PT}#D3!TT$k z$vEngG+#;tcWbZ?J+W&Sz|1Y7eqc-ZF7FR|j`q;RSFv@&Zm~Dh1aHn{z(x z7WY)SqY|T?PyMZ|cX2lvj`<>g;BL=@JBl@eyCnuX--EU%!#SU}s`^}@p9d3nli{3? znp0O^3Y%LnD~G29L-wiaAU5f93oWk2df+K}I>6oQ zeZd_i!!h4EfQJqhdIauP{S=;Zy)VFxOgu{uGI@Zzxwnv2Vxiz}eJ+R}y51Myntf?= zUK)E@2o?VG%HWE-_N8q;>dpi+-t2l`u)fs1rGIs)7I(|J<&IK{!QF>#E?1zqo07wP zr3^4%!uQgb>wN)kq^5A^9f9*vAGmBpa?XNfhF|=PA%VL!G2%=kl&miT!+bqp=Ie@> zFT?_OYewQY{f%iU@c2A2$fuWv!8sR_;6ADpv*%LiD(4*gV7@{dnXe-3%vV8k&ZYV) z?6(j(=hMermJK$5L{@afBC&mgSI~F&`}+@ac39ne$>3g#Qk4#$~hhl56BhvUw#h}y2D{95MA4hL?e8gS>iKb$W`kAKi}JO-5l z!Z`XqG*0_-Aq3)XY30smPGMCWvCF68h`X7zIMXZIuxq|z2f*lAmk<^~V4SwsOyJ5R~s z9VNqY=Ly=}WoglzUoxEYnJ=E0gM1bB^F9i-=RV4jfW}71Szo_peGwSuD~!?kj1ex) zLA>fhobN%~`*?Zdl}!OpuX^h6#-d8)QI8zi`ds)va@#XsW&!T#BDMCv`BFL4a%7$F zLEGy=>wMHl>XB0)DOi;jSxc3p7FIe5>+8vYySb;CFBuNp$hE^ALMncmh{8= z=&{~7^8%A>d?jbhnHGry?goROmw^TDR-^(ON~UY}kt)P}1cOKQ+>ozIUS}VdZ0>HMGTgrDOOM)f4(2{W7w0n%DDNQhRmobs!AsU!+zp03wxl2LBN=Yr zbQUdaTEUQgB5T;Rid?`R8>ht{Tl6mW*n+XKXaX5uLBBk^V5bWuF+!`jDPnz~wAC_Mgxdt4v2k1rz*T2jCTwz+}`pd}YX z0B-bDc{BC2;4S1l2FFYFbv|RGa%#fkuPuP{#T@s33oqskCMGUF%IQG-?iuwt(~RcK zm$8}oGTee|k382iD1sZ0JlDeD#obt*>np)=&!Cm;L7n4Z^fx$|_mS(^|I*)}Z_RNJCXdRz!M$~)>?3zA|BbM5&Y23FkA6jGHIo+C z(*nHeu$+&&&dsN-Ihc5m>xq3_^MS>e%$WQ)(#d{HqXMrg%>{6f>hDYd|UL9Fl?JuF%VC$#*mAHAs45WVdqNKfCpra#a?$U zS{CnvA>UvB3dgCZl=6+9QvV9{tze#2snVQ5D)I8IG!kg>^{;T8HLM=}D-s0sFI<_T zNxEYRhL4iOU;AFN1d^y1;ZXu8WlQSBnQ4#YQ1L_`(@1~#&Gt9emKq; z|5Q`xeUS^;3WDJeEvm&k@A#H(RFMP!Th;m=`=DlZku%18UKsMyp}K!~ALXhp59pM! zbLGLs&Xp%0nd?dzIG^EN|#Z^#j`P;8r3Igz#}PAoUcm#N9_-x~Lj5 zTxK|OAF|BJYaey#Iz9BBrjviWz$(&2pi7izDDEE>%FNQPS+ z?+D-@RkGzik_ge+gCYAAPKaH;G!gJB%^Cht4+`F3Fy!{K5s|68Hr_|#IC4o*pvZ~A zuz6e>%f63#P@t1MdQe;&J7{sGZQv=vuoH%A+*>LH@2Jdc>_|nvfs>bd!#*DMMlLj9 zajh2v4=w5jJ@1}^|1du*QmqB+a#R+-iO!e$HQ||Jftmuz@&}*xdj-z*QYo^a$uq5(5=WK4yXTC=LCa@jWZvuK+DjB+IE)mZv^C@e& zAiiB+q5Hg}NW0^-vlgj~%%5uSJAc^R3Z3?yM^3@hf-u16Y;KNIH;o;^LxZ84W_m!6 zPuf7%E3{i$QtTUNm2-^uk@JZ)=g8sgAF*$JiA_3~Z#uuJ^QoH_j*cFmhtD@18RzV? zy0N#OzT?zQWBZ=fBL_7v1h$*MDcS5T<&?8e`C~1K)SP`wcAP%6YnR|S^_0XH>0fR& z=upB1^Tm`|UyN||l+pvxQwle89}za^Gv2Xm5`3D$%;Dt$qkwHVEYDx z5$_m`c*kJKtigzPJlM*t!H9PZMjTWy;vIt_vmR{qtzgKkVLd*yV8lBHBi`{~%kzTa zLkot?8Vny=Fzk*8Tf1X0WY%E#(1IbeX1KwJcCf|WVD!xmmf`GQ9u*89S}=6egRQS4 z7=6=%RZNP1P+y>N_|Og}?piZA(=f4b!7BE*|26ilarn>^u6OU zd2mOG5zMFGG@}o?X)tO-27BCjB%3o$hT{whbc2>8!*K?sZ@ITLdG<>Uq1-d{1-*>S z)dz#&D-T9){lVNvepB{w**Cks+TQTqF1m+tsVcz!tj^wAsG*UxhOQQjT)cy=jXM~* zc)_R}6^vZGVDv;fm~SSRKYPpO22R=ww)v=`aj=zv69lLQ9E_aXVDv%^MlZx*qW2ZeXhmTr-NZnKI)>4EG?=rE8 zcUj*D-es_r@B0UF+`)+54~Cu+HlwE;Y~|u$=qbU_Q-YzV1jBE7Fy3XAsn&kqICRrs z_)UYMn;z`34}9e*IFCEeZ@O=*9uLr$VD7`duV<-W9XnXrrHdO^bW|90@=|>rhn=;5 zD6>|=PrRxO2J_`NWqqaBI*vH*+~>q`AIyDJ@XPtgzwBFbbb=+W>{%6x!+Xnb%D7Ss z7^mMfq{44{FyDDaO`H#ZO5fr)4MzUu!Q4lFQ_iY#bIbF3T5AicN`kuSqsK$z@Sz36 zpAt;nw5s`clgrN1kOySRt{kk&`}+@T{5Fo5m|)6qnGcj1 z&Y90Y9(P{pC+Kc2!=B+)ER`;VM*(7$tVF^*a}&8G}^DS+TXG8}tLq;}kI zblqAp$@5Y$ zmPQ2Q?N{jqo>Ezt^(o~!p-)#Za&&^>M?4sE#Pw<5O()9pKC1i1o32j-d#gk!IAqGZw7%?#ib03)={4Y5=eM>*SVC3i=%zb1T#W^-84?>mbTDa{b>ABIkYB9()`NM-FBep_c#s;vnlIReaS!?B zf-o3Y(zh`D8kIyqhsafgKOoCLG%Rxj{|JVyAeP5J>dAooQb|-~y(_V`cn}QU7*}}w zLzy*7f{YXl`{{+F@A<{1HzqYKrT1R2ENpZ3!Td)m?7qRUo;%Maw=vuOgZhpKgC=GQ z@~o`;*0^xpMjqNHEn(?Z;u<{QdNP1()ePCUUx{CMZ4pJ-%!BdHFQt|HsCMtt z-K0r)Z7}hw5Ejm=G~uN~l^{lD2!`HMhXQ!i9RcT;49B@7!*PBOJ6xVS&!zkY&gF~T z`aD47)*lSnwkyJ3lK03pR~CY|Z~j96pvGme2d%4=3U`?u4%%6ZdhRVd9QRfsD$YKY zSXiEerFHpI9oHjd9DPR5N`noc=x6k@VB%ycsQycbsx;l|?o-zK5zDdr#W=3eMYolyK@e>KFG9>XcuKllwT&)&AowPQa*B-h9-u z4Mq>1VER&nxsQCQ{x?G=YoV5H{~*@+V8ompNrb+n_N;81bw-W;`R;Jf5AJyhEKb`>~P?74352JhhuNQ za-T3?K_bBZLSL>-+tQb`OXy2!3DB2%EkIv_p^Nv*u_q?hNneuTSaUKQdy7mu&X~_a z?yy}KWxg@$rNdG;av%rpG3resqff0 z>N^G_&pH_O9fM^s<{$F1v_bfOWSqC3B^+8@nNRrsmHu43Py2xHXJv&JXOV&LX9D2P z&n&QSKQ@E??_5BRqi#w@3*-NSdFMHHx!>$?{NozK@7bTDP8htg{tMzzP8+`^C$oKM zd#%JOJgU%h~PETawB5b`%Yk6*)}U2Hk2!u<~aHhRHlReu)%u% z>@C8(Fzbk%w+A`#yT`@3gs8mphaIjGZ{koW?tI^#eerPq!+5wjBXMNG#Gxw)zh_W! zb>4J^$~pVYqMT_aBXFpk24QJF{Fgpr1wG^dW*oKP8fOea5huv}!SIu$5hEjAnh0wy z97&k^YGzUN)vANwuSoRvF7vN)zlH8|M^~wL&n5FScXZW(7^f_s*;f7$yX4#atDHgV z0(g*TlJ#Z%TKV}(OgoO=&{^h6g5G^xp%`Gsyr21*^NZ~>Uomp5FWa23qD}X|+2$N) zj9gY_?3kq$$@3nzxq324V@tK{nirw*G}7x^y_5cqd}8ulNV?~w(rPs83( z;kL*E!SGpUnZpiueHxsPob*Z|6)HV09v7>(j6}UWhO}G#K=%3}fWU zQ;8Q}s+fd4d3_ojM_=T79mp@aNw&5~!Q#@=FxVw{;D;_I~rZvftES z&Z-(D!ld_MkaR5q%|0T4?Dq)AuCGVPenWg=)F3IjHj4!FspBN+!D~xteeC0b_gA2w zf8@AYShAk5h&JOMcwe|O`*_HDw`A_O*0s>gZ`!KF5bEmX8b%Adm zvR)!JF|L<7%vt3cW4~D$Ijhsw_MD5Q1D{jbIjdsn;PDllD~mrp&>iq+w%N!h~*!TxBsx~ z6{6(Zf7tc%Ui$VkrEy0&EI6xk2<-YYq;m$v*Kwv9c-e39b&kvX#6Ps_rM+Pf%S(sN zBbaBOs~6mT*!51d;9O3z-Swq7f*Z+t{3GSXZ&L)Aua4Wo&~b{kK*!0NgZ^pCe+yEfi=BoTbc1j;@# zjW~{8;z^zQFN0x^xMG;>BTEsp6 zU>~td$9+L#ds@(!D>}eAS7L#CD;b`9%dWS$k@kyR7Ytqz<%CyUa_-_^Pv3nMvcsL{ z!(|`;Ra9)~#w8F6%j(9s2(&PCup+FXVUZ@}m$W0#r9>OfIlJESyh2l;VOMUGv&ycw zZ~A&c2s5AL0@58P&&zd!-gv>poN0DFaIyedVe-5x2|&ZLAY)U_n*yJ%L_B_j3v}Zy z3mW6jv+HpmrQLz|sSv`*ZcPk%3uF;hR12;0Ma`rhL9M_}XH<)kPXHOpkkuF|fX}Zh12iHetpmRteZOhm_n$WSqTq(8A28yEd)vEl20# zZelU-yn_GyBNoc~%CF!bp&I9xsl{;*o>w}A|Db1QThq=}_MkX)#gAvdSL)>fLl#IZ z2Jh<+fvxn?j(2Z`K!W$d!22wb;853ruOli>OwqOVSey(74LebO@1y<@;C<#@Z`oV;5knztGNtWcdk6+?zxE`qnH~xySCr7S_nS$Y`zX8^Sf(5B;0m_ve3^G0 zN8i#SCd|2r^B^PTX~VvDCi8u7!LY9tm4SV&kXhu@qEv~6D2freJs39Wp0s$MO1JN_ zO5VKHI^>Ekkwoq&vjDhTm@nsC!ruetTdgGO(%n=}&n34D<4O||7Gf8D&n~Mc|T_p^}@d8>o`vOL}%hE}>%L`=O zwdBHeocYs5nj$0BN5XfMTWI-KS+kyfvL0(GP)3-wF|v+}FUfk~MgartEr&e!k*vr0 zm51TC%6j#d5GRxMRyIq+5hrs#v6e?Yl*}sbBc}svP6gw?nIm`$k!;>V^-ws!jGNA< zO+OP4vRNh1kj<_P8f(so!Z}wB({c2#O|;Oyab-F<)08^r%kaH#AyLI~`m)M^M)#{E z?_(biIVWL-_mMCFtve>V>$}EAz#g>j8tyR8IMpjR#~DPLc!T+HxuXu>HMcqb+sXV3 z`-pn8w_sKJWE`?>ZbivT+g7MA|wtPQWS{-XfpE*nJ`WJ!`n|v_O zs(L8%ejArlZvR_7l)1OYQTOOzi)+ECw;l}I9t_$ZjM%(`tt=2?V8aUrZNJyCdQ>oI z`@vQx4u%acScZ!|EAucKN50j;)_xj{KGngLEBLVIQmQIAR3U!RQMWj2PTt#NZxm zeGb7M?>u`Q^jR4$l{hN9dn=cg{T2|+d4UAF5)8XV5?n8H z&o2WEXIl9%$6>2)zJh0%4_kfXuv-M{!SOA<78-{f8;sgd!H{D!=1_zEV8}?<%6{o& z;?UXv`ZmYatT}Vo+R_?Fer+)7g9IxIocZXl(Ku?t91MA~eiQ3I$}|_J*?(Mf31HIu z%zA5MY(9B>QX+C)mT+iJFnD9q1~jMDtq#$DQs292p)TY;~c&#ZJ?UrglQG0xkE>i^JQuUkRLzt>{~7 zCj^t$CGzv8&%Dc7S?8|#sB;%AFD`4wAKy59a+#3v$pynF7Yv_VFzl1TuumRreU-t8 zLkXt-R_H3cEEqaT-V|}S(2tb~>n-6~S*!SCM(0ek%{d?OSA8pwFWeShaUr77xE{#n8R~pFm zMe-Sk4>AiBd8EO}rwc|t-C3{1t5Td;-&MESwOjxKu(INSQ5UEG5@#Nax_-e5bldq( zqXrh|7lvJ+P$p#gBC(MPuXVcf5pz;7Ffk{=h&c(C*=4RALYHm%Bjz(0zRL-wh+#KyWLp;Mpw zVBl_1H}H=%9B?;@e`A@NPuiZ?w0^qAQOhw{1Yz%}2e-IervU65!NA>X1;(AXK<3LF zyEv3shdzD7oR6BV2^-XG4MvTWVA|$_p_f&14|%sryW(!Pxuq{{L)?AX<`P-O-E4Et zM<1P>zXj#*y*+Gm*K*DIl-skQz*Ca4*Y=;gn>>PpiMv-+ao3k^4qVGNw>%|Jw78pX zZe@#H@8a&mHkT<^+ql(9 zjAVPxSNH=M{j$yjB<>bV#~oc!gq^QgI@b5F&6TUSPYo^r_)dwwM$aF?kw zyuk~O-){@Ua~wGXg{x5iDj4;+gVFQ!V943m`p5tN-uT$Q)h2T;7WP}6JLk(YzWY5( zKd>}!U`Y+auwPwxw)0U3qX(Fx$9z@M5at`q4hP+>&YklW-81uDzlnX*7gDtIUB8K? z5rvtrU%b#GdLag*chbQ&J}el$lY&*9fHhP1sBvXKFs>wMU=@#9*ckwUWt9Pzevt>>!y-05nD+Kd zo8=7_YQ=tYVYt4E&a)5V1p9AMayu@OnsdG)-HfBgQQ?2oI0{BCR4{U(4(1!|Sp4sA z^qxWty^mt#IKM~<=TfN+#$_5|Ttz9l-$X9xLHQ7ld%W}ftB#{KbDBN%EDz>c6-vxm z)p`oLR*@~n6^6&ShYT0`c~;4AoK+<%IMWK~IId(idI=p2`KqWYEz{XGh z&07ZUmO6*OBB>qR4FNmh;BL{F@WD7OxEl=lsr)!a4i{*H&gi`=Tld!-vm6q zEB6grtF9CnYSjgcQL_(Yqw?y)<8#sb2CrDt&X-9L98ay_&MP+pZq(+CGc6Rt`N(G~ zy{CXU)2f^SeSGw16+9PV`;8|INu4+&fs@%QZg9D~LA~6iURc{H;s^%B0 zxgM{aX}u*JSAkpBLhZ$?YK5&J?=&)3ratdHGylq5iIe!>g1L`Us#)I^ncg*LQeB>x z6%LsznDS%x5Op=h*$)Zb_=4}M;~IsZ$|slL^Z7z~@o zrJwJ7g-mcCsc+ETqOQTKV9?zvChqcEQ8F+2d3-WHEDZIhdWcWwcI`~I0?DBc(ux+Ld zx{t0G+$czH-&Uc{-bcY(`xbJ=VB4%`1pFg)-}@-o#rf!wmWERx?Yz}`Mu=Cb)6AC) zxBR@2ZRGYsfRL#(NBBOH;lPb#IAPS;iTNtS)x{m1q{vY8o>B#&#lheyxxBCw7Ruzk zWpi5^mb8H#Db_7cX8c-NvdUC2(S_ufQ9A2a_9+@o>nv1y&1=yh=dLKcTbD|+8-ik6#XHBm3*`7%jV{M z=G&in&2iLH=^xa~4Q9T5qMr9rTN&;nlNR?@>Z{|du}~PEbSTx?`OMd-LKJdrqNwyV z7b$0&&5g4PCgsV;|a}3iBXdB^dI3 zA-?uEtiq)BAfR9I|+!H`*hihXlF;~h%}!zNg0ig;DHit{P6<`TglAIbK8Tmay_ z=^{1Y6{+X=(9*1YANft4&v?gni$A{5Y3y~e6lmg4e$$l&G8N!M3nuR7kY75K#UI7`M2a4Cj2tJI1-;Q9s4L@wSS6b3S#`%pmwWD)%7nCc{A!Ge9q&E*u?ub}(`G z42p{{8SIuPS0x5}b}(@_zp3*T7|uWRp%rQ+?k2-=rYVHXmkb9ErKo_r$#Bls;qUsA z;W*O-JLi+1=V1|dA2M9gL*ni+kX=iDQ`VQ?l=a1Cz_ojD%tt-EIC6-&MFA)j6Plj{8h!fvZ12Kfm3cxsh<(W^>v42V@_P^BrjL_*T zPn3s-1>>v^T^66~@qmt#DHj@6RuMMtV94@Siok|fS~M{erP)C53G^ix^rdGBeTn128#9?hU$W+)lhn@v znKc-G?9$J%PnOPvZdG_JvUg;IcNq*BsYnQDajzU1DbqjivQ&89WiZ}l)rWYOSpcws zhH3aA%Kk;333V5Xr8Uu0g842Ve$z`EW4?#qH1g~|3LfMw^rW3n zUwJMT_mP<6eDpH73@qu3y}KHxKP8qT?&ddLx*G;TCvyQo@5>T_H`coWnKhVr^-XWy zG;Hel2UBK^4LaH?m4F zYz1*G-+3l@|EoWxNFn!;BF{cjfSE56%UPYWw&$1P<2ZHGKMCZH(}#Aw8yu%@dX1|b zrw^^LfA?{Xh;|<_0p^RKI*vNl6_nM77Uw}HDZ>O?K`{4GEja&co^_PYeH1FhKCVLC z?)R$T05i|Jm*ssF(pqq=L*444+a}cDVD>SkOZ= z(So~Icx&bR!Y9#5QVrnUp&GG>6$e754u%YO1#}h}rMrm#AEg8-=8wZt&h>iA=oVeeI43`$~J1=R4HQSRbMM!>LA_2O=xg1un zE%X<;b{jZ=i7hOeanF5 z+y9BHEX~PK!+l&6%N>^if%{1D<~~wlxsU3;aUX@N_}?Ny`LA`~3dxrToPf%=Iaq-i zFOc`#Hxol=%`rmoK6T%56?)qLX5w~Sk?@Q&ULcVR8&up#I$7w4^CkW8kBy1Rsa7L| zf5#nc>pLE7b94^2J>@^Jd4mVrnw|&S9G!z@tp8`t2TPF>Hny}IxA__e+xq;$awYsr z>khWHdq1$b^MkGYa`^W_Z?&cy8w!K&G zzX`H?eiuv!ECEZ{=sh>z`VkM7ab&+uhT~lN1?PtyuK6yggZVbM{>E)?{RbvL$_~eS z%f#rKH-F*g+x&$O%(qpW8rF;*u5WWHac}30+5ILua&PA(U|f$MSXqF=JeLfuj?3}P zw|Po{WeE{BdRhC;$iuh{Cd_x0Id{HtP&tE?V&_{q_Wrwa?7>!!J=n^zADC||f!F`8 z99uz&<36*G3-RAO55_*~$uRQx&A0W754Ls652j2LjC~|gvyaSXoavu$0|hb9T6;#Yvr`@87p;hdY=u zO<{fBdA`)e@w}_Ze;om`S?0;n_xo?YRMwn%gS};kTmDf7^yvFH-{z(rEG2QzDm&c1 z%la>jzTdam;g;T?TYTw#X4cV}?%RUo_P^QT*jsiu&Y+_L*RsQL2KZ9%zY%EuyR~v| z-1Z3$mYB``W=7(yvcs{ro-b#W9ge+ahvN*e!`)ie4)=kfGu@MMzO9vW-)5!VbGbx% zVer9JEB8^Fjq`Qs%=ftSONeFM$ADiRkPtI~;4ymkR#%^j-7D|8?idaIE=)w)gCl;aGDr9D7TYa@@vz z_TNIc*jvGuoI&9}>@7PSXHZx(_m&-wGpH?vd)rz$t*_uC_Ld!vy%iM0niHGYTO^h> zXNO~Nl`Uh#qmccpabm06l;B$Vl zTFx&!oa2;P>--}xtN+5zm$U~j3&z`T#}m(5_k|2FiyMgo;BzqEeiA?SlIy?Vd|RXY z{=2<(4kj{_N$;7)wcJM{&Ei^=4jJ>xZ|waR5se<2nd|Y7&A+_$ZGFds zZGFdsZ7u$TZB5T$T`+i1$kV>dGIY=zt0Ds5um6JkD1X8E9(SIq>$u0Am%re+t;>FU z+q&!rD~)aFc%4JWKHj)OSNE;9weeTnxXrUZn7r)2+%C?y^&Rh9<(FXa{k-{_G%Z=M!c?a7*D+k+n{(}|a$v-x>`^Iff zX0Q_YdHdPnIG55Zz?bZBoJ)2%&Mz5GSk1+D%_YP_pXs4>Yu*}{2P@){`8Ec!ahHs@ z<4R&|+L3TLyK^>9%M~{YoY#ossS27CYwno&A+Zs^^(+(F*zFHtW=NxMk7USBr z5D(XXiHAGb)-OJoK8KA$L?7>C%mBtH8LBjdA6wI&O2)JG>@z+~%a; zxQ+WiSOHkOkKDDcWn)9{+k&F`cJq^O+~y|-t8n+yrc2G>%~Ws1aT^o) zmd6>?QWScS&y_PMgr2j?=gNLdisP&juY^75eF;*$!O~OMM~OR}RX$ht5i4WA_1_Y< zHAup%5(zki!p+#n1+y>S7ox;IlJ&UDf|J=tfxhfFSx;EW;r#c3_hmf0j|bi->+StU z?$L3scf+2+^={a`6*+^fcfA{SAB9~LhY}20+$hea7lW*qr(@#Vvk1~d^zoCmTb^9Vs!TY!+dQ>p*{@jD^L;1c4X7N5nfW0L^a|Q{c z?4uAH$Mur-tP(=}_JQ{?NAMswCwNdemoRPDMRLLii++KwRYn9IA{f5oJnGmJ%UH&@ zlN(l?tce12D7&7p%@64Pmio{A=Gx|*i?4Is=7cm~Mah?TRyjsGnK{C7TO0T0+g$F0 zZ7%o0su;ewkzH^3%!M7YkIIX(-%55lPP<+nQgpRk;OMZIVhkP6t_SYsn-x}Z!`)kU zJ@7g8jWfuu=eVs2-T7tL^V^z0@!#!Z(zg%0UNGPO!>*TE*|(ovkNZg0d%%4AnW{MF z!b>=VR65SIQYGy7ig)Z8R0xA{54&F3dDz3QX!BZZxUM-)|4T4GAA9lSf znF+qUWW9%7uQY$o<yEs%tUMfx*HYe?O%BI(!^l+g}w`6-g~<;^h*yeENE#-5&6i} z!O$ghM?u?rf$;sp$32(qdYoS@fHh~=Tbh%1T71c_=Q#DeOen-ce)%SsSS+xw_ zWiaf@g~k(;kOsy(DsvNAAeiTpOOvz8t_QAlRNz{6y`>R}5%B3k_aFP%TG>TH|Sk%Awn~9ct%dW?MPoQMJt<}`}5`H*?uiwZoQHaMrGFrUiAdtRf*W*5}xaQt@ zp(GC&aXgu0r7wkAahKH==FThUAxvLZ9$|F4dO=9r3wr=x5*>x9>mI5(?!oiA4)7|M zgD~aYH~{{Xtlq>O2Jir`jeR1+Cq5#vEUzR3x{Q5)e-s%Mby}JGoySJj{ku9o5#$85oxXWPN zWfCyDOVLf7{iTDsX5$m<8R42s*x38Xt42IXB$2x;T$#HJ2JgvD0uPPDqwCfm0=k>_ z`}jwR?{mLJzkv5uxI}g=(ixr?3?7;r$9-h#+qV_95{HV{Tl~BB-NLl-6qO6!mt}~p zG}Z&&A3O3N54`W%z!&k_Us>dvq>++PDj0Mso-#wSu0`px#+8vjyC(POy9W%N{ z)#iLhr3Y~KS8S61KHh$^-pX8^fcTQE2X2&y;XbwwbF?X0589b(z_$-sFN>QvS!gJ< zvy>ljGWH8@Bu3XTrFBq~}-ZyZlJ`&(* z&ka1S;xcb5YR`QH!@dz_@ZK`jBOjDn1y2d)KCR)y!VX8O4{Ur7zDIdZ_>N{JECsGXGKUJK)<%(v_m4IMx)k9&;v3T~DOLO0O9p&*a1cOh< zDm<&qCC(R--MdV@a&Oi>%FQIMCD(BV$#tATa-HMMw>tLbIBj@QFlc+xIp|TrpzVc0 zp%drr@vL$ta8{9B-a_Uk-g!1W$8DeL-ohgfqg%sH6Ab+$&h4A2%?fu}I4fuR{kZd# zcE%+}aF>x-#~F`V7#VU&FzIBi3pu|8S@v-P;Norqmg_Ueu8bt&von2RQz%;vTVJ7X z@~sFUxDhd7%{@%^7Lv2(WH|Pg33zAhoJ(OS!i>RflyXU7OT5+Wb(~c-?Hp$=ZO1I` zK5}W(wtR2NaO~r{>g|~(!#U0v+#>SDp=7w7FEoIEoGI6F<{4Hc6&bzoPUv{AlKaiG z2pun#oBIt09k28va!%?8_ZvDR=hR1n`@P;0d%szN&;!bFLVmv968p}Bp{JCRj@*=I z5x(DZ^9)M<-#1B4-M=2UJ88$cFX>|B=)#(g~UYtwqfm#&g;3$bRuxh0oI)NcZLvS=xIN+B%plnZNN zzuD`So)&?Djj`SmzSW0Zm+J(Y6HFY+H_O|9)Vb@go>lfb_7Tf-KIwfW7T{Z{`}p%> zAKrO#o&V5I6NNyoD=ZxO{=$d2-vR-^gB<9N(@t}xB9>-X;R8J-nD=pw+=mBT>rCf+ z(7NLASaXgI&ML=&h1R(b&PRT7A2MXlni0AW4L`c2?tNz5T`B*_*YAI!5lCc68L`Ed4+ z8Y#Uj;zok`7J96lRjL2r)x$QI$xRyDMx3v%CG10gRMmpy`wzLUN({)NaS#0VWiug* z7Ws?q;Y3W(B-ibH^_xI`DQb!P=&0b`iN(;^VDQx< zfAK+PIm9kdx(mM4(w&JH2nJqN(GI){>yZyKy&@lUQoN5~ypJ-p(Q!)0A+9R#FTT`D zCGtLk;h(AB1a^Tmab)>W5}KI$LCi@obdn;nz}*Wg-8WcT5x85{4)%>;;BNgUkZt2U z;BF>vY(e+57I%Zeqsp8UceBl{Y;kGtOC!>B;kCiU-E4EtXMO6PKKvs!Pu$Jty1IB4 zWN|kcZfS9zMRE5LUza2=?mpt{@>Ynu#n-XE*w)gQLWz-mf{DAC<(FQSawhI3!*S=? z=Ac&>WIc4PeiPzuG8}jQu+3%3#WojA+)ajazAte%6kmBf%b~dYu+6m#aW~tX^YyCt z3_>gJ=wX|yl{h+a%O{bS9u%vb2=m4_2|V{ptD0|D2{n}EJN z@+P9N$ntSoaW_PDK6Aqp&6J07vCR4^OHBRFgRMLi44X_aYJmj9CKHU@@PqAr1l!(8 z733&=YtA_s^{;|a2k2lcX9w#A|4Zwx4D;I8&RVzevB9v(9BlQ4VAy1W)$Ef0#u$JV zbti1!VDnYbl5r_Rz^H?fH@TD9aoORRudtDMgMFLO#ka)EH|}d?m4mGvE?7*8`G_BC zT*Q-c+Y2##$qwgyf7f4;)V{rwuG(Qn)%{0tbDU{862oWuwxBk?E!z@UnGV2;$P~6V zt^Sc`h;elW1y-ZNg(Y5b=hi;yB~(<0Z)?sAjGC=|yFE{@pbj-#gJF9OM$Oh>+w=71 z%d*T`$cJrQoNLF~Z{kxP-EsIF8b@ACFnkWdzEh~G5@W8J&znhC7d!XO-Fwu4QKBj%tPIxEz!F-wZ^YL53C1>I@fr zOH6deoD^!tJ@|Qw9=s<7iL)U*P`!7EAVEELtHc_|sVBC2^!`d+$=bguBkP{=Q z;O-IQ-NzBE#f=^&@>P$4`v^I>k6_4G9m3i%bDmSTHW)sZ10i1pL%vG<1FuS@0I%vT zv9_T8vAvDc6|Ru_;83n!bg<$VO>eY9QVtGtb?<8%bR^W4sB$84Om z{Xz^E$J3HGezI?Wkgqy==v6Rr*F4v*h`Rg1$a6hOUfea$wQ<|?w0kShb>IHAlUrJn z$d7y#Ox#U|TN+lH4f0i0nbsB*`r$u6*!qux5%(XAxc^}4YN0st)s^T5cN25C^UBqO zyS1Kz9wfs#U!H?~AN34lz7pw~uSE6bJw<@84W*|lKkxZ^AIWg6FBy(|ONMhCJ;VAh z^*n-A7-ILE499$zu(sn0)8br0Kh7l?&iSf%$b1=Yfl;sTs(~Ui6#Bb1t;Q8G%6#-% zXj}#u#?fmbG8t3Zak+6;W-W4NeF=R_PV2$e9vdtpGXMDY4Vu&1w;2!lmi(T^DZ{00 zxsPNx=zYOL+~o!1?0*YlVIRqG&PQ$1SdY3|>_{G;4Cj0qGFgkdT2;o@HrIdE)d~xj z$6Ko|r%TLi|7)$f#!<5?7_m{o@Er%Er%JFC3;s(_mBtlCz&LuU#JZ`|b}WAF$_K+X zm&buOSeEPhD*Lv8npsO(xA6F2Ygg{ulGpi`8tjdu2754SH608de;VQP)i|*GNPux1 zG5#m%xsT%E*hg+F=fih=qSX3!4u<3xvUlYP#qr3W zYoQilBEL4MOu6g#JJkR=EKNfkkK`=vObhj`rcOJK+@;hHZOvJ!ktc(p)AfhVhdp%$ zIqZ5%tlSg~dtFwu_3x(&shd^?5}q6tM^6cc9XJk;zE$X|XH{Y^Ypwn#BdE3wUS#Q3KoDzm0GVvo4q642}tZP;7sDUQ<~alIuRM_xzkQ#UP? z#J7+Ok~6(P?xjtM#g3!)Vk&XUB;Qtn64>L;{}A)pd=-@8TjJXrM|}IK=g3@Fnu_@f zqT)UZKH{7U?t!l5wsJoGh-q}b!P3Q{Yo*>mV{_cQKK+QjKzURlt~+1sjrUO{J>Ewe z3A{EKwt~WpkX7mEa$?)3iBf)%$r;EGSM`F+P`baG9 z7V?g*Akz)>s-6+ht6<=65k=@ii4nZPB8lNqrBH&q!LZ90&IRrkrVl^Q+~htoM{s@# zNt|D4ZH}YnR3-MS$726K%uUosqbUiob9JQYHm; z7f-T4W=+EMZDn%^>sJj-$px`ygK<82K6@Gx-|lVnL?4(3w5c z`a^J5WhCM2h*j`DG6A5Q27}hc1)({m&LQ((DE8uCRuFhkFy495n7qL&lh1r-Nt*jO zmgl$<0~x1odZFT+X*sC-E^}o;JA>hesEj|h!#r8Y-mzr#_+apW%rE%2zA~J#w`#^M zy~?r0voZ%YXNo?wQZ0Q835DEILKkbXK5+ji znQ`}#-;^_LI>)J}Wcq^dmoUiKj@|&`ca!{Smc*m;i z!Sk*x3Fll6s`F`g%w3CpC=CMpP!c9IHW3q>U@&CXdO?U+k@2P3l|v@pF>2uZC{&0$ zPo;A{eQ0I*`#y?&W4`>R%cIT&%9-Xj<-HaA=6uSmNi_K5yI$nU!X2?YmenTiCd0Wt zW!5SeNv~p;%P-@;@~Hf#;BGP;bS=NB^XWq?3s>CDZ_1hGH+4RJXq8G7ca!0m?-Bb} zsKMq5=TI{Ct%@-6kNl=9=cFoGI$6PtaSeuim1_b&T@_N` zDW!gayOC3PN-%seg{vSZ*5d)(Z8msHDmJ(q44zVt2XMF4G;EQT8~}G?0q~Sy$n9w< z@RTx8AOE1%eVMA{Ssx5qoC^p!q6!AcT$f_ExDnferv$@pTUZb}c9oFaM}E_NADJ>d zs~kQ{!>-4}(#|qHpkYZv@ZVT1{5Kdj?yUUC@?{WV!z)saxTPW%q4%}%gx&{(-e-06 z&1B5rKJ4f93AI}KSA-3|?INv^fv+4b_mQHq^d+qV9Wfa6r7~#Hmn!|i8xv{Jb)$6X zB*BnbizLC1-HX9KSy^3ZaaIsy?_j>m9@5H4momzIbm_}4>*s)dBbe{98ow+11oB;` z&Tt=*MBYa>H{M4!H`biZjd9uB9H*XAmN0tC_rq^`{T!T6A6jl=bkkt&qp}*#rw=W0 z*L_sPl>O#6Wj=d%<^9lCo*NrKM3SicxB`Wvmt9#u-dpZL$LTAtLa4kkzp3-lyQ{Fs zGH7-!x#ak7epAO8$6d)9_fZP8^F{6WFZq|P&m5hsb<&djro6ZOrrc$IQ^q~~rdK}E zagTSN`s+CTDfM%Zr{p(veN_zKbIA?HS(OwF?&ddjoVw}tZrE|DZ{Y5Q!a7df^m;cq zP9NHZWjIcM%Jpt=ocS7g-;nE4Il>=%qWehAb6m`4?(#}7 zIgUK*EOX>p2Qxk*7&I|0z$eBZA@Is&@l^ zx}pTJdBl2K0v?R$J8Scv3FaNDt2C?T!aK6FPAzX8g zlD)Sa5i8eS+0~^RSF&sAOMM!MMGS^aU78^>T-90O73~6fHx>`C2!^hkR}EfqCB;^z zi3`FjGW%dxK2s29pA5J1S{d%hAW>auNvO*?C&O_c37*`WeHx06=$7^_PmlmsVF+R9 z)AeaUH^|C`KAk9qK3x`p@1w`X-a=H?+@(X;9PBPKIM|6}kh5lHuIjUwoCOu|=MVNH|F!O0Sz%JZ#)W9P{?C zeB$0m<#>4eXX4)XQRo7)V-_g%o?yKFo+`ZTLRS|L>c7CdtjZYnp%YL835K1k-D2lDlC!uLhxa~8zHwZM$Gg6gLKxSRcAW77^<;of26G<;pF5v9 zI@goIapve;PlkP4*OS40P}B31O15vXs2gO9V94@$aIvKwXG=5FdSVd^9J(E znLL(09}5LHGX8VUT?e!&qqO6w*IY8Tv3~VrfHz)G2LGYV`sm5fKdAc_Ox^U#!a{TU z1+=NuAl8!N$bMtB+@-a9bG}j2GZ^(9gFR?_tZaF08A;-9b>G-qCR*304eEL_u(wCe zkg9YbhXq3pOT6;@LSFXq@SA2$L{`4`3w~SYf~C)a9B1rX<~sk8IfpYyB!ph&H|0%7 zUU)}W^n2G=_=d2Q62?8=c{M}8$tyz4w+VZ|=)ICRDj{UYCHiotR}__T`VsSP$!nA0 z{5EeO^O=8HiV1eOL~s1MKiT0pmr^a=o4NH-No3nx>iDQa7uI||8TQ_?6yP_=V#Jzz zsoZ5S?y^db*fOps!|pBXGyabvXE^&{+~tLQF5M_Q06v{b8u{;fGVJ{ZgNJrQ=w(+H z+y5E^S?B^d84R0SPxY}6<=C>?+(%?>-%P5S`zZ9+amulkhD46NQbX+b66)qH9C>jZ z^@|J8q<(QQ>XaYMeUuo(fAgjC-&zkij#{=SQM-?aFZDu%osU|!&6l>Z=Tg~~Kpbv*e=hXZ4XL=2YiCvcs|FoW1NVI~;4y3CZ3bzSKgBkZFQ>N7>=HqfB4? zH^%`q`wZ@TzZtas))V;^UqL5wrV2<5jq+gKm{^P+zAUkDZ<-)|Eg z`EN=h|1BKTZ;cm->SCv9#rUm)$$Jv^IOk&DIIDyU@b6JGq%yeJP%gBL{YH%0Z!#R` zoC@K$MIY^%hLnD*ZN02YY*3YWQ$DD4FK3WQ!&l(6GuiBfkWLh7}fxZ7EFiOfPb2?kKeKOdq)lx$QmE z;@lP|Q!9AqS!9sCuk1AU`;g5F@8q4w8Ntb(f@k`u50aVMGcE0jeUwPQIGzU_`MFS2 zd{0p|-g#+7yz^kb);O4%;!nD|1!Gp_>E;JcDP2J+GGClaMKJX-JctCC!-&>)ftT|DD`^_K9e;@wP ztdrQU{ua~5Ip+`czvheQ7D8VQhTdIg1aYIM4~|#jl6~ax;q0%W_1~_Q9&mn02R< z7?9!e+#$o&Ljf5sm~<$CjXO_BVs8l&;NLOoJ%jwAoK-G$a3iAaKlGDail_fD52L;c zkALVJOXR{fl6Bns2srDjoEvteVAQp`vTsZ4f{`B|tc=rt&+lMM>w*=S%Q$MEG%l|f z+tPD^*AR-Gi+z9*n*j!RVC|j2OOP^tC+L^3`D24ufGk3`UKk zV8mx1Z0$&wS-SK&7=Dsq*c5_cQ#jblAi-*4v}a$6B6l9?4_Aq1X1S0j?}mcO)!o+m5s}&z_>hr!0?CmExpeU=DDOIa?YiK z4j;VIi^~UtA-^1KX>2fbl3?W61;efq3}4Z~me&S@p9hQZ?payS?IJmSZzc19lRZ_= zrLb%6ql694G*hW-!B5g!(7S`>Y-1nj-HpRue6ZzFMLiJf5)6JG3?D(T6q;R2?k(^% zTN-aQTN-CtFH_E{fHS|P-(72=-(9ep4(C#s-%^`282MJgsErYfxQByD+jBm#-<&qAucp-OHyI8buaz$QjrD*Bm4hEyDlSv> z>Yhti>9@qX^ler_zAf;7VHtkdTcQtm)$y^u6n^%WLhXEI*Yn>92Qcz5GVsv*EEqBQ z!SDqJldct#&$|r9eOwQPJ%h9v?xXN9@Hz9<`qcBZ$7^pt}kJAR69556RU@MgkX z?;}Zv^E)is`N|{Z3}WYgi=J{B4QnSn*y@eJ&{Kj@BOsXaOXBm|eH!<;^UAgCySyF> z+&%{LAJB{#~*R-%@A0 ze{_J1Bd(=!31W;RcerutDUrmr=QIv~_mwVR+gC8`%E1cE-L=GKID>*iIlo8~cT^zb z^7GX0jiczl_=*mOjCAGJU7zwxscGn2SLT!Z$REny{*>soXV7zFZO&;Huk^Pb31R8{3DYQ_>u^+vS=k% zz2A(MobzAuFe;~?&^7DpMZ-VNc(d;-jISJsqF#ywu#anK!OTRpzUpC9uakPu$@A zlHs_^;@5cR$#8!Ac;{WY-xf5s>no3xvrmTOtcqXb>>n~*s=>xbgnrb23DvUR>{?uW7w-4GLiwB32;kcth!Fc=0aGXI2YwWEgG3HB#V|}IXJ6{Iv-A7CI zTWbD9!g4(GZ9=9n-$!V`nHJ6po?Za?&SwvWB3*LEFiyMUg$T30WH`>WpikCUDyZM) zEa$&v-vHC@cs&%{Z=T8hw%{n%SMU+vCLVx8$#AT%pcCg)Zm-jf`>2cqxK=F?|Et~c z*p_Q1593+{!D|Z(g4YIv*XB)u*VaP;UYpwrUVE)1_uhiRYYP>J*T#PFeU{ORZqN&a z*9Jpg%R|6B&(Z=-OhV@k7S)Gt5Cj}L6VKv!k^uDTS~2aNUupln^I+(HS-r9Ug^}P; zQYZB4O3yCt1_OsOOTh;#d4}ye(Fb|A9tzN_V911pmSK<03L>6HU^tg@5WuTK5to(} zeTskK%CvDuZEoLDmS*g+!F&sa^m3Qk;aGEaIL`hG!Vhh_U$D2#fBu8IjaN0sUkK7CFqY#3ne`lU_z8q`(m)_)8IgmJttiZ@{!LVf%cIf*^h66XQ zK;f<>I~@B>hU5H_;W)p-1=w$PIOj87ptfn~wQ*H(H}#h_XNLoyjeSdns9@0UH#?m3 z{ell(85_>;im5Okv2XpCc-CP05zA`x?I**5Yq{RpM~aGNwTN zmtfTP3P#>ZFlzV(BWC+x@eRR~xQ&a*?!DCqi!&q*AU#h_d&Q$h!QfDpb&t>#MNm5)4`rTR^u;-G?S#Uj^q=hO4gvbhnTlY)ic&ej&=a&q(_gkfL>L|M`c%$6U%nS|8Z?Cxwka9#kC@U;3VDI_9rB}+q&^3y{@NH#tV;{+D>?4~S`$%2`C$qWv z?SqaN*5bF?U(#IQd1ZBYrm5%dgZjG_PNf!Wk+tL>9Sl1|XoXIaHjTYKOB(j}yyDW0 z(jdXfaurq{&xDMeSazOo`Vr?A+N0|R^DPuU#D9x(gJu`!#=T|c;_NenfV;)HfkU-; z@LTeaYCCLf!1YUTEq}bX(kh|ZscO*de59N~>07M1gf;$KLKtUNB9;H8|ItMS`Q9p* z>woo^)qz4f+4U}7)h~g6RB9YP6O1=q=r6iUnRCcykxA%e7!Gda!hlYmTVwZ|nv5Qh z3NsS(<$_)oJrv>c;1mBsV-v(^vG} zgM%+0s~F zp+~GQGl=V>Z(kjP=-YQN-&W-S_N=mGU^BYj2)n*4o19-T?kJTGJNl)h?^#tY2wz}X z7|@7F4(AsP{uUQR&Z(jVd^(8`y&_9JzQACdU#9@wI7VhKu<@@wo{oU6#$p309Es`A? zaeWY$HeDYC{#%(2_M4%V|7M`{+k)=)Ozj_EMlijsg2}gnA-`OCR{yK5w4Mj>t+aS# z*21cgS%aZF=emRMm(7mMT52RRYhsDGk>K=yw(cc4vRuca=#(m7WJsy`PplTy^RsDE z3+B8eK@fj{!Sg-jwD_Z&WxoVw@ccJ@UEG-Tb-7BO$P}F?%6DDN%u6@RyxJ{=u85bIB%L>XUF@xX6(y+gt+RBK6GJ6TJ&C0x76_L7UFmhD4fO^&-$%WH ztlZM%qu$_J&;`#-)8JWS)6A>hAao_p*|Cjz-J1uQS5w7~O<$Mm%2a+Og}!5TCSJPN z7Q6FuYVGed70Z5=PiMb+d~|H>EzhAPhe|t{(uN)%owxSZnG2n_dDkim%dhnK*s((S z;a6bcS6s-UNnZKzD<#$8SIn8v23Yu&HxI(E?z(l&5(ehnF8yH7_gvf^n|^b=G_4hs z2^N}Uf`wnX`r%h#p$+M*v6H=T5Pl_PA~fknhhJ$cl$tKE&;}1w_!YA;{E7t|n#97w zufW2uq~(@2L}-?tFO;zNh}XL`sr_!wSL@20ub5`eSGjKH71PYTmyEbHB&L~pCB$W3 zG0l!`ot(D}!msXqgO1Jn1~gHIch;A_uzvRwes%8~WWW4onfC(dJBPq?=4Co}Y~F>J z)ROlW!78VTx5pgmzh-RXAKG8V_XQUJ5D!#h`LbCPx8m|hE(C5GzY19VDmvuFCwO9d zZ38Jv@d?tx5}N>vT_Ic+yMh-zarSG)nt2~NXjF#SWni)WE)9O|8EI9qYh@b5t`*LU z?R+7=^(p8IoA}2!A>VoPrl^Ey!e?n0BVRj|IuyUCRIt*9i{r@D=2b?Yd8z!_uLj!LuO`zSTYK7*4Dm-ur7LY9 z=gymcbGUu$K81SYGlHu4s$}VxHq;D+uk{Uh(V6CtQ;Q#S)ShNJKjvufF%@FbPyH(V z-jPQaAoauV@7;pk8(3`JD?3?!f9ie5)}9u@h<*wdU4Yj+x+5};ulZUyXI?SQl`~9@ z=%--O1*Bev?pb;9qmwAnL8JjZ=3oF1e{r=QbKv;-oo@Vr^-f=TPv&4oWvrNH=0M^d ztEyq=&&v!#fX#xD_czsFUdIrzwOzQj?^w{H{>=8fCm z8wH)WaeI;3=o_B1iM}D#B{GGmh#y#pCHlsNU9w+3vh4SQ?~5z%y?1P59a@A&-?)}j z9jj@7=4h-#tAofCp`z#;S56l^3ov9}>@@QVLu9|w3OY8ufFybRIoSNyVL+iyvAZS)OoCQ2KW+sB6-u%kGVWmDBe|!RlA6 z)%e5iNv@S;VDX3D8wH&=Z(OUyYaaZyNa@(dc7&bdzrQyMGM0$Sevx?g>)Gp$ZEWY> zDA+Ti%10MfSsGu}g~dBB59ORMZ)f~r+_sU^Dx4yxNwUak5s~;Fz+(F`KSKAi07Cad z`JsE)BQyz?yCusvI-C~Mk<)H(c(JVi$Z08`k<(z&1@4W4y{pm>BBx#H@M7Hw;}^IV z*n0=L%%cn38wH)Wa+*mOUaYJra{5Y*GB5LYc?8M`FXq0FocP;J9s9=$ejy3)NQhwvB40pTx#@13JL7{pQhz+mwM>+lx80E;QHR43Ux z&1D|kV~LS77wlL*dBKFhYER!YKONh=s(XUF^VZhjwJlE1nU=M*Kb)$a=yhQ6drMJ@ z-OQJn&d|G?Pj zC1BA@z+_C7C- zIq|!^K>?QcYbA~34GOU2oPa%OoM|<(3?Mx;z|unlEIu-@^w0nkx!?UN7wWuukKWkS z@(8}A&KfK^CkI=b2`o7$V5xHeOPvE)awWl%b8@h?nZS~B0>*Q;c=7f?aCL=B`#UN_ z?(Y@Q@1-9USl&(oOI^poO84ANIm=6S*)`Wk#!-;m(1Udj;q&lG zKC;dsp)m7C_cllB^A7fy<8i0?$T9~JpY_S{&-w&KIySkI*M@5CX|UMSU@pz>my@=0 zq<4a`iS2-yB;QMq6czKN{Qi!!C1W`$LX&i}(C!)3`JN69g{@s-Ey?i*%llwpg5dd{ zg4n{!n<#9%U(xuDH_E!no8w?wD9#+x<=4mKcX`JXEV?Kd12f;tJDz?gn<>9zFccPD zO6LCR*#gYH)BngLTb=OSW_uTOa9+R9wMNVRxOQpT8$E1kNK20J9HpR-wWNoidGlV( z!9rKM(QZ6NHDc48Idp+Vh}?E#IKph99s3if8%!Ip5~YFV z7nR(Y1DMYCyFMjnSu;Is@9MoNkh7Fp7TUn-I!AoI){=bwgKew>EPX1$cuaO5*Pte_ z_4}SxR%u`V@*} zeSHIp;~{-H!4wE&4nf1h$`i#ZgTJrj&7C*9_>;yH{FyfRx7y$*hl$ENkJK%Nf;2X5Qr39IW`$!lmm= z?9N!3BiTp#2KZh22B?mI&^R+C^9tHzZ-O0}S1=*x#t9!>A-|4It)=xn^b$_XjuqKm z91znxFBi(jFl>Spn6dY4(C$|Tc>FJ5(S1}R$2aG#fc5{GSF&m5t&i-|pmx79S0nem z6%d*frVDL|N`~&iqFcZ~Xwq8&;kzE73E$v-32jh^B2&QDH+{oM}?AI0S*t~nAQ(fLV0?V7M zV7jwpE$O#;o$pGM8YKkJVwKr1cSP2#7(VlIMP|QZl^ts}yJoS<%!^D{#-BU8^Xhhx z@1^et$GS?4{4O;sewV%|A~B(Y>4$~m(SX#k;(pX3Re_rb%sZ9DeC!|w6<#j_q|yB3;M zXj0HCIK4nv$D*Q{<2OJPSl%Axc}PwXSZ$4SUhh7B9l@ESdI|4F^b!;qngk0@IhSIy zbHHp48Yx}9gdrcjPgtQ-A+i!r_es%?A}QuB&GDu3`N-6!|$8UQX1278Hz+mO=d}O(Ud}O%`d}P6u;@r@hvgpu|qS4TSE8Teo z1NV&h$TBbXmwCBgGVgzl$4fu0Ou3?@ombgs=Xl7izOi|%srX|?1qbrTLRZqNa=vOU zL(i8$zH4TRXCLkD|HljPiFJU*=EP1D`@D3J>_h+9?1PUi`;Y*bGbfTewy_SaCZlKT z;~za6yAS?O1nj)m3Te-mMKFRcK_m1B7M)O;e{4=s;_%%QQHwt*Hqo;$ z?I!ym&O0{!$cVx8zy@n<2P}N!T6zYj_rUJZq$-i(lv^)j`N*;lKC?Riid zf>S=Sj;%edkAG=WAOEhUa$2f=ar*F)T_69f#Q|p@^7*q5KC+IjJuS1WH2H6JZ;{W^ zBo|}XQhS=TEKZxxe`;cJ+I)V$t36H2E=}s=pYxDz5xSBpnSJn)b!_cvGn6LvyvTWQ z!{t0QP|RASH+5|7X-5?OKvX08!L={x9Q6t64idXeXRp{5RP@*t*T+A&dicm5ef+N@ zVC=F-AAi4V4#xHIUtIvK_|vSU>(dNm`GFQ6t8;M!$F8_O{=q4gb#*h>BX-5LiOC#% zWF5;m-StUB&YHP5I=1m?-TtGOTp$0gC2s;Vw;H?qmyaxWMmb_=SDJL_ULjiW$4Az& z&2QJ?qw-Byt!v?IUi`I>KM9Z;ovZRHFA`qG=q zW3!D_f<@<26%#v@J12e+-n#ffz8Oh#bzzlRd^UH7l?q4{i$4#LLWNS z^f5RPzsy;3S$1rC&~a@(?m72v*4H;NjZLpuu)K+Ru+kb=OK_?bIeSy~l>19m*%sDFUN~z%_C8qbeQCq-p(yE!{-(J*`8IHtOm<_<~~@41Ozc5Hc=Zt%Tt zkND-KJY^pYpWu`c5ga^n{CPH$Lj~6RM(GM2P+(SmP+xlAsIj4Y@ym{FT^25xx~%Kj zpS8Ha;TtZ)%1|N5*dMg3@-R969sA&6+CpR>!q{C)V>{QgKl>2!&sc0DYvH=-SdR3) zTi2X9Fy6z!n*WTNd(Wl*b}g-+)=@V4kg#s=xmwHIkM`^r{%!p^DQF6;wgwHe_naQq z@1@TP&Yt(9!18|7!6H|=h9g(6XaCN7ZIc&&EWhw)S0?-!EICvtH#OMosL zd+McABV*%;cBcjlyNdmBJ^M2+6fBK1Ig@kueXm0gjq7BQ+=c7epM6{cZ^rgcUph$k ztDHS&blp$(dsm?xSaSz2^*3vg4Hg`TUoIc#+3Xpyfcw4rMTv#P15ka>NREH^(Hsov z%Dumj9DmhO(c!?N!+k$;{H5JQ-_SN7@{%_!`UclSj{L(YR@AsOA za;?WgLw%cE^PIe)bseFjb6p?*oRJ=7Sqs;CXiZb{(Ap!WY1;S+!4lKd-L^C&??1d4 zdkzld{pXA{!tGcA(WO6bhR_wiS-$tvxc#9oXMW8vcMg8D;P09==69`ap+3j1<=QM> z^v1|tP?MRnud4hx#r;;to_)(VBN-XQiHSYK5_ph5wduUJ@diUvYIS;87IbWhS z_6CE9pK~qf z_IznC@xyVS#-;;{|Mb-M#h*xOY`P`?UXZnf){Br!Kp&^bwbIMhC z#y0f^K<|fmXz=oghf3e*{dmMfvAW(5xoX*mxo>jSf)}}JE8nCS_k5|WIitP{Kmis_7@iFl`N6c0jK6mQGFBo=_9m$#xRNxH z{Ypv5ewkMNUfu;z5clBieHXy*9`{@zvFm%>bGd3cUjd|?2bAV}f*qkXfrE~fsJiFj z5!&FHIbGP}o_l;Wc)o``Ge_eoM0|W{stBTc%g{`H0C!G&X<)JGR2r3+Kz-Ishs%D2 zG(#KI&W>$w0+Iac48lh_Uy4}Hhz=JzB?1a-eH5#<=liJfBt5E^xNf11zNg7@ZVzIu z%zDoqaCij71b;|;a8KFDJqJsC;b5yLf~DpWEb#@f_?p3T&kwfw5nz&1KWQ8+z3;&C zz9d-u5eHkkl8J4Sor8EQOtO7`ms|+nOFkEvW}O+EzEOS`z5QUzo4}&CgGFx#i{5_O zO-s9A;q3=oIS7`Xo?zkaVA0#b9%s(eL^oEz6+&O^OH z#?s-kKJ^A2%OSRFk&-|14?m1Zejt46}x8A_-L=6|GN>+xC`(5<*gRS1qVU&6Uu;}ez@jHUW?|87a z*}>v>1dHDhEN@1DCHMSbD{H}`w}U07#LMc|EdDMrx3KcWODxUrVxOBMZzzD}U6g~Z ztOZMMGT7suOTfzg)h{h~P_j_=D;Xy=bV)3`H%TJ-p3>{^7s(63U*8nah9EU2V3Ft7 zuAuzt0;gGDdgK|K9tM&u(<2WoJq!+3e#H-$d0n^QrM+x@FTHFJwzdIS;)r00FMy>U z7VII<>2Tq(*g@9J*^;y5xX4-3;erD?T<2h%?io?3J4fn@WD=*Y=wOdIlI!Pp$@Rm< zQ&$9*x}t+^ObINxZ(!-o0;Wm8>{o05%_sD`>TsuC?Y-nS+q_|8lP>_qJC}Jil3SP$ z?it-X1A9igW3G*Jo{aVT94zv~=hm+EyX3QiC0_t6Z-*Q#a!^O!$39r?yI+2|oQK@E z<=L{~qBC6jU+~8d7yR`tP6?3dv30QGs&8@nUEbmZOH2tYF(nyZEP=&=mq&8G?QeV8 zVe1zKOWg?=B`I?xXWQ>mhXIye7GMHC`CjsZ{O-T?A%mr6)CEjl5Lo)Xf+a8LVCzE$ zOTSmJ)PaMk$liU>;X;#ixa^nfI%hN zxAVgV&vdxpSsUE!SHgVwRcl7gn|uL}OIB|e*62R?;j$JwTyVe-7aUyT=F*xFc+Q9) zE_6zV>+jNA&OU0Z5dpm)l9YmHez*s0{fRvAiK~I7-@{cdMOWcIh`qoAP+CK}!Ie_7 z;90Fg@T^uL`w$?^xe37Ko(pCL_kuv7E5VbFW!UcddON*qNnP|=#HD9X3Iqonquob! z)_XQ+*Mei`9$kB`-N(6ZI=1=?^&mXw-XrMPUaL~JB?QZOZ}0tIymKb)z`c|kaN@WY;&1>uR8j<$hwyLUu2_iEKo8- z{V$j1wlu`k9GS-x8JXujg781?y5dwRz|y@Z4~kPN!}9S{9hdG=q1}ef;_j*D-k90R#%aE-g9H2hyG5Y@AqIPXYL8< zy{ylRchpgp_=k|Bp)LDzLWXI<1bQVeD2DF#nHzB_82(IDIk#~~JQ9pz9 z-ST3+)^ZnGm!ROWeg|3TrwkAaKed_nY>i3cMAD(mXKJ2~p#zXWW zZm#G#P?dX0y$X*I$%-CfBk@&1OZ2*HzqULA0d6iQ?IrzB!P5T}ta0pnSK$-)6kB2T z&$9%3`1+hk?;yWkaH_Y+Cmr1Psw3S~3;kVs?TUuheiJ!~O-G9@P9Jeok}*1=%!=rk zGU+xa)moC@WNxkrjdv$rdl-2Kv3 z0#lrp@5!|<>~Vkf59{|*`+A+8<0I4VuyoqKUA5@Y6q4^Bz*@WczqFYbQ>z;l)t{M`Kt@`Vn#`4h9gz)R*3h$t*I zArP9kzrhgYu8&(e-{XWTtoc&EPJsQM@}A6b24Q}eUiUJD>u*xhA2~?a7N=f4%^ZYE zVT|WpOMA8B*y+IpCNQ3{&C6iM$LDKv#py|;{T{8WFi9QxU3xD6>TCU7{T3JQ$s7-x zoro$<^>oS{YR(GFJAjOU^dq}Y482?J%LFMj%Ef_F{lY3&W$YBEVi>`JHe>l7xlmZ` zLEQz4Q*t45Xya8_{q0&x6sJT**1}%R_vC&QmYOr_eRCGIttd{JlAYJ!J&%Wdd8$f& zrzj-f&$8)!2o0SeQ#mtKl z6;`<=!=X5B%`$txa?8^f#i8mpLh4xy)1}`NDBd-5aR;VJMZPDUy0FSEW#Gl>BiHXz z96E1$a1#4@w}sfR-13rNamt^VIi$Q7MnPD-=wDJ;<<_+%+V9b5f>S1J=s<`dIMt^& zcZ*br+)}k2I#os=oJt1?9k^MM0U`w9S2_`f4yaebsnrFi`s#)bc%Xt){c^*vaHiZX z-pS&WsTbS}0u|Q$Iw6+g^bxC6K^cFOYODC=^{wsqICR!GBE=@YkyAz22Y?O5$E|JX z_+B*vzHG3eU1`@nOB(+AOLRJj-&?Dz(lbBO`egKq9UrK*P(p%xGGKi?GA0rW#9|Zk zx)xhmGX}W#Qu=su%VdwokBLf)=Z6fqHeTyvWCkSf`dmiq&ymf#HD{EA@-;6gjISR4 z`bH#Jb2?0F@~IpCpFy-qtv zZBvoT@*%BzvlivLg;mBA$>p8$eL}l(d-}b~_$w{g->I?=A9Cd3o%)N0cTx``k7N!8 z_qbZ_!u1H10Z%o+2n$OSU7Mx!AH|sNPzSno46-L%JmDX3B zBI(Q_z+YHpyndU-srDOLpY{y-o?u5|wN16$D^C0NGHtxJsS=aoRO(0Ob5TcIT*ViX(21Bh_1Z3l@wcZs#QzmPhcuBp2d(NalBB!18C-YUdCl zUEXx5oGX*{flM45H%K0+Y{%peao-oGF8}gk7)_4Dx1K-2i?W!)2-d})1ulOUy-aLJ zD53Lek{7&CoAN#FzA~@eh0sR(CvsJ#Kf`rI-TozDk~w#8kNg8}uEh75IFaYJ8+oqm zJ@Wi|8-@;u#@r9?m(>~cEX?`he#z0i()yj_P``8NMHqR0p`E3nbL;K7(cmJ_m3~F0 zkRFleqI8kxm)4Sbr9BjuH~%!^YON~sGW1LX&Rx}kDd%?SG?`bZx3JBburF!wdyk|^ zCvQ##d308p5XJok)rU@HLL@Joid38moMtU#K)<)S757-1&M7}E+Ctkj%1!rN^$7$Kcsa|!Rqxnsj%APsop%m6SNWJBX zQ+arq*HtadOPn*w{t3emyRDFtTvt`f@P01N9J2Jc#=VDx*fnb-NQchJQQUqkre zlYB-ir)m7rX=HwMeUCZV*M?_H^B#dv zhk)(Os}EZ8$cVh;vyg&nbG89EW>WHQ&4RsNKgSABhJ( za*zb=e%pJDq4vPv6%FjX+|R+Oe59pkuEXecA{aSeYDDsfq%lTU(JQQTNYn~m9{EVL zuzrs@z4sECCU-_}uh26!Cp=8{Zt@tfXV>a=D#-gi!R?&+MFSW2WJT6YR^&W9kpFQ?`5I$iU^BTmKa@A75@ zqbzTNfaQG%u*StvWPD#jpQ*d!_KvK;*1}J9=q}IEOg?l#!4F-@oem9AJVOV3OREEu zJdqVnBYH6m#8-+HcW)2hlGT;}X%UruU|Wnzd61P8l1) z0p&Y5$M9PzgA9j6Iv!!uvuC)U$ zU263bu=E%N(>XqKM9(?Sw7Lb@V}0y^r41-uU%jy+{5vl@U}=(BmOCSI-0xj7@qQ0) z&st=uXI^oG;Q5j-^S#tysRYftZc@-_54F=x&b8G5;X3R#~JZpZd6=$-KRo~AXKSEMAc$NIz)g1;-q z+p+SDvOX?_r6FPQ;!5#S)*=<6-%DRuo|funq(W&@T|(x#4E)^(wPf`ird9NDRz=U3 z&c8aGUIH6$ycFTCPs&qp)gGM23heHhwWD1f?w%RQ-nhOp2lX#_q4Q@B$x)f3H3%+m z-qZt2|34Lb$*%)@+)FhG*@xtS(4W3X*$16JG(?1EZ?0<2T-+evyNACP_a2p69aE}C zX+zv#b$Mp@V{Ga)|B}+3m$Nx*A!>swPSwoIp;*|1M`%--GuH=bVOMLu^U6lwxC^RR zK{)uk8uE@!Z$4wwU-VMrgXgPH-n~(6_w5kGT-^dBbT4~yeW1oFqTGFGPL+LN<5>$+ zE%?;|_J|JfA%+)7n4mqURhaA%2K+W0SRqmnO ztv^x+^SvuH+`Va^ll5T-Ss$Ih->bigTPnPSIkWz82`tH(0Au;=`f%v1k3VPmE>vxQ z3*W1)OI#LL{5hG!)Ikg%C9ACa6*kTHc!uLZ9~ou0v1HsP$!j#|gT7^MGE~{Lt@7g|1mlICtR!wmZi?o)p-F zuITr{{ZHQEU~#73A=rbiF2FGJ3d!XTUW5LnKUpoID>cTsN6JVyZ{$jda*tg7=r7ku zc=5+A&^2>onR4ufr0f3*gxC6aF@-*tKwxWzCpf)^`mCGPZVwYJ{1}c za2y`-m;XNd;J@E<<6Mf}NGpjggo0wvPzl3Nv6942?%CX>A;w>HJ%&$cgHaON_$$9N z=c`Fia7D??e$@nbY~!31iPFZySI;u&el?ZIe)0CKg_|a8k*<@Y*_u_+%+He^ z*aKIjPsi4Oh24ig%a~0(RA=VcLfTA3E@%VUv3PsvR9b27DpfCgBYHZPGP*cWxRbFD zpNuHoV=M`h?=?R{_4#A0COsKjIVd96v67-g2lvqTeveNkci*(3E9Ok@2h%xoNKnk0 z`D8+Wd@`AXTOhb^Z=fTW-We+J&U>}KJFhI&&Fe#I9Jhm)O9R;bs`ZU*M5d21<%qHf@fKg!Lz7FWSLsu*q1nQshMl${hUdOOrH}?n6oI(*4!-h7Mer<#kur8(P!ADc_Tix%@?n zNcW4KW?paEXK!+B_WmBL%eqA(l+iMSLFI{Jlqt#IiR9QdzSC zq^wynPxj0IQkbVb7N=CWey{Oq^}4Z%X*s2PiR+nzY7v^egz8<35LL&f##8%^yk!rT zw*kTGzf!{+z9#E1wm4HQK3ZXy!CH~Wq2J*i*9=<1lb3EpY>^xw=~IH7oVFnoFSUx0Uv3O=iE$vd9x;Okj>*IsZ zSY}W5MrG|-0mq?9+4ns+X>_HYw#~?sb~K1%WDr8zr3Mci&p5FS3l6@ zyCS`jzap+ZBO+?$@3o~19dKJ@-u8GCv5^9}v?d(ivGpTe2|{RBUDm=xX2Uy4x5Vl0 zS)RQ!&>R^mgFd=9Z$$Xj)$3+0a%>7~F7b)@rAgl6=&W9Ih~B9-H#ilti9eeJ4bK*~ zkL9e&8Qam@MY|*OXa~__|7(9A+H+&-*Pd(duTWcQQfftT#i1Bn5re^% z2xiBo##1&;-ggE_pINZRsDuK0KNz+-Bd*e{*;^XRH}2`t?4$L%Rzf-s&$(7+IbVum zXoDh_IoJWg6?T;~5}WND&6Aeu65X4trS})p$v&B^BuE{Jl5Pl^gfKUJF>y@@FqKZ6d9(VLWYM5YKIMebjV!JIjl%+l4> z=I%Y01seNJ8d>BKNf!RBHaE7U4iNFz{Rl(kJY3(sAFSWVGOvt=xBpzF((njsSp42f z9^=1YekGc{^C@#=t1h`CfWM`dw;Kz|#LfC@Z}U!BUIz8}b@{1s4Ac zSn>|Rl6MG}d=Qr?`5-41R&NK3{{<}d0bsF{!IF~&mYgiG_S%@V#BYDP5)=G_-(RyX0ws z@h)X7&17Lj)Z&@PExbg=V)zS#{{dq6k=Ju&hOHn6)ZU-U@XVQDLWv0yGMBPyS$@# zUCUNC1B<^MEWH=Ol7kCY9;-HY?IVhE-ZlY?e*-LeuVBf01xwxtSnL!q4~H*aPO1c! zT+^%8U0V_?H5Xvg)bl+F{edN4%Gl)LT^dDn2CmoW3|E`G{ED@;_Mq=2wg{HmTrdS! zyXN+KmeP@260rFCz~buzi?0tXzCN({`oQAr1B=si?0tXzCHnm`1-)&>jR6g4=lbu zu=x7G;_Cy8-y1BxKGu1BePHqRfyLJc7GED&e0^Z?^?}9LC-o>cF<5m+&k=;@@EC>G zbWmHrfbS)q0v3O}uEf>()!asZfvNSO7+XCIs-lO9#zzm6Y889X%?clqZW}(NTT5&g znpyM>+GOtxoqu%|(cb6>$~AI-PZh}6lMHkBStQ+?tH1Z0DY?EXlA`ibG`{O=KEJfI z$NHpxWPOqsRu|yf?E2KYP!B*jJW;-*|F;z zRxMfo0Ziq5x#ib4d{y-88@}qx=Mi<~=j4mMUKe~VrLHHVLCNe-( zOzsi0BD#Roqv!(O6ORADw6P(sba-i3tBCjyL^a|+5Q&K$b?t}tet1uKeZ!I`>p$?M za_%p*6sP1u=Fsvi`;h&y_gpwWGFi9M?bUwK-|j>BZFvOqEqDLk4ql$f3sRiw(UW~h z4agkL7yV5e&K&H3>{pMT%%Lqr=XlVXl#|Yp*xkK?P+o%NWDY49IipK97&#*qqUWZD zH~VOu_@s1vBcdebu>y%%AJhkb0$f?M08-Y%{K!7Au+EXZw66>2?Hu=Z@bd9{J9y>3 zy57*06p_dGia&L|p;K%lv~exsGcRY$$~Ser{T^q*;^1F$Ve!muk$a?LdT94*eKRi+ zx^nu;SA)~Wj@{nUpUxAx=W2a(w}e;2$9cn|hhee%&J-n^WifP5!fzi#zvFDl?}Ty! z``#Xd#>(2s??e(8=Fl?-1P0F*lka&lEa%I_>F>THqpl@%=zy%qxd~72eUrKxoyL2@ z(XV78M%T0A$N;T|qKnEZczo}%KAzUS`^x0v7rpX|?4xyK9D>|^dq#4KI!Ag^8mqW; z$4dCl899#3!G_2j;>kH9DqQEN4Iy2ic;=4C98{XjA)cH$B)?@J%=7F+Jh^jN%;H6g zb>@(alR5k>bEqZD91<=vhj?=5NZp-RgKF=q6V92d6AnFJ>CMi;^_nwRewi~@JDfAu zj5TLYUE6mWD9?FALGpO@x^n?6{;qa-c^KDlfbI)FmmBiU6v`-p`$lq(1mN_(w$Q;LvcP(6pD`zwvi0!AIIJ$)jvDkhz@9sl>`fNMnl z3fSg;2$Dw5&|bPecEFwy*K6dK;8XMi*C;YsASZX`0vmgl)Ud7(Z_ipdw1YnmPZHmVNx;ES-CFMrY;_X3884pUk0GMCNck zI*03@dCS`=KauB@i|9TCde7XnnS(&eKBOIHAMF)!-us?8b0KrMT$uw=W{&e(E)JSQ zDghEl&F|7*%J1^78(8%msYg9?S1WU9_mzFfAId(w<&u5eqm#R4$J;sT%asPzGgsh~ zIjD76iHn`n&WczHINU=LAbn)GO)l`O^7Uhf@gEqF#)fo5OINgFj4y@pX&YyjVC$HXwz4Sc94OZvkdWilf8>C}fN1%A&fh$V? z-nV-vIQyW;=FTufvp4F&>X_<@dj|>rj;*bxQ*3Di6|D|@?*s=|m_+uWjv(_Qz``E5 zQcIS3#_NX$gmveX`9)5BRH=5YrtIeSy|Q&@Ei zCQj*I%|OnGyCi3%;9z;qwdB}&SrEBL7mi;#Rb!m{d!^j{UiuP?Mx|E?rrTT>qC5Mz z_kXh%Cg;+cdgAWm66b~&%M6WdywbzP-@X64bS3nZ`@y`--8yw6>!b7cd-XS|Ck`*U zdg48E5wzq1D4CB;q18pV6)p?kl}fj7CSFxh_>fAd;)*{fXGG@@ZQ$*}3*NpmfK?XW zshTeL()G=~e%!p=J~2$fTdghcg3&EUlf;S&3%`Vq;33zCeSr|>@s+fVzW3UdZKf2 zOJ&VU8nR}giLBXa1kY-MgJ&)B!t0^)htB8kSYW{w7)Nz}m)f9T7tibsOe%cF zChp>QsX3FF7hMl5wlmoOmNvlBml!O#0!uzW80%%%Oce+Y>Z{icCBAwv#kBi9N#%1! z*GXk{Td=&v4i>sPw^_$Z+Z=lFJ5HWm3-@XEtCe2I#((8|lC1N+@ODORdd`EXg4wZ1 zeD1m5r6($wC{@PhJwv}sUt%zXzhedDvzGc~D7zd^8Jjv0ze|1u*!N>>@=CceBL~4A zcTlEaa4!&%JIE&!oSp|^_rW!iyXrP%4i3uTiceXii*|kO@#c4l zSAbD;GB!Og{4TLE*=9DpW2Ix}dq68gxsg_XzU;NtpTW{=7c6mXFooN@7CxCha~TPt zXEnU5uU!^J_`Mq5p1C+|aG(We)*@LqIJjikU9;rSd`~~OrDvjh^+ej_16Rbt$|zcA zWQvN5$P{MY#!gfz#g_&ap9ffc9#`SCHllD3?PqZy0U>L?3b_0(wyE!>UJ@)ZIk3d1 z!4jXwbV=`>_htz!HGsy(KLnPXe6aM>0@EEbbL3s$-_Tg-rSEF_ouZZfo<@P8KjacT zb4+!PJi+^>l?Z58*5j9<(+x3 z#4Es*$j@4ovP$)$8uv+~sSs$BUOs1l_&0k3TPU`7RN^ zd3b)88p`v6tdAQketEF?0Knn{080!5Owe`r!PLzeu`F_ySWd@)t2dje|bkcku85P4r8GRu$SENhW$x-bSq z=8#U9eNbfg{$h2}udX(C>6trw{dJ1k61%%9!_bgy{_r|0iQaxKGqVpS=iVb$UT6|~ z4j=cHZfNq_E@TcSc5r3U!Iiw5oQE2$j!mx;x18H|&y8EOYe|esa4Y@b!79&HP{!7{ zdfm*S*eLt3jo_K85;`CQvJV9t%fnblxo^5}lqS{dhMvV{J4f=QHEgZ!Ed<{C%g2*_ z+yg#)9@=;XSHw|p#SI)>$&lzAkGpVQnVlEuW)8axT`|>yE4D#!rA1WsK`yMm!NnN+ z_gaf&AI-f~4OaVCZEo)%5)ZDF^mmTx8~4<7a3$avTnWGhSL8x)CD0UHX}lU-QNw~O z0fwE!o4e7+Nu$k8v00L9&RlJ7bQLR(T;Ku-pFDQ3`=BPqW@qWf&v4H|WgpT|7FU<< zojHUwvk&3v#nsj3W{xwO76*)yy@N_i!=F{r$Cf6rMs<$*HoO_5IcuVweWTxkMMSNxZ&+MVtBi>x$t&ZHN5?5ZnF=KAomVRu?}y) zn%nHdGi-}1u7dD(DSYAW*hYA}n%nU9Q!$sWuI6^>N-9ZsJ2!QB`_x2w4gZQdex8qjf?b7eV+qs9r+eOdA+dTsl-fn1kJBb(GPD+QjpZO77eWf3s@&Hed z3~$$RG`wBNI(j=zFT7owiSTwJFT7oaNqD;mL3lgMAiP~AS$Mnfd3d|1T6jA&hqtT4 z4R6;PBfOnO9Nz9RoapT^8s1LChqt4Qp091>{`Otpdl9pI?UKv(EX9OF2YNB&&JY1h z2P)!nSDB_cbCM_go*OefR&8$XAaV}fs}hOK(}E;C@oICIZ_v2Hhpu_=$^b6a++6WE%v#t1dv4cgab?-P>znz^6)E_Rgp*6^e1!ZyO4d50l^g|Gq@rHGL{U; z8OiSqUdVu~#Zp#h&`=>d1Gjv1hDU9#q-$BibEl>3l&<)Pf@g$~J52^;A0`fMT+waj zt*_6|dPbK~vt!AC?1Kylt`yJZJoMwqKKO@nzRcvzK?YDiq0TGC-Os5Oz42*3D3D?jiogfUFhIyZug7?yd(F8#-j7< z`WF4=f|bi(T#w?^yS|;bdYE8QWQrh0_>f3e_z=%m_z<^k_t75Cg1@N=0joUXJk0&Q z=l%8`p@PV_dkQwVl9IajgOeii5-WLp@3Fq-^V2XN>(j1zc@CAe>tjS@eaaz1Ypz1S z_gJ5XD7kNxn&6L0lQ{_1(9m^+8lJ<|5_x`a{bnCn$?{HKhTbi{pxkr5pqwRw$sEYO zW9vWQsfz!=t6%XSNGU3=6l!J;zM$am9vWR-$qfxo`GT?!zM$Y)ZfNGv5+UbH?1wfC z%^cjA*@s-AoDn;qbJTyJqil2mk|MgmiPhbQdfl8a)JGSP;T2s#r`YHMSFf8nB%tm- z)aynUU{yp0F#VznJl_9Rm|OqBz5lyst^_c;fNb070wVPBAE?)jEZ zp1#N^=?CHMOwP#eQ$ccW%9EFNX<^Z?kZE*1rxqD-A+OG%m~r>}$SJ}lBL}%k;}`Wb zYIH|gY0-1k1V<)6YJx=|)00x$6xA)eWEuJ|` zGY7}x^2B=m;hf#HYe90S~W*$^4)0%u+qq~A;bA*KOC zFLTgZ150iN6C(XQz*4se#(DkuJ+SBkV3ef%F7G1)U{6w(aRj|}Dg7M<*e(&*%g-KS+@AQQTp0(i%o+S$n?VhJ#?=+ZBZJ9T35BObr z)8iU>r{*}x>bqd+OAPinx7HT;UHTG(r6!5l9eoWfZ_I(EFELo&bpy+rFJS4_1eTsU z%za6Gi&M_hoG;rT_edD0W7B8b9LP6w#0SsKkoxn3lwQ~YSsw#4w80L@yzGF`A0wh; z)dE_cT3rag0E zoXjCrBe>#z39clTW*^NV<$RIwxceaDI|nObe^bl!d5+V zKkFOyCP_~|vS1&zL!O{~IEdHzW z2(GUlj1o6Eki8qaS7RLBBnx@{NEag5*a?^-gq=gN@1BR-8#*99_H8lW6Rphm(wErp zQp0=UijB{JrC$(O@1^GmiYqy!OGBQuEUpyLEIsRpus*U2oovn>So#u!2_`HKs7R}0 z3eo58%Me*RS$O6_SCW(WUW&|iUWu<+i)7QBIdyk!-D??ASa}3*PV{W`#Oo_iHCuU! z>+TzeewWxHSbTV3MAzaOzc1`@2iXDHo8*APs#{2rE8TyKgk>$d5iabkoWMw=!0H3Q zVZ(P-+4TPM@$`G?OUwb9UL`h>Toel zTDyAU#XU;P-BM4S`*CmmF2BP4azD%vULrGZ{o^ig`VwFJ;>Z-KlF@B(lJH$Fk9{-I z_iF2MnHN`t%JMbY2m1yT11vTDVCf$VmfCADE{Qoy)h@Z0p70GX;n9!2ac}+REcu-%qPRJC0!pdDx>ng;v!v+Y4{y&}B-dswo}Lf>^bqRU^d+{I`UQk`!vDPR zTDrQ#w58L&%gB+N_y<^R4dsZ@Bbb-bxzq_q=ep2S&YUhE{wEJKYrcT@?xX&D!QZ^M zt(|%L5`)z)lWn%KMZZfv7nq>`u0^VD)+g_O?*jEIvXPrLa#dPieA3MG+!-~&;cNE{ z$Lc;8&RhDs_j*@O-+R3ot6|!n2dzD4DH|^L?NUzqz1m=Eg7;lti3aJ%2v*;r`rpJg zSU8)DW2`{koEwcbz5?toa_d~&!2w~mXU+=}UFAw{gL{l^Y3SNB^n2XRyJiHPb35YL z-%&A_|6ToW&I4IxefQ99zL&nlQiUG4QZN}@wTClC_rR5sv#eQePu46PpEY0c(ym$9 zIp4d7?Dlu9^P+WnTqnOvU*b!Hifp72_MS7Rvk%GL!IiX@oTVh@tVIHEzgIaURk!;k z26Mi`wZY#d4=xVQ`w$q7GO*MJVM3{;1xp_wu*O}qoQkc1<3!gJ-7jrOhREL9!&%qq z2de4uG;^xAV`sq0jCINrwiWUDDoBR@EHB-shyl3cl=}W9Y zLR4hOQu?!&hfn4&y}e^oCt{A|M}W!7+Ib1@%qtEX8seAl*xo^r&)61sd$#VpS_7fhF*AIGq04zl}EfUkts4D zBNwDgl_t4pvkyL*%<=Hah+dY5Nr=ln+T%^+xbX@ex6SYLyY#%cokd4tB8Cp`echEa zZd>%pYel&Gl|m5xnPw5)=fX@Gi(O@2KAAmpX=(B2D0hjz#>)_XuZA~gu7)?Vf+`g~ zLJe=|{%Uxa4qVmf)JkunQ%j|bo~X*ExT3f3-8z$f?=OokGQ|@f;jtIGTUzs?Pjqx? zeYr@x~S2+^@pH#%sJrs0oY5=9Y z*FSWRj(2SOX&Ec~cX-{k(+@o()SPAC)w)PvY;o?F#BA=7+|GefW-ZBymd^j6dv46o zICVF3NO8yEh$Y zHgZ={PKWJ^PKxKV`qW00fxo)C&UTtpHciF#- z1DPnnfxPSp>YQmy&m2zK2bX?u#Wv_1)g6Bg`JIDLKXWi9gR4jGrFz})90o)0 zpxn!qgEG8gmr>%PZ%9#(O-ES?zq;1P*$250T#45PS0@A(FUqk)SD0AlxFY-=iw%Wu zNQKQDJZCv`hzYK6-p-M}#1y#nB?kK^eg>sl(VNufMy9CEjoiPdezOlQsNhOY{^E*P zH1?a&MC1{#cla}r7hBSHI-idQ4eny?g?+dI^4Y<*9JVek{q?POWg=>r(K1& zBfs$WGfkJScnZSXSpnhgT9Svi^F&5=tHTX%rw+xwbQQwerK*LutHTX%hpF&(8eDk$ zwM-9PJ^Vvdv+#B|D>{;^8s8=k5#D}JHZ3nvha2A}7eILXrElcSsoBe~L_@>dg$Kji zuSI<5>RwtNeo6xgZ}-epcste<-p*|i-Y$D1yj{(0c)Ly|;q9`J!`pde!rOI=3~!f3 z7T%6^hPQhOF}{a;);zcp4+yTViNWFza|*w@%b(w+uaM-D^c4bgz!^(J4Gc&4gh`x^ z?hTf{LSX4D1eTg$u=vuz(pLzKrk%Bylvk&3C;ObtM z-m&+}VPL7-p%Ny34i>%!CTf%KNyrQ=eTk`<|JS`S#a>m$65=vh1Ew_Q-?P|CA3B)ep7 z4P&EkfTiXFjFPl_;~&Z#WI%9028=z(apQ5Z{T>;x_w8C)1XtK!=SXbP9I4H{EVs1> z!Q#sWOD+jme0^Z?^?}9L2Nqu+SbTkFHuj8!e}gMBAh;p}f-4C>!IgeI%ZIoud%jeu z%)u{`kF``DskzPl)v+-0$Vo=N`C0d-*mCdriH|)?uBFHK9_wp9Kc(cc zKKcB?i=5Au6&KdX`h+F3KIH-Z-eY}NV6ikLt!4Sph0ikw@>{ysDW|ldeRk)lJipr9 z<()L@+%2`ak>@Of(!FHU;Hv$27;o_(fW?2nD-izySo{ZI@gIQ2e*jiJ+cOf;1!Pl4 z7vMoDo+X6jjIQzdo-bceXhUvjaK+SJ`3CbnBOQ1^-~P%jQGDEBng$OYD8X9aq2HD7@&Xs9dh}!;x8a?m`JzGu$rZYa!uT>o z64s~cciJUpjt8v?5AIzs?fQ3F#L2(Ea7F0;T8Zwx)G>H{&Bm6m=^oZIZ=6_b(&|Xe zqu5(eRXno;mPe@Jjn1Wpx95iC1Xtq3!80`{a}bTe3%RhoNv7ZSO%?)r+*NX+-+SOs z0$|oGhcs(u8!V5NYOsC9alhp3faR@ju*dmoH>TN7 z;&2l~6Z+Hzao60OBEL)BJD7$A8S8bsz*4hfY~ryX49L1FO%CXQXGY&u8c0gwI-1zvc2$9`|=_ zh~-yIy5gA)k$J@u`aP3m4(%5MBjy)&ol*l!KM$z}sapig+d5#?1%#+Jj(w>Mv6*Dw zM=mIDjNPqvI5v~Wd-Qv%&*mu*=IN~omR?t2G7lFo;tNZEcRltzu0&_gLp^ciFK5ifCs~uk1EgG=>aw(@Y*`WiLUt~O&`QvwwbHfrt8=i8> z-rCdCz`QYc857+v<{6son=i%+?e5+X^y)9iva@DS&E$NqXgS|YUt%dm>9Y-1AG|EG z#O+nMhnJ{cD7~-)vOY%?dSM5I#@PWmbNziXmI@O5u>&$M|4`;o6p}gE0iDCdi_?dH zh=vsXK#RP{WZb!T=DK$69PEIsPmCaIkw}}pQ6sVsX@{8uZ_ga;fXs20@~)3$%^ara z93EZE*!nz-jP9d$I5PCw3GN(Jkl>kXGv}suICO9+(Yp`z#L<1c{~H?TxsE(ndK160 zuv*TXn>A-nZOWNnJ@KB0E0{B9p6AT30W6!6TU$J?Iyqn_BKL6YR=e5ral zb1WkIuGTRD4MdZOL;wbD->BUB}K5>JN zecS~h+?<=(an`3_Q08zPnL}tN_cf+%-*;tI<~%W z7394ijxu|@LV~?BGD235xEkZEkIuh3oEsROLB>Sy%p-2VV^q4Q^Y0uyhtZ!MdG^LC z3yaq?up;P z)RG0K9CkT#&Z@#HFVz$8+n&AO^HNJfSJ%xk-%IZ&r3!iT^vV~)cReXkUV`0ceKMRf zuc4to{+#TC&L8~YY&j3={mubZp>bt*!4)cqY~=mh_bOE^r=}k){bRvWdkvP_<}3Bc zy>yh}C2EI5YiftP-@e;oj_QQc$f7GV8>1`p;3Xy^!V-TSQp*{MwB?MHv2@Me^<6r+ zlEaQN<} z@GXsN_mz93qHM{0n^A%N(3_#)W%PaQnSw8$ZYJz)~7iHc#&NCkvZ%bh5ORNb{Z7@Yx z`)>2k6*=vBu#RHS2v6^u#m1&@9$4PK1#|mn%?cB8->zt2ad64;%ZGSHqaR#aRpyWf zx^k6R4L@}p;itkW;Z5g;+w+jV8``+~-=#GfF`*3_W_XiiweY5Uhj;mb1gzq!J)D0o zL1*vpZ&J*jhuog5SPtg5Z&jys@!`bkk4%0hK0kh;wabErM;qiz}0T z2;_vWq?P6@1uU`;%|H9S${Fbv-S1z9{NkB&Gx)n^g!$bAS7NhS%QctF*woT00!kks zu*O}eiLo_=0;B7xq$q7Lq_Vg6a27Cp;OddjPXR1#5K+Ow!&iST5rR{^J-E8Y6^lRl z{JAqii=honC*O0?Ggg*TXcuqKysmlYc-%o8^^>p3oU$6Myr zpFeBnm+#oUgEz7<7JWXmU(MAshvb05RwkQ+TPo)!o%Qn$-tX4$creK> zyFNLZop<$OW067j#taC(PR^vM$S0G1q{o}F@yQ%)d$t}- z;oagTJ>Kqj8?QJR1$xJF3FR2Dmk!kMj!u1Jw-?R9B-du% z;_6uYo|_Dy$P}U3u{F#QfBV7Kmv*rAc^qtg9$-?ogDb^aOS?Gi*d#YrM%?a~|D~|4 zm%OnXlLK>fIS<7OOOscd8~ky%ckI>x-W=;6I@spqAB+XJd*g2pUbxY--}LYFy}YY+ zFbZ_$*uFUTyM1fnU|Ty3hTms>lC3g_p8eSypG@|lr)OwG@3zkIpfx`D%t4pW9Qb|a zKtdh6HlqFF_Z_?Oiu;|XwHD6;dYJ>i&-&80$M^W)J9cZE?{{nOA8dO>9n8}dyFMhD zHFM@>znrC6%QY?B?=k)Qy~p~lvu?(&jcv{8;}539IP<2D|NZXI*v<#@BFoOpgvj2+ zTsz11CBE$o8LY3dm+u>nOA;%csF)? zl^ks2(+AtSwu4n(UJdW^POALm;Tda^J&zL$OMfC%jOC0`T!2LF^q#r;N5d$ z+UJb!5yt#({gb}u`H$>Zs#WJ;0Oxz_pY%PxoBWOsKDfe83zMK>ukwGhd{0pCsTFHyuaCMbRdmfs*<~(Ez<;=x!m#%on!`s#2 zhPR(-zqmqa;qBbJ;q6Lq!rQTf@b;_2-F@Ip;q6K{!`r3xg|}ZF?&6Bp6yDB)2yee| zV{pX?+w;)zEWBL=GQ6EM4{z79CcNF-yy5NlHt*6d7fN`$I^6K~3z05eQN6?4rM!o? z%R&inXZeML2?H3{luJmjOT`6W2ybVJhqqs9cW@;qKe)1uJ@c!>UAhvM3~yJ58{W=p3~v|J4R2S68{RJU zJiHzD!rQMTDf^%}twHoTp8GQ9m-t%a@-`QAZN zCcItxeb4tVt!D1qwf4`MiwW;ty=P#8KV|fx1BH;G1BHgUGfdsWD$hML5PnY^50BNI zrgu=@=JFv`(UEzVrkXXg1A-T&3Za+u@#kfr+6K?!0hz<~$nV$z!96=5ba1bU?^!B) z@7U^QZg2Rr)UC*0tu}fG)4R=nuanZQMFLxJuLdjoaNUAaZSIyfL^{Ijt~PgZN@Iww zf+WMQXg-lgYICD+T>9GX<7#u4Hl!;@XP_y^9=vDq_KcJ*hMt{dbcU)XCuKV{er;HmcF%>JeYlpvRo;HI4>BP8AOnIc zwYi<6zCPT!=c_SO<{-MW5B{OxikTN&kpX)bR7ZtxTy1XV$os!=Kn4U?!c3WiFv~vD zkLSKuU*CmmvkxT_xeIp*haY%#vv&|71Xtn)nM18s_CYKx&rxj}ex;{l^k z=8(@HdXe*)y%CKas~N-MfDFjqr<k|&m`n>a)Im82& zPA}B9d{;(7=tl6(cryW;kXJYQ*0C3v-4xVrc`Kr@u0#lS_5?Av_bimKK}4@BQDcSWQ0nEp) zRl}P*!zGyWm8}jwCHD{$17G;U!2ibkAEHeT|1ZcDJ;L zo*U7h^LWIGwXKbg#7qv46(uR2*#S#yYIq;tYtDqUjN(c#X6gA{w3$QO)zIWQ=7)#z z9!yWRGmd&!)%Es!9GSr%N8#RIETXi*Hdr33glPIO8waKR-oDj+zk8gow;zK8wn5hH z3a+fc!jk8v*7xzf#*Xiq+pHNG=O%8jd|Y@nd`)T9^vZ?aldo41#HNn@YczaSF zj3Z>uQh8o*FP$rPt(xG(t#-11A*QRFy;g*=}m& zzB=LPa8!`oOI)aDE-`3nNNG#YT)jc|A^BtJSvh;pT%tne5K9PMJ>to-?_;|#v3urh zh|WRVTiRe=W*=;b?Bjw@J64Ebd5O%`;@MTrykZIc-u53t&teH#3ny*9$Ke^e=SRxk zQafx8YE$;XLDYF^ii?Bvh44MHV)^N{omt*_E|31MxgS#F6U$OE)wL)m?i}0e%K9jy zp$&>%_C`qxUML(ZXFRu9n#?=FH*f7})^uz?9*W)%7d>Yw6(Z}?<1PCTU+CD@GRi{P z-^uXbzF@LDWuMRYz~VmzqhNi~3s`*NV3AQ^s?B$-u+Y%>Srtn|VEayuHDfPX3wvSC z((jT-0hV)9V#gJ{>r1%zW5!VQRc<(vo~(r%qxTz zoXR1cdt{F7OMLTgpKUPgIkX|kEAvumvNuUZIU~73S)Zc}ZLkA6FX^**Cdx7vnFfD& zd*)@5WDbGi&hc2^H5|@b;vZ6enL6uxR&`}En8e}zo-kO}%nr!<#0at$s%`ehd7U{p zf-?u+o;lb7nM3S2b8wt>4j$v(8{XbI;`6}RiOe0_S~9!h#O$?TrB(U_d083pZ7%gdWkREUL)*Mo>+x zSovObe!olH0Bql@H1Cy%@ArtooSSR8^v7gc|JrrWUYi&!IhtUpbpzX;p4KPnIP=OO z-McUH-t*-j>hIz|Fh}f5u;|oa@n2o}dCynU*zzG(!0PAv>l5tF`na?@Z(^i(jmjegvz9mA`@gwI>EUcG z@`r+Zj{fXdI63R%lwN+y6V&x-T9~y|zsC+_r|fx<0lB|<|JOdQIogipXvq5L_qnU- zx}GCPaJ(intpT! zr#i9bWtL*nQ+LOLFZ-zuO+f=a5N%3$Wxn zf>kz3N9umDrtFu_pZz{`eoKzM^*{ccey_HWYOB%^^&s;qe%O1YMc&57h{o-I3Risp z9h>|OzuUgL#x^Dlmbx9V?bm!`x3BKO_MN1IDWqEZ!`qj?h@^&>aP{?WeOb+Z?<>AJ z(X#EeW-StaI=1%P)eh%(SjqA$Ev(iTL@iN8x$6`3UmZlnN_mO${pEFPhr3^COF47; zedtOMEo;$gGJ8`}n0ci-XTRdVIZN^1?5#fie=dbDW6vSGxKazSGT@$K%KGs3{;uan z{oA+(m2i8eQwTW~7B8f9|~))2j(yI>74I zABH(o8V1i7BF%o~0PVd*&7n1stk4=M7@5b79=SjZ3$3XM4y`HcjlCs;(S4X?X@eAu zEsouX)|3b2z8Si)_cH@xoBp|C!Nn=PJ!^6Gm+ncP*d#nqu{ETru0IwPRDZFxjdLQV89=l(rP|l5?CTk%oavp-< zokQRtbEJRMwZtlI;N#&Df@r~W^LQ>>rF74o9p2P@eq%*DX3c7S!^5~)bN5}<@GzyD z(XXUxhYz=k2u{A{G zqL0fCi>;w_DYk|*#^T=7KRF}KJ61;V#zubdWJG?*j_5x4U;4eoaSo&12R^=c0V|HZ za5cPp2Ol-OEUSG-(LGQQyZp+}qQB^FR=OghGFGu*a7srHZP3xPW@cW$$LX>6NXkyX zrz8CS4j&KxWgzo%p=7Mwnats-#^7G_gse}4 zft>HZi5b@*#D&@ps}vJzqt^*#|#*_REi+HS@J}Y~>&-jX#2=+dD|q23PWA zvN!LitejDYTO3?*(4M8@o0VnfM#}f@5x0zWaDg?}d!|c&SKI2|$jzA(-NC6O=6uiR zavs#R{%+qrJS%?t+8=D+&jX{Q2Y<@IgFhy0Xi_?1aLSLKv*c?D4)osHIn>yZgPjZ#%ZW*Q>8xoHA>}+wbk$ zr2`?V?)RaitFMjhW*J0R<`(T*gf#blTzzfV!hoAQ!}}L{zS5hegRg7Kma)lIyB8wE z>$q*B+w%PPd>M|}2O})|psHja>T7eBmY03xO%?S56vfa6_hjcy?V&JY^TV*o@DkaM zxtBaGoBQT_shztlt?(hPk4PEMSP_yOu~z0g-3r;5*#~TDL{OY_oP7Z_t52qiA#S9B0@t_ z7jj1UeefbLGJLmrk^c~@(X&O_qh~XtqDy^YouLECp;@2A$i=;PZo^+hsG=X3A@p)$ zfA1k#2D-oB0eP;(o7gLxT!L;KjA8xMExIZG`#y?1UG zr>b?MH|gen&e+r^a$je~`EN=b;Um4;lraKdNJ`fVNOQh2Aj4ys zTj2+n%Cu+BLjOc#Eo9b@cx zwX~6W_eSpWNgaQp*QuqAU3)I%?1LB#?eg*LJy$myJM^A?4P7xga~=mB<;7EfgD)yVFd^8!alKQX;@MFWYfRoxh! zOL!)-R*h_A?X}$7d(QnAS$nCqOS_knweo`+5m~E7HnNt<8NGzWi>yVGk+q%xjb0)< zBC=M7dStD)bfcFj4Ueq#wa8jEve8RikH}hSX_2)&!_iAfg~(c2>yfoWXwgfQu1D5- zi9NCwXOCWTDqQI58XgWG(po)wiMCsjwb(&qtxAvRB{HWYYn9ta)_O}fdI=RXvQ|B8 zWUVMz^b&0#BWoY^up(&b`vykZE?&Ny1Afnrto#ttjI5PX9$D*k$>=3mXJjqUVPvg( z*ytt7lpCFsp77M3>e+V@6!7dEHz1BPI$kUx6{>b zNrcZFlF#R!`(5hGz*6TArZ_zF;=BuE)@BYeAm_o=l6_oqW4@Q%3ek_`$bltC4h$#X z?@6{AxzCD<%> ztV}6*;rGe!`1x}l_4B(3@iAT{cX7a}pZj|b@?Br!x)iS1M_{p!z$g;?Jx;uwIrTLA zrRId5uMt|lmpl}i73o0-=7@JJG7S#s{F#H!pEKh3$vsjZ)j9H}kJ6yj7=w9;W7j97 zo;fH#xznc%WNdPZ%#oZTu;_`W#jZ{bmOcbv(G$Va%Ns0ppJ34w!Q!LkS=XUq_9h!- z^~8JaWOZsViGmp$J<;#-4h)z?-;9l(=;_DQ@Pd_Z(AIL6toYo0VeHkZeJ^?aGGhCu4f~DszSo-#WMNh=oN!DGT+)Z~7OL+|d)kQX>nN-UMLL6Tvji+_OukCRqyyLU7P}SPWKH`Qn9spEc9(v$yK^zQ>y}-=kDVhMsb} zb5JsK2T9PJ`6)lUmQy%Z4idnRwJ>saeT2&505k4dxEM2sw4mkpE>h(A5qamx8*>Oe zH89Fy%kTX#G%ozxeOxiks=~Ue?0TpE>yX zJ4bp^`(9XfEO+3!>q4V>`h7UQm z$Zq8ok=?k^`oqjy*)6ITe#QM4ekEHuvRk@9WVgE6^@p)SE4weXEN9+4eI!}FhD;;7 zJqcGD=jYEH{QRLS<=DBu(h71vT-BVpz+}#xpFeZ(^Jfmhr|=Rwf9FVlTZy%zJA0=& z;WGzEb@stIoO$)d39hJ}*~dBic3zINj!mwq!tnId0!z&WSbW1^s<38WDJMBMX@~JM z{C1Si*u=$;g{?2`UZ~1Fx@zC$lTuxBKV)9USHKMtJxm7V`uWY9_#k$g8gekE)b5Q8 z*z-_d8()yp*YLWluU*;AOS67G^YYT}yi$9X{w{UDzf1hmiXZFa7F`;r>2+@&Db0EG zO%;|Ig=XcV0a^@0qvlgk&p-ERYv?0g8-%HF;&^dLuJe!G~fF(x>EbmQ# zB@PCb93?P;gQfe%11{3GK69|t=7PoF4)(ww5?Z-%@9<_V8bJ4V^&vBp`#rKE-=ivr z{>X~Z0d^IdY&<}LSmKD+<|K4~sTxav%=pL|QKrosq5dU@3XI}3=f-2XF-X5l-vzMr z6{l>ZhT~Ms$bFVobYN0Haz^*2$QfCYkuxGOku%a5BWKj`M$TY$kuxd*LNE8s)bb(q zx{)(Vp~8!))R7C^D&bAnu0H2MAT3>S!AGYiX~T1Lx{v;M@9<_H@`6HFM?^~-cOZdz zbTY8yc(JxTe3;)QX6<*W^#Dtc{a^DVcu@qHwJ5Ud@A8(K?17M{xC`us zEM8CDQDT@+NX2 z^xV9lyIIk_ua#crm57(`NkUuMNVV7;2Xmxu2P}Px!0PK$>sx**`6F~i1_bv^$>5%v zn0@Ha(C-N*%z2P_*{`a~&8J~bldKt=9Hle6AK$C){TJ)p^-;|t_i>@LUZBnTL<_+D2!^UP6;x(ve&D1XR}C zI7*_`C0nIbz@`S^MiZO?=9WEM=E~0kJj*Br2O$cPK8~ctz};3 zbbg13`n$*aq_p*SsWCoRQ16F2ujQRW1i8P=h3Ks6dc!BB6h*&h=_ZCtr1Tys^ve0l z_X%Ezs#`N>?lVLK+S&YdR7vImK%RMM zpUyl0o5PRdeWdGx6GYS0u*V`7l>Gr{866>gm3aUFW*#6NnTK3Z<^j5pc?fI64{(*u zkGWrW&trOh_dGxnqU)d&6Nf^rM;FhrQF|Wxf1@XPw#f-jsJrI@dA{*nju@l>7e8#7 z=qooXMtAD}jlbqNl=w(osqh!7FZ)-!eRTVzZ8zVv?Zm$qNyfjo%@d2yHA!2pNI~K^ zS}6WK>l>S*|M%d1&9}3bv8&Py@k`vL8~ZU(#K<52e#<@dTKTK~+vn1cBki4gN6^xj zfChxI<%I(ix#u8cof+W0-&DLduAbxA_(O+D?4|zS)LmSA82#cDo7j)JUpM=MAVk(+ zJ~KDlGW_7O_Br5`y;jrs8JY@pXqps5lR*eAcLOR-XfVrj#Q-r|@nb=mVpH5&klMD; zrQ% z*dD#U$v0tnatd65*b3Q_@B>6R{Lt4Me_V8#{Wj^uEq_`}5^v41QCoJW{d}(hS0(W( zxN`I}L_&Ndy}q5V)bQrp+@+hbSkkR?Ak;gzIV^U`{j|^IeFu4dNTJBk!0_^2iSK*^ zwkPx8^KaX2^`h&P_@X1Gr9W%W=g&Og`NLnyk&F+vC$h_g_PO-_PZX8dO0*E$sINDB z3u?2x1S8uzj2oMrmWo_z$2_y>dnZ67R-5!j*5$yz*CHGL-foM}074&K!p%;;j@s>f zZHBBf|2}dhPZJpu_JrqBZdpI=d6};?aCokvGcrlH=Y7*?xc8B5-v1u(&5;d#Uu%`T z*v^d!h}=tMWUbo2H775|M|XXEd@~+H_Oy<;*m&iS*mz5t{i|O${)U~Ey~?acH%*J( zo*M{m?4=&w84bd|=Sz#HRXnli!$r-Hb)3vE?50Einn#C$WZ1Zu}S9DE`az>t=51 zwcDqGbV)vO`gQvp?YZ_U?FL=qpkheWfZHeI-p8eWm9%{tL8dLkxHO56Y>(gtNLA;i z;FEQh;>r4HXWIM7$|wGitt;QuQv1H@15tAHfy!9yz6h~%lW@u&R7=fw!3i_p1N=SB znR=BC`pGK=u{7(I~@o9L8u}9Nin=$LJ z-8z;F-2Eo)7}*`AvvsVE-sg(X)*V&-r^R^NMiE_X?X*^{HJuFY#)zN=dxVx6I9hts z(2`q6OFkAYai}Dr4!!T!1ugdiphd3G(({OxyD!k<1EU4|0cx5aceK>x&?wYBX3(<5 zU(Y2bM$0*sXgOCGE%`(R+|=XIbQ0{b09s~z+~OrK{+s$L8s{wU%lYjC!QJ`*E&c(T zV#0o(qlT6}_Z$#po|8ZbEj=*)n;sZ&;G83Z7CZO_Hk`45QDm*8f+DBf_RI~ge(h=B zNWK$jIJH!?oNI*^EH+wjC}^prq6J@vmUB8dC5f%j5?i4K`+=4_RnT(pAzHA`Xbvgc z`~|g-z7n+OIX-&ih3gnz3f96)!Ap1~kKS+OUU=C~34}f7IbbEU+t z8z(x#Kez1$zfZ1ZAo(4OkSSxK+cOq<^o&K9N!AbQGi%WMs8l&~#{*iG7pN%T6>epnfnBoB2l^fgdHc_Eka~296EAk$GbbTc z{)qV2FAk61xd;CZ_6RNcD>M%3UaKj#g_imo>C;J-=TbNITzvVF+#S21C5Mcb^Hl_X zIbUVkV!D13kKrXaVR(r}*>5nA*>BFr%zydvSpxxo{wuwkb#_id_K|?F&!zqbC>~!P zt-ib+xUpcWZ>h(lCHFs7y4Vj{!kusO97Db2U?AmNhR}ANns=Ie_R!o`@$G$2kC%`C zTp!P;+uQT$`P+~GUvJF*<Fy6dUE!?WU;h5^-lYVW%ZvNFA3yQe`E+-8K7D$+JU;#Rc)dTLIMLuJznxFd Lp8fIq)%o-p0)4=~ literal 0 HcmV?d00001 diff --git a/smtc_tracker_app/LR1110_e595v03a_schematic.pdf b/smtc_tracker_app/LR1110_e595v03a_schematic.pdf new file mode 100644 index 0000000000000000000000000000000000000000..ea85596e6d8395ac314588d84527cc684adc2a9b GIT binary patch literal 898960 zcmeFZ2{@E*-#2~6%vyrQ%Oj+kg<*>M3y3yFtUU!laQ=a_EL5x z>)7{Y?1Nd}OTVq({oMESzu)KhKmX%+pZ7ld*?{fPdBZHcn)P)DOw>(@P@QY~P_i*rZ;=gF??qKI^`#_YD;kUmz zxHwFnZu}$J53ZeEj}>aG*;LxA|qyAol;F>FHs= z-|hbI*Bm_VgB@J4_2M`5^lw7}$DyxjeYz{>L=H1{xZS47Sd9 ze$G?+mkD3kjr}-~c{k39brkag~ulX@69^T={2WNn2^{HXC-+?*n7H1u0SCWm`_RG0_NvZ#@cZ))9_~iA z4=%Vkxw<&pg5xNGU&0*jc-ZqxpOpd0E~RVhU}x{aFC%jnywP^J?*Woa>f(iK7j11^ z?(BDc$=2C!zqz8a{O^-=_W-%##K=JTK^X;(>1*q015{K1Kn4B-D1*QS;2;g{L0X!F z2Wbz|(H%U*aEyV0o}PjADASQ+9ITw29IWi@+`K{%ZXSUX?Cks!`~s(iMa4w9Ad+V# zMa~L|h>GlYLPbYM$8d;&g@J)ZgqxjP?h-Eo~iLJ$;jF zre?6~<`y=0Z139HJKS^k@O zE&EXZv7)lBzM-+Hx#i2(uI`@RKJ1VFfwA$4$*Jj?*}3`Ewe^k7t!={2?*6){z;*ud z`E6nUu&(3ax(?9LP}9)uuZ!w{7kE)0r=dM5eUMqxnC_Mv%PE+^$GQCnzI|^ou$9V0Pq6T?;z2(##&B}e0Q=Ym$w;2GJ?U- zUK&Ti<#lQt5$~;K_Y?WJ3Q5RY7_lvi3AhvGCe*S;p5NP4ubgxuauVRQOJ(Jc{Vqnx zR}r^9gdZt_)(Gcrz}vfO&}?-XRZ@Lbt#BFCz25f{7<|HDm9qVq548voHxZXQux5yC=Vw1Yi znM~?lf2sxS8`&8MBT-`H%&O^!{U%X-(L?K+sTM=}P2en0 z^tSuMg>>@h3!|Xg|j_+4@z3TpEb#s zax}c5pvE0J(nsVS=VjKpY^YNc3M&YfSw&?QT_bx2YtqpbdgS=WqMqAwIEd4-8lMaP z-9YafX-zFwBf5XrP(S#;!BGFSVu!x78XdU(c4Y2@Vm-%)hgf9_kk%sJkbWYC&HBeO46Uuo{Pk;;d2Zw$L-^20Pn8r|Ea0o-bo_1_-GN zJ{Na9{Bt+U)WEQ2e2UJ4WwP z(OBx906_Qnt1H+}6yd6`Q|9W;<{g;mTR-+y&!?wHcnt91%yd$yca$u4QLHcCnr6j# zPbqodPu`&bsqK%;qUp>!uQOU+t}glVN%rDbo>@aWe8Jbf%IjU%2b4{3aNYt%jW6sY zgo`MOC)eCwxMk;fFu5!4)fm9qrzVb& z+tn1K7NvsLF@ej2v0><-tbLW^cs!W+b-_P0YiO@kt9kM>k= z>27lo9UJ^yR#zG-C!>;2l-PgBBDDWXMLP2HBo(OmE@RDY`vvx zO#Dxt&upUGl0^u#l2ilQJ!z^c_^g6Tc1$CQ*g|neUs(4RDZ~_0HW=m2ar8y= z8%8Rd4U0%ZY#ol9XqVB>S=n3U$s-SNIy1;BK<6^W<$ZG=Q2=`+!~Bm}^T-)36xX+q zw#Ta-GEwAvB8T}pwXSt-ic4BFiGP=w=czK+zIxqC2Gw9%NyBPJ*T9pvSWP=_P^D+h z^FprmNz#U64 zuT=yCupBcA@F^_)p#~wNmW~31rcSu*a?86A58Z?Q+B~p$yO9kKB}%ODAUitqk)s!k z!66j?;}CZVzYZ~?01lD)+Yl1|t6F|cf14Pxu5GoP#HdnErje(zS&0;%!u6Lo1qfov zC%@PgI>NU5GMdb3Oum|X9lUhHXAP;c8yQ5)wl2J+Ji&Avfo%T3p3GO`f9wA4od>0^ z`lbdiZE1@a0_n!Awf;8D(PkVg>=OmRm-snRfD77%6d;IE=a;n@vHv^EpMf4wyQ^k1 zs%n15na|0rmBfv2(Vo7w4ad1QYou>B`pED5#@{1XG#@Fe+FLkOP5NMJ)`)>q;k~2W zilOg1FJ`gd-}+J)^Kz!6gYI1?oSFjEecvYn_dXFI_>$_srg(1gUy|%+>z^bWMS`5% zC-ZNdM86{+xyRvyuID|lceNsMe$C!IE7@%5o7cNZGV7rwdvq%Fo)p`{2rt${w^Y)4 ztxmZxHOtalKkVc?`bI?3uS8LW_!MF$m}lB6kyiA7lS{U`%{FF zzl+d;KMDWKs{R$>|9A*Gc9(!7ho$}$(|;~^|IecR&*bh;Y3<#<5+v~bwZr?bjg!9i z{V!wmgfs;^PLbF~k!6Mvo0y}>I%!hK+Z%JBYVN^aZFw`e3{FlcEkrl3qd|WCq9b(s zLc7m_Uj#jq%Q5ay$E}S>XPHN9z}o5)tZXo&+9o}?bH6bys;gFsrpSl&)mJ8jvi%tDTdZa zNzRvgyrFbX)=}mD%?(M95NKh*L*sMTNvuyAECll_C2cNy&Lvcyho)M7z?4)DZaG$Y zmwT*DGNM|rGqkLy^z7yX3S_KOB8hi%-O!p6lM>ULwk`RyFx(b%7bvgmD?f zhpYO%CHbJyGm!50BJrS|Aa~Ys_i&xUO03Aev;@91tTN>p@lXI>v~5?JxTJL*&yvi% zc)s3q83PvQt4up{=bm`%Cp)la9JinMc%krkSdGmaM2K-&N!YdH^{kDin$d>T^OxQJ zl`j7&hCRq%H2^%_oi>yvuqc_aT{WO#x+R4nhMu9>x6{r&P{fE^q~)= z^kYjL*1We!(=jX1r=ldsE4Yb~um=Ae{hmzDnbsc!;tw1iM@idvEhql?WRbrT0#+yc8N5pO? ze#5u-2U38B?!WS0Y#5Qc>x>74gMc=u;Y{nbiGDm=?|v)1m{Z^fw!#=TE-Z0H$peL& z2J@@CUMbr#)i<&U!u4zOyRCYY;)lAF0%i1PGI9lv;0*;`8T}kqRmYtxCI+`TOw>Qb z6~2%VxPL095mP%dgKzYKFNNg4lt(eme$~D1G_n+~mgMwgsW}n%5}hW(y`Q&*dZ;i3 zS6@b_$Ln;I9sX!|>e{2n?ZhKQOrZ~Sv1UwCwZU4VwzgL-FWw-UPu2Xmm2R8vkqgvy zOT?DxS_}Xjh@$#*AjpakAQcQfHhH;qtdE+M|B;ofwQeBwndz}xlX)qoE>8cq-(#1j;W>AkwaF>4LGrOx z#@I-rs%@cz?f1eiXH!?|lQh8vR7(88D%ekOeCz^r<4_M0&jq^Y+8okzi!CPFc^^+w z!Pb(C?=*k1!g6 znt%YKLtq+xkkt$u%ywt>O<Tb8w~Hjse6D^rz%;06G`GA z*L6W>*=~W$n**13%i)(6wC?K}|9Oi8Gc#IjyHcdkEM$jRJq4iZCW`#6L)!Luj4jiS z7&8U;`|~`l%RW?7Vs!$b6dW2^@gREo6D&$M{;?2uUru2q6uKzDTiB=TWh7C znByHfg#GSu8#2%fRv&qgW!Ev~HaNAJerc-`l>U7u#}y!qz3(TVZoR-=5Gt`GAfwTl z==}NIvK~K^JDiSqVf6+!TFuhG(AxH5;Rnu$_Jm`5xzMAvS@9z^ueRQ;X2D6Em}-84*~x>`{C4&&T+j&W)i+o)!uRugFq8nQ zEythq3~Y~&95%I``D&S4uHlw;-G)q!(m&|UxbJ`cyYVb!J*F@Uun>ZrZAORYFQWo6 zYr56)6u=5}N!scM?4kmGz}KV+zT_G~P~IE;_TZUVAJ2pZaclEIE14+KM4<i;@E5ATtQzC~C~w zeeZ&Uif8#}Qh=kAMi&=sanD-G^g1$2TZ!L@L*qdrpNlP3`ZU z)@_)|H6FS>Yu1Eo|5sHkK(h-lj5}|p zXRdi$+by9DXU$!GJ1Fb2m%E#{yHMlgTD#lHp|!75FJtqB( z0LVGf4ThOditwY=woZII)lvmZy!r#GHVc7nR!f`F!;eNxHw(79Vn>r@!q?IqwQRdX-9jsri1*2DulP6L6SvvGEa_@d}114>RNz*2|j*&D`{d} zLNIjE^W*rsV9?{Wsb&+dwkt}4#}2jou~?(vsUyewrtmY7ay7RBgMKT)MoobSA?s4S zk6Vb28!~-}<-&}Qq2*d)^v8CCWkgsscnKs5AcSl{ZT3M)tO+x{vrq_T5>1FFSLuKr zB(8clC>@koYEb)8Yr1}5nr;Qz*M6_fPkuBMAnw8#dUq7JE4_e8fBI9hLFq<+_aTXZ z{~Zk8-*$1)VufY+0mfRaM}CKIf#D9~jd8|9=q)p}xAT*hC|wKa-sqI!l=Z7Iml$k^ z%!P4F)~Y9g&XVuqsODkI#k)>uwv0DMQRO;XCvMz>(!_qKmL0z=-Y|fu>U8cJKN&dc z+KJLOX@O3f)%dyKag8pc6o7SbUe&_j?m_VvJx5CIie!gQ@bx#TVzIlPq@o-f#;HfE zLl)nvGUH^Q)>Vj^Oa|z5jY{XUF?z(2i_F2j5!vef**1pjUH7we&({w0f78kTG-feM zR~Uak;J}AG)viw8c+T8KFjS(2NRqJwl68)|r$4g3GIzTC>{jOu-W2N1qsWzbxH@(g z(f~cwPr%h-Rpg0r7vCRS{hDg?)W5IUZ3#55=xDWD`0~bDj@pl5GdfjOWltoeBu_fr zxcGB1IBvyvxUdR8mTUd4VC7HHO_L?Q2+&zLSK#}d?K{Dx*_vZjIIi+c z#VvQadQq1d+E=)3JH}m@-nkRl2Hei+5eW+L?lO)X;X@>%JD?Gmwae9D1a|WkhQz$N zvvaOvU)ZpCk5vmo)rF5ApV@?o&+_Tm1ilr#s;3bM8$#mW6WKuYv2^kccR)FLn{c)dUjDDS$O( z&)D&^;|S&s)6R)a%r2Nd4Lms~tFu*rmwM*O6eTx{@sz$URTmT6DM-}$>R-2uZA;i? znHWAsi2dv{@-&dkdFf7!`Bnvv{A$d#H9_=-!;A-{jj|U}a`&@w>d* zgc@~W9Kzi&;HtHMF<>eEIko8^-8+e_Js2F$7SLHMYRF8~{utRcemGk7O0-jY95dJT zQQ4FjjI==aR63J<&q|S}`uXYIU9;r*Y3)RFo_yI8@us;M!7=DDBq+aC_{{U!iY2TO{yzw zxU8pzJ@7lF+MMeG5(QoU^rpa`Vwn%!5-$Z1v}=HFfnj&{aU+3o?){|akGKl+XIO>a zH>}lv8rB1L{@@I!fo>#Q0DC^5DgMJiQ%__57L)jk?%kmP z-(FJy7u4SQTF3M((5L~vD~tK#H(2U1_~%IH`42uw)D~QPiTM$(ysb?Z%M(6hy$2!| zQlH@)a1lGALu++;J^6~-+~z1-}J%nuoeg~pb6#y4EsnS=w&`-Qvh!0-?Yzh z)B?n|{gHL8co+!ELdmpJgx)7i5QKqIO;}fRgT;-;o;GHs%#UVvHXT%HmjeQ@xA4AX z{iIOL0$Ga0u#Yp@5Sq;mnGi6u-XZEORfp52(1y=fIteLEO&`R+L+uCOlo6ms_aSm` zI7?=ad_i@~9U^2bPg}ND6ggXcQEThcoynJ07G6F5dY{6kW)B(C6NLe)FLDW8M7iS2 z2ICxIOG1J=XI=yMJp~Yg0p|lX8VRzasxAiz`XdJ;t`vIY%WwRctbn*emeHDov`w7R zFD!tGm_t&!3l>ZmUGDLkV{62axS$6o5=C?=!_pHHpHvr-8l} z1>yok1`rEJsnJsa4eUPAdlx*6=)i!cUIW2G_DApAq5NLC1*KAwMqeB5)L}#-=k|%z zw*VJZ(@Z3tDNF;3`~qJUCOrf#pO%pKrVmr|%8oc0jNgljLEJP8t??W4{qynA1`8on z9h%81%M)-z7-D| zRd7n6;Y%QRkwXRy$p>}F@;hT7+c%(OX3SAAe)iP^+1|2`>Japas$fL8BuoLQ1wc6< z;z1+23wA^g4@b_bXMtAq4srsXCTD!EYah~9{jH|uJSflmn}t;11y*W^9D{*Ixa3Oi zwgyL!#~f$*k0R-)?wz`t?Ja9F_7Q>myxB{iG)DDM)8Zx*Q3j4jw7K%6IG&u3slYU-ul1{XCEDOO@N$zg5Rz*A-P>9I#kO4Np=1gcZZ z!(*WMSdx5Qq)66vV{7RNsaPMo&}ze6`*I7Rjc)TVQ>9N%1rAX^WhyR!6C7%I$e|=1 zGC3RY!8{J&Ll`tjiq8+wKI%5up1w}3U?MWQ;tIXfFnbD!2Xi+{olK0nv(?!zmo!0- zg2@)&TMWM2N0D@RHd{SGN+-01*X0VCzDZl ztb~BW(Inai$KLU(C)DKKn~n=OYC;SX2g0o0sx;zt*phjo!p%n4MqNR-l)SCH_%fq=Wl|tfI4{n{Pcch> zhCu!riQDerS~+J$BxcmMVQT>d#3Y*B?C6>O%}2dpQ5!kzU%%Gqx4P;(X7(Dtj1YEA zsO@sL%2GV}Q09YdF*fCd9SxtWk4L(f+BnErdj4cf?>KuwMD}?uUe0_`-a`Vf(V&3Z zK_7FB$m2Jcir%Yzzo0KIFhl{`JzNJ3kfjPI(ufcXLRZbi*7=%5D37Cpm|?sEYUXUa zncgv}Ie`EVYKg|XF!m&vYRH1B zph&)afdVvwlF5+MgxWYr0lwrS36*}i=wstyN4pz$%QKDImZ+?v4aMDv48qhUL zah)Js_dOo0Q5LVMV}M_1^wK!I>K|6-RFTL&sCI#D(SYzIR{91yuC(&xqVF#)7yc+^ zX?ow(U?Wz~Pd44Dfx`m6X=ub6;lDSBmpO)7rk<9SkP@)*EJyB*u5Ji)1<7WUGOAsK zAE~iy`5wH}vw5`-|FM0!gKApC-}M~dQd;k-trwh==pr0b?cnYgRevR9o836AGi3Ym zrcL`e-Muk;ZiaACSNTZy0Z2FC{3sE zIFc)p#JNGAx(T8-!Jz6KsK#!A#yw7Y9J1#{0lFUNcjbRa+OO;gXq=<~+cVX<9b|lDr;McLF(}~r6HR4;Y;G^whD|-m=QEz+drTJef=$Mizz7R}2&#h?wTB=8&i`Yxf}J zGnL3N$Wb-e8^80Q1=&iNvefiF5eFSO<@AoO~CUG>CP*n36XA&)31ZzH5sK3}VxNKqFD7%`H>v}!Fyud<)dLtup4c@;#F2N^>|E6NP z@!4}&MLtH$CPd99^r_Ek;0SS>ZQ&a8ejxVqf=R7PH9kX#e=gtcd2%AIj_p?HAm9Bc zSB@Q2y8I{)*zURY1bjjji4#O`OR<=+2=rW zPYwb%H05bq{b#rZ1w)5q=+rh&1!_qDOOT+l`8SZ@H`Zfv z2p6n+B*rUCi`V&|+w!zU-SL>Ul(!)tGh{|~sDjxE*t`+;15O2ZBO*I|R7OoIu!SstwhsYlQ#w6)pWF1hJBhek)B8O2Z96kudC4z7}d{DAj?BAb& zr^|uRArv!414cL0m^C#d(bS!7*BG9>@v}-SwT9K$Is$+4kJuVi01z}}JtRI4>0i)O zK?Z6K#*V;;)P{l&X|7RGfEZA)51@|{U}G)>12wp#of~Umj?PQxex*9Vm44~t7-A;Q z7lt)UeAhov@8rnc=)!PlLW>hDi=!gI)V&?P`o7fQs!&;RdZx~5Y}MQm%4#MYEnkXX z2`!T}Z5ei`RVPhiqk_Ei1M!t2i=9Ia1!^k+-C zc-$~{`my%8^_W76opOuvLYhWFSw-+NTXLWMOlXCRbapKB*=Ui!F-iag`K70c{+b<#<7CEHnD z`5w6WJdl=clRZ$@l<%^bJFaH4mIXBJ^c$?%{m|zOFWc6th8??5)0>`;N4D?1FPO z@<`M-Fsc|7LPH6T_>cw-`82Kpx^9mLnvVS)(XABV5;h+dkhTe?Il+D>GZ9ic+z&$> zCmVFVZ@eh^N}zUU!NsJ~-4tOt^)G{sNDA=h{)`9>sNU4_YLedUsBx!LYZDrmYbIqi zq*LFHrd4~eZQ_VhXu91IFb#x|mEoM=F7)07G6yz<Ol2=%Cx6IDb;m+eqxl6{y6`Z%8?;X=^ys%#` zoTJ6lDyG9M+cGKkHY(2W9GwraQcH(WfpQ~uyV~$9IfJ5=l{|V!Behuu-T3`w;qGtW zikMQFY6H{&!}>~aEl`dZ4n3)N3Nonp_&wYpg*fyyr2l~q@0H6wY&4KEd#MZ4Lk$#vM-4!rq&znxl72r2+P^d$N$-)< zU?^JNPI?WO$9ADU7!toiwm=V4Dn4Dwu%CU=l?Jp~t9KHQgXtR67B-dqatkTm+E3(j zcCQHE4%gp`CBUtjHfzB0YbfzStrVErZG{u1Fn>z4&i;+h2=b?NbL_(huR-`=AxHSnv2pPiy`Wtk*$nmxICDT#6l3r}%)?GdR8d1i9`+^teUz@&H0z#?N zCTbBoTNquJf~B&<%7s$tk>h=~qJmd*Z9UaB=?W2a4XFNsws`^XQ5d^>?oNT-vt%%u z@odva**x1wcR-!#w5UCa-$IYIb~_X~U=?Jy%%291%=?_(rs*@KmY6Hw_OT^$RC<2< zfOS=vosNink22Eoryqq5XdvQv3_0hfC!?eWofPsRUgyt~`Gc0=%Esp)uLF2jokPcY z5K~=c2BQ7V(n1aQ7Z$<)MIG3%l_dLAdZfw3%|1pkMgKtmzgg&p?%h?C(1eXD)t;>K+u3DTVa91);u$(k#;0B z^xP-5CO>(CT{?jQt8!o4UvFY52F7E zAA&mOBmC*7rvNqRC*EN4W55vU&6u5HDF3ZZAV!W$qB%WxEK+Y;_qBE$?B?6YGS|}r zk51R75|r`7YLfRV-xLIuRdn-QIrPDVC_u^_B2!mLE9Z)*A}$FQ%T8H(+8N?k>J-wL z@Ec|i=U(MW3-x?EI0u2Wcu?=g8JcRbH4Hj0?(VuqE9GjLgRr0|JKHF(w6^w>L-G;k zGu^MMLV1yufuI$iff(M~`fg)f-X)h`cz%ai(+EBo!J1pGfaDj|mB`T!#@L4H<=-0`6@ zmA@g=414dZezk36t(UxE(!^^xdT$uSt@!v!C^e3}m)2iZhtI$!{ga(qnD&a8_&&wn zhdoEsZ#~3%G{hM)S!ujKcXAApzYnAi~?;h9>B2qIPNSK?z5|l=GnZG08zUFvBTGX_^N$@N0iNQTwDBgS1ki!nQY6L-tKaIuU+EV zN%-d!7PxEYIjfz)dSr=KV5F#@W}&t2{rFRzCjLfBrLOBTvY zIl{Hf(e`wAt-pCJa&b2OoDyf#{svOh>Kl|o;pmdrl`^i6)$h_qq?;vH-^XMf&8a{? zM~e-EBJ0K~5m+p@e#}KW0r3w3x93I|{&wY%eE6_nkeucsBivpBn`L z*EmiAcD6vf`gFfw$?(s17sElT3F~JCH^!B~3;?+rPTWII>LLkK5PUoNEQlhy5F`HT z%LVLy+*opR*!Nkipcd39=6EIy^hMA1{D_2Z=~ z=rWJ?PGkO|+n=l5pCLHrFH_u<>IYf;rfM|y_`G6rgX+n&?yn{lOy6q^@fC}VzGbZY zdyN3>7113}M-&cVkCvEdL)-Dk^@a^SZJ;}UJt$atp;yZXOjTE#iLw+R3OX}L0ZxHg z_kOJOE6Mz0wW!=D{$j#!#C`3@O@Jswpo@yfvs^U3UX1HH@ml-7g87FM4^`c{mKFH< z&T~I&7~L?OYEbWSRJg^5=r=_RRVd+`EnI^#%Jb)Db7~%5Goow$2cBg9Md;Xia600P zK49MScaf+~A;2@Vv97U zwRyyrJT{lSiusSi`yVI+!oYuH%(H*On5%zNo!S<#;_JV};QwkrU!it5>iJr_&N4@* zyXtXPLlP0|CtD83j@ekFL4n-IMog}COL#gemi0<3tw_Eq_-QH~zYtCK)CoE;7exa_ z3%O>&Ctf(N-AucUQ#CP>0Aa5YUNRH0(QNZNq@amuD*45MYAekQ=He#}4M<|P%r zywfU6rB5f;*nF^`_@pYuClPSVn?qp=GPKYLE7&X>Xg0%3+k

      Y7(gJSw0_!%C<@v zl;iDau-OQ&E&KIM=7q{he9HO}g;^f*-bnohIvX@n-Z^2l^a#lLJ5L?#j8okrew5EJoy6m5R{dcjT@`9bB+{$(E@) z&PB!QFRtjAKl}g78iR=2ujV-EFa7*!2otu{_c2;9YThsm{v&Q?@RQb4>uh9@i>so& zs2SI=0eH!M17jZ@zoP`t(@(gt@_ToL<*u+`{7{eQFlTPQ zz=X8?lyzpF0BA35LI1Q4(^$+za@6t)?QNeC6b2B)$Zi( zGA?!OV($5sveIW%_tWB(1fo2ti(C=S8jC7MD#lhS<^<`$Pdy-sPlFmS|aD>0?we23p%!izKkI<1amt**{>wVc?}vuZY^7^<1PW@@&{gkJsBGGCP9 z%L!8c)-_xe_8S=G46U}ikdi=*LKIB_u$-8U)9Cd48C*Y-d_H-b$62JckYmHfd_SU(tpzH4}kN3&`&>Jt^JaxW2UJJbqm*O!&(i4me0I#DsBo9irrbU z;A6v&wFL|BXIy<~96Dd-ZIdcHamze$#3gmw-6I1_J$ixl05H+Ep^O0t5Ci;O)YNtKEALZ5>VvsVCpSRz>`%9@hBZ?$)_R~Y zSf!DXs?;4B#TEyeiD#hl8Bty5lU==n8k6L^e8D6>wu)6Oz#Fyq7K*;tfju+%uG5pJ z<$URft+h)*O`2j^QG0H1c0!0b2D_;T9u0k%HgD3(7x)l(NZnPIW0*ScO(44T-hOUY zP!47#%=3KWec3&pdWx!k#Z4NMdi~dYkQ#4_MKY?Gi`U}f;~&KLfHvc2%B_z14_*U} zLjHqmnJ8RES%QgumCno#D8c4@f&20O|G%BIz3iAK?du?Q-<uRpDRRpZhOCMPp{^M| zaY%TbcwaIcHC!<(PdhwZmJ(n)+;CQhG-oA3{El!gT&08eD2iDXrq~gjuwd0jZH(c9 zRbgWTR_5gyp*V9U*s~`rgyhZHNqM0{bIWd%88`+Pxv;m^{3N#uMVQ zk7RqJlX1zGBac$^o^J|x?%#afPk;3Y>Y*h9GxP{)g=I6iVchzzbKuZuntM#zCcM?K zWj?k6!osZE6UY~Q=pzUwI6%j45>Vt|*4moN_ zY%A6{iFkSCN(QG7rvUkh*(l-V_@ULBLLmweAYr$5>SLssHQkZzH?@=3+^z0E%$KT3 zOK@7X-f`P1R2VRXOZG$49PhP`7ri`9I~CnSvwi+O6)|?sT3PFsTIOMBiHmmIS1Ya9 zoUN7lB%<=hY1D)Z6a1!5o)!;e3?)r24BEwNvKD{mMBKP@q4Rk#(*#`7G@tkUTAiUx z)4Z?OX2jQ-wIYTJ8VG*I#iaLjV;OtGT+Uq1jQiZYc!LKr!lyTledB^Z#D4)q4G%(k zxR*-}AMc*YFg^2f@wD1)XA|hkQK%X$0WQ|iiA`K+g%gA^q3!tVsjL-nyPS#g@rTb% zP9`d6n4f$m7#(K%bn^J3!{*F=Up?Hl|4*V-lhcVxr@Zfa#t72B{4pxRt0zC5CQf+q zjN=1-m;QvSa~1@Is62g1hLestjF0jok|gEHI_!#PUk8P&J6N{nZ|ETN=eNLm^pvphcj1RZY=Y8ya!*c(bm`otU3pjE96f0Ro2RFOaNl z?WlSslKA($)Unt2;a#b9^~w{{(Rl?+5EvPzb|5GC>-+?tR%zGFn+8c@{+z*$Gj-h% z+v2hi$a3N?2HJj~~A z3058`WP_*O&}6oaRJNooklfm>kL)*d$&-HFr$h6#$mIr@E3)gBA1Bt{npl3PYUtDh zAyOw@bnYzZsslAgLrhPQZ`>k)MUJPfPBN94l5lv#L=kj$(T2L%I`m%m{VCz9^I2rX z_nSDPDt@U?-{Q;tX2R>|u^p2E3EhSo8Dyn0LW(@XkOeaK9a@8YIoboun};*-BzDX5 z`!kP8Q-D}00t}Lmkh1QU>AtQfVMDgi-21%y0D9ay`b0gGrSA6t_{)j$2Y${x7SD&P z3XuXS+3CUbG&dvl7uC8AwXyP&+&6ZehTct1rYoE6=8b}Qj{Eo{7PjykAuR!Ee*Djg zuw0_7wU(CKxT~Br^n~Y1&xWgckvI(~fRd`}u+3Tj3wB;EzRpSP?mBW(+tvz47!Bd_ z_Q@l!Gpu$7oLU2MlzQCjnvn>af0utBoB40L4v4?7sVGmR51XC38YLSQeAaOW z$zjie@G?*Ax>PDW6Lx{@{noOt;_EGSsK7vt8k%R* z;zLs1HU*HaZ-0P6cT{UAEzJxgZy2UI+(Q-*`M(=DB&ewQEx_oirRxOeCi(&%Q!koB z?}paB8H?_pPW=TQpA2(L@4d< z?6W+ZT^KT*c&6s#;nT&gA0B(JW!7WHeVF=cO!T`7JYKmSOm#YOe0xCI<$({XsR-MC z+x=^NSL75tV(U5|d!~L@L#^GQE!hRXAx%^t`>uK}H2z9N4+iJ;ps}_F!!Le2QoJE$ z>Z(<@mtFVOYzAqgHw8%-S+Btq&ssFxsZ18J;kD3Vpc{95)uZM+HmDX7AnZmwd(w}r z4z;NC5Hls5!eyNLAQsJd@4HU#k9m8vVif^>`w=Pjaz#@2ch6X8;`|rXc;h-`$l*f^ zbnv0eROC{a$&;l1^6z}MS5CH$<&<=d?No2G?RbkPaV*SM}|=D<$Qo@kFyW6O5z zlEWUBfa#DewP&EuT0l$X34+$UwJF>N%$1L*QNz*inFvhCPs!U1;vMyO5m6cu!w>CZ zqg(JVTE7~XqD*s$2mQ(fU09>y1O)Ovn{o1!L=!f`Fk>}R){l!`-!D9UwnVt~6p3j= znQf9RO7O~^vz+N(_qSJ8)mb^_i$>-WL;a7kC}zTkld7bk>l%t@$A+#juZLs6<4KOh zm{U33i!(h^w@OQ+zNmdW&gvz9P`a-sY0NMbESxTAD)f0#^$|WSx^Th{(?bEI@`?(a z&nQ`3aS2GvISNZ^hupYo>FJ-eSv+8`Aoa$6>)}=Xy9j|pZ~)w)Dum@`)N)^a;B1(; zTgv~M?a*Ryq)48~{{Gj0*Ohnll`SI?TWrx#?tW8G1pcyk|5ZpSCJ!DA$8$ERXk8cO z?LD6QLoD};;3$<9JTl;|xERsQ?# z)uH6&|PuvCZx5mGv)D$cQ~K5n2qHX?M+N_ zB7XIN!ENyi4KO7sC$`G8b$z;78OOW0F|9qOja2uT)G4qvF+ zD_+=G7TG7@q1r&?rUyYkMC0ze?{gmpA$!s}$hzzha_|}w7X%jNnL!5#hBHLS4)5V` zS;)>d0llu4oLF-e{wR}d?nvV+kJ%hH--a`k$$j}yTawhjeG>XQKgRJ39mho-O42K)T+{tCGo9Q<;nEWDls+8xw2t>l-HF_d<3+ZONf-^eT08+d=mtlZJek*xC>_ zP2BLutb)wmiiqhElQ1H*h5*yCrqwseK4YFQyO0aZc^sUl53|-$&POO}_iQS;MPON!GtIcb|3kYPP6;%GC!W!{@;wz3-rU{EOV>|E2FssxQ0& z&&JPU%``lomVODGZMeDBp1aB0Xy0kdrKG2?njv;x{?wRcTKG5a(3D;O#l9rB7c-%e zl_)s=?dBqQda_zeP_6_)G(;uCUU}MiwKM2erBAHl- z+@NTwA#Y12!N`PwCMdnelCRO|QghwbWddD4mk^H0*ZZXJ9a*+^dv5J!I8|k?I!9rTlmXT&-Igf%x>2VE?(q%q=_2O% zX*H$KTmv%ad~BCvI%ws{!ak624xTQuO|739@W-|~ARkV8fRl(;vyND6km6X4Ie4W>q}2hmf7WT=opq<0z@J8ds~j@y z-K{gRW>=IEgXbKl?ocf4Ws`+}wEJkeG(|w5fkzbyI_b;!zlXqxcPCC2PYG~7_|67A z5;86}vv=$Yn4=lvY_q9}oc@#F`R$wvwD0*+q6a%SxBUkbEMnmUmOC&+1%SdfYXF%X zXEXE=xW?I9ePsFl{~lK;CytcFKwG-(?yyz%&x(m%Pyy_^EVN{55d&4tbNTb^UCJhl ztqZwN=6cQaa5L$v5sf-!SEw%ml3%d`?2OzX1y5p^G|)3nL<P{`mmE~=x z_ji?9Id8E`J%)c%qKPp(xD@1M1Y;*ycg$leHPnP;MGCK-NmDi^-*ds`qX(+Lb}_yc zQfTqHAb$Gou-CRozR}#4|Fv)8F^Q|1JDrmq_i@!pYJHBcUg^8nxi))^gdsIHNHMg? z{X{8T*uf-!4AwMI^>A|26?=mUtKXxePh%ekh6Z48aOj?l8kBl|4bXbuLDmo;i+&mk zzQ<|UQKSCwLVZOaK;y#WDC>>`YhoD=G%k8>H^bt2jU;%HADrnK<4Z;_L5sOtS}k?a zYh9j4N<&ZX;`jt}VF?2+P1)62%+0gKC8fvbnZ%?!U>51-elmS1t8%YK$dEi1I7FN+{|I*5sqN;3p4{%zA!+`olq;gD+EFn zc39>1{}*2pt4x><7d>)tSH(V(>-M-@7xjtK%?Q>CWm_I2PGzIFHZvh0K#h%@`}=pq`Ufv&ZkO z`&2Tc3%H`au`k0xc#ZO!fZcJax5^o*)4G$fEpzd0xvT+PMz}SsDMr5qad}5)O`l^y z-Ku-sZBvbZUFnDspN?I0hPmVJVtSG=WK9@5BgrlXT0!+o1;OF>h`3Wjau>Z1S3#11 z@5z7KOBu?w`X_qi-uVR@b0s{~2!?NM07b9a$XEYnRT^0L-|3}@qp|7cxzkwp8TIP; z2NE`E^3ftvrz!4j{(c2b-0QyjMEuP%vJU<}H5`^-T^_Hsq>?|pg*W0(LuLCM&cPXJ7Uxyq?L`8QeRp7xQoXjhI`W~6Sd_#Qa z8uDCel9@|#b|9-h;O^1FwOaSoBzu-GRZ-J7akr~`YYt?Wi*)Aic9xyRWj=uL=!-A+ z{p95q*|W$D9@B1vx{QN9BZ{3?t%9^lzaaz??-z&nstj(vqD>I}VnOg~DZmApX4EBr zNUrdg5ZjXtj-mj|V;`$70;Aefx7VNmFw0?K*A(%?hTie=3FV6f)+UtP;u$CF7=S8i2?nv1?Y+!>|4rrP;;FJ{~K?8=z9_Z-frRD|vApRoK zIisGOzLFzxympUJ?1?RgG(M$$x8yg12%dSpJK3*HQbgTf=W?f+HQ<8md~$?l;2o}S zi&tLAA+y|Pz&6Q?#v+V5F|V3BW%Xg1m*JP=SEz8jHR`q`!Aq6{V`Z#}ga?{Ef|IGQ zqC4v+WnJ&*<5y~dm?HZ9_ZK5vZxTz622V%x@sAScOb^R)pYN&{C@)VCS57NI>g@eC zQ)k^eRwRn2Gb*aWN5;8*+^#lXd!xVvVj@+A@rLH-55J!;M9A;FaAOZiXV8v|Q}w|6 zH3HdZPGx;PK(C;?gLj7GNk*57{IhLmcF6(xLh&D+M8$sq(2P`m$28n1tO$nnG1h7R z!;VAOkL;fNFeBoYJVYIt`bGyCdR6@eppIS_4Jr6(S8LjknKh;0ZX?MP#%3)o6imM_ z&KlS&;@xl;ABB5yqW{)Wn%n2j>E*)DsxR8!R4Z())eu2+HDOl2t6PcA(slov7uk~O zU%CoEzeoWkos<0|?*?|PPsj6PDy@)jUag#Y+aaj9c%FMXP_c=DC@Gc{Q z#`a2pw-HTc+h7;@bK-r)a9s0Oj4aCYy6Hx8)?Dpzm5V6+t`4dk`B(4SN4Bm`a}2kc zr?l!0v@Tc|xZ)yRkod^YQ)Fm$=DI)28mW3t_<+U-dkpJ6$7$a8uFb_i$ z$L7yIVDB!jbY9iPVd>;Zd;c5K59@;|YfKgMEGj%8HqUDSl{TE?v{)_rgxn{S9U@wD z`-h95JB(VS0otMopka{{Ikto48U6F1@D~L|yczv-MtKlPxW4W(V{@1&6!}yaEX=hC z<{*xU83amlz5?}EVt|Idk5L^U|8#)LPYmp50YTZS;1|d|55E6^W@n!WNM>G`285dT z9K--WENvXX>ArE2KVuy~0<2>mfu=wKWC{P5{RD3`nK6D1ZS$DJ-}3B5t6DOG+lw54 z4xf9WcdWP3|7Knm=La?$tS}Z*XpL|2xVjgebX@?F?VoBh`fi=UuVSmfv8pD_DzaYp6$?QT#j~-m zJ$pXG9TsRtU2Qd~)or{&s1XE)+GlCtdw=V)>vrbFzVl!31p6|40<0=3M1Fx1DR`7` zL$_Sc!M}ydz8dW{#r!5U;^ha7q%AH z8Rjdcj+Ej*_-k$zo9(n1O)dM6720ZVfA^ipv0qpR9z{Ypu97hDcLbo-Sh$|B_(6pG zXV~ofPl?c&H1LoL_uixCdAbO|7cRQhX!D+%CY*2j!|B&Ac3=A8&!M5?#L zCamJ46WG&7YlQzS6Xa3-?s67a-0N-U*9XXt(lnWqw*J%@$oFXa@#cIxS+!9~_4uE> zP9)ANHWR5yB)2!uZ!5Qh)(01QL*3cL%owq{^D?Sxtan^m2R#odr~KIoCE z{78stRXw_=^dYQl-KK*v`ay+v^YgDv!ItMQQ4l{_v;3&<=OmAM>?3~ zX~ZcxT;F-N+S*(L++D)Zq_e~2$W6Re$B(jDVs&diA$ms8d+3z-s@x6Ydyq?ip>qA1 zU!c+z+&cuI@tqhY#H+$U|7O)a=7N8(`!gi4jFj(yZRjLFS9s8T3aZ_XwRr^EXI|U~ zxoDh=zOrEi4=FdUH#VqIwWBcTj_sTZNn`3*1ue#s`VwO@=Tmbq+@^b$Gjz4 zA)kl!#73v z384Y?guiV}zTChukv-ZRO(S=^Q#RfWT($i%X2+D*1#(^F`aUu!mHTUaz}BF(La+LE z5H);8?KbhA?VpSXDG~rs&(_|cNcP`fHttNF6M%;t75)T*AfP_6(ftUyneMRYd#!(Q zqN+D}UTp=rlLQ2aQGH~{vqwh16I#yMw(;7-eGYNX)JyZbn!b0I(z4a67S+$oL2YdN zZQ84d3b7V?X{K4rLAQt!Wff)Z>e z$qv5<*tBP}?r9_$wTxgAPvqmb-Cxk(YuxGSrzqbP3m#BBwr!xs(8e$-7d)4&2MN<==#^1|= zhaiikLpNr7e3Up({UdRvU}?l>?%mou%y+aNeu{l?GyeT-9@7QciW3ML^1WyQ6+Hej z$7QbKx~q-1pXEJSC+xL&CoBy}?)0IOG>W87tFmT~HOG#TDMbud<`8$>Q#8#ir2tA$`=UX%DMHW&^fSFo<1v4L}9 zEfjh7aS27UK}yr@}MjHsw$@b(dFT|2XX8p zRX;K%^w)cXZqdQXR)KbT;~TYZkLx(r*zY{%%mzu0KkCRrMo}~Jx)~&^yiI~=opbrLb z#j3uoxo=7LvX#Ke${Iw^88d*oPhj+w?(=6}?XpNW21~p;RaksQUkok~%gKl$TYgTw z2n7>Nw9))B^|9-n0r<$`lIx~3R$mWQ`tobJBZlt-#mH#CVBRWKG>H>^V8Sv-J5bER>`O(R-(xCx1W)4E;D?20%=+!nJ|1?w1SC&-7 zw6~;((@^f_G3kcPnRNiAhl6u~8@lMs(YzA@z`k7JdoZjSf)a52ssw84so)sE>vbRN z062-MSK-gfeM8g0Dj9X71iGANz%$zcwbL?#Q;_q)?9A0ye0|u!7OW3(zc%fnygzqY z7Qo>mdt_U0G2~-z?Y>l>AC;PPZaC*|N?gs@jX}8lw09@cAE`lx&XgaP`SbBeLu{OK z?zv>(N)q(0ufLAJ@6Uoz)9*>tr!t-Fa(3s5Gf`<>Oi<+MX<3ZbV2hi6b?Z-fMP#?1 zGp83!V8lAj{ot^?BUAtWsU>SxgqS#>VhKYA%My7S0FyHnhgk^o^S&3t7jHaozuLBE zUjLR9hNbZj?K=xT$Qt1lW(_AZ-oG(T6Ooe&UCa4X!g>*p7K zItSX@0(M&AAoRq{SoF8JN#TUSjRZl#2-!Z}ip^2h(hxQ=FzZmVLRBSZzz`Gnl`^~=z&|D=>bnTNgB3;6kk zpS*0K#ury8qOctv_Qu>f<8t<7pY?$x*Z6y)`Jvz8k-nR$tf{d<$zTy6>^9S2s`G_Y zebGEg24=E2ltW)7=2loxok-+q_h)HPkh>0ffn)4 zzjEQXoC1~%r`l&nkG4RstX=)w?%?#yK>vEnvn42Ipq!}dH#8W8m57CQGaS~>b-<21 z9`kOp9J<{!W?qy8h&-A-UT@guOulG5CbL=Ve3QmqqiO;=h8~3LL^QpE-hU2oO$Gmi zj8Iw?PRFDG3>u{af;n}6quws^F6^JeCVL*%z3qP4>7C{4 zE;E6Wd!6#i)|VWsX@~ArOz9AsvJ-2h?4Et`>Nb8HUdrg)OW)orXO{j4zfBa#8R#p> z6Uml(qu=yrf|cF%Ft!7>Eg%WhL^B6Fp>@;1fq<|ptT-SX1VkirGp~5 zdrQ~rn-x_Ls}{t2`tC*`ddj)mrBzQK;AHz%vlt@37YL!Xn$9&7P95^$=j^)OcgB0} z8w!Idav{yUTRpA^3XoF~ke{)F@0~*b0mPM^BMQ5Es5%+JkC%FZKyWJN*TEJn{7^$w zV5>49k$@u`AVt`tXyrl9`ETR20$()KOs8cmF&=; zy(aN)@n1PQAX3C9LKoj)tqIep{d^)I{1wO|B>FrZD3Db4^a`RJaG~e-u-TE zlSJ@CBRn;-2NDV2)t3f{26G7jl;6E~L;Z}p@c^EM%>qZdI2 zs|3JXIzR-=0$1W(G0^T=3T93KUH8dFWS0?M5HOWy;ppdg4119*D&)_aW=I$}yQSgD`?kcrFj}HgoXaP8oTpXN* zM@mEHHX`lx%PT}_mmU<6%q!k&0X^LBfP4aZMgB>0Q5jCCdU=on=3J@P1`8&y0bjmn zXbF*hC{PD&S?}>UmOGjr)|@qdU}tAVWdgCsx1KCD#P7xX9i58$-UrB*jc=L?exi6M zl?exrYTN*ytTKG|-V?+Q_hT}PStt=uU774vfu8=vRPutPtg2V|C*d?zV=!%#)cr4- z?d;v90g3@SR$tQ3Z&6ogvPc_u9R^pDosOvTPEv>_!xv;_ea$Pd&Yz1CQcFy+v0E2| zX`wt9+xJYotuu}q_mRPMaz*QAw}!VxWE^+xCXOduySSer%zqO7yi8^bI^qw7mhXgC zc*IULiT1B1n38OhRPo5>EWy%9qIdLzHjH|5ip@l(%W_R;CR0l%I|sxD+4c_$PyW(N z#a?)psvCY`TG?bylR8%83pEiF&6+fgLWiFVvW?GG#0 zuQ7$7j|)Qc9IRtUmbpW(XO)P%nUB407bZGEC|F>nOaoh{X$IU2w4@6*o*_W^0i|x# zV;3m-&%YDEC@5fovV_7;%qvDL-F*H8q7y_6UzjM^`FdK-!{g}0w|I5J`1>F*H$pxz z)dM;1J4O-7hnhFl*H5|1iyx}u0Xu9OLxP>}(VvlyG($L^3cKF0RH`Zy+(}U`+e>EK zMS@|mQN7)v(ZHhuOs2xqi{TyYUwvPWzu_lHcin^d0sIirf10ocSHPblkJ*!v_~2~7 zmF|i@YV?(VD{NO)1a?ZP3K%xAAmM4}^4BYA$BUCZa%Nh}j7%T&sWZAgGY^2W>H+2V zKVV@5a1EM2@<8VNhAZ1O#{lhLAYOAvO%z|lo2%nBMyGa%l|Xehn?EJ&>QALl8VXti zAc@$Yy9txua6MHY%elZ!!@UC|(6M$a!vQcT;^h1aH>l{5NH(E|ZE5?OtDtYhU(S{0o~5hu9C(+$ z)&`G{izaxbC^6gy>LEd3m*=30s^sluDIbGpsa^(L3JeL>oM|8zbswhys1=gl4wL=8 zbmWAz;L>Z?(~kCo-O-%>B#jEcn`rqt=0x;{La@zz_)1G0in=9e8~)*v)&=e| zuMW6CXgE2cTb5$rP`OAQUZf@&#4-k#-&B*P*llq&OP0CCy z9$mBc9T1L;OI7YjyYPEh_&;plZFmHM8_U`ZyRgs1X)-!nKIDM=1rntVSLCjpSG*C# z8vg{&fSpeOKo)$?+gB7ATRu+^aOwc+00xAA3b0Tz&(pwt$p1}*h3q|ZPvidQ5DS8? zmjxyR8*~6v>Ks6T&b>DRj9}z|Y;X+?%mMb%=@cXO3v|^K66otU7fs*c4ha@{UO`qt zK1dQd`ow-=hiKJqPo*IZ9|B+Go(Ez&r=KF}0V_p;f_$fAK z{LTxY9DT;_I?is@=sPAMh%T&-vtTvuiw>$HcE$^|$&+=yar-iO?jGdBd)+BJwXgl| zc0cZF1*O-O$EPQY5@@vpb#g)3SwL8xi;wnaZ6)uT^)q@BG?g=G*h`XX#=qRWK0SP3 z>2F{(scPp+(^?))jS-KPxEfyiMS|pNJIfKWif|bR@AEaZK987Jp6#z#B6^r~*!aRv z^CudZ{cfc%83fFIO9FuB!1h~bBD}h<^N8=g6xhq-o(kRGpDWYee5rh)QiT^be;2s1 z=S_U?27Jp2bB&jxDWoac?b~{7=`TjsoD-w6aN*UfimHO*Ah4F*e)JqPNF#v2yjn{gWHdj1qo?!yr9wbuop$#M zIE|WU1i<+Jw|hVUJ)Lh4<8inVUK~MQ`lX%afJA=<-ljo>0w7Q*U9H>0X0>X-Pr1aR z=jl^_laoABILK#oHQp1k1)EK((?z3g^(Y!nA6V61pr-YF*z$_G4#YTPvjbG^oBfH< zD0hfGlaCswxd$tz1VgLK-buS|AKUE`8j$#iI#=)*vX0LC)avqRCHn{5?CWJkAX}w49X{I!(q6sLG#K8`Y=VYORh>Bl0Fd)}_@^%L2;u&z>~L^a931xkGw% z0n)nJ*xu%Zu@jFnU4lt7d|jfX1om;>SB=l87jtY|YchXexsAKVl^F#aTZD&m zSNqJA!g||JI2ULSIUe^t25{DkpNi0Wowsps>|WX~D|Ewnm3r%>8X3r4gKb?{BizCc z_&t4SHr=lyZ|B%!+!f*0D}KpExeb`gWG?r2J`R}%1;#lpZzTTp**J&R?>*QjJEMEp zHO}ZBVbqB%Ip|dD&szZoDt^v7^nd4d5_ot6NCqR{qBbI{2tn+=DA;5FX2dQH#slvR zP(6KFY2c#U017&WAJ$;aj+`Mkp1+_?puU*@ATU9$=|}XTBC*eteUi}*_mk{fY$fF` zT(tsRoy{zPLswyRgg(@{ZE1dI*LnU66Lkd0(`Tt;=T}N)+L_e+0YT|Z)N|sM-|T~t z%57r!eN1AQ8)cxv=z%J=-0K^3kMaQZbmNWvR(EAg+x&eN&G~{-(6=e-2Lwx3GY18b zd+kw6H2p@uuu)Z5h2iWA`TKnItoA1vvyjdjNtM5_;2|)51IbREkJsg*A|>9Opn2a! zmV)Uk{+sa4m4KPY57EO?;8y31+%cRs(CsbOM^@}_gdxi=g@p6A}8GYILdFMpRA)h#8I zIva7tj}kCH2iUpuJ8$ZYk)HQ))1FQ`HG?aTkWQ!gwkPc_g|ca*1#2@EWYI;pD5Q;e zH;5vSXbUeM9WyDdnb83r?~ce*HJltOGIrdQU!51HSDD1RwtROq&NHNi0TsG4eq=UO zd_a-emgIcLg)FUCZd1JQ%wr~@*jCbX`y=I>s*#;@FyprcemJifx@VNp_ccp4A^^+K zJHP`0(ntBX+81E7wJ&|6?au~L4ITF}Ls`v;&BjhyrYPVMFBF|WzNMe1KP37EI#dCj z0s-f5)Cjax?k&JX*>Z;n-s|852oK_b{unUF@%aYZn=l6Q>cIFrf17xo{Qn1={cGO? z5CQ0}>2tv3WaBdgQqD8ff@+2YnL)75vg!OGsrb}mP4-i@bgb6H@6;AM44|D{pkum2 zFMmf5ly{wFUl@39dk}QLKvq*w(^xOsM7^?@FQ8~j4uKV_H~rZRZ&k+W=g(*aoo*^zg>)*gbs^$N;& z8(HnEe=3CK)VEGlw%fX9wa8nS`V0V`?z?bMQ(cuY{=KgPv0%SDp6h^2&L!Hh#Si3+ z`2I@vMMizX&Y>eV5`-W5Wa&JL*WCmF!F|>uYoHU9^#v-g(t%H$TYyy+$V-=IlNM2i zXi35>uO5z!0av4{F9klsW0&8LvV>AU>U8&WdRQ89ulH5zZmRfb_?3+H*;b z5POBxpwHtrhnWbzah6vI?Wml|y?YP|z_BeUqb!zEd!DMzS!ixhHKDk7vBgF zJo9wER6omqyj65IT?mj-Ai|K+90ErFLPxJqE0tA%m%j2JSo!~KGyOw=42m_(2j*6@ zh2gJ~`ruvQlyziTKzb=>!0mjk9T0b}MRvcQ@Y2-|04-dA8g2YFW&oZzK~P&52;Ova zVPt6Y=2+$idok;{K#4kHnzM>c;L!eZ{E?|E^hzC7Cib*>MQL;)rl@W>iJ60f&9Q#y zopU1#1^}YC{)`47%O7lpro$bMoXt=G#fC%Y66;8Rfn+LBIC2djw<62(pV{ap@+;JG zCKQHF@}zN_y6-SP5>1Cngud|D&ZbAE8U2I{E``Imm9IC1V5sF9!26WpR)xJu_; zI~h98sq9FT8N-<&NPk_3ZsLW`o4qe>>9C%s(3x=XRJv5}TO&B^ z@(8TU$yyDiz@nPQd*6tJ3HM(4scQW)<<-Jc47@I~KXFoj?Z-1uz*UDoynN&f=JH2} zT%*+cYBgMby0v*nBn%*2Q$|BQCS)@wdrFyYnrdX_3ulajXQ~_g-ohoaAwi_zFw_bb zO6zjfHrXt#W-hIEqHW+_Ing||egXVn+J~(TyiB7-bwtzEF2`o}sHRS@4SzZVD1o$% zj5WMmnd-BIG@Q8|9%kI{Ug;z15IJxPf?HA;OtEA1L$g!d?fhhKUI!9b(XmQ65JfSqsChsX@#v4A(NljqB{5sV_PV;<;d7I$?lYDL!bK3mj z=c$-e8zk~&`}!*Vb)lGda_zUi6ous7H>qH?KvG6zzKxcl=Rg&W$^o%?%i2GIR&IzH zhA%!nUF_&#sl_eo<1FYag7vw&`Mvr0iS<62qSDqJRvf01qO*S2$2-Df+pY?nINHM9 zB1->t;U5kXk)%GnV@PSypi+@IT)* z{W&0?`yYD0?9`S_IvVQcY-jDUC{(!{A#3Q|C%DetR1taWRH;_3?R+F|?yC`dxZ5#Vepw!L%L}2AazbJ7zn&PykpbaDIBi^1F?LYFd9Crv`+Lg60 zGG%O$ERJYCl|3|wli2N;3;`yGEbcYKntBk~2pb30Jj%H9P#*`DKhY=4vq>C()?k)y zBl2~h`RO}w-w}>`EpJ``TRqMTMz=r=A1t?em`H*DbgR~htM?cOx4C;Pepe!0Zd z(3l>$ps7N13j%ENdbvv`Z$IG{eE-I1kk%-#34%gfr)c$M-@KYT(~bA_`p1R{g~s`* zb51n{W6?*87jYQ9LDK;ym*ng~u;z=9lhGf-`^h>cY*Cqgf;3$`0f@1WG8dd3oGR4) zIs139(GT8A9r#IK9r8=Rh$}Np^p{32eUTW_Q``?1wI_(TZJ3?wHi&JB^^Q~4y%8La z1+ddOE@#J^xGUkOGwac&L;l=`-!BZ7A1^!pxJv?g*8^8ss6aqA#@{_Nj{m8pla*tch95LXe*qy@w-K)uzYcL22fOTziz{eF%DAcc9^ zYwO~l2Cz?VPl2+_Y6Ad6eO?abbmw?CiSuN_QP)*tKg+sLLWbv+eNjlZOw-Q~&4Xgt$ZD;twh z4Wq;<4T@ZevGx2?BW)S=)G6~N4lcRP>J}^FIc9qOnNUgqcLy@0;CJ7$Dp1{dy?U=d z*6w8L@@I8w*Y6g|!m)RUP36eYIsFEkZX$m4UF&AV=mQLoJuMlu)v;9&dl{;-;v`Eo zRs*#d+P=l~rX&oSFutG9U7BhhmV^F5fG4f!b)a<*KC$l(?v^YH;chq3@49na?N3Ia z7IYDFdKJ~1UkAfa5?{dg$q&7`v#rImhyB{9tL;FCZ(*XIlW=l(?P$@HR=<~t&_2DO zswT(a4ZV}X7jUhafqJd*B1+Nw*)X=+V{C+T9&c*GS;PA?Pjad|gf}^hyOU%$L@%q)hs$=<%da6;PVyG3T=W^OIKTHlRw^ z;DmfKe{m;Is;hKn<>wK#rF*A zx3twY1C^B6W7*{~NApWf;RTcs-7&z*$Ry-{!~=~+-mI#wwtqWqkW)%%+@FY+_f#;RNsEC7BjTF1INP z9$>LlHMsm8PJTR{SmEVfY9gawz%@~Gx@0MqSlp*Z1N zB`AsNd(f_o+#!c^O;lidL$|(AX~(o>g(6R4lJ|1n>A*+^4+e3)wu!X;@RrY`*@$C^ zT)!D3T?^_8hnP%Zip6pW?n1#ujE0FWXkx9~PYsAyTSuij1i7oG-Ic-x_J+MN8a^s*Wo%nL*H8j(iDb_U(aVAiAZlE+A!kkLZ9W z?YPTpj<`(;Q^Eb5h#*b7pqW?eb}L_Ju58eyy)AmQt01HQ<0kxOtK|wO+n%Y;E*Vg` z&3VMyTh!WRE8K8&W|EPkk40pSFS%hq*TnlLL>5*oZo03cjFs zUWr7S6vnk3GHUlG2^@zWnxRrj-G`Bn-gxCpvGz94**(qaP~=lvWYx3QjkvZrcRxz` z5SdX&FPbA3QWRB1EdMgoX42nUvp;mxPj3Gx*Z1xmC3o{W(gFO@J<5@N2?gFJ(Ddtf zE_+1?>b+sj*cdvUe9K<&$}!t;eWc3?ab_yHfOrTr=->LX|F-vt`vJr~#n@sP^y}fyupUig(E>?u=zuf{@IT0-4VZRAyFoDe`IlRyaaYEXwR?@A$ z?>G~^V%qH(tB7Re&b$z2nHSqD5@}VaJGsdmX zR|)jgkY6C(7qz2JTat@qYaZ9eP)CeMVJExLyJjH@x|dAtrSOwQ_?MhCiE|~k!)b_> zqis))0zgs(8{E|!c3gn8I!>T4)8I9e`qsLUfe+i}vGioRF)A@whLfm_>Z;&nDBtq+ zWsU9j^pHh6patm|>4f_yL!?6IxP(R`CjH!jr*`PrCH#bTuThriYe$@F(8Zmrf`o8j zKG5i(lN&XHsy-JtX%$!xv`zbZ1$MDWwOvijO_bb)_YEBI5m` z4N8dmAm)&f!r%ho_B;_vw&I7jY(~R{Dl9x{Lg`J(H3Hkf{#PI+_stDOVdtGn`T3KC zJkIee-JU)9mM}a>TS9+?KS5-Nsd{qesDIX9vEC|t&(7L2Jo$dVOraRX+#NfuJ%4Zh z8hBDzIu@9kT)^JGPYt?Mj*uc)=gfsq0CNcCXz4R`Z_K$z-ryC}E64=yu?8B?%u~g78!_a^ukQFks_vMm8BH9D zVXJM48?3DJc?Za#b?@$`-t_F2&osO}1H|C0eLygS?#=(FXy)IeXK01`)y6?2TjbritHyg&!_IOzE`?B(+vPkNfp+c$2kWUv>*IDBGP1Wp=wHO1K$Kj1gHK@pyUk zC9H@u{CTuuWHY#1ziaqu&-QYsChw<~FAt&NoLq20Gf_^qY;7Zrc>L;#2^~<3zCBMT zxl@L#kWI^|<5a`GMUFjD71n<)-hx>qSdi`ga65$1-jq^I|NO9_h~za&K6=GW!Q>+i zWjr2oj8Kpddm-X~M;s+W(3g=7Unr7g#lBo%wrm+$JWQYkgcvT|Ml-G6mu9JlH-q7* z+ZuQZnpSCcPv6IIR~bpKVA`BUJ^tm$TCQ;06Z?>>>$LXXxUxJ#1?OR8G>%{lpBV;( zlU-vSZjv-cPBwt8l!A`KqgFYN!=FSQ96;iRp+GFO+yFjeJ3{U!+gF1tyPqvq`ZV5K z6PuOTJ)BYFgJj0KOx{@MX7yHLtc2fqTEgGJW#jzJaBON)V0*$s8@q@YsJ;2BrFSk6 zhq@b8>=2NR(S>osJ6F>CJn1>=EHts%1sXN>4n;*e`%f=LK&f7z=yT>{1NDYoL?}+f z-UFb-o)f<-09Dz^ju}N@7@`;Oek*aI^M$-JcN9ACU6@g{Ok4{=dQez?NrCX`1w5FZ z&K994!RD{KJbu(dX{SqhL+dTKD~=W?$hcpUlrV$`*>v3Z{`@nAK6>tSvio% z*+Wpf%KFBvpdBOewW%r2gTz6|;4af0Zq7W{B>-EBe4b`Y^pyDRHd2qb^c18n-x`b$a%t@rk?bbU|4R|18%Hui9 zcKvs~xIbVZ0dA45ZqeYe;%Hgl>slJ8^63QsgTa0ytpZ7*<vJ0;^S#cu{*K<3%qHRyAzHy6w^lowpR5g~pe zu;}l;ZN4|Aq|%Q{CZO7n?XAhR6YGQG>rxALX7*%lGwPLE5tn%id8`}0)Flf?IPPXW z25Rr5Ee??UNFU1ZoUmvSQQs&rB4c7%mChew3cT!YDdvA;h5jnZGXr&#W;RNfj+rLEGLOJwo;vsI zvRX3l;81`hp$~VrV8dRv(VF#v#>on!1q97HiU!8Dqh<VTOf}i zhBeHr|M-C- z3%`z~ryC2uvV*y`r96u%U^uGa>87OZX6|OmA}!6Y^gvnN>6xXvxvL$^*wcYbEX3hexB`?J?y7OnqqqWn5uFDzO9em207 z+*fDee_-xnXX*IQzdAb!r>C}*KKT2kzSgOAFwZ{c*5=`NDdpY}Kztu_?uJU=g61oBku0-|2m> zT7Oakisl+oD1G~kiTKjH*$3=z>uFLqtx9rA@cZ0|)C|Cl(8~XT%e#J3VHwn8DjJyw z`>_i%P~1If+;%f~xg#m$7Y-c=^FLg3g8rIwa%#ZNwKZ31fZ@M52~ofBSP!oKSHJuY z#$ukvMCd3ovs0^fcdoOtZ?e6q1b@#{R^^1$y^9liQz!IDO@-tDz3>qX#eR5RV>6Nv zZX}U37EVUDtQjgbp7Kkj=y zsx(irSCAMxfB39OfGW~O>F>)-Kd5iY|HE<@j><@*C+~{k!?LRTd0B1LmRE*I7Er-i^p;RQl66kD;AcyBZeC#o7K};xKa3zVa#f-H%Rb zDGkTKHTSgkD6)E)<_`C&_RZS!Ykw}1j0i42rZ*m!uZU zdE~Ym-IYL^j}u z;78#qfoxlS&j*XN6cCdo3LeNjVP$$HAHz@U$Ji*|S`US6IV+B9``o(w{Y=Jg?&>3h zh={DB&mRJ`oXMsuljysoPPKF{O0xEa1=I2V%*f434tQ+ZAHW+((|VH8ldF7t3@{oS5nC_RJBq#i7M-@DOmcG&?H3mk zUAYw8>Axq|M5uT|d16B;QA(*0`m%oS7#3W4hUW_^*wVKsaq~g@eEo z*IVf338~G?ozm;chX<8j`>?L%X^S2MB!@=EG0X6xaEDG#t^sU%E=AiXwQjM{Bs!IT!7rpw0rHs&E?S~^;SYEXXeFacrVx6FY9hcn_2+i zLeiyc_7;D=)SR=YC90c_-im9pJSt&dIMqS$5?l8cBENeUk^XWWf($H~ z`JJMjZDyV~;(qbP$8>a;R%&X9k}xVSB1Bu>nvc6MJXNe7*0uO(UT|z_H`pn2(?K9w zzC@zsd2;ZZ_`?%-=x)+Ssnv-#cwGnSBHM8t&)3Y5PQxdIN{gt55db`EdHhOv|ze$hKjx^Sk}QAJ2rEi*?UidXVZ5KiNFk$$xqDy=a*{aWv+NQhiD`=18}#M{OU)ycUQW%Hyb) zQ9u;ExrD=$Qdw$<70^e2KIYi3`FgxpSzEysT#wB!nzUAlI{65m%0V$vP9=KmSeZOJ zzVh{$MjsFJ6~A8e?3Z1do59FD9h+Aun$o0&0;rVcx%EI`&>i4d`?Ju)V z1IaU9YmnHkd#HY`BOkbGQ(Bhhv~tgzXoQ{8x%}GC5GCJ4!F7>wtqY$*b^H2{1O0V& zh06!+pRbtIM|jjMClY zsH|)n;Upyku4Ve_t(ODJvBGNu9_5Ru)986SR%u zFRAOy4{4Mg?514(HWF?KU$+_lcy)X#F+A7D2N%B0|5i1=v1F?%&|)HS<0;By=6u9< z!pBm3gg-vTBKU~ivS&=fM8JyVyjB7}*Yd?mb;lJBq`Tn{H;I(`BBM(8Rpj|k(hO^w zH4FLJ%S;+^tpzW7m@Pcox}Mn3o*#DiCH3%-w$VinzkE%fo7V3zxWiBTL5{S|Lt6|Y zx(Um^xSKNELE8M8<8{#ks6G9pjD0L^?Yo0X>kVdO6x}CJK9oEsmm~>^YtMisoO9qD zvSe#ZvgDPIRR3v5(3Q$we3$;~Mj=<<9q&^NdKJ3WOTWIEkDW|P_#TlU{lD0H=O|5k zreE}#wr$(CIc?jv@3yS))szw9lQ#( zHgdS!Au$QZyX--fjeAG#EJglVPkS=fj%%{M1g6-?tlS3}a8UDS!Bv(k&P3(b zaB0mQu^LrBt=O>U!g$v3sTKqnNUw|}wm9tYeW^0Gdm<*iPZ9d*x(TiD??hV*e$jVe z@ClF^RL9Lo@L_SLwT$pK$Z0iX)mG0!JSjGfVutv?KkfL@xVqzKf!|I!@<#cR1Vje9 z0hNI8;#cJAbJW_d9mwZlIr?_ubX9y!$&L-oGMTb}?9#~So8jq#r^wWPy+XnV%`>1s zCH}gW2A46?ZbP38;A{S5(Zbe}m;lS(qD@P^U-F$A^-E;yjk3A(AU9N(nR332n`Pnp z=Z4>FVA;Ei^&Cmu9D`v{uRPHv@^6{WPfwoAov*hL)Uy{f>B~LHUbT)5q0)jQpPjfq zGpVfMCY{yG6=?tRU>o&IMOn(dKdOoM`O|eU*0LrysFq`LEle+{NG4Vk8i&kv^vMgI zY3U$WB3RTRgE)kVx~6fa!gCMiMIS}^G+NQvW9;U`)^+1Po z`cs^}3?3bWJDn+dCRa%(R!_Cg2g!n&x8`Pf6ikz}2;i#=m9n}bB?OP`G7J%(#v7~+ zsbxb~Up!c=mHfL|0bWF%EI= zIt%jhmW`8{h8Q{_ATiV15+ja@1O`HN0ir4gh^R2fKyAEkZj}|p0b+qV|@n`0s$oJS4#VsCz^UtC{4-?vD12_Z!bORpr zt9bFp?2Ni2JZ^6IZ3HP1bZE1M;5y0fGW6dWsq#Y+-G6U_uD>=6wX@O!9VChnXgP9X zYHvSZmxplRF71PCbBA#(-!xA#lMfSGESD1&jRwaSkmb8~DB(U>dayULI`_;l>_l4b z*T8mEREO4LvJ z%Gh}F{9uWDdgP4n6*;Xn-amyx?Eq);9|x}m7NvByE5S;KA`>b|ysXmuaSVmGDt=8? z9|2e85?*|@>}2J&6b)>d>V%2jpR*&kik_j#bWIvh!C6dFVaQ0=On-b?FVlhj+@o3C z{z<}GJ`fRIN@{z7G4^4_n9!M^efMTgFNH6j#fQIV+M;*|*%7b!WlqL(q-?O%q3`dc zz>T!8etbC{;Dv1 z-ocmh2ghB#x5DWznAv7q9+!j-O_#ah(&3x_#A+~1aAH-$#Y0h2bC-vT6sEa9Y_PH< zzPc?RzL5z~ggVy^rnvI|OGTyP&5231W;;4VDRbtUJHNS-%tKae8YXb(T{SeVF{uJG zFiMXGEXp*~*Ta1_vcsK{(#YHwm3Z`j!LI{#SK5ViBW*o)p4mj^isg9c@;h-$MCjhT z**p|!lh}t0y)YP3p&B9Pocm)@m(C@vRGq52m}1ZA(JJ3|b@ zBFXJ`21E1nYCk7uR*O|~<84_L{yc@I9f9&zy9|?fPW7J>_7kaKtP1S(?8n= zU!fE~AwA*j-r_4RxH!Rb5oP$Oxbi~yn0E^k3eRIefJ%yQ&av7xa+VLV z2X=?<4TvmSYM=x=R1;dK*rSH*Ecxp|+DAqkexSyvW1q<*2ezTBF0F^mTPW#+#^xn* zr;w>(LYvmjD&z(j(61Nl`s|W}YeXg- z0|YT|mTN(a@$MaWdx1Zfi2u~K+n&us+QV%|CDDy^O;R`d=K%7X&68W$_j3vw%)Bcu{=QOhk(CQBMEbkK9oP;_|{YQTTFK& zq}q%AQ#-lU5GBB5}zv21+zlBILmt-`$sLFZoXo%x_H|GG1KSId4spbt(O9{>6Xg;u2Xf_&wv&qUS2eZeK&t zaNoVjb+MMBwR!B)Lh$JaW>2KrfckAiVv{koA9$zk$7WG~Cz>FiU1jkLJ$9>c0>dd` z%&b8}i|7XpKZ9S@9}4KI1e+lTslR~VUm0Ee`x0Q}PRX_yf=|MzJ+Uo5y@S_hn2knq zZYVt4pZ4hAkYV=l;_6!p`{!V4Fv8=7@05$f3PbukV1T|HA4J;|hDibEeX~A<8Lf*92^(t*QDyqyHaZ`bB@>6-$_cJ^v8DyUvyalA0 z!a)Th`gI+FQmAeC{BlQtaSdDs)a>w3U4jZwVcwJ=f6|p5<)Hzd^E}SVYef~MJsBts z9H?f*O=TRxIbQ&N5lMF$4>b>w*iH+`?p6r)gtu=$2ygB3rQeZLNAcSEuvG!qVGE%~ z%@aeHgK;g09B0E%eUh9xG(bviw3%41_g*9kcYHT)1^KCoqx-?y7Q|+L>>MmN_(aAY ztS1otPSWI%q(j^HDdKo^^EOgFX25H=o!EcSyX2i0kG+)ioN{#@rEPPP_+K+U2A>*g zy>@ff$I}>R8IgnL?CHnCVy-Q9?1`k9rGdk%kb-;)4hMUHTajctir~va3Zfuk)xWP!S3yg#7TduD;N*dVXii3@m3mh(~iTkP%J@Ry&4n3ZsoTimB1#@CTZq< zm|!l00~KmzD0;V^ys`6sf-KW~$t^v6ZXM@sQId#~(^$YAqq($z!tUOpXEiv?m5#GM zd1IgYStn&(VR9?qb#XM!Mv>o%v!tKO?TU=d#?3N1|Jk~sc+9Mr^7ybE3U4n_tpk4?B(#u zSC4lxkG<#QmT0;qpcMO8O z*jhP%J}D6}uUStKxX|Qm!rH0Igb?m_zl24;(!pIZzyZ`(73F}OCgEPd(thJ${^WKI z+wn!C!zLdS&|;~naOP1Ad*yZkdyjSv+UO9e>^Q?4B=FYW-Z13lt5j+9@LE}*%*;Cs zeq3Z?dcd2Tkl@9djd#XN2nqC&s47Arm6um-KMij5iztE|rqfR8E3GkKCk+Km(XU5* zeJi8k((YYxG{Q@5ciJBP=0IP=u%Lf)rp>;FltIrM&M7XJpg&^)Z&_0_@Y|&5vZSh> zJ4%!um4u3aXRbVDHzTK{88yF|oqnikd<7}pQL@(v$&WYqLszN4O#6pFi!%?K{Kmyf zmnXlIPgmzR3lz`FDsxH2o_F)CCbUgndFxaE&Hy~SBGv5cP}UiMkDwI5=k6p%_26v7 zZz<-9pV*YxVonTXx=y^Kxcgq$SdLBw^YnM?0%ipZ*5==-TU%e_0r7u&I-=;((7Jqw zTilegLsiwpm%3CLbe+X=xJg%e2})7v&Y3r3zSgCP4j`-4v299Dqol_OP*6yrl*O>A zRe8F91Px|C?2Na3|K)cAzifC3%443+0;;e^(10jHrE+s%0|b-T3VK$N&fTr{>n&Ln zqxf7aF36?$2B0{0blQkznqIBF_vl(q_3gjta+W{5Q7_a~o7d>sOled;e2dz!MAYP~ zyM(oxg>y)qWUo)dN_8M1pvf=RP;p7lyaBEmF%52;8_meoVG>rMqlSQe$=!)`LlHC|HM^i-`vxV&^GBi;FI`w<{MWDxbm~qRz3Z5NLl@B zJhnP7-{(NJ-iaeuNsjk|=erEwIR|3kw**C|q@>w88OjwrDp0Zc^PRf&|95K>kv*6_ z@cJL0DUV6Gj-R_%rFr|wJ$m0lTlV7$pQmn+Z_jDIS7zuMY7H;E7_$d2{K)H8XF)KE zi(BcG;@>6s<2_uIsoPTC zHQL)!2O@9Ux6mJ?lxLeHUY9Bq;MK+y;7$9LpX3|2rHoGj>6V~oGhL>2h%dYg{KgVX zAK)9IK)>3t$=&aQDoP*{c?1W3#{HQIA*51)T>+ty+(dvH&dCnc*mp)pQxpaiXx$7?l%$G2SeG%BANqv1<4N#AD{?pLp>y{Ge zCYHz%aoT`*XBC#2iJl@7GR&~yI+rV>L8qu6&H;T-CC$@pN9Oy=mQpYhCAZO&>j}qp zUuP)LgEYkWbHyeJj_h}2myuX$WJnxj<~f+bQrR%o8o`;?!~S9_^8@cUsX-Oo$bM*QsX{G%w_BW^;O?+FCb7ddHQ6jgKa2 zNsY&l4o>scgel+;6ZwzDOqc!7MUA$;l> z^Ot?|)KS22gY8VMlBZ!j9~SLoe}Brp;u_IKMr6y<+#ra-ALwefJNkIIH$}52LcD%p za}-ACG$VeMd3mg+Nav*fHVe&(HXVp3-lC)!S-}P*OQ!k72(XGMq=<&2;0dD8YUja` zVa=?f1gJYABn5V~7`aGjltXcvCLeJD!ZM$|l17iEbw=#wWGiXdv_o9?;foc~4|^l; zF`>3;lZRPopG;E5a+1!EOzi661xnodq>x7!W#eXJySI2nf5tYxz)N}oKF3UiU#DMu^ z_bkQhW(F2am;&_460nHJ5GKa4G$Q2fcuV5#OpLy66Z0z?KB_W$0tP#RkGCY1j>C)W z{*|5c(=pS37Be$mrkOJgd+2f14`Fa6!Mu?ormeeq=3#>yjlt=H`S(~MvYIoSEkT&4 zaER|Z&quAglSvuC27QNB`bVgX_Hy$OkM!{F<=zA`DmssKN0!pu6 zq?Epy=i4RN^$uoTkNrxm|5?WvF;8aE{Yup6p=X3OGwV%)mc$N@I|ygrX|n}7Ru8;xiRa$Bv- z5z#B2Mtl_d+!GVZ>uN4Q7HqS0eU&uEKA#)p7V<}MbWVE`n)GE5$?I-M#l8%5F|bb` z&Ut@^&U5s2ulof9KFkjox^^uGNUACdwKr~$6{LAzq6FsO){e$*+9Pfzad=P)8v=J6 z?~gP{?Zvy+eV^X$tD`Ob+-4T9%_|to{jqLYGva}*XkA|gPtZN0xD{1<54b5l7{&AL zeU(zHcqTyHHbxG_7kJHWz?E9Y(}_5RyF6z{S1Q0;bIlqp4}?cz#KP^=DQ6u5Wnj>D zd!LDq$Mez5Ojew=dz9C=x+W5()%VxRm?d0bpWp2bhlp;nN<>f zlSWqPi>^TpMs1ol+YEFqi?{HnF-@#ik>+{>hns7iqMO-Yk7<5vZM#nRIl37f;KZV& zVIC?1!h)4`ZGRYUR=+aGtdR(}Yw~)^vaATng8SaFQ`b~GUZCY6bQe7X6ts`>65Iww z=|73$r6t^}WWfkQ5i%nnDK*Pj3fPF9_gPiaMex*@>fkba^Hx9UA%2c#*enNT;pUz}Q`J56A-wphaeX4MP6?}H3XJr15(=&TsL|G~naH^<5z zI8A#nBGK&=x=c8?`8+t>jkEP3p%fvgfSa$~HE*PJ@5e#!vI2FoYtU@-nQHB2gPeq- zwYAv@2r^SzoggMb)+(I#yv@biZ3J<(rC+I-vRzwz$JfC;#%n+FyZF?{az4JTS+kD$ z#cd7vpcqruZ)0(QKR9M5LSvygM$S=%=HKe^Cyls zFg~BB^NMETdnz$Es7A8auojCg5Hz?k0MbtJ=0nQfG{q2Q zo$r6rBGb2M@sY3Z$tr7z^a^$AhCNCeEw>KL@iUkFfF|c0X26)Kih@W9KViU|ZzY0* zh@R`q`j1-rdC;X+)q}QL=%P5$h`DNuY#7eC!IcJnUA^Oz!(`Uux_<0Uzk9TXMC)u4 zxdmArJ6kOzTQ_K)`tu&X)a}S-zY>$Egd%RR0`eiDkol%eK&nIkqiSp|S6RbIug~qp z*MTQ68~K4d?rA{SeY)=fyX<6SRmgi~DR&URK+fJxzeH6YzYMfSzHECjmdR^@x|V}_ zWj1bPF#C5MCvAw!*|?)LTsZnLB5fGb4#T?)g>n&|&; zOScR!ZPSrni241Kn2S?JT)2XhF7!{sU2&vtv!*$)I7P{2cJNb(ZvoV`NySX2z6uXP zVm*#hPZeJf4B+VO2fN8HGo#r_o~-v=S@ofTj?BVq?3*N>(S-|EfuFp_fPY?Wy{O%w zGOa}up#J72v8Cc8!}4lFddu?s;kHt^UUwyzV*VE^gx3wVIhp;dw|y9JbEtuJI+z=s z(*oym1@*18ze5FXD;zIyAADZ11&PB;%n_`{vGjFz&cVk_pb33v)E^p2JLGI1~Y%gEmUc zO0I#JLx(q4Bo6B9r^fZC!~Nf}%DrAbsAB1k7}{*tjeSurL2d?c(?l(3v*PcyvJlA; zJF7613OG$@a2@BWa;GyqKliTeg0vKGiMlm5+I3D91ltudU38^gN*h}?WN+2GYd(AF zOF~fZV%@D_vxpqqd;0&WYW{OTYN8&533qArcO+Y4%!UUnvQJn&=D~_H=)t1r6=*9n zZgJ)bI?#hQ&bQb%o9TijYebdb)8;N{w5iKXT3PsZ3KS17msd zk??l*o*UDrFz)eZKRe97-KsrSu_B`3=yBO3cOmF{oK9Bmo zZOn~sP3W{g)U$-e<7Y@6N`bpHrmEQwo+}9Upbm(=@9U?Wv0~yhNE9DU^lQ?qwO}{w zSbst_DrIi1J3SThhiq7+3^R6P&$X{~S80QXV)sSVhueAHeR(l6k-qk}p3E1-!aO@^ z9sZ3PI^5fIB>rQ@Iqj~&2Tzy!^Z9OCLN27yrb^1RbQl6gQveIuu9G|lLCCN!V(?6O zsve}(oN^M3u|wpvJ}+TRsGQDUjVY)!K^%g@c$T}mK9G-s0#&9O%SMKx$#(1OT#G~K zm7*Cp5Bm?L+eNDXpIg}1-Ggdkd7pGTyw(Cc*Z#YA)u6%z`D>NO`>5o4%HxH({=#Ng zSzB&;lAH8L=l0V%`M3L;BOP0^E0?Ypmgkn4PpmV#7eBx6I4HA^rpkbF_!7pdxE31S zYwXQ+F*K`)a=%3=)ttjRS7hSvV;n*2iQuQh(U_4Y^Hl6a%Oj96ZgLHo;J92Dg_dXc zXDsvZy0q%t-==l=&OhXZ72zJ`M7BV4nASzsjAkU~2%tJNnl1PGLAhhmjfb_1?u825 z!{x<9a6e$JS*MxDU4!}h+H}jtDMqeNaqLPY)D~6bKyHb-c1n}AV|#pHz-M~{BBdUX zpQaMx7A#S#si^?bEP+lJY$D0Lg}b6?;wp=w+>0M_&E%*amJsa%Hy!GZ-ec6|diu=j z`**qT7j64YNS!MaOe+=~>%e>OV~|qsks;QPWgkH-a9sq5?5swsjU+ZK@J>@EB%E4p zUjBEeB=AO!Y`xNHJr#%yrkn=VC_DOPCE@ug397xHrCuopo7>3?-3?!aM_*SMF!v{a zR{CT|iXl~Sf~&AZ<&zbASzu+1#9SrK-ul6HtJytA=78)HFbyjn5Kp#Q`FyLpSuCxE zh}BWn*lu>iK(ziDW1Eld8Xa%9k%KW-u6BnEM7`e2+@U{5pL~RNXTX`B&tpMjhs)KR z6^Hd|IMpl!O-k}@+a}LnW?&xJH& z;dDD$B)03osg6za|15`4-@Bev&~SE(kHYJa^PXA!<6T8FjjcFqu7&k`zI}A8*sKd>#Iv@kATPF90CK=3emxGtgHH9;=c2ynL=^y?|I}DMqLw5c?6S#4FUz` zsdz=JQVULci>pZ$h6(+6QHot>?^BBl-}5VQm0tJD>Wl_oM?>!`s0p*}qb1#E`a8Ve zrF|WKSI_a^cRtK#@Vma^3}j!Lyn6x~orK8T75!uLT%@pZXn%ShHrfe-iXE+soVC4p zQcqM^;KHD_VdF`celkj5Ug1iE2pE)>b$K2%%Cl-rNlfHF^lCI9(wPu^B{Sy4pp0Un z3e|X&gK?S$AGLu{#KweJzPbW3rqiz6%Vqc}+cgG9^0CCx1Z87;eKt zMsn^9ca&L^XdKdegaxVeV{UJOhEY+Y_IZa+#L?sBm zX)~BF8d(lgVittslgj)zC`aS_T}@2-2tj_}hN%0X+o@#S)3^vc+#g>7BFG%lvDjyW}OVTifrR76LO3 zsP?3Vs;*N4I7hv**%?^Svb1<5(!vKk(aV#4SZdb?;LNvAeq1U)`euaD9hq$zWDJ#d z)rUAdE-W&k<#Y+II$I8oD6S7bkfCr!F@n{Q8Ltv^4OjAcJhmlsrL<~9Kg-+Uknse0 z^5?L7^RAnPetV=&-tatj!DEEjVt^>*e1_RXhf)x`NVw)s>XM|=SxrktffQFfUhe~B zN3;)x6_GteoI_%q)*iY3Ks!=ARv0=bYzQC4m*uOPFY}p2pOo779#yc42we>^3eC=O z7oyjCa@53_omD-u4#P}&fh@& zF2XCo3y+pBhY%n4{ViR5OCWZIs%a$FfMn)ZKsMv&l$rh^uZ@@bP6$jsPdKC+Q3=bS#1ia&L-Hu9NilJGg zpBls4sCg|~iD)w_&HD4~SA)D|xW+sTM{>CxALCG*K?Ph6lr%eFL>@){Z8R{0!_C+- z*mZ&RzzH~eP1x?YS#Zxz&o+Gk@Fn3r>aiP>Z&R8g>~Il_(F}%48I9na$hs{J>{l3{ z$lz{8FR`B?_QA$NT0DQ#AyzD6ZMkefas;?Jk4xDTTd-&YW*5Oo>|{?8<0X77mFZ~I z;Wm%yB+}7D|J@S6@Q8Zfh)d`H5UIm~y-U-Si@G&VewDRe8@6c{AN{I~H-k-whHu`i z8?od=@@O_RLxPP0ph(5nU$eI2+{|5YX?t+-@-RF>hYy}vaU9BRCV;-l;}$;qE$86M z;rt9`GX_D1?o7S@(hQS*Vwnxm0pl^FO*G99B%q#?lgZSFU07R9pT!hMk}z_}`!GZ| zX$nINlC7)enI%%BM8dZ;gDe0)ss1@j-WC|^ZF6f%pgy549E9L#!eYV#dH~Urh==c=Ys2#Srg;yBLb)YxXJHITR%olMH*` z);1A#iVkPiuWBw!INNC5>8yZW@(SLtEY*tzpLkYKJTuWm$dxStyPr9I3Mf z@@J@I&wT!fYx{q6ZDQY%2!uc4GyMYDLj{((>jv%amZ?ty=dsWFx-+t-r17{SC46E< zgj&Yix#t-+amCyFI5EwmKQR0u5&HjXFKPT#U+op-cnHR~I}64MrQ@-4ii|;RJPKcn zc2Ty5fc|k}5dZ@V?y8cOxC8di6GZDKVaKcOvC1($INcV!MG*(3l+$ZKQmreQc1+VvX2#Q5M4~e$UXZ z9E|s1S~Ly4GdgK8PsN;*i0&J9l)K_0~}7@F(BK*t_a>5IzbHRFzIuGd@)9 z=4+ZMO7uZ(3D%TW(8#XfRi1v%+9<;zBgMo?3+!OHnhH?7sHO!vk ztwbJwX}?h9pZX;iSD08ljGCqeYQwu^+NE}RT1&l8UMI#Se4>=v^mmPqiI{U}j6uar zC|@OU8sf+CfW(2PM#JJFDG3q+dsw-q(eI7-`m*J8e>}v4v1R4%)x%f);&j)z{zI0y zi?O8zpMCnebHg*-=Is}V21Jp$I)ePxT{gB*%}TZ(^O?>Q$=VF%8nJ~@cnmks%#0yr znx=;BNE9s6U|e9altKM(z7;kdfl-%OHeVBc1}#S4B5rS!n7og1F6@9}qd!8C&SzsI%K;l{N%$~9s zx@a`@`B=8Q>@i_r3oD&3aWMtvyJMoWor98SPKWL(O}!JN_uF8Vezu@?=ho|81u@pB z%O5+m!0Aq9v2U$1)nO_ zcwaR!Z}U9br<*!$6mv4f6*bR&sMr)wfL5R;1c-52}8}M!$RoGiDEumpQ-x-Ktl4 ztN-k})v?Etkp!NAeg_%xs}=^1)>*5Ujm5<*nh5?37HMS2oVX0^GE5V0Z~ECIBj5MoJ0DbE$AP)!}Zfw)8g7kC|xyjj@O;3fyG5ceybKfAb#@Yr%I zhN<+RT<-Ldk}E7k=36WQO?}VwqCUhG2~BX3Ny>T?DfAwj-L10^a})@iF$6}fr`a;2 zHq3uVQX2VJ9BgV`hB;LeN$T;Zpwm+MJY^0}PY$cWGL1XH(&+pr#L3DdB-DND% z?3lrPWg-kL23B--=&Pe~c`AQ(pHJ%|+eR3M{q3LPZ4jl!kzxYjg+3#OZ;DxsTdW2` z5h3eIKyDk}D}|G+M$wDPW+IScbHNyNZF^#Y3o0i!4={wedIhEU*mON|u`@;1V8QfJ zci*7JzGgS(?+~cHy9|lzSW8_{fjP=F!=wKW4M8+=zHtD>)Zsop$aSeukObU;vU9hp z3?X)}-USFxkK-LVMp|BA2N+Ei{b1uLUZr2VQ}19;dI%?GLP)h}&+RP|H3n37p<>0H zlkAW$LhCj#)KA^!F3)m4=Z-)OI|?)YxlIu>6&*Up;6zUh?ER7IH;a@5hw@cwr(^&$ zuaK>bDR&H+cLKU{q*&R8O$Ve0r{-EE##Tohs~%2$UaSOtq-_x#s#G`YR@8#6>;S8z}73p+3#`RT!7{Zui?JGK41*=fkVJ49ZG=Wl&{a#H>? zs~E*dt^Q=Ro&kfV{Frps>85qgAbc(_LGdH`^&P!9Zq-Yj`=h>v(u@t zV&eP1+;1PDN|%B$mR|=U{eB-jAjGFeKPHw1bXn*6rWjTPvfzW$-ut;qxeGOdpYf|1K%_m%KPWnuJ!_(TcN^7{0If*!>GpxFxYp zk$C~Uw~Od~l#j|dnHbQ%ajsCFc_o2>h9#+N07sPh1KTE4z`}?d+(Em-J{~VrS))XD zu1}8(4!)~dxZa~uxGGVl#PtWKvR!;A6ScfUypMhIR-8WFp@k1)F37VGFcIWFyH26H zYecNRfrfng#zC&Q$Z_jmD7Ph{mkA)<#jqox>vBBg*b5oq!n#TkuTFR1pK~J@4_4J_ig%a0q+FCog-1?;?9diU1GnQ*?n`Mp$UjI#pdC}hRVOQj5g`*73s86r;R8eWBj=$G6E!n^ zd|0K3C=}tmmq$zeRFN-SK=(1J8P0n>H)8U?%1>N;&MzlbOw%e~Q93^Oi~#^wdbV;p ztIAhQnli&W50O8JCt`dTd+ViGzxq7$4JT_R53CJFrECo3@V26KHbGcASO|edaYo%9 zJ_j|(6AnL~)0C-|30bUeuw_ikr?X7N!6xo;s9`%LLuW*xVdYFs=Lk-7;(iFJom9imY`Sc2 zj1e;&Am@~?U-%vVCB=S)B-A3cL-bbLt$R`}##59W+J}Ra@Qu*4GoGvTiK3{==J%aj0K5U>6)43xYB4(*ZH$@<()`+Vc_`u z1!%iWd+4AI!@?Zagg+y*2u9k7xh*`xcvfMz6bd(ai6?b+htL zL%N3NnjYEmx3d}2G4GBdOyHf~4h6omIc3d(a}plOWlruNPt2o^NTc7YaTqfjH|j;7 z7UTO`eMWKoz(tB)QdieFSKr%7wHCE&3tzt;GH8oiWXk zf?*LBicJ(D%j`g5SiF-5pIYZ|)FBS5NfVZdz_-ur7AKeCXK6BoCzn+8B!d<^3saHd zs801bSyes#rU6$QNWaezxLF8~VNwrv1INz}w4Zh}*P(B3V_{L>A#|fblGoZ&g|D>y zd=qXdu<#>gkk=>4o>cXpWxFTHRvDGw)|^_pwe+nDtbY~<{ThebJ4ePQ>m4yigrL(?d7j>Klx1Dn)ic*n(zpvH}R+cyp`vg*uNAqza3Zp)i>VtZwh zs34y#9f{2%lX-OonUFCULIqwHh_P|Q%u(!6@E#2_5{qvGO&y=@PF;WD)1&PLo}(CV zIJ{@kCjA1rt(UMUfK@w1PS*G8W;9UTTNkc>E&ms95oV6@t^FivWWJ|`29|19`mH&V zs74`pedm7pG_hP5Vm2w zF6}S^`UH*2<*<;@I$xv$S~Wxw5{tSS4f0Dki^?-d{)6 zCLH;#TSeH$I88P+s7RdF#)g!{ByKkFaP2e* zvlB~6Xqr_#g7{zC3PijF4g(-MN#@I|>U+(GXJeZTvD_#ByWiAvG$}l~8MZK7O9f8S zgt;qVFUPaRGA7g>3M*h29gMQJ8Jb{@4U57rC~DBpUtfAx3R;c~@}Jfl#0Mvc`>1&+9T?tE@D{>0pN^`^ z5lVJa7-_?+9b%Sr1}1d3tbU;FGEaGcH`wc2a!fz}W=S}o*ioCs$$sh!PYCHsG+Htv z@=r;xDAu%L$v1l^I3LddBtR5*o^IHkGGX&i+n{5_^xc3{MWOv_$;6a~-~YFU^L4qr zU{>=&vJ%5A^Ch!98+Y0v?L=t$jh5G#4u(?QXNHxnsR$4OgjGMlmiH(Av)xk-W95gw zSzn2`&e57Se&5lWYbS-94#?)VWhnTN=H#!cZrT&%FW_awx%ogJr~y5U1z?0epb%C4 z!HQ{g`y?bButDFaF%&1pZga6PyvYc=-#{OB-K6TkRZ4tO;LIJOz;|%z!^54^^(WBK zJJR{SJTC%*Gg|uz;@7I>YTVU`j|^}H2D6j4vlhcPiQZoEvjUJ6P}z@t4Qm0DDPo;9 z+xQ)k4`0>=Ihi8;b*)tl5q`t32iD2$Nx<*CSSPg2qXbqz(qld?m^ntVeWq%)Ko7H0 zz-F(Kt5iEnA!io9Z0{z-YXHw6|33E@R+Nbt0jjq$_f#aYw`U^_@IU-reO3Wve_XP! zC#Hn_n`O2QPioSur+<5q>~wP>r{!2sT-PV3B8AYVWySAK(ALC2y#&Pb*72H*P1uAZ z-6P|&K%$?s;3dRU-A?38ilbG@WivHw$pHW#IAAW4u53zZoVnh5eS&hH!Oz|N<(ot!Abl$Z!r zU&^-WoscL3`ks<~O@;VQ>CxXOA}q01rCCmlY$Jwl+!My2RiCfsmAW9$ovGhS?*D25_QLYRR3sHn~Ph!?S53zE?O~R z7@FmDUXpc8MUBi9u+r4U8T+tT`=%r(n$x|rwQlC`%1;n2n6MTtQl>3sL;T^TrVP2l z>8APKUO+4{LCu=+W;buQ5Tq7#N8LH!2hAXIi!ck2tdE z8t5*2IOa%+)>J3mB~L6z_rUn?z}4*F&@24wV?eYbaYZzA@N)JpuLHd*qLn3lWj&mj zZCz}&+cfA_n}D=9PK_C?qR^U^qgNhmf}>*| zmxTI9f9J6WRgjHrA8gUrfwB!1j}v1Kdk|VV=zdK{pgg10J(LlLZ#RG%tCJDS+)%%| z8qF@3s6YKs& zo<4IemW;ud5up3p{-5qmjNsF02iNO+rK_&(D!cF~!$UGx4jfC2jY1*mZ1tCOUKf!3 zBM*_@_A6;>0c<^&{NJqw%ct)C`Hh{Ir}n?58*ThN)UL=Uutdq&<`s-xnZw@eZ8d$3 z_`m3z8JH=2vM~I&?gBD@Pj(YyYu-!EMGt6UR0@gb`*DFBo)==|zL1JI3+Sq@d!0k1bkPi8|#QJ7I< zMoI5F=Gys`<(V;L*6Ms-E9fRW9S3#+q@=g@(0?sG!UfmkqN=gJSk}{gUh(v#amUBn z(q4ner#w#QBfAtD6UTbMQW%_Jpv?Qpc6-zFKN&r^jBz$|`^Gm*$zS5m?(QdhDG~Zf z6vB#UC z;KewkapYy0;u9YYo-SelxPr6@-XBNQ=e>_4&4HJ%U9jqyW0}%z^qM_?G*=Kc9gH;=*%~yLDZ=S0p;QbT|>Uc`) z!14p=dm7}(kWd*4WWuM{^}=*c0B+7DO-;#F6%|(Bhp>)7Q zq62AELlct4Y9=0L2c<0ldiwK@Tj{3k1``?pRRSfIMC(R*(&2n7LwX=OPc*`Q2#@%o zSpD=MNb^29UCXb(A!B2CIsHuMizOrQ5#r$F@X6jhaNeWRR*5#m@7CE*&LNAibltA-~B!iTe_&GvlDT&1U zKMvQVV*SgAp)jxiEuxavqtJXpq7K>3zb}?&U{?-lMzWNf;W{u^O4q;(#KA58WcclL zPFY)QqPeX#yXY9gaVp&hFMeEwAqgHT83XQf)~mbm3o85Kq$s(WvVRWw$EU&fYOM)V zRY|kgR%c@Pq7JsUgCFR=iiOsTRh{MK`mFFmj1V%%qx)%@K?I|(Q1r{Aa@xCR9BP0C z{zZvMPgkNakU$?}th!>(ay3xg{SS3sUe0a*pM2qIf^|aYn{O!>MGYoagjF>5YJ_FU zmy>*y#Q^?`iVRKmk8T1n7dwnGEaPr97V$95grpw`J5>&;*$O#UD8-a0O- z?fV-ay1PSKY3YukQw5YxDFNw{W(es9F#rJxMF9~6LApVaE(vJ?327K$nE9RI;=SH` z{d|9)=Xw0=dGIwJ&$!Q7d#(LmYp=ETW-rAJA*_tRpJbK|dJ znGjAUXJMvXNh4&Tue*`NMgP$1VP4T=$6ksNY!5j!`$-sX~FvP-vdxgcc%siIZHmt^JuuCQAEo7kx?z7aTc zX!)D3mEWvbLM_n>^&$xJ}ohRP4^~nu#fKm_X_bfaq)>M0sc3p z+EypWaFLoC8}YZWK!^V4YpSCW3uUGB8V!u z9+@nJ?PM-`Ti=d&rAT;WX0ADz*0c7$0RGY?KF^3ZtMC5iJxzjkg7qx=&c(U}r9N%K zhw(M|b>ErRlMRFzn3GR<=;}O@N3eN@x2NrfJ6%;&0+=XYc60AOrezT*^n2;|uwNZGTjyB8kmo zUcJMRP-X$EZfjcJgfm}*Yt5R`DO_qV1t5kk;yZMlOWv)MpYQS@cb*80#s0DLWcl5= zX>c z(mGc%Ehb$C6Y1Y3hZ@KlEWCEnPs!_>Xp(e$S0kCukJ}R2hiSUR#x{X%GbgaAChbIL z!feym_OOBkNMG~b1bW4{I6 z81xx6o9DW<^9*hN)6>?JH|-e&_5K5Qq+QSrCmqc?OKuBQ(!cWFxsEPSkc$(#Iw8R3 zGq>T^H5tok<0yc{euQ5)mp$4I@&xkf*7Suxe&M9JgLdo5P+q7Q%^Ta`;kKU7u#L_; zSzB*3w~ii8sCYk@q`3PS1P|Lp-HPm_~`? zr<33IciakZ4I|L(2)q5|W;8g|abN$_H7{vWfV7u{soOvYKYIED1vIz2MIw~QS&VwI zgKH1DdVYM{_KlZyCI`tAzWWQ_x8x;;)lr^)&$BF2a)KojJKIIt9MOc1Tj+mk6O(hl zi60}Ua$Z+Om$7fITO4G?Y?HebI3g8zmJ7jUi_G7_OFv zJa$>L#C7fJI{0ziMY`AOEQhb52xdAtI+2_-vP=vZu<)uF@c0wlE8rq^{KR;NIH`fl z=&Ie#_G`qz9_FQfL6bu5uk}MlqT5%9?zgp@y%3Z%JN$mcfQ4u}M0vFGO493C%6#bB z%oV*k3QRIz%`whtiN02rI}ums$gtM!8}R4)Z-b_m)tY%FEZW_*kLkDbzL!$_R-w5X z--*e4nu+F$QTQRa+M(n5k+o4zfXP$3TbXU4?#Zd61#gt7(7`_dYYl{MTl=6cmx#=_EU$Zq58PJ>#*ceipBi1Awk3NP zEW1>!>bY!H+_mte(#MIjC4ywmlhVn9YiXN>Gv4L$)s7ptsoky52%LCGR6C!C#Ls+< z?!p(Mozb9_04i0pWzC0RJDMrx0Z}Q9V^16j-D4vnBa6NM@Sva%zbHrpo{2!ee>iRY~hmwWvg% zy;>I2WW#bE=6IwAnI^kIv>b`a*qBu0yn%c{tMW_khrVSGC<*G*CrCf(#ZA+v6k4?i zw)<1HQauT{^Q2f&+_;eRusuFD@^f$Gwyj8=sqLN3ZlyQFk15iyzd`UITT~J6AvGE` zvlV7bvZwq9$*}s?1%gUqUY?m|K_yK*pGA@b(aZOo=G}3{CsC`T(J;HzxoxQ2b3>hm zozX9CnbugE;_5Dv2Y#u4dS5NZg+?vYnQBfWYR}DUE*CBLF&PWF3p+09)1_5=8N8l2 zKgo4wRtr|W6jN*Xn=slz4H{1LOXQ*Bk5jtZ@7{^0DE?!wX-mB^kuf-xAGIkow6h0l z>YprgN$Ej^$6dkqv0J*<3j6(O_ytehsw8hbh`LQ>C9)Q()7+&;-SFZqQyifV-5djoIE9+eR)5!%LDIzr}#*x=FR*t9OMJJzc4=L6o;tKmD6oSWR2_sNpUUo!CS z%!so2gho&0=*PbcG*-Luilu&wdR2J_#qK6H_5+~DDju`8Ke81nV?K5Ym0T-VoTXXr z+moX5zSc5mAuE4iS!1N}u<<%yYPrt!QbFh?mATQ_wV*x%PhdBT0{-J89)PNH9Xiim zEH_uBQXigj#8vD>Zm!R7SXEG2^+;xX@UKl4rf|^~jdqjk{ki#e`dJZb3I%`V7WpWL zSZlwsM8naLwkP^vjA0b^*BloWZ8KJec&!#Y4>cdXA?!*U9$RgQA&a|Assu`p!K^H7 z&Gj-`+@r7gO=aEnFLC&Bl}6W0HxV-Z@HE8A9lytv$8AuaJTi3y;f`t5TiRb3!LT_5 zmewM~^!$|8ALo(&IIvaXUq`RXySTV|0VkZ^^0x9iKf(2ygNq|@ui)xoW9z|Wf;|0H zg^3^dTM;-ql?i#QEb^W!khqY@g`@>8PU-y{;eVg5`+r6l5UZdVz_oxVlc4wyQD2;?`!~YB z8Cw7`fMWn(5&{6n;umB53vdbkW^kPo7LfRZu#n&%gn^@g|AlG*fWH-7!h#}90urK3 z!a~3a&iof+Ecgp>0quS-VG%&gf?`agdga@pM-w_E}`EI zE&wz_V*G#}12$Xyhp2x6E&%<%Rh<0lgIlJPg2y{DErWUw}*aH-k$Iut>n!@=RhP0JsD% zPz}t_|K|92gG&N1l>#D6BEZBTDDZ>hUw}*GH-k%rA8-PYCKE6uLi`sdQ{)%m68X*G zLe9s6A^@t9Hv5m`_~n6K{9Dw(EcRQ$B?weO05}DR0;m?e5VgoJzy)C7_YwwN8X{0nda9s9kg2ByUG*$Jsm{1+w@2y6ajGR1zgdqY z;XgzTbmrfLf3xKh1||uhVhAuZi2~P)F$Q9(e-r-A;1UK5hyb9sNDo9nRN#W+Uw}*O zH-k%9KoB4d01L^v$i*Z9I0ygc_&0+~2pD6e9t#0p=AU{DjQPI^0~YSLqFNYfK#(5D z&jv*N7vKV1qu)ySoMU7jO}xR2@3uo{0ndaj@eJ7e_etJsT2RP^b&HY{#knIoI&JN^i%026{Jx)pM)&9Kpsd<`0?OHF(V+kB8KF~ z!O06q^zr=_qI8JPbeC zck?frzZUeRjioDbF%BIKZVIbipU~@=b#)E4fWh|T45eX?J01a^O-&7hac51gu4~$( z8mArbq$#>8;&fsKzF-aTXx`zgV?EvnCEVP-R*3$o%pAxL-uusxh6bZxf8$Y=?v5PF zQ^@p;8Z)8XaITq5PsFtKeBpEZOW3#;}4tpmur|{|!tZfduS~B+~l5*ne zgW(Wd?tup4WQ=dAmeG`9cUofK8fniI(&;$1huM@TC$kQAvQV;VN$F~hLa)%^2c`<^lTUyEHp&!5Ty^m|+^y$pPxucl&~UZq#AzmS zZieJ_#Pi}yl03U>gSjeK?siS#(E@509z{U+3-?e(6f4dk@ZHJ=O3VwU!q(LO+;NG#^9+gOcb~#ClDXbAn@qn%c~oATa_d?Ji3LfoVB}ZI9_4Q zh2D!bvMk->v?f;j9Aedu+JaO2p_jNNl!ncC_6cST%Y8Yln88F^YeLAp$<=EtZ9Fgq zEWf!9YP~0&A_SL%<%})4zv=e4+q*lrR>cj>tK8=0qFOY-rLKuCX%=YZ!HtjZ#>sNq zLmdvaZz-jF5@?+Nxj-ubgs++tyLRu!rRhY;f>9gw?KU`Y24}59^K%Pg>E=+hOiXqa zx4EnXp#kN6twGmv?nCOw7iF6g>A2gYmzhP1j1%9A_HDo^STtYP0KGJkW`xu7)qU9<@BgajmgLSo6iDL26 zWm-oZok{fQIH9Fu7Nm{B=|;i zR_)?*pb=s#8{Wc5ptKF?lE}^XwH7DVntvddu`n@!-`T&E6@Euzv^w8tEbJYWuY3Kv ziYUAJR>Ze`T@zo&nGLq{h2q$lgaRyr97d1-aHi;D`` z1bIDYAK&aQ{gmJrtmv}Sto)SAVSnL;FV8Kjz(*~{#LpXYTZ13S4IevZ770UjXu4tE zcsX*mmlqigKM=pnbs+cMnQYC_XT~7CQYaUTUt!R1a>Gn>N_PM_p27HbOrZIp!{~GW zNRl~+sutTu4ECGx+xzL!11oqN$~w2ry}6m~IPWxut-UL-B-9;vq_DeY`sG%zbwKE+ z?hLI+LiW)a%w)ShvsdfFA`)(l_H(HP%-&TTSg~-E4?La?@>uQ~s6tUX%G_bC zm$S(BH_#N83*+$@Fn)gUs`_T}eR_z-mj>+4qQQ1IFsNMqu|e4Dt^u56{W6x^sE|s3 z3efO63yxZ`0m*=ZobgMIkehOH#_6#kw5UU`bkV)AwFfhFQFYrBu7wm4I)=UUjK*ZC zc+kn=OVUz&14p|pu1Gtx@RgMyho!V_txsS42kqPdf#v#1&8)_Vio#pXGS?}m!ed>- z31Gus8_&pent89Q?kg&3OJr&|cS{cE_h$66_aGnYh%82v|AM;bLNIEUeV1-8i>XyP3E0;E*5_#UJnC|jWNM& zD|RL0t~IWak4wY^N=k&qZ23yjn0_UwR_kc$O2*GVM$@veJknDjCnh-tzNFhoj^=3O zW+oLAV$K8cB|TP9Ax(K9!};nmiJxSef*Wbd*b|s$d5T$*+P=n8+P&~=>o;D~+t<=) z5PSreaqvbIJ}@RDPq3m&HiL{*Y4gaX(Ong zEv@ax$MILui?AX;dY!4+q|`fx5ZI&yzSVE74?skH4ho(uo3Y^gNZWCLKj`ZIS%Cn% z=i?Tp?|XNGs*Ph_^ukjUd(E|$Y6g=XI5?w(Bz1^;aL9V2y0TVZ?^1S;Kj{T3sKF1O zLf=@N(I$CU!4D+Alvuko$6>JFrj8K1T`{gdd8*yGDRRsMRq5?AD*#F!9^d6WDPlvD z4JnI%_~yj!+ELb``e}m^IQZ=3sOe0#9f3I+ZngETq#j%{G#CivoP(?NQ*?8|dgP4Cqg0ezbIAl(@%tW4 z308DCC3gGaF~s8P@^;pkHy3a#8}_>4OgPmWHBD{YTX1>XUufo8Wn7^ln9o|!gWXjS zX4Ta7zEW-3+%CpM~U#Yy5AU!)OdXoSeQumU&?UYrvPmFXV&Gb97OXGEetd_IE8zFIT zKU;3`+NV8nKK>YZ1{XSf-~VpHwlVaBL=-u75AVbG>6GJJxeK3I_=L#1OBgzw>{#q} zeGMn-%)^(vr9#}7_Eg7Im^sU?r{8sDu+6*e5hGwP8Vi4N>6?=0rrO<^0U8k+QCdlB zjqAd7Nd=hPV~|h5Q;vL(PeLhYKS_L*ngwYwZw7Ny4`iN+I@X}ubuy=Ya+@u`cDq~o zmd?zV#GOvL*R2vMhnc(`^Pd`$W}>e4ru1j0atD)yZ;)zfYbh27-kC1=VAv>BLpp0u zK;&rU=IiqH;ND1TiM91(P=cj>FOlOtmnWHz2|Vj=foNHRR&gQ$#vCB_v$FVxQZ`6I-tK= z_)u+m(#PT%vpms;3qq&3|EM=^*Qo%Om9>gn4mkGp?$=XEk|nG$C!~;-HWx$ z*-omZD7AaFbyP%*ejc~l)L7rQSl@X*oI8$*pKVE`0I4nVJ6xN6;eGf>-Mulx;mN7O z^R2xG^+$oKpQ@VNzOK#Q_Skflza41Zl8TVQSmFD&QsQs1Oj+Mw9d$PC{jFy@b^ran zL`0KQS>d~yt4;IY$Bso=1SwIjdafg0H!6RJSgsHF!n5Dghkv#ecoivFZJbpnxPbN4 z&hENJ(vaB<{o!$1rKih`d&82niHkSW=-J-g%ZZC=RIxdnTlu}u8+0lH189y%*-N2y zUA^D^>R3-m7>}yO_^QPa7&$J=K%rbt92o`bdRO;rUZKHyH*!_vjm4cXkw;mTiIM>1dV)w zB2Z`;c%dhg$we4>6B#;Rx3zJw{Hszfu+}3Y@khD`xt|1ROn{5b@BlA3-}`~Qo(I*y z^&%h^xF7&54W73q{yAR&2p{?2--rC7 zax*Xez?TLNHb8Y_ z0e(SY;6}~X!Oq?b$gm(c{rt!dC@JdxsB`?I7_xwvgox1J%N`>>Bj!NF8Y=24AQTi3 z2nF~9LQH`aL73B4om>8H?SeV$j#JIRPIJo45MEJy14}Z>qrQ0DPgMqobi?A^Ac<^#ML;B;B+7W2yWZ;l zS^{5Gjeik&gIcd_Po~#`%yArkdF=AYff1$VOMV<(T+k&D+8f3MTODO*M+TdMrSC_$ z9C=|1NbZ4;T{XN10oo-WZ(5JHI3Y6_(A(SEXhMLPuLrl|BWA6LV&$NS$yu%M#?~rnjOaUm+LdOuM>l9;@vNIAHvs84`gbW zoMF^Z3yjUG>gYhF7?C>I;kzjO*Wd>BqJ4}0p@y>d$d6#n+zAVwlv_!5z_;MXQViftN|scX@I#n5q?P)eTeCXrxos*)onZ zyRyYc18pJ879YME<&$CLF{TP2KySs~pJ9>rM>le3cEGRHjL?13)Y&zW+sxqw!EJVf z`l~!CbieJc9Z8gbUNJhA^p_82RwmbfkwLDb3<5rA7sD3HFnh{}0CnFoM}S@nKvu6? z$Q$%GRUkmH2$8LmMJo9H(R~W{F=&73M+E3g{vHfamy#qoj=WgV|BWB0WJA;3qc-ua zJS}41)KQx%OL&X}*OD4|B_C}x2xWczxzGwD0gPwn>W<#KjK0AskZp}OdU}HY;y_ji z&H;>j!%JCLPZ>A&Hi#ee`ql8e=;Qig%vVj0B6(9IO3H~MYNLAO7faR2@(dBxFL{Ye6Io^-e4nMPdg(<3T6=V_ME`5DJQ-S8VYg|L z8xA-kFzA*7*dcR;`Vo0i*Xt5sD89)CUJMB4#So(cLmZm@Uk-1{{}aPI7fk3Y?t80s zu@`ZJWW2gToyt<|mVzv_A2)=Q6+$0}l}XYWFQ(4)l63DE0=gdbLug@9xz z!H?FDGIvT>N7OyucK7n%D&}+4G82`ijhz{TU0S$As(M{ZwIRZwBusE8C;zoB+&fGj z3#-)YMNm@C16wKwZVYlAxv&cZjWp8o%H-Nu|E;0+_aw9+jTl%ZH*V*$W)|1eE&F8GNh#X`*(<_z1k3nOm2oRn$m8{sRcGA)1 z6!1PJ#pIw~@8yvX^WQXm`Q9_QdTv{^43mAG{34&0rRveeFe~bKWqpn>$_zYMbxEK7 zz$c;W>l=vV!5ZhOx{uI9EF#{yB(#xWkQzzmjq$-8=*J2OQ_Vs<7B@c0A%FZzuOQLytGJ(2#xVl)v_HBk0ZV_-kig`6{o4=CLP{U$R<*FU zOFo{~8V(swO6ZwUTLMsHh^%3xfpKob8?4qX?HmhdSGe8rl~DR_=xBuJ+#0G%@E(~f zP1E4oFNClzopAef1e1?RbNlihWQs+(%bMmdCu$uTx&=QCQnu9pHf!DSz!t0L@|^(4 zKj(T2*?;;2T_%gNWq?%gCH3zCVy}<^<;B|UsiO1o?6SEtP4{hpbk@|r$r0t%=d{l< z)Klfv4@^$?znWIbnY!7tZ*=ny{iqD{bYyYm`tozHQZUhK&+Y(9( zI;9gaUeT_oVly+FYE`umR5lI1(gnLa2Jxc&mN?06;g^BLKr_6&L^ znyROw{QfSr@;PJKweZAdiqXnlBBrA=~O=_K`h1uoxQ`e5Z_NEg7QM=#@iGsi7 zbBhGLxQ_tYLvYtVCmF@ADCf|83I`4x84!$z-{rt#7*y6BI^gCt?&R(jT%)TqQn_hp zDwxx*SBp-rkJV21a-$w&L9j|xhD-8QC z_~+&!a79C_@uoyC@r~{A?`!|U@(4R@nhyoKA;mjZGN*xW3#_~Fi&~JS-^1-}D@4pL?Jc$j(px9&I zlvpGp@r87~qs(A<8)WHpV&hTirlF_##1^A`Jp^msT={Qg2)ky<4Vn?4?YDu>2#}&m zDFPHqp!yRp+LZqd`zv5n={wTab5cfET^OA8d(LRLyH%Dgk1S^0x@2NuP(}M{6~?Uw>}ry90V9iq?rF0$+9|{{Nx< zE8P8w*3qLIp{%{n94bC`ECtw4JV{i)EYCK;az-%+snUu$Xd;BP3Y>+%GW!Oo=BYvE zp&zd6)Y78(dP3J;88BWy=?E4Qw8#vf%i)x{)9uhA42p=X!==(Kh*Fq z8J<6M9MloOXzPOx_qomXAeO|9{aB1*89XZ1@^0;+9a%(rXpKPfgx6y{(-(bgc8M_S#({$mt$m!63&-8j9uKtLt; z+wd{%CQM|fuG3$62#A;#b*dQsY3eIX;F#JefZXrKZUc4#KG;Y*Lc=o7vnBk*1oWYO zhv=m?9RhTz%yy`Xo7cRRZc}iLyIB2!peC8iO`_v(a&cbBV8@_qmNw9Dp_F|gvcdYf zZ@5m?+elrKHu4TV`2;Prwd?NxNtgeG;Rxg>%|F-WSg1ge*;*667u}}DvPtp#ygR85 zCY}N_ZD~*g$De$*bI6@5{e^8M`lW$C2j!mzermfqPS}EMGN#gT^|_PnJiAj2d^cNl z{Kd1<>G4+n9yZdFH)=cGFSu6QiG!lct^u;?Od@g6ADo(2bcE0z1VpA3xSFwq|~aUy+(jeS0v6j z#j9#X6ImYY$EO|V-;EVgxqDsV!q>%>>`SvQ{WkRZ?!%qw$&dWqiw9UmvWpqVo(n#0 zjtCIu$8oo&$w~*dDf+gpuIxCbF07*Nxy5(x7KUTNO$9BbtK+rKvnO#y8CS&7U;C3} z3ld@Rv|nawEa zN6vAZT@PoUlx1_!BIC9QFG-@X`s-!6X{rNNcr{uqy7!~|Vfe77Qh)G9!#uB4yE#u| z+SOKr3*$x51#dHl6hK3eHiHtO#O5O>e zp$>Z0oAiCz;>DdV6?m4x6r6a6ASo6mWn1cC+gm#1qUVOjj2>2kBF+>hIo@osowN?# z#~y)f(*VZ;Ov!ulta0(IE3&+CG#+u8MhLbH<1R6QgZ^#H@ znC7Z>&sL4Y9y}F;w*YyZZ^iB0QwWe_*)gZ2>sgo;0yH>m5UqU^*CSt0D8j1vD4HJs zWY}>Oj_T_mZH55h1jlX^9Z8zAq&y%_#nFBVYd-3(!+5Y>We49+JU9}m+%Ypzc6Vj@ zfM0a!(hWsU8uVa_<7x|Ycu%81oYA(!0DItFS}j~0wt9Sz0=t2)?o(e6a<3iM0_aCh zax}s0<4%Dhx#sJ%B@sNEtb($G4_#X1zN<44d0Jq>6nD(V6QoUoO3iJRO5ah(^rsU8 zHNFWO3({s9G7sPE6c`wYW|Nf%bxuU|E^=pKF>S;rMuEOd99Z}tkA>#G;F2m%*Js9D zX0o&IrUA#G?K~eZ^9^XJ09*-By~#q{$mG$&44$6t%14u;YFYPeLu)u%js~V50doEg z8r~*@s}n^cKjO}lFKA_$NvFeRzTpxVU;f40~afCj)D*Z{nD1fE*t zkNbP4uXCFlO_>VDb3VN6f%Q&V{%<3Xm-Cd|V72LxG6eyWD<*I49;;8}ZqZb87 zdjZv^0!wm~4MH|}S>d7jj8MXyd2`QGMF&am>Xx%$M`zg~8iS2fb8$UGNCB|BRGUin zYF;b{wT`mC*v1~Z7?|1%+r=u;K68^som?=>q}vZOM0)vu2IzkW;ovx^BV4(c8{WVI zFpI%{Nca~ArQ|?DEQBjG1O!+lM$zC2@E!+bY6U(}ma+a#Yl$*c`Zpy6zK&B6;z(-2BQ|{s#wH$Z;G`U zi*&v$HM?Au#me)^&w4`F$NDqwapnSelc4Bsc_tWBQS{N>o~YU^&Kg(kT+){ZA7mew zG)+czR5;2?IFnK#K=MN%tyBelbt8Ez75DVMS##QYtI&e$KA!G=o|ik8cKh9#r*}Vo zeUkK&JxzNM$mDWcw>Hv^2I`e4KexY^Xn`hg zv}~Iwd4SdA*&#lT^;XwV$ot)g>3M6lbreHhQ&Y=W=q7SQz_PXuIDS+yreNHWxXEaZn}Ap z@a6uD-a*OXP|{q6VAQV2iM*b-jAV~)Re-a`(9HKQk@%jS6`U|^7GTzCwJ$S+j&A#} zG_QF(b2;#Nu?Lm(fl{Z_nw{L_SE*6@sp;*yi>M70=lW?Jvk6C(mqUXtzh^&6Va(uE z&1arF^G|FykWmH&z1>b*IDE9Yz{3`?;a#(^#}*pB`?c#9P2UZ1He&4lKr-_ji>EWh zV_&ydVuc&5K$;V#Y#s8f9^rd@m!i92j{AaRzTZppY9gwYxp0V2!UQ?UWG_L_5TMJD z_MC$;@ELjf%IGSXv1zFcng*{^1!j=c`jgOH0I_I*_UG)X1p;BZDI-$*eGZxf(Gj3j z#rd+6x!Dte^`_k9b7TYPF6;F_;{g7`3_~uvxGIwy512D4%0_?Iw z{W3q7xbAp0WAN$RSFNw+ne(oR;{$?<3nt`saUm|eZ&Fd#48E72IG0i6J=cz}R#m1q zy9-87dRH&BaGkq-(zkBVWoUspWX^3cN99&GcuBt@&~lfApU+?cs8-J?HPZdgTeb04kDOh!APN0~Az$+F0+6Y)1 z5voV_wj)a2Fwn%aSS2Lr`5;qr;zqn0`?gas>bsXxLxTZn)I}SBtAxSG3m>24ZFM}k zQbV3;g9gIBzooyYL6oI8GRS@rdd}^H>G}h(537FTi z1Zm6d>W)UL#+t|#)w;T>I37M;W(P|f_zqKGlS)gj{rqY^xwepI+vM_#`7bwQRFxVs zKJLn*r)1~XFm0=rFEnJzpA|~WJJ3FVTkv^J94`KOsxBya8x~TAl@}sgF@yj)SP=Am ztW8XNHAx23xu32&zKpg1`t5b->>S<#)v4#kcSz*IjMCY?#e=eF`&@mneB~Csufa{m zRaw@dE3V(;D!%|ala?_XX}B!6UE3X%&)E%I-*Xhn&vW#TjB>LZ`Ys*gLAV+FMKWkE z$R3X|Z{MKHm}rw=@sfyD;(^zu2D$c&-tZnLB8B@z1LMzq9S_q6T*=v^g?oBMO@p9n z*+Q_#!K&+WB>}w@y-?RKbE+No)Y_}>Ej@+XI9*pTGG~wM2u=*t<><%TXOFMU@E|~M zuFt|_{9&-N0dP#y?)7@W1G}BsbVhn`d@MJB1l#zw*N!o?PO+vY#X6FEl|j`ynPIK7eo3M=*OJxPCNOc0%g~f#F*0 zl!XFvkv;kQmq2)J5!SToFbL#xI3b;l71BO51LMZ@M$tmPDu5zWScL= zngeevNn0Ni8IS1tommpVF zYp|+3b+v`|!*4W%>kMzYIxUe-nYO=GTFhq!$;0G<Mz&si%P1_Loakq)Evq~< zqAM1nPtz;P3rj4UhupW@X^P+Q@~!5<51e{Q1vhG~nGUWGk?Afg2HWGQ@yKF2>OXYn z(H~HCB-bfZ(yNIE0T?0xj!V9})+x0`FTk5EWHJM zvl;MyhB4^WA27u~3^dwu)8BlOAkI@81nAQ<1jse#RH4x^w*W9|pn$E7;srCZwx;a| z5SO)g{*atQ3+_$Q`?J-3eL~}OQ7h)BK*oZv#bRH06#;^hH!WJA4$74T9sJ{4AjkGM zeF(%;1`-TqP@`a6WTp_9Wts~SAX@O>w9j$Q7|3l0L0WsZ4S=L97>>aQ9gQPm^wrdE zh#cx_H#X}S=_3`-uhF-&9ze;y9vnPwxg7x4cofmJ4(B_=Mdq2TpRf5;gY#)js7UpDD^|Jud$gLL1J z+Dfs21pCgFXGjU_>EFZ6eaH?%`5>G=1QRa5uDL)Jxp|pQ_3AT_lQ*j`Td+ciYzI_m zPRbP(sxgBZbEDL&SY-e6(tAcX#_whF(CmX*?VpAKY%#UlG@2|^&ylFw1>>q<4RJ;vtH@=+HT1I5@Wu4ZGtbm7B!X?EB;`>Ej zg5nFL)nI=1gvbF5rD24QuSAgJcCA8SmxBSw=N_g3MiuB1VEEFZKJf5KEjXqsT;zBj z81{WIoV1A$@Sg+Jfno1PW_6$%Fe$(z++;_9&{zQ+z_tM+dIG!%$07={DpLShQ5(pj zMYgbx+z>LQE%nEq76ky$$i+ew-~;T`;2<^tjPTnVMMtt!BVOOAt3SU+dk%@Pq3K#K zfzTeeHXI$A>r>9KI$bKT{~T!c5}2>cUJs9FHg>(vX|FnIq@Tr)>w`LLmhL0MZP3| zyNG(NBKvCN%lpGdAHG(`v4l*cB@>mGSU?>b=-?4&s&IHA$iFE%n88=GotJxU665}` z=Fzet>^%{Tz-_kFFT3ef)Ys#iS*7zW?cqWh%Ij}C!Gu7t#qg?Wd)Qy>4DTfA>`X)J z;&qC^>(Io{v<@A1*o-9al^2?!Oj-zD0Yle`#@;*MnzKmaVRayUgwgIex=98%hE|8QkN~yw^)74WBh>OT0$1V+82RU zt)h~Xv&-4kD=~T5!l_rNZM@M*z7u%XJ_>=czf5%v6f4kJfxs{=I@p3BfS8OEDlqKiC?Ncn{S~4%_Zt$&P&*=&&mLR+JU2~W<<6RHeXjr_bO@# zuudaD{a$WUnvhCS`fM1ZF?6V5@lc`RA(+llluIj3G-rjsUtgV=?;C5d7n*Dw6qrNV zraE#Caq56{0iQ)q`U%!QGbS9Q0184=Crx_%ya}pmw=(Pu2R$$ivry8yj5mOVD_v+m zJY@D*ga`qmG7QE*fKq1LW)De#X?HNr;@Jb7w}9^n)sqzhR6z`WT@eB50Fa6MqBCb7 z69M{A1cBC`w#K5av;eyLD$oIlf?Z)5Q3z06KAb`;0lZ3p0HtXINl5Rb2y%@6@NXJ`dCoIT-g)r9Xtc$+irv(QR-w5h95;ASober-JQ3m#a(YC zhbq@QF9r}Wz3Z{MHqM(xLc06;NE+p!|L&6G2H!+ZbIx`GRCnEHhhkL37XMi!zMHqs zX5AJel&BEYZ&_6xIW$J+Xg|imEKl!V)C_EnA-av>H-7FRSYLPu0tST!8Suf`T@`5n zGcG_7ev1Mt#oSfpwpjqpf%^Vo@*8uAB85$|dY8z1jG_h>Yp1DEJsP}Q69spUJ zFhF%s>&FiP`#`IKv_pKQ;^TezlQLBx zp-cSDZ9RkXS>YF=X>+-4@EcoJaHOYPQlCH9_p0ZntCJ1OnGl-9wITgTW$?_cq>nGP zwSg3?w|t&&o6^YCcVqJop`ENEH^X3~5@Qau{k+&+i;2Aj9tPg+Pm+53E#6-wMG}>* z!=$;>!N9_D#z_-KKk>bnUQhhQKN1xhCVHq*S;1ushb)1tcG6x2x zho&>UF~*}~faMU`=Xs4lJQSHZ3e4%|Kr*+fUlk@iQ-%O397LVL{ZYF{MhtrXdgyF@ zbrxf-ns(*>{!{&3^y=)xiL111Y!TCfSkn6}A+iGhF-cI{^+%H6kD+gR0aY{|;aRAy zEZ<{#U`y8*Z{xLUB4Q0E)*^)rNCD9a(7eOovjqxxDH%wo)ri64{kK*r`un$_^3tk+ zE!=`70pS;gDvT)@@JVug;Hm(YW6K6;Iq-6FX17CuyhP~iF#{ORmGt)~EOLc`)FHTO z9v$#*(3*CoAuv5piW41+jQ#UnVow{$bJ4{ z#kBNv7`FT_3Idb}02{T85Na^*3e}XhaI|wLFMXl<#AQOf737AqSu^juk{VzzuK)1O z#AKVZBW;H(F7~1_HLxuX1!^GU=kPJ$i7d@~$t~v;8FC%du7L=0ef9*A%I&R)Dqg+r zFRnNO;e!RzOfbXH>)fl?3Z7B1SBN*E-c`K?tzPt#n81#lQ1MLSb9PencIoUpG~M5cI^q1= ziPiH2>Lpd{G`s~LCawt4=Z{jmsjjcbV#Xr_nCz`nsX+axHaTBMb7rrJLOxe7Gacv8 zyDdG$qFHtl-4g5BvL#jT!@g5wjM=Y5yf=0$Mi`p*uo)$HWNUiCaoB6YmEijI{-d)Iivaz(KEr_ys5hF3G_N0J&Vn<`?xO7Vh9x0cfv2zL zvg^Gl4rXC|WmqROKp4mfm#_eeSQ(xw!l}l?&s-t9z+6C|52u<9Z*T>l-;~9z0!fMi zAW3lmI3XspFu;B2;s9=s{<`H}H~}Indr0faHl%b5E{^~$KKS`2eJ2P=hE!LA z6KHT%8CQ5c_%LrgY`h`3n{ijd5ppmOWHcy4>_$g)l+km*@X;B9*e#{%9lcjpYoAJ} zqzt4Mtars5TJmK>HpXsZ#+R}xI?dot9wP4;4nv$mE_oiJ8~Y|5P}NXWwT)hiA? z6g?FX8VGl9E36Sz{r|D|-f>N?+q!5F5EU_^R4G9LL8_=!fdEPu5fG!as7M!(CXp5d z0YQp@fFKZx2uO)YlNyySN-xq0MLHzZ07<+r&N22N$pdxA=#(zk-Ev`;pc$^u9`eo^}JZ=f*xU)Kx`BEBjGdumhgcj z{U0(u#OD%-P}dM6@P7=EB$L`X5~%qELh8^PAVIEMcAWNHH&Fjg;{!MW_&;z0Se-rI z0QV2H0fZC`fI-?GCjkG06G$~#Gx?1*ko}!C07OZ7PDa?ly&7omq3l3;kNyFmXn8v& z9Vy-4g(=e~e}Qd+3{xWdqw>&R^~F%)*Jh#ANoEG+8g#Qig_^jD7Hu6M^E$azglvWA zY(|lg7SN3vAisu_U27#lX}1|dmc;#SMQiT;;5CZ=wYu5&=!0}XAFO<$mSeUVKom9r zKP`ZtaKC;+G^_)8)W2NcE2izgR{L+uJ58CMSQs~HYMK|p)wa4ctUCy*{_d; zQ=7(C#Yllv+;Na^uxY}~tL;n1<2J>;{SBMe+I%%0L^%`>0m6Q z*VF7U5}hWsCkdNad~3H|p^G52FCTyn@!CJ*MRrbgv^yo8iDP=TfU@erMYCb&@3U8TBb z2AZS<>+dftg6Wzmzq{oQYZlqTt3Nn4FS%T>>$jJuUEM3sryJ^JIukx5$z4OUgtPcr ze~{!Nn-R)`#79zB#dYxL>Cr~i>j%CZPR-;>MBSB!;o@UouWAbkBnO6sz2 z$Ryy=2@E0kh{$mF8n$!u@#&Jy}3?8KNk+soB znq-qkI@GUlU&B{>a&@LQ;o{Vc9Ic!|YF)>@Wb3N1gEn=r-}@AQK#&@S$t`l+PslNJ zKhQg`8zL~E7reKQ|FU)Z(Pq$($lu{KsJ1dsRL%cw(H|oBW4nNWGR+pS|N9?;J?16! z@mHn*JLnhRVDx=ZAN`0aD_LLqYa4&$1x~T1v>bex_7AOejTpr3w@=UAO!YtVqc(*k zPZ&`Yx37GY|G2cGo9pU-CKXCpzwvPH zRj!m^&)5BPFj%uY?M{rou{vx0kkjJM&VvZK9Q9j(7CghoIzCoXTl>*2>F_a$?pIYo zJm^Y)5XEO;`u3aOEDg%LF60%cZIi1UY`;d1etfv41i^+Y8Wjwqp4H0^7K|MmZbmw} z6?ut7-G;z|9Mxn!6_baUTXYA+r?+`ae;buR{yU=*B4eCo2bg-QkN&v*2;i-F`6w7g_S{5^FBeB75L3QMj?K{BLMZRYsQZW)sJhLE z{qFTK`cO0F_xlg1MSpe~i;qqAmB$w3q(K9m{Wwsg?Vc%kUt>`BE8ac_kSu3@Xf^+Y zmh2-ctdD=F&iVaw%Y`^>$DlAzdmEOdxq;cCvxk!ogOb_s5vM(B!xX!TZPiTmychw#uEmN(S(%PMwciY9HPa;1hA4fju zR59BgszVp6`-h$JQ7y30n%dW4S|9EB6LPOe5|e|yK`5_-9Y9%KpGy+VO+L)I%-;5V zXLXz5}Sd zvF&4f+1;{J1;&l8gOlp0zPMEZ5HX`jHa{U8==O3dd@tE!i)Pa#d|ZA)!0$Nm6SBPt z;_CA~!IJ*p-gh|!L`}p13uuhXfeHXk3?c8Lr?k+dX&9lMdKR#V&g9U)f0i@&EXpMG z@1F$N#ee)t_Y73bNRw1hS~bGfK-VGqb)@dT1AB2@$9e*aIV>;tm#_u z0*T4^OSKX#yk1)Rb4a63bqI>RX)I`GE27%cCTEtgQXck6{QGja&u488$_zv1k=`G; zzkKYk-*)dCf`9WLzT$@D0Jz0(s>Y+3=Vg=XFP=>8{$f-C{Z^w-s90q3E@j#4H9`=t z$ZiA%vXCEJgxF*o)`l;pH+cAYJ%ifK#{u#Sz3N_|R3$c%&;Nvk!)JzmLQa9Idk-u9 z<0bQrQm1j7{QFJ#?c%2UoFKtuLa~KK6R(|>zg&*#;!fANFLSG`*!`l`T=NQ2tyATf zhS3Gbp$LC8feA4wi+EGGP=yh?-OM?3PJUixHoNBG^=k}Gf4L`_f4|UCb>QoWE_#8w z=g&)`HkpLTFh{w4JfR$$Bhi|7bAbCE_pwFqV+zcpm6bqRuqQ77k3!i=hL9CSBf`Rs z&XV2{Pq(Q>PJ@(U{?yk;!o2&f)FHpGqkp`zf4TW!J^u5}kNZxBk>C^hj6UjJ9w|CZ zW$~jA*J{s4bW|RR)W5-#HwVPx{(pQ4@J!nXxPqvVou)_}9!715LVvIA{6TJ(!nHPy zT2b+HNkrT~FW!H;GJppD(~XJ#7dOW6Pg|$987RK~Q#bfO`#E3WHe)m1=4zi`aVoNLHukwF|N{1G*(XJ9n6X7hYD{FG0 zN#L3180Su=&HAaD$S??Lw*gr^6T04HnI4$m2p!!gcaZmk-NC|BTlj>C{K(UUvcloX zEtzkU)W=Cc0nOmHR_n}23OIUrkT;J*N!CQ`{Lb}1OUQ8QwrLW6o^^O%zuQ+7cymuH zER{T;TxIp@|Hvy@DLREhn%*7`mN`cc4>d!~vVyP~Qqmq!t5_39YkT|?GyHt3m~J`2 zhOR#g<+*9QmU(QUa*B|=c35VXi@G~nw~oyMLF!RQ99FqTb(5G9++$bsr^3?;#_fz7j$t)P_&v|9`pkq4qT$)f#FrW^^s3J3*Y{} zSN4`GHu7(u|MzGN7`J~6#|eMmpT7cO+@{hVM+;E%x_-bPxcQKel(u4L!=Vc?RrHrt zW9ru-o)^9X?4#*(gyeDh8E3!r?!6OF-YT~qk4hc6>Z-Na6!k#)^}*yG)`8xjI^E+& zF>u-Mog_^{+gM$E*^&E%ksQ;AZs=5!r=4K*v#N>~YaxNy;U13>j+{LH zNh#@Ri_Bbp5HGDj{yF3@w$Ug_IhZ#qvc0tlK*RGl0P36F1w>p@Z9t*P80UHga<{|} z{n9|4HG1|}Py|)?|FmZq1Nil3F?*FfgvB#Y!6TwC%bO|X$uTqYD?^6Djkh9vnFvke zWG|jU`&2<&iIvQgY31SZk^Gb&0!&|(q#pODN}W#%=$Ws(BXZZuR{UZjnvTlZ?&#(` zA$jz2j@n9TNi@y<)EGJba1YwT2dF0HMTKh$24;q@Vyl#~Ou@mt+|R-4dp&zd__gPC z4bR&-nS!AoX?r^8WD~C4GSTz!Jf-e@h&@I_?oisjSfsEIf;fcgHx6kIN_$r_`Y!kG zl|<)SO%*N1CZ|Wz9X{5im#O>=>K#eyU7c%+*-<5D6)h=|G&8wPw5(Hcy*eqS-Wb`$ zNlM=4^|7k{uK?u?6Wg6B34o(GgZ&BV=fJI>#-`=Xj18cvYDrrZmuG-?wBI@OVZq0y z&kDWVxlO$T26Z*leqFCW2+sdO&ptfrdy=Q4#wjwN7p~U^x9UG$mU!b>)EFojwY_4( z%Ssr{o`^6OyYS3SESr9q5G~=i##=`Y@9!BqLZ*F#l4#w6nAsajoUXE}lid}82l-ZQ z< zZQ2VF^R{~-;?iwUIh+XE+k7Y>c7G~0FsP4D5$w{`VP+Own) zMM3=Bsp1rbNhOzKELYfJau@S=nq+ioN>l ziEdXsPi>wZSw0sgT$nkt57bN0KNbc0-(M5c|DRYB<_v*~f^SJxM!VpAMdJt7DWu4w z-bK_)xj8#X8**gX-m#DVA=WH2%s@0?Bzxj9jMPTv`SB_((=ng1zR6C1YNH zgq2D1E7+NY@f&B#g)-!E5E4w6V2zo+iGB6x)MKTg9O%h)5T1P*))f11C>W@_$_!O0 zXQaq=hlR7ofG`maHs3Xxo4n_VS21{TUcF03u~AhlB7ToByKmuG`;LBzsdt?oT+M1F zWt*#49yh9rybj-WL9&qoZ{hkkw83cT!_;}BR$l*ykcYHgrP=x^^N&bm=ia+7ZseDP zs^r)_uV`OZkB7GGMW3QZt1N(H$}o3RmX}}V`5`nV|zf%_*HT%;r=OWU@_>w zq?XA7BE}RH_EnlQ+h7IX;`QId_x}SQG(QLam64IW?AiZjV;gDtbAR`>IWHsq@B7+- z(-qDFADlh&oj**M{x9&gp>f=I?f>_+`Q_L1f4#5G&Kr^?+US7IVDwcHb*l4qYJY~?Y8uO)6_>KbtT@?YSt{GlYSjcD5z9b}Oq+(W@ zeq^LH+0SaE{;Vct&Pe#o9H4*@p!IDE=N4?w1`lQWrBsR%usJA+7BB<<`PVlpOKfn#M>Jj4T?7%xa694 zy_3P*|E)D29pYikLsJxP_zBvqpH>f8Kxt z9{`zP2glzgVWxT_Sks}bEkhaT4_w-qU$L?vFmn!(}4 z!B2g5W1N&Yae!D;AovsFCuXyH>O+`_1;gR3H?>pO-OTPk%#*B1jdLVgY`bh0$PDTu z#RuT24)(1Rg^8!>rz3jkw$$F!kfY`-Rd29Mv7YSc&A^LrRW<6%KYA?&KCjDNu;=O9*^4UXZ>@H^WL5tpl-5ZgcaZ_3r3UuijL)^-I1m-vz)L?uYf9ST50jx+9TcERnc) zTJf%v5q#wcToDn66shm*k6&m-l7w(U?Sz{tEEPzb?8)+phcApy#>;2iIvFhx5p4W? zih0p)W9GiM_Sp6RBWTs=biCZDN7f#Z0`!UB$Ax*crGKP~l3qr$ml1XjazAi-4FeRF zhc`uk$|0NSNnU7zxHMIhP4;a1;}9h~)7HFoO?2M;CYX#($u-y9_i)(Hdgn+s0ehav z-oQCM!WP8vJVkNaUy>xLO8QZ~Ox;u@U&G?h|d%Ysr>ku;fEVJFRO?E3vq<->)(2bW@&53)X7mqzvZUj(+MLx zl50wp+)@#_`AaYa6`{B=28ZSyh<1t6-SV%@imPWU|1t8l53J9O{%$_vxTKb!xdT?&|q9(+`uYZ;ed9(bRWp1B%p93!5_wQnkP8c%U&i z)%*?#h#XIworD$}Q^pAT@xs`w!gVE)HMo8E{b`{pwbxYCx7%ani-e^<9g~*(O{DY} zQ5{o$aozgL8C1DaQnEBk|2Pc)4PJvz9PdHo&La(_*_d^>!5+{}N|W1r|t%Zl>&gTb@YhT-SK1I{|kpxJGYqdafLcU>tFnhCx{ zwi_byF!^$stwbuy!=A3&JfSyje!scwEt|fn1m_>DQN(g>n3N@a-uekSU)S!6!**0F z%Pq}}pw0DD?d;J-!@lnZ4+zMre)YR%X!>B1V*`7MfU7%`eb5D~bvp_>Fe&dwCC(}b zf*Q|)pIsNqYaauLf3_lp-`f^$r0hx>wTtC1I~TGs3Ja!M&qn83?jX=-HtKD{LAWx_OhAEmNnf zzSd^Qit0>Qmm(|Szg<)bioF`zgB$a7ZK$om@rm9I6Rl64HZ<$@wCOg?IwW=NO@6{< zmg@-FvnKWTDwBjQc}z49F-$nT>QVH@4=D!v3AvEZp7fzA!A&aNMT|+O#xhQoi9|5j zf79&!K5vVats-IXKA}YERU~wO^N51S&$nPE8rERLc4f`*p@+`XVN1bA&k_d8zwugK zJ=u!SF2QA>r@S^;C!&bDW_KR%PfeYWr50QP5(W$w?b<}8z^Edn)cS@;zB3mm!l9U9 zZx7aqP9LMbeww9{EuQxHaSYiDYf8RZX$I!KgD5@~I_R_ZRETi}TgCd}x{W068T zW*e2F?P63BJJ+KUi_7Cel}iuc*U&n%B`YUTe&ok&S%>7QoW(F|&||aGvvOf*7S1tE z=}&!KtcWq^ud}vq8W&D6M8v&V<-DqzjW{{W-5#pQn&r@Sp`TFn1M$(gGl88 zNb8;2o2K-cA2r>JL0o;h=-Gu>;xw(=J> zSB`pP(K+NG-y_FmGm#?+Rg&;EW!ba%;j72iLU3R_$$=bsD!Y4erbqHlNlAE%;#X!C zPwD+qeKiSq{U9Km&TlO6dRg@WIdW!!+XmP36C#;gnC~PZXL8lqFE#rJBB32-ZfNS^ zo3K$dXe%T6#&+|ep^i0*{{RvKI#dOSoQ&ENhOSQfxjQ9%>8uA91Hy!Jh4=bj|6PyV zBd@HO$o)ko_2q82wS|$1MSE6A$wscOBe5Kf3hFn{@bogLd>6@S5g4a2Lx%aCw5wD_ ziMjZqIQI{f0MdHIMMd04G6rwV6*D2T_;C60FL<0XjIf6zg-j)BSVjP!+OGZir!+VPwbeRw3;zQgp!>o2f=*=roH=(&aq8(0WO=hEb&h*A7IFi4(Bal{vg?faXq$6u(>Y5J2 z>^TSPF}(UNbUj6<545tbbYiwADuiC*)2sVuwt0gTU-2ODuc=;s4;2T)Hrz=%fy&nJ zzRi^l!FHvx(Vw#dsR66#vByA^cLP31(w`y2ws{ys&cn91NZ2*Sr1%;`HpE1C$cgm!^9h<|} zeqQx<>)CcvfrGr^kU_rIvsCsbmkv=BSqOjl6OzraidD|YC_5H`o=}IkuSnNfb0mvW zz7DR=ZQb`}NJDk2_k}fqiSh@-2W+-EFiuSb=`O^Vjb1QRrcfLD{=DSi5(Dp*COOz* zxdFK*udaRyX&<-^c1t#GgJ+40%Qm(boiOaZ#M*|kY&?N{$|7*=ku2)Rs8KK(UPD4? zTF~nlWl7x1JHL>F$bK4-tAnu6l+Q!SYV>T#IcJwKD#&>bd~RKw#H|%Zm9iKp6esCi zox9I6YnXLLC)v<-bVLn^^uB@Z@o&^F|3$ACS6_MqX5(l3Zz#JzFKO|gt-rn5p0mNz zVB2ZTDW|P-F+)U6`V?L~HRS7wpyVCj#l8fWmoq_Ol^7)9?ZzUQo~#xbEXe6uCp{Ze zkvhfK5~rNfOhpFWL7C!{w`e4!XB<#F&rt1c=ustx?$~u~QC3oC9Q}>V;-w#cj!&DV z3>p+zGCeAN#ecLb6}_*(eYh!>7XRo~hDKI|XC?dRg$4ij_FD&SLog!n6zY?8SbD0s@8EpNg1Y7#my$m*Bi~C094Ux_y!Bo3t-ro|h z&!n1|Q3+Jd$D~7Zti~)N!p1xhj(zcA#J4w65MB|*bHez!Yf<9DIamPzDF}OSGgDF=5Bca`aB;w_UtRdX#QYlf+^2#gcrD8@fA1+`jvP$s1pb z&E6l=>XZ(d*|NMJNZp4{mtJN;WQKf`Vo~nxPsI`RVeHSxi%eEmYZvtEoIh^c-yG#U zA#V_)E+zhOk!-udJp=s2BoRs#wTQN5+300;63W+SS;lq9xEP3+M>gpzPS% zwi_@W%q3Jnhz79`^)08Uw6D^47$r|1&JvIC~UC;$mE3T;G5tY zXBl=dyzTr~T%oEQR)GkwZ*@2$P}VsvD|yye#ns(JzwfTik z30}O0{;0_sZLx7U$k_xbNVRF1AeHG~xuEP!PS{Q@$nm+U8l7zyJ{qO?5|ri|=#<+d zK3DtS2z_CDeq`uWJN1d)gLOodLU@74j%L^e zN3*vB$j@EnTEmNOB<|xRMB8-)>-|_LJb*|>!`GCqz*#2dfY$pAwt@NQrJ6mB6Sv(rwi&TSrkeePjDg9Q6Yvse+|23>m0C{f)e-)G z;}280BJlq?_E1ViMQsWuso8nzzaes0sDlNpsK z66HmD7zUx}msA9-4qkkwosl|fJRDPxk88@|4-hdS&ymcDh$(bSNfDX-00hyw6E`44+3 z!$oF)M~|W_KOqBdR4x5r^wI(tdd34EQNgiW*AL1^{+ofHK zlD@c`?9t@soA+6C-UmS=S*N7z=;vK=+UlKKjiV*k1AT+k)ld!6rJiV7~>ShuUG29vU@OmO|G9w#~(nblz(bg;A#?@R~6Gt)<+M`B-Xt{ZC- zZ&CINY}On4wLgEZ(jztTKHt0Y$kCHz;ScQ<8_GWlu1}o*QoL7}c?03mJ0DTCq#yOl zdzBeFy4enQgbcq&6Emt?4r@?+LJg!{FAQtf>0b0_iAJP;Nr>8>uA8KEQx0NXGHMQS zmYq%*tX!iOqDY0XPj}g#Py6;^g2x`O4tHwP6|i(xyPm1z4>+JakrZwact+&o)X@j3 z*w-FoP`jilQ)#a2(f*&mC?k-WN6<&&W{#7^EA;H?f~T#z28#JH@s|zSq=r-dqrTJ( zE4!(^rOZ@k2H$U00W*@*wu+x0Af-8ofpvBNnCwKDMNg{PSEGR{Ns? zUM8$%P2H`BY-!gu!pL=1L}eU`!+as>HNJAY+*JmB{yMG%`$u%`V3^lq-A3C@Fj;>M zw8@)4d(>4iFX5^$O1fuujKhy_j$SW2Y(thdtul6rfAzUE#P3-rl8a=tnM-7i74Q@6 zy6+*UxnI}Sae8OVX#FGBm*h<>{*)?zGSr%~OY1q5twZ!3&=)xT>BudEzOjQ0)X=D=uhrfg=d`qLb|d z?VtQkmc^|*xTVbtSP7Q4JjG}{O}3kJpwX1a#?BT!{E~>#~QN`T=Eiw9Xx9Xk4yH2z%{OO>nu%n}727|KsNQpBh z55l#P2E_?uaI+x)ERvk_SlBUzK6KnK4Aw(_L0l zdXI-ieeuiZBiCt$_PW^!K_UY%6(G~xPEh8@F)R9S%XCJp=|xr?zH)}5 zybb##_c}qIAD$n1EfV{9+2!#D_LU-Q=CHjV3lY{B#W`5_)Vr#r@0L&5-%-$@Zrn0W{n9Ruzzp#=Kz-V*F0#k%ENaSW}Vjl?-lF31b`h}^6yH?0cn@E@ogG4>Pkeun%U z12n!v{nR*JB;=o7QsK?}SK;p#m9MX41!~8x@TSz0H6^HWImYfPWSw_v9pb9LFY4%m z2|A?2w8r#ig{}kR&95HBv@gXh zl2UnO8?r=|q;{ILhgxCu2!Y=+XNS{Mt`5C=Jb%;o)1v%_Qr;(?#F4}nYs(nzmeVmY z|Ac9j^6;=GFffWbr*+?>DZ!*egS|CwO_6bdD>V&@caj?~@J+`DM{Y!INc5VO#D1;a^P};Ov{h6 z67zKoOtH})X!>h_&H4!590oE9bQ0HDs?j^uXS(Fco?oRatM|%PYtWN6=BlnQgC?O$ zrQ1C!ILSKDA$M@0(*0WX>3KnQBIq%LcjUg3$|uEbV6jA)(8f49YEECU=Kw@@D4UBUhWdw7xFa z7oX>j(KpnS`E9#Yyq@#iX&~QF&`W7pn#w+Sm^tAgncjln9O7JkYr+?Px%*U%?z0Lt zEB1#CR3U!;AWos^E}R;b%SW-pk9W4!GTjs^@4u@)<l_(Ssbh;K*O=_rVVlF8evLuized=-g%;b1XUNb=;q@i8yBC;@`_9zC;yLvX3a_s_Tc&=lC1Af) zQWzh!AH600??~1T>EaJ{Z?B+gV&VF zn#*Gxg12Y^qlevi;D#j*Yr%uj7v>0~{{B#<28^ zcxb@A+2{D1tMAReEV$$>$}?xIMq^yR-}j(F^i^P=j+JZ{`$>o?!t9*0Ra`U3Me#Q{ z<{!tY`SD?{AlecT$IXXZT|C5M&2$>3;x)wD>ZfA#1!712PyG(BXdKqF@i&60TqI}w zx6@WvrE-MFAETPz7Wg65?a5z(8sO1Go@fYVPg$uUL%uQ=|YM#*}NvwWP zJNAkXhEM2Hi`t#BMjnk}d6^wEgMrHz?=iJE6>i-j9U|_`)t(+MovBB&49nBM?v;4O zH)Z+lzU5#=(yv;ngFuabgk5;3a5a(rmG`4_pN>5gYvNA*=ppnDi&JJHpCruGQ50zD zU&~hZby)YZ2w#>{chy^b#)$pS4i67!M!-X6Sc|LJK$Vxka_V~6t}Dk)=ET2itH&gjg&xi zz>9QYBol@AQ%edLUPq2CfSGD=qQlkqWNrKsfBm54+zu7vjJ76kyS;hfdws)b`K*Is z7=$o1HW2kOcKAYk_d>js)OK2VmEn_n+&r`2B9$CU39!%b{iIVK6`k%c90+G6C2oEL z#ejP%J9QtuXUVny&AN_tjeV(f;&g}((D{U%^zqF=)TC%;Fy)etwF5uDu$_msER@1h z4IHV(^S-HQ_Mqy0hBpY%sV{TkoWtChkjX?4EbvLXAYbelf6#dH$MNGUHSb z?draQztyq~F@9ZCnrDq@s6=4_ek9-SK>x%1%pX>?=QLO1IB9pkloF)<-X1;hOHP4I zLLXljB=pzAkIpf_X?AqJcN4);e{UL2>?)yY{RIuWkwvmkzn<8v!M7l{Jg+1cqH^QB{l6Yf5s*TYke8xq+H_9tfC z((^`NyeoItEOyx&axvEbV*e13qEH!4d@h!qc$42bLP|nyRzLgt@Qc@L9}lG=oa*Cb ze|w)pBm)ORyGC-$xe*81PfTCOANUJX2GQ@iT-rIC+f^;nf8)1l0)+y7q{JcwQn@?L zzsFlUaD)nM2rPjn&}UXWa)-@bp9}$IS7>2C7z9)#_(KFNg;7C>3IW`3JrGajA|rgrNBlraZZ zC%)9?wxJH&m4^75s{5SD_v^wOUD;xEsDbM-P<_Q&CaF~CLdol-yvc7@Fr}pOTc76N z4VQ?Z={}}GJ6nE)jq(eu3K(F4BO8z+tT8r-VJCdeqXR`PuBbBbMf`Y+M2^}Y+fLZ> zWIu=YvSY-2?X~}nvzdj0Qd}n$l;XGT(Ca>|YZTvKAlC?hTqa3sRDi#7&+k!_cD3-2 z9v!F@DGBhYCnOu{C~p0&32EP7Ux94=LV^ECZ;}^CyKbAf@Kmu_`5~`P_oiVQ^ri`g z1=|LTK(8Vc0nusBPcAzJ4_N0g#dfrl zo=!2AQ#rcTtTDTG8 zXJBj74AcNy+J?PlE}B7dbK8VJwcw~|MhaaojTK6(fBUHLVQIC%LE?>Y24ookZ|Q&t zRt8sMUm@7{e0gI#K-ax<5Zh`((fJEg^7mmL)>$-E`6wx`X-8}j8*-<_Tg&OhKzR4l zHp1Jcs4EKn24Il0lL)2ymW+`P!|*D+XVkrsw6?khua)){j2{6OxK zP}W9|tK7z{h+bo`9Ea0@>B^)>rG(KGo}veI#pUf6zEgKo^}Ev+={^3S+4i1YYvDu? zSbgZexM#9v$>mK!d}@(7DQ4+lFdJO#VDp-p zmrcgjr*&*_wQ9k<#i`z9X(gvshoS8uw^q@6m^6E%l5U`Yh8q z8*fgxOjj7sdH{U~dfN1mZ#-oiZ$gwmz?6?e@Qe(3w( z31A!?SfEVfNJA4E;nOE=Z^Nz!(V{1Z@>Z&LKZuDrIZI4251BT0gR>Fdf}V?d;vd1^B*Rxp{3}%*lociEG0M#xY8X(;QIaj z8j!2H(#TyVU0~S6hefCDdplpoHdvVGnLSotY+`=7Lyyb--kktA{|zvH{|y;Rg;o$G zBQ})wFSrRDa|$r}2@${JWPp>XeZo9gVY2J6Sq7%71^k$h%-=Or^wkZ!Ao4NaS0}0a z{O&B_`f3G#yLweC0Tzl0_^qh>r5e@>?zq{l&Zvo?r!7sc*@u;1u9z{g(Cnl;D5WSf-FYQTI2LqmNSZqK2&|Ucqc$6u012Cg+lLVW-+WZGPQNg#;5B- zL~N>dOWJ{7Y2iP)zndr+swj!S4tZdmN64&yyrjpG{1YO>7N#LuIibNF#2Bz+PZRxfi3KCnD1*bmx*dT^ z{WK`hMc4X320H{~gL4FM2G}d-U83wy2(vjX(8m`a#o6Kk3zoJmWhgz=O&8IB`~Kt# z&8)+kPHh?`1U)4>0Zs)4AC#`G0y9ChBg;I4Ul|f4USU;v=PtZTiHROO^8k#ak2!FV z9cE1$iSa?~q18fpv$5~4<4R-39zhnxUhn_3d<2SDfxUcTJmPSrs?)>a+j+yF^y-qh z^duQ7n^EBP97xt{P?qOVqWt(94z-T^n%oW=$?m?@PM2yS`J--rw0FbG@21JHu7ewE zLrD}1Q7%TFIqdyAc{=81zAbDy^#~c=;d9GoKW0LEyt8zgMk{gi(*s|F?*wrA-AqRk z1e|?K2f%Y+^Qk=%UUk(3rm>xobYu{v{?+SES=y6#We;@9DHrZM4_sLDqE+EWFF6yB zi8Fo<`JCkbalZ2XPsnR}#X84Sw`J1M`p6QJ?M8O!Mr->qRKQQj&7LVq&qty7b5*24PlUlQfia5saOp(u7f`U`eC(HS8xh%7) zGne*-d}d}1T`4&T)X-r)3J(v`51{hSRO;&L4%QvC#AZjQ?L9 z0Rej2-yACD$Q@P~e(3$XX1)zN#04?aHl|G0nRYQzK0cqpgm277>_aTck)EgF|M7*$+$9s8>fN0-XXV{~A1oijmo(s4g5ewtc`B&vNkX<-mB=&)=dpHE6wWuhaFnc9kSP|*1U3vPnr8|YT5y&oMZD9{wo4w~>u;L965>bHnqoCz4a zCf^287#k46`y>UwNtNjv7qzslx9bF5_`-zr1WNA`wSTvCV?))_&iRfNeO5U0(BQ`a zxr_+4x56CYoZsu~dvx1>!|vP{-D}Qieo6E&IGu2+K8h^6d;?V(-7XmEknNkiJ28k9qj`E%5KnA?ncFcFM|xDU-q| zVY$JCqnH}HEY>iXnNy<|_lfzuapXYx1Us3pRw+z$uFN*6aLA#iiIKCtMUqUHe4Nr} zzdP@LXghOrfUrAE@>U_z3G08K@xJvGR>w!Ly-9yyr_@*Srk@<47Za{1lsl^ssa~^q zTIu7xOb-O_{6`p|CeED^wQQ*6?NJn+5M5%w8Sf?&u7J2eBX?19KejkI1zlQ_xoj`FBE?cH+?gfVcfM_5dP)&^o#g98NYkMx__p zLoK*ESdaybBc)M{k0TsZ+*$pL}s4CkdYHz2tjeCrp$x^2U- z|AbhNz|CWP5g%8MB<7TvFCw2kirNK~?+xDyi)6{uwFX3FkVpGL`_oPJURK|Nnl4_> zTm7(c111W6py!v|D~{CZ-gqTc+`H(AEr6|Day!->LOA6Qmk`E&@ImaJBMBjF60{wb zj#*EMSEt?sz|&(D4f$MMZc2IKqfRT;=|K_MU{H09a;o=*xL_Lnl^tu*E$OA<`L|d*kH0Zo(~_rtV!L6kp=CK-ZWbU{gC_WsX=cB?KU$p5`%pH z7^BGS;WZVQJaBAF%qWgwGMYHvBG~j1L|2t2>>hWh5v41|IURUv$+V;Sy7jg>$QhT1xhik?qx0ed`jtc=D z1sWnf>n1SzKey$Nn<*;?Ui#XP1E@RaBECKzdSq-A0GT`hH(B^2X8=!}Ahz0h??VIUpU)A zPgv4Tm)#1bw*B496>yX>>@RVnFaiG)@=1~j1+CZ4pJn%|9DX_|r0v9-8O`Z^({6NjMs-8QJRNqd@7`RU9Uooh4??f8A-U$gY8eG zLoc)+{jO{CFxh`{IvQOa(U~xenEQ4Q1zdF`!%F(z5s$ob%rQw-yHX+IYh0PTMRx*1 z{+v-;LkwBW&Kl7c7(L!M^G+z*5tZtWR+&7^&?AMF>V;b)pR&0!+b3D1Rp8Sqhnl)n zN@yln5P9go><@c8bg_QDZl8ghL$=-cRz>xVCd%#@Py!j5nCd@rr4kti}Z$b5Za3I=7=B>@iZ&h!@*biBnN03khV$j1r0pGOac*o0j0cDSWg zXU1G>v(r3q-`j?_hh`1^2|ZA|x;im-lN88VT5Ko~rQ5zDxUATv3`oJ^t(u43aK{K% zacRt>ZLEyp-+zN$`?=<&En(W>oY&XX{I%~g81;1h`-J}A z6ep^_o=g$1`w>_90|X@&y=g39o|6>w>Pr%tc2beFs|Cg6mUr%SUb~Tx3Ws_3y^$cN z!1H)5EMHw~-8MEit9rQXUBg3%DN3=E{u*{>^NRU$X1q~;Wh1E0=$?Nq z$e;f&9T9B@Qy~_Eo$M`5UH2FpZ^C)i?WY({sCpVAh+jopSzjXRx+$!C1M#!(NRD-- z7Ia#&k6ZV6bqXwEqv>m%oL}e*TgnEnd4cRhc~RaAY4vXpKKnPkRu$Sf zeVmoyy|26vYH=Jl!)rmH;E>7P$lL`D@L6F zclZX;fT_nfs^gL!`lsd<8a|2-(LUAgUB=^EarVyBx9KBn)qYF=o|9Bh2M}H^I4WPv zgb#zZa8zFwK6`{1e0=P|X|zF3bqab?`V&?nH| z>GOAc8=^O)(AUkADD63KD)j;A+4|=Ln{lQu1kn>d61xpq1g9&}Mw&6EFduOG^&n}7 zF7UomCIg#0vIM)X4HrT_*0MEHGcd0-veP3|g@kL+z-w8$VA=fHf~1ZM-Gv&Ygm#dI zF26uVt^4}((=d7KI$-;wr6j>z?-dp5>4I1BiB5MC?N|r*3Nj`yA<>9!5ftn}3UbOT zDf`XAf`Oxu0I@t{)5zR+$lk3nEs7f0!G|!C1zUe^DLqRbr4%(%=YS8L{&6jSI;iIb z;5Z+5Rf473V?fLBh|E*zGQ6|G$7Yvc$U_GiyMX+yWTHV^%YU12{#PGA!-0gtG-R#q z2?oAoYZvRE3hG*YL4f)+&qnFK>}tMk>z@}dw@f+-)qo)%re zlb`&Q4fi_dR&HEUNQ>x8)agRU2nY3voHCs`Z>H#|0efZwykfzq8x4-;=4dN#Om4F- z!kg$U3sQ`QTXhS!aioE5p39pL=LLyVEQ{N+Hl`6{x-ZpmRZ!VKbITEZ^9W}1?R2c= z%Q|AAG^*o(VJdSh)4Vo6)K$^6+L;rJ7uM*B4*1pmHMJEw6koqhKf@CupTwap@7LuP zKEt^SVm$wv5Wd8fyHcv!O#P6etMLz?ltY!_E9LtPvYXkPnmxuh%1*2sXDXAsweYT8 z<*aR$hUT-j+0d6HJD)q)2M?+OQ}%*+uR+vi%TEtsx~y(%KCsS;QLHchUM@*|Qz`*X zJvM=-Dlg@BJ_?&N9SWf-rkG6+6*t0yfj3W=a4$_CrpWqNv;2*O6SOvy`L%jJyV)RS`^ujzxXf*U7bJev={aBAvMtGdZMe>)NvcIKCc0rK(1-7+YTp7849%*Aggp) z3W5xMyKg02qqUodOOL3=&Li~tLqi+|RX9)bJ5kj-2*eLk8f$D9>QTro=XZRQCzi`p z+$Jb$66vweya&rR`tUuWWe5by%OEHtt)Txa7-(pMI!*1Z(-+yZ6q3Leq*Afp+dj1E zuIH*prQt0au}4x{MHm=!&spj-w)Ma|+Y-%oMrW)&`g^FH@|PE&!t6N2^b zla?v|?$m4OEdk0KT@2i0w)6p=Zk?1}@B6}$53ZNxNp;FRXXm-C^9R8dUxn=CEk0J2 zz-=$^`h4*NFnYn=)8HhFbdpMSDAOKGIw56r0b01hxRrSXdM;&}>2)k7^Xe?oX@n`$Ulk|6Vkpq%@L4tA z@}pc%pAA~ROWac$yIEituRou-skJ}igw80|o`EKRzo$qO>i*=|zP-4$896XguwkCE z>Z{A2ED>7eaf1&yijyhy&%qBmU6~Nh^Hnnb?xkELlfB!P21Uanv{HK{DyGWeD0|xi zk>U?kx$Ri2MQlM8kxk%&E_vo_-lp=?!Dn9lcaO!MOxp-ly(d-HfHdbw8?yZ_z{LmJ zwCc!#dpLuNKS}QC-0NBxS=mpU0`-%HQQNG)ppv^;VxSNDAN#WZvSYY_ulOfKaps1D zKcCP&9iy}AxYH48^9vLYY#!T4oGNt3E&i-I;^5f0b zxRps9nxED++H@TEq#hoIH#or9!uEKgZt(^?dPAEf4~q2(G`FA$Sb zHDl6uHk(n0+G94cB2_q4dGLXX(ZZhRo;(^T`z1I8#sLFU{ezj|ak>jfesb0Ib9(ff zn*H|3A6Tdae?BSOwJ!FYbMDn0yP_<2J>oouyxj0H=>!QY!)se{y{}cgyHKDdZP!@L zXJ;KgUbvB$flP{YXKz&IZFULzZC1OkHvq?49sTVKGszeFu~<;bF%mIP*e{W}%}s#^ ze6$Cc2eKDKIYE1tpf5;CLn+idm4GXF`#a-8_?nk9=&hZ5b_jhzzwPG5Ya5P}41l>r zX7~sN#RH8Bc)@L9kOabcc6s+DYNy$Csm5cOY)~d{6JbNzL~na- z%{v(QUBxK^f%NS40}h-T^ate*SQl@@xFTC9alNG12%sSD21 zBNL%8gG2DmrVZoP3ih1YCqR)yb%8FCqJZPcTmO#^udk^$q0j$|I`+fJl0Q$k_^BeGKPWeS!C8Sq>Pr+;I;5 zkHwAce_Y(|5i|!hSW`*_4SA-_*L!#;gmf-E0EgO0Rf$x~ooH@(uOdU{Y*lG(&hN8d z$6_Kk<=?un&jgJlcoO?H}n4{j{iTn zM%2y(ryh|VzV?MzEso38Fnl-Nq|VPM;3WtS3L@ zxWFePa2Q6r<2&BW!O(lgF;BZ#&+Aq%k4$v;_(=wTuk`ZWX^=Oa`$W% zX#`Uo@^kdN()H7QdFb~;=y8W}Z7jtyPKCq56|d=252$|31E(Ohx|{W2d?$F;527gW zYnG!0SC_}?kP3=WvnY{>Uci{@=)A$i#leU?O-5g}7+)yGcOM2FRtnMrMGe`6_oEjr z43IPW#SRANW!+l?Z+31wh1646)v}%>v#J?;-}T;yA=K@-(*prI5tm3#p;%|dmtS3i zQHMIhT4`tq3GW2YS;B%Lb}ZiC*t=LhRC#zqcPn^Fo?LeEjr$h%9um<(h8PZ18k_wd z@LQJjy#<1f#^luDs%@Ct=~f}UaW$UPtdJA-s(y|8Ymtj zqTW62~X1z3gusiqq(WYfwYi`Q6;!NPT&Ijs9ZQQ1NLm zYo?XxXW!(u-&+?`WTmxl!L_n3h0n-g&XgM#dAp(fQ$d+*ih?d^q3NUoWZ@ zrB8k;^A0R%}XcxV{hW zS!Tg~;g1YEpFk`Oi!2ciQg7vhmB&5=OJxLHg)l0|H}p3K{PV?|e)~JsrofS6xrIfq z&1V9-h{+na#+f8)Al>bnBZCQbUm^u*W?^h>=v@@*_lYcb-Yg)(dL9Un!7mS>dsUW- z?pJ&o_pISuHw4xz<|g#gBzvk;w=Emwf-Nr@Ay#p}wfC9NC1}a@C2ORaA^8QE2`FalZYQ}k2WvviO9TsL z|2MAAcM!)^Lj70U^8{j|uAyfuQ&`2Mj(~*r%(BbPTV9LY4$=NBMCx*C z)6VMlROWD-n|wKt?;W?{eHC355FxZEB#MRAGm;HV6P#CKWIRNehRi8l|G!Ix{_T=U zgZe4HVfKljXLLt1MgC&Eb#S;381gPcwZN?V`A9=uRa3TpjBmeSc=N?;bEbVw$6OTt z8E>r(e?d3Kz=g z&cW7D(b$PllTJ=Zgpf|j*v*NMPTX4G)L4*E8w5Bi?B*n@=%nvtOvuemCn_W^ZEIvK zt?y__$iWCIM&aL=WNaO*^{ogwnEqb;3qeXJVr%0Bq5+*LDKQW-aYnG({e$r@M~8~&>_aqEA`IsQd1ZvB`1A1GE(X@6_} zn?QK2wgwgmu>UmjpEFSFmE7%&3IDT0pvnZK3F(CN9W0G){ui>p)&KvK{YQuY7qb81 z$^NUhe>ELcm!h+Q(?1Om0X-^EUcuPW*4e?(*zs@k|NSte^_?8d-3T=qXz3X^*g%b- zC;acH%(N`*>}>xGihzJE=udy|vNO^XvaoUd9Vsbe8&fAULMBFfR(4QU#N5is*nyBv z#0oTcLdJ%mar=+f{u>Bx%mD|0F@A%BLc=|Sj_rIC@=2T0DXSoG)gb#ry1 zJLBW_b@R0>>+M|D=V9Eo^X)8+uk+)jY}WRVf7fo8&l?RI=XMv!x;?;PEu2+G*D6@j zYG4(P>`ndKsVr@B-8_F*?u_X!^z$5qGwb)1S%R*&k4JAY>wsGm9<=+HGuA2@B5Tt$ zR@8=Lt8;XXX`1xjM434iC8aIpABUK6TweF@m+!TH72@*M^6_COG#L$m+F{6Haw^I+ ztEHuU`Be@JiZrWet6JaM;lK!K4U5rIBjYr@xCmCI#+B|G^`bL(Me-37E^?5rz^c*D zuui9iDdJ|zYS5?-Az|Fb&Wd$PN}dy8+(n9YRc_e|YS85LO>rSpkUm6wsIG~>#i$Qe zVg+6}FZ3|GA`@=W#2Mc7G8b)})yzT#-FjRmz_M<^%GA^u^*^ut0X@D~PBwgm$JG08 zR}yz>yX`0)3+`keOc)=7>#Wgi37s8VivYeNgG0>XO|XQliP_eLhrLN!a_5(H%Ga_< zzQKdL=PvI*z^vjw=XcM4s5GCa58Jelcbckvrl0K=Xnk&YI`g#hYo{d_c&9I)GC+g+ z6z#%%Gf?=8=r(c_3)3SAfK^possJwdfY-%De}_m=Td$Re*lY39*Rksg8Mv`6II&t6 zI*kDT?D{tGdy30*2R;p#7Mp$cF#V6OW4|Z3JfQ@VaxbHePQb^ZJ|;GK z|8ODsX4G7-^C@A?kmkfpS>FVG9N=+yJklvAhQpDLuDoRsbdrc(zUPcYuNK3+B=Ft& zx$Yfp(>;s%IHU?mJIf4If7$3C^F~00%iLdwKvIB!69#EIF>?$em-3ZuBHpjg<@U=w z3HZE6Exwtacs{$f7F=chF(pz|uKn|bXf(So_c|VF^v6Kd<+RpOn71HGukBO8pVP-z zSf5h4!*jjgjcdQzbi4eVX}O;;3OQ4x;7uy zZ{*Kd*EZ1s9?6>5WJ_?i~j!Qk=0vO6Kzo4s?+Xtrk6x!8YQ2X0Uo`0Qe?2aev$H7 zoH<*9r(s3u7xBb)cm^&ZvrKz`W$)cif_+jNyt~sRK2LSnqq@Yh99V%O5p|T=qKPTG zKMm5&jr4!m1=n=mcan6wJl$VbUxq2gN_F3AX;$2%IdiZZuijUyWV2K{-xnk!29y87!9e+Q? zpD7j9Y&3;dkZzS7s!b3pNCVv_g@5?z+vtX)l=u!Pj7tV2}&wIYp&1GXrw#TV=0S0 z#7O0)@E^Xt2fI;G%ig(qYpB7WE#>7Vjj(zsqPS{FiS2OM>vBla6CScnIf668D`2!KZh@ZS`)Pft=#44#DkS4k1mwmzBF*{*KZ7$J-)6fY!H)H0zh>3$<6{n! z)82t-5RaQJodQoqds}`2-;CRzqin;d`a#is-akLVx6YRHU+i3;S$yt$RYWyv=^0Rg zH~3mOpCnZwjP)TY9{0e7$7BJh41AjyK+mi;afbESc$is8&CG9iyP`Um;%n1}wT6!> zR~r`yq(#^`_~)C0&zhIIVhTAUC@I zhbxF}ZMyp{4-ej6Z+$I!y8H63`yIz0-e{)l`0Y)mL3J1BJg-mkwHtN4ScNlRfr*jg zwybOqRuGFo^c5xJbq=fwI+wFwTK3C~N6#5%z3SFED=#{YIGX7FOP^+X)PE}s_EU$R z|IU-Kn)6zLX3d|ng-7PM4W*27bXldR3OpnuQEY&Gt0r(ft%=i*f7BbDr!XaGJ5#s-8e7( zAruw90jUh@+Pa=&4G4~*C<2^%j0`{5Tf)h$8^T$+0YUS3AfG9co=?#B z2z?qA_z`c6H7^b$u$)5?7b>IFs|W|rU{+4P6jd`LEc??$CI?tMES=pnQhgsneoae& zb?8(1j>&20+>rWgP~gjJ%bPmQePIEisDmcIoyFHjn%hgE?m9?nfwo8L;TzcuYj|#c zeGlEPDbSn0D6+X$4ulYNCCn4K?J7eHuBWMlGaH^|VeZqc6I0554J$+Y@GkgV&S=^j zTZT5XY~4*4m(PYt_N7TGb_4ZIgd%SQK$LJYp0&C@r&U;=M6umpcE_AjFp{;~p4kly zP)IExSMFW4oNY}E>dtE6DY3M7MP$u4#$xS07N8qD)&Ru`ts0xs;LXg?P04O(PoG*m zFr|%pKHIkKTH;Hdn1*;QPaAE8@8rw?x^rY?*$onRPYxap9=C&EBK1_{DMGC}&A{EZ zs8&~VcX8--wC9ny=!=ZP!f-}wDpsmq^$BQ$tC9}r=-Vqi!iLqgs;Ffybo2yeE;2hZ z!^Z@R%JciaJPe~9Y$v})$p|Qp%q3q zv8Ul_kAJu`TGx!8RkL&HLllsEKZ%r?=gVnxEj(&!o^k^cl zZ*GgezxZ&F(=)O`{k{BrJhx{h935@pz^Sa7vrISuz*`kUW;^@RZnMAN?yV(ge*7vP zps#URy|0cJJVX<**k~EonvmppvEtSMd$ZzVtr7-1y(s;7Bdwq$M$fIAoL}(yAYH|I z;(c8r0N`oeTaDdGM=RZ;qczbyNMI%%Zi-p(9dL`R?Y{=2$=u+JRcY$S0vBb#S4vpb z70as`;r0VR#9M>RqHi|Jn#!@4yAth8WN#qFQI7S>iLp}+(bbMivy~_P=g&`4r+Ovv z_SiA4o}xN(fWU$)x3hkvo)OMv1;G)h76WjWhTlY_5{f@i#{lz>f85$gETiD!|= z^fxZ^$SUsEJJ==vG9i26p%OF^y5xsrVpCIUKclR<|+|fKvu`$^$#y(=Zs`a)&1UmMqB`s%cFz3SKb-g zf=+^PKrh?KWAgjxs#g`^<10(fYmYZw`{TpbI{JMN@Dhw^vH|A-2LN`QrfPk(xFI)) z(3e&xu-C!ATL*qwEwm?R(vHltth$A87e;9_gAptWPpx_nE}=H5pS7;Kd2b3U z3!Qo-tGIuKPr#GU)L3k@+tU2_Rbkgw@}|QG>hv z{ssT&C3Gc_%j_Bx z^hEJnq1idZq25G#`i2W-jGh>+Jm56@#{xsYWi+eqzVx8QGUEd5HjHAVpe)Yo0ntz8 ztH?^xIXgW5SrAC!eVcpN$AyY7GgwAg-tpE_7!dLSOgtO}QH0v2?{@wO2IfIYgq*dH z0YxYZyAoRc)^9p4oNB{r?e{b-Z#Z6~5E#Hg{fw^sTYy4s7ikLZLn@@OoGK3#3dnaa zTTUP@z} zW2IGy1ZUwrjMHs~K(55ZI|ozyw*{mc6*L$ZN;)ObX*@Boe37u|{g4eRf9H$Bt;dL3 zFhG>lBo^P7*BF`s+iyQ_1JJhQvK*|-kN+&qF7AV)W1cmLKmm6@EAJWBXk3Q_?~jMsorNt*o@ z={*E7-mJ;NY@5FCF;tL1Q3wk1Jy68QO4tEGe@v~Q`+_d)m^ zC|iu+>iIRWQqQhzcTxc0``f})7TBr#g6}{=tLbP@c%!D(-cG@He9^#%Zq}VVboy=C z;ro?LWvPe5>&y7#uH`Fvymr0zb8T#BVuwL{SG~U^TEFKgMp9scj%pB>>wz~7`$Bw6 z**y-TOx$70ud~&=Gzd~6HLStI)4-#nALZAP4eobEi0wwT$aAig`8V~J2rT)YRdbev z}g|= zRlfQ7QXy7voGIW&=w4&sEV7-QtI1YRBi_bYz~S+u-@}4k3LS;}zA?f4r1%RSGur9w z9HeZuAI{*FnL>`U*C#Rfdao>E>%dA%nN88Jj?R#iuT5G&$0A}<_Nc`z6uNgPGTOaE|(l2!D1JtKF){SaYN+==gzUL387%)rmRl zlEBTH=j+VF*h@5H&44y;SE5rBGe?q%2#0^o?Da?H-d9fn0X*ccl%;BoxpZw}{=wV*nmeX*;wdMUa&#JefuSw5 zP(0jr8PuD3v@`sQPF_)vTWqgluQ!%gcAk;WH-}t=j#8qpGk>l?K}DY#e$>5JB5!#B zviY&+tUhI^9o~bucQ zr0bS^qAM1quu%|CypenPvK;&4$*;fw3@uYdCYMZj)If0u2zoo5&`X6%1l+C74s6je zZEZIz7O%ftO3;=f4hZEgB(6|f1zeLCy)oOkQ}ZFN=JmQvYAf}k^gNyM6-$k1k}!p> z&7x7Snhn-urPfB&qr*1ioadF;*IaeaB@d}_Ah75lI*&}k)E6DC<9oR=R+>d`9DBdm zZ)^bh`Y}Z*e;!8)5!-Vt96RDzGEk|RV&W+c3FR*B6BacM_-_zeGgoINeZ%68tvRS0 z(?;1K>|?H;T&E$9ObQ+=Ro^{+h*7`f&_WAw7+!f_d;f9M?@dDB`k3SQnBLI;WUiT2 zy(ORSlMy(4+_5)z7F(&zLMnCPSyZX~!|utNHKA1n?4!trm8w$(%!Py{@&Z;I_QLg^ z<&_|-=~OHJw>7tASpGNc0q5tNb$(I>&`8X}3EJG*P?vv2(aaB$wWt>ZM(m7^ZC?Fd5;r?-;01yu(_!?pG5P*35;AvE~hE=m-9h6uoj-++EoxrScq zQjSiNG9nU3wKPg9G`Ya%C^C043&fJG*luoce|3OOWG?YDe&du$lMN=@aktF*+1AaQ ziiH73FcJPMyg;*zg? zQ2MdY3ra$IUoU?TxKk=h^I^JMHk!gcP94|#J2(7VaixUkiB&iW5v6J{%Zu3cChKk= z|9z^$LB~q07ACSg_#XOW(A7y@O4Qm&@v}KF@yo5sY+C86{GZ&V22TBoWWr8nmfNQ( zuv5Fq?tUm8lnqnoTt8>jA^It=UL-#x%qm80bP++!cO}Rb{jVM+io{Vx0sAJ9j0Nb0 z(pr{fvn2Tz$=iC5JEKy+6~`^XI69H*WL5zb0h?l;klLCc08NtThHkM(B(Ayu*FySg zw5@f@WdqH_l#1UXKYVFEY1{-@y!@nF8tzM}ice_prF$uB1lMJHFW`^TEYEtnskW5_ z*M(6P8piN~&156d{eqqgr~9dV4{rV}lddW_!+Iy|MlO_)_F1d>Pse5pn`v6Dnl&CYLZnK)J>O{)o> zD_*??=8RlixAcA_q;P4g$sW7`-ekVOB2F5luJiMK0D@1aaGh@y*ZI!JNz5xMPH0YD zr<*EVG^+;A3Q)RN9Janwi-{AnHfI?J|E(C#YU}*VFCjtmWRH>D%dJ*y{UZ^v8Tv1* z!Oe%vuD`Z#aS_)S*zzREM}%zX3r5i4`^8$PNSAFk_T`RjZngn?ukfw6S?vv>BB7y=a@JPam; zoWSAaoQl~jNKTYkun14&W_M@o=-{@YOt4|hKE<#EY%4>l-3`MWBc&X>K&G)ChN=k6 z1XEJVjzf5``xBKp_B^;oLth=*?nt4Su3~BR6Rz*jdcfn3F&PHm@75Hjg?_AG2%4}-op0Y+5 zwWG=v714^jBDz$}nFcsk8Vv8=g}}1m0VMW<689VdE`|W&T})unK%QH!SI@rRk7(GIaLUQ6=?m3(mlzl%_UtADll60;*DveCYi&wtwxxy|FMpyse|go9Fb7D$kB6ebZuk zl;5m%d$R{yBf$?sVenpx@)Q!uZ~hwPC+Nh+hmKedh^&o?z*UhH77xu5hR=CGUd;- zK3_B%?T1yrsvCF|M4V%tiv5Ax?)_>EJ(JdJJUbx&DIhi&FE{m5sI=5E=@&Ud-is>u z`nu=Tyf&C@^%7!XOS1qcW`R!ykcuZ^JaE~c5^4lK1soY7dD;&4P-~K8Z z#m1zQ)l*=Rd}3O{QlY;6%fLFqDH^KKf#aPo%1ZjYUGw%$m%QPB7s=8~F=Q zms3|tbYL!}Qcs2+k|%~q!!FR!QW7{|Rzey_K47NqLGkR%=N;dq>c2;?A?<12ijYkB zJag3Kw8B(vICcO$9>TP~AQ~Qx4zm3jlSE_`F>CIF)l(|((h3h2-rJv^Kq9Xbc-4D+ z%qYYsWk_0QQg>iG*`rA-nEa_)ti=;Y1BUOO`8ZiRF08?E)#3XS_i?g@6H!DhnEuKa z8YA%JUN;rAxwuwhKdY&*dBH9=G9-){N^GP7N6Gs9Ix8|>wP=3k=zq=6qC$oo=+exc ztmtLA_QBeJrhbck?dW=CYia!LSFU+F>3dD@t^p3-jnQl=bk?GY9!@ehHBWx{RP2*$ zu)Vw11-#g_R@yphmii_sjgOq717&9jmG*Kc+cR)*t2{C98jpCxumP8p9Mmkej5NUB zl4=s~hth;T;et67fm5b0_zNDdF-N?n?etXa!im3}yW*BK9njLn9(Bl*IOm zVOm?l*6R0V#9nGlQ}g~=6p1af-ZW}Sy`Y7o{@`l06%GJ{wIECrSzDc2fcD3QLTPzm zVnMMlAd3wQv6LY!S0iX`7%x1zDzI*mR0@lbd6b1DQx}2iCia*q&C#%C{OS!w8ZF1F5zHWy$HWQ2K-{WlgwZUAk@HTO%FLy=pXsL=zw_nMs1~;P3ZkeTECM{osPM@UsKI{c0GqZ#9fbWO5r@)6NzZ4mPX8 zI1n5YZqL(Z3V$GDZX!jJ-1{5z+;jmUd>nob5@DTUXAE*iNTjlMg`O z+UvoKVPXnWk2RZ)WmSB0EN42{e&D7LJPcx{XJxV*)b=}6#QJU4)6g~`VUqWV63uI~ z0GH;>MZ%MQo<{(XX*Gmed^8 z(zvm&D)k`UqrPpzf?e*mG00 zS;SaMt6-T`>(Uln3j~x*NsUve2UYndga-B|H?`@M10tI-C`KlV8>0r;<{TAPr9}H-bR5-k;QId58lYXH$}j*u-?Ms( zER-eCLXsrt5w2mVK#wSMDCY;gi)GJzPBU%m9@2^3j|<2MOsAkB#qsQzB7TP)9A?Jc z4s3YrTdV0#9OlTOLZgoEY-FeE7chGGa$U)EHl2yJC?Qg$u-{@od?Oy}^SW4rDE8=U zghjsy=)g68z6b%=JsL7Q|&cWu04tVXcv$CXsBW|`Ja%k!Ek z3ZYp!W&iLog#&aCOE#Lt{a_xCp*h3#{ufk&8J62);In_@nQ6j6F1CsG#f!f8;>{fXgp`X`CSJKEtc6~qe_DJ(iw57EAxctX0;4Fzr2cRvGnmsSmiZaEwCgR7X)Z;brU5eM+?>WwsA zcg}Vi#Uj0Eqt0*2z6}8yPi7|dkTw(HGQBn?YZ@e1$uqn_86nlWbiAsVgn0f-=XlTb zvd2y7?sRK!a$WWTJL~w_M z+WrK1wc2w+DRO-#vEr#2sV}?l(e->dB?R3v( zArdRyYEJ4(iF=t7`)}UPq+z}g;F>VZ(GMxoX?%zMblvR>KiiD)wLYnk95JhI9~LJL zvBww_as4(?^I9J#!--)qE)Pv788@TxeXqIUd?v`ZQN7pLx%qplXWDibpUh&@Wvc+y zdbhm5B~JO~R!_x%HpcO!72nG$q$X;5Zy^`w{@r^+=^q^myII-`7j2FXu3?Oa&ahY7 z^-RB}=jY+6KT68+`$vdqUtb1$CYwWve^$Vp6VLn*`f3%pK-EN)#E_56W~7a|EN*n&a^2;eNW>>Br;c}G zk?pMADQOuAA9^VEMhD&BNDYvAqkZmzS@vm58tLx3(@}2t&k)v(& z+jhd=L)>@Bo)0KBo9Fk61Mvi#zjWakLnRejeP3jF(D7KMjGL>sCc_pOW0=5ndc*BS zrzX`x7MPKV^xD#U4!14)UHRajujHs|aup;H@jDR$VA%z@2VW%@OZVc(#(xtKUod?B z>^o2tsk|HZd#ikpN)Mof1$4gl zyYTpkL%9nae&p_ch=ul$eFe?CV>ONB;pxbj@nOD9>>_$&T&6aoC6iDSpFnHr1awX& zToE3WD>u@$@ps5fcd*0h1gKoVR)OXARMN{SpY0!HjAr#X7(or3AYbdRz}P^XKop`r zdCR5l(v#iab~i0BL+I@|4T0Rh$`ktaoX+Y&v%G*MCI9RLz%qcd+DFa|flE7A&5*JQ zq?(DI1E{L8ek5UEK+0g-Jhc>JiXymzQy@G}mz&+&N{7jGufJHkC1Cq^GlQ8htJ0u$ z2@f_#F*#d%C#owoP&zoKFjF~W59dl>wcJR(G|D^f-|snp&bSc|#}?A;^_4&G3x&^H z2%FzNl7{i`Vh>MsdWk$ADvmPoq`|wv`^|<~0qnze*g14E&6Xu)2asq=f;Y zrjhKDtZ!3a+e9HsVZg_g=!zBjlwZ}E>lJp8L2!7Qb_e_GODFqxQ7YyyY_(3kk==Xl z<%;qvPSF>ens9a2ejF5+0Xa9PpAcP{PH3QuQ|t>I!jZtxt5!JMityx7xGVj9M;^OB zOIP_tz&vv<{XTZCW+2jq!eQ?~WF_A_)q@IJ>=uti-P?F&R$~jhxSPSIo2pj~_LYty zgyS`oSMVDV;h~j?QfuGOo^;GYDtg9OP7)Ii6kZOSpI=BT6?@;QrUX~YHxP%UwDRMA zredTPS1-RdoHd`^bVNjY!XWB;uXcsX|E3H?ZrJI~k<&~@MB<>(c-M@}Rjf`!8x4XQ zH%5DFXaY$J$#C&Em)&0m{PH+qLf=b04#roh-tEZPbfH9}Iy&PZ)e_J%bifC*O}!`} z;?l5ORijif(hkm*rA|k>uT@-Wh&2R~iQM|3HVyKR=5nwf`g-qNsIic$G$(~Oc^#*- zgPdFS@4c?S$7TyNGZ3OLt1mfXVy*tP8iw`Hb0h6Ttjonzup-YBRz%qbF_{p31K>%A z8>l8l4InPleK;SzN2o@?)7oNiSI}FH#f1geRx6w)ULH)^yQj=BI2#u_QQ>+KjGAVy z2TCz7se^}u6Zv)7o=GQuz$UdLK|pB{|Ib*H8QZ&kXXT6iV#H_U#c%>P0F>ef`ddv8 z*f%mK>`+L5V|UG??VopPTqnxuRYfEb)5SNc_h}$&#Rh+`cGySeiO^^B6~?&moqm*{FHNvLEicKY-)CHqE_CyNVG^R60pbtkeer{J-Gd6 z(D1>fa=scYpTP$mn__=NP9Mks1x!AJr|m7p{QjAI!7Y~XLqLsU69zuGxoS33z{n-^ z>o4T*J~YsMK*DhU2Y*lrVw5=)pO>qYW-x9ngR`Te^LsOSDc^gg2sdcTOHIQ6;v{V0JSD0F!f^k z+b+=c_H5})=e^8C;1%zF!bkkJzq@DHwBbu}9`_kyfHK@T?|MFGE7Cn6maAz*4bfe& zKya@RJ1h9mV(=>184a(V7UHn>c718b6RTK{4cUeTpg<^LIuRi0lu}gX^Wkt%>l#KmQ68k!R(OpldZlnK7AewD0XWJ!X)?gr z;(b01!hi)%QE}16<25(S#RoZGHFXeuKhfmOUtkrAWnYPX7S?8boOorF_@n%>6nI$n zF7fh?_`UA}5r2309hpvH!f(U5ik&y!c&>@&*AbhR z6C8Pz=z!EXyf10`A}gKOe+YXOJ4`Lqpx~P}Gc~p;7z)6KYs3-2bwRMSxuEf{65g1C zT|h2x-lz5z&QsGY-r`;xbler#-fdxsuE~F?PL`Qs?5!mLnA9=5(j;v)nVDSKzjTuI z`XPulj?lIhN^k!Z{eWBu5n03=qw|Artt9__7c6SVwUn^4A*`}tmM``_)CQ`~AJWB| z3(rgaTY=}%FtlNi3ss&~^zH~I^oHfsD(;_pXsnz|w98LcU+l!-AD*O7~tpxwuUeBYWGf zn9i5G_Pf;kUA0+@D{w}h&6Wfrm}T=*|6&sc%PUQtohC_oP!WL7r}kGVpPAbFls1E| zpFKwh+6pqbV!#qOu*uapplU2w9%>J*oTu79w24k>q7);~braKc=xe(d=OI0%wCeFp z_z8M24977ORjRGOq;Jn#nB3i014mTu+`vZkq^-9PM#|!AhM*V zv72!=8RdhBaKv#CZ7-VG4%=B#uDzIpFVzNlgGbHv! z#QiN&xe1+||9N1oS?4uET97T&mM zLLt~23YTI5iG@9!>8Zelm3n*nQ}~;Zs7sX?7ZG+1eY$ua(s+oK(^ANE8=k!uEL-1E zo?omGF#lDKxmrh6@=h0b{DOd>qY;<4TM0}KyYOl^_`B`*Rg5l=w_xqsx@%KYftKFq z?~GmGKw14^P8Ii)uOUB%z9f5ji$zPP`&Ig~On`4JZwvkWZvY2D_`W;`vBZlj1@K**nDnz%5r$?B)~ec5P`?hl!Y}Z z_TMtUZSbLkwXj1BY(u!s7b7kVuTm0z8`!6;^9nc&U~L;Z4Kua|UOL?O&r%>YAgq!? z(k7TJ&kEtHof2*9=Y@%$B@1j?`9g z`2cLmsE|KB6+`0=j(O@D&TnKvkA;JwZgp>o^~9#uZp-Q4X$HC~8q?HGIRiXN9wkK& zr=7RR{Oh=LlxDv_h?AV)l z8`mVYU*>uz?op#kN=X(AtKs@WnN|gKtk{p%GwFr{94^=@#2dwX5#$H{wBbA}2wCZ>_fIAX;YzWMR}WgvAuDsVHl=d-_|0&boPey$ zi0{sE9y1vU$z@&&ZLUPQOB+W(2BI<&^=3|c`YRy~N7f7#2fkuXnk4w5-32!=!589O zI=|-&N{&8QnXiOw#a{A76W2H+`HGO(!o(NS2~;jzNfJWc=1zP1XTCTUy&l+tibauq=c)~qF z4@@C^9DIs8QwSgDOE~Pz79MHUeyFfis=U&;A}pvRxzc%{1y`ENCN*)TvtCMYrO|2W zv?u?LaCDmHv2}Uiqchj?B&!b*E3<`?#+jyy{MNw0wpvZw(FspezLwf`zyTMO+MxuHpL=pd0uJ0 zDpPW4bdWQ3HtD!#dJS}KwAn?xW3ZBSJ*jL>^eSU$OHkAQw8HalI8uCJ*SmeV(sHvY zn6<-|IxB=YrFR>%1l)JHYFbrDEEzbMdO6qdMuAi=h>U|*UXESQ*)Om+_>yMO+PvKa z-Nc+slXcwFW($qbjbq^hgwHB}0mfrM_)eJ#ahVWrd-g%+ktQZUFXBrv7Oy}rl0ok| zsFXAu!x;Uk*~;msFQr*t`)**NB?ZRb07-tI_rOEvQzO^c>;T9W;&c$%0g&Xx`I?!* zWJ-eSL3B%Y0I0T<%zHqHLq6+03zd@EASb*l;oAATtUKS37@$N*bT$+0H)RWJS)<{d zKH!Y?J`-bv1?41T2!HMn4bNch;Rf)bwIhGWmZ7uJq=_v}!h6Y(QP?8U zQFA|4wqQdqx~Z{+ICFaDi$KWLf-iH9EcHl2Oej)MX9FR6^}v{cw4hIW4tAVbyuqr8 zGutC!7S1f56r$kFp7lY}6f7B>`Xgg76;d)!1ynpN^mICC|4q(MjKQc*+tYw-h}yPi z;11~kIsW*r!^0h}Xa?(}#S=3hUbeNSCAGPnfzK7YsfNu-^;%gPhGJJKz(D)f!Sn9I z9#ze%^L)`I`ady=*bxn^`((rU(W*Ukmlg`RBl&>6i)9bl8>m5xKo1&XxG#p zPqdc3)XTv`Y_@9jFy4WS9>!R#4(1daPLL8>NWR8BN0BphF@nR|Oh)+`um$*-qa~zR zR7;YKZpmn!40?dncUWY<|4oY_0z0NM9{+JrOGL*Yv^Rwahqy}*{j+yk5I_6%pZ>th;fC64))TgRU`~|}(s03kJAdC`J7G6!Lt<|ru?_D7v@@MP z)q!qJBs=`^%N32=6&2++m%S0hRw0IdqvutER^v_nIG#pZ=AX8ekBZ6I98`>$QoF%! z^8K~C$VuSRbOXCqfsSCfV2%~8%!z4Gu7=q;{IZ2r5nP-}Y-^Xrm6(v%zubK6)OvENXk9X~VsJr1?F!cY*^VzNbcQ8E((*RWP z?h$~SfrhsOa)i#Il&@A0L-zSfc{ya)#<*3GL$(s~RnscK%(_-sdF6lF5GaxuifPm*D>}x-O=}o{DS*h` zo7T|(KUvs>hW`I-r9z-PvYr)vA7a;%{r~vD_tRPqKm+d`fp)5{u7F-)aRu}Was{kN zqfa}x*GwS)*1B*Z@9DW5R`+_!8->7aYHzngob&Xzqy}_3NXH}BXD^?7Zv0P ze1LlZ94}+^VH|T7%Vkim7%?_L|PRfuP2s;}dDT?M_u;wtDBYy4Yb%UJvUO|zco*1hZxO3ujN1SM+->tcB1FUCN>^+M8;ER5HoeJ5 z0-50y0wW?TS*pz@_#^;I{IZVF6EKhC2r6)e&YuoBagTA$SCDa}hvtYVTXeNSmuvwM z$cJ~z;7WEhHqD#p=*=bECL>~KwZ@X?Ty`)3g>fRN3qCPoeHy592tHyZbxenWJC1K* zH8x#9_%AYX(S&TkgTxv$88dOv;@UV-hiEl03hmU9e1bs|)ET7dFgxlr0`l64I)ute zUQ!2p3mZ;5I%e{a`Q7@7Jor??Jf@RJTbYhYl1E4iYDXUOMHPFFP99r=TS*?QT&z3o z=(xjpp(besYtH#AwvE+zVI|M^o37}?<<{n?2ZO`;&I`R74wQg0L*ce^FL|f;?peE> z_xHiEWAUXBu&(G!%C$*VFuXtOyueWdfHN)w3i+ZN0$UYG87c%>OuP>{0vU(^9)5uM|E%T^tMefDZ9 z;tyd43BM8AnJqiBq}<63gHuxXELc-CBfUICjA_ zIENuAyjl*d+_2Iq=r^TsN+DZ(@kfsc+M#0yYhlE6v6gj!E*4RrL}t3g`VRK)Rw)37 zb$=0DA_q^g9h`@;OvYgt2a0dccI?+$J9pA}ERFg4)xixR40Jy{TH%1W=4LFc5f-YM z2v5TA>S5+N*>nE_^fsG1eHzXi;*a9NZ1oT!@r;9vX@z)SYEo>C8_UuS<<6ai^R6f} z^=$*EzU_rY-!^dU+xvPnA+$$&N|)B;$qQY&rq8-S!iUP{ z2TGHiVr>gk*9#YXEL>VBg>4|A(D{>sn~HHI6$w!j5QY)=Y}<1zx55=43fC5D%%70s zC@EwS)nzX>aGj1s8wadaX;--7L*d%OuCPNKUpuuNp`Qu+!UZ1-mlh5;ldD3pHzX2y z)>6RqDvu+a9-eXuXMaC0V@bomsFu`w~t#&Q8X#qPN;}gGloC zY-@#UJ%~V+y881zZmrOJux})y3lH|ll|GC_qn%7SL?3>B(1!C;f2H>=a|+0XJ zIJDchTqYb6w!(^o(|v{Pnd}hl2`{S+tW-1{@q6-pLbOo8ndC$EE|fiFZ=_;r?!g5e z0qF4|nuO-^g`zy?+7$=o)#uzbC7tt#iEioEgOq31l)i^=Hf>xDEL{YnI~8buq5GzC zIn+M}M8TAyfweH5HwZmy=^72^ZZ4~HtmKOIuBXjZadMdCeX3ob4BnP1xEs?lJ%@1` zDfZeRqgiB4pQ9;~FTf4lkh;vb!WOO`d@HpfM_TI`4QAItdRS&VK1>k-T;*GB2Q~C# zu@wfho6QgWSrIBQLxi;yBVKb5={Owto!ELxJj<{MuZE&Ev=vvZ4Bc zDOd~Hfhj~&kEhAg70^xb%@PZ#?F-)K` z@TDn%@CQr92J+*8XbO?!qm^GQ$V;ZQ5GIOM+Dl6lgO6Ag(E&>{4nZ2l3#)e!1P}*s zeBkW3cwy}=jL)XGX3T}cM>FQ`S5^>e4GbeWs_NBOR`)GtV){5&?|D9v>VWoqGO7dm z8-py|o==W+2lqaoIGi(Sdb@xPmT`@U`uSjcLn8tJX2nZx_n zoalE%>8rg|!4Qag^_HN_T^A5pfbyd*pn~;2+Hhq1OL5dPRB*mz9?zdkg^&0f$+%B* zKn*50r<5O!0iJ2s^Kts$J^k+u=iU`A0lA8{I4WE!I4fN6CY{RLR8zQAa8|fL%d&Yt zYFsKft6ZRFQMS$5ta7PfnX?OV%CNjPwPiyq4@)e}*{nY;k=cIo*~5AL_PfTol?=VN zwA3^v1`^pg_`__Wk=+6?f41_r`RIA2Bm9T*$!n|fv4OC`-kKS_C=A(bDogi772jmf z+NQ-a-L)6d$p7vG5Ul0~Jd{tPqRJ<%pya zX&-OuVLyQ3Go3`Vc(ooL?n(Z#P*abJK4+n)*v6t3Mk*IIf-8gV@WS9vIe~Mwq6ASc zuon|DkvQr+MAG8aPl!dClFi7bvo=%t>=3}*#FUHCIJr|sVnH@)KXaTachxfrgdo^I zqb}Q+F@{h-{2CbWQRu-G|2sJEPJ8leYw*rCZeok$01Rv)C7T)8LaYrtv&G?U2eyE0 z16!!5_H2bShq@ow3OL6kTO7eBNxo+KYja3(=4QS)A=AJYQnI;$FE%Eh`3gvSKkx-a z4}77b+4Dt5V@eZW>1;TxbmI$_k#^u~roS`?!#f`)z6jh{72WwtXK%v57u1q*<|`pK z^uQMoJMe{yZpRlbGK3Wy_yXpQ;L9TTm6v?&=wDaMVXQf{GB&^zOH4ODdvtkn+3lj^pR~RbJ0JUg^{1{5))u~Mo9>>qR`xb;ow7Z5HwRap zH9sGS!M%DMKhZa3@l}+B8-4=jH%3*2^maN|u*xg6dhqr_7mRaIMMyU)=Zb1zEsQ52 zyyaQgh7=(kcENC-u2>g@kb)R*nsj*Pb6+O}X^$PeLqyk{2m{Zoa6{MTeMIyosv%r> zeI)MS(06NO+p`Z?bGWC45>aof1Q+Xx7FGJlngT4^vZa3UgU>#%MjTU-+6!O&vRYeg z!gizP^`Ju|w!qLot)PMb>(03ER`Qp>d(O4f1 zW_LG1fs6ZSZ(+P*UT5!O;Uo6$zmN9OUcHZgfW)RwZIF9MLvq9|Vm;b;A64vPKNeL` z+HG^uyM|jCsf5TP{uLGzc7q@d%!C#6EV+;N|fTe|6_<*-w_BL;gh8=IW#+swY zvfZ-Kie1p;KI!SOQq#_WPusBovn$KlDdA&YBe=@bpv|;vb&-C&M%CL^D$wDtYaqna zN`;adoGbi%p+Znl4-`@IcPkZ0Hh0w|?{%dDJho~G@;|Lq@OU^_=Q;R%bLR>_Td9Dg zDdnta=jgQxLt@xJuT(&Wa98%Hmz4?{Mj>|$Lxe7=TA#^L_ z@Y|IN;oJiGu8doRLqbYZw7e@7;3BeB1NSdiDnR{L)6uPrTSC-LTL$_+S1Q0OyLv5r zvr+;1NmCiOKdw|jPPm#J@ej{C&era8Y+%LaRKgb>W*wZ4U~=t-35s{HGZW6}9{JfE z9*ah2bQnkmYs27-?j4>QQ<|O8VF?kl7OOj>!>GY|A7*Fty*boq@iMxjFWjS;a%3$X z=7)5aJ4`Bhc$sPGbYj2u@I}&%A?NUN_RbPFYx!UiiRd&iLTXpx zl4ppvrRV70uFE_~$cHG+%_ITx24qTTCMP?E{&Xk{e>7@%+NErx|+aYEo_q`k_z@_s)__29w|2*)y&7>!H{1e2rHx!+{4( zi!M_@e!V!3WOP@Mv4CW}h#q8ZPG|8tfQI&O9CWa$4E%40s01J+;GAm6OQz0lE{?^N z@j*7!kn+7!v4M^z;z=}Rb21n4#e%$)s4zhm65N!AX8s--3h2ML+D8pEcmjG$v>_zZ zj&z(Dyvd~!;f>DnM0d#!)|fU8M|3IGA_$ch3RnwYojjKcAG0@*v9d9-k<;cg3wm?m z%9S>Jd$vj6>8ZaEHYy=3D&ASOyHof<3=_J6T^hPNCU>pDh@dyAZ+txak@0-D8Ipty z?b%qAt|I|4SI44ni<8u8fyW2&_VzOzmdp{c4~@lx%fb=97SHu=aTh_3*ds{=xVEJ} z;;QT(2nV3O3u37wq$FnkP%O zjlZ@ej{^SSi##82gY|S8wwCbf0n5Ywy^5e-BdZl_q_>uK9A@jaukl%!o@+myRSitg z>#_O~U$;nLe*uJxHD92ZqNL0PY(K4UN;T;mV0)+FEgSq!p*chx`Ny>b;(pl*sbT_s zMX_sdeYLtXD|e__x!;FK+5r$Q+w*bcwk;n=vU}9_^^YGB-YzX7#R)ESK2=rLVs{L2 z-uqoultp0c{M0VM3-ZykR9E;?LLO|zYWwW;Gk_ZR0U$nk&(k=0k}84F=Uhi#a>dPP zCyTipCR8*f5dI=p6kyU=L%k{JptdN#Sdj9?LYOGlh;L1eJU-&@OFIVLhdoYc1Siii zBNS9;v?4lKN4Mb`K@e0f+*&B$ZYms1n~P-+r_Dgc>T1yl3xT>uZ&y?t<>D5eX`*=V zbpEbS+glqn6eP;%96nYRh1IzC{oCce?;X?~8sT4&mvA^+t)jh93$R=o5zfPIQ(-!5 zEZ&5#Zi+X=8^kNYd!XXr^ez)oF^~8pn{7mRbY|-Ks{~5}wd^5xt$_vZIu-W|1vJ`* zx`v42E=o7ou2~7fxw>|jo};z#NM9TI{PQX3%rqxa5n$;d!@;Eqrb>8U<+3^_rEXv? zOTCF`<;ppPx32Rl;61luwJ5TbCBT-%!!6~q8%%9=2QNJ@A6^#e@l02tP>w(Z~%E+!3J9}5-XuYyH@$Un+IUHfo#0QTbDDD#bdnk=kv z!?+gcR;W@4yU|LBqr`nJ7Q?1sjq2vbKn|8dQZT7BoW>@bLB7Dm*wn~X zO-zSvW9jd9T;{u3x%T|`>GQ5y-s>YO@-I7N<+^lx>%MiQAVpQOI*XENJHBTY6*ygJ zKY-l`lVr`LXG7ktly)~I?GbHlDhm_K{R#WFClf(U(Ex}y6MW^4Hxte2nn>V+lEQDd z-%J*B;Ef%;VlJf}4(a>=6?Acm8y-Y{^*09(A{Q_D?WyI9i%%_04`6>%pHj4Jd)-Op zsdsoJg5-d53VEk;V4;T5R-J5ozm$GRYN-Qa-)*qj&6y%Prq2Q9_naPcLj(mvEWe8) zdu2d`#frRSstr;s4#hSkSQ1S&B!95fYnVaWOwp35DJ9zn3-XdFEp(ZlwzKh5nwmI# zox;&4>nt>hW6tW81z6{&-?FY}f zeBUG_!jU@j8(g)PJ#vyATzJ3vMO~*#XabwxlNHvHN6~>tPQU*1mj`B*gXQJdU;p}v z_nA8v@yErwWbJ?$udo?bMWT9@;O1ePdK?ewE(;irbjM87aSS`6*8%i2o!K64g8{o? z#OBmy3F2Y-_e;*W zrgq#tlnNEOiG9S71d`yb8Hc2fQ#GkVFKmm2JO1XDXWH&C)(S8sMz~QG5uPm^?4HjF zcCwtQ4jhLhq^VE{sZ!AfOrG4l_ZzoG(*Gztq#|-hQTH{{H z8UNW2zW9f_i4Mw`y379jvkyVI(a?ah6@xHIl!EiGKELO7ecu!M!{jTQpjpc*50#2X z;$H^&H}CU!+OrUTrA7$KEeAF8^WNDJa)}oG_%JEK{F(@@nh!y|I1*yD6Hk>dnZ7L= z`7r7AIU?b+Xi6aMVN!zmHL*8UUmW`v#lvJLtQ8Z)m!@VO??2k`2BDI)k9!}phwu73 z@%`ov^dSQg2)amG_SvuixuZt)N7Btoi9WitY*?N6u#&j z(>C{}Rs1}Ss0*oZq3}AnqrW!jLFmjE%{K(=?R??I$q#(NZp6=g0o(?@5dR|u!550y zJzogR7iPW)#4S$n6~O+$*GzwDFe0mG{ zn5yf@Rr$k2zf;~*iEM*G`<%N%7XZx`9?!F{^ zw+EBo{OQ}fVt<#Vk?;J`e@nNoaROs!llBs;kvQMMLdzj{ml@Et>qk53zGcC!do%#RbFDlH9DxL*iK08k z@TR~6_233?51Wwmuc-_(#&<&ZmQ)!Y&2b8_#L>IV*l_t+S4CPI*2;GHt?kZ)-J{}! zgBW7CC5WyF6nNlf&ev5Ql&TT$sA6r1WB}mQ8Gz3GaHVgvQ>v*ui<~ z%Y>O76!bnIwO-0gmk{>HsWI7?1apcm&PUH_2x}TI;*exEfxKk4NsfzSG2^vN943*L z?Ms3=M^|sErt#`u6xqHyVYQefJ~y@Fai`3=Gx;QWAG4Fg7N zfq~|aFOYAx7PxaNRWm1(5@MuUY39_hY7qrxLjVrNP(JqzZD9s>a}BJ8X+TNhARM_m zbAnKVoS%*^gbnOwSr&l?OyYZ#s`fT?%d{PwY`Ch$p0MGXD1Q4i`i>g_Re@n2h}%cF zqj0_#kz+xIUR{rm-NIMPP}uEVQ--hp-BI->5U8l4JnXfv0ztD+6=Agxzj_!n`!G=W zA$VD+c#lgp>%}!MBD3Xi(jAMmC~RA@4K5LKWKl%?jNvUYq0j`?jJ!0hHnz5#umJ#! zmY4?OH80CRpG349{&v|F=-iA&g9=>X+GY>}M`gzafSmJ$K^GNQj|fc1TLR)9?kVXF z7M#|{X7og%Lw865k?%M-Ng(G$_Im=&IhJ&1fX_%MSGDUT2`}rq89V|Zn>zEU_dZ-#3=7l~qkUZr z&IHfjyt7kJsv@OyaIi&hIOfo%vnjFwiK?XD;yIa9oMuVQ>U{fPjB^DM7;TA?&u0i| z)rNBm;oC?S1nOzOEhEFYReTBul{2?+?M)YuMQmt}IaehFM8~_i+w%3&lsaRJdU zf+Vg4*PY2jPGL7u2fsS4C3PN;ROYlJW2Vkx>6nQ+ha5VRI0x5CFNt$G?&M4yZEMcP zi8_)=wt+aro)7A@qhfslBMp^?pp*CY?TS6nCn~-Ff<=&J@2wgy$u80yw7c}}9szEh zo(e;qpD;bI<$AxN{X*1>z*P8rzPx5oWz_U5T!1OnoROjaB?!z-4ZIWyG7YT!&G$<)Bv%t37sIZ-PUrZyK6 z?#*~4LOeSlB#RYo1CD-1U|zwDk<^_TBM`DWvk_A%w%LM|hOqVS*s^q(Zk4T~kR>pw z(wiaBW(tJ%=uC(5DxGHXU)l_(aUGd*bZqN^DVHO}3#O2{346uBl!Mpsz!VTKm_od{ zaKIFv)AY=gho)^{3hKBxFg23DzAs_^dc3gMh#RaCKge9QtkqF z!AC6Z3f55U*rEMY*wJpynRUm)ckN3SFa1mfUVO`hAdqgaK7*0ALlEmZMURO*A zT?6B3&p~Z4=FNKK3?hUYI18{O88}1AfG}|eHBJ~f6G-7q)EhWU*-mQYj6kHw6P!h; z!Q6E&WzDYxf~YUnl>%R2x-c;hl(p3i33@?<6q(#-A2zhisC#K!H1&;_npvS`3wx@ekduTDzOv*#5vjTAdb)=p| zI*W({(<0$`N{kQ-p(8IP6-M%27Q;E1jA%&!{Jm1IfjnZOB?C2UkRL3_OG&el=@P{n z>7}We!$+(~kw?UGN?k;7i6M(-cxU&>yjj6Ih7I@UD#rB&GPWD;!?|&x?9tR1X;@k) zEZA=4J3iZsZl~Npb=^7HT5H`+BV- zF*G);r^tzjK#GV8A(%2>1GM12gFQt~VkHN%enLN8#w{Soaszj>yKIQV>>epzyQ{{n z9=%P>i)R&f5+Nd3rZ5$Sm942F$Qva>gbP-jH&&d%9*?Ev2rp+aks6behcF>}I)cGZ zaPkZW;+;H%390;vGZZHe%s^)~Fs6}@VPI@#pkELTZ`=c8&};jFF?iRQfiZLD zyzB#G1}Sp~#(-=CW2mS0j5(5X{mdAFE)9%XT5ft^Y-XTe5*3^cM#jpEf?y0+NH;L% z&UsEq#_(un2F8HsficuGd&ZE-%Zi-nF2*P<9c(RZx5iS@vo4V&V*_Oc={=SM%Yckwg3M>JKejY*lp7Pr-xREcxk z){cv~t-XaY7VFjNak1>-^teB6D^xN{m43gLnWlzq{T3zEkF)kIGOB{S0++fWUZaPx zb4OXe1f0Hkncv~WIzT_#-*wA1nQslsa+oy5D`EemFU ztyMT!`trbPpz=uqTuZ0`iGwaEmXk~;W#1IqQ9!5D!k|5tWC53d&O3vAq+2Y$_D{%| zB09EZ%NG5*&jh~ItpiHG`*4n2VF8catic=l@0pp2?ps;d zesQ50yL2rB%(#?#H}&19_tJhhT3Sf7Wg0j!^S+dPF(R72^wm(%p38Ca#$`0Obo+~i zwDm2eg}Cs6@~yQ_EFqu>OY9#dSd=LdoWP#fX_QD}rJxUA>9Lc?{^h1JGiwHFGWQ9RD+rJDa ztAk^P8?OXzqkTS^aPbhHbXSKIAfP^v3p~^cLqt}x<)DlReg?!@JS%zFQo{U#?a`S` z3%3|nL1cbRF1AJMaYhiQcOGQ)pYxb+iDu5S1hMmq60bo#>5SC5ZtkhT2!t!QjEI>vZ7(+VvFfayBfH*ToU~~gxAx{9o7`qVc8AI-nZDtHldPXt^YhFJv zHZ$;2CIY-r)67_cQOm$sLh6NqF+%hUeJq&;Jrwn;lPrsFJ4KjbH4)s+_2cJO76oQH2F*}yI{lRF4)1# zo6$2|bn&4OO&;#ebW#gwV1t?c&z#ESShhe#!i}g>M=<|4Ig!8X6ZT#Y;Kc69c){mL zY;DpeX9QTM7A{BpiXGuTnq}C{og;GIHn0|^4H{!@Ek|)FGu-06rDL@$e4g-(j%SU~ z#>~Svt%1A6Q1;1TevcF{1<)Y|Eb^=K8Ru>Mi-sP3IwEyV#S`)E}mZKMID| zh@?kX5N&N6&0e_RW8u<5^(BQ}KLX>4mQ6@-CJl4TqHu3n6dqf~RDfH!GBB*p;VO*V z;K+zjO{`B#yTTP83fC46uLM`uL4Xw@2edR6KD6BM9$eE-21A>y!;_eST}f2Cm$2tJ z2i(}W1Jbu6O|CKqp%8bM|HFtbgA?`de&2$si1;p2XYkc;o-@_2uwf9f5pR+(|BU+X z09S`0YW{*)Uym&lI360JqZ)Wy<+D9lh43W;%(FBgwL52)Hefx=BZ1b9_J~7T!CIJB zD#w4-d~vaP{wG-drw-P_bdSUJSV2z#-2oSd&Vtu>0ej(VD{G*6oC_`Pz^5$~0W#^N zNF*7&YC}CSM<8e#*lTqUgK}M~5a?ho>$uIQs}<-h)HRCN&lf5{HM3QZqTj7lP()H) z46iE{khZ9JLx1w8l?qUWX}8XFa5RfUsqocG1&=vc1j^s9RY>rBzpYe2P!JW?d5#Wtf@Nm>W~BmM1aJxG z3cp^dfWSijj&VcCir`Bxy{uHAZ5n1%Bh$}0lMX)Ia?%)%mu;rkpDX1N*kG$c4KMFK zqJoAGX1FyYhYAUT){VVKRFDh(^4=pVln`e(=CG&`NwU`Z*4`s3tS!S{VOWNj_nx6b zTZWgHtthX~zQy^xJcUICxo$5nLs0>7ko+A39XSSgxPu3{awxw(Zbz-ne|%SrPrg9bwv+Rm5x4?Z^=b`{(Xzkw80qi zS}>+dZ56Ze-@hKU^lwM>A2$D+qmqYFs}2J|9Y(Escp~6gOe49BA?e#`-J|hA(b2&A zRz^2XWpfm0Tf!%EG(L_mRzZ=W4QCLEMmeI`YYAOPw}^&`0D^GnH++{bib~`GKrEUD z_QDZ9-iB_Rs+O(TNb!>Dk>rMrmHdw5>Y2mm>youueTbaJSnS?~{$Ti;b!cXr-w-*% zmQQ2JShDbrMc)|Cx_4KtQxuYizm4siiX z>?6FV@y<}eGHD@3M{9<{kODlM7^cE^P1fG9hv%1hWU|%=iNpBdqhHg*rhW*Pofs-V z172>Z?#V@D@MzJ+%s#qUrQ(|z$%>{jJ%91*(~o{r=Vw1tf4gg@9bK+M^jTXz`+v|r z_&5LOJIo*GoDvj8oB+k==v2_jX$T(;e6I&cd?|2(Aw)>U+rjGuZm{YHf+R0UC=*=B zfU;12R^$csaQTW!7Nbug)|F^UApF5nv4KGm@qXG6SUFeI3}5HB`X_OeA_M?VdQbvcgUP)sRk_j^kM zX@eob+=Z>F*3IpUaxf}gy_6umv@~;=2V>!gzVW`$RuPlM0)RG$%|kB=?QwI?IG&UuYgL{JOTH*?2U?kZS1RwKn)$y63$mBob(TntSIYhgrP z*m6R&xal%vBxA#%vVrv#h^7z1a=_6tsI5s69-Z32TDXooa>?nS$H_3!+$Mu$&?5L} zwEMyarsjTR5J9q1N%1Ecgx@^s4h-7B0WW9%EW+1~+*w?uV%%}pCaUDFg9E`gA4h3; z6(@{>Q6g*$FXvf1OsRI1d~HaY@$di9-a+Rg)!gChrU02TZ?ya!|89+v%&s4+gt~jjw^&TR{5P1HZc)_0vmWx zKALW*)XG=zpnTv6u68V6!B!p_sx(q_ODAJvk+)NVz5R{f);ede0%Q9e&*t7%(RP5e zB@%oe+e3KEV!9{}QeT{1I*8!;utitZKbr&W!BjYo9B?OD3}r)k+C&N<%Y$N9KpSp1g93V%QOT2>Ln=Q<*LAa00|b z%*MNmf!YXJKrVo#`oqZ-sKp4a3qIpxHWnB_gQr9w9&hrRld}cSi1u`BHsl2r>EuE* zVo}V}{^5tF1j1h|6$^;i(I?SRLORbRzgLi#OlToX6f2~chGzbrF^apfd6l3;DDZ4) zCqNuG?(qs8{!Q6k`SVTjvX5KtzQkv=&hZHa2#Ya?_hdX|CeH|Ul4iui&ATBlnLe{QHx}DqTs<^Zkn+V+v4PHG z*7c?mM`02l%s{DD$f|_|JEfhO!DoyZOhj-+8b+*v4%r)WL`A&MDrh+`fPHKq8%Csk z(9w*;*umQOiL*p&F+QBzB&cy1k-jU*QH)40?&O5%h!{l)=H72DmGSAH>x0;d>V+CJ zxtSe%PZ&ft$ESOb=19CbtwzTky%^W^s zXh^c7vv^ou4Z}M^%E3*oNzlQh0W9J>tmzTATq`;yZMl9RJROp7HSpnuM=g52C2rA{ z96=IOxGk6*j*gBE6>^e!ARD4XHUujHaq)1(i(<$$L-%melt64w5i?*RA(KpRDIo)J zlpid}OQy8YC5koLOH&hv&)7c=Cu!3k2j?$vaBv;7fyF{N_m-P%2iwlb$#Yns+(UKY zKD>d_cau$N+(0{6cRfNpays^%5w}b$x72bO<@lJQSaISIO*KSppc3S5ueVfp#{NOE zfp)q?vBpqsY2@%33#{oWgmT2-DvoS0QaREZ4U#-O%9ehz_YWadRwQh`0TIJbaY zdY&6h*bH7L&?CtN5E8U4BZe~?B7-E-I5y-ZlWbujI~3z=2BIl}@E1$P0;+7k(_5k; z+cqUXSdf=YX`!nXYqZyvW)AbnqAL>yT5>*sOs-BPv2kMw2qGj(#x;C#kr_vnB64BB zDq0dqB}9OkT+veDsDH2XEvOQu3gxw-nZN(9y=%#pW4EF60NI0AV3huiRO*ZVTMI1n_*Lk0~y~J*tls;bFFHK5M z+n(HnkL<;oM{>=UW@akr$YqZWUs-o9mnbIg)~(Z z7Pm*!kZR245`e9>Y19hJhLJg%GZv1B(2ddFzKb1WiSM_tTE5!KtkEv<3d8rgWHxJjjCD!H<{DtN~V9dTuonp>hH zlG{uBa@&DQL;G&4T?zMfngJpyks+2EL^0V`vnpi+%K88ijy zsE42ra3juQOtws6tO&`gdyB(*M*4?wk|mD@6vSD~$Vhf!bzW{dN=X}f zds#yRMYKp93@e(jefL;OL7Kj!Eh73aqHXI;7egEH4LsJFe?jR*CK_9&NNfzK((ui& zF&_t{b|@QE<%)&I65z2UTmmW47FpR`^t$CH6+zY6$2Ay;idPhru`Lyjj*qLc^Jdqiik0p^qJHU8gf<30CAoV}P#^~vX# zXZ>#ZdJ}3|;?%B=DO<|U7-$C~07E~Yj&A4u^cWQZK8}fj#009e_L>Q1ud$q@V?5rv zN^d9_5f@hS<&yg~h{(1=j5UA*y=&|0*+3vFc*ahXj=7{6rM&Ww{8YozSP9cArHjez z#7zAfyzPYPNzo8Bc3vVWUhkC=_j$wo^w~7N?pFA1Lo*mVcJ&f^SL?o-H` z$fm}^;zrXHeZ%x&u62l&9X3}J#<3u#{kGvzW{tp3sP+bi_}$9c-B_Aa%-HJ81OE5~ zy+l8g69pHH1nlR*$=keOp$0XD>L-b#1%4d#n3+U|H z6@43V(y`CQ_j+nu7g^v{QBXpJ(`Pdj*C54N@vwg)i+mfupRsE(GcOAbO=Ri&OaI)m zXpvhtX(p{-ydONVczx*=TDdhZ^CsCX0s%Hs#^&Z9&7;9d*x_Na6skJ->%7Corr0Ue zCgm^I&x%45hribX2U9X8E(PxYEQ|CVKVfaF{cgI>u>{dOd(#H)uxqOJ?!k@RoTfc9 zoZonWYDvB))U%o666E=CSKrp0XyT=6ym7E-!!{(V+;-cc&?mp0Y^ zKz@FR?xXi;Uq&BV2D!(U4WNM6=LI%&N1iQCbCRj9tL?W5@qw`#3Grz)P)5{+4ij_e zec8A5TwM9n_haEC?pA~e(c{0n(!AG!QYA3@EhVj67gNLKB&3Z5 zM%;4zDrsJlyq4to8N^#Z;1zw)v=!HutlW2yX9zT_Gt-mt--iubxD^s3g6Y3ytgb1K0FlNQwLtv~r+`)Pip zs(7sj>-ELPSO}Ez*8hH(T_RC7v^GyIif8{sEA`IhJhIE7{`sgsAJ5O>7JAil`$Y@U z_$Wm16l>mw;%*T!%bAHCCi@j`q(8p#NhcKg8Wef;?WHWu%y8cFB^Up1Tw{zZALj~w zWI5#?w>zd>wLk-QlZbJAOtcn1AuwJ{zuw+=9C}v<-$s(ELecV7dNitt)dNaws@td& z2T~PmDuq{zKbx3EuuE!w+AZiI;X-HK?O?{)(oGM&pA`1YC^yBaa+cV@E?;N;>)6lO z5~rSfixqV7!wZjYPCQj7^f#5h;UY1T&`q$2_lD7ra4yB1oiBs(1#v___rr(!KVaUu zZwZ|xsF{_vA9Iq(m~kJz@}r`w4DJ~FAPX#FUyKnjUDK@6GW|?J1ek!+e&HggM-}K$URjI+(V9xgI zS^G-?*Ci??tI40ZG95-08AsoJHM;~9tgZB5r>Jvb>USMQLWNrg6sMhT~%sMQL*O^mC#%oRXs98yYz;ig!5OdQrKd(gS0)FNtmTegSc z4qANeWbj-Js^7|OQzD@V_cxN0`uXexsMD^J4fxW&t@H}{CU_*uV=}mbs)`A+n5Zd* zZ?rgZFU^YK*PRHK%+O)Pg*;qYgG3yK#W2|bXfQFITsI2V@ZoU+7!-?3Q{hg(V;j&f zS0j3l`rwYxCCBTXxoT7~F4j2Z&nyV5=lfnBHa(3D{51QF(PaJI%6rnrlle6|>M}oJ z0ah8atHcChWLK7Yc*`m;n-+_c(L~WwlZ3UFtkf^2PtakiygQ-ui+rQ;=phfzl4#w1 zx3Vq_8gEqCog4~M*q~%v#_jEtxL1sZUkvmrEw>HbU(?#$8%sblHDbNa{swPCs5u*K z)W-LXim7B-=sF7++T}l*{`ykFblW)PlzuoZyRX`sm>5*N4vzP5Mhe<`Z}?<482=c0pY-hM&b`sWa>6IHU_ zd+iYZ%bp8~ zy3htCZwv-&$iAxVLc?KtLJIeCDYPl@*As+qYrf0ivOrH+2j@#oREY$J)c?UM)`vQ`8RdfqsG9+toNBq?gOl7CjVmbTlx zv`*5_^36)g;*FuNXgE`!M-y(!>1Z1^h~|!|!Ne8p6(AMEn{8|OSg&kWRa}SkAsaOQ zkh%x2#JkGK1NTzyDzKC&ilxlo=+Fjw5$5>l#wsfIY!_T;=B5;B1hKkS$paQ0YuH7> zAPmo7*J(`NqOn&GUHi7LfmH)m!e63|inMBKe`d}gvYobY;2;aR4&UxJ1%^kB9WQmw z^;}Judog72V4Qczw^Rs&qE9gmoe7o0x84s0{YU&`S!Pw9rxKzuZ^n1kU&SzyTP)Om ziQ!Y_x);^lpCC{2)k-tIY4*d9yer{O74gk%PoYkk?&UuV#l++JOQpv^){*9zqSV8& zG<1&|{W@hV_v-L}R6EMN`zB{LD)`%IJq$Kz=9NkFzwrFFDVqKYI(d z5@E_TPPQAE5S?Xv^+~$41b ziOXFg_LSO8$33h!RMWr}W%jl+cA2`&cc9Ve*n0Wyu1bcVZROtV1kR(o_c$X?x2|Mq z;n5PNsX&;;h1~G(gx2LS$0ZS{GR+xs$adVn@%?@BZM+$)WI|PeDFW4mhsnW|a9?6= z0=-zH|6xg1?iM$l6x#J#x+L}}<&Pd8aU_bA;wN4j)lMkmej<7@<ex~A#F>$cXuU3859e?!PXi1;^n1{~i zed=kXyDY4{>C9U{w#M>vjlE3=>#=n9n&8d7#R9L@^!D3!Vo!$9sPZx+hi_3O$G~>G zy-%=;DN}zSPMSYIQ2o!L^ZdZU?EiUsytJL2y%TUK`=3MLZ(7^g0Ds@GcQ6AEY1fCJ z-!9L{3;Ztw9RAJ-KMo!~bO(Owy}lrnpOH^kh*400j}gqv2Y*7EQ5Xu$`F-O3AHwhx zZuz;{IBR?-Mqad#kBR?PbH({ZF6XxTEiwc=615}~> z0tm`b0pVYi`GCQH37d}>f?U#2A$~?EpD-g-7{UmJ{8lp`FZd$TNJbb$NC+U!&j=9~ zV1$AN&$+$;Vtl+v#uyk-HJ`8`BZOCg5zO}+V|>6L7YH25D1-3+Ce8OBq%VRQACh4P z5fWw;6h_Ef_&2=y_$~q&AF@HlC&UOy8wv(Y${%U-U4$_J4oF>D5GXGr7z`*HD#!?i zoUbgti!jEAWQ;-h0mBI=%`fyf>5DK1tUsi34Hbd_97BOc%?pqh_`R|KCHx!SU?gJ< zDg-QM_`(M431CcrlLlXeGBA=+20?K9%bq|4&g}{KBA5X{M5@3c{BS)3qy?bB;}7YJ zU;2JQd2(JI= z8rW0*ZAhWWh8dh|V8e!U4dFc(IP@Zz0iHTixrPEu1`KSNP$+y|p9>sV=ofH}WSBvL zO$y8p23!Rw9B#jL4cx~Cq>&6W1lMqc!?_kb_k^Jr!3;3D$Q3x8Ye66efO9Pb`OP)| zMKI$>GR&aB)(jQ~1P<4^@VSEoXyD%h2lhAQat#O@0W-ju{sS}qi(m$9ugE72#FtPw zX#t^gfnNkOV2?vCX@Eg6uwg>sakbzd(ig!Dn1Nil)7WAD97q%D;6jfMl3K z0MhU{4+4;e{;_5P7r_jeiDa(90Jngy;rq7mxiteEwF|gLGRz=?fO8}W_-8_Zr}Ag# z0+fFNX=KAp;FpI2h2MhEIn02;f0G7o5V-;emJAf0(E#>rDDSy%2AH=CNFy0$V0h9B z?h*pdFrVPLH3RPB0@6r^89xxuLjjkNAMmoFLg(8DApHwSBN=A=fS(Bk0L>402T;L3 z0>21mK=_YTUGoDT7r-qeKVa2>uYUTm#87e%^DFB6JbVfEmc;8crHW6~akF|Lj~s7r_k3p(2&E0N~g|0r?8R{WGES ztO5}4Um$QK!wf+hu-^#Mf`3R~1T#P_$mJToR|7t{0ANM_NoWA6hJSMnq&$#M8gRSe zq@jP}Yrt8%fHaa}2H0%?UI6Dnsto$akY1Gjho@1I$~7P0d+-6)j1Sl``2JWkz<0QS zYb3*r4*)ZQG@!}9NM8Umpdx~7t^v}(_5oBpfZxA&F7QPq05Gyk0D^!^$Oq_I5ZD~} z_bU4NodSgntJg;ERd?V5AoT0MhUn7m?36?-c-FR0IGcy9fXU{33X%>sNUF zJ24Ets0aW?b`bzh8p;dz2!U>_{w5a~ey&f#4Di2%SC6#?K|D^k4_1lMrV0M~z!zQ~#Z zr2?dq76c-_Uk)kI0rUrE7Zm~En+%dk1D-$J7lsEQ|B${2X2>oA2m-i8kOtKI59y1F z0AOSn0R#c_h#(Evs=r8I5NLvtT?7yW5RM=Xr1<|LeG$x%T?7yWYCFG310mNRT?6;? z@BJFtMF4o90grRRfED38PYlD8mj5P=>>>aJ2;$+{cqriYL(UUO@KX8(q>-G@0LTH| zR&YNY@W;=4&A=BG0pQ*`Qr9&E*sp()28saxkiH0JfFFZY(qI5Q@W>tvkM95YW)~F! zz<}LDDrtUz3OwZFN97vT0I$O#m9!wRAMpWX1%b_h4|?v0 z17f&9;7EoUT+e)fa}NdFF(9ly*Y!m(Lv|4WZc-pXV2KC={s{b{A^=eEM6SU3;cct% zoHU$sp>u>^R0IGcy9fXUY$gOqoxrp4KxgA`fnQVv03*8y0EM>|0>%PZSOEERgkMwy z01G3Q-0wDNMjkZ>ds7W_ptGDuO;(!9RWkl2kem@O=`FZ;~g35pPa{sv_;H_`mV&suEcCazG!^ipiWr+Lu-@okF9slRc z0HOR1!<*)ImQGfTKmm^r&W80vC!jB%NB$uo4Ow$jKoGxPectQu`ueAVN(^mjR5ip8 z_9k-Hf5bIoNwI|e)#RMo>!2bD5wqbq9m5fVb>q`zifj#7CyBp`)Qa; zut&^G##^*B-b;+()~Cf|#ZS>b_dBOQEw0K|^iDWb_Tu^NGBVfoq50uQ-uEq{O z(eub3FtjhQ7k|Ja)qhLb(K>Q{rglpx&Dp^bI^|>jQ(u49$MgX@uF!<8U|s0QA>F*_ ztFc>}OA`gX^ZR1hLd;3ChvM4=cx{B(DfFEv-Q~qGZTRkQ7(iI=ZzU39<_NV0{5>ABrZ+Kp+pwIjSnc9d*^}RegO-sfweDmD! z4bDcbr2LrLEl{+M75~&VhcM;z%e%nW4Ut;auv4lJwcyHEt`{w5? zcN?G>r=EGnC>gb96DO^7?~=X2Mk))JTKfYzyfVei zP**Q&W)=%B(o5w%qxI9Cd2VUhSaBEq&O2GRNY&dFXq`-#uX9~P#W@779-+{o*pvD` z%9e8V*~1CNe0+4X4mcTBIsyF)dLAloTABZiYU!&&RI|o-bW|cjRB6`QtyS0z=wJPn z+_{A4r0DNU6*E1!JKsa}q6t02)6DPLP0-}7pI8S`Om8^KR;}ZUxfdZgDa0?ZW*Cc` zZ@$EMGXU~T5)*nsA09G!N8fA(T9vAR;2~6uY^b)FJ=;%87!2(V`@i7!FNuy>!kK@C>6u+HGkDgc%ed26j;qHKoEla zLBUGrwMGzZ>M;+ps73eSD$=ih-LZ?Z?|RmY^{l=Y zr%aS2V=7}XE8O2)BJqc&Kv4j2<0<2>X0AxF4Sya}ncsfu>NWRt(Zj1oL~^^z$pW>b zTsPv(;p5$BrfxiMAzL4CT9{z91}}FnyVoY~f~@Q0$sf_HSl%$c5;*$>+tREeSEgWy zf}uylMUV$*;-a^cic)&N!QK<& zd%^L9(b#YZQYB|?Y8@AlyTLeo$3#w2Q_t6<35SbyhKcK=3$;0C57#5#C)8XI?v)RO z`j5RZs*>|Ey=uboRHpihLTyg>y2dN8y9B1@M)BMp#s~dY1vC!-3K<4i%lPT~zU0|n z_Rpa4v(*{}t3dDh7{mDJTrZpfo->>rc5PWfPmqaAqnq=O2_p3dacu9DN;UkJc(X<*pn;Pi5%R6iw4ST^>XvtS+f_bQJBwW zIOV7NK7@lGxzK4OL+=zJHn|CAp1&bF@r`!TvIb8zX=nq2f8CQ+?ICR#d9;uGjNx^3 zDKI3<{aq|Iz4Yp-9QRA*#Sdm!>Whs;abrU-f&fdvmt%SJ4jLoa3q5v!)}D+jrGq0L zB@yfjf&2A_TO#a#wZ6}Nrm{o5(|u^(=aI;E4A=$CB0?D($QD!5ha zS9w6>M6LO^o(kco z?;bh)!h%_S--L(b8#!4Eo)9>2Me9QEwki5D&&%I1aam8PmJM@0HQXci z7FoSwdixWLRn0y<4Q4){kxQhc2h4jMwlfVoc_Z}+*G>{RQ`rRFk*9XCqJ-gIq_Eg+ zCFWMIqseY>*yOR~+L+gwD5-Hl{FsR~M0{@Ns>ii2+Re?GlHO;yNlqbdUfA8(4jfV6 ztMME>AG~UkpX?+~p8S?)L1h0*`xt6CnADXt`Ay@pW>$8@CT&Qwl1KU><;xOm*yMz1 zrPYY<+^_;^*L%ju{3txP`ig5$^VMyBFx!8Qd;Z=$OX^AkvrExn7&k>McjQX+K54&3 z8txnsx+`Z)$MiFHd-lV6DkaX)7;e6r{ABWU{_T z?aY+**P?9<=8;)s=bj!s0(}7e44`&$Sh@a&nUSYGzFe}|i9roBH;Pjryko#gW=|0k z9iY4|BRSJb6e(=TX(7Vzu)`p2bl-UiB`Vrr6C@}8p^!RQ%mLl(t^0$;F@+u~T~j|* z%pZOPy$aunwf(gP0BbMCnrUbpVp1KMMz?auJEqIQ0UJNz`u0u>gZIIrOUGsrE7=BR zPbu_GVf5EQ*_Aq@u@Z_Id(8g%s+RGNw^(hAR;rbZ-Gx+Nj1(Jix5Sb*<1ptj+)_GS zRc?z;^cn{|5i6+AXxQ#_ebOmu_@;qd_+1Y(W4}AUhg9D5W!o>$uQyS&6)RqQ?!Z?3 zV_Ays*}d@IJGC)M#pn_BhMkTYt{Qo0Av*k?q+@1kiehOSoUUk%IeS7xt_AdwjcB)I zDC81J(*`bI9x#f<)=co7=v(mQ!K75?Ep&#|PSU+uJnqL!{;4n#FMwu&gJuRDK^daP z&%{bZfyCn8SS`L2T-2L}l_kIo{v?o>8Mi{2qk5n9sD8?#mGPjL^_24-SEiu!&5GT0 z!y5{@K~T z_GCtmasuO-f8u7GZ3aqYT+&_jBhaRlM*$g+C{KcVZ&>MD!my|Bij)Z**(9th{Lu^6 z#_tJcFNO>Ino#O}WPBRMeA|_~(^L$g-XeM!X4!!gndR0s-?^ciIDcXe7K=j@JXkP%CaS#@3B?js%u zbJ;X!1tbKvNSQ_TOW-N0sW6r`GL%hW4Z5~54a8>Q!$DD4M`kX`-Lxe^rW=szvu~1( z{VwaNgf&dCMtM)aFdv1z6D*S_*Y8J>RA`Yt-+-L73ni=;xu|^glEkB`VTdrIC-7z7 zDLvW0ySr~+{KCGl*e%TVv4ODyt!ccz&i9FuZ*Plp_T!whY|WEwVIx+BgHN7*pgc}3 z?;Fe(wHKdy$hM>`8bVp&RbC&+(7g8gV-a6aVfb6F)wD@&dOZUrUD6I+s{+5koNJUe z?Bz6Zw_m8>m-lg^b!nb_gyN<`w5z!AHO3!Z-w%Z33&&(u^qp9BDNd~gN;l59j(>y> z#6!rP%p(#sHtiB3TN6r$V&AUV3Y6G2EINd}GWaRZ>YV2!>9|5BeCNY7L3FwK_5N=% z5#@bW%<|roOHnP$P?n0J@;lws**Y9H{!`zKV1>&K!m(<_M{M$BGJBWiGfnK<)E|Q- zmhbiD4P$QH4ID;M&2^=FR?Ro(;_S3F)>~7dGZ7(vIL&}|vseW4MGGZm-9XUv5aI3H zQ=JWt97j#Vt>pugg8IXQ(mDG0*Jd<3ESk!8mA9UnMXk}P*SG{65=Zu-Iix&Oe)2+$ zHj>c3QILT_*KiMCu3wrwYl&>&%lq$D@}&olTn}F@+xQ*ZU_I-L|nY zcxxvq^-D@$AeQRG_?IM~!$z*0yxbZnWRag1l^-kaPP^??<9#99ex!-gyK*j2RhS2)RYrLb#qPan_OL)Ct|MMfEy3 z*g1<+J4w*YlG$9SYhHwO-~Fy<>m?$~bA3Te_XYRs952FF--_D}*?qN|Ucu>13Nu(Rutqxy9R0d3ej^65@|i2F z?1!DYu%+vqJ2#s>8D#;gc*d(&L6hs;;~xiN3-LYVoK%?S#W8*C1mDG|i>3%`6tz_S z#M#EjDm64ZOpzO2pmuE@*$tzqtWdCp8kyIl-!}g7iSsodg8<3Ga)v-@?yY&!&-uHT z*>73oG8z%#j|Q)c`9G;pFL-@D=_Zk{S5i26w!NT8LjRSQeE!8(4gzi0Uw1BYS5mE zo4%#d<+{-(KF{@jR$Sap@8(%|s`;w+)^jI((`W9@Xemos#hqt|{faoFsnfwj4i1JLFGZ`4W zUow?G`0$-rkEBaJTFVnJnz;)n>SK{mKmoHy6Gp;2%ZJmtk5Sev%~yIBl#?JOqqv=V zMU_6yT=DDTv?&F4Uu^Du?$A3KAseh3dy0c$$)Pm#Dby?@>&j^E{&xqGmgZ%!z)!0> zs@j^5#U}WSS%F{8-+ODL2@8Y0l_0b!-lzAg!YmAJJMarXuZ#cOAL|b*O(O3|SWI#b zI_0{#f7(s2TJf_-qq2Vao}PqHU}R7>+n`()Yquo@S(%E-c(w-@nJ;;Wh04eK9zqiI z1XBl2X*mbN?Ph~o-GT&-wse>e_rQzx!cEHc)-}PBS)#j}DMyOUKl&I8A1O^V>f9d3 z-n^CreMmong4=FOohI?!*+Ka z`gbvHMQ#TfZEun25b)(fQ>Ykdx{Jzcac9K6dzLCnO&!^|Ry-R@lArQOzO&+=)leW? zQgN3!8ETnW^1OeT&4hnK_NkfL+>_HV^QG{X=8rZSo0p*Kw4ImQ@h4$#}?p%oChjjpDY#qz!LT!mk6~V`y}y0Oq<}Awg2p;SPLm4 zhJuE4=Y>l_Zue>=Sf;NrYOWTC=p-hxCIpg1G;oG!w?}Ca%@B} zy@hWZO{eAb_4G%|({xUZnObDqhpSeSIz8(tMm0w}N8ey*v^yNr7km_Q& zmOz4(N6py59LNO28*+jCE{}qPz4Ie@E?GtcNZp!0u{Jfoqi}G@5y&5(7l?RdfV?vBhK`K-zq7S>;0g9y=4RH$H|$**_2D%vA)rXl z|N9fT@NZcGCgbA>!>dWaEg(9g;lB|HY*c`(enu( zL3CguF3u+-x)Tv2=aUhgd+-rNA06W2d@`cP3^8&(8PR_QA3=0OAui4*BRYi;Bj=M5 zT{Q3!L{AIi;(Riq-vcpnJ{i#q0UtqhCLk`(CnKu%h>`Qjh>A9R1So(bIiGx95a2_!?Zcls z*Wa&}cErf<$-mmYfstR$*NBVX@BFJX88LD``CNm)dT8NKAv#(S7rz<&)$Iu%IoIH? zPDsSa`8%I$@K?_s{Hb#d{_1B#jGRwC*WjN>_CyF6)Uh@L$}_;%;Xr{u6wR$It(<`G^nib3(s`{$Rz~x@ zQp5ARngg`&^F#i#a0B}en*d!_mRFJop`d_3D8N4uY!oB|!bHcw#6ZWy#K6SD!n}lY z83zX&8;6vD5brVtDJ3NZDLFYc-Bku^8fIE@az<`OW>z*1P7W%DYrNOkd9Si_u*2U3 z1q%xc=MoMH4h{)BH90l=|L-4IEr{q6=m$Co4TTAWN`!(&gaT^>F#z|8fr9t}{r*8g zMFZ{^>k>8&E-<0^G6)p~IAaZj8nBm=x?A_2v@u zje_}H8i!fb#(Ranwptg zSXx;>aCCBh;^OM&?jP_hFeo@AG&<&GY+QW8tHkt-%&fQB@7{m-Tv$|GQd;(Bx@)Hs3_BUnwJI0X;r$Zj%hsi1;?kKqSHS zpqd>#{N1j<$Ul~k*=x)AY?NSpB|_ZM&|af;Hur2=AuKykl~OBzTfEbV#AfL1>fqIZ zT|IJ@_q^DeI3PL@+9!r^b9Fge8+xcYK>)DVD}l%L zt(x3}y=;>q_Wkmh`Ns$^v#`fkTldbEj(5e&XKYU>4~#HYi%Ww&WJCBXPWDQI@IFdb zvAx?d>h7z`ZyfoS9|Wc8)IN3@Ue$Q4NyQQkQr~4ERJFm0b)F4bz5jW(eKqGqbadB3 z;QhM=;7F0H#Ial4X&8*9GUZCT(TY@J(Ml|dhe<6dLf<^hz2}VDX7w^iFwz;K`CyQTuDu5tYrf<9V+Tu`ckW@*Fa}xTb|v;j%1pPTTA=G1>fiOjz!$1y{^cS zYG)^ss>^|Z2ikA7`O=Rc^T0r@8ip{?M?UX`TSn44-8G+Kpp$3(>qpZRX93@K$Q}e%*&k7W5eC2dtUos@1Ah2ILT>h$>F5k2l0YFe&{a= zKCH~a{7_@VpFTPuD;L49_)UuxLkkUr(t~s8IBg$3yGapj-k)p7a7^D;`RUy_cOPNp zjFXTUp>fLY+BkXfdnZEBQv8!#?b#R7BxrtFt@k1yVM{*q@YJ{=X`M7r8BhAIi+94=*%i#(##?f**UxCjlAN#GW=2d7;3fM^q}I}&qU68KSvv#{RJNMc za=Nb-8z_zSj;WHZ1qMP75;Vj|uYf?~N=bY`;^dO?%lk>2c?$zd4u!3qyc#(?Hn$A~ z#Hd5Z22bdw=!g|=-Bzf2rjzRj-b~H-sCnk>Cyj-b=alUknflV4!kP<%R9(vNw}FNm zX=yo9HLU-sp?3Ix!B8Wt*riTVHB^%iV~Zt%4HP9$hJ<0DlwK|vh;LncA?+4hhVXJE zx~t)Y$!$VwamUyqImraj;5`@!SByeJa6v6{|7w)v4msIKuU6;Pfwsv-6<3}w^!AP$ zMs@upvm-yHV_qvbw9tA=v+cTsx6FR>7TI0mI976j#9;;WjJe z_Av1f21@P@E)K`i?$yQDzg1b-Rtu5+O0#eqYa{pTak*}v?uf9K0i`hjHTu9Z2C5T| zjk79~Wn)X5tnqoS$9S?RU8?HJ{;3*$#o^8a6L~SpoI6?G%ri$^E=^vfgJN8+*LITx zgC0xV%b1I}y|4SoE7?=dSbK5YwCSZeR{K?pr{4c{uQ!tTul_)b{(Zhaoy|H{IERnX*swDHY^(S2`4CH;^_<$O8Ov8V7UhQ)+i-Eyty@C-~?w*%L zjd(F3@p57e$-8Bd*j{muiL{JV#mNG^?snzUse>uyXA!kz--@;f z8K1wL-_7qzWXEO5B;Oy57xn6PMz8onf6uq@P%HFgD31&OsZRgislQfD@o1PE1wlf~ zTYMDLox7n2k@e%$Czk2ml;z((I@9ojDD7|{0+NdvT>MY717IL4Z=9v?k$R!?a;a1u z{$0VFJ>amj2kf}?y>gm;yIj}qHgk1?muM>Vm7|ktV>QyeU#Y~HQmIff zq)C9bzcPs;prSJ|p=3~#^SA}zP_%h`2l`4p_D}3{)GK_C(?!y&4M!dX_wGe?-l1e{$)8bYRvq;=o&7C8#_#UR^eTNR!rBy#m`DIrg!FZ48icx2{K z^hjAt<&`-`!Lkq5q@mn@kRfOpC)KHifi?;~Y+)c7`8*iN7hmBoUew6{C+yElqKa9F znNEo6UALpR)owqf-e{GdGu}5Ef7Bw8w%g>+58oSqd#?HPrbofiUipOGN>`;>dYDehCcKMphwRo6c-Qlt`hPH31eWHpPSTzmj{WG&w9s;R%XU7XufNs^ z796y24g3Z4j5BhVf8>FCp%DMVq13q$UBYYrmf`s_{6~g}7peY_!3)Un*HTBwa9*-- zFV8#ggr`5h*yc+<4@=zr{+pu-zRV~hBrnmbire%5VgyL8WazN3rm8BJDh9*A;uvn3!Pe8rhB z@j5YwCwNCl3SuMj@czy$Z7Q(J^sTGEdU0W(CQ$=vla_S&ZM3CZ zkN>;1{0D{u-hZup#99tL;CpAVRD zZCeR1H1G&e{xR^Q8>P>oMkFI4MK%j>ADU0HJq$V9N>Lcfev|iOsGhf-g*f+<;$~|$ z=R)IU&*1!M)Frt?b<;x5~d% za+-E|mBNtD_;fB}UGfFTsg3IR^jKh{XSVV{2IYMF_k)w~+IBCG=?XeN^&NY^T6w7x zli%WvOVpY2NjwaQJ2$^pP&C(IRb1{jZ07rx*DVx>go?`rBA8z8gvA_YJP3uz zKe%<{x37yM(iLNxx7hdnLEPq#k*~b1)4N#jB&HJ&9j9CxY+xYFuS1V&MvAOiMrj+? zTT-4gwqU($otQ3pY@|ErRg+nlw=h(0JAU;1T_URx`bT%76fnW1eX=Z(2*TE>=7~2U zk^6BS8{NY`Fi>OvKXLC+;0apabteXjgM5`L%9L-W;lT?Hj>bU+l+53UzNqU=v2m*k zIi;q~0r8cE%j^A!N`tHewuY^xqjseku1kGFK49hf^mi1h+V%)OZOqv0~-6wb_HF@rmD^-)%L>mpctE<0>y^m1|rx(>Dx~JHs zh$n+qzk1R-S6u@Fp@yND4%vMAis1J?6*7 za4$4Kr`d>3g67A8O>@KuU2;?ND~}qhko*2jB+=Aj?6sgR@!*{_60wxfei$ggTMq_G zlh1&Ge7es_z3U}&VW1vnz$>Y>gn@7{?LD9ezBvbkdMe2x7Eh@tJwJ3tuFV-`TeQfZ zz1A5$yS#}X8G0gWo@Z^|nb&8h^$6_>x?e7e5Tl>SP_5BMr2+2^DqwrA&OUv4 zcaIQb$=&%hcW>4H=^SICzzwY)r|$BUlp^eum`%YmrPAk;DJGJ zJ-PRH)^!+2w#v&(?Gg}1W0GnQ`H`7zzV(S_H?zI*(wz^yw0 zw~kV{{WkQJ;;g<;a)HbkU~ds%&lotq_|FUs$L;k0{S4Ikc{#Epp3`TU-aVWRFc3=r z3HyJ%Ax3vhjXB{VCov54UBu`Vn`?zL+a~M#U6r{J-H|$0zH0VZRdF!Jy)=c^@#3MA zm&t->bwD0xF{hDh6b7=%KjaXxKlL+#fqMIOg4OQeIAnk!&rEXmgK6=O`fa|Qp}Ja& z8Nfi;UZE@R_C*YtqF!E(##VcOQoG-5h4z&_M%8d&eJTy()F3Sa;8KW z2m>wqdoQ%)Kg(H5^{LrXtmKD*?g3kpyf~_5nAdlsExv=NXH_f!-kUs*jWUMZonx1| z4E09ufx|fBt~y|q$VvZ)=5bS#Np%)#_Q<1PAgLU}6Rg`C8OOMa!1B=wIz!7oP@|9( zVbAaNUb)76=Bv$cK#)3V=y)t+E#h2Scj{$hE73=#vvO=Gq^0Yf34Gi~jY8sjdMNP0 z06BNTm2GrENlK?nb|w*4Nvl*!q~O>3t!|h;Vsrm{fd0=Q?DhP>=1i`W>#T|iU>1XI zkKi8;@<@S%m=C9~4+yYG3<6%mlH2Uwqw{Ay`H9Pmw@2B|%n6S@V4xAQZ37HO;C4aj z)z42~cndCmU&8uqe{%pH#N?0oK?%^MEWwcd;~Y--)MTFW~Ip+g*dMYHr(ZJ zexGM>wfHqNcZZwlu%?UYcbvndDalp*cMl4ZBr#uH}jT@<6}3+t4%Xo-H)&Q*!nvA zD)K#Bj9M>{$>lPwucrCtp_ME5*6K;5qca-|0U1RF-vX%n?os??e61}{gM)(S6jl1S z{0+hvJr3?kdh_ttU)<H+Qcuav~8Nw8eiUt>r8((ym$j)K+P6#XNn_TeMx1xl1|N?Oa-ca%CZ6WvrcDFg#@bH1Kezp(8`F(h&* zWL%jzb&qJ&5tjpb7H-5$?Zr<|akD&IaW0$MX7LT)nr+db>QWVAxqPYHgTye^D0%Gi z;OxeHD74B1q%wSurAeCE!GD{FF1Yo?W(Pdzx|Ww-_N-Kn6Z`U!ADEp)g6`lH2D<9q zn7TVCc}f~P|7}5%p=KukAm*$>0oXyJE028B0K}pJt3P#1(E|w6?=iqvzsqi|2RaNC zEi;*aG%F|S<+c6II_(rOMj~tR;nOJ zYw$o4J+h<{GIfiqam2Nv*RF5siqFKO-c)&wR>>LdDi8aO@h1BT7>IOqN%XFY1twR* z0A7*hN5~Ia`r&5Lp`jz^(~sGv__G0k!|Cl7i!6S(Z1fNF_iCC09Ofv;o8~I$hCT# zBi1s~Bt6?(QO3Onbg$8N3B1>1jKqf)7#bxn4Ihlx4~g)fM9Y4@y!kcR^o8eO%i~qR zyyl0C8E=#}RZ~=#1fjdQU?6|V#9XK^6d-`O0H$T`aOTtPdmvv5A0hEDK^=n%ddYic7!%?*w14mjqh9HAL%Gb(GE3^AF_^d z!$6;Ijh}_MpPc0PNQTsG-KqpUu=`0hr^LI5hf+OounlcEZQebokSQyRG7aQfpjR;U z`M`2VNy10xhxf+k6EYzCq8bTgUsTTcH?9FeTXoH(`2iOY>;w2ljX$vhg6sH+{3B{7 z?-LxO&3s=#E)qxoIS7Q;Mt(I5*1bSJhr_$M8Y3NuZ--8}YcRZf`T=in;tmWH&TtX2 z-eeNJe&(v3>ZJc(fO>#JYzqye5S0L z1aO#8v*Yw_iVVQbe|kdf92ifBR)D-3b6hD5WXN!=Zc}G7R%1qZNV{8e1cXl`&!r#= zd$}7tQO<;6(1jXjK3$&rh{#@+6NRsy^+!Wpu}37+KQA9d*13HH)~`>BG{j z7PCOfk>9;~m_gDf(qtx;se6u_c{L#(_|{qN zEY=^aiLMpaU&8BU$BDpt%Zt5Bzq?FIOxEggYqL3Z!XE#}xPb~)wN=81K3`pOGbYw2 z?#yEyBO@}e-fE89#3%A)p?y=h;i9VHwrSDCRJs$8*AX>*%>A=zg!}{RADzW-%pDzR zCoav&$LZ1JKxkvM-T}w5=TCYESZ>yYtvI=sa^rc7zNa|Tt1tWERp}$%nx7+Sg{#Od zfoY>1_n2F|N5O_vJzrL+PP_4-n?=sMYW=8L=mBeNoT%57%u+&)iiEzq%G zu{+i(9Sp=`*(kXOxZPPqYRpsA@Sx}1ud4auR^`JDYvmuqifZWz)IbnkLO%Z~0HT>N z*Pt_C{q3Z4?tIub8WBBHYzg*W9fyIGnbHV@tFA3ljE$FUg<)bR!evQIt!U+lekJe2MGKRi-N z(v%2^sjOL3*_lb*2nmTP+fu3>%p5%0}u>2>UH0}+e{&dGN017AV&~?S$z(}rhwb_!BjVskbsm$Fm}mMyPrZ~ zXkCNKppJ%GQ;WK;77oR#-NnQ+{xIp|YLx#S0n`g43HeA<-qLC)u z1I()`b|S`z+RvBUsR_{fVu^1E+y1vjR7Bog*x9!{1ylQ)u$^c3P*WEs%$iH{oXne4 zTRJXIX3Hvxl0{OsN7&fp!QSLpQ3zAh*_aO6*?c|S5$>RQVIeK)6v$n7L9~$Xc|Uj^ z^~|t}^A4)c(C(1Sxo+8VlpkZIuzRotoH{jWg<$ZfDL|k)q~zugF9S~E^!35|ThG-$ ze_nvzQVv~4P;FXwU|Nf|AdFpdp5vTMV^~sa5{R`}zzfj!0xle@%DM%C_iPV(_pF-% z3jj1VaP%RD4{qBJWp|&QRV<{#zqb%hu%Tml){Z8=gYY8MO~jI+L2v}72}KsAKLDOj zL-^r}C$wR4U4jAddtN@^P2b?)zfQhSHVIK{DvYhhLCpqdkGLIrBY8y0>G^dGdQe@7 zYYrLFR-rsX`a=k3ixCU5|yhS&ilaKZ(bGuPnUU2fAnB|q|*-(mu9^EOQ6V2-R; zSFWvEnj9Vyyvv_H{|P><%O+5}eU zXWEvS3R60-H;orQJ>fUN{0y3(gQD71@-YJGS`0=y#1sF-R{*VBDq%AYbbHf}h~5}2tG zP;RtIjd@{6O3?iESos@u_v$VRxg=!e_JK?to}Y%ADv&gNA#f=?fqiCBc1k}pXM--B z#4{O^nshcwgy**V&Vvi=u4Qq4G|{XmXK#f!I+Ik!mr%l58}H&da~dtRs->q2f`%D| zGa4M+)4zJE<;-bf27PLl>b%KhFQQ2bX#p+j5L4CRWd26s_=D5MXYzXzj@s-LxaaAX z?4ddWW|s9>yxGGjTOoA%d0u{=?34U^1XFOpKy46DxQFCOEAx3DRKH!&krf=+g0#Bb z>(|8;${$Ul!Az+gm7}ZYD`OFS4)Wsq(el{IQ>`Z22V|xNechPhPpKe=3ia1vS6Rye zT_A(P#%!?soiP#P09NoQs?V(Xp*wp~*VReL&8Wvxc5gwNGBMP$ z&Fat{lb^v_edlclvS4RgeDD_JX&Qq|KO8Z|z6FUk03@XQS|I1H)_|X1*!hny)S`)F zk6_w>O^5(@JuMDQv$*vnQ~9HJ`%jy zC#cA=H1=@6>IH^rE!v${=H=(G*vyxSyF0&-`=jts{fGKmEAg6R4CD1m6w>!A93E*v z`qmI!{W}HA0Zp5_{ zd!Su|lap%=`AL6W$P&zY9h+w|CibUexK$o_`0U0fH0AK!wMVCZ6@e(>YKV~R<1;BBDmk_-Xxb|hUSw&HuG z#Ogip(N^N(CK`P7p)K?L%%2o=(D*ILUEKN$#QZYYjY58Nr)10nXMZ}FUWJ+8yPoI& z4B&32QX+P*gQe)E{whDVuj*ULH~NgoU~j{aAi|A8$!-1X(&)+attTu4@Y9cF^x)FP z4%z%aSr>mS#O-wf_|d;E3@i&^OtZ)tbSC_gJ&Yk;h6#f0S4F<{J`X&|YRtHqy4TSt zMBfR=cTiEL5V=)7&Rx|NqpLw56bO6VSM)16>J%qGe0j`xh0_9r?t$rhv+;*h(g&df zmgh)__tt`lAlGw|EuP{FMQ_cg`YI=0V|XKGI!uBz5JN_hU$P7g0LALAo{FydrK^9z z)UxgjIU)1jHQ(zwree&L)X*hV@A8PGfE4MgvN7ee`=GL1goagss#V}KPqN<-ZH;U8 zD#tbu`*|Q`$TD@$(Gs6aHoBf3jjHCl8Q3pyH|!qwIyPBu7y-fqp3e3iwzdv_vLF0y zY8A+bf?junm~IKkTzsn*?d%Y43vzxXn9lIr(a_a}Z2sdz^w}xGu9=b}laDEhCQCa@ zl2&`Aj|d3`4xDCDrJV4C%l=!Epse9nlHk{=$7fJ4n0HBzlojSLAA4cV*AjNyZOTl} zig7@n1JkAgvJ>#hK1wSX^Nq(y@Ci%W}k%okvi zWDkZGu;ox(+YvD~ES5le1bB%@gmnP~Lp<`YpFky_1=Jw|PuvO64Ksd86+<(2<=QYr z#Z!Kbnx4J|`R$A8DxU;zNqkaLg346JunTN&f0(H}X48c-eZ-=n_7v;~O(hP?x~ zpNb?pQ*~8Q4mK{FxfxoooO%_jA@^A4KN8WCQC`R%li2sYeKn2_N9vsS?itnK0kSwI zDpKvC-50M{aNbhoMaSoAoQCENZGoI7qTzCdq{YA@DdWaLXI9yO_BX1>XxAR;NlaaO zlfo_fK@q>hUdxDDGWt-dcTZ5SrfZ~(IL1JK)DmmSym_`&>U;T!O306jjyLyJ1aj(L zMz8najk`=@A}&?=c0{Vo5GJaDaIvLx6ww!{tEVzj*qH(&pDGNRdh{a<40~Y#wdZ-y z0D&9MV~0ObINYLixMFPBM&+nYj3}A6aRFM-I7NymA+l@d6wUHVy=m$dIde3v zo9CX^>}=@nun7<+a$Q=9NNM1xLa?!jI*1Cq2rIG&&>zq6Ks?km1dLRIYp)Z z3taKvZ6^auuM6Jz;`adQuMy2!<8{dmBn-?H6?qn`P`S3Zk66wRGpvmA^HikeN2xBOr zc)%|7<^=|KPXOH+vjk$n(KH4(A)wM3@$&@tbPA9ZZGfa$0U*STKm+ihK@6O({c$QW zvH>zHTTJx^36s0XP~U=#zWDP=4A}>eAti-~Fb4PcqNi%|&GQ($@|atZ9x>sy!!{g; zHb9{Iv;|?ok7c1zjOv4!DdV-e9X9`NZ|2Bf_GZ>_z03?PHD^WzVl}nLzo*i-5w@h{ zfLS2|M&q!bO?Q`}#!f7P(LKZ-y7)^8+4$Y9nXftADoB+PtEK!;jKhjea|E4rOT5;K z3Y(*merbN!@$2)_R<`LOWv8F}OAz&+R)XO;bV6Clp+RSpfl(V$~+%K{3?$RpSFV0mPp;0i4b@Z-D<3Z2+ML0br24%?TiW z=LC{WmrZ|V4HSN34FFM6l9?LHx}5`UA8-fy2h0S3q9v{L6qH;~2ew$B_64>IB21yg zMA_c$?2Dz)x5ZMeopunUYtYr6M8>OCj6`!UO~A>uG4OwNA1r=mlwj9cfEP9dXS3i8|MLu4M*;Gve`()~ zX01Q1{a5o&hVLTh#f+MnWry>%EX@ySGVZjzv7uh;(MKT|4TL30Y5)U&2*ev)ve?0; z)_LP$n}Y71y45?{$0|><_uUoxWhTY=gCZo5Icc;Cy}pXS=$tcO#HN%hlN>to-TI`^ zl}u}QHFcI;G)pbEx36VJ@Zm7>uxsXej?MFUfM(oVbg)*>Dam$N>2}kqr9MvY7y0=I9uBMOn=+b0W zoXXgwBD11lQcc_KggfP-tTr{U-}Whfhaig!0dfo4MQQlNPJxlb|Gu$%EA{*B1Q(`ilskZaTC32POW+u2L^-+Udx}TifWQJB&ntMSCiEX{ z((RQRUl%C)wNwK2ACyXn6L^b}jCt5kmB?*RCSy5^(+$WEUTRlbhL*Y+6r*~6{bBn- zz*`9%qhnRMvtC(#Q5lp*j`_qpHbOV^paP#F?;>BIYgQlhxYb7KL(SnIcJDd=yxN5j z8=c^zgv-rLhWb1E@}P%WJrapN#vt!ky>S{KS>BwG3c-p1^;(~B+}$fHi;I;!?k7Z}#;$*s-@H(Mp2A4h#oIE1>_e$ITozXnsF;TL++TRqqE z;@FNhv)bp5TaerNGT2O<38|z8wg+u}bvj-+D`6k+0(Z-^jiufOV(8pd@;ODG`t1#* zdh%PWeD3hP$K@j4j}`BehGZKg$sZ!#?9V90y}%H$w3~p+Bdl|5M|Z3CbFibB8U(e5 z;e%fi0vL>%G zR`sxDubugydf?^+62WRz7KSI3x5df^RB5eY{F4S9&z|LX|Y9fagX1X_QgB z1_aIBKnUDe3$L)U$($lBmV|zm`mqq^U9HVSpJYkf-#vl<+hu?L+U+|8-}$FoT#@Mo zQ~b7kIP&0(LVT^t@ubc#My1eimHMR8Id-oi&h5QM2=X<}mBd05^*tOeIog7=ITqC& zH1MpJ<@~ir{z|jm8lE6kB{$H{Y(c^hll@ze6Cmr}#!7!4GM`8dCfCtFCgIn?P4PZL zg~^BD^72RCIK#jE64h}uMf0xw_2L3Im5bAji>UMM=YDD!UGO}rh=(KCVAJC8w|TSW zSkW7ey#1$@X3kAzR6e+Bz|!!yIZ69tpd)L*?MTddg1qOiCQ+3@MW$MyT|XUxM`ubm zXJ6|*diyBHoEL}k!J)D;AT8LI7l0#AVU#6!QPqevYtmlWJ?P;&Hpgq2SRk16W`C$x zkF^HmH#_?C$o_5efj$27k{}ZgV3> zS34!$9TbYXCFd8VUg!LDl@3ibqfIrc7SdTkSHbjbgV0kC0`Eqe4dp~-L@0#1S%)f^ z452hwr3B>ELx*-KvI=~(W6e9UMvM#3i4Y+b=M9Xm$$yh!JcUrdAWKAfzVO-T5|?MsCjprtMh2R@0gfUt6b+K9&CkB zLyRRL26>42pOw_emgyQ?H7Au+3T89g1NVrj+kzZY&>%JR6S*WLSM?-uHt{kgNKC%w z@IC8i^ln&B+YY;QkK30fQn*jvjpU`L&~Eo|r`0HXe{oFd7oKRle|zk)sN%65tUR-k zm!OBTMB{Zs#^OEfgr7exFKxObDil4?rVLmL&-Mr8S5@dmRWX^)htU z>?!f}wN(Hbp1lQ7-~1LJ;^M3P^Gpf6lv31Yp)cm8p$6CUsh>^}WZnPWUSTZY=S^X^ zGkFN7N4Bzi`1f=#_Qb~=<`$RwuZY!O5BFgwH4M`{`TOjXgl(l4(~c*XgvCY((kF!2 zzpBYT>PeD46Yt+OQ*%@NmbI;v$}7xH25+mQtMiD=fnPGuFBTO(XS$mdr6?HY&YX7- z-2k6cHc&P+zw$b|9FAiT3KBT_3|QZrsl8%vJg#bb+{jE54*A5~)wWY1&fvPKp1a2h z4d=bwQJRW-lW#|(#JrK@esqs7iVk_Z{lXBtaI9 zws?(>_GQ(K$ih>qR`dv_$*cxuuCbVIox~z9tir2NdiLs7LV3?ufN}=NtMN>G2y9P+lrG1wL zYG`3SU4;EK=C^3+<~4}9{S|4Ea_bs}O>sn^Px)HTq~W>6&%-t$9(`&6^?jzwk>zIP{)8galYpK&28)0->(b1t<&r&GF5qogd+ z%9WSN5B@lSmOanLXXeFsF*k=8!G?~r*E%w9EZ~QprgQL!^Lj4KMbiRWPP88BTFI77aS zB}xhCT`-D{Eaw#WeTdzBhrrpl^+=DsZ+GWwJYQJ6x^(GLy}J0DuuT`#VQRp2e9wwD zC=Gp(G-K2(;P(LXfVrb6LqBomA(iIbed~ouP6^0LIA#PSzNdG&Yb&UD=hwr>w0p05 zV&HG{#Zt>T@|U8bqwhy|0iW?RrmwLr-!KVD^p`~!nxPY zI*le>RIh6)8wAAVVJ9~PmNBDS5a{(WpOX3gh@hQP8x*<&wt|{}r*u=`m5U7B{h1c6 z1o^DpGF&y99TvJc$uLp1A25u_BALRU(iS|WTI(DQ3sxQY6dN|Z5YX zGc6^SckSWh#?m9LbjJE~~lneflV=UPO|Eee+1(E0JB} z;axk|&VOK{MNV5PY1~vzV?z`;Yqoqb*NDtmU7U%dDN#hQqs~y&4XrE>MbWD#NvL0Dl!Ho zUfbRiJKKz+isA!XN!JoNOHno%qa`B`UKkyZRZ6{n{JBtgknyvzgL8H(lXtze30MEO zpj9K0Sj7_$@3=<@?RxcNSd3p=ZX!v7`tmtPK=sl-5FhEhcd(rjB95UD+XNSZ| z$uYDJE1XJs6s%@v)|^ez!eq~^g38#$EDNn24+ebiZ0ye<;m(k`>v+cp4+pY5OH^I= zlcCC}Qzt4G7#p(&r4CPf$CB>MEc7DiH|LGBr|*?YiCeCq9x_;Jt*EaLKB=(vdQS6Y zU}Y+bGEsvw3cDRKq)BeR6UGjBTF;?Mlt+sm-xcfzdmivnQFEyAcV@o|^tCx}=qScnix7AauU z-FF=HGg;3%%Wrx9yd82*E4>^$eHj$lHSBHPA%V>CS7~l2!~;_07*4 z_Ynsz!;jWL%`SfPMZFpwx$o`7XZm8WJQpLFke=+%y7NY;&YWtezGjb{)Depf$AR}_ zW64S;8(G7E&v6}je26R9BB0SX$@|y~8Zwi1#!^GWW#ryjS;SHI#V*Rd>vLuildu^pERMJIzU(Cqrj{Omq_=8F-k zO0Xvso5#D%8b7Qqcqyc;sv!jXDphfOE2hP9)oWXjGc~RE@wm1MxZ?ceAjU#J$<7{= zKj8DeZ;z0I`d43rD`xjbc~)>2NcftQ8LTe2i#H;1y`xI54Du8_0OWX?;GB1uO-wlH&eZcPs|_S3nI>KNkxeB3Uh$KMOKCOu5l`s% zN+X?)9JkjlyAvIc9$f2Fa=!10tzdzuv^yzjM1hfe2}l^QIL!S91|7x_FJjczJ@lDW83}`82fW<5M%ulNzV|TA z7q0QQ#tvg?o;WkwwK8*1?;S|@F4e)DvbT=D72AY(b#KIcXGt_lbi;h5OrlkiA#Qj7 zfb`tLuxQ!*J%j;9XR2`V2-=tS=y3X8B?fN+j1lKH z%-F&34^S!;^C^C9uS8qT9dsBxWblDaWOyU#W%C!qLacEHZMS!kkTYjkl%QbNXA_=d z^pi1^AUv^B#_~yC%H3R%Qw5^UC+JX$64w~xB-JBx+HA6O*~eB%MQibZ7Y>t23-sB4 zNFfb17*{TXScWT{A`V>USPsU6@+1dZ#EFc~xyde>n}vm8P2f2~oE~z!WxrR(5%mLs za5|?x*YjohN7UfS*`qf2t}Td6R$h*iw4&){XWyiZ{m8ghn8g({cb~YG{61TGnYXs9 z53cCkK@09dLBI}GE;2K<>d2M*PWo9Jg~w93_RRT*ie-sy?|=PQ9a;NdTeH)8@=a?? zTyJQLpF<+;GUh9X=G$ZN{^&O9GD2Gjlj@aUo zYsRm6D)+wvq6riD1@2m&fy<%h*&jN|1Mv$BBTGh7152&PXO>E>*5iXhOK+wVW<(Dk z_TWA`Dyw-7n#C{C=5)$*Dw6+XcWj&^?TZ@{Wlfr`MJmcTa+M`5>#$6ncDO?zYHUI& zi8|lGR@S9EeFarfdeL zIz52lzl0$?0-`(3x#H@HF+iS>1!G_#U0bBM3+b` zFZ@^#-CSN0&x$A)=R!QsD|4UjrV3%xRA+veb|Id!z^=B-C%z+0Ko|aH&BNHdkUutIV#c9Yfg% ztb^5(!CdE2=;E@D>&C)B^! zGm#lj{IhhBmRd^LXa&u#6-DQaVm4((kKXF$xl#ObUStucp>jdI&gJR5oKsiQPwFIG zxj!^`9*Fe5f#vaUa+m)_?-x{DcnfOdr+Q4_ZqEvv{HAJethQ#Z@YmV48}lk^>!_rP zpO-s9lu8QzdL%Gm!)NY$oXg9}z|b-*iu7(}4pdK8i1+1Yc2THL3Fl-_9BYb!CpI!r zfj7}+#Dp~_X}L)U^u|+kYYS#bjioc1g3C{jZ;#n!l2$N3;p_OMQP!|dnKRA3%tvaX zRW1KRDgNU%$>i9FuTwSC!#&Elt7m8ZKG?6Z+6H6A5s8e)6j-ijUQGIrY58h)NX()=cmas?~``8ivu3e zS4>lH)&xs&id20frr13E&I+P^*qP!kxcHGFlgz;AtR7iDQ(j zX9<1n@Y;HOkbxxuQ^i3x+EV}5Au#5p{!PtI21XjQIEx8~^(hdR*Ihw#G&7ogIwzC! zfAar)7B^2dE_<_+I={><_;$uxMPWLu7g5+EfWqcVflN-c2C)jpIQ>c+%e(e}#TBY6 z;*`mV+GdB7LdEUF3JQC4K)WuhD{5ufj*=SUyAk1LZS%3Z(aamfR!b8aA!RD;^VNa_ zocn;}S0S59Q14`ujB8c}p0Pjj6vOHfHJ+^JTpM3p*sytiNn23#gs_SM=93oJbIX-| zfzGBVVTMi92(?)M(pk7OEp9z2H`Du?`tuCCu%SrRmmoFQ#3bGr^uFBlR`ko^XZ!n4 zv@#y+-J>8g^d+lnY*9T%HQ7m{GmC~eJ%nIJbi8cYFe(wBbQwXvjZ>0F&82`K9)E0Jw2^a>$OL5^V4dpeeQ+NH|=E} zdB?5qbiL%x?d%}2Ub2x?nc;2n;n|~1yXDV}u1i9&JVdVhhF0iVNAq{RsOpZAivx46 z)T4)}$d;=}uDj7tgg=>vK`g6XLU4{u1FiQ-Tqy%K=A*CSy`D_%F>MdcL27ydjfRk54D&4r0aU&mK@>XUCzmD}j1p?Mj@bVj|H-V=Z_%B5+0k8> zdRhIe$Nq|lM0Ph*R2_nU`Zk~bVFyM2!wzp>Y0-8yan-e-6PP99`&=82IHb-rXE+=H zMM{a#=;Iq_(ael>x%sNy^mK372ulRPOq+&458N4Ee`eFBlNOmR9_dMa5DKB|7nb@j z^{G77PE8sz9*C+X#x!IK`iq;=rl}TWWG#08;?-%S$f(|(uYGQFmtrEi$_GgU*jH`MDQN zD0Y<VGXj_?d7-U3opXMNW98plF&@@t(*iA0E8<_q7x^kFEW?8$*q|4v2D)P) zs@-yX1o4L+Tg_=6WWHF{+E>`G&B_owFu1;wt1Oz~Ts5;8_M+F2j_d0lq{#L0no)WuofYSjTDh0ESR}5mY?+aVrslyu z-#Ywk+~+$si127>pj~@sE@yki{gX9<{(Imf@nMDmC&fRF9k{2Cd*e=k+QpBV$?;u% z?pOTOV)TGxZ_^BL?ui)tfHfL_6Pk?w+_ z@9Y`R^-Z@YEbRsIg}h&#MA5$iXr?+pa~cUeRgNrZKy@B@x#-yZExqMD%9Ob_3tPdW zH`~NQn$o)m)X_8Y!P!3?$}FnV-VAEE+bK(i2-&Ef4&tRK3I?>wc~+gFN6_wVAfGy^ zN_d^z+@JGS_g=%}j~esSrA#nmL)4w0)vZk1+jajp2g|s{@45;f(0fc8)5J<@rB`C6 zuNIMZ{q3DXrkTQjyV-8JO;kT+u#;q?_|2|fU)eeQqxX^Ir;SrAKz_dCgrC}u&~@fI ze9@i!`-`wZH(gzxGFIHRZ^s2vG`o#f1})8Uy=|$%IcNB=T=ob2Jx#fa8#o# zLuobTWH=tpV=){5hFG>E<|@7r_q%s(W0}$8TF2Opu;2L_V3R#_>cD-~?6}K5 zXt}N_0*~*p>0Npmp(_f^$z{>=f=kcjAihuAQG8UR)hsesw2-fG$6a?tt=+o!9mhA; zj3}RQK2$Gq!RI6ebZ*WH^UbU($cL&OqE=J6i8u-iyo+ht?N5VX+>IaO0&CG6Xjs(c z)*Vn;rhg3zzf(}mbCEv?+MPHC&&+*--D=$F@LR^vv*Ke=5$3SxouDMA9MoSa01bN^ zpB^Cpu7b)>GU`V*L;Ftl7UX6YhVl#7B83TTX6_jRLd|oI3ZNgB5e;yzKvh%GQ8bWBzuXpxJ6mzVasx9z^;HbSp{Mnh)BT>j)ga#As`8>u2BN#W55I*W?)? zYvH1%Cs@rV30CyMA~HVG8>*)g*b2G1GVfdGCQqN7gOtT za5?f7&nZ~CZ<1Zlvza44Mf2HCC8Z&E!YhsajxjXxlCu<};oYh3r~pgOk9P*Hd^MY7 zl*)oodpj9=?jJ6@VsS*FUSU|^;w5lkQ+k(WgNotEB=I`&oe0l=+>uI%=q`y4>b?6j?vBm?Q)GnFiWwb$Ab=~Mb7o@4Udl=Q2pN8n7>9VC4DHg9SiW2{ z!W{+5f$V?f{;o5QeJ@;u+HottE%M+>3@lrSvbzkS2#ir6_w{!~9+)-71Q(iBnq4c^ zbzr;pHR{V?a58_>6l5%Fmp3yxZ6qm!EMc*1O>ju<&)?*K;>3yZp_@n0%l5BB<{2`K zcGK1nYpfnA;9J_%KuY4}{@0IYuK9ePQ(95W{>=Ys@Kw_tt0?Uzk*KJD!Zd2xL|6kT z7)77Hc-Orl&a_RFyE$fAm2H+UDH%$1QXJ0pNg+Zx?F3}nhPx{e5BUcZDy-4A{bkB4 zCIZ3h2T?DJ`n)BnAvxa4WDa}fOF_Ce$DMK#pF|MVplSQRb$NyPGi|7A+@wm>9kB_k zP_W6Jihfue$JRz_f4|vSQ^3p+^k;Ya88miTm@(9m_?0?P5pf6=TeK0AjcF8LV|>Ij z{2i9Q|Krx--SklWSgbvM^++7(5~ywon#eG1a$%YzyD@WeGK?qwm5hJ<@!p9lk^c0a znn*5nu`lo#H)zSi>*tFWQukpzay%4VV3I_6jQ@P6jYg~9LLeuGa7m1L+5R`iV;2qp zsN2(z@jEFm_M3f4BA&toujTvzNf4+{{OrDln@e#V^X6zD>n~}IAGtJ%TYLo)#E3Q) z+_uRezaR=l8)hGQxD&BEEFK!xUqX7m(VDn3b>+~H{ecZalm??IY>`4OuPXnrb*EcX zm}mV5Q%-k9+Z4#d2sP+&tC*-SiEo zSwK~>ZzYz>P70j7axpRLm*X)nhO_whz>79uBv^g!C_bp~LB@Sz5s#~#r;qhHxHFX_ z#+k|mQQy3%rHbEKaizF)dFR3WPpyr@=Lys)xq!3p^)`if7l~U5a9>sNbUpw9LpR*J zhBNP`Y&x3hRCMA-Ir=QBNtc4D&mZmd)vUVSiJPRlzNH2b6>8bC?iQ-)C`DiFQH>UI zdGo4ee5Xrv0`pS7(y%||G!2pKZAQXo=^h^y4d-U^< zOg)vL&H5nG0tO-qbQIrSq}e_8-E7{2JEvS%LGShbi+vuJh|CD1q}?Cf5oCI4#U6IMC){i{Ug499o`+t$svayvq)Sxh?bNB7(s^M~ zX7AAXdU^jn`|30yP07$_|I?Ymn6DJ|CG`Tar7~CJgqEwblgU5{ZN)i8adG*S;%YK9 z7ViKH(I0^wQV4X*0;Ly*>Do{IgF_aySl~@xMmPH_vnOZVB9mxphUph}j={_wzZ_WLnjv*>2 z7|1L7yaRup!RM{o<|{DOY?WdLRr1@^81v)JgJvsaq(-nz*fNhHpp0*r19Iwo7X3f$ z4BrpFZhm$Rx@NV{b2~`~ zA3gMP4Dr}chM{JufSWSK1s8GW_qc6lvlWfix$vIX%4{`UP{ehKPgb}L4?^qv&P-RG z$d8!dfX0c)3Q5t&oZexu-k}iM*VMAbP)pVd5;P3wW>y!IqDgR2eZt-PnBK!9^Y--X{ev3G4_U2F9k^*Is7;tlUQ3-oHU20tvd-)Sprk{fGNLb=$NviOaIiIz>E z^sti%x}nPx)<&Ee0Q-uEE~BWHSa#6ys~FVOAHtA9uU87y5p)vME1_?f`#wpA>ZDfm zFt{^nK+kMP{9-MErlIadUL;l)m0zq93PQr%Ifm|QQ;7TF0Ef#hv&=sw@9lMK^gi_V z@(1%Tvo4u)N(WPyo@4L-xa-b@{9cNCLMU7<@RgQSh1of0oV%Y&%a1kTnRyg*-uD>x z60#)@dB|d**~MKl+FYk@ELKyprFJYzUnqLW@5FELiphbJK{N?s@KK$K-$blWs#U(Y zWi9w7OhFN-SVC|?a3=IM@NlNQ5UaB?QZG)^^JZ-u4>l~{tbDo)Mdk8+(zcy^uzbc8 zSypWj>iIPXl;k(e4SRo4xy|0%khgY|x|h5$T_rM5G+B$`98lWzrd#^;u`#P}cdhzL z?(N5J8umk;?op+1Rg`goqX=0-fC)vA_pe40(8(FA0Fb^u2gZ9tP zr`(E|xvIhMcOR0xuW#FrZ$z#h>+W@~Ficb7h&-y`g0mLak)?Tvj-#ZJZHRnb7}Zqy z!`Qs?**6h{Sx{3Ap6GD-15KMaFId}WHNC;WI%Dq8)?MG;^SQcWv~bGdN+^WXPw0*O z6g_Y@wsSUCR(3tPr2NX`+ei7QzD1}x6p>)nh~3l^?xpQ+FC0jxWTdZs1Id6}5;tSV zE{{Tk|H-_LYngk#XhbAf2k3l)k9+&1A}bTMQrWYp9Ic?AU+BhzDo%P{ktUwnsKuH|>;0%5nMK7WNb=Foe?jd<`Ri`5IHqn@Gx zuj>?^L+90Q9Av%u^}#0+%Vw<;JXy+z+1M?6&)G`pR{a9dCg$0jgEFZn0-2X~;DWQ$?SmIM_Ql=0w@Z&mKXiqBICuA})a!a)7?oR! zx6Gp#ydWykekwivK#Ia(Gxb&}KJqrFeUKWDUaffg^}!dzp z3B$G&N;InKZvH}px9h$+5?-HunslXlM-5}s@f~J|!&mpkzLxXX&qCQUVKq|oEv_pX zuuVCLkC}$|$sFGf?19BKHit@t9t*=qigT2~aL$vtO3fbqb_rWVExG=A=KVmSIA-Uk zWN3TSMCg#9(2|fL4s>J#QiNr;I!WA!kHzx<3Cm0BEXTqp-l0%K_8jYRYaZOEF`jm8 z*stC8zj8KHP>_o2B!N`?h8>3D&9zMT`3Z830LW#RVMO}-!MlF*n#@aizwgn3OpzXk z7<){$VGQ9Z?@XyX{{9YRe;=__8qm}wS+ua%lm@uoRbWU6gEF80h zR0TxCO(g)z&zw7|w@ux609%-g1%-~V$HaSk%(`D=uYGpe$i2rkjV-Wa9`y(;*%zq{ z%#l(z#Y{Qz`>k!iR=jVRHpMbVY?6y6AMIH>~qX3+Y`$(nqY~LhvC1GT!*gr>pt|@1)6gu*<2ene+2sS-6ko?Q4pXG+Pc!iAW9;V z7gh77Z^gmk&LMNyU3%TdcvZ}DjL+Jpy!UxPw#tcDRxpt>^tVG(I4kw5?5&VrKGvp*P{N&211bGzJsr`fh&?^hwnz_EJodixZA zknm>L=OxF^$$00rLs=UMOaq~#aJcu)BC5;V+}Nai3u@FnYtUhYBx~ccxu;F)+Gh$b zs6st=#_~k>f}EPul0*M`ziYF^ZS2h-Oh5Ls*hAK2o*)VrpA>mS^;gTcPsLj7T-aG6 z3C|cuCGU(}LQZ zf#LhmD}zr{Y#V7Y2xSN63O(*{<rc;hud(HGB3p7DDgP`ieKWkJ$U;4+0pE04-3) z@znki&9L#~wl`o`1DP?S{n?Apl1(m_|c14w+2pKl#%NmmZF z$*v0;HXXxZl6SnDDL&kn_sS!KP+MSX@k^T?pWE%5{s=)6P=5an6~cg)l4QbH)OOFh z3UN638*M?PZaNv_rK=tv>?<|hbXYA0)zw12?5Kl3v=a3-u5>_@qJAumGIsdhoX3B! z68?4c$`}1DRpW?jk#~zU?ae1lqc(Nx6yz1 zTN{1Yd2yZf{?+r;Kzb3eNmV%O5<4Tde4b6(G0U0T#wB+ zi@%G8UoMRRjMCbI45&6HFAV@{|7d_0uZ^2WE&E zZR3U*zCUT4J{b3IBOYL~!0R4f8~|;}TYPzv0k{r;ApDDf)y8j@fihP9{~%$NkN!bV zqy1MAi|DLH07wQlX$^R(Qvd=w?d1$W!QcV6!TmEJ2UxQ0<2mOm1gZ{^pO^P~Bu>9G zQ2@JH4O|WUJD*4mjl~=f{e2MiRkAK zm1WD%P2o$_na$O4nMoWkm`Z-i1rWJ8fLLDe9O*;a4L`W%t*P(7oIj~C`X)`6 zai{ZOW%}C0M_qGC+R_oDyE+p6oGXSKHKekF`weOz@ojnC3-S|q%uB-*Hhn{KZMy>u0pz}Y12E5ieINfg;WamHr1y*>+#xTxi4J+>)nwfsblQasd_sXAOdu;U7AWhu$0Vv;K%ly>q@j@ub20#b4NK z23t=oMu5O6^1^LKUI)QRGYGTXak}iLS4N%@BC2 z=BGf^zV6=~8qz7WTheX&3hiXgGILOU)emm%HHlOllqzb{^YRHsgu{4U^0S-tl6?pF zc(sa>@w82T!CN@uNO{YPm)7#}re$+S@1TUbdiT!b*KtdH1XlEg9A z?~EP=fQJgERIz;dRC4b|JL8i^g6(1!WwRXuV6wa%B6yjuo;*;s{-|CI?s~hE82zfv zo#o!Iike%byV?)-tuBim^v;24ATG-nVtb+iWWBiMFvV|$ho9y@Wn7Sg4z>2sk00vG z{b(ERx;OVa3;wdlm1lqeI!EJC{`~C^ zojX$-y}p9`qwXP>`=jn*YkLrYhj>){`%|C*5kG$x^#8{8;CF)$7=z10+YZC)Ui`_u z+VtdoI@2#O&Rw7F0aedfP6kRT6~G1EgKrw{bZ_m6@XhQn_cYetINcOARfu@m(W}uVUZwgfp>t(DB>V%Kc-f@HR?PBu_k)d(gJnU{Ie;>hT zAHbn>HNp&f_b=^(rW6%4Sm-<<*a^u`boN>rUGN(|mTV#5J>8Cf)$J^K-n$`0tgumB z3GsUwUF5~YQP)}&!nyIbD-!2$oK3SXxJF~mPFRQmht%pJYmI22fk*0}yxr&_UK+>D8m*C8m-#qgg)d9U zOn9C?ewlr&xxN-OGPgA_fyoU+U0nF>%as)_R78ahNMw zKz1T@KpV1K4wzLSIluZ4FE1>LsY$d9PY3rxVqX$Hz1i~SNW0#td4PEoy@P&18x5RA zFn#ZBDzoft@-5y0ZWM5YaYIha^rpSM3&STwf*}9Hz?-|-YPOu6v>23_EB-9E%G1cQ znTN}~eq)Tfgr)(Ex3AU-#y1xbINQ=Ji=^UONO+&#@+KD}gh<<_#{(btpmZPv>u_Wt#ZTUt_{(EZCtN@pF@d2 z#%%HaY7Jau=|==UP5MK~@LSB1cenQh;`_Q-0LHsb`Qzs&!M5<21sz5i`X|-eMAH2o z*4bFMz%Jajpwoq0-Knx`gzVl#duj)`j8VZOu980(Gx22>JUS=INZ;#bPNDR)LW{kh z+@rCKks^f@ejSDZkfGGT4*{Xp=F@Fee6FN~_#1OP7XoeSevA-Astc_<|46)y01mSg zvri7i*}%Dhe1*7?f_MZ3&cC=uV5ZU@10c#Kr;y-LYg@qaAQo7U0dO48-+GseT7X?0 zpuZbb&>QgoKe+7Q*B(F-a5lIC1tce1Sbc$^{KK`hbrSjO65ZJgWHJV(J*V9(kUxIT zyi=6uK{q7%5s6&h`AAN8edc^mcie4Ey);iWFbeU#k+)qS(p!q)gN6NljiSQ&vqM zS(ld*oeDdC=nFji_!Y!JRbKC<_Q-Nasb-oWX?gtN%NBienlZq5I$wYxI-2XWo_~0W zLNkv$Khs>p2|7gDba_MAr}umnu*+(RKfSTJ3x{}~Nj0&beO5UF7y=>EQd3|N6z~Ef zuQGun%3}bk3c_6l;|MdoD!nW5d}r@wW*&GObz>>uRXWR}@ir3>y6k|nx2;5F*!6{1 z|B?@kvQIVSWvTg{r{J`gcp*i4rui-BZR7+MDcz@Q0l%d)+9N##pTQNBNdod&hHE4X zm4mPq5%CwObWXthF`Z$?BNu2Tn&zLkV1ARG&agoIHC-tpf9diQ5jTL?mY7u)gQT>9 z)@#qQJ}K>ACzk(`RR6eo0zi-2>&dhus-B4>HJhU|7l;6eHU$I_&=~-p4b0zq0u1MW z)gsOwgm+2veGs~z|M-LJ(3klSrZZy88sq(O>7R5VfJFiF90ubC0QzUS{o1x$TL)n2 zOa6mb{-3){?FLW=#b^`(xz#N6o>5^upB=zR&2Tw@c`1Lw3AWJ^kURIohrTVkt0?(G zY`z6)9{!VN0GK%bAPYSRa0kie%+wLdeD)!E8R-JkFPZce$~rQp8!P0vTOCKx`)0K4 zyT{I5@!8Gj(&p(zLJ9;jo0h34`*z}UfDwHf&uRs%`~kXWSWh=Ie=-z+?m|H83C%FC z5d1Z5Pw;YpZAF0i|II}tpBrerRT>L#-{3+#b!4@+oChA|=PpZP-XG?DZ5^TVL6&WM`^v2tA`3ddpv10{3&@_Lkg>kB^f0yd`ktrRFESt^i|RjPHAf5zpv2$504W;Z&#%7oLMzlQeSe0 zBTq-r~V43Hy)1>?qy4aPH`@({gu}!qX$n^~ACcC1JLUwu8sjG%;-W>?cRIs^*PmTe{KgUICrWdTUj{!Hgi; zhXN;qCET?71@rl|AI3RlwZNEB9e)#KsQ*oSWZT{(nAspFdrMQ-EtcAgFaZtwG3Eo> zj+*d~kK&CS58+kql-8XAgc(<)`+A>ebQ?1E8@B{>b1h<`m@1u|ADDI@)JhX}A`u=N zihIumJh}R^BYkF)tDkPb+ZO^>r8;j{-O9vD_E^OMyUg$g)x0I~`X@b2csi z2H7lX3AHB_;RiLiLi2`F(`{#sOVubqyd zq+Gh^GPd#AnE?Msi`u1B zIILc{dJlD>hSX!aVmx9cRqz8s?f~8iipJiCiZp=Vb(W9 zQ6pff&6;$g!-Xhgt!UGCF9-(JfVM-=^SVqn6_+of5VxucA4Va@vN1v{AiF4{)gw)n zl(*N=dtN4Y-u&Kzw2Bwgg$^)6JIK5(IYC9QLi-BQPtmxHvi{Og7-z2khz@smBA|4~ zs5gqSuZw>M8=V~&Z_GIhBzyP_JLa8`@#J8^%$-MsT#~wKZ0_4OB+!pcJMjZ)}b;^d(<9S%%21YV-vF_30@jGwtJ?xM7<;H}XS3 z)#b8rMif@Zi?=2D!DK{ZU{FVc9?G4c!k7);GS6C8Y(j8@_(SC3Ov?Z_-GRIcqq#tu z_@E(IS{$NM?w}hzp4RGMqd;_4y&lq&_$2%LXbZQB20oJrL)&bZCos&ivPP8b7B${H^-IQL43I|-=ogzHc zy_ljJoJ|VW5|1$0jOJA8gEuqOl=Aj@e16tX9+e(HqTxcwOZ8Yb1gWlKB>v>^n{Ho$J zCvF*{<_>W)F<- zZFx|UIL*^~Z0r0&bOtJw8@(jNDHpoz^gKVFeL)#K;p?bzl6!xUM7t~7978tp+4uw? z+>m@K{6Zb4vh_@QT7$MsFF06m2mInKD&>X>{_6Add0t1Rir-H$H_0zdi}rwcAu$a0 zP?VBdKoejB+SEx)*hGR;gb*y~hyeQUlqclSddi7(IlMP)ppm+!GI6uOEm*!ka8qx-#S58GsyqS~ zf4{qkFLd2MW4g9tmnP&P$sqgri!07fzp{sGm&Eqo;39SqiMI2g+!`g>Il_i~yA9>!1!G)oV8=a-S@k<<*5TCSQYd-xSDRdogPB3w^gp1I zo9Pn3g#OFF?7wUuCgdv#fh@^Zv-1jp>7{TZ?U*&!cDkdz#00WOIeV77c$gK#L!pxq zmF1WH?81@;A6Bfqf7jX_Gy08^EpE5;&(M6YN5w~ zR*wBHU1D6DGT?>GJSn6^GyMT(^z*MFnJb&s$X%Twn;5ZjJlbr;0Hr8VuVXKM%@5m! zctj@tJ!9RyX<@N?GkbpW71dMvOsiVm_NXs7=tQp&Dt3*t9mhOdRr{_V=G$)ZZi62# zK&-lfqAG|wR=m$krOz&u7zyjYET%KkcW+PJD2f4>BE88A)oGheqHdeTw(}K~eeIU+ z=9!6~Ck8P%a4OMK(Ra8H5n1(h0Xrau9qb*slfKNrElXeqDQhZ+_#_eW2CdVu%!Dm@ zI|G01)V)K<1LkGB06|lKthE2TQ&i@c5Fj6Dr2hkc1GBW}yCY0d(rYE1u~DXryIAo! zC4c+qJ8iwu7sw4|wQ|X`w7%VesS~V8Ckt>#HemOWfqRD824oy)Abm{fjQ#f)+xC?5 zKvtL=5XOsX%(!lC+q=?Rq=o7(SE%=(Qcb^g)tDUj+qwyGql(}&5@pJ|>ckU{!g@*j zDSE5fd6DLAv0PvpejRa5@sD z?!bwQ;@^LLcp;m(Y647hzn$6;EIrbY@>02lpKO}2F0J5?*}(ov+-ft7@$9Dr^-HU_ z<7+-*Enh+|Elu4*l7z1Q$ViTZ_y1NQydNOn#qAJ^cH znU2xRTs-agieSYFC>xB=j?kkt}eF~!KIWTW|3myohUAH z5}*)D8Zfgi2PIjqlBQhT^WK9t77&bnvVp~OTJ=;Tkdf6)`S~uid|qFgP0fs}>wN3Q z2<~#&>4pfCgjXyxPolN-&9^q;$X#7g?PLt3xM!mKbW!18J9Zyxt~T};HGYAR%~Ao< zJC{vDldhSqn|MsX5yOF2bG6$8aSeU?C;;3>CHIVg(alHh<|PkyMM{{Wa0E6V2!CXm!=ZuD&WId0_Uv-fUn z&_)S8KecH8^WgdH8Gmfo3*RK0@V4knsvS502g@Q|jGN3yWoO~G3&~Oi312ak*6|7R ziJ9OO z?wnkxrpjuikm2Tti+%`ar|PEWZG8qLrb4i>wy$?sR0j5<1h?ismG?Fq?}Uc_8+V&*-|GvD_0WBtJNkox>}F6H*IW zKx$w(Sd^aJDaGJFv_k(3$)rbz_)#-?N7OO6p_Qm`GThkP-{l$nEJi!SrU$jBsiCGN zS3LyU&h1})@Lrv0UeYxeN4zIkY9gG`i#D_$S0ObaJbh{dToT5fSc?y>1lmnWMdTiK z@r;PhNN3Lgx^~-%K&x1J$coo5E}-nL-aB;-%AaUKhsc0nf`fpk{oS>TacGX>>~4FT zuH(Dj%z(F2c-qF_dV1M_QPa#(LB=sIj!4B+i0co%2O}+tu~p}-arKU@#23)${9m8u zpHKBawuk$_gDvIwPuNmoMtKKYBPA0jVl75_5iw#$WfM0iVn#`815*=WVjTc*RMgE$ zT*=A6$%L4Xk5ODiQpVQUM8?3;l9+{?1?WfdpLMdf4%P-%KrQQ^+CLzqjAFJnPCzT* zNLiT~IK#p8=hRnUuW6=6#weyA8@9`jOucR7A8i2_a1v;Qgn0b>O^|1D6RkTOu%SDGQ^A`1`d`cHviu4&kg+d+x_F2 z|GnLx$NJZHf8RYYnv%1jle?V>G4O62tbwwkiKDHvgOQ2jpC|b9UH-ft83QK=b2nlw zW(Fo^Zcd<*iTFPb*%;WlxH$j%GD1SOz(s$~a zn7Ngci32d474QW`OpJh!_mA8CCqk@S%CWa)6#NVhdbDA5n6ell zIlA=FzyT@w5!v@zxXr1Y+*mlqtsF!WxiGZY4}t``{NT%Q*Wmc%FV=+xaj}V|T=h(H zJVR7PojKP>7UT0WHpp;U+b|ez`eR$(Oo5M_t9K>e;>c*#wSI&QaDSfQk*yR;F^1&s z54k3b`$@@&M5#d{TlqD`xZ5Kp$;=#;Eq|U#wmK`t0@|}uY|k8Xz_Ai()0lRkpQD1( z(m&BGp7%e?he1l;5eeo4>?<+0jq&DU>7OX8(^8a3I7sYm{S_rqFyR%QMO)5dV>KBN zuqr2-`fk}m!4tMcQWU5!T_?en1I9?p0u662~qvL!zl9V)` z=N&xTU@#Bg^J>ZfoSd5CzS(lVCEJY5L=KIuLL^h#fX86dO?FdeJ0pDti=q{5hJ-{_#;#{=5jCZp)gAs?Em?$w;t~}1mc{D!Ft|13ziBXnehRMx> zU6~pRGZ}70SMeQr>y))Ficm{MQ|g>lI1tXkwL`9qXz&;5g7ADg$_MzY@Z6Ji4q!h3X`cUBszE>4&_kxN7?S4PMxHJ!7r9J zc~rwb&VFAe*X0*9Ziio-rjK}xl?2n|$=_p{?YDW?y{rX7)wCi}SjoQ8ZLR<2B7awK zxL~??xA)4>OIIc>en+sV-&|8EHN()z-Oo{$fPjaDmWp6`W$3`C7B{#ZSIfRv ztF1{eHhb^e{x?o{Ri~izExKL266EZBVtu-Gc4YOS(goXuVi$gnL&%&{)3{bp#cT7^ zLp+)sE~5Eppc%-rtc)^ww7Ic%<&9x{#p?-b#* zZF39q1vN14P=_X_Bacwf{ovB)?w7R0@i&*YRRhxMGGV?G?r0AeRh938(PDA&PA9M! zEdssktb^$W^-5p)a7kB!_N&@CT?fS~2zD25rHjQa&$gF0tMp@GQefbq9J@YRl04jw zS4*h{+@0C%ubQ!-W6W?kRcx`0S-o96prkbE- z7XaJeKArg#PE=9E;ilI)+e>X`GCG~yaxx;zNwv{GHVuJ6UN_Bj9Nh0%3u5VOuQex| ziTt;!u=EIC9*%lHexR8?FPnn3V(0lq%E7v|{%GpVvxCuJJof`#nMj)~8q8yAX3t$9 zGtrNcK%o(re~fT`Bo_X&FrRfwdM2dqMH{OT&E#%Tz@&z5NIh~6Kg{x@al?~f++gW% zv=IWbrM92bFuMzF(1=7RoSAx2 z=XzE4VIdPo4ltH@+d2|qTtyn1@iLj8Rp!Z!(&f)$0E0_%n3XENmg!KLM5~SxMImFX zW2uqXTExO*cG`G8LQd>}oG$SCa9>P@koJ1E%(;&@+P036GUKY<$vEh6S-)qwEkYQm z26~$9d^{z1Nf|WPj1NgjzT|o2tyvo#9S}m0wOolE;x6~$<120oyjaFeyETh}yxyA^ zyPJC-{1FO#cYgNl%IL$zH*mwMIa`gJGO_l_AWoa%Xs(~{!^Sa!O%>PXrpJQ*Elg~3 zLq+oduY-xtBs2JmMBqvjzN{JgFte#<<(`7p<5TapxwKpThRaP8q~^_rK{1Ojxbz z9&VFbfCUsfJxh63Ja^s6i>W(QF;m6h>Xa`r^*)d3q>WMk@E{yoz*gR=i1G*8P9b#sEzBhyYslwMm8 z?{>d&(1#gM5k)b1>tz$f*!(u~S3P`Tpn~*CWVP|>22J`!_w=*^g6`@sa-dfDq!($v zseVssy`!v#U7ZAPcIN9G5!_AeV4=6eV4T!sCey%dL!*^;p&fEfwI~fi3v`UKZ3ejv zOW1Ye!Ubgw>j&I&r)sEAf)=xSPbm+-Gj4f8^HFNOzWO;Z@r$RQ%tMi7Bu{~5!}V!;WQOBl8#4PGl7l_dcqY>ruaN794M!5rpaoF^?&~8)_|RhctS|-lk~807xko=-G!pO zUZjxK32HWbR2W#BQBag;7P9>?$1OFvx3M?ac=<^GcuN{a`#IiReb)iiem>0rhArQ) z%YBWw*^WuONyRLia-z4(wpvjp;v_>I+mJGcvXx=k`=Y17fYBV$K< zcc@Kg8PR5j|54@4p)4R1uJ;#=Mxp;PPRX=0yIQ#fL8;SpGrxAYZOc;o^pT&nwhm}+ zVEP(*WLm8anmfx6Z_c~c!I^fn;b8*Cb?1v=jO8d}Jj!hKljnb^^8S5%(> zopXqaB1t8rYG~Qw{WMWO-U!Ai`CPnLzs-{1dOJ+yxr&w+5ntV8nHYimq+Fb&e#vd@*?%pWw8Vhtrq zn87~dh@r7mz;9TJj~@Ki&md(;#M1y<-8W?U}03ZrFz>*vKwj6-Zn#Ze6$ zYgD|6_JXHThlj(q)868TNxuqw1M9}CVh6{XttY$K?emB|bY#TYZFsC!fyYcvpZX&! zvlXdak%pgL7lT4IRFfJ{_lQHRvt$*eJVu~x*`Txd$Jc~qLpw<|IB6H7V)QA5Lq;4e zCn@R6JK@lP7>UW{F&4Y_FtXen^cDlZJ82DC)qrr7I@mnOW`P99JuB#?Wdr>k?4?>; zd%3wj{iU+$-`~1-KDy(q+3&>Me;#I_Z-DI>vpo9>`ea{)`pZoa{(Jot+ZIEO?ajiO z;gq}qI;Bdq_NLAUG>mGVK4?-=OLfg|%OQy}X3i4yO@65yRqtk1-H=aOY}!O|q`&e_ zkRzBUJNz?f)?CV<1$mo9qA*K&Efkwz%27R0M|-2mqaoX$ez!X=7s*l*)jui0KL}b%A}Cg?6hydp=T~`9kL?$*9Y_-R!t-k-JltY@7p$1yziT=e zu!0*&b(R+>N=u%mfA+f$JXDmMt4bcF(E&F%jAO8Z?OXvsyZhpexp{>la>BG%^}LGW zam>hr13&5mH~ia@CDu4oL{xbJDa6(*N-m3zWG^ZO4rI!$@7@wT0a`=uUvkO3PQ2g6H#iOZe0|B#3lFE z3*%rPlwi-X{z8C#%O^&28d}m*>s=WTXV@$rJXI7~e2j)S-&2ZqK>u#f3AM1)UbF?t z{*hKctve(c0>w86K@A>8TlW4ZC<2}EQhYWnl@`A2t@|LJ)S*=*f|j-W$30*IgWB5n%lVZXI^cV$NmHC1=)%FjNe{xs^THD`GMlx z{73J>Olf1(d`=rEOL;Q#(hZY#6fd~`x>>24k)-~;PrtODG7A~Hh(Bs|uVS{H;RUy? zvaOayusMH7pK=dZ%NAIPC*kR$@f|2cDexgV`balYh!UhzI<^S<)SEI4o6lJ1MXZmE z6}mX5L?pp;M8{|(7somG_`Jb#GX)nkWOj5jI2XRyrzCc$qU=qMrR z=Uogyi&*@6(lU1tW8 zk)84}n#--gtEYFxC_Sqd;jV5~J)^r*0n~6%z!yXvUn+by=IA`6SIIE+Z3cJ8xgeoD zu5^)i->OJ_F_v}=-})fTHQ@)_JlKSy-@~LLmAjJ%4vTKgGX#+J86LC%xcSKtE*KLO z`stCTsb5FBFJEW#)2wCZaz{z|w5NPU)T;HO5T_P)=cX{o1o>TL22kbtcYF=hOd5|^*@U4X{37I*Lp*l$zcCV`3he~p&trI zTF4%I;Yzn|%UK=&?c3A~@Q z8idn&VDiCtI)G-^$i_<0pahM*CChZV5|q=0ZOBF$La!@Dp-bDJE{6zY-^VVkOVH%> zfhj-@X27m`Z;sI{pMyFm<@W44(JeEhS@+(2@St4%PWk~we6KvYPB;g{BUPf9-Em)$ zwm~vH}0 zY@mW%W?@6}o&g!VO@WvSBswaOM@l9p499d@ZM()%qt{7I&!eNY@m}fbCA2g6XriMg z&Vc{u3(uW z%(d!?kIL9m?hd{vF^R|K^#oqTRt|N}eog~H&0IVM4;PZ^KYv|(wmna3ekXlupHR%` z1BD+6v%)A=ukR^7_qk`y(Eaf3?1h$iy^q}^>d1jP=WncL!U#+Rb@4_>hPf3;1~FKH z-+C$7<(fbqX6n>j;4(;tFQGQyBSG#)L{S2{M;ba?PKzVzYrhgh^(Qcr*=E90nw9%T z%+hDM!j|S*hv^#H%s<>_?K_q4leujWEHS0+>=EE|_DJ6cZoZ={vuJQ|Dqtfl$1Fss za^~e1j!<1;DB)X4GF#SB|CX3KJ>62eY!kguQgey`wE zm-^0J1UUn*b?1qr!)I3a3OIT$E}0@_mpqmU&IWq@KVKS?+Zj1GGM1^+6xk-2a z8M9x*Nm;Wzeb?|d>4;YYq#ugXP>1Ojam#j-iYx<}3h5-_Yw_t3vSCj8&9#z*c`P-~ z60GN3^xj5IB5y>WI@F!}tGnR7qlbx@pc!b%sZ^;r41s476a`6h=I?&_X&JiM<{KAd zFyW>hYHG@{%LRpogCeQ$o9`#9i)kN+ByQGcl##0viJ?wkJ%GtE#w!8st0c;KNmU7l zPa-Y-svf82>X+op)D8UA78dvZjJH)$Ep{Lv9_pI3roSH^pK*;N$L#zeCT*u4{DHPS z8qFDpX?+TgEuBRC60~mAEnw$X*6bwDb1nEugur`*y4d^ckwT`~?{w>X;?_sqq*pob zubvQSn6MqaDsZS&tY-O`qr|V9O|?Va#iG_tupoN}%{B^OMN|nf!VLx?n)w561q6|i zs*eTu%Fp+mx1)N~DHO*z@-q4vjo;rF883QVHw)AkmisEoUukcErrYW&&WFjr)sV^c z6$4;%pXu+OxE?$D#Y)G$T%{ae#m0A)7z-N3^CRj!b@Y8 z9ouPzKgNk_jg#l`xi$Szi`vSt-y{;|B;jteGz*4sPP9>2UT~#sr577QA8WRr9ZHBJ z)OxYjd)|MvjDD@jW;2ZAVIz7zD@!3=ZE=bt)QY#-TByViTN*Lx@2hRx`);n(DhoT2 z$Pj4K;-P^|Ykd_+Ki@*f?W*0%P#zKI;-HhZ{u57BxYI+~E;=|bJ;l`l2T4YC@T^qJ zpo2{KT^z4eXm!vCh3T%q)2y=WrM#)_bGhZ#+{!GP7`9^PI=AgkJ@nU9^7u+yb_QXEidx9HXfnXM)*Fg+|bsWW{ zJ05yV2KfuAAEQoQ8k<$1C;~}l$-c0Tw$0eV(uG`p_LDyGPdJ+UzFaTjdpL%-evIxt zgNz`Wa7D_dn|q9^e$MWYYsV=O6^!y(m=|biglwe|LNu@KOL(cSKp{^>2z@@YFs->T ztceg3*TQ)g*fh)TH)R%Nl-*J4n>w1w7>E*l9TFxrU#EXYYa7|9)A!(}OVU5qKVzVM z53akL={mwL4l|C#qS}PD?MasZ5FGW8ZSxrBm{Xu^RHa z<9@SbwXwrYd<~xv)n-wEn5W9JqD!42^G%j(_XJiTe$Vf=?zYI36gjT}E9eUE%_hpX z_ZDTlA3KbDE$#9ydmM!j3qN zvEWfdl65morQm&Ve){>6 zun;m9lZb$*e(?8WvYj>Y&k;Twn(uZ#M zWG2Kcb!3YRG%TF==j_77Liu}JZ|CX0!DuHz5l9Nf;*%s(SA0cK(r1|}T0vL;olDKc z^EzC~3WIs{L5W!UtJgR3vn~0$DBEEHUtt10h=2pM4|pF0@U3Mg5Iz}VV7 zZ;r<K z$CzB35UV9W>a{n413m6NH+@6?a(+Gy*846>x5%BlF?1N!rmiXuYS?M!~Y9$vTh%} zF81VM=TW@BtDJ?Ee|GAKHg~Sj*ZD@Q^ZdLkUn-d0UX_ms%#|=sc*4-^NI5i=Jm%4< ziE4SA}_LU=}w*9)4~NY*6-49Rb^HQz5P70*(9 z4ArCh_KD$4HGvtnG9lE!g(;w5IzFUXo8f1*XHrUkIF~FoBQDoL7Zo*mDJm7Wq5%lr zz*+a1aki0`#_BwG;tnk?26-!cM6782K&pul&o!K6A1pC3H);)YJ3>!jzy_N*N^iRX zllG&O-RqmO)hQG;{T9NO$WcC0G1RcbWu*=dU1&3%5AGM7FHKQzQ-xfOTj(h*#G`D( z=T;8bI~|tH6;j`6U2Esdj#;Py+JQOo!g7>T5+iW zDY|cTx^@lo+%Pop0fq6jZNS(>ZL#~5YvAqgQ}(2y9pM-1CkilpkAv%AiGqV_HM2qb11RC2uc$nkN+SZ(uRu4aU}K z8e_1H^0Js_{GO9r? zr;Eec0y+2cmf`^k?HR347HkFL6vZCds|lD#8gW`SyoiLI$?s#Gc&XKR#CLsly_Fj< z)_?9cQk`P9dA(+9aT3}#xBQ^xUAh6h7GEx&L3(3r9u@Q0FrA&nm^ANL)kz~o8V9&d zD|DNv{W3&4;IK>lHSkJoZ_iqnoj5|-ItlwfdJiRIv1``E zjB6CdiC;K%N=t6}pQk7a{yeUSHZUmrUiq$Zdgf@VRHj7!SURinXsOls4WtjJ!l>&P zZ1{bmnQ$x)#z45P+3M#Ju z3eLLIZ3HHvOSxr_?2MiH!N@{&B;1wP5PJCA31;CO+8pS253|h69~nx2<{rGkt)YTd zqES!7wKjh@>aBp5?m`!;`=!>zS}+F5@P5$RD`de4orTprI1sd6AATwVF)P#4(k%pX zo-`x-WgB)Q$rDu7|G{KU`=erz;GyvFxheuyGp#lio!SHJt~46E*oSV_oaC)Q)Ox+| z)f$`uNmeCcQy0(_$fD=SB0UIl2;?zSVr(75U7{Eb()4I{b~fE?+AESxwmDoeE}XFA zbej9fVe+59?6`U3G)N;24;OV?Owty%f_aw;<3!bm?$(dC9)zxIL$nbNDwJf|UWiqc zlYf+ZA?fPRlncLWvo_}NRR5YoVbMb;MnV{E5UUmyp<(fB04@$)+%TM=N#EbSzaGZt z)Hg3sqK7yv1r7u$U1@_&f)dmA{XA)2dR`L~lrxM33^DpG&M^B8UB;AV*ypD(wk7 z>o@JT*rY8qA-WxE{c7{W1ATV(pyxCc*DOfS+E%8}v4!buQX9WlZB3=)Hz{$8&Rb}{ z!J0G#XfD`28|yDQSg^V3THF50!VcjrOhL6!!?}XLm2g|tFme)LYp@R$C~A&2)0X|5 zL=Tm%UXLoh&#|htQ%n-Wk!#+9f-BTM)=O^dXZDbcwb;(NghK2Uaz|%B-`B!^BQ^S( zff91FDJ!8`au{P@@j;xUJ;|Qi2Z^9j$4^SZ_>q-HcZ4hP!+>E9-;Xx<_>LqtGBT=Z z!qd9R3;T!>ivf-bbXdlAqtCo#udKQ4m|0c6kCcKIZ@ygCMwUKv{fd{3@XAk8F2Nh& zuMC$Zt>)2TT!eQExAJrD-j&=XM$D4&ea}S7s)fb|voE4WuWF*2+4W6bk8<8lAg0P7 z1}OlCbbd!OTDG#rFn2$Esxr`%43GYuadlKsZFc7wiHm#V#XavmzM3@<&MMYdHyrX z8oP9_u}FxB5Yk{sq!1Mu8Yl`CQK1x)%prwL4N4ITDG8-|zk8p1-E+>f&VBYS@BjV0 zzt`{ldCod(+H0-vT5HcZxxUF6Bd1w!sBf$q)%TiLN_VWYcG`r2i@S6x+eP`I()eNh zY8IQ+?aue!y2fg^qkM~@Sv#LzQGR%@t~qaQHy-%-?x%mN-hFQ(zP-ZA8IMf+X5aeu zYrZW$`0t6ot#<|wJb&zELq`m1G`sA}U6%K2SG{@Gww7gXIdk@ct`pac`?mJP*4MXu zcFf{3y%*iBY<&qez2$YfRerp~Gs`+uDzmyyo$pFH{VNXm_2bRoMVBt0*<;dJGnIH>D${(=y3CeWpXM+hkY==S^Y)3 z-=AOYuggAN+iKY5`=@uR+2YIF8`OO0fe{~6!#%5my42e7{E4GuHe8?FG4aJq2XuUY zZo4Vd=RS3OeXpYj$NhEIb>jyfKhgfmerpGvIdScv3rbgP_U3`h4xiQOpEbk2tTpr4 zyra#h47%gk!J8kLyl?#%f8O)#%scmW>Noz**B|eA`SSU-S6;Nb^p{%m^R64U;+}ac zuNhPG@$WJ4@xv8YwfwvNwwv3Hdi%w8kF|K?=N~R?zwY(fOS`S8xv}J?VYlzx&_P}E z(dOOdD$k$Q;HtmR+w}35x4zMEQ$r@G>~E_?o|=5(zH^psE!y?L(U)F9va7z zk|y6ZT)b@BKU&dUEn1iCapIxFBfoAv=A8CFJUy-6v-4^ti|l{A-_aHezf&7;y6RAe zEM?aGiLdod3O@Yn-Y-;I>7d-S2~TSu3;a{2z(*PXoQ zx-Vbd-lfkA3(q*GUT&+>|9j@8CAG3w$AA8IYMp-;UvuQxhtuwkzuNYzHD6S_E$gPp z2gTdnacPnA*Q_{JyJX*~(~iA9Aa`lb_Rkim=ap^;l<4=b-&(adR{pCu&#v~t>;Z=+ z_t^gA`YNBVe{RVuJr7PBz1Y5X*~VLXJkjg1zdPOYq59`7wQH@pW7h?5^;&y*_1F`+ z(K9z5QsX8_Ul7t5kz48kIU+<$v{NZ9hI_|H<>} zEL!l^61(_Uzm044{nyWQxZ@Y|^gxp5J2Fm^xRjZro)`bkIHXuA9{D!1?$8)Mx$1cRnui zSlx@4)cNFpGfoyQ{#ls@FC2LLcXRF=cmA{@Ye4N|tABiX{^SeyFPU?s{pSlWDd9{n zIeF0j8}IyP{9CsvJ0>jayXNqN-wpkw=gED?|2G8Hpc;eQ^))vB@M`YN{>L9)VYMl} z_~)fJE#IxRy0PcCbsy{6Hs_fmx7J)Z?xQ7V&VK2sHIZw6U0r@|_uijI?y5AadZK~a zb^W7dQ#IQwho1WRw%Q%Oy6D$icFky4^pDGb9@xCW>w|81r1YOlvzoN~z46H|>xvDi zbmI8QV!u2+V$niv#ER|34o|w*Su*5{UmsbusNvi7`}Y5FXy>8ZTkO0!d;I*RFZDcr z)B5Uj`=9*w*ll$O|4_Yg&xUnRoH_aNN1N__@zJ^sJD1-7^2R1dzi3ox0VOf7xLc(28?U3<;$_2x&TtJivL!MN!~K797F8f}X7 zuQ;dqn)6$}wQbh}EoWwbzV!CTyV;v}mD~PPulPAV?%6qKMa>1D%&lF!+I#w;R-2!@ zep|zxiOIKZIT5-0>k*H&nX_T^gAZ2!x^F4>(db3K_7gzq+X4Z(; z`&{w!Q>9jonANAmoj z<&*dKxp#ky{w;~8FiXJ-n;J0$yG}`v^ku3;?jpJeY@nv zn*GmfeYAU#Mmq-lU1n$1t~qtjY*cOj#uD9EciJ>)@b@Fef7#r^V*C>&&Uq{e$S7N^|Bey02rSWoz#!I{Un528|e(`}MbfJh#+3`WWYE}4b{5fCETKQMmsiWSi zd|lbuV{eR&DrI;3W@%2@S_|*JXvmQ<*?$)wKJe;Z_M3N9A9d59U(SwC{(R~=%H*Oq zlsj+xvI-*y@4M=(Cg0uq?DDLs^Go+yJ^1Bz*OjaOUiXFFZ|e5m%CaL`*BmnLx>Z*% z{Aa|l*-LhOSo?#{xlJy$msPuF_-8|kp0Rkx_-@|}+><;1r=2gi`{?%EdDE({-+1AQ zh2Lb4{BzM$|9hmv?*otZ{JK-Or{_1SwP8`|1O4CL_mO(*#L7jxt?GB)ksS^c&Q$+1v`t>gANKbEo}Y&0~|c9IAG_ z?{6m--@RgU@H@_Q>}Z!bBZ?#s>_UF;{8fBIp$=6#E7xMNAHCCT}hZ`k;I^zWZu z`{l;bOWS|H;Ml&EHJ@$K`1V^btJCt0O$%EtsJ-i#4aHCPJ^RAq3m?4Gt`a{yNN;>&&(2>SoYm**1&_b<&(QVCccVTV_3UeP z$Nv6oh3M0BVztki@LA;=mzSDaw?_5kxecrQQgYsq>5-RbrFu45arq}bs!q7{ld^v= z99;A25jn+gkJrncx@mLG6=hx=)8~UBwI?;ccEGG*Kfh^BnAo!As|5VME%Ns9z zy5)|unm+#AgtwK6qt%D@^ljCqN?UW1vF4IW8_wxhb^d$12j4Ytc+f9bY5X^-l3?5=ZiR{l8l*u+mtmzqEA?GI{o zIJ4#GvhN)4va9_Q``dJn_j&2s9^)(SIq!$~?oHb+F50)@;I9Y#aNc{ry>qScd&L9K zzrFIRFK;McbbY0orEY!a;}?4`Ui|G<_ulo&x3g;e_V5|^udBLl`hCZ~8u;jAJ03{g zU>;bbURrBX@w@FO*Ojx1@0mVr#w&~O?fdSAW0$?xbmgGtA4MOW_G5fb$r=~EQ~e>M z<>4hocFlgV+7*8;eq`2`6J^gle8-KK9hs#5QGN2LnicJO*DQKE*~^Fuk(yY8(qA=)xgWw9Np7mOU@g+p4&9{ z;a9GGVb+)%+V>nZ=Gs*qX0(o;QLD&3KTa(&rkVNv=$7SwEfslq(7^+%w%>5!q}RUR z{Mr{&&a06d+qtym*=r8GGWyX8i{l+u4f*QI^48IBeqZ_WmKVmLLFJbxFJIktN~xP$ zRV-V*e)%gA%Dms`=1)q@%F7)pb-b$W{NH!Xe{{@m>TMHB=d3Ax;KlaJZv%6l|6=vt zr9WMD*{55&^zCrg*496qZIeO8tGcc>*kRa#t7 zx$ffK(`tsN>G7+P}jrqP>QufOZXGQB(3zdgC3|3^>kSywYPv&#FcYWFKvW^d75 zH1z zTShm3-1Pk(UvwQ>x#l;+dwg+YH)F`y)vc~9_Rh#%gBqVd{_bg&qgV{zc4gJ9vb|cL zKXTLhtG2X>4lO?H&>1Ugthpj~ZN+4ji!wnVG@W=~qVo++i>b?t zy<6qk%WkNe%&ypCRQ7G}UDA14*^42P&Lz*ip^JWb_2Z3Ntve-?3FX@{nOr^T>1}r| z=(p{s`R(6o{o_wtW^LPe6e56g= z9?fd5EcfEMHUFIW!@Bj6HQlxydtvD7@7KR@@1pBIu?N-IeE)za&;3ZR_1LIhty`{{ zRyL>qhL1k~HZ`;F%q?sF*jcW{6K}7&3k^wiuX}Uuqy0-?``rAW>+OH%xrd_bYE3!X zeO`@{-!yOWXOm*zeYI=TpyXQp_AP&0IN*bSPL})gqI>?HR=fWP)vxT>?(YGQZMdxd z_WFBE9q2Z2?1uBqKfcVVeW?9;&Eg$iyKG{`vfHjNdF2h4OzbzK($0Q4MapifdjGI- z+g`k+L;cpvDwb{e&@1DHMQ6zzf{={lW#iOUVq}vy+5>kuDn?y_WbvKI&Nuv zu=pQGAN_0QCGTc;Ke6eI`~Y-FCp@jSZix_TJ^wha5inTZK_0_FOZ4>_bbMt=_bGoB6i-POTAZ=k|F@ zdF0i}z5l%Sm&yBAZ7lWWi32lAHres=BgZNv9w>SIsUoAE+&k~k(pfVqY&rY8zxrN1 zWcA_YXEna7Nw=x3zJ2YgPQ!=i%s&QDFK zeA_RtjNH+2kMi{8Q>I_^dEJ^1^}2Ir=Lv`E&29IO*?Mq`Qj-t9vG0xFFIYdLUsjdf ze@^J~jrR(@k)5>k?zOQ20n-7j^X0D!B?u9Kc8u>j~jR#Jw z{6ps>e~nHSS!WbcuAE$_=Aw~ViSxVtQU3h1?%F-D{mL7@d%1e{%qj;~4H>%s`Ke=S zv@A6{)vx2maxF&wa>bQ7v+Dk^+r6!F&qc#GwcXWz@RsYU+<8Xy{!YoCZmu%#z|M~QKG{k~qKp$~)@B$3B{RJ!`;Lr|jNYIW@Fff9kmT_HxbFy|tuTjddI9ta_u?=A~CW zH(_|wZX9;A z^3C;sSL^k|fpf3i^y#EJ*DTxd%+N7!tCN>K@XmFsCcl$JO|wDeP4^#ErtKYjN$o=i zs%~soxkkHB*AAPPv-8!XPi_2T!v~Tru)t|Sfp4-&t$i7LR*SW0W##x7-J@=_m zfA9Ik`n%Gx1=nhPA}fFDs9-pYO>OyyrJ_B0^z4h#rBkC)jl1^fhW{Sx+51k6GTp|e zoKjg4{AU~^Qdw-;iap9<<6*a{7#mYHOqXFCOw|qc{}IJ#RokaeRb9(}HKk_CX;w3)QOvHj2z#}j z_iBYwGvzd^nTByo{?+gz1z)XDYNniSHPbY%;hF|bKV@7BrDn=$Rx{OsoMG3h11&Fj zHKk^-h105L2IhpBA2%=&teSZ~T!Xcxdo%Sks~LZ_uDGv0rQw*aC0>2H)eNsybuin2 zx*7Q{MWxgXF8A~@+<|)8kt`GXtJ(Q>tx{^Ho@O;O*sI}A_^aIs<|ub<1jA3Wnz6H* zGur|Q&Z)1a)C@lFv@%@BDXbZKmJWI2&w1WVqtpx@;IzKlfSPF-oi~_W+xf-?&zjC~ z?KGnKwIiUTc(^ zK{WplueRM+8<9LU(6A~1$q`F0Hnq-(f- zn$?WI8c`R2wW8)ToKiFW|3l5-R`{zUr@op{Gc20$d^WuRgi(HKNk-b@4;T@6nYQ?Y z>lF*TJ&Qk5HX;av|9yAwL~xZy3f6&8*yb5Bg&aq{ik8&rO1+VZz%Pwx2C@V*sZe);m3XU4u-a^uj~S|<*EU#a1a zhhHg{m{_vyE9KRN{qMd8EKjFvU`&C_fYwOK- z-*xWW=JnOKmYQ_e*N+tW;<0f*e;6s!yZ)M~%IIJJdgY#GZ_U1?bM~Lhir)0cO?TG( zt&FqlmtE64b(?)({j>Lck~O5v*vl%%<}J;6H@feU*AG6jXYe)UzbxB(`9D)S9DnHM zQD7kd(>G=I$Ubrds*`lU2iJ) z?81|gM`pAw)p&aG9=PD+`chN7wP^HN{brR*bZ=Xs`Bzi zzqVh}s(-on*4hs|x^rEz3x}87e5A$M*Ht=u@~@BdzPi$T&u_`Os?)tsWS@WLmbLLQ zUmxmPdCFN`&%WTy(hZAN{=C<;=#~RtZfm}}-tNB^y!pn6O9$L?))lQrwpe%eq&h#` z+N4ERM&0Y4*#*@vPna~`R0-Gd+JOb(&zA>O{QFONAn9-+*kHUiR}wZ zJ%9fhZGM_GwDE}Um5X2TnQ51Ou;tKV^Gi(YIr_JAwzMht>9=c3wd~XX&TofQSgRlE zKJCnh->q4>{P?Fwf4O<^H*+^f?)c@}W#2EjX~au?j#!lrAMa9Q_Qt^z+f{wILhk(5 zRn?!fpT7Hp;xk4qeqq+a_x4tN>EbDupE>laVrSQW{p{DW?)ZBD$}6AAF8cJ%R~$b) zZpP8LV_kTXfT=|7}Wj+?4fZPp0!3PHnQYX-}bL^__^ti)+>3@dy{Wz z_H*2s^26Y)sh7SxYwPRByPbK%(PB@xs`k-4*22ZF)W>Ck54^B`XR&jxdGN*D+V$UR zbkWp>_m3UkW$)^X@67tC&8Er??qA*PjuLgI-1+tR-et4f9((Pg|BZcZTEpFApEt{v zJ5+tpTQA@D>&y3jpF1mMR_i-!(QQ?WU6B1#&0$lEUV2WO7kb@uN$RWO749E0Z)C9_ zw7XyLwZHGdLsK4EbHiIB&)tyw!?#tQs8O}*yHn=AI(F@vF`vx3;oHv5x8Ag8$fD$i zQ5_!G`Sr-pZs=8Bz3lrDjiyA`I*Y!kfA2r%s}KJ6{mK`1-Sh5k$$8Un_%-|Z>M_Lz zeRKu}>%X2>dfmHOxqt6FeB!h0wJV&|O=PTsvvw!rVL6Yqn4L?vtaX+t&YO*LQz( zJC<9c!j|V|uZjQp@#RmiD>AfN+bf>^N>5e3?$ep8y1oC%*C!rOUMf-MNUOU$57|2n zx2?>(_Qi+C9sbN&`25!62d+Eg$w99!Xxn7xn%kE?Sm(hHF@>{otajkaB45n-<>0fQ zo|rV~{tXK%mFah|;i_#D7IYqc15r?xxm z|F!46ez!eW(SGyJHj8@xWZm?s8Tos6bl3CBdw-p|=*_Q7&FWgD(+fA2p3rM&@j1sg ze!AYNz12SN&s7^+KEJT;(c(v5e|*Tq^40$u)Or8ypH14@dvn8YHciT2Ie%@NqFIM~ z-#nw}!zWt)5?|Qz{g*zib6@XHouBxmbE};_w$3{C)0T((9ozmhUBR`zM`km=+o~y+ zhvCF*+P-%uEC9m zK={^Tv1o;@#foE{7=Ex1s=N+AsB>7Da&xCUyS6XbgoO~(aNOL2)sgX+OPq%Y#Qh2U zyZk@og(Pl06u<6PC;1=p{<2%S<4^McGOuc}C%neQ|B(NedHsby$^Xl|Ho=~#EVkx< z$p6bci{?-A|1!@o*%O}c@jvAMWu6Q1C;5Mw=LzfykJ|Yk^8YfAX!(=8zYG?6Ln^PZ z!1#vk`?b&Q*t=^l?0jpOn{{<=m!9{>d*0IvOW}I;X_qo}IjSOj+AnB&DbHgkvj4JehF7doylFQ{)?1 z5+VKu%Z#ZJJ(YCysIHmGSi*@W@E;a?pB;&kZ(zBC@EcHO1*NG(A`*@0xER%r*a_22 z#Vo^66~{2iH?WjI_ziJ0ZaRr*(zfHa9SY+X)Ec(bX&EO zc2d_(BW@c;DiwijEM3!dhkOICiV1&%nNm`YX2dKfi7Yr4byBHRRMEkzq>;qeQQyFe zU&3#&nVv>9(~icl{LY9$Dv?yev~=5ys>!HMzClXTiW7+7LDl!D#Mx? z*NjBMBJBZ1CJ9L=3^k@kQ;KCpfnJ%3n3aqv$%N^|@%x%i+Jh=3=~OaqM4V(KWol7f zN$QRXSw|C*2-GPV*KLYRyf7s!hlrlE5=lcflc+P{T}~oyCGjFP=ENfS4Dt<9HXYUD zk%X;Ap|NpYF;yoTF&r(a;ae=cn$%VxCK7T`nSt3x+|W!-hb_c(U5`bd;)0 zlC)*S48wMeL<-*kZ|6i5EoNJBh(B>aXr1Pazf99@r~jG44m&32M8XqalmusVZ$gOsEV-NXrvQz#L|@dGTv zGGG(YR79~82_-_xfmeEjzrleBY)7#SJpz4#RCGOxLr#svG!4aR(rf5al7_X#ji{DX zQ#$-o#E6+uE0K!EqtUn-iAU*gkg{n*Pev0doDw*y^=QP5CKCxgZl_{N)wYvyQkM*G zi6rwmok%H3$4(|v30qG@bjL_(svgr)Fxqe)Fqn9OM)63`s{ zKif<=5fcK5q!e1xhLogX2!^W0BVdvO32QOaG*WiLh{g>BP7(4H~%i*&vdPCJjR|%|sl|oYGbly(R1cQ6z#?Cmu7bB;pt|8nq({ z!$BAui$`NI`VCSx?I09JOsObw#4fQEY&sq{kVB{l?e(Zh`c}TxSy-1Gtcgz8CL+94 zM2{s5gvTcQg&J{`gpL=JT#}MBA{i?hbt1Z@D|%GX5P}=gSSkUpo{FZdIQa%CNgH}J z8U_1d1%~d#ak^QW8dH$3q#~*sRjD@std)>-Tyau3X;NA$W$Oq9V0?*~ny{kqd$2o$ ze1nvv4HkGOk@Uop$RmuXos3xUwTPKw_!x!$1}U3P#Z-j#NhOL75F8DO7}HjpMdHaw zRI^FXXG=*suGnTuS8xU)UyK`O%!nkTmK{e#U_%E;N%O`sVQo#s;5TAXSTmeP1YZzU zwJ3xRb&A`LLwY_(>KhDvLIfmR2{ooGDImm4 zS7a99=h)Y7}Wu3ZZ}!!x5?`k!o2= zlstqKbT>(S1^g;Y<4nY14zfk0ruZiOPYSW0svt>Pci*C~3i; zBgjWwfRqL2kY>`d;B8jIN^58~oN3B1t%Rk=kO(O;L;{Fl6LA$G8fn`K8W$zRZQ@4} z8Yfbb1R8~`ILy#MXsktyBpka&9@q+Rn-cyCq*VsaY#gRZ8+Ku#)}dG$N)otTKtUo* z`42^|5QIEkH|$hOH4-?BV#u*ngH`zGP#Dl75ms$75|ED; zi5gm*j{g+i?j+2p7;0Ha)Sakl$94RdSORq#UBju7Ou{&52O?Js!a0o|Arv>Dwz^^I zPDG75I=HQ)8PZZiULj@OQPeAu%CR~@LbvUhtywCU2dh0f7I~;Da@8O!8Uwy>s*y+{ zj%Xi=gy}eOGm3a8hOeVdkGCTU%ff(J+qPmm5rj8M)3j|PVd7AYM3UfENC8%^9%LdS zj>5sJI8t>rl|c0pp2R^Z948VYDpF}RIqNnNbRcO=rZgsDWM77YM9jqLr=fmEI}pi= z5ON8}MihnmJ!y+uN)oh2 z@wOmgaVs_g1e8b5t1t?^dfdk zqOuZ+hcHS?+{qZuJOe)+QQ*{3RJ7uWXhN|OwK++}rq6D)3(A}qi2fYIvSTqLiaZ`A zM!d|4T1iVqLZ;9fC07?RV-Z*wQV5pOMKlcs6;$34Ri)x_gtTM@5UiB>3e-7t8^;(9 zCbZEhmJ_iYJBB0)QD-C>;s)g^LnaP4goALZx~eD8*AE8{umWEIcaBm8sZoZMxRDhl z71NF=Q4634UZ^o|j$%K`u~9okJ9D|(kQH+j!_;+{HU2|Gk`Y5>XtM+ssa{BUAXgkh z`9VVX?A|0TCj$O(n@PAbh`!xDzNj;Y;*L%8CFTLWvoHfe|%e6sQCy zXr+}a4@Hs;`Y=#kK^&+c8)FqB1fVfg(_(fcIQ z9807|$rXs;^^}B~h@()g=r~*9JW?tu6bO85qyV(1m8%e;l%I&j)VQL+nJbA1@(U!% zNtARF5i=FyX)P&nBehc!z&0^HWFWqbMRB;QtitK2CIUBFqvUEthLVaSWkn?o{sYN9 zYO=N#2grh&UEEaZfRo?FC43}Vj)lV~l8UP+Eh}*9T0D|;P>o6=?6eYekmKt$%vgc9 zptQE7BG!T7#So9^00ra7i4{c70MAK{k}DH|O&0DALzx_LCd?W|M=g>}f>{X#wIZ^p ziIYmkx{=^Pad5CYI?`=a`%{n(kQNhoTLk7ue}z=uts+`-P$ohui9!*=!bC!~QVc0K zofOhn`V~^vt*0Dh5fKHEGtQ{C{-79zluAb2 z@PCOEqCs>sLj*Wt6Hz#FNClBCK7;hMY-Bh>8&sui8)c9LvT)SXZ1{8} zGN_D%$U@4xW9WTJDhQtt1nOu3h~lhc>Wiu^8k3S_*sRJ`)l~Gt#9|3lLgK)YfQ+bU zzCiGg%m#r%B;*xR;zp>CItx5g5@nVcs{U~#--!qd7-C2;X-3Ia)li>+DXRzy0n}>n zdq7f=P6F;hoim!CHA=3kmO^PLl1N64xP{c-jyq^Wi$b|@zMAlZWUj|Xe)Bq9*HgLpeKwuoj>jX?k+~ zRd7Q#Pw{|zqIV9?JRaA9DWMGFL>0O~p~_X&QVh9>8@7gk9{>r2qFYfkhiRy{#DG52 zUmoZUb#kl#lg zWZx*E$5Gq~d4-fSM>`B47*v@p)a%f2h?0wnvKnft40zLMyO67@p$8L9JrT5!z@lxI z%_ICklw&4QZieEL;+CtbDQK&Lw}tfqOJbddKmouh0J-ROG#vUX|DnLuAA02dT- zbPNaE$OceCNU%0FWHw}wgIb1+kAkyHM$JUjL3s@wT~Q>$z;so^f<&Td{UI48S5?Eg zintOMhsGxs{>P$FCWN!`cm$<2Ix>fL%X|gg2LLf80b~WexU4_TWD%6EDJbsPaWW}p zL)Q|{Jc6nn@aF^y!YcF^06lAdbI>FM7z-IJ$tbz18qSIY4r?qDG4bOHIu6Vf8XZ#x zDxP2=ed@_o)u5(H^g>%`lmG;VCX=LtVj-%Kh(6I1N?W&FRV|Jv8DNrIdJteMV=L+l^Q98OZ5bUOaj?%A?61Re8l{f-rq+W-C zL<$oH_=0}^C<<(tk3|wlm%LQDsv3}VATB8^Za_;Y&~#Msv^Y|X2>iK)1{zWpa$Q%J z1<$IX7QK-oHP}_{5u*1qLuy};H5&A3S zs%q#^ids=X-T--Uup(`Vpwk|yaSDZ(1dYM~%$M;|46U*eyILkgjM-@vK|Er|HFW11 z36&0V}ubwqy;bSer&3@Ct&7H=F-C{$?ZVW)e4Rk^Af5S<9L$^n*#Tn_*{a8?VM z7=kK9=P}wx$yL<=ZX=U7kjHbJ4P0V520{At^Ed=_S!Ah^9My z1yDW|rqIww+J#(IO*2sIh{lx^YS?IzLTUui!bssPOdzG9yRT5em(eKXr#S4OO|Uv( zhHOT`#Al!_9*Mmjl1|F?U!ki%>LfLs8A#_5cp$$(cEO~M14@a~;+88GX;JhqE2@b} z5uDvBs)O-33>*23fgT6CF#wI8GK@mjoiI|S6+wARS8zZeBuJs}2cKeEsgNK?u2^KU z9##cIZNMghPNH3t0f;z6@De0uq(-?Lxx@>1Dh?w9#cTxoK#CEnp`ZgO39dbb8Zl`X zK(u5Sl}JV~j)3wV;u}_wLdJ@AdnAlV#8Lbtt7=H7WL^O#iC>!$u*mAiLv>II8r~fP-qw)Nda4m&>5@7H(&{C6dJox zY-C9onwQwj1xh$*5I`jb??g03e}$B|VQLOK)D%cI!I};nB;2UcqBjbN0A?iUS4fE) zAuS5DNksaHX;DlAB7;U5bbUj^(3nM*yxh%I!i++w1XmPAqKa;H)}O=l%I5torit8- z{0g~ZQ4(Q4IsuUF0ZRfpiL$wg8X4 zjY6mnbJS4yL}`cq3MuQxSR~rlRSbB-9vp;*1{y{Y?4aio1s$CXI5oLq5#}wBNkml# z1$ne{CLB~g(BaH_%%QV%^Ag@K!zd%F#Mxw);UG>x!2l5tY!Ah3oKhGgAv0FY`N+Hi zZDbl7(834@>+(X}fjkdZjsX%)LCYyA3%Ozu%J2zPR@kU2&I?#K>YYg-lrRZ4&P!Xj zT(QVT_ZtUxa3Ucwf~V4=sN!J=2{CO*_an4GhEeG5kDx-4!ifr`2jRJe9v#;BWt*sP z(|sWBW+q`Dh1MIC_>qO7Faf1Sy$+za!bYni2s=|`#tPt1<||OUiAG>$=zs$x9Y-Dj ztQE))U_&dCpeJE9xndD|q|p+pp*s<9G^URnMRCvt(|D4c)wi#!^3{>h)~a6B`q-_5jawvapG$Zw~&1H3wNXEAj|1NrX(;$ZcigD=2lHonC)yVC=G`BuDByP!@jt<6+;YM1KTViud-z1So89O?#TEV+c0S&+YUkol( z2vF9v0VsO&jMLK^r@B(rC+Y5RtU0ByDV&L?*srjUvh!P)jvSG5JnI zmv6in7Njjxg)BfDlc+^ehE;+BlwmzFTaAWQC5p*+$L3MS4JshfOog=oWlW+LEm5p6 z6`~DCSsra(t}$MlogZGjgU(})Y41R1;=6RAV7%@VN$1^Y&EBxYf4L4Y*M6f#vS3BDocA&C<* z1x6e;@wmi!&MRKhOyisUser7HBu>N_0R5nm6+T4ELaQcQij*f)$`~>gNCS+6Ow9;M znTRQ{{kDuUyc95L0cE^|8su80x@v$jm??G!kRr83Oo7n`iE`T9U7ar1cIm5ZXoGrliTb!k*+C{O zAiy=IZD?>LX%n#o04vB7aFiNYYh7Rn94<&>o7{oG1gepQiI@Q+47Kzu%!2UbFz+k5m9x9gd0piLs z5%B8#9usb$C|*&t$(aF@CzX&g^~vnkT*{0r6YG%Ot1t2>Ba8sODE?m*;2NEfqVDhi zB|0I^=Nf1;3PKN^qbO+-m9qjSQLvwssE{3?D$XT}eb>5m%0f{;q$Db52uz{|Ntuut zaLV*76X&~Eq8zmeaxD{-L%21h9~5oAOIboo4EbCGZC;6TxF?M^IXhqyMd^#AO~?|k z-jb;nRx2W&ERZO5BMR2F`1Ln~B`}GaBxOQ&z$w$Rux&8Q<2-mPavIa*&A<#1sE`@t zGYzCE9;ZuPsKU&}=a4cmjR_PpZY0};3;}f@E>Ko9@(7gUSwX(>hvEkU6DUoyD-UCH16uPs3oIs!+ZR5aO8gX)#z$8kQjL^pB7eENxT++}9mxV5X0`I{WXr_@S zZwPeF2pb%PiBq#Uaqa~r?jg^iz94a#@IT^60478U)pxT^s8F$Im?bY31gm($a5SIb z)6$5Ovj!$qs%V78vm$(Bq~X>(V8H>>sNg6Q;z;m~E*fFehbVE-Hcp&bQ2sz4DaAKA zV_=p_7mZj|!{@|la{$c5g~~E{pHQjrC=<#V;2eZ%QB@034=GoZm0sD z@kxXw-3Y&0Z^5yF?TK_BU;#_?sv z@SF-9OHLzB?o@z49jbDK1yTZB*f`L7_@w%<(1(l5Ii& zGZx0Wlp(dleFPr1QMQn2<|9p}*yTXeCK4d|Y4dW8Iur0AKEux_QqV?ARKyleNfc?7 zpKp{cNJGq^jkHr7-oB3{y_=sl58o(=8GCO0KPkdDvRWyGFk?mv?oD-lhPUO=-Uk@kdc>)NcDlUt>KtVck|=Z22An$5BG6YP$UA7BOP!~Z zL?O+%_r?E{8MH2sI?^VDpk~fH9G5P2{31@*CMc{KyXpT8bz~SP1U9?WnI+4{b6KMxc8K6!(mof{PAWjG` zWt2fk!_AQ62YaUIbKxf<=pUyh+m-RdO&C2_xWy zd5nMpoDE69xoHCsMjL?;=CCjszyhqm17l%mk&>va72HCL zQ^W|^@rn45w^e!xqrhe?W|d^xEp+0-8k&9FC&dZUn8pWtc(EUt;8~_2)wCK2NF%u> zhBe~@81Rd+!7RHV$Tc{s95hf#s5#!`7V;br!<;j0<~BcOCqp$A4$E z&s*rEg^fdGmM88<<)IqpUbEbLnR%{r!*c(uwY!t+d zeGh&e$)IfUCOK3u2v&ppe};A)`4|kV*!w7>%s?7p&Y@dDu%c3yHczLU!Lj6^^NhS?>K6si!)j9@4a_Cq-76Dnm4l4Hy;Q-ut{g-~V% zTFHfq^v+KjbtWM3@|`jQLJbMRg-~WMaXyWsP-a6KWd`49OBF(y5w^kn*juq@yTBMI zj2YL#N%4(|l+-pMkQs!*)AJ-*E9hvz0)D~}q#g5Q%xL|{(h!EQ{yQ(*C_9jZmzhAxs7(l4 zMh623L-(Bt#q`LNvI1#j8HCXWDg-RMJY$W4$PYcFQAQvQD>Kqa0~JD*agQ*#7QrMP z@`(b{C`=g}1Ej2giIakC4Iw}otM{|80UA6*VC*4`G688g8HCZ|6hf0Z&lqVe!}E|v znSeBw%t#}}DF!72TfkiuAPs8oA&oKu$&g(I`I zG%}|Y6DT!3WC-ENzQ#6hD#{__U}_+ZBZD+rq(V5dk2r5G$|2)4;+S>Fl#3W~q>T#U z$Y>4E6Dl%3#S=?XP_iKnCFisv^A<5A*;`-mkcKT3U{Qc??n5cQwW9MDSg&6KA;yrO z@3A(|0=~h(DB@&|p&7|HY@!t+Ew5t4J5ar(5oZGS_WOS_qZ0vXq%q(gDE}|fd_(x8 zBkp7;DQ=lO<>7E655+e*V~96tP8|xS5RR;%D21W&&+TR}sp8+$0DZq4aa z0lV=0KSXm4hdVCF0c~surl1)R>pKYAq`_p+MtKlZ2usE$P|$|qYN(qR7iBAt()q?8 zO7e}$tC*C00tn$7nktZrnuy=L{YBW+NYN&13g8=+BCxlK(1v{$NR|0&D7~NzXi|8x z`%sc^RJ_YHNRT#EMP1qoQe`G%LZ<)17Dzi4LX^3kB8}&Esu#paSS~`)CXFdWrc@ka z3PH*ke&LlFPMcOxKQ$>(*?lM}Q)(X96vC8Q*%_<+U731Dg|RoC;@iKl1qw>Q3T0t^ z!>PbZl%B;^CIu_I4<-3V7R605SeY>nPL31jJ+dfV8JCv(zc=G~$_@r9NHT>6nYmPf z47$V>bfsW73n5i$Y?%>99t~pPGAf3+l?%k#=%Oq*>p6}b4B+@fS*emogAlrmsM)0r z9>PZ(Wet+(a?=KkZ{*P+1TbUMR~~H`0{8Nbijk!8Wkwr$GzbCA>;_scQ@9NuZPdxY zQD<41l1GEkATuuN%A*Y^vxjdK!i-fn|H4qoqd^E_R*=ZLd}AHO1-3vz%)Blk9bJ+~ zgBZq)yw0T!UE*HaC|i((m|a^Sj|L%>Sw(`vdQWl5qMtU(7NkLD*n&#IrP$B!*A6ng zRFN8RzQI5E_(s`+G|0?oBM$~4l$qUM>hcXT^+cBx$c!aH{;w4|w8%*gUR3sKF3mR_ z^K6*~R{UdgNr5d;D6=VzGBduB=YkN*%*x|z7Y5^rUC>HtQlrf7LrMRplIMaD$jnd$ zwrv6{_>nw&GJ9&2*^~sCxuL4$!5{=PtB8zE!OSjkP&r1N=CKC~Xy#Ct*TRHsl{_1Spk|jiwha#{ zv^S-pz-Ch#Y-VC54+kNz*(Ht{1URRAtd)YBamARtST*u=V5pu~1|eP!rvpo(5i#MC z-~u@`Mn? zpfTqJWWq#92Vl0q2~+dTxEV^GIGsEp#BgYUMK0&C|HY?sR01K5L_@4Pc|r({G~*6i zmpIg+e8f>$G*+Yi3(k=zgcuf$zs1G_Sq0Be9AyxaSTwg*ojf7L&}i1O&51+EdS>mV@ z!V*KIp_#b37S_so2nz~KxX_j&?%x;$bwXG|h%_!v#M)}bT^3T18CqZ_Ayv5p0)R9v zQlb2T5rzsAF0A(Ml)z=i6k*cQ65Y~*t1A7fL24VjS(@z;wo!a8$Q`hCkDyE*ji&oq zEFm;nMX<-2hGgH<<7-i1wEIxX4507CW&~W(E5I~&w1T=qj!i`Q?2%?Vti?b}B%|&88oeBypjyroKMG{xo#|ddQ8z6cvQ&x zFWjsvOIdK3u?c?MEngTVwITz-XXwZZ*rywv)(#g#U z*|Do4p4fzg!D(~`G+)^43!^g#5|eadh7%|t3ed<9lr(D+8bU5aq(Lm0BmtqDO9Bd4 z9#kH;iW80}hzV!l6c0`mQeA@s$0TiqeVdT?M|`HC*2b$wr;3@l7o7SuS>K=R+__W7 zzLEOvyLXQ?Y2J*|RUsr;Vemd`U`$uJN%=f#5c!qnQ$V-Le-BHcuKBenxYvCs<51ZZ z#AKQx1oxt*M%|@rQE0FGP>weGUKC3R?G3vW)}qi}_n{nd^il^)2pqktjUIevyKM#PEy(S3R8<1^09q8z>pqmDjUM8)#Bp9!jRH5?Srp9c zK9r-4o=COCU|tsaqb}^fn~iOsO)sKI4;Zui&&b?a4CICX=cECi^TbdT#A``IyzC|~ zk~A@h7yg;G=Lc`3VjG3i`6dnV;wCTJyNN-(NEE1RpDd2%2BS}Dh?m{0L~~9kCPHA! zi9>MW-Q;Ic5U=}C$`}CUkmrIJ#0v+)i?#?fz1Q$q9L-JRoNN^zHw1-nP9#cVg)WeX z%7ORR7K;LS-G_2~qi4r0A%HjRY7~naHg+FM5f^ebiX{Z_hV7TPD1g^}C_^02*C`Oy z5<_^|@BlzwgdUz{z09wq`w?k;H*}G(B?j<9pqkb>Miu169nrbp$K?J?5BfEPnW6tP?9u?YwS+R%uy2aA?d4#YzoA|eFwyHReAq%DZ+L;o76N$r zJRmVuY*SOk?n5d5V9KAU3)wk3XLcY`LH#5{W-ZE9H9 zedys=hL6i`+(3;hk=%G=$_B;eg&`sq8M0}4LOX@f-$HnV(^kMjfLTxrDQ#*l*nKF@ zBeqhG&WUWXx!{m4KbxbwLG27ez8M7Qwjfe1VYbj% zZraBM6h6bpR#l4q*b<^#KFYzk;~1~$1(f>cMk9UR^z8C1x}31PTylOU?~s3jof zI)%jB6o~6S6c1sb138gc^W4^y{Doj#X8!zMdN@uZ$_q~EO0y`S)8xPB7Z>nx3I7y~ zO~JM9Lva?lffQM_5}M5|O#VX3o!=@9Z9&lDkw4SppmGOM+6>Cg<=-IZ7E1iVNnD!s z%=`ORJ^9RE2$(H|L&1Stng#^(ej41KHk)IwK@J50*$f=w;wMW;!FgMfw!*$mM7813 z*r%}^#%KH#`fBrs;+oBcpPiG;O;Qawwip77QW0NQ%(NwV`UfFbX$}QEHTm!9g~>Jr zw7L()8N?Di8lJX=fYw5UA4FB@Ph*EaTe!>^Sz!1aM-8fV5M0fm*4d43Zjehxra?%R zri?EgM{6)Mf}q%irezD`O(5DXgaS6Ag4EH&8@kTDYWMZc~ChXu~EJ<2npC+Wy zJmzD}^@*LrN^QwuScttzZUf5O3qhr6BTqhOADn%aWsVRassd_f*B`T-$aDR%P2r*L zLm7LIBxL%-xi0+B-0S_t%H zeQUfVh(OUQh+`ZI^mHFeNe&BYDaoPTL!?f~Xu~m!fYDDIfqLRXCjT#HaJ9J0jBZAYIWoUy|k)#Phn_;Vz9SYoZAIi`M zt)gmsju5z+zw3_8nd*#fKCSwX*rp?dZK}Mn(BzGUO2OE%LqVJFLmBR{&O*}Ygs@GO zH7CP1EQ|qoPC$nbt_DIM_n{1Jjny!<5(-^lcEp-OhZ<{jAIi|id=;tkLP)2IS`?qx zhV80sftOFMguu@5BhU#Vo20W-c~dCV3JrZ;wW5Yuogl&~;H>DD0!L_=)nyOc7^?cz zirS0p1Od*Bv@x|JRX#Y?8p5|c(Ls;ADo-JuPH?m}BW(z*Xsr^`c)r~X(@5n zd}{R{QBFq)3gvVk z$`IEW^-)r>giuc28wGzFT%6}nBd+d48RFP6NOLZbk&;@Uew&M5wfO8=9$rFg@N3kfl(~*Wdag7q~?1kXY{B@dagN55T=TofzIJoMF ztuAIm8tlNq!Q*Y-bEwf(_o0kiUkc)T>OPbqjY*C?ZG`Yow&}`Envrk>jZO#wEktlZxHFVH{0>=m z0)c|OIEorSb%L;G=F=|ZqE<&}{50ee5QhRl-G`EbBQN)KguqV)+f7};0m@Ai+v=2?90h(l(o?2kSF$=n;AhCqG7dFl>OPbe9O)~AI4G&_3ckPPeLBXu9jFo)d>OXkEvbEF~H6*<%xsryidHn>Xix*|ttQ!wxJ zLgLC-Qt=D2e5YIx4JCzNi0H&X(2(0F9BN+FeJIHw^7aWw3?5~~A$#Tw;Mif7j1KX!UMg6^ZwbMnEC$CmbHr$hQgGJ=o5e}b&GVkh(8tGTsW=?J zB{B)hj$K9`%AJ1ln0g1&bNpmL=`%(woIJ{b;y~h z$y3ls!$Tuh#0$iw^QTe@kef@Yrw~fYyG_u}4@oO}@OT7?A}U^(0tn%x zFktw012r-4HP3iE>EES+(xx#SGc=3D^xLHlr;kxk8wPcxcbA4r8Ff@K0WT2o?yUI9 zM%%zUF28)|M`5M-$v~Ex(RSFL1o~(c8wv%mMqQJwL^x8KX4^shG$VbmZJK#PNNQo4 zE3^<8Et@)Otp>6gzj9Cuf$`CSXeYzxWjBU$kcu0e4ki66Gb@DUIHuf7!n~;gXc5zW zh8t0vv54ybyLAd+`{9|XhFPw7{_ z>!Ail0nf?lJ|D!OrtR@dB7sd|rY!`TGRKO0iXf=~_er-O#85MEpIJ5?(hGs9%PgI?1I%KTt%$*{Bf9iV?soyua<#_c6zw<{pArYKHI2Zk&Vb z1RCeYsi6^kqKNNjWmg0BUlS2q`m7*+L@d4uKY@f6{`$cENC8ZR_cLuyXH-DPGcXF% zBlLDp%jIG!rgKZ&bl@-DaxC|2x)=gFX=~56*B_&zdp)Q7^vN{NJmZ(gr zzQc;bQPH#$aN!wv#YP?J?q~dzh_1U>Px`gk_~*=Rr&)6lT+K)yPAl?aY`oyV=BpfR z_2?BTL4_@8Iwb&a#>&Ce^bZU;_zWMI-58ymq>>7an!3v&;7VD?mao>$;nZ~M0uKIP zQzwM9qURr1L^JAGHH1Z4eiIUcTMIKGp^4K|R6zIq1$U09rtv6W3ef}9 zX$5|O$5rr3{BG%jun{FE^78`jJ;UeaYe6$o3s7hfArO6m24Y)`zft)g5-@=uDU?kC z%_jNGS^@biH0lm+7Mhn}A^sp4CFjvye?a1&IJ5ri2a4!9-)#n5_ z2&!h*gxpvpaWmx&@Ct!1#K-~k06`5BexeS*F7^3u<{~y`%BTP$AH3-v-#~>f?o*Eu zXJC`72ed!_plM^z+oRColY2Tf@`5Ycp|j|M77 z914#FM=~J?5p6Hb9|WOOl1+R^EGtam^fW!?2o%vMcMwETGpYf*!ify=6d^Dbr!^oA z9)kwRBi(usUlkyazODmSDB{!kHBNwOOcs22n!fSRsbtlC>d{;Q`mk_;)UhD4N=g@{ zZq^THAc<5|uP@|aYB2ayf)HzF@^F_^h;&6vfVo0;O$>8Fp1Qrl!PIo>0tO*K9X%b1 z=>?HmqzZQE$UND-M26Raa4}hw0X(v2V!l3*+9Bqn{Y z2*?vL4HXC%+f8A?JQUNbdmL&_XI~)v5nx}KX$V2FDjSqy^zmcZM;{po{R=QQ%r=C; zShm^AK-JC!exlf(yoN2WNUtrpPo-Q7uC$?Dix3>kFOEUME3K1DApu$UsT6&K|q-Y1bzN$og;?&o%@ETI9(Q1ZhRcBf)kwKlneCJUDoh zE{c4vbiLZg5!p2B4dS#J$>UABA^a0LI$*pAS==TmpKwXz2+qA`B#*Tr(bNgzwJvq6 zlfp|K$7<7<7esJ{sH06Ih})9F&Ep;K^YBqe9vngZR)D%N%MhG^<-Efw5#SwZ7m`43 z(*~>yC4_e(hQUGyUJ*s^ggbaWX$8k`(`750KeIa@LNrgrF3V@MkM-P zjOA;eR7h;teJT@CF*J#6al_U>ftbLB5>P?rP=dEsK&=`^K}9yAV)T){8HyNij3nGZ z71e|d1LXI(W)eAO*W>sKZ6fm3Y4sCAj#0pHOKy;}zx2v+<23UKqRB$^(bgLTkxBDl zg?e`Hv)ic_T;>FMGAr@u8~G!J6{LhfW8O&Vqaxn}bI3T2OFjQiP)rQ<;c5aiL+>o0tP-qVG{v3tR$*Ps=+BXN(gti_kLDZO(WuZS1R#Nhj zpy43YfmiaZ)Z^dLp+NCU+`lW=W>twdu}z!Cb%L1jsm}{gXJu)yYDS&+^x+tBnx+Pk z<3c3KsB7AQQ5OVfz$yfs-Hubxj*E>S*b*pjw!F1bvikAT#v;rWk!8 z(hWNa{L)3?#C0H8UGDADS4rU6eJUg0D4AEWb-E(l3#X2<4mCK-n~{IfkeY}Z#GgZa ziX zXb@e&$-#>36!+w;1KcCiKGupLpnD7{VU}T`q9FtGY#o~bef%C# z)&vMN9cJm}9%&mv;5vhJ!96l5W$C5}b-o@^FLfk>&002nznXzM=w3*>uo?)~!S+o&4k#Ve$p8F3a`wvYmZb(=vob~QO?LWT%a04oRC$p zfu%gYdAD3JP?lm`Aej)Mj`n!LnPA!$l6C8 zE2(J^t;y`r%RBOv2#ySA7At*9gu>N++TiCjo{tCQO4@@2TAe4?urneQtR|=f=h%_r z;UiBzlnsW^2oSNi-4of{@-Lj{1TsFybK zfRI3`^W++KdWE9Y1a;tCkUG*LBtYs@)X}ak6r}c1$BHLVI5zaDdry86qh_~S$ejF; zD_M+YH&FO~hdv<~O{~|J{a^19!J+6hPbUFT=W#A%(x0`ph*IZr&f7brk^r^)RNNxi zj1>*SsiF9^Pp+(0n0HziM)9EwgS zPA->VeODoIQ|Od2K_1$|SY+oZFS8pih`@w>prl&Apkjl z%VE|LbcSR!Ml;eJaJhkZxEtbo$sQT$g(QS2=xN z?vd~`yBfpy)fu=4<)bfAL1|hr(auX{aV{gR^&Dp;KCSYn;{1c0@SJmK%IAJgfu&=q4>0qe|#E{hsPKSwY>C^ z0JX}WN=cWxY8G9|LIqj{;xZ7e^848Q)RCc-1U#L`y^zfYYA8A#;2ztb!WMxb_wlwL zs3bh?J{9L4Y&WDIRt-g`{q&(KXE5n9D9X=2(mEvI>AX`{A%QkE6r2u_hsGu*-gNTF z93zNUXExrj#w#@xw@xRJ$(Ir6lP?Kes}jIuqL7{#~jvP;?fJ&m@?o*G-WT1~pmo8(7f!_*ioMf$kY1EO2hcx;P>OzcH z4E*NO<@90H$j3eM^pHls8GWR4){ut@I2YDe%sV^5Kg^yL7%!BXP(SynoOsD<26R%4 zJh&F#r^3kd)TwYS2}z!G;t_J!JoqA%dEn;10{&?p^VK-i9XvhUr{er$<{MJe&_Zwe zO*dbZwfLx@=9#F_Nc`J@yL^c<*jfG;+1I`&3TAWb&(tVc-hF5gk=r zmpre7Au(_*IHjH8{9ybG$$m947~H)wg%ODMUGHWzjU3o^pNjL(C6IQ}f;c!TT>N$k zmcV&CH#LrUr@0tu96YX&`L8AjgrolGw(r6~__c<4t&$oEgu74W_!p7@Yhp;a!U*ID z76|lCBWoP?PU9bcDoY?OU@<(LTQIM0z=C~e2nmU6l8`uDG(Ekbh0b#OPY`Co0D!m! zYn}*NBQbIJsTBXvs7EG9niwd~EtnGs3-%L8o*|OBI4l?h(gGHP#uZe%bzXvD3!}Uo zB++qA5*=p(rum1kUE~aA1_J!Xgh%(SFV{$T+}h=9dXbevi`tjR>V+B<-xaXdWD!$_j!Ouix13B_0{P6QpU$V8>myDUN@C%WCI za@-4P&d>y5a?U-_2c*eIABmH*W(1#7XO0li(na%694dFm%g|))$>B7Pil<3e5-VrY zCF>iSI8@H7FECcy1AVZDlJxq4`&3T4A@vPS3@m3&5H9z$EXN!Fk!U%)s6|$~A@vPS z3@~TCm^?s*?P6<}Cj;i-c)EDmnIg_WCSJ0@p@|{p+;|~cX1sp#NX%T580yZeU!j?W zK0U-hbC-W05Y`(YkWA4fQFC_shLt$PfOD>ZtcC!0=e66Q5KI3&20}vTnk0121RPf45Jb-zf$$q_zE<%z zy=WwQ?mm?hFxj}F34-Uy!(H-_zxl}{4MZM1N0$LDU_taepMQu;0tAu`jq2B35LKqHf`<3aZ|a=hDpDkojKekBH<^Xs*dkXZ;5 z{M3=QAu-&YfBc4(uf*VUmwTWO()H6v0U(+rdd{R9(!8OG;pcpt8N<&3toh5694SvT zUP=6%g;#X-N(?=B$wTe|RMH>4kmxzPuUpnS!m3xI=sByOf`5!a#T!49=(#3|o-+Z5 z^lxZ__&IYg2(Os=qFC+;4@mr63r>M&NZ%k}dKI}Qh@La=jL47KuRpvZ(Q{26JqOZ8 zyJucS^LQ#6J$DTl1j2v=1d`P&N%$NB27z??D+r)NzogCg70ONSYXi&ZcqLawH3g zB5+TS1(PG>nk0zM1RSD&V)+Lr5AgvIY2U5_HdIbjIOH*OARVND**ufa+lN_jKL0?V zw>*i&njp}9DktEO0u~Zu5duLJMxR)L7X;d#4jr}xHJyX*Q*i>BfXNCL8&wnFAKQV* zh5=pjJPD>wV(9Kuaq^gfgp{y!K@6P{h-8o89~ETj99fqokTel?VT%9<*~FT`E+b$C za@!L_>qzY=0ZZ4g=mk!?7>3Tq;0(lL{H_GY6C&tPNP;~6RE~ckH7s2WL+1n{G2;aK z_(x*sI)5rlAT3}q6kP=p#%Hx*@BpI3S*ESG<5eWH(lq=86c=*-20)Ub3h6g`rqA+R%8P1qw`5<%DbQ#s+1 z^($QrKWC(|7IH|^OB#7{$YbYPNbQPMRD3E-pS^j+1^GrAg(Pmygc?$}VpyL5acuU9 zYaKEH)!RG7@EXEu`BN#u>aid8ARuhKuo-2M%OH!2GG4fa$w@zAs(^un1y+L4Icm6^e=zs}fuw;*V&_c2A>bfu zYW96=hy^2R<^+N@ehVhybJnWr`_&8_WCErGD?#ua^;(yIR=|Qu^qj#=GUPG-g#}iE z=(&$TuLYCnIqQOwCy=&aLHrzL!czj)y*`k{&vi-soC%nO7j!}NoJD=?1Y!E;T~DTy zGw1G8@e_mzI0RqN1<`XKfj<6`XNV+v?h+UxV6ijAD`4*uFm`b~aRy7`=S;vPz@Q5b zo_qP{CyzWq-tI}AM9SE|Q>p~78k2DZ@^xOym7<4i8yb%781|kWc!-7E|ZNXvyx{p9#m`Wn(x+H?m z1WX61V)(gFz&`Rw09}^{(2Wp)K^Fti!}&)d=(_v_ItZi%EQX=8j^P3m@wC{nD-Q@4 zEeWDC0f&$$bb=H@9%&%*7`hRb2a93oegeJaT@pjrB{6hn!C`r@7>e#A(2D`$1vPcYFm&DMSfd7xTx9hd#My>?k8|eQa z%<~ND?(e;UfdT1M$rk3+m3$@Hp2tF2Z5O)Q)$phX-Tmu3BFGg<23KT~_twmVAf41X z8Nn4F4017;$syV69E&br0<#FVyEwaz4$7im7g=;QFyEq_kuds+!CnQ8hYq2*iua%SRTubKH4?8=W^6d2{hPQ7$p+)b3SPP8o>Ss5B%NS#vci z-MNxlur~qUcd15IB4|@hwjxNhmZwX>@JM#8grk{NPWD}*a%`@+8H2v695w1~jxAT@ zWX~Wf$HKv4W{C#;_8YoerC)6B;wm?);HLCm^=rJ5^5yzn^v=Hzw{_nW6sO|k zBmu0APJ?bVQq*IYBIP|M?+uX)mF|^YrPwc4FLYew!rA zWiQ6i6BfMJkCNrLWwKoK}TOs3_aNr4EoVYW0@%z{Sxa=Ej28)NSJDBX@^?z0-sTu`15a{A(XKh6VF%WRFZGqDOXwy1>1~c6FZxyV z+WsBAla-;jJZ&WXS$3ANoq+h7O}T^+6h-nytqh<;Tm@dHf`DDSLXGqsLFu zLv79Z+P%|W&UB;nczHUnoy0~$p5Erzak;yz=x6A)u}gc)Z_Dhs=*QFYTyuH38b_{2 zl=`*1JL*Qs@$z&YKd~;qT=zCdj_U_@^`oSBDbr8whgoj4wY)r?S5M5FU9KzpxqW$- zM29LU^MNVYUXOUAQ{`H7?pEdqQ*6xPHgYZpM*Z-s?w;s%2(e^-HWfRaKR{HN^cS+S|5- z8zsie(>3dI?dFJa(@twX$;Iu>wKvL(m#6dEY49er>1~b|-_VnrXWHc?rNwW{w7BY* z;5T>n(C%H3*wt@RoSVL<8>Pj|(|G_jcq#9qokHExl;^&3F^M>zR9CX=((Iub0X{_U zGA%CZCDA)aix&kIKfU*@-EN_@_-&aMR|UC&=V)%tma7ZVqQg0F8*lI zqn!9{v9Da+FWa%2zv+NbDWZG2E({I<-Czn}P))f_KwZL@l&K)ZU|t3Py~ zh^#D^xp7f1$o>9{Cg9e<@-^-)y@*+efy>ji08Tcp1lCmrJN)!p3!?{?r>hE51K;Pka_j5WJ!dm; zhad})yY-vTE2tAN-MhNa@#U_bY?=oASb*G@`^rT<9>Ka>HsOJ#al7_Kw<-Eg`^wAH zdHgg*C%aeoIo{k66a&j*p$QSnoNFfPhCRXa((NnF7~PAK5?UMI)&B(Ub6Wu3Xxq99MvbCkJW0i7sF=a9t? zb2V^+-&BC?s7C{2oijftTUdJCdS?orV)VM^1V1{57?nOBAZp-b4@=Ji&nVbNaN7WN zr@VQ2I8%YH85QT>$cg9|K;k@09j|wv-@@Lvh_2iU=zVTesm65>@imZC+pz*9DRO~ z?Ib-)7Y--hDSKX?F2(O({^c(p-v9FHYo4d)IP_FU8Y9bX=I^c}Ka{BS%Z#aIW0N9D z17)2^hn9Roo+H#RvQ0{Lq|vh6aPCM--M~JIc%P%yFVb2_wWJ}l*mW)`N09vLcR&7? zyX0Kwd8Q)e)$faa=MvRWF~M<;VAngW8IF`*SE8r$@`LKI;`r&8KmLzD{`pV;_Ad#V zbD<-QBUO}!&N|PoXl{yTn9j{OLK;(5X#^P&znU+<`tg_l^6M{u{MWC(`OB{fs&jLX zFilid8b-^#>E@%YstK-hWc)>FNv15N;_vqKvvK|DFaMR}I!DW2grTIW(&=ciW4*>c za8*?^T&F@yP?f!PJNDLWpiqkbzDUu(egF3fj8l=MJsYw-)P+K;8I7Z5a{lkLh1Xoy zy6PrpGPMY5b)$i^*s=b@ccL4g!{?ZJ)lH6g2i+(we_w7_7u_hWe4k_Gt8T%jl#;(M zQ}Uu4Ukpl0?q)8&m_A8;rf0~sP4o0@x5FqSe_w7?|CCsDDjH4#u%5rO!$|Fci#sLc z%hUM`_``RflJge#IX+$+M~Z%mUc>j?DIZ^+F6zheo1^1}&6n;BIgKRy=7sgx zY3D*i)=Fkt*_ZE4OXrGZBK{N4Dsw!%d{d<=r(Ys(CJV~L>qY;aK@N&+3ESk9#eI&3 zH}%xCLXLE%r8K;L$6;ALZrV8(zRnj~dp6Kf2L8Uxz<)~kyEz74RTFw5szz5N%j~xzXL-&aG81k#J}sKM>!_&JJp+Il_u@_ z--I&a+{zWX`ZGn0#o`t-!B z0{MWMXeX0Kf0@&RQtjpGqINto=9u<^ot*a#*cqc9PZ~Xzd3M2$ZV)_#pzcz8hMg>J zWx;7@GaIinI(^h`b-EDk=oK-RyK+3*l3F# zoiLUOcF~R=z zbt|z!nJFR|O?PydibLoN|Z@+!a zk?1FBaxUsg25Qx#VX;V}m&t<9Wpf1jNyw(6o-COf^(cYm?-L66TDldb78S14l|E}44J#`N-ZajxafXOGFwbSY8_dg5#?dNec^N%Ddo zpE2e-)3vwI)YHkiRgZ?oGBK{c$ES=rDqI_vwNTc^;8s0Kg+CUl@PZznGv?^;qMmjJ z2lZ%ZEYshL9-lNO+tL+1p?B`;R*i8f<^5QsybF4K)|l@~S8jPwkA}uF?=9%@Gw+W% z;@ga?g=jP`4UJ{$Th-&U#vJ!;>S@f%IIr_V(Cs$qs^e6%TSSG+# zJw9v9G2lf#SwBYf=<0is|F+QJr?nrmJ?YP~^p>=IYIl_>1OBk5i?bR(Z2Xv{z=cV% ztpQnYpPGyAACv(vPgnKh^Ts3vF2qLBPp%wj&Nnc=OJNful@s_3Wp)ikM@ zvfz(p7F@%F&m5C9xXe|ipX^ii`qB6>a(op(K6Omq(=KIZ(NE%|!;j7#i#)i+FaH|* zW0ne+kHzcOnJkD-?bJ)D@W(P0F81Xg6Msx{;d(?w^^<=({U{gySmwf2KR$cRk>Pp- zNbd^1>uzlm9+VD$EYjh{ynObUBgA!o?M#nNM{&U6~%(kOTaEMD;aP<1o(rS?u7xN~}!E=rkm+KS?e$l!@ zbrS2Ar}Ne|{iyc|Q`zr%B|D_DLvfRBa`V1Nll`8Q6faK~^`m>F&pA%~BwKeyKjn0r zgFsKpiI=B~`q4G-bB+|(iylosjgMYG79UT^k&8Q#(gV$yA^m)6_a<)Nvjn7{%D6Pu z)zjGTxCdUI&f_Q9g?rx|A%2lx+q7#gt9epFygZ%PPNE|@GV+{b#4iHUre8xiKPe+# zo-XP~v-49Xg$e6+_+6XH?MVso@^n$Z#J*FrN9TRLel$9kuWc9m^6WCliFf+7w_!bv z03V`bnHCrQcy^g%#e4nQ_@Ko2bD0uFHaZsBUN26n%Ax}<2KIa(nPQPw$qa3*%ZCW}k_j7U> z@;S$mZ~E!i1Dbuwr}5##+`G<_%VLFA&T}leW@qz0$$mjU8XfCAxh#RWesi^zt~@k4 zWbdFmt@$)ge8g{gH@j*BEqD_uGZi@BYL4sXd8;L~bo4b|k^9W^91Z)*JJ z<1hdHSLr4*&U^5K$b=uBg-MTPKV!$ZD>yyEIZv0f1$s;PLwMfPquC*Q8pS=1aLv;{ z%5_ZFzx})a`QgWZ{O+f>zvC`7eE;p+o46@;(a33Y{e-j9W?j1)PAlf#MN=|+8l=p}JCO9?o*uXj$Elx2Ru3RW z3i|-0AHI9upTFmam7kHi<{;@&Z>pcc5J8I^_MCov+b43@nSP32v103FMpuvcg{`DR z{a&YAir-Wa6#R&On(jya!Xz-KUxHsq{Rw_jA(Yu)x;L-wgkp^KsA0(dhZ=q@hizz( z8l`=hM9xy{T4^WKx*V!%(ugtEgMN|6KGrYW7LEPe9KVy~E!9sid^~?>7v9ELkNRoc zG^0M&FWXp&ir+%^P;WP-53E*=w{jo_f$Ove(DhWnLF4 zYmS}Jz1mKH(|ZI|Oe9-L~8S6|xq-0rbU)#MX^XFeoI<6<#C_f6a9obG5v&=4*Id8N-jX|-+JtS z*;lJxMr1cb1PVIH?q8ptsWIzj*;wQ?3dBm$1x&7Y@hy;WYgYH@G`b~ z)NeUN&PnwmE0R7PZ~)J$pKLqcML#(-)+9k|-yRiQj*;wM;#Xv@GX;h5lLAmL?362H zS_N5w^@=R^u?wD)Y4{bX>qJ3Waj1orQtK>ieDwfeWU(joOTM1*lI+&45q9*GB&hne zpKo~?Up?x#9wAu>N9uY{KiLx&{p3q$je(7_9u-^;kxO#7{VTH9TtWF}T3Na&C;4hP z$(M1~qk_vJB4<+Q+V>UdYp&o~xM^EkO5G^wszs27NTjllUGS0=(yz#0Cko0YnQb1( z{2&Z(qoA?Y1A>vuK2}h^j>YFWqqUE-wCt{#g2IOe1!<`j$?ORQle@8B#%mudC`Xh{ zL0M>?ug$5Em+{skg3Cd2O{mFNq_7hcw+gnmi@%Jx9u-^;5;;=KgCug;T)|7_)@&QM zU5&hqyB-x>uC;F2OdM(K2?fv1vC@~3*MowQ(mwXVTe6k#GIsmW2T!uVwKOAHsSgrk zuSW%!XA=2ZE;n%`vN?i!6`3qK`%52QMqQ7}EeD9)J&`CkRcKY^wCHK_pY?Z-$}I0gu| zFHak51HzG2?YTj zb##v~t(H*fO{A~b-R%lak1)8rzo0we;Xq5NbH25UWZKmIioEzipnrV-+mAo~_~Gl1 zKkXdadPQ11QB|2@^$D%UY}d8-iIftbMQpB%d*l3-U}^~*+Q$8gO!xs}KYaI=t%>Kl zxXn|mAHV+a!}lNA(W%!Q58mBEe%Tln*-F-X1%nOh)4z_2O0Lat7$+fsN*=&9%k6|C zZ&9N)D!H@G8B<;`b#6Sn?OFa_R|O+dt7`>KM{FT20EOfR=r# z)?Gyb&HdvD*JcEF*AKsc`H(|BXdmZR*|}itBqHET{e70amh%$^vwj89w~a(Tb@$kSeK0_A zhEE^9`T58Hn>xZAeI4)R?ESzf>@P_Ra};${q8!i{l+>3;HwYenfRePNo<6XgJJ)=5DUvGt!UD^|vX@9Us)oBPo3_JadBYKK(uQfw_)qsnjmAZo#Fyy$hrq^lU1a z>zn2`{|ZK$wg(r8yz>D@<^rs5OWvPl_37b-1kPPR)|v|OP0Pb34H%I;j&9At%>zDu z`rVJe`-wY2=H-1ZmgHmCR_m_VFd;-j*+)4G(0wJQBwTUjFg@_uu{aJ#~S}-e*N$Z)D^ykU9D^M8T~S zh@eDwv7tbuUOa?KWQGqQvP3|yg_L%@><;kR@y(IIXLSL+JSw;Vqku&z72Zt12jdeL z`2NT5s0++7z#R)`rx5ztAZ=rw1}Q7UyEu{KGFC;~S%c;;~c4L zC+sCnmlO7F0nA9<^M`n$_aRPl!k*i4j?=XbP=P9by-75o1^P0tn|-}W1WW}&cHM~l zJq-kVI-f7>x)w%m$or=P;UvGNpRct~omvY;@UtxEPy5-FyIUuMM22-DJlhJ3akz5+ zA>{gFKjXWc@}{}%7a^V47h&b^4T!k@j(yFC`Xyh4mG@_bO_$G3daZyIqwz*Q`Fk1% zv9bA3KjCn>o6T{!dV=&SD-peM(U_gy%Z$ivynZ>G%`vss4WU}dW>?cLBp}hG9~+ww zL3)#gBF|=XOs(Dvc$GD?-kW*b_WGq;l5RsT_c*`vtDWTib3ve2I~ja>Jyx>{Vmz(9 zR3oD?>LGmZ*<3Kk(mxM1m3wv`h-9sYc%R3#UrA0^YJ@f)ww8TH8Uc~4Jp@T3l+ke_U@`=x z7sL9go^3ys{5hQlB8xkrUuMNf-6r^1h$?RcKZ+vnp9=!jPu7v9-zi>oA#eH8YRE|2CMWJ#5o$CIA=1iB z!yq!XhcLa#4a0n*n(JCFb}VitS5Y@p0qa{9wU?&?e(pftG*=FZk6mT{F+19q!24{L zQnRz!EV8hBcGPdRN#|D6^&!Kc?j9N0DLe9boa1I~%Cz=NRj{o%7&j|w2mhZ?Fq_lo znAwx8?buD?XKCCe`v~P}6JLi4N?l6>L5_U()k|VwsS&S|H1wKyyRNMBGuf?7UNY%t za+>aO*qOA6eWGSg3?>^6>>4dT;7*bwJ0c;arFwaK#;HeEh_k) zEbruteEpjeGfFX7%qSOzH=lEm@v)UbdAb6iT!5AN+2s0I{Yw(AcIr3tre4r6Zl{%} zEBfiiI;GeIjVS)lPOvV9evsk5T5mO2@Iz7 zI7m(>oF>Uy+1{}@&`!@T4p^_TsQnpnz|+|zkITPmB8t#3u&0Y|M!#wz0_MX&_KG## zp3cK6MVe<5H<``1k-OdTGu<>3w>q7-mhtn6brjd9D>%JLFAkm8MOre#aYC?50R*S! z+@+{O10hnphtsCq7?deEHz8=Gsv#A@=A-taAe|5*%R8Zm&hlAwuk}v~! zLYmEJbG^Z5owp?m=*RM!D;z{VP5kk)>qBpUlS?|dw?_il2iRFrzm{kE2@%)nXQc1o zWswR#)bCwNCa&KkDQx&j{iD}pwuJ{}g-?sD@DJa;%hblBV2&0(=`}W5KT0C)>POZa zEMPAOfxyQ;M<=hEiUQM5_x&WOZK2%PkC7gBCz*``yWP4;JN|;+%j8ZV+kF%*p6#^G zdVpnUt2zHoF3(S_IF<8d0bZg&8PBa*L4udA0wPB|6$MvY_Y|G7PktZU9{1s+sF=kwww)wIa0W&A+@8a(GZGy zp(rWMB1=4FN1o5-_~IU?=JboUK`;eZCxrKmFh0!@#;Tw-D+u7_YOvmrks)3-93R6zz`M*JrY(w2S6M zo38$$?6B-v_b)xP;@df)H&1iyuzfpBP!i5VI)j^eiL%3|Wp?;IqwP+U?69yxWfjnU zG+RE%Mx$Vv9oG7cp3;}kiu9&P>?TACw)^$T2DpFPCO zn(G1uC7Sf@Y2&&RUY3xX`Vo$qD5xmi<=6ZAjIzVBmDs;^Lcwg8dyXBpFpx~EVIUsS z!~tc8PwVWk+&atW^*MUDDEPq?>?&~Mg@@gQ$QB<0sBy|?gE`*#tQM9%0{aHxY24e3 zJn?cM%(26!hF%Y?j@GjLatEZi)QHn+`SX_ap39Z2bCFeXvz|6b5t|ya-)RxqGGnrPKyeBIaA?T4OR{+&YmH=tT_~7> zQt-zQgE>c^fO13^@JWZmx?N$MUcdkyk*volN_;Z%5C zlq1%zvTkq_c1$*t&yyUnDk$p)Q}ESPX=ln2m#1r~KUuV&WB0FzQZS@`c1)>7G2}xP z>;p1#!v2GCbap(;itZ*0K>K3#Yd9RF%PszvSv$&7gTH{Np+&zOp)xfbCR*wk zJ-p)YZ0G{x$Y*92v1p^LX^#c04=Gk-Si@-~-2^4DWfF;r*0O)sqab_@AYC zS*Vq3Bm1fPOBvqtB*UxS<(i;`KWT5Tl<%fdA75v9ui5_BB*W`Couh(uF}vIn{GP3W zCJA2gMFsFFM6X;WFa+Y461?Y0g14&ikgfXOj+Ed%uM@mtM;?rm1g{vzaFTtkf)fIg z61-=7x>VfD_jUMGJ=gtv7JC;3^%CxOs-^_*d70pSlfK17!MS2bT&XCi_a3%8oJQ^r ztH?mz}Zyys<-_wAY)a+2hg*eeRgIf3>7pCju#<7f$hbAce_*yd<$Ae7oWZbRAA zl~nTcC0V^q(!W~H>Xe{?F!me@rPdch%YiUS@`|>b8tvkUlDy|-lJ`x%$Hf!cB+1+2 zWY_j%N}w$7d70(a`|=Y7r>L#&=4>;hD@co@$od`zf;bwzvqc4W8xHOw-RklpThg0_ z$3;MF2KKkiF5u=!-cgMTlW?UPh&?2b@J zyUdZiLM`qYQoJM?=A+wDYG+8}a7R0?W`3O^xuZ!c;3nv&CZ*oIrtTD^k+971>bDCMPn%2q zt*4!beV|L^beA*69F^O7nyG;q(n#FFkoI)V(~@)aDtXF~O+pF>T+y27I%HIwK zTqk$sL$Ta|bL4KKoRwH%Yv8g>?0)-A!dPDBnBCrZh)vq#dxb}LWn7l-CcR7L0b@)al93q%@!=JzU{U84QKg$IV>;j6* zBDX6}L>L^sV4H{1Y_UJb;3|`>Gvh-n*KG@5Xisl>x{~pQAmQn1j^1^SUTWr`A3N1^ zS*CcUaf+U`xXdxU7uf*TPls@?kDTtZ*UwS8Q3-fG?dR1P?L6x+F}(lfU;gsp{V$)s z&OCnZE4~*Y0&=J#zq<_89IG3Z092IMy)5&(4wV$FG&#)CyBDFmcAyGH%{o+btJt7~ zLq!XjWolQU`s#N-{x)-}IfC~hO!p2_!PVE1nks0b5+o7b1obFWoef8;=KmLzD z{`pV;_AeP;b4>3==*%3i$m=fSHOJ;gB^)oB(wDhh^Q<3#`7giz^2dMu>YKm(nj$tA z1_H_sVqqz}j@aA+HYnkU(Yj`xyVY0(Vn6-mzov*yg@g1;OB<@3(3fplyQQyRWqc`< zdzoW$?e5d6McbOClOJo_YnTT?bJb_p(gmO0VvPuY=}jT)o4{ zjHsvchr{`o$l5OZy{s0xD#TyVZQR(U>S{#MqBkOSeEZv#>hx2#Se)Z(3rJ!_1*tV6 z?bN+Q>h>`6s}XtiJV)XR19y@00(Yfa;@KkokQBGT>)=}Ejxyh?zN8?sjoNc z_zm08dl>kPRRh5&u zz2T-XqO;m{j#e$|Nm)WM`chI=zhJ~2v5U2+gkwZg_VNYFGOL|<&Yq)GO+A^P?|PDd zh_x?mjnzvqXE9PGbQ^N3-LAATwmfYTz>FWADdTWW8)Ij4Ny?Y@J|MoPMbKSV*G+@8 zUJf*_5X;l~@qK*%_~VbP_Pa*b)H7wLoX`kXH|t7kaDbF8odzh&)}0Qz1E{ro)d4YL zRA}7Sx<-QZ(EgvYn+o((4ctAahd1TlLXnl>mAc4>M@y1Ojvfr}zR?f< zUgwxnS=*G$tz{$nK6F;=myEs)ra4Mf@2x5yN0hCK_V#1F`i2C`GA$|}N2FU7*Ev?y za-}RYW16D8=yjPFl~jJ_rDaNt&bn#Jigr9gUo7{PDlG{vaVEhAFb6;tM5_6P?LX|hACCrX{eVJU-do=`Sq(_)zmGf zuPI$RYs<9Xwbw!_xSOPQUC~PqV1tzLp#xHpB|Sjuhwt8G@0JHsq(=F)Q-VqFw(aM9 zqeDmaLd|}tp4LV5Lp0ZvEA8>q^EFa`*eAE_(hy{Aqe@2w!$febpjU7psrS9W}MdzyK z1~NBk`P^nQYkeIeF*d{=I_i&a{}&C!$e;2!(o0pYvJihrrFFWEwNpx$&SIp4ru!W| zMy7_`rX~B#r&~LB8&x`>6baM=lM%_YFywZBK^UOib}tV8kgBiX3^%8Z zuh+%K*N^W%{`C9H`5(Xe@b$-^xI2UlpQtITDbbs5r0ZvPxGAThno8~UXrZ2#Y0^5q z+gN(zdX*0SKyMV_Ien5YHL77l2v($Q>2;Ycm1M=2`YBsFi+yB9x&0**i}`Pw*jnt> z#fKP-1nB|xAK!m^`={@PZT&s<&y*?c!btc$-HF!=%*XjEFpacmVnMyzTD9xHka#sFbkHvHqsQ81YtWP??Xa_LX)W98 z-Z;X?IMPwOP{bT-m+;irNSJc$^!tbxovD>DYW!aw5&yTR^BY|<2PJJl*T|P9+Q}B2 z@e1`&x?`uAeZ(&0`$Oz>$-x=MltArGD?9%;S$f|klI6n?Lp3Sdf6?qAU5&{LdNpLz z_a-5FmxL!D;@PYy{Qv}~@^r1Sb9%xlex`x zxatRcjXBZKZc>r)t)p$%0>LH}TFYvB`LbLadtBZ3d)GbL=(I7S;e~F-zK){{(Qx3o z66T*i{O~mm??}aR?M|{tEc0cV&AW}vTgt)CCc~6~?I6-`IB92)ezCgs0ApVVj3Os{ zfRRLZa=P*snb-s(saY?w4}Mp+wee3QUq|h<3|fjFDJi%CgQq9j$^KC}Y!a|z1&@{< zYuahSLo03FIPG5L>P`Db@O6Jd@C_+9Wh?Qn;o6{Ytn7e(z%Z@TAo2EI=tS+W}N}0{UwFrb~yR-Yrj8ob&CG#ZF{sx%Hr2u$_ALXuII= z2e$j+JMDnvp)=RMS|*;&d?+!EogLK+{(h*Qgbv+JyQO^XtYf5H?cf+vGHJox#EsFk z!{8!$doVbO8{Ma%ffE^9?il)QFj-gMbiLkcr;FK9yR{|mu6Eg3g>%5JwD=e7`ndj5 zruLRHwNZzwOrJO5in^MT^0anm?c}s`{@=g)-`>9e=Ift$?8HV^w_m2+y}3m~=}2b4 zkm`5bOSSvqJJl|U?UbSA`ssJ*8V56Kc5tvr*v{$4=f#w}9rTj|_a?jD*X9n18)a_G z)49Ce;K#F1O5Jk(ozeGbZXVI|vFx$;|-vPnM1|NH&Xvl4x^1?wwjbpL# zL-~x(#*`SoEfB-7aiZT`HFegTv(?6ec+ihdC-Iu(2?UeQty`psvnWvw)yAe_XJd_r z(Z*|0BAMoya6-yK%}gf}PFLBP(}KCZ-Rx#JB9Hp56(5!oJDnYqv-q@98JY4bkt?T&S%-6YEAEc}hPXAt|HWN3dE~i+!D()*2eV|a{HFJ* zxBQQF<_-Z8`*jZhRQqzSGUc3uc5)U&(9^RRw>CK&**t2uHgza^$+b*+>~v;o)3YLm zo*sGF*6Q+BV%_p|&AJJFW(T-t;={7Do|*5%*S39!+Mqn0S5VDMJK*j)72U5vq=L5S zP#ZU!X?8$^sJAwGsD0)8qHL?r+N7uO)2cwzpM-ET`|5QSWB8V*^Y|47>FlfdV#Wbw z8r1Sx+2yW0y<5L;jF9qlUO_SNi{lr0>SX$m8b_;Voo#ycjGZ3Ti=6dAdJ+6y$qGs5 zt10|MK`EY#f=&Lr8$UfNIKQ1+mvEvWH*n;t69k3mGXv{sw03=TH->sta4kgCz=?X3 zds%vHKvk5(F1>m*KqQPht4tU;SsoeTIuXGVyk=liurn}Qqu*m^@sxrb!IZ`Br?|5$ z8MUcWcLVLq-?fCf8-qO5@;$QS z2MUUH&$Pt9=iSR4eEMAu-PR-e(eQ`_`GJ07U-@Vv&w#O)c^5&dA)P}aNj{|^w{c3B zhYYATmRhtWR{|*8Fg)W(L>9p_DkA#N~xEpi|TRHP7~^C)`DI;gHT5OzR(L@ z>H|TK?vUT5aG$9FwZxb8xpua-ow#?}3tgTrqDQxQtzWb))RNE@^(0^D@r~{@x^-@k zdkDs{FRI5wW0Fi)^(1b^)%v(K)_ll(%Urq`mruWwM7kPRCy!`c*;F7Chdo_HkIx(; zaMJgL&o1hCP4ef0pX#Tn zrPGhH=l5myT+GW)C|fIe>nTapse!-?`wy zc%ZDx^~#o4yMJmt`C#E?_FVK!YWqp{yl5!oplbMRV?+oMk^t@LQjBEnWcNw-{4B?# zwKUL$ZLl$2eHg30sv)lrCK+^X`n*Y@s7uFQL&~AwmpOE`GA|J(IrOt^EbA<+%b}nl z-NagE(N#lUB}}sDXWgfisL~|T`yu7g?+eY@wFndqd7&`Lq@VT7r{)@&Jo;FsT>3qB zYadT`q9LypY`>s!=_DJ<$H#0J=B~?-SDOtfn|@zr)78qnT+p-N6Z!hAEU@eoS)_Ct zQab&<(7wG{nO6*H|8~Dpm%huYq4;61A&rz}M%^+tJ)L@=q}1&j^Aaj$GodXCDW`s4 zD{rF{R=+6vao{=pAB3QIt}3*wuPyQ`NBaEKiqJ zOi-LFz_fc-rasv+I5mOtutx7#eU+#4`e~rhy5W)ErEQt~(^tRw_D{cl5{UG!5A7*A zH>Kf&QtRdEymA^P$-%qFB(<*U>B3!zn{8MBL3#D^bX7ZU*-2&{mX$M=&B2KW<<-m6 zRrR=SCwcX%p4JMj<55=qVNd7PQ^%v_;A4_guZ|}>B%R|?MqO{LTFrgQnZQT9hC8Wa z^bQ=|^N=a7aXh2WhnQU^)CD?zAmNerg!fqwmX+St&hgk{iw}ytrsMJ`lk%Zxoxhq?7Lir_8Y}fml_`)eC+Z7fs`*jQCsbdk{x(4+} zq}7vbRrYzdefjW`Gzw<5(8;5*SFVMw03$o_FwT7N(#WJAFHkdf;1T)rO~1(j&eP^% zDc#yVz1mbpY4gWoC;G?tuf>nP`^bCwACuI1IXxt&CpA?Vx8M6hB+J*KnplPqY3SGW=%6ZbRXsM1)X##TnY- z-^lPGBqK$BV1$qFzxz-B>6btL`r+^X@aI2&`2J@;$3==f(eVal}L_H=$Blz^oW#r zV&kk!?qOZz1Awu&d_uvbOYRXF@kBxG^OCKW*oXEo9(>eqIY_cTv`1vb6a7v}Bh|xb z@KM3_7|C*bB*YU1vqm88`)4k=93ojG&?EBUiGs?%vPPDNk>CS@ks3dC!B-Z;kq*xk zw3TJ4blN_QhjHMeg5iACp@MlI#v{_zJM^uor{uqU_(I~ac~_#MvR?zQ`83XZRBv?_QP!36ntF-TjCN9~j^x)<9*tE(dD;y4 zIEFLw>uHR5^Qsg(?Q_@;3wDdPXU==8_Q%^_&-7mNNWsx=i>DFWqYamXAnCSv8uxt+ zQhKIR7Fx`Vk@21|W71Upj1Af)5YFQR^N8z57-!4xZ+ztl#@%_8Ae829; zw|BM){G24YPqMqAN@`1UP?9kb&qbd5NXalaY=-D|Z1h;B9&MHLDR$RoA5W3o-d-|m z&EWdm3py>d^d}82PkPaLc{*=RJBCh=E6BZCGLGg=iF)bz+9&0-%hTqy2kxdvWs>u? z&z#Vnv_RyplOd`FWGh|$p#8Gv)2QkpqeTMyV1RJd-_qOWpGIdla3w056(mTsEx0&q z?W29#XQ)RdLj-)GlCzYAe(PN?BDI^=`f$pd!Do#*w+*W&M2Zsa{jg7Z?Rk0Hpnm{U zy56_@0VV3qRX`O!S<4U`<}~!A4I|;4csp#^ z-=X`op6(H&HCL}TT%N92QprWWYRjqSu7Vno z!sKXF^I*$JKp)!D&b)IKBk#OfVN|g@t=$_lC!8mZnN!WZ9(Gp)xeMWG?bst!tNTED z7ea#6+%BmZvqQ>_sSZDC7{Xx6nBOES&P9aOivsG_I2ufumi@D)oXhf23&2F#W}$dQ z`bt!4dni3;^PJ?E$Cj-gr!OU$pOYl>sD~p(_jQbVUP4M1Fm&(uIZHAtxgv{qJvm@g zWdJI8_?BWO9cq?IZq;adBA%2;E>Bl*vM&Q9b9PQ8PmVFt#v4d|{u92+p>9s6J!w;Q zc{)GFkMBQxL%YkKku=WKQxmjjvwKg-`QllWLOP#S0}*3{@Q{KdO?;e!caMla^X}={ zVb108vpPdX`_Y!Dloo!*mg$3GetgGCc)F1$mhKYrt|{snb8TknJt8u}+gm1~TH$~7 zIKHH)_Ne=l^1tQjeB8(;ka*tkMFePo<^@Ikf+z4bSE2JXqorJBRk4k>Fi+{7GKda)hJZ zv~@ozvs<3dk5XL1MoCk|EVpZhs0Y@qF`;*eyt8@IA!ZreK@UtDl)-(*j^=}WS{>qt zq=Lvv+}Tl1y1k|d^jNf?Xn)e~qNyTkGwY#9p*Lxjb!@I&_BoOJ^_RYnyj%1El)(Upjly_T=)k zdFPydbeZ|enc7Z2-9S?SW%6sk9`T|r%H`>bg1SLP7kID97G>F-X4lWZXp?ezx~5;U zEhLBSru-l;TfKtpEW;~Ox)TZ}d!{cVcN=3Q3Q9>rza#Lnmg5n@utGRi zF#C?cD`#~(1O+^L5B`g`AeX1juqPBuz7qDD>_E=0`F_y`fvJvkXE zDhBj45JvS@!$Z`g$2MP)`pu0iTWG^YnJ?OKT%Il(mtU0m%BkSay6HuVFQbA703$(s zY+uhudjySpY)*Xhiwfto~@d#nqVLgN}Z7qLA#yB&wFyht%Dodc#Q#XtH zm3K}SPu6@nP22^nbu9|{G<2e}4PBZ@>NU;dc4( zK|Wpb;Vx(Q<=)*7_utAtvb=amSlnfQNdMpYgZ!TS^N|0rXTK}|Uv6XhaF)N5RP^C0 ze{+8;|LE^u_3!2V`u7jKSO4Aqt^DFy{zl)e@}>3WgT51TRS$jV`Smyd@jv|L?JxiB z-+uk-|G3D1e*33?|9^h{O3sng`ze0&{s;N_dbZ+1obfk5{Ndk!kzYQ)B))Az{>|5N z{7lz3gR6FYMF-7QRTC92qK5yYQ0TBkXL;d=i>R#se#qxsMDq_9RbPHzf9EPtUghVT z{Qt8IyM?-iM{w{Yq5N#QZLF4|>Tes;Lf9av)Laz#(F!B@fVGmz0W@X{VW zg+iec804D7^4|i3d6|1bW7+G6R#)g&b;bSin`zznAAkApze*#pk48;hM;df(Pb?0) znmMnHJ{@$G*)PzE=hcN;qYl6|b>uhd;Sz(c4koD6Qb>t9;yD7}<)mtDRsuE<1!Z*P zbOqVnue&em%tih1@4x)N8galuMbTonBb~UYM+S0zp@XcGxccih@(41*8|ncWRj>ZP z0D4=CC+cy~VNZY#wfh&=0vriH==A*@-uKzQN)$xH}-2Xjo%AR zFY>4GQ-F?ilcX2<3&c3ogXgPy-2L?FJ`y_0STfdewV*>e6-6?c{Kau5gQx&{=SuQB zz(qxIS31sQye^lQ!%qP^!YTzFO}izh%NwBX*Rm5tmN-?$KIpR8WuU{pNH0)MMRE7j z-K!+%}5^zyb)Rj8UnT&l|8T&pV+b0Zk*cYA-)L)svdPeld+G4ZfuSdDQpN&cjZ(RbwB%!IZ*-h;7X2*ilVO6 zosZy|jIT%qboePiN4iNp9l&BDb!0?6Msimf`$))kDgoW?TRk0p^cwSwuoh9rnGB+O z&|OsZbjL+SaaY>UWD>iV4@pi(t34)CIM9x#BgUcLR?%MBb=QK#e)co?&(d; zGa^|;?Ps!9Q~({KFsdeg86zyB_A{A^;ww`5Q-oFZbTsnkpu?Nt>F)XB6O0b7GICEh z^*HFTZ}oInPDN4o>&~N$G2e;`phFZu2QDg#X0q-=0xl{m8F3o{JRMQH1G*=mlGDxN zb)IMRtXxx|v9J%iGBIOLcl!c#9S3Sh2YhsN)SbEmLyB#fct?qzPF4lG-MzK|l zk5)%V-Ksl$)QkCA_DRHkN~2%f)yTbZFU&QFXIz)C<6am!kN{GmB4Z8YR&`B6-0q!< z)Xm(RtDE8G3$4=_b0FgKI*p0z-E9zuxQ0QRJkHnz5uax-CcbyOK|C@T#3SwK=(*eF z8I6hW-ER;N+d@3hQ1RRy^)KdaZF9SO{~#W*4e>xj#4}bwz}LT+7jGLQqj-qJ=v5q@ zNV~f~`rwm;9v406VeUot({XYHfrp|X4?G+|z(ne3sd_Z?btl3S^?1-B#%s{Iaw>|t zU3Y41UsMPOpr=0KLg-oF%YIjR%$T>^z&!+O>*7 ziIjUgZU}+5yUL0NcfmaKbt-c3VP}Bf#6D*jte~7gq>2j$h~h$~bG*L(O8P=1rwz-6 z?u#M4?b&GiX$EyS*5R8u%EAc6vP`mas-240IG7)OKh3y!xF1HZ;%Fx8ZieYbE6cAB z()ZGDh_tSUk{7OLSEpD3i35Ex=21qv>%my69(6sFLDAUMqi*M3Ufs^_n^EOd6wQ9! zjWh`o)a3?Ii1}&+$4NwUropQExl#7+Hi$-MgJ>jO6;0i(yYFUy)V-^@Xo$k7RTOtM zeY!u&b{nX3HPk0H%b{Y=vm8Dz0#|c&RXy%%X_j+W!)bx`gx^KZNR~K8%;T(+x*GOb z`yGkyN*)e6MD^Ki5QX@L5rC73#%6aAoz`)~D1)oTQDVM^=q<0`un!wVrH!vD)6x;EEMzo%0%pg};Pp@qs;X+#%}fT50#l7WUKOLRl<{F++|@Z53;8@* z`gwGy2X$3Fn#J;l1@HBcDwVJVZdU-_*cEH;-ma$p0TNYI54wx0qjFqiR9F@VQ5xO* zqS`{}-0Ui1JHkC2p_F@gh;dg})#I+0XEgYP_yq$USqq>;ITgj-FVA98Q~({K0D2vX zW-hF`0_dv1KIkTb>?oD)x^0b(-ILtY{X9C|6o&(db-=U zdb%s8qG%?w-`EEolV|VgE~>hc<07I^p9Rp>>ieQ>ekPvotqnD&W6NsC(-GrP59fhY zJ?egW|AB+fPiVS*0eTbjs9XXP$C(VG0_d17FsdegIXlo@XVw=+$YdGaj!ifBbc9vz z>6q7{9@JIPx%(YwKUsv4obLSw03FJSC`=^*^y5qhQ33SmN=P>GvI6Pl7w z?w znrTrT=$j~j4qQ|ecctA-c9Y|e-8qNTRx+NfH=y-&53^*OR_?RzJbhDF)#L8BTgMgk zIOwpizM8w63gq^b+`T_?fMncg1hC}&eh{12gqN`)mPlTR2e>U zNuZZDvt3_}!TqFr9kvk~>Hz7mQ8CxbX>$P8jrwEWkf06p+B!GRC3?$J$+lqiesh13?uNqAQB&6Sv&uQq@qg^>>3<{flF<-R8C@xUb|(o&v7XFqQZ8drUstg- zRdqKE_JvyOxi*E>fRSyG=u!w?j25F;vD~HdG}el>WA?dNPhfSl7`=$4+x@4!iJ-Hs zZK&m9F?x&^qgSysbr}Z7w$)XwZ7-#w{TMw&0|6CH-70Su=tiufI~r%OF#ttUgk9CO z=+^!zZyp##?`N!Vu3fH**)kU0?my+t1cT`PtOa{w)Q*CTno-}tok2JdICYwnb%`#>-}toWa*-tY=#9+UvJxA%#C_Kn|Uh%Y~5rty4`>3 z?grf-^?o)(p7v2U*^F-gpYmpb&dp>u`XHP65qgZe$!3%ekT0N5Wiu7MUz=fy@KHC} zjBfRx@}_}d)ce`Y4+qy#I|`Cg=+^(q{^HopbkzIV46_qP?I?(7N(G$q27zJJ``OH! z12F0)o6&9lQ{F5vh~Cd;m>7N3O*W(3{-?ZAU=Y2Z&Ft<}+c_!gEk{8Cr?pvk+iD)y zYU}-MhB?_s-DESm#ecHDm~*rJY_@f()KNFtjBfd#^5%d6@cnFta==I3WHU+uobpD2 zPPFXB9b_{<9uE(1vKimr&zk@S(fip9m57hJ$!2`JKW_>cMDJ%aKm1)s?I?(c^X-58 zi(@xa!1uEmiXe>IQ4rC5Yd>!Q7)HIH&G5BT7u{qtzSW;M1Pr40vl;3y7u{qtzV&Z^ zF$eg5HuIzJuys?L@ooL?vfMnIsjc_38A?ANb(78bw!i(w+^F}n*|z&#vYDgs^;ZwR zrJpwd47N_P835k0*Mo2ITV0xu(m<^={dSeE+@6a4pt{5FhuiD&uj#g_s`v(`j=F;1 z7sK|>9aZR#KI-av_~e9QSN6yrd`I7Y<5*0ewFWVW*E%}KL&ee+<<8-L-F}tEd*dtm zjOAh>1{|@7;XC;GLH?`sj_75&dR6no#8kUppAB{6EfmGD-c^isy%-icm`;tMRi~Ou zf?+kxDdO5jr*|D+M5n7jaMf#_wU<#Y0=A|jeI}jS*6S)I%he)nJT`JdwGT2KB{ z?)$CO4=QDK6kG}v)K)L0Y72_n&DJfHE$iu*AtOXk#P|-0V-1y>XyuHBy_2id?%``X z?ETmA(a}~#!e~`EeRbCJ3qFrveM&`J8@9Tq{9{*ni_0o%>b4y#er_Vo&yQDh{6zhx5@zP=AAV*X zXl>Ky1H0rsS|)?4Jmtbz(jlt+=S@Wvick@GQTz|>3pW7TSeKpN9 zdB?$LyD(OkjsQ$DB2bOesY&NKdnZNU*pFPSdyAq$13K?M(A(s%0=D+nX+fcx*W4Ce z`0Bl4(zJ0^b?6>X!w#2ss45Fo%M{|MI16PA`T(H zp^AutJ7W;45={!-x1zfO^$IkF=u?Dkdhb^Sjv2&3ArXf?>VQC+rH9I}U-7vpxGAtu zQ8j3Ts5H|qMN?-0ShyO%n-E3=K+R@Cz>5JWbQwx3o*G2iO=+Pk0yC=Rp z`bM>Y7VuTIsxS3uSX2vz?sRBmWm@Z#*wjJZ+FC@);k3)i^AwDaL5ND&dkrXSrsF8Hq|ldYjv2%?2w=Z8 zh|}Mo;<}_D#tT!bi>hEd7CJII#o9g;74_Lk!M}U~A3+jyA8`Xf&8En}-fTcbvm00Q zC@CDe`KA{90EU9%iXNSkZ7c2nH?@FPlj*Us8qmr!y;KKxIZ9{$=zoh3>H5*C1zD@% zlRNs^9ebwhHu=5ovWPC)kfExvvCWpR)36(cjT?6cK^c36VL0iGAetSo+q~TYDk9f! zh7YrW4?W@7>tiSM`h2Jwh#h(~_c(Q}teGuutu2rz>kxEtabVu6B+ zrCDvKQ>7JqFj~Yi#A5VcfAz$C9>CVWptkn@Y?KQJUXECXXds}XxtpaKt=mcw@qu6) zY>ZfjXrQ2?X-1puSkcm9-_G8v0ntD~MN{{h>{yZD3L8jq)Z3b)6iH3T$`d)hx3&ER zxAnwoqmIx=EF(lJ31aeEO!Bp^{VaV5xVDWU-fhq7R)_C*N`gJ2qR-%_d>saV&)16Z zjWV1QGN8=)Ph`q49CcofTDDefma}K?b14h_?PsXCEnmwb>+J0*s#47xL8UZ9c9GM~ z3maDYS{fC3m&?+IV>fza0gN6$kE4fwZ3+5Gd-~3KM~oe7_-y~$RDu^NQZ=B10n)6g zTlC6~TX`a`tuC%Etv_Gi_}2Xy3>@6p8yBF`_66nYBcat{^C3|g5gJs^vu)J-R^O@Pa5PqoQhk(T{$zvqrOScdTv` z1^2{UqoQbV=AAU39Yr7w9emVK@Q)3AsM*Xzl(IhOT{p)r>|)(f6%9Jw%0<|I*x zQqkv~jvYjbM9a9xu;B$!P)0@3pq%W`(Mah|fo`Iz3px%eiWY!*N6zO*3j7}afuA>* z#ry&_YY?kHK;_^MY34k3;Z1C7<7$K;Ml%b|hJLz1BSYpBwX>E+TA}+f7OCL8bV?}V zGZ<93CV0m@dcdtAdSFOHt76*^W2ft9CVIfSx{5=p^MI}{?SoJQ(xp}24dlpb5h}&0 zMNmHhIA#zBg+v_wUqC>AgBr4{&NPC$rSoQ<>Y9#)imGCRsI)d+ilBC)_pX;3K_GqI zM}~|F6x1j1*FnuRqq+f>T-&3{Z4cu#l^YZfs_1V}%M&(hJ*1(dA4yoTW z=y6wZ$kd*DVBAI}%0`!WQbfDR)55Z!yBseWEszMtQsMN~OOe*DjW7lv;6KAiXGZ`& z)l4F2sOipn1--g-5UFKED$;ff)pcdAQX|+LWrt0P+k$m>L=ZzzXLMWC zGe8JGt0Cz$yVKD$mc|K3Q%u9QkAL!1A=K5@7z`^y{`M^?0D&`>1>>L zGJU?=BFEMVV(W1l5U56J)kO0~Kp@Y`dfG*Ohx!ow;@pBviRg3Q-K6I=T!ijAskm$b z0t>qR5g$-xa8am(%N#PwfBnn~Cj$chGmKQcVdK?%HEEFAJ17FV|7_w~fN7xSol@QFwEz(J)Dz{l ztEB&K57M-iocD>;MLhWEky+hueDu{IotiXI?VViBHqE7ew28*t ztBBCR%^ReyTAykr)lJWAF^c0WK6=CmR2bY7_C_XkbW}wiv|pA<@5r2pAp8s!&)#?j z_rxGnB_8Pdlp06_+crHVsL582v`iW$hhQ1tZi%4{cvIckGDyv*QEL zhj0~D<0QDJ{st9gbpmz+`z<;b1NXv=pkio%?KCGvKhTqFb;l?51Ef@d>^}qK(GNUE zsvk6Iil2b7cXDL1G}YW!a7KD|6=NnnyK5?HG$`#IR0Z>ciWKn!$D{fI4%6v$#1G!s zZ%|Qo-bW_o88JS_0^u^Wm56rXtEzVtpf>@*KG zNST4UQ&DHf2ky7!hZjE&WKDQ{w7O3T_d5`SYzL5mfsU~Lzc9l6><9Pjv!9O+Vw%zM zvp{(>PFIowR1v#73u4}a`}xng`-SY++Mb{Hv3GKV%(x%sHCNFy1GdLJBE&fSd{6%Q z7|(t%P(KSg9@YIY^QouvGe7nlbhKKSsrw}^IEeCbmJH}PsOajBy$jlbHY&PXsH+OS z_q*uohTSNsx7*ZAMNv1Dxqsgck@aed@eZ8K4aL8u*l6~fS|8wtW9*$&<+K=UCt=L& z?uMQr+zk;KVjzBK#@<0ya5qGi6xWr))&4AM$~&pbGcI`X zPw12=xmdS~#XxnzEhdhn&ZgR0;zh+dD*KpPuv+MG!xQ;FXcD5D7c^~JQii6 zs6G>JIH+j06e-A1(Oo7K@qH%TL>HU(qpbGry!~P&7ZufILfyzeSc=G}kZVqZeerYZ zg5LQ6b&(Yn86GwIPO9#l3nKcVqGtzp!6piDv2Q?3-$7N-+a(kw<`cjI?$_i8dPwDB z9YIu#Z^R%Kbs2Co14Q{4EdyRqcB<#&L`fK7o&j}RLITW38G;O>ggu*4;%G)MYNwy4 z&4R7_we&`_6uF?_L6R32}2WX(>JwN7tvYAi3+#!dUkokQ4IyySV7$O{CU5e(e=c21E z+Yy3c4M3`esi-dVHMxFw0>;g5?tUH%HMPWzn2R@PK;_2vI93o;)^}2s)9lx5$X!r& zyNU=;M92ke0`&_}=s|@%`!z_7D`B}}s(Lnj1Hx4l4>tV`K3W;B?}+Fu*ey#pQ2-WM zUqx|mPcvTY3+VUS^#h!?2gv?2Kpy-66>z1odLz&%v3GK0vNY8C0TvjpV%>Ue(ohwv zegLw(_k*3@A>F1xWz^3Pjz#qWEHg|DBX2ME8+@d#59pe(>u!-nYIV2j13qRQ5iPpR z3{+I=1Lk()l@%8>0yw~)2eVw@r_kZDtpR9s?0o%Z$_MI8T}6Z^-1OpZsfgA88+;(m zpokR91ATBhHt+!mRxva<^ZuT$8de|ZXFV4MAHbMZ6c4OCyEWyA7hqZq?T|E=(8sg= z43LLhfTaj>L2CpMHo*vamYnhfI9e@9ux+LU2SJA%nEL|46e`!*Qr#D%Pf%Ik$qg~( z3vf25h;j`oUeFw4DpX?y71C_#zCgFFH+evWWc09cG$Mb-Zf zqS9>F`9c+2<_DxBQY(13L#%wc$ zqmcz?ry_DAdAOA-iahrnRli2RkdSQGp2Xbs5qVz(u~;~sZQ4YLT(TjrYFbe>#sy-9<{q^baN6~ zEJXQRt4yixn&Ip8UzUP>LdrX1d~)K8*g-a?;yQz1V@u*gWYYjKccG^4Rx}~*yhtcx z^f8+p>gDEiR8E^24^P~+!HJD256&_5gly<|nV!@a?WL)nn=iEAxZEPDx;*x)40r6K z2Aiw0pDm}_*AdY1U`I2^Q3!H5;#aqJ>!8CIRz_w)>60cu?9X`e1OBET&HZ`rOPc-K z=?8mg?gOZqpyS08GHioUm`*$<^d%ItE+#ab`_$*nEB5XRU$Dn+uKS#mrx#qT=@@th z1e4?#z;9q#)3X8+^xV&h?l&9G9j-LC@;(){wYK4vPos_PcNafTUwsj~Kt9V26R{tV z$Cz7R#1>pXW)s5gp3TJ9W+wIy2j>~y0@{?$uN{f5cDCdQ63Dt>I&T0MeohTcB*E9v+x&&Yg7Hqi%J&ft{zb7X9s zbgtR&J?UhJ7=&j4Q%AkZZhalA_b_h#6FzP+yfb_KMu3mG#uWCV4PUJIf}GuYZ+hNu z>oe>XBlf+8Ve~n~KJZdo(EBhhdCN&3r!K?&7&d5Y3oJbY7HJ+lk^#Jt<82%?r&|i( zc9nTVPiW~sx+P{!to7%tBk+P9W?=1Y0>EL&L4M30*thi&7G?pL-5hzBgARAuw8*}* zcEQ#(bo8I0)eofy68}B}DL?Psl{)uq|hZ;tf z!?2JEIOMr9tB>1!g~mhI5m5{sFCH`SPmIERh{pL&uZpfGa5$*sOuytG~c z2mg7q1LCs!rjNpOssYjKWG_kWpa&$qjtOzl)&p2Ngm-J^rtki2U-b41*a@hQ7{D%_ zp7n>Ir@n;hX|2`jJLWeoqr(+NYItX!@3eN1Sl8PG^nj5zqTHk&*ILzT3c+0Q$u7XS zfCzCvK&FF!L%zmNJ=Qe-g*5dG6re%>wC2=0>#&|c)2Qo+ED0Si9zXC^jKXxH@x9aT zqBv?U6x1dp&u)=6Q3;uQnYz+^dSg7xKKS zM~C)m3y?O|53b%k0r}Baub>*>tL`UeJ08FKl*e!8t4(boLy$lJB%5)?PFD~;p8GEz zKgCzKQK(KR&N|G>OSw*3TWDUzx%c3!$XAfnu0v6h23cvI?e?HFMm}_Ns#~Y{--d*Z zi^X6WIvv+ioOJkCL5_b7P=Y_=1Q?l~Y_7c;TSoP?D@NUC;fI?|fjhJ?87vmB`FCoL zWB_lB++?uYv4jI3hvYlENm1twF`fF9&L5@T=e7PdG`C#054I#nIz>W_4q%TOLv=<8 z68uro;yP#X*wi^!@9aQ4#=N=Z2-vFAiLDpQOSw*M4X!cL?bmFG*?3tkTR^1mUW$nh z19&(vz|Wh%`iyG(RY6ZS$6c*un(C=}V&9iGxgFLt_VR9+RF3%X%`O2P_i(S?6H&47 zo(SkP%prdMA8`h(%!X`^D?&InGd>Ff6*+XSErExR2YN#+n%)1)=Ra#&y1| zmWv50Pj&TCm`*gtC%bUeNBey0h}pYoU2Nj1?LXT`z3-#?sQ(N*Z5UL$^m@`bwUsr~-8Y?_quo zMFQsfC;PI+w`XK~=~#TtanNz&hafvG6y4sFzJ|#S;|2~Un-*l&x{!}s4_i$7ny0)v zZs1_Dxv%Ndec7@=n8Do3z$zO!m~8HA`*}?8p7nFYGcX4ZDw`g@xZ152eB9#Sx*1|) z?l#xP*hVZvE-)~;G^bft#IfA&K;0l0L-M%B_)RYLG5ZrPmwh~Sf81N^OSLs{F!|Ka zb~<0gx0Sq@^l_YV!Pp%OlTH21{)CQQ(n&9Se;)Csk7{qnL1oiJ4A=c07aRASui?y$ zj~gYe$)>)x)7*k_L-xVA5z82No6~UOyw9h3_lqB@oXcr`a2~SToQ4W6$WC*b%bpxJ z;u*4mgJI5nEzM~zdv5Ob<_*Yha~dV@ul6V0&$T8*m*GKdBbFf-80eUBnl|9Ae{w80 zEQ&CmT8kol+`rqLh7+#6T>Fz_xt3d6;$q0BTjNs6XE-BewF*v{2HA6@iOSy3<=zri z@pc>xZ|Y-tLyIoL+|J@>{Z#H>nJ=yTd4>Y{W5SxA}~c%2&%Y z$M)9wyCbSb*@$Dv1`alEI)B@xlnTd(IJ3q_+rcUGjzNn z{bLiyM`763L>6??h~n6`u_Nq^*gk@BZvf93*;dYWUA12Jo*oU*l9; zkAb~}>UsMt|JroH++i5ipbE0{ycuNMhNsv>v9tdMIjMfFhiCO3di`(9Gi0L@la*tK z$b-Jyh7hpBoMigfBoXx2G{v!-@o8MT<2oVpK&Pw6S)CU#_1Rp6Q*1#eeF@ho`gETc z9U&WUb)4{S1&zM@^L-lGx9)-Y2VX`Es$F_LXcYTNaEceHk z1LazCK*s0FNxlbi#Yw&DzmIsw@A-w)SaP!Ls{=Q)rTqW4#=v>J;B)D`q493xmDrbU zk@DYyiDGC6)CG_3koxP4NWr;MNX zbJSo!)#ayGHppv2Xgg|7IPw($ObhZ}C%VbuC_x^W62pKNET%Mdd@8SBY`Q!Idpn8X z=u|(xykkgDU7PcZL!_9axHWo z!sOA#e*VcCDzCSJ%d0kUgiKx?d>EfTr8ZYqJ^NI`HFOSbKW{OJ0tRD8OhUINft+z5 zDd?s%%#LmxbJ*C%Oc!1|U$4Y1oX_+bSeL;+4g!!1Ocr1p!(@Ay1k*YA}JZYM4 ze9XYs-plsgnCodu2;& zXP?^YnEmH`%oTFCbEjMVp|`WWbVoNjX2({?%!$6d1IP#v+cY9Yw)dD|%!s0V%qah= zoqOG=51J4@W+@1g&3deTusCeHU(THL%R71s1{K>rce)&mr_I%1T!Rhs{G{V)^GLgB zNA-_+%R6gwtl>}44gO|+!2L@jBF9>0J3@@$Ix@!^8BXPJvhUzyGLRFnj=t082u|$f zUy?DKw)v~W8u_aFH7fqRM)0luN=$iv35DtcN`HL5A_{`AeWPEiiFOZYh1udZHw5&nDH}oYwIttGXaDB{3f+I z@oTp!xAH5;ayqOxIVDavL`)9z zodQ8F$B2y4uW$aznld-uww@~-VhcIshGkmCdehZ(WByiz?C8d^Mt%m??Ho*ryrTTE zoPagt0BhtF8xQxL{alr7xZOfG%MC||cl;W$4Beos>W1y5;BWi+4F{jPI%Kmcux?`; z8wf#;{z{HDEwu zX^zV~T(HiNX@%tN8@^gt>+G9rXR@f@*{|f78x~boz&-epBcrmgXzOv$J5GFD$vX1p z{Vc#85tYuB-emy4fWD?5&38LpD>{!W7V^(HU*6ot)z`gO#bnX^m4Cx!!-C@Ovg)`T z8I#5RX}{jmaV6`V8;)UP-t@1dJ{CSf)_yK) zW%d3Z{mGG0+)VwSr}Iv$0(tD-1F`bkF8|=a|@jzH}CsM{T*9Hs9mg`NNaS#Lb67g zE`oj<68l(42}E#r8w2-d?)ER{1zGwlbFzBeT~@{2k+E@6f6BW*9QUj~_v0cpzhh%; z$KMg_(63o{`sdvO7RPyzHb&gs#=yP0c(HMH&>-tLr$JW0-DkE^FE}!aJ0{s6>o})n zwYs->0Cz-J>hIXDgTFgArXQVGO~}3v3J1#k9X1B;(9UFWA3V-!kQH!;Ecg@hj>)1q z&7jyHS5~)syFkK1 zwl(rQE@id34nOqz?KF?*y2 zI<9QpD;>ru@JyZw~QsW$Pxq(ET0JmHRtl9r{(M&EF}na5EwMSYR#F&#P`@;12E7#*|yQ z?R@YAu?1NHcg!6a7xIqD;{J4;)3SAww?tHb$6)gO9-1nO(Xno#O+z;mvX47oH^Ge9 z7jx|liwaEd@AfNmvI6eWpV~Oane`w`moEFV5)SF+?IFM&(Utl;phcc>Y!nO5H{=Z^ z9*>kqy19+3zvB{Hi!Gem4Or*^4zQs4-DOpOcVui_v`)(#Mtoe^des~Afjgor#~rZ_ z{o3^^=N|H=l1)FF-`&Q*9oiWdbY9JyN(NcIzq>4q3wcLnaX!I%CH8Hctyd91$nW0L zk>U=QhQGVMrXS6NCgearjyr4&+}qgaT*OXO2=Y5$uX@7?a7W&;anYQXH+Hy7ME z<7(p=2T+1PDHQv%Oa@u6V!}Xv-%g%q>n2di$nTg+t;WFdrCz_hAHm}hYskKS_il`e zyK85-Qy;WnIl!XYIN%=q$&nFRQt=DIQY?pYspa=&W$RV%aj5=|$tut9eo`NP0ewwB z>VtU?g5xf^hOAfJ#=yN>#A+>v)o7Wb#)oR+Ou z{R<=&cN7V^zi+4Y%lzZ|ntpVBVM6xfk*`q@W36jWa{rISzJHpt5|R@;-FVSb>!<+w=r;sb|#DZ;6d*}E33!d zWmSK7WK0(Ir-S|jiQ#k~*iYaCcSKi?J7OLBHS1NsF(LTHer;#^(fsZ<2JX<#u%J23 znjLa~Z)FACF?V2GP0cDPip{GBy$C8Rn^$q*1@#Q+DFx1T>?jrC?~aXP!MO+%vX2Gk zx<0>qhX`nbSu-Ssux zsSh6YGpK&l-`&Qrc}*=^vr5l4^TFf(1eewOyUVJ$J2EDV<}`z1-=DI16$=9RyPuv< z^9)LK_`B7ME<3fHlS=^r# zihWthzL=B|@~6sL6x{FLXOQ83-#QOUo^k&-{i^aE?nTIfejIn$xZu8NXR??NmS35Z z6>x{Fg8PPy%EG2u7?)Z;mnCtP?Tg*LI|H~Qx^mnR>+lQcYx*%CEJ6pcgVuHkatWL_ow}wrm{@NxG#41ll>KUEWXov z=I&?zp&#@${kRYA=Rwnt;|?2F++919MRS_{%6@EN4=&&iSr}Iv$5=S`Ha_Ta&~YX8 z``u6519wDM>hFH`ANoOG#R3cYpx<#Gr1kq|W8e<$OcwRQgB}ONg65g%PmYYqqW*Ny zvpW}{LhhIQn(~tV#L0^RFM{#!>SKM7Y zktI=FO5onc_AC1~#@e{Y-DTBrIWi`T=Cqx!V@OQdCCbTq_3o$Ffjgor#~rZ_{jdTs z{iqM_^hLOS9Cz3lxI;UW#eFc(X;D_d9kMX4Iuxzbysb3YIL~P!%P#N~8$ZND>_R%> z?(J*Ya@n0s?RG(<{``<1?%zmkv^8gQZ_eF61pynu({mdkRxuWgO~-=bB#b4`nV&V5 zYR~RM#k+U4m>%4h^V}%7br_wuyX)>}WWtIOHZt@2(9hWeBlxxH#{D?YrKTJAVc4Sj zuxn;=s1Mt(@Z8bL3H}Q?7!MFJIrV?`Hs9%wP&rwy#wIM*{C;Xb^+#-_Vvh8#8`TX7 zFX)!ngr*zC+HDG~Tfaxr4s!HYa;$ldb~zPmN5sZMeP^d9LdTQkXZ!X=v%i9k;vK*C z>|pyVch}W)bQ*Ob+#(oqh)$PqH_DM?(YhwV%Sz{Ti`cv36ZeH|lTs$26{{8^;>?8CbXV z9pxkLJG~LDoPKVMzT=44c)0KE=c;T!+}ahIeC?;pbF2}|z#5pSZj^_(@AO0{2K0>R z9dOnjfV*pEa=5=KGPz$vPQW_)P8+8rCuKUZm=W^z7ME;cTUFZlL$3O>stel8w( zLtn$8{?O~U(+i<^n||ECVcY88uARxEerLauW8TUNxIHV$$>DBe;Er0wWYPR(1K7tMvU=QI7I1Il zm-7!heGS0fWRQJu|D*$OM|7q6#XAO|UxnJ%wVZ$0>4k9pIPS>bz#ZBt?wo(v>4k{0 z0`8E7akX)bLxCZV_w$+hQ?@VYeHImW1XS+tel8yRL0`jy``~dNHc zvtQZwcgPC3*R+MY#gQ>tG^g$KHNeK%TGKljfIFfq^>;rP58R=z>c{zqon8pnkNUgY z7`Q__lSOmdPA^21)#L86>bM*klSTb$r>_CBvUR6_bON{|x^mnR>(H+`FL%S$ynQ_8 zAEog8jx}L-ZtLzg2JX<#u;4zZzq0S|kQH#p+<|emam@LLoxTR(o~=QVkWtV0iTf0H zq*cVDW20Db{=tOoV}bQyz#TRQ?(H0oqff!c$2kqM0`8Cn+}k+Dp^;veL9susY(46o z4AtK;f#mt!&&5MO=xexBAKdAMfM4)6soS{X?%IhgL9dj+0SnDO2Uygc*5mH7>bM*k zlSOmdPG1AYm90&^&jPq3x^jO7-rU|h&MCX4&iaZbzDso|RocN`qp@pr^J^n<>tALkTydLiH!SVIQfVPoLl#J(R% z2)OI7?Bfnu0e8s4xSBY2GB?QD&uPNvr0Z1_Ajt3ADfn!?>gVF2AM`cc>kqwtJG~H! zyXi;k8Se_IxVv^Hi~6AbN{)LgE8rgd$&pc6oDUR`=?(c}M z9CySz^s7+odiBnEg`Hjq;0_+A&ogdg;12Cn7UvdrdLg2$-rrpo#?{6#2&7=+{hX$_ zXZ5@HS=4zIg=(JP{aifsYv(!;8$rM0Jcyb);0_yC++91vo%*2t%D%rtR=^#yFs?R^ zLHYFK+UaW$8`}rgq)yX++lLnGGyQ;B{&N}&p(o?+-8705HsyovyLI2O z?lnL4yuJH|$)&k(r)OdYGqYLE+wIv0EGir`WX2pb_-(a!uY3LTfZ1*?J;Y4xZhMdc zv$j6M=6jI4n^#-8BI1KIC6o_+N-pcpL3DT_t03<2bB-5s9`Ne)uE7)Z)|aNSxUV5(J_2v(XH8w+oPMXT7PI3sY$LqSCC3}SLcRc(X6S;4C zhA`g@y0MrmLUwekWA5sv%`T;Gdia+`3ZUlwaOE1 zxR`#dMlC{e985osIcy8e+Ze}^E?}{rvszgJcgU*w(UGxnQ9m*$@^M)_@$Vl!yc?tD z6dWqf^Y``zjgs%YhsX4zHDcbUg8c3A-q#0iQ8x}ip$FU9h;!=cmFCx?(c|m=!X@D=|^*4-lwwZNB!Mx4BVUb-vcef0r&k}ralNx zD&UT}0^@3GF`ux4to?kZvJ#%?5qeJ^*nr*fcf>mMgT9J8ii)7$ejYUaIPU+8y*F)= z%Eyw61NF8t|w=NMbPJMKgms!x-z#C`6P zR-kv%vU+!#F|_D}0=eQj8R(cgh17viPpeE#XqnS2>Oi&YYq7rGeU6U-ZIKuu@4~B! zM|r8P7nN6aJlxm|9Tki5{u696_UFQRzL*TVb_=TncQ9yF37iiSh(2@Hih==)J40bk z7n;f@2x*|A1RaFtE4s3mbbJ7E?Za-IuH9801mx1$6PraM{=+e27?owVV zIiMSNc1ybcWcY|KK}@5D^(>25#8J&xQO{i8a5$p;W_;NP<l_|jmzR!HXp_5TK_(jWq`KwE*nv5 zcE1F4!j3TaahhPJx!QpcN3j^tkVU#{VVw5bQ7tp-PVuHl4oFMSzzjR&-i z`#X>Jx<3mVBOJU;(YV$Z5#kLgM_60;X|6rR%I)+Zv{kIdn@x^rulqH^iR10`AhcD# z7H>ZBXq$=9x?c;LY-*Yrg&Rk5ulqHcu#@Lks#h+azuOGuel2+ z?07pp2yNA`#T!nJXs`P<*H}Q>%Y2RdDTDDgF5ooI&E$XGueo*<(q86k++!HfK5tHG zXs`P<_VBs!UivkC0YM%)PwsWUc9?C?#bc)jGv4~5LcICJ8*d|b#II4uOFzcFYJrZ8 zrN!kG+3cpSYEe^gO)a*jKt~lXD!RkwEpINT7CopjRfw$crq&b~rZ@*>=#ZR6Z918w z%V|3PI3Ljo=A2GLBA@Ed;>{#7&WIhd80L@h5nbA_)$3ATl*ur<*rVf*xkR+n^7?V> zh%W7ybSXdNZMZ)rpu0Zjq`ZF2I-*P4C0)udbX6S1n@2o7`|--rB^}BubksadARgDN zjH6;p474m1yDj^icONZsbA8$Qvqju)xH=!`emzfvFHsg=oz2?%oNGBTI?xva;teCB zYtr#;>4*;Hq3#!ctl;#6a6Gw( z!uYI)>+n8Zd1M7^c07GsI-*OPrM#41=&C*|-YnvcuWw6^uBGGTHFWd^0D*X1KGCOQ zORg2d#w7;#cwBPZ?5TrAJ*DC5YoPmeKgP`keoo?S*4h%&Eg563jRtg#H(Swx9b?~? zj_6Px>VE0RxWW|BUC+BHpKnV?bZN7sOTR5+u48N6N0F{?OGk8Rv!qM;4PCvqA8!Z| zOp~r}OGk7ApT(3`##gWH3ph`YuWw6^F6E=VBA*)n;ul_se9HylyPb0A_VfX zjKz9=Ki&i~^PpqHl4s3^XNr&# z!xSsef$+xWRi2O?pg5$cAx|_S4%&vbN;gS^C9btBzn^XCVrSUI!xwdp? zb0Bpy3CDNMxs;t~xtw1d9;>wh-{z$%-_WD$?C_MiT+MGed^Whd&rFnSr|sE*4_u2b zb;B_))p?SlC3HzJ`2pQ&NZxG`>&ZKlSKqw^k2xtrPL%~c>BPY2m<}4(L&0&OYdF>c zLC%pBKCPt%e43Z2d|rkp@)GD@GvpaIDs5aNG-K4@)^zF#e)U~_jq7)yUYu3g4vAyD zQZLlgGLW(&9O%i6vdU`|zYCjcg06(d?fpOKiw>9gr4%xD7XATG#)qjq@dTFR9oz?P zkq#ZOp~GruKxf_IVi9egKpNj;#^@juo%yWigBFCAW|NKVx6@@>INhh&4M&&w;O7IM z)IIqm-@>OB{2FO1(fN#G_dstswyX*UI*v787kd}R}KDI7kN{*gTdMRDJs zvx*t;7x$epe_k#Pf+Yl-VK%N7P9|M3LxKuRGCmXW76#+E%{7VUzXe*|jw>7owOB(~ zZeed&!VBodoux+4%P^1W1)y^pF`(nQEdhP=hzdHh?NPRz!yBC|FF|fW@5#@zQv&)? zC#cdtAwM%P(x*N|el=Ld+Z*QA?eoT&4v%!H2cc_yLm+q50Sa9Nr*rT{qbFU;FLYH0 zFZCaFyoD|t%{g?PyOULjX4%@%u;3WTYaY?*LRS6Q#$$Z@LDm(s#GYBK3FyY1o}tSs zv6qY;)3vI!6}4u$WxwG$4guY$Gvl?tXXu&5EJv5}oAKp+j6Pj?B(CT4#@B7#C$1>J z&{c62Z&BcNUFXP4d$n|({Dv;4>4Cga|0Q&Jl-T}twnB1nj?972at$M(-Etlj==!A3I@50*nj~g_>89;MTgTVB-;y0}=V6StOKejQ zLR*cAa(BkM&d*1jL1?R3i??q8eY?GGGTfkLO@EH_)#HILZ%LoOa{A$irH8Vg|I={hE>cOq|o6DK~w) zk(+@$puO(bjO=IPoc2uG^zTAj$J)AIGqm00-=Fx?e(l^U=V#KU9)z}zHS<5Oen5(SYHHXmArTjuy#g;r0A79c97Q^^nt5+wlp`+LPf4OGL?25#k9T>9k6))T89&u7guMFhi#Gwdeg^7*+0L;Jh%?45 z;ZwJxsIUBKI6Lq}GzkyZu!C_hoawqkeqi)v);t8)z)FEl0mVMDA%Kg8#IoCEO@5BB z?2b;S&XzHjTUG;p2j`if);D{)H{8o$f(+DymP|M)i`H4L7QW2Y5Q_pvkK%k zkEn9HBZfFfJwcl`N!rwd$gSE({F)9gwtKtY8fOU{+aQ-@gQNIIZgC7`j^~mlmpKzt z4&C#-nBifjYX>5rYaY>cy`&qFmwKhVMz8A8WsR7XO6N&Fdbzj3^-5SD?e_E^+ct4e z8x%fu>|N*|9Zlyyhy{EQN_R#qE-Z5#I(Ek+J;On#^pSQPofO>; zJgK&{(z(GLhknb?m7T`q-PUOZ@ zHx9nuRht#~L}{9sA$hy`FMOKh@{yz5+{Oim3nG#H9AlR_q3!XrjHMc5WOszhFW5V| zNw;x*4;(kEl*70=dm?rzh47^MgZT9z-aOvm*xPA-(3p8QH&+FiFyvKvFUKyuDs{lm z9H++Vz>W*Iq`)VFPu+gaOLRWrhvPUp&|K=7C+P;dFxo#&!^|ZOUd2x+K9)%YamvYb{Y2LZYh7NKe&e(y@3n*E zk4wC(d=qoHneLht?jd!7#+Oor_haX4J(=Rs?1$v0)q2BvV{R8-P z*KHWTy4)zc%m=t>$KilhLcWf%8tBF0#Ec&|1Ox+h{p zC%XN{{i?}VjXfY|EhfE|fnUQde~H4uEPu-cFX~TQ*J?n09Ogj4sAjt}5!Lsf6ZhSQ zEXU)KKXvUoGe!?m7`<`BjW_>nLHlsgqWlh!joppZM-?f^P2{fUj65wF?qLjVFBI^MOEI*F-c!Z z9q{w94(4(3`Q(O?fX}$^G??_TbD*=-t-2pzhRA98kw=-eVl!`wU76D|*{45ppUKY= zKA95R9Q1$ z@>%@z7!Rl8V;ndOnfY~oOZZh|XS^pRii5=o&8_RkAdj>ZVzqVHG(2##Lx9C-j!8Xf zIG}cj1A0iIqsGm6KZ?n@1qW(9xOJK*EhnYL#WH8(#)3db^N5NI@x5GQ_SRevbgh5m zfhvM^ZfFST#Qj@{KZJ0>pJ3k3g%@=!x0%%0IHMlN_6UD&Z$J5EB}~Rdw-@tLT`#fu z#S(v`J!Vw{b%iz_*RKWiYq&QA2PKu?-)pf)Tfxczk=8`ak0eJjMDhVzh)^RzSe zoCb`JxfvjkFIwXi?9tB#*dtv#mY#fEJPzo@Ym_1OOdPc9{?Rz-IyS6tai633V=B%# z=#4!W(*vH38+jW3%ELNn>pDBgqtlvg-fo>u$oQza;)#A2t1AT?P9wzN(g$(@HjvkR zMU_|f(9sY1aqx&v;QyQ!L`EI^QU51&)jfml5#1oZae6E^r|v;%r5#3b#S~ zKW$RPlx#gNC=;nR!{i_HNK(fsfT3;q~6jaV$O z)FAPg1^0kfJV!(!7iIlN0^JJdC9o zgN>BS0Kxc}QB!$vIAq)ia7c|1hYMekva}u0iu*s~lk_>C8wt{(@1vgSvqVNUUdd%3 zx{QXd$pw%DDLH9K`=H@DCtdW)E`Q2cqSd{)#}-4L1a{IKoq0O=;6@B1Mg)1 zd4Lu;^kvjBZ(M^)%UhRV>>&d8f&X803PhX*{0!v6Sn{#aUV%+ z5+A-lb{evF;HV2Nb$ueP~gKqaM*_tRwBE+?-hXa>x5)yxhR(+Pf*K zb+j!lC%3^ACv5?(_`Fy1iLm!opU6Tm?ZADG`b3sTo$W3$$O%)xb9DY3wS#4j>TbKC z9gremow7RC0J`I76|;W*RkInGBl1D0`#MGpr| z>I0sm{xFKgWuEG~AS{orBY`}&&OStM26agO10LdjlJS{X^!=pMkj3J%2P5Uw&8HRb zjd8gm>-Z;V1%A^YK?vDRYKms_<18JKk&WITw-O|i|CzQ%~jp4I@I+^ zzv%Y%lV=M7nZK*&EVnDSqr~R#%NXr;G(3Lm_M_Rg)xVF z`$S$PK65dMxuW~b*mvZYTwerrv-C?0l)<<}eQDG$Epf=jBF7^=19@znZ5Us{KojtA zI#=Z04<8#&BgDqiS1@1(w9HpjKkRVG80q_^BU(<}U3*n0brWm(n`g z#Ntv;I{rY;r}@NF>q|k8O6xvzoC7Q($Dt1-&&(-AKf3+=v|Q13V2DpNS=O8k9(uGexOIr3TIu_|8^!mEfK4}F$(P={DRPr^@Hjn7E zIe#}A#D4dn_vDDS)3ULHKyHSmKyLHMI&IouM8|?DD};$dMot<@Kr8Cs)Le1BwhxNT z4T&*+j@tp_6YXH>leP74OGMRA)F&V2On98$fjknKmPdSpwkdj3?7+T6<-z5O#O890 zEb}fmz-RhNp=E^+#>jjnPRrPWR@+x-QMbegH6gThJBa&9L)Y5jksT*`vbDc;EYiw3 z&iow5VrZ*N91tb}&*r77kBa)_!~7juqBkIqv{>hpoqdSjl=-`TiOPfc@Nd(%~w=fQrDzk3UEj|!~&%jIy&a#K2Y;Zka4A!0~K*3sb_wUV&TvYGW%_R z9CTYTKh<>;o4YTuz{Pa>PA+&K{L-=~0S;aB74lP+2ZsgdN{L%eLlz5;x)~#W@Ub92 z)oIZ;&@TnJbK0MEOHoX|mT7D4#eBkmPHPPhLicD6jn~l=T0FSVaXb*S#4vq@@T}U3 zyj11+EZ^XE^pi(tMRRS>D#hlx?vBl1jMnGS#y1cT{unup5D%m-@~So)??v&}pqFRW zEJniW)k!UMR6CQ_4OOpdoPbYS^$i)l9`(%6Q7mw|f3EWe=*`hc_FaFo$nhQ9g77gwZVe62LN>9{!WV%puL(yy8a+* zckXi>3$zXLyc`E@F9CQqsMd88%Nv&S8E!anSfIrmut0o@-t30}3kI?(4=!(ju9P{a z(+IIZUm>(~dyV=+H@~HC@bkzcT29j0?wlrswr+QEA4tEX*DoAxj;kl98mGh(be(Eg zhdz&H5gpxVj>{VvP32yP0aZ#Z<^5DN~U zW_+}L3ea0Lrxf3?#DZ_HPD8{3y{FJpYx2@AqT4HRhyN?wKALgGpVhqG?_&W}oK?>F z%8%Bi-JW~$%vA#6S+{|w`$NwL0)OZ_3S4}2{V;|HZnpE|WBmS^BWwgVK#f=%SoVQr z+CGIMInnQ8#wCJ>kQQ}IT~iYxr)mQy`dvu(gpAG;&c4}~S;c?6_eE-2w0VEtdO(|{ zLwQ9$760*m6&3&7ml4YcTqlQ(0q%1&2DmNbi;5PnPR0OfJYHH!2?1U7T%*-mEk8d61W=JO~c0u9O(cwj6Mp4C_(FI9O4 zi~3pq9v)~l3eqe#~+jAs$FwXsI?E?{o2DlwZSebch8? zEp*fv74KsYSi5z@`yIaQS zjhj0HEW~{(4AtaJu20yH8%{&S0;vlvHAczqR#jf-8}zw?qeVPWa-pT#*-B4~<{OBI zm~UXxNj$jEQQzSD56Clph48G}io8_S&slhIeMS}!++=&egTtusU>Wl9u+kF~;=%U~ zP9qi%j=IoNZC1Xb%WH54dPKhQFR_AYiUrUj=&v7i!Hpug0 z-6hxeFU0#^qF7kwul}7c;E@*N;)KJe(Hl3E1XwT#QOC!{3Fu13D8K^a0mNU6M|HPt)1J!S6rk7D+4UO66Tg^oP(^8vF=yI&H0Zra*)-sC@&lfXzv04Pz(ah#ZuN8=4-VRy?f*bo=xFn^`764t5Z0|Pd-dc4 zomr;`iG_|93I1#WUFwWNCkgt{%f#cVxasT_APg5oV0IxAKDH-$L*V#pggS0 zi#%E!olhlH<%wd%vu}E4^2pD$?*ndy2W{S#$~EsQ57gNyJ!H1eVmW=))k81DoQdOR_#*)n=j>phfr_25wxVSm|`1Zci zzjKaFK#$5;I&B%*)qNl7%6&2`V+nGHd;QEh+bNr5vx?KvNx$uGW8pZ`Mnx9Y$HaSs z&KpP0imXk#4hv_K4qL*5{dzEttA2ZF51J0OF{Gx1rs|7CRVsehe5;{v)``qLJ|?fK zvCmNQD}y)lcQgJbuRS@ov@q(8pW`;_yq(OEW)L!mQ1_&yEBD<%4)R+|Oy-cg^okk3FrDdgbTn*t7IybLrICxsjENO@ZFcOI2CVvTN7PV|jF+4`WX}3J*5; z`#h}lF==D}L>+4wpeBVU)!(i3JN-lqlm-_D1Hi*c46u+$-|jxgF+fjiefzSHEayRL zf&QcQne#9}FG>vXv%`SHrRdulV8DZUNX228Z;Ab%z(A;D1p`i#!jqbdNqdsc(*gs$ zA7-tt=ni&u<4BJfA4l4a9Y7QlfH%}Z5&qvN=oTe(|uIF3hteA%ys=?kbKumn7q z(bajtz_~RDueNf~j-6Y%9wak1T%ZW(MB|05gCefVm;)!?9hJp_7WKM}2V7(cXq^=g z1P8F~bsW(1P{;fn#ewUCA-}Y5(T$q3#QU+%!T}4$#43xrhdH)fmc*Qb3j)5*;(c1w zlZ;P*18T$Kz)==iRU4JB=y-#$#=kloc#xMJ^axMb|I*a;I&u9DfFsB_EbKNe@Pfy$B zaxCN=R%I+)SCPfL`y91N*LP%Xa;XQLMWDsV3;M2>W5LA*j)nVt7z_GQ=nP%9Di4M; zRcGEKbz(>#bH)!KQ%j9_Qb9_ALBRC$OF6=LTT*mvgqCV0a zkHAN|ZX`Dz4kMyB>%;>d%u7y>htt*J-PDM@TaA(D-7~~-7hh%QMD}u}To7^ib5SX_ zPT=}+?3noaP;GjpKkJ;DgzIV{ZUUbQEE6Y2Z!G2oV`3gUZ%q8S>f zzsvIzG2YaOyj%4H=k;chjiFrupVVQFopW^3TP9ySeJ3zs^qkeJKPGa$$2X;FQ67}&hah_w&4LyBu zQXcSZUaITkEIXk;<(TmEVN8eEi1vhqyF%6 ze9|XU2mE}j1B*|ePt``(d%o7ObfD|$TDMp8Q`KILuFXC)u?4d}2s{|h3h5Zip8dL)~_t?o&M;=|jmQ_lX_!7Wh;rh2e=4&j43(pKAOl{wOs@ z*WYDrW7!u~a4PN7iT8Uk7o6#Ej1Dq!WT6>q@`ZV$I>CFJJ23bGwKmJI8eGxHt_7T{~!jysQ2(YO~8Z zv^OU75*!mE!}55X2f4lsVu|)*c;-|p;5q7dqj}Jx=OK07PUO*{d7kGNsq-ToKT07y zsq@~IzA`vFQ?EBZPqAArUC#GSfVL;UTH}(h=onq*T!!ZI9$UPdqeHoz|IE^+C}sM|x-2R<5Ce`gp=-hC+kkvUABQ!65ut14bs92snHmRlPwmEi198If zu#hx;)CCitfWM!XgSu`f>l@r>=VP6}vNq(px`ZdyX5xKiM{(BcZ%v)X!YDgmboXBu|OwADxLpx=1cxP zNk!^DA9P6ju~>Cd7@aan33!V7UBN1JDlsg;DdUK|SB+UhT9x%;oN{59ICY#1q ze5$r8FH!lFxy#v@ayfZr1P>z;fr{X2tFz-QbS zpTzKi?sAM7dILIfpNU$+T+3M4#WJqBE<(y}2bTHYkzKf}J7^cq$IEzGW&{4>{xjy& zOO))UoBM~yoe56}317NCv&{7c9dxwxVKh{ahxsKcHjRGV-XXu<<+L-~o4eLUY=Ge~ zpc7qd7dqfWneQCYp`FiIJ7~b@n9ehxYaWTq#~5`&K4O}5?X*th|TG;&e?~lv!wL_?;oI({lD@*jP&32f%P8W;uV>@)+GP4}1i&r9t77Jz~x*Rb(^mwFCB#*Q@+Tp=B z&|c_GgeNU#%s1nxJkc(7+dOEDw8#x;0eQ2_2(W6tqSEs6IB%YQphLV+3qr>NHJ}sq zcbCSejGGp0{&M(ytb6jgh#MtcrqAa}zt%;#KJc;__mXX!0qv-tH1%(jn@BAjxGW-d zwaj%9SvW;@C+cJgIgZ z@6QsO0b|E8=AbRoq0bdMs%=W+mTE6T2jg@O9qQQX+-bznrSO5y%_BNptm_%yDs;WN z&9Qt=(^ALFTo;+>|73aF0U90{*e&3SVpf^X2 z*&!|6%Imr~j_r_kN6Z^}`SoC2qW1H;fI|?#PDdO5MkSW16E_G4n^W zejl+tYKS)O$*;ztcu&vKxix|P1+=)0#@PflBf3{((@HN7l<(}`t99ZWcZ+&r+LO`# z(jVh^FVB-=;BtP#fuq0W=9fdP4r74hTlAsYh`dzw5xR{yj5$mZWAufFmb%9Q$9Kgr zb}lWef2RqdrTX`HpN{OELjG;W+WkQuZt`)nmrTyJL|?o4Zw>zg*bDZ}*+G)C;|H?m z3_i3rf5&s?Od<1kGdDK#VCj!H^;`HD>E$=SGoQ`At^X?8vhI7lu7Q(dJfEGr&vq=c z)~x}Ge)D2^-g3znfB@g-r7CVroEDi)-?*7~8@<|iWBzOU#l5|HS+gjHxt5dJx#h>paz1^ph>t^2tO-$G$}jZP0-iu1P7g*Qi#rB)kwa~;9ojS8!{>t&rfCy* zbi(A5d<&oUgO7`qCMSank53hg9@e>YHlPu8{F2n0pW*sLUjyt1o?)DC7tvXJRmT!ZO7UfzNIJl2Cpk-8{W6;Qj zfaLkSWwH@89bu`87GO6_9l{E+N1Gsj#G>dz$6nkAI{tLbag0fu+zBoFA<#wK|An*y zy^|K@TKYP5ksoUqC-p8glweKgNxZujjVRt-;|cjAzeX3_4e0A4-gqSTXmA1BSBg-s z@yP1kaVNA?KPX>W#~^71dJpjAG$XWBJjEM`oLmxDG`$n8Hpa`nNnb7tVPTAS%_Y=3 z`4#?D44%07$><$eRP^q~n0jB@KC`!AjMshIl9sP`N6X5!yy&UqE}($cx=%B-BAagD zCH)xZS`OlPr>&DeMoFW0bpd%MvW`K-VNLHre0AIjEggfWeHv*6dM7Q)Ma>8;9Z#oy z+Oko9>EDCKpp1brp3`z~ASc@n|As$((e}h8PX-s5WNCWm7+btM?u3?_-^o|j$C$JN zy^|L8zO-ZR*6{JZ()`0%vTSZ$>YYge{X2IwuIQb%PX5TR=t9L{yphQHK`w6i`HUN5 z>YZLuXj#I6F4l89GsdLl>)p|^ayiX_7M_^hLO|=ZPm2}QgG-w-H^q(m8SZH$-W|Wf zpN_%Peh|5?f_J8G%p)ClLdyam(1jWKb-a^Sp!WbzPBTJF$J4q`GsP0YkrG#3`-P3G z?%JTJ-kDN4y^~+zPsgD7XV<>_EGOqF=)PW9<4y{q(!_h?6~4uuRq4| zW*xC(BbU%n^v<20^fOEZ<9;T%SSNG%H+tvlV!+?}VvX>p>fMd8)w||%b2+X$Ddv$Dmznn`aIV>BfRMtjrzQqH(h4xn080b3>~hf1UQKLJCBa< z>$rc|$+Prztls-{L$r=S`sO4h?(4Xp)$vEYh#pj|tvBD8`LfG% z{G7^-t<|~XPH3sPldqi6g&kjC?~a!Bbxt!vOU03>Vx3kjr{ZMG>75o8$GP(YbKTbQ zYxrYPH^4>I&pBK$&k6KSA4k2DJE5iKZz~ronejD$NGs4gX;JSMLZ<#-v4k1OWmKW- zT^6Ah3)1Ow0>SOSRJz+28C80?Bh-Okn9~6mcYMN}>Ren85f#2Pde#pECB&WBl1`v( zf{1kJ#HjqGF|%qE(2YB_C0&0JB9xDFUOEwOn3h3j6~(73kE{&3)vLewa733odnhmE zH{;2=RX{hIsL9SR$Sji*ZzpkfM3;pYOV`OSbX6R!bh#|`?C(fDq8k{O>-iD7s#9C( zR9VvXPVhOFmqtu^DZio1ibSC2xU*W)^-ifdrb|afx|Cn&s*dYKX9~yH>kK}oOS>Xn z$}e>7hd^HQ$Z0&Am3Hqom}ACMq})bMX8i%Jbzfy@EGOS-a#&4AF>0Q|+F+4~+wO~S6$cw4>=TwjXNT9MNWCLb<62Lz~${fVDH69ev4BP;vB0kFpCr6<;eYA|_xPS;ddo zS?6L`P|m&m^sOwBMQ5G4yTW4TFLV3~e<}ur$T|iwD>2F2eC5@0>;A!)TmQ-;ql`VH zoUecR%K7v>AA3xX_HD<*X-wo*u@`UsV2c7*rp?YRKd>Lur;U^T!q;IQHwU^ve)GtA z^2>}+*Ei`=e#l#^M;FhKSf{sKv0iMy&t0p{TxH7Hhp>Xbz#d(!7yfko8Siw0KiZ?O z3;H->Z(;j2y8#2;pZ0kO(=t&Ba2L{|-E$o1`$bM2cjl+($?3)R(5CZcds9sX2XdbF zam&^6<(RV+OrOKjZG6lRO&OBh9{4r7phNKa6C&%n;0m^vSm!D6WygHk4pGxR2DH{E zrpEu0RxsuvE!wsnbEhehQ;o5ryz}G?#+nS$_jX1^@VYsRe#`cDD>1=ywV1OSgg_mHsU&> z)l*0O9M=(j6vuVxzp3ItN9Ltb48?iYbwocVI?^$_>LcY?9fKRQYZJQhjtg0=&gAaW z6Y9o!%*gJ(Jh)=yfG6Qq^{Mfe5);dhdDV5oF)?)16^fa)=oo}_%E)e8?7YHI9#(A* zpQCtjEfBaEXR-#(j?Kg0@0k zcs#0DmY3?|=JBZN!0BFaq2h17-NdY*7t7pgX&+Roliy{MNA_Xm_4rX&GV*v!ij0Zy zqsvO&8dO6D<65#hLIm`jo+W0&f?mq0mrChO8zh;|x_ z`+VTbipe5`8%fcD^%Opz@)DiTlh`@XT{I>xMEwI z=?63Cj+;O7Gn2HLz_v`@m-waSIz7>X4*c>b#4pE_PKJ6kdQ(@J@_0K3Skv+B@km!= z@l3;Z6O3753p~@TOi`icUg2OY%}Z4syCq!c`FLC0EX%HKR-K+IG;v7Iq?xb)j$}(f5!AxUyktuPsFY8pxblQ z&mOi^MUoLN9Xq?B&vo>Jt@&7_2M7#qsH5csjr%wQ+{Aru)NVW{NLOPA?r5K5PJb+h z!uT36VP2vG3eLyt4GO?Zl~~6?UpLdTHto}ruf%DYeYl-84u;e*T_tH#4pG7(<&d^>hjTTHyB!4Q+%y-+Z61l! zHhWah#CZ^mm;DblH@pS3<4(`mb98@feuOpZfjXxiMCUrz%pTPIS3{f0o*O6m%&C^>0+EIUYMEiu?v}5XT~crJFDHfQ z(Hc^q$7rr6cww&P=h9AFq(h%5bX2>D_lr1OVyu+B&e5{ia9R*rYFrnwRXsmx(&^!Y zmQUR~uf)Qd(>?iI#D#{-`ho7FKJqk%4`WV$$gv=2MnC%M(~t)}Bsr6;xXrrV_~e+NzoXv^ZnaUyiA!}Z5YzM|UEk}ZlS)eb8dwve?v_y=M1EHtJJ?VQ<={b94?iZm&Tr6VJjAMe>C6=venmJp;mBnB@qQ3R4yqpJMI3ADunZv2!fop#O z4{<-c(3Rl9&&8dFhzC*^S~dv{Xqm65cyM)2;=$ih=4cTQ%sqvc8nI4+~u>^ChPd;(^p3D7dxR@fiBC15SkpE%%&X zqUvp_t7A+YG%{nNU`a*rr!Gj(U(soWm=HWJcQzmB&H6n^FS2PiSIG4gDm@PqhBp4p zF~eYUQO{ZUiGl?fr*C@2I3|1?2jijH%}hk)87%4>2|ON&y4g<@-16;miCHPecZuG# z9CLn1=fUb~jv3Sy-yX=W+VM&^&N(*0f|cXZI>LiZI80by=A;mv zS(Ea|Bi^wi`L@{!Y&IsrUxNhwoxr=)1rQ@vckX*Q4g4b81sn#BaLSUBod+KDV)Vd* zalo@7qVs$fPU!`#pKv`b2ffjDh*Nqy;YqjcsJ}Jy_qZN)%uIk z>V=<=^h`>caJRP#4EI zCT6G`eioipdln)(&*$LSbw`oMBY*2`%i`EcVR&K@*~is-*N{41qDK|SPK!cMo6n*{ zKW57pLK5d2Cw zKKPNA<2vmL9jk~y_IK}RSs-^~c9i2feb_Pb`Bd$9rHe?_hlf{R->TgTY;-^Fb!9DZ z>S2HuM-1>YF>vHpT>}Aiu<)x`{hI?(FjnTJI*&2Gy0~MeaP23S$D<~P!r2b+(y{~> z@DTN*>NDY?rlZGDf73&f$xVS<8?mkC-9ZPBs`-_;| zauOHd;OV|DUED5TxUGBE*|DfPntR1=L6N@h=ztGk36?b$?y56So zW4d(kq)YjQu8ys^16$HH3kTjAk;k-cKJ3PL={%W51Y;caTP}#wrcU6C_Di{`2O~G5 zc|ber$Bt-wO(@552YzgM2~Eq08qkjVu_M}EBgzqN*LXs?sRxl;#o39*8#B&M=O@Sf z5Us3zQ5QmA#hW~$+m{RIYVzRxsFl^pF0@qNwbFF6pk)?xWugkao1&fk-Tcff93ZBd z-xuZxH}iMF!tv&i!nLI^jx)76PBtw6URy;smhCotH-NXcR&2~U+s`q{&4-UWB4_nKD+w;-P_0AFTc9E{o&QM`H3kk z<3FF@eFvs~^KiZ3i+=@NL;zES{^II2UJ1gw4KDrcudjZ4_0`M!n>UZ<`_@?m>@W2) zzxv;HAAB?2+Y9@Z+`gk75+SadHwQHej|eIKKSa#yZ;#OUcY&M zfA{9$o2e?Qv>e;MZ^j~@igw?&dES(Lmyg*nCGw;IGJLYFl4csFqREq~n2ND&(sJ03 zNLlJ?Xu3(B6iYvPvab3JYrFfl=rGUS_hZ|Q_*ZS-(WxgN!{nU2-FsAaPSVs6{y>I)X z$?AQx$GDV3QVVs^+LwE9BQymV z;ggLSk1ns8uE(hrWe=&7X{_p^sk&_674oD&Bz!V$lMeOVyq~hX*tdDt7iE^Gc{Swa zIMyw1*msF6pi6_-qIdEiI`H4`!cKcIS#o=+IAf3JzkLYZJ&UwJgH)+!;<~jWF1~S z6ls;UT~fCBJ_qd@uar@lS7Ab$xaBwBH|0>~RbF5$`=TiN4vgZ)?51mHZdDA`WnY#} zTaFWG0_7;L<$Y5R5WOh#a@LTFp$V@ZhoP%_(9HH30Fk$O+K)}!?Wdv_IaLe|Py|>^ zS`=Qee{0`ldDHHDXgn+XshBmSVyHyiO;T9**ukvf5$h6T+D%E?jANS2a;g|=AtIIp zYU~Vvej#;HbZ`n;(xU>}wt~KSMIzKKP%xBTzR#utxJ}Bw>gsXohOQf`WaxzEyw(st zSr+?loM5GJMMalX-F_U4p_%$URx|g5=yu*B8a~;MQ@U@P{Wy&cQjwx9Cmb@^=TqMl zT~_8sxAU4o_~agmPB-qs7YupAe~PIZ;12RGt@3{M3G*i6@W~850TkZnKzk++}6-x-NUrT2D_Z$v&Ly(!|ehY#Xc|RQBg58R5jp+y_YcOqV3_2 zimVyaJl*Gg+0^r>s2JK018f*>DA`vvn~S4&_|e4xb!*Y+8nEPg+>U01t|Y(Cy1It*UW=(aDo)EJHLv z5NU_LtoQJjRo6AiShff={m}LO{G{rKZ~?uE4QV>SNA?piGz=wTXoe72bd|A{Qua_D z$=SA5J~kCR`jiy?i2FbL3b@OXHXRGRP@YsV1dmyFU7Hj&_9As@j*wP%{WQY*rf#YS zc~ZqtS#(_o@i2;I(GKtib)NMp;_#GYS(nL^x*tm02^Ku%)6^7jVF1P0XJg#~@4!PT zPpTLyO(5GNNcVfh(XwmyNe$b9&+S1xooT8Vn)(dkZ=ZHJ`WvP>_GVNX6WR7jmp2CS z3T8L zE4a|6&*vxAe5fC51pKjY8cgLeKLdsu9F3dx(=g`yc~s`3yF+gCzV53QeC0hNG<+Yz z{#aB%fidjVWKysj%|6E=N8(ge`>aFEp5VXI9)2Xl>~N^lPAq%gb`{cujhGanf^Tk- zVIWNb2l(HVCRL52T!p5Jp`jR%B7ij*H%R3jPUor8HgEcRGN;DKlPZSb64I`NIrS+r zPFOjDQBn74iS%nlWSKWG zim9yXu`YT9?6imHLSz|-3@%$RG#7EhCo6mxk!YNf5!aU215i;S66Hy`hu!7khvtnw z;gbmJB|H&a$-cpO;`E0;t#c%FW!a$ zK^64PTSh`T;d%11K)Q!96edV;~}%y zPq|SFLVlSd`d9D`Ig)EZ-@KR}J~<(7w&;!9WA2CfT-!l60An%M{RGb>=$khNgij(8 zfF!bnq)ZEV=N56W%o=1RmC52nxAVeu_+;9^haq7c4A|-hTer&^(*~s0Lt28U$f^3F zJU0OWne15gMV=v+rI_i!dGC=rCd16F8q4-QJVJ>lk`&g4q`w}veVrlxr?YNVKUDPz1{{IXA~V$2NlL(EvZW)dr#PZb-t7-cbFIxs?Gs7)ZgOnZ~Zmvdb(d~!re3%W%z)d^h4m0gL!L?%DVsLU18@X2IvW~?QWMtJuWLEj{*h!#DP>%K|mCshoMBa+!3>P;{g zl+0K{Zj1A&lRd0kxK;fS0G^K7IAAuF7H}v)-jpGYgC}he3&mFEb+3?HO#8;Z&xSOG zm8D~X_=!YkkMwg)s%f^BxmX%LiL@XcQT~9-fDVB>c$CacCR*HAjqx$u&Lz(9$ugY= zBqzwJ0Y0Qtn5{JV0N;bGe5f*s4)e-U_+;JIu;FAHGR%=uSX(|M`xa^L9xc-0m;DzXb?sc`n=nAMXhD^=}; zL`9xdF;q+~qGXaHD8a-#%#-&S<{OhZc_gCpq>3R-#?!vU;6p3W(9~t9@St)wA(&%Y zYG!n$++cqcc{6}@LQtvpEvBnY-6GXR$L}6fu0EaXU^voQ^Fx?!4!}HW0x0^yMsx;LPWP=*bI!9#*HH@i+ z4}-3dn+^cFi4gwer4=nVUQTn1w_SG=6d}RP55+VFC7w8)G(0Kz{*gsL)fjc$6!BeNX1Z!id2#! zkeS3(9LfNfgw~7+bGvL5+|CC*g)~70NhPve?D>XeAv;1g-N4uoe~}H&a;g~WQHOkYrm-AhE8%g`as47JI=ACdhHm~Ug|nxR;SD2RXzUzW&|tV8?N zX2d+Cj6mxi8Do#h;DDrPOpH(Kk#h*Q^T9$PO(bssOa@nvGD{AKqh5jx1CwXWAi7a> zJ9m_XPfo~5lX2gbLyb(T8Cuk;JE$2>r2^z7PneHv3ZKMCBtTw)YFmXuNrx!}G9ygT zkZqLM`(!XQALSH2iINALa$PnEUMRz*U1iGLm|G)ZLOl=Sq>k2F&55w&)q9MIbjVTgJSs2I^eh9Nqq*EOhTu}VLan_}MQeEpnNfHxY z%#CU!;V9xGd(4njV-jMD1G$W+UZ=+L0_vbRM;rNm(U{~3jt_3L+GCQ0kue&Y&vFdq zOi}2Cy#NfDXPeqR=7nGvr5CIUlb(xfv_TYUU$2!Y31?;wbKnnD1m5AXK4DrMpFi z5;J$?D#ERrQ^Ph#IGz&5g=bP!!Kw+10aJ;&1mqB(px3D}4tp#+)u^>$GLL%UzC~h> zi2yN#WfEa}M4&R3wfpMG24_d5rn1oZFR566Oj(QgASBRd)G*$2* zm05nuFpWlKLE?&BzxSRL$;UgIVcBoK3EJRg@3jwcFAnBPvg zlpX69C@LW}&j*Ci1cp|lYAM{ReyFZt8#&5*a0OUjDVqdvtPw;pJVQQ5r1=>fZ2M{d@enm4$`DuI@p zmI8G>2+$X0igZ~?RJ>kV_w)`$qROlEH1|yoUG|! zTA|Uzv^ar&ThtJcC!o%R+DVOY59f<`)*IYb^C1GEhENPb;#4ASl0pDjH8B)UFRv;r z*UsFk7@82)lNuqqL@8m9ay%;Kpo!`N5?xf+g{B(I@)G%7H>49LR4C&jP-D_rPVf{X zBC%9{k#lHrA`^itfL;LtlpxHqWCfyFsY4#sNQP0(4d0=hSQqTteGVH%_5_!Q_=)Ig z6a_m^yIDhOEXzAAAf>q75mPM8SCGjM1K@)&T%wF7)vRj1gf^s!Y-lVe+<}WM7=5{B zxdcVA0tFcSa1yVH8y7S=F!!!vlauclSWhP5D^>~w0S95c5C?~2sCKGN< zZ5v3y{|2l+RHzPNbg*(JPpTNg*zXZXQ0B!vdrW~^XcVCasH7srLFyn+su^&{Q#mk#A9*PN9s^6u?>}LYS+dc8fV8mN?}})ej-8 zV4|`|$U|H~DvkLss*+gqg04{yHkmOBkeY_zQUT8nDG8R=OpViMxRI)31(cXdM5WiM z_lSQeUm;V#JR3C(OwB6f^9W}sNZ~>Zc~bR5uzc7fwm}Rv#w9nCLF70n+@RK1qSP)= zs(p5OM5OGp7IQf)L5wZ3JuE1h zB{K|)RADQIMaEnH|Hh5vGCO zyhCb^^=!nIc?|%w7>y>@0TZNe6Wj=<%Lr(=Efkw;;OZ+(wxr&N>5}#&%9oh*A=D#l z!>Aw$N0BHsYwFllh+t?mq}QpDU3Liu9Yt-_dIkhU)K4&dMirt?M%k%?UuZP3%!Jj6 z9L0Rpd9aAxrfG|XFsy%>m3XTm6+>g+A~ivMvckZ?DIurAdU0invRFKpDlF1aL-T(J zM#ueneE;_L<>SrW?apoFdhx*<>@oZF_PgufeYE=z?Ckpb z&g}7e@!@|y{&@57?BV(q_H>zTXkR@3Xf}R%-%mc;eT#i$cduUk{r6X|9V9|o_OP2)I5milE2;E%3uG^z0LmQ z7r%J%p&|62=3hJfV;*~b_4ra)3`r`C%X>fCJ>I`1&*m*R--CnYd;Z?j2#GnW=9x3J zWQl2-GH)>de0zU=_3xrP^XZR<(jWi$;qGX7ja{5Iyxx|)g|a`|y}JJX5t84%`Dk}< z_UvH@?;aoTUSB-ohT|vwW27?!_Uh{4alCnW#CUz2KEr6g>wlJn1mQyI-P75T5Fq&J z?QcQl#Rs?7|FQf0>hb>OciH&j!)M>$-@X3w?(ypJ8WvZ!=x?0p9>LFmR>%iU{`lG0PbGi-9FyjzP+}VLXrlb z-_71+H>2R{Tfk3P_}G#9#o|{pANU=)JAfkgHxgU?e)&ct1KuZ`?v}r>V&Hca?+iO9 zF)EYp5(-VAhyVWHp-bmOp-v;crlAG1Ykws<_saQ=XE3_w$_v-QH?d#oVH?MCHA{W2=?vq{f z@vq#{9>o8(u|zIyp1zF@wF$ozo*h2P#hfcr1*9`WTbuRp#=`g`?o{oT%l z+wotY@18?E6Y-uMJu~7BpX`$I1* z-yjS=ezLoN_3|4O6Tf+Q{T=>Xy?TXjkJk^dn>5n@6zl)#oFAX<91oZm(}2 zcmETq`X{@u9?ZB7qj#x+6gS}_`zw&aNhpr{?+q4lbYLKAkDwJfBEB! z4}ST{ix+U3FFyG3@$tJq%@*k5^EScgv z99M>^yEoUjYlw!5Wu ztl0ja$HGhzF5dYTmON`V3)?L0J+`pR_Hv-* zef9jv^DXR)VJjkTTczIDtx|Fl>eB<*sY6!JH?LybD)ke~9NSi@pY=u#If>!v7Ix|| z;`1$RDsn8h~w%p?@ z)%viF89zL~75TIMxa&XN4gd7nKYfV@FX~CYeCHC5TE?AFA162g?qhHQ2E6X#fVp#; zi|0o^p5<}vz+0E`PwX<5V?dt{cN}24dK1>Wg8Tj5Z=daQbhQt6-#wfA@8=&a{+=EG zI$QiYJ^pn%|N88<{;!7&SKxm9={S7+#b@7iUw)n?9}i#u>-lCCZ^XB+{(N|jSBGZe z{Zh^YSkjJJ4UXve;%?Xf)8{Wf#0y<_eq0EnTXS5(tYG;xU41)$!XXLIcC$L=ue0jD z`5Ko?iV~mgAKpCMb$G%2rNd|Q&CO2bjDmM?8h{+S`*b@!b?@96c508?NK6ztD@6U5 zp0I(FPTs!6u@vXq-p~4&jfFTdb6(o8_x10tzxnn4)2}<60D{V+d<{SPbU%EuL#3(Q zjBh?5)H}f;6;ruC1!jVf# zpC0>8-G6$9`MtwAYmVXj;iKI@njIgef2Nj%wx9Yzwa#nz3e0r9B;jP zlkw&QHXpDwYVi!45BPbWh$k1aJUtIMbtn1e12!M9`2d_l`Im4iW_#Hto+?E@AnvwGG`O|3!ZjcxZs;@jCMM$JfdxbqITGUM_~TzrX}8dF?}gWH3eC!s$1{J#kEyI*}_76|{uxWD}lps&8W0%aBQ zn1B9gINQCsxqZNwHq?Lkr#=C>y==1!uF1)96B{n8GB@1eUZDa*IGliuBt-(<|3_>DDFEF|n6e*gO0yH`706k?7j zKhp~Mo^1i*T`fT1w!e$c@xjHWeTysVrvw*m;gaySMy`WPt}9%nX0GNt-xAOqV2WSw zHsNtV`AN=yvjlg@{mz{~|Gu7zkL%JevIJbfj*9?sC1a1P(+XS}+nZamGaO-n%Up3s z?q&)4H4rq>EhenpT=C~Py&gC7U1SO7wp-lUhg+HZ33pQV4ekZ(aL;Xuo9c&s)}C(( zX|jccEjjY8aQX8X!ezTNaIYn<4Q+ATE^Y$F6_;JtBxBi*39c#b`u+)qaCEqaWJ*72 z_b&Y|-t-gZ#an9h|EtvK!s|?$q`|${X^Q)?3ta4tTaJfvkL!mAOq{!_cuGLnrpw!O z*}v55&l3?Y+bqzwRX#SjOS_wr0(agwMPH@3-Z^PgTsWPknvDZ73e(e^QQxUYS)gv}EE(k$V!h2yg5x(<^AEFqLdJJdjbp7m*4 zAVy?amz{43+hW4Dm=Ioh`sc}xE?Z0<(soLQZpx>rDGF??#G+cCjdfR6dn~S%XIR3! zT|O|k=YE6L*`GE?zT{q+=bwIIc1xI^8*lCSYjCu~)^7a#oaJKo^=+fXJK88wCYLQ4 zmra*f`)ca@eP1BeY4%Co?8l<-dbs=a9526N+q(;T!?s*1?H1&IdKX%mUbYB4^;w@| z`r745RZP{`n>uIHPZ<_~ySzDP>)X4<_E%qjo@f8km*x46JKk^do9TZ|&%Y>|Z|dLG zpMM@Y#Yj`uhBcaL{3QK|or8*{h%!^1AmKK}ORargP~n_YMR`o)X4SOeUD{H@%& zKHS|uUjL3i`@FzY*a$Q||IJ6c9{0{a;tus6?QeJG4ws4yMeVOdLx*7TcF`@3xnf1O~OZjZ- z(Q4YVF#v-rYg~2HA^m3Tb-`=B-YWJ-{_M0mh%l9|09--SS^vKm9nslpC_;D3Kd<>g?%y1qr{{7baG zQh6bER}Z^iJ;$uIE}v!i|E1<~dE1$Q_01K|g>c4@Hor?7aN?Ol_N@5TKmNbn=Qtl? z_gubijRHqQ{NwQaquu!S>ea{JUz-yx<_5O&O=bDIty$rnH7lf-tvTm?-B&GAvAiFO zX6Tx_M*mKQRW{SLlUDC)ePIhsI7sEY>sNC4i8}!1lik1Ee1GF?@tp=HYr~9YTS$6m zA?dO;?QzKS{ZLf>$aP?;Q)%EKe{POvE_Sc}1^cLrmC5d_F>^4>q!uS8gldMY?>+fH^{ARnE=jVKH zNSR)?YCjZ1wa0F(65UJ)UwKzoWtFyh)7Mj0*H755Th!bA!`uDC@9q7=Wp>%t0kjIH zU5B0TeVP=eU8) z`|x=0y0w0hz4!~;UYuRF245xR-*+1Rqf zhwI&c{=Bop%XVkv`@ATdY0AnGJ#Br7V=v16*yh8Obra0(j74Y8zqS(nRzZA^v%||a zbtLB$Dyv}3}hW%1FuKb+l^eujE_VxbTSAN+Jj=Jl!Hm$I`ZyazJ2Cjao+IFZq z9B9=eu03Uad8==1^^NzpzL8(Hf1||4jiyPPHo>7-`>JZ1a;(r>pCo%EiRG3bZu#NE zAHIKl^Wwu#%vo>v|A)_hfq(t&?&kZQ+wOGOtp48Shxui@H!2*(-eKo_hKBtjo5psU zuu-aQ(7vDVaR}X3pWo(Rn|=LNQRWx!-l%ZUQQqQM-`tcma7|#D;>N%VUCMclJ-(ZL zZT7Xmx>S;;tB0{0(*`GiwtJkdywx|h`o>n@F!Qg=_HR@;Mz<~N zrtizHXveBeU}n(n5@oS4;#=b7wzmXO=Yc!P}%d9BUx=re~>2b*)j>Jy(+y36CpM!nr5pCP) z8$av*%HqQP8)#C-slM1MUu4CYrP$(IO=zzi8g!^M?Kc0~^204Zl>G3r{TsNgaGzF9 zl6G}kG!;$#|hnszE_9gap+5U~XZ_~0W3T)iKzj9on)#Etd#@vsN zn{T(%ZMOXI&1PR>UzhFQD9bd*0f=3i;ZEtY7`ky9QST^6q>bIQ&$s%YT- z+5U|&FIvQ~BAM!>K$B(L<7At%E3x?1rPa9A=ePWDi(eAIF5AD6?DMX`dDwM=lY3KK zvO1t^87F4f2eOt0HV#Rjrv;7(z}~1SE4mbCwl%n@Xxl%(#jh=XnfO&+wtr*a@5jE+ zhBQTgN;)RE0&GZ|eOB+sq?)$<^IQFJs~`R!v9HVaZ{RZJbZkc)CYqHn(!RqP0a=y} zNt;zTZS*Pi!(_VxY->pY0sDn}q>EMdgafj- zT3+QBpW0yB?o#Jlhw;cDuuNyWabH zyIy(W?hRDun>xcGZ77iRI7_Oi+F{80Da8d3$x~)un|W=y;d`7LUbcAynPHvcY?~Ih zIuzKo(c}2uWWPs#IHq-1cIOx8H}l%e>peEF%l2;I%4L)YaW+6(j77B{x(So9KF_PN z%oD6HpKo62cK7mTU+=MfUAA{4!wH9N+U2;}yecLf;yaF6Jxy(ghLx$SpJHFz**2Sf zy~p--+1`y}YH`C?lHz&?G+B02H|(<>QA`f+9s4KTT)Ex-wcSnh9^Xw=Ubc55&$F~I zv7C&G2C5rVm!&yc!MX{TTJFcXc|v};#jh=Xy}$9Rx@_-8h7E@k4xX>}ZH>#9>$V%v z`i1&@g-iBO;@IqK+k3d}J;dIq>ax8XRaFky-CHExfU`xhcfKp~qNuTlquHCa<;}h} z``YZw*w=Mv z412=n`G4*{3v)!-j`+jv)vMj7w~yC9+}}L@{*xVk`26M;Kl%P{{(y?gD1ZCx=G*(L z``_=ry#D_B{`&SM_VP{F_ju}h_wDu7cMs+^ar>1ou3qD}pM9C8Y4Xi=*_OXe@~dZG zz5Eehz}G(g_U2*t`Q3NdujIwk-QDAx`gOUVgKB%wR}yxO@HP?)LijarZxO zZom6v_toRo?RQuA-+>B#^%}njxpX%>J`6wJ-MqYhfwHxn>-U@cSI_Src7MOKzj*d= zeRcox#}^;`5*I^0AQk`M$H&Jve=z^r8m>%3NOjq!i2(=X<~YG~pJ9i3*N;6KLaHvq zZFY6u;zZ9gCOu!>ync&I>~HRF1wdcj{3H~AcK5^Gy8!R^H{ZQ|d2{vZo7Y$O|NhN` zF!jyj-5b1nync9jfAePM7|8r;9!J^cRlw|B30-{0NuEEDJ8*?g6c?)rcF`foN! zf1JXM&DPqxH`ll0-OCprI3s@h?Ze|e?s0v7_4p&~`xn`Z523F=n*V*c`|H2@hky9% zzq-Et?(SRZajGucr;z4*9Poz=LV6rDA#Lyjj+;nI>{%F^Y<$8tyEJ+GkHE`W0Dt@K ztDA=(ukSzEb*~<8-oD;_cJmtE*!aHZ_IL1z&Bwofd;2l27f;O3&vxyf-U7^zclUVc zOt1bK@|TClFYQ(LU)-4q`Ipy!y7s{;$-jAc{T=>Xy?O<95U;pmPmlR2cHxCG1-+a0sKG~&7Qf}tAduQf%*)|5mkRdDkq;8r7eHr^UpVFj3s|GHb z%ckTB(~zfRNq-Xab7=kxF~Zg4&9kc0c^kjJ6N|PHkLI^oq={qRP31Pi9j+>W7Xk6I zjSu}a;fN)i6^OHLi*lSgwECJ7_n7rp@yiz< z{=xj${`04>$NIvJ5`EM4{kX5Ep)TsNY_dKXaS0Iaw!?8U$rJ2xi;%bfg**Ki@+8V_ z5ps9^>fzd!XBgd9>N9^Hi@a=W1uhAyrxY6k_g#V`GD>W{t*S9G2hpJ5R%|)zpKju~ z<*dK?@-wAkG8aTm!Q`XeU|d z-@bkE!QX6ID;F)d%FedG<**r`zHEOB_B}Ro5A=x6nW;e2%rF#FJ{4`#cIo~J7fx(3 za*L5$j9kXZ%eLoCLtl?W+2puZsYrTED2uwQTG;0__51t@#~f@Hxmo09kxPrbY{$;f zR@vBK+Zxo!31JzM>_Y{yPIO;)E{ zWoO$Vuyrn7*5=V%wr3~DO*TV~g~$}gp|sc;fP+!mx=q@BH6-O`kz3Zf^%7p#c-36C zXD2VxrsxJ-(lJ&=iB0FtnC+{gtD1dRN2VR zKla`OkjlRQA1^AUp@lM!B$RRXkaZ^6Gno<3R*u z%_7$R}hamvSdUCs^>4LDqo6gU{P;*f9@42vNnFgOGW4rD`skmH}A{af?3uK8Nme67Fr zwXQB_2jr8J@n{kr2g4GOP@pe@g<|nQuoweolXx=jPY|`QS>&2Uu36-7Epl}^JAl#y zFt~%n06fSv2lbEyJaDrD)dV6DiiQ*ZjP%c%MXp)onnnKBB3GBQ19Irl2t14ggQ1~7 zSsX`zqG>drNCXT@i;0j{;MrLbkH?BBs(u!4+c!Qn1$#APh`N;r6#;7Re@7kl6Y1L4 zsG@!vRTOr0X)aJQNHRl{NO+)O0AdGlumq%DI5Gx}f#FdrVqE`k05OfFYz@SJdF}|@ z>M}z>1s(~|x1d0&4}dR>h()0(L?m$Q!SNI@YFbI9`d=8tWOdRSdjA`E7I3S}q5vLf zGMPZaK!LI+5{&8zWE_bE7#1*qK^%!guOzSOFN|I_s;RrFjg_4RYz@T!6(C++;sFsz zNuZ!u7#T&v(Mr6q6dWikp&;lK%;s*XDTt9cW%{ zz#FvAKqdj`tO6n@Gy+TGRs(9rI1Gk_L%{!pGamsLfhx*+fS&y4!dru=tqd-@LQda* zE|);N4g@@-8%zXkYx~Cm$1itT3E%a%Q`czZe-@85Zgp{CAY4j70iIkGkgGycC}>bE zj>eMEWH_9Rqkz!x3OsDTa5(^8@)h&uuGrtEMs>1s`Zp-yzq2dAF@TWX1`yIiAi@xc z`uC9rfbKs>`Tr;i^5elE>WUQZ(;*P=pncTfKJ6N*=$KR=0{b%f8b+Jbb2IQ_8a6fn79i3l8-fFi;F z#B3S1HaJ=v9R249M`-BkqOy39AWX{@2B};GBmoM?lF76(8wwtdK*7NTdgTt(H9J_d zgTI0utS+95gTkP|b%aABK@~O}1=N;t2nG)V8UFn$H0AOY zg$I6IeJwulv*H6FlNSYzEPkr9d@F_q(2N2?*R>E-nbL~Ne4Eh}$gw`MfWSLt2dzJx32&+>aK+G5hU#VrN0|jbpH_`ie5ibp;Fs8d*j{;zu0o;2kW8)Gmeu>60Dvlk6rU33^|YJ(ak z;PU|iF(icusy|?8(Cj0TNF0=mU6HEqTC2a->Wk^?I|0wge?-t44P9M87>^|4abyI@ z!H3djxELU^0wh*w6J1bJ0>l5`&u|Gcc#yWIL>qDZ+jCqEbtM&HwD8~O+*{dLnS!~H z4As%r*v`tu_S?{2$=(VSy5VgdY^=$+3 zC8=-<@Z=LgFc*jip$KrGLAwH{<dQb_Kpy6A_R{Ix3B|-;pA*=XJ+h3 zb2P1_S^xdz*1S4D&8q`jT|^g)Cy-DSGzLlpb*(UvsSgUWDR?9qwCrdMWksAHKi3kR zsZP#D4py}M;T78e?K?lLVD)-(D#w(JKsNIq4L}229HR2=fmQ-wrrhpitWW z6_*Bp8-epzWg|-V&OkC9) zMIs{s89$N)st51{B%lK)gT!eH28LKkNMOyvenQXnKUV9kS(yHRIN=Vqx~MXV3`O7o zK`E#R#v+jzAfbrB0sc~8bwmsT4nwYBqVkJ{Aw@7QYke54--Dur?Mj)_qAqRtLnGbjEidXSEr;y!&VoC zN1{%U;uRi3FwA`0U{A3pA+FgZyV?ruH3lR#)kI)CSNb`HLZ;eA$BUp&Xy|n zP7n!*(+|0ozeJG-Y<0nYG7%`%6KK?Vz=wz=0xd!;ii98mbzTGv3H>tyy)fw7@Onrx7LUK zr~5GY>Jm8s=@v-J!vk4cG|=!PQGfsn3FKgd*%%HDLeQ`kSlDkfH-Hye-Rh5N8(`IH(asz}OEIk>OY*5lceB z2rFr|f0=pwKSm7kFQ)-N_;A;Fb^mfsWccb549FM+27v;lVhB7)Lxmx5L?RrE2a|GO z6@W2?xPsBkFLt0r{5Ev4b+Iv~)#r;r{{4~654eFVttylB4^{MkDxcMYZ$0V7lY6yqE2F>qOPv4 zB2LaCruMd?j#MXm7e`a7DAi8X%-Go&)L>AZML{hF+>8o?i#V8>|J|j2m&^%zHDh(! zcYb>sMBd5{RBQa8HTr(&`=sMNfG-xll5oe*olh&MsKep11b~(mj<5c?ZOMK!E~vskwk}1oqB_LR*v=l}0O0TB z;z)%!QSF@ULGckB4FyJthC(b=j3LG*PWCn~&Qyq*m4%fvs9mymadvQVhL{-t94j-k zg#wmjC>DqMU$C=Zewk}#_S4L4b#Z$X9!5lw2pAL&&|#3#ctC^%!ioeO22|T&!Tfdw zbDE!PW&}+X9E!onXzBh8OVcE(s~}JceYBnhd^R6C^BfR0EhvB3sBz!A#ws5i-5sk|MvqilA;nE z0flOU^0}3x_#YA&A%&qxVHk47({XLMFo~iBa%j-Pf0u%BK!D0#)4Fe4v3#(DP%P8 z4}wZ-pb(G2fq)VU3MWud@c(;{$r`lRp#4W^|29Ud;qE|%h*IqBoPUI}?H#u>isFIT z2vFTY;}Bp2R6xj5LDU^=qtRfSb|&qpFdRnPq}Ui+I6)9_+A6pXfne_j(Gy0Yu@GSd z;7Wo+k!T1Eii8^ca)OevEx4tIl`YkY7Y)1i5Ln!|bu>5zlo$SXjCS6ySDuL7>{r}6yj&3`7WX}{`! z1#9fL8T_|Dw2K>1JuxWc%2Jr8Irk($fq5T7p-(XGy=r3TR!I}mW=r{2H4X)rQ z4X!lP`vxQ$tbu|2xXSmvzr7P}{TK5C=Y9k8FQ2q$`UXU>{R^0XS);u*&0u~UrQMD8 zP1-Yk`xZF15+MIJ68Y<2{~rMv1IPYrAk$jSf7~LY0fvPU81N4N7|3`>D`T5q(X(Rc z{?;q`>%;$#(EY>h{wY{tFmS0KP43FtVA`+qcVGoz_~&i#4-ovBGiXry@jcq-_m=Vd zo*$6=?eRaZ1E76_#`kZ2U;phjzMoIq^LMQtl6LHe4jaYF24uK_4jklmQ%O|NQGu>i zfof*~B*I`AK=Sir3v>raEDChjv?kQa*^z2&yPeT3`fCxxnNaeyl!tjtenGQ%!A?kh z`@w^uJ2%I(^7x*GFvdr&le1*hmKHpG7!oKgpteEK@1ok>CkI&~*^E5#nQ@yhZZ@G8 zI-4v#);9cFlAXABbaByVx}&Bjc0-A0;%z|-^Ec6g1-p3TSJnW%kgR;06asEBmiDWC)GrXbfAX>sv^5?|`0jV}X=JT1N`lJdCmkzew*7ker+ zxX-P-^EPXQAwX##tB|+*c*98ELAYZ@8}7_&i}omcp2*DemCFOwc^yvb@1;z+cBP>| z<(_gidhGK|;La_95~t;;^0qUraZ(G`s)fhy=JD1ySZcN17Mtr`m>u8ab&w#pJj<#+ zYc$*GvsjTDmcY?1AcLz?z2X@9vsY)9>10o-@GcA>m;*`~v|evkJ93&5sW6H_g&w;R zQGHH4!2bB|P_8P2DlSX3Rb%zF2s{d8uHxk@6X-Q_7!uE_EKvQIu2e zzZx2aMD``#)w@o?M6_jA1(9)Hsi}1x?OY}W! zfT6fveQ~ez+vYoWKArz`s_aIPXbY118`Shx zPiPQI&k9f2-e`W(DSNiX@Tv#hasdL~m8gq`Rvv6~SV|Y;)uu_AqvbS~RPEw`|r!-m-yD z9u?cq?(GSaeaj?xJUF9U7KZVT2sIgjtGzya?Ni|k%}eZZcV|TIKIT@lF*s26@mK<+ zOkXyuDu2cW(dgf}mCrxoUwuLFdX$1NrwV z?^4SS*_9%-o_m*-mcP$vqTAgWjp=8av6V$Ni&^u$(*Z*gB-UxeGZ_>1T?_A{d-*4m z1}-Wo9GatSOm}CuN~o$HkjLOrny7b0b1`o?DaqMbkKnyG9^0 zYD`Joc8-sy;@<>_ah~){ZixR95Xm7Yp)sto5Z@nQvLox96qop^k%Ds-OkB+R44vXL zRZnj+6>n~0XK3O$Gj$^A9On*mj{9EFr4wyWb&W*H-bXJ{uF%_Y-hvk2sgxGx0?Zp_!ge-m$@v!HS+I0#|gC4;+*WzW#)wxg+Uf zzc;QUIh;;4ozrOCN2G7}n_h?gb(}7@B5yPG>~FYtu-hi?vuoZR#v)OY%pUS94@yN< z%}J%Z1m(9xq~eonEblNA(CT|S*?uwcNiSvGcaEORzUrN5WVu6vg4mZpoY<3ocf0ci zrFS~Iic!6`9yieMcCyKhTkb28f8HnT5g-{i-Rsq&*jcAI!Sgk~DBIsIk=shri@^Q1 z0_j(rvE@>VwA-!4I~@3byCp>GEp(X~#SO}WdGuASWZwjFtGDBiQrJ3qwmF25CA z@s8lcx<9G28HY`lXvF!&#jW zOhG1T&FaoqyiJuKp=^ZpDjFYIyx)|2&DJEUnPp07YgW2YEOYH}c1U-Y&LD0|+|#$H zG8ZNqWZv4m!yLvv{)o}}e6b0$&bHQBXH5wCYik}4 zE-E*)Xwcby{6>R`eI}-lNlaO$Z{OBTNRa91pzsvhGoa{Ihw1R6_Cfma(vy!!;V-5# ziw22PyXGUj2uHO!kKb%Co$Rv~do$JNJ}2arD=8D3CUvLgUC+SQ3IDl-xdUEVOA*DS zv~ndleKDJ5z@1jOvUUjoxmZ)S6uG&FIS*u__Won{TzPV-Mm%6q{nPrt_*=6m{B%f5D z#Nj5XCZ=A7N#Y#qobjUk;>D#fZw;wLpLFh~lD8!dCGSd_d}@_}5v$LI460A^EE zV0e#L-uT>NCYX^z<}FV)(?F;0%c5u|esKgS1plQ+~p$KPpB_TzLWe(pjF=ROE<+&wN(~*{jwOv zAR$JzQ?_xpM3{u;Wx;a#a*Zy07msP=XeO*Z!uU0E?6OX|jp-FwliQ03i`N*IeOrTN zg2@wtURFYhi{+-}yG;e1TO50Hnakz6wwQ*E-py)pt8$B!Orm$by5pV2gnw4Kw)K5P zBYVw0_RGQLhfE)3mAN%;-me#YCZW{rja$c_ft3D~FDXMQA5;2Ly0^Ib#bA{S`Jbw{ z-sn9xRzF&=$(p>idPhI$QNk^&)9|BFT4`OcMa;Fv*&ao?r@P;7ZXYx@za>#^Xm0-~ zq`7I(!qDD43TN))bQV`z__XjXhuN3ZAn{4@Nr{&+n_~7V6P0@h4$^FXC`7lbUn@HQ{WBn~2vK7aGjX%I7YbpG6JiJ!Pu_oBl_KJ zO;4UG4t=r;DTX2~RG>NK<_!lK%!+Ubk^m*FqmU)&|n)zqJf>?}NCSbx}( zx%$8(?Vz`Zt-^8+Cw@J^>U2u@cv`=jeyY4vpU87+zP?D_tFFMhRI7#@HeJQ^a25x5 zgSR5Dy5ITfMzdt_JzjXg_#p7XJ}o{isur`>{j}7y$h7>l3u%dI;YU6&=6}*3eXt>8 zNY0t>N&n;i{Qf8X1=kI>XSe9yIa1b8+fW(Se{xXH33UqPf^tH+<~Zay=Q!pxUe6YL zfPRqsAWi?P{#S#(2ivq5v}Cjr({7|a>dEf8JaAHrHRB_yNF<|mV3hJCKmWlg7bk;( z{5K8l4bQ{6`}_L4`@i;g^$+y-1s6w@#rH_W4TC9TBztaaSLrl#Nr_y_t; zCz^IPsWd^G9GVm#L>chv^GaA4Bk#oVJw-Utf2x+hg%7-z(e{x?nMiqTHD$F7*y=uJbbT?nOX7~1PPHJA5 z4eDW}w(x!Qf<-rx8awu6%zrG*QGeDDcW>eD!ZV+bNwfRC!-8;8e1MU zKPnr)-{aSFC#h0>Fe{<*WXb<(|a zCFjCZTpIH&n=IRN4ByL7YSFa>x9t3S$TswJ!RaJ4J|#i1{*aY=c1jDe<$24t!EAGD zryTbdy05CXS-B*=M2QCnt&ikrw!CZcu)V=j7jurBM{G?gx>IyPqS>>B>no9uJg+^k za5UK~g;Sl)y7MG|c5F7H#lB@@bt7|otwjF4`N=>J=I--`ni(k!6LDNg6$3ew2a6sU z8rjET>ea){Jt8|a>{Id@Tl@Mv7$nqTlS&>IizkbMIy6ft!-+;|MoF$sp1nFA%0)Lj z^oA3r8|M3(2AVytbaW>5(~Ij#Y}_>~U{{tv^6ySys&|?+p4;qow`W#>>z>RLDp53g6mAh-0)cEKcz~xY&r9avx;+y9~I|$kF*cq27@P$Q;jm856YiD?^Sjs-v;yKR#X9V zUVmd-eyc;2-ObjoQ;!qc3|+HZ9p~G;T{pUtT`!|b*?Nmw@_ji?jnaDRJL@|er0U1} zHx5v&uZCG~&%K~cY!7P-Yu9Yc8cH2HIn+PIHWWFeJ9PGF?-i$tf<0|H?U#lQx^lW2 zxJtNs)iA_J#1zFaNpQPMPM!JG+%sE0e#@ey$7zXkIcB+3*{vfkJ+x+g0;8?&5n~wF z^#0W0xSn2@nkZzL;k`aN*LwkVTaUKK#MJa|M+a0-7M4ZoXg#tIEtZq&_Tba&OP{#J z#kS};apdi}gslli!Caq2PPcO1F>21^`ttFhjv+ZId+firqL7Vu|yAcPfrg|cTdlGw|S3ug^GoXg-z}So}O-x&airsFV6;g z<;E_&u2~E;nzZ(Ax1Uigc{Mzhu*Ew=s>OcR%e$n+ujGzYxzS6bW}`ChfsFo)FBwDJ zU!s&URO0O~*e8nCVC1=zLYjs@*?Z)gO69zJ^lJQi54Gk<4521%L3j!66HxN1vuk*~ zeSy9>V7QxmEM%r)0lIvh`=ill!ot4gNba7_5&QU45Bx6l1sfO{@x^Tj!}4)?m?xtZ z*mtzQBfhHhAdGLTbIf^KOKH!x&KZc4GHmLo?Kr=~-KaI)Yn>PJID1lXfH_-w@Y^Ak zegT&-4>>Q(WY3)W?D_cH<^-8b@8Wc7b#8>2-CK`rIKxM_N=B-wg_X-i){(3jtDTO| zYaV3~c2+xjZ*g;b*SV<_NY(kFlzSn5OHarpnz;CdbJpW!m17+n^ETepJn4;=YoCW=o^{4R2XC51Mu*qjRDtBtq~)`| zm^Q3{D|GvQF`F4hOvpZ5f4H7~f!9RD(IJkbb_?eVhKemd6-~EGS&fA=)BaWqq z3qo1n{#P9djpYlERc6a0N__oi*FZ!RmpIZ{CsrbZ8-|N1uB3{a? z*KKmVN0eo@vT%=;f%Hu8uGpoD8JYTUF238?(_z7z3v3hEmzi=$^;_|%gN>@&QI}5c zY&Mcn5wBa)eX*s=NBTJGxx>;}*7U+Q&v*!P=D3ExcLi4(%!Mz^`}u<@oxydis@o>x z%ibq6Bv#em%s08I9me<0Cbuo-gpab;TRL6alFGyu_MOX{r?N^CHU(%>gp-ffO_v!? zd3IyF-@mH7+xIyhT_2>G_%yRm>YkBmfWKwKt3kjDg(!-~o3@FN-pDjZW!-&t-+OD){ebYQSF zNM~;ezAw4R?|MGrWS*&1bU@K`!F{?{byL<-t?u#41+J-+Ciu>m=o+{fSPt7k1eq^LukA4@w@JjbOWzgNe)S>f6E?FLSz9$z#hy z+(m=YQ-hb%9$CNN*?a$8W@EspM3rMVu6s{dN{w{Kme9@ngU_Az#K-I%G-ex9rs~-2 zWe+x3WITO7VCL9T)X7w)RMz?f!YMPdqZ2lk<`b8t5b1A6=_V?=aj%Tn4M!O@5y*HXW&f~}!NRhU#|MK$)+ z;0CUfK7*0(Mut!J=1sOxzDl*!M07u&fX%tScabzJHqt2Rb$~I42<%{HJuw)$@7Nxm zOJUh;T}!x$rv+Dg8InhLi3J%Zmw(dctS?|5c%7d$@P5(;!u}@lVV|~qcxJZ^s@0Dr zZu@(qvT?JRr=H_a&tOj@-Wm5v2KXF}yCu~L{RU^3x?9TM{}^TyH(tmzeFl(tvBxc1!LAgwZv`(>DseJ=2${%0c<__hiwQ=}%! z?_-Hy!%QaRvoFfDA0ACTNq(A=l*Tg>VtO=XzvsC_1Ny$^Y9T6;M_+^_XN;y!MZ7C4Hf+nz6cNNSiHTuSM*}6+DJthod^^_}M9m9z-&B8W9wq{A%)~BVcpB{S0 zU-+;tN`hqjwLzaM(ipa=ki1?ZZU?aV+0c-jJH!dEQMrb+4u-|-V3q_K%-frT`^9RI z^9Qq|=xmYubj{J_^T^%0!<$||dKnR-8IQMXn67pDR9s;hpQp}WS2MxjmGQOoV*fhD zIonZLmwO(s?TnL7TrduQ>+!l^mov)z^{LC(Z+>7c_KoPX>%ESA-7nOy{JhuOvS{{n zrFWZmZE*#c;;`?u_*8dK^WoPQZ9iDb+jn*HPT->a-Q6ao^2Qx~%AO}*^*)g$bnTw8 zWOUu36Sv#fy;`Q)=5_3=^S&5vO5!fFJe{zS*hif6^)@{;mv|TzmzZoXUoR15*Nv-^ zufL|50E>9!5?^r?E4)8QKat=OVk%j3{>dm};)S%wttrHt)HpIxwfNGReEgepS3QJ1 zM)1eaUNx?5ne5xp!db05c1l2$6DNG3@i6K3j<=Yrxxxbt>pXaFOcD)C-cBO7@gb9h za+xJY=yLqbt2H_T3at^`E+<9@twy>{E>P4JPu}A+jb_{Hnx{8*tx8_o)aHD~vwqFn z4@_L+SXf$ANnzSdCy%#nb(x6}JbBUUpmkO#Q(n>$SLRN+;kSt18_q6%*HSuCl+;Dd zNUGd}+ebq%MBI96(8K*+EGlT$UKG7Lys+w!2TSR*%QcWpMil{rW{neW@9Oe=k6*lo zEOB&fIbE>xN~5BgTUCOU`e{LSo(G3EcSLk*ZLk-Ttx>pF?2WmmARoC-B{k!TO!$FmDi!;N;hgUI#6@Q%!)-n zymB~l#0p*-Mm2*`)_*R(Tgp#;lwFz{5gzkVokf+URPe68jQ={B-0`RASnPGzSISmG zis4=whcm6b}1GofBvJU1I|G}ay!+kzYv7%5An;u&4{ zs9!jeXA0Xcy`}R?Je$e|zrY7vcee3n+_&)X?Us-78*AZp_w2pvaq*4HVbes0P=$MJ zlv}cBNhvY?H!}qOO%>Nvvvtv&D@mQ_3dvA*Pga+5)uzgwnlY8@Y3S@B96X6(lbV$ZMNWo6crE?7e<7lx^qv zoeGNgj(gve7T{f1vafQz$$QvWX2LT`tJq#UW2)?24AJ%I#5rir*4d7cyC1l>cpOaF zBz5KWrcu$}EswFCFO3p3pd24sNy0NdXO8ADv@E& zC349gCLVHgx_l@Yiq9o|x5Bo>4SE}zHX+WO5!qY0hhzL^%`=OwjErR)7OYVBi`k3jl z(S^(O<@B!jsLSgs_BqfNFJYTFOiO8tgBAO9=G>$mKKt>qay`Qaun$YGZM-7%lD2R#^W~Ly1dFX4I@ftQIr=`xGRWkA1`9E4-P3C#II!4p#rfqm z#w!{Qcl~%Z9l?T`Bjtl^7;UjpCiU}XKigR&xTu42dmxag*=}=WEJw{du5n8 zxRJI9`(@AV#E=`$KI}u^IQz16uk;9uU*66_{|~~Uh5n9i!3-PhH*@efoG;yV{rd-< zjI1NrqJ7+_t2pdHTfEF-b^Ir=jrACwj+}Q8e1g} zNbz@#^RElqEZHir<=L^f8|@!sd%;K1{hjl2$_M4i=9sy`u(`qJxxs65LeI-G%HL2d z^C3AOlCiIpLgY@ezGupoO?|f`(rRccf7*tz8<7mTSq8>xq7wTj4rVfIZ&lc+yUt3Q z@#^LcX4+nNYm`D?*=3pt~7P``xc$LT-G*Q=&w?x_;K> zGy}ZwzUW4cr!5unMQ`o!p4|*{JUTTC(h^rcFNhsG;NrD6^x}IDp{U|biq4Nu2FS}* zGG(v7RKt|LJ4G>-SB%RuVXuzF_MIAn(*E8pZysuf4{eEN6xtTOVSdYImgimLAJEKZ z%Ae4UqV1gT!yfLwgrJ+8mpH>@ zj9^eDlfrhpF7|gvHYILQqwi8H-f?-m{+@jtz08k!c72@n_4PHl6B+va;cPi8ola%u z5#4JM+>gahMcp^)DV6Y@kiIRQ_CbWl=;Z!4dE_b)p7nBDZ+5I3OOJi5czLu~I2Y#Q z;nihf8UrisJ&_IDec3G`T=m^W*pUcHM9XD(d!ki;;z`FFuOn=yu1%PoGGR@a-|$v* zG(|2iBuJS{vbO8>XXowyhYz>A<#ljs=c#;D=|>;jC)RY-nB8f5kh^ZTSf+}EeM02I`fn5kHy^OnomBC^a`CQ}Q>s0Gd8$&> zjT^+QF#hZiTch~fC7M02OJ*xwByTJ)1POn=zhAd4-SxC3u{v5M(&0VIDc_%~my;u+ z=(b*4tDw`-5SD}do&{nT^lp1xa&S>F-*Meb_=Yi3hIfC%t_?3=@7TNdWt_6uMYG-n zhx~(?yav$_*`6u2>k2nNPgOY|-qV*m#B{oM@)BvD8o78$IoZtUL}AtY4aTXXP|(sgsbW05Z(?wzuTl*TG5 zw97_D+}iTB*|tyBYEzaTbUWb@`b_ow#z?77Wzr#0vyoTRfKZ1;Vo>fELTo{9}CYPh=t z$H{QPYW?(M*afGwif-rRLH2h_+j_s+elp?L?2O;7ryTP+T1A5paFunZs^EUX{RbGw z6-Z>>_l|c=_;W6$6`xCYy>n*s6u)!aMayFc`&mvlKGG9-;JR!B(;)PnTQ06C50u)^ zDSw+{{z+=4;@AhHzEI?p{c`zYd*{q(S4CjR=u6W}`TqUWLo6pd_Ml+f_J&2>I+uCj z8kBs^SkK^rQtKdrbSPoBO|*d0V_uPxbh4zWl>4!5(K8uXP3srT=O^d^tDt19^1H~A*zOP(6QT6ExPBnqL zpO5FeXEvI-v$*dKDe+^ry~?Jp+70`HMhi+*mE~j*%$;d{1jcr|)fXVk3)> z-Nui}nS7g`&L;M?l(Y6&bMG4|lIC_e#Ve9ee=OAC4BzRr0v(~UL-TL=I%}tF-Zneg zdXams*W8x3)2k0}$tyG3MQE8jlAWq@kD1;oTF$kt)ULFX(-rDNc=T9q%M#W{zbx?7 z(uR`jaWl=u2Z|>+UKv;2DO1pS;&SSua*y?wH^OXjNI{QSOwr@08bP)rkT-s}(*!%J zo^EPMER->=&(c`mYg2!hSec-Y?I#^%UdURcxL`B>Z1L+X+nCeExS{t^uDJC=SQjpe0-A;mbVK;Im7ZO>a~WNF8gKAe~%4OXXc2@cmdhj>2(WxFq(T zA5Y(ZD)mC4qpzyK{Oya;=WRX=`*~MWT7o`pVsZ4^yl=~Xq4h(1CyBGc=U=}aF3IvP ztATvo75Ywb9d*;e+9`*UI=7Kd-@*tX{x&9KMu_)bv;2*28{IVPdFXI&I4TR#C!Xg% zm893*mAq+i)0d#pO`qw~No=9R6puWPjC}|bo4`??@(WYp9BD=5_UE=&os7c~7IyT@ z>*5ZpXmyh4IqS)~Jh40`uLEayztp=d3^PBVaivf1^J5>qZ1u}2Y7?sIS3Ls7Dji|D z2Q*$E{p=YMC&#CgM6Hr+p5ikpBqv`D+GlMd8HoE>dtc4g_QUIIn?7XlRfv_FoTr$n z5~ge6pPQ9qLr!`4<)<+u7mP`|G!3mcI6Gx4v#%v#=-dwZL@sll2BOi_y5Tyw^QE&{ zA;AQlkYskAAg^pfl?!)>)-+79)zT+pm#0i?CI7K$BTJpkXAaSEboaWJT1S?*%p|o? z^0y3eXM5!aPYLaGdWLpt_1ljk;nvDqB;E zbT8HMB$3WfH)Mo+xN?p81l^9q^=1SF%Z0|BVQRnla3)Ecd)+muUYC32Z~06g3~C3~ zR=NqxmqqOIVAY^c4|LC?f4_ypVT9RXZ&%hT)6WHFi z${8Vq(y%Z>GWcQFLm_7CpxR+a+o$4W9j60dS?5%HvGKhAF?+0y4tnY62KwxBuCP#J z8ctk#Q}}@4E?w}|3K5x*!SlkWSezz~E}D8Kz3u2oDYPE0zu96PtT&i9*)v$d6Xd~X zebQL_=B3%aI`aO}FY@>4$mAT%fBDwpm6>j+XwzG7HKwcHOkX+$*!<3PvJRw11XOiJ zxL)NSi%NZvq}PyuWOB(1wRryVqUOw zmVQgzPfdrzjVqp=I-oG19AeytQnRRg*K)jy#fz`yX;kxYU~xrshPhHa^CshM-1n&c z?%7Xv+MbcG>vk01(m^+0Xc_zVLaHTW3xC}@KN&qdUWO~^o)F``%PcQp+jK69Pb%Ln z!nb(e_3<0Rv}eD*Pro>EL=zDwZ>FQy=YcS&G6)-(6pi5KhnCOPZ4)kEB3@Zm%uSE3 z;1Khj*fZTv@T+eg_vTweQgfyYo-3I6u7H`Sk%^zeMPvSvh$csfi4QJ4 z?7i-^8;_z%&{xi#jy>>RwU!Je6U12|X-)pOa5xQ^3&$pBRL@V-8|^PSev?aGhSye9?SV#;58V>m&FiKfeQ3%YefC&M zX}lUzK;Vm3VBcWLQtXDgCZ@Y`vl(|TIBxTj5yK2h*s!)&UU}aWU*qDN8Jl{{{lSLV zcgmY%d7i(T;4YVQ;u(MVk-A8opOo|deDopmKo^9LH@I$N{c~BS&`DDXS=QRJebysd zKF6NiByyi*#JL=wj}wtu?r-v{mpvQe>$BxkNxT>x-;$(;vh-c%vo?D+Kn6JJ76i(+ z2o&vXl25efSCMJQq0fP?LYw8YO-aQ{lHJztUwb9%>gamB3BR33eSRSS z^Kf10E%sp1n?1|1XP=CVjIfM+Sx)ah5si4Jz46S3s3Ft$>^$#Nm5pO3xvF^%N8+77 zYTgMt7Z(thBw|O=HhO$R+GoAVF7)obX>a{`9YXMJ{H1m$!gOyBogS=89dTtGXGwP% zlixPJwRk-9vDdYirSo^BmK_{eW{%yqVtty3yvw;=?|4hwGjHeQ z?7Zn?p4V{}f!7&Zb>3$@JIyk6q_@j4HjiO)zkE}mSMhx7 z_Jy~;$D)^O>%c%prf|=eO1|*VQR=1MOx8Cy-kxV{r7kn(voA$zztX>k627Cie8)5+ zGjY*=ez_Gj=98H?Fza({f+ z;}+G(v)8V8BrP|H2wOAgzx3fdI$bh(Gv}z>Y#!qRv2fyMj{Je8hcogEMiqwdV^S{6 zvfyvIPj}LdXP*;mSrUgE@wx~c4Uzv6)z!qWeyCQE(Cm@ARYHv^V*81Vll*5*wrBGP zPF5GnT75B>I|t&zi$b+rm0L2rPV-H1>{?bV?uyw|5Y^a z4h={$d7TPpTW@=ovGn+d-0Q{VT)U~y$7GpDZ^Lf&l)wRpvld~{+#@%^5V;~~vapE;F; zPIbMhln4~p)9Y`$r@?ALELZ+CRM9aQT{DR=$=VSUU+l4|;rjH>kB?@IWshn^D~@Ko zaD{x{?|7f6{$e&%J7dDbG5C^*%at~^O4TTJuedNLWt227q)6Cn_O-mnaxc4e}-x@91RLzoF|~SaeS+YQ;@Qf4V=4 zxp{wxbJmP6 zu*P0@4X)yw?v!|3L?CR%%2M6ygX}YnM32!&9gBf^Ln>@yl9Skq^U`*--N{Z+DCTmS za0ClaJ)Ofc) zb<9cPh}FEErDL#oJ3nQhJ0j&n+ZNsaGt!lI+sZAS7);CBqY683XjJuY_#7i6Va8t8 z+(x;qS1F?-Si`_Ts*C)Z5(3-PHK}v?c8WkAV&eo~sZL-+)KkgV#Db%~u7|5Xl&D0m zi?ZhKKHQdk@hl-U@fkc|i09Pwk)iXqJ#$7&6D&g>w~F!Bz0Cetpzk|JcZNR5X=n@Y zP@r+%HqWM~`x&g|*Y^!(oZY&xx9SRUiDPmOrq5p%kfpon!~Rdw>rVzAm7esd>{oLZ z+B(A6k}R}S#L`3u`>~;l?xWvnfvx9VXQDjxMcTXjPdypA`%v1gZkZqO{t#rUPCMl5jnXdZ8Y!NthevRovyN3+_P+DT-iD74H`tH9 zacJJHbgRtzc7E~ZIY+^gv*clfX;wYhxsVAWdB*%K=B z5iM8j;`6M0;!%7>5UJH;d5h|_$>8Ewe$FVXDBf2MA02}-m9x|61eF#pOHI-h1$%v} zt_`ruIv&Llg;I&PzW0Xn7!0J~7epT&s5oEzPL(}JxS`(oIS*4_Cj0pvH|LM_dOe9< zQ0Pcwx{)00@_Elp34tpOx+5VT!+j_J&Ng>Z#PLFlEUm3k#M$#6jIw$ODi0d=n@Bhq zk#Qc@^?gE`#HEH{Cd*v!1UI7tP2wRix}_*%*NaEt=MF_2vC7Tj9%XbX_h^9a=4x*3 ze`lj-EgiENRik=kl6+qn;(4RtV^mAc~a1MaO%m!&a(Hn_LP^IebCjh zsAsKb(v=vqldk&AIS7J_km2Yn2V$;iW%#+fTf-hAhnQy;j9@Hx3Ug>^^lrQA1xo+Hq0tux zY-3MUTa3Q;QcMptHdfc`_}msd$!VNqMC7bKxfj`}qG=qvA7gC8=&2a}af2XPPbs47 zw9Go*RxajZ);;qZ*%QjSf|lmD?dy$Jp4fWsL{Sj;Yk{GGkpmrEOxv95AaC9{wQ+K8 z+nThikZgqQ!vrDN7|0);*l`v!YLYMobdS@jhNYAEIA|sZ@xF&hO|^&R=)B#kk^1 z@Q&CcbsV$k9&VMf3j>$EbfwfI2{Lq_6l*&18UD^W7cUD>S((0y)hLF|F!Y9;9o}_c zbp3qxegQ>6N@;UYpsSbYx(xaN-y72FRg$6e*$WpI&deiiCe`*@SDbkwHCr(4QZ&IV z;JUG@FK7&UBiL1?)3ubp1Gzwd;?WIX>U)j@t!|Y2{>vAcRCe6oIBpy|4t0Bz5Iuf9 zX4l0^i31fE^=otOsXpX>4#Ccs)63c1*Lntho^{WcN%D@AGz|Hq7EJwr&7FDR&Q;p* z$C%V8lonKsrG*N={l0Hflr~DDQrVIaW6M$`r73CJr-ddd)6TSNqlIZxX_FL&sHR0C zr6}3n&+)#`GxNJX-{*b*efcL>=l-5^u5+DhzpgWRTchtM4)5Ed{)kNnPkLq8&o{sE z!05XV|8`rAf9_Uy$)rZB77c#l)Ykc`a~kYgvwHn6KRx=rsSm7wZE2UHYQO7zW7XTb zUUcAH7k>K7tLulYZM^M(aq}*`VcWzzcKv+aO%tAYV0)*d<`3U;?Da3Vy#Dp+f0!`f zwiQi&zr5p$qpy4FfFI^x^u&EzKJW3ulb5~wmjNa1p8R-fqw9zKY5UmQhd#gftEa}b zZgtj+SMEFP+QU}wviO8%4}SY(@4FvAzTKhY2VLG|!mI`(zQ6Ix&3%@?e_7Qr?~ZNK z?3H_()p(%MN3|!sFnY|ir@L((+hD+|ddL6p+-Kh({p}eWj;}qrXw&moJzL}W%eybS z?CfiwZ~l6NyFM7)r{$aFuiX3C=RIo=UU0$YujViN`R%7B^=|v>HCOid_2J#WnEJuW z+N+vO8`G`oo4LYg7k6m0@t=#kwrRX-$yKYiUi;kK-oJh5<#Dwu2CO=I)yLNyc~zUH zYa4%A_lw=8-TTP=26ZMswPBwNRu!GT%TGtG{b2o7H(XNpyFEMa{@D-HFRpU&tJ8kh zYOlJ#89d^Z^$(OauQqnz@ZHaC`RLp|AH4Rd$0v{bwoRX=?QXkb`1Tfy+O$7q^T4Y{ zS6R`v+pdk@ZLxGrF1i@OeJ{_4t?=RS1K=M4@Rzh;+(x4wSf(Fbj6eMh09|KC5UdRDXV zF5SMNMZ*!Ne%E>3kUmt+fN$%aks~&ZD`)+)uGo_T>ay1 z>mMp!()gms{?c*e^@sN9c+^Q%5A0dCwD9eQ>qgiA?#vA*KipvS@Rgmf*zeW5pL+e$ z)iplpJYv&f50ClqkolAQ?q2Gip4?~Bs9GEDDIQR(&-mGGt9*U()2&|V zJAK}Hi&uU5%hU$%)!H=n-XlluJK)E@9mc=kXTQNqre4)^=GrHE*SVzA++z;3NTcDuFy!^dZL8BqO`L%wSC)9ts^T(R4ZS~aI% z`OA{&6E=*P-C%3$3%hlFvEd$ba^sG9hu3@4UFfeS*}aLPv=r_IZae($cS3%1{R(q*e}TXXrcI!(*Y`Dw`cr`9UG^v#RS|GcnWpEpOJ z^X3oTXB=MdlZJ0kxN+qCX)V_6|Kz;A$4#p7*$cZ3SYKz^+h<%f|ID6G4=Mim<$9k_ zoA=bp^|gO)Ui0q#ZXR~x%D=twW%vG_FRXL*s2QDJ+EiuYgkN@4UpsG~PNn=EV1IA9>vB&F61yw*SK`j$QXry~W3^t1-T4+WvpPvh9FI>kql(+t0^!z3Crq z?)-(||In>RMCaoSC@##X&|+N@6=?zn8$ z@9sbFu@Q@oY0!4$Z73L4?W-sh^)gB#>ee*6_(`(Jwu zIc3R$ORihLbo%;_&RM$awU_+uz;*4OKl7*OD)t{(?cSc9?tZWCorf+zY*CGU#x9@K z@00dhkNW<)Rxe&R=IOIp#EsYq#NFG??+i>dQ~N_=_2jj#@Lc;nsckzk1t8wYPP> zzvWdm{(93B)BZ7T@fkZhY`V2$y{lUdo!#_|Et61 z-CjEVyxi8RV@?^@t^I)8n^*07%q}Odz2cGDJ_*dDKJ@F-drtZA#t+KwKK|4y*In^l+dXI3yWpLP&8J?yZD8H{6ZUW0c;TK8|8~ra zug(}b>dv#OuC4#^o+nM3xc=O=U%$5Po!bY0I_ue9uT?u@>W%AWt(x>`{(8T)ynNvVN;x>oKF(<$Z7M{p(}jwA#{U^bOnQ{`aUEV`%ZyC?qU z(PQ2{a?*9D_L(;1H-GK%+Vf*}Z#ehPOFJ&RWc%`qckFoflh3D3f4W)qFS<{zwr0O; z|FUZ1jJn%UH$YK8KvvdB@!|*IfKz<8Axh*>7vRncH6)-|oR_ zZAZR)>^@};9+=tUhW!qBsn0{#Y?<_Z{Wt#g*;8FMAAj(fFJAX@t6cX-t1Zu0`}T(_ zYi`)wquU?P-q7ZVeJkFmKBV5@3x0UE?Oi7ntvPJ{>UmQ(-Sx}Rk^O!cpX=Lb+D|?D z4J$gj@rE9!G%tRy=`j4NeD_-8#XO!Hb*^^9D?cB5QP=4gzBYHtxGh~) zO{u*Kt!C@SCaY?7S^sjYF$eFqx#3G)cDV>vGmg4z=;t#wRePq|=%PE%>s0@Zt@Uoabm%{NZQS+KvW?w( zx4+}y^~27;>%>==FTC`=dY{+&N6STxPM)^=mhQ9X-T&wB-~VdJ+Gp0(+H`#RUL%fw zvCG8s`qkTg^+ikT{ON?-a?3CH-LK_a=bd(WzXlujz3iQ?8-KfT$vv<1dh(?sf4uaB z8K?a4V29_bPal8wV{OV_D7$y&TkDt3zvJ@DCVlt(tRE+AyszG0O8+uz*seQ9R6P0D zbDmuP~q_1pA^OAh??xLxnscGrcaqegaITIYug zh8_KBtJO35@3Z^zL(aJT`UiKsTkq|If9=KLbh!Abs%3j@8<|^Ebi}O3KRkN=Ia{i& zeW%&dS9crr^4yvWFYR;9_=#sd)bssg>g?CG+me$T_dRHI`O(#e9MkiLpTFGk_S%;F zY`*D)<bIsgozx(;p z3kN*>+{Bk=ocG?6d!K#t=yUFFw|AQsm;dp+12$~_=gY-|4xKmU`=U+%IHmZIX=VQ` zy8g%3MJ?MOeSX*GZK{o!+w|l8x9qlNNdD(7yDwZabbRe!8=U^g8FxIs?W6iPzr9!C zrb~|7`tY&WU-HgTH*H<qC`_fKp7$Q3nSYjDo6rtf!{ z`Q|hGZCKL1Ym>9@xv%W~N3NaIc;%%B?y{p~OP%I5`xagLRoQ`KYwY#yy<@t4`utyK zU-HWKj~6!We#VSl7cBf@YSpiEt)@5m_OKccH=oyb^bPGk-O=;zv)}DD<%5m2-&o!M zhpBtDy>Y_okySw4x}b3Q7b*<#JX>rY$fiZ$8Ptnu6FNrr@YpB@7c>6*SPwu4@P|5x>4@%I^UeIz~%$x^nI(XAD{X^w5uH9rx6Or!3n4p^8CwENVFCvX`D8eM{{>9{SoFyHtH<(8mw= zdUVj>+ZWt^-eG5czvYn&hTZnYx{?|_yYBnm!|fir>b*HHckVLu#8Wz~UUcwrzwBMD z$+^R4Ojyx*&vw&Vp0aoKuNIvDa>uR@Hu>_DeqA1%)b+tB_n$xa-0p*>E^4^6S);oD zoc7l}SIqzQ=Xb6i*Qx(8or*?vc>eKQzZ<(~-Ne={YVPrJrze|~T-j*y0c-bJb7Y_P zy&hU|^7+qw^sn#kSa{*=)(=z}GJ4#nKmB9hnYR@6Km6~DZait%#~01mcxI;u>)c-b zjE--v-Dl>VH#Zx!XP4ToYc$wz!J5B*((I{Adi3bj;mSR~&6o8#@tW68J^$dh4_bWM zetR!!ef1t^pFI5j3u?Suedv(RcjU%Rz3J*N4mqJl$GR0`&b{cwdUrKh@cp6pt$3&N z?SJn5#`bTH`)c1-{ZDOKzkAQOzTKyFNz)g{j{We;zrAwzvIqM9>$L%$YHs*V%Tw3h zHFZh7h#@z7+6@=sG`Pk)sE}f{_n4>+kMCUv(EeO;d9@-ePN?M?N>hB zW7H|nytwDa=MQZ$@0@3TTDNJhnIAX1W67bd8?{(G_mX4Y`}CdtyZ3GS_>wleobln6 zXSBTGq=8R-^mVP>FZ$!tU*_+9@qzlUcKrPQj)&BFZ0JiJ4tl%&4Yi*?ukBTTI`+zk zPrB&0|6JVV(mjTqH1^o;jq7b6QFrz+uP$uTMgfl)%E&YZ~5ERzg*M$w!03T*}L~1d)?RM*L_A0K6Kl=UG_hD z>HMjOUjM@`?HV4n;7@~h{rc&lzx&~h*Z*Ae?q`}$yZRq{-?^x?_1apCZeFwbwv|l_ zhrTxQxRd)F^kA3XdzBtsyXz}=Po40Wt#@rL8Suc(e?5J}JzxI4$CDpk^KqjyH~-<@ zNt6Ed!p2UkKYr@+i=OD(>#-)whmLRY!^D4epZr?kvCgmGxU9qI?`Dq~ecb%>I@dhn zq$7@8c3PwIy>@&vqI0d?o7KIoWWp}3CtW(H=PUOVzMDP!?G1xV-|2Gl^0oKuGUcGl zXBD2=5x*vSvAIC0X@r!IbHW`i|Hw%+xIx-Xy8_lXf}o+!WK-PLo- zr@g!SlcUGIa8uL#eWzY@)PNWJ4xMz@qtEO$<)t>eO*{P9IlJw9#VdR7(_qc~qW6BB z)9k};tM2YpcHI1#C2fD5G_>zQufB6)-TVHwd`$kGIxU)>wBK!=4lEv&Kcvkq=NxxO zy_!>Ncj~$1q#=#xA9~(J=jJ*b)a2F6j~O^>?X5j8$-h~cd~3-q+gr}MWYiyab|3$* zZZZ9ap1-s046iU|cdPpUwO`TBE^Tzm=~qI7ww>*BXbx1ll~~#T*u?1Hz2ic|qW^Bp zb?iy)QyaL{`ly6fMf|ht*pc+DJ85YDVGWNwvgN5G&hIyZ{&7uDI-jn214oTTfb|iT8(u3On^R+ZQ4wEm>;gb!}%(__Vg{Xe_<)`K5DsP5li zUHRoB1HNq6e#E@yRldIQ_+3ZWm^gd>H?_xHIi*kjo(0|Zyl3#u%}?2@@b>z9uKDTj zKhMiI*`?{<2L9vIv##0Hb91foCfA(2wd$mIo4mQA+Y7TxXODT{FZ-Ud+vu}<{qw7) zCw{eK>$#sCKfYU!1DDUbWmdD#H{Ez>uU2cmIri~)J~(ggkq4Z#-w~hvSXjCF{>h(L z`QWTUpJfs zu%x`a^0gQ|NLplo2;ef4b%Vo-+zh=bi+!28q&jY=YQ}%eR_(o z609Oul4Dl^wzJ_|C0JPz4{n5UWko!3X;^{Y+W-06l9H0tsjm{OsG_7K7uLeKvJ#pX z|L1QRS6ZN5+ke6sSDxN6|4$g>cmby}jBynuT*NT0qBN|9ak*mQpo9m}D*u*o`8Wsj z^8Sv-6^gYF9)k*N0WC$v+D9qXU96FD(GWxp3amBP8tOP6KvE-c2gBL#nt{7Jl z*Ua@Ojc3HTe6h}hs~XnAxI*fJ8un41*FMUNXssE?RhUO`-NN2jUoPJ1qKa||U*F@U zw#qQZaUhjpe6NtxKFS#w$CVf5!f*LrMUo?x_gh{ZX^3&Tyv~E3&;eJBE5y418!D~P zJ}QdRTf$*pTF_R86;<%;OPGW2l~-sVJWZ_gC}%bLUTSX{=gpOeIheP+Sm#lmFZVtw z(xXjbAE|d?B^ck!mFqkzips-p8JCY|341Os3u|UvA9G%T#SxV*eT2jfa>DK4)N zkA-oT$9n`!ye^H4vMh;@ct*wP3hF#yo&kT1EBJmOvIG8j`v)zu@;;ciJSmX>iF?MC z_`Yqqfl?FWXy|PH-jLS#a$T$dJ-xDukTrSEo#A;D#Jfp;#0xXGN zG?z+i=6i)myNp93#c|yIus6m@ed&QIy?`<0Vs#gF97*F|I8Bwxpzh;iz%t@$NIOG~QLd zS5Xmg&$u$)f3LJ=#^s_8!npFNOEIoc6mZ43iYR;F#6|ILF%C;5&YOopSB5bzALrnE z8FodX5cOTgm5J}7sYKm2Ns36jNo|k10OQcu!um>i(k-l+ak;32@IC%k{w?G3g@Aj; z@f>p;2Mq<_wrH4oE0~lAx2bxS~ zXyg&aaEN$k7*`x=h;gvbxDP<#%o$f2bxgij8rQ-&IHkUa(Nr16xbjGoe6Kv(_KeF# znZh{PM~uryU5|08J$_|=T3*Zxd6i*|%SSt^81*HdIpYeE#u--{Z4| z<}of8X^nAguJRm=;{m72FvgWfTat0STc&Y%JS)RWa9>3olkd@}U*iB*h5;xFQW2DCE%o$e}c^&qzd`65bk9UD_7?_pkU>x3{$}q-3(UoD0%SGQD;#2OL36}Iw&d5 z;cV78UYQRtB!&3~{)32nUV)8wHMw`CgA~JxMW^@=;vGb#iMldw;9{)>@1*$#{)2dy zaI1J1_?~^f#hBgkj7q^l#8q(~ffR66ipm=IhI(MWk*kP)0j`#OL9CAlXTls<=TTNL z&N8$(pNqO4>qXL&9;sw({XI{uh8!?4lboa5&qpU6ArCsq2 zs6ccIOn4?%DLiMyG?@bpI_v{=O|}a#(P>#xF6vEuZ|5Ui|EVJZQ+zPNq~9aCqh4H6 zhVweoGhQ0WJYceG%Wwfink?gU{$9EGII5`V8JO`5Blq_#r^||QRz*DX23Dk@vXUav zGq+s20G>nf*fK0u&!HF^QD?k|T8m{Uny6``#D3c{uAsk{m%dR3nTpnMLg}}qMUvgz z-l%({Y_OHM59}0wuT*ysX)gIzhC&(joMb}ydpY@d$`C%nJq%Un3v-J6s*H;s`3o@l zLC}W0=5&}52OuWOOX44rAHbsDqJ;Q|^cTz{`PNhXL%70*@ZNAXYkdXd8Ap=#LFi6+ z!O^yBX+>W8P#G>ff6p;P;tSE1Bq*67 z2Xh&6Fe8>whWk&r%0azx&4hKM&Pt5H{5e-)UYB$3Oj!;kPIF|)L0rh9wS0yg%-aUT z_is6v#|t0lCCn*0%|mS(hnGSy0%3yXqQAWaKfm#kw@eZV<{mD=5xzs-~fN8=m7TY?_q># zjtm^+pk9r$Of%jul;A)>I-hk%*Z@X_ilQN4u&R8i3e`5?jpsmcDW z?Lnl1>_NO{meYCbLvU01(#lC!77Z2bdo9OBtMecnC7y$OS9mF8=tG1YL>q++eTdXN z;RT&gI3<18`^eCTQ2D(Nl7#{d!44F6A){P(km!;0abPh9PLzoVlICz;T1sb)_yeXj zBNe3ECU)iD+Aj(>)jbCm^BG9aDUu%@&z#~j$xM#82PQqS0#i~rK%_)EfW^v&t-u8p z=>VAY@d|u`UW@ZU@wWRc2^#9R_ymPhQs1Z|xH#GfH|GF!_rSZ}NwwIuV@_;jMUA2|qsfG+s_%D1HxyDx7BMe`K?o#88hML~82QpR+ZQ_eP7X)w>YkDPLaQh9*a0_h6(IkGhMy$pVk%issO41Pd5oN$Fs zDBS0qOM;Y<{Q=B(hP+{|IZt3H?jui@reWqKc??30OO=)Z+i@AO+7A%>Y=$n({HNv9D%C@A-c$QTZH&5<)dC5=&MRB&A& zS;+GH0F#WuWYYSO$nyKJ65U^5+HWdjiL}8Ll+K0KqcZ{~or{zm`K5@UWvtJ!V>09A z0|h2sAXn_Vj$B6U7`CBU8WP z6C=OJBW?OaPmK2xOU-L0fj9CEM1^#IVB(WR0>yJu=qd869D1Vn;kYRoXwu=RYV%nV z*425SC+a-V6LqHv@cXx9;RYUtMQ8d;1#22tu6TE@3`;=cxUGgMu1hwi{AP$`={Y%q zBEmC42kj%ncSzVzazCZ7>Hgw7)PC_DivG|Yy%yVzIdn&l%ixKmnR{OQkcmJ_Pb7RP zKOr7k;}1hrYvI^Lr-(O?a}FBnka0yCZIshULEjJ3l|8TRDAFe_qex8=ts&raMhFI- zFAP=pgQbX0VH_Tp!6P7E|JL?2QB%bTs46#~1Ss4SWA=WnH^E`OH{4P>4?;G&GkH>E z<6WgpQ#6@(tc^-@`NOEDGe0H0UAW5QfY!Xu10}oDau6S*zefUK{GRI(Nya3Asd2^f z=a51wA1JO|?~QaHe^2@C%Z@@FD$>OJwsbZCRYQG}=0h3I|JQDw-f>JsIn38P|OgcjzU!>NI zFEXA7(O>VknCjfPUuwF97p|b^AULMqI!_-@i}#C*EZ%dfdgT`YCj9_RNk`A)Y8LJZ zL2AvgjmS$#SMh#Rl~~+c$__P5@{;JPbT~ZCvTK2fN2Ib@om(oj*1XOYC&fl_2w>7T zl8LQ-Pz0zm$2}?9AY7sK;llH8?W@AmEd2_Y&zD4f?UxX#*J6KNo_-JdEir4+MoP?$ zI7MafZ!_)(37O(eBteRv@mY%2GWyQof%5$&K}>k2TvB*O`{M+Ld%0xk-jIiVe|&-sq1X7Z~fbxpK};Mbay5RGd_NNFDk z0o_&HNd6wlGx{Du2f;GrDg>jmM3vHcPy^#}6c%X?)iIM9<(wyeX<1vakDKgb>tWQu z=!{T-wPxbo!YO5>IwOwF-@`)`_lEo4pF8_x<{ny%4Q65g!k-iJeG=!Qh zoT6F?2lzXMQ~aHgPr_b&zSPQiT*m#NRz|djdoA+G0!4tjZxqT2rxce1>8Q-&h1L$ zj}V{7W!#UHxEc4G5*`I}za_FBd_T(FhaiD7+1MaDL?dzkxl+Ti2mcB<|NNd4;pg9P3__vM^ z;z5zl1y_Y1=pPRXAX--YRjhPc4~o@=V< zmSLKN)p^Zmds<&1`lNTZHw$Y4MytxozXhhaI572VNw8=W1C!naOnMVAtB@@;xw4{+9%cIyErW&j6E8ADDV=0F(bE z!D4O{Fy)NxY(XddQ7RZ{h;gEOV2XzVQ*R7l>P47f#&d~cUW}tdb;L92dcr*s0gqGu zB;Qltl+<1?-kAjR_h`VTd0kV@Z&gzbO#K8CEZR}PlrIHLb`&u68B4IJw*#Z0N5mg- z@xa?t>%eHc0F$l^3}YjHkNio|5WYywi%#fqvKN>`eeQs%juaS?Y^_Ck!;Dj}$pka5 z&N}Pl%*Uz97Q*ag60$U4woN@9k0aFhbVA6dO%y$~L;dwLoUpdx6Twh9#H_UiR zN!uDnS)5>Wx)V(Or3m_=xN95@xdl_*1ivMtM&s01l5zQrIWp*;t9%aBJ_Y*AI0l>%v)f~zjW}M`Hf|&^B}`3+C6xJR3ipVaVB80b%D{9GU62XL8KuhsQ4*f z>gY@3dx}K^Q!E;o>Vy+4+MK`?k4HesXAVrgB7n)~kzl%mR2Yl@fvV{H=eO#Q4veaw zh(F@ak)Df*J4d-dYJlzsQB&OyT)C3Tz)V-k0#0EIIs0vis1!AF*Z!LDHXTAAMTIIyy}UN zEDhfe(wjtoxQDdgRFD|g2kJ%7h+2J*7K8pCM5*s7_XwkhZUP#o8W_f@FBmZ8H3K7Z zukTr&(>dS!An9HErNl(*%Vpei_jgR4k9{5_*Xl0dhKsrn5=C}OF(mGBmgn@dlsu<* zrR4`YoW2L!(E8BfM9=i36uqFs34es6{5`rm#4{pM!QZp*hF+6C4|F)uA3bpNJ#;v& z4;@bDiw>vn5s(r+!%D>e(Bb?&f(dcI$uTdO>ivi^kqNJHWQZAN`GF1>*M}vp`$4){ zjA79AgQA8o2c02fP7LD|#{s6kN2!a5XtxA^T|6UTqFut0vddCCc(2d?I^0sCU0&&m zzD+X5xLt9-C?UchVlbXBA<`HhU(;(g>ic00hsb0fN@#%J>@+xPW{4ZbV?CX z{4H!;`=!r&q{;L^UA(K5w&)HL^^37`=2c!Pu!`vCPcZ2WwAqP%e#Y5WL&c2wKD6wI zpyPhA^mHDsS>d;|+0t*Vx6=q*di&1i;QFoQIbm_>y9uRUpW@i*IReQKN{FQIlHMtK zj!RYYobHaY2Z8wx60g-=rIDd%C_Q!*aexjdoT9_|dwT0ForY-_9ZuhKeM+i6l6{_@ zbkzFL;ru=OOKdjsXWZ11A7~MhAL+>h(Jrn{f6ulWS1ab%;apQ6Yha2& zCYWqB+~_gimT|V#(%WLfDXD(qSHxj;=IC(ZFR9Qq(h%yOXpPV5&Y;8Tx9D)fDK0_( z);<}c_Oaf8EDzPD0aI-nFxB1wa~y(hT0URGlENQhd*Oh@f6)f1=fVMbef}+sH{zKP zxNt=eY~2scY0sgY9hwBvs8VyNHkWaFCk~iuG84?a$@L^;d)o((sPKJD$vts>mAx5#!Fx zp*Oh_Ofli)aF4jcu`C{eNR|$Qt3^B_xnJUW;CPgef|HE-z+7niB5|0+{42&e?wp(t z@h)IwOZH%ND!u?rG=#dLyFm7&bODrp;|e8RI6!pAyOoqjoi7Sjq;V7p*F+6j z7X`T7`+%%GFU&L0Jr`Ja0U{UwOP5C9gRt~H4le4fEKvFeFy94Im?K|9)03R$jUe$2 zuqXZpOm-eq$j;;KAK4XHlCtwqF=gi^wNv}W%@FxGuYbtS5( z^?pivcFE^Kt%vZOn$$+xNX=a%jM4(pBq>k&p8L~qZ0c8^j#9b+nO3GNzg@#`^>#yo zN&mxbEB%kiw(kdR9CR;>=anE_6UO1&WkiVz*xA>TC7g}|i zU-2eQ)Hk>uiu(bR{zrsB`d@mFMc+$J79zc1Mu|3Xj|-P6~E*;FVik%ZT_Bp zk#HBwT2fB5zEsc|_d#)_?gH0HXGGzhXagNivVxWu{+{Y~5^FN;@(zr@r+&2jR=rq( z>5c0IlPz9KLceGi9Zvg2hcis?rom2Czm;IdpX)Ffr#cK^w$D>bS<#>0BH_2nC592> z=n7}fiY0px0pi)D-H2YuDA!tm$)Al|Kz9KPNBIIN-8a=@INp8S zFVdCa&Z2udYRf;wvlNmQz+!DsQUxTt$u5a?B8*e6I4}ywB2HaP!8o$E<2cl8;XXy4 zHO~2AWPM4#(M{SkiBc0~8EIr0bI=S<^QvbOUsJsGhpeerajM=C)b41!3H4?%V zk6nrnA*MZt-ULRI&p2~Z#yqdy|K+!qWhuqbzb(W%8-#BLucHoEYsL?!`+@sFbKr;5 zS#o`a7yNLZ!+tnkCd!z@b_yjm8FM(UhG#@J1Tdd3emLy|Kb-b~388&t_~EDskuRL| zPU&1^%*xkCx`1UUYP;x}QcJH{{q(8cQvXC?WUR!ynwmQpCcT7~?$YaM)g<2>8jX1b zh2UB<&&_IY6eH`tv0a@9emJk$ez=q}D?XH=!_i*K@)EKVk3g(y&A7v~H~er~GvY{l z!w=_ibeW0gfgjG})IXczc!Hndw}c_&7f9_2JkGoh)~S8)VubdA)~_wUn&-8A zqm5U_KB#on-hAd{q)Kmx-FqJ?87zLU7;lhE&M-Z3Yg|>!R#Ibu>=h>o2(k<HaDRD90PgYVm%leTce1 zIlca(K7?he{4kD9dJ`FP%2NQQxDc;M$c7+WUj8s#w3e&%Qt|rqRsgPC93~N0u5)Ev z#$BNH!M}BWEM6MLo^T_>3kT%QMO=}!DY;5yOtwo(Ly0tr zNi4epYgPIIFvS}wFO$!bkce@W9#0RnK@>;)9+>!5V&lRAX_1jnas$P$=-?v#Ipa+b zv=`emXf(<}BebLVARDkZQL7uPINzT9tu}D z=Y&&gAN)PX8)<{#ec;US_cHD|>{R1;ibV5fJEZ-0x`d(`8AJ3N(a?yBdFt2eGpbN$W*@9WGqZ?kv`qVp+ zuruA?^*uV~8YUaIf_ey@2f1|G2jvywLm9brWVy+gMmrhvQ{u4xo^!=A@(jxua zjJrUctME+gSQ zQiUWJ;3Ud#!nzb62WFg-SfDi%>(yFt^G8{WHKX_k-J85VQWiajbw|7)z6-Dy-6MiZ zqFq##$lKGKAR0$7LHo$?6B30`UIt!j(-ob96`HkJ1O>k6K#8C>M<9mJ$EOttX!)E$tNlpu)toOC5&iP)}L1cQfdK96qg? z96o)I96pazUqm7k88{$^&);*dF7JQ%zTwu>8F7?4BisTW=YCL7hWR+}3F~{bjMMk< z6N=Z-PEd43V_1(vSVTI&RpmJ{aDbms_#>}R=YgK+ajvyY?|S&R_M4@5J>tE@B9To3 zOu88)BpU*gM1E>u@+XphAb(;i?~XXdb*&r%+BQnhArnG+4lwD;khsnblS%$!V4?%c zl%(g7GT}9o;veY%O08X4un8MbPyL$BwJbX9GK6DWAhvtIG`{(-Ve&?MZ3Tx zlL;H>zNMC#k?!eaD?cVM*+;M!>7tmc()EZ4n|7(!5dO&ji@GCTR^x^IKha-C{vU66 zn0Bc&)PC_N3a9uJfR2AWhBN7f$l53<% z!XJjY&jims$+jXb$ajGn4&jQFG2s-`$}r~yB4*_G0VbZ9=Q-D?zwjKD(d*8sbi-6Lr6>Ip#YQ4nn!qR4np)g4{`@}9xz_fX?ln# z;u-gbXo%8!oh2@F(GVuF$JvLHr~bop=>2Ipr~3#~CZhZZx?318-Blu= z(glc&$<`nfLU$FI_&vuaeoq>xaGKieL|mm5f{6R{4u@eR3P$`<*BkEw8H?ig$xR*a z0%T>J(#T6^MBLfGrPxhtaSW0dHzf1$Ci=`t4UKn;cR0lF$-ouA2czQmz{KyNKI0UB zqRxZ%timZFKEw3R0GAD8JmQ6CuZ2@;eZ61z7v)Mz7f30>kvH+Wi+C(B@oc==vMZ># zm0giquzL>61*Dt&IdrHHzoObtF*IO4b96`HDiv@=oKiHE0h12^kEQX4?kL(N>=NZA z8Ia~B=#HWn+_9pKGCbc}GZw31;`ex#%r}TnYklaBT1$rRNchNi5FexP2mA9J_Op@= zYu_R51?s1oRUf0vn zamsfZ-BCC|l@jg=l6oJ`NhKT8yf_8DB3+?7YQN}?9;Y`qaHt3C7WAy#N)bPBvt$2b~I$U~|R{KcKjJOsY1Hub2Ypt0h5^a#5sI$Zj@VxGm zKsOJ?NpP=OkDwMsbc&+rIh?CYHkV~Q3W9KeP}Urzi0BR?EQAA?tZ;?t=Q&)9mqN@s zU+PnI9*H>OxgjpS7RB<@D^3wt2^P-{m~>2F%4timXlnqITm^2H|N!?i7ZPd=Fh zi?y4;2ykf*7_?y0EzmHP&yZkIKLw_@tbk?k2-Hcf#k~XhZJF;NCW&xGs-(ZCS`WUb zx;9{vAHd{~NHEXgcRf-^#V9XO0ekD0!Ecn+#4cZ`^BIUKXA_)zNdEq zfcY+v{ug}|R6(i+2AJxe5-j@afyu4_re0jYNcai+#Z4$#K`NqXD5WPxycDO$Ve~z{ zm5irFy)1yS!uVVC#CR`JC!^1e-_m_dzg2Hd##u)KCOwh&KcWwX-^vFCj0mgdRjnK2 z^rj<`O1+B=Om&|rqA7isw>~5nfQd)&{)hMw95(tgm_xlafyvjBU@?vZO!W}Jc+oZD zg&G*05jtVKM|h;g+lknS*O9v5eWY$VniofxVbPYP?Gb@Gjg$YGaf-zNv+e`T`$&>7 z&XJ-2Vd6yJA*0l*DZzX{$Yaz!B21_AC{ukm-&1{eg86j%M^Id{>I!khCZKwF_`SEMJobU$F(+ApG8c%dCx+y~wq-H+5-INk-?oX9>WrA@LCnDjba zOR~#|RK|R2oTt{?$#BS+17jncFYkXyZefK=k09kv{GN!R>_J>#(p7*-zb6bUnSweb z{z93s>|{zpV(f_mXw_ztU7b>+Rw@~54U(n=b>!Rsp z%%L3IR3WQ-iN{E`A08C(Fr-Y(!Qgv}i2$>26RpI!qEEDFJT=RXbVXTKyo01(%I@Z^ z58oNrqM#wECJC7J7hvK!sLG}T-rj1{B@Bh zl2#z!7gY}8*{J;TgOC9(n;n>RM^ap4P9V*5?5DxiEO`#hXPKHN#l6vYPmQAVZfD;)4tnfNpP zX+&3~+X@Gy(|BA49nd@4Yq9NuIcUB{OjvuvJtW*y3LxC$O4Hsjv4w-2dQ)+;Kx)J( zbtl3BMJC!CzB#YO_9|@Bawfw!M;fNMH{u*A4CXm#W*gSW?GU{nYNboj;Yc_ICO;-AUWzkO z4J+FjFOu{oTr#?=$xRb!l5zw2GU&`Ao|Dvrct*ft?49N%_FM2v#Zoig1mU-i-4R-p zj+9(W-Umff@jUR?X&ef)#<^z=)uws_D#1jjX#Ap6LZ31JfZx*OEv}DHxo}#dd}@BH zUh=^5@-v{CNq+$*{!C`PwEyL%bw4T-V;PvJF$ef>d>48YgU}{SwmD`gk%d@>tYo=_+)> zl&%8I^jxO*!C0N`{nVgU>!Y_#Wm<9-7V^qwO`yDhS7mC(iNpBUJFGM z8mHVrI!M|FkXj~*x6`;xYjJ;SG=9C81_BBF*@~I^*3Xj@*;t$)(DvMTF};f zzPSJ5yrlc+d{e?%+%E}J(v@*D$UaZ5hj>OQ@h0MGXA(=m0bwTT5o7^Ke@;mWkv0g@ zi-zz@iB1U~3-^dY=_SCV>k%M~x>-u8j5JANh4PxYm5Q4JqguZ*4hUMQZkz9^28(I2 z^eX?BjYhjB4%v9-bZd4VXma)i zoHC9^%yBKaS|V@4!j^tTW`OJzqKMK#Ff3xND%o|`@8L|cw@{p9v!h%{M?$E`?+D`+ z|4U3vxaT4XrywhwFOM6j#vPd6P6uSWBE4hc@2S6c`kZ71RSvRyl511vhD$%tABK?n zG67Rf2r%cardHnmp6wa7YaWZ6LF+>g6I~Hv348vKP3u7~X?%qZb6y=f88moy65 zTe#)L59rRI{ibx=NT*y&>1&v8;_a!GK%^_YlcGPOu(Ho-O(i>ktPI5n$i~!pq?V}h zJkpyH5zk~b`+KnGcy46=>U?2Cy1!Je>wNJ%NM|i~{UvOT%F1vDF>A&Du+&5^skN*2 zOPEA-KpZUIU(%oD14wT&L^?$~kUt0Snq)Ge809+i)`HIi$*=w5y3xF(Dd;?4Frq6i zu)k-YbV}_JUWha4dmusIBL`ggD~GwqbMyNK>B%eE`{-ff&xk1B587Zv{>QZ9&xEqX zpXn&!^FXch_w2i&TvC26+HZ(IBSOWW;Uu#6QyRSHr9?vKOP;jHIo?Ru6wg8VkngG5tg$D{t~&hVqs^eMxAtERwrLU>Ibj$z)sP*;Y86sa3E+O$@mL*t0F~# z1aqES1wQV`Ur@(0=5Q_(A$6}Av8BCXlW5I|U+pakhPY(Gd0G+6S^iI3?yU{AJ{5(uqNG6?4Wkgj~=*kPF%et_GHe4X$fb)SDRc*U7GCsBWLA0|tVF&WsxW-M z7_p)Qj6~5N22#9lXwTB+X>Y5zB<>Qgk2E~Z3m+Gqq6|cSKo4S{M@CI%N>PveCACY7 zJR8@I*O!rhPn6U9&B&{#@2~G0O_#L~Qfx%0q*`fxn71ySHeOQg+mt@Jtd_l)tGZjMfKl_c+^) zL@G@$sAiFGP&y*{#?|ur2nGr-@OGUqONsQ1D_8fI@)YTqtVHrHl_G1uuxHJS<56^l zV=wXzvfNBBymjgC*@hsF==~B-7GBtz&W)?DePHN$9Io_uKZqN6oO2sV`IL==YAYLp z=#2RRGC=rC4@tzeAZ#NaPtRF<99oEeOR;%`!NfFgy8IgFyda*|G5mSa&t07yEnmcXC9MtE89sdlVMw zdlb-UeXx>92ecP3o-v7qdrSkvoHv5E&hz3X)Nc_1S|7E|T3;G|;v zJYb#rZK|@1a}dZjj3|}HWt=4eM~}0N!Yg1JA}|zrCpTL923Jr#mXvbOn;hS9&6HON z2N^nlfwxGs7My*;i{B!qlehXN1JfJpz#J#RHSGI~A+LS7UmsSKb)N!dB3iTG`rx-2 zJc8wkPBZf1QaIG(?4QK@V!9_3sP)k|S-8)rbHEcR*-aLJ={bYn<68HnvXL~hnEy;j7{*(fCV^2gDHz$#g2~^+Z+Y=p;}lb8oNQfSl9wp$db19g z^7?@3-6de^%LI%|7}rNkSbL*bI_M1iR=q`1SJS9-0aMHsnDQ)vk=+y5l8Vj*lbynE zRbK|I5dHEgl<#vxbZZV=JUTa$wmnYqH|EG02jmY4e}r&FYp7fvr~Xo;A3z=vFIY(W z9>W4Z#RIQCC&1Jj5}4j=1Ezd$V0vo-nEGAoHtNV3)(>di;0i)>wBs$T`Bx}B6J6a5Up6e9(eapuHuh0`RE z!kQ_;incweIEqoFZq3n$42(n%eNTBKjKk>EIQbYEr?=Tq+Udv`e@nV|q#+{ty88_C zeo=w77JT}Kk(j1=eP<9yqM?+wr1cTQ6|US{6VHQr4k^sh-_AInFJ23uCB=eT3wc3? zsb-2`vhu=#`F^B+M#2?^4mvm7tb&mjq_yDt7p_Q}HB7nFDHTk-gmOQhCEi!Bg$8l) z%oB$eO!bH;j;g^2M#imv>-$TVk!gtZHLVZzPislZ6>*M~Y#^BWS&|M%M!&}Cohim4 zKr}9A8lqje)`z{Iwcw%Mme@fVv@E;fyp) zeWLlEY6XF*E)badKNDqA4ht}{=;L`LgI_Q*<^@yUW{PC_ED3|@+(@B{u#~$W*OGeC z#I>ZpGlr?ohBQmPe+f+WbSWKE`~a_`Xo%i1I!mH1I?L22CgKX0zV0PuxZ($}d+~P6 z0Nu;f>qWRCmLR;4S8AAI)^x2Uu_c@@?k1fjqDN;*h*>m5HwB+1<&s(pS5>$omSC9m z7qb6ML!?iNu4vaHTv4W}wWK1VhyzS}tp)iZT#@!_Sh>%#%=!W0c;gu>QEP_lXe}AC zB9+u=EgAL)?Rdmv(Z)?fqzdVK8TJR3ka3R-UN|LDOJ_tPl=en@5Ra4pK6TvlU7)mH z--9%SQ{oHS8!jV{%Q#>BP1+klYs1uUIC=k!dxDi(3+@BqfK&sm4_BmNWRXUCc1{s# z;d%2W$DK)pP!1_D^-Te$oFZVBZ?tMMZ^8$qb0eonc)>9hVWb#}H*r&S=D0F+zNwc* z#1&FdG)YB+coQBOoh2HkcoW(DI!jU@b(U~v(GVGiI!j#eqH!ogG=z#S-h`)KcaX5I zXo#{g-7VZc;t_bwL_@Sc)mh@n)mf(A4w1&`*L%6?W;`n?i#PB%lyO>)U-?Kf#?eIM!30$}$ z@mlBR9-%3d$#jqC5ngzLRye?3FwFLJs`J2R%)84Qbv=;J3g%|f$ z=ZChZsloTTrNohV=GY5bOG<{&IO`jw?zeokxDlqv&xQ z;ymJ+P-X1*fRUm%u7Rn}1{e+m&B5goOu5tiRy`3&E>SNKV0eh)_b>!B2Vz0E!qqHX zkyonoptjj_sLvA~j|}`FL^W>`NO8@SZW^ZAYv#~RjieWdgX&pZ_%7!eS|D147=NyUPK!A%51{T3{PCQ08A4H2_8O!dwb z@1r=yIZ|L$prR=npM0;N z7;_42#52NyuNX7Vb>SK5ruZt3<(LORqMGsmfGH0EnDYRVGcD2;&L!mmkOC=MqqbSG zUOe!kHH>G`F6>G%aEwmHz*B8=4CM#`Y_eIxZ!YjN)}ew(pA`i$wflon{eTqBQDpBRE*8EZj>)80}+M8p*xgFHtD zuJWq2#2U=tYg}{9f$F0<=+7lSlpd~+>!Ung-y=y=<47SD9Z)9X-|9V0NJBm2fKdPv z*Me#h_W^g-`lve=P6>^Pm!!JmI0qiBjNek=7}f&miiT3%al~nIsYbl;f~x2lPm8}t zn`3`Z@2{rrG@>=aemZly(up^5-IUvd#xEX0S&_~h$t_udyVz$$9hz`}Nh}!g=}1>( zy^5|XU^R zd`lijMOfS$S5<3CiT`mNDG7#Ik0mw0`|ulhIK$MB0+{UpLPgT4@uEwXA>u_FRLN;A zXn(rD)FSJiV@isjqS;D6C2S?yO=a)#JRm>eo^)#61yUx2dv2x9oLXevRjP0$7tl&{ z7x40XAD~ZbPLDwZI=~(4ePrnT={e0vFSKIyT8KMG`r{Vqeh}FaJyUKf-bs3*aZ1Xk z)`G~3cY*q3=?rwcHVtLS0P2&y7Ros_FEYR|>t>Wp>At~+eCEl}i)RE0>D-d%Oyex0 z=rSRGK+Uqx4NMXVjbXOM(-SBjXL(M|vhF@%I`MX-g7gD22#f;Q+HjI3O~i`8uTKTsmb85dV*)Y8?&V^Pl zJz$m+8`z8bE7^)dq{I|Z2f`T>()3Yh9}fyr+Mj4n)ZeH3hH&8`zB zG@(AEz(iNTqzk05M&zf!RL2ZV{sUmrOK9XM9SNBHdcbg^#QpLJRG>-5Np}R6u|85$ z!kuPZ#`W$_S=9Am-4! zBf#=8e-aOh>VSYjym5~7IEP@$+vK<9-kWpx8K=BbV04*@bHLlR7TgSmskb2!0@XeM zBmGTtsLqvf>VFDMbwDs;ZcY3ihPQBqU&XMD^Q9ea$SGnD)d2z1dr!dBzm71X>VQ&c z(PxPgC%nM#wKo(Fk5k?-bEu9FnCg@WX{t^WnCXvlUC}{m=N55Ft4^&ispE0YlyAj6 zTIMzVrRRVmFG=l!B5&f|o7n$~WG?lL14i~tpclLmG1rfActJHzd7F&WJ5B_3DMX9E zMNJI)8sqdf8!+WX0#jcXVCtm|j3AKaRlg;|)9SaBLe{Yl3ozyI0V|7rQ-FbnI4?f< zNV}xb#-2K<9e3;v2~7PRfq|GfM|${1u#EN5>)F3mKPcwN$9zIy1@D*SEq#yVD6J)B zn#c8#zTw{z>C`yo9g@vYazz{mR}}8?!RuZUK-V1P`1^Zg2WSrEW76G1y}htLiej%E zU>Rp=KTS$|h_(hW>9)WWPXQ)>2{8H6NTX0}2bg@wDcvIK_rNHZj(8#6N4$yhL65`n z9e<0HLby+k0gdBjP{C9mMLLMyC`c(H=FhxO=Q-5ZlwiE-FM+B44Vdc7fO&m{C1cGL z<0uLVdn090GLKoM4^jUc>qN*xR(&Wi)#s&b<&5vCUW0L}cL7F+$GB#YrG2o#c)mRA ztMjF#%XlHh-`_(4)V%5yLAsA>rnu0mj(Qz|cu{D4~DSVzV8tgo>($@r2~ zC=&NU4@@!+doAmGk&YOXppSBXke=KP1?Be0&my)@V9FpJgVYx z)*bPzn_iIe`fb8~#3?mhhLL)$ajHAUqpzAcU>S5pa)s8C5)k4Xr~<+P<$i{7z4Y4* zT)9tl1tzg+mtdRLLcOl$^;?a65BE}BOI|gKjLYB$IKwqB4rt*X=d1RM*z!2_o}hqI zwVS|HTMtZcX^@en+D%~UoeE5Sc7T~T;bssoPO05-Z|SZ0hV8mZ~o+RRh zI$ZG$>TpE|iPgokL@IdAgyS^_KAxzz<3fqGGB~+Zcb77qWe4C|mmNTDZmfypw z`XfXdYtDF%1rJdi2Vx8(X-DJqJ`>-weS{g{HIrxQ@7X@0Uf1JrV+yC#VCj4Kf}(zf zTS|6CdWSsPTbL=r3(*w$o49S#sd?2c_CLjdkYAY$7S$f6C}+%tz}rq>H{hO{5c%8) zCBz!Bo#~zWEphCKD@2dUYgkGwORpb`Hr4VIMedbqAAkB;H>X za^3S3I*#`;5nwz^s89IAbdepELKu;*()+p*S9l|2?^h7yi+6@x#2CYX1et?t_Z%R*-M_f^^COHFFi#>Ex29^9Tm`viuxYr~vd2L5_Ex9wg zM@iJiy;0I2n-1|CW6VU9)c*>@iX^H)Yeau#C*$$eUCmSPr?tQiB5lw$UUxN5{%IUX z_PF+jCsMqfE;gbKVx;25bWIjb5?hQlyg1fr#20WtrwH**O0-40#HeB|GUO~igm+i> zjZ8Z6p;S>5%$us-zG}Y%jkE+m{y%ISD%JZ@q4NGP%!l6^B?^S|$E?1lv6h!>t#*DU0N+pi> z9CnI=5Wa_YA9X!~*c7eAaU5mfFQgaaA&=t-_h=5nVDWrGRg`bAcKH~Ih)7q4Td4IO|_bOt|U)d^yN}iq?iL@hA2?jZ&|r|`OqMM7YX7xO1dH)q-U2RuBbbX zy|>d-Oi`|q>a4e%b2JH!aut~DEwZ_MXAqasC!HcsQD*=~HbmH4DguoAKyQk+X-b_I z&%t9E`8Zxoy+6Z)Is6Ut!tSH)lPc0RFV4v5cSI2-wIF^E*IYbbto`WQB(s7d?f6?V z6yu#n`bPT$Z>-*WL)%c^CTfXvxRkOTb?;nyb|m5j1{mLrfNRL#L^Y1`9cf+yw+nlN z0EK(LCLTdPy7)LB6#jDQ0iQUB^Yw7(D<(o(IEG62EmPSb8=reF|zY#U6A9-Yr>Mgqt zyrf@4oOfmXcb8$qMm0otV&M(D@b8m`_8-;|DS(jr-~Vpku=|nuzUAllFX>-Y)TeNM zS!qAqN1RXJK1qI{J(U+9_5U8xvqtr!j;c|8 + + + + + + + + diff --git a/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_loramac_EU868/RTE_Components.h b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_loramac_EU868/RTE_Components.h new file mode 100644 index 0000000..7c04d7c --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_loramac_EU868/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'lr1110_modem_tracker_sdk' + * Target: 'lr1110_modem_loramac_EU868' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32wbxx.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_loramac_US915/RTE_Components.h b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_loramac_US915/RTE_Components.h new file mode 100644 index 0000000..e4873e8 --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_loramac_US915/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'lr1110_modem_tracker_sdk' + * Target: 'lr1110_modem_loramac_US915' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32wbxx.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_read_internal_log/RTE_Components.h b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_read_internal_log/RTE_Components.h new file mode 100644 index 0000000..57a0402 --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_read_internal_log/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'lr1110_modem_tracker_sdk' + * Target: 'lr1110_modem_read_internal_log' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32wbxx.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_gnss/RTE_Components.h b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_gnss/RTE_Components.h new file mode 100644 index 0000000..d14686d --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_gnss/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'lr1110_modem_tracker_sdk' + * Target: 'lr1110_modem_test_gnss' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32wbxx.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_low_power/RTE_Components.h b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_low_power/RTE_Components.h new file mode 100644 index 0000000..a4577be --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_low_power/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'lr1110_modem_tracker_sdk' + * Target: 'lr1110_modem_test_low_power' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32wbxx.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_tx_continuous/RTE_Components.h b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_tx_continuous/RTE_Components.h new file mode 100644 index 0000000..8da9550 --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_tx_continuous/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'lr1110_modem_tracker_sdk' + * Target: 'lr1110_modem_test_tx_continuous' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32wbxx.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_wifi/RTE_Components.h b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_wifi/RTE_Components.h new file mode 100644 index 0000000..afc5364 --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_test_wifi/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'lr1110_modem_tracker_sdk' + * Target: 'lr1110_modem_test_wifi' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32wbxx.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_sdk_EU868/RTE_Components.h b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_sdk_EU868/RTE_Components.h new file mode 100644 index 0000000..b7037ce --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_sdk_EU868/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'lr1110_modem_tracker_sdk' + * Target: 'lr1110_modem_tracker_sdk_EU868' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32wbxx.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_sdk_US915/RTE_Components.h b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_sdk_US915/RTE_Components.h new file mode 100644 index 0000000..809a58c --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_sdk_US915/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'lr1110_modem_tracker_sdk' + * Target: 'lr1110_modem_tracker_sdk_US915' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32wbxx.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110/RTE_Components.h b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110/RTE_Components.h new file mode 100644 index 0000000..b61c356 --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'lr1110_modem_tracker_sdk' + * Target: 'lr1110_modem_tracker_update_lr1110' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32wbxx.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110_modem_to_modem/RTE_Components.h b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110_modem_to_modem/RTE_Components.h new file mode 100644 index 0000000..848a03f --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110_modem_to_modem/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'lr1110_modem_tracker_sdk' + * Target: 'lr1110_modem_tracker_update_lr1110_modem_to_modem' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32wbxx.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110_modem_to_trx/RTE_Components.h b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110_modem_to_trx/RTE_Components.h new file mode 100644 index 0000000..821577a --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110_modem_to_trx/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'lr1110_modem_tracker_sdk' + * Target: 'lr1110_modem_tracker_update_lr1110_modem_to_trx' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32wbxx.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110_trx_to_modem/RTE_Components.h b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110_trx_to_modem/RTE_Components.h new file mode 100644 index 0000000..5af2456 --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/RTE/_lr1110_modem_tracker_update_lr1110_trx_to_modem/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'lr1110_modem_tracker_sdk' + * Target: 'lr1110_modem_tracker_update_lr1110_trx_to_modem' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32wbxx.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/smtc_tracker_app/MDK-ARM/lr1110_modem_tracker_sdk.uvoptx b/smtc_tracker_app/MDK-ARM/lr1110_modem_tracker_sdk.uvoptx new file mode 100644 index 0000000..cce04c6 --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/lr1110_modem_tracker_sdk.uvoptx @@ -0,0 +1,4224 @@ + + + + 1.0 + +

      ### uVision Project, (C) Keil Software
      + + + *.c + *.s*; *.src; *.a* + *.obj; *.o + *.lib + *.txt; *.h; *.inc + *.plm + *.cpp + 0 + + + + 0 + 0 + + + + lr1110_modem_tracker_sdk_EU868 + 0x4 + ARM-ADS + + 8000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 1 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ARMRTXEVENTFLAGS + -L70 -Z18 -C0 -M0 -T1 + + + 0 + DLGTARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0) + + + 0 + ARMDBGFLAGS + + + + 0 + DLGUARM + (105=-1,-1,-1,-1,0) + + + 0 + ST-LINKIII-KEIL_SWO + -U066FFF485550755187064433 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP") -D00(6BA02477) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4.FLM -FS08007000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4 -FS08000000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM)) + + + + + + 0 + 1 + i + + + 1 + 1 + internal_log_buffer[i + 146] + + + 2 + 1 + \\lr1110_modem_tracker_sdk\../Src/apps/Tracker/tracker_utility.c\internal_log_buffer + + + 3 + 1 + internal_buffer + + + + + 0 + 2 + val + + + + + 1 + 0 + 0x080C9000 + 0 + + + + + 4 + 0 + UART_STATE_READYTORECEIVE + 0 + + + + 0 + + + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + + + + lr1110_modem_tracker_sdk_US915 + 0x4 + ARM-ADS + + 8000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 0 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ARMRTXEVENTFLAGS + -L70 -Z18 -C0 -M0 -T1 + + + 0 + DLGTARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0) + + + 0 + ARMDBGFLAGS + + + + 0 + DLGUARM + (105=-1,-1,-1,-1,0) + + + 0 + ST-LINKIII-KEIL_SWO + -U066FFF485550755187064433 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP") -D00(6BA02477) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4.FLM -FS08007000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4 -FS08000000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM)) + + + + + + 0 + 1 + modem_response_code + + + 1 + 1 + cbuffer + + + 2 + 1 + dm_info_fields + + + 3 + 1 + cbuffer + + + 4 + 1 + buffer_out + + + 5 + 1 + tracker_ctx.gnss_settings.scan_mode + + + 6 + 1 + output_buffer_index + + + 7 + 1 + buffer_out + + + 8 + 1 + out_buffer + + + 9 + 1 + payload + + + 10 + 1 + almanac_date,0x0A + + + 11 + 1 + almanac_date + + + 12 + 1 + almanac_one_sv_buffer + + + + + 1 + 0 + 0x20030609 + 0 + + + + + 4 + 0 + UART_STATE_READYTORECEIVE + 0 + + + + 0 + + + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + + + + lr1110_modem_tracker_update_lr1110_trx_to_modem + 0x4 + ARM-ADS + + 8000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 0 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ARMRTXEVENTFLAGS + -L70 -Z18 -C0 -M0 -T1 + + + 0 + DLGTARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0) + + + 0 + ARMDBGFLAGS + + + + 0 + DLGUARM + (105=-1,-1,-1,-1,0) + + + 0 + ST-LINKIII-KEIL_SWO + -U066FFF485550755187064433 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP") -D00(6BA02477) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4.FLM -FS08007000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4 -FS08000000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM)) + + + + + + 0 + 1 + modem_response_code + + + 1 + 1 + cbuffer + + + 2 + 1 + dm_info_fields + + + 3 + 1 + cbuffer + + + 4 + 1 + buffer_out + + + 5 + 1 + tracker_ctx.gnss_settings.scan_mode + + + 6 + 1 + output_buffer_index + + + 7 + 1 + buffer_out + + + 8 + 1 + out_buffer + + + + + 1 + 0 + 0x20030609 + 0 + + + + + 4 + 0 + UART_STATE_READYTORECEIVE + 0 + + + + 0 + + + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + + + + lr1110_modem_tracker_update_lr1110_modem_to_modem + 0x4 + ARM-ADS + + 8000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 0 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ARMRTXEVENTFLAGS + -L70 -Z18 -C0 -M0 -T1 + + + 0 + DLGTARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0) + + + 0 + ARMDBGFLAGS + + + + 0 + DLGUARM + (105=-1,-1,-1,-1,0) + + + 0 + ST-LINKIII-KEIL_SWO + -U066FFF485550755187064433 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP") -D00(6BA02477) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4.FLM -FS08007000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4 -FS08000000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM)) + + + + + + 0 + 1 + modem_response_code + + + 1 + 1 + cbuffer + + + 2 + 1 + dm_info_fields + + + 3 + 1 + cbuffer + + + 4 + 1 + buffer_out + + + 5 + 1 + tracker_ctx.gnss_settings.scan_mode + + + 6 + 1 + output_buffer_index + + + 7 + 1 + buffer_out + + + 8 + 1 + out_buffer + + + 9 + 1 + tracker_ctx.app_duty_cycle,0x0A + + + 10 + 1 + modem_response_code + + + 11 + 1 + version + + + 12 + 1 + version + + + + + 1 + 0 + 0x20030609 + 0 + + + + + 4 + 0 + UART_STATE_READYTORECEIVE + 0 + + + + 0 + + + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + + + + lr1110_modem_tracker_update_lr1110_modem_to_trx + 0x4 + ARM-ADS + + 8000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 0 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ARMRTXEVENTFLAGS + -L70 -Z18 -C0 -M0 -T1 + + + 0 + DLGTARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0) + + + 0 + ARMDBGFLAGS + + + + 0 + DLGUARM + (105=-1,-1,-1,-1,0) + + + 0 + ST-LINKIII-KEIL_SWO + -U066FFF485550755187064433 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP") -D00(6BA02477) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4.FLM -FS08007000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4 -FS08000000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM)) + + + + + + 0 + 1 + modem_response_code + + + 1 + 1 + cbuffer + + + 2 + 1 + dm_info_fields + + + 3 + 1 + cbuffer + + + 4 + 1 + buffer_out + + + 5 + 1 + tracker_ctx.gnss_settings.scan_mode + + + 6 + 1 + output_buffer_index + + + 7 + 1 + buffer_out + + + 8 + 1 + out_buffer + + + 9 + 1 + tracker_ctx.app_duty_cycle,0x0A + + + 10 + 1 + modem_response_code + + + 11 + 1 + version + + + 12 + 1 + version + + + 13 + 1 + len + + + + + 1 + 0 + 0x20030609 + 0 + + + + + 4 + 0 + UART_STATE_READYTORECEIVE + 0 + + + + 0 + + + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + + + + lr1110_modem_loramac_EU868 + 0x4 + ARM-ADS + + 8000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 0 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ARMRTXEVENTFLAGS + -L70 -Z18 -C0 -M0 -T1 + + + 0 + DLGTARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0) + + + 0 + ARMDBGFLAGS + + + + 0 + DLGUARM + (105=-1,-1,-1,-1,0) + + + 0 + ST-LINKIII-KEIL_SWO + -U066FFF485550755187064433 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP") -D00(6BA02477) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4.FLM -FS08007000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4 -FS08000000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM)) + + + + + + 0 + 1 + modem_response_code + + + 1 + 1 + cbuffer + + + 2 + 1 + dm_info_fields + + + 3 + 1 + cbuffer + + + 4 + 1 + buffer_out + + + 5 + 1 + output_buffer_index + + + 6 + 1 + buffer_out + + + 7 + 1 + out_buffer + + + 8 + 1 + tracker_ctx.app_duty_cycle,0x0A + + + 9 + 1 + modem_response_code + + + 10 + 1 + version + + + 11 + 1 + version + + + 12 + 1 + modem_status + + + + + 1 + 0 + 0x20030609 + 0 + + + + + 4 + 0 + UART_STATE_READYTORECEIVE + 0 + + + + 0 + + + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + + + + lr1110_modem_loramac_US915 + 0x4 + ARM-ADS + + 8000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 0 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ARMRTXEVENTFLAGS + -L70 -Z18 -C0 -M0 -T1 + + + 0 + DLGTARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0) + + + 0 + ARMDBGFLAGS + + + + 0 + DLGUARM + (105=-1,-1,-1,-1,0) + + + 0 + ST-LINKIII-KEIL_SWO + -U066FFF485550755187064433 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP") -D00(6BA02477) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4.FLM -FS08007000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4 -FS08000000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM)) + + + + + + 0 + 1 + modem_response_code + + + 1 + 1 + cbuffer + + + 2 + 1 + dm_info_fields + + + 3 + 1 + cbuffer + + + 4 + 1 + buffer_out + + + 5 + 1 + output_buffer_index + + + 6 + 1 + buffer_out + + + 7 + 1 + out_buffer + + + 8 + 1 + tracker_ctx.app_duty_cycle,0x0A + + + 9 + 1 + modem_response_code + + + 10 + 1 + version + + + 11 + 1 + version + + + + + 1 + 0 + 0x20030609 + 0 + + + + + 4 + 0 + UART_STATE_READYTORECEIVE + 0 + + + + 0 + + + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + + + + lr1110_modem_test_gnss + 0x4 + ARM-ADS + + 8000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 0 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ARMRTXEVENTFLAGS + -L70 -Z18 -C0 -M0 -T1 + + + 0 + DLGTARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0) + + + 0 + ARMDBGFLAGS + + + + 0 + DLGUARM + (105=-1,-1,-1,-1,0) + + + 0 + ST-LINKIII-KEIL_SWO + -U066FFF485550755187064433 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP") -D00(6BA02477) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4.FLM -FS08007000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4 -FS08000000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM)) + + + + + + 0 + 1 + modem_response_code + + + 1 + 1 + cbuffer + + + 2 + 1 + dm_info_fields + + + 3 + 1 + cbuffer + + + 4 + 1 + buffer_out + + + 5 + 1 + output_buffer_index + + + 6 + 1 + buffer_out + + + 7 + 1 + out_buffer + + + 8 + 1 + tracker_ctx.app_duty_cycle,0x0A + + + 9 + 1 + modem_response_code + + + 10 + 1 + version + + + 11 + 1 + version + + + 12 + 1 + modem_status + + + + + 1 + 0 + 0x20030609 + 0 + + + + + 4 + 0 + UART_STATE_READYTORECEIVE + 0 + + + + 0 + + + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + + + + lr1110_modem_test_wifi + 0x4 + ARM-ADS + + 8000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 0 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ARMRTXEVENTFLAGS + -L70 -Z18 -C0 -M0 -T1 + + + 0 + DLGTARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0) + + + 0 + ARMDBGFLAGS + + + + 0 + DLGUARM + (105=-1,-1,-1,-1,0) + + + 0 + ST-LINKIII-KEIL_SWO + -U066FFF485550755187064433 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP") -D00(6BA02477) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4.FLM -FS08007000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4 -FS08000000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM)) + + + + + + 0 + 1 + modem_response_code + + + 1 + 1 + cbuffer + + + 2 + 1 + dm_info_fields + + + 3 + 1 + cbuffer + + + 4 + 1 + buffer_out + + + 5 + 1 + output_buffer_index + + + 6 + 1 + buffer_out + + + 7 + 1 + out_buffer + + + 8 + 1 + tracker_ctx.app_duty_cycle,0x0A + + + 9 + 1 + modem_response_code + + + 10 + 1 + version + + + 11 + 1 + version + + + 12 + 1 + modem_status + + + + + 1 + 0 + 0x20030609 + 0 + + + + + 4 + 0 + UART_STATE_READYTORECEIVE + 0 + + + + 0 + + + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + + + + lr1110_modem_test_tx_continuous + 0x4 + ARM-ADS + + 8000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 0 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ST-LINKIII-KEIL_SWO + -U066FFF485550755187064433 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8007 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO7 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4 -FS08000000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM)) + + + + + 0 + + + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + + + + lr1110_modem_test_low_power + 0x4 + ARM-ADS + + 8000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 0 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ARMRTXEVENTFLAGS + -L70 -Z18 -C0 -M0 -T1 + + + 0 + DLGTARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0) + + + 0 + ARMDBGFLAGS + + + + 0 + DLGUARM + (105=-1,-1,-1,-1,0) + + + 0 + ST-LINKIII-KEIL_SWO + -U066FFF485550755187064433 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP") -D00(6BA02477) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4.FLM -FS08007000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4 -FS08000000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM)) + + + + + + 0 + 1 + len,0x0A + + + 1 + 1 + chunk_buffer + + + 2 + 1 + chunk_buffer_index,0x0A + + + 3 + 1 + nb_elem_to_shift + + + 4 + 1 + chunk_buffer + + + + + 0 + 2 + val + + + + + 1 + 0 + payload + 0 + + + + + 4 + 0 + UART_STATE_READYTORECEIVE + 0 + + + + 0 + + + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + + + + lr1110_modem_read_internal_log + 0x4 + ARM-ADS + + 8000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 0 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ARMRTXEVENTFLAGS + -L70 -Z18 -C0 -M0 -T1 + + + 0 + DLGTARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0) + + + 0 + ARMDBGFLAGS + + + + 0 + DLGUARM + (105=-1,-1,-1,-1,0) + + + 0 + ST-LINKIII-KEIL_SWO + -U0670FF545253675187134515 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP") -D00(6BA02477) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4.FLM -FS08007000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4 -FS08000000 -FL0100000 -FP0($$Device:STM32WB55CGUx$CMSIS\Flash\STM32WB_M4.FLM)) + + + + + 0 + 0 + 113 + 1 +
      134280248
      + 0 + 0 + 0 + 0 + 0 + 1 + C:\Users\bboulet\Documents\Benjamin\Product\SX1265\Firmware\lr1110_modem_tracker_sdk\smtc_tracker_app\Src\apps\Tracker\main_read_field_test.c + + \\lr1110_modem_tracker_sdk\../Src/apps/Tracker/main_read_field_test.c\113 +       +       + + + 0 + 1 + i + + + 1 + 1 + split_buffer + + + 2 + 1 + internal_log_buffer + + + 3 + 1 + internal_log_buffer[i + 10] + + + 4 + 1 + internal_log_buffer + + + 5 + 1 + i + + + 6 + 1 + job_counter,0x0A + + + + + 0 + 2 + val + + + + + 1 + 0 + 0x080CA000 + 0 + + + + + 4 + 0 + UART_STATE_READYTORECEIVE + 0 + + + + 0 + + + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + +       +       + + + Application/MDK-ARM + 1 + 0 + 0 + 0 + + 1 + 1 + 2 + 0 + 0 + 0 + startup_stm32wb55xx_cm4.s + startup_stm32wb55xx_cm4.s + 0 + 0 + + + + + Application/User + 1 + 0 + 0 + 0 + + 2 + 2 + 1 + 0 + 0 + 0 + ..\Src\apps\Tracker\main_tracker.c + main_tracker.c + 0 + 0 + + + 2 + 3 + 1 + 0 + 0 + 0 + ..\Src\apps\Tracker\main_read_internal_log.c + main_read_internal_log.c + 0 + 0 + + + 2 + 4 + 1 + 0 + 0 + 0 + ..\Src\apps\LoRaMac\classA\main_loramac_a.c + main_loramac_a.c + 0 + 0 + + + 2 + 5 + 1 + 0 + 0 + 0 + ..\Src\apps\gnss_test\main_test_gnss.c + main_test_gnss.c + 0 + 0 + + + 2 + 6 + 1 + 0 + 0 + 0 + ..\Src\apps\wifi_test\main_test_wifi.c + main_test_wifi.c + 0 + 0 + + + 2 + 7 + 1 + 0 + 0 + 0 + ..\Src\apps\tx_continuous_test\main_test_tx_continuous.c + main_test_tx_continuous.c + 0 + 0 + + + 2 + 8 + 1 + 0 + 0 + 0 + ..\Src\apps\low-power\main_low_power.c + main_low_power.c + 0 + 0 + + + 2 + 9 + 1 + 0 + 0 + 0 + ..\Src\apps\update-firmware\update_firmware.c + update_firmware.c + 0 + 0 + + + 2 + 10 + 1 + 0 + 0 + 0 + ..\Src\apps\ble_standalone\main_BLE_standalone.c + main_BLE_standalone.c + 0 + 0 + + + 2 + 11 + 1 + 0 + 0 + 0 + ../Src/app_entry.c + app_entry.c + 0 + 0 + + + 2 + 12 + 1 + 0 + 0 + 0 + ../Src/app_debug.c + app_debug.c + 0 + 0 + + + 2 + 13 + 1 + 0 + 0 + 0 + ../Src/hw_timerserver.c + hw_timerserver.c + 0 + 0 + + + 2 + 14 + 1 + 0 + 0 + 0 + ../Src/stm32_lpm_if.c + stm32_lpm_if.c + 0 + 0 + + + 2 + 15 + 1 + 0 + 0 + 0 + ../Src/stm32wbxx_it.c + stm32wbxx_it.c + 0 + 0 + + + + + Application/User/STM32_WPAN/App + 1 + 0 + 0 + 0 + + 3 + 16 + 1 + 0 + 0 + 0 + ../Src/ble/app/app_ble.c + app_ble.c + 0 + 0 + + + 3 + 17 + 1 + 0 + 0 + 0 + ../Src/ble/app/p2p_server_app.c + p2p_server_app.c + 0 + 0 + + + 3 + 18 + 1 + 0 + 0 + 0 + ..\Src\ble\app\ble_thread.c + ble_thread.c + 0 + 0 + + + + + Application/User/STM32_WPAN/Target + 0 + 0 + 0 + 0 + + 4 + 19 + 1 + 0 + 0 + 0 + ../Src/ble/target/hw_ipcc.c + hw_ipcc.c + 0 + 0 + + + + + Drivers/STM32WBxx_HAL_Driver + 0 + 0 + 0 + 0 + + 5 + 20 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + stm32wbxx_hal_gpio.c + 0 + 0 + + + 5 + 21 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + stm32wbxx_hal_rcc.c + 0 + 0 + + + 5 + 22 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + stm32wbxx_hal_rcc_ex.c + 0 + 0 + + + 5 + 23 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + stm32wbxx_hal_flash.c + 0 + 0 + + + 5 + 24 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + stm32wbxx_hal_flash_ex.c + 0 + 0 + + + 5 + 25 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c + stm32wbxx_hal_hsem.c + 0 + 0 + + + 5 + 26 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + stm32wbxx_hal_dma.c + 0 + 0 + + + 5 + 27 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c + stm32wbxx_hal_dma_ex.c + 0 + 0 + + + 5 + 28 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + stm32wbxx_hal_pwr.c + 0 + 0 + + + 5 + 29 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + stm32wbxx_hal_pwr_ex.c + 0 + 0 + + + 5 + 30 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + stm32wbxx_hal_cortex.c + 0 + 0 + + + 5 + 31 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + stm32wbxx_hal.c + 0 + 0 + + + 5 + 32 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c + stm32wbxx_hal_exti.c + 0 + 0 + + + 5 + 33 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c + stm32wbxx_hal_i2c.c + 0 + 0 + + + 5 + 34 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c + stm32wbxx_hal_i2c_ex.c + 0 + 0 + + + 5 + 35 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + stm32wbxx_hal_adc.c + 0 + 0 + + + 5 + 36 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + stm32wbxx_hal_adc_ex.c + 0 + 0 + + + 5 + 37 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c + stm32wbxx_ll_adc.c + 0 + 0 + + + 5 + 38 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + stm32wbxx_hal_rtc.c + 0 + 0 + + + 5 + 39 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + stm32wbxx_hal_rtc_ex.c + 0 + 0 + + + 5 + 40 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + stm32wbxx_hal_spi.c + 0 + 0 + + + 5 + 41 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + stm32wbxx_hal_spi_ex.c + 0 + 0 + + + 5 + 42 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c + stm32wbxx_hal_tim.c + 0 + 0 + + + 5 + 43 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c + stm32wbxx_hal_tim_ex.c + 0 + 0 + + + 5 + 44 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + stm32wbxx_hal_uart.c + 0 + 0 + + + 5 + 45 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + stm32wbxx_hal_uart_ex.c + 0 + 0 + + + 5 + 46 + 1 + 0 + 0 + 0 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_rtc.c + stm32wbxx_ll_rtc.c + 0 + 0 + + + 5 + 47 + 1 + 0 + 0 + 0 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_spi.c + stm32wbxx_ll_spi.c + 0 + 0 + + + 5 + 48 + 1 + 0 + 0 + 0 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_lptim.c + stm32wbxx_hal_lptim.c + 0 + 0 + + + 5 + 49 + 1 + 0 + 0 + 0 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_rng.c + stm32wbxx_hal_rng.c + 0 + 0 + + + + + Drivers/CMSIS + 0 + 0 + 0 + 0 + + 6 + 50 + 1 + 0 + 0 + 0 + ../Src/system_stm32wbxx.c + system_stm32wbxx.c + 0 + 0 + + + + + Middlewares/STM32_WPAN + 0 + 0 + 0 + 0 + + 7 + 51 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + tl_mbox.c + 0 + 0 + + + 7 + 52 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + shci.c + 0 + 0 + + + 7 + 53 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + dbg_trace.c + 0 + 0 + + + 7 + 54 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + otp.c + 0 + 0 + + + 7 + 55 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + stm_list.c + 0 + 0 + + + 7 + 56 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + stm_queue.c + 0 + 0 + + + 7 + 57 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + osal.c + 0 + 0 + + + 7 + 58 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + svc_ctl.c + 0 + 0 + + + 7 + 59 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + ble_gap_aci.c + 0 + 0 + + + 7 + 60 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + ble_gatt_aci.c + 0 + 0 + + + 7 + 61 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + ble_hal_aci.c + 0 + 0 + + + 7 + 62 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + ble_hci_le.c + 0 + 0 + + + 7 + 63 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + ble_l2cap_aci.c + 0 + 0 + + + 7 + 64 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c + p2p_stm.c + 0 + 0 + + + 7 + 65 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + hci_tl.c + 0 + 0 + + + 7 + 66 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + hci_tl_if.c + 0 + 0 + + + 7 + 67 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + shci_tl.c + 0 + 0 + + + 7 + 68 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + shci_tl_if.c + 0 + 0 + + + + + Utilities + 0 + 0 + 0 + 0 + + 8 + 69 + 1 + 0 + 0 + 0 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + stm32_lpm.c + 0 + 0 + + + 8 + 70 + 1 + 0 + 0 + 0 + ..\..\Utilities\sequencer\stm32_seq.c + stm32_seq.c + 0 + 0 + + + + + Drivers/BSP/Components + 0 + 0 + 0 + 0 + + 9 + 71 + 1 + 0 + 0 + 0 + ..\..\Drivers\BSP\Components\lis2de12\lis2de12.c + lis2de12.c + 0 + 0 + + + 9 + 72 + 1 + 0 + 0 + 0 + ..\..\Drivers\BSP\Components\hall_effect\hall_effect.c + hall_effect.c + 0 + 0 + + + 9 + 73 + 1 + 0 + 0 + 0 + ..\..\Drivers\BSP\Components\Leds\leds.c + leds.c + 0 + 0 + + + 9 + 74 + 1 + 0 + 0 + 0 + ..\..\Drivers\BSP\Components\external_supply\external_supply.c + external_supply.c + 0 + 0 + + + 9 + 75 + 1 + 0 + 0 + 0 + ..\..\Drivers\BSP\Components\rf_switch\pe4259.c + pe4259.c + 0 + 0 + + + 9 + 76 + 1 + 0 + 0 + 0 + ..\..\Drivers\BSP\Components\usr_button\usr_button.c + usr_button.c + 0 + 0 + + + + + tracker_utility + 1 + 0 + 0 + 0 + + 10 + 77 + 1 + 0 + 0 + 0 + ..\Src\apps\Tracker\tracker_utility.c + tracker_utility.c + 0 + 0 + + + + + Wi-Fi Scan + 0 + 0 + 0 + 0 + + 11 + 78 + 1 + 0 + 0 + 0 + ..\Src\radio\wifi\wifi_scan.c + wifi_scan.c + 0 + 0 + + + + + GNSS Scan + 0 + 0 + 0 + 0 + + 12 + 79 + 1 + 0 + 0 + 0 + ..\Src\radio\gnss\gnss_scan.c + gnss_scan.c + 0 + 0 + + + + + lr1110 modem drivers + 0 + 0 + 0 + 0 + + 13 + 80 + 1 + 0 + 0 + 0 + ..\Src\radio\lr1110.c + lr1110.c + 0 + 0 + + + 13 + 81 + 1 + 0 + 0 + 0 + ..\Src\radio\lr1110_modem_hal.c + lr1110_modem_hal.c + 0 + 0 + + + 13 + 82 + 1 + 0 + 0 + 0 + ..\Src\radio\lr1110_modem\src\lr1110_bootloader.c + lr1110_bootloader.c + 0 + 0 + + + 13 + 83 + 1 + 0 + 0 + 0 + ..\Src\radio\lr1110_modem\src\lr1110_modem_gnss.c + lr1110_modem_gnss.c + 0 + 0 + + + 13 + 84 + 1 + 0 + 0 + 0 + ..\Src\radio\lr1110_modem\src\lr1110_modem_lorawan.c + lr1110_modem_lorawan.c + 0 + 0 + + + 13 + 85 + 1 + 0 + 0 + 0 + ..\Src\radio\lr1110_modem\src\lr1110_modem_system.c + lr1110_modem_system.c + 0 + 0 + + + 13 + 86 + 1 + 0 + 0 + 0 + ..\Src\radio\lr1110_modem\src\lr1110_modem_wifi.c + lr1110_modem_wifi.c + 0 + 0 + + + + + board + 0 + 0 + 0 + 0 + + 14 + 87 + 1 + 0 + 0 + 0 + ..\Src\boards\lr1110_tracker_board.c + lr1110_tracker_board.c + 0 + 0 + + + 14 + 88 + 1 + 0 + 0 + 0 + ..\Src\boards\utilities.c + utilities.c + 0 + 0 + + + + + smtc_hal + 1 + 0 + 0 + 0 + + 15 + 89 + 1 + 0 + 0 + 0 + ..\Src\smtc_hal\smtc_hal_flash.c + smtc_hal_flash.c + 0 + 0 + + + 15 + 90 + 1 + 0 + 0 + 0 + ..\Src\smtc_hal\smtc_hal_gpio.c + smtc_hal_gpio.c + 0 + 0 + + + 15 + 91 + 1 + 0 + 0 + 0 + ..\Src\smtc_hal\smtc_hal_i2c.c + smtc_hal_i2c.c + 0 + 0 + + + 15 + 92 + 1 + 0 + 0 + 0 + ..\Src\smtc_hal\smtc_hal_mcu.c + smtc_hal_mcu.c + 0 + 0 + + + 15 + 93 + 1 + 0 + 0 + 0 + ..\Src\smtc_hal\smtc_hal_rng.c + smtc_hal_rng.c + 0 + 0 + + + 15 + 94 + 1 + 0 + 0 + 0 + ..\Src\smtc_hal\smtc_hal_rtc.c + smtc_hal_rtc.c + 0 + 0 + + + 15 + 95 + 1 + 0 + 0 + 0 + ..\Src\smtc_hal\smtc_hal_spi.c + smtc_hal_spi.c + 0 + 0 + + + 15 + 96 + 1 + 0 + 0 + 0 + ..\Src\smtc_hal\smtc_hal_tmr_list.c + smtc_hal_tmr_list.c + 0 + 0 + + + 15 + 97 + 1 + 0 + 0 + 0 + ..\Src\smtc_hal\smtc_hal_tmr.c + smtc_hal_tmr.c + 0 + 0 + + + 15 + 98 + 1 + 0 + 0 + 0 + ..\Src\smtc_hal\smtc_hal_uart.c + smtc_hal_uart.c + 0 + 0 + + + 15 + 99 + 1 + 0 + 0 + 0 + ..\Src\smtc_hal\smtc_hal_watchdog.c + smtc_hal_watchdog.c + 0 + 0 + + + 15 + 100 + 1 + 0 + 0 + 0 + ..\Src\smtc_hal\smtc_hal_adc.c + smtc_hal_adc.c + 0 + 0 + + + + + ::CMSIS + 0 + 0 + 0 + 1 + + + diff --git a/smtc_tracker_app/MDK-ARM/lr1110_modem_tracker_sdk.uvprojx b/smtc_tracker_app/MDK-ARM/lr1110_modem_tracker_sdk.uvprojx new file mode 100644 index 0000000..b4054c0 --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/lr1110_modem_tracker_sdk.uvprojx @@ -0,0 +1,22163 @@ + + + + 2.1 + +
      ### uVision Project, (C) Keil Software
      + + + + lr1110_modem_tracker_sdk_EU868 + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32WB55CGUx + STMicroelectronics + Keil.STM32WBxx_DFP.1.1.0 + http://www.keil.com/pack/ + IRAM(0x20000000-0x2003FFFF) IROM(0x8000000-0x80FFFFF) CLOCK(8000000) FPU2 CPUTYPE("Cortex-M4") + + + + + + + + + + + + + + + $$Device:STM32WB55CGUx$CMSIS\SVD\STM32WBxx_CM4.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + lr1110_modem_tracker_sdk\ + lr1110_modem_tracker_sdk + 1 + 0 + 1 + 1 + 0 + + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 1 + fromelf #L --bincombined --output=$L@L.bin + srecord\srec_cat.exe ../../smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota/Exe/BLE_Ota.hex -Intel -fill 0xFF 0x08000000 0x08007000 lr1110_modem_tracker_sdk/lr1110_modem_tracker_sdk.hex -Intel -o ../../Hex_merged/lr1110_modem_tracker_EU868.hex -Intel + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 0 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM4 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM4 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4101 + + 0 + STLink\ST-LINKIII-KEIL_SWO.dll + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M4" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x40000 + + + 1 + 0x8000000 + 0x100000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8007000 + 0x79000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000004 + 0x2fc00 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + --diag_suppress 1296 + USE_HAL_DRIVER,STM32WB55xx,USE_FULL_LL_DRIVER,USE_REGION_EU868,LR1110_TRACKER + + ../Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc/Legacy;../../Utilities/lpm/tiny_lpm;../../Middlewares/ST/STM32_WPAN;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci;../../Middlewares/ST/STM32_WPAN/utilities;../../Middlewares/ST/STM32_WPAN/ble/core;../../Middlewares/ST/STM32_WPAN/ble/core/auto;../../Middlewares/ST/STM32_WPAN/ble/core/template;../../Middlewares/ST/STM32_WPAN/ble/svc/Inc;../../Middlewares/ST/STM32_WPAN/ble/svc/Src;../../Middlewares/ST/STM32_USB_Device_Library/Core/Inc;../../Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc;../../Drivers/CMSIS/Device/ST/STM32WBxx/Include;../../Utilities/sequencer;../../Middlewares/ST/STM32_WPAN/ble;../../Drivers/CMSIS/Include;..\..\Drivers\BSP\Components\lis2de12;..\..\Drivers\BSP\Components\Leds;..\..\Drivers\BSP\Components\hall_effect;..\..\Drivers\BSP\Components\external_supply;..\..\Drivers\BSP\Components\rf_switch;..\..\Drivers\BSP\Components\usr_button;..\Inc\smtc_hal;..\Inc\boards;..\Src\radio\lr1110_modem\src;..\Src\radio\gnss;..\Src\radio\wifi;..\Src\radio;..\Src\apps\update-firmware;..\Src\apps\Tracker;..\Inc\ble\app + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 0 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + stm32wb55xx_flash_cm4.sct + + + --keep *.o(TAG_OTA_START) +--keep *.o(TAG_OTA_END) + + + + + + + + Application/MDK-ARM + + + startup_stm32wb55xx_cm4.s + 2 + startup_stm32wb55xx_cm4.s + + + + + Application/User + + + main_tracker.c + 1 + ..\Src\apps\Tracker\main_tracker.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_read_internal_log.c + 1 + ..\Src\apps\Tracker\main_read_internal_log.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_loramac_a.c + 1 + ..\Src\apps\LoRaMac\classA\main_loramac_a.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_gnss.c + 1 + ..\Src\apps\gnss_test\main_test_gnss.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_wifi.c + 1 + ..\Src\apps\wifi_test\main_test_wifi.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_tx_continuous.c + 1 + ..\Src\apps\tx_continuous_test\main_test_tx_continuous.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_low_power.c + 1 + ..\Src\apps\low-power\main_low_power.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + update_firmware.c + 1 + ..\Src\apps\update-firmware\update_firmware.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_BLE_standalone.c + 1 + ..\Src\apps\ble_standalone\main_BLE_standalone.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + app_entry.c + 1 + ../Src/app_entry.c + + + app_debug.c + 1 + ../Src/app_debug.c + + + hw_timerserver.c + 1 + ../Src/hw_timerserver.c + + + stm32_lpm_if.c + 1 + ../Src/stm32_lpm_if.c + + + stm32wbxx_it.c + 1 + ../Src/stm32wbxx_it.c + + + + + Application/User/STM32_WPAN/App + + + app_ble.c + 1 + ../Src/ble/app/app_ble.c + + + p2p_server_app.c + 1 + ../Src/ble/app/p2p_server_app.c + + + ble_thread.c + 1 + ..\Src\ble\app\ble_thread.c + + + + + Application/User/STM32_WPAN/Target + + + hw_ipcc.c + 1 + ../Src/ble/target/hw_ipcc.c + + + + + Drivers/STM32WBxx_HAL_Driver + + + stm32wbxx_hal_gpio.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + + + stm32wbxx_hal_rcc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + + + stm32wbxx_hal_rcc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + + + stm32wbxx_hal_flash.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + + + stm32wbxx_hal_flash_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + + + stm32wbxx_hal_hsem.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c + + + stm32wbxx_hal_dma.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + + + stm32wbxx_hal_dma_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c + + + stm32wbxx_hal_pwr.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + + + stm32wbxx_hal_pwr_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + + + stm32wbxx_hal_cortex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + + + stm32wbxx_hal.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + + + stm32wbxx_hal_exti.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c + + + stm32wbxx_hal_i2c.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c + + + stm32wbxx_hal_i2c_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c + + + stm32wbxx_hal_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + + + stm32wbxx_hal_adc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + + + stm32wbxx_ll_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c + + + stm32wbxx_hal_rtc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + + + stm32wbxx_hal_rtc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + + + stm32wbxx_hal_spi.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + + + stm32wbxx_hal_spi_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + + + stm32wbxx_hal_tim.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c + + + stm32wbxx_hal_tim_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c + + + stm32wbxx_hal_uart.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + + + stm32wbxx_hal_uart_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + + + stm32wbxx_ll_rtc.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_rtc.c + + + stm32wbxx_ll_spi.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_spi.c + + + stm32wbxx_hal_lptim.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_lptim.c + + + stm32wbxx_hal_rng.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_rng.c + + + + + Drivers/CMSIS + + + system_stm32wbxx.c + 1 + ../Src/system_stm32wbxx.c + + + + + Middlewares/STM32_WPAN + + + tl_mbox.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + + + shci.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + + + dbg_trace.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + otp.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + + + stm_list.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + + + stm_queue.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + + + osal.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + + + svc_ctl.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + + + ble_gap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + + + ble_gatt_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + + + ble_hal_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + + + ble_hci_le.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + + + ble_l2cap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + + + p2p_stm.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c + + + hci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + + + hci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + + + shci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + + + shci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + + + + + Utilities + + + stm32_lpm.c + 1 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + + + stm32_seq.c + 1 + ..\..\Utilities\sequencer\stm32_seq.c + + + + + Drivers/BSP/Components + + + lis2de12.c + 1 + ..\..\Drivers\BSP\Components\lis2de12\lis2de12.c + + + hall_effect.c + 1 + ..\..\Drivers\BSP\Components\hall_effect\hall_effect.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + leds.c + 1 + ..\..\Drivers\BSP\Components\Leds\leds.c + + + external_supply.c + 1 + ..\..\Drivers\BSP\Components\external_supply\external_supply.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + pe4259.c + 1 + ..\..\Drivers\BSP\Components\rf_switch\pe4259.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + usr_button.c + 1 + ..\..\Drivers\BSP\Components\usr_button\usr_button.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + tracker_utility + + + tracker_utility.c + 1 + ..\Src\apps\Tracker\tracker_utility.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + Wi-Fi Scan + + + wifi_scan.c + 1 + ..\Src\radio\wifi\wifi_scan.c + + + + + GNSS Scan + + + gnss_scan.c + 1 + ..\Src\radio\gnss\gnss_scan.c + + + + + lr1110 modem drivers + + + lr1110.c + 1 + ..\Src\radio\lr1110.c + + + lr1110_modem_hal.c + 1 + ..\Src\radio\lr1110_modem_hal.c + + + lr1110_bootloader.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_bootloader.c + + + lr1110_modem_gnss.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_gnss.c + + + lr1110_modem_lorawan.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_lorawan.c + + + lr1110_modem_system.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_system.c + + + lr1110_modem_wifi.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_wifi.c + + + + + board + + + lr1110_tracker_board.c + 1 + ..\Src\boards\lr1110_tracker_board.c + + + utilities.c + 1 + ..\Src\boards\utilities.c + + + + + smtc_hal + + + smtc_hal_flash.c + 1 + ..\Src\smtc_hal\smtc_hal_flash.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_gpio.c + 1 + ..\Src\smtc_hal\smtc_hal_gpio.c + + + smtc_hal_i2c.c + 1 + ..\Src\smtc_hal\smtc_hal_i2c.c + + + smtc_hal_mcu.c + 1 + ..\Src\smtc_hal\smtc_hal_mcu.c + + + smtc_hal_rng.c + 1 + ..\Src\smtc_hal\smtc_hal_rng.c + + + smtc_hal_rtc.c + 1 + ..\Src\smtc_hal\smtc_hal_rtc.c + + + smtc_hal_spi.c + 1 + ..\Src\smtc_hal\smtc_hal_spi.c + + + smtc_hal_tmr_list.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr_list.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_tmr.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr.c + + + smtc_hal_uart.c + 1 + ..\Src\smtc_hal\smtc_hal_uart.c + + + smtc_hal_watchdog.c + 1 + ..\Src\smtc_hal\smtc_hal_watchdog.c + + + smtc_hal_adc.c + 1 + ..\Src\smtc_hal\smtc_hal_adc.c + + + + + ::CMSIS + + + + + lr1110_modem_tracker_sdk_US915 + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32WB55CGUx + STMicroelectronics + Keil.STM32WBxx_DFP.1.1.0 + http://www.keil.com/pack/ + IRAM(0x20000000-0x2003FFFF) IROM(0x8000000-0x80FFFFF) CLOCK(8000000) FPU2 CPUTYPE("Cortex-M4") + + + + + + + + + + + + + + + $$Device:STM32WB55CGUx$CMSIS\SVD\STM32WBxx_CM4.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + lr1110_modem_tracker_sdk\ + lr1110_modem_tracker_sdk + 1 + 0 + 1 + 1 + 0 + + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 1 + fromelf #L --bincombined --output=$L@L.bin + srecord\srec_cat.exe ../../smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota/Exe/BLE_Ota.hex -Intel -fill 0xFF 0x08000000 0x08007000 lr1110_modem_tracker_sdk/lr1110_modem_tracker_sdk.hex -Intel -o ../../Hex_merged/lr1110_modem_tracker_US915.hex -Intel + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 0 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM4 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM4 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4101 + + 0 + STLink\ST-LINKIII-KEIL_SWO.dll + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M4" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x40000 + + + 1 + 0x8000000 + 0x100000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8007000 + 0x79000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000004 + 0x2fc00 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + --diag_suppress 1296 + USE_HAL_DRIVER,STM32WB55xx,USE_FULL_LL_DRIVER,USE_REGION_US915,LR1110_TRACKER + + ../Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc/Legacy;../../Utilities/lpm/tiny_lpm;../../Middlewares/ST/STM32_WPAN;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci;../../Middlewares/ST/STM32_WPAN/utilities;../../Middlewares/ST/STM32_WPAN/ble/core;../../Middlewares/ST/STM32_WPAN/ble/core/auto;../../Middlewares/ST/STM32_WPAN/ble/core/template;../../Middlewares/ST/STM32_WPAN/ble/svc/Inc;../../Middlewares/ST/STM32_WPAN/ble/svc/Src;../../Middlewares/ST/STM32_USB_Device_Library/Core/Inc;../../Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc;../../Drivers/CMSIS/Device/ST/STM32WBxx/Include;../../Utilities/sequencer;../../Middlewares/ST/STM32_WPAN/ble;../../Drivers/CMSIS/Include;..\..\Drivers\BSP\Components\lis2de12;..\..\Drivers\BSP\Components\Leds;..\..\Drivers\BSP\Components\hall_effect;..\..\Drivers\BSP\Components\external_supply;..\..\Drivers\BSP\Components\rf_switch;..\..\Drivers\BSP\Components\usr_button;..\Inc\smtc_hal;..\Inc\boards;..\Src\radio\lr1110_modem\src;..\Src\radio\gnss;..\Src\radio\wifi;..\Src\radio;..\Src\apps\update-firmware;..\Src\apps\Tracker;..\Inc\ble\app + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 0 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + stm32wb55xx_flash_cm4.sct + + + --keep *.o(TAG_OTA_START) +--keep *.o(TAG_OTA_END) + + + + + + + + Application/MDK-ARM + + + startup_stm32wb55xx_cm4.s + 2 + startup_stm32wb55xx_cm4.s + + + + + Application/User + + + main_tracker.c + 1 + ..\Src\apps\Tracker\main_tracker.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_read_internal_log.c + 1 + ..\Src\apps\Tracker\main_read_internal_log.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_loramac_a.c + 1 + ..\Src\apps\LoRaMac\classA\main_loramac_a.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_gnss.c + 1 + ..\Src\apps\gnss_test\main_test_gnss.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_wifi.c + 1 + ..\Src\apps\wifi_test\main_test_wifi.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_tx_continuous.c + 1 + ..\Src\apps\tx_continuous_test\main_test_tx_continuous.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_low_power.c + 1 + ..\Src\apps\low-power\main_low_power.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + update_firmware.c + 1 + ..\Src\apps\update-firmware\update_firmware.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_BLE_standalone.c + 1 + ..\Src\apps\ble_standalone\main_BLE_standalone.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + app_entry.c + 1 + ../Src/app_entry.c + + + app_debug.c + 1 + ../Src/app_debug.c + + + hw_timerserver.c + 1 + ../Src/hw_timerserver.c + + + stm32_lpm_if.c + 1 + ../Src/stm32_lpm_if.c + + + stm32wbxx_it.c + 1 + ../Src/stm32wbxx_it.c + + + + + Application/User/STM32_WPAN/App + + + app_ble.c + 1 + ../Src/ble/app/app_ble.c + + + p2p_server_app.c + 1 + ../Src/ble/app/p2p_server_app.c + + + ble_thread.c + 1 + ..\Src\ble\app\ble_thread.c + + + + + Application/User/STM32_WPAN/Target + + + hw_ipcc.c + 1 + ../Src/ble/target/hw_ipcc.c + + + + + Drivers/STM32WBxx_HAL_Driver + + + stm32wbxx_hal_gpio.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + + + stm32wbxx_hal_rcc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + + + stm32wbxx_hal_rcc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + + + stm32wbxx_hal_flash.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + + + stm32wbxx_hal_flash_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + + + stm32wbxx_hal_hsem.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c + + + stm32wbxx_hal_dma.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + + + stm32wbxx_hal_dma_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c + + + stm32wbxx_hal_pwr.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + + + stm32wbxx_hal_pwr_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + + + stm32wbxx_hal_cortex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + + + stm32wbxx_hal.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + + + stm32wbxx_hal_exti.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c + + + stm32wbxx_hal_i2c.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c + + + stm32wbxx_hal_i2c_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c + + + stm32wbxx_hal_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + + + stm32wbxx_hal_adc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + + + stm32wbxx_ll_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c + + + stm32wbxx_hal_rtc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + + + stm32wbxx_hal_rtc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + + + stm32wbxx_hal_spi.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + + + stm32wbxx_hal_spi_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + + + stm32wbxx_hal_tim.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c + + + stm32wbxx_hal_tim_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c + + + stm32wbxx_hal_uart.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + + + stm32wbxx_hal_uart_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + + + stm32wbxx_ll_rtc.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_rtc.c + + + stm32wbxx_ll_spi.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_spi.c + + + stm32wbxx_hal_lptim.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_lptim.c + + + stm32wbxx_hal_rng.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_rng.c + + + + + Drivers/CMSIS + + + system_stm32wbxx.c + 1 + ../Src/system_stm32wbxx.c + + + + + Middlewares/STM32_WPAN + + + tl_mbox.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + + + shci.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + + + dbg_trace.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + otp.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + + + stm_list.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + + + stm_queue.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + + + osal.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + + + svc_ctl.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + + + ble_gap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + + + ble_gatt_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + + + ble_hal_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + + + ble_hci_le.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + + + ble_l2cap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + + + p2p_stm.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c + + + hci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + + + hci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + + + shci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + + + shci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + + + + + Utilities + + + stm32_lpm.c + 1 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + + + stm32_seq.c + 1 + ..\..\Utilities\sequencer\stm32_seq.c + + + + + Drivers/BSP/Components + + + lis2de12.c + 1 + ..\..\Drivers\BSP\Components\lis2de12\lis2de12.c + + + hall_effect.c + 1 + ..\..\Drivers\BSP\Components\hall_effect\hall_effect.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + leds.c + 1 + ..\..\Drivers\BSP\Components\Leds\leds.c + + + external_supply.c + 1 + ..\..\Drivers\BSP\Components\external_supply\external_supply.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + pe4259.c + 1 + ..\..\Drivers\BSP\Components\rf_switch\pe4259.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + usr_button.c + 1 + ..\..\Drivers\BSP\Components\usr_button\usr_button.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + tracker_utility + + + tracker_utility.c + 1 + ..\Src\apps\Tracker\tracker_utility.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + Wi-Fi Scan + + + wifi_scan.c + 1 + ..\Src\radio\wifi\wifi_scan.c + + + + + GNSS Scan + + + gnss_scan.c + 1 + ..\Src\radio\gnss\gnss_scan.c + + + + + lr1110 modem drivers + + + lr1110.c + 1 + ..\Src\radio\lr1110.c + + + lr1110_modem_hal.c + 1 + ..\Src\radio\lr1110_modem_hal.c + + + lr1110_bootloader.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_bootloader.c + + + lr1110_modem_gnss.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_gnss.c + + + lr1110_modem_lorawan.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_lorawan.c + + + lr1110_modem_system.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_system.c + + + lr1110_modem_wifi.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_wifi.c + + + + + board + + + lr1110_tracker_board.c + 1 + ..\Src\boards\lr1110_tracker_board.c + + + utilities.c + 1 + ..\Src\boards\utilities.c + + + + + smtc_hal + + + smtc_hal_flash.c + 1 + ..\Src\smtc_hal\smtc_hal_flash.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_gpio.c + 1 + ..\Src\smtc_hal\smtc_hal_gpio.c + + + smtc_hal_i2c.c + 1 + ..\Src\smtc_hal\smtc_hal_i2c.c + + + smtc_hal_mcu.c + 1 + ..\Src\smtc_hal\smtc_hal_mcu.c + + + smtc_hal_rng.c + 1 + ..\Src\smtc_hal\smtc_hal_rng.c + + + smtc_hal_rtc.c + 1 + ..\Src\smtc_hal\smtc_hal_rtc.c + + + smtc_hal_spi.c + 1 + ..\Src\smtc_hal\smtc_hal_spi.c + + + smtc_hal_tmr_list.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr_list.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_tmr.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr.c + + + smtc_hal_uart.c + 1 + ..\Src\smtc_hal\smtc_hal_uart.c + + + smtc_hal_watchdog.c + 1 + ..\Src\smtc_hal\smtc_hal_watchdog.c + + + smtc_hal_adc.c + 1 + ..\Src\smtc_hal\smtc_hal_adc.c + + + + + ::CMSIS + + + + + lr1110_modem_tracker_update_lr1110_trx_to_modem + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32WB55CGUx + STMicroelectronics + Keil.STM32WBxx_DFP.1.1.0 + http://www.keil.com/pack/ + IRAM(0x20000000-0x2003FFFF) IROM(0x8000000-0x80FFFFF) CLOCK(8000000) FPU2 CPUTYPE("Cortex-M4") + + + + + + + + + + + + + + + $$Device:STM32WB55CGUx$CMSIS\SVD\STM32WBxx_CM4.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + lr1110_modem_tracker_sdk\ + lr1110_modem_tracker_sdk + 1 + 0 + 1 + 1 + 0 + + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 1 + fromelf #L --bincombined --output=$L@L.bin + srecord\srec_cat.exe ../../smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota/Exe/BLE_Ota.hex -Intel -fill 0xFF 0x08000000 0x08007000 lr1110_modem_tracker_sdk/lr1110_modem_tracker_sdk.hex -Intel -o ../../Hex_merged/lr1110_modem_tracker_update_trx_to_modem.hex -Intel + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 0 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM4 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM4 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4101 + + 0 + STLink\ST-LINKIII-KEIL_SWO.dll + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M4" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x40000 + + + 1 + 0x8000000 + 0x100000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8007000 + 0x79000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000004 + 0x2fc00 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + --diag_suppress 1296 + USE_HAL_DRIVER,STM32WB55xx,USE_FULL_LL_DRIVER,USE_REGION_EU868,LR1110_TRACKER,TRX_TO_MODEM + + ../Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc/Legacy;../../Utilities/lpm/tiny_lpm;../../Middlewares/ST/STM32_WPAN;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci;../../Middlewares/ST/STM32_WPAN/utilities;../../Middlewares/ST/STM32_WPAN/ble/core;../../Middlewares/ST/STM32_WPAN/ble/core/auto;../../Middlewares/ST/STM32_WPAN/ble/core/template;../../Middlewares/ST/STM32_WPAN/ble/svc/Inc;../../Middlewares/ST/STM32_WPAN/ble/svc/Src;../../Middlewares/ST/STM32_USB_Device_Library/Core/Inc;../../Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc;../../Drivers/CMSIS/Device/ST/STM32WBxx/Include;../../Utilities/sequencer;../../Middlewares/ST/STM32_WPAN/ble;../../Drivers/CMSIS/Include;..\..\Drivers\BSP\Components\lis2de12;..\..\Drivers\BSP\Components\Leds;..\..\Drivers\BSP\Components\hall_effect;..\..\Drivers\BSP\Components\external_supply;..\..\Drivers\BSP\Components\rf_switch;..\..\Drivers\BSP\Components\usr_button;..\Inc\smtc_hal;..\Inc\boards;..\Src\radio\lr1110_modem\src;..\Src\radio\gnss;..\Src\radio\wifi;..\Src\radio;..\Src\apps\update-firmware;..\Src\apps\Tracker;..\Inc\ble\app + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 0 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + stm32wb55xx_flash_cm4.sct + + + --keep *.o(TAG_OTA_START) +--keep *.o(TAG_OTA_END) + + + + + + + + Application/MDK-ARM + + + startup_stm32wb55xx_cm4.s + 2 + startup_stm32wb55xx_cm4.s + + + + + Application/User + + + main_tracker.c + 1 + ..\Src\apps\Tracker\main_tracker.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_read_internal_log.c + 1 + ..\Src\apps\Tracker\main_read_internal_log.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_loramac_a.c + 1 + ..\Src\apps\LoRaMac\classA\main_loramac_a.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_gnss.c + 1 + ..\Src\apps\gnss_test\main_test_gnss.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_wifi.c + 1 + ..\Src\apps\wifi_test\main_test_wifi.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_tx_continuous.c + 1 + ..\Src\apps\tx_continuous_test\main_test_tx_continuous.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_low_power.c + 1 + ..\Src\apps\low-power\main_low_power.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + update_firmware.c + 1 + ..\Src\apps\update-firmware\update_firmware.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_BLE_standalone.c + 1 + ..\Src\apps\ble_standalone\main_BLE_standalone.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + app_entry.c + 1 + ../Src/app_entry.c + + + app_debug.c + 1 + ../Src/app_debug.c + + + hw_timerserver.c + 1 + ../Src/hw_timerserver.c + + + stm32_lpm_if.c + 1 + ../Src/stm32_lpm_if.c + + + stm32wbxx_it.c + 1 + ../Src/stm32wbxx_it.c + + + + + Application/User/STM32_WPAN/App + + + app_ble.c + 1 + ../Src/ble/app/app_ble.c + + + p2p_server_app.c + 1 + ../Src/ble/app/p2p_server_app.c + + + ble_thread.c + 1 + ..\Src\ble\app\ble_thread.c + + + + + Application/User/STM32_WPAN/Target + + + hw_ipcc.c + 1 + ../Src/ble/target/hw_ipcc.c + + + + + Drivers/STM32WBxx_HAL_Driver + + + stm32wbxx_hal_gpio.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + + + stm32wbxx_hal_rcc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + + + stm32wbxx_hal_rcc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + + + stm32wbxx_hal_flash.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + + + stm32wbxx_hal_flash_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + + + stm32wbxx_hal_hsem.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c + + + stm32wbxx_hal_dma.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + + + stm32wbxx_hal_dma_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c + + + stm32wbxx_hal_pwr.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + + + stm32wbxx_hal_pwr_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + + + stm32wbxx_hal_cortex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + + + stm32wbxx_hal.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + + + stm32wbxx_hal_exti.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c + + + stm32wbxx_hal_i2c.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c + + + stm32wbxx_hal_i2c_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c + + + stm32wbxx_hal_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + + + stm32wbxx_hal_adc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + + + stm32wbxx_ll_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c + + + stm32wbxx_hal_rtc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + + + stm32wbxx_hal_rtc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + + + stm32wbxx_hal_spi.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + + + stm32wbxx_hal_spi_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + + + stm32wbxx_hal_tim.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c + + + stm32wbxx_hal_tim_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c + + + stm32wbxx_hal_uart.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + + + stm32wbxx_hal_uart_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + + + stm32wbxx_ll_rtc.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_rtc.c + + + stm32wbxx_ll_spi.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_spi.c + + + stm32wbxx_hal_lptim.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_lptim.c + + + stm32wbxx_hal_rng.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_rng.c + + + + + Drivers/CMSIS + + + system_stm32wbxx.c + 1 + ../Src/system_stm32wbxx.c + + + + + Middlewares/STM32_WPAN + + + tl_mbox.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + + + shci.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + + + dbg_trace.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + otp.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + + + stm_list.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + + + stm_queue.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + + + osal.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + + + svc_ctl.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + + + ble_gap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + + + ble_gatt_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + + + ble_hal_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + + + ble_hci_le.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + + + ble_l2cap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + + + p2p_stm.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c + + + hci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + + + hci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + + + shci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + + + shci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + + + + + Utilities + + + stm32_lpm.c + 1 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + + + stm32_seq.c + 1 + ..\..\Utilities\sequencer\stm32_seq.c + + + + + Drivers/BSP/Components + + + lis2de12.c + 1 + ..\..\Drivers\BSP\Components\lis2de12\lis2de12.c + + + hall_effect.c + 1 + ..\..\Drivers\BSP\Components\hall_effect\hall_effect.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + leds.c + 1 + ..\..\Drivers\BSP\Components\Leds\leds.c + + + external_supply.c + 1 + ..\..\Drivers\BSP\Components\external_supply\external_supply.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + pe4259.c + 1 + ..\..\Drivers\BSP\Components\rf_switch\pe4259.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + usr_button.c + 1 + ..\..\Drivers\BSP\Components\usr_button\usr_button.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + tracker_utility + + + tracker_utility.c + 1 + ..\Src\apps\Tracker\tracker_utility.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + Wi-Fi Scan + + + wifi_scan.c + 1 + ..\Src\radio\wifi\wifi_scan.c + + + + + GNSS Scan + + + gnss_scan.c + 1 + ..\Src\radio\gnss\gnss_scan.c + + + + + lr1110 modem drivers + + + lr1110.c + 1 + ..\Src\radio\lr1110.c + + + lr1110_modem_hal.c + 1 + ..\Src\radio\lr1110_modem_hal.c + + + lr1110_bootloader.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_bootloader.c + + + lr1110_modem_gnss.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_gnss.c + + + lr1110_modem_lorawan.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_lorawan.c + + + lr1110_modem_system.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_system.c + + + lr1110_modem_wifi.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_wifi.c + + + + + board + + + lr1110_tracker_board.c + 1 + ..\Src\boards\lr1110_tracker_board.c + + + utilities.c + 1 + ..\Src\boards\utilities.c + + + + + smtc_hal + + + smtc_hal_flash.c + 1 + ..\Src\smtc_hal\smtc_hal_flash.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_gpio.c + 1 + ..\Src\smtc_hal\smtc_hal_gpio.c + + + smtc_hal_i2c.c + 1 + ..\Src\smtc_hal\smtc_hal_i2c.c + + + smtc_hal_mcu.c + 1 + ..\Src\smtc_hal\smtc_hal_mcu.c + + + smtc_hal_rng.c + 1 + ..\Src\smtc_hal\smtc_hal_rng.c + + + smtc_hal_rtc.c + 1 + ..\Src\smtc_hal\smtc_hal_rtc.c + + + smtc_hal_spi.c + 1 + ..\Src\smtc_hal\smtc_hal_spi.c + + + smtc_hal_tmr_list.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr_list.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_tmr.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr.c + + + smtc_hal_uart.c + 1 + ..\Src\smtc_hal\smtc_hal_uart.c + + + smtc_hal_watchdog.c + 1 + ..\Src\smtc_hal\smtc_hal_watchdog.c + + + smtc_hal_adc.c + 1 + ..\Src\smtc_hal\smtc_hal_adc.c + + + + + ::CMSIS + + + + + lr1110_modem_tracker_update_lr1110_modem_to_modem + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32WB55CGUx + STMicroelectronics + Keil.STM32WBxx_DFP.1.1.0 + http://www.keil.com/pack/ + IRAM(0x20000000-0x2003FFFF) IROM(0x8000000-0x80FFFFF) CLOCK(8000000) FPU2 CPUTYPE("Cortex-M4") + + + + + + + + + + + + + + + $$Device:STM32WB55CGUx$CMSIS\SVD\STM32WBxx_CM4.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + lr1110_modem_tracker_sdk\ + lr1110_modem_tracker_sdk + 1 + 0 + 1 + 1 + 0 + + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 1 + fromelf #L --bincombined --output=$L@L.bin + srecord\srec_cat.exe ../../smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota/Exe/BLE_Ota.hex -Intel -fill 0xFF 0x08000000 0x08007000 lr1110_modem_tracker_sdk/lr1110_modem_tracker_sdk.hex -Intel -o ../../Hex_merged/lr1110_modem_tracker_update_modem_to_modem.hex -Intel + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 0 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM4 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM4 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4101 + + 0 + STLink\ST-LINKIII-KEIL_SWO.dll + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M4" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x40000 + + + 1 + 0x8000000 + 0x100000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8007000 + 0x79000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000004 + 0x2fc00 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + --diag_suppress 1296 + USE_HAL_DRIVER,STM32WB55xx,USE_FULL_LL_DRIVER,USE_REGION_EU868,LR1110_TRACKER,MODEM_TO_MODEM + + ../Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc/Legacy;../../Utilities/lpm/tiny_lpm;../../Middlewares/ST/STM32_WPAN;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci;../../Middlewares/ST/STM32_WPAN/utilities;../../Middlewares/ST/STM32_WPAN/ble/core;../../Middlewares/ST/STM32_WPAN/ble/core/auto;../../Middlewares/ST/STM32_WPAN/ble/core/template;../../Middlewares/ST/STM32_WPAN/ble/svc/Inc;../../Middlewares/ST/STM32_WPAN/ble/svc/Src;../../Middlewares/ST/STM32_USB_Device_Library/Core/Inc;../../Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc;../../Drivers/CMSIS/Device/ST/STM32WBxx/Include;../../Utilities/sequencer;../../Middlewares/ST/STM32_WPAN/ble;../../Drivers/CMSIS/Include;..\..\Drivers\BSP\Components\lis2de12;..\..\Drivers\BSP\Components\Leds;..\..\Drivers\BSP\Components\hall_effect;..\..\Drivers\BSP\Components\external_supply;..\..\Drivers\BSP\Components\rf_switch;..\..\Drivers\BSP\Components\usr_button;..\Inc\smtc_hal;..\Inc\boards;..\Src\radio\lr1110_modem\src;..\Src\radio\gnss;..\Src\radio\wifi;..\Src\radio;..\Src\apps\update-firmware;..\Src\apps\Tracker;..\Inc\ble\app + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 0 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + stm32wb55xx_flash_cm4.sct + + + --keep *.o(TAG_OTA_START) +--keep *.o(TAG_OTA_END) + + + + + + + + Application/MDK-ARM + + + startup_stm32wb55xx_cm4.s + 2 + startup_stm32wb55xx_cm4.s + + + + + Application/User + + + main_tracker.c + 1 + ..\Src\apps\Tracker\main_tracker.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_read_internal_log.c + 1 + ..\Src\apps\Tracker\main_read_internal_log.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_loramac_a.c + 1 + ..\Src\apps\LoRaMac\classA\main_loramac_a.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_gnss.c + 1 + ..\Src\apps\gnss_test\main_test_gnss.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_wifi.c + 1 + ..\Src\apps\wifi_test\main_test_wifi.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_tx_continuous.c + 1 + ..\Src\apps\tx_continuous_test\main_test_tx_continuous.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_low_power.c + 1 + ..\Src\apps\low-power\main_low_power.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + update_firmware.c + 1 + ..\Src\apps\update-firmware\update_firmware.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_BLE_standalone.c + 1 + ..\Src\apps\ble_standalone\main_BLE_standalone.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + app_entry.c + 1 + ../Src/app_entry.c + + + app_debug.c + 1 + ../Src/app_debug.c + + + hw_timerserver.c + 1 + ../Src/hw_timerserver.c + + + stm32_lpm_if.c + 1 + ../Src/stm32_lpm_if.c + + + stm32wbxx_it.c + 1 + ../Src/stm32wbxx_it.c + + + + + Application/User/STM32_WPAN/App + + + app_ble.c + 1 + ../Src/ble/app/app_ble.c + + + p2p_server_app.c + 1 + ../Src/ble/app/p2p_server_app.c + + + ble_thread.c + 1 + ..\Src\ble\app\ble_thread.c + + + + + Application/User/STM32_WPAN/Target + + + hw_ipcc.c + 1 + ../Src/ble/target/hw_ipcc.c + + + + + Drivers/STM32WBxx_HAL_Driver + + + stm32wbxx_hal_gpio.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + + + stm32wbxx_hal_rcc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + + + stm32wbxx_hal_rcc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + + + stm32wbxx_hal_flash.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + + + stm32wbxx_hal_flash_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + + + stm32wbxx_hal_hsem.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c + + + stm32wbxx_hal_dma.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + + + stm32wbxx_hal_dma_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c + + + stm32wbxx_hal_pwr.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + + + stm32wbxx_hal_pwr_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + + + stm32wbxx_hal_cortex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + + + stm32wbxx_hal.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + + + stm32wbxx_hal_exti.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c + + + stm32wbxx_hal_i2c.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c + + + stm32wbxx_hal_i2c_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c + + + stm32wbxx_hal_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + + + stm32wbxx_hal_adc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + + + stm32wbxx_ll_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c + + + stm32wbxx_hal_rtc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + + + stm32wbxx_hal_rtc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + + + stm32wbxx_hal_spi.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + + + stm32wbxx_hal_spi_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + + + stm32wbxx_hal_tim.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c + + + stm32wbxx_hal_tim_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c + + + stm32wbxx_hal_uart.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + + + stm32wbxx_hal_uart_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + + + stm32wbxx_ll_rtc.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_rtc.c + + + stm32wbxx_ll_spi.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_spi.c + + + stm32wbxx_hal_lptim.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_lptim.c + + + stm32wbxx_hal_rng.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_rng.c + + + + + Drivers/CMSIS + + + system_stm32wbxx.c + 1 + ../Src/system_stm32wbxx.c + + + + + Middlewares/STM32_WPAN + + + tl_mbox.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + + + shci.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + + + dbg_trace.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + otp.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + + + stm_list.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + + + stm_queue.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + + + osal.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + + + svc_ctl.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + + + ble_gap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + + + ble_gatt_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + + + ble_hal_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + + + ble_hci_le.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + + + ble_l2cap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + + + p2p_stm.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c + + + hci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + + + hci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + + + shci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + + + shci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + + + + + Utilities + + + stm32_lpm.c + 1 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + + + stm32_seq.c + 1 + ..\..\Utilities\sequencer\stm32_seq.c + + + + + Drivers/BSP/Components + + + lis2de12.c + 1 + ..\..\Drivers\BSP\Components\lis2de12\lis2de12.c + + + hall_effect.c + 1 + ..\..\Drivers\BSP\Components\hall_effect\hall_effect.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + leds.c + 1 + ..\..\Drivers\BSP\Components\Leds\leds.c + + + external_supply.c + 1 + ..\..\Drivers\BSP\Components\external_supply\external_supply.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + pe4259.c + 1 + ..\..\Drivers\BSP\Components\rf_switch\pe4259.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + usr_button.c + 1 + ..\..\Drivers\BSP\Components\usr_button\usr_button.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + tracker_utility + + + tracker_utility.c + 1 + ..\Src\apps\Tracker\tracker_utility.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + Wi-Fi Scan + + + wifi_scan.c + 1 + ..\Src\radio\wifi\wifi_scan.c + + + + + GNSS Scan + + + gnss_scan.c + 1 + ..\Src\radio\gnss\gnss_scan.c + + + + + lr1110 modem drivers + + + lr1110.c + 1 + ..\Src\radio\lr1110.c + + + lr1110_modem_hal.c + 1 + ..\Src\radio\lr1110_modem_hal.c + + + lr1110_bootloader.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_bootloader.c + + + lr1110_modem_gnss.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_gnss.c + + + lr1110_modem_lorawan.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_lorawan.c + + + lr1110_modem_system.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_system.c + + + lr1110_modem_wifi.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_wifi.c + + + + + board + + + lr1110_tracker_board.c + 1 + ..\Src\boards\lr1110_tracker_board.c + + + utilities.c + 1 + ..\Src\boards\utilities.c + + + + + smtc_hal + + + smtc_hal_flash.c + 1 + ..\Src\smtc_hal\smtc_hal_flash.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_gpio.c + 1 + ..\Src\smtc_hal\smtc_hal_gpio.c + + + smtc_hal_i2c.c + 1 + ..\Src\smtc_hal\smtc_hal_i2c.c + + + smtc_hal_mcu.c + 1 + ..\Src\smtc_hal\smtc_hal_mcu.c + + + smtc_hal_rng.c + 1 + ..\Src\smtc_hal\smtc_hal_rng.c + + + smtc_hal_rtc.c + 1 + ..\Src\smtc_hal\smtc_hal_rtc.c + + + smtc_hal_spi.c + 1 + ..\Src\smtc_hal\smtc_hal_spi.c + + + smtc_hal_tmr_list.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr_list.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_tmr.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr.c + + + smtc_hal_uart.c + 1 + ..\Src\smtc_hal\smtc_hal_uart.c + + + smtc_hal_watchdog.c + 1 + ..\Src\smtc_hal\smtc_hal_watchdog.c + + + smtc_hal_adc.c + 1 + ..\Src\smtc_hal\smtc_hal_adc.c + + + + + ::CMSIS + + + 0 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + lr1110_modem_tracker_update_lr1110_modem_to_trx + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32WB55CGUx + STMicroelectronics + Keil.STM32WBxx_DFP.1.1.0 + http://www.keil.com/pack/ + IRAM(0x20000000-0x2003FFFF) IROM(0x8000000-0x80FFFFF) CLOCK(8000000) FPU2 CPUTYPE("Cortex-M4") + + + + + + + + + + + + + + + $$Device:STM32WB55CGUx$CMSIS\SVD\STM32WBxx_CM4.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + lr1110_modem_tracker_sdk\ + lr1110_modem_tracker_sdk + 1 + 0 + 1 + 1 + 0 + + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 1 + fromelf #L --bincombined --output=$L@L.bin + srecord\srec_cat.exe ../../smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota/Exe/BLE_Ota.hex -Intel -fill 0xFF 0x08000000 0x08007000 lr1110_modem_tracker_sdk/lr1110_modem_tracker_sdk.hex -Intel -o ../../Hex_merged/lr1110_modem_tracker_update_modem_to_trx.hex -Intel + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 0 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM4 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM4 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4101 + + 0 + STLink\ST-LINKIII-KEIL_SWO.dll + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M4" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x40000 + + + 1 + 0x8000000 + 0x100000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8007000 + 0x79000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000004 + 0x2fc00 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + --diag_suppress 1296 + USE_HAL_DRIVER,STM32WB55xx,USE_FULL_LL_DRIVER,USE_REGION_EU868,LR1110_TRACKER,MODEM_TO_TRX + + ../Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc/Legacy;../../Utilities/lpm/tiny_lpm;../../Middlewares/ST/STM32_WPAN;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci;../../Middlewares/ST/STM32_WPAN/utilities;../../Middlewares/ST/STM32_WPAN/ble/core;../../Middlewares/ST/STM32_WPAN/ble/core/auto;../../Middlewares/ST/STM32_WPAN/ble/core/template;../../Middlewares/ST/STM32_WPAN/ble/svc/Inc;../../Middlewares/ST/STM32_WPAN/ble/svc/Src;../../Middlewares/ST/STM32_USB_Device_Library/Core/Inc;../../Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc;../../Drivers/CMSIS/Device/ST/STM32WBxx/Include;../../Utilities/sequencer;../../Middlewares/ST/STM32_WPAN/ble;../../Drivers/CMSIS/Include;..\..\Drivers\BSP\Components\lis2de12;..\..\Drivers\BSP\Components\Leds;..\..\Drivers\BSP\Components\hall_effect;..\..\Drivers\BSP\Components\external_supply;..\..\Drivers\BSP\Components\rf_switch;..\..\Drivers\BSP\Components\usr_button;..\Inc\smtc_hal;..\Inc\boards;..\Src\radio\lr1110_modem\src;..\Src\radio\gnss;..\Src\radio\wifi;..\Src\radio;..\Src\apps\update-firmware;..\Src\apps\Tracker;..\Inc\ble\app + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 0 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + stm32wb55xx_flash_cm4.sct + + + --keep *.o(TAG_OTA_START) +--keep *.o(TAG_OTA_END) + + + + + + + + Application/MDK-ARM + + + startup_stm32wb55xx_cm4.s + 2 + startup_stm32wb55xx_cm4.s + + + + + Application/User + + + main_tracker.c + 1 + ..\Src\apps\Tracker\main_tracker.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_read_internal_log.c + 1 + ..\Src\apps\Tracker\main_read_internal_log.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_loramac_a.c + 1 + ..\Src\apps\LoRaMac\classA\main_loramac_a.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_gnss.c + 1 + ..\Src\apps\gnss_test\main_test_gnss.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_wifi.c + 1 + ..\Src\apps\wifi_test\main_test_wifi.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_tx_continuous.c + 1 + ..\Src\apps\tx_continuous_test\main_test_tx_continuous.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_low_power.c + 1 + ..\Src\apps\low-power\main_low_power.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + update_firmware.c + 1 + ..\Src\apps\update-firmware\update_firmware.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_BLE_standalone.c + 1 + ..\Src\apps\ble_standalone\main_BLE_standalone.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + app_entry.c + 1 + ../Src/app_entry.c + + + app_debug.c + 1 + ../Src/app_debug.c + + + hw_timerserver.c + 1 + ../Src/hw_timerserver.c + + + stm32_lpm_if.c + 1 + ../Src/stm32_lpm_if.c + + + stm32wbxx_it.c + 1 + ../Src/stm32wbxx_it.c + + + + + Application/User/STM32_WPAN/App + + + app_ble.c + 1 + ../Src/ble/app/app_ble.c + + + p2p_server_app.c + 1 + ../Src/ble/app/p2p_server_app.c + + + ble_thread.c + 1 + ..\Src\ble\app\ble_thread.c + + + + + Application/User/STM32_WPAN/Target + + + hw_ipcc.c + 1 + ../Src/ble/target/hw_ipcc.c + + + + + Drivers/STM32WBxx_HAL_Driver + + + stm32wbxx_hal_gpio.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + + + stm32wbxx_hal_rcc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + + + stm32wbxx_hal_rcc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + + + stm32wbxx_hal_flash.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + + + stm32wbxx_hal_flash_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + + + stm32wbxx_hal_hsem.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c + + + stm32wbxx_hal_dma.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + + + stm32wbxx_hal_dma_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c + + + stm32wbxx_hal_pwr.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + + + stm32wbxx_hal_pwr_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + + + stm32wbxx_hal_cortex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + + + stm32wbxx_hal.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + + + stm32wbxx_hal_exti.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c + + + stm32wbxx_hal_i2c.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c + + + stm32wbxx_hal_i2c_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c + + + stm32wbxx_hal_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + + + stm32wbxx_hal_adc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + + + stm32wbxx_ll_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c + + + stm32wbxx_hal_rtc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + + + stm32wbxx_hal_rtc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + + + stm32wbxx_hal_spi.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + + + stm32wbxx_hal_spi_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + + + stm32wbxx_hal_tim.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c + + + stm32wbxx_hal_tim_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c + + + stm32wbxx_hal_uart.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + + + stm32wbxx_hal_uart_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + + + stm32wbxx_ll_rtc.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_rtc.c + + + stm32wbxx_ll_spi.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_spi.c + + + stm32wbxx_hal_lptim.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_lptim.c + + + stm32wbxx_hal_rng.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_rng.c + + + + + Drivers/CMSIS + + + system_stm32wbxx.c + 1 + ../Src/system_stm32wbxx.c + + + + + Middlewares/STM32_WPAN + + + tl_mbox.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + + + shci.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + + + dbg_trace.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + otp.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + + + stm_list.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + + + stm_queue.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + + + osal.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + + + svc_ctl.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + + + ble_gap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + + + ble_gatt_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + + + ble_hal_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + + + ble_hci_le.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + + + ble_l2cap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + + + p2p_stm.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c + + + hci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + + + hci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + + + shci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + + + shci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + + + + + Utilities + + + stm32_lpm.c + 1 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + + + stm32_seq.c + 1 + ..\..\Utilities\sequencer\stm32_seq.c + + + + + Drivers/BSP/Components + + + lis2de12.c + 1 + ..\..\Drivers\BSP\Components\lis2de12\lis2de12.c + + + hall_effect.c + 1 + ..\..\Drivers\BSP\Components\hall_effect\hall_effect.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + leds.c + 1 + ..\..\Drivers\BSP\Components\Leds\leds.c + + + external_supply.c + 1 + ..\..\Drivers\BSP\Components\external_supply\external_supply.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + pe4259.c + 1 + ..\..\Drivers\BSP\Components\rf_switch\pe4259.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + usr_button.c + 1 + ..\..\Drivers\BSP\Components\usr_button\usr_button.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + tracker_utility + + + tracker_utility.c + 1 + ..\Src\apps\Tracker\tracker_utility.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + Wi-Fi Scan + + + wifi_scan.c + 1 + ..\Src\radio\wifi\wifi_scan.c + + + + + GNSS Scan + + + gnss_scan.c + 1 + ..\Src\radio\gnss\gnss_scan.c + + + + + lr1110 modem drivers + + + lr1110.c + 1 + ..\Src\radio\lr1110.c + + + lr1110_modem_hal.c + 1 + ..\Src\radio\lr1110_modem_hal.c + + + lr1110_bootloader.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_bootloader.c + + + lr1110_modem_gnss.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_gnss.c + + + lr1110_modem_lorawan.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_lorawan.c + + + lr1110_modem_system.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_system.c + + + lr1110_modem_wifi.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_wifi.c + + + + + board + + + lr1110_tracker_board.c + 1 + ..\Src\boards\lr1110_tracker_board.c + + + utilities.c + 1 + ..\Src\boards\utilities.c + + + + + smtc_hal + + + smtc_hal_flash.c + 1 + ..\Src\smtc_hal\smtc_hal_flash.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_gpio.c + 1 + ..\Src\smtc_hal\smtc_hal_gpio.c + + + smtc_hal_i2c.c + 1 + ..\Src\smtc_hal\smtc_hal_i2c.c + + + smtc_hal_mcu.c + 1 + ..\Src\smtc_hal\smtc_hal_mcu.c + + + smtc_hal_rng.c + 1 + ..\Src\smtc_hal\smtc_hal_rng.c + + + smtc_hal_rtc.c + 1 + ..\Src\smtc_hal\smtc_hal_rtc.c + + + smtc_hal_spi.c + 1 + ..\Src\smtc_hal\smtc_hal_spi.c + + + smtc_hal_tmr_list.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr_list.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_tmr.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr.c + + + smtc_hal_uart.c + 1 + ..\Src\smtc_hal\smtc_hal_uart.c + + + smtc_hal_watchdog.c + 1 + ..\Src\smtc_hal\smtc_hal_watchdog.c + + + smtc_hal_adc.c + 1 + ..\Src\smtc_hal\smtc_hal_adc.c + + + + + ::CMSIS + + + + + lr1110_modem_loramac_EU868 + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32WB55CGUx + STMicroelectronics + Keil.STM32WBxx_DFP.1.1.0 + http://www.keil.com/pack/ + IRAM(0x20000000-0x2003FFFF) IROM(0x8000000-0x80FFFFF) CLOCK(8000000) FPU2 CPUTYPE("Cortex-M4") + + + + + + + + + + + + + + + $$Device:STM32WB55CGUx$CMSIS\SVD\STM32WBxx_CM4.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + lr1110_modem_tracker_sdk\ + lr1110_modem_tracker_sdk + 1 + 0 + 1 + 1 + 0 + + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 1 + fromelf #L --bincombined --output=$L@L.bin + srecord\srec_cat.exe ../../smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota/Exe/BLE_Ota.hex -Intel -fill 0xFF 0x08000000 0x08007000 lr1110_modem_tracker_sdk/lr1110_modem_tracker_sdk.hex -Intel -o ../../Hex_merged/lr1110_modem_loramac_EU868.hex -Intel + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 0 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM4 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM4 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4101 + + 0 + STLink\ST-LINKIII-KEIL_SWO.dll + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M4" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x40000 + + + 1 + 0x8000000 + 0x100000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8007000 + 0x79000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000004 + 0x2fc00 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + --diag_suppress 1296 + USE_HAL_DRIVER,STM32WB55xx,USE_FULL_LL_DRIVER,USE_REGION_EU868,LR1110_TRACKER + + ../Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc/Legacy;../../Utilities/lpm/tiny_lpm;../../Middlewares/ST/STM32_WPAN;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci;../../Middlewares/ST/STM32_WPAN/utilities;../../Middlewares/ST/STM32_WPAN/ble/core;../../Middlewares/ST/STM32_WPAN/ble/core/auto;../../Middlewares/ST/STM32_WPAN/ble/core/template;../../Middlewares/ST/STM32_WPAN/ble/svc/Inc;../../Middlewares/ST/STM32_WPAN/ble/svc/Src;../../Middlewares/ST/STM32_USB_Device_Library/Core/Inc;../../Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc;../../Drivers/CMSIS/Device/ST/STM32WBxx/Include;../../Utilities/sequencer;../../Middlewares/ST/STM32_WPAN/ble;../../Drivers/CMSIS/Include;..\..\Drivers\BSP\Components\lis2de12;..\..\Drivers\BSP\Components\Leds;..\..\Drivers\BSP\Components\hall_effect;..\..\Drivers\BSP\Components\external_supply;..\..\Drivers\BSP\Components\rf_switch;..\..\Drivers\BSP\Components\usr_button;..\Inc\smtc_hal;..\Inc\boards;..\Src\radio\lr1110_modem\src;..\Src\radio\gnss;..\Src\radio\wifi;..\Src\radio;..\Src\apps\update-firmware;..\Src\apps\Tracker;..\Inc\ble\app + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 0 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + stm32wb55xx_flash_cm4.sct + + + --keep *.o(TAG_OTA_START) +--keep *.o(TAG_OTA_END) + + + + + + + + Application/MDK-ARM + + + startup_stm32wb55xx_cm4.s + 2 + startup_stm32wb55xx_cm4.s + + + + + Application/User + + + main_tracker.c + 1 + ..\Src\apps\Tracker\main_tracker.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_read_internal_log.c + 1 + ..\Src\apps\Tracker\main_read_internal_log.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_loramac_a.c + 1 + ..\Src\apps\LoRaMac\classA\main_loramac_a.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_gnss.c + 1 + ..\Src\apps\gnss_test\main_test_gnss.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_wifi.c + 1 + ..\Src\apps\wifi_test\main_test_wifi.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_tx_continuous.c + 1 + ..\Src\apps\tx_continuous_test\main_test_tx_continuous.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_low_power.c + 1 + ..\Src\apps\low-power\main_low_power.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + update_firmware.c + 1 + ..\Src\apps\update-firmware\update_firmware.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_BLE_standalone.c + 1 + ..\Src\apps\ble_standalone\main_BLE_standalone.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + app_entry.c + 1 + ../Src/app_entry.c + + + app_debug.c + 1 + ../Src/app_debug.c + + + hw_timerserver.c + 1 + ../Src/hw_timerserver.c + + + stm32_lpm_if.c + 1 + ../Src/stm32_lpm_if.c + + + stm32wbxx_it.c + 1 + ../Src/stm32wbxx_it.c + + + + + Application/User/STM32_WPAN/App + + + app_ble.c + 1 + ../Src/ble/app/app_ble.c + + + p2p_server_app.c + 1 + ../Src/ble/app/p2p_server_app.c + + + ble_thread.c + 1 + ..\Src\ble\app\ble_thread.c + + + + + Application/User/STM32_WPAN/Target + + + hw_ipcc.c + 1 + ../Src/ble/target/hw_ipcc.c + + + + + Drivers/STM32WBxx_HAL_Driver + + + stm32wbxx_hal_gpio.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + + + stm32wbxx_hal_rcc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + + + stm32wbxx_hal_rcc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + + + stm32wbxx_hal_flash.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + + + stm32wbxx_hal_flash_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + + + stm32wbxx_hal_hsem.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c + + + stm32wbxx_hal_dma.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + + + stm32wbxx_hal_dma_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c + + + stm32wbxx_hal_pwr.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + + + stm32wbxx_hal_pwr_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + + + stm32wbxx_hal_cortex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + + + stm32wbxx_hal.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + + + stm32wbxx_hal_exti.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c + + + stm32wbxx_hal_i2c.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c + + + stm32wbxx_hal_i2c_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c + + + stm32wbxx_hal_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + + + stm32wbxx_hal_adc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + + + stm32wbxx_ll_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c + + + stm32wbxx_hal_rtc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + + + stm32wbxx_hal_rtc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + + + stm32wbxx_hal_spi.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + + + stm32wbxx_hal_spi_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + + + stm32wbxx_hal_tim.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c + + + stm32wbxx_hal_tim_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c + + + stm32wbxx_hal_uart.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + + + stm32wbxx_hal_uart_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + + + stm32wbxx_ll_rtc.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_rtc.c + + + stm32wbxx_ll_spi.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_spi.c + + + stm32wbxx_hal_lptim.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_lptim.c + + + stm32wbxx_hal_rng.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_rng.c + + + + + Drivers/CMSIS + + + system_stm32wbxx.c + 1 + ../Src/system_stm32wbxx.c + + + + + Middlewares/STM32_WPAN + + + tl_mbox.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + + + shci.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + + + dbg_trace.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + otp.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + + + stm_list.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + + + stm_queue.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + + + osal.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + + + svc_ctl.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + + + ble_gap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + + + ble_gatt_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + + + ble_hal_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + + + ble_hci_le.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + + + ble_l2cap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + + + p2p_stm.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c + + + hci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + + + hci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + + + shci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + + + shci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + + + + + Utilities + + + stm32_lpm.c + 1 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + + + stm32_seq.c + 1 + ..\..\Utilities\sequencer\stm32_seq.c + + + + + Drivers/BSP/Components + + + lis2de12.c + 1 + ..\..\Drivers\BSP\Components\lis2de12\lis2de12.c + + + hall_effect.c + 1 + ..\..\Drivers\BSP\Components\hall_effect\hall_effect.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + leds.c + 1 + ..\..\Drivers\BSP\Components\Leds\leds.c + + + external_supply.c + 1 + ..\..\Drivers\BSP\Components\external_supply\external_supply.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + pe4259.c + 1 + ..\..\Drivers\BSP\Components\rf_switch\pe4259.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + usr_button.c + 1 + ..\..\Drivers\BSP\Components\usr_button\usr_button.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + tracker_utility + + + tracker_utility.c + 1 + ..\Src\apps\Tracker\tracker_utility.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + Wi-Fi Scan + + + wifi_scan.c + 1 + ..\Src\radio\wifi\wifi_scan.c + + + + + GNSS Scan + + + gnss_scan.c + 1 + ..\Src\radio\gnss\gnss_scan.c + + + + + lr1110 modem drivers + + + lr1110.c + 1 + ..\Src\radio\lr1110.c + + + lr1110_modem_hal.c + 1 + ..\Src\radio\lr1110_modem_hal.c + + + lr1110_bootloader.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_bootloader.c + + + lr1110_modem_gnss.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_gnss.c + + + lr1110_modem_lorawan.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_lorawan.c + + + lr1110_modem_system.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_system.c + + + lr1110_modem_wifi.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_wifi.c + + + + + board + + + lr1110_tracker_board.c + 1 + ..\Src\boards\lr1110_tracker_board.c + + + utilities.c + 1 + ..\Src\boards\utilities.c + + + + + smtc_hal + + + smtc_hal_flash.c + 1 + ..\Src\smtc_hal\smtc_hal_flash.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_gpio.c + 1 + ..\Src\smtc_hal\smtc_hal_gpio.c + + + smtc_hal_i2c.c + 1 + ..\Src\smtc_hal\smtc_hal_i2c.c + + + smtc_hal_mcu.c + 1 + ..\Src\smtc_hal\smtc_hal_mcu.c + + + smtc_hal_rng.c + 1 + ..\Src\smtc_hal\smtc_hal_rng.c + + + smtc_hal_rtc.c + 1 + ..\Src\smtc_hal\smtc_hal_rtc.c + + + smtc_hal_spi.c + 1 + ..\Src\smtc_hal\smtc_hal_spi.c + + + smtc_hal_tmr_list.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr_list.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_tmr.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr.c + + + smtc_hal_uart.c + 1 + ..\Src\smtc_hal\smtc_hal_uart.c + + + smtc_hal_watchdog.c + 1 + ..\Src\smtc_hal\smtc_hal_watchdog.c + + + smtc_hal_adc.c + 1 + ..\Src\smtc_hal\smtc_hal_adc.c + + + + + ::CMSIS + + + 0 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + lr1110_modem_loramac_US915 + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32WB55CGUx + STMicroelectronics + Keil.STM32WBxx_DFP.1.1.0 + http://www.keil.com/pack/ + IRAM(0x20000000-0x2003FFFF) IROM(0x8000000-0x80FFFFF) CLOCK(8000000) FPU2 CPUTYPE("Cortex-M4") + + + + + + + + + + + + + + + $$Device:STM32WB55CGUx$CMSIS\SVD\STM32WBxx_CM4.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + lr1110_modem_tracker_sdk\ + lr1110_modem_tracker_sdk + 1 + 0 + 1 + 1 + 0 + + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 1 + fromelf #L --bincombined --output=$L@L.bin + srecord\srec_cat.exe ../../smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota/Exe/BLE_Ota.hex -Intel -fill 0xFF 0x08000000 0x08007000 lr1110_modem_tracker_sdk/lr1110_modem_tracker_sdk.hex -Intel -o ../../Hex_merged/lr1110_modem_loramac_US915.hex -Intel + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 0 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM4 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM4 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4101 + + 0 + STLink\ST-LINKIII-KEIL_SWO.dll + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M4" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x40000 + + + 1 + 0x8000000 + 0x100000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8007000 + 0x79000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000004 + 0x2fc00 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + --diag_suppress 1296 + USE_HAL_DRIVER,STM32WB55xx,USE_FULL_LL_DRIVER,USE_REGION_US915,LR1110_TRACKER + + ../Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc/Legacy;../../Utilities/lpm/tiny_lpm;../../Middlewares/ST/STM32_WPAN;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci;../../Middlewares/ST/STM32_WPAN/utilities;../../Middlewares/ST/STM32_WPAN/ble/core;../../Middlewares/ST/STM32_WPAN/ble/core/auto;../../Middlewares/ST/STM32_WPAN/ble/core/template;../../Middlewares/ST/STM32_WPAN/ble/svc/Inc;../../Middlewares/ST/STM32_WPAN/ble/svc/Src;../../Middlewares/ST/STM32_USB_Device_Library/Core/Inc;../../Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc;../../Drivers/CMSIS/Device/ST/STM32WBxx/Include;../../Utilities/sequencer;../../Middlewares/ST/STM32_WPAN/ble;../../Drivers/CMSIS/Include;..\..\Drivers\BSP\Components\lis2de12;..\..\Drivers\BSP\Components\Leds;..\..\Drivers\BSP\Components\hall_effect;..\..\Drivers\BSP\Components\external_supply;..\..\Drivers\BSP\Components\rf_switch;..\..\Drivers\BSP\Components\usr_button;..\Inc\smtc_hal;..\Inc\boards;..\Src\radio\lr1110_modem\src;..\Src\radio\gnss;..\Src\radio\wifi;..\Src\radio;..\Src\apps\update-firmware;..\Src\apps\Tracker;..\Inc\ble\app + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 0 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + stm32wb55xx_flash_cm4.sct + + + --keep *.o(TAG_OTA_START) +--keep *.o(TAG_OTA_END) + + + + + + + + Application/MDK-ARM + + + startup_stm32wb55xx_cm4.s + 2 + startup_stm32wb55xx_cm4.s + + + + + Application/User + + + main_tracker.c + 1 + ..\Src\apps\Tracker\main_tracker.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_read_internal_log.c + 1 + ..\Src\apps\Tracker\main_read_internal_log.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_loramac_a.c + 1 + ..\Src\apps\LoRaMac\classA\main_loramac_a.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_gnss.c + 1 + ..\Src\apps\gnss_test\main_test_gnss.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_wifi.c + 1 + ..\Src\apps\wifi_test\main_test_wifi.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_tx_continuous.c + 1 + ..\Src\apps\tx_continuous_test\main_test_tx_continuous.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_low_power.c + 1 + ..\Src\apps\low-power\main_low_power.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + update_firmware.c + 1 + ..\Src\apps\update-firmware\update_firmware.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_BLE_standalone.c + 1 + ..\Src\apps\ble_standalone\main_BLE_standalone.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + app_entry.c + 1 + ../Src/app_entry.c + + + app_debug.c + 1 + ../Src/app_debug.c + + + hw_timerserver.c + 1 + ../Src/hw_timerserver.c + + + stm32_lpm_if.c + 1 + ../Src/stm32_lpm_if.c + + + stm32wbxx_it.c + 1 + ../Src/stm32wbxx_it.c + + + + + Application/User/STM32_WPAN/App + + + app_ble.c + 1 + ../Src/ble/app/app_ble.c + + + p2p_server_app.c + 1 + ../Src/ble/app/p2p_server_app.c + + + ble_thread.c + 1 + ..\Src\ble\app\ble_thread.c + + + + + Application/User/STM32_WPAN/Target + + + hw_ipcc.c + 1 + ../Src/ble/target/hw_ipcc.c + + + + + Drivers/STM32WBxx_HAL_Driver + + + stm32wbxx_hal_gpio.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + + + stm32wbxx_hal_rcc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + + + stm32wbxx_hal_rcc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + + + stm32wbxx_hal_flash.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + + + stm32wbxx_hal_flash_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + + + stm32wbxx_hal_hsem.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c + + + stm32wbxx_hal_dma.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + + + stm32wbxx_hal_dma_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c + + + stm32wbxx_hal_pwr.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + + + stm32wbxx_hal_pwr_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + + + stm32wbxx_hal_cortex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + + + stm32wbxx_hal.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + + + stm32wbxx_hal_exti.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c + + + stm32wbxx_hal_i2c.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c + + + stm32wbxx_hal_i2c_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c + + + stm32wbxx_hal_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + + + stm32wbxx_hal_adc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + + + stm32wbxx_ll_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c + + + stm32wbxx_hal_rtc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + + + stm32wbxx_hal_rtc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + + + stm32wbxx_hal_spi.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + + + stm32wbxx_hal_spi_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + + + stm32wbxx_hal_tim.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c + + + stm32wbxx_hal_tim_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c + + + stm32wbxx_hal_uart.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + + + stm32wbxx_hal_uart_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + + + stm32wbxx_ll_rtc.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_rtc.c + + + stm32wbxx_ll_spi.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_spi.c + + + stm32wbxx_hal_lptim.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_lptim.c + + + stm32wbxx_hal_rng.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_rng.c + + + + + Drivers/CMSIS + + + system_stm32wbxx.c + 1 + ../Src/system_stm32wbxx.c + + + + + Middlewares/STM32_WPAN + + + tl_mbox.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + + + shci.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + + + dbg_trace.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + otp.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + + + stm_list.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + + + stm_queue.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + + + osal.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + + + svc_ctl.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + + + ble_gap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + + + ble_gatt_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + + + ble_hal_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + + + ble_hci_le.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + + + ble_l2cap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + + + p2p_stm.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c + + + hci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + + + hci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + + + shci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + + + shci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + + + + + Utilities + + + stm32_lpm.c + 1 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + + + stm32_seq.c + 1 + ..\..\Utilities\sequencer\stm32_seq.c + + + + + Drivers/BSP/Components + + + lis2de12.c + 1 + ..\..\Drivers\BSP\Components\lis2de12\lis2de12.c + + + hall_effect.c + 1 + ..\..\Drivers\BSP\Components\hall_effect\hall_effect.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + leds.c + 1 + ..\..\Drivers\BSP\Components\Leds\leds.c + + + external_supply.c + 1 + ..\..\Drivers\BSP\Components\external_supply\external_supply.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + pe4259.c + 1 + ..\..\Drivers\BSP\Components\rf_switch\pe4259.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + usr_button.c + 1 + ..\..\Drivers\BSP\Components\usr_button\usr_button.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + tracker_utility + + + tracker_utility.c + 1 + ..\Src\apps\Tracker\tracker_utility.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + Wi-Fi Scan + + + wifi_scan.c + 1 + ..\Src\radio\wifi\wifi_scan.c + + + + + GNSS Scan + + + gnss_scan.c + 1 + ..\Src\radio\gnss\gnss_scan.c + + + + + lr1110 modem drivers + + + lr1110.c + 1 + ..\Src\radio\lr1110.c + + + lr1110_modem_hal.c + 1 + ..\Src\radio\lr1110_modem_hal.c + + + lr1110_bootloader.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_bootloader.c + + + lr1110_modem_gnss.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_gnss.c + + + lr1110_modem_lorawan.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_lorawan.c + + + lr1110_modem_system.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_system.c + + + lr1110_modem_wifi.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_wifi.c + + + + + board + + + lr1110_tracker_board.c + 1 + ..\Src\boards\lr1110_tracker_board.c + + + utilities.c + 1 + ..\Src\boards\utilities.c + + + + + smtc_hal + + + smtc_hal_flash.c + 1 + ..\Src\smtc_hal\smtc_hal_flash.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_gpio.c + 1 + ..\Src\smtc_hal\smtc_hal_gpio.c + + + smtc_hal_i2c.c + 1 + ..\Src\smtc_hal\smtc_hal_i2c.c + + + smtc_hal_mcu.c + 1 + ..\Src\smtc_hal\smtc_hal_mcu.c + + + smtc_hal_rng.c + 1 + ..\Src\smtc_hal\smtc_hal_rng.c + + + smtc_hal_rtc.c + 1 + ..\Src\smtc_hal\smtc_hal_rtc.c + + + smtc_hal_spi.c + 1 + ..\Src\smtc_hal\smtc_hal_spi.c + + + smtc_hal_tmr_list.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr_list.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_tmr.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr.c + + + smtc_hal_uart.c + 1 + ..\Src\smtc_hal\smtc_hal_uart.c + + + smtc_hal_watchdog.c + 1 + ..\Src\smtc_hal\smtc_hal_watchdog.c + + + smtc_hal_adc.c + 1 + ..\Src\smtc_hal\smtc_hal_adc.c + + + + + ::CMSIS + + + + + lr1110_modem_test_gnss + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32WB55CGUx + STMicroelectronics + Keil.STM32WBxx_DFP.1.1.0 + http://www.keil.com/pack/ + IRAM(0x20000000-0x2003FFFF) IROM(0x8000000-0x80FFFFF) CLOCK(8000000) FPU2 CPUTYPE("Cortex-M4") + + + + + + + + + + + + + + + $$Device:STM32WB55CGUx$CMSIS\SVD\STM32WBxx_CM4.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + lr1110_modem_tracker_sdk\ + lr1110_modem_tracker_sdk + 1 + 0 + 1 + 1 + 0 + + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 1 + fromelf #L --bincombined --output=$L@L.bin + srecord\srec_cat.exe ../../smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota/Exe/BLE_Ota.hex -Intel -fill 0xFF 0x08000000 0x08007000 lr1110_modem_tracker_sdk/lr1110_modem_tracker_sdk.hex -Intel -o ../../Hex_merged/lr1110_modem_loramac_EU868.hex -Intel + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 0 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM4 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM4 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4101 + + 0 + STLink\ST-LINKIII-KEIL_SWO.dll + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M4" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x40000 + + + 1 + 0x8000000 + 0x100000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8007000 + 0x79000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000004 + 0x2fc00 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + --diag_suppress 1296 + USE_HAL_DRIVER,STM32WB55xx,USE_FULL_LL_DRIVER,USE_REGION_EU868,LR1110_TRACKER + + ../Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc/Legacy;../../Utilities/lpm/tiny_lpm;../../Middlewares/ST/STM32_WPAN;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci;../../Middlewares/ST/STM32_WPAN/utilities;../../Middlewares/ST/STM32_WPAN/ble/core;../../Middlewares/ST/STM32_WPAN/ble/core/auto;../../Middlewares/ST/STM32_WPAN/ble/core/template;../../Middlewares/ST/STM32_WPAN/ble/svc/Inc;../../Middlewares/ST/STM32_WPAN/ble/svc/Src;../../Middlewares/ST/STM32_USB_Device_Library/Core/Inc;../../Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc;../../Drivers/CMSIS/Device/ST/STM32WBxx/Include;../../Utilities/sequencer;../../Middlewares/ST/STM32_WPAN/ble;../../Drivers/CMSIS/Include;..\..\Drivers\BSP\Components\lis2de12;..\..\Drivers\BSP\Components\Leds;..\..\Drivers\BSP\Components\hall_effect;..\..\Drivers\BSP\Components\external_supply;..\..\Drivers\BSP\Components\rf_switch;..\..\Drivers\BSP\Components\usr_button;..\Inc\smtc_hal;..\Inc\boards;..\Src\radio\lr1110_modem\src;..\Src\radio\gnss;..\Src\radio\wifi;..\Src\radio;..\Src\apps\update-firmware;..\Src\apps\Tracker;..\Inc\ble\app + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 0 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + stm32wb55xx_flash_cm4.sct + + + --keep *.o(TAG_OTA_START) +--keep *.o(TAG_OTA_END) + + + + + + + + Application/MDK-ARM + + + startup_stm32wb55xx_cm4.s + 2 + startup_stm32wb55xx_cm4.s + + + + + Application/User + + + main_tracker.c + 1 + ..\Src\apps\Tracker\main_tracker.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_read_internal_log.c + 1 + ..\Src\apps\Tracker\main_read_internal_log.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_loramac_a.c + 1 + ..\Src\apps\LoRaMac\classA\main_loramac_a.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_gnss.c + 1 + ..\Src\apps\gnss_test\main_test_gnss.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_wifi.c + 1 + ..\Src\apps\wifi_test\main_test_wifi.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_tx_continuous.c + 1 + ..\Src\apps\tx_continuous_test\main_test_tx_continuous.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_low_power.c + 1 + ..\Src\apps\low-power\main_low_power.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + update_firmware.c + 1 + ..\Src\apps\update-firmware\update_firmware.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_BLE_standalone.c + 1 + ..\Src\apps\ble_standalone\main_BLE_standalone.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + app_entry.c + 1 + ../Src/app_entry.c + + + app_debug.c + 1 + ../Src/app_debug.c + + + hw_timerserver.c + 1 + ../Src/hw_timerserver.c + + + stm32_lpm_if.c + 1 + ../Src/stm32_lpm_if.c + + + stm32wbxx_it.c + 1 + ../Src/stm32wbxx_it.c + + + + + Application/User/STM32_WPAN/App + + + app_ble.c + 1 + ../Src/ble/app/app_ble.c + + + p2p_server_app.c + 1 + ../Src/ble/app/p2p_server_app.c + + + ble_thread.c + 1 + ..\Src\ble\app\ble_thread.c + + + + + Application/User/STM32_WPAN/Target + + + hw_ipcc.c + 1 + ../Src/ble/target/hw_ipcc.c + + + + + Drivers/STM32WBxx_HAL_Driver + + + stm32wbxx_hal_gpio.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + + + stm32wbxx_hal_rcc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + + + stm32wbxx_hal_rcc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + + + stm32wbxx_hal_flash.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + + + stm32wbxx_hal_flash_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + + + stm32wbxx_hal_hsem.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c + + + stm32wbxx_hal_dma.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + + + stm32wbxx_hal_dma_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c + + + stm32wbxx_hal_pwr.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + + + stm32wbxx_hal_pwr_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + + + stm32wbxx_hal_cortex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + + + stm32wbxx_hal.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + + + stm32wbxx_hal_exti.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c + + + stm32wbxx_hal_i2c.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c + + + stm32wbxx_hal_i2c_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c + + + stm32wbxx_hal_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + + + stm32wbxx_hal_adc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + + + stm32wbxx_ll_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c + + + stm32wbxx_hal_rtc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + + + stm32wbxx_hal_rtc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + + + stm32wbxx_hal_spi.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + + + stm32wbxx_hal_spi_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + + + stm32wbxx_hal_tim.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c + + + stm32wbxx_hal_tim_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c + + + stm32wbxx_hal_uart.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + + + stm32wbxx_hal_uart_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + + + stm32wbxx_ll_rtc.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_rtc.c + + + stm32wbxx_ll_spi.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_spi.c + + + stm32wbxx_hal_lptim.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_lptim.c + + + stm32wbxx_hal_rng.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_rng.c + + + + + Drivers/CMSIS + + + system_stm32wbxx.c + 1 + ../Src/system_stm32wbxx.c + + + + + Middlewares/STM32_WPAN + + + tl_mbox.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + + + shci.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + + + dbg_trace.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + otp.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + + + stm_list.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + + + stm_queue.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + + + osal.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + + + svc_ctl.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + + + ble_gap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + + + ble_gatt_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + + + ble_hal_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + + + ble_hci_le.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + + + ble_l2cap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + + + p2p_stm.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c + + + hci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + + + hci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + + + shci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + + + shci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + + + + + Utilities + + + stm32_lpm.c + 1 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + + + stm32_seq.c + 1 + ..\..\Utilities\sequencer\stm32_seq.c + + + + + Drivers/BSP/Components + + + lis2de12.c + 1 + ..\..\Drivers\BSP\Components\lis2de12\lis2de12.c + + + hall_effect.c + 1 + ..\..\Drivers\BSP\Components\hall_effect\hall_effect.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + leds.c + 1 + ..\..\Drivers\BSP\Components\Leds\leds.c + + + external_supply.c + 1 + ..\..\Drivers\BSP\Components\external_supply\external_supply.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + pe4259.c + 1 + ..\..\Drivers\BSP\Components\rf_switch\pe4259.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + usr_button.c + 1 + ..\..\Drivers\BSP\Components\usr_button\usr_button.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + tracker_utility + + + tracker_utility.c + 1 + ..\Src\apps\Tracker\tracker_utility.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + Wi-Fi Scan + + + wifi_scan.c + 1 + ..\Src\radio\wifi\wifi_scan.c + + + + + GNSS Scan + + + gnss_scan.c + 1 + ..\Src\radio\gnss\gnss_scan.c + + + + + lr1110 modem drivers + + + lr1110.c + 1 + ..\Src\radio\lr1110.c + + + lr1110_modem_hal.c + 1 + ..\Src\radio\lr1110_modem_hal.c + + + lr1110_bootloader.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_bootloader.c + + + lr1110_modem_gnss.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_gnss.c + + + lr1110_modem_lorawan.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_lorawan.c + + + lr1110_modem_system.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_system.c + + + lr1110_modem_wifi.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_wifi.c + + + + + board + + + lr1110_tracker_board.c + 1 + ..\Src\boards\lr1110_tracker_board.c + + + utilities.c + 1 + ..\Src\boards\utilities.c + + + + + smtc_hal + + + smtc_hal_flash.c + 1 + ..\Src\smtc_hal\smtc_hal_flash.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_gpio.c + 1 + ..\Src\smtc_hal\smtc_hal_gpio.c + + + smtc_hal_i2c.c + 1 + ..\Src\smtc_hal\smtc_hal_i2c.c + + + smtc_hal_mcu.c + 1 + ..\Src\smtc_hal\smtc_hal_mcu.c + + + smtc_hal_rng.c + 1 + ..\Src\smtc_hal\smtc_hal_rng.c + + + smtc_hal_rtc.c + 1 + ..\Src\smtc_hal\smtc_hal_rtc.c + + + smtc_hal_spi.c + 1 + ..\Src\smtc_hal\smtc_hal_spi.c + + + smtc_hal_tmr_list.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr_list.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_tmr.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr.c + + + smtc_hal_uart.c + 1 + ..\Src\smtc_hal\smtc_hal_uart.c + + + smtc_hal_watchdog.c + 1 + ..\Src\smtc_hal\smtc_hal_watchdog.c + + + smtc_hal_adc.c + 1 + ..\Src\smtc_hal\smtc_hal_adc.c + + + + + ::CMSIS + + + 0 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + lr1110_modem_test_wifi + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32WB55CGUx + STMicroelectronics + Keil.STM32WBxx_DFP.1.1.0 + http://www.keil.com/pack/ + IRAM(0x20000000-0x2003FFFF) IROM(0x8000000-0x80FFFFF) CLOCK(8000000) FPU2 CPUTYPE("Cortex-M4") + + + + + + + + + + + + + + + $$Device:STM32WB55CGUx$CMSIS\SVD\STM32WBxx_CM4.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + lr1110_modem_tracker_sdk\ + lr1110_modem_tracker_sdk + 1 + 0 + 1 + 1 + 0 + + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 1 + fromelf #L --bincombined --output=$L@L.bin + srecord\srec_cat.exe ../../smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota/Exe/BLE_Ota.hex -Intel -fill 0xFF 0x08000000 0x08007000 lr1110_modem_tracker_sdk/lr1110_modem_tracker_sdk.hex -Intel -o ../../Hex_merged/lr1110_modem_loramac_EU868.hex -Intel + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 0 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM4 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM4 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4101 + + 0 + STLink\ST-LINKIII-KEIL_SWO.dll + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M4" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x40000 + + + 1 + 0x8000000 + 0x100000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8007000 + 0x79000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000004 + 0x2fc00 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + --diag_suppress 1296 + USE_HAL_DRIVER,STM32WB55xx,USE_FULL_LL_DRIVER,USE_REGION_EU868,LR1110_TRACKER + + ../Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc/Legacy;../../Utilities/lpm/tiny_lpm;../../Middlewares/ST/STM32_WPAN;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci;../../Middlewares/ST/STM32_WPAN/utilities;../../Middlewares/ST/STM32_WPAN/ble/core;../../Middlewares/ST/STM32_WPAN/ble/core/auto;../../Middlewares/ST/STM32_WPAN/ble/core/template;../../Middlewares/ST/STM32_WPAN/ble/svc/Inc;../../Middlewares/ST/STM32_WPAN/ble/svc/Src;../../Middlewares/ST/STM32_USB_Device_Library/Core/Inc;../../Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc;../../Drivers/CMSIS/Device/ST/STM32WBxx/Include;../../Utilities/sequencer;../../Middlewares/ST/STM32_WPAN/ble;../../Drivers/CMSIS/Include;..\..\Drivers\BSP\Components\lis2de12;..\..\Drivers\BSP\Components\Leds;..\..\Drivers\BSP\Components\hall_effect;..\..\Drivers\BSP\Components\external_supply;..\..\Drivers\BSP\Components\rf_switch;..\..\Drivers\BSP\Components\usr_button;..\Inc\smtc_hal;..\Inc\boards;..\Src\radio\lr1110_modem\src;..\Src\radio\gnss;..\Src\radio\wifi;..\Src\radio;..\Src\apps\update-firmware;..\Src\apps\Tracker;..\Inc\ble\app + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 0 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + stm32wb55xx_flash_cm4.sct + + + --keep *.o(TAG_OTA_START) +--keep *.o(TAG_OTA_END) + + + + + + + + Application/MDK-ARM + + + startup_stm32wb55xx_cm4.s + 2 + startup_stm32wb55xx_cm4.s + + + + + Application/User + + + main_tracker.c + 1 + ..\Src\apps\Tracker\main_tracker.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_read_internal_log.c + 1 + ..\Src\apps\Tracker\main_read_internal_log.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_loramac_a.c + 1 + ..\Src\apps\LoRaMac\classA\main_loramac_a.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_gnss.c + 1 + ..\Src\apps\gnss_test\main_test_gnss.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_wifi.c + 1 + ..\Src\apps\wifi_test\main_test_wifi.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_tx_continuous.c + 1 + ..\Src\apps\tx_continuous_test\main_test_tx_continuous.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_low_power.c + 1 + ..\Src\apps\low-power\main_low_power.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + update_firmware.c + 1 + ..\Src\apps\update-firmware\update_firmware.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_BLE_standalone.c + 1 + ..\Src\apps\ble_standalone\main_BLE_standalone.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + app_entry.c + 1 + ../Src/app_entry.c + + + app_debug.c + 1 + ../Src/app_debug.c + + + hw_timerserver.c + 1 + ../Src/hw_timerserver.c + + + stm32_lpm_if.c + 1 + ../Src/stm32_lpm_if.c + + + stm32wbxx_it.c + 1 + ../Src/stm32wbxx_it.c + + + + + Application/User/STM32_WPAN/App + + + app_ble.c + 1 + ../Src/ble/app/app_ble.c + + + p2p_server_app.c + 1 + ../Src/ble/app/p2p_server_app.c + + + ble_thread.c + 1 + ..\Src\ble\app\ble_thread.c + + + + + Application/User/STM32_WPAN/Target + + + hw_ipcc.c + 1 + ../Src/ble/target/hw_ipcc.c + + + + + Drivers/STM32WBxx_HAL_Driver + + + stm32wbxx_hal_gpio.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + + + stm32wbxx_hal_rcc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + + + stm32wbxx_hal_rcc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + + + stm32wbxx_hal_flash.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + + + stm32wbxx_hal_flash_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + + + stm32wbxx_hal_hsem.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c + + + stm32wbxx_hal_dma.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + + + stm32wbxx_hal_dma_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c + + + stm32wbxx_hal_pwr.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + + + stm32wbxx_hal_pwr_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + + + stm32wbxx_hal_cortex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + + + stm32wbxx_hal.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + + + stm32wbxx_hal_exti.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c + + + stm32wbxx_hal_i2c.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c + + + stm32wbxx_hal_i2c_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c + + + stm32wbxx_hal_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + + + stm32wbxx_hal_adc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + + + stm32wbxx_ll_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c + + + stm32wbxx_hal_rtc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + + + stm32wbxx_hal_rtc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + + + stm32wbxx_hal_spi.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + + + stm32wbxx_hal_spi_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + + + stm32wbxx_hal_tim.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c + + + stm32wbxx_hal_tim_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c + + + stm32wbxx_hal_uart.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + + + stm32wbxx_hal_uart_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + + + stm32wbxx_ll_rtc.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_rtc.c + + + stm32wbxx_ll_spi.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_spi.c + + + stm32wbxx_hal_lptim.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_lptim.c + + + stm32wbxx_hal_rng.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_rng.c + + + + + Drivers/CMSIS + + + system_stm32wbxx.c + 1 + ../Src/system_stm32wbxx.c + + + + + Middlewares/STM32_WPAN + + + tl_mbox.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + + + shci.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + + + dbg_trace.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + otp.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + + + stm_list.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + + + stm_queue.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + + + osal.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + + + svc_ctl.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + + + ble_gap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + + + ble_gatt_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + + + ble_hal_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + + + ble_hci_le.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + + + ble_l2cap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + + + p2p_stm.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c + + + hci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + + + hci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + + + shci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + + + shci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + + + + + Utilities + + + stm32_lpm.c + 1 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + + + stm32_seq.c + 1 + ..\..\Utilities\sequencer\stm32_seq.c + + + + + Drivers/BSP/Components + + + lis2de12.c + 1 + ..\..\Drivers\BSP\Components\lis2de12\lis2de12.c + + + hall_effect.c + 1 + ..\..\Drivers\BSP\Components\hall_effect\hall_effect.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + leds.c + 1 + ..\..\Drivers\BSP\Components\Leds\leds.c + + + external_supply.c + 1 + ..\..\Drivers\BSP\Components\external_supply\external_supply.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + pe4259.c + 1 + ..\..\Drivers\BSP\Components\rf_switch\pe4259.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + usr_button.c + 1 + ..\..\Drivers\BSP\Components\usr_button\usr_button.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + tracker_utility + + + tracker_utility.c + 1 + ..\Src\apps\Tracker\tracker_utility.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + Wi-Fi Scan + + + wifi_scan.c + 1 + ..\Src\radio\wifi\wifi_scan.c + + + + + GNSS Scan + + + gnss_scan.c + 1 + ..\Src\radio\gnss\gnss_scan.c + + + + + lr1110 modem drivers + + + lr1110.c + 1 + ..\Src\radio\lr1110.c + + + lr1110_modem_hal.c + 1 + ..\Src\radio\lr1110_modem_hal.c + + + lr1110_bootloader.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_bootloader.c + + + lr1110_modem_gnss.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_gnss.c + + + lr1110_modem_lorawan.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_lorawan.c + + + lr1110_modem_system.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_system.c + + + lr1110_modem_wifi.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_wifi.c + + + + + board + + + lr1110_tracker_board.c + 1 + ..\Src\boards\lr1110_tracker_board.c + + + utilities.c + 1 + ..\Src\boards\utilities.c + + + + + smtc_hal + + + smtc_hal_flash.c + 1 + ..\Src\smtc_hal\smtc_hal_flash.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_gpio.c + 1 + ..\Src\smtc_hal\smtc_hal_gpio.c + + + smtc_hal_i2c.c + 1 + ..\Src\smtc_hal\smtc_hal_i2c.c + + + smtc_hal_mcu.c + 1 + ..\Src\smtc_hal\smtc_hal_mcu.c + + + smtc_hal_rng.c + 1 + ..\Src\smtc_hal\smtc_hal_rng.c + + + smtc_hal_rtc.c + 1 + ..\Src\smtc_hal\smtc_hal_rtc.c + + + smtc_hal_spi.c + 1 + ..\Src\smtc_hal\smtc_hal_spi.c + + + smtc_hal_tmr_list.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr_list.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_tmr.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr.c + + + smtc_hal_uart.c + 1 + ..\Src\smtc_hal\smtc_hal_uart.c + + + smtc_hal_watchdog.c + 1 + ..\Src\smtc_hal\smtc_hal_watchdog.c + + + smtc_hal_adc.c + 1 + ..\Src\smtc_hal\smtc_hal_adc.c + + + + + ::CMSIS + + + 0 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + lr1110_modem_test_tx_continuous + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32WB55CGUx + STMicroelectronics + Keil.STM32WBxx_DFP.1.1.0 + http://www.keil.com/pack/ + IRAM(0x20000000-0x2003FFFF) IROM(0x8000000-0x80FFFFF) CLOCK(8000000) FPU2 CPUTYPE("Cortex-M4") + + + + + + + + + + + + + + + $$Device:STM32WB55CGUx$CMSIS\SVD\STM32WBxx_CM4.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + lr1110_modem_tracker_sdk\ + lr1110_modem_tracker_sdk + 1 + 0 + 1 + 1 + 0 + + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 1 + fromelf #L --bincombined --output=$L@L.bin + srecord\srec_cat.exe ../../smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota/Exe/BLE_Ota.hex -Intel -fill 0xFF 0x08000000 0x08007000 lr1110_modem_tracker_sdk/lr1110_modem_tracker_sdk.hex -Intel -o ../../Hex_merged/lr1110_modem_tracker_tx_continuous.hex -Intel + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 0 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM4 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM4 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4101 + + 1 + BIN\UL2CM3.DLL + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M4" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x40000 + + + 1 + 0x8000000 + 0x100000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8007000 + 0x79000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000004 + 0x2fc00 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + --diag_suppress 1296 + USE_HAL_DRIVER,STM32WB55xx,USE_FULL_LL_DRIVER,USE_REGION_EU868,LR1110_TRACKER + + ../Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc/Legacy;../../Utilities/lpm/tiny_lpm;../../Middlewares/ST/STM32_WPAN;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci;../../Middlewares/ST/STM32_WPAN/utilities;../../Middlewares/ST/STM32_WPAN/ble/core;../../Middlewares/ST/STM32_WPAN/ble/core/auto;../../Middlewares/ST/STM32_WPAN/ble/core/template;../../Middlewares/ST/STM32_WPAN/ble/svc/Inc;../../Middlewares/ST/STM32_WPAN/ble/svc/Src;../../Middlewares/ST/STM32_USB_Device_Library/Core/Inc;../../Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc;../../Drivers/CMSIS/Device/ST/STM32WBxx/Include;../../Utilities/sequencer;../../Middlewares/ST/STM32_WPAN/ble;../../Drivers/CMSIS/Include;..\..\Drivers\BSP\Components\lis2de12;..\..\Drivers\BSP\Components\Leds;..\..\Drivers\BSP\Components\hall_effect;..\..\Drivers\BSP\Components\external_supply;..\..\Drivers\BSP\Components\rf_switch;..\..\Drivers\BSP\Components\usr_button;..\Inc\smtc_hal;..\Inc\boards;..\Src\radio\lr1110_modem\src;..\Src\radio\gnss;..\Src\radio\wifi;..\Src\radio;..\Src\apps\update-firmware;..\Src\apps\Tracker;..\Inc\ble\app + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 0 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + stm32wb55xx_flash_cm4.sct + + + --keep *.o(TAG_OTA_START) +--keep *.o(TAG_OTA_END) + + + + + + + + Application/MDK-ARM + + + startup_stm32wb55xx_cm4.s + 2 + startup_stm32wb55xx_cm4.s + + + + + Application/User + + + main_tracker.c + 1 + ..\Src\apps\Tracker\main_tracker.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_read_internal_log.c + 1 + ..\Src\apps\Tracker\main_read_internal_log.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_loramac_a.c + 1 + ..\Src\apps\LoRaMac\classA\main_loramac_a.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_gnss.c + 1 + ..\Src\apps\gnss_test\main_test_gnss.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_wifi.c + 1 + ..\Src\apps\wifi_test\main_test_wifi.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_tx_continuous.c + 1 + ..\Src\apps\tx_continuous_test\main_test_tx_continuous.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_low_power.c + 1 + ..\Src\apps\low-power\main_low_power.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + update_firmware.c + 1 + ..\Src\apps\update-firmware\update_firmware.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_BLE_standalone.c + 1 + ..\Src\apps\ble_standalone\main_BLE_standalone.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + app_entry.c + 1 + ../Src/app_entry.c + + + app_debug.c + 1 + ../Src/app_debug.c + + + hw_timerserver.c + 1 + ../Src/hw_timerserver.c + + + stm32_lpm_if.c + 1 + ../Src/stm32_lpm_if.c + + + stm32wbxx_it.c + 1 + ../Src/stm32wbxx_it.c + + + + + Application/User/STM32_WPAN/App + + + app_ble.c + 1 + ../Src/ble/app/app_ble.c + + + p2p_server_app.c + 1 + ../Src/ble/app/p2p_server_app.c + + + ble_thread.c + 1 + ..\Src\ble\app\ble_thread.c + + + + + Application/User/STM32_WPAN/Target + + + hw_ipcc.c + 1 + ../Src/ble/target/hw_ipcc.c + + + + + Drivers/STM32WBxx_HAL_Driver + + + stm32wbxx_hal_gpio.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + + + stm32wbxx_hal_rcc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + + + stm32wbxx_hal_rcc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + + + stm32wbxx_hal_flash.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + + + stm32wbxx_hal_flash_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + + + stm32wbxx_hal_hsem.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c + + + stm32wbxx_hal_dma.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + + + stm32wbxx_hal_dma_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c + + + stm32wbxx_hal_pwr.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + + + stm32wbxx_hal_pwr_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + + + stm32wbxx_hal_cortex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + + + stm32wbxx_hal.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + + + stm32wbxx_hal_exti.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c + + + stm32wbxx_hal_i2c.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c + + + stm32wbxx_hal_i2c_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c + + + stm32wbxx_hal_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + + + stm32wbxx_hal_adc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + + + stm32wbxx_ll_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c + + + stm32wbxx_hal_rtc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + + + stm32wbxx_hal_rtc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + + + stm32wbxx_hal_spi.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + + + stm32wbxx_hal_spi_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + + + stm32wbxx_hal_tim.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c + + + stm32wbxx_hal_tim_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c + + + stm32wbxx_hal_uart.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + + + stm32wbxx_hal_uart_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + + + stm32wbxx_ll_rtc.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_rtc.c + + + stm32wbxx_ll_spi.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_spi.c + + + stm32wbxx_hal_lptim.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_lptim.c + + + stm32wbxx_hal_rng.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_rng.c + + + + + Drivers/CMSIS + + + system_stm32wbxx.c + 1 + ../Src/system_stm32wbxx.c + + + + + Middlewares/STM32_WPAN + + + tl_mbox.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + + + shci.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + + + dbg_trace.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + otp.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + + + stm_list.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + + + stm_queue.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + + + osal.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + + + svc_ctl.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + + + ble_gap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + + + ble_gatt_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + + + ble_hal_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + + + ble_hci_le.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + + + ble_l2cap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + + + p2p_stm.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c + + + hci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + + + hci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + + + shci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + + + shci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + + + + + Utilities + + + stm32_lpm.c + 1 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + + + stm32_seq.c + 1 + ..\..\Utilities\sequencer\stm32_seq.c + + + + + Drivers/BSP/Components + + + lis2de12.c + 1 + ..\..\Drivers\BSP\Components\lis2de12\lis2de12.c + + + hall_effect.c + 1 + ..\..\Drivers\BSP\Components\hall_effect\hall_effect.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + leds.c + 1 + ..\..\Drivers\BSP\Components\Leds\leds.c + + + external_supply.c + 1 + ..\..\Drivers\BSP\Components\external_supply\external_supply.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + pe4259.c + 1 + ..\..\Drivers\BSP\Components\rf_switch\pe4259.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + usr_button.c + 1 + ..\..\Drivers\BSP\Components\usr_button\usr_button.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + tracker_utility + + + tracker_utility.c + 1 + ..\Src\apps\Tracker\tracker_utility.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + Wi-Fi Scan + + + wifi_scan.c + 1 + ..\Src\radio\wifi\wifi_scan.c + + + + + GNSS Scan + + + gnss_scan.c + 1 + ..\Src\radio\gnss\gnss_scan.c + + + + + lr1110 modem drivers + + + lr1110.c + 1 + ..\Src\radio\lr1110.c + + + lr1110_modem_hal.c + 1 + ..\Src\radio\lr1110_modem_hal.c + + + lr1110_bootloader.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_bootloader.c + + + lr1110_modem_gnss.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_gnss.c + + + lr1110_modem_lorawan.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_lorawan.c + + + lr1110_modem_system.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_system.c + + + lr1110_modem_wifi.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_wifi.c + + + + + board + + + lr1110_tracker_board.c + 1 + ..\Src\boards\lr1110_tracker_board.c + + + utilities.c + 1 + ..\Src\boards\utilities.c + + + + + smtc_hal + + + smtc_hal_flash.c + 1 + ..\Src\smtc_hal\smtc_hal_flash.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_gpio.c + 1 + ..\Src\smtc_hal\smtc_hal_gpio.c + + + smtc_hal_i2c.c + 1 + ..\Src\smtc_hal\smtc_hal_i2c.c + + + smtc_hal_mcu.c + 1 + ..\Src\smtc_hal\smtc_hal_mcu.c + + + smtc_hal_rng.c + 1 + ..\Src\smtc_hal\smtc_hal_rng.c + + + smtc_hal_rtc.c + 1 + ..\Src\smtc_hal\smtc_hal_rtc.c + + + smtc_hal_spi.c + 1 + ..\Src\smtc_hal\smtc_hal_spi.c + + + smtc_hal_tmr_list.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr_list.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_tmr.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr.c + + + smtc_hal_uart.c + 1 + ..\Src\smtc_hal\smtc_hal_uart.c + + + smtc_hal_watchdog.c + 1 + ..\Src\smtc_hal\smtc_hal_watchdog.c + + + smtc_hal_adc.c + 1 + ..\Src\smtc_hal\smtc_hal_adc.c + + + + + ::CMSIS + + + + + lr1110_modem_test_low_power + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32WB55CGUx + STMicroelectronics + Keil.STM32WBxx_DFP.1.1.0 + http://www.keil.com/pack/ + IRAM(0x20000000-0x2003FFFF) IROM(0x8000000-0x80FFFFF) CLOCK(8000000) FPU2 CPUTYPE("Cortex-M4") + + + + + + + + + + + + + + + $$Device:STM32WB55CGUx$CMSIS\SVD\STM32WBxx_CM4.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + lr1110_modem_tracker_sdk\ + lr1110_modem_tracker_sdk + 1 + 0 + 1 + 1 + 0 + + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 1 + fromelf #L --bincombined --output=$L@L.bin + srecord\srec_cat.exe ../../smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota/Exe/BLE_Ota.hex -Intel -fill 0xFF 0x08000000 0x08007000 lr1110_modem_tracker_sdk/lr1110_modem_tracker_sdk.hex -Intel -o ../../Hex_merged/lr1110_modem_tracker_EU868.hex -Intel + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 0 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM4 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM4 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4101 + + 0 + STLink\ST-LINKIII-KEIL_SWO.dll + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M4" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x40000 + + + 1 + 0x8000000 + 0x100000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8007000 + 0x79000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000004 + 0x2fc00 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + --diag_suppress 1296 + USE_HAL_DRIVER,STM32WB55xx,USE_FULL_LL_DRIVER,USE_REGION_EU868,LR1110_TRACKER + + ../Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc/Legacy;../../Utilities/lpm/tiny_lpm;../../Middlewares/ST/STM32_WPAN;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci;../../Middlewares/ST/STM32_WPAN/utilities;../../Middlewares/ST/STM32_WPAN/ble/core;../../Middlewares/ST/STM32_WPAN/ble/core/auto;../../Middlewares/ST/STM32_WPAN/ble/core/template;../../Middlewares/ST/STM32_WPAN/ble/svc/Inc;../../Middlewares/ST/STM32_WPAN/ble/svc/Src;../../Middlewares/ST/STM32_USB_Device_Library/Core/Inc;../../Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc;../../Drivers/CMSIS/Device/ST/STM32WBxx/Include;../../Utilities/sequencer;../../Middlewares/ST/STM32_WPAN/ble;../../Drivers/CMSIS/Include;..\..\Drivers\BSP\Components\lis2de12;..\..\Drivers\BSP\Components\Leds;..\..\Drivers\BSP\Components\hall_effect;..\..\Drivers\BSP\Components\external_supply;..\..\Drivers\BSP\Components\rf_switch;..\..\Drivers\BSP\Components\usr_button;..\Inc\smtc_hal;..\Inc\boards;..\Src\radio\lr1110_modem\src;..\Src\radio\gnss;..\Src\radio\wifi;..\Src\radio;..\Src\apps\update-firmware;..\Src\apps\Tracker;..\Inc\ble\app + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 0 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + stm32wb55xx_flash_cm4.sct + + + --keep *.o(TAG_OTA_START) +--keep *.o(TAG_OTA_END) + + + + + + + + Application/MDK-ARM + + + startup_stm32wb55xx_cm4.s + 2 + startup_stm32wb55xx_cm4.s + + + + + Application/User + + + main_tracker.c + 1 + ..\Src\apps\Tracker\main_tracker.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_read_internal_log.c + 1 + ..\Src\apps\Tracker\main_read_internal_log.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_loramac_a.c + 1 + ..\Src\apps\LoRaMac\classA\main_loramac_a.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_gnss.c + 1 + ..\Src\apps\gnss_test\main_test_gnss.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_wifi.c + 1 + ..\Src\apps\wifi_test\main_test_wifi.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_tx_continuous.c + 1 + ..\Src\apps\tx_continuous_test\main_test_tx_continuous.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_low_power.c + 1 + ..\Src\apps\low-power\main_low_power.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + update_firmware.c + 1 + ..\Src\apps\update-firmware\update_firmware.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_BLE_standalone.c + 1 + ..\Src\apps\ble_standalone\main_BLE_standalone.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + app_entry.c + 1 + ../Src/app_entry.c + + + app_debug.c + 1 + ../Src/app_debug.c + + + hw_timerserver.c + 1 + ../Src/hw_timerserver.c + + + stm32_lpm_if.c + 1 + ../Src/stm32_lpm_if.c + + + stm32wbxx_it.c + 1 + ../Src/stm32wbxx_it.c + + + + + Application/User/STM32_WPAN/App + + + app_ble.c + 1 + ../Src/ble/app/app_ble.c + + + p2p_server_app.c + 1 + ../Src/ble/app/p2p_server_app.c + + + ble_thread.c + 1 + ..\Src\ble\app\ble_thread.c + + + + + Application/User/STM32_WPAN/Target + + + hw_ipcc.c + 1 + ../Src/ble/target/hw_ipcc.c + + + + + Drivers/STM32WBxx_HAL_Driver + + + stm32wbxx_hal_gpio.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + + + stm32wbxx_hal_rcc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + + + stm32wbxx_hal_rcc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + + + stm32wbxx_hal_flash.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + + + stm32wbxx_hal_flash_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + + + stm32wbxx_hal_hsem.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c + + + stm32wbxx_hal_dma.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + + + stm32wbxx_hal_dma_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c + + + stm32wbxx_hal_pwr.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + + + stm32wbxx_hal_pwr_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + + + stm32wbxx_hal_cortex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + + + stm32wbxx_hal.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + + + stm32wbxx_hal_exti.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c + + + stm32wbxx_hal_i2c.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c + + + stm32wbxx_hal_i2c_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c + + + stm32wbxx_hal_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + + + stm32wbxx_hal_adc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + + + stm32wbxx_ll_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c + + + stm32wbxx_hal_rtc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + + + stm32wbxx_hal_rtc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + + + stm32wbxx_hal_spi.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + + + stm32wbxx_hal_spi_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + + + stm32wbxx_hal_tim.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c + + + stm32wbxx_hal_tim_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c + + + stm32wbxx_hal_uart.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + + + stm32wbxx_hal_uart_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + + + stm32wbxx_ll_rtc.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_rtc.c + + + stm32wbxx_ll_spi.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_spi.c + + + stm32wbxx_hal_lptim.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_lptim.c + + + stm32wbxx_hal_rng.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_rng.c + + + + + Drivers/CMSIS + + + system_stm32wbxx.c + 1 + ../Src/system_stm32wbxx.c + + + + + Middlewares/STM32_WPAN + + + tl_mbox.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + + + shci.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + + + dbg_trace.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + otp.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + + + stm_list.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + + + stm_queue.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + + + osal.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + + + svc_ctl.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + + + ble_gap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + + + ble_gatt_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + + + ble_hal_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + + + ble_hci_le.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + + + ble_l2cap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + + + p2p_stm.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c + + + hci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + + + hci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + + + shci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + + + shci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + + + + + Utilities + + + stm32_lpm.c + 1 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + + + stm32_seq.c + 1 + ..\..\Utilities\sequencer\stm32_seq.c + + + + + Drivers/BSP/Components + + + lis2de12.c + 1 + ..\..\Drivers\BSP\Components\lis2de12\lis2de12.c + + + hall_effect.c + 1 + ..\..\Drivers\BSP\Components\hall_effect\hall_effect.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + leds.c + 1 + ..\..\Drivers\BSP\Components\Leds\leds.c + + + external_supply.c + 1 + ..\..\Drivers\BSP\Components\external_supply\external_supply.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + pe4259.c + 1 + ..\..\Drivers\BSP\Components\rf_switch\pe4259.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + usr_button.c + 1 + ..\..\Drivers\BSP\Components\usr_button\usr_button.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + tracker_utility + + + tracker_utility.c + 1 + ..\Src\apps\Tracker\tracker_utility.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + Wi-Fi Scan + + + wifi_scan.c + 1 + ..\Src\radio\wifi\wifi_scan.c + + + + + GNSS Scan + + + gnss_scan.c + 1 + ..\Src\radio\gnss\gnss_scan.c + + + + + lr1110 modem drivers + + + lr1110.c + 1 + ..\Src\radio\lr1110.c + + + lr1110_modem_hal.c + 1 + ..\Src\radio\lr1110_modem_hal.c + + + lr1110_bootloader.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_bootloader.c + + + lr1110_modem_gnss.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_gnss.c + + + lr1110_modem_lorawan.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_lorawan.c + + + lr1110_modem_system.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_system.c + + + lr1110_modem_wifi.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_wifi.c + + + + + board + + + lr1110_tracker_board.c + 1 + ..\Src\boards\lr1110_tracker_board.c + + + utilities.c + 1 + ..\Src\boards\utilities.c + + + + + smtc_hal + + + smtc_hal_flash.c + 1 + ..\Src\smtc_hal\smtc_hal_flash.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_gpio.c + 1 + ..\Src\smtc_hal\smtc_hal_gpio.c + + + smtc_hal_i2c.c + 1 + ..\Src\smtc_hal\smtc_hal_i2c.c + + + smtc_hal_mcu.c + 1 + ..\Src\smtc_hal\smtc_hal_mcu.c + + + smtc_hal_rng.c + 1 + ..\Src\smtc_hal\smtc_hal_rng.c + + + smtc_hal_rtc.c + 1 + ..\Src\smtc_hal\smtc_hal_rtc.c + + + smtc_hal_spi.c + 1 + ..\Src\smtc_hal\smtc_hal_spi.c + + + smtc_hal_tmr_list.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr_list.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_tmr.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr.c + + + smtc_hal_uart.c + 1 + ..\Src\smtc_hal\smtc_hal_uart.c + + + smtc_hal_watchdog.c + 1 + ..\Src\smtc_hal\smtc_hal_watchdog.c + + + smtc_hal_adc.c + 1 + ..\Src\smtc_hal\smtc_hal_adc.c + + + + + ::CMSIS + + + + + lr1110_modem_read_internal_log + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32WB55CGUx + STMicroelectronics + Keil.STM32WBxx_DFP.1.1.0 + http://www.keil.com/pack/ + IRAM(0x20000000-0x2003FFFF) IROM(0x8000000-0x80FFFFF) CLOCK(8000000) FPU2 CPUTYPE("Cortex-M4") + + + + + + + + + + + + + + + $$Device:STM32WB55CGUx$CMSIS\SVD\STM32WBxx_CM4.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + lr1110_modem_tracker_sdk\ + lr1110_modem_tracker_sdk + 1 + 0 + 1 + 1 + 0 + + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 1 + fromelf #L --bincombined --output=$L@L.bin + srecord\srec_cat.exe ../../smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota/Exe/BLE_Ota.hex -Intel -fill 0xFF 0x08000000 0x08007000 lr1110_modem_tracker_sdk/lr1110_modem_tracker_sdk.hex -Intel -o ../../Hex_merged/lr1110_modem_tracker_EU868.hex -Intel + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 0 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM4 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM4 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4101 + + 0 + STLink\ST-LINKIII-KEIL_SWO.dll + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M4" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000000 + 0x40000 + + + 1 + 0x8000000 + 0x100000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8007000 + 0x79000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000004 + 0x2fc00 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + --diag_suppress 1296 + USE_HAL_DRIVER,STM32WB55xx,USE_FULL_LL_DRIVER,USE_REGION_EU868,LR1110_TRACKER + + ../Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc;../../Drivers/STM32WBxx_HAL_Driver/Inc/Legacy;../../Utilities/lpm/tiny_lpm;../../Middlewares/ST/STM32_WPAN;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci;../../Middlewares/ST/STM32_WPAN/utilities;../../Middlewares/ST/STM32_WPAN/ble/core;../../Middlewares/ST/STM32_WPAN/ble/core/auto;../../Middlewares/ST/STM32_WPAN/ble/core/template;../../Middlewares/ST/STM32_WPAN/ble/svc/Inc;../../Middlewares/ST/STM32_WPAN/ble/svc/Src;../../Middlewares/ST/STM32_USB_Device_Library/Core/Inc;../../Middlewares/ST/STM32_USB_Device_Library/Class/CDC/Inc;../../Drivers/CMSIS/Device/ST/STM32WBxx/Include;../../Utilities/sequencer;../../Middlewares/ST/STM32_WPAN/ble;../../Drivers/CMSIS/Include;..\..\Drivers\BSP\Components\lis2de12;..\..\Drivers\BSP\Components\Leds;..\..\Drivers\BSP\Components\hall_effect;..\..\Drivers\BSP\Components\external_supply;..\..\Drivers\BSP\Components\rf_switch;..\..\Drivers\BSP\Components\usr_button;..\Inc\smtc_hal;..\Inc\boards;..\Src\radio\lr1110_modem\src;..\Src\radio\gnss;..\Src\radio\wifi;..\Src\radio;..\Src\apps\update-firmware;..\Src\apps\Tracker;..\Inc\ble\app + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 0 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + stm32wb55xx_flash_cm4.sct + + + --keep *.o(TAG_OTA_START) +--keep *.o(TAG_OTA_END) + + + + + + + + Application/MDK-ARM + + + startup_stm32wb55xx_cm4.s + 2 + startup_stm32wb55xx_cm4.s + + + + + Application/User + + + main_tracker.c + 1 + ..\Src\apps\Tracker\main_tracker.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_read_internal_log.c + 1 + ..\Src\apps\Tracker\main_read_internal_log.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_loramac_a.c + 1 + ..\Src\apps\LoRaMac\classA\main_loramac_a.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_gnss.c + 1 + ..\Src\apps\gnss_test\main_test_gnss.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_wifi.c + 1 + ..\Src\apps\wifi_test\main_test_wifi.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_test_tx_continuous.c + 1 + ..\Src\apps\tx_continuous_test\main_test_tx_continuous.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_low_power.c + 1 + ..\Src\apps\low-power\main_low_power.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + update_firmware.c + 1 + ..\Src\apps\update-firmware\update_firmware.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + main_BLE_standalone.c + 1 + ..\Src\apps\ble_standalone\main_BLE_standalone.c + + + 2 + 0 + 0 + 0 + 0 + 0 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + app_entry.c + 1 + ../Src/app_entry.c + + + app_debug.c + 1 + ../Src/app_debug.c + + + hw_timerserver.c + 1 + ../Src/hw_timerserver.c + + + stm32_lpm_if.c + 1 + ../Src/stm32_lpm_if.c + + + stm32wbxx_it.c + 1 + ../Src/stm32wbxx_it.c + + + + + Application/User/STM32_WPAN/App + + + app_ble.c + 1 + ../Src/ble/app/app_ble.c + + + p2p_server_app.c + 1 + ../Src/ble/app/p2p_server_app.c + + + ble_thread.c + 1 + ..\Src\ble\app\ble_thread.c + + + + + Application/User/STM32_WPAN/Target + + + hw_ipcc.c + 1 + ../Src/ble/target/hw_ipcc.c + + + + + Drivers/STM32WBxx_HAL_Driver + + + stm32wbxx_hal_gpio.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + + + stm32wbxx_hal_rcc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + + + stm32wbxx_hal_rcc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + + + stm32wbxx_hal_flash.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + + + stm32wbxx_hal_flash_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + + + stm32wbxx_hal_hsem.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_hsem.c + + + stm32wbxx_hal_dma.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + + + stm32wbxx_hal_dma_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma_ex.c + + + stm32wbxx_hal_pwr.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + + + stm32wbxx_hal_pwr_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + + + stm32wbxx_hal_cortex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + + + stm32wbxx_hal.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + + + stm32wbxx_hal_exti.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_exti.c + + + stm32wbxx_hal_i2c.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c.c + + + stm32wbxx_hal_i2c_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_i2c_ex.c + + + stm32wbxx_hal_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + + + stm32wbxx_hal_adc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + + + stm32wbxx_ll_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_ll_adc.c + + + stm32wbxx_hal_rtc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + + + stm32wbxx_hal_rtc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + + + stm32wbxx_hal_spi.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + + + stm32wbxx_hal_spi_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + + + stm32wbxx_hal_tim.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim.c + + + stm32wbxx_hal_tim_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_tim_ex.c + + + stm32wbxx_hal_uart.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + + + stm32wbxx_hal_uart_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + + + stm32wbxx_ll_rtc.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_rtc.c + + + stm32wbxx_ll_spi.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_ll_spi.c + + + stm32wbxx_hal_lptim.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_lptim.c + + + stm32wbxx_hal_rng.c + 1 + ..\..\Drivers\STM32WBxx_HAL_Driver\Src\stm32wbxx_hal_rng.c + + + + + Drivers/CMSIS + + + system_stm32wbxx.c + 1 + ../Src/system_stm32wbxx.c + + + + + Middlewares/STM32_WPAN + + + tl_mbox.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + + + shci.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + + + dbg_trace.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + otp.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + + + stm_list.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + + + stm_queue.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + + + osal.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + + + svc_ctl.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + + + ble_gap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + + + ble_gatt_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + + + ble_hal_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + + + ble_hci_le.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + + + ble_l2cap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + + + p2p_stm.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/p2p_stm.c + + + hci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + + + hci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + + + shci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + + + shci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + + + + + Utilities + + + stm32_lpm.c + 1 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + + + stm32_seq.c + 1 + ..\..\Utilities\sequencer\stm32_seq.c + + + + + Drivers/BSP/Components + + + lis2de12.c + 1 + ..\..\Drivers\BSP\Components\lis2de12\lis2de12.c + + + hall_effect.c + 1 + ..\..\Drivers\BSP\Components\hall_effect\hall_effect.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + leds.c + 1 + ..\..\Drivers\BSP\Components\Leds\leds.c + + + external_supply.c + 1 + ..\..\Drivers\BSP\Components\external_supply\external_supply.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + pe4259.c + 1 + ..\..\Drivers\BSP\Components\rf_switch\pe4259.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + usr_button.c + 1 + ..\..\Drivers\BSP\Components\usr_button\usr_button.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + tracker_utility + + + tracker_utility.c + 1 + ..\Src\apps\Tracker\tracker_utility.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + + + Wi-Fi Scan + + + wifi_scan.c + 1 + ..\Src\radio\wifi\wifi_scan.c + + + + + GNSS Scan + + + gnss_scan.c + 1 + ..\Src\radio\gnss\gnss_scan.c + + + + + lr1110 modem drivers + + + lr1110.c + 1 + ..\Src\radio\lr1110.c + + + lr1110_modem_hal.c + 1 + ..\Src\radio\lr1110_modem_hal.c + + + lr1110_bootloader.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_bootloader.c + + + lr1110_modem_gnss.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_gnss.c + + + lr1110_modem_lorawan.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_lorawan.c + + + lr1110_modem_system.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_system.c + + + lr1110_modem_wifi.c + 1 + ..\Src\radio\lr1110_modem\src\lr1110_modem_wifi.c + + + + + board + + + lr1110_tracker_board.c + 1 + ..\Src\boards\lr1110_tracker_board.c + + + utilities.c + 1 + ..\Src\boards\utilities.c + + + + + smtc_hal + + + smtc_hal_flash.c + 1 + ..\Src\smtc_hal\smtc_hal_flash.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_gpio.c + 1 + ..\Src\smtc_hal\smtc_hal_gpio.c + + + smtc_hal_i2c.c + 1 + ..\Src\smtc_hal\smtc_hal_i2c.c + + + smtc_hal_mcu.c + 1 + ..\Src\smtc_hal\smtc_hal_mcu.c + + + smtc_hal_rng.c + 1 + ..\Src\smtc_hal\smtc_hal_rng.c + + + smtc_hal_rtc.c + 1 + ..\Src\smtc_hal\smtc_hal_rtc.c + + + smtc_hal_spi.c + 1 + ..\Src\smtc_hal\smtc_hal_spi.c + + + smtc_hal_tmr_list.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr_list.c + + + 2 + 0 + 0 + 0 + 0 + 1 + 2 + 2 + 2 + 2 + 11 + + + 1 + + + + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 2 + 0 + 2 + 2 + 2 + 2 + 2 + 0 + 0 + 2 + 2 + 2 + 2 + 2 + + + + + + + + + + + + smtc_hal_tmr.c + 1 + ..\Src\smtc_hal\smtc_hal_tmr.c + + + smtc_hal_uart.c + 1 + ..\Src\smtc_hal\smtc_hal_uart.c + + + smtc_hal_watchdog.c + 1 + ..\Src\smtc_hal\smtc_hal_watchdog.c + + + smtc_hal_adc.c + 1 + ..\Src\smtc_hal\smtc_hal_adc.c + + + + + ::CMSIS + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +       diff --git a/smtc_tracker_app/MDK-ARM/srecord/srec_cat.exe b/smtc_tracker_app/MDK-ARM/srecord/srec_cat.exe new file mode 100644 index 0000000000000000000000000000000000000000..31d4d0cd3739538773a568de6c2a1ff208721479 GIT binary patch literal 1440782 zcmeFaf1H$4|35z4ZkcLomR1(YVi7{Qb8A(%ZMUgVtZFN?%CBzunaoz`$7W_|y1KGx z{S4)22%!=xTdlU-A&Ek=5zW=aoune{=lOh{bIorDtB#4~|=y(dUEX23$Ad zw!D#}Zu$49D{soX`pTPcz9pD<)wOw}%5TmaadTdei~Hx@bjvl@p3$O3vwU53NxkO)7ux^-_&-RXH2Pg=yLZ;) zP6Iuw>g$GA>hwrgx_@YUr&)_S_xD7qgKcVi>yIvv ztw51zoBY_6w#_`|0uo>xa~)WFTIvIWQJl@<&)H3~5~H{SVfQD)N(h?(m^GrlzCOC! zTy!$)6M5x=a|)yW@DfxWTlr^weWf|?q@;XwGdq8Faz5mnV+6bgnCW(($5TC~OE(ig zqb_`hI21H1LK75xEE6Pz_Gb9QaMqBJKk_1eJ64BkaxO1hmgVU-9jL)eyFJLCqq{wT zpYqM|`P~}h!3>_{2?n|yL)ZtddRc$$rK6G-8} zJ<=}h=ES~9V_yP_!Z))(Rz5Q-HNG_jFt)GR(BR>fR#dWM^Q5Ir zo!2}$Ph_+8$Y!3%m*vfbWXqzMV{w>F{KrcBUqWA=xh0<19c`L<`hnqV$xkalsN|af zM4tfoP=dYMN;?dIFpL%tzf$6ftO|AnBd4&6b95D_vg|p!ic=F+G(|b0)UR2!eBq1- z&-cWiuaq%1{*CHuv>l=4M<^EJ3!cb|F4Ps##uY8B$RjkYS`NJ|oc9Fk+N%32%%|3K z-SYmPRaSHO%u4CUVpnC}+DvA!7wmu=jh1<7DyytLhTkcdZ6%Fi)J%VZt^j(PV?(3U+DjmM^AiCJj#(ob-?vtN| zo?CzG@6f=Yf&DL;wA~Ap8%G+qX2nj1qlgCcz0o20S!SdSG|S4a#IIQ;shs>+{9F(d zSP7fL&uaBkt$u3M&qmMe63>cAGoaz8DSv7s+5Ex36%iT?09gruR{?w)P#ek7PsZcz z@D%wnIB?Rw*MRE}Pium|_l`p!5A7@WhnGw8N_3IXzC*_4g!Xy;({7eji9dWT9)?$% zrV#GSH_JE1-o&72S6cp3rBSvr@})mKz9pcg)seOS@NammSS%!$H?3GKECjDL1C{;- zRZK(&<;Eg7uexn+B2)S zKl~kfjw*Pl4KF5qBH{BX0HEY)TJkVyFd7*q!BJ=}n!^U`OWGKZQ$T3VF1g#UN)qfY znQNF7J9ln9>0cJZG<;ZF{L5u@kdTZ&o&~%n2RyOh|rPH zPR+ndZKo8+<_n1;D)vVj1H}wXP8QfLn0}NPfyvQ8g%Ow<4TRCvAhyCRGf-h0{As<> zR(Tl0NXSX#w+Iv(Xq!y$Nm$fINE{yK(pIHwok4NvLphX?kDF9I_itKWjI>Z4!pd}Yta z=R@t%zwMIs=lF?DCm^+4mFo_9m(0kjXyH4qOvVVziNFUbk4WA&bo#%6;7YpW5hwB_2hIj6(uMc(0 zK6W5P9l0A78pU3-q(0goql5q6b;vbKzn5N#N;|Iid8}%{ChdC@#QDRW;0gRw8(}Ik zX&-&QKRf~2nzZjNK1aSlN#(6F;LnqEI22O{Yc%qy^H&6O9^~Y|w@94KSbyYkHeI$* zV?jXL3_A|>cm^7MS4LLBzhKNa19PE1_>Ps@cf{^}8%j3Px(dJa2D*g+vL9i4R#||^0J;i#Wvn!9EVV!{*;g9W} z#cJyF;koyE{gHo51MO+0aIMIScEa58YZylm$-Zl%zWmsxCGfOnV2wBlWZ#TzBe2G? zlE|ZQqjt-4(5F^J=({qkc9?(|^Tlbxqa;z#6n!#@vm1q^%wS80t?$s&jK@2mD#&@- zpD^O6cwlSIA2PoJqaJcofF{{L$apu`b9dKs0MFLLz*7TbhBXz>MxdILoFqC%qERz2 z+wm28yxFo`#+%tj*&N4g661|O{1fW4RV_YqJxm>itqsVaecKL%6i+-ssc`{0uoV+~ zOIm&&&KMCHg z+I@^9j@x~VZf3iW4`5Qs?xWSK%6&XA7w*Hh&)C@rQzW~OH}<&P$4juaB==E;T(j>M z84uw;cCLl{m;_j*@wg117&sEbq0~M-I>lx>A5Sw*vYFRVM%j#6T;J_aFzLT%K00eu zs{iq&+=Lcv*jV8OU{am&hvsq^*}; zGEwhjBv3ECYpQF#iRDy=&l=_+B~y8(li{(ulq)83Oz+H2*~>Miv;3VeseZX{jxXVmziduLr%~8xyIq29 z%funku4<~AkXbKk_9#1#gH{VB(#ii6C&Op8aT1BTidomuPKM8FX(uT3l#%kHHjYBve8*<1v zP85bvcXzh&1dp0hoY0%1Wcds555;I1cFk7$ld{YNWi);Mp`RTgyaZcs2J?$ITT>fHg04O2~7EZ$OF%Al=T?#C>9{RqwKRrBzl1U7Y zg`8u*V7RL^12dhmR*&;LFmt-Z2+TCfo=M}lQr4AC!L=0hhyU@Dtji|3fXlCFWdqjQjeVEk~fJK*^ff;nN`&uEysV1;J_F-BQs3G(_ zLIbP$_yr#mla-nugx}b@!A-@!&~SYy#^^$9exR8rZm^fRfHMKKdSdX5z1>k+=2K8U z3;nJv^E^2F*ytvRw}PTYtY?IxNX1KQ%|MvI0YcDJKAx}gIb#2aZWrBWoreZ#-Gk6X zbh(5ES=$_zK3dmyG|HsVmPOib*eSwLGsdFdAc69Y){l_6Ezk3lnH z?B~sj>8{N z@q}t3@C-|Rcc?1$9XwD^hySLWYuUejnjpj3Mcka%Xh})@XU1)n7 zMhJ_2p}n{G!|kB?2`6=%f?gNAyqm$FuH8cXxmLo9Z5Xn!u0Mitu+ZL9{o$vP7us7| zzIjFC-l#gmRVs*5wZ&agqY6zb+$#hZaDd(Lo&u-Ebj1^vaKU^Eift1(2rG1GRA#Xi zoO}TGUj#9Alz;LM$XZpViatqpDOlQu&9I`%+n zGl{>VxHJAQpf1sBJ=ms7!8VqGV$8#qDSZ?J#kJV@5Dc2-8#v{j{|&}4J%v9J(+Ms( zM(%o-(X@g;{gHL3$P9dMOXgcaTt~!lF2wDa%Wx4ka#z6~f8o1|6MiDnDdlqrzrG>-_kRJN#zAi({6>_IuArIsJppD8mOsA) zyAGZ5qk)>(VY?X9sflljZ;XEt-w=<*zmKnte-p2ZuU379`*Vfxe#3%oCuE2A4i6p? z+B-IQSjXyBh|6*fen@C(P8W~5SeZ`JB`wShWya^p`h|r-;C&5$bmb$_@;c3XW}vQB>6Qz| zojT!!Xy4pud5%%KAzGSU8}JFc+!qs0t;JYmK&PHD8(h2}h`$~$l0T>?8dw+m2qSH{ z+UUEk+-HFNv#c?~AA%4*)RB2~6~CV54?l&+ieFFnhog9?4Q!`4Dt_${ykvZHZV!7!i7EIh> z-nu6GbH%=w0jOEw6tA5%`n&L|@>-*8yZ_arqDL)cWr;eb49=Kb z2K=$X?iKq62fG?)v4-GJYocedhTGRf_f_mWWXzIyYs zjiUR)Uk2YcM`lKUHM_6r`p+?8|AOlJ{7CgmtauwOt;=HdJ-jbO8%=51GrqCX1zQzu z6yN4buR;2Y#5|@Q=P{$K#5~66V4Q1QysO}%U89;8tor#m|MY5l;EwWF+aR{#NA6O^ zJ{)!EDIc1hI=G5fCY9|!X?uJ0D5IRJ&6=?ay&8Vy_I>ax%NbQEf_{wt*wWmK^+7aJ zhreduucPJ`JQ!yOaaJHYe;0wHJr_j#XJIFBau0~cXzpKdX!j`oE;Cy6K&emx_WS!G zht05;VQM$IY6mc5IcRK(JfgwK9_swJ6a3-(P}rQ$X5*)FU8}IV+E|-@bFj+$2*!oL z=rW&_-Ih7Ibx#9}r)Y5&Crg;!xJdeKmQd6=qkOhul6WJ-|7OEew!kme)~SpM5F88cbw7v8Qh06gE`t4fSz3nCMQ{LgmL6~!T^8C~?~lBuLBIUk)HA7u zN|Ww@SemH8XbB#=g9mGYE?9$t8kfO*7h922Xt!qMS26@PjB+p8h@;7bi^}xbRVvr7RNn;35bS#61WEE(`v33*-#ycHV$>!ylOG zMVGT!^B*u-0S)h7&|pzG^BgR4p2d-xH%9tB@wN0(;)B|AY=W!nMyoLVv&5(a8>cjx z9N231%z(f5FDTu5e(-V{AxzAJ-Nk6>hS-q3P2u-8z-F3rzwss{fiWesxa$yq_!E>H z)2-`eV_J3X?!Sxv3=V;G_e8OC16%!(_o#8dQC=6Xf(~1-Rk6d8P+dm+Maa18(BO5W z)|n+wR{VD4nAM#FTZ7lJ{Koi^66cY#ORRC-9?;hW|VI>TEiHMLUoOB z{%Bi8m!ZLbqn(Q^s(pAR29_Hu#&7k&b%bi#Yo9uPE8Ol)$VWTn55qRaR3XUEpoVaD zFfunI{_*h2Da|{#EN@vXbX#92o1kk})eNsJM#V#eP4M^h@~QQKy7)cAE4!ZRmlF+a zGq^T-c6+$Axfu?Qt%o)+Lt{LTU`a>1^m^)4b)<2yL~uIlbDt-)qC>RY=URpQ@qG&k z(VotZ2ZA?`fI)1(jmWW8H!Ij{y>X}m?F{VCSx{eJ=vVLPcE;dbV`Q6xpMxWeRt6>2 zJU%$I%*)5%#RV5+mG8X#3eJt{^G)yjC7#NK-@@8RxywNO{{bI9k9e0i9iQEyv3 zMVDiq!D{Hw)z19-=#E72ondz!w~Sq#>-Q{Sm>DE{?FHP`sMjt~gaQnJ-i@jbyv?7B zk_`i=PXJG1!R;FaO=AllfC!+fe_}0+_UJQWt#>s=EP)2vxw2t!F1~nprL>WWk-KLi zFb;>d;Fp%3c!jWH$Iml%Cdcm{KoKhkY8hS`+w(2Ny3BeQT{HGcTYLQ*+MXLb4%25c zPhz4!E8PH2l@5no&@o8zg+N@joPEV8g&ldLCGFVVPCpP_Y) zpPMfKGIVd`*A_~@dx!nbdIATm0NbBi821z0LY1QHfc~RD3qFm?_UD7nVu43Mq4H7O zLP&8z*(||B9kDBp;y#o!rt6q%rawFzQuj~8x)+nfEPr?sl03l@=7N&?v$x;6{KxUq zGY-SnPjPmdV^nt`M|l>#X3shrc$@-WN1P_ywj0+(wp@AGOl`Sx+;DBVqHyzRO4SBc z&IPoJ-nPfgn5&U%Aa>G**rj-{d>3sVw3D!{xw4@KUv?%NlQUc7%QNIFu_D{Ml3>{N`fVly}=yvnME8Nq%qHkp01 z?Ue(L-eKM*=ODOn@ToBhW6q@Qzf(7XY95`%=o6~OhD0{hW|Vphit_#8=J2vcQ9Dc| zIlC|e)zL^UvN_lde;aeFQm-+p9qne#Ml8w@ymZb#K8Q&QbEXZ2^jUSbI#pm)Ne!58 zu$DYkOK2IwJk>aFqAX_w_KIs8bFRyOY^5l-OHmta@4;T9a$=}9k`F?dU1fo0ov<<{cp_3bBrpYM`u)Z!cS3DQffa)W`4b)PP23l zCvR<6b2n`Z=Y-ftq!dc$65fRHQiNRR#-0S(JS~|=X$9t*V|Oi)s5K(c>jg9iAjYsC zLP`ZhrImZx%J^rv5?lBmw!;0rL@Tq|%1pqczu`ny>bXwq>HWI;R3onaqft^rI4dNMtcX*H|p6hjl7bWX{>K)c={(U&;D= zNc~^AWj>uUZ?Eg09@~apQp$X~uIqM48HcWQ>U1shO7yt~GXE0QLgv{nnNMY-Tcyzy znUiUX^!Q@G2ZxlW>IR;}yf0bi5o}Zc?=lZ>!g!Sk^bh1-OE1}X7=)FJ|K4g2jrw>s zD83Y@X{>e=C!*d)FHyi3N6bjSmO`BgD6_MfuS!BRkPqI2|c~} zS?a*>5;`O~EWZ>3Ls@m`&fh&_57o3m6qh{>^s?%TE{LhDM-yi8uF##k8u{;j6Q}P& zW4%d*Pj?DO9zwnzT)^Jd?~saWvnZqDj*Qd&k=vPD>cv14TNG2H%y5A8?jV>h6oV|A zM{S+T^FvULL)BOcGB6L4d0Slj7yj_cq{luSeg@s6vlZvRx2aUVj+L^;93FA{Wv`kL z{Q<+KHI>4eFtxc3Kd~;~A?|0_#y3aVB@s-xSi0nKoZ;v*$c*ALCK;>7*`g`(Xk{Qj zfqg+L_NPM2$3ja2`z{B2zMB)Sz>?g-g~TphDUg##dfB>v_LfA1$#SoeH_Kc0e2VDF@rx}`Hhu>X^c{gi`!z8gD7w~b@`%H4e} z)ULLvy&ibhf86}NuiHytJSi9-*chFOVF1PnVRHz>rQ12w?a*%-?4%zFjfJu27;?Ol z{r;wzs;?AfS9CtzUsa7brG92M6X2vZZJFRaiNWA(?@XZ1KPKEX02$U>c*mEXjOlO6d>n(gsUU1q|(?&njj0f|m3g6-Qw0 zS#E61E25p+BF5W19d}!GFr*ZE@5w`8{GkM~GTn3!rd?t8W?+@wypPSdV_#5iPfdpD zubx0#aC>)Vbi=9+D=4;uSM6j~JbW|aceR|({wSs{XSK~Jw*n>3$o1%mHSR%cDgOV@HP1lv5VIQ`U1zDAUEVg>0hzvQ)2l6$KPn=&oZh zwN+Ma1saNK2;K{}y1=9micAc?53NHL2`NO8VpHADV!$%~J!VW%d7C133(LtP_U5g0Z`Gafl_HlehirrjH;C#FC{z;V^Vl(gAm2Y?om5*`! zXZg8FrKdrnX5dr1^ouNgM}v+V+jI;XoRvbwDgxhz#I>NBequ}68jmV09u~D}Om1}@ zx~LiW%x<+4Tjk=DUhQkzA583lOR$^p#N`c6v-MZ4D#czk5Yqs8w1V(IvQ2Dx8q(hu zNY;y-ZK_c+MGD{GaGV)fVbk->EYR~I56pp{i#0u&q^D&=dY0pL-T2$q4Qze~*`DP1 zpYjuvgngtmQ)@TVjmVg-B+Yo@~@Y#~neF?xc3Sfis; z0p?NVI`FxTg)QPuDz+ZO3KRIg1bl^p--uOEe4Bb6#%B#5z~}oV_P`@zdDsf9&CG2! z08=)3gTDGxtlx_Bse$=;G>UUEHQX$jucX&Us7Xkc~h3A($kSZmWim9F8m{DD_dYI!z=G43Nm<$cU@7EtGS zk3XHUR2AcqNkyA3MR~zi5N%@yd1R-&s15fOOo{o(DkQWlmzA%0IdK*O(&@^XzlRFr z?mFJLTTI8)QQtTHg_KOtzMZ$h)8TN1205e*WA1!Hzm@0)3s>TM~YN?<@w5Su$ z`ZR*xQOq2f8~e{Hlo;>J@K3uNW#w7}b9`NVFk*IQ=~jECL_xfUa1hLu<87>}uQQ72 zJK7G7~pq z>x|lRBzQC=*re7&AjBc8w6WD?;)IS~&tac6v?7`uHph1U()iALg)4UdEtQHBvU zKnD^{S;@sL0K=(26?Y!I$;?u8G@>-^1J9QOPm4kIIX1Sv1U)dYG9H2slr2H*a$e?) zC34 zK^WY}Cdl!1F1%K(T3=QWkEXBtOjjA}D%6!Cif@Zy)SR-t+8a9OD zTkwN*Je;naJIq)Ej-ZPxPjT(-a^K#+V0<=;(@Do>vi9YZwo=}lez`a}4zxtu*7g+N zj`Cz6HWKA)3*}@*ZJ|0{21gGj2m7Kuv!Xk6OddCbC?Y(pA4F_y2eM!wozThff&~L? ze9a~+_TT;_AhsG#QuKs!%2!U>KBN(+cHSug-{eRwMlj>THhjWdLJJ5xFMsbcjNL&ted&~%TK}gmm zuo|6WUxy|x{K(_U_|qxz4oZN4f}h4rFZj?Ot_1oiKSeKWlW|)P8er57C%5cFL}z@) zV?U%{!Wg6v#qP|G?&!F7&mL}y2O!*2)))MG+tolNi6qcIawD|O--vOUqMQFQRDSm$NznU#N4V@^MCQFJ8jD-ss;ZvNm`sq>=Gi!N@Fs zcrxTj6UGl~js~{G{-CP+V{>{7kjzepcDXIjf6sl$kE|_kVvNj+LX@}Vax3~_0L`4% z=15<3{m;)Bh2G5KHqqiXU5fL@^tO+zK=vv1KhF9QV8^LX_IEiAV-5KLRds5Hwnjh2 z^5|;V4`FXaKf4DB0(C#@{sH>gzE9-Ll6PWqUN-Z-)_LLNymOhi9C?ZJ@Vo~_ISHe< z4W>fJxaKTx_e75%fw=m_I(s$t7)SzY6b)>^#5De~NNiW^2;}M;QGzE*|8e=u`>8$c z*sNPosUFMGqdV}t;<9QzM#II|vU>J!^`q9Sg&Z9LR1U0AIj}-;VD9%da5iRW4!X8X zB~0`l8cGJ*tL-Hy#?V|l_ZFS|ZGgE_lW|C-dcpuKq&t3DX>@uRHv_by5w2Q~dhq)e zN+Pqk;Mj?q?MdAu#74LfwDnR1_fiD+5`wiSS`IXvs+KVa`&E4)4aYvqy~Y&@nm?!E zgXX@hx2K{x;4=oZzzL9+4>l1SiA@0I#*tGpk_Pgyv=s4}K@^g@avM$7xP%8TLw|J-tTj z$l3|rJIY=p+&^RyTf>~d7PHM_3P$Mk8d*|5Z63IdJ_8)MrCXvoxxEVhHL=F-D#~MD z#2O&-Q%_(Y*GL5fg4M$TjIUSr%Q?6j_k0DLf^uB^N4it(sve~K!jWbft+f3Aj)_@3 zUrl^{Hi>6ed{9YqFjvsZALi{As22y1uPBXcKreyfGpW2)Md$};>fA{Egd#p%;O)59Xmek* zO=VHRZ{@$hzFOi08P2cA?qJctMpoM0YjuO&BcLRQJo|c$OT5-7K!6@!4cFck?=qn{ zHT;j`Z2zRs2$lJa^6co>OaJSA>-_WY&yViivpKq+Q5p!HBwa;4muD~C>NRuz0Oy`l zemmupXc>;wCpPGtLqJJ3=&tQr&Ad%$-3dwzfji- z*y91}Ix|t1=Czz>8jU7h4hhQqQH~cZuY_mn(DBQ7Xh$Ankk`m*BxDan z2a{fzg`S1YvJG*pg*ew#=z8tMccP4J3}KD=5=SKlD_Sf((#;?uQ3e|2;YMAipV#OC z(_yLY5TV@%x~j96#<4uP^#zH+MH1OuOrqPqL3gjbNqy-$x>f9AvrM*eQ4Z!B-2SQW zmt(YyteP+iTpfaQpy2D@cpDvW1oX;+^MHfZHx<>fCOV6(hpFmYI0usa)o-I2zF}LE zbwT;N@+N;Yu%^DBSKvlq4YRx#ls_X`I0Aq+CeEOZgP`CkHq;oHi|N2&0?aWa_DAwA z$+Z_k81lUKi=RU7Q0=WNOsx-QnuT5w54qoN#!pXj9 zd};c7AT9@zp3M8Ki;%$i=ydlLyhkQghR<4vgi{VJ-s!!#e43pd4?B4aNfb%qZ3g|_ zZS_Qg(oSa{SKy{BnulCFbqQ8P+ERLQaRf`bs15Vu7R$)X%BLd(3u7cVQkHF*{EzBy zleY71Q8OabapXPq9{VdtR`gVVcqcNAY}1r%yL)+g&)B=n5j2L-M&TS)@a*2@cyS6| zJ14TLe33n;Xwwa@cX?73vB7AC4t8)(d^$Zx2|7yo6dPk(SHY-~M&XJ{^GU?u2$Cyr zy0EW3z6Elolb~ME*Z+xk$HwPitNbZw9Z!w?;gvKKhTSo06B~z^xwltbAh`a!b13rp ze6c)ZlYhaYV`6xcvWVT}U{4ig)#4GR_ol0oY-AMdEk}FVXm6Udm))p*IzmRqp{uEDC+{vYnD~Gp_iEZXC*047yCB{05fiY3Us6Tu_-PAH3=SWpN9J zD$5xbe9u4kLqm@BJveo=zNiK_Y1PmYWJR|>!~3pQ3{NQr@`(VA2KUvGfXk}a5ub^zln07|l4uqRVABl9l8Eqiz!7jO@PcJI?c;c?;plrNOB=lF-_LAv527#kk zOA~nHQY=p6?*a$qRH=^D@inft+ta6FIxs%l$XpupzRl^to^PV#w?y|uH^tAYGy`f=aQNih<5;MKZ!ncFc3w{a9Vzb} zup1QSB+im)AMecHk6f-~Z5D9i1N9nr?3yG;wnjI8m+=kVdoW9jy?`>9_b@tudGG-B zt{lmtlZBGSqjp_}-z#$Lu}JCfOk!e)Xr61&lZ38ZMVE?8Lrl(E;4anzIqdF?Wrbcv zoGQ(uEw!eC(Ac)pzC{MAaM71)>@*n+76kZc@2AyZAT>kCaWcHS^;Z`;o{1^21HFqsN-14EM;PlOMnZM#TS19=z!w zjXbVU@)*rl&*QQwoiGm9!r+|GC6{!3f9mFYWx8>)+)T(Wv_H8_TJDlda7{ukBk)MM z+;VQu?Vu-N#U>K~VQYcTkr^Ct|woSt-=)Z3RO^*BFMYFkv@NO!w%2vDMgK zIx4hTcbGFTmzW^dSiR6yGlSiE^+i|dtX)yx`=Ct*5RUWW2d{yeIYK=02_}1)+#^e@ zm_ZKwkJ*c5?RPu>#I7)lPeXA#4zUd|_ohv7vAuO=@;PS4V zQ8?1J5|>VKG+(Ox$-m&!L|p@n%t_x%=w4$EurWak`kcCF*=Mx!FIXvSKSo%0)%P2K zm*@h!{0nMS5Y#9F9>R?Eb+#`R+sj0Yc$>1NySeDWx3Btyi|&sPSkclSv-i(Sa$OK> zZc<$UWcwGWBV&{?AL<*SK?6#@7X3k8VA@(!ZotG5jYxBJW=;DfoKKb~{QVeRtA! z4<=rS$(u=clbiFi5pAa&hT~@DDG{bfOHcHx#2vq+r3q=7RKrR*Jwly{xDxirQ&{22e6fiF(a*I^< z8WzA>aG00%9{vtoy%ac<8ovXhNa84nx;gJH`Z)Hz4)L#CdeHA{SKOKF3F1UkPQi+x zoC67S9IB1|@HTc)U<@+xb^<4G;hAVLQa$!e?Dp6pQb8ZR7;_N1W+F+0C4}!7WyPPy zco2IGHHJF34z`91&~LD}UXvj0waD(%zmj9uG=cosoz2w0$ST*b#Qy zR$J-~CzUzMUiTL68sLsK2#&%ak}8 z#Eb@I@xJ6j0QtsjVr`K~iVCibc0&kzyp+4l_9 z?3S6t3RCs1#(3X>t-ppaEp6ee)&{2XGXv61lF0q6So)EW>N&I zZJ9e2fqdP>`w!umOR?InPdbRO0(;}Oe9*sH*AqMo+L#u^ZRk)uYHG}ZP9_!;qtt8rQACLe|%4U|wniW}uSo`SDxR0q+2WYMec z$@GI379vwD)CW_v6vDql$jME(S~BzC)2`U87dZ*sr54b==PN554jPk4p2r>|CuJQp|1=5nKiKkDjKURf*ZAp2?=Iq+V`LUK6hgn|jk(?&*Mwg}C^EYvM$_nR#xg$n zhK%HcgFJ{(4iDft7ehbeHF6n~&0YRlAoiS_5dafG{3JFqeFmpwC$@>rr|AwA15ut@Jkhb#<5h40R9FpwF2-;eY22&6MAQR zHKD!jM+efkc8jaEMf+=wBeYbDJ18P^KSf&!2-;83lCYOa+xdMDHMbFu3af5*25vpC zH2MqwGtts$eTkVtq|r}Zj*qfU?0=^;q7gN{{jpTxqT zJk&1&tI_4Q4@JMIH6t~2p%Gs8f>ykeOOFq+zm6DlKT}?`HL6%ZdWH@kv%u|$Czlwi zz~bxRweSrK>?L7asR=k1Ul1s7QlfZR0gy75`AnO@># z_$=O6RA~#S;_VaxUCrrls(_XN=m@AyjV+*5$vpQOCDT4hGD#w#j8aANGDHG9B9^hZ z!(SE2X~)x!6q-N$DKwcRk{STgisU6H!)HB##PEbnZhR|6CKqFvY#@^t0d!>I#q?eo zO{z@ppG%o^`fD;d@hiqM18QNd!TSs8}WTWB!Xecj9CUXHuE0c$u44*Xx3CINY z-hP?#4x8zN;2q4W?T{C@ghrE0Iu6^t@Yh^Cm)Tu$z5pJ=j7VYKeatF;vw^4~9GfX& zp%-z0*Nof<9(AUxw+!4Wy@i>^;*oz<3>A44gGNhsF^?n5j0i30lqZvf1XD*MWlg2Z z!Fz|LiuW&V-XnZ{fPU!?nC&1lBByby1n46C@$ZFjW*Upf{#C+H6v8!HGT}TZZ6;{A z83ML8V=k1i-MI@uo!j9(uonR3i^0y7)il#2Z}#HLw9j#*)b?GeJ@gPudZ?5cU$I|P zJW8xA+0D;6209>)KU@Ghr38imaaZjCNNb0FC&OnoLc-~rHQ3E)&=udAPo}A^N$)n` z@BKLhh4;(cbK7OxAZ(1E{FgYppT3wl{_s$2-X(E%5ddj9JKM?dS?!Rp{qWv-WWhBi zeTi)fM{h4IArpMj9AgrXE~I*yTxu~emDfF{j6&&L?p;5~P3%*R@s)px=QC)S#PNr3 zfL$f=d>H^~dG79H_^eJy*gR*Y^1SsIH_!7IlO-~{pK&-}G&}tuN8X!%l&{Q8H^x8w zmv|m^EO`cwKRgD;m&EgM0Mhc@*U9i%g|t~cA<4$vAxY0a?{f3JbkYBz=MFEiz>I^` z^JV{K$3^k+Gyf9L!;d1*!10Geu)`#tM{)m*pR-7vWL)ZG_^duOUv$VFn1GqMFFdFw zl`rg+&i0Hke)eA?s0`mU5*!@DfRQ8-v>AZ31g&&3eAYWiFctxthJYsiR?Jp6Jk%Wl zpNgB{HI1u&md-K97(e$f(KrI%7!n+u!APaCn?p+Cqa89c%Xcz-))5Yk3*VM;r@{RF z8odr^KY;W1Zk*ox@5vMf7GZvxm}ge+63s6%##jF(CTdWX;NY%TSZ0!-#{!U6&_kUJ zpVbcu$6x1R_LF4qnLFL~{_$HhkEHSFsOJf)*}uQuEhbcBj9>YeI6D_da|OpAe)Z=R z&Yl1uEoTuY!)J{}!tTetUrpibG=4B4G0y%9!KLt3^c+E}_siE)INXJ=W2`pDulY-S z-PM|W0S8waK(?3fLI7Kt16E~g0(-<7@mq}faMU^#)$KsM#JN!PjhVq{l6L!L1H8p^O?8wno+uI6TBa4jo^B66^?ik}~j zR`KI>6weRna<+Jw?}&#b%n1Kd&X2uH@er5dITU;*iHGl$rq%pbyi}?)eAX98sP)RY z`RVO=q~>kMMU)qXG2tmCrkfAN{pA#aSv7|=r7$`a$AktM5y^_QM**X1E{j!lAjx3# z4|q+RQRX|0vV3ggs&5~wZFN_#MBmQA0Wuoxswb7vZf=>{w_jB`;RpO_`}Q@q{lj0F zRW)Q_zkNIR5b4`eDAEH(jjEMIsOn8lA)nmC9r-Zdkq=9l5&oro-hGMkAui=}_VyI{ z+?cq!06} z*6_Ki1b@j~NshxD^Bv|`!i?}QnfvBNGDlo8HyBhV*?cbm(lU33li{ZeX; zM}{!Js*coF4I`D{Z3>1vn>Xe=ys?BC;a~E0>I>8xamm|E+*6RGw|fCd%iCxt!)J{^ zLU=PZZ=Ie+?c#@jd&S``*)?^YK{~dex*khz) zJ6cZRErb;n`WthiksFy`wS&)9Bk`BK{Rr1)^TvFKHj6m1+Y%=O@oyxAH(nS(hdK^ZBE?(L%lp$?_)*fa3oWPc_AOSlh+Z=%8VNGLYA>Iw z#^Nt|JJQ7)^Bvw;!i?}Qd3*3V@=JG(oF z(f{k+opmq4+|0=DXfCn4lUO|dw~-8v%#23HNf8g?gVCxAQU{)J$y`ET%y)QV2{XdK zD-Am$s2H-yxbM%n1LI=oUh>SBOUZPy<^0MPa;U()&y+4&-NZNfVwD-ek3nL=fSez{_|Anozh0P&Kjph%p-I7A^QUKBt zJlo0eS&t#1<0D-`v#G8T(;<=Tu|B|TDM#qb{j2nq2z?68A3iIUzT+G+l4piqCj%dI z{8s4W8s!?@Z)=`}jK$whdBN$o$v$cIgXEZMOZUV4ESn407)E;)E!F2)BFe^2 z0xz=q=4zlps~1jGQ0ox zCVC@bTB9ZV*JGK5`)kJHy%_nDP57<4#Qj$O$k}wi?z`k3L#}-+x@&%{dLV9s zOb4hq$pFk8B<3(lJof*}&Es*;f}!LY-SzjA$079x;ISAVvqk@u zGK+_y=kMD-5mRO24M%KC<-`Oqjn}|J4)P+k> z*cydM0BkQ!or83-Q=B^M5h23*8FjJI8+DAl~cs)rv3?` z^j#P=EAhaW4|#|7j{5FdM(b!5Gu0H~B7`bg!j!-4_}gaiO`L^%{2GtyaLSd`llySW z?5$80qe|B6+ex2#z6-SepPD#gQ%WJ9l?4#Fdq%TA>M3xSjfx5Epn+usu4fqO|I+ml zkV{e_w2%r?8c(*7GwJ)?mE()#si1UtmvZTpjMp<2ln$?)v#Mmgt5QMf@J4Z3oQyX# z6_gHdF8X^4-s7pDba=C%>=e9dsi1Utm(vp^)7hJ#bUSPpI2k^xTPk9@+83l2@>x$i zl_(5u$Fui8>ty(>hf@*L)joA^1KMv-1*OAVw7UV`3#p)VcqQCbO_o)+R8Ts+&r^x= zSt|%iC*ze)1~v^-5!2PqS9(*Z8bMIH+M8huNoV-1Kd{A-gqW`O6LzH(@>$ubpmcaf zY9Z`jrGnDo)qL5Yz1LDf>F_RVD1~0BpmcaL5-02Q(SxzQ5ty4K3D0K@Oa-ND@BD_I z^`EJrba)duPfVus27o%Qwd&!H@Z*8^#7{OlJ$}AJ;0r&uVX(tbZwzMmc^Q#D{M-en zjUPYUG=8?IpT`yYQ0({s_%sFy{7i(0#Lu!V_*rG~PH~Qx_ALmN80T;h_Y?fY21jwe z8CM#}m~`QTcrRjwyz5hlN3KJAf9aKcx!dD30OOljypls$8z$vKgxO5CV6vLIlbQUp z3dz@yOnjYVJ0VXJl3kB65@o(1#3Y2%6hc-4B41)9u(JlfLEzO)060vg}MoYKy{h18Cj!CjwbLVT~as!`jrG8s(}l2$vy=B{)b|V0VOtc4uM-W z(4!kV9zY%bK?Ei5Dac4dM$6?}(3HwdjlTB*pw9+6XB)t_-*4FR9^i}M)uPL-e+nHu z)A!jd)O5Ba&B#h!#e7zAt)^hM2F@g~L;(XcN$4~}{-q&n2pLC6dyUvZlm2f4kI=>D zvREl0jdigdy8c1}cl@qou|We*Bk)TNtkb~O1g_A)Y7NXF@HGKyLy_+>#dlCPUQNoz z`%!4B#=K4gYY7zTEw|)7mF3pWnzn~^<~FTc;!I}?XL?xi;f?LEXFZj5Bbot-`YNDDmSqv;tq2+i;BaGD*c;g4DL zW4DL#>%V&j&ZE;?a0?u=8~-Pxn1O{x>7r;AqsxeU;4F7hRy0s;1ZtuZIX5IHT3Ul6 z-FXYaCmiB1l(mm^Kimei2Nvn@wJFuC3LdFTGHI854kd@<4vA_W>fXxJs;+r+=uTg$ zKYSie4H*5qGH~}iDCVb1Bn&LnFpdf$)XhZ_`8Fk%EUP%Mvl|<>h^JkLV#ebPDC3o7 z6vjI^njI1oEh8iLipx#jKiIa7msnQg4Jq8A!jn;tOZ%x827SsbklDm2tBGEbg}YcH zpF=m+cld*EK9~5zhNx<+KT^u(;g#1Sq9Z42am)>5fAmp(eLvA|N$@cLz5MF5S@LV> zw+#P1h{&q5x9TR}XHl|5eYC-A%E@!YB*Z~BKTVF2tmGB1DVoF`NE?$i$@`GfY4Sl~ zWwpH#A)2%UVaf_@O%_VYb*dz_*$rmVP~(x4Xf4SrPg~-gdmiFs`^5L)-G?o(ddO`o zzGI8r(B9jFqp`x1Q~d86kegoZjYBcY@+w4>tal+;75_#`Iz#wpbTC;r>2l|?96wT1 z`F05m%lZP3Si2U>yXEX+*2U@_t+QG1E#$KHc1Re|5|q19lpDk`h2kvX6tdtgN_h;o zINzxH<~V4~{<;ZX=zzVaxj*AS8t98JWiv~sbD1eVMEA_6Gil0I1Q~Kl+P3>>X|+*W zqjZe#%%j65EL8%PH{)!II#*58>O2j;#?Z`MF0IH=ty_t-WE7@~AoWJa!M4%{T}8bl z!dBLrXyruR$}bZ9kugoTaY%1BQ`NM^1K8=~50`LLMyqS}Y=|2uOi>uaebhX{iIVv{mi>r*uDp)T<>2+e%zo>7-lv0ZR?5 zP`8pTt+aEs^5J=+5rT}W_RRR(8tH;FChEnYRE;dfvOkSRUSu?2{~9rzY@am&31z!| z?xjvVE*|dhCHf%9h;X`lu##GegCnM3P#?=DLsG5L4sG}QX>29i)k^0JMIQvIy|sgF zMl?!w$M@cKW zE?(vg6p0a}KACv1t+bL>+Gt+xV=G&JQM}AEF#r$JiRY0pBQmYmj76@IF^eFz|9-Gd zR^XI~+RLZ-+Oo-8bt~Pa6|al2K^I6X1gQ<$gKedsjK4n3*uuNfN^{-Hms81$tl=~- zzknC)dJ$w)ZO7lg-)W{ur;$38!*^C79C55U8}oot_V z84}9Q+6fN}T|C@BR_u%*qiPW|{x%Q)#>pJ}EUxGw;j%tQa5Rk`mH~VK9-elxv8RuO z;^CTmsE4^O9!{DlwnUIoHSd4o;a(i8G~|GF>RjdU^gPI!?)~@ouMsj%*wR`g6c01+ zCJ(b+JS@9QY>6O4onHUjdbkJ2y6j`_qKAYnT>=8q=;2(4$aMYvXeS$Yu_k!f7$FZc zT|B%#MQn*6#Mqhfw|N+fU1j^7gk)PX5sOd5!)SmHU`vCXY@c-j5=sxb!o$NZ9;Qqa zTO!D)n(;sJFi6hENgb+BYianytG1`*f&0q`;Nbx$8{;1miiZJV>Y>ubL(6-`mIyMc zrvFboyeYOMb)@*E#_4(Z5t}0i;Nc@D8{;1miigS&d6?|tVc>&eO9UBe6aR19(nCDB zCZ_~+pHBFt?jRtIEuHERnXW%Hcd{}5VTVZZu=+0YP~qZX)FWa`1Q}IfX8dg)?h#v( zI#O(DJP1g`!*GBPpod;gHrD?M9=yWCSQihY9~E07$fz3kKk+b;=hWmNYU&vG7B`HXw=^z1Au1v#b9{C%EwP#t)uH>F>n z4uaC?qP0VGx<0Xoha}W6=(DyVp>(luA~|^2*2R_2uv3>ljCYw2cKx*z2Q~4gG?#c? zZpY$_r!gp-E2QR1yXJp9ONo?XGh+I|);s_Qeaygg*1UNvYVM?K&XSrZ+cm%Ng4oYw zqjc)um$e7Ctl^{WsrIuJM_JOy`bC~_+5eovaIz8qKtjp7&jiZ4!lpa=qDZ6yUkE=~ zi8K?5gej4a#y}#+qi)K2=Xlf{8Ot@Wp85J-p-`#_LXXDZgKdHz3s=`vu$2*PWf3;s z*~(ODWu&W>FJ7m)R1svz4IKyD%4^s;Q+Il>l}xrWP`7dtTM5jy898$vn+VJ`O6UE3 z?aJ4!c@iyortZUl z*WQz`4ntyix_t|OgjtDlja51Ek_Vtr4xGCS`K&63=ycv;7F)5s!*nKO$1$aiVHjPw zA;mRjAhnRsIx7`qx8%kv{x+p@pVfh&{r9GBPWJy<_BMCV8}1}*N~nLEgDc%LPJRdV z|K$0tKT-<$tmjfec1v!aXL2le3luN@IK#V*;ifImJ%efGB+`|=%*pmyeVs(QveTVx zpLLIuNLThlC);N&brR{ycKAJ^LZ5X46K-~G47W^zT*JEy`78zll0fP3hA_6AjCZ~h zZniPpvV6}meS9UwNu(=ly7v+)m~b~`W4QUKNHrXvbyF%R9bTBRGI!-Z>sBXxW@EVd zxY{8dXRw?^y0Yute7t`!d<@|lGMS$9Q$co1ZvJ~PY?+MLF%^^!uLT)M#``VRHKfCf z%K=7GknmR3G8@CK-@Es^cv9y( zU2NJIZrSsr&MCBAnhHvXH=v>Ibw9A}t#e5CS+!2WuHDVYe-V98=;j+H+~Tt_+BAYXI+~LN{2U&@uy_G5vibbcoQ1x=7v;II=nAanekb2_l=u`ba;8GhUT+cq=M4n z<)<2&&*G&G2N){{JF4+n7aj~xwTuV~Zx{C=nx{cx1Zy&}* z+=YBrffFjRG2CtJ=23ThK4KwZ-wNE_DE68q_0j(LRD=Isp4B%4-`mGkZaV?z2zPw7 z|I?d~4wVm#W?{Z+AFMN;z>&%~c+9L5C$^Z4mfy&Oi8Xw@9*;b#vY@{@s&f5n>U8HK zX7)uUKVG0NVkD#sAvJ{L=(hNgY%36WBOJn|rz)J+kPY%XE!QsFnNm@O1(Hr@TMrN|;Ng7E02{Z^iQ~@zN z2IO`^>RCOS`CT`24T0M3^{8oEXU z_gxR*Bwccd27XVV$Ow2Xy76Oi!^W%f5Fl71fH&eH5zz7fw>wedmAV@ zp1@2ET&GK3N1%Ly6RmI2!2Se&j+q~&v{3{9MW8y>sb0=z>!%R-sxIl%bmkEFs0Ic# zuzm!95e*!tf!hcisel1l_H7{K3JsacCRPyAM?++>JdcobHAEKXPZ82iL!Kd4B_XXf zWDX${2+2|q6$1ir1cCqkU2z)LoDLw6$GOP>Agvgd>iI!k2A|NLF5G8NPFhO54EWsW4N0Nt;We8;r8w z`GJ_q(6a3Krv24hds&)#FW`rv)7G2Y?;z{FB~h>3*RQ`*R*4T+g5(k4dWf6?!#Ak# z*@nZ7OhCWo=VvxKUl^IT-tJ*ldbQ`&2hXs^67zR~%>+5Uv|)TK>vE>Pc1&2L}SHkrJE z-)7=>h?73ob%JpPKZKhEJJb1I)7i5#(todMrM*UvFG;tKFJF|%$7sOI*5l7-$Z^Ue zUXmfDr;mN`w`(yJYzCd$Mi@pAPi}wPsqyNTa*w_Kh5|l}g75y|Q?e*`8Nx}mnZni~ z_>vJnJ1QTSki)z9EJATMZ;LL@fjAZDHZQ&i?KdvZ2EXV7>I)f^U>;P3->e5zCwQ5i zVAx>wX>J_0bmzUnydKDN%Qh<70j&8+Yp>q4~cqiLbz{`g*)03%+n@ z9G|jvKAby#s=AX^nELTKM00JXuDnGt^*Mfx@z~^b4kYtxgz#6|lsbYHsMW%1LGTtdSz8H08<{*k$5#D%0fqBh8!!aO4;Dz|BJQ^FW}fKCkik zu*Agrems)22T4Bc`Tl3=ggKdye--~tVcsE_GWot5#W}B!|2O`X$}E#inXmU`=JU+N z|1ZK1if@+hNZ{jQmrtiT&9D+2E!xsu7+z-slgM*XbgkI`cGGPq*14Q1SYmvQ(U zCZ{)Mx>nxJlEN?${;F$0GQ01hWA4$vCD7*zI#&tiV*W)X8GDVx=MkJuM@c*uKU|7G z1Gu!a(A^GO+kONH7Z!4I`NYaR^3)Dbvs)3?o-q8YjdVynbxJ&SPCRu@JQeCE)9isK zey{hJV<;-t*)E55_Qn$jwOY9_gWt?E=QCGb(J2B3^@I9>+4(tuo1Okquxa#F!z-s` z7I!_-ANiP$X6GqiMAl9?e@Z4G;jMsN5bWw-vN9Cw(Dk2V&hjtdH;O7?0ikV!mTt~! z`u^n7tsIU~&|~)9D&LxeMNbK~^n{i-f}bqdG-f7dq_rN>qfS)w_+dv3NJbSoE?DEg z=Ov&|hKZ?Vvijaf;zhxJ*;v;GHkx?X0*+RHtN4<({I1JJykfD07g`kj?2qg~m9=ua z%YhX@VX1@Fz%JP2k9;SHwr(8xUfLFtI$ZQzw99BAdY&rwG)rtn6l)YBOKfCnV=8)< zSfRRPhFM~T3d?1M2?NLVanum>axaz!5Y(g^_6`oL>boByYtWS94F8ffq5=OsTy`ie z45=%@d@*Eoh;M?NL)JO*&-lCT9P4V732p0OU5?+$fpq%WHmW5wgExs#!Yad`$`ygF zCngkGx>e@*P~=h+EM`ewk8k}0CDF!YTwP+8ekXg$=odypRnNDisy3Kq8$?y=Q_;`0 zp{h2xR2AkcPdZrQkGu!vCk0H-VJq@2Vev^thaq5c0%=rt#L&k>P?Xt)s9N-|m&EuC z9ev20A|Ku&WmjZs;DQ$7Kl{xT|M@+fBfRR^K`s72RPO8NsVUxvPkPa+n26A4^h=n? z;mM8)etH4^e_h2x@EImKEgt*0JA^5Z@&PV8;&fS(0C)dR0e&lkAqI|&Lm|L#0JBRc z$EPx&Su^mBUHTJrH|qzKjz_H*A$58_NYV~Pd8T3{c{BwWHvr`KeBC8K1JG(uy(Pwl zLe6O~I5%ldOGhBziVRKgmE+z-ScB_r$IhD*Z#(|k9<2Ao{12};HbW_S?eRNwmWl}l zc+U~ns(4oPEXcsuLh-M*Sll(s#}4cEC?Nj3U&CL{SM=`l?wQ=$#+(M%LgWXbCSBk z$@W=qAt8J`Q^wZnkhDo3jb$%hjuTK-3>6sq0!4mvgrt9Ul0!Q49nx9CdC~kxAzk8V zqF3T}|9{+l33!x6^7kYeVSvF25)oX~s8J440a1y720}tqP;OAcV|7_{(N)L*$`y7J z$?!UwUBUIj^}rQxc2^)ON;piSqJp9zs6<7aVQ`6n7!Jwz`&IXQ%;XKA|L^}i-}CWk zrr$oRtE#K3tE;=wkPGOYZP-i;F+0niiI20L3?DBfK)(jsqhrtkS5D3&ZFz{Tzt8JJ&BnTH?y5!54V&3u>tsi%qQGk3AZ|{uR%Zg zRq?O86HKTU9>+A2%+qzwk#q|?Aj=uu2MhH)hV9aaR}p=LK9t$X{#Xbfx(^esBktFk zxNj%UA$jX~A>3~j0__C%T#ONK7Tm|X!~L^;?9Yv5HrdJk*!%d0a|8Z& zb~1c?@uB#=?iw~%>wx_{yiW%)BT@6~(5885CT}WW`)4{}XSxkLbHMD+IKY1UFv2c- z4Hn|(;~=67>@yL41ctf6PR6?h_)xI-ChU3TRE;>Vn0)j3o8s}K&d3YWe*Kv3%Xchz zM4shszWEG0;V$5>;0Af)WA;fq*&lllADVBbk0$&TCfr}XC6k^yE&LndzE$AHJpcl? zp7a96r@F)4)CSCrWukRfxBRg!_|R~#8AZ4k6YrSVExg|(jH5lRek1&!pGLgH(MsUg zqdri4JsK~krjsynmkh80bc4U6o$QbO4j&qRufT8l|IPkD_(l2u{YJRgpF+6d{wHwD zUk;Uj!n4E$?gtt=oUoiZHQi|^`(robL&H6AB=KHm^2^sB3%`^ZBj){P`PfbPWnMDB z{1+Y(E^u$8qeSC;UT!D*V=v-E!#!^V;kJB4f7mN?>chr}$A2^2t$11*PNPYDa*;dS zr`dqH@rlPy_Q&>Mk6y$5#c;y?q>1kzeiA-WKDobVoe-BKipU zF0hmRv0gUZS%f>mn{)fmWEF{mk2lrQW0_Fhbb)m^EvXzrlX>Qiy{>(D2GK|8L$RIg zk4?dc#{G@Mi2EWF_m3P9o+&a$6dx1lZVQ4x$Q2mH$vl(l4tKnvLyL2auCu@(5x za4#B4+&}D?PoF+0y01jZE0pF#B?~d+DJ0$jFPpl6yi#eY?aUET_jY1FJ!K&0Q`rTz z1WX=Uc43_JZ0Ot=K42%qwu}!opYDV!KqTS3&*6H}W1eJp<}Z?|P&QmkUed7t0Gyhz zGu_q&m?I+js0-Y5C1F=(W$2*aVYrF7z&^2|_lOhm!|Y^#EFT{V_O1fE>>OzQ_i$P& z^%#kozgS?WfhJt?nua~!0Xx%e*qH;5a4-(AKYImXS7iwaY4*X7uCOmf^bwf-?{+fY zZN!Iyy%2V$#Pe?VG)?7tX|dqF9BrB>)|Tt`TVoiScxSo|J9FSo4aNcX*yV&>w!ST% zY2^<4f!ZU&zQs=V$3Db|g1!7|Hdp81_vS4Gc8QYr7S(C?aETY0h`Wbi2sL5%u%N~7 z%n^}%g#BEBoeNVnWLb6u8g}8COKsrX`293H*&jQ>g8k4{Sa078hc7OmcHu)`@~#;u zm>~=_l>p2y0z%EBEyV~En8PR89bvlN5$1@L@Gm=ZO96=>J5?4D?nARK9SPF?tnnFk zq@9d2-uRF;YYzdvh;VAqD^C_0NYwmNfMLi@>$pi3VS?Vy0Xoxd(3t~X8H@wy&krEz z#R)W654TPi(BDAx5kP;;PWH#{$A{vdsn`WfJQvoleJalclnUC*0Ec<9YaYUcy+~es zQDzRN+pseS9=u{4VE-YXu-}&eJKwEwf&DPO9vesdRy)}r`xqYz_T_LKN<5eM#HqqE zWdi%dfWuJFZ7$Si)HAV=>mH{8#p)KKhsY3 z$J$u1djxjbg3vsZdZzGO=3SKI($j@z#6p*3!q1O9J}1MI;(;+?xF z_PAZJ(-n4}aXbRv|7a)Uj59tI-uqw4<}%rUhW$}&qC?h8l)P%CE?E!DBT$6>QU~lE z6JYNmu=6irf4x6p=VpNo``2(?cftF64L#a9JD5uRi*_>JEyjm}z4QvgUe4w;?3=p? zzf08o3e;epuwH{OVLw40f>AufbQ|x?5mApv0QO&U3Hx$ZZSl-m?yw(k1LwvwyLMP) z@yEWwhk||W?Kj-8Bmo2)+gqz~y1-npc!@V!LI8+YoCm#{n}$My|*&_&_D zEqi70eS3Uiw~}#yeMUdxKO=#6o{hP}em|m*!1sT)lW}i9J{0~37O=Ut4%lD0NO(u0 z~cmdACN1Qk-rmh2rcK!Gj3ZQo4RE2-Z`)|toAe{z)jfyv3kmgaT~9qJN0+4v8ML;o={B5J zbYc5ph&}@PdB#yE`(qvOq1Pqp(uctg-f7cc@GnvF=#+VZ+8FeQyaSIa3;(0pM~m;7 z12=y$4)`y*jJz{Efp=cs?h5=vh&}@FQ|x4a>^6KT-Wi_9=0-bUZ&D!mXOuC23=@7U z{%ZvPQbiK}ci=Rd3;sXhA+^R;h1cw4f9yGYX#AJ;XCJD8vSf4R{hdVqFeyBL9eCQj z>0|@Kq{9t3nrw~(rrUI2jz|grk`BN0AsyDT9$Wsqcj9;(N;lcLYn#0ohJ%;~@6BI68cz_2h8t0)q z?PS>h@S%BVAbj&3=iZ+kOvcgY-YLd@!zSrn1f9p;S>D_v#XDc$xWc^=(MN#0+)jr5 z4<8!td3{N0k7N9%juO6+sQErppv24M5*nu-1z3;*H+*BvH#*j@%*M7Hs^D|-o1m!O^KSHF0lIr_6!aCBAnwjVQ0Dx zJ9FS{2jc+ypi2n5Dr>?XM8hr&bG;3m8|;_a$v8!8!QNhA@9Kd4@JPYCM9IUU>V84> zvL^Aq3jAQg-ZKIA-U2)S6867l6ZRg`ZxeRDTjK)z(}+F-(}e6~-0^@9h4&jTBdT&7 zuzz-~$VrKk*Dcl6r0QWv!k*!Py&wVhfdV`K682Af688QHu>Z2v7543jJ_77jcCtVA z20j$*3oj+?J?qh&mXm+GQFun8uJDq-C5q*R%+-E2IW3%v~W#xF#Ht}NN-``H& zk-LVC`4j#peGuPHxtmz`K~H$FWPRbs)4Wg?tYlB3+ptxB%kAA2=9%B|cB$w=_W{+=A= zRxY)s0i3(G;^a$3Y+IfD{0NgbzWC-Ce&RdjX9A2__*#z*Q2guwui~c{_ys@nVEDmL zOnr67&Ii7DO*DS)gfSF9Be466pC_=Dgr7fR$&4SqMuwkvR70178Su42HIxog;cEu$ zGWe-i1(vDEo)}JuJPTOD&t~;AVUv7ie(rSh%$H-xBjp(Ka~mN$^)Y1F8+LAQ;fXzn zI4%{9=>pF87d4)vAu2MguYoi}>gd~&cbZKNi zZqbEWF!Dql`2~Mb{l0S%>CutfbmZ5JjAI&>;yQ9IBR|uTg}TmVj9jTB$LPqX8Tpcm zR7cCp7$awp0im1-p2-;5OG1pCBc8yR$-1g6UDYT?-lQWJYDoGqa-gnXP8@e-jGRG6 zZTGQXr!uCaF4$hz){K#@b>s$J+ukmSJbXxXRx~CQ-^$3Cip-OPHyB##T`LK?ht|RYeBwZSb=R-R37DnEoBa3z9)r`DGM-J58xrCAZ zb>teI^DIW5kH|z{?YUk#!*ggW&hT84s?YGq(}nM@PB^RjX3aJn?`R^v`Dw&t|Fi4s ziz|W|q1C?G2SWF){58)Ws~f4h zMh3479k^)nsYV(^mG?$eh0{>=gZ-k?%dzOy&QBR!z)S;E%dYj=Ru=Eo-|G?Co@FoqU^cM#Y0!v5uQwFzHu;RNir+tc? zZBl2SE~k(CxE9*S-Rw)AABV9`7yH2;NJ&(iaUBnNNWJyM+$ zBaH!m6qfgY#%_m4{MZdV5mtQ)1aOs479tSo`|DeHx>dXmGS`Q)Sk^tA_E`58I! z4xaN}^yx59B=2Vv@^Ne)u_B`gqpt1{`q3Su^rhDVo%D%+w90*bPqd;cS_p8omDRa6&^>x!9xQ>41cG z$X7uC$1VDo?r+8;^S;oUOtLE9hWEinE$4~Z0p_WWwy;3f`4An>+Z*kU!xKi{-f$(6 z@G?$rGW+MZb25zYbn>_Z;l~fi@OZT8?t{+FW3&Qz08ZmV!$4t+haFbAd%fg_eg{CF-Qzfe! z%V;#%CRE=%Ft4ICH$7ZuHiYrpEip!X4i=q^PFIEM>Vwbi%lBsnN7*$8A0-&Uc`IPU z!)tTn95@V=Oaq)Ya2FVD0!vf-h1-Pcniqa#KKwccb;pJxBiECH(b*P8<9{dFIwJ?$ zu4dafLd{B(GRnOqmK-E6DyAp0c(%6Jab)a5KPmWaJ2F=AG@jJCbMNfKJhm1*lQ~Pq zr+73QsrRPuRggp z7o|(_&m%3>Xl;kK*txtvsk7!Gv*1q=oNvo*Pn()jM2ig;s@YSJwENLEfvmT`hw;?-;e6|`_x7+Pc3g}KhiX?qsWt;&37ej~#CuF4U?s^&(_hsZ+S zPs33FP~C^KULr{GBPVH3I;k0o5>Ch5+2&A7E<$RK@9T+H?mw)~4Tp9@s^c~j0~eB< z5FX*jr6}*lYTL-24oD~n)ul}Kl^1Ew~gKz}BjgIxKOC$EON8Uzd1TdC4I};tcU=#ajZ!9n)~oZs{K5#Qw+-x+En~ z3`Z*ghlr-&S)0+!GXQe%qo*WGPh@GSvy6f|z%0)r3lRTuIgbp7^J?OKfj4%^tfN#i z1WFz!C{{JNVp?*U)%;#nbI$-Cuq)VW4Bi`=n9}Pm@06y-<+yrg=I`WO^oW}9d@uWv z0Ux^B7GRMYbT@^w!s)?|=(<`jIF*4&1;DR*Bk+c+8l6 zG>`9^m0ERtpt9h=E`SPE;3ykkA=dQt@6N+LQd=}uA|yJ2vPSkHX_nU0%|DEr24^a z@^(yBI`NEOOl&JOYzsLayV=};fZ@I z`*+3B-V237CIgM=eLMsP{$O4gmZIdFaGX*WGH-?mKo5YGdabyp42If77JyuJ=nieb zu}WSkl~&}FlIbER`|T5%UJa=m-M!~qvWwg+)#+M}Ttb1vIMU)DJ*s0^>@P!(LI0 z`^l?HDwzwZ2OTxvpj*8~L&Q#+t>)@9IHw4-Pdm~&xI)y{f@qp6L@Qrb5cLH_4g0eh zVpH{JtZV6zE}e$b(e51btBEjE*e-T}SK5u2J>kqVDl+MkxF|O}c|CHnmUDC`%N@1! zLs~;HFR;M;jPsIndJwdK@sjG~7@$9DV7x0Z;T9}d+~#QD>#hpSyN?RyGUOzfa1@nV z4mfIg3~3F)ybpCMY+mgO=7k!}CBSNQ8x2y8V)GIW<~~$(WNfBuFwfIqrpIh{+Izkm zn7sZ&fmxkA*$OuAe^Fuccz{U+bk#NIIBI^>wPwSr8PCDE(5Z*6`86OS`Ym*1g#fry z3Wo1;G?0x3$WHB!ihuxeHb$pC=eZ$Z8-P;?XzB`PC#1dqbV>gc2(8mMxTS~f^w-?d)0Hm3`scZ&|J_b6bW1-K!&bLH+%276h&sK8 zTRQh|kuH){@jTRr-A2ERP<0A55-O6_Cp__#Vfr^-x>L9+_ue_^-^%nWtdZy%xI+GUv$Lf@>+b z+6(8c?N%@5xllz;IB$cIw-!tF?0)S7#oNH9cv#x#ZZzQp^b|hXf2x|$A-W8wSHuWh zUD>u*zxIWK~_tR$9%^48%(7#!gzT){_C1ghN|axKtin42nL=mmf! zH(;&|<*oI`dNR-_{j`x-tCTEcFKi8V);g_NlE13ohhb$!NqsQWyz34NZ^ygN!Ca~% z2d?pX%1Z!Ts6HilTzN4<0ND?#tbqL@zAXd-_FA?-Bp+?@|SY!Et<6n_)qp>2rnWZJo_nsk(VBz?(uMh5IVBhQ6@jcG$uyQc7^ z$n_NjztENefBa)*_f11iA}0;qw(Pzc+6;RyAhK4fzuc{CNL(9Z*-n1qJu1f=KDB^1 z`ucDoDP@(p|F{OY0&be_z?$>HCiXhIvGN0tP=44klrK0!`PK>LP2gML<`#te^*=(% z&yNG-wtkEiwlUZXzsWXmb1|<@%^7T6aoQLH{)TEyJ-QM6WgP*EVT8gepA0{*f^Dqf zb{hW1>DK-TrMGyU?Yh&w?Geg9W|dd`D|Z8t;Xn_pF@%+y!2T!~g<`d>E($dbc*Hw6 ztqP+HxpSzQ;YU_LTDFl7apzr|aJn(l8y@U6M*70I*YzsiM%z48;SW{%!&Q40Qr}l~ z0r$B7EvYKqj-(kQ(ov7qir{?INUmGhRE9B#?2G0kTe!eCdq0gRQ%*pGP0=7*(+dnz zq%R@HU{A*&z*sngV_{C3iPKRd75v$?g{L>thsa>*!$zwQSX~HADA|Yho5`*FppBGv z6+f>#?jS;9TP>&KmRg6Ha>E$w4;}PQIRj$j`#KbHOjkH z#D5~(wk*Sx+uEKB?#)zbAMiFyt#Mnx2Yqvz+Ye ziF+4gzmS`q;4c|t+^|BkeGa4ADS^^~ss3L5d=tGn;eI{^`-_R~jV5j+@Kcqip!smHjqsPrXXY>Th}k;_VxqJ6S~J7q+K-zhArGh01S!7!k+L3&axx zIsZkAw)kaG!~mKxCNvaPa{%G&H7sxLA>x>k3~SlkBWm@xm&GGiwX0CAv$FWV)K=m} zsF1qG{X=}7_)hSR;I_9Dz)KZ?L?l5-7XbN%Obr0sj?~#}SYEIIysyaYI@nxVnS00S z0MyTTC%~*OvcPPnRWiU&DS%55Pk_H1On{y9P-GCVBge)x_*Jfp2VBsy4ZQRU!d7DHtDVen|W^_-I#$4a<8d_!#qfcEUD43zkavR^OPUUTqE5W+BQ6Y z1L7lNYmAeG^>`)UI>giu%^3nqvR^5(qVg4EoEVY_Wwl<)C8&))Q=K$*zf+yM-!~2o zG=C*@zx8B(G-Ph=&FHPR_DJTHKVoeLJO{5<`*~{2v46M zxlWPZrWrXLm&8JE+_A{wQj^h~>I-en8D`&yK#!T8m7zP^9~Z?E6SmH7022W7e}sd6 z6)rfq8)q`)T?@6^cmtMuqT`OMe3n1O?48F*=k-$@bOzQMrSs7LH9B9v!ljS%adv}S zxa`>HyA+)xgA|=@=GJ!7VVrf~_mCR7)(Z=X2irN}t$SXWy~>NwziPr8_q=c&R2u3n z;1QJ>igV^NBBQ;LiFVn@ z!z>l~w=Rp??6T&#lo|$Mu%wp`_j$wbuZ*XKzHW+3ojjgTzVXd#%d(iP%=SV%d8a=n z(91b9H!pcNQ2ZdpSu5PeAKu()6&TVV8Q#Q;U!T!t9jGWj`9#2S=b-N z91-4>)2ALQmswYbSFPNEZR>e$*i?8WTL0ug=$n+nt&!0wvkyw12g944c|JGu1d3_G z%~iQ(ZjO!TnA97j6p`jK=5cU6RJX01F4yiCUlrmUnk+hzDzuSn$Jecl0+Ql1fn+^f zsaup1Y}s%20g^Ac75%<8yb*I)TF=?_jGA&yq+d#Q)#TreD+{k&8AIXMTG-t<9NL}| zJU_g$(|QyEbqZU1akcZFg+>|_tcd>|LCngO_sAyci&KO+WjWbZQ~ncwuWSYDSGB(t ze_HU5eBhJ7(*CKiR8tp*z^(?!5?P$eh6UzOjq-nDAB8`R=Gnf&=G`jHxdjXsxyLL0 zhQ0lJ#a)p%Si$QxfNIY_p^@0UBB*+Ul!!MiyCQU;zOXxX?!vCvD%@(cCfU7;?CT=l zCY*Ayuapq2;?M_D0cdSjmeYqFF6?5mLu(t4iXBu1epT=KlxlEgQk|kxq0V>ZF&fOF z2+N+Ycpm{3G*!?!GE@r$DV+)P8#rSOZT$Vd(>8wSZ&?5fYny}cm&(m#v8QmBJ(4RM z$`2tZYwE1)-i^J5MNnjzpAs1EM$?c)cO!a8?TtQ#G=8D@xXUr^M%mxcPIGPkH*l-9 zHoxgM%fDmx&b6Qc0MHNmTn}A^H^$LcfuN{Vf%_xK(`{coy=a;bR+Cf=*!=8Z#>~6< z7(wq#IV1AYRFt`{qd5L;WE3ytLexU3@nH-|v>_Xr`W8u~Z9*4@=uZq--S8Q(f!cZI z@k><|Mvx89niH9p8Cfz0eInSXSte!7gmX|K1-0BszZoradK}6cCix=^c*01*;FCNM zts_xju<60_JPRQ5bZJtM&_;q{cWS|)e)a(L#+*9W+qJZ005NN0pk)Vqt_m!bcwBE? z{4sShLB~r($NT`h^O8abVMnivnXnesk78J&q{ViEI!V1>f>J{W!Ps=xx>^(ME)DnX z1L$kU9`Nn+@E(oNq4ME1%ACi7iYI zOIh<~{c&abPGq80xTA&u#Xm6}7T)A8bEi+L^1h(cM9G$!XGelxa8BaPO8s#^H8HeW zw7iAq%91U!zJ->S=ma2}9qZe$M=S`6NWp_Fh_;p?1y>zA%CO5%Nq&N)O|#PhzX1($ zuThvby<{I8Kmb9}O!_kXgc|4Oo4yPzeZk+L)u8VGJjj0VHh1l1P{LA5XV!+?K=BSr zQqyePnd!FKHt@h&q(<_-BP6W3B|KJQ<%nZfz_rqqD7pgPk&Z@Blx-3(KZut#C&Cef z9|V1|Y;f)?98bUtvuvQv()avT0e%1-h+T$e#9z@1-%+Cpu`PT4T%5Lzzk|6N^+zKO z(_%lOWc1_q*n!gyTOFg^?M@ntgi>v=E`uaJs`xWkrKgoQ?7tL(vE_>kuK)9}W`VER{8=J-;~52;J7-%3+pUWip; z=%_WMh6`^9A%VDg2}#zhX54J9^K?Gu_!v16;YoDRLw4=GhvM_;56 zLN^{n9?Om=Nc0;yuuMR8qQ0Z;NyBIf8|yE++wZ}%UwwVqn+n@P*Srh%=V1HrCLJvF zR`zY_NrT3 zU%lp2_2S(uO~bd)BHUV(#AHiFZj-{_kt>;G)$1E2Sw~h1l6hfNCVPyzC23AL=}$to zy?;<-`{FX06QB*w&1tFDUkF!u#%~It49rcJkPU)66Qn%c` zS?iWEZw{0RTHblVENSXJmADde2rk`k8z}w<&`JdTBRka-I^dZ;C2)U{!nD|{M5tng zr6tgQ*VEE>)owWtl6J#RJ*47_}MXttnfBpl7{+)WS zZa3C0j*IW1U(rmRGkHf$jt!ywVw87gF@<2E(=+-_bL$KRnl6T{e8J2%&Y7*mw6Y*u z4cs}@yOlTxBtrH!T-ic|oD6-2khi%M)JCF+SXkF`)AfN1E=W;MLtF#ULbmT9Xn&am~3HM6?Ws;uI4jI2!@?S3nb8ejPBniZ226&6wLa{dGptz!kd$ zWCb+7JU~OJ7OH7tC8vqpD99w%{ybfMAO51*>`Ryu->FjH2kh~h_y)yST7JSJU}QzF5ScxrOI zr3Z37>vwIZuUk9euKCVJL|aL$3sNo(%i$#ODuS)5a3V_}lR}vDBHj`rgu~|3(b6Yl za(cIq%MAZRVSib_?ADX84=I^NmN;~&>^+6>A(2O8S$Yym>)IP@y|qrajyNW^KcbQL zt?cNdo=+U@9vo%0tF&u#JppNe$8C)QZ}xjrM(kUa5*%!d#g)@>jn+--U`$Gn`0s@kHry&QI3?VgRW~m%GVaZ86-*7M znR8O4{|P=&%R!1O&?)%-OiRb(foB-40p;;RlfNsPO!*1ojfWHukK`hG8#vKOi_bG* z=nd=0F)=*t!#Lei)2*W0ma4pMQWzX0Y2$katZJ^@N{*-p_hQ3aXO!w8-Lm8+K{9`2+9{;H5xiZ*0T&F?&%UDQX zg7`cNhBw2e4)nJBIP?w5rPmuH(~XQrbDd=i*Fd0MWZ;*FtXAYqtJ>j;_79 z#|gS#-2H!zu2JF4#PQn29Is~{VZ3fcK^d}2u;2`V^l*vaQvvV{CcF|aD0=g7r_$7764?hS(Q?Vu=j+6-Y0|y`?U=Q z@`oLPBkPcbe}$MkQcWv2vVbdWN7gtB|g4t~k$d=Ft(tw$}XtZswSs@EjZdc6O5JU5h|Q&gqa z)on|>Dd-c*+lGzg1&F|dgXxC1C)cjJ+};RG)ridK$@#Z8PA#Wq*9D48khfp<#=>*Z zj1TJy(T!tvb9bY;t7S=qO;nt&d>Pf?fmEYO_NK{MST)|qa-!FwsqHMM^7Tcz7_S!z z)uk5xj+w|C?8^^!WWp{BOux zt(ce7pQ0Bv212h3>kydI+-P|Szc@U35;c4ff!^-tE(1zH!MTlzAhf$`vWESqM1--YW4+zd-tIYSSSQ>3D{MIC!v8*-UbkR2{KAs z89ia+i0;NkO_4!0^iM)>sGszdc4{Jnbvx_v;H*`I5PE%)D^jyp21+^upAD%Xm89to zW%TR^LsRrVwu09usRdy%3%2-}8DJBes%>Hi0>#})d~@4_k6ao9H_qKnM_Et3;+PZJ5!|7b&O@!_N^=?Bjx09mpg@lsyh8_~N9QJ0}5V9{e=7Y5?=^ znVae#xf-Bri&}WZy6A&AA8w3T7k?}PI3-a?LE%vPQl6|pv2kXExGyYnfqil}Ag&{4$yXbMg*4%u@y7yvM8Z7AhGO!CQnQp5%Nw1MZ>#F3qnNJY0E6(?Q+wjv z*AT0Zpqy{L#J^FUiN8fG%ieXBG+Mzi#rAbY|3Z-TdAXz5VnCGmcbq?zO;l_Yhu;(% zMp+(g7_ZxuBJ6WWS?nc zFF1~S8rR{ehon6XCJ?|JBw1F|-(7Cn;;{~<4@Y2WUM6r3C8I5Vu;^>V{&+2FsY+v= zMqc}pikZ#Axqt@-+|{zewZ3e*Og|{>eP_bp(F5EQttr5Y)ZY6(YKzgc5?j0sZ8Wfe z8mKhc0$Tlv(*i2DL4eL>Y9;=Lvd6Y2Fu?S#vq3!&cEFX6eXJ%!32F4(f%pLe-$x$s zwnbZ^-5GBPZHJEpZ9iU?K-)V>+cv8-Z9%6{p0EA8u^OBvmpZ`a*iKp0lyrM0s{!4Z zz-CL4WYO*B0S)Qa{#fYtG-|;)XVj^v)qp5*hgFN;)6I?%3F0|-68nnpA?y+N>6_OTn zE0Sq3VP66*#tSV@!c#9vV~7cC^w1d&T5QbwjkIWk2C#2<477L+P5c^KEC+n5<_5I5 z6;&mVkkTX2Vt;={i%-u~v^WRqZpM?(-~aR=ys6cx<8Ykv@Ns z7^-{WT6?CTo?VxwTq;9#x59)B6nywCcL-&-Mu8<$#&XPyL)6qIdmDHb0+SL2%@vqq zhU!mDb%gJG+{S5VxJICqTCPGc#>cVc?CLFO2?~Utc5eJyx_50HdzFA>({!|ec;|m7T9pIIyg51-kGB** zk9y69o;n>zSlN08pUN5g1v0mOo0-G4X7-WHUS~5kY|rSdFA=8W027XF0j3&($=*#R zOf@D_tb3-VCv(5=~*HIAk8Kc#uFB__b@D(k>GO2z+o1i@fa+_^6o+^C9=b` z;4^HYgRMyekEX$eD9&nz@K+D{KDwQDXvf(>-iPPCO&7ccOGhfPSA!k1D+7NSK(>V1 zgG%V(O&yfki&XY--fPkKaC#a~@5W9+PWb5Bc{=JUpGSt+7M|o$6P6E{p5(hKQ1TE; z=s3SzflB>Y=dmcr_jN9HX5>IYJ8t=2aOPWp54EG#ksSvzvQCu&rQ89UevS`B26Uth zhTWUsWBXOST9vEC?reNrd~Ljzny&0yuV;q09BTylVK^nTUYh(H7SfTC85<%&o`nld z^N+z1S*K1dJoOrGm~j%gH^x2+a(kB=kjX?hfmOx(RagEww_d>vLjWEJ^W_BdF?z*_ zj?O)0cI={4*jr}os553ValkK7%!$R$sx32LRo2(r`=iFljz)f$6pncATbeW6%Y5lXoK$2uyn)SLJ&B!9 zOkwlfP%ja3yZ~RV!2d%T$W#!H)~lFosfRwiQqM%GN5tp%2(rLd{KhgdLcxFe9hp(r z3@P!_OrW zBC~MfdlY#hxmgTeK%jAHB!b1P&h&VBtW7FB;&I2f>Ay( zcObL&iOB^l@o4hx&w&sTseaAphau`9dl84eOI#k~-ch_^+6GF~ zxW>%Ijdlq<1K(045V;+ZWN}V?Pjg*EG02K(k;vO=49lTBV#lMW@YRjHoxFcBuQr?) zwUiZ1AQTwNedZS^twt~kJEo<}*Q~-opTqfD^RYQ!=X1X1cCE?Kv2*cZ&(~`14?b-uwnE@HxaNC?&W0>vvOwrikxvDx%v2q*{p!vGyDjcdT;eNe}_ zg{Ot;&JW0?^=OHvepWRLRmr9PUjfBb<&nNlD!Wf$g* zB$>hlR=xpAmP~mO7x<`r$ugw?G9^8*Y*;>i{eh*!`s3H<5H%NO9+Rl~8*bin6E!ao z@k-QuO-!Ii&!I*oY6{8jf^rcx`zUIjhk!tIxcAZpsZr9@30eqBY)m0Hxe zwD}{-#OF39XZkqhOjkEK^Q|GD9Bs*a=aYY*aVRuSZSU1#{^;2gkXRLzDZZY=n`I+sa9a#=zdC})zQx=u)y7K zBaeBPgpt!;?fEL3e-YObr@my{8nI-l@^tixeIBDJX}mCjHRd468ZXmueV)oEwu;8} zH(22@6S^DG%_TZ2Kam1X_KsE@)r0=>!`j(Qu z*Dp$Z9)mKJG=7=DHj9vCjo&xV{l81!n^AdV^d$hlj=n!uD*Enkq3Ek+3=HtD zYeaKcpN&o(nd}aUlj1h4w{>Yq_C=OEMby3hUL;Gr%p{vi0*js^|61@hfU~D}WT<6W zNDHnkKMh~;Pt{)Lhh^nW`B{m)nZakv>5vkCy&T7o@iLXRcjHbG6vTo7{^6l%>8XVs zBGb}kX9QplX{yXs&!7YogVU-)Jjcp^hJs#JoIUX$&=rd_j^rH-qv2BgDqK z<$Dvd!0YNmMZ8U{1+{f;Cga_*#S|RoeFUPvE@2kaZ4=P9}Z+|$w+HogE{zOLVwTAo4dfFl@5@|y{S$B!gS zejn_RAis}^<_`kw#$+@bF^PI?I@X|-imoG?*mJP+obMxmFoA}H-Do%oxsqwPXlK~U&OB=5py8EtV6BzA^WdhN zIXumed*yw z=_d8clE&l~OFv$3>BoQNVhf->f|EX!8;e&vjD&#VN*DuK2V1JS(^KhcX8gRG*seDM-MHP`W{ zy`?y=Ln?lq_QEDeILbQSz+6?8Mv^+$@r|t4bI8A^oJsyAi1hS1j*0m!kQ9TR-ss0Y~Yq*YV1D3 zmJWK8r6u}EEPe3{2`pX2Pn3TNzpgBuWCKrXcEpRO4cv{VFLv^DXM7y14Sc8K>GS^! zp8oyICQthatI5+>zM*(}Sbft(p6-r>qww@HOy;nG{|cVIJhKs=p5R(l1DI$;zp%OPM8YS5gW3&r5G2@>pWexm0)@T=?Gbs=Vdw++2>t@+t#ZA_Fk z!p&WzNol7i-1hv=puAHF{@985P;>EMLTJjZ2bUw{X7heBzBEK9Jyet5DP3NP$eLm?F-$&zI&Da2Ms zpP;-04ev!B@yjvS>fi;?o>mh-SH2AgYdWwz)Vg!Nv9e^KhGlt^@{psJrM;wK*@scq zzU#iRcHwvGQg#f=9vx<0RMxQF%wvL?2A_syxBYS~FjH%5SauQ09vx=f)aX)n0?Hm8 z&&^%Sc0DGTTez0p3rDh}!+b6nt6_i3#R+YbG4>F*qZ^~|d9G!rqwLXn<9ye$ImZMu z{fHXE>^&x!ySbLFrdMU+Sdh89J^Wzb%)wpRT(?|6J^Mg+5t!oUGj5@eFMf3jt@h47 zI32lyTlCG+bi%@@^oM4CCdW&f7q+^1XDhyjo(LG zW_uzo#Q8 zYKZ&q+NvqDB8~$qU0%nW*%W$X2C1aXo1)GG|Wv`s_qoHz?NS%Aa_e!(!)oER? z+>D7G0eq}4Q90f6^=kLHVr_O$eE-1OKT^|+016r7O9(4QyhGumKMDs-@niTED~xDt zAMg{=`|-OtCH_MALql56uAX$x+z4UrIWR4&@U-y8@Q-o--1*Yk;fOg7&s|K}6+RFa zoON24(0)YPcV7FnU>zYsLte9eTJ0;HY*xdptFH!Q z8Eb4-?6k(_5(M?woQv{D9GfMre(l&i?Z1tT&2G>j0UX9A-YZvQQv*8h5spfer_51l z>$`efuCT`C5^G$({(>5pD|eaWa${VL%U2O&k4tT*=E#r!n6AcUBj*W^cN>szp-l3C zj5cnyzKTtNKAi~`=NAmngr!&?DyXZYCqwj++NlJVG7w%HLXYzCn8UQ~Q?7bSwu6eV zQ`(*eYvXF|>lDSrW39&_-ho3vD%_xL<4x=W?pXo?;&=Zd*Uje_#cF>-#RW+D+K5f~M&pRfp zvl47Z7;N9o42w%G?JcIX=xT?%)9n7U2dhtveXw(JQ&y^_;6B`kWt z+=0-u27PZxY(e1Fsw6E-oq9lIl0o2>`HDN)`^5}{HNU_wCWreK7ktQAq@EqOWvsfJ zzBF#>PtP-xsXw*<-jdO+5Y#ey`wqLjtN!$L3x|w0{jzXN))B9qoEk*~GjRV@Vc-o2 zy!!AuNZA4KZs-mpCEyEBNX4ld0%y z++p%lpQ7TwzE@Oi=1-#H8cL(p(WfZ5K*ccfS?jp_s0ZVQjtU&8nnyhhGk0ORoTl>I zw~0b8u~PquRCLAqehA;QSIasQ$Dg3YNbIriOh8OfgheYsfX_ zRa6J4cJUYA8<(lyQEW!eo?M7fr%GHslF@BTS+o}(q$({w@?cP?SQ%uUy z;P%9?eQFHnngC9g?o#G06=w>Bk)OJBWlgvnCx)#N%-XnB|DDWX3Ku9r;AU*<$%&nPUN}C ziT22xEGNcSI;DMr;_|Xr$%*i{N=|&;G)Yc8E{at2Zptd4?LHq1A%4UqP!okvW-G)r~KvQdl zaqsbW&?(dyP&DQHPDo%`57iBG4|t=;#J9EgXsvViV6*rb*12D-IOcV3Hg={PU+3~-$V{6xnd!0)eL=VqhT|AlpKwOZ%4*oAd&{(WF6S?BI71*qma_xwi` zr(OINi0)kHwn4&Cd?Oyi+@eS-l1ZNrJkmP%TwK%Vy3QT!T2+H}?hm-YFPWnYK5cZm zn2GG<=xe`J9Q|)_xV6r`i#q4(=v5R`AlyaBBkSDq44_NfZ5)0QxRoHS5ZAzQK3Xkz zKx85xOWt@veSK+u4i}qe>8L>x)t6<0YnjklC-gu96lQE#= z0Vc4WwN72&nO|C3dV1p7+TKte(+xTP#$#}O=|YWP>&Wf7b;mTK<}P>NmVbrzW932j z9fA}T51>YR9LcHMAiA4;6z+*RYEVH@Kk}*DcS;fl)$#YLL3Ig!T?f@by-81cBscmU z3dO??c?%6&ZaI-Nx7i4r3!_*Ud|*D&eo0t2;l7O^9t{N6xe|VqwLgt@Eh*Upl*IHo z1wYZrG^SP|;V5Hj0F(&49s!a&$5dr*PJLx=-}%|vy{!>wcE!!5wpG2G&xtKpW5;b#rER8b3~ zTPXp+%vH#v&)^mTm8Q+~cJv})?7`NQ=MPPFjy>Z}+5CGJw=jeb=S*&kCiGswJT=Nl zvyaD>)n_g7)(-ZRRpoZ%#(aDQcmZKDVf;TT44Qi4qip7>*GzB0#T=`QMgr`>Me zb7;+DOkg*>NV4X!zyWhi>U@rE$g6L|5J+ROs@zOARhgTG|IfnzXXF14gpAQzdM47g z3lgF~?k8;>RUW$a*s5$m*5^=DGFitruE_Od!ys$MCPmf>ha6-*M>NQ&kCGPnsNEs^BGs_?Vg{#XV#AJCq=XPOxq&xg$WR$OE(0FVI~lMBf?594@X!! z^cG=g7Pyx;sCN7KZ8YiWwS*}%dl*fPh(I_{dn!o@>;ucve!QwMJii*5!L^12z|CB` ztJvrrvjOeZ9ZTL-iG@u=2hs{tKdCXKrcOViuJn{W&_u*wK;J7oO^xbEjmbs$wT%TU z_=)H^ez|#U<5;j*pH=cW0D6Nae(6MvcT%fQ4xm^E>yuexZ7GS~Vn1;o4eyhGgSp<8 ztcS3+hjA8Zp=c`hCIk2K;JV5{{KU2(!y62#{CvAkeM;4D;Zs$eGBfxFN2vk`w@T@3 zQVDNFBJF=ap}xKk%{PJKJVfDnYHd5|p(!@hAM3&dA>(Nl85Li|nlecUCIH5!+23qB z_9uKR&;__L_*9zI)3Xr5$T+Y;+y88TEIEckWd9eQ7Tk+{1yy0Zrx;B_bt#1{il&|I zDU`EZR~Jp|;K6OxY2@?t-O8;Dd=8lqy3{+_aps{3D3q~B`BzBp&Fl&1DC9m{YW4>I zWsJnKC{XehAZN{il0yigwiM?Y*BI$l51a(eHEQRa3?X|c{8*ip%ROOQdp7?UKtzV7P|RBls`6zcC3X;`()Isr z<%{h?tW|!H9X}Q&1rxCYELSw`EKjgW(KHCEu|lp4V^}6uoR59PgxPN3at(xPC}RWqw9V{0--t`2gp>%RX$dh8vFra&{Jy zthulC9&_$Hc6-N*=#J}}xgFNbXhgrwQkk1!EuXc@#&erIQ@+tu;rM2&KAAa|3mt&> zhxKahtl>Grnbfx6sOaBzb9!~0JM9K;XfSn7K(6Gev-%@*0n+%nQ}fbThmPrT?(~G8 zS|+Zzl|C1JVP8x0-03Vs^={5OOvbXDd*nv|?l^Z^J{2@I^{ISxO@~dLrux66>y@`O z&}o=J#C1iIMb}=aJz)*+P(Y^LLZuCMmU}NOK-R04KRM7wjstl zHm`$B&e7X;Apkc{(9nj2<<|0pG-;~DRH8OZZ=)hHzPc~X>GkX2d z9hOqaEel`SWdgH~xH4-jzR}mY>g`56jQvPgVK3{HZ9XDu*Mr z=kVv><(>KSVtFV2EG(x27++A{fjqc(OWLo#jmWk{5hiy0CH;#`Jgjz1G22JN6Bz2vkdL8W3?2Rjp-ULr z%TP8$I~eN8Pz^&DGxQll7coTLulz!WRx#9rp>l>UW9SuzE@fyTLXf>8tKdh8N0w$@ z*KHpjWAKkFTlsC1W~=kFf1Zg=T{+fzB{G*(-2Hua&_Am=pQ387H02R^5Q48*aPvs7 zh^qJE9R<1RAL^x@6%|+6wpJep!wDFTIk+W^>nYC1J5UnwC}#6~iRUM*rxcv5RY2roEvK=McAqj%oVO$8BH%OzAy$n zM@FU?Edom`^tcPpUyO?DhvbCoRz`h>e3cfTsB)&d=2V%&bvj$9GR;V{-p8h1T|YP{ zl$*(s9zE5Bb_6^mwo7_|3=VWA6_=z2dvZ7DO zcUKu5_~tT(I1=LE8}-++epUWEpi-4L>&F6V8*ZBl?joYd#zYjElb~(|&H2jYld$?Y9qY+`so)_Q}hhJcv*OlT%v`hr; zoyR3>mQm% zcS3V!FJ41Fq+8zo=nC{13rez5WWhR}IW!4{>?O}yexi;#{Bp_Tq=#FZQ&~+_(KM_A zOCrD%%VwZ`K5#c^CB(YX+Gg$gp*gI43KF42zb!&& zIX>KRS3@G8&nS_HOi)C_^GUT>7++`?gh`J`8z3ImkwQ@z{>Va_%5bUT>9AqiL{TekcM*nP%3o{es&EgbwFH-rPNHukvf#{bGi@l*Y$1D#mp@j}c zZk91AGrKnMm)DW4Xj(_C4G$v3LCK6VC@q^Gj1z@>d8bCY0%EoWggH1vb?t-S+8><* z#j`=OP~D}$5A4`K1uNd>oMgxNg0Gk#Sou7yZ9j3YBvyXog_lxp=2eh4_g{<3%#5MB zz~rqlFf3@&sdDyVE^KFA!dy*|t6P1%{kSqUic5?8kgdk0IcqmH&QL2Q=8 z!DVl=0?2!_exBAk5w$zNDZ&5I8+5 z^j?ok zxzjsp?O^K6J~>Nw5>%@MeG#rW`Yhd{(I{x{XEoj4xXwIaBz0yMbLh+(5I~Ge^KzjS zYAc}Z514xpFgjCtjK;o8(xdlc>3#Gn8z|OKp`PTWOhMy5gWcII2LADDlwv(D>QJoD z+9is0>JFt??^q4=QBNp;%`skw0s5r1h;IkiA}dBU#48d=h=oY9@cQbu#__rfGdPfd zVh;PN+ge0$_$+ElSc@!nE8YNQcc54@%BtTpSAPwT=GK3!P_|{2LfHl1J5aX!2SM3K zKqEW440#l9SvDlS7=c=FcVzI-MF+-CZYi3qUf!1lmVS(7$Z}xVDaWP`gvBzrOEg`b z6Z370-XIiN97EDX5@A(&D$jNTxCfWMj&3c_fBrA!h!;iWKC6fTgyG0 z4}xP@`F8vk1gAu1rm&X&7j6pG2c~$#hvUo5@lOf09J$!{c=)hPhw?~P1AXQ#ni?rq zuK5#wZE5o~KN0;Qep4o8!aR?ODK-;z+HFj|QE&@UT)dC9{2ZSL+!npX?sy6}YR0+iy*H7-GwISV zT8=moqfd^xSH3Zp)g5kD`PeoM$vaHCo!A>zJ13a!h`#kW$HrJc#=LI~`3_2DB(Ibp-#e4fJ&f>G zQT6mx_2Zljl^vH*cf@;N_?kJOPcfnb#nX|aPl*Kcz|^6NqCoK`wN~`j91uYgeRw9` zb{JI3=gcD92zEXU5UM*nP+X4!p}G#i_t>xdk(**@yc!D8Rjq+Ox`%u3(=m$~QyIy@ z7)%Syc>!jE(BZUMCq?`}5lj()pVSm&R|V!Y!SX7+zjV;IvivN~`-Z>irFmcT7pJ9b zNLO6#8W|Dov^%uJ3#Rf#MwAL~0S)hO=5rQ#8;r4=;78-Ft%ng7kKCmgcX`9tcp)ZE z6r&PsnR1zRN3@2lWq1&}*pJa~Ch}E|5?ZpgAo5uWygZtZ%;^Mw4A=0gw_QrHScwE{ zNSj4OBWT0P`>y8?h4uFP%L@ z6qkBivD$98f*5(lkcAV8vPn93_f}{%uP8fM zJn@A{;YI1;B~ww1c#Cd9+f~LAsb)~|o`uF+4D#8?Acl!CpI^MwzXVI}`sjRQHzcS4 zHl(81P^96mzZu1N=XwW<;i&<@M5S8+Na!6r+F_Fr zd25WZ)s292O)@zBNuaUSF`mh0AAK5@S}k*W6Bdy|85)4j0-Y&^d=!3-NTDZ@276Xs zjg~?peISKI8bJzu8_8R%q)<(g0J`EcarIeij9u4AN6N4)Pr&Q@Xbjn7Q;MWau~GLV4x zgS74PRgJrcr{Z$)tr$#%Cn;?@)A}5cv`F4-iUk8pTO}c4KM;ZUhh8(rmRm46xjazZ z8Nwg|5!|mu_E;+<04DB&>T~MrG+Z9G{pEfImrHuh6r|@WxLrl}CBU&Iy3fT2bTYTQ zLY@H#=0;cSA%Vv=-wMED<@+~28mW&)ZYy5^AC2UD9OSU_Js`Ak?ME8(snv==$;*E!X?Ric0Xu-nLO>)usHroPDJafcYTn zJqZu8wjmky^R2zJqU+CY;fbXpPASpXkHXWbkkBLXD<@6lew)32#xsse;rVHX8umZF z2E`7Wh}D#P8;~Af$4}9J-{I%$@UdJ%Aq6R|UwMr#e#)ozbddHGvu|SQhnW3u{9Me> zIs6Rqa}htM;xh*S9{?E1TgRAjjJZL_$O3OTV+J86sl6Pw_kEozTh6kbne$BKq>kv& z^Y0&k^{zK-`P(=TaVb12#HYHv$3fc$Hwv?(Ueh=9dAbhUPS_u`*W}vH5y|Zs=6_w> z*5_SOWAy*9_9pOA7Rmeg9eZBNwIGh)t>#hfgdi0mBVvtClV`hp!c zUA^oRHYarQ2lxSVKMHx2u5PzG23LhZg#LphBk_FEQ=-7z+J;+K;6`-H5b>6&x~i_z zC|jcE3!6z2Jg%{mWBq90_*HInefx~38_))3`L!-st(>dnn7bU^&yZkppo9yoYXZ z&94U_#9O)}3rKU-{s(ZW|G$afX-%b{IUJC^gAzvrE6!(Jae|YZDOc_qc9bJHu9;#c zu9YTDU%X8g@n&3CU2{l@vm3e0AXSS3y?<2L+ktPmZdwbywHE1*2GT(ot&H6nKX*W-LIO8;?;7_bg!r5KY%7TU}__^;csD-$!EyF2oz+Ltwu) zcZcdhry1Mx5Zx>cYUxe@ki8KKqXZLJM$W+=pCVv>Bzq$mekK@4BACFe986+4@A1OB zxF)@|)!p4cGb0dW8~o+iEg%$s1w&~GW1D!P6T%!*Q^w@L)~v2JZfKH9*rMPv>C7^= zJ-Ch=#KCd@^apq0wJueL)W5D3FKrbC!SeUL-xmdz@zph-7s}f=)j{e3fr?S~af{g8 z8V%&J%S!o94_e5}y9&r_f=;Cn=c?tMEauc5*KH zXIj0zew>qTOyNr~Pq42a+)-Eg9}Wq;^tc!LBd z<(};Qd_VU_nZ8iKa)*>}K(5*$UB>DuVUi%o`hu%I<`* zVq;HVMNl{iI>^vyFSL|%vNwEDk(8#OS7i8a0a;16Ff*yYqbskD#>^BnM6F9`M8*L$ zf{kf8BF^bY@DrMR8Kw%t!TUAS4cr_a1OodXOAdmjC9&n6(F*)n-;nD{?v8G?&!BdajUtKL%ftNIEw!|eZEh#KPd6Q;{P&CLL& z`ljK*olNi3OhS?c^=d-3+s$kO$74m5U095}GL0quv9G|b1HCnaKH2tV3h+HN9?)WB zmMfBhNRU-}plJNQ!t~@@G0*-($tvEzC|Ttr(z;qm(?bu6=oG2~=OY@gMxNL{>J`@; z>gR2pTzR5e=x+dCl_Vibkj>A@SB<3lN$4T`oVbMpKc@-&`M7>Of8MLF;Lkht7xAa5 zo}&Ukr*ZswwVr#l@N*i&pXcgF^JjVe1^juWzMMbz)sN!O;`%cF)YX^rr>1@+ew3e6 z37^EzX#}6d&uKWHE(L+q7xRfLwsNR}l&BqQhVV%odBo329C=RVH*w@SfluPd16!bW zn*@ff2ghw>O(&!^*pv#AECUK2aJ8-_NIRdp}9T}Am#m#)e{f78Bm5*{F{WAI3!jBi>F_^VFm~|iiPn*0e=)5QBTo}w+7%Unb z%vvAJx*z|iO>T*PM@%{RJ50<8j!yB9$vOC8(D`0Z)V?j`TD>2ffpVQVK5>guMTvkM z0)uWXrxW(&apQ;SgFd%`#XvI(b#5cqoZEmWMa;PkD_8uvjWjM7J00T{Ux9~u9?osB zd)tdprz%!teiaT*!L0Q+dfObHK@+{GH@w21cztXczE_6W8hPrw5V^zh0D@?@RQ zvtYm=yQmk^ajs;UoGXztBvxA>?DE`$oGCdtZ;$vA)viE|rma*3GvmABZ9}A8#M$+3 zNX4p;^0NF2Bs@V95GMu592D^&Z!iZI;H4MhH!5%Zi?8_H87wg%-AYpjWJ>a}nRyjv zw|8HVxJi#XV~~WWdbkMyvj)*GLplr{>yc}fri0-P&H6&94PiPeg}DI zMd%DbijffpwO2erKKQO7Q9fAl_oRLY3y_^uaNUziK3LmmlMn8An@tE^vPH=U!;nYK zeb{|q+X`fI!Ym?U8H&@X{H{cwm-Ae3qgNI@xJGN64 zdI8v{DXQ!v^bNYwwOVWB#Y_NDs^@p|QI3)=CVQ+%s*W$N>j?4vX`sOgnc40KjKH{0RK@qd40BW_pfX!(u`7pS)i zsaZbSI{fu0XLv_@Yhq7z(Q3YEI`AbYnPdllEmst=cc-h#3Y6VF`$O^eq_;T7`n3b&e1C3KH%B5bdAxa;A!IJZ^RJ;38ytw6P$dUE-&-|kpq9nJxr+0J0CM;Zk0_%m4UM`Qi#mIE4w76yk% zEzTh5vsa$KC=Tt{sTElwC2RY`X!AApT$LOWtEF763U4>rvh*=3?j!1BR9HI7tc=sG zjQT7VQuB~1&6k4);=|Gjq7imFHS~d|5CSsE;VR%!c*<;G42T2~%shZ~)prwyPlpBO zRLV@#dg7AlQzHQ*exZzTq=nt_JbQMZN1H~$_Bk5~>W#w0jyJ9eVlwsP~GtJpx0 zT5vLV$3%(2rfXNsf_c3$i-6xx2v^i3VCtrlF%&t9-u1QY`bs3A%3_0aM z%@4|0`7o-~)-X5)Xj33IuVVLI=^G?Hp8OV!f^C8UY+c%S{BRL^VBAiBP>=&pgg2sl z?8CXo{yTP4HV9)u`&IXq#{%{whU4rWofwM6@cArpCw>jFrDmZNQJsampElxnm)%(d zG*7hOgre>BtiPz9@P?2re({KHr-FMhRlGt0={4&(@Xi5rRXB*rsR;)s-1Pa{1BQHh zDj6w*B-F3Q;iw2t0d1l^90@0LfdRa{mJzC5zPmZutMG?&REeL~o>B?-rve--mEa7+ z-GuvR?d7AFoRyD~6xTBjLm-udRiU854IiJ-?cs!d8}87NT8lg3vQv9vx#e5M%%&>1pGOLbTq`TOIm5VL5-;@(L3{d|0tLwj%W z3F#Xiu*<@1@-x7aC3&txaqYK7`(^qa0|9RZ|JA5LlQ7Ci5$% z)gyE_n`+;4d-zvXks!Pl0&aqFt0}4Q`X;n`V&<9qmGF9Gtxb4cw~1{GJ&3_1uI@yh zsNOnToQ1e92TCZN)-FJ|$gK&kVK@jUIzA!1^79p_P2-2M5hbR zyzR!@fGAHW!l?oZ;iFuu1xR7*oG+CUJDH25O&`}vtk<-LhGK;XsgKicWieLjb*!O7 zf$n%Nm}H@0M|@xpK^dm0V`3D|U_uIHmBGy?)BWtD5% z1@$_cEuKC?623iXBr)*}zN2CqwAcU|tQ;G6rw7wJ8Hs>$X>i?JkR`cFt~npSlths!4(I-HFnHG5P*=k7Ib6e9Q5dJs7YxCCD#bm+_18 zGG8Z&u)oMC2@MU{n&xA+Zjx=Z>#lPF&b5d#&cP4-0-?WxoG!Pwgwj`GhWj2y5lw}s zOL?FwGq8-1g0yjyGtOftsLpq+#( zW24kW!2J+#2du<42y!m9{Ap>s_vkW}}1ywUkY zY=(ZUI#y@(*3uT2F#d$++?c=_qW{TNwh|Lj#U)b^o-z=!B6ViX*bx0z&vOP=Y>RUx zs>R&lQbjtesGc>@;ZBE1tww>n%_>U%0u63jn?darCdnD8SD9^JUQlO%_9Bn5#a)iE zPmrCa!$ZinHjf>wMrOlGjD#gSJ$SMixg~tU$ki_XN!h6e#oL#i8gf9>X{@z<*-4m* z+U@&=veRTX)h;_-^Q)>zkev>{m?%4ik{>u)gzUu3jf<4*vQox2^cal2ibWhxTLTC2&}=wxc!4M|GKu zDozLd8=T!5)n(EEFw_?SbYn|bn{0I|IkU7EN5Bl3EVp_Lg&5T`rqES(fEJlt!PYid z75SQwn|K+C@Aw)kVSND!D-GDvYmZt8#ajdYy%=^vgM%mWEb)p|%SfdMDD%iz;b4Lm zc5kzqX=JVLxXKSa@dvI!dJrgh`EF$Cl6)xhXy1T0pvL02$@e_|lEI`c<9oLt-_h5_ zG!6S##pX$oJY6M^cO7%4xb7N;jIKp=uJbn@{N!|*Q&7z5))adCIZSS;C?M3^e?K~& z8LT}=2BSS$Not_AW;Avpp#7o_e@Ow_Ez!8bE4c>857k-=2RQi8=A*ZrP(6o42})8O zhU9PD-iRBL_`#rUmBjbP+0nu1j&k7}bwVw8DJ7%#h+#%#5y>c5Hv*CokIk!=r0mC* zKg5;=L15VGL(Q!;Wu`JKN(v(%_g z*^49Q zdNB7|!;bwUp$^-ZS7-~GjlxErxe0WppUqkEJc$_@IX+=;kqIR9W+Yh_o{yeQzPH%B zCnzM1#dub{vE)P}ue9ekor{))-UhT7Ib`Q?NkAls8uy@RyqTsvd7Pz_SrZ7T&8I|- zOF+SvsL|tZY)0r?awBy3Bjic+FMurriEt5BHj%FG^I%_&cw2|Kuc8&?Gsbc7WJHE6 zY1bxV?Onyl2wz5F-X4nVP~#V{4fY8skyUI`MK;G<>M!y)k%2u2{4u2qMu#>2kuQgP z@#SduZ~0QkaTDDk6{VHOf*aqskb80po7~xj`wiynxw*hC|Bc+w zcUz=7jR46yU;}MBj23}Dj^Z)>T$WG+stOmO4e%0!nBP6RYo zK}&IjEAfoFysafJAA~i27vH(7)OWl>;Zp9Hc;>tp7Xi$hsQ(DiGRIjxtH9yT^Ulia zSlL5iM=9#|crcNE~OvTZL1S3pV!BZlwlZ1Q8A#pHP>azvgdHQ`tu^IDok zx&<5J5d7qr2OGEQVn*~QCfqP_DN#N>$Xo{}y-geUWYkUmlE0aClfRO4-@C!rPmmM+MVbXtC(x6_DwuT7AOY#4Zow>(Q_&FVO$dV=S2YVi{dnmwXkYjv;fcY zznY3vBP0D0grJ{MU#|FpufTR$^{f*e?$L-EA1E1!SVFy_pNe-27mYdvJ+%D}$nnfk zT-?7oFmX^}v%9CPui8swyUzDK@(FLvz5I>v%{*eQf+S4EqYjcVc@9>MXrGA(#Kwqn zhbzY~--Ul0JCOX`l0Gn}}k}YK^e@ijM>~Lj6!z3~w&@RaGSLx3?cj z*@{Qs^SF(_jVEJk2%SkD2we3*9*aj8AmqmYb2$(NxYOmB^}M3s zPK=qpounXFte73TW!VHGbR_QM8ryj>h6AbXWfj>Kou8-o3mhZ@_mkGT$vKs?*}NC<@O5gokM<^B(Es`S|s1&hd^{ z>F4X;@$ED2YlO%7CpU}88JOHW^N(suS#7)oZS2k4y5)SG zw4X$_UE04LhckgCu`HAf?Sis?{90T_lxo}6yAl0 zGL9lpK-t(;djnW(U<^WoyJrR_<}yA*7y!VxAiQ)@=A|jf0?08o5%5;St)!clGwCQ8 z!fdkH625{uUc)c=IY5Kv`#^j`NE$RlENkrOPS7qS=sI4&P(7=U!+m`9tQ?0&N3>qa zai*LPn_G@>YKc*(*zgOK7||R+p$C`Ph-9-`^{1Ar4B3Rsw-(Ewe_~PE#Jth|iN(-` zQkDd8urRvBUh6-oLZww!t*3!SQ$-l%RPa4`*y1E1UgaobilXbrdjQ!Q0`0I>-u!FdcOrXg;mXCY}bxQ;>DsKP@mPFNd!5~&bs_6M*V z1=Sk}PCM^q!?vwIBFhN8A@Ugptgz9wU@V#ggN{!ucqKSgS%9-Wus1LqQ3O36u$9}Z z&Q2+B78f>F{WonH6S46XkP_5!?n5q+2ZMVD@F*nWtKr9(Fm5X_Z#ZP*;W8G6a=?8+ zj1XfZf&r$4>o8PC<`7%Vk9v$@i&?DFgbqePvHlRKVBV6V!se>J{t}L0U`%mvL|fsO z+q(Npio@q12mIo~^yOLNZ;pKA-xAsF-w|HRcZKrV77YPn9lj6PDxqp+Bo(^Dci}VV z5W|^s25Sy76@3Yf?uVmLqC)KN3zVQQ7`Hy8u{S3;Gw<2_1YY!G**LR5&BPCRW8e`U| zyMBE&2@6#&fX55sTatS;uewhyRCjySLKXg#ZJ}C$RSOH1?;*8N{Q-H1f8);_80R$p zU>%MIVQaT$>9e(_M5no{ZYubg$m_ROX09d57&lijf5v^D1R!?X#b$47KhM6%x+UTT zYs0a(jAJr@#dW#6Pzux0~q(r6N(?d!!3A$QH!!@&BjJnHj*T zkr4-mDi_1;TtCP`>9EIpU<(-faV7-+%Up};%j#_%?h5i4MXzS4GdtZFZ~$(!!(zrg=bDN1-W=sorI}ZG7!FvuzqyrN!{AL$jBL*0YpX{dhSx? zefJlnLbO2VZqdPgzH!wenuhcX>v&$s74@`sz?sElFjnf&b%=)s6BV5jJm5#O4 zNNi)WmIsgQ?>tOof2X2jd-t|p?e6BfD+72B7C(mYzpe$ezAQoe#Pg5+=z)IV0$oZu zx8BQ6c!qGb!uczfLL1~@(`mv-)iClf)U+jVY(l2T)UzC0x);xcm`#Y{!y4+NAa+@c zPCLSM<6(vzW>5os@dW;{&>W))%g@|@r(Y~c@7 zVRO@#i3s_~%RmwVOBdi-Kuo~s2$y<#e*tMX6 zTo_>!9tJiLvl_BJU{E6FaENXI1I}hNhiPP90Vz)ZGj72JR%y}I7e=BAT^&&Ef@>gE zd{o=N*(fRm5DoJED0VftZ>xpo-F(Hsbi;lL1j*YmUeR&s(P|qPi@ci?M`6amXra#z z+6oc4lp<8b-yfNyWKgi8t>(}{EDo*({{)u3 z8#-+ar9n_^mgL*&DUVX0 znk6(xovxHEum&=EMTBzn5^e0&9nFps;k9@TR|3nb#_ELTfSw}{sY(i^(%UY!lfC-p zn$JVWYI5{{KOh7WEE*Kd$}HSb+0(yKX?zP)>QYAxFWgb}og$l*Rh*~L6vMBwv@96Q z6B-bKu_V^9cv|m zWKaaVTWtRCP&KYea8K1mieRtZ_<06Uy`8o{i;zM z@~8ywG>y|%TL6TtyIb+KoEWaQ%2;i;9E)**u~>7puGs3}Fb%~o?H#f`W^0>jSFY7A z=$)S_CHE+nL=UfZ%fvJ+#!zd>n<4FQ{$c;`K$C0-p=TH+|=(f3d8 z1qzLxJ_F+vr>AGM5NEv+fHe+hOd!r2NV0Ht6xtAz&vs^G41ypbMmdVnj;x8=+yiOJ zRyJEPZEm6O7sTN%{inbr;BXC!$7|XvlADCbur}cE)M*Nb^A_50c>djj!`^o(9Ht?U z>Z`I%fdLKGsZmF`uD~%ru!(%d(NEVqV+6W9m{1CwmdE zc`Qg~0xA2Y*=Fk#?;?-2alziPAaZVYH! z#h`$^bryE{JxJ9Xf>L~LRcB25*Sc{}YGFxk5w!KE(X67gT)r3Zi)IZyj9*U%4RSBx z$^T8=WZAQk**|%=eS-r{fj}cuA0+fPOsK{YtruI4Z>9K!G{Y>@meiHxhM&O`PK=!8 z9?axx*{s$sF5hBV<)qyOVeW!4kIOd`PYi2y3w~k0n~@Wy_J%K!jb_bE|Ix-g!Z#xs z_i^;2JIr->R=i|ATZZb6n+kdme7wLfz-$M6vF)eW=sW^U{-Qmk2eP8HV9~#|hqMx@ zW?s$)y5i<#o!HO32NUKc6WHYGNV4YTjN0V$@}&cumn>$RlaS?suC^v`eh%u!e@)(k z9CUIXKg=RnvFFeB1P$N8Z;E zx`J#H_!)^j=!3R_#UAYcJ4m)13$dJs-p*l?lkzyAKc^*f6zDO%5B7L6+^5?P<44rS zj?QgujOeVM_qYUe!g6{(0Hw-5pQs(`z#rFwvr(bRpf_IJ%u|*ZkZfF6uS1>zZD<2z zJ}U^p%xmgKo|w<@0FM$}Ci?x@E7mYGF*9Ty=|MD(lF~+=Wf^4F%EpO<5FKPGT6upiQ@vdqa~z zgt4uxuv!^;LCQLbLcx}FBHz`%HY9hUVf|Jtn$=}kH1&~82EY6CIwg;9_n{;zFjoTp9tMQw%mUtnD zwgfNP!ihX1I>!`YCr~J)YACbE1f(h9JJ4LtCM0~OH}1oUS=Vu!w&pVqBw2jssOsc=X3T!_85YxgCaL2JZh`p? zIS%8|@ISk4#Kv<5AvyHHyf~h-Yu~S}CV~6R0ql6;A)^uOb&AtpmY(4Aa}1k;LEUqu z;yxqpv~iylkpV-WkV9c;8j&YzgKx)Qh8Lb_f0<`V@iA%wVt>G2CYQL0^Z*U0yHH+6 zKH4I3Y4tU(E!dygK#k;2-(Z+Z@?rv+!rFaJu%fy8(79C?C=mI_!6?mp!X@OY1q1J7 zUDkVGRvw&cG~{7`Ouw4EvdA->&oQ@r4a5vQlID6CE@KSRWI@n-E;V}#Fo+PFAd}Fh z)B%CFp!58nqK-g?C3l=!P8g9lU`t zWCkY=%W_m8=D?V?)Zz{EV)D}bX-#DL*;h9`9I=g_(Bv%y9v4lx;&agx>NDUzCZ>=3ODI?a}PRv6tJe) z-mx9(z5YH1buL=p6on(d{2M##@0^W zmXvot@7(Mk-qY~Or2u7~??x?gJTv3J)R}f8G*leVWCC0G7LqKUx#N!HJo7jN-hoDX}h0eamWyTzsoko;56uF+cVaggdqSCih19_I036sNsL|Lq4IG zS>qD@kVhd6e#ismhxJ*0$Q|y*Sg06X#>O*U>=nNU;m6HACJ+Y|NV4YMR$d+|hTJtn4(z>x<_ zT%DN!^NBe#IbadUF%){GHF$F1#8q3%niM4$)s>nE>v%la4t?Kbl?JoU6tTJVJ2cYy z?pKhQql@(;a^fBBdK9Kh8*%UED?WEa;8Ob%O{GuKIEq_0LUMNIMG#IL?J|K~T#6)%b|1se zc1%87J3qytE6CcmvorMB{He9$Za|Bn--p`;kwC$hqFg)$*CjtVvj>~k#Bt*UMZqUx z0_agn5B&>^2`G5YOhv&@B2QFC&WDuv1kKIxne>0Euf8boH;_WBflJ2v>`oiKcW{dP zLRt6mm33X_5FdfJo{-c*DejR>rC`C-B9&Sm=)|v2aNLT-ByWIuUNUy>6xg|M@wQ|{ z{zlrGyep8ZKBO}S3F?omrR?&F_umDP>?Kwm5WaV|b%JT!JusNQI_NHGwl{v}0Ep3n zqorwuDV{g%CUtL1dSr{g)&D65M&jRt2HDhg2gM)7vtRzt!!cT>MYm*%rgMV0=UZoA)x3 zEdI9s=H&dX4Qh`n1{DDnVTsPgzkc|43jUp{SzYWpE&B<72Gkfn_wvtyN?>`@03x2{ z<-L(qWIp&u#qzd|Q!MZF+iWav4|!cfsEKS52zU{B6mG=!BzMevGOFjE>TtU_tkwnI z(90|v-OMi;gtU*cR$jmXQr60L^CKoHFO^4Z56|@m1n#|e)z(pe6@%x+76?p;n7s$Q zixk0$LUlA6g|iE-%~64KB3{FNk!9MF*-me$6DGB5{`q(($K8sZYh85_LI$EW;Ngo( zvGT*XxlUGjxwSp8j%g;Ry05)1y;n)$r}Oss|0y=R+RxbPWz2_Ir0iHn*Zl7ICJtjb zZjLV`k0!a~ow7xtTn;{WAOmkQKj=MEfyR>+e)D040{^lV$in?udC+?l>T75lElqNnIj;1|abBrTC@fVvTNeV9s{=ZUCPN zD_#7j#)Iow)JNow*qR#f8d-`{@$62nuNmD#C{kA~uhd>k?OmZtJ@NK*K82f6vyOc_ zePgC0hE9L@!}XmcZas)Hxvm@VAfuf-_G zIkoEsjCV?qQt)%^g#|8z%dAT-QB*5w&}wG54?tjD=1f1=d`*m@>bbId)~OCp30Q7S z8>QS$rd*bel`4jH1#`TWCVnVfU!=?r*7wMB=&O9&X?>I6tnRyXVAhCNIv<8(HtbZk zm_BIKDGo$0my>MgvxV*xU@2Nesu75>!x4F3ea*7!VRumAN~^$LQWIr>tjJ20+4|y) z+)bU-q6?*R46+oZLHB-mDr?BS=y%)vWSzDC~Vf9zes>-@L9uQ;J)hm7q zOv0LaEQ-gksne62p`N-yt*P_M)S9~EM%$Wt->tHy&bUdfsh1;QAB?>Fd<9ajS?39 zASe&CKG=A1%)XCnb#vkSbS@J!uGWsHm{vHe*D541n6Ps+oXl$IxgNUHdQLD|+F@ zuk30WobluPphDeB_pPv^NgFZGk;eE#BhO1OL*N}Ys&N0j5KGjOZjIGJndE%5sndW( zCZ!_|Xk1k5zG455=5zw!oWNur2AHb4$O^^aKc{UD41VxPt!G+uILg}_v7o?xe463w z>F!g6xoE!LYEVhO4)KY~%kg0Dp7p~0d&lu^abnVJKv7Wk35J3q+hTZFf9xIjHq0F; zwJ{pm8dYGsy+$yp$dl^(TJzl*fzHAawS8HmeSOMNo8dW(*dFCMjIT;$&E0yW%~6sU zwR0K%lF?}rWcO|`fT+1->`G}&V98c+D~rFRO-;^UO16`~uvk=RKNZh;$?Ow6&>s5F zb#eUV$8E{LBrum%D4W1swkH+X%UBiY;-nFZx!f_$##{>jAk3u)*&TX)WO&p@QM31B zOnDxUii+moE&U8{nH$GjtX#^*&BBVeh!lP~DT9K1R%02Wb-mkImS^_;5wn9^PKz2@ zoq__fo|2M&1J7WPP;ZOt;Le51__$$DdS0^w?gUo$N%+bQtdjx6yAPC`;abdHzruA) zaV;(*aG%b#hzAJ+kMOO@$HOHU5{G}?NIdxu;tEA|5$Pa!5(NhqjPZRm?`!`mX7e8j zNT$;T=)opH0e3nTKfboP*>+zB#9ck%_n5II!SvpRP4mJF%kl#0sZ(9Wm3g}%2tgd5US=W83g@t7@sGaKa&RMB7Uh?}7x_!`%ZG_nk)x=jwuZygoIA;FRmeR2!G$)H)&yf{w9<&z<0XfsY-qcYFwa z50zaBp5KT#WcWyn1>Fk3fD1{YteJ~Vj2L%>yS(b zthyr);~aPH!B21zJ6I~`WM4Faq784;jTLR4*QFrZ{DVeFWIg~5T`qsd81j7=-tF-L z;18bR`6m1@vM&+adB8!7bwAQkn4ytTu6{n?$_wU$^ld16J8vS!owtO_{fGD<1Spj8 z2+wM;y6!lTXJac@@fDvJ;un$NdvQ?yefiOFZIZZhtc#E%&)~ys_CWZ`6)c6EFAv6Q zE2or4YdBBhi#<*UVc+;R_oQYXLyUJ$p+ia5}-Ul{xThLKygh+cI0I|*_N69};w zNtWC)2F;C;Z)|%ifqzioU@@&1#n#%6PBawIVsxVNBp?zbmNb-%msskOt3yjKLq)*h zErm*A*#b({WS1UV09gzs#;I512mKw3JmgD7eWQHo2@K1x;Y%aq_|pEb6kp=^`kPR} zPxGaZk>me0U#g)AIm(ybFa@}^htmHgszzzy@|f96fMw*XyHrF0Wt(W-yr*YKtZ zmk4k2>$)u7G!q{bZ`#08pq`%R8s79*4W}c%#Pgnr14_p8rWNld)uvh}qaxsN`#{B;@-MaV zrU;o*Lud>67y7#rdB~eGPmc1YC!@T{@br-EBP{^BV|X<-y!AfPO-QovR)q${!rwJ^V88Ci^?UgIxo5+K_8}9y3l=E-qm7?d$w|y zglBXStTOU1+D~|njr&Zp2a1wP1||}4 zw2MBKR$R0#{Y*)QZNTXj$ZL*D1P;mv2nI%Bp(YfH)QV5$YpOgB``v1(0gqcS!dKuU z_MWl(3ZoWOrM5^m&k3AYMljWQSK)cw`D}yd6x1nu8I>Ok(nR&^r27JWwj?h?d_ek^ zW>t;Gk|yzVVubN^;_g+1GugC}&9=_Yy~kI4PJtaUWrhgjmf;dO%6E8HMr#f0K1_h( zlAnSaBll|Do@C)R2Aj!>h9TV06B8BJu>t6JOM&r0irZ`M=#_0{wWmB))nn}`t2FQd zYhU>eFMld%2V70A9(5rjN%wE6D*A z2&T3@Hwh}`%fP@J2|(?XT5nBigAoLhfNQS}bU*0SyHiENPkSNNNK_`l*^gv%)umxK#cQp6$xH;SzibiuE>F zGz6j7Q6Kz7K2e?nLss$K<)ziewYsC_7lXs+_+n|2xNkAY4bIS@f8p{!c|^B5EbLg< zX;fKcjcAF$uFN6s;4YxAZA}wTWrrPXQX6)4e}h>T6pJm9K6-KrtVyXgZHHO)g75kF zl?{+vP)&`Pja&Bvr1hp={2+UXZfKQi=Y4%n1T5ZDy(>tO~3a|@j#TX3OTOq^$6!4b{vNfrQx4&@u^Xo&_9!k5Ti)_kKvae6g|0hn2d zpU|2Qm4Ej2v1t!8?NOxJ*4ZmFpmD(i(>9Oub*+z&v*xiZ^>W47j16d#H12nNLgTJP zQ*3J=JNPI_*OCq{1sGepO*VLFo#=bo|I;QPsO2kG-^)c`LgN4{Mi!Wo3`D}}e=K`b zEKU`O--21=XmW&-JAytn7B!)F^G;W*{|*qFWbigcP~dCZT}w#mSXtm z3e=&WExGDL`sbXrK2feh0zqXV$--P8w86GcUx7xG56d}uF*YDp8^}^OOM)x8>i&pa z-qvDQ?cL-IHqSR#?HBk0l1V4ElHi`&DIQqsy+_XS_vIQ1B=L=o9$SlYG&K@f?FrI#{+8MeH)w&IRqz$fGH|smn!NUkvdZ($@ zst;deZFaplBgdpF9=4r44#Tt;dlhVxUYX9pcYgjY(@Sy`8$nn>RHEb+)uT(S8cgqD z`Pk)cJ?f$KhJiMl)!gNOdBQa;o#Z z76=LjMB@WQUNydy@{PW2y$I9h@79l%(ztmS5_m27opthnrRH9FNO$=v@euamk3!UN z3sErAzKqYxj+9EQqh*)nX`Z6@tZZ}ql~+an2YJ)STZ;ur=l35jh@0Ot+bf@XvFl6HA4Hiz6A5IqA)kuS7txZFbd z8ZI`kgQenzD7(y7j~s^A`~_L!cuo12B&{JBV}qJKkTOl@;9Sx1Nol{8OV1q zxa{p}m-876g+e|fM&(5=yFR7|rpV(Q(76k?_tL_g6wbnG(qGwQ^oCsnlb|a;J@S`dJ zL|f%o~K%6m$YREB_2s45$ z#WL~W$#F7~&G+n0;ETRzYR~ONOHr5Q#l5{PrG|=Hv!vA#2L)9TaC|u ztum2ivevM{ADWM`dv4q_K9Vfnb6!bu z-c$9G@E#O1yyutN-}(Y-3=hix8Bht_=+hC2+$baY9>FchPHGz4S8=1|r8aJK9p%Y} zP%#-J`k#k9;N@a}VccC~f58#f8oYur)c%VT@*EypV1aF`)Z)(=1>W1^b01BS-P?vLtaEUFA7v!$vf*ynGu@}!ElfCptRW3T zj3^6eYrbc@cO6R&cb}jhCc0`DT6KJC)#0C&6CQ@?XlU|LlOi0_00i^xP35=tet@7b z<$gDsbo-YuVNuqju1ri>d#+ihaZbg{HQ`pYi*_o;8))E62lD<8)HbcK)m8g{_yC8$ zSEv^|T~UQ}zit?;>x-p)Ol_E-+O8Jqe_`Te9P+`SRG>&HGsQKtVz82+% zHsLqg)tT9p>dsGbkKwo)A^pf(99MTa#8`IaA0T3Sy!4#sB zXW$`$<|2K-;m z99a@gj0*b07#hHW&Cp~5t=sNB`6tqG-tcAlp>AlMH}r1k5r6N=3fSD=2>0j;`$eC+N1jEJYxNHZ!qX$xcX8wiTS^LlxNToMj);Hc%#;IJ z)$3T^;T})ZY_N2TGXJtVyWuzZ2ydNayH{^SbE1k%8(;DH^i7KIup=UFz-|*~%nnE= z3{>hP!AH1%#p2h*Lj5ydBP+nWIQJ}&`XHFq^zdPp7Q^cEEDvO*A4eOn;5AVvrO=YNOXp3iK9u9C{TkV;5A}7`?v#fv zo*f+Fxfo%}nzgh)s$Hjbs%9l%@-U-Fnsp^7!~*s_3y%0UR9DX;kbF+0uKLgr_jT2W z#<_e9z=R9?T(w6FbW}baUo;b0&*jf9uEK5xJBtQB2yU{lo0+O8EBP4Jv-%>>KV&Nr z_i3Qn6Ql-2xueq@svj3dKpM!8-d0q94jv z(c82A~ zTzRf-bh5ErLnQtlBgXE3)>X+Ynm`(_BCb@LuWGptG)Btd;B|8jAyh{-zSu3noPAjxJsL}5;OHer`TR7?8=--bvFQP5OFLB7jQ^_qghg4enGB7Xp@kjI# zJh|3~cerQYB8b|}j%ySi(2VT;@U@Z!h2Ta=Anu6?3v@J2psdc;B~+WRqhMpTN9k^y z$6qw!S=0yBc@SF3*XhzG_Y+ooE@`hlks8%GeN_--R=q*;87l*rLKl~EElU<-ppC9D z7>J3V^WuAT6ed}WjEKpreXsUE37}VI2qA}mI4k*_AM&_NR1{N0-@Y9AJs`x)?{uqJ z!c=}6dE=*YMsoZ7RRj$h8GMYI%J=-nHkHSd!{YuoGGm~q2lCiuoro1VfvMZkXRhH9 z-4n}p7L_&shAdpt&!hmNrAxVbx3)iL44Uy62Nl14fLm=2w~nU38x75@MK4jEiBy z28)<0TD4gPpg-#vChuDr7{f$KMia@FSZE-GloV5ju^vvIHvsokz!4WYu=ne#J%|Te z1`q7)LYJ5;aBUM`GH>e?&su(*h(YGIcuSP$a$}rF1@@6oQE;UJGG3uyMVl(|c_NIx zHXd~YU-9`~{KCgMgGXUm&p)2PcXM!akYc6*Hux(SortUPD9ei#e5}tIW)0%_Tf5=3 zt4QpT?-h=eTY)S=uq=pR>B&|(Ix7fqIqcFeiOGVD_15;Lroh|SKW6Lub+OiN%2oVy z?Vqrg{L=H-D`b!1i$@apBohd23z958x$U&%e6rg^7*Ax-XnP>$>z(%epJ zNN1mJ8`2?IA~B>rG0eo019{Y1=iSTrTvmT`*-_?L1LEbf_oRM*A5?GTD}QMVvs?}2 zQ?O#Ji*f|_g7a%(>8`3_0mS)Yj8*sX;8x%PvvN|RQQSI}6?%46MGPpBvL**gTfCd| zwM|4tf9OgNy5F6OE(p}hqn89nI*JMZAOuzt!YxQ7k6eN}no3(R?zmIS21ojdR-+-0 zDZczC&8OgV90U&)-sCm3`LV=B`Z(GV*L_AdNkY(0;7T+mr`)x=D}sM4*hf@jPkcB7+JK>xpUYkx zi{L7H&Bdo+yMbJsw%Fx-#+WyA3qr*e7S?DE5wbB^D94ek1{8&dcdhmaS2dYARwemb zVL1+!vNU7Z7WJ$g9OxDporR60V8s#dp?uf;_W^Cqa|A?DL+`BToT(OqcXeCB@1t&b zpTLcLB$B47I}&X5`8S0T^4i2J30ds|o~R{+?;|1+Pq?xYRN-1ZBE_}3%f`<#J8yBV zo{);$Q|QfJ0OAEmNBDQhOj?MusU>2P9uUOZF*F-$OkRfPF!nLfmaJvPXW{e;E-?kg zqjY*F-7OsJ@!(_s#u}Wphks6o*ZBhonQ3y`5=2p8lnORKsIK7wtuBYbQojKnM{ZB_ z3(_-Dd&-RbloZ9^e?t`Dr#j_4q$u8uy{;z5md@DJLX6`m zPlOFPz_P(rY?Lumu6n<2u*v`2?+8nBMLGcIoYgpm$rRUb&qu|LC+7?1=GF#F`_#z0q?rBoqL)f?2M?=^bX= z3TZlc{Q=Z+rci^6zLr9)3#oqawxh<1cxt zALrxC&-J4su^(g5yq_G8Yg^TLj6glVcswq>t)1~$@^!Qy+n-eZsB@Tpe2!QG9FIzT zk$zaj7U=E_;hNBjbQK>Kb^#>GtI8+I<`d?7EdAbduao}DEwe^ALL=@z+@@)n^!)(o zd;UY3zN5N;M=HQ9JQ1fxf{#Fslu38fpYb+l1LC!Dk)r^Ni9}jwz-ip^=$__X$GoYY ze+7K?cnB-%7&=?6=l_G)7q3veYa-U{LEYpF*KSd{(VR>0 z7^x9`U_aV|!g@du^_5KRNw8?n0Y`zjXqVt8bleL-FeDLy*#iJLw~lS=$XNjB=~3w4 zvqB^;18D!Zk+=MfkuULYFL{UJ2ZFB=_Xs{W%mqHb!7a&xPt0F$=otT|jeGh8(^KDV zMZA-~>hN)wz~l`7h#c}DIWuftF-{T!-MlNC0pYZ!%sl~zw&!I?QZDxIX;?8YEJs#q z-mP+S{Tl<2R~@Bb%AV5-^+rZdeAV+Xy@8z zun7`pDPYAb5#`BEs_&nGsxgQE??=!V(ATA}P2zlm;#ouJnUnAXGFyZ^hF{g}%?Fks zb_Q_U`nc?1(SVvZi6y_d3EdBlO7Tmyr8*U|nrlj_EMe;2In?A2wqT}();x<@A&-oP z_A<)G>E9JLv>g5QVWIa6@EZ{LpxRu7K#@pB7_UH@YxUA|LI4bLMgL$s>F0M47nMzBk-i zGO@R{U`F~5xqSVAfNj`M#l&{cbS=6KuM~yh2A1xseH<{2q>n={Xtis87IN^p%~1sb zO74eP^f10*@kdj#yp2Sn<)2CMfqjvdqIG|PEZ0_&t!9Z*AuyKJLmkAI``$z#LTGk7vPT)_&#Lk9;9z6%cV7yI(HE? zCR;J0LkWi3S`6$Wbg{jr3)N^$ch=C034IuVa;_wdjf{sbA*IpTV_4#9wx_*1>?Oo> zg%Tg*%u@IxjD*EAIR_MzB>Hv%qG4meh)nrhbpf5xm&w?=wlNnT@g!L(kyW}YR zw^dX?tKt*}Kf=Z57LW46kVv&U4}Lk-jd;(KNG#i^TLq@PPi083-hDY zL3~M@nQqA0t;RnilXa+iLlyfDx3PUbP6pM!+UxL$i(rP73m=WFt3AkV> z&lsXWmo`~I_Edd<9U}`ke<{cWQD87YC5Qsa&$a!dyAlPSJ)lH^ww^Xo;PpNt3OsbY z5(T`-qjXj?uQ+W&zhutkN9UaJk<+$6fG|UP90mjDN`ObKlt4Xh0?Hvt;=e|3ZVrBu z>|5m_Ei{}xvCC6i_WT^U1mqpgN<>~>a^x*ScFIvVeyfnT={OtmYDB&ZT?Mv9dM!g9 zn;b|Pie7!+Y~0h+VhI)MLuUL33I7NnU?s?bSczN|DwGV|)&hFcd<=o`u7pmMNt@od zEdRI`wRt1U3>AHdRV{*SwD~sDwz2?(rr{Y$n2|RO_-KHv6CDHNcDYt(^^&IOvbz?h z_vFQQSGH81j9c$M(zo7i!?xA;uGJe4?$of`CR8v!f6Z=MSq^@R{jfPsKibA7>vatN zOnp*c~{-ImJscQxMINHybyT1mxNb0wp-2! zzdV8&W+Mo29~h5Tax{yPIr5B*C;FiH8VR?0tOVsK(+~|LLmv6)sl-S(L1~ zc=F`Q{+$Q+Z2X~5{||jz=k`X2(4M(H>wm<;FQ>}<<8%GP^We9=hBOl#Iibz^B7Mbj zi}@NXZ>#xURJct4h}_`F;x_+?JWgxc39Ypl`eAnl_39AS3-iTp71ayzZuCM>2UJMW z`=&&Bg`tlqkNB3zNt^zIUH1~KmdNRHu-UVS~oKj;0OY_0WPvw#$I@g+?xj@I^)Z`2V;2M{a`!q zg(9WSnS@2o1aVa^plEAZVy>bPs+5lseH!O6c!Amnr~}hHFe)8W@p4SDp+G-^7<`BC zLmh~EfPlE0(gI`h3*VfR>VGph@K{)rgJXMi7&0c$wfIBi;_YbvVM{5IYnAOL-KVAK zr`{wAj6!Tf_#y&4Fbl3QT=d3v(MEN0(s?wEYh4nu84AgDdO2hwuKA|`4!G5OB3b3l zSsjlt_~=FI)kiH-1C8RiSAY>22y>Rh!}YIIs1X=JU0G>Av6c_|7VAzdV-u?NMi!qxfDqj2Rn;38Xn7hHd!Hph9i!U z;sZpVwIZqcSKgRHYwmq&nqEU(v};m0cY-LVE*1){q(5?&HktdQ#7>b5Y(u zBRf#K3o~mGJ#$s8F&3TzP>Of3%S)gaCQK^z;ppfrQy-3r|KN)M5EYIlsUltDa~vE0 zpf$dJ$;(Vbjr4w4~$CbFO5QDaVV{5udJm_OS z7jO~G)QE+9&dKznVPwQ6bgy!d{0G1J>%n(}?xjG4zq(c@-NPB;i|J`qwH`aFF4eE5@ zmqt?umRPjJay#Q_=zR!o@!Bk-ift~hA{R&8fzmASk>H3lSVPC{`gS?q zy&KYGRfZ@}Vxm=2gT;}>w!rl*U>*HSv)qGH8vNI{)a=cK*)2FJw~zPp{r;UBLz#7{ zb(f{^DWh&gYR#OiAF(u6-rrQZiw}{d)0UWBF4AY{OEW&d6gRujh~Ojg*Y_o!E!^;h zxcN%|#^I`i9am_w=@e#IBCgC@M70b@Z&TdAcP-+*;FO-QgOctZrKf#h4B{xezagS} zBAq0)?Cv9S(A>v5N@!Ab2212J0KHSoCFdqIGO`wYyex;r;(-B6!t(6LcU36E+rXhs z4A zFgy!#L5d|8P|+}Q!Oke(GPFefO|5BjiIr^dhMT~WOPv*GM`cQ_I%+eodlbdS5}4x{ zya%!)5F~_F&LYI$do)AkoT*s*D23H_q~*qvzA1WwH9#)y3(<^MlNspuuwWGWu^Re$ z3i??hS-RIl_JUM-8f0f|9%#8Seoa9hs*$3HE?Ni?)3y3dF;{xtsNKqY&p7(o3ci2b zE^aoA+l4FF<$H@-cJWbAUOg+v;qh9sWFo3QOiz!n>Vev1CN zJ8Kkr@SxO#OiMQG2Hpc&U{h|Wir}szukcsrHY2|sAb3BeV!mY#;gt3rzKk( zPX2&v1DmFIM=)g2T>9cBJXs{Rnni+waeFeJtP!PvAG1a*0R|G*h(5>_zebcNKk>FQ zRjmVML`>RIJu9kMTtJ|fxPa=yt z2lKE$=&#hdl(Z11+ZkE2lO=1aYX{ZLabHedZFJg@F}beb1`HlmwH<0QX*KV0yhYVK zGB|9Z_?t!9+kyzedP3J}I^6tjRG$;`<{?eCn(1Dr}f*IYUZv=j1A#?J7`&(yITd zW>gN_q7>Y9TIWsBwjvEmArp(b%)^8%=xw+^VM}rpD8JL}V`L_6`~DW<*_a&g`r|mo zjLrM-R;z2)O!Oo6ik@k6@u+87+b2eUu-SbcB(;yj+tjue-X%pnYava;%8#$?W7i!Q&=rlyHs?Z zi`ZqDnc%b>y!22nkq<-Pkp+P5fATLNh;z@(3G<8fDAihzXuUG)(aUl3K=y+?PVf0P zdm;y`E6T7HKl;_eybOjJa?S6HxIPO?x0FB(SR=Bgvw` zs>7f_L-%od``K7bR56LS0JVo;i~m!l_J1;X zqD)zWITd^KLDi+%*Bikt(^rq8vfFakxyc2cPs#gRvn6?T{%A%ud^;j zu6TN_OYSG0L!jh8I~Bc70=dWNtgdvS*}X@Q5BT1Wd}v!##x8YM&nkDgZ%~dff~|eP z7Mwu|_Urkba3tNXPu`9}7z9T0yWq%9DMLz%=Ut!}4VMB`AU4fG+Mp3y^Ty$}lv#t? zN{WmyZL8*Bw3_*-CUSo~r_}-@{dBO^McCydC;EdURpFO6}lYgSmjR?$!K6^`wQcb5Z|7=yV-*Htw z1HZ{g;Ai`vt2=oeszCqg9u%ol{Vz2AS4r%S#49%apUn%gl)?%3c3wCNoyt|q<%%k( zaYk$i&T^(*F6!ZxOA9}}txx1D1)uS4iTb6r5)Sn20UHYEEUg^oTHR-q_lGX-sW|C6 z*4&iidB=8R^%S}01O)Row)~Wm2pW;%RU1)izS@qI^-Z=E!wl>#V>*$2!hpD&4!1>~ zgiI%A@1i;3U0ubzRDH{GEKi>S_!hW$5JgKrR$U`87M-J@-2-UGN&wsF+)>btPD1a3 zWthWD0~Z$ooa{W56*18>A#mX!dZb+eSk-gOkh=q()?b9i1xlBahunqZo{0YDyI69J z#2&^?cnXvip=!$|=u};OH&kCew-lM+yo=)$8Rj~!2l-l(9?Tj9V}f{=1}AUlxrv&G zqb{eDm(o5IEPbB!=00|$Z9;JJ^ZcZnax0EV@C%B4#Yg3|`VkLK;DF+B(EbK&@Ozf} zKk-AiaIGGB;?cOY6zl(q&Xi_Fq6Sg}oO8SlsW_#$(_kxjF}6jQ683{QbOE*bYQOhG&#%KzV$nVWWrYie)Jc^0MReJ=T z9e}e9BZnxzgMqoB9f#W5MitJ=s0xQ$kjhSAP=y}v`Uk|J@o3cg(P)48J6K9=eVU{D zbQ=1^Qg<_tgESdOzD;Ga?7;96oq=BM{?L?NMh&S-a>HPPtST-6WVK~|YIWIATLe2`EVY$wr_(;uOUf3o!WiGPS zvoLvTp9WsInkpBg8H0E--ovTDRNogUpe+jSkpam=+TFn8wVGI#o~w9wYXgYG$}!)T z(;Fx@_)8@y(dl~2RASGL7 za)g}ept#<#F+771_G<_u0U`35;*myi8%b)$qUG{!k~wY7in-(gz`BdoM$JbL>d&p4 ztp1~hpr@J4ZwL;b1xsJ^`zE26k$Ge(s6XQwlwmu#1~3`j|LviU4q2%K>zH@I2C@I@ z_1abYJMuWSX1ju=cwzCwx*Ky)wYOwYDna2h8+l}-tYbmBn3(XFp(Sk5BRCL6cE_Nk zTdh0?NkR93R9pYXZR6SWG1iU~er5UO=F90+!1m)?I%w zvFp>m@2KXOtQ%$=UIUu73=zH=6Tu=dJERMvs5N z1JHqM7;^!{l%$8hrWD^{?icF8Sz>7Jq$m^y@~eF&*|A7G*&SgeyRT4^eK5$bC)y%p zr>30k0p(S{t|(8D^+{-5r?if=;)Kj2@$CjCMN&fh$KY<6UIw3nx)d2}niKv{epVWU zyw-g#kphzSYP9Sb!0yN0B*EDOAA?&+8=jO+-zqx%4s9`p!=S_1;n=npq{uM1u{fRuLb zk6B4cx?m~_hRe9hV(>1}+3lz|@+6TND`gf^L`Sr=|0)f=ig{V&6)kMc=kS`w+oz_0 z_yFHQEEG^}`XAJ;awz6Sc+lGrgw2r;jFZs8u+hM3>PJ}JM#qv4wB2%J?ZV-GlEUps zLy704qo~rS4n=BqAZMt68O@r!xEuUnh;j^*;azGrWWVCdbPo%m@V&hRn6t z^KS1zeTF@6@GfP~v)BS=%}{rH9>?9DW2af}_H@|b7cGZUyv+kcFYv-Pv8fHAofjPq zTLHYW=%Qh`P1i?(ofcb0)Q0Q`PEJZzHt9q=a>=HUJgEbu%Ag^8^@gMiWBsdRe1_C@ zg6Gi&!!-zoQpS4*M{+D~K{|fIJ!UaOe96;5HS5`6cflWtc zq`RkHCY3v3^vzbjf6H+H81~`8UD$__Bi=mXbuA7(vpK1asW2DM-NZ>gPGkMg8m>8b z?qc`VfMRqa8VT6M?VG^xl84bPU%9i_yfLt_a=gRma-M~6TN~d?SMwFBLF0L1>dNMg z2(2J{PDQ`rt*G99DR=g8Eas^Wkjfp8wc%~@l?mjX0Bhji@D`-eo@UtYN_NrbW*F99 zj7<)Xw#eYnIk}zp6cl z+60T=IN(aKpuCN4b?uq=X-HX6*0d-K%28NarX6|H_iR__pIE`L#}d?SzBh%VPve=!wKOY-#5rb5Vpcw6DL zZfu3qXe&HR7Fm5mrur-M&AXDzXe+$(n&@3g-uqGZ0BtN>NGV;O9-QKYXlt*Ct^&bX0S{?CUtmQGFJF=<5-Pfw#y}y$&!H`LHoMs-F<>a_^@k zsPe@S_2uvit3DrPuxE#r@(S-VW?hY}=HjxX$XB!K#TMzPeilW=8maA=598Z=KY`B^ z;OWVcS5eXglK_Z_Tna*|jNG|YBM zo0c5r)rna74X-?ck4#27l-|J^2I3Mr@JT73xA5pX=v{O=r8m!j>*Vjtwg&)^;PuCe61 zB>x@eKQ8%Me)oo;`#%OVSNR*5??b-kyg^rv-@TrR7X?zm|UorV3oLx0DxGLts+ zLjV53O>54^uMl5z!2mBBygLZTaO+zK3%7FP3dR9J4S6*=u zZN=No&8Bxsvuhfx%+t}(8CX+e<=!EDr)5j0op}}<(HZ964)V*rCAoNe(hbk6UQ17gR83n6xOP)2}B8lVIKhE05| zPFsew%JOMRDl%$hqfu=p(ph%2hD#GT^rHGAP(sAC1nhY}7OoxNVO|eWb0&PJKpn(X zmQPReR460A>=|zZZq^~2B=1{X5if;%c41#1i8Yl8`vk6~jjgyYey}=SBe~n-Sk6N2 z$>k#zg!R;6q;GwJEE-GoRf*MKgz9DKbaB2fgBn@dZNFC2%qab;PDH#T^#7?}cOl^L zFZ3%~eHZ<@2G#%ie#M>#Oc8l*b5sw<5BLrn7GJf8y_58TiQDxY$>Y)Sz)i?IG`9z*9af;eYLh4Y>prw=o*+U~%h2N&f8-1VR?!-!3j zHl$m1HMWN^$?`}55+&$UrH}v*N?i6-Y;lb~aA(#< zAGWZyjXpMMOSBJidNJz`S^?GR1^cjyJyi!AXG$OB@WaVIOv1e_yto98BlpnQ4}ESi zEP8Ii<`tt;^pAkq{$tfGWew2#!g@WaOP&P-8xBc=PC(U`D9zzxfF36K9vFkutdgXj@>`O5>>9~p~{#C-?{)(YuKNa8J%E3);?+H^g zUBbn%Mzr6TKrd+ZtuMr}IO3R4zlB1Ca`wL`mT&sJXHw)flebpw+Qrqt3*poofsQ&| z4V~*lcfr;XoRs5V$}f`gU}z2q(sH~KW7}{oK_&sSz-El+B#apu??CkmrrFR6(UoU8 z`+y$wG{qqnUd;!@QcY6TqzTxTw*+hwDK5UOB@uu3t_cTjMr;eAoTO<`^~aPI@@PY8&q--`P_jeEA>eg(MKFv=5R z2iN>ZBUkr848>yG-_Zz}F)s73;Q|FuZ?jWx;5+DT7~BHJWmZl7ZDPRP5I24ey6PW^ z(cNI_)~TqOb8Q&ezvKwR08+T8kd+SI3LULx2+5?mI8dJHe}u131&cfD23BwLjH`!; z_#n`a4LZ&gzv^TijW!k$G1J6z;Mw zN#tj$N-?Sd+M7 z()tvKV!5@Fa=a_1*7BU*{8a{VdOL(wz%|vNkYhiJp^&NSH7I|O%RZJ`E(8A}y%-9K zqk1n;aWX{wndDOcTPwLx72>QHT^ma-FB;_XMYrU#a2ch|8zVt3FOo>`NcItdr9v)1 znExSmHK_cz=sx;GYCi%s`#PN0#bN57@#x&qMcE=YJe;>nI(mT-493$2i&Qv`so@1kh?zo z3#fXVs8(4Z@zYxAfQwM+XM&Ro6koD7nuld-h0G@8i-5E=>MW#jSZ0}xx>HqUj>G~M zhz^)f7dRiuEcoJYF6QuUq)zZzAr1UVbXyeT^v+PkwY%cDcSsc#9FW4Vs z{RAX`5Ya?l7hT2>4ULaO#hS-s6LoLENMFwM)Wr09rUxnZ6};$I=-r>cgZ0{}(v6A7 zp}ckCPvOMBf*yoZATxFO=e4jO3cQM552BcbG*)T=9{@C)!X=HM_fAfG^KIZxug=Gk zj9jVqKu*-j(Z2p~=)P-YP)J7hqkV`#7H#sRksMULCk+i(prnz~Jyi!tBrsBv{t6I> z>2~l#)KvN>rE0Dqe(rFYhuZl!19>7lkseg1W8eXwE~3}Z(rd}SsQv>!B*;0aUPxkZ47q#D6Q(j1 zKBUIE3zh5AC=?4DD%VMm85W2jNQLtet4Q4QSBzow1bd5~n=hHHRtk`@r+3dcC*}&F zH)CElViq_r-YF-u~ z&zzT~JoM%oDqhHW!6_L&dEEy{K1YF|*yA|(WkiiCo<(syQ*X>n*)o>Cc2Czcb0*L! z>I#lbQ8Pnd2F82a zW!7ut>ew|h61Bz7#TSnfPZx7>oC1xVi<6+ga-gzMSEs1w9L&=y)Qr4mnURwa{EU!a zVNFD5q(INe%5s?z`P4Hq0R@6Jl7bmor;DEl)LMxIvVQndi(zn+e*M* zGW!CZormw>!VLj6nws=Da=XA^Ct~QN)Fng$YknUYt|E zjWGy%pHQLzG;b>T4*)4t+9yEcRz0qSDncgC-ldu+EW)h1Xs>ChcGTcC9rzMjj^DG8 z8+304I$2f?C*t@$ooTVMWh@#O=FLp@+z>byGVx>(q&4vrCVtBU{KKd^zrWH@b+Tet zN4-{c(g~n0%Q>oB(4NC#JHf=ZF&5i%8r#|{L`UmZ^ZFS1N|N0Wi(rFBPz8W+p`{r- z4`#1HD%9UNBBA>TbwmIXc<2hy zPXVOS;f5?U)#&jgbish^7u&1zDg9pqq(y$Xv=(=ZAfVp(jA9zy4(>u-mG?J?tLF09 zYOdGS*pVE5%F>yxM&kqmtp*($6?6r(_i_N;PWE*ey4(aHMF<-$z3OUMo&uz0SSIQA zPGv3MV4WDXbk&p_350#%VS$PX^v7T5)X4JAy$LOfmN(PnsE#^F9!NnP-k%5e+=lEgr0#k1N!C|=8^f_hIbCrXa5wbqO;p3d1NgUBdK_!cZR#F4fY_Un8cA zBm}Am$WL%{owf@xE_Ir?L2bvk|4>kEA^Ts7-KJ@yX+oC133CXxJRZ(MF8&}t#ZM|k z3mTn1=V4p zA0KjeIkJ7Nr{f#e^NCTYSHG*R^9stV_?H~Av+8M7u644_*Jv8zab_kD1eY^n(5(}6pBm^Yi0(O}doYm% z{z*J<8O@3%fn>q+nStj*;`urp?L;gI+_;OK_}GB%P3X&!7B?8fSz$a0WHWJ1coR$& zMpG`0>C)eYzP1_2pE(-Hmm)3v7aBd(wiuQ=#T|Fz1V^)xPjE&M*ML{k!YpD`mQM?c2oxZZGV4D^Jnp*BZ!mR=8r zhX&5OA#kiZi|6X>oH$v<#W*2v8|+6taqDQHx`xa%)XA>=nYe3%OEB&&DVBQ2O(`^EU?6hDJ@L*IP|e?nWv#lBto9sM3%OB4JaHz0#El#MKN zhSoK9@Ap`7KXzEDEC#H*v0z!LBSo zmN{4bU+;ddKENF*%oU1t8)ORow)h@pa^89XW6ZoQ1KUoRs?T2QVye3LHk}P{PSw~) z)Kopu6z6+1bAwD*0j7|B%mN(RhL|C~aNmTeAt$S-Ar-yF8=LD^f;<^t*dIsZhcH+8 zk?|Kk;Lu8{4je*f^}7qg3Zn5ku>=iXU>g?C3&j7A&uMs1fG>_aEe#Nu4Qr%F)X#_^ zeGM*w?*JU?H+#O}GR2XT3`J9k7LeMKm`;Iti(qrcwh_6rbUzj;S4u zaljF~APCZv01Id2!M4IUAc^4=q8LXZn8LiR46`+rr9*durbxuV&j$fCH)6k{+z4$_ zLAGhIMWF}?QM~qLd`n91J_PW_P7h@6H)hQ}*p-}E4XF5KcKxPqMS2O5LQZ6%TilW_z_N>p>u@2o zM~L-|SJhHGc)!RAExYv{1$n_B)DxF}psZE&YAMR%(V4;jjlZ(44pkla8F}-LM%Wt1 zrjB4nW%PoNWqp-ot@+)oS+o3zT(#*y6Ju8eZAT%>NqYR9A9+RuHBg_J8eNNuHzHz+ z??4|isW4^GG&g+VV~(^s-_i>Nhc?;gRN(L(NOs(D6F^_%GG%-NMqnAw zJ6^20$Wj!#fHjD-Cf-fNwYzi($zyl9>^EWycuSVej@bNuNT*YFu7A)s%c(8$v z{Du3R#vWiJ;)HPx#|U}3H8^aUmzG*#_qC+?7q;ggy7hwab`-#vutnkki?JvfAr7!T zUU#yVRDBAAnPHUKJDx^?x}L?3RUO8ey?3p}!F9gG)rh=5qHbVgp~uZ8#}Pcz~c9k=fGKL8{9 zbQAiHJy#HaLRS~co(p_d@qR8$U?eRWkpP@5qxH5>JND50)}$HQf^U=CKY+?HZmc}X zXa-q-1=2O^PrAqIpHIj|;Q_rWlHAxCr{4Yq~1%F6XyWl(e*$~g~~Jv3;_ z{8oH}IJ$^o?^JtmbI*-$6F#bAJ6PK&?B$6GtSl$-1Lc&Z(w-HU~fIh zGJES_Z)5mGRL;GPF;m5`NS&NHmy=#JniItCfkd_?16z!2tL+9w0w-*FK9LjJ|J|*; zn+kAp!XfpF6W+Pf!U@Na1+EKalUt&{>3~67!LzD%jU|gf^sSnANVd3@w=g|0eE{Ae z^9On75egxmCChI{r1<85qy$GEks3@(s@hLE?^rS)<#kM4+Xb~XVU%&K!h@u18BOgA z|BD-ufPfZvtpZ#y?M0a1U}X9ViT+16;NN=xp%1=cZ0;XwkFWZID3f>l!nPvc{)683 zfPe&+5(jlY`GE)EiE{Izu__~Y=P~U_$lDB~(r559xAm`G*BG(Y9_MRw)Q-Rtsf~_R z+mc(8n~Qu+DZ`|&_hbL=K#*92X%qbNL*Z&VVDs&C)Gj5$I!X8KaMT9>gHOk*H_;;s z+zkj8x8EiiJS$~2@-$oE5gEc%uEas;2u8YgX(J%Okn*+#WF+b&p>|{7Rl-JkqrKH9 zvNpraQ-C)_Dt_*C<$qf7pTJT7>*Zu z4N?9(`343kCWTvpIW%XT1Qzw%Kr$MfQ~*|vY(~0egzU~X@F2rMxG+#;8!i`;@2CM< zM5|0n=A#5Qw2JXK$Pg*-#2MNU4sx#n-Z?HXF&%X~aH~CdWtxF(?vN-V9L#0FZHHma zsiaDGML!3ElqdqUX$^T!jOCGaq2a80j3mdV4$Jlj1F>*XU4V=>Lc6!VJZT}}*2$PFwp zyz8Am#T89pT1TNsypq1Wd-d({XB5+_2q>oY(Q_82bw9b)y3ialHgxbRz$m_~bWbs# zV4lT*a53DXyN&U0z$e6)UqLBni7(F>S&A>JH+{(qy%|;Vys=}+7Z?+z1)PIlXcE>n z2vsg7YF(PQGO^dly#VKhX!5Rdw#u=pj2^6F5h<1M`r-g>eka5?4-`)3JxU-50D-|7 zP+!@Wn!VoRRU52osJgYK?$FLhk(#}W2Ie(FXF1xjDy^3sw{p9;krrh4#=`t&@D^iF znjKrkhmmE}bug~7W^%ZU+0*QBGM9#okD>b;;m|y%a_!%WwLeSD&($nM^RpS{8tV)< zMc~ZsCf^ZN7QO3@VL|}23=X2C=_>-CfRq7_b=yU3?rC5_I_#ohTkw1f!>RC-x&85K zl3wm(*$P_CvyqD`(lBXcEaW3e0Fnc*BP`ft-CJozhCxkJDSiu~1PW&xp}S=)F!4}> zPEpUjs&$P35$JF9y;uDWuB~(-MhZ5{Ms=H`6^b-rClX#b{@owTyRcA?Vq#3NzOHm9 z%mHfyO*cFd221DC>Z-TtEHN_Csr@O!UlO;o@aeVt@`-qSvOJoV@&nF zM2r4p9AZKKpMd3m1^Vhv+rrY?jtz4YV%(b&`gW{RL?pT6ar8bg+KxIid~11zm5zZ- zqb6;vUWAg8Y0O8R@{R{Et<(Eu&v$^1(Gyr21VDjh;Uj}fsE-+3*Au!v$cbjRpTZf-|?>4eJe(x3&BYwo+^xjR!+W_Yf-ed3}<1YxWWH=8p z)GMC?6LXHWC(1tzdvGEjdHQzpk>y{;yxG|7%EEPPat81d8jJ9U%OU9(-YFRZkWkYT zalE7&!<(RX{1>3&)sF1$W6<6JglpvZfktd_cbKiRxr8I~Lw*C~@!>=2kEGx9d)H6o5= z+Of$Sit<00_ajtggf@v45?Pi zF_PB-b-m$>ks@{Lb7?886nwI4mZbf*R8^J?rVa(%hm z^U3_rydk6aQQZpKL2-6qN{+v*4OXJ+9c0kyIM=!%FcDX0Tgf>c)!#F9Tv}j)4gaQ2 zu=~rl4|BI6XeQGKVDt)F-0dVJIJ|hbP{){K$5ylYDdg*M9h;h#{8nN9ZttGtvUXpK zJ%3@F=aj&}nr&WQLN(uvA23{uFIVAD=<~DTcjny!?uPa_F+hQ-_Poug?Z~`F8222j z#`Y4Nt%8$p8)AFU|g#xTp+I?#w;);d)Sm5&vk(mXg@{ht{SvcF=%<) zVA?_$E3`YFW`<2~2hF(KfUPb6vK-H8h+0An-X^x1&q3p_&D!d-&}ziAfHLAagKd_n zfx*qFC83IZR)N+bz6s_bzpULeA+WIB_hx6L7su&}=!>cl0DwkPl$U;(NHBPJjm*p5y1vsgm@7082j>D&8c=9%f ze~UkQ9>ciPhJYMxfe9VFuY4uHASK3a4~(`YkJ}zT1a@f9P)=Z>y`>jf4TnOg0Bi7J zKvY&7m*nYZo;&%FN00|Gxm>2huuKD^5c~uWbY+7w`b0*mcd0xDff?-acMYKaPTlEt z=@z>w=@QS#jl|zDbcC zvd%ScCii*^!)Wdd^HAQxTa>+eybUops{g@dg+O0(a`JaOs@u?xz-1lGc!L=e?5PuM z`Ip-q)r_-ijydq3hK2@QIr*+^M@=t?!m0|0FK6mJFZ97Qz=nSQ3)L1z)n0O9;J*{1{(@@mC9Tg07@T0spQ^(t@_DgG9jMk2iY3<#ov9)cQK#kU( zdHB}C)~#Cm6j}tTa4_glw52eQ+x@N_vZ`A_X)lx9{H-9kVq1x$W+uK6vw_0HjjXCpAp9A!zi9aD9Dg(vBy%nYA0-AL#Dkm9-7XKAU@Og`T5?$4wRmyavAm|^8{EI69 zISy8ID=H!~i7GW%Bg-S~^RasqbFbPTdsS~AdfF6cHWwe4Z0;o&WhHq}QM*)os>?R4 z*f}rHKi%^BQ#0rsd*ewq1RNgB7%&6krboo-~O@5%;y=DIWV zE#ohEHSOU&ctlu_y`k3sXNJGMNX`@jA14t&8;sh_XYHn+#?;qkV z25_7+b%s+}4(iI$`xop9;U+#3)=6-G(h;d;K%uPU(2yG#pePG;$sNzE`p~_{f&*!w z9O`{Q?f{U&A!V=E$sNCsNq$x*?=X|i+Sco=W;06=eW8<|i%tGnCqIbfa3Ka$&8z5w zI&P8Q-4=kaQnCl3C=nn3Wz4A|_l;fKw*haPZ;?I8^9B1mM)$Y%dbGJ1F>yQ@MlZ+f ztifyr$}~g0YD+ByKcgC)-;6W4(?K-q&YW=;STN{tXMy|B9-IXh^l?;wgrC+k!8M6z zf~x~#WEBoV?P!}?i{8F)Em1!`G@*;#aV?0E6LJ()6%0WkJ=CjH$Z^MHYN0W!oh;_tL5k@%o!rp2dSp2rE6*gB==!~A)PuSSc z(qbEZ-$y+oYP_do@NMHSxQy8F$a%F7VD~;%D=#1#Jp@FwxKa#YXcV7uGpcw}xbP(24jHH7Xm zMnf>F+$(9jH|amYw{TSc!uEM#qXLCO8&{++?6vjV>dQDS%y!gc{nfn3)kv~$AYp1# zly{o#A95JyZoeF|yF!Rq+JjI2y$ggk$#xm2LMZ;kf#bN;o>O;`AQL7J82= z+`7=y4=BNSFJP2U<0PIRPET_wuiRF=<@eLT!5_oYd4hh+Z$QIA%(i&s`X^-jN8~~x zia%~}`Tu3M;DSh^*hRr|$#H{D;99UNKM=`YIV(zMv# zd5(cn)Tvsd>sQNlc!t8Z2X!BZ0JLG6E*MqUVwUjznP!dCufeynewl>v^K~X+e2<@+ zFy_oQ&bjp5lQ!zCv~ly@-O04Ghg_mD!_I94n6@>KawZ#!bY+Dz30*9< z<&VnrObd+9sd;lzf1ogkrGQq#mQi9D1(bhOCQA>;a3{?x!-;ls5|74H1LL#g3CFh} zbkjENjUf)P2mz5Eq}yHtrkU8H_~yoIYXhmyW-YG!*72L%7m2@4koUg<=wxk zcRRqT>rA;xt(<>iC7G+{W^&ebq0wZ*;1%Zr#%cpn)P5mak6h5&|E`~-6LT0Ra-)8Z z6ji_A=P1u6f^2v7S4zz_&}H_Hg6B<*i|UO$QTo32cDx|g+i{tx|5&^o;nbNa!6!uT zfK#XTcdP{P|AN2cJLqAT{*E_c8OHlN9>=l5j1^An!rzfzPT*BsVU)TaUMs3 zU+3>==un|lNTu*{ltV4*!AgAqa3wPkIZ``84hbXN0PljZHD^RA32ZjT9~6vM`9Pk* zqOm@Z(6h7;B-SS^n}C21mE6^3phwjA^;=KQQM%G*rcp@i?&y0ReB zVsr;L$iY++TBn;z!n^pXdve+Jv1^=E^q5sgxYTdz2-IiMCCClgvi5?cz);7$SIfSD z2jX9$w-Qa41y^wAMmq%XQ-2*3ZNWRgld+7qy&Q>pWAuhDZ7-49MDDlY-EMsw7XX~x zZz}4f32;RqPH(u8tZ!YYgj^CMk*nHMuq;R9*k+|Qn*V7}psI zN2T!P3{sp`wVv&gV9TaH;$(Y-LwCBeBJUxcqMj{V*j>w>TVk{<{2R2CuzV7Yy_n20 zwyZh$6H3nze_~^=nHF>DkifE&#K6si9fNN=acHO+6lKEPNjL5_NSHGa$CmY@4LdL= z#7BB4RzSD@hdw**c8taod_tQ2^0vJWHk$-%i3H!}^2xwETf!U&i-U$cIK((qJ1;Fb zC7I`ANL@SU4X7|jr{y1Qu4TK15O8II>#{Z|a-VJ+6VQDze9Y+PD!M5mmj&&v?|?3^5!-h2DU3|*0og@n6- z{8#T;pgs=87kR~UG)UV9qI*8y{Ipb0Z>5iLJWDhDljNl54}&o9cyOhoaPAp_qd_O4 z3~m7qQV?98xclX*7EwGvFm$$cX4M=7NIkX!g&Yo74o+&4BAfB;RNvgeM%G5R3fwqE zUcfg20ngbqcy^p__1u-hS3a@&5CPicD=|2<2SBrH2=a#x0GR5ejEjY*6d)(`YIPh> zS%67S(5M~&RKi}Q`*&Zni4-Jk`>oVaWh4zs5U}#=`HW+bhe5Bsppx zNAt9K(@}j7K16ysYVO5PuB#-M67Vx8bGmYAo48M)vW+P_PD2a_1WRP;@3Zvxx%&G= z{avWP`w`=uY~LZf=ep4BB$$X1@Wwz|qJct_XiFZFY@Bf<@+K!*lN6qS@dSC#$uSW0 z(+Hjd0&!@WRX^*s!lcMjnID6Xn9jeB>VE>wqRDs<$uooJD-#S)-;%&2CpPr`yQ!In z!6R%&t;=++d8pN}0o9i{stZ7M#&_lLkjpd-sUJ?u$&s)f#c@#3*7c>_DN7 zW@~^>gl_>3?K1P-ZJwiX04)p)v%!gf6mLrg#()vDnRZ}zd%PWZ4S)#zF%75WfsX3m zq1E7nmkWPKN1-a^MXidH1LaNx+V+<_i-Fv~TO;fp963JO*HH>b##EAn-lK{fk-3ta zEj(34d7QcYO-c%jdAOSrwBD&}M%Amycsb-^rT#m<*yhvNX1vT!GkcoV%>H|sJjY%1 z`tAmK_*&$_f5p6FCN;>N`P9 z-P9M^m}ss43;Z71QxWsSmB}OGJ2s&|epjwRF>KFmngDJr#VT_-$<-9;aiVS{H_;q) zfd>310DX86N{C;z3svTS7#b})&Ox^2!WNYoObVj@$`v>;HupN%8P`aNXXNnlXb0g~iX8;k;q=J@oMB{X!G~tMEUi|s zfTk9A8$jVR)s`v&XGCIcC2YpM z0;Q#O?k`VnEx=1ozQ#OE9fN*$ZpJl_O_9sIpT^r(I-=1X+0b+0!cRRH>!-!fMT{Qa1g96u_oz&l_5ybW<`cehsJa__0}Xf~ zmXFb=OUz;k5^yPC<0atr?{}+JpGMS>fGOw!^`|Q}w1CGmz)Om&F zx?{otMm*c%TMCQpjyvXJefr$(xUmg~u}xo@#~}KSsZ-G#iQbh71^WIj5Hk#erRvCi zXsFt=>pKunqOoBHq9wf$fF*`z?~5y%K)Ks)?}Bo>KW?}Q;H2D=D-`7}10|c*u$iJQ zh6=z0*}p8npp76}?CE7Y|EFAtPlG2Ke;W>><(hu?LJS&o#=Suyr=(Xy(nxa2hL8|j z*K7J|3}#DeE$+dqF^ZZOfgQ&9?4%Z-=+O9T@v$A$(OY~x?Bjo3j_FWjhF-cYZcGc! zs$j}w@&9gJ36n4dRm8K8+U_sde>q=G!n(`VB%H9oG6^65iOmhICX2x&JPH^^R~A~4 ze(fL@tFOlOml;EtV4~#+{qh(l^lK5S_;2*fq5Bn?qWa|mHJikhqWbk2`pSN_07mso zNkO`(pQ zXK8$xYKZiSOw@@+V34ThsqWq%C4S>5Lg_o)b#gd8kRbsXzwq1CE3s}hA7bwPR6_$? zDo`U6Zb3!+qZW}WtIl${Ac^4_G_SHeJIQlF75s6M8V7oc+0ZAku$eus7^H{q=k@n+ ze4E-?>1dUCg3c_k9qQCrylYtMOr6n7W4S-6^n`ujosy%^u&LFg&EM7{BWOHEy6z~p#ctRP)^?4?iCVUvM+h{JB>7Jy5cc!uG-yuIN^Fs*pc$;n%kNBZ|S zg^$dC%dyn`IbOP|UW#dKcJD~$xF5qtlsh>yj_Pz|R4)8HNxcwPxo`)5y$(c@R(&pV ziBanxdv%{XN1~7NPOVeXPhHv0+R3Sd3;jY(;+f!BO#jeg+LvZSB9G$;?SnKzf z@?0n?JEZ~QYuW7nJUKia5YRVW&Ou4sU!xP;zKPn}s_KP;9I9s3601{kKG!X}StaMY zoQ~=XSyj1nUklYr)h}#;1pFHfezEF6_*AKrgR&fZ3E6#MJ^4FS6I@wff5{}aS9H0D z;i;pk&{6XS#*vwgI&&d1GN{>(G)>QDoa)t2#K4_F05pvXQu~#qJ`d#fG-3fjJRScdk_4| z<#ehPv6a1oZ`vUNL8USBOq6FSJy~oB_l}}a+hEwnk}0e$?SOp^Wg**gkdYg;h5?sF zUdp-r^M8z!mtCIA2LKf>^6V|$?gTQ46#7)hcqQ^mJ#n_MzM|2ELSPW2&5eMI_LJ{P zdr#CGUhfGctdwHKQGYjr1}Hw?EdEoWmaoB4_1YavP6A{uz`&FVaW$2D5 z^35gxj!sTPGOOCEzYi9w?{D?@E__Q^QOYA%W(?{(HOvOUL>{;9S-eL4mK4u5i*jhs zx`6hq!G=A{$#=DN2gb9L7_~nUOE1`|KENCrTrg^NJjih6z`iTOfyB)R$a<5 zcH%Coc@_E8yuHC!LnxqpI5RGcZb*uUy~tV@d(v3AiAdj4^V#26G6Sy%*J8pM~Es`0{FPi1ukql7LSB# zMgDpb^FdKh3?+XZf(tE4-d<3punf%uBObFA+q^w$itV0b(PtT_584cdb0h^7eDPdP zPr47AKu1jvAg2+~5c-_KL&3pT-agc_+4zTDkG%oYX z#bBMa3R%HLX{mGVI1WO$U`+7g6|7GE9PxHO)Z0F)60rww05@+p0;_rcK>Q-wp`<+j zgNXL%yTn&Bm-;SMn0qDHGaV~k87^TUs9e~72DW~vi1U31f0#9S?`P>e-N0kezzCkE z-7b#~&sH(q?y(#S&Bi;#kw=aAB^T&opI(4s4^>`*_lNU2imAluWQ$}%<&A`HrX~Ct z&Xe?>$F~c?vBY7L2lLqSrjzjN1G6)@>Dbx>VraMAhs5wN!XBYDhaRRr&ba!9{CIYK>61x9U;-K zyASLc@qpA_EbeKrpztsL2vs)lBQz1aQGb)ss}FXvLzdSzNm#NFUzpFKtNI`1ZE+tbde-|fHhe60f zrVjYMlBr36Q!0;GSs9r{(X*Bf0AsFF3ENRvcV<5+q=qLHf0XIa-Ldg6VDN0mVC@BAi_+)K7}t3pl(ILSS~ zP?7uHAb-f|mYQJq{$9Wr!o1fwrMVOFl$%pns+lmYp`q|HbKMzh(fA8}GBHLB>(=Wus^jSxxQHo$TBrala9A6VHv@^$M_ek`E~-2q7FGu4Q51Dt;F+G_=PBb8G7t&j6xj2&|7)lg9aOf zfG$=|(<$MLP{y*xaaY<4&4`zqeI5B8+|8@-oUI2BbI&>0^7BC|Te3PhH@6TW7U#6p zxY^jEVzjN$FtivF<|Yj@lrYL31vx!LsTxM}$Dc=jwET-n*2~f?$+3d=@zh(rVSTb( zl>SQ|`l~KV4=gZj2nLOTS8*6aznLD#t17#azrz3(FMmUCcFU07nWh-h@?nZ0C0!jS ze_tjyS{Hhdj0etX>TZ+cS+7+tf{T2@ZGnGhJLp-Eg{b8C6ET_b0d*kJ|Epm(%>> zMG5j|21nG8H_ujUt98~oxL~uN2HtksQ<(Glhqhx>zX!W z{(~v0w<_v64N#OUx1T`&Td)2kVQGFUjXr`iM|NGFoIBrIF2u!!9{Al*NG(^ z|D;7=z8Ds62COAI;zulh8_SEw#&O-=X9a$RASVt%JmmpVs_YDn<4P`UVYb@k;yf%d z;od@nrXGJigKJ`4>#l`7IcSueT8Yssd>U3Vve9v&of`dZxP7?+E(F8dqpcuxbc|}v zyZEWqn#+bJ>iaRV`Y*krJH4jYIpibK#2CFsuO^Ee0*|1O3JnLY7=30vxMEi*5)_$K zl#J&awcUpUy>F`G8?!G|d}9L^i>b&g7Og6DEg2RjdMsejR@xi>&waO7MAu7nf7Pw; z_6z$Cf*Rnvop3f~^|A&n#%>qE>u8U%o=s&JVtNcOZaJHZ@#DtXlyT*glBS!psePa} z*hIJgcm1}TT?MH7FuvPtTqybSINIs*KFGEyiFC5Od*AJw08VCGa=xOIWgxSdd!$!E z;6T0%1^tj#oPaawdb;>-dl4W?JT$#WSUjYuYtG3IIX}Rfv-neQ(L(1zEL3sh_739u z9Wq|YqAI<9r|R!N;ydzp;KJ5Se5%d!mmV5oydcVHYDDD&W~vG0&#pYAP?RcycQj6~LZVLVH&9(CJws#aL}06!m>B!2u49Z~DaEJgXuC z55uwAmgrJXqEvHnffeCBIxAp7$Z?A~%gWKmNnM>~-F2oCl{Zk`pOT4!`D;CLhe52! zXlo82kQ}&7qj6N9jpoYM8M&7+SDkb5rI@^JY_|6dv?1oKt4_D`^DOB?vO4d22_@vP zYc8*4yvM#S)_`jO7a@wy=n_VAOC^EG4^AkjYRv`xSlciMGMm_Gi5H_p12 zwH@ZH>jrh!HT+kcb)naCwgo5WLNv)=9OLBd)2+MXRP^I-P^HxzII7y5hoSVg)wx94h^Zqd;T0UvsGLL3j}m8k?-`v9QgW$lLUb@Xf^#cHyl zR&F1rO^)NC{mDGnh4z#w9=iP;8EbQo=U5eW1O5VI7K9BP=zjjBCpP&np@HzO`Tn2# zHU)13%Nzn*^ZDwETtUS#O3lha*Dz&t4|5HPoE@)w8AFF<6xO8jtW!p`2McNi>|rD& zmk;T54K`_L%*Y{Al6)5>d*8Ddpr?vW z8XbN&P_{CVf++MhTzW${iDBMr0q;tbt-?}7&qU*sQ}6Ii7%?V&i_QkzD>)^v4#Yx! zn7oyUOn5=IB3VkPIA&&Fik*H{^rB8tvumD5cL5WaWKUj8=Oq$tuxtx&;oXQ+zu>|~ z_4+H6sFlKf3$j8-bo{JdwAam;u@@^8=^x^+F8elq0&RZr&^agQ^~#tpB!E_M2VNSS zGW6DvL{oEA-wpl)_vya%qw>q)dByVt6i)6KRy_39UEtZn)LKH}|3cx&R_WBx@F>y{ zV!LhOSX{wIU^>dq0=ceZb4DR0vP0Xle7m?uQOhtm$H|6Vct{Pw;~au9LwL0LFZ?ui zljE^B#AwJN${tN%4JRqdG!{jTyuPK1PyJcvm00pJbzY^;%VD0p(cA~W2DcbqUT15# zsT%H1488C?2^857RJhBFZ;KM^XGEz?wF&*N-tN;>r zdq@rjs5!Dr@hZdS8RO@7);Pr%E&T0<*ZcCeXlNYbAszqfK^$nJygEPpKY9b95My@u zJ?L1D>i=X9diO_a59%jnq;hnJk$BBL==qtT?!--J%)5!Q#XP>N_YtFS%*lI*ttVh! zPzBNRJw*J}`#j-%&hECBt*2n3XJDe09%#zi<@#G6#Twch4UH|6Kk;23&6>Mn&k zPDK5nkE_uRR*s&E+)W?ACG6Bq3zfxw7UR>>)X)pSqK^*D$}UD_z)YEZ9)4;mwsLU1 zOum@ZYT7?WcegLSh1@-r-GdyZ51g*A`+e!(fGcKSn$r!61X+0_O2*5|?Cx*M9K2M? z%GPWpD|4}c%zf#%lSEFwbD5HpD*dXxA#zpwawh+6D^%9)kPQrL51>03g4#$gbIi8Fpn*qI5>@v-Zv>$?ENv5q|$7GW8)<;Ih@uaN7qe@^+(|{me z9N4?Re)hFXv8FdqQLO3YQ5M$JMxL}T^eWjGDDZE9F?CdvH&M}ZEO`U}cEy`sJX(0u ze#fd!QGP+P;lT4^S(Gz1zxzMpOvmFXkyOQ!@}gA~gC!xzyJkrav?BI#T-Da7_F}Lk z@;H5;VSSVronqxhcxMick6}j_3OhOu$vig55Ozcb9S@u#P4;GiV!XQw&P6{**~U4D z#Nb1n!iUC#55d)$>ir<(8pG7|72~?t^wSKFzVpj0>GG~vQkM(~aoamBtt8)2ZyZ+_ zS{M=A$%#@-@kF%1=+23%&xo;(evz;AR>jhVO~r9cgH1J%P4Rpk>(%5_8}Y6Al%+wk zm&m|Sk^rAT#XNACin`dOrlxSZYzIeUi1If%s-FW6$Lfu*Gt%7Pk1&zx!AbP}G|iG| zZBnqN6=2+mh2BI*dIp!uHyu^T1>rGcAKZcNrU%t-E-kg(X3&I`e+11CJ#@L0mtC=x zWE-7tL2Wf_I0|23Z0=Mn&#&=A@!WQk=f?NdJpX=MZTYsM3<*Kfx&H>6uZ4s~|HF;Q zyVOy`J4aDkkzlBLrskk}lN&T3dmqS@zHOKB)^%l~uJ97npz>nazak6S zc49^Z+b3|YYVMKBxEA3qhaUkLjOe{Ag*K1J}QA7GKXuCmrc8tJ2YN} z2BBXuy6`ic`&Q3ZLMiPchXuEsqEY zFhV$#wI+Xvc)wfbZNi&$FqfSPKiXF4pyM{wW#$Lc9jo3JgFoDg-0Oin`BMOI47k_N z`vha2s@@9S_o4AB8=_B)RgYp~%|V8hZ6pf|jN4+kljndQq&L~&6DgV0nxHM0*Z#a2 z#%B6xxnid@5TB004pY%^YNqqf#>(VErA_v5=)QwbRsWy1ubh>L(7Yl zfSyX|#injUKL+S=f!Ve|xtbhH^QQqOF8RC}d0Xu*eIWC-4;2wuD+j8mltFlZs3 zAQ%;WZmq}#0gZ|-K}B74Rs@=^ivFO)bt9?@UySM~H+5i|bMTqiP!24xni@Mk1;b!s zIEW@mKT{k__*_xf#SK4Tv`>nD1Ev{18sPQxO=}$!a93TE zS=U|bt+Ce=JKwV*4JM4cjI}Nyr7;*YSi*-A;M)a?4m0SP`TFQAvEjiz6I9KXhG2&>tlkALmHk568UQ@ftLi2$Fb z3Gi^9AdePuT^W2n=3HfVlpo99)bJ@O&qa)k2KFwJ;@=QVOA2Nz-n29S!-d}?#zbHe zPU$>H(p-JhP%t{A2z<~sYEzrvC85yfA;Z5GuE~Kh*(;p>kACz8UC; z=2xLk3<%D>V{9K71(>F-h^m%~wS&wqg26xmW{M@k^ zVRJp}y~+?241ISYS+u1YS99d!?-0EWsQ3*@ZTGg4X+#R4Fcj5NN2|Xm?ks1_2-X_P zF2EnqNIKv!Pv$(}ox4uYrGfGs9DXMs%HKEV_{v3{PEVoZwf>`^+f&OEIe_zvUGbX$ zj5=mX4Lo*i96@8?>o3dSck7FhcP+eD4LIAd0Dvl-vjp!8UVx@i%OKgd_c6(KD}L%h zz4DkupO=_eJ7vIO$~(2!N~?3HBYF@FroR21o^mW|(C+4w59Dvci8ETUS8)-dT<5A}}U5II<)q)s^Gl)D*VW`R9XtYwdU(y6ztNS(=O(M839)U};o=a}5&CX}wTdVR3Yz48@2d1 z;c;pGQIgzrzWOM{T^+tt3$RA~!*RF0B zL(<*#5T?}El7@J6xsXkcRkjOfCA;KSg2k`86gUfU!=V@#n+AW+V%MNpzAJOyd#aW; zib>Xz9eL%~&B__kQI>XI8u#7(tb|`c-J;8J_Mb6p#_-CG9E+SWtVQ=PbTu}K{6=GiU#_&pem{Y4P{<%dl-$Sf)!;3Pf$Ao+*%rDE zb;QV`E@KH?0;qUdl->PhgpIjC3R(1wL&+lBkT_ZNI)oEs(Vx%9A8_Dmz)9Pv^um*G zQl{@f?}|a_8x2hjFiIeb;!D(&AKJIy@my2#Zisri?}9dhMf;jMQi4MYYxd5cS#^l8 z6=yabNC~D*#H()jT9hjY2Je1}UvUU#)xXA6D}2R94Ic-Jy7Km_3Kl&Y*1h@ev*csQL}CSX~7{A`B=BA zwe_KWhaAr}2QvrwXXg0FO9SOr4_tK^c{mNCt^`{sn;BLP8=;!z9;B4Kb)ONOZM*1-KqgjTDrQQ zqNN6qVvL{P9O{1SLZ#;^S{e#Cj7RkB1DmL_^x(oR{+}S5j;yb3^6j{!wy$e+Q>Z6g znRnyX+OGVc=AJZ$uVWtVcP);bvoHgZZszi) z)vWp=;Pf8guAwm{|G>f&|AAme`mjlvU4VJeOO zvbN6B+0ZjC>=)>(*(0LnbWT8;=fWe9rc4V+z=Ky!JJWlAA8>DPYP0uVD?^!z&_X-;tXoA_$2igKfC_is)vdbA> zsr!29K=c)PQDy3dB@$rLN>DfFhZguLNeqjpFmgF?$9wEEziQ`Py{p zy;|Lq?axWjBoXSzYc)FDy0Mjb2nN-9&P?fHTALMZtzjBnX0#Z8&DnPAChwvBwOo-6 zO`$_jiI(dx+7smZxdb#A=<|b>T!${*l5~CV$%bxX@MtwqV5#%%2wK66jI7Y5D2^g&MwRdADnG)tL8);jdLd(q4UsWD;m*@B zW5)g`X3nBOX6yr_&FYz(ml1A>49T|MSF(xc|Fha zmO`OTzOy`fPxDB7T2kab(eJmBy*odDs<1f2kdjvyaqAFrf<# z+;!vHYtt;~)e*a{!ha?34@gT2=aHIsYgw|^hE6scTVB z_P}ybW6C#3pP?`9QGeCGv?5FK1i2lwThBY1}0Li4WrJw2gSc_ z$Zha%yXb!H-$s47RNGq1(s3LLJ2=eZpWVC>d!O1LFhhBJxAxctD%twxCp$iC`(*3h z^*tOlUm#=67N+*tjejxT+utnGaBqFG6L22`&hynLt(6yn!QTt;OL07T*8}+B-(B74 zN!i-Awa1=Vw4NKc_UMRBa>${(yiqf_*}ofHA@h@ISq$00r7peXfAT5VM@8=x( zKf^&%zou%a4#9gc8LhtcrC3v#G3t|%=hu9SvS`+l-(%8VB6A7P#IO3TZLi5kDn6u_ z^1`pop}BwPnf(zM@{Ba-V*MHbrytAqIB-wZCovJiwY=?B?Qa_+~_7Y@)t4wNnH zl1X^=A?0~(M^Zdb-t6@B1r34_;o;EP)?L9jS18`zRXOKj%H3@#C$8wK$|C}Z`-K3D z_P_}HVM6D2M$LhN@@2)52l|mb2WY zP(_IA<|OcL<6-O4m+^s_n#x4+`yI`y4n^KYb$)kaXc#^N?nZx0WGDC@WpE(~pR8>T zwkVFfmSB17b(e!)1jY=2|LAqpGbmw#-rcP7wWoo^rT7ajKcU0O6uC{UHz-%`3HQa{ zQ8(0f3SbzU&-n*Fk$e^Ywz%XBV?}b+dNzPEJg$;sP)Xz=?x!0qFd{RKCnEIn*3KS^ zPW9YldyQwfd9;qPeG%gW7J4L~uz}N~;rWg;2o1n^6P>mkAsuRLfT%@?7AS?w@%&$f8;+0JAvU-X*A|9c{vBt0?pfZK~Nni zX=}T{K4`%H`zgXkHrEH|@KTy+z~s%KMz9(+4j7?hcR>4Al4b}D%X6=l@_4SBzyDR!86*DAb%gm?{XCZ?Rp3e$&SzS%~<%Up1?7I#}AdnU{*E$CfF z>I^C+P>;}gpQ{>m7)W$99Y9cp+ws$~RPST+(ZXR*f)KD&xpEfsH`4xvzX3NMVQ9xA z8MsEm%_Y`jv+Mk1v>WsloRooXt0SMBn7LAPe=8Az{@(gYuhXau*h?88b2;v#gHajK zxKGBMGT=r0)H0yXQr@_y5F-O>GA%NoKq+c9Jjw48E_tC0Ge3m{;1ZK zt{b}k-`q6jlBW0?5rzT(UjSo?a_fxa+um0Vo*ns@$)2C*z5)aC(g836;o|S_Rpb8@ zQq)_w63dV=R{YrCL4dpQnmI(6{mt-~ry@$SA>WlOE%}b)Xycmr@f6wh`Q%)zc8!cY z$8jNk>TxVWB}Vx!$8q=xrrt#SZ0a2-jZf7#uiY1RUqp5*NbW4it1bcFeUnQ$mV z)*!aW23V!mkoQD-Y-$_r={KvU@wUC2+Rk&?M|*#mX@A~#z~or{=H8}c?{}NRf@!QPy>K{9#NH1gFKRo8?2@26 zjvG)nJ-v4NzQFX1mL&E84k7ch0~t$KTs|RbmcP_iSGKRVwC61URJ*@~x}~@;g-^hQ zpuRQu(-~$^ImwuodmACgy^5g`H(31_) zlWfpT2kV@5-q@ma$Lc0HU+%ZF6YLcF16Vo7(A{YYsT{|u4YQ2jhFwMa#`lP!RU9nC zE++GDuy4%77R*ue6UL&U4T%(d$nRu+8uIb`$SL@pMA-3Z^pSlUu#VMYg(K*x%-->Y zfM)ae8|rs1f4_v^*otS>J64aJDPG4Y@muCRhaBIbUY?0Ab(rBf-~Xxai(cLjsXqZ| zGJ)yZ)n7#UD28Oh_1^FpViT6AK>7@EJQrqeTk zdPNHA#b4VkXcJk_i8sOOa$hxjlp6YZ~^oDN0Y-4>j>r|Kt~aJ)yFwiK*~z#Lm-hi`cLKnAwV#X@9Q znn?^xvo+}cl6@fWK5!kv(ri$&xbA*sXSsM!4{16VxGyA73Y|KsiLG&N*}D%$YN1{uW(-HXiJ{{&a}3 z_Evg_b)4@4iBm>#I`xthfK=a|&4Tpwx;5WLc^v^TGcaOIo1I`POiMuk9gzeNK>zOJ zSY@VThpJX;AOz6v1vDb*VsuKO=o&zav=I-&8@v;vtu6&zAM8DCXp=JCyp?UjFGt!` z`c&$iFXdPrDv{GF01pL*yR2RIxTL` zVztBKHXRl>j^<93Q*?4{4?^M)44ar0kP&hF^R?Vl{5fpzDV+7rJjNKx!@i26H+2OB ze#8ehF%X}kmX@CApK8y>8DuJibZNQ~82H1w*Yo?R-*IQIsY~E*WB)zgGsb_PYD(?D z^(XA@wta-HPsL+)GlmD-J+lYkJoIdAJG^zXaCDRDP#1Cc(_y1^l^>qH8>b&w9iu85 zWAe+kGg6B+PMB8rHS2{>;bp{9k+*O2RiPdrI9Tt72QKe z%g7#j8v%iumpJ3F=?Bs0!)t2L2wIgW+(l7%|G&AJ)An`w`91joUACFUXAFd25pr<6mjNxe8E!=g{ebf) zUt3m_?GpUK7w#h{tIrsiKccuLuqD4zRtKi(zEi%c7fZ)e9fsf8wzkkVST@$8-K zZL@srp`e=*zM*F#PvSC&;{LBOm;c`Q2G>LzXVubEY|8$W8b)$%>1 zN!EUr!BWwH%RZ+rg$WLo0k<}^)s5QfrwNBuQI8>-^_ChFU%saW)YVphfY77T`lo39 z6K(Zx1jO4sY;A&81)R&cqU$3C+{WxiZP}J&>97yN*Y2_Ywo{(^vWI~R)uQ@vtWp{P zYpXYDt5-^+U#Lcd(&&D42vN@7zLi`pdQ&Gj3_1d5&K7Atqh@!8w)&v9dUX_16nTV1 zv_#O>PHpw?1$+x(-yVf6T~z&hkMmC4F2VLS{ITO!YLvFzgmmk$K014|I|p>xo0($g z6!9B4EpBhNcZJM6u8p4}Y46Qm-rIF;?6AjO+N;anY!9kKSjO799PI?-Jx$AE4fxOi z`KjftNqyK{<0tY{(W%IuDD(v!$DR&uFGIVgp?z$12kHyTPRne(I4CgUye}_SGK)^ za&i``Myvy9W>w&^4TjHx6%#ByQt>JKrlzXpT`{?@QDi?9(Qzw<*<=7T4%x>tKb4(N>|_q zHtC|J);ZDsq=%y`*yUK_M>GZ}vOE`^d?;x+vZl<6<5SVQK1FSXyMr(*$5-jXv#U|G zGtV}>haOEz)p2HlGf76&j_O#W2^n}i-%@yd0xU0vx%TlM^GZ?o%mJFhVY>+&{s&pm z9UK_NhqBXD#OyS$Km&>D$*nMQ0t@8N50SL_^I0_VgZ#NDr3-(4jOqwN9BZc(?R4Nz zf2;v7N6`_-)Qikg!2JRKyaS&*LD#x45Qs3(uvqiQ&2|K~D&7 z^ypGz&T;wJqdtk{Tk*f6vD76Il$$nF%z(bX?S|NeY292jb>epq{EpRmlNGV{nI{%O z_475G2l=<&+{-_8=I8i>`%E>*yJHcm`7&h=p44e~rNIBL`vu$;q-@;s#hfpYAU#*3KNX(}5SwKSr7Twa>foBDTJ`|IqCRd2uT~cjm>4t=~Jx?iix|WY;(7oCX(wDaxTCmkjK{UPEIRN1g`_?2Uu^pi zxPCqCn+HP#qT&(N1(r%7Zy>gXL7tj=trwDgK~P0v9wLv+W(R=Fdm-s{fR| znb`hf&nt4_UbGvx=amMOb4~n)_wG~a4?jWG&UCuJ1D!JCW$~LHMW<&zQ*_z~?&?6N zSFy-}PV*_LF#KPkoI@wPH!QYtkasA$9k-^@gy~DYa3ml1dUTL6GPBY{tD4YvZS|z6 zAFR^ZTQNP&-_GiIZf$!?)WfvG3T*q%N0qk(4zID6*!qH6{~AuxHiB5zez7Edl!)Fs z%b;h_N$wBg*1(NKob&k~C`(u(^Tb~hn;dZ=6>|m`i#9V8FhF&-qD0mvS~KzoV#ABM z<}c2)Y0hyE;f9_&nq1!Z z5GR^XQHu<~Ibl1|OzhFciKgIJiYYh&97cc3)| zpwf2)5V|N*51~e9+715x$$QeJXt(1NMY~HenWKu-*P_3f?@^SX^Q%!Nj&6eg-cyBc z%bw@?_aipl)*k9iE0eT3{P_3IPgYp}yo9Z1Rb(2fNU zJNe@p{QdLiaTMqLx#eR;gFjT3!R6NO&<#zQ@M$e8j19DeB{um5mV@gIEH?Ry&c%E z-v`)<@Kdbwq$${VC${`$7=-D{AfC*W$7Q8o_R>N>0bHaeYat#dA(g6ywxI=H-=lj_ zFNw_PMeGm;6XEP;ELIqNs3r6<)CoWmv!qMneAx=;OKl!qyy5R`pMaaEJH4tb{F2_0 z95dgqJsmV4Vjcwbrx$S$eMNzuxuut40Q!nZd2HcUu~;itS6rU-c#F?#sWZkJnv za@ODQ8TgEclXR<^24(#Io37uJ?e9P1_o-dKC)nR}`F(==9*2Zof`lU^7EExqL`g4+ zk!G?K_HNh8>HZP*TxGpD&(&zvk8oH)&x=EqMPF9$=@#5Lq#`{z3gXODfDo>L^J^5u zZygZ4A#gk~xVw8NC|{ws(T^|3}m>i@J5>V_iPkxK}4{l^T zoDC~(fds@zE>bR21gDU!N#@#iI z`iwK=MJdA`cv8Xmwz^z(Ok%ob;)D%Vol7=6p&JzE3J#w##NvT?it}B!eay|01Z)pc zdx8f}oPOmeWZZNJQbP*&;v@sS8{y0zbuEvs`Hb%X1K&0|XzTPo#i#G{{xp^6|NK71 z*VmomeTu>V#IfHtX)8__oeNHmQtjenpc-g`@6LYXY*1Bo$<~O~KET;uTu%W&Lk|22 zqPvVXb0|7%YpQQ;hjyu8IzA?EH#smn0y~3?hz$%%wzFmV@;w5R-RUC$rg)~_wYID8 zhGbdy9d&pQXYU9hfO6T@PJWpj| zYIY6m^*F`9Oo2s*#Qudfmr=0bSy!9}1^66z+h%XAOdZg<_$W9fd=U6Tc^D{Mz+iU- zhJR(JQvK=?y+7jUJZqU{U4JBs8%}CwmWZ~2e{qs-+ui{KV^E)sF>v50@RS%g!FgnS zH|eYTjxlOozB*&o*5q}oX~kjcO&(5QTYtjFjKL7KH6uM?Pr{pD!%FhIBPUAq8{rx; zvKzA0uWq!!V{F7pDa212Hda@c7|qfV{Eo+~$~+;)9?#e^h5PrX8qEsyJ6$?^E%TH!h!I{1`d zbviqiV%CvE9dO1>uoUEqv+@bgOyC44Os!AgcVnaneDADcBjL#4?+=fns>;dk)QZUo zsku6Cm5ofEz7InN-o&4%FxA`O|FLl+r<$W+-AFHg>~t$9_d&h1)I4|>d2fu?6Lz~1 ztTM6}9d$M$(Hl%D39Y6zBcXxF-%_(=}N-*sSon1yMW!V zu*Z!G-JID5O0y4wvZri#6iK80DGYr! zwDninazpAI!Y`-(wKyhp(v$LH>G2L+w9$NCEWc@3ENwbzakJYF<(LZjE8qpJIT`qA z{<;9}oTQVq>%wyxPC6qlJtQtY)*CCcI4-^F%2(`#VXREUxLA7V4Y71aT={!$isgTMV=SFIF_vC8IWGOPSo*n}W9f{$W9b<` zkEK`KA4^Y)ORp`7#j|5`r=VrvxGv~(AnZa0k zXhket7METTmtKpN!ohi4T>hlE{PfCLnek7?(!0jQ(z&>n@4#6WM~mDzS`?_X$S)@r zSt;zWbP6iU=eSM}>V*6)IweZ6HA zS_iDq_v(~*`3TUWcv*#T;|^ZBz?p53dn?{Ut6~A4W=>8slN&27Q{QjWR=g$3k3%5itoBqrG-1pV@ z!3iih|6%@|Z#ng0-++r+vU!!Nmm*}n4SEYKA@KgP7VT0zq_$asR1;1i>}XmX;^gc_ zO?4!#jsJ>Yr#!vf-_OtWJ^z<^@(@5p`MG&VjK(=C?TiI>e00&@3qzQMAzTf&1c?uX zQ3)SL$5No0$CVSMQ^v;dcsF+(&&J88{;EnZm{DpKyMPC~@XMVk4!=a(+69k&;O!J` zo!!%JOZa$(7Q`-B94d63v-hDBaX45BKn|Ro z=z3$XW!ETZ7eVDp8?00>u(_CllQ-F_*!5WF993*PqOErk=E@KE9yNCGB5i!;=gCoC z49fkq`_T_JQ_!iIzuL{*64%TlXoieN3!o#;Adgae!>BV=)(rG2J^#1$oG<{RJ2|NEo96}Cv`Fmhrt|!P{YQ{6q zjM{nZa=&Vp8H0B+>|%I}BfcE>P`?t`A`>o(&SmqlB;l>>_*u-89sEvy$(~;C0hBX~ z`((LYX6ujL@$&m3QCX%=ab!nlxzk^@@gMm2rAM9m%AZKoTk|8d4cz$X zj}Auva@jwT&FaX*ntw{zr9S|Bh7EgP9PIvt-3FP^0rrF_Y?;sd)gCr}4E=wgof5m9 zMBvE5@oVV5IkR&+u`x(HgP)A?&8l!Lz2vD_IyWwV61E-=zdnMs$w{w_OHYp52Ycf7 zzVUnIb#dk4mk@$ir-GzE{PO!rn!a%<~PWH&~7R_u`UR{RX7>fy0tnsS5th6LMFrhTsW zE^nOCU3PlWIF5)3h5sUZ6oBx=CPciP_SqXln7I<|p}BW(NMz1|{TOp9iCRom+3-sk zZky>`eTR9keDk*HTdJuTVZy(PLh|~_%IahQ z8rpW<2CLJ+D;&NEE4ND9<;Ui~KA-bAD9R5@rE9>c$pCeY)^1FH>9>83YI=#4oml@< z09+lEmQ;lc_lJuPg?)R`Y58EDfpdBgqX!Yn!&H`O3m2IT{D9XETFhhc96+}}F?^=i zcWCy?z=zPsyuSUjUk<#3ZKKz>clLAsXA#6{gX){e@v(HiDM}9R!Seu@PU~;p50tEh z{Vo$_oM1HVgBA_E{YDq!KRG$rxA*6;=+=6+nRF%wBHE zK6js-@wXbDZ4#&M@?TK9PU8Hqk(eZP&OAp58sd1&OVp3@uIxq00O}$#*k z66;}sZ45zRqEK^!%eA3tQ@-dioHm%Mo-^?mzA^3FId2EsnGeNhK5l0&h|he^&fFT8 z>G{O@VV*e@%mILG;os5RvmjTPb6n*h0$ls{wZdFG^{@Gg$Tsj;zTx?o@EGW_7|1Fg z`Y-a7pI5R4ULt0do;rwkPPgOAY2-cFS$s|AVBF8e<0gvD-l2?o82gZOReS`Ld{hIFv?JGNE5RI)EX zc9pqrk^IQO4_)4K@2-f^zTF%;Pz_~g@Uw4%n;tXM?BCVF)^CEz80X)2LJJVm-S&DFGPhr(d3oBKldW_?H?DcoVT8JeX6|W4^h> zvF&Em`wl_;xx$5qvbUmT^Cr0Y!bvE)uZn$tgF=r*e(Dr))@HE*evXJdAXlHI>?_d3 zH*;^l9bxyft7#F$d{s8VEU*@7 z`0Ae-XOX(ls)eBY4yP}692eA{0IldwqZd&Ib?0>PH-*R87JU<%I)g5+yfFtD48;We z?*be==C#{=;%8K(FqWMli>Odnp|Qxjz@ZMRvzoO5vYx+DZ#dRV1o8MY#w2>eK;D|b zp6j6Y`bThF=z+VoTaO&Z73cHVTLzZWH==v6<>}k?j}E?yr!kbRoBEjD;O5sni1{38 z`|n^fX83=GIinLy?tPum8=o-r2D*m;speonE3Y;R+x!lBa#})0X@v821uI)##z$nPXE=s&`|`) zB5@h58l9j=^ipXb4DkWlr0O6syby((eOTj=#C$l~i^c!fu@~dfiw@)Mr`ql~UQU|t z8Sn2Q^;HIJ>;Pbz0i*LN(LVFi}cG^1mD%!dr+SU!7+Unl1E%N1h%&GRs*ed;N{gdo! z6&D5}crmU@tU}pav9vAPsBbry^cQjub6D&WE+q&=F4}en4wG1UZbjW!oclZF?E&}| znU#|rT(A0L4A+kgmVJy6WeC!c4Ics@SU=1x)od?F!}DdmryQ|myCcsi0?1V8^ZGX- zS?u&3n`7x|k0WhcXDHvSU%;$J*?7x@dh!h?&8V{BiGh1^5w3U`wDHqHld=J*ejlL&-OfAM;+NM^6nyRY75&KpZ<~ z6r}H{Y|6;W)Dhv4M{{nTHm2;@In#QEN6yJPSDXI^%EH^jiQv-;)`xZgo!=}2>4SA1 zsO=?HqrJxi8|u297arxl(AVaWjeafF?SslqR4S>e>o&P=lzVcpE+NvS(m!UpR;ABl zdaX)NVS0s1moU9VrKd5yP^BMcxNLvhPVz+S@e>0kIRYmVn5>ga{EXr<_*Ti)^ zh`cRwKK7cAAJtEkok*H?N!jsprez2B%q}~A?zF7jk>2;T5O=Ufaa(12&$8p^`BSHD zEj#{We^S};$$_nS)*wP3w_vp=@_~S~da^BN4ieAXu#%0bbDz&h)@a+Sznxv34c!q= zoFdq$Xy@DkRHh3m8OeS$5Q*^4`cb?s)dK2-J&*7Nm1H_UeC-tp4pO7-48#qaWaE+K ztoPs#8=iSuqPKp^HQ|}#yLpdJ(bndJZjNxo+R42j0Q>{RvNa=n#EsvYyB- zusVpvm|{Pmho5Q0iHft0LieB?Db2C_Xk6qU@=uzf*n71vO=V#u2*fgw-(Y)!*+r_*;t32!> ze$HX|l1Ji`O;GC%l!)np{tG?Xtqwery%BYt&X*wZ!TB=hPBQV!*AcOw7TJ zGww8U&eK9af)vPaFI=X{pu@hV?5*Z4SpNy^N)P+fQs;8z0!hXqqJ{ljndEYND zSD|kNa?KO43lO!R07ZgYV8czzTVVw}U){*U5(Q-I^+sSZG7l~@0u}B+OTAB+$@&+x zEAS0b3j(^FxVIE{W%$kcar7qD_#MCvXnnpG+K8e-GbLw$HV=j(;i15j`q}G0APK3B z!yUHkCGFtyQ>!f~w1G&^5$U(&;7+{?X-LDW% zDXJ)`&qGW0aLQ+*E1YIPF)tG7M~y|y!kw1qX@!QZ5Sq<$^uIDW{Mccx>|l5JwIDnr z*ybHT3P0Aw?C#q9xA<$4TYsM6#q){;J!>EI z*8M+|_ZM;{-bUo_+WKlEr#$y=ScBWO@}HroH3l88I_wL9A#WzW1EDQ88U6%20r}~d znD_DgRH8rP4*FUW4Bx_BZ_Cts_2Pw*)5xcdMrv4KH~Q0ZNB9;_9bK6g9&@DZ*nnxf zjX(>Ig)sHB`M&{{v9JaA45``esVs2Y_{W!G`O+A^xkppQX`}Q&OD@4o`G--w5aScc zXYpz8DvBz|k?9>=6p#fOZo{(PnI+n&bovjOZsl4!9~;b@C-M{aVwZ5W!iP& zTQ^XB92vg#1^)HwM*(}7)axnrE|hdHNuML>9+K`S=@d!R7+sm05S}D3weTc?* z^w-Lcd9``x16wtpdV0mho2qZGSclMY z_U#4qZTgwQHWS&eT9r?yz$Y!*;zG$j3BsgqBYv?C}n7jxqrp4Z;4)@ zg>J@lgzSAt3ze}0g<7Z&=55YY;1^$V?t=CWn&jLAwG*pePCyHN$L|xg@}B5uu#|!6 zcXFmLq5?v9PtViFkUU*}!cH_&-(N3M6-a;)OItl0n!-il0(Y<-x5d9hX0RO!e5)ip ze%vF8>>Lv~mi4t>SfP~{qivwU(P6CbAVi3HQ7oD{Q(r`mUc7|M3_w5+ilS@_4U_Vd zYt6z!h8?Ofe9H>Fz6xzVoezwn3N8?RY>i}ZC&?tT@R8U`7oO_IVkaw|ufpwX$?`1= zPfm2lHF<}0hSDX}sWaE&3%1nBS^IUtMxNea?I&Zd$#sXvy73gV^(lTbkgkk^tOR=4 z2;R#zI3B?qij89~sQ3&~Tfv2}^*puezlyA|eW@GS&z}XZl9r94UBQjrYxX2!cg>ZUaM?=6~T^}FA z8zc1A8-M4Jpd|QOfx38_X2Dd<&f{9I9gCm)2s9%HMf|JQU@rT;FP71j2hk1eWZB;d zN)sr*M0z3p^;@0#t5EaLb5-TLSow$gTU3EMMG91eT-0Sm z6R}UI>{oVtFpMDRRoU?@EksQdn?g)0NnpaymBdUfbQ$=r?D*|ksJ|qNArp`Y=QSa& z!ThtO)DSI{0)p9fr=Vrd|KXRc}{*Ifo%T6O&n#nu0U$RO6 zY@F>u*~r?0w>7pMT&9<{&?r$p8N)G?OiolLslnX^KE&HlMhXOg5lDyaM-QZ1r=c|) z;uHn(;vazcHx!9M{2A(+s|uV&=i{e6F6$}CQ%8`*Bx4aIK~%86P4SYC95{9wLtux& zJp}6~z?{PTDsoX+gdUvFJqrxiNL_x?q)ddo1Wbf|uMr7v?uDQxL5#O<#xOe)<=2P= z%n3J*@+zJ!yDHkU8H>}ktyWA@ZT$h76K##YVv*qV!_ic&E9Hk4ngS-$ix=lxZ((xB zhFgMPP`4a$WxXK3qq5X`3crJI$+j^t2{#47L7yXpEj!!DNz2Z9s7AMkx#7yU?ue`4 zRTWm*6#`r#Ss_s>$R5tR80Cp?Sz@;k-ydK$J9JquIW@>}I+3A2&)(!)-%#CGi=<`6 zS7{=U1+gmrOo$q1<7?qsb2}~(8WP;DDBZddyvEjKk0Gs5nkf4IiS+Ftb8Ug^(02*x ziyiXNLDrdoqiTgkT*WPgvglm=j{a(LDgn3)aO%GOo}A6+s`Of!IBfEwQ}>_O^TRzT&|| zsqaVuS?sI;Iv79Shs4eI{Jv_hMkRWEBT3K`k_OKOVKGb%8p+Un592YH6Y(QhLG1$rh#=V)A|F0U}J>cY+-R5 zMTinVzRv``p>HYizF!2*MX{K`ctPsNCjCmxvM8Ip%N8%P`yhJAR_2_6oU-FjXyxaj zlPoN_kWcNH;IyZT4LuX=178$I!@^Z_hClbvaojVAsuN-!;6(LZOc}?f&O6H}*$;ax z%9N`?dPm5m%oyu&s%S?+a zbG1`OoddwW#glS|!A9hTKu;Qd#UpkT{B8U{qY=~}fz>SF4PWoBoZv1y?hXtOPry~< z>l0wl_SOUjc&qhoM(HlS=HScPGrrHXU)KyT{LJr##XLOljL2J6C*Ss`s>=F1k(Jmp zu9@HtPwtmk*)Q_qKR||dRHm#Ak8F=T1zUuBquRKpBb}4zpOoYAPr~C?6Z2r%>Q|YN z;|^E|u;32goREO5z`skfc4%w1hV$rngT1lY(n@B6Kam!?1kkaReXMUexC{Z5V02X8 zzMn@x>yeSys;-N?Lc*=K5%qc;qWWv9wdxiii|i&Al> zCHG6Bw)e7Y5(8i1i0Cqy6i!okxHiWVxc0i>F`gdb%ju&ly8{(p;4KJucxLwm=fmtT z!_(cBqun`f|4d--jHngg+7JD3B;G#2vrii$Ps8@PU*Wkw;L|R8P8lxrpAC9HgyEi% zOV>_;KOTouX$g@%BO_k|U!PUwmSpYM*0hB4#nb75Pt?@CN}>8AB09qrsnpioi5INI zNourR{7}e4E+C}jsIe-fDSV+f{T|uA33KWUm#A!ublgO4&+7CNMcc2Xq?qI$pCLoKGNtKYZz%f&6Ot)0jvB+ znSYMTSNI%c6Y@9+i32k9B%LW08~AH#g}y^U=MKz75CAeaEsTdT;D;m4&;3F+$X2Za%Oev7_?{t|NI%lZ_3 z5*WPW)447ehHD4$Ew(i20$w2n{Y9+GvLQVC5)>;8$?i*V?_d;9w|lO*MxbD2kw~VL z$+5~Ms2qzc@JrzrEi@k655&u<>{joq7D&EY{s|W~>qW~zkkAIqCWwH`c;rUA(a8q& z?kbTs!k%&Cv2}N5-1$9FoBlG@u&*Q9RPSJEwL4f`3q`-$U0B=htK}kr<89m(^_JFZ z!86eVDLKR_t%kuMt1huec!C?nVNh9cHNN8EfWm6Pth+YRoyjKy4jaYQSQhFM2j`D! z_f=PRvu*-s;4P$a?qFS_9#{)_;N_zj2p)ja3)eY^&BM^)u+kR#A-IOk2uA5L@`B-8 zm*}evk4fW2W5UuzVu!!G9pdcpW% z=x20{X@;-X>qFIHs9Kkpm5=AXtH)qAqH{DX5x;i=ryRZ(q7B(7L?BExi34n=sWU-;n1&p)=j)n*JsYFbOYO6r?L5&+Sc-96~#ExK< zeq2AIzgKxq*@<(ebr0v`EPndAcuasC0@@7%X7r+!X2l4qW=7FUErc6DSR?#rtGAT< z%4@_p#m|?$Y72mhU)VUmXLRHh9C58e**-?;+De!jhj2T~y?0f1qfxZZ@U1oLKf&bm zt&%r8jiOcVqFVKo)Fl|Q3=kIr=p3nqpj0A}poM6*)jzW9@56$eSiB1OP7JIoyBgeR zV5CH~LX^A#Us~%e1+E%Uu`V$)A0+W&L#WWZ1eq+Z0;k|s5#+a`4z4~BwfV58TWk~0 z9#G~2E0+K(X5dP^)ubFxtls1^9?Vf5>7O{%x9(y-(ccI?e0^s2c$f7uQdl3I{?~sD z0X71~VAm{O6-7%1h6S|1koYBrqoziV&2jVPz*bF2^fg%fOLbPJaDc&0rqU1YE?lL& z29_y|M79bm=2G`Th78 zmXlutK2k89EJLcY@Ux&bL{0}TVINCBgZ%{e@<2rSlAC7*NE@TH8M5Wk@X#LKK(jV) zDLZ+<-H_dg0^FzLlmQqhCtI}pb|Lc`WXc$Jk=)6EXq2|_?BjVBDcq%%-@+1kZtD=R zj(w%n|AugVEvVm)T-0~J9r>M6jI&(-{Wfm!?KAZ)T(log7AoAAhnzgb?@70&2~3D_ zELxxk?GrJC$5IsZsswjpV50j`58_8>p(I`RZT$)h@>uR05Whhl2mywA zs>|U}i>IZny%;r|s}#T^%*%VB`J_Y0+~fEzip2{Gf9F*YA}tnM5Cl=TKg@e!fq(-H zp!^?i2J|zEG63!O*wo`zL36QZ~% z{gP|(e_VqZ!_@H?KBbSsHC9NDQ8UY5y5X4EEm!Fk-t}hrOh6`TcaY8AUBthvr$h z-<*i98io6zhgNa*q%%pdE|=pkLLVbKXc9cp!{0M_BHiB&dM);33QD9Y2F=DG)PtyU z1*y6OE!wRty&R^xqC;pX@;kdedtuk3@eybhLp18GM!iU#(@tEuULDIVXSqL+9v>ow zzo|e9|0WmTqxRMYe|rWU#Ah>aA1=-O!w=W_d(aumNcgehp`7{-YNCw-RHAS+uX{ZS zXikSF20Wk+BcVCu1i5c+<3YWf7Yg;q#?$|$-KNtD*;meQ|K04J1(1T;>TAz-1KTV$5v5F0 zI^SE|7Wf=?gcVWy4gLI3WSkAis{loU;0cJQT$nY&#p}XF-|8*!p@K_}w<&NmXyukS z&i;3>HkUh8iPyDuBvc|Br>I9iaXJKj^*;KA$Iuy`h0gUK<98=Nu1munuDFmAsX$K# z_jzSoA%J%Vy45qE(-6%tf5sNL4u7HUeY+y>k><)LH})<=5sKg%z~R7;;k1l~FRRa2 z(ZphOM z(3LW3S`%=I;O(eyS|RSK)V>#;KQtby#j63` z6ByiK)SIA{9LZ0G)w(?}DC)xZyLYLVDZGS{j_g9)3M1g?nPhs-+fMv;lfcjE0H5v} z3ad&(saM=W6z3;{wlYlnS_#^)+dQ3ZHgLT5MNN7hz?b|Fpa<{cGRR@-;oMXYf@Wfg zz)HJ zZ}imP=6T0^W*>?ygq}6NcVsDWgum8UGOvO)60jnFMLv{9?t;i0wj5M=SSf=C9{dln zn>8HU?HC)($u|0Ldq;3`1=KY5t~-9pz~SF|%CR2?bsVvWv8!5NzirbnT+lnR1pUEy z2itx82IPq{tH=%YEVBay_!GPYP%g4f#v-)0$06j$AP?;|p14=1W{H1Ie~ zg|m9Yc4wqMBly}8_y$2R5jfSjkpU=q(_uV>rdXn>gHS2NFe&VNkq*Ar$SO+M@ofBM zhsS9%!_E(l<@1W+tP70sY5E!1-0tM9ifB~WdNucgVm*tKfrNj^d<`IBTZ@oSsaTnN zab^;EUD^Qr;0%v@R3zxS2gUX~{ckqvYNrHuP+rdAE18qodKln%6peuEh-WIGrr^ZZTNLnim zEy;YPJ{On21lBZ_-)Kz+LLB}aNZTMbG{vdGP2FoEiCClyuy^TpcvPx8@Bk^Y6)c4w zD0-Qzuxo`pRLcYPF|4y%ZD{W3KgX1Li;!PG8Ph!uspQv_VDI!_HvmG^m^v z{5lCN&pC#^Id@aU(53;6nl@GZLC3#;VluInJC(qsr) zOmxibKK7jct)5zyH)4Wk<{_>QiFjo+c3(UenXp==M9)ykh`IZmBeInsP6ddW*`7qPda zJjO(iafkSbW1o#j#xY?7jSLx%Rj@#QYUMTfg4ukrF+0temR2xhP&mCDSuP{>G$Vb0 zcZGS#_XmX z+)@XFS-ZKEawuAPHsFZQC4#|PZ!>>la%3?D?Vp_(ucrG^xp~_wdYcwxcJ5m#ISSK1 zoSPc4e&W?!H;4?aiQD@G^gUsvTeRvx52_?u=p|r=Yr&cS#1xdPFtlw^`7y5dTsLDx zcqq?Au*qrDKOtXCOf%9i)jz0-WK?AEPg(_BeDOEAVp2lI_(UAGUl;t!6Fk-qkA5HG zg}4G>441 z!5e_7WHUR$G27qh<>}xD_XpE(C{<&^SA7=__sun$I#) zT7rA9;662SL}6QC8@yePw9rZI=DFW8dPQ-ow>WkBwc6@Lea9GYQR?)cYO5!-BWgWf z(cKZ;lfbNj$T}%61v4v=St-c+PHvXdGByFKUFAqDJBTbkqHtH>EN8iQ$T#SaeI|zU z-6ttxGl5Ww*oS~2ir5tX_6$lV?l-^_13cj1Du+?S;mlMlhF{!16g~Y%8>us4)?)82 zzM41U1H3o=gM#fz{@a7?u*&ZS&hVPJ7Wxq1Y%^VsSj{lwX4v=#2X6yS!CW)6^{3VB zIS1MbJr7UEaSqu#3teA(jhOgORrguc)$1WY%I{AAg?O~7g&tyEh{s;pB!9B*r5sbW zp+_pZ19UfOH&B59@|+;=0)Qw+&1Ulu@97E(ZUkkm5@1Qyd#z%%Ib}*|RVl${D#1HV*9k|hU z8VQXDq;J8?EoqWSAcNpiGM;7vYGWgM61_sxmxXWfXzRy$YOHghT~mVo70^g`P(&GX z)HaPlQcO_-anUFPD^M~X(S)^AKf}f(kL+!nRR2`r1o(7A*Uo1Di1+i6U{5&Nz(Q=n z^bk9k8wYWMb+HyY7emh8nge@#B2(&6RhJ9p;hZqq$2ooXny(VWqc|m@c8>r`x$Hqn z#Ve3P5r|&8i>ELC3I70Ic@c(H$d~Z`XB;RE z?%&`}ZT{2v9DeMTnlC-Ls)I06_)_pfkdEmz_k{~yNja8J48J`pcoOUjYXzY7cH#PQHkw>g{lV;-&)p8$f2{ zW0dFk%T!CJT$Sl0M1WN*@6K5xuC#&UWO0fNH68^iAP+-VW-h)%diS+iS937cQC!4*Tm{``~lj^xr zaMi-IoX|Pw1iT;^1B&fmi2<=Kh?ChErb1DFp@U>TfJ|F3SZ&M(JHtzQ1X*Ay>z1|= zc^C5c)A((VWfQ!;)L5*ag5nVJm}()0U9eGq=|vPBP#i?MSubJpA!D%^>4od6=saWj zHb!wepFx1ucm?VZOdbYpAD}>B|C9ndPXsnk!$g=r39N|Zo{FL!4p^Y~%@S$32xV=# ztWH9L)!l1MDD)rz?Qd6keQDa6 z3=#O0yTJ-D`B4;1n%Fu+I)IG{A@y(stUm?Xl~(Zq$LMQjyMPYKb_?1GKkD%Y&?}x- z>+jWkm7yQN$BF?=r|AbOCc2qQW-6iLhQwe!W=N9}Xof!C3;Tn*Q65*YE=dnGU04Wt z+2r*3wl}5E&=mAU>spWtwhG&qULmXeA0%8MA3V4TuAbf^^nsfjK9?a+ob;&}=|08a z`rCuUK^&HhR8*zc{C20^-EWW`IW3yZESX9_Ewx(M>4B|^+WU%6$5VxeyTAN z;h?JZ=T`~ z=Ul0eh`ero3Dw5B3!*Bv4;5K}GgKVQcSCim0k~Sx1{JaE*(D^>KOje-rj3O<(T#he z!1eY@V6K5^>V{?Z0f8WaG{nkeTL>x6W~$1AmE#7imk?BG2qa-2nmRVKw*V^gH{#yD>z}yz*(_tQ!J*)QsdgEyf$kAU%kZ@Qijr21_!0 z3vT=ezOYh|s4^0Op?UvAW|kUQcC`SpO7Io+9hyvr22D#O%v`s65Yo?kuyj1a`sr9& zAH%Yt=%p0V*SHxbc@~)ag+g_rxt zCT;EjOj+;y{&Qn2a~fzB*oAd-=p23Me4B3qyUGvGdd!&lw{LNV_Ncx;(yPiC8~m24 z`k6psL3#D;eO4c&Ky%vpI6E5bj!pamq%GVm8dZZ;3nFwab6I?u4ycd|W<=tCYZaIJ9*x6>|C0yrDD3k3TC{SY0y<$WWH{nr7=^1MI14fcK4lE8 z@E+94Z^Ku33bzOL0^L|H5nTd@#a*##zEzG;Jco&=1(}2hZ8XOKKbQ9#R7CQ=2e|&pHmxuY_xs`0o_8) z?3t}Cpg)9=iu^xxzCP5M8XFy8{GS|8-t~-5W6)US+UCKo=c@c&9A_- zoH2V*8IbXS6u3Yy24dSvstU9aRV?Fl^d~&ET_1*85VWQd*aa6L@S0qv1x66dlPrvC zz$rcgxrMvDg)Q3rXF)t-8SH@<&}w76YfcQ=Se})K#tcsoVthDY^#INM;IYGjB;xj< zJ&1)h)}OFYsHUxZW%U);EQ_a&sJA_~hWu|bHt_#O#-2j<{Xdbhr;z0xW$b&q|9_RS z(w~@^b!4m)Yad69P$LfG&I%n;g0rC(U`-lLsV2S~G^gEzZ9@E60R|9n^XGLL@w1@) zOKeA|GlX^Ic@#M>l^|4YDH3BWW;;Jcy~*UBPW4u(deQSaGy@eu#d?L3T>uU1TCCfU zMMbDt#cn(^`niZ)CZ{OOvTX!Q6-S8b=BR9`D;)csRx6BgvFL zkKnMTHTZ>F4{VmTwb_`SjAH=EE1arefuf-w+oJ84LDHf4)U>c#OXSq((ZjwrxBp&j zPsB@$0eG>h71o-=J_e)IIo7kSi0MSN7tX%ewLOGUU=QAeKdBfz__A5}0G@b7wdMt3 z4jgO_BP2HJ&_#-BCC1-j+`bJgLK7qUX-~ZlXd~dt8A9x0B$~9)D@eq*N19+A{!KQm z9l&H}u(S>K%P)`}H+$IP>*y;QK@2O%OT@6EL2o{a$yNj*h#jrOx(x*(Z>J01rUP$n zHr|M$X5iD9fo)c6@Jly0D^ygP^!N2G5>29{3f=XOKv(@ZlWwsmB2hJ&%}-71+;`wg z!ZTMnIuXeMJj2x#yKPqdU{_}xb4_AB4;VmvSMXa|QfkdVqI5aOIV&A8PKsKpjPwP1 zdc{cZG3Z}KEhM3o25et7(elfGpVIxL`X8jM~ zO!+}ba+ol3=IJ?e>8$?^jUh$Nc2Feb7 z$|KkxB@%fk-WUK+bvJGSw*=0@GOrmh*eB3b$+Pqc9_Q$!q$;akKN|U$v)<0xyF!Qr z6Hb}|j>F+Zt_LpQbgU>^#-EQQhheiQT0tyRWWx+tSYciP1Q|suE-YH57cDQx9=}3c za1xNPq3v(@mJ2E=NGr@#mMpBeEU-)uEQI5Q{=8gL#bwx=5Mg@>UB9QM1xr_9r$ier zcgZ^b8aLwWazhGxcW9w<x+Th$ zj0&cuf8Zn6h6*i2tEui;Z}HkF=2UU2|3^6WgLsG5MpuwL7_w&dGp2~kNwtw4)YIn) z4*^lV>qjaXtlp%ZQ%h3Fe#0ABqJ{d|*m#22C|d3ID~!@r7z$QVj2;3{DB8g@*(hBu>|bFHhS0|N=qNV0M5`fs5TCf!ipKKr0i z_#6PypjV#30^p$;z|b-t!oX6PgkgkBtHXijlB(+s&kI5?wdg$d5oE;9fE9-s6$c4! zqb}ptG@~!+C-hO{rXax53$7beg%Ol4hwWnKo7_2X%tE~G3jHxOyby+d8W+^T5=~K~ zF{ouwV>+~>m#z>o1NI1e=IOrWRw*Vr*7wqCV60C&ZtYr>__@-U)#D zrjt)8^a9w9psPKe?ESz`$xU+)j~=4x)JtF%V;T?O7WuxUl>!%Yzl3rH6${eudJp#W zXM$I;yL2=)Yivu*lS%;6*9E;^2Xi>pvL@;=_?-!6(>F#8N8VmU-x;}=LMg}>0NT8D z{>QwV`~jHfFfQ_)IL>g1f&$cPz5+ECYlHU&2$NRy=Lrv1{4=3&YO-pJt;Sjh3OU*$ z?Wkk{86*gP6ecy8Qv}6!H~X`jMXiy4P%6#DSkT8gu|6uC!5)>*0~&MRhbTZj2Kp?Z zD9p8)gNZiS;bK_10=;n7fZ$%)b156jqaIp}lf2tzot?F9#AUO`8&A+^5^Oyua28Zx zr{_`q*U6|7l%UzL=V@s<2j{8~Bjn#Tiht`O>xpZJpg>t0HSGxc3_Y6$JQz5f*8IQ5 zU1o=mXmlg(_#6Y5A?Pv~?9~-9)l7V+JLvp4PA*LkmS(uH9#;FW;-ijOUBQbCs;EeD z3`Yc2r4QosG%T6pPF3V9H8&M@pKd-ScK-@69kJU&GN|_#V<_(jP~iUIJpaCXtI}U$ zZ#1eN@t{-rC_DbNUG_?wvHI0JT05PMfm4Sc2I4G+w$T}VoxWbheQuPv=YNigP}h^r#}PU7J=&mi@wc#E;SP9|vJ<}nwr%gp z3Q00pfmtd^#=n$Hs1Nfey}trl)YbNq7e$`Rec*BU9{tcCAE3VyX`Of<+cE4%hS2L3 zoS4h)27NkcEX3X|&6ttSjRb6-XZOL%gHs+)3Y1hY-pYPzFXu0ql1nEFyt0kV&|2Wk zfp0(xGKVcSiGc&0<%O*bo-3PuWWCQ)@>~d(qFo&4&j|;{tD;>a#&}8-^)Viq)7)^O z{Ockp+D44#Cs2|aVbLz>#=t?Qk7uga<51pzB}Xxm*t$=8U<;LM+?%)Op}CfeZ1s#x z0dIfz0D$v-v3!55)tTs0j^jl`xe$2u4lfD^^SM)oXT%8Z-hy5frRjML5+T%Pu3L?Z z1E;9Z6CZk4IIIKYOa30*U7U50st$NWaT9t28=G_(8c3{%viE-q2M@p-8 z-#T0^g>28MPb3!yOV>eroeyPBiqNGa&r_c#=ZJG^*%_Pvxqq?i`fG!q!U(ZaE5Dt7 z9TIB=1<`G)XTZ%maGW{&eGIhT7zYRXbzx7rD89Zj?JbX6RNgAB{4Dl8unwl)K3L%c z>#&~B(bMNEJ2u!F=M-@1l`uKpz&b7booH;h9;=n_LBoh>UGJlv5D0+Y46=eoDQwlZ z3^4JC0DOGmE{jNK1|q+v&W+m0k>Oj1uBL5^> z{0TR&P{{C=8AB7WgqN>MlD_Lrk>1dM#;z3G^fF|QD?dDYpHa9>N9TY;Gf#8pDA5DbQ!u3PQSv7 z+tN>tma?lvp~RYuE6-#q>QRgCN59OSxMyof(p$7{rWespimJ=E&M09)G`wlcz17g& z{qq5T_7cu`qiC%oU0w>{T|l<8t`r9|yv>e1#X`VOLkYgl5M=?xIt?QrIJjVY8QKf1 zlU5#kHdwk`)1LYaQwRGRRDyYHvC~y*RO|&Rz50aPl^9qqZ2KUw*|9NUIrb{PJ$Dmp z-mjXoF1Kq*fJAF4rVscG_CV+lzQs1**ZY)Zb9x!)^h^98d!qgZ&cDE3l!d zw9*QYl%V;-M>P=|byq zGOt88i|n*{)*5z<>{P{hsf2a1!<~mQ25T2SSA|orz%t|zlf2fWQIQb@T&s8|E)ZrG za?m}@BZ&K=#n!!00gzsYHb7(INEU-ri-9IuRRZg*aUeBF+>sN+;tXcK9bKaV`BvQd z(n4pTsP6gOC}EFIb*O^;6I0zvAv`%xexzN`4yu#q3S{08Fs zd0-x^XP|`m83xHoMJuTj;2th|u}&A!(Q#4UQ;#my+lyKiaL9FKouPc)W$kSUd~Hn^ z+%Mxo+eTP2dCRMibQWB(JBd2Im=L+(Y71UO0m54*wj%He&!ZKp69JL(YdMS$foo!t zh%?tHTuaj3Ab_63FW5fsC7kDMI3s*(vA>6u@vX3$xnaS~TSVy-!O`)P)~}F?DIxOW zgUD;4F@yct+y~+bqsiKAJt}~ngLTm2(+gmt)J3+}ug-y@WA`hs-znVnG}d-3b2-o* zSEhnx{@AI^;*M}iS!NE(P)C&g9``&nF@ST5$+&olPj-jn`D0W4DAB^|bLCIuC$QgO zGGkJUj4s3GnhOrMH2W#MW+DxyYC}3YBk+4TF0DZWtaa+uvMlQm-S}?eFUw;*;-{D_ z<<+5qv-@%SJJ#;($_CVhx-6Z2i9hNh*I>>^+Xehw=t5{W2YJd)z`mlrqtt$!JdOor z+f*Ku0Q3Q6JW|&mo7wCyzT#lY*%D?$it}V!ISof3QCM*R`+}naluwo9=6YW(q1O8v z1UNn%6h3Q?_7&9@0yZb?auU@x@-)eU(1tw$zwAH*c61H`f1NNo93w`-8K8X?ZCg2Gv6v1I+J|s16V5nF^`h;ZEbw0^CC8{-}nqE|G zp2X;&k?0e_Kbu7^sDlu;0l@7%dR0AtUs~p|5Q;W&zHx>BSPHaZ)5yhQ21kc4f+BqN zU>&7A--HbNgoWPo06dTFqA4U_$K4Nm9LpprE&ooEz*zu39MS@!N31#FbFu_^Bu=tlzzk zbW&I?{{#8J9;J<^-(%qD>YcG{>0C%<7a&`BS5Z#(7hWJKmQ8b)WSI zN^yQ)Np7~yYKu4WLxXBh4$BPu0`#3Y^0XqNS30=dB~xP;Bo113S$)}er>$!B&H5vk zBsCVB5vBmiHnWwX8i!9#Llcwm#k!q}l-SNN;5G+g$9CY;kEuaILw7RUkf~;L`9rAH z2}eI+hxrZ}2O#WR%Zj$qA(dZgr?RnXbKi$RhPVc*Y_WPO1aKN{|AY-zTTfA2l)F;c zc0q&fhW)fBaK4cTKQRA5V@z5>FlUa--!qa{6`VQeTUQ{t0NZ46&ex6&3pOCW;RltO z?tq@aP!eSY#s@N>T#96Vc`7b@N9Z)5^pHLXd(>ddSrzVHVN6#rCdZ*2`8 zI7i;Do50O{VXEGMdz2&cJW~f^XOH7_@pJfKcX@hHY0Ao$);XS`Z5yT6ZW1bunCh95 z0iQB^selc~{7DVajI%R7RU;SF6Z6w-*ePj_*(ADNiCr0;c?Spngm;H$>a`3!=xeL_ zEFtlZ|BtmdkB_>#{{Is)K*Zog4H^|SDpn9}3E~n#4G9AXL~)751*EM-+ge4P0kuTY zNtEI3XtZFhRf`psT3WG+M%lt50p+7XsZ!Udw7#c9D~ckx<@bD@_xn9d#D4q7uMbP! zbJugvcF#Tc+Q*E_# zB|%#_uEUXu_R1aDT_r7v;*kVkv&}GISJlVU|I-%wt3g{E8nBb%aQP326VXEQ1Ja4) ztf2kT_)KgavaiNF?q+-(Vtf_9k<0jerx|1#SAyV{LWO%WJ$o95nD3($h%kZc6BD{SUsPtxZC`dh#P{^uNuO14eMqj&c z^4w>?GFqLSiF?t@2b#-t?4KCoP!9Kuw|&@%uH4oD6!J`KM%FZHg>$-dlnmP8t#TevkcQay$?M19sEKZ z(|Bf!Y9GI@Uf5}=04i?zN2!}h3wk%Akxll4ax<5L?-~!^cweQ_yRJ>W=VML_f zRWz6SIT_$cC*>u}ie0E!-f>R*`g1#`7#fLo0FqWMFt$G9pYgQ&jr;p0bp3Tu;sr|B9)f>Q@+p3qJ~?F`=~Cuw zzsw#vWp3_LW{O{?6HEntO$y3*>z%~vo9Jk+O7Mc^=QT6HKDb2&HA|=zxX74??tmmww&~$m7WIiO7cJ-BzJ~om00dIc~2r2|OX&f!OMrAYA$6>ei{>`qs|z_`x?dad~9x4K0Zm z$Ic#c$oT46{KLJ&3!KQBbZ_Kmc6sfr^3l9%dH3nuH}tXH`y323@hYp10lXW=puq;n zI64{GoUC`Lw^p%w+*2fyc+uwE8Ki|)@H08$kjcr|=E8Tlr-561)6a8+;|U}b<}G>D zW0&G*SnTmTB<_W6){BWRT%4y@hjBLjrDSzAv!t;D7dsIPwf!-$f325L^>K8ZhObpF zjdak6cD2u>9SLvA6cdyZKr`#z@mcjgyz2q0#{U3Uh}qZ;=wOaKP~lcQy8zF1Ypb2A zszIn>;^XxDaO>Ayk~91`Lk9P2PW7Pp&Ysiu@%6-LU~qc@(3EB#-n^V&pjdfO7I%&u zhwI#5u*?nt^8a7o;Y@fbayy1@rzOKm?(Y@7K%~XUgeCuE+Vd5Em z34R^0GC8hSHO9@WNamF0*=0Qkmle*^e?2f8b+O6$P_Ha;_ip zd7E4{G3?uts+HlJE7hv6FW8n#L|Qb#oTHJ}ZK^^^-7)}K@Q>>@+BK1Cub)i353n5L zA1XSTE52G77a;-q<%Rn~idEH`@_eG`4QRwP{P^m^HqLwrtNUG;JhlHO>tR1MM3G3pks}paaC2tSII0+rHiM1yPpw~H8XX1w0B}KE5 zj7_upo;pip1#ey!WIeLe^c!TTBg;jxS`u?T!g@ro;eFF9_{>clq5%sb7q4;*~Jtn%vN zHO{1|V-u665^%MZGXPbwlB=iFVf>?+KrX1xuTEYynXp`qps(u}1Az)h~)}Aj)$s18SZf>NPmD=d93P3iU)@Hx+Ixs^_TVrU3*6 z*OgSgJncdL$e`%KSPYqy6B9RhSk3R4m{;+toMOA;shKuOSl8!CUk`+%&z#ELwtz#> z=prN|r|*|zkR|mn7LxFDFH$7@Ox!eJHA6~{IJ8>W`8e@v;v4DqeFvA$DxJ0W@akHB zLPMzkmB8mJz&0g^9W=C|WO|(wTj!k7SD?=pe;U_rN9}5Evt5u9F3a`&80+G#X1$>S z;_gh=`JEfXk5Al$l8?0%PTVknz$0)`$DGSsps>0jM0Y%?LhEFo$9M<8qe9&}-NY0i zBWUvMzMyv?!-}m-jGQWOa0_Sngom;ogUgDTo>2#I7WcBZrtYQjK#ZOREsTq6Bf_`* znQt~RTT=6t$jub3#ga?ymF^b9vyFkVB+%8!Z&jnm^=xBLj1jjtZh8AhPpQGF6| z&X+QZ#43mBr-xHBf`x1H4226MWEA$#cpc- zy5yJ%$%*gs6lrpz&Z^cahKs?qMK;hgahOgIv`?a&OijWtxpt+UADr;#2kMI~HVr+= zU!z&0ZV@wlGV-BQ$GxGmOKWE7G1eZVheqbdKDKr0?6RW4=k^?r=B$qIERG>L?M^rD zcc}?+Z$M{cLwqG}nGIEu)@zzN>y~=&go4sh_|2I%Gzj53t6?4#9PIZD0 zXUK=;d2eviJbtp`pVQFAuHT#F`~v zq|E{8%X7ohfZ^&FNoZla>jH({EwP>3&z)FnRjg(Dy$Nismhj{Cn~D&l`VFbo8trab z7nwOP%evcqX@GU@Of)wm0|<#v3gn1D^9*;O$LbbE%UR>i zE-MUVr>AyjJ}UgY@MGknDAJlN8^o^obnfaZ;l8tm7KoNQK1;uCsbx?L>K+O*d^_i+ ztqQ)tY{e!J8(IQourz6eu(e*qs$8MA96UG|`4Y7R|@v~VjLd3hCV|#3B(ZGhA z)~G$1KB*%^4 zm>lzm;NGgEIl!hof$?eK4c#1FL(fteTdp4kQMF!&3wO~wM^p8Qvl0@NN1GrOc` zB`43<%qrv$%((r#zyuDmb`darC|Q(U z1Waj@OU%G<Yt6mGY$b9_Y;hXNK_ zY)`Cxc1e#xCEfG{!Dom&H+ivSdQDALO=Kn=N6+*^*Rw+hvV5zqt$L9?QNQu_-8D|r zoW@710TVu^*?oHs>f5V2u@br84v8*7x!77Qhe3tHg^0j_2)3NeEi9&s_Ns=z!6x*a z-D~ikvx=*0Yn(Hto}M^kDjtrl47jRc)AZ>gj#TziLl4FlOSBEii&?X+YX*RTR7egH zZ2oMI5|_;dE-<)suRJhEx%?h<@e`Qy?JX(Hb%kFHXu#HOuWFmd`gI*bpQlguRXVK&)zzYE>H$12|2M%11Pj1IpV}>l(A=L z9WZ=$Y2_Od&izMWc4C)itel?Bb(9Abe}f<6GOYMYU|m zSX;(Xxz^U2!inn!;Jk>ndsp#Gxav?KoH#LSi>g>#CMsELYr}uBwxqf}Ybzt$vo;Pc zDZ+}!;KHzPk8Oo@ERLdK!;VoBl^ccm`b|}wTE68PzEflQ2VTLhkU-yhj~QF-J!4_u zk1{Jn+DXkr@jy(vWf|j z7?1Ee-AGG}nvB_}ZDan8w8veUZm<|uxfyZ3YN}i4zWQ2sg09#%Y)OWyH+Ia5d}w#E z%&PyV{+7k2tUV^rI=9DoGg?35oO+?6zK65dfX&dZ ziOrO$g_)Dps{$L?%v}wcFsJtH=nE4)WmJy}#XlV1^ z)~-p%(BN|%93nmuC9(5uZp>&x&vL+7r)SBdeJfjcM{9g4nqngD7;KO`SyozA-y)l> zJ-rB|a#S+)5j+OF)NhzMqub<1V!aK2+XuC#p5KAK*M04&C4BwYnFFUu!zM&%VYu-Q z%BB{Zn5{{@O`J^NPcPMZ7sA^nXv?$KA;2wGk{&9#UtNrI`$$noJNH+e*&WBY7f#~X z^`P&>y_>Nq>u>4XMcMMy*azvp&%RV0&<)r18uHcNVL9#5^C0W_uylU~idlyRIR)4f zLTI@_mL03;JGs4OW9Wz3EnFS!l2E36MLV|Xvp7r&xZLNFaMK%n#UqeVPC}7zj z;5t9awM|$RcTpy>9a~-_7{=L$m{&Qx2#r5F0LKxAVdhQ*uR2p*TWlp$il18Xw_vnzt%lo&M7!5u zO0$(pFK!0+l>YJYz~ zzku^1dgILt4=$W##X(EcfIz$Of0*43#Z)Y)>;Oe-B^iGCekvdNRN!bGsy97?>L*gl z>3uG>Fv(8|QkzH(zWeZxem(0bPc2Kxso>Bpd*#@~+-d*c+`VE5#pyV*o+BUA-wwk4Jmb=kW#= zll;mYN_|XD(9unNGk<4MS`AnVoh2@#y0kDlAt<<%f-P(aRIK11qGzMW1UaXw2~^F` zsTri*uC$%m-6=e5-kVOr{&ll%&5dl4KcN1tpw2BkbJ^_MCP$2dpZ5HQun9 z3GK+k6Vu=BUekQ%NQG&13}|P&U!iDh&$BneIUUYsUsIO&l?i3-Ac^QXL*gIx_Ze;~0Xb>z)AjaxgK@3@rN)&yf=uoPeI<1QADNh?=BrF7A5OK? zDm>)i2*NWj&GfJx#088Z%O}s1$}AtG?8Y^Z-9)ety5QS3wWG;A1B^$??ILDN+i$80dMi5n#8+_kGDS-er8qPuBqLVnmxM~Wo99k zLG>qC{q%DB^Un0s9RUNJVB!W_O{iRk=oNSSaAPEbvv-#5{V6(kuJ&PbU9M!*9d5L1 zZ*Ks;6#n{DC!uZNzDv4WfeO$Dy^R}jGJB#FIUMYaA#8ySl;|L4!SdwQSF!%AG*n5^Jlrg>SY;!MDxo=9L24 zvH{zY7ZtHl#Ky?1aouo9uZ?}0%ik#EuL(^9kJ>THY;JpD<&UmbRmI2!{4cd^@%5)Q1~a^GT!5SaHCB zmBCo#4behui+l15-4V5^9{LBYOGb+(qb%rXzP}ese@9!}-W`jF*mwLVLp~=%r!<=R z{*v$R`feEw2iS@Ue!_^UNO@;wWxkyYF5|nv@K`>a0|OOs7?+|sr`RmSrI|tMm81sW zodrx4xs&?xn`~m-&lz93V^v|SNBo7t1g}M)M2c_DDv@Jo0=N|S=#G9ncUnmQR@A!Q z-!9+O)2J3~mmdqyy2spYddwI)_k1Xh=z!-Z!t*_&W7q#NgMXgzdqwiy5}l#}GqHKNFAnmf+ds1mEu?0a7m+tKq?!LJn`~ zQbCr(^%kMQrWSp1-P8)^tP;<+T#y4llZi&^3UpA8xRQ-zL^rs7U-SRhc`6U%s zS|~qF?+B=gxj9WdOA{&iSl!p($ZKGtkPDUQYZ6gY?$kM%-`D8(kMq ze82fs7h2!jpnky3RHOFKo$)1pS!umeHLCE%=tO%H;fLl9vwH=!=I!LF-JoTHlWo!S zXBrIBHj>6vb$()7W(Fz@roGI1ZJ`QvM*Abvm+Yv89!s?I+4(wa zv_Z=?hol!Y=gxPovpJ8KzJ|YAo~BCrsb(vmIt%VX-`=LQd77V@o%=1RxRReSY~Ilp zk*9!2XS_w^DUQ_{eT*i)hb)!FGk$7I9imhPE<58-QtEO((U!7lnYThrgdSOI&A|mi zE@utqj%VK`zPc2>)AXPU7D)q1E**UG1Qu#-+*VyN{ueCx4V)$nNnmcP?pLNXgR4mq zsY>g=`R6Jp0GlrM(~h}MY2yW{J#VUVgC<)!f!tK*mmAX0$_e%+X)u*LY3t93^^+kR z&%PT}+zfsgS?GPhWE>q#2W~-gAa@$`R&R#L%UbNUr!FO zprRR}=?&^=psvvzkbA4rJ`W5Lf zz0a9}YZTQUG_YEuKMvZuo5bMzdtJf$2j_+itWgFQQF+h8w4Hha+z0EZ9I(dbfCUV0 zQ9fKr53Y^hg6nY>tWF;T?3HK+Utg0N0G8xC4`1T~z&w1FeH*abDG^lvtEy-5^$R?x z{|mnM7hK<><4<$o`fNuRxSpDxM@M{GT@ki}5&>KX=EL{4Oj2hzIw3%{WW-9qps0l|gqL~P&xOwtui-2lK^e3}F}w4oyTpLv=OH)9&%qg|d*$!E{Zf8$N8+%13J>Uv ze>i+(?aWgPq9TkFndxT|t><_fk7SaS!V6|c|sFuwg^=}z0 zT5?dxrp=>t2^+!iTXffJtuySm%y;E8XB=2qK&(usSioDARlW(__QFT>)DA1lux)(Mq({xX+FQoCIT2QYT0SK(ecj#JY9KoSy zsA1;N@QXS-M^?QvgFV!aZ0}Y+{SoiivFu!4*%`mKtRVKZy(8hxm1T+5j%ZfiEL`-z z9kyV{OJPe!xme0GP;%%qPVuPhnh;MjF=Lx)jiL+AX`|m|=7K3T^B_24M}2uu$6X2P z*|jAaf=Tib`oXX0y&RAZQ>Ip~A=(K2f^wT}Td0G-J4b3=a)7FyZTn4xQLWrQzmNxM zBAYC1!On_!wKo1-6JE}ka(Gs^IGL}1`To$f@|7jhUa)qb8fVDgTBn{RqiIOu?+JSz z`}8W^?+x=*u>lC-!@r4q5Wb5$ygnchAoRC26c6}Ee!FVn#@3XOC3fjC#hU*U)^S9FY(Jh!j8XMcmT5}IYEo5+aFQ&rqL9z zZki_eUp)1fSPa)>SB9t<$!St+YUR`G%*G#s(8a$f3ODM#`uG>!y{LO$4hc7X zLYpfp1@>CQK0>sQvsk0!vi?xG@oeD14zf-q_+y*iyz$O#2N(YYRL!;G*Q@xR6we*% z$h@IGI8A5?hI$X0Xi;HXlY)FTGUtAcOv^{y^#x0C2jpOB$B*e~v5gBg=<3%pRg}(p zL%)n7&T#Vw#%RbJMBB(RHJ#Xe(;Cq)STD!F*fZRu1CJ|C_J+PEg|z3gFKHgGHQ3Z% zDsmJ>o|RB*7Ya{c&T#uvYQ+h;`QawHH=SjMk{dxulg`w%jVe|HspWjH7^w2n!rrcy z{6Ze|@#|E+S>=bDmQCHRJZsB4y4>_K)tsaTE?c_~A}MU=s&vQjDdJxU3ppOU+VeB# zQrcN&YzNXF{t>wuM){3?%{7E#z$EOKIL>L(Koa9iv_p}P!`-oD4sM!0W1Z;VU6e}Y zd_Sk}k;O1dLFzAj$G_m(n>RsE{EKekrYlHy?zaKL2t!ErK+waU;ii84_H>hNT!}_m zsC$|q$?Ybgo1&`Tf%FUc%w@`D5FjgmB~b>bJ&B0-!bGNJ&9_g&v1)B1mq8;$?pW** zk06OrrAvf&<&Gd%rOyIcxgE8sBU1yS$3xf9kqpP`t{ve`o?8ao?g$A8usHS;&&@t` zt8-!DrepY&ary6y^ZPhUePpP5n%_sb@$0>Wsx7GT?0_=;ycNsur!d>kTHekvxe4y5qTNh<$|ow{@DT_0!nT)00fWAtuqDEB+6N zd3Y?T@=}1)neY;(U>vIy=UFXOANsFsj{)sVY5=3ENxe+(9bcwa3&Ks80Hw27unF%% zah9MjPU2TaRV>r5jH-B?U(zs#z<8;35R-iX6l2qibkYbVSM%2wxSqVp8Ezbd(8PCA z;*ZM7$V(^w;U&XKvb=g4>Vj)$uIVa}HZ|(8(BIU6ckJ;<%DV--1hk3Q@X{x{i;sGf zo-5Cik?cqu8giD|^aE^#2fP{oV7Nz(wwj8mv#~d8`lUWYW3Uf9lA5XI7^&#)ocW1V zo9wF9l&>0srt;)Fx6)W~*kVv@xPE&oe@(}TEAM2Z!|;$gOBV5NW~tQ68mFliY_U>b zPglvAw*&bV($Apj4AR|h02IFUWTj=$t-Yfxy8lUw--+%*BtW=asct=VKh39mCt)GT ztcU3N)`Dyt6Ar_(-O43?Tmfx8epEY$2#{EZH`6{jTro{k)HH{Y30U#pkqgU&J&_AC(#AYTutgl z^_w}@{A5kls_?DlWJr_jjn_t+B-}WFx@-Bby0DPggMs&}#=wc2lh=H$Cu45^C)}GH z-7S%nq%7(rNR#cUwIc?1;|$7ydLp9DSuD`D&o81<=s^9JFIa)bf5i{J_5epKuQj7^YzDv z9MSc(wAvX78J-+&PlGhhrCKg>JM!j~^ySo(;XKwc1m)pYd`!D)aT`XIS`mMX&xJ^F z>otqmCNiTbQPWq9fAsnJ-5D)2_V5h4Q*(cUwH%WO7Ms~QjIF1pGVtn_YdAT?JcaIk zVh*Efn{km~$S3BX;cwrhsP5}eJEHBNEN!{1GkJ`DnjP#+vhySxe~S4_ek6?zF7HZ{afUCmh!elQ-8H!EHmJf#N2-TN{%b-nMhXfB{ee+w`0PlS2fxI zx|TRVTeVn_c)_UgWs=*1aN}R#Eyv0_b5&p7)!Rrz^sC3DKNgk`&TCHRki7YEZI1$8 z1yi(A+%0mJ2}o`kFevHw_Bsj%vufjGu$(u5Dx-9`@m(Nt<_ZeQuliWRR&PP7!q-H% zBDe_?maM>Qx`z-6Yr?S^TT8;!6L8$_L@YIrj3pyzRXk4?Al^2Nu*O+6zsi%2sib!ZdNLW=e5; z;m`<5bQWzV?S9o#%?^&~Wo@i#NU&8_mAV5Go){cX71XB(hzNZTd!Q*j;Hf%fVy{SL zYa#R?&K?i#x<$Yfo^!XJ~<~jY`>YO6-3{!NvE>bS5E-)xT2Q_Rmn*{u^OaQv&8z5 z2+{jG2vM-Z2=T@jz|D}J9|IYHIE7+BIK^&0$}dua8H1qG)`vp5r-rC_8x>R6WAeZX zLWMgJOjjJxX7C?XanE>_7aY?|H z=Ry_21b^}|4Hy{oT9A527D2`w-Eq3Q7Pp8fF27QfJ|oE=7+d$w;vqILi8^mdF0)^z zF&H;2*eQgxtwCCi#scikcO$-z*dhD+~Keq)-wEL7l@u+oT0tA5v#Oo*=9Xgn=f0o~I^x zZqIKL8wc#FY{eYwR+y|Q%<_atD!pMXz_^Z0O)#I=ykq1fP-S6Sy2~>Xz4g(wlZkuL zxs~)sAksVtp6qxa2`2*SA$IFhe@6n`>pn4(>nNeKSZtOo`3xi!3`~~uqeZ6Bt2;f2 zD|)USabo9E+AUQHrer&D$Zt_EMXt2nA zU$SBAnvA60Ct^D{lWrDeY6V5qc=<^F`g5k26|Jv*Y z_vVlDh5BA#mr&pSZ!u(0E42@0y%njiKTN|^jS>hK(X^y+C~2OU)g;nh&Ev(r+1Nz`F$sER5Qc)UrKmW)$uo9@nno9x2TY>1; zm<(X)JiySZj-l7XJfO{U1JE9!q-~A_f*~lUoi=-1k4}?}|ES@5b(2veqxhA2{3D?G znL*IPIdjQTr3!uo?C;qNP_-oALbWN}TcV@+r`#kaiH_Cuo$2lGDA?3+zs(K& z$Wn2+vc4xkI{srEx=d`QIb^JPBK80ijKcrwLOH~kAZCU|g|5Gs2r*^-n?$V^S6 zj#svxp8;flL_WM3_ztNRb24P$`&jTjc>|TNCNmokI1b19OB~*Yx#mV*XJ(qydUE7- zE~f>OnGLTOM0y4i-4go-8yj9cBs&n} z0)I1aB{j6C6U{BPbefZ{fIUu$ZGS9v9hBytD}*hw!CgEY%tbb&|5C(8&klm6NAjla zL89pXm*&l8`)+zZ3A^$AArq9lE zL6=Urgd5|S40_u!wn*!liR~+Y*X3#=lLucShr}oO@7}b zKK^`T_~~vSIYXwM;f6)h zTA$3b?d(H^Vi{SfBAMOZ2-$w)>~QKhj{=oDQXhH_o|67oc?-R!-I#wHFGomZl%|f@)~tFyL)!1>e3+fQ&LwPK&Q_FeL>%K1^mCEIF$;jXAbLD5c?#)GZeo4I5Oiq*#_Js2qLXK zupVywJ++BnU&~ocdzX;z@-~))i(=uTr=)%gYTh|iuJj?aF*4p3B2EC`2#u&Bf4mq0 zyZXRgaDfMI?6Ed&))%B-n$rB-Uf?M;36_}Byy8&d%(Sa;)~I;R75$WE16JB^TElm( zs$73kdw9-D9so`)qDb@d;p!)&4w^Y>Dvn%_nb;+ZJyL{KFU;^}Gtv`T`n~P);JLa#NaPYa0Nz2(GVju_Cx6n>ABnJ+pjlC7Ag4XhDjE1!R$>&S3&Y* zeKv&Tb&|6!at@o9Kf;Ywph|Z|L|Rk5X%;v=fVyi88hxs-$K%}2kxPZk{XS7}Oax%aC3C|A_@E-^EFHdfZbkIIUw%8xoiwfq1X-5}f^YB=i+kk1w z>k8u62gps@@!t?*X~2Rr=AVprW(LM~ETzkh zT2dn^Y&v$4Nl$A^R}@b1_<{GH+G@)*By&@F{EfAI98+n9j$^jko%q%M#r{kW7IU&A z^)V`F`3TjMZ7Q2@CN`e|nL3XY&|k8bzd9WcAM-o#L-mIm?%>M=gBKTKXYw|lW1$@1 zI+JG_#l-3~-jbH1a=+Y^2albFI}zG?XW@vAEem>j7(+6M(7P;1{FKDt zTj#>Mf>P~)GLEahowGvNK}S0Wg5`cQhZaN+mBhp;5H#>84Fmzs;`Ia4Z@U-f!*{FU zEB$}L{C7+s%f4j$lhrQ51~SAuEogrf?R(p3gdTO!d*yn&wilq?KkYOs9(ANv(Cm`v z3P>*=tJ!`1)jS+65^Q?+bc-`pA>c-nTh*fSrl(UzgDCU z_w=jV`AY7%Qg|tJMbZ~&n!FgGjMjWhDyA)hH^m6uroR~gZ+R)h9^uA>6tRz)jbuoV zTVWJPmGrpx?7+=9#ymaVmkCXZ zI$>G-%h$;?12M=rM;SDC&hg;QJY$-J{*S7TZBghb^O*8PvXsF)oF3n`XZY5!3^;e#)eKwk-+s10tWev` zUl##L*PUI<6f%yg_X=$R1u~oG%1IUfVo>;&V@YAwxL?hz7!FuTZZxosmh@@OPN@gG z9oT|b-TgP_(fKD3*uwlOceELM+Q$Ex=IGTIUR?*(-E;ReQ(RI04I26knFoCnEaS#dz_ zf!CZs9Gxx9`N{Ya?-&XQ49t!uK!@4Qlu6EIIGu#*t#!=Rhjnj%*EaT6MjoX!d`<8R z=X7Utp_puM@EYi3jM-eOj`6A5GM?5mRFxUim8ynZHG39JFVdfa^`}LF!4cmzXxdNm zDH;&Oo?8C)2)Ucj`b&-d26+Vsk`Q7?GwH`Ez0Ke+B=|aoS;Lz(89ac2Ch^nS#_r#V zfyaI=45*a13n%a=VfT52bFRy1zr+iS<#?N?Fw36-lz^JAk`sLYgzvma>BGmO{mhPA zKoulPc+u0o{#n5j`1E#<%9D2Rwk*S@tVz97{YeqXmSQFzTC1`Y<4{VQn6Do_1l^BT z_b}#tGTaE%?T^lRj>@l6dj+SM{sRei2GOZqIK#5_xQYkW&sD_t83| zhM-$+HRl?l&pgr0XaZ>tX@a=zm>v?o^#YCQejzeh_Pb=`9!Dd;$r0nbCz=XK6Jz~g zkQgY$FX12oXv@dLThI1_s*Xidh+xW(x9+k00c*-H!a_fP#2ycc1D9Ck=S>>ZuB zp8FMi#KcVp(vdg)OS(rPY_|-hQIEe!@0`+BFkryiY630BcUyj`K;KJp#M#JrYdE`6 zps^k&;LOElYIR@QAz*vG51w`7fjGrr+;7(STo{Mk;X#rZa&PT$XR!!X_>$k;uwDhR z4Y`oCjYxXaRnmrm117#q48t7o3(WzF=Q2INp2JPV=tO_GJSNx=@?lTb9Oxm|8H_Rg z{lrGDdiUUT7ONh89r;U*nr$rS1c8KGuS)MIb;dr(1!PKFw*dtM=Zb(;b47G6djx>^ zmj_QT^BQE`YN6z{@h=aFZT}Wy!iwj2=5gkAws42D@REzQs)gGVe*hnuNJXGi;kz*U z?SJH}vNb@k#Z4#s&ej{(!>eA74jO7A6x*8QE)UYuAD}PWtVNnGNQJ+GS1RAcWAPp? zOzGP%h`d1vvZ&PE-Oj`g(hha@L>~4|@2_&~_asZ4M9D4HHB}~@)3;*$lz1#FpGq*V z>&8%2%cD}FCbkdb?vRN7SPdtIG|duskZOQT01$kDc@tnp?+qohnYRnPu#nQs%xKPQ zQ-|u>Q~#uywm7>Y(U#iqB@V{)`n{+fk$i;gpl{-SF`^jg9G`(wEub1gy^{JJGFQ1iHJJ5T z<(sJ($(nTfdrPs<9PCq+njOOW)dl%^@8;xP?B$jC^@M4yXup?j~}Qc;6N6PfXbmOm1!o+361ZH;QcM@aT{ooiq@} zVRh&=?S|Lo(RPB^3cw61TL=KyLtF9HUn;_6Y~b58p5R8+4u0^l*?tUo){_l@Q3f|-m?9J{>QpIbxk>uUO zV{U>!Uc}G3EjX4Z1zmo#%CG}ot;7){SPSmpo5^s0zJp>zfedxGf4-Hap_-pL@0Lb* z08h~a>6i0kE9b*MTJJ%JXSGKdnWw313L+~eZ1zI!=9#z&E>>KA*>@ zkCRA?LdJW8VN7iI)C;7UO_*xsOTNDQgpQTu`$eDT)3j3R0oC`=^`Pb7r>5>!{&01A zgYtQ97;@|_O%r*F37L%&ZUtT%;;Svv%D?|e?0ag_r_T>s0flvOX2tv; zCR;BQv|bpj=FI`U)=Fshef;5ijrsh+o2hqEQ6lsBBNd;hzpZop5E0}y4YUMq3Az|W z7pVqD4xjtTyRI@o&W}iUYhKX=ATI5LV)kDgt)~nxj;ggWdj(vi!HHw#yfHl!m5dha}u#;Vs~Qqq|2Pp1AdhkRi)Cea&VhfdC!?R$BE&1 zo#z*NMTJTzlxk#v9^1UlSDp@ZCYJ724Wa|`T>-!19JF(atp>2Oj)Y7BBAzG5i>bu} zBMt6*U=YirKLiajT$-eWOvi;A?SWwqooZpu>9&2i#gC8fn2oXSEOU7hS#mm00(>6R zJ`VwlMY*iCEh1M3e5u7ee_B1(Ws15#19_!*2QsO54N!Bf5r6Jbc@q!0WbOz`4 z?4_Dg_X{Qvf95H|QRJy?Q-Bpe%&6+WQAhy2*H0RSb!_(BdqvJ|r`|d?qj2Fp_sW%d za^EH+z&oSqG|cO&fzAK`JSCAiV#~iXJlkNp$D|9&zNLvXavz8{(F#eufm>fynd;jF zZp6#5Rz|v-nY}ztzt@v4r~V$+6v&gF0p+e9d;inZHl5=K;ino#{5X{Y3V%SO=+P$K zN)dE^Yk#kEMR0M`qD~MruAuqRycx@%=MVsI4c0K91=vfUzlNFX4fu5QMKVM*_sD%E zJiU%!%#nLE;t#2~{IFjJE2M^dSPDh%VQr)*KeYywtbHo1%wq)f6!=4qAv!M`RSP(j%aRUL5_Xx@>Sc$+iv z9;e|xv(cT_{{3^ZoKHTEqwywj39^!eAbO|^vacwR~YO*hvlxBe}(g<5z~Xc`D5t;+|rc|0uv@TjU-u z?rB7UX$ojfNSo<`rDew#(sp@OXhyJRZ z*gAlyWD;9rwxBlWn%xVRlR3$4fW0OoqL2EHPc#6$M#yG zgC5U@>1z8U(R+AD!smdseN7dKXJH&e+?i_1rV=Zb>^^0I?T4fZ>uW0-4 zeT|uxe@?fTM<<+|-#VeI&11`L8pc$TEv?@pgx5AeI8z-4m4t1)F;FE6{jvvdGI@Q`}2PhqtEK zKppK>+6&{QicCvyPFRV-Fz!%c&nU{yvSvMtH%rBsUmtMQsR% zdgL22==3k?9)~LY7@Ljtiq1Fxf)dXSM1QK=TyE1tCWzNAI1;-L@FQy~J5w*2AIyE| zdFDrMA-@G@m11)uYYf|ykedLiaX{tcm3ntm&pmR8H;hH-SKHaRbiAxEN z)3ZdY)B7>kXVw#DC%nfRMN5$5vE5jLyvOQ;b;tbNb%$9C&-&#~L5r!Jg9yYHr4;#K zhAIMK>(1Ze4&p8t&ju%6LECQQAS^2siJzACQV&{G+T!*2V+{oo(jDa*bc>4pjvW=x zBGJ0ctX3@zp=JyC4EbyEl>;<2Z<57Qw-kHjXRmqGS!eyNsYVJncIXAulOYCoI;fLA z2S^Sr_^X#bS;CS!kR4N>-Arx&4qB#8#_gxGbM+{bQqgP~uAb!Ro-0#D{7Tf#aW4_X zt7K6+bxb0gVRnzvi1f5Gl!Dne+!zrNo^#xF7YayCI!!+@WNhX-jrgvj@GY02xcn#= zEsJ{cEvAzl6GQfZ+>mJMvN&1NOWg~(Gni0w}YslTEzo;!gOsb*!;6IipJ?6kZ$ zfxpMrm~W&Ef=nKLGDq|L>1HPWU!s}Bf&a|V<~h66<4uBtN^706x9vU;nEC)(c@{#j z6)F3IYdzNReq!C4D&ilBdQ;d}WPx4mu^`qaDR9Mvec#pvABl$A8JXiAL=#SAPM~yr z&aWJuAs1J~m@QNDnUdBBi77o=lKi1H0YgOl2tQ95!^>*=#02fBB9v={C_sEd3yO3h z|NMbao#;SsNlO240gBjt3WTx9S2xjv=5n+jfdpt6RH9zNy1lYo4g+^OJACUaFq_$#w-I7fdq0 zg1h|m3@^2+dg`|l%;FW^)U<|T?w8B$htEU*W<8wIo*oZ<^NEtox-c!k3mD9U-_io! zZqdJw&(Q*Fs42zdk!Q-j8RT84&-yutQd5g5uQk;WOR8(B)NB!!o~8!a6NP?3G^@H^ z*$D6~#JZWq~{TK|Q{Vm4>$e0p}jUgnS9 zW|Yc)}C% zWqsAL(I6nwxu5zXkh%*xsEgLU`750jJ;Y{;d3q#AXI2%GNwwjk;K5XLNBUrUjZda= zk5&a_<`X{kC`s6U-hPqyKG*;3GaSV}NOlXUPHgBe-0mc&%Tn4dn&0&bLoh!>Gr;-| z!^u*Y|J`9&>f`Ome`o-Us0$|le{dK+|FjQ}-4mI08b1G&SjD!hUSbE`-_UuSR8emU zN!;kfR?HE>fQS9jh9ffl^ysW%nXu$FO1?$y?1&!t9j?XQtkd0n|IBDJafhkjL*|Tc z@xCrgUH22(&-fPaHwCpc5xLDm_q%u)=K(duDscZ$CV2@rb)$GNlB+S^JyR^}Vf_98 zY;E(V-9|mp3XeR&9D$>;UTRycj+U(0;pg=Th?Jhn!`8$a!7-kSP_p33E{XyHns= z&ks4vi8M=7(}=AsE~bP%QHam;p%ygj+LZGZ{hsOf`?VCE?;o6(>mU4B?H}g1|L|Xe z_U}o(NR99EX-53bfN<0I=tLSb@M+r8(59$eG%Qr)pneR&7+IfYdkG-_6Gg2F%|~D; zDFlYRz5K^d&e5OotuwguFYrV9q&e(icq`*@3`56&Xulvw?W%V{p|b|^tQ>l@L|L|J z6~M6})oiZ9$G?z4gKt_YrHp7T1CZgc5AOMt9@>-6fd3*7O}?R#| zLk?@{jFDhlgU`%ZtLb4+D`c2&KcG~JKV(Y8yOcP_FEKMy;zugsku=qxPVqB^`jrW~ zvOVZ0QliO)U4hQjW=aMzDZ_|K`Ie0VC;G=H0~Ss_2s$zWDr3QBkaOH0U`@8;@eXIw zmQcDyhjHA4|D>)vg2Fv047tRtKcEeJm{UQEyaQid%AczUCxMXi++;W#$B4gsxO8C# z%g+}ZBT*$Y>yH$Oo<(`(;n`{K*CY#-zov#Z2i}!!NJxwKs*=tW%*&;Xi9N;o<2W?q zXintSaO3R^PL0f#GQgw3=Wl373`Gvznn}7L5Q4+PPuIWdd%HXdes-MbwbN}{Z$|N9 zoSGvpiQPEyhWpHX+RDn@gHVr=P$r<~>qbvSx!`>IH$U?3=rVo+<|vCy&!8Jm!?X|o z`SxURf9$aqe7Li4+MZs_kUiNIP$x8xp#)drULT~MO=|G{{_g|Aj`*Yc3evw%8FbU1 zc-{??40WnGI~*M%LP|Gfb>1JSFXX*cktNV4N`oKp$kxb zRem1zg5wm&2Z;}p7;h*piSFq?kf2i`VrQQ32}KY0UqMi!@P1leKk4U4a}Elc+QH!^ zMK@)(b{8MY{!eRkHxEH{k`q)r0tj$gG|?6?dwA!H`H5xh=40_HA8wX}GjjtsqD0QCTi{`-B$KVS${+0@g|GK)bjIW>Mz;>&u9H-+B z*0t^1sPIATs!1kq=7*1>05*2WcEO#AqD(FP{oCAzhrgXx_{g`@n!2VD1$hPJY<5>a zm`CFSJ&wJGKfwTF_h;FWH!*Y2u!5YR)R}zep<%B>j7*nns)nO603 z3G~<9&OTKixi3pq9ywS&FL(Swp?^?Fj~pm&B=_vl&r~@O&9Oo0XGjgcN2x@Yb4*1C z8!CPvLF|^@NSaB};Fyp*G!KsSeE4>Wlv;XY0E71?n{np*cxYw!>_x+Q=fIAo$)J1y z(P9c~8&h+07r^$RepV}NQ>$nIi6!HwVtW`s~ zBGIj{`ax*(-epjWdY9o^HEM^;|J%C^)_>|=Z{U4sFzBs{>L|VMe3!v0mZ?zwy9}E& z75Ju)LJ|ZqZGKI%|1N{!zstJ}zkVQ>UsCoi!@sDacNtVZc$cA7Y4$EdfX9r+?8hLo zdS!MF60cBB7aFZS(8FE0v5}HU6J!0QuI-e0w#B{pZSO5E5EyQxI`uV!pX=0=NqDNs zmP(mP4i&p4PUT4~KDukeqMLZ=1=`P^ymFtsKW}_LmOfw>q|Mku^yw1#5+u=Df!nN_ zoh_&F&5X_^4DJg*HoueQF6SGIAqZNfp1b-_tZ#Hv^A`79>Y6e&GD7INn(p{V6kisakbvLn0ZZvO{J-(hL*1Ys)2IvBP?Uo+M zcw2ci{#V86RrDQzAsb_6)U$KV#tikF%o5Q3>R2?&M+aD?XVV6cx{TD|yN++0s05O5Uvhwn{SbX$!naAjRl7w+eMw{8*NKv9>#nvj#tPDZ zknDHYm%Zbc566eU0gm1V$NK15LEp#c!0|jK^5AGR>_kt}WORY}#(j;Hpz0SYo`pqQ zS~;*h04%ZvGWq~_%4><2c}aAYomGzR?dWyT*mT*Rw50SJSsmvk&*2Tf4&Llce4bdF zuArUd$WmuNMR#dih(JLg={&pKnI?`t3d&OJEoVQ|Q(nw86)2O4yrp81w=6!RRzj8` zr-Hd`?IOg6q*blgZpTNDJ!NZ)%31r=hs(TEeC#>8N&c5dH6m!h; znd3klaG=PT<6Raexp_L|7v!xbkFk04#1M>RTtQ;pat|+~1kLXzAqqup)wa${O#HMh z;vNmWZIP`S3r|Tp5!b2Tn%EeA{Kd~dNS5u5sg7*R_T>6+I}>c-=9}FZ)NzXFA^m6& z*B#&5*K6eu&|&9%y+${dea~z3prF#F7Pi z&f9xZ5btr~1PX-`+tbfFVfNb2Dn|q=oZ)>pc0@}UdvFg(*co1~Ru@sh>1juwXzPpM z9Y0z9I)oFviY1x%?J{G=zhr|ERW_$J{B)~_-2d$jT;_gn`eU(L z4C4af;WuL{pa|+aVR_((Er!_+xHA9kqcRtfLW)y zJZ?|UNOmyt{P#w^c|h`Gc6n^i^dZotTD|olFtqCGa^6qap?e1W^SS}SKK(TWJHCU|n=`gaam@ogArmG#&LO$f5-NnG*ox>PUkQUKk zGnf+GhqA=hP8PEu%P&=a-TK;(iE4lHrqHA1#~w|EDB#JgPZN%ZqN-j}SYj) z2RFX!8##(1TT1yQEBzfIt$s_gY~RGbn%mrPqPDorQ%TQOkjXwAul0doo&X*H$JiI$ z_nvy^etL0uOT4urQ4>mB%?1qU=7GpaN8H^5H}3QqZ8d#oQny9gAN(fjH@kb#Gr>)X znsQ+yPOkgSB>IkYAQ3-67bePcpV}}VgEn^EMLPqK`IQ>YK;bb0fs5Sh@is_NL{}1| zyb|wSdIdP3?`riulYi1TL(85Q1k|W}2x?Fv_L~%IcG_{%=LdOxERTk+r6K9qiIhl5 z=XiLvH6rr#O7#0C)U~0i@#WFIf#pIyxH}jr89E+*cZ!&@Q8GL{?%ADW_VFZe3smS3 z3F~pKq+gT#{n3}d^*Q>t76(BNEr$`tRNzb~g<4J85^>JpTw}QD&-yg^Rt!i{lIK@h z5s&X{;Kcsp^l0OCIF%VM-FCg3VpyEuTIKX`@iM{$_zbSnW-_m1^dPPVZvx;^fkR}j zLO4OwB<1v_g~Au0xBG%^UvEmhp&!figTM7^>jZ}8dT9)lPK4iVG$ z+uSDA>yg6upK)?Xe@*HqdIWRw<4q zP8K0_>EGtvp^?O51CDRqp<(K%;tomF|KnY2v+e%1m+W5#WA(;az3;w5<6G}q&tarp z-?g@u9zck-_aTCayem3wH!CTtb1s6y!SQoSeUq6O=lY?-l2Q z8@ma|p1lb-Js}>8701`wQ|Oal=IVE?lLD3fjmB!P1~fjSl6nWdM6c9@8@tnuEeQQh zpmasE*hswAV9PHOdz-4JY2I>Qq)RW} z_RIisH%Zs1r(hmhaen?N8gcJ)yLWNwB>p0MXhiMl-$YB^`XJH)@aAe=!w7XK63Z+z z$O9+`Ja-}~(z>woDAl~F+5LQb-aPV%CIPRl9B@3)-F>MOpki*oce>-lh`aJOhH$V= znQum~2~xuhEcpJtO885y0R0#CHpq^Wp=@t&|AmC0!YfpOV^7Z7%0W&GIZGxr?42!xPeYE4KzHz-F9Hn@nMDG_BI3tb)5D4vd{*vtJ>eAVz=>bCrENIVGlUslqCZgDQ^H3()fkxS z^{bDW3|Te|x5?1XE&$w^z8l};F$+68Ue{rUZnz1*PeHTRs~yhN61E5%UnN1Xeq~Mj z=X-L`3I<#*KE|-_=h-;!Ec#@xkc>pw^BbwWSaf8!s(w->$p@UN!;1>DEz6m+F&7wCZX(= zUG_J-;Y`0()-RNAT1?f{fmYxB=&S&)12S;^3LY17XQ+wARK&CbxTplzhbOE!^LG&74EaT2fVHeR?`Q+k;< zrGLO=Y;*ZO%*nD8?Zw^H@gIYqU;%;*NLKW^_7mVra+&|;c27!swuM&?v4SHgelyeZ zl;-uR9#k_}{Wl;VX8^*10gJ)%gm198IR?v**(f!iN${qe*`UMZXPa2+G?c}^A>Ml> zEyTYmie7HEy6nHK#laPWpSabZNw7V`Cb7#iGA3*jn{08n5wL`Bc;!d@S(*5RB+To& zP3|R1UyHe+?X&qR`5XfbEDr3uH<3&XnK>-Z{fK*8OwXEudfrU_63Y)aPKEIxsTtTu zFdX-3KZC<#oo@XeSe|u!b!p}w_tMOrSxqEKx#@m*97Or1M7tQ^^n*QG_R4sHG)8#5?0sjk%^4&Rlm908+nR%RmE zGCCeeo%>ZMVr-;#!nex&x2V@G>7!a$qhOY1&U3dAW}f@opMFq7{GdZ=8)nOW)A6f(QxOup=b1+u?@W-*kgj7 zHTTy{3R&rNuRbFXzWaVtq{;KmEE-c6h#HJ=xi5H^irKP)_o;At)}7n6xdG( zr3O~CXK%1rv3|8*4!QEy`H(UuZ%sx%C}yB)F{oi{C@^f1w=t4>68(}Ve+BDPXTs#U zY3oye-Uf-t;QKVb^KCnhdy6L(7Gt-F6+2f6Z(6*L?4F%4eonnt17*wx}^qeriOwWt>su$h3yVmz&$T*TA=Yz@@%o!>^}J~xFNe1|B*2IZi1`T z6PyT2XF-D!utb5r5B^v8`2#$hp2Ixhp%Y?rI3ya5?>r*9pJ5c! z19-aO!AKNVw(<+>Xb+aQrSYl|`+mm)G>OoPy*#FUMon2(?| z$HG}Xr+Mi<{YXGx?b(<)_sPxF_MM*a>C36yF$RSyQIq00Pmfn5BVPrp8+9&;Krxxk z2eVdy7YJQ!H%?Q>iF_64rt#_T zy_o;I%ihcDALi2C+k3f)D%yK7f6`e{l{=gVE6w&^ynVlU4A%Y2Oq<-gtzRu=)&F$X zvJjMkbf7og%ZVUzx09I5dsgp_yn5S4XX=&5s5eCQmSpPLoHfoYd&z0zj|xS9+tk%n zNz52$QVWmLS^QCfA*8OjlpppMs@*%=*bI}|&lQu&@b02j8p_k$YMb4?P>h(HE3QyQ zQ=WFwYUEvuxPLd?q`l{7FCce`n$Rm)(S8-|{O|{hO1EW~GZU6+LsIuoX?~Pbo^5sz zGJ`7ag+wOh+;=S|_FPl@O}D<&H#g^ZA04vd8iCW3u05DhWH~VZix49j|yPtg(TVTGdOo1oKH$3@~Qhi zKUjMOI;Py|ZDrSI^@w{bMbyiER4JktRr^y=&9@cHAGB(%(LH?igKeeL4G*dkkNqgP z^KQAhRr!jbvZvRi6B%rQ`@qQVoDUw=J?pFJn^^4@tMu{K&Ntnso$e0ecV*|Zi@-qq z%O2CKowECjujTuj9@9^CLW}jSEflyQc-nm_Mcs+}g2&G2&jM4qxwGHmEo3x5_l#Ql zrpL5ZE&B5I*1qh)yzphWXs`H}p=kH`m)&ExCJq)1uDu)->L>EJzud_VrH7!Oa)QSRBe8=cT#>#8ZNXKg zO*1Bd(Km>Y;ij2h%X!wEuR^5J+^t^_{Oa^w+z&XL-efOU7yLjvRr9VPda_&Pj`T5t zmO%w}8v z7syB6&O7I(t#;LS??s-lj|$XM^hlB6&)`JJy~aaiAhg$s3`r2vtTkzY+Y1hK{|#9l zv}RgktJ}KkOM}6YAjcPea;!yPsGFW72guBz`S&!B^g1mi6h7`LhP&0r-%rE5QJ~H+ zl#O>poKnff>?&Cl^T*ZNMT_pICG;}yyH{Ix=`nRJmhqtRYC$>!P| zdRb=+pOa&no7;Vr7;ZctI^?3EiAGh+*IhRX#9K;CH)a991Dv@P0pK_69`KVqU}ZqL zA^VP%3)}+gwRIPoG=S7N@t)G%Q(1BQGY0M$Nlp%Vh_?6^T>sfqaJg-&SgzS{LHx_! z(T4;+rG@<`1pYH@2QX+yojgR@09=iNGOa4}E={>p1X)g>*YBp!>nSKMzrbrq#@kjk z@PHaPk_Iw5epuqw#0y*jzr5u-Y&32YDA@imgeGXjKfwKKul4 z^o#5jtPN&w&}MM2VGSb9o8PX#DV-&t{-+wc^xmKyh8bMEa=~B1^@9+IS*-3`PZ&mX z%?YW}!7_%w;Xk3ApL73f7XiS`r_}6%oKq>QX`OHF1pgNA%JKVpBYs>Fb!&n{3{LaJ?XSngnuzb%HJ@Bvv2n&LsgpT>r0w&g#9p@ z9Z9EJBiU4r*&yC7{bXc00b}iv?A*H9mK$Au6Ft?AZzU?3z4W)yhF851X=;P zHIiEobIFib)y^F_3LAHtp8}8)YnF5ts>C_am!?jO zc~h3g#?~zy1It(lIYu-#_-n$qvKGa|xBkG4lBOs*I;D0={m6B_FH zCto?%TwZgG5fy+e58ioQ46|Gw-Z%7^05764cHIU;kS!$iuoG-bw8aRbfpQS$>4*4* zm&_3EmAg8F>v9#&aTWF`|D8TBzL?I29sm3uRi8ZL`+AzbMq-Z3VJ7|}BGoU}801J| zIEnSUb!T9%^&;20)Zh_}ZUjXy5Ny1Lg~M+nsDW7gKLQGN$3ge`z3FL`hE9p8p9e#S zypj4o-bg zl-226z{~k8sdWy0NuS7wGlKK@j12Q9~HriuyC|_oNp?%RWa`)UKHkqr`pGr9yw9kh*3E`OCi5CZbF~2-Su;E+vQAKf?Flgw15g zlFp;8;I{`wW4+TV@?OLTM@O?aJS@Rk8%b9wBdXqA%jp;EYW!$Rk@8;#i`pa0oF*s z^mkBzfM33EbKPuU;%ziLH84@L&@VRMfq%~6}TmpS+{v}FaY8M>m09RqML&p`< zt~SxfhNn`N1NUZ0ur>6C{)Cosa>FLi`c|XH-g@aK|LO0k)$`S=wOxqUt-)Fbq~xn~ z+VJ9H5YG`aRCc08qIS$HEu34r&De^z$NGCwwVQ6 zVg=n|jm@sg)P$l!*9oxT&DVK}VI}`iCCeOIsmMM>)jh0%FzA@gTE^z*Q}=#MHP4-= z^0%GEU;jA)551Qa%$?Gg&Me{h5c}@C@78gcuYj5aKGJ5-)&^BzIJVkTrA6h<;+bvc z9#c>VLX>glMn7d(w;IHyix{!=EItJ{mPbTA0o$$+l~&f^ifsBmq^D0(+6CFP!In3D zD5;XS7H?Qx6zqie3#g))GwozC`>?nnxPdZ!9Na2s^IFFmWwYgs{cUUisv5ic%+F(+q72lLVf&JK%5bA-L35Zpot8fQ{6 znDSJK9a&PZvm&Gjvg9F1gb1D?se{HYdA~qf`D(vt+#o;XamIh_>#kNOZ>MSd3Y$Tx3Lez=cMF z3J;i2E@eF^DFAwcMb;#rkb?Qq{?S1FG^G zzsLhZY_)K+@abqB8;r`9O|KNhLf;JdFLQ%vh7#bqhn_k*Scij2>cD5#*{H1O=yIrFesiTse@w(5+nTqW~WS`GpY0Avu zboJf+WKBuFQ9&kMJEZAa>)v?7S9(cy$dI$6kp%%eU39W~t(?~q4RoE{-el@3_9nw~ z5pij5>7Y1}8i=-tcevFkzEQ|XIHVVW&>qW##wJl|RE=_Ll z$7Z<@Fd0tO^|}1kRTk%`HCYKMBg;1_?l?8!gu*4Ab_uI!`XtvOiQx|VAP=6%6hh~4xjCnR> zHIuaiIJ}{cZ9R#$6IqIdF&ryos;9FT!am~N1uudzihe}EFPEAMrSI5dTcmMH9)vSC zjt86Z4oC~l?E?NMjJ66TJ|t_0H~UIr@{H;(aLS6|jZyi54NU*{x#huG_fmB2?bgRe=?t@^4JqYjO({?f)3G~c`g_; zA{yOHi)xM6A1yJk4}WxrVR{A+jpV$ZxR`Q1BZfEzyYNT;kj%U+=woA<6m38cbsHwt zT@vH`Gm8Ub-bht`!TP_KOO75HBcY{=XBA;_4b+4(R@IeU=~JM8F7|d>aKXPF+BK&W zvLxAl97Pel{zw@$#__@-R;tz9FN*=QyL=V!c%O!5fnx@Ar%o#vry`>p@n62rn%(=S zuY)_8J5(7n(g`tc*H*Z}b=0K0T{@91nVqPI`~PgcYX*`j17Z_LC0Aa25jMlmj! zwSeuGVq;5kMxG{Ugwbf`e0rsZhn>08+*k_*4})^w9W=Q>kBNoR76jrm+&nWaT0e-S zw!8pwa7>yBokrvkTB`5PmOhy`*n2$}al?axnLA2DX`Nynj;zREE9$Q&G%SA^Jy<@S z5ao8(gB(I6p!M<3)&M7(NoLj`Nu6AIjJ|TI7G=7Wi>`8XSS$6rL%QJhAL{(Gp$wC! zN@6Vp=6VCB*#WbeSh{?+je!2b0^C|!I>#R8x?NO)mD6wKn6hw;*d{>tyjr3%mos;R z=3A|vHLf0AZ%?Nxwod25Y{X+5tywT*G$7&X?!drkyx~&F4eNolg8u1gyi9F;R)&g@ zjM5)5aO&ePW0?)A;yN1BY;}a9MVF;@R(}LTs%#ex&Axoe%n3f;Jz}R@@tcR^p6*Zn zV0HG>Y(Awo(L^Laj|r91;L5igsVf2;^+&{bmZ-D3m^HB`gQ<;f0hy&Vn=`v0i=`s& z*rSka)}YredOdPfWoNwMV=9!1UQ-7Bk&bfu9+I%}hShvZU6D_7e(V{jb&PsOn$2;? zzUzd--$@u%U0kyr?LmRTM5&@s;xccmG1a3mVuQly%2%O|&0oqr>LJSOSqiv`v|%SI z5%*rgui(D=Buw9!rW<-?FYoRps$HokDvmQ8Gc!3 zQM*|XW)+5>UE0lRP?4Vt4hY3fr-o8es6|%oU_i87RxY4D5k;^&0mHOcR5i!vNOb_4 zg+^--uG#)}p+{~iJ{(-&xvA!a;x*)icv}-IrT=7pBHeSPxErk?Qf`zM<}2?OqV3@J zPLw&3-CF&kB#p)NC}4r^5A@ve=F=g(GZh+?tFcFYQOoxO4q^YYsx#qdGi0tci*uX6 zw3~-<^i(eocH1o?VF&KtV8x3HrJKC!_WGSZwsuhXD;5hd4k!fecmlhcfzoKu? z-!8zuN}r{ElJzbDH20G%KyQMpXizn8X5jH~-Oajq&o0Ku*2RyJuT>%^FWedV?R9aP zbgE?W)0$$iK)n6=gTdMB45Hl#0+_i6Ql5!yymw$&9u2@R@Ng-Oi+STYB&*CO4hX+^ zZRmNqgyzHuq2sMhke~4}VD!jyY41Em6b%j`Pw4j_oFWv~IOcm?8sk7oZr-+7eQa&= zqDF%q-0`M*P!oSv;>f!}=+{{VSPap z5gxe~$84n=39zS!r6ydvg85_vQn#nwulj;*v@C^BM936*LtHBU$huu3=*xkg;(xNe zs@XXu_?d%byAYCNj3BvbStFkGi*1`8`Wo}CCEmq>8Q-ASZUI;UYA6o+w^i_ zq)x)6Fdl+*v7B${Y%`l7FH#$oMgI1q2DvuwC1KPcSACM_-qqll$X@+Y-W-;>p*b}n zuOKRlyxM`!|;t)~ny+ zObYI0eJ*@SW?>C-GwV%i5Lw^Iuc#N)ylHA;rygJCQQXpE>LLfK%P^z~`O*zY7H1o} zNRJ$}%=-LjtE62e$Lg`NO{oX#F|jBTQ|x;x0|L8w*7Q@rG*H0y!Zn zHW_jX;}EV@AHt97G}39p5Cd^MbS>kv_f?bf1%E>~QYAyEM8Nk0_@0%Wo2yKIWLFs{ zK?&W&zDt~2Wy%+v6;`I%m|3?q+&Nd(fu`tf&$5~no5fiwRyLEO^OxJaqhfmFcxJ8+ zYxDYt$lm)|hwR<>4Us(!6__=#PvVPj+6(rwbmpt}WyWfA{9_OvD; zOf(QzA-Z#y)q_5M4*sUj)&tdA_e-;ujBL z;ax0VN&}OUEY{}tv6;qeYb;Ux^G}|idQ4G8i))eY*CFgPYq8(rvTd7k>UPeQ*0$I40;shWV$^Ce>9{L|ZVp zw2ScLEq^s|);xQ-mLD%USTq)6O~ot;`WZaQ--IB9C+=|mj)>8I`rY&*x4 zuWG8LE|YD<)X=zJ6^KFhw?~__hTG#trT*(Zs9BLVV?+K6H4^t~+Fp^f{5kU1*4!o& z_HTC>ruuU3Pv$zUeJv!Xoch4;hfayINal+mVx|-cEP8Lbjy5+%a(ODT!42<5!-=_C zSd`dt08KTTQZBVtlD9}ZG(u1Trkz0KUUs({b0PEoiKGhQer3>fsfw;5j7MKjXUJ{1 z2V+n;mKV`iNbjieCBeNf8_ZQ%9EVulU=UA?!48SVLMq<&^+H;gDS_6LH>Ea~4G&(m zqz!_qMM?O79BqgAw3n#6W=ZXVPn(IaT`wqVMAe*BJX_urVxuzGLK9g^9{fFMvc8^R zg_AINh)}T&2r(G{_9yG#eGEcYNzkB#gE2>LV@Z+Ym7$jU;5?C2^x||6~dJ zBc64mpfNbh8Zq3m&;=2Q!{0hgx-rOqYyL4^i(AQRSHF4-V{?yvp zFKQgvn-Svjc(XGn-*IgGL-hSy){=0+qG-Sw2Zke5A;OzB9ev+yt1dRve;<7pU9D>3 z4T{t2Mc=bU-=7()#TyhV0;0unB^rMQZMu9t}C~W4C3D-eOpCGG|yg zMbCdx&1UB%N5}uKK@vNPIW5$aNgWV!a^fks)Hy7R%#eugkY4A&y}=$0T+bd2#&N)y zn%Yd1MJ9Jrf09WIl?mdW5B8oa-Ut^^s||Mvl0 z`-ZD`sMYK6U`!Z^_`^`svor65(l1@7@32Sf^bPiCovs8-g)b95$=J+>hV$|q4SH+S z*jBQ3$ub#=@W*ocMN+%&aY^8H58hnSYwVn*L8}3}TwClVi@Y~=?==fpr}f;14kErZ zpW+YH8J;y9#Uy-Ro$dgaT(uLaHmAdBKVfi~gKR*gF*AmdPQB(mgh;E+5l9OW@a-}L zB36!-(T?C?Q{aiWLLlyjPl~KEEc9~G+517mgQxmC190?y7#DiLi!XZBEB)#<+CCwT zcG*LwY;aZb z8L;FYKdEBf%*|T$tftzq%{F0*4mI-|p_VE#YeCghj<;=W?Hp8=#*j>HN$_~9kx68K zFc;ghM%6PCLQb99m-sp1f7id6^#7@%q0}vMh{|?@5M|J14P4;ulJoY_UU1cRwkF7V z?)G~)v{8j{h;DJeW7?JXJJ{2K0$n&LdeFrp28olCXjiL7(Zw9-AsV*Z^|eJ`4V8R7 zzsJ{E`buXNb5e5}i}6(Hj}+F?>Al_nFLWiQdLO&TJ z+nXy#6HCV_5fBbW%8v8{nk5yj(h)rArvG%xd^JV7y-vL~D@br1t6iGLONu7~PuH;E z&#z#yT$Gis)4~b%pykRKZ@AS)+7z7ZfVW%sox>qA{W^<&}2HT;$ zsCSQdYJ@Eu>3(~(weN-ju%;XLm;R~@W=dIVkFtgYPw6r7Xyobq_V{ygo1kN=!SsVZ zwq2GG(wA$ptZYjugtaVq#WcH`0SE{NJhI2DY>)>y8V|Vv84nGiu~o-6IV+aKZj5yY zJb2mt4p|4PyUuWdeEaP0bzl8gcS3cUGdm4a>JG|chlE^=*G!{#7nvOeK?f!>LOSq_1mg{}ErTe8 zQxFy|`5-pC)mY>R$0A3BETVXTjlsia3`kB^ESS-_YV5@i)W*?vO%l=rSlU2e$|(D# zrh*&R_XoHaIwrZS7X3Qc7p8QMvN$zO+Lcv(b- zy2HWfU~o?ST!m5;%9_2RRL-m?1N{+y$?3@Tsw$6G%%`pHG=)g!FkV5;0K^L^t!!={Ji zUD3GjupX4)`tCLERJINKXH%6cQ|xhJI%sM$u$Tu$kM}X)wxck;2YribYFp%y3Wzq zAtU*73>Ro@AFqE8e&cDNyMb4083=mIUD7t=4IB9ASM8-4={=V;-wu;7o+^d4uxyyz zzW9;c&4clVzp7YbI5pJoU>=IDR<}tZt428ruP&}zR^+YQyv}2mt{S#?RdL;iMFjsj z$S#W@Yj}*OQPsoZSDnv8yl#!E=K{dmvP@s+i+SCh$)%G>OyXYtxTJ=pJ9>lL*5}|n zS0Ad@q)K;8#fDTYn@&JTS4FZcK1X2}5F6REmHdLd=rqN~lhhRc#$=cYr>id(s-04y z?1?8-^YFc^+A7*-7AVrh@Z&Oahi5RB45G}vh=x#fQ>%_r%1653|EOvMT@_2?b?;KQ z;wK!mhd)N0$*%J5%uZ9eqoZZQj>UQ7ypv-`jH+#qr`U6(3QvxWI=LwMZy?P=C`iRY zNtHiYnso;Ivjx6!C3aa+yuOsO#PR&Xy0Sc4t~5F>7|KW5drOG9>H}WEZd852}53%h*%s|?|P?E zb^Y$pBzud>S8Zlf;G}%7vOfMuV$FzUUiB;qU3`}boQ7=bn=Gi??m!MCRvKy;D}@`K zE~2hlS;%dw)oW5^LyW)bnq_sdR5mY351w2306U_V1SNA5+~(T670E$`E_W!t2Q81Z>j0OTDIX5eIMTDq+uILS-P2=?^X4n zo65m;OJdxhYIJkF=;rs7QZP_+xAiT0 zWc6q$82rn?RLx>;FL*!)^OiIn*E`N0rqIdrC8;Ym)^+bNV{j8k#N}t+Y7~>?M}Z{Z zw|n?=8?apJ&Vw>Wh;87*c*N^l#!m^9$xpEsjoPpt%GC4SqG}xRI;p0URPP*>A4d5y zSDtEAo@!K{YE<6lsHl!vU!fK~V+5mv{qkKTRPN4>GGgVp6C$|vNt;IpOROVfY+Z8C zLj_r%V9)d$7U$Bz7nr(xA%`#^{_k$$H}WgthgzU?P`9T{=yn`W2|t*1dI~CkkV-M^ z-R+T&Fea;6KL^sb_!&=SN6#65Eg;U2mtXR-@1g=bA3^i&zY+83g8f#cPazAqUXfn+ zobm#jzAv%wHGK@O73rl`Px$TL-rt^#zTt*47#hOwr^%m4+o#j^0y3%YD9_n04}M%A zlb?%x095cETJSiixT|@P)e4bck8U7~n>2}PX`G8kmMLULgMS3+~ zfwxD0|A44xO#6Tf!-)nb^|#!393OrU@%=cTvSV>@?{9}b5`M!+ZgFKnsbxrpoyC8V zc6nUq^*)24xB4Rd|N9?q{J)KVFQkzkwzn>+C>Za|{3d+?Yg{$E%JH-hLm$u{o9kU| zaTx%h{(Wo!r1KD9G~BBl<}n9T1hYp1!*hoYAZ4wCsS?SaGyL5Ki)8h_9%Fm3tKIC$ z)b57&J7e4ZywOMxoc|ZG4UPB0`OxMF=X?2s7KzbT)$GAUW9DIgO^woAq{(OO{~VvU zpjmvzQ46cGe(w@**@8(Uj7JAI`oE7cI0K;6<~X=H$zrL>;o(jH=l<=G)mpD4l(t>JDR|S#P{+$u%?U zYCH00oNC7$d9{mV+8*h80=3!FOmn>!C`+BOHe2t+u->iIJFz0!F{31cV6J`PJTL0A z7;-`{990f9I=W-A(yLRidA^?J1!xX~Z;X z_5uszwlOhrhO>8B(o-Zwt&-zEj9o+XrGte#Q^82P+S20JE<$*bUi?f*Slrs)ldvuq zVU1kgtHIM$yNi2P`#V4jnd|5$^vi3Z=%$Q4aIGrTq`}{)N4Ht&Jxeu1;5th+8}=(a z%AI|T({t5l!P%Rd3b1U4)btmlO{1o@NcZnj(^0swSOjQ2W9klZ%d!wU`D$`%wC3Z` zBGshjDA$Y=G`HD%%Uhj^Je+tv)$;ysZX+T4=Lvx)=$syJ zyFxT>j|DtNy)fF5fw?_6Om^~|g;4Xqlu1zZn=i5`TI#~%Y@|X5%-aw;65@B^>z(8v z&<>SoCu%dXBbLx?&*ZKX5NZxcah}ZAgdA_c=E?go7AuIYW1{?qUSu>v%1%r;uxUSP z2zDfQu5%%59R<4OZwXmOY%ckVtLRl=V5w*`cM(FB%lkww1n2@y{5}JhMpArVkDD+^}Vt{ir()_#b|?xsVO=WFb2 z>4WuZtdik1L~Q0IKY6Qbdbyeo^2j-soPP3A^?l<~G50&} zy?AuRTbNBqvg1iJeMEn+q>dw$AB)4M6)iJ9rA0pH1^*R?CT`XKJZ?Ut;)gXBitFZJ zQT&Od9mfiOQmXXlBibpvS-XH9VZ+P=GFCi5H5&2YkQ+4IFatasqHTcnvt8zl&U`O% zXT&2Ep#;E|%0l%(@ByNXyUqQ|hoRJl2~^OUxJNls#}#;$SF4x=jnKdGS^;|#3afy; zk*uk*=aiLe>m|QtUBmZfE)4udzH$IjiOz3mjm-i796QlE^NUpM%GBgO9&yN341u0N)>s7Y>?P^zOs7-+YEqj>fX)ws?mx&Mr`pC z^6=?L6!H2=Jf|iXR8)1uQ}5d|+1As6C?~lh*%hDj5f8IQ?~+&Z0Yb-*-Ha?)f#lK< z>t@mK5W{jsqBIBV5D}WqVz-1sFmwIlhaP*U5wDq! zh?@6bX4D)Sr&<$_k}D!7?QFlvy|3MuUlGjes|l2-y$SJg?*L^qxtqQb4B&%RCe%uf zhvC5#9%G+~1F9B{VEfzy>8~(KfD_#TYKv0I{UL-7XnBTP?+Irx$tZQ(7owqXg=5Bv!h8jb|GR67kC$5PL+ef7{Jb>jM-PwO-9{ z`FaaIvUWOYCv%`+1N~}&g8E^ybCmXbM6?&XoflE@&64W)NFqJLQLPAt4qs zsf#q%e`*B;$VwR3MLG2>JCm8dOSaj*%qS6@zj1KZe-5VnHrV)8vwTa5*I!SSuBC0fgSBY(jukyq1|KK6C!!-P_l`wjm}S!8s=c5% zI}%Z1Ab>^`gax@C=79cGp?6iY(#HX2qhEcG zbns{q3P}BNdZo{#8u-#EV#Ozsuu_{JpmRr~e(_Hnbrwqmgz^u%V5W;?%+u1)*NZ+w z@jEsw@&<&0^k`U0W+njjao@S<^?c3?cA>@A@UX2r5S5hgPCU?bsJ;~n8pI8d?nOtw zL-!F2&-@}};U-GurB9`r2!=(&9N1MFn%M24rswEy`Kt6A{4mcnbV3xV$pS2YS^6;v z>&oG#1y&COQrq$6SKSKIg3(A6Rq&>D-lME?`_YvyjNS@u{ zHrL!Gs!OzKa&5SfXQqCg64}u>wqjZQntD=FrTH8Lmsj&Kx)w*lbzI5m7?3wxp!3r; zh*q~#c!V4(1+1Y4d8->Wo~N>(1Q6@E3a^>_9i1=XM{~pkChkY-doP-S@Z_mLx4#~YqQ`eoknmLBB-kNEVAw3GB(q(^#06VIth-CXf=pvL<} z)P>{}uPrBI+X$odUd(LUNUm9z_wCM0{=#eHV7b~)B+0AW3ajfO9iM6<0y`b`N@E%W zX<%70Fug?tqWmkt#H`B;wu1CVKBOjZO&>>DDw;KVU|!7*sVRk9fq~O5t2&NKAEZwN z8BNLGn%+y0LY4NKpWaC=ep~E|{0XhOR8l-~Px_88`Mq3@f@bI!pT+}P@3S_5`;@qG^z6P zle~43 zRIMcDdc_5)DbK_>DTi8xp5Q(>(km3I0R^F;=wP(KW})jHY>OgKWpqp2;8_Wtuml}Sb()y7`cxLU@c{S&FwN2h; zKe;H=kGX*ZjJ6#9u zHl3lq?@oQ`J*g|JLA8;bmwri1fF**0^Dz1;ny_6WvsN!*pfV8tPI!6qk&sOG7MaW# zXR`;I-|*l#YuaKn$M~)+0PDa#FK5wmV%7$=SJ8`BAda8VuJ5_H4$unZN z0i~*ZlPaYyxnlxGk!l9&c>Mu-OcYBV>B<&hb0<-r6sA8A?Y*Ng*BW@Wkak1YXx{C-7u#07esdr4Jikh0VhevLu_#`!50OrcbMV zw`P_zl6vLq_{$qAWH;Z)Z|{6jCSPwx=n2~ZYocu^avuC{!~ToT%l|>``VgFMfFzG2 zvG%ka++9{bgZ&VWmniT44(NuXp&Tc>e#6e4^qG3aq>vxEP@xmY@kjAlt=%t3`yl-! zV*mTNAU2GAW{-GkbtWXk?L4poS{y~Q{LKq4(L|8wveV!g_s9nheU9+Ap+|$f&ow0n z#eb*btS)IA66DEDw_T<^Bj(i1`X)y+*4muGtwTv}084UwYs3Yd&QJ4vFMYQZj#Wa&Gp9MZ$$Ul0TF@vulg;AWiO%Pc-hsS3l7> zd%3ciJ#Thx@tr)ggVP;X_a<5EYD)*k=je&)x^7Ep{EvDTLGF49tv6f(AG?L=i=;=x z_@u_pqP8>^d|Jqnxu zCA+3d2hJ-PJGY>|Imr(48#3D=GdR0>+}zT_`c=uoNtb@+R0=FC3L|3c!9C)V2&fC^ z3Ui7xvQte`iKd=kkK=23bK|^|`ZOJIQlERq($^&Q+01q&(1sXRR}nZFG{uKCzVv}n8kor@UC<**XyTuvU<*>DT(E^*pD;{= z-8M*lu6=V#zuCdD6xg4HwkL$i&+mO^Ag`^78{AK+Wd_fQk~Gtr33)Z~eJ#xju5m5Z z6Cncy49;WAFN+u*&KROW76|PFo+V|1Gr4A|uDaS`dDy4s*Jvc!f>BaeJ3Oyu&$`;Z z@@jt4V>}bXxqO7^7{ZtfT8)BKI^?K_a2z(hK76uZ_9 z4XZBM#jlzhk=;O%-GJ|O%El1F zw8Esn3D{<)&Zy3%L9R}aPZsU zi$-g#e`<1w;CK0{xTD=tY0jr zFU`lVItEXIKVM=)=&U7&*D%GHxOhoWSYglch63esGs9zu8f0@tO1a`!J*-zv55q3* z(=?3c)KI~6%>l=#QZrm$N2W*=-}r#OO|~X%d&5VTV1k3)0RYiq38yMYWzmryCN=R= zaekX(#EU0!4n7G4i5HJp;-yCGqe00B1To6=9I&P@}xot2;5(`##3ami2SowV(&adY`ozp7^Y%nqE1 ze^MVM^dUhr(Z*0hCFsWY%pAgzYpMs|n-d#4OT!z6%bqhXwi)1SWUdJDwt$Y0dd}#h{&?tHRrZjX?;s)~nPXE`B&IyfI7bvF ziz{5&)KBP64iO?nHMGmU6mJkYIzq8@2=*JoL41cU#mh8UI-L_M>`%>+G}AbW!dyRB z5Dk$9#)?QerpVeC?L$;bMU?ymac@!nl;sy`*nsNuPm#3#d=0O7Xzp9MJq=VmpElfn zY9!w(QX2aBA9s{2{PaI2za0ChnUpijUA0DpFaGu_Icum{ibH#pR}9yq7gy5v^!y*x zDvUA>#^B&L9dTYr1tCShgAbQYGub|@;@zJw2pJd`s}5Aq$QLp+4Zn@AMnNosN(2L6 zh7j)-9I7v_@8FQspDMNEucSJZlQddMD@e*IHCR{jdnz@9TpdoYF`&c^_FG4 zLi-jC>6dr&&8;^+)MLuzD`YwNLRBG5Yvfhr?Lki_BPV@gg=4-P-T7=cH{vd0N{TtcF1~Nl4 z--hk=;q3?8TloX+P3zsBvq4}&*wz|bQL``Z+!6DB**)uvE&k;6|HPjh z_unO*Me!$(+PdW5CH>m^ZJaf_;KAgNLu*9*$@R8sbu`|I=OS2pGe?{CN-q8*$xBG? zjniL-IIY=T3+&%8n)>}O$_0Jfw=RRpK1B7Aq}g4Wo%WHF$D=RHRx${j1=l0zf0bsr{lLS=`88DwBJ7~s=8*L zCUdVd>d=nzPjN5|#$BX?S_FxGPoL>vkwB!WT>7*9ZR~o)+b=*%Yn*ji_sW`aPV(wP z@vBM1{>Ew=(>GD6hjCy!akOj#^a#wT>>BZEdGqHF3Ig0UINmzbXM-~4Jm46O$zyHs zWVVLPB0G0pVk^Y?aMYev$zS+|;PyyHdM6@oV#7xcIXSO;P$_@aO&xrOzn%NP1{Eo3 zS(HeOmSy#-zUUrQ!Y58K%IGdD@>-h9PAWA&k-1N8+WqF8VwzPor3+#dqUCru_e|9E zGrP3R)L9TzLA3W&XD`$iW2ZP$mgoj}#oy82)~Z^OjG@u|#@{xN{IkBwuQ_AZ*ZDQ4 zd2QwGOM;^EfA(wNU9us!pY@D0tu3q^C;1Z<(tEgn1rY}|hxo_p*#85cS4B^6N14y> zZSA8r#Qo*XVL6Mx37_$n&JaFLT!m?_2qnbHFB-jRKMI?%2Dz>$w{?cs&?aBLYK5JY zp5ynZV>P4wLB&GSs+vQySTR&<#170R*;rKP$vgV;ow1H4qElH9ko&>_Telyfhy4IY5f`1&DKzCb{R zkf@C%-_yo>t-afb2D7woRDN>5Ry4~T*o{#e6I>fUmG z{b?osP#cEzYz!SbSlC_9nc(Z#0@VFZqlb=-)j46iq^{=#RPgA=<@?K*Wy`Z&s%Lra zC^|4(-h3^^{=wGprsTFw&eZzng0pj3u?#`Jt_Sl%#*bqANsSHHcPshLyMU z)>FMD2je`+n|#}?ryhS>`I4GGMkw&hsj2Gq-diV@H^=Yte$4J?@7SW#TM{4SJ%2uQ z@$|OT_xXJ_M?Rm7-n_Ryzc0C)KUA%qXyNzqyH4LMx-F>Lh9kTnc+WmUMw{DzVo*hZ zh}X7t1<6l~r;j0f^YkOFBE5TTqc5)8Qk*QTTaoXz@7_$lG5Vu~0ur>?9%CzR5@Jd? zKneU&jv~*h&(ukVHr)x#h($evj^g}2CjoPJpJVt-$BRb{viEKE-ow}D4?UFxHalJ7 zy~&#E;K{t@zvXYAI%)f&ignX>BtGr4i%TlnYj*HnjZ!b(P`;|7o%of(sgnj5ReU{t zpTaRJSMl}5yCNvJ*>pIkx|Pvrd=p0lC;RzDh5hT66nRBP*8~=n<@}kUZ3EL%p zk*xmEDJs66J16wE?OA#wEbnUG>RNWGd%x3-F}LS#t5);hWK36IJebO%uDoDYiFC_| zX!-Wy#a;eovCXZ5gR>?IQ&S3yDppUARlGR8mGj5UUtCzxGV_DFSMt5fVk0)zZ7GUh zbrreI-^edJdo~8TpD{H)%a)D)pz{P7v1d~mmDWCjQ~!c988X|)JhgFZQ{Joq|5bO? z!-gL#Z*2G?q2Zq?H&Q1vV(Bq_XbhhJAGa#&hTrBS z&ha9ZvLQ_$O;PBuN3T5E%P208c1(YcT3NKkw)Biq?Rogi>&B>hE)L$jn#TGqs~e;7 z%-?C#=GW`q7YV49;6qAzYx}Wf%RGCo-fzKwj^znP(Q+@~{!V(9uA>SMCJ~_(+)HlT zLS)UpuQrZ~+Atd3Cu-#t3vJ?1@hzjOif8DGh3LypVM|$k zSvoftTMsgL|+)HC?lqShhsbiu7JD<<6|z2gLgap!H67=YRdy zzl5u+YtHjeEk*^Z_9vAf)44lcRva!>4~Aa@7i#xVkI*8%aIVpg&+!GZ75XGMV^^^a zuUgli0ngTb6CNGYH(Dk&5k?3HWoZC>x%d+z?VMv)2kH?^%38OiZwC!P~#Y#w~1t*7}ALNC8bBsyHF7d0@@J$Z; zxl_yxV1Wc-Pi|fU(YK(nN?@8*j^P3a<_x|EXQ#P%k>+~=5Q6-?=>1OKW%Q6~jL+}g zpwE|_9l`n1Sq5kQxyU28HFalXU-b2n@at)Og%{l>sIOrUvt~3#ZHyKYE_V%V;W=}S z^Op!zHCk$o#;>tB570mt?>*fJ%aC!TwGu^p{e|l7dR}uh`kZFQ5ECdgkrOJ^7h z`Yt!F`ozG#hEFbxy6t~8khFwZL0*huqq=nKFPTY(gLCl9_g{xad&#lLW47FyhHJsMQi_Sh@{PtarH(KHxz^KvNjTKLF? zZ^12+u$&ZN`}k9Oaa%wsdZpf4IYW^!431=`ixcT+r$15lDlMrsVvdn)SbgOunCDIJ zYiKIC6%%SIxwc2jDoB{s`A-)kWGo1zk`iPU4#uf49CnC)(L5Y^sTDDWF*si@xuaJT zv#C%v71Wo^BM}`Ee?(+9_a#C2r}!u6n90e+$ifsy`UmoNJPIeQG1@=6h&|!3%+LJO zHT&$%_B$+E9y`;jyHea=S!U6TL&G+j>pCN5U)K0TJOE$f&M(@&X1gZQbJPvoqg_H) z&c{{!0>%aPu5*qViH-WhGs*sOsTiQjut_@y`peSQx5O=qZ2hUJVs zb_tYD9$6o(g}y?$K6}FkA<#qLDnjXM&J)FuX2!Do1|h9fRrQ$; zl`PYwaX(s!JDt#|!FUJ0d7#EHjezT{`}%J^%;!R*)K!c>8clfY50w@ZPf}E;CR-?baSqNcdo|!DX$uTXEmy)->z}L92n17p_&U+;7}_dXWX|7jLw1JQNUg5 z)WYa!RsI^k3i0bk^HZlc^BbOaC;GMtA6&8p~`B9@#N02E@&L@A9NF2E4QR3?EEufKR6EbS!9mN zl#p}rd?t&ht52IhR?$mAg3t=U? z7|p0t(j-Rm2tw$%k_1AhP05ZILovM@L;p)a@j1 zqN2q@k}$@C%6jX)%^fjiit5e_uS4HXo7t+$d>XWk30x6-`M(@$RMXz7x3bJ^OSav2 zH>tAhkscgwC4RX1#U?|?uz`B3-);sxHvs;!(r1cw78fn>% zp2eMHVIH(-7;WW!(3XN>K4JD|B}C#$IdpHFb8`z956)%~&>gK_L4LC(tZ}g-5)N~f z5C$9BPLC0?YGS^l zu*_&%ySVdOYFH4#zKh6`9X?B0yx6T)trBwVVVifZ{Bg91yx;^0oSG-y>Twa zopqR7-;_B`gnLCb!i2|&5VR66RuGwN8ra#y0Do9TS6baklA`|?s!YJvx1+9xw6g0T zv*Y$79;0y^(BqjNXVX9L@%%xL=k+{)mzQ(A5vnU1Cg4aPMUA~QmmJ!!vzkJED1D=B zk68^Psc%^gyZBCqD&4}sO>JC!k0iTXLSF0V_tZ5Pm#=C>T1$mHSMT1?uuOcBDoxIoC3=iIR3xjyWKDU$9A*K;592;kPpw(r5BAc#6W0ioM{uQ$_D@o2Siq;?+rNKHl&y zZ$j3G{ATH0t^8>l(qqwz-lMoOV(3Zt4qGOKzFV&2H#C!2dSyb2W8$R(SN0fyg=S1ENMG{ARnqM%>vedD`+@a1e^$tlBEg85wJ=O6TD z4x?Zb=yO8?n8jJ83+bU1rtGS@Vy`1ZqS1N$2#1~>L5s%;F|`ZBsT_N~y|=AZE)2ZT&;gXgD2TfeEcQQ%|#$o=p8qOX@%`G3Y=Trp17n@k_L-k$}FWiG%^C@wOQo?rS_afY;HM; z)HJ>C1ys5EnFDI1fU5f)#oejjf?ud|#y;B>Oe2)Z3r5J7hH)D?j588K8Y`}9)zhCI zbu8V7j3N0v^#_rU=5MOZnVre}D;cF_26S4S)+cDKm;D789OYeZMMY&%)9ct~6^e&w zeluYqc31m#BMz7>L;7-R#>P>F9#ov)uNW}ZnS0ljH{ZPyot?rGf zdnN8qV-?Xe&#K;eE?1s|!#oigaN0~yj2jtj|E+pn?VV?`>iOuxt=)@f@ge-%ppL#DqvNgN*d)k6XryP_BP_o+GrC<5!K^R_m;p}yo&ivB6-z~Q^ zpYN9ES)oX>p>kHbKd9z^@mCMK7Jv06KkTo*ef%(GU5m_i>JAp+p zojLB!IXeu0Y-rmCLg+X2g-@{R4CG74^dNWqFaSR9E?C&yO>QQ#6*K#;b<~J?ovuS% zG-@p=6>TGv0cRmkqj{Trls3!KuDD$CLDEYT`f^k|O^9>pTm-6pBY&w`g`5Dn>2Tw; zJDo(mg{4u{(j2Sxk{hv`gu-T;<&D?xf)sEL_6x|LF5xwsXHuBw8$_J*?M_sl4ZLC} zF&rdEgM+Zjom}(b=_ookPny$}8f7{$Q@`0LaND;CDkZno_h9k@L_d3jyS(kiJVU8B z{R9nh5J>53!x`lC?!4jFOYhGwrOIK9;6v6|=|h#k2sV>TsBCuC?x_r~v2M!xp+%1b zvAja$j72^A+XTl0rN5&s@~MGaTx{NT`#9L0dxnIjeRjqVa=4os!2G!EHwoKlJld|M z1jC*?7XAvvOc=xG?i|-1=tL>Ly;IB;e!O#qALWl#Wc7HjYJ*p~(Mx>ck25ZL<+tDs zxA%t7m;Aim<@VkntJA0E_1>9LlY4sD=|uG5?{cvt_LlWCGLf)fouF{@o_m#RgQRN0 zz3x=FU)x)!yM(R7b>yO1|P;&%Q z%j1C5o>2&6wW4P@)`r7zfZjD6x(qBF4$x%7;evOvKG5FLnzL1m<|~s42E3>%*iLp)qk21--(X+j&Z>-2}gW~dfa1Q zxxq{JkOjZR*rYRF3Q|=;s`3kCAYxyRj`;(Ff&YJGfW^GDAw3zsyxr z;qe#t*sjNY>~STBS`kfw>PR%jc*rIjO<}VOqJ1p+WJ4v^?JFWIu-*i^6EZd4_@AM2 zXJ24}2*?R7tTfb8@?$0iXvbZ5CZA)rf(a;#->UNkq>iS+*}z`+a)Bn5XN=>`SN@1S znwjMud$c3@Z`NaVo0gF`QY@OPE;__!%3p8RfzWx$3!XWF$-*59SaU(siM&Y16_k`X zPZPw(J#ww@%p*>+lX3+cpP86#DS2a)n$6r0wk}YJ$5#gX zQ1^a5tM2au=Gk-6T*ZRvVVbWa8Gnq15JB{^ z&pC_Nv3}_bra!GpZs71T?m(WsObQg!bZ0)CRkuDnw;%Z{5lA~DuKk%V1kStyLJ&pr zg5NIG^t>{wpGa7{!+lstFR`J|AX;|PH*-;~u&9uBkV_6pfLXYgBB+ZB&rrB$J*cin+bJri0rS|8s8 zfZ0$*o3leb>_1wbnW|>|-oVTwJwn}*ocRb$B99x?9oB?O`nd*{#s5X1Uu|7PTVWi? zX35|d`OoAz(6na$1XC*G*XOjQ%r8_$&1AP&{pfS}!paDt_lx2-!5d*&k{(skyV9Wm zn)j#mzFO~YiMv$q%dE&s&5Q*qiUu*g$onNi)=pWv8qiRy>pmP?z5*r<1#zXM9L`iT~bGjM+O65WrYk1W5i_|BD z;qS-UnAFev)^}d@ok=hF2Oc?A9PY5)?NBjgfV)NcUDR9Fd(vr@yU-TV&JGBCZ)x3@ z!)C-PUZ1%q%`(HND#RXWpHgw@SZ#jiFQ0(pozxgbGA}F zTiphbr{d-KoG*Cg>@dfRTFZR8BwaXriLqi^$ck@9tVoT7Ee1^>P!0jR8=7fFB9-;r zax)1#5>X$5HIIrd*9c*T2(hIzMjv`bju_84ShxeWMdCDrZEnHiyc4#8CXsjWpu zLqi1WP7f=ouo=k|vHkQ291O*7Jf`1Zbn$_sDPj5eEI0)!18=&h&8UOE(`BQNABl^o zpRr#h;wU8;DJ@$ic}$m0-%kE~WX9y(f_^q?S+@ z{kf%d2xp<{I^0q^U5YJ}b|9sERg=O#(yefVWBM(2oU!?vf!dfpA6XO5k0cq>e{7nR zU9m%w@%?&9OlQh6zJJkWNehwSjQPOrf53?uaMU0wL$DSfo}UP8C4s)`CpLQH5lvrs zJZr~NXPp*Z+ni$7|=MkWbEO3Ol~6bpB$&0>~nIMuS;Z4 z!duM2hF%*KyqRgFZ_SXyiLn^bI-+I7(j`Gbs=oPew>W|;Pb}GaT#0u?i9fM)=W(Up5vBgb!8?x|>>V-KpIEl@ zxH9jEvecEsQZt67P8fD%@)53IU3chjJZ7r&p-#yzzCj!5j+DUcm_uB42<9z z7{N2}hv7M~3JjHkp}}CM%%3)VSZegOse`WB{H9{l{Ma>{-^(W!@Y=dndEV;7lOKC) zt5Nf1C(=I_Efg=Icqs_BD(XIt`DHh+NE-M|#6PxF|Wsk^Kak_2Y9Mrji_k*}4nnBh)nb z83cx;OO?7SDPlWvrNb4+*0sc3SkM9JMOntomSggv=q{%gApF>Z&H8Ld&ceUqM-=1M z1X`T=Pu(HmlCMlhsyuaxs%+jc_q$+lb?q#Ew7N2nL+>?18oIAI2q#`_j=DdVz#h&6 zO`i;~oZ)xH5Y!$P4al3)If9hh>W?G$ z1Jff5{ZKT%$}AAhvbHGb@=LepDq0&?jG<%jB ze$JQUF8zcc-nwK*zO}+dSvs4=DOupPkonQsD}O~>!ql~$Ob9ks$a z3AL)uRPi5ErH||UPQSuCWGokqDmH9m@>4$NZxpqUo~@RoF@~a9bKIY)U13n1CE6UX zuc8T1pVj$7iytOIbE8(Z>mrQ~gQkB3jVK3bX0WXJ{-Oujl-ZHLv}UN^H-D-3ql)$! z1M6C2-e*%AkK&B*zGELkgZ#3Qz6_LVZ+qB9bMcO1&<)s=5u08 z*tt3`-^&NNb8aNXdxiRertzqF{T$_RZG0M0U}GxgC=L_C|Ht0@fLB#rdBX|0zzw-_ zuNpMkw35P1u{s?NH&&==8-$Bg2?ZsVc1+8BRhimUwv2UhB zI&^9~wzbnZH8fhI3DAImKum-H5duWGDX9jq4Sy8A-*4@G{v_NOF7%!HJLaGk~Hl4s1tD`jhC}o^jGn zv>SQ`^?EQu)#+&>b4piBn{I)Ue`hw?r{2Orkg+HWc{l(e#cS~Rgx=D#=$QdP#&7}2 znL_rc1!NZH@NASeCJ_A^rgk@oVK!B$e$N zVzI+O>l)#1X$K6bc8;$7dO~dQwEaE0%6*50@?j^| zKSe^Yx)%6G(BzKFGqAd+X%#pQ`A&tISd1R#ird$Omf*X_i)sN63mM2f8!!5d4o}J( zm_P{rTh{=W^}QAs@9%nErS}+glEZEW~OE^aES-sbgiK)-yuO6wng)2|9X} zC4tOlbO|;ug0BN_JCmAe(<+4G{R61!pRv`B*-O31Dm$d4C&Cm#3#Q~+iX{9bKdUJQExlQ^vd_K+LFhcH?JMWkX7 zm34>8lfOz}lm$hb@Mwz%#;Dz#)P7H-3s87*H{PElIFO&5ymn@?7wdf8@iYq%*mp zKwj%gI-~PxXX_=Y0*LTj;`yJK4n!aku77d*)+n#lKbZvL7aM=j-w#BR@5nkIw> zWEYF0zfG7Geu31UXiqyB2Mvz~acHldHxExBKFbP0fQvP`oG5Kejn{BG91vHeGx-tp zjbQCO8dE&0y`!*M%nYu23|e<_(?a=PClfdI@*=J)uJsMSC- zPMvH@Rs&ieNrA{b>BRDf_{_`CS-!{YKn-lGR0VHhMEPRPr@&gwP3id>EOr8`2)J}r zoUBsVV&^?$hrDN;Mav2BR`vQL$LNLya2ykS*5#gejlBSIzkAG~hL`1wpn@x|hdl>X z)9wlcSB}NK62n)Ri+${PC_yf@(Vr}l1I+Tc2_`IYiJvy3J98%%0^*C}4bePwV(_~+ z(v*rqU5!R>xhwCHyF7}u2Qf0V8ZXK=AC_s|P^$+%#t{{)`nJ#^t9!ntvQ$`}1_|Bq zA9JBZGw_8r&%6T>g}nYf_|^xk_$s3)UWLA9Uuv4+9wz^lvyG6!r4=(mkQ7Xq4L~L|J;C@azO+zRK{7@nI+KK5fv%JTE8#l_S9}+g z%PZAf;=_hb!4?0EJJ6d8;}7!qsS@fzU4!b&Fop2=7I3|2mFCblh{JNmcgUd+Ol9Fg ze=RxeQ0%P_KK={fC2w=#zzc8r-!b#)yD$Bt?R6xqyWH^)3E0AugWntSDY@uky{_(O zl2o=3l!(-h&7stUd4wi8z@PXj>@cYZ1XE|I-&LPo2Xve8=D6lQ?L^ z#F0bTd_|IW+ymnfdXf)EvrNWa{)pg;?@$FI`RLZGg`|J!ugFK}7z=4^k)XG4h~&rf zAHz(ocF;Z=NVt;nx@X9RXtXg-1~wbJrU#ZxVl@5mUurht{hMoMzRTHnIM41VgxF-|UWsMUIG#0gpBZhxrKCH! zf^)3l*;$j#K67(F-f~*;^&!%Qqa^q9>}X@}EjY>hd+V>?b3>$S+U9>A6CH~qoo?}6 z_u#0xStZ@y+HanrqYA9*{gyf|pE!OsYedGh$d2+nX&NVN zAkYrf#2M|L7DZ1kM!m{^>h$r5Mo`st3(g8&QO=Rx!LDmZ*J1yR9sP%Jup&-0PN2JT zqF1v29{V1k?zsMB<(`bpW8XTWT9&26el!0!*hTRA_1Cn*rNkGgbI}CfAZPoyAG$|r z^1uVuc`x|kd((CWAL9f{n}tX~-WqT`m_HK-&cd|k;%u`e?vY{{btq|Ab%=! zA4GctV%FI8c*&LV{1~2(-r{2>Hqm#GKJY2k@1L-8Z^5};(~bwLc2Qd}Y{xhyUTFM`+bG0bD59D|@2y^ztv7v<|u+o{h&W)JvrB-P{iGH~wt zGuIrmOYj8;&&5cmS_Pojs<6+iR-zrpYnbGCIIR8N!fUUt|Saa z1coABC|-({8^(@Ylkp7Q=rh1lhO!)2L!aY?F|i;0=BO_q$SQqKtAQO56R;t>l?`Dk zWn4DC^nbq>FZ_Q09u=MaWyh`MlO#HOnc0y*UhtQU%ihYk>@OLYy%llUq^aYwM+e1a zbNQS%tZTzH8QACCEb9x`@!-nf+S22}wG}6R5PHgDgm1ThW(=Tg*Q* z;2QLXYy7Ip+W>lJK$SnZReJ3zZNPG&?S~TqG;JKmjHTe(sA~WDIw7f$B>f@$yiHPX z7H&aOxGuyhFkZk?rnp#LBUSPh7pv_meOb6=m6}{u0b#&WdO=)-6M332V2LU$Uc!#K zg!MUu8?CerM&Nt&=UdhA9`SQad z(&(|Nny@r_tVk0EEElR{#X?v(F%!SAmuAQ`_=QWxu>I`M$5@w#Zz#C-E57DKdDxqG zB=_dsf}7ED9o2lmFE?4iwV!D|l9zodxc1wb%|}AKxpM?|xy^13$A|=eICS$cbpFVI z5%!il!n*Yc3nzp+JfFItXa`Z{kmXgh1FoWVIf^EIumypO;Mx*}Wo1kTO@M>ut?){F z&~#_vmV+iHJ&hLxU@28tyw>7?OIVjfn8*`^0ZW;};w9`Ym#}V!Fwq(i1}r5Ci5IVP9q#jfN}D0WvSfBmt$M#N@dB50o~#7m|s z9jQx4#b%7gD-4NE20>+|Yz(dal7?r&e{vPpe#I+Zd3p8!gXOf?&L9KZb3{7MwnTP! zwnX;4*b>=W(-P@?uqE>5f|kg>DJ_xxp_a&w=`E4ghgu@9|F4!v+nSb0`<*S3H~zjQ zvJ>fD-7S$#2U;SpUfB}a{BBER3*fij*b;f|y_U$fZ7q@QGw^cdzZRJIlC=bA<5he~ z<(n)|4T(oy!MZYL04$D~p>P3Rh^OFWz49b!<=h+Y|5|=|Lk7|~J|65S`-&>!Il9%V z5h>F(tVT92^*%PJ9tmT!YW1}T>o+8`1FJ7JT?2{A08#OZO)g1e8j8?#4;RLqPs>?+ zF>z>NgP>(h!&g{=pM&vLcrt$MX9V^~l4r!YWonVeCw{b)H%;Yt{+25eZRr|V2f&%_ zY7;2DZ)_aN3iOqemw~(=>stAIwL+zz09~@{mb2${bJ6Gce#-BUa8prcuBznlD6Twt zMYMOa${+tdceF%YA)i$}8wsE6C_Xw!l-ftXO_Km>e#)ieIt~*>v2voextv_Lg`oV67|~~km{+&ova6vxd(aT7%YSd3pF3i z%Weyxz5;QG}D}ptLzF|2y;9=Kco53NONcN+j*6TgWPsGXd&>-?5?aFUp?+nV3L2Ce1f)-%W4*7~+;Tgne-WgjO*wl{Bt z%Dddn16cy*bF)a+@#daD<$<6Th)ZJ!MrCi#-n0B5=`!{vf@^l?zN@;VS8@(!@8YIxr&U$6rTOp}PT=0v{LWajqL-q{GE0(XGo-To0E9o0 zAonw|O7Jy%p`_tq-^H zLiy0hWCDV`42kiA6A2#@7_L%sm}oF&n2?sC^teBZTm-OGWr%mYx*Jn@ zSXf9_9wy0X>k4ertM0C?JWR@w2PFg92u7HJedfmIBlx7!ZJv_87*C!rN8_q5Dms@R z5j>|fFB!Tgt`ZQo+|vB^2uYyvcwvUz>P`tUF`h)C(Hth&EAhhLp>+ZDtFpJHE7?tm z<`B&8B6ft+MZ{uv(P2Ll(nVIZcllvHv=nQUgX*E3P$?ub?UK>bNmdkHb2*84ibOb_ zGfp~(T{35%4?FvWf>jnwLgj`$d7|RkU_Xz1cphOUdsPN}1w^Vc;Huzo5txb*@Mp4H z;MipH%njZk$1gX^)%o^FzP6mi`^#uvZCB@b^Y4Aey5$GORP1Oz=)Zsx5}>mvw_ur zKCt>Pyw#t@mScDM!Hm@P4MdHk7d4VDYM(-VTu=v`>R!}<_o7D9MUCo$I&`UA=Uyz= z59b;EI1~ZB2wK?T>&%nzoh!ROAI_~3zL5;+B>8?PkNuz9C|%yy+>{@lk#BC)dE|Se zmKZ?DHo5B#Bzp&8-*IErR++ zr@9w4;K{eAI{9|03+l-jBR1Jy)S%Og8c7#5dc@_r(5dc4eIZ;=y;QD?E}HA&OXYgz zMRPs-Qn{XU(Ol2FRIV3XG}j9+mFs&hn(IZE%Jsb$&Gmhk%Juyh&Gq6-<+}W$xn6Rq zTrV|GR33t5uN6ajqWP#_Cuz-)4C&-xYu3E(I%b9{8_T>?=={ov@Jpv^9GhIi2rjLrvA8j;!MVunMZ`Le>6J;&q6@F09 z2~6s-{iIxcNaE_GiP!x9e$oJErO@lFz|9h8@VR;1@fYx5=9AO* z7m#%Q1w4`Y0LEd6zo4^DlaEkH6Hxt-U1lgx6oV09WPVNpR85YPX49-s1R& z@Y&eqwttAE+vQLkcKHtR4{ucdA@Yda_79Qt`iDrm{vq0;s?C^e^f|sIk=u21m7nDC zEs5IkEs0vWriD&*FKSfxqDIn1ovTq#HFh{;dr^ZR!}<_o7D9 zMQw9ke5qW|ylAdxUn47Ba#gNb_M-|iY}|753iMYHRXa&yjQ^l zU~xHLGjV71A;dJ`MOD(CH&sd7Z=0|Q2>oaq3S)r4&Y;Rj52%dvfXZFo%Drx7m=d(? zR)#H+v|X7-G}<)?9%&mH;VZiIJ3V+K{I6r|jDfGlyG%rW{EQM5JtgK3$&gOc{3&XS z)ElbAVV+#ce#Eg`s8TO>A8{gtfF(%_$gq)4(gLbT4q7J(PbNshX;mHXy|lk}bsZS6 zt0PGQRCOJVIn8Lylbl}av_KQ=X~9bXT5t)_0huRjNWeOWelG!FhYtXo03=-kKtCS< zss~m(1f<^szg|NE&YH&uL}vO1MrM%oMrNE414%f^CvWA`B%y`f42Ot)fC#7v0ZH}& zk|G2o*$2)8ltQR{h9vAz)xiP#z^<bd^m_>a!4!f`0Fv%g7*BAw2cCBb08F|)z?qbn+5?=p=k%eM0I)o44>Xa0OYDIS z4gnX@1Di;|CF;Odhk%RFfgOK_9%y$6xQHI;P(6T;{J-wRErXTNPv|1Pw>o*=h?wPrGDuy#rE@sgb&=$7 zu@3fEw6j6ZIL#8P6Z+5hLj$&-buCE2JLU03dSP zmq(JwZHF337dfia63oiQ>%SdiCUU!O?m*N?x~R1oKrkXdJS)$s?nMoFFKQ%R)SB-{ z@;&~-tntcUm^Bfd0cYWnNyB;y9adSN7O+o*Bx#W_(o_?c=TYKFLrtu*UY!7?R#|dT zWuymGMtVTyE^p;tw=(!d%Wh>bDrvhiySc1u5IoX0GQtn`6ux>RVmkYE=$~TQ?}q-V zj!4>}e~LvB3gzNpSl_%pKm66nPIZdKQ=MY*RHs;+>Lm56g_z(esFg?N)J4*Z8c7$m z>R_`?P)~KLdr<@4iyBE6HL45hqD$qv_@cRC zOXYgeMRR@crE-1WMRR@srE|1AJk-)E-zv0`_^{xb_Wv<3iH= z#^rseeaJtg*fZiWzXab>FjocNQgG$Bl>D-kM_Ot zdG_p|;w2~W9VY+g)-&!`VvYI4i_vLJGdHEsnaU}AsGaX*Ujrm1|YK3p=y<$xPU zvY3q|{~nhgYZ&h7&H0(*{~hx)i?6_W!Od7#zXu1lf31UCRZJYu8Z)lMY|lML6M4CP ziMdjOP1fy8amO)_<8LYvS~)pBdSEj4)e?NFFPHbeH!>pw6M9QAp%;Jq@V6g-UHChI zzk~QYRN7KC8S`b&wNx4EXNvj>tDi#k!$Wld@@e&Rv;0IhOl*n#4wHaeYFi>3U%*7* z-(e!~JWK?hiiyD2zFZ9A;uW3o+6|mBTUCfDMrKt2Re8`+RW5E4=4oub@(UD$S3qaP zhu9O>`u`ifpXR1^_mKWmR@;yrkU$_$&apLJ=$SFtrj(ngqG^ z)Knos8h?t6&BYpI@D;}fwN)XcWumTCPttJC&`*O^`4BxOJY$0N8<-%y6BDF&VS;oA zCP?qb1nE7PAiXz)3C~wx!gC=eJl~B8&r2|2`UjXW{Sqcj@56-Yz7|1#c}vwz!2WUc zA%4OwRX5{jW=j=GLdQ_%ihKJF==*yN{(7zMVzyFT@tw8_& zHTt)0W7R~^86xYolW?bcEslMbKE6{@Sed4JJ$X4YY;F2u2-^od^$aUi)t!M1tSRPX zEOf;BLF+|Me={30K$7($w^%eAe7tYqejVnLWmdxqxmjV>QJKw{4_7K*lYiPC%+=LG zgs4i}66CbsB3oH|y*tI6X2>u5pMPZaw0% z8Yw@D?8~V8^7tQP^5nhf8mo~Ccj70ivyhRIu%zGOh0B@`XT?|ERD`}(ij#RfzWSz_ zNMa45#<+<5t;d=@rJdO9aE~q-LE=~4BwI}ERM>?alJHSQKCaNp4Z1?>0W`dC5M(bv z&Ivu0jpS=gu&NAX1Z}al&&bgB8F#LI{w3|RB3?af)Sihv5qU&;pdo+;^uCD6TcrES zZ^16qvZ<121eDqqBZwV?q;rHZcT=Q%)Pcsbw<3D?IXnj{d-DJcsRxk|*p6^cL1odV2L<{o0g zN_tpgzm?!awCeTfr=c2GVu=eLkXM4NVpLB40~(eC0gnF0JemAszbMW@JOqEQZg}uth`2TF8UxzizyWIx;Z{uL zMz>VY3Hf6sM}ljQ#q&SLSuo7X^T&`~U2-IbTSCMO4NRPsvdIL;_I23At~xMwa>)^Z zaou^eJr=lm78Wi~i*`l-9ZM4z`kWv0@30qEJtDX=ruq*Zu`SIi7o!Ex{`xt}K7G0LA89 zX`}kx*NrAmzloB0(nELMe3Guaj$Ou6A_sKXD$xB3J9I#YVZqS`bWYDU(716Vdx!se z4k4-R5YL6-Mm5;kz@K~q!yw|)I zo67XfeSjR@wxE)vLy6YHq|*gp(5OfvXpXHkrVLcVD=%sKbA$N~#f!Cx;d}V~Khu`**)^0DYWQ{rAe&`kg9BFpD8i?^iZYr>W zN4L4qZ%rAffDZ%)DWI(}0RI35Tr3Kxl*g(_Qs5wq3aIXcI^F}fLkq=Cwfk}iX2HsH zwAy7(MwnJh_Ak_Os%BGZsl%p72-70$fd)1`I+=@;QZSl*oT4XU2XWG@9*%w1?$D!7iq!nCYZ|cP@Y8rE%fXDKYt*(+}JugfJ&{H3qhY4GZBtb)chf> zWs;H=mXoxWP$G}DykI>&-&$UhqNXyKpv4_jqNqZhJ3?jrh?x+BLAMD*7)@Ha^4PSnAr9_< z1v9#MhYFY?FOEX47!z~;WE`Gnp2ifU;M&E0EI*~55|nLW?IS%Voy75aFfqCr>Y4qV zL5u96`GwYGYhD0NDWi(E1fL*sTLLIh<**$RwlFZDA)=i>70p;6Xr0M`vmVaADxupa z)u80~;!IkDYxnVvUGe*n@_n%wOh()EB0K7<_aUh4m3>gSYr?mE*y03xA;_ZQ?XoEX zud)fsc587_=2{$g8;Oz&5|63?li?O*g?bV%Zh@M>Tl3$A?)n|s`VleL9!fwY}#VO5)^RfZ;Kql4}@<#8ZVr;P%PrZI0kjw=VPDoRlO0G!o3-S|>-VFLJJ1F+$>v1b7|03RusM-7 zZotPSwsG8Af~neQ94b0w)3CWX2_N;ulVCy&z677>80YpD;81;+e_I#6x#>ahog!3SliU-a&VBp!ll9 zCirB?1=nuB0e2j%5;)1i%nPdc4z4TCLmVu2IqyQT`FdxS`LYTK)3NemSOvsskuj_S z;`FT8^igJCY&v&=VGP*b1?E?$-uLdGuJ(3C4ob`~rG z?US-?j(Mj^gLN`?;f?ls+TL3)-Yo9HLnX5fZOnkE+$V^V70e^;w=$2E74BSF6)IVs zwU&eonnkVpZ)$T$!nNi17*^!ChSfESe~tl|Cqknkz>9}|5-Q_7fDan~*KAId#9RZP zFPvy|bWxoAIgH{&;e^Kd;yIZloajfyMRD@ycu-9iPWZsQcuoq16aCn}C{Ct|QJf1Z zhJWM^Z4}|??1Y-r(V^i{HckAT0XB_;_x&3%pNu0#IXRekPOH{|-90d<%L1_+-i2a! zWb)S^yMy~haZO`h47=~*Hx!$p*EY@=6}xM&P1}pepNa<}&bPcbfB>L1ZZ!kGua|%7 zM>V{`KE=mi1?|mxrM><8vlHKI3EN z!3aJ+|IZeDtZIq8^^2Cs;n!LsN8Z85Rg~?v@NxBv__+EOK3=cD$LmM%@p>jcUjG+k zqw>i!vW8*bcvT27UPhH?;g{P1J;e`}+&MOmt>9%dDH~!QKB>ejI`n2t*oNsd4ddZI z{+NvE5b{K%lMTn;KWB4Wbp@M!5IbatLgk}54If9NNB@QUR3j`i9me}|ZnLu^xOTp5v%?$NW(N~On*gA;&zL`wTkx=Kv|R0- z!ZrZHFMEm2&$c0Q1Y(TdOKcM$u)QlB>-m@25J7<$t0A_=>v>2p!t#%&a_>8GPbvxQWZRXY6MapOe}53No-)@rmF!vcDdjy7$!+ z!AHm5R@oA&>WG}4_0I1-}G5Ulg*+j z@o)O=8yt_poXY0V@>8TP+FmJbW@@%N1YR&M$BRq|+xV<`1CO*o5`n_A}9j6jL z19prEK5-IVg2NoJp)kI6Wl;Y=6MiU!jfAYvg&)c_5i!0c{7@eDTMAFdmfC&50p3w+ z^WLa?#C8Y*38j?Fb_i^|J~KTsvkk%u@Ol0*oj*+k$T%nvFwDCBC$y)CHml`MxyMv zlVT?vaZ;m^>UC106;3J}Wrv;A7^IFmsT`#GoD^(xOq&eD}p6@Y_u6@P+Nhuzx(BLh5mdk9hIuCY)9I zBqr-96SbcvN*yN6c?-#hP-15|F_bxG$@4ryLs`ZHL9?V`W8|d_{M#65Qa>B`1Is#U z*=sl|tHFaa+7U0?6fbQs_ph#fQjVTH5&Vx$PYQag;(2Vd2nyy13!tBK-FzlCr^MI6 zGXK|u-^esua2@;g;5*Iuog0GP?UcLm&fR3^uGqPo=iDuF?iSm3Pb>qmP9ot=tU*GV z-7)2#bwKL8AWaTPp!`|~WQP}|OC{cH#*<=1N7=J5P4*8B%2?Ljx} z4o*6Rp98^3z4+;oPEin3Gd^nH{FQz4H|plmPkQ_79dzY8yYY9xt4vcn*~6X4pV}z} z<9P=yJFmc2wet#!hpJ&K;(0X|4OPQd)4?^oT6u}p?5&HO}wMGlxKLr^$dIDR@}BfxSkQIt&Zjs@18Rt8sA`DwDK-3Y9JL$i1YLAM#a9|oNjyVUNgPnA6u|K#T{!(P_=I%A zDZGzl;gq${gr{k@(5Kx(zqp0kB?jZlEffTeYlLy-77Bt2aovP*kVDta<=Tc8w@^Wg z>qcmLM07b_j%{dh3l+4uoP?&Q1y+??IDisy3l+4uoPdVc2e+`K3vX1FIAu0il}D$r z*%|>SF??HyZvnUZ!nft}E#Ovv__jR01>BZzVB>4$2rgT5O#6Yys@1)A19gI4;8D9o zIf1%_KHyt+iE;sT3Hg1;E>RAkE}{R|W0xrRPnXd9J7Je7=TDc=_xpogqFg^+LeKAr zT@vK+u*)fKV}x~^&lqLh<~On|92#BLX=K@6pZ3v~_dZK|R~y6Fd3pQ}1VHZOV1akH zQ62KGPbZmHMTqiGPpi5S{Tf`sGj=ii3a}Z;%@}yxd>G-4S8&^~Y#Ty98`!SxU*hyj zOa~*d-V7^qUA$-qPVOqpW)O}la`KtbCvLjY&T z%Wv@kSVAv2sl}dS{LpPIE}yR_6<_Pp8zjAJ&ZAcY9*a1P9mZ|LzYYXc^O-}SSK$&; zE)!hQRUjod1u3HxDIeDuzUyLGK@86TLr;^~v4NGP?N>o9CM&PU3KJZ#T2;iuBLUnz%<89rYCb&DdP+5L z)#NxDd4YAUdch{E4VsYtz&3^0XQj>PgP!VEBgx^^a~}6-)sy1Nv%X+e5p+tEQURH3 zWqJU&oPp?Qk~&|jrw*YS4gEzIdM0ige#QP<=9d4hTRxHHJ6OKREf2coK9;}2@?y9A z9VnKjrW>~nT`V7ua`!ni2a`}sH<;V32Js-ymEUefHe~lb6D1EhKo>XzPnCP9DS7aBz;A@b{|B%l4E_!$EMU zI2CZO_S}bxL*OcOaq(P02iHvwF5~rNYycwgN*a*gu4;TG)wI>|}sV+@x2lIzvY*EWu1 zHU2|~ZCpla@!!T}(rI!hy@or9qt52caRicK>2NnbxZ)G2@d{(BM^|nfNqVFcx%LLM zeD}v}T?c57K~0iZzxn>Tp84qi8*WD5cMGsifr{j;DGb?K170+0anmCS?|65uG8ce=(XsgHVcZ%tZj5l! zGx%OJEwXy)^Wck7gOZxy+L`g6RmawhxHBVM@=UDc8LNzWwLizR4tbL!KV#|_cIxL$ zJ!7YSVMSJj166CX?#w{VVl%R;vf^pKIy+fTu(QgZre8eg@%N0tCb;r% zK^D&)xFzy*#Uye+!R?Y9)ETl*u412j1i;hER#!BmPrfF$LVATA_m*NY7{3k}dN!fM z64vPOZ9elh_$Gc659-_alz-mlp#h0{JMjV%Ywg5~Nc_f5{MNcHMBnDNTsk(lIu4@{K4NJWT#$HKhkO#LmqHvRyBzCgUO5DKd6r;s>&8pduisOk+^vt-v3+mr$w>J418)bnW!V16sZl9*$4Ba;7#w^0x? z=EZfOpl1pS>qaL3MP;_W*uu<@A`|T>T~ljp7_{bj%Xk^V@t7eT?+$0fO3>INBw7L| z2W^J&yu`81IA9Nj$sftLFSJvgJ8DX9R*e5g%NMY>D>sJlNePE7Mz`xHw|yq_GrQiW z8)L;dkU{aMRm*>6mUUvTHQI--jH7Jv?LZ-U7D!ZUcSI36Qy#+6pW`G#ko9B0@8&9_ zuH*`=ho+tUAX?gbz5&Kvf2jzjh+k*8ya?Q5p%)IG#o->^I5m_9ff7e>MT~k7=>(tr z(1+DQU4kPM{0g(j5Z$)K-NB;2d00Vf{g?3er}D7VSslsH+jzWS(ZoJ^(BczaNqg0+ z(X7h#?4|NgR7N^ONB<2t6h9rwca!JN9o^>icd`)Q5|6%YcYxEWMYK3QckLYDuN3jn zG{`W5SIl<0WXpu0rszLdWqHui*)$o))atA`Z>bNM?IOp_6mpET^Gwj{1*6X08pCD9 z>(Q*)(Y|vfdC}iuIM6Fgw&9bdeYOq`u+4h#P9CF43UKsryV*j%pf{&@3MtmhY!#Un zSFSJS>5XTz{`nx!i!9Bn{Jng0A5q-gH43#eH)aV3l?SuTQp`chgSt#K_L^9*g@arp z?U^_R{W@4|oIJ@^A4CtKJLg8b?Owv~>-gJ?zwVxS7pn6y(fL=)zo>NVCPxNTvtJ%z zcS&E3inUG&WW@rbZAIwiSJaK7^{+VsQtQS3t6gcm7DV~Ys_nm4TJP$-IK#wK4?MQo zciH?L{TX6Q=!Ab~e`>v7i7lM9-hTi+tv&w;_U-XLNA!M^=>1l$_c%{9x`RPSo-Gcw ziAQlZ>jr#-ufVan?Y7e5kX>yOqF=S5o2-{bvCfrGhd3Y!bGI;ng@^@5m0E4B&dr>x z2g)j5VsZo< zPr2jlGsHpe#-xFe(aK3_ave=ToFB;3-GXbsnvE^BQHFT~ApG`q61%OJlxehr&!3ePE`!-I>(R9Qa2tJMp5=W!0?) z+RU@Y@z%}FB^}pUbv2SkPzswKMmwcN7-1a3i8|rJ8pLQgvs|_BPIrF3hGbwzCoZBo zZROYS%t4{xtUi5^2Z-oN?#w}J@xpLc%_^chVQgvT$$C)a=2x$?8WPOxH@4$sV!a3e zA;FhwgoL7)#m?Lwen}2eW(5?tUf)k%AnOl6!ep zY$-`;4VSdHzS_L~x~#+!l5iR;ZbittGjPl#J0l+h6Ke4%b})qQ_Qq=I4IvtfI^DjY zFmy*iY4v14yCd?i%}SIL`<`%Vck5>En~FZDSxf>>U?j2c^3;S>uUv&V-5)^?NYkg<;p{kj}H{d zJ;bR+QqqobnpLw9Sq27-5=n6F7N;{}9HGyjH$ss^jcXN+JS__8n2D8g7@OBjAcxvm zWMst_5cw$%jNPqR-;IIM38k=N^CX``qf^YE9vaVUbA_P+y|jhm4tzxi%?*bJM8csV zl<1{>niy^rrB@kfVhTab93nktw33o8xOT7=R>N#&_H&QI4lx)wB(=k1EY1Yi?xJxR zBofTCeFN&luJc23d5EDLCb%&U6 z%q^uo?r^okM0Yr3xYLiRG1SnDluMz|Lb)gdZZ%9+R6r}|XURzAhwye399MK!>`SA= zF+V`VC0(&E`q_bKI-9?t*q6p&ti`^V6RrsWBKEZaPZsgVZo~2FoKSn)SnwJ98jh;h z>jRXF{M}avyu*keR{}qdb3Wn6;fcygpYY>wcez~WD?hH?lB3rRK6E(=6u=ly^Tm~u zJD(vx;>yJXXi{)w(nLSyjpPgjGjrDz6QsU4}Ia!L<*G zUy1bw4+RWdzYxShy2iF}9lM(kP-rEdp55Fp8`w8H`Ug|J%{J9A%(gS7O*PyrK%a39 zB^biDLuBmr_qGt1w2&I_3FkspqEw z`)-qB!A)c5!3~8ji!amV^<~6P4&}?>K|!i$8mt;I2Pc%1*GZk-OuBFma&V z-iYUa4jccKK}VsxV9@K{;N6Q3ul8@?>Dy~2Kfu4?>(vKYs*hQ9bI>Q5`>dMT{PkF@ zc<$#6xWI^w2qpiAT#K<*owyd;Y*&Ia59PrQW#h|;CIda9-i6?2InNJqEemw zE=o4a;~Fr0_>%YmPk0WWauNdBEatB(n{HS*EgRdw{-2Z0QsTylS;F5lcs?tGwu2@C zLs$tY&2eK}R`iF*6_$t6P{ux9G&U=?0yJ24%Sg%DaJ0R3o3^T_l#+1yjfsOr2faDt zc{=o)bBaNuw%ZumuEDgfBq6aF3BhZ^4)vPQuAe;+6fKDw2CeRklIJzaV_;Vgcuh)6 zL$0(`K%>n{BuL6>##QJiZMzP(&GY!ZK<$7lsocK{e`(CzhpWilJ5rrECpq2KvCAdrK=rJw!Ih+h$X?OyCMxVoyCnyee1j`V2`fEjSNf@4X{TLj zfM=s%K>r{%3>Wm81^Yk~&yjdf1j!r!A?&)w9M7 zCQwNV^^~Lz+mZriC8^HpSvi9%DM_J{k`yW_NuiRG6ecrLlu6DM_J{k`yW_NuiRG6e7hiT~hM7B~Ix!u^ z*rpH<-EC@3Yjw%tDNhjA&cI$8#g`-b{0xSms$*<0OlS1fYO^>8ZI&FwJ(j!`j|0@o z8GMD9QhGq)L^(fI2+C_vylMtR9@vocv)ly~d&R=$zzKuaRQ5$NM4?9{a~75ADcOG4ZP{fz>B$^|ZGbqe z4Q3l{I%O%?_Iub4*lh3hpmf*E5%l7v?nM1G*5QnwFY@HkfU+>6E2ldyHkfU+>6E2ld$Nb^LYr-` z6?NFg*Z*NmnubWpwr(;d+jqDvyKGPOWDdbLKpfTvvyC>LvJ`Aj^{`!JvyHtoY!2P$ zHWqQ%nL|ihL!@L|H<^;{DQ?Ry+by2VA=n0p!`fiB(WXhI~YlGQFn@(8@wr6|To@29pvj?TacAlF#1lt-S zCEL2mlx%;~ZP{fTn-bZ|HERgA0phSWm~FJ_l%-&Mo`>xPHrvNMC>^$Y-OM4_)(|P# z)=j2l`+(cB%l7@A%puqYh{M`ow$Y|jmV)ht9=7kX*`Dk{>99S+%^ZSl4Uv*<-DFC( zgKo<%+urwrA=n0p!`fiB(WXkGq*eu&p6dvaOp;$@YtG%P!kHJefnV4G@R5 z!EB>Vrz{2A%RFqau-X1k4@!q^%gr2uZ4HrR|Y0U1kq2S~r}1m9$TOoV(4cs`a|L-jPEesqRZHvH{N2$R1zL$SJ}+IuH zMvIuXiqT>fwTjWc)$>b0R!5G+A_sc*$?f4-q_d|2)9A4)90Kl#@pmYrXEHLXXN4Hg zed4cE#eX~Ow)fg?@2;M8IpOab1h3-1yY2XIM|J65JO2BI9sk{1J?o0WVNVtRMLiY& z-D}5xfmy|W->9B-<={#x{)RHziJ~0ShNotoZsh!oOdz7SXG3}|IbuFm7!J}$1 z5mN~&DKYJ-j>!j=lATi$6h`%|j|{G%q=y)o_cU`QcncpC*H_;QoajDla7rP+ zF0e-F8_xX)M*VRx8lwIP@Lw}9e1EwznPOwHb3{{hLcRvvjpx+6Prepme@45w8ZwHhr(e;+a?cinqmVUM+6sY zB!SMUlg4Pv^N20q7TXUzqz@}L@As_q#HP`tB{q#MEwO#i!_Kf`Yx4l7DK_A7L~x;E z13ITp8e$vo5!*y9wgI2th85dk51(m?%|?@!*fh4Z#J0pk;jm)+M-OnCVgnvW1Q#kc zpmXY^A+|{#vE68owr&sU!-~!OJuxk@*#|+Z;%)@7TV$*2S5}U@Bme?@6z=<9VE4Bk3;55Ys zJdOx1RBS-!)Ja2Z3q4}H#}?ZR59z~-ZL$YAJ+WytX^Bl^OG|7~4~4^uO;5qNn3yE+ zI3l=EvFTAoe&(hjwnZMX-D`{OW)GjkitVHaI6bjxG--)VV@peHf9;`gSh0P?1Dxh) z1D>?S26RrHG{knFM{M`oVms|2eOR$Q?g36uY#L2kV$;~t5}P;VJgnHfyr(HP;BiE7 zp`#7xoH}WUZLvpe<+j*Xc_cBc*hYDP(-WIUla|;twzR}H+e6{7V#9PB=RugJ*nr0o z!G($q=$txfh;4~SY)fsi9rutvtk}HsdD0V`Mw6DQ zc*-t7z(da(!#8d3^sixs<(&_fp0G5Uw1nlI&~~9?Y=TEh!;Z095Abke;{r^3K_o-~ zJdSuSKm^ruF%<#moH_%>SkK7am~>XUr|0{7IU8*!W}@xE->!_FImoDv?2Sd<=xGBC z&M8IyUi|IO=y?no31>gRE1_HTIeHeb^T|+{jiefi75&eVrP6 zk(=E&p^9)han{4pEmhsfRZwAR)2!v@-&TDuq3XMFHS1MNN!(kKW9+k}^>AY!%THl< zyEx8e?4I))DtGGO3xbG%z8h{vbPoN3)izHv)(7P`T%Ryhj^_G;2N&= z<7ytuK7~C7YsUk|#I8wZT>2|ch@3bf!i~HZY|oKe1t$zhF(1%jfh;&C?7g_V7u6VGF=$k=M+{e(u=G8@;R z)Do-{;>-yvJ%Ics14H(iaIL^WpGe~*VwE}u^h-1j+QnZ>`YK!Q!y;p|aU$uj6>QRK z_7>e*?TymTMB;0lEObyBR_%?#v3mzFYs%HyXR$GiRt8psfp+hpl8Vi{h z=Y4@AQ$l3#4#$h|tE8uN2`8U`H^S->+n>GPIFlnX%85(6(2zOAC8L8{GMg#syBxu+ z>gOme#5kD8^7`3A#T?>27LLzks&O8!CUJ%_=z;cY6?5tdVcRd(QlqSf`0H0o*(zznwqI+II^TZPFjw0z-cM*`t%3H7 zIj;Sx0|weJfz$Tu8DhO)`}H*GuN7>L{gT#dpOto=Ccefxp+k+fXPHy`46Yb0xK4<( zRE?GfsY8gIMnc&3OL7F7_KPL9{d$Qt>e&Kp0IuPB!qR>LoIk=On25Ia^NGuBXjN7 zd&mnnGS9YOCy`^@uK?PE|Aid*Ux0!CC2geezld4dhX2Jjz5W-e-zu8~*qzxb>CFF+5pU%AYwXD!=)v6l9~h`&Bx%5tR* z+kWvVv-9m&9&@$*;ywH?<_z?|kmK5~$-p4~7vXIGi&!t%eoZ9(wSvvDUxKxk2M$_| z6N#^Jve2RZFXq%v!WI4(uJFHb)&7^%xe;mjUo2D4s<`9`wD?~rvF%q8Yt*v^_+Plf z|H4)LFDX%Zg2!XO3RzZL3`qE2gm>&$A@c^=FG7g_g1h97R3KT?qK`Hdg6bvtd_9n z+ph&e&pj-wT_g|-a25Xxzh3*reAj+0BveZK#S-{mET{j4U)O$dbGL!^>we^j{{=Ys zU%0yV>t50}z<%AwoZ9;dReLY4w*9(~wdG?UK_89mEkx6;CbN+&kNTSo>w%XT7}yM z0FT*<#*AA*Z~JhFmEL;I#5hC?!Yy*0b;phfGWCd>!Yf} z`jm7IHa)BX(}Od9YYBCp-N6pa^_?uJ?ULelT*Ya^uh-}>-!(cNgi2|2SOTYs_>npzSLZ9`3KfKs)-5Cha3m_OL zTjTG_-fm!r{9Wv?E)(zgW<{U59pNpUuw2reeXO9BU7WN^`mn(~PQbQGk_D%XlD_`Z zKC7bdh0752YukupqOFSLb6LDg8pkK_ER}F+U%0f_IQ?8^+qy8eV=n8B2i^p9hOzwx z9^eMpea24X>~kaATCB1pOhRk(fzig67p`LA`tagVcwTOJVP1GizIiGehfVato?<)m zq}kfv%5*nK!D>9vWb7+Ao4pgs2_?P8wt`*Zir#QV9|CWuvyV?G#lZlI%ym{-A81@} zmh~BJ#u*TX+unHo8>A{+*4Mw&IPu(Qpa$7{K-M}7(%Wa1^pdV^imsOMyzv&AUotVg zcv5)bjcC9;k&W%Ulb{ZJG-C(rUSl`6_}+rBWwa}svA1YnPL%to8>c2fu-gvPyU z=q2Mgh*}2;>^J&B)5dtA>LxJM*WU_o>8%z6(Gd`}-Z+kE&I5!%hQA5XrE1>?mLUUJ-GYkg_kUV(pyXJK}ZmEz?AkDP2p2=|F85;x6lEcjEN9q@oMj+ljzfS$7UvZ_~Zi50wvBbP6@Of24wOM1bq=9Ef2v zc*_AJo0V+WA;!Iv;{f}>5A49ji^5Cpl_uGt}npRP@R)aFw{sQ-v<&f=*7by}UWudUw z*dDG(>S2meW8jG`x_25KGEn&zqszjJ%fs`QgqJKeTMM9gkSRNhcx|( zw6|b$cK?J5=$Em(;Itts&}VMZ>WHq~XaXJ15o4cs(fHt8m_F65>+E5SExOepY18Ak zUm3dXYW!{t*Ca?vf`{FP8)|s1TTQZLEcdG6qKqDT&tvq?6u|J_` zq0u|7I}p7ql)@nHvJH%~c+tN8He;W60E?&xsbFG_5cV{$HP7%`_bjd$B<8;Con}-U zKK7Y`aoi>27?xn4Hhsv-0bOS%pquw$Z*ARse=h4+Qzzs-&ugMV$a{(8eaI|fqKTw6 zY~ZzK6R&k!asAL*#hM*LZ#!v(ZEWbo&0zDG=s@OQ+CtWKfrxNJH?ADlHAyBDy-a@i ztYu9f=%T@_dsoOj$!o)VB=$pWIl2FMxWR|3SWZ8aH3267(v~wsQWCkmHstYImrt@j zES7V;5H^w5nn^<5jU?~GVmT)Zd4;?trV4pQB=5s!Ig5qNnY`A_7Bc6M%nz$SSu;=Q zT|gRXIq$*Ed6sh_GXLV1bCD2wuMi5$c^{LB`sFJj4~ykoBZNK8Yt1u4-m@g{!(ut>guLf@ zO*9C3FOj?to8@d0GB@yAvq{L@N-{sRmUD;D+fEwA=furttqk0p6&SMjN7o`rX)y`4DAf?4~PR=f^D|nZi4J5&3!GzOdl3zTywp2&M-DI8qTs z=H>!9wQqCw=>h~odJ*=?#wk*6TuxhAsp|{ zIHE0yK*VO_L_F|59C@D2i|C4kx>UGgn|b=V%i1<0z=z``lbEK5Q=v=x3QjRphbR(a zgWUy;^&xCn(TzaJDGPCteoTKuWTb&QCZSoSU&e97jw(7ClQ<2M!gW+Vgq|c!IRS0x zc*iz`Tf;R}Qz0Hl9v&HOFlvIxY#XS?`B+_`dYf_D4$5w3bd~YJUh}M`8&q#GcOd{S zu~bBd5u(IfK4LML$GI;@#T(9AF%DSPWDq1A>qH7lRd5EN2-I#d%KC&D4qT%R1RySO zLiO_&E5RX;81YC@RFMRcjN9%cIjEM zyWIt?5^F-d4jtRaR3{}7Mkkkb@pBk-JRGAnWFW7OrZ9{kUlh%EYx`J+co`z1XhMfD zw}ca7M4>^Yy`<7O0d^UMd+01dN&>u ztvtXvX+Raa!XOp>4rU9^V8n@w^E_!p><;1MeQ4U)g>Wd66`*Y&whm=VU3;Of3@ak|3_V6?jc(hH5kXbektwkn5~o)oBKD=|E=_`*9E#rP1FcXA zi6AFUOiC;`gD)jz$$~ax3p4j7p#dFs|EVz*J&s#7(R&*nf*oPD7IKtvZN+b4@?wts?Wwj|~&>u6D?ouZtC=L?Q z>lio?f-sc2PxlToOQJsohqYBX|s$vYAhZb_^{KL-By5M zfnJvHGl;|@glcXvPV~3s(B4?Fa^PkeSWAXuOOe75s>L-OWu!(t@D z70`c#EJwC&S5a+=JR>lT*e_I2s|fl<`dM3FMJF|1(Ml!Rjt`6cM8n4d9&AuqezC!W zs~g|9P8mErI{S>VN50y~qtL3kmlOjC+HgN_w_~uCbuxyzAE?#K657c@pS8(X65FDc z_J$LSP=mUG0nAaj50XL9{65lr+JNk{ra3 zx1AgY$t5!K>{IwrhAZrwJZQXy|8zC5MmeAUPve!m+WJXU9%GNm@6vm>HsWn z_aMtFs_l&wY>c5qL>2Exh&bVPT8s#La8*+yQKBaq%gJwXpE-X;t&5 z)1=Oym9VG9`2)GJg}HxUOFDnjY0c<@X|@e5oRTo0#S{OVtY=}4GM$AJl-(>GH*lh0 z{@8yMi&>nm&EsEpF7!eQ!JqGDGLIRsd=C-;Y1wFYg28U5F$(Dd<9jX~WHi3-Hm>WJ zk1gNrHVZsvQJNWW$L8WYCeeU%wQy_vU`kXMZ`pqzWB+b^@npK!7|$NGy9+;RzfT z?ViS*@>waD7p8xVfgFf5*@HnyA9{MFUQR$TsM602V`UXd@w<6HHgHZ2ZhI?4}ccq_sfrTp;N z(p&jW`0p6ob=QOVl8k`|&%6C_PR-^`z0-aOrqYtRtMH`e3p_KR9cx+K~gZ$0V0;-veHC*Aj+bf12HKX{@88IP?{->V<_*eZ1~ zweeC=xM6)&>_I$h^@J|H#+aVtg8ZfcM(ms`Kj@R@(ZTFZfrXnxQL`Y;Eb>t0TEGM} z9*c_D;Hy69^ECq=XnM)sEAW^>yfq@v(bDDit{$G+f@`N-&mNSz&b#`1gInH0MV>3Q z7dJ!Y=H?-(`=S9xHYq)$%gcI)c`JT~>%KrQZqmFJFX0BW$SiZ0I6a4O{It!Q<}+S9 zv@L6!HED9m=C%?e^p3%aCQarX8f4%}ddFTqDUG(1E-h(k8-zCR8GF&D#5w(t%h;B+ z$(l6L=s47o)oHngl(aNEON;=Lx~QLfXo%64wau~5XafMW^8>(OV;`__dBZpJNs!+1 zuB%GSf_D^7GmUn+FM6-UnLg9#kQ>)bXJEInzWmLrN}Q8!G4|QygnfKgB;<*VC~4_- zN3M57ZW>h5@{T)llQS~IRnii3M`jF;%mYe2?#R5M<*lB6XT~7~@VC&>@?T(MM(P$^ zJLNimQ0ivy>iLSlg|1Y*sA#_8Z|;!P-nCvZ5!tGqb20bI%VNX56_1d|1u@+8c`KT5 z111bNaB4N{^^)<2$szD;FEZR_$X#;r^bYASINai zd--fkR&32nj7_*Mxj6kEU|QgBikOIJI#6hZivck96a0xz&vCc2D9~wy`Ro`covJrnIkD&P z%;9sjV{c4(+6@S116%C-mA7Ij;5IJA#C(EC=!sf<0Ve8qFaMw~j#~JeXivE|5qFpO zp$pN^*KArO$ZTL?)#7wVB;A=iwe6k*s@a40 zn7dP8%B)bQQJUk%f0xxjo*R>LVlR-V;nKxeE{VC+AxxsbFh;^?k31R z$^rv*t!gz1OfS}$E@6={B}vJ?epHb`6$3f0N;D#)e()V~VB z!|f~B)MfsS6se2= z4}ol? z!X$M;iSClAx}>AaChzLKafYcb+Y+N_O@9ZPUM-_!j`1fLUyR3*^5^7GUK-Tadpyk(MVv%fpwg;o?%oZ z92mfK*=gWGnE8diP5#0;J^%z)j>fs7K)sTnN2^hsD^MeaOjiP#F7t0fX3{Xtl8>)O z=_47_<8%X_&)a1d=i}r@{;a=`B2oALMs>|Rmx`nrp9@7Qoc;+I|M9gT&iIe7i|He& zNJpWIwndua+vd-o_6a7&$Jc`R#Q6BS=o!X5YL^yH@kBfqm_La-=6|!0{~K)5INGEM zpMdorUk~D}|M=Q?s!bY8n}n?0{|cLwL7SBM_fe!zYLn7vlhQu{<3GL@{6DctZk%W- z^zgyj|GBCp$A!#^pd{Dj>+~VpgmB>SNegxKl!ZD5_a)3V9}6}5v>G@Ui{EA=0Kd2k zU-(vD!%n;>^klCACECe$X+Pb4(n2jDY=3X(NAX}?4u3!|6-FCE0A#t!JP|Li(~Lcl z8yvjCFp(PuMP?#E-_;V!h|F}!MOtL$V7YKdW)4{#*cF*M)aa0UH-Ax`%3stDi+pvs z(J56P{-WwE{-SC`^XMLdDAUfJl<)qBjL)V>c;@;ffy+O9c;?pO zndg&G`41MJ!H}B8>HllOvy8vn3ie6Ev$1rAa{l+YLgVNPP57U@ekFxx6X^;~`k&zn zO`$6^?GrHmAIufXWq3CI6HJVMr0^`C;n}SJDdAZmZPJ`i!1{l%@T{0NY3?VO8XrGQ zk4Fg~UmH(K8Qn^o^mocVe$wy^NngC4=MymgAIv7rXLwfnzac!Ezku=C{r`V__J1=z z`C5vIAxTcn%!U_bL#)I3cP#%ue2WlAq^ z#WC)0H)G%X2_mKUw~yjpgMIkZ*yWbCHrC;5F;aP1T3YF_XSsdbeHHG#tM9{}^PrZl z3}4i{`Wl=)Ns|kdxP4KhiLYTrxeE;pz2SY$U^cREhQ_aku!}Cf%iZ!8_6n~_Wz#lX z441#d*aWxtd1Nc`nzQWTyfWwrJt+6yeJ>jg^48aoyC)ZCtmK8TIM;!Bt%91kMOB()(|%e` zY{-8>Rj5QKsYjr=;RknV_;Hyj z+@!Ajjsxe=+?Ng1|Vq)-%P^>IFzp5535zAtJe zQTl94Tt4w${|<1v3*PUH8yun=+2{sBNgb<*7BfbcB3h2R*yHk%7h;AcBKkP!e@zBW zmH_my#)$ykeLGoa>q@-CkmL>;m$Mp++2M;y&xprZ!Gl`ZpF?+^4v)8?VsR45Z^2_B z!M={WQ}N(Aj(7)+$FRnFcK97S_?o+)#1C|oM=sNFhzTd;%8#X$jwwHuQJP+UY;37l zPNI~zrrkVm!+OjQ^HaNNqhBsP=dl3HO&w9uyCH8L^{0ZGCofN{Dzlfn@ zv(EXTuLoyoTHbUT=a;v+cx=NA;H9KFE+aE1_RA8eHO}$j2x9C@qj`?6=P`XAs(kkZ z9KSMyIAxj<-VwUQ^p-qZJZRCe6ll1&q7tKG85w=W*D^|PH`;sL!1s#cjMAG;o)kO) zn3-sSCplw}zjeINXbU&vq5jg_qcfJW=K}P$`Nv0WeB~zuI_-BQ_;&Q{Rdxtu@tD*_W?}lZMqzsR6{RH_f?W4G%Lpc`5|^8RtK zzPvT(X3^co=^`H9Rk6Ah)yZXItEq{Q64_8O=L60S;Fk{F`6fEY9>uC}tOpi+yM$oN zVvhL)YKYx!ya(`$iWCl40Z94bZ-(3yNIHf_BTvEP8`;@?Cum`($3ZfNsK-xi?b+H# zk~wLtC-4h7Y#V!USQ;mmPDH7dC&q(kni?>Ym3Km>5pHk7EsNLA{-AGaXDAg1L)9!M z0@E}C!TtzrBm!Ro0*U#C-34QdvB|vG6UJH0GPF0poW}Feck%KjD3Q0~c3uv_ZbmNA zx+EO~M-%tw@jlR%DDX(ZE|P7< zFfAuGHcwcufu$t@TQ~7Ez#bD|Y?=&=ZyEs#9oGQi`)QN9l3)$HRA8C8m_pt#pL8;3 zBm*#Kh>;_1fH7{ejV-_sTann=lj8Vb0I2Iuww*OWmE!VgvIZor#IMHYSGY{r6my8+ zES!;5O2fzm&UPz>SMs>;U|*!W0ES4}fhjO=nDs?nnEgCu!2|y>GvC7p1oG4P&_Hgw z5!i2DBS<$uALzXdvI@H3x5VCnU6-@fwoRJADU)Uvd&~uC=m|Se6z(hi3g%{kndjO} zp3>-k7jTR=GS*gLr=O5_(G#Mk=EH@7zT@gYM}eASjxo)La9|myVwJ7cb5-5IK4E;$ zk+H`5sU4*knhxR2)h_(F1tezSU_4b&-a3|x7ku1YjZDG*Sl37*V;1c1-;Fa1<8Q*V z0<@`|$a_D9Ym}W&oD?WEwt7wh6m2omb7Hq+r81)I5ad;0D=%-9%MM=7l*^5fAEv?# z*jdqkXpx%E({NT1Ex=;qs2SKAlMi@^ifpBdTr!5XE;RL7$PkLLk!7Djdo$3%%X8&Y zT6#GSpbh0OOwKehw^i7k!{MSpM=YD?Bn7ba+?pYPpX6jrMrJG4Xk!m?*%<4^Axe?` zMgn+9=1bbeToceP;jebJ+c`W6X~3&!V@iHm{q;*Ah5Nbm1R}liQ#Il;-Yp#|KeeBdpZYQQv0%gk6&5UFpwfcb z3M}FI;6RN9MGw?jP{Y7-D^&Fy;WQGavFr{Aw8w+FVxCjp<~9x+uf&y%=3Y7A;BW94 z_`yZqXWq1*O+cKiid-BZ0Hd10W^CSx;|REUX$<0oTK)F%zHndYaeT%MWq7cOi_%m$ zf>x-~=rz;Io89K+T(icb%q%<(Z|5C`U6`x0F_n#QDY{{}bd18`#0eA=B4*z*!Jr1Uy*tCWZ&wY|SyO1g-Z z1~W}clqdloEc=|4h^S#KSdt+nB6ZSy7+Pn_$kefScvnq4#4f@*`~`~&YJRjb6^d|> z)*WoAqk)zLgX&6xWTsa$>Sv1^FOjLR`5oM7u{B57GhlY_m0-TY#m@zdxVQ~20prsxj{eBDhX0_Bwdr1%ox;8oYT*mfN zj`n5JUh1U1U?S~p_{Rjk$S2Nn8`kTngY6^FVi&v)m4`eZ!VN4;_!p2K1%&$RFh^q- z)856|hteBZ`YDzw5rTe{&Soj?Xk2|+`c;;8v(%=Ir8l#5i?kJtfHz8SVQG`J71bze z)Sv=ujIvg(YDMju*MVj&F{}VZp7M8ckrRkLdl+WB*&DtNA1O%Kf;Zm8BoB;*F>sT> zw`3AD8aO_(#>m68YBusP$6Ad%xNYr59v(H^Xym2)nv*hvB~^`+*{xc#8qm|Qn2(1E zSuXpvjl!NHTbKY^olM`Em1ppQd0av#?NYe8J@;nd} zMiDzT7~G&?UviM*Db0}ih~c7Q;@GPDT!62NJ+fD6+zNI~RDN(o=7oncPKLV}aKQ|M zyBdKICI3EFPqV0z(@&8#7Pv(NjU2=*T0>jdz7vy+(F{yPc^95?bd(1@OrK(TTRH>{w9ZdY)j-tF^->sbL69FKk+aFYi( zDiibeS)BEhIdlvLN}0Q5R9ZZv!L@-*f>Y-qCC$fXKC@0n5y7zDG+`s zj{X+R)vK2>tTj@QWY$e7IMu8RU%}11>}0bp)=uo6ZQHU@AGfzK>(Wnbw8#TkzVTUd zP1=j?Oi0XL8oXB#Mq+7@p8b}F?k|82NnD#vQoD>y#`n1Jx939oCq>9*c*Ea-pFsXf zh+V1zf%CZUz=(zS5X)nD2o+QOMSSN~U`21q%?m3=wkHNd_(*5c&F4IbzZ5n*B*z|*}U2}jQu!A z3}j_P%2tb5XsZQH+G?U@B-?85KC#sm{{|~&q9+Ee2PoU_z&4}gCsLy94lFcEDx^f& z9aw9W+$AN-?!cC#?|;xI zk3V+rhbiTBN(GPvPmZOMZlMoDzKgrYPXT;)CtBms;^y~_!!h$ca%CqwuR;T(&6-)G zd{{&q&=KX)tz^~V*gR?60SkcDXr~y0Njb4t7Ao;O3$ggr&bv1%&y*$ip<8U_yBuLx z>?!%}iajR3ov}ydcWd`82arMJ($)QW;B^RJm!^i6D?{1+XYk&4u={a}Ail&C+h<@P z#prflb}%lUR1DZ(JcrOM8b}t;U!^2jJX@qBSv)OL(hQ_*@%&y&PAi_zYw_elVQuk5 z-nGSZI~INIurxrfvHNJ{ltZQ*i)UGS8%yKvDxkEm^m=KlCpw*wC`+eETTypRdX&D% z(hH@nD7u2Xg{2;paz>)ncHST7>Y-+*>iarN-(snF!IUf7{*|R2DDA%QI4rSVmww@( zl4$pVaRoq7)K|cacHaR3mKUTsdfr0wFS37q-|@cgLI{W!#@1mboY6pZ_z{FR)N{>1 z_b4(D2;-n}R*bmlbc%jxLQp4yIGxzs<#lf1*>n$(B z*J%DCJfxy7xGP3rO{@;alIf)MoY*k&mi`Nn_dx3L)G-)-1l{_!h{doGA>a6x zJ`z=Xg_s=TiIKZF+GR3w=ph}o&HE2o2F_>IwM3*H5WDZfbX8{PJX|5)gpZdoU~Y{D zbT}>%n+^au;&m8-Bj$c7X~fW0a(Mk7p>=X&4qQzW- zyg#>J)|B4jdl|17=@TAn2Hyf4$p0w7BV|VJ&SDYzt&$?){ZwKqLWzA|F2&J)1P#{y zMT_A!q=^(yWPxD11gJGXBdj}14}3Y998RX;uhL!GPJajEM(OrHruD=o^j$O}v)psRmcViAVlDTFfv4#{8tg@HgKTvQS@T|?P5R^2TZ&X zs?6Jvj}rVB8vn@Q-FiS99{H;VWb@rU8f4FJNOj=PxCIrzh2_^+UCJV8#!sb4gmwXn zw34UuQgQ5FX&|QL1ip5y&B#7nVh{Fxtm(E*#xo0&n(vU*{8mZLcS>r0r=;e)BsDKK z?yt1QP=di+iPj$sWH?H*tbz_ZFM9b~6oJRc;0~BP9+Bk7Jf-_?NI~B=?c6NUg{xSI zIjCHo2T*DYg_D~sSdA8}hA7Bk7X33l^+XYc58SdQk>lQqBV;VT;8}niG}E@wSwyh~ zt72pIn7J}$E17wgF1kdD)$Tn%Rx+rn;`)n>MVb2&sIRxWxut86?C{CY>}#jJdml~?zxWN{se6U|GiHpkSCNIVN`&E$TLtlAu2ufu;8w**K$3nZYG ziRROXp448JpayBr0sR;-d@wZI-qaILo&!bTWKD3=g%ZG(O=h*D9{ZLwlDT{C5!D_n z^Ww65xLW6xkMIFL+}?czB8S|{cTcgg!>@Q`HZ^oBxSI_aT&F+_9);S!LH2nUhaC1% zvu3yivC9t}PkNqd77u7ZLxR}*FC7x)rz~OULgUI0d+wQRxu{51)!47YW-jDkG|J{i z#wgpzF^52GBg~szSR{s;*So_TLLM3i<%+>yc>sI7rSF;#AlFj*mVuD1Xrock!4yA` zU7PQ~ey<02vEOjZrP&)siEM%fx}KYe0oT4sH%29zj9_z5CUl>3Y}X<9&4E_)p7io) z4lOe?UFOW=u`RUF>zT;|$JufQ99%Hud0zhxz09F8t|V-uwv$kPp=$Fhwpq+JGhMO8 zx)Cjs0Qvyx4?v69=$q2W9s8zkB%8Xd=#)lYm8ix2G->FG$$20QDJ~Bi{$4la88P0E zl7?xqQ5vE+J*;?0HylDwC)jNCLI$4i6t(7<|DFQ|8KW%mD7aqzW+vDPZ;dtr$3xyy zHL)cq#*%P5O5^i(0(KY+y5v1SU>y9S>45bN{|Lu@eRw5^v889kOw(V!UKq@Gm8qpq zruQSC;oD9^cmeq?vVT1_(ACGIb$~(hd=cQr4*W${=aHy7=n9WR6;g40udS z^;35qvpknw*V_eYc9iuLCme>jCf&FzGjZw$x*FVt(18l)JBaT!8?Qgh>z=e3X6Avh zK`Otuq6T!Dt^+x^6}_026Ekvz6Zl|8Cz!@Yi_l235zl2-3D;B%5tO#xip`LP&DzlG z5~15W(#SPWLx1}g`u?S6+?QsGbbNh1?(%gxQ?GWFo;B0hY@Uk@^7}n&eT?IO2%ta$ zS9ehX4t9SBKPtA9edW0@$C!QazfSnDf)x*K>2X@qKkYEoqI_8^%x7C$ipwf=z)0I> zThfjymZi}&irQoUDyL-3qIPeX-xGk@oVxy=dmVVk0+wPwG+_O0v%ZEPJ#JKj7$C5t~|QFuQCAq@>E&KE4Hm$_BmV8V17xB#naB*mD;;`Ccd_ zq6%7#SN8q7`)gub$1}|et0!~OAs$w>YFW0`*p6m)rtpUOant!8G$GapC!c0(a-!UI zCCcAMc`~0716u{HD!_zh`wXKrfSY_PuA*iS6|1+_D84`g~L$bPW^^ zXRqn%Y?O%?!cEV~Gy^gGU>}>yKXMARmDprqX9=YW0h-Gr#A`2NGcc)PTt16dfSGRL z3l2akg1r#aS-u`8=R)seeNzKr-z2b~eS0>?Ww2;>B?_Vel~PhW)&mF3fi8CS9khZQ zfrI28tcRNQ?53-Want?+sUT)5^|1*xljy>TrLgwgE-J+zz;h!|8!Ls^V+Lwz0RM~@ zGs;g43H>U$+xJ1OhTFK4vS-tu5@ujI{^Ex_Irv$nez?PcJ4v!d1I==mH2SR9i5sPN zv>iOdHtjrG*U)nDp`i!2Q`mtzszk+F;8s+}y!1I}1XFT$mFZebBC26iXO{O3DII0H zo&|ejQvNK9LhoWT*YyXY=|wNLe)y6P`h>E#OTf9na_robMB=7=Jr_E#;b)HmJ49IC z3VuagX+WBHt<7K&{~|5^^QHH4bTf)-V-tQl2vhfI%vYGSC3}B&X!Dopt#h!1&i(O4 z`sBM%0?n>vwoEJI&rv~)fUn4Eu`pfoRpso1#+WLlO~-`{Z}>_K6Ajd%HB~YdWvnV>jM`i5IBrSsPzt??)b(p-Ct`%CDx&s@MpW zOq?_IR{V}vBe;oF$18eJ-ik+gIS<={-U^;+Hm~=vLAf;GhC;;xX@K)k-iq%^gA6wK z1}?22&jcBPNbHWQ=mtdOB+H!r%B|w5K%Nt-m2*OMJO&r2CpRIbDQr(KY^Ik5w1VH>~@?2ZwLTgMW)tu%|4K)A9tsBx+|&dOXGK5uv%SZfy4nnjgnpb9=T z9e^sxm#k=dmnvULY5ylKiO@qt2mn#^Ixz(X-$RjAw46nE$fayw2H7wW!MvYu423&2 zxREMa-g>`i0c5Y)eOaRS=Tw)TS9uncsI$ zp;Jr1l}c!C>|rD-;viR=!x?k$Nu-M<1pY|&D7_>)TF#hUP|l<61X`zk8aVz zb>-~h_2+S&$fr+0EKlpZEA|?W*I`uwmB+E?Ax!(?M9t_{@UfRFVISM)a%1LNbK1~l;NwmXWE0hD?$7((Fbm^_8F`^ z4^-dopke&GWPD5S>*gH8IY0?$3ouj7ybO8ubF2<75e{u?&sI5gw%f_|xD>9M?e@a0 zOTd?-n3OqH``1J}kNYv`8#kW$Je#G7A_XqN##_M+N!41+rI|NDO-M;_z0Dm=0flv` zRY7c2_01IadbsEDp~O4Z$*A9rwJXrES#?~aI?AH@LjdmH336$jI-rZ@E9tWg7R^ymE!FlT=Mj(N-c2hb>$RO^=fw=?~`$Q zegZiNL8!`O)pxNc(cK6a$i{1;!fPm=$tnS>sG6v%VB4$Fma+v`QS>N_K93@_oQ9T3 z_IGZ={vIH8Luh|{c%|%b7cZ6lmGDT}UwNi&p4i{#*kGR6UwV1wJaGt~!X;+{(uxJm zR!~xj%O-5JY15g11!Xu< zFep(pNf%w?vXJd`!t&NTwg0B)jh@IGV93#LhwjHz1T3gmy59RIr~>+?#GFtv zER^=`ew@X^@l^ZvuX0;&-)@uJ_{tZR+gb)pplicral5{jmzaqt{R1xT1ndwNT=+$r zpj8ShEPE2(npmn)cRo|bLMD>cE5znv!_-vnoMR{|v7YnEKzX(Sc0;^oy_kFezsc?l zaIh;}9nGS8lHH0;Shb3y^H^500-m)-vzeVWaAiW&a*cW+?tWM;TPSqRf$X=i2GNii zU?UhL=HaQ;s_dU}C&D32x@(({-Tsr8ftv0Eum;pQ#UKeo6VXE*5iSM>@cKSyBYV6-kgb>v6+~GpEyDyv zeS&!RH7Jb>i4KR0qt%~XC5g?kRrw96yIzAWQFJ*koskZ}L*reEx8Y%=w0w;{{ zD!_|XcYvDkE?k<`EFjCK!Ze!}%jmhjkB|xd;&877N`zak;eH3>lCw_qdXB)6wH{$s zOLxRcb?mOE?pQvV7w!aLyJUovbR?A=hdngHT*B-&??}m3l;9h=R>5+e&XEz2MEL_g zMgb+cNDT@6HDwq49#jaCi(1JnF*(RlXvJUg2c`J=ME~faSIgJID7VJ$rIQ)%!eD%l z^(5?NAiCmY2j}#(KKoMGgD46RsBw+M**3Npg+qsn=#eV}(E0{x=|!bB7k`j~{Zb(5 zoyVo%Foz3M{m95mF(TFiRS?^XZ7rRD3Q1!(?QeA&{!&(h(b(8)g?S&VXInv@aArvJ zOwJ17IhZuXw8(304Syag?6In4Om4A-SuR9YQ$7U!D(IxSNC$_^YDxrK3scN6B>`9p zf()#fAQHl?GevsDV5x@iGEy~EnZraDEUKIc7AdA-oX4Tw^vS}_0IWIpLzL+}jAq^a zQX(lCof`YLlt^}lOD7;rB3xy~3#76Y>WGqE<*{5PRATj0*dHUjk%Pr~^^laUVObon zyQHkKU%Poy*50q(wNloKGF!LitW>(S1g@^7{Hx#>Ak?x-tAW}e?^oaVOEXYOe0~m8 z^mW-~lJb>nI@Y>hz(dj!{}D$v^Tuf(#)( zk-|GTFBVyY2aANgu{w3MF#H;Jv+(s4)kC$hs)>Vcw*p}zHEkW***r{JK^~TRa6jv6 z7{TeUf*jCV2o%jQJCidd$OuN|P9z=9(dE}mIqy{YI9>ilDd!!_t?&e0eiYlaW_XIe zW1cZ8chX8p@D(<(iHN<6l%W|GYJtY<$7*Grwvt_G>wrR%=`YxHZN z-Xkvkj43mKhJ_6OS5QrREd;28;*A^8+@g4pO%BtH7&tc{rukq_xteoW&Gp!i-)5P| z4AWd7yR5pI)tsbig2w(unxvayng}B=!;H`TG(nQkNWdT=fb*Zk?cYJdWv-*{E!=4< zg1S``pgzhXpzc?=BLSqqmg-F;xG2*Y#1&~Jtg>B^^*f3?G@hsZ+Aj*uBs3o0yeteN9`CvFFMbqiwqVWgP&;T*-^w&7R98M)N z<_B2Ti_<^dH}e5NoMV_yCU3?WPV9SK&FeqOb&>=QVwzUP_T7jlDxN|epll?Ry8s2( zPI9G0UFY!n>$nzw^@bGaK}XxIKnDg1B7Bbkg@|HL=LeUG`7@%vLCZw zA{Ya&RW36Tzo{rgEbq;njcG(bg^f` ziU8K8#DWk$licu-0yWeQ7B<3KARTD8841IZl$NBO!Q=NDfY=$Nf)PA1l|~;$Cmbck zhrD)dFta3f6DA|kgfW;L5~z^PW!;}4hI%kL6Ke*x6LdF8giCS~&Ydi^UzSQqA`Zih zVeCB!zdDR=)@ot?CnAxqv|~U0k`%n7V+S6L9}3UmT;I!8 zi#?-!_~_XNywl0=vQp;Vm~ze3ZTEB=Lv`Gv#wc%gsWak;Sj|C)I`Fh@3tpiV!Mj25 zn-;ltFn`^VYllRx87lA9Q2l6d@dBgxJ43LgwVD0!iUItlMe+yp*B!|p5-IH8ZSX~BZWiy@yn4NxILQdGJf;o`_WwYiJi|Zjplmpo^xqhG*`})MRVsU za-dr_U+^lH_dfE@^Jb3`thEBG)a!TfLL_7{ zoJGqaS6^p#px)Q%Shv!-Wt~~j=-7@zf1p0A!;dGaU5;lt#f|M-n$5B`&ayhQpx(DR ztHobX?|A9y;i%dYHABtLP`%ND@*}>@j!jRGVsV=jnV2KKmaIL#7RU2X)0}Qu=S0+m zFF9sy_8oDw6Q~mgdb4j&R*P>>9G)}OF#xcw0|3K&EBgc6IRLP(0f6lq02n?|*&o>M z0f6{sz>j{=!ddiPd%J8dReDcbHN!#kDYn+H6Jqi z#t#{N=b1;}edf`dKVmbMc{D=?YCO|Goo5=T{d5CCeFhk)`Ah?KooS$s z(+vb!oiY#&T-gd^G_BJ;E@!aLxW(-Z)EYDKq1a+sWnfF?eA@)R#|mGIElacV@UEF% z_?+VR=j4`7hSk5-%$oxb;a<4hndOJCdSF=3O(j(`aP{Ezi_eM7ai-@Qd2?>SQI`!k z`6%5&8@QXt2WP{W;}*Q*cbX9dx%%cYZ1bA26I8 zIxzkvYvyFIQ87OINHGXdTo5JQutg2dQ|S*NbmbK4u*DL4Nltr$N$?ky=;Z~pvNdXX-&t1zRFrNXhGe#U%@5- z7I3WX{y?oGYOmr^XIVXVKoI3vs|MZl$7oD1_J`5d(YDgF1z&-kY{F*1h_Hp;#BmAS_02j7Lk zFC1C*odE`qSv4ab`M0GX#0P)jX`y_*m3e^~+HF-{`op|?eit&G2KJT+6{8iuHEG%o}`UoxcQF!nLBL8)CbvFs`@O5Tk$)U*86C#IPeZjOZ zY)fDe9~_JQnAz#m2Ms)UF9u)q)?=NgAG{TVw;$W`_UQ+QTzzl7_(s+MgYU-R+lEeF zKk(pOksdzl&-+h5_*M-5Zu-{)ryrba-QeywpE`B$vNc%t4?pq#@c{=fgPSsX`=Ecl z-R3z(9_P973O~15LqD)`=;B$Qv#=9Mwo~v4w$sgjzXe<;RRp2%4%k z{hhUS(D3b0q)lo>Q8RIKo_guE>tw_|Nh6+*r<*|St=Bz!(7>ENdBn1vAaeei=hkAx z-jhcx1A`~GJ@B(}1C6)}96ox{WA6+!BHhIB#P_!jI3hjN!RJL>1C9uNnmn~*>-K?0 z+=UVU`sj|g1{x8wboAl-AHQJ05#cir{pL-}TL&C*6-JzX;rRW=_CuRfAumi|>}Dk< zFdd-(==)rru^IKsg~SVk5Gcq5-VHT=GJDBysK)CKy_||k%n3|iQi&91x56>C_L1Xa zxej%tViI!#^92OjW+UG4t^eB1-%MZ-pTNx+{NFcvel+mlFqrX#;D+d3;1G5jE zI(Qi)h0FF{-ZbFgnBJA6pMCk2&)GcZ1WxcAAy(zkA8&c6$LLiI=hRgUcZS46o$SQw z+F{IeIg#4?s@oZ?HE#L4`KXo1TH8M6+~!Z_qh_N2KtAd?juH2L|3B)ZX7hauIvCi; z1NHydK5Fk9FRzd0a*0Wa<`(lu_BN2;D{sz-=bjeru0xG_)seBSUxrD&{s?u9V${oq zn3yZ#~Hc2NL#|I1OcxB~?Em5a_N6sDbwn&Vvamsiw(?|V9b&f47y<65h zgUDqu?yh$hG-Fu=1kPu1(cpyE8ATD)<9YNtXF)4!CEFsooOO=9Mo|S3afaH>qKLn! z!uP6U+e-JAHpdCvqh=ivUS>fBg8$9PcQLiLCF;QXzR)aV$EY)ir;-<^#k=)xl$5EsDezK@&p@QCNTD-@S%mE}x6m=Xj%9f%UXzkS1N0?(!PDYz! zo7u!Z9G^ZQhgs?aOA=-b4`@{{kYNaCoin)0w0JLcyzn$vs4eRq$Bbn>M2Z$|&a#+p zv0XBIn$lOyW$Z>=Oe7&NlDzQ52QG6kaYcoTEA*RCI9R9`sZ5_rE%HzgxcQpGm5ZU| zu3#|t976gLsm`o@soTw9Eqo3cb3ND>T#j-zW-FEn>46xiX!)U+vtGs4NY^rCi=L-o{?wax@8T%{4qjhg0kt z9WIvAJ_z6|Y38(NVaTArF@ zcKCo~E!0DVg(JR8B(0}j8a6yw>)U5#o~u)dn1#@H(O{@0LawPy^x-L&Lz{;eEQeKi zL0JXS#ua8+tx_;hEBP}~#o?T9XsG8kW>76O0u9%jA!M`95r~`bsUiOFM*3iPO^3O%qZl~de~M>$tk*n`6M>Fgc^LF8z>;_MW&mB?L^ zc(}f>U&#MyH;nvCFa^<=N{hl~*gTPVizZAg1!hDCW<(q{j>!!QF+VaH6gLnL+qqdi zEG!v^735?hB!=DCj|hrllj3mPo*^@k#16Fx$jTx*pI`^$bm9i0XbpxJtx%(?HHrpI zX-ZLhTm&L4C4!-9$$|A-E9HlCX*TY=pK zZbrn775!PIQ6YG}=SX81iENlAF>a^mw8kL>2m5?!jkpFz7B(RB*EAdAh;8< zk;V`p@laMj$yga>F!{s-nRTY=rSYo@kFw=JTGlodV{_3?@B*5qNYr?g)$08gu|1Sj z2$P2F#l9C9r;vtP5)Wn95;}~D6URd)PBI?g$7^bii&n|HLl6M1mmX;i`DR0R3u?Ja zVdW8%CO$*l+Ls|NyFeNX(jpgb62+MZA;$4Q{GBXB5~GDE66cD81qo?$p%8&=k`P5K zClu0R8`g1R#qmJCAX$jQ4<$sQP-YiF2!%oDW|9!8++4aLM1hP+hU})j=#(K!PZA=P z%obw8^NQnvcr00naei!4P8@`2D=89`HDj*-VD?kA@M@CB4UiHZ`2b&q^IY0NU!g~- zd;LYrokc5b^MVdY_N-z7&Uc|zhDK_L%SsjH-HmM0AgYRHIDg`Vp_5X zz$}A3ESSMzVQW{Y4b78Qf0ztK1c)UOD?mhi$rn}N{xS4M04gc?3+TRSLl|NrmUH z;wt$DmRSVN8mSuAL6@;)IkqXg(k2`E3iur zbP{h{XU~s%G_lt~2&GPDeGwfn0V?9FXVmoyqAqcz2@XyHmVzOxH*|JwNK9T5%gDPC+aQD^M`JsGj+-Iu#j+?W*H5Dl+QEq)|CP>Y#$!$;13$ zBRB;R`xP>z%#S*C3PSWl=7&aXYtpb(JPeEZQJ182iD5ZEY+^Y->Oh2Oa@;9^3#Zs2 zlcNrPNZhW&L?zh46t+MDtCgA+i3k!-fffO_CQcQ>khoKz_<^ZVb3xALg1O9iWn)7~ zFNAUPm@EpU$5u_2#t?-#2K9PPv7NNI!6lZ`5-uP_k`4Cn$B$jFvOGgSk8e- z7DAJ{tSxq2b&7zn`*nphhk%H6uwE}J!i8iZQ8#Qvz%C+kBx}10W3>H*V~`LO_cf$F zj200&VutGIqNr$1R%P)H$Uc}fNbP)S4yh55P(4E)h)!F2hz_fpQW)mh&ymIo5jsEG zHAwi?1R+WofD%rT)<`F22WqqSrgk`@E45dLZMoW&!+2T;S$`!!)Pd!!P^{o-E}=0!YFV9Mn=YQu)~KsvT*(evTJt+>XapG zMiMi?ws>7pr?n(a+IFHLBKUeRw;fxETFA5rXo#1+HTEN?UXyc{m;?dVj022T&A9?h z(E>>+QtV~ZCIxnRm2cmb^S{gWJXQ9;v|+>MrjWq=w=@XU8^A0T`<6()s+pdQKH`Zq zX$K|`=K(3~XTnZ3I}YQlp+X!n^AtA04k_Ez`FbIS;o6j;$vT{{vuZL_lRAurJru`! zm~HZ2fZ*^CPh!Y83SsV}$f5v0Od-t3Um8F`Wm?mg)a#W4r?$xK0v^tgMxaV3nMsux z5%0`ExiWqx{u|gLrqtOLL8r`!LxpxjAqWy0*zh1E>fOs|lwO3hBQ(&MC)w+fpQSr5VhZ zhM_t}U^pxGn#!XjEgD*D7$HhiECyIigBy6{Uoh9z0e$Kh$#)Fz?6oK?Kh>N z@LGEy5KR!&L(S>Uz%;5r#TtIl|T+JA12z!lbnzdQZ_#w+kA3<~pREf4ht7$fNuA8;r5F;4R@QJHOOQd0at3#rfu-EBg|+dh z>C3j5zO9yLgmJ?6nh)EwKHD-1i=B8N4XIi%@LA{ak6MpLHGukxZ3| z59#R87<<#f8h@}#@?I;4F!ju{_8hxxw^>l7v)>{b$$n$|yo&Ihp;cx<4XT;6u*HE2 z7^G&&d)HuKNk!{{u}m$AgT`!MqBHlh@PKIS%o8bRu#0s^#5q%o65c%|BZ^1wY@p|^ zUv@tqNB37aI-Kg;HnI_7TsR^0C#+nE06*orN@DI>5eGP_WpWBZCe$9AKfW1G!$ zY;*KEwxYJYn{bZpt10Rn+mpKzG`;k=+9L#uaE=Wp*l><*tej)Z;nOX7<7^i3>{=3H ziSulNSK>Td@c=B~dA7B3o{cD9uXnUYujk*0TLzFrFsh zlWlnIfIRbNg=+YO&-uWQzn|xW6rojOhwx0nzF(HN&YyP+57K{>Gk2%i&&2u9MZ5Ww zuA#mrY)uEvoGWc(fDTG!=E`TI%`dyur>0Hy&5oPh#xjZ2)h^}T9-~2aFI7bY=Hkd)>yL})E_UE|HGT)-w*kLS{I0sX{7718NBO#3Q|tvyI`;im znerWLBphUqKtg!G#c{LcyVrgxu{>UwbR$$@%2Tp5O4w3VCL3n8(Ub%L7BT{X^C19y zd$MKwRe=KtLw5B{^_6MbW7)3LYaC5@!5ULY)_|PBN}QzMlg%AX$9AKj$_!S}oEpIj zm|??S9gSu816}SiRr)!;Q}!s$P=)VAwmcK;J0ZwN65E4D(#QzBvFjlFQ;t1m6L%2( zWfj?FRrrgePDaywfldpLk*kao3Slsy9r#$4a=sk{042W=m|YN27hDc4dGSpsA}nj- zO`L1^W(EgKa1BcfSjOS}1y$r%LBy2N(K%`cBQ~ehb~ax09IUcAB}Kw48PMjJy<@sw z?Va}LnxYFCFX5Wn6(=1E!V!?+J3P^nu1dj(Gg0x#$ON-ijiHDb=(MIRb3wM)&&%j`qbEr^6imcOOyGuv_GGMINEj+ zg;=CP9ujahLSKD6^`3RK)$w-7N6hq5JlQ0azdVj%E!4Fw&m0SsGhR9Kb z;2M7r{>E0{3qaNP!qa@biW<5CLn1Q~$9#pt93*SZV;VB60Yg4)F+MP*tDP}^325Kjp1B$~ZRXfCuWujFjCCXGRw z6QU4;ZGn`LU?e)UKrlz!{Xw{xT?Dft2@L(dIP)rndCNsm$Sw=>l0_A&Q}PA4js9RO z0#1OlNKFEwHYUpfR5s`uXk2WeASGwd2#QhUkTfGY{6W0Z6~f>tiv;_a0mcDJf)i@% zAz0+%v}|oswQPagR(}vq>~4aoOn`yWqX-mMp$b8%-iM@~;u+|S3pR<)PCw6lfbsfh zMgl9^9_oorr`RHzF=&d-JSY;g(xRjxEm9!3(;wU_VlXYzmcUUyy_HNV1#6Rv(=(?? zwaXvGnGz)do?J3>5Krp3&A5{@+I$=Y#hw|po3p?Yw@2qg*Gmay0l z(LTuG6zi7|Z<6&>;)V5-4S5l7e8S1sa%~laJnXp_r&(-X63xjH#;Qx2;pb^}!CF@3 z7Yt8t`$W#N@oXwvn2FV`E)}aJSXd{|Uc!BdTf$(%;iyxNkzak`_w*)_2NLSAxN}F| zDUFeg#0r{vgu55Zc`D3_g`F-+T&emk^tC4ZQ~J^ivCzx(OkV40BB5Av@PPg$@DJ4w z=jjThuy{Ug6Avj2Bs%e1#ko79u_WHsG;(FQ0E9|phw4+63qjiA1}Sbyn2muaEOztQ zKz5UsgmBHWh`1$7h8NVq=YjyULtwskEKe2ZQok~jXEvZ(oMJ#J&RU97wyX}NicbY@ z#Fej1&tE7D%xI0QY4!}Z)s9{wbXmcLO(oFf!+8b+x|Us5tDwR-#|2oX^#mak*GfO! zPIW>Olcb+jg;N!0Fu1T>&W(Tz%QY8Z=e1JnNdi1S%&I~iG^#5ERS1h`Xv*qsbxzU- z*aLS6|je5lP$(gmSOpw~intBS7Wke!{i0L#Tv( zNOJAYV1D7$5u5~LJZ51#bpyFMXSTP>uTumkd9li8Pm(s~o9*L#h`lus)QcmlfGS58 zAuWzAiQ}1U2ah(%urZlzcsg+2Kb9|RAf6ZJU16By&YnrmA7Wtf4JDcRT6vU5 zE8*=Kh5Vt`)nIb(qf7gvm{S8mzPR&3e}hE#jGHBXQIbzyyAwh>lTkGg@+XO1Ik-t; z{{#-Mfz!rGEKrg^RaA+UJ5=RwV5I90t?&zZD;+pI7TT)TYf^1Z1HG6wfCcd&v8#@x z#h2+O-fIiT6K#?c^f%Ek`kQ1%mEm=FTcY@y5&S8_#pAPpi=8&6y*MGU=1EXy2Dwxt z1F=MTeo4tT3L<9Hu2e+AkP$U0tXgbs0kh1Y6v143&_T zAPhbYcK7xqWyZKP7)TGm1xM=6wo;N8U?x?#hyjHXnZA|!L&+pbx%#2XxMdJOR~uK~ zvADY!!RMR61`XcHtgzywfG=CfWGk2)T&Nhe&|X?XOZ{Rnl@R@*DkaC54oxbr5K&Tf z7b*<>1(ifn<l?Fb=WO51={)SAmrfu;3C_ zC@3JEvxe+EW=ew1hb`O{rtD_=iMGtcP(*?6HN`PfB4QK(Qcc-f(1JAzmaF&@OM??< zoYj7)Y@--{Yy>!D*TR$y4dXhO0_RY>E3#E#${vexz1yLmb%{*^K1y?~)qyrJtJkc4;tCgJcqjl&dz0uHSM;IJzuI1GE{UQ`N< zWC$N<2ml}u^sl^N*{0%gf#9vU7vnz@CKMm8WIqp_n!xvA;Uy_}fp`E@%2WP8ac*fI zUc8PM?S99cfsJKv#X^9^#_p%Ni<{aLtjfd1gEuW66`3;xyUa6+@vf9;fQL5lW=stt z)Fd;BpH}OQ-LWh2nB>MVwsmKyedQVHG7eHvXLx4{b_olCuW`5~hELY)3SA1i?!Zv7 z9{>`tY6Frz-l_yPc{h~)XaD_XqeZqk-{5Ox)zEk!uVY3!UUf1)>R8|NTctzs_r_2b zqz1pD4}5QnysP(nA8B8C3{v?0wr`W(k23JSa$8;@c8tG*ck0WVP;TUQ@@(!fXK-5? zziE-YBE9o`Q)Kp6HE;Qv6c35g9GPDs+so@@PddZEZ(3yb82-8=v(Js>eVW_Osy0*C zo~LWikK|pz?PygyR@Y|f+6yCj+1#d9wK=->GrIP(k-UqzeXVN8>DuwS_H&WEi|uV~ z@VOsj{^ot{8K>RXei}Q;|9AJO@v>jpqy8_BdB#2J+uut4Hs19X{@v}*;$3fd?faK$ zc-PzI2X6Q!-u3q2jU&E-XKpL+82qznZpLr6mtPRg%^dS$*Uiz~v7%$SxACXnd+s`a zKDY(&hW`2fF9P1^zs#QqcvHVN;t=5ZhBx;C-pEfC-vM|}{^-bUfLC|J(X|7^lfCdt zD5Mdt;v0VOTghKb?zsCM;cb)LKIk@@DtN2f=6a0q!lcG&Sfr8~ryETRk{V~=?a)b$ zGYxA#Zhg&G!K%fXKZwj-(ZsH*9!A(j20HMraN&_WoD@Nro3QITsdmXCbMuO&d5G*F4(y8>@6>u`R&g9-M)S1 z#FqDl@fgt<-%&GvV@tQwha<8^F`jXDT@fan&>yjLiC?3s7Jp4a+X&b2x|$Rj)k}FT z#2VHTUN?~sM$-yjhsh!%yqwq7IgBaU3q#Wm|%K6HBt2*ay$)sY6oEYUxrfgf@^paSC{&D3B|m zfOvv}M*d6-w`vNk^wDM$k@q)|*lZ!xFD2Hr%MHQGY~TMpE%mw=QxU<;X+5Y$iQr3>uizJDclzl8`v>U0dEuqawQZHD^SqPpK0NZNfeMu zzePH-MT^w6<0Z3!pyR0XMxicO!g#6!8BgF!DMp)GcLZah!Cb};*~?gxx*f;tl-hr| z&aaWTv;*6YIJQnT3zv~D|1x5pEptR&<6MgXiARD!xYEuMUK_CLv5D)kO9S+S$uQW#pO&iyD6<)s7>4iiR&^Nw%P^5hkRd1Z!UjR2=PUg*1kmVN&G`NAMSK zcQIudaH=I?CO%<7sX1lU#5)PiuuReL{n9wi43mS-@B+ETOYf;iPPP2Z%rL_w)ES;H zwVC+FBv$SCSx|XLM~-?&$4zkC$D+W*r&oe$<%iv+XO|xyURtI@ov}C1)3MH2ED-Qv z)AGSt{KjLQHpDEpZwud%zHaRPos2WQ74^7zW+58z+kiYfnjG`6B|2OQczs)Rlq18b zxF(a;81E?s|8(Q=G;PcyN8xDdV$8iOIVf%2?Gpt?JBB1dlbZD*5e3Uj^j~T-onyW}KIJA12=9E$_p; z?UZxGx1D;9I0xs5Z~OS?h!-3HNAkqS?Zev|&-5-!Fa%#@Oo=^pkA05#Hhqp*a5()r zV$jk59I=ywYG^kDS^|N;@f`8k#5v;IPJ51+-(E#nlcUZN-`4LO@n`yP^t$ z+9f(%`+Owt3yDx~qOSGn+DjvO{zRxZN!MPcYrh!Dn{483t11wjqHCw>+RGz(SMY;^ zs&<;L{gSS|GLmUJRP6Yp>R|*F^I2>>yIkMkkn^h#`g7iL=qSB~Liaq!fhl zJR6NKkl|gQ6vN49qrZt6W1l;AZ&b9 z^KL;5rsBP^n}6`uZ=<<6D(o9~!JSuL9L=4eqQ8mXX}bDYG@BoDN=^ZnGG1q?_ULG7k&pyUhhSIi13iCKpTc)6C*@!#a%bd>G4)VUhfyi?4OyweX9t9fTLPFTU1^*S0Ud))mQjF1~hfB!AFi zylFn)vH04d5qJ4Igo*B{ouPIs+(iJ@1h#11e8gHt^%Pv2g;i$$5@%uOsQjH~M$4OL znG?+gF7NUaqgvh{g*X*WjD}nBHx=(rDrScabH2-4_nNciO{cM}Q0nKfe1WUw{qs`c zeeurM#6G@;M33eB@E+bFrYe6O2hZ83iS@oiM$;_(I;&YW%Hp+IytL)b3(WaT%>^|; z#W4sCgVC{oR=-e)Y!#V_8@ z#XHb99ly?MmW{G_Z4{;%`RU-`72zqk^@cZLMwucUvx&kn8raxqVq<(Ihytvp7!7G} zR8M1hH3g23zp=b}BHLS&ST3qzE~9D~7D+dj3F*tIL}mk(s2_tHsBUHx)eYHcwr`qC zIAJQLSxv<>!eqNqP3p~Rs<3HMh4D%=mRl5OG@OIKoDXJL$gdXcEtWbfUZjGITJmBk z?_4kD-f?5fsPq@7;|GWQQFdqxQsDgEoV|=Z$+m>X2GW(?z!qi`smm6TlErDb^TFLt z$FDQYyHVA=MmijSTizI<0OP3u+gw!)MbswIJ+iqAXxb-WoYjELODQ~tY zG#;5iNwy5`Uq(v&mS8X1k}Y(aqBGe-A*FK|+Ci=yr>-m`bW`9urDjwE%at^Y2I`4J zbY`T|8PRf6X?cUvp92ffXw;Ge_v6RuI*>2=b6}R}4|z!aA=jus6Y-m^=0XGOZ2e(< zLVtQShWLsM%@Jwua4zz*!;}IQ9*@6)T}ZT|^s>XZA?&SXOT1xHuVqQqwzI5AlnUdO8o(2qQA<2YVdkdQ zGF^oQe=RjbqR2?9mXY8Dq!=|5`L{L)f0L^IQh}eeRez~s%<-2(k(a;B7kMd08s&vj zO?k=3FTNY>y`NMC8B42S7^i(GDe}SqT$tc*pS+MV%8S5I z-w2F!Se(2Nit-YdY0C?-S@J?CRoi0G(JFK>mR7^Cv27Cav$wG$)i#b&Lv(1io^tev z)%{V=o=Du0`mB;Te6J8%^sZ4q72!U4VZ@Rb;jzGoys$E3n*hh_8-Wrzurh6V5lk_8 zX#~Yy(eA3giPYCK#n{HMmSkzI=zK#gifox{j35zZ2dTciHKL1xSrVpPshS4j4Q4PL z+)9i=rWiF0CyJb;YB>qA*NqzKb$gBqAqjKTO8j7sDi)b}YJtcM<(M)pV&G=0UGL}}uFizhACo;nT4wvz_Pi9CNWkz5qGXf*3HBM#- zMVX1qv}K0aESVvcs@-VOu}SD)EUkuN!C%2WMxcZeUAxPc8Nn2jnYEzUD|51{-$3eXnSzZ^ z{MFJ-OiCtvqlT4b*W{9dAQ5E;XW*~5hON{RqU8t27{n`5gyRjt$P{B6!#H9Ge5zO- zMv%P@pG5q-EeC&-sy?X3Pui*vRx#%IV4=v&2e*mL+<`R83^_%ap@d|M*3r|oJ##WY zHgi^^R?5sO{3Zn%ORHg6_k+j`5nG0VZP$=8$_%q)UJ{sXL>(tHgrdyEW!f@BNK0l2 zrD{VK9V>+n#?opS*0z(LWtCV1+QiDPCzn-y7XIqFOV3wYX4ntf5bkG|*>=qwWLq-B z+HLy`c1=E`!v20TBT(^~w#*2on9NjwVz20PRbM64GsTdwmKkZSO!7tzE6djFmmm>k zi?$g|&y*3brDv82MyB983jQWaeW@~Y7(vksH4CH}mdvb11TwP*KaiO_w9G6PnIWGj zGn7@z%tHL?nbVM2Slg3&F4mSL^~@5~N|`CeFSbVUH?4+Y-47x&L~Mwu)u(4j8D)l9 zA~OPG+W@vLLnz8jT&68EB+`-@LgCVoMaN>HgR!(4hPAz~84UU2Ne=f|Hs^m)B+b^bCigB{Qtuw#gtfA{@3&7PEx~Dn8Se8Nn2jnT4R(D|0bs zMxmZ5P}2CTWrmoPO!P(#E6WybV+4sPTeQt!dZw6oEj_b9Ffs*}Gx17&sWNjIvf48A zYRlF$Yk?XvvjIPlnI&3gN=0VKC&~;tMVaB~*4DZqGjX=ncg)Y0?xoBWqE^bxeEcQ_ z8B42SSoed-3=vxffvsm2B8f7?ERh+3vF!j`W(Y-@iOaNQhD2C0Lnu|7Z_zPF=wK|Z zhGBaJBIDE2GYe26TgIxbXC@%UsHNu7dWLZ&ab4ar$80@A1eVOOcH1t4%oHElLjgN6E>>ueKNC zErWQQfRZx-wNi2>;x{SCSXvFkMws|Sa->^iLg>>rq>PdyFtlm}#L z91>|s4xupjSaggRIv7i3G}n(o!)V5Lzk( zHXg*53c(kXiY(CNl{r_{=a9a7rl5cDSKGSM9+|AQKJkidXno?psAf_bW7=GIu6-Wr=eLEShpe(MQ~ zG|80>wds@8jZ-U|xE(8pg?j%w(3r3Hjt8CVH;PuH!&2 zCsy>gWEM8YofT#QV6d}7LgEaj0hk?sl5@KJ$8=r& z&k6}~ntBGD70w@cR%p|((V}6ArpejRzs*9!0-*u#6$9q6s{jza3+HwE+|%Y=l`fZZ z8a%?gblsM7G>#qEA4TiaZ4BcrN>B;8GVr`mFzkI?bN_QZFPuzD$}KFpx|F-?%vhv7 zD=jQ0%4#g@5gP2g&TH}FPJ#cSi=z!l65l`h zxk?J+=x_tl;DTuR4_=LL6B2nOW3E6u0=>(ZUT?V|!aXqS9lUD14&N+D2ph=DO$^MN zkr3EfA@AWWzx#l^hgZS(@RkQUD#DwGR{##ekbqmg=D&YMjuEpoft_ja)xy{PY`XMu z;_@H79y?dE{1Tys!OK8YpIag)>9DY-0PCqV@mR65AOEJF=AAvcJ91a9aqkS(t&Y1k zY#$Nn7=f#|WbWJQJ+<4jEAsk9s;EsB?AMg5?RXFOy~~q|I?@UbPcAro=XtLC@4@(L}jpV1Me*<#Whj*97_9A0-n76F5b(Fgr|R3cVPIgd|a31UDNwOH9pDBE2)8P@kvhJP7OdB6IS>-LIDg9RB=eEYqY~C zBcjH10B_gnp}-Caz*+5~zUrFdlXP`Y#3$+Mb|Ps-QG4ho%?N<+?PiX4JtdMe_7)zl z;$3t7!0_yR{lM_-FX;z{XU_`Fo2_=L16a6aMBdC$Z-r*hvEuH?n{LJnthgMsApYf0 z-VHc(Rxtf<_;k?7b ziFf??VDs$%2+jM}0Gx{l;QaOgoZkuMeb>kvYs?#O;ap{vedM+{l|`%$url8Wj{cG}|3A zDy^V1WZZ{f=qCXt^ph*2Dwbr47LKp_pe*S!?q~795Aiq9G*#aj8aTq2FTX@>5A*)D z9^=dP7+iJ7?V7~gXLpUjS|L~>X@!_G(zj&~_Id=i@+3ydj!iDk#5fuoAz0-UI zdRM35QiY`ayf0;#l@hj7YP~84MNeH+*e)eBCHNlr$pkW{0jz2ywf%w5j$hd)b7k zeu$eVx(J})t z@9oPKePNfiFmLY5m631fT9_Z~%at)a0CO2~Ep8UH>a_(vq9IROtQhAea7bc-rWyU1 zJTY82iG5W(Nj+Ej_Al@c562i^b*O`tZ%K?d2gdEY=xJ4ADtMGGbK?CXZy}yF?(*K? zz_efJRQW04VmCfEOe%Dz<)^EnR(%BD?8EiCgoLAb`Jvrd?l_8<7ho2&qt9U$q(xp$ zQ-0b5MoEWfAB-pu?$T!%`I+OMyXY-i3UCTsmSq%mcnh=OuZflIQ-xV7KPRbhY+C+! zN=D&Wl|R1O$LTiV=stc)s;hy(G~!7atd1{?ym6r_X;*lm3jVE7%^_AZ!N{MetHE>1 z%<&daLKb{#dB5jSFDfu&$<(A0GtJ+nGSm`Bv#(34KnqOB+|j)h;35+|aBbL=7I`^M z6`87lNgh1>)a7~0D0Ui4QiN^K;nu%ef=iOEsJ^_-d$&~JR!h?1-80R9SQVp&%zib% z!CU`IHtoJJ620)$O0tY4IZ{b+mRgcy6t$rG{PFlsQ5d71RC|&N+S5u7sr(5FS5{iC zp?+jPQ$eD&;}S2r5yNhxEfI3T6CbeY5m?zJihl>+Ut6t$%b@Wdb%PJ8x#t%Knq0*% zd3+Tl%hzSu6~2%vTB$8bJmhTLo35=vsCEaxfeRO{R_Qr+F_WpIt#)@jk0FaBp$0|4Q{-V0#A4GPw%r$k`8g z^FMEZS>|(EPuKP4EeMpSB)F=g$TNzZ#&vXpdLF(A8^^D|QlgI_9j;C9{$l4nF=wPV zl%6ZjQ2!SFF|r3vd%%wNo8JJtb-u3yPziXPoAxPc(eHB?LmBnCCSCAhcN&HEKYv*k zBe|MT5V-uB7*SY?{4;6(TW8j3DEc#MjD8+u*^3ohQS(}-dLeM{!eRd5JAE%!bUN@i zaUd2hvwjQ|#_R>^naFFyBhicDq&1vAY4Y*Fo&xQNRIKKG5~0-pOW?kreQ@M36A4Dj0Jqho-) zn+HI=!#$YaQj=OdJTF6T<<%vq13kZ90hg5}{LNdleaz$ufb__{Q49S%-B-UqhG4ma-;LbuOkdCCs}(WFpb zRt(9Q7?LYuNV16}N03};A^9f@3BLqHlR|l8V@SrukbEYF96rL>Tg}}ZQ2fF&JKrK z^#r|qsFhFfOKg0m=Jfw{!l^J5G|a>}7}(9m{3q%>tDaycf}0WS130WbNn39u2DvMv zYIv6$KIQQ-y^@claNf=o@kXV>4TP!P$`rUJf?wU*MyAv^F~x^XlvPSTUQsozOeqS% zMU<*(BTRTdQ}7u+e7lC*nNoX*DcW(Id>pQ7JD6U77=N4PD+lU?Mb)k?L1q}~PpsVm z%Tqob@ut7K_DMt>Pi#P%*YWNK#=;~&63y_YKeg6i@>3h|V@Mky=anzfoMq-ubS8cb zX^v~lGfe((os1tN%r?aetk*gCF~Th*rj{*qZ913{>CA|MJ*>g-V}#jkqn6DEm^;!L zSN-ob7=8@lg(18Em^0GpjA8qu2E&i4=>{GZe1|y0WDr_u)Jt>Ua96%6W_qS>bmqHk zo{=JLx4x1}d3OWSJn|iwYfC-(?*$y$i7fo+EX^s`mUo#+E+7*>R%SgrUf0EZ@&ftz zvGXYmxORfS);2{9m>dBxer#aj;x^62lU!)VfXNpC&M*> zV^}}#4#KbmDulrp=3s^lR$-WM?jtaa^$*T4cEM>GMsA*oVRgtiwvnwvU|2uyei+00 zad!}gIZwy16k!&M+e80J15!_tLe)Dprl;oL`H80#OLVWK8Zr^Cq27!OVzk{!Y@5z-H5SU>K57{mH; zcMyhUoQ`3c!Z2zHVVH34BQT8h56&=l!D%Io+&mM*+L3Q;6CwR@hV|p_hcT=lcL!lu z*6A3QBMhUK5QYioK7?T+&6sm!mShC8BU=W5$W<9w%IKy;)8}jjK0_!*v z!!&Ta09)KWJ;O9`Kkg2~u(9zB(?$3fw-u4$+12UBIoPVFx>;q_Q|~Zm)l*`6Ry{@2 zQ_RyBPG>d3N}ELdHNrN_RqwsExHE@)W=Sa zk3M$F_^M~u4Z=>Hsd*h|amKS#KtxstVW%#?7{~`_r_Ns}91;;e(-7Cd{dj+Rc52{$ zydPwUC$MJQuG2;MSJgY10heNM_a!S6rB^0ftZ_r2K6X+!^|7-B5&ayiHzu+zz!ZFcG+{Hy9ym_hH# ztCXwc&Ywiuw~2tCX|QYHe!M?DJ2h}W z-Vegg4AyM3Qy1Z1+_q%KDSI|xr(molP#-&K9rdxZPS{DsH3&O(rsnl&*eM|Ll+YmT z)a5DNgR@iT=aTkqWcnGUQv>(o{ps1Mf&1}(5O!v;@uAv5Tid6N>~FRGTd zCDou5zIw~^^*WTyu1 z$NST>Qv>(o{UGcd%bIO=>LUExXKkK$imgd@s;Z}`nY69hE4zRJaa?qcE7;QsGquqW z-&fq*oP)j1ld;*ct81Un%>Z1X(HDo_$b%t!(1vt{ex+{WCcV%hmT6 z<#1@K+QI8l&lnXI*fI>y&c%@>yqH>tob=UFH5wRjDnJh=Zvn;#5EAD>9$ZShH2NBg z;ahOt|H{R^G-l#nS{r_N8npCP-2B>$69WT{v&9;mzFkcPl|LTJ(>lKo+CK?#5b$zz{qC51I{L|a&6gq z9&dyszK=@`iSLKjNDLR9c#Q#DlV9@hQ+q~6{8NI@`@hh4@1xmw7-isyF?s;~yQo_2 zRyb(gZ*Df@>Bj+N^eN=ypeW@>Fl~8YbUjW9@#|Q~xFcsVe#{?VeIo8oU?vWmEKYrm zgGny4!1G0JMfk=<)uw(@ftmxyvzA^GIDW0`{@sZ2tv_!6^vo#CQVI+os&%;4^Mv|wU0V$LvNV<3osoPhrk8qyFQ09S5u0lvoX{IwI=O5RF z=H>OjO*4DOfZIC00k?H#hVriO^&JlEa0bc`JN^G1Xv!3^gdALlc23959kk5fqbbe> zol$Cc9L5E@a4heJJ4*=fu4o=lvX&D^g^^pHKfJC>G$>U%$^etdvFs( zAU~f@NdIiZw;!oawX82kosa5((gNH&8qu9Vdi~_*;SE$B?D=KsXRN$01GM2rR27v8 zOJknQ#D8YuJTSn5%t0dV*iMh7oKLW61RJmUBxgCTXb(h*!iP}5Q&`@3fkY`}$Shz*4c@)sS z#=m+R-~P?fJzugO5WMMxB&!3GNP_8#DD3#}u;YmoR)P*Ng4F%eLBr9L4dVaj4G0VB zegM9lc#nFE0~|nU+%(s);%(OQh-5eTYBVEy4yhQOl@HuPU2w0f>K2rKd@PdC2;ALB z;VoSs($Iz(b{pmpkfVQy?Z}mOJRf%Cg&o21tZtB|$fe?J-IO01MQ+y7iJPXUHieLJ zeJ4%17Sya;I5XB2uB!1!di)L~p(R&fFGTmp_kj{^nP|6VD(gucdRutWI_&sL*nvC5 z!Nsg_khaJ*>zhwVxBSrRmdgii3n2%#30(!j2z@9oJDX*kF;_z9!k!>Rp1qM)VDkEN~zu=J+J@r0&@?1 zu#pYC03lLUnx!Sm8b~rY2-&|E5~Am$``~<3Hd{iD;h1T1{YN<}(+P}DAFkDjBNuTz zMJi7xKXwADs&1J16{)p!!ea{&hh7ivD*Y9!#dS8R5PUhM!gag{Q+^moG85WA$ z;!%82qxd;d{6J8+g0vy)mH_+dZFhR z?D#NV5}#<}xb%mZ+Bn-=@;c;2qpo1zPdE zu6kBV!tUIj9-cLSazWMIWwL6bGt@4uknSqnJ{@3B}UK?mD z(Tl1^n)2ZNPzVxK_)tZA;Rjw{Mf#MQWuV_*ttlzJ7QIygc9?be)UUFMoDwrezl&@5 zD<0+S-}8&k|MKizv0@E~pOBJU{bpG zX#?sTfMtIbL&8w?9Tc=*{nLrq+uE@6Q;gBlQ_%H4W7GZ4#7irHtv9&}e?9QG_5@9uUmZ{3jA_Hex32Ob!J5XN%ne%ml#RPE{QY+>VGvKn_ajGcjv zYrRs&yLHjf?>0uwA)Z~Ock&JDS?|3M*@FMbX`bg7Rhu{5GA!X>@{Ij+6AGV8$q6($ z+DGLhaMTYOy%_)oEIPT!L4?kbhaq!!(;^Je-ae3b49zX6_^MPwUEl6I{O)ZCHntXaV@4 z$CSKraB04Bc2#{NXWxq|#+2U)Vl zAP8ZY&&zlN)5E@QDycs+%OW(Dg!(u+^}`S@d51_I2Bi7b!9kdB=t|-VHJ|@Ej1+mV z0Z3Ecv$}Q7Al>>dSjdVk7{_l2aUOr0|aeEpOH`|i`fQr6M&A@1pf^M%yVuUmJpcaC_QKl%%3r*X>2Kemw?KgZuRy>V&xm&BPeMyv#P*YgOYKt4t$Vu~e54_>)(lJZj(G zmMF7%Un$CE3TwzGG%)YCAXf`y=g-VzPE%U7Nu# zjwJy96_XcuZ}rDo#Mt;J2!`$ej8+xw7AS%bV7Zt}kcklM?7Ag7 zkh88-2eQ`PrURMlsQv+*v5qqU0_p3ha1d~>yF&+3)=^g@MT}%hJ9t&W&b%KK?%L6? z7~#$!$7OT!c!08QGYxgvt*UCpiZk$jqU-)02$(JJKtk}vCrV?c zNla!(^(M2IxaH$((RbkumYGIP2LtCbh;UZ&waNfkI-=RvN{S7CE1vc??{5`JUza

      $ zjAM~x=zdICNU z{M-o$eV&L$vyw;27}J(H z?wD#8(Y$+6zw#LWpqDL6XzC*%0okozY()@lWG{KDrc5i$SZSof{2b z>o^P-UrY3PYzT00epV||$14yps3)-&?!H7Ui4-f(`Ag;vP_jQHj3eg+)!F6nM1lN1 z_(unUzZvl6gKzPZ4gE=G0RCS~+RWZ=B$c;eT#IWFj%BLh-el_F=;uKtbpqFybx44| zKA!^|qwEEEn^?~@ENan?QC2(FL5l2l{PyA#mVKyopg9-yn_<+b%?NHzu-B{wq^s&O zL}H`T&DiM8tQL0vd5m33NgXh5ei9oum!YTP$IW>X=eQw>6~KUBMmXVwAP_Un(Z0`qL}Q+@JBE zS5Y=b`JEMISD)|?LqSc%5*CPF*thPW&wbb+MJel82Ly1YF{+!PU8M`L4>4igF+_}O z-of9=-FJS~=M;7xjnv6JZ_$jNPv0WYWifz#!aNSSj3L(;(nWztqQ*c9tEECfa3< z(b6JJ4%ljDdD^q4`8qTeGn$jxI;J%zvkCmy>8{o-A1y6!yQ_c=0*%uD0*eL_66hLV zzCOYH3yij42$>E{)(Lg-T4zpK^M^2<8`s}ZB|8F z@ddTj{jRE1w94=`!SOe3lNT{(7)4D-u5%`0P0GlnC(t6Q=w*n7XS-EFLpU!>`5F!X zR@xxnp+YWd3T#hRMRnoX6Zk&0uPM-Yh4O8}=RQrwtce``kE4Nob&eup)VX9LF?<6U zrX-uF##Qwd33o~O1_>u*GCdFBFg_x0ew3YnjWc}Ted8p4pp_9SIHW(+D)#LU;jJTga-08{;bU2x9rwkXdUI1M%Df4s3#Emnx9HZD z-Z&+hEi3)flw`K5bh=TrHE`U$G+7p0M)_vL->CNVY%svwf{lW&#eXcZX!E$DtwzCC zurc_s&=+W0EURkr7hN^XRdp`-Bj4iU@lm6^5l1Ig-$fFh+XPOFXPwp6#*Lw-s=qjk_NQc8H>X1M5;yn#mcVqIL`Hpau3^$oIT4 z+DU*j^so{Lth$Eht|v0cM>GZe;d&vy-4(N(!=k*yg!R%tHzp`4d zHKg1pc#_t9H+Vv2&_o$(F~5kFlQGYMY3GI`dCtVrX-3{u>~fg*J)W2_8INk-VdUj9 zey0^LRtME_jKR<0Pz(Cbui7muHrkEl0`7B=EuD{{|EF9^byAvvO^kJ{E6;(M&S#DT zB9%9_^FL)>Zr-o6I$r_1-CZD@-GDUdw?A0@_6#+%)o=A5h_!vivuI89ssflOHzWPW2p=_s(IM#&`RV(E!bO>3u9B{cxl7PM|4^&ojwB zFeetX^<~TCX=lt@`ugWG53uTq6uQQhJA_MXxn4KyQcVrHWd^X$#I#;6x_hjehTI zALyI}Uv?FO!B%nIBw{ zjLv}KfFdeIM>zEfA9T&-SP-w1*%P8qSzAY;#8V-dO@n+4*BDLy>IpK)VQ-A)ykN|o z$c61^kYHX&9E37QF~n>$2_dN@x(A`^=493`(qUOj7vHVzaEeaMj*9*p6b|TyFi&6~ zx1;~plRUK7F@r*89nX2u`RhsQ&V^(kf-%cFP;1ZI}q>~UEa~c*zf!<-InOdO4WmhtklO<|V4>oLY4$8Jm zUKHD_cHU^_S>xV~^$q+?*tq|PxL@jlava5OkfOhlqHYY+=<}#m%b(D;0PK;?J+hAL zDEP>rnTN(!UWb)bp8)D=3Y2`Y2@YP@O=w`lpR1{Avl#R+G<|@ zJzc;+0rP&SW~gYRya^8DEW<^H=eH#z7ba8qz9qzwH_<3)b8VS^LO#0x(g%^3+#_31 z$hGCmy(3%j_hjTH=g1b7H>ugTpKYkzUd?iF6LU~>8hwep0$!5X*GPYPOH%oM%Zl2} z+b0K+8u0CR2g>(P@b5D2nrgoG2TV;nUBM>_e^;(~z>15DIcbrZ@Lfo3o)}gYUw59w zv^1Cd5588o##UW95K&l7wbY#eh1>&ZjJ>cb@Q_4-^X=gCl+PXa0GZ2 zHUPxv-(<~6sGOs<4$uH+pEJN5BG6zjaN`tc?B zwceL|{6U6s%H8|8o1w2U^e+tEY>m-NtT7tuKeoj37&g)xLn4n;Da_p9g}*2GdP>I( zZusGvDid3Wh7T);LxwL$`Pyx1-wesdp7%M}`yP&aKxXF!$rQV?88+va9$~)YC z6CU_5jlUEqZ+H8jr?k)4e4sFzqrozLIcYfJ10?!%A{)-tLfB?L_a78Oqo}R)^TsR( ziWQ z-18zG&XEx{Ytj+l{=`zp&g;Cq=L&35Y{syzH0)2TNv+!_#i(6@dooplZWwqL-!4MRLo1(R~t**#(B6oa|x*1+c}cw0}mpa8feVA zZt`6gbn^G z)oFR7D%o$89G?7~D_8(LIB4Kj?PUlC-XH1uQHkJg2o~Bin@IqsHI7PClhb@{>$J_XasOhE@^c= za8fF63QzqnV+25MHwxP2QWs`49IDF8OP=rkme zh6k)t*TD%j9*!+&z(p0??jwIe)G%X2^gLn!N6Rd={|%sGx6NSOk@Ii(G0#n6f3&et z$A)9Oxx6*O^}s)&V06TQ(uMs?-@wvO4bz65UBfN?VQwPKuLi&r_lLQWFu?&ZxAuoA zCd}6WQ;o@~$XJ$>Zj|O^7;|zmjm0@x;i*3gPki9$LEf}msnbhzb9ac!BEgp2mBE$2YZdl;CN2rEX1hQWG~ z(5()Cml`A@2nL#{1%!b=b#MiSy_1kRPe!0Plo4Ih23E%&5EUL(XP zLOg?ji+|^y7kSy~fe$;#;{M3XE;@8fO+28sm7)LCb4+jsJvE$;y}wpGQ;%YimoGC)wnjRK;dT3xI#_E+Q18LrJFv*NW$L(qv|1pW zjG|U1gr%^6!I5K89cvSKA;75NEq|m%I#F91KC_Cv;xha#kvCEkUr_!HI60PtIxC?` zJsEi=l^{-6(XKSI>D&ID$Tc?P}O>T)0t=P;GoExUdv*hJ(2Ah zp564I>F=sMQf%I{1^y9Bx+{Brch|4yc=oBIbR`UTn$N*!vW*vhmuiHF^lh4m_q_;_ z2#ps+xVFGsB>wlfw!ElHpo~o;a~r9HXE!fGAV(e5zC;-%P5jVZn&NpbvLgdk!)xQd z%AU`E;mw`E1iz7$M;^cLhA6xy!Ox@Wq4%U$*iN8lHDF(dky$I484{!(%Csl_O7@FK)oY;GV* zPJ$cgSm9*(VRq$IVV@U-TV08e)s<6gg|_!1&C->tJkMbA;5hGq`z;P4J<54m9rVgD zZnTDR4R5<+JDbC=z_bQGwwX;ySY;(Na1djB5?CkY=UOr9glY>};S7cWSki!Ti*Z-G zP_Q>3jXHsvC4Y`lm`j-A85*W!qme&@G}RE;)-H#wC;-dm2>nLk92Q%W%OU@)Xe*c? z77h%V!*P{_ONr_=7e@2zsq{8m6?qkOZY1`JR~v}Fepxtug@Q9mKwJhlk&MZg1Qc}S z{Z4<{p>NJg%0mkFN(tUC#mF7cW^J1#jtMrx3b;N&+RQg1};L zQI{%e1ed)9-KxOE_P@8hOF^?1wR(%XsZa~5>7^2%kV7iUyH$Au+6-5tHIsAUAO01CH^FgI_fF7WUZe7 ztYe;q^w#qpaJGD-uxBUW{8e~p2}$1a3cOXy0PZ#8%%nyV0nWtB=f5gxFDbcg1W4bv|OZlp2LM`Z^3GX55Vim zXAiV~mr)+_makFeYp~`aM4MLBM={e7(U^l?cry^?Kjvw)ZlwgiChN$wIz8uj-Zsi+z*Ft}V|qMK8u__n4(^F~-tvlj5LFU_j`rdM z{|vAGnxy2A7aFG6fsg*Z;6XB9ZZ^>r7#L0U7rq|y}N3;TIp_DKT zK)k#L80Ft;lvJ}w2@Z!E1in?B9P_N#U+3|MvX|tthoGUiaj>Yed^{C|Kz2!kx1<^# z`ta6hLG_sT_w4X81@chmE#HW?dGX;YeEb$|@D^=SMVoMp;e~TxOuXeAz2$3F`9_Q% zuf8RYnLs>UcndbDf(`mBc5itTrKz9|uh*bDFDAvJwPfPj>`(>7X-~vk(B_pdA8*c zNsxb?UWur(Ogv0OjAa?dHj(u5LlNI0CwwA%C9cYH=o1@`kHsqUly8mrwjz70SK_K{ zJi@AMEYydmyfxx$MP947e6uQ>h=3}a;PrB1q)$D_*AZ%e+Mmk?q(KXz;+! zS_QVL>S|%$8c%s!#Mg!k3T=>zYJPRV4UKAic?JhQA}laGecb@)hQL*CV0uZnTD_J5 z|7wrFE8@dfuSH$ZIMth&2*GLC$bjf557e-)9RTfk^@ohF-po8K?m~486s`0^?~t~Y zq-`tGRCNRXRyNUaxAxdpWWf z&|B~`I?Ijq1f~>(Qe{2CP?|>)&X;8c67Edbi-ytmqTxbWG+ZEy22hGu#JOU)h}m3q zTq1ujW;UalvNLthrIFX%p7%i1<@`JMGA=0gaPoaU4I?x1+Nki~%4A+*w^cnZEKyYn2=$%+A<}-YcO$>|q{5C9mT0dP-a+N(?33*FQdW`R` zJi^70*Wc!aJ9sPt-D1nfS@!!a%f1CK-t<}aEgx>#`?35u?Ye`DDG%M0L6snyF1sCZZkB_IVWHJFYq zeJiyM)=JH_MK9X0+>m;(P}8fSgIK6};qxBy+yNErg%aOQ!>kL-47?tIsLT<5>N`p#+pT{v7ojfcVJ65r;65mEhR{7-e|B zz^r`h_&@*EUD8V*>iJ4GoC0}G;@Wmm&(?nnM<m#a-I(70-qCD~gH zSwv-OqMq}}BLT3Eu+YY$_8^v;l|9=-H`U=1u6nYv=YzIV zR$5|#=~P*A$)3$+TwxQiyagek#ESKG!6y$hQ1?ON1Yjk)8Pt?FS#d~eizIYeNXyuU z@-D%Gb&O!C$&iMv6hI6uV%nB&GXU6HtTft^+Ek0YIm)PE6wg7hVbFHlh(*#_2htM{ zfKV~UWfdr1ri_9$Ufe^aP2C_1!3Mlv4R9vvfWKSSyOClnnZt#flfk0yF>eDAo+U+W z%pO|c-PlZGcdmr6b5o)N-+Sui92O6V*BN!>Dw4G8H@&bzMt5vcm_Te#d!E(v;+VJh zZ1?Oo!kjMfsD%7-m4Pv~2~QbXsWk76Fk8+HDDYK;J%RHmtZ0!GP9Z>uBEY5EF=UL{ z1CWB%c;XvbSYV;t23T|6`o)Or-7s&#MqVwHV%SmB-}z%jjm<~61%t}bTNj~5pk;nF z@mu-+4X_5W-jTUpW~6G&NHiC*ETvJYeGxE67A=y=GJ08yO%vwO9FUwt%$dYu-0Hym zwhGBy%4RVwM5YP_LW)qx>Q@=kI>`|bopT&}ZQgpWRFwS1+Rt;6>%M9Nak>8v8FbtW z`H{x4b3N}F^|V{qcl_1fu(-Ato28!O#XSCMsiSEKtye(-sNh)$;*CaK73%IfjsqS$LA*;Znzxxmd%$y)3+MOP zuU>2Yge@iPax^KoH>}l2JLZW(2gb5j>>!0e$y#jrK|y*;;6*-@B-GErU$4JG;Yej0 z%_R$+gkdasMJK_|!kePZMZuCahKv;{g`KvpY$3`EddsV`%X0TLV`YgAGFfw~!h8*# zErSYg%d%Fi1R%c*j(K*^POpWo18X5~Nr?KEGaatgVwPL!EvVv7Z%GH&Q6*3FHBFV z&07G^i&AaDR?(g|j3Kg-ZRPw|A7@N>afFj|EvQNaQXV_7P?Jz(QO5{^3hE`RRrvDx7#1GL#cbs%Xo&b4 zkk^2XAeE16ISqJU$Xi~GT@Y&g_f-B=RW?bFChkSZW)-(1=Bp)zIK{CS?fxz=jGiS6 zxMVLY=D5S|w66nu6`a48+=gGZWFb`#7JCB~-yp>|S-TOUeLa4?p96~u7&Z|A+c|neLYxD7a1z7~ zkCHZG*en>@)N0v`&^o@JBO)SRQ=E7{p0xrMcP8}WR5fsa!YhM;I~QS&3XG)Cek7}E zZd>SemItSC+&n7U>Xmhusy@U#9PWkM8IXmUr(|Qqw-G=ap^>W(Gu^*Y)pam{J*;xQ z?}M*Gu=ws`BDNB%O$KCi;K)*Tl8W|Yd{)21^pgE*bvFYtXL@Cp6goNFNaqP;s_J9- zTiL`N71?Cb_c!q61FkaQQKv_T6G$$58u{r*_ZYeEqiwiJq6*&OWg{Mk<1GF*e6JK} z8p}uH`tE<=RsauMjdMJ_Ug5pf!Tnh$myg)rc#jJ~81vTIj`vPC?L_NUJ0{AB%Trtv zicSBdoc?eb#X?v-(cqtzF6TSe@f8vU^hK_yVE)T$EsQt6AY$i+i&Iodmv>1D1vBkxt;CRsgChfL3RFZmjQv@e15S)+Ib%^L6w0Yx zKk|4&cGNmF#6~oix=!yB2dN@+&PY_&(22_Vm_%VLdd?j(x5f^gu<;+0u%UBn!qADD z_%Vq(J8n%HI$={kI$MRN)Zb^?i&=_#$G`z+RlE6Sk7c>|BlU# zGj4}!ZLg4qW4qV3(*KSI_a`qQLl@ppd|aKK@UCUg4|TP&;_sl9hR(T9T$i66=Y~8J z%2cCgyx3xni^icZ^-dY~oV4Snc24P>+NzFI^?PS)}dJ`XPVb%!Fm}uz~h&! zAJH`b1ns&ZOXsbhpapzZa(U~*ArI$SA9u|#bZ&iutE;o)*3j0Yvh2gU^Y1l&XXVER z@2ojoPS1!9+gZ6oAG4E&)Y)eov)Cp02aMSXLn2K0`f>M9hAxGl;7-%oNnzH|x%F}P z=7!F#jG+^i`O$}ltfJ12TkfF~mj2NR8#w2lBSac=@r~L?v9Ukh$L3ca+}XzNcf3*X z=|1*ZnSy7x>u~EQsE5yP5D#tUk_iGc)ZcC5{d6BYcJ{R3qx1DFrSKE9NzYCSKS3*g z=o9afq0euh?ql1BP@nE&e^ecLc4PU|ee92V0{_YHQl6DAeCYr4eeBqpcm;Q%xuMmH z-`L7{Ma$W2Xg$!G?Kmsp{X1x-p>ysN*X3u&xgpPlGS%oA z@1ssNrwn^e+Hq4mr*uy3oZ{oA_C`d9yzf19Tjh*XyBtaX19rbZc}s8TlDd)XABs^V zqOb|jA9I)B>?C#VS&_HlN=h6MIcYk^w9orWF^gR03tRY(nvpzkKzV-hv=h5`$TaV z9eFv!!$4tT>mx&&ea< zIoU(c$>+-7b0V)g`K5UmQc}eKP1z`VusP}4Qs&}c@vZFHiErR5%bjeTtBOk=MA$?; ze6J%FlJfxm(tnq~Lnc0TER-bsdkEwuGUQ}vnCcGYCD9jU215>p+zcf%4$T`S0py;yqUca)o=e_u;5Tn!-(m4g z>vPj9>+u$Rcj`Y37X!FyVBlLh-=XMSd~>&`53b0~ujU?l5pO#@t9=>;x<2iXe^h@w zy?1E+G52p)fACEZx7wkeHHJyICb3tGe+S?2GaZtk9dOT-6sJy+SNSF)CD6pz0^~bL z>zxYQCGhWl4~NT1c5DM-8;*57qBx=240hzGhxRAQtzwL8@uB-0-4HC4odm~S( z{+pyYiA#F{x8=%u`&8li(P$^Cgq!=9@Jp}4g#bqV7-0!!{c_~(B-GDQnHo;G8ir;% zjNxp5bsZu*P|Qh3-$>)Pp8#szg>=4p0^R`Zt<8Aeq!G_^yS6l{nNC8?C23YQG#cMESY{k(y&AnvST0(TgOSfhgN$o+HsrL=j6cjZH+AWn4hV%*IV_x}PQm zm%NHcwx6%oR6oZi%=lSOUf}(6;Wel`<})1pk$#42cKBugz6Sr_|I?ieG;1W7LX7_@ zK^fckOE8_O_ewB>!6g#RWbk$gW-)jxg78C)+8LXJm{9QsUW?O05>2_cpS*}4|M7VH z)$sG_Sn?pj>fV2ac);)Xc~Iv3)ONi7R@Y`l@grzuvmKko7`*?pi<~UaoTZV+GS9&tqHlEQzNLaq-oNsqA1y-0vP(f}7JlR3Nsq}g{OFfs+H&`? z=X&Y$%OM(cr;b-f#9y{>?s^#*4l9cSXUxXi4z3{Izmc}37kt-;fAtg}>@{GJ3W;>*4j$M=u?kifwqA|2N@p-qk^r01e zP6N#%S_~kd{Su4LblPYs>3wLgila!k#VVRNmPPNxy8sr!Y$L>BtfqG&bGutf(?lC_ zMm*yE%(I%R5raLXNwmSmF}xNF^CoJyxjeCCvsx~(ogQLfATaXrIWAh zUvg}G>qenubS+-CvB%JOd7}V+rc?M%NJ%>U-S_qCL}*KBnTz|xPlWz5Np)5IIDT+x z$^75n=yBHx{=|l)2<=KMYo(Q?IVf4*Ll$&IAE)&|{fbrK89<(aiEH7pAH&V+W>NlZ z0Oe!MZe;m7=!*ZBL?Uw(B_4VI_3Ic1IRr2g*aaB5$HxsStor~ zzmKf5RmFwzV*M}Bm{C3+U2Rw$r3La%j6wGQd`P^-1p3@{Mvn-rH8%STz*O?#rR}K8 z%I@D4@-)WwShm#Xq-wT!0R8~M2C5(7maT!t#}gc6c0bjCJ{Bp-XX)L0Pstvyv*$4T zVP@yeu`y4L$Nbqi%yUo%LX>ZlCSClmG1@I%EgcuDJWBmx(Z-^{KtvcDGg$e_2rHjq zSKd!~{wA)d7JkTS40F#O7R|Sd=El=~S6or6))_Y4S`34%SOf|PiqegFSqdvBzHtPd ztHtqiK!W%4P^0J zu*o(MRTPK~JSRq8`qnb#08?g4Jtx+qp6$j=&2ir*4Yd(a@TG2E%>MQJNajlbVr)32BEcFwjm^w3$%;N7Ql9VBUa-yYOlSXfS6m=-X`I?W-1uSqgX} zFVe8g)IZtGOd+|*VFSQg8k?^i>+PNG3Vt1iwE>C&UJg`N3-6SmwD22Jfv~k=9q|b{ zegy63M62V-93_;yf>#5rrgc4@U)QaNVy+uN#8*K?bU0wGb;}j(VRW1rTcahi1|4Hr z+iaQ$hLHQ29iWDDosHM-LEjp-=3F})?s!Do^xI@nx2#HZ+-Y;j@Uj);b8(a3&=GxfcVpm)^rChWtJ}wfQB!h9>lK zj##74UeFn&hr;lH~fu(aP^ldDUsFeWe*Gr~MPE4?l2?&*{mH;` zga6g&Hz@;l`)NC=U^Qn+{I2A0SYlstsBnl;otf)Y!K%326cw(B%XO>ZvbfxI6(*DI zvKcB^8kd_1=WU4MovVV)D>Cm3EvQUdvEaT${0_tKF#IOsHz|}^DQ`F*nt(T$jr2;j zD!3WN^t;aCAid><;pDz%F#^>_#-pj|o_$Xm6CO$1_q0*i`pAfVyN$BeN6z2(jFI1x zl;7p)F(yRbILFfy&b-KT+{kZ@M3X$b@pwhC6Ayw-2@;S04@Qu*so+NZg;zU}n%SWGXD^1(}i*BTQr( zy{Z+&f<}ckVxrNARgHwV8})<|?^$TC(DKN+`&tYs{K!S%gjABWavQmpl(H>1iUW*p zPkY#rXw;GlZ!H^>Ed{)i63)y}wIoeFE03=2ds?+UGHPFo+V{u>M97*)!js<}_%(#S zF;8_lfS=mG}mw^nq55SAO zyug@sWct`)rK#cR-wglfuOK|~E;ru&Rt4DLe(lM`gg9Sg*fW8*Ixc9!v&S9D8=L3~ z)}ct?-ke-l72k;Dd*?sHFN}U{U`z@2`Y(?D6miT;D=xrun*iC0B@9W%UzfHA8%#2Xp?fi9z@)q$IncoP_ zyMv0f-5iCc!9)vJkCM;(jDD1S-e*I3<7rUo+^ekI&sn*j4`Ia&gGJ|htlX=u zTyF>que=m1_ZlnrU##3Ogz_eF14x&hY~_B@%AFFzbEtXgR_-(__g}5tYeRXt+yc^N zr(3z#S-E*3n9F&YR<6&=ooVG>AIi(Gm_0Vp?kK!rAJ61#mtUw_n5KDrt>*Ey;PENl znF)KZ!#u*tQ`rCLBy^z%6WHONU*pgw`fc=epG}KhJKhE|*SFxQR~VT)xM3#i$b@ga zI`Ti7a~;9oeB+Oprtj?e&eZ1IlrO$}!!Me1-OJ~mcVlyI`pP?!|GPOiuK@=aB+R#J@ewLQNM zl&9pn?th#JFel@OJJI~11)C4aR=zcS%X77>ibEN%SmGH#m>k;hfx}BY6$;4X6dm6h z;Q@XFjpH8Wu%(qMP75Ewe&Jd^Rjut27WpZQ6s`7P-l~{5>|ZKMlfJnCvYhLG3!O5I zJkBK<+)XBbSDO#&0%4yi?_6)k+l{^rw#}yw@NLh6lpeTjUuy?D|Hrc8uWe4mgNYk} zFQIdH+*pOag4|C>$3a^S^Ism=F%BD}*nl00l|*ww774&B>w244uWyLM-gq60e&wU9 zrMKGThV#BDb{edbqQmB4zFNFv95V$K%^WdV%-zUgu+7BY0z=_DHOJJ8c>EL_v)>0m zl-^sZ@G5pDLY$&^A=#z$<`N?Syfb5nYL7>NpTeTZnaz1p!zc$iuq?XLZm+30xtJMM;!vWB4%YJ#u|Y zmVY*l_{Wf~6s4y?bxGW6c{*KIq=<{R(u;l=l&!S)c&-Z&f_pGa$ zjn|Z+$bWttmIyokbPgcG{=?Ne9V{r#Nrzp_9dg;Dq!0i^_;?@C*wr;aGy`23pyirr zuOr`olVC_r$W2ICFLi+NY|(nD=LY}J7`gS|VXe=iJp5?|kjY?EFZBG<{{{UzCq}5< z3B5)8J6ji3Pf5N5?I_*8o%Zx@=5_fxT7U-c6B zV~oxbez~fyPey~q;r6=Qn1t1HAz-%U8w#Fbj!T;GX!7hQp()rNG6*TkOQM+eLnJ-J^|_L2*}J=*!9SqV`WZ{&)jKc z79!Ia#qw;-&rqu|ng#e+Yc*n|C8TNj7HPR3<>sxQPl(3S@32n4MN6rLu^4$we}L5y zkhI)vWiGHXH^ygv(aKziOk)(wla?t$3k#5zt4KpKc}l5UH&S0obOi#+_9 zT3FtbJ!N!I-9r{gQ*WEdhyROxr~2*EQg#`wQygINY)s2JU%&+$=;~HOv9k;DeD75j z#THz+W-3)uIzdVH-t8b8$AP!Gs`jzH3$()9Wibv9hbK_ATssB&W=2j1>B4Wi_3K7! z81Eb4R$Lg)a`ys#pes}D3>@n%^*7_mD0C?bWDk*7u z?B^>m{K2aZ&}u%m5=sc|8P?aHAU&F692=L41mor73t2aLo0wp}{%?S9ew+g4dA>O~ z5lj)1^4<&_%UL=X<-&4YsMY^5aABEfq2AGySscql{adsWWnaw^3f`J+UTyZDp zdNmEG1ZkSH=;^&$I4-ig*YTIbKri#oRCeynJj3yq4kUr|{`E?#3B3Px*N?7173`Xf z5^NZ4W9{cH#}yOo**MKMOd42l_vwCPR2FH)2z>)^c{8J*(>#T5`O4$HM{y(Ohog~V ziDInsUSVkTJrt_OJIxfEx{S_thABD?{L{JXF$eTvw1-xssL@APA=%T|^Xul|3}9tU zXOP_KjhK}J^5VxZSMWyY(7-mDXUVRr6hu6Y>q%q)l-!n6t-IM@sKljgvPj@nN&Y3f3&YU@OW_BlqtOflGr;xc|DM!W# zR1|rC4OIPwOllAe-4_G{d5%XBjq+tEB@5c0s38A#t}5;fpuZT5R=Y9 zUxrgi;Pg-X8-B)Sw*rjQ3E>nnsq_!cA4g+;qzoV6YHDH%4RQLXt!EnS|Cnxyu;KKF z_5)l$;=%=@)=8#Dn~wHNz&KI29_lLA{8GKY#}A*uq53S z5Shi26DjFo$tje4lA&Es$;VidzVaSI_mzdR5B1H zV~;5byF=+js3Jr#D_C8k0?KFDk^7OY7O%vlmZ}z4;o(won-AuB6*mCVDhRsi2Mi3K zxdI*_N9}^3!Hy||2x88Q15({9S(_pUK17qN^{U-fuw(2XiC!;Ocrqx@s6#k~DkM`ARU==nBF$;g$;X(| z$>R=neJygI>|P=lhvd()cB%zSaank^yg930`bU+#cK+_%`(WFfa=pX-4QEq8%IVFq zuS57e*MH>7vdwO|7pE5)67~JWt zHVVMYGAgNE$Hwu5A~Ap+zx~<#irwp=!*d@{)8u{fcKpz;#Bky3f*9=fMh5H5sv>B_ z+G};-QvuA{%VH6pewZ=+O&w=-QXG%w!mRi<`3PPuZ1gv^D@#)gfABZ8oz+7v{BQJY z)R9$HyG|`UY5+&Kgy5HWu2u_o_?sMMR}N0Q04Huo4nB<@1#0N~?O5$K*~>-`?nya? zgL~0qk{bGy6=clHS3^xmYBc7l-aoZcq*kS)eHxjMRe-l?*HNk$rN|PgA=g(xxr#C` zqRcCiT6y$J8)UYs4`q-$06D_$N51}--KM~@dM*}Cl??9D81xTsYj@GsbZYA^7=0aj>}%o-Oj@`)qK-lf1JeoI)jR zZX<6gvH;>_OO)qVzxylJx9yNAhxfmTU>102mcQNi=D{uMunx_uU!>wrqL_vS$bX2u z$Ou$T3z9sLGFS|i_y@D9JWIe2^TY9^I*C7W%;*_&Kd3VNb~3)fKPz`+X#WL|{TTo0 zv@ntu9fYr^=5`_@y>U6`T?*_*Ca~jbfqkG|Fy@7vfI6Ms`*Z~fD4oJ@4dt^z$T0== zlVK}vh^&8)CUTT`2EnChQTUHo;aTbo`R#JcMoVuXYgE9=f0!49ByL2@iR z;OOlhD|aHZFr3143Gz^;{#m=OCH+n4!f}j#I~iAE0fNWks3vrGE*_B$fWbf%Tp$OM z0xz+8LZY1GN4lUHWRGd=p7SooF5I(JY-RAg?l4=@`*jD_`#hIY^P^oUJm9^06^(v2 zB-BdVpRhTHrLqb0f2JYqZ%Ud~)VBjt(e`rP{H71Uz^n@uM=-r{oGr!nJ71iD+Xhn3 zo*-De4hJY|wb$Okybt?ONy7~UXQlZgu4ql)v#?N!t_iLD1B9aQtCh`=zW;EiSthg}Zi2T!3j80*07RN*7E&E@@oO5~hTF(`$&m|sW z$9~aXT}EZk$678eB+jVy4`Q8I;HnvRTC**Ct#@tK0RvUu5hLw+Df(52^zXK}G2$r9 zI3@uvWl1rV>^e^`#tE%E?j~(3MkS{=+q4_-qa?&+u61JRtOL=nB5grf$@CxXDg{0v z9q6oPLqr7JZ5Jm$nhmMwdC!W!n2JE7og4>b}STjdt#s z9+J*sgT~)*zyDCDvJPtDcbMvCW%whh5PwyhB3nv&+ajjZP@<*y9r>;^DG|*fY(cp_ z*8ijF&^&F4y$2ngfAnZGtyJ^So5}#}eBGcVivzg1$ihxj^2{E}bq@PF<#I$xXmQ{| zK5f;J)%I67?NXo#9itCzGO9=4wA*s+`?I%859~+L%Ilp)Hr>&|eB-#B4yxqg)~#J7 zN}98TPThbBo6~f(x{&!^jGg zD;{T>;WA>u-awv^&J~2htnvm7CoJD6EMI=Mnrl~GHr!OUMa$m6mzsd1a7~1UZ`i$^ zILJEip$+^)=UDJ4atie_lLXs?#UA5!qirj5sHqsQB1$0SHvuhJ>#SZ2cGo)99;wRZ zCAjOWx(2^%oEmMk0;dE%if4>6%Aw44q9d^D)k7K97}xe5cIo|nnuo)y4lbd*9?AI* z+_I|-(DtDuB=DkJKofgouuPIx3yG2gBGF>qmOaDa{SCJ*DKnhf1wf&;ZG)1^#hW4* zqVEt4r^#azWP(z--fT`{Vl8N(9iEnAy%!^a#Oki2+3q1!0f@MXtz{qaKr~*H+SY;| zi9GTfWQ@6ux=C7;N!pNW7yMPeLHsqy?(Kp_iYv9OO=tPUwJ7FV)}UTP3Vl!u1d#n@ z=@9Z9bEsGHuzvTqD22c5I;4yd&eq zvnJRgFG3TpQ3ij6G`8X;Ewv3KbY-v^AsVFA5wy@`>&_9cQM0_?DS z{hdQvU2or#D{q{?8(cSfe!?}uKX=dCLgkSDhOGL7-sN~5sA9SQ*Ch7ypuA-W-3(ZS z>3S|q!t&l5aPaRUT!@FQ$%+8R2UYzj>-o18*V`qyAF#R_gR+|5KnPT#;Hp6dfth5X z0xE&c?Jid=R~(y725FFcX{j3<haA zbJ=1k;DN*jd0#I*H`)6%=mhVi`KJO*y$?=;W$af#BOXG@-WN4;!)a$5N9i0JwApM< z();aqbn-Ybgh}TX)B$CpB_ua0nUp(>m^gqtbDv54;_q0*4 z4t2i*rgduuJHeZ#U4$A*reXJTuw;u~!fZ`mBlHu8Bps(_uazF4V=oGB7=_qm&_g5uw!Gp+ z3K0FDseU`^9~T>^e;x6PFbsnWt`D0gFs@l>@l>E> zuag#*Bct~^?+yjfIC=)h^OcuL@0Kg4%y0VURL7$p*ZihO9jAUH1!n`4giC8sNSskB z4n?+;fY;G(HtU<)kxz#llS$k19Gr;s=vrw-z0BQ-%}kifl_BOK30rsikB-xT_z}dojjsD`nyFIT$wae zmOLU|8QR^Hk&I@HpaUch^pH(@zm~YuARc)Hwp65G6Z%ve0fED2P;*!ym?fPWKN-6` zIoCy1yOBthNAzHvrSXcQ=$@sbKl{G~nWHxJM(My=>10dvkXl=F-r!yiBL$IJY20e`IKv_Ig#*7IKtyo#6kqmE~~`L9{* z!K<}XB|~}s5(Xvs`5p3GS;-6LbJBnE$58et87T!A%oz+uVBJAj|KhbR;mA8UR){~I z;+g-)AOGQ*FK~n$o>|Qwce96}JCEqr@q+glk|;=_f=_wDhx~CXe{A8jr}AH~o7=Vv zBW2~QywYd*V+RLo$B_d3*C+hfzxm_89C9o#dyD@H^Ivm0NHTx)<&Q-iq?v>K$RAtz z<6r#o7JG=c&=wriRw&Hn<^r1MSANNf?&pY0`L724n9Lr6%nKNfD;M&DyZPe={wR)t zb&?id4>0Nddc+ic64OyBR@zxwcvY-4{S+!C+NVehyT-B`Ix(cn84@YO0IK#v&Rs@~ zdxx}8V`hme>dtXCa=ENz45(C1h z{RluSJ?0!bCA#u(tdW3uk#f3opiRL0xdZ`I!fGI!1@>iZ^VmE^oi+DqqD)OG{Jq{L66L$WU=UF_Cil8G< zCio?ME#cprLwf`Tu3)YAT76o$0pR15%h(d)fHzgU0oor@E~n_h1SD0w8-oZ5%|gk~ zasLEwxd~(}LL60aAUbqnKE2q>u2^N%`yY7foi6Rb*JXlPIPrFVy({T z$OP0M?+EMQ^0yp14CsD$-2>ODfvTO;vfN+Y4NGg1CiPV0d6Z+NN6Tg@fORE*4I`JG z0PL#c3L$V=rV|E)H5>sZDeyHD9i8t%Ls^Xt&lrwyITm-(9l=@158#^M-3~nq>lV~8h8+iLBQtfx#y?eo<1IYO6MdKt$XrIG zcsE{%Bq%*VP7iNycb+qYXzM!P13Hf=W||__8lHhhEK*laraZ*^=BKF(;NtYwCGia9 zFw|%`gq|XnA^{Cm^2~Sfe#+ZyJmN%?GwgOUo@=oKrVVV2`C4d~QHG#pt#&2~iATh* zDcD<_hLVR5m9@TRezt9JTY~+JR>c*)AN-F;m z{=K+_(d8RdvT$iTcG)?X+Zc6d!)eM zks8=B=h7mZ6bQ2PM3#P>r9CV?pQS@A{Rm6H&e9buy#ZrcT=A=<@rg5hseu#wkV&N3RVj5TlTz&yGqZvD z;Dzw@@7&@_F65Y4Zk&#sa1z5Vb;y&PT03MQraChT?e!g=<~=iO=b(w{lAl7!&AGjl z+#X8W6NX%_t@9meCoSAYBB@u|uUVPE?@=$Uu2rWzS(m*-TKFC<{0d!_?E|%*tf9Eo z5`;Y&@(vDP2D~-CBd19V6~M(XYoqH+LV3{#XrFgSbQ@-lE|p#VKj-=2ct6HgV_#?s zfsl1Tqc>5MQilTeX)73Oizdp+Pt*Rua~1W6_9ms$DMjJYRn!;SQ;VkSP=rB5tm*F+mJcl|g$&T1>_Mx&YWfbO7&shEZ z^BT-`?2sJ`>(Jrx_nsgdilgD4k#aIrh#`14E6K@t3nR=zk;(Qt{J{KXFLLOF5Xf^O z`d0QPqgWE!@)K%%nf}iDJ^CyU8fAiX7``|RF#mW>IFH$#a2{VB-U_*K{_!eaYGr%h z;k!K-XEm!s>T=r6x&$I{_(+$A4XGO{cdcwMlt#nwO*+U&a!F{Y48%1|7Gc=9?_=_y zy$RiLvUm)_fO|YM6hG}Ypc3?4aYOVpxjJ{z_zn)4WiNWfiNX=t6?@7?RHj`q7%Oy} z_v;#eGSOH3sd(sn0aU~tfJMc-njfJCHT!9TTuHEqH5TuRzKp)r<;D3@@?E~{X`c2B zh?}mlb_|Qkv36h6-JXHqYh<18aJyN#>I|2X>&mKCT{5DT>gbVmxpJGzRCN*!yE2l& zhw6~#>d4uQ3dY^oBt|ER%VK3#ZFHwD3$klUzN7b7*<0?rUv+hs^IfoE4lJd!Gdy!} zG-6)Xn$!#6El}^!@owzi?q|EV`@P-Nna;{lPT%2vo{2Pgi+qPOJYz5qa$B3Jy2`4* zOG?h?wzk%D4y@7{7$4ojBnO*(twSE`ls8P~jis2I{-Y!WBj$?w@Lt9|`xx(=N`9ul zx@+$(a(<>#m^P@ed&O4OHI5U9>A=x&&w5TYJj8Jt*bNVHVq?%2eKXch44Bg);>uGH z$HjSp>x66|K&r~$bej}-0vP_LGVgb^YeArpyA*hnSpCBPbEdDU-K=h~SkSA^mF@jn zCOV^RKLDi_S@J$#(=_iZDtfHA5yF;M;614(hR>Xoqw3YH?@m7!zYrg1Ym`=8!bnI# z+6GjL8_6ItP0+s=29_8k9}0cs&o~3KHYlCr_=&#BWLJ3#0{Rrifu0TJJXN-rKa19q zGUzNO$wyg82QV=?kx4$?cVrso-6MB~2&Y z(8Zl<|2%aJMr60j)73nT)Ut@;ZuI|hF^KvGPV>GSUCZm4zxQd9>N>f23G^XNSwuz) z({>l7c!`qaKQyGQTiCA~ve5kX1kE_0m`tx;h|ehAB?>;iu|4t{_=|pxC^9Ze#?Pnm z6Y*sQinTrR5S3N)Va*0CUI8436+xjLuT(kiksqP)UgM{MeGg94q7o@^0|5*LKxfAc zKJq!h3_-wY5V*xm;1-?0n`2`HO3egH1%adqF%E7p6SzSq@JexvfX7V0BM4kgdrfj}#b>CIBjv0H_~G z)`|?2ag>8D9P0EB$dZBs=;t_xe;{yP0}k(^8vrTj4s|HDHS5T{&{Tkzv&g)Jn0X0F z!DTr69@lxr)95Y4WXI%Ovs@(h;s2E3eo2AtvymD65C7M{jKcplJ;N-6Ii35#OdY zif1x}HsB&DcsWs?;UFLEA|&ya@hKR0G;w!^0fq&0$zQ71*!koi!Tt@&DA$2=dRYh9 zjI=oFDhUlAl6o=wAP?gQ6Hm2-HA_HHEZGT(+g=_Ll0M)7cH-VKWHaWF~NvPT=2H#AJ}L33R3{p?<}T_b-Rhy=P)0KsOqfO2K6M zS?Kf+>@NimqMRFzK0#=OKDK5B@Ph`h6QhNfyHLKW7M27`lZFMSUPemP2ypFvkivM2 z*Q1B8jc;BGU4y9I#-RL%+9ZI+AY5^8dPgMi0Oz@rn`F)Bu2wz&zj zMHA*zId8%YGl3a8fxLk+0tuV2H#r6LqPE0nAEA1>4K$lL5QL^*@>BMB8^VO^qI%yISiElAL^7sXgi>^?t104H#tuQUiGR*fGn zj1fpUD=nsS-Z6=%_Dc)`3031OL&}Mpa6bX?CM4uwSg#ld@op2F)@Z`%hA&`g!|5|v z?{$ZdCjaX`7zCVL5XQ;9NcK}c`EJE8hTX5g_k~TOAP}ADfP;8G)(~({6`VxvM(3Co zrXfS#7j`cO3_j`Si>A_CM(#6*m{qKd#Bm~TzQ1B|G7eheT>_l=!Eq+JAfQf-*gsM8 zRw82a1wVrQlHy$?&s>QYIg;_7k$aI+;FISQN8zEg7P2+F7b~Y?!ThW;)fa2j(0yo6 zkhO$!?|udTZEza0QK{W?sZz1{YWYxg1CF7DR8Nv4>Hv>d<2zN`Bm1yq@&A(QZ?=1X zQ4}TbK(i2!Z6PXWsqSINNh$nlKtjFoM{%~Od-U34f~$B3Ed0=C1wI8g23uQv2ILk zhi)c-6WF0=Gh+neIf(hm5B&l=v>JbC7?n9?FI!WVvo+{HC|e!2Vff^ig*7R&_zo`i!8gFxct-bRCig!s%pC-Y@qWp*?b82?KV1^e>%$J%|ES&% zY0jgKyGCrX$W4e7vFZ9WWu!xCr{1gik7APFhBA6bARS_2^Y0F=8d(^;l@lCsZdf{| zMm67#&y_i3g#uK3cS5WG8JKad`X_y3y`FG|TT108^0d1f1QL$DHAWCA@d7n9E5^Z% z=Am<=7&`A8W-Re+G?f5OF#6jV1X_67dc0sEZFa|rC2G*@ZDy*sU}}j$Gr^M6d7LHZ z-1`zPIY*|U6V0Y}u~>4Ro!EzGe#;p^`b+lqudO**^{bs&8_?q6cz#O;TRSZ3{J+(E zxq^AV!fV8F?_+%4n1%TIC-f9Kme?_6kB<&X$+$b_~50u zB0~z?LBHN3!!!Trf2lDG-#U%L?3X(FsPmHWOi7nn;G8!(T~RUst4DQZl_DgO-+llQ zmds|wQm`|~W-~k~*cNG-RiXV!fM$nb=S4BT6Hit134k{|;p)DZK_IaM`%JCDGJpq+{ITytlqlkBP9GE#TR*eh`?0Y~A*5{$aFvr;D_FQB zNMDT!v#AdfpwJOER^{Tw6cX72*syyk<>Ol(6iMbG79+Ow9*Zq`1G4vZ?BzyIXECL* zu>J@k$?nCpPq`RG3in+AVMTqx0Wba~{ z3yKKQU8UlyEga3eKJ4B=Xi9MaFMBFDpT+TLK2ydZWV4vM=nRHeM<0*jcm>m5;V_U-otP?rE7$1ZvH~AMX~__5 zekuTXTH#T>2U+(NI`og47X)yeq!}@_aSol0vS;P}v5r0R4ft>`_74D0wJ_L9@gnNO zZ{TwwITByQMF6b;0W`Z4o*EoQd{(p#{Gonv3N#g%iA?>3KcPDT^bewKwA@$-vR5cJCey(t z?r{`^OfCvrcEJDfq$-!-_3!rnInFjxU_T-&P}kqTY;N{_NV`orxZt%tCO@+{KQb(P zj#)c$*y4x$qvbLDE2O}!E%Dt3{uO5YD->@?W_xnlKR`fXei1n_57IBT-lc6fcK-S_ z?O7a3!`%Gf6L|77*l?4OrgPXoX_E;hPUml=^DexP6UN$>8|PsX&zO@80tr_f0}U&X zc+Jz$A;!U7=0S6p7Kuv_TPPiXO z-+=i`zP5$9mT2A6?P9H)XYTcR+Dq6CKaiX*1wU;Ap3%?P1A%w+P6~8!?Xdx+1iP~2 zZEufU@j0o37Y(Cos z}5oTtkHx1}NT6b(zCxUnsGOVV#QvGhAdqm{eAQ6bzGmj|L1aXhXcYgl6^%L*oLMkD`V!Cy z-#x1e<1@GgRA>oPizka%NrBZ!`UhSl1@hXW!`sMwbA5ZH0{Jo<_1en>4Mt`-6rB7# zn0-|8KSEi|4ym*w7K&bkyE%MK(>z(jnM^!`6KpeQACwkMBC<`r_xYQW@Bg&2>+oou zI>wH#o#6EPG<=}}JmBc{N5^d>eNoYI(g4Z=TJ&MdpT6h<4Q5{t`L15)I2O)1!8xY) z0R5N7-d~F62sL50`b2Tg8_5{+IOlM)8VuK`dZ*#0Cv<+^!ii9!h>7RMVglfXH({Xk zC{2A_ljGMq+OjRW{6uS(0hAV2y>iV%q8AUk@x#%-U8~zYfip~BcdR?#U@HdM8F^!}jPd-&YYmuY5&o2Dz=Tti=q%-vihI`mwF zKw^d4KnisNZ_Z(CAH}=tTIiTvg}V&xA82M~pkSt};mZs(w`QQW87}bgW{}MB(4$jv z=JmL8K2`yBJ$h`vB{V~CCs{@mdSthZC^YvUI4newmeN%JQM>fO1Po{Y(Kgb8g9z^W zkG7S9!)Sn0K+dTQ#FQWGPY`qHr2mDKI&_&7JcmGrIx1~BnNr|t^jr>JU2q|D)z?@u zV3t~6i&<*cr+hv&E810J;I|04Yh{0cq8X5U?*!o*ts?++rQFzuU^+V{$GHlVV}YZ! zn_3XP0s(F!+TzUy?Nb2iM3V*4zHvnRY7f_;i?Lk;2Tp%;jb39vRwwWx<@vPPrmYM!SY+Vhv6~Ey1dJ&V1}D;HX%XT$+5!Loh3sSRIG0BPr-R1leWcH++#+sA48g zv9<#3gD*~scIyaq1GF;TG6gWSaVoF!^pgg8_u@B zTSYA87XD4kBl8Acl4ZnOc#W@GbF!g1Gk6=Xwu~sGdSI(n;f&`sUcS>ZB5&iTm=CRW#{^#EOlyd& zHf%zjXL)Sg&FlLKvz9eRZ|5z1&@y6QUSogDh|_tE8?A{3dUGSMafW3?F*dqcMiis* zllj}e?Jveu6!yvBztBc^kyUS=6lu(}PCxHVRV%FVTmcnfFs9LtC^ zxNtV$xQ8`XXY(5Gwv6cEHFjw&;6Mv8`vV#(TJM_S9HHWJp={+J7w1 zjbb+5WqFA&R#?`93U_n8>20~j+qq~qpD3ts>?`_$=6%yTCZ`imNQI8igq?v5Y9B z+R+-KZa8YJ*&D+!R$4~9nH!EQ%ZOq{_2p-l6i#p90L%6D=BDw_*45X3oh3FQQQ^IP zw$>`5P&Th+M4@bFSVk1{{#wgpUl_*QEF%izFIh&siTC2as#+=4DV7m$<~1f+Mx4n< zM!yd&v&w7Sw#q7^m~Q4;Mijbwj%7q)iZ|ec6xOEHGTz3!EhCB=yI4lNgV*@sN~^5i z#QQN~xkfSFJZKqFI4YM}Mik4iotE1uSoN>BDjYFSU1%9mEX3-p+g08jvn(Udn+<=;lc_#G1D@lJ{~QzDkj$TmTMGk zyu&i0J{~P23WJ<&8Bv7P(`ZNgcwb{ZHfqGw4H1=tZ(2fww<;!pY|DsZ7&p9OwMOBs zF0hO!rkuW(5k(B=*5y`N6_NOkmJvnhclmo(YZMOIB+H0mIcB$vDAxb~c-JbcB62jw zGNKrbzrSO(M!{;XPgFp zVi9ekM!ZQwd|N!KJhTl;Twn#!sZ}t{vd1w z2hKTviH?loKt=m|HzKuGQ1y4$4l~u5JN+RUEW84%(}oLzQjil})9}QjyV$ zY5ZMlt13+VTdg_8zzA86O^fyL?A4aq1Rq1hZqBxhIE1^=H6L58aT+`QrcJkos9Ts- z*3i&GFL&GLSwloGJYsD#0~md+Vd!o83@1P>Xrj?;4_ihQ<~`doqL{+IwPtd`>Ts?n z3oIiFJ?R5Pe@!x80jJj=8nL5+7qns7@TF+k9iWrn_(tI=xS;`Gsn5+0m)%tTqeJbV zRp}HLHT=Nt&`6o(WFUWw?o_XR&UYk5TKFg4uVQ)EM8h~esp9;q_6Eo+c(1ykLB&l$ z{8f(PJ=&{S4v8-!Y7^cfYZ~C+E7Yzg+p53#vJWIy{m4yB(=#wJZ!AM8d-Yp;97$_^ zET-_Yt?3jbF8a8}avvA*kuu#f;xyjJovk6_kijP>+S#-Ozh&1CS z^M|?0bPh%n04I>>P3gd1DMsKXGl83Q0tx|e0tsLCzQ`bOkD0(dI)ROyVgwSt5tr04 z#z8MLfnG2Hm^B}N3S-9n{>eY_2BLTYF8<5XtT*V6G_oDj&}VUI2T2h8y}9_;nDp06 zo+1GL9#ld;U#70$1QLHd;ws}U|Ab$){Exvw{F{3^2ceU2kY>CVpZF!#_YDpbzB||q z!$xH!^geUkE6Du}VhP83Jyy$to5WwZ^AZ5(Cei1m z0;d@S5`TQ;5SFKcKq3VU+A${nlD+10iSB27%Gzokg46Kf31PO<%|kXF?@wtzG|}BL z?1NT!#6D@kyEM23^K2_Pcm`-Rt_>bMR|!$}G`~jJQ|NJAzZ^Bh+S9CNJ^5_=zIA@0 z3-Ha;xH?WX`aa>nTVZrv;;~R|5J>p3gIf$uO#Hb8r$Hd0D!*=U5U1>b7jXq*c)j0OI^kzSsjra^)4 zkQsAn%YjLA>8M9qOo~?+S`q&~t}e#!@Kp)X4+&rBy%-~0bmWERez=fpMM=o|=+e$T z1lxKNJh}LH^ZRe&bw{Q6ckR|AR^QLWf>vx1xVUUjQn$Hc;EHYHw_qjFFV=8x<;&Wl z*5HbblmpZQR_hh*-F&zexMFj&v^BUQh}g9?xMFkc189e}_UiN4Wq(1hTJ-I7zF(j~3wUlAw% zyfyWT?dY7=)GPY<+t$=8_Llvv!4+>a_xww^E&AAG@7C{Yg>H&N7>&>l%X%$>NNwQe zS;ysL;-9VQC$Sx0{+Gr?3!N56B=7o5vTlJZ>}={^!fnw{7!o|JO=Gd!Zzms%$Kv0^ z`kL_HZ)^=dHzkBWp;h=d#p*xsYisJ~+xArdqpiX(i`9QwtMI2Wb4K-V`=vGf^GyQ6 z_xuI?7P=!&NnC=+ndPw}{EE+iZw0Q{ODTZFEY~Z}lKqC(TE-RiUelU-#i^Mit*KYo zvu9g_E9Q=&t-&qlbLF1a*kB>&4_Z^Nm@6||gDd=!ZU1RS|B8*Dg{`Sq%(EA^23PnM zpS6Z(apwG9;GV=eZ()2*lk98g;F6Gjuk;kTM&63M1nyE+vb&y}y*J^?+nLdh7%$3W zEUVsIsEndZ%<_~Xd^;Hz!ehN@Q&!Wrt8w$Z{2(R#ht8J*SF%J;DNqRj`UrGj84_}1 zq*B8U0!KI_xYPTxfBh73&$qIG)luc$tIT!cHV9san*XE!a8lXjC#Y*HtD>jpT-1Z_ zzcogB9=8s;Vm;kv)&W3&U?Hm%ua_TVJPR&RuB`43-op#%Fa4u&s@`FZW=IX)kzY_pO&pSD8HdmwHE;*FSc{R6~ ztBKvf9idPg=d;92K)-qGAu8ttZZH#w-N1dBLBMM!px>LZ%V_9yGlAIkln)q^@|X$e zS9td}2&9_{r0YW3tcPN{I&Lr%(65Cp(_=Yp9HnLgvFn9<7zA!L6S!5V)W4xVLI&rV z37n_owYc4;Vv}6492Z4Kp6NoL0rl55(_O0gNP3lL2G`Q8W))Yl7k?BzL)>T6$-%2! z^cZRBi0q20GI!ZB{ zhM_OAKe2{ZGu$E86AxKK)az?YQMBXr!LbcPeYdhs&^|%T#TuemM3h=a6f21CmJx-E zu*RBb&_)qIxWzJ}IP&hYj3~}Py^H9ZHK_`h;#$jy;#Hz%tV6BUC>*|*EhCCoP)1uu zoXcDZZ9kU17Fg9)yqD$95JPIOWtmp+_4y+_h6;aY0ye$V<#qBG@;2Z|Zq}&8kJ9xgNXpae?XoqMVs%+~{MD6UQcr(Xfsp&^+0^ z{V-YS3Qr4r?U4uXYeDlngXUB-&8hzN>65RkT_Vo4Xj2lNH8!?!GYn_JLZJJh;J|7M__EDmm7Z|eFIwTQQS^$M?2n%gAvt&k@uP-B<4evS~vgU)LCttGt>qg;vhwq0=r3LNV`2dvzo=kO*a_=7d=fUlIf|i+YpT} z#Y2AkpsZUES&LVXOGur#dh{}@2R_HUM>$34_&;a2&~bdNTpu^_haH$jVO5o&Dw%QN zU*CtV5Y_;RyBa)pLQDrn!EL4QTISIc-wXd9FqMAx(fV{L@Dnv9ZcFnygWuy155BqH z;-wmSA--wCu0j(sI)vPs<9*8FP@;GxYl!B+A z@tg_mG9+OivYOwvXVq%k3HBt*Lvv;NSi8v@k2+dgRNji(9ztzd_)s_)zQ9_=x^VhZ zJI!O`3tWXX5Z4++E}n%`utI^zZm#SO1ql1-Fa1+|w3d?HamQBq37tR6AXNRpq__vc zb7x#%{|pMEuUp)K(1w3m^c~RPs8@KVm{2`)1zP;o2l4tIued9yEu-PA7@>eKtPtHt_sy!M0_(*ys&KAujZ^R=E{8b9b-T!U407hz$`*DH(IDn2iJ>YlO@m5#IdAoj-AM~|`f z(fAB!Y<*PRAg5(4a_=&)kNEhgt#t2-zEl#@)e(H^XYYblo~iyrZ9EfAI)a;_s2dYa z)v(0Zc=RF9R&1UN6WScUU5!515A~%3%|d^OfgOG6Bsj;P^sYpYpnknia&XeH&{dg~ zGg=C4faG(=OM(7aKlAB1?Uwz(qjxAL@&!3`_Kr0?)7niXuqhynCa6eGZ#LKx>BgS#@ZVoad?> znM6lc0~4@F^&P(3^QAi1r4FgfI*`+D)~8wZN?UnqotpMAj=HP;$Ep+Ra^<$M!|^{U zQ|pvGmv6u{?^1QbmRyii^3t*n49e?X@qcRn-0B~bl4qtOJ1uy?;|sUJfdrd8!J(Bx z9R9UQa*+#dxxXtiYiLrQjBG~kDk*q1(kMI?Tv6EPw^c|`%ip;J`88T5ic3P3L+v@G zQs7e((F`g0J;qs#YzRNXjtmspA zgRY_r(1eIf7d+EPO2K=H&qMvZ5EjW!3M?gmWqagntRbU+hn~b5@gBVmRfD2Q)Zt+v zoWNG}CjuRi3KE3*_uH9NPN#OUI+by*=tAO022Do6M+tgUVHPDI(!;CzbL8s?naTK4 zo>9OvsHvCmoI#xaDxfOG+vx2#s9zn3T}Z^-n~ZNuE8aSYFOUSr)?A` zbfluOP-9D?NI62b@CD4k#=RfV@fRr!&sdO#cs~)rR%n& zzC-!(`Yi>XMrODTVt!1=AEaOIJ@{o~EpvN|X?zHk%&J{=ApvfWG~CLXLN*(}&ZWk) z&Jp@vO~sB3jgBef^gN9mfW3z`9NPamGF9)MXdCE^I)gsq{S*plD9s0PL;FQlUZRC7 z`aC5{k;^yG?fqmZhM?lzqb&v@V82K#nMYe5XYMYl2NB&OmuQi%-0t@F^H-4pIi^LO zfTV3f^YKacOF7%SY0U{nlR1~aW04IuE;%}V)gL< zmGVAHE=JK+p7sd&=`K#bT^{ACEVTQY+}@ro*~FE)B=}oVR}7)dCR#>Z4)!%o^c4A; zuJQ~8+{NfoFuTlPRuJf^GrIsm|H@NPm*)z!&(}2CyBc`!#d z@cKT2w4w^f)^jo9Nz7+ddzkIugU(w+iwJu20j1B8E|`_z3I-m1 zp6r{TuWiI>=8_P#hfxgE26RVwY>wf<5x)sH-HTmOCJW z$|SjlOn6UNz?=zE;1YU{l7eHv3yH;_m)T|&?(Nf+nXO>oxEUO_MLgoetOL;}$X-^% zgp*`11zSo{+MuHD6?v*_T=jQJ$)i$1CkRLJ1FXV!|bD*KO!EM70JL zCS#oKfe^6HsEvNZ^`7YxW@i=r`I>H)0wqX%fWE`9kqb6OCXmq92CHDTaB2_p@D-l3 z{fBZrr=z%dLu4K7Rn`F%7jFOrt|A4v|1cJ6AA=`lX4;^c-6i#(NUM&r>V~A`ywu_H z%rt17D{Q-x*vxmzxLk=D22@Pl^vX@duGS8eLUb{h4GASLeNbM8q~1^Iq8@Vp2Vip2 z*>VE=DBH4#+5K`&D6rErUd^k^X;*fOn)h7JX=T^>j^uf+^&J`J8Sgt%?77-^WVC0b z??@4!TYX2ak^-NjTHg^kDnGCUx|x=jz9R+RcC_Sv61lhoYFil3_})kVVAtkJyeJTC z_6+9IriLJM&y8q981;C@Dig>edAb7T17&#npy3%6?$T{Bd-r)&8n>u|JQ zXhpkKxYg69{Q$#W5{l*F0!Ev*h2?=DuucUQm9rly_z~g^G)6X|ZVfXyTQAeP8T`Bm zGsPSYZ4xrD_al#SRgQxdndTYlYr0zsenV}m(k?|Q9@8OaxlX%<9=JDkn|uYWy^~Nq znj!@c!&VVzWMFS3^Ho0t^qPnFQpTiZRSg=0F8>**cUHTSho_wb%B^Ruhz00HB?yPDrt*%#xrPe9l^-5O~NGHfc9Z9Zf z*>{R}xiZG(%f<^&KY>w<6zz0K#;{qVVY6~wm8rg_QqM)crU{;&zNS&0a~S@}vX0Ql zL;m%nnM)dyR@5Rwb04!;WQ03FZ&X})1rL?sPbT~l;Cs)fd6XFjT)P@)7?xZQ3DF(2 zHPII!Fsya>eD|1Au?LFve|&sYETplK!^g%Pz=Q@f+9N*`m*YR2gP0 zcu(#@$MBNIL>79P0OmioMDDytaU@ex`odh&BX z89fPifgtNRBwU_{4anExAaT_>LB1S=ybX}1#$ZK}3D!x5!GR>PX1QXIZy;7xR|1d} zH~@OO0+&%brof>4EaLldojaISq+J1h!Mx3Vt6X~ys(BaH_#>IrHFu&*{O=u zf6gSO+9xLCK5GAQd@;z3&;idG^4i`TJzc`!4rsV)dxDd#gd+Hf=-yWJju6t@ux425 zGG9SOZ~~_3v*;l56?UOU@)dr^Q_KLz`U>->0G)i^SIL-=!;w?!trp;X5{Yg$$?jSy zFdg)Khet|*Nz|n6k$%JhEl`6lWI$_a)du@cX9b8!?R;<>f(P{=&A~vp>IOoP^ZIDN zk-Skb6HgRmQb9Ep+)NqO!XNyUj0^L)dh(v#G#MFTjo!@x)|)6c)MN+;d6k2Fh%zio zu;7-|-O%_u54n=(rh=<9*t?G5w&wvlJi@U!3xV$uxG$8(o3_A&^hQgh?J=aAffTLP zsRvpDz7+%PMSx3nz{xEE7sLPy0jMGN5@Y$|7O)6Ipfm=bL-50p11VJDXptd>L0k$i zOd>(i(0iBr)RjpA{CELBsEc#ZOOGS1En%hP7fR|3s^4ytGblIkcIS0xy!+W^6az${6z=VB$P>;8TQ5~%Vx7%MZS zC4zE$Ed?}~y8D1kQ*|@r>=#(oJNLN|G9k{$soRB|aGQZ(4|WJ1T%|MYuEQ@H+uqce z+9DH{M>mogAd0|E#WvW$Lf~Y6J^{BJ3_{fo zkVFfUXoZlU1ba_S(Pl$OkI5uRScgl*xWH{FJaDuTBNQ#rKA@4hJyN@m*u-Q_{q-b{ z6#EBsm4c(dwWi<~MgfTUh*rJ!8Gj5yb=;N8s^u$vieb$(x6X5GxGl_`O}?7!i1sQl zP*)bX&0z>U)F)k>`rkO$HmU;sX%L9qeHv*Hvl5P#Kcr_6%0N zzeoFqjIl1F7w^L~FiYNp2G*&8dQT5pa(Ck)1^EvODR^rs2*5Uo75DG3`umg_*c|jm zaoehY;CbHf5%u%WNp0udfkf}3OgO+)ee@H; zA!AX&ZeLTG6bu5j(!HBcfD0bMuNwFFWzlvaJdoUN`>;RqvZ_Mzj^1nKE!EoD_AOfu z+pA?noHkbPcBt>BUk1DUF#WA;zo=l(fP(M6=fS}qP`q0TYzFSY;@$V3uDG}5W^ebd zqNefqZDsNI1B&;|`%#&?E&2oe5?|9zQt&+R=d0LV2CKn2xk@uzp@ZJ`_0!!k9Qm z^wF44e<<=4_C*a1!7Z3JKs|~XnQiu|d3Je(t8$bbEoRoF9cV+{FUDh0@%P%z&|K;t z?gbig`5q$1B3$A^weUG#(`jWHYT?JeCcCtN#p*|UJUO^pFN!*OkfR4%z`z!KK!XyF zf=BZY=;Pf3ol_7^80z#_wUzTSqgzAjO!6eZ<-Ti`I=--O2o_X!bt1FKntTL1#jl|u zPHHYW5ERhis)T@X|tI_&dSs3tu%+9c(Qm1#=+_a!m%{ z3Em$iW3?7llFiIO9%5Qp*?Bzj7g{&`L^bB0O5a{)>9XYs&C&LwCC6=h1nwkTqo z@I30IyFHEQ{9{7G6wxP>xE0TE8wB%h@;vf&we`rr{=iTt{IN=VG$1551oI!)*j|Ex zOFT1kF7@0-H+?<`oCFn9JpY)A$-ktEC*c`x)7GeX6f!Up4&t!}QnYE8Lq2OL6sGmj zQ_*KxQS@=Wd#6jm&OnHT*>Y&^V{X@#UtxH|o(Nuwmp*1*ZdYD6xP}VY^V0IvH7a zHj+<;eCAVKg`9AkT&k7)9v(5f1esAKt3Fz-@6q)^XchB-(|33T`VY{)!w7zDB(z4k zcvs}+pHcHV3hC|g%!VelIWXL5_uPkoNTnS!SqWyc8|59!Kz}n1N>9d^DRudOJ>B1& zBrW&@M6&90u)??i`RFEQyRk}ZjO@lVN+XbrIXM%DS21UzG4cU6#33F`54AGUWX84*$c%-bI22rvjSd}AsR%pkBxJS)TLI}&(G!F4b@F6{PCjR=GhIlt(Xg5Zx z&>MzT#+DUD{+h=SquMxV7bab5Ed`6T|Kg9C_9Ak>hP(Vf=lPm0l@`)8!$Tj_`xMdl z0Vs9`YRhoapQ#=@L4qJ05o2`W_zdh<=3?P!WQ|Bqxn{x@2T)M{Uma0-)|wMo{+OdByMqtJcj2zw58B%T5;#hw&;W=O%& zz*Z)t4VuusVg?1ehr=tK0De6;hHcq^kyh`NCpy5RKb!<6{det2(uzUOKEZ_vgaRmr zCjO1{HJbDF98GiBAR54PFGnu)J(vz;V19v8|8Q3lk`x_&ub)OX>%EKFNhEzeF@Nu3 zvgGUJN9h2jtlo#eY~}wdve%>{Jo*9i3clI@viHo&JZDZnDR3Q%sDTscnIQ#eFRUaK z4hDb=PHd}DO|$%){B2ehf5Bnua@Em6cCQS(KVpM!YL)6}C%ZR=-5UsAF4!)js9`sC zD(qJSf9#8aRBMT-%F~(<{;ose;4mpc*Jd`sGISrWl)??@2|1mLR z$9qlSP4XWCrs`fEaYVq_TE$&Oi#aJs&J^j(d_2QJ+G8g6!tN0MVtup($)%JGyIWZRr)8WxlJRDS8l)WbSab0c zSS(e%VnfVDz2$f2pJ&BVI5(2lE@v1H4I(1?5-@yo+heT!9Vz5IN>Lh`i$CQZO~lAYgE_$e9w1;JeT%-yYh{n$$aZqzSn`hIQd?u?858{ zK5rgw@F@jPBZ<+uqYyS(MoP)Dy=4j7lY7&MmzWDf5`UjSOf=RkOF@| zf^bZ1C>Ndr+mr#UF4r8z?Nq!jnmoxDggSIkrlw+r5@^EDuzNfH;*nsmss-CuWj>m3 zi%{T*@M&yu-(nK$OJ(YIXxLl|9#*0#PHnDI+^K_{GqdF>84m1DMEZUQ1?-U#DWE4d zFzJ+5JEb^Hs3u%X9&QN1A&I^W{%K32cw6L5z$-WgpxUfmyn4%0+VFsf2Oo%S8W<9W=cG8ll6)ujj$ zoo)2*b&?Q^Aw;ipB>~s2Lk!;YyHb!E@sVjhWIwIS-*6P!p<--l{xEf&d_et(qG8kz z{=MB5HzA*=6sMB$AR_{b)Q)GcE5XiE)~HyYC!9j)^e>!3B8B^k zYhfwUZH3P~J@J{Wx>qTU*gq=Fs*;|k)<3TEB0Ybg#_nnB@3l z?dLNFY)LlTpkROmy3Z+ z$FHhLchbLxprOAW%!NHNNTVYK-`H%CiO6UAo*%50r~VFC#Cr&D{8aoYZ}xUnrv9#Y z4=MPucj`LTy@BfJfjZcLfMwYHE%hvhiKk3)@A4mVczV;RmJHRs2Ous)CJ7@~U?}bl zqz=zBq*VDnaN@zh0-aA7bBw@ZBCs$+FoqJb5Eg6H_=txP{>ysa<&@gHg%P9b23+cs~9|4@eyDSKWo zWiUNqrp{6>%b?T&Z<^Av7o}>w?LX{;M2PHx(m7b~oq~6oVLyto%%YXu=5I<>vOPEXo6@-x>u+*;ykdrc^>Ltmx!GtRtt>bd z$v+S>V3gE~1`zwe0gmmBN@{Xv|2o`1&>%NO&W1QRcfxgrH1;z6WEjXVDH%Hx5Y67KFI`b*z;;Sp%ZmqaAfouqWh0 z^C2UnOvS|Gg}+EvU-X}je?9P*>0+t!bW>8ZcX*xAVf6HzEmteKg!`Kgp3SQhr089e zv3!1pf26~75iISX;x0rxx{J*ZIzJ$o!dM}@N$YxGQUfE;fr`9tB?Q%sF4_g#DQL>c zkgS~Nh`h5yuq(5^M9>Vqr&s(m3gHy*bwrm@ebl$jb%0q!k<{4k&Cy(=kJ^+t!TnQs)qZwHnhXZ(dxDs+nU^{6mRz*K6{qr{|OV% zYHH@zAKM`+Sg$8`R<1rOA4Gd-YshQHlI8F~G|Y6usS@XeWF!@fRTJY^Dd zxkpg4yK;%Id^!q7Q$TYLQh^ajkxPCh4{+XM zI7kJ~6*#9e941967&35DmC{sSIkj{y!$B(0Rp4}DI83@yaEgJGrj(}n%I^iv2!?}H zpuNCJVmPd0q+l-tr@K zn&T^X9etI43>tP!<#8!bCuFuU-^AD@7caN_W_pZ5#5IwER9F(dYlHO ziEOV&309+<5Zxn)^>}7~BLzOfQ(DoH#+Cf-{ui~^sT^?I1zeqg+rZ&yC^5K|0&b6h z+a=((aX1=2436p{dbBG=^+p6-1Bas_!{DeMf}@=*g8N;-?d5PZOc)&1LvT)bG6YA9 zR%*u~4o5?S!BIT~mnPs`0?vUa+DpTM!BIT~moDJC3%FDcM?-+YQ9T6LN5EwWxE>si z)SkgnJp?yEz-0=!UL1~8oxxE(1UF2;8gqN2<%Zs z>L&c9X*Ni4@&8BO|HnsFU3=X43>jd8(GxW)DwSxXmk26YT8YFONCK!}qx_Jo!E$?T zN-J%-Is>Q>5@!Z-I1Ho}t!=HvtG(CW(pIe^Si}S{0n{3VY9gRfsm@_Q5iJB%^1MI$ zoJoR8d++P}eLep?yvUq$_St*wwbx#2?X}lld!M3hw@+BdYsPMCRYz&E;I6M+tgYhtS^vXGJ*=wIt;W0(O6396lut8sP;!m~nP`gpJdGXjP z6HdRxSkFzb^hRsl$kOyW<`%2CuBu|sLFB$`9S>IVKr23usfo4lLVkaEvxxfQ=x z*L*9%{)f&(ueo<|k*#s6wQBv*_3T;XwXBX=W>PebCu?b6eq%>Utaz!p!Jg`EZdiIh zkK)d=h6XoGb@!uQv=^MkjZ;hQ7S8}`_Uxa1vCfmNWr|5yyhtj>@hF$K=HMtg@r0Ur zMH=j10zxqzsW5xza(5S(dh0p0*WIf7=0pn@2#l9+nEb0>tjB&;sO;BCG5aS!E}h)%nMbZ+O|nmacSF&%W>oVL!Ezmwvxks}2w>V{Blb1@?Gd;~1i04x8L++i8!ML{2vI zn{DlOBcwO9j(sr8@XR{&@|W>UUqj_+Kk>^i$m5*i5uX{h`v}j;v5&<%=)G!{ukXQg z#kCop3ySCF^1kK>Kqd>wmF^5Ku@8p2)45vDWhE=Kdb$6`y=b7QglnrfCT&A6XStDD zEvJ-{dVg?(JCZB=sE5&e#2v zPRGla9CI`S(g(K0RNyLGaUUywn5x-xkQl==v7z=Ghf0N$IDV?i8~v zS5y4iwrFS`jYcE_++4t)rIbM@|zhuv9RvtM?<&m~!0hgg*QI}3v zhY<~X*)7*a4P34UUZ$r8o_^JUNET+EeyyjodE(83jqIkeUv_i6#|Qk!&lq^lec8m@ z+8sYXbeIBrNV1;3(tX>ENtrQ6^H4j%IvcE^DEDN7y>Xp(LZR4e^7XRWc}lN8`i)b* z5yvYdT%Vfx+XK-Fj`=L5*i;i7=U(M91E(1Qouril zIIrSi7B1=Ur1y=>#~p)(bN2(}9Ci?W-@n9u-J7evD&@Lk?!IK+P-f=543W~5b8bW+fLbm5W6HFLoob0LI+jh zFiP_TZhWQbp?t8sxg>gm(UTu&AP95;Y}cb9u%Sj59SQ{SC;W(pKe?aQ$Bv+mA1C|b zUl?_~bR-9XFkv zH9fk_!^OF-+w%J+h46=Z6@{A0w+Ha1+J=?gw9(lae^IeLxrJb0XL7jtZnG#3?2(*2 z5L+a4UT_whPMkQsanHc4iQ|j5-hNwixp>9IZS*g(R()b0seQYF1PrFgxwS`XxQ$G% zJ)$JGK=E7i$tAPrrY1gb%EaEglEad$Kd#e4J6gwHrwWS7TV|h$+s<)JbHN!o;MPk8@} zK2ZOmp;-k!>~4}^D6+wd|2xZr&g2)JUxE$&X)S9HqpaQA5F%k=-LzUI4EP@Ve8`lG4Ye#VgZ2dYu? zI_bE7fd8LWblW?2o59~`HsNotGf)bAD97OaPx<^9T_$<4haYj zN&C1fZ9jJ-OxmYiX&u}Z^XIl==N-R4CU3WIo8dl59*x80u_HJw)Q6BrXy4H{W$C=#HJbDI?f#%T_y4YKt>&MG5UyQ1lVT^HL>&Rc8C|J;gSF~!*5?Ov;$}mL*uq!?5r!Mr zU{Dc`UDv9pw5$m)CPxuJ^kU7O+24f#RC9dZWP76h^kV@1$8vsB3_X?ojH+Q_>NTQ{ zY+psaSaV01Im2mwEnlivRfibRKGJme8m{!i#+sr#t+;G(Hu6r}SjzF@tUE@xFD~sQ z40c#mz0Tyy=XLS*{#jh~P%YVt?L#cA{&(*{l7RQUMRXe)vpc6u>L~2KN&?8jIG`gD;OWyG~5p1uk zkkdg6M$WWNPF9jn%&MD;O;h%##<0asUQ+MChQ-0Ug{p8=srw=JM7^HXMxNg?&nFun zU!;GxfA1k)FBm8+SPGRjb|073QezpQjAzF6w^3alSTIv?11{3JNwPB67n%QFzU4Jc5E%LlcP?Itv`Xl zR(FEl%x`gSm^3Omf47bjKkscIHL?lLUic_kOWodT8|&>>{5tN4h_MoE>h4^f%UcsW zY5W!JA&?NSF~BO*kJBzTUEZLw9>XMFrmEE%@iR>)Vlc#eQ(~&wxmQ)cnyw4D`^ajj zGG44B-7->DOSinM5))d`Ep8#VoUHS(POrLVoHKEJ&7DVKxAj0+Jo=O3loj6q3luw6 zJQpxEcXq}s6KGp=c{U4V6y{Jkrj0-3&U8u5oxLuy68~;qWbxu(&0Po$^(}MPo3wK7 z;E?7;E2stNf#yZ`^DC^I7cI}+jmvS586Vxu3dU4Nj(6YA`zF_}a zsIeT0M8}R~|yR6mT&NXO5n*0VecPdRzK4;VjBbXk4yGP_16RTIcA8-rM z39yq$efcfy8!$8vI#yyEcN`4u{+EDVz9G8E{TX-gbH-Ps!BXoJx%7mc%;R@W4M{{? zzR4g|9~bEh^uAu#^>pP*W-EH>iQq+~)F)>N|q%4WE~*Qv;?|&+dg*36X$Ccg>rx zxSwdIK=jwRryk%g^-Bs|Pjp)UnExi>JFZeTZ*EAZQZK!Mob*;PRpfpLfSIwrcCVo~ zpC}*x&+aI^X>ejJmTfV2Jt*X0qR zm+PGFZ~}*d=*Ji2_)%M`x$|DZS3haNIo8?Ri>`FaTR{KPFDW8pU9Osffk(YJAiUxhT{0!vt|aOC*cF4PkxG^&?njU zHRIjWOak5^U zikiAusAQJ^&LumyR(D=hRA ztx4cu`y>=OCG~Z{*4NBCd1fH;{!KR#Fzp0%F?3_G(J2{6S_al+qBYrGlq+QO7T3wM zCjV~Kazb~rDjGQ>_3jhutD1SefVamUaQ9RL%kJ-8fn#8f_h2&XbVkbrbtdH4L1#3{ zUcHlvF6Gd(u4my<;g`{UrFS3OJ1AMc*NYwvkCP4iy|2ogiuC0G0Kpp8uz5qK&Z#}h zPx9`G+p67LNk2K$a*}45(oQ@A8~IAic~%b}{f{^KD*>evyZp)IQ;(8rAMgsKq9032 zA}4F-WbH-)^Z73JtWGWK6+Jz@yS@g;_Swy4F&PShl32$nku#l1O`*C;S(WT9kG4B` zP4=W%ZhAMm)kzeqciF#bwrN+{rBj_mrMlTJy%FZq4p+}5Um8j~hF(45ovyE_-K%gL zCKs6&<%6y>A(WgPPL(lpNZzaUA=sPWHTmF!yXGn7`RF&vrv`Ba2enSQQa}4hb`G+? zfsB#>g=9KrWt2w4&IZ;bR7oYO$9BAPMMF1|06|o#!iIxUH*(#Cu?u(1M^e z0+&9KVPdcIeT}fhAaXEq4HQrW*V^8bxC=x%{~;9lm(*-VaP5y8u0;O1qqwO@HcW~+ ztW7ixrr$RPS69q4QJ$qaD&X9!Zjus64CRJlw=~y~#d%f~>LQKT($>`P88DIQ=u=+X zeJ)tm21z$KPYDghJ$t~!k<$QTx7m@e5aGPnnY_OXgXH)VL(UHa_KP0R!;9)WnHb4m zX~o>@GW7W}CWXmoMQE?P-q6BJj{H%h5tCedbZ*it`LV=Y9!_o5)DxYBAd-Db} zK<#Zk9*R2I^`D^FHRcOPY4;3s?G}wZ=6a8DC;6*xJl}N8s->_EbK)^^w|VyKsUO0E z!Y?oN=RW`jUVAQo>v|hS)J|rPms;%{0y$h0tXrp&XK3JLzz)MXjA_s zE%}OC(oOM9J2GUZPj018)QUc-zq6IHzDpY{dhK{b){5`{25;?6ky<1emXBk2k>Qe~ z&XyiJYbGhq{G87*N)-cIMmvGyjt{7DJz#nx!O^*d?S+^0h?#A2=7!iMKWCWJKS?Y!0`nxGKzfqR?(>i{n=t9<2n@>C z?6!~ohd__6I2{U<4b*4BQg?eL&Pz@jk#*?JbC1}gKQ-kdn@p)kx=W?TdU!G>K8uw*St=uzNAW_{1F!ij17a2^M7!vV{OSE%{W9c%E#fMQ_eY+0n4y zNcVBlx@a{dV=G6`%rJ-*{|#7Xj7`xWNt;R}xwqfQxk3o0&HxYMg_+R)9$vjc`?$(? zrwU2EPIKEPkT};FQS^zmXfM#N@$icNR?1`&EMS8t2UFjbua=4`$=4*ouEZaYhOCMd~gx zPtiD|1vEADM#aSw`#+brrM9`)H-^3KR+K$co#&VRw(6v8UC8TE%`;8+NPHer*9o&x z#rIu3HpEj&UN0ZdL>9TGc! z^gm|5Me6ThD#}o2XICY=VY7)7!6iPT2ZHNJz0SSBOL;`ofhDB)(*Z+_=s7e-wWRLk zjiv+Fqwbn}>!n)J)oyuN+-81^uA4GZ9gop8jWwz~C(L5u33hICNsd6-TZ^WKZqH&H zG*Mf9i?&3w>{&VbiVo5H#x}}T$#LPLtHZPV`jP)Z;6Yq`{w`m;^GZ`ILEqXZuXs#6S{ZVaz1jlzj@Q&@te&$ zMs5kQ{f9Hxn!7l0>&jmvI0^rC&HUFoBNxQlXT>`5 zi8}|ZwX}g!u?{?d(hsqY3M=tn++gc@6*^;b?e(>9cl0H#_DDxxD-Qn!sv1*-LpBtZ zbIvk>kb#v;GU44017 zD4N|_-Z1j?+k4rk;~lNUJIV$|Z{IL`-ZPFo`h%=5rrty`n|mv+n2}gVZZz$V=8k#n z(jrtR!x4b@$Ibh`(jFDw^Z4*XZ|LCzVD0)<6w9DQ=s1A8-Cp9=w3NWxbexH zPEZFjZ1_n1GWkUU2TF21Ds&ueh+M3_As$upp=$N%hN9WrLQ!IEF6+WG(cg4t3q%W; zrp0Ty^Un@29U1xl!7;g^$Y{E9(y5`5leb4Mvsrm)NSPz~nu}S}Xo#GZsZM*Ftz{0s zBGU^7mI2OM1vBAc?3{yAdB$(f%?WI?wkzwyqd7FJo4(P78N%WlJW@CL1>DLIL)}MI zMIPPPl3Feg*8CSbBbx|E$~f0!)VJV@?he|`P_#V#U$j0lQM?rYF;q+yJ;M0vOkpow zi;GV4Y29L63HW(K*0LRlM!JFfTq~{-Bh`l@#NF|nc#dat-Y@pyIXkt@(G$e`=(F|W=Q z%6AFneku1qp(i-cW0B$7FzN^WlKL3q-fkUSY9RIP0SWo_!ZjkZ7Fhquqh%3rUv@Cz9DUQGotm;)04i)GUgxA9l2hj$ z<>al`__DLbp3w4n)i)XSqeTwXo|T-evxgWFN=P&^^@nbKIB~&6!bYd*p~CDI;xo}@ z?diKkbL8q@j9hUrP-p6`74!@8Q~he{Rc_%uT#OSox>xYhla-C`FmqpyE^J9ZX=HGt zyAg@X=)2Xrmz>2lSfrL3IObVC=v1|N&h%X|$24&+7tOO@jx~p!QK-z_TT}M>tI;-A zot*K>vH(L)D|_0atwqt@)$<@)`U-GQ7C&KslpMa815>pdxsP!tan>-4wUb}$oV-(~ ze7$(b1gDQ<*(ce3laaH7Dqn23C2tOnoVI)ZIv_ZqUzpN@!9>5Ep+(Ag!ln!W!YZt~ zzk!GSQTnI#u^+bf>YT9MvZaRbzf9YG4ci5<+n25;3p7ub-H%2ATWH4;&!{j*J2*_~ zTkLDX&V*Jw$Qe7q>UqO9n<$R|Lp!eed^<+`pW89FkT%>`-#KA7&A`8?bAOgip&^+g zBRIdP_!sVP=_Xw{xW4O5kxHA*-jf>^SL7aCAB@b8y-n=xby>8S^J*7x#_c9&K}ajA zr-md;-f+R^sG}`e(T!W**9R0TpI~34uS}j{zAG!j(@a);Igm0sg&k<22Xa(3s}bmW|#=C>TJJ0}`4yNCgd6rt(&pKK>(otIZ_<^xm9o z-oP1=zJ4kVI5;+!nBx1$Pys{K1l39)aoIEGNFD9W7au>_iP}L5o}9bE?&t^3;Lou%vmZEw!URZhE>8m# zNFK;UtnsZA#OY&m&+nvjvp3mebBiW#jD*c24_-})DAuSGZD5VMh{N#uQq$sz5*W-V zXrk&96+%WqB00{41`gA@Ov8vd5U|p?SSah1=Kj{>p%gvraFqR=5NjN-S__}zIT^Zi zYs#rygl9}FgMUmz--MQ;2@O{40+Ffw#dH=wMe8jueyF7@KPUFs(e32C?M)SpzL+(^ zJbj0A($WuVZ8{zYX~t+P@e?ri#`XE_azVWNA&4^Eyl93S*>DUuTS+v7eS>v(AtkfQ zcNdj6+;++sx|OJnBEH0R_aQ6?Z%Ff7Xj)IxZ^1>4O=zz-=O8&Z<=E3Uc?R%)iem$x ztGyw!%*lBbL~1KKZ6u(-e%D9E#UN-S>^2`%NzI% z0i{drY1>E6-)=4ZfdqHj_TVR5(*(#kk^93ke09$whDSLfdZ9Xf+G?jX6yytAM%118t3|Tk{haPAZ)Lo4uFJ7=?NK>3SLFuX z*C`*D008{v&Q{`KUkRLz-gG-jG4`|0 z8IY%AnhquD{`USX`T^0;wI_x+K**jLw)r+yX|8lz71xfw8Rr?SNm}fRM?K%u zvpnE(k&h$Q`3vKWiQeg)mdo=)OZef~Q2Q&o!P>bulkuRJac*3$5LF@n4_py=NWKqr zNoprKlzll*w;tWKVh_e1^UBPiWX&%4kB1N=?I#PsN2~>Z0OvD&bRc z4cscn-@M~c@t#b^$H;hHqG9gc$ED(Z#(%fEEwbvXY z+=~F(Ma2dlGT59)MPkeO$6?E1nT%%&BiK^z?k^YaP9oQ!o{`wptE}UHiEz`7{}o^U z*}yWi`}ZESTTXI?t542mX!jjbguj(ulA+xVB=w+O>`Q2OtTg{q>Lq$oZ(R@S?S`LK z`(6KxdOOI7-}@g>uaO*G)VtsPQtEw<_l~0*7Z^x}cHiwmyQw5sxSEG%XmVAJ!t3q(WD#6VMO?%pB_(y|0x-ds~dks?3oZbo^I@7!sTTA$7H;d99?9*F7>5k z{9o$E%M7S5=*C=@bWmu}ofQV%-%y0L4mi?utxD3)2EVlLZO9F~Wb zbzYaK%IbsiW*na5RbwUA!-0;c;&w#ND7rm|o~(SG z$YHl;FkUT1t32r1-1J}dT?&KZ$1n$)Z0<|PRT8h0gZ@eX?u%o3vw3CceNGR)T|sh% zaq~haVaLJdvL#k71EWvOF+3cBsNhntF#7abO28%Pgo{W5@j$ASr0)L6EEgpn!h&)i z=O;A=XsL7G?a43cR;>e}!8f}lWHI-gFU9%cvagKJ7aj$?v&+eJHXuA*w4P4kOA z`eBbA{moAd<8UY}iOyF{htVe^zjoV6E{DSf>Y3*(+|G^Pr}dd$C+18gO7k8zBc7rM zA7@qDIn98;PCcSRClvL&J=^_&+oFEA^-JEF=Ukr$>IZCkZ6FNyI6GFqZpPVz9HdV+ zSnp;GZPvZ)UihJH3~tXOd$3d!@U>*&1O?AMJD}U6pc7uKWlsnIVa%$Jna#KGSeiY_ zIg0AXD+kcgVY?&4LYn{cO)zXgFD6eu;x26BxAkCvU)R%j8oSLXdc4u6mRvBFJA#tW zi41-#t+g%sdGDE*YyGw36t=82wmd)2ixSGT{>B2@5>~{M_hlsFHg}jnN8-Z>kWrk*^@Kn~uD~T3DbabJ*XU%lYjr*kah)II1jtbYq)z@a?mKhPSSy^u zdL}uw8p_%0`Q%Qw)IS6KKzdXCGbOq<)SGWcrdQV^h+%UIYkFnTW zfp0q^qgjLfraAi3=tT~WGxFt!KFp^|I3Rj*`U2Lue370-;`OG;zVr*o-Rje+*Eh#H zUv18UDRKX#pD=Yv7N_N;R?@u+Q8?A^V^7OLYN^M)2SAk9ZHU`0IhSz%jslEKkv@u; ztE%7ZzD+`A&PB`&PlPvNeUbNj%Bx6{@{d#Ra8DG$$7YB&`MtAMd(g3jEXF*H^cHYn zFC--cJCEfM&(4D#|Ka-bECa{bf;wEz(^*DOacUrF4P62%Ub>m%u)78)-i4IXkjr|i zk7I`IQ2;7d)P>$IKt73lWPZuCPZvZ>x4jgo{2u zBKXy8;XPuDc$+VQ`MCHqfGZ)KlsQlm${S0LZ15NW{3Yr>He43+=Y#D|*Vx&`-4?bn2dH7Kc@Hjr{0Qvq7g*C$-F zKTQRVe*+B~H}`K}>;Tigt9bwU4iMe_F^u7ELatrD6Y0^B()05m+3T#eoLSUnE&LVK z;QR(YVUt-I2hXB6twoRU!g{tjwtpZC5LWyl9v4q&-}c_ReC`Gl*U8%Phuc!w9r%&C z*SmIBChXU@y-f(T?m0+#r^(W?Ep5MkDB5aoJM`V%#4R-zZM$uzPF~$!xarJoDw(oh zC+FMQE%xhr+|vUW9IYNX%{ddCZf&mn4}EA3s>bL0dM0yKebJk@g^E6$(}(X;{pHLf z`pA&Cu!h&TaqxuQXHRZTFD@$Ie%lB3>qK&y7!lu|V_gs$&1d6Uj{O&N(sT6UqP96x zK3BU=0f$=niurBEV@&1V;Y#&It#kTY&vwKP4UCQ`YPIf;L#B}vcF$e_J#iW_a&>2> zwFUrAzaFWy<*?|sbG1lZ*kK>2YuvWSnXof^i%vv6%!XEcXK#@BJ^&6w=V`lnNM~>3 z^T!7caqiMqd&8mc?qs#>LN<)Q$?2eri4)#oPUGoWk=E%|zG(gJZS~2!bo}(qDE0dK z&hv9QmRHyQ{&j$V9qwO;`qv@;HSAvp`PTyfn&V&d{A<3sa*`y+?GMqQ}e3=zF6 z8EtjHV=;t)%v2N3(%Pm#P2+{Nubq4CcaEZyl(pu*`@6FeWG68C%8{Lgwh~5QLzRZW znZ|M@cuU(bM3?aeI)(il6x>-XA90qy&KtI#9&mbx>zE{i*M)%)zbEc&pkckux z)7!b$)0_xR*^}{Ao@h5#*=O?2rr4ff^zU7?Q3@Ac6J3Y=Y46po&x z`qHOz;sH;Q_b7{8M)wbE*zi$zofC)ci0vH*Ig8aDTt}!YfI3M;cnoJG&mo>GY{-4i z#n6;>{=TszedgqFDA`)#yx2t9(D`UM(x>(XNM1vC4QYerV;jeTDKBdlq~Ag?cX{V6 zSHjRRbL|HF9f8Jo&d_Sgf;o9*9Lxk@x#FDs_%=xxFk*coeZAWKX$71(L!AM*$ zDD-ZzAQ||LUkmBu8+mHW2c6klS&bT!{-xI*zeeQ~25GsOd%)Yjz@*8g+fm^L;Qq` zp-|r{NHjE1vty=5Ak&^IY8u+PK$nXHHM)S8E*E+i>P~O?(qyklgD!;TryumrBQ}p- zQFu#FK+wg92XuE9n%d82qOQ7##myAMzPD(5=i$l4w4Z+wa zCq&$ei_bXjhzkJRd88vAxAGdkF~0ZzMJ_+XT6qt&dee9RedtkxQ{(!c~kZ z1s{H>1eH%tn8B1ZJ?5A`Ib16}m5+d)WQ->k*Ee|h0*ll=);fTtQ}BDS$v}sc#Ex`E zuJ(be5>?h!$uVfD(lC`efx1Zrml!Idso;gjO}+iCr$N!wiP2;aC_sT}yO>zV9PUnS z{ZXsup>NJXeVoO}egQ{!7=1PTgerS@*jGOL9SW-;C&I@z=FoEk+@urJ=;UJ&<195&&TJ5}vG!g*zOhu0uIK+|UKX;#*P|sK zUdUf!vyp^o9+8NhfjQIba{Z8{@yw;zwJ*6J0MZqizK8n7YCBiMG`!E_-Y|^1OueJ` z1fit%!;pp%I4xXb`YVzDPTfC`vH=)AV7fkiuLz$x&)isR#fG)$wF=k?&U>f~PIEM{ zPI87a$jqYi=Ax3O^3m7L(bLjJ!41LYn!7p!?8j^BRWz?)>TKwCy4^~i0rrrBl;YVE z4GUVIth*&9Qxr_oSwW4?2unrc1$3Y!twh<~C) z%*jqo21rb{24Zne`t@#}QbcQIL5aO#SVQ6!xT=gku7In?!2y$^Cqu##Qp$K5C#7GX z*sRc`&d9qaRH)edin+C_m%dN4LQRHtd@l4i+}6yanrYYRy7l?z;@!V0#t0nBqta2tL!YpwC)L{e;(7Iu%op2GJ|Q|d>_+D zKd;~`kOg}o^~oI>=8SD(-PV1EbSkLpW9a7oPT7p)C!Ygsz}S1I8TORvdX{sVdW=T( zd**)JTajLTnUt`6+BaNXXA||wctpFx(pu+W$6gM^n6UuWp2;5n!()~7Sp|JJ$(dO& zHPJxs+(!jbwqvf5kHkSE9eJK~s5AOUer#5|zmJbFN+`fSoH5g!(~*w#MZ4_NXBYAz zF+lgX-NH8Y9rta8J+s;){1y>=yfMFqBN=A$kRkf>3Pssi zz*uMm>X|NqnusN_cN`T++vRhe#8nkeEu;CrhPF*{PR%x_2CR0y&nQT9Q!xa0~iS`Sg<)=1VwbcRqkT4M>kwdwnv6t*6TafDQ>X z*rk>Ol42XG&mY!_?NK}=)*KY3DJcxQwXg%Ge=qiYFD9IcgA3N6HwUEoVl?~v%v3$K z8z}_`PVWQC#4vfyVIq7uqg1iiogSx>zsW3oGVp?8kMfTkTR!@pD^Irkh@!_|CfeI% z8H`e!Lq+Qs%pfMaXv6#|g{@RKCS1)YT6>2gQyBIxHuzt`CRbXJ(uduO-i+=eyNBA8 zaP^t?0T1V)s{#D?^8AxkzRW|^`dBY{22M&C=vjQo1~X#o0Y zlw$fj@dtlDgnXaa1aDphwfU-Y>~HzjssWeA-gz@ST{qyeSW_@|G%LC{c|%s=dP8q! z{{|1}L+L}$E3_nXnjj1oC_zcD_PK`pL(jvV9NZasL|O8?vfN8~`M~U#4M%OzSbANK zb5+n%_%D2AQt`R;5rUWd#HEH9!_S#)kM{#fcbPb@zfn!2)}1 zh)s@ca^0Q1DKgcx*Cvn_s|oHrcA`C@JvE=ugIL4Rx-5rJWgrq?mJJK&PC`HUWLpaX zbFW4pV{MNQgZIzkBQ>vcV-0J-128n!5G-nm{yn&Xh+He)A7q@djEvPc5=&-SU~IVh zTIXA#LyZl*v$sV0sL#fRS!C0a%g-Ut!RJHKiz(%?!3|-1OZ7nU-w}@&3Q%}G-Y$5L z2+a5^cZ_Swx(M9UC-Mmz`-rtJEA|v~z#3w2mqh;Dl$EcCKiQkk5A@Np2kMEVgW;JT0PHQ+(kMwySwl%Be+K;p``jBz zuRpXS_G;kJ8|J&`l5aylVn|_a%22@d2kwmhXndlYhIhfE^38!T7A|T%&H@-V;R_#j8D&1kNntokf6 z%5j=eCS&UxSb%^+#SNb}ZPJVG{A9r<*W^Q$Nw$&ISAUoC`hOnSR)eSDtF})3Cq3%_|{j zB~Ic_NLq14nR&fm?{*j^7wXAlLwHRqtA;gH)%TFDtZBP_ux9V0r(gK!wN8Tkb2mRd zCVc4KUJ~nyg&q>U-`wN%=hKQwOKezW@#L5ghLM$+ z#r>lt9GvCxDZF`lPY<8$?qjW64;3H<%yJ8T0kgDo^qClU zfd<5Iq#qHqKQIh{yhP4*T}pl#gw*-!$}u_q7@4yGr@l877H(qblOTLkOfw}12})|k zxv<3yyw=i-ymZ#gmui?o?|LuddAz{Dwwx(^dQWQEioZtn-5Jbx0;hy(-tFUkH{2U$ zGXv~BkiN$NyWl)V{w{da;LsIaj$`06lna z+RL4<>d?=rKdVF@iQfCkcztiM|2pNF?^RV*O*H#G3)P;zJwhGYN6!vhValn!@1^|DROEd8bDK(+QWewIABBMBED%WgP$E}nt-ZVZ(l>*8_SroG>^$) zKn<+c_+^}he&!ETH`AZWyQ(X%>@^$9XuRKo2PlIOPZz38FmEwUm{~BR3*Cs<6nh>x z&os@*%QV58C?1QxW;&^64z%xqepBRXA0trtGZsTSCu2tcN)7F4MyrKkgY9_FG%fYo zrUsfYI3H45>TWttxnI9pbntRxKlf-~tRrA88Ehm`dqn^L*-TBXQtb-#pGPlsnqF%1 zg0^CvpUwL|vz4Oe1>a#t61Ea+$Sh1Bxm9a?sEg7Zt8N2{rb`bKQUhJI50Y=uWe5`& z2|rJm53cHNsz3gyhUk@oJ_hL01~9oe#Rt1YOE$cHvPaS8QsbKQ{2V%WFLrBAFumE> zx4bjFWazDriLfYHnq%~fXa9P9*p|v-XGr=t^@Pqy73zrfU<*Rx4&u&Cy!`Le8vn&S zCtgsm20u`+Ld3wsObQ`+0q52np2~Q-pQqSoC-F3nC-Eh>6okXIwH;a5I^5=!6o??V-3B%DDFD0|#i4eDD080Z5-5O(Xbz4c;E^img>V$}$^Y zaG3z*D|=4*7UY|nhS+L4%1vK@pV6PYhA2eAFaa84fVFgj9@&1ge=t57c`^A`Yjv;SCh8esJ@<-t zq}il`{zm`Tz9n6Zm+#EY$(i9k(7r$U`XAcUt>+_Wu9p6fJs&*eGM;t6h`v_@HLYcL zNwT#<>&?6ITh@uOjj16ML#9TWD}rT4u)&JBBUt8jqyML-&Nk1QT%C_B^@T&F>+A{EzrdFI-JcZF-O37J7l<5B7?v`%c}Jfj`) zS0feVE5TLII^vv@tVh-dgALx(>;r2~g7?-TE`dU}sPa8=v4i!SLtFQ3d-tH3ZX6nR zFu4EZBgk-__|z-D#xf<8|JaEM717OQZUn93+spFqK>or#2RHVC^(Uh5=4!OR9%D#P zOJ$E`wAvq-`yNA0T1}7H*Q$i)Z+P9acH-o8$B}G3hoBp_Q8f}Ux4#E*Fi55bH840ZLfF_cmI?L*{{ zqKNL~HJ{a>o8RnV|Dw-o_sYtxeWaj;iw9PII1=t4QGXXpx|mE=$rH81rdRbLS^%Yd_tW}ME; zR@GKk5aA++_B_hW#oUERo$%;Q5KQ>Wp-KYQrrwOQZjz z9A$hisJdtHqxGW7)YIhifO}{qw2KzXMrt>TlAiD9$qTr}TGzL}`j<=$`24V+20g3c z*87BSlQ~nOX5>th7VQgmRnHPKF}`4W$X4D=wvkjpx5W-;S&Q_g&sfJL*3wbj=y=Xm z3~!IiY#YY{)K_(NPGN?O4aD|p%qUWdlX*W)mQ}RqrQOSb#+UauxGA=;SL`#??c)H^ z@kdttR*fsg1*r}H&UHNmuEcYGsoX(LAy9IEOetRJ$Kyr{>5EE8Yi)_Woy4mtC**on^XeI@7LA`HzMS zpTzY^Pp4O`DaW}w>|7tRLj_6L70wAm!%%7tW~Zv1^JQiA<YxAP;+2>sDz0xJ$_$~i2nzcwnBjM8p*a*fU}9ULkUFa_Zb+Q;E~z`%1S1e@08vi} z!1Nl(0cAz(EAy@HhB3LUMzV-N&xYuK^Ym`-MS;ru|kJZJQe75^g`SWho8c9Z>b z?R$Y5o)dfNT7Mvmq5Niw~tNsMQ%(XZUeOrzUF z+{#AdHq5PWpyi~_@;iGmhCTZ$q0<3Ac^EQuVtpY#lv}4Clu|Fm4RwGL0Erb`toRQ= z4Tk0;sJiKha>9=kpLwb|@(ucfT567bjrz)H6g&(8 zyLk8#W%u-p$I6cq7q724?&_6AbV=>QtEe(pP{!EX9&5lCbge3Y<-)s` z7u1mX3mowfEw`RtS+J0o_6HtEMEcfjsS!`@Vvh0SZ;E>iLulEQUKE@vEL8{`*KO_J zI{Q}HD+}s)z!nHMwuj+py#mo1B|aTD@T<=6w5k&Ogukk@68g3<0G0IwFKeV<75yzp z!B73F)TwIn&!!M!L zp9$HnVTWEGM}ii8^vy0a4Km~3Zm(CrN1`hHL#8F+?g||h@bER?TcDvO8D!-5^Z8c@ zBy{HV<5_Mo7r%F1ok(u*_2iWVnOx;=u_i4mh&zSWi zAJKLAJZkO=UTP(tpgewGgUK;6wSz3+n;a8zz5$btOB}Q>wd!_CHDQ4?Wk})viF}@- zY}A~`*OH!OySt%0g}tGw${VZn%`KxZzNjo*v)n*s*izkN@^vb3bqK+5PC0habalLG z7yLRi6uyJHqG`i%K=QJyX>f0sx(EPJjz;zCv+zvUi}xtY$xfUPAF9M})C94*I(?n0&-5!NMbPoN zoChz>_U~qVKQ0oVP>Hq9M?&+R499rncAr2Lp6kH8cBQ}7JWRSyw~hz1W>2jl=jz<# z=)C0k#d+vwZTqsky~`Z_RMa?U-$xtd^vw0*&lEq9$Fx>Xx%}kq0~?R_9yu$t;A*=q z_Rhe@!@Xml1Y>QT$%?#Wq%N=MfITkv_OtA*%|X=~YYY|rWzI*3UI`v(+{5QG>J>xQ zZ%sbLDQw&JgHK~7xDH*HdUYgSfEVVRV!{I-@kTB$UL;e0zH@sn+W?c}|CHx&2vukF z!e+oQAR3(avd6*RKmV&7x@=-@@Huj@FKbbzhS++VlX+mSqqkK0IF+&!jFTS40ZGnR zYD#j_x^JW@N9R<~V(ZICsjn;Vm|V`gAbw~bUX<5R)pAnia2^?mq7SIY^uS1QkV)d_kiP6evq|vBswAX+1ELH^=ObU${g)wY_G@_ zL{{u!J)j>lL*YqGLF3nwmEDPWE8Y&K2N->ZTNRZVA1)vZa>#!ncdU_V6u~Hw>nv4j znt^kJ6a`2OIrHG5S7Yy*45`b<8u;)5U&IuAkYc5`X#M=#?Z(2bMK9S~C^pDSwn8Ne zR}MSqpS92&s8Evf(^y_r*eBaWHV~`>6+)>1^{PPjP~*oID*K8+Wk38>46RD=5tQMR zGLcpp{W~^Xw7&X}0Ij5(h8VxGK3)j-N4?%4*PIpNAK8M1F6Wc;AX|Sn?Dk{3WvtyW1{iAr zHLxz9AGI{!LvxVi2V7izGr}OH3~nn=#=kPi{ft|`|0uU^IQlX!QSW@}XoGxn9En6YCo2`>>@&d?>MK_HEbCoxg1x5Tuc#;MUh88nz>TH_aS zRvO+)?2F{m9#Mso;x_waL~1TEekIss7t+NuowWt|dcmXw4P^oezken9y(%Dn>c(%F zM^U`%djiuo#Fm&o2&Y$N>Ndyt)_3FWE`{mp0bBvoPPNvJC_2P9XnIo@J~Id?Lv|{K z%{b2$w+zkhEVtqhU`)h1ziY+s;bz!o6&KHsKnwb*EN+Z&BO!=?TBpIxnr0JRpJz-8vwt)=hMB?{1nIQO~Q@Y$lGCwy@0+}wcm>-Dj>I)blcZ#lSrD7_^?0Majedp71W@|02bgsuco}&=Ire3~8DTAYN0@jSV;>B~=&C>f=FzG1dX~8( z80);GdQ7adXu&8}$k7*s{6m!*;HUfHZ$WAEu75I*Z~orEFqlDFwOz7+z$7|OnWbt5 zQvr1^(B7*_zQ4$$G^pWL?{`8u<+rwxA&@l3sTPH=!$Y=yj>;SjX2vNxIB>u))^?=(n9Y z`=l>yg4~xFW}-;gXS(ECqf($x$nNkpO6qzh5}=$o4>e5y_^qHUf1%fjJ;oNFAiUU4 zo$d-vFjkcWjmZ{oAewzf~J=H z6QO!V#ssWItHF?AO&kP#Q?oDtJ@T26WFTD-WR{6RZN>i^sweLVg5^{ufyF1Ka~aQr zJ7A2W4l7=(x8v}UgsW4W5Vs(eoca4ea9_GTV~?WeGF3AoNC{HYbXqf&nl-$rMY-6# zIqDEF2-!?zqS(3g{!Dc;#myMV^4y_a;^A0B4lRE`pu9l~J$OG)z^~yVbIhML&p`PA z4#=U@PcP-Zi5b*McCl>iP--Y6H^)rut2QaJxPPQP%_zaj#E$CzAX({mOvom(vO;e) zE=oItwwQK<>CgTNrdC#uB>B*Js zW2YfA3vw7YX-qhkyqM?pfKndQnmoMM`w{KG=#RaJ!s1kJ?72m8h2D>R<+B|2p8Mc3>M-(j!c7{u@%Qd!RGt*{Fld-P4_Bu#1N*s1?iQA7hmt5wb3XT%Dh zr@N+;roIk7pZb&zfuAeDxT5isfrqwXC3wVQP7R+QhJVKVr>VBj~f_roi)JkV&L1l1#@Fl*Su&270?G`oi+nCr)MdU5q zRJf(^CEbJTB&_OhLYPV1OWln#;!dOgOOl11CFDeeci|ApEgq)Skqb>b$5R)6F6y2^ zsDZWYeC9`t&HNsE9Z*If|A-8^XKCUzE>8?_t8QU^g}Uh*=d|01fIk2P)vdn-yt?%s zRTH6l(iZ7{9_yW?-=+6-@$E`m>6y~y;gKFBEBRx5UYvxIF|BXXI40A2l(|8Dt`!q| zJ*<`u5tw649R__dt?V24MI#u4ix@)xuzmQ{SHI+_fy|1Np@l_Fw_Ems=3Y#8I%DfY zMJ;navbQi(Wpx7w-z7JQgnn^yHn#fqlnRLY74Du+pGpKWt56VswO>XE!s!->}vD1YDP=YUm4x({uEo#Z};O^46PTn zcT=Wqv)}rk^Tz$mv=?4j33xfD-qg74IWC9o!2}abz8Rk_WgYn!-{LrzL~eyrzHa@= zx!aq1eScP@Xo)x3@CYmZ;fY`_i_3+)RRLDo3I_Y+hK)ZuVNC-a+(c!t?Tm zdXppu=yuYfWhnIytDt_@xl`$yZhK*--+P6BRYnQTYZ99A1v3l1-lt0p7_Z~qt5u^I zxiL%pY&|=^E)@Gv;ZH(M&q+PA96rfPzC>pCv~GXPp;obw1Vm%?kG@7lJh+#W&8&~@ zYHeFvpvV<*L~O0;te_UDl=ftf{N}5rK|11+sg#s(UV*oQGnSt$c#*s@ zHY z;+3RG@=23XDF*Hq!NvQz++?(tUPH@#n0yF13m@5|!AM{H8#Q3IwIiDG(Yfa-l+4q^ z60O4LW1lhm?94JvRBv|?>nzxpeNmlEBko}QL5C}tuWPoTd1Bh1CocSy@{(r?PX&g6 z7)}u|v|YfhgJ48`i2gYiI^xUn?WI8eg^(J!=P#V#9yzP9<%-Xb2;E^3v!@v%aMdP+l{LBFA zjjXBr_)MbaZdDu}&D`yew7}Od8AnJr1E=m_)!Li;`-;ciN$iB0uR8p+W6M3vi_|E} zfu-?U7}o(_ANP9oQKVol*czj5tv9fHh69qIW{4PAJLY77jEXCRZhZ5RK9XQriIrYo z8+WeniuL<1gXCo(iR{c}TEzTEBy+DMd_k2HPVP;N+>1zoV!kuh{i%XN;;l+tkJ+TJ zSadtohCkoaq4qY>D1RhlmoDr3dS_qA(yeyVJ-$;u0vN6?D zQl9K{tfV}Pr0mIM*IX)eYs3EF`i#u5bBlvSD4X<3u$4>TF{Ka~&309e8KWHc*C~Olj28-ifycxu=^t_T+J*mFc_IiR-Df4ssf7@;`?a( z0Kr%!rxz>G<2k4B1E0(iiRlqM6_)F(f`Blq!>cZ>8M8teSN72iW+W1TuW9_WF=g&zwexX2^QDF5K1VVx)6ge(^AlrIB^u8 zyGHpv4uYR>3*tyRjdz7D?h~j7nSc$kcIH|q`-R-~#Ow4(Hq&nZowe*Yyp)|}HW>7n zqsEu06hj&^T+1z3Ww;}idmgB0=BVk)1{-a8^Vx<9OD}-U{N|hK0NULb^Nh*UZ8@pj zf4$XhJe}=f62Alv1Uj?o$aQ{U2-{8*SzV^e3VTcAk>0E#=ZPIjsI+3evH4?j^E#sg zlNJ3T;v}S-7swP#&s(g8yMP%h>Wu8~i5#7xb5`i{nGEIAttB&LfO$5;!O?lldFmL4 zMVu)rZoC!o=VV9l?bWOEl9TSvbAr;&Z}GZ&rF+X9w?{2*na1);7Gv;6&xJhh(@H?O z$*cN361@4kyF$qlv++ZZCjTRdBMK&-YAw44xwv&lzhMWnDhnd+1fFQwOblM%YP=Bl zp202hZ+^AsLMrzhCRTO|s}Sk)vx?x83wiexN+ou<(^~QX+j{+%log3-iJa@+MM^v1 zUQZ_bRrg+*IG#a{1)8y(l*3AB+fp|iaq7AJ$)#i^$}~{Ug_?=Wxucp#cx3=z$g_>} z;oNouxt(<5mNnx|i54mE&b7B3dYx&Zw^rHD^Ij`s&!)c3;Ha@d))Nb^k-XTJPELR$ z<%E-o5U>(`g`VaI^5K=3R%P1Q-Rfl7g|g$NPF4%Oo;6IN)0r#UL03*x6F)I|*ehlQ z^8vCF*1T4iEcfyTrZ`>q_oW|sJ1xbr&8d1@m^WHp{h|fkac<+2>GT zkT;mz+hF|yyQUw1IGzhhS6B|iU3*?|6FfKQbbyqh7H$#2=A2IhbVR}}JOp-yUNWOF zc>2@D*}Y>N5EZ1=ge3(FTdcYfavsC-l&Mr1mB;+83zANM4GN-TcsE_|knt=t>p%6jmhRFz;7aq3^C7wi%4sdT6=;4MAz{x^5|}du6ItKLg*ofechRN( zW9-OD)_slaLTO!?TRp@st*6 zrm{g~AWq)1q2Sb_6wawsA%rV@p5Li(u2ALGbarS=A^S}EKL*k)ViztaeLPLb&seud z2SQQLPc`1AN#Fbm&&E$xkh#ENcu0juKO5M%a1L%!z65^gYp&N>%csM=AiBMKz1@;nN`Kjpq z@#qlYEa?CNg#!%%Oo_0U>tF<9q#XD>a~=YX8J;>VkE9{y6hWRxqVh)#ppXC$i$Drfv15YrGDZpsC%gfwn` zK=~7k&RKKVe>hpKr ztvv{!L$gn)-6&OTw`BJFc#_GtcSe}Vmsn?hb#}0UNh$jc57`Vm&!|q1Dg=CuWiE|l z@@|?m2*|5}mAp0&Rvu?>G5#nP!b5gH`6|hA`~Jc7CtGimW%uQ#do!QMdpRPIyqeMG zQo1{q3bBD9-8=>w8jc^QEB&0>eV(cHNj*-2D2i7Qk8lV!zl4^lFJHzGQRZg20b^RT zbicJk44J`+H4MX52mlg!BHBIm1Gvc}f=Iwf+Oh$DFlAR7qBRH2_DeXA9t}$=Q8Zgc zFZq(9KIOg1eKQNXpoG1rqG7LSKt(^Mg`ca{+yCefbi4Bn?rI{~sM&=K0KrBmJKjAJ zBgN+*B>%o#drEHO+r5$h!u8ZO&V7N=HZ$Li8`h?L03|ke*k*5B8wU=cq>c5)Se8GT z=L&O;8}+UtW}w3e(?AFN&Xs4!qq{4UwXH$2-`d#PyApUBi)-1q7YLMOsW)Duy={!O z)Ai1bXS?3g%GRRS^uF; zlQckp;0+SBXw|A!snoTVx)NKo&;}|}tw5Dks;nPfcGp#;NsCIMm{xmxy->g1T|XCG zS=UuuwIU$)1Dh5R3q>f%N0qK71QlrITl)Ua%-rNA4Tzfm`#kUSygU!RnR{o>oH=vO znKNf*&a`)h5ip|GPpX^-=!5OMQ1j|-U!mqLFS_4)@IRae^5KA)eo=$bGpW=aWXD0I z{eyJ=Qa<)q?j|!6HiT$B<>s~yP5_Y^hjmnpk@LsnH&zI_6MhtZ;C{aODt)MXsI#@X89M&f|8f!6Ubl(Ju0E&1?@p|N3*65)OTU&^KJ@U3I2&vbSn^!T68WI zZP~nfYs=Qvn^*r7f~@lxk|lpbM{VA=nRVD^;v>%4m3=V^O4SDZ1z~9!JggVTfu-^8 z9-e;bTf&mnGMksSE{NeetUf5rx#$1>0+_gT<+ zb;yk<5wx$3bTN%v73bh12J~FyoosTAKF$#KTeA9UF>ryN;7q~@+(}3$0+7af6KJl7 z@tEbTG9gz!jSU=4D4!H;V?ozI3!@}{F!f>v1q{AdFmO1IU?VrXqnb~Q!*k3<4h(CN zCFMrn-Soxl5q5$9J4`IZeod%lQu%fWtUrN-0C*>Jcjk1e{=jC?ahm@iJRLM1v6)@a z*Xggv>yVk1LDnRkF$e&H@fR~&Bd88)PfI?CT>)q+cz!B6rdjKjDmo;ERwo)^QR4p; zj0~hweU&r<(Z~w}(qD?HX0+zkAQSumUUm*zU}479WhRiDo9un0%CUk=2(15ea41)g zpivgykep7SCk6?!$>q<j0P!eGe26x?G0wNntfY|Ie{n?wmbqX#pW8( zdT%Et3n0M^aL+xwX~drBOx;m{u-=qm(Yz@NF;Y-|BF7p&^Tw^}mBa88m@lCQjHZ3% zSn8*-PMUuTWg?>D&lKXqbVh(4^cSqJOxDgUovMc!Mm~+y!1>XTzldf!f_V_CUhLo4 z!xVNZSHl_4GfA6U2VChKIz_9P0DRLmB7$;Qzm_T$sDtw{a4{Lz7T`4UKqfAF4KS!2_Ff7Z|A9;k#H2nN-i+Yz$R?% zLW*REtm~V|4MUbZN}%!}zkp0+zWe6Dpdx_8q%=pl8aV`a&OejNqGhx{4U_;$G3aaD zPA$_q%D)&)0#!)pVt|sjlIsbL!%5o8Mq05M6tYOTqV~K=o*mvPfRcrRL1=+zhLZ;i zlP>(9hMQZuv3ScyO17hmvikQz@1R4?{_io0QqOE_2bdJdF@edVJVE4gXi$ZjLPMtf z`Bp0%EA?dOeg-~-ZC=g%4FPNWYGMG+!I1+KjQRnf2=iEM_hSqt?ai}7fjgSr4coS0 zSYu=J=7#qAps^u6`UNoC{uN*7eo=bl5ir*_3}BopxO(I7_2)Iig+Y__4)Thm22AqD z~mk&}e^BupSSFVz0R>xtf7$U?mNv41X(=dI@!po`fgk?!;Be&@$ zBqLm&);Ry0c-dYj2LIF9h|JJ&4}7qH`Ipcc1BefVFp*?{@Gd`{(&2;;oXVe2lT1h` zh3vGqZJ2*8`Z@X2v^qg=>KJwu5*a2(PU^s~6)%C^Nx-qKmVR-mr#%43Ofx@XhG zFes5qN_Ef2-wA;#5+kne*z$w#EpiMspV4@Mne>tH=1pp!w-Jc>= zo{CqPaXZleep3*!gRqjQ6o480{~yEtJNn}C|HDHSDA3_eF2usg7Ic~JWbk+qy=At3m}>hD8c$3cF;Mk60go2Gn zUGeC~gu(YDCE)lds!G670*Y_-ecHFfLDI7jxEjx4c%}pa8nIr1h^9M@h-ottxrY_M zgcec@W&q#>xFB%BHn|qAp*>V+O7U=ZaF1NCIq1x+z#z>ZGYr=A0Qe!WYsFDNa}RLI zVxZ7w*=a*wMmM}>TS8v|)gZl9i_i+xmWgn2fJlq&E=0N5kMlioAWtKS4cY;GArMS9 z;?XiR8RSevYZB3#q~twA593l794v#!oEBhkl|%7Ita5l#sSUFq#(nSZ47giZ8!o2U znKdO#7$_~!8eT9>hay~^! zws}@r{SQK909eH5W7h%1FNIp64o>tO8d73~dx!#Q+8nD(x@D-e=TJh92g06J@wYY# z!iw_zJRHIWekd@gF z45Ma!Jc7{88$2J{2b6%S4HdGO{7}3WC@h>@Om20buVy|?gNS-R)}T<;VRs$eswEr3+_lj3TpvC~-%=P0h8dvukY25{caX#}+xO~qr^$!gI@rw|*Ys~SrnH{q?T$}N`YB~caX{{S><#@Kmk8~}Zm-SoX79NM zw<`JiZvubNaj3xS>>W$llLF6szBL1qa`REwH-Wc{YFIG1_*a?{A{%FqTn}O8aA@En zF--zn`94C8xM4=*FuFP^+hoQ$5EnLVAUBowZD3guO38gaUbWM!8+mCY_fT?7F!{1= zyutSp3~X;7DoduAYQ9x9e@w+>3}Coop6X>4(W$7)2T8#OGY8i3`6c>?&;Uo1*N>r* z$11U)5WA?4;o;}dG(5Iwz!Mq~b4~vb@I0d!MlRHy(5RZTbV$t%l@nrv)KF`_DZ;tvDbr1o% z&WE^;b|%|>u|wY6_I>3SfR-Rt zynyoHhhd3$;@}o)B%5tm+cyB3(El@t$}BsMlpZ$9`SC;7;}Rl-Ey%aI#^Uo-^{Ek` zl08#kSat=9CvU-N!zc%Nr4_5iVr$zjDs5MPm&g>edl|Me){x{*g|~NJ;BqKoxzK>E zjR<6UM&KPD&jV-z2Ob_AYKf2c6F`?~p!{7*p$)$B&!G1Ah?**2#8S zZi8{n2J&>N;!1qLCGpr5GR3Mo?YLRY3k!g@5@aej*+B7B^^t5+YX%{HmxG1LVE4JQ@PPFv5~>owO90_2n1=O)78 zVw=b9bQ9e%oOxCY5CH&3xp0=+b@vB}$Ov7(7hRbke@ZFPdwOVAmmrVyd_hL7jRG@IvB{XbPXuqXH$1qhxUYeUJ1zgn765Z> zEZrAq=9-nqC(!IsvedBWNV(0X+-GwHq{l{p`(&TIO~#E0XB#rcl0A|oy;O(kXxv!F zt7)i^bwQ3)u@6l_W3zBZv;j>-D23H%+ zlor8y+;sXVE6|^qkF2~tut#x6uV#&sZ4Da+maJyYY5I2$B71rL6xf&ZKgKVi1C5xT zz*j&qCldv`Lc6d*C}h9z{>TL6d^C0nT9U71+2rjWuf6^l?XI9D;>lPggVBQXBN$6y zxgvordlwO%0i5iLB*pwJ5lMQ>hx~~L?!q?7UGxGe(jbgHphkjm%iz88TDc3me(jIK zN`hgVLg41s%KQ3nab3s|fvKO7Zz-dtb*esJo?2ta!9y&=&|Hd1a=vF(CbMdBjD}uf zY#NM782H2Mx{7kDxmN5ylC4P)b()_tI55^cI9!7P-ZzP_3FlMEN6DXqmIvlTBjr=G z0?&)~arz{HHneh`il`VJaqiOkBPI;cMamT;lWFjD5A;`|5c3B%?Qb-?Q`Q{;6X7~< z_xDSTJ|EmH%5P}xL`E()Nt3_xeFZla^13#FAIY%teaQv=W7i!>$>00-BEz~P?xpB4 zah;H2u6&oyG=^N}tSKYW`P6W!l0q{CK4Ueo_|6)FuFLtmdjZmaD>9|^1QxS;;Y$Cb zs8{am@^RtuPeB&2(fu%^e6RB%qG=(u)z!pv1l|%x4!fVv3WD1dc0Zo966)Cq;v`^_ zD6KSl4ra}P>2%9nY}-t9w7Yh&>%#Djli?J)A*GfmF6?P+76O~t0gzb7hQlg|-k?sc zVnJADQV`$FXJhfH{|9gOt3*{o5L{$a89JYQ7nFV)hRtI_irP zNJbI$UqCDpwXPOwzbn%qnxB9 zBojTWa<=acl6Bi=d`gCp;nOhsbcjCbngBTp@A*vh^X>kPN=($g2;1hFAeY&w!r!WXVjH`p+4q-rS!w z0PkjLrTsGQJ7bGPkUr0@RD8DhWTDhF^ zBd8E!ArbKckF#Fk{b6H61`KJ~o3OuNMjj-|Ym-zJ45dzf8W#+jWqT4DNrDLWP$$1& zP-mJ!6DyWvkO_!em8mb#MhkNy(#h~fwguGj7L2!+l5E9HdxtEj$C})#W*w>bnfNe) zo9!k)g6TSC{|a``7K}s6)JJF#X$xeSlW;9D?YqvYv||ns@4g`!mv)$-U7a>}Kd%!j zc+e)RY;5QuF@giiQt}0AJFs50n$qg(aZ6vlQL#TFhPP&@Bf!FSGkm;6-v-{$$scJu za!;r?+SRG^aG9cGOYvEr2XNiPKx{dHJv{(kEQ#m<_1RXs=hjB$TD!EO)yG~UGbDf<=wbnD_&nsHoyHx9NsWw^OCDraLU&*0XTmlEU?90Sal^*)F7E&$Mo?d=9)%Al^ z+fcq#RQ@%6|W1fNn?JlVX2D2T2f?Czsx z_uyP6>Q4I>)5=O3vA`w?G^YQFrcEv=V}#WB4t0VaP%~EYF;x5!tArjp9(n`&fwlR8 zykjOS4*3XJ9=rCW%Ei>w?edBhF4qwf|vX zK!$^8gy+Yh(t_{tLnC0I4_?h3cAy@Z9CXokPuk{BJfd0=Um_3ec1aM1yA5rHJJw}7 zu-S+{@|V#(iaLdLhW}n>okAxU)52^5;2} zsQ%8(_gt)qW~<3RBl2<(P9-L-wMavI$0a^EnSq;fFc=Y}h8vxvQ-MWm9kv zpwj%fE6%gl1lS45M_}#J+RcaLC-Y6mL;=-JrW5I?6^@Y$iGMUE9*im&6Vu5v4+6ti zY@{Eb(sX1hwTO63rc@&Q*b)4NZ}H247(y*!UWC3un#8uR|4npfQH^gPjC22uG=?*N zlz))7qsJ3bg1Csuz5jYxsDgiKRXH6=2|-kdxszv|SA>szU7}rX*r^x#>6p6@#n^^7iCo%!bEC(O1Fv$uJQ@te@hiol&GOhY>Mgb4j%Y20tC3r+0W| z2)N4T<$pUC5?|{KY`~e)d!6w2S@*4GKQbY-iujF+_U^8$RoWuyl*rzf_wY$#7 zy*o6~GZ(FlGk~*v3t35bpOwU7tjPl8Va!3W@{{PN#a>JWcj>e|VdWn|?1())v>;mx zCc#96-uu#UqKDcSa=lQ)&;Z(VOpHj!f2Tl8es~AHC#C08p?5j`{U##YRDi_+liL9{ z@EV24qJEpl`;F-bY{y|Ka5;G-sL|A#yK#EipNvv!vC%&f2r^0xXWPi7iaj7I!()a` zh9NoYO(^FdY1aZgh_ua>pk%mhv*Qs1(lrWOIN#$gemM3ixE#Cz)GQb>$jhA78)?Rf z2El8PND*5SGsZ&`G=g9so`)>{hk1q5Xe{~wZ~gz`+q9<9&gaGS;yHSOc{$tE3$cSD z^4|*zV8oigl_-H4@sb(72eG{aZmN&*`alzP7q*a51yCFV)37>)h_)DR`~yU#{{BeG zdogH3Kl=ZQxie7bDmnv{fikQ77?eV!OMIV88>dM_q~JI)HP36LzkVm>zzzY_^&EA^ zW|qMHV6FZtq*-s8unz%K#*02YpGwRZSd#~8Do6YpAdWfq3x2x3R^F^>J*M*#FuGRe z{MC*VtOS3#m=kb&X@W47pfn-ipv7Ila5{qGAwp;$Psh2c{c-eOCKP4^ElEyOXC8&5 zrF+L51t#Rg2JbjAWpfmF|Mco^G!7dQ>j zeg3r^;bD?T!LJXgJCz}{=w?X%L2j@ApDFo!bYv0TN=F%{BL8&+_-($_x$B}i!Kit}UrhA1~pJg18H=^~vZo_oamc#)nho~y+ByTo&mcn%ZaYeYI%q?d^FZ1Kz& z?q~8_kHR5@fcz;x+4~l2Ecup1H6U5Ujo~h#bn8;Tlo<8yH5YIaCTr8f6 zqFk1E=7^_7Jf9Q!R)}Y-cs?bbRU)5NJPqQxL40o(PnURa6VH3ZbGmr8i+m$Rx%?=Fcs7gY^WwQ!JljVI-WJb$#B+vtzAK*1;#nu2d&DzcJV%OWj(9#Lp84WASv;qR z=Tz~WCY~Sr9JS)WW4e?wgo=M`FBA&z8 z6KXB^5BGu6jsT}s$-_nnSE6#-Jv0?x@4`*+Q~57kEo+tYEG<1>VSGrdYiVrppPr=6 zr$qTdR7xqJ5mI_(0+p+CS>*y0>S*y#!DaU?LMO8P@jmC5*hyhdnmr`T;JbGF5BxK} zv241hXLo%0sCF#S8(f3DeX{%^cQJdizhjZE56XltDIZ z`M@|~ZfS(S$eeWaS>W-;4BkfMDIaAagx&p``p^$!`6!!~rXNTz*3$F?>7`nlejq(d zOVbaebG0=6KzfRnrXNTT)6(<<>F2aG{Xn`(OVbaer)z2Yf%Hf%O+SoUAC!-Z*WS|) zGhV!eXc_PBDT+C8*| zV20;lqEzud@=Ehx!Cx#hNfoW^2i$s%><2uI3-CimoQS+m-w*=UfNO;PkK<*HTxzZ! zTy?V@cKERdR{@OlmYQl?7Huk=+qSd+c29l3iuJR;Rnt@DQfsxX>gLn3PMF8W*B)9L zNe1`($HUgC@s4BrU;=e`2N}S1T{hQn-&dG0;a+r(l{{8prDCfsTD`}2AIvIPrMCkB zTu?rd?>sGEU}Fu*2BTS~?3HoDZ(gfXXgSapH^oXAqOR&8*%az!E?iViq8$`OVFlV< zeX|`-)?+Z5Un9~W!g4>)VN8L^?LPNDn5J&k`W}Ac7){&_R^?`k>h2(C{${*V;2L+f z(!J&d8(^8+lX~(kES5Xo!1U}?`eK^HZh}4T z+{X~u8+_k$nt^nzMSRU?Us)fqvCHB$ls8T?wD`OJfSzFQQI~j$aR+c%Ulv-taf^`= z-RIlgzYjJ$i5^@YET_SvY%P8-GI4m?dmnqR1oN|c*vp7|EEqkgp2cWiu%1c5avD6! z*5daNrNZ&d73Jw5La_XhUgarUi$6P9UW1!EWHR3GEYk32c(Ruq&+vT9Pcq+=C&(B7 z3L6$N>|;o@PYrHGA?JbTm zybEFsukFs*w$~G5cq3vAZ|5DcZSRvYhL;^mVS4} z7~YT=!)v@fw(TvBF}w?646p6B*tXXbV|XKC3~y&)Y}@-}jNxU+7+%-Z*tU0JjNwg+ zF}%1K!+QsZXLa+3++S_~#Ted@7{hD4CARG?jxoFoVhpeCcd>1+C&utb#2DVrDY0$u zlQD*u9bjEQoD;i(?G$f*8YVn;hHr zdSVQ3M2z9>oD|#kJ{eNX}>ItF}z7Jh8GuOc<e#k-VT|ETiZQ&n7{hyK)KAfm?+LajQ>@sNcm{1@ zjPvTYFwO*kBK;o5@co68jtd`0C)nxInn(L|yq1sM-0uB~NioIYs?pUmf1iSJ4rnpyD#ZDyzk$jjn{B+;AA?dZmBCCPfzp6LTpP#?liI_ zTN=l>ER=fbEWYjbwV?a~Z;#V5ti|8)waLKuNrt7_{_q6s3s=f)M1}WokBv93dB9|Y zT09JgIq5_R&WWp4Uj+3xk<@)Ah7(I9>lb;Y4(8-201h_knOk z*YcrJ=~~}cYd~+@J_XxQ(I2ln5pEa%a@-~e+&beKZaTVN5=2W!SA0(bw_^XdG@0$o zPDPih*~5tYw}FoMfF09nHruq{{FIsR4Nt=E{+Aqm4Cbe17LUlQ#*L6v#u5ZpbZe97I zx_(4ogb>#1+WDluuFc33rClqLNwn*sU|m7ouBJ z@-EQV^&#>^Y1coHNwn+sU|l#<88k~WVWp5p{J_C1lS?(rWbkiKWSKk*yCrl!Bf4EQ zATG};5Aa6VMPw9ZC2BSjo%ui#Cp2387uQFeuTdr?;@n2AJjPsEH_NUJkZO&ib#uWuDAemT#>To|6qE}7s z+apf`P<~d$n~h_$2nHdN{5%P><$z~zP-H@Zd=0>YojqmppF%blDlfpvn0Rj-!SiOD z`GaCH&_TdSxe~67t*y%<#OQ>aGB%MQ*#HTa<%J?S8fePS_P@#nTfNQ>DyzENKcL_f z@{X=o>1b8AA)@IkMI9iiO5e4la1hdo>ce_%y z6;VwrFbBCUh=V#4ZTWJ$dUv+~EY9G>qniQHbFjyCu`)4H8E?K;9*@&+vj!;xs;Fns z81$=LfTPIh&is!M=wS?NQXYOHWYo~Q1FeikLe>SabI{N1gdiH{U(LppOYauP3OCx+o41NdkCJoo~ueeNRf9eIu(J&b>}2eM#;J5Sdlz7N%xxY6ys|d0eRT|NC+}@%VB| z1V)tdiHQ(M>3xK*giLkQcKM)~`waxUru;$QGa8{&m6ZfEvCjm4!a&9IjjoGVK_R!9{!U* z55ADY^Qv@mcrYbQ4w(reNn`iU)ifXWoz+&@rhPHm#gwovk~aQAXPR%l{WREgweMe zT8Iw!55N$t%rKWoix5;XyTd|vP_DY#_G;Z$9ixV@@x#-Y zh0sMTTPhV6Lpto1sw7;o>-Yd%R?vwv;8!6Vb8XzV45BHDARw2%$OlxUFBNfiVobil zR|I1bV+57VO!6h6WMEZM%`2>8HdM2UaRIm<%5;KK2O01U1SpKdWBtR>Aix0(8(sxo z8}AxTGLZ3`K8SO18P(z2fda@I3H#D;*eeM3UC0_(O8^dEic{+pU#@4O1%4ILD!LIy zM~GciCKY8g3QPqK^czHCca&KP*V}=HzXW({vYJE#d>#U(+d+yms?B`9OLi7?h7#}i zq$E>rs2*d>G`hZW}!Zyf6+-kX= zy(0O;7*1rcI0isB3cdJi-idJrV`3q*LJ=VWp^gP-?*7V1&bAa!Ph81Bifq7aIXW** z@h%E%vfIiIN+VuB`_j`S8m(GO0a97nY=4q!Yc#%`iTyi%5wQJCnulzfXooTPmFmqZPhB%e!ok25231~C)? zOyIF16la2#`E8!Lj%Bq3w(!2QIh^r)OjC2pBVvnCx1tYlOD;NqtX;BtsUzStLY$E$ z$9j4y>Ognbpb&`}?^_^nDB`xsg=E?)W8#C|p|d4271$(@9-!{*Pzvk{E^{b^*J!Ka z#QdgHDNJG+0 zD_IuV*}B*!RX#>9Zn0K7TXDZkmGd(-uU*cA{zkOVie^-Io!8lp2RM2wJrsAV?C!wu z!xFQ%*bjJVe2|`YZgTf6FZ&D^9Z*aTK>7%%P$bf4@wvW-0-p54n>dGZOtc>ORFu#vj_@yJkD@zGini(DaTr6Rk*8c*(^^*HVDQom%q&a)~kU26$||1%YY& zf22ClTomg++RQ>Ydx;GVy@2TCX*MKgf40r$>Q4+Y2CED-d3EH)OBMga^cS#5{Xpnw zkX^WqaFZ$tEU1q_H&s5$9ciTP{P?8;g>&&o0;3A41bsEk=Y`x+GKqw6gd(N$HQ5@@H{n z5Q#b^Zv|q*3~`jLke+a^s?J+BGH;bs(T(hjP3}RSGV3v^;!F_H^VN@}J8}-#l#y!Q z1~e;yPt)U-yac3hkxv~SXg)RB3N?bDI`m-5_hw|?IuI8%~JQAl)TW7vl;u6zJ}AKY?c23#&e>%m4iuW3O2whd{(q=0XY)nb!hSYCbRtY=gjIEpWhkpN7Ffb@oR_l$C1PFMk(m1rCBV zpbSFR?%?mhen$TSC@*}!Ag_+-yP!Xs&jX1H#jH%S$OVf)Dx*JuV*8zo5J>tK6!LGv zpBmI8uk(|971cmC(7k`aZ`O(hS5bS)>R?LDfgYopT@%3J`$wYz*+dto6$+!OkP&ee z+JFlHiH;5G8ifs=RC&ehtPih@`=PKR%)kk_p$< zX?6Y-d?1|561WaxF3OdgnUGf)kr}-#PlB!CHxYcVlfqgV{HNiIpd>zh1MG`xmeDxF zk;Q0mof$mn{}f-Af%b;L*U)z)hvNZ;#Gx4LNVI zQucDs&A8GQ+FU7kL&;n0KcH*FI5GfCT#9W~yoquDBmuO_-A%vQw2NyM#6>-^42@-N6m!2u#AGv0uHx2(sF+1X1gj#pmkUH;uD<1+-}vJ>u8Xk#VlzFOzn`JSZ1XmdHU<(Ec)&P#?BS_Q=Eps946I>ekK)Go{nM=ImG!yA=_*lJLGj_~R%Bo_>!-fep6 z!k=o>BsPzLX|0Uu2G^daPJw2&IoeByWWkoLbJ=o>GOT0VKQRBe+#c{_I^Wa7=W@bU zhdlv9oi}hh!kYnU6iiq8WlZTVz7%waU$&FjD1sO!j+`x9>E~%OA@j^l5k%MMkw7*J z)j{5Z5gc#|0CSm-g!?*%TdZnCh06)8!A;TNT6sLdED*e-7w#S5xOY-Vk{kJWb?_N8 z>R@XRxY8Lj8T8MY%A{^b>&$_SfP6lj+`vJ%Kv|nrb2dTVjo7F_VRLdjZW`g!XFlJw zFqJ{S$*iyV-N{$PL~G;s*dDZx`T zaV531?$r>yNYVC)&wQ0 zI5|4aAJxGZbPmGrrHhzwhp8iKOa@hDD?(kQdrr`nvvhR{ItS|#X-0Dh3S1@tcB(SI z+tEC;U%-~-Xf7UDl#wvT#r2OyY~&{y5JN;pes?i0sLO9@gwJvOx$sABXk+}(1`u!~ z`-U=<&a%||&JFt7C=E;XC5$WLyFr(qukDJpRal)CMA`gZH+19p2~ZWy(IaFqpS1^HGN9J zcpaHQl#xsI!%vhoTOeTw`ia8(SIV6hLk(y^uz#N zZNlUsxoh2#d6*RRoGU&09nxyfS*NJ^xELK5mK#bYlV9@v;*Cv?$fL>c*t&l@pu_5@bmj=Ro zvp0*a$*K8P(xjU-dV@f3~$iAJnKYw3jHg;qyn>1cu4 zZwa*~$9AArnjA!|z^a;0jbrFtsDW=!-lGiwH86kL4g@yIpXdvgcmun% zdaK!Db6CAFhgiKcyB&K<|I7EPhbeFPu z0lOz`1xku?WakV=Va)Yf!CKfXr5hiVtb0kn4>=8=(-&e93X8~K&>j2UJh1LstSwM6nh(?T4>RD)a?95bNQ598Uh+i`hd^* z_ywTn5KuATrD$-!aCbxuVAOV@3&5WQl!llP>gjy`eyOOUFRCzMUc?PCRC6xF9phy4 za{_mL9XeaNn%4eKG-tocYI5(#B%Snd)H!>hP0$##6^+QQ%Q&v3xTmuCf(W!k>wm*B z8<6ejnz=35e1V#-{ScBeJII+%AlXPegP>jro+gu^pcBnKQ%BW}&$1Su3|x>_xJKAa zox|^dw&d^unC=2Q4bM@kj#RPq&n4rgz)*8-0;c{1~ zZCca@joG|JOxC%4^`5K4V|z`sx%xd#`nmdvdH-bi{;_9>lCGcPd&WS5@56bXd(c^XJ?!K1`dPi_;v>Q9G!@^k%??BB|0%RF zHpuGo0m11VnoL4G9gQ;w1};M%W@i+3VlK|6LtzMJFa+H@Xv!w=ie&td+%vu>@Iv|l z-V#XRu!-|EstR%1@f2hGlZGASeb$61b%gL|I*U5*p_8g(5=MgRsPpfu5=<_kOEe0j zz2RdF&A%}aV1!zayDEH>SB1tID0&()f@8!_&A)Z|Z@!7*{bSI;>u^!^DjQwx0ljh%T))@2mYnbsrmgi|i-O;(PpKLp5VZo$;nF@+j|)ajUtkb;`u_?S?3`rtX{Ok7yEOt~WY*!t=+mju=eRgs6{1h4 zjy^jXeRgvC*rU;hza;vcyzaj5ai(leth<>_727#$%OJ2Mj=fPVHKPi{~>6X z09rHbrDpEG{7HDXhry#cJdNVJVKnMcyi~4FUPl&WGw^KI;ko;`czRY@7-XgoCjAOK zhS0zroIh)x95=C>cdJGx+O$TKBnhpts9uYRqTJ$(!c&P=0vL=%J1q6u3xk3j%h( zwv3hy(G;2%v+)$uVzSwGkfBjx#H4su#C$jbs%>-EqEX#6{e|5dRup_=DjY;^1l!9o6o%E_@ zpCNg)37$HG4@P@5(|r?-wd(J1Np42ro{~5vZ;zuz-bCD6Cq2jGQkhQJCC?w>?B7l@_fAvPDq zHbbq}*3vP_4UW~Nsm3N&L()&zfbnZxpj}?gOO&h)?9uA7M5!xOQ68&k1Pu%h<@RnA z2eC@ejYcYcdo~BQ$*aQ)m3$KLX>~reBGkSV>V`ah_TIunLLhIjbO@i+K zQLu<1{4_l`+Su9x!wq%>1iNSAFg{NXdzZxDv9YX>DO@^6X2!yO&qO=UUMPh}*`xyP zKpr|rtU3>nF-`rGMGF}syYKox=~wBIpYPu%8zvEV9dTPM^p37%)Z1rDR(i0l1XjsP z73rwBCE)y4IBs;Vf{+T~AAe(5o>1M^VBOK%#P{oBHvixsBiclLNw}qi;aZ(FID~5y z8YO8ox+D@_^!oW0VAOwjder)>vrY}w*SpStpJP=O9==cVCV0`jaKNLqkLm|cC+JW%q7sD1E@dElZ*c+qJZDaHM#u?`|@bU#5Yh0ovznWTrU(U zOfZkDD~DOKEi(Vf@jy6jh+VjS%^Z#sEwq2#qD-`61uV)p z8-24!|CWny<0r_uW@UW7oQvO+xu%pfY(0))!AO6QaVb zehO0se6D_uo`78aJo|w+FS8$3rFs$jVNxg#AcRs^4Wl5|!$u z>_?JPO`B)s++oTSb@U^j4d24<_v}ug4UBkCt8w)3J^L^%Q)zPw`0ub5Z~*ouT;`Y{ zUD}P~ij7z|%v2dBARawH=4b?6Q>Z^uS%0Ln{us&nBa`(<7VD3k zX#J5${gD*4KgQohFsCz^_b`|<7)%#~Ig4P9pUp^L4zkI)AU(}R$`EdQ*6Z4^o0oU{4%P67oVG@9Y56Pk~@}lD+ zIPr(iI4AxHS@{1lA8Kppv{oOFTitzcTmU9*Qu?V0?0RTiHm$_L!;6EW+zF3-(?Jej z{vHtD+3C&Vio=k4I?i)*M}{}ciX4WfEF0d~>8Ce~wn^iWz#ob9Xv#{${|oW|E(3h@ zY;}FWi*W`zw8vM$%nDl*KkaM;IEm8`Ao<_4&us9$cnBCEu^I_aS*OAEE!LpKebweb zhur9!Mv4kLC3h{`bFFV{0=2d7{GV(qDOulL--ov~>u0yM$cx4r@b@CLyL=HfUu*JN z3!^mo{DjCRcY+^%|31i@ya|cuP5ukiCpEd?(_=lHFELpQtq&^}I7FYW<6{!-c}OJh z$r!6zxCfJGoHxc2p0Lq+ZnWkrg?rTE?s>vXf z5i+WjnKs8>*I05fm(l*Ly>i|L)%gvY!cMR-3AHBqD#6KegNl2s%QoQ1(-sn37(N@i z7R@_MQXy6L&?{$$>h53%LLqyvI_b1WhdM(@j#NQroe&zSay%iT6PyQC=l>W5u>)aj z1_bAigxdkv)r8vzD4Bc!=Y3S?*I~G2Ci(oMbhx>$55vnn1xHO)H^u!SUzTq$!)a>> zr^=@ZZ**2BIdZxG8-DEZRzEg-;!G9$9r$mJry+^C)Bxkt93Z#GJH~>N?6}o{rknwA zSU=tC6+796a|}IF#WjG2F~fo*CcfPZ(O)c5a;v@*ly*yp;9^$qdOJ{*WzN8J;~ zI&?A;D(|v4F=c8{X9@11jezt8JjVKk4w|+4OgK@f6tvDeOk3-u$|Pix%k=zI_8uL- zbTjpx?lY&!AWRZV)Hn}YAh7@}ZFcDN!Aa_>Ls`FA zSN-j`TvsKWjIJ7`$L%L{)!huIU!<#2HC=TcVEigwmGzRwH`kLt4}4=8<#X-by%my;TZM|4F?y{yUxg zN7Gv$FZoq^>$_J&dW-n~B=y$v#X8)h>8&Te)!`kfw+1tuf3e<5Wdk|J%9gi&rQWK0 zUgN*hzuK_3EPNdh5bBqwB3fc(3EXXSPJ>t?2xx(_slA9cB;d zu=tbFVW&Y>ey+WBMdmNoVH?x94vRk-9ri%F4!57sVXwfD)5bq;C!Vyum7?jeLNW$_ zjlDJdZyFC(|DNlxt3T57&{TXs9uGz6u>Yh+*I{4&JGu^Q!FwGK4M6>2V;|!oF)xU! z!xBO|%pTHV@h7jt-T~MDqz-$;uhRw5beQptU!}t?c_pO7i2qMghaFg`!#$b~TkF%| z9jU|e{!KXlVjY&E>99V4^Q&yHqt9ymH*q7^VJlbY`EM(}ACLbcbl8_KMb}}!$7%Oy zw%4_Iuj9YFm6q++WhwsPZp$Hx3A0AzY zosA>f(dLYO@LtD5V^M!^9VUDxQFT~+NQc=%I?R6ZI_!IJ{ZHz!hEAO>h^E6vz4ohg zSkdz#9Y*|rk~(aJ9`|TEY=9o`NF65s^H=Gx;6n3g!1+}=Y~+&~|IJ^=b=cwe_52r) z@5kf62px9z-=piW7Zyd=VU>8Vjz`GNx z=TtkbQf)IiwwO&rL2Eh-!nXTj*YaL$ zMO{RD?%6l=k%%dy<%vH*9(bH_u7r8N>GYV@ab)H|@+XP2AuRrJCphDM;tV?K6l4&@ z@^gRgX*7XJ^d~;_yi748agOPXq8jOacG~FEJK>U&0XIjbh9JEOlKcY8FE-nIRN)_wyyL24hCrTBs z;x~R}A>JK+(Gmo7174V=ie*$J6TdA|#eAO4>fYvcT1F&b*~b4CLJU&gQ3jLi@}f~V z8B~vN4)*Oy@r@3MTm%Rv_pA73XWvTsH>59O=|2S1r?B+R!L*5`#|6_z&!T#-45ky= z_ltvR3rn97OrOcp{etNfmOjvdRWiL!z>0?3n&Gxd4-bHZkikIv!i$vU^YKf1-?Ib{ zGLNPA`;ve6t>3eA4SfeLui@YS8~%L(|K6`?;PNMUhIhj=+#3Y&6#rfu{{8w8fMC@*VnsBl3(xTHAb^+o z_lEHAN(jI|c!pKs8U7Rmu!w(e3jaPn1mK@MLvwhB{QK(g@BKpnUgsIsglF*G zuF>EPe88raB6%bQ?{M2nQqWx4X-Bi)3@`I8DmZ|jd1Y?iNI4D|tVZ2az4o|RtuT0|!*2$GMJi$7&62={sVZB$m zk|$VCRbtLVUs$(P+IfO?LFI6sVDzqB&l8Ncl@zTJWf&nVhw%g>TIDr7K@>vFZCc?6nR3D&_jn7w@>Bt8H>*duQ(bH=s)yFNG2JqT9NM@ zg0<#H-e)1PWO<$tc@E>V|2>f>B$_PGy&}&>%JU-SVPh$c^K`t0PTn~hiiZ*owPzM7 z&)>!dA9?5)Prb>}TDpsNBQX6f)w1I-MM_0JWf67-vl(CmGTRX`5~`i{D(5%l4_XcG z5wIW51l&+aooeSdRehP6P_k>RFas|7;ux+q>2ZG@_!4wZTpc1Q^@zYyGmRPdo25tIrJBV8_j3d#4j-G$wo%Fubxb!qt0h$y z6Q&IPEbN;&eg!v2sQ`1kUJ<4 z*@9pNn~*Koh7;BCM3g#?Av~}~rJ1@qA{v3qDYQmlmhk};TaVnk8`7dwpz10ZtgC=` zL$DE7g*D;?b$ohmZ$b^#)$yOpLxhTG#4cnLJrRs%(Yq1%M5&+(aawq!>+5thm{A7Un3fk7iz=_`1Q4OdQ+(l60J4jQC$TQjWC2Y;skYM_o}0` zpK>kskj)vaRgT zYG$Dt{q_T84#jb&$+7RRllh?cha=c9dJ_e)rNE@5wdS%fq_rx?)5o#=U=+&SEy|3* zYtc5Ptdj>iU=e`%^b?9pfyC%5#<;}ROC*&Rd`W}gxA-Hz|Ao>Igwp5J zVEY^V5&7?+^7n?yZ#{~%4}V1Y>6CU+n!`Up`Qt+0J(OO6KhVauOK2>B^MJ;LS4gp8 z5)s-7g?40sd;JtVTRW~gv%4uL)oSpU0VBSvCutn_(6%o+)+^TohkKW7j`Hp_!bcp4 z)oQpq%DewYd1pe~BFo+o<=snB-tCU^?i$b@$~&{rzB1&qUSP!Gs7V zvx0QK;_gr>bj=3D7{rZj>h0YbH*~wMNo$!`wt+gtT{Q0qdtOo1EN*UtJ&@KCN-1<# zoBP?Cw~e89>>TJ*^?_w-w#Bo$rz)@2*YY<)tvauDZY|$c#s=6=(7$*W_y>0SVB4d} z`+}Bt4lcag>Iqo=rC@YvU_mIfR$04NfduOtn7)uAv|0B z@K6XQ9V~tQujJ5OL?eyZOewK@?~sqZqf@E)O&$`$L+}T*5O!w5H|0*iE@Xr_IZ}Lc zhC6ZQDK)GifeAGZcVbBw-%w|%{~l)Z!~-+fHVk)MQ7}d*q(?< zEyBhfR0dI-q_>Q!Ic~T!5!1B!NKEP6pyqvzOAZ1SvU$rAOAw@l zZCaDwH<4?BzFHZRKiUQcsAo7sCI}L)V@PgCfQ&?W2kxVw;~^ciRn;gT@idrFP3c>h zHWFM$6S@FkFty@LEgEw{M$-(`M<0J4 z?4ygRkIqLQnMC&>z(9H`x@Rf53)!|xlF$926#9mpLDQdxski~!vmuS{Wq7)-{_r{d z5fV)6!%XsvVh`{}sbVzrGVR-=dl{1VMeH_Y!R6NYHV?tI#@Mf4u*P#3uDxA^@(zTA z;86>t%16jLCu#fbDU#;0rG78D40Q+-3>_KMb&ZIr9jhwh~k?ZYQB| z2-+Ult66z)&Q=6lHg177KwKysig$02o6y%#bBxci=ucAr0|pF`t&H24EZCSjbzl!q z;;<0{7`RU9$tY}f|2FN54EF}6er-=wW)H>GHUl#NeM! zRq?To?CD zwCYYyexH-6NSPaK+kzoF_-m)O(&41?H#$b_nSEW}7fbd`cN z2&|}@$AP11MAPO|&76-aD+n%XGhYiAT>4nD8V}(-jG8$v!`VfkwS+r7z_l&CU*t)C)j`GLs(uXXRCKK zJE0&C##V70Q}Ulq@4%rb0i4&sxTWkDS7LSjJx%Xkj=ZJFdy}qC+|L|5-Xtv`_p5F* zcs|wkq7Je+fY4e2u%CrwkGMHpcfUR^Tz8j|?q(z>O>w!yD^(Pu=ZN)7@k~Al4q1mk ztq~-Hp-sx{6C7WG?wA1;-U@z9Ay#v?GL6S2!1qeSv7UKHIF~dNPk`$+PQ?8%s`(nC z$IVNrs{+@9Pneok5pxO`fZT7)m}xHU>v_;(m~$pEsZi$$Ph&R%)B7wR$d`-oOM>4? zC=~YwuoqZ6cnhCU$X|hI4sYoQb(T>(Z2A8CP_-P5R{X@_VyzhIaXtq88^u_wLPJW; zTr?dr(&0qckYH^9O)xvF%s@|Tux|xGl8Y(boCfYY!!$XQiEOJMj^3ayr{AQ@=g~XC z$*K1 zLA8Gw?HGQEdg2hSar4#Hp*|#bBY~!TPu11bLa+Z13jR?9)(LpM{Qhd<1KhC8Sp7W0 zSg^Wa$ZH-3L(ZdlN=WaY>{tMQ3XKKtV=N%^y{&Yw7!4SI|B~^5&6V!K#6-=$hb(yF zX|!_Y$Dl-$ax3n_Z1vpTIv%{7B~{>FT^w_4#hUX!@XPC5MK_zO{O%dcHcmTs@y3y@ zJw4gD=PCE++rP~#kEG1=;w*G({Io?&rUXKgr%IDl=kSdNsfXd4n4N_$?yuM=e zZ*sO8%IDY&uKpu$yHKjgN1l7W-Vv%eKwM3 zJsLAc&bN4-baN70$nk%{$ir@+@@+*zPo9?np2*V(bE^Zf*r94Fzr;J}SojYvq`TzY z=h7#-)5m=p=GSxr8s7^Ny(ZLU2%J|_@rC=F^0HP?qtTxTC^TolfR_Zks~Y|AGSJ%U z8X{N|dRAHqh0hej5>kLS!NDf_*H6oWMK$F|E|V6}j+nGBf(@)V7jT0molB?}5>Qep zSVGoARA<`>LxI`@4DvFcB7@M5Jo=KeweUqK z$Qg!Vh(X+%$|wC=1pdf_zKdxF(k9NPo(J|d~L z;p0$0$36o;$rzh=p<;gDk#crZ;NU`XW+otjN7*n~35gW#P>zRG5r6gYcf< z&C-hUN74^z;KAS(x^I~SJQtj;2Q1*>`JGDmjP4b9E(9?Np@mQ|d@Wor*}xN6L2CNP z7zI3+;{iADh#=B#`3em%a9ZeNYYqQ0oLRAR?0E+rOAtrbyzUyR%W&Zys>S$19D4{b zTI3)6D&@Nydk9Owo06A3|!jXkNKK7;ky7o?nH7p@Ti>Sqq7 z#IuF|WITh~b_st9@#O^k`RiKMS~Z~$;L6+D@WH5`a~j4^3LS_)(8X=rXkLQ}c8!hQ zB&y0hICMAP2($qTQ{d2F@T0|pIrxSfheqS4c>N9z-N5<h$Ayd8{`>bmrKkRf_dTD!D#N1|dY!m%4^OQJd;VAUJ?ZeN-08k&B-*|6ea|J( zVq2WBoBN(zyqR*}({;)JseMnzD=uEx*6NvTXW#R8+~4he&y@Xkw(qHwYX8gkJzHMJ z06DnxIW_Kt-_t-l3MHRd$RCT9CyCkeb2I&ym<59vhQg*TH(!HC?$7w z-!mgg&$iFwAc$tsv$cn=Y=@q$y-*9^jx{_=j-IVW_C3mcR{Nq$p#BaQZh>m+*_NkO zU5Ld?GvJu^Vd&YOM};lWvmGt_9;m?lt%-UzAMC~Tz`wM#ySJ6MltRN6od`W!L&dzf zo~;?{oD;C!$^T*v>}(bDM8$R~RBQn(TSi|B4Z?gBXaI2Sbo>ommhU)GLCs}&V1%#1 zR&F0zT)XN@c84j_J{gzIxzGXPRKGZZr)NB|>N5^J$;<;v#kThn{mWwr+ z7JfnPb7)7vsTQm;_Hh>RM&{SD4JGK=q=&Yi&HZK_-ZXsmoFikR(z8tzJ=;yw`@kE{ zeLk9@=Dy0`DqEZeQL(k|bKNbLdhKD1sHI+OK+#sO{S50+&h_jYt$ALf=6NknWPE`B zJee4X4axJ|;oaX@Lv+s?*E~mY;hN|0Pz;>)+-&>=u$hjJWBtmp?s{N!3A}6^J=>*R zAG`HzGPZ9G=nZd9VpWRR4wA}8Po%1Cxfbq67MKWC+n4Az_>ZbKhx@8!@lQ?>T^l(? zbZwVnuS4D;?P*Hab}9EdmpZz(c5ZXOhew2gEnS;aZvs~!MT>i{V>NW9X!9*?+oiae z;8L{>z$=!tP+xcl%WAA+MAfztWy?_MXG1xzj6uJHu%I$ni(D-|ktuUjovm)0PzUHwR1T1ZwlH*5b7IGslBWQx z3s35eBmB!kU(zaM!iWMb%@XYvLf!RfS6e|~fp!aR#70TG_E<@Sm=B;+!Q{1VyRt!# z%!1H>8&*vj{^~C`?l{8mEi?j)hPNE@mhP*C{pA_FoMuG$dx3B9>>=81VzQMN3w*U& z=uP}yoe3WWxn)RA=`H)?^)|6etVj?94`JXF)PSXpGL>pIcM&e!Q`w06#X{#YK~bQ= z7i$I5?p|3@{%Bh8Qd)0#h7%5)rGW|Wq&1Jj+;IdQI}>#AFr4Lt_HmSa)dGN(dLSJ8 z&G!gBl|~>uzljqq7zp2jBhhnW>%$f0tssaCfHR6TK1Rt=IyR5z$10qUb^Qi9hSqem zNAa)NKN>{hA3&Zpd@HCZ3gRVb`c^3HWMg8F??vnsVl`onw{?WSL6_V%D%P9u<_&n$ z@Kpx=OMzn+5299lcKf) z-?BNgc7yg98VgdrbxsH z{cK&;Ca^71N+b^5W6zXB*7=f%Y_-%-|aetC=rXAB?o><`1ab#q$E9+rN~3ozr#tU`p4Ct_gU4 z9$MkTa}MvnR;ZRMiSq%jye$u}LH&HN6+fx{qrr-8+ciXs%u zImdYH zGmkJb*5CXaJMJE$IskELl$N$uh3bD4RDS}fes&5}Z*il#tf^_pMxYeLbR9qBpn5B9 zJY_iw)xQS464hHhsJ>LYg?_pgs@H0_aBZ#xYCX^db{QMh>vdlRJ*&gIzfFIs@v9@~ zh1;^N4G(Wy|1{o88&eXVy}x$bV=VeAw9ubWD6P))w?J4!diVEL9Ei6q{BBAR1otQ7 z_n)4Y=~3KtH!j@M^E4_aem~*DZwdzBcN6gY)Qa-Q(}FnI*uw8)dd2Uqe8#Yt0Za$+ z_>GG476`WA+bAs4HC|@RwdZ{z$+cvWKt9%I)v^2GYHj!y7=h~fO{7$TeDGCEx;X&V zSv=VS%>#u0DDs?9(!^r~;nj^7J5o6^A0)mzSPlZqPy9;KDZx3W%HLF(H5d^JQ776I z*{DF}La8QA9Lg6Zf{}6K{2TZMINzjJ2vTb`2*mI$O2+vMCo7!)1Kx?_JRHv`i%6t@ zPJ#0+2<54h{qnKjAYTjF(yZ{&u+SEhfejN5WFQ!t;Am? z$S+!$j<#{%7bIW?Nr>AMSxfDfk=4*9Fjkwu#xLR5gn|0|lNcxm&)4G0i;9sUct`O3 z3E(+&c9A~=9GZP~g6H()aQ5S8;-aGbUN4@DZ~=QG#^>A&^D>2gm1`H#Rak30KwG7#ug*&n$- z|1;j`@ik#k)6GBOM@vrBqHcN5!tPV>Qyhw%y?Ghyhd4|#FGZsSyREW?-MI4MmqhGt zfm|@3#yA1HAIBdDq4x&~I~OOgu{MxjgvVShFux?R1Irf?%OBiVVR_&eE-YWdHd`^3 zR>*-ZqyB|9IWcTAjPhK=H!RdJlY+@|&3xltVKk+J`t1|ASQAw<62XN_UlK_NTIPRI zb>3hsXw>+(i3-dG&JW>{QuuyT^&3448|j9Mo2c!*1+!mK4lQTo#Q~tk^RT*X$Gb1% z|K~?l`5W^5&x4AP&unxN^gLToJBz^GcPab;x?EQ1pK2=`MWkXQkFof2C>rZ);+E|D z6zv1t*#qnl6&1(~BD!!Z1n>Zn>d*IAg8ksQTz?DA5-+JX0G`MB@*4c&VmV7;^fM~j zZN<_IT(|}*d>zDDRCzUz!%yh0z6S26VJHBQhK*f}9EM^=`O6rP$+8;Z&@cmw5o~2p z&kGpGI8;eG1iM2AiIaAqo{Nvr=W(cNO@yjyG~AjglV674ip;=7)NK#H-aQtsl$+z@ zjr6=}`e&ohn*p8Sd6#REN1Ta!P)c+Ny$hwC4EBegS%Zyi4ObejaW0UKc?S3l+)5tc z%)hw?c*ipD0GDAkV-0Wzei~hLR@qIXi>7E{WCKK?5cRUsvpbHJevd8C?i_}awz50) z@hCmmwU>2R>KY7eGFz?|aPIMSHg0M%eWFnqdsFeXCeXZs0eGXxjP>fJ*8px!+V zCH7?2R;X7Gj5}2c%}*3Q?vvGLcE_pjME9gkgP4#;3a01vTaW{;O-sKfy(O%C+#-abeSr zpDG){4KN_ImmLI-C>t!ohYVrf3tYjuALkLT_ZofHF=ct9&&n-38l8q`VyL5Es9^+2 zgOjxdq%ZGu%RBn3a&a*(s%`n_`cy02wlT}XfX|^IpLAgaZ54y`Pw`1D{5LYF67A&G z(M4x#k^4|kuI5Lhl~fLR-Kr-*$Uhm&o_ zOrZ#ymKj-h^TCXnwC3@r|FlRCdT+zuv?e2Sl$#xBSQ4MeO2voP+(x0*mpL?x)O`#g zqO8y)A%lfj9;1ne;y3<46gR`TXGw)~oVU4f!BA)6D@5MHt!P#}=rFAykDgIv3lxDoV&3@dPH!dEhxttoH$F?!zfwJODLY&tk`;PeGVwW|kU?ayD93 z12eAYr;-#kjm3l{eHBt}`8G7IA21q|-cy{1xi!1vHS1R93mcwwJdGtDL^K5aN_Ya( zG&B1rSmN1Z(S=dsIu0>8Si&*56D#tmxrqPI!Jnaqe;EE`BM=Q?-Y79h7LPFG6IU4$ zGRvc+Mum99E7C7~2X!G__B*R9?>nq(}L4eNOO})98?AbNEaYb*wR_=Rkk9V3je6S@Rb(=*?6OzLEa7bbVvxdVN)RlNMp3 zS@mH=WLNrIV-xv#2DM5AUjeR^Uc!gSKSc3St3BD=iIg;;$k6~$jegmG~ ztKgEHvMc0a6o;1G3{xUfCytes!8f4>8Y&T?AggG5NU_e8=3ato%&GXN`gt@w&0GVl zE3JMay(@%DDidC+MocJ7x~yD%Z4AD4YGcO{joXjFT1`IFbr-doH=;&)FukjTIt?^b zyzuq)%hF8*mtzHMnNrOwcr_GTXEjAV=K+^mF~}wrH?DY^sYWoT+1JUa$!2@0RMJUI zI^Z7&jGd7?49tMIe;y3DD^xr86Osa{Hg?cjoQ4S>t|C8Zfj9t3c)_x)q_DSo^>LWskhdT6Hb%6IYMAn8|>Z zKSSuF-urlB=eOzO!jGLk=C}3T$LHdGJPO@%`gqXJ`}oj~)P1bNefIH(P;u@`AE#{j zHhrx7r_)FOYkl|em^^15fB2xQkNLRR$vmzU{d@8}{t5Tl$BU<1eGGk+M?2%05Td>u z{MikPoCePm$-}b;b=(YR$vv%O73BGz*75P{dtS$o&3j(Q$}LtMf_cflsTWs*4wM1W z<(tYJpUOA&Rg|E%6a%7?0J9#z8>_7y-cNB+N(d{pqrm55|135trQS{v1wI*7LMA4~ zfgg-F>mdx|5#Sfxz(Bl}iy@e?@gIckn+n951RadyU9n!72KOl~xa3$Zd@-arO4uGU z@e;%+P#cM>++pC?!-7opBrO1l##_7H_ENP2!Re=(90JhJk&UNCo$pc zF+lr>>H=Zo97Jc~VFl!=Wd-uh_y^DLVMaSGLZht?yQZx|qRwo6x_KDh#`i6OKmR`V zK|Jv2rwZLY4mre!Yy}YdN#(=@I7-+Xr_F+)r6B}_-!=+^EJiq|e{xV{!rPg6oB3G0 z0eS0AuoPi-1iVq+5&9&{WG)NpwpODLKR{DlqyXzP9Bt^P5fIsh_e)re3YHet-+l z)Q9&%7p$#$jy$Q>ARPa$drJ!tBz`MbB8(9)LCYM#SA%`z+t{M7{WpH^8i!#Xv zp?Wy!kH415)7NR@tBUz-+Oreh?tuJ^{ncIuV$ zjER}i={@?Tk}l{0j*1+itWq>B)%{Ci8{si!_>qKSsW}h7Bkc^t$EDD1aw&UYF><@a zJ0lJ-Bz}-}PgLC3;Wolr-WiKV1(u?suA2DTDmmu-#`*X}627%iWJ~M?BdNXkR=tpo zvZyeG3lHZ;Y9MeZw0qBTQi3WezZ3JEjKG_45==j2-TV(RSryRZ>uvF%a}U-bR?Nb> z^Lxj-%M~XA>+V1)CDs`?Dy+K(52VC8?!Ab036bZ$g53^|TuQK;ewS<9&ccOv+#bY- zJYYu`Q!VlVZd#zvDe}b&v8$6r9tsP-c&SSL7prB z2{3PnM{Y)c&#su&Abhl~q?J3mcksak)S9*_j(M-kvneo7y6K5Sw-7TMZzp5kJIAKR zJccsZm^Thhak1@phIt9W=)HkntXI$r)CdVEAvp;b9uf$D4PC1xBuB`T=2;ka!MsH~ z#k>zlC#5H{-tEfm%}I z-aQ;07w#?5{flEA&k*;J`C^HABYs!7cNH9siF=1m_Tt|2_*NqBNiFZ6ibe#MpdvT! zCGYEQxe=d8!o9xsbqjyPMp?LL;KIYak^laE-2?EX{h!&_T~qBEs>^WU9jc^#or1a! z$RDl?xQE&)*4eqf{$u;PKi|nd*!wz#aVhq7*S5zouGf8?!nmU$%o7lD6y8q8xUY^# zjdA}M_I0!Gkf~R4@k(5Hrry1;n@9S>Bj|%5@b6?jRzIpd`hoJiZ)BC!# zx)l4m+o-k&zKt30#Ww~vB;uRw>-L6)CwX6&jBgLk;k+fr)NkbOMD}$bqvYM!)mM>e zEX&0sxbSdpH!ySM^NS(yu~k7f zKWi^{HTH6h6NSo>LG{o(Tnd#XbA_XXZJhYRXg01VdThdtr z0_&Sn1=g=;V7-;R($T;ifR-e$M#V+6J$8p4A1UkBO}OP9ue;H=_tLdbpQA&D-1fsW9JStcE%l^&DF4=K_}v7HODSGEeX0R!)-FyFw1t-`zrPbqqc z;;uyx$pQH58GxTi51%CN=|m%E4dBhUCDFq#aLYpvVLH-Snr|78*d%$&JRPkPy>i#> zYLE9g`b@p%B>dp$HJu@xfLzJuqujSRx=jXrG5O`e90g}TVBX3`l@?5-ZWDp|YM(dJ z-sfGIVxLE5TjektWAwmw*yl|_N$vCK=Z|}$+q@LI%>}r&besF4sJ37RO7V>cCY+A5 z4reXobIJR>GuT|)#q0!Jl+wq{(QR(Sj7faHz0dnSwg~n+$m}{EN8SRf7vpyTWuevLe%g9Xo)#IO&qGkXg@5u9Y=~0s@1ndf`@2%M&C+XLg|akG zewm6Z#Y|9XmS8-vwYva+oUI+4xU8+55FWLf8P4v`x%Dopu{U^AkUBIvsYjn8ip}|` z%--N-=f?K>D~Ogk;usMivgA%^=!ttpW4yTcnj81V)7_Wey!*ow9Im`wi|x4n+c8W@ zX=EOo$*B^^bH)0Zl;jczsljC%kq$0X-3uW$$=cG@@C_U>O10N4+6+VnyrMjXjZs#9F3482(&<0T>1ETJS zw+#OZd?#+_tD`)>^GXGp@8VGg0oJYk(g_1(%4ft{&B9MsT=gRD7V1-biL185099B& zd!xeo+r(?c@P!Lj%|1Z8trIOZ0u=>;HZ8=MZGC$tMJI$M`3zA znns1GE2R+o5OIE zy5JVt7|TIhz-VSu&9F44@4Y~P77{g|k!KY?Q{*Pt7_FFo_uGr{cJf~I+Wk}SMORAw ziW=WUj}k+OT1j&VKq%GWAiVtLQ27c3`&~nXvT>S+x;Z#~GA=^qg%a3*E}nvzDDZ&* ziQiVR9|(|V6z>56A`Ugg8iWAn+=O}BMfy7i9rR$9Lw})pF8aF;7asZxS2&;_yGWii zyJg(+d%D6B*Z+H9ew}vfCAb?hN14nO1A&17z@NqVcb@qY#AZC^PuVxeK?iHzjUSvf zz+qCs>87m{REcE%aWh+I>3R_hcnC&W**7(muvv2nG?#tzeR+(sW3wt@4R9?=64@E% zVGV9wFV_iH9@=~qMKDGlL&;Tn0zb0~&v+`#J&nz^_rb$);n{0O4#it&Gr3uPKU}Q|+60(Cf*Urfj_ZCUWxI&aH!-pn!VkG#tqJZZ zceQgqEzr}QiEquLWQ@E%4Ol{VPQ;9>5i+Tef+nlH`a>Kf|=*k@t?Y=iyt zcD`NSs_dUUdVsq69$yPXoy`Z>Lah7LoPRo(UB|1I{qq>s6`u-Vm>Qy=@jk{f&CF+e zxlTZtG5*qExjGnE$&8IP0|WZ;WqPSQYleKb(WMTi{oQ>%4iDR_1+N)&1%9zt3q0a- zf$p!4t;Jf?@I%@yFc;x>r4F9{x>`15oy=u}J#OjdqOZ}=1T(1A^2QNpL|_3bqB_{| zqnn$wc$f`0!{o)oQUZ@G9@e3Rp>Qo8DsN(|ti{7kxbU!kgmK%1o`-FkjkniYJd8t? z826<0gN8R#uM-k81$+(1IXSvuY4q$HAZVSHLWQ$Z7{1e$g2m6^_N`#Blq-cROVmnX zJs#*~rNFg;wNgMnmh)Lt>I^KtY9`Wj{@PI8U7 z+5?gsc>O$(+ngJjn_`z}?dwF1fJ1A)yxv7?m*c`iYvBcuRo2}3kE(gAmHZ1(VjxDk9|KVN6|8*E}wRf;&1Mr`Ig9`tl z#`NGnbpnD-TKF&&6*S+Al1tzv;6JPI@TrCWY_5aq@MC;__d@k$Nz&D_45{LapD#~pbufv6hTO(fyjAITRhmv)o zN#$HRCp6(q#wsbl&lD0BI~2icfwQF$4u zQvgB#9H|p=+a9LUYK2d0&_N}OGGw&wUw|8B`<52mUyFhkDS>oUZ=WZnb!ZvmM>sfF z;tBfNi-$t2=_x9oJ$i+s@j=hPI5PZ^U&+8Iv)BE&@C;1&CQi6K9GlM{#b@+kd`@I- z_(3#PN9xP<>C%Z?$Dl#%PXYXWQM7Y0IZYdmrmgX4C3bb4jM`+7eb8in(KxNH) z=cy&w_c0|Se64WGZWyJlY>+47^Z#Tzb_MNH)poE6a#{$Dzdg$qL-PneIDd8oKBQ{5 zhv$!Ymn}{hqK;m-zLludu@~Kh3-1s$@k?rmE|Diq@G-wl8bT&g{H*5fUX(0fp)>HY z1VY~r&9Yd}JO)qF$BXZO=DZ(6DVY^E0At7s=13X)f<(GuUF!RXN{MtMj+@{(E`!Pt zIS*P-)b5-dE zE%H5-D#|(9%-=CFVbmCMkUVO!!|;6=4(+h{{dj4`%{vwXX3Eja+m)nEH!lGKA#Z?t zPk#X@K{aP8N-Fxz&L5zLDOUSAH+;?;R!#|YfCA90MXd>puovEkEH-(Ph!DU}Re@BF6GCx; zNmNnmfn1ztoDjIK0AdLz_INz&Ao+p>Bp;H1SNckHYH})E@$` zXB~~h$bT^Shzruvg83eI=Ye?Fjs0>4uDO8N&ogjMlS>ec8V0Dxc4n4m_8&}SZ^2_- z%fEvd@c$oAzI*Za|3995_r~l0L_GNgNXjq@YA|C?mfjuecrw(IsTXBMeOs|CutO6i zj(q3w-M`-e8Q}X!58y!eEW_6gQ9W3ngPc5Dx%#qV!b44?etZd&IM}hQGq5gK@#T*~ zO72N~`QfkO`;EG9qaN7IB?mG{_%^cB_5C)E5BhMFrKa+3|g zRu2T8~dg2xGpcF%z7i^Pi(ucij01h-~?4n07Cuu8aqs|1=(WUJfkm zJ@8x|1yQXUPa}}|L;PdKov#8;N!)n_>WIgkTkl|pbhoNI9(R6vLfrX6YQ}D2>(~et zcP=b~g<(=3MrH2}`K^kthgTquq=-pY$n) z5gWb0M&YE5B;wdzzr{+#w>j$D4A%5UpLcL;ur1c#UbJkb7Tc!i4{+h8Xcd1h8!=i# zdGs{n9D`Zz7)Kkqk2i2e^sF9z4$p{wM;-E=0eELFdVfRglto;0;k7h{BeyZ`i!jNgU7>3jUP#K*4= zQ|^r4!?^fQjo;^RlIe5&4j+&>elrkk$nhKey1%(O?A1SNVok`kqC;8ZUa^J`ptA9G!lwflp0CzK

      jG|}e z9vAAsdZs<}-V`|NguW`&!apZ8ewC@!_+G}^1)&so&@~lSsnDuy>i(EaFwD%^Y`(u$ zFRz=dcRx>)A)*+!Rh@ZYMrC^aE3K`q+uqkVG=AJa*kP2{A$)E)s%sy-nOH2;=Ak)k%I4G26g7m= zS^c8J4v_{;#r(-hOIg?!a{jcH6OUoDIEVLbLYr0(|6KpnWPCnj?O(>CgTs91-9TMQ zWOxn+D%6mz`;Zr!hqm0yru&+XNh`$6Y!}5xH%1=gA3eW+Hby_xp;cw{t4weFI3w6C z0gKgW@3Cy}3RLP;hc~vpqc@t9aFe49C5#rn2N$98VJI=ukzXvEoZrBo@j0!gq3X;5 zd6nZ}r0G{R@%YMgteVWL@SsYR(}oh85*RjFZwqw{s5-MhroZvS{=rYoO#Fss;GH7# zRFs`H@vhM8<}(xMwIP{an}lBP$CTOh>K_JYr%6IpGL;V1=C6a-CWdk&NzK=gIF!*D z97l8jw?fnnM;+Ws?6P1#-AW}<_XwC&JG z{udyQBZMw(8sC1(ZqxYF8yy;lM#G|UlP4@}^ED`%qm5Y69Ib+!nz9o}a}B-I+-rDH z(cEafY}3`#xC`Pl59eQhYcdgDk00#4n4&u@=O8DSg6Wv439e;<)~dkJ%D^K@GIRQP zt`nL<4aY)4GJoG>?7Heg9~DN+Ab;NPMt<7RyHju?QRqvM);*-dFDW;lg)>E(c8Bug zZwoc#F%F>oS#a0`B%zWPWD+*YS5%*aHKi!Q@mF+OTzQtkH}V4r77$<6nf)><2lV#P z`w)a!b8gVr4r~lUz^)j+0}_h@HV;eEiW@0onKxd2`96MG@^)1I1jTK>I+u*a=64ol z>}Y+JC1um$deS>3J|f}_d&{HFx5zM<-8{h(u}kA3wjq^>osQ4zpX%Ey8}(Pgig6KJ zJsAfWR80^u`!mdOwM~O%-|vkE#}gp4;FPQ6?084cp1Q%IL3*1}&OS>Ymo)88x&+OI z#}UptxD6g35V=ULav4)ot;z#_hRT;=GP%D*W?iqGC|@D!ISAhN=#0Iy&v69C0Bz|@ z8I5L!-ZHQ)7&B*~*2$QIs_`O%@55y^{P{8b+ct*QrEPl)*(*bhc{{47YKLZm*6lx*nss4h`ASj$@>xc1*unr zUyzyax-31ojQnD+GulG$Ptk*Qp>Ht6AA$}--w3}Lffa)S4Vu`#l|#ifBv+r}9d55c z-g=AvroJjvUWa#cF;X~NF=2X|b}}*8{knOiMe)cGd`j^M8H0)b5_sWXC+!k13^}(? zUT96l3#Z_Vagp5W;spb;WlbLPVXLOmv|wQPOI8@=P04cOlw2%5GGdQ`YkQX)) zTc&sV|4<0t#)n}>`Cuc6RAo6>lUD_@k>Pr({^{^W-QNwdEGu&?GqbE^xwdj0SLRIb zijzs2kUY;AGy+dHf4`9HGy>`SoEL39%>0ie z9)L^zWr`)=_T{`?QZEbsN2;LXOkDFXghdty^l-(0V+JBPE1#!;S;;I|nbBY?p$4eN z)?W^@i{jG}vL9%QWg^lW$pGK>)xXVEHj`^2$tJOg1~q0i!HSlVK~T-)%Az*3eWZ5h zKzyM&BewzR31e?xf(Za>o;%Z+k}+m{rWWcU+h)vXc=lF4Xu%$9&AI$MF*%-Da-L)! z*m`OPvc>bsH}Pb&NY?(p7zsi=KX*jvy>2~FkI7B{d)0(tW7Cnv3lAahWY{F1?2UPm z4FR4&%enB@1GPQH0Q_3^9p6(f1?UAsFKS~`>S=ez&svx{S4KdMc}hRSUsp9Qw{mZ6 zUu4G;=Ap7Y0RVPT@`f~NBka8pZ)(`;VY{hHAA17Mp~E9%M`&TnvHS)V7LgVm+pj;) zMDjryS*NWmJO+mv;v2@fSq2i)TlMPQ!?$D3giJW->ov!EQSe`NvrXtr-I+85t0spDYn9g~CQ7fcoTRgO+%H;+pI z^TQFCq68REr1fl>PC^&sGHjVkhDD3hqlHIsr}Q`+_o7qLig&vi5P}h3ax>{`a{_&F zf+T-ylOnIpB(E1_J!#UGURwP;ygbs()1|EDHTEU6sCd!L0RLB4^)t%rD+ioKe{HDS zp&!EIA^ZY)7TVEIyQ7Fw0@E}uoktJQiLYvMzltwWrn5heT)2ZLgjRfs!e3D^55zxs zH~$NBD}{yr45x8-}Vg_&d#dzVOg5#-O4wfZn1Ty#nugqmt@KuzRo0}R6Ux= z*Q3f)je8Pb%fL^41JABb;_JPB%n{7|c6>by$AKjA_3!fjLwr5E?%VQp8k_V#&DZl@ z?v1ZAl@cV**Owi)t9*U)B!{mvziYmJ>)1rTZo856m53XOd@Zo?&vufRhp$g_^YxKu z|F`q?YcIz6`ufctzAi>0S$kbESM+oB0@`&|{-KrrCsM(+c{2HW1y`Uq2wan|6X05% zsPM#J$kxS>s3$3j8oTJ%GVGhK$=Nj53)iPX0D9p%xSr!4+J35b=RTAi7F?frA=%mu z*J*H6vf%n(O2o)6H5FX@PPEzjEj($#^@?0!>yreo8{BYRiiZf-+ykVB>m>r$OH#r0 zlGwe=6k9LR!r7?FhU*m;T(9uLHGHcaxE{_Xorz(i*0aHZ>+A3c;hOP3gzKdkGzHfU z0@o`PTrWo4Kpd`FuY&6p$#A{c1=mZO$<`}8aJ@7&TL>?fstn2 zhtI?;ey*3J6LGk%v-aMA>v|im8@zDMRGe|Ru8+et&W3XEx*wb2P!~>Kj%~k=1hzSW zz>tF|8LuUe^lEdl@Up^d7hf-lO`bx&USjqK{s~?;#POObw$jX76y^$Ek4HI<*DvDA z#_Q)$CSE^@zk=6GQ7{j{KMJp9H|xRcNBh9*#V)+w_JZ*B1*j_a09GFguNhDfyWwaT zUt^cI*=$Ue7uh~;24e^WeRj`DW>fDI)G z5}2`eo^PXI>UF6-`&y^mEiCVSb`s}3efp&+ZqCE zaI*Fkl~!m5*A%^f?4fu0vCTTpLE*}lrN&S*C?+Q(dW2^BZTP=3lcbrvya3R%es(RHp`GT~qQhlV-pD?KIejaVrQ@${SuU!vr zbo%$b_yCDAg>B%_GzX7i$3DeZ<>ckRrJI|vpur!6cJ!>2br;QYQtE2|TY6V5=m}m5 zp!uPobe?8qCGz0JD@s=ZFAzDg(Vx(>!I2yBm!L{@-kSlEOY!c~FQEOk4kwat=2@?k zR7t1&80|c%_+r~T^5NZn@0TEPG}!Z=>LVpSkNWBJvrD!({e_QByt~rmU3h=t`_B6b zz97r#3lhzmgjV$73{t%kkk-9+yUQKK!GM{v-?aQea6D3}Uj7V*(5pqd>R7Ni971qT zN48N2r7|2s3ZYy*PIhbUp^hooAceLUYT@~yjnH=G5JCgHcE`=QBSvFbHZ6yc8+pri z2m!CaUBKlPQfi!eUS_H8^$Xc-`-QCCQJ)Q#7`_poCD=2!r%~W^&P9&I!q;;c9g4#Ob8qt(%VXnj3Ts? z&LSV0H=#28WK7JHrgIBbEq)KMh0?jETsOB3>iKcwDW#oa*g2bU)fgY7)Boi|<1BVWJ=Ahd?# zYjs0Q@3sdQ9wZ-j`4FpaPm!YKzp@IOP54&abLw002xIY7y^P^c=7lj(UfUqsH!swj zw)?!$f^Vke1*gyAPjVo*0lI}aKl~9}^xfo#hn{xv!#=1`_`#eE!f<>_zQ%>3%g?0* zpOTZ^J|(@qHfi9RM+C6?-eza+`w zzvpnN1t$~mvD?YyGHZz7*ynOG`5Wog?PLN4KZGNE7m9gE4qO?uFv2X;94C{|C;h0e zqkA6yivG^_GMNv#1Xc&#jR))X>SuB@1ghg_vJBSM;X5F(^H3oLb{hmXWKP8mbT@e( zH(hOz^Rg?cTXWn^L}uG2_OWm`v848I2KPm&e-XI|rPs$NTV(3Xwhsag(%@H)Em zrSv!9_fz|uaHJF_pO7%LPEFbSk?(I*xD77230W6IBo=n3H z+xKJw${eiVOlSU-?+G(LxP4DHg|>8uR^yyQ+oL1cj#(Awlk|;{Hxn>b2#L%QL zn9k|rm1t*5bjqVdKa}FQ9}4r*IesVsJdd#4K|c7QkkP~sN}E0f~O=q{wm}jWONzigWclSD2uNZN;fEGWo+j|a zM7*K+0k#VP8AN(o6wZ)wm*Wbx)G(I7am6BU zhOb_`Bbqfm^*%yduDn;kK~PwXe;gyQYD8ez+OLfLhQEndGG*II?}*OWW-KF&KJGevMptSR_wv#sPxDx28gs66gCws6yKd9|Ef zPpS~>_rdrA%w$dUY8fyVvvZ;2(!!LvmW`~FPq|!L3KLvfjyw=L^;L9fc@aqp#mn!aK9t82fBX8g+8QNn$ha z0!uUJN|SiG9M3Bw9lj=|`rc>NV}2cvmY+jpREvFVBuZ5i(kp$7>Cf_(T=lE;)$^(q zR~6-pVI!lf9BpOXd6^Vz`RmNLDL-7>QP3JxENYgN>c~3vJoiyHj=NFwdb}UI{W)8O z{ys0S%*;r$XDT-qXd{TsUKWlW^*d3gAL2@hZP z7d9@=!!6iRtM!QR@Pio%JS-~2dgZc0#X=CP>)_)_NPOf0WaAYU62Gk2*hXRzcEZJo zO%ell89W<+#E)Dc<7zn**y9@KV*0GOkhp0X+b#|(2jL4g5|^Li;o^VdCku(+<5PVg z@m+&#E@q}u8;SSrCtPf~)DVg3I+29Lwb*B-K;i*+C@!wm!g;9FLgE!R60h(gF=O>z zNc`J$;R5BBVj*!A9w8D_{pt9mSV-J}g{VT}C5UMgBwmbLMj?=R1(BF~rW8oLSkT9} zg7|3omf#PNxIvJ(Hui%h7-n#BLmY|ejhVrp{k5?TSS=X-T0!Ea2}ryyE#Cf=T>Q9$ z#I>>Ex%dvaxYmutwxt_LY$ID=y!a32ciZG&-98h#@MDY^3t?YH32x>z^hkrRZ+ea z_)A?AahPFw<_^>g9R550B;&A}Bk`}vz+Q)oy+waQR}>F(0}{)Cu0io|jF)exCGfCv zPXP`q1b*C$z@_`SS+^B5Yay`srwB6&?@qu{Fa+lmi+4YnW{syf4%p+Fig#r|Gylpq zC-H70oMT)Fyc@i`X+SF8Jr_Ep59DL_L$GcVk##qLAH&jeovz=6IT1&yZg1`3(#3k_Vi2oAa?RbcMAowf1 zI|+*g7w;bVb$?ky+ddb|_rMQD-rW;F6#L_Q?1$p2=sWO3v1=25mOlMhlKoJ2{oNFP zDE7;{JRZIHq3m`&z5Ago-z7hk=ZAslQv0DS|F(W8b9UVig?aPf^8(99mEYxrGD&;t zMJlC~j;MDhloNL5gyQi*(F2Prp)aULMv*H2!tjemV38Jii!GohO098&c%n3GQQl*W z&En{pX<{)x2uUP?9mm0y+VF9O1l55k#}Gk56~tj!oLO!jj$;b8GYBSU?aDVLfDDDf zJos!Nq({|(9@6!qGO)<-FX%ZJzA1~V*d(5g4#y4T7f5hSITUZxt;OrLp+z>}E4Jqb zfE-J5+X=^*lr23If0SnJc3AZ7hSDEJ+C+C3*6Oc~H%Qz;q%nr7yD|V@2Y1cTN8A0X z4BUpU9VT5%(LM}B@EpCn%6A((aRHbyfn*q2c0qsGn8Kp zyX(5&oR$Xt=ZmZ2{*onJSi)Tr5s+YK!|(N0WLge!ilYP4w5)S=1gZU-uPdJ$jvw9~ zpZQ`>hq9lBKI-e!Ctya`Al}Phqh8aGjv+wGr6Fl-p247 zWTN9F?CKc)aGjd8ojmW1;eLtF@7@?fso)vIQls!#+)#6^c;kOy3{$n4zHFoD;8KzU zHBAl;CL4|d3S8hAOvFh^#Q@(A^l__cF1y4V1Kj;(|1=z`H_xH(9A;WX;zq0hhho#7 zO-m@8Zy}l?HZ2Gf%885TMT0Oih?xdz;$O(?vxZ>XYahY)LtO9#zCvw5!{}8=9XAL@ z6AF1Nk7MjXY`J6MPy5qHJVoEWI`Z50E!*8UlKZ#lTLZj0Jbn8mmFjliF2_ZmeR~0i zoyL}QJAEs3=1s!45BK&h#>I}Bx3?4KEira`^mfjh7H0O5W?wh{MdrS4^f3>UmWvtB zL1J;v{4nh}`8!lSvK5c)%A96$2_+{%Ou$_)YKk@9z2z0r?H1UK5LOZYrh9mN2fhzGx zmQh0F%b+O>^wu*Cn*oRg3x{l60-NM20Q^>UVq*}mQ~csa+F^WG9RZRIj5MY>9QQPa z%bGcQ3t`;F4G4deqV8}0f*bD5oIGf3kuW8%pB5gjN*P+X2qol~gFf<$W?!dFT6tD! zHA9@YiXylps`3fEkE;+;C&yW9gyHKf@a1V?$-G&fhuTO+hJRFOAasz5=d9oZ!zwln>s^GJDt#T=Q*DNSb5(eM`gMmJ%4S51+bX^qc>SNF*-yclJz7@Wrgv+Ptsdjc zomZ2-vA~y8en9^`T zJfXfs#{UuOV{JUk8_Ca%;zWG(-BK|e)Rq~==fl&+D4x#r4aGC)wo`l=63-dM zBaxBLC?2K5E28)mx}Fw~){&yEc&r|1H;M}}?ndF6AkAi92P%g=>430cwxk?%a2OaE zx2Vq^8ufMVq8K^oKu3&}cfe(0bX<%a3yN?A=^?o2MU2c9R|xn<5SWUGb~VIi)ndBN z>*91d^EK8U*_RI`Z|1pp^KVeQT7&y16y1}RIJob9W>41jd?}C{&8V?0`O{2nVQ1tX z5!%vipUI-RdT=2wTs^>2eWb&6_GZ#L#b6{Jt@Ld|f50klkk4hjv9$xFcV&Y&I^f=^ zpHewa_jgPv2V{dsHWZskC@Y$o=)<%ET^9&wH>*|NxP#M32KfW<`zU%kN1)pBmPyclM zm_Wzuw-ea;dc5di=gkHF&02`OZS}2~8t*lhh$_NGd`u8%0(Q*riJtPT!4oizj9Vyg zGBPn17PK6I7tkXuJRc40!7v0m&_sRjg7S{*TcmThaZ@X$$UUenp?!6D&DB05xOswc zs9w^+PG;S$`#bX+q^CxCrwqkKJq7Q~9$D~?7V%4E$X?Q+4>l*@0)7V*yKbv?)i$Bv zojL7RLw~j}x@jLUGy@kC9Wh+C%G~>NR^M&R_2XpBGyY1i?oyz?O6}58R`*NA7k1q z4%mXCn*$QXRR;iBi7RRjY^J)-Ti^Zh`hJ&CUm{0Uqdtl&p8ra5RZT?D0~JQ~LMeoe zYO1jGK&4S#D}~#Q>cvv1Hma9MVS!Q2E;25tnn6oYLmAbaYS^BP>Ut?GHmX-hVTn=Q zAO(oSD?}V#E#h#dh{IVT4$DLw;*=eT!?_fP)fMtet5F@6LYq-tDTQ{U`gSR7G%BiD z=uJ8j?xVhn-II>n_GOJ+I2*wZWJ3C3Tsmgr>@-I@?tnXXoR3^f==n_?7{^!4l97YE zo{3Gp7c_Lz`z{$d|D$1QMg`CoV^xmTl`Fx>OXz|{B+sMR7m+**sMI5Qph`~d2=u}x z6n|2+bK=!roltEetz041!s0B|w&Q7sUGvDUll7>CgQ;avK7__PJ%aToZ}*@tLPeP%zBZ$HwHGoYmX zSf3XD1K&7DB_9pN#*H0)eYW;gLr-pG)?w$RsdJ(5M0LpDnNeg?^N4duhE&!dhlPDC z*tMWm*`?9eeBwzb_SH!_?F3*KxLd(hILpFh@yi#yCp_V{hZ4 zfllm6olU~dH>#iGND{?wMdlkYT3Lj$2>R^GRoYYCN%OTH-5NU(Q;SA$7R(?D)?1~$ zzV#~K+D8lj!hY*Ve9Pa7C2pS5sL2KmD-3ekFwi;w4#jxGE31Rr$v!vTe#vKW)#r9! zurz`@LgX!U2-(;t$u4Vfk@*EWYk~5!d*cuotnP(kjd4T2$SBUy!j0UL1#?4dsC0EN z+6xDIC`YaK@(`tgrb)}$Qnnn=IW4EIz#NNBr*CO)>bjw8#L(MMs+aVBzFEv+_UKGUC%#^aAOwBAQ*P_NJFO=8 zsDH&fef$o0AGzem0v}6$EbtkVB1?WO@Ui3vqG8G3ViaD6khSFYs6~98)0m-R46xR- z3o??(1Zm%H#htUbWX1bIsr94B*w@djlmerCzas|q2yrC~7 zo#(LgoXTi~t-+mL72RqwuX2P$k@-uAaaRYSgF$u!=wKF!4yIOgFpEV811(M=wK&wl zEK6>W65R`(##o|TR59+!v*nwOwp5nI(bl}1_}Tl4ty-E(`B52GE4F`ghI)VD(xeyC zIo%OfL0iD{J>T@0A;B-Xg^Y@0-4=r%K-&YH1o~ z%qrb$H?uMvX3@1zb&qdz;TR~O&y8mDOsKSI)`3R8QJ!O*vK*N<`ePZ4rA&FL#2jE6${0^BOp$J+|&iRRHDCG@XQ7DCh}1F3x-1*5ev9bpS@$k4)jNi`!w z`&df!1a)4?4)zr~rrfpf>QIM;nKaGO-s>f>$>($pk-a6_zEMBrmO|avIblq2Gq#^f zuh)@6uh#*+9-f&Ez1~LIrD|a=JQMmuEsCo@crcm~wWt1pc5(GPLh|T$LeVW`+T)3wM)C_yz*@Ix(vPQuZoz?XY{{}Db};#y`rdo$|FAV zOm3E9b+7kNbM9Pe+_)_; zmp0r3c+ODVhRfU>7WZ=p;^zLD2{zo3NQ+5DOq8$KehT&`c{l91b+qH+^t)~(K;kAB zcDBG)1k_V{#kOpB35^Z7D5cb}4o!8bq(V(%_lvz;2?f-nNP{UldfIgp`g;^s``@m= zV>c!A_gmU_n`qnZt-qgdbM^OqT-}FoyWm$k9N?`%MLs@`t>%{_`t<;cnE_NTn zO!F_#cLWY88!in;whfmnc*ll285fofml#BQaj!Pqu7_fmgh5l|UUSw}R=l%q6A}6P zIG1&C`O45AOTNxan7Ksx+PcABU0uv4tsv#gz4e_DukWOU`VuK&F6yJa&f+VU2^Sjy z=yR|UfIbHs0hn-Mzkogm=3MA=pzXO#v_059K-+`u1GGIb;X>O36E4iTFyX?Si|s?3 zY#-X~g9v8hxhxtw1 zeu-iobL!Z1pN=iM1v5DB6^c)fO;`AC8y4{1weer$YvYF!*2amWy&qO07T?Xb7srlK zxBO+Skmkau`$4y*1l#c`dSV}Z`7tg$2M_jT)@|gQYaqyAP}rEi$@1P{=8W=Tp9X~7!gjwx&5qu0M~ zly8(p*{x5Jywt+n7@+K^1n6fj{H8|)2%Ln!!b%$U-8HD*$hZx^qQcnSc%YygHNw2x zT{NbobM`xU^bMu_9cr5mu0ZWxp6w_Ic4#4>7dFXR-1lrm&J|~fUdDxch;Wz$SBim- zweNvs^4H<;ov)(99)}?sHrR~$kTs>oSU3ezfyY)Ee7~TX9sLCt_xLZPO7C9~?7Y53 ze?xkF+d&i!vLG!--Io4+o!Jkb?;Seci>-%W z=I_Y-_j|8#_Yd}-uj_%>l9xc+&(5Pgw*%ClW{yIC?BC5AG{~m;`5!IC?~W~3-eN4xBlX-52upY^*x+WUm_>*{1wVA<}HZZaxL9C zHzIn?T=vYe=t6g1%bNk{&KFAox^q#n2cSD=NA&<~yh^_g8*iQ5fsI$`*J0yT`gPcN z8{{WQM_6Q0MYqYe=)%S;N+5_y%c9$6TXcI7 zmfUPdBR8N!yC*L%)>6nzYQNm_vgV&8QH#VXanY;1P8`6L#GoHXh2Ndo`JZahX?O8BnT6uEVu8YSVZp^c?TF zRzhXRkGYSP%{dAyB8>TQ%Cd_!kFx7>j2ydeNoQnJ@Ev8>_2)&iFES)U7e+iyTfPre zEIo#QffM-aEe|-&mXQ;YA|Ui zjMZx(_E9L*Yqqigoo583g}Lnnw~2bevY?6DGr}6lhN8%%H*()A7iB7_6H`Ph7DZ^V zuT8a<=gGv!g$m~iX$ch0VJSf2Tqy-8oNt!`6wcLBfWn!ni|8~`vyg@A3XqCkvq;KH z;an?arEp#><=f?%B`jMC=cOno_f!cSw#Mn{uG$J;f|3zY=@5MEX@lzN3s9%3uejC2 z8E6f7|6A(zOYI6u(uezV)^kM9DYqdB!q9=GkMyic+5L zqOJCuZaf+(lc^RI#8mUI`smd($R^CBVa+6G^t+nL9BAADMbe5{{1>g@U)75D@N4f= z>M=0Fd30w|Lm6-OmVVPFq>CE?zeoeV`r<5F00uY|Diln4O$uiJt$s&@g7?6Tnzx<( zo*}KEt%|MSU)72a@vBiI!hMge$15o%BQ&HbD;mF4?0l($?EuJiLX^YxRCXwm9Sb-r zot>6Ri{oCL2r-DeO=v)Qq4Nql31I)YYo0A%lgJ}ur9m|Pu|fRHuCpl@p();_z(n3j zS_)`k+MksPB62l~q4LdXTI3R|M+d~K5u8?b9)fe8h2~mh3OxwK%P5sUi(6zc$JDOT z*Pm$VRfaFIb+UV-t?u=1^>wrHt`FrI@~x3Fl%uSn|fm^ZQ4zZuM!yz4m z)U-=k_9QhMSypa8kdUUT=4W$o_qB*|@ zj2l~VE%ttB;i7jO;jN^u7|lIWH(Z6aMUlBTUU!rv$D-x2%aBh?`Me`Xt-T}NWMZ5= z@g7WcXKi#>qlh8owDE6d;*RvQ2DD1WV*QS9c?{=2S)OP(|NGmrYcJ0RiN@C9!o6$P zB1~LwZDK83x2>l0Z>DLu9eO9rK3=10Qg-yp#G1lQs3}^W#n1c#KN`VKo?Y64UgWQ9 z_HAT$U=Ua%cJz%j-Of2bnk6Rj=qZB`Tmd^e)PBCY{&3pyFE)Ie$E44Bz0~lnp>f>b zURsc$m0hH?ZPBqb8)Cr5VCoQYaY}(vzF0q<=HR6u(E{H_Eqp4Plb|NN5VzbLPT2E9 zzV?3RFi`n;^XK>%3cG$d=ohwyKt}<*VHr_aFeO6^_uzBYM)}B)1|Hz9+_oTFioIV$ zpz2Tv=2C;$p@shp8S0qRsZOOueRCJ%WICx&l{gvN(>vxspZd7yQ@2B(I>=@ko?g-> z`c%}~R@TBtXTMIfx;PhxA3}qyc`1J#N=1(i{l`x_8e+Y?1KHNgai&5}H4OJkvl<(Z z)6)zrZZaN6y`8h)$JC>zX(m!tT1rc(!@=Tst)pOo7U2OPeH+qkZ;^-aUhEf0Koz_B z7fvvUtwUUbee8E)tNuS>L$}T)K$@+R9658R9sJ)wv-u{twNutlnQ5GxF=iZ2K<0rz zh%KV(>TAq|oBwkXEUTaK42U&+@>M)JrX*Jjug2UV9(ZpZ{Ofv#aHm+e? zG{CU1RQWn_E)G9iHl}Kj_SD*{@DTZAL)ng;9F#$N!ep24b?)Q z;MGsCC@n_I-`AIE!_Ev;0a>AF|-xol-s|4QF_ zbeX5`g;lQ`$|k|ZAMt1A_t1)JV@SNt27xD}mG-yvOhX`n;cqF^D%E?HtIYKv%R5Y`<1X}`CEI=MHN+nmS7gXm)~IWlmOZQ>#Q2hAeksrowUT{ zc|GTzQm94N;ITEn!Rh96D8%xSayoYA)lTen4h+pa|4Un0l4A_kRt6c`C~@w)ba)od z6U$*lb6i*7iZMqL7z3w7$&Lv*9IJdem5~cLMZVn1$b~4_bb9g@&}lrU@y|eS7Dyr2 zL!U(If5s+KX8%Tg62P5#ObfMDsk1FX@rSJVUz7GHeq-_NIcjAxifGhB9^hwz>Be^qStKyk&5O4T2 zs_N0VN$`##KAQR)$aFIjnQoZ4gwH}ai#w+tgA+ z%++>d{;|gQewz4gAwC*wi}T;WkdV$Zj={6I(^EXu9F9t3KP&|)9El9s;^5S^)Sko8 zM^l-)5A-0J?I~2m;CSo1i9+QD8D9}9Ja61RzKM&9`|9oa`XQbap@MuPSi&Ku)7Rd0 zT6L+R_!nPw`1fl(QL67BYV4;^$}SzRg}2~FXmvjkKX;)l9kbSgJROY;EK2F%GWA$l zSuc-Nu7Z~NDrlL1n*X9P00Tcv#pyU321__0PztMMBY>0mcqV#=Oc7URiNeWhR^(?G zT7}@Drm2>kvDy-Iw`GteZz_Sp#iObMZQ9D0AQNWcb(}E*cFkr*PDUuop7;zAK$cjy2H!U6xYJ1;OSGI#=;DIR$PF;tBfeeN`DOp#*v?y ze#+)&?x6K3_tfNP*-#hYdEN+~4t{RbH|j6VZ{oPywis87-b0Hzv4A3Z#ln|k{;&G0 z&AF?v{;xkjA(zr%m6t_w-(-h6(k&T{>n{qk`)M^+o+9~umh&ur+spZlbcF-(GAnKh z{y*xz1un`e{eOT-NvCF1OifH`sU)p5-EzDXg5w3FP$SK>+irB(`mf0#WTFy~3~y6x z+ilzSQrYIVt=-J*vW7x{W`)Ld2Z)9HgDI;OmAteON70aKOcEeLn$S_Ju1hIuE_M(WfsKgkCoiny3vq3DZsOm zJE3<2Yp+)MC~98dkb5x^%wN72sd+HZuo5c{DNxhrmv8Z&x9BzubUZe;%CSBAm8vX4 zDRI^kDBv&&mANfkzDUPKd8Tw#q@uMsFcX6rw$UK1*j0&8{QPx=A$MM7tV;!B1a1pZ z;wle&z5#OtzNP(9pd0YVT0Dzxn``qrG?ESVscHyU=6uA*PSRYE)OI0@WMJp{NWZzD zAKL{^695dFB*mr?@;7x7rL)g&kW`8QAljG#D7_Teex-p2%*PH1ihC3VLbmUtK~k;t zWxH7M4rIeynS(F8obNqhzIV9zTe+#1Sx-!KY|Qah(2kNC2JWs`G-+guqDiPXvag@!&P-HdN}U5 z;mtP_Quy1)oiJ!_L+QK$Hs^hw$9x;OrqS1;TX~7m2Y5>L!LyX+41PAK)#2pGU;qnVOVb2aNrv+JBnYcKyaZ&N}Hm@C@mf%H1>Xs7A2T>;xjxTm4 zIHpU_jzoEe<*R2U;3!c6TmmU5W5L&*WlP` z^59FRSr!3Z@r<>RG%j=&m(hcP^`~MUYD%m5kvEJ!SX!$Je*n)2iI2r0kE(&FzTMLS zZmCR)uRzHXPqTkQ3xM>`iyL{Xy|A-3F|mB@f}S{GXWTDx&2j9m8Eq=Fn<^YGxFY-+ zEu&jdn9f-~5m;&kIFW~6$KzMav1wLsoBsycpF7_id|Qh2l9qzbaR#+1b2bMRmF1Ned0SXJg2*}+<}jR?Q%)Uvw3#33$2bkuY=H%?3LM#0_~14v@XDQRMd+-&6~!<;$$Qh;;dS^ytxa3-N_=LA`_>vn_yV6S zL@2*lO$>Ro%M;+MQt$GWTJx2cBVQ@&qIdczes`{@*0QU$$v73Ak>V`-3Xxk#a4eix zjWZ+g30corgdQUrLRA9iRp^1po18Sgw^83_zI!MV)XOz5eUF}-G_BL z;aj}3JOzy_J=;gwon@Dy$)e)Nu#k7c!8$6zS-u^AgK%HLwyw;6taNu=MRrs0OZ-Ue z-2rt?N__LF)4@{2pKSMOvo52KE_a^^$GtQDKBcMH}J_i6pPDqsOQ;24VB8F zl4Pg>;h}gg*BFXrgQB1k)_)73PJn0&UJDTGJdbhhSU0z_U!Va+bBc)O9gHtPI==`1 zXYhDD5)zcJ2L~=H-U^0YBcHZ`ax3vkkT)L9^!>$#DZ^ts+};O1e}=(QXcNp}XU378QwTQ}eLC)XYYO(kbMRbg(Lr0$ z@%oN@FhH@;ylD7fR71dXdDvCowYK9SAa?Pj9R5NK$zOAW!&hUIYWiIIsZR&2n8l@P zD2S}A;0gE)jbkht2R8f}ibzd;y6kWDwxzu;vFVo))~Ad1QkU+s)ungC|K0H5$tPWJjJL54FV4EHD$y%X#3$>9W$2ah z(jvBAdEm64ORr2u*`gnzSKcb>qoG$S^YDoE%3ZGkXG*X91RsCAUilYxC`7mqpDaXZ zU$4B$eC3+RS4_P!3%~z3y)qF!{2Y2EO~jv9uRLqj(afp;ulW9_nY;D;FXTc?5dpQe;K_IKA?$;L*@4mux$PUbz?#JE&LA|ENQH z<*oNd=#?vfUcK_gyjXf=&(%joue<}tc&R0hn4|Q{d+v|YE3;8il6vK>cp!RZ%7aR; zOvD?3zLPA{hclxia=y2CGzO6bA@r$!4K4Y#(Di= zX3giL)F)!R;XcK$iuhm(Zsaq(t2e)nWfPA697Ys(@xwrN9Xu>$62(>C(6TMg@^vsl z{Ihnz)<~wshNJWCn@8`)jKA+QHkJmpTrnL_3G{LR4ZCat&;S9|YS61po;Gy$=o%YRQia`gM) zzNCL?;%~pR-qDOe9$iVST5p);#fYiQ@fYs^5U4E90^`U_O2HpV#{f*cAjgjI6)(r& z68WC_bTz(r1J{0n6$?Kj>?qi^>RmJ%Af8g73~j$0g$a#H4RqpkHu=6bE^p4OI-C)Q zA%iY-C&oliufmZ_0B8Td?;`9li9d#53q;ys_rp`K`}Z|`qybJAAS*rexrEn0t2yxIKK1IF^LbD&yH*=B9OsMcJyz$wZi>>CZ#wsv5~@1S z-{^D>Iq4T}>)YQXzI{gdmH#lpw?7YaR=)i+&|p#V-{1=SJ>fu%Ast?z^^zUHbDc>4 zX#oG(Q#s$@3&4(HifzRgYt|oqnQ-#&fiIjNrO)N?J{O}I3 z$3}{uKNr}dpMNXb3F+GN^GkVjPU(#O`uxlPgMr0Y(_-_UZ+Q93rr>!M}8w7e5@HFWi<|k>mScmb5rS+X;E`?ma#~Z-qOLAH6)aH?p2yC zj!|@!S{DsheG!=f14Fv#dYf1#%Y6LmaDY1is|CXCyhx2ji3S>7K?01&vJD z#F1YF13ZluN>qSyhM$GUs7R5lRIIY{U-LbzhKYmt4ZbGf%bZl|=Nt$1+wrmdY<#4X z5DOtLc#`<-bgwy+M%mqzWMq!l!$XPxcy9o4bL#U#EQOHX_+lj%BB!1Px2MT@J9J5O z(csQ)a+a;4Z)sK&PDnaU$NZD{Ess8FIJodp@4VqT3n#pSFV@Zre#_>{H(!8vlwXr` z`knQ)vZ&WkJ5~)4xDii~5~g*t96m|GJP}(#{c|#JZ@p#pKjLknM=`0uxj*>Mb-+Da z-idd_=Q;yF=swr|&vL|CgalNsY?iZp58d73dNmKq{{zI0%z$kQ;(l7-NAUp*%xYr> zi*Fw+;8|+*?N7u*-M7D0o8D5s#aZ?@yle68pTiLgmXnQ6$4BMc=j9Nbt<|@`g}!|| znk*`Q0xTKf+y4T?(6|4D)wi!Wq6dJ)@>Lws316&4bCy9R6#RVt44T1;f|O3lbHitT znShl_pE>b?JTW?w_3IwCfjO->5zO9-20EwwnY|gJ^mq6YIcQgX(8BPbIE#ZpzXpZ1 zF@wT`9^eo9psg_mmDORxz+}GQ1Hew5=Ls&a;3e?I3Z}{%(Z{0VO>n{2$*0Y5!M}=6 zGU>mfnL1~q`_ajycJH&sp9S{{8H~$J@rElz;F! z85B|F@@Dpn;s^NgA85#(fy|8FDW{*?1!JxT?pImIDJbe84t*714PK5HAWoJBPvH>U zWZPAFui9LNDkuE69$R)$0Jn@7Zb0Y9B}xd^QTWeE^PZ1$ow58enp4pzmZ{I_94Vn$j`9r8;U)O{R`H6n!2- z$DALbW6n;c+dMF)}s${!*<`3$aJOB|x$NWkZDdvx;Pt-BH zh{AJ79kU!6&Zb~2!WXMx)OAcZ&>=eJA4NrLPscR%>|(@(;ip$R=I0&NF->Vv2Na5q zTz-@2$V^;`&@nHh(iYY+mmvjRbWH9QO2-@{##F&brDJwOd!=JOO#onxX4kqWL&y9p zzUnfu8tNu>ze|2l_qzbYnb{lWru-j_VcmfAedn|%1-)vs>w_;=^dhGoJBZ%$;NQ`* z2K*gEA6$B;(g&I6jJYd)uruBTrzw5#6ns(oU~hamgozgl*W8YFNjo*Y^yydEu88pq>CKtG=fTXj5&e6XFedy&)8M(@kULsRcl zIUR6^w+3G_b2_r{RhzY(>~aA!vPw*lxM%@L5qh6W%dqHu@#xb~!TuD56G7}J&{Ejd-_g~f ziS;E>rnJc$2)?e^!95v)Y3a32O_0oz!#Nt-WG22ug7T)$ENNj-ls37XykXTQsr4Cy zeiUO+Sz9Ln9L&Hb6{HMp@su};%Wi;H0> zeTA5q4 z*Xh)Sq{hER7d{)xq!QY`)pF$;b&C|p3xG^TX6Gl+O=eOzVUh`cWNFw^BAOCTRNLKr zDi^N=cVGxnZU2D}Vb#`DMvLnx43%no3!3Pvt-06D!gEaE(5kJuwOtIKt3|bCjR`}w zojxDhOE~dl)6cKkZbtBz-d4IK!^tPRmWEZ^CZnV@u?lt8%av$RZ{rjWMfE)nIHnjb zTM(szUQiCFz2zkb7M}8}jy?z;gI{$wOg+9j5wC{cMjpy8_%le_O?Y5^^$Jjx>yXZ^ zKeUY`a1JD7^!47GPeL~HIX7PZ&L)*s_H zvK)BWP;-ZkgF5?2)Q|o7AOBAFyR}?caAu4;*Q&`xSn)gwT z=iYCZV<~bf`4Ia0m!;%*Y8AcklJ3U!?T2HfyoSrUxLMrhdT0W-yd3g8xH|DZE(ng0 znvp!9iwJ>7m5qegFQ-MD-GU<(IiM4Cey|!&jpzZ1f!UZfLKX4agoEX4i;g2dIfoj* z;Y>nT=$j7zuyg3Dmrw*UrX~+UR&VKNxD%9)|B?grDHdF!Jn`yOk^zF;Xz|0B+A0us zA_Nc|4(1BP4F)Ukm=|W{lb})fC$##qU@0!V-(XD4^|}V|e!0Pbe#xX}jl(}?QtCE^ z8kK*4D|~=lM^%@G{rfW+5tEVyJiJ|yYPi!8x^R{)*2OA9M1Wl4LlTo=VFMf&`;u~MkSp@JQH97B@CPD_PAklvJYR=H~n(tVA- zb)~g4_48en?j4#&=1$#j}PA!?Sv8 z1vto@T;bWds5r@1z*~Eha3pmn{xTTF5*Ee*yugFl^o`zByIrxGy#&MDXl9OiQ>7=V z!c$Y3n_Q8L5JPW0%TdqjoPt^jkRWn!c3XC&ztIVzcBDVzr;%Gy0h`*@DWu)hqdiU9xSK#> z|ET-O5(z~Ptv_ug<)cW}hF4||AKuwn_6*c`Z7K>Suh%9e`?6PRnJGRbIFE1f+dHEZ zcfAuQRmm%jT2^o8iq3oOC>>Dt4AtxX>5PReei@(B_H#fQz0R_G@m&un;}^gESdxv0 zn1J8|o6%J!Hln7qH3+lAe7_3}Y6Aon_4IX2m7IA5iV3$Y0u1c8cSjfCfgM_U3n_+Y zu%pOFJLpyZ`)lkJuHss4Y9cC|R!-_(k^LfzCQB6mczx_^ULhDeU~3XI@EBMdsTIQI zIxB#qU*v4LpDsLs$gRbw+={V&c&19Q89>>whm02 zh&5us{U|dCG6x~Xah`KkW;c$Z&+4xqurJcEqJS9497G5ciW@OIyFOkmmHLYqZ6ywJ z8xnF_7JY)_AD?rfX7-LFD)oI(;mXdPd{k;cd!L;*o%#%rMOZEcdYVf2yPRcb0)cg& zR~dC%&rtBBjSu z#PndUC&OZQ)X+XGu1!JR2Yk{yf~;stW0=pBRR%3N-DaG0!JdjV39{oXo(`B+LTuT$+k>sL1?uHN69ubhTgY>?=XCu$5Hg|@zPkNJ+g;9Ts7sKHA~c!_63gD!lp z(xwiR^@?M5Sg#1kbG?@Ck1O5Y8uUO(SE(q8!a-_@9Nz#-;5GnPrOj%f7?_HFwCt76 zRdELSdSU3`N%%RhYVSB6F6z!EnH23fh?!(G8(xcM`_PjCL)mBeqQd}wXd0-(xFo>! z;D{g!hqEo&ohu7Jf5I-7<7aRYWfyM!#gs7@iCVLT1~DO0)|d;=^R%7IQ#EMzHXfOC zL4HO%bJ_Yj+CHY*D)=OD*ap7o?6a4(&o1ruS;0Pets>!*qJ9G3F@&!PKMRe^cy=i^ zekSn!E&BUm{JhR7)Z%A&6e&=704Neazrnf=(uWCt%xz%c`@S}9#D10XK0|{P_;5_{ZHO{Fa;=xb{5g8M^qOuK-W571cvq)cOZ^!S07hb_<(( z8uxADTe{R(3M7D|`N$%T&s_~bZw71u*Dql3?710$p}$Ee+!YbJ>O?gF56-~@Nh5s! zxA+0`S&g7Jlk{ar+#iBy#*a_Qk7WK&@k{7K;B5|sOQ2#v0t9tKT(Bn)Z>jm;R*yLF zrz6!Pk~q@{Jwi^M{2d+sm+BGEZ3JbGwjOcyi|q6V^@tOnN3)LW5$7FGl^TW|2D%#g0mLcKhPx)yNc zdc=b-5U)o~kI03Js!N0{eEhL`#4^w@T90`65PHM{)jnE}cm}T+`(Amp9+73f6RAhk z$~Z@^N7O;p*7XRr@3hq;-p11GfF7~y6*TLh9+3jRjiE>U=~etJdW701+v*XSoC~eB zL+cU0=3F|cN8AhU?1&!WVxJwDBmQwM0E4=afD&90dc-PfPI&Mc8i*e8yX)`+REAr} zSoDZzK300fujNPT5r4)nVLc)}rHvk8_yJ!$DtS9ErAtgl;1f-vlmcu+h}I`0B4F1ko8+|nICp+(+TKlCIPbH>3~`$ zVFdrZ5l+CDX^AVR&C~d3_yO>@O=|fQzXA2?Y4`jEEiF#KQ&!MfwKayb>Ov%WNLMuD z!%jfA3q93|6Yx_!iFN`aT%bDv%O(o{sbB%zA>sktexmxZ7t~vX3Wfri;tB)nv`!hc zsJPx%aHZjld(l&iR`8*>?~EG+VAL&1O_IXALrRCNmU#*G5?%p#NL{x2`sADhD5-a^ z`w?UL`i?mc%={PHDD?GJ`^Sl|Z|7BEU*E^eiN09AKBAAA%2eY8d*bW+mU>xTunxOJ zV06fd~9{8ydr+5|{6nBhYc?U|6&C|JBm} zhwLfw|2=_zbpKxph6ju;Jb|WNYx@71+xY*a)3ko<6ngt|@&7%eO-jmRHDCDX4F{lb z;1|8vT{B?t+b_nXlmiguz3E)ceunNPu;LOtfCOH>_3x3KClZ~Vca`FKo|cK*aXincj(oZI@-##C z65M&Vd?d>M-f^y-gK&0O$LhW=w;Go1?uDO?_u%2;yX+--zN85y#rLW;cM++X%>yYF zor%-T!RUe~8vOQY(wQQ~<*9f!POKfM%IPf$o>%vIYHf64mA#F{tW8ahLpJtG98a;* zv3M)@meV+s?AnqKp8+74ur@9cOjr7i%USk(Cwdm2pGq|u0_7QzmoAoOF zPbGK{N8j@_xDvM#zl3QeV6O)3s8B?I>w>;&)rxyzITBp0P2s%C^CeFxIY6MjJ?k^b zhR7eQ_MMnlKXwKvKpW%LxVb07x2yXqmolq~)CB}He2%LMf_Y5=tmdTtJF|-iHMa|@Z*OQSG7-5~1)Ka`ibPW|{ z&xEL}0ydEAc(dT1wXq*nNaf{Y!d4)`5@El~K}WC_o!G?Ju=8Z@AeGtFw=Pf1el*YL z$SEl<6Ed8jdCK$xA6o7bp9_@80VM#Z?lUb0Be)=rVgGb=9tn~2cY;Dp#HlSOuK1{T`L$ykzCQZ528#vFl@6n!q1roIh% zS}t(H^=RNEyR3eU;!X&cIN)Rqae}$%wi%+b^zjZ?c$qp}#O?qQyMvV2r8F;r$EmbF zKFCu7oHL@q6fcYts0E#c1s!~tULtKuA|&hGuix@Oeepn81`rlJOMHt87FLpp z4ND6rouKBUP9w@RFXJ>n2QCyW3jkGHSSIvGqhBdJ2rO3-77KMvMu6^MWrSWjJeH=y z2!P9E1ZUZ?=sCy~J_UpLg=5lVFkvw5xn={^_i=i(=M)To1CVWDC_4#_GzEVc2Ft4D z0%v*o(rX~Y1U&~;8XbA6eLCDkgd21S^V9}TFHDCUW5Q64 z4L!*7(K=5#%f|w0#aHI!OhLuFW-V}N=X3;)-CP^*;vZ-sK{u9^8+ywM*x;>g&4?0qd=7qBxi{_E4SUOv z)NXKbo)LC~oJM&Z9sU>C4J*zfL65TCup0(ON9=|dU`HK>-EjLiupeXF4ZmSehiy0f z>1+Z1$nA!rGu5!%o_@65@QdE)>`3i~F9+e}!?PQn`f+x{e2!=_F@CJwkSeAhkIT7p zkIZhE2iFs3^xtDQ_^}RtGP~j683z8%o%;ywhH5YZ_JJd`8@xYe9?^C~lg^VzXg37X z6i%Ym#UryD0tzojY&Uerf<7|4q2dI*+176OA_+hLklnDg2O1r&-SG4PgPD%H-S8?^ z0z+SgYNVStCli*iz8c$Za1oXxu^YCZ9-9%4&~Dhz$+oo{W^sByWH(&c9gU8}Zs@DS zU@vluw=Ww<%vEJS29jm3=D-#!ebB6a6ZHj%-h%>xr@XN{K+QP8@cjO2! zZ{k3HV^Q201)F$7MP5~UXlqplnil*!)bb2&5P?0y2aKUb{|%3~<_E{?cNpUVh=Cr5 zeuoB*37`}eZ^)1wYaSc0en*Ux_g-iTr2)ri@lg)N0mkx;3r;oM^!O{zIa+cs8wIZe z=^N)OaAv~hYE`#jm~p~E>=C8Uw-j_+Mc=q@mk~P|5*y^;|REqkx2@!R4qn*VKla??L-$mz;VpI3XNIg0Ou5Bp8 zjj6Lt!b|vT1!+?>NOR9(Xo8eeGg&D!Y1|O-Cnb~|;9zr)!F64&{rzLRA0JAn@@>`$ zIw_L`1$e$36Ad|nhT$d}l7#gAaIl$Z5SkWD@HHCPep!%jepRrJcZB{;ST~052Yws? zG^IZ%_|(C8+mJ0QVMpLmu!!CQ3vbK-I-f9b;)k4TL+hUfC+B5!6eq`CcocB*;I|#d z$*tcjoUG)!qTs+t}e zr&Va7;xNnL{)cxJ>7G90z%lZ_E7VwYMcj*Q%X!+iP<9wS8#sz-@ZHUn(B$R$1 z=k3ot0_TglpBg*KZ!ptvYsjME;cwv5hse-7!O)huB~!i@JG26xL4-VaaT1JlaL>CN z4ol3SD|<;+2gf$-Oc-g7t?rH#r~fm|sWqF?hnOTJ>>U2lvNnF4OrLN;M`ij9%<5>% z^uK}og^$(!Tq4r7P6*bGoZgZ@QJr2HuFKxRh;_BU`(e{Llks%E3?a?k&u^bzs&4rL zy|PHJJu)0|XY8*%aDj?8frn(yQ`_vJM*$t{;bPYKn!d+sNEOIX8?9Q8YlF*2%Uxai z7$x6wy%uy*ZH&{BCt9PSJ8;*RJPzK9SGgc${+Y5M&PV(uv|0KdfHfl1EI6jL8k&UB z*)gr@iJ>p}9%2eMKQ8ox)b_LlLamTco|e!?rDJ#!|MhDnK=Gg)JFmBEML$0Vh%;LWj3FGq&V$*h79_<^DSV zb){pdov;Br;jqEFl5v_S8ISv?I?xBjWj|S^42^<^eu;Y(w1m)Ox(@OVWM`%$&o|y7 z#VbRaf$^T{zRbknDcr(z^<>L_WLX&$P?Wpr`|nzVRBa+;L^1RhS3-Ynn%&S*UL_jd zQD~?E8fqdHu)##bUr}TSc}mlbeOl`bG>q_H;VAiD*y~1%Y;bSRUmp#Ba&I+SA>i+O zeCR3vGzVTL{3o06gS&s}0sNgqPgcF6^aV660S?9k2jg@c+@*)=eVu^tOd!16K*6Sc z@w}tXSX;RceaLIt2X5{!@T`BklkLaJRtfwg0KW;nT1(+Meqc-?7gHe58uv)@(0C7j zR*QB^V)@>p^Gm)Fo%CFsPag|S_=WergY-Cq?e5g%UA`2anB;rlIu!av*CdE3}4;Ap&Pz8x|4_<^=nM~Hg=U@b~RfU z*A^Z^H^`#wfoZ!N3r&)xt#Pj_>?1t^5cV_#J#hu_*1sy>y3og9i1iftw!Idfbg=0h zRG1N#XS`AA97s+Ly3F?+E-@E&^l`sjfzk8o^@nh(~Kdjft zTkM6MN^ecHEjZcjam-2dC*`1>?gPjZ zoWBnb5!IbumiAgPPRybZ^a!X5dXiS^_&oG5$zE}RW=6Wn4l`H@=)yLi znkUZtW65Ev?gE!{F^!~w1ul18;jNhZ4VI}KYU(F(>e7u+LqG+!{Ymq}0Gw$BpkEXK zy~6;Ywp3lHREMEC77Xtgc+cNs;2nDS+8`s#2EScM8WgaYE|kPB>|NEi06_FmHc6IK z?Y{R*aAOE~?k(ry#axpckWUl$HAs#;AEci#lD(jxg+{-myDOp#NvO*qg~k#<=ZmeP zp+XScdI5;k1C=%~TuE^gB_-;Fg4=KiEe2S@X?R4vIJD7#@4ejye3wpDT7#D8zs!`4 zCx&HXZ(oV%6hozP-v93KN|Sep5R0K0=( z2c{&%^86ggg27#0Ma+T%N@GEt?@<%n#g4-D+B__Qg|CBg(pGQy#{JgZlTa*egsz^x zWw-{;!9tybg&KO5NFGTfTh@2eXdTI+`YJx}8}4CDC|YK=Sde2JkyR>7@<)_tUP zF>_d@@Z%lmEjXEUz@+lDZjcAT415Ja%DK?T?IJ-89+UNxfXQg*xOaKa@Gof5rh#FK z1}aqwHzq>P`!9C*X9HhC{_eQB2Jg#*lB#(&4Kq(Hi%`%ntc;YO=esRRGAC>Sq_CsXZb@I zR7;RM;HyxYF25$)t>H*iqZf|mK%vJVLojV$_6~GHm1Yj*yRiyT!U3nNG4^GnfZB1$ z1#Z@Iw}$S?t3nxi_?cccbh?|64ax$cmqLSe-rWgk#CFFQcML)06im5mkY$1mIwQf$ zK1L>rdoWv-j+CKvB=KAt-44$1O-l@-wt=ZCKJ%qg6)}RIZp~3H{SMR1ZVuf}mIP95 zrC*9ldRhy9PYC`R9a#5R*h(;iXQ2$fL+heV=KlB#?2DVRFXp=Z_A#go<12twK^-Lc zspPcyHp{*!oDskrz!xHi8t~NM5wWjD4vBG{fDBt*alS&93=nHwGB3gL)z+>SUOkz- zYPG2QjI>(Rl>4!4>fe81$PoG}a=9@LjAwqfV{MT4YFqXL@s&xn7p)kn)9?kHfFh)= z{Rd{WxN8cpO53pE8@RE|Bm0scs3;oGX>S3x3#@k~Z}>3bc=`bQ`exxWUnHmkh1o#i zAe!sJ86&>KzMJQB8y*BKGVua@_&H{5;4hheNmNAdR8rK!xp+rF1x>3_>J+I8>?!*R z>Ic=SLWb2(@Y`nq8}+P-O}DL*JjMWvFaY{j`k{+D%(8!p40O;-2Ly3P)>Rqyt*bKT zoRm*7Nju+vF&1wN*^;U6{G@967KN_4;H zEPWiEy7%W_<~u-5rt|;`+^ym`mq3T0x&ddbTEzFFvY1-IY47+QPUMDzVk$42$dJim zFS{AdER&pTBVBKk7J3rwq=*)X&pZ4{wuBSd?n<^(?ifzF9&k}FCUr@Kl$%}AA@un51dm=@^XPADY-~N(z(D zmH*3^+Z?zPX+-6Fk&+apQ%Cs0WZ~(!-FdE6Vqop{;^W1&n78nVM` z|8@0GZqeo_`%k6acgX%jwIxknh5e@-N?Lb+(qxMf2%L~6BBOxYi7lgvfWlGkhQgFN z^pqGUDprFn6(1+zzD{&3&qNHQH3)y>_pkp$>H(D5WPm#Z;We)Ym__;-V~oWZ1Lo*H zrP$+~gmIK4aK5+&5)C6kQsnB6rZS9XjFqCs(&a4#s>fyek+J@Bp{n-#rTA^hwEBJT z*zXhh#j2mFc$EaI!v3_4hw$1#loj&WN6eVjq2_a@J90kIH(`sz*jKLM+}>$l!yv++ zP24(MzD)z;WDntHcr6l$EwWM9yOWs4c?&;+UV^-){R*BItLJpQZSbJ6 zA9sB0Aa^h&%k5+wL3SF>;c$`-`bKy8rJlD&+Rw@KH<>Ob2uyLAHnW(l$Q*fgT4=CMn0h zVek~<(1s&zgKwP}x+49=x@3X5=D-k`@Jh6Z?W9D+hK~|@P;1tG`}&C!VCZfn$A%>d zpVU@+Z068wzu^>?GPU zEYXzBVtNtdY~`_$1XzFmqzMV0#?s>6*lC{zgsQD+-P@Q3Y)%69QquWq3Uhj5RGcS6 zU4+-I8zMJyhV7(8Zc`CgB0LN;xcFuA?jSb8^8K5u^sQv(gV@XJ8bxg zM@qZ|dYv)~UXobnh7Cc#VHC_gM)Z3BCC45gY{X=_FXMC!WPpLDde3@BEv4?#ju>$7 zfNu;x!?+s_BO+`KmEm-wQSK1;SaaG|i@}Sh)aYI~HNh6V4qs3o3&AD9+Uvxc97DyL zUvFqB^(fvHdbmpVKWVlsj9g1R=&xuNJOLe&zN_im&#n#JjZvh4bJ&vdPk_FXWdF@|3oxCDK{1)!T+W&6>qZqT4=kFN_F!mOFVY#22jIuKn2;p;bs ztPS0c+3R-ZhiG7lO$7^7e!Qm%=d{d_?@PEbq~6m2uxu|&+;?qo6x1OsvS#jbfBR52 zZ~1)bNAg)>{deJarlv@#nSUeV!o@cx;k)R(^;32MGm9`0%B<4Q2T;|~^&zd1~XxAECB_fh)Z=Jro((K77r8q{nelNPqP z_c(8V7$3vABO|dQ+?(>d`iI&0(1(Y9Z{Op61x=-OK-rFx@3~m#+TEMx6yeS{TGvXc zuVMW{Yj9&cTmmrCX`szBV;s)%PdRd2ctMtPd|w~Kl_*Nyg57FvrFq~p-=5%=_``Lx zCpa6Qs!Bd(u7-*W?Lu70h>OfU#*8Mwxe=Vjw*DEQ@(w*ra*8Y`)B8z_JrVbV%HiVX z;0(6U(=x(wlHhp!WcUEaMhJ>5JkebXzLUkZ5Ihe*ff~a6zvG%wMc<4VOOW0OsCkwX z+MK{IaQ_co22aXfihT-I$+;mx*QWy43rdCa#mzXV2{V@4?gImH?wodaw;9}_ux51r zFHY2YF%pV6MnMwXsd3u|&Tc3`23DRUrtC4ij zJX***(7hr5bl>Xem`)P%Z?I6|G0H{{{tNM5_73`JD3`Vds!`_w6b~n&V7KQ6*NkBh zwM6e)FIt}u;yY%FF<+sF%DoAPtSE?a(zqA0QUZ?9l&aFAM4R*ONkAF0PtJz~b7#A} z=VJR!$acsc2%(?E&q-NgJT4_DV)7~9HZ+7c&jMyUqdPT9jkA0$C!*UPz#;2He(kPv zmJ%r68u1K4BS?T5Y0tpyAc^o9#DUD9&A3nokZT~tbGJSX1N4$h5vzcEO77;;Vn>`e zOWE_Xxe_W&=C7*lca(G5tQ~n;*F0YrnON`|09hruJwaUZV6xCfTjOQl>yqc2;0V^@ ziI$D``sDd~2bo=E#Bc}0S2>$O1x7LrW<4FUj1`b`_>vDUWq89-Q54&mh~sxp!uED2 zJ2Ck2Gf_M5M?t;NI|fgQ{}nP%_rLmYi5oe`J~z$KqW^>=Y{s)Z-zfb&bU`=6^-)zi zFVVJe1N>F$fV9u_s(v86P9~>!$k(Ob#=SgRo+HW4S++LlUnmH2ZjW?X&|C?iQ$k5)OW4;;kFQspT8LRIp%$Z z9}E~~G=s+nkqZa=uV_Io2a+C=jiiSy#L#U}J`#Py4T5TLwj=RD5(Ax!-#`oZdn)2z z4~Ka@GX=wm4&O+J!ndO_n^D*}rg+Lz#IfuS(@9z5!e^2SWF4he`}Np>iO4 z5Pka2^&S|HQUL)L zL!1v17a&~%YAt{F3oCz4j^t0t|HNATQ1RlU)||)(-?8NXg%$&ocJcoalR8#Qz^(>^ zGKrRnl7F`F;Qt0LxA*QSE}uQ+2yuDg#+bPL?%!ct{*s@gl1?qS{JG^H>-WUmE857v zldU-UvGQ+2$K_vB^!||RLjHJ9$sZ?|4>klGc-zQly31IhF>=T^u{^aUovZyE^3PJt ze8c;#Bx4SF`4Q%jpNrL|>kl#IIgG$rF65N=l$`Pi0S@@AQi$7KgcK^&^UC-21b`N? z?T?*TzP`UAsB%c(XNYnmue|IiaQmtXjnW&Mk}XXP7;O>2Z z=qPUf-tQ>lX7HOG#!a_Ig`30Dv6CP98FlR6caMp~7&`W~$yOX5MIF2O4XX@2q>jBB zY-!=OpLvhDj@2PLw8yynT5;p6(xsIKWYks11Z2QLlVI8}k^$gqcXAB+t552AYc^EqOum+3l3+vdQUjBOo-Kf*z#7Z?KeUd$7E9p&1~>VM9mS2O`%%Qr`qdrA z%|B}uZX~A<=c{aH9nB6N6wB!xJ}9Q&0^bv7(LIB*`93H3^+hIn1Af*UbP>fFUgg zB=2d&^kU>NUsI3YtvSrXpNNX9GqNh=CFxb88WB!IrUr=)o4`CzRKSEn2OZ0ja7e#3 zhsSpb@eKKx@uWQ8V7@EIt}N>S<473l@Xl0i`$!K_!8ZdRH$pWC?d4c*SKl^e%A10uSbVSyYd`X>H-FKXk#$1DFo9_f| zN>umg^uV@*2u7K*r9jd~W6i}tNO(SP_+!k+XvPUY$p*3JBqFKZDP1R1;+%B3h||fB z2xn#{61?MtEiX(+d_=gL8P^798Qg7fA<_l@Qw(|-2g(PakcR4)Cj^jZptF2VB5~7C zI-coD)Ot$KJRhp{6P`_W8O5E_Whv?@BoCr<_J_{Y$&-l?3&@R3)Uq7D35iHh)@C3# zH4)$KKKVKYr_pi1T*w=l7sI74Nipr`LO$Wl=L%DsHoO zJ6Acf%Wl$;KSZenR!CNtKl6eIUO+hqlhJ9s1fIxc(&A^ z)T3)g6802HWcb6Kz#p~|b>b=T(F^gmEbr-@S$`yK%J$>8V?#;O(p@icM+*G0GTs(= zE*|%s{F%-6qo9kHkTAW)KQ&3q)Y}xY&6CjDP(O7snldrrw_6XkhQ2a&Bd5Ef1O`s4>iH|F{ zbOay$`ulC{@Np|BY2lAG&ztyYMTM4F{Bc_aV7&*(Qux>;&7$~Y8rxJtO9MWx zLsR18;>{hw$8jhARQN!kz61EU0hF}h!0xc;RB{4o)fwBX|&T*9o&kGD~eB^Ev=l>^pm zz!eG~OQl&9K2B$w85E>7f%DLm_~`#$NAU3h%76Ye_&~}}2k_wrB`x^4{b>^)uN{bu zkCA17bqcsb;p0JR7KM*qY?DPnS`#=OO^FZZyB)#Dn8dkG{79)^orW3Liz%ED9g{O3>yE3euWDXEY@~zIvx4`1mJ^CHyq_ zNbV3mjs+zx_?YsPiI2Nc?IjjIx)Rn?z!eG~*Gsb~eC&j+7C4cDv?j0*2qQkWZ|n#@ z{)93CKMg)oI)smJ0G$ON8UHZxu@J>hV&UW4g@Cm?fK>RHF3qCw@gCcBp&+dZ>;%Gy zkGD4%_%Qu2VtaTK<|CgnYte#aoA->$ai=?1@s=`3KdE?T@#dg-H7sQ@evm&y6S=A{ zD*bn&&4lBL{G~Ogcj&c1@sk!`vH19kUCtE+NxI!kEuNaT#Y*UfqPaqa%YD0?D|X?K zfk3W#6N->*KXRO7&afcQDq-Bx{jJ{HMtYjOgJH5%#N##;M{6eTQ%=+_MNQHCThd`R zy4N_xo#0#ni_@OrJ}`f6x_8{mv|5I&9a4?bC!J89qpp)p%eUhQMyi44t~p6^3=L}k z)wKRiy8+|ERQU?EXqsNec`e&Z@%U#Y{|P;(brQe__|}v*v}SnkQd5zNi29?{;9OWO zS>B_}Yzl8pp0&1nWNq1l613gne261Nni{ppm2H32(bBZ)tMTSy$X zhv_V%eW_@iAv8Y4q%ltyh@FI2(*TQ3T;x=Ow#)m(plyBNk)@HebyRv>6`m$!Z`Wst zRcKNdN3(Ss(2YYHLfsiW(GVvSiqi?}EbR_naIP5cT!AYAah7bqcUYD0fR>pwGPAd{ z^!J!ng{w6al@StKGs0w^EM#uXzZP%0i<=7GG_l6gE0^1m)^?gPSX_gJuJp~o+%*is zyegfp8x1n17mSG}@lysJef8wN=8#`YaIV;>pIB_o8J6xWp9xxxca|66Pv|wB1^8Q* zcP2^r+}9WuCqLr>d|acI?t|uoj+vma2|>_}_acULmfe7#g6|{q7SuigjY;kA--L?> zeP7DHbxOx=vi9A08~RS5=xosa5jgvp7;_o!V^38$*}tfGpUr!tVwpbuMg+EE=K(vtgDC~ z3RW4-EhKvv7~)doK}^ksep{yu@T~?VaBL4~iKfUe837+FMM`bd zCfRXh@f58`!i<)#naZ7k>8=CjRsv{5Qiu-9rHut=Sbm8@5OZ}_QewRGM{_w_O;3o$)0R%rMM&Tzv$+;q4O}Xt{Q$fmtkHn{d zWnbE$uE)dJ9{??u=DMA6-B(0n)YLyM!qmS5P>{i)`w3xstY)vV+1LLO2;W9)Lipl3 z>%N%6l~mwre~sLPt&T9Nx=tx9e1v*FlxbWoE*^Ezozs{_>y#8pSy_#)?5b6`0L_sg}?GX{)$_fgai3Ogw`ppDKFvdzRkBC=U72@OP@OXwtNPF zJ0;9+@n4#xjnjR=`Cfog2?C0CM{2$qtJ#HYwvf`aCNLAN3GLXrHfvIawK&VLYAj3h zAkOWZGF6F?BCO59*qGfp_Iy+UK!sRycSHw*ErDxLdch|;HNg**JZhODtZ+MMV7#RR z>E!Gw$fCGb%Lf3Df{>vH31lG1W>F-)j%^;IK!yJoO$p?cuM3a{&yIq|jrtAFG6Hx= zb+HQ|MoRl#tlUPm(OGr}nb%MqXF_$%OdOdBrKA_SqK=P8lkIh$cgO?ocNbhhEp3E` zLtBVO?PsZ!Cf}~KMi>nX62R>^E4AR-xYfQ%iE(R~n~-C7zwNx^?-;|mBF_Ep!qp|v zvsxE=PhM2~j?LQzz1NQ+QWvIsud%3(7>na0m!YBNZ(%0g*J)OKpXq*G3@NGB(0e$uPE3L(l7<4C~`DfDFJx z_ZltaYMdrRhE(+=2K!^;Y#Ps|roI|(>g^MF z9wI5QjB=?apy4&rI=|*%Yv3XL7W&MjcWJS!)mb*3)MgFhNaH|Op9F|-YLJB|%Uhjy zy=xMDy$}OoMSTj|%y^UN8+4-M(Hs!{ZJY0abJYP~absSUyTGyFdJ^SVC}ZWl0w>)- zdfdmH)`$_(_POg9;B+1ebvo~Q2m>JC1PiE97va9#hQKAa@WKf#x4~=o)u+7|cL2fU zxbI1%*>-nslk<+RWM1(YXW@e-#SSus_pC+5Z`-_1#RmLk75~93oMnGR^O2azYzyf) zy*D|%2K5G-EMj#mFwWa?!4Y^juWFoS$Z9;xz&u9gHs$9-iy}(q*yWaQ-F(9@JXp+o zj0`5yIk>alkyrn6-RO97;h>Q*;zK6zfHvruB49~S2o%8RAu9wgSW|8C$3gD&YW1|eDMD;PAX(- z=uL?M8~RPVvh*3^nf6Vx2s+W&#J@951A>+jYx4Zr7EJvZzC zxG|(>Hs|>3PtkHI@%5xMi;|vcY%`N$vnJq1Qv!Z+wb~-gcp}0#xZZjP$|8xy{W0=0 z>acPWv?A>PBYo?%Taw_)7_Hqh8{VAmwBR?RMo0MhqT-Kj-VsBpwK;6p3z5?v(nXw+ z(E)h{C9lDL>@K6Ulq!fZ4b;T5y<?bgnp7n>W9_)w`hd zn^x~M=Zdx3wBCE|St;Jr@Q&$~$=1#F(;=;$E2^bUMoPhUOpjaIkm}&IU?fG{OfP|R_m_>uVSy^9F4=r;r*<2XX5yX zao7VC{_n@(>-QfTheyqCIK6WW-_mOV55_n7eN?3<>4zLk$jre##?%lN$fl6p^udibnf3qV~5o$&t1jNiA^)-0QGo ztYZbkyQb>eR@}&J*Zf7?3;N2~o6);?Ld5nEA3(@e73JE1U0S{uuFF}DI^-l2Cu z&*dz?2k(Zrb&KQVPrnfnY-|dw@1uK6(Y$qx9dkrNj=RxWT8=K#F;h`7k?(?kX>JHM|T*tGksY5byENUZZ zz7B1AV5YThKPXoRvPqH@E0WduSn#Bk1l1Jp2|tg zL{4HRauPFDPGY9YNi1CiV)DQGQu_D!Uwx-LnKw8t@vrhnv|5WBeJ&=cgN`=Ldc;V) zf#A&PfXdUtnUBMS%$&6pl$h1$Gv#Q_hejahN+3T0Mq*Cr;c4cCUU(4`g5D1OiFsvk zUuoTtH;MW|6YV}nZ(Vms$sJ#|1BsPBkJKO1(6gDBdx-byJz{W&Uz{Q@s_}R)T73dh zilj|r31%w90ag2e5;Oblj7=O6@3EF7j~B{o@JH*mMY?*86)s=HdunckCl^JP_4GC5 zgcvC}>yv zJ$t!wC@IuBgZGfk@$CJe*Z#OZ8%sa3m#&HD$Li8%`=a8#xOE0nrw@|Vb)Qey$tqgq zNDVxHE%0PG5+Qr{7VH)Y8+u1yROf7Nv#7`-fn~qKf_Z%l7F9Jz?<&p0i%Qy5vdzCJ zJ!=9Fp()ww_7}LQ6fM>U_rE7O#*%M*a8vlRZFBgueM|Ur;#T=AzPonvi}QxUpX z)q9#TQ_94Myg{$z4f>0>9&X+s+-6(3VmlVUzwFlvvwHsEqkc0!yB+Lku!7Z@fB7{) z*Bl^H#b;MavoK1b0oVfPvCWN?&^3YaXiAixz1)yfg2xsMzV<78Dg1u$gScC}N8!#{ z#%l#)}XX|L&qSn^pVVb8IMuX4OjAfQrA8%V^cwW1PlQ5IOL1a&b z#JsA}tqX0og?;#jFCHDh7+Gt59@S^-!qAg}0e2Gf;$OY?z1W!l@G4++Kk@Bp4*i4t zJW^UlA^&AI`vThskiQPCiTvlDv-0y&g=4|@Q`^FP`^@%8+*js0>cE|-D`zl*Hk;;G zKW#!1qBl3e3aiL%3QPvgjRuvx{ecfJ#+wL*7UA2-35ax7fE*RwTGNxXf*o*j7Pagh zd;W1L-sFG=z{_Z@jXj@gN7t}ZewYd6yYuhpK3kp&poN z^qc;`IcOj5O@l_H!kZ9*lNsK;PPDXe2*Z5QjTeIx@ifajff!%=@7T2IcO{TM6XXac zqp^8Y=^FU@i2rk*g`Hm`^a@E~vJ&YhigKH-Kqo`DVrjjj?^o(xO+ESo?4+95X-Dz$ zf%pWJB3+k_C$ux=8#&tF-^FNe5wfqE2wBvO#<9&K6pA&01!ziG@}ALo>8QmfT;PpE z#3rT~zWdm*iTiTLHWoo9G`4zPW6+;eCN`8Cny*`k7$4M->tT-@!bTny+-yj>Hi6N>h>FIxjXnhpqJ`ic zi`x@|XLB{{b@ocv*^T_2N6-lcp!Wr1LUIKOZQz*l56#0J>HExgja&h3d1>+tpsflB z6$_cN;T>riB^%CQvvP<$Q`$8VPr&imr$pLiql?gv(0?e)ly9Yg=U0%IxFzv2ye@gy-TuZlQ;*2)wY{t|o;G(NokABDXug04gT4_E!` zXQ1F7xRO(!jqPiwY+vik4ayCT+P;o8j$KvZ`n(u>(l+4FY(gBhJI3`#JjT4}F%%ty z<%RUIqxxjtldREi=#xC8BN#soeS!{(Am+R;grO&kNVfOsEpdCask6&BdU1DT5{hz` ze@@qp;&ZVfz4S?zmYa|K0=->zCDG%&r60s zjCJ-Zvqo1;^1`f*)BCGHVeqL%rnHP_9b_exNkM zPUUj=&vbpQF4re2(GBP-m6=|+0HyeD6>*cYhbK~-v^ZM0DF6b?0V#(StAi|D*xuT{ zAKiyX4s0)>BALx)oBSqarz~(>H5xtwG#ln);OV!p!26@$z(4VZxrSZeL4Cob7cG@F z>_aQ1vAn&WokazSPh(Fd5UtQy!ZMY-P>J*@&pU_Wh%X5spzgjenjqyaM2Wi_LKWrjDm=Z$xK_mo2 ztT7}+eH(sg`oPoh!AxO?`j`@;sdaL4yX?>>w=Fxo1pLKjhbu^znIa)9yzp-zO?Y92 z!3$jOhJ2_O^F!o=?W^|WLr=WWo_v^#?!)5-UMn{F;b22-e#n^uD&7tH22V!60YBa_ z`C-?7#Sd345q`JbIl#p`&}n{;#7s;iugzw%qL4GXD^Q0eeMC zyPV*h+LjZZ2IgXOLVJ6~S|Ch#;fMB$me1Scg+uKXH==usYvIiMgi zHT1or1aFwUumdhX%7#lG6<(NyR*DxMlg^@e;lRb{DHmH(o4w*tQo+z0KHv58@3$Au~VIPndtwTNl z%pD#tJd0jB#0y&kN5TtJ(7lBh{#a=8!Y0&Eilsvix)2on4QQ));Rd{6^1^z^ZOVmF ze->Wwpq1hUO*)I>g^wnor_pPpc!4?t+}Owg_2G7y-1T*IM7CpF?AJAihR>t=BS+5#eci%BV4P z2rau7A87 z36FF^_ZA+Rns4$*)vDM$vSU0b`wP%q@yN+|!{m`N$a(Te%O8YCzI)B!kxc0w8_zbC0bOyv zG27{3ZfQ6h4be`I7uP2cMgB}X;@g4uu6J2UjYq<_u_m37m-k zAUr`> z;;nE`g+K&WCw~opwSs1d-Eds%dE}X@r5PR9njQAU;w&O;eAlOtNxCCexjcV|xx^vT zHrk)NQ?jzsi^Q9Rw8!6KTR=cj9m;_NRRZB%!zVizkHcE}t;q40v8UNWAHyfy9K-*3 z1saBDVvMied75i*D}6||kXnPY?>}hHQEu|loyaR+2Af4XktM3`7>m_7=~c|-V?BfE zE@>I%ME)cb&C*wM(FgjWb*Mu5i$Notm;_(qCgsOLDxELa2A6&nj#oalTmRhqeRvm; ziU986oXgOLm+a`gj5J_40rks4%Md(PzpoAQUQy%oO_twpGJj_ZG15hNtWg^q?!C&JxW-}CLR^z7X8WXZQO&1LnOGA-ZGy0JqYNFqSL{#Cq;OV#a9d#|KbM(N}qe_ZJC zs@M1>w5JMvRAf3rFQIU+Hwm}#^`0X#NcWjbU;%d_9Ji8_HoWR-drH2QzKZ>s$N8rk zGalvJPA)mH95c2SW=(hS@~iVvjrRRLOG*yNbeEf#9n_6I5z}3QyAD$Quf&*dch2{T zs>-CY{vGq5;0V3P`9G)M{j!w! ze)wjo7m9pg8y-DiT*}qEZftL$WtjnE$?Uc;;;6lQ8xGIz^=hx)K}|Ej|2P2U>7 z!u<(W+!stXCaG{5tcoBm_(q@KCEIgsfrB>zYD?dk5T{06xcYq7Jhg#4d?|Cx3cT{?IRK$nB0`;f#1j`isKMOAybHSyO>he~-0E1M> zLk?l~j=+b22Di8&dBk!ru9gtDpR{n27U40fNDs?b3(R`#;Rs|{;F+IShFyX+1%9%` zMm5A~T1HN9$)BJZ1wcg%4MsG&eaQ~3;PDfIJHD(J0F6V`SR$q%#zwB+C2A~l-$2vD z83I~(28Up6QhkU7oOqUUx5T~ZRM$Uk)eDut?_i1GGw~{!8+uDCQYFdKU(aJHU+H@Q z_+5#vV{pIX+8X0luVY%%6GLC{J!(3BoD{?jSI9>F3l2I#2@h>FbV_-P^R%vabP6%X z5%oP+zEf(L-?8ngapQ5@dAi!TTyn;(j- zVYPue7e9fg?mAqlmW1r!V=w1w_>@5*l|sgr%_L*5#i_Lja|pNPIg|Exm2QVLnDq;6bETG!Bus#UVL zZm+7G5q&jEUBz5V$ur3(^mMajNC zK0W86Ua4&6vs-rj&;R3o0!LVJiy z9*iaDHlD=0mio)03JyHUcm;pWBgZ^7HlHJPs!s>%TU$*jDRRQhjS#nE+8Wf+tQ$Dg z=!nD0!3RwDJejW131WJJD9RTD2j~JfsIy+DyRpzDRoWW&y23uv69AxV;|tX9;x;CN z6s1Kz1}9v?&9mh?rQeo*j@mE|-+M!z)2sWXSbdGjW3pUHEP~3S&i*HsF!7Z+hd)rsMW8`fF@3utLM;c%qZ7ZvR*P=ud z7u!(HvsJ*tTc{46kXuX8`iMLU!&Pv+k?8^5v`gp{14`VPdl{glrLZlmhpD+i@o{KF zFg@Jx>s-v6$_8fhUi(`x-Cwmk-OCfpx5Suk&vvF;;L>N@KYGSV#*E=}*bvfW-rHl$ zdy|3SIoA@w;Az?0mmn|1kn@rQnXL|L)`P=DPgIF7RS-FIT2PdMc;CNo(=ozjs|$bS z+oki^Y!V?IcaSbP(I5iVzve&&_CBl_GE}o-sMCG#ReI|8Jc&LtT4X!$-lt1$-u9aX zOeX@;F$X^0kP45ydPL{1aN>Au2gQq&OFU02Xk29QlK> zwpboGEY*OJ+~&XrA|$t&8HjhGX;|C!4;zjn+Jz0WDJ)#g!{7g(y>EeUs!IM(+E^+C z5};sJR8&~0uv!$A3TSCa#g;;$R4am_Viy$^X#!PfDYk`PuEDOWu8&pmvC8^h7Zl&6 z#im7+@(@r_tD+>v2S^2c(f@bm+*gvD5>Wi@@Avuh+4bJuoICf-rW zL_83xa6%jWED;CTqB87@eRR?T1cK+f}Yg7}b6RoXi zM#ifX`W$RSJWXwO>PTs9a_}8I0j)VMV!1+hq?NNa{&gc9>6K(M$$6{%iVH{2D+YrT zgLmLnF;*(Sc5=#1J)yO;Jf3XV$*@@;z-ARXaSko*oTeK2ybchjA)@cn2W+#L&zbnP zsxK@CeZf431}}3;Kh+fO;BcYhola1vp42_`j$_(e5oN&illLYG(*=3!NwZJ*bxJr% z7X`8K#}%J| zb(b^BkD#*yh%^*kh6Sa07Xl`VJE7AEL4+w(qfSo1pu|GSj4h5uv?fnlzxVwGs9^w4 z;%&#GR6IfHhmzC7&_M}&?8l`zw}sJhR6m9<;A86KsMeR_%qVouX_g`F8|K$zA8=Y@ z6bR9|*HMCtHUoEuQ(*ncXFEQlzQlt$)F7!PZ6}=)JqMIog-F5sX{&rgj;;ajutP7p^9V|JYbm3I&Fi`KEU=NQM__$8l0=lv#fXIb&#DhVq#i)3`2`880 zI@lhPN`^%ltEcc-Jx(f2;j!w(K5ZVZES$m90ENfvC+hcW(HE7+JVpW2tB7fh`*R+r z8U8t!t7g1$&Quz%+L!=mX-uS{WEh5PSA9ql?gtewV$xUzX?O%>V8Obom->PyH^B@tOjb|Pt!#x(SVjd(;M@htXNqr`y_&6XWksY+Wux$iM^qk=tO>_FrqM5%k z{YYEIo;SJfn9-d9!2BC42$bPbo^QsgC_K0I+edEdOtF5P=LP(M#ZUzLH%8$b17;-P3ExO(uyyDbf+iMqF zYq$fDLD0vhHHNN9o03X+ItQYDnY{>jrlLGXn5;tVQSWPS#Jq_1Vb}*^!X(t%z(nQ> zy15m)NmY*r`rak@-ZHe0Y!}|6g=nG88~YkNFCQzHw4oz7TcV$x1tS@F&|(mX%{cA| zm&A*NABp!Q^rNpyKO);*igvUHCK8_BUxGyChx9oK<$6f#K&_XhNi3Oo_5jPSS`z#{?gl_=gD?$o>M1}gA+UdWq|S7yTPQ>d9Z3bvlDf+v*#V9(sawEJYcT6Rq^FcQtGeV&ZJS#H+O# z?|O4g5_BF3Q(gR7D@EWD~3qcI^pH&X{I1$s_<>U zdlRMFs9XrD_7u{YCIU&`Z=w1U-3ZAksSuU(;q>ykaqQ4nEr&5uoLEP78xhvU{%!&L zyLaPPvMfj43x8K)yCoDBj4{!vn5^+8CROMO*t9M1TcpC4z$s|2`}8N|n9*LhYNw-64ITu!oRkVXQ ztWu7Z^ciyPD4EP zS6~ZyuKaocnRmq}pqhr}qreI`Th-w_26SH=k|!7T!CVI8O7##n;W5e@${s-Lbe`?ddAqYq|hF zHz=0OF-uGmGyIOK1tew#2(R6jz%srZ~O{PPEs!i}3-8&) zZ_<`frI=za5Hb9S(RXpzAQgb=K z!5Y%R1&R@z;;h+9UF!nB`^ih8q0y(BW9Y_cf1st$@ZosC%MkEMK`6}nJ`4@C^guXB zqiq>^+Z_w3cF}^e?c|L)78OBi=;@+QiL3|@U=>37aSPf>Tg^T(V^_&>N^W2W&(HU( z$(G)D4{cdRYzx?cjv?7lXs_OYxxb^j2|$r0LNI}94pDRtHl(Oc&F7>52!aYy0{o-U zIO1a|;)sshF9TJOh8_VF5Z3dY1ycoOjsl*Ed3Ni&u!l-@WY`t<64kcJ z1P!o+QmVd>x}e5teYPWkV@9K+GKF~280?A*eHRfvuRZY$Xa{^K5!DG`b0>+sIqwvq zHfONvYppD^TRmq;>tMw(OX&vyJU>a|?}j9i8ws{T1oE%+vZh!CG`fo_*GAwp|(Uw?|&I<{9t%ktZN zv*;AR*#n_Oc(!pYDJar7i}Uu@*b!q_V}suA!ly^Q;tRCZlx{*%po4a`t{OKC4f-F=h0wP)-WH7BS6h0XO98zeqqD>eo~jH;-r z_yJaJ907ibbsN{-VN@_Qy206WF~tI&`th+Nl7I+a2r~sr+16mjzMuSuE z(K+$s|JMWIpA&&AuU(0Frs7Zb+lccvtW4E$zFn0J1?R_AoLA)uoB>rA4%NRLM3O@Z zG6d(U>q`5mAxm2R2c4|+MDd5`QfyMSFm$*>hF>HQw;(9F#b{&ZoJscOx>_Up!oHlV z+858GYKKL}^3Gb=t7bD>G3O+J4m}%gBjA&(HX`&~u^Nw5kLa{?TdE@)%$3vfJ&6G{;7s@y}K)RwW;v8WYq_=Y5;HNfvK zvNrho9FwuzGbwuPtfqE`1zNLn;~YEvY3#hMK=wW!Ee_h)>UO)4xXRe-V;oy!P37ow z@&n&6%F&%z_^Zp&qoC4lG|hJtl@x!k48u!hmm*(}7{<|mGo8Nl{a$pMfkm<=bUKb` zqtK}kL$U)p9d3Q|(`_cWhUweiqHktkb*+wnOno!{LW7Ql?=F&RJ1}AD@rIaRB}?h5 zQ=qIWm}eX;bF!q5DQY{2u&LKQ8{bT}AEU846SHwzeT;Thj& z>^E&zBJ)Y`nXvv+tPv6GFS88mFYm!PfL=7!lZvgtddyy?V^TF4bIQUnQPyQ%DVy*m z(=b*&&qYYhLm1~6qX$}-iFw_dX6rKFfv6hBC(9jKxdqTmq^<77Rqe84(TkDViq>X& z4`AigwV4YSo8b1l$=p6HrjA4AK7wfeLHOP+9Zr0cEB(G%H3y>6@8$Px z9ch%0%7{^<`F*cr>3*bq97exy)}jO9|6BC%c0~B%7!%D9CBoTMpB+}euVkSS{r?`n z@1-nQ=WxGo^yvR>eqV1?&M^c8#hmJp{JwvjXOtt&@5>`9DgI0~hF8Rx`rqRBeOvi^ z(aAHylurGLHVU1lU`TdAr^D^{C79v*yV+pRa3lUP{k}`iH|W^k;`a@?6`cD6{l29b z2eI_zZ}a=EU0@=EhtuzS526}r=MIzKx1_=Zx8F_XEa%20b6-F-{~&xHoPRj+bz+Zg z95(%jVFF*yy(1N1(c-yrZc4bP9EvI|W*L~0Lz@x|IrBq-n;8xF2m{>ziFJ$PQR3KS z4KZ>(+FHFoYispRf0L4U8T%d8eGwJX7VBl~byNp1JBnDShqYUg>-2s`s{^gmJ6Bn! zS5RgYC2gJFFa&XUou256-aB{oR_}=p*6O{W#>Q0pWLT?r498OS zwR#KHm|6H*z5NvXMvDB>dB|N-;9PAc*6O`Wad5>DPJ|ps$k(qIn5@-nIgi)s{SB|u z_+@zpXQEE9z3n}GT3JkvcG`M&l=D=Uv+D)u<97~W zJ%4WoY1k`-1h-h@j()|nj`pneCh|B2-Z=#r54grV#-i!g&yhO7LZaV!jW@54u4>WO zM`ON_yclOuV5y^%22DTiucXguTRde)O`pz& z<@5ToKQ(G|Gcpd{(E%rEd&Uw z6a$tuI1zSrgcP6Sh7@mR8KU*TwDd7q&bK#O`};;(_cSJZIyH{84)l#o*wbk9*cvS- zXEs_+Ys|Es>KmO<^`R%JrYONTI#FurPf_Q}eKyaC5ft&jxVvJjPG*YuE0xBc zKeLbctFQR0pZIHl_-hbd5uWnw)d_ zCb1@G7~j}xa)$HG5j8m@_$H|)=RCgYRFiW)-vCY~-yB(!Gm>sHJJ)1oiJ@9t3q3Uo zod~p`MJh&#KnlAKQmoC9731I zOqT`6rvzUjRj246I@1#;Hrf2lKFLmIx8lf%g4u33KBb^ zeq3usb3U8m$wK993h+&Zn-T_B-Rl&kTpf{MAJM@UFxZIx+Rfmab$A8VaD;Vuv<~^l ziQ3r}YJcOU!)1|RcfGCA;SmBG(cd`f&?yq^eLC1&1{(o4ZaSbcb2uF`b;!F4!swvL z0F63NvQiVBQ&U~>3J+x*9~|83!MGMO@WUDn_s0p8p^xUUXhjUccnvQqF#fH>xY7WF zYqbC09{(uHqmBQS|MTO2`azEWCXM$`jt}QO=@nh>3GP9Re;sTAgEhz$!PVv705`tz zuS5PZKTPh!^b9F{iz@uE8Zbr@F~U_^}nVt;0j(=7OJ${@0nVb(wO zarOmJU4cwwU-6e}6vba`_7$V3TK^$z{fFYeaxd}#iXCrsE|x|Q$2G@_oAc-<0XLa+ zlZcxvy0PJA6x|$wn{2vC!p&&9>4cjcx=F^(7`izUH)C-#0g&_ag$DrpKM_3*wA^SI z|4pXjpRmS~IyV1@YW)3~Ly0hrnG@It_)mvEz_Jc?z?G54`iIpz|MSB6AFcxkZcH7} zB@*m|I@oax)*x5mI=}$eOb7fs(yETqA^$KYO!mWdK*w~L6bbg528|9664;3T>N>#C z-{^^EVkFqRb+8vO*a*0~4luwqqr<-RGvA0$wQ zKAOW)b-;4GsKEG_4r7u5hCv5ZB3J?2f6s|L^A{KA!~9o@xTHSGfAtZUzEAOA{hsB^ z0P%3pzxl89m3$fUCSQj7`7(SxUot=7%cxKJGWsjNjQN%?`QP(p;vT*f{lu5a`}s08 z;UwzWv?RVv@5YxINAYFmaeVQd%$L$r_%d%0T`DSIo(Jv46nE44?lIi)7b}+GZU#Sl8h11K?s?pK_-;AwO8IUj z?&k3wE!C~yyE@!e;ZBJ)!hdPPlYkSoG_?84^xl#23qRr)`1cz_7mD}d&m1m*Ws1uv zaTzTxW5gw2T*$e?XN$yTvbanYmuccMU0h~}%S>_ch)b!s%;QT%1zqsZUr{A)a95+< z5pU?9zoJ&$;Es4h|NIri8~W$3_=mW`-BRuDG3{=dc1OISfBuT+#SQL=H}ub6LA;@V z{)*Sc4esicyT*#ubVpI1_hIZsJliC;(M^r<1g=0$O3CGfs<82!h*K_(bQ5~Ls*USL zmol!EJz*kxq-(VSfUIcuKoWs=w^A^Zw)Y}zzi-zs?I^F=mlpfG5Vz!=(HQuFqxh3z zXBBb`hPC0?wy+nwY|6He!yYG!zm`sezCroS{gv(Qo|3&=D_av$uOegBoN_v|+9Th4nkd^VhcduNwjW+V;(Y6rpHmStPyEkg3 zRl&JPVqo7h@cH~@pbmupo`u4m?rote>iJj2Sgr4JX1H5Db_%V~vxQfoMCSu2A0{;h zZh){77Z>M!{8x&&q(04m^%0l8 z&+=dWmh)wRcsS@4{wuwSFGDu-W$2fD8U7PrGVLeR7e*b!m(hdxGG+*0@`v+f;wZip zjp57WiF}zlnJ?3(@nyP)FEbYMW#%1x@jS?v(#QES?|HgZR6q;9!gp1;YvMbyb=&xk zY~9y;n)}`_t*}A@bw-k2+`0g>>@fX<-N#|!|>xS|j*}6==BU?9` z@5t8W^Bvi`BEGA`-BjE~_#riy8T^pa|L=!@O5`K_SNkDDb=&j)zcI28;D`8L(A3y@ z!#cJ-1lcbt>jlaQwA<*1%nZh`JqO{3>_k0?|9abVDWMKc>^Rq8d#=PtiL^cYaqeKC z7mAX>_I!^5JF#t#k+S`sk78PsAF>r~6x$I> z_@u@j&mz!avM_B&3|Tk`KVDKO~Pn2|vV3SIrMOAMJ&Y zFom82%K=ImJbv_Bn=&);Hxqb%$j57A%z zjk}a@T&R3Q$*=npM=SahGb|htL9W@ejS;TjH+wXacc#}>->)wc{|W$?O)CcHJ&Nf0 zGTx!<52&-CZ2Q%hs_3QD=5O@5_bMB&1BFjusY*RfBQXhTSBfs&b`mdDIlwm^^es2O z+0nN?G<+-gIKH(e;#+<7Z)x-y&|S=JbowlL3oFDDr-E)_4zm9TjY`{x@Od7}+7r>1 zI{5Tb%&SSrs4&onTHOY99SebM4lY6?v5tin{i)X6N z=C#dCuu>Gwan@2n7v7RSykEcrU<9g5T7##%wK4QL=Hh|BD6lqzhG`l&k~6Ali&bn? z6vjbEzT;Uyvl=>q!9rAz~OxEiGJ=DV#$?gqTZsEk}2V^2!oK z`o6Mm4H%VSZ?Us_gLmv;6vR^)iOMtHRMZYp7)&q%lT=7WJ0Zh4?hun-Ia*4 zQoHFBVv{!LVuUrt30Nv$0qY+ctOn0OD@yqgtlL#s=uX-P(neISb5vammg!(2AHgC# zQFxLG`uR{N2bj|OOP0UE01eT1;&6};`dfBdEF&xxh;cF-G!Ba}PbB3WNNBY7>iLhT7dc zqd)EmysIqgQiE?WT~9tvs#i1>2Iroeg;Cpjx>28q&yp@IrQcOuxDI74ME_M?NWE(g z7NC&`y#S;OCp1+6Z zBmdfoTYEe`KV56jdW;{6T0vqj1WE|zr%M|vKX+Ds zmh8b{80CZH{7fm|CgmslhIE!@+Oc6iO-tZ7Nf9cmP*|6$ZKZrP^lU-prj7FGQ7BO~ z`)vs)XXQJ66Fav{`Ki=c^bh^0D4l5Wo`7PAQvMh$UdE~zUw*Fg&HOO{)tEWas&G!Ldxhmfn_cPt^Q4TY@7 zz`Ll&sEl-fsnoq6-N%=56#AVCvZnZW>W*{u?AGt8D4wulSV`W(4uGqOXgoeysweXP zxpH5kqxuQZjeHoz;8ivZpb>d1jtk4!>A17bcXgXMs|ht+()RmY10*;Ty32#ZQ3DsD ztz5V^$NO$Zqj!y5P$YNuq2j&=J+pPfcf)$-BBv7lqHq%&yB0K~%9Q97vHdvyiVC0V z`@s|1gVTNaP&uSjlaEHdlW#!KfXB*v0TrEEF?Tdp=*zB5cn+L6%DWH-#+3==ERC+w zm>^G9e>szXnM}X%;l;);4x-JA#Iry#(PJ!gI`&}sl0ik?csq~lZ8X`efT*LSJ$qDjylD2XN z&R4hn@iXYaHqcJNl!PCfZ-dX@QuLV;7h^_3r8|c?hC`=8&Ds{zr=xhL8eq-lM0fh zf&&N^b?d!;&D&}5jaa3^~JfSB4f;Sbtn3CzaN&LQ$S<7nl0{wTgOjV@RFztIvPQv%v^YP64 z5X-%sn+{XMqK{WP5dHCr=sT*f0#<%k5n5Z+4pz)1%b0^7f|nA`;_q{DOVaoVygH2c zw+|>oK{^;mo;#UUCPH`vF`h9dW!E&)k)#}auHm>93X-*{YnnWFdYa!mVlc+wWXUzn zx=(UVKj4=%T@btrL$Q`X6I=oT7K~s2OMB?~!Fz(&;K#tRzl6<8_jwHBh0{!uq>@Z&?kEy=F-3xI#90vE`CX%k!eMha%yDQp7CASb`KYtCTx26 zv|gTI%V=>_ZNU@2yOpS&Q7=>hiUlWTkCC#+$Yb;6i!!B)Y$y{ZjkPys!+YE*&rFvy zN5P)W$wGP_Z#B$6j|<)^wP3wGwR^YTVzIhgWt1#brr*j(NFk{ZX1_5yqoKT>Drt^n zv62B$cX&L@D!)wjJc{m+XXL#P-<}OqDref$b~>uE&=$RLRCmJ7;@+5I*7WA{OsxpF zSQ=mvJ<5+=nM-kR>RMB=-OxCwb zUKEG)Wjn=5Nfp5OXOFQ^Y+4LHXTe5IXoU7>#cO zCLudMT^^Y!jkHN4lckaN%Fmq8DC0+AqucBr(#RBPq|-Ob*)EMFbl2eA3S90i;I<4;ygpyEeND8&n0CNA9Ga{YK$I+X+#TBDT!Q^ccv0yKcZ)E!j3qnHWN35hvM&rEUi2kS5!y{q0mHa~* zIASPJ4bu0(C)6OdZqC^08I)09)-SE4a`kYvMl<4nAOX#6_)+ksIw%oZzZ3dEE=iYj zGo@S`s-8-@_R24vo>aMH6b_o0?UZs;q+F+O%wUv6O%3&~HMQ^X0IVTjV8%Wx)kIKY zRoGyPwKoV?(cVF57gWx)i3^)}QcsC+r=SlVXrhb-9La@!(n_sp^2b>7uy$TUC-Azr zqHd@nLq6};mnlYyQzdr)ljBz>XW246FX)C7T4_2I(}8u8yASy%S@3`i9ntK^WZEoS z26cgRE9w-6uGJZuA~nL|)==$e^unLONM;FKvlv&|U3cU@N7YiaKq0L=-LLry21tb~ zsode#eD=s@Rg}GE@y@82I}sMUiXasXkqTdvcHS$kcRaTa036RXT31Os_wGO+tXLbh znuN#Gnd(40syah({qC*&W%o95X$2IX(mwD#Q+bNdt?6r*-$_}Wr3p; zXU$9QCOGJRcMJ6jJ@I*)n0YA558iD(xo}&SqiPC3Y1}KAEEP)R*p;%{Le5$m*|>2&^29oS1uS1 zo&?qX=Pc(W8@{rYKCkm-j8Y4e)lA$Kr!hE|+0Bgh^pgv0gX=O1h{Otg3-Xnb2>KQ< zeL+#lyX)g$G}Q1OSGvcVZ$uBJ@~*|g1kAkD>S}#?0UY8ps$U9OPh6d3 z265%X5^=Q?zC0DP_p2$~-k$Hwm)(Jr-Ct)qs&2tgn8WqKVCx4bVR7MhuP=Bt9-avY70VGw4{j4^!LG zl6$RUI>td!7<_>;1T097aV{!Jn&R4KZs&PibuGiuWh;jLz0ks)Vxa+zqx5#PUI|_V zN<(jJQJxeSu_f2QprSvH=UQ-%fSfx`E}5S8E{?Iw_}+1QFLY(_1~xl({)F98bv3p3 zwhSwo>bU(lpo!xMVBxC2qTAfbQr_ypd!*cHQj>Kj%?)ygO1Z=7#031qF$+s>2SjQ8 zz}(3`d-AYcfEWO9>X=ptaSjSY(1dme-eE7a3@eW)p?3}*6DJ*2`P4w2Uixea2wg}mv50GRyog}7#%~1! z>O|;YknObZgI~g`)K-+WSR7T2=!8)l!~#k^g^&K+uk2Y)Plads&`vA)WB_c{Y}wo* z`5Z7n31i9LwR8-m2a&9ah_Mw+!-Y>pz*G{JYbfig;W$EMQ~LxcPa8sHOpxmD$n2F& zmUE}4?ULPVGn!^6NKGgv3ZGamm~5?wp$%?E8$v4h1a8m|*)^S~4Z$M(&B#@s451;C zI;zeD0pSsErGD@Dj{9xII{3VR;df&bzr_-ybI@RAq{8KaE6&E8o2=SuNX}U3C%JIB zqpAX}#1iqc7L4CUp0W(}CP>~Uq7POd%HF25cSmNdoAZ4}S&JuI z&TC2gQOaAnDwrVUHLdy-|9#DKQeqk2r1j#o*4#33SYFet-HGnk26|tU^IpryTj}YR zO~2F0!6P$v(R%SsbifI9MMNvQLEBK57oUa2CWXsoZ=D1hB82Ih$_H<(4$|pwxaBw@ z0>@$+ORp@d$J!lu6u`1@IaZwifOYfeJ4m*aNVc5PA==pME9b5Cjk3Z^YLV6itI$*~ znI@Oj;p7cete**@BLGRGpcX$3-Vl^<0i;0$=~_Sv?E0EA8+BZ)Uh`WikB7`wPg-9` z&IvB;j{1?im@`awjlrNA##Q4T;)*d^xkdp(CI4b#vf0oL5b0H zs+TQPOHIug-#2)N9I(OJlEIo=@kuqulBOf)rZV;72fBWCZ$9#JtM(F(;aal z`Soav+^XP7WkVl04wM|6z+dFjBo2Hr^a;tZp2t11Tgxy?m` zE^jiNso$2%gVVveykbQBIh6)qx`SL^RP*2fXlU4xL(Ano`~hU=;B$HVzog)(>MLux zJSOS6WHz;MlXn&jk@9C)F0W_0p38%8me)e<%yM~!t>kAQFXu~{i90?64F^i$RB|u4Mc>o zb$_CpGI@w_wvsbMR+=Vm2m@SXme9lIvXp*-{`e3(&9J7N(Cf1U*7VUY)VOo3oZiiU z4$Ga$uBmEH?{fZSDw#CDYnr%B7nd1yiIvmid|_BlZ+$B%(=!22Noa*W)%ndi4K1&C z2P)%X?t9?8UfLFR!va@`7yjq-dTMgR%Xz(7AW(E(PY~kNK^h@~lQ786y zfz}nq%Kc;5j3c-A{;6T|Y0T|)I}N$Lmrsw#?d>Bm!#Aem8-bUG;14~w zCy)%w?cE#>-zfk5OB|@HldrgPdp{;~ZZ84dj+xv0E8_B$aeENTk5JhK_eaa^%^b!Y zMQ(4hnmR+SOwaAH+PqFzn~}La{ykU!{ddakO^C?taZXh2V8^+=JN9wBEAHIhRLt{m z{vGG`*6)LEbYgx-3e!BhH(j1P1KGXvDZ4in6K%@w&4^!KIZBH8j-KC}O4{tE74W#8 zMX>p5jMcy}BwV!hKb2oc<@a9AV5S{Pes2sSWon8KF3dbi@l7W7QPL`TSeDIEg~_%> zo{&GdeI+I*7Hd6}hVW|;wvaP3k&dE7)Oc8u)yPFPjx56Ak#bJDoW&`=bJY~z+1grJ z0stIGJ_BfeX5kS~)!g3+8#M^3!C`J~i?A~0;#u-v^{*fZl zHd4$PNAhH`apZ+K&{V^d5|B1ICm9>Tfih+D@-y7qg`QpC8oUoIuZ7FNX)6p+%30kE z4}`yjTtTa}J~)&VJ8SQBX%(2zaVju>KcxZ-DHVt$lUj07^iWh@l zrQVf|sH=$(!S-B~$3Sp`mwh!=)^U7sm3k5!C;RN5z#sVAM`3cxwil^Xq_^g#!(}3! z{5jyr#C}k`eLS=S7IS%SsNCW7TtjNcdzCzwvwZv3?>kVQ4+XBAY5w)?@QL`?S9J&} z)2(m8E$e>H@%fSC18T+`AI?_Qb9`q$rRVr^)3tCHG;Zaml;abrMkk`_QUTWfVZKms zpd4S#Ha#wi_`-p6d?BnPiaW>m#ztj*ofzd*%4rhOl?0 z<@ky$zk80a`uE83t#3_q>b&&=se%lfvy?hdA{38U#at}gUs_;&t#V0 zP%#(A=TC+_pGITkYDCUm$@CRb{4U;1-`ye=b$myeK7Ef#bgr*_ZCu>)JfbrAY{+Dqv^kC%1gjm4bjtCw@(ilk($D!BnUDiq*LudG8nJ|(S*-4t=y zb{}M(HU+wIj&CtaeVmEqQ^qk5h31`aDms8UN!l0cRIKLhgu0~ow$OiJaFpELn9=*O z-hp#>8@$JAU6OW&-Yl*y#+sR`4IV6h%(2qyKUMzIyUyv4}+%>(xDvJl>a zW|Z{r@3Ckhgg>Qok$olD#kLavl zu{a;pkoQ~mo^Ib}95C-knw;{R& zqBC0lZ>}w4F7kgjQG0jOFxNE4?P+kMmHgixx-FS1d6EAk_Zia%BmifK1R!!9>pw-X zX)xBgJC-~IsFVYo$~i!QNe4*POH^E*GyP)XyAh;jM|BZ*C6O#YfZE{6AyJ7#f^U79 zTC^hpm`IevI`MbcqxukK0Qc}2@JrlyE;4|VsDg9%%-_x6{mKUtS!C+r4t-m~9Dr>_21^9f}wb|kuo`Jhm zS|{quosNsh^&z&VNY3Son&jmIi7g&m>kZrSEAf*YxnlfC}T;OGZ z6!@Zr5*((vz`&v80(ad+Ij+C~a)I+34>iYC%!xq1D<4A$;j)QzX~Zh$j?#dB7Y9=* z%yVCW!am;4YU&T`Yw)xU>o+9VWc8tv5B!$*loJ)G&9+%up6lK{KkL2<<~7I%9ulqI zni&tR3aA^0ln?xkw7LP&?PyvxArcZztNPWH_EKr}JcK|otk?e_Xr<-nNHl1H)N(y% zR;|6PCwP18Z*2-{InRFrjv$WlTXNX97MOplSpU|^#&2;QfUx5hlp0=x z;jBad9PM}8X=uoaiA8NpN-A%#^ilMjp1^~yY_egGi}q7Bej-0o$zkZFOR*J(7aDP? zf{k#K0R31~=ve>(U2YD)e>i-lw;M%oJ1Kb%S+!(%xUzpqqaCJu7a`i0Vod`Zs4#W&YZC&S$EF{~Y>wt&ic^ocMYQ;YmH%!0mH zYA1Sx-SKTc8<%;g!yBp+!^ZdgHtPp+7IT`YnbI%tkfDL(SLj6FdIV%6=x^-$xm{6z zPjE(jJDTBTLV-r@XFXA(!!P+mUx7>)x5-_ZO!l4%nefAth8QjBMujgDmT&zLd^vJy zTzvTqp5(#sW%D+jFOTD0oiAd15ba)sCyv2!k{M_Igl?&vp)q2@n?ysCFy1893f`Qw zQ{zpSPe?OG@Fu&*A@b%Mtc3U@cym3HEpd#QY&1I<-kkfP&YRA7SEX|p5m#Y34>9SZ zZ#5z|eq=&KYxg*a7&iaJlJ2=kY$r=eV5*#Jm+Za$**r8gL7)MeL|WrIgzx17r*u)W zFPl{cf~jHpB8M8dY@{tNPLWcQuv#{W{wU~6f4KT#2a)eGJB`FqSO`GNY-Rdg0dJ?b zMfnpUpu80McsN^Oa%p&D3EoiY1-T>?tlx+04C=Gm1g9NIz2ynvXcA%zzX4fkdCvC0 zjTkBWSd)9%TqQ_TKn}$$8&r9?C{b1-f@E-@DUuS9%7yWEV=10=yyXmLBErz&2OV$=)MEcZw)nw zi+-zVaX^Ip-G;Xhi0Y*w4ONoiFjOnC`RTJ)7D8XLN#oA@=+G5WkMX z=N0iTNM()cghpirn<7n2!m@f&BpAPK1e+Rt+=;prrF#r+McmEZh zi2=UiyYCjg?Z9_`i#-|>-`#mkr0+hD=yi29`62Tvbl<($59b};JHj7vc<%vnQib>a zwc=?jOPMj+!o2r6qfLFubV>>AcwnA50wuVPtFvmL%fGey))*72_>R#B+-eNXA3<-_Iupu_OQecxn)r z|5S@uRHXmZO5RtL|9RL6hsyNd&Ad)sG9%&(=_B* zpgSI+HowjPY`^ya^!u0^#6`b+#MdI}x0K%2=%@SdZJQ#-wSj_tjXtZH|4w~AApI7$ zYV@mwFq2Sf^n2whLBA`h&2OXMoA(@meh*TExaj8$MAL67-aa6z_kW_HdJkkc4Apg4 z3RLG%8#Di%Os8+|JXkKH^<@8@gS0SZ_k&rA?>ggI_FXyDEByD1E;Z3C53?ax{CBqE zEAEjLnkp{Z|zO>AU`}a?qX@!xq57_Cpi43785kq)Axy}|Cn%ye7t2|v>8WjHY6eS+7NgSP01Ae{X>xBJ8fl4q3HB@@>z`@JAO2$M^D1_7D$DVk2-D^L67gS z?KLoq6lp_X9GVh6&Ur5$dVJCAaM1&M!s4LE7r@RykNcj{=&@y=IXw~y*J~jaf*#Lv zvj}>8BBRZfq(~bA=c6gn>re_Z>d zMvo_cFsH}H8sK^^q(ac6f}2Iq<2h<`1}V~pfCEj59(!9~Wxlfdi$5;1V41_b6ZWhs6w&6`Z#GFT6uC(DbfqWT=rSxg8T6lYx-zCw4>@>{860Y_vFZV_F~CexeA+& z?5GwgT01K1>37-5>)exzQTgm0g2|v9mCN}@i#*om8*d#}=$!Xdai(YfD-`Y?{Ndm_ zRH8$zOPX>N`#WI{((JudO&E7U5pQhCCcnQAM2gB;aTco~$1{f>_G|-Blt77b&Tu}~ z(*_;~ClGHMYtz0Iy0f?z#9b+U5PIO1Bz*qW1pJ40%LQj+>8DcnX#k2U4%Pqc7tEq% zp-t_2D@a1I9z~Pl4DV*o6#0UbVHc#9oTuy(xPU4iwqqll!cLhQs=St3z{~3tq4|$mI7?~_ zJt-gMc&SmzDe(Se@58~7--EzHd{>)Gf^R#eHKC2n zH$Iht`4(EKGL4HS=XlN{2K~GXFBkG*B5l?dqh$0)5+ZOL_^0)Q-=mir=_PcEhM{$< z@ui)Jjt5Fek2M7H@h-7;=sV0>nqR7Wt@U+Sf)PCH-b^e1xglxw1Zis>nCdaPyP^60s7s#*3u{Qb$~xEk`V|CxFLLUrm%V#qk5rd=EW< z5QIQ+&){abO=qjE4J2-+gp3ND+S8DDgN6jt7ZhKEBVay~z7N$adlCk432N%Vy*sG` z5o)dp379}G>9>Z!0Ca-r2fenE)z1bjFo(i9Q|_5KsjUkaQ0Mh1&w`G~%wpIxY-&%$d4-6> zuXx_Uku|A?CK`ok=Zn-5dWJeu!X1gA(j!O`1p3oCR}Fy#bcU$()f%Fb$i4D86ftRZ zCv*bS=%ff5m7HHJC$RXWh)!$!gHW}m!La5rfd?f%O8K&A4Elv$Q6e%czBS?T_65Xa za32aWbT=Wn#H`ut)GU+KU_;=AYmkcFT!c-SY>=-G%S+OonVMizmmZIqf(p(qG$`o>&NEY$hGfOnxqgy1vW zEP{*MD$wR~*dHJ`98C$qe$7#`t}10+7i>IIVc>}xDi~=giu|NzdV0|oEasVkIR^e& zRsJ0blnhN2q}snW;o51`+q=Lh;u?$QRiu8EOS^HH>i$md3V zP&?NL<#MM=m~T&3$`KyK|J3dNwekcUUD5P!8&zk;&OW)bl(*cELklPti0@A-kzUwu~I|8yWGf0o65-^;7;h?9M7r5o9>JTL?R+;IAT69c?^sT&QOf@ zj*tmmdQ-D|NmVrjW}`JBe3@Svi|j{@A(P;?<4`EMi+o|5&)#LvNT6xg(S(n2A@JNP z55_hWpqE1E$=(#+?hO6|HzA`aW9Qx^icN~r|F4?jcLtacTB_hTn0pp~yOnWd=u zjw8+4i(#CByOYcouKYf(95N=xf&Dy2ofnBJxu0N*3D~a63ScVYoB0*k6zN;tSOzpU z13`Avi0?<6H5*OM-X?9+5LkxRgl+9xQDZWuZXF68&$_jr#+Xu!O_YmD&d9fwWcaY5 zd~|ZLoV6cL59=fvrs3-##OQ>=xelZ!g+on*r>BO>CkzU`sbD)HXs&_E=K+&1fMe)h z!ge4xi_k!msLe;DdKv<+pebSd$Z8{RhgX)_QB3&+Fr`C3G4lvCaN}Tj#}cXvUSjnAHq{hUf&3R}iH$HLd~wPM+d_vhCwD6>QM=6g=6DBFTM(17nBNzynUv@S7t zg36r4vsFW>f+|&4pexqkEWA)$n}y~m0+z9N_BF+F5{e^8CCR9dQ&o$0!c{HF)=&tZ zhj-`&(0LrT>Zu+l`;UoOE=#M^h0O$4?*h>colza$km~vl2;H6IaTBaLJJ3>bxvfod zzO!<4inZc1tM{aUo!E)0>~v%f%_~Z%2TIM^;G@`E7DyuH3m|6@5Y3U*fp~fcJ|}h6 z5U2|X&M&Jc&IjJXQ!VE)hW4JSQ-ybl0v<3g_LOia&_}(ARRqigG5H z1Ci6+#Qm-p)Ty9-mk=qxHFz>0K;}l`iy7_~$3iOItWAGts(U9MC{k5IQZ?2Vq~fHc zBhmGiU^W1#t9q{dgT5PgZ8 zMd;iwXQRzEq-+}k*=S1Gp7y3u=OV3>j8mSm40N&ES%dQu+^vm}kDl@^a8ZV#2F%Qq z>OI~O^30jo!P|q@#a)Y8y8e4b*>;QPTuhH|qIO4N>eiD%Sk=%6aE61}WIJ*v?TyOQ z7PtP4?&G&TqlR^LdIrlgOXck3Vc8fWFR{Q{@}Q%Wg$e@PL7v0(%^&@xAnzKSl85^pNyhxg9YG{Ol1_{zz_-obXOjqSuCd( zSN`1YeO;ciUG5pW4=_K#ZE+Ur!zaq4@kvxfI}U=WoFFqGv`V?_hxHh%<(@3Pf$#1n zc?E$`h#Tagu8L|p#z8zxle~H$WcXdST-zz?O9KNF2rpaWR+$o4* zt%+@ro`AX(hG;$cFp-AnBuvLi#@h{3@&saSORYxIGGIXqk9$VF%pjZs4|RxVo(kmws5sUY>b9<-sj zQUNPZu z1jDjD6n73<$l!?c35ZCuJ~lNvHwTVvr5IJY5~D&mFeGto_8G+Z?oe>ycw@=g!Y1nR zx+$bORBtIm|6@R~7yclt*U#`Ubf4CC6SlJlo`(IRo^AbzdKO{FZl@m`0y91lntkHS zY{zcKQ%!DZj|WPzNjMHIJnX8kvDpQ~&N+;9)y&BGr8wYj2nw}jWZ6oRiigeI@5z!A z94`sSfKK)p1Qp6_XGDNo#5rK0X{~&?Aihhi3RwnV) zFLt&i(+`&w(sE|ryNey{wEo|P_5Uuhd)Fm)?^ae|#L+*0WtF(G_>-Qd1^L;@b$np~ zGURfq&;E2V&g_Hfh_(AK6SF#Cw%rL*{UX6Tg;^I(ytd zf2Me?5Qo{HgZD(=2p?3&>ntTB_=DrUq!hJ1VyY@EdvklM-XC=Uf?MsVUWd_2+e_m3 zT_0oG@!MkM9_JA5|3MjCSHN++!sp&YV~6s2Vyqz|O5$(Lu3KeIvi(`{X4 ztF5AJkHwpWSjN$)X{f}px{MdeH55#I^Lo$;9aYYXf#bQ0^=)XQGO(W98l_l>Xo1bw zVbF~D00XOzzFx`Abj8ALUZ6H-kxFd{^gvS*te^g)_{`u%b8s~F=?Pjk2ghvH@AKc+ z??dpz>Of>njja0|?JpyL?{LqturHhI395eptJ#)$*c@3yK zlj!Yk4LwEj{2y)^LHy6AquJH4G$4K!S`+b4{kKt`_ZjH@i=a32!Sabtd&Q4vbhko7 zZC7=MJbETlZb!lBBfT^O#lr(*z;NwXeq4xmkjF&^F=beOs**vJ&fpAU3R0|vC=&&L zt+Z{=sPnq^_4El?WiFD^Qyz65g)_V8sfKK#n&L~Wv8hhRzd?tJvQ~@dMfJm>TJlFU z`+WJr}OI`Qs}=KXsXdshQ#^u>1xvm3ctMCTS$n-fLn_M`WN`j^it zGQ@iA_sFw2F+@Aav#7P2W8_($1Oc@?%fB|5BfIKqATk^nXnB_T+%f{+`>5IA_n8^p z6nytQW5o9m@+^d2M|l>l6uWtzWes?sZ(4cHlfq{sHnVTU&r|WS(XBRY2ngFi^|0{M)SAT55I` zslJ9lCR!7=1D+;s8e=mwPjZ^-w_{nqiJGybAGsFt<-hj3IJi7NWThNKss6>&#{8t}8({C&VXM zs3@)iZW$pOn8Gd zZ)8i-Tafc4qH@B|L}h$T+A5yn4MY{4;;cQQ0lZaOaYIjnPlLw?2mg_u4hH@h0iSgp zDg!3Vms8hg!f2hzMr%x!%DFQmj26z6=%d6OF1DH2o$o3z} zV3B9RF<+rT!h1aPfU8?s)#_GE@pA#QxK?3^)^CcF@gQQOUespYEf>s0FyRM z9UKIsbajeYap=Sh1Z&M!bMl=^og;~zx2b)6Kh%po8sF2h6PnpCxdPJ99u0XQ!~luxt{K7rX5>ZhuFdUPH)& z)93Du)y&u6it@qVjO6wto$dx+j|2?G-xLBIJoBJn}lX z{hNXN%QaqaZ8qoi&dK1=b>LmFKk@n+yrJ=W3^XY5diXz?*KV{Dyp|bQ1g{?_NFzvB zNAmh3xBa6jEgkW?p7;n}kHw@vd{k4;lzFX<>dqRYNe)a$^+)cOk0ysPIebXBkM9$c z!;emh=J0c%iaCd4jpr$V56d^bPk~or{Qe7XXuQ1*nv-}t?_uU`HChSYzWo*fi{R~-MSxVc_8@ty+T%M> z**%=Mht(e2V{-U&5G0br-+?OT9F8@99{`l_@%y{k<1BzS@OW>j#^WKY&3QcLVsOR} zo{91M7T(Z!ybKzXczn-8%;SgAO7M6`g9(ol2-3Z44w1*tQ;C#6&gXK*&|{&cp1$E%??iO0(yU>?7YR)WWg z3@l5SUKO&#fLo`1m_*P%X7IKRoA!kboEv&MZieN8spps)Sz zIy``vjnhWpX0OG%D0tF{xuwA2N;P`hd8^3soZM zU=h6k6G3_%CPd}Eo-^es=6&ZJV$SqyC3)L@A~FTqMm#@0rzLM~hUD#6LxHJC-X@~s zV%`_gmu|m9UyO;{b7OU8ir$&o_fTgLA3<(HPje=YD);Gk%D-}srV91C)R>W$quGW|x2gd_5m~#DV`!ctL+tQopkGn8&ElvILD5(5 zaa6sDtL$xs-q5o#B{!+VGcp@9Q;#HK%^V_j`8%LEWcSxb_ckl?zaxBwJ7{qp z(m)(B8G`-S@Pe>fP+K^{3EVFF2Fee|VNB6_(Bj%xV52Od&oO6iHHn|SfQEWc)bERT zo+CeN8-+JAzZPRL{cfyoQu-LA6Oxo5XenM$pDVEx&IZ@!VN`Z`4So3>D~|}$SZ)~+ z1igluS)kkz@BHXhjNuv)?*xw=FJjQS?ajg0!74?5n}h#ADM2C2%|Q8seW?^}s7SkLN9(GwdkFs{N$Z1zvHE@+d`R`)W_Z3$doJFU6A&wsM;drxI1?q>R0vqahNqe#aPn7RFUQ+O=23QS`$(W<4-yVaxDDE+yc>QeR z0A1r?SP@3&B1lomTMVEVX{E@`Ft&=ax%*CKd<$JeWt|v+%jTQewqSqT6ZsbJQKU}Y zWT0_futL*dl_Q)dTx79$kH?};Uw%7^L1PWhMxT4HDs7)0fg05Hq;kOW_R0YFCUpT0 z!`#gD?ckdZ`qp|FE=60Ke(OWSx4iVNH4)!>xc_hA*I0k}>uT90phc)mxofF#Z>~d%`6dj`oFM5=S zmQgH2mW9Gzj%ykJlZoe0Rhl9pcFxCpYSNngQ$t=_M33?QrG_?Cppo&Wk6tzyqCOmF z9{d$ri@Sxj+JUK9iGZBHa$EpoXe>ASX6Or+=}4Mha{3=b)A!GhNz>2fh0*jmv<#!E z5L1P!FHdKxo@hqZv`n3~Gv_W1`xQ(DO8A-!0)RT6YoFyG`t;RSROjwUk)?J z`}@*pyk9|E6@i$YlWx;GH%rJjI%njGP};t^9#wCbU_E8BTCo0I5YXpJC-%<0l=g`x zFVhRwUyT^`!#wm@HkF~L9ZREVUkG38K#Ul&yu9Qn*!>w;#)5PnINJj!11`)%7-%YZ z*a^_(UJRbaO&L?_aW1NI2lxd5uhc@kPsVD5O& zBVM_HXNK45fEpiO{{lP(ulmK2c+psjPzoyFK$6}%UJaM%c!^4t&m;jZ>mJf5$+}fn zrAcSbLcDB1g5M|RTuUI#6oJy;9@O7v@ZkVH+8!ths3mhB?Zggzv?Jp6(e4yqF!#~k z?9fMh*wjb+I~0A#KH4?0e6;1SM*3)cF4U2ykUvpMlV9arsDrC5KT7w~MtAI`9m`(Y zZS19$E)Db2{!z=ER=u=cu=-&h1^uA-6CsAb*1KCLiq;kbz9q z=0!$-qU8?im+GT2ewwW`v#ZLPPAmHVQ8e|lmu5=S(YJ@u^nnh&v=GcWsCu&I04S4d z(!EC+e6U!yYB!*(12~MXSN=)RwS1wGuBCrH7`l?5R!Yv#lz!x=30Xb(eGu{pmQ~@Y z30aNlsolt)8q+mf$g1Y4?eyt%MW5UT?}R)xAyN2YI)s2Es;b)Psg<*&tDc&WsBlls zXg}ijS>A}@r)8nHk$&18vHY|zVCZ9wt?mXq&BxYv@%SsVt2CFOLu?C!C$^Kq|R%PGREYTn;$L3VUKb^aT1?bT6-Vno2yGV}4`|)`E zv`=rh&4C+X=-8e1c;5|$85yu6QM1N{3ZYW~dk3nKj)e_}`Y zodf|<@Y|gqiQh-R#)F^kr;SHHbQkAQz%#>Z5unD0msQ8>m?*r={WP_rcn-?XDR>=g zz)SdPM^F#q^V2>a7lwr9r`7)g5FPkw*H$QgnzB}s;zo8d#@^$}e%cS&Cz+`GBt>C9 z358xM%c&k#Swo45UX!Vfe%#Ge`V*-LySg>uO0@DPu4Tu?-o}^YR$SEeo@DU2v()#S zP7rF}Hy>k490kdJF!~KGs*dl&u` z^i>LC;)hAx{9J5Q8 za+i#8*#i5+ESus4hpsG`V{n24%Qvgju0po-X|IsOlzxF=A4Q!~P`S^8YL1Mu628%P zh5z}XR(z*io#A z|HLBRWc+PYHZfwRr*2}zZkF&pF%&~LmKas?4CNEqFq_ZMzQMd3eh4x+ys9}YhQ6MD zi?jVMK7T$}Fp$}>fraWt$pOMcy zlYHK5j>a&|p2;!vgN;o->>*W_B<+-Y(H$Md+qIM)aeWPnag(@ymxeDS*?aH=urDq? z6bist{uxm_9%ksp+i1fxGL?*KXzzmwjPOaS{3GkA4cr`r5LCwqdl?Mtwzc@~DTXHG zJu{w!_Nm7Rg_3=X=9-*-4VxK(ix|}c8+&ie#Tr6i>iUJw&s6A_mU_79_uK$;`n`(q zl}bMuZNliMhY9b2YXhg-^bE~pkX@yqDgAZ;uG%1seqRA?Vq((G8vVZe%c0OO*!ytP z??#G1n8@E;gppMG<)V!#o(T$`$Cqk&b~+e5xvqlh=gLrkdgRE7IyjeKnm<-+GJM8u8Pmc*EETJz&5v3uIB57hbnc(*q|MnuNQI z^xcuOH5^aHpo+wiHzEn+&ANvU^9ti(SL(OwB+vntiiSH{#nGU&K1GZ{?QFQIrk=dy z)q1iN;wgG!)H{^$CROU2I}@cESeus6S`;;={S)Zqa}6R`PmH3ugv}7s{_8HxC0J*R zxf1JYN_z^mh~eC`mtxgLFniS9G?^Hr1hX#!K%Pt(VA3S%T!2-yrkEr#TyjV?xUZ%V zXSY+gHhJKczj`n@{Yl4Zqbm}p*LQY^lRhyTiZ1B5ECwJmTy6lk1K{#qPYsvkC|rcB zM92ba0Wp6-;7NJlPd4+X6XAki^ixuIeTR>;!;087ge)aVl@#AaDihXciH;jzBqpq& zcf-6Op_gO%L$-fL`a_(ny~IiO$is8PgO33|T%~zLbjKc1O_WD;6TA}SY1t$4 zOw~Q2ACv?jIVgFYABk{W$>J^*X+KkYzSiLGnA-EF3=PPhGoJLhW4a4_e)dh80yA3Yb{u~C4Q7urntm&kL?R*7HPWNhZOLWOtdR4Q%zVnl29GF) zPx%)^lQ0@?2I|D2?{Cy-_#NWj7>5T*!}q!#ej0wmUQsj+Z$dCi^@^Geo2&d>tr2p{$*!vpzD2r?T z4cXOIRyW9^u?C46El8@M*b>1S5&{v3L@|hHlva#rsUqxZ6a&E|%IoWD{H)iHRtjoV z)Lf;CN;N>tCQ2n>tWi*drn+lrMWKkOR$s7{mt5~4cMwLp}pF4KW-FLl{;u&&FFE92|Zolaz}6CcaENS$bVme7d=FXcM% z2cPa;C;BsTk??V{5%dD_66Q^$6BUw1sT1k7VVKWi=)m0Z7u-!4N?r^>dhN=zDe~b6 zm^s@Y^Y?pgHUkcz`yK-V(R2Gj+z^fR*@L!-yDZ#X{jePA5qw`8FJYEP{EY@qP|m+& zc?2=_SBSgM648UYts zZu$IAxVG;v9Y-dnBv-cv|KLe(0pd~$!8DaEk3`wIG)c;))e^+l*aN|hOgJ* zn$NgTw=Bisy|)gx4~CLw9d(`~yx{{Bfh*;b-LN_KD%uBId@QL}vi&nuDuGPB4765S zDcd_#UBe|9x`nhKi>z#gzak_$c5{Cs0i8pBAe~jnpMcK8y3jdE(V4C3yn#i7&XX)U z(N5A&og7r2%*Qhknyi4oY%*MjA4$Ch(}eU_KMmo^U;Wd|RDBcS`Czjxze6IWzxzKC zuJS+DQ~rnT`Rn*0%l}g}e~Fd98@X6axp-+4vQjPvQ!e(_6}!sC0F;-2-+u(!Sh=WF z{BE9U$;H8>8vK40Aw9{3ptIi(r1Q7PpMcKY@5j@*8QqCg4c2u2nnfezaEngeo}^64 z#UV@txj2o#mRvZhv|J2CxN6t8E{&H98=luekj@|Ghiumm0IK}A_mscNp1&rV|KVu< zv#tErIG&HDZ;DK*w8kB5y@VVhP@XN(_3e6I)LZNH8k z^O%;5s(A|vuQleqTVa)L(Zpm;kqRV|W8M@D7e;GGa<$QHrkMHI`r(5JZwIz<#|QSs z)G6u+OI}LW8vjw|9B$5CKtJT^PNT0e*NMj+ki)pZ$?JhEoJBlZfxBBb_=lOPS!?~{ zjGtgnX@b+7<}{Em-)SDq{QZq{oU+s;BgcsnxmLk)b{PGb6y@|aupO1{G#sSI=xgRU zG4>j%jKU?Ghv|JOQi)?SeOLvQgTMVimaGHg`j|+Lr?VIoyVeRqQ_O-iY%=@If>iuq zYcT~c;^7WDH!LIT++OFoDTVfDNG#in??q$d8SlCT11aj28kAO$4os=?Qngn5<27lx z!`FAN9h0C(Zp(o_o~OeeUy;u!^e9@bI0T8~c7>_3Uc>8D{lwj)Nri5eoD_nAAQ8f+IQUIt+3OvUqirIl(t-Lh3xv;v+kAeBKw< zUI6}^2Ls@77^E080$YvZj#E_@@C>u#k@x9APH|a#w!c4CS^|2aoK}4ZqzmA?o`||o$JY3Gp`?!XEk4Y49byZ zsB50_cpt8S&hdZF3#oHG9h(r2mdwr&sqA$S53tQUFbB;7Mk$|r z8>jdD2j+|uMMg`EDX-ls&&O1+L{kYline8{o!=n`n+luF@<*t}O?aS3^)KExhK=j8 zaI{|}%7J^VF1|!&lkJW7YTfD~9ZzsVC-$bjFXZ4jp7k~khBw{}nTfWD%7?f;+Mmq! z!CAXBDT6|kly_$WenKotyR;RVTQ)mCp@*bk!6iKLs7u$oGlAsTFI| za8kFTE=`=lZO4->ihrDzh(!Ahh^7o>dth%NFh&0Oavv^O+S3=B9B;;BRPVJvFYnQTRhhx@G;XTKyU6EZMSnW5q2|an^Vf?T@{m zN2c0Ge`^fcuX*HrJ0{zh|3l`H4Ihh{1az_MkPqyTMIMG@Cebou%_DeCa3ALp%oS_Z zOmc{NBzA%i69-0h?~9v^VlkCuj}ToU+76tPx}8gKDgI#?$UzIQx3#8|p5~Iicu$JY z)5gyxvc55MiF{umT|ed{o-sL5J>}D%k0*%f%9>a@w!}>(m}fdR$MdbPxQ7=riqLt) zEF3eZ@UFw*JF^0uQ_gprE8Ay|PqoU%1m=CQ zpK!7x6(jf-!MKV%PoKS(ZLQn*q+hKp+ZS7Qblm*c&okD8ZP9rKV?{Uf3|=X4$#&b1 zxn}l;Zs(eZ-%d2woXk+nHD65Kuekt z2KGb9L4x^=V|#eN=9<#xn7M{X_I<9o6iB+vHTy?Tc>Rw+&)YyE>CtlysZn#y^=M{2 z*A!kGGuJSgHJ_Y=bkQ+RGT4ecO~qMr4aed9ba|gde>@6&?V%N0+<^ly*z-wXX)fqK ztX^0!^3!*&PWGQ;7G?x**kR7yVFb4ATLA=@s_bd7|Lspr)e~~2MZ>EH*36=cOV)U zZ!8uU*Q@6zQ6qR!l3pxmh~wnJ!VKZ3u{k{MBaof9*(^=}Iz;WrdvD%n6`!Tx86Pu0 z!#rn4();H1yNt57tT+8RNnaTohVK*)yLgOg&fths$+|)m-GUoAQjKXoV;Xd`RHi^J ztk$!xtp{&|o>3jIN!b$PF)mi+3{1P!M!n%9_ywuL$AV@y1LjN*DTkQVAAl>Z!Q1LVl1@zQkT+lo)zMsXu3toj5ml)z~;`ioaJ&!)(B~(O=5Gw zEGelbdT&)|GGK=ez z3TpcmuQ0w8ag8c&o#anaps`=sy2uvX#e(~H$;Ny0UXGlGPspnt9XcMYR&@eyRtwy; z<2H+H&Ah7nj7xmVyai|ewAYrVI8fUiic#Ftgj=)Gki2#st*fPGvM{UBJ-hI`R0 zv(hYExBbyXmZdp2-T1oVGj~;4I*9$yTUiAT!cgL+w*(<^RRKnQR9^O>Xqt~4{%LTE zuG-}HjGFGb_CPSsZ%p@?#cd!NSB6*ZEFEdy;Gq~a3o$^$j0&_YJg%&WDEtSRfyUs7 z;l^BddD%yfz%bcVAu|99qb4NUWI_svsG85FC~ogt+!ojpxe6a__6fd@My`=fcXw1~ zl{H=$vgu_PajmJ$vokk6#aoHPHjau;+}8XAWhOVnEZl{afKj=r^HPo7i&M-gJ}iCs zXuDoy_31^szw7Kg(_1+UIW~N}Xm=-my*HnYzbfYDC4g5l5nuDDDRhXD8xoCW+NG@+ z0&`QaJ3hdik~(CKHLx?Te-nqtwjhRk+*X&r1I>d~j+RjqoYx&_p6jmKxBymti`WZ9 z>I;YoPaiV%I^!F&Xx(BD7Pi`gIXlkaZ8KhOHaKXDt4X79Eiz2;ne))m*Fo>*gP{|h zMnOHRJuh7iCHLmFph*q9Qh>Ju@qXei^y%`l7KgtdABze!4-M2OHE_n5h>>sw#)S+_ zDx$@P8S_$y;#D|b3OL3r7!rXWHQ<{aClHw!KRfstFK z{H}ELaX2C`;iIJbHMDDIv=xSTMy^0O9uZ=9=EZ&!b~KE2dmItIYRid->D4_s+p=(X z&C+1rXBOw~esvEYQ*VwG0|%6PFf$Erh*CXl#-+p1+vIvJ=H3a^_vRhL7fXi)FX%*P z7&)fXKM)+kq%hsRcuc3f&s`{b1lf@OG#@d;k?hd$h9N#1XihNJj8^~MeF*cal?ySan zA9`PKKLbNJ6wIs|37#S*MF;9Ah*re3m9>m?IC z5Fxu>(n7stqfKR_hqbKnCFWACH*6PO-S#quftTV2i?yeTi>|~N zP_Z=~Q-$mVF=eO9vMbi6vCI~II45Dq~D>bI1Vv#@SEbPua!Mq=D zpFA4vk9-d}YM+=GC1{^i;1@g>V_r}8$%o@OrEWG0K|Ks97$+a&TE;eMoCJMSV4c7; z$qoAE#@QzGEZd|FqgfBOiEv)$91--)kFia#ykOZTG&NcHc9@n%!B%OQ1U(aAnZPU= z7xY{cXP3;i?2@f0{Ag*Hz`6+frYAB@FgIO-X)5i87`x=WAH^>D6nalX-V0srk{2=b zN9~fwlgzSJRh>4w1b12`uuEPfF3T=?+#xd2E_obw3H-wxWw)9qrJfrVkpJkg*Cwu z2PFqq4cSxi>7L+-U(i%3t}z44aaScQ?}Vnxi&iO9q^UAVs`VSb(ZT_($sR!nR;ihII}xsr6zhN@fn(#&%%`wwT2&S;dVDGs~_K_RL{spf#9w&CqG?icj_=lSR_7 zIaS%9!m!bsg)l?O&wOFqT#A~TW$k^-+5#U&rt+h>HR!ou$Ttv@r1eIruj3WmU0Uii zO5G9ol6F>S1zN9L(Xm*sUkO_W2fF_%t(`@XwUUb6Fn4aI)IsmhSLTlQraXi!`UYGc zifZLw6& z*y$&6T%}xjsf6c3`57$fpmw$pNG_EvqvM!@MTWz)grD!z#?4q+Qmm1m8`Rgw!ClbjQnry4``1FdaLR zONFmA93@@=R8 z^b&K-9`lCulB`z$u~=~O_Y02MgXfM*j0^S{tzynlHV$SFtX+szZV{|tS~`eQc8jug z(xk03FwWN5u!}gfO#^%9^B8-_ua;+z>1yX3fQ=%QqVr-sj`q*oaK~2YY_WC^SBUpP z@t1Z_&P!BEXZ6N z{u%wF@cG>rEEaUf=cxTdfuwNJ{^4j7fc-cg4Tc)`{5&e&~xB+SHJW7 zfY#dUl^($71(Q zJlLWWyGYVUm>g8Tph-*wQ5nKt%NKOVbnOe;58=u?a!poL&b#1w2?XiFx zY01T>EE*vXAfzX`5On?>FB1I_I?qZ>=U;&~md;cq7fwy*FBP3%{UW|SNtu$12~zEJ%431|Mk)QCtCT1TyUQ> zcDxuokQ2XL=~SDLtl63Ha>mHjo8hCcwHpduJWe=*(EQQn7e7sQw2L)m;QoXjZU|nA zU@Na2PTo_)N#N&}*gT6gOnWIpYqo1{eamC&ag?gZCIrXUqo1nB)2CVW z_zY=Sj|UMV>k-|<2b0P2&6GvUkNS?O@qW~7i>AnnNF?)Heq=KI4?4V?cAk~Eou5KJ ztlACe#c;6qcE0wh82(IVg;3{L5FE>&vvA&qF~JcQe?myZkogGdv7NiA$0tHwf24Xm zgBRp&@_GwT0)V#d2#&4CB6T3<^;4~SbRrGYK97*Nb|!Ib=Sj?Dwe#b6Z6LNinXD=D zQzS|h?$zN~1slFmo(@`rJ@=4f7Bj-A;QmPuaa!(bAQ6Hdl5Ej)L>GFP4D=vTEIl&Z ztHZmLS+&x2Fj-UNI$f?s zj|{&=hXZeSZ+9$M&9fk>ps&Jy7Uab**)7Cbkd|SwXF-^jyn5&%nCq4-y@{uOV%vzx zKpPUta4}YK-K8OSW>UzRk@`fTBkZpF4lf{h%zoH8AC=?wR!qk}ndw}FH-#%F1H>Ey zV_y8a9hXkww{vVUF06vHPx?iegBzIg6Qm55wd0^QJ*??Fn1Wa3+i~%fk?Wx$ShSJL zAs#Ma;_DZn)yP|6meoxbTioR+;Oo|kwqz{#Wv%w!ayRx@xdirW(vr7g_(r6x_@a+d zR$qQ;XaH_7_dALH*z|FOvh$X8Mwa^6Yu zb4C@_&)uG!w{mFNN~|L?-=X6f-{4GfbY)Y7Oha; zk>NoTzT@?w;rSa-vw{`aO$G)m&>VVeQf1u&_vnQ{QRzN|For=qGja$?VPZWmHkTBO`_mLz3cGf7!#O!NiexD>5MY9ZFK zM1konu!+fX(^=p%@Q^X^5Z(NAQDCz@(>YxVtg{L{P8GON6j*0WOhd*IXm$5utlUY^ zvpDy72w5HWCc{f_f{>MY%p)uz+l?ksLiPnft0ero(|;W+WUpY!&&aE%l>H9Nea4z# z?g>WTD)TfqFb5Z8+?ta%8csi41Ffv{`^}O<>I#TjIdJ}~K%sb~gSfmYH6U9q? zc-UkNz9Tnc3GJnyuzF>ywlC{g{ZfVnN9Yd{PCoz-8Xbi{#Bd?{K}FdLhrcg9i_kQ? z@!U~G*-8fFtz?Rb2&iK~Q5^^hw;~|?#rZP-QOMu%B{CX$wc)SmdY4zL-WLqz!SKdb z^!<1^X&Htsju*FOe%l!v9l`Yw$h0Ctrx1nb$rwBl+{f41@m0sRj@LW3h9^KkJ65TL zi)6ycDXiBp#6;&pkHdSfoF|825K`U{>cl|>RHq&{ePAr z9R_U5b0&#IcebX2MWD()72Kw#f?P2btg=l77`uBv7a-%l%moWDQ;7jMSsf!nO}fqn ztE};`|5$J@uayh#!jWjVx9WJ%&0*+lx4D4Rf>%rn2gzx{S;Bc?TuKl-0v>nH3RWWVmII$Z`Cy< z4pZ?0U$AJMje^wk&AfFM1?d(AD>MZQ&msl&=D2jsQo*uD8wIJ+>7s}e6ZR#=^Q9cs z{DOi;vPbSmc&i+2PNXp6E^eq-F+aWf=D%pLxP_IV>a zZr-TilaoR!|Bh*631ES(b1?8D`X{l`v2(z0 zF$aXFIWP`S!5@y&cSDFP%2tVCdldst$!CCV*gi%C)H8*gEK(2<{wW4#Ylr2xwjCDl z9jj4BFz-`g#Djx3+`p$Y@-)IidG)BiLyh7cH;JKmMR;c;$Nm+uv0~#5!~dgdyb7Lx zYwz<`MOrb|gL8IIw37aq%5Jep$*_^K&>PJAn?=Us2cej$sgc>FBo;#kF*GZ3o)vp# z7CB;vwBsua`$!vh?;QbA(RQnZJd_am6~Yvz%Os}AeO)(`o;wUBuIhLo{3l8!n0^TQ zM}!W1;iU-aSY#C#U!6~^!dl&|PI_ce*Xk4zd9#H9PoC-BuLXypLsO649l>IIXM`KX zw*9bXP->3D!-RFln#fT|5XYzQ`T_Av5xAmgKf~i~*u8griq;9{eQeP<0yIW8c5Sg0 z#IxRRe@5rr?0uedOG21*9r$|!=HK#V6fqdLiRRuP5x1TziL?9_QEJRIymf5M^!9=H z)YIEr_~bOa`vKcD{5k?j_g-;V$KqZTi+e6{TT}6WpnzWC936}EXR$bsw&To;;*@q_ z{-OF6S#`Hy$@8=e3&EQTyIuH)PcZyRyKvR9v34QTk|Qa9$Ci{u{qwo;b|I5BMLM?b zQFfuSm80@A3khO%wuGldW7RexLDc02ivcP-Q~nH-KO^MNNcl5b{$$IavGONh{!EfT zh4SY-`7=%aTqJ*H$e)?=XO{e#Eq~_7AHV!5l|MI%pYn44;9sb`QUZV$Yv?u&Rcq)T z4c)JyhcxtvhL&llMnlUrRI8yC8d|BLRT`>OP(yh=A-!iU*O&gUeI$EA<^N{wqsJQd z8}`3h_t{3IQ}I?$?79q-HAQlfC{g%O9p0s1mi}MA6e18R|M%>d|JOcN5B;}jAKfq6 zF6@`hciH;ogQMg7C6hHpoi zzBlM5E2%s3m&9LxT=yWWK0=X!}w)fH(WpF>`Iz-3ry*%9@W6t`C zwf9niG)(&og#3_t{cg>VSg&7WYDiG8Q&9$K{R5(7>-Em-GUl2it$IC$G)#L5LS(&k zdz1NWibt5q(yykR9xq2s))bkKM6q%t!!On0-R&LrEC-h(KlWIE9631Uj)eS5W(C26 zs}UW`uSa2MGGbYKbzz6Y1tJn0~6V_`e${?-3Lv(Dt{t}Wg zR~%v0Ybnw&?fD3alLIoJa&SL0S#mIOWV{?OSyN;l62;1a48Kr^cOwTiJ@e}lf---!dYucUKEZf! zoT}Fyh>opSQiU z-i;iDdzOO>ksofMKaLz6i-Rc%`1Q5w^_L(zmR}FAll&U)v-tHJq#?fsA*4q+*h{@C zQ09+TuL-v%tk)n_uUiluTd&vOl=Zrxzg4fhk%sjekB~SyAoD2))y!nc!Ke}Oa=>Iw zk>4OutQ^SjDLP!O(U-X!#^-W@K84GmGcJ!?pns1msB)k7Er4h>k5U=jZP=g1x8A2M z#Y2&DpZ02~6Ih)e!3EdFk^Mq zT*t4gP6cLcSQgh!q_6fu`^xdWShp{(AM$pOd$_B( zhl^}o*6mjf#Wr5SDzS%~8{NZwAA7hYtUg$5?coagyDp8(jZ=_+A^g!CMW(K#$Snk5 zXdWs_$rPllGA8?i#nv7!^QL0cSnT1BPiKKHQJ~nv{d_nJtTQi37X?~-xFS>6O=Gz& z01TI?0$+KKb+0ofrv;1G+1fn~o5t(7X*_-~3%rNP0HTK1ivsJ-O9mUowLzSmj|xj# zbQd767E74eFs~PzB*5^G6J-r2hyv@4$<|JBhB1Da62HO5_z~8o@l`V+@i+|7-`X_h zM!u4G?g7{(K7P~qX1uW}CH^KX{#S%X@}h!)9(1JO{JytlbK7?$wtY{;iw|N)Uv3q1 z(~4aqEq1;C7g!#yX4ju_0oGjCz0{XZkx} zBX4{Xu&E*=haiu* z&;Z>!lEa;2Nx~eNspIyJ+ahN&4Q@y83?B}>;ePBDYr{XmpoqlbK8JD;O|-sTgF!NO z?UDP%4cYzh|1iY(#2}Yw-?$eGkPX?n-K}f?i^`4K5~yeS{9K2Bv~Az{+n>cOcyAS- zdcpex@tI+5L%)Sj@^W_t1kjpwUPoZeS~cs{rJTD3CcVF1DL!>M0r9EJDZ!`4A4Fk$ z$A4-p{)|}s17h(XV8{P6g+G1{^l=WnXh!enK*zKv9bq-7t1&TTF(-T?XKF@&{ zssdkpign-X99Yd{at;iL0{3|i{QNjs!*Qa(z0ZMH7VrNYcoWB3;hpzm&Vd)5n_v!{ zxJAx^Cb~k*9C+f8xH<4h5n!7G#e0fnwmIT-U~ za;!PlKw*2we{wAT^jQ4;#HYsJ$Buu9!Y}5)*?2d#VcfaGUzc;>H0Yo){<^=Tc_r<@ z+W^LB#c^}s9O#?UCB}aMGLduA@#Zj_BhKW^yP~BC#BGD)$$I~zFccjs8Li) z^>qdwB{K4A%(7bP)=OV5WA)eXRcuKfRe(Fd+Lc9kI!n*1p)XghaO+)R`EspLe!WOe zzusE<_0|f%-W9^HcR6iBWQ^K`Sw$@$T#zP+ zi}B^M*-(nOT8p?74<&IizFd1qTv@HLAT`dH3l^&O<;t)qI06d*l7i>))&PC5$I*I- z^W}=#sYT1BFV_kE0 zz`@42k(M9Xps6t(XWr$~hirzu!^HcLor$5EevK2z;{h}uO?O4ZXyGF^y{~oWE{vzn zb24oF0VqAyB^%harp>IC&n05Wv4m|<3ta(h7^50Q1h~`t;5ajWHgt7+`ZMrG{j#pG5$nAJBct7CZXC#o zz%j~4K01gpU`Z*r$f~YQ zdx9WYIPS$VCG0^=WDXYt#-fz)L6G^d6Mrc07vVQD7{QUDNT7%s`bcbrEn#~JjEY>3 z#F#lETfX6;mPG3ZjR|!pc(xrT{M)d65ZcehgHZNJN_|82x!tWH{0qz0Iuy$+pMP%b zI>PeIAsWo(Qy)%Gf`mD<%|}ex}2Yh zPhHN@_|*9GP}tt_ccjJCW3%|w`2Qk4HU3xesqz19uEZa&L#0uN@)gER1>TAtbg1k& z9V!#gT>cOpDxp8TO@~TjE&fO7P*EizFJ6aA9zZ1_#vk6ML+zJ8d;%TnOWdZ_oetHN zIITl{>LhW!)1mDC@CkINs|5v#b*QKo*F}e#DJbZj4h4DXNr(D7F6rtVChf~ z0uDciS*O=J)Supu>QKcTz%WqeeZ4zghdKc>?T?~E-8rjg9qP}YprGF9P~W}RtqyfP zacJN69(AZbASX_TdfU5?I@DZHl1PX8>SK_RK!QMI*xurv;OOm5n z(+|+0mbJ#}Q1ypOcJxw*x(wO7(V;%xLXs2dP>qPO=}@mzitF%)Jt7qYKo=eAGaf?7 zTc#_#k2+NAf1?idFDzT@P%N{H4t2FJM)#N@KDF*~j`-BNM-DzYG+cG1O^3=tV2qBF zu$%)0Capv5>d#_zIT7)x%XuH4TE|I3VSC5_xWJ(C-ye(Lh{b<{9siOmY&sPE6>%9< z+?x->D1!f-4QZQ_sos1TMvFiGUe)NE4=K1x4A+XuHy_f(n-3Y{&4+aP=0l1xkMWi_ z2JTc<2ot>dFbOmT=Z)aj>^pR1%N;QX$MHks<_JA~oZrzfE`U#Y2w)sm)sW`qa{l07 z=;lfZILtF@)=Y62IOMa#9I%`qAF~#Ymo#RW3Q4D?8Kk^8>aRQ#$_d;+)PG@CQ5V{wrDADImZPwL1s;|{~Em8Os(LJ>$nzMH{CkiK`pPvPQk%*V9B7x!GTd`F@s`7;&{*W+-fbTqW-X6Z{QF*}4YN@MIC}8bieyF>ac}Cdnq8-?O@g{h1ffG0F5r{WfWtLshm#rC@wm|&cfz3zM;x-r~J#2fWf)A@m= z&Rpcg3e|r1xIbU6`KNnaO5)q+MUQ*dc8+U8Y-A4v$u^nCGD%oSm=dfeNd4bjz3HI>46^qK8cSBUZN9v%u5B zLuBs&=aP^@k4K}?4?<#c2+ki7H$P1Api&&*Wg{-y!vp4lYgA47<|D?pj*Jj#Yl=EA*}X(eb)rwiPj#xJql0JD)e-cT_Jwg(KU!RWVXY1h<)au_Eps?C z`^MJ!r?xsTTx6|y%lfuWm-W3oVSNu(^$o?eHTp%Ofhne`OLxf25&{!rtLs2@RWF#D zDh4%-5~7VU7NUXWNQx%sNNTAu@f8v)?`XuyXvBqouquQh9Zlqw73x^rwe_;!k*)Ve zoL_G@dg1piuyv$fi2L>v>V?t!_QhBy^g`S{n;>Pplg9?%6oq(01RxO*ee0 zO3d-)QQfd41mzIgA+FHtg?1RG8X~pBtxA*YMmu~H`i?nZ8x!d%YQPSD#%PDjkZegi zf<@QdrEn%^3bk;=c~U#fwrhv-BHMk`4*UH|jB2xbs~s--9PMRkhx5r?F=NR0ek|>< zEJePH7WCxf1|3`-jEgelt0`)>!oAg4ZaEf>h5b`+;43MCOm zhoqh;?$r^hB3Tigvc6;;G0c#g9J0Qdg<&Um1lyXk*R^PRsw{W?%~BQ55KTC`TUGI) zCxoh~`>Rb?yr$w`B}Wxd!FnM_7g1a6jT~VJ*)IuNf3cPztu6AxWt+Cx3XRK}4~4d9 zvHn|di>yDQU2BWkHF8d{8fy{;%~)+wG)`2-2z5MT=@a{`E1tPGUGeCB&=vQKdv_LV z?)6GnO!^G{&(amWl{e9xLnpL)f-upfz8LU{m#|vc2?O=!wN4`t*9pa2grXA$>VqTZ zKyAcj{^BC*B9sbF0Td;DM>q9H)>P?_PhFH?AXy^jF{M9> zNsRiVm<*-<7&jTJQ5Rj_Q7-kzkxBcmKaO3?PSBnH`0BdE`s2RTo%*A#?$4s_x(uTG zUw7xiebXP$TO;e6Sbu!$OyK7bQ-2iKu~UDvRkv>Xf3f~pv079pk^bmVwb{G= zm`Q8@;b~BikUsHD|+xQ29^%xx?-wWS4?0*?jiwVf(qRn6XxCj)MtmgNI5ihao-I_rVdX;gbBl#Rca2yWlxMpV zy^0sRKB!(FIsAN*?WWxr${oywwr&>&1*>=dhE_~U#T$4!L@*rhMPv%~uTiLfEtq`x zT1!piMVW&B9i?1Fb||=I!xHA*+sfl(VP{HZXE6T`;LFTyrPp7`c!d%Vazv19rY<@s9Hh zZP#&5tg3NA#~ob`(h{v#piTr4+RUXf%Inj9o%{Er-d+-*UXmectT5YizUVD z!e^t^c$99cQ!S#|xW-{_XDi#HMYP4ba9TA5c3nqvyp7#!zCVXYuVeVWzZ~CiuI4zj znpknei$qw|vh!vXinT^pwK`mQ2kMfj+En^c^Y7l>%{NVL>p&a;gY$<$V#OFZ#SPjy zh>_F!fkn({VysZg%Ri=I0v98#R7>JUS|$7#9j>@eswGQyMO)EY*2=Ii@#qy1xy18* zzF6W(G^3qVZ>@;zM?G?5>v2MF>#^k8z0m)-wW1^GKSR-9-E~FhsXSP<+4Z>k^om8RTz$H8yyW$=uC%UM6HhD0@~&%7qW3SNS|z74 ztUV>v9inSbQQZM+PpM+t^0WA%u}aMkZPEH@_9BQCh+U)9FETOp>6Rc-gV zb$3qEt!vjLgv}bGNqhs{MUU##BrH~?!NHQO8oAM~NnCuN)+A!ttTc(}-rv6I5_3UD z%$%lmiTx7puP5s2YvJxmm$>{L3U@Db2}_!(4_o6%vl3$* z(YC$J#c{gCWzThM9e?~v{QM@@b$V3~>JpR|Rgd?}O4P{YRoZM56NOzA1*@9^>-RS8h z*v3^H(Go1n_ZvA64trCo4DdO^K<~^5Pq_)}*=zI~tz35yZ8_wM{clV24AGd}jZ8v& zc5TKLT-2~PqpB48*Sf97gaL2Z zRfJKCw2C08_w<*#K|?pXfmlzVJrN_Ve}Pk9%*6D=r1jHWU0E%y-6#Y?S{t}DNrk|Y z)>++3>(6_VR=YN^8|JAcwRk%@q1-lhmD{^4sV%bU3Gbuvy66d%N~6)PAUwNJDhTgJ zc`wF6Ypo$M@6Q3DF}&Yj5u1~vxh|9fyNJzq#xF3uFU;N;rQnMN@k)VOS@>fJ+atQ~ z$$6ARTW~%c-sI>u#R;-GJhA2U+QL{>7d4OG1-Veer`W5H>;DjL9~{EC@jNLUZM}qx z3XfTat~APPMoL5Xj;@C8d(W%MDRxbvSM-mLrGFzh+%x^>!F9-zx`cE;6HE8DUr4%t z*Ol&L64Bjt{_Ym&Ztl0OA=u{rZ+^{glDVI2 z2use>vp*p*`%mjK`}ZqD8OfQL_EA!{HT%O&(n+mspC^y|ekpo3)jU0(cC&gQ#?u2D zsjAs#{~3Bb-LM5q2-f^xnt1-lf&%9MW^qa$bMn|5qcUxcqfC-;{@<`Al-I(kvEu=u z0kFPN|B^e;gdh$OER-66V4ctaEKB&XOXW0o(%Ps7(9E&+oLhtj5FLkXI>7P5H)ns_ z)I38_WN86in=?l!bGGK(--i6lXx)%@EkG_5*tLLWp>svI97NTqAZ3-{*I{ZQVS508{I!!7j8l0CDZ~c>ev=?k8EA|iAtpfSiJ9r z4zML&|Jq*xn|-?Gx?Km53j7H=>#75=M@St&jB!E- zkhZAQ0mPaBbpY~G%|*9EF4Q0@bbz=K0HU38iPQn|+oI!6!nrg~2blIpX`m+10p58k zZl01lOt0vt4q&7IEpWJJ`U~N>({+B0`uQ%5(*YjAjR;%>NT34@Ohk8L9l+wdUIU;G zV59qR(7pdUz;};G8WZRM*FPEMtvUl{CgU``&n$G0D)hifU`-zb4^n{~3{tHX^}Y+6 z)|x38(mT%`+z}Szxjs8K3lc^B&p!e(V4a>n^Fy4R66vh>K$)y5G8u_vxXxdr@{h3R z@BF|@XXR(Iriiy|{;HTp9^sB&`Yq3aWo%zy7^s6H+`W7f*M zkiNV$&Ec)w2s&=fpJ0~xZar{hW8fqlZd#l)#wbX66-gY%dhtY7HAxKkj1AkDDM};L z;o(+NUA`dA;V-%M?EI09{@3~8t$czA&n_6*=&d>iX)1Ond2dezAYSk}6jBAq{;H1sXoUZ6v&3l=b+YN5c=G-a3?#yp1$<@oGUo zsur0i=z=6N?FOCpXZEy6=0P&PS1EBmq0#dTE(@Ca9lLUOXo}Gk*9Z!Z&yc>tO4`Hvc=9tlDft!5K^BH++KNG2q)u!-E7A@mJD-JGU83k=6W>U#0 zKt-*A!V=@aiclZaje>x>A)g~M2wY{``T2xio4R(1C7eJ<+Ts*ah`JY{j@Q}hn2%Vq zpxsQ;vLon9RIvXRolppbm5|hBp}|_cRk!hioIQ~33IIB_X#SYgWBRZnKUMWI4lFUp z^eHjM_o)auQ7xye7Hb!wP-#R$NCa0znF5Qq>Ifw1SP|Y+4O!W;Ny^H~^g$SS4$t99D}+F^6Sbi1#aGppmyD zd_Tg~lVfMSApK4g;U1F+_h6#oyhxmrSwI>bvv!2XMsfc0PZH-;AjLrJ9=@q#K=tCW zM;{W*P0C&LZ8=)TTR8#^L>k*5=M}p;10OYv^EifYs%F?E3;-oY<;6Ik=s*UxbKtX* z(9O3aPm<_{>{%G9!oTeE9a7%>3?dL;jh{Xu9)O5HTE^GP_`C4q6!DZ~=HHVf@;@iz z@4=5-#B*(x@gK@~zL*L8_u&U`-C{7OJTm@O8UKQezaKy8B0gQk|6azgl<^PXCtJj4 ztM~;n{$&~e5Pr%%_H#WH>!A}Z=rF1)yDZAnF4xwmRP?u~-LBt_l; zz&@+=uiHmifg)st72=aIUr@wR0lS;eB^lZy0aaaQ#WHfAUx}x z-JMGs0bvkM#$dg2=Lpc~VlY2Lu66~9H=Uu^%2ci0rc(Md&XePmnty1`nSrA! zcDb%S6s49QKE)Bf;T{NKb!SG^3Vc;RQHOam@L?0rnGdgPTFWlPiDMQ$6PJI!0U9EAo8JB^|?^L+P&QAKUuo1S2#BH3H@TO>fP&TOYy)D}#mLheYu#A%*d zwG(&{sW{=SqGKL}Aj^E&Xo+VtFKc<#>0S~K^bS$XZ(Lj7w;TTw_H*;#9@+X1=^ zJPc7J@_)1*MW62mJ%^jud4@L`c(Wqyb|Y=^n5+$R|7jL)&MIoZwjb0mws$pg@CA+? zz-gTCHZE}*<2`0^E2Iz4&x`9Wt|Y>O7Ru%CslW+0)$n-?wU}LbHzF)a;1W)qlkNE3 zow&1R0iqx$=4paAI|J7*S%*O&dnx}K$+1mXaRw4cw&0KUEePfil~L3jZg_wudvgRA zuR~U`Qf%~(;G8Pu7BUDa>kPsv8O1(~g!$g8EW}}Hkmi#!l8FzCK*%Bs4+oGg+enU- zQbLh$!v=KM8_|;@doW%zdCr4^gp>r3~OOIpq$^<`*_QXz-Y@l#Z_26gZ{hoa%gb zACaUBu;$2)4h`Sv6UyP}iH$k8k>d_Qp~pX^ldo>;Lz;H3Lo|}+I8EH!+2lV5 zozz?1nd4;797{6+9dNYlpHrNs?{vdA61`%J>i7P4Eb=PW@SXbb*>^y`^4w-VyY^i2 zb@i4$yrVT}737fx6{4U+W6JU9ay-#;^wiK2SJ2;Xw-@xP7#!za z;FS|_1dG|`loaz6xF{5~W32<3OP$PJkRUghF^7WU{D2?xlTJ8H_;rh z7c^r88kpFEmTb2`V^&4SgymIE)i17(+Qu?5Yud zYwQB)(w*6Wdx<-ZjcgtFaX#`#C{Vecwk3t&3}vQ@ApZemB>!bs>`Du?BU3%%LN5M& zv}t?0kLFT4H+3;GEq{^ z55}cFA!}IlwV-;bg()3S%~4X>g&I0fK@F};358tE;GnG2IzWT@u$`*~5NSnS`*|_`(ar|I?`5GGK>)n5nOO?neF_r^bDeAkJh2dYwb(?}3T-AgcTzAT!yZ94w z-J_yIuKP9gkcJ-7&@v6xXlS{HYBjV%K@G08ghH;(pjlGa3TT$7ZyO-enxMW+6u#vg zSzmszzI^$H_5ExI>+46T#5e~~4UZLoH-wpXn3AAZMA}N7wj5BaN=uk&N2;`Uh_o~R z!@@fQ&@9pSW&x6XoUNfb8uDwXR6{pvs9Zyp8d|KO+cZ?Ip?frRzlI*t&?6dJrlA@Q zE!R-3hE`~3rG{2%s7^!m8fw(gIt?{zs6|7q8rrO(HVw6FD6FBa8rr6z9U9uDq3<;0 zc);SlQ$ubIc{G%wA)kg)HI$~IbOklIG6+#X#zzOr3THputM`2s7 zBY?6+2dLp(fqx;_as@TGY6*p0D|FOK4Xx5poq|d*4GR!Jg8(ocv5iBneAG^sHx|$= zF#$~i#L`KfDA$?6$gn?OQqB*?r74cIaO!ns>PclVps<>N2s7<>s+Kh(?P#5LB%oPp z0wT<`PKEbIk#;foBq^)}w3rjn+QTsc-6r|xW+-#*P$i5Lx!N(b$y{xKcx!mb73OFt z__$R;4X$m3z?QE>2!I^|2)TBtBq7gf9lkO-U_a%;$=p%e}IG?c2K2G=QsKn=Jk zDQpK+BL?NIfJiUu6F&(tQTVILvS09nbxu`vKKBc@z*r!b7_$M18%$mKs@RZgl7bps zg@jPmb43V%^8^rbO;briu8TA@Lqjt)G)qIXH8e*sKIp?AutzoOA5EKI-<_I z0FmAVbry;GOp$fw2kXqM(>W1c%s%J3QDZCxRHynkVWu6SB*HEp7R%mFYhE{2)PDAw?YShp=4K-`1 zMMJF`+N_~A4Yg}1tf8$M+NPl$8rr3y?=<94ow~v0Bt+p8%?&}wMj}i^%ODrwf*Dfy z_(37bP{OyRgTi+aLZy&QV`4QC5f*8cK>bOiovqW(0+g+Uk1*3_s(pGsSdwB|f42WHR`2seCzCsmv`({hlZ;=SHl6^csAQ1OD{12UBQpA6*$ z8?Kb0oQP#82l((+GL#d74CSB`o+d*%SgEuO&5@z(&gO-rjQk2`iqH!3wW23%saOfz*0BlMTM^UI4qzPthS1#T*a%=GLz)0^{O_m( zFqR=N0^sP_@eB(%1xCDBzZZ5bmVg~xj>o&6!miCu5rcWQv}?2X)2=-cSpEy`T62q# zh%R>RC6O3O5q9nRqokz7+qI`M?Z2&E+ca8I%@(D6TXt<(SWvB1g`Vu%b41$S*|o=u zve{|$ESAI_8`9D5kKZ`rk-pR&IH`|R3hb7Xxvw209Z zBNWvMuc&YD?AlNMCU^r3QWko$YhM&;XJSm1X*s(7pIwV7mjkiu|1-PxTBW~NE8(;3 z+PglXK=sb9EfHyFYT@h2u05S;qv}K|GKCKwA%|Ojhz_sRi9=)43cL2ck3{}1cJ0R> z$KVxq?UgXffX^Lo*S^5C|JHWxLs^n?DiGv|W!HYkskfJQZL>(*JG*w7NSnZ}?KrRp zyY?!P>wl+R`;#$pP^RX_7O?Ev8`{_c|2ys46UWLr$J@0xv(NR?uAMH@_Rg+7Nu(VM zC0tHKRLB3%uC*qj|Ih5&fLh&OraGKu*Bd z5t_iReaeitYd?V9`6Jr3(`%Jot9&VN|5UCMejAsWQ|NUw72W}dz&~XQgU4n4b>0|r zbS-w0adUw1fY}&Gh1U=LUe1SSP^)<$4#v?l=q;Nc3%r70K)-Vx9)sEpKLj8bUKnjp zp(43_eKqNSh7%C`I|boHaJAN(1Y zG{XWxfiB@QNDWG;#^@|ehvf{$hq1`u5GkdPAYBWkuONMu^V}ikalBS~)D*`{T;jk{ zr|pjg4utb5oOkH?b|YfK>wja>fO5Ml=`qwt_(p29idL&k>nu=;hi7p%!R1ZXOQaWp z%1>VU)8G)l@=5FJvH8MNI4v+hxNL6pR+eI7DnFx<4v*eSy!ikJ$F>=E2ghHcA`A$B zwVV!)-b%b#MGkS7B78WSu6rlPhn@#h&S(cK;g7YZ(_suC94y|PjI(AxC%Kk$axQ8d9~mX+XMYJS=d!)nm?U;Qj5)AY;O}q35&abWpQ;*yUE_ zoBs*v3n9j;sX0*e_e}veo3yf_6TjzUjk%$bZq%JFD^?ZfP| zD&AG(a-V?64HP1`$v=?(WvEsioJ_)SH+HNfBt5K4s$W@&+0keXufjsBA+i_)DK#BU zqVM9I5FKh#*ga%lR<{7scg&LczyY1;>ljz_g!c*tm8Qt7E57A@la{YdC>aH7=ftiQ z-wD?o^E5#*+(whpdP_)!k(|}wtvnQ;s?YeRSZ-yfTP^hlDhnAd!MErmUp?MaA1Q@w z3DoEw$!et*IR(3Y7`}k%VN1%rRgZyaEB0J8M#mzN*K)G-zsxqaL@hAu+fGHb#Toy@ z$SvgQHc4d=--60Xg39jt%0`q`QvIrEn{DCr&(Su5ImT&%E2moc1A{vci2Pj0yeelV z7%2{v<@iTYWSo^8oaLM+2ps`Gwaeiz>Od}4HMK7N^m6ubu`a!aS>LOHw4n`!|319J zQmwvtvMKyY`{(-)l48X9Y?FUGMRgL~i}cydrOU*eVs!+@&zgf?V7q@NjgDAwlRVJk zX<$sJ!#veIfc@+6e4L#*kk=_$(^7TSPXFI|x}hCTKK#u_5wS^ZbwwrGO3?o`zx

      F!e`~o zrJMC1(d;s5|5sRy(JBk_R@NfMy5`Y5)WH3ZtA`deul^?4TloT_g1&>YHh6Dd&HTll zp~cOszfFD_&D#m}#3-r@yOttNKJG$pG>hu+%$$MC@<7Vra3VGf)&+g=;5rIg$B@>nqGtbC+&784C(-uRBHfY3Ps|IP#&lKy>2jSFtKAiA+*#`bZ6*)e zzD;pX2!zFP0i&RWX<$a~AF_7qhc z10RL*8mWtg^6K#yKX8r3{7S6)*ua0DF6XD07Rs|@>O3;01vu81I?Z8OUkCbj!%_iPUTbNAnQH zA?27@x-gzV9YZ(Hb&kq)`+o_9F81D(V4>51gYuwY;dev6TD`kZps#VXg8}Ek z7aN+=5OJeO-=AS{_^{gSJEU>-u0Gz%Tfmo~&ym&az4@;IjcprrB`xHacNF{rT}gHbHM1eRF&w&6L=o_`uY zB%ceS`S)DkL;iolnM{|T8qI%5H2?GkzSgmG_Q?rKffh<;}BF+S+Mow7kuwR(Z0WL>aQ3L>XwO?}@=`r^f%#?esT< zE2{4Ume_W(;R)LF*YZQQ)1%S+Q+vu^V9!4%n*XwB{==>OFxrN1lxJqwKyM8RXL+^8 z(Nmo27dXd?HUfQNw^b+@9C`bG%l@?1N0_WB@(J9@Z1y2mYGnAEI=oAnVP=$TC_Tk# zdYGQ{lmew_1k#h+g&u)6GDVkb(J8}6>F_RP@_;~h^w{DwJq#l~;lJDHdH#3t{1I6r zYmq3HKQjC&9o~hWSv}BWi_`QljPy*i({o%GdPLU9sk&T?KQjC%9j@`#D7^Rl9P&=# zC*R+^FTS2k))cuKiDW&Mj#%vWz7R;^LpgbEkj4YOw=aegv8arfrY!VULdk)a;< z5_G;p{epI96|h66H`au>%7@cvG?;Nil>4lTZ#n~?n-gcst3qzaQ0Xuy&KkZEdW|_^ zgL&fy++N>o+}P~Q8CBFC*b0lopHx|W&i!}U109jq!hC6H}wtE|I0W%*2aFgMLg2wb`8K;`K8ocft4 z;3<$M4)RX$`&g|T{9?g;D-R0pK3i6`0RkLTLOM(EpP;az1kzpjfS@~qciw2S`>=Qy zUI`3}j*eEGamqv*w!aUhVB8e^AARdU4|W&I%iNBD6Bl;$T?{)~UUyc_1uGDB&Vf9t z!BlWmXoDM44X+?{W_$-Q?7;9Ca?OZ_-pJ6;F(QOqk3>UPF|r_Bs4e47?KZU^-m+6GgE~D z9m2w7*0!NCj71=q-7Bc?5r#&g7q2{4*PWaG(i)WjS*+RH~rJiMkw+m?Fy|$*LTH z;oD?63`IHoS@H<}E}h9gv-oE={-7NERpn@?R6&t)ocWgZfvBg*asXN701Ox6VH(tj zp(uwxOCG`Br8D_w7XQq~AC!Z?svHfKDkyR@nn#qAf)L5K492PU;m{BsC)$UhXdnJ8 zNyp!%?TB0&=AW(XqOKkIE6drYpDWRL^$RFwmK;c{6HLs1TYmZanF z(smXW=AW(jgL3d!m7}3u3W~r=7v-SOU>XoZ9tV!p3$d0vi09~W%Yzuw?>b1%1P5Ow zHw}J$7j|?Gxd*E{-+#kolujTGPbl8g+3}|QMrFdM^ZOO?%~2?PBEO%K-)Ow>N!R21 zLHP~p!$5_Kh_$xM z`RGq~g4h{%Vw;MP?eu3D-&)E1?^$cdL0pIr zS|7eZY@V&J4vpina=mqGE6cjLq3U%UGgkvrk{pn*YSP!LIpkDM!b#>pG3m`qx6Q_` zc1*DRhx0TV+Nz;#8rq?uT^6Kf^0~tClk9&C<|p z4b9PzUqhu9gbi4L;R8fj)EY!t1Iq!y$rgWER&ai{O?hxFL$It`jfR$Ms8&NOG_=x! zoEbv#_?_@Qr8**tJEIN|j)LK@sG6E{k3pxvNiq!l{MX=GNvOf~5`RLjRVqB>s?$)t zh8i`*iDMmhgyF6QsErW1V;f6U3&RUvh-3y4X*3?1J^4R9&(jy zs8U0VHN@#r)|g1G8k5_or6}iF$Ufj@hz`F3Z8GHYDSkD$QVBJcZ(vBZ|rZB#RoXp-c@8)6fVFjkF+VhR}^0 zg(oR7ilPQ)142<_@x!8K;8zwk6Ob%wmWF0)XpV;b8Y;CQbX0)hVo?+^ilWXa2ZW+3 z@gwFJp_7GOWZVciB=8@iM+&gPbvl1>xL?KKNWX^0YA9br)Tg$lusMj<(NA`rM^F}o zN0hXC5b!CjZ>}hH8uTtz>O}%Ww9 zn=Z>2n&u6%e4$}}MFYaML*YTKcL}h;wVS^!mXiY8miF{byQg@(Z-c3O1k}M;v;|A zE{hJSCUxlyW1Sgh?ez}rbP4rYxdmz83eeB+@crjP{}=|vg1Qzs$_)uCZsu8tOO;B8 zi{*-I^_>}lgz;!%PPCU^Mz04sqKYSX)JXbM6`!l(Il!rSG1eWZ;*V4D9E?;v!SH8b zCh;e$cn%yYUW_3j75~XhS$=(#K7!%LRs32NPZ?443vszc#V=LyY)us}8uoG(Ux9dQ z?I%_5+oyK1PW(q(zELsy-NR zEvKQQ`Rpmo(W!76TKIM_?`y$T5Pwk1_jtXCOrge75f)B~*^{yT_*WZ0irt~)E@gUI z);GuYT-GLASr5OBvfhX*tL1E6mbD&OhxNQrHbfZw&!+W+AE8l)ve5|q5|<){vW4aw z%H~-^1g6WM|Hs^yz(-MJ|5wjUhY1W$fB*pkLI@SlNaP5}{J*cdd#)r9clZDK z{QO9!ySnPtd#~Pm^{VPsRkZSBQGPJ0r*ARJ4|ZnI+d$<9+v4agLHQZ1{0vimMk+tB zOq6B3@-s>KxnKEtQ2BX;Fm$9vOKFeU3!mU?k@Jpuyz^i*4k-;Gl9ZvyAlNFuu?WPF zz-Z%48P%l?OxT{mxny&m=GOTZfgTao=1(Y%LbZ59wShWAy1H!6&{CF zW@64%iLhLX3a=PP6p51k5`MvJGsM%;I@oGD-P-(Fwn|JC_t%v zOJDh|*DL>tfB7TyqO5D}#iPoFIYH$E+p&h)@$0WqFsL16AA~`G&{#Y2@{1cNKf+i3 z>ixmxeeKB0k87ZO3t#y!>XrAkBQM{kf%3bNrgGq!fbyk!Dxzb`!G0+^vqt`t0Uu%t zz3C}P?}+qd%-@7(bAS;B*i-Z`3;0_UoIdoc{Ip@1Z8EmbInPiA%7)-$ev(;0hegO- zueSoCK(+_|Jwm4tyJBHu1AGUPRlisb9DqQ61W-hWO_fs9ox$X3fCV~mz}xckCkOJp zKD<)pzChJIA$ZG!;br^a-PQm+pDgm@)zte3{SX`;3^2wA@YH=kFi^K{L~k7?90TY* zRqmzt1p;?nc=hRB7Yy%tAH1Xn;N6hk`+@-`_yC@p6hJTHT&PXCARE=IN4WFb5=FfF zc;rd1KK{1fOY2(%%8%BDVQD)31q!OR@gpCMhy7qsYz4Fd5pMr3O;S`!Ig+yk$Lwd6 zCPnwBzqj;da%WYiGR#{|`V47gl10_2&WcWX)2Asqg#-GZBNa+g6e=n5MgFEL6h%)! zpVmU0G0*F#PyBGEKcr6?rBEnfnQ#lHe&(&=8iIM>B3B=-SdGaUoyt^SuYL>`+b8#V zdEa|tAnyb9is03kvloNm_42{{c0zr4J~{J)=dbt_p&6hENA`LVlnCG-qxV9v*h)Td zcQt^YPfz{u^Rpvw1;dN;!8?=wAJCf~4A8m9OYh4B&_{2np0{azz4`=2ym~cnrdO|C z^?@1{gj>U~G`)I+04hGmeLfh?H5m0`E7n3b8jJPt`=+fk=qZh?^3~lc;uHf>nyHPQ zwJ{Sf>N<=}+Bg_{B`6k#s&j4grq{#Ac^!QGzIpMXG{WZze|+w&hYv668tScA!&6DW z)tg=qA38y zik%O^EhHVox6tOf+j&~5FU{UuSS#?vfk+I>*F(*x_-@$hfWxoBr8kloL(It#dafG* z%7#2ckA18>c`!Y%rf`)7^HgW&Z-e=lF7)MSDt*bp7tJdh0(T6{cVCq9RQ_C5%FFWS ztqM>0S-#UK$|q$SH7(Jk&8_68o8~>8$!uZy$+o<4Hgy_>#!G?!8epOVP{2_Oj zBxee~4A@&XAUZF-*4bkPBA)rZPEn{5iMZD(KfTsn?lj{}T%|7Gd{-7{LM|eo95eV_ z(hG^4yvJ!?=}Za$BtJusofN7cqvyp$wSArf-FaU!FOWoE$}njm*@+(|$u|7UL?<*2 zZ}L#;unbf?G;qy%ry;Og`cRs;uAG~ zftOTFrSDWq6WM(UAh4<)Mbo}+7uOM7XiD2l&4Q@VnYG|Wme1hMt8P9Mlm_bkKoP-T<4CNNDN@;!oOsLJY<@bJZ;{bOzcN( z2Bh*Q*hu@#IYl5F+NDa3gC9?hEjP{!rL>Cs1Z`s(uS^TaK$Pe;JleSzO-b#Riu2q^ za^?aey{{UIUnmkD4<;y|($!BxNXHaq!dH{})uMi#O(MtDf>@;kPQ-`hCsE^&FbT)1 zj|-Papv}xVxHN?27MXKTQyy=ioBZ@MbkO-uB+i=~$uheDg*;HfUV@QmMlho&KkW^N zk=RKl#T5dXlIQSp1!_6lU-Bp3oj1W&G6dg`!|B^zsV8wd`VSNae~aW%k3eub#1_&z zh=F*A>m|Ky$jcHlkdG%OseL=8Svn#rk;V6}fYu-_p2n zS0|w69M%KC)!t$~+-#rO;L$=p%i&rFOjYaRnulk#Us3y`7HQ#%DQT{nl4j_SU`Nhr zz{df2!}jt3owlau>nVzT^O?KZoOZ>e`B3rUNbT1S$CIh%w)-G%J-NAk8hwsxZr|eq zWaH*GdKi+u=Jw3pyZ|@1lS!=p=jK+~qx;qwv`_IU)7motl zq4YugEV%y+DB)CuxC@o1`|tAcv?uy4m8X*w&T*cW5Ao;ei%KJKo`&!*|LZPH;pte2 z4e|7!!|U^O4jn%CpONq5sn=H{(Il=^qNTjPTARl;dDeVA%2ww39GSE}R`J=D^woap zf5?aH*qtg;{4d4#^Yh_eC66)4H=1jQ#i<|pS9i88N|=%9QVOv2`XtD+c* zj8Zsd@XBDKo9>mp=rdjJtv-Y1UZ%96Di=5O$(r4)$sVV(L7!|zAt(;?$sRH1FDLt7y^0ZtjolIoNV#3OlL zravj7^8o0i_eapjs!rMSs#Fb7KZPdZlh-NRjeQ*?bL1aV!FZCndQO>0t7bt?*{495 zoU-ls^*LpHT@tpzoU;b$4cP}*JMzJX@I3Px$de%rfiE^wkV;*r;n!posQ%dSM^Min z@W(DU;E%n33;eN*G|{E_T!YBxs_5kNxdwF(@VPFLlf`)jM44+hy(;dHYZadVpwD$O zGC+>i^ASirrdCo1IS)OSYQ6l;SyQ~OmEU;{s&Ko{piV{SuNu^RE+IDVjD_4wjZDlZ zW#2h~7vKhU5XlX1et!&_Jj`v>pejB>e;VVU#+1bRKEmXa{{;(FFM+p5a9<<*H-M>e z2A}Zq_RUxyZw2(dDsTHM9OS%R2T#n$+b5L9;JmG*#`yon+k+sJc>Bw}^?7>@6#U2H z<0Rrk7x4T;y>QS6l`@{#$bQ1L zRN%(nym(W7!rQdT5AVZ&4#t~;B;YD4g$Q0PFO8ST1 z^m_QzTn8V&Z(e*Tjmw!oK0WK5`RMISgq+8KNB;>G;I z?F@PPEqnLu*>mxfbYQznkMlCD#$HG0Qo>@X$bLG-UYB6Ir3XvEH0vdyL!rI024Eb6 zL&8T$yX>dU`Qc%CZMM4%nKkYbd;nZ~WwZRjAplFz&brr=ud3NR1)Yd_S&_^(71tyd zjD~-1B%JVT!VfW%<^-K95d9{nhvyI08S-eZq`^$f|3Y4ybVw=>J(9VR5Wl2NY6!MgC#(zh!5?al9YOEswG zC-+M}{_@F9jlXx`u6vEYc9%}7Ar5EAgU1;&BthZvkJ2H)$vj1*}oaYDXbNvo4EeGwVYwShg#MIPqR8MR*3*{NIArZA`tS8Q%c7LR> zUd=_6aa8=-|GoP;(6@@D9y6yB7k?NKjb;lFl2b9AX39(d9uv>`o${tut4GU}TFXho zpb=7Lm3ixVISY-P<%~TTdrYz(#~fx>WUu{k7tM?4nnj!>M01DDGXAEJg6!j1KNE)<$NPK4XbX?ZJtIs;_7&K7M zJnk3}i-T0+(w*jM(0T=hVm)&BR%!eeVW?C$F#Y_j zbLLH1)u>#!Bw3w~LHFeC>YZMlmwx=N)M{HNnmew}4{s(@ZZ6Y{4Xw-o0boBOjo zwR*UDQ(2;rS|RLnC3rlZd0ExWyzuYvXYqus+YjNXS7u~o(-bC`jfT3#na?NOf*Q0U9$G#~{*pASFNb`#hs#l0aAIW`*UO+Jg}%^L7`y zb$L_I7k-bwV8rLhsW75S&N{9#qBv@56=%e8-q?;wV%&Fl3Oy-Z$(dSZ&RKv$vADF@ ziFh;a1A2kO7)^cU58xk(cU(IN*3iYn6L-9`=~y1?vG$S2nWCStN9>eaNTj zP7LYJ)CgL!Ne|0!otIuyYITAdoV+8ahDoWF=B-&ZP~zd(123mW_Bwjta@=L}qIb~p z@l&BB<)kDdbX<+3%LiPE$alacrPdrcC8Zw6jm%t0s!R~9YUya`cKa#F)%K{=YR3pe z+)kwKa11lV?KZ!(-I%%~KXpe=D%wCI6)A&m$kL#^#Q4;j>9yD{?-&&7Fb%{RLykf5 zc#TV~vc)<^>rfXE>w_Ap@*3QXoL()1L(p#7Fgimrq!5J6Uu7g)(ePCc)4jq@VYieH zy++&AxSOGGOp&cSNKk0?B}0mF3PUjshcjcv4m!ATA%{jCzFz*VH z1QDrek+p*>3y7judnxo~2k4RZJBEeCrNRts58W?a&Pj!w?BWW8^V?(qPp^@~KZEAz zxaL&P`h~7!P2FMMWOW{>6t;trdTR~H$UE8_jk^D?sZLuI6bNLXqI6IfuFH_Zh0*px z9rW?wTsJ5jVcvAiF}RaXu+PjDmStHP9tGmJ3hNrDQyT3B6LGPE|8H<3KYg zL#sUSF)K_sEM=k1FT2c?X(sbPbPOaq=||ilcvto503;+u;}h4W$o62=DL+P4nsas| zm%=C*6)@_!#wdE_jDkMZXB1eBZJDYV6F{;wbC?|M& z14bPuM)iP#LBC=&{Zb^ubq1OO+ipGLTFjqhY7jIYPP%fsUy)Aocbs*#1C8avwtXIt zqRh9U$2EWmS~#H}=ig7G3oTKvos}-qRlXG$(r1vN2}@TISog}YSetR?8K>)l_!qQtFq3!3Rm!`Si@7lb)BrFwAzHs zk9a*`n+L&=9?w~iyR}-kFKw>3ZufjO(7GyCaayY<_~OV11@r1&VAnXWz8QNRUKvm{ zkXOwWUL7qwHc;hO3*y!&aLbTUP@iAw{sS-S{%m`z(#N*mKtp3&MnQvo>)!z1;60&z zygVZI8LxTZ!FSYf3Hmk{UBA|Zu7Ba9%E{$13Mb!4rvZaz&+GB>{K@O_QW|p|UT#6r zKwkDoJTUM-8X$Lrg5=JNtv~0U04z=5YSMh1YmjfD9#!cLJqzA=!T(tz7fp{7{C}~>;W2-41z5ML!C!3^1&eh)m zcG0$l9n@2yr4k$p-Opi-fO?uRD!>nxbodq~U`)y?A>a~IO*Pu#Ed`npIQ;7e7Z1=` zF=Y2EoxhK!wxB}^VZ}gbAdFzTJclmL9%tWg;5)T2qjUTO^(K|f zoO>I3L!9?1hsd*QFATn?Wt1(-Io(K8Qkm`L!S_%IhFJ}BjYu%(v`2Q|%xr;b|H_{E z-4j$dYRp^+v;=vM5on-qB0qHDNi>2y$CUlkdOX-YQRXGq-R9gsp<|T^W0W%I9K)x1 zS-V+gD>I!!brRo#Ke`_Iy6{8f2u%fTH=d2_c!!au9NtqaN$SrN9Dqu zpk3iY==Hc@Uido7sGQj27K3P?G114Ex!-FoJ4i2O?QxB#eo{-~g68UgB>3zQeVsn7 zHjp{fvCqdRFvQY5UW&oe*BT`FZWIcv;yZNUup8!0b8N0V!Da2a2dc(1Ei>Go*+4AB zb|r>_z7J~n`!PUpl7c$B;!ldLH!1!7P&UpJhXIEdhsz0JpMsstx&8<;pM?Q*?Ys)Q zkn=X4Q$MNJfzXmnxupwbbxiVklEw^SWYgbwTdb$C!4c~*Gt1?ccxTBX`U1!viSMjtC~ zHkh-|y!jdg4IxYJmL3}OR^UM7Pr(#NA@Iy(9=t)X}Y zLJ_|~ZD6%seNakWSIZ;hg4X7>bv32>5?4o%Tp$nS>u~uE<{xS+89GzY^22rVkV)9# zGYR~Y@U1JHS|ZR|@K3H*DC4vNc#18R6!0Si3^t^yW#1v+V1!<}PC-?jNhsmf#vWNX zP#=A2+n!t-yC9dlihw=Bfdy&vT!PdN{-XP9=que5p?2t-5N(ElZS2j0n_=u5I-2ik zfA3-3mH=3TPy+e44D$JM4_x?oh?p_w}A5CUWqV#_iL@(t#JhBk;ZO-YP9 zH@ydTlo((Ael$04t#a<6s9I3+SP50iMZH5b7WGu#HjMjUKKAi; zH-&k5dHYF&xJRZaxaX+2$2SG{yBfm%-(kdC756X|_xHZ?;y$(ejc|YaBOmVO0Nj7B zZHVt-V^o1uai0q*ydmG`ENOu6pP2n{AD^P|y=I3O_f_5eaEB!cBhh_=La^W~&@O+z zRq!Zc`&AJ?z8qr(PgnmozL*CFl#4pbuc<8YF0| zpP;{wc@p>gL4sa&6DNp*udAFrRYFP#o0$}C3#r<7GYyg4)m~j~Sf1K|5D?6D_36R> z^3=J(HmOia*r}4>M$mYJB>3y;g~BpU^5Rb0v34E0KZX!|7(?r6X@U^7g; z4%x2>bNA$JmnVkDPmGw+FHh$g8t%aiA)?*Knc~W4Bql(s@LOcwgr!tZW+`l^HV+^- z!;%O0TPPYFLzxn)pAf`fUoPdM1`F0UcVg-%TLJBUS3^fdp0HXCtX#K}2jv^v_YI&s z*%+S;x@mk&*K4DYIcEi4G!FDF2&Nxb5D4Q`7W_r4lM32~$|FpuP}J_g+`+uCMG(+(h~F``0W@D zV!4ryei6opeI8P%dppZGP^g3-CcC#1+Y^VThIY)-h~c;_p4Db z!Kr+DFm3TCw+(V(eYr{`x!S>4_i0*+8HAr_4pzHND2IX53oKQ~P3nrQP5(9RwsmJA(PWT;@Za=Zi zUR#JP#PrCm_y5-c=t9&aaKJM+4SrJzm|)L~vQiw4Go$Sw^Lisj}!`ivOm z?u_&EIpzf(YXzro8Zb?QTM=7G@s1Uk)*gctsocKP;97%8o-I0*`;7j$D>?5R!)jqN z9MgsPe;Z~slZP8~%jUGFk&(Jm^YrV)ND~;DR*U&-6PCG5a+o8j_HMeBGIJs-_Ih?P zif3n@Pm{@-$AR$hK6oWR2Cmq6JaQad?SPHuy4d%7una;I0jewanY!XAO|LB(9Ajec zWhu5t$<{_-2L;IowYjiUnMHQmF)QKx0NYK7YL^HwDqGxT8Ww5-_wFcI9LvhUhPDD? z;&=v%l4MT_hmVX(HejoZCOks9T1gkGCPR+MuwNk;8DfUgH%9>h19RMz-<3kR#hkOrdk~t?HAms^0 zskqnI2d-c_kB>=cwFe5n?aEb;!_Y~O4q=E8T!`x%pzzEMtHBM+|y zL5R578J|MRG#01G%(+dr?j)V4NRFc(HER7zcAcbTNrjk0wO88GM(@7uA61`f#S zYp_cwB|B?l6{*=jhsImWXWZ}Y^w70wn9is9VQ;rr?7E4lEFfBZy6zf;!~(ERo?785 z2KLG~*KRPzzT4ya7D<|4fSz-eoVu|z(Fi7i#+_2DjMBklU~OGwk77M3wj@%Lh1jRy z(?mHf%swn!n0H#p?CR`}oh)1xzXDwMem~?2QK2)6;_CrnBtcMZv{3GYV2g169uGZR z0@XZ%Z7-yng<-fu^Q`j+q?7LT0UTFL{L!#>FXFnFk9$w)&Mx#6{8#be!f?cu^QK49 zOQE*ba*827$v7icHe{mvDF!5^`tj?hJ2d3(rDcYMZCgy!7%@aou%+DUV zG0Z58qWocgOC%`su)#2+2xdkTU_KZGb3x-UqX}l~Ccu0m2D2{27TFqbzDGm2o|(gc`MK`@6j z4l|ly9(>@&v?m0?{1v@hBeYux=A0(Ld@u;+YmLL~OE7yk0p=4yFjE?b8AC7+O}#Pg zYl2{27|3&B_>KbYFNle(Sm1M|nJ`zJ7|2atm~dk9P4}&qvAU_1SQ4h;svWr#fHkqsBfe zzE3#W*Vavd%YyrVAKWPf_nttwivNR~Z~Xg$hVZTD|J+9W;rQwa?vK3#@QoyVA8rEN zgdlw9`{2HN5^xs=!sWhI^CrLz_N{vR;Ep4>cLc)a{?*5mZ_I~a|LS0@mk(FI1KjU0 zufly;rQNuXHMt3Jqk`=CQ$Dz>3GRYGxZKauH34oy5ZrD)xFZN||3J9h*II|`cy1&Q z!M@h67%v~rp8(uLmH<9*e`{T}8Kg`QSbdxchnr@PYeYDNTSI?0Y@#gS(jE&J2Xh{jXmq-k1-;{#R=s z+<1c9B@iz6!In1xZmiTt`Ecx8z}?y-fDha!yQ>LsgMG5eKDc&* zn-K_?`(>xoZ_I~azf9+Y+lS!Z6bP65X8BEk8|<5{Lr1Ch7hfL*+)dE|eBl1sZB2k1 z?4OPG!F`(GJ`f0(`)J>ezcC+zeY86ClPbR532sOrT<)jMZvxz4KkW@4+}#ujOZQ~> z^%vY%>)iyn!M<9G5AF@-Zm`d` z+y}S#FyOuw2$%b9-I@S5*l$bn!TmeI9pwi%FtBiA7rJx~aed0V%0x`~@^zzh6GHrY z2kc}RPBWQ&8WVF^D{Q}Q9QS<6SuI$FMmgYz{4?=CGL z<^U1vIu?oh3@fxT z=-fn{tV(x45N!C5v_`{d!Dc+9&&R^9dx_PQ$L~BdY>nwgGpvW!VPFEz(>57e)!Rfz zucKyukXQk>vS4BP*T5j@xf}hnc68; z?OL%6RfS_4!Btbf5!KLkkq{p2`~nJ_x0YeYY3wm~7upM9$~SfN%VL{>d!rqLCR3&` z9yP=lQL&vqIeu!@^!pk z;hm|ti@}~%$!zUuQxaWkeH{B{o&5m_J3_G;G{rWM$ooeZBoI9gLx}%&hun`~U04)E z;aPVDrnrCWs!Va8xO|zfKK+T8(@(2)ObEwWPRbsMG%EBHx)S$ZrHx5furSn!vRvj$ zpv3uT^8SBO5B%1ir_~DIQDi^Pup`Qb*c4OqKv^-5mA6F)$H~*#Q^8rC>v5+7+94auTE)ad*B?} zut1r2Jc(0%7zVbgI5gwph?=_0MwN)2j&RJV#Uc{=ro24pPWClgqBZAEhS7CQFk!JqYK844@}2Snwb1%0 zjudPws&x#Ckg}@cpY*Q&cBNQmG8#Bm0t)g}HZ53%$*~md-W~;nBKsA=oU;%$NQb4P z=htun(^iDdxjXOyNovpv(3YPDR)%cPRa(@3_B(uzE1emND7v`AGjupYVPZ?i=+4=f z8G?3a4W%k?jR5G`25r~rh}zt;%u$Xs6JK&R=iH8EC~bY%SYl|-TsI>H@%ABkI=&ke zeQVsM8J}dA63FaR9y4RT_AB+z>W1pv%L~8{Y%v5(`(?q_UpkE4dLU#(t$RgA!8StF zeORj=MkEER&_)yETcT0VC{x}r6EeI0j(W8KsrFh^2b*u!ZCu9aKJOL+XRKd(mmi1WS$Eqat2I)Is5rqTTScy;?za`2JWXMJ; z!O$|`qCB}K$gj8VuxC{XwkX<$O&n^YwR2`0l1#qa2~AvpGdRNBr@Sny)L7;|stE1i zmlUDBRD0Qb&H|4u!d^ab;l4E#or)`YAh0-efro9tY-+@w`SmJAYa98tKM;BF#8n*J z5C(CaUW+Il1YuGb!|Yn@t`RPJrTIxC_Bd(MOuShQFiJ6Be(Z#D7-l1k!`4@e&>-Wz z7U8mT3oOuPU*-$2?TK0*dID-8Um0@i42dXKmr2nO0+vY=F--@f&h_+VtWT1jiXhqB zH*%VxsskOfG*w-Smdn0IwU~2h)!8x1B%yaACQKvh{^r0gttWl7Jw=-OR4{F&=Rg}T z)WVyeXfr)YAu7Bh=JZiVh~@H~T|i$OtXyZ;DK*oQco2>9Xwq9OOlMz)#CA15+aB1( zr&i3wxfozt>$vSu-|ddUp*K0w!XR$hbzFthz(3l%`?qjFEF#ew=2hjPwYc7Sq9aAC zHm5b|a*`31Gf9_GYDmN~^EK2)p|FzRdH|mb;!-PSyqkTR)OZWk(5w7_6JDBv)vQE9 zz%8Rqh;eW(QcO6Y$(91yfnDX6jPEDL`2>~D1D!$kP`Go@fa82U8|8Q`f_saK29*IO zgXz*27hNh;kb&TZ3@OR9g>=l7R8QweAQN=Hx(jqZ4PKL1=g;yR8&7=$o$rY}idf8V zp@_vV=SbnvS1D&BkiKV{0yV&^>}SqiMS#TxYCsJ*$#eXFrUtJ7TH|Wa%U=yvA%50h z4Z{6JMAd<+hIHVtLhRD!3b6ta%Y9SCoxzKtcu5|E221aKUIsr|OMgyz=DZmRnz@9a zS0Rg_MvXlmqeP9FbJEZ-H0?;iUI-+ZX3V`{Uib(SwFu0qmBg;X$I%A(T}G!$Tldi8 zswdzNs^LWP{laX7AMr@6_fQyNn4@r*kQzB8opWbGR(JqW8(!ZYIVHlpsr-UrOcd@X zoI%m;y?(`UGJUct;tnG=?6BQ~h!z=PqYJJJPDU4&e&|L!`8Ugu!F-ogS%J@i&CTX-%>-n7K85+LSoW)IJ=|&M0AXtzC&elitW#2 zd~a`q_6!d4dhHc>z-6#0v4t)Z>d+#)T&eyqDZs<~B?e#MU@sv5(_vs>jq4WRURaDfV5MdZxB6kAV%-<=RvgK+&v60ffS z&YQq2_ZrG}wH0Lx+GqJR<@tads$!>%ti*^JKVL>L4e2A=@&Ec5nFppSg9BVh(uO=D zWo)1fiJ?b)m%i;bez!mbc@uBnQGb9;w*~~4bIbjQ`uVS@OSN`9v{kiP zUvZNWBU|^#!y=?#&6|oY7!sq*xr=~^D$nkA_G=#7Q$blWpMv$_v8}50Duwkb<<@Hz z$~p$!h49e0i!)o8HzmP(B}UnvEbxnGRpRf)Jq(f>jAxC3w-A?JJ}YNPW-D$Y+$I$r zv>jPACEC|(%Tg=oDv7nI83UPI2Pw4A+6)06cJrnXg|wMaa5ql20+-b|)~5u&kxYB? z7isDS4$lS~@Z-$^$M#%s9IH9^chu)+7tQuvNKkEKU_5IHk7vapdNfRM(GgMHcC zyrERfHXO|sWZ9;Wir#khKs_EJB5>)goyc<|H@_jV>rE-aPITW-fmAJa%$Nipr z9h7-13Xn3t%oxwuxW@#g;r!dwT zh_TLDs_G@!2&E53SEX4#G>2a|T-Qs9K}Gy71ki_pJj{q;2bywWTcig{^&Njvq&nk! zuT-~x6ewv@?H6>Kio%HDL`WoNj=Y`m&NypDRy+lBX5P(ZDxU5fh3Bmi=a*%l}L+VOmq3q6>>>q&n zsG2wi=;6o&9JSy=t5e*ifdgqEh<(&55({tFi3Uc2x%|)(Eszo6m#cjNlkT?=p6OoY z>oRM=xgf!sK!U|!Z-NC&nK|nHIz-@k2nVFgP3^Ak7m+?@8qrQuR8 zzLU-jUCof_kWAiX2AmP&?Ib-QP0OKms_sIy)BL45aBrZ~>`0hr(>U!7BC(Wb3+gm4 zp!an?iS88KnSiXsoqK+yPV@hGpZPzZPkV5y7K@%;J(Bbr*ITRJIK~N@D}Dhd#`wpf zx8u|9?fkZHj0e}Hn(Q3}V+x(A3)>Gs*X<>bRAHQ=PN1rN*xfCGm-4BA zl$e8(!_1qDX*lUM5K0Z?#F35oTlSX(VIB&YbGGqf^ez=8NlWP=LwdzpiQl0LF82c$ zwaea*%&JMj(X~nD96Fao`?#HdjEMV^$TdGpwngTs5-N^df=Ff&swmXxff~&1pAC3hohs@}-c`_O`G$f_#MY6z~T8WTIK| zmZJe-7~rFgirjT*T`6}bUZtfw@Yi|t0b&j%$UMP~t+56dx_poGW3q0j>$?!D3)AYD zQ@4)_$0dEXcFv{rv6!FDMFKPVH0ii=E>hw1+nK zR~2Z_Z|SaipI_7ap5J=J_x!8h^N$yN>4&iOQG;`nK)$I`?=}7`Q)?UbiF{SemBR4~ zOk3DMT2gPqEihk318H@`>gQ`Wynb2;r#ledg$B}I6Nr|;d&NKkc@^)K7Z~PE{~|cm2J7TE>j}X}8$w zr|qk)pSB5Slm*xEBV5Mdw0+RW;I#S8NS*?De}}Pt+FR!OX_Le1r!8z>KkcrF`e~1M zt)JE|iqg=R@;M;b5_R4OzELiP2D&aguqjhrujT8R{D{x?$XHga9%%T%cZ%P;Nw3Bg z!0({D!E%pfw%Q=LTV@pS!wdm0+*3}<{VHJM&86(J!h{{UY0jb41F*)9`q>+b?R2;) z6!zmDwZ0)*eSBRWVA2Ro0)R`!0N=&A9frn}VEB~MaW?JA^Xte*;fwyjDXi-R*kM~d z3SPxIInG5oj#VEGpUo&$$|_qZTaD+V+Qj|2#4g|oX z`b%o{g=+N!)#|sxEGOB_#Ex4}z*L@hMtuVtjMo^y`8rzHwwF9ebKkw5Q`yqhxlUBr z@}Q3`mwfBma$An!LEBv#b~6RenBE#=UL!0UWeiOa%55t_clI>~TxNzibKzVUa4t2^ zDBygm4(1c(-+n68@iI$IW7@rtIb-~IG>Kzj&bix+K0}n@pG=m0}9sILFidOPZ80SnvJIWYy8|`Oe*OIWDH9%jT9$SL8uWwSdt?h~ZR;T{}6eaI$C z)5D}NISB`Bmlc0bJ$|p(w``pFzFmfGhB~#~DOk+d*Di9h=n(v+=V` za`JKF!#9he*G@OKd zrb*Tv*ajXM9b5Jp9dbcgb}L!#(Zuam_zsO9iSY^Gz;D1dA?8H#yY&e~Q6_yib4*2<*_~-JjF`HYjCkl=Lz%*`SZ8Uly=JyAMGe5aD25!pj>j%z zb((IAM>Ec?>p`rW^4KyEOeK?=2_)$OAp~_4Cm0m&u&ouQBY}mFwwe4x}>MO*MQ*muyH! zE}q_gCS(g_+LL$S>%yBwGFb}dNs4c{?+Dm=q#qSgOzFXk=RV{4w|`x9GdF?i(yNV5 z=HV7?or2S54X4LBPK{}54W!8ZJPFlwG`7D?g9k7OoEOBC)^_)UUUoe2Y#qkaNER8|s#hX1l1K?XFPH2x0?SB#jMx!*l6ju%WSx+^jR(J}>nV<=4pN@{<*?~u~JA3_`Yw@tntL#{`>{C}7RWwtnU zlZNQW2-jT*qv5rCMV7BA^a*O7(HxJ)`dPZ84rdZ8Eio^iWgoLEl-6^@(IF1IBpj6!uB!87rPd>;5wm7A(#KDw@>7LnZS(<-tO`t7 zM`CFyf|drKi4I3t2BH@!xQ$Q0!nLH6Cg?0i&)7(Q!l^BRme_FxQHZ@R#1@7NIuM0+ zbDi>@*+N^UgS^>)673#?Eez2#rrZm&TRR5C#GSW&$K_mE%d=m*W;@51hJgY_O;Wuy z-N5UlL#3kZl_B;^A(^{Tw|h0`C+N+teva_RQJCrBxb{Lje=Ex<*jjIarDNGUC8q<$e4 zNtc|bV2q`bd~5k2kFBG{8lsRV_YBVoefNV73(Hw7Z!*QvG8VmqvMf=c)BCf@L z1ObTHfWIfM#B3jqjQQ3B=1oVgp%(JP;kTt9H-UrI3Ne27Zym(t8Ry}?uar5JPW^Y{c~fpq44lsHr5!qAj-obn&m z^7E-C%1>A1sQIPT9OrGkh@6_^YQrI-Obd|1>!AB&cpd!$%Us(-)livs$gzbc)Li{w zl`v1HBI4vZT+gDMH*JZMhOs{G&>-9vYq(8ASzZrL-sD$;zKX1_`|;w3=u&T`v{VCL z`hAP@ejBBHBT>x7ilWCAj|4eAg51O@wY(hvHif=Tz&GL(@{XW)C;EIPp4hn?2pq#} zU_A$rtPtM09uB{GzhRb#%8`y%5}d^<9P2U=%wms~S~t=|sdXj&@O~5GkBFp;$Y{T$ zGv~Ym2#V_bn*<TjR*wE84mdJ)RpwT8B`or&3+0?Q+fD;?4{Nv&y7Y8 zq~Kd(UCgAc=Va?j;)Qh$;T&5Q>nX^`IsKc?(-mZMzdjv$n8f+m>@!l<8p-;K{c_h? zZR|fL*lzj^!oHI-8#!kze= zpI(kt+-pVVoG!qWZgOj8uLH-P(mkl8bM`T#TBeEW*#zcfTQjfs?Bi4Nh zw=|K+8HQ0*qzne(Q|dB#>Kbm()cd8tJb|W~$t}@my&`3;lrFh86Zg}XV06<;w&r0O zt~qb(obJeklTR*|>#aLuFDUjRB7yFrBL*K*82mHZZ%HBQT#Gv0xU`21>`pimu$$o! zVzjA5ujmfs^!4Zu4!{yCy+J33g=c%6-kh@>blB?*=3Me)KIK;6IVADee%E|FDP&0i0Fheh6DikP z0&yw9mIgCp%i*fO3$>BPys;A+GYw`1k?Nx zPN1rwN?ngpUFes$N1@j`Ol$ag9g>EP{QZTMxC{CzfjZvS_> zEJS?=2A=Ak32e!&3Cu7)fj#lJ1m>KTz%G?1u&Sd8Y;DU#7TGS5)pSZ^dEFCPWqcxI ziHU5QHIWUNkjTO&C9+rUOJtTQiR_Dq5?Mkv0db6J=nYLO9<@z4v|0I!rtvb1rBtG{3x1T><|fLS9XlV*W(>U z6n1xv+<6Ooq0{aVB>i-A$6sz?a<`60y0MqK1M#x%l;^!@qU7CML{xd=mgacod=Z9q zMwT@3yvQCG&xvfN_?yU93*uRkeJF@0MRr&a_loR$LA)X|Stoi#_L5HgU1ZyI;$@NT z)`=HI_N@pQ9@a~^xlD(rZ*<~*kvVnZXQEJGuranv6fcPEIOT%Ppn6#cA*>xvO%tbc5M7;xA6s|?e17#N z@%Jw5!<)qAUD<**iwsCAZ!f;qnH_I0zTBCeZ7&{;6gEVNZ$+}NB1A_dd#wYIcSVZ! z&g^n$ad8)w5k!wi2%Rp@WuFqMoW5AWGEKayXUhfg2R(aB5DWD5^(VbhCyYUQr5-si z>cx2m4GQrr0*Rv{mI~|*1(1jJ5F*}|@TGzHavD{(eQ z5Z}_XCBj_Bmg~eNdbVCSgt6as;#NJ&r5ab!pHJxzikQgvy;mHoG_cu`>kMpzAma9pABC5Md~Br9Q_@Fz#KZ07k8fhuk_z={i{F6*HXGQ} z;(h~rSrGB~z9613unWSoI=sk~bC;UEWjkz&|EoBQ$miuvZ4p5@R(y#4Q+bcL3BP|5 zPYP_3)g!RALOaIl)Vy6f;#;D4USN-ii*@W3`u3#|fyaeJf&z~i6&Ep%J&0dwlTNMi z&|Q3(4HRv{zwn$Z7~#mjL@?DRAv$jAK9sS4wAv}KZ|I8x>vlYiK~XA(JZ-|otpb!6 z6m-DDA&rEVNa-j3lTm|HHX`8`afiSr^j;&dZC-fa=}9U_|7-sg_N^f9oB~Z+)eJ9J zL&f>`vt`Z2n)}$Q=Jfn!bJ2AlThoG`KW@<%c`mdNrTf_llhg_?>$->q_p`6N{1eZ) zQQ{Z(u@9m?7VxsBo48~$+uQ9KJUgPrC6m~uXsXWDLv&7JFWiz(nJRmV8>TSHvVmUa z^%gz%v3Gh;!}Ezg;?_xQL0>BIX+Ke#!cO<2=cTubuT5cFZ>8sRG2+*g*z#C<-g}!^ zJDFX$jh^2bApSmy9UPE?=Z$|74^3ge|4Dq|KK9lf!;tdvo#K%x?AVP_cSEs~p-1&#Q)6-kHRX4(o_#`*6$rN$m6C zmYRv|{BXFn8brR^(qJ@GKdA$*t0 z_UgpnMzY`Z;XkCZ4-DeBscfe~Je0~@;#55E4;hB^*PBtgt62n|7Z_bJD0X>ZB#Nzy zi^TK(ILouCEc>o*D7N7)%gd?EeV3(ZBzrZ!8@`sscdJfizr}akp32@HWO;EEJ2}X5 zU?h9~?rzzm*q3*A`+g*I-Q8{ND7N&TZeNaK+wbY-7{kurWBFk;d-q<;>apy^z1^N4 z&7_2G$HuVF6D*iEKA&K@IF`Mc*zKoL>_B3-&10B7$+9SoeV%05JC>bKvV4xR$rjHT z_IL~X1FiY7Oc5;|yO&WV?xaIU%RyMp_`Dk`!xaIk=?ERE(m(tkD z6w9V@?D-MhUK)u8RhZl+3BRckFAMA+5%BDna0T<~dT;S>u#`^=Gm+^z!MH?VuTcg+ zU7shA@lNf$$H*4Zr;lLh@m#JKcN*CVz4(!l{lK4d4dxGxtk{r%uWyRtyGHi0C@wLw z&-gRC;TMeTiWrWsABBkdMz%FX{I(e@;m@Z-#Dzw7E+i5VUTzkF=TDnOB7d$CH7fRH z1dP!7=Bz{z7c^%%dT~K0bLqwTq3jcbxUo6e%uk!MSI8NXn)OF=WixSo3-((x@q-qu z+$f$jvfl|0tB_?s}1a`%AxFud*>?Gz+X1hDlhl7#gkCWK5o#}aD7qV2v zUFdmNSMlX^=IKh$3vL#7OlF_ooQCK9-NX+kvz+c!TYj{7bTZo(O?gUsh|4FlD?R9W zeoyhM@oaNXdfsXg&!n^S7J9DhB_5c>KI~1;oBD{~q%(J)5tQCnv`=9l_T%aO#U&G% zyFWeudaL;QeeCTRdj23*^gwZApViUJ0P*a2_WgiG^s?zr(LSEJ@8l&0iW^ZPZkrw- z*4-`Uq_dNE(}y4L5zmcdEAFM|Hxk4RSiXhO=O>sw!A-y zogZykF^LS+wn=25iqqMNacE@f!#c$J(AP`f7NnAmHPz}AuU zD;?W%f!%|bi6S08R+BrK9>w5Xcg9d|gtLZ|9ZQTN9(Nl%EAn>JP?UH|d`-tbYNY@5 z2(80MF!q@KZGrt8nK!DCBf8<`F8yl)OSp%zX9fLp0=W(xnTYQAjn@Om#8Heb6ZCMP zG(>Mo$9zO)$XnF%}i4u$S zY<$G$24?5J3(#0@Add~M%f~`bq@NN*EPT0yoALaDPCN`xQ77X0O&t|oPqiM>^*{n# z;uj6<4Lv!N@AKy^ddhfEb>hNWA!|QzFkF!d@GF39(|yLMUc=z22?TDd@bnR2sQ(*d zFB!Vxag(8&0;@CmI+5ZGHeAdV1h{yNy&xFTqHE|;8w)hqC+bRLm6$%i>ev(FM>?{V z`*du-AR>VeJc!w*9^##Fc`-4Ie|V4RD=rk^;jI?flW-Qf>0Qs;ifASLV#R4}h&W#m zvhcE4Fs=~Tn?Cdi#-O&K_3z?KdNx~pTMt+DZ+JW}h%5B$iV%V46&Mof*lHbRd6)QK z%pYG+`P`-5aExa}%(P~S9|&;x=+QxSyhDFDo-I(WP)|0$!Pob6;toBlP`~!SYuc+J zY_lNl7Fn&(1<&xA>qJ(i3&%6ObvM%WBA$QbLo<)i8O%DYgZnCetz(}H;#wX1m8ZO{ z!xA`+-MY|NVW{}JK+F|{_XxACf)RU_%Kf+zkQZ+2!zduY+h^=O!MIUC2|Q|Dn?Kwe z=k*8=M4|97@i#sDvv}43JRnOpdYbzv(k=^Pg@HY%BSnC~CXgM zqqhV$U!cc)K}6~*Vi06%T)%%ZlCvBGTQ30kejyxG{49ts8`veZkAcn8-OShq-2^-? z){B=QW%>v_f36q5)3ahdW!X*gaGw4wQ3(w1ASSYC@o9Fe_#_*I4>qN`?tRISP8N>| z>{0Qsz-EwD&J~~$+>{+8tf*~OUA(c+5>4|cNuoo~{xMPlK7x2g$94-3!;P;`Ry;xv(%bvQReFrZM!u>in|e)$=J_+8_Y%-$ z1eD_mc~#)Toq8NR7C2uw2*%F^_En$^!T=8=8{k!cg-&jp?iJ^-@nV4>$W&&PV8j*h z7-woCjCT4Tm+d8V?Ik{|V-v*70!&JYAbdoPa9A*6gjwsWnafCcwViS)Z|xrCknab?bSzo27~j30$fTITOk->)-kyEYp-Yp z9>g$XG=Ods#2|~ig4%4dUiq(>vZe~Aq>y2 z=ms!$R2PZIC0wex4W@BGte7XT2cWJ3nx3KOH$qiE^$|((?-9bgJxO{b9wld_3&Xq! z@*+K0HahebVXqz)--SOyl7{IdTExL0f}`|-5l*E+peqG#JVJL^{qk$gdb8Hb;hg<65A>TK~ko7nHFZTUZwjkeur zhu+sP^a49Z7@ea(4KeLj>Y*P+KL|^NNgcH_MCL!lv*5M>Q|6NqehC9bFy#fRoqIxm z!0z7JX(Yqc)*&6kOqx^23WUGm*{%~W=rBLq1<#vxVh#jfM|ny~d%ou?!G&~;`sm>kyp6Jk}P=pAz5G#iLVO6GHTRy zg7IU4Y?-D&TyE67-Ngk0yI));2#YDhn}YFufqXgtydI%lI7|g~cyLNq>htk@jyw!5 zuHf@i>`~wWmx7Ww9_Uxx0=r8*Az&JI9T^W~_*^g+3+#wLaIemHzky%w5pL@YPlM$e zMA^t32K2P-T~U;bYy(ZzvOUeji_O?sT9M76VgE8^A^|egHt{(m9>#>c0i%43w+@nb zqT?e3V5h9bNu2+tF4s|6$M(*6sAns4yA#BOYgQg z4gF#99UTnuRvmk4zJSMPb>be3A9R!qR}$0Os)___EFZ7-5Mx*(G6CAtH{=-)bH*|R1r5C?!P2^U$V)=$U@Vp-@C;0H1i9Vb)eJSAO)0-mka_XkY*IP5m9C@NO z`^X&WXv2=0BVTXBvcn>g=bf;~>elQ)Smc$~>|$8t2d&wwts=|Xu;t|IaQ>3xlk`6 z{d+?F3V;0B&>FcHld8NgMk2>IVk8pmA(re={U;%maw3FMa+^hZjO<56W`!)+_zB~P zJ6IpQ16?qDc>MF~cXzQVe&+aS@R6O?i%t_eqptxir!YO&5)-Uv@%*w;EHbfgjL?U- zL&Y;D_F*Ut0sEr4xZcDr(VW?rEySxPR?%W29!;3jxJZBgOPubF{uVevhjUEO;onf9 z6e9lGf^7-GIG0IAG0()lFpgvF#ZYm9iLDNGBKbfIaixiQT0nLD_3(!B(6$zJEjG}k zzzPxt%r8?@`tuPJD-VmW2?C#8c~>xQ5NH&p3DqCX3u*3C0fZM|l%~h3%VT`S3f%nY$8ggt#62Ja`mSQCQzbFA-Rwj7`A%>rR!0{CBW zv;@`1G8PJKS0HU3p;apixT+G4in&I%l*A86cDn~df0kzucQj`OhVuvoafFH=H)rpK z!c4Ml+I(u;PDfESMx-0`Y=ItH4Dna_+eCfS{JriNA&wCpg20#K8uIsgbe@J$C8h|- zd4+Li`*fm9kBKF?epOWM1#jKnehq`HN5qwau!4wwUod{6E;gaG@*hZTP3!LWi}>^i zR{e@7XF$6w6R`4z?h8X>hF;OQO<-lgJZyXCWWI*D$AF&W4RG$LSI*Qqo$mf~I*SA& zJT5*!R51Y_ZNq;6FYS8q3q3~neX&gLrN;|nIwm93b<^hsBU*R0A0`B&6{Z5onZ7Ep zLZK(riMkO^kGDN+ECv0&kWD4)O)e3P&Xs_H4(U8~NYFz*Kna9#BU|6M7iL$0fw;IC zd=>K3f7FZ5H)Fr(CoxuT5IrI6g^+lxJ}C0)#qCBi&@Oxzc!Y)g=M1byM|HfcFxt>6n#h_?i1KP7)-(v9TvR=#+S+)UOXG?wf@-bz1Ok(_}I!kK<_u&9T zah1SV&Oe~K6?s!({|nIw*@Ey4(iaLw469fA(BpEc&b2&&iLp7tlgK6u#>F&wsDLHv0C1S2Zvv;hZ#=MiqcyAIC?qe0J8rh{pwuILob1T>uyDF=9Beyon6RTpc9Yk*)kp6Rj+C})hp98H^dhwhA4$-}^JO(jWWG9Kh zYxHLsNfY?dz7rZEM#LP*7;z)!E&m^T-vSp^wZ*;9oH>9aAPSnL((yrpGCX|eE8b`! z5MWYjIKlvvzz{PimbZMCrIl8eb~Q~at*q26duVB8S(#~OR%TIISy^FOnU;S4wa+>8 zVunZA{qFs~8Gehk&wih^Uu&xeIL?#p*E=56q#MmIEvJriTL*lHo6Um;r6vl-Ig06a^v`i4N z%#&a!2)YR_8Pb~4wfvc|9)Ua~LG^F34AH&r zNY~0S*PK0#A&ppgbOcV4XlV%D6 zQRy}zXo*0&G)K=xN9#cSWgx_znIyaB;?7plGwE*ODfIS3qO>LmjDR#Jh$c?B=juO2 z`~D_LuLiN31EjUEIS3&4eE~<{e?M`gFR5(l4LJ*hBOxSqz9*FIxG<1(rSSMf?A#Cv zol5T~L)a#LB;1Ge(%w+^l|CHqr=&@UvnC)J?o$D!h;tyQ%kEJ2dr%*^A8AAGciKo# zhO&>^JS^bhp0>9O2w59^0n&XCoCo)(q$h55|4$&3!r>Ck!zM`Ii);p|NHD~1*Ruz7 z(koE3=%n>}wo50yP7?s)wxWMtGVFJdbEhbs4rB*J=};i)m*DF0FaR|*^YkXmD9EL*JW4EHNw=HuA++`UqiX2!8y;t=@X zrDf58K0vxVn!O#+8Sb+I(#hUzRUo-h#(@O(b6_91w**P66WI3< z2jF36h_oY-Erh9JANDrcfPK;K70T{~_6fHqvN;{PZ|}|4cIfhIZ??CC^icx)q=O9i z=5Pt2ABCF{x<4Y}wix#Bjui8yj$L-eu%jKNM`GBo9ecpNr;~)xG@hYyf z&WB9^w~lbGhfVXjEqxEfYoRVEI8C(&C~M98o)y{*?>s}1YGVSspj$Lnwc5^D;P^uE zhR_So+%OWMUGEk;L$CUbZUsgal&NrUl+ME{#JTXZY^;zq2Hfuq=^=@7d`=RM3os^u z{$Y#6w(F$5df{O)4!Z)qv`2zPlr&4iBxJZpVvA`JUqyMnDjB|z*eCRip~(9X+EURE zT?&r96>SMUV8n3f22DuBSplR)UfpA_;Hh9b^OVj$-t@ZZq!Bivwawcx zkX*GV**r887y7pF0kd_GtTR@0zW~==oKJ5#ErP=@DT2hC>_A%4=ALcVit@ThMiz~- z$cl>AIj%qLDK)nj;NxR}bP4B+TCqNcL}2UH2W2^Q5~zEZ0TZ}^c%^$Cnw`&DI8U_? zzqkhKdotjzA!{kOF&-;rfxB%Lt$W-nkZlJxLVHNjBYh!4Lrd->x`_;259NlbtMgKv z8X+@*yLE~HYri1F1L_2IjtM8a54#Ko7hHq;7_XU28#Md=YFjlO5A+=_Wy7=zU6N|n z@;2@{SJ;bb_X{x*lA#rPNW|G1E+yKiUkm?JGzZi4=9)e7cgXo>!CX(eOAv0S7h5F+ zty4|()LB+Z?6DW&{i;AJYIXk)cb~IDdZyR%JQ~>=G-p%a^05=%PlD`$Cg_~Y;o!0y zB8Z{DG*icJbF?!*1mUpl2f;k-GWzzD&cg0Qf>r}tFZ32{yI1QdKe+b^SfWl51$oCo z_8lT&W>!r*&bq$N9cOb|TO{n5HwPQmk40&f91h;uqo#(sBcBWGgHEzbb@0~ z>Q#@5JGuKwpOI)8+L7Z_h&>ph%sHTqr97hAnfqC-dHQ}zpmas=r~-;WQ8gn`JC0f9ZB$o zh@WtQ6|9{?f4(1X&IS{7>qea>MrvBlsL{8l)HFYFR%kn5yYzbiyD1R4@_s@)&RA&# z#M#d0DDWx@pVCoiTecC($Rq8fgY5)IJK-E#XsnbdTw!@hV0)-9YC-5*?S-HSsf*Cd z=}UcoJoKc?uoIUcWZQt)@G}g&{9S>4s&-{V^hB4Zwk8QDbl($xr;HJ|@D$DigtC)* zXKFWKotkMyvITT>I+)h!TJ8umK}rnYB1Sh!uSi({|5t-Zw(f14kVu+11ZkIAWHR8 z8_H*`fpWg1EtNGd7}wNl6#@;~Tn+isY-M^uy^TWGu41Z4LN62KoU9a%d4d7zYOZ9| zF;egHADt7Yb*xLRxL6Qj)dN`@-<<3h44ARLrYyDSO58+2E*BRGA{W45`u3?ieprfGgCH)|K}{|};{J?I`UnQU z+>LXYP?PHnu%~h+RqH%Lh#hnVH__Ur6W@brvrZBCaBF6i27``z7z^mwY|*g9Yx=lh z1q_0WS;Bz;5oc2%--fv-+&>3M&jr#s%LfD5eSrqpBW$KI=cs`~v&)6lc=+xR#3iEm zu^_z;4X3Uh(L4vDxLty{ zOcWs)drJgA(1T7TbcP2%Ckb;tIJbyWJ zoxk_){|oJoF*-@AfH@f6AHV+><{Xn$N%leN`~1~82lGaJ9o7;^S#`>EI9DgG(TVrd zT!W1ij%K{3qp+ho!)cvkfTC1ojQ-tuCtVmo^Uk-rPlT-j;yjvnwnDBB_eTNJoIv(z zfb>HE`zAnw&l%d+JQ!$rBG79+;-yVGah}iv2LTQeU0_iQ=fkjg)hUNMUZi(Aq%**9 zfKN2as^T`+tPsTSbt04~D@E9?WByvNBMl%VLwT&9?t!RK|#^Lx?o+kYre zdiQfpPny5(6~r%f;wGr@MD{V!^FbYXK!(6*-GmdCChJ8uU!)i~7X%+%RX~T=4F|ov zJLP#U>&f}|IIz!7*I#b)ZVJT@1reWHJ_tr}T#?l1DJ*yBDjn31B1{r+oQmgTxMt7^n5}z# z@)kd&E7A>u6)u}l#54GB@d)iN?StZ%te)(UB;n;l`$}N)2TPl94$-8}!PqZ!8#!Ju z;qLMq8LKPK=R7apM+8gZ!ucNlXrs9}Q->3N5Z);Cvi@rhY3<2-D87E9ZpV6~VbkYNQ21OKnHd6n@fht5qh1=240mlp-yS7mYyN(XAU^{T9 zDilGqjudS(zw%+ej*fC1R$H&rb<$3LhU*U4+vKI$JYaEwUp;dqj|);k@kEI7y_{#ZG&wp9Qj+hn+m;IdGLco7UGQg2vF5 z5_S(D%Pl%KR|h*VR0!|8iSDz&3{M9$!MS4{qfbH+`!bHM{pGs&><2T5e^`SX zb#!bk+7lK(?)?BJP3Q+pMTUhE)P7Ox2Q#Fn$h?sb|H5hvd!Ef$H}#6u6xyMcEyw#- zPy&qc3l*X`-7G{1>fAqDC{X4XYUH++>)UR^PCS_6LN3s*Kw6>`VB4t^|E-u4BYoMO>#Up416g=9h~imbbN{xLRySn|4HX{^;JH_5*L04ogCVB>f_>vrgsQ zSvErGzh4k%Nsz9iTy*}sB;hT+_@iFBS)W_c@Px=^!K82xQm z;eJtiw43;hI1%o(dg*~~;;VWIZd|vpw41m&fZPj%q&vEa4+eb_fQOY~($;R`mM}`N zuD$eBH*sfsiu6FZw6mM|TsXOxbd-MSDn8!vCQ8sitK&X8o~kt;>gUn+>U($UQ}w4# zSfJ}aUle}Ek|2V8NpedUBlL)}GCFgxUr%zO&6pg7{-28i=8S`Sb_@a&C%IA1|Lyne zD1?paf2&T|FAPRcUZg|cRC^}1QO6Peai)-)LG2LwpAaBzQ^>^WfwZIgpAv*ugu(OB z$LWNyYubzZLlwd$O>YbRXX=D`)c#5YqOU$c4AlgN%5y+_=QGy)0Lbp!1Vp&|1uzyI zaGuj|v@oPQ7M5w!ZIbvXY{w+&KHa0b{d(~yS{LR>;$lhMCeejmxCP_~2}cg#jWGr% z-&DBlRj`*eOV?^9MQEG4^^y~@WiQ-L)91hlX;J3gGknG0rnE)=`C6Tg+LmFa`i%B;4FE|uiJTNnKX3&Rx zaG=nuH^NIVSS^U$>>XB}SZ#Mwq9cOgPk|0|yVOqG_o6IHH&&b_h&DJ@;+i$}T7*{w z!^Z;MyXH*hs2{ykp*UL*Yv6!c=^oXn?^VG7QRWBU()6G-YqseO zIGD+IhFY;oT8zsWX&aWaT+BMO{;2)_a`byEa>De4e$OWw-~HZE_e}zBGeIhxj)rqD zPSUG4iJcG(x8d-p@48RJKGvW101?kmD{Y+qjedoGT?RcbhPc|V|NGXPa;Oy-I_me= z)*HEJ9vQ!gcR-Af>kUj&&^`>Lm{0!C(U5Bq|M`BnkvW2cGG}>d`>4l77&5nuuPQi$CNrE^tE~t0p133)^O=!7Kv*dOVD*89>H@mp08Ex!J7{cB@?3p9FtVe zpCAVxK5>0Lrn=Qb{BR}yP8f+#_*_u-3GhY&u-i)n2^N!?OW39&!B!m-OuPrj(zF^X39u)*qDb2-QVo43Kn+c(;VN~D ziMSUk!tMtJvTym44}cx&%_#M1`H*;n>%l_v2pL665Ai(~y5AW!T+IUP5VCk)hcR@O zR>!B+iXw|`T-XjlF0#O8^RQ5;?XsM;XeNstJd2qy{pAwj!@>lZ&Tyj{WYI33#_v$q z7H|6-S2sXI%)5r`BVR}VzaA$LU-Q=fm2(ff1(=N}Wb!pmX3#jfmyeT&g`yUWlNr)t zp5Q$l_>oc9p+2PG*pnX^kK~rlUKoV5tp_(>#bl)J$74PG(5xnq)@&KtA^&u;hOHM05j z%x_@mmE63W#EECYH^z3Dg zX!|fSeRy1WK!>Z6J`@M>`UVXGe~_ot-OW8vO5*2XkS@s8?Kp1%e^>W8$p=%rFiR-I z9g~ZN-t{5EA)UA+R5%GeUx>I(6z^&y;AF#xZG@Ae_Q(SKQeptK$$y+XHP_QKNsB25Aim+^)?hXFxx;2|$nvUPJCr6K$b z2la_&-E=3?wY?9u!AW-Ul|bPGowPqtTp^0@8H5)_>DIQw2WZ4L!Y`uqd62kLFa8lE zY}ZTgwGlqjiw6R@9<7ad9}Ya>;Vm+U!krRuE((-R;J%5#!)T7PvjgogzokJ7_C;nJt)340=>W9JD+=tSVn z9lId(wNB}{qVPP5xR$O4{`$Q0XLn``JHx3o3|i+O&mWf-&J&8}=^+VwO88ulNjMn~ z{N@mxkcN}$fODufpyS z@UWnR^zR7aws5IFTv!v16kEf?;e9+j=%ENUD?)_(9wN(=^lvMF-XCFrz^Efd)3QfB z#tN6cEBqL;Dx7`aPC60J9t+Ed`|kGAp>W}z4${lv!g|^W?&~1J`$KXr4JYTb;mB=& zc+i*O>_;m9i3sx5GRC|R{17g+gQdbxI-DKAbKA=o3eRwp1^(Fk{0njVNBAP>+feqV z;V@2c?FqRQ?$x1a_)Vex;rxwE|0!kn`N9+29=rvQUC+nWBqzoF(!=f84{bgKvEK^~ zhx@5^N@iWVB7Bklv~;Q+d&2NN!q>G6hx=xJoB*aQl>S%UVg0{Da0dQ0guf9S4);1b zYJtkMDEt@QENMdsyDtczfni?MUDep4V8wr#PFU&9e~V7o=I)Q(`bDVlFTLJ|EJ}8^5svDmr`w1(OX7(jVYMXf4-&RY;?se+mQDIBNIVWL zDIR78Nr&3tGbj)ku=m?Y@cFV0sDmd}Xn7Wwu>RN7<$sKiDXHqYFA#T>i1UMR8Wk66 zh_^sm93(s_N^b^XwiCAnkuk}dAn}waz7#}^=_^6PlX`J+ps*Xqi-Iul=jiZ&6GV_6 z2japr0aud#9?0edWkTm1L>|tjq6x>($AD5qhyOi3=5k@wJlzYrJHprr{WIc&Vf3XL zJgjQ7Q;&zUA=0nygj1o?;da6zTAiM1*9D>b+hJk-psj^> zUs7j$&qbFL=ZH z3&(Q8gFXvq-w|_hD!dzfA0r0l=?D={2MzwAe8ID<7CsSh^Z8w3SKj9gW2U_(kkElY zrFI3&GFP|J@K88=HyF1cu?IpWxDSOUgL!L5&Xet?Lr>J6oDa7LBlA@IL^#iOz&(a9 zg^T2bL3#HZFgJ6PjAovC6R+~UxGdnlcI*xVF0y1tLq)iMAs%UVJ90kS4r~Il;cU$^ z{V&qes-Bqj znaZitQ&j$k0-e0!VQnYT=P`Z~ppxa!Ap_ulxn{eD=wZ`IZnu)(g8!bHh({W$DfB7Q zb!0b#JsfoM@4H5F%jtR_k=$~cLDo|cpJ9A*TPx%q5pyX&{Xt4vmC7wmE79?t_<4}_)vFNDMPse4~) zc3ceoK0f_OOzH39pgTlyx8Cq2zU@M@sMDZAu>*kJT0Cw6##yS6uSIb-_ys+?nIbOJ zN5O;7yx-~#Cp^zejuD2FuyGvjy2UNRaJ?#uzv{)?^mKpuos_{EJ$Y=LMCHtv3h zypQP(H#fGggg$&oBrfN@R(et*lZiKQt*`D|VOD^6RxdpzvAJZLxkM5-a*Iuz`;-j$ z+RQhSh#35plu@L-Q?k&n7xJ2hFQeg5@9nxb^k93W)iCg+3e1zRI}_JahHprQ17!9o zB8G!7nteo%SR5{6Z|UQ|5UCOmNNl+zZII|XckB?k(<99Y!8jP_mDo>W$nARZaVqRZ zeHfhkagH0e!Qwt?SZ|Z}O%gdB$yGZz&>#x+zFt};i5qlp>fV&ZtyI`PNt_cP9+ISa z__Pi##}1&|=U|tJyUhaF;{hV#IkQspqJ3N%t_0pd7TBKqxb=dt$-}>!&~6;^+yUEp zortp+&YrTI+hn7kBx1O-k91LUMeG?60cUD)O*Zaz`vI4|kO#hd2M?_(3LQa{_zg(+ zqb}r(PQ-SJK8Gs82^$BjC`gBo^!!ZTr?^u~t=KkT3i$u#C*arA%a+^i)kEXsZ8hd% zYfVX<&01SiY%aCdl$qnI%=UQBp3t0+4#+@G25V>*2nYhS0f41pZ2?A<5(kI}Bmfct z^b4Do!v2_$!j70y*vIA+mR6C%dR3>e!rBye?1^MH;Q3^>dq2KgeJGhN{3@C4`Z1Yx zehc5K4oYDY{zzuICzDz1!^!MuC#36~!uEDS9&!rHjY?tmm=w0KFK`0BS3Nj|#STwl z^=T>W)k_gCF9r6#DQv?PDXgv#@ItauA&>te7WJlnLoNM>42rL;wv-!9B_)Y*`7R!| z+R5%7m9-U(Jo>pML5%)x9u>B7OR3$>t48(W)gm(9G98!BHuF0fkizrD*E z=l>4U?+1JeXzsUsu`>?6?@Yj`Fu;o__l0!U>)FQnyXM(`jeGhe3It*H{)l=4W&)b} zbyU-DADGMOy&aMDc=3iG(%CM+DuDJI4)@-#ozI%Tf+Hgt3&p)A_4P>IfO~MyaEN4) zEEIoQaAf@%7TR!zMV_f=p=TOcJ^mW-S08zXHH4mVB(Fac$r{dtvNPIWWIa0*+Q81# zN3t`x57d!8i$tNJj$&9n5;Y+4nR-NOa1$gyK)DHj+moc_?1C9xvNaj~8md3prkgory$cL$%u0 zqu>ST%<-2&lgr-$Wd{Xtj>a!f*b{C6w@M{;lI7_1P-~Y`qnxBI(X|Kb4EC!GD4#`8=-5FD@mkqyEZ! zINh4x0i@rBwDoHG?FeX1`j3%5Xh<%T0aQMX-R9EkrGUUThPJ_>?ZVoJM|AAe`TPsI zbc?)Do;uB5d;F)LPn`VytFNb3Ut2@j1tDSxB6dK;^ANEsB6jc5v)4tvqhtEU8sh@) zV>iBjP5R2E&;NejnNOE=ZxHR-9$=6>(47-!wHX3g5~7cKkgPTRrTH$^YF=hmYeZW^_3 z&piQuE;Dv+E(3(~JRUs-G z8epQ=Gr&Zm76PS9|!ynI0c|*qGxWeOtv&C(~-@Coif=X_!WqX z-=B!bE^(&Ur7C$)dZM3}zE}H9T%G64htekjR&~i_qk=QptAE~xtjkBHUCBZGFko5Om=b@=ni+I{2^YV{JSD;Vl!o=A$%9|#VK(10WeNspw}D&U>~zl81yZ33jey}(l;^9YuWbQ7D&o8ImGVvL7mCI8{Tl)wI}Ojc5x z$?Q`zS%O{3e>kvOMyRN}fR_=8wEY3;fP8=n;Q8BFlE-!<-*5!f14G5aPS$0ztT`xS zZYB$xmC4HC*A>{??^&cjs;2(~SVp9EKGG)`6G8&oOuA{5U>5bf5xcVOW~ELEiLPNp zBbgmU*bi#Bx3bC4SdOutqSSvCa1#7x+?2^?ti)Wg3jJtBCff_YQNZ4Q1CV~bntnTQ z0wM+9>^*(L<*s#vbWWedwqKLS4g%wF&&M;_@kbTkFTrU*0cl#(OJ%z9e(=#!kyR zJfD+aep!!bgbx8s0o?f1TLb66w&T~ck66b1>za2)T5ivX_x zD%$6k+lArluj#Y3%Tu!_&p39?q7SP65R6|xdF-mg2yXyHzmvz7e6#A%J@S&rpLp@# zMr+8{&)-{iyu(lLZs~o=!#9VnNBDLC#Tz;=xpe)+mAXp`4xG35sTJGqE~`GYyzi1X ze*ML~&kG5f^m3)o_>XsFyfmpc`x&D2h9x4m^bFx@AfX9 zwKnF;HVa0c+|lF1;;|8X4w%ol(rWhDTZi12Hazsf-Lt?+2MwLqaB9t$bteO_i@W4R zSxo78S9(o4l6Ylg{WCX)+kgR^~THdCk!39!YOrZTbB51^q5Qc4||n(XRA-a__}yABj}9FPi+pYNqhi*K?{+Rf_3izS1Xg`=qvNYndK36@pV#kn(=dy=B^O>+Fr?)G;N8W1L zQa3zm-ue9>o4n}BinZ4*n>8vZmo48pZbsFGT``}MJ;gfp}6>2=%j;uE9u zT-&4cyz_3q`$ApFz{vQh>^t_yPU6FWgs{#!}wthX>wLNcsbjBwS{b*W|)3CYM1>Gt( z^qhX;^F7%w*Il>wDJlK48J~Q#uK$+zpIwVv7<*?wvF5~)7gsFK{?2r~I?hrd5A9H1 z;M%^YY#V}BT(NrYj~g0lD{g7~&Bmt>9lrhO1%t+(9NB+U?-dunG;;3j>1%uJ3fMgF z!5hkU1wNOtX7Gzg@4m?1d;XQ5^}F-5YkO~aKI4kP=?g83zFfES*KU{o_T|(MZ~XnT zn~h&vXXXxy{Nm6fT_4(U!Ro6wzdybAgq?LWiyu0EZ*qs=9OLJYfA?M3>ZONW+kfV! zl;YQStod$B#9ccMUw?G-zccoo=yK@~J34d`2G2S9bKaCI_71Kuidwp@-Mif>&8n`&;kY2q(y zjPl!Wq&=gHT|a#E?2RE;e>e7(BcF5(&zO3;vOaB+`3-y0sfE`N3-*uv&f?cp#?QTZ z%U_;}B+*z(qgdW~x5cbJFt@{sTkcDrt@~|S%JQHQ zvrpWbRQmMj-jAic{z~W;)9^DJUbOvIRcY?@XH9 zW`#WG2G70rOneV+wr-BNN`9dG>KX*xIqjxGS!Um^y9A zc{l93^XTD@Z(X=`W7NpF)yZ8B|I&R_^0iOh7N13XAd*OEc@Tqj_vRe#OMc{V#l(M1 zfd}!7N?Lq-4DLOr&z{Bo#SXtD_`UMd*|Xa(Y1(gyjPw8gpPvGL3iv7Dr+}XVehT<0 z;HQ9}0)7hkDd4Aop8|dg_$lD0fS&?>3iv7Dr+}XVehT<0;HQ9}0)7hkDd4Aop8|dg z_$lD0fS&?>3iv7Dr+}XVehT<0;HQ9}0)7hkDd4Aop8|dg_$lD0fS&?>3iv7Dr+}XV zehT<0;HQ9}0)7hkDd4Aop8|dg_$lD0fS&?>3iv7Dr+}XVehT<0;HQ9}0{3iv7Dr+}XVehT<0@E@l@LHB%C z4HyMz?Qfl&&(;Gr0GAHbL4Yto zXMhZd1|$H604OX8(A>}U&h+NuYT?>_>e{m(`zhe3fS&?>3Y;4XXmhe>ZuI>;`mUb; z_n)Ugg=KPCadDBYsAO6{V`5xMMFlG=sxg;YY<6=^QE82-(p+SzDz!2m@fu^I8t2lf zMR{th)C!Z$X0{<+iP>AqCSS^!TvAeFw%LlZ%vELfa%N05)znx_WoBe=udS&n%CeN2 zi!#jS5@t*@*-b?`RTb0W9G!2PTw!L$^lTN^nTu=f7Hd^ezTH$~FH*B*#>||89A+Gq zo{Y*dW0s}LT$Gibok>OUhXQj=rKQS5Ns(JsNl{KI%B(`xIkoocT6 zp8~E|@mIi`@caYt6Tqi|p8*cpsNf5Lx8T_b{48)P@N>Z9fhiyDXD>I)6?k2_g417S zvc)D_s-~JMEG3KrC)4Z8HoU&fpG``8IpUjY%4+F#WoxO-MliXyYD$%LS`{mZn`E242Go_c{83@M)hbt-s;0|E zv)0;18@0AktCW(9O}15=i!G%V>NM$ERF95<{8ER;=hj%u(8nvy@nbAind9OsZPRV> ziE#<>ma5{4+7fg8WUJL?kGEA)pQ^Uk#M{bEHRcj>#+6rBv+6pz`v^IKS$SV^BbGeP zWW)PhV=lIvOXSJZWsT%+m`EIDYtid-dPUhrIHRMLYR%MO8qtlZ<>ulkw%W>~6iZnV zdb7oZUhVMAve@kvW{3aiY`eLlC~*)oj!CYwRMu9)F}jL7)UxDKO9h(GrCF+EmDWtd zXcy%je8-hdRV8TA$;8C8ysDv3c4m@ZdY z?Pz0Dl}tt3t<}`|D$SMFn(1tsr37O;n#Hib%$Pi&KR!5VOrC7BR@Bcy+(G>-)j+$P$Zx1(rU@sX{eg5 z*kUOfWv;^@DYjIaDm1VBYE!Yq9)n2{(_FH>5-po)t}@qHiaj3PEAASxQSHZO zDic{svW>Dy8J$W0vP~efF~wpp%1gh(Tw}w$n39(>#f+Yof)*~ypJu9t6BBr`wFV>5 z@q!MLdhMK!P!Ae@v)UQI-?Yc*UKgYu2%uw}m%Mo;M z9KpT$TqCH9RAVpqOudAA)icwCxt)nW1Bn zaPKcJxi#t_u0=T}EB7)%A7`nKIG#oDEU-{;U{1lTK{ZP=Pqm;A7nqC7tE?5)GK>leMIj0^GRo{M3XBQfyYYln zY^|)Ut+Etzp1o*n73bVXXBVXBUw(n&sIgWS<*GY{8W2aBrm=Z&^)7ezU1rQnMw{k=hqIz{n*@ST!U2@{m9`gN-wmVt4e6~F91t#!>oi|F5f=eiV93+Wle?fjhdHa=E4GG zH#(DgaY0`G5OjpG*`rCCF}6zWa&V}xf5oU0bnq)M*)Zd{QKM@rs;yRdj2oS0qZH%N z)-+5DEftokIxH6EQj91XS(Fp#Qb^;dut;H+#y;d!~cHZaNvz9eiJwX&j)}z z0UrVG2z*9;?($47i^X#<;PZg{0@F8j6M)YL9s+y;a5`{2@EG8(z=gnFfF}b}J!b+_ zJs$w3dTs}%dVU6cAu!vL%X$FGz@vdj0bd4O2`mFI1nvp^IB<91-N3zozXy&2J^{QQ z_zz%gVcGC!bJ<0}8Nj`P#{)+L+kpE3&j;=cya;$O@KWG7;O)SPz{h|G0Ea!7%fA;q z1en&>$-v!!rvOI+PY3=t@O%fL8(E3j6}_GT_&MF9zNNJQVmd;03^^frkO> zpU-8(fja?@03HBLA1N;Y#wUqc8E_KteBfl@M}Sj+w*sdEe+--k{3kGNR)Sv0Wf{QX zz?s131CIjk2Tb(M2EG)y44CLVR}EjM`o9UB1^m<$AQ520gnP63w#xDA#gEp0q`u~tAOVNj|W}_OzrnN@C4uwfUf{P z1KbZdWLqvq5y}I;8aNub2zVs$IN(g+Nx+4`Cg2L-$-r}fDWCbkX5a^bi-Dg3E&<*J zTnhXla2fFT!1T>%{fkO_wgtWh&pm*r01pT54}2ML1@J`RO5if!D&Q($D{vifHSle~ z*8<-OYy@5j90U9~@Rh*N1J?k*3~U45ui~$P?RfqUxEA(s^Y1o$!Fj=(fu#Q{GK+#i_co8iE9z$1aD11G7^DeCi{r%qV_kdTx1J|s-V@@!^RwUv{x>MKHT21z&sB{e0G-a~C6TOm_d_+3Si&Quw(TNaR= zlH3kI`=BH?M1`5a3tgUW!9GJ} z*-)9;6s~CKP>6KQRgf4Chp^aO1?AGnxVShrmUcIYCXbhgD}|7^JP|(1kIBYS=89^d zE3nI>EuL)58lB3sszWBDW|eK_)*3r=X4eDzO{Z9~NPFFQ=q@VEb#cX*n7eaDg{^2BIIL)UwQ(fXGgj{5 znyyC-bK7{iF`HNveCFXEk+N~~VX?Aj+nFjMYOb}`+G6DrONl()S_}C(qeUX%p_^ENLtv0!@ToYFYp{EiU9U~7PAv?2DW4b1A z4?m~+r7Ux)o#k1|%I&Bl6i{3yYL}rYNr0k6Run;`I7#SN7(?$-34tzcwB4iF7N_6W8RK>!6h*U05mRrYM^{*$fA1zo@>xehG>F z`VSa5Xz-AWlT%XD(laodM3t~Z4mQ#@{ROh7qEW_I(BM`nOCQg>G#CWT& zu}((m)A;}-g_Z?^Fih=KnHp^V&9X_3>K~U_nwi39HYCe8t2HrI)tV|e9Zi^qZN)Vf zMSY4_rJ5Rz)>4vI9 zu>UuMzp*8;SU?6~J)iwm73Y~+(X%S!s9!f-M|2|o-v3u>*LeCg)1+C2u5F|F4$=+q)?mj(*XXAaP+98ZQPm3A4uAnu*PbXFO;|&Td^G2wi`dYiFs(#St}VknTTz$9W&$*v z2)8Tv@^_6xZi=S?<)?vXJa5mGPV=X9nwxNQ<-3Oaa%=f%;TqQbTY^37<(kGdKUa54 z<204GYaah8x3_oD{7#}xnuC>y^H0JtvZ4fp8j4|?K}#bTUnAC8SjNDNNY#596&{Z^O-5q{x03M{ zr|EpaQIh>k(;2CenyL?2h8E3r{|Bo2SfOJW2=0EyF^hP&q~;Y`I8KX^_O>pVM& z^_u1GZZ0nh&zk8h&(%#~6*nrd{RU?o@_+STNo*AG_17s-2=|5=3Y5dW{CWkn^6TKY z{yqhEElXkqS{UJHmpY%1-RpF_#_{GZSIeh*P`FkH8F>`ki<8)qMM*3O5PL@w%e}pEyoB2nzab0JHvpdHY0ncD zG!C=hs`wS$;tZ>s?{rhz^*1MRnJMwl#6ng>J6DB)Wdnoc*d)2^j%ds|xNJqbLq>3% zm%_LsNdl%**oM#!ha$TQEHGca`7+9U5i+K=NsyB&KyHE|+ZBALiZ%b%;$wdy{ewG{ zvd^fvC1sZ2UE&{8(s{;TqWT|wTnRU=Phw$DD(=$=%YMR{u9q5z^0*Fh>eYCjd3rv- zztNe87G{9olbe#*gBz0AaNue+&SaPkI{j(=!U_ zw(y(U;&&AI9LftcmYVnUcoHze9*u8H zx_7r!B{KR?+Y-M2Y{~dhrG1W})kywetRc<0v4pG46?ZK-2gOyTD$f}M|E>sHqAEPu z7x=`=_!mRK zHSLQeX8#)N=~r0Wj$%IgGl|_?pTr`*Q}Bdu75v~g3Z}5uz%k_6n)noV(J>{>ZnX|A zNxvQMF<(sfTGp$&WVZYi=Ih@Z*ChyHS%Q*o{fQ*j@Ut_{B50Z4JL`OIsvZyi);QkL zU%~4k{e&|~>_h|lJAm>y`K2@Na2L0){Ifn!Vv9d>rtuZ8HU7Q+!1zCnIUaQ^|3%4r z#*e-%#k*9zM-AT(O!;fSa;ND&1ifY0N@>dwV>3gOTLdYH=L_rz^9H`+pKJee zl1{<-!aj`F>M z)*n1EWYe@?HrLc(V_FKiW(BK)DhB^Z>RiUA!P=YuqX#d)o4;22^=&Gi2~5AcRJ>Hh ztAMFrKIDQaEy*XjmK9-HVOOvUyOCXT$t5f?ZqR_Zw1k92_$OX`@sL;<|1XY}`z0hK z@c)VYe?R`eKmR{~{~yTz590p^^Z!VTR6K1WPn*coCi1k2JZ<6tCPU_LgJxG|sn+W0 zHKgj2qf=v0xm+_HK^g;*JOsK0*xsN@jMOJ|a*OslW~gdNbCaBspOZDVAU*3!IXg!l zmz)Rt%YrM1G2-`1%ytN)aZ(C0AX>M3J2l9?wf$0@YrfcvmDWJtVzZXo(FhP}lk|%8 zCU}sinJcJZ@BmgQS4wbNvc>}K0`wK6VW0zT#pW86NE&F!n#d~IHjGputZ_wP#03$w zqQC)*iGm&4S)6zR&k0?IEyjS?K+X^*%exrHxw6k7e14Uwwi zCLtQt3=KsZYEssaR}oiy7g2*S(vm?n13ST33?rjV23j8KtHygMvu_!M<9!{cG)d%# z-4&fOa~#yPX(t0!;%JgRcLkCr19hikMQvPMR0YW7JcEk%NzF^;dZ=^R&ygq27ieoS zTB6!oFccjTwvjQlmv>3CN1&Hx0 zwrS=XyuvvxOFJPU=i?9nw;ab9tyGUqIFzoA>8DZGk)unjd}gV_c?zc_5u+H>N*N>= z)qJ@_N2haVv6c(efDGax?5O~Y0OX#lVsdL?n%f)J(s>JOiJxbAElG1O z@WSBW|3p<-~fL&eZv{Uh{SUuw;!vYMZ4W!H^yBj(Qo{b)=4_m%y|^jv)iY`5G6XQ4lNV^NHWU=v|HEq-YP4%CjbX2t7q$#wH!9QR@6tmCV>RXH5jhyX?`sV z1FMAzTQQtbJgKU+5O_h-jH5wzT5w=IrPPzAF?xng44r9o8YX#^%p7Y1I3l+&Sz&-n zn7Ojr4qF%^fm(tVqR>wD}ra zEyKD=2M^)IE~wL{WVY$aWEQMq9q`GG$?ONf5x_@)y@1yMTLGH@>j)!_FL(gq_X2JM z%mGXXSOI3hc);a=Ouz_0e?Sc2LO@4ATYv!gZ9_8q9`FU=L%=(Loq!hr8v$zpzRF*L zu)6@a0B!`-0;T{=fN_8^fK2G|IK1&i^t7sfi#@KiE8 zf%2Mzdc-5p;<>stzrTwAPG0L!r|4%emY&912iS$@t|}(CD;(SG{_Gk??#@kw=OWDe zoD4aXc1TxNWoDT8$vjRG06?eVZEbOFOSA)IN+om*H-2j}s{|0%AQkR&0hFJX&jc5@ z=GPpak2EcT8HndAe_!dFEBjo9`zl|XJ+#%+S7RHEWpo1vlvlLx(%iJ`Gn$QDCq!1H z!?Co~R*powHW5eR97bxJaj*?;<}>3H5zeqG(b2Pc`%v1 z0eA`UG~hA7J?|y62Y~Md+yz`8 z3bgqda18Jz;1j?>z+S)`fR_O;0DSD{Rc@=8T1K;5yv|%>)mUWrO*_rx%8Cc!J7?2) zLac0>T&oeg=8G2?omL<#DomMfG@0yLWr{(fp3s3&SLKe!&Q)Vhx2o~d#@96csA-#BDYjISZ*V^5>>)r17c?$mwgfd?VB z!ld0ZiOU?p8)|gtLslEJyvj=N>kZwRD$!CBIAvFqB$i8VxD2LHW2N0QhM3nay<36m zaB@#EfU(WrCbI&-`mZsseuMoCV99sB#tBK`6bYeA#ha3JOl+$8nwo2Twx3s8@n&l+ffK#A)Bx|^q@4TwXRK|2qYcR{1o*|DAiFv7-`5_v zFG+T}3CqWlJ3DwfGkc9)T zQeho%C)Mq%BdG>ia%#FN^pZzoe{7c1XnxP&bz!&)5kA`7psEOznHI|6X}C$LOpaE) z6^0w9e!wxQ;}pdS6Wo>VJ_b4t<8H z#JEbobQY>jmyRT`72;}L3}`J(u~2fvD8URt5FHoiQZyJ+I*aKejl1_`TqFvEI7}e! z{#-6dhrgL(yf+y);!VLF1idHrcGj4)DUQluTyqacQmzJf%N9{!V+ZwAE!6BhG8QlQ zin54sjInl&;Yf!RwjDrWo4tg4OQZSCMLPA0N+0`OvPUe#+Cy_XmLZsiXjjLmTQ8=p zAL{F%)8OhJCnfM+yCPCJgmhFeJ(IgN;46)%e>dby_hQN}7iHp5Cr*!{Gtf1fo|Q-a zqR&skMQbgC@(Y~t(p=mvO@FTA4M!aa7NY(wfu_p$m3~MIY135REeZ2g{(UIFC9oUu ze1Wg@zT%&2e_!SM;wAHOf2T|ruhKs<0EY3QDm{~d)u!ncu(wb?YT=xFp!P1o1wr`Fc{7rVz_OPF#12NuY4D@XVc1sD^(tg~!ViC` zWw$tm*Y|PVMd78O!MC~c;BxmAd>73f2H^Qz0OjkN&sL9TEo{9H|2p`$1hjm-VPEOJ z#cj&3+(#XoN<(43%HNH!mcUWO^98=r`-*?A{e6}1WouJi&95#~ue?&XQ_z(pV2C;Q z4$dJ_Y^o@(t-yFGQOumMJ)`S|s?;agge#V5SZ?nfgIQqdSR@&=6+7SPF-_#mS9f?*~K(E#pwb`?^hy(_JgY2QR2 zgMbm0vYS<_5S^cr9m9I(yRdnxfI%^8Q8#UB2Xd+~y!9cioyd;zFX=F<`lYb5{Zm-C z0V(V=V0zvHya?d^jX^P$^HwU_5<5xtmAvUXoR)?s<=O^Gje}ckxH*e!#$;IR zh|lLbFC{`?WGz9KUdYdBYcox^@yWX%rg8_vL+TT{WYBAyXuAmF(xRgf%U2_vn>K1< z95$gf;q<^DY`T-ky!~L+%$x(I=@hgsj!MFK0mQ1f1ejmi4lxu=m6W^QW#z7SIXXWr ze@rsW16;}0JF2+1n+G>8C%)E8JGrd6Wa=3!b9$FUQ0K7xq>a7%k~6u6ZhdvVI1u-d zC#T>$QU4pT+($hprTVUaXN2Vf{y^H9KGJLNADrTzPo2jz#ajix#_g)KrySkCAM~0n zYSe$SO?zdeu$}4u8!*5}UH{1RUH{DpI|jHLX*>H!uf6{|kMIaD`3{Gl-D0%YK|D4l zKNp|MieZZ{OX2W{is_l$tpQ(YeEGLD@9n5ZOTbrt`Yhk+eWmgAk3b%teyw@-RsWXe zLFN0(!_)r@(90Ki#?_vE#Xr~nT6vzBuT|U%L1F8;i3jXIG#)_XS$*j691%6f0tdr1 zrHSjsn*63z#hi`AAg)2)SMbKtPkg%pZ7~B-0>}j%QQhA66w0?syzD#eHMSuMq*7Dm zH2g3t-P}y;E73#o7~bSn&aRw+!m$j+={Og;4;UnEE7CZwtj*og?rCr=0zX`GZGjP? zd?CU*?tZbLBDVEfm>zljqyKQx4_-zsehK z9iPGoR;l;{V7imU^+$J$@Q;3yjg_x;BH+O`AYRAUlypobs4I)z1g zfe$C9Faip5b$g53T0bpcEnOVS@YO;1*G*;h>!$8<7>^(id5of<({?hngK5kh`zTa1 zfODMJ9g{j}NcvU%`wfxtiC{ZedsDSM87CX~8D1_BcB)rutE=(B0Bj{%QzBz|smZV* z=AXs%UMn{-3*_EjWj9b)Yi1YGg@tLkUiW*-mdv~L z!AV*D;G`U#J|-u7U_U-jy3PsMgpl=@W=w!757(c0w1?Mu$JNfs>&ye2Ym-I!iX+Za zT552wGIJx0+lgMst`3t-AChrlp5#sDox+YPDR(l^e5RUGse{%#%{4no?Zd;e^5J1n zi9S56+Puio$vI;n=Td2@Rzx*;Y&=l4{RC4p8Kp>A@|4DL?bLMon7@w0Q`Mo;%Hl1x z&1F$a#W`XuQ?in;a|Vi{6@~YMXfF2B!~mc}z;)0W07?MlwySuiipkF#P#P_*E7sz= zhNId=qe^P%<>~v?xFm*GlVw?|in1XlP2pc@PcxUQE{ci(tBP@Erx;gARk8vc zuf|s>OIdF1WR4-O;W*!1#&L$F4tM`$Stiq0qVYjcBvswnrb_Nk!#4)WkE+Ag#a+%G zGhWU%sQ6hGZ&&dy6~C+Ek5yc+;-e~VQ1S077UGqBDQ|DkMh$Q85$`alu$Wn0T{32G%Q|d5@M8Z?(aCx6huD-e%vqgHCB*fx?`nUi%=_EZ`@l`Hw< z_%|lvk(Ms((M}X9)JsS}L&z{MOQZAuF8nrAQZ-+%I7%F!kYJ#1nBb?`n6!pAoXIh& z{15U-#wmbGSo7oJ0ZlIN;x$B()Z=4K_!KF+Oux8(g)FL;U;0INA;s~%pRC*hMjmM? z^dBCGOfARw6aK|1Og(>ec&3e0f?1rkri|s}WwK$;tm4Wl@R5@WnXai)q9GT%xz28Y z&7IRLcWes2<|MmC%gayCq$H_1Y3XSAVRC^LAC$1-V?~_oRmcSK)w2&!GsZfu_R=mj zmyLJ<3=b@YP;kT;R`ETQmyh)#=#J+R@72gM1H<{61PVM?Wo&oNu9JPQahY8 z%t-)eSd`7_#)}MzgKZ^4(asF%6eecrojB?%u=gH9GE>P#bLT>plh*;75=*W82&jEnGG|j4$M-iM*iV;=csacxQ!|L zz*$^5qr4#Em%*p0`cXbyoR73mW8){vY=q%@gX>6C>RQO+`^b#jup+|=QC24RiRbb7 zC0^9>{~BhXk7GFs;2pr(Pmnjyx>5Kv*!%t;_TD-!swV6oo~2nD#EwNoK?Qb~*ri!E z01FThn=a`RFtM?_3v9)_?GEfju@ehh>{j0IoU;q)t@nNZKF{-c-}jH-f$vUT6KBqx zIoDh>bB(Gosff@<{zmurN35d$nUvH#J6gFOwAN^w`;g?jb%(MVp2VA;W!+;vws&!h<`vArkAM`6dWSy8p5XiYmmaf zi+`{m8%F!9I?%eKN6>gt@LqlD1~U7=;al6d5K7%Yw>YKe@0u5a zEb(F{#_`bl(Vx>M&wguBU$}f~)ne7?!DCe|)3e@U?W0(RgIR&EwElW#n@^}hA@3UA zS<>CVb7*IkNz+ztYLlm=r8+^n_-{M~M$$DK;r@*_#NSqVpmRs|BZ~Y~vd+5Y&rS@- zTqzEIrg!kW8=&eEas6w4s^g|{-idPlS(#i7>!_SWh7JZC`Um}c9&|eSKc|Z_{KA(~ zkt~jEsYxHr`1i`CR03y2;O8lD)fF%QhkFaoW)9{4TmJ1Rt4j;vSf>#GA-(^yALV~@ zT%_cU+cOF$nf)2R))f2TRVR_*7XDoZsv^d&jO1)+=!#E(?omeUTf0F+DF*pzp9a#V zJ48BXq4g_;#XK|uR-_1NMi#bEvJ5jTmc~9IO0VLPX=7B9<8!A{&aV^=U|%U!aG8lC z)}X$UD$~TwGj_m$Pohf{Vq@IcqwOdY9*JY;a+UE2-u2(T95tJ3pk$D4VNo8go@K{O z?$a$azkOxs8a3XaLCVCLGaQx0$03e5)sYcn{OxE*hUW-pc#hgFB&3_4tP^2*XXqT^ z+S;;mM`o2U=L9#oeM z0_f6Ms*sUd!Xq;?BlFS4qWUoV5uH>gvKzNHy{NPpTKKw&{!5xXSNa{U&7+Mq7u8eC zzR-#y`20Z+jR)4DWQ9Ydl$p;cmI7nN<3YPI)cq>MVj#;2kA_-ZF3;wd!qzPrf(T(} zjs8P_i2gS(n`Cf_H#6v@asRciQ}x-lQ2eOuw*M`TN*9bu`wMFIw@tZ@(g}8ZChga) zz|hCE#c%DH9y`eDw9lGmOFBhnqoLuwWnZgb_cXB^`mF8n*4aRRBu=+fy|8~)9Z9A& zmXdeC1Ay8uDotuvg{kbnGga|^7xrKLe$DT{#QEQ(IgI>t zCEMRBKLWKHM(8Nh@*l>SO#Hf~#v4+zZj^Ez7%~K>M`opzs#1X zL^_lm14}_XI|WEPDmn%G;hhr1MKjy`coxB|i|PgE*SH*iaykFx6943i{K>^6T9Zm_ zO_-;ptW&rwpbI1co-9)?$MDUfE1XP8^78U{b;=}#zm=U+GQ9J6=m0Qu&f{4iGHYc* z;q_nogg?A*f8RrhI{r`J2igi!662VU0<(*dQ6`f^JGZ({P|G@5@lxQv4787^6Rj5|JDzC z6P%Giq(nyKL_vIsAMqz0NJr9%bS7O$00|^Pq$>#~*r-XmkucJo^dLQP(tK~yhx8@k zB!WbeC=yLDM~Cy~<4FQZB>hMdNhT>Im86k$l7T}DvIsUxk^UIc<>55@0c0Qh!^m(lf{Y}i$Y?T#6q2!I92rk0kcngxnM|gTsbm_NPG*pqWEPoC=8(B$9+^)T zkcDIsSxkyZFmp? zxOx#cK5-KeHz9FzAa0Jt&55`<6E_iY6B9QV;^s=++=!byaq}QJOso;NIV>fha>TDA|B4f zLqt5p#KVPnxDpRH;^9s_Jcx%U@$e!Q3KsL}H$O8rdgMcAG0WcgG35*5` zfpNeDU=lC|m#;4DxETmUWtmw~Imb>Jp&8>j&80S|ym;4$zNcn-V-UIA}_cfbeW z6YvH22K)esAD%y;0cZg_fF587m;m*F20&w=8NdT9f!2Tx&>pY{gn$zu2HXHoKmy1B zU!Vif83+V|fo?z#pf?Z>L;bH1}cDi zzyqKXcnmxRo&zs|SHK(K9q_*)5}}pBbCV&zJC54I(F*ZB_J@UYj8+tx3KO#diLtwr*C*fWK=Xppz#Tb z{gRSXQq$5iGPAOC`se2552%xYBA_c&9)P(3|MG9&XsHE}%kg8)3-Oclz!30ostK;z z{a*hejkMUfI4IhpOBAf_qycgpMxg^%HFi(LD)&4p6L90Y{TE(5It?S~7%sRHH>`yR z_p7F4q!IUgl96^0z7yEXQcQC zn*Nx00q5pHv#eqNQCfmQv5LJyVW?h|-;D;`{={6>y@8xMHvkzYJ&O>dOosF0k**kj zFh9SD=IM+U4P%)%Fl{OirRcqmk5bUC^nnf|TdKo|KF5E1{*3N0I=063cUj`kv)unJ zEjqvayR?3mOa5zGvj3u+?{E3E!$MilUxknVmREvOcXRFA$i9ZOPU^;GxO`@@uW}fM zaAp}W6*lpd!ZKG^R+J2dGilk0arxnOWLOv{;C&@^XVUQc;^c>zS{>9i(rlXh?=PyI zo>5MZ;JW4e-8zEbrSRuY=Fi756MbF2AWRN+6M0t)7;U#tU4GEO@>_LcC zTf4S#R(1krE&(U5$pBYqUVyR!p5%X1#v1||Da3#5gfX3p#x!w`Ei<*wEX|-xf7|nL zL=+F2_mpcjn0Ek6cB#}A!FD`eDCB~Xyq30f`BpMIoGx834pgomc4yQDdBTHH>0z4= z2@e&dTIIA9x<(oQP^}4y}{OCiWzG|@tEkb74#i~Y_=^g zu;wTvdVnAOPIV_>d+3rF!p?Em%;K^uLb4;#rg{mToS6w|hY_zRd#3w1XQ8=_dB`t;;S46t zD~j~Da}-pv2O(#a?h7y} z{bi;9ZKe4@>HiGo_VHNf29u`qQR%K$hO39M{yIw2047b(OzEyx4pq;MWXneiybth- zA}Wlh1eWnProYlD^gC|7D&cX%Io+>{cjSH27%4m4YFW&KdNV>UI&R5+r$3?7>Go@r zpEq65`=T=d@ed^2Ri~8R7+&AP0XPD%mMRDX^lc_=H1)DNn>yGt5VY52% zNu#+vuDR^Y|ExJme#B~d>_hXJp_iPt=DatU*!hg@x|A2q7WTR2v3Kxy^%2ri%carx z&87#JJ8aH+t2e&msdgnv&zj8db;E7`heNDC59zY@%H7<3bV52))yPjyqByhW$E>1kUv9_V-z!dYz%tX~$^ z|AzNZ#^HqY4t{^J%Y$%_0y`%=K4zF==t5fCOsdeHJ&@5ApH(i2%#6nQgPE>4UM@Ed zi!ofI(UUm2#>8g1Mglkpj`7Wk&BRTywv$B(p-Pru|*i1f07?m!vB#7LtR@Coh;3Z(CceE7gd*rx!400LAX zz0&|K7sW`}qjPZ59A<@Z)`3!AA3l#U^h8aZJqfM^f@Li3#>blVRV|aJ4PHUjfYO@b z{zQootQVnQHui%}*rvn`i)z{t+D45X&#T6sf@vv2=ZceUL6VyI`^E`h4q((1V{({b zy)iC_84XhhW*SUNFo>FexO&sw>KG)9@_=L@0tf-Fpa0*5-*3`%|Bc`OcE0~_ zr^m-VF(cMqsfo#b@UmF7&FV!D1B9Jgqm$FJVwHBvGkUbF)7SPVy`$&}6IRirrIJQ9 zo}h{YaQG*e(9R3p5=O3AtJ<3O&ZPTQDcO02h5n6NyUOo>YR1+{UzOJH{8V8o^EBf9 z6I68ne=+}bPrv&A>i)I-zlN*aznbZ&pA|RJUtVW1rH)8Jj*{qRo>wGs|}8!#!NI$GOj}eQ2_f@ z;4$9@wkA=!{>n;a3KFh5>rA!rEiM_IKD*isOa+)UhEoft3~pL_WJXRb-PM9)(!nX# zgyv)?;`n1?5t)v=Wp)$tYLj8(L#riSr%ah@e4ZFNJ+=c7)LZ93|L`uMojTzxDuS;N z!~Y>$dbmd>5>2Eh!lYv5T2z*@+z3Qc*(&ZD>A{DG(^c71A2Fbgj-}$~cxKU8ek_iM zq{ll^p-(Ipkg)VPVmOx;IVwFoB{CC7OcRTg8Y@IVww^IGLn}&+ zhnONJEtXX#jpc37yUL`;1}S-Xh9AT!>s{njN)iK}jA8Au%!@e&n63k49}49g(JGlb zxG$Fx8-n?;(lzoY@SKS5671Kk_J$MPW zo@_yFJ?qqS>qr@y0IUU8ML{hzK>hxN8UGUgr+EJp|2-(rP2k%~ZUl9*2sW z>QKfcW>KFQD&)b|T4j#4?@5I)ko0cUjnHuey?73++m3dwxFX=50MPLT^{Q}U!)=w} zJZILePKj|vz&!!bhMkfW!G0Q`;}Ir4?E0cWqN{XAh}rne3qa|WZhK|=-Y#r7U+FGT zx&=!20i|20bVsh))OD3wE* z42ek#hdM-6_o50_=KRwQ{Ni9G3g{nkv9eaC&^-9#ydI{p#^t0k+o4F;UGtw{Gl->9>>(ziIIgEuArsQn3^=IE3sB)1)jz_%PPvo#-`SbSThfpXN48E zRw)DztZt!dK3cVTq$lGT157rt4Fl^qp(6r%!ZB&Ws4xDPMu5U7^NXT$+N}MTH2(Iu zT~&3Yd^3K!Wm-w}R%sYgSKa`<)kx*7s=S~{A}t$J)mW2I=eg0BB8Hxn`ID!$0Mar# z9I%0KCn}yY{s~8AP3t{en30w?4;@$*Q-;*MxTlM`>MN^sS zN!aA@+rF2w!|Xf8cDw9rpzK;{`~JC){<+Upx)^m9lqt?cV)UJ1lTr!M8KFyfEX%lJ z%|6>=!|D6a_SPt!^1Wv|L)sss*9ynnoT_WaBpcgN)(xYjW0cC$j#C*xAl0QU3X)tL z7?2*z$ae`V=B54)Vn=E~!pl$z9T7nYI6_4m1it8UX_r76B(bu=0qH?ZeGh?2zr~|q z(r@-;r8x^G{U$GjNx#L*VCumvfvE{|15EmiHpA3{dnZi#jaOZ?;K~}WsS2jjYh3iT z0^6#Jpfppkv5Taq;b<3dDd3gq4h+@!r-nCYHmNi7m2|$ewn@{`Pz*B;qJGwN6b5%J zb95W~YO_rroEPPoYWO2A=`3?%8S{TmnliiAe41`RS~{jaQt$zar6WHTAIz)=p+lIM zsQ8o^TPwa(j2))a`B_*3t0KnOB9bZ?pwd4~oLhykCR6GulQ^c!fMN;`Ns zAaJ%uN1qd&%~Q>2uv|9Xq9d>&7Cco{)E>5tG9z7>bp}>A(T4qU(`i-81L9Jp#S}(4 zLZy?`v;x7QGP65q`1lesygUjQot$LJkh+VMZpt50cZJfe>QB7A+4wY!p;x+9{3?+I z5^F%k-xk4s98mGA5wI5m^j)Cwc|L)}51{V|bw|Kn2&nkk3fO6R={rI%o|JXh@TW?* zia$M|bgTGTHdgH~+VkJ~yE<*2ws&SbD7Dbmsu~+JuLZtSvFVsa$9S4~e3U3UEgeTN z)?5ml+tbNaC9A+dJu;fvAID7WE1<@kPIqCnij8Vf@$9gZHevF&c$w%HBb5sR{v6MS z@T~DNB}L{FKWKKfRnA7Kh9wCosPYqy64ET0KBH!cLz^f5@k6yNQ5XBiB{=GU$`YUs zJT(!97rntc@tJdM!Czp4oDt9<1!mtB^FD5TBqO#!9$*a=0?PopvM4qy8oe(Qr>6VB zEPc(JMOfJpv4ZF)6Yr6-rkG+Ywar>(wMXrt6N(4S?p-AIvDwk~Y~5g+FCw#jUJRDt+k-cWwpY$g);uS+aI}F? z&M|_Dr|OoJEz{qgDLW(k+or(WARCQ&cj&i(zBBYapcj3g=sTnGqwfp7{^U>JCCU@f zi>(xFKE|+vvfi~dpu9V*X|ZPtkoNQ4t0F4b9oCH)NcAGv2BZ?YGmHdd$c$xq5M~C{ z&QudQeS)k+(U!FbC*)*i|NW=XD!n?{PGKo(o`9INwb@dNnXsp>GRo(Fum{7`A!yp(P(0713!S_NisqDn@ z>VjEGXBc+8FWG33wXF?j)%-)LZ0Kgt-w~*agp63FRzKfWa7b5(&e+(D&a2-B6Kj?w zqKq`dpV4jAb=l_HagcI|$c!tMymrmtrgk93K4qq|>vnmp2iqCar$I>B2gsS;$e4b5 z*(Vv}7nUDHqJg@J(1ohu{Uga$J2`{AIwrOMpP&r%a{$$a8%>Et1<*TYENCiBEzlOi z7J>>-YnWG_H6043#A0NnEF%q$#)GxC&a-K6or?2jbFu_BHW>c#d97R5NdrXTIf+U- zNMPSRt!r&=CDS%+ZdcW6YE5-;-`eO&4bVH9kp`q0X+f;;=C>pE1bd2z2ljONVlP(!_HOmS9xbeY z!LF_D5~SUZ{iQ2zEe~V^`CC>;`&*-9N9f(}%;+ z<`{5{IOd#2oF*JAjsr);ap8DyI&y+Iy*Pb1k(_u=8YhP{kTaAsiZhWjl{1&Kl(U?( zfwPITowJ*BkaL1_hI5Wn&bh;R#CgVf%lXLp&e2uVQ){MXsb;I@pys0HrY2GAs1~Fa zrq)9(TrE~DQ7uU=S8bTu2(>Y46V;}x%~UH^Tdr23wpnej+7Y#LYFE^5soht5q*kT& zUhT6QM_p6hOud=9je0wECv}m!o4SX(uX?C@5A|N^;p!>s8R}W;x$5K9C#%m^FIHcz zzD|9!`cCy@>ZjDtt6x#SqyA9+wfcMYuj=2`wKa4#j5Hc)G|{lqXrp1P;iVzfkZbsB z1Zae6^wEgcNYogrF-&8;#&nH^8cQ`+Yi!ckt8q}{n8q26a~hX4?rJ>K_^wf{p{}W` zsi$e8X|CBovx#OKO&d*n%^=M%%|4p3nz@?8G$(6L*PN+2S97uEO3f0@b()(s_iLWe zJf(R~^StII%^RAJG~a4|)zsE9&@$0#pw&XlQmdVoy_ScTM9WvpU#qiLuvVy6FRfUu ze668cBeX_oEz~O3TB@~9Yp2$3ts`1zw92)vY2DF!t@TmstJZfdU2QY%7TRsJMcQ)h zj@kj*LE53(VcL<}DcV`u`P$>PCu%R$UaY-Ud$)F}_6hAX+UK;(wQp$O)qbY^Li?k( zrjC)0xsHX7rA`|i8yyE7FCB?akWR2p51l?b;W~*r89F0$=IbohS+28AXRpqFol>1s zIyZD~>D<+MqEn^wUgxuprmnVbGhItvE8TXw_PS2GQeA)D&bk4*p}IYE!*!E%Gjwxx zN9m5$ovb@wcd71b-F3Rhbg${&*L|j2rTbp@qwaTIGj0p61y{gz;d*fWxnbN$ZZtQZ zo5sz7KA@r8Vcb#N@!aX$+1$C@#oX2067E*+UhYBeIqo&?L+&H)3+`*~TdumEiJrM$ z6Fo~k8$DY+FFjwqAiXfXK6D|)1tM^3j zz1~+nZGAm`6MZXvdwqevM8B7QxPGL5ihh=UuKo!9vHDZ>XX-E1->kn?f2aO#{bTy~ z^&jd#(|@i1QU9wx$3We{$iU2?g@J`ZI|Ew-4+AfQ0E1A2M1y>TVFsfN#u$t@m}s!n zpu}Li!Cr%71}6;87?c}aGPq&z(BP55TZ8Wg)dsqT4GfzZS{Sx5v^R7zbTjN|7-rbR zu#aJqVTNIj;b6lthLa6v8qPP|WVqdMr(vn#dBaPFHw<4GRvCUa)Hc#HGB9djWMyPy zBruX1`5JXL3NQ*b>S5H&DBdW^XsFRlqhh0_Mk|fh8ErP&YP8$vyivK)HKQj+RYqTp zz8k3<8yUASwlKCbZfERb>|yL>9AunmoMoJEJkWTQ@fhQ&#?y@#8ZR|oZoI*Glkslj zgT^O}9~r+kerx>QSkpw$#N4EfiLHr?iQL53q=!kkNwi6#Nt($plMyBpP3D^vn=Ch3 zX;NZRYI4NnyvY@lM;S zooqVWbc5+;)2*gEP4}A~G(BT_-t>;?cT;UM1G7eEZOm-VL}pSmxtYINfLWMXAG3I~ zM6(pLfo8+Z#+c#sSm#{w>@t}7Kn+3aw-2(GrbRW7E+>T0WWy22|nC!LBQ ztub@SehEG3`Y3jO_fNE{kEV(=GCKiZ`L@i+3161Zp&|0_;h|mV_HfMN{o=3mm0~J1 zGAGjylL=YGH#Ri~0|sV4NbRTKw>BS&&3y9c?tOfCXPVBQ)I@*@`BUiva!j4 zDs83e6zNE*J zN%Ya8m0(dNyL7+K5D%_b8r;-I5@~eK8`MOk-|YJ$55B;EL@z0A_uXHi%cf=5&HNzI!k5F za;ZeK~x*oE)l#CMQ6x$vEZ60z9XNhXxY#S)pq$4THKU{jGQ9Gn&Ka2Cq= za-qUW%y$vCm$anUn-Kz9YrFc!pFr?>fj)fD8$ZkiCFIF;_U2< z`eE-tBIi5$IQz)O0*O!|mdW@oP7VTroG%oJBvJ{j1h|}~PBI4vsT36>5;(eu4t2Bi~1cLP(wDGO?6aq)6l<<4fcMWFmENl)5K_ud% zPJA4FoKPz+Vr6YQppsBOP7Wf4z(*vNNF8M;k+V$f;=`ATogE|!5!#N-$?jclocIzS1#%L(h=n3H6=%7llh{EZ@e!j)a=F-1jE5_9l({IJ6hg7s!N*zd zB$G+etnjqu3Kz5}DIPZ;qzW??Dz_{mF1z$2vB>d5}A+8f$!jm#r+DQR4#KwZOeo%LWv_9 zn1fu(x1^J>f4=I>GXLM#`~SY)|M&I&|NQm-`E|8sI6GG43)U~!hNoQCU>V7e5=0AQ z9AX{goCILH@p<7p@}2n3d=Vd?Kz^hkN*L`B@C4KM(jFQ&$_;g!p zuf4#(Vv`b4Zd3w?_jis3oGj%?+p&x)p({h^fTW#j?Gnz&V0Jn27#56jr^;QkkaM#< zE;!}CC!0qH2h6l7gn`H({2nyzGM0FiC0}L9gC&pQ+`yw!hB}g$g{|Mom@DG_l#slW zFG;7|6J?$vqbUFM&le^%aw&y6AycV|g>=iQiAnSA)Wk&KQEFm>U0uBpAZ9T8es08nueG|q^1#gHELoZ1v6KO$r2apHYLQHni%o=Q4v zbH3Q=j7{$Hywbv2o@-VnJ{K3VFIoSI<93_12W|xpIy?V3BZ{cGR3#jQRjPu+a)4M(T` zw@IU}@}QifOIXIzAKjM?@tFQ@a`sGv?%O71c0V&d<7Ef);mwwX4BXnI=OLF%`~_wa zZ`xXJJb&cXs0izZ`I3`W;u||Q-prq5*w8g%yy2o`&vDH+9?Uhr(x#(e?{)hPc@e!M zLf=}2R?a91T@y9OFU-5%WP|V>zjp5VxJB39BX-G?X2>*X(>i7KJP{h zm+9GQ@J24{@alMC-}x;T`6L{*n3w$IL*xSe_*aGHB^Qc<`X$(hT(w?lG;66tP)V|0 zRq6w`0cL@(+;+`r`*ldO*w@AVIU8I&dz_3bG?Wf+H2UR)EsN9SrOQVS-q&}$+tr-3 ziY(s2QHy1by;t-**ez;Jc^9o*FXzlVKbm-`&G%__rA*{!$}KB@YII}%f!F>gGJ~}T zHkn&+HUFa3$J>uTG!Fc6->p;rw!Ia}vv+A7(AXBR`rzS+#omV&_3j(ps$ZiGXird`Lu2I;kQwNN) zkIP-c^)B4_TE27df&5UeFrx8MQhYf-v%U8ZtHtrBm$vx&>B;g*pIQoU+^L`AZk`nR z{dn_0`;xAj>%MID5Jrr#{O&hU5Ip=2@!TEOdr{GZw3Bw-#x%Z>*x=5GRX&$WtA|)0 z6~?d43JsXBu}!bUh1IbQ_PyLEZJ&`d>Fd1@lVjSMzA@cVSlINH!IYxD>jIjVPEMHm z`rP?-2Ul%w*wWrUw}IilAGSG9i(9CTH#%MP@Nst9*2{0#Hk^BJ?AeNdRa>@Kn0+7S zc6iXWRqHOqEeWr$nLD$fUe@X9x%C=b#PZfvj{dSW_q|WZv2#ufzv^!|^Q>sB=fLtN zlFR->ny!Ithm!-tn^^s(BPiemh>9T zJF@ekT7UJ{BUYcA8I{oJxQV1gR+p2uzMDI&t~anN32I_)6Fko=%;@riqx1LlUl!4h zWLFN`nzl=)#gissNzZ4!F~4Te)*?1~+qTa;AK7U-R>yQ3b)=8&#^B<~i&xL}-KEn{ zdsOO^^Z^}ZHk-HF>E_(9Y~ASa#ucgS2H#ofza!%1g1En4OwO3F=6Q94d5OtgW4hg4 zwCT`tHRnb)opf`&&3Y7hx;A_;Z%&9;>_VSjmmf?{y6p9FuJ(cp#qar#t188|oe%c0 zdNrDNt5fS|=_8Lm86MsDbaOSYqy*g)Rl7XvHJt5UoZc^Kq|?xZ(f5kFY6dUZF47KM z({!Y^XYcj5hd!4Lp0wjl{V>sW*Nq1Hfv+@LG<{XQnW!~>ufP7U?5*zI2aK@VYoUAd zv)R=1AM95T%JLP?;P}38Iqcy>*PGW5i5&ZHJ-+hR+j)ve*=j@eG9%Ap$Dd1@=Pa9h zMtslS@Tptz?gF7;vu8u`_>e9-J5vJG4Sdq}Yj8hIG2PKVf6(k!nH%%FZ5X>@PmA1n zw~ckCUo%}lezTp|xtlFAO+#B{B-vHoY8*J`%*e$JeY+26a9t;R&%DKZCJgTQ#P#`r z=Un?BA<3;7l!0LEh*Sr&*?D}msUa-s1{Ak|O zdozOFzb$`f%Wb~0%f~k!?V33owRUL~k$&PvO!+f2EUrcA)0y%;_eUHb zxZ=EM=qBsx37o21!qVkEllP6X=pL&!rzF8>`Pr9lGwpAz8(h_Pqunb1>5v*te>)z3w%ubI+2YpctW^iFz<7G0`$d(EjmqfftF**+?w zq<6`J)RAxh+R%J_%*j`K8|_TAEDGG+GgjC$!F%(Tw(ggnEE0U&VR4|5Uda5pMd4$H z%>6iX)nJdPd4-}+xwiLbhfjZDGR!ogzD=Q%;pG;U$BOUVo;7z@_q^pJ--ktKwro;e zI%57T#i7Q}xSP*}@a=*h_+6W9E!dM%_2yakr`1OtBVSnm$Z{X_@>;zPeeQ3Md0elL zu}_7WCvV%mm-442YnGY^B;P0tIQ7NnozJnYyZco&a|?*ov^XPKl;8a7vCgAL_w()e zATVl}$D87)bBfjzdlii+{I+!4v4f?p%!f|PK9#69Zlv$1zovB~`+Mmw^lP*(ds9?B zVmREg?L?pMPv3{?d%j!OEHd58a@wm*2g#7>6JI|MzkI{3WpWSE?LiUQFHfy}Gs-(v zn0t0)f%b|;fu9u;CzZchSPaxtTo&c%N3cn;eyZkKL|B!PAx zT$(H7t!8HjSk&__9KXNWx0#(cOx-%G{MNg4xqVUGbKO1rN6p@=UY4?UsK%&Mg3WE7 z&62o$53TgIx;~G4vcxJc(E6Q?M)38~?YUo5wmpfecN3~O{jMxKV3_c7VsV=#KfD4a ztQ+%Kt75{|ZI|B-7}Wgin&;u7^0`a%&ib@X@^)JEgST_k+iN9PTwadvV(Rws%ZX;) z8m4p<#4T<8*X;XGv%jRe3Z=bneS9QI_{z&W+2uX=>+H=xuCDFoEpIc^Z9ulexpUu3!zF)>nrpDDa)N&5ZR?LqpzYtZ?E8%EGoy3{$Gm!f`cc|a|Bx?!gU7V_ zzOc0UM9;U9XkTu2wcXs3)HGMo_fPL4Zkn$8bn97hr@Kw&8YHFOFb*AfRMb8`#qDBj z8;!?hH;)2JopOp^ zWb0=GM&4;QKHsq4$a^!xr%vjTsz?vp!kZd;X+o#lYA5cl)!SL7IefQY)GCujtFv>q zH5$5I_vY$~VqM!f$cqoFwdnbH!oF9!Rz-6=82?CZ*34sP<2%ci>lwWnU7Ywj!Ft5? z?KgjDxrEI>d#||b&@%y?z9xZRMrf@(yj88JOORm+ zE94C7=)ui&X*FotpzzH5qjxUsoVlgf!N%WqEGo|n4SBJ3`8S>NK^|8R8?Ecyw<@st zr^?7p*XoU0;%*j{{OH)Fw8LHQc00Sjt+VL((OZtfc~?w_M^Bsd#W22tM0ktNy11Tu z|D{}%d#I#|?U9~~;y3p85iJeyZZo`m-~2su7fv#{WS(WTe@Ii?%L5OSV@XXWY?n_d zw%E5R^{*|d&i(95{KE26XY9Gqf9cWVhx}t-eliLke0!pz88_?F(avR^ZtQlk2~_M_ z{kZkawHo*P?t69VOYyuQ+kW>ZR7JOZIeOlXLt_touxlkZ1xpZ?I(t>^bCPi9|nTy$;wtM)DaMBXVBI z3}=0u(6{{l#S~5RT`BJhts;xn_r8kJG+*?rbV=A0_vek<%x+_9VbZuec|Omc&)KV9P7WLWJ5RdF7e{qp zD4P12H~r9*0Z-2k^!yrg)*?u_FCcfw{cWoh9yX(_0_+_41zBy~$9{h10w5Z%G=`Z^zXebe0cM?aW+&y)9k(DK0pU++fbJ*4TKrnd_XHTNdxo@+(R`JKW7HZFmXKsbjOooKI~s z+iZ$3kG$zM{ZYGo*WG)qVSoG0#_j_q|qf2iV$gj0& z-*Wc;w%;nvGrmnVvNE4BKXUrRFV7ZiJKG~>)uHpNcA56oKDbT4pXUA8zzfDc%hXR9 zrarH5yD_K!zM?suVxHs)g)>_$zB8@7qMc(=dGj|JVC{E}*KF4Q`;iNiN6u~e^+VWO z%lDT3g)0P3tEQ`+Io&O4*sHZ$pXKzN?OZ?gbk>E!X;HIom-+7;)?`Xxr+VFvX6!w7 zw31tIfKaRKu6*9WH>KZ$*PI|mtD^4hx7z*T!d@rMMAM9xY8rnHI(KSYy9NEv9Pl&= zF2C1|;dS|OYSh(BNyk@|VHJ>~6KIGSE z!nm($5BimIKHq(IIq}oQDMhz?udub!^;%r1b4VE3WqYrCxo7X+nH*M`S&F^iP#P|W z{uj)2VmdVvx{Fvj7Aq#PBOzEmoE&RQX&CvI${zxSIzhp~onj;N>r&7?-AYLrrqu1I z{NZ2el@c|EKG;tpVCH{omo4YUMkXJJ?9zk=n67si;&nqzEf*8!J=QyAbH2` zws&OQjJz?aoY(W)YV0)MCH=8=+pnh2cNxD&*w7^#L|=VcOz@t`v6RP;Ejd&5tC^Js zZF!hf_b?5(*J%9GhN|#T<)w0~=)RT|S1;6jvPtEyqWf`k*PQ+#LSq$O!z+FdqoXu4 z)w`-`$Mc3a7_BxYu7{4roEXi1dw;BU49mg_?)doR*aL&x8ZD3e!dF#afy%;~beS}B zRaV~WH6+s}+gM@jICf3}Z>n~g`PfDrP9yDU#&a5TY9xJktD;JUKZf^G#j9&FMEGH; zIfVXE2eP7M^q29ZUerlLs6j7fIt&RLiN>IREGZ>mY)Vhon~AMVLXEjNN<*1mjp1#K z=gvHN4dQLAL2bs=&zq%y34tonfFHt)VTTDj(^^;>xT%ZAVPYd4!~rNh>&K?W_|?)f z>C!wA%BG7nKtn;}!esMd%EH8><)C3q?zFs=ilJl5siJ`|&9^2D<)G!J^emWrqEs5j z@Z!OjM>96|h6y{3sIc)j~Flo^!wPB1u@@LXe(SnZ2 zgU8|FWB?vvP(TPNpl(t?I21g1&;*qnJXJazh7RfSkPfJZQ8!GQ2jNi@>A@^u{8e^>i`onDOE3KL z@C!Guz?gc{KWayqF%1HYX>bATFewcHJ4;zh1Aj`3xCmh{#->aQ@flh+jM7pYlNOUc z6NA#y{76kY%KRuT^~WC%HqgLtdxePQ^1Dt zh#KK(sOb<5CKU4{)UKw(!(0jV=fNL#Txxhx0eZotVX!G_;b!d!1HA?lmx)L1OqxiS z@u%s~i_+9FQ4S_8W!f}-gfi(ew4i75VDqglpR!zRIaO&gd9Y=tdDDE9CQRDcaN(g)3-zaTuxo&T($GLAi1`5_JV8fkX%K#B9EO%gqqH<0!k9E@ zUerqIl=(7Fng$JEfkF{ouoJ-7&H)MIY-d*QW*t_UWugU2 z29`3;Dwa?_Mt;eTV^X$9+8c$myer(-HmQEd8rMnPT9!%5mmK%L5ohl*a;1HBXL9?(PTRF! zGiF~sIJ?7kS^uspMenv&?P|ZH$N8WuFJ662YcW8#XIa9);dbwzPYF4&v87XwNqdIc zr*vErvpdk(KkkCqu>QcLhk$T{E?{GIId*d zrd!?3j>(UVitaPr$mG(v;IQc$F8wM*9+jIvgtQGGoaef=sDIR*Zz~%0V6;iTD9y5Hr&};a)hPf-wF6m)MUTRe4 z{TLglTjF)-L%2}WOFZoOk?6$BJx}#Nkv;d~IfI5LFAdigf9UaO=-nd8y_J$EXTi*O%{4XL!q!aeQ_!J|j0kaWDk^GJt{R;PTJs?(Z%uQrpqBGj z2CX?QD{uQs(sSUtuY<}pXKFQ>`rx^wQdqj>VnR#x)7*#?DMQ3(lQ$*p&-HEK+RHS&f;SaL+6{22$UoI4Y_jCpf{B;cHk~!7yzRnMIUL>Ug-2h-_BwXe`^L5W zT*K!VpUQl*g-tgtI@Rjd-jJq4KFdsAZ8B_i;rr&CS)rn}OEUQ6ZgiEF)lj@3uMZVS8htuBjx zp?~hL=s|bodg-qNpI*weUOj5%-WD6u{VXrO)f=-izq6a|97%=GqZeiRI}ChVcN#YA z)0KXmeS7!SAJn6f<@q_8O~g0eU3ecndPIq3bNkdq3o=G1DyHsDm3Nz`&vUt%aRdUS z>+NP$&#JtuQzF^4bL`1MBOWC-minDm%RlmQ$>4X3d=}In=;QzDL{DNg`PTl}VZCP< z^IG&;saG}R-2KD?sh7)ubCEv=@Q%Ekv7j(CNb6f>e$~o#PMOWRoQ>{zX_vFc?JEA^ zxihr&!w28E+3;=E<>G<%TZ=TEANQEC(fpK4E4!)lKdEmLqUG@g?g(;tt(8;YmGH=?A43H7qM|#78d#Vl^yyI=cRcG{w8sI* zduPWCxq8u}U3~9hku9``MtyV{$#3rL7WVAHvKae_1!r6@J1O=wu~i?oNdG;j&6WWp z=jPwJUo_!u@~#>Dk;Z*ji>!X6rM+w6R$bih>jYl*1o`APODe88x*qG27*P1_&g0IW zg~YIGVoVRG31a!UIB7w%@AI2M4mWzaL$uXn)8So4&MBB^y2Y#f$6c=V+2!-^w&{9k z#ihL=vme|Fy?i7lJ?>d&y^*<`RojYJx4tp5Ui{XI?b25k5#7rkj^w`z$$Xcl6-+meZLMt5En!B|$q{ZBQf+T=&OP5%R=%RQN5MATmAM-_E#2a9`S?JWneFcN z)d)5Wk4$?pEJpf>muJ>@%lznuw_6rBEj-^ke&^$r{sjZCZ*OU38`@WNA+u}KnHTaq zjWsx`wq=4}uOG{rBrV>!?40?krkZ^HCDC^>3QyVJ-udLjQT^cRmwFB47WbX3L$)qcHOzmbJ`A18l^=<_nG+s6Sndf&1?D5zg7P5ZzP zdH!Ydmn%cfPv?)S>VCWH`M%%nZ!|h9oIK!jKmI4rS8A8$3FaDo@j0~d+5MGT{*#XC zTVCH`%^zNH{O#?V8Joh(k2e{o6LI9gzQ-q)Ms|L`YR?zQqvzTUZ@DG?$nddUu3g>Z z*mQhl{pS4qCvI(4Jgwe%bjP*GM8Cg?*V*drZq_$-dVaVroiqFHNBixK`Y)T`baIhs z^vzA>E9-BcUb^^Ms@Y1R)Iv+%C1Z?$PL+H zt67%QRo|nVZa(eSY3=4=dp$Rn7+Q|mBaZp9Y3r-aOZrasQ8fHEAW5COckIT1vC9|6 z^p(h$T8>cfz0<9aXXeZ+(m`b@Lz>^Yqg8b{IoV}-L`M3){aKp*$BcOW+*0m+sA}Tk zK3}Z%drWzzeZu&0_0R~+j4pPT9c?jT%E`0q_kZ5B@9D{}F9RE$d%RxzPLNii;WR(Z zb+1NDbiaGaIDOjU!Nw*#2ghh%d~pA-zSaRAyj2@^Rt&%WWqj-SBD?&|;RpWm3T=09 zp5KhwRTuYo^)-F@t=i&ylU~DL90{G~y(G+3ZA9ZP)k7OxgC$* z*jjmDV)WdF!$O-LpIw}4%jsa>nDarZMkp&$0`?EA1Ku)%V<=zM;UZw7VUDPWa){L78e>jJU(Ah8nH=K5N4Iw(a}) z&wDayN8$CrqIYdZP6=Dv+__p1%{5EZwUgFNLvfdCdXa0u8xdz>CPUAK2+_G?uXymM$ zHiK`LcWd)<(3J7s7g}t+Kj^@t;w^Cx`$j$~UC8_7e*gT82+7g~XABknd%MkfN`~cK zzSus@_xrUM$sZTAT(x)2y1}Mhw8u%O9GKl=+>ItW`-T)vH$N%fS?#`Y_NN1fJf8p6 zcw&&DIOglX(+P!bjIIsi_?up=e%Pnqry;lM-CNQ>L4DcI$us**`%>-F@yU9ZU3%r! z%iN}a{9-xUKjq6F_eS!Zs5S%M^&Va{esAP?pXTS^X{zTs%&6rJzi z##&c@HaXofaeeQ8mYq-DHa#-ItNjn#vJ11iSADwP_1uH_Ugk3=_;v8tU$t%Lp5c>w z%ah8-ie^N(u0BDY2Y1bo`F9+{_1=?prD?q5pbtYb)SN?~1ytLYEjb*q|H1)vuZt;F zTLRBd@YODCm`Xyu9xmB)v2thq0*xgO;;`BAgLzjxCL7&$82BmEA>edLpCg6+H?AN9 zIb`6B3pph0Q{nEPwf6NPm*J;(bh3y)KjPu0D9@YQ&+auID(=nw>>+z)bTlP3!rwI{!tY?4 zux8_)v=cYjGOpFWyF8=ovo=_blqWoN8!>mV+#n)wy1jMOX2%gclV;b7CZ@C#G;bF} zdh!<(R_^IKuDg1ZOI5o*E_mT1G3hN>cEnRS!dX#uhjYZCxM^_tlMy1PmpqNl3vWN! z)}m_QzLj&9WL>y1FrY)&gmp1eji6EI4b{F>53n8*z0Ihy*eP6>_xf4BbfM<=P1|S3 zM7M}}d#6M5R^dbIS)bXlB*2?UPw-ln>htx=zXynxAGk(ro0$)+*Q&8e=a=z8CyhEy zsm}Nj-pDpQMziscA7=U|b(-i{a2jY5PH@4GzMhXiy_>g|)8^68@RvI-MEcy(8aIE@ zZmXx$Gw)Q7Jj*G}c(2j%vWHviv?XNZ#UYi?hJ+M#N|C+4{5JVciGS<&$BNb;oZ#R* zeTY|JBrmu8u6Ub?x?y1E?!OE_*#%aV+|Hf&d|30@VT$;GyClTn#AE?4aqjMBI?FXm zt2G-sb-v%*W9ZSi<11F5?$zgM+VksE)21!9Z>d;3STWUQQp*120f(g~Y9nS!pLMY) z+cAQtrr&UzSM%wg8di3%Z|#}t*E)UNmGK83ux93KbdVF)nv?_?cPl-J}+v#e4wZvIXrMrppH{+*^X332R8JJdMQaW>-#y2{l)n z@tl}#FJbmC;XdIMId9#_v7KgH@6RXmf>`VeMYv&eR%37Stk@MMd*@qrba+mQs({*QjxI{G0cMG2YpR3 z%48f`IVAYf&#k0r{a7}~+4}k0*T|0>zEWb8Oe!8*Q&!;Qz0E2}vs!ogPye|q8=`fc z4m5N;ulyMLnwAa`r9WZblg&#{#c3{TJ?lzgvGccF^BbA>p?j57k*}}Qic;D)$fA83dy8#P=fqgx+RbPC zpNL%E!x<}7zss4NLx1-nzu(jMe%}id@{Y|l^Iu6FHWyqLc|Cb5t3A5LJbXehp*z!X zl=5CH#aAY#O9XqPNj=x(k_Ih|GrWe3M+U3R7dS&k+#~c!8Vcv@(@HywfA@J-9U0?S zqpus9cM#t48P9wB;rfc%%+F`Ps*lRb1os~n4hms{>sWr;P>s$^;J?NnTPLiU zU1j?SUMv2tf1vBRFtP6t>vf**zx6Fx#<>mF97ndV5`AXady-T2Ui9psI=B95OcQPq&Tp1NQaVt%;%axnfzZ4_F!Kl@n`u9vvjV7yIr*n!KXTX=PB^- zlMYB2d*NSG!A<;s-v@{&n|;gNoCSw$sh`t&i>L4UT`gTT?P61XIiTvtAj-J8xJCAv zc6DM83vuV3@(VZnxJr(-1X#<+aj(7c*{O2yn|L+e%F(#MprQG}zjpPrB15o@Mn*n; z%b|$z-N7tv0t$^wS#J*zZ6AEbGd$m}6j`LGvsL_n`!8#GB;oT+B_awV=9Vi_RcY4*;oCXUm7c8s%o zQhv*za4x5**)M}HATCy6&!5BQaa}Th_wDLXPLpzz6zB?Pc{r5m62~?^bbFnVzng3{ zU-#<8*ioV4bZh0S=wTh5ZjFqTvI=J$9N zQc!N`e>3jy9UOhntz^9K)8h^!6B_5SUq7qf-MyU1O<`JdX8rMl(4!-ljcz6S6aJ{D z_p~SOz2<0Bc=n-c%0iKCxXofsUXQQCn(&mSu5^OPRmoz(o5B9UiW||Igt-eIXD3gP z#j`5&kv!H=E!B3uxu2iB_T#1Ih?N)j?zmjmrHiEXJpN07rO>tLVHRU=ntVA6!=3#P zb6&g>P|xc;Kbm-6txJurf9YF@;m7Yfe@2&GG@KZx>28xZrmqSyI;Fa-}zC6=ZQ;Ti)$t)=}iS zFWjpmwo_uK_<-&Ru~$Wkx${?=A3QwlF%8xwR}Ep)ICU%c@3zP8JI`vu zBlnHnSF(=ft6w7EBNtd-l~Is7oIx3`m3OXYqQ};a?8MN1ed5@R-U}=_J?v}Vqic?L z1Kc^TY<_7sty&M|wI|YA-dLl#?)M@oDO=ru&vD8;WzOT5pU9hQo&5IFnKV+t$Nr8m z+C44d=D3!*8q3rAwVHj`UQpG@y^17pG5*TWKWv(1zYmcTNR)mOc~AeBYch!3BvjLi z+TF<4sy}1b!$Munpnz=fv{U!Q)cnh+&9z^SZv^c$QnYXTi4RYZeUB|tu_vf7pPPMS zU?gTqo>)CMoILc>WFe^R-kf!5dNH$XmBpagdepK^L0H&j%|-D_X{MU~k0h(U7FMHi z(_|^~BS&;T_qKT3sU&MKJvo@tbEf&P7URKW+e1myLf`KuxoBjNYh4b_c$T+^Kl;2a zfi+*;FH6ehCi!`I7ci!t_JgxDZJnf_)?GO=+I^XncJkASWBNy~O}2Jbxyh#qNo%P3 zX)AWW>#wIScY4hvOZM$|d18LscTEFII~{@-3g${>l{QzcsRdiV-6;>f=`wBAxNqWn z{E}qkfVTPl$nJ$ zv1(F9!8Kg%9Nigf)~Hiczr-DPu|qk@kE(U|sPnCb@E;i@wQ4tokFc-YJHjBz8#X=u zIA2_R>7y@wo|}O5=uI96jlRsOFhYi9ws|W#nc#D8lxj1b zx_e|hu|RN7nTFD1q94zr$eZp>%-y*u9$!zqM@dzSD^ z?Zm3x&CI&@>=+c9j^wvcaM1)Ed>eI`tj)EHPD}o?t?1hQst{I^(5U9nrz2LDJ`dVX z2c2sw-g;9f@8M8$>KtK|&RNkuo001>{pSsB*%!#jYtuMI^h@l`9FxL@15dV+ip(e6 za0}oK`O&Q?PWnw)#aF4$g3^(XJT$uR(dwE=CK>UvZ*1l6R*B1$ZQZjsqb@bGHw%sx zSyuEvlZZW#o4h5}dqyaGlZR$zdpY$;^pjx)NYMd2>V;nH?DcS@Q*Fv1BH~OQD-D0dT@?l^ z82-hQ9fHls2V|>j#qo*N+9$F{E^0}#5sw@7{YqNYzScD}r@G25Ih9`-^}edjs`r(l zaI>c9@;e#BRK6R;{IVLQY-Z_|Pg#S7+uXl0DgF$$TNM!BtroJ4G5*-*;um@BK=bqL zWHQUa!~J|56BS1Z8Tf6^?y28A6d19nN89pN(0oGd?NY4NnL*N!w`&!blBNQbS}8g8 zepN2&3DLS_h302KTdFyK=X5SnO0TN&j4X5%eZN^NX#rc!^TX{Tjo*_E1N;7Jj~p z)6(TUrv*B%rn4XZ>a$sHPD#2bt!foFQOwZSsT_LX359b_+Aq5VH#%mrZP#_#jsi7l z(?6y|Ol`*N^;II}&NbXDoTU7rb!vX17R|H`4=SeAD`XCCj(^lLoh(D zy%$t9MMOqzT(xL)LTYT{;!<*9@cY4a`MrNHi(9!d@M-UrccXObcWlV=&iOSePuR4e ze_?s!Sz;1-ZxrKM5iTz76AN7A}fS+ubaf~JC#*Ubk7LAjHn{n^7bY(;F|DkbB{=koToKy3i|2dbuBWT z(fUHty7{K~p8kvZ)en~T*O#sO*G(t+c$AUlcYaG@RPOSQyunO(Rs3VTXo&y@9O9afh!2WVK0M z)C?2J=|fAS!JQ`^o~b`{8=w}@HuiAW^%9r8sCz^#`68>B!sB17^#n1zXM_n88-0D_ znIe18+zCz?qO_IzK3B%5Fee3#%T`x_?H@po`e=TLryu9;t<-F(gO9K<3 zHq&_H9BZ9PFP7u#z8n5m4tfVHuNd`5FN?fVl#F`T(Rpa3xI%C96z77XLT+VEy>^|c z=3A*K{p(!?cZ0sn(e(F6hBSJ=TAF0}`S^^>jfW}WXJV;D7>2iZ2i{lq&%BQHw~;K_ z2=in)P&>Ydft&i>q#$vATP7{7aO@aG+{CO~$GsTV80BNM0V5uA^FjsN0|U|pgYkoc z^^_F+*O{sm$&>EV$Z@}KlkO;5@YX5XnM)wLm`uOVUX)7X!r=P|<++!(qLZ_Y6R}aJ zSeS-fsl@%=^_58OFv{&_Uya3lxLkQ_BFzn^8WtontEODiH4r>A6ub(7QN#1 z++e^rK_fVtgw(gi^!U8niGp3>bDzmhceWn&Wi{iRNgeK7l$Y@-VmjoZt1N37EIBdA z_;Orw=IE`pyynu?a;a9k599^=!)k9;v;Ep&ZY3f6c>RW6KGWOI9k(4rqz;lQ87?0DJy>-#Z^~FH zRVyj3X_4%kmxfTMrj$_Kt8Q)b(+nu#^2&dMbV1P$cBW ziMFL;WgD@?&#Ck+L~6|Wk#|NH$5^!P{ur7lzuw=XOp$x1)yHhoWbMMKp8IFpIQY6# zzod$EcyGM9kI_-b zmZ-4a`7K;YC&l&Z6Ul%;%#d_gAoqv*ndLVnYxE`qUJ~;zm+h8DTQq7d0?s|mrctuE z!W~|e>eqjKRPom2-J}Oozox=Ww;y)Rn{|;6JT}(&{&uWahJe7;q+*czCY`8_nXYg2 z<8onny}$!5Hd>uW++&}3{*3ae{lm#==JTX9q~oj{FaHpwetF{Um4G>G+MFxrZ%sS9 z?qPl;qDbrM)W7HQ0HxMm^}{*&LuQsX^>Yas<1<|0ofBV@q$ZNe(rt{$#e(-sN6j>T zBAyVUG0_hb2qYhJWOk@r8aShI^J?uUlSaRsuE(Ob04q$v1+8{>gQz5FHf7E) zC&((3-inh_Aiqm}`DCWntv<^j%81Ovf-;)4X*?cNB^?Jz&T#WkpAPb%42(=L?Ksat z#s1zlHISlzLnL~Us7A-R+(w@_j_Sw+yMNAGJp%jR(?PG^MkcIAOv5#Z|M9Zn|GEGa zTwwSg??8nYbN$D8+;Ht8H+)I&KW;UR|9NgbT;Ivb39cjcuaDt^LH~HGBDi$ZKTf{? z*BAWr<9~g@|2&skNzFh=R7~c-?)-nf4*6fNs`x)X|G&Mk;-4>X{>SHK#s1&l|Ig3= zhwq0=-~T_q|6iZ~H{buiy>8joYL5#X|MgBPd*BDdLsV7_Z}95+b}IE9`te0et?^#j zomX=pm*Ejxb5}e87@=AXx&Zh6bUrJ@_|D0&>r9c9{^bCBto$1-@ z^r7T!y7GGn2=@{ZlaP{;Q|zOpqNcf4TQz)KG4aWif-mjO7{+5KPJKIGB9y}+E}^*r zdxuu8P`C;E-Zw82N?hKk`IkD$G39I?|ex$T}7w(!{EsVm?YcwpGi-OmS|W z*Zr_vN=t!af&cx*kkpl-wM1^UA>HSUIRZ+z#vP^i*PJ1iynT_Cdiujhm&Em@akv!0 z|K~rWXP90jLv+;MRrz!M4LW^1|NUotsz}WK;?nGzit2g>m*w2&|Nb+IXkX!5JKyMK zo3{U3?blq3i|k8OU%pmU9H3)vY&ad7MMfRVIK$w1Bfibm{~i&=$ba9({`Zfm$*K0S z9$;oTz{1ET!!02wB_w;4Tk5#nu~SDxuWQ(w`YK&9aJ=BEV`bo{rr~JrrhY}=&(K%h z>VoGPho2AI^MA(;yx$J|l)eQl)YA{?f5SiJEeAa8E1gW}csFwY)2qLM z^?9oq+xI`DuLiUg{eIF}KJok;z6o=WSn>5n{$!_SjyJX=hoem97y`|AsbZBDiJoa? z-|RY)<}=7wa=BTu%>Kj47?TN_mlo4RQEEF(0on@(PGnzek$h!abF}Qn0Du1NuY02| zO;FuCH+%S{+9K^^jmh=S&QdQI5l?AJ&y)$jMNUi$pp#<=#Oj>B-WqUC(nxmz10 z=B}$1B*axcWR!)2%%G45*)y9?a)$pA;R{*f5`Q=^DED&o$pDGMv+jLT;cct}cR$i{ zf5|iIn}8`#TjKss?*+*``-&9 z4T}h+fAk`j<#}{M@@o0#F?JF_EcZoGFXfIPJ{}-M~8&f;UNW= zgRQ(?y&U)1dpHxk)v3 zZN@!ocigvhbkVwaZrh%c!mfaD@741Chwi*)r@j70;<&*}xuX_O_~bPscqLW+Z!6PG zxt<{$w$!8Fbv}P+Mb-91gO-cb7gIORF5^3bebUL4KC&4EHv|e99C^xF>}Y~zj0x^b zUZi`uI`P(I20_$#m4V z9QpX8;aE%WJpJVOFV?ZSWzwaE9qQe!*WN{sGOw4#y}y=w_nlQrRN_Vds%XQ=cR{-G z8IkHwQ;-Au000aC05$-CAOPSf06-1^APN951ppWT0CWHVY5)K?0DvC=zzP810077b z0K5kPqyqqQ001ul08aq`;Q)XD0Kg;wU<3g07XYvd0Qdj^XafLr0sy`N0B!*Qt^)v^ z006cC022U!IRHQj0H6f`I069R0{}<@08Rn`XaE32001TczySb23jm-705AXm_zD1+ z007Ja02ToNn*e|q0KhW;0H75B@DTuz2LMO~0F(g$-U0xE005x? zfLH)P0s!DN06-f6pbr4J006iK0I&oA+yMZ1000gH01g5G$N>O^0040SfD8bD2LNy! z0B|1w5CQ;*2LMC^0FnRz*#LlI06--Gpc?=%1OTW505k&tHUI$20D#{BfH44oJODr% z0B{TdzzG1@4**~R0FVFxr~m*q000*NfGYsN8vvjI08jw{SO5Tw000C4015yABLILE z03ZYa-~|Aj004*p0L}vd&H(^)0RXB10Cxa@F95(A0ALRQC;$MI0{~tF0NwxqUIGA~ z001HY0R8}gDFDDQ0ALpYumS*R004Xe0CWKW`Tzhv0Dv0+07n3T9RR=>0B{iipa=js z0|4Lx0Pq6@^o0H6i{&;S7J1prV30GI#(2LS-m0021vfDizH0|4Lz z0I&oAcme=?008F!0EPen6##$^0Du?(Kn4If3;;L)01yQL$O8Zb006uIfJy*BJ^X005c*05br9aR9&~0AL#c zU$0|0CQ01f~EUjV>O0Dv9<;35D(3jlB$0Pq6<&;bDW2mojS z089b^#sC0I0DxTpKoJ0-3;>V|07wA<_yYhU0RZs;fTsWeeEfs{Q-l7qg8m->{g(m# zmjeCg2K_$<`hOkt-xu`X5%k{*^j`z?Umf({5cK~7=>Jd9|KFhh+o1nTp#OcK|6f7> zKY;#!0{wpo`kw&$e;@Qe5cEF-^gkW+zXHt(|1RkN zBItiM=zkjMe+lS+8R&lu=>JR5|0vM^0MP#vp#PGf|3^Xp`9c5pg8oy1{vQVYrv?2# z1NyH9`fmdIe;)MzCg}ei(0>=u|I48NIiUY3p#KG+|J9)Xv7rCYLI1-*|3g6k2SES3 zK>uq&|Jy+S$3XvQK>z=M{;z}np9TF_0sYqp{l5hI?+*HZ3-sRs^xqEjUjg)A9Q2

      ItA|0L-DCg}eP=>H(- ze>>=Z9q9jO(0?V+e_hc3i=h7op#R>W|DK@#S3v)-f&Pnv{+|N<7Xtl10{Tx5`cDe_ zPY?Rf0{Wi}`kx2-UkUnO2>Krf`u`O4KN$2s0`$KF^nVESzZLYq9`t_-^nU{Me--q9 z3-mu8^#3vF|2@$EP|*KZp#N_`|Eoa%^FjZoLH|cV|JOkOH$eY8LH~b%{(k}euL1q{ z0sVIa{kH}Ew+H=K2L0Ct{kH)9*8}~h0R1Nd{bvCEKLq+O2Kp}#`hOhsp9A!N7W97@ z^nU^L|1ao&H|T#q=zkOF|3}dO7oh)-K>z(g{~v(aQ0w!xmjp2Tj!#>R%k#=|bhw!nVG9>-SvXIo=mVf$dyU{7H$W0zt#V#8zi zVT<7wfSrz=gUyXiiTeX~I<^e98a6oY6SxInLt-=IUVy!YI|4Q#b})7~_9b>awlj7t zHXH5?*v;5T*h|>n*uB`?*sZu>V9#NbVz*=aVY_3WV_#zPVvl2k<4%BE0JatO88#<2 zA9gy_&5;qrYIBY`P5pb8mp2g0^jRH3s z>`&Z8a8JP=$4{r}}aL2%H2=^XraNHem+CApZg8& zKe(mfPJvq&?hm*Z;ZBBI74|&tFSvK$MuK|+?jYFjxPRaVfZG)AO1Nv_)`bm^+Xn6r z*!{R&;C6)@4em_1so-ve8yoIoxZB~TgF6TAKDa;NhKAb$?nk)G;l7016z*-f)vb7QyShJihYO^V%)?T77- zeU5#J&5J#b4URhjZUNX<*k{58SGi?T-+#dqrv{fO$7H8>~ZW=+%<5U!A%F-7CRZ67xx|9dT^(~ zp2s}_cM@|pachB`6T*E4yB%8`HxJyFaCgA&#?Hs)#XSW39rqY)W!#{!$8l%C{RsCC+`X{< zaaY1^0k$--Hz>t?T&qpeTmJBJ&p~II{|J1*jCtQ*qqpW*!j4J;GTec z05&c5Gd3``Huf_%BDO6){;{vIQL!a)bHRqgCd3^9cNy$i>|ER^aHGNg#7zYE6zp;A zRNOUio54*7+ZH<+l$Q(l9o%|wr@@}bJpp$S?04L7a0kIn19u1PRBTRccx+2-U2IAuJQ`{S{^RdZscfbt?n-%*UHyGRzuxqhDaf`v0#r+5O32a~7FmPkRe#LzVcMRNy zaPPqe$K3%p4(xc`M{sk(9RN2a?04LguxD{=!954}8SHj!aojv`Tf*G|yBj+nn-}*G z?04K_u$6Ix!XC$+0rw-^J8<{H_Qzcbw*}m`aOc7u2RA9)Ot8cMx!>UagIfyj6u5Qa z{(yTC?qs-CVbA0Kf_n#UB)BKw4ubuT`v-0SxJ}`%gu4cAUD)urZQ%ZZ-H+P^ZdbU` z;Le1b3hqX@vEeR;yB%&ixO3p{gZl$+Xt*uleuTRm?n}5$;ogQj9_~Qct=RY2m)I@X z)7Z|~VA#&sNZ82OX4q`lir5+0HrNx`lh`fT*w~QRc-ZCG7TAy2?!PJ>{9GTY^W>w>~?HFY`QE3>~U;x z+zD_Cz_!9Z!{)^1!_LP&1os5o1F&hapRs|lwXvVE5wUIY@sE9tjfyRan+rA^HX-f^ zxXWPAV&~#Ufg26>CvGCRr(lm`r{b=G+YD|x*tXco*u1#!;MRjX4fZ_l3Al@3zvG63 zI|yzXxI18{Vsm1{V_RbDV)J5eVq;^U;@*Irk4=ud18z9jtk~zc!QhU7U5ovRTMV`= z?mxIsVEf{Rfg20Gu^mgXT`Yq_y zOHIjBg_NY&%Xb5ZbD)$o5gQJ_wqpoahDkd zhT=!OPEOA!%0 zLIQ%lU+nBMjRgemO#J=J^scwp>TGuQ_^gLVeAK5;YKH>@Uxqa|D{kJo6EeTKN&oiz z`I!f&Pd9HZEbLRt$(b$e?zX%1>eY@~Uf%SP7cZ&}Qd8GQU0t6%uc!+oybc~Hj{8?Ni8@_QPCcCfirj@9u z!7+OJQ)EO$l(CJC=hTlJx$?5U-a_QiAwKCRPm(E!iD`u6DI3UI1@Be&g zcvzuzW`b;SASSy>Q{TSyIwg z>bY}k9w$zmE&2NO@}0uMFX#CAZw-u$oU{-YzCm~Q?$dMwgVnN*4tr!*?cAK8A_s@% z$oBSO?}CD+Vl%V3?yFa;B3oM2?W(H2xys6(d90;1_)J^7JKxlFGPtcx>wSCswTAim zW4c*cV{=n~qSN%`xqs8~ZB6%~H!(W4yBmoF=>%gAUfuC5YUS5ypn78lp%_4m6g zb8=d9?B6dkw!6!`v%E}Q-P!3B(Auhfh?4RkFCCp^{p_r8)ul_nB%eNg6{@QG`8Xq^ zY|MubCPuGcFKzq!2Kp!{oNltQc~gGz;)ECzlfd}Ro3S;PmPt$j0nZY2bvsgi{P0ud z;<7b7cFgz0!-v`XLPLY@tE+!%{QaB%T4`w)-@$|OuLlRcD=aLA8TRdC%lZD@-Vr?$6JilfO)AdP(&zh~oJt5HBkvdV^w_-6(dpF8%>3Es=vef|*m!e! zWrehDdYb3cl`DBGK0Xgl=jKlBCnG!LQeNJ(;N=yn#lz!be*Czr3@a(z5E8gkg@ILd~x9g-29)yWMe*9YK`SW6Vc6KiMkdQ~sQ&Suv zU%qH&85!;B!P|MK4GsD1y?;OId~)&zd03b~GZhu%mFnvL-tlqKyUNNR+wJX31C^BO z`Qzg9F9->FveVGe-pbE!$uKnBc6$H*s~`h|Tp9r2E&w1701ycPpaK9?0ssmC0EPen zJpjO706-=H;0^$Q2>@UP02l`V!~+1-001um0Ez&B5C8x@0AL0H&`$h08j@2URzX1SS0Dv_Bz*zvmWdOhz0KhE(z)1kW4FJGX z0Kh5$z#agAkAFb`fF%InFaV$l05Astr~&|}0|34O0L}ma1_1!w0DwsVfEEDY8UWxJ z0ALINzyJVf008s?0E_?tj{yK}0D%1f01^N|003YC0H6v0CDY5@T5003(MfCvD982~^H0B`~TXafKa0stfd0Kx!(UjTqt z0D#W`09gQl2>@UT01yZOI1K=J0|1x+00;m8VgUe20DxxzfDQnF9{|7>0N@J%$OZre z0RTP$0Qdm_T>t=i0Dw0DU>E?v1_1B?0Gt2-7y|%w008U&fbReR3IKp30ALgVa1j9D z3;>u10Hgx|G5`Rn003zKKm-6l3;>`405}f-C;m001`tU=aY&2msIr02~1T+y(%=003|T00sa6 zKL7yt006-NfQJA8WdOhj06-Q1pbr2*3;-Yi02}}SqyPXe0Ra900NMcn(EtEb0KicI zKp6l)1^_?@04M|ihywuL0|2fA0KxzOuK@tX001rkz#{+v2LM150I&-HfXn#v`2YZ- z000{R0Dk}gBLJWu03Zqg_y_U>gAN6#yUy0I&uC+y(%6 z0sw9S0G0p%*8l)60DuMnfCvD9003YI01yBG`~?8?0syiB03HBi~ey000R9KpFsG3;?hQ0Js4F=mP+V0s!a%07L+QMgYJO06;we;1B@d2>^f?01yuV zAO!#%008&{0EPhoGXQ|20D!ju0CxZYIRGFC03ZkeU0NMZm?Ervz06-Q1U<&}C0suG*01yWN1Ooun004gg0E7SlKLCIp06-o9 zkO%2>_r20L%gaE&%|Z0svG20E_^D4*-DI003VAfC2!(1^{po0KfzQxCsET1ONm8 z0CWKWKL7w+0DxlvfQJBpPym2B0N^(OpcDXb5CAX;0I&c6>;nLN2LQmu!GDSY0OSAw z6aWBC000R9fExf{4gjbF0CWKW-T(ls007YdfLH*)C;-4405AanXaWF80|1-=0FeNI z9sqz203Z_p;0ORP1^}!80Hy%|R{#J$0DxQo02u(F901@20N?=t90vff0szth07U?R zj{ty40KfnMzzqO!7yxhv08j}4hyVbD0|2fA08Rn`-T?q?0RS2RfV}{KH2?rL0N^qJ zKoS680strj0Neur)B*t5000R9fL{QB4FJG1001ojzySd84FK=}0Pq+9@EicZ4gd%N z089Y@z5oD>004XdfFS_DeE>i*03ZwiKm`D(1^|o$0F(g$_5c7S06-i7KnMUp0|3Ye z02l%Q-U9#_005x>A3^^&K>vS({;z@l?}Gk+1^pic{f`Fyw*>ts1pWU4`fm*SKLPsx z4)p&l=>II}e-!BdVbK3D(Em-)|9Q~=x1j$IK>xQu|CK=h3qk)cf&Qz3{vQGTHvs(~ z1^s^x`tJ_<{|oeA0rX!R^xqNm-xu_M74$y{^xq!zUmx_p1N8q7=>IV2e>Uj973lvl z(0?+}|5(s}bwvc|9^n~7lHnpf&Qn0{(FG_mw^7?0sTJ*`ab~rZvpyG2l}55`d{{s z$3Fl7^j{J5e+2a38}z>z^uHVQKN9rc4)os@^#3vF|1;44e9-@3(Esy+MbLkE1FBk2(EmKpe`U~r4$%KG(ElCK|7y_x0MP$Kp#Qv}|Mj5%RiOXy zMzxOm+8-f0BgZ}$~{x^aCmxKO`f&Pz!{?~y1GlBjmfc~d|{;Pui8-o6y z0R7(w`hOqvzY+BR8t6YC=>Kcb{|eB52GIW;(EsnC|2CliZlM1MLH{3t{!@bfYk>Zj zg8nCh{#SzjtAPH00R5K*{TBuO?*jc_0{!m+{f_|scLx3M2mL1i{VxFhe*yZh3Hsj$ z`u_&>e;M?@4fOvL=>H1n|7p6%M}2!Wlz-`;GGPl3&MHqW14$mxES_afD`rer6ESL)RIXNk12 z#T$L1^hAwE>JL33jwe0fKRk2vtvh*;ATx{eg`{&Qz83P22;Vj6*fYnmU0`;#rAk&y z+qA8HK5I+mtaz~6A3{Gp`NRzU6ve1VFJ)FMiu*bD?=E+?Qqs*{daBC!;kB=V%|)i0 zmI1myxQ;yxRsUUjaL{5OJUPfwXp(T7*LA(IijE!io@kPGitN$JbTnR>zT%ThR_?`f zoHf1ZTv(?zUMtxb*r0iZTTf(o6XS5FA9z1@|9y0aCh;QhAau`+h zxU#)coDfaE;d=%Gc;MnWICxE3xY#aSeR|Ix4mcFy@P~s14k8yrfoC;B`vuGwn|-O|S_2OlTV*et)}^i_ z>E`LQI2vl}^!0^zDOuf+n7!amMtJIlC;V|-XDwSsS#M38c#z<>BHj1pPml}UTa#bb zKi+&;%+sLIQ>H1eY9t-(@#4MG)p2Qrk2CDN-L`W<@5akzAGxxRB&4x9D?&z$}S#U79 zKi0N&%{;%gmQ2Gg@3oM_c-*{H!Dl6nl$urM`p-y{Tv{&G(2M1=uA{-HALzd#KftZ= z(5e4VwYcr)o{69{PcGLr4=rc2NICZHlpImNZ7n87CJHu=)?ceKmkVjdl@_Om;iWv6_%-yPL?;XWPb_qRaUqC)a&_gIL^ zJ*7a+M-H7+i8sdsbQ5k2hh3@?wffM|Sl{w}>-`Cj*;u)NQ=z@3gsnKM*hKZ;5AJ=-}Xy?$eM(eamx zh&zq+1~1EI2;Jsm5{*+!7VYH`xgutF!wvTgRUCQAP;j1l*+2Km-7^ zL8QkIetW0?@VVgal=QbVH`BDM3>h9#x{XL()~}JdpD$Ordg11_pe2vhz9;V;b(F)_ zukAOueU-21=;HlfbmOs=FVq@`xmVPSPuO1n{3&*1Z?JJoH!W*BdrWWXR(gHV1CDpQ zQ;BV!)%E3{r}uig$dct%iz_xySP9%14)FG-B+tqT}x#$;Qz$63j9Y$OWT7v2tb7Aoz#<(l-GmQ{4VuH&e|!;>6QYvPu?yO*BKntK!+ z%hpT?coBN;Hw)*b4>8OXGxOh~8-isu<9@da<>-n=MVufweJJFJ(}4QnuR14%9RAp7 z9Mk=>)N)1m!M4{^b7E5;rZlWAT>=%?3-zCdny_@?5ja52NklWHyC`!NPs6uUY3i z3{FOg^In?uIHnm8`kV6u^USvf*|^pm(FlS=M+Oe-2>sE}UApqX%iNSHa_pIjogcAH zo^|ox)e`x%FH`oaKhLT-@E?Cee?EgE!TI!%gyhw>A6(5f&%?UsvJbqXI`^JXIJ5UM zdyyW|S{(z=J!2#Cs_0C+!bzf?6p#2v{$8U49WqoOC7&HypLJAmm*(B1d#th49wBnq zaOen=nZo(y+*g6t1VP8Y=|8`nK9g3(Ksj=`=DytOO+lW0?{&hi8C)$|{54*wHoQ`7 z`#E;6aW^Y_?^gYTcT;WE<Ax`RFPdeBf`_dx3{gl|}jb9J* z8S2*;_zs@p50%#@EbY%{G&&r9$D}dRt>iUw`9cc{$6nmR5*Hb@k?TDk_q~{QOgc?(P;)N#z`O z?&ONv+M1=v$%V6?KaZTMh-qzo`IDL1Nia9JHrvmypiw}8x~!_oKk4Vsi~GaFJI|ds z(Nk_?lN8$5cQDjx#!eqR_~QNQYU81{Hg2I) zr_@JkYEFE2b-nIrX!uE+pMOMhVIlZ08CeVC$B(qS%ggPf_wUD?Pfaa-^669h348mX zv!$gRd@?e-$H&GJjdOB5@9x`I&(_rRc{eU@@0_WrOFR=383i?UwQp>!qTcoE6C&&D z0&ULD!_J2fdn>$qM@d6Yo+WYlav+0=iPFBrL^=PLFQ;v2Y0Fx9ct!{E^5V(V)KVjd zhMtMQjE!CUM@C*-hJ>)P(9_S${rS^TZEbCkDIsw(I6gi~xu8J2qFO@3(hOP7S$U zUb0RN4RK>^Y^|vt9yvcwo)oofX^A*pTnraNpFhNY;J}dvOUr@$t5*-Nojt2F_2rAu z?ZLr6FO7^eF8KQDzUAax^4Yuh3U5-<111X#FWUgHVy3$u>hzrR@6&F!x{1;y$kbMq3n=g;NE zg@n?+iimvCJbrvCOjFa|Rb5@x$kX#@Uq;4Rq9;#OD*5;v_%k#4y}x}s9)0iLn~;tU zdaad}^YoFC8G&EFQdE?cB~U3VJJ+tQoh}s?9wHeSkdQrcMAGW>=c^wU7uych*8Z3Y z4(3XTifT^2aieD8;lt+!Sy^F=1O(l`A|mGQ>*!>=Ja};6Rd)8PlP)e)hU4SsmcD;~ zf9ugB!s3z=;ZF_@ncrk(dnvoRE+2XQnmy;$tD?C2dOcM~M7A3Lq{Kw$ z&OO`l_rH=dIy&T`rbZTj<_zJZpFflQFI=$o%F7!Vy?Ql&z}mXH{n zkDotVNiHo_Jv(rK{m{$|_j+=2@2rxNrz0Os;f*)wXj!-t)R3k#c9+}wnVH#S;quy=J)_6`pVY&A8p)mvCFJrESEd#9-xHdR}Dpe;7mxBAWTQuJv>rdjf`IY z2@L$*r>J;u%*!jcfrqEH?8y_Nv!0$ts?^jJWO{mZ_tw`%CZwgik~cRM*)Cs}$kNfd zKbN0hNMdN{c>U(hV{cEKIM zrPS2(F=b^H6o3B6!T*8t(PU(QgQKGfG#MB!{~jE?EyT(BR=1!)Im*@b`w3y;($m$| z8X>v4f=)FxBkJ<W&L(aiaG2` z7Q}ON?LHkHA#aF@ANbkWl=q~iWia#dmYk`oDx(ewv3%XrvvEO6ii?khh4!Gk`{1c> z-@N&M|IP{(5)zm9_P(TDQc_I#>C=-^NlDZG4>u;i6bNZuG7;!zAGzQ^ifd>T<}OfU}dFa zdg;<6DI42Z+>s-)5^HO<&W?_%dSYT12i4VG?URytue7$tRP^`n{a#-FaU&sNv+3*C zzzk>SHi7Hc^%R4HXMRvnxc`lb2^Sk0icIC_*Z#!HdT@Vl?@i94qR$K6-Q->2;rlP@ z>krf5^C%NjybCk)&zFxMM@cm{jw?4e&uVpc?pXNwW!Gk8^!*g8aIfH;U7l6p_{h;* zxKg;c|9gJ~;VnXe;jQ7#gr#R7M&b-%I}EU=GvynnaQ!95C6yWe@tsd>rdvF%!0X2x!HcT zevJYJ0%cXyRY^bnf9?;z7=G?V=ZSKg9-Gjao=0!$JB%QpaSDz4(y-p^2-K zYoq5vPkrTfrI&`K#+O~IT~h5Q+MY^|O5=^njodTqGY47svsz!geUVFwPpZc5s9oOF z{i#2ybgI(_V-LPxeX)9|t+7q$6!)o-8ugm*t|wd_4X+z&^MB%(To_sSOBPJV__5`q z?lSH2=>7Kl=Tl=+pL{C)bizK}{%mPbDW437%<-|^G2@)XoV)ux_pvqAH|@rKj+-;x zYZ}kw!bCw$M(rD09jkX;@w&+R#Cn^vfV1=A;lm2=yx-A~Q<6(u&brKC5@@n7Q7O^? zrQAy!+G*NWo-&?+ywN-|wRpA2q0}Msl&2{@)4tQDlKqnHb3Sw1DvT;E8@3w-TaUN8 zq?4r;H`zAr>lErf7cCTB6dM$~@uKj>gz-M({t?#^%aGS0EcC4Oa)0LkR9kmgXG$1I z1jnC@S1yPu=(sI@`*|pDXu85B1-Nu}^3bTq=;MH60R+*S(OWbDG+Dnx;pzW3!_8jK z-qoico@S&mr=9vc^Y@+8H>X^$1}~=u*@iK;IJQ)eR*xSib57c|h_;+Ajwm*pCzxkH zaOgmTcp&K^EH^+o5)?Lnczmqve#F8FHrzU9>A^x3<#mpAE35|hOP3)>4` z7tUNUzoKJhY6Y*`+*u)sB)O+JrdYM~Z0U`-iTFcCJH`jZe(>~9Jb6dgM)zu1URdmY z>;1xR#cu8te<>cBubR6(FL^F5Bro(;Buzx~_?P2hnp2vt>h|hJo~oXG89y_Ko}7JB z$*01{pXre4{f+-y^u6QvLOR}bXsyt%&_|w+4E&n$wW5roj7m8{xpvKYtyK85Fv-Bs zfb0>8BUYa!KYv)fx_F?rt#&5(M{q(ES5)$i<{JwSYaSY8JFtw--46_*f}d~y(W_$HevOWD=ib>#Ks*Ez4)U&YlI z)vG${ITDi+k@^v>5vd=oJNo(!!yAuwo_0FDdwT0XjDIlSHM*<+i~JXlPnFL+T{PXd zOxgdz-kZnO(EtC#r+rTmqHt6cinA|-RwYTBeQVCloEB+M*;@%Adv?i^JrzRIriEw` zLI~NnkbS$KQ@K8_>vDZQpYQK`-;ewL<37xpIdk4K^M1cxujli%yr(nQQ+&Iogl2CE zt$n}mGlnc21HY1g6xZKKZETb$uV=JD#pbL%$uP1+pt zStsOECx=f**M2!V$$7z~Id7EaG*u@zIW0TxWX&#CMSh(pF7Mp??epH;!*cGhox#Jp#EtK=4nMd$S>e^>(eb&XR}EaW>e%&} z$9j3h_ww4j-;10#l^n9iZ^-ax--ln_&AHkqe@>shT@LQ;psmqCc)wX_O6)alE=XxU zlKkXI%;2pttKUso9UHD4Yi`LkpVg;&)+4QPkLI3UJ@<**r6;eKD7@Z2qv!U0UV?ok z0k2Co<`i$-@Otuw_`6Q=GaeewC_iITuIrep8+5N%P(@32#h~L6gD%KFUieYD@yFA3 z22WooO?dHPT*HUEb<6G=8Fw~1)N|({?Q55{2Yk6Vpht0ek8Ufbbt^h%S+wNI$R!=C z3Og=1yKVvd)OqJvTGp$dZ5>{=AyBiqN!6vLBbkp{K=PVmo{pI{VmA z4~@GX4Tpv`SeXsC+I4Z(uC1TOZhcuF_j1t#n?;AuMIXL+vd=~3(d(7RIz)}tRM*w) zw8*^^=g|kwL$tA5mcLTac6THOGQ2u~_(Cd117VbM(L;4+g5OcU2oTg&tLQbU<0~ zffd0z+w62sZ+Un6jpxlbZ;f2u?wLMx&%`ymCgy3L%p3d)0l=zGuf8X$e^(f}N`ZLU zg_vh`dtTO<-dT1lkJ{ZF5_U7!X;7~7;ERf==a7;CmKuUXGso@=N~jIt1@g^uG-=sfdJsd z=7@JC8{UoEerVi{u=_WzEO>gwrE`nRHj|axc6L0l(`|yx?XlYQ#}794cpw#+N(+PD z7dp5HI!wLIn;PafBCIdHqwku$i))l_-cTz2c&hYs`L@q-8CT<~1_V{P+l073Ye;++ z`CT(|DR0fv<-6`IcRkfP($agXu;n}WM-YTVkr zaiwVO%7=Dk51+eKJpVSW_S=ENg$L>zGwK6##u?k3)!d-6#`t)h`lHVZ+fy}echyf^ zxxYC56#GlD7abNt2Sxnb`u-nne*RwEZ)*2H+x)xw{?9gl{I1<^>id7R`FX8>)8>zB z{d1eP->+kS6fZK29?WKD54;>b-5uS$nOTFMo0!LG-(;p&+BX^LVxDP)J&z}n{M+Xn z{%rG0H(Gx)@YiP`{%rG$=vv$G{`f_|e_iXZ=lNZmzn+KxU!3Q6ZNlk5d22`7emIbA zfhR8Fsfq2~oi5>2~Yb3yUY;X1naD-&(pr96w-|*9w^{mE^GO%g(Nw zCcayoJ*E@kICHs1?0nvtl{U{7otUfDyso#&lo@Vu-dE{0mwd8}!^agE>`i{%&@u9S zuOazOHFiVmIO*2M`v#xYy)nXHZM^xL9-H&l+ADq3FMFTzYS<&y;wyv7h*8_CrzsomdS29M8`Qz$LZ#WNBkpM}A<~WW1}B>4 z=FIu3D4N`7>;|sY)X%B+m##jna;Kl3Z{Vql%dCf0ceiC&l3f&rPq?>apN>Rebb$XO z^R%<}^pi&~4m|hvrqhGnTcR}gu>HO-EIee~ZE5`SW{VTQe?}%_OpXr!_#=w{`tlc* z|NI5VHd}Rc_(##Vevy&3q+dd8qDozDX_xBD#htv}9Sn^1b$T4!k!)$!TcytwkI_AB z?Cq6stB#>@N8O(IYaRWs&6U>WMdvkrNPANYwz`Fbje|0q&0=p^wY*1TV*$JIUXe+8 zLAkm?C$+A-(h~b5$FJtwbhBh@TQ=Pj5MsGktGNVUAMLc<65i@Ceo=bqqGb=YIavv zR8?j7R=^Kcj2b}6M)buqY!zExpA)96j_a5dw^UP`rLCQr9nYT^<~FRlxxVA^u4hRapGcBIAj=5SaX0bfmgaOaAF0-mbKKwqUZ z+eFbs!cmvBG?xf=r7t$eT)T>^jjMJ{Y^=iLyA}NsViJ_su36kwz*P~J7hlk-EV`s? z&C#|F3AN?w=_}}$6ql(b#V*l^2z3;Ge0yO?eeL<~ADhc1Yf};oCU}hO784hzSW-}; z{Pk_saA(_*8WOIClp>wX3knKYmBm#Z>Moac&CN`bXe)K-kQ}!{*T&9Hk!`AEnzAZZ zKhVe3vi|Y~qg^`^%mf@|LG$ZEuCtA^dO=Z*D;padR$kVMVb(m| zVR@O!)&+%y3K=_>_Rq~)I@s0DP1oDQv9pA)HKd`s(%8?(*_6M;n?TnoAZMk?-!fq9$g~MJQ~a0 zvSwwkDV}aUKfbPzHr*@jo0%2I<8T$YkMEuDA4rV0n&LI4S5sq&S#xs%r?T*(PEt&g zx5*D$$`Mr70;f zdVVsO{uU;h{Zm&j?G6=5(Bv_OYYEfd1<_T)WEx-snGjzt%={oA;)9`jLnS4Ex&uTM z2=nm+3@51m5814>GKqJ(?3zSj~k*7eVdN4g@K-Czc%!8Q-V3N)- z-RBra5>yfh_-BAJ44~E$49ftf(*l(gz;qk{l}1oh9cY44k2O@947jI)ek`C0SI|WZ z)MO31*#+@^1dO#|o()h%J;ZGRQ>S3c(SVp4pk@h`H-i#FU=}tITOFWl1Jfx0jfB9A zDA31gJe1=KB?NF%PCy09A7U#TLLY2`ch~No0bmszI%6 zm~$PV$^xv|pb%x4n;)PO0yQhcl#OT zcz=W&2m#b10HJxH1OaGV4=#fR3Zr29fuP?KxPu5#ZXKvL2atHoP#~x?0<>xfy88;a z+JKt%7#9ThkOz}j2E;zXO|Sr&W|+JM;57vq`J#8h~n&;2KgvznP%9 zCeVR1;1UgrS_^mg6|T=1loJE$WW!x015$>7;}pO<0xr`VP|bwfG=|GGgWGUr_#SX~ z0PLRwniJp_+~HmxgI4E(%Ie{I%0c~KL7g19x3!=H3iM|U*OLQ?H^EKjg68MJ4QRtX zxr5#$pk6b$M-Hen0dBw#E+GZ9D}Z}zf*Ujgo$UgZmczZc!!@YG6(qm~)`NCk;re3W zhLb_Fm7pvM=*bzbEeE1Vg9u^)ty)0!GKS)gVd%sBcVH;JVa^^9lReB?4lKe+P!ggUQwa&TpXZ5SU^k#Ip(zQv#H{V219X9WSW&DAcNeVY5LgdVp;> z=pY4VqX)ApfVsWF&}#ryHpFuuP!D5702QwRq-p@aIH;fy)aC>6x-*b~dhUZZ6rh4E znDlC>(HP4(F9a$4|sP31uH7_ zX7>htlb}QyC`A#J^BT}x4cdtVd|9CWY?x^n=%E^v83t;w2Mw$SEbhVtO+bY)pu{xL z>t)bE8cdi2GvtHjc7oPH0hK~fR4Hhp1EU_ObOqp^1o}~jD%?O9 zrA(j(x=DoiDga|0m}eDKQ4Voy!PG~7vi=_rH7iak822XqadM=u#c# zS`Nx`0xVX53e*A5bD%yYsO}=@XA#uC1m;@>x)=@9Duk*P0L62F;Zmr`1tt*-swxDv zvS7|-fGPtkMP+4{GR(~xP_c!Y)nLjOK)uUBGfO~6wlLWhFrQMuWF)BcA}HGyYL9`L zRzl@VL3QzlqXoGHa0g9_YxZz`iJ(hmP|Xs! zhGn4N7|`4~(1A1HG7=QE81AkTu1^<~69?*4fV)Ztq_hCXF@U!dT&4q{8V9$j1DB}+ zw=o8E&jQ>>0QMIFO=q|TJGhq%pj9_e*?G903Q+$=P$vuSEfI9!2>R28>sbVdmoSMk zXxQ#k%R0MSXL!3`>d&JsYS7vNs(;TkmI3Kqi! zR)BV0;rim?hF5}SFM+bOKu<1kZHrIN7HF_2+#GeEFMd_(8+3bl zRYRW9HZ-tCgJ?8(jRyD8pcD<3qk$0`y!5UamUlR0rpb(A1Is!c7bjI`b&rQekEceQ z&HlEINQ~e4ac2_M>*TH{yDJBEGM>-WIRsqJKpqCpVeYNwv;MYA@b_K9zwcu13TLtG zZAUx0x{kE{w*|=Gw);)V77%}_l>IEN{I=bHINu+|#{Y1>Kid7~d`wB_=YW~| z;~(27K>pljDv+BhP3QmUaxIYkYTl}CgCjN2-+y{B&o5na;Nq+A4X09PdGqvG`X+pb zvGS;-jr&hm-g@~XXQMzN`^ox`ZVxU!y0%&4&G5Clnu`S1^z>ukhV6h$FL@Z@UU?4oR~2GS+rFM5jHcN6&X%jMN9cye8ZX$ zid85Yh5mXzl44u&J=+BZ9*HnTZ7EVK}(bP$uaO#XI`by6xNgE^mDgYJI0$->KI3NW7E5L9^(v2t4tZ z-S)H{RPAYs74GjF#O!MWFAGil<+Fc&k`WY}X+T7vzRwN{j$l)C1WiWZxOSZWYzg_d zswiZ}^mb&j!)P28L{n^EB1}g3((R9^iJ+q+*sV|Np~KlBfrNh$vj-Y!dvZ^EKYo7v z<0N=e(7zi0@i?FML9rN_VmsVFJOUlV^McUnpIv0uRT|p^zh@gff|oCnROK zEWx396izRZ;c7AtB_McG5}g#2QXxmq7x4uWflSU5N#)|Uvq*3S0Y@Mb$OySuD&dJ~ z4xiwQXfa17;R>XD2~Eo=QpCrg(O0pI77Hm-D3Niv0-2a5ctWmeKgfoLY`AcZZJ#K7 z5{S4wshlT}NGUN_D3;1-4j~rGAu_3q5|NZlC>GE%xezCj5JDM84haf)Bq5Uu`1p~A zw%&;;F=QyDg%nT12$mz4V$^by^PshGmpq#_=VN05A>NJI%pQU-zXDXvJs5eo>JTujkWj-2EP1R{#yiY0B5 z32C(Bv0DH6eUXc3Q+^96Da#SxNR4k?k)LV=VA+kpYfD2ikhB_$-VC#hW8 z)*rr*;D{j|ibu&L93hV@WE28>=3$?lD-yzxC_V`!$OR%PY)dBOP<){T;*tpniZ5#G zPbAxv&k+cPzzr}Z6j3}r2f*O)C0s5c5^!ZQF2RB1fiDRyL}*BDTs~mY z76AUW6X7Hg)at$+?d{p{L&Qw@=dgCC+%_TaHqy(R?cVy=luY~thZ7X>rv}Vk<~)De zi3`yri8v*q?X-j0BU8BP_M?%D;N)&&KtEv^c1Um#g&3d4SR$fm*q}LO-kPDAdoW{Z)e9?xkog9M zwyz+SuyE!JXJltg|2fg{@c-@wU-0MG|G_aNa}2^;E=S0fB03}`9K^qJ0udr16Z3ci zcp9mkmPz1x5Y`JsGN}xS?LYTTDy3+-1ThVol4vUv;HRo2NMvygS0bSZTtEi@CFRHw zb0HqbM**L}R|v)gaycS7O2Wh6gK)S!<`|9`e{+vG7$H9nMp(tiH(Z($$#?=dM4^~3 zmx{%R8)>mrfJlke?px6H|3-!g4}bgmw_|LV`rqXLb3fB>nSjG&L_!Y95y<$6icuov zqtYYf2n2|indlw^l@UB-8+^q5JU&8ZxeT5DXW266=ZXj(jd)wm;nQ3`Me(Ev6i6Y- zBlxf&TvyEGX-G3H`k!^@%9Fi3Bk%fu) zGLq&a*WrmNo(O9DO+Pq)?JN#K+Jqcf%oR(S5T7rTBB2c-4pE}}8{ySX!b)0|s{DZ5W z;dA(00Y@T{3prdq(rQ=;)F73>NO&}wQ#@c6`4vU+X<&+$|DTM51d0UEryQ_BNdkE` zGB*l@h1vlDvSQT3m5K-whR2hN`OGy4)Hq0jsi&ZkkdK63hAfs#1Hc>twGR;u@XACy zPzDMLfF8;i0xr#w@K8u0_!3k@kPr(gXdCAgp=Kf!2x$xvl@$)CoVf;A8M(QDV3J54 ziTt0E(o%^`F6Bvi6bwx+VX|l$@?|N(6^K#op$I;g%LgBTaY&>gA`W_mo*;RLti*%> zc{S=Q92&(Jq5P+fAq8&b0S;Ll%ANv6jvaTi#bw4 zNO8~~A>2Qcy^;c0JlIH%`V=h%>cC6V)_#x}G|-Bpk|`Pl4`Y-GQ1Bx~ zaO!YiLbxNC6)-J9IS7XcC_W`4V5Tx5EfxdbVxg2L0XtG8mnS9=L7>I_as6Q zfwRHXQEj66ToRQq_{i1?Da0jQ2}+p&q!@+|CxB@#Z~!5M2jr1pZW#q%2L~e)$O(!g79m~cqb4PR^A__^7y|>z zXeoTDRF1kCf&!K-3{~fl;NU=au80%Xh94TI6QCPnzL+D#y^)gd8%V}}#{yFLhEkdy#~BZVeu5l2ok3Pt=tQ$hj}3Qh3kkhfgKLlKn} zAY`Lu_yYAa8H%4|E8k(%2>%33=tiJ`#pg@pkcR-fr4S|#LFo`4l>4h-q&!A2oM?=L z$1oKNnyA;37$U*PRX9={UrNFm zz%RfGQ87eu3?f898h`}anCqZg*Sakxc@mODfJLGRNg;rf!xES>H{1^TA%JOvddXH9 z{Jw7h35|bTzz_rvC@;{4 z97th81a}Wea7!_GjEfKwK_e>Rj10wq8b=CqAVKsTs0I@NFdUA6VJ5JloGC@au6ZJq z|1rw~wjl(dF4X&>9;($=|LHpf$zmoqlcGkA$P$zw7sFrCjLCyuC8$9{2(nf?{10Q{ zN`NylWFmv-A|O9-BH$+hDq+uHTxKj1gdA`YQWDcDLR=V8GQ1uroJ6ghAzI{=n4RH5 zEGUYTJSJ=gMkrv2=0ilxIfTFu@=hVihdMBEBt?{sc^Ehdq&O(slZdk63i*h!QRGH! zgsev>0HEcVu91Qx{zbruxZ3f-2mgu@GBOqg_l1OuM4g{TQ67U33FYt#q#UCX$psvw zy#ly%7y;TK+W=?CkvMUAGOnB}!_*6}Ee4}$Mgby;T!u+1##5toC4+;;6b+mv!cYQE z9DYLx7DxPrSqX$!GL8hQb&y$T)FQhhZ_OnK6nm%$W|kS9myq;P)%q#mt0$HW&*5Frm2=1M{%Omx5jhLI>rkVRv@5Sa_o zXXKvDIK-d<34(G61{BI6VQJ7R2NsUBTTXB=ZG+%YLcY68AJyIfK!8)Lw}JVpjQ+LM2a901QVDY z!$c_N#TaM`5Q~8jU}jPjEs$40&&YpK)gasS@jsLm957ryJP3h02@hON%5hc^Vmv0K zgn$qMO8`h7Ed@?dK55lCg?T~D(SfoN-ZIl*2o(s1E8x#?BsIaX-5I#7gXQCNd#ueD6tUX6}W={Um$Kk*3FP1 zN(f*bM6EKoG}Og}fEp7~aD*seAvQuf1-W5zR>Z@6ER%wAxtI(Dk-#+I_k;-Tf8iU< zezyAsf}*6DL!=NJ0u?eo0(V+Oz#)>DspCNWd=9?kBcf#{22lh<>dHhRh!%htBzFQz z3Wp0&!JWhHGQJ7m#5wrr5RymaqzKq~sIW1yH)3gIbP%cpjEX7ERy$-SQ(>7BnTU}+ zkjCeUxdJ502o;g9N(B%ig$Y$k4g&-tC77yWq9+27N9@e-s}R14Kw`>Ae2&-!sSAlT z6TE}Ul2{I5VA7R`kckw7Euk|IHXM!|bE_o5^x^-hb5kTo0$+={ex^9b%z$D_R0xbn zATkP-FAk7^aD(XsN;>}=U4W7Jh%pcxB0}PU!v#o~Kw01f0`tlOG4gCA^b#(JouY6p znNT9eR4y_e1OgmUtA9q>0Q2sQxKW$HO$b7yihLfRKqB}+MT>DoCDyJH%)qr@+}v7jQ2EAw)V#5C}ez`~ZVU)}U$`DhsGN zAo>u>;qgKAB;pXb9%MoQEr=Oa4;jK#R5XzRi^LL=f^!86P!f&=cgg+jb$_TQs{nfy zu&CR6vaGR$VA+MG9*eevCu=yC#`ZR@*iOPyf`#RX_E@5^WMg4Y!kni7+sY$6S@-O(2;Yq3;eX&n^WG-BJ#!;|HQkf$IFwIfTbRb zrMD+*Ar@xr%qs=kEm$UuMSrlc$Du8jM_5=GJM;R8?Rn$zc>=z}qCOGh!}8y}{+L&0 zQt#HA2)QiG3eN$#mdvEq{Bs_;)R(zuO6S z`kRw-`7Fl%TPAz9uGOcstvg}O*nE%nwK>*|eGA&x&h2Y2tQni0+P?P1nz7%A_Vog+ z8CzY3HDixEux4!T7}ktkoyVH7ojX`F_R)ehV*{E~|E1^lS*_MNXiWT(Sg6*AJ+&Kx zy{A1NH@`CP_?vSsZZ%>)@C3{sprah#+G;&VEy|M6eR;}5V`I0HnQALr0z!nl$tUUS zsBOHYo4UJl8)o->a-}ipdhLb*uE#ab%saY3%_{fNsvc)kD7_Os-mo(RoI_8(y=|MH zFu(3b_h(JFW_lc}Ybi^-96v5Kuv0c;4xiuYs4p*P z2Mw8~=kMBN>vJV6)OTl1lajSlo${z}i8{42j%n`xoN-JTn3`pGwc_+mn@@QM?+4cN zBB$JOtkSvKFmY(jfrFgueFw8{d&GELEAK*7pFP%+)7!Kpd)&r#r>Z*aK9jpGSJ6T} zNo9K0b?s8KCt61r&kG);@9H<KJ(G5Sa-!qY-27$pl1_fT)8m$Gq}7eiZ|7Z3 zrd{j4OdzsGU-CFMID(azevfmy&UW`5muu_lht4di+4ZI6>g9kZ{`Oz52MI~r7^{;raLAN1Ck_RkDqzRwzBrzJc9ZtK<4T)qk48wH zt~@;wRlBuw-ko}J=7(9DN4KfXcUaS* zxi(#WvELhop5Kd9{ilwXeYoID$ApRkyFF5!5j4xF?t9~a%S$HBxuI9-a?3aP&dE=o zUgfW_&p*-i%8E>%$LUwEE?85OR#H?i@qBY<%xmA%HNNBX_S{lEHhh#Q%lXCtoqAUz z%_Hw!lteyrlx>S&`P>YV#BHd?+zG`8e#9WQHju6f5RyA@?CNr}F`dp~sXsUGd*Kk{Z& z&@h*Pn!^o~u3ndG-LYvNQZM#8oVV}Xw$ry4R%JOo`EiV6{N~J=rA4RCbJk>g?Mcru zQxR34TBCaHV!!dXz0dkyHyt=fo}KGLlqeecOMS)wY>$kE9 z8OcgW9p+#>q&Dc(VVAT|9{nCX7!mTC#eBomI>CHQ8A)uw`L`s%*@i3oNIrY@kv~Nok+%roZr{ug_*3HwiPoMvVjM%eBj7`;E zRew6C@aYC(>8R%6b`!ceXT5ZLbjbIotT3cg(Ou52RH%AtYio0R>R}VpOeG?Heb+f# za`b)>Z&;lVF{3tH9zfKpN^&0*^j)Jp%txAT-87N<(cAa^^A~m9ZmJeCZ7!AtP1$Jh zWp!*?*}a5o!+c-IY;xYUfvu}NQ(9T3Z&}Ugg}K{+Suqpfse_i zCzFfDNnh)~p13P+`06Xuj1Q#lSF2Z;9N#fNk!w~wUwdrC)cmmTM{mdMRc+WD@p^M% zq5tNlMNavzO1Bnvs7%u~3$}b>wLc-krD0#@lp9H(W_fxHOPyKD%_uil$}C$r@$6fz z#!{zMd#`wq=T&|C^)pD+JYg>BZ8Y%fOv}-obR=Hh;hOYm&45`0D~e(hEyGr)JwCg0 zl)QUJ$g)vI=^lY)-5#&5F;m@mHBqSB60##euS?;sZt8*Jo~}{O=Ew3f1=-rhQkVVp zZez}Gnfx|*px?{5l@Y<@?r4MP@&t9ovgFS{@>8A#y6^gs{we=WbZF^so>jo$_qV%$ zYtKv};orReYx~4GF0dkpJEl)tc5KH`|4pUtYUY-_1G=|s$nML0CfWa({32$N+JLl2 zm8KI;Jx>#q_h~a*9H+t8=6}$4dOWn-pt87&MowP(MqP&tQK=oYBWBV4%nu#EmX&oM zyTIzCy!grIRS`bO*4pfu!8wC_2J7vsfVNKoGg@~7^vrh*_S;uMZJ&aITX%v4nC}=a zXkUf3eF_V2-5C}h!F-1m{)&Ue+Nx`)5lTf|P!EcC<7&DXzcARgh4seSb9UIJb0Mz% zC#&UVH%OkBJUhJMR{g@EOA>#=Q@FyDizbV5jD`mk&pc zy}YUS>W%%)#}sCWPFb6#e}8rcWNJ!TKi2KPsbb7-*InD0Yp+tBMdeTV`tuA@M)*0l+Iu@KRCpZ!D(_b3}J99>{!-^!S33={#6WqYh7M%V=#Qb&lm}V<6~EnmoZqTw;YUO z@EoZ)U?PL*_@+HU46f_G*q&jqeauTgp27ElJMxzd#`SnPRt(OE_x_T~V7*EARX&6F zqLmp#8O-@0N;e?E=C~Jln9v*(-#Bjq9VVnWO50uhtSB4`LICgmqPpsPTv6|ruPQJG)!xx60 zudXtjp|_77%kV~jcIbG9J92AI^BDdpuddByIK=CKtp~#+8=tMX!*EH4^X9t@pOBL( z&M};FVX5tXhF8MxlTi$}q~~T`W%%W5)~l%u$M_8DYR~XY*n#FWhHIWnsqPHlSo9=K z8P0ifChj)FJDq2jW-;6|z$@%N!#`VyzE3X=Ge56ZRM5LDcTr8xXN?!H&cE?Ax+du5 z!ZGvToeJ(6w%@l|bx&&f&U5og&BHpM@|9DE>l-;4cM@ua8YRqEHhmX$(_)QTna$h- z=XrVg6`eKnw^_UD=xr(S?O}i1ZrFwVx^u4m7tmj~^jkRb`RA*H4+LMB-gSbLOL8}d zz~2(xFDdFTw@&}|fh_RY|8mj4H0Cj&!^?Z5lcOiH;kJ#o_n+S}-%rzi@?qZ5{ff^s z?C&X!vO9SB>lK~*lP`u1Uij(#n#~F`*R1MQ`y+be#e4l?LMqb2Ba7qvub#o9j)qKF zrTlVO(ujx8l|ohSAACB+D_uR;-}c7>qg6`icw{@o{!%@eAoB5)5NDYXQw2tPTp2= zF41tzs71m1dd^yLZGPb~&tyB%ib7O2&HbwUgU;n_9$KMx{OPe-y0diS=G!$aY%bk0 zg=)0pn?>)CoK>DbaI3Xo#`IEMEuUvgi{2c}^A4L{uN(Ma%*|b~CKE%qzvytu|Fdtm zn~wC!k83=?Y5DAZbM49Oa<^`46jnPcF3K+0Vl~9;)2>dl)^!ey_eyy^SNL^l)y$jY zJBa7Zd75u1PdVv+zH6wG(8VrdgJyQXX0tx`6$d?OxqIGNRqduUN~Qm<=UZ~#)`t(0 zcnr@UcgEs$ru~E$pB>|Soz=&WH4*yI+u zoD^Q!I>M&vYod+o;Cstz=Nv5=7%(j0Yjf85i^JE>=)S?nVubSjj`xCY4?RqGZS4Qn zMD|@h-szau*s1+@zSyyR->ZFlbxIa>+3Qi9FmKV8nG;m>y)1TqOMLmGVb-f@mVK+g zR4UY_EV;1u&8f)ipZmX~);=^C*6GfXPMK>bRG3<%*X&j8rvIMf@qJxzfvV*Qx9tAc zYeVNH@o&$4F-&Sm2hEI_-H#tSRnl$OWGZr>^T|C%^L!6}o7-((Dpzr+%BT|4z}us* zDpr3VX*?mcb6*KL+Ub_8I=rcPgyVjnk7L&gF0EXBeeHqsr;NHd`vvPpam-ec##E`| z!`Z$R?~cv#cvcp}9gw%IVEv%n z)pt(4mrWAyX)W-gvBDFZ$3YEQbXI(F-|t!}e7Tq^ynvZN1xv)-`D{kpL$y?2B!bK3VY zbAhek(;KsXB}Oy7<_p(Im;E^2qo{j^2#J-?K&K5tsqrFXq$ zA5LiBt$@^?;0V3j8*BPLEsLEzK`hDXJF0FxE-<6Jhy$5kDTMT@KTEQz;i=3oXXF8Tr@pG<3S$kgIBX}JUksG zwmTNoe0YJeyr#Zt|7c;a=(Mj#x(sl!(6{QkG^R|CfdZ| zr6c*B&Q%`>V zXrP*`@b=>1?iUXl7+Hm%X1ximOXzar@j6}o^upY@?q}Iyn)bTA??`nt7M$2Rt=f9~ znU-k|yT&iL@qWzKkGt#Q@A~w(;k067*M#E5S&Iy_jXE|A`~K>Jc50>d_cEn#n+;Qr z1vfQ}cilAN8|J?cy`Hy&^1Fwb4EB2)Zsbo}x#wq3?n_U8|#-?we<;lFL+ z^1~%bwIh@#NBiG3JLft#vD0~>!ovFAyO+-G)WPQTrTq136XXL1n%~YW>SNotqbTc3 z&qHSvqg0-Z`gm}~=~H!cON}Tgcfu;OMo~t(=e`MZ`&)+w4LGLvhM)ad*@OXS{B03V3Rw$u=2hY!Gz+rTd9wqp2|q#g8X!-(B|Lh;`A? zF##JF-m7koRQoc2(dF(-l7eoBKdkN(n0sW~v%wwLIx$Up3*m5cpp$!G4T z=e`%Bx11fq3sV~MHe!qU7ZG{YbHCdc&4c{u?u+kM?%a5B_v6zXtDZ3tBfU~)F215a z-fH;@rMy)Zw%vO<%OAw`cy#aT30~C5!GTH<2i_6n^##Y5>{NXEx_;e@A4BUXgR4UZ zJYqXHXm#zt*)wNv^b4QGh0i3t(^Mwq?|GOy?_I-4yav{dKa_FyB4&wT;Wo4=jlMQnFe#$ZAok{+%vE7V5lCcy>$q zDZNMe{lMVtJB`g9I;?QN^l#Cw39^W%IIu-YEWrNOR zulQ;1ju*SC-K=A6sxefEeY^Wb)ega%^NW)_7Ch1td6Z;J3+X{1{SmYKNB0q4-dwO$O=If4z11&DpJq#J&xCAy7Mgz+KNl`58uPAt z_s;Z`j#@MBdlw8?^Ii61;;r}d4`%2);@+sbhRY5#j;dc!yrwI)e*Tm9Q7?MW4WIF8AXk-)YIz&{*m;TP;g28F7rnW5(~H#m>iVeR ze3x6Lo}bTjo5H#rP)AK&xyUcTuxFK}$JW7zea1oBOMRea=Z#pW}ca->2zvBH{P1!5!1CYtr8z(iY^b>%wDzq z^)`C`7@r`s3zpIMmTo#(R$@?oy#Kq(xncVGN3NSYjn2mJwdkx{(97vi$T<7p$dP`N z2)nvN@8+yK8MCo*vD?`Dhu!a_RrMctWze_5eN*eNuGFp{y}G4*a95Yeq31VNS)W~X zbfa0uLweo2SHkJ6v(!?&*Z-3J68WWL-}T)LAM}=opNYA-jL;fAe%aMi z{pL^p{;~Pt%%w=m%2MyMh69K~umi8UL<4wVq8oRSEthT-! z8n(}8cKOH-d|M;C#fo8BrCUU-c?H|fY4#BaFN{3s_Nu<0!Yem3_m<+X+bhFz4CB@7B**-kmriST$c9-@r}A-73+PqlO+&nj`$*M;maFJ~OS5^=dKHY;vDCo-paZJNgY zQ!3kYI?er5oa`&@_i>QjzSMa?X6a>i8D;j;cc|QW{MnCbI`>~r@YU&c;^gf)*Y%HA z>>M9BH|ffe6L-g?&PX_%BKx+x@ZfFNJ8ORoc0N}#d8vxn`jlN^U>DLR_(N8ZXYO*h znL5ErG3s}FaC>a1Fjd*M>gv2oGmGbr6>+8yC&o`6ziwkviH^;-&wic594`!us~M!O z8aE{M+l>nui%iw~&EKCCnXBY*aeLp!nllz3-mNlvub`+b-7ass?b4jwdtQ$@mmX}n z*3Vi-AJr;YpW@(WdP-^c*2S+kA6TI>Vb{^;rg@b;ZB8rPnXqZ7!SoEj$00kmnZB9N zNqRjdUZ3ioLtima>=NP`!SD1^W17YAs-e2;yfn&BdMmD(IP(T)iOt40Ll$@P_Zq%- z?7oD>7xtaMJuPj=lL12W-Uj`?%yIkCOWZum!eorOdy7tj!^xx4i8v9YwsCfm+woBK@fJ~MLq$k3=)M|{3`J>GnF zsKbZ7i^>kgZORHK9F;Yuo#7S9=j2VuDj)2dJXZB>|EP-NrPBAdH-tB~KY2B?cjt$5 zjmxwteewo$=Q=2OCJs-Z zJV~o)>m>VP{`!aApMOhM-<7;`1G{B?PwQP~Nh9{Y4B9h@5Kq#r`a~afo#FE3zz$X8 z{q{3v%U%Z;jb7Mc^9%14m8SxS^*LSp>c@#aW47+hT$k5pV6x=(?Pa^KF7j?ZKI@#z zwcAr;90%l`;lwOiJ^D$=kyz`SEbg`&Gk*+oN~*lGy?A-{g50jlJrgAz?T#O{snxyl zX5Xh#R~kNFa(KAF+FqC4v6FLI^x!e&U$>v0m1q{$>tb_Ll|-Zx;s4y#?YZ{6<9i3Z z;9Yv~cJ!cw`mRs=+Sl+e9B>uY!((;d7YsE(y7rfN3L=dQH9?LP6| zE&uM>$&y8yabpD;IaW`)hbHvgr5s`vUu*A=+H6^L`pcS8ABNwMp9=Y2OQ#L0Tcf*S z_C2Mv&}mJXQO_^tZ)i%ChV{&;>gxVsn&N)V6OFkxl4cFly4i_Kgw@@@t~hrf>z>x? z()D4hCW%SgBl0iiq30V8MD(`(5$3Yzl6CfOIY*s8(xv&`CW~tqH8(7uR#eVye7t_8 z)6~VYObWigy_G_!=)Il$e3e0m(}yz;y<44hr9DxNX+^cv7cb_kn0;BI_+))zr%2Ah7h&dIV}w>cbc$!JC|Vi*tgpQ?x$>3wg#015 zChRw(0^odujn4# zZhd-|u=kW){e47o_0A#GN)MBH>UYOI@l0BNSg&OH1;4%BS3E!4H%eKu-*L#r97)uk zZnt%w8~b-Tq&9Fw%o=W8sifN;t(l8=pR=i7xx3frlU)qQ?6vNCbg5x4#Vr-7gKiw? z^4O)*ff$uxrzcV2Csc+^fBzU@KyW1qTjviYv_ZHDxw zr69eJy=Rs}wrs(prIU!U^6lG#i#04SueO@xn3x#hG;-hVvNxx;rSl7Osz{l4UQne? zW_)Jf>~H1XYlkFX`>}Xiz`Jp!16nrftSz##3euRNapyzoSw zyNTzXI37vexO)-zy4vG)GEw-4w9iI{&NF&w&gpz_{PSK{y0hO0IQWi;Y|gAY|E%-F zXtjQRV|u;K?O9`T>FTghlOYww1NRn==M3sKd|vUv5f^md?N|J^CiiC5b}gTQ*L(4= z4u0xPd`jK*G(KQikX?O7!<6t75m`%i=(~9K49|YQc%*N|g$L?M`fD$5K3dkKx>0+l z+2#ccUmV%%AbNKDsRn&p_toReuX_gOtepMCetyNtbPMf>gllhh29Mi7IIT~ZyH$1i z@rU;(&(RCckAA@+KXndJoAXHL;mhjH%XYZD95ujgNp9J&J>vpez6(xG?9@^5tCHB_ z(*{@*Qqg|_i0$$ zdyToCHt&v?_Oj1W7Xp*=8mH$`P+x`D)mXTAF8|uoE0KF?)r4gMy{?T^!2Pm zn(L=5Unklr0>}P)nSIi=%B)u_54vub>>M}i|Dx@!!<$;Z@8Q9rxH|+WQlN!W-0Lk>Diqp6NSm|`O_LC*;qLD4 z?rz21-QC^Y-?e9^!o8Qz_xb(t_F;u4IZ4i$GqcxOYwfn4yY9@jUlH47MlCi&Ykt6~(GrjbIt6%4C&e^qP ztJU+@{Cs_2^2Ci1d5(O(f1yIf5{D1YY#2JaO4Cw1le^gleu*pjcD-F%_DSE;zP&7; ztJ<}94|OR$gD2crTkG!f)pkCw=C<-~etA-ybKUsco0{~oFIIi$iXZC^bS}~{e?Q~c z+Cx7#xmoybWSimbHy!f}im2Xx;E+MHTi$E9vuwZqc5RQpXxZ5iG1qde^<9^e*^6vm zd9PEwvngK-2cG!)pystEU3(3DTQGde_%6SyJvu-3Zo(z6z8!jOz0@F3U!_t1Q(GEO zZ|C#LHnn!mzMo5JM~-;;dO~Q)Q@$T|-)vHS=QN+r*C+Yxsn<_C@8|jPoAbwvo!+k8 z_x0NrdT7fQFvnfjo5_9-|)d!EJJ{-y3Rfux=g|sfs@_Y1i|#ZHj={ z{+%?|{?!}}xlX&c?mqNEcv#VWA=Bolc0YZ#v~AY|+n=4>yXW0ggRgr9Z85d?rwWlHzk)U^HxK_ZI_UTP9-V^c&z{@iq}R#~w+p%&9z=dfUA*By zmoxXiUpals|4pN58;Te{wmww$(#-yss^-@!Zd+_TewJ?gvdEy(C%)*G9Md=7ZF}UB zx3OQjj;(A}^P~6f*t~K?&ITvkdhHv&;OdGZAC^b_zS+m8f6k@h-U+KF&KYSRuw?Pw z`%i8)DmLizg$Y;MYKHdl`FU;k!rD0%J#Bk7I9vMQJbk`FG36R>jL}}~m8(jz{fm0l z{Cv9k!U9z-Q~f@W=G5wKw@1EZj_11bY{oYH;nB$7g{QjwS`xB# z?Hr#`-Me+W&|~D!MO9BMEqvB-=Yu+v29`MQ+0^#9a>}>Ec@B7Vtn_lQSI+!fDy3XM zS*wq;`QyF(YxgC6>08Bp?4(Hc-1z?Y&G^)Xm#$uFIy>-G_9cDPtnl;axeZ+tPv<^S z(dPHy`6J$4eGs*;%+b#E!>@!Wt2P)?F~alLrW0|cHU-!#w%56Qbz92fMXvVa3RV~x z{A6LV-CoOkx42!g-aF4im6FZ*HrYHX@b0zCmfy3^s?I5zIn>Ubqt3iilX7aBRej#I z?AEP?F8(T2p}Ia>jW6~0@0s2`vGpWPjgl{olNv9c=y)mnkfZA+4tQe;yc@ZG?8r{r zjh|em`SO#bwKn5a^$vtz-=XRjTXN8w@2%TU zxcGFyY#-Ca52MuiBB$OR^5kcMCe}me*EQ^1y$?5?FsYvP;i0^B+m<$se|2@zl8`OK zYqy$csu%j%Wntc8$z}bW9P5sYdiAX5sAU29Hgt}uH+X;O`*p#cOBcz#vt}FTwp(?- zJUV?VaC>}{J8i~v+3L`QJw9FLZrZBHcDt6`bR2jq@|D}e)kUrDv7Rac6hin_pCS9*2#8+GKfnQci7D z(6_H0T6r}8v}1%?Ki{=vn{02U9+^F4PVf3lPb6h4xv-}12`{IL$LiK|Enj@DVa}M! z6>nX-xx{mB_L#1R*H<{9UeV;-`LjQ&n?_HVk@%tTXk!ll7xsH|w7T|v{jcdmU0rHgM5=KpV^+PX&#S{K~0ON-gRoa`S9>u z7O&gw<_(XXxqkfildHbz4$pZ~py6z%y!rfRDYsSYRN3z7nzzat?FxVD+fZL&;EeUP zo9}+LYU8*uOPiLxxBvVh_b;z+hrL@~_f!6ORxkOL)$lsyL)5ZT!zx?|UsN>s!moj2 z&)L0u#MYMTvG1*mWly!Kmc+_+x&~YJEqIaWvvXXjZP6d5j_mem)!UXw(@IPk;GWRB z%Alb|J^gCF=~a4kd%HG)o6Ivd#>ao%AJ?x`k=1LDMYovTs!)mR^FllL{1_E^tAxJM z+hL#gUTg2aCa!hd)xtibW(6!gdiLwwpf-2LHSRll$XyTpl`etZ&rB;+u6xTO6Z{LT z*W?X%hbDotZOwUdim(SPgjg;)NIa5Q~o{UzTMg~-rhUvr*mk0grCFL zC$|nI^nSMMz>2UojZTg2aP5*d%sj9}Gnd8fs@cpc_@!3gz^|W5zT1#GzwG_3e&rgr zFFJFTW3G;`dn~HjGRbN1@uipPiIl>xS=d|6NFn&|B>1T2eJ(%jacJ%;5mC8*A zw>$PITlM;L&PFx-9rL}#&zrVA6{hF+Ufess`BS@Fd7mBL=8TcfRefPyPLhAM6-VGb*C}{pJ;F^gEu-;YgmR$NStbUN+y$FGoGtk*`<08$^E} zdjI8&(|u>Z)fJr{+^ub10VE4y>#L$_)E z*Sl1|;JLZ}kL6qI3@zHZc9rvXJ4WRDxM6bkrzM_k8WW!VW>}SpJz_Vl9J^r8Tim9nX*Y5e-e_KMuTa=feR8?W zb3Z-Vd2;*AA@vrh_okigHf6-+n8{u4Rawz;|HFsNql=6kJ4);2wxP__9m6ZNUOhy8 zf8&i7!yLcvTvPVq4&{xx?$O6I6KB-;Rcr8z_A}db&DOcn7Vp4$x!XSQTX#J1^FyO< z_scq=uiup^=DeVBxG`^@0>|CDP7Sb@@OxaS*3v?*S38{41S*3skE_0S@@pH@+iDGt zR9+NqHZ+^NpPKy|Q)49ct2;JohFfYW$oNW%)0%YjljisxwpA3hqOADwIFr(>P1PuR z_QWqfGMQ5BSeTc0kZ)i>fG^9~T#27jp*OiwKY34?u4T&9@K}?p+Q@3vwvPMS`%s%h zhrXXQ6n`@0$&=&7=lKq)F=R;5gs5d(uWj9$FMF=M*>YyfR&ci7C7?<`zzp51RgJGS zZv4A_&Q6QxFJ4?=+s<3(4Cl@j`kedw$M+vUPJY+-b;{S2l=`<$DGl=shJ-e+e~jxr zZrqoJd6ox-1_gQU`B}5;tgc-fX%dH}9ZO4VQs?B#869TK7@lop&e7RNk3JVsvipL~ z3l`|gwCq}-et`l5KMnug<86-~eY@S=)aXK^MjxANpH#F|thnK(XYidRckWc#u=3O8 z9+xlAoc6NIzIyxixkgS-aMA$HNT|9~Q56b>tk6IdiK0EPejX<2P><6Z>>) z*Qi}Pw`G%NUkkW)ZT{No-#Yf{*zxq3W4Vv!IC`{a(5O&5{MFy^5>*3jYT4KX_6fMV z?$^3?M?06(&fPwDZi!3R`oyn`kH1=aMdTodL4#Vxn)~fMwR7i~?G4X$)^_eZRuR~@ zNZTSs@_fwk{=?@FA8wA=Q|fsBvUtgo_1`9*?)9`+FYhMb zZ%oopnuNb&JNk;}l`F>Q^+$X^{{8#Oz1^$5n)B+_jxXa5_k7v2XZI8LOUDd~iRrOq z^x~VrH*c@6 zU7P4}(b2_n+7!v2H+%L8-c6e=AHRJ0t$Rz?bidlY`=L>%3mwUGXaD}&2YWcZnDXL<--@x5ulroTzDHSEHE-9vdE@d7s4%L~s8L5!kA7_Rp;fC0 zr?)4j#7vozUQoUcxX}1?`O~NM9fr8qSy`vf-4`3CBpysmd{lO=x_^WI{cEjT_Ulrg zOPBUHPP$TFSH8R@DPr%YSDQBNab9v{w`X$;ZV&7n7#KF(x0riA zclV~>%N&3I{Qdh?UEj>Azo&lv1N$v?Ue9>_`daV(58M1`)8_E<3gbh)Lqo53Dv~mP z{rve)k7{x}8}sa0w_`5~YldkwIka)xwx8R+yW!ZD*nbcH+E~|l{dV0_ z-n#XpsqRh%V}%MHj~#aWJpc1&<>~4mKRZ9a#AbIMj5m!R|Ls}Y80%51wQ+$;^>dfW zoqKh@skXz54Il24()R26ck9;=I@>Aw(e6i&dRJ&{EY!46p~tPGzf|s7xpL@%&rPBx zMMX8=wBXf+qzf1N`8BXxI(_NVAjb~}CPz)49QC^SjIaB@eqAu-Q_Ml9g9nSWTi2-i z#Ol>otXI72l+vlwnUbqR2G$-p@Zf_bTTB;CrWdB07n?n3)~wW2Rk*LcukXaP7RS11 zx^$WIX3*p0pUKG&jaP0qz0gRfI z&Aog6`@YmuO;f2{dbq#c@M*(_hAxXrRvB2OO5W<1CeCa(bLOj-F>fj*SE{5M98}e{ zsH^L`2|p4Kw>W$_;9;E&KQ90HVVk#vB4?4DIq%QUyS{y=_U)_JJDfJH%d}}#uN??T zSeB5WDc3BnV8en1Q=T>&@a^=sZ`uU|H{Xu9eS6uD8JBxM?A^Pp*Tz=1V{L7JB_beu z(W1q4pH_}5Ca+lWrr+7trz)R1HLYss(4uZdiw?*!tiYJuW5(p18Q;#oy1##nx&7HK zkG5>NbG&Q*=Odm!-Y zf1t^M1LboUE|a4`jvO~u79ZZhy+emCL%qwn6?Ai(`)l^?K6m@{85+=}%CgzZmc@qj z_p80Mc5R#ZgmpVE?btD7&OML4)%NavyEyy&;P%16rbQ!G-w3;LBe+z}j`{26&!4U4 z`I)o)XU(c}Wv{1hl}@)X>fs-vA$|D{{%_@UnKo|O8Rdk>A#7j|KXDU&q?~%N%|is>A$a}|BsUXH%R)gBI$po zq<>dQ|8|o8J4^b%DCvKvr2i+9{>MxDpDpRXxTODTlKvHv{@o<~&zJOnTGD?{N&n%J z{sSfbAC>f9Lel?LN&hV+{g09KKUUIz9!dWi`k^zR_)zm25- zm6HC~O8S2->3_4N|42#y#U%Ytko1o~g2L(lkfi^!lKxvr`d3Q&ca-$MRMP)8N&jh* z{##4>&oAkJx1|40lK$UG`cIPd?k%;{m+v0 z-%8SdVM+hTB>iuZ^xsR;|0zlTeI)(Ylk^`g>A$w5{}Yn_`%C&ymGti=>3@=>|J#!O z{UrVGk@P=K(*F@j{}Ji@FX{iQq<_7n|GSd@A4&SJCFy^^q<@Q~|6P*)D@yu*Ch0#+ z(tlG)|EnbZACUBaP165iN&nX+{XdoT-%Zkg4oUy*B>j(;^xsv|{|`z39+LhmOZrcg z^#4uLe`87it0n#WNctZn>A$z6|HqR4LnZw;m-OFH(tnVo|0qfS3ncv)k@UYp(*GGr z{|6=gzmW7_O49#CN&j;s{XdlSKULCyX-WSNB>m5m^zSd}-$l}YLrMR6CH=pW^skci zzfRJBfTVw0N&ojH{a2UtUsck-M$&(Zq<^iX|7DW?%S!tHCFy^k6>^glw}vq}1|Bk6ykr2qGl{!2>w_m%X&NYei% zN&g!q{co4_zgW`$XG#CLCH*@~`oApc-yrF~lBEAjlK$^W`j3i>9gq5g{|2=$*YyHNiHXAAW|LnqY#@Ag9d z7uY7$f1%Gp{ZD=;)PMb3Lj5PS5$gZTLZSXW_XzdhNF&sLlR85E56>pl|G5aE{&i)9 z`XBg7sQtw|1D#M`X94hsQ}Y``d^Y?sQ*vFLjAA*Ce*)o6QTY)tP<+q_*|&}lY52w-|i>0lq5e0=2=yO% zNT~l}IfeS4;4Reut$ULGM+xfq5k(Mh58?tN2vcJ zsY3ln;J4(6FQNXw4iM^J-$AJVyDx|6S(^_5Y)(Q2!o}h5D~NU8w)WW;{rncug)jbzfX!#|AWp7_20XK zQ2&ox3-up*K&b!bn}quB=O@&EkfTulQLlyiUob_e|03;#`d_hLsQ)u1h5A4EK&by0 zCZYaIO%>{YVwzC@bKVH`|IjGZ|I}PU{g>V?)c=Dpq5kJx73$xApHTlUJ%svi=pxjA z-s(dAziKJeziO~h|LZ0Q^&jw1sDInMLjB*LFVuhadP4nIy(ZMZrkqg!DNlv^*Det1 zf7uVA{>yp^_5UkTsQ>9cLjAw#C)EG6szUt_$RX5!&Y42}$C!oszjIuu|GmjV{r{{i z)PLJXLj6~GFVue-gHZn?Y6$h;zN1k8xpoNkKk~d#|IKa)^}l?QQ2*s~3-y0vrBMG} zh6?pR_m@!rLj#2Rj|~y(-zHwD{~>dP`hUAvsDINUq5gwQ3H6_?rcnQNt_bzNFiNQZ z_fLfSFZouef8UWp{V#GC>VH#Vq5e1466$~ZZK3`b*A?pjvqh-?+~|K&SE z{TsRq^3-y0*kWl||1BLppYcJIQ%TS^It${-Q58f)&fBZ|K{`VE-=08FJ zZvG<#;O0L<0B-&x1mNaBLI7_5BLv{)KSBU*{v!n7=08FJZvG<#;O0L<0B-&x1mNaB zLI7_5BLv{)KSBU*{v!n7=08FJZvG<#;O0L<0B-&x1mNaBLI7_5BLv{)KSBU*{v!n7 z=08FJZvG<#;O0L<0B-&x1mNaBLI7_5BLv{)KSBU*{v!n7=08FJZvG<#;O0L<0B-&x z1mNaBLI7_5BLv{)KSBU*{v!n7=08FJZvG<#;O0L<0B-&x1mNaBLI7_5BLv{)KSBU* z{v!n7=08FJZvG<#;O0L<0B-&x1mNaBLI7_5BLv{)KSBU*{v!n7=08FJZvG<#;O0L< z0B-&x1mNaBLI7_5BLv{)KSBU*{v!n7=08FJZvG<#;O0L<0B-&x1mNaBLI7_5BLv{) zKSBU*{v!n7=08FJZvG<#;O0L<0B-&x1mNaBLI7_5BLv{)KSBU*{v!n7=08FJZvG<# z;O0L<0B-&x1Q6H(napLzf&`==fN%KoVbfUH(napLzf&`==fN%KoVb zfUH(napLzf&`==fN%KoVbfUH(napLzf&`==fN%KoVbfUH(napLzf&`==fN%KoVbfUH(napLzf&`==fN%KoVbfUH(napLzf&`==fN%KoVbfUH(napLzf&`==g&bpEI8pLzf&`==fN z%KoVbfUH(napLzf&`==fN%KoVbfUH(napLzf&`==fN%KoVb zfUH(napLzf&`==fN%KoVbfUH(napLzf&`==fN%KoVbfUH(napLzf&`==fN%KoVbfUH(napLzf&`==fN%KoVbfUH(napLzf&`==fN%KoVbfUh*D^nXaw{}W07LnQrgmGqxY(tm)Y|HhL37fbp- zC+YvAr2iC2{{~6_<0SnDN&4?9=|4@<{|rh0qb2<>kn~?b(ti(0|BWR5SCsUBN7Dag zN&ovK{X0nd_mTAfOVWRsr2mqV{*xsAH<9%JP}2V#N&jyo{kN0!e@)VVM@j!jCH>n; z`nQqvzfRKsTuJ}&lKuxt`rj$(zq6$OB9i_;Ncul6>A$t4|6G#(Vk_I^#4@Se_=`g7bX4omGr+$(*H?G{|zPmdrA8LE$Kg1(*IaV z|4K>!3Q7NQlK#s{`d=;Sf1{-T5J~?NB>h*F^skom|5nn!S<-(oN&jsn{pXeRzhBb- z3rYXiCH>En^gl|{e=AA<8U25f{!dH#uOsO{QPO{ZN&lB5{g;>Yze&>n8cF}%B>e|U z`gfP~|6bC6eM$eXCH=RN^dBnef4-#uXOjLklK!_#`mZPHe~+a9Tax}ONc#UN>EBP% z|9DCNR!RT4CH)VV^uJ!x|07BNg(Uq~mh>Mb>HmVH|D}@tCrkSOD(U~Ar2p!Y{yRzf zA1LYHB#Y|6L^gCrkQoD(Qcur2n&${ufF5zbENmCFy^Ir2i_C{%1=1uO#W; zRnq@qN&i12{pXbQ-(J%HG)eynlKu-y`u`^B|F)$6-je=pCH=RM^uI#V|0zlTMJ4@@ zk@W8`>3@r)|L2naTT1%xC+UBpr2o&7{nG|^dBtg|AwUh{F44>N&44G`gfG{Z;|x>Nz%WEr2mzY z{)b8WFCppwuB87`lKz`Z`qxVO&nM~MDCvK*r2jLL{$EP^KOyPgMbiINN&gEa{nwK8 zA1Ueoi=_X-Lj9NND%5|qkwX0+Y9rMDlOaO=52+#4|JG|l{b$Q5)PFz~q5d0R5$b>O ze4+l&8HD=(_+F_0l&?bl8|Df1Kd!e>|3RTb{db)u)PLGBq5fxd5bA$)cA@?kY!>Rj zKz*V9d%P9uztIJu{wrF9`oFV8sQ=47g!$Xt;Va`JRmkbf= zKWVQ}|4nWP_5W~#Q2%p0g!+H;Sg8MYjfDEY79iAr$6iAHAI%}uzuiKi{%vXr^}p_y zQ2%qc3-uqrPN@Gu4nqC!JSEhBXRT2GMcNAW|KYPx|HtzS_22r7Q2)6~2=yP^PpJO~ zTZHA=dwcmk0>S7|B}T*{r7q*)c+*CQ2$pvh5G+~T&Vw7bA)vO755S)v5kCPS z)PM9iq5iYy73zQac%lBgUlr>ANFJg7%c?2+ryc;I{;#?U_5bd*Q2+N=2=yP)U8w(| z<%Ig59wgL%jj2NYH#j2H|JrXt{XZQb)PLcYLj7Mf3-#Z(xlsSR_6hZWvba$H4bKSm z@6}4E|KHbz`cM5R)c@F2q5hRBq5c(ph5C=%Db#66(KgMWO!lDunvqUq`6_7gL1#zwRT{|GZs7{f{an z)PJiFLj6y{U(^#{Lj9jEFVugXl|ua|9u(@oe*>ZZFZB`Xzr0SU|4pxi`d>3xsQ+%8 zg!&KcEY!byKB4~KKNsr1{vM(JU(XQgzs(P!{zJWm`k%jEsQ+hUg!0QZ^=~~Y)PL?WLj4afCe;7>cS8L?+AY+7 zp{7FpSMDj)f7B$Q{x2j6^}lqwQ2&#og!=!wU#S0sPD1@xpD5ISrxc<72i6wq-*i!^ z|7H(_`uDXL>c5LdsQ=`jLj5#$8=?NsMho@7XthxP_tpsYubL**|AtRO{Z|<% z)c?$OLj6}t7V6)%s8IihTL|_4{!djF>c6O)Q2%3c3-#|`U8w&pkA(VvK0>JfmT!dm z@7G$W|B2m%`v3f0sQ+!Zg!(V;E7X78wL<-$j~D9y@eZN>^^1i1KhQ*|{~QH``tRT_ z)W2Inq5k{a73zQ4Y@z;ZFBR&4$0ecu_f`|?Ke)Y6|2M*f`p;iisQ+31LjCJj3H9%I zK&XGqNumBf{TAxqBbQMBD~Aj9Kdh2a|0M#2`oFtCsQ*$Oh5B#)M5ur5HlhCW*$VY< zyeZWG=6gc@pNSRf|K$Xs{!f$^>ffcLQ2$fIh5BE(T&VwAbA|ekOc3h-%VDAZ2Uq3h zKSBU*{v!n7=08FJZvG<#;O0L<0B-&x1mNaBLI7_5BLv{)KSBU*{v!n7=08FJZvG<# z;O0L<0B-&x1mNaBLI7_5BLv{)KSBU*{v!n7=08FJZvG<#;O0L<0B-&x1mNaBLI7_5 zBLv{)KSBU*{v!n7=08FJZvG<#;O0L<0B-&x1mNaBLI7_5BLv{)KSBU*{v!n7=08FJ zZvG<#;O0L<0B-&x1mNaBLI7_5BLv{)KSBU*{v!n7=08FJZvG<#;O0L<0B-&x1mNaB zLI7_5BLv{)KSBU*{v!n7=08FJZvG<#;O0L<0B-&x1mNaBLI7_5BLv{)KSBU*{v!n7 z=08FJZvG<#;O0L<0B-&x1mNaBLI7_5BLv{)KSBU*{v!n7=08FJZvG<#;O0L<0B-&x z1mNaBLI7_5BLv{)KSBU*{v!n7=08FJZvG<#;O0L<0B-&x1mNaBLI6qsPTc%Q2*AyM zgaF+9M+m^pe}n+s{6`4D&3}XdlK#E9`Hv8QoBs#_xcQF|fSdma0l4{(5P+Ni2m!eH zj}U;H{|EuN`Hv8QoBs#_xcQF|fSdma0l4{(5P+Ni2m!eHj}U;H{|EuN`Hv8QoBs#_ zxcQF|fSdma0l4{(5P+Ni2m!eHj}U;H{|EuN`Hv8QoBs#_xcQF|fSdma0l4{(5P+Ni z2m!eHj}U;H{|EuN`Hv8QoBs#_xcQF|fSdma0l4{(5P+Ni2m!eHj}U;H{|EuN`Hv8Q zoBs#_GWcKq03bL25dv`YA0YrY{}BRk^B*AqH~$d=aPuD_05|^;0&w#mApkf35dv`Y zA0YrY{}BRk^B*AqH~$d=aPuD_05|^;0&w#mApkf35dv`YA0YrY{}BRk^B*AqH~$d= zaPuD_05|^;0&w#mApkf35dv`YA0YrY{}BRk^B*AqH~$d=aPuD_05|^;0&w#mApkf3 z5dv`YA0YrY{}BRk^B*AqH~$d=aPuD_05|^;0&w#mApkf35dv`YA0YrY{}BRk^B*Aq zH~$d=aPuD_05|^;0&w#mApkf35dv`YA0YrY{}BRk^B*AqH~$d=aPuD_05|^;0&w#m zApkf35dv`YA0YrY{}BRk^B*AqH~$d=aPuD_05|^;0&w#mApkf35dv`YA0YrY{}BRk z^B*AqH~$d=aPuD_05|^;0&w#mApkf35dv`YA0YrY{}BRk^B*AqH~$d=aPuD_05|^; z0&w#mApkf35dv`YA0YrY{}BRk^B*AqH~$d=aPuD_05|^;0&w#mApkf35dv`YA0YrY z{}BRk^B*AqH~$d=aPuD_05|^;0&w#mApkf35dv`YA0YrY{}BRk^B*AqH~$d=aPuD_ z05|^;0&w#mApkf35dv`YA0YrY{}BRk^B*AqH~$d=aPuD_05|^;0&w#mApkf35dv`Y zA0YrY{}BRk^B*AqH~$d=aPuD_05|^;0&w#mApkf35dv`YA0YrY{}BRk^B*AqH~$d= z1Z3Mf9lHv1%LC% ztWc{gDi#}UN>L`Ll?J0muZU4;bsBZXV`hydUX$|AM@<@)I{h)VL1R|v4HiX$$`T#N zJiG&g?eXW4Rdp54_}fQ++->mZU8g_qHe^b^Cvgd?X#A-krCyVi{uzHh5u?@P5bz5X z8?&4L&tGi$ ze|-JZ9Av)eZm}Zd==C{4VOJ$DZ-+E~A=YQCL?)-lo&;Oqf ziNnF4zy9NR;EVpZ6P{z9BWtOC9?QZyDUW35HY7rGj+@;6{s zM09z4)XW*_iQfDm{yMxWyJ`I*D3VYgec6-SdCs| zQdtb9DphP)v`Sx-{(K&mb=T_Vnqv6qJ39YVaa9VFCf15muZTg>#w6Cp>T$AYxEP+- zG?(wLG~>LAZSYD>g3*$~&qI>Rq{qNF$50DW;B&?h^Y540^UtHxpT1k10y1|?>?>!G z%m)><;*u~LvQFc-7~)GFuhp!I#s1MK(TBFGuErk(OxCDdRo7YZs7`05@9NP#{9+vO zINh^R{PAV5TJSRdqF9YZm#A~hc$v80ApJf~J&VBrmeQxB4|m`qk9v9Lm|v1p<(mc-MvEtuM(Nwz4e8*Sw5u#eFi z%~(V9pAvhQWgW??p^V1v<6V?u9sYHU{@j-;e|fdWWI_?agt1T=N-s=Q8f}=fdoUis z6_VI_xzFOr#fqdIjJ71(w~p2tQOT5XYL@X33IGio3V;R64vWmHQKDcelbbm?DpeY@ zQf<;EYD|oOc7nzbqgJKVvXcuYqh6}5Mx8dAij*VR9z%o%7QEgFSOd9))!pg6T{&_y|*P5|M8pWT3B4!k-hIp9Ie;O=t%o*p9 ziZS*??)g8qC5HK9gUtDpr3U}wl<`@P)6M6IeQUaGRjMsYqs7Fkm@Sy{rvpch!G=L!GZ>{{1^UapDA9yLK(J zx3^~&i-i>{R*coDQ-^^I*_$_S*t&J=*ua4U*|cfX*zMc5nXj)eJAV8)+qZ8YYuK)pFIOH52;xpL)V2?+^o%a$!{*|KHK5q}Ky?Af!dbm`J8XU?4L^5x5{M2QltW5rBbn5w{EfW<;%08MT@cu6)La>4H~e*g$uKpGiS0=rAo2j;9yp!Od0m>-8)vb zYE|~@*DvPg=EhE+KF!vzU(fdM-_JH}+Qd>*Q`xw29GiTV`xpP^sUcK17dGpw?VZ&HdR1}+n--{Iz62c-PB3PwL zmDr?7lh~a*ci8XWznL1pKkwYRbF4^_BJ99{1AJ|>yTEzKCF20;%wKhT`U@Z%iY1jfjxctl%=Gk zuq8{Du#qE2vN?0+Fuh*S($dn{=+UE@ot+)~`0*qA`t>W@ym>RLSFaxX`ST~+xN#%v z)Tt9oPEKZ1r%q+LbLVE=x^-iZA3tUu9v-ZF_wH=__U-J#g$t}Y{zCAI6)TvFiwhe% zbSRrYe?A*EY83nS?He78e)CTDEM-nl^39-oAay7A{=K+O}=WYSpU6&YwTedi3bQcI?=}jvhVATwPt+ z-o1NS$&w}6{rmUXs#UAlhYufEQc@B-eE2Zy+qW;9J$p8tPMW4P1!<|!P}4G{VWTNc zZ$(RumOC9DEiamWw7jTn(4o>2pru7+gHAV1SsH3OT$%zjjqy=@3ez;FWlBRryGu)t zhKiOpEqOY8S{AhI=~PoWpeakkL#K^S3oTh%3bfQ{3DcCPVWjCv!%U}*hMtxHl{1=F zbh>B=Xy|EZX}Zvor=>_`gi0GNdz!kmtZ6Ay$)IIJONdGa4KY1z|Mq$x$ymdYwECo08ss;M;7lB6X{Wrs>1m35lRv~+37)0CqnPoBUL1m801CYcHiN@2JXQ39^wvx?)(~VOg0lE%#wrt-x}bjzhBIbmqq4gkk#3#c+?q zlKG5Ny9uS@D3;fJ9R5g5uXC6VW3fx0aBA~l_m-eM)Wp&pjbU4lUH8T*xrOQGiqjB@ zC4U*ac^J#SHHPIQc5w_!Q7lSAWt5vTIHh_lmo=D@^)R&eu+#>jbQHw03dSjT19qH= z>94`Gdxj;p0Oe{mO3rL7!xtE$zL)~`SQhb^&Py?k>tKmB#!_00DRdA+H5g^Y56jsJ z%jqYkT@1=$M@*N=C|Av~)bpXVOu{lMg5gg_>9~T@=7Mr@0#p4prc@0q$A>5xDwL9P zm_ltZOX!-Wne8zg#lA{ z6qfW*Op8L8l4Y@^hoB_;qYUTAbXta~Rshp81yiXgmO&qsimF%|k1=IBp*-D1$+?D8 z+X_qc2$owhEUTO-FBVLp5R{JkSbn`x4mYCo)WY%)Mahc86beLn-GwQ321_4peasQ% z|2U>kZIsPbSf*%oX2&q~j9C7^QQ{k5320Hq@}jIo(fUW3v_+XYi{`P2_ zcTh<`Om8!mPXd;}K$I%9TeDYK7VS{F_oEy-psei0l+1?Z{s`1i9c9Z4Wq2CO{x+2G z4WNo1C|h4q3QnQq?gr)D25odl39&dca<>OmjS}Tz9ZG*`l*tdElr)rq^Pn;hEZ@^8Crz--yP%YLq7+R;S^S2Q{sT)W z0%d**%Fi!QLpW$;CCXw;lpSA`nH->yMko{SQFg1Lq-_O7b_Qj3!}1*u+PsL8Rs|*7 z4Q04J%FiK`pxm_t1iI+}TF!+sQ6433A> z1<>Rdl%^n*Uj@oU2`ufWppKm=9XC-@9-ySp1GV1)9S=uIc?){J1UgJb+1-KCaUWFH z79}qLr_+e(R~JLP0YkM1FMWWe9foD}3`=M=4y78FO*~GcJBDu&PU%a$ECAEBA`WXj zmd;=-%Qe{To>;1tv3y(OP;OxOx?sBI#}ZqNLu`h_zlh=JjPi07Ll=%AXpd8-!%`T5 zvN9c0<~yeUT1-<5mS-I-={J}v196&fV;UaEp*KW%O2iaOz!F%7X?7OVIwuaj1eR!X zl#*Lm4n;978=w@-L|F(%`Fe*_^$Vx;G^W{p9DXXMs4bS@6O^~En7&#J`Er!8xfrf_ zn8s09A|V*!N*KC3m`Z9a`64v8QBoG5^jR^S!!bo4p(NzPP~XJT9D>s~08{WJ%H3E@ zb2CcbCrrIrn5MgNih@usu3#x1!6`q4rO*#c+<>WC98)wJr|l_9;}R^1IhclNn9g>X z=3i0f>S2j)M7c>uxy_B`{TS1|JIcrfl;RaA4?|HVMxi{Lutc_DI()%&T#2&Q7)!P` zre#Z<_P03AZ85dah&|J;%~Kh4NA#%S(x}dJv_s z9LmvMlntaOo}MU4t+2$iVJcq2^zML?>xU9v5al)orSt?!v^~mIF-&O%mghPw|7loS zzM!9dC|SL+9CBe9Z$W8t#L_Jd%D9X&-4SJ1g=JD6%c26xRAEqADNsfkl*Ou8Zf>BP z^`NIspsH~wS9w7JOR=1PpyUOj+?~NP?1i#03`=_omUsk8{UnsQ-=MH_D1`@5io8H^ zpHarIW0~hbdA)`b-v*^&BB(18r93-ISv$~&6DTVdCEz{Eav#vtJ(QvupobbLDNR5L zEkG%gQI332YImXRIiQTEfG$UZ-t?fx(V)JMpp4C+p`R${oj@5=Q9`<*G|QMW`zU!I zK(&WKkF(RQXgB8&XTJb9cc#|HQiPMBHH&}|b6-Bh-RggsDw<@YFc;~`j1)6#vPp~Q ze|(uZbNqdSsr81tjB{(!{q*-en-*Q)^fY2$hh}e!zU{QIf1B|ayHr>)b$OmE*&+rM z+cn71c7Lw|p_b0OOuyFM>boTOjTx4=GxqM)&Ui4`bJy!bv-TD~F|UBFq3%=r~q8BBX zNIo(!Z}!6@zy01d_PH)_;pYWkcfCvQe#p~5G|*ESd)IjMU5a=G{A$@aLR0=qZ zaQNV{M{5-1pHhm1>8 z7%Ets8u*Rr&;94S!_&ljCNx)QqT%!N+{2ftn4Tr@+c0KeCRkKv_){uCi~D+fUe;}b z8H{e0$ZzSa!?ITx^g3h&R{BPvQiN%d>?D~L{visZPGzCvgDtF1bPn`(YT%#-(Yum6 z>?|TLSK&oEiw8Y5`XC+*iMv4}l9Jo7;1uKz2_DiitnY+4lzGGG)FF*DsgcfT6#T6X zu_l!Ji z0o=bfGkG^8#i(I8GXD_f?;au!#SPaD{u)a#rR8ReHrni|vCsp~My(5vyMk#=WqrWI zgiGA?Gvsejh_`~tYt`dq_=mXZbbNsPE$yuuQ;IlVZ#|zPJdu}AWO)et7frc^za`L+ zq%mcAhS~brx&V!AgKgbxQRW;X1LIQ6FvfLme{Glk z{QtFW`uqKJyY$EDSpW9b7f)mZ=>MERTOb#JLt**l{{`@W835Xuf0>cVDn%B{=M|p% z&#(BtjI{^)0QCSzAP%4p3j*>3C4t;P2Ot|@3ls;c0V9AwKm|Af^#LEi8HfR@0}()P zAQf-{5Y1u6g)0e2u6=mJCm_5keRF^Y4r@OW(Xk3KTy*ouSiRL4%XHePSYxa`Pb~iW`ad>8{vq;>jJ!&VlKOvs<;51I zfa*XSAQG?w1Az&^JYWs53pfcp0^S4JvoTf#C=b{HZGZqE0q6%z12zCBfLp+0;4P3X zJ7a}_3P3%;6NmuffmC2PFdbL{Yy*x04}gzAz8rWRU=KJ0en12e2P6X{fZ4!$;1F;D zcn16ea_3~s1}Fp61DXIHKrj#m^Z{l98-V@5dEhbd0mzYyu@ZnS&K zO`s*<1%v@{KoT$nm;@{Zb^zyq$G~r(C?;M_pfwN(L;`xC4=@Ut4XgqV0GELWz-OQ^ z3RZ2P2@nWG0D2%57!J$?wg9_;lfX^jC6EmTt`JZTr~@l08H3fVDHP8nb2P^<~1E+vn zz&D^Mlw5V7F%SfF0|o$7fEB<&;5P6TC|(qE9Pk8GKo4LNuogHDJOZ*6!{-A{fFM8% z^ah3l>0iOtXwI*=GC`+_PQ<({R4>v8I?MB~b*{d*$j_di19Xo@SG&1Ngaq@1)dDtsnO zue$QNKi|MC>qpkv8ElV5Aqxv;LdN;ZGTX6pM(j0&UkXeACd-lw^!Cpf0KE$3gk}rh z*Yq7Xs!Vts=a-2!6%Fx8hpg6`67;bq*e(2j`JS$s(+SN)i3aL!#Kx{cz6#DEjJ~52 zZqTWjFLsRI(V>{~8HZ8l#Udbco{?LCZZ0+7Ggs$7CT!ME!$_c~6z4z79?%Ct?BUI` z4o=o7pS~*pI+9p@)Q|?A!_4AcYM8rO9&}EK(#Bd1R`gub@VR1i(uab+#mNDWQ5T`u zIq_J6A(2lkL5O@r`3tE6(D|h5f>8_faSe8Cq)-_}gBR@s&2}n!7<4*T`YzTgm!z04 zbixg&i7B$>KK(qxr_dy4oNGa7!3ippg@3YIg-$&5!2ja`c_>*&kB;4d20MN}Fntu5 z9K=u=2awqfL=`J@PG-~&IgzNe@gWMfP zyTE&z#dxUE7K~M?FvQU6=QY(#jzx?X&tqHkM#DIvfi|aLW@YjcCMI)n50XcmK5BS` zxr?6?$ikA|YMdb~W6%w~lc3J@msqmYlz&hM9kLb%2gW6X&1iEvt8Vn!#QNALS}}gX z=@l;hjk7$IK5hSaD08U)@^Jb^#UH1Iwv|_McwAiQWnQDCe>N}X#|gg%$JCv;;Y`7T3VsT z|JC3}Csy`&2g-G$NYol&6w+c&e|z-GXM9hk0*-dZsX*_mMo$-x8IMGxjhJjL3}gCJ zzM_ph{qz~Qo0s_lLjpWknpGA>#v+8rN|hqxT22uQlZ@(%f)-Tz9l9Xl#w~7XBEk4n8XkS6TiupP?y7 zKLUWC^wH8!A>eu?27g91%XLKhz>4Lkkfe)EaM|!jr4Q!wBZGtf^?azF#|l*PQ8x7W zNdnODzqZQymb@TfuMK)SN4!Ylg3E*{`yU@qWZT_pAWK!~sI2eA!ZjwGA(JLXoBXej z^yf|KIXnS1}oc9<9$)rZIim(3)=(3)!f?;WAtjMF5m)VOv@z{LCe z0R^c4+*17D!oT;7-q8?k`JeBVel_GB=$c-X@tq0+)d&t$>2&EA&$IzJQ4gB_^Kp4C zPS4{w#l>3s)ZlEw=RXb}QUDua4gPVZ_m5}!)e0?`j2C3g8(iwsWedFt_JprCc+}!* zn(tB+lrx<}`V>5_)r%j1p`-ZoDg4+5-%4H>V&jZQqIFujE* z8GXxt^g>=b;;#6i196`(Q)_gb2w$k#nqGkUgNwT?bAld}N0CuOvOY%NgFG{JB7c%j zNJgHMxor8-Qh&2hgy2g4sWb|*@%bN5(3@pkb7owBh+<36$+2UhIA(OGqX=N&`SD?= z)o6nM>oX1h`i#?GpK18lXBz$WnZ|#8rpaHQY5Lb^n*H?|$NGPN>hGiA`1fIO{QEdK z{(T@E|2`6qjb(}@Pf$`lTtb*kdb$7-XVlC?E_s^W^{5Il{6~>8Hpo1)Ep$sRZ90@79D3&h6b}#^ca{}v{~sI&eSTUn-5fLqSCJe z)9V-_6{Wu?!?h27h{D~S#Tb+x0W3zP^bW$07%4rxS&WIrq$vG;87@g^Q&$$Nqc@LN zDLv7FfZh_F(ldy~>Xm_=Sge(HFHS`pMjJKs>2VsRw=av+@+YiHuTX|-19~1m|KlCZ zv{43rN3Db?(^{3T&P;1z-BikUfh=B6FN#-LX^VI>I-8U};Vj+|&mT4@eS%ngiqglE z=?qF=XQoprJK#1^>5HEjuqb^)SVFwg&xa-8C%ts^k_3y=4-e}3z9g9VL+ItuFf2*@ z;1RYk@XW>yokrZQaB(ng6|We0y2ouc$~VaaiPc4;m2HYpejUzWnpL8_IW@O8zsLnn`` z($76O*x3`O+SeK5kFS`aUM$y0FZOGM7yAs{0S@7Q1z-cPANN-RlYr4c5?}1kpaYN{pYa|4e*j(rkAU0272qu3jpto}@<2YIAy5@)0W`+*6@gNKEpTg? z7drv$1U3U}fN#Ki;05py$cyc=0fm9uxE}>X03m=M-~qG&ngWhMZy*UU0$N}xFb0?m zlmT)Bzi}SE0B?b3zCZzsBS3#VI5RNRK3ESZ!6C{ZS5CwICH=G(LjpznQM=+-BUZk_qF zE?)F~d*>_!Q>tJvs{m95Y5@*FL!dd(7VrRkfgqqG&;?Kf-2fw?N>w_CwHAG!_pq+37Y$}iaF7m%}1FtY)Q z04S|qLCkDYx(18ewwa$*7tc2UngV(hO<%foac3d89}ZwmqA=nXs}Z-(p>&JFhg<(} zy7fk#;OiE*?fmF_PdB=C;m@Kqn4S%zTT~3(qIBXG`%T~b)2&}8y2UYM{feXg0W3f& z&=(jCj0DC5Q-RsQLSQ+t7T64=0sDX>z$qZcr1StinCO^ri#?}X%r~6pP`dSVrQ0C! ztS5aR>`%9@e*Bh5Md=4d;d2MKULkxpYZb;h2O0v+fwq7LP%Is#n)HP8(( z0*OGZnnp7gRoI=S;r>2At)YsGTkIQd@e_l%#U9eFH$L$Uwz&k{0PX=#0F*`V5W2-{ zau&h)2I9@iKp(or*p|WlNuf=ufx!q@K9nAHdJRqWa?2ucP?BE&2B*aJ5X?=O-u&61tTRV^ zKNkBm8JGzy1J(eWfE~bI;4p9!I1gL}ZUYa2=fGRwGw>70Q8bw41I&raU}8YJ%rN49 zA|RNrEj)uLEL(X`ENM0n&yNQzTDm5p+aR_S_g4c}6O9~hF^XxpzmFbERfdL(+bpXS z=N->o0{;0$EdYqJS=*ZE9RTR74gN=D&Kk-4{6X9xw*Q}Bh^6`0|Ht0@z(sbIcibnt zW28bAE9zQNCrTnoNWyN|EQur;V6uVTfhAdzY!VDZfL+$Gy9n%tM53sut5T(kbybX0 zMYCE|R8qH=DpAyJrIlK2X-n(0rE%MrzTLOQmbUcG`+e>`XYQF{W|)~IpT6(=>Dm2p zo^zf*=l{9qo_pqAmWDBR8#WriUTv!cj$n@tU#2DRBFrOe#Upd|Y8_|1CU|#fd5OCU zR1oIag>x>2BNVER@XPVDagExhoO^m5sMKM(hcK>&xFDznuhfyZYdHzZy$8om;VaP1h4&1kEbgaW`lquhLP6z>Nv=ldlPXtg4gSq zdn}pP>bQNxRe{$K=E#fV?zZGY(EF{h2s9JE9$3c)Tt)t#zhR%M+p|v%1EJT!xdbS9 z0~Y_mHcsiay0-{7-PC%p)&04*ijTKLoP*h|wCx*V^{ zvz1P^M&l#dERwT~@sVu&uz{Tr+1k+B+sO`GduMCg$$yv2iun(=0Me##@m_&9AM zA-0|OpCm-}oqUi|CPd1f6`PaXmNXqWSbs=!kDlne>85txankEF4nKy!>88Uc<=AYi zyBVZ<Wy*TfCqOX;5b~>yhy&Q1lX+1Bv(dRMT?t}eQa%^~!TW9B1Kkaxf>*A{C zv|gR&?;Mb=Q+br&1iABW^`gv}l6QOXrihzv8tCIt^>Mv%Bb$n{*C?;jao+wxy|{fO zCeNW>y(1voaP6o1Z@TGN+d!+k1z&n)e6^<3J?d@2#_cleMAPUw?ZxYdcue0X&rs-r zvXS8`rqpw{mo^nIL7u)t$7aW)zqS7am8MTSxN**@9zCY`ZO4Ng7;n4U*~GZ|LB$VO zh#)BR)%@pII~mVi@gv&IknRk^d9=GjYWl8_8Ug3;2&pQV<{(;e@cn z`Tl0V`T*Dfw*I^R*0sBeZ^zs8`IY_Z)ZeqRdV0V5Q&97BPgde>S)rHVzxl%Ec;S5{ zA^!8kNx5WS(#%)R?Bq;=?uD?mU1m~wx+u>YtxFsCsI|@avc!dGysP21JL_wOY_4aQ zQFsSJq3ULbY&ali@9(@fZcl?l+3x_)m|o^=47Zm{j9OgX!D8H_904@2cgSB5R~0W z-@!i%dcYL?Fmb2xJHQ%oCHNbA0P#zpiSW!W`gnOrjp0{a&$z(f04u}|6Apt?&_&#i zo%Ct^VlYYEGU4g#0RAY*Bi{7wyYfQn`!5Ws`@yR~;L;Gkgkr-DYzI$m>{l25Yk$hV zea-p(D)hts>PJ7=uTF#RZ+i$6{_pR5Vd2dugeC6%#9ax-=i+69gvIV3em6eePNNsz zho0K69s|D$zA)>_O1v#A^iKHy^_|V}!ux(g{4v6ke(Yl7TrfFLFG~@*__XuFDf)dZ zET=t=@^VQzd&-@U`)GhYH)qwNYI-?L#7WcM6UUCSg4*lEa?nZUZhnu`$rdxOCgO~T zD-h#&r$5YIx1Ouxd*1)9JI$!gcHNnBZO5#Y?fQ>h+>@PbzIW5Y{ai>-^2;lF0Kd=b z=66~`yY6;&vFi>ttLpvyX#x$P7TgA^L8FAZMXr}P{C)W9cGaL{pQTP6bbOw-XsSv3 z4cf2O{%zW?)_!A*&t4Xm>SJ6R@c-9 zZ`;e6?Ib);)<|&kxZ; zk4pHU{Bq7API3m6r64LIu9~|}Dr7`J?Q1)JvW@eCdpjTOb%=(xUS8f>&9#BI5MgEC zNgf&OJK6n+sy=yy6MLLz?cr1=dll+Hd;baX8+kzFL~tm`C9ooFi%W1Wn_}k$8b$2eR332Y<`O97hPw+bEDI(qA{Fcvznw@^s z7vr*T2+bxEeae&RLaNt_*-PkXjL+UGJyIl$hMS^Ei~A5K6?v{G)+H!6pez#L9w{-iEmE4Q1lZ*^0F^@ac5g@;2 zl(ah0>*wz=Y|C#L<(X$YF(+bSp7l7tZ1g19Lq*2caq}u=kUUCRC1)mAZu;`v)Xj&< zg-PF}$?xu*wAedwQsB2$oxR6+PcLhAIRe4M)LwbtWgkb7x}BF#ZsND`?lDgIba9&| z_aPjT;O@HL`6cOz!+w4a&ifk^ZJKx6AuK1xPIYo(O5Xv!NcsKpM%>aXZ}R)ezj0+B zsZ*s1kT@HagasmJ=&gLwuS$Vbc0@<)ie3j0If)bB*fRMt`4L_!7#Ul~94!E4@r~Oun|VW%IYPEBw~mLkDWAL#?W`jT2pu95d&9-G|<4 zUv+OU)8YMZRtcj@msdHf+ce}sioZM{e3 z)y(dT8|mzZb%aS+&OpMJ)BlbUj)n0aM!CtAcSoM+WxjS9M+a1UxANcQSIn*a{Fq~O z=7K8MR(=TWywT~1^E+#f%;J zPTlcco;`xnPu8iI@fLy)&DN>Mzr(Xa{J`%Lp5fWu@71X*i2KfyJY)Pyo%+#l@jUa( zb?V(`d2R@9BK$4l4Zi+0p4DxEe|(}&6_DmFr1|wPkjB^R)IK2oiEp^rz(4i*I<*J6 zzE9PuFMxmgM4kG}&$zzO4}IFj2L7v&`*-s3!_U^Kw|$Q1y%RkDBp+9N)s+uM>eR$| zo%-Ux!Ut~w_kuqIEzj_L_P?JybYO3cmB!p9^~$EFw$-aBsMubwTEHw=@YQchJ8-ER zw?v*={K#sIzph>xNL=_b56NUiR^qwbcW@8L8zJ4plimCvgX0^rj#o=%^{O2dUgP>g z8;ok&$e4KXFMuEK%nWZtE)|w5T;8@__3BC>a#OqO)!mv-)VmFyq&o!PuXXp~e~EBE z{u9@4PD|ty?U=AaJ`;$1qMWf|^KM9C?_+yX=fSpmz_x~1J@+FTpnEGYQmD4r+xI_MQvS4>(*i_{W(H#2k zWH*TAm!>)Y#oa<{tK;+XVRe#|>YgFlNQ%YS0mq2Pa(?~O+KNP+jaZEP+pw4=H+bp< zTLlkG_FDVhOgUy^QcgadD1B=A`dvKrcFr%~P+=%ZudA*5uv5&PH(*H&^6C;_JHMBgxGrl|{d_8eu&-fB|Epacfe2J?d zPM)J0U*c{hPM*~oA5t|CC(rSWFV6_?AWoh?K7cQJ@_aIxI|5(IVSKUEO`N1*eBnQ; z?HHdZ^={(id9Cp!?%BAHVNdG7_+sl*#L4qu<4asJ_a)>cpT?Kx)L$jeZWqz}CUL?u z<(2fFB2J!b8eiJ$={LG{YJ8&9qSiIO#Qn97Grq)KAWquN_!9T8#7X{)FKx0;ob8L; zCD*xe#+Nu}uS`F9;^)a8r8m*MC#i9d8C*U0dhOEo=2w+;`ZB*`!W~e(ZM^&5iM~b0 z$5L`*{kOPgcqGQ)_$CxRnE23jFvu8{=W#Pe{F=$nfiOtNQ zk(SEG$-Gc?mD?YT?=bk&1|mD%K5G205|%zD_s+iqEn~#^KO!vSvJWgl%RI1x&$f^< zyra-p?{eiT@plq_3%-oW6JS8|PHWz`G_M2Rc}*|j?;@Oky_>hTMs>x_s_h^LqTAYd z*OzMR;G8sbed(2|{g^7_PDH(3b=1UXln&aF^~KL;|03jPuLpMcD>68>lCf3f(#fL_;pk@-(6Eb>2K zZuxIZURBVyfU)-i=sX>kxEDeHGBD{ELca{i+#&p8=+^e%17p7u`b`%9X6S&$uZ7-gh3lb1K++N$-=lmt0AsHa-W@=$EfRMZ^dVsQ z_d`Emh1;MzfU$QN`l!Y4hCX41d!bJPBmXe8sSioxQNoV_p+#m0`rSb0ehI%HdPMU@ z=EKm&p71|H_+vn5!N;LL38Xv{ejNHYfho@f^b=P2OVD2iA}caqh5ow5e-iqf#s3!c z?*UU^PeIQClm8z=8+oyL747>6nlCbc2)zJ=CpLZp{Zos-1pSx5*#8;y-vX1r73iM> zQ=Ss+|07|!mWs^3K-=M85MBqSKVGssK8#9Q$EM(shmY+ncis!u+Uf+^^y83?{A5}_ zXTYZj82T0~78h-(R}G>szr&YbdOE)kg^gU+F!%zX(6wAHI}umh|U zUVo7Le<1e6RyTAaB;MxPw2=)a(KEbCc;)}YSfjlElV~RW|4Hz}52uaKYhT(>+Whm{ zH~r~Spj^@E!2? z;1%8V>H+W*5M;Ub0q|3>_c(J4wx17t2-|;pf_fpJRqtUg1M5KOZcvthe!{E3@NfUE zdesDaKmfc!hb4a7By%eWfIGoO;%0Sx_{-E8ai{SM!EPOv_(bO(c5%DhaU!U(xiwgSdwnwxQ%jvEk~}X^ zS0Y+^oQDQisz&Yz|L=dqo;MJC5$y~8gwAWSbQY52yWG-ErXz8kf2hkfPrra3!mkD|08jtOja$GM z+27FVe~hr$Zqo6>dl~c)zMZC_B|e>_HRMGKkI3y>!(Y^^Gk=~Q7m-QCRyvvT#crmu zf2(E7@wala7M1n5tTAOxCHKg(?<4olF9UL}U(V>uZ+ztpy`0s*47>qc0ZPGD;2Llp zkbC9|fD5qVmseJTS>9{F)5 zl!}4~a9*2e^Qxf5DSap8M$DU;M|d|FHc)Wy7x5l>bNF!|%GU>N|b! z_^SgimtzG<-OT%!KK}Kej8|R%#Mz&|;os_Sy!nZ>;D5j5^SeI%@sS_ree3?qYfnse zlwNvXsx^(fD0PG@2{@j**YyJ*cKy@ebN#ohJO0q{wUm$Fl>AD&;}8GY#~r`(5C2en ze`{o04gQ5wb$i7B?AWg!!w>xZc=>1XM_)TP^QZU~SN!6kf?B1^uOdtDxu@b(tvcU$ z@FaFln_#^?lI#bju?8Y_Go^zBx7A9RBiz609UKSH1f;1LuaM1dF0tDD(m*g?;_iwn^) z2IqGfgxB51J4xB7@;}M=z5Eij^Diz@HP38QeShv#PcFSsm43ZI{nZDG)C+FDO#ST- zck}+#d(`jGkEp3X{yX)^<2{#L+0(r3voHSs_8-0dRhJ(7wZHzQ%7XQmeEt)E`l`SB z{2yKUu3JA}+xqu?$Nr||RbL}3j{E<5{=fWces2h#0>2LyK@|Mo&ph)wDWJTJdE=R9 zobf5N%#E@xkcN}CDxfW-{Q^J;Kc3WytPQqpkBJg;<2U&T58Zw+HbIF^|Jf$x|6-FW z1triW_+>!cEa3}a4y*!k7xC9Ly)HhoJHQ6C55HLJ7UCCa+EL_BIpIoBh-?w4fUW{N zpo_s)uDtFbXVDL;ASePupc{yjdZ-0bUs6YYPzZd&08@BUUI_|coS`KwyZ{g#KM*@Z zzz;;u*cAbx9p_Y_t0PAD5h=2cKtPCiC+#V2=*|3A_lKNU25YplK;oJ|eLw|3DreF? zgY3l9A=MA)FVbh8k+?y0yVB?nXv1MiKY~8!A#NRgi5nX~piT=23nZ=#dpopEqc3?i z`8To>w^jZnEpc}KM@dJJN&W|2byeC*TEE|*ior0t0*PBApV2hsH~JA|mo8~kLqPWY zrTh}NOxYKJu_|0oM$i>VTrqNaTGmlW_+#|#`ZM~O)Ssz; zyZom9Gbz96f408qf0^i;{%4op^uJ8X|7_de)SsQcslQCpuh8ugmj0{ze;IL!{ePbJ z6o{PN|Bb%genvKv_LH>4+5LZ!bOf37f0Mr5ekT1)+Rx}m=&PpxoAOJX>Ho&2#M%Ad z|a znIVggT6Cb_lZjZgI_brSEqd0X{ii&cA&ZV$bl_o6CSuWQz>5!C^sGhuAMs>{EIMk@ zfk!==h()WndGTS3p0#NIpeHkA(NT*IJm$$nELy$Yiw|4$tVR3Z;mHhHbkw2)L!L~; zqSZUS_^?IKTD1RNp3IO%M=d(=Zcip+(Q4R>4_oxCMf>05$qZR^)S?6L^<*Lzt={Lw zhb?;6qWz~mnIVggT6Ez3o=n7|)d#%zutm>WwEu&i%#cM#Ejlpb$wVw#{hAjaw&+=l z_J7Ee8M5f8MF&3Y$wVw#je7B6i=MS;|F3&8Llzyi=)gxjnTSQJk9zT8i=MS;|ClS| zTvwpQAHbJu!zli2i%Xw{UeNR`^pd8RpwDXhqDAL@%+(cpCD39ofbZwJCUgt5u`!@! zC4Nj~wak=7&s+2bO^a>+Z@Bit_$D8N5~ppPvFK^&ppIXFHf39dHu=i?xJQ>*bikrp zEPBAA$1HjZ+T>xuqAyx>;Tcb++@hPHO+I@pdeow)piQ0^Ec&8F7k$Vw ztbQ!|qD2>udotw~-DJ^2&?Y|-i=MUUs70$!dwK9%biks+&`r7@4q0@>qGzE^{-YMH z9{1w?79FtYFmx=>79F){|7Sdzuti6pO&vxp+8^=q9Jc5PbS$41?f*?LK5WquXp^_7 zMf*SNr5m>Bh($-CO}+U)=h0z{jzGuqW6}NzFFtJ15sQvOcj$KUf8NRu^oov;SacNH zq~-sDM~9(J86(gp&rvJh|Ab{9I%Xd_CU4RHvtE1{+N2w?=qU8Yy`(({|BD_Sw&)17 z$y?N-{a>==q5JQ1?L?r5G##~M{J&+%L&x%C(NSoVmVeT-6Sn9Gv`H&!(f%)cHp9@S zToFyn+#iJ&|DyJNUva}bv|pzEfcBfU-=+OQe5tDl{`vzh9fkI_y0rhR+^>dRIt*Q+ z=?L_AyOy_T|CAdqc?v^|?S37nZ);T@aU;aZexg9`X~mcO&28)z3V#&7IN2v0CY|kU zz)1X9l6Xnuj7~$+Jqs=VIW6lLvi^vj^O`5=26g&#+82Iw3;y~R{KBuf`A=qF@>>dD z(iOVOqMM*iy@sK~w1bqT2U=u@@%<0F^cm=YrYE5XbokFu`MhLAMUw0JJ!1r%|h&hLXffIcABMG#BwrIn^}dLfZ~N%N|8K zC+Q9$Cv__jdGTexLHdu_pM@{|Noe&X`GhBQ06L`W>=5)JP4_@|X!3Xww$m&{17)BhX6ssYz(RrstspnqGxA zHVeMx(Pb7Lvgjdb(~oAMBRc=;cdb4EEp00GJ_K#raTZ$Iu}<1_2H@=RHAB87EPVeK z{6G@^C}lGGLtF4?lkiRYlJ9x=vu$n}mY}1Wz94$0Pe7Zx%lkc#_FHt=q9Ya^wP^ph z-S(3{Sq3fTuf$KRpF`B0DPLV0zU2Q9e3Q2>O*;m4{SGD3U!-3e`?G2IVqbm7vmdbN zA!ySVBhcq`T}3tRjJsL4UIX|hk3$wcYtiZ{S4Q*#(Be1Y@4TUpU)#%D)mr(KS$F5a z^`>+lI4 z_oj96_HT6TcXIUJdl6ZB3vv3p$Sd!f&L#`-`a4@&PaVt3K;zC`<|pB;jjcO(?X+L1 z7kg1%>N0H7cVBYjz9laQ{ayNHIhh)0+|3XB`ucC^=z_3&adPD|6o{Mx27 zb;fn8Cg|_6^yM3Dtv&UPd!%>qBE6m0yWe+cl{c`pw%^99)#+dH>8I7NIC`A#MmUus zZ;EgXcpHu#}6UUqaWK(~({;6Y~$0P%} z>GS*W))T#1>)ZXOtuOoZZTN{7JG-R;ws5)HKi0=*9G*w}C;D#Ked>9%&pBbYgFjF8)8E@yS^m7`U&c2d7<*pr z^UBxf)&77xK|PoCZ;xLy0Y6{%Pjz)X=i|%HzqtTBhxy-Q%@2%TUSP9z17|Zo*!J5` z^c`!{YmjtB$ko1lJahN1=P&;HIXXGd4t^JQP=H@+i!bn6R1R`qYsKN()&bGD!11wLo{8D8LXwx8hzK4<$G zUf^@KpWy{Q8~Zm}^Uq;k70t`0w!Fp2)&4QQ1;JYC`*ya*)>p0RXV9$dC(O_C z3esbp$I~`IHum-T8Tb50|FO>QR()6~%@D}VzB9a>&bifNk{s-N{onak1s}+GuJRvW z|5)d%=_h%)((_~gFt5>V@7m%LoK^kA=ik^*dkN0UzCC_3901wa-)-A(%dCTDW8XV} zBK`9iFZOIZ!a=m&blWt~iTyM!@a*lU-=@jNzWsch$Aib(`kiBdX;;y?+vmIFJ#Fm| zanMjc51VR;)hCy&WSXzH^lx!acwre3~bt3Q~VqJna_ zZ~A}w+kofDe##M$m3@1D$gqPx3;P*$&}{76&o5%jXXoR=d?`7_Mon(^rGLiy4|gKgAI6QZhG;_mXC^Q&GO*T=2EglX}t^f~>WibvDN z^Abc{2DK6&mO zoV4oI<~fHFlk#N5aG-NDFLpN($Fti?4&vH+Hcw8Gr{Xyc;*~FMbxS` zQu5;ZskhpdU*gDVYiS8j*XFy2sZ#UZ!%(UD?qR0XeD^R?D!#OhoEA>UmlakzzMR%g z;M?uwb{Yh%^4ompv}_uEw`0ZW+pA^0)0~p852K{y>%$}|`T8(OO1?hKk&>?uW2E3q z{X3^6)9{^Va%kDom-#lzi#dnIw1v(YqJnT)yHxFx*^QHaVXK`_SyZ&Mw)GD9Nk9E)#{8$G~ z!H;#&6#Q5RO~Lm%D1F3sp1i$!jy+tn#LtFYbKh~jB@M9f11wYoIQ}AOQI>t|N zdcf`r$>`+z-ouq-I(A%geedCkEt`x^t{+?cJJ+OSdL}M~e(d3gkxS(#)0h6K?+$WG zU-Zq>{Z#3icq{$*{-?KHj9e-|rM`YTpGwcfTl#kY^(F`-n8Ht??@b^n^h|V0eKWxr z!4!T9eQyFvp=Y8!eedqDv(Bsk9vn`fF&qSx!cWzmYXi`6=zInQxRLhIB^zHudJ-zlslTs=4GoC(coUplaPI-IoDyhu+!ZeO7F!PwJZPc|8~Nk4W!YM$;U)AHid z>AO#FJ=tWGrEmA2j3YMi8Y8j9!{W$$JJ;2hp`+vp_ zm{LE(2K4mp`{&r@*LymZq5_lYOZ&y@-#mTFSzkY0+Dbpw)1BDUqvQr+`A?-EdpfkG zzTJKqSD=@^w|=+B&sNiLruwP6U`*fHzPI)hc6&2lOh)3gAurB(4C5@*y*O{yipAaF zK9&(dFV3y9xVSyuh>OX&aY>8N$Sb3c96u?qsM>iwAN4+Z!g;;WgC`Hyw;$}^xzqZ5 zd3~~<`=`-=I8p!MB+uY&{Yp3ezDJI?XPk+x^tZ}{rN673UCNWaeLN~<`0-4uv$t38 ziYM>85^L*M@b<0~$1%~{dAz-|RSrjPX~WjPAzuIF@eC|99_+tCKBC**x%+TiJHPjm zJRR(>L3@dFz_fA;!%E#eL+iYj%gzliO1fD~1LY=zr? zM-S&xfl2hUDuAV*Qw4bXC!S^gWBOU=KQ^BA=xsmhjMa*S_=mmt?rz?1#~y+i?M|B^ z9~UpviL_;fGuUJA3UuT6IC}44K0muv1Eas&ZC|%_vmK$y^s}j;IDNj=o+AB&ZF2Qa z(npi&CrKZDuHGs1z475yxY$jM*Yo%8_Wcq1=Y1&&&K@)*BSPY0B@ z^(YHIInSSTYD$)As~nQgMEg?yr1q0kOwvk8W?$aCXv!=0^=N#~@^9I9@}JCpj`=^y z@j81jkbRaavDRvD<7QJ|Q#Z%E*HtzL*o;2fAumWhDQEJfim<~APh;17MxZv7lIILr zM^CPyhouu8J#iex?ryE)twmzBZI&L6UQ)ih1WCb;gn}Q!( z1100fGLS+)wuX{AO?09Yo1d5;QeT6TPZ25flk}wIQv~`q>gyj#XP<#o`k7|H)0YA9 zY|@X{&piEItYO{NXWN5hp-tvJme?|2a0mNS@l9Xfb-mmcxGUNO3v$8R!eKw9zH`Cc zQh&FTd3Stk+8NV(bf)Ut-Ro{Ftgpj_oy)CT(1ZQ4uv;*lF7ZqxGP^sochYG$-HoWF zFHMqEKS^7~rfsdy?CGYTY}(8qebIN)Po|$feTFAT_}lvW=?k&jHlfYs)2To^EEP!D zOu&X83)>ZpoVmQ^RKd1>E){I_bFE-oKbHzV*w6ICWv82)-z4KXG9oZUjF9=0Q})ISl=$tgu-X?BhEQAPh!81XKV&XoepEsa&_{?=7n9R*?NM7R1%>@{Euguw`ifC}ITMLWcARk9*{3hCwCF_yU}e1$4e&}8M)FE*C z8~aofCrE$DV-sW0E;4BoU)l>w>WLhYM;ufiWA zZV0*5R)Zo(Gda_!Gc5UlaZHO_U96X#SeTFN8k~uN#Db=m+tQD~7*Fcm|AX z{+Putg3&5WvJPAfLf7s%O;1}IY-ice*{6&j@ z2!03r5GVs;zXad74*1iA$HAcH_gnlP_`X}nJ8|=xKWFg=;Wxvt0>wb=7vURs8vX>~ z5zwvq9TtBK{u<$BFr)d?7C!<%cq@4a1wick@Qs^Ev}k^_#Xkpsh44I>)cgsH zKL@`eK;FTI=C4`&1^C18xUKW6bSz%QvL?_gE)S1kS-{C;>X zpbCin3jCP6gZ3vp2}U%3*y0z!FRCH$#4T(7qQ&0 zEq*zCUoCkjZeH`}EPfUIX82X07>NBMeB{APJebt{35!1rzv4FX4mLD@&Ek*3ABNWrLO{|F z;u|*(f06JE7}xwUi+>h=$zJjfRyBXc;!nfxht~qCfY`6VH*OaG9N|eYqWQxXe;$6( z?c|-fWzAo-_)G9R;D-a!En`#yZ*%HWR?9t16#-)!+K z;ja*$2a}pVVey0TEB29hu%Y>D7QYGpFuZOM0+N0Z-?$d|i-c#uxaN;p{4V$<`^h_4 z)%+EU-w(eZUJIxKV!s04xFPs+geSp><_}x^5%@(R@=n~c<}X_OGw?g$hd>z+`z83s zO~9WfJPrmmzu)3d!S^+gcjD$Xf6n61z;A|M1&V>#FTywOJp2j5BcNOJJ1qVp{58VM zU`F$&Eq)Y!u#voj0wDH%_{OcmA0s>nS~S1e;;+MBAv_NzHGjh5`wr6n2gp0v(EK%v zUkHB~UN;Bm3R+Mnv84&v=_{NpMpC&vG1~tFm;+Mns-9z4qo7em~i(du58GaQg24cSm-?%#X6NE=V zx8`?P{AT!TgqOjL=1*JvF#O;l@(v1s*!STZ*A0J+@E~Z>{APJebt{35!1r zzv5o<4mLD@&Ek*3ABNWrLO{|F;u|*(f06JE7}xwUi+>h=$$jJ#h-@X53dDO z0kL0!Z`>^WIl_}*1PFf^-?(}BMfa0;;+8dk(c&+`?|>fyWkB>x@Qqu6KTUWX3~GMA z#lHyO*FxTjo7em~i@yQC8GaQg24cSm-?+THXn(>Zpj-1hEPfIEHNwkaM)RjFz8`+@ z&Ey>v0I~1GH?9o+7~w(CqWR4hzY_im;dwBr`4bjD2*2V1@(wmMf6d}I!5@a#4MITD z58@lw0)LV43>eq^F^k^?zoeDCgH_F6vH1P)`{A{KDj@bN@QoXSKSy{HjA;I_#UFuR z6ejP)Eo=Uw#XkeT1AYjU0kL0#Z`=g@X~N@RQ1kmO{uF#)8+j*gUi0TH{tWzP_*I}7 zi2Wjb;&ASgkE}E zjUzMt(rVQON{KrS=71k0b4A#XUKvp9z+W2JBqHB>4)q6A>B)d&J9JI8x_EW9nk;kE zl|2uGx@)UdcX_oc!SA?^^zes;KH=&{(YqkJy@b01s{B|$b%6-D04k0L)EKx37U7F4 zBmIl7pe(PfR_mu~RWn!w-4EBQDg0vm5&S0j%g80VO7yF~P^->@bo!Cc*Q(PX(aHDG z*B`A_;kVVQ%E4M?*Z&Z41H>tC9$M-@(K+AuzO`Ca0;#8R{2jm#O2Jm{5a|!k)u^7o z!uD*9vg<$i%^KAV&Vdn-uKpL`OZ}^JHCffad?UT*a{3ln2X^`w-&n1tzyPQOsnWlA zMYTEy20$gST@Ut4|0JLmK+8`8arNsXJo(1~)d6;ZWc53U{?K1mt21EkXVr1~W_)zP zGvlKlI@$OL6Q9hT#=bAFMiqmmm((P+zxqPPF3?UbD_h`zo4ZfKK;tJS``3izyL^>{sjDNu1{0Qiz_1iJU`bCpk5Q7 z{>rOrRpGCaF4!SH*TPiS$7c8o$cOQ>DZiie)h@~h7O#s>-*-)|DhFMl5~NGNAO6L% zS~Y~9P5Nb|-|=fTY6V0`;``sB57elBFbKjRUHYftXH)-U$cw9#_CH;tD&AkC{O^lT zfAPJ@5SIs5q0^;bgiJQ+oApVM^cVh~Yx>iyi~cEo{F?dY9DFms%t2=}zcfkvUQ(lm zL6tB0{B=Qj^Vb@5GW${Dlere`Pri~l6fFK~a{FV#)7Q5MbTa#?t`A+?AJkOW4|B!Wp~oYKvQFK`<28S`$1^i{(6IZ{U|3snH$1>|0C6E1o(k{{m5i~ zA3?w8)2zcm3CLFe4EoDM)oKl#2HEOQpnu_GtP_8uMh$%;eteuGeikf%^B~>$ScY$p zk72@@tly_de<6=K_?K!`-V5XBrz&5q3W5O;0_oD9fG_FK;b${H&5(Z6O|08N#h&=| zBRABlWl&7~3VyouOOcWE*Kf=&{qv+B>|lKdM%$D3&jI31{~U(4`=?od^bnuSEn>g& zE%bd5=t^$Clz3ym0y>%fRO2^_{h1T!gVmno_9uj|=Z7iiZ0xUMfBibvrsa&oisbgA z@QwXdXxsh>VOjqz;U{zJ*bnThQHMZzD7pPoc*cGOv~Azif2#WN9pe7r5cdZlaDQ_9 ztM_>J*P(6uErcciEBMJ=A@++q828{}TlV9>82yTB?!&=!Fnj${^hfVt?S5yiiX4a^ zKT{30Y8EVj^B~>$S%z=VADQ0&SCIZ#ZLKN^vWBXTPya%IH47*pejPt;`tT+FHDt4y zKLVsb9VYEI)>3bdPk;PA<_%DGKY0M@(yxS{OZh{jKlDtEno#6>dwlwH|5>Bv!3D4g z(xtx!e_CXzgG|b={>$x;he+Qy&i(_4d@}y}(M`A?oCbp+UHW72b18oZ=}(l@su?i; zhWPS#5$*xQU;v~`e-wT$>GzQSaz5!6fEUH5zri)lM_d^w0O``Ngm0(6gl@X)XApUD zgQVZnNgacwBgyBNL-5S})d6kKFI&xDr?H>+yR2=%xtaL+VU2l7?vF2i%Ui#0Kxbor z4EqKD%>6l-|F`7!*Zxn>zCtb=`w{G~|AhSi3D<_$xYd4rG zN?!kGh&S~=0iBKgbJ(B$DDx7S`AB^JGg)8Gp&yB|2M7Yd-k-}OTnPMN2T0dH%i!Dn zbF2Be5_xe8q`&cGjVk(W)|b=q>94XU;Un%4r~v8G?}wjF`sV&?ne@YdSEB|%;BVv8 zpZ**2NL(q%1L@MQfS*hH7f8SKKWo$&Q2!C1e!;&nZ-TR+PH=7N`~PY9aq0gev-R~F z>HA*HJw8}@N&Ng&_sg|v46K4VkS_go_;KlHxIeG%<$1;R>>GgD-SO$4VNW6o3gKPA zPnUi%GIsjqgwxHBrSQcSkpAFTcs>Fy{C52KG4odkJTpFfptBjDJFvg}?~G5-^k2#C z&%rbH7ofATUxNL!pRZQ4Ao|7R_KV<&{W5$%$i{v-_IF%OUjn{slh0oYp2>d!bT;;@ zus`!K`2#H=+xycx^rt_?wE+x(Z1tPbFZ>W~1L{Vy*AJt=_yN{;ALMxwezwnNy3s#0 z%>6B>0NLsfps#*|eM+$WvF!DS(O>&(o(KMnITqiZ|EG9nv<`}iS0LT^D}`^5zpdtf zGyjf~e#KG7KZv{~e*6cH)G9wH1sB<$O_zQJGEVx)WwJgs>5r5C4%Xm?!Q!hW=baRQd!nB4w(c*g!Bw6R~xoGk0>v&5y^A6UVD^PU>j z4I(!sw_gCy*xvzd?3X|<-;h547qQmH0x|H7Tr z2XTi$B}kWk2mD;p50d@>&rYU6-f;Z%s4{A}j;CelBDS*473@)GC#Bsmigx_elpjE z{YBQ5t6)?mw?6^T*q?>A?QeB|-;e#t5$Xs`ekil?Yv*$a{es7+chL2Y?Da>`pP1y{ z7Lo4}X+vIH&^Ij{gbt*M6O~*+tj#{c z*cpuTfS|Cs+-}kKYc$lVA}{gLLUf;oIq_Tb~BSranIwCH?My;ra*^_tf_Kc;)|MOcUP> zDnPpQ!|?6&r~Wmw`}0-O?^mAi2UH0NfmG?IJHO?-pZnL7+B~7k0~SFPq)UHQWVpU& zy1#G6M}YM6>RG>niQAH2e@2Km*Pk;&*JZwb3}OHL&FpP}4saG^b^a0k`7q~8fS+fe z_Vr_p>#FQekHa(hI|rT3^|1r{k&lr-uyiJU|4nxOut)0eaqjOxV*fq&X}ABK5nuPe z5op^DqF+{3t%86bSY~~FIgS4MCs_Y|l751p?e%F4{gE^DGtdRH)sLXx#C`58*!Y$B z{ySgDoDYg$TC3LZ)Aip&$e8}y0iEgmHc9${&$12$<-Zv}em5fQc@eh*6o7Q;m%uma zXR|&%NBRX1akc|&b$>K|l=HL5jpCd8qdD}?9p>yG*h;?}nRO5bMt=eQ^$%C8!qKhu zmyoMOE{eYj#4V#g^*gM~!J%))_kT0K0>qo~6@pGSzAA}N<}P6W5YJ|MK*3+8un#Y0 zAKJFR{AcOUudiXh<6YHi5NuU{GJYqJ3jtGq{3uIpyp?;xUY?6)us&Ww)^-KxkKaw6 zK_=_tF63;t1O3^@n0r7b`B!fzEo4ppOVGdgXtm0FTW0#@$gLo6^vfmvV~pG5tdSpz zAHS!G9|aL`2BaH5lkf}B&-D6p4ta4^q~CKh^CLJEh);j1iZh+WH-S=+F8vPp_V`_T z6LVPxzb~jG{pmNcHWu8P{Q5Ek&-Bj`XwyH>KyP*b)r|e#u* z5kCsLLAv%Ghi|uUrq_p2(l7cf_nu&@@iq0EloPoLd^0}A(T_e(`+=?WWq$F023=&0 z{#o>c>>Wk ztzXWgKldfZEfBXrIM~E*Ex`F(15RAJKTF6jumii$LyL}~WBUSqv8PmRYdQmCg z7nvV`xC?}b&+=Roh`UJm^kII}1q$zLP)qkWsHSj(>VB|6l^$wP=Q|rzNegj@8`Q*W z8`V-rgBpCGL7i=HaP&9C{#$t03|Kwcpw2zqpehC%RP);#l&`-*&AbzTph4BWt3h2X zX;kw=4J!O-gBp8>tDpB~_UBIU`!!I2ef2uh=;pUx$M_u>e&n)7)q-DloZp|}ZxBC; zKZP%@2>p%TeQFUjV?T6xqZ;Z#_pSWqO>CAna`tYYS|L1*KZaik{}8@7Kl*{beQF07 zT;K1+$)7Ufhlo1_#^3Gz9<7r2S>n!svsQeN_~L(SR6ZasM0m9LfGP%+lb&6Nss9vc zKaA{rB&7O*kGS<`o_R*%#>Nk*(_oFTK;p_ieL(F1;_{roydz2Ue;86@Ky(EX*Nj|1 z%WBa$Ptp>12HA=npFytl0Jgxw zdHN+71VP~c1I7Uef>MyoO`w0Mi7^V)kExe=#v-y6KSCd@LN9>{(EStI3HbkHpBlm! zH-&!T9kdPlcK&CGZz8@FM67b1Cw`H*Nnpz_NJZ3fe)F|*{dzz1A;@-q8_*SAh>giH=FE>$4&r2dI&qBch>UT<0*RYo zyp8HHH>mZCiSLdysIJd6sD7<4adYUN1H&-cP@%kv;tw|&i!M93IeCacW`a$$} z+}5ZTf`q@kUoEp1$-_6U34ZzQq`4P6#GeI=7QY34SAC-jfU&RaR})|vegS?J*vfUG z-?YC`m4cu$AjaKZ@=-aONBPRrA;OtAVNgYU#=SYWQ3GRr%M`+ZaN> zCq$iq(Ldg=%6?3~|7gED^C#qCX}>C7NUuMFzG@)v=x_Y9CwqqYQR2J6+`oG96U3J_ zGM<3lAE$^vdyswt#LW;czn`_~eQx+X;b2Q6@7QRJyZ$W_KiA6m2I8WGTiTgxfVfq{ z)6gTpUcWj_{;b2F=!6GyS%3N3xON>OPav1|S0Vb-N68<^W&Kr*{>(%4J&?=#s}%k6 z-bQu)t!{l)5UzNHzCPfF1B3_O#ry!og(STXGS)za6Qk52;ugo~10Q7$BTlZN61T>+ z;R2W^EReW@&m7=h*S#hh{SM-bKGUdnJnrdBT!CDBfzg+^3iSOzT)FdCsUG4do?w3b z0^^u;1QOSRT%DHHqH&(lA4K-zR~duA=u6x%x;<(1rL5vkBfI|1MpX$GNn0Rsljxqw zKz|I`jqfmD0i!Q*i|Ed#(U-I%$enwNu?x)gAyZ%UXVG6rcOggpDEgJ(rGJ2Q=}KBj z-GlTmbenS2_oF|0p1ufjS>FfHubAh0@+10p4(t06`i0vLsF_O+#05P|YCO`l1JZ@X`Zn;{^wjt}h1Rm%I=@G9{PoS94eFSD`m@?ZMB(9|enG z{Bry^>{sVXfZv{w;B!7AA z1Az7S>{m0V_p3Ef_Wu3cQ=kJq2u9&0a}o3x(VYZCXSsI$)_&CwCc!E=|E2wE1MGm8 z%uS+S_Dctp50qK^5a*;^uVwCejXT%O5?=NnP-7t3Iw1;w;`Ikq3rMz3NS3w}*G~Vt zf_d_CY_nd-cKuL*{>YW=V}M-N4}SE^ui`!hB0|h1aIT#INjT90GBpgu8B~UVyl9!c)*^fV~cwAl@IK?-4)x zl8}o2a>$XN5_#fJgSyfX@0M}nXNV6}v&RG?SA|p=5O<#V1>(+viCaRd0*G5Cen$;? z0OtMIr+LSA6sSuQ|M@R5{}MUL!eJHImhRsnwfSGX{9VfXcbm%WpKal8<^9{MGW%!r zDbfGB|6kX@4qduS9&HM#O9t~UWmaY+6!?6nFDZfN2lC$f%kiDPlIwPO7~x z*?zL;(!GV-x1H=SymZ^ifx;JVJ2|-h4clLYNVQn`VUVKM=KHZR2Ug!0aPk_L#}+q_ znUt}hG<6w=u`l`cBQwhgj7wwhyI=5L-}|;7b4vL`r<}LvyJh}iHCg=rZTXFHJQEV$ z?fKi9G}9H`7K#hrWrgbUOUT1KkoUr+YkygzuStHd3aCrAOWi){wZG2q_PZ{za#iiv zE~RYE*Kpd1qdRt8z@g*vmqj}-mZxrKDO(U!?hL4BwowObR=w4`?Y#ZB?Ru-t7aiF% zoZTHzNAP|A-`-T$y;fmvqcEZ~38rrdsGo~Y)n=V-@3xc}sD9+4V0=$Ny_0%~E5EMy zV)#CI{u=}8l|qBqxQFzE68M$yUkx3{zsDUbB2$OVFfuPjAWlZ76F{aLnX#J#YM0a# z;aEDR4}8PQ|84o(j_ROv^E&FlkIED_7I~ie2Ix2&t!`eVo)(dre(wSGu*ftfsi(WG zbZYaRy3Hd`>)8FwOVDYtbW9swajB(LonMOWDs;{q2&gY5=7qk01Zl~U%$EW9UC5q$ zrcoUyZ*lq7Ww+bACV$)Kt)e@9*=c{tBhPccE$Nkgb5oz$W*Z@4$zxQ~y(6HiL3eKDg9cMp-@l}G3=#`_t zsc%t-cUtp@%rA1bwGuxr9pq%@l)?n_8^7mFpU8-9xmL)z*iC%}oqM%yk(&T=hV}~l zMB7HL44%xR3&=eoay?f4IM=Lg$DKCQjV|rA0S4~k-G?GSY{{Gc-mY8OZ3z`XuAKf+ za<{%_Ojm0#;@&yODqGS*hW`TGOvI{dhLaPrp?TgL?8 z7h<=vC7_Op{a2pbJeC)&JO%UZOT09*v;WtO?%6j7)E$ZGnQ{f3MUT@~l0UhgZXjQu zDDUL&(OCXOR_58d2ey{2LUtM1F=QV|w5#)Rr&W}id?y`unS;F4busfzRcpYx&iJlQ zQWsBK26X#0p%V^s-W}gpyIE)Z?eXm+=?o(~`Cve`iq3$gW9In$ZE*?t(K(0gj?RF3 z4Rl(Ejhbp7bAqT78mw`+prRcwr)--++b`yFp=xZ^06w3&aJkdxm9rkj7H zPY-~ShXU#bu?u4JfMfTeSpSziOn??-$MJnT67#UlU1YoEPkTQk{mu{8vGo^XD`43& z?d#T{dm})h(#@4p4zVZa=A8R9==gGMbNZKLO=Lqr&QD64ZZ30otjs0wrGC1Q-IFNG zJbp}HFU4j=fLvXooKug3F`FVg4=x}p`PiKPHfM%1d0j_F-W~nsPSQpPtue@&QSxvWowA;Q+9^69z8wym zEI8v;)}&!%H?@QA15WRAdw^rx$DDEo`Q}91b#i~~wXw`U<;bogdv~I&w*A()th1`( zPS~uIr0hNDkG?g)9#uj)Xm`2ul=i8~m({oo@@nV)WdfZG=zK3x$Mosjtwfo#B%e#@ z$eH}dsf)P!(mIb?DmD3bh1cYlp}&K9Mc!flmy%|O)kf}|cZZ`cnI%2x&vnSl`_8wT z7kZGZLvC2?zRj{r`L}gqRoj%d8%K5?+4Ca%K}*)n!~L;5)aJWOGq=i|HeEt@>{LMA zEV>}Rzx2lXi`11|TNaV+NtD%fbtM!}ekLV48Vr*}!54Yak4H9XmV7@a?NVNyhnFb^1 zoy6aqp58ifJGg5@6!kS)NEsh8FZmu}|KwWy39HTZx!Hz!;sQvhHWu+gRZd^nDL{{cwc_(|a zF@My#HT<4)-zl;KV(%wg%Lb5}0P_C#KM)-d>*KoLp0G+?ov-hi+}Vg;$ovm3h#syE z#MwyGM`V8RQ-AUf`m>_9I^)&3qc`BBY}%*<8M!XV`|8up57L$c$X!HkOzeWhGHp8$ zS14z`pG0SPQI9|0?###I%zn<$vC%*v;^-~5nO zHu5UQ%@1#~H%lwY zIithPyR1#4*ys@(udr;$dO~`qTdU4m&{>-nR;zD_>=l-*Q%-B1sLAheQkImMDW#4^ zNXPfmYSk{fAl87S%q09Z#~elK-}q)9lI zmZ=x>_`+@A{koPUw{ppG<_*~|m2cpDld$jR#InA_Q4w{iNNKZf$oof(lytByOk|=BH z*{WHQm;3k&$ZzWBTAuqZ)7zXnl>7LSmshI;DeP~n@f4i78u@}b@hh^MYotA8?ifH%@^0puZMDu~qb7f^bQMwa{D zAn%pc>b3Y})l2L?w+xaOnP22vM3>{o$uM@zGf|lzM}d5kXb2%+v(;zKT>OlE-Eg0Y z&7rgK>Llr7`z}4#_>ox!7m=&MkITc`-Fy}jFV3E`iwR3T`d{PLfvHD5)j55n5`GAN z)umq1b$8l+%BM%BB*9=1d(K?@2Dd$pJ$>0oyEc*f@q@GIeqZK=eye^=f-kkNRn=*) ztIqhro_wdM6W@2*vgeFTcM6oO+j~FqO`~*kgpA<vxdxow3Sd)>a?4+JZS<%HIs+n_Lmm`HH3E-uG9>CP~^( z(ijHvTfMJ|{2y5ICJk4^y*bhQbLWtiZ+cxOIzpR9f3w@~{6sAS`Tkcr89Ju(ThCN7 zl0Uf?%D2OQ2JL$~N&em$Uk9Rd2p#$E*roWs^&~px>6m1fdJ`SF7RonSoOJS^@~+#a z9um?iL`R%Gwxs^0P0M%j9!q>vExIdj`&@ih(~b>4`U2nX)N_^e%OH^V619k|-^w@r zQkEK0M0qGv0>1~y`-{@`b*YOpK;Ch5E7vVwg=N#sS=U@*l_cowtw?zn_wd_feBXqn z*$(zb*w~}CFNxsTyqYLPKSMn82qGLb7*E${OOumWV zJxe+u)+jPh>-q`i@6)rYTjyuciK63A)XCs}L+V-dnr2fF25ANYxRJEC(W zeM;JG9Jw!wobS6{-*ne_?ut?>molfDQ%v6E9W3ecCTU9E@@}c#yeH_S>E4B#_7wR6 z5Jr9+-&eLNj~VZG`_UJK<^6p4arL4vQUT(FpdXnJ(pJ7^D?QVHzGC&Cz4`a)5S8Sv zv;F9w2C6!@b{2gH=%>nODKe5z`R+mkzHh+FC;d+z%Os9Z`94Fs@hSaS#-})GqqzEU z+Q!=&u+Kh8A6ozu*nd*=PFr~~b!Klw>FbG)`faJHcF!nGSUPUsb4RJ}djafLAfH!D zUzK*5x8(KQA!E)gNUQU=zu3$qreQ+Z7(iFPQ86R=Ecl++-*rCQEE~1?_F*P=gqp3E zrVM^;$QhoV+n!xJkD{Ndou&UvJ5M09=^nzZCpTA8Ph5AaknIPRd-=UQeq0-xwus;V zZgy);YRSDvoR;*^m->p+chhr@t4VUwU!ve5vJWPebsr9jY%rf$N8hN6-VW-m`F7T> zN%gk5Pn}%FqefBsncS21)bXv6L_J-$_&q##A7L1sHFSQ8?90)Mn7`$9-MU780jZ+tyo6xzC^psjojC{lVf#$$ZYJGIjr&?+FW#| zHrLU%(^gyP^{S8hEaZJC{={@LxSorSpd9^FbyNaB2;|)?>B=l}GTz6KtHF<}Z_50L zzUE6g$G{SD-xImzB;~ZvE^^)XBX=H*^WGSt<7{V9&KdN#DyO`|CX;gd@5`*59mqN5 z%$wUZ*Tu0Lo!$VhNYv&*Y+3M|NCD1n)9UC0Lx z=hhA~Kl_2a6HfNv>KWyCx>rCDWI3;yfVU^9Tvww?ah(2cOY@@q+ z^VvPQcGkI-CgqemYdTi#K2Hr>cHKIAU(D_n_l|yS2}+Nr9`BN`Adq*2ZBTC&lp?x6M zH?p{n=JB4jRP&;#CwUj!^I1Pfv-*VD44lct`|A^&XZ=>qy&)swuF z@%gN$D(pM;4VarqUhw)PkcL)=zQ84Rc;^Db9@1^t9`lERVC?39m{)@ zo#%Yeu|Davjdxs=Bi-(^Gr3hH?Es=JK;FrG0pAz2@@uZapRw{=lmCDYi3MgG_kJ^i zFYkADo=de@HkfbZ(2@)vb4{K{R^9`>)irqyIdR#}0cF%>-YLD0(QW0$v{{mUj4(R0 z=*T^X@3f`k_U(-Kr{ucm2l9=hkK8Ww5cD*>yN2Pzo>P5b* z{Cw8SH1Jb^S#inM8Zy`WfxMS> ztMW;Ei_50nC9gw3-sd_-ANQ47d3DzgOR)~gd?5Le_1WBDwYm{MuALamJ=S__3BG!) zT76yQnk>6+9eA6-TdW;S9mu>ej(u#_B+?Ii(KHyd$$ZSVYdL zgNS7}%Q`UghJ3p_m+>Lr{obnXhA5M`Z2FH}&t%>xey1KE=dChsF+R?s<6JkFEu9?4 zhrG9WtMWaY@iBq@N$DHD-}lC{(>J#J+`DUc0a!|1NZ)80u2!}9apS`&+kng!BJ9i) z%gBr&`)!e}uxz{aVE@j+8GEu0Xns$U^BOYt#On9ld$bDVMl+CWL2f<+xnbn;-n(_W zQb)lI)O4uJ*&p=LouT$~9t;^AmTu%mai=eKIcZ&6tMlD;mUUiN^3nn1+hESxa=@~YWNkT$tb9XktF@)f zY2yAL+O7w#!h77mJH2R52q9!Uwnip&-H(KUAn}Lg^(+R&?Q%Bgb+fw-|z3wIluSMdCyzB`h0$$_jJzpd4A9Dd7j_%`}e%> z%b4Nq!};OceMYtq{08`chIC_wELxAQ!wc%Z8a_UGt;(U8HE3iE$RDs287CQwV<>!o zjp2a&uxc3#eP{QXv*KL^!FQs#z%i6z;*yzOn~$zJFTu!4DZU1$>C_ss3mB zP{pJ=6ZniFi}oR(K1d(h1dYgJ+A?U4*#~3L1Izdgh4&>Gvr;I0UyRU~{nfnB`six_ zSiV=Ln7*cf>v6Ta47~Cwy=fr3b;%j}!~!*nO@uV+83HZet+T{B-)8Voa>^B=-Zlw$u0Q#X zlkKVK`S=3pPck2m-BdirjG&$TJFY!Bb~S^)Sg$U6^%N9E#FU% zsTUnrtKaF9bAdij-<7_Pd~Tr;Ige*t9Rp1LG0C{oZ^#-j-Y#T)d>1xy?``Y@ zC)V|o24AUz(Bmy-jG^$IA(!CloomWCrb4giCmq1?JtW0+HUu31j;phI(D3~w3)IMsx?@hsP z>|gG#Q}FWF*)s4!I%8X?vt8hlZoX&>o*Y5x#GEsW-)nDGV^PJ|+;JhFu&TyCjG)4F zD!2OO4`2}#%TxG0hQjx)QZL>*<%mnA=%pDMH#r~4Abg|`^n7<~kp4M#OrY@3<4eM> z`DulF-L(pu9q@k(u6DPfUmeHH+qp4ktpn}|W$;5y)^A8N;6rnbu~sUw_M-2^P$oYd z+(zQqwk6;wgF~nAF?ZhX9&jRWciNCo_7_LqZVh;4QKmkE_hY;L1AMt`Qe8{r53T_l z`&g586|N2$l)jv43Hm@pT9eBc6LSJ<-fosAQs>t_W=nT7px!A%nx&Bj4)~AT8{BL(` zd71D^Wz3-VvCbIFr;E!*pKJy$j86^$CwwyHkQJ|-X5AbkrV`)|UouDz`>*0rqGiJvfdz-Qd& zru3U0V2iC2x#!G3+T0;~K#XOd=lC-M{^A~{FFIvmgrE-DCupNMu&coS;8fJ{9RsUu zC zFZQJHIXCX=ww$9ZC!Odb!;Y9C$@A|eT*udZa#dw4Z`T{9)ZH!%u)o0`t36`Kr~P}? z^zWu<9QZ2eZgU+n;%eXIrHROKKNraEty#!UCiVe)Ks))(CK1mZ`jhiMu>;H|QrF|a z#=aHoYe9WT+l%k>EEYFuuPNZ_adpTAyW+Vu6iLj<2JrhDa33OW$V{+vY_ z-e|Heq@M9PXIJp$78e8=Md@iAUB7w$Jw(gokosC7IAeqnUH3>@3)Xdmiz&q?-y6Y<|#clRAf z{EvZG7G-*?$@_do_3X|#eqTXZ1cuLlv}+8W+TRzQ&T6_c<4ptTxwcsO5!N8MI^-9& z&o3=78-A&w-MKhZupKO-ldL(_r!D}NT;KdXUZY-<3{vxfz{n|Xj);KqRy&sAA<*RNI>s>8&A zT}SEqd6RV`?g6$B47`q+DWkt&@Vj39OS7=gr9jW|X8%`BR>aq)k+>jXoe6al4~d6udY#sSzjOG79^;;7=nM}DcHJsxkq2oH|E}_A`iwfY-p$-b1Y`MBr2M3p zvAhdBCUA#K2R=LGKukL6T94y>48=MnVZ9a?d(4oHv5rd-6+r2~X_Qf5i}mwC;AVg; z*3YMbI|NSj^C_cl>A!CfnpN?Wwp&A4i6jc_yX3c*IR3?fJwj<`nxeH~YO&yZK@bllWw445oR|EUS<3|t*Lx{!*O{;`7J#z)${c7L|S zaJ<|_nE;;$fX1%;R=yu9UCT+3oN6bcatx6ko`{ybMJr7XR?Y|21pOz+#9r8F?rsVB z+*Qb7&RN-)C}m1KyO8|lN?O)*p5t6$4t!#FPgsuu3x_VCV?32pG`1SQZ2;F50(S)5 z1aR!XZhm-LQjQ<ele8!iiCXbNT-)yMBmdXl^=0EY9qIAG;v@5HtJ`<&<5iui@>oRZrz%5 z^9B6A3!Ipn4;V7Z{@|FKhv};;_bVi?Rv) zU*T8wvVm9jdWi~Wv=$z@sQ#m}F{tQsJpPNgMA`OHHXiW*JEqV!F_i8HhSSq1aIL_* zZOCUPu^n1Z>%grLw`a6l+VC1vPjO(fD3etQ>w)lZ2VWJ7N(N28hHhjwOm4s>j~$fx z(-PK~aJ4Hp^6^Z^eLgr%=QlS+wd$!|4nIN%HL%mr>5zjwP;zlet@A?p8|cq+(<2_4 zeL?seaDLB?jNndRQ;(@w!uoIWt25dp^?0qR$1Y&9C>0M*SbruSB`3cgKg~sFA}Z%v zI;cCtwn%=HKgqQz$L8`g64ondqi#bMxvw%WWRboaxj83TDjEYF_s++w@0eZ>K_5o1 zv9l81=aE7Gcyc_|n%iUP0Pa@EW)B%{k$QFHS}|T_Q4WFs5!zvA4ZQL#zdaDn!#5wA z_rg#V#9q+MpZ(8?Z*>n3r@JoT{>7(_ zcsj5{cjLf)K;XWek2O+v`2{z0r~Rj)HX-&m9lF!;?H;G(V-t8XhSGmJACZu2MSRZb zTleK`o`hqKO?^KyVZDym8bc;MH@J^8hCW9aLiX@f)EQ8N;#>{tilK}@D&c+Z27H10 zdsGx|F%W)3*~;sR>z-?n2H+ZTb?68@&3$jKK?Z>n&u>W??UcHA?0d8BHI&+aNmw^< zJ?C zo2=8k;afftOPVm$`fln8K4TTytlyOE@+KH9ZsRtHYThO<7#gk zI+5+UBIj3#DRE#JXSaagrw&WMlaE3EI(%tFFvv}r#NH&&zt^6eusHAW(V^+f@=51j z_YKr%H)M>Vlr<%+TK2zcubdHmfJokns18dqghX`GrtB+f*IPD1#nut78P|B92CA#C02Ol(v)E-fR(M4(jh( zUo+=mokV?&8oZQUkEJhZHIKeFnvbuq*m>df)eKx1eGLOA^tEKP@tFFeEn_HMEyZPH ze;olXfvek=`k6EAhwQH_zaz=EO_nDIY|uVFykNFnP$W$HbtM6 z>o;-WJ5f5?64v+Wo3&o~)MoKiLHCR>tZX zqfXVQOOjeq)Otd^6LJ_dBj*?2FPQ;u9yqaIvTX2{eJS*Q32hTY>AnDar?@(FD0y`W z_md)uINAYRRabEPsiz^76mZ4n)mdVJ6Z7g_Pg@-G>Nv3LDAmuz9wzl#zUk>NDuFQP zk7sH%%bu7!pNl{HpEm|-Kbh(-t|$7*GH_48)uDg*Fy3rJ&F9vyN5F9$vullZOFKE9 z$`X2{w6gb8Sw{Ko*_$GaF9=KbGTQg*m`sdMCZeJlxd>y;2 zxNP)|dEg%ABU_Il+W>yw0`5J;9e8AuIZxD;nqy~y8@U{3I2beRs_%K@%U2BjCZmyz z`d2Gh_nXb<{&Q>}?@Nex3fOV4Y$Z3DeL5MHiqFsgtI;;vzT^4D^-J3i0at8nrS0c{ z6Ju+)A(OOy=&`j1d}1iwSA^eV*ao&(3>gH^(*A_^JpqWXFEspQ8n_g2qF;@A+A(1I zFvs^bltbYC^h3SNsG85qj011Mr)sZESTA8ro-^vueK+ZFrjl~goY=7r(|0zmDy|du zoudLceMZGT&%RSVkg#sX)!s1Vm9~|uIMsLPTUnG9;2%mnia8&{-9bcJaeTdsvIpGt z>|;j;Up+QG(b;ghn9uuhkRG%jjl9TbPejO_-#_Vq9BIk}>@O)x<@Y`Pz2sso3wt=u zA8oO4#$zE`6k%WZKsjk&p0M7@zBy*psr%-v!J|pM)K9a3Q^@7MZ+NE-}8Hf5&%7zox7l~Oim1`EEFx z4e+0SrK;z5#c5)|Gq*AOs)T5-L;hntPi`6XLG4eWo(*6gNc)xlz|(&tA2HewV^gjn zl>JwqOfLE-d902kj&%=L>Y9Xg4(J?uKs>-(KSf+5U&=KO+-HevHrgWluiOfdJ}m4w z3taj&h_`GzKIi;i`|J;lwqyLL0b~nh@U@7&xH@Pc%f)~z_9BOg_A4DtSXZ)70H5Qp zeM^s5BtkBv`H&0T4U^jn;Ll7bXZ_vaIrMt9-WfF7i2AwMBv$VOi~+j_g;@WWsK+zo~Ot&vJvpFe`BzW)xgkJoxr7Vb;yBs zUv2onI)0x5PCSQW+NfLlfZW|vMha>>>x`jHzbWB;Zzk#-H0o>yZVR|i;A*dW>Xf%s zsXA#x`sw7gKIfcLMm&X6PWP$*8I)aM7jbp8Tl>(hh5^)lnVZ07#}i_%;Glur`njm& zZNaA7z`dpbZ$I1CgQoYogf&8%1Ea0rEuJ8#9IzU{_W-*C>`DEPJYp!zZ}wjcM4lpz zz`jo#l)oh*pVL>mm5*amr;dA*>w%>W=71M-GknhVO}67g)sYfWW(T52iD6ERbMt_v zC$JBTwmEdG?4d_8X>Mn-^HU5{@jXKH1=`^7t*SrQ8FE7ocYm%0w*LA%uFouZ6q_?q zpR2%8w~lr~E_3ZVfZq>*yM?&8A-~kSW9`cJW>Kc!=Cem9@R;4HXJmB&x5fhOXaQZD zLvu3f%u3a%K(xbCq9rxzw3xOOdgu8~#|=LFYeJ6v9JdlO@Xs%|k?o10j27gB>;cst z>M@P73+(f8b?8*oDbJHBFNPYiSIGU$&Kra6%|0@NG6>w0-F#uIml|=3`dk2x^FzDO zV=G4=p}a>Z9dB28v-q6rBRclHgw2y%g~Zc8H-LX7K0Df{$5Z2_a*RJ5%Q~l&JQIdI zn*SS&4g;mIjtS80gXX$Ib*L;H>ahcuW#C8Nk+5!e;PzjVr?}r%P14Tv41<{18?)5{ayUN37qhi1w#g*H{+gj%n5^Z(g;2= zl$x6p)`cN-lJCc|C$Nw8pp3ms>LK(!xwLBxrS9EoKNO$c{mDJv(q5e?UGFI#uZMvf0q)_ry4!>2|-%kp~*uP@kNQz#q2{0>)#Tta^`rBGTL@dKDa zl+~Gp7$@wwN51?%y^05HN8c^VPrE#LM@*v)Hc;$a6XN-`4taFUxyl)HNW*#jK4>gl zeQAaa8tnadfToc&??XQWfjwf#rRveyL$d9WUnmaj&`6@GF*i*(9EiBU*w-+Zum92OfLjBOpB-%svDS=(hIAtf3F~U`anP&w>Z}CS z-ftQ0744&}y(kr*DDLa*p{eNGfkfl3L5%)&3}cb=?2>Y z&{)d}>mNK9UpLyI+ARZ-tOmyf-!uFL`$gKDWOs>t$nmR)BkSb9lCZA9#o;4TNBIZE zU?NUCSkV6{@V|f~*!TWX-d9xLDrvcks)Wi)iZQnyGz0%ryl-^_HvwGCEz2?bR{akX zV(fObMd`{+QN}z*&R2{%MK$W}MJfAHxV}{n9R18u7ktH>_p@*H04L`Co!fbRN&PzJ z{Xu=J5qx4O@$G~d=N)yb_BqGJNL5_key8^k?Dfpoh$64*3{<-v+M12WRHy z&ExmVAFKW~>}i{0ObKdR8hm0X@&85M-YG8GRNM4J1L#%fKF6mVJKirH})xHaH}9cMgk4Q)rpnHb98PN6kbel0|sQ#XgezPNy1oa<l#Pt|5?I%A+GkCAva?h7k^TrVhmgaW*gXIbHZ)lte+>WI4*8K()%XVCu3wBxM||H zjJkc|Z;*dfgFc3`yjy%8+RVCcSMyN&$L{{-n1_<@5cvZCRMMg3;yCrA-t$5`WKk-9 zfxRfiC`88-$RNf-NFo!v17`=@CE}UNGfGZXksFzLPL|o|i=*1Bi=m%Mpk>3~J z*CBQdWggf^;_B5$e(#0)K1A6D_CW>WL~iU?Hln_{4`KZwVSNu5FMo%=^YZ{K##=bB zP~V^n(l^@>L)k(d#oAB}TpDHhj|urMSA2H##gq(Hw8tPy`JYr=ne^z~G48~Hok5uc z{^@Sr==DI>(OuoQfQhsBUGT8}48L*nK>wwtq*_H*7(a@+x@bS}HGjdm0LbknLss_t z^AsTtB1HRvodouz{hodhL+QSx#j9`B$9+Hw_mrqoCb0D=ohbZkM)CTA|1&%&?>I{7 zU!hkw9oyEDx7PxG?*>kc18as3e8vIVcL(JV_;cNSRjfr$t=>)({ge09_Z=myrxn0Q z#M@fsM34Maz%K#+a=F+GahR>yXoZc>l@ZjeFl;p_|A!p~i$I@R)vli*+{mIs6R% z!nrw{cCO)@Y|}nyRv_O`akb+<_5RgSub8t|L&mw1r1fTZJ;L951Oe+xMDuA`P)A@a zi-8x*yqzp~PRw~i3S|YD=i%yTqq2d#c|{d(nz(&KZ>Oa6=1rW`>f7;6;T zV-{sAnv`?G9Ya5~HD@@KM2!s_l%*_KH*DJxNPn4YhQ8!7+ld+t> zzX6=+1GPro1^U1m@B{Zq`aT~b(yWBVJd*WtPPGH<&v13fpzJSaNZS79+6(r6v*8W! z@1S`S+Z#ify=SuMK0AGK4>>%&j-UXf0~><1?O-y#0gd_No}Z{S2f+zQqQ`|TXc5%3YWKBWE@ zgf^rYA{K7}Z#^h!m6o{lr*sjKqlrw7OGNb(2gm`P@f@XG{Kp6L{8W!t@_*W%d$Xmn zq&0%iw!PzsVYzv_nltqQI|gi!KLzlfhtwE#OFKHw zgk!++9;qYX&v5fq&lsX_&=#>XlcDDSL3-9cKMh`Y0Z&Iel%Ab?rgEQ@KEG7$-*$7K zls>-$T$r=O^0QRG>+tC4;+(Hz@)gt`+9ifk`jDjcY+N1fVVqSr5mSfsv0mW5P27;D z&g;!Oi625~e5k_D1mmgKS(J*Jq;)|7y_P&e_c3-sc@Drn-2bp-;C=Y?XB#|cfupb3 z>xL|BBa?&3Qq7C%fLT5}*q&kH!% zz7Va%rd*J}HiAbCrT%eA>+=O{ex)HoB5MBE6s5oSpd3CvY0-Zj@`yH@TZPCFQM#v{ zrcgTmP0iVw4PC)6-E+1TV5fl%@(b!_4`m5BPc9W>1(OG;lBOu0A1z!!?B~Rw&&DSx zn{^p-_}DB+myDY+luhvZ8?Fvr=y}P0-kj7y2g<+`li1M!e#EF7@^WWFbq(RG!@w*6 z8>EA3U}jJ@fcrOG9WsEYdG8T@ulz|#dGFDLQMYXOfG|4+Q2RAUz^?#534J;EYG2(j z90k4_2cCVuE1tAQ@!3Hm>d5c6B-I%ntHT5h58snp%0c>W2G1BuWmD4nzMH?&w@iG| z0V#5gL&CPaEoi%blmqa3ft#0*Ri2$wJ_c;sj(xm0k(AHYS~TLpG)Jz_Zz}DGSJcDD*f0ewF7Ytry{H+dp%T51f!uk!pOW{>FhV)(2LA zn**-cIo2L<+rZ7S?h2!BX&1SqXZ=OyVtU-KYChSxzXZAqDFcdW>&P=?^K0?-2ujs? z%7+>~vO3N=h@VGU1YSHV2cL6%ef+r}KX0S-w)54NQPOt$Kk4TB!DRdm zH(@yTdz+%%PSm3qry9cU^u^LlQa%Hq*Jux8H5aqwto8_oft>(0$nHUY8$+EeyWmlQ zt3%J~z9#nR6v`1Wmk=}Tl1b0l(3z-T`fX2}vd6fA_36{ZXHkxTpTX5pzt->D^Gb>X zvyPH&Pg=iWKU*;PE4(WgZq?bd5PLz-vyh3Ws=4#`y*whHFf4k(c%99_?Exq1Yz(fG zeldhHbwScPwSev;KQR0P{@w*VdCznu#d}Bm?B(45RF7uVw>w4#9R|am0pkJfAYuV? zLn@z@lsVkJhWv~LO&~SKfO=qufjwy~(0WZhyZ9W5dL04o4 z{9Md$8hS+}>;|5Ct$R+=dM)>|rj0t(ysFcg!Mw4{ii)a@Z~pCoR>kW1=TItkHZw~5l-o3tL`UIz(z`UG=|11-z3mfj14 z$RkH7DC>+tzVXYG>e(v0`TmdgyYEd(1G@_BNqxDN^`XR{tL9JmoYS|~%Vqg-h4OWv zEC4Up<4*a+dvDkjHO37CTid6`xR`;JHge247*~Y8fxiNueQjhWU8-}hZD8x4r`Lf- z9nhD19Y|ju0X9fql!GxM3tYivc>-k`dPhduykCGq(4 zyWc5}?_((SR}?-^(V4kYoRWu{yJeg((Qdsc%U33?YjL%^oO+7TJxQ$Q$rHe&Ul6RP zYG4*o`hiQ6CrYl(j19)Q+BSY#1Wv49`i;7M{2)jdtTTo(J5b;Z!FXPMGjR3`Rh^T; zb+R7}p=5!77U@uOZPEPzy!9lMJ~E4P1Uz-+i+{BdPtYHzqb-#27bUG9xMPH>!#M_) ztZ6&SP$9R!^=gzht%c9^y(B500k>qd5&G9>rM%~ndgGpD^-F_oS`HllPO(lIE=8qd zpo!ss+N2Y-kHxj=?xnAbB<^-6RG}YTZ&l&@MwD@29&BKqL!ZL`{Jk4xKH&FZ{Js(J z`!s$(Ebu$qw}evlvZRPlT1NTEqXZ2nB%#iBQ2K#;F|Hb?w;+&ftxX)*Cu#o}%TUs~ z7j$HA7`oT~@?*pP7=!$DTLm7}ZT-vTxj19j>R=zEd_yQB zz@H zVCV*IU{6)yRP?<8@Jj<5H12Q>GKIpwW)!dd{<(8;VA<||@aMQ?+qdWE4B8i+u}Iz< zuTM8Y+knEgUiMWgzvf>J9qMFj zXJ2}OLB6!#f|5t`)qOC?ml*S7C|jU?G-H0hp&J!+xYwtHPBJRziCP)%=Q^|RP?qx7 zD!+T3!OzFr-@V9a93~<`x?KJR0k=||z; zar#pn_!*Qv@c$#OcDGNv^*$+^lu&OMm%&1emyB<_C_C4wIDVDEBSai$9^c%XF^9s{ zp#xaZ)%*=Q&3G5BT&Kg)559H%6*xrzRtLJU1E$ara0&U3x8z#0b11H+D?d0j# z7994-w(J{NpSI9;>nKyepQJyruaL(+=!5zSaqJ_NHzdV8$>DR=x4^VA92j7nhw?n z$Ky$qM&Pc&)vnyj_ai+X>)c1iH7JI2nN^f!(1_<<*BCTXFY+i!#laY`hbaB;JXzc) zJV!+T>CV;yeu8ww|Mc ziBYHW!E@3^(8N%(puY)MhYr-*@fAiBFdu8luUh4LrU!J5w4<94VB+A?e+pXLA zJehSvAIhd?_~oQN20Y{M?t9yOWpMkwTQ7#>qe2tvq!lllZwJ? z^&SNE*@3bKx*y@{q7$#~)!0dP=*^? z3ic+FT2+#%F%s;<<+iH9t zL)m?Ii@4hOoNMS)#pWufJ7T^~T@2sYBKoNV_sl$wK0AOich`*fU1F+nB@fUi6;g$i zVFo20$pqfdOWYdD{_Sb+I8Gx%Gvr7a4p6%8pRw*=ps&dRSE`f^Bux#lJ@*Jt69)}* zhzB2#@jjncwKX!KyqM;4cL30nM;1JW%kLPE9q^cb;2q;pgFVNYd)_e~{ov7AnX!J4 zb~$`R>*G43S0|%#O>FE*P#^Q)(S7$j#^V4y8t(@mgkF5*Fz-h$AV&k{0;#*5oCkes z7(5mqlqvXZSo4%l`{6ujmhT;&hC15;%}UiB(^(A^wRW$Q^I&`X!K34hjP>t@^xovK zzlbGS&{R}syg3|V9xd*0XSWtHXbsrWgS7AaMqgh}MyH>$JBAsvXL3~Rvk9j2`hy7?)&T`4c(oZTwr7~`W;_<`Q1Z;D=s z21BPvGI|<5QN29#<-9Ns`Z(x&+;w&<|9JLYCE*3?3LO1q2y`oD8S8R4o%ENu&@d~4 zve>p+;Aj4lE*v{jhE3G`cndUBe@=^M1~`0D+tHahEaWOb7411nd-G6)Tvz18;&T~j z!#MDJXJ)+f9_ml3O5pl{t3vE6X6p&ydLeTVE{%E@ft!MyuW{>7wN1Ynk19;Mw)b0< zs-$6Xo(vwPcLl${rLET$;3w{H(=%@QMn65#^t=V68$7zeuj}t=tG7^$le?^X78}vI zg;FMckR$)oX5xSBJM@P|@ZbH1Ppnt%H_sPns~BkZK(hpzv+>#C50_I*(w^nSLT;{I z92oS;t5lz)z8ZjQ#Mt0DlheM{?C?kZoM3N*RGbh7+jSS1 zWjiDHp-sN9>q`y0mSZEU7xljn7>E6Jd!A|tkj&ix?Q2)+vIqQzOEMzXI`|1);w~ta zM^X#yIIz1|=QJ0n8}CWbJy7U=3HVyH$@4A?EvxQ0R73uuE|fJDbp?Sm>MXlE_8@+p zwyrHuzvG_EL^RN+*@kZLn+88mj92nGhxn%}#ZtUPv_-a+|H$|cUN+_ziv?uU!mz0b z|AJ-&UgcU;upYY{e)p~x zu{QUu$C+>{WNQFT7i8-vJ&L=Zid=au8#bRW*?dx3|pe{anv(SnpnpA4P`^|=-4?A)l*FN8LCh4*anaK``$4g z)%U_!clsUU(FY!>`<$Ey^*#q4Bd29#j;fD7{9?d1XvQjzM^kZcoI4?Id>nQ7>0L)E z8CIp9n?b|BpP=~BL}b>Rp6}?$EQ1|r;wa#iFpL=<&l33C3UZM>z<{MvCHd& zG7D3Rh+F60duJm=>3LT#cyv9W-FgSE_JYCVVlm&xLvJrp6MeZLrQN1bR_@wvy&7vV zd(EIx{nEWI32H|Lc*RhvZf>_=TB&PX`F#V*@H?H~SL3@5l)lHdTQrfwHZA!zEOA39 zGquHWS>P6amhqnLAtvc(^;4czlv00T&($8z6Jq$j;-_ir4ft$# z|2n@HAm$VzD(3RRMEij+`*~XE&C!0ydx5b=;eNy(j=)#f)7Gzvoi?z_XI@~0%X6dR z%|-d)7&P>|X7CvN@3gf~9;;p+@?m1SOG=ty(DZ&iEo@{Td1>5Z6z#!1$!XYQjP=z1 z#%&L#Ippj?{cQtpeJkxmSZ#NqH(c|*1hB0wdlU~X*IO_RS z1q4s8!RN_i(1(X}EEJDS)6LL4y1=6W{ow87G4I3UC59Y01RYiXYB^}@Y48}lyj`5* zICLp&cU8{Rddw$2cTo0cC@Ki zwuzV(VAhIYc7drvy9@E5jAa-z=0=VuBk5A0>py1O;-DJ_-NIJdIu(7?uG`P|Wo3(! zQ_b@!I0+A_4M!u7W$;-3q2e)mG9LC_FmL%z+PWL%*!1DycsVYHU406xoRxBLPjYQL zZ9SMgYJcl(%Nb@{(D8iQG7cX5|EqY6oQ%ghcuZ}owru$DxQ8hR^7vhH#L$+CQp~w` z)7As<+2M2NOP`D5`vzcUzpwOO^E+>QL)dN@Jccp03HuKpp9f>aGI*qanz7zUS=S97 zB1S|m79K;f5tyoh*(d(z87oFSN-jPd<1TTP*z>C`f}`(qPjdF#KIf&P{=(z)5a>F; zp0TpvVQ(99`;5;sz^;5FBgg0R-+Oc&W_;cSj|0>v#^**a55Mub3VV1v>ltgCG7flY z{Kn@F&}_mUZz4_Bppo{FX%fmF)ZYm3BO5+@+5%sAeCD2H?3i>MU-veuF=ZJoCpdMQ($02wO z!N0}$Tyx;@sYsFWxduEM%OD5F=Vp9%_a(h2s`m~1fNcmEo4KAC2WIzm?FF7GCB02H zsZTV}Y|koadB8ly$OxJTsc(5UUq)Bn7${ zL`-eLpqo!_ev)(gcqx?CA~sNbyMh!RsR-c=UkB_IESZ?UZB6hsSRWIWQdg z$uR>Soj=Z4e0;;v0Or4?s=+!siN#51;xpwzFm$!Ggc81iF$Uv81lddB~``HIRr6wd%)q>z38Rr#=i`3vBypx=YupNY?o7_I5WQ`aOpb$JN< zIAnV&@%v8M7y)%V;`qHff_T)Pv2G*w$iV8c%(?$fHE2m`I*|j2OJF`+{K@S_bD25* zEIp<;ZUDHcN49&b#y&wk#}pgMy{fu`bL70nsNX{u2V_n!72)$V=H+_Qz;+EC*3;pp&*7^$b0t z-TU4IL3@6VHszwF?$V%LgKeu(zg_2}hp!o;qC)nq5ztKju~j}31^?&zmTI4Kk5->@ zQ{t33KV1fW3iOO^4*eiTF^faCQ{Q=gw}Uo*)J>!N%xeufVPp2;8q8_7;Xl{7 zX@p*k_sgm^P8aaC4L<(s^79ekIvag(hF{WOW`RpTwz!{j@2LW~Vt#%I+|Co*tvl0J zDIZ&X(WwL4w-yQ>gRFw)X~k(McMoVrA79+h$ADV~?t0h;A3c6hGG+R?wEYr!|EbmY zSqSuU+CCNKEjIL*rYQZJdrviw^O?U1JIc3$kS;0cY4t($M9Pg#eP=1 zJQo`@>>z9?V1b>5o|krcAf%$RD!T#;Ks z9+*+FzGjr}56C@pqfYT#FMhM}+xbpjq2^&_(8EJWpEmT+o}cFg>5}m~hEnzLHtRph z10|;rJ?_mIaRd5@1Ja4I{irsJ`S5nHQLm!md|gi{afbS89i^!b9XF@IW9e~i)_>sY zTW{9EMAW+m>{?@+bsyF{=&iTpHM%AlL1pBYoA$b1&gCj^ZnOScsNQ!O^@6AZxD;q& z?{c20@_ViqESybZ>q@o(SL&4a=~uj~t#Ho5+r4$nf~MZ5j%9pb=2HjH5s&_>tza&Y z_8HJD z`|#pB$!Z|imkRMR5ABp(`=A-{;Z=&c&EY4Hr>{oP%=z%@#P=JM$FuJkXv$o?=tEh2 ze=zO!p+$T@^SzWQjyUBb?*hKxy7hQ=-vv#x4=)RIoZ9*}ORU{qY^atKF7@6v@$MG;Cq6WLUYZ8bjLfuIFF~BK|Kz19DK*<8=idFG>3esZwMClpzj)>b zB^Q`9O+p7*(CmCh>FsPE8XvuFfMz3mJiV3T{H^yBZPqvGpWWViBJcL)J=Eq)|0nqF&v{|p94qod+^EZPA>s{K1_crW*w9Wb|X{Nn2B~SM1Z4)%JpI3VO zgb$66-pWc5A5hQr)B%d8kNWrq%q%)$0dm zdE3K#8`dY3?>xYV=29;W?`hTM{g<6438gA zZ#+k=X=;<};x~EgiMZB<^n*FjEI(P%OogM_2F=_jkRMAO-0Gz%x!lx&j5`&WuvBC2 zbz>nvaGo&O=&?!zkXYpy~UpiaWjD zdi>%J&k>hD-6oz#YQM~f<|kgg@!p2Lr8aArI=I${<{w^~sxr|0XPfm6(#&{iN|L7D zq^>(iv!e9&Ssxl7y^VsV6ZITNZ;PyFTE(4xZ#{l-XAd-k?`RWy^LFXqynf(#lCNw} z4Cir2H(@SE9h~7q^FmVxNik-1f~NNEZPvN$b8#P<1(Qbl+ZbqiKdtoE<3r=4H{RPY zd1H9Jg<0#(oYv<1%zU0jbJc|RYssxK#0JKsPL%y>f0~OFO_Pge3^dITX|t}z)o+}6 zrQwR)V`e=|C~Iehr)dO!A7%ISHu;5`MJx(Bt1XBzm`qaK7o_2RlEp={%Q@E7B1&lx(402#U8RmTUXAGQLpO<{wR$fP& zA!)$8sR+-uq+g7qtbQML!B^}xFOSGu9gf>_i;(OwPIrOV7Rn*cfv>>T;S(|)-x?s}>L1#~nV*Aqk91(#iF+>{z&y@fe@4}RiR2f@?>wuW z_;8YY$@>E9 zy)=<;89G<o(eQ$-oJ|k#`zwMZ0E!ul*zD*zf^++raC1(qztGl2P_I_V<~?Ht&6m(0lHkFwh*a zrI2F;v4QeC`tKF$%<3Z9Hz|8Pu-o5OIw=Q<-h1@XNf;koe0RHbI`uGN@KWt^=aAQ< ze){0ht?ky|DeIg;gLW~qjn;TdRNS&F4FeqI9!HtM-g^b>S~KV%_Zv#M*(LiZor(2u ze$#&o_W6k4HSnm1x8#vI?%~J}OTY)Uw+g?4&fkM%qkdv2-B-5ATpE1N*;Uzs@3YWn1jGwpd0{ww z4EPb0#@Du6XX5Jcv5TllX`>nZ){opqK5xo_5xyk{Nup_^I4~P16YprZ{=k0GVYFB0 z;=lkbpn)d(&>9_)XSl_`rz2_1Q z_`cKieKo$Lj)!sH8|EIcwUGCKO@1lu%`1RUKTpMC%DIXX_mO8C-&cJ(Q(%Eb`duOTy+r~>(7$k=hD`5SwBk7$3^|L zq`c*c2~2VPybk>AC)NF2bB4UCPlU-AuYhlE{)f7sYtzfaFJGMZfUSN)-Op7P$;Sy* zFXNoFNI1rgX)<-OvefcPDnA>#BP=%*Id z{ih>N`rP}io1(lsLz9Uybq;hDE6TPD2Ayudb1^D(yiHlZkhcCoS$7Q@sbhI!q5>5A zbU74Ty^ywkNPMg$Z%2Wb*|oA&k%Z8;l8|~ygEsZ?w49%H8nn<0MU&m+yj-(5R_X>a zW{rb>=QC+}?myp%ulv*n3B7Aa;GrR|E{0kYGb5(t6-Vb&A_3n#|xtx+Y#)w+f$9urWzL=47rEY_V z)VW;RlODdzxl$wWn+q8^SDJL=gXc;^pxys?#`-DSxoXgIJmMNqwo^}*9Fxd;&@6&} z<+B;NuXW_2?^N`us6$Vj)9iz;d>+rTqMy{=)vG7-ycGE$>|@o~OIrPi&-1b%tGSjW z{|;d5Kb*1NM*jUi{J*C(uk=X%qoCROQ1L!YozDY1^U;j;5c1C&{H2YgU8QG;d64cT z^vylcu6-;c^QhMiTI!s02q}{>f4UG~N@nyA-UGIWm?Y*;Ry40WS+{5Y)D3*qSJks? z>kYj2$q@6WEO>OSW#s&6z=ubO`O^+~j9%6*?;)P^;o;1i60d|cI|u!(rW|vLx3^o{ z_-rp3JgB=ir90dlnNt{Wag-j=jo;92Jt_jaJ%di`z?mBrxdsf(x@q$n@MyrENf$ml zVw=#rjGoeTa=6iff%R{LcHsjVITvdv%iB!XA7cJejb}TJzEANOJQ)u@muhlW@t8ju zk2&y|dB5VZcQPLP;E{T-;!$(A6X~NK4+L8IpyJVcG9E+Vu`#E3WKYIp2|NaGRXny% z#)BJGoimC@<=s!Dj}&{3p|Lc1#Y@G7{~E~_fB+y-!wkk zW%uy-hTMIVTeXR(4kR-AkbV;M7U~i7ryZYu1N2LpzV7(++{f#^RMnq29zA`g6Z8k# zXF3gfm(S2%BfuUNu-7w`&m@J8q<(0J1<;hkAH>-J{x4*&E#MaWf^pP0&rJuPr`p?V z$g5&~F?;b`z6$jSd%g7d^rN8P)bwM=r(Xg6$a7WwHyw|j_TrgD`4y@!&KdMBdj-Xc z2JnfYZ1$=(4nF7XBF0;JV=rR>vH)&`Y30po*#Dvo-6%C(8SBxwLYzFUe2+yc`b^qi z-t#$zpVvlCR?iCg4`#f1M!KG7$$H|z?W3$-mXXg5!{=Ok^c+CHh(fw%t7wz#)?)uC z4w8EI#cML+OwQ3R%|oup^v;!sM+bO_J^yaZ<>1f0Jl^1_Ir200FU5kcUugWx?S66A z!khtnC}Tad5KreEGosV_$Pm8Pc+{a^*7d7*ax5AB zO50v5l^SS@>ZiC;jGRun=U;k-;_=nv^I+fN{TiF+XT%wTLm!SYQRWrw09*5nj2Ocl zSS|C%469+C$9`W4;OwOti#cl!8o9oacNDQz$>?Q*TDDj0$9IBY@#z`s1#Vh>uK8u7 zJ{X6#;k~!z&&pU|aMLImosVsaOe+pKy)x#nfyd}YurEG4WL7-PG^KN*k!$j+3mJpT zuqWP)cqPsewhX(7HcJmXW9}E+{3gAkyCqCmk^W^t2d_Ons zyv|LJNvebCGOQ3Hn3VxIwI2Os@^*6qfhwgiO+q@`sk?# z-`Ah2^06m<>M+;as*Xv}%(~h}JlIGViBQytYA8=fmp|-}hgVv7S(% zzeV0}*bk>KtiQGtF}NpVJrHr!uYX0h3>x%n()564<+tjY{h#xZ`C@|x5t1~MpxOR) zM!rY+yFN7LJ))qAgJu;po4?6ezr$zyw>~s-cA_WfdYd&DKggpDd*BUwcyX`-2Y-yW(zTag&?IEF_c_=^H0?pB#+N__ko|pU3n6^-U#CK8b z+__DjTffbR=2}NRzCO?i9>XQ-K9mpm@c5d+BkAu0-1A?#OPhQy^@x%Q(0*@tI z$?*dp9$z`yc83)bw8`T`Y&ZrN*>)t!=b@+b8XP(=P@2l>u)&qS$b@;3Y zhC#FAGdG>Y_q#`GJ@6_YUOwxARnYXic(H%*T@?M$saOw88oZ!W_j;i0-td=qsrA5& zfz^8QSr5cPv*@FzE`IN$rvZH5d@r>gSn{dEXFV_jnsry(XxAltUkW{KmVz2X6cvn+_{ucS5(c$1DtiKU7^}`wK^hkkt;+!uFngP)C|5dFAZugPd zXFV_jnz6%-crU&E4(`&Z=quD0ck293`gI*#^L-3Pf_e^B%A zIv*ZI=HcYg10I8aQR{&gA0Fl$w7_~`20ZHil(EjIZ7%lVv2C=)hX-x73m(gVQ|p1N zeR#M65^1XLi#ZwA5PoART$8>u_MOi#RXV0}t}y;jF z{HPB!NB^$o;V<%`39%lS1CNont9kehULM8f;q;?@@MwIelH)(TJi@F8>hVH=s&^!9bb zepHV3@Xvhi8~3B(j#k4pE!MpdxAkpidiXJyJ2=nLqaLTt@EDB6C|xKOuV}IEgz?oy zU-D?JVp3oNEEDkckrQV&dUlK?@Fw{mp)v5BM_CGZKYcBJ-$1DvZn5rYiR>)i!zuCzEmK7VffF2!-Y z2YR-tIIah{v3M|!^KRY)ow{?oeD`VDee+`t=G~lX$hEsX2U!4i<_v|cDvYK5wt=

      QmG_q}Jdm&#z>6Q9_U}pQBaN8qAlt9^ghk(kjM68~^7V8|}JGHcQ?& z3|vPD9G^*GeW0Z%zfIukLg1_t^zZi<=f`IWAHAH*+2Xh%;O0W`%K{e*p_f(Q zwnEgq58URh#pUC9=HwN{?HdPf{CUN3eEwWtrZ{c_xaM>)j{SxAFmIx zy9(@9ox;X~u?N65Lf&VPZ>?_sKk3ris7b#8$^sOhFbxyqX;gBdU+317WHCF$0=Vsg@do*dp>_|JOEPzOg%7D zk5x8IId$T;VGpnqk5Sl;VC*=syTA&2cRR6ed-EQq?Rtgn3&!pM8;88YhJ#M5+ur3k z18jf{0y|O|OFK3KJAg5^n0AJEH1`x0l3a0INFlunKP(2$lezE)^5VT*c!HC*x7UGr#969zQ%8k1p`o!Mxzxkjehj@p;g{rop57 zA!+$e75s0;lSp%Z%vu3%{j6YIEy(%&xveLrz3-{gaUPFW(_xB3m*D-G-+=BmZ|?;vnh^TlyI&x{wrv45@r*W8IS z0?cvjE<;A$*Xo`9GY*O93`=lDFR zvk~wp?{2lu!)LdTMdEoMp9OCGImL17z*S#Z9Crv@JOn?UXKseTH3K&gqTT`EmO|io zo_P>LFU!DnhrsOuHyZ+1jw(Xe$j1#<@+dF*ktQ(ffmQPM+qz zM4UWu#uvwa$F2BiFBw?v!{-@3oQz(s{&UPZQ{XXmj^eR#d>*vL7MmAx3_rTvj@JRr1k#SOAQ__`%({+z;?de=Y6t~=G=>Oh+6{AenoNI4sZ)0 zaAi2_8+>JPemu{t7%qPL$6I|6R>)x~kuI1`*1 zDvnD7xACgtxIy5mL*S-?TPdPvj(01-b!5_31J-x;nBiM`Z?Q)|f0vy|KKu0$G?h(? zX16#E<3=scIqRR4wywfwNBmWN>1rcXHbpO$V?QG$@RYM3^fRD;VFdKeRi3z0(r1p# zsc0NDSytp5qR9Y+xRk0J(#Q7~5awm@}4F z;T#p`eUEix(NFc>GuN_l{N4!c#C(hOdt&>&?J-5esp_bE?4V9Yz@y>jR_nGBmu%X0 zA2bh7<+~skKr?$|tM%1FG#@o-|GzQtK9)vxE54Otv zef*!({VS+!Y123`gKufIE-b|NRxjT{(99L#I|arj#JAfGk zW(0DI=kw$LoL=?)Ze5O!6ghG@j^hy-XF0In&z6c)l8ahFOB2<9`L5Ph4w!f_1xZS-OX)t?e|}I z`h7`>{$E;%?dt-Mj?Gr<@$SB({pMcY_KkyP>RYYW=O`<9i{(4-)|Mq^zp67@&2Ebc>ZC{8R*yl-724hW6CCdLOz*D`2>Ba z3;5cvhr?4}W5Dk{z18|I_t>xS+NtDbv+Z&mSOU%1rL9(+`nu6e<9LUU^3{FNG+&}< zZV5+IeJ0{WucBE9N7DrwE8S|{&i35qr74*=?Vl3k%{XYfpWEu)Z;r&NSz)_*V3w2E zcPa(npBQ|#kKEwpy91iaB794$v4{PbR_lj2KebCv^Y*R#n|$S-K_h5NFKV@3fu=hA zNczN8=6KTw?8N24Z5s!svPQ{pW^ox}sCSt%6yduA%z9(1wa>OCefUch9z%Xa`Y=>WbRXwxJxqtNT;A}+n^KD}TBZ9M1N@!GaTlt%;H zbz(5WT`ABh3jh3ayx8|*D9vr{*8SO!M!oHD)>g_d%71&O=fM}=Ho(arl ziv!n;($|);rf{{_eB^ZI19gdp-8^W>5Jn$D~K;~J-{`7I9yI&SqL0+`nIsI z$rxdyT~fTy+S3 z%;}p6!H+q8>+dOEFLU}vksDCVzH#7&FDs5?PTyvcT)k?TlR15hMRG;i2bj}0i9T>H zKHKGnzrqjn-UD1!?r8wqiM}PUv0yB7`sONCK3!cfmN|U~z>2k7+=+GfS?2UrV&7X} zJA$#y>03`J8G4*pvu)HDbNV`--sXK~BlHkyl>v)5=Jc(;FgRC_IOg=N4F%&EFPPJ} z@g$YgH(zVYa=L)l)WR&A4bNcxAV-!a{dJg3r!+mr5CeBvpi)%)muz~x0kvV;1 z4^!C9U@UX`wt+pLa_u;=?z2ed^ljEC?0ztoIeiU~_Zj4Sl@Bk5JfHFqS!e+rSEY*E+Fodo!nRvsPgng0al$Yk<7M zhAAi3v?1HZoW459Ag~>Uv9vdH`uZ?-7PC(;aPuMjf;oKy7-Ng^V@_YX2rdTsnA10n zdV}oEoW8LD4Ce*a!0aKv{TB!hcDJDu9lJ(KjKxSkr*Hp7ie|SsO&s-%qn?>wl?ONY z;Cx@xaY#Q+oAa<#v|vu(8t!rVHu%}sos0)_`sOZIJZ?Q159ai3U|t~P_^;#hpnox^ zZ~Sh-xq8Ggr>~(1t`<1v^ld!scsYF&z^AB76mzcW&gq*vOXc)!8f`_~^ULX*tyb8b zU@UX`4uKVU7W+=DUrt}C#vTP@nbX${c?I9nGxB~0dEI=O)7Pc>Rusn44$SFWz#P6< z|7A|!W(XW}`i_d=*gu)mmuhRXdSN6xX2_`fXMvo)p=OnjH|eDbo6|RsJcKVm27B)K zJg76~^esOqIRAt==JYk5UL41qzKsw#=Jf5KR-9j~9Pu#(Kj!qsV#WC}r>{Q*ZVI@W z5b`YpR~7=toW8CQIOg;XhOh^7`ublRE~hUw8l2BY`!c6*qzI1VGjsZufIA1D;qLjE zB<9`ToId+?;jqlQfUood| z4r?usO=TUPoW6;#74PfJ=}U#cF{dy6@#6fL)0Yi_V@}^zk$Tx?=Ja)94F+gBLN7{Q#rp1E*2eO1U46nhPW zPM+qz1l!G=z8dT`+=`F(sDah~7&51CB&m2zAD;(p!JNJ>y+5*G@PI8$nHfWv(^sK$ z@>UG2k~vIH-*|<}>HGHa=qW36`YLSY3qLdHef)+weKREr`@6ze+Lt+f>puyX)3=5C zg?<0-a{rjq*BvsauPS6t-%^NNJ?8Y4g}^bVFBKwJk2!sNcn7c;$DpTN zTzBOLR4#T(f zc=slAeJ=M2nbTML2t_kfoQ83SIeoQfr{(j`O#Q2RUTy3G6w2w#g8p)j%ZEO7j+o=J z+(%$e-vrLzo={*czuHl!-0$81O&asQ1Y~rK|6(l9=kUeZhAPCTkF?15fYqGki4U&4 zJkOp3=Nl>T7`wXF+AML^r}h7C^K4t@q6~p%{l%@;wwp%p?Y_^Xkv5wHO?&`(A_a6& z@={ZOGB0l%H2ug+6LE*_)elQC^73rtx0PSnYCXa&i;0p5JN> z6_WQ_Q(l>uHvyUn*sc$vdTr;-%Uc5WU@SN?<39LbsehShfJa$&8~-+8+smRKjf3a>%Y6Ju`^3APJ`n@W zGH9A1>!b16p)VsZZwHv3SGQX0h3xwdlW$VICu z`EH!(YZr)SavqtC%2RyVelr*EnbZ@%w&LJ10e*X!w#__axO1Tp(eM~yB)(kA%b_uV!zbx@Wz0W4O2fdE;WE=?66hR%!Z@sXFb@b z`-qV1A)Z)Ma<=JhGi(0nOMa zTdgB^J=)&#Z3wxyq>yF-G;>R>*4wa;=V+hqCy#K-MxWRP%@FR7-NI)Fjr55xT;H!PF+~h0sG><^Dh`l&Z?9#p`vcRS5 zQI6W`|7-7RpyQ~n^VMkM`mjFKZGBwV<)k9$fG|45fC7R#R6i?QyNoPh3E3FIdbK<2 zU2Fe3yZQqGiV;5sLj(w7f-$Nif+3FU03n7r;9>_{q7Wr@8=uCdKGcV(#3ywrO(}Jg ze)r8h?VHi=VsLv-ThP&W=FOXX@4NTD`+jET%|6VTK17c;&@6bz*5iW@*MsGbfM@vJ z(tg_knxX&1`e(Lp@p-fRj^9@8v;1}hJo<;|%L^PvP6X(7mU~43x#!H5TLYd0CG>5B zO>00?c{ch24RUer?h7>eyQe>)?b(1>n=iW? z3{m{1$m*EzI|W=s1?YT0?6!ayD;3)H_Od2o8lHDlm7u|NN~~9l;TzKnIvUsnEkn`ApE~y#eO3l}!aw zjowl^u@5VNQG7Ei#`+;=8A02TJV{|%9hhjt?^ELFxywn*oApTDnRWm;eBDZmcC0k* z1ZZPd+j7TC(@uf*xTM`#n)W1UJ@44I?Qzn&ZL2E7{L63aaKK6HwyguS&*2+A;fJZx zw8Nm?hu`xOv`325o=QDU{-OQuY}zSDwWXAtO8BD!IPpM096drnXU(^{zRwytb)Gtu!QZ0q8P!QIQjYcr z8i8Clb-K*1O#q@Z|t{3j0umOxxOJdzO*Gp|V+Vqz`z6_4T zA;`##>GTHDh2n6HqJ|F+V4mIJnYZcGdFsH!`>wS;czQmof`Z5I{P;3h_XK2&KB5=h zOTqap+8RT~!87uxKKu7T#29FD`w^pQCFJwIYndqe7Nn8P_f_0aDC_&)!^I;Z+`|>3 zYqk0b9+S@c4DRi-da>sV*ciwvoN1ex*1&gHZkg6SL#L!=Kjc75H|w;kSo}SyR6KfE zmcIi$k)TfJ3;9*~Io)czfAtGDPzA2@zH0~I2cAPX{1CHfDv|#_)4;E5-8Ag0tMh$o z1?GB(HU&f5Ofoun}qCAbgaW9=wcgm`mtM{twXz_HrylLG1FYM zubfT^HxG2k&lBXFvEI81GPoL>z+VHNI`CJ5f1R7Z%Z`uh&fxyL-n-g9f=<*w_-fIA zcDwm(U7h>lT0A?!GnqK`{)5Xo3Z6YZy7=vDNBqh-Yf_woy5v}1fcx?-DU5Y)-9#++ z2nP1S3iyEAk`MG*cwrxl; z&F2l-XIvdVuY8qdRgN`R=Y7|iu;|WB4rQcTcPNq4uC$=uhX9uq1T)pf5|x1A!7m7 z2##W|@klXwKE?SyuhVu{$HMUwfxPN<#oq<0+bA_SeuEzymgU=w7&mr9);MInUPL$E z*IiB<_@;r|)iLl);=b@yd3@kmgf)M)cL!#_zZ7kS@9?d;U%l4~ZmZ(+zahYZTn9Pp zc6e0 z|E1oSqEfgVUekDdb1VGB%pZkk5!MB6xlX5_7AeQw&(wiV2hYg$I{jXe*miyIEt|U4b%38`j6z1H z>*LEP^*nC@b#5@u3 z#Bd+_F7p@#c%D_-BzU-=+yb7XDCd6W8B}x|*Ic!S=JjYRvuw}o(Q^b}r&_{k_?>%=& zp_jIN$7xHc7_LD1jNIh`IuA!j9}u?Yd3@am4D|$NuhG>4f~W@9IffVPXr;CAn`c_l zi^mnYv1`4T*I!suRnT*cj{`fOY^5lU9y&k&EJk@I!gL3L%u}t_*tkHUTa$lwQp(mU z@K*ryHT<>%j-Dz-26W^*IyQ#qzf8+>w<@fk6tuOaX$L@i2y$1k+-4^&2cs%?0yKNe zY}z%YX{SJ&1MPB_8*|c1edV~$?^`xQ2SJ-FPFu=H9FG-1aC2U?-SZYQm(Ln%MWSQ@yXg>K+@ckB1pwtkqa$XFUU@6>2HmTEqa zeW`Ku>~repwuNJ98sAq6Tc(_}sx7Po$5IXS6>^U{Y29);mZtHYu8@1eN$Zx&?{bDN zX`${ye)y@gp7`C}0Bk!I+F{TxyUf;?mgM^d)W2KbouEB|y(5Ia^PRMAeGh}S7WxW5 zR5)qfay{s4k7ExKA$O^hR+U>SRx07k3SdulEAg1>h?T4IeHV{8&A`sT&}lu&_0%cl z*?oI?i~2sV(aX<;xJ@O#t5YBIm$@PxMT4-B!kbMN0dtWPU zV);7@$iGb03BRBy?+Gl4LPiCAo_U~^&f;epCuhsh)O#*0i|UjjZ5iwvo+nJMZ?)E7 zHeZmB2RZJ^8KB)aF%QoZ4!zPs-(lT1&*mwAT^7Vl4Z@$3;Hll)LiaGwz5+aFt2}t( zVmdr1zm&B!=YYz4SIl>+S#D1&UCh3q>e+TUpL5ZC*uj75`iokebIk318vejhu7!}U z*lZWeR#|Hl@=BD7RrXm0F!7B5eGf;EUO>Oc6ybLN+X32PwAE$8CY(rx&{oUuV}Dux zW%p*i!aOVv1^^_lxMXMQ0W6`*4o zNAL~IIXFrgFi-w8kMP?vT-))@;xwgvUjbgm;cS4OM+|y~X8WcTKhIZ~f9M6BPB8!0 z+5Fn1;#)jBbUp?S*%z(QWqBE(_Qe+Z4a+-JK;D#7o>PMJtdL*147Mqj@zda(ykBK^ zmzGPQES0pYoyEQ9P#AJ}{t^R@_4z3Uon<}ArE`lo6y@^@J9f8#zGJ{oR}`RMQkEy@ zG4ud1I_MXBR=Z?t(|J-cuRQ_U*iC*h{!7{$M0ellZDf0Jo%Q8=sU4tu6=_Ll>#NBJ z5ZrqB`CBb$nn6D>4P%0r)I-8pgnW6d^)8o#sPSUU`Ceb`S;#pqwp)7OA@F6fSZ#ZT8N z^x`(adM3{`fq@-ee;@pwC;Z~sf?_|v0Abcf z@!prIeO~N}DcFR~{9LIGeAg-Es_pz1+m1qU)d3!ktDWHI_XM(BJ2uf$W=2HJ2yR#6 z-{;tsqR}fifoHwyy`{>U`nsRaoL$x}itq++Oext~3Lz({Xot?%YEb`w_20l!d>Cy1 zO z(^GVlOPfd-%h$N(FGt-vl| zA20BEPy<{E1OWc)z%c^kfDvE}*bY1gyaXHsegYf; z-UfaNd;oa%r1N;iWe!z4lun71ZPz_uP)Byot6|ffQ1`@ykuo2h{JPd3Db^y-+dx2MhDc}e& z4ZI7S1m=7Z{sI;QmB58SEl>vpfDT|CkO2CCVPG?`1=tSk0`>s>_X>`OfVY4XfCsU@ z7+3;a2?T((zy@Flco^6X@ZYDg`f05GUy0R?Wvh(!jfr&DxXKu$$M~!@W2A7>G*C}Z z^7+-hhB??7O7t3>g(v@lyg8JLBn-Nf8cidVGnU5_Mm<(ES!eA=GL(s>O=QuJ$Y&&s zoY82;bMbH}(Qbru@pKArReeTZJZ$*Wjp&lj!hM~v1&5$`rFO{t@a*e&FX{2T-UY?!jkKh+B^OPMiC>2t8mozZC!cHi0=Cw39xGZOiI}V`_SCR*aMo;uGDIttoQ`F;xodgkwjf!Hmc?~4TNK%)Ov${q2~HiGt~c~`Ln); z#&#X`(lD4qs1aRQjwwzG$6skdR*963TSOjsDgs zdx^TrTY3|@I2X{7ULB7Zjj@nP$#M>PCIEE?-iOSumW!}&Gt6k(OomcnLpaPZ=_lo@ z5YM5kF%#rOjUH5(5-~YGza|Bf(MBRL-pFvwqX>A4hCS^G!^qHso{mJ;)_RQ7Lg$A# z#g)P>jvnSS2(!*6JlCYqvJ{KH=jn_iHbMzRT@Eda=w+EB3?O>VvpN*dEl->6uqhpfO;C`!cvs2}UDnxQZ%}$|5$1&ZXdb zBbSLs=n@JhvWC$^bOi+kRUHLIGi#$@HfKh9GuSzpQ}J*T?I20Pesl>a;W7%ckYp&H z3YqJ(ShF7tCc?pRI$~r(h?#nvC%c2;UNe{sAud{Qo(TqxRA1agM}qHm#CbFc2Et1E zU@&Xsf~d-1ZZLzKO|UAPHOw4Vs0PCZ`VzvknxJ8tsWiWB4MyXM?%pVVM==;pWI1(4 zSumdN#vLk-*{~($*0NwaC7ACj3udg$r^~n~tK9uaOWPJ}!TvaEY6H5D62Qkzan}&HMl+8LtUCh8`Pq9J#=f)XrecZ2PuXYg}bt} zL5m7M_h`|K8BgV+lt8LC7p9~*W+|gZMGgEZAK{5!Eh?(0UyJ69M1lsjs9gs)YY+*K z65YzF{xChD#k2jk?T>3v3LQ!~%@h+_($;o|mNbRZSkM2hS6X_3kd5`BYH$#kDV z-_mRa=~;~xsoqQmscEG8txWnyPFvaZj@FAV6V-`cQ>5Uf<657rZ2BjyPdb49RqGFD!))98 zoU*O>cTNi{=9D8PH2GUvVdUyD2KO1O+*D%$CSC8_NP$! zJjxi@-3aF`7$!sO4Hi(PoQvU&KF>MaRX0j~q})sRiakNF@>nL%GA`vS=m~obIhLW5 zI@xgsJM literal 0 HcmV?d00001 diff --git a/smtc_tracker_app/MDK-ARM/startup_stm32wb55xx_cm4.lst b/smtc_tracker_app/MDK-ARM/startup_stm32wb55xx_cm4.lst new file mode 100644 index 0000000..72dd13e --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/startup_stm32wb55xx_cm4.lst @@ -0,0 +1,1531 @@ + + + +ARM Macro Assembler Page 1 + + + 1 00000000 ;******************************************************* + *********************** + 2 00000000 ;* File Name : startup_stm32wb55xx_cm4.s + 3 00000000 ;* Author : MCD Application Team + 4 00000000 ;* Description : STM32WB55xx devices vector table + for MDK-ARM toolchain. + 5 00000000 ;* This module performs: + 6 00000000 ;* - Set the initial SP + 7 00000000 ;* - Set the initial PC == Reset_Ha + ndler + 8 00000000 ;* - Set the vector table entries w + ith the exceptions ISR address + 9 00000000 ;* - Branches to __main in the C li + brary (which eventually + 10 00000000 ;* calls main()). + 11 00000000 ;* After Reset the CortexM4 process + or is in Thread mode, + 12 00000000 ;* priority is Privileged, and the + Stack is set to Main. + 13 00000000 ;* <<< Use Configuration Wizard in Context Menu >>> + 14 00000000 ;******************************************************* + *********************** + 15 00000000 ;* @attention + 16 00000000 ;* + 17 00000000 ;* Copyright (c) 2019 STMicroelectronics. All rights res + erved. + 18 00000000 ;* + 19 00000000 ;* This software component is licensed by ST under BSD 3 + -Clause license, + 20 00000000 ;* the "License"; You may not use this file except in co + mpliance with the + 21 00000000 ;* License. You may obtain a copy of the License at: + 22 00000000 ;* opensource.org/licenses/BSD-3- + Clause + 23 00000000 ;* + 24 00000000 ;******************************************************* + *********************** + 25 00000000 + 26 00000000 ; Amount of memory (in bytes) allocated for Stack + 27 00000000 ; Tailor this value to your application needs + 28 00000000 ; Stack Configuration + 29 00000000 ; Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> + 30 00000000 ; + 31 00000000 + 32 00000000 00001000 + Stack_Size + EQU 0x1000 + 33 00000000 + 34 00000000 AREA STACK, NOINIT, READWRITE, ALIGN +=3 + 35 00000000 Stack_Mem + SPACE Stack_Size + 36 00001000 __initial_sp + 37 00001000 + 38 00001000 + 39 00001000 ; Heap Configuration + 40 00001000 ; Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> + 41 00001000 ; + 42 00001000 + + + +ARM Macro Assembler Page 2 + + + 43 00001000 00000400 + Heap_Size + EQU 0x400 + 44 00001000 + 45 00001000 AREA HEAP, NOINIT, READWRITE, ALIGN= +3 + 46 00000000 __heap_base + 47 00000000 Heap_Mem + SPACE Heap_Size + 48 00000400 __heap_limit + 49 00000400 + 50 00000400 PRESERVE8 + 51 00000400 THUMB + 52 00000400 + 53 00000400 + 54 00000400 ; Vector Table Mapped to Address 0 at Reset + 55 00000400 AREA RESET, DATA, READONLY + 56 00000000 EXPORT __Vectors + 57 00000000 EXPORT __Vectors_End + 58 00000000 EXPORT __Vectors_Size + 59 00000000 + 60 00000000 00000000 + __Vectors + DCD __initial_sp ; Top of Stack + 61 00000004 00000000 DCD Reset_Handler ; Reset Handler + 62 00000008 00000000 DCD NMI_Handler ; NMI Handler + 63 0000000C 00000000 DCD HardFault_Handler ; Hard Fault + Handler + 64 00000010 00000000 DCD MemManage_Handler + ; MPU Fault Handler + + 65 00000014 00000000 DCD BusFault_Handler + ; Bus Fault Handler + + 66 00000018 00000000 DCD UsageFault_Handler ; Usage Faul + t Handler + 67 0000001C 00000000 DCD 0 ; Reserved + 68 00000020 00000000 DCD 0 ; Reserved + 69 00000024 00000000 DCD 0 ; Reserved + 70 00000028 00000000 DCD 0 ; Reserved + 71 0000002C 00000000 DCD SVC_Handler ; SVCall Handler + 72 00000030 00000000 DCD DebugMon_Handler ; Debug Monito + r Handler + 73 00000034 00000000 DCD 0 ; Reserved + 74 00000038 00000000 DCD PendSV_Handler ; PendSV Handler + + 75 0000003C 00000000 DCD SysTick_Handler + ; SysTick Handler + 76 00000040 + 77 00000040 ; External Interrupts + 78 00000040 00000000 DCD WWDG_IRQHandler + ; Window WatchDog + 79 00000044 00000000 DCD PVD_PVM_IRQHandler ; PVD and PV + M detector + 80 00000048 00000000 DCD TAMP_STAMP_LSECSS_IRQHandler ; + RTC Tamper and Time + Stamp Interrupts an + d LSECSS Interrupts + + + + +ARM Macro Assembler Page 3 + + + 81 0000004C 00000000 DCD RTC_WKUP_IRQHandler ; RTC Wakeu + p Interrupt + 82 00000050 00000000 DCD FLASH_IRQHandler ; FLASH global + Interrupt + 83 00000054 00000000 DCD RCC_IRQHandler ; RCC Interrupt + 84 00000058 00000000 DCD EXTI0_IRQHandler ; EXTI Line 0 + Interrupt + 85 0000005C 00000000 DCD EXTI1_IRQHandler ; EXTI Line 1 + Interrupt + 86 00000060 00000000 DCD EXTI2_IRQHandler ; EXTI Line 2 + Interrupt + 87 00000064 00000000 DCD EXTI3_IRQHandler ; EXTI Line 3 + Interrup + 88 00000068 00000000 DCD EXTI4_IRQHandler ; EXTI Line 4 + Interrupt + 89 0000006C 00000000 DCD DMA1_Channel1_IRQHandler ; DMA1 + Channel 1 Interrup + t + 90 00000070 00000000 DCD DMA1_Channel2_IRQHandler ; DMA1 + Channel 2 Interrup + t + 91 00000074 00000000 DCD DMA1_Channel3_IRQHandler ; DMA1 + Channel 3 Interrup + t + 92 00000078 00000000 DCD DMA1_Channel4_IRQHandler ; DMA1 + Channel 4 Interrup + t + 93 0000007C 00000000 DCD DMA1_Channel5_IRQHandler ; DMA1 + Channel 5 Interrup + t + 94 00000080 00000000 DCD DMA1_Channel6_IRQHandler ; DMA1 + Channel 6 Interrup + t + 95 00000084 00000000 DCD DMA1_Channel7_IRQHandler ; DMA1 + Channel 7 Interrup + t + 96 00000088 00000000 DCD ADC1_IRQHandler + ; ADC1 Interrupt + 97 0000008C 00000000 DCD USB_HP_IRQHandler ; USB High Pr + iority Interrupt + 98 00000090 00000000 DCD USB_LP_IRQHandler ; USB Low Pri + ority Interrupt + 99 00000094 00000000 DCD C2SEV_PWR_C2H_IRQHandler ; CPU + M0+ SEV Interrupt + 100 00000098 00000000 DCD COMP_IRQHandler ; COMP1 and COM + P2 Interrupts + 101 0000009C 00000000 DCD EXTI9_5_IRQHandler ; EXTI Lines + [9:5] Interrupt + 102 000000A0 00000000 DCD TIM1_BRK_IRQHandler ; TIM1 Brea + k Interrupt + 103 000000A4 00000000 DCD TIM1_UP_TIM16_IRQHandler ; TIM1 + Update and TIM16 g + lobal Interrupts + 104 000000A8 00000000 DCD TIM1_TRG_COM_TIM17_IRQHandler ; + TIM1 Trigger and C + ommunication and TI + M17 global Interrup + ts + 105 000000AC 00000000 DCD TIM1_CC_IRQHandler ; TIM1 Captu + + + +ARM Macro Assembler Page 4 + + + re Compare Interrup + t + 106 000000B0 00000000 DCD TIM2_IRQHandler ; TIM2 Global I + nterrupt + 107 000000B4 00000000 DCD PKA_IRQHandler ; PKA Interrupt + 108 000000B8 00000000 DCD I2C1_EV_IRQHandler ; I2C1 Event + Interrupt + 109 000000BC 00000000 DCD I2C1_ER_IRQHandler ; I2C1 Error + Interrupt + 110 000000C0 00000000 DCD I2C3_EV_IRQHandler ; I2C3 Event + Interrupt + 111 000000C4 00000000 DCD I2C3_ER_IRQHandler ; I2C3 Error + Interrupt + 112 000000C8 00000000 DCD SPI1_IRQHandler + ; SPI1 Interrupt + 113 000000CC 00000000 DCD SPI2_IRQHandler + ; SPI2 Interrupt + 114 000000D0 00000000 DCD USART1_IRQHandler + ; USART1 Interrupt + 115 000000D4 00000000 DCD LPUART1_IRQHandler + ; LPUART1 Interrupt + + 116 000000D8 00000000 DCD SAI1_IRQHandler ; SAI Interrupt + + 117 000000DC 00000000 DCD TSC_IRQHandler ; TSC Interrupt + 118 000000E0 00000000 DCD EXTI15_10_IRQHandler ; EXTI Lin + es1[15:10 ]Interrup + ts + 119 000000E4 00000000 DCD RTC_Alarm_IRQHandler ; RTC Alar + ms (A and B) Interr + upt + 120 000000E8 00000000 DCD CRS_IRQHandler ; CRS interrupt + 121 000000EC 00000000 DCD PWR_SOTF_BLEACT_802ACT_RFPHASE_ +IRQHandler + ; WKUP Interrupt fr + om PWR + 122 000000F0 00000000 DCD IPCC_C1_RX_IRQHandler ; IPCC CP + U1 RX occupied inte + rrupt + 123 000000F4 00000000 DCD IPCC_C1_TX_IRQHandler ; IPCC CP + U1 RX free interrup + t + 124 000000F8 00000000 DCD HSEM_IRQHandler + ; HSEM0 Interrupt + 125 000000FC 00000000 DCD LPTIM1_IRQHandler + ; LPTIM1 Interrupt + 126 00000100 00000000 DCD LPTIM2_IRQHandler + ; LPTIM2 Interrupt + 127 00000104 00000000 DCD LCD_IRQHandler ; LCD Interrupt + 128 00000108 00000000 DCD QUADSPI_IRQHandler + ; QUADSPI Interrupt + + 129 0000010C 00000000 DCD AES1_IRQHandler + ; AES1 Interrupt + 130 00000110 00000000 DCD AES2_IRQHandler + ; AES2 Interrupt + 131 00000114 00000000 DCD RNG_IRQHandler ; RNG1 Interrupt + + 132 00000118 00000000 DCD FPU_IRQHandler ; FPU Interrupt + + + +ARM Macro Assembler Page 5 + + + 133 0000011C 00000000 DCD DMA2_Channel1_IRQHandler ; DMA2 + Channel 1 Interrup + t + 134 00000120 00000000 DCD DMA2_Channel2_IRQHandler ; DMA2 + Channel 2 Interrup + t + 135 00000124 00000000 DCD DMA2_Channel3_IRQHandler ; DMA2 + Channel 3 Interrup + t + 136 00000128 00000000 DCD DMA2_Channel4_IRQHandler ; DMA2 + Channel 4 Interrup + t + 137 0000012C 00000000 DCD DMA2_Channel5_IRQHandler ; DMA2 + Channel 5 Interrup + t + 138 00000130 00000000 DCD DMA2_Channel6_IRQHandler ; DMA2 + Channel 6 Interrup + t + 139 00000134 00000000 DCD DMA2_Channel7_IRQHandler ; DMA2 + Channel 7 Interrup + t + 140 00000138 00000000 DCD DMAMUX1_OVR_IRQHandler ; DMAMUX + overrun Interrupt + 141 0000013C 00000000 DCD 0 ; Reserved for OTA + 142 00000140 + 143 00000140 __Vectors_End + 144 00000140 + 145 00000140 00000140 + __Vectors_Size + EQU __Vectors_End - __Vectors + 146 00000140 + 147 00000140 AREA |.text|, CODE, READONLY + 148 00000000 + 149 00000000 ; Reset handler + 150 00000000 Reset_Handler + PROC + 151 00000000 EXPORT Reset_Handler [ +WEAK] + 152 00000000 IMPORT SystemInit + 153 00000000 IMPORT __main + 154 00000000 + 155 00000000 4806 LDR R0, =SystemInit + 156 00000002 4780 BLX R0 + 157 00000004 4806 LDR R0, =__main + 158 00000006 4700 BX R0 + 159 00000008 ENDP + 160 00000008 + 161 00000008 ; Dummy Exception Handlers (infinite loops which can be + modified) + 162 00000008 + 163 00000008 NMI_Handler + PROC + 164 00000008 EXPORT NMI_Handler +[WEAK] + 165 00000008 E7FE B . + 166 0000000A ENDP + 168 0000000A HardFault_Handler + PROC + 169 0000000A EXPORT HardFault_Handler + + + +ARM Macro Assembler Page 6 + + +[WEAK] + 170 0000000A E7FE B . + 171 0000000C ENDP + 173 0000000C MemManage_Handler + PROC + 174 0000000C EXPORT MemManage_Handler +[WEAK] + 175 0000000C E7FE B . + 176 0000000E ENDP + 178 0000000E BusFault_Handler + PROC + 179 0000000E EXPORT BusFault_Handler +[WEAK] + 180 0000000E E7FE B . + 181 00000010 ENDP + 183 00000010 UsageFault_Handler + PROC + 184 00000010 EXPORT UsageFault_Handler +[WEAK] + 185 00000010 E7FE B . + 186 00000012 ENDP + 187 00000012 SVC_Handler + PROC + 188 00000012 EXPORT SVC_Handler +[WEAK] + 189 00000012 E7FE B . + 190 00000014 ENDP + 192 00000014 DebugMon_Handler + PROC + 193 00000014 EXPORT DebugMon_Handler +[WEAK] + 194 00000014 E7FE B . + 195 00000016 ENDP + 196 00000016 PendSV_Handler + PROC + 197 00000016 EXPORT PendSV_Handler +[WEAK] + 198 00000016 E7FE B . + 199 00000018 ENDP + 200 00000018 SysTick_Handler + PROC + 201 00000018 EXPORT SysTick_Handler +[WEAK] + 202 00000018 E7FE B . + 203 0000001A ENDP + 204 0000001A + 205 0000001A Default_Handler + PROC + 206 0000001A + 207 0000001A EXPORT WWDG_IRQHandler + [WEAK] + 208 0000001A EXPORT PVD_PVM_IRQHandler + [WEAK] + 209 0000001A EXPORT TAMP_STAMP_LSECSS_IRQHandler + [WEAK] + 210 0000001A EXPORT RTC_WKUP_IRQHandler + [WEAK] + 211 0000001A EXPORT FLASH_IRQHandler + [WEAK] + + + +ARM Macro Assembler Page 7 + + + 212 0000001A EXPORT RCC_IRQHandler + [WEAK] + 213 0000001A EXPORT EXTI0_IRQHandler + [WEAK] + 214 0000001A EXPORT EXTI1_IRQHandler + [WEAK] + 215 0000001A EXPORT EXTI2_IRQHandler + [WEAK] + 216 0000001A EXPORT EXTI3_IRQHandler + [WEAK] + 217 0000001A EXPORT EXTI4_IRQHandler + [WEAK] + 218 0000001A EXPORT DMA1_Channel1_IRQHandler + [WEAK] + 219 0000001A EXPORT DMA1_Channel2_IRQHandler + [WEAK] + 220 0000001A EXPORT DMA1_Channel3_IRQHandler + [WEAK] + 221 0000001A EXPORT DMA1_Channel4_IRQHandler + [WEAK] + 222 0000001A EXPORT DMA1_Channel5_IRQHandler + [WEAK] + 223 0000001A EXPORT DMA1_Channel6_IRQHandler + [WEAK] + 224 0000001A EXPORT DMA1_Channel7_IRQHandler + [WEAK] + 225 0000001A EXPORT ADC1_IRQHandler + [WEAK] + 226 0000001A EXPORT USB_HP_IRQHandler + [WEAK] + 227 0000001A EXPORT USB_LP_IRQHandler + [WEAK] + 228 0000001A EXPORT C2SEV_PWR_C2H_IRQHandler + [WEAK] + 229 0000001A EXPORT COMP_IRQHandler + [WEAK] + 230 0000001A EXPORT EXTI9_5_IRQHandler + [WEAK] + 231 0000001A EXPORT TIM1_BRK_IRQHandler + [WEAK] + 232 0000001A EXPORT TIM1_UP_TIM16_IRQHandler + [WEAK] + 233 0000001A EXPORT TIM1_TRG_COM_TIM17_IRQHandler + [WEAK] + 234 0000001A EXPORT TIM1_CC_IRQHandler + [WEAK] + 235 0000001A EXPORT TIM2_IRQHandler + [WEAK] + 236 0000001A EXPORT PKA_IRQHandler + [WEAK] + 237 0000001A EXPORT I2C1_EV_IRQHandler + [WEAK] + 238 0000001A EXPORT I2C1_ER_IRQHandler + [WEAK] + 239 0000001A EXPORT I2C3_EV_IRQHandler + [WEAK] + 240 0000001A EXPORT I2C3_ER_IRQHandler + [WEAK] + 241 0000001A EXPORT SPI1_IRQHandler + + + +ARM Macro Assembler Page 8 + + + [WEAK] + 242 0000001A EXPORT SPI2_IRQHandler + [WEAK] + 243 0000001A EXPORT USART1_IRQHandler + [WEAK] + 244 0000001A EXPORT LPUART1_IRQHandler + [WEAK] + 245 0000001A EXPORT SAI1_IRQHandler + [WEAK] + 246 0000001A EXPORT TSC_IRQHandler + [WEAK] + 247 0000001A EXPORT EXTI15_10_IRQHandler + [WEAK] + 248 0000001A EXPORT RTC_Alarm_IRQHandler + [WEAK] + 249 0000001A EXPORT CRS_IRQHandler + [WEAK] + 250 0000001A EXPORT PWR_SOTF_BLEACT_802ACT_RFPHASE_ +IRQHandler [WEAK] + 251 0000001A EXPORT IPCC_C1_RX_IRQHandler + [WEAK] + 252 0000001A EXPORT IPCC_C1_TX_IRQHandler + [WEAK] + 253 0000001A EXPORT HSEM_IRQHandler + [WEAK] + 254 0000001A EXPORT LPTIM1_IRQHandler + [WEAK] + 255 0000001A EXPORT LPTIM2_IRQHandler + [WEAK] + 256 0000001A EXPORT LCD_IRQHandler + [WEAK] + 257 0000001A EXPORT QUADSPI_IRQHandler + [WEAK] + 258 0000001A EXPORT AES1_IRQHandler + [WEAK] + 259 0000001A EXPORT AES2_IRQHandler + [WEAK] + 260 0000001A EXPORT RNG_IRQHandler + [WEAK] + 261 0000001A EXPORT FPU_IRQHandler + [WEAK] + 262 0000001A EXPORT DMA2_Channel1_IRQHandler + [WEAK] + 263 0000001A EXPORT DMA2_Channel2_IRQHandler + [WEAK] + 264 0000001A EXPORT DMA2_Channel3_IRQHandler + [WEAK] + 265 0000001A EXPORT DMA2_Channel4_IRQHandler + [WEAK] + 266 0000001A EXPORT DMA2_Channel5_IRQHandler + [WEAK] + 267 0000001A EXPORT DMA2_Channel6_IRQHandler + [WEAK] + 268 0000001A EXPORT DMA2_Channel7_IRQHandler + [WEAK] + 269 0000001A EXPORT DMAMUX1_OVR_IRQHandler + [WEAK] + 270 0000001A + 271 0000001A WWDG_IRQHandler + + + +ARM Macro Assembler Page 9 + + + 272 0000001A PVD_PVM_IRQHandler + 273 0000001A TAMP_STAMP_LSECSS_IRQHandler + 274 0000001A RTC_WKUP_IRQHandler + 275 0000001A FLASH_IRQHandler + 276 0000001A RCC_IRQHandler + 277 0000001A EXTI0_IRQHandler + 278 0000001A EXTI1_IRQHandler + 279 0000001A EXTI2_IRQHandler + 280 0000001A EXTI3_IRQHandler + 281 0000001A EXTI4_IRQHandler + 282 0000001A DMA1_Channel1_IRQHandler + 283 0000001A DMA1_Channel2_IRQHandler + 284 0000001A DMA1_Channel3_IRQHandler + 285 0000001A DMA1_Channel4_IRQHandler + 286 0000001A DMA1_Channel5_IRQHandler + 287 0000001A DMA1_Channel6_IRQHandler + 288 0000001A DMA1_Channel7_IRQHandler + 289 0000001A ADC1_IRQHandler + 290 0000001A USB_HP_IRQHandler + 291 0000001A USB_LP_IRQHandler + 292 0000001A C2SEV_PWR_C2H_IRQHandler + 293 0000001A COMP_IRQHandler + 294 0000001A EXTI9_5_IRQHandler + 295 0000001A TIM1_BRK_IRQHandler + 296 0000001A TIM1_UP_TIM16_IRQHandler + 297 0000001A TIM1_TRG_COM_TIM17_IRQHandler + 298 0000001A TIM1_CC_IRQHandler + 299 0000001A TIM2_IRQHandler + 300 0000001A PKA_IRQHandler + 301 0000001A I2C1_EV_IRQHandler + 302 0000001A I2C1_ER_IRQHandler + 303 0000001A I2C3_EV_IRQHandler + 304 0000001A I2C3_ER_IRQHandler + 305 0000001A SPI1_IRQHandler + 306 0000001A SPI2_IRQHandler + 307 0000001A USART1_IRQHandler + 308 0000001A LPUART1_IRQHandler + 309 0000001A SAI1_IRQHandler + 310 0000001A TSC_IRQHandler + 311 0000001A EXTI15_10_IRQHandler + 312 0000001A RTC_Alarm_IRQHandler + 313 0000001A CRS_IRQHandler + 314 0000001A PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + 315 0000001A IPCC_C1_RX_IRQHandler + 316 0000001A IPCC_C1_TX_IRQHandler + 317 0000001A HSEM_IRQHandler + 318 0000001A LPTIM1_IRQHandler + 319 0000001A LPTIM2_IRQHandler + 320 0000001A LCD_IRQHandler + 321 0000001A QUADSPI_IRQHandler + 322 0000001A AES1_IRQHandler + 323 0000001A AES2_IRQHandler + 324 0000001A RNG_IRQHandler + 325 0000001A FPU_IRQHandler + 326 0000001A DMA2_Channel1_IRQHandler + 327 0000001A DMA2_Channel2_IRQHandler + 328 0000001A DMA2_Channel3_IRQHandler + 329 0000001A DMA2_Channel4_IRQHandler + 330 0000001A DMA2_Channel5_IRQHandler + + + +ARM Macro Assembler Page 10 + + + 331 0000001A DMA2_Channel6_IRQHandler + 332 0000001A DMA2_Channel7_IRQHandler + 333 0000001A DMAMUX1_OVR_IRQHandler + 334 0000001A + 335 0000001A E7FE B . + 336 0000001C + 337 0000001C ENDP + 338 0000001C + 339 0000001C ALIGN + 340 0000001C + 341 0000001C ;******************************************************* + ************************ + 342 0000001C ; User Stack and Heap initialization + 343 0000001C ;******************************************************* + ************************ + 344 0000001C IF :DEF:__MICROLIB + 345 0000001C + 346 0000001C EXPORT __initial_sp + 347 0000001C EXPORT __heap_base + 348 0000001C EXPORT __heap_limit + 349 0000001C + 350 0000001C ELSE + 365 ENDIF + 366 0000001C + 367 0000001C END + 00000000 + 00000000 +Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs= +interwork --depend=lr1110_modem_tracker_sdk\startup_stm32wb55xx_cm4.d -olr1110_ +modem_tracker_sdk\startup_stm32wb55xx_cm4.o -I.\RTE\_lr1110_modem_tracker_sdk_E +U868 -IC:\Users\bboulet\AppData\Local\Arm\Packs\ARM\CMSIS\5.7.0\CMSIS\Core\Incl +ude -IC:\Users\bboulet\AppData\Local\Arm\Packs\Keil\STM32WBxx_DFP\1.1.0\Drivers +\CMSIS\Device\ST\STM32WBxx\Include --predefine="__MICROLIB SETA 1" --predefine= +"__UVISION_VERSION SETA 529" --predefine="_RTE_ SETA 1" --predefine="STM32WB55x +x SETA 1" --list=startup_stm32wb55xx_cm4.lst startup_stm32wb55xx_cm4.s + + + +ARM Macro Assembler Page 1 Alphabetic symbol ordering +Relocatable symbols + +STACK 00000000 + +Symbol: STACK + Definitions + At line 34 in file startup_stm32wb55xx_cm4.s + Uses + None +Comment: STACK unused +Stack_Mem 00000000 + +Symbol: Stack_Mem + Definitions + At line 35 in file startup_stm32wb55xx_cm4.s + Uses + None +Comment: Stack_Mem unused +__initial_sp 00001000 + +Symbol: __initial_sp + Definitions + At line 36 in file startup_stm32wb55xx_cm4.s + Uses + At line 60 in file startup_stm32wb55xx_cm4.s + At line 346 in file startup_stm32wb55xx_cm4.s + +3 symbols + + + +ARM Macro Assembler Page 1 Alphabetic symbol ordering +Relocatable symbols + +HEAP 00000000 + +Symbol: HEAP + Definitions + At line 45 in file startup_stm32wb55xx_cm4.s + Uses + None +Comment: HEAP unused +Heap_Mem 00000000 + +Symbol: Heap_Mem + Definitions + At line 47 in file startup_stm32wb55xx_cm4.s + Uses + None +Comment: Heap_Mem unused +__heap_base 00000000 + +Symbol: __heap_base + Definitions + At line 46 in file startup_stm32wb55xx_cm4.s + Uses + At line 347 in file startup_stm32wb55xx_cm4.s +Comment: __heap_base used once +__heap_limit 00000400 + +Symbol: __heap_limit + Definitions + At line 48 in file startup_stm32wb55xx_cm4.s + Uses + At line 348 in file startup_stm32wb55xx_cm4.s +Comment: __heap_limit used once +4 symbols + + + +ARM Macro Assembler Page 1 Alphabetic symbol ordering +Relocatable symbols + +RESET 00000000 + +Symbol: RESET + Definitions + At line 55 in file startup_stm32wb55xx_cm4.s + Uses + None +Comment: RESET unused +__Vectors 00000000 + +Symbol: __Vectors + Definitions + At line 60 in file startup_stm32wb55xx_cm4.s + Uses + At line 56 in file startup_stm32wb55xx_cm4.s + At line 145 in file startup_stm32wb55xx_cm4.s + +__Vectors_End 00000140 + +Symbol: __Vectors_End + Definitions + At line 143 in file startup_stm32wb55xx_cm4.s + Uses + At line 57 in file startup_stm32wb55xx_cm4.s + At line 145 in file startup_stm32wb55xx_cm4.s + +3 symbols + + + +ARM Macro Assembler Page 1 Alphabetic symbol ordering +Relocatable symbols + +.text 00000000 + +Symbol: .text + Definitions + At line 147 in file startup_stm32wb55xx_cm4.s + Uses + None +Comment: .text unused +ADC1_IRQHandler 0000001A + +Symbol: ADC1_IRQHandler + Definitions + At line 289 in file startup_stm32wb55xx_cm4.s + Uses + At line 96 in file startup_stm32wb55xx_cm4.s + At line 225 in file startup_stm32wb55xx_cm4.s + +AES1_IRQHandler 0000001A + +Symbol: AES1_IRQHandler + Definitions + At line 322 in file startup_stm32wb55xx_cm4.s + Uses + At line 129 in file startup_stm32wb55xx_cm4.s + At line 258 in file startup_stm32wb55xx_cm4.s + +AES2_IRQHandler 0000001A + +Symbol: AES2_IRQHandler + Definitions + At line 323 in file startup_stm32wb55xx_cm4.s + Uses + At line 130 in file startup_stm32wb55xx_cm4.s + At line 259 in file startup_stm32wb55xx_cm4.s + +BusFault_Handler 0000000E + +Symbol: BusFault_Handler + Definitions + At line 178 in file startup_stm32wb55xx_cm4.s + Uses + At line 65 in file startup_stm32wb55xx_cm4.s + At line 179 in file startup_stm32wb55xx_cm4.s + +C2SEV_PWR_C2H_IRQHandler 0000001A + +Symbol: C2SEV_PWR_C2H_IRQHandler + Definitions + At line 292 in file startup_stm32wb55xx_cm4.s + Uses + At line 99 in file startup_stm32wb55xx_cm4.s + At line 228 in file startup_stm32wb55xx_cm4.s + +COMP_IRQHandler 0000001A + +Symbol: COMP_IRQHandler + Definitions + At line 293 in file startup_stm32wb55xx_cm4.s + Uses + + + +ARM Macro Assembler Page 2 Alphabetic symbol ordering +Relocatable symbols + + At line 100 in file startup_stm32wb55xx_cm4.s + At line 229 in file startup_stm32wb55xx_cm4.s + +CRS_IRQHandler 0000001A + +Symbol: CRS_IRQHandler + Definitions + At line 313 in file startup_stm32wb55xx_cm4.s + Uses + At line 120 in file startup_stm32wb55xx_cm4.s + At line 249 in file startup_stm32wb55xx_cm4.s + +DMA1_Channel1_IRQHandler 0000001A + +Symbol: DMA1_Channel1_IRQHandler + Definitions + At line 282 in file startup_stm32wb55xx_cm4.s + Uses + At line 89 in file startup_stm32wb55xx_cm4.s + At line 218 in file startup_stm32wb55xx_cm4.s + +DMA1_Channel2_IRQHandler 0000001A + +Symbol: DMA1_Channel2_IRQHandler + Definitions + At line 283 in file startup_stm32wb55xx_cm4.s + Uses + At line 90 in file startup_stm32wb55xx_cm4.s + At line 219 in file startup_stm32wb55xx_cm4.s + +DMA1_Channel3_IRQHandler 0000001A + +Symbol: DMA1_Channel3_IRQHandler + Definitions + At line 284 in file startup_stm32wb55xx_cm4.s + Uses + At line 91 in file startup_stm32wb55xx_cm4.s + At line 220 in file startup_stm32wb55xx_cm4.s + +DMA1_Channel4_IRQHandler 0000001A + +Symbol: DMA1_Channel4_IRQHandler + Definitions + At line 285 in file startup_stm32wb55xx_cm4.s + Uses + At line 92 in file startup_stm32wb55xx_cm4.s + At line 221 in file startup_stm32wb55xx_cm4.s + +DMA1_Channel5_IRQHandler 0000001A + +Symbol: DMA1_Channel5_IRQHandler + Definitions + At line 286 in file startup_stm32wb55xx_cm4.s + Uses + At line 93 in file startup_stm32wb55xx_cm4.s + At line 222 in file startup_stm32wb55xx_cm4.s + +DMA1_Channel6_IRQHandler 0000001A + + + + +ARM Macro Assembler Page 3 Alphabetic symbol ordering +Relocatable symbols + +Symbol: DMA1_Channel6_IRQHandler + Definitions + At line 287 in file startup_stm32wb55xx_cm4.s + Uses + At line 94 in file startup_stm32wb55xx_cm4.s + At line 223 in file startup_stm32wb55xx_cm4.s + +DMA1_Channel7_IRQHandler 0000001A + +Symbol: DMA1_Channel7_IRQHandler + Definitions + At line 288 in file startup_stm32wb55xx_cm4.s + Uses + At line 95 in file startup_stm32wb55xx_cm4.s + At line 224 in file startup_stm32wb55xx_cm4.s + +DMA2_Channel1_IRQHandler 0000001A + +Symbol: DMA2_Channel1_IRQHandler + Definitions + At line 326 in file startup_stm32wb55xx_cm4.s + Uses + At line 133 in file startup_stm32wb55xx_cm4.s + At line 262 in file startup_stm32wb55xx_cm4.s + +DMA2_Channel2_IRQHandler 0000001A + +Symbol: DMA2_Channel2_IRQHandler + Definitions + At line 327 in file startup_stm32wb55xx_cm4.s + Uses + At line 134 in file startup_stm32wb55xx_cm4.s + At line 263 in file startup_stm32wb55xx_cm4.s + +DMA2_Channel3_IRQHandler 0000001A + +Symbol: DMA2_Channel3_IRQHandler + Definitions + At line 328 in file startup_stm32wb55xx_cm4.s + Uses + At line 135 in file startup_stm32wb55xx_cm4.s + At line 264 in file startup_stm32wb55xx_cm4.s + +DMA2_Channel4_IRQHandler 0000001A + +Symbol: DMA2_Channel4_IRQHandler + Definitions + At line 329 in file startup_stm32wb55xx_cm4.s + Uses + At line 136 in file startup_stm32wb55xx_cm4.s + At line 265 in file startup_stm32wb55xx_cm4.s + +DMA2_Channel5_IRQHandler 0000001A + +Symbol: DMA2_Channel5_IRQHandler + Definitions + At line 330 in file startup_stm32wb55xx_cm4.s + Uses + At line 137 in file startup_stm32wb55xx_cm4.s + + + +ARM Macro Assembler Page 4 Alphabetic symbol ordering +Relocatable symbols + + At line 266 in file startup_stm32wb55xx_cm4.s + +DMA2_Channel6_IRQHandler 0000001A + +Symbol: DMA2_Channel6_IRQHandler + Definitions + At line 331 in file startup_stm32wb55xx_cm4.s + Uses + At line 138 in file startup_stm32wb55xx_cm4.s + At line 267 in file startup_stm32wb55xx_cm4.s + +DMA2_Channel7_IRQHandler 0000001A + +Symbol: DMA2_Channel7_IRQHandler + Definitions + At line 332 in file startup_stm32wb55xx_cm4.s + Uses + At line 139 in file startup_stm32wb55xx_cm4.s + At line 268 in file startup_stm32wb55xx_cm4.s + +DMAMUX1_OVR_IRQHandler 0000001A + +Symbol: DMAMUX1_OVR_IRQHandler + Definitions + At line 333 in file startup_stm32wb55xx_cm4.s + Uses + At line 140 in file startup_stm32wb55xx_cm4.s + At line 269 in file startup_stm32wb55xx_cm4.s + +DebugMon_Handler 00000014 + +Symbol: DebugMon_Handler + Definitions + At line 192 in file startup_stm32wb55xx_cm4.s + Uses + At line 72 in file startup_stm32wb55xx_cm4.s + At line 193 in file startup_stm32wb55xx_cm4.s + +Default_Handler 0000001A + +Symbol: Default_Handler + Definitions + At line 205 in file startup_stm32wb55xx_cm4.s + Uses + None +Comment: Default_Handler unused +EXTI0_IRQHandler 0000001A + +Symbol: EXTI0_IRQHandler + Definitions + At line 277 in file startup_stm32wb55xx_cm4.s + Uses + At line 84 in file startup_stm32wb55xx_cm4.s + At line 213 in file startup_stm32wb55xx_cm4.s + +EXTI15_10_IRQHandler 0000001A + +Symbol: EXTI15_10_IRQHandler + Definitions + + + +ARM Macro Assembler Page 5 Alphabetic symbol ordering +Relocatable symbols + + At line 311 in file startup_stm32wb55xx_cm4.s + Uses + At line 118 in file startup_stm32wb55xx_cm4.s + At line 247 in file startup_stm32wb55xx_cm4.s + +EXTI1_IRQHandler 0000001A + +Symbol: EXTI1_IRQHandler + Definitions + At line 278 in file startup_stm32wb55xx_cm4.s + Uses + At line 85 in file startup_stm32wb55xx_cm4.s + At line 214 in file startup_stm32wb55xx_cm4.s + +EXTI2_IRQHandler 0000001A + +Symbol: EXTI2_IRQHandler + Definitions + At line 279 in file startup_stm32wb55xx_cm4.s + Uses + At line 86 in file startup_stm32wb55xx_cm4.s + At line 215 in file startup_stm32wb55xx_cm4.s + +EXTI3_IRQHandler 0000001A + +Symbol: EXTI3_IRQHandler + Definitions + At line 280 in file startup_stm32wb55xx_cm4.s + Uses + At line 87 in file startup_stm32wb55xx_cm4.s + At line 216 in file startup_stm32wb55xx_cm4.s + +EXTI4_IRQHandler 0000001A + +Symbol: EXTI4_IRQHandler + Definitions + At line 281 in file startup_stm32wb55xx_cm4.s + Uses + At line 88 in file startup_stm32wb55xx_cm4.s + At line 217 in file startup_stm32wb55xx_cm4.s + +EXTI9_5_IRQHandler 0000001A + +Symbol: EXTI9_5_IRQHandler + Definitions + At line 294 in file startup_stm32wb55xx_cm4.s + Uses + At line 101 in file startup_stm32wb55xx_cm4.s + At line 230 in file startup_stm32wb55xx_cm4.s + +FLASH_IRQHandler 0000001A + +Symbol: FLASH_IRQHandler + Definitions + At line 275 in file startup_stm32wb55xx_cm4.s + Uses + At line 82 in file startup_stm32wb55xx_cm4.s + At line 211 in file startup_stm32wb55xx_cm4.s + + + + +ARM Macro Assembler Page 6 Alphabetic symbol ordering +Relocatable symbols + +FPU_IRQHandler 0000001A + +Symbol: FPU_IRQHandler + Definitions + At line 325 in file startup_stm32wb55xx_cm4.s + Uses + At line 132 in file startup_stm32wb55xx_cm4.s + At line 261 in file startup_stm32wb55xx_cm4.s + +HSEM_IRQHandler 0000001A + +Symbol: HSEM_IRQHandler + Definitions + At line 317 in file startup_stm32wb55xx_cm4.s + Uses + At line 124 in file startup_stm32wb55xx_cm4.s + At line 253 in file startup_stm32wb55xx_cm4.s + +HardFault_Handler 0000000A + +Symbol: HardFault_Handler + Definitions + At line 168 in file startup_stm32wb55xx_cm4.s + Uses + At line 63 in file startup_stm32wb55xx_cm4.s + At line 169 in file startup_stm32wb55xx_cm4.s + +I2C1_ER_IRQHandler 0000001A + +Symbol: I2C1_ER_IRQHandler + Definitions + At line 302 in file startup_stm32wb55xx_cm4.s + Uses + At line 109 in file startup_stm32wb55xx_cm4.s + At line 238 in file startup_stm32wb55xx_cm4.s + +I2C1_EV_IRQHandler 0000001A + +Symbol: I2C1_EV_IRQHandler + Definitions + At line 301 in file startup_stm32wb55xx_cm4.s + Uses + At line 108 in file startup_stm32wb55xx_cm4.s + At line 237 in file startup_stm32wb55xx_cm4.s + +I2C3_ER_IRQHandler 0000001A + +Symbol: I2C3_ER_IRQHandler + Definitions + At line 304 in file startup_stm32wb55xx_cm4.s + Uses + At line 111 in file startup_stm32wb55xx_cm4.s + At line 240 in file startup_stm32wb55xx_cm4.s + +I2C3_EV_IRQHandler 0000001A + +Symbol: I2C3_EV_IRQHandler + Definitions + At line 303 in file startup_stm32wb55xx_cm4.s + + + +ARM Macro Assembler Page 7 Alphabetic symbol ordering +Relocatable symbols + + Uses + At line 110 in file startup_stm32wb55xx_cm4.s + At line 239 in file startup_stm32wb55xx_cm4.s + +IPCC_C1_RX_IRQHandler 0000001A + +Symbol: IPCC_C1_RX_IRQHandler + Definitions + At line 315 in file startup_stm32wb55xx_cm4.s + Uses + At line 122 in file startup_stm32wb55xx_cm4.s + At line 251 in file startup_stm32wb55xx_cm4.s + +IPCC_C1_TX_IRQHandler 0000001A + +Symbol: IPCC_C1_TX_IRQHandler + Definitions + At line 316 in file startup_stm32wb55xx_cm4.s + Uses + At line 123 in file startup_stm32wb55xx_cm4.s + At line 252 in file startup_stm32wb55xx_cm4.s + +LCD_IRQHandler 0000001A + +Symbol: LCD_IRQHandler + Definitions + At line 320 in file startup_stm32wb55xx_cm4.s + Uses + At line 127 in file startup_stm32wb55xx_cm4.s + At line 256 in file startup_stm32wb55xx_cm4.s + +LPTIM1_IRQHandler 0000001A + +Symbol: LPTIM1_IRQHandler + Definitions + At line 318 in file startup_stm32wb55xx_cm4.s + Uses + At line 125 in file startup_stm32wb55xx_cm4.s + At line 254 in file startup_stm32wb55xx_cm4.s + +LPTIM2_IRQHandler 0000001A + +Symbol: LPTIM2_IRQHandler + Definitions + At line 319 in file startup_stm32wb55xx_cm4.s + Uses + At line 126 in file startup_stm32wb55xx_cm4.s + At line 255 in file startup_stm32wb55xx_cm4.s + +LPUART1_IRQHandler 0000001A + +Symbol: LPUART1_IRQHandler + Definitions + At line 308 in file startup_stm32wb55xx_cm4.s + Uses + At line 115 in file startup_stm32wb55xx_cm4.s + At line 244 in file startup_stm32wb55xx_cm4.s + +MemManage_Handler 0000000C + + + +ARM Macro Assembler Page 8 Alphabetic symbol ordering +Relocatable symbols + + +Symbol: MemManage_Handler + Definitions + At line 173 in file startup_stm32wb55xx_cm4.s + Uses + At line 64 in file startup_stm32wb55xx_cm4.s + At line 174 in file startup_stm32wb55xx_cm4.s + +NMI_Handler 00000008 + +Symbol: NMI_Handler + Definitions + At line 163 in file startup_stm32wb55xx_cm4.s + Uses + At line 62 in file startup_stm32wb55xx_cm4.s + At line 164 in file startup_stm32wb55xx_cm4.s + +PKA_IRQHandler 0000001A + +Symbol: PKA_IRQHandler + Definitions + At line 300 in file startup_stm32wb55xx_cm4.s + Uses + At line 107 in file startup_stm32wb55xx_cm4.s + At line 236 in file startup_stm32wb55xx_cm4.s + +PVD_PVM_IRQHandler 0000001A + +Symbol: PVD_PVM_IRQHandler + Definitions + At line 272 in file startup_stm32wb55xx_cm4.s + Uses + At line 79 in file startup_stm32wb55xx_cm4.s + At line 208 in file startup_stm32wb55xx_cm4.s + +PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler 0000001A + +Symbol: PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + Definitions + At line 314 in file startup_stm32wb55xx_cm4.s + Uses + At line 121 in file startup_stm32wb55xx_cm4.s + At line 250 in file startup_stm32wb55xx_cm4.s + +PendSV_Handler 00000016 + +Symbol: PendSV_Handler + Definitions + At line 196 in file startup_stm32wb55xx_cm4.s + Uses + At line 74 in file startup_stm32wb55xx_cm4.s + At line 197 in file startup_stm32wb55xx_cm4.s + +QUADSPI_IRQHandler 0000001A + +Symbol: QUADSPI_IRQHandler + Definitions + At line 321 in file startup_stm32wb55xx_cm4.s + Uses + + + +ARM Macro Assembler Page 9 Alphabetic symbol ordering +Relocatable symbols + + At line 128 in file startup_stm32wb55xx_cm4.s + At line 257 in file startup_stm32wb55xx_cm4.s + +RCC_IRQHandler 0000001A + +Symbol: RCC_IRQHandler + Definitions + At line 276 in file startup_stm32wb55xx_cm4.s + Uses + At line 83 in file startup_stm32wb55xx_cm4.s + At line 212 in file startup_stm32wb55xx_cm4.s + +RNG_IRQHandler 0000001A + +Symbol: RNG_IRQHandler + Definitions + At line 324 in file startup_stm32wb55xx_cm4.s + Uses + At line 131 in file startup_stm32wb55xx_cm4.s + At line 260 in file startup_stm32wb55xx_cm4.s + +RTC_Alarm_IRQHandler 0000001A + +Symbol: RTC_Alarm_IRQHandler + Definitions + At line 312 in file startup_stm32wb55xx_cm4.s + Uses + At line 119 in file startup_stm32wb55xx_cm4.s + At line 248 in file startup_stm32wb55xx_cm4.s + +RTC_WKUP_IRQHandler 0000001A + +Symbol: RTC_WKUP_IRQHandler + Definitions + At line 274 in file startup_stm32wb55xx_cm4.s + Uses + At line 81 in file startup_stm32wb55xx_cm4.s + At line 210 in file startup_stm32wb55xx_cm4.s + +Reset_Handler 00000000 + +Symbol: Reset_Handler + Definitions + At line 150 in file startup_stm32wb55xx_cm4.s + Uses + At line 61 in file startup_stm32wb55xx_cm4.s + At line 151 in file startup_stm32wb55xx_cm4.s + +SAI1_IRQHandler 0000001A + +Symbol: SAI1_IRQHandler + Definitions + At line 309 in file startup_stm32wb55xx_cm4.s + Uses + At line 116 in file startup_stm32wb55xx_cm4.s + At line 245 in file startup_stm32wb55xx_cm4.s + +SPI1_IRQHandler 0000001A + + + + +ARM Macro Assembler Page 10 Alphabetic symbol ordering +Relocatable symbols + +Symbol: SPI1_IRQHandler + Definitions + At line 305 in file startup_stm32wb55xx_cm4.s + Uses + At line 112 in file startup_stm32wb55xx_cm4.s + At line 241 in file startup_stm32wb55xx_cm4.s + +SPI2_IRQHandler 0000001A + +Symbol: SPI2_IRQHandler + Definitions + At line 306 in file startup_stm32wb55xx_cm4.s + Uses + At line 113 in file startup_stm32wb55xx_cm4.s + At line 242 in file startup_stm32wb55xx_cm4.s + +SVC_Handler 00000012 + +Symbol: SVC_Handler + Definitions + At line 187 in file startup_stm32wb55xx_cm4.s + Uses + At line 71 in file startup_stm32wb55xx_cm4.s + At line 188 in file startup_stm32wb55xx_cm4.s + +SysTick_Handler 00000018 + +Symbol: SysTick_Handler + Definitions + At line 200 in file startup_stm32wb55xx_cm4.s + Uses + At line 75 in file startup_stm32wb55xx_cm4.s + At line 201 in file startup_stm32wb55xx_cm4.s + +TAMP_STAMP_LSECSS_IRQHandler 0000001A + +Symbol: TAMP_STAMP_LSECSS_IRQHandler + Definitions + At line 273 in file startup_stm32wb55xx_cm4.s + Uses + At line 80 in file startup_stm32wb55xx_cm4.s + At line 209 in file startup_stm32wb55xx_cm4.s + +TIM1_BRK_IRQHandler 0000001A + +Symbol: TIM1_BRK_IRQHandler + Definitions + At line 295 in file startup_stm32wb55xx_cm4.s + Uses + At line 102 in file startup_stm32wb55xx_cm4.s + At line 231 in file startup_stm32wb55xx_cm4.s + +TIM1_CC_IRQHandler 0000001A + +Symbol: TIM1_CC_IRQHandler + Definitions + At line 298 in file startup_stm32wb55xx_cm4.s + Uses + At line 105 in file startup_stm32wb55xx_cm4.s + + + +ARM Macro Assembler Page 11 Alphabetic symbol ordering +Relocatable symbols + + At line 234 in file startup_stm32wb55xx_cm4.s + +TIM1_TRG_COM_TIM17_IRQHandler 0000001A + +Symbol: TIM1_TRG_COM_TIM17_IRQHandler + Definitions + At line 297 in file startup_stm32wb55xx_cm4.s + Uses + At line 104 in file startup_stm32wb55xx_cm4.s + At line 233 in file startup_stm32wb55xx_cm4.s + +TIM1_UP_TIM16_IRQHandler 0000001A + +Symbol: TIM1_UP_TIM16_IRQHandler + Definitions + At line 296 in file startup_stm32wb55xx_cm4.s + Uses + At line 103 in file startup_stm32wb55xx_cm4.s + At line 232 in file startup_stm32wb55xx_cm4.s + +TIM2_IRQHandler 0000001A + +Symbol: TIM2_IRQHandler + Definitions + At line 299 in file startup_stm32wb55xx_cm4.s + Uses + At line 106 in file startup_stm32wb55xx_cm4.s + At line 235 in file startup_stm32wb55xx_cm4.s + +TSC_IRQHandler 0000001A + +Symbol: TSC_IRQHandler + Definitions + At line 310 in file startup_stm32wb55xx_cm4.s + Uses + At line 117 in file startup_stm32wb55xx_cm4.s + At line 246 in file startup_stm32wb55xx_cm4.s + +USART1_IRQHandler 0000001A + +Symbol: USART1_IRQHandler + Definitions + At line 307 in file startup_stm32wb55xx_cm4.s + Uses + At line 114 in file startup_stm32wb55xx_cm4.s + At line 243 in file startup_stm32wb55xx_cm4.s + +USB_HP_IRQHandler 0000001A + +Symbol: USB_HP_IRQHandler + Definitions + At line 290 in file startup_stm32wb55xx_cm4.s + Uses + At line 97 in file startup_stm32wb55xx_cm4.s + At line 226 in file startup_stm32wb55xx_cm4.s + +USB_LP_IRQHandler 0000001A + +Symbol: USB_LP_IRQHandler + + + +ARM Macro Assembler Page 12 Alphabetic symbol ordering +Relocatable symbols + + Definitions + At line 291 in file startup_stm32wb55xx_cm4.s + Uses + At line 98 in file startup_stm32wb55xx_cm4.s + At line 227 in file startup_stm32wb55xx_cm4.s + +UsageFault_Handler 00000010 + +Symbol: UsageFault_Handler + Definitions + At line 183 in file startup_stm32wb55xx_cm4.s + Uses + At line 66 in file startup_stm32wb55xx_cm4.s + At line 184 in file startup_stm32wb55xx_cm4.s + +WWDG_IRQHandler 0000001A + +Symbol: WWDG_IRQHandler + Definitions + At line 271 in file startup_stm32wb55xx_cm4.s + Uses + At line 78 in file startup_stm32wb55xx_cm4.s + At line 207 in file startup_stm32wb55xx_cm4.s + +75 symbols + + + +ARM Macro Assembler Page 1 Alphabetic symbol ordering +Absolute symbols + +Heap_Size 00000400 + +Symbol: Heap_Size + Definitions + At line 43 in file startup_stm32wb55xx_cm4.s + Uses + At line 47 in file startup_stm32wb55xx_cm4.s +Comment: Heap_Size used once +Stack_Size 00001000 + +Symbol: Stack_Size + Definitions + At line 32 in file startup_stm32wb55xx_cm4.s + Uses + At line 35 in file startup_stm32wb55xx_cm4.s +Comment: Stack_Size used once +__Vectors_Size 00000140 + +Symbol: __Vectors_Size + Definitions + At line 145 in file startup_stm32wb55xx_cm4.s + Uses + At line 58 in file startup_stm32wb55xx_cm4.s +Comment: __Vectors_Size used once +3 symbols + + + +ARM Macro Assembler Page 1 Alphabetic symbol ordering +External symbols + +SystemInit 00000000 + +Symbol: SystemInit + Definitions + At line 152 in file startup_stm32wb55xx_cm4.s + Uses + At line 155 in file startup_stm32wb55xx_cm4.s +Comment: SystemInit used once +__main 00000000 + +Symbol: __main + Definitions + At line 153 in file startup_stm32wb55xx_cm4.s + Uses + At line 157 in file startup_stm32wb55xx_cm4.s +Comment: __main used once +2 symbols +427 symbols in table diff --git a/smtc_tracker_app/MDK-ARM/startup_stm32wb55xx_cm4.s b/smtc_tracker_app/MDK-ARM/startup_stm32wb55xx_cm4.s new file mode 100644 index 0000000..528108b --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/startup_stm32wb55xx_cm4.s @@ -0,0 +1,369 @@ +;****************************************************************************** +;* File Name : startup_stm32wb55xx_cm4.s +;* Author : MCD Application Team +;* Description : STM32WB55xx devices vector table for MDK-ARM toolchain. +;* This module performs: +;* - Set the initial SP +;* - Set the initial PC == Reset_Handler +;* - Set the vector table entries with the exceptions ISR address +;* - Branches to __main in the C library (which eventually +;* calls main()). +;* After Reset the CortexM4 processor is in Thread mode, +;* priority is Privileged, and the Stack is set to Main. +;* <<< Use Configuration Wizard in Context Menu >>> +;****************************************************************************** +;* @attention +;* +;* Copyright (c) 2019 STMicroelectronics. All rights reserved. +;* +;* This software component is licensed by ST under BSD 3-Clause license, +;* the "License"; You may not use this file except in compliance with the +;* License. You may obtain a copy of the License at: +;* opensource.org/licenses/BSD-3-Clause +;* +;****************************************************************************** + +; Amount of memory (in bytes) allocated for Stack +; Tailor this value to your application needs +; Stack Configuration +; Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Stack_Size EQU 0x1000 + + AREA STACK, NOINIT, READWRITE, ALIGN=3 +Stack_Mem SPACE Stack_Size +__initial_sp + + +; Heap Configuration +; Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Heap_Size EQU 0x400 + + AREA HEAP, NOINIT, READWRITE, ALIGN=3 +__heap_base +Heap_Mem SPACE Heap_Size +__heap_limit + + PRESERVE8 + THUMB + + +; Vector Table Mapped to Address 0 at Reset + AREA RESET, DATA, READONLY + EXPORT __Vectors + EXPORT __Vectors_End + EXPORT __Vectors_Size + +__Vectors DCD __initial_sp ; Top of Stack + DCD Reset_Handler ; Reset Handler + DCD NMI_Handler ; NMI Handler + DCD HardFault_Handler ; Hard Fault Handler + DCD MemManage_Handler ; MPU Fault Handler + DCD BusFault_Handler ; Bus Fault Handler + DCD UsageFault_Handler ; Usage Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; SVCall Handler + DCD DebugMon_Handler ; Debug Monitor Handler + DCD 0 ; Reserved + DCD PendSV_Handler ; PendSV Handler + DCD SysTick_Handler ; SysTick Handler + + ; External Interrupts + DCD WWDG_IRQHandler ; Window WatchDog + DCD PVD_PVM_IRQHandler ; PVD and PVM detector + DCD TAMP_STAMP_LSECSS_IRQHandler ; RTC Tamper and TimeStamp Interrupts and LSECSS Interrupts + DCD RTC_WKUP_IRQHandler ; RTC Wakeup Interrupt + DCD FLASH_IRQHandler ; FLASH global Interrupt + DCD RCC_IRQHandler ; RCC Interrupt + DCD EXTI0_IRQHandler ; EXTI Line 0 Interrupt + DCD EXTI1_IRQHandler ; EXTI Line 1 Interrupt + DCD EXTI2_IRQHandler ; EXTI Line 2 Interrupt + DCD EXTI3_IRQHandler ; EXTI Line 3 Interrup + DCD EXTI4_IRQHandler ; EXTI Line 4 Interrupt + DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 Interrupt + DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 Interrupt + DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 Interrupt + DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 Interrupt + DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 Interrupt + DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 Interrupt + DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 Interrupt + DCD ADC1_IRQHandler ; ADC1 Interrupt + DCD USB_HP_IRQHandler ; USB High Priority Interrupt + DCD USB_LP_IRQHandler ; USB Low Priority Interrupt + DCD C2SEV_PWR_C2H_IRQHandler ; CPU M0+ SEV Interrupt + DCD COMP_IRQHandler ; COMP1 and COMP2 Interrupts + DCD EXTI9_5_IRQHandler ; EXTI Lines [9:5] Interrupt + DCD TIM1_BRK_IRQHandler ; TIM1 Break Interrupt + DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16 global Interrupts + DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Communication and TIM17 global Interrupts + DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare Interrupt + DCD TIM2_IRQHandler ; TIM2 Global Interrupt + DCD PKA_IRQHandler ; PKA Interrupt + DCD I2C1_EV_IRQHandler ; I2C1 Event Interrupt + DCD I2C1_ER_IRQHandler ; I2C1 Error Interrupt + DCD I2C3_EV_IRQHandler ; I2C3 Event Interrupt + DCD I2C3_ER_IRQHandler ; I2C3 Error Interrupt + DCD SPI1_IRQHandler ; SPI1 Interrupt + DCD SPI2_IRQHandler ; SPI2 Interrupt + DCD USART1_IRQHandler ; USART1 Interrupt + DCD LPUART1_IRQHandler ; LPUART1 Interrupt + DCD SAI1_IRQHandler ; SAI Interrupt + DCD TSC_IRQHandler ; TSC Interrupt + DCD EXTI15_10_IRQHandler ; EXTI Lines1[15:10 ]Interrupts + DCD RTC_Alarm_IRQHandler ; RTC Alarms (A and B) Interrupt + DCD CRS_IRQHandler ; CRS interrupt + DCD PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler ; WKUP Interrupt from PWR + DCD IPCC_C1_RX_IRQHandler ; IPCC CPU1 RX occupied interrupt + DCD IPCC_C1_TX_IRQHandler ; IPCC CPU1 RX free interrupt + DCD HSEM_IRQHandler ; HSEM0 Interrupt + DCD LPTIM1_IRQHandler ; LPTIM1 Interrupt + DCD LPTIM2_IRQHandler ; LPTIM2 Interrupt + DCD LCD_IRQHandler ; LCD Interrupt + DCD QUADSPI_IRQHandler ; QUADSPI Interrupt + DCD AES1_IRQHandler ; AES1 Interrupt + DCD AES2_IRQHandler ; AES2 Interrupt + DCD RNG_IRQHandler ; RNG1 Interrupt + DCD FPU_IRQHandler ; FPU Interrupt + DCD DMA2_Channel1_IRQHandler ; DMA2 Channel 1 Interrupt + DCD DMA2_Channel2_IRQHandler ; DMA2 Channel 2 Interrupt + DCD DMA2_Channel3_IRQHandler ; DMA2 Channel 3 Interrupt + DCD DMA2_Channel4_IRQHandler ; DMA2 Channel 4 Interrupt + DCD DMA2_Channel5_IRQHandler ; DMA2 Channel 5 Interrupt + DCD DMA2_Channel6_IRQHandler ; DMA2 Channel 6 Interrupt + DCD DMA2_Channel7_IRQHandler ; DMA2 Channel 7 Interrupt + DCD DMAMUX1_OVR_IRQHandler ; DMAMUX overrun Interrupt + DCD 0 ; Reserved for OTA + +__Vectors_End + +__Vectors_Size EQU __Vectors_End - __Vectors + + AREA |.text|, CODE, READONLY + +; Reset handler +Reset_Handler PROC + EXPORT Reset_Handler [WEAK] + IMPORT SystemInit + IMPORT __main + + LDR R0, =SystemInit + BLX R0 + LDR R0, =__main + BX R0 + ENDP + +; Dummy Exception Handlers (infinite loops which can be modified) + +NMI_Handler PROC + EXPORT NMI_Handler [WEAK] + B . + ENDP +HardFault_Handler\ + PROC + EXPORT HardFault_Handler [WEAK] + B . + ENDP +MemManage_Handler\ + PROC + EXPORT MemManage_Handler [WEAK] + B . + ENDP +BusFault_Handler\ + PROC + EXPORT BusFault_Handler [WEAK] + B . + ENDP +UsageFault_Handler\ + PROC + EXPORT UsageFault_Handler [WEAK] + B . + ENDP +SVC_Handler PROC + EXPORT SVC_Handler [WEAK] + B . + ENDP +DebugMon_Handler\ + PROC + EXPORT DebugMon_Handler [WEAK] + B . + ENDP +PendSV_Handler PROC + EXPORT PendSV_Handler [WEAK] + B . + ENDP +SysTick_Handler PROC + EXPORT SysTick_Handler [WEAK] + B . + ENDP + +Default_Handler PROC + + EXPORT WWDG_IRQHandler [WEAK] + EXPORT PVD_PVM_IRQHandler [WEAK] + EXPORT TAMP_STAMP_LSECSS_IRQHandler [WEAK] + EXPORT RTC_WKUP_IRQHandler [WEAK] + EXPORT FLASH_IRQHandler [WEAK] + EXPORT RCC_IRQHandler [WEAK] + EXPORT EXTI0_IRQHandler [WEAK] + EXPORT EXTI1_IRQHandler [WEAK] + EXPORT EXTI2_IRQHandler [WEAK] + EXPORT EXTI3_IRQHandler [WEAK] + EXPORT EXTI4_IRQHandler [WEAK] + EXPORT DMA1_Channel1_IRQHandler [WEAK] + EXPORT DMA1_Channel2_IRQHandler [WEAK] + EXPORT DMA1_Channel3_IRQHandler [WEAK] + EXPORT DMA1_Channel4_IRQHandler [WEAK] + EXPORT DMA1_Channel5_IRQHandler [WEAK] + EXPORT DMA1_Channel6_IRQHandler [WEAK] + EXPORT DMA1_Channel7_IRQHandler [WEAK] + EXPORT ADC1_IRQHandler [WEAK] + EXPORT USB_HP_IRQHandler [WEAK] + EXPORT USB_LP_IRQHandler [WEAK] + EXPORT C2SEV_PWR_C2H_IRQHandler [WEAK] + EXPORT COMP_IRQHandler [WEAK] + EXPORT EXTI9_5_IRQHandler [WEAK] + EXPORT TIM1_BRK_IRQHandler [WEAK] + EXPORT TIM1_UP_TIM16_IRQHandler [WEAK] + EXPORT TIM1_TRG_COM_TIM17_IRQHandler [WEAK] + EXPORT TIM1_CC_IRQHandler [WEAK] + EXPORT TIM2_IRQHandler [WEAK] + EXPORT PKA_IRQHandler [WEAK] + EXPORT I2C1_EV_IRQHandler [WEAK] + EXPORT I2C1_ER_IRQHandler [WEAK] + EXPORT I2C3_EV_IRQHandler [WEAK] + EXPORT I2C3_ER_IRQHandler [WEAK] + EXPORT SPI1_IRQHandler [WEAK] + EXPORT SPI2_IRQHandler [WEAK] + EXPORT USART1_IRQHandler [WEAK] + EXPORT LPUART1_IRQHandler [WEAK] + EXPORT SAI1_IRQHandler [WEAK] + EXPORT TSC_IRQHandler [WEAK] + EXPORT EXTI15_10_IRQHandler [WEAK] + EXPORT RTC_Alarm_IRQHandler [WEAK] + EXPORT CRS_IRQHandler [WEAK] + EXPORT PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler [WEAK] + EXPORT IPCC_C1_RX_IRQHandler [WEAK] + EXPORT IPCC_C1_TX_IRQHandler [WEAK] + EXPORT HSEM_IRQHandler [WEAK] + EXPORT LPTIM1_IRQHandler [WEAK] + EXPORT LPTIM2_IRQHandler [WEAK] + EXPORT LCD_IRQHandler [WEAK] + EXPORT QUADSPI_IRQHandler [WEAK] + EXPORT AES1_IRQHandler [WEAK] + EXPORT AES2_IRQHandler [WEAK] + EXPORT RNG_IRQHandler [WEAK] + EXPORT FPU_IRQHandler [WEAK] + EXPORT DMA2_Channel1_IRQHandler [WEAK] + EXPORT DMA2_Channel2_IRQHandler [WEAK] + EXPORT DMA2_Channel3_IRQHandler [WEAK] + EXPORT DMA2_Channel4_IRQHandler [WEAK] + EXPORT DMA2_Channel5_IRQHandler [WEAK] + EXPORT DMA2_Channel6_IRQHandler [WEAK] + EXPORT DMA2_Channel7_IRQHandler [WEAK] + EXPORT DMAMUX1_OVR_IRQHandler [WEAK] + +WWDG_IRQHandler +PVD_PVM_IRQHandler +TAMP_STAMP_LSECSS_IRQHandler +RTC_WKUP_IRQHandler +FLASH_IRQHandler +RCC_IRQHandler +EXTI0_IRQHandler +EXTI1_IRQHandler +EXTI2_IRQHandler +EXTI3_IRQHandler +EXTI4_IRQHandler +DMA1_Channel1_IRQHandler +DMA1_Channel2_IRQHandler +DMA1_Channel3_IRQHandler +DMA1_Channel4_IRQHandler +DMA1_Channel5_IRQHandler +DMA1_Channel6_IRQHandler +DMA1_Channel7_IRQHandler +ADC1_IRQHandler +USB_HP_IRQHandler +USB_LP_IRQHandler +C2SEV_PWR_C2H_IRQHandler +COMP_IRQHandler +EXTI9_5_IRQHandler +TIM1_BRK_IRQHandler +TIM1_UP_TIM16_IRQHandler +TIM1_TRG_COM_TIM17_IRQHandler +TIM1_CC_IRQHandler +TIM2_IRQHandler +PKA_IRQHandler +I2C1_EV_IRQHandler +I2C1_ER_IRQHandler +I2C3_EV_IRQHandler +I2C3_ER_IRQHandler +SPI1_IRQHandler +SPI2_IRQHandler +USART1_IRQHandler +LPUART1_IRQHandler +SAI1_IRQHandler +TSC_IRQHandler +EXTI15_10_IRQHandler +RTC_Alarm_IRQHandler +CRS_IRQHandler +PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler +IPCC_C1_RX_IRQHandler +IPCC_C1_TX_IRQHandler +HSEM_IRQHandler +LPTIM1_IRQHandler +LPTIM2_IRQHandler +LCD_IRQHandler +QUADSPI_IRQHandler +AES1_IRQHandler +AES2_IRQHandler +RNG_IRQHandler +FPU_IRQHandler +DMA2_Channel1_IRQHandler +DMA2_Channel2_IRQHandler +DMA2_Channel3_IRQHandler +DMA2_Channel4_IRQHandler +DMA2_Channel5_IRQHandler +DMA2_Channel6_IRQHandler +DMA2_Channel7_IRQHandler +DMAMUX1_OVR_IRQHandler + + B . + + ENDP + + ALIGN + +;******************************************************************************* +; User Stack and Heap initialization +;******************************************************************************* + IF :DEF:__MICROLIB + + EXPORT __initial_sp + EXPORT __heap_base + EXPORT __heap_limit + + ELSE + + IMPORT __use_two_region_memory + EXPORT __user_initial_stackheap + +__user_initial_stackheap + + LDR R0, = Heap_Mem + LDR R1, =(Stack_Mem + Stack_Size) + LDR R2, = (Heap_Mem + Heap_Size) + LDR R3, = Stack_Mem + BX LR + + ALIGN + + ENDIF + + END + +;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** diff --git a/smtc_tracker_app/MDK-ARM/stm32wb55xx_flash_cm4.sct b/smtc_tracker_app/MDK-ARM/stm32wb55xx_flash_cm4.sct new file mode 100644 index 0000000..abd8448 --- /dev/null +++ b/smtc_tracker_app/MDK-ARM/stm32wb55xx_flash_cm4.sct @@ -0,0 +1,27 @@ +; ************************************************************* +; *** Scatter-Loading Description File generated by uVision *** +; ************************************************************* + +LR_IROM1 0x08007000 0x300 { ; load region size_region + ER_IROM1_LOW 0x08007000 0x300 { ; load address = execution address + *.o(RESET, +First) + *.o (TAG_OTA_START) + } + + RW_IRAM1 0x20000004 0x0002FFFC { ; RW data + .ANY (+RW +ZI) + } + RW_RAM2aRet_SHARED 0x20030000 0x2800 { ; RW data + *(MAPPING_TABLE) + *(MB_MEM1) + *(MB_MEM2) + } +} + +LR_IROM3 0x08007300 0x78DA0 { + ER_IROM1_HIGH 0x08007300 0x78DA0 { ; load address = execution address + *(InRoot$$Sections) + .ANY (+RO) + *.o (TAG_OTA_END) + } + } \ No newline at end of file diff --git a/smtc_tracker_app/README.md b/smtc_tracker_app/README.md new file mode 100644 index 0000000..ec83aea --- /dev/null +++ b/smtc_tracker_app/README.md @@ -0,0 +1,2 @@ +# lr1110_modem_tracker_sdk + diff --git a/smtc_tracker_app/Src/app_debug.c b/smtc_tracker_app/Src/app_debug.c new file mode 100644 index 0000000..14ed65c --- /dev/null +++ b/smtc_tracker_app/Src/app_debug.c @@ -0,0 +1,399 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : app_debug.c + * Description : Debug capabilities source file for STM32WPAN Middleware + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ +#include "app_common.h" + +#include "app_debug.h" +#include "utilities_common.h" +#include "shci.h" +#include "tl.h" +#include "dbg_trace.h" +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN PTD */ +typedef PACKED_STRUCT +{ + GPIO_TypeDef* port; + uint16_t pin; + uint8_t enable; + uint8_t reserved; +} APPD_GpioConfig_t; +/* USER CODE END PTD */ + +/* Private defines -----------------------------------------------------------*/ +/* USER CODE BEGIN PD */ +#define GPIO_NBR_OF_RF_SIGNALS 9 +#define GPIO_CFG_NBR_OF_FEATURES 34 +#define NBR_OF_TRACES_CONFIG_PARAMETERS 4 +#define NBR_OF_GENERAL_CONFIG_PARAMETERS 4 + +/** + * THIS SHALL BE SET TO A VALUE DIFFERENT FROM 0 ONLY ON REQUEST FROM ST SUPPORT + */ +#define BLE_DTB_CFG 0 +/* USER CODE END PD */ + +/* Private macros ------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ +/* USER CODE BEGIN PV */ +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static SHCI_C2_DEBUG_TracesConfig_t APPD_TracesConfig={0, 0, 0, 0}; +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static SHCI_C2_DEBUG_GeneralConfig_t APPD_GeneralConfig={BLE_DTB_CFG, {0, 0, 0}}; + +#ifdef CFG_DEBUG_TRACE_UART +#if(CFG_HW_LPUART1_ENABLED == 1) +extern void MX_LPUART1_UART_Init(void); +#endif +#if(CFG_HW_USART1_ENABLED == 1) +extern void MX_USART1_UART_Init(void); +#endif +#endif + +/** + * THE DEBUG ON GPIO FOR CPU2 IS INTENDED TO BE USED ONLY ON REQUEST FROM ST SUPPORT + * It provides timing information on the CPU2 activity. + * All configuration of (port, pin) is supported for each features and can be selected by the user + * depending on the availability + */ +static const APPD_GpioConfig_t aGpioConfigList[GPIO_CFG_NBR_OF_FEATURES] = +{ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* BLE_ISR - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* BLE_STACK_TICK - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* BLE_CMD_PROCESS - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* BLE_ACL_DATA_PROCESS - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* SYS_CMD_PROCESS - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* RNG_PROCESS - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* NVM_PROCESS - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_GENERAL - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_BLE_CMD_RX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_BLE_EVT_TX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_BLE_ACL_DATA_RX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_SYS_CMD_RX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_SYS_EVT_TX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_CLI_CMD_RX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_OT_CMD_RX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_OT_ACK_TX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_CLI_ACK_TX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_MEM_MANAGER_RX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_TRACES_TX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* HARD_FAULT - Set on Entry / Reset on Exit */ +/* From v1.1.1 */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IP_CORE_LP_STATUS - Set on Entry / Reset on Exit */ +/* From v1.2.0 */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* END_OF_CONNECTION_EVENT - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* TIMER_SERVER_CALLBACK - Toggle on Entry */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* PES_ACTIVITY - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* MB_BLE_SEND_EVT - Set on Entry / Reset on Exit */ +/* From v1.3.0 */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* BLE_NO_DELAY - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* BLE_STACK_STORE_NVM_CB - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* NVMA_WRITE_ONGOING - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* NVMA_WRITE_COMPLETE - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* NVMA_CLEANUP - Set on Entry / Reset on Exit */ +/* From v1.4.0 */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* NVMA_START - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* FLASH_EOP - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* FLASH_WRITE - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* FLASH_ERASE - Set on Entry / Reset on Exit */ +}; + +/** + * THE DEBUG ON GPIO FOR CPU2 IS INTENDED TO BE USED ONLY ON REQUEST FROM ST SUPPORT + * This table is relevant only for BLE + * It provides timing information on BLE RF activity. + * New signals may be allocated at any location when requested by ST + * The GPIO allocated to each signal depend on the BLE_DTB_CFG value and cannot be changed + */ +#if( BLE_DTB_CFG == 7) +static const APPD_GpioConfig_t aRfConfigList[GPIO_NBR_OF_RF_SIGNALS] = +{ + { GPIOB, LL_GPIO_PIN_2, 0, 0}, /* DTB10 - Tx/Rx SPI */ + { GPIOB, LL_GPIO_PIN_7, 0, 0}, /* DTB11 - Tx/Tx SPI Clk */ + { GPIOA, LL_GPIO_PIN_8, 0, 0}, /* DTB12 - Tx/Rx Ready & SPI Select */ + { GPIOA, LL_GPIO_PIN_9, 0, 0}, /* DTB13 - Tx/Rx Start */ + { GPIOA, LL_GPIO_PIN_10, 0, 0}, /* DTB14 - FSM0 */ + { GPIOA, LL_GPIO_PIN_11, 0, 0}, /* DTB15 - FSM1 */ + { GPIOB, LL_GPIO_PIN_8, 0, 0}, /* DTB16 - FSM2 */ + { GPIOB, LL_GPIO_PIN_11, 0, 0}, /* DTB17 - FSM3 */ + { GPIOB, LL_GPIO_PIN_10, 0, 0}, /* DTB18 - FSM4 */ +}; +#endif +/* USER CODE END PV */ + +/* Global variables ----------------------------------------------------------*/ +/* USER CODE BEGIN GV */ +/* USER CODE END GV */ + +/* Private function prototypes -----------------------------------------------*/ +/* USER CODE BEGIN PFP */ +static void APPD_SetCPU2GpioConfig( void ); +static void APPD_BleDtbCfg( void ); +/* USER CODE END PFP */ + +/* Functions Definition ------------------------------------------------------*/ +void APPD_Init( void ) +{ +/* USER CODE BEGIN APPD_Init */ +#if (CFG_DEBUGGER_SUPPORTED == 1) + /** + * Keep debugger enabled while in any low power mode + */ + HAL_DBGMCU_EnableDBGSleepMode(); + HAL_DBGMCU_EnableDBGStopMode(); + + /***************** ENABLE DEBUGGER *************************************/ + LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48); + +#else + GPIO_InitTypeDef gpio_config = {0}; + + gpio_config.Pull = GPIO_NOPULL; + gpio_config.Mode = GPIO_MODE_ANALOG; + + gpio_config.Pin = GPIO_PIN_15 | GPIO_PIN_14 | GPIO_PIN_13; + __HAL_RCC_GPIOA_CLK_ENABLE(); + HAL_GPIO_Init(GPIOA, &gpio_config); + __HAL_RCC_GPIOA_CLK_DISABLE(); + + gpio_config.Pin = GPIO_PIN_4 | GPIO_PIN_3; + __HAL_RCC_GPIOB_CLK_ENABLE(); + HAL_GPIO_Init(GPIOB, &gpio_config); + __HAL_RCC_GPIOB_CLK_DISABLE(); + + HAL_DBGMCU_DisableDBGSleepMode(); + HAL_DBGMCU_DisableDBGStopMode(); + HAL_DBGMCU_DisableDBGStandbyMode(); + +#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */ + +#if(CFG_DEBUG_TRACE != 0) + DbgTraceInit(); +#endif + + APPD_SetCPU2GpioConfig( ); + APPD_BleDtbCfg( ); + +/* USER CODE END APPD_Init */ + return; +} + +void APPD_EnableCPU2( void ) +{ +/* USER CODE BEGIN APPD_EnableCPU2 */ + SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket = + { + {{0,0,0}}, /**< Does not need to be initialized */ + {(uint8_t *)aGpioConfigList, + (uint8_t *)&APPD_TracesConfig, + (uint8_t *)&APPD_GeneralConfig, + GPIO_CFG_NBR_OF_FEATURES, + NBR_OF_TRACES_CONFIG_PARAMETERS, + NBR_OF_GENERAL_CONFIG_PARAMETERS} + }; + + /**< Traces channel initialization */ + TL_TRACES_Init( ); + + /** GPIO DEBUG Initialization */ + SHCI_C2_DEBUG_Init( &DebugCmdPacket ); + +/* USER CODE END APPD_EnableCPU2 */ + return; +} + +/************************************************************* + * + * LOCAL FUNCTIONS + * + *************************************************************/ +static void APPD_SetCPU2GpioConfig( void ) +{ +/* USER CODE BEGIN APPD_SetCPU2GpioConfig */ + GPIO_InitTypeDef gpio_config = {0}; + uint8_t local_loop; + uint16_t gpioa_pin_list; + uint16_t gpiob_pin_list; + uint16_t gpioc_pin_list; + + gpioa_pin_list = 0; + gpiob_pin_list = 0; + gpioc_pin_list = 0; + + for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++) + { + if( aGpioConfigList[local_loop].enable != 0) + { + switch((uint32_t)aGpioConfigList[local_loop].port) + { + case (uint32_t)GPIOA: + gpioa_pin_list |= aGpioConfigList[local_loop].pin; + break; + + case (uint32_t)GPIOB: + gpiob_pin_list |= aGpioConfigList[local_loop].pin; + break; + + case (uint32_t)GPIOC: + gpioc_pin_list |= aGpioConfigList[local_loop].pin; + break; + + default: + break; + } + } + } + + gpio_config.Pull = GPIO_NOPULL; + gpio_config.Mode = GPIO_MODE_OUTPUT_PP; + gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + + if(gpioa_pin_list != 0) + { + gpio_config.Pin = gpioa_pin_list; + __HAL_RCC_GPIOA_CLK_ENABLE(); + __HAL_RCC_C2GPIOA_CLK_ENABLE(); + HAL_GPIO_Init(GPIOA, &gpio_config); + HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET); + } + + if(gpiob_pin_list != 0) + { + gpio_config.Pin = gpiob_pin_list; + __HAL_RCC_GPIOB_CLK_ENABLE(); + __HAL_RCC_C2GPIOB_CLK_ENABLE(); + HAL_GPIO_Init(GPIOB, &gpio_config); + HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET); + } + + if(gpioc_pin_list != 0) + { + gpio_config.Pin = gpioc_pin_list; + __HAL_RCC_GPIOC_CLK_ENABLE(); + __HAL_RCC_C2GPIOC_CLK_ENABLE(); + HAL_GPIO_Init(GPIOC, &gpio_config); + HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET); + } + +/* USER CODE END APPD_SetCPU2GpioConfig */ + return; +} + +static void APPD_BleDtbCfg( void ) +{ +/* USER CODE BEGIN APPD_BleDtbCfg */ +#if (BLE_DTB_CFG != 0) + GPIO_InitTypeDef gpio_config = {0}; + uint8_t local_loop; + uint16_t gpioa_pin_list; + uint16_t gpiob_pin_list; + + gpioa_pin_list = 0; + gpiob_pin_list = 0; + + for(local_loop = 0 ; local_loop < GPIO_NBR_OF_RF_SIGNALS; local_loop++) + { + if( aRfConfigList[local_loop].enable != 0) + { + switch((uint32_t)aRfConfigList[local_loop].port) + { + case (uint32_t)GPIOA: + gpioa_pin_list |= aRfConfigList[local_loop].pin; + break; + + case (uint32_t)GPIOB: + gpiob_pin_list |= aRfConfigList[local_loop].pin; + break; + + default: + break; + } + } + } + + gpio_config.Pull = GPIO_NOPULL; + gpio_config.Mode = GPIO_MODE_AF_PP; + gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + gpio_config.Alternate = GPIO_AF6_RF_DTB7; + + if(gpioa_pin_list != 0) + { + gpio_config.Pin = gpioa_pin_list; + __HAL_RCC_GPIOA_CLK_ENABLE(); + __HAL_RCC_C2GPIOA_CLK_ENABLE(); + HAL_GPIO_Init(GPIOA, &gpio_config); + } + + if(gpiob_pin_list != 0) + { + gpio_config.Pin = gpiob_pin_list; + __HAL_RCC_GPIOB_CLK_ENABLE(); + __HAL_RCC_C2GPIOB_CLK_ENABLE(); + HAL_GPIO_Init(GPIOB, &gpio_config); + } +#endif + +/* USER CODE END APPD_BleDtbCfg */ + return; +} + +/************************************************************* + * + * WRAP FUNCTIONS + * +*************************************************************/ +#if(CFG_DEBUG_TRACE != 0) +void DbgOutputInit( void ) +{ +/* USER CODE BEGIN DbgOutputInit */ +#ifdef CFG_DEBUG_TRACE_UART +if (CFG_DEBUG_TRACE_UART == hw_lpuart1) +{ +#if(CFG_HW_LPUART1_ENABLED == 1) + MX_LPUART1_UART_Init(); +#endif +} +else if (CFG_DEBUG_TRACE_UART == hw_uart1) +{ +#if(CFG_HW_USART1_ENABLED == 1) + MX_USART1_UART_Init(); +#endif +} +#endif + +/* USER CODE END DbgOutputInit */ + return; +} + +void DbgOutputTraces( uint8_t *p_data, uint16_t size, void (*cb)(void) ) +{ +/* USER CODE END DbgOutputTraces */ + HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb); + +/* USER CODE END DbgOutputTraces */ + return; +} +#endif + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Src/app_entry.c b/smtc_tracker_app/Src/app_entry.c new file mode 100644 index 0000000..9509ecb --- /dev/null +++ b/smtc_tracker_app/Src/app_entry.c @@ -0,0 +1,265 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : app_entry.c + * Description : Entry application source file for STM32WPAN Middleware + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "app_common.h" +#include "stm32wbxx_hal.h" +#include "app_entry.h" +#include "app_ble.h" +#include "ble.h" +#include "tl.h" +#include "stm32_seq.h" +#include "shci_tl.h" +#include "stm32_lpm.h" +#include "app_debug.h" +#include "smtc_hal_rtc.h" +#include "tracker_utility.h" + + +/* Private includes -----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +extern hal_rtc_t hal_rtc; + +/*! + * Tracker context structure + */ +extern tracker_ctx_t tracker_ctx; + +/* USER CODE BEGIN PTD */ + +/* USER CODE END PTD */ + +/* Private defines -----------------------------------------------------------*/ +#define POOL_SIZE (CFG_TLBLE_EVT_QUEUE_LENGTH*4U*DIVC(( sizeof(TL_PacketHeader_t) + TL_BLE_EVENT_FRAME_SIZE ), 4U)) + +/* USER CODE BEGIN PD */ + +/* USER CODE END PD */ + +/* Private macros ------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ + +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static uint8_t EvtPool[POOL_SIZE]; +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static TL_CmdPacket_t SystemCmdBuffer; +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static uint8_t SystemSpareEvtBuffer[sizeof(TL_PacketHeader_t) + TL_EVT_HDR_SIZE + 255U]; +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static uint8_t BleSpareEvtBuffer[sizeof(TL_PacketHeader_t) + TL_EVT_HDR_SIZE + 255]; + +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private functions prototypes-----------------------------------------------*/ +static void SystemPower_Config( void ); +static void appe_Tl_Init( void ); +static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status ); +static void APPE_SysUserEvtRx( void * pPayload ); + +#if (CFG_HW_LPUART1_ENABLED == 1) +extern void MX_LPUART1_UART_Init(void); +#endif +#if (CFG_HW_USART1_ENABLED == 1) +extern void MX_USART1_UART_Init(void); +#endif + +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/* Functions Definition ------------------------------------------------------*/ +void APPE_Init( void ) +{ + SystemPower_Config(); /**< Configure the system Power Mode */ + + HW_TS_Init(hw_ts_InitMode_Full, &hal_rtc.handle); /**< Initialize the TimerServer */ + +/* USER CODE BEGIN APPE_Init_1 */ + APPD_Init(); + + /** + * The Standby mode should not be entered before the initialization is over + * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here + */ + UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE); + +/* USER CODE END APPE_Init_1 */ + appe_Tl_Init(); /* Initialize all transport layers */ + + /** + * From now, the application is waiting for the ready event ( VS_HCI_C2_Ready ) + * received on the system channel before starting the Stack + * This system event is received with APPE_SysUserEvtRx() + */ +/* USER CODE BEGIN APPE_Init_2 */ + +/* USER CODE END APPE_Init_2 */ + return; +} +/* USER CODE BEGIN FD */ + +/* USER CODE END FD */ + +/************************************************************* + * + * LOCAL FUNCTIONS + * + *************************************************************/ + +/** + * @brief Configure the system for power optimization + * + * @note This API configures the system to be ready for low power mode + * + * @param None + * @retval None + */ +static void SystemPower_Config( void ) +{ + + /** + * Select HSI as system clock source after Wake Up from Stop mode + */ + LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI); + + /* Initialize low power manager */ + UTIL_LPM_Init( ); + +#if (CFG_USB_INTERFACE_ENABLE != 0) + /** + * Enable USB power + */ + HAL_PWREx_EnableVddUSB(); +#endif + + return; +} + +static void appe_Tl_Init( void ) +{ + TL_MM_Config_t tl_mm_config; + SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf; + /**< Reference table initialization */ + TL_Init(); + + /**< System channel initialization */ + UTIL_SEQ_RegTask( 1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc ); + SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer; + SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot; + shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf); + + /**< Memory Manager channel initialization */ + tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer; + tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer; + tl_mm_config.p_AsynchEvtPool = EvtPool; + tl_mm_config.AsynchEvtPoolSize = POOL_SIZE; + TL_MM_Init( &tl_mm_config ); + + TL_Enable(); + + return; +} + +static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status ) +{ + UNUSED(status); + return; +} + +/** + * The type of the payload for a system user event is tSHCI_UserEvtRxParam + * When the system event is both : + * - a ready event (subevtcode = SHCI_SUB_EVT_CODE_READY) + * - reported by the FUS (sysevt_ready_rsp == RSS_FW_RUNNING) + * The buffer shall not be released + * ( eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable ) + * When the status is not filled, the buffer is released by default + */ +static void APPE_SysUserEvtRx( void * pPayload ) +{ + UNUSED(pPayload); + /* Traces channel initialization */ + APPD_EnableCPU2( ); + + APP_BLE_Init( ); + UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE); + return; +} + +/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */ + +/* USER CODE END FD_LOCAL_FUNCTIONS */ + +/************************************************************* + * + * WRAP FUNCTIONS + * + *************************************************************/ +void UTIL_SEQ_Idle( void ) +{ +#if ( CFG_LPM_SUPPORTED == 1) + // Go on low power only when Advertisement or Connection are ON + if(tracker_ctx.ble_advertisement_on == true) + { + UTIL_LPM_EnterLowPower( ); + } +#endif + return; +} + +/** + * @brief This function is called by the scheduler each time an event + * is pending. + * + * @param evt_waited_bm : Event pending. + * @retval None + */ +void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm ) +{ + UTIL_SEQ_Run( UTIL_SEQ_DEFAULT ); +} + +void shci_notify_asynch_evt(void* pdata) +{ + UTIL_SEQ_SetTask( 1< +#include "lr1110_tracker_board.h" +#include "utilities.h" +#include "Commissioning.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/*! + * \brief Defines the application data transmission duty cycle. 20s, value in [ms]. + */ +#define APP_TX_DUTYCYCLE 20000 + +/*! + * \brief Defines the watchdog timeout application + * when device has moved. APP_TX_DUTYCYCLE * 2, value in [ms]. + */ +#define WATCHDOG_TIMEOUT APP_TX_DUTYCYCLE * 2 + +/*! + * \brief Defines a random delay for application data transmission duty cycle. 1s, + * value in [ms]. + */ +#define APP_TX_DUTYCYCLE_RND 1000 + +/*! + * \brief Default datarate + */ +#define LORAWAN_DEFAULT_DATARATE LR1110_MODEM_ADR_PROFILE_NETWORK_SERVER_CONTROLLED + +/*! + * \brief LoRaWAN confirmed messages + */ +#define LORAWAN_CONFIRMED_MSG_ON false + +/*! + * \brief LoRaWAN ETSI duty cycle control enable/disable + * + * \remark Please note that ETSI mandates duty cycled transmissions. Use only for test purposes + */ +#define LORAWAN_DUTYCYCLE_ON LR1110_MODEM_DUTY_CYCLE_ENABLE + +/*! + * \brief LoRaWAN application port + */ +#define LORAWAN_APP_PORT 2 + +/*! + * \brief User application data buffer size + */ +#define LORAWAN_APP_DATA_MAX_SIZE 242 + +/*! + * \brief Use or not the LoRaWAN production Keys + */ +#define USE_PRODUCTION_KEYS 1 + +/*! + * \brief Use or not the Semtech join server + */ +#define USE_SEMTECH_JOIN_SERVER 1 + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Radio hardware and global parameters + */ +extern lr1110_t lr1110; + +/*! + * \brief Application port + */ +static uint8_t app_port = LORAWAN_APP_PORT; + +/*! + * \brief ADR custom list when ADR is set to custom + */ +uint8_t adr_custom_list[16] = { 0x05, 0x05, 0x05, 0x04, 0x04, 0x04, 0x03, 0x03, + 0x03, 0x02, 0x02, 0x02, 0x01, 0x01, 0x00, 0x00 }; + +/*! + * \brief User application data size + */ +static uint8_t app_data_size = 1; + +/*! + * \brief User application data + */ +static uint8_t app_data_buffer[LORAWAN_APP_DATA_MAX_SIZE]; + +/*! + * \brief Indicates if the node is sending confirmed or unconfirmed messages + */ +static lr1110_modem_uplink_type_t is_tx_confirmed = (lr1110_modem_uplink_type_t) LORAWAN_CONFIRMED_MSG_ON; + +/*! + * \brief Defines the application data transmission duty cycle + */ +static uint32_t tx_duty_cycle_time; + +/*! + * \brief Timer to handle the state of LED TX + */ +static timer_event_t led_tx_timer; + +/*! + * \brief Timer to handle the state of LED RX + */ +static timer_event_t led_rx_timer; + +/*! + * \brief Device states + */ +static enum edevice_state { + DEVICE_STATE_INIT, + DEVICE_STATE_JOIN, + DEVICE_STATE_SEND, + DEVICE_STATE_CYCLE, + DEVICE_STATE_SLEEP +} device_state = DEVICE_STATE_INIT; + +/*! + * \brief Uplink counter \note only for trace/debug + */ +static uint32_t uplink_cnt = 0; + +/*! + * \brief Downlink counter \note only for trace/debug + */ +static uint32_t downlink_cnt = 0; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Prints the provided buffer in HEX + * + * \param [in] buffer Buffer to be printed + * + * \param [in] size Buffer size to be printed + */ +static void print_hex_buffer( const uint8_t* buffer, uint8_t size ); + +/*! + * \brief Prints the LoRaWAN keys + * + * \param [in] dev_eui Device EUI to be printed + * + * \param [in] join_eui Join EUI to be printed + * + * \param [in] app_key Application Key to be printed + * + * \param [in] pin pin code + */ +static void print_lorawan_keys( const uint8_t* dev_eui, const uint8_t* join_eui, const uint8_t* app_key, + const uint32_t pin ); + +/*! + * \brief Prints the provided buffer in HEX + * + * \param [in] port LoRaWAN application used + * + * \param [out] tx_frame_buffer buffer containing the LoRaWAN buffer + * + * \param [out] tx_frame_buffer_size payload len buffer + * + * \param [in] max_tx_buffer_size the maximum buffer len allowed by the user + */ +static void prepare_tx_frame( uint8_t port, uint8_t* tx_frame_buffer, uint8_t* tx_frame_buffer_size, uint8_t max_tx_buffer_size ); + +/*! + * Executes the network Join request + */ +static void join_network( void ); + +/*! + * \brief Prepares the payload of the frame + * + * \param [in] port LoRaWAN application used + * + * \param [in] tx_frame_buffer buffer containing the LoRaWAN buffer + * + * \param [in] tx_frame_buffer_size payload len buffer + * + * \param [in] confirmed send a confirmed or unconfirmed uplink [false : unconfirmed / true : confirmed] + * + * \retval [0: frame could be send, 1: error] + */ +static bool send_frame( const uint8_t port, const uint8_t* tx_frame_buffer, const uint8_t tx_frame_buffer_size, const lr1110_modem_uplink_type_t confirmed ); + +/*! + * \brief Function executed on Led TX Timeout event + */ +static void on_led_tx_timer_event( void* context ); + +/*! + * \brief Function executed on Led RX Timeout event + */ +static void on_led_rx_timer_event( void* context ); + +/*! + * \brief Reset event callback + * + * \param [in] reset_count reset counter from the modem + */ +static void lr1110_modem_reset_event( uint16_t reset_count ); + +/*! + * \brief Network Joined event callback + */ +static void lr1110_modem_network_joined( void ); + +/*! + * \brief Join Fail event callback + */ +static void lr1110_modem_join_fail( void ); + +/*! + * \brief Join Fail event callback + */ +static void lr1110_modem_alarm( void ); + +/*! + * \brief Tx done event callback + * + * \param [in] status tx done status \ref lr1110_modem_tx_done_event_t + */ +static void lr1110_modem_tx_done( lr1110_modem_tx_done_event_t status ); + +/*! + * \brief Down data event callback. + * + * \param [in] rssi rssi in signed value in dBm + 64 + * \param [in] snr snr signed value in 0.25 dB steps + * \param [in] flags rx flags \see down_data_flag_t + * \param [in] port LoRaWAN port + * \param [in] payload Received buffer pointer + * \param [in] size Received buffer size + */ +static void lr1110_modem_down_data( int8_t rssi, int8_t snr, lr1110_modem_down_data_flag_t flags, uint8_t port, const uint8_t* payload, uint8_t size ); + +/*! + * \brief Stream done event callback + * + * \param [in] mute modem mute status \ref lr1110_modem_mute_t + */ +static void lr1110_modem_mute( lr1110_modem_mute_t mute ); + +/*! + * \brief Set conf event callback + * + * \param [in] info_tag modem mute status \ref lr1110_modem_mute_t + */ +static void lr1110_modem_set_conf( uint8_t info_tag ); + +/*! + * \brief Stream done event callback + */ +static void lr1110_modem_stream_done( void ); + +/*! + * \brief Time updated by application layer clock synchronisation event callback + */ +static void lr1110_modem_time_updated_alc_sync( lr1110_modem_alc_sync_state_t alc_sync_state ); + +/*! + * \brief Automatic switch from mobile to static ADR when connection timeout occurs event callback + */ +static void lr1110_modem_adr_mobile_to_static( void ); + +/*! + * \brief New link ADR request event callback + */ +static void lr1110_modem_new_link_adr( void ); + +/*! + * \brief No event exists event callback + */ +static void lr1110_modem_no_event( void ); + +/*! + * \brief lorawan default init + */ +static lr1110_modem_response_code_t lorawan_init( void ); + +/*! + * \brief convert lr1110 modem status to string + */ +static void modem_status_to_string( lr1110_modem_status_t modem_status ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +/** + * \brief Main application entry point. + */ +int main( void ) +{ + volatile lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + lr1110_modem_version_t modem; + lr1110_modem_event_t lr1110_modem_event; + uint32_t pin; + + uint8_t dev_eui[8] = LORAWAN_DEVICE_EUI; + uint8_t join_eui[8] = LORAWAN_JOIN_EUI; + uint8_t app_key[16] = LORAWAN_APP_KEY; + + + /* Init board */ + hal_mcu_init( ); + hal_mcu_init_periph( ); + + /* Board is initialized */ + leds_blink( LED_ALL_MASK, 100, 2, true ); + + HAL_DBG_TRACE_MSG( "\r\n" ); + HAL_DBG_TRACE_INFO( "###### ===== LR1110 Modem ClassA demo application ==== ######\r\n\r\n" ); + + /* Init LR1110 modem event */ + lr1110_modem_event.reset = lr1110_modem_reset_event; + lr1110_modem_event.alarm = lr1110_modem_alarm; + lr1110_modem_event.joined = lr1110_modem_network_joined; + lr1110_modem_event.join_fail = lr1110_modem_join_fail; + lr1110_modem_event.tx_done = lr1110_modem_tx_done; + lr1110_modem_event.down_data = lr1110_modem_down_data; + lr1110_modem_event.set_conf = lr1110_modem_set_conf; + lr1110_modem_event.mute = lr1110_modem_mute; + lr1110_modem_event.stream_done = lr1110_modem_stream_done; + lr1110_modem_event.time_updated_alc_sync = lr1110_modem_time_updated_alc_sync; + lr1110_modem_event.adr_mobile_to_static = lr1110_modem_adr_mobile_to_static; + lr1110_modem_event.new_link_adr = lr1110_modem_new_link_adr; + lr1110_modem_event.no_event = lr1110_modem_no_event; + + if( lr1110_modem_board_init( &lr1110, &lr1110_modem_event ) != LR1110_MODEM_RESPONSE_CODE_OK ) + { + HAL_DBG_TRACE_ERROR( "###### ===== LR1110 BOARD INIT FAIL ==== ######\r\n\r\n" ); + } + + /* LR1110 modem version */ + lr1110_modem_get_version( &lr1110, &modem ); + HAL_DBG_TRACE_INFO( "###### ===== LR1110 MODEM VERSION ==== ######\r\n\r\n" ); + HAL_DBG_TRACE_PRINTF( "LORAWAN : %#04X\r\n", modem.lorawan ); + HAL_DBG_TRACE_PRINTF( "FIRMWARE : %#02X\r\n", modem.firmware ); + HAL_DBG_TRACE_PRINTF( "BOOTLOADER : %#02X\r\n", modem.bootloader ); + +#if (USE_PRODUCTION_KEYS == 1) + modem_response_code = lr1110_modem_get_dev_eui( &lr1110, dev_eui ); + modem_response_code = lr1110_modem_get_join_eui( &lr1110, join_eui ); +#endif + + /* Basic LoRaWAN configuration */ + if(lorawan_init( ) != LR1110_MODEM_RESPONSE_CODE_OK) + { + HAL_DBG_TRACE_ERROR( "###### ===== LORAWAN INIT ERROR ==== ######\r\n\r\n" ); + } + + /* Init the software watchdog */ + hal_mcu_init_software_watchdog( WATCHDOG_TIMEOUT ); + + /* Init Leds timer */ + timer_init( &led_tx_timer, on_led_tx_timer_event ); + timer_set_value( &led_tx_timer, 25 ); + timer_init( &led_rx_timer, on_led_rx_timer_event ); + timer_set_value( &led_rx_timer, 25 ); + + while( 1 ) + { + // Process Event + if( lr1110.event.callback != NULL ) + { + lr1110_modem_event_process( &lr1110 ); + } + + switch( device_state ) + { + case DEVICE_STATE_INIT: + { + HAL_DBG_TRACE_INFO( "###### ===== LR1110 MODEM INIT ==== ######\r\n\r\n" ); + + /* Set Keys */ + modem_response_code = lr1110_modem_set_dev_eui( &lr1110, dev_eui ); + modem_response_code = lr1110_modem_set_join_eui( &lr1110, join_eui ); + +#if( USE_SEMTECH_JOIN_SERVER == 0 ) + modem_response_code = lr1110_modem_set_app_key( &lr1110, app_key ); +#else + modem_response_code = lr1110_modem_derive_keys( &lr1110 ); + modem_response_code = lr1110_modem_get_pin( &lr1110, &pin ); +#endif + + device_state = DEVICE_STATE_JOIN; + break; + } + + case DEVICE_STATE_JOIN: + { + /* Display used keys */ + print_lorawan_keys( dev_eui, join_eui, app_key, pin ); + + join_network( ); + + device_state = DEVICE_STATE_CYCLE; + + break; + } + case DEVICE_STATE_SEND: + { + prepare_tx_frame( app_port, app_data_buffer, &app_data_size, 4 ); + + send_frame( app_port, app_data_buffer, app_data_size, is_tx_confirmed ); + + device_state = DEVICE_STATE_CYCLE; + break; + } + case DEVICE_STATE_CYCLE: + { + /* Reload the software watchdog */ + hal_mcu_reset_software_watchdog( ); + + device_state = DEVICE_STATE_SLEEP; + + // Schedule next packet transmission + tx_duty_cycle_time = ( APP_TX_DUTYCYCLE + randr( -APP_TX_DUTYCYCLE_RND, APP_TX_DUTYCYCLE_RND ) ) / 1000; + + // Schedule next packet transmission + lr1110_modem_set_alarm_timer( &lr1110, tx_duty_cycle_time ); + break; + } + case DEVICE_STATE_SLEEP: + { + // The MCU wakes up through events + hal_mcu_low_power_handler( ); + + break; + } + default: + { + device_state = DEVICE_STATE_INIT; + break; + } + } + } +} + +void _Error_Handler( int line ) +{ + /* USER CODE BEGIN Error_Handler_Debug */ + /* User can add his own implementation to report the HAL error return state */ + while( 1 ) + { + HAL_DBG_TRACE_ERROR( "%s\n", __FUNCTION__ ); + } + /* USER CODE END Error_Handler_Debug */ +} +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +static lr1110_modem_response_code_t lorawan_init( void ) +{ + lr1110_modem_dm_info_fields_t dm_info_fields; + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + + modem_response_code |= lr1110_modem_set_class( &lr1110, LR1110_LORAWAN_CLASS_A ); + +#if defined( USE_REGION_EU868 ) + HAL_DBG_TRACE_MSG( "REGION : EU868\r\n\r\n" ); + modem_response_code |= lr1110_modem_set_region( &lr1110, LR1110_LORAWAN_REGION_EU868 ); + + modem_response_code |= lr1110_modem_activate_duty_cycle( &lr1110, LORAWAN_DUTYCYCLE_ON); +#endif +#if defined( USE_REGION_US915 ) + HAL_DBG_TRACE_MSG( "REGION : US915\r\n\r\n" ); + modem_response_code |= lr1110_modem_set_region( &lr1110, LR1110_LORAWAN_REGION_US915 ); +#endif + + modem_response_code |= lr1110_modem_set_adr_profile( &lr1110, LORAWAN_DEFAULT_DATARATE, adr_custom_list ); + + /* Set DM info field */ + dm_info_fields.dm_info_field[0] = LR1110_MODEM_DM_INFO_TYPE_CHARGE; + dm_info_fields.dm_info_field[1] = LR1110_MODEM_DM_INFO_TYPE_GNSS_ALMANAC_STATUS; + dm_info_fields.dm_info_field[2] = LR1110_MODEM_DM_INFO_TYPE_TEMPERATURE; + dm_info_fields.dm_info_length = 3; + + modem_response_code |= lr1110_modem_set_dm_info_field( &lr1110, &dm_info_fields ); + + modem_response_code |= lr1110_modem_set_dm_info_interval( &lr1110, LR1110_MODEM_REPORTING_INTERVAL_IN_HOUR, 1 ); + + return modem_response_code; +} + +static void print_hex_buffer( const uint8_t* buffer, uint8_t size ) +{ + uint8_t newline = 0; + + for( uint8_t i = 0; i < size; i++ ) + { + if( newline != 0 ) + { + HAL_DBG_TRACE_PRINTF( "\r\n" ); + newline = 0; + } + + HAL_DBG_TRACE_PRINTF( "%02X ", buffer[i] ); + + if( ( ( i + 1 ) % 16 ) == 0 ) + { + newline = 1; + } + } + HAL_DBG_TRACE_PRINTF( "\r\n" ); +} + +static void print_lorawan_keys( const uint8_t* dev_eui, const uint8_t* join_eui, const uint8_t* app_key, uint32_t pin ) +{ + HAL_DBG_TRACE_PRINTF( "DevEui : %02X", dev_eui[0] ); + for( int i = 1; i < 8; i++ ) + { + HAL_DBG_TRACE_PRINTF( "-%02X", dev_eui[i] ); + } + HAL_DBG_TRACE_PRINTF( "\r\n" ); + HAL_DBG_TRACE_PRINTF( "AppEui : %02X", join_eui[0] ); + for( int i = 1; i < 8; i++ ) + { + HAL_DBG_TRACE_PRINTF( "-%02X", join_eui[i] ); + } + HAL_DBG_TRACE_PRINTF( "\r\n" ); +#if (USE_SEMTECH_JOIN_SERVER == 1) + HAL_DBG_TRACE_MSG( "AppKey : Semtech join server used\r\n" ); +#else + HAL_DBG_TRACE_PRINTF( "AppKey : %02X", app_key[0] ); + for( int i = 1; i < 16; i++ ) + { + HAL_DBG_TRACE_PRINTF( "-%02X", app_key[i] ); + } + HAL_DBG_TRACE_PRINTF( "\r\n" ); +#endif + + HAL_DBG_TRACE_PRINTF( "Pin : %08X\r\n\r\n", pin ); +} + +static void join_network( void ) +{ + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + + // Starts the join procedure + modem_response_code = lr1110_modem_join( &lr1110 ); + + if( modem_response_code == LR1110_MODEM_RESPONSE_CODE_OK ) + { + HAL_DBG_TRACE_INFO( "###### ===== JOINING ==== ######\r\n\r\n" ); + } + else + { + HAL_DBG_TRACE_ERROR( "###### ===== JOINING CMD ERROR ==== ######\r\n\r\n" ); + } +} + +static void prepare_tx_frame( uint8_t port, uint8_t* tx_frame_buffer, uint8_t* tx_frame_buffer_size, uint8_t max_tx_buffer_size ) +{ + switch( port ) + { + case 2: + { + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + uint32_t charge = 0; + + // Send LR1110 modem charge + modem_response_code = lr1110_modem_get_charge( &lr1110, &charge ); + + if( max_tx_buffer_size < 4 ) + { + return; + } + *tx_frame_buffer_size = 4; + + tx_frame_buffer[0] = charge; + tx_frame_buffer[1] = charge >> 8; + tx_frame_buffer[2] = charge >> 16; + tx_frame_buffer[3] = charge >> 24; + } + break; + default: + break; + } +} + +static bool send_frame( const uint8_t port, const uint8_t* tx_frame_buffer, const uint8_t tx_frame_buffer_size, const lr1110_modem_uplink_type_t tx_confirmed ) +{ + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + uint8_t tx_max_payload; + uint32_t duty_cycle; + + lr1110_modem_get_duty_cycle_status( &lr1110, &duty_cycle ); + + if( duty_cycle == 0 ) + { + lr1110_modem_get_next_tx_max_payload( &lr1110, &tx_max_payload ); + + if( tx_frame_buffer_size > tx_max_payload ) + { + // Send empty frame in order to flush MAC commands + HAL_DBG_TRACE_MSG( "\r\n APP DATA > MAX PAYLOAD AVAILABLE \r\n" ); + + modem_response_code = lr1110_modem_request_tx( &lr1110, port, tx_confirmed, NULL, 0 ); + } + else + { + modem_response_code = + lr1110_modem_request_tx( &lr1110, port, tx_confirmed, tx_frame_buffer, tx_frame_buffer_size ); + } + + if( modem_response_code == LR1110_MODEM_RESPONSE_CODE_OK ) + { + HAL_DBG_TRACE_INFO( "LR1110 MODEM REQUEST TX \r\n\r\n" ); + + return true; + } + else + { + HAL_DBG_TRACE_ERROR( "LR1110 MODEM REQUEST TX ERROR CMD, modem_response_code : %d \r\n\r\n", modem_response_code ); + + return false; + } + } + else + { + HAL_DBG_TRACE_INFO( "DUTY CYCLE, NEXT UPLINK AVAIABLE in %d milliseconds \r\n\r\n", duty_cycle ); + + return false; + } +} + +static void on_led_tx_timer_event( void* context ) +{ + timer_stop( &led_tx_timer ); + // Switch LED TX OFF + leds_off( LED_TX_MASK ); +} + +static void on_led_rx_timer_event( void* context ) +{ + timer_stop( &led_rx_timer ); + // Switch LED RX OFF + leds_off( LED_RX_MASK ); +} + +static void lr1110_modem_reset_event( uint16_t reset_count ) +{ + HAL_DBG_TRACE_INFO( "###### ===== LR1110 MODEM RESET %lu ==== ######\r\n\r\n", reset_count ); + + if( lr1110_modem_board_is_ready( ) == true ) + { + // System reset + hal_mcu_reset( ); + } + else + { + lr1110_modem_board_set_ready( true ); + } +} + +void lr1110_modem_network_joined( void ) +{ + HAL_DBG_TRACE_INFO( "###### ===== JOINED ==== ######\r\n\r\n" ); +} + +void lr1110_modem_join_fail( void ) { HAL_DBG_TRACE_INFO( "###### ===== JOINED FAIL ==== ######\r\n\r\n" ); } + +static void modem_status_to_string( lr1110_modem_status_t modem_status ) +{ + HAL_DBG_TRACE_MSG( "Modem status : "); + + if( (modem_status & LR1110_LORAWAN_BROWNOUT) == LR1110_LORAWAN_BROWNOUT ) + { + HAL_DBG_TRACE_MSG( "BROWNOUT "); + } + if( (modem_status & LR1110_LORAWAN_CRASH) == LR1110_LORAWAN_CRASH ) + { + HAL_DBG_TRACE_MSG( "CRASH "); + } + if( (modem_status & LR1110_LORAWAN_MUTE) == LR1110_LORAWAN_MUTE ) + { + HAL_DBG_TRACE_MSG( "MUTE "); + } + if( (modem_status & LR1110_LORAWAN_JOINED) == LR1110_LORAWAN_JOINED ) + { + HAL_DBG_TRACE_MSG( "JOINED "); + } + if( (modem_status & LR1110_LORAWAN_SUSPEND) == LR1110_LORAWAN_SUSPEND ) + { + HAL_DBG_TRACE_MSG( "SUSPEND "); + } + if( (modem_status & LR1110_LORAWAN_UPLOAD) == LR1110_LORAWAN_UPLOAD ) + { + HAL_DBG_TRACE_MSG( "UPLOAD "); + } + if( (modem_status & LR1110_LORAWAN_JOINING) == LR1110_LORAWAN_JOINING ) + { + HAL_DBG_TRACE_MSG( "JOINING "); + } + if( (modem_status & LR1110_LORAWAN_STREAM) == LR1110_LORAWAN_STREAM ) + { + HAL_DBG_TRACE_MSG( "STREAM "); + } + + HAL_DBG_TRACE_MSG( "\r\n\r\n" ); +} + +void lr1110_modem_alarm( void ) +{ + lr1110_modem_status_t modem_status; + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + + HAL_DBG_TRACE_INFO( "###### ===== LR1110 ALARM ==== ######\r\n\r\n" ); + + modem_response_code = lr1110_modem_get_status( &lr1110, &modem_status ); + + if( modem_response_code == LR1110_MODEM_RESPONSE_CODE_OK ) + { + modem_status_to_string(modem_status); + + if( ((modem_status & LR1110_LORAWAN_BROWNOUT) == LR1110_LORAWAN_BROWNOUT ) || + ((modem_status & LR1110_LORAWAN_CRASH) == LR1110_LORAWAN_CRASH )) + { + hal_mcu_reset( ); + } + else if( ((modem_status & LR1110_LORAWAN_MUTE) == LR1110_LORAWAN_MUTE ) || + ((modem_status & LR1110_LORAWAN_SUSPEND) == LR1110_LORAWAN_SUSPEND )) + { + device_state = DEVICE_STATE_CYCLE; + } + else if( ((modem_status & LR1110_LORAWAN_JOINED) == LR1110_LORAWAN_JOINED ) || + ((modem_status & LR1110_LORAWAN_STREAM) == LR1110_LORAWAN_STREAM ) || + ((modem_status & LR1110_LORAWAN_UPLOAD) == LR1110_LORAWAN_UPLOAD )) + { + device_state = DEVICE_STATE_SEND; + } + else if( (modem_status & LR1110_LORAWAN_JOINING) == LR1110_LORAWAN_JOINING ) + { + // Network not joined yet. Wait + device_state = DEVICE_STATE_CYCLE; + } + else + { + HAL_DBG_TRACE_ERROR( "Unknow modem status %d\r\n\r\n",modem_status ); + device_state = DEVICE_STATE_CYCLE; + } + } +} + +void lr1110_modem_tx_done( lr1110_modem_tx_done_event_t status ) +{ + if( status != LR1110_MODEM_TX_ERROR ) + { + HAL_DBG_TRACE_INFO( "###### ===== UPLINK FRAME %lu ==== ######\r\n\r\n", uplink_cnt++ ); + + HAL_DBG_TRACE_MSG( "CLASS : A\r\n" ); + HAL_DBG_TRACE_PRINTF( "TX PORT : %d\r\n", app_port ); + + if( app_data_size != 0 ) + { + HAL_DBG_TRACE_MSG( "TX DATA : " ); + if( is_tx_confirmed ) + { + HAL_DBG_TRACE_PRINTF( "CONFIRMED - %s\r\n", ( status == LR1110_MODEM_CONFIRMED_TX ) ? "ACK" : "NACK" ); + } + else + { + HAL_DBG_TRACE_MSG( "UNCONFIRMED\r\n" ); + } + HAL_DBG_TRACE_MSG( "TX DATA : " ); + print_hex_buffer( app_data_buffer, app_data_size ); + HAL_DBG_TRACE_MSG( "\r\n" ); + } + + leds_on( LED_TX_MASK ); + timer_start( &led_tx_timer ); + } + else + { + HAL_DBG_TRACE_ERROR( "###### ===== TX ERROR ==== ######\r\n\r\n" ); + } +} + +static void lr1110_modem_down_data( int8_t rssi, int8_t snr, lr1110_modem_down_data_flag_t flags, uint8_t port, const uint8_t* payload, + uint8_t size ) +{ + HAL_DBG_TRACE_INFO( "\r\n###### ===== DOWNLINK FRAME %lu ==== ######\r\n\r\n", downlink_cnt++ ); + + HAL_DBG_TRACE_PRINTF( "RX WINDOW : %d\r\n", (flags & 0x03) ); + + HAL_DBG_TRACE_PRINTF( "RX PORT : %d\r\n", port ); + + if( size != 0 ) + { + HAL_DBG_TRACE_MSG( "RX DATA : " ); + print_hex_buffer( payload, size ); + } + + HAL_DBG_TRACE_PRINTF( "RX RSSI : %d\r\n", rssi ); + HAL_DBG_TRACE_PRINTF( "RX SNR : %d\r\n\r\n", snr ); + + leds_on( LED_RX_MASK ); + timer_start( &led_rx_timer ); +} + +static void lr1110_modem_mute( lr1110_modem_mute_t mute ) +{ + if( mute == LR1110_MODEM_UNMUTED ) + { + HAL_DBG_TRACE_INFO( "###### ===== MODEM UNMUTED ==== ######\r\n\r\n" ); + } + else + { + HAL_DBG_TRACE_INFO( "###### ===== MODEM MUTED ==== ######\r\n\r\n" ); + } +} + +static void lr1110_modem_set_conf( uint8_t infor_tag ) +{ + HAL_DBG_TRACE_INFO( "###### ===== MODEM SET CONF %02X ==== ######\r\n\r\n", infor_tag ); +} + +static void lr1110_modem_stream_done( void ) +{ + HAL_DBG_TRACE_INFO( "###### ===== STREAM DONE nb %d ==== ######\r\n\r\n" ); +} + +static void lr1110_modem_time_updated_alc_sync( lr1110_modem_alc_sync_state_t alc_sync_state ) +{ + HAL_DBG_TRACE_INFO( "###### ===== APPLICATION LAYER CLOCK SYNC EVENT ==== ######\r\n\r\n" ); + + if( alc_sync_state == LR1110_MODEM_ALC_SYNC_SYNCHRONIZED ) + { + HAL_DBG_TRACE_MSG("CLOCK SYNC STATE SYNCHRONIZED\r\n"); + } + else + { + + HAL_DBG_TRACE_MSG("CLOCK SYNC STATE DESYNCHRONIZED\r\n"); + } +} + +static void lr1110_modem_adr_mobile_to_static( void ) +{ + HAL_DBG_TRACE_INFO( "###### ===== ADR HAS SWITCHED FROM MOBILE TO STATIC ==== ######\r\n\r\n" ); +} + +static void lr1110_modem_new_link_adr( void ) +{ + HAL_DBG_TRACE_INFO( "###### ===== NEW LINK ADR ==== ######\r\n\r\n" ); +} + +static void lr1110_modem_no_event( void ) +{ + HAL_DBG_TRACE_INFO( "###### ===== NO EVENT ==== ######\r\n\r\n" ); +} + + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/apps/Tracker/Commissioning_tracker.h b/smtc_tracker_app/Src/apps/Tracker/Commissioning_tracker.h new file mode 100644 index 0000000..f55cb8f --- /dev/null +++ b/smtc_tracker_app/Src/apps/Tracker/Commissioning_tracker.h @@ -0,0 +1,129 @@ +/*! + * \file Commissioning_tracker.h + * + * \brief End device commissioning parameters + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __COMMISSIONING_TRACKER_H__ +#define __COMMISSIONING_TRACKER_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/*! + ****************************************************************************** + ********************************** WARNING *********************************** + ****************************************************************************** + The crypto-element implementation supports both 1.0.x and 1.1.x LoRaWAN + versions of the specification. + Thus it has been decided to use the 1.1.x keys and EUI name definitions. + The below table shows the names equivalence between versions: + +---------------------+-------------------------+ + | 1.0.x | 1.1.x | + +=====================+=========================+ + | LORAWAN_DEVICE_EUI | LORAWAN_DEVICE_EUI | + +---------------------+-------------------------+ + | LORAWAN_APP_EUI | LORAWAN_JOIN_EUI | + +---------------------+-------------------------+ + | LORAWAN_APP_KEY | LORAWAN_NWK_KEY | + +---------------------+-------------------------+ + + ****************************************************************************** + ****************************************************************************** + ****************************************************************************** + */ + +/*! + * \brief IEEE Organizationally Unique Identifier ( OUI ) (big endian) + * \remark This is unique to a company or organization + */ +#define IEEE_OUI 0x00, 0x00, 0x00 + +/*! + * \brief Tracker device IEEE EUI (big endian) + * + * \remark In this application the value is automatically generated by calling + * BoardGetUniqueId function + */ +#define LORAWAN_DEVICE_EUI \ + { \ + IEEE_OUI, 0x00, 0x00, 0x00, 0x00, 0x00 \ + } +#define LORAWAN_DEVICE_EUI_LEN 8 + +/*! + * \brief App/Join server IEEE EUI (big endian) + */ +#define LORAWAN_JOIN_EUI \ + { \ + 0x00, 0x16, 0xC0, 0x01, 0xFF, 0xFE, 0x00, 0x01 \ + } +#define LORAWAN_JOIN_EUI_LEN 8 + +/*! + * \brief loRaWAN Application Key (big endian) + */ +#define LORAWAN_APP_KEY \ + { \ + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 \ + } +#define LORAWAN_APP_KEY_LEN 16 + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +#ifdef __cplusplus +} +#endif + +#endif // __COMMISSIONING_TRACKER_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/apps/Tracker/main_erase_user_flash.c b/smtc_tracker_app/Src/apps/Tracker/main_erase_user_flash.c new file mode 100644 index 0000000..2c64196 --- /dev/null +++ b/smtc_tracker_app/Src/apps/Tracker/main_erase_user_flash.c @@ -0,0 +1,57 @@ +/*! + * \file main_erase_user_flash.c + * + * \brief erase all user flash memoery, necessary when the flash content is unknow + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#include "board.h" + +/** + * Main application entry point. + */ +int main( void ) +{ + // Target board initialization + BoardInitMcu( ); + BoardInitPeriph( ); + + DelayMs( 100 ); + + printf( "Erase\r\n" ); + + FlashMcuForceErasePage( ADDR_FLASH_PAGE_12, 190 ); + printf( "Erase Done\r\n" ); + + while( 1 ) + { + LedsOn( LED_RX_MASK ); + DelayMs( 1000 ); + LedsOff( LED_RX_MASK ); + DelayMs( 1000 ); + } +} diff --git a/smtc_tracker_app/Src/apps/Tracker/main_read_internal_log.c b/smtc_tracker_app/Src/apps/Tracker/main_read_internal_log.c new file mode 100644 index 0000000..0737099 --- /dev/null +++ b/smtc_tracker_app/Src/apps/Tracker/main_read_internal_log.c @@ -0,0 +1,124 @@ +/*! + * \file main_read_internal_log.c + * + * \brief read Internal Log implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "lr1110_tracker_board.h" +#include "main_tracker.h" +#include "tracker_utility.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Tracker context structure + */ +extern tracker_ctx_t tracker_ctx; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +/** + * \brief Main application entry point. + */ +int main( void ) +{ + // Init board + hal_mcu_init( ); + + hal_mcu_init_periph( ); + + tracker_restore_internal_log_ctx( ); + + HAL_DBG_TRACE_MSG( "Scan : \r\n\r\n" ); + leds_on( LED_TX_MASK ); + + /* Send over UART scan results */ + tracker_restore_internal_log( ); + + leds_on( LED_TX_MASK ); + + HAL_Delay( 1000 ); + + HAL_DBG_TRACE_MSG( "\r\nPress button to erase memory\r\n" ); + + while( get_usr_button_irq_state( ) != true ) + { + leds_on( LED_TX_MASK ); + HAL_Delay( 250 ); + leds_off( LED_TX_MASK ); + HAL_Delay( 250 ); + } + clear_usr_button_irq_state( ); + + HAL_DBG_TRACE_MSG( "Erase\r\n" ); + + tracker_erase_internal_log( ); + + HAL_DBG_TRACE_MSG( "Erase Done\r\n" ); + + while( 1 ) + { + leds_on( LED_RX_MASK ); + HAL_Delay( 1000 ); + leds_off( LED_RX_MASK ); + HAL_Delay( 1000 ); + } +} + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/apps/Tracker/main_tracker.c b/smtc_tracker_app/Src/apps/Tracker/main_tracker.c new file mode 100644 index 0000000..aa92557 --- /dev/null +++ b/smtc_tracker_app/Src/apps/Tracker/main_tracker.c @@ -0,0 +1,1368 @@ +/*! + * \file main_tracker.c + * + * \brief lr1110 Modem Tracker Application implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "main_tracker.h" +#include "Commissioning_tracker.h" +#include "lr1110_tracker_board.h" +#include "wifi_scan.h" +#include "gnss_scan.h" +#include "tracker_utility.h" +#include "ble_thread.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/*! + * \brief Defines a random delay for application data transmission duty cycle. 1s, + * value in [ms]. + */ +#define APP_TX_DUTYCYCLE_RND 1000 + +/*! + * \brief Default datarate + */ +#define LORAWAN_DEFAULT_DATARATE LR1110_MODEM_ADR_PROFILE_NETWORK_SERVER_CONTROLLED + +/*! + * \brief LoRaWAN ETSI duty cycle control enable/disable + * + * \remark Please note that ETSI mandates duty cycled transmissions. Set to false only for test purposes + */ +#define LORAWAN_DUTYCYCLE_ON LR1110_MODEM_DUTY_CYCLE_ENABLE + +/*! + * \brief Force the LoRaWAN keys writing in flash memory + */ +#define FORCE_NEW_TRACKER_CONTEXT 0 + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Tracker context structure + */ +extern tracker_ctx_t tracker_ctx; + +/*! + * \brief Radio hardware and global parameters + */ +extern lr1110_t lr1110; + +/*! + * \brief Gnss structure + */ +extern gnss_t gnss; + +/*! + * \brief Wifi structure + */ +extern wifi_t wifi; + +/*! + * \brief ADR custom list when ADR is set to custom + */ +uint8_t adr_custom_list[16] = { 0x05, 0x05, 0x05, 0x04, 0x04, 0x04, 0x03, 0x03, + 0x03, 0x02, 0x02, 0x02, 0x01, 0x01, 0x00, 0x00 }; + +/*! + * \brief Defines the application data transmission duty cycle + */ +static uint32_t tx_duty_cycle_time; + +/*! + * \brief Timer to handle the state of LED TX + */ +static timer_event_t led_tx_timer; + +/*! + * \brief Timer to handle the state of LED RX + */ +static timer_event_t led_rx_timer; + +/*! + * \brief Stream done counter \note only for trace/debug + */ +static uint32_t stream_cnt = 0; + +/*! + * \brief Downlink counter \note only for trace/debug + */ +static uint32_t downlink_cnt = 0; + +/*! + * \brief Device states + */ +static enum edevice_state { + DEVICE_STATE_INIT, + DEVICE_STATE_JOIN, + DEVICE_STATE_SEND, + DEVICE_STATE_CYCLE, + DEVICE_COLLECT_DATA, + DEVICE_START_BLE, + DEVICE_STATE_SLEEP +} device_state = DEVICE_STATE_INIT; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Prints the provided buffer in HEX + * + * \param [in] buffer Buffer to be printed + * + * \param [in] size Buffer size to be printed + */ +static void print_hex_buffer( const uint8_t* buffer, uint8_t size ); + +/*! + * \brief Prints the LoRaWAN keys + * + * \param [in] dev_eui Device EUI to be printed + * + * \param [in] join_eui Join EUI to be printed + * + * \param [in] app_key Application Key to be printed + * + * \param [in] pin pin code + */ +static void print_lorawan_keys( const uint8_t* dev_eui, const uint8_t* join_eui, const uint8_t* app_key, + const uint32_t pin ); + +/*! + * \brief Executes the network Join request + */ +static void join_network( void ); + +/*! + * \brief add payload of the frame + * + * \retval [true : payload could be add, false : error] + */ +static bool add_payload_in_streaming_fifo( uint8_t* payload, uint16_t len ); + +/*! + * \brief Check if the next scan is possible + * + * \retval [true : scan is possible, false : scan is not possible] + */ +static bool is_next_scan_possible( void ); + +/*! + * \brief Check if the tracker is in static mode + * + * \retval [true : tracker is static, false : tracker in movement] + */ +static bool is_tracker_in_static_mode( void ); + +/*! + * \brief Function executed on Led TX Timeout event + */ +static void on_led_tx_timer_event( void* context ); + +/*! + * \brief Function executed on Led RX Timeout event + */ +static void on_led_rx_timer_event( void* context ); + +/*! + * \brief Reset event callback + * + * \param [in] reset_count reset counter from the modem + */ +static void lr1110_modem_reset_event( uint16_t reset_count ); + +/*! + * \brief Network Joined event callback + */ +static void lr1110_modem_network_joined( void ); + +/*! + * \brief Join Fail event callback + */ +static void lr1110_modem_join_fail( void ); + +/*! + * \brief Join Fail event callback + */ +static void lr1110_modem_alarm( void ); + +/*! + * \brief Down data event callback. + * + * \param [in] rssi rssi in signed value in dBm + 64 + * \param [in] snr snr signed value in 0.25 dB steps + * \param [in] flags rx flags \see down_data_flag_t + * \param [in] port LoRaWAN port + * \param [in] payload Received buffer pointer + * \param [in] size Received buffer size + */ +static void lr1110_modem_down_data( int8_t rssi, int8_t snr, lr1110_modem_down_data_flag_t flags, uint8_t port, + const uint8_t* payload, uint8_t size ); + +/*! + * \brief Stream done event callback + * + * \param [in] mute modem mute status \ref lr1110_modem_mute_t + */ +static void lr1110_modem_mute( lr1110_modem_mute_t mute ); + +/*! + * \brief Set conf event callback + * + * \param [in] info_tag modem mute status \ref lr1110_modem_mute_t + */ +static void lr1110_modem_set_conf( uint8_t info_tag ); + +/*! + * \brief Stream done event callback + */ +static void lr1110_modem_stream_done( void ); + +/*! + * \brief Time updated by application layer clock synchronisation event callback + */ +static void lr1110_modem_time_updated_alc_sync( lr1110_modem_alc_sync_state_t alc_sync_state ); + +/*! + * \brief Automatic switch from mobile to static ADR when connection timeout occurs event callback + */ +static void lr1110_modem_adr_mobile_to_static( void ); + +/*! + * \brief New link ADR request event callback + */ +static void lr1110_modem_new_link_adr( void ); + +/*! + * \brief No event exists event callback + */ +static void lr1110_modem_no_event( void ); + +/*! + * \brief Parse the received downlink + */ +static void parse_frame( uint8_t port, const uint8_t* payload, uint8_t size ); + +/*! + * \brief Lorawan default init + */ +static lr1110_modem_response_code_t lorawan_init( void ); + +/*! + * \brief GNSS default init + */ +static lr1110_modem_response_code_t gnss_init( void ); + +/*! + * \brief Get and update in flash context the gnss assistance position if has changed + */ +static void store_new_assistance_position( void ); + +/*! + * \brief Convert lr1110 modem status to string + * + * \param [in] modem_status modem status \ref lr1110_modem_status_t + */ +static void modem_status_to_string( lr1110_modem_status_t modem_status ); + +/*! + * \brief Run and call the necessary function for the Wi-Fi scan + * + * \param [in] wifi_settings Wi-Fi settings used for the scan \ref wifi_settings_t + * + * \param [out] wifi_result Wi-Fi result structure where are stored the results + */ +static void tracker_run_wifi_scan( wifi_settings_t wifi_settings, wifi_scan_all_result_t* wifi_result ); + +/*! + * \brief Run and call the necessary function for the GNSS scan + * + * \param [in] gnss_settings GNSS settings used for the scan \ref gnss_settings_t + * + * \param [in] antenna GNSS antenna selection for the scan \ref antenna_t + * + * \param [out] nav_message buffer where the nav message is stored + * + * \param [out] nb_detected_satellites Number of detected satellites during the scan + * + * \param [out] nav_message_len Nav message length + */ +static void tracker_run_gnss_scan( gnss_settings_t gnss_settings, antenna_t antenna, uint8_t* nav_message, + uint8_t* nb_detected_satellites, uint16_t* nav_message_len ); + +/*! + * \brief build payload in TLV format and stream it + */ +static void build_and_stream_payload( void ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +/** + * \brief Main application entry point. + */ +int main( void ) +{ + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + lr1110_modem_event_t lr1110_modem_event; + + uint8_t dev_eui[LORAWAN_DEVICE_EUI_LEN] = LORAWAN_DEVICE_EUI; + uint8_t join_eui[LORAWAN_JOIN_EUI_LEN] = LORAWAN_JOIN_EUI; + uint8_t app_key[LORAWAN_APP_KEY_LEN] = LORAWAN_APP_KEY; + + /* Init board */ + hal_mcu_init( ); + hal_mcu_init_periph( ); + + /* Board is initialized */ + leds_blink( LED_ALL_MASK, 100, 2, true ); + + HAL_DBG_TRACE_MSG( "\r\n" ); + HAL_DBG_TRACE_INFO( "###### ===== LR1110 Modem Tracker demo application ==== ######\r\n\r\n" ); + HAL_DBG_TRACE_PRINTF( "APP VERSION : %d.%d.%d\r\n\r\n", TRACKER_MAJOR_APP_VERSION, TRACKER_MINOR_APP_VERSION, + TRACKER_SUB_MINOR_APP_VERSION ); + + /* Init LR1110 modem event */ + lr1110_modem_event.reset = lr1110_modem_reset_event; + lr1110_modem_event.alarm = lr1110_modem_alarm; + lr1110_modem_event.joined = lr1110_modem_network_joined; + lr1110_modem_event.join_fail = lr1110_modem_join_fail; + lr1110_modem_event.down_data = lr1110_modem_down_data; + lr1110_modem_event.set_conf = lr1110_modem_set_conf; + lr1110_modem_event.mute = lr1110_modem_mute; + lr1110_modem_event.gnss_scan_done = lr1110_modem_gnss_scan_done; + lr1110_modem_event.wifi_scan_done = lr1110_modem_wifi_scan_done; + lr1110_modem_event.stream_done = lr1110_modem_stream_done; + lr1110_modem_event.time_updated_alc_sync = lr1110_modem_time_updated_alc_sync; + lr1110_modem_event.adr_mobile_to_static = lr1110_modem_adr_mobile_to_static; + lr1110_modem_event.new_link_adr = lr1110_modem_new_link_adr; + lr1110_modem_event.no_event = lr1110_modem_no_event; + + if( lr1110_modem_board_init( &lr1110, &lr1110_modem_event ) != LR1110_MODEM_RESPONSE_CODE_OK ) + { + HAL_DBG_TRACE_ERROR( "###### ===== LR1110 BOARD INIT FAIL ==== ######\r\n\r\n" ); + } + + /* LR1110 modem version */ + lr1110_modem_get_version( &lr1110, &tracker_ctx.modem_version ); + HAL_DBG_TRACE_INFO( "###### ===== LR1110 MODEM VERSION ==== ######\r\n\r\n" ); + HAL_DBG_TRACE_PRINTF( "LORAWAN : %#04X\r\n", tracker_ctx.modem_version.lorawan ); + HAL_DBG_TRACE_PRINTF( "FIRMWARE : %#02X\r\n", tracker_ctx.modem_version.firmware ); + HAL_DBG_TRACE_PRINTF( "BOOTLOADER : %#02X\r\n", tracker_ctx.modem_version.bootloader ); + + /* Store or restore the Tracker context */ + if( ( tracker_restore_app_ctx( ) != SUCCESS ) || ( FORCE_NEW_TRACKER_CONTEXT == 1 ) ) + { +#if( USE_PRODUCTION_KEYS == 1 ) + modem_response_code = lr1110_modem_get_dev_eui( &lr1110, dev_eui ); + modem_response_code = lr1110_modem_get_join_eui( &lr1110, join_eui ); +#endif + /* Init the LoRaWAN keys set in Commissioning_tracker_ctx.h or using the production keys and init the global + * context */ + tracker_init_app_ctx( dev_eui, join_eui, app_key, true ); + } + else + { + /* Restore the internal log context is enabled */ + if( tracker_ctx.internal_log_enable ) + { + /* Restore the tracker internal log context */ + if( tracker_restore_internal_log_ctx( ) != SUCCESS ) + { + tracker_init_internal_log_ctx( ); + } + } + + /* Set the restored LoRaWAN Keys */ + memcpy( dev_eui, tracker_ctx.dev_eui, LORAWAN_DEVICE_EUI_LEN ); + memcpy( join_eui, tracker_ctx.join_eui, LORAWAN_JOIN_EUI_LEN ); + memcpy( app_key, tracker_ctx.app_key, LORAWAN_APP_KEY_LEN ); + } + + /* Basic LoRaWAN configuration */ + if( lorawan_init( ) != LR1110_MODEM_RESPONSE_CODE_OK ) + { + HAL_DBG_TRACE_ERROR( "###### ===== LORAWAN INIT ERROR ==== ######\r\n\r\n" ); + } + + if( gnss_init( ) != LR1110_MODEM_RESPONSE_CODE_OK ) + { + HAL_DBG_TRACE_ERROR( "###### ===== GNSS INIT ERROR ==== ######\r\n\r\n" ); + } + + /* Set Keys */ + modem_response_code = lr1110_modem_set_dev_eui( &lr1110, dev_eui ); + modem_response_code = lr1110_modem_set_join_eui( &lr1110, join_eui ); + lr1110_modem_derive_keys( &lr1110 ); // do a derive key to have the pin code + lr1110_modem_get_pin( &lr1110, &tracker_ctx.lorawan_pin ); + lr1110_modem_get_chip_eui( &lr1110, tracker_ctx.chip_eui ); + + /* Init tracker context volatile parameters */ + tracker_ctx.has_date = false; + tracker_ctx.accelerometer_move_history = 1; + tracker_ctx.stream_done = true; + tracker_ctx.voltage = hal_mcu_get_vref_level( ); + + /* Check if the voltage is too low, if yes switch the tracker in airplane mode */ + if( tracker_ctx.voltage < BOARD_VOLTAGE_THRESHOLD ) + { + HAL_DBG_TRACE_ERROR( "###### ===== BOARD VOLTAGE TOO LOW, STAY IN AIRPLANE MODE ==== ######\r\n\r\n" ); + tracker_ctx.airplane_mode = true; + } + + /* Init the software watchdog */ + hal_mcu_init_software_watchdog( tracker_ctx.app_scan_interval * 3 ); + + /* Init Leds timer */ + timer_init( &led_tx_timer, on_led_tx_timer_event ); + timer_set_value( &led_tx_timer, 25 ); + timer_init( &led_rx_timer, on_led_rx_timer_event ); + timer_set_value( &led_rx_timer, 25 ); + + /* Start BLE advertisement for 30s */ + start_ble_thread( ADV_TIMEOUT_MS ); + + /* set the watchdog to the right value for application operation */ + hal_mcu_set_software_watchdog_value( tracker_ctx.app_scan_interval * 3 ); + hal_mcu_start_software_watchdog( ); + + while( 1 ) + { + /* Process Event */ + if( lr1110.event.callback != NULL ) + { + lr1110_modem_event_process( &lr1110 ); + } + + switch( device_state ) + { + case DEVICE_STATE_INIT: + { + HAL_DBG_TRACE_INFO( "###### ===== LR1110 MODEM INIT ==== ######\r\n\r\n" ); + + if( tracker_ctx.use_semtech_join_server == true ) + { + modem_response_code = lr1110_modem_derive_keys( &lr1110 ); + } + else + { + modem_response_code = lr1110_modem_set_app_key( &lr1110, app_key ); + } + + device_state = DEVICE_STATE_JOIN; + + break; + } + + case DEVICE_STATE_JOIN: + { + /* Display used keys */ + print_lorawan_keys( dev_eui, join_eui, app_key, tracker_ctx.lorawan_pin ); + + if( tracker_ctx.airplane_mode == false ) + { + join_network( ); + } + else + { + HAL_DBG_TRACE_MSG( "TRACKER IN AIRPLANE MODE\r\n\r\n" ); + } + + device_state = DEVICE_STATE_CYCLE; + + break; + } + case DEVICE_COLLECT_DATA: + { + /* Create a movevment history on 8 bits and update this value only if the stream is done */ + if( tracker_ctx.stream_done == true ) + { + tracker_ctx.accelerometer_move_history = + ( tracker_ctx.accelerometer_move_history << 1 ) + is_accelerometer_detected_moved( ); + } + + /* Check if scan can be launched */ + if( is_next_scan_possible( ) == true ) + { + lr1110_modem_adr_profiles_t adr_profile; + + /* Reload the software watchdog */ + hal_mcu_reset_software_watchdog( ); + + /* Adapt the ADR following the acceleromer movement */ + if( tracker_ctx.send_alive_frame == true ) // means device is static + { + lr1110_modem_get_adr_profile ( &lr1110, &adr_profile ); + if( adr_profile != LR1110_MODEM_ADR_PROFILE_NETWORK_SERVER_CONTROLLED ) + { + HAL_DBG_TRACE_MSG( "Set ADR to LR1110_MODEM_ADR_PROFILE_NETWORK_SERVER_CONTROLLED\n\r\n\r" ); + lr1110_modem_set_adr_profile( &lr1110, LR1110_MODEM_ADR_PROFILE_NETWORK_SERVER_CONTROLLED, adr_custom_list ); + } + } + else // means device is mobile + { + lr1110_modem_get_adr_profile ( &lr1110, &adr_profile ); + if( adr_profile != tracker_ctx.lorawan_adr_profile ) + { + HAL_DBG_TRACE_PRINTF( "Set ADR to %d\n\r\n\r", tracker_ctx.lorawan_adr_profile ); + lr1110_modem_set_adr_profile( &lr1110, ( lr1110_modem_adr_profiles_t ) tracker_ctx.lorawan_adr_profile, adr_custom_list ); + } + } + + /* Led start for user notification */ + leds_on( LED_TX_MASK ); + timer_start( &led_tx_timer ); + + /* Start Hall Effect sensors while the tracker moves */ + lr1110_modem_board_hall_effect_enable( true ); + + /* Activate the partial low power mode */ + hal_mcu_partial_sleep_enable( true ); + + /* Reset flag and counter */ + tracker_ctx.send_alive_frame = false; + tracker_ctx.next_frame_ctn = 0; + + /* WIFI SCAN */ + if( tracker_ctx.wifi_settings.enabled == true ) + { + HAL_DBG_TRACE_INFO( "*** Wi-Fi Scan *** \n\r\n\r" ); + + tracker_run_wifi_scan( tracker_ctx.wifi_settings, &tracker_ctx.wifi_result ); + } + + /* GNSS SCAN */ + if( ( tracker_ctx.gnss_scan_if_wifi_not_good_enough == false ) || + ( ( tracker_ctx.gnss_scan_if_wifi_not_good_enough == true ) && ( tracker_ctx.wifi_result.nbr_results < 6 ) ) ) + { + if( tracker_ctx.gnss_settings.enabled == true ) + { + HAL_DBG_TRACE_INFO( "*** Gnss Scan ***\n\r\n\r" ); + + /* Check if a new assistance position is available */ + store_new_assistance_position( ); + + if( tracker_ctx.has_date == true ) + { + /* Timestamp scan */ + tracker_ctx.timestamp = lr1110_modem_board_get_systime_from_gps( &lr1110 ); + + if( ( tracker_ctx.gnss_antenna_sel & GNSS_PATCH_ANTENNA ) == GNSS_PATCH_ANTENNA ) + { + tracker_run_gnss_scan( + tracker_ctx.gnss_settings, GNSS_PATCH_ANTENNA, tracker_ctx.patch_nav_message, + &tracker_ctx.patch_nb_detected_satellites, &tracker_ctx.patch_nav_message_len ); + } + + if( ( tracker_ctx.gnss_antenna_sel & GNSS_PCB_ANTENNA ) == GNSS_PCB_ANTENNA ) + { + tracker_run_gnss_scan( + tracker_ctx.gnss_settings, GNSS_PCB_ANTENNA, tracker_ctx.pcb_nav_message, + &tracker_ctx.pcb_nb_detected_satellites, &tracker_ctx.pcb_nav_message_len ); + } + } + else + { + HAL_DBG_TRACE_MSG( "Wait application layer clock synchronisation\r\n\r\n" ); + } + } + } + else + { + HAL_DBG_TRACE_MSG( "Wi-Fi Scan result good enough, don't perform GNSS scan\n\r" ); + } + + /* Deactivate the partial low power mode */ + hal_mcu_partial_sleep_enable( false ); + + /* SENSORS DATA */ + HAL_DBG_TRACE_INFO( "*** sensors collect ***\n\r\n\r" ); + + /* Acceleration */ + acc_read_raw_data( ); + tracker_ctx.accelerometer_x = acc_get_raw_x( ); + tracker_ctx.accelerometer_y = acc_get_raw_y( ); + tracker_ctx.accelerometer_z = acc_get_raw_z( ); + HAL_DBG_TRACE_PRINTF( "Acceleration [mg]: X=%4.2f mg | Y=%4.2f mg | Z=%4.2f mg \r\n", + ( double ) tracker_ctx.accelerometer_x, + ( double ) tracker_ctx.accelerometer_y, + ( double ) tracker_ctx.accelerometer_z ); + + /* Move history */ + HAL_DBG_TRACE_PRINTF( "Move history : %d\r\n", tracker_ctx.accelerometer_move_history ); + + /* Temperature */ + tracker_ctx.tout = acc_get_temperature( ); + HAL_DBG_TRACE_PRINTF( "Temperature : %d *C\r\n", tracker_ctx.tout/100 ); + + /* Hall Effect */ + tracker_ctx.dry_contact = read_hall_effect_output( ); + HAL_DBG_TRACE_PRINTF( "Hall Effect ouput : %d\r\n", tracker_ctx.dry_contact ); + + /* Modem charge */ + lr1110_modem_get_charge( &lr1110, &tracker_ctx.charge ); + HAL_DBG_TRACE_PRINTF( "Charge value : %d mAh\r\n", tracker_ctx.charge ); + + /* Board voltage charge */ + tracker_ctx.voltage = hal_mcu_get_vref_level( ); + HAL_DBG_TRACE_PRINTF( "Board voltage : %d mV\r\n", tracker_ctx.voltage ); + + if( tracker_ctx.internal_log_enable ) + { + tracker_store_internal_log( ); + } + + /* Build the payload and stream it */ + build_and_stream_payload( ); + + device_state = DEVICE_STATE_SEND; + } + else + { + if( tracker_ctx.stream_done == true ) + { + /* Stop Hall Effect sensors while the tracker is static */ + lr1110_modem_board_hall_effect_enable( false ); + + if( tracker_ctx.next_frame_ctn >= + ( tracker_ctx.app_keep_alive_frame_interval / tracker_ctx.app_scan_interval ) ) + { + HAL_DBG_TRACE_INFO( "Send an alive frame\r\n" ); + tracker_ctx.send_alive_frame = true; + } + else + { + HAL_DBG_TRACE_PRINTF( + "Device is static next keep alive frame in %d sec\r\n", + ( ( tracker_ctx.app_keep_alive_frame_interval / tracker_ctx.app_scan_interval ) - + tracker_ctx.next_frame_ctn ) * + ( tracker_ctx.app_scan_interval / 1000 ) ); + tracker_ctx.next_frame_ctn++; + } + device_state = DEVICE_STATE_CYCLE; + } + else + { + device_state = DEVICE_STATE_SEND; + } + } + + break; + } + case DEVICE_STATE_SEND: + { + if( tracker_ctx.stream_done == false ) + { + lr1110_modem_stream_status_t stream_status; + + /* Stream previous payload if it's not terminated */ + lr1110_modem_stream_status( &lr1110, LORAWAN_STREAM_APP_PORT, &stream_status ); + HAL_DBG_TRACE_PRINTF( "Streaming ongoing %d bytes remaining %d bytes free \r\n", + stream_status.pending, stream_status.free ); + } + + device_state = DEVICE_STATE_CYCLE; + + break; + } + case DEVICE_STATE_CYCLE: + { + /* Reload the software watchdog */ + hal_mcu_reset_software_watchdog( ); + + device_state = DEVICE_STATE_SLEEP; + + /* Schedule next packet transmission */ + tx_duty_cycle_time = + ( tracker_ctx.app_scan_interval + randr( -APP_TX_DUTYCYCLE_RND, APP_TX_DUTYCYCLE_RND ) ) / 1000; + + /* Schedule next packet transmission */ + modem_response_code = lr1110_modem_set_alarm_timer( &lr1110, tx_duty_cycle_time ); + HAL_DBG_TRACE_PRINTF( "lr1110_modem_set_alarm_timer : %d s, response code : %d \r\n\r\n", + tx_duty_cycle_time, modem_response_code ); + + break; + } + case DEVICE_START_BLE: + { + /* Stop the LR1110 modem alarm */ + lr1110_modem_set_alarm_timer( &lr1110, 0 ); + + start_ble_thread( ADV_TIMEOUT_MS ); + + device_state = DEVICE_STATE_CYCLE; + + break; + } + case DEVICE_STATE_SLEEP: + { + if( ( get_hall_effect_irq_state( ) == true ) || ( get_usr_button_irq_state( ) == true ) ) + { + clear_usr_button_irq_state( ); + clear_hall_effect_irq_state( ); + device_state = DEVICE_START_BLE; + } + else + { + /* go in low power */ + if( lr1110_modem_board_read_event_line( &lr1110 ) == false ) + { + hal_mcu_low_power_handler( ); + } + + /* Wake up from static mode thanks the accelerometer ? */ + if( ( get_accelerometer_irq1_state( ) == true ) && ( is_tracker_in_static_mode( ) == true ) ) + { + /* Stop the LR1110 current modem alarm */ + lr1110_modem_set_alarm_timer( &lr1110, 0 ); + + device_state = DEVICE_COLLECT_DATA; + } + } + break; + } + default: + { + device_state = DEVICE_STATE_INIT; + break; + } + } + } +} + +void _Error_Handler( int line ) +{ + /* USER CODE BEGIN Error_Handler_Debug */ + /* User can add his own implementation to report the HAL error return state */ + HAL_DBG_TRACE_ERROR( "Error Handler : %s\n", __FUNCTION__ ); + + // reset the board + hal_mcu_reset( ); + /* USER CODE END Error_Handler_Debug */ +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +static void tracker_run_wifi_scan( wifi_settings_t wifi_settings, wifi_scan_all_result_t *wifi_result ) +{ + wifi_init( &lr1110, tracker_ctx.wifi_settings ); + + /* Turn on the 2G4 SPDT and set it into the right direction */ + spdt_2g4_on( ); + set_wifi_antenna( ); + + if( wifi_execute_scan( &lr1110 ) == WIFI_SCAN_SUCCESS ) + { + lr1110_display_wifi_scan_results( ); + + *wifi_result = wifi.results; + } + else + { + HAL_DBG_TRACE_MSG( "Wi-Fi Scan error\n\r" ); + wifi_result->nbr_results = 0; // reset MAC addr detected + } + /* Turn off the 2G4 SPDT */ + spdt_2g4_off( ); +} + +static void tracker_run_gnss_scan( gnss_settings_t gnss_settings, antenna_t antenna, uint8_t *nav_message, uint8_t *nb_detected_satellites, uint16_t *nav_message_len ) +{ + uint8_t gnss_status; + + gnss_scan_init( &lr1110, gnss_settings ); + gnss_scan_set_antenna( antenna ); + gnss_status = gnss_scan_execute( &lr1110 ); + if( gnss_status == GNSS_SCAN_SUCCESS ) + { + gnss_scan_display_results( ); + memcpy( nav_message, gnss.capture_result.result_buffer + 1, gnss.capture_result.result_size - 1 ); + *nb_detected_satellites = gnss.capture_result.nb_detected_satellites; + *nav_message_len = gnss.capture_result.result_size - 1; + } + else + { + if( gnss_status == GNSS_SCAN_NO_TIME ) + { + HAL_DBG_TRACE_MSG( "GNSS Scan error: No time\n\r" ); + } + else + { + HAL_DBG_TRACE_MSG( "GNSS Scan error\n\r" ); + } + *nb_detected_satellites = 0; // reset nb sv detected + } +} + +static void build_and_stream_payload( void ) +{ + /* BUILD THE PAYLOAD IN TLV FORMAT */ + tracker_ctx.lorawan_payload_len = 0; // reset the payload len + + HAL_DBG_TRACE_MSG( "\r\nIs added in the stream FiFo:\r\n" ); + + if( tracker_ctx.patch_nb_detected_satellites > 2 ) + { + HAL_DBG_TRACE_MSG( " - NAV message from PATCH antenna : " ); + + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = TAG_NAV_PATCH; // GNSS PATCH TAG + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = + tracker_ctx.patch_nav_message_len; // GNSS PATCH LEN + memcpy( tracker_ctx.lorawan_payload + tracker_ctx.lorawan_payload_len, tracker_ctx.patch_nav_message, + tracker_ctx.patch_nav_message_len ); + tracker_ctx.lorawan_payload_len += tracker_ctx.patch_nav_message_len; + + /* Push the NAV message in the FiFo stream */ + add_payload_in_streaming_fifo( tracker_ctx.lorawan_payload, tracker_ctx.lorawan_payload_len ); + + tracker_ctx.lorawan_payload_len = 0; // reset the payload len + tracker_ctx.patch_nb_detected_satellites = 0; // Reset the nb_detected_satellites result + } + if( tracker_ctx.pcb_nb_detected_satellites > 2 ) + { + HAL_DBG_TRACE_MSG( " - NAV message from PCB antenna : " ); + + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = TAG_NAV_PCB; // GNSS PCB TAG + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = + tracker_ctx.pcb_nav_message_len; // GNSS PCB LEN + memcpy( tracker_ctx.lorawan_payload + tracker_ctx.lorawan_payload_len, tracker_ctx.pcb_nav_message, + tracker_ctx.pcb_nav_message_len ); + tracker_ctx.lorawan_payload_len += tracker_ctx.pcb_nav_message_len; + + /* Push the NAV message in the FiFo stream */ + add_payload_in_streaming_fifo( tracker_ctx.lorawan_payload, tracker_ctx.lorawan_payload_len ); + + tracker_ctx.lorawan_payload_len = 0; // reset the payload len + tracker_ctx.pcb_nb_detected_satellites = 0; // Reset the nb_detected_satellites result + } + + if( tracker_ctx.wifi_result.nbr_results > 0 ) + { + /* Add Wi-Fi scan */ + uint8_t wifi_index = 0; + HAL_DBG_TRACE_MSG( " - WiFi scan : " ); + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = TAG_WIFI_SCAN; // Wi-Fi TAG + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = + tracker_ctx.wifi_result.nbr_results * WIFI_SINGLE_BEACON_LEN; // Wi-Fi Len + + wifi_index = tracker_ctx.lorawan_payload_len; + for( uint8_t i = 0; i < tracker_ctx.wifi_result.nbr_results; i++ ) + { + tracker_ctx.lorawan_payload[wifi_index] = tracker_ctx.wifi_result.results[i].rssi; + memcpy( &tracker_ctx.lorawan_payload[wifi_index + 1], tracker_ctx.wifi_result.results[i].mac_address, 6 ); + wifi_index += WIFI_SINGLE_BEACON_LEN; + } + tracker_ctx.lorawan_payload_len += tracker_ctx.wifi_result.nbr_results * WIFI_SINGLE_BEACON_LEN; + + /* Push the Wi-Fi data in the FiFo stream */ + add_payload_in_streaming_fifo( tracker_ctx.lorawan_payload, tracker_ctx.lorawan_payload_len ); + + tracker_ctx.lorawan_payload_len = 0; // reset the payload len + tracker_ctx.wifi_result.nbr_results = 0; // reset the nbr_results mac addresses + } + + /* Send sensors value */ + HAL_DBG_TRACE_MSG( " - sensors value : " ); + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = TAG_ACCELEROMETER; // Accelerometer TAG + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = 9; // Accelerometer LEN + + /* Accelemrometer movement history */ + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.accelerometer_move_history; + + /* Acceleromter data */ + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.accelerometer_x >> 8; + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.accelerometer_x; + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.accelerometer_y >> 8; + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.accelerometer_y; + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.accelerometer_z >> 8; + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.accelerometer_z; + + /* Temperature from accelerometer */ + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.tout >> 8; + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.tout; + + /* Get charge */ + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = TAG_CHARGE; // Charge TAG + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = 4; // Charge LEN + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.charge >> 24; + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.charge >> 16; + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.charge >> 8; + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.charge; + + /* Get board voltage */ + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = TAG_VOLTAGE; // Voltage TAG + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = 2; // Voltage LEN + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.voltage >> 8; + tracker_ctx.lorawan_payload[tracker_ctx.lorawan_payload_len++] = tracker_ctx.voltage; + + /* Push the sensor values in the FiFo stream */ + add_payload_in_streaming_fifo( tracker_ctx.lorawan_payload, tracker_ctx.lorawan_payload_len ); + + tracker_ctx.lorawan_payload_len = 0; // reset the payload len +} + +static lr1110_modem_response_code_t lorawan_init( void ) +{ + lr1110_modem_dm_info_fields_t dm_info_fields; + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + + modem_response_code |= lr1110_modem_set_class( &lr1110, LR1110_LORAWAN_CLASS_A ); + + if( tracker_ctx.lorawan_region == LR1110_LORAWAN_REGION_EU868 ) + { + HAL_DBG_TRACE_MSG( "REGION : EU868\r\n\r\n" ); + modem_response_code |= lr1110_modem_set_region( &lr1110, LR1110_LORAWAN_REGION_EU868 ); + + modem_response_code |= lr1110_modem_activate_duty_cycle( &lr1110, LORAWAN_DUTYCYCLE_ON ); + + /* The EIRP on this board/band is 13.2 dBm, add an offset of 2 dBm */ + modem_response_code |= lr1110_modem_set_tx_power_offset( &lr1110, 2 ); + } + if( tracker_ctx.lorawan_region == LR1110_LORAWAN_REGION_US915 ) + { + HAL_DBG_TRACE_MSG( "REGION : US915\r\n\r\n" ); + modem_response_code |= lr1110_modem_set_region( &lr1110, LR1110_LORAWAN_REGION_US915 ); + } + + modem_response_code |= lr1110_modem_set_adr_profile( &lr1110, LORAWAN_DEFAULT_DATARATE, adr_custom_list ); + + /* Set DM info field */ + dm_info_fields.dm_info_field[0] = LR1110_MODEM_DM_INFO_TYPE_CHARGE; + dm_info_fields.dm_info_field[1] = LR1110_MODEM_DM_INFO_TYPE_GNSS_ALMANAC_STATUS; + dm_info_fields.dm_info_field[2] = LR1110_MODEM_DM_INFO_TYPE_TEMPERATURE; + dm_info_fields.dm_info_length = 3; + + modem_response_code |= lr1110_modem_set_dm_info_field( &lr1110, &dm_info_fields ); + + modem_response_code |= lr1110_modem_set_dm_info_interval( &lr1110, LR1110_MODEM_REPORTING_INTERVAL_IN_HOUR, 1 ); + + modem_response_code |= lr1110_modem_set_alc_sync_mode( &lr1110, LR1110_MODEM_ALC_SYNC_MODE_ENABLE ); + + modem_response_code |= lr1110_modem_stream_init( &lr1110, 0, LR1110_MODEM_FILE_ENCRYPTION_DISABLE ); + + return modem_response_code; +} + +static lr1110_modem_response_code_t gnss_init( void ) +{ + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + + modem_response_code = + lr1110_modem_gnss_set_assistance_position( &lr1110, &tracker_ctx.gnss_settings.assistance_position ); + + return modem_response_code; +} + +static void store_new_assistance_position( void ) +{ + lr1110_modem_gnss_solver_assistance_position_t assistance_position; + volatile float latitude_dif, longitude_dif; + + lr1110_modem_gnss_read_assistance_position( &lr1110, &assistance_position ); + + latitude_dif = fabs( assistance_position.latitude - tracker_ctx.gnss_settings.assistance_position.latitude ); + longitude_dif = fabs( assistance_position.longitude - tracker_ctx.gnss_settings.assistance_position.longitude ); + + /* Store the new assistance position only if the difference is greater than the conversion error */ + if( ( latitude_dif > ( float ) 0.03 ) || ( longitude_dif > ( float ) 0.03 ) ) + { + HAL_DBG_TRACE_MSG( "New assistance position stored\r\n" ); + + tracker_ctx.gnss_settings.assistance_position.latitude = assistance_position.latitude; + tracker_ctx.gnss_settings.assistance_position.longitude = assistance_position.longitude; + + tracker_store_app_ctx( ); + } +} + +static void print_hex_buffer( const uint8_t* buffer, uint8_t size ) +{ + uint8_t newline = 0; + + for( uint8_t i = 0; i < size; i++ ) + { + if( newline != 0 ) + { + HAL_DBG_TRACE_PRINTF( "\r\n" ); + newline = 0; + } + + HAL_DBG_TRACE_PRINTF( "%02X ", buffer[i] ); + + if( ( ( i + 1 ) % 16 ) == 0 ) + { + newline = 1; + } + } + HAL_DBG_TRACE_PRINTF( "\r\n" ); +} + +static void print_lorawan_keys( const uint8_t* dev_eui, const uint8_t* join_eui, const uint8_t* app_key, uint32_t pin ) +{ + HAL_DBG_TRACE_PRINTF( "DevEui : %02X", dev_eui[0] ); + for( int i = 1; i < 8; i++ ) + { + HAL_DBG_TRACE_PRINTF( "-%02X", dev_eui[i] ); + } + HAL_DBG_TRACE_PRINTF( "\r\n" ); + HAL_DBG_TRACE_PRINTF( "AppEui : %02X", join_eui[0] ); + for( int i = 1; i < 8; i++ ) + { + HAL_DBG_TRACE_PRINTF( "-%02X", join_eui[i] ); + } + HAL_DBG_TRACE_PRINTF( "\r\n" ); + if( tracker_ctx.use_semtech_join_server ) + { + HAL_DBG_TRACE_MSG( "AppKey : Semtech join server used\r\n" ); + } + else + { + HAL_DBG_TRACE_PRINTF( "AppKey : %02X", app_key[0] ); + for( int i = 1; i < 16; i++ ) + { + HAL_DBG_TRACE_PRINTF( "-%02X", app_key[i] ); + } + HAL_DBG_TRACE_PRINTF( "\r\n" ); + } + + HAL_DBG_TRACE_PRINTF( "Pin : %08X\r\n\r\n", pin ); +} + +static void join_network( void ) +{ + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + + /* Starts the join procedure */ + modem_response_code = lr1110_modem_join( &lr1110 ); + + if( modem_response_code == LR1110_MODEM_RESPONSE_CODE_OK ) + { + HAL_DBG_TRACE_INFO( "###### ===== JOINING ==== ######\r\n\r\n" ); + } + else + { + HAL_DBG_TRACE_ERROR( "###### ===== JOINING CMD ERROR ==== ######\r\n\r\n" ); + } +} + +static bool add_payload_in_streaming_fifo( uint8_t* payload, uint16_t len ) +{ + lr1110_modem_stream_status_t stream_status; + + /* Push the Payload in the FiFo stream */ + lr1110_modem_stream_status( &lr1110, LORAWAN_STREAM_APP_PORT, &stream_status ); + if( stream_status.free > len ) + { + tracker_ctx.stream_done = false; + HAL_DBG_TRACE_MSG( "add in streaming FiFo\r\n" ); + lr1110_modem_send_stream_data( &lr1110, LORAWAN_STREAM_APP_PORT, payload, len ); + + return true; + } + else + { + HAL_DBG_TRACE_PRINTF( "Not enought space, need = %d bytes - free = %d bytes\r\n", len, stream_status.free ); + + return false; + } +} + +static bool is_next_scan_possible( void ) +{ + if( ( ( tracker_ctx.accelerometer_move_history != 0 ) || ( tracker_ctx.send_alive_frame == true ) || + ( tracker_ctx.accelerometer_used == 0 ) ) && + ( tracker_ctx.stream_done == true ) ) + { + return true; + } + else + { + return false; + } +} + +static bool is_tracker_in_static_mode( void ) +{ + if( ( tracker_ctx.accelerometer_move_history == 0 ) && ( tracker_ctx.accelerometer_used == 1 ) ) + { + return true; + } + else + { + return false; + } +} + +static void on_led_tx_timer_event( void* context ) +{ + timer_stop( &led_tx_timer ); + /* Switch LED TX OFF */ + leds_off( LED_TX_MASK ); +} + +static void on_led_rx_timer_event( void* context ) +{ + timer_stop( &led_rx_timer ); + /* Switch LED RX OFF */ + leds_off( LED_RX_MASK ); +} + +static void lr1110_modem_reset_event( uint16_t reset_count ) +{ + HAL_DBG_TRACE_INFO( "###### ===== LR1110 MODEM RESET %lu ==== ######\r\n\r\n", reset_count ); + + if( lr1110_modem_board_is_ready( ) == true ) + { + /* System reset */ + hal_mcu_reset( ); + } + else + { + lr1110_modem_board_set_ready( true ); + } +} + +static void lr1110_modem_network_joined( void ) +{ + HAL_DBG_TRACE_INFO( "###### ===== JOINED ==== ######\r\n\r\n" ); +} + +static void lr1110_modem_join_fail( void ) { HAL_DBG_TRACE_INFO( "###### ===== JOIN FAIL ==== ######\r\n\r\n" ); } + +static void modem_status_to_string( lr1110_modem_status_t modem_status ) +{ + HAL_DBG_TRACE_MSG( "Modem status : " ); + + if( ( modem_status & LR1110_LORAWAN_BROWNOUT ) == LR1110_LORAWAN_BROWNOUT ) + { + HAL_DBG_TRACE_MSG( "BROWNOUT " ); + } + if( ( modem_status & LR1110_LORAWAN_CRASH ) == LR1110_LORAWAN_CRASH ) + { + HAL_DBG_TRACE_MSG( "CRASH " ); + } + if( ( modem_status & LR1110_LORAWAN_MUTE ) == LR1110_LORAWAN_MUTE ) + { + HAL_DBG_TRACE_MSG( "MUTE " ); + } + if( ( modem_status & LR1110_LORAWAN_JOINED ) == LR1110_LORAWAN_JOINED ) + { + HAL_DBG_TRACE_MSG( "JOINED " ); + } + if( ( modem_status & LR1110_LORAWAN_SUSPEND ) == LR1110_LORAWAN_SUSPEND ) + { + HAL_DBG_TRACE_MSG( "SUSPEND " ); + } + if( ( modem_status & LR1110_LORAWAN_UPLOAD ) == LR1110_LORAWAN_UPLOAD ) + { + HAL_DBG_TRACE_MSG( "UPLOAD " ); + } + if( ( modem_status & LR1110_LORAWAN_JOINING ) == LR1110_LORAWAN_JOINING ) + { + HAL_DBG_TRACE_MSG( "JOINING " ); + } + if( ( modem_status & LR1110_LORAWAN_STREAM ) == LR1110_LORAWAN_STREAM ) + { + HAL_DBG_TRACE_MSG( "STREAM " ); + } + + HAL_DBG_TRACE_MSG( "\r\n\r\n" ); +} + +void lr1110_modem_alarm( void ) +{ + lr1110_modem_status_t modem_status; + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + + HAL_DBG_TRACE_INFO( "###### ===== LR1110 ALARM ==== ######\r\n\r\n" ); + + modem_response_code = lr1110_modem_get_status( &lr1110, &modem_status ); + + if( modem_response_code == LR1110_MODEM_RESPONSE_CODE_OK ) + { + modem_status_to_string( modem_status ); + + if( ( ( modem_status & LR1110_LORAWAN_BROWNOUT ) == LR1110_LORAWAN_BROWNOUT ) || + ( ( modem_status & LR1110_LORAWAN_CRASH ) == LR1110_LORAWAN_CRASH ) ) + { + hal_mcu_reset( ); + } + else if( ( ( modem_status & LR1110_LORAWAN_MUTE ) == LR1110_LORAWAN_MUTE ) || + ( ( modem_status & LR1110_LORAWAN_SUSPEND ) == LR1110_LORAWAN_SUSPEND ) ) + { + device_state = DEVICE_STATE_CYCLE; + } + else if( ( ( modem_status & LR1110_LORAWAN_JOINED ) == LR1110_LORAWAN_JOINED ) || + ( ( modem_status & LR1110_LORAWAN_STREAM ) == LR1110_LORAWAN_STREAM ) || + ( ( modem_status & LR1110_LORAWAN_UPLOAD ) == LR1110_LORAWAN_UPLOAD ) ) + { + device_state = DEVICE_COLLECT_DATA; + } + else if( ( modem_status & LR1110_LORAWAN_JOINING ) == LR1110_LORAWAN_JOINING ) + { + /* Network not joined yet. Wait */ + device_state = DEVICE_STATE_CYCLE; + } + else + { + HAL_DBG_TRACE_ERROR( "Unknow modem status %d\r\n\r\n", modem_status ); + device_state = DEVICE_STATE_CYCLE; + } + } +} + +static void lr1110_modem_down_data( int8_t rssi, int8_t snr, lr1110_modem_down_data_flag_t flags, uint8_t port, + const uint8_t* payload, uint8_t size ) +{ + HAL_DBG_TRACE_INFO( "\r\n###### ===== DOWNLINK FRAME %lu ==== ######\r\n\r\n", downlink_cnt++ ); + + HAL_DBG_TRACE_PRINTF( "RX WINDOW : %d\r\n", flags ); + + HAL_DBG_TRACE_PRINTF( "RX PORT : %d\r\n", port ); + + if( size != 0 ) + { + HAL_DBG_TRACE_MSG( "RX DATA : " ); + print_hex_buffer( payload, size ); + } + + HAL_DBG_TRACE_PRINTF( "RX RSSI : %d\r\n", rssi ); + HAL_DBG_TRACE_PRINTF( "RX SNR : %d\r\n\r\n", snr ); + + leds_on( LED_RX_MASK ); + timer_start( &led_rx_timer ); + + parse_frame( port, payload, size ); +} + +static void lr1110_modem_mute( lr1110_modem_mute_t mute ) +{ + if( mute == LR1110_MODEM_UNMUTED ) + { + HAL_DBG_TRACE_INFO( "###### ===== MODEM UNMUTED ==== ######\r\n\r\n" ); + } + else + { + HAL_DBG_TRACE_INFO( "###### ===== MODEM MUTED ==== ######\r\n\r\n" ); + } +} + +static void lr1110_modem_set_conf( uint8_t infor_tag ) +{ + HAL_DBG_TRACE_INFO( "###### ===== MODEM SET CONF %02X ==== ######\r\n\r\n", infor_tag ); +} + +static void lr1110_modem_stream_done( void ) +{ + HAL_DBG_TRACE_INFO( "###### ===== STREAM DONE nb %d ==== ######\r\n\r\n", stream_cnt++ ); + + tracker_ctx.stream_done = true; +} + +static void lr1110_modem_time_updated_alc_sync( lr1110_modem_alc_sync_state_t alc_sync_state ) +{ + HAL_DBG_TRACE_INFO( "###### ===== APPLICATION LAYER CLOCK SYNC EVENT ==== ######\r\n\r\n" ); + + if( alc_sync_state == LR1110_MODEM_ALC_SYNC_SYNCHRONIZED ) + { + HAL_DBG_TRACE_MSG( "CLOCK SYNC STATE SYNCHRONIZED\r\n\r\n" ); + /* Notify user that the date has been received */ + leds_blink( LED_RX_MASK, 100, 4, true ); + tracker_ctx.has_date = true; + } + else + { + HAL_DBG_TRACE_MSG( "CLOCK SYNC STATE DESYNCHRONIZED\r\n\r\n" ); + /* Notify user that the date has been received */ + leds_blink( LED_TX_MASK, 100, 4, true ); + tracker_ctx.has_date = false; + } +} + +static void lr1110_modem_adr_mobile_to_static( void ) +{ + HAL_DBG_TRACE_INFO( "###### ===== ADR HAS SWITCHED FROM MOBILE TO STATIC ==== ######\r\n\r\n" ); +} + +static void lr1110_modem_new_link_adr( void ) +{ + HAL_DBG_TRACE_INFO( "###### ===== NEW LINK ADR ==== ######\r\n\r\n" ); +} + +static void lr1110_modem_no_event( void ) +{ + HAL_DBG_TRACE_INFO( "###### ===== NO EVENT ==== ######\r\n\r\n" ); +} + +static void parse_frame( uint8_t port, const uint8_t* payload, uint8_t size ) +{ + switch( port ) + { + case GNSS_PUSH_SOLVER_MSG_PORT: + { + HAL_DBG_TRACE_INFO( "###### ===== GNSS PUSH SOLVER MSG ==== ######\r\n\r\n" ); + + lr1110_modem_gnss_push_solver_msg( &lr1110, payload, size ); + + break; + } + default: + break; + } +} + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/apps/Tracker/main_tracker.h b/smtc_tracker_app/Src/apps/Tracker/main_tracker.h new file mode 100644 index 0000000..7ccb5a6 --- /dev/null +++ b/smtc_tracker_app/Src/apps/Tracker/main_tracker.h @@ -0,0 +1,136 @@ +/*! + * \file main_tracker.h + * + * \brief lr1110 Modem Tracker Application definition + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __MAIN_TRACKER_H__ +#define __MAIN_TRACKER_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/*! + * \brief Defines the application scan interval + * when device has moved. 60s, value in [ms]. + */ +#define TRACKER_SCAN_INTERVAL 60000 + +/*! + * \brief Defines the application keep alive frame interval + * when device doesn't move. 3600s, value in [ms]. + */ +#define TRACKER_KEEP_ALIVE_FRAME_INTERVAL 3600000 + +/*! + * \brief Defines the application data transmission duty cycle counter. + * when device doesn't move. + */ +#define TRACKER_APP_TX_LOW_DUTYCYCLE_CTN TRACKER_KEEP_ALIVE_FRAME_INTERVAL / TRACKER_SCAN_INTERVAL + +/*! + * \brief Use or not the LoRaWAN production Keys. + */ +#define USE_PRODUCTION_KEYS 1 + +/*! + * \brief Use or not the Semtech join server. + */ +#define USE_SEMTECH_JOIN_SERVER 1 + +/*! + * \brief Defines the BLE thread advertisement timeout + * when device doesn't connect to smartphone. 30000, value in [ms]. + */ +#define ADV_TIMEOUT_MS 30000 + +/*! + * \brief Define the voltage in mV threshold where the tracker + * stays in airplane mode. + */ +#define BOARD_VOLTAGE_THRESHOLD 2500 + +/*! + * \brief Defines the application firmware version + */ +#define TRACKER_MAJOR_APP_VERSION 1 +#define TRACKER_MINOR_APP_VERSION 1 +#define TRACKER_SUB_MINOR_APP_VERSION 1 + +#define TRACKER_PCB_HW_NUMBER 595 +#define TRACKER_MAJOR_PCB_HW_VERSION 1 +#define TRACKER_MINOR_PCB_HW_VERSION 0 + +/*! + * \brief LoRaWAN application tag + */ +#define TAG_NAV_PCB 6 +#define TAG_NAV_PATCH 7 +#define TAG_WIFI_SCAN 8 +#define TAG_ACCELEROMETER 9 +#define TAG_CHARGE 10 +#define TAG_VOLTAGE 11 + +/*! + * \brief LoRaWAN stream application port + */ +#define LORAWAN_STREAM_APP_PORT 199 + +/*! + * \brief LoRaWAN port used to the gnss push solver messages + */ +#define GNSS_PUSH_SOLVER_MSG_PORT 150 + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +#ifdef __cplusplus +} +#endif + +#endif // __MAIN_TRACKER_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/apps/Tracker/tracker_utility.c b/smtc_tracker_app/Src/apps/Tracker/tracker_utility.c new file mode 100644 index 0000000..8bfb529 --- /dev/null +++ b/smtc_tracker_app/Src/apps/Tracker/tracker_utility.c @@ -0,0 +1,2515 @@ +/*! + * \file tracker_utility.c + * + * \brief tracker utility implementation. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include "lr1110_tracker_board.h" +#include "tracker_utility.h" +#include "main_tracker.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +#define NB_CHUNK_MODEM 1703 +#define NB_CHUNK_ALMANAC 42 +#define CHUNK_INTERNAL_LOG 145 +#define INTERNAL_LOG_BUFFER_LEN 3000 + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Radio hardware and global parameters + */ +extern lr1110_t lr1110; + +/*! + * \brief Tracker context structure + */ +tracker_ctx_t tracker_ctx; + +/*! + * \brief Buffer containing chunk during lr1110 modem update + */ +static uint32_t chunk_buffer[128]; + +/*! + * \brief Buffer index pointing on the chunk last byte during lr1110 modem update + */ +uint8_t chunk_buffer_index; + +/*! + * \brief LR1110 modem flash offset used during lr1110 modem update + */ +uint32_t lr1110_modem_flash_offset; + +/*! + * \brief Buffer containing internal logs scan during the read internal log command + */ +static uint8_t internal_log_buffer[INTERNAL_LOG_BUFFER_LEN]; + +/*! + * \brief Scan len of the internal_log_buffer during the read internal log command + */ +uint16_t internal_log_buffer_len; + +/*! + * \brief scan index ongoing during the read internal log command + */ +uint32_t internal_log_scan_index = 1; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + + +uint8_t tracker_init_internal_log_ctx( void ) +{ + if( tracker_ctx.internal_log_empty == FLASH_BYTE_EMPTY_CONTENT ) + { + tracker_ctx.nb_scan = 0; + tracker_ctx.flash_addr_start = flash_get_user_start_addr( ); + tracker_ctx.flash_addr_current = tracker_ctx.flash_addr_start; + tracker_ctx.flash_addr_end = FLASH_USER_END_ADDR; + tracker_ctx.flash_remaining_space = tracker_ctx.flash_addr_end - tracker_ctx.flash_addr_current; + tracker_store_internal_log_ctx( ); + } + else + { + return FAIL; + } + return SUCCESS; +} + +uint8_t tracker_restore_internal_log_ctx( void ) +{ + uint8_t ctx_buf[32]; + uint8_t index = 0; + + flash_read_buffer( FLASH_USER_INTERNAL_LOG_CTX_START_ADDR, ctx_buf, 32 ); + + tracker_ctx.internal_log_flush_request = false; + tracker_ctx.internal_log_empty = ctx_buf[0]; + index = 1; + + if( tracker_ctx.internal_log_empty == FLASH_BYTE_EMPTY_CONTENT ) + { + return FAIL; + } + else + { + tracker_ctx.nb_scan = ctx_buf[index++]; + tracker_ctx.nb_scan += ( uint32_t ) ctx_buf[index++] << 8; + + tracker_ctx.flash_addr_start = ctx_buf[index++]; + tracker_ctx.flash_addr_start += ( uint32_t ) ctx_buf[index++] << 8; + tracker_ctx.flash_addr_start += ( uint32_t ) ctx_buf[index++] << 16; + tracker_ctx.flash_addr_start += ( uint32_t ) ctx_buf[index++] << 24; + flash_set_user_start_addr( tracker_ctx.flash_addr_start ); + + tracker_ctx.flash_addr_end = ctx_buf[index++]; + tracker_ctx.flash_addr_end += ( uint32_t ) ctx_buf[index++] << 8; + tracker_ctx.flash_addr_end += ( uint32_t ) ctx_buf[index++] << 16; + tracker_ctx.flash_addr_end += ( uint32_t ) ctx_buf[index++] << 24; + + tracker_ctx.flash_addr_current = ctx_buf[index++]; + tracker_ctx.flash_addr_current += ( uint32_t ) ctx_buf[index++] << 8; + tracker_ctx.flash_addr_current += ( uint32_t ) ctx_buf[index++] << 16; + tracker_ctx.flash_addr_current += ( uint32_t ) ctx_buf[index++] << 24; + + tracker_ctx.flash_remaining_space = ctx_buf[index++]; + tracker_ctx.flash_remaining_space += ( uint32_t ) ctx_buf[index++] << 8; + tracker_ctx.flash_remaining_space += ( uint32_t ) ctx_buf[index++] << 16; + tracker_ctx.flash_remaining_space += ( uint32_t ) ctx_buf[index++] << 24; + } + return SUCCESS; +} + +void tracker_store_internal_log_ctx( void ) +{ + uint8_t ctx_buf[32]; + uint8_t index = 0; + + if( tracker_ctx.internal_log_empty != FLASH_BYTE_EMPTY_CONTENT ) + { + flash_erase_page( FLASH_USER_INTERNAL_LOG_CTX_START_ADDR, 1 ); + } + else + { + tracker_ctx.internal_log_empty = 1; + } + + ctx_buf[index++] = tracker_ctx.internal_log_empty; + + ctx_buf[index++] = tracker_ctx.nb_scan; + ctx_buf[index++] = tracker_ctx.nb_scan >> 8; + + ctx_buf[index++] = tracker_ctx.flash_addr_start; + ctx_buf[index++] = tracker_ctx.flash_addr_start >> 8; + ctx_buf[index++] = tracker_ctx.flash_addr_start >> 16; + ctx_buf[index++] = tracker_ctx.flash_addr_start >> 24; + + ctx_buf[index++] = tracker_ctx.flash_addr_end; + ctx_buf[index++] = tracker_ctx.flash_addr_end >> 8; + ctx_buf[index++] = tracker_ctx.flash_addr_end >> 16; + ctx_buf[index++] = tracker_ctx.flash_addr_end >> 24; + + ctx_buf[index++] = tracker_ctx.flash_addr_current; + ctx_buf[index++] = tracker_ctx.flash_addr_current >> 8; + ctx_buf[index++] = tracker_ctx.flash_addr_current >> 16; + ctx_buf[index++] = tracker_ctx.flash_addr_current >> 24; + + tracker_ctx.flash_remaining_space = tracker_ctx.flash_addr_end - tracker_ctx.flash_addr_current; + ctx_buf[index++] = tracker_ctx.flash_remaining_space; + ctx_buf[index++] = tracker_ctx.flash_remaining_space >> 8; + ctx_buf[index++] = tracker_ctx.flash_remaining_space >> 16; + ctx_buf[index++] = tracker_ctx.flash_remaining_space >> 24; + + flash_write_buffer( FLASH_USER_INTERNAL_LOG_CTX_START_ADDR, ctx_buf, index ); +} + +void tracker_erase_internal_log( void ) +{ + uint8_t nb_page_to_erase = 0; + + if(tracker_ctx.nb_scan > 0) + { + nb_page_to_erase = ( ( tracker_ctx.flash_addr_current - tracker_ctx.flash_addr_start ) / ADDR_FLASH_PAGE_SIZE ) + 1; + /* Erase scan results */ + flash_erase_page( tracker_ctx.flash_addr_start, nb_page_to_erase ); + } + /* Erase ctx */ + flash_erase_page( FLASH_USER_INTERNAL_LOG_CTX_START_ADDR, 1 ); +} + +void tracker_reset_internal_log( void ) +{ + if( tracker_ctx.internal_log_empty != FLASH_BYTE_EMPTY_CONTENT ) + { + tracker_erase_internal_log( ); + + tracker_ctx.internal_log_empty = FLASH_BYTE_EMPTY_CONTENT; + } + + /* Init the new context only if internal log is enable */ + if( tracker_ctx.internal_log_enable ) + { + tracker_init_internal_log_ctx( ); + } +} + +uint8_t tracker_restore_app_ctx( void ) +{ + uint8_t tracker_ctx_buf[255]; + + flash_read_buffer( FLASH_USER_TRACKER_CTX_START_ADDR, tracker_ctx_buf, 255 ); + + tracker_ctx.tracker_context_empty = tracker_ctx_buf[0]; + + if( tracker_ctx.tracker_context_empty == FLASH_BYTE_EMPTY_CONTENT ) + { + return FAIL; + } + else + { + uint8_t tracker_ctx_buf_idx = 1; + int32_t latitude = 0, longitude = 0; + + memcpy( tracker_ctx.dev_eui, tracker_ctx_buf + tracker_ctx_buf_idx, SET_LORAWAN_DEVEUI_LEN ); + tracker_ctx_buf_idx += SET_LORAWAN_DEVEUI_LEN; + memcpy( tracker_ctx.join_eui, tracker_ctx_buf + tracker_ctx_buf_idx, SET_LORAWAN_JOINEUI_LEN ); + tracker_ctx_buf_idx += SET_LORAWAN_JOINEUI_LEN; + memcpy( tracker_ctx.app_key, tracker_ctx_buf + tracker_ctx_buf_idx, SET_LORAWAN_APPKEY_LEN ); + tracker_ctx_buf_idx += SET_LORAWAN_APPKEY_LEN; + + /* GNSS Parameters */ + tracker_ctx.gnss_settings.enabled = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.gnss_settings.constellation_to_use = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.gnss_antenna_sel = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.gnss_settings.scan_type = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.gnss_settings.search_mode = + ( lr1110_modem_gnss_search_mode_t ) tracker_ctx_buf[tracker_ctx_buf_idx++]; + + latitude = tracker_ctx_buf[tracker_ctx_buf_idx++]; + latitude += tracker_ctx_buf[tracker_ctx_buf_idx++] << 8; + latitude += tracker_ctx_buf[tracker_ctx_buf_idx++] << 16; + latitude += tracker_ctx_buf[tracker_ctx_buf_idx++] << 24; + tracker_ctx.gnss_settings.assistance_position.latitude = ( float ) latitude / 10000000; + + longitude = tracker_ctx_buf[tracker_ctx_buf_idx++]; + longitude += tracker_ctx_buf[tracker_ctx_buf_idx++] << 8; + longitude += tracker_ctx_buf[tracker_ctx_buf_idx++] << 16; + longitude += tracker_ctx_buf[tracker_ctx_buf_idx++] << 24; + tracker_ctx.gnss_settings.assistance_position.longitude = ( float ) longitude / 10000000; + + tracker_ctx.last_almanac_update = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.last_almanac_update += tracker_ctx_buf[tracker_ctx_buf_idx++] << 8; + tracker_ctx.last_almanac_update += tracker_ctx_buf[tracker_ctx_buf_idx++] << 16; + tracker_ctx.last_almanac_update += tracker_ctx_buf[tracker_ctx_buf_idx++] << 24; + + /* WiFi Parameters */ + tracker_ctx.wifi_settings.enabled = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.wifi_settings.channels = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.wifi_settings.channels += tracker_ctx_buf[tracker_ctx_buf_idx++] << 8; + tracker_ctx.wifi_settings.types = + ( lr1110_modem_wifi_signal_type_scan_t ) tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.wifi_settings.scan_mode = ( lr1110_modem_wifi_mode_t ) tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.wifi_settings.nbr_retrials = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.wifi_settings.max_results = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.wifi_settings.timeout = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.wifi_settings.timeout += tracker_ctx_buf[tracker_ctx_buf_idx++] << 8; + tracker_ctx.wifi_settings.result_format = ( lr1110_modem_wifi_result_format_t )tracker_ctx_buf[tracker_ctx_buf_idx++]; + + /* Application Parameters */ + tracker_ctx.accelerometer_used = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.app_scan_interval = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.app_scan_interval += tracker_ctx_buf[tracker_ctx_buf_idx++] << 8; + tracker_ctx.app_scan_interval += tracker_ctx_buf[tracker_ctx_buf_idx++] << 16; + tracker_ctx.app_scan_interval += tracker_ctx_buf[tracker_ctx_buf_idx++] << 24; + + tracker_ctx.app_keep_alive_frame_interval = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.app_keep_alive_frame_interval += tracker_ctx_buf[tracker_ctx_buf_idx++] << 8; + tracker_ctx.app_keep_alive_frame_interval += tracker_ctx_buf[tracker_ctx_buf_idx++] << 16; + tracker_ctx.app_keep_alive_frame_interval += tracker_ctx_buf[tracker_ctx_buf_idx++] << 24; + + tracker_ctx.lorawan_region = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.use_semtech_join_server = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.airplane_mode = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.gnss_scan_if_wifi_not_good_enough = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.lorawan_adr_profile = tracker_ctx_buf[tracker_ctx_buf_idx++]; + tracker_ctx.internal_log_enable = tracker_ctx_buf[tracker_ctx_buf_idx++]; + } + return SUCCESS; +} + +void tracker_store_app_ctx( void ) +{ + uint8_t tracker_ctx_buf[255]; + uint8_t tracker_ctx_buf_idx = 0; + int32_t latitude = 0, longitude = 0; + + if( tracker_ctx.tracker_context_empty != FLASH_BYTE_EMPTY_CONTENT ) + { + flash_erase_page( FLASH_USER_TRACKER_CTX_START_ADDR, 1 ); + } + + /* Context exists */ + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.tracker_context_empty; + + /* LoRaWAN Parameter */ + memcpy( tracker_ctx_buf + tracker_ctx_buf_idx, tracker_ctx.dev_eui, SET_LORAWAN_DEVEUI_LEN ); + tracker_ctx_buf_idx += SET_LORAWAN_DEVEUI_LEN; + memcpy( tracker_ctx_buf + tracker_ctx_buf_idx, tracker_ctx.join_eui, SET_LORAWAN_JOINEUI_LEN ); + tracker_ctx_buf_idx += SET_LORAWAN_JOINEUI_LEN; + memcpy( tracker_ctx_buf + tracker_ctx_buf_idx, tracker_ctx.app_key, SET_LORAWAN_APPKEY_LEN ); + tracker_ctx_buf_idx += SET_LORAWAN_APPKEY_LEN; + + /* GNSS Parameters */ + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.gnss_settings.enabled; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.gnss_settings.constellation_to_use; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.gnss_antenna_sel; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.gnss_settings.scan_type; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.gnss_settings.search_mode; + + latitude = tracker_ctx.gnss_settings.assistance_position.latitude * 10000000; + tracker_ctx_buf[tracker_ctx_buf_idx++] = latitude; + tracker_ctx_buf[tracker_ctx_buf_idx++] = latitude >> 8; + tracker_ctx_buf[tracker_ctx_buf_idx++] = latitude >> 16; + tracker_ctx_buf[tracker_ctx_buf_idx++] = latitude >> 24; + + longitude = tracker_ctx.gnss_settings.assistance_position.longitude * 10000000; + tracker_ctx_buf[tracker_ctx_buf_idx++] = longitude; + tracker_ctx_buf[tracker_ctx_buf_idx++] = longitude >> 8; + tracker_ctx_buf[tracker_ctx_buf_idx++] = longitude >> 16; + tracker_ctx_buf[tracker_ctx_buf_idx++] = longitude >> 24; + + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.last_almanac_update; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.last_almanac_update >> 8; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.last_almanac_update >> 16; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.last_almanac_update >> 24; + + /* WiFi Parameters */ + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.wifi_settings.enabled; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.wifi_settings.channels; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.wifi_settings.channels >> 8; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.wifi_settings.types; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.wifi_settings.scan_mode; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.wifi_settings.nbr_retrials; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.wifi_settings.max_results; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.wifi_settings.timeout; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.wifi_settings.timeout >> 8; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.wifi_settings.result_format; + + /* Application Parameters */ + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.accelerometer_used; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.app_scan_interval; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.app_scan_interval >> 8; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.app_scan_interval >> 16; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.app_scan_interval >> 24; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.app_keep_alive_frame_interval; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.app_keep_alive_frame_interval >> 8; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.app_keep_alive_frame_interval >> 16; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.app_keep_alive_frame_interval >> 24; + + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.lorawan_region; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.use_semtech_join_server; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.airplane_mode; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.gnss_scan_if_wifi_not_good_enough; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.lorawan_adr_profile; + tracker_ctx_buf[tracker_ctx_buf_idx++] = tracker_ctx.internal_log_enable; + + flash_write_buffer( FLASH_USER_TRACKER_CTX_START_ADDR, tracker_ctx_buf, tracker_ctx_buf_idx ); +} + +void tracker_init_app_ctx( uint8_t* dev_eui, uint8_t* join_eui, uint8_t* app_key, bool store_in_flash ) +{ + /* Context exists */ + tracker_ctx.tracker_context_empty = 1; + + /* LoRaWAN Parameter */ + memcpy( tracker_ctx.dev_eui, dev_eui, 8 ); + memcpy( tracker_ctx.join_eui, join_eui, 8 ); + memcpy( tracker_ctx.app_key, app_key, 16 ); +#if defined( USE_REGION_EU868 ) + tracker_ctx.lorawan_region = LR1110_LORAWAN_REGION_EU868; +#endif +#if defined( USE_REGION_US915 ) + tracker_ctx.lorawan_region = LR1110_LORAWAN_REGION_US915; + ; +#endif + tracker_ctx.use_semtech_join_server = USE_SEMTECH_JOIN_SERVER; + tracker_ctx.lorawan_adr_profile = LR1110_MODEM_ADR_PROFILE_MOBILE_LOW_POWER; + + /* GNSS Parameters */ + tracker_ctx.gnss_settings.enabled = true; + tracker_ctx.gnss_settings.constellation_to_use = LR1110_MODEM_GNSS_GPS_MASK | LR1110_MODEM_GNSS_BEIDOU_MASK; + tracker_ctx.gnss_antenna_sel = GNSS_PATCH_ANTENNA | GNSS_PCB_ANTENNA; + tracker_ctx.gnss_settings.scan_type = ASSISTED_MODE; + tracker_ctx.gnss_settings.search_mode = LR1110_MODEM_GNSS_OPTION_DEFAULT; + /* Set default position to Semtech France */ + tracker_ctx.gnss_settings.assistance_position.latitude = 45.208; + tracker_ctx.gnss_settings.assistance_position.longitude = 5.781; + tracker_ctx.last_almanac_update = 0; + tracker_ctx.gnss_scan_if_wifi_not_good_enough = false; + + /* Wi-Fi Parameters */ + tracker_ctx.wifi_settings.enabled = true; + tracker_ctx.wifi_settings.channels = 0x3FFF; // by default enable all channels + tracker_ctx.wifi_settings.types = LR1110_MODEM_WIFI_TYPE_SCAN_B; + tracker_ctx.wifi_settings.scan_mode = LR1110_MODEM_WIFI_SCAN_MODE_BEACON_AND_PACKET; + tracker_ctx.wifi_settings.nbr_retrials = WIFI_NBR_RETRIALS_DEFAULT; + tracker_ctx.wifi_settings.max_results = WIFI_MAX_RESULTS_DEFAULT; + tracker_ctx.wifi_settings.timeout = WIFI_TIMEOUT_IN_MS_DEFAULT; + tracker_ctx.wifi_settings.result_format = LR1110_MODEM_WIFI_RESULT_FORMAT_BASIC_MAC_TYPE_CHANNEL; + + /* Application Parameters */ + tracker_ctx.accelerometer_used = true; + tracker_ctx.app_scan_interval = TRACKER_SCAN_INTERVAL; + tracker_ctx.app_keep_alive_frame_interval = TRACKER_KEEP_ALIVE_FRAME_INTERVAL; + tracker_ctx.airplane_mode = true; + tracker_ctx.internal_log_enable = false; + + if( store_in_flash == true ) + { + tracker_store_app_ctx( ); + } +} + +void tracker_store_internal_log( void ) +{ + uint8_t scan_buf[512]; + uint8_t nb_variable_elements = 0; + uint16_t index = 3; // index 0 1 and 2 are reserved for the scan length and the number of elements + uint16_t index_next_addr = 0; + uint32_t next_scan_addr = 0; + + memset( scan_buf, 0, 512 ); + + if( tracker_ctx.flash_remaining_space > 512 ) + { + /* Scan number */ + tracker_ctx.nb_scan++; // Increase the nb_scan + scan_buf[index++] = tracker_ctx.nb_scan; + scan_buf[index++] = tracker_ctx.nb_scan >> 8; + + /* Scan Timestamp */ + scan_buf[index++] = tracker_ctx.timestamp; + scan_buf[index++] = tracker_ctx.timestamp >> 8; + scan_buf[index++] = tracker_ctx.timestamp >> 16; + scan_buf[index++] = tracker_ctx.timestamp >> 24; + + /* Acceleromter data */ + scan_buf[index++] = tracker_ctx.accelerometer_x; + scan_buf[index++] = tracker_ctx.accelerometer_x >> 8; + scan_buf[index++] = tracker_ctx.accelerometer_y; + scan_buf[index++] = tracker_ctx.accelerometer_y >> 8; + scan_buf[index++] = tracker_ctx.accelerometer_z; + scan_buf[index++] = tracker_ctx.accelerometer_z >> 8; + + /* Temperature durring scan */ + scan_buf[index++] = tracker_ctx.tout; + scan_buf[index++] = tracker_ctx.tout >> 8; + + /* GNSS scan on Patch Antenna */ + if( ( tracker_ctx.patch_nav_message_len > 2 ) && ( GNSS_PATCH_ANTENNA_LOG_ACTIVATED == 1 ) ) + { + scan_buf[index] = TAG_GNSS_PATCH_ANTENNA; + scan_buf[index + 1] = tracker_ctx.patch_nav_message_len; + memcpy( &scan_buf[index + 2], tracker_ctx.patch_nav_message, tracker_ctx.patch_nav_message_len ); + index += ( 2 + tracker_ctx.patch_nav_message_len ); + nb_variable_elements++; + } + + /* GNSS scan on Patch Antenna */ + if( ( tracker_ctx.pcb_nav_message_len > 2 ) && ( GNSS_PCB_ANTENNA_LOG_ACTIVATED == 1 ) ) + { + scan_buf[index] = TAG_GNSS_PCB_ANTENNA; + scan_buf[index + 1] = tracker_ctx.pcb_nav_message_len; + memcpy( &scan_buf[index + 2], tracker_ctx.pcb_nav_message, tracker_ctx.pcb_nav_message_len ); + index += ( 2 + tracker_ctx.pcb_nav_message_len ); + nb_variable_elements++; + } + + /* WiFi scan */ + if( ( tracker_ctx.wifi_result.nbr_results > 0 ) && ( WIFI_LOG_ACTIVATED == 1 ) ) + { + scan_buf[index] = TAG_WIFI; + scan_buf[index + 1] = WIFI_SINGLE_BEACON_LEN * tracker_ctx.wifi_result.nbr_results; + index += 2; + for( uint8_t i = 0; i < tracker_ctx.wifi_result.nbr_results; i++ ) + { + scan_buf[index] = tracker_ctx.wifi_result.results[i].rssi; + memcpy( &scan_buf[index + 1], tracker_ctx.wifi_result.results[i].mac_address, 6 ); + index += WIFI_SINGLE_BEACON_LEN; + } + nb_variable_elements++; + } + + /* Next scan addr */ + scan_buf[index++] = TAG_NEXT_SCAN; + scan_buf[index++] = 4; + /* Complete index for FLASH_TYPEPROGRAM_DOUBLEWORD operation and define the next addr */ + index_next_addr = index; + index += 4; + if( ( index % 8 ) != 0 ) // 4: anticipate the buffer increment + { + index = index + ( 8 - ( index % 8 ) ); + } + next_scan_addr = tracker_ctx.flash_addr_current + index; + scan_buf[index_next_addr] = next_scan_addr; + scan_buf[index_next_addr + 1] = next_scan_addr >> 8; + scan_buf[index_next_addr + 2] = next_scan_addr >> 16; + scan_buf[index_next_addr + 3] = next_scan_addr >> 24; + + /* Scan Len */ + scan_buf[0] = index; + scan_buf[1] = index >> 8; + + /* nb elements */ + scan_buf[2] = nb_variable_elements + 1; // +1 because of the next address scan + flash_write_buffer( tracker_ctx.flash_addr_current, scan_buf, index ); + + tracker_ctx.flash_addr_current = next_scan_addr; + tracker_store_internal_log_ctx( ); + } +} + +void tracker_restore_internal_log( void ) +{ + uint8_t scan_buf[512]; + uint16_t scan_buf_index = 0; + uint8_t nb_elements = 0; + uint8_t nb_elements_index = 0; + uint8_t tag_element = 0; + uint16_t scan_len = 0; + uint16_t nb_scan_index = 1; + uint16_t scan_number; + int16_t acc_x, acc_y, acc_z; + int16_t temperature = 0; + uint32_t next_scan_addr = tracker_ctx.flash_addr_start; + time_t scan_timestamp = 0; + struct tm epoch_time; + uint32_t job_counter = 0; + + while( nb_scan_index <= tracker_ctx.nb_scan ) + { + HAL_Delay( 75 ); // Wait 75ms for UART + /* read the scan lentgh */ + flash_read_buffer( next_scan_addr, scan_buf, 2 ); + scan_len = scan_buf[0]; + scan_len += ( uint32_t ) scan_buf[1] << 8; + + /* read the rest of the scan */ + flash_read_buffer( next_scan_addr + 2, scan_buf, scan_len - 2 ); + + nb_elements = scan_buf[scan_buf_index++]; + + /* Scan number */ + scan_number = scan_buf[scan_buf_index++]; + scan_number += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + + /* Scan Timestamp */ + scan_timestamp = scan_buf[scan_buf_index++]; + scan_timestamp += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + scan_timestamp += ( uint32_t ) scan_buf[scan_buf_index++] << 16; + scan_timestamp += ( uint32_t ) scan_buf[scan_buf_index++] << 24; + memcpy( &epoch_time, localtime( &scan_timestamp ), sizeof( struct tm ) ); + + /* Acceleromter data */ + acc_x = scan_buf[scan_buf_index++]; + acc_x += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + acc_y = scan_buf[scan_buf_index++]; + acc_y += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + acc_z = scan_buf[scan_buf_index++]; + acc_z += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + HAL_DBG_TRACE_PRINTF( "[%d-%d-%d %d:%d:%d.000] ", epoch_time.tm_year + 1900, epoch_time.tm_mon + 1, + epoch_time.tm_mday, epoch_time.tm_hour, epoch_time.tm_min, epoch_time.tm_sec ); + HAL_DBG_TRACE_PRINTF( "[%d - %d] ", job_counter++, 4 ); + HAL_DBG_TRACE_PRINTF( "%d,%d,%d\r\n", acc_x, acc_y, acc_z ); + + temperature = scan_buf[scan_buf_index++]; + temperature += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + HAL_DBG_TRACE_PRINTF( "[%d-%d-%d %d:%d:%d.000] ", epoch_time.tm_year + 1900, epoch_time.tm_mon + 1, + epoch_time.tm_mday, epoch_time.tm_hour, epoch_time.tm_min, epoch_time.tm_sec ); + HAL_DBG_TRACE_PRINTF( "[%d - %d] ", job_counter++, 5 ); + HAL_DBG_TRACE_PRINTF( "%2.2f\r\n", ( ( float ) temperature ) / 100 ); + + while( nb_elements_index < nb_elements ) + { + uint8_t len = 0; + int8_t wifi_rssi = 0; + tag_element = scan_buf[scan_buf_index++]; // get the element + len = scan_buf[scan_buf_index++]; // get the size element + + switch( tag_element ) + { + case TAG_GNSS_PATCH_ANTENNA: + if( GNSS_DISPLAY_PATCH_ANTENNA_LOG_ACTIVATED ) + { + /* Display Raw NAV Message*/ + HAL_DBG_TRACE_PRINTF( "[%d-%d-%d %d:%d:%d.000] ", epoch_time.tm_year + 1900, epoch_time.tm_mon + 1, + epoch_time.tm_mday, epoch_time.tm_hour, epoch_time.tm_min, + epoch_time.tm_sec ); + HAL_DBG_TRACE_PRINTF( "[%d - %d] ", job_counter++, tag_element ); + + HAL_DBG_TRACE_MSG( "01" ); + for( uint8_t i = 0; i < len; i++ ) + { + HAL_DBG_TRACE_PRINTF( "%02X", scan_buf[scan_buf_index++] ); + } + HAL_DBG_TRACE_MSG( ",0,0,0\r\n" ); + + if( PAYLOAD_DISPLAY_LOG_ACTIVATED ) + { + /* Display in Formatted Payload */ + HAL_DBG_TRACE_PRINTF( "[%d-%d-%d %d:%d:%d.000] ", epoch_time.tm_year + 1900, + epoch_time.tm_mon + 1, epoch_time.tm_mday, epoch_time.tm_hour, + epoch_time.tm_min, epoch_time.tm_sec ); + HAL_DBG_TRACE_PRINTF( "[%d - %d] ", job_counter++, TAG_NAV_PATCH ); + + HAL_DBG_TRACE_PRINTF( "%02X%02X", TAG_NAV_PATCH, len ); + scan_buf_index -= len; + for( uint8_t i = 0; i < len; i++ ) + { + HAL_DBG_TRACE_PRINTF( "%02X", scan_buf[scan_buf_index++] ); + } + HAL_DBG_TRACE_MSG( "\r\n" ); + } + } + else + { + scan_buf_index += len; + } + break; + case TAG_GNSS_PCB_ANTENNA: + if( GNSS_DISPLAY_PCB_ANTENNA_LOG_ACTIVATED ) + { + /* Display Raw NAV Message*/ + HAL_DBG_TRACE_PRINTF( "[%d-%d-%d %d:%d:%d.000] ", epoch_time.tm_year + 1900, epoch_time.tm_mon + 1, + epoch_time.tm_mday, epoch_time.tm_hour, epoch_time.tm_min, + epoch_time.tm_sec ); + HAL_DBG_TRACE_PRINTF( "[%d - %d] ", job_counter++, tag_element ); + + HAL_DBG_TRACE_MSG( "01" ); + for( uint8_t i = 0; i < len; i++ ) + { + HAL_DBG_TRACE_PRINTF( "%02X", scan_buf[scan_buf_index++] ); + } + HAL_DBG_TRACE_MSG( ",0,0,0\r\n" ); + + if( PAYLOAD_DISPLAY_LOG_ACTIVATED ) + { + /* Display in Formatted Payload */ + HAL_DBG_TRACE_PRINTF( "[%d-%d-%d %d:%d:%d.000] ", epoch_time.tm_year + 1900, + epoch_time.tm_mon + 1, epoch_time.tm_mday, epoch_time.tm_hour, + epoch_time.tm_min, epoch_time.tm_sec ); + HAL_DBG_TRACE_PRINTF( "[%d - %d] ", job_counter++, TAG_NAV_PCB ); + + HAL_DBG_TRACE_PRINTF( "%02X%02X", TAG_NAV_PCB, len ); + scan_buf_index -= len; + for( uint8_t i = 0; i < len; i++ ) + { + HAL_DBG_TRACE_PRINTF( "%02X", scan_buf[scan_buf_index++] ); + } + HAL_DBG_TRACE_MSG( "\r\n" ); + } + } + else + { + scan_buf_index += len; + } + break; + case TAG_WIFI: + if( WIFI_DISPLAY_LOG_ACTIVATED ) + { + for( uint8_t i = 0; i < len / WIFI_SINGLE_BEACON_LEN; i++ ) + { + HAL_DBG_TRACE_PRINTF( "[%d-%d-%d %d:%d:%d.000] ", epoch_time.tm_year + 1900, + epoch_time.tm_mon + 1, epoch_time.tm_mday, epoch_time.tm_hour, + epoch_time.tm_min, epoch_time.tm_sec ); + HAL_DBG_TRACE_PRINTF( "[%d - %d] ", job_counter, tag_element ); + + wifi_rssi = scan_buf[scan_buf_index++]; + /* Display MAC address */ + for( uint8_t i = 0; i < 5; i++ ) + { + HAL_DBG_TRACE_PRINTF( "%02X:", scan_buf[scan_buf_index++] ); + } + HAL_DBG_TRACE_PRINTF( "%02X,", scan_buf[scan_buf_index++] ); + + /* Display RSSI */ + HAL_DBG_TRACE_PRINTF( + "CHANNEL_1,TYPE_B,%d,0,0,0,0\r\n", + wifi_rssi ); // add CHANNEL_1,TYPE_B just to be compliant with the python software + } + if( PAYLOAD_DISPLAY_LOG_ACTIVATED ) + { + /* Display in Formatted Payload */ + job_counter++; + scan_buf_index -= len; + HAL_DBG_TRACE_PRINTF( "[%d-%d-%d %d:%d:%d.000] ", epoch_time.tm_year + 1900, + epoch_time.tm_mon + 1, epoch_time.tm_mday, epoch_time.tm_hour, + epoch_time.tm_min, epoch_time.tm_sec ); + HAL_DBG_TRACE_PRINTF( "[%d - %d] ", job_counter, TAG_WIFI_SCAN ); + HAL_DBG_TRACE_PRINTF( "%02X%02X", TAG_WIFI_SCAN, len ); + for( uint8_t i = 0; i < len / WIFI_SINGLE_BEACON_LEN; i++ ) + { + HAL_DBG_TRACE_PRINTF( "%02X", scan_buf[scan_buf_index++] ); + for( uint8_t i = 0; i < 6; i++ ) + { + HAL_DBG_TRACE_PRINTF( "%02X", scan_buf[scan_buf_index++] ); + } + } + HAL_DBG_TRACE_MSG( "\r\n" ); + } + job_counter++; // incremente for next job + } + else + { + scan_buf_index += len; + } + break; + case TAG_NEXT_SCAN: + next_scan_addr = scan_buf[scan_buf_index++]; + next_scan_addr += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + next_scan_addr += ( uint32_t ) scan_buf[scan_buf_index++] << 16; + next_scan_addr += ( uint32_t ) scan_buf[scan_buf_index++] << 24; + break; + default: + { + if( ( tag_element < 1 ) && ( tag_element > 4 ) ) + { + scan_buf_index += len; + } + } + break; + } + nb_elements_index++; + } + nb_scan_index++; + nb_elements_index = 0; + scan_buf_index = 0; // reset the index; + } +} + +void tracker_get_one_scan_from_internal_log( uint16_t scan_number, uint8_t* buffer, uint16_t* buffer_len ) +{ + uint8_t scan_buf[512]; + uint16_t scan_buf_index = 0; + uint8_t nb_elements = 0; + uint8_t nb_elements_index = 0; + uint8_t tag_element = 0; + uint16_t scan_len = 0; + uint16_t nb_scan_index = 1; + int16_t acc_x, acc_y, acc_z; + int16_t temperature = 0; + uint32_t next_scan_addr = tracker_ctx.flash_addr_start; + time_t scan_timestamp = 0; + struct tm epoch_time; + uint32_t job_counter = 0; + char output_buffer_tmp[255]; + uint8_t output_buffer_len_tmp=0; + + *buffer_len = 0; + + /* Retrieve the scan_number flash address */ + while( nb_scan_index <= scan_number ) + { + /* read the scan lentgh */ + flash_read_buffer( next_scan_addr, scan_buf, 2 ); + scan_len = scan_buf[0]; + scan_len += ( uint32_t ) scan_buf[1] << 8; + + flash_read_buffer( next_scan_addr + 2, scan_buf, scan_len - 2 ); + + nb_elements = scan_buf[scan_buf_index++]; + + scan_buf_index += 14; // Jump the accelerometer and temperature element which are always stored + job_counter += 2; // increase the job counter according to the accelerometer and temperature data + + while( nb_elements_index < nb_elements ) + { + uint8_t len = 0; + tag_element = scan_buf[scan_buf_index++]; // get the element + len = scan_buf[scan_buf_index++]; // get the size element + + switch( tag_element ) + { + case TAG_GNSS_PATCH_ANTENNA: + case TAG_GNSS_PCB_ANTENNA: + case TAG_WIFI: + job_counter++; + scan_buf_index += len; + break; + case TAG_NEXT_SCAN: + next_scan_addr = scan_buf[scan_buf_index++]; + next_scan_addr += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + next_scan_addr += ( uint32_t ) scan_buf[scan_buf_index++] << 16; + next_scan_addr += ( uint32_t ) scan_buf[scan_buf_index++] << 24; + break; + default: + scan_buf_index += len; + break; + } + nb_elements_index++; + } + nb_scan_index++; + nb_elements_index = 0; + scan_buf_index = 0; // reset the index; + } + + /* Get the scan asked */ + + /* number elements to get */ + nb_elements = scan_buf[scan_buf_index++]; + + /* Scan number */ + scan_number = scan_buf[scan_buf_index++]; + scan_number += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + + /* Scan Timestamp */ + scan_timestamp = scan_buf[scan_buf_index++]; + scan_timestamp += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + scan_timestamp += ( uint32_t ) scan_buf[scan_buf_index++] << 16; + scan_timestamp += ( uint32_t ) scan_buf[scan_buf_index++] << 24; + memcpy( &epoch_time, localtime( &scan_timestamp ), sizeof( struct tm ) ); + + /* Acceleromter data */ + acc_x = scan_buf[scan_buf_index++]; + acc_x += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + acc_y = scan_buf[scan_buf_index++]; + acc_y += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + acc_z = scan_buf[scan_buf_index++]; + acc_z += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len, "[%d-%d-%d %d:%d:%d.000] ", epoch_time.tm_year + 1900, epoch_time.tm_mon + 1, + epoch_time.tm_mday, epoch_time.tm_hour, epoch_time.tm_min, epoch_time.tm_sec ); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len = output_buffer_len_tmp; + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len,"[%d - %d] ", job_counter++, 4 ); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len,"%d,%d,%d\r\n", acc_x, acc_y, acc_z); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + /* copy into the */ + temperature = scan_buf[scan_buf_index++]; + temperature += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len,"[%d-%d-%d %d:%d:%d.000] ", epoch_time.tm_year + 1900, epoch_time.tm_mon + 1, + epoch_time.tm_mday, epoch_time.tm_hour, epoch_time.tm_min, epoch_time.tm_sec ); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len,"[%d - %d] ", job_counter++, 5); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len,"%2.2f\r\n", ( ( float ) temperature ) / 100); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + while( nb_elements_index < nb_elements ) + { + uint8_t len = 0; + int8_t wifi_rssi = 0; + tag_element = scan_buf[scan_buf_index++]; // get the element + len = scan_buf[scan_buf_index++]; // get the size element + + switch( tag_element ) + { + case TAG_GNSS_PATCH_ANTENNA: + if( GNSS_DISPLAY_PATCH_ANTENNA_LOG_ACTIVATED ) + { + /* Display Raw NAV Message*/ + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len,"[%d-%d-%d %d:%d:%d.000] ", epoch_time.tm_year + 1900, epoch_time.tm_mon + 1, + epoch_time.tm_mday, epoch_time.tm_hour, epoch_time.tm_min, epoch_time.tm_sec ); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len,"[%d - %d] ", job_counter++, tag_element); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len,"01"); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + for( uint8_t i = 0; i < len; i++ ) + { + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len,"%02X", scan_buf[scan_buf_index++]); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + } + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len,",0,0,0\r\n"); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + } + else + { + scan_buf_index += len; + } + break; + case TAG_GNSS_PCB_ANTENNA: + if( GNSS_DISPLAY_PCB_ANTENNA_LOG_ACTIVATED ) + { + /* Display Raw NAV Message*/ + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len, "[%d-%d-%d %d:%d:%d.000] ", epoch_time.tm_year + 1900, epoch_time.tm_mon + 1, + epoch_time.tm_mday, epoch_time.tm_hour, epoch_time.tm_min, epoch_time.tm_sec ); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len, "[%d - %d] ", job_counter++, tag_element ); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len, "01" ); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + for( uint8_t i = 0; i < len; i++ ) + { + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len, "%02X", scan_buf[scan_buf_index++] ); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + } + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len, ",0,0,0\r\n" ); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + } + else + { + scan_buf_index += len; + } + break; + case TAG_WIFI: + if( WIFI_DISPLAY_LOG_ACTIVATED ) + { + //job_counter++; + for( uint8_t i = 0; i < len / WIFI_SINGLE_BEACON_LEN; i++ ) + { + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len, "[%d-%d-%d %d:%d:%d.000] ", epoch_time.tm_year + 1900, epoch_time.tm_mon + 1, + epoch_time.tm_mday, epoch_time.tm_hour, epoch_time.tm_min, epoch_time.tm_sec ); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len, "[%d - %d] ", job_counter, tag_element ); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + wifi_rssi = scan_buf[scan_buf_index++]; + /* Display MAC address */ + for( uint8_t i = 0; i < 5; i++ ) + { + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len, "%02X:", scan_buf[scan_buf_index++] ); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + } + + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len, "%02X,", scan_buf[scan_buf_index++] ); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + + /* Display RSSI */ + output_buffer_len_tmp = snprintf(output_buffer_tmp, INTERNAL_LOG_BUFFER_LEN - *buffer_len, "CHANNEL_1,TYPE_B,%d,0,0,0,0\r\n", wifi_rssi ); + memcpy(buffer + *buffer_len, output_buffer_tmp, output_buffer_len_tmp); + *buffer_len += output_buffer_len_tmp; + } + job_counter++; // incremente for next job + } + else + { + scan_buf_index += len; + } + break; + case TAG_NEXT_SCAN: + next_scan_addr = scan_buf[scan_buf_index++]; + next_scan_addr += ( uint16_t ) scan_buf[scan_buf_index++] << 8; + next_scan_addr += ( uint32_t ) scan_buf[scan_buf_index++] << 16; + next_scan_addr += ( uint32_t ) scan_buf[scan_buf_index++] << 24; + break; + default: + { + if( ( tag_element < 1 ) && ( tag_element > 4 ) ) + { + scan_buf_index += len; + } + } + break; + } + nb_elements_index++; + } +} + +uint8_t tracker_parse_cmd( uint8_t* payload, uint8_t* buffer_out ) +{ + uint8_t nb_elements = 0; + uint8_t nb_elements_index = 0; + uint8_t payload_index = 0; + uint8_t output_buffer_index = 1; + uint8_t tag = 0; + uint8_t len = 0; + uint8_t res_size = 0; + bool reset_board_asked = false; + + nb_elements = payload[payload_index++]; + + buffer_out[0] = 0; // ensure that byte 0 is set to 0 at the beggining. + + tracker_ctx.ble_cmd_received = true; // Notify the application that ble cmd has been received to reset the connection timeout + + if( nb_elements > 0 ) + { + while( nb_elements_index < nb_elements ) + { + tag = payload[payload_index++]; + len = payload[payload_index++]; + + switch( tag ) + { + case GET_FW_VERSION_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_FW_VERSION_CMD; + buffer_out[output_buffer_index++] = GET_FW_VERSION_ANSWER_LEN; + buffer_out[output_buffer_index++] = TRACKER_MAJOR_APP_VERSION; + buffer_out[output_buffer_index++] = TRACKER_MINOR_APP_VERSION; + buffer_out[output_buffer_index++] = TRACKER_SUB_MINOR_APP_VERSION; + + payload_index += GET_FW_VERSION_LEN; + break; + } + + case GET_HW_VERSION_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_HW_VERSION_CMD; + buffer_out[output_buffer_index++] = GET_HW_VERSION_ANSWER_LEN; + buffer_out[output_buffer_index++] = ( uint8_t )( TRACKER_PCB_HW_NUMBER >> 8 ); + buffer_out[output_buffer_index++] = ( uint8_t ) TRACKER_PCB_HW_NUMBER; + buffer_out[output_buffer_index++] = TRACKER_MAJOR_PCB_HW_VERSION; + buffer_out[output_buffer_index++] = TRACKER_MINOR_PCB_HW_VERSION; + + payload_index += GET_HW_VERSION_LEN; + break; + } + + case GET_STACK_VERSION_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_STACK_VERSION_CMD; + buffer_out[output_buffer_index++] = GET_STACK_VERSION_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.modem_version.lorawan >> 8; + buffer_out[output_buffer_index++] = tracker_ctx.modem_version.lorawan; + + payload_index += GET_STACK_VERSION_LEN; + break; + } + + case GET_MODEM_VERSION_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_MODEM_VERSION_CMD; + buffer_out[output_buffer_index++] = GET_MODEM_VERSION_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.modem_version.firmware >> 16; + buffer_out[output_buffer_index++] = tracker_ctx.modem_version.firmware >> 8; + buffer_out[output_buffer_index++] = tracker_ctx.modem_version.firmware; + + payload_index += GET_MODEM_VERSION_LEN; + break; + } + + case GET_MODEM_STATUS_CMD: + { + lr1110_modem_status_t modem_status; + lr1110_modem_get_status( &lr1110, &modem_status ); + + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_MODEM_STATUS_CMD; + buffer_out[output_buffer_index++] = GET_MODEM_STATUS_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.has_date; + buffer_out[output_buffer_index++] = modem_status; + + payload_index += GET_MODEM_STATUS_LEN; + break; + } + + case SET_MODEM_UPDATE_CMD: + { + uint16_t modem_fragment_id; + uint8_t i = 0; + modem_fragment_id = ( uint16_t ) payload[payload_index++] << 8; + modem_fragment_id += payload[payload_index++]; + + /* set the date */ + if( modem_fragment_id == 0 ) + { + tracker_ctx.lorawan_parameters_have_changed = true; + chunk_buffer_index = 0; + lr1110_modem_flash_offset = 0; + memset(chunk_buffer,0,128); + + /* Switch in bootloader */ + lr1110_modem_hal_enter_dfu( &lr1110 ); + + /* Erase Flash */ + lr1110_bootloader_erase_flash( &lr1110 ); + } + + for(i = 0; i < len - 2; i += 4) + { + /* fill the chunk buffer */ + chunk_buffer[chunk_buffer_index] = (uint32_t) payload[payload_index + i] << 24; + chunk_buffer[chunk_buffer_index] += (uint32_t) payload[payload_index + i + 1] << 16; + chunk_buffer[chunk_buffer_index] += (uint32_t) payload[payload_index + i + 2] << 8; + chunk_buffer[chunk_buffer_index] += (uint32_t) payload[payload_index + i + 3]; + chunk_buffer_index++; + } + + if(chunk_buffer_index >= 64) + { + uint8_t nb_elem_to_shift = chunk_buffer_index - 64; + + lr1110_bootloader_write_flash_encrypted( &lr1110, lr1110_modem_flash_offset, chunk_buffer, 64 ); + lr1110_modem_flash_offset += 0x100; + + /* shift the buffer from 64 */ + for(i = 0; i < nb_elem_to_shift; i++) + { + chunk_buffer[i] = chunk_buffer[i + 64]; + } + + chunk_buffer_index -= 64; + } + + if( modem_fragment_id == NB_CHUNK_MODEM ) + { + /* Push the rest */ + lr1110_bootloader_write_flash_encrypted( &lr1110, lr1110_modem_flash_offset, chunk_buffer, chunk_buffer_index - 1 ); + + lr1110_hal_reset( &lr1110 ); + HAL_Delay( 1500 ); + + lr1110_modem_get_version( &lr1110, &tracker_ctx.modem_version ); + HAL_DBG_TRACE_PRINTF( "LR1110 : lorawan:%#02X / firmware:%#04X / bootloader:%#03X / functionality:%#03X\n\r", + tracker_ctx.modem_version.lorawan, tracker_ctx.modem_version.firmware, tracker_ctx.modem_version.bootloader, tracker_ctx.modem_version.functionality ); + + /* new modem version, reset the board */ + tracker_ctx.lorawan_parameters_have_changed = true; + } + + HAL_DBG_TRACE_PRINTF( "modem_fragment_id %d\n\r", modem_fragment_id ); + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_MODEM_UPDATE_CMD; + buffer_out[output_buffer_index++] = SET_MODEM_UPDATE_ANSWER_LEN; + buffer_out[output_buffer_index++] = modem_fragment_id >> 8; + buffer_out[output_buffer_index++] = modem_fragment_id; + + payload_index += SET_MODEM_UPDATE_LEN; + break; + } + + case GET_LORAWAN_PIN_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_LORAWAN_PIN_CMD; + buffer_out[output_buffer_index++] = GET_LORAWAN_PIN_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.lorawan_pin >> 24; + buffer_out[output_buffer_index++] = tracker_ctx.lorawan_pin >> 16; + buffer_out[output_buffer_index++] = tracker_ctx.lorawan_pin >> 8; + buffer_out[output_buffer_index++] = tracker_ctx.lorawan_pin; + + payload_index += GET_LORAWAN_PIN_LEN; + break; + } + + case SET_LORAWAN_DEVEUI_CMD: + { + tracker_ctx.new_value_to_set = true; + memcpy( tracker_ctx.dev_eui, payload + payload_index, SET_LORAWAN_DEVEUI_LEN ); + tracker_ctx.lorawan_parameters_have_changed = true; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_LORAWAN_DEVEUI_CMD; + buffer_out[output_buffer_index++] = SET_LORAWAN_DEVEUI_LEN; + memcpy( buffer_out + output_buffer_index, tracker_ctx.dev_eui, SET_LORAWAN_DEVEUI_LEN ); + output_buffer_index += SET_LORAWAN_DEVEUI_LEN; + + lr1110_modem_set_dev_eui( &lr1110, tracker_ctx.dev_eui ); + /* do a derive key to have the new pin code */ + lr1110_modem_derive_keys( &lr1110 ); + lr1110_modem_get_pin( &lr1110, &tracker_ctx.lorawan_pin ); + + payload_index += SET_LORAWAN_DEVEUI_LEN; + break; + } + + case GET_LORAWAN_DEVEUI_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_LORAWAN_DEVEUI_CMD; + buffer_out[output_buffer_index++] = GET_LORAWAN_DEVEUI_ANSWER_LEN; + memcpy( buffer_out + output_buffer_index, tracker_ctx.dev_eui, GET_LORAWAN_DEVEUI_ANSWER_LEN ); + output_buffer_index += GET_LORAWAN_DEVEUI_ANSWER_LEN; + + payload_index += GET_LORAWAN_DEVEUI_LEN; + break; + } + + case GET_LORAWAN_CHIP_EUI_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_LORAWAN_CHIP_EUI_CMD; + buffer_out[output_buffer_index++] = GET_LORAWAN_CHIP_EUI_ANSWER_LEN; + memcpy( buffer_out + output_buffer_index, tracker_ctx.chip_eui, GET_LORAWAN_CHIP_EUI_ANSWER_LEN ); + output_buffer_index += GET_LORAWAN_CHIP_EUI_ANSWER_LEN; + + payload_index += GET_LORAWAN_CHIP_EUI_LEN; + break; + } + + case SET_LORAWAN_JOINEUI_CMD: + { + tracker_ctx.new_value_to_set = true; + memcpy( tracker_ctx.join_eui, payload + payload_index, SET_LORAWAN_JOINEUI_LEN ); + tracker_ctx.lorawan_parameters_have_changed = true; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_LORAWAN_JOINEUI_CMD; + buffer_out[output_buffer_index++] = SET_LORAWAN_JOINEUI_LEN; + memcpy( buffer_out + output_buffer_index, tracker_ctx.join_eui, SET_LORAWAN_JOINEUI_LEN ); + output_buffer_index += SET_LORAWAN_JOINEUI_LEN; + + /* do a derive key to have the new pin code */ + lr1110_modem_set_join_eui( &lr1110, tracker_ctx.join_eui ); + lr1110_modem_derive_keys( &lr1110 ); + lr1110_modem_get_pin( &lr1110, &tracker_ctx.lorawan_pin ); + + payload_index += SET_LORAWAN_JOINEUI_LEN; + break; + } + + case GET_LORAWAN_JOINEUI_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_LORAWAN_JOINEUI_CMD; + buffer_out[output_buffer_index++] = GET_LORAWAN_JOINEUI_ANSWER_LEN; + memcpy( buffer_out + output_buffer_index, tracker_ctx.join_eui, GET_LORAWAN_JOINEUI_ANSWER_LEN ); + output_buffer_index += GET_LORAWAN_JOINEUI_ANSWER_LEN; + + payload_index += GET_LORAWAN_JOINEUI_LEN; + break; + } + + case SET_LORAWAN_APPKEY_CMD: + { + tracker_ctx.new_value_to_set = true; + memcpy( tracker_ctx.app_key, payload + payload_index, SET_LORAWAN_APPKEY_LEN ); + tracker_ctx.lorawan_parameters_have_changed = true; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_LORAWAN_APPKEY_CMD; + buffer_out[output_buffer_index++] = SET_LORAWAN_APPKEY_LEN; + memcpy( buffer_out + output_buffer_index, tracker_ctx.app_key, SET_LORAWAN_APPKEY_LEN ); + output_buffer_index += SET_LORAWAN_APPKEY_LEN; + + payload_index += SET_LORAWAN_APPKEY_LEN; + break; + } + + case GET_LORAWAN_APPKEY_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_LORAWAN_APPKEY_CMD; + buffer_out[output_buffer_index++] = GET_LORAWAN_APPKEY_ANSWER_LEN; + memcpy( buffer_out + output_buffer_index, tracker_ctx.app_key, GET_LORAWAN_APPKEY_ANSWER_LEN ); + output_buffer_index += GET_LORAWAN_APPKEY_ANSWER_LEN; + + payload_index += GET_LORAWAN_APPKEY_LEN; + break; + } + + case SET_GNSS_ENABLE_CMD: + { + tracker_ctx.new_value_to_set = true; + if( payload[payload_index] <= 1 ) + { + tracker_ctx.gnss_settings.enabled = payload[payload_index]; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_GNSS_ENABLE_CMD; + buffer_out[output_buffer_index++] = SET_GNSS_ENABLE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_settings.enabled; + } + else + { + tracker_ctx.gnss_settings.enabled = 1; + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_GNSS_ENABLE_CMD; + buffer_out[output_buffer_index++] = SET_GNSS_ENABLE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_settings.enabled; + } + payload_index += SET_GNSS_ENABLE_LEN; + break; + } + + case GET_GNSS_ENABLE_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_GNSS_ENABLE_CMD; + buffer_out[output_buffer_index++] = GET_GNSS_ENABLE_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_settings.enabled; + + payload_index += GET_GNSS_ENABLE_LEN; + break; + } + + case SET_GNSS_CONSTELLATION_CMD: + { + tracker_ctx.new_value_to_set = true; + if( payload[payload_index] <= 2 ) + { + tracker_ctx.gnss_settings.constellation_to_use = payload[payload_index]; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_GNSS_CONSTELLATION_CMD; + buffer_out[output_buffer_index++] = SET_GNSS_CONSTELLATION_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_settings.constellation_to_use; + } + else + { + tracker_ctx.gnss_settings.constellation_to_use = 3; + + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_GNSS_CONSTELLATION_CMD; + buffer_out[output_buffer_index++] = SET_GNSS_CONSTELLATION_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_settings.constellation_to_use; + } + + payload_index += SET_GNSS_CONSTELLATION_LEN; + break; + } + + case GET_GNSS_CONSTELLATION_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_GNSS_CONSTELLATION_CMD; + buffer_out[output_buffer_index++] = GET_GNSS_CONSTELLATION_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_settings.constellation_to_use; + + payload_index += GET_GNSS_CONSTELLATION_LEN; + break; + } + + case SET_GNSS_ASSISTANCE_POSITION_CMD: + { + tracker_ctx.new_value_to_set = true; + int32_t latitude = 0; + int32_t longitude = 0; + int32_t latitude_ack = 0; + int32_t longitude_ack = 0; + + /* calcul latitude */ + latitude = ( uint32_t ) payload[payload_index++] << 24; + latitude += ( uint32_t ) payload[payload_index++] << 16; + latitude += ( uint16_t ) payload[payload_index++] << 8; + latitude += payload[payload_index++]; + + /* calcul longitude */ + longitude = ( uint32_t ) payload[payload_index++] << 24; + longitude += ( uint32_t ) payload[payload_index++] << 16; + longitude += ( uint16_t ) payload[payload_index++] << 8; + longitude += payload[payload_index++]; + + tracker_ctx.gnss_settings.assistance_position.latitude = ( float ) latitude / 10000000; + tracker_ctx.gnss_settings.assistance_position.longitude = ( float ) longitude / 10000000; + + /* Set the new assistance position*/ + lr1110_modem_gnss_set_assistance_position( &lr1110, &tracker_ctx.gnss_settings.assistance_position ); + + /* Send ACK */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_GNSS_ASSISTANCE_POSITION_CMD; + buffer_out[output_buffer_index++] = SET_GNSS_ASSISTANCE_POSITION_LEN; + + /* calcul latitude */ + latitude_ack = tracker_ctx.gnss_settings.assistance_position.latitude * 10000000; + buffer_out[output_buffer_index++] = latitude_ack >> 24; + buffer_out[output_buffer_index++] = latitude_ack >> 16; + buffer_out[output_buffer_index++] = latitude_ack >> 8; + buffer_out[output_buffer_index++] = latitude_ack; + + /* calcul longitude */ + longitude_ack = tracker_ctx.gnss_settings.assistance_position.longitude * 10000000; + buffer_out[output_buffer_index++] = longitude_ack >> 24; + buffer_out[output_buffer_index++] = longitude_ack >> 16; + buffer_out[output_buffer_index++] = longitude_ack >> 8; + buffer_out[output_buffer_index++] = longitude_ack; + + payload_index += SET_GNSS_ASSISTANCE_POSITION_LEN; + break; + } + + case GET_GNSS_ASSISTANCE_POSITION_CMD: + { + int32_t latitude = 0; + int32_t longitude = 0; + + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_GNSS_ASSISTANCE_POSITION_CMD; + buffer_out[output_buffer_index++] = GET_GNSS_ASSISTANCE_POSITION_ANSWER_LEN; + + /* calcul latitude */ + latitude = tracker_ctx.gnss_settings.assistance_position.latitude * 10000000; + buffer_out[output_buffer_index++] = latitude >> 24; + buffer_out[output_buffer_index++] = latitude >> 16; + buffer_out[output_buffer_index++] = latitude >> 8; + buffer_out[output_buffer_index++] = latitude; + + /* calcul longitude */ + longitude = tracker_ctx.gnss_settings.assistance_position.longitude * 10000000; + buffer_out[output_buffer_index++] = longitude >> 24; + buffer_out[output_buffer_index++] = longitude >> 16; + buffer_out[output_buffer_index++] = longitude >> 8; + buffer_out[output_buffer_index++] = longitude; + + payload_index += GET_GNSS_ASSISTANCE_POSITION_LEN; + break; + } + + case SET_GNSS_ANTENNA_SEL_CMD: + { + tracker_ctx.new_value_to_set = true; + if( ( payload[payload_index] >= 1 ) && ( payload[payload_index] <= 3 ) ) + { + tracker_ctx.gnss_antenna_sel = payload[payload_index]; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_GNSS_ANTENNA_SEL_CMD; + buffer_out[output_buffer_index++] = SET_GNSS_ANTENNA_SEL_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_antenna_sel; + } + else + { + /* NAck the CMD */ + if( payload[payload_index] < 1 ) + { + tracker_ctx.gnss_antenna_sel = 1; + } + else + { + tracker_ctx.gnss_antenna_sel = 3; + } + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_GNSS_ANTENNA_SEL_CMD; + buffer_out[output_buffer_index++] = SET_GNSS_ANTENNA_SEL_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_antenna_sel; + } + + payload_index += SET_GNSS_ANTENNA_SEL_LEN; + break; + } + + case GET_GNSS_ANTENNA_SEL_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_GNSS_ANTENNA_SEL_CMD; + buffer_out[output_buffer_index++] = GET_GNSS_ANTENNA_SEL_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_antenna_sel; + + payload_index += GET_GNSS_ANTENNA_SEL_LEN; + break; + } + + case SET_GNSS_SCAN_TYPE_CMD: + { + tracker_ctx.new_value_to_set = true; + if( ( payload[payload_index] >= 1 ) && ( payload[payload_index] <= 3 ) ) + { + tracker_ctx.gnss_settings.scan_type = payload[payload_index]; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_GNSS_SCAN_TYPE_CMD; + buffer_out[output_buffer_index++] = SET_GNSS_SCAN_TYPE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_settings.scan_type; + } + else + { + /* NAck the CMD */ + /* Clip the value */ + if( payload[payload_index] < 1 ) + { + tracker_ctx.gnss_settings.scan_type = 1; + } + else + { + tracker_ctx.gnss_settings.scan_type = 3; + } + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_GNSS_SCAN_TYPE_CMD; + buffer_out[output_buffer_index++] = SET_GNSS_SCAN_TYPE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_settings.scan_type; + } + payload_index += SET_GNSS_SCAN_TYPE_LEN; + break; + } + + case GET_GNSS_SCAN_TYPE_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_GNSS_SCAN_TYPE_CMD; + buffer_out[output_buffer_index++] = GET_GNSS_SCAN_TYPE_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_settings.scan_type; + + payload_index += GET_GNSS_SCAN_TYPE_LEN; + break; + } + + case SET_GNSS_SEARCH_MODE_CMD: + { + tracker_ctx.new_value_to_set = true; + if( payload[payload_index] <= 1 ) + { + tracker_ctx.gnss_settings.search_mode = ( lr1110_modem_gnss_search_mode_t ) payload[payload_index]; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_GNSS_SEARCH_MODE_CMD; + buffer_out[output_buffer_index++] = SET_GNSS_SEARCH_MODE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_settings.search_mode; + } + else + { + tracker_ctx.gnss_settings.search_mode = ( lr1110_modem_gnss_search_mode_t ) 1; + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_GNSS_SEARCH_MODE_CMD; + buffer_out[output_buffer_index++] = SET_GNSS_SEARCH_MODE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_settings.search_mode; + } + + payload_index += SET_GNSS_SEARCH_MODE_LEN; + break; + } + + case GET_GNSS_SEARCH_MODE_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_GNSS_SEARCH_MODE_CMD; + buffer_out[output_buffer_index++] = GET_GNSS_SEARCH_MODE_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_settings.search_mode; + + payload_index += GET_GNSS_SEARCH_MODE_LEN; + break; + } + + case GET_GNSS_LAST_ALMANAC_UPDATE_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_GNSS_LAST_ALMANAC_UPDATE_CMD; + buffer_out[output_buffer_index++] = GET_GNSS_LAST_ALMANAC_UPDATE_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.last_almanac_update >> 24; + buffer_out[output_buffer_index++] = tracker_ctx.last_almanac_update >> 16; + buffer_out[output_buffer_index++] = tracker_ctx.last_almanac_update >> 8; + buffer_out[output_buffer_index++] = tracker_ctx.last_almanac_update; + + payload_index += GET_GNSS_LAST_ALMANAC_UPDATE_LEN; + break; + } + + case GNSS_ALMANAC_UPDATE_CMD: + { + uint16_t alamac_fragment_id; + alamac_fragment_id = ( uint16_t ) payload[payload_index++] << 8; + alamac_fragment_id += payload[payload_index++]; + uint8_t almanac_one_sv_buffer[20]; + volatile uint32_t almanac_date; + + for( uint8_t i = 0; i < 3; i++ ) + { + memcpy( almanac_one_sv_buffer, + payload + payload_index + ( LR1110_MODEM_GNSS_SINGLE_ALMANAC_WRITE_SIZE * i ), 20 ); + lr1110_modem_gnss_one_chunk_almanac_update( &lr1110, almanac_one_sv_buffer ); + } + + /* set the date */ + if( alamac_fragment_id == 0 ) + { + almanac_date = ( ( payload[payload_index + 2] << 8 ) + payload[payload_index + 1] ); + almanac_date = ( GNSS_EPOCH_SECONDS + 24 * 3600 * ( 2048 * 7 + almanac_date ) ); + tracker_ctx.last_almanac_update = almanac_date; + } + + if( alamac_fragment_id == NB_CHUNK_ALMANAC ) + { + lr1110_modem_event_fields_t event_fields; + + HAL_Delay( 100 ); + + lr1110_modem_get_event( &lr1110, &event_fields ); + + if( ( event_fields.buffer[0] == 0x00 ) && ( event_fields.buffer[1] == 0x00 ) ) + { + /* store the new almanac update date just once */ + tracker_ctx.new_value_to_set = true; + } + else + { + /* reset the date in case of wrong almanac update */ + tracker_ctx.last_almanac_update = 0; + } + } + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GNSS_ALMANAC_UPDATE_CMD; + buffer_out[output_buffer_index++] = GNSS_ALMANAC_UPDATE_LEN; + buffer_out[output_buffer_index++] = alamac_fragment_id >> 8; + buffer_out[output_buffer_index++] = alamac_fragment_id; + + memcpy( buffer_out + output_buffer_index, payload + payload_index, 60 ); + output_buffer_index += 60; + + payload_index += GNSS_ALMANAC_UPDATE_LEN; + break; + } + + case SET_WIFI_ENABLE_CMD: + { + tracker_ctx.new_value_to_set = true; + if( payload[payload_index] <= 1 ) + { + tracker_ctx.wifi_settings.enabled = payload[payload_index]; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_WIFI_ENABLE_CMD; + buffer_out[output_buffer_index++] = SET_WIFI_ENABLE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.enabled; + } + else + { + tracker_ctx.wifi_settings.enabled = 1; + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_WIFI_ENABLE_CMD; + buffer_out[output_buffer_index++] = SET_WIFI_ENABLE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.enabled; + } + + payload_index += SET_WIFI_ENABLE_LEN; + break; + } + + case GET_WIFI_ENABLE_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_WIFI_ENABLE_CMD; + buffer_out[output_buffer_index++] = GET_WIFI_ENABLE_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.enabled; + + payload_index += GET_WIFI_ENABLE_LEN; + break; + } + + case SET_WIFI_CHANNELS_CMD: + { + uint16_t wifi_channels; + tracker_ctx.new_value_to_set = true; + + wifi_channels = ( uint16_t ) payload[payload_index++] << 8; + wifi_channels += payload[payload_index++]; + + if( wifi_channels <= 0x3FFF ) + { + tracker_ctx.wifi_settings.channels = wifi_channels; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_WIFI_CHANNELS_CMD; + buffer_out[output_buffer_index++] = SET_WIFI_CHANNELS_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.channels >> 8; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.channels; + } + else + { + tracker_ctx.wifi_settings.channels = 0x3FFF; + + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_WIFI_CHANNELS_CMD; + buffer_out[output_buffer_index++] = SET_WIFI_CHANNELS_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.channels >> 8; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.channels; + } + + payload_index += SET_WIFI_CHANNELS_LEN; + break; + } + + case GET_WIFI_CHANNELS_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_WIFI_CHANNELS_CMD; + buffer_out[output_buffer_index++] = GET_WIFI_CHANNELS_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.channels >> 8; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.channels; + + payload_index += GET_WIFI_CHANNELS_LEN; + break; + } + + case SET_WIFI_TYPE_CMD: + { + tracker_ctx.new_value_to_set = true; + if( ( payload[payload_index] >= 1 ) && ( payload[payload_index] <= 2 ) ) + { + tracker_ctx.wifi_settings.types = ( lr1110_modem_wifi_signal_type_scan_t ) payload[payload_index]; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_WIFI_TYPE_CMD; + buffer_out[output_buffer_index++] = SET_WIFI_TYPE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.types; + } + else + { + /* Clip the value */ + if( payload[payload_index] < 1 ) + { + tracker_ctx.wifi_settings.types = ( lr1110_modem_wifi_signal_type_scan_t ) 1; + } + else + { + tracker_ctx.wifi_settings.types = ( lr1110_modem_wifi_signal_type_scan_t ) 2; + } + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_WIFI_TYPE_CMD; + buffer_out[output_buffer_index++] = SET_WIFI_TYPE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.types; + } + payload_index += SET_WIFI_TYPE_LEN; + break; + } + + case GET_WIFI_TYPE_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_WIFI_TYPE_CMD; + buffer_out[output_buffer_index++] = GET_WIFI_TYPE_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.types; + + payload_index += GET_WIFI_TYPE_LEN; + break; + } + + case SET_WIFI_SCAN_MODE_CMD: + { + tracker_ctx.new_value_to_set = true; + if( ( payload[payload_index] >= 1 ) && ( payload[payload_index] <= 2 ) ) + { + tracker_ctx.wifi_settings.scan_mode = ( lr1110_modem_wifi_mode_t ) payload[payload_index]; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_WIFI_SCAN_MODE_CMD; + buffer_out[output_buffer_index++] = SET_WIFI_SCAN_MODE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.scan_mode; + } + else + { + /* Clip the value */ + if( payload[payload_index] < 1 ) + { + tracker_ctx.wifi_settings.scan_mode = ( lr1110_modem_wifi_mode_t ) 1; + } + else + { + tracker_ctx.wifi_settings.scan_mode = ( lr1110_modem_wifi_mode_t ) 2; + } + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_WIFI_SCAN_MODE_CMD; + buffer_out[output_buffer_index++] = SET_WIFI_SCAN_MODE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.scan_mode; + } + payload_index += SET_WIFI_SCAN_MODE_LEN; + break; + } + + case GET_WIFI_SCAN_MODE_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_WIFI_SCAN_MODE_CMD; + buffer_out[output_buffer_index++] = GET_WIFI_SCAN_MODE_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.scan_mode; + + payload_index += GET_WIFI_SCAN_MODE_LEN; + break; + } + + case SET_WIFI_RETRIALS_CMD: + { + tracker_ctx.new_value_to_set = true; + tracker_ctx.wifi_settings.nbr_retrials = payload[payload_index]; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_WIFI_RETRIALS_CMD; + buffer_out[output_buffer_index++] = SET_WIFI_RETRIALS_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.nbr_retrials; + + payload_index += SET_WIFI_RETRIALS_LEN; + break; + } + + case GET_WIFI_RETRIALS_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_WIFI_RETRIALS_CMD; + buffer_out[output_buffer_index++] = GET_WIFI_RETRIALS_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.nbr_retrials; + + payload_index += GET_WIFI_RETRIALS_LEN; + break; + } + + case SET_WIFI_MAX_RESULTS_CMD: + { + tracker_ctx.new_value_to_set = true; + if( ( payload[payload_index] >= 1 ) && ( payload[payload_index] <= 32 ) ) + { + tracker_ctx.wifi_settings.max_results = payload[payload_index]; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_WIFI_MAX_RESULTS_CMD; + buffer_out[output_buffer_index++] = SET_WIFI_MAX_RESULTS_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.max_results; + } + else + { + /* Clip the value */ + if( payload[payload_index] < 1 ) + { + tracker_ctx.wifi_settings.max_results = 1; + } + else + { + tracker_ctx.wifi_settings.max_results = 32; + } + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_WIFI_MAX_RESULTS_CMD; + buffer_out[output_buffer_index++] = SET_WIFI_MAX_RESULTS_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.max_results; + } + + payload_index += SET_WIFI_MAX_RESULTS_LEN; + break; + } + + case GET_WIFI_MAX_RESULTS_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_WIFI_MAX_RESULTS_CMD; + buffer_out[output_buffer_index++] = GET_WIFI_MAX_RESULTS_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.max_results; + + payload_index += GET_WIFI_MAX_RESULTS_LEN; + break; + } + + case SET_WIFI_TIMEOUT_CMD: + { + uint16_t wifi_timeout = 0; + + tracker_ctx.new_value_to_set = true; + wifi_timeout = ( uint16_t ) payload[payload_index++] << 8; + wifi_timeout += payload[payload_index++]; + + if( ( wifi_timeout >= 20 ) && ( wifi_timeout <= 5000 ) ) + { + tracker_ctx.wifi_settings.timeout = wifi_timeout; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_WIFI_TIMEOUT_CMD; + buffer_out[output_buffer_index++] = SET_WIFI_TIMEOUT_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.timeout >> 8; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.timeout; + } + else + { + /* Clip the value */ + if( payload[payload_index] < 20 ) + { + tracker_ctx.wifi_settings.timeout = 20; + } + else + { + tracker_ctx.wifi_settings.timeout = 5000; + } + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_WIFI_TIMEOUT_CMD; + buffer_out[output_buffer_index++] = SET_WIFI_TIMEOUT_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.timeout >> 8; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.timeout; + } + payload_index += SET_WIFI_TIMEOUT_LEN; + break; + } + + case GET_WIFI_TIMEOUT_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_WIFI_TIMEOUT_CMD; + buffer_out[output_buffer_index++] = GET_WIFI_TIMEOUT_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.timeout >> 8; + buffer_out[output_buffer_index++] = tracker_ctx.wifi_settings.timeout; + + payload_index += GET_WIFI_TIMEOUT_LEN; + break; + } + + case SET_USE_ACCELEROMETER_CMD: + { + tracker_ctx.new_value_to_set = true; + if( payload[payload_index] <= 1 ) + { + tracker_ctx.accelerometer_used = payload[payload_index]; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_USE_ACCELEROMETER_CMD; + buffer_out[output_buffer_index++] = SET_USE_ACCELEROMETER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.accelerometer_used; + } + else + { + /* Clip the value */ + tracker_ctx.accelerometer_used = 1; + + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_USE_ACCELEROMETER_CMD; + buffer_out[output_buffer_index++] = SET_USE_ACCELEROMETER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.accelerometer_used; + } + + payload_index += SET_USE_ACCELEROMETER_LEN; + break; + } + + case GET_USE_ACCELEROMETER_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_USE_ACCELEROMETER_CMD; + buffer_out[output_buffer_index++] = GET_USE_ACCELEROMETER_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.accelerometer_used; + + payload_index += GET_USE_ACCELEROMETER_LEN; + break; + } + + case SET_APP_SCAN_INTERVAL_CMD: + { + uint16_t app_duty_cycle = 0; + + tracker_ctx.new_value_to_set = true; + + app_duty_cycle = ( uint16_t ) payload[payload_index++] << 8; + app_duty_cycle += payload[payload_index++]; + + if( ( app_duty_cycle >= 10 ) && ( app_duty_cycle <= 1800 ) ) + { + tracker_ctx.app_scan_interval = app_duty_cycle * 1000; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_APP_SCAN_INTERVAL_CMD; + buffer_out[output_buffer_index++] = SET_APP_SCAN_INTERVAL_LEN; + buffer_out[output_buffer_index++] = ( tracker_ctx.app_scan_interval / 1000 ) >> 8; + buffer_out[output_buffer_index++] = ( tracker_ctx.app_scan_interval / 1000 ); + } + else + { + /* Clip the value */ + if( payload[payload_index] < 10 ) + { + tracker_ctx.app_scan_interval = 10; + } + else + { + tracker_ctx.app_scan_interval = 1800; + } + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_APP_SCAN_INTERVAL_CMD; + buffer_out[output_buffer_index++] = SET_APP_SCAN_INTERVAL_LEN; + buffer_out[output_buffer_index++] = ( tracker_ctx.app_scan_interval / 1000 ) >> 8; + buffer_out[output_buffer_index++] = ( tracker_ctx.app_scan_interval / 1000 ); + } + + payload_index += SET_APP_SCAN_INTERVAL_LEN; + break; + } + + case GET_APP_SCAN_INTERVAL_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_APP_SCAN_INTERVAL_CMD; + buffer_out[output_buffer_index++] = GET_APP_SCAN_INTERVAL_ANSWER_LEN; + buffer_out[output_buffer_index++] = ( tracker_ctx.app_scan_interval / 1000 ) >> 8; + buffer_out[output_buffer_index++] = ( tracker_ctx.app_scan_interval / 1000 ); + + payload_index += GET_APP_SCAN_INTERVAL_LEN; + break; + } + + case SET_APP_KEEP_ALINE_FRAME_INTERVAL_CMD: + { + uint16_t app_low_duty_cycle = 0; + + tracker_ctx.new_value_to_set = true; + + app_low_duty_cycle = ( uint16_t ) payload[payload_index++] << 8; + app_low_duty_cycle += payload[payload_index++]; + + if( ( app_low_duty_cycle >= 10 ) && ( app_low_duty_cycle <= 1440 ) ) + { + tracker_ctx.app_keep_alive_frame_interval = app_low_duty_cycle * 60 * 1000; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_APP_KEEP_ALINE_FRAME_INTERVAL_CMD; + buffer_out[output_buffer_index++] = SET_APP_KEEP_ALINE_FRAME_INTERVAL_LEN; + buffer_out[output_buffer_index++] = ( ( tracker_ctx.app_keep_alive_frame_interval / 60000 ) >> 8 ); + buffer_out[output_buffer_index++] = ( tracker_ctx.app_keep_alive_frame_interval / 60000 ); + } + else + { + /* Clip the value */ + if( payload[payload_index] < 10 ) + { + tracker_ctx.app_keep_alive_frame_interval = 10 * 60 * 1000; + } + else + { + tracker_ctx.app_keep_alive_frame_interval = 1440 * 60 * 1000; + } + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_APP_KEEP_ALINE_FRAME_INTERVAL_CMD; + buffer_out[output_buffer_index++] = SET_APP_KEEP_ALINE_FRAME_INTERVAL_LEN; + buffer_out[output_buffer_index++] = ( ( tracker_ctx.app_keep_alive_frame_interval / 60000 ) >> 8 ); + buffer_out[output_buffer_index++] = ( tracker_ctx.app_keep_alive_frame_interval / 60000 ); + } + + payload_index += SET_APP_KEEP_ALINE_FRAME_INTERVAL_LEN; + break; + } + + case GET_APP_KEEP_ALINE_FRAME_INTERVAL_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_APP_KEEP_ALINE_FRAME_INTERVAL_CMD; + buffer_out[output_buffer_index++] = GET_APP_KEEP_ALINE_FRAME_INTERVAL_ANSWER_LEN; + buffer_out[output_buffer_index++] = ( ( tracker_ctx.app_keep_alive_frame_interval / 60000 ) >> 8 ); + buffer_out[output_buffer_index++] = ( tracker_ctx.app_keep_alive_frame_interval / 60000 ); + + payload_index += GET_APP_KEEP_ALINE_FRAME_INTERVAL_LEN; + break; + } + + case SET_LORAWAN_REGION_CMD: + { + if( ( payload[payload_index] == 1 ) || ( payload[payload_index] == 3 ) ) + { + tracker_ctx.new_value_to_set = true; + tracker_ctx.lorawan_region = payload[payload_index]; + tracker_ctx.lorawan_parameters_have_changed = true; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_LORAWAN_REGION_CMD; + buffer_out[output_buffer_index++] = SET_LORAWAN_REGION_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.lorawan_region; + } + else + { + /* Don't change the value of the region in this case */ + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_LORAWAN_REGION_CMD; + buffer_out[output_buffer_index++] = SET_LORAWAN_REGION_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.lorawan_region; + } + + payload_index += SET_LORAWAN_REGION_LEN; + break; + } + + case GET_LORAWAN_REGION_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_LORAWAN_REGION_CMD; + buffer_out[output_buffer_index++] = GET_LORAWAN_REGION_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.lorawan_region; + + payload_index += GET_LORAWAN_REGION_LEN; + break; + } + + case SET_LORAWAN_JOIN_SERVER_CMD: + { + if( payload[payload_index] <= 1 ) + { + tracker_ctx.new_value_to_set = true; + tracker_ctx.use_semtech_join_server = payload[payload_index]; + tracker_ctx.lorawan_parameters_have_changed = true; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_LORAWAN_JOIN_SERVER_CMD; + buffer_out[output_buffer_index++] = SET_LORAWAN_JOIN_SERVER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.use_semtech_join_server; + } + else + { + /* Don't change the value of the region in this case */ + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_LORAWAN_JOIN_SERVER_CMD; + buffer_out[output_buffer_index++] = SET_LORAWAN_JOIN_SERVER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.use_semtech_join_server; + } + + payload_index += SET_LORAWAN_JOIN_SERVER_LEN; + break; + } + + case GET_LORAWAN_JOIN_SERVER_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_LORAWAN_JOIN_SERVER_CMD; + buffer_out[output_buffer_index++] = GET_LORAWAN_JOIN_SERVER_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.use_semtech_join_server; + + payload_index += GET_LORAWAN_JOIN_SERVER_LEN; + break; + } + + case SET_AIRPLANE_MODE_CMD: + { + tracker_ctx.new_value_to_set = true; + + if( payload[payload_index] <= 1 ) + { + if(tracker_ctx.airplane_mode != payload[payload_index]) + { + /* If the airplane mode changes reset the tracker */ + tracker_ctx.lorawan_parameters_have_changed = true; + + tracker_ctx.airplane_mode = payload[payload_index]; + } + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_AIRPLANE_MODE_CMD; + buffer_out[output_buffer_index++] = SET_AIRPLANE_MODE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.airplane_mode; + } + else + { + /* Clip the value */ + tracker_ctx.airplane_mode = 0; + + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_AIRPLANE_MODE_CMD; + buffer_out[output_buffer_index++] = SET_AIRPLANE_MODE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.airplane_mode; + } + + payload_index += SET_AIRPLANE_MODE_LEN; + break; + } + + case GET_AIRPLANE_MODE_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_AIRPLANE_MODE_CMD; + buffer_out[output_buffer_index++] = GET_AIRPLANE_MODE_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.airplane_mode; + + payload_index += GET_AIRPLANE_MODE_LEN; + break; + } + + case SET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_CMD: + { + tracker_ctx.new_value_to_set = true; + if( payload[payload_index] <= 1 ) + { + tracker_ctx.gnss_scan_if_wifi_not_good_enough = payload[payload_index]; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_CMD; + buffer_out[output_buffer_index++] = SET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_scan_if_wifi_not_good_enough; + } + else + { + /* Clip the value */ + tracker_ctx.gnss_scan_if_wifi_not_good_enough = 0; + + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_CMD; + buffer_out[output_buffer_index++] = SET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_scan_if_wifi_not_good_enough; + } + + payload_index += SET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_LEN; + break; + } + + case GET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_CMD; + buffer_out[output_buffer_index++] = GET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.gnss_scan_if_wifi_not_good_enough; + + payload_index += GET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_LEN; + break; + } + + case SET_LORAWAN_ADR_PROFILE_CMD: + { + tracker_ctx.new_value_to_set = true; + if( payload[payload_index] <= 3 ) + { + tracker_ctx.lorawan_adr_profile = payload[payload_index]; + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_LORAWAN_ADR_PROFILE_CMD; + buffer_out[output_buffer_index++] = SET_LORAWAN_ADR_PROFILE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.lorawan_adr_profile; + } + else + { + /* Clip the value */ + tracker_ctx.lorawan_adr_profile = LR1110_MODEM_ADR_PROFILE_MOBILE_LOW_POWER; + + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_LORAWAN_ADR_PROFILE_CMD; + buffer_out[output_buffer_index++] = SET_LORAWAN_ADR_PROFILE_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.lorawan_adr_profile; + } + + payload_index += SET_LORAWAN_ADR_PROFILE_LEN; + break; + } + + case GET_LORAWAN_ADR_PROFILE_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_LORAWAN_ADR_PROFILE_CMD; + buffer_out[output_buffer_index++] = GET_LORAWAN_ADR_PROFILE_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.lorawan_adr_profile; + + payload_index += GET_LORAWAN_ADR_PROFILE_LEN; + break; + } + + case GET_BOARD_VOLTAGE_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_BOARD_VOLTAGE_CMD; + buffer_out[output_buffer_index++] = GET_BOARD_VOLTAGE_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.voltage >> 8; + buffer_out[output_buffer_index++] = tracker_ctx.voltage; + + payload_index += GET_BOARD_VOLTAGE_LEN; + break; + } + + case SET_APP_INTERNAL_LOG_CMD: + { + tracker_ctx.new_value_to_set = true; + if( payload[payload_index] <= 1 ) + { + tracker_ctx.internal_log_enable = payload[payload_index]; + + if( tracker_ctx.internal_log_enable ) + { + /* Restore the tracker internal log context */ + if( tracker_restore_internal_log_ctx( ) != SUCCESS ) + { + tracker_init_internal_log_ctx( ); + } + } + + /* Ack the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_APP_INTERNAL_LOG_CMD; + buffer_out[output_buffer_index++] = SET_APP_INTERNAL_LOG_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.internal_log_enable; + } + else + { + /* Clip the value */ + tracker_ctx.internal_log_enable = 0; + + /* NAck the CMD */ + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_APP_INTERNAL_LOG_CMD; + buffer_out[output_buffer_index++] = SET_APP_INTERNAL_LOG_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.internal_log_enable; + } + + payload_index += SET_USE_ACCELEROMETER_LEN; + break; + } + + case GET_APP_INTERNAL_LOG_CMD: + { + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = GET_APP_INTERNAL_LOG_CMD; + buffer_out[output_buffer_index++] = GET_APP_INTERNAL_LOG_ANSWER_LEN; + buffer_out[output_buffer_index++] = tracker_ctx.internal_log_enable; + + payload_index += GET_APP_INTERNAL_LOG_LEN; + break; + } + + case READ_APP_INTERNAL_LOG_CMD: + { + uint8_t answer_len = 0; + static uint8_t internal_buffer[CHUNK_INTERNAL_LOG]; + + if( internal_log_scan_index <= tracker_ctx.nb_scan ) + { + if(internal_log_buffer_len == 0) + { + tracker_get_one_scan_from_internal_log( internal_log_scan_index, internal_log_buffer, &internal_log_buffer_len ); + } + + if(internal_log_buffer_len > CHUNK_INTERNAL_LOG) + { + memcpy(internal_buffer,internal_log_buffer,CHUNK_INTERNAL_LOG); + + /* shift the buffer from internal_log_buffer_len */ + for(uint16_t i = 0; i < (internal_log_buffer_len - CHUNK_INTERNAL_LOG); i++) + { + internal_log_buffer[i] = internal_log_buffer[i + CHUNK_INTERNAL_LOG]; + } + + answer_len = CHUNK_INTERNAL_LOG + 1; + + internal_log_buffer_len -= CHUNK_INTERNAL_LOG; + } + else + { + memcpy(internal_buffer,internal_log_buffer,internal_log_buffer_len); + + answer_len = internal_log_buffer_len + 1; + + internal_log_buffer_len = 0; + internal_log_scan_index++; + } + } + else + { + internal_log_scan_index = 1; + } + + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = READ_APP_INTERNAL_LOG_CMD; + buffer_out[output_buffer_index++] = answer_len; + buffer_out[output_buffer_index++] = ((internal_log_scan_index - 1) * 100) / tracker_ctx.nb_scan ; + + if(answer_len > 0) + { + memcpy( buffer_out + output_buffer_index,internal_buffer,answer_len - 1 ); + + output_buffer_index += answer_len - 1; + } + + payload_index += READ_APP_INTERNAL_LOG_LEN; + break; + } + + case SET_APP_FLUSH_INTERNAL_LOG_CMD: + { + tracker_ctx.internal_log_flush_request = true; + + buffer_out[0] += 1; // Add the element in the output buffer + buffer_out[output_buffer_index++] = SET_APP_FLUSH_INTERNAL_LOG_CMD; + buffer_out[output_buffer_index++] = SET_APP_FLUSH_INTERNAL_LOG_LEN; + + payload_index += SET_APP_FLUSH_INTERNAL_LOG_LEN; + + break; + } + + case SET_APP_RESET_CMD: + { + reset_board_asked = true; + payload_index += SET_APP_RESET_LEN; + break; + } + + default: + payload_index += len; + + break; + } + nb_elements_index++; + } + } + + /* Store the new values here only if a reset board is asked */ + if( ( ( tracker_ctx.new_value_to_set ) == true ) && ( reset_board_asked == true ) ) + { + tracker_store_app_ctx( ); + } + + if( reset_board_asked == true ) + { + hal_mcu_reset( ); + } + + if( output_buffer_index > 1 ) // if > 1 it means there is something to send + { + res_size = output_buffer_index; + } + + return res_size; +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/apps/Tracker/tracker_utility.h b/smtc_tracker_app/Src/apps/Tracker/tracker_utility.h new file mode 100644 index 0000000..a5c8378 --- /dev/null +++ b/smtc_tracker_app/Src/apps/Tracker/tracker_utility.h @@ -0,0 +1,442 @@ +/*! + * \file tracker_utility.h + * + * \brief Tracker utility definition + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __TRACKER_UTILITY_H__ +#define __TRACKER_UTILITY_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ +#include +#include +#include "wifi_scan.h" +#include "gnss_scan.h" +#include "lr1110_modem_lorawan.h" +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* Internal Log Tag */ +#define TAG_GNSS_PCB_ANTENNA 0x01 +#define TAG_GNSS_PATCH_ANTENNA 0x02 +#define TAG_WIFI 0x03 +#define TAG_NEXT_SCAN 0x04 + +/* Internal Log Len */ +#define WIFI_SINGLE_BEACON_LEN 0x07 + +#define GNSS_PATCH_ANTENNA_LOG_ACTIVATED 1 +#define GNSS_PCB_ANTENNA_LOG_ACTIVATED 1 +#define WIFI_LOG_ACTIVATED 1 + +#define GNSS_DISPLAY_PATCH_ANTENNA_LOG_ACTIVATED 1 +#define GNSS_DISPLAY_PCB_ANTENNA_LOG_ACTIVATED 1 +#define WIFI_DISPLAY_LOG_ACTIVATED 1 +#define PAYLOAD_DISPLAY_LOG_ACTIVATED 0 + +/* Tracker application commands */ + +/* Application & Board */ +#define GET_FW_VERSION_CMD 0x01 +#define GET_FW_VERSION_LEN 0x00 +#define GET_FW_VERSION_ANSWER_LEN 0x03 +#define GET_HW_VERSION_CMD 0x32 +#define GET_HW_VERSION_LEN 0x00 +#define GET_HW_VERSION_ANSWER_LEN 0x04 +#define GET_STACK_VERSION_CMD 0x33 +#define GET_STACK_VERSION_LEN 0x00 +#define GET_STACK_VERSION_ANSWER_LEN 0x02 +#define GET_MODEM_VERSION_CMD 0x34 +#define GET_MODEM_VERSION_LEN 0x00 +#define GET_MODEM_VERSION_ANSWER_LEN 0x03 +#define SET_MODEM_UPDATE_CMD 0x31 +#define SET_MODEM_UPDATE_LEN 0x92 +#define SET_MODEM_UPDATE_ANSWER_LEN 0x02 +#define GET_MODEM_STATUS_CMD 0x45 +#define GET_MODEM_STATUS_LEN 0x00 +#define GET_MODEM_STATUS_ANSWER_LEN 0x02 + +/* Board */ +#define GET_BOARD_VOLTAGE_CMD 0x40 +#define GET_BOARD_VOLTAGE_LEN 0x00 +#define GET_BOARD_VOLTAGE_ANSWER_LEN 0x02 + +/* LoRaWAN */ +#define SET_LORAWAN_DEVEUI_CMD 0x02 +#define SET_LORAWAN_DEVEUI_LEN 0x08 +#define GET_LORAWAN_DEVEUI_CMD 0x03 +#define GET_LORAWAN_DEVEUI_LEN 0x00 +#define GET_LORAWAN_DEVEUI_ANSWER_LEN 0x08 +#define SET_LORAWAN_JOINEUI_CMD 0x04 +#define SET_LORAWAN_JOINEUI_LEN 0x08 +#define GET_LORAWAN_JOINEUI_CMD 0x05 +#define GET_LORAWAN_JOINEUI_LEN 0x00 +#define GET_LORAWAN_JOINEUI_ANSWER_LEN 0x08 +#define SET_LORAWAN_APPKEY_CMD 0x06 +#define SET_LORAWAN_APPKEY_LEN 0x10 +#define GET_LORAWAN_APPKEY_CMD 0x07 +#define GET_LORAWAN_APPKEY_LEN 0x00 +#define GET_LORAWAN_APPKEY_ANSWER_LEN 0x10 +#define SET_LORAWAN_REGION_CMD 0x35 +#define SET_LORAWAN_REGION_LEN 0x01 +#define GET_LORAWAN_REGION_CMD 0x36 +#define GET_LORAWAN_REGION_LEN 0x00 +#define GET_LORAWAN_REGION_ANSWER_LEN 0x01 +#define GET_LORAWAN_PIN_CMD 0x39 +#define GET_LORAWAN_PIN_LEN 0x00 +#define GET_LORAWAN_PIN_ANSWER_LEN 0x04 +#define SET_LORAWAN_JOIN_SERVER_CMD 0x3A +#define SET_LORAWAN_JOIN_SERVER_LEN 0x01 +#define GET_LORAWAN_JOIN_SERVER_CMD 0x3B +#define GET_LORAWAN_JOIN_SERVER_LEN 0x00 +#define GET_LORAWAN_JOIN_SERVER_ANSWER_LEN 0x01 +#define SET_LORAWAN_ADR_PROFILE_CMD 0x3E +#define SET_LORAWAN_ADR_PROFILE_LEN 0x01 +#define GET_LORAWAN_ADR_PROFILE_CMD 0x3F +#define GET_LORAWAN_ADR_PROFILE_LEN 0x00 +#define GET_LORAWAN_ADR_PROFILE_ANSWER_LEN 0x01 +#define GET_LORAWAN_CHIP_EUI_CMD 0x44 +#define GET_LORAWAN_CHIP_EUI_LEN 0x00 +#define GET_LORAWAN_CHIP_EUI_ANSWER_LEN 0x08 + +/* GNSS */ +#define SET_GNSS_ENABLE_CMD 0x08 +#define SET_GNSS_ENABLE_LEN 0x01 +#define GET_GNSS_ENABLE_CMD 0x09 +#define GET_GNSS_ENABLE_LEN 0x00 +#define GET_GNSS_ENABLE_ANSWER_LEN 0x01 +#define SET_GNSS_CONSTELLATION_CMD 0x0A +#define SET_GNSS_CONSTELLATION_LEN 0x01 +#define GET_GNSS_CONSTELLATION_CMD 0x0B +#define GET_GNSS_CONSTELLATION_LEN 0x00 +#define GET_GNSS_CONSTELLATION_ANSWER_LEN 0x01 +#define SET_GNSS_ASSISTANCE_POSITION_CMD 0x0C +#define SET_GNSS_ASSISTANCE_POSITION_LEN 0x08 +#define GET_GNSS_ASSISTANCE_POSITION_CMD 0x0D +#define GET_GNSS_ASSISTANCE_POSITION_LEN 0x00 +#define GET_GNSS_ASSISTANCE_POSITION_ANSWER_LEN 0x08 +#define SET_GNSS_ANTENNA_SEL_CMD 0x0E +#define SET_GNSS_ANTENNA_SEL_LEN 0x01 +#define GET_GNSS_ANTENNA_SEL_CMD 0x0F +#define GET_GNSS_ANTENNA_SEL_LEN 0x00 +#define GET_GNSS_ANTENNA_SEL_ANSWER_LEN 0x01 +#define SET_GNSS_SCAN_TYPE_CMD 0x10 +#define SET_GNSS_SCAN_TYPE_LEN 0x01 +#define GET_GNSS_SCAN_TYPE_CMD 0x11 +#define GET_GNSS_SCAN_TYPE_LEN 0x00 +#define GET_GNSS_SCAN_TYPE_ANSWER_LEN 0x01 +#define SET_GNSS_SCAN_MODE_CMD 0x12 +#define SET_GNSS_SCAN_MODE_LEN 0x01 +#define GET_GNSS_SCAN_MODE_CMD 0x13 +#define GET_GNSS_SCAN_MODE_LEN 0x00 +#define GET_GNSS_SCAN_MODE_ANSWER_LEN 0x01 +#define SET_GNSS_SEARCH_MODE_CMD 0x14 +#define SET_GNSS_SEARCH_MODE_LEN 0x01 +#define GET_GNSS_SEARCH_MODE_CMD 0x15 +#define GET_GNSS_SEARCH_MODE_LEN 0x00 +#define GET_GNSS_SEARCH_MODE_ANSWER_LEN 0x01 +#define GNSS_ALMANAC_UPDATE_CMD 0x2C +#define GNSS_ALMANAC_UPDATE_LEN 0x3E +#define GET_GNSS_LAST_ALMANAC_UPDATE_CMD 0x2D +#define GET_GNSS_LAST_ALMANAC_UPDATE_LEN 0x00 +#define GET_GNSS_LAST_ALMANAC_UPDATE_ANSWER_LEN 0x04 + +/* WiFi */ +#define SET_WIFI_ENABLE_CMD 0x16 +#define SET_WIFI_ENABLE_LEN 0x01 +#define GET_WIFI_ENABLE_CMD 0x17 +#define GET_WIFI_ENABLE_LEN 0x00 +#define GET_WIFI_ENABLE_ANSWER_LEN 0x01 +#define SET_WIFI_CHANNELS_CMD 0x18 +#define SET_WIFI_CHANNELS_LEN 0x02 +#define GET_WIFI_CHANNELS_CMD 0x19 +#define GET_WIFI_CHANNELS_LEN 0x00 +#define GET_WIFI_CHANNELS_ANSWER_LEN 0x02 +#define SET_WIFI_TYPE_CMD 0x1A +#define SET_WIFI_TYPE_LEN 0x01 +#define GET_WIFI_TYPE_CMD 0x1B +#define GET_WIFI_TYPE_LEN 0x00 +#define GET_WIFI_TYPE_ANSWER_LEN 0x01 +#define SET_WIFI_SCAN_MODE_CMD 0x1C +#define SET_WIFI_SCAN_MODE_LEN 0x01 +#define GET_WIFI_SCAN_MODE_CMD 0x1D +#define GET_WIFI_SCAN_MODE_LEN 0x00 +#define GET_WIFI_SCAN_MODE_ANSWER_LEN 0x01 +#define SET_WIFI_RETRIALS_CMD 0x1E +#define SET_WIFI_RETRIALS_LEN 0x01 +#define GET_WIFI_RETRIALS_CMD 0x1F +#define GET_WIFI_RETRIALS_LEN 0x00 +#define GET_WIFI_RETRIALS_ANSWER_LEN 0x01 +#define SET_WIFI_MAX_RESULTS_CMD 0x20 +#define SET_WIFI_MAX_RESULTS_LEN 0x01 +#define GET_WIFI_MAX_RESULTS_CMD 0x21 +#define GET_WIFI_MAX_RESULTS_LEN 0x00 +#define GET_WIFI_MAX_RESULTS_ANSWER_LEN 0x01 +#define SET_WIFI_TIMEOUT_CMD 0x22 +#define SET_WIFI_TIMEOUT_LEN 0x02 +#define GET_WIFI_TIMEOUT_CMD 0x23 +#define GET_WIFI_TIMEOUT_LEN 0x00 +#define GET_WIFI_TIMEOUT_ANSWER_LEN 0x02 + +/* Tracker Application */ +#define SET_USE_ACCELEROMETER_CMD 0x24 +#define SET_USE_ACCELEROMETER_LEN 0x01 +#define GET_USE_ACCELEROMETER_CMD 0x25 +#define GET_USE_ACCELEROMETER_LEN 0x00 +#define GET_USE_ACCELEROMETER_ANSWER_LEN 0x01 +#define SET_APP_SCAN_INTERVAL_CMD 0x26 +#define SET_APP_SCAN_INTERVAL_LEN 0x02 +#define GET_APP_SCAN_INTERVAL_CMD 0x27 +#define GET_APP_SCAN_INTERVAL_LEN 0x00 +#define GET_APP_SCAN_INTERVAL_ANSWER_LEN 0x02 +#define SET_APP_KEEP_ALINE_FRAME_INTERVAL_CMD 0x28 +#define SET_APP_KEEP_ALINE_FRAME_INTERVAL_LEN 0x02 +#define GET_APP_KEEP_ALINE_FRAME_INTERVAL_CMD 0x29 +#define GET_APP_KEEP_ALINE_FRAME_INTERVAL_LEN 0x00 +#define GET_APP_KEEP_ALINE_FRAME_INTERVAL_ANSWER_LEN 0x02 +#define SET_APP_RESET_CMD 0x2B +#define SET_APP_RESET_LEN 0x00 +#define SET_AIRPLANE_MODE_CMD 0x37 +#define SET_AIRPLANE_MODE_LEN 0x01 +#define GET_AIRPLANE_MODE_CMD 0x38 +#define GET_AIRPLANE_MODE_LEN 0x00 +#define GET_AIRPLANE_MODE_ANSWER_LEN 0x01 +#define SET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_CMD 0x3C +#define SET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_LEN 0x01 +#define GET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_CMD 0x3D +#define GET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_LEN 0x00 +#define GET_GNSS_ONLY_IF_WIFI_GOOD_ENOUGH_ANSWER_LEN 0x01 +#define SET_APP_FLUSH_INTERNAL_LOG_CMD 0x2A +#define SET_APP_FLUSH_INTERNAL_LOG_LEN 0x00 +#define SET_APP_INTERNAL_LOG_CMD 0x41 +#define SET_APP_INTERNAL_LOG_LEN 0x01 +#define GET_APP_INTERNAL_LOG_CMD 0x42 +#define GET_APP_INTERNAL_LOG_LEN 0x00 +#define GET_APP_INTERNAL_LOG_ANSWER_LEN 0x01 +#define READ_APP_INTERNAL_LOG_CMD 0x43 +#define READ_APP_INTERNAL_LOG_LEN 0x00 + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/*! + * \brief Tracker context structure + */ +typedef struct +{ + /* Time variables */ + uint32_t timestamp; + bool has_date; /* Indicates if a date has been set */ + + /* Context */ + uint8_t tracker_context_empty; + + /* Board */ + uint16_t voltage; + + /* LoRaWAN Parameters */ + uint8_t dev_eui[8]; + uint8_t join_eui[8]; + uint8_t app_key[16]; + uint8_t chip_eui[8]; + uint32_t lorawan_pin; + bool lorawan_parameters_have_changed; + uint8_t lorawan_region; + bool use_semtech_join_server; + uint8_t lorawan_adr_profile; + + /* Modem version information */ + lr1110_modem_version_t modem_version; + + /* GNSS Parameters */ + gnss_settings_t gnss_settings; + uint8_t gnss_antenna_sel; + uint32_t last_almanac_update; + + /* WiFi Parameters */ + wifi_settings_t wifi_settings; + + /* Application Parameters */ + bool accelerometer_used; + uint32_t app_scan_interval; + uint32_t app_keep_alive_frame_interval; + uint8_t accelerometer_move_history; + bool send_alive_frame; + bool stream_done; + bool airplane_mode; + bool gnss_scan_if_wifi_not_good_enough; + bool internal_log_enable; + + /* BLE parameters */ + bool ble_connected; + bool ble_disconnected; + bool ble_advertisement_on; + bool new_value_to_set; + bool ble_cmd_received; + + /* Results values */ + uint16_t lorawan_payload_len; + uint8_t lorawan_payload[500]; + uint32_t next_frame_ctn; + uint16_t patch_nav_message_len; + uint8_t patch_nav_message[259]; + uint8_t patch_nb_detected_satellites; + uint16_t pcb_nav_message_len; + uint8_t pcb_nav_message[259]; + uint8_t pcb_nb_detected_satellites; + wifi_scan_all_result_t wifi_result; + int16_t accelerometer_x; + int16_t accelerometer_y; + int16_t accelerometer_z; + int16_t tout; + bool dry_contact; + uint32_t charge; + + /* parameters for flash read/write operations */ + bool internal_log_flush_request; + uint8_t internal_log_empty; + uint16_t nb_scan; + uint32_t flash_addr_start; + uint32_t flash_addr_end; + uint32_t flash_addr_current; + uint32_t flash_remaining_space; + uint32_t next_scan_addr; +} tracker_ctx_t; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Init and store the tracker internal log context in the flash memory in the dedicated memory zone + * + * \param [out] SUCESS/FAIL + */ +uint8_t tracker_init_internal_log_ctx( void ); + +/*! + * \brief Store the internal log context in the flash memory in the dedicated memory zone + */ +void tracker_store_internal_log_ctx( void ); + +/*! + * \brief Restore the internal log context from the flash memory and set in /ref FieldTest_t structure + * + * \note if FAIL is returned call init_field_test_ctx + * + * \retval SUCESS/FAIL + */ +uint8_t tracker_restore_internal_log_ctx( void ); + +/*! + * \brief Store the Tracker context in the flash memory in the dedicated memory zone + * + */ +void tracker_store_app_ctx( void ); + +/*! + * \brief Init the Tracker context + * + * \param [in] dev_eui LoRaWAN Device Eui + * \param [in] join_eui LoRaWAN Join Eui + * \param [in] app_key LoRaWAN Application Key + * \param [in] store_in_flash store the context in flash + */ +void tracker_init_app_ctx( uint8_t* dev_eui, uint8_t* join_eui, uint8_t* app_key, bool store_in_flash ); + +/*! + * \brief Restore the Tracker context from the flash memory and set in /ref Tracker_t structure + * + * \param [out] SUCESS/FAIL + */ +uint8_t tracker_restore_app_ctx( void ); + +/*! + * \brief Store the scan result in the flash memory in the dedicated user memory zone + */ +void tracker_store_internal_log( void ); + +/*! + * \brief Restore the logs results from the flash memory, parse and display it + */ +void tracker_restore_internal_log( void ); + +/*! + * \brief Restore the internal log of one given scan_number from the flash memory. + * + * \param [in] scan_number number of the scan to get + * + * \param [out] buffer buffer where is stored the scan + * + * \param [out] buffer_len length of the scan stored into the buffer + */ +void tracker_get_one_scan_from_internal_log( uint16_t scan_number, uint8_t* buffer, uint16_t* buffer_len ); + +/*! + * \brief Erase the scan results and the internal log context from the flash memory + */ +void tracker_erase_internal_log( void ); + +/*! + * \brief Erase the internal log et create a new internal log context + */ +void tracker_reset_internal_log( void ); + +/*! + * \brief Parse the commands coming from outside + * \param [in] payload payload to parse + * \param [in] buffer_out answer output buffer + * + * \retval size of buffer_out + */ +uint8_t tracker_parse_cmd( uint8_t* payload, uint8_t* buffer_out ); + +#ifdef __cplusplus +} +#endif + +#endif // __TRACKER_UTILITY_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/apps/ble_standalone/main_BLE_standalone.c b/smtc_tracker_app/Src/apps/ble_standalone/main_BLE_standalone.c new file mode 100644 index 0000000..64ca029 --- /dev/null +++ b/smtc_tracker_app/Src/apps/ble_standalone/main_BLE_standalone.c @@ -0,0 +1,125 @@ +/*! + * \file main_BLE_standalone.c + * + * \brief main BLE standalone implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "lr1110_tracker_board.h" +#include "tracker_utility.h" +#include "ble_thread.h" +#include "app_entry.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Radio hardware and global parameters + */ +extern lr1110_t lr1110; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +/** + * @brief The application entry point. + * @retval int + */ +int main( void ) +{ + uint8_t dev_eui[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }; + uint8_t join_eui[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 }; + uint8_t app_key[16] = { 0x6D, 0xA2, 0x64, 0xA2, 0xA6, 0xB7, 0x09, 0xDB, + 0xA6, 0xD5, 0x5A, 0xA6, 0x97, 0x28, 0x0E, 0x25 }; + + // Init board + hal_mcu_init( ); + + hal_mcu_init_periph( ); + + HAL_DBG_TRACE_MSG( "\r\n\r\n" ); + HAL_DBG_TRACE_INFO( "###### ===== Tracker BLE demo application ==== ######\r\n\r\n" ); + + lr1110_modem_get_dev_eui( &lr1110, dev_eui ); + lr1110_modem_get_join_eui( &lr1110, join_eui ); + + tracker_init_app_ctx( dev_eui, join_eui, app_key, false ); + + while( 1 ) + { + uint8_t status; + // Turn on the 2G4 SPDT and set it into the right direction + spdt_2g4_on( ); + set_ble_antenna( ); + + start_ble_thread( 5000 ); + + HAL_DBG_TRACE_INFO( "###### ===== GO in low power mode ==== ######\r\n\r\n" ); + status = lr1110_modem_set_alarm_timer( &lr1110, 5 ); + HAL_DBG_TRACE_PRINTF( "wake up in %d s status %d \r\n", 5, status ); + + lr1110_modem_event_process( &lr1110 ); + hal_mcu_low_power_handler( ); + HAL_DBG_TRACE_INFO( "###### ===== Exit in low power mode ==== ######\r\n\r\n" ); + } +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/apps/gnss_test/main_test_gnss.c b/smtc_tracker_app/Src/apps/gnss_test/main_test_gnss.c new file mode 100644 index 0000000..28745de --- /dev/null +++ b/smtc_tracker_app/Src/apps/gnss_test/main_test_gnss.c @@ -0,0 +1,188 @@ +/*! + * \file main_test_gnss.c + * + * \brief GNSS Test implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "gnss_scan.h" +#include "lr1110_tracker_board.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + + #define EPOCH_BUFFER_LEN 10 + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Radio hardware and global parameters + */ +extern lr1110_t lr1110; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Reset event callback + * + * \param [in] reset_count reset counter from the modem + */ +static void lr1110_modem_reset_event( uint16_t reset_count ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +/** + * \brief Main application entry point. + */ +int main( void ) +{ + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + lr1110_modem_event_t lr1110_modem_event; + lr1110_modem_version_t modem; + gnss_settings_t gnss_settings; + uint32_t unix_date = 0; + uint8_t rx_buffer[EPOCH_BUFFER_LEN] = { 0 }; + + // Init board + hal_mcu_init( ); + + hal_mcu_init_periph( ); + + // Init LR1110 modem event + lr1110_modem_event.gnss_scan_done = lr1110_modem_gnss_scan_done; + lr1110_modem_event.reset = lr1110_modem_reset_event; + lr1110_modem_board_init( &lr1110, &lr1110_modem_event ); + + HAL_DBG_TRACE_MSG( "\r\n\r\n" ); + HAL_DBG_TRACE_INFO( "###### ===== LR1110 Modem GNSS demo application ==== ######\r\n\r\n" ); + + // LR1110 modem version + lr1110_modem_get_version( &lr1110, &modem ); + HAL_DBG_TRACE_PRINTF( "LORAWAN : %#04X\r\n", modem.lorawan ); + HAL_DBG_TRACE_PRINTF( "FIRMWARE : %#02X\r\n", modem.firmware ); + HAL_DBG_TRACE_PRINTF( "BOOTLOADER : %#02X\r\n\r\n", modem.bootloader ); + + // GNSS Parameters + gnss_settings.enabled = true; + gnss_settings.constellation_to_use = LR1110_MODEM_GNSS_GPS_MASK | LR1110_MODEM_GNSS_BEIDOU_MASK; + gnss_settings.scan_type = ASSISTED_MODE; + gnss_settings.search_mode = LR1110_MODEM_GNSS_OPTION_DEFAULT; + + // Set default position to Semtech France + gnss_settings.assistance_position.latitude = 45.208; + gnss_settings.assistance_position.longitude = 5.781; + + lr1110_modem_gnss_set_assistance_position( &lr1110, &gnss_settings.assistance_position ); + + // Wait Unix time from user + HAL_DBG_TRACE_INFO( "###### ===== PLEASE ENTER AN UNIX DATE IN ASCII ==== ######\r\n\r\n" ); + + while( unix_date == 0 ) + { + hal_uart_rx( 2, rx_buffer, EPOCH_BUFFER_LEN ); + + for( uint8_t i = 0; i < EPOCH_BUFFER_LEN; i++ ) + { + unix_date += ( rx_buffer[9 - i] - 48 ) * pow( 10, i ); + } + } + modem_response_code = + lr1110_modem_set_gps_time( &lr1110, unix_date - GNSS_EPOCH_SECONDS + GNSS_LEAP_SECONDS_OFFSET ); + + HAL_DBG_TRACE_PRINTF( "\r\nEpoch time: %u\n\r", unix_date ); + + while( 1 ) + { + HAL_DBG_TRACE_MSG( "\r\nSCAN...\r\n" ); + + /* Activate the partial low power mode to don't shut down lna during low power */ + hal_mcu_partial_sleep_enable( true ); + + gnss_scan_init( &lr1110, gnss_settings ); + gnss_scan_set_antenna( GNSS_PATCH_ANTENNA ); + gnss_scan_execute( &lr1110 ); + gnss_scan_display_results( ); + + HAL_Delay( 1000 ); + + gnss_scan_init( &lr1110, gnss_settings ); + gnss_scan_set_antenna( GNSS_PCB_ANTENNA ); + gnss_scan_execute( &lr1110 ); + gnss_scan_display_results( ); + + /* Deactivate the partial low power mode */ + hal_mcu_partial_sleep_enable( false ); + + HAL_Delay( 1000 ); + } +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +static void lr1110_modem_reset_event( uint16_t reset_count ) +{ + HAL_DBG_TRACE_INFO( "###### ===== LR1110 MODEM RESET %lu ==== ######\r\n\r\n", reset_count ); + + if( lr1110_modem_board_is_ready( ) == true ) + { + // System reset + hal_mcu_reset( ); + } + else + { + lr1110_modem_board_set_ready( true ); + } +} diff --git a/smtc_tracker_app/Src/apps/low-power/main_low_power.c b/smtc_tracker_app/Src/apps/low-power/main_low_power.c new file mode 100644 index 0000000..850618f --- /dev/null +++ b/smtc_tracker_app/Src/apps/low-power/main_low_power.c @@ -0,0 +1,147 @@ +/*! + * \file main_low_power.c + * + * \brief Low Power test implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "lr1110_tracker_board.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Radio hardware and global parameters + */ +extern lr1110_t lr1110; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Reset event callback + * + * \param [in] reset_count reset counter from the modem + */ +void lr1110_modem_reset_event( uint16_t reset_count ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +/** + * \brief Main application entry point. + */ +int main( void ) +{ + lr1110_modem_version_t modem; + lr1110_modem_event_t lr1110_modem_event; + + // Init board + hal_mcu_init( ); + + hal_mcu_init_periph( ); + + HAL_Delay( 1000 ); + + // Board is initialized + leds_blink( LED_ALL_MASK, 100, 2, true ); + + // Init LR1110 modem event + lr1110_modem_event.reset = lr1110_modem_reset_event; + lr1110_modem_board_init( &lr1110, &lr1110_modem_event ); + + HAL_DBG_TRACE_MSG( "\r\n\r\n" ); + HAL_DBG_TRACE_INFO( "###### ===== LR1110 Modem Low Power demo application ==== ######\r\n\r\n" ); + + // LR1110 modem version + lr1110_modem_get_version( &lr1110, &modem ); + HAL_DBG_TRACE_PRINTF( "LORAWAN : %#04X\r\n", modem.lorawan ); + HAL_DBG_TRACE_PRINTF( "FIRMWARE : %#02X\r\n", modem.firmware ); + HAL_DBG_TRACE_PRINTF( "BOOTLOADER : %#02X\r\n\r\n", modem.bootloader ); + + lr1110_modem_board_hall_effect_enable( false ); + + spdt_2g4_off( ); + + // lis2de12_data_rate_set(LIS2DE12_POWER_DOWN); // uncomment to achieve a deepest low power mode + + hal_mcu_system_clock_forward_LSE( true ); + + HAL_DBG_TRACE_INFO( "###### ===== Go to Low Power mode ==== ######\r\n\r\n" ); + lr1110_modem_board_event_flush( &lr1110 ); + + while( 1 ) + { + hal_mcu_low_power_handler( ); + } +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +static void lr1110_modem_reset_event( uint16_t reset_count ) +{ + HAL_DBG_TRACE_INFO( "###### ===== LR1110 MODEM RESET %lu ==== ######\r\n\r\n", reset_count ); + + if( lr1110_modem_board_is_ready( ) == true ) + { + // System reset + hal_mcu_reset( ); + } + else + { + lr1110_modem_board_set_ready( true ); + } +} diff --git a/smtc_tracker_app/Src/apps/tx_continuous_test/main_test_tx_continuous.c b/smtc_tracker_app/Src/apps/tx_continuous_test/main_test_tx_continuous.c new file mode 100644 index 0000000..e7b8f05 --- /dev/null +++ b/smtc_tracker_app/Src/apps/tx_continuous_test/main_test_tx_continuous.c @@ -0,0 +1,148 @@ +/*! + * \file main_test_tx_continuous.c + * + * \brief TX continuous test implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "lr1110_tracker_board.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + + /*! + * \brief TX continuous modulated + */ + #define TX_MODULATED true + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Radio hardware and global parameters + */ +extern lr1110_t lr1110; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Reset event callback + * + * \param [in] reset_count reset counter from the modem + */ +static void lr1110_modem_reset_event( uint16_t reset_count ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +/** + * \brief Main application entry point. + */ +int main( void ) +{ + lr1110_modem_event_t lr1110_modem_event; + lr1110_modem_version_t modem; + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + + // Init board + hal_mcu_init( ); + + hal_mcu_init_periph( ); + + // Init LR1110 modem event + lr1110_modem_event.reset = lr1110_modem_reset_event; + lr1110_modem_board_init( &lr1110, &lr1110_modem_event ); + + HAL_DBG_TRACE_MSG( "\r\n\r\n" ); + HAL_DBG_TRACE_INFO( "###### ===== LR1110 Modem TX continuous demo application ==== ######\r\n\r\n" ); + + // LR1110 modem version + lr1110_modem_get_version( &lr1110, &modem ); + HAL_DBG_TRACE_PRINTF( "LORAWAN : %#04X\r\n", modem.lorawan ); + HAL_DBG_TRACE_PRINTF( "FIRMWARE : %#02X\r\n", modem.firmware ); + HAL_DBG_TRACE_PRINTF( "BOOTLOADER : %#02X\r\n\r\n", modem.bootloader ); + + modem_response_code = lr1110_modem_set_region( &lr1110, LR1110_LORAWAN_REGION_US915 ); + + modem_response_code = lr1110_modem_test_mode_start( &lr1110 ); +#if( TX_MODULATED ) + modem_response_code = lr1110_modem_test_tx_cont( &lr1110, 902300000, 22, LR1110_MODEM_TST_MODE_SF7, + LR1110_MODEM_TST_MODE_125_KHZ, LR1110_MODEM_TST_MODE_4_5, 51 + ); +#else + modem_response_code = lr1110_modem_test_tx_cw( &lr1110, 902300000, 22 ); +#endif + + while( 1 ) + { + lr1110_modem_event_process( &lr1110 ); + } +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +static void lr1110_modem_reset_event( uint16_t reset_count ) +{ + HAL_DBG_TRACE_INFO( "###### ===== LR1110 MODEM RESET %lu ==== ######\r\n\r\n", reset_count ); + + if( lr1110_modem_board_is_ready( ) == true ) + { + // System reset + hal_mcu_reset( ); + } + else + { + lr1110_modem_board_set_ready( true ); + } +} diff --git a/smtc_tracker_app/Src/apps/update-firmware/.lr1110_trx_0303_prod.h.swp b/smtc_tracker_app/Src/apps/update-firmware/.lr1110_trx_0303_prod.h.swp new file mode 100644 index 0000000000000000000000000000000000000000..f5bdeaf9bfe440a170d6f5d3df9b76e4c2969cbb GIT binary patch literal 24576 zcmeI3dzfTJdBz94#3;xuYBY(@0n`W?ch3C+g7o(E?zYZO58XYxtO!G$Q+0M5X1a&& zo?TWHMFlmAf-wdGHF$@J0WUGe3t~|57A2q%V^lOs6fbCuH!%2Co$lG~7h>|{@<)75 z^L#rs=T}wVrM^==hf`l_Z>w*$;tkFeK8H?CJ$iV-(j&HCF}2B^np)Yd`f{%Zzy322 z-JSi8`1PGY&nqUJS?Kr9RM~JaQ&s)lo$gH5lWJyXXSi!EomuYn#gdXc)zYvpva?iw zsju=SsRo^$-I>A4Fk8PaR##_Q{cHw52QzD{QVi8o@=kwckLatJ<-X%MHu|2kWP7%^ zwA$~<4ZHqR3(F2=1b&kvaPXApI=1%k=%bFbjyQbrH`&?Jw=x1{1j-1M5hx>2Mxcy9 z8G$kaWdtY!!_@<)o`-7>8eJbARx}P6{XYKr;L-0pe!FNKPyFBSD?Ue$uAff)m&DH} zelPJi6TgS}Cy4)o_;-l^ocO^b$HxBsjJQqwr^H*te?ojW@qZ)!TH-$@{z2mZO8l$D ze?S~bpF#Xi;x8orE#hw_{!QYaB>vCDzf1fZ#19$WkYoS8PTVDa2k}MXUn71F z@vjoUocLFWf0+0`5x;}@mx(|4A(Q$0kHr6w_?L)3o%lZxUm<=w@r#MyM*Q8xzexOx z#J@oN=frO%{`(J|^#2y(Pb2>K#8cuo6Tg7?=ZU|a_~(d!n)u%l|32~05CjI*i zai937iEk(VDdNv2{z>AmBYqR{j}ZR^@oy0SIPr%*Y|_7v5kH3bjl}1O|1I$z@sARJ z74aL0znAz&h~G~9dgAvG|1j~#kN!>=?@u2hULpQL;*$6Wh`*Tl-w?l=`1^@}miS*2 zznl2`h#&Fr$@Tp!;vw<(65m1mJ;a|w{N2RgK>S_AKT7;M;@>2GE%ApvV$#3AB>qRl z-${I)_%+1OCjJiMuO|K%#NS8!YT{oaeiiXw5`Q~!>!3;h-$uMj{H?@u;%_1TQsQqW z{tn`ABK|qzZzTRB;#U%X)WMVf{Wh+j&4f%u;h9}s^H@z)UlQ{wL@{%Yc1CjKYH?<4*y;zu1a>Hj6fYs4=m zzKi%PiNB2aD~P|7_(jBTCjN5bKPLV%;*Y_*YW*31zx*-r z#4jZNapD&c|2FX#5kH8Y!(T{zhWHCceDv5b)g)d->;C@=iTC`te6|iGY&ve#FZhU#$hB) zI}-Thb~-&(=nFkNO5Hp*bJ;I?D>2YI3rH#dDeSEx7@VyrI;BR7@G%q3kfb#2$tx;<$-k?)$h z5<3o+CyY&DWQS20N4k%MOBsTo+o7-%DPq^y9otE6+a}I-U?+|pWMh3g&~9AJ>${E! zWoqWlqbL%-XYBBD+sWL-=n#G+;Fswmk`R_Vrk$oqEP}Mqo%nI=Cq}mleHB3ASYMC_ zQINz++m+C&DS>X}ejDaoP^sk&&GVPq#DQ4b!N&9x4}U5}Oz}X|B@1 zH8J#ZH%$`P^tWB*IY|kb9})7O{$=)VF=(Uz{ek%!>Og3NS#1 z##dJ-m|NVhD$RtQ7weSgDpGc#53vv9L>2dI0)rge9_vexRjKb88(k!{avZbHh({Vn z#rowj@**hitvHG!AK9+`kWMabrAGG;ZtKu9Ii*w-VjnPei#T;Ntn*l(3KWvvHL=1? z<^;%nJs0}qK^_+Oi4%HhRICRKl1^OYXXYn%hUC-zQ{Qp2*f#nSH*#X6sJo z%@fDyQz@bsp#Nw;i-SOUc~In%@{#(!iB*c*Mg_811GI##3VnHuowT@~N4Z{Oqc4h- zvLoa@d~%eJ&8fIIyeL<`#JZ03`65(-?Hiw@7sOs38QoYSKTV4@-^B)-0m zWz3|IX1wD{e4`ZkoX6O^b7j^~#kk!?VEQA)^TaONNSrkEon-8vaC1jRqrE2!?bMbg zCT{L$QBv$}X^_ZBjP7e+dJeWXZHGvtC-cbog!yeRlEr=-36&(i(Jk?{mLTn?r?Osm zFtpY>-J$0$4Xu1x40fG*nstJ8E)FG0m3O+znroWVdz-c|EiTMf+O?&2K3@ z_l;g!+Gp98r6qLEyD-_}>r>XTGZ3rQ*wof)rmfnx+PqcYWL0Lj)mu>4*krZ0)U1U@ zt5x4vpR2cb=u54|>K1FZvbD0gwn2}7a(%u!w>Vp$-)zm-HqX^J*XFA=tI@O?7~I^B znU1k4&3a3BsLxxK`5o5w3T9etj}^9ZIHQcDpjIZ9~8})!VJ(b$jC?Y^$MH zeZF05HWwG#^~U@$)|SS01f*$ID;PQpyJsi8oyNenHQ&&Rx7PLYv>VfU;_70vwzW2I z+-ogvY_;p{#dgiw+-S_glBU(FHMiBPwbt=^zS(*cYda0y`&!ldEQVL+;29Rat{b&e zYFiiPD$O0ndbr-IoxF%nfTOiAp~Es_##VK%Qr}ve-JruX-!SXiwpv>%b8}F>wOzvk zRvXQQMzf+_wKgId5#qU;wF%~7fwWMKu$}t+i%#3w|9fh>nVdK$`HG z!PY{h*{)X?VXL*U2pz4Oo=x}DE00ue>QF<^{T1jaj8f@=gNvotlj%fRPg@IZ1brJ~ zHfwF%VKTPbSlH35Z{E_zBF@d$nk}Q>BupKP*1(0MDp>EV8-99Y;uHth8W){59`rOH|xK-sWosjkFTWnn@b0bc11mHsK$aQb*` z+_BcYf(fb*yOgD8))VV?ORWr5whIdSt2mZCgbh{~Gl7i zbh zot?Xe`@HP_5A0fBxBFWJ=LWsCex`L|&mCDb6on_&1DLbYlR8OEw5KhdKPEwtDso?x zhr7g(!nA)3F=#~%kJH{whRB2$siPw`vP%bizn~4KizUV8>+ z#}RvjRasuPOk4*D`v7O(l{B$ws@)x(uNzyl)*P0RaQ}?iRkeEc4ZAvSd6q?<}k0cKHuZ!_ORhHtp zzZdR1dh}FWzW*-*F^*69{=dkOaekEV|0naKeE&b0ALaZ1$^0na|4-&e`Tl=0Kg#$2 zllf7;|DVi{^8Np0ew6S3C-b9x|38@@<@^81{3zf5Pv*z}*Z2S9=db_j`~Tr;%{>2~ zU%0>ie7{EL2cA#-QsU1e{sH3W5&sJD=Mq2Q@X7pq4)G@tKbQDs;?E|2Ch@(*FCu;p z@oS0iA$|+--Nb)Fe2w^HkC^m-Nc^e92gH|%_lduN_}RqYLVT6@O~iY|?;_qM{>a~% z^lyc@LwuQdoA_D8_Ygmm_+`X9#6LuQ7xAwV-%0#IkDBx^C;lYjig=y4B)&{MBmPR_ zDe-p^7sS6n{0!nhBfdoZ_Z~gz|LMd}Bz_ukLHt?7Uqt*=;%_7VOyZv+zJvJph@V3I z(8o;rx1G30d>ip?#21P0CEg}}1@RW~>xnmsf1UWr#2@mzlm0Cbe=_j~@n;a9C*CE# zmG~vZ=ZL?D_%n##M*Qi-e?h!X{0|;G>HikuClTLFJR`n|_=Uu4#IGVgOZ+p$tHggm zd?WG0A2;b=g?K>xB;uzKe;V;~iJwUP^~6WzFjF`_Xg)U(A6+hglo2Q+P)4APKpBBD z0{;sU(C7b~IG_JUh(7;6{{FofXZ$V5wK&^<66Es$XF%>ozndT*gWL$Y8gdmxkG~R9 ze#!`x5hx>2Mxcy98G$kaWdzCylo2Q+@ZXQX(Ky53$@dlEY?`aIwk%Z}izovL9aQ*D zO+6R&9{8XXDNl3XE6Ns?%52|LraTVCYMGzg>*bAE=Ek{?@=A*b=ci~7q<7ZRX+ED!7erKqM<%MHD3RKA-kR|K{+^M)wPjQygl45gqp z!cdg?B|#p=MQNn)Z7QFj+-LL%C zM|m$wPYd5sNf_9X@ilXjEDDs#oftvaW@>%D@K8>P^+!9Gk(6ms7KnP;#F0fAB0`)g ztgY@7#0pi3UObLx>bed}V9mUNi)zfwH)V_{!BYx-^%#}M5}8qyc)Ag){EF+SxQl|Q cC{0Egb&fC + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/*! + * \brief Firmware version + */ +#define LR1110_FIRMWARE_VERSION 0x04010007 + +/*! + * \brief Firmware type + */ +#define LR1110_FIRMWARE_UPDATE_TO LR1110_FIRMWARE_UPDATE_TO_MODEM + +/*! + * \brief Size in words of the firmware image + */ +#define LR1110_FIRMWARE_IMAGE_SIZE 61320 + +/*! + * \brief Array containing the firmware image + */ +const uint32_t lr1110_firmware_image[] = { + 0xf81b9917, 0x8fc402a2, 0x0dbeacf0, 0x0dcb0d99, 0x62bc056d, 0x33bb3e5e, 0x3c2eaef6, 0x9413b1b9, 0x3d81feab, + 0xdb48752e, 0x0042e263, 0x2b4b5dd2, 0x2211807f, 0xb75816e4, 0x6d98036d, 0x104ea8ad, 0x1b9b6f3d, 0x12ad9689, + 0x4324f401, 0xe8ba4621, 0xa1cdb0b5, 0xc025af05, 0x610fab35, 0xf7e911bf, 0x60d869dd, 0x1ef2e865, 0x07ac7916, + 0xd2d34c65, 0x44f6e200, 0x863f15c2, 0xc65a65e5, 0x12b0f995, 0xc4ad04c5, 0x690b40f6, 0x1530352b, 0x2e56ee25, + 0x8d74554e, 0x2f249fd8, 0x1b4720ba, 0x6b8207ce, 0xfd7abbf8, 0x8eea859b, 0xc7f978c6, 0x47133897, 0x4bedda91, + 0x2cd32ea5, 0x874ddee4, 0xcab5ae86, 0xf2aa708d, 0x90575ae5, 0xd8171706, 0xb5e4b7a0, 0xfb609b5c, 0x5c221cab, + 0xd5f89bc2, 0x92e8678f, 0x76d85139, 0xeda9b963, 0x7d041b6f, 0xdb6d2c3c, 0x51fa847f, 0x9709ce3b, 0xaaf4527b, + 0xbf7d4a6c, 0xbb42d9ef, 0xe8994e80, 0xd096c952, 0x7496ea2a, 0x447ced2e, 0x6fd2467b, 0x2bdcf710, 0x7b5408d8, + 0xd057b202, 0x0817b985, 0xa1e316d4, 0x0fefc03c, 0xccddd265, 0xa1e91e68, 0xa5b7603a, 0xad3e65b5, 0x71deb701, + 0xf747eaa8, 0xba0b3789, 0x9e109739, 0x86f2cfab, 0x05dbd532, 0xefd17e83, 0xec0bc300, 0x19b321ae, 0xa859c231, + 0xf2533cc9, 0x9a38878d, 0x25e0fdcb, 0x02997e82, 0xcbe387df, 0x3b3c2e88, 0x851b4758, 0x6f8b613c, 0xec174f10, + 0x503cb36b, 0x9cf286a1, 0x7ba2cee6, 0x4dcb96a2, 0x53744b82, 0x0df16626, 0x8a3913e0, 0x298c4c3a, 0x1cdbc7ac, + 0x8aaf090a, 0xab4d0191, 0xb394652e, 0x0140622e, 0x013d5838, 0x540d224f, 0x50034c9c, 0xf96405c8, 0x7963a5a4, + 0xd80d4b4a, 0xa029666b, 0xbe27ad01, 0x3e2e8d16, 0xcad154e5, 0xbd85cce3, 0x2945e92d, 0x33082ab1, 0xf0c0e961, + 0xcd73d2e4, 0xe46baf48, 0xdfa052d0, 0x38c9b7e5, 0xaf943d56, 0x89416a01, 0x3299e946, 0x453d974b, 0x9c170e32, + 0xcfa6a243, 0x90a0d50f, 0xc25fd39d, 0xdb9f9b7f, 0x99172b79, 0xae6da067, 0xaf33bb18, 0xc0250ccd, 0xe13a7aa9, + 0xa64f96bc, 0xe348dbd5, 0xfb8f7c39, 0x425c967a, 0x743f989b, 0x7661399f, 0x3abdf0fc, 0x3be097cf, 0xd920b7ca, + 0x5c549a7f, 0x8688c799, 0xd2bca3aa, 0xe9158d30, 0x83b513ba, 0x5a240e3f, 0x3b1cda96, 0xc562eab4, 0x4f1c8c47, + 0x55675833, 0xdc925c4e, 0x497a3f1b, 0x450449a8, 0x69d5c018, 0x1d67f729, 0x9426b403, 0x99ebe51f, 0xc3dff9c1, + 0xef4c7540, 0x2eb31b44, 0x8903a80f, 0xc1529ab1, 0x200ed17d, 0xe1f739b1, 0xdf6ce48d, 0x62a11d29, 0x119a0c54, + 0x50efb649, 0x3ac19734, 0xf3ec807f, 0x9be8211a, 0x30c53d4b, 0x18a6e194, 0x82664f9a, 0x990502a8, 0x2a9dcff4, + 0x048d7b5f, 0x343f3d2f, 0x34a2601a, 0x758ad6ee, 0xfadd6935, 0x237a694f, 0x96462a2e, 0x7f6f5197, 0x5c147d92, + 0xaae6d24c, 0xc32f387d, 0x7b78b98a, 0xecdb95b4, 0x220be45c, 0x430b9352, 0x17cca045, 0x0cc54b2d, 0x98b953fe, + 0x9853f837, 0x29dfd07c, 0xd026adde, 0xf7bf31fd, 0x76f9886d, 0x01d2872a, 0xf98ece70, 0xaa917e7e, 0x05c9c16f, + 0x533a719c, 0x625f7757, 0x8c49b6af, 0x43683885, 0x241b35b7, 0x57dd3875, 0x3d00cdb9, 0x5c7ac44a, 0xd0a7ca53, + 0x3efc14ea, 0xe7a13873, 0xd6052b88, 0xf153b373, 0xb46579cb, 0xabb20bed, 0x386ef60a, 0x9fc61933, 0xc27d2187, + 0xa00d6879, 0xf590855e, 0x0aa0e158, 0x6d357a3b, 0x5c767b71, 0x16a8fcf8, 0x85e7ecb6, 0x0476817f, 0x866d99b8, + 0xf42457e9, 0x3b2ec5c5, 0x2c967941, 0x3e01b338, 0xc9598a8f, 0x126e9d0f, 0x15a257ba, 0xe16f5065, 0x0c9d9392, + 0x0053da93, 0x75c1d577, 0x53db91f8, 0x0f8f2356, 0xec200ddf, 0x4cb64087, 0x9b6f1ce8, 0x10a735d5, 0x68f84d8d, + 0xaa3eafac, 0xe5c5cfc8, 0xce935879, 0xed9ec2bf, 0xe92b84b0, 0x67210815, 0xf6bcf3b7, 0x10ec098f, 0x342416c5, + 0xccd352e3, 0x39af6579, 0xc6070746, 0xabcb74e4, 0x39017228, 0x2d8131ed, 0xf798f4b9, 0x0858e0b4, 0x6b2f9b40, + 0xb7e70597, 0xbb520e67, 0xc61fb348, 0x264909ed, 0x14959a51, 0x5e8f1d1c, 0x0a93fa4b, 0xd78b7e35, 0xabb16eb4, + 0xd42dc0ed, 0x6950ff9a, 0xec6368b4, 0x564ef639, 0x778ab011, 0x01c5a1a7, 0x28ea544e, 0xa4946eeb, 0x73a05b53, + 0xae1d1299, 0x238ba70b, 0xfeb13f39, 0x8b25ddbe, 0x416826e8, 0x7e1df1bc, 0x1d53a70f, 0x9b4e8611, 0xfac3df1a, + 0x1ee947f1, 0x9aa350a7, 0x88e5e951, 0xe222bdf2, 0xd45f2fec, 0x6d051299, 0x947980dd, 0x63544a3b, 0x61903f64, + 0x4d199a5e, 0xbcbfd534, 0xa740a739, 0xa16eebea, 0x3d2d38a4, 0xa992d911, 0x92b15752, 0xbd969991, 0x3b1bce5c, + 0x01a6b1a0, 0x0384985c, 0x199d9d49, 0xcc9dd6cd, 0xf7e9b217, 0x1a5edb30, 0x02992e60, 0x2c3ffebb, 0xf2f35d1b, + 0xa1da3c5d, 0xf8831177, 0xac344fed, 0x16d776cf, 0xc60ee005, 0x25dcf919, 0x7ac25f64, 0x770a0b39, 0xe5105c4f, + 0x4b826c7c, 0xb67bc2bb, 0xea0ac12d, 0x30ea66ff, 0xa3a792de, 0x1a24d291, 0xdce20444, 0xe660659a, 0x73a206d5, + 0x30dddbc9, 0x27fdbe10, 0xe85aa263, 0x7effa8be, 0x784b63b2, 0x9abec26c, 0x2bdab277, 0x67bca79d, 0xaabf6006, + 0x5da5e9c3, 0xce8f7793, 0x070a316e, 0x1d606b3c, 0x3b7d25c0, 0x7f98cef1, 0x88173afc, 0x3a647c1b, 0x5bcc7a66, + 0x51a525e5, 0xfde2264f, 0xc2c0309f, 0x8a994cec, 0xb6b53657, 0x39eabdf0, 0xd28bd905, 0xcd0ef8d7, 0xde7b9517, + 0xe5dbb993, 0x5bd996a3, 0xfe799b70, 0x284680a7, 0x17470271, 0x6e87da0f, 0xb1c7bfec, 0x85dd2853, 0x85cd015a, + 0x0e444d49, 0x4552bd4b, 0x4a8fcd72, 0x435db1a0, 0x55ad6a81, 0x9e63e533, 0xcc958f66, 0xa81ae1ea, 0x596f3cd6, + 0x7ab72df7, 0x7fdd6546, 0xc0c7e743, 0x9a4310f2, 0x980eebcc, 0xb0ad6a7d, 0xaf7376ef, 0x57ffe937, 0x4e833bc7, + 0x72c07618, 0x1de57b4f, 0x640a5f6b, 0xc6df27d2, 0x0a3f63a4, 0xa73ade04, 0xa00c0fda, 0x659b91a3, 0x2d474f41, + 0x178e8dda, 0xf30e6dde, 0x44031117, 0x5d3aecb5, 0xe3a989e3, 0x7fa3fd4d, 0x60ea4858, 0xff2fd171, 0x6a5117fa, + 0x5074d169, 0x1d34813d, 0x988339bf, 0x3c1c0485, 0xff825d73, 0xba4cea1f, 0x92addff0, 0x32e3e54c, 0x6ccea493, + 0xb75c1c66, 0x101b33bc, 0x74123b13, 0x37d9f929, 0x81f0e041, 0xccb5362a, 0xe4f85055, 0xf9e9b83b, 0xd9163084, + 0x376ac7b4, 0x544ac6e3, 0x498d28f8, 0x8f828158, 0x113d7b4d, 0x8db6780e, 0x029fc78a, 0xe9800958, 0xd863f12d, + 0xd9dd5ee5, 0xaee80459, 0x7d91d842, 0xa316c9ec, 0xbe99d64c, 0xea494710, 0x61f59191, 0x9d38c1dd, 0xd2094834, + 0xeffe2fbc, 0x3352de80, 0xdb766328, 0x4f3525dd, 0xc467bc97, 0xe6f2b037, 0x9a42ba86, 0x9ad52c23, 0x1f384df0, + 0xdecefe23, 0x38eb59db, 0x4b18c7fa, 0x59d3f54a, 0x6a5a5183, 0xa166bd26, 0x0380d0a1, 0x96200dc9, 0x16b128fe, + 0x4e96bd61, 0xd2789917, 0x195220fb, 0xb1e1b567, 0x3fbe1739, 0x1cdd02d3, 0x8bc4fcf2, 0x9d20d7dd, 0x434f680e, + 0x4697d679, 0xc172d3e8, 0xced0178d, 0xe7cf20cb, 0x492e264b, 0xfd5eefb3, 0x0d4794de, 0x084caafe, 0x4902408d, + 0x0d171bed, 0xf8a4dcd0, 0xaa65cd70, 0x05500929, 0xf2a1b028, 0x7442e5e5, 0xeacf0218, 0x9c016896, 0xf8066b2d, + 0xca0d3550, 0xbf86de1c, 0x1be0b52f, 0x18ed2090, 0x4fd96bfa, 0xbb420f2c, 0xd6506aec, 0xe509b963, 0x40543856, + 0xf6ab6974, 0x2c4eabae, 0x947e75a6, 0xdf08d131, 0x275f742c, 0xe8975a32, 0x84435461, 0xf53634f5, 0x31f50585, + 0xb554f93c, 0x6b46d0db, 0x445d6df3, 0x7da15850, 0xad544a94, 0x91088988, 0xbbfa73f3, 0xdcde0e2f, 0xd2231634, + 0xe14c3c39, 0x303fbd37, 0x969f768a, 0x7b3f9e63, 0x60e4e867, 0x5ccc92ba, 0xdf59fea0, 0x1696dd56, 0xfca628c0, + 0x9a0c0f80, 0x2b717ad0, 0x79b06c5f, 0x26b4c89e, 0x362e458b, 0x192dbce5, 0x0607eeb6, 0x60dfac9b, 0xbb846cab, + 0x2ab3043e, 0x0ddfaa12, 0x536f67f9, 0xa3ba1a04, 0xf1dfd7f7, 0x0ba8c67a, 0x05a31741, 0x106293e2, 0xf2d15428, + 0x38939af3, 0x57d3831e, 0xdefd0652, 0x0df59abe, 0x64bc43fe, 0xe7da898a, 0x9644d9ac, 0x524db98a, 0xde78e444, + 0xae006e79, 0xab952d7d, 0x0ddaf0fd, 0xa55eae22, 0x16bcce48, 0xffbc7b4d, 0x1ec040aa, 0xd5e85ce1, 0x04dafb12, + 0x4cadaa0b, 0xc46a225e, 0xa9a677a5, 0x9789bf17, 0x60cd9bf1, 0x300271c9, 0x2274ebb8, 0x294f6ad7, 0x5c0f94be, + 0x1420ecb5, 0x1a11fc30, 0x57d60fac, 0xcfdd0c0f, 0x93264b71, 0x69fb4c1e, 0x229788dd, 0x0976e500, 0xcda7eef5, + 0x677a51d5, 0x9105a702, 0x74cc70cd, 0xb9233abb, 0x12ecd144, 0xf717dffc, 0x7054be3b, 0x46c83b94, 0xc9d2ada3, + 0x1d000af2, 0x926347de, 0xb54d4a2d, 0xab180db8, 0x90a1a65d, 0x4fd97730, 0xf4a23408, 0x53a1d7b9, 0x68642cb6, + 0xfd8efead, 0x41bb1c16, 0x1ddc7fe7, 0x11ea6ee2, 0x0d18cd06, 0xd819412b, 0xeee83561, 0x49527ec9, 0x951de0f7, + 0xe82e85fa, 0x94724eee, 0x8fa0e1d1, 0x751cc8e2, 0xe213f2a4, 0xd7c02a85, 0x1443e626, 0x1f8e37f9, 0xe915074e, + 0xf8500cbd, 0x4ddb8180, 0x8662cb45, 0x6a7f13be, 0x0e728087, 0x10e15a9c, 0x6aeb1496, 0x10c18a69, 0xc3bdf01c, + 0xc86f8226, 0x84fc5e5d, 0x82416d67, 0xcd2c776b, 0xc78be81d, 0xca3e0809, 0x872124ab, 0xebe8e92d, 0xd91772f9, + 0x64bd811c, 0xf3eb0679, 0x8da3762c, 0xfa71e7c5, 0x38cece58, 0xda5c76e0, 0xe93553d3, 0x04b16e45, 0xca8e2122, + 0x886be763, 0xa52cc7a5, 0x53446472, 0xc119641f, 0xd3fb1184, 0xad1dc6cb, 0x223e007e, 0xb8bee691, 0xb68a9ca0, + 0xfa47b5b9, 0xf1a4be20, 0x99bb1db2, 0xcaa7730c, 0xdc36b701, 0x295cc92a, 0xc29d6773, 0x1067bafd, 0xe44f9018, + 0xeef71490, 0x28794ac1, 0x85d99d0f, 0x75e4ac1a, 0x8417c9d1, 0x35540c0e, 0x76c9e135, 0x779bc8ed, 0x1993f480, + 0x3f3bedce, 0x50848ef9, 0x99a51423, 0x1f985f20, 0xcea08066, 0x4bee5805, 0xab11414f, 0xbc88fd4c, 0x1992aa77, + 0x68a980b8, 0x300eaa9e, 0x3c4267f4, 0xd861581a, 0xc24b14f4, 0x20d6897d, 0xe96c414c, 0x9fb9e8c4, 0xe539bdf7, + 0x298e4a6e, 0x373600be, 0x9cfa97cd, 0xfbaf52f0, 0x7dd6fb98, 0xb0280555, 0xdf14e704, 0xd1600461, 0x409c9b17, + 0x43359f0a, 0xe7652e04, 0xc6a22eba, 0xe9456f7c, 0x3dfdf9a8, 0xddfadf3e, 0xe7501c6c, 0x396ca4f6, 0xe2c32f4b, + 0x8040df40, 0x46f04f35, 0x5bb4114a, 0xd9830fcc, 0xccfef79d, 0x0d4817f0, 0x6319935c, 0x3d0eb26b, 0x4dd348d9, + 0x7c78985d, 0xcde60cdd, 0x7afb40f0, 0x56c898d2, 0xb91af7c3, 0xf1f63174, 0xee7960ec, 0xc6193634, 0x519f9bf0, + 0xdea20062, 0x082afbad, 0x62806db8, 0x7fd38fe8, 0x7af386df, 0x344b1b62, 0xdabc7673, 0x95384165, 0x8424055c, + 0xcc898a94, 0xa4f63e82, 0xff4392fd, 0xed24dac3, 0x9bfada33, 0xd6f376ae, 0x508c61ce, 0x0cf18329, 0x583de7f9, + 0xb7968441, 0x4ceb2d49, 0xba74eb6d, 0xfe59fe8a, 0x85f0f05a, 0x2977e4cc, 0xe10a3fa9, 0x6880f5ba, 0x467caa6b, + 0x08086063, 0x4cef974d, 0x34f3d9d0, 0xbfd6392f, 0x26e38c50, 0xe1cceb8b, 0x7f84eca5, 0x2ca59685, 0x57017524, + 0x51794346, 0x009fffc9, 0x7a407aab, 0x8493da83, 0xf1aa97a2, 0xdb90f460, 0x6c245edf, 0xfbf7e51e, 0xf92f0e0d, + 0x57f404b9, 0x88f7b503, 0x8b67812e, 0xaf1d796d, 0x856b8196, 0xdf5fe03b, 0xedf147e4, 0x18c75ecc, 0xae47c934, + 0x21b91d87, 0xb6a9a9c2, 0x7fc503c4, 0x9e044e7b, 0x301c2731, 0xaa7a763f, 0xfc519a95, 0x6492f525, 0xe6a6e1c9, + 0x639fce84, 0x486868c4, 0xe940b949, 0x2fdf5230, 0x1a46765a, 0x4e002043, 0x8cb49de1, 0x969ff916, 0xcec0503a, + 0x12accbb8, 0x10ae0cda, 0x00c8b596, 0x573ff205, 0xe9c91c2c, 0xe8cbde6f, 0xf3ced7d3, 0x1f5b5251, 0x4dba2282, + 0x3df37a6d, 0x9eb36f1c, 0xb515001e, 0x73ac7f71, 0x549ebc2e, 0x2e944fcd, 0xbf3c838e, 0xc871dffd, 0x0ebfe7cd, + 0xbc3398a9, 0x2da02c06, 0x2709ca6d, 0x9e4bd706, 0x9c9453da, 0x4655c01b, 0x87b78d48, 0x3c9bd226, 0xa8e4fddd, + 0xe1391bca, 0xd488533f, 0xec908b66, 0x3c266bd6, 0x19f0a4d5, 0x80f6c4b6, 0x7d8775e3, 0xd71d2c4e, 0xd256dc3d, + 0xe1091299, 0xfcba2148, 0x96831432, 0x3ac14688, 0xb04f97cf, 0xc413e620, 0xd3577b63, 0x485ee38d, 0x7e87456c, + 0x3f7b2f05, 0x95bb662b, 0x9a08970a, 0xd30c2be1, 0x1da595c8, 0x341fa0d1, 0x1e3d5cc5, 0x1d48fbce, 0x99555865, + 0x373ac810, 0xf5ca8799, 0xb49e4190, 0x3e635a5f, 0x9f56516c, 0x15bc7500, 0x5505d09e, 0xbd5379c9, 0x71675324, + 0x1af8302e, 0x3382fabb, 0x38d3be19, 0x21173ff3, 0xaf462545, 0xa268b86d, 0xb1efd534, 0x18a16ac9, 0xec3e5839, + 0x596c3f42, 0x89ab73cc, 0x2a68f5ee, 0x60360d9f, 0x2d493838, 0x5a2d53a7, 0xc6a8e652, 0x3ae266a0, 0xf9dc03d6, + 0xe4d56172, 0x3e27c6fe, 0xea87dbe0, 0xacf0abf8, 0x5b073fba, 0x30e96d66, 0xcbc3d2a0, 0xeaff2c2f, 0x9d1c4e32, + 0x0abf8826, 0xe7648959, 0xcf30c0f4, 0x3688f7f2, 0x9c887ad2, 0x13e10319, 0x4b7a04fe, 0x5edffc57, 0x100eedbc, + 0x126c957a, 0x705ff405, 0xdf553a4a, 0x7ad7bb18, 0x6b70af67, 0x05486d8d, 0xf2dc04db, 0x332e5314, 0xeef436bb, + 0xab19a1d9, 0x4ecc2600, 0x99141e6b, 0xd7c372bf, 0x607f388a, 0x710d235f, 0xfb4e5892, 0xe26b1b52, 0x02db40f0, + 0x596f46e2, 0x0e033395, 0xde2dedfc, 0x47089033, 0x670a0a07, 0xc9dcd495, 0x737f838e, 0x24aa5324, 0x2329401b, + 0x47b34454, 0x05245522, 0x67ddc1a7, 0x97d144ad, 0x10decd4f, 0x814daf00, 0xac6c8cfc, 0xfd1b4925, 0x96046ec6, + 0x89a99199, 0x5dd690b0, 0xc466e11c, 0x8040d18a, 0x7a4a5b09, 0xe95fb1ee, 0x5f4f3c6d, 0x1ed09d63, 0xd23fd2c2, + 0x8c8b8ff9, 0x3282d91a, 0x467bc582, 0xcba90e0a, 0x142b13ec, 0x9a01c881, 0xf82098d9, 0x00c57cb9, 0xccb59b3d, + 0xda2b1d87, 0xa7883d9a, 0x2bbb0c07, 0xe3f30278, 0x3000b114, 0x0882106f, 0xb251cda8, 0x62472965, 0x7fa0cdff, + 0x56ea729e, 0xa8992b18, 0x73c2ffa9, 0x4eb9540d, 0x4f464bcc, 0x4791f9b1, 0x08878d76, 0xf897a61c, 0x475a134b, + 0xfd8f3893, 0x2c2eacd5, 0xd161881d, 0xe2a82766, 0xce24fe37, 0x4eac60a2, 0x7639702a, 0xe620b77a, 0x98f6b694, + 0x308b4c78, 0x5c3e31c0, 0x2b2a2d86, 0x51b0064f, 0xa7028073, 0x854da17b, 0xb5c28e2a, 0xeddf2524, 0xb1c26fde, + 0xfcda6a17, 0xfc39c9fe, 0x6553c2c6, 0x017e6fa0, 0xffff7160, 0xb0299849, 0xccab3978, 0xcafef837, 0xf1e4da9c, + 0xf3a314b4, 0x386d69e7, 0xd87c09f3, 0x3a08ac35, 0x0230d642, 0x56f0ac88, 0xe64ff1f8, 0x2ed4f196, 0xff0d8a09, + 0xb1308263, 0xdd658021, 0xb9c8bd58, 0xfd25ca6c, 0xc91a0e5d, 0x1d5d086a, 0xd91f7006, 0xa26957e8, 0x0b04bf34, + 0x45ffba29, 0x02afcd27, 0xc7ea3523, 0xdf9cc219, 0xc054301b, 0xa2ace825, 0x8edce8a9, 0x1b0813a7, 0xf7c5b2c2, + 0x4eb14f45, 0x46376874, 0xc5daa054, 0x6dc278df, 0x5bdb9c51, 0x30b158f6, 0x6fb38f40, 0xe763a605, 0xe0cb46f8, + 0x9f30076c, 0xb10f8b8d, 0x9b6523bd, 0x3a440174, 0x0cf8e86a, 0x6467d3c5, 0xc28d6f00, 0xde74007c, 0xee75d7d5, + 0x8d16c30a, 0x5d800bbd, 0x3840b9df, 0xc3394564, 0xf836387f, 0xca577ce4, 0x0e6f4d8c, 0x6de261a9, 0x8f5a1058, + 0xed60b491, 0x6da382ff, 0xc80a6160, 0x535a1664, 0xa0c47123, 0x1a45bb7b, 0x8b6be012, 0x02aca674, 0x3870bf85, + 0x01e755d8, 0x328544a9, 0x8ad17297, 0x544ed921, 0x84ccc85c, 0xbb590d01, 0x2b19dc7b, 0x7ec809b5, 0x6a2586e9, + 0x9cdfd407, 0xe52081d4, 0x6be5cdae, 0x24875efe, 0x38148d18, 0x53c3d28c, 0xd4e09b71, 0x5c7a379b, 0x20fccaad, + 0xef3544a6, 0x5bddefd4, 0x76c5b0f1, 0xad71bcc0, 0x89e768c4, 0xc3a672a0, 0x4e4d7475, 0xa59c4bec, 0xd1e3bb6d, + 0xb2ea23eb, 0x8b7ab085, 0xbd4c9c0b, 0x19823311, 0x7b74c0be, 0x82a18468, 0x3a4a172b, 0x83ff7dbd, 0xeac7da6c, + 0x6ee619ef, 0xfb150078, 0xbdca9470, 0xaedc2fe1, 0x913acaf9, 0xf4bfecf0, 0x6497debd, 0x923ed35e, 0x15e1d9c3, + 0xa53c6c14, 0x961d7014, 0x709e4424, 0xdae7f594, 0x399f160a, 0x8f664dbc, 0x1c46af3d, 0x08e22334, 0x35df3fbc, + 0x1e56b343, 0x7e7558e9, 0xc26bd72b, 0xe8b43a11, 0x222b9489, 0x670cff77, 0x656aa9f8, 0xc2a8acea, 0x95eabc21, + 0x936fbe32, 0x6e796185, 0x22bb54e4, 0x7d31a3df, 0x7e83edd5, 0xba0d30a4, 0x4ecafa5c, 0x89f48083, 0xdee1c5f1, + 0x1032f498, 0xaa1fab5f, 0x7779d8e8, 0x88f43b97, 0xdc5d1436, 0x01d0e66d, 0x30050d38, 0xa23100e3, 0x91196262, + 0x2d7b60b9, 0xb3b4f4d9, 0x20631706, 0x1785cd35, 0x5c4db9dd, 0x64328079, 0x138deaf2, 0x76c833a7, 0x4691ae21, + 0x271907b5, 0xd616e02f, 0x6ca021a8, 0x6ddf1dfa, 0xa238b4e1, 0x80668add, 0x95a020fd, 0x46d59b3f, 0x88340ad0, + 0x1c8db080, 0x4bddef74, 0xe134ea89, 0xd1083094, 0xc8eaaa77, 0x6c67e09f, 0x3f8b8fc9, 0xc77b936a, 0x19da0ea6, + 0x8f4a08b7, 0x219ce9a9, 0xb8e9d8d0, 0x965772eb, 0x7edd8178, 0x7db34e86, 0x6d9e8d61, 0x1f7486ae, 0xcf1c2d34, + 0x995dd977, 0xf923002c, 0xfe79b556, 0x5c727c91, 0xab7734cc, 0x8a14324a, 0x8f8f86f3, 0x61decdca, 0x10ebe231, + 0x487c2710, 0x5ed3b9a1, 0x451fc5f4, 0x9eaae55b, 0x0eabac3c, 0x09fc9414, 0x1455e0e8, 0xd14cd468, 0xe3204db9, + 0xba059639, 0xae6e9996, 0x0eae2ee2, 0x802d1a86, 0xb0b6c230, 0x78c6656e, 0xc86c7bf4, 0x99119dea, 0x4e177a81, + 0x6de6f38f, 0xf00eb765, 0x51807b69, 0x06b28f65, 0xfc800947, 0xae5f30cb, 0x0a477989, 0x22cf17fe, 0x16642079, + 0x81d55cda, 0xc7e221d8, 0xb76fb91f, 0x6e618e09, 0x56bdbee6, 0x32f62bed, 0xb7bcbcf4, 0x4c3625c3, 0x62fcf6b6, + 0x58c8b36e, 0xb4d5fe2e, 0xce54e0b7, 0xfddfe437, 0x22227c4d, 0xc1604da9, 0x3cfe2e40, 0xbfec0037, 0xe17125c7, + 0x19bc7f82, 0x5165c11f, 0x0934c6f9, 0x8ae9f384, 0x58255e23, 0x92925fa5, 0xf05085d0, 0xdbaf794e, 0xbea5c9d1, + 0xfccfd425, 0x1caee00a, 0x77cfdd86, 0xd56657ce, 0x98fc5c80, 0x88c486fc, 0x4a51ea5b, 0xa9cdfbad, 0x13abbd08, + 0xe841426f, 0x6996de7c, 0xb19aea14, 0x521f3a51, 0x0fce948f, 0x5d8b7cd4, 0x0a446194, 0xd32f7aeb, 0xde3d52dc, + 0x6efc2ae8, 0x1e8c42f0, 0x837b5ec2, 0x2aa8c6c2, 0x590616f2, 0xa24f6160, 0x6fcba9a9, 0x41425b40, 0x1b9d0bf0, + 0x1b71a6a3, 0x290bd4b0, 0x9387184c, 0xc123be88, 0x07e5dd53, 0x1b420c22, 0x0980358b, 0x103c14b2, 0xedb15516, + 0x9754ef2e, 0x1debe6fe, 0x871d1f23, 0x2255042c, 0x245869e2, 0x096bf004, 0x3fba94eb, 0xd7f5e6d0, 0x7219029a, + 0x04c08d62, 0x09a98287, 0xcb75d1d4, 0x48f6ad96, 0x0bf4ab02, 0xe2fa5f1b, 0x8f2eff44, 0xe901f278, 0x5bb41df1, + 0x0070deff, 0x7cccc72e, 0xb83c4715, 0xc68897dd, 0x3eb46963, 0xc5d315c1, 0xc9347337, 0x2b6f09d4, 0xbdc20c9f, + 0xa4e513da, 0xae9c82b3, 0x0681e9ea, 0x1bf6637e, 0x6c65f7d9, 0x43ca9916, 0xe414254b, 0x1a233f33, 0x8498d134, + 0xbc1038f8, 0xd824c43d, 0xa04eb41c, 0x8919c95b, 0xcdd20a17, 0xc8384386, 0xa6c5b6ef, 0x9222757c, 0x59f252ea, + 0x910b251e, 0x1b7c1ce7, 0x1a2ddad7, 0x16b80a60, 0xc27b26be, 0x61b87ced, 0x05bd64a3, 0x7a10f5f4, 0x9a6725f8, + 0x44943e5a, 0x91504295, 0xd5195baa, 0x069b8400, 0xe3002554, 0x93e3aef1, 0x8a159534, 0x521da0b6, 0x112da348, + 0x89dfb6d9, 0x4bdd93bc, 0xf83cae09, 0x022ca8d3, 0xedceef70, 0xe058a73d, 0x8b34fd30, 0x0108ed9b, 0x393c768d, + 0xea513968, 0xa7a4f4dd, 0x24bc8c68, 0x7115e908, 0xa9ca327a, 0xce5b2813, 0x9bd63962, 0xbe7fe7e8, 0x75c779fb, + 0x0a7e418c, 0xfba053dc, 0xd5c05b62, 0x5d92e90d, 0xe59eac68, 0xf2cc84ea, 0xb55bd741, 0x91f12af5, 0x8a8f614b, + 0xb38ac564, 0x486006f0, 0xacd9fbcf, 0xa6326a88, 0x367dea85, 0x04f18f52, 0x6e2a8940, 0x4eac93ff, 0x7e7e9e60, + 0xe778112f, 0x3038d7ff, 0x9c0b601b, 0xb68fbc1c, 0x21dd6a51, 0xcb85beeb, 0xa1872a98, 0x3d36ee61, 0x046be3cd, + 0x2526af4e, 0xe8b375f1, 0xba39a5c5, 0x4c9a743e, 0x39fe467e, 0x9fe9447f, 0xb49bddb0, 0xd57c2e17, 0xcc48ab03, + 0x841eeeeb, 0xd03473cc, 0xcb95cec0, 0x29df9464, 0x73f0e32c, 0x12c0eb94, 0x0f8df438, 0xe0f9f06d, 0xa79e581b, + 0x295e2ca5, 0xa5199a9f, 0x9d3f9799, 0x0b486a4d, 0xaa36b5c1, 0x3ffc2120, 0xf537faef, 0x6e5ecd8d, 0x6c1464ca, + 0x529079cb, 0x4358d9f8, 0x7d74b7f6, 0x57b76ade, 0x5039e944, 0x87e31996, 0xb4ee4636, 0x760587a3, 0x9fbc0daa, + 0x17b7fb4b, 0x305afd3c, 0xe92a53aa, 0xa52952c7, 0x0ed3639b, 0x22111f6d, 0x5372842c, 0xcc801e13, 0x73423ec1, + 0x138cca63, 0x85db48aa, 0xda225e17, 0xd5032deb, 0x87bbf6b4, 0x47135568, 0x8aa96302, 0xa3ab07fb, 0x0012f07f, + 0x4c79d9ec, 0x35890651, 0xa1c4c642, 0x8526d4c6, 0xd4cee000, 0xbf904598, 0x00dc73a3, 0xc127100d, 0x5474b7bb, + 0xa5c620d7, 0x8058019e, 0x76b16142, 0x9304f6a1, 0xd4b24436, 0x646cc783, 0x9b0a2431, 0xffccc65a, 0x2a140512, + 0x45e7bd71, 0xce927f62, 0xa8b878b0, 0xb03fc375, 0x21235b4e, 0xa7ce4a1f, 0xf8b8c27f, 0xc75babf1, 0x5429af57, + 0xb2bc174c, 0x43a1a531, 0x1d5081af, 0x619a7978, 0xf6b10b0c, 0x6aaa1887, 0x646e3a98, 0x9f63d32f, 0xf2f40afa, + 0x9703b18d, 0xf8431683, 0xf58bce7a, 0x713b9119, 0x7e3e9e1a, 0x3afb4a40, 0xc3c31381, 0x55622a38, 0xd85862c0, + 0xcc041ba6, 0x985d4e43, 0x22a93e11, 0x99e2dfdc, 0x6c1aa6e2, 0xb2639e43, 0xbd06b146, 0x0f7689a9, 0x5bf6306c, + 0x84e73388, 0xea39079f, 0x53d2d5ed, 0xde6d6a4b, 0x38529486, 0xf0b225f2, 0xa1ca9c1a, 0xfa42554a, 0x69e2289d, + 0x9bb55a7c, 0xf529e0a4, 0xad27d891, 0x22e2753d, 0xeb8ac3fa, 0xed5dc2a0, 0x201805bd, 0x3010573a, 0xcfb4626e, + 0xf9949e95, 0x294bb97d, 0xc85028d7, 0x69da83f2, 0xe1cdcd42, 0x9c5051e8, 0xb582d642, 0xf48e5d13, 0xe5f3e5d5, + 0x0cdd7864, 0x837587fb, 0xaf8c0333, 0x23f57316, 0x7bdb4803, 0xa13d1d5a, 0x82de6011, 0x56a983b0, 0x1fd7f9a5, + 0x517b3729, 0xfdcfdc3f, 0x44eca0cd, 0xe5ef5ce0, 0xdb8d2298, 0xb3f0d3fa, 0x83f75bee, 0x7cef4f36, 0x79538146, + 0x1b953f4d, 0x8c2dde6c, 0x3adac40f, 0xfd2f52f2, 0x93ed7c43, 0xd5bfcf5d, 0xc68d5869, 0xef9e0dd9, 0xf0d4e095, + 0xaaecd6f3, 0x399e8b0f, 0xc6e2e23c, 0xe85aa713, 0xd893d3cc, 0x0239e870, 0x7c19a1e2, 0x485ff80e, 0x4bdf17b5, + 0x4a87e000, 0x9e17343f, 0xe26697f5, 0xd4a4fa7b, 0xacd3df6c, 0x383150f7, 0x2aee1908, 0x091da160, 0x69332800, + 0x6abe3e74, 0xb6efc9f9, 0xce885202, 0x1d0437c8, 0x49fa7e19, 0xcc5f5430, 0x899cb1ac, 0x938fff0a, 0x465670bf, + 0x356c1ca8, 0x2cfe720a, 0x1bdc4966, 0x641686e3, 0x535df1d3, 0xa70885ad, 0x0449d8d4, 0x643274e9, 0x83dccc5f, + 0xe6cb8a85, 0x9a375f89, 0x9ecce45b, 0xa5c754b6, 0xc18fc91a, 0x16324883, 0x3f2a65b0, 0x51dc777b, 0xc2329d9a, + 0x69f48fbe, 0x3918b42e, 0x83afc4dd, 0xb5e8ae5f, 0xe4e1ae9d, 0x39d1aa7c, 0xc672c85c, 0x07e3ce1c, 0x19e90c2e, + 0x501e3d61, 0x3b53e791, 0x153ce045, 0xfbe9605c, 0x6370561d, 0x3186fd37, 0x1522238b, 0xefec5a81, 0x53609db5, + 0xebb76a53, 0x8f956c86, 0x0ba23a63, 0xa019f4e7, 0x40dd9683, 0xd8da4dd5, 0x0c6cb2ee, 0x02fedba4, 0x92aa8dfe, + 0x6c3b6920, 0xd03963d0, 0xe13f23a3, 0x842b350a, 0x67b6d0b0, 0x4297028b, 0xf031eb1d, 0x3e0c0401, 0x645c129f, + 0x216c146a, 0xf4ebda34, 0xae4c659d, 0xb068133c, 0xa1f216da, 0x9654c8ec, 0xa4459730, 0xf3171976, 0xc64b25ed, + 0x97f15d1d, 0x706ef170, 0x6205b7e5, 0xe0e96b1e, 0x109be433, 0xa3890365, 0x9d605241, 0xf211b138, 0x59794517, + 0x84e1bab6, 0xb99ade30, 0x13a1d14c, 0xb23cee13, 0xb77f0cbb, 0xbe3aeff0, 0x1468a1f7, 0x3fea615f, 0x7aa61bd3, + 0x4f5d350a, 0xbf81ecba, 0x17b468f5, 0xdf04d098, 0x851c1d2b, 0x0d5078ff, 0xc344002a, 0xd930587c, 0x3c9226ab, + 0x7b07a622, 0x258bac84, 0x9b1e749c, 0x467d8ed2, 0xe98b7bec, 0x0070ef6b, 0x0a5a0db8, 0x9ff6bb89, 0x844452af, + 0x849a07b9, 0x52479498, 0xac98d0df, 0x546d130f, 0x8902201c, 0xc213295c, 0x5d873093, 0xa30c02e0, 0x0a5de861, + 0xa4f66734, 0xf6c81320, 0xeb3697a2, 0xdfba1e13, 0xa0f2ffea, 0x9b080a45, 0x75fb91e2, 0xc4483efc, 0xa26959cd, + 0x4e0512b4, 0x59a91b52, 0xd2dd3474, 0x5e922052, 0xdf5f1670, 0x0c526374, 0x732e9934, 0x82566556, 0x4e2f27c1, + 0xea1e61bc, 0xe8bfaaf4, 0xf210f537, 0xbc73f834, 0x86e18346, 0xe93b0e1f, 0xe17cdf58, 0x0e9bab26, 0xfb6eab3e, + 0x48df5af1, 0x174b804f, 0xa53be190, 0x3e9026ca, 0x81edebce, 0x60cd610e, 0x05daa35f, 0x6cc15af1, 0xd63fe8ae, + 0x4fdd709a, 0x51dc1c7b, 0x547a7428, 0xbfc3ee41, 0xa62adf0d, 0x4ecf29a4, 0xe3819477, 0xe2ee8361, 0xd1870ba6, + 0x11dc92e7, 0x3a1d3d55, 0x4f3a82a8, 0x63ff0aac, 0x9e14073e, 0xd5cf576b, 0x620bf2fa, 0xbe67c967, 0xded035bc, + 0xaf0f5b63, 0x101f9808, 0x1f21f1fa, 0x087498b5, 0x58f08763, 0xa29167f9, 0x3f39ecb3, 0x9704541d, 0x7b2391a1, + 0x46f5e295, 0x22bfa43a, 0xdbf6b070, 0xac66fc96, 0x7381b4f4, 0x3a03e5b8, 0xda92b40e, 0x5f1f784f, 0xac04108e, + 0xf75b94ba, 0xab9f3adb, 0x8f51ca19, 0xf22a23aa, 0x22a94bfb, 0x9c8940d6, 0x50639908, 0xb7fd8e1e, 0x8c842569, + 0x6841842c, 0x1a6961e6, 0xf0c1ebcf, 0xffe552b7, 0x24301f6b, 0x63a2f286, 0xe6dd6ace, 0x958d9b23, 0x69a4dbe7, + 0xa4b9d692, 0x1c9a276f, 0x221f6cda, 0x5546a287, 0xa0b422ab, 0x26c55fde, 0xa7cb83a4, 0x43dcd119, 0xc12426cb, + 0x46e838f9, 0x555800ad, 0x879ac423, 0xacf59ee7, 0xd21d4343, 0x2f248235, 0x5b2bedd6, 0x719a17c6, 0x89f850e2, + 0xdefa8281, 0xe125c258, 0x3efee3f5, 0x431dc140, 0x23b19ded, 0xfa328173, 0xc88481fb, 0xece2d66f, 0x061aa41d, + 0x33e84f6a, 0x9fdf8690, 0x24793a05, 0xb717f686, 0xee1fb645, 0x19482023, 0x4d2ab2fa, 0x14a7a970, 0xcc1769f4, + 0x03c8f964, 0x5906009f, 0xa25bc2ed, 0x3f834dc9, 0x2d6dd865, 0x82250967, 0xcbe01487, 0x79fb487c, 0x0383c9e5, + 0x4163894f, 0xf8c1eaaf, 0xd95e9bfe, 0xd219cdb5, 0x3790aa1a, 0x42b68c1a, 0xe8043671, 0x96397b90, 0x4aa9c264, + 0x25e1ab0c, 0x8b9089b9, 0xfea83e5a, 0xcbd3f080, 0xf2152f21, 0x23b259c1, 0x777a06d1, 0xddf60daf, 0x676e9e2c, + 0x507cc300, 0xb4fbf9f7, 0x06fae243, 0x01446ecb, 0x0565bcea, 0x2c97db1a, 0xb72e76ae, 0xc7726d3e, 0xf5fcabb2, + 0x241e3a87, 0xc1409ec4, 0x2b909834, 0x2dba5da9, 0xe1c142b2, 0x6fc4216e, 0x3eb735b3, 0x1de46370, 0xd8c4b153, + 0x9235e74c, 0x95f1a8bb, 0x823b3436, 0xfabb4ab2, 0xdfb25f92, 0x04a4caf9, 0x43ff5e66, 0x43ff8084, 0xb4970146, + 0x36c9ea31, 0x8b5305b7, 0xffce5425, 0x1684afe7, 0xf07679f3, 0x33e80a98, 0x9bedfc7b, 0x864bf13d, 0xff443116, + 0x6a109a7d, 0xb262ed85, 0xecbfa931, 0xd534de65, 0x1037393f, 0xa23d4588, 0xd43737b9, 0x334a4bc0, 0x1dc8fd02, + 0xa873bfb8, 0xf19443de, 0x12e4ad75, 0xf6bbd644, 0xfe8ff27b, 0x4f8ac19a, 0x4df97c46, 0xfedeabd3, 0xdcd3ffe6, + 0x195aa466, 0xa37e2ea1, 0x68444092, 0x661947c6, 0x25e26142, 0x16218788, 0xe4e20b82, 0xd421899c, 0x7f047403, + 0xba4f2bba, 0x78496704, 0x3d55f5ca, 0xb4ce7b18, 0x826d7bc5, 0x1fa640c7, 0x2db8763f, 0x7d013bd5, 0xe2842e8e, + 0xf08a5734, 0x7970cb55, 0x52977056, 0x1468e84b, 0x17f23c63, 0x147c34a8, 0x247061da, 0x6e70dfcb, 0xdd84931f, + 0xf1889e73, 0x6a27c02b, 0xed90bf68, 0xd755c26d, 0xd77e9b36, 0x29bf6722, 0x1fd81cc0, 0x0bd1e1ce, 0x9c2a7a1c, + 0x946e689c, 0x864ddcfb, 0xf831de6c, 0xda6ff27e, 0xd4b60a54, 0x237926e5, 0xb976281e, 0xc71c7c96, 0x463dad33, + 0x5890fb89, 0x447a1093, 0xa216abdb, 0xb81bda4a, 0x6d8fde0b, 0x7ce35aec, 0x7c7d12b7, 0x75bbb8cc, 0x26db6814, + 0x4dbf6f32, 0xa0b803ad, 0x4925f232, 0x249cd9b8, 0x94dc7f1c, 0x0bac383a, 0xcdc9888e, 0xf1efb541, 0x29eada2d, + 0x9b73ea1b, 0xa37895f8, 0xe3ca965c, 0x54884c90, 0x4db8c180, 0x4c7a6f5f, 0xdff05ce5, 0x1d7f4846, 0x08643876, + 0xd8525e2a, 0xe1113508, 0x9da18dd7, 0x44ad9023, 0xb32fc7f5, 0xc0b72986, 0x9727302a, 0x9e416bd1, 0x1a5b7f6d, + 0x835cad61, 0xc73b4178, 0xcf4237d7, 0x1c273c47, 0x2ecae3a4, 0x4bb23660, 0xcc89e6c7, 0xcdefcea4, 0xefb288c3, + 0x6d00fda9, 0xafc22c56, 0x0b565ee8, 0x895d5f71, 0xe1339237, 0xd64e139b, 0xf5717ac2, 0x81f552ee, 0x81483614, + 0x8fd74310, 0xdf5fd86b, 0xf3196485, 0xae7973a2, 0x5c1666fc, 0x65865ce8, 0x2eb14440, 0x76dba1fe, 0x33cf8126, + 0x94c8819c, 0x2bbd2b64, 0x309d01a2, 0xd098703c, 0xeca099b0, 0x14f8028e, 0x0ef1375d, 0xaf74458b, 0xa6cf5b53, + 0x6041c7ea, 0x705c590c, 0x793677d6, 0x166579dc, 0xe5c6e06f, 0xd8c3b16f, 0x58daea56, 0x32868ab0, 0x8d85d638, + 0x186bc403, 0xe22e4311, 0x0b2a8ccb, 0x2bbea838, 0x6d532a22, 0xcf9a043e, 0xd7d48a89, 0x9b1d20ba, 0xff7662b5, + 0x42d5c9ef, 0x68fcf696, 0xc5bc70eb, 0x98707aa9, 0xfc5d386c, 0xcb4eac64, 0xb2db1fe6, 0xca4e8c2c, 0x9acfc321, + 0xc3cbee17, 0x7b8ea3c3, 0x1afcff47, 0x37c57a06, 0x4cbb02f4, 0x53618a81, 0xda8314e5, 0x1b8edcae, 0x4fa9c615, + 0x44f0f93d, 0xac6e8b7d, 0x99940852, 0x0acd8d0a, 0xa594d488, 0x3aa57447, 0x214f4187, 0x5ca62789, 0x75330a95, + 0x047447af, 0x0e245005, 0x25330087, 0xd5265ebb, 0x75a10e3b, 0x184ff8c4, 0x8c93bc98, 0x8fab9e71, 0x494046f1, + 0x252e8f5d, 0xd2398a85, 0x9d22ecd3, 0xf0c0e167, 0x0932dbba, 0xcf9aa5f8, 0x72bf14dd, 0xfaeb1c18, 0xfcec65ee, + 0xd92553ba, 0x0ade01ea, 0x41c9e7c2, 0x6f74da91, 0xc26ad2cc, 0xbeb8dda9, 0xd31f347c, 0x9a57db18, 0x836b8851, + 0xd112c5ba, 0x434eb7bf, 0x47e240f1, 0x9fa84682, 0x3e829187, 0x88007e90, 0x3efb0a45, 0x9a016def, 0x869f4525, + 0xc0db1ae9, 0xc000f8d1, 0x593a7e99, 0x6a1d0918, 0x9fa68d8a, 0x824bba74, 0x2237876a, 0x4c39fa4f, 0xb6f3d3ee, + 0xcd692e86, 0xa083fb7d, 0xc2e99804, 0x3add9924, 0x859087a1, 0xca300f28, 0x9cdd1507, 0x8bca10c7, 0x533d1b64, + 0x0a3faefd, 0xb4b93baf, 0x16e8de06, 0xd40ff2b2, 0x8761f760, 0x829b50e2, 0x503215e7, 0x99f7f65d, 0xc2be074f, + 0x2acfdd23, 0x67b36c7a, 0x64916032, 0xbb8ebec8, 0xfef982bf, 0x4465a31c, 0x6f2fb1df, 0xbbf28e96, 0xaf30f2d5, + 0x827359a4, 0xf7a5c4aa, 0xa3301539, 0x14194a77, 0x077f1e46, 0x3e0c9fb6, 0x5a7960c3, 0xab9345f7, 0xd4240424, + 0x194894bf, 0x6fb9492b, 0xee991b63, 0x254088c8, 0x027debc4, 0xe96f2b61, 0x133ae987, 0x420a7103, 0x58155786, + 0xa9249ce9, 0xfd4452a1, 0x45f6211d, 0x361d75e2, 0xfc168d23, 0x8339c616, 0xc17195f8, 0x61aa907a, 0x912442b1, + 0x4af73214, 0x567fa04c, 0x1694aa45, 0x26a477ae, 0x54735a10, 0x86d0d359, 0x09bc8130, 0xbf5c6e70, 0xd548ce40, + 0x491eae26, 0x5b6c18ba, 0x5bff4f7e, 0x431617ba, 0x3377f909, 0xd5753f5c, 0x29f1d903, 0xdc235412, 0x1b59a9e1, + 0x06775362, 0xc4bbe909, 0xc99df228, 0x1c9b2431, 0x2d992488, 0xb69c78ca, 0xb21148cd, 0xe647c75d, 0x05991b5a, + 0x5469637a, 0x49958d25, 0x27846f3e, 0x121da69f, 0x810be935, 0xff341c1f, 0xd08d0508, 0xef07ab02, 0x903da93a, + 0x947fb505, 0x78e7e863, 0x2f835e46, 0xfaf3356c, 0xec302bd4, 0xcaf36477, 0xb82d811c, 0xa2836a05, 0x86e43919, + 0x4016dd52, 0xc4214e9e, 0x9210ff84, 0x0386c4c9, 0x4f286543, 0x9d2c68a1, 0xdc698134, 0x49980c31, 0xab3eac7b, + 0x3fe72f6f, 0x76febcd4, 0xec16283d, 0x0e268589, 0x2af87a30, 0x05d2f583, 0x01fd5ccc, 0xeb3513ba, 0x134d60a5, + 0x500d1f24, 0x4e3b2ba7, 0xb138a551, 0x362f4c25, 0x2d781538, 0x3666f08a, 0xc7b91565, 0x2b8148f3, 0xb751bec0, + 0x2ff77b4a, 0x5eaf744d, 0xc1e81413, 0xa64789d2, 0xdf176987, 0x33f0ea27, 0x36131a5c, 0xa21820d1, 0xe10e4708, + 0x70e5db29, 0xdb976657, 0x6baed0d8, 0x1ab51811, 0xc19bd19c, 0x8c0c2e87, 0x97208597, 0x721e70df, 0x1fdaa853, + 0x81c568cf, 0x8c70d477, 0x16ac74d1, 0xeb724528, 0x8d542f3d, 0x18f76e4e, 0xe0a5f2b5, 0x6bf3d2af, 0x2c466613, + 0xbc6d9524, 0xec4c4aac, 0x616b4cc1, 0x86b7984b, 0x402e35f3, 0xa31ddf8c, 0x9694772b, 0x7afb23b4, 0x68618ec7, + 0x2904b218, 0xe2bcf221, 0x07ec3d06, 0xb4cc8efb, 0xdd9e2466, 0x667e8041, 0xd186491f, 0xb4ef8649, 0x998cc703, + 0xcc131364, 0x07f3f092, 0x5859d61a, 0x77607f92, 0x2322e94b, 0x739b361d, 0x436f1999, 0x7f96dbfc, 0x698f38a8, + 0x081abdb2, 0xd32a8726, 0x27b5cb44, 0x4fa69442, 0x0e1c5113, 0xed0983f2, 0x8918a60b, 0xeab2f471, 0xb705d02e, + 0x43bc9557, 0xd9a34fb1, 0xf6bc9c09, 0xa99623da, 0x6881e981, 0xaa1dd011, 0xa331b0c3, 0x18c33119, 0x62ed7a9c, + 0xced618ee, 0x5d093011, 0x1e120857, 0x87fcafde, 0x5ee4b669, 0xcbd2fc24, 0xbcea185d, 0x8b5c2cc4, 0x98444fa0, + 0x0c5e4791, 0x3c9c5c04, 0x1edd7468, 0xb27e5dac, 0xb08d2328, 0x82e6fff9, 0x2fd7b9a7, 0x14c9b4e0, 0xb977df32, + 0x1137381b, 0x4137f768, 0x5a24fc2a, 0xc68dd051, 0xcb60a650, 0xd051a2d9, 0x4680eb8b, 0xa2b16734, 0xd1d25afc, + 0x64f10275, 0x80bb3cab, 0x1ea86788, 0x2f1449a3, 0x59505589, 0x8ae315de, 0xb4c319fd, 0xaa785fec, 0x9a17f530, + 0x95b1b325, 0xdb3da231, 0xa4944916, 0xf4710f6d, 0x418e3e62, 0x1d864b64, 0x858e8447, 0x5797a280, 0x0d1e8522, + 0x4d187b90, 0xa0c8d62b, 0x21590e8c, 0xbc9920be, 0x7f253b2a, 0x15c3c2bd, 0xfc3226b8, 0x522654c8, 0x82680a6f, + 0xaca4ea29, 0xe4e54d72, 0xe9f86ff2, 0xec45a0af, 0xf2d50acb, 0x53b561b4, 0x5e59d1d0, 0xacdd3370, 0xa6c330f6, + 0xbea6fb60, 0x47988c2e, 0x97905860, 0x2d92c6eb, 0x73d5034b, 0xb7a156e7, 0xa5d4aa5e, 0xfd1a3a8f, 0x9c46356e, + 0x2e6449fa, 0x3e0ae145, 0x487a7931, 0xcf996f4f, 0x9a7aba67, 0x3e58d492, 0xd373690a, 0xcc8aeeff, 0x9b63a51d, + 0x20128a76, 0x09e30b65, 0x7f7d952c, 0x39f5670e, 0x01f1bdb0, 0x312bd25d, 0x1a3b4a46, 0xdff20c92, 0xde614416, + 0xfb9b2938, 0x3a554851, 0x580f7191, 0x30779236, 0xc775b6de, 0x0c53911f, 0x087c163b, 0x9fd79419, 0xcf78e817, + 0x819cad71, 0x4fd36d9a, 0xc4d13e1b, 0x9a14d600, 0x8488d733, 0x7308b084, 0xa5fa43fd, 0x6adef298, 0xe4f3e573, + 0x4b5bcbc0, 0xb92b13ee, 0x851429ab, 0xf24822c3, 0x59dacf9e, 0xdffdd8a2, 0x8400f747, 0xd2105e10, 0xa24787ab, + 0xaf99723f, 0xedc8871d, 0x6ea6c419, 0xb15d3990, 0xb337257c, 0xa407a854, 0x011aa59c, 0xa37fbdcd, 0x3111a893, + 0xfcac77a8, 0xd2552c7c, 0xa2a17fc8, 0xcaa5bf9e, 0xc0a92e2b, 0x1e4a2cd8, 0xd152173f, 0xcf6bf93c, 0x5bd2399d, + 0xad407020, 0x662c4c79, 0x773b0a8d, 0x2dbefa14, 0xac4b4e15, 0x07198460, 0xb7a4d01c, 0x28399e02, 0xe3cb705d, + 0x126170cc, 0x98e4a974, 0xa19b305b, 0x7e961d72, 0xdc2c50f0, 0x6ba2ba7c, 0x2ab1a3bd, 0xb9129663, 0xe23467bc, + 0xb6f9b9c2, 0x27d2a402, 0xd5303905, 0xf0005e0e, 0x6f04a53f, 0x48c9d71f, 0x92edc01e, 0x8a86a2c0, 0x245145f2, + 0x052735e9, 0x8d8d333f, 0x01dcc076, 0x8b7006b8, 0x1e8ce6cb, 0x24fcb6b3, 0x5e465e27, 0x4d5726be, 0x7a8a7983, + 0x8cafb7a8, 0xd9fdf069, 0x05329b28, 0xe7043fef, 0xf45ed0ba, 0x3900a75c, 0x46343dd0, 0x9ea417ac, 0x4383f43e, + 0xf6812d37, 0xe86cddbc, 0x1123b473, 0xc0e6de4a, 0x1af8951a, 0xc061c021, 0x470af5b1, 0x6e8d0c25, 0x6cce2615, + 0x627c7931, 0xc38b40e8, 0xf251906f, 0xb17fcc3d, 0x0614f993, 0xb1650f4f, 0x85d365ec, 0x265aff4c, 0x0da5dec6, + 0x3818c9af, 0x9471ac0c, 0x08e53330, 0xb48a5375, 0xe1bc7704, 0x42a5ed9d, 0xfc79e21d, 0x90df1778, 0x668a1287, + 0x6f5436f9, 0xb6f7fbe9, 0x574c867f, 0x7a9ae7b8, 0xc0a3188f, 0xebe77a60, 0xbee6f87a, 0x088e641f, 0xc3636f64, + 0x70f65ed9, 0x52bf53e1, 0xf2685c1a, 0xae792ae5, 0xe7ebdbfc, 0xc8cc263a, 0x4f7b748e, 0x76b78390, 0xbf4abaa3, + 0xa7e2dd4e, 0x4c2ae76b, 0xc1a35175, 0xf3052995, 0x48333300, 0xa9e04752, 0x930f8720, 0x384bfd67, 0xebad35c8, + 0x5329578c, 0x3acb6e57, 0xfbf97795, 0x66ea78fd, 0xf9c9e265, 0x95ec86f5, 0xb5ab6f04, 0x4c87cc18, 0x080cdfa6, + 0x4b6c80d6, 0x4b911f5f, 0x64d526a9, 0xe04e0df8, 0xc80d65d3, 0x46bf2407, 0xeb49f90d, 0x2f4d608e, 0x88e08bae, + 0x5b34d84e, 0xc4884141, 0xef3042a4, 0x5d31e9a5, 0x1f6e9014, 0x746d4d3f, 0x53caf87e, 0xd6eda231, 0x2613d74f, + 0x04dd928f, 0x5d69804c, 0x45d2a425, 0xf8ca13e9, 0x08f738a1, 0x42ecea0e, 0x8f7807a6, 0x6197e5dd, 0x0c4f732c, + 0xde7e111b, 0xcd412d28, 0x9df23aeb, 0x4db17290, 0xc20faed6, 0x716f448d, 0xdbd90439, 0x06c99b8b, 0x31465cb2, + 0xdb306468, 0xecf497a8, 0xe2b57c60, 0x1836c8a3, 0x94486701, 0x755253e2, 0x7d3680df, 0x438adad7, 0xb86377df, + 0x73fe3bd0, 0x1120284f, 0x50f3fa73, 0xcf573471, 0x9dad524c, 0x32858ee3, 0x53ab705c, 0xebba4e61, 0x507638a1, + 0x9508f8c7, 0x4c1c0250, 0x53473c9f, 0xcf56431c, 0xa6ef87ee, 0x6c6b0984, 0xe990d41e, 0x1bd2591d, 0x17a54cf4, + 0x37f04e3d, 0x7232ea1d, 0x2670c630, 0xe096d141, 0xcdbc688f, 0xb096d754, 0x32d19bd0, 0xacb849fe, 0x688e3673, + 0xac2365b0, 0xd816f168, 0x43cb726b, 0x2cd418e7, 0x0fd583e0, 0x135dd2f4, 0x7735e96e, 0x8c1e1cec, 0x7c7e2b20, + 0x2b5b8f41, 0xfbf0d900, 0xcae4ade2, 0x5e061826, 0xc9d4de97, 0xae34d006, 0xdfe74189, 0xf5144deb, 0xac9da1cd, + 0x8c301800, 0xc50befc6, 0xf0efbe09, 0xec44e019, 0xc95f7162, 0xf211f599, 0xc14b7880, 0xc1b6b7b1, 0x933d1711, + 0xfb522296, 0x69a1261a, 0x25b6ba71, 0xa35944d5, 0xb811b327, 0x2d05d09a, 0x3ba30224, 0xbd02b122, 0x0d2f3cd8, + 0x2e1ba817, 0xc6245ffc, 0x05ad845a, 0x8332ea48, 0xdaaad084, 0x5a9dea6f, 0x7f7eabe4, 0x44c15e82, 0xd45a6cd6, + 0x4579e79e, 0x7ed07ef2, 0x739bc93c, 0x0101fd4e, 0xc0d06abd, 0x2d753b2a, 0x859f770c, 0xba2581e2, 0xa65b6f5c, + 0x8eb432f1, 0x467e74b5, 0xee1ab7ce, 0xaba28b38, 0xbc2c83b9, 0x933d97e6, 0xe92736b8, 0x58df7a30, 0xcece48a3, + 0x93e21199, 0x29876ad5, 0x2e805400, 0x7bae0ef0, 0x7cc73638, 0xe8cc90c2, 0x3417a5b4, 0xabe55e8b, 0x934d519a, + 0xf683c10c, 0xda8f20b1, 0xcf62176e, 0xead630d8, 0xd3956f42, 0xd9644c98, 0x7fa6d945, 0x0d573ce3, 0x616ab784, + 0x96173d7d, 0x6c21cef9, 0x1194d842, 0x69aa4f2a, 0xbe84990a, 0xfcc67417, 0x43f258a4, 0x31687f05, 0xf5f45ce8, + 0xc13cbdbc, 0x36423a18, 0x9aa88b26, 0xe214c672, 0x7cd41ba2, 0xc9c3bc97, 0x71596474, 0x5807ba29, 0xc56f1882, + 0x1dfce819, 0x69d8f0a8, 0xe0e7fb63, 0x74ee7ebe, 0x9824b786, 0x774facbb, 0x284a9bce, 0xc914107e, 0xf62e19c7, + 0xc1d28474, 0xab1bc426, 0xc194e81a, 0x73e0645c, 0xe281551e, 0x273a8b7c, 0xee887be6, 0x72046154, 0x79bc50df, + 0x4e920413, 0x7801f4e9, 0x69247f98, 0x10a1fbc5, 0xabedbe8d, 0xb280ddbb, 0x6e04bdb8, 0xc37cd39a, 0x570d5ad2, + 0xa823a994, 0x401510bf, 0x74549f03, 0x50f09471, 0x1cc3f366, 0x8e13913b, 0x43f804dd, 0xe93c2cb6, 0xa742421d, + 0xd2bb53c0, 0xf879dea9, 0xae02eaab, 0x26f15412, 0xbc1202d5, 0x7df50598, 0x8fba151f, 0x0e0e7391, 0x7e4e62dc, + 0x6ed485cc, 0x6397bf90, 0x89ed2227, 0x7518b231, 0x373c2934, 0x85ac81c8, 0xc1152e39, 0x15fe733e, 0xda25c2b3, + 0x8778ff24, 0x96bd4f62, 0xc6540a9d, 0x3ee7b094, 0xa0deea0d, 0x520ae3a6, 0x965ad935, 0x2f53ce31, 0x3b0ac1af, + 0x73814f22, 0x6230f3c4, 0x669e9a3f, 0x4c66c51a, 0x9a0324c8, 0xf6607ae8, 0x5a7f52e5, 0x450e2673, 0x4f70d605, + 0xfdcdc916, 0x373556e9, 0xe8e09bf5, 0x65d05b2c, 0x3c627e98, 0x9d12661a, 0x0dd2f3d8, 0xd72a9ecb, 0xaef17ac0, + 0x2ce2040c, 0x20ba9bdd, 0xb1c3ccb6, 0xf45c2eb2, 0x6a095b7c, 0xc90c4ea5, 0x0d8517b4, 0x966a8a5f, 0x610d6156, + 0xdb375ed0, 0x422c16db, 0x0af7b7b3, 0xa3bc635e, 0xe633d795, 0xd303777b, 0xf49f4715, 0x388bedfb, 0x8fd8ad64, + 0xe0a56913, 0xece428a6, 0x6f9b7883, 0xdd8b89f9, 0xadf60605, 0x8c101f02, 0xda071aeb, 0x6eb8648f, 0xbee22163, + 0xe81492e2, 0x36229ab5, 0x16228945, 0x56a23358, 0x751edb10, 0x40b5dc53, 0x069696fc, 0x9f522c9b, 0x10d5c920, + 0xcd4d30c7, 0x5e2efaa8, 0xb7f9c851, 0x2a8720fa, 0x8208901b, 0x3911db5e, 0xe4792507, 0x6c95cc4a, 0x230eb7c9, + 0xf2e824b1, 0x01ae84ef, 0x9d863ea9, 0x10c97119, 0x76b96e50, 0x01c8e94e, 0x4911aa73, 0x0e5ed099, 0x657be361, + 0x47b46759, 0xfc6a97ec, 0x126e3e40, 0x689b2011, 0xe1a2a9f6, 0x3afcc3c0, 0x399a5b7a, 0x95df0de6, 0xe97f903e, + 0x326e70bf, 0x0669a001, 0xf303c261, 0x36378259, 0x713c1494, 0xd8fb36dd, 0x3d6f9217, 0xe7b5cdc4, 0xc7a3d0e2, + 0x1ec93804, 0x27e027f6, 0xb763f37e, 0xa6ced310, 0x3a13d40f, 0x4c9c747c, 0xc1add371, 0x1cf2b13e, 0xbea689f8, + 0x3ea942c3, 0x2735fdf3, 0x9f9266eb, 0xb79a6088, 0x6a11d675, 0x9e92659c, 0x27bdad88, 0x9d97a891, 0x6d1e6404, + 0xefe2f9aa, 0x029c11e6, 0x76634035, 0x12031825, 0x5cb2db00, 0xfcbc38a4, 0x1e9a47fe, 0x158f0433, 0x81ab59f6, + 0x39a62e70, 0x61cb6947, 0xaf19deb5, 0x79b31a75, 0xa83a322c, 0x90abf6a0, 0x0d5eaada, 0xb67b7eaf, 0x6f3f251d, + 0xdd6602c1, 0xb12d1f6c, 0x015abbe4, 0x75bcdbd5, 0x8d72e044, 0x919e9227, 0x5d7af91c, 0x2281e6c8, 0x46bd44f6, + 0x9d6bf4dc, 0x86d57e62, 0xf3027836, 0xe88a5f8a, 0x04bf7474, 0x2947a461, 0xdb64665c, 0xc9b02362, 0xd2a8fabb, + 0xe730ecc8, 0x735abcc5, 0x4681e21b, 0x4819296e, 0x2ef454d7, 0xecd66430, 0x319230ca, 0xaf15a055, 0x826645ea, + 0x9b549952, 0x701fb0fa, 0xc8eb0fdc, 0x8c157b8b, 0x2699e33c, 0x10334c4f, 0xe0a2f609, 0x54cb0fbf, 0x13eb390f, + 0x52d8f0f1, 0x9b8f8dbc, 0x774b1c17, 0xc4664a62, 0x70c889c9, 0x22cde0e3, 0xc4c35fc8, 0xc3d7adb9, 0xb55afda4, + 0xa1b8fb08, 0x2e7e631d, 0x66187c28, 0xa7781611, 0xea119b02, 0x21295d4a, 0x12282b33, 0xfcbd9401, 0x591ed703, + 0x1e9e9cd5, 0x89370a49, 0x772edcdd, 0x0a9401e8, 0xbe2d78b3, 0xc92c1edd, 0x94473437, 0x48ae3d82, 0x6675828f, + 0xfd9a0067, 0x40bd0520, 0x99e7f4cd, 0x549b7559, 0x1b9a5023, 0xf12248b1, 0x8b063989, 0x7bb63346, 0xf1da763a, + 0x0ce2019b, 0x3a590b00, 0x8e51c152, 0x2a2bd4b9, 0x7e510022, 0xb258bf2d, 0x6903286b, 0x32d030c7, 0xe85103d8, + 0x51f3dfb5, 0xb8a53b57, 0xef72f64d, 0x5a283a40, 0x6c1ba587, 0xe162b2f9, 0xcffc0a4c, 0x43b37262, 0x28a1da3d, + 0xe4bf9c04, 0x2dbb04c8, 0xaf4871bb, 0x2b9c3235, 0x4b04ce5f, 0x2eb3da92, 0x78dfd704, 0x9ffa7781, 0x17c63abc, + 0x0d122838, 0x7ff09b6f, 0x298f4ead, 0xba492fa8, 0x5d93b57c, 0x0d4b84c1, 0x87ec4bb2, 0xfdbf1249, 0x62087dc4, + 0x2a59b627, 0x52510fb3, 0x659d6829, 0xf8e07b7c, 0xc9d13361, 0x5ec4c254, 0xbd9d1791, 0x189ea54b, 0xae144560, + 0xab83f15f, 0x0c53faa4, 0x5cde8214, 0xfc89370e, 0x877cf8d1, 0xc36b122d, 0x3f13821e, 0x7b997561, 0x4cea4d51, + 0xeaf9f7ce, 0x84361aab, 0x0e5e3adb, 0xf4c8d2e8, 0x3e11728d, 0x954143dd, 0x9c18e5fa, 0x74981453, 0x0c5431b2, + 0x7459c892, 0xe16591f4, 0x559ecb5f, 0xd2cfafb0, 0xc3f6be6d, 0x0f856ac9, 0xcf6b420d, 0xc8a4836e, 0xc35f16ca, + 0xf1fbd940, 0x5bd6280d, 0xc5881039, 0x7fcfae48, 0xc21ef835, 0xa2fd3921, 0x696a2023, 0xe50d191c, 0xe56f78b6, + 0xfcb16c9e, 0x24e61d01, 0xe28a7b4d, 0xc2ceee17, 0x1c2657e1, 0xfe625a2f, 0x5cf72d1d, 0x56292a2e, 0x8738b429, + 0x86c87e86, 0x4b742dff, 0xe7f39c84, 0xac939939, 0x8dfeda8d, 0x50a68817, 0x1c27c966, 0x6133fc59, 0x10954159, + 0x3fdd645c, 0x095313d3, 0xb6bc37a2, 0x8ccf578e, 0x0f4e8dd2, 0x6d2b77f2, 0xe4b6de40, 0x21e42ed9, 0x5f6060d6, + 0x3683a163, 0xcbce9cef, 0xf586349f, 0xcd17e6dc, 0xd8e39bec, 0xec38a008, 0xa12df8a8, 0x5b51ea9b, 0x98905696, + 0xff3e4b39, 0x8579f7b0, 0x564e6c48, 0xad3b900f, 0x50d5849b, 0x98a16f43, 0x0b5a43d1, 0xb45eaa43, 0x97c47fc9, + 0xecb12404, 0x28c559ff, 0xef7e8777, 0x8865f4e9, 0xa3782a38, 0xfd2466fc, 0x05e63f36, 0x00f268a2, 0x10ca6304, + 0x5fe2b78e, 0x12b7f737, 0xa4801308, 0xdc6dfc11, 0x7150d1d7, 0x9b7c81b4, 0x304f01c3, 0x9d63f71c, 0x45f5f9bc, + 0x16e1a3ea, 0x12653f28, 0xf4221cb3, 0x83319522, 0x76c2ed30, 0x16462e50, 0xcbbfb1f0, 0xce1fb927, 0x85fd22a8, + 0x06202015, 0x698843e5, 0x293a871d, 0x131cc57d, 0x07042a0c, 0x37ebfcd4, 0x1f359ac8, 0xbf9a6c67, 0x08f24e86, + 0x999bec4c, 0xa2129c93, 0x768d2b89, 0x1e2ca68d, 0x1c88c18d, 0x57c8641b, 0xda8029a4, 0x4bcadcdb, 0x0dfca7ef, + 0xd75fa6f0, 0x8e0edcd1, 0xb0685adc, 0x24762456, 0xb38567f0, 0x13a7cff2, 0x1e502477, 0xc58db870, 0x2a423920, + 0x65422b74, 0x6799cbbf, 0x4edf16c5, 0x13db876b, 0xd4da0cfa, 0xff08ce96, 0x4473026a, 0x461ded33, 0x6fb456dd, + 0x4f6c2c78, 0xca47f134, 0xbc48f44a, 0x24f30e48, 0xa35c0d08, 0xa8a437fc, 0x9271be88, 0x7109d713, 0xcde61eb7, + 0x49a214d1, 0xeb23a0eb, 0x69f94e17, 0x0636eae1, 0x5f68f732, 0xb1bbf77c, 0x4e278457, 0x1c4a6700, 0x163d42ce, + 0x4ca2c93d, 0x8f16e610, 0xde597f5b, 0x9a3d2530, 0x34adef38, 0x634116bf, 0xf966413a, 0x1e722821, 0x4a9ad89e, + 0xe814e668, 0xf211968a, 0xf79f1dd6, 0x256bc09b, 0x5226ee58, 0xfd4e537c, 0xc4081657, 0x545943b5, 0x60da8d70, + 0x4206aad6, 0xe93eb9ec, 0xd0699418, 0x584dae61, 0x5323486c, 0x9d5ad92b, 0xaf36a3ce, 0xea04927c, 0x65edb2d2, + 0x2b20365c, 0x3a3eb64e, 0x3dbbe5c6, 0xb0aa7c34, 0x00698013, 0xaee664c6, 0x1f023649, 0xa804b1bb, 0x6533b4b1, + 0xee38e761, 0x07ac5661, 0x1f108c38, 0xb020dca5, 0x4bc8ad02, 0xbf0e2300, 0xc2f0d151, 0xcf6b3c42, 0x3723060c, + 0x74ebd3f4, 0x23b570a0, 0x42f99358, 0x6c546019, 0xc6237312, 0xad7830c3, 0x8072f667, 0x21040883, 0x9dea752b, + 0x770d2e51, 0x3eacbab2, 0x493fdb1c, 0x89f6381b, 0xe43767fe, 0x7c0493b4, 0x73b38c67, 0x57348c77, 0xf286e062, + 0x8d79feee, 0xa08640a1, 0xbb13676e, 0xa00d9d9b, 0x9fea078a, 0x6701dac7, 0x82f17930, 0x9bebf986, 0xd4166e96, + 0x74118529, 0x3d3ed1fb, 0x8e0f480b, 0xbe55e418, 0xfda4af2d, 0xb9448c7a, 0x98826996, 0xaeb731da, 0x3064b40e, + 0xb9165d98, 0xa9ac406c, 0x24ecdbdc, 0x5d1243d8, 0x7217f0d1, 0x36ff7428, 0x073eeaef, 0x9b724de0, 0xbeae7f0c, + 0x3b6816a5, 0x72133fb3, 0x40a0bd32, 0x8c56ce6c, 0x22642723, 0x5afaabbc, 0x3a3a830e, 0x5eac1bc1, 0x87645e3f, + 0xe3da956f, 0x49b0e2d3, 0x9d1276f0, 0xb8a93736, 0x983df812, 0x286bb457, 0x7555bbad, 0xec6f1165, 0x94ab191d, + 0xb03773c4, 0x9ad85012, 0x8422081c, 0xa65d371d, 0x90fbbedf, 0x48d3a8a2, 0x2a592c6f, 0x4b2e9f38, 0x14cb371a, + 0xda0bb646, 0x634302ce, 0x024cc429, 0x539ae0ef, 0x3eb34b0c, 0x9e63350a, 0xb86839eb, 0x229d8452, 0xb4f3068c, + 0xb6a6a5c9, 0x33428ec6, 0x6924c6d1, 0xbbfee7fd, 0xb749fba0, 0xa79af912, 0x98259b29, 0x98b0db57, 0x9168769a, + 0x6cbb2aa1, 0xee662b3c, 0xa0496152, 0x200c6862, 0x43391e90, 0xf7f56d84, 0x1b51a5f4, 0x93071f75, 0x12112b77, + 0x0bcd3707, 0x2aa69c9c, 0xa80994ae, 0x635adb08, 0x7783b4d3, 0x469c8f72, 0xf3ad1fe2, 0x0c931550, 0x99650dfb, + 0x9f80034d, 0x9284a66b, 0x45797fe0, 0x52525f0a, 0x79c07e1e, 0x625befd1, 0xca05c363, 0xa68004d1, 0x62065c01, + 0x2a5ec783, 0xe01b0105, 0x06df2f7a, 0x4515f2d4, 0x4db0d58f, 0x0c762a80, 0xa4d6eb72, 0x50a178dc, 0x390fb6c4, + 0xc74e8276, 0xa329d7c6, 0x1dad1e19, 0xf4ab9bf1, 0xfcd54599, 0xd5fbef5a, 0x5eca2d42, 0xbe19e9ee, 0x909f90ed, + 0x8cbd1727, 0xc0fbe624, 0xe3834544, 0xfa184d06, 0x2f61dfce, 0x335e4698, 0xf1c5acf4, 0xabae133a, 0x103729e8, + 0x927659da, 0xaca02c31, 0xdcda3b6a, 0x6e039593, 0x16fab616, 0x404bc5cf, 0x54e17225, 0xfbb070ae, 0x25c7eb5b, + 0xe043b5d3, 0x77e7ba71, 0x19664c24, 0x43a4615d, 0x9c4836d9, 0xe1c9f676, 0x579f25cd, 0xcf254358, 0x63f520e7, + 0xda7f16aa, 0xd3c35f99, 0x4b8952ab, 0x4a02224d, 0xc1f86b3c, 0x66c1146b, 0x4357d0b7, 0x22fcc15f, 0x171dbcb7, + 0x00c64be5, 0xd00ac292, 0xe057b56f, 0x78c71cbe, 0x41b669a5, 0x815f209c, 0xee42d678, 0x4fd8b211, 0x0a168239, + 0xc0eac08c, 0x43833ced, 0xbc29ade6, 0xe3aed42d, 0x1502f11f, 0x1a50d397, 0xef348157, 0xe24bb83e, 0x15bf64c8, + 0xa7526cb7, 0xfb869f63, 0xa9a95451, 0x44eb7d13, 0x4c0785eb, 0x419e81da, 0xf082f050, 0xae9fbf61, 0xc3404f15, + 0x93f8273b, 0xe6dec143, 0x79185c46, 0x4082bfd4, 0x60bc0bf7, 0x8b8800e0, 0x668071ca, 0x094c5455, 0xb3118759, + 0x3fc4ff25, 0x065e7571, 0x2e9dc580, 0x84d6df46, 0x35082c80, 0x82616d7a, 0xf33e60cc, 0x20dfc5e0, 0xa2793075, + 0x5d3c255e, 0x681836da, 0xe2abe900, 0xcbda597d, 0xe981061c, 0xaf1c4a69, 0x8142c783, 0xa86ef7f0, 0x0fe9f14a, + 0x20605d84, 0xe86d227e, 0xd25177b7, 0xf5ef41bd, 0x2791604a, 0x5012596b, 0x2853a91e, 0xff22fcf9, 0xddcc295a, + 0x98e4b3dc, 0x78711dd3, 0x47302589, 0xd6113fda, 0xe7705093, 0xadb2e87b, 0x5af67632, 0xe881e399, 0x3ae4a2ab, + 0xb44fd872, 0x86482f6c, 0x7b58a503, 0x8162da56, 0x41eebf93, 0x8f9f4ad3, 0x974f80b2, 0xcc5fa0c5, 0x2f17a6c7, + 0xd0ec1f86, 0x3c25015c, 0xa1a34c04, 0x93e103cd, 0xc0f7af90, 0x5c5eff4e, 0x3d5671e9, 0x52de7d7c, 0x4d959062, + 0x550c3e15, 0x6896bb7d, 0x9bc87c92, 0x462acc30, 0x6a07fe0c, 0x636986a5, 0x42cc0616, 0xe1bc68e9, 0xa66e3ec1, + 0x4012a5e7, 0x052c21ae, 0xf4ef8b48, 0xa6260f13, 0xee66743f, 0x6672857e, 0x21cab723, 0x3afa30ff, 0x3beac697, + 0x82877cc6, 0x1b9effa4, 0xd2902866, 0xf24b61b9, 0x7413c9c6, 0x422a81c1, 0xe913d30e, 0x31906456, 0x43986f7a, + 0x2193fe70, 0x8b86f1cb, 0x6739ae7e, 0xb53065aa, 0xc26e39a8, 0x5dbf2a8b, 0xeb2cd34f, 0xd57db8d5, 0x535878aa, + 0x83d25fa2, 0x3de85845, 0x3581f41b, 0x74ee8be7, 0x3d496fd6, 0x4faa3377, 0x36882fed, 0xcb14289f, 0x3affc917, + 0x09a4819c, 0x75413442, 0x0064f2eb, 0xd6c4e3e8, 0xca175a40, 0x93d162f4, 0xd588ddf1, 0xfac92ea2, 0x32fdaf9e, + 0x8ae4ac8b, 0x2f7b0bbe, 0xa9796143, 0x97f42651, 0xdb1dda85, 0x3642f03f, 0x752d8a73, 0x0ca4b240, 0x6ec6ea25, + 0xec74d222, 0x8f881eb5, 0x921864a1, 0xf258387a, 0xb637df4f, 0xc7ccf521, 0x69e841f1, 0x80bd71ac, 0x0dc81d8a, + 0x15b6a9e0, 0xd169b08a, 0x299a5f35, 0xa5711f66, 0x4ab06e54, 0x8b16dbf6, 0x4aa797b3, 0xed65da8e, 0x46b565ad, + 0x84ce3183, 0x29c55134, 0xa4871e15, 0x3b303783, 0x8dc32b6b, 0x622a5f8d, 0xbbdbac2e, 0x3d378a1a, 0x8e7150a6, + 0x97fb0d21, 0x92596f32, 0xf0df38b9, 0xa2f756ac, 0xef2e7500, 0x111a55cb, 0x34c4b007, 0x801b7447, 0x05faef00, + 0x55858b4b, 0x6c0fdf09, 0xad5ecec5, 0xeb4f6894, 0x9f2837bc, 0x18605a33, 0x857969c4, 0x57b27771, 0x5c9de940, + 0xa33834ca, 0xcc0e239f, 0x6e91ec0e, 0x50c83246, 0x7f2608a5, 0xfa3d82a1, 0x550d9605, 0xb46bd254, 0x855d24a5, + 0x7b2cb3a0, 0x9a92ecf3, 0xbc66a138, 0x5d57c905, 0x711e6d9f, 0xf37c2670, 0xbb6b1659, 0x69b4e6ce, 0x53679314, + 0x7e9b17ed, 0xfb7e2c72, 0xa2bc517a, 0x05465596, 0x4b0aa071, 0xce6be334, 0x75347616, 0xc482630d, 0xc1071eb1, + 0xd044fe87, 0xce3ace93, 0x33f873fa, 0x78ecdb1e, 0x3e7afd0e, 0xc51181ae, 0xb5efb4a9, 0xc56f4ee7, 0xc043ceb7, + 0x3a38e504, 0x3354e72b, 0xbe893ed4, 0x7449e2a2, 0xaa343606, 0x22c334d0, 0xe111434f, 0x33faea24, 0x875b66c8, + 0x35c82120, 0x9d8de8b3, 0x50dab1e3, 0x77798176, 0xdaf3b1c0, 0x97d4335b, 0x103e4055, 0x7270d6ac, 0x5e5e5372, + 0x84b0808d, 0x082fae08, 0xc515f072, 0x8efabdb1, 0x7be1fd93, 0x1452a6db, 0x9dae446c, 0x31f7e4bb, 0x5ea25d2a, + 0x07c4a8c9, 0x509558da, 0x6ef64390, 0x4d8fede8, 0xaa882fb5, 0x5beaf8e8, 0x204d584e, 0x797348c0, 0x0e52e718, + 0xd8c778da, 0x9043bd15, 0x6ebcde43, 0xf4bdfb2d, 0x1c6a3fe3, 0x451c7886, 0xdf3b201a, 0x987f95bf, 0x75ca339c, + 0x6681bde8, 0xa7eb8a94, 0xfcdee672, 0xc455c4a5, 0x4ae91f89, 0x5e6f0acf, 0x381ac808, 0x9bbdce64, 0x23adc386, + 0xbe4ebca7, 0xbb86f77c, 0xdb402d21, 0x2fb9bbbf, 0xeff254c6, 0xcb4695ea, 0x711ca8a6, 0x4fc40d46, 0xfc97e980, + 0x6d21a4a3, 0x60ce8e6b, 0xe177f651, 0x02947986, 0x4f8ae555, 0xb2b775d7, 0xd588e980, 0x0593b344, 0xd418b0d7, + 0xe66a535c, 0x3e0d4ddf, 0xdaa9b37f, 0x97c31561, 0x38b96e16, 0xb1dfa9a2, 0x5fe30035, 0xa85b63a5, 0x4492dc3f, + 0x673e5521, 0x2fc1c95d, 0x88ea4334, 0x14f3c02f, 0x7be1f94f, 0x176dc3ac, 0x1a2b511e, 0x6664027d, 0xe0757da9, + 0x07407f00, 0x347bd02a, 0xec2aa5a6, 0x412fef19, 0x955fef26, 0x4b08e4fa, 0xa6058231, 0xee2a765d, 0x432a4c05, + 0xc5713e55, 0xcb41257c, 0xe1fd4f01, 0x9e7b4039, 0xf72957d1, 0xdf9758a9, 0xb3d537e0, 0x6dde54a4, 0x8d1e89d2, + 0xc849f09c, 0x208691c2, 0x1fb8f24e, 0xb3d73a1f, 0x660e1226, 0x2d4f338a, 0xe1902e72, 0xe84badff, 0xfa448372, + 0xa3c095be, 0x760d1db6, 0x6fe750ec, 0x6efa910f, 0xb5c785d0, 0xe6a598d9, 0x9797c03d, 0xf9d12567, 0xd34feb8f, + 0x03051680, 0xd9814a41, 0xa29ac938, 0xb4e3aa1d, 0x4ceb25b6, 0xc845ce0b, 0x293ffa9c, 0x526e1509, 0x3d892d3a, + 0x2ad5e67c, 0xaaa95898, 0xbc4518f0, 0xa449b630, 0x46c18a75, 0x3a792fe3, 0xb004c502, 0x449579da, 0x58401d66, + 0x88cfee9f, 0xe6d3c25c, 0x3e486ee0, 0xc9c1949f, 0x08dbf934, 0x614dff20, 0x04a367f8, 0xd6c93467, 0x842bba03, + 0x78017c83, 0x038a4cae, 0x2f171852, 0x4af534ff, 0xebc4f3b2, 0x25f9985a, 0xe9cb1f94, 0x73af142e, 0x5fe4d22d, + 0xcbc076e6, 0xcd4710c0, 0x0a1e9b0c, 0x5a54fa24, 0xf15a75f2, 0x1308447f, 0x890c4bc8, 0x0731806b, 0x7728dccc, + 0xd35a6e3f, 0xd70996ae, 0x97b39332, 0x7794d8c0, 0x93a1f88a, 0x686e8d9a, 0xdeafaf67, 0xbabff83c, 0xe5cb0b90, + 0x4db120ac, 0x2349c698, 0xdd2db098, 0x0a6fbac8, 0x71b1c1c8, 0xc58b9e09, 0x51f2120c, 0x36b398a5, 0xce5585a8, + 0xa8c202ca, 0x9720f71e, 0x8d27383b, 0xf46c205e, 0x29d48df4, 0x5a7fc628, 0x9a9d57a8, 0x69880389, 0xe9c0fad9, + 0xf33f5d6f, 0x5638013f, 0xd8ac9133, 0xd2c8d82f, 0x1b7449b5, 0xc433140e, 0x41d3c348, 0xf79f0c04, 0x0c7975b8, + 0xcdcfeaa7, 0x551c7f96, 0xb26d7b1c, 0x60891d4b, 0xddb89718, 0x965ad7d3, 0xf7371517, 0xd8119b8b, 0x55236aad, + 0x84de2685, 0xb9614717, 0x5533bf37, 0xb35b9801, 0x1396fadb, 0x825a4017, 0x0078005c, 0xa6f3e28b, 0xe1481529, + 0x2ebf3042, 0xa8edb903, 0xe64ee844, 0xe1f424d4, 0x789bfe11, 0x40905db1, 0xc2f44ba5, 0x4ae6e8e3, 0x5016329e, + 0x4fff9e72, 0xffe9d5f1, 0x9e0d0763, 0x3285abf7, 0xbce34252, 0x76a699b8, 0xbf87fc88, 0x7abfce7c, 0x7589fc4e, + 0x00c8349a, 0x10d058b8, 0x1b71d56b, 0x511b0051, 0xb129218a, 0xf2c7170d, 0xfb0a4559, 0x4acb9fb9, 0x10185ea8, + 0x561f297d, 0x01d85663, 0x8ab4b5ea, 0xda84aee7, 0x92300906, 0x73afbe62, 0x5c3d3906, 0x468a468c, 0xe2c2501f, + 0xd3927fbe, 0x35d986ef, 0x3c567261, 0x91957263, 0x8f5649f1, 0xcb8f5512, 0xdcadf9dc, 0xd51b4131, 0x5ac58fe6, + 0xf0c5099c, 0x56a0f980, 0x38cf1385, 0xb368dd90, 0x37f5b0fb, 0x0aefceb2, 0xd8c0184b, 0x27735d61, 0x323302a5, + 0x961aeea0, 0xe609e907, 0x1b890aa0, 0x75304643, 0x397e2ac5, 0xf677459a, 0xf64735f6, 0x991ee84c, 0xf539c0ae, + 0x43656872, 0xf2d6a37d, 0xf36f5bd2, 0x96918ce0, 0x21892d8e, 0x323cfea5, 0x5bc802ab, 0x05339182, 0x209b6791, + 0x03b49885, 0xbf5ddfd6, 0x154597cd, 0x9fc7429d, 0xd54737ee, 0xc5bc7374, 0x104f972c, 0xa43b7542, 0x49836741, + 0x37ec2b89, 0x6017ec3a, 0x09b6b08a, 0x48176ebe, 0x9522d53a, 0x73abe19e, 0x27e5c543, 0x28b45ed8, 0x0d915d19, + 0x1034237a, 0x46c85045, 0xe7670974, 0xa74469e7, 0x02b05aba, 0xf4b9e423, 0x0d0581d8, 0x790b5a2f, 0x42f85da8, + 0x6d4d00c0, 0x42b2f3cd, 0x2d867223, 0x381c4b92, 0x8458af64, 0x8361553f, 0x4c61f5b2, 0x7209defe, 0x5be890c5, + 0x55f62ab9, 0x0ac31c63, 0xb61db4e8, 0xa0474f54, 0xfe39b5d5, 0x614b146d, 0xc87e26ee, 0xd713051f, 0xa08421d9, + 0xc3dbf604, 0x3a5bc5bf, 0xeb20edb7, 0xfcd9a806, 0x68f40a09, 0x60bddd04, 0x617859c2, 0x2723a954, 0x431b924a, + 0xa1ac4626, 0xc53b2885, 0x43974641, 0x5731eed9, 0x9ce77830, 0xb1c262c7, 0x4173c94a, 0xd8d27f76, 0xf9098703, + 0x483950dc, 0xa4af39f1, 0x5156bc01, 0x62759729, 0xc6077b04, 0xd838b9b2, 0xe3c42c15, 0x97782b56, 0xf044ec23, + 0x787c7b67, 0x7e28492f, 0x0fafc032, 0x1418806f, 0x39b71f0f, 0xd451d0be, 0xd8ec81e2, 0xa566cf6f, 0x6e54b837, + 0xa2d47462, 0x5caa86eb, 0x16332f66, 0x8f19c4a4, 0xe999f61c, 0x51d229f9, 0x74d4c1ce, 0x7744a832, 0x4042840f, + 0x8b026293, 0x5e6348d3, 0x6a77be54, 0x184195bf, 0x34b8237b, 0x3f4a9117, 0xabf25a93, 0xf5915c2b, 0x3100df85, + 0x71abbbeb, 0x8a211328, 0x2bd549cb, 0xd1f0933e, 0x651fb179, 0x08265082, 0xf6449362, 0xfaba2b6f, 0x6b9442da, + 0x20d852a6, 0xf5d59307, 0xe60301ba, 0x2dad289f, 0xc3b05dd3, 0x487d738d, 0x07df7f46, 0x28cfdff8, 0x834e8d4f, + 0xaaa551d9, 0xd927a3f4, 0xe02acfe8, 0x0c3a30ae, 0xae9b2e17, 0xbe7230dc, 0xcc30f958, 0xfdca349a, 0x25985557, + 0x9a63e5c2, 0x5b553599, 0xdb5e367e, 0xba511a9f, 0xa5d6af4d, 0x0172b765, 0x6889a243, 0xddea7dcc, 0x14c44cb6, + 0x74f9293f, 0xbe7526b7, 0x4e896b2a, 0x4479be56, 0x6c5c2ac5, 0x95c74a56, 0x8b7b5d14, 0xca73c9fe, 0xe6a80a8f, + 0x88977f49, 0xe52f36c2, 0xb62ad8df, 0x40e023cd, 0x9bbf05ad, 0x435dd28a, 0xf09bffe1, 0x927b1efb, 0x56a9e657, + 0x215cd4b0, 0x5b94a9b4, 0xb6ad1a2b, 0xc65a04dd, 0xb21d8132, 0x0717e0a5, 0xaa1b0cf7, 0x0b14ea7a, 0xa0b5617a, + 0xe8f5228f, 0xe7699efa, 0xc08d6435, 0x40a18a81, 0xc2a3c985, 0x6b0bcca7, 0xc43e3cc1, 0xc972205d, 0xd95061f8, + 0x826354b6, 0x11352cfa, 0xfadb111a, 0xb2f4c7af, 0x25136321, 0x54f8275c, 0x7a439e52, 0x88907773, 0xce89f3a6, + 0x842d8505, 0x43b391a8, 0x45231329, 0xe08fd443, 0xfc11fc9b, 0xe9cbacd9, 0xae15ebc3, 0x01797b49, 0xf63c4625, + 0x814c8e9f, 0xe39ffbda, 0x685f66cf, 0xd151da66, 0x9bd0bfc4, 0xc201bc0f, 0xa6fe841e, 0x0adba9ea, 0xaecbd159, + 0x47c5f426, 0xada48d6c, 0x5842334e, 0x72b4bb62, 0x79467ed9, 0x809427e5, 0x70193661, 0x2c734567, 0xd02c84dc, + 0xc8bcdb0c, 0x6c713863, 0xf835f9b9, 0xadd1bb50, 0xea3dd008, 0x56b2ac31, 0x28d6612a, 0xd14368f8, 0x60ff4314, + 0x84dc28c7, 0x8fe04f21, 0x1c587660, 0xf2356be3, 0x86e7719f, 0x11c8d867, 0x6bc022b3, 0x5336cb85, 0x23f1f068, + 0x60144dce, 0x097f756c, 0x64b68b95, 0x6b47a13a, 0xc494141e, 0x8a8ae7ae, 0xf259794d, 0x8a43b09a, 0x4e900ce3, + 0x8f6715cf, 0x31a6b1ac, 0x349407ee, 0xfb59137c, 0xeeb54c8d, 0xfebb1eb7, 0xa519542c, 0x97865601, 0xfed7fa2c, + 0xa5d26c96, 0xb0c831f5, 0x208c724e, 0xc4d9b398, 0x953114fd, 0x87093155, 0xa00a5651, 0x2c5f4204, 0x1c7ecee1, + 0x2c07b6cb, 0xf6e1185b, 0xb5edf4fd, 0xcd47cdba, 0xb0c0e217, 0xfa85fd36, 0xb0c744c4, 0xe0e97d18, 0x31f4f0e3, + 0x50f0c08a, 0x4c5fba50, 0x6554d78d, 0x88fc7108, 0xa8d5f16d, 0x4ef38c9e, 0xa727e733, 0xd376b269, 0xabd760bd, + 0x5b12c93b, 0xc19e1972, 0x810b8187, 0xe2001d32, 0xcec5b95a, 0x0b8bf038, 0x8cffa43a, 0xe2f30434, 0x78486ae8, + 0x980eb0cf, 0xf5098516, 0xa655f053, 0x3fe35a30, 0x0816a978, 0x180ef164, 0xe558960c, 0x09be9313, 0xee169303, + 0x8320bf9e, 0xc08ef572, 0xc405fa38, 0xc8ed30d5, 0x1b1c8b65, 0x1783b087, 0xdbbc6a86, 0xbf9ea85e, 0xb38fb652, + 0x0e4a3f5e, 0x33e3f316, 0x571820bf, 0xf8d26368, 0x92490647, 0xc0c5c835, 0x055bc8db, 0x93daf9b6, 0xbf57d9d2, + 0x5450201e, 0x3f93edfd, 0x952445ad, 0x98084f0f, 0x659e95ca, 0xcd4f8905, 0xafe08205, 0x24b9b5aa, 0x8a64f9a0, + 0xcecf2a3d, 0x90eecb1e, 0x8fce7f03, 0x8c855935, 0x12ba3a77, 0xc67c6367, 0xf016acfc, 0xd861076d, 0x3fc52e31, + 0xa33fe014, 0x8fb850d0, 0x85d419ad, 0xfc1df227, 0x562b4ca3, 0xfb7892d7, 0x95f0cec2, 0x3d31d752, 0xbb2de376, + 0x06e7d30a, 0x62a7cfa5, 0x0f92357a, 0xda929f51, 0xce683f7e, 0x6767ffbe, 0xdd27b5d1, 0xae8c4a92, 0xbbc13053, + 0x98214405, 0xe223b0ba, 0xcc21845c, 0x426b5899, 0xeb142e43, 0xeba842c4, 0x9c915ad2, 0xa561b2cb, 0x28689dab, + 0x2e887300, 0x43e5fbb0, 0x2c3f0b22, 0xde4cf033, 0xcc1cb921, 0x7188bd19, 0x27ba718e, 0xd681a0b1, 0x34bbe525, + 0x3c4a63cb, 0xef681dd9, 0x2502b99e, 0x0c1a024d, 0x763692c9, 0x11240ff1, 0x24f20e17, 0x1eef9fdc, 0x765bc6ee, + 0xa01cb4e6, 0x5f5c1413, 0x887a6552, 0xcf4a1f6f, 0x97e9e028, 0x50d5733c, 0xca30950d, 0x540001f0, 0xaa699012, + 0x43ddb94b, 0xcf9aba51, 0xca7ca7e2, 0x5034e161, 0x2397d6fb, 0x18bb8564, 0x9cf10d94, 0xd6681392, 0x3dde3edf, + 0x212fa39c, 0xc381d5ab, 0xc9e31567, 0xab0983e1, 0x26d9ed62, 0x9fff9f22, 0xae68fe93, 0x2cd9949c, 0x2a1ab2a1, + 0x97b864f3, 0xd471b600, 0x0e4a49f3, 0xb73e91b0, 0x9106925f, 0xf1c1027d, 0xcd5ee9ae, 0xd0f5c896, 0xc01e4cde, + 0xdee64f99, 0x82463cd9, 0x5b2f9484, 0x2ec62bb8, 0xdca08ec6, 0xb71fec85, 0x1187f724, 0xbd2f3f9e, 0xc270c732, + 0x2cfbda79, 0xbac31072, 0x2000f25f, 0x131f1141, 0x1f8fdca8, 0xde046e4a, 0xeca25860, 0xfdf6955d, 0x542df6de, + 0xfb9d5993, 0x24cbea73, 0x3f8e9a2c, 0x1e6ef379, 0xbab7e5ba, 0x55958dca, 0xd67bf34a, 0x671589a0, 0x8abfdd30, + 0x91c2b91d, 0x61dd0a0a, 0xc462445d, 0x8bb02b8c, 0x09d01eae, 0x6a00e1f6, 0x59290466, 0x606f158f, 0x2e45c887, + 0x3bcc3383, 0x45d59a0d, 0xfd2d42e3, 0xd1baba74, 0xda6c0915, 0xae15d463, 0x1bd47249, 0xe909608f, 0xf288c5f1, + 0x61e97405, 0xe895b956, 0xe7e9a81b, 0xb65e28ec, 0x6c935c56, 0xf12a4164, 0x16680379, 0x57d11659, 0x0505c1af, + 0x3e383e1f, 0x95fe99f9, 0xfae26be9, 0xa481cfbe, 0x82dcbb7e, 0x1697a7bd, 0x5dffef94, 0x04b75ad3, 0xa1318a8c, + 0x4a8fb44f, 0xbbf2491a, 0x2f93f185, 0x41c1a207, 0x6c6e3f12, 0xead2bd0f, 0xd8472f91, 0xced79c4b, 0xbf77cffe, + 0x3ea0c34c, 0x0a025214, 0x80b0c6e2, 0x42576966, 0x37be6099, 0x61a56ef5, 0x033bfeaf, 0x3b3a602d, 0xb6c09d29, + 0x9349be79, 0x2acbd3b4, 0x1c8a9b6c, 0x10edd3f4, 0xe6ce63ae, 0x23a49db4, 0xea855e7b, 0x8d3f05ea, 0x27e1d391, + 0x3840862c, 0x5aae7ffd, 0x3c245eb6, 0x0a3300f3, 0x582231aa, 0xc6403652, 0xe5159837, 0xa388313d, 0x8f2970eb, + 0x5c22d9f5, 0xbe046cba, 0x0d8ec62d, 0x67e0ad38, 0x690c7ae5, 0xa198c2b2, 0xb63b7fc1, 0x4e86a24d, 0xd98f33f2, + 0x883d0e0b, 0xb4b2c07d, 0xcea6983c, 0x420a3ccf, 0x963e8f59, 0x58f37129, 0xb7fabbe7, 0x7724a230, 0xab9a0edf, + 0x3bb0f0f6, 0x3882454f, 0x5f93e83f, 0x2819f117, 0x3c1dddd9, 0x16dc42a7, 0xb2e6ff0a, 0xe891495f, 0xb000d8ac, + 0xb1f48ff7, 0x580e37ad, 0xe152ae2b, 0xc2e1b243, 0xe82dd83e, 0x672ff807, 0x7a692e76, 0x7b572697, 0x6b605e1d, + 0x8f358e0b, 0x2450e6d8, 0x775770f2, 0xba263e5f, 0xf4afda4b, 0xa53e77c0, 0x5b3dbc08, 0xc2971f7b, 0x5fcf8b7c, + 0x57b83568, 0xc0a9b071, 0x3381a03c, 0xe0ad02eb, 0x4205feca, 0x36f55a02, 0xb4ec4532, 0x0016556b, 0x9f31f8e9, + 0x39500a23, 0x4274b752, 0xa4a31a9b, 0xaa13b2fc, 0x9f10f750, 0xfe03ac05, 0x175d103d, 0xdcbe07b6, 0x9c81c1f9, + 0x54d05755, 0x2a0b6c45, 0x17aa6271, 0x795d4a4e, 0xe7708723, 0x3cea77bb, 0x8d8d47ff, 0xebdca438, 0xbdc76058, + 0xf0a01f7a, 0x11a183ea, 0x276f6be7, 0xe8c0ab1b, 0x56fe230f, 0x309527df, 0x2f190898, 0x27fca7ee, 0x6a2ff9c7, + 0x43f1e080, 0x4319e55f, 0x5b620759, 0x335035f0, 0x777453ab, 0x7b7c17e0, 0xb5faad5f, 0x4eafde74, 0xd69b927b, + 0x0a4e7451, 0xa94c26b3, 0x52da5d62, 0x5a6d2433, 0x547a6935, 0x24a3ea36, 0x8ab58f03, 0x74d296e0, 0x4ed3e200, + 0xd1deffcc, 0xa7508893, 0x635ce310, 0x792c3e5a, 0x15de89da, 0x648ecb4d, 0xfedad399, 0x145144d1, 0x807a099b, + 0x37f98c4a, 0x6480e2a4, 0xe93386a4, 0x7f7a2ded, 0x3ebc48b2, 0x276779d3, 0x7532ca67, 0x181fd182, 0x122c5f86, + 0xe8ce2ccb, 0x5ac38f2d, 0x348949c3, 0xf4b38329, 0x02925e6d, 0xd161d1a2, 0x991d3db7, 0x68bb9f76, 0x460b9b8b, + 0x259021a9, 0xed040151, 0x0fba5dcb, 0x57796b20, 0xd710f520, 0x19ffd0f6, 0x3f25ffad, 0x86d5fadf, 0x0f1743a5, + 0xa3508d50, 0x96389048, 0x6168c5c8, 0x3f58e7ca, 0xb62909e7, 0xe47a3d61, 0xe90084f2, 0x7f39021d, 0xfb110215, + 0xdd24fb06, 0x1103d6d3, 0xed5123e0, 0x3e122627, 0x8fcb9513, 0x963cd450, 0x00b7d7d0, 0xdf853fd8, 0x4580b1cf, + 0xe9135f76, 0xe0fb7b57, 0x11ce14f0, 0x2d9b8bdc, 0xac1af260, 0x2ba4c5f7, 0x8f404b11, 0x9e94b547, 0x4c187877, + 0x69d4998c, 0x6b393641, 0x0a1ff54b, 0x95f76958, 0x277436cd, 0x4853c865, 0x1feef677, 0x9c2a6c13, 0xb16f854c, + 0x6ac09864, 0xd363f236, 0x8bbea8b4, 0xa6a32bd9, 0xc93ce0ef, 0x332e36fc, 0x03faa041, 0x10649ed2, 0xe2c64b20, + 0xc0bbbd65, 0x482ebd20, 0xff09881f, 0xe4694e87, 0x68a2b778, 0x01aae1f9, 0xe983f18a, 0x61c3f526, 0x72168352, + 0xe07073f8, 0x6037922c, 0xac3ebecb, 0x0a0fef62, 0x3c5b1d49, 0xababec23, 0xc1550cf1, 0xcbd0f1b5, 0x66d07046, + 0x1b3ec732, 0x25495834, 0xfc42dd14, 0xab3dac94, 0xa01b591b, 0xc5b98267, 0xfb5ecfab, 0x327025b6, 0x31651b65, + 0xb910d5ef, 0x64bf8c59, 0xd5331b43, 0xd5dc6d7c, 0xd0997b56, 0xbc439253, 0xc15541ba, 0x53544962, 0xbad39ab8, + 0xf867bb2e, 0x7a6adf00, 0x2f1291db, 0xbdfc7939, 0xefefe5c1, 0x62c893fd, 0x771eb8c0, 0x8c9e4e3f, 0xcc3f93f6, + 0x70a822e7, 0x69b2b865, 0xdfadbcd8, 0xcf09e75f, 0x96c57e29, 0x69fbe7c9, 0x3fe74d05, 0x60576ce5, 0xf795c360, + 0xff0d83ae, 0xf30b73cb, 0xa147a57f, 0x48bdae60, 0x707ea2cb, 0x7d58ed96, 0xd5d28bbc, 0x0ee48c21, 0x399691ee, + 0xda8a3503, 0xd1593e67, 0x40b713c8, 0x38cd7c3d, 0x723c76c7, 0x8db173f3, 0xe6390835, 0x5f8eb56a, 0x7aab56a9, + 0x33cb135e, 0x4ca5e575, 0xe330ab9b, 0x95395236, 0xafbb8fcd, 0x66b73e0a, 0x106d6814, 0x87d162e5, 0x28204010, + 0x1344c4cf, 0xcb68fde9, 0x5528c97d, 0xfb9938f4, 0xa9f6a90d, 0xebece21f, 0x50418065, 0xf89fcffe, 0xde3e6f6c, + 0xa9a3e2f0, 0x53513435, 0xb13204c5, 0x4ef37721, 0x53d6a2d4, 0xf4c9c6cb, 0x08ac7f9e, 0xf23ca69d, 0xde7ec736, + 0xf28a8105, 0xbd090e5e, 0x45db2cf8, 0xec12db08, 0x430293ab, 0x1e4f4790, 0x8d8b6884, 0x6f31b20c, 0xbb526da3, + 0xfbec9854, 0x7ada59d7, 0xf853ee7b, 0xda5572d9, 0x999e1265, 0x4b8c5566, 0x71f394f7, 0x2cfd5dcb, 0x3c925ccf, + 0x5a0b5974, 0x6aad8ed0, 0x65a55ac8, 0xf9dbb644, 0x53e49561, 0x4b732d33, 0x5e5ca97c, 0xe9fb6089, 0xe71493ad, + 0x76d530d0, 0xb9c6ad62, 0xa31d314d, 0x6867c52f, 0x43946f4d, 0x3785b05b, 0x0ff4633f, 0xb898f175, 0x08ff6888, + 0xc1a0cfe5, 0x4b0439bb, 0xa9abc3aa, 0xe977d5bd, 0x83bfa94e, 0x5ed4b230, 0x6db6ca06, 0x66a3464c, 0x7e5446ea, + 0x527eaac2, 0x64b9a240, 0x8f5beffb, 0x7fba9240, 0x2e0abeb6, 0x85d267b8, 0xe440f35f, 0xfd4905fe, 0xe952078d, + 0xdf06d8ce, 0xd02f1b0d, 0x02cd71a8, 0xf5488931, 0x673ce30d, 0x08838e51, 0xfb88020e, 0xca62cbcb, 0xc784757e, + 0xf8842d67, 0x8e8bf619, 0x19391e6b, 0xdb7e5c63, 0xb11d3e26, 0x001db98e, 0x843eb3b6, 0xf24359ce, 0xf2d63e7d, + 0x7cb0382c, 0x84a94856, 0xf7b96735, 0x45fb66f1, 0x42b2d6f9, 0x282bb2c6, 0xaf51beb1, 0x6d43a2d3, 0xdcd2ac4f, + 0x8ecacc2f, 0x6617a427, 0x0dacffec, 0xfbc6d780, 0xde5bb8e4, 0xd4f3f281, 0x8cc09bcd, 0x6f5a0550, 0x3ac92c11, + 0x809d6088, 0x2ddf10a2, 0x6c212434, 0xc6b4e5b2, 0xd3c0533c, 0x4bf5a8bd, 0xe03a6189, 0xb7b7fe96, 0x11cfa791, + 0x400bed23, 0xed884e1a, 0xf5e2c230, 0x7fe04a9f, 0x3eead2e6, 0x3d88b413, 0x35781c8e, 0x4ec7fc60, 0xf38b73d8, + 0x21b80ef6, 0x90f90723, 0x2b21bcc6, 0x1eb8243b, 0x2859c3c3, 0x221e4b91, 0xcacdee2a, 0x7353c7de, 0x5f367f0a, + 0x64ad6e7f, 0x6706c362, 0xa78283d8, 0x9bbbc085, 0x9e63526e, 0xb3611e4c, 0xc705d5b5, 0x73bf6c1f, 0x7e3f65df, + 0x1b41cd33, 0x1ee672af, 0x48c885a1, 0x7e449e8f, 0xd7ba6e13, 0x25d4c43c, 0x936bbac1, 0xdfe3f5bb, 0x967c95a1, + 0xee30b2d4, 0x5203fbe9, 0xc64259f7, 0x7f495bae, 0x701fd995, 0xb73d5c61, 0xabdcb2a5, 0xa69a5c29, 0x583a34a3, + 0x6603ec4f, 0xa22675cd, 0x5c3d5145, 0xcfb1852c, 0xd1bd8d49, 0x1cb440e6, 0x359b7a56, 0x116846f6, 0x9768df8a, + 0x5bf1d516, 0x68670d2d, 0xdecc1ae1, 0xd0cf0603, 0x24425642, 0xe98be87b, 0x5c3a84fd, 0x679741fc, 0xec3172fe, + 0xa09b090e, 0x9590bbac, 0xc4a525a7, 0xe5bd8eff, 0x2eafdf8a, 0x8c262bc1, 0xe6af940b, 0xacb87513, 0xc50d799e, + 0x3daaefe0, 0x1001919e, 0xa5e57d4b, 0xd0bc69f9, 0x593ff03f, 0xe012051d, 0x1cbfa1ac, 0x53f7ae9c, 0xbba4493a, + 0x4ccd48ef, 0xd02d642e, 0x6501d691, 0xdecfe487, 0x7bd3245b, 0x4749aad6, 0x3f3cd0c9, 0x0272c2ee, 0x8bb2e309, + 0x2ef9a699, 0xd6807a54, 0x34cf2f64, 0xa34ee930, 0xa1037842, 0x24cf2ae5, 0x838feeca, 0x1ea6c13b, 0x5e417f97, + 0xced475de, 0x2d5588cd, 0xffc9d726, 0xeb806af7, 0x686954b8, 0x099f3159, 0xf7dc0ebe, 0x068668f5, 0x71360cbd, + 0x8d6e456e, 0x29a04358, 0xa2bcf954, 0xff016d43, 0x86798b54, 0xb75a3938, 0x570c7915, 0x9b08545a, 0xbba72163, + 0x3c3979b9, 0xf71d3d7a, 0x05170395, 0x9c369d70, 0xa0a1c082, 0xa049b2fe, 0xe3e29203, 0x1bb74a2a, 0xc2d218e1, + 0x7d24b8f4, 0x794b7e8a, 0x950894a4, 0x0a9de754, 0x3c9e8cf4, 0x6bb14be0, 0xd2fc9ce5, 0x59d9259e, 0x00a9455e, + 0x6b4b3706, 0x268b16da, 0x46450788, 0x96b93c93, 0xf06c9cd6, 0xccf3cb5e, 0x5d19014c, 0x18604716, 0x2d5dce63, + 0xe3d301de, 0xde1c2449, 0x5beeda15, 0xc708bf4c, 0x4a6b46b7, 0x8de27c9c, 0x3fef0d81, 0x341e02b8, 0xe96058a5, + 0x0d16bbb9, 0xcd93e67c, 0xcc5573df, 0x30fb7e9b, 0x0b5f90e7, 0x2556173d, 0x2673217c, 0xb5e331db, 0xdb94041d, + 0xb581cd35, 0x98bfaed6, 0xd78ebfb1, 0xcb9704d5, 0xef0f3df2, 0x5bd4d897, 0x79352a4f, 0xc5ad7128, 0xebe5bc1b, + 0xea6b501a, 0xb0c657e5, 0xa3b20afd, 0x4b36898e, 0x4ed3ce8b, 0x140b13d6, 0x2d374b62, 0xede807be, 0x3aa53487, + 0xd272071e, 0xdf545409, 0x1010a65f, 0x8a941b07, 0x468b03fc, 0x157a1e0c, 0x9c7f8976, 0xc928fc07, 0x74db5e8c, + 0xc58ca749, 0xe24af0c3, 0x33221e9d, 0xe44e8eeb, 0x7e3c611d, 0xb05f19aa, 0x7946da9f, 0x62eb5225, 0xafe8262f, + 0x8579d8ba, 0x11127313, 0xfa242349, 0x134fc0c3, 0x143bbb55, 0x9ed95e2e, 0x5e9da7bf, 0x7dd30f95, 0x1648c31e, + 0xc43a2361, 0x3809d471, 0x44cbaec9, 0x531efcca, 0x5b371e76, 0xd8d5704a, 0x4d005dd4, 0xb534931a, 0x6fa57fa5, + 0x5372bd1a, 0x6a262307, 0x6a7573ca, 0x1887ee2e, 0xd779e6f4, 0xf125472c, 0xec0f68d8, 0x6546ee73, 0xaba16dcc, + 0x0fe9ad75, 0xc0177198, 0x2e61c0cc, 0x6bef5d96, 0xa5d5e392, 0x19346ea0, 0x7a67405c, 0x36449e71, 0x161d2b8c, + 0xae68440a, 0xa19d56a0, 0x51f2786b, 0x9087238d, 0xd45193c5, 0xacc5b8e4, 0xf1669bc8, 0xc3d180a7, 0x0b2bad95, + 0x9973cfaa, 0xf31138f3, 0x761446d6, 0x2c475dc5, 0x07cadcef, 0x46061590, 0xb65d6962, 0xe9ae0ecd, 0x5fd03588, + 0x3dd10a36, 0x6d756278, 0x49fc2a82, 0x5eb935e6, 0x1b6d1e8a, 0x4e0e6408, 0xf2aed9e9, 0x696790da, 0x8e5c477a, + 0xe4dd6ecf, 0x2ac31ec0, 0xb6e81dd3, 0xe44277e0, 0xf6b5ef4e, 0xf295935d, 0x3d138609, 0x97313f16, 0x1002cd27, + 0x62cd0469, 0x67d244d3, 0x1c9774a0, 0x0f306af4, 0x2d48b1b8, 0x969b5326, 0x1c765c40, 0x7d6325c2, 0x4a3d0edd, + 0xf58b87c1, 0xd7dbd23a, 0x35234ca4, 0xebc71558, 0x781b9488, 0xd09b53bf, 0x0406f9f1, 0x4e351c87, 0x5c81e91c, + 0x47e343fb, 0x5ecaf0f7, 0x2d59f11b, 0x2fedfa8a, 0x861dfaf3, 0x47203a82, 0x90f16286, 0x49f4e19a, 0x8fa2a817, + 0x7ddadcc5, 0x18a47f03, 0x6157d3e6, 0xc1e29869, 0x6c7fc01b, 0x15805237, 0xde9e12fe, 0xc6de148b, 0x84f9da68, + 0x73ae7519, 0x495026bd, 0x6368b9eb, 0xcf0d9438, 0x11e5b2f1, 0x28471eb6, 0x4bb848e1, 0x49e35d64, 0x04154604, + 0x9228233c, 0x160f40aa, 0x34a1dfb4, 0x4b463caa, 0xaebf49a2, 0x5127660a, 0x75283011, 0x317d8b56, 0x334bb52b, + 0x8b0b3acf, 0x89f70751, 0x84bb224f, 0xb0cd7ea2, 0x4ea97450, 0xacc90f6d, 0x48ea818b, 0x878f18bd, 0xc863ff9e, + 0x7bed8441, 0x0180b027, 0x73060125, 0x53e34a6e, 0x4f2f4842, 0xa5ff8d33, 0x919a77f7, 0xeab92a2e, 0x109f9056, + 0x7244c8f4, 0xa79dd414, 0xe8140ab6, 0x043b9cb9, 0x04a5466b, 0x18f819bf, 0xb0dd98ba, 0xc71159c4, 0xc3238a8c, + 0x7826b0e5, 0xf3196831, 0xde2e65c2, 0x40b8705f, 0x2a010a31, 0xa11d1076, 0xeeadc001, 0x411aaf60, 0x48e0ab47, + 0x0c7b9cd5, 0x7f03395d, 0x2db7f9ab, 0x912b396a, 0x9ebf8392, 0xa2426ede, 0x81955e56, 0x12e5ed3b, 0x4366845f, + 0x7b0cd446, 0xcee5a2f0, 0x83165798, 0xa6e684bb, 0x07f11a92, 0xc790cc30, 0x4142373b, 0xe38c82c3, 0xe96a850f, + 0xff131aa0, 0x21b41b69, 0xe70deac8, 0xe5cc9077, 0xf3babfe9, 0x0d5ffb06, 0xecb62fad, 0x885b731f, 0x108e62cf, + 0xaa2dc1c8, 0x3bf2d693, 0x7c5db77e, 0xf2041486, 0xa9623302, 0xa9612122, 0x39a42776, 0xac7af645, 0xb2f0dda3, + 0xd912c5c3, 0x821232f7, 0xb000f7e3, 0xc3c892f4, 0x2b91d5cb, 0x8eaaee1b, 0x917a521c, 0x12fca2f8, 0xcbfb8ec9, + 0x206e37cf, 0x3059dff7, 0x3ed6cf49, 0x3007be19, 0x487789bc, 0x906613fa, 0xfe51a2c8, 0x9105c19d, 0x02db3d3d, + 0x99f99ae6, 0x8c91f76d, 0xb4aa3a4f, 0x8da684e3, 0xef8cda73, 0x495988ca, 0x17a5b4d2, 0x6e08f748, 0xd4c0540a, + 0x6047f152, 0x83fdddc5, 0x9ae3fad0, 0xe445e1df, 0x79e37489, 0x3419e20b, 0xb55a4e48, 0x602bb292, 0x4d122c51, + 0xf7c157a4, 0xe5324517, 0x7de05c6a, 0xbfcfbe52, 0x9a6db901, 0xb2faacae, 0xdf28b4fb, 0x99884380, 0xf40617eb, + 0x7f5e332f, 0xf6ca98da, 0x51bbe3ed, 0x21890623, 0x57f88289, 0x6890b698, 0x63d0bdb1, 0x913c304e, 0xbcdc81ee, + 0x2039a0e2, 0xed3c9017, 0xdeabe993, 0x678c6876, 0xa9dcac50, 0x30fd521f, 0xc37ee2c0, 0x7c71dfc4, 0x140d673c, + 0xc42fb7f2, 0xed41be14, 0xbd8697df, 0xe6869913, 0x0fffdf2b, 0x60e5c280, 0x0cbae670, 0x72a693fa, 0x822682d7, + 0x8d4c6a24, 0x5ea3ceea, 0xd88163a0, 0xcf0b2191, 0x06bf9b42, 0xf84b56aa, 0x7a1c71e2, 0x4d79eee0, 0xb3afba3c, + 0x90acb2ca, 0xd7b77425, 0x75ddfb1c, 0xddb81634, 0xf6690eac, 0x5627e82b, 0xf7af2ef2, 0x47e08218, 0x77ee7350, + 0x9cbb2199, 0xaeb032b8, 0xb14898f0, 0x7a5f4416, 0x7e023bae, 0x8ed3b983, 0x4e8cd8f8, 0x3c4d2976, 0xd207b4f8, + 0x44ef9cbc, 0x58f25524, 0xf8bd0fcc, 0x012457b6, 0xe0d9519b, 0xc11b3ebc, 0x811c1850, 0x448f85fa, 0x43392ce3, + 0x06fbf275, 0x076159df, 0xf38715d8, 0xa5fc3516, 0x87029c6d, 0xa8ee1e5c, 0x015c08bb, 0xcf74bce3, 0x96abe6d5, + 0x96f2fdb5, 0x0e7fcf8e, 0x3c8c52cd, 0xf314ced4, 0xe4e72158, 0xa34f3e6e, 0xc42c6784, 0x22984fea, 0x96e2b88e, + 0xed864eba, 0xff9d357b, 0x44eef33c, 0x3a8ff44c, 0xfc2b1706, 0x8c910400, 0xc9b9a5e6, 0x41dd6bf7, 0xad8700c8, + 0x9615b90a, 0x5c79a769, 0x54ceda47, 0x8f7a853e, 0x380cc0cf, 0x7b84ee87, 0x3a2d1b1c, 0xe79e1f4e, 0xab1bba7e, + 0xcbfb5c4c, 0x29741b33, 0xdba2d793, 0x42575c27, 0x7d305c6a, 0xc66574e4, 0xa9104cec, 0x910a2e0f, 0x3e756362, + 0x415cdb75, 0x0cd74136, 0xca636c5b, 0xc30af645, 0x846b3b6d, 0xe50627e8, 0x7f691c86, 0x49aad5b7, 0x368cc045, + 0x7a2e369a, 0xaad546da, 0xfaeb6a2b, 0x20eb1aa0, 0x569a47cd, 0xc65cf446, 0x631d126b, 0x79b82964, 0xff0dd0e7, + 0xfe89409d, 0xf456d7e6, 0xb4ee2efb, 0x59241b44, 0xd3670ed6, 0x24b83d4a, 0x383fc147, 0x09c2fa4d, 0x599764aa, + 0x3ecfb91d, 0xa11989e2, 0xbc7793d4, 0x57e7fd23, 0x35578c7d, 0x6aa53eda, 0x5d5e4d2b, 0x7b737120, 0x016d1b7b, + 0x77405dba, 0x1d3108ba, 0x90739045, 0xb1c34351, 0x0f4b0681, 0xa1f75511, 0x297a2134, 0xfc29bf79, 0x828e069e, + 0xdea1f473, 0x9fc954ad, 0x7f8e7d52, 0x3eca5eb3, 0x25b748a7, 0xd14b7fde, 0x0e3a1a5b, 0x2d4b7f23, 0xae9bcf30, + 0x18fda69f, 0xb00d9425, 0x099b7955, 0x73bfc078, 0xe576a41f, 0x14198958, 0x1f91e4a9, 0x98f1c976, 0xe74ada6f, + 0x5da7d8a0, 0xf5a233fc, 0x0a46abed, 0x38cef640, 0x5c663924, 0x5b9baff2, 0xa136df83, 0x9d8cd9b6, 0xb96cab1b, + 0x88955a65, 0x26434aea, 0x93f31150, 0x00795034, 0xb603d99a, 0x5bd31b0d, 0x2ee96a9f, 0x1b26b5e8, 0x8bead2d2, + 0x956d6ec2, 0x86b162b3, 0x08489439, 0xb513b581, 0x323a6e1c, 0x3e29c06b, 0x28c7d46b, 0x6f39e909, 0x265c7aa6, + 0x06103174, 0x6f9fd262, 0x0f192052, 0xe58fc9b3, 0x8a7dfe7c, 0x16cc4d1b, 0xa671a57e, 0x1bd422bf, 0x7ecf4154, + 0x12554c9d, 0xccb29ed8, 0xb58095c4, 0x15debd3a, 0x2de709ce, 0x069754e3, 0xb7a1d692, 0x4273728f, 0x238956d7, + 0x9f5ae845, 0x23577b00, 0xf8be14f1, 0xf277e04a, 0x2e3cdd13, 0xcc0dc856, 0x453571a1, 0x32fdd383, 0x018fc1b4, + 0x14e1e44d, 0xe99447ed, 0xa828a448, 0x8b2e9d22, 0xd385550c, 0xcfcf8a74, 0xe216b330, 0x098cd96a, 0x5dbb7482, + 0xa8d484a1, 0x3aebb1ce, 0x706fe870, 0x02da3ea6, 0x381e06fa, 0x549b4424, 0x166a1e5d, 0x61b2095c, 0x2ddad64f, + 0x97262b49, 0xc7d1f427, 0xf5a492b1, 0x4c59f114, 0xcd77e6c3, 0x775b7a58, 0xe5736e39, 0x74874421, 0xdb9a3f21, + 0xcf76d33f, 0xf4bec924, 0xaab56dcf, 0xd5bed2f4, 0x53a21a20, 0xe5fea803, 0x6e5b995c, 0x15b3168e, 0x508747cc, + 0xdd310c10, 0xa58ade47, 0x7deea71e, 0x21b9ebbd, 0xd3e80400, 0xfe608236, 0x6117b845, 0x2be5f565, 0x62956e1c, + 0x521ae828, 0xb558fe67, 0xd6517b21, 0x3ce8f3b8, 0x79fcf335, 0xec85261b, 0x2c5261a3, 0xb80f7b57, 0xbc0f2803, + 0x919d0a5a, 0xd352741c, 0xbe14b17b, 0xf50591b8, 0x93b87be6, 0x51d45a91, 0x5642e541, 0x8f0a0687, 0xb9cb2b2f, + 0x79c10278, 0xe7d95b26, 0xfc562aa4, 0x284f557d, 0xef2e6381, 0x23258532, 0x43de97da, 0x5ea3cdb5, 0x18f31213, + 0x136b0622, 0x3fff4e58, 0x4da7ad18, 0x8ea621f7, 0xaab0c4c9, 0x5929bc62, 0xe253fc95, 0xc0f5ff8e, 0xca3a1bf5, + 0x247f4389, 0x1e7a586e, 0x1a73a04c, 0x82f3307d, 0x9af8b542, 0xc7792075, 0x27284e6d, 0xbfd26b5d, 0x07931519, + 0xe6e45466, 0x35ba3adf, 0xdd8bcc9c, 0x904bddd4, 0x45d4e774, 0xf69d676e, 0xd27d6a6a, 0x555ba0af, 0x3054eb8a, + 0x6374c678, 0xd7d2736c, 0x04954e93, 0xe22c9200, 0x5f5bbbba, 0x9a273aad, 0xb16d15f4, 0xe66e2b8f, 0x91ff2d67, + 0x288dcafb, 0x8e8834b0, 0x6e2061d1, 0x05cb5e85, 0x0ca6c7ed, 0x7adfbed7, 0x3acac017, 0x9190e629, 0x29146ee4, + 0x71dc5bf7, 0xa5d552f5, 0x48321145, 0xdfbfa0f0, 0xff96ba1b, 0x7e06f032, 0x01cf6cb5, 0x7c0c283c, 0x7fc24f34, + 0x15bd63e0, 0x961df8a6, 0xc58dbee0, 0x5439db60, 0x45fe6f43, 0x8f5a117d, 0x00e156e2, 0x9113b4e1, 0x9f86ac59, + 0x458e5199, 0x03acab6c, 0xa293fb88, 0x1a920eae, 0x199f61c6, 0xa89eebd6, 0x5329ee4b, 0x93c3f59d, 0x08f97ec2, + 0xd5b58d7f, 0xb2924450, 0xfc9b6325, 0xde0ca0fa, 0xdd107ba1, 0x5bfecc53, 0xf80ae5d5, 0x83fcb33e, 0x1e365a4b, + 0x708a0a60, 0x558ce779, 0x5ea1f32f, 0xf6c05d1c, 0xef0b31db, 0x32bd323a, 0x495e3bce, 0x52aa3afb, 0x63e79fef, + 0xcb8fd79f, 0x072adfdc, 0xd2682bb6, 0x387d0198, 0x240e4bc0, 0xe2465c51, 0x3ec6a17a, 0xfe05d6d7, 0xe0f5628f, + 0xe641cd23, 0x4b9e4599, 0x7396d106, 0xe570b629, 0x40922350, 0x0832c414, 0x4e1e617b, 0xb0186376, 0x39af1b07, + 0xe33f0250, 0x06e6dc9c, 0x1e3d53ac, 0xe689f087, 0x05fa6346, 0x2d996eb6, 0x8da39fc9, 0xe6d16f5c, 0x55d63001, + 0x42bf5d57, 0xd319cff1, 0xe054d5a6, 0xd0f0cdbb, 0xdfdeff50, 0xaa77f933, 0xc8eb49e3, 0x10ec63a4, 0xb4229d82, + 0x985a42e0, 0xd2e2c336, 0x53db26bd, 0x5925c43f, 0xdde81244, 0x25fb6d82, 0x003cdb44, 0x3b67accc, 0xfc283cbf, + 0x3714ad09, 0x7173d13a, 0x1c1ad729, 0x0f8a0a81, 0xe4289284, 0x2469a6e0, 0x1f5ebe53, 0xb0f17ca5, 0xb83846e9, + 0xba30c448, 0x4ab745fd, 0xc98a3832, 0x257aecb9, 0x1556509b, 0x66fca7f1, 0xf326b6ae, 0xc2c8edc8, 0x2c8a5265, + 0x0623bc38, 0xd75d517b, 0xae764039, 0x3ac0df8c, 0xd575578b, 0x6a080deb, 0xc28a3c06, 0x9dff7d0f, 0xe9cd9808, + 0xf524d19c, 0x7a324fb2, 0xfedb8e60, 0x2a6a11df, 0x0bcc58e8, 0xc5e31b22, 0x90a518ea, 0x4d645224, 0x90980559, + 0x90007dde, 0xea991bcf, 0x78a25089, 0x759d00a7, 0x1bf6a536, 0xc204e54c, 0xf1ec9737, 0x893d06e9, 0x091ef58a, + 0x9ae39bca, 0x6ad13231, 0xcd06a208, 0xa34ba0ff, 0xd125318c, 0x339e93fd, 0xf771bebc, 0xbf330099, 0xbb8daa56, + 0x5f0fd353, 0x60324c34, 0x9be87dc5, 0xf6f827e8, 0x618b5be5, 0xcfa0605a, 0x2f1456a5, 0x7833447f, 0xe970e97c, + 0x506dc5bc, 0x8ba7544c, 0x68a87111, 0xf402b673, 0x056efb30, 0x81b4f634, 0x34c15816, 0x1f731eec, 0x61c59f30, + 0x47b4dbaf, 0x655708b9, 0xd85960da, 0xfe8d60a9, 0xeefcb0d7, 0x253d034d, 0x7c161093, 0xd7aec687, 0x2479c71c, + 0x97115c36, 0x899d7a63, 0x750497b5, 0xbe8d00f0, 0x69148363, 0x4fb5e2a8, 0xad674522, 0x447b4e0a, 0x2f85c536, + 0xd2ca1e79, 0x668180fd, 0x19c72c93, 0x3e03730f, 0xd420cc2c, 0x021f7d8d, 0x84ade3cd, 0x9b94b17a, 0xcc05a2ec, + 0x937f4f04, 0x44c063c5, 0x4fc1d601, 0xb3ca6dc2, 0x4a9d3c17, 0xf10eb22f, 0x7276c51d, 0x69ae90e1, 0x60cacba7, + 0xdd07d0c9, 0xe718ee10, 0x14f5c92b, 0x281a88af, 0x2337ac7a, 0x47474687, 0x401cd6e3, 0xd13e71b2, 0x705b5ec6, + 0xa61ddae9, 0x576b69ea, 0xf5242f03, 0xe71ba432, 0x7419bf82, 0xa0a72af1, 0xfb779854, 0x1dba7c50, 0x2f4e4cac, + 0xa7af1421, 0x2f8dd32a, 0xf513187f, 0x97d970e7, 0xfceb9fb0, 0x5b7d6c24, 0xe64d1ec9, 0x56495fc4, 0x86b44038, + 0x513c0793, 0x3c4f2713, 0x0b869995, 0xe738a11f, 0x6aa0a04c, 0xd991b8fc, 0x663315e3, 0x3c748fc3, 0x6b90c962, + 0x48c68374, 0xa64e2947, 0x8e237e41, 0x1f8a8317, 0x9cf9eac3, 0x0bbdc6ff, 0x971e1ffe, 0x0b1e98d4, 0xc0526681, + 0xa0fc7a92, 0x0f3d110e, 0xf3031666, 0xbb5684d6, 0xd854f3b7, 0x01794718, 0x64938613, 0xe38a6940, 0x2d92d1de, + 0xb2896672, 0xa758a06d, 0x19af26ca, 0xcfcfac6b, 0x1cd46113, 0x3cf6341e, 0xbec5ac75, 0x92e44094, 0xd5702e21, + 0x0deaf7f6, 0x377e17f4, 0x253dc76e, 0xfb1786ce, 0x921cbdff, 0x08bd3408, 0x58f74343, 0xd9a639ba, 0x42f83a0f, + 0x2019beb0, 0x56778142, 0xe3cdab53, 0xce81e974, 0x6e87f9ed, 0x692c1ef9, 0x32c2ea36, 0xd8860d6e, 0x869143a6, + 0x73af2c99, 0x0d12f6ca, 0xb1539efd, 0xa0a03a5d, 0x68807da6, 0x176025ee, 0x5bec0646, 0x9f93a2a6, 0xe79a58d1, + 0x4268d928, 0x83806a8d, 0x1717c760, 0xccb2ff48, 0xb2a774e1, 0xec46a4fd, 0x6886a6c5, 0x53bff6ec, 0x07c00aaa, + 0x08d5690e, 0xee80abaf, 0x84559ebb, 0x9ebfdd4a, 0x8b855cb3, 0x97804e3a, 0x76c1e531, 0xeebf059e, 0x27b41c36, + 0xbf6618b9, 0x05a43cfa, 0xf0941c88, 0x33513f11, 0xdf045798, 0xf53f17db, 0x372daf90, 0x575c6f0c, 0xdeb77c7d, + 0xf8f97dd7, 0x46a4935a, 0xdb60065b, 0x6dc6138e, 0x2884c00d, 0xc82fcf20, 0x44696781, 0xbba01282, 0xb409e751, + 0xe9b45c23, 0xe13e58ae, 0x0af59f0b, 0xad66f814, 0x034051b6, 0xb62fce92, 0x25916a05, 0x937e1a42, 0x4e653e1b, + 0x23b35ecd, 0xb3425e52, 0x30861e7b, 0x785c2748, 0x104ae8db, 0xb9fb48bd, 0xf5bf892f, 0x510123ca, 0xa1006833, + 0xbd38a0a3, 0x3fb7f619, 0x57c98332, 0xe5c85fd6, 0x5ee790aa, 0x36c82850, 0x2aa057fd, 0xc84a9d85, 0x70612d6d, + 0x7dc87a55, 0xb48f6f44, 0x259b0305, 0x748a934e, 0x8d1962b3, 0xe307621d, 0x20889f4c, 0x4b3f8a56, 0xc79f10be, + 0x5fca30c8, 0xbab20c61, 0x7d3559c7, 0xd8c6bf71, 0x44b8ce10, 0xbc650117, 0x8250dd0a, 0xf9b82548, 0x87dcabc6, + 0x6c2d1ca0, 0x95b9fddd, 0xef079aa2, 0x6c15e2eb, 0x1918c818, 0xfa4d2db9, 0xefe8fd26, 0x18c122ad, 0xe71e9720, + 0x3b93d116, 0xc6d09310, 0x0f3a279c, 0xeffb47b4, 0x62783df3, 0x5a968337, 0xe7df4a95, 0x8e7bb5bb, 0xed69a568, + 0xa874137d, 0xe0307c67, 0x2bf078de, 0xa3f5d1ef, 0x1d6a3381, 0xe39c5d83, 0x3dd94dd7, 0xc52e5a51, 0x487cc732, + 0x9e77b44e, 0x9fc08daa, 0xa3c0d2b2, 0x91d9bf38, 0x9e411b87, 0xf0eec1e3, 0xf1a988c1, 0xaa52f8d1, 0x761293c1, + 0x1687697e, 0xb1ba5c52, 0x558d4d9d, 0xce498bbe, 0xeda2a6ce, 0x3ac96fb5, 0xc22487af, 0x333ea7fe, 0x8b1b4286, + 0xf56f1294, 0x52668a22, 0x0438a248, 0xe91e96f1, 0xd1597df4, 0xfe254fcb, 0x9f63a8fd, 0x75ab092c, 0x51d60d25, + 0x4b954c74, 0xe6a7b2d9, 0xdb72799f, 0x2ed42b90, 0x54771589, 0xb7c84b55, 0x8cce209d, 0x6ced4412, 0xf1c0c992, + 0xbbc09f2d, 0x02a299ab, 0xf7b6e334, 0x9279e73e, 0x8eb11719, 0xfd9dac91, 0x3f73fbc4, 0xe024ce74, 0x1c1e45ce, + 0x0ca55df3, 0xe4147b52, 0x83d6b85f, 0xd64dd1f8, 0xd11d03f0, 0x29da4189, 0xd38699ad, 0x768f23e0, 0x973c376f, + 0xdfac8398, 0x4cdbb152, 0x1458299b, 0x64e50728, 0xccd2b89a, 0x1aa5dd39, 0xa07370ce, 0x29fdc980, 0xec90c907, + 0xfec4db4d, 0xe90a773b, 0x52eb5f24, 0xe9ea6bde, 0xa4389c8e, 0xfebd3fa4, 0xa83a7b6b, 0xf272b780, 0x2ef6289e, + 0x571fdea7, 0x7ecb01ca, 0x19160088, 0xde15617b, 0x12bf67b3, 0x1afc3a4b, 0x4b2ac68d, 0x222169ff, 0x3a6f85ae, + 0x9864122d, 0xe11ffe69, 0x7eddb2cf, 0x640370f6, 0x7f3758a4, 0x2b368dba, 0xccebf60e, 0xfc786944, 0x2a21e916, + 0x73ab7b13, 0x4ce60615, 0xf79f59fd, 0x0da6d06a, 0x2e9b6604, 0x938bb387, 0xce2df0c3, 0x57e1ab31, 0xaf08a979, + 0xd21cfa8e, 0x8c2fdc18, 0x0e983afe, 0xfd2969c5, 0x0a557c61, 0x63295cda, 0x9a677ffd, 0xf6077409, 0x3335c360, + 0x49055d0b, 0x5ed62aaa, 0xe90d76e5, 0x5b3aef36, 0x07fa252f, 0xe79963b4, 0x6bec1ee8, 0x99462412, 0x0d41b0a7, + 0x14364429, 0xb3e88a25, 0x99c65361, 0x4a89523d, 0x93be1aed, 0x7340fa08, 0x5ae9b252, 0x1fb32dd4, 0x2e420c60, + 0xae3e1918, 0x4321543d, 0x095fbe1d, 0xa8fbf18f, 0xbc23531c, 0x1f6fa9fc, 0x4ea2f90d, 0xc9a73606, 0xb993610b, + 0x10b142ae, 0x83397cc9, 0xb8aed846, 0x8a9da1ff, 0xab544a1b, 0x30ccab1e, 0x6ec8133d, 0x4b20c67a, 0xc162967f, + 0xb44625fb, 0x47ca1cf4, 0x1950da95, 0x30fe1f0b, 0x065bc1e4, 0x14fb7955, 0x176d31b8, 0x33c1cfe2, 0xbd3759c3, + 0xe2854baf, 0x34923b9b, 0xd7d7c375, 0xd1e32005, 0x8cec18ee, 0x6243f562, 0x0959c38d, 0x549dce5e, 0xd0dc57e4, + 0xe5b89495, 0xb1cfa3e2, 0x5c57a772, 0x0e9d1aff, 0x26d67794, 0x72f19cc6, 0x46cac71c, 0x2aa225b8, 0x7325e80c, + 0x527393ea, 0xbbc1e33a, 0x2cee3f50, 0x502ceb81, 0xfed3fbd8, 0x82df8366, 0x563d504b, 0x9e24b82f, 0x03e14f71, + 0xfd9c5aa6, 0xb01c7b76, 0x61633961, 0x3bfdf09b, 0x2ba93931, 0xcaf79b3e, 0xe5a161eb, 0xb4e8d7af, 0x577309de, + 0xb6ffeee2, 0x0b9a9c64, 0x21d7f29b, 0x8772fa0f, 0x53d0c0d9, 0xec537581, 0x94856b72, 0xeb90d248, 0xcfc6d3f6, + 0xc3c99a02, 0x77c7e30d, 0xb1dec5df, 0xdd533daa, 0x305248fd, 0x3755e71c, 0x34311bb8, 0xdaa14b2f, 0xb637f102, + 0xce4540a8, 0xeed9f1f0, 0x598d0aad, 0xd5209695, 0x0930a28f, 0x9303ca6a, 0x3da17dfe, 0x0fad0e9c, 0xf3a552cd, + 0xa1bc1c1b, 0x95ddcca6, 0xe397b6e4, 0xb490415c, 0x937a8cb6, 0x3aa4b32c, 0x3dc4fa01, 0x3bd4f3fc, 0x1bafcc8c, + 0xf768b1ea, 0xe8b0b746, 0x25b7a51b, 0xdb5836d2, 0x8b0a6b26, 0x8c88eaf8, 0xe99cb628, 0x710cd682, 0x0dbd4685, + 0xce6bfb26, 0xff00405a, 0x2b3894f1, 0xd808940d, 0xd62bc57a, 0xfa28346a, 0x424bf74e, 0xaa3205cf, 0xb063818f, + 0xdfc2d360, 0x7531f2f0, 0xe28921b8, 0xa5b6126f, 0xfe2c1037, 0xd428da3d, 0x216a0d20, 0xb1e875e5, 0xac0d534f, + 0xa7a2ee25, 0x07673f9c, 0xe9835875, 0x17a39cbd, 0x42508a2e, 0x0dbb44dd, 0xb70738a5, 0x767bd457, 0xa3e9ff1b, + 0x9a0416e3, 0x71b552e0, 0xf2876896, 0x889d3966, 0x142fd0dd, 0x843a8438, 0xaa68b048, 0xd4684de3, 0x8e2f7eed, + 0x68695581, 0x6d1bde29, 0x143df203, 0x21fd97a2, 0x49c36c96, 0x7bcf70ca, 0xf78b5aee, 0x69130dc6, 0xdbd9015f, + 0x7ac10546, 0xeaee1b3d, 0x6f2fdb40, 0xcd91522c, 0xb39544cd, 0x876772af, 0x41351bde, 0xb4dd3f1c, 0x3027c423, + 0xec40281c, 0xc6f17952, 0x634e98dd, 0xe563a72e, 0x4260732d, 0xded7f7f6, 0xca6fc002, 0x4f8cd022, 0x8ceba235, + 0x1643c787, 0x56e4cd38, 0x47afcb53, 0x684752e8, 0x8f94dfdd, 0x72513f2a, 0x4355b66e, 0x5ef2cd5d, 0x37242d5a, + 0x1e3eeb8d, 0xbfdc9c71, 0x058f40d3, 0x2a483932, 0xd75b6ed5, 0xe4ff16cc, 0x3ac994dd, 0xb94246c6, 0xed65015d, + 0x77a967a5, 0xc929f3a1, 0x876834dd, 0x437e9297, 0xa7d6bf6a, 0x6815355d, 0xb176ed53, 0x6f0c2b44, 0xcc9ee2d8, + 0x2e3e56aa, 0x7ff92020, 0xabf77975, 0xa90022f9, 0x55c13d47, 0xb7034b1b, 0xa0dda51d, 0x436f0e1d, 0x3a20a2f8, + 0xba9816d2, 0xe7c94462, 0x7a7db55c, 0xcec57b3b, 0x458ae82a, 0x2f7b3b85, 0xbaba20af, 0x90c5e135, 0xb652031f, + 0xf727de60, 0xb78f9eaf, 0xb66b9744, 0x8b1d1676, 0x38627bce, 0x8bcd734b, 0x8a315bec, 0xb63fe1a3, 0x41488328, + 0xc398f574, 0x96f00b2d, 0x6f7c35de, 0x98360ea1, 0x0e4a2434, 0x64458152, 0x7ecdd29c, 0x03bb66d1, 0xd2fc5ce4, + 0x2d98f5fd, 0xf9069cf6, 0xeffdefff, 0x44338e87, 0x5b766ed4, 0x9a477aaf, 0x1f658464, 0xf6240cd4, 0x8db7e44a, + 0x108d2798, 0x02889671, 0x5195795a, 0xbf845afb, 0x85d69e39, 0x04738910, 0x3897a0eb, 0xde73d43b, 0x5e161d2e, + 0xdfc90bc9, 0x31a1d16e, 0x99521935, 0xe65c003e, 0xb713fb8b, 0x0ad412e5, 0x07c4537f, 0xd157333c, 0x70959828, + 0xb2bd409d, 0xc15d330f, 0x743980b2, 0x03fb4919, 0xccaaba07, 0xf2fc1926, 0xe7d4ed23, 0xc094a097, 0x913c1b9d, + 0x2285263d, 0x08637ff3, 0x13ca7443, 0xae8b728f, 0xc5322656, 0x3f782bb4, 0xc058b4b6, 0x0de0d495, 0xac6e020a, + 0xf78793b9, 0x126de983, 0x5270d3b7, 0xee791ec6, 0x4a514db2, 0x2b6c3a38, 0x27814589, 0x11d11179, 0x96e4c28d, + 0x045a8feb, 0x29dda759, 0xb4637b67, 0x2cc2257b, 0x6b91d010, 0x8821f8e3, 0x7a800ba5, 0xf64d6d99, 0x881ce8dd, + 0x0b606372, 0x31f15c7d, 0x762d2bae, 0x339a345a, 0xc64bab13, 0xd792114a, 0x3e666e75, 0x2fbc025e, 0x8e93e318, + 0x16f9d63e, 0x06ec29bd, 0xf87a7335, 0xe8ef98a9, 0x25b06ace, 0x594e4ed4, 0x6f0829ad, 0x0e68a19c, 0xf56adeef, + 0x3fbaeba3, 0x195887b6, 0x25dad755, 0xe2b1660b, 0x686fc86a, 0x315858dd, 0xcc137d36, 0xaee119bf, 0x01689331, + 0x5d92744b, 0x5bd32d22, 0xaa0f5a6b, 0x674edef7, 0x4a926dc1, 0x7c73eecc, 0x0cd91959, 0x935e38c3, 0x2aae78d5, + 0x76a5c8b8, 0x5077c274, 0xf31350a9, 0xafeae72b, 0xb385a218, 0xe1a8220c, 0x86f2e129, 0x9446e4b4, 0xc76c0747, + 0x38fdf857, 0x3c0476c9, 0xbceeff99, 0x89a926c7, 0xac8fdffc, 0xb66481b9, 0xb02b9327, 0xe919923f, 0x10b98169, + 0x7babd46e, 0x29b1649c, 0xc7dd2438, 0x01d392e1, 0x803c433a, 0xce2644bf, 0x548cc2a9, 0x01e475b3, 0xd91babad, + 0x8792c7f9, 0x0f0f4438, 0xe1c11bb4, 0xf6be8eed, 0xbab267a4, 0x468bfc76, 0x4c63ab8f, 0x5701a7cf, 0x363f39cf, + 0x14130ff6, 0xf2cf233d, 0x2b5717c5, 0xbf187e6c, 0x349122eb, 0x485389eb, 0x02237672, 0x976c1d8b, 0x986acb48, + 0xfc8d57ad, 0xb2f1beaf, 0xfc495b88, 0xf1441af4, 0xac1c7dc3, 0x93ffca10, 0x62075706, 0xeb51bf52, 0x56fe440d, + 0xae90ad33, 0xab1f9b3c, 0xd5504afc, 0x1b9bf227, 0xe4bec618, 0x0094353d, 0xc9f1eee9, 0x001eb6ba, 0x0a2a42cf, + 0x560854f2, 0x2f34067c, 0x564f704f, 0xbe12ff61, 0xd65ea80b, 0x1c29a02a, 0xfcf7c4a9, 0x34c48d3e, 0x63aa3d03, + 0xf19b587f, 0x8a7c8876, 0x287f8baf, 0x44fd6352, 0x0065852e, 0x83221946, 0xf28af46b, 0x1329b5d4, 0xd2685cec, + 0xfe3ec44b, 0xea389a4b, 0x5e859a75, 0x4a9e5cc9, 0x5b88656f, 0x994585e3, 0x9159183d, 0xd7e428f6, 0xf04d13b2, + 0x3b30899b, 0xa0b90048, 0x61157a88, 0xa18df96b, 0xd16e2a7c, 0x84e71df7, 0x9fc7f14c, 0xe597b88d, 0xa302fd85, + 0xd959cd6f, 0x211f9631, 0x955949a1, 0x4d2e474b, 0x4c5b3141, 0xe014122b, 0xbb166af7, 0xb5d453a2, 0x3ceec857, + 0x85802aab, 0x0f63bd48, 0x1b3ecd28, 0x69002803, 0x24886c95, 0xc38c6890, 0xcb4ac8bb, 0x18af1007, 0x0fa1658a, + 0xed06729f, 0xb7481a51, 0x7ebcca6c, 0x3623e9e5, 0xecf1002d, 0xceed243c, 0x6cd0f712, 0x57ad4131, 0x10d12bb2, + 0x9a8f7590, 0xaa56f89d, 0x3e03ee3c, 0x3e4ff981, 0x10f5ba65, 0x77749eb3, 0x862cef63, 0xb2bb16b1, 0xe289aa3c, + 0xbe73f812, 0x6415082d, 0x998f20e8, 0x777f3491, 0x054496a3, 0xcd94f2bd, 0xe67b5b2e, 0xfab3bb99, 0xe5ee2542, + 0x2edac6e3, 0xf98299ee, 0x12c0354d, 0xe2a02465, 0x62d67c99, 0x62457d64, 0x1bfbe633, 0xd7809ed6, 0x523458fa, + 0x9cb385cb, 0x23b4d018, 0x2f7bc7bf, 0xf0fc9ab7, 0x9eb888cd, 0xcf2f467e, 0xad06cc24, 0x3f4868f0, 0x51b199a2, + 0x1db07eda, 0xf129f414, 0x2e38e0fc, 0xf4929a68, 0x20564f04, 0x15b2e658, 0x283f492b, 0xea58e848, 0xddf3dfd6, + 0x9171f3e7, 0xd60ec6dc, 0xef3eecd5, 0xd9895dd1, 0x75f4bf63, 0x235cf61b, 0x9a1e7c72, 0x5b74d737, 0xcb46c398, + 0x38fa0dc4, 0x2623a0db, 0xe749b580, 0xc8814ecb, 0x85af4c45, 0x7f8819d7, 0xfb122363, 0xa9d0baca, 0x4e418501, + 0x2e25be53, 0x0fce9ad8, 0x865f1ac3, 0x3017337b, 0x149a59e4, 0x24080eb7, 0xd56181ef, 0xc2929361, 0x5346ff5b, + 0x9c680b02, 0x2a170507, 0xb1b41ffe, 0x01349ae1, 0x5d5c8dae, 0x3e88c31f, 0x7f33e935, 0x9dcb0acf, 0xa7062241, + 0xf48a0734, 0xb96123e6, 0xaf6cf68f, 0x1dc6e6b4, 0xdabb40c9, 0xc99bc3f7, 0xde52a699, 0xe38d02a8, 0x698bb818, + 0xf668042d, 0x3e54287f, 0x2277f273, 0x7d329d08, 0x15c82714, 0x8665622d, 0x3e63509f, 0x69c79da6, 0xa3d867d1, + 0x95f3cf51, 0xbfa180c2, 0x8313ce97, 0x870a981c, 0x24590c99, 0xc8f3653a, 0xb628c7b1, 0xa51b3c39, 0xeb73ab76, + 0xe4b98ceb, 0x160f3814, 0x089ca526, 0x0e41b5ce, 0x2fa5860f, 0xe66a8b14, 0xbf104fa7, 0x9096a0fc, 0xf796d985, + 0xe5fb2393, 0xe2640946, 0xa0e4382a, 0xcc0b44dd, 0x5c9ff2d5, 0xd790a48f, 0xc9a6e373, 0xfe8cb8e9, 0xec93d321, + 0x6f1c9044, 0xb5e7f786, 0x29c44213, 0x4b400da0, 0xa73bd2cb, 0xc04f82ed, 0x922c47fe, 0x3119633c, 0xf415816a, + 0x038b5aa3, 0x58277b65, 0x87201a8c, 0x99a649e5, 0xa30416a3, 0x5569393c, 0xd8105ca0, 0xb3a9e57f, 0x21224b39, + 0xc435b1d4, 0xe142a186, 0xb838accb, 0x83fcbb45, 0xde69e64c, 0xce29eadf, 0xb3a379c1, 0xf8d4aa29, 0xa87eabe7, + 0x8ffdd852, 0xc65d1515, 0xfac08117, 0xc6fb99df, 0xc879b8e2, 0xeb140ce0, 0x9a8d2738, 0x29dfe5ad, 0x6a6d1a45, + 0x3b9a3dd5, 0x95d85d9e, 0x072ee637, 0x7239817a, 0x8ade2f8b, 0x0d966896, 0x45d30e9e, 0x9a3b3261, 0x3a972d46, + 0xefe42e71, 0x8664dd86, 0x5d5e7d79, 0xce51b937, 0x0d3facc9, 0x28218d1c, 0xa3233013, 0x342c6b68, 0x2afe0c7c, + 0x9f8d5522, 0x8f50a47f, 0x7fb2eca3, 0x1857e36e, 0x7098cd43, 0xd7530241, 0x23383210, 0xde5bc66c, 0x766c1a60, + 0xbb94edd2, 0xe734e4c1, 0x4890db61, 0xf72bc5f0, 0x685faf82, 0x9d022ee8, 0xfe990122, 0x661259aa, 0x3fe558fc, + 0x31c647d5, 0xbfcd3325, 0x45fbf03a, 0x1ce76ed6, 0x301b737d, 0xc06d7c26, 0x1a44350d, 0x378ac2a2, 0x1d32b250, + 0xa00fa397, 0x1887717b, 0xc1f2cf17, 0x9ef14fd7, 0xaaf99566, 0x9f2a984e, 0xa44d9676, 0xbd063e20, 0x8e8af03a, + 0x0f249cdb, 0x64beb79b, 0xb67d3973, 0x4e6d0c6f, 0xe2b564bd, 0x94101a80, 0x07b0782d, 0xb672f14e, 0x76692aa4, + 0x44e5d017, 0x3c57d0f2, 0xb01046bf, 0x0d5700ef, 0xac36e963, 0xfbe4ec83, 0xc02d921f, 0x3dab045c, 0xdd095c64, + 0x652e3f6b, 0xd12fd657, 0x8cc8a9f6, 0xe7029736, 0x37b8cac6, 0xe6318b50, 0x31ae2f13, 0xee5cfb2d, 0x62bcbc99, + 0x41289578, 0x1d043ddb, 0x28463de5, 0xb9be9fff, 0xe4a661b4, 0x90ff1d0d, 0x45c39a4a, 0x6b658fd4, 0x6749e7f7, + 0x1e73baeb, 0x157688c2, 0xc9cc45c9, 0xdfbc4518, 0xdd5af721, 0xcd914562, 0xd576bec5, 0x27dff02b, 0xe35b2585, + 0xe653f193, 0xee18312d, 0x4a252fc5, 0xe2312b37, 0xa34f65ec, 0x5f9605b0, 0x6371b81f, 0x161810b5, 0xaffe0302, + 0x886dc71b, 0xb3c6e517, 0xc6deb21f, 0xba4a01ac, 0xc57cd963, 0x7d243404, 0x4da5d470, 0xcf719798, 0x16976ebd, + 0x97383c1a, 0xc466efce, 0xc8b7b058, 0xcd196697, 0x16b9221e, 0x82a6b1e2, 0xf06c1fad, 0x2a08aac9, 0xc8efb91d, + 0xcfcb9bf7, 0x03ecd753, 0x39c8deab, 0xd4b124a7, 0xaa6af321, 0x7a778e08, 0xc3d69658, 0xa67a7b91, 0x1b5bb9aa, + 0xb25564b7, 0x7a80970e, 0x3f9b3f8e, 0x0c593c06, 0x171fff3d, 0x7ebc5584, 0x124a1544, 0xfc216aba, 0xf3e537bb, + 0x162661d4, 0x59f6ebc5, 0x24a63d53, 0xc5168deb, 0x6216dbe1, 0x47913965, 0xbc64d61d, 0xe5e6ac53, 0x040dec7c, + 0x77a7d415, 0x74e97789, 0xed89e580, 0xe52c579c, 0xfb1c70aa, 0xdd9174f2, 0x375daee2, 0x9e8887ce, 0x04e405eb, + 0x819239a4, 0xcec9421d, 0x64ede29f, 0x23f3b0e5, 0x80b24ad5, 0x4fc9a6db, 0xd70d2a49, 0x1496a08a, 0xe7378640, + 0x2f3cd113, 0xeb5e7087, 0xd043c2d0, 0x3b8e78ea, 0xc6e7613e, 0x2ff033ba, 0x507447cc, 0x4a0103d5, 0xdc946d79, + 0x74f11f14, 0xdedfaf60, 0x6998de1c, 0xa748d979, 0xd1969877, 0xaa9825a9, 0xf057a8b8, 0xd86df47c, 0x27b937c9, + 0x31332bdf, 0xd49d588f, 0x07de913a, 0x7e59fcf0, 0x42b0fb0b, 0xe1d2bc13, 0x7b523e8d, 0x5b27ba2a, 0x3d73babb, + 0xcf82fac4, 0xa97e78a9, 0x4b465103, 0xa54f5622, 0xbcb43a88, 0xa1067b5f, 0x00595855, 0xbf966af5, 0x5cb4cca0, + 0x662bb153, 0xffdc030c, 0x16c4ff83, 0x9f9b4ae1, 0x0a4b32c4, 0x72e30061, 0x9857b003, 0x829a721e, 0xc4e9b6da, + 0xd0afdb63, 0xf7b928b6, 0x58f4c192, 0xf82daba0, 0xd63721d2, 0x79311126, 0x52cda7ec, 0xd4f2585d, 0x7cbb48ef, + 0xe68dc7c9, 0xe373191a, 0xe6a59fcb, 0xd90ae675, 0xc8d0cc3b, 0xd8a881dc, 0x78f314f0, 0xd5f23dee, 0x3531c135, + 0x13ee327d, 0xb3160122, 0x5d9bada6, 0x747e4f84, 0x03bd989f, 0x45b7fbc4, 0xb57a8d29, 0x4226a686, 0x3455fce1, + 0xa9ce7298, 0x50ab9333, 0x70634f9c, 0xd28fee8e, 0xa742ed54, 0x0b8cde8f, 0xe92ec244, 0x148faf68, 0x91722a08, + 0xaa721a0a, 0x07a32d56, 0x76f66f63, 0x46e9635b, 0x052f2f87, 0x1eadd261, 0x42bd0aa9, 0x4fea4b91, 0x494f03ba, + 0x2babcfc8, 0x95f89b3a, 0xa8ad002b, 0xc5ec7c02, 0x6fb9f986, 0xc73386b2, 0x4b3c563f, 0x8e76f5c5, 0xc2fee749, + 0x0eecb95a, 0x8f77f8f0, 0x976440a0, 0x3f91b85d, 0xd9516c8f, 0xb1482504, 0x8becdd92, 0xaa5518fe, 0x79f3c31c, + 0xe2de09db, 0x5fffb500, 0x2a1a5c66, 0x514514ae, 0xcac87b68, 0x6b437c93, 0x2562f1f3, 0xf57d3553, 0xb3037d79, + 0x85cd2190, 0xe1418620, 0xe4c0bcad, 0x38cc5f70, 0x9c29ef8b, 0x493680ac, 0xa244ccfd, 0x8db6aedd, 0x7a7935da, + 0xee321e78, 0xfbcb33a9, 0xdd35cd7a, 0xc044b573, 0x329d46e6, 0xee649df7, 0x0ef2244c, 0x103d44fa, 0x2c8158ff, + 0x4fe6181d, 0xc44df7b7, 0xf447113e, 0x368b6857, 0xbb92989d, 0xd649d754, 0x62dcc7f3, 0x5b9bc148, 0x46420631, + 0x533a9e92, 0xf7eb3762, 0xbd6ffecb, 0xecce4f3c, 0x70220cce, 0x79708633, 0xeae3867e, 0xa720d89b, 0x63806f7c, + 0xe237d624, 0x023b9488, 0xfed73abd, 0x9466a9e4, 0x8b4baed1, 0x7b283a2c, 0x43e2bcab, 0x7348cdd7, 0xe88a22c4, + 0xf05ff034, 0x078c3dba, 0xa0b6bf52, 0x8685bee9, 0xe97ce697, 0x9170bf65, 0x54f79938, 0x6a6f17c1, 0xbb9be079, + 0x4e8833ac, 0x6a958bd7, 0xd4cd185a, 0x9fd88c21, 0xf301f701, 0x62a78ab4, 0xade02c98, 0xafec43ed, 0xfabaf95a, + 0xe04ad8a5, 0xe537571e, 0x9de9ab81, 0x983a1e3f, 0x716a09fa, 0x6ba61c7e, 0x4552330d, 0x126c914c, 0x3ba89357, + 0xea6d342a, 0x84cb87b8, 0x1f6c88ae, 0xee0d1b5d, 0x3699f628, 0xbcd01bb1, 0x9266dfdd, 0x1cfac54f, 0x698fb9d2, + 0xb9ee5478, 0xaaa369ae, 0xea54303b, 0x7e1bbfd3, 0x73c9f456, 0x447740ae, 0x68c5378a, 0xad47a269, 0x821d8dc7, + 0x5293be06, 0x2117a89e, 0xfe8e0521, 0xfbe97ef9, 0xf17c077d, 0x20aba72c, 0x133a16ba, 0x45560ed4, 0xadad4374, + 0xe5f66baa, 0xfed4b644, 0x67de7cba, 0x8ba5f629, 0x330c50e5, 0xf68530cc, 0x26cd9ea1, 0x09e1b675, 0xfb47eaa9, + 0x07d4f15f, 0x71737dda, 0xdc0c3a66, 0x6d794c7a, 0x5f1d2b41, 0x86e4558e, 0xbaed67e4, 0x7c5e455f, 0xb1150288, + 0x795ce02e, 0x816c1916, 0x21538c20, 0x5b562eb4, 0x5788cb0b, 0xa8565456, 0xb8da3d2d, 0x8d526bcb, 0xd76c1456, + 0xa0589d63, 0xd9dc62ca, 0xb4bd3171, 0xd022deb4, 0x230b9a2f, 0xc9d3683a, 0x6c953533, 0x67ba66e4, 0xcb3807a7, + 0x8e64e07e, 0x54070716, 0x1a708b77, 0x4ec7ebf8, 0x9c1f394b, 0x943b82d5, 0x573a1511, 0xabf4845e, 0x30212eaf, + 0x7692543c, 0x58662030, 0x0f4e0bc9, 0x085dc481, 0xf8d8a254, 0x669994d6, 0x0d11e50e, 0x67fcf9de, 0x8c1431f9, + 0x449c3b8b, 0xd33fe625, 0x3458c60f, 0x47b8a21f, 0xc5927040, 0xf0a10768, 0x291d27b8, 0x058b811c, 0xa17b4262, + 0xf843aa61, 0xe98cfbe4, 0xaafc6b05, 0x98a59899, 0xc3a68d32, 0x53a96085, 0x738cecd6, 0xb9cb09af, 0xee49ae4a, + 0x9a220e22, 0xa5edd1a1, 0x84bf1ea9, 0xc78653b0, 0xc29cd310, 0x5e4522e4, 0xf9fb2f7f, 0xe718fea5, 0xa7d5361f, + 0x9076b81a, 0xfe6a5f06, 0x38279bfa, 0x05009c05, 0xfc974939, 0x4277ef0e, 0xe679d548, 0x2036dbb5, 0x67d5aecd, + 0x9b5dee9b, 0xc188f32e, 0xe53227e3, 0xddbcf5a8, 0xcf1efc86, 0x2d783659, 0x656b904c, 0xd2d5714e, 0xc2b0f298, + 0xf8bf060c, 0xb6bf51bf, 0xa16be202, 0xae1441ca, 0x6de4a8ea, 0x8c44a9ef, 0x918ff779, 0x894cb934, 0x918af491, + 0xf0f28f53, 0xf3e4a67c, 0x48da348e, 0xb26dbc83, 0x963ddd99, 0xe68eb8da, 0x035ec566, 0x3d4dbc63, 0xa056882e, + 0x0ecae2fb, 0x60b916f3, 0x6a4190eb, 0x87fd52da, 0xf5c0f66e, 0x4b4eca60, 0x083585e2, 0xe328da5e, 0x42b54ff5, + 0xc982921f, 0xd8ace739, 0x529db862, 0x07948280, 0x1c71df0c, 0x7c5c8381, 0x70f8b92a, 0xf6c41656, 0x8c9c8123, + 0x12fa9c4c, 0x55a5194d, 0x3bfcb861, 0x507b4756, 0xd64a4b96, 0xdd54bb62, 0xa6d41099, 0x76f85320, 0x8adf23ba, + 0xf875255e, 0x8a7a4874, 0xe4554ea4, 0x2240ac94, 0x279a3d93, 0x1d5ba818, 0x85d2f584, 0x403d0470, 0x3fa02797, + 0x95415afc, 0x793f4183, 0xae462a67, 0x6b1945b0, 0x04e7b724, 0x8352db91, 0xfc1dae79, 0x36ee95ca, 0xb217c899, + 0x3bfcb489, 0x13592852, 0x2e5de3fa, 0x2968de41, 0x15e21d76, 0x12f0ec0b, 0xb3883982, 0x5ba5587b, 0x60199697, + 0xc0ad4924, 0xc55f845e, 0xcd4972ef, 0x5f53fcba, 0xe4b27010, 0x4411075d, 0x8f3b5125, 0x7f31164c, 0x64f615fb, + 0xb672c4ad, 0xa0cebb9f, 0x6590f4ad, 0x36b881ce, 0x2c913e73, 0x18dbcab6, 0x049f5aca, 0x4320c2f6, 0x8c23b58e, + 0xc68e5c69, 0x5ce07912, 0x831f3817, 0xcdeeb4a1, 0x9a08a1f9, 0xe565117e, 0x4c8fcb4f, 0x54675278, 0xee0b47b6, + 0xa205d9e0, 0x8e5d1e7f, 0x1a5b6de3, 0xdbd0131e, 0x0ca75f5c, 0x5a677ef4, 0x6b134eba, 0x467220ac, 0x9857f178, + 0x40c9e1ec, 0x12a8a859, 0x9bd3dbc4, 0xf98c5311, 0x8e344171, 0xa06ab0de, 0x283df7ec, 0x879460a3, 0xe3c63476, + 0x77db62a0, 0xb4cb265f, 0x4eb84104, 0xfca9d993, 0xfa7d69ea, 0x4be0127f, 0x3f562425, 0xdc826403, 0x30f944f2, + 0x25a5a442, 0x3c4eb5e0, 0xc9a48fbe, 0xc39e89b5, 0x24e1de40, 0x91c2621c, 0x1bc6359d, 0x24b8cb9e, 0x5c87e961, + 0x17302d8b, 0x10282865, 0xa313ccb9, 0x0837ce10, 0x21aa3f99, 0x291cce9a, 0x704d1977, 0x570eeba8, 0xa3d63ef7, + 0x2a9cda38, 0x84c260bb, 0x6765935d, 0x7a4774fb, 0x4a34e1e1, 0xec1dbf4e, 0xa07f7403, 0x516bf93e, 0xec110592, + 0x6264243f, 0xd2bf74c4, 0x3fa3ee4a, 0x433c5ad5, 0xcc47983d, 0xe11328e4, 0x67eb0e21, 0xa2d1abf9, 0x0c623207, + 0xcbb5b46b, 0x311591ed, 0xd89c7775, 0xeb87fb07, 0xe48af6b1, 0xf8034fc6, 0x90dbc9fc, 0xce67319a, 0xc08cc6ab, + 0x177a278d, 0x0a017ab4, 0x3ba36b7c, 0x9b2b5409, 0x590df73b, 0xeb7ce251, 0x0c0e7ffb, 0xa8762b4b, 0x7bdf4afa, + 0x7daf2f9c, 0x0e0b107b, 0x5993579b, 0xae00a012, 0x473b14b2, 0xf7709ca6, 0x70fbe23d, 0xfce2e831, 0xd4e765e5, + 0x72c07e44, 0x13b8a6f8, 0x0cf2bb85, 0x08c3bdda, 0xa717b433, 0x5083649a, 0xb4142afa, 0xfcdb378e, 0xa91d0ef5, + 0x8a428cf1, 0xc8280ca8, 0x718d9725, 0x06bdfcc5, 0xf6fb027b, 0xe108275a, 0x0251e6cf, 0xa1b66f3b, 0xb24109d3, + 0x5cb6bdba, 0x02dc3ac6, 0xaaa79f4e, 0xb7a781ac, 0x093d50f0, 0xadb0970d, 0xc83cc73c, 0x4bdfe044, 0x5c726f38, + 0xd816d704, 0xc0f57df4, 0x315abbbf, 0x30439fd5, 0xe3459fd0, 0xe09b8f79, 0xec58a881, 0xfa97989d, 0x1c468bff, + 0x603db689, 0x57fde4ef, 0xf5f0d337, 0x1dbf3004, 0x18bec2eb, 0x831475e4, 0x530f76e5, 0x15763193, 0x79fdfa59, + 0x69293809, 0x97543dbf, 0xe5f22680, 0x34cd6835, 0x0771afe0, 0x3e4bc19b, 0xed6dce2b, 0xae8c913e, 0x24d14ea4, + 0xdcc440d3, 0xcc749eb8, 0xb49d28f5, 0xd48fa1d5, 0x1013fc89, 0x958bd9f8, 0x1394030e, 0x698ca7c3, 0xefaa8679, + 0x30ed8e4e, 0x3a241223, 0xde380552, 0xbd92203b, 0x678da5af, 0x7548aaa4, 0xfffacd9a, 0x9ac37830, 0x8f954c21, + 0xaadab8af, 0xd1465c95, 0xbf3bc970, 0x2cec01aa, 0xe94cd594, 0xd889d4f0, 0xcbcb78f0, 0xf40fe290, 0x305c60ab, + 0x85354873, 0x707909f7, 0xe7a52591, 0x529fdd31, 0x88a5ef3d, 0x62cb72ac, 0x8c5cb869, 0x7a12e6d1, 0xa75d6a18, + 0x9618478a, 0x9c9e555a, 0x8b4d5f0f, 0xe406fc93, 0x509d5283, 0x871f2e04, 0x070e777e, 0x887281bc, 0xd137bec6, + 0x52da05f7, 0x986dcfa4, 0x221ae06b, 0xb83bd595, 0x1cbbae08, 0xa7496fa0, 0x16e9a1f1, 0x27511c60, 0x27446e7e, + 0x8a4c255b, 0x05e0a826, 0x2faadf62, 0x1b0a2869, 0xb6c3b46f, 0x804c5d6d, 0xe2e10d8f, 0x2fba75a2, 0x393125cd, + 0x9d2aa59f, 0xa38d0d8f, 0xc36f1b57, 0x736b34b7, 0x70e5afd4, 0x8717519e, 0xaec5678e, 0xf1ea410d, 0x52335943, + 0x38e161f0, 0x63edc593, 0x6d27cc85, 0x7d2e2941, 0xad74b23d, 0x3d70359a, 0x30b8dd32, 0x88e3b450, 0xa05d2cd5, + 0x62812e2c, 0x3c02f5f5, 0xd9b4c6f1, 0xb6172664, 0xbd1288d1, 0x041768ac, 0x3e5fe6f1, 0xfdd734e4, 0x015ca57a, + 0x1353845f, 0x75aac546, 0xe61ad9ce, 0x37bcdce4, 0xbb998caf, 0xf73fd444, 0x4168e4a1, 0x9b0518e2, 0x92e0fe99, + 0x3c4cd1df, 0x2052dffc, 0x8df6ac45, 0xc4a87532, 0x991071db, 0xf9b0d3d7, 0xffb4b4b1, 0x4b4da11f, 0x64ca51a6, + 0x83c43ca5, 0x05bf562e, 0x7c9d21a4, 0x50361287, 0xea8d924e, 0x0bcb4897, 0xb6c8b1a4, 0xcab0bd4e, 0xf715b540, + 0x2097af05, 0xf927aea2, 0xe0375851, 0x9db42e40, 0xba92945e, 0xe3c5e91e, 0x4237f6f6, 0x20cf8835, 0xd7a241d3, + 0x5c9eddfb, 0x395acd50, 0x9346434a, 0x1732a920, 0xe755e41d, 0x5858e558, 0x6621cd49, 0x484b3da9, 0xdf7adaa7, + 0xab6f3df4, 0xb4548f08, 0xe0d7db3a, 0x3fa0752b, 0xa442585d, 0x4decac54, 0xc038e714, 0x52f17c7f, 0x0856384c, + 0x32e1e1e5, 0x20faac74, 0x0c57af51, 0x6ae8ad55, 0x3056e551, 0x8ba13fe7, 0xded7176f, 0x9e38e852, 0x36d14c30, + 0xde21f204, 0x64cb0a67, 0x34a0a130, 0x62fe545a, 0xc9124afe, 0x40f2e151, 0xd4f70cc3, 0x359ecaa0, 0xcc11e849, + 0x61872c8b, 0x96140942, 0xb107a435, 0x6e3d85f2, 0xbbfd9455, 0x3de32269, 0x7e319640, 0x1ba3f8ef, 0x6a19b903, + 0x63078476, 0x50970171, 0xf7b40fac, 0x0a6ceb4d, 0x3457a083, 0xa06cf0d5, 0xdae47c64, 0x05252e31, 0x583b89ee, + 0x18b52812, 0x2b00c916, 0x7b067c1e, 0xe207e7c8, 0x7feb6977, 0xb0d0438b, 0x7e9d2c09, 0x3ab95d17, 0x5c285e23, + 0xfeb7f063, 0xb53e8c12, 0x092c4458, 0x9aff24e1, 0x9babaf18, 0xbb38833e, 0x5c819b06, 0x5b555eb3, 0x03303b04, + 0x2cfbdeb1, 0xe3b8e432, 0xa2d517b5, 0x94c1cc65, 0x4e03f285, 0x962787d6, 0xb27b9938, 0xe19f1365, 0x7c2d82d0, + 0xa5ddfc79, 0x31cca42e, 0xb8647648, 0x68979195, 0x81892d91, 0xb6706483, 0x1b9d4f80, 0xa29071f2, 0x88e28bed, + 0x209051eb, 0x453a0d25, 0x16a0c1e2, 0x5bebed26, 0x9cb1c341, 0xfe0055db, 0x8d83f5ff, 0x9dd8799a, 0x5c452374, + 0x33286942, 0xc76ce3e2, 0xe4c3e256, 0xe693108f, 0x93f65a40, 0xe1e62f7d, 0x57cb37ea, 0x79e6e43e, 0xf3567f20, + 0xb925b0f6, 0xa1348629, 0xd030362d, 0x42a9110e, 0x55c83dee, 0x113fd441, 0xaf3f5142, 0x454b00ab, 0x0c9f8b78, + 0xc1c959b3, 0x04d012a3, 0xb9864792, 0xf3bd2b44, 0x1ea91830, 0x11bb47cd, 0x42a6dd7d, 0xfe4d818b, 0x88d5dac7, + 0x52fe986a, 0x57185651, 0x0a71872f, 0x090501da, 0x2884daa7, 0xda91c5fe, 0x43d6c01d, 0x65fff5ae, 0x8fc269a8, + 0xea7c2359, 0x7429ba0f, 0xfb83be61, 0x28c67b80, 0xa0997699, 0x64a70c8c, 0x4ff654e0, 0xe9660ad2, 0x3a60ab77, + 0xd187b330, 0x6441d46e, 0x1902a783, 0xc5b327d7, 0xb1533c39, 0x9abe50dc, 0x6d940413, 0x835ebee7, 0x941c03e1, + 0x7b4f1c11, 0x7ef71d2b, 0x8f8fb3fe, 0x06798086, 0x62a9409d, 0xe7e6283e, 0xfb3f26c5, 0x66297531, 0xc85694f7, + 0xeb430f16, 0x2006be56, 0x6d42393e, 0x643087f7, 0x34c828cd, 0xae2d12ed, 0xff284653, 0x57ba2631, 0x7e8d19e8, + 0x0a4edb3d, 0x20850481, 0x58e61714, 0x333c33eb, 0xde84a78a, 0x8b681fd4, 0x28d16342, 0xf88c85a2, 0xe0909625, + 0xd4679134, 0x76e6a6a4, 0x4423dcc5, 0x9abdb902, 0x7629185f, 0xd08836ec, 0xcf430850, 0x8bbb132f, 0xfb3e4054, + 0x62633713, 0xcccdd45b, 0x7798b197, 0xe547676f, 0xa125993b, 0x6799db69, 0xe5284298, 0xfc78ddce, 0xf80fb765, + 0x7834ee05, 0xf2f11eed, 0x0120de86, 0x2eb81603, 0xcf7172d0, 0x9b5aadaf, 0x5a6c6c80, 0xd163f74e, 0x704abb9a, + 0xdaa9c443, 0xc021ab51, 0xfc9bc1ba, 0xe569ebb0, 0x20395e4d, 0x267bb417, 0xfb3cce25, 0x5b8e26cd, 0xdf75b7e4, + 0x9a71b127, 0x5d767af1, 0x10e65cb9, 0x2121c6b2, 0x7ba0fbdb, 0xbdf395bf, 0xdd32c03e, 0x572bae98, 0x3b1f2414, + 0xee9026c7, 0xd495af60, 0x9230fdab, 0x27593d11, 0xa58ef88c, 0xe12c86b1, 0xcd909f9d, 0xf4caa27a, 0x007e308a, + 0x73ef94b5, 0x25559615, 0x2a8d0f3f, 0xabc8a982, 0x0f63b8d6, 0x759e1617, 0x69303feb, 0xda2353dd, 0x6393a58d, + 0x5ff7942f, 0x9c922a8f, 0x0544b977, 0x1098a14b, 0xbb1ccbd8, 0x2ea6d425, 0x2d7b6659, 0x2a38e2f2, 0x9e3c5937, + 0x15e021f0, 0x24b78746, 0x78cf1aba, 0xd75f30e8, 0x80ae1ad1, 0xe92aa471, 0xfcb408ec, 0x325c92d7, 0xd5b70b35, + 0xfa6822e3, 0x6edd4fee, 0xaa3f69a0, 0xb69afd06, 0x3fe3f984, 0x245c83d6, 0x9acef06b, 0xcc33df7c, 0xcfb699c3, + 0x2093062f, 0x4f178995, 0xa9283cf5, 0x7a29c05c, 0x11f707e2, 0x33db053f, 0xc506f579, 0x846d241e, 0x6e4ec83d, + 0x4f35e4fa, 0xa22bb790, 0x548ac1d8, 0x053c3e75, 0x80014696, 0x98fda71b, 0x2f84ca52, 0x1ab832d1, 0x9c85e2c1, + 0x1f9501d1, 0xbefdec9e, 0x6e88037e, 0xbbd33bf0, 0xb7d730d3, 0x8b1f6177, 0xfdb82cb5, 0x73aceef2, 0xf69c737f, + 0x9aef6cbe, 0x1770d6ef, 0x3a39c4b3, 0x8397d9fd, 0xe64f979f, 0x085025e1, 0x22346b5e, 0x8cec9523, 0x0757098d, + 0x4f9e9f57, 0xe92cce16, 0xe9c7efe0, 0x3f35ace6, 0x99333a13, 0x44f796b0, 0x57c9ce21, 0xb5cea5fd, 0x3a5f90cb, + 0x8477a012, 0x95d1b5fc, 0x5b245eaf, 0x304000be, 0x5985ddff, 0x5560bfc3, 0x978d38b5, 0x34385fdc, 0x37f3dcab, + 0x67df2df7, 0x7ed9e8a3, 0x31b68a26, 0x5a095687, 0xbc5c7a24, 0x75bd34bd, 0x80186525, 0x54f10772, 0x410f0d72, + 0x77bacb12, 0xc8ad66ec, 0x71b3ec95, 0x88c5ec3d, 0x85079f30, 0x03ecb2db, 0xf41f8cb9, 0xfdcf8238, 0xd40266e3, + 0xf30ca910, 0x682dbe53, 0x542c8be3, 0xc0e8188b, 0x9378b448, 0x1096412d, 0x8e8569b4, 0x73917db0, 0x3de37436, + 0x81526010, 0x14480de5, 0x504e2975, 0x5b1769fe, 0x9af0ce20, 0x2df7b8ad, 0x8a084aac, 0xf9144903, 0x00ccc711, + 0xc00120e5, 0xf38c3d4c, 0x1e2820e8, 0x1970d9d8, 0x01912d14, 0x19884f7f, 0x41927f6e, 0x7927b472, 0x9fdf7eba, + 0xb5accfa9, 0x382c949d, 0xe794e93c, 0x771a4c5d, 0x6e448aff, 0x676b4e3d, 0xc4819e56, 0xfeac4846, 0x11224ccb, + 0x307dc4ac, 0x9e0e0231, 0x7e71cdea, 0x202adf95, 0xdcd66bb7, 0x9d96226a, 0x0e4b4868, 0xc13dcb76, 0x46624b14, + 0x7555d80d, 0x6f1b9132, 0x9dd25a87, 0x8254f414, 0xd5cc8589, 0x6b35f7e2, 0x33fe75a6, 0x6f3e3719, 0xc128d428, + 0xed78bc41, 0xb06a3343, 0xd959a5b8, 0x32fa8d03, 0x926ded9d, 0xef994133, 0x6c5d0b80, 0x0f660060, 0xb4af0753, + 0x7f01d351, 0x1bd3f078, 0x948b7a31, 0x6459f9a2, 0x39c15f1d, 0xe8f5c2e0, 0xba2ccdb0, 0xa2a77a36, 0x33343109, + 0xe3b52219, 0x1d2ba925, 0xaff3d42e, 0x823e30d6, 0x7beef399, 0x237ef8a9, 0xc5a81ecf, 0x5100223d, 0x169e8c08, + 0xc8c5845d, 0xae0954b9, 0x4a65b1e9, 0x88302184, 0x98b8c790, 0xfb0a2560, 0x8e2199a3, 0x591d3708, 0x60d4fccb, + 0xe4a9a67c, 0x5b86712b, 0x60941186, 0xfadb1b34, 0x675a809a, 0xb0cd85b4, 0x8a1ab661, 0xea334751, 0x81eadc0a, + 0x8f142eb0, 0x1aca9afe, 0xcba9c797, 0x47dbc71e, 0x86c31edb, 0x61a7bbff, 0x2d543f39, 0x5c5ef4b6, 0x7084360c, + 0xae045664, 0xc78d800f, 0xf87a39f6, 0x8209c5a4, 0x41750447, 0xe8fed9a0, 0x4f394aa1, 0x5a2491b3, 0x68062e6a, + 0x1ff0811c, 0xdf7e43f3, 0xd39fcbe7, 0x4d05d083, 0x850629c4, 0x1128c9aa, 0x261e9576, 0x33ba314a, 0x97348c8f, + 0x2b16dee2, 0x73fab105, 0x46225e5c, 0x9062ea28, 0x05bb1003, 0x62c76dd6, 0x60edb459, 0x8efc163b, 0xde97bd9e, + 0x38ede7fa, 0x889c7fbd, 0x59d123b3, 0x25eff18d, 0xef6c92d0, 0x102019ea, 0x64b53355, 0x62f14632, 0x136ff513, + 0xcc60de63, 0x9226793e, 0xc4a4c152, 0x6d3a2109, 0xf233d3c2, 0xf1398880, 0x22621a58, 0x8bb23acb, 0x97ebf92c, + 0xd60bc728, 0x78fb04dd, 0x94890bae, 0xa2944f1e, 0xd6f14af4, 0x13926bba, 0xdf36f7d7, 0xb593add3, 0xb66e1a35, + 0x75ada5a5, 0x5643f0ae, 0x93ed0a19, 0x32bddeaa, 0x72cee2f9, 0x3a2aff3f, 0xbee05b72, 0x27097c7a, 0x019d35bc, + 0x4b68a25e, 0xac1b8f99, 0xf5a4d1fc, 0x037c8838, 0xe3117a6f, 0xd429a69b, 0xc8244d78, 0x2fa564df, 0x651456ba, + 0x8116c36c, 0xe7d748c4, 0xf2855c29, 0x21e4728f, 0xc722c262, 0xa3881b67, 0xfa1b8000, 0x59fb5ba2, 0x845c0f5b, + 0x433ae1c9, 0xa7d8ec48, 0xee51b850, 0x5ed46673, 0x47fa4985, 0x42b70e4b, 0x321dc8e3, 0xffea553d, 0x052b00a5, + 0xb22c42ab, 0x620f6a9d, 0xf4e66dd8, 0x64cc925a, 0x69f94ad1, 0x1c4f5f43, 0xe7739ff2, 0x1dbc73c9, 0x82feb032, + 0x48614442, 0xbabb2e53, 0xcf142a72, 0x29421ce6, 0xb03efe20, 0x3ceddb70, 0x529d9196, 0xc14d81bd, 0x63fd402b, + 0x0908e6da, 0xe591a890, 0xd74c7cbc, 0xc7a27109, 0x6864afe7, 0xe2b29bbc, 0x22b31a87, 0x4058def1, 0xea0c0a18, + 0x64f4a191, 0xb19fb59b, 0x42cce2de, 0x08dad0db, 0x044101a6, 0xc4e17254, 0xce172f49, 0x1af6fcb2, 0x1dc0a458, + 0xeb1b596b, 0x49f1afc4, 0xfd5951f6, 0xe1546c3a, 0xb0012a83, 0x20f28742, 0xb74204e9, 0xa5dce061, 0xb076f08c, + 0xa5731a9f, 0x222ede1e, 0x0b50b748, 0x06e4fbc8, 0xffacc7c5, 0xf77d79e7, 0x428dc3ea, 0x37695f84, 0x2aca64c9, + 0x277e1b3f, 0x294aea3f, 0x4fcd85d4, 0x27644dd4, 0xf935afe3, 0xbab6f8a2, 0x892c9bad, 0x2be590d5, 0x3dcf54e3, + 0x1422cb4d, 0x544ff524, 0xc789aacb, 0x7b3d781f, 0x0655db3b, 0xca0e47a6, 0xc67906d3, 0xc9170622, 0xd061afb5, + 0xb3d2e2f3, 0x8d6d63fa, 0x986fa348, 0xcf9bf49a, 0xea91468a, 0xa067ec35, 0xe7bb4f92, 0x2825262c, 0x208b8d27, + 0x1ccea3b5, 0x72def20b, 0xa312465f, 0xb7f2a52c, 0x4fad12a1, 0xa7101c13, 0xd4e6738b, 0x3d0a398d, 0x2202724b, + 0x036d28c4, 0x58126dbd, 0x1421e7ca, 0xf867680f, 0x1c25a8b2, 0xd3871b51, 0x0ba1e467, 0xa4a94bbd, 0xbe4d2597, + 0x87216141, 0xb19b0daa, 0x5b2e44c3, 0x2085c567, 0x2e4dd2d8, 0x8874ecb2, 0x0776a441, 0x5225145e, 0x9a163008, + 0xe5f2177b, 0x0ad7a1ed, 0xd0333fe4, 0xb1eceedf, 0x6c4f4d2b, 0xe415edb2, 0x742023cd, 0x6bba07c2, 0x81656ec0, + 0xf76e0c34, 0x622b3ee3, 0xd95f847e, 0x02eeace0, 0x671e327f, 0x10fddc0b, 0xd9b3abb8, 0xd4bc0f65, 0x08e6e5df, + 0xa30386be, 0x0bd039be, 0x0d6d30a8, 0x1069fb95, 0x2ad0aa48, 0x1f453194, 0xa85cb377, 0xae1ed232, 0x52bd8120, + 0xd09fc059, 0xb2f6a23e, 0xb0c2b9a2, 0x354f19be, 0xb4a3f2fe, 0x1e9dc50a, 0x3c6aec24, 0xcb3b6b1d, 0x05eabcd4, + 0x31afb21e, 0xf93f4be0, 0x3180f657, 0xbeb1b616, 0x6e3d5ec6, 0xb90ab48f, 0x0f8fc5e1, 0xddb13772, 0x4d52536c, + 0x4c228b37, 0xe6c2bf47, 0xf198a28a, 0x07ae60e2, 0x972035c5, 0xcdb3f765, 0xf2a9b075, 0xe7900e83, 0x9f2bee72, + 0xcb0df0ca, 0x36bee7f3, 0x39ef74b5, 0xf6f3feb2, 0xb1e77e46, 0xbee79339, 0x2aeebcc3, 0x4053adfa, 0x6b362623, + 0x63d85dc7, 0xc74e7380, 0xa9f36ba4, 0x8668b35d, 0x7e526282, 0x502958cf, 0x912b32a1, 0x5067eafd, 0xe82fea02, + 0xaada98a2, 0xfcb293d0, 0x2ed3cfc4, 0x7ba07451, 0x7eeaa458, 0x24f55148, 0xeb45b198, 0xd74a9019, 0x4a17848f, + 0x8f3757af, 0xbe5988fc, 0x0f3c1412, 0x7b83a258, 0x5865a752, 0x1ee18a1b, 0x9d301ff9, 0xb03f8c61, 0x74eecbfe, + 0x4ce69c7f, 0xabc9ffc6, 0x0ae37af2, 0x56e38716, 0x7ef2bc7b, 0x0d104aed, 0x2d5a7674, 0x2824f43c, 0x39b77604, + 0x2517e2bd, 0x303cbb37, 0x2eeea9f6, 0xe05457dd, 0xe6d4c652, 0x6dba8d0c, 0x6de53553, 0xd2893063, 0xa116de26, + 0x118f4348, 0x3e515c18, 0xff6b1402, 0x9bb12f0c, 0x0cc5aec5, 0xbe6bfaaa, 0xf172f87c, 0x79d94416, 0xd66bfa14, + 0x11c1c542, 0xfa57efe1, 0x2f99d18f, 0xc668cab5, 0x9ace5a31, 0x0617439d, 0xcd666873, 0x14802ff7, 0x5bda57ef, + 0xb45723f6, 0xbc6a3e37, 0xe6ac23e9, 0x47c4418e, 0x50857da3, 0x99ea5901, 0x5ec57cae, 0x7065e506, 0x03472b38, + 0xcab7e110, 0x790dc667, 0x4af08d9a, 0xae004d79, 0x0e79f766, 0xc5e35ef6, 0x83e02ad5, 0x66f77f6e, 0x318ffc62, + 0xa6ba75ea, 0x8a3f714c, 0xd6782869, 0xc5d623cc, 0x1f96e6a6, 0x390aaadf, 0x40dd949d, 0x56989534, 0xe8c90e8d, + 0x847a753f, 0x0f8fd1b3, 0xe449bedf, 0xbaec433e, 0xf65d0311, 0x08cdb700, 0xb1b841c3, 0xe9ac4451, 0x00552c55, + 0x68d370e9, 0xccaaacb6, 0xa1136fb3, 0xb1979852, 0xa9a346ee, 0x56c406bf, 0x83552750, 0x4271a9ce, 0x1aec521e, + 0x75da99b9, 0xb9a9fcdd, 0x210891d9, 0xc797dfed, 0x78c0f563, 0x4c3ad9b9, 0x56c2ad5f, 0x548548ba, 0x16ec7fb6, + 0x1f290c22, 0x888adda0, 0x1f7fe400, 0xfcc1eaec, 0x2a7e4fd4, 0x0d1a1981, 0x3fd7cc74, 0x3f0fa17f, 0xc01fffc3, + 0x22915914, 0x37cc05a0, 0xc8203c52, 0xb8109794, 0xa9df4eff, 0x323119f7, 0x9ca4470c, 0xaddc50fe, 0xee7c03e6, + 0x97f40a66, 0xe34cb07e, 0x88d8bb35, 0xca624089, 0x661133a5, 0x5878ef0e, 0xc762e0fc, 0xfe9fe676, 0x2258f0fb, + 0x60e8e0b9, 0xc1519cb3, 0xb52bb570, 0x1547fa3d, 0xbd03123f, 0xbeec2d9a, 0x53ce8125, 0xa8840bf2, 0x4d5968de, + 0x3b4d39a2, 0xaaa89297, 0x8466aff1, 0xd1c44622, 0xd7cafb15, 0x83dc870c, 0xe353e154, 0xabdfdf96, 0xa2c937ee, + 0xd0f75732, 0xfb049eee, 0x8ea11d77, 0xcfe2ac88, 0xc17b59a5, 0x74e2088b, 0x78bad471, 0xc89bd220, 0x59846363, + 0x574182b4, 0x9269426c, 0x7d857da1, 0x7099cd9f, 0xa775bcbf, 0xa8c74580, 0x79a1231e, 0x204e2325, 0xad189e1f, + 0xab28105e, 0x758991ad, 0xc67a81e2, 0x83e52cee, 0xe3f23760, 0xe133fe2b, 0x35918144, 0x47977e5e, 0xe218f47f, + 0x81efa053, 0x45364e05, 0x2c6b7aed, 0x994d84d6, 0x2c9d163b, 0xe392808a, 0x801b0548, 0xf6e74a13, 0xfc32abd8, + 0x9af7ee53, 0xfa4d9eab, 0xd36d1215, 0x5f736850, 0xb36b7608, 0x35a1374d, 0x43aba684, 0x13d0359a, 0xef2f03e9, + 0xa7c1ac31, 0x60097d8a, 0x28054c39, 0xcdf61310, 0x381dd534, 0xe6ad6aac, 0x45077120, 0x0bc9bc62, 0xf9263777, + 0xe7552dea, 0xfb2f2ade, 0xbca3a968, 0xbb90146b, 0x7db09142, 0x6c06866e, 0xc39d206c, 0xda4c74fa, 0x8e081811, + 0xb31c8545, 0x252c7b08, 0x96faf9a8, 0xb0f287d6, 0xbb5a95d1, 0xb08e3414, 0xcf141382, 0xdeb49791, 0xf572cdd8, + 0xf9697b95, 0x6c41f45d, 0x9fa58af7, 0xe77ff70e, 0x3793b7a5, 0xd09da0da, 0xdf006f08, 0xfe9d98fc, 0x6c7c6d57, + 0xc82832cf, 0x837cdbde, 0xcaec8885, 0x24239475, 0xc94e955a, 0x6a865bd0, 0x95c94146, 0x807618fd, 0xf3d9719b, + 0xa38a177d, 0x769634be, 0x088c7970, 0x125113fc, 0x292eb328, 0x7b503808, 0x67221a1d, 0x311a99f6, 0x19f6f8f8, + 0xbec70ebb, 0x3fd3588b, 0x6e937b58, 0xab69de67, 0x9ed79edc, 0xecc2da64, 0xf90c27b6, 0x7dd92fd7, 0x3469a048, + 0x45972b1b, 0x596fc88d, 0x5bbd7422, 0x248b310e, 0x6e959a78, 0xfa36c5cc, 0x005e2cab, 0x40ac0bb7, 0xae9400b5, + 0x5d5452fd, 0x35c86759, 0xcd717613, 0xc48221b3, 0x2b47d121, 0x44d0340b, 0x11159f05, 0x76501b31, 0xf687d358, + 0xa8045303, 0xe1a5d046, 0xa81fb6db, 0x224ed535, 0x05265fed, 0x7c27ba0b, 0x919d359a, 0x5ae3ac30, 0x7e77a5f3, + 0x04c1d089, 0xbf7229b4, 0x4bc99f1f, 0x9483d364, 0x9b00e65c, 0x573cfcf8, 0x02055445, 0x86a0ea0b, 0xc216c7c3, + 0x52f41a0e, 0x3218b503, 0x67ce517f, 0xde3d0049, 0x44ff409e, 0x2cc69b59, 0x9b932e9c, 0xf5ac9a9f, 0x69e3a764, + 0x791dbc0e, 0x37327ab5, 0x82845a07, 0x34db3b9d, 0x02eb1c3e, 0x8a9ca401, 0x40ce7c03, 0x166a6e6b, 0xee8e439d, + 0x3b630b8b, 0x902a2589, 0x293b7e17, 0xe489c2ec, 0xa0d991f3, 0x0244e599, 0xde6a7fd7, 0xa7ee231b, 0xc6f84606, + 0xece83150, 0x83b435a9, 0x4dd59409, 0x1aa3f38d, 0x979c12bc, 0x24934f4b, 0xe1ae8c13, 0xa7c51ada, 0xbbbbc1dc, + 0x477a80c3, 0x9a5c72a5, 0x68664436, 0x090b2bee, 0x45260182, 0x01714467, 0x1b96a136, 0x3bd32197, 0x902ebe51, + 0x520f463f, 0x82f1abc9, 0xd4011137, 0x9e2b8ef3, 0x4077bc75, 0x37b2efa0, 0xc186522f, 0x2fdbcf42, 0xa1e7a7a2, + 0x2a301ca2, 0x79b50898, 0x492357e3, 0x270d8435, 0x4cce126c, 0xedd9444e, 0x0cf5d712, 0xc13657be, 0xca28b40c, + 0x8b4127a2, 0x65fd5577, 0x2d7c40e1, 0x15b9d940, 0xf6bbc7b7, 0xed34d03d, 0x9d75cd6e, 0x5a03d246, 0x7fc180f3, + 0x987c41a2, 0x2df1e066, 0x98eb0a68, 0x70ec27be, 0x89f92131, 0x9c05a6e6, 0x66a1934f, 0x6c92e447, 0x1ce50d7b, + 0x27cfa424, 0x523a1bc1, 0xad04660c, 0xc260fb37, 0x31755106, 0x020b8d82, 0xa9df74bf, 0xa5ed4cd1, 0xe6e13062, + 0xed0bc07a, 0x2aa52657, 0x0fc30031, 0x8a618fd5, 0x5a1d8e5d, 0x4e69676e, 0x555ff421, 0x59ace493, 0x4ed00f71, + 0x613056a9, 0x91347bd5, 0x349ef2df, 0x98aab37c, 0x4f7155e9, 0xa7607cf6, 0xb04abb5a, 0x52542c5d, 0xcf5e8181, + 0xbd2788be, 0xec3dc29d, 0x3042e28f, 0x4d547a57, 0xfd912df7, 0x3fd4694f, 0xb23d357d, 0x95a700be, 0x119fb6c7, + 0xf91ea782, 0x0facd1ac, 0x40427cb2, 0xf0c09b12, 0xd0ef43b9, 0x34197fed, 0xda770087, 0x47f9aa0e, 0x0c64668b, + 0x3be10116, 0x2ac859ac, 0x522d1b48, 0x47abae51, 0x3b2c5a74, 0x4165f02c, 0x1195d6fc, 0x81ff9a6d, 0x25c8de0d, + 0x77ab8baf, 0x3ba54a8f, 0xcaf26205, 0x44759ed7, 0x2addf5c6, 0x164a4425, 0xef223072, 0xd3d36bfa, 0xd68537e8, + 0xed7bc36f, 0x4e9ac314, 0x9dcd3131, 0x96115664, 0xb2ae9062, 0xe24239f8, 0x8d13f4d7, 0xbc581b41, 0x1b763932, + 0x19a479bf, 0x93a17187, 0xb2d6fe18, 0x43d02939, 0x4992854f, 0x6b6dcdaf, 0xbac0b5a7, 0xcea34b2c, 0xf2fe667f, + 0xea6ccb48, 0xb9a6e434, 0xfdc050e9, 0xdcf6c729, 0x265bb5d9, 0x629dff46, 0x8b85e8e5, 0x70c4db09, 0x4840896b, + 0xbfc2395c, 0x24f4a7dc, 0x43ed7297, 0x0fbe9730, 0x88e2d736, 0x8bbbd88a, 0xab19fa59, 0x5cf23030, 0xf6f4e0fe, + 0xbd87da5e, 0x775272cc, 0x3c1b2fd4, 0x60fb72ce, 0x0900b03d, 0xc3c2a310, 0x2bda2f94, 0x736d6a9e, 0xc8f8f225, + 0xc274be63, 0x0ccc7597, 0xbc76dffd, 0x5106255f, 0xa38d5ec9, 0xa7146a8b, 0x0ff79f4d, 0xd8f862f0, 0x004ca7d3, + 0x5af61c96, 0x1083e325, 0x9614156b, 0xa8c03537, 0x310da39c, 0xf41c0716, 0xe56b150d, 0x304fad65, 0x690243ac, + 0x8a90889b, 0xeea1e8d2, 0xbb6fe5bc, 0xe72ca5c2, 0x47784889, 0xa862f33a, 0x3ae53fa3, 0x9097c571, 0xd8456e61, + 0x4b285112, 0xc6724381, 0x9c45974e, 0x0bbc1e2c, 0x5238e36a, 0x27149e70, 0x3240571a, 0x9e98f6cb, 0x0055b61b, + 0x3aa25904, 0xba695092, 0x264dc9e2, 0x6e9d0c7e, 0x1d68cb6c, 0x8be37fda, 0xaab081ae, 0x62521569, 0x30a1223f, + 0xbbb5eb49, 0xd8c106f3, 0x7da0e5c6, 0x32027848, 0x63cc4f2e, 0x9509e2b7, 0xe1ae6d46, 0x3acc530c, 0x128bff00, + 0x6f052991, 0x5731f53f, 0xda494f8d, 0xf739a5d8, 0x213e57db, 0xd12865f1, 0xf36f5a02, 0x3a96bb16, 0x6cfb83e8, + 0x03808893, 0x533e3ba1, 0xbff203e6, 0x2ff76e46, 0x6237e03a, 0x50c5bc08, 0xa2b52c29, 0x0351820c, 0x93c7438f, + 0x5f9c4b7e, 0x822a26ab, 0x2266b570, 0x17d714a1, 0xc4659eab, 0x1a2ddea0, 0xc802f76f, 0x8d519470, 0x4cfd6ed8, + 0xb649ebf2, 0xec6ab1cf, 0x3788ede4, 0x45b62a14, 0xa6a3340f, 0x7867b8fc, 0x2e39c634, 0xf1bf3862, 0x03ab7ad5, + 0x75710d6c, 0x087439da, 0x09b7654d, 0x52b240e8, 0xd9c337a7, 0x09971078, 0x860c6113, 0xf6bca017, 0x3874adba, + 0x01193021, 0x7d19b0db, 0x72ae645b, 0x27d87cf2, 0x094034be, 0x9131bb73, 0xfa6c9165, 0xecd5a6b1, 0x3bbb1f9b, + 0x7e5e184a, 0xde3c278e, 0xf3f7fd92, 0xa8a67bb5, 0x8af99a5c, 0x236e61fa, 0x52eb6414, 0x988e4390, 0x7c06b642, + 0xe778b36a, 0x556724cb, 0x1b961e75, 0xd4eba172, 0x37bf1bdb, 0xa5e2b857, 0xbfa1b886, 0x39ef8721, 0x68e8d7b1, + 0x350b2f32, 0x7ceeace0, 0xb44cb254, 0xb77c7412, 0x147367ca, 0x1242dad4, 0x6b7a6108, 0x7853fd36, 0xb21da004, + 0xffc9f865, 0xce307f67, 0xea541281, 0xe8810617, 0x7d1e327a, 0x4bef6d45, 0x4e45b0cd, 0x81f832de, 0xd75c36d9, + 0x690e5e25, 0x9d0602a2, 0xa1df64d6, 0x196adeae, 0xc2870de9, 0xc54c1504, 0xd932aef1, 0x7379fc5b, 0x98d07757, + 0xda9a056c, 0x8e6e05e0, 0x292c456d, 0xa70402ff, 0x84773186, 0x44b2807e, 0xdbbf8d35, 0xad7fa515, 0xf08d480d, + 0xf0c2adbf, 0x89ed606c, 0x50bac534, 0x876a0141, 0x4d7eb0f2, 0x821c50b1, 0x5ee2eca6, 0x209fd99e, 0x049fddcf, + 0xd61614bd, 0x7a0f7ec4, 0xd12ee355, 0x0f456d82, 0x95eeae9f, 0x8a938984, 0x166da2fd, 0x989bdb1c, 0x5e1469ab, + 0x6edec43d, 0x16a76ad5, 0xc92ff43e, 0xfde90053, 0x876c0327, 0x92d40533, 0x7e5d7cc8, 0xd8ee7143, 0x7f60a3f3, + 0x5840c777, 0x482c8dc0, 0x7fd32f17, 0xab726ac2, 0x5cfa1f8f, 0xb61c4b6c, 0x27a3c618, 0x5142bbfb, 0xe458e0d7, + 0xd495a545, 0x27fe0a4a, 0x57b04903, 0x004733ae, 0xc207292c, 0x0429a367, 0x212a4f5a, 0xcbb27448, 0x104c5166, + 0xe356ecca, 0x46a4d781, 0x0436e2d7, 0xfbf62f59, 0xad4545e1, 0x76cc16cf, 0x02b931a2, 0xb3158928, 0x5302012c, + 0x762e4fa1, 0xd42935cf, 0xa9bd56f9, 0x24a26557, 0x6b5ab733, 0x0a04a686, 0x3ba1f00b, 0x1a87daf4, 0xb8c96b08, + 0x0a3465d3, 0xbef6ce70, 0xad86b9a5, 0x0c1e8329, 0xdb966b05, 0x3880c92f, 0x28be78b6, 0xeef5712c, 0x809e64f4, + 0xc97aa563, 0x3a9349b7, 0xd855e96d, 0x0bb12857, 0xa0989fd0, 0x61d934be, 0xd3d3129c, 0xf518b8fb, 0x3170f0c9, + 0xe33484a5, 0x55443790, 0x12bf4974, 0x1429dc69, 0xdb5dc143, 0xba2e42d1, 0xb7e87e18, 0x05606743, 0x39741103, + 0x70c554c8, 0x31f170fa, 0x2af88df0, 0xdb321537, 0x8f1a860f, 0x7f737028, 0xfef78221, 0x67268a27, 0x0610405d, + 0x30953211, 0xe0c32248, 0x9920c24e, 0xb23df788, 0xc8ee4b49, 0x037440b8, 0xf10d0278, 0x1850cc16, 0x60083f9f, + 0xa931ba7b, 0x0290addd, 0x793a35e3, 0x1b3f1ea9, 0xcced34c9, 0x6f50509f, 0x2de0429a, 0x25e736fa, 0x6ca7918a, + 0x2f636012, 0xb2a9767a, 0x0e3096a2, 0x3a7fbff9, 0x7ceabb07, 0xbdf9ebb2, 0x69d78892, 0x60a6f064, 0xfbcaebc5, + 0x76af0d49, 0xd16f5108, 0xd3e45506, 0xbf490106, 0x3d0b0adb, 0x85acb3e6, 0x26a66e70, 0x974f289f, 0x3212a7d4, + 0x14903948, 0x776e1846, 0x7b5a42ea, 0x80901671, 0xef559292, 0x02ef3f2d, 0x3f5658e6, 0x60af5a9a, 0x602bdf07, + 0x4ab93c81, 0x1e885912, 0x0e320a0c, 0x09b32bc7, 0xd5060940, 0x32db7703, 0xd1cdc954, 0x04be7692, 0xd040cf46, + 0x24a7b7d8, 0x6854dffc, 0x980d9c67, 0xa8c4fcb7, 0x80f68207, 0x794a84fc, 0x362f4a3d, 0xbe811f76, 0x2723a641, + 0xb42f631a, 0x4aae8bb8, 0x400d5356, 0xb153ec7b, 0x1a2f2d0e, 0xea7592c0, 0xebe91ed8, 0x4b4fa59a, 0x24f5823d, + 0xf8a51728, 0x201c0b01, 0xaf098dfa, 0xb3d3148c, 0x93878fff, 0x26c84a9e, 0x24a2429c, 0xc99644c2, 0x0fa6848a, + 0x41efc3eb, 0xee89ef16, 0xb49779bb, 0xdba9b7c1, 0x975042e7, 0x6f3e7c1f, 0xd33b7654, 0xa82c77d7, 0xf6aa2b9d, + 0xfe76f899, 0x792d715a, 0xcc80abf3, 0xdf5aba0f, 0x3b22f49b, 0xb95c9043, 0xcb34d7ce, 0x9e597fe3, 0xfa3c243d, + 0x230afe58, 0x7b14df4b, 0xd990704f, 0xb8b42a83, 0x82c7603f, 0x68795a77, 0x6c77b793, 0xc1f4bc70, 0xe1450458, + 0x6e07f05c, 0xd0327bf3, 0x749be53f, 0x15793a21, 0x3014406e, 0xb51bda2a, 0x2fe42bb0, 0x40ebfbe6, 0xfc3dee6f, + 0xb502212f, 0x5cc9699c, 0xad5bb041, 0xdf510260, 0xa080fad7, 0x05c4e5ed, 0x9f3554d6, 0xdbbf993a, 0x1b982759, + 0xbd55173f, 0x5edb4eb7, 0xdf80cfdb, 0x3de08f82, 0x133a988d, 0xa4648a6f, 0xfe692105, 0xc1fc2e11, 0x3bfcaa45, + 0x3d382cb3, 0x452ed4c6, 0x1fc36131, 0x90ecc765, 0x0e1532d7, 0x9db4a3dd, 0xdc2c5842, 0x51691430, 0xa746c2f6, + 0xd834eb46, 0xa69e3a6c, 0xb4a840ff, 0xfccfb95b, 0x3f417086, 0x87563d76, 0xd3c63d09, 0x4c1d7d2f, 0x1fddb023, + 0x78a266d0, 0xc5055483, 0x5fe2ef67, 0xed2f43fe, 0xad917e12, 0xe2256609, 0xa3725e64, 0x8e4b46d0, 0xacc8283c, + 0xa201bfa2, 0x777697c3, 0x661d767d, 0x8181ff15, 0x808bc45c, 0xfb79d34a, 0xb2f5e025, 0x62599409, 0xd980513c, + 0xa17da8cf, 0xf6126b61, 0xc000f5a0, 0x3853e65c, 0x601ba811, 0x340bfdca, 0xb0fd5f16, 0x221ed213, 0x2cdf2692, + 0xf66c75dd, 0x2fc3d04b, 0x4585347f, 0x85c78d4f, 0xc098842e, 0x932c94cc, 0xe7fb34cf, 0x26ba63c9, 0x4dd20d2d, + 0xeb6a3a1f, 0xfd771576, 0x3544ec40, 0xd035d675, 0xa86c74cc, 0x3bc06c51, 0x9a9e52ef, 0x7a30837e, 0x099393cc, + 0xc17f158d, 0x0fdc1e04, 0xb5afeb77, 0xe607897f, 0x5a77f2a3, 0x28a6fd4e, 0xde362973, 0x09d51b47, 0x79da9ee5, + 0x308247d3, 0x4cec3581, 0xe8790a33, 0x56f5d6ee, 0xffe6a45c, 0xe4a6e0fb, 0xdac0f5ed, 0xccbf9ed8, 0x79d2283f, + 0x88a537ad, 0xce7aeb01, 0x9a5a84db, 0x05edba51, 0xb26ff3c7, 0x075bee0f, 0x27d2db69, 0xe033c186, 0x50b35306, + 0x7cac66ed, 0xa986a0c2, 0x17261644, 0xac9bfb7e, 0xe4d5fd39, 0x066ae8b4, 0x3f202492, 0x8db854b4, 0x31b86501, + 0xd5c7e738, 0xe68d51ed, 0xa88fdb58, 0x614f7de9, 0x98f599fe, 0xeab3d38b, 0xf11812d5, 0xd9e3bd9b, 0x693dda22, + 0x1abd8d20, 0x6c565553, 0x882cd6b5, 0x1e97ed11, 0x4d6361f9, 0xaff81896, 0x9ee6f2bc, 0xce9bf3fc, 0xa80ff210, + 0x9422ea3a, 0x6342dd71, 0x2433edbd, 0x93162315, 0xbbc5ea15, 0x05571595, 0x045788e3, 0x5ebdc6ac, 0x0c0c17c5, + 0x5acde2cd, 0x4f804d29, 0x3f752a15, 0x94629298, 0x77645e13, 0x829bf885, 0xdbb064a3, 0x430063db, 0x89e35f2f, + 0x8fc5fe6d, 0xe3207985, 0x1fd8d07d, 0xa508159f, 0xcabad5af, 0xd38138cd, 0x487e708a, 0x0e66fef4, 0x227e1ce6, + 0x7a141481, 0x8efbe646, 0x161b0cef, 0xbf70ad78, 0x62d98ccd, 0x424c3250, 0x4552d4dd, 0x736903ba, 0x285df032, + 0x12cb9fc3, 0x73698431, 0x8c53042b, 0x3dfcc54e, 0x079dda44, 0x6877f650, 0xe785c6e1, 0x36a20dbf, 0x6e66b9d0, + 0x8ad58cf0, 0x3d2b889a, 0xae074daa, 0x3f01016b, 0x9f9afbe0, 0xf1b144ea, 0xca82af5c, 0xd09a4464, 0x2848fd70, + 0x98fca41c, 0x2cb8d135, 0x1f9aa55f, 0x924ec8bb, 0xe0f46d5c, 0x95753385, 0x97857fbf, 0x775ae14d, 0x713ecec7, + 0x54b090dd, 0xde182c00, 0x349dd49b, 0x14ec3e7c, 0xed1f4d9e, 0xf64f6192, 0x96901685, 0xea0d8902, 0x92c954a8, + 0x1a98a027, 0x382bf822, 0xffe04d49, 0x83e307dc, 0xf52d8b67, 0x2ca499bd, 0xa36e97f9, 0x9ec73d2f, 0x3415a358, + 0xf87ec53d, 0x72238013, 0x7c3f985c, 0x2d2c8543, 0x4a557fc5, 0x381efcde, 0x53ec53dd, 0xf88d7ff0, 0x2f70356f, + 0xe993de9d, 0x93ee73c3, 0x74362b83, 0xf355fec8, 0x9e7442ad, 0xf5daa6ab, 0x93f84b56, 0x9b9ac39b, 0x30cbce9b, + 0x100edc71, 0x4fa0912d, 0xb9de0aa0, 0x293f4013, 0x6850ecb1, 0x0357ea9f, 0x4b6a1fc5, 0x0d49367c, 0x1fab4abe, + 0xcca28cb7, 0x227840c7, 0x4cfb7249, 0xcf34abf5, 0xa5099715, 0x359fa6b1, 0xf1750c94, 0x64a4f8e1, 0xf56bb92b, + 0xabc15017, 0xc067fccd, 0x144bbd88, 0x24b0912d, 0x808574fb, 0xe6825b95, 0x802203ce, 0x60ba7b69, 0xaccc4865, + 0x02cb467b, 0xe36d886f, 0xcd131d44, 0x536eaf80, 0xb205f49d, 0x16eee7e6, 0xb46b45bf, 0xef5bd7f3, 0x19114bb5, + 0x8d2f90dd, 0x41453b26, 0xe05bf3a5, 0x1097cbc4, 0x4f3eecc6, 0x33db5deb, 0x92ae1a27, 0x3caf9f91, 0xd4682e8c, + 0x6a3e5f87, 0x477cf6bd, 0x00f3bff0, 0x49af67b6, 0x96848e61, 0x32c48b65, 0xc9acc899, 0xc2bf8c4f, 0xcd403d2f, + 0x5b6fb865, 0xbc493584, 0x303d6bf7, 0xb8913a57, 0xc46fb317, 0xb14dc944, 0xa3c5cd2b, 0x68e351cb, 0x21a836f3, + 0xa3c0f81a, 0xe4a62c04, 0x0b2c79af, 0xd19a8c49, 0x4342c591, 0x41344b8a, 0x29f9da59, 0x6ba57fbb, 0xc49b554c, + 0x7e615b2d, 0xda19e919, 0xb271821a, 0xa44fdeb3, 0x9cfe7beb, 0x8879b79c, 0x43671111, 0x1deb9437, 0x62c139ad, + 0x53528b3d, 0x5744f9fc, 0x22f98ee5, 0x0cda5d13, 0xe41f75eb, 0xb3836850, 0xcc2d3c1a, 0x9f047c7e, 0xe7e9a475, + 0xe2a6992d, 0xcbbc356e, 0xff5c3af9, 0xba9ddb5d, 0xc2e26e9d, 0x5a49479b, 0x9d5bba45, 0xe2b1314d, 0x1038e68a, + 0xd32de23e, 0x266c744d, 0x2ca9179f, 0xbb91a34c, 0xf1de9bb7, 0x2904bd1e, 0xa147b8b4, 0x1c567874, 0x086b4d4f, + 0xa89adbaf, 0x66c35ec0, 0x6dfc93a1, 0xfa3888d2, 0x7ca24014, 0xacc3fdb6, 0x3d217dd6, 0x4335846c, 0x280ca7ed, + 0xaa23a813, 0xf8af4e66, 0xc9216944, 0x6290aaca, 0xbb46c5c6, 0x0b3d3892, 0x4ed1538b, 0x2ba4317d, 0xe508dd39, + 0x45e56afa, 0xd8cda745, 0x8accabb3, 0x1cde944a, 0x79ef752d, 0x33169a50, 0x1ae9a2e0, 0x39134133, 0x7715c11f, + 0x965ea0e3, 0x130dd89e, 0x6e4b93c8, 0x88f2a493, 0x722726d0, 0xb3db0ae9, 0x1194c738, 0x42894959, 0x9161608f, + 0x8061e3e3, 0x52107755, 0x0f3bdc00, 0x64cb7d5d, 0x527df3a6, 0x0d46983b, 0x56f2a02d, 0x1058c7d7, 0x6225fe8f, + 0x8b707eb4, 0x0f25568d, 0xb5fcd9a2, 0x17dd1280, 0xd19278c5, 0xbcb48a2c, 0xa858092b, 0x18d37f31, 0x70709381, + 0x3f8e6e7d, 0x739b4162, 0x913e7a33, 0x23d0098a, 0x748a63c7, 0xf48cb45d, 0x03d35c55, 0x7e05d7ca, 0x398bf0bf, + 0x71a6a85f, 0x4ce1e03c, 0x2dd8c87a, 0x94d69673, 0x2742f651, 0x3b89fc8b, 0x5fe88e75, 0x7dbec01b, 0x89e9bb23, + 0x67ed58e4, 0xee5860ee, 0x211dc6a1, 0x323f3e20, 0x6d31a050, 0x6839ebf7, 0x72190ae0, 0xb6db8313, 0x39b40477, + 0xff81e6f3, 0x9c580f1e, 0xf2adfb5e, 0xa2892530, 0x3551352b, 0xc7b0c515, 0x955f0083, 0x470a4030, 0xb977c271, + 0xdada1445, 0xcf6bfb8c, 0xa80a5aef, 0x7bfb2ee9, 0x0cb33ceb, 0x2eac5903, 0xd6966b4f, 0x2eb419bf, 0x8f5550fb, + 0x1a6a3950, 0xdbc7087b, 0x7485b988, 0x587f4555, 0xe4ec03a0, 0xc5991143, 0xee4e5569, 0x7550af70, 0xcb3364d0, + 0xe0c91c0b, 0x59fee88f, 0xcb077d6b, 0xd5d21062, 0xc1d1e387, 0x6b4a7533, 0x44b9904d, 0x6f259c74, 0xda3d4e8c, + 0xcb056654, 0x44197177, 0x5297f6bf, 0xcc33652e, 0xf2a1b6da, 0xed98fb6b, 0x0a161eda, 0x5021284a, 0x0ff9fc10, + 0xc7df6126, 0xaaf8eadf, 0x80a07932, 0x08485481, 0xac6c3585, 0x10325ccd, 0x42c927d2, 0x90fbe1eb, 0x38ef7916, + 0x7f4a39a9, 0xaebc9e9f, 0xedfac55b, 0x747186b4, 0x4bd44fd1, 0x7d2b93bf, 0x78a7e89c, 0x1362a211, 0xb5959a08, + 0xbe079181, 0x371f9b2d, 0x794958c5, 0xca8f0619, 0x2d6d48d2, 0x5f736c36, 0xed1a5ee8, 0xa22d6a90, 0xd4070f72, + 0x94ef2b55, 0x1d0c9272, 0x7982f12c, 0xbc8acada, 0x38397b8c, 0xcc1999ef, 0x9d43b291, 0x95851c2b, 0xe3c5124f, + 0xd4d4f82d, 0x8c8aadb7, 0xcf2a8a79, 0x381de70f, 0xb397126a, 0xc6f2b4bc, 0x88422655, 0x61ae57bc, 0x2643e999, + 0xb425f025, 0xced7f691, 0x75fb7514, 0xd0dc2168, 0xbd3b1238, 0xf76e6641, 0xc51b8661, 0xbf0bc6be, 0x52b47faf, + 0x45bfdb4c, 0x668d2577, 0xef032e2d, 0x8aaa7fa1, 0x1130d2f6, 0x0acc522f, 0xf39dba0d, 0x8d2b0aa8, 0x360c6c2c, + 0x5b49330b, 0x635e6d12, 0x651428a3, 0xd6980ca7, 0x342b34d3, 0x7270ac20, 0x351167dd, 0x60ac4eef, 0xdabd51e6, + 0xc3fdfb3c, 0x6551e31c, 0x5b9b9232, 0x6da25ace, 0x1a4074af, 0x662d9e67, 0x86fcd028, 0x853ef0ad, 0xd90fe580, + 0xc2eea7a5, 0x12d327a1, 0x7dc256ce, 0x38275fef, 0xa5f32c04, 0x36f5cb54, 0x768ff3f5, 0xf8d72fa9, 0x9408bdd6, + 0x7dd42908, 0x9f81e3c5, 0x0e1f1690, 0xdeff989f, 0x51543765, 0x6e8eb029, 0x24865155, 0x83c4fa80, 0xf79533ac, + 0xb90b82ee, 0x241b4a48, 0x754ea020, 0xabd10d56, 0x53999c0e, 0x279bf093, 0x7a73002e, 0x3bd505a0, 0xa2d56006, + 0x46295604, 0xf4db37a4, 0x38e8fcd8, 0x2467c117, 0xf7ddb39b, 0x6fdbc477, 0x0a08ab40, 0x7a69f5ce, 0x3f972895, + 0x37074a05, 0xab951d46, 0x323843db, 0x28f79cc8, 0x502926e7, 0xe526e1a3, 0x7abfc827, 0xe7f41e15, 0xacedd011, + 0x5dacce38, 0x3536ed3d, 0x4f467ae0, 0x0eff86a2, 0xaacde268, 0x9d67acf4, 0x7a75e5ea, 0x59ca302c, 0xdfbd79d1, + 0x05cd3320, 0xd3568ee6, 0x60e27f67, 0xc06ae9db, 0xf2261889, 0x52a2dd20, 0x787671af, 0x25410608, 0x113c1744, + 0x7360a3b4, 0xc1923006, 0x55402748, 0xf49d5e0d, 0xe818dbf8, 0xe5614e63, 0xd200f811, 0xc783610d, 0x36b7f4ae, + 0x6c0e159d, 0xc96f6114, 0x28f78820, 0x564d965d, 0xe0b061fc, 0x421bee19, 0x58e19c09, 0xe926808a, 0x6ccc8b5c, + 0x53b19bd4, 0x8241b047, 0xb0750ddd, 0xc11af141, 0xcba60986, 0x5ab62e2a, 0x5f1b14a8, 0x77df7baf, 0xf0b83efa, + 0xcb7e64b5, 0xf3ff0a7c, 0x9addb198, 0x668aa6b0, 0x96aab47c, 0x311bde8d, 0xe4a8e923, 0x1c293525, 0x4b002391, + 0x71de1d83, 0xe56ff419, 0x23aabe3f, 0x5cccd65b, 0x2808ad87, 0x27fa26d8, 0x571f3c10, 0x9f9d5ada, 0x9bb80e45, + 0x8e268a07, 0x7de57930, 0x147a3099, 0x2b5ae162, 0x2850335b, 0x95cf0ea7, 0x6865d5c0, 0x4b1a0508, 0xda83a4da, + 0xa16d98fb, 0xf43f7c7f, 0x815dea0b, 0x04951df9, 0x4ccc6f94, 0x710a1b84, 0x9490b6b5, 0xdf2814c7, 0x6c963b68, + 0x9167e848, 0xab03eeb7, 0x38375275, 0x760d95ba, 0xe7d2d3bb, 0xf451ae1f, 0x457304b1, 0xff44d3b1, 0x6e457418, + 0x9d8434c2, 0xce74b8b3, 0xc76d8c9d, 0xfd29dc8f, 0xee20a55a, 0x3700e8e7, 0x49555317, 0xf5f689d1, 0x241c5825, + 0xf4bc318b, 0xb9546ffd, 0x8c2e0a6f, 0xdaecb60b, 0x8ee183ad, 0x9a231368, 0xb8e05baf, 0x9a5619f8, 0xdd6e067a, + 0x42d6f39c, 0x6f41f911, 0x587d6690, 0x1c325f7e, 0x27053cc1, 0xef07d190, 0x78b806c1, 0x59f83ed7, 0x6c845d21, + 0x87c80fea, 0xa4bb200f, 0x83a0b3ea, 0x6ae53f84, 0x575064f7, 0xad90eba6, 0xe6afe85a, 0x4c65ba9f, 0xfaa06fa7, + 0x97197c1e, 0x505bb361, 0xcedd7025, 0x8484f51e, 0x8b284305, 0x4c85d98d, 0xc5705f54, 0xf5b1f1a0, 0x9e1293ba, + 0xb15a93a3, 0x95a39e11, 0xe3031cfa, 0xeee861e1, 0x195206e6, 0x674cf157, 0x60026933, 0xd7cad60d, 0xf53354a6, + 0x363d4678, 0x0b73a39b, 0x55eea718, 0xa7ec46b0, 0x49fb30f1, 0xd5f4eaae, 0xae011877, 0xc1e4f504, 0xf00bd241, + 0xed0d1936, 0x9bac8722, 0x321833e7, 0x09245e00, 0xbacb3ff7, 0xedf204c3, 0xc77ff3d7, 0xfd8f0490, 0x6927ab86, + 0xd5c79b17, 0x9199a6a1, 0x5a6d2561, 0x29c69a52, 0x1d2c7b35, 0x79a9353b, 0x43fd40d9, 0x3052f535, 0xbcf6fb92, + 0xddec87e2, 0xe33a4a5d, 0x3584c6be, 0x0218cc0c, 0xd1a89cfc, 0xc16d8adb, 0x7a695a66, 0xdcec729f, 0x79b36857, + 0x5c825a71, 0x86582a41, 0xdbe2fcef, 0x9c16f548, 0xab6d8f7c, 0x4034ac1a, 0x94a7da34, 0x280afca1, 0x52b9598e, + 0x63cafcda, 0x2820e0bd, 0x7a8ea997, 0x3258a58a, 0x3edb1004, 0x124755ac, 0x8cfd70d7, 0x61c33b87, 0x991810d7, + 0xc1739e2b, 0x075e8923, 0x96eb2967, 0x6d8d027f, 0xfcf51928, 0x91f0bb3c, 0x8f829a43, 0x96f5e066, 0x09edaa90, + 0x4b8f2f87, 0xf0fadaae, 0x6269f9d0, 0x9a315f6b, 0x5c5159b1, 0x9f9333a4, 0xcd74d007, 0xe0c17f25, 0x8b7859eb, + 0xd1b65d73, 0x092f8b76, 0xedb57496, 0x366e5701, 0x6b99697c, 0x04e3f1a5, 0x99f47442, 0x2c2f910d, 0x2194a7e2, + 0x0a892239, 0x4cbeb495, 0x8d9c2144, 0x6d77866c, 0xa2adf7aa, 0x54041fdb, 0x30ec259a, 0x76ce7d90, 0x91773a90, + 0x11c12632, 0xd48ceb20, 0xa87b2e92, 0x3eec9edb, 0x280b69a5, 0x0334cebb, 0xe9ed950a, 0x8e7e0e9d, 0xc2ec9985, + 0xdfcbce57, 0x144a8a39, 0xe9459c9d, 0xaa6382b9, 0xb6a662f7, 0x2fd4d4da, 0xd71571ff, 0x06850370, 0x6dbf1f1e, + 0xecd748b1, 0x1b299b3d, 0x91b90c26, 0x52fd4fb6, 0x81c170cb, 0x1b8b60cd, 0x3e59f2b7, 0x0550e49c, 0xa69570e8, + 0x42d5687a, 0x600340cc, 0x7c08012d, 0x6439d445, 0x00b8ced2, 0x4d71a93c, 0xe4adeaf2, 0xabd370eb, 0xeef68018, + 0x72041d5d, 0xbf648742, 0x6818ed80, 0x27664dc8, 0x5a573e21, 0xa7936f83, 0xfea64986, 0x9e2d0b2f, 0xa43180cc, + 0x0a12d336, 0x826f68d4, 0xda70bc9c, 0xc5c08e5e, 0x11f0ef32, 0x34042548, 0x0a0663b9, 0x1394b8ae, 0x69f4db93, + 0xc647d783, 0xc3e36fa6, 0x05b87906, 0x4ec2597c, 0x36dead08, 0x3cb17200, 0xecf119d2, 0x5e140f03, 0xa11ebcfd, + 0x47a31651, 0x018d646b, 0xa2a9b228, 0x3ee36c41, 0x23b99a58, 0x21a4fc57, 0xd8c7aaec, 0x911e7c4d, 0x14d308db, + 0x5b0f4dbf, 0xe27cd4d1, 0xd171ad3d, 0x69a0f817, 0xd42d7084, 0x746c2584, 0x7beb3623, 0x24501809, 0x6449b8d0, + 0x1ccd2fbb, 0xe17bf0b2, 0xaea175b3, 0xabab171f, 0xa4acb24e, 0x943245c7, 0x59d5e147, 0xf7e18c32, 0x9e374a4e, + 0xae793eb8, 0x7fc6ce56, 0x98043c82, 0x631ba3fa, 0x62f1637d, 0xf7ad29e0, 0x45b346ae, 0x8cf7106a, 0x712cf8fd, + 0xd6aa9ee5, 0xd5428473, 0x5b8677a4, 0x4b9edfad, 0x1ac97b97, 0xf18cb34e, 0x19e8846c, 0x7bf9c44d, 0x2657dedd, + 0x9ce35b6b, 0x07cc7e1f, 0x5d73c824, 0xe7ba115f, 0xa0b5e5ae, 0xa3963f3c, 0x2959f999, 0x4f772a64, 0x634e52b8, + 0x8de68536, 0xdf2d7c69, 0xe18369a4, 0xf8638782, 0x64db4979, 0xfcba0857, 0x8e3ad625, 0x598d09e3, 0xa281cd19, + 0xa673731f, 0xd05f8f52, 0xa63425b8, 0xea47cccd, 0xcf367004, 0x83d0ca8e, 0x4671cd26, 0x0b26503a, 0x5f67847c, + 0x9916022e, 0xd90c2693, 0xae3e42bd, 0xfb14c0e3, 0x359d7538, 0x988ec8d4, 0xc903e473, 0x2fe8f914, 0x15575bd8, + 0x02c6773b, 0x2c1a2dcc, 0x01b58dea, 0x4af7463e, 0x460ecd27, 0x4191c79d, 0x71882231, 0x15b1b9f4, 0xcb7766b2, + 0xb8a18414, 0x7093f4de, 0xd9b99370, 0xa1eb043a, 0x2fb29be5, 0x9a3a39cb, 0x3a88bb07, 0xf4282858, 0x17caff5b, + 0x5a71550f, 0xfdf7f52b, 0xa1d62e38, 0x16a17792, 0x267b3a22, 0x166c77f0, 0xff164dff, 0xd6fa58a3, 0xa44dd4a8, + 0xc82e44e0, 0x63fd81ba, 0x86ab1821, 0xc822d0a2, 0x7dcc8d55, 0x01851fa2, 0x9b12f0a0, 0xaa6afd16, 0x9ddd4c56, + 0xe4cc7868, 0x825af67e, 0xcc2148ca, 0xd0b75c5c, 0xc7e1ffe1, 0xaae2c80c, 0xd28dfc89, 0x7136a83a, 0x0c9f7181, + 0x9c5b1866, 0xc37585cf, 0x995eb786, 0x11e2228f, 0x79e8ab44, 0xdac6d012, 0xa7eae4a0, 0x833e7494, 0xcfd24d5c, + 0x7c532033, 0x1dc69b31, 0x8411b9fe, 0xfcede131, 0x37fe83bc, 0xf280efb5, 0x99563cb0, 0x84f67582, 0xf69b24c2, + 0x632fdd44, 0x77d31df0, 0x97592bb9, 0xd885f3f5, 0x630e502d, 0xe316386c, 0x41813fd8, 0xe9e23c00, 0xcc1b491e, + 0x91f0d7bc, 0xcca8ca61, 0x2b3a3501, 0x80e0ed6d, 0x18f89cc3, 0xa41bb2d5, 0x68f3a0a7, 0xd6c075f5, 0x5c5cdab5, + 0x2b92c3a9, 0x26055736, 0xc4cc5cf0, 0xd1dee721, 0x2502c717, 0x2651f18d, 0xfa0aabe4, 0x3d20cff7, 0x8ab5d226, + 0x2b9cf217, 0xf4acf75e, 0x02008ea9, 0x8ca16e7b, 0xc7bf4d8b, 0x9e66f231, 0x89ceb581, 0x4c020034, 0x4955c714, + 0x1030fa93, 0xff99f83d, 0xde81c5ed, 0x0669f5e7, 0x8a38dc49, 0xe586429d, 0xb2daff69, 0x01a40128, 0x3cd2773c, + 0x3b92a354, 0x1b4bf475, 0x6eb2e6c3, 0x32c74731, 0x56cf686a, 0x0c776ad1, 0x2be51400, 0xa078d9d6, 0xd24191e7, + 0x24fecca8, 0xc81a104d, 0x56d4fe45, 0x616e49bb, 0xc553a3ee, 0x81bffcdb, 0x18aa6c89, 0xdc8e3132, 0xe5135ebe, + 0xda3046d5, 0xf5b90f4c, 0x30a9d324, 0xb1efecc5, 0xb93acdee, 0xf6b99bbe, 0x3ad7a5de, 0x25231914, 0x305ea6d6, + 0xb87a81e7, 0x19777a84, 0x85938dd8, 0xf2006ef4, 0x40a9a25b, 0xadad3cb3, 0x834c8524, 0xac6c4ace, 0x606f72d4, + 0xdf006cc7, 0x860d6701, 0x76fdcd77, 0x6114a7e1, 0x66a0aafa, 0x69241fcf, 0x0f1a47ef, 0x916e115e, 0x243c0862, + 0x0ef0b59e, 0x72463335, 0x250c45a3, 0xa79c9c7e, 0xda8b4e18, 0x76441a56, 0x372e72de, 0xbb396478, 0x9645fe15, + 0x4aa8a9fe, 0x8a07c9de, 0x50e8105f, 0xfa5bc6de, 0x697d0630, 0xcc4709f9, 0xc01c1f09, 0x7e29990f, 0x7193a4b0, + 0x27d4313e, 0x10756e1d, 0x7b1fb09b, 0x85374dd3, 0x21053c95, 0x89ca800c, 0x236ea8ae, 0x95c4e794, 0x2a3a0f5a, + 0x2ff83a34, 0x2c41f742, 0x5f9f246c, 0x6d74ce8b, 0xed5b3e8c, 0xa616096d, 0x7891f2b7, 0x9c770d5d, 0xf6ffdb49, + 0xe9b20ff9, 0xdb8b0155, 0x5bf61e22, 0x07d488da, 0x49ef3436, 0x42aa06ab, 0xf8764dc0, 0x81a2db96, 0x4519b948, + 0xe49c33af, 0x454ca097, 0x4d8fac81, 0x255fe501, 0x15a4e638, 0x88b09717, 0x0179b427, 0x4794e681, 0xe2b1121e, + 0x4ab8f1e6, 0x49816ae7, 0x6facd20e, 0xe8741a02, 0xe06f574c, 0x2572a7ae, 0x7e60b215, 0xa0bfead4, 0x0d16ce8c, + 0xa213b1c0, 0x69801f19, 0xf4ae15fe, 0xdcc457fd, 0x9c463d74, 0x86ee903e, 0xf540cdba, 0xd62f8abf, 0xf46c4330, + 0x0f0fe51c, 0xfdb2ecba, 0x55d9f1e9, 0x152443e4, 0x5daefb1e, 0xcd952dd3, 0xf1c4d739, 0xccbbe526, 0xa6323549, + 0x4744b024, 0xbbd6d6d3, 0x4358a59a, 0x13e7bdcd, 0x9ec9fdc5, 0x22fac90c, 0xbbcfa1f6, 0xa3b2374a, 0x3a59cca2, + 0x58dc602f, 0xc9a67877, 0x4618d81a, 0x79da0747, 0xe619fb6e, 0xdc489edc, 0xd233c5c4, 0xd8dd38f8, 0xe434f9df, + 0x828023f4, 0xdcb98d44, 0xa83a7096, 0xbc199891, 0x5ac3efbb, 0xbe8684ae, 0x4590bb24, 0x29a0026d, 0xd1d5628e, + 0x7ebf6235, 0x361ccb09, 0xe9286bff, 0x96ad2fd5, 0x9dd3712b, 0x0be179ab, 0xa657e93c, 0xd33f80b1, 0x565b6385, + 0x4cfd3432, 0x79dccbfc, 0x8b50825f, 0x85badebe, 0xf30dd4b3, 0xc392a6ee, 0x9726f47a, 0xc6678c98, 0x12dadf78, + 0xc9b3c8de, 0xabc9594f, 0x176e6f4d, 0xd6660d61, 0x0a7acb0a, 0xaba38ccb, 0x44a8a0d4, 0xc22aa613, 0x0fd6a5d8, + 0x211466e4, 0xd85e3ef3, 0xd9bacd7a, 0x5d028d7a, 0xb5b92d73, 0xf74dbd7b, 0x9994b3c6, 0x381aefeb, 0x11103401, + 0xef3ce053, 0xe308dc8a, 0xb985fc19, 0x72eba453, 0x992c3800, 0x714416e7, 0x89929297, 0x79f93bfc, 0xcbccf042, + 0xd3d28972, 0xf2455509, 0x671ef714, 0x944245c4, 0x9f772566, 0x1841c69d, 0xfc1d1e84, 0xfff4bceb, 0xaf1a2fd0, + 0xc5b02102, 0x014a4824, 0xe06bbcbc, 0x40e159db, 0x467263f0, 0x8049b748, 0xa9e4e29e, 0xe2a39a4d, 0x1290a14a, + 0x12134ed3, 0x2c060c31, 0xd3d8c0e0, 0xab05fd35, 0xf40a93b8, 0x44dd4e95, 0x7bfb537c, 0xf027bcf2, 0x2743816a, + 0x80b5b8c9, 0x8a0164de, 0xa43e20b8, 0x7f20f81f, 0x694b1e2a, 0x2eb2db6e, 0x40af2cf7, 0x444db5c0, 0x3612b156, + 0xf95611f1, 0x8e6d9cf2, 0xb8b7c088, 0x126297b7, 0x6204d8d0, 0xb7420c8a, 0x6a22654f, 0x9ec3c8b4, 0x49e76d59, + 0xa322eea1, 0xd6d44097, 0x3ae1df16, 0x3485f57d, 0xc2b11362, 0x8746c3c1, 0x1b284f4b, 0xfefac126, 0x982da4e8, + 0x230486c5, 0x6ead508e, 0x043ae9c0, 0xfc9c6b80, 0x91dacc1a, 0xc968f89c, 0x2e5bbd28, 0x3e1d7b6e, 0x4937ae1b, + 0x2dd1d7c3, 0x7902f0ba, 0x10baadc6, 0x1b815aea, 0xa8c26693, 0xd2d8dbca, 0x8043e0d8, 0x86ee3ab6, 0xf02f78f6, + 0x3a7e627d, 0xc89a93c1, 0x21248c5a, 0x0b858e34, 0x11e245e1, 0xe86bf8b1, 0x51959a9d, 0x3170ef41, 0xb7c67eeb, + 0x33265dfb, 0x71cddd54, 0xc34eb830, 0x1aa7b51e, 0x44149cbc, 0xf44f9b2f, 0x1d222032, 0xd5351d91, 0xb17b4498, + 0x950b7ebf, 0xaf16edae, 0x58100b87, 0xb3f3ddbf, 0xfe9ce46c, 0x2dc2a3b5, 0x3697c5ad, 0xa79fa71b, 0x7bde6b4e, + 0x1edd7400, 0x6eb32ef9, 0x8fbc086d, 0x21ad6a3a, 0xa779878c, 0x4f51c75d, 0x9e65624e, 0xbb081c3d, 0xae64f551, + 0x5e09b4c0, 0xf6fb4cbf, 0x6c15a382, 0x8ca0c390, 0x0d028812, 0x813881f1, 0xe266ca65, 0x91e04ed0, 0x21d5619b, + 0x2cfeda4f, 0x7d072370, 0xb94500ef, 0xb43a8ba4, 0xb41334ee, 0x12e242d4, 0xb6f9727e, 0xd7ea78c6, 0x19ebd7a3, + 0x0b06317f, 0xb04b8e07, 0xaf12b7b4, 0xc62da9c1, 0xc0764851, 0xa6f80579, 0x66ad958d, 0x7443258f, 0x9aa042de, + 0xdbeaa5bd, 0xac133749, 0xec153ef0, 0x1ea04018, 0x37cbb225, 0xb88201c1, 0x6b4bff96, 0x331357f0, 0x797044a8, + 0x5498451d, 0x01c86cd6, 0x4ec51bc6, 0xc5bd2351, 0x77a43a96, 0x584a8c0d, 0x2e86ed67, 0x875838f2, 0x9bf9c1b8, + 0xe32b6517, 0xb41dd40d, 0x41e6aadf, 0x83d67bf3, 0x9a8823b8, 0xda30bc51, 0x680644ba, 0x4cebfb83, 0x86cd3922, + 0xc6843cd8, 0x35faf5bc, 0x1c8d9b15, 0x56aa3e67, 0x3fa6bcc5, 0xabb24c0e, 0x19898c30, 0x4f08c0e5, 0xb2182f6e, + 0x76c5939a, 0x5560e259, 0xbda8e196, 0x55b7b963, 0x4d6688d8, 0x48359f0b, 0x640d8d80, 0xfac6cc6b, 0xb7c78073, + 0x75f4c6a8, 0x15d00767, 0xb7dc8d4a, 0x6141e517, 0x7d3df67c, 0x1e24870b, 0xd5215a24, 0xb0b400c0, 0x447aa706, + 0x0387261c, 0x2fae6701, 0xd8c32949, 0xcd019738, 0x58c626a8, 0xdf6d0462, 0x0ea04be2, 0x1e2aa3ed, 0xc1584c95, + 0x58989c9d, 0x5146c3b5, 0x669ad5d7, 0x929a3b13, 0xd36d8ba7, 0x5e979c94, 0xdce8e9bb, 0xbc98111e, 0x9382ccf8, + 0xae948f66, 0xd2d5fcef, 0x69d6c690, 0x309c0410, 0x83c068ac, 0x8514e201, 0x7567a55b, 0x4cb19725, 0x003c636e, + 0x9cfa8f38, 0x2a7a3b27, 0xede79009, 0xe5f501d6, 0xe869dabf, 0xc2796f5d, 0x600194b7, 0x2c213cd6, 0xb43f3c35, + 0xe609d69b, 0xf9211e6c, 0xeaebb81d, 0x12d486a3, 0x7e704f33, 0x681ae0f3, 0x8d159f15, 0x6f7d0190, 0x8bf27fd0, + 0xc1181482, 0xd96c8f80, 0x844b5e9b, 0xb6343f6e, 0x5b0c051f, 0x804f6454, 0x0b5f9687, 0x5ee84087, 0xa2d29e22, + 0x28a26480, 0x8bc9687a, 0x035e6c3e, 0xaf35b273, 0xd21341de, 0xac4cee67, 0x65a20f9a, 0x8e04c707, 0xdcdb7304, + 0x5e2dc615, 0xf813e5d8, 0x6616f869, 0xddc28654, 0xfbd9f8f8, 0x2867c236, 0x4a6f02d4, 0x663232d8, 0xb84cf8e3, + 0xc1e65494, 0xf10b7d06, 0x19491551, 0x2e797e84, 0x7533907e, 0x33deba1c, 0xee0f4aa7, 0xe783a803, 0xf61b8032, + 0x8b66e1c2, 0xdbc06528, 0x4184d1e2, 0xe535e28b, 0x5d47fb35, 0xcdf38a33, 0x6c4e7e22, 0xc96efb48, 0xf54ab5aa, + 0xf6ff0884, 0x29c1f7d4, 0x13739ac4, 0xeafc52db, 0xdac4bbb2, 0x88928cea, 0x725ab95e, 0xaed0dcdc, 0xc20c992e, + 0x21ee08ed, 0x44372d2d, 0x1765b842, 0xb3cdaf18, 0xc2da724b, 0x36520a95, 0xd09e0445, 0xb3fd6e07, 0x80de603e, + 0x0c627afd, 0xe137e0dd, 0x631132ca, 0x4da4f50e, 0x3d9e0f56, 0x3b4c998e, 0xeaf7bc20, 0x6527c76c, 0xc92170a9, + 0x1e70a9fb, 0xffd8e989, 0x82dc192e, 0x7ffd8973, 0x2da308c1, 0xde175730, 0x7598bb9a, 0x26da303f, 0x9aad2601, + 0x28a21ecb, 0x12e954cd, 0xd7c740cd, 0x55b3e4bb, 0x653d8c26, 0x50cebe4d, 0x1d59959e, 0x8882b16f, 0x78f83a69, + 0xece16a1c, 0xc933bc93, 0x2ba4dbff, 0xbf0e7a2a, 0xac5698a2, 0x7231c1c2, 0xb7a8e8a2, 0xcb25d8a7, 0xd4df9fa6, + 0x3dd1c07a, 0x1b514892, 0x41a03c20, 0x7ac7e974, 0xc8709406, 0xda0fce45, 0x4a6b3bdb, 0xcce19087, 0xea109cc7, + 0x042fd077, 0x1fca87bf, 0x4eb2da4a, 0x5cb42686, 0x414b82b7, 0x6370052a, 0x63371e35, 0xa275df29, 0xbf073bc7, + 0x250c54e4, 0x39a7d04e, 0xb9bdd3ee, 0x0d49e6c0, 0xce5b938d, 0xee9c44e2, 0x932f145c, 0xfcc3e3fc, 0x75af734d, + 0x61a95be8, 0x5fec15af, 0x316a4e73, 0x9a161e93, 0xdf995ec2, 0xdcfba4a0, 0xb02753a8, 0x76fc0315, 0x5509bf61, + 0x107b5f35, 0x34707954, 0x324b68b4, 0x081b8574, 0x16af2f63, 0x83435574, 0x3cfc2b88, 0x34e916c8, 0x79b5ff66, + 0x5aa7d388, 0x110ad024, 0xd362ce54, 0xf9c606ba, 0xe8a9745c, 0x3868ef0d, 0xbf102f22, 0x87ef13e5, 0x0f9c45b5, + 0xd8127347, 0xcd001708, 0x056c71a9, 0xca95da42, 0xbfa84ccb, 0x63e61732, 0xdb1fde07, 0xdc087519, 0xb810a146, + 0x2e98ffe6, 0xe14e0329, 0xd53b8681, 0x38037759, 0x5091466d, 0x58588801, 0x7bbd48e5, 0xc8c92c28, 0xae77705e, + 0xbdd4c5b5, 0x5875891b, 0xcd94e0ce, 0x7f1b9eca, 0x22ebcae6, 0xa03f3d79, 0xc108c4ce, 0xc111b0ad, 0x8e9a19cc, + 0xb92cce9b, 0x8cf0c26c, 0x6906cfb3, 0x2e400887, 0xd512547e, 0xc883a93e, 0x4a90c7d2, 0xdbbde972, 0xf4eeeb77, + 0x83fd5684, 0x2274efd0, 0xe39adaf5, 0x332e2187, 0x5b31d5f8, 0xe92a3cb2, 0xaeaae4da, 0x058261e4, 0x3a56edd9, + 0xf4bfc846, 0xa4b10698, 0xe85c6d9b, 0x4e50f09c, 0xbe056baf, 0x05ba300f, 0xf9c91eac, 0x33a9b16d, 0xcc829131, + 0xd2173088, 0x5870cffd, 0xa12984df, 0x493fe38d, 0xa91cf7aa, 0x8a0a27fb, 0xabb0a9e5, 0xb912a913, 0xec5d6c7c, + 0x4da718f5, 0xbb74c5f8, 0x18bbe821, 0x31e2c626, 0x0bbb95e2, 0xaf3ed081, 0xa1ee138d, 0x36be3e67, 0x1a7c60dc, + 0xfa9f4938, 0x7ff1685c, 0xe8ffb3dc, 0xf93f1ae5, 0x7aaba6bf, 0x529551a7, 0x990ddc01, 0x0a20f471, 0x98226597, + 0xb532e4c5, 0x4475ad2d, 0xc2a04c1e, 0xbdcf68d4, 0x9a4c3305, 0x20d72788, 0x27584ce4, 0x308df456, 0x7334fb98, + 0x3821e619, 0x6c4a0000, 0x329f4363, 0xf59acbc2, 0x14b1a839, 0x74b6d6b8, 0xe5b2be32, 0x3406af76, 0x1c2c36e2, + 0x1c4c4b70, 0x57ab8843, 0x8a346428, 0x86cd144f, 0x311010fe, 0x4b974153, 0x13153529, 0xc953e1ca, 0xebba4dc5, + 0x051597e2, 0xe6eaed44, 0xd931aa17, 0xe35a792f, 0x8f0dca90, 0xbb1c347e, 0x341086d3, 0x06390243, 0xf86ea120, + 0x3b90136c, 0xf89bad09, 0xb36242ee, 0xb91bec66, 0x2438be77, 0x7481f05e, 0xcfe76814, 0x05c4e16d, 0xc7e6391c, + 0xea110eec, 0xf8d5cde4, 0x1ade3bfa, 0x19f58631, 0xa006dd63, 0x94c37b19, 0x422b9907, 0x803fe32b, 0xeb5cd4af, + 0xa867d81e, 0x1687ef1e, 0x58e71d48, 0xe2cafe54, 0x907272e7, 0x1121e500, 0x899a77e4, 0x16479449, 0xcc931154, + 0x3849a818, 0x67bdc52b, 0xf987ebd2, 0x2b318f09, 0xf1566891, 0x0828f3b5, 0x73548e35, 0x7c973f6b, 0x8f9d5366, + 0x4b4f93b3, 0x6445b74b, 0x2f0e01d2, 0x3d59390d, 0x25cc6a08, 0xc2e24b4a, 0x27696eaf, 0x5754ba0d, 0x55faa775, + 0x4540c32e, 0x5441afa9, 0x0095d76c, 0x17c7acb7, 0xbcbabbf3, 0xfe297fdd, 0x3da463a5, 0x881211d4, 0x70a1e738, + 0x8c93946c, 0x15ebac0e, 0x5d2ab5cf, 0xfb3fbed1, 0x9012659f, 0x00470f7c, 0xd1ea0280, 0x17346fbf, 0x1df2cdd8, + 0xe1e41f5b, 0xb747e44d, 0xabf0abcf, 0x26579642, 0x111172f1, 0x7ae6125b, 0xc8738e87, 0xdcad9cbb, 0x0779b829, + 0xeb2f3a00, 0x71730294, 0x74934427, 0xad9897fb, 0xa060719a, 0x39972641, 0x955fc7f7, 0x47006860, 0x7976efba, + 0x0672cce4, 0xd0ecc3d6, 0xb51383f5, 0xe60f461f, 0xa50aae22, 0x23cf6a2d, 0xcce1e15b, 0x287f4d37, 0x6375ffd7, + 0xd93791d8, 0xd2f64c85, 0xec732d98, 0x94c5143c, 0x27b60842, 0x660b1736, 0x46ea1fcc, 0x961b2e27, 0x4a503b02, + 0xddf3c3ef, 0x19a2b3ab, 0xbae091d8, 0x8f8a10ae, 0xf2252b4f, 0xaf4e0816, 0x9d236841, 0x65e81712, 0xab115e73, + 0xc342fd0a, 0x0c349928, 0x18ed8596, 0x392ed1bd, 0x1667efc7, 0x6a5742b3, 0x101d054c, 0x28211863, 0x7477d969, + 0x06c948ba, 0x1f168e98, 0x61fac327, 0x696898d1, 0x7ff06085, 0xe05eaa32, 0x88f24d9e, 0xb1f054cc, 0xe53dd96c, + 0x4c272cd2, 0x9322079e, 0x058f30bc, 0xd1b90658, 0x07a82b1e, 0x1a1713fc, 0x9e8f82e2, 0x3986d838, 0x91d31ab9, + 0xd2f27b92, 0x968185da, 0x0f75751f, 0x8d5aeeea, 0xdbcd37a3, 0xaceac247, 0x16899744, 0x87769388, 0x101ac185, + 0xd0de5188, 0xa7c80d66, 0x9f498aa8, 0x9bd8348a, 0x7cc63f03, 0x7ab39259, 0x914077e6, 0x77ba3fb7, 0x32fee34b, + 0xb85eeef2, 0x45b05ba5, 0xe1018b3c, 0x59565543, 0x3ab380bc, 0x2bfb688a, 0x55cf76c1, 0x7a9eba1b, 0xb041182c, + 0xc26abaaa, 0x85e6907d, 0x39e3a1d8, 0x5a9400e3, 0x239f7466, 0x39f7b838, 0x65588ea2, 0x3d2e2df2, 0x1e1b896d, + 0x2bf11a50, 0x5276bc7b, 0x6f7fd93f, 0xa7d74ad8, 0x59d3e059, 0x13a70c64, 0xc1dac0fe, 0x1674f930, 0xb5934ee5, + 0x921caabf, 0x7f83bc42, 0x0343d686, 0x4d26aba6, 0xf2c003d3, 0x0b0f5373, 0x0d4c6807, 0xf950f27e, 0x45a1db93, + 0xe05c30aa, 0x8634eda7, 0x5ca4788c, 0x712bed53, 0x8b45a597, 0xe7469759, 0xcc6401c7, 0x16d4fd78, 0x0fd2173e, + 0xcc0665e7, 0x66a6f4c8, 0x478e480a, 0xc8323eba, 0x2ddc20d3, 0xda5ddaf0, 0x5ffbb1f7, 0x4738850e, 0x94a16185, + 0x7433a183, 0x159a8a7b, 0x9b85ea17, 0x5e7f84d5, 0x5df72230, 0x32e6e9db, 0x59dc4fba, 0xb9a45467, 0x6fb6ca71, + 0x7a75b4be, 0x98ca09bc, 0x4fb1f86f, 0x5bdf2944, 0xc58fb8ae, 0x4b8201b8, 0xbd59f02d, 0x2aea1730, 0xc6ca2773, + 0x5ee8d31e, 0xb24e8264, 0xc425c063, 0x79b60314, 0xd2c603f2, 0x07704e2f, 0xb1dcedda, 0x81d86bc7, 0x61094633, + 0xd2f704d3, 0x3085e8f6, 0x96e64613, 0x2d7b38d4, 0x6cc2298f, 0x64d90616, 0x7d6a1d10, 0x341949cb, 0x09fa5724, + 0x329b6ed5, 0xbb9480cb, 0x549cb2fd, 0x3f5e2df9, 0x31028128, 0x31f31475, 0xaa63a158, 0x70f342e4, 0x6007316f, + 0x660e6140, 0x52eeb3ed, 0xbaa06f25, 0x5d65b879, 0xcb459f73, 0xf55256b5, 0x7ab59ba0, 0xc64492df, 0xe792e921, + 0x44d35d30, 0xf18764b5, 0x368b8978, 0xcc7b0681, 0x69ccb182, 0xf0fee19a, 0x45ebe8fa, 0xbd82c78d, 0xbfddaa94, + 0xaad8e1d3, 0xd496b67a, 0x19f1bb33, 0xe8de7723, 0x0007729d, 0x8b4c6e65, 0x259f366f, 0x18a50fda, 0x58525596, + 0xdbcdc85a, 0x080b68a5, 0x5f44c876, 0xd78769d2, 0x64f9341b, 0xc306df48, 0x67eb9250, 0x3900fe10, 0x4211fcfa, + 0xe83f81d5, 0x163f1880, 0xd3aa2cee, 0x8980df94, 0xa35d6e23, 0xcef78f5b, 0xcd02bc8f, 0xed63ed1d, 0xe2492d5d, + 0x7c096aef, 0xea67d2d1, 0xd42227d7, 0x2cd26ef4, 0xb259ccbe, 0x513e6c49, 0x20273d6e, 0xd8e5bda0, 0x86b4d38b, + 0xa240aa8c, 0xcd1ec483, 0x50bec21b, 0xbc8e1989, 0xa5406f99, 0x5a163ee0, 0x0e95a94d, 0x7c417a37, 0x09011872, + 0x4d891ac7, 0x094b555c, 0x79cc91d2, 0x880c3c71, 0xb4c7576d, 0xc019ec6f, 0x10511456, 0xb571e086, 0xcf41721f, + 0x7b7c81c6, 0xeca06b74, 0x281c9583, 0xf521e029, 0x09715696, 0x6a3cd681, 0x75c7cc5c, 0xe2f2f15a, 0xe6229365, + 0x84d1bf37, 0xf28d8e11, 0xa8bfcd37, 0x2bf68205, 0x7ef113eb, 0x59ecb9c9, 0x95b586a0, 0xec21cfc9, 0x680aedcb, + 0x9171d367, 0x8374a2f7, 0x5023579c, 0x853e0f76, 0x840f526b, 0x7444f91a, 0xf187c458, 0xf91fe878, 0xc20389a8, + 0x738ccf5f, 0x7891e396, 0x8ac89dd0, 0xcc868964, 0xe4a5c2ef, 0x45c39f07, 0xb3117550, 0x13173c0e, 0xedf2af9f, + 0xcd2a99bc, 0x86109d92, 0xb57b2e91, 0xe6414b87, 0xd84e3af1, 0xf47658e2, 0xa1d3642a, 0xc0cf3094, 0x5ffccb9c, + 0x11cb61c2, 0x29f75aa7, 0xea7236c2, 0x0901e7eb, 0x28d13bb1, 0x1a706902, 0x233882ae, 0x91790557, 0xff11ddc5, + 0xd0015bfd, 0x814cd1ae, 0xdcf20ab4, 0x77e0e608, 0xb0fa169f, 0xa01f7e23, 0x25e9a094, 0xf4f0fab8, 0x14660b84, + 0x3bf01507, 0xeed1ed2a, 0xd3083b1f, 0x39f739f4, 0xfe8bfc81, 0xc906e196, 0xfb6e6865, 0x43ecc437, 0x56b42f00, + 0xe16ba968, 0x649c8c28, 0xc7d3086d, 0x7e64d48c, 0x1bc2a075, 0x44eaf466, 0x7dc4671a, 0x97c58439, 0x8293fe7b, + 0xbd10168f, 0x7e54f740, 0xc4cca7c1, 0xfd8a5952, 0x8408b30d, 0xe6549a72, 0x6b9164b3, 0x00d6c2de, 0x413800fe, + 0xfedaf289, 0x968cee5c, 0x8213d4f8, 0xfe50c37f, 0xa12485aa, 0x7050f5be, 0x17c1dc2a, 0xf0a75c11, 0xe8b7880a, + 0xd249da97, 0x1bf0b713, 0x3845cc7c, 0x09029f51, 0xe30f8875, 0x7afab1a0, 0x48aca3f2, 0xdd8db696, 0x86f019a1, + 0x42ba1dc0, 0x1285f8d3, 0xe7151b8d, 0x31e3b45a, 0x85dca547, 0xcbefbff9, 0x2ba72472, 0x6f96fa4a, 0x05dc43a0, + 0x2b4f8a9d, 0x5ccf6078, 0x97fe03d0, 0xf4c8f69c, 0x8deedb26, 0x3d6461b3, 0x042ece2a, 0xd34a95bf, 0xdbd16a14, + 0xe1eabfd1, 0x15b0b58c, 0xd1c3fbe7, 0xbe7f1aaa, 0x391e9b6a, 0x4e770e8d, 0xd018e778, 0x29768c71, 0x4536694f, + 0xddac5607, 0xe0f5ac8c, 0xe988ae40, 0xd6b90d09, 0xc65beee4, 0xb3339c1e, 0x7a45e90f, 0x08e68183, 0xbfd04aed, + 0x02c070fc, 0xf7c5db26, 0xe6a41cfc, 0x6e3f3307, 0xe3b4402c, 0x856bcbe4, 0x6734d443, 0xc0f7784f, 0x9aff094d, + 0x887d0aed, 0x04771835, 0x6bd6c87b, 0x0efdc1b6, 0xe938f9ba, 0x1ebd0f45, 0x58555352, 0x5e5eada2, 0x1626a350, + 0xcd9e7422, 0x7996a433, 0x85440dcc, 0xbe02c076, 0x7e9ffec2, 0xe4013c47, 0xabd7d284, 0x269be382, 0xa00b0743, + 0x7ee708ba, 0xf923cb2e, 0x2449bb29, 0x647bc179, 0xa0d5a825, 0x97679aa0, 0x67c92e5e, 0x1538ca11, 0x6f436990, + 0xb2213337, 0xdfbea386, 0x6b96877f, 0xe9c4cfcd, 0x817461b4, 0x2b3e2324, 0x461a6599, 0xa73efbd6, 0xf1386728, + 0x8566a348, 0xd67b1e8b, 0xd17e109a, 0x1bbd2994, 0xa9abd924, 0x7b0f35a0, 0xe52226e2, 0x88073d02, 0xeff8a3c0, + 0x46ade906, 0xef30f858, 0x9eba112f, 0x18d3e6a0, 0x0e53802e, 0xbebd40fa, 0x5a092721, 0x42219285, 0xc6ea9514, + 0xcfa00639, 0x5897dbf6, 0x851e2dd5, 0x9c7d393b, 0xc87da64e, 0x5d5fcd9d, 0x03cac0a3, 0x96ff6052, 0x556ce8f3, + 0x7faf2c36, 0x6cf5d4d1, 0x2f376edd, 0xffa4ea5a, 0xc329cf6f, 0x3ab91d48, 0xb782b516, 0xc7f15dc4, 0x703189e2, + 0x0907379a, 0xd460af83, 0x826dba88, 0x27828cbd, 0xecc25729, 0x8e40656f, 0x5864333f, 0x64aa89c0, 0xa3859e97, + 0x08586243, 0x765379c0, 0x3d09b303, 0x8d65d41c, 0xa12b16c3, 0x19a390e7, 0xd370b4cc, 0xc6c3e57b, 0x384a7ccc, + 0xbf37c2ec, 0x4933b139, 0x8debb1e7, 0x89a0b2d6, 0xf328c94e, 0x88de8df4, 0x4ec2bd45, 0xf5ca6631, 0xb923bdda, + 0x9dd73ef1, 0xbaa1f6db, 0xa4f724cd, 0xf28aaaef, 0x0be38099, 0x95524ddc, 0xe3cffb79, 0xe3204fcc, 0x370ca611, + 0xd3a076cf, 0xf7361cbf, 0xf580642f, 0x4c04c670, 0x09af3203, 0xcf0f1efc, 0xde40f6fb, 0xa0f49827, 0x6d386b0b, + 0x21bfda5d, 0x08a1291c, 0xf443f369, 0x90294983, 0xe4e0d3bb, 0x2e4b48ab, 0x9d76a49e, 0xd2236ba3, 0x80931449, + 0x863d4f43, 0x40be6728, 0x4dcef0d5, 0xa634b4c8, 0x30a463ff, 0x843d1dba, 0x58d471e9, 0x5b10cf9f, 0x3879de42, + 0xc4655650, 0xdb474460, 0x8bd29b27, 0x6f166aed, 0x04ee2374, 0xe89d3137, 0x26f6096c, 0x29de9741, 0xc879349c, + 0x2ac840b1, 0x686d4d7d, 0xd482cd4a, 0xcc6dc4b1, 0xfdb5ecbb, 0x4c98c5b5, 0x81ffe775, 0x5050c796, 0x12f3092c, + 0xf5a66ed8, 0xdf529505, 0x1b4456ec, 0x01459a02, 0x0911b07e, 0x22792c09, 0x8070bc90, 0x7d34c20d, 0x9e50bac3, + 0x63951972, 0x32c638a4, 0x5d4bdfd5, 0xbe9e12b0, 0x2119b8a1, 0xd418631c, 0x139bf1ab, 0x87326b82, 0xc222b688, + 0xa619b5e7, 0x9aa14981, 0x5dbde0c8, 0x38d1732a, 0x6e35911b, 0xb318daf7, 0x15bed2e0, 0xfba75be1, 0x0092ce0b, + 0x36c5cd91, 0x6f777b02, 0x2e046309, 0x46b9a3ac, 0x2b5ace4d, 0x2bdb11a9, 0x785138ae, 0x3f44888d, 0xa3912dba, + 0x6bca98f7, 0x0e900017, 0x15641601, 0xc9b96cfa, 0x0d4c6ee7, 0xd99b9423, 0xf11cfdc1, 0x91e8fa14, 0xd67c38f7, + 0x502b362b, 0xe8f0cfc2, 0x49eb6308, 0x8c040a30, 0x617f386e, 0x802723b6, 0xbbf85775, 0x0732b4cb, 0xf2cedd86, + 0xfe33a3b7, 0xe5b09c60, 0xa01a91f6, 0x27fc6d49, 0xf530b327, 0xb9cc9afa, 0x267de095, 0x7afe413c, 0x85823fae, + 0x231f3e55, 0x5ec6afef, 0xdc6f8ebd, 0x66651367, 0xea707497, 0x9fc29156, 0x0956f5d6, 0x375d8ce7, 0x519c7986, + 0xe6be658b, 0x3ac81ca1, 0x4bb9bfc7, 0x7858dca8, 0x376219fa, 0x3cdc8e01, 0x0d417d82, 0x12f16af7, 0xcb6d1062, + 0xbd14e286, 0xe08ed30a, 0x4551979a, 0xee701e36, 0x5aefd06d, 0xc1d70d7d, 0x8d2032b2, 0x41920be9, 0xefbccea1, + 0x2d39e51f, 0x44cc048e, 0x89c9282a, 0xc853812a, 0x5b2ec0cf, 0xc0a37ae3, 0xba67b9b5, 0xf4e2f2b8, 0xaf9b91f3, + 0xca289028, 0xc4509f32, 0x34032358, 0xa11a3004, 0x0b953559, 0xbd2d472d, 0x970971fe, 0x66bc24de, 0xc6d15c4a, + 0x4b43a182, 0x5fa45eac, 0x276591d8, 0x7353aa10, 0xb7f23e77, 0x16669ea1, 0x9318626d, 0xe31da40b, 0x1f943138, + 0x9e4ab03a, 0x4164f48c, 0xe50932f6, 0xa72d1578, 0xec2c364a, 0x59c95557, 0x4175eebf, 0x027374b3, 0x0329d820, + 0xa75c0658, 0xa2d7dfe6, 0x2632a309, 0x16ac417c, 0x33834645, 0x67b10671, 0x63990e41, 0xe7a67a95, 0xe11e8fd6, + 0x21500c0e, 0x6671d555, 0x4f165a1b, 0x8c460fe6, 0x109a83bb, 0x5648fc78, 0xcfcfee59, 0x2b8de57c, 0x861d4294, + 0xc00003ff, 0xaa77cb32, 0xe8116496, 0x07c5a771, 0x2d159c67, 0xe500e891, 0x04599b94, 0xaae18ad8, 0x13a4efaa, + 0xa35e5a1c, 0xff5a4aab, 0x1c7d1ba5, 0x8504782e, 0x03e8bf27, 0x24e982ca, 0x22ef3389, 0x55641da7, 0xa2bb87b5, + 0xa7b367c9, 0x6666f6a1, 0x6d2ad702, 0x179529ca, 0x7c7d4a85, 0xabddb56a, 0x004444ef, 0x4d20c855, 0x2c5f1cf1, + 0x28e232c4, 0x622b8366, 0x701fe4f5, 0x9ca82d2e, 0x8c253a85, 0x5ad22fbf, 0xf6033b59, 0x8f588b92, 0x94520ffe, + 0x296e7071, 0x129b69f3, 0x23cf4b09, 0xc1befb42, 0xcdaf236f, 0x31506851, 0xd3d001dd, 0x3492429e, 0xe0ffa449, + 0x749aa897, 0xa7b7da05, 0x0c517442, 0xc9b78e47, 0x38c5ab12, 0xce5cb792, 0x2adad7b0, 0x9820e9af, 0x65b5df6b, + 0x6978fdc7, 0xac552c9c, 0x97102dc0, 0x198fa314, 0x09127f2c, 0xbc78c871, 0xcacc62fc, 0x84d3d864, 0xbc92e092, + 0xcc4c3d29, 0xabb12a50, 0x17cab028, 0xb4e2f25a, 0x84eb6e77, 0xac5e6a3f, 0x103b6271, 0xedf6f213, 0x01639d3f, + 0x33213e81, 0x397daa6c, 0xa7813c11, 0x496dd93e, 0xa987f1b8, 0x11f4c595, 0x23a00615, 0x4e2800b0, 0xacd610e6, + 0x91e92d33, 0xdbd8d9d0, 0xb3394d5d, 0x36b5e981, 0x75746a86, 0x08ab503e, 0x647adb63, 0xcfab692a, 0x44ee5751, + 0x33b4fd1e, 0x7246638d, 0x6edeb572, 0xac8a8925, 0xb99b1c52, 0x19344289, 0xd0637742, 0x6ab1021b, 0x66d04c8a, + 0x73472a88, 0xe27490c9, 0x3411a34f, 0xeedbe2f7, 0xda740201, 0xe28d8b9c, 0xba8a9550, 0xea0eed99, 0xf880f4b6, + 0x49c62d9f, 0xe0a9ef4e, 0x8207a3f5, 0x54d79b17, 0xbbfcab33, 0xa252bf2c, 0x85cca862, 0xdfc84fa7, 0x7fe953f8, + 0xfe037839, 0x6f06e6ad, 0xa9dcbb79, 0x69d70177, 0xccb3795c, 0xf7a7dbb0, 0x02f3a577, 0x64cf87e2, 0xd6b0c0b9, + 0x25b8bf38, 0x5344363e, 0x46fe7d2d, 0x7a16e978, 0x3a3eae38, 0xce96d2f2, 0x4980d0be, 0x4802196d, 0x304c2b32, + 0x29cc8377, 0x291500e6, 0x1e14a79f, 0x5a5d0194, 0xce067c9a, 0x64e126c6, 0x704c9ff9, 0xb5e7852b, 0x542d4e14, + 0x88689cfa, 0x9168c6ed, 0x1f403d55, 0x91af0555, 0x5e7848e2, 0x9b4e1eb4, 0xf393516a, 0xbabd6824, 0x1f38e55e, + 0xbba04610, 0x3b40976f, 0x253e5a06, 0x4b76705e, 0xe82778e2, 0xf7bd8783, 0xe284ca3d, 0x9efaf6f0, 0x3710845d, + 0xbd0b4d08, 0x9a455320, 0xbe44ad94, 0x3909e192, 0x6c40f0ef, 0x2f4a3566, 0x617d65d7, 0x9ca30c7b, 0xf9e9ebc8, + 0x78019fa4, 0x2267c78d, 0xf63ceae4, 0x79eeba02, 0x33e8aef5, 0xfbf91c88, 0x47a7831b, 0xa3022977, 0xb8dac1b9, + 0x2267e04d, 0x3c775af3, 0x35033eee, 0x7d0b7ba1, 0x39fa2b25, 0x139d6e1e, 0xb6fa8afc, 0x15bcfe33, 0xc5ed087c, + 0x3212c33b, 0x3a3b3e5c, 0xafdbbf9f, 0xe8f60e11, 0x258ce043, 0x2383daa4, 0xbe03830a, 0xad68805e, 0x053cb42c, + 0x1ce158a7, 0xca50025f, 0x9de48840, 0x518fc968, 0x4a3cd408, 0x8f9a315e, 0xdce3001c, 0x579b2e74, 0xa87233c1, + 0x769db3b4, 0x3014ae58, 0xe8c21fbd, 0xc266c569, 0x558cbd85, 0x148edd1f, 0x3fca8cf8, 0x68995825, 0xfebf4f59, + 0x570080ea, 0x15e61024, 0x341ea306, 0x97ea2e2e, 0x9af6470b, 0x6a5c0f7e, 0x3fb0a7ee, 0xf69180dd, 0x7cca615a, + 0x030d2a4b, 0xddfafa3e, 0x954ddefa, 0xc8d6fdf7, 0xfa976526, 0xa7debe9f, 0x45b494cc, 0x897a5c18, 0x807b766b, + 0x2fd4339b, 0x28c42b07, 0x4cbdeab6, 0xfc3d27a8, 0xe91357ce, 0xc965e434, 0xe45d4d83, 0xfc15d024, 0x1f1f931f, + 0xda693129, 0x65c25797, 0x957cbe72, 0x16e04044, 0xf7434f5b, 0x3bdedf41, 0x4da079a8, 0x6f23786f, 0x71417817, + 0x3b8335b6, 0x9c1f81aa, 0xc22ac54a, 0xf61d28d5, 0x9a99fa60, 0x57b9d26c, 0x5a09c625, 0x13541f0c, 0x716e919f, + 0x9df178f6, 0x02349597, 0xf6488213, 0xed974983, 0xc4588e16, 0x213ce2c7, 0x16e43da4, 0xd99b3aaa, 0xe72bb64a, + 0x8d808ae3, 0x0ac4efff, 0x27d2e6cf, 0x7612e9a0, 0xb2175e02, 0x8fa535be, 0xbebfa3ec, 0x063365ba, 0x33175b0c, + 0x17f2b975, 0xfc0fe784, 0x00750496, 0x30564f03, 0x12e487ea, 0xccabae0a, 0xc2e134df, 0x214b2be1, 0xa65d971a, + 0x4f490f64, 0x66ad1348, 0xa5cce9f3, 0xc887aa07, 0x4061e365, 0xb083b42c, 0x655f5930, 0x6b983852, 0xced99cf3, + 0x06159ea5, 0xeade4cc8, 0xee9c66ec, 0x4ce26d1f, 0xff0324cb, 0xd8417cfb, 0xb808e1b1, 0x34863f54, 0x4edf3a63, + 0xce52fa3c, 0x4c5297ff, 0x0011f94d, 0x7b2941e0, 0x3714ee78, 0x7aa102ec, 0x9959a14c, 0x056b0bd5, 0x085886f3, + 0x09c25484, 0x27ff6de7, 0xeac73540, 0x4dd5a2ae, 0x8f45e23d, 0xe4916019, 0x4edae7b1, 0xe39b4d01, 0x1796d1f5, + 0xfecfe054, 0x08cf09e1, 0xe8f8f6dd, 0x4429e5be, 0x4078dedd, 0x9702ec04, 0xdde9ea53, 0x4aaa27f2, 0x7e838684, + 0xff5ebd27, 0x8d454ad9, 0x0db5c729, 0x4a3fb23f, 0x8b0a57d8, 0x701faabd, 0x5d312080, 0x5bdc11af, 0x12ea044d, + 0x2cc56b9f, 0x6a27b8fe, 0xbe99429d, 0x8f8d7280, 0x5a9acc9f, 0x77d64e24, 0x4be3f97e, 0x487ace36, 0x5a443156, + 0x9e1b365b, 0x9084f92e, 0xf5f1bd46, 0x360c7275, 0x0df243ae, 0x443c0c89, 0xa6bd6a4d, 0x33a5c67b, 0x040dc533, + 0xd3b51ab6, 0xf22d198c, 0x202c0a07, 0x13838030, 0x53299e1c, 0x0c1f9ca0, 0x3ff9baba, 0x2e5f81b3, 0x15124256, + 0x0b21a309, 0x7c1075e6, 0x1abcb892, 0x8f01629a, 0x782ed359, 0x52f01205, 0xa8ef4d2c, 0x80909377, 0x9b57fdfa, + 0xc90cf5a0, 0x352f2fbb, 0x19650c5e, 0xff220916, 0x4a2985f1, 0xce824285, 0x32d1dc79, 0xec01f843, 0xd05e615b, + 0x461cafda, 0xd4c6a0f6, 0xa87182b1, 0x2ba497c4, 0x8b8bd2b0, 0x3d35443d, 0x0577c820, 0x26b55dba, 0x49a92d2e, + 0xf921b01e, 0xa39aa08d, 0xe530d2b6, 0xee7d56f0, 0x41fa50b0, 0x5c2ac0c3, 0x1a642116, 0x5d5762ac, 0x8f7b595e, + 0x1b875ba6, 0x9431d8c5, 0x5680d9ff, 0x4ec76c50, 0x43c5385a, 0x8b03fce7, 0xcb22d22c, 0x68dac064, 0xa0a18107, + 0x8b56ff24, 0x7f22df44, 0x4b9402c5, 0xcb7ec8a0, 0xfeee7196, 0x5323ad1c, 0xee53b7b7, 0x08c83b04, 0x5f91374f, + 0xb133976d, 0x48267125, 0x05fd1533, 0xd8a249b6, 0x04631d90, 0x9693c038, 0x3d526221, 0xc5e89e92, 0x5df8ca7f, + 0x7c20d8ac, 0x05c4a9eb, 0xc6ce623d, 0x62aa3aa8, 0x40671071, 0x8e1c37bd, 0x0814381e, 0xb4d66231, 0xf36195fd, + 0x660e3f7e, 0x0b5bb3c8, 0x23c4e509, 0xdc5b7ca9, 0x2b83f753, 0xe44b07be, 0xd5e6c746, 0xbd5a8d1e, 0x637e481e, + 0xfd3582bc, 0x670b5d3d, 0x6683b919, 0x6d257f68, 0xac648953, 0x43faae59, 0x07fc39e1, 0xbed1794c, 0x50c1948b, + 0xd868e8e1, 0xedbe3630, 0xc3247b67, 0x94daf9bd, 0x98ed3e4c, 0x3ed5e0a9, 0xbc10e890, 0x80e5f65d, 0xaba989eb, + 0xb01cc920, 0x36333b77, 0xfad45ac0, 0x5270bdff, 0x70a1dfdf, 0x0f0ac434, 0xe452c5db, 0xa0cbef34, 0xa287d621, + 0xaa399bcd, 0x7b0d8145, 0x9efadbd4, 0x33318dd6, 0xb3934719, 0x1aeb4b2b, 0x167ac259, 0x1b0a1a3d, 0xbdc0f95f, + 0xe8f0ff2e, 0xdc65fb75, 0x2452264d, 0x0cacef12, 0x3e44dd13, 0x7709a8da, 0x947bbbde, 0xcaeeb41f, 0x2cac5d71, + 0x553a85d1, 0xa7420023, 0x5b66a35b, 0x2a728b7d, 0x5381faf5, 0xf8bf9451, 0x4cd71ca6, 0xacdddf4b, 0xce1de4c9, + 0xf27e84d6, 0x61ffc79a, 0x5a1dc5d2, 0xbf1dacfc, 0xc484a6f1, 0xdc0079fd, 0x61bdc272, 0xbe146b11, 0x0a9f134c, + 0xc69ce9c5, 0xc974f208, 0xafbb814f, 0xd091e196, 0x522eca6e, 0x3657f397, 0x9b0a3017, 0x0cf4833f, 0x929fe10e, + 0xa255c937, 0x45c8578e, 0x734b5aac, 0x59f7370e, 0x657c6130, 0x45b0ebb7, 0xa8779b88, 0xd97103d2, 0xefa5f121, + 0xe7f91646, 0x2bf44217, 0x03c44161, 0x557f3e72, 0x06aeca92, 0x1157a28a, 0x8b4c7d55, 0x97c3c66c, 0xee37b412, + 0x60ab6955, 0x19849132, 0x01416225, 0xc35a658a, 0x04027db5, 0xdeb376cc, 0xaf5a09d0, 0x882f64b4, 0xc41b6fa1, + 0xd58df748, 0x878cd3cf, 0x85b71903, 0xafa8e7c3, 0xe8b24b75, 0xa7ad6c92, 0xdecd6d06, 0x6dd8e4e3, 0xf9f0e82a, + 0xaceb432a, 0xb9a7e93e, 0xeb3ac386, 0x0395f365, 0x8a852231, 0x5c39f2d3, 0x895c764b, 0xe6d930dd, 0x2382bfae, + 0xba4b707d, 0x9a35ef95, 0xb79ee1b5, 0x2fc0e18e, 0x9d0a95c6, 0x140646ed, 0x406709f6, 0x207a82de, 0x73760da8, + 0xc93c628a, 0xccbaf30a, 0x4cfa63d2, 0xc8241cfa, 0x1e917e58, 0x89076138, 0xe29131ab, 0x1ed2a546, 0xe3ee264a, + 0xabf21f79, 0x346d3338, 0x7277301e, 0x848c0e6f, 0xa676979a, 0xd28fee49, 0x020cf0cb, 0x3bbccc61, 0x94772a07, + 0xc5829ea8, 0x92878b0d, 0x806c1295, 0x05447a8c, 0x78ee2e28, 0x7226a12a, 0x87d23e5e, 0xce3abe61, 0x4a09a002, + 0xb8348f17, 0x7eb65163, 0xdc018184, 0x79cda530, 0x040c0f5d, 0x15ae084f, 0xe5e9db62, 0xfe70ec0a, 0xf877f061, + 0xc778166e, 0xbaa65683, 0x436815c2, 0xd28fb14a, 0x4cbfcaab, 0x7e545dd4, 0xd1f6d4e0, 0xb92e9d55, 0x0ee18e32, + 0x4b19350e, 0xd6df9017, 0x79e795c7, 0x12156990, 0xe1454be1, 0x5d065f42, 0xdb2e9cc1, 0x2846f411, 0x9614f449, + 0xe6968e19, 0x3a456735, 0x258b5aee, 0x42e1f299, 0xebbf9a60, 0x62f86462, 0x23834037, 0x48916ac5, 0xcb1fab09, + 0x2248e07d, 0xbf75fd3b, 0x61e6c7a0, 0xd0ac5241, 0xe37ca2f7, 0xbfc625b1, 0xc0df784a, 0xe0032eb7, 0xc84c7e71, + 0x66a8fa52, 0x0833c55f, 0xcafc40cb, 0x2d70f1a9, 0x7f3327ec, 0x39f60f00, 0xa3818b3f, 0x5d7d8b7e, 0x63662a79, + 0xb7aa72fb, 0x0efc995d, 0x34b219be, 0xe3840313, 0xce48a9d0, 0x207e8b53, 0x84678f30, 0x827833d3, 0x9f23e09d, + 0xfafdb3b1, 0x9ef2900d, 0x2c633571, 0x59fc0216, 0x1b79d5ed, 0x790898f0, 0xe9a9ac43, 0x778af78d, 0x77ceb0f0, + 0xbb0b84e2, 0xf4a9954f, 0x08bd3b41, 0x3216b948, 0xfca4e121, 0xf4074df3, 0xf09dc997, 0xee60a9a3, 0xa815dc95, + 0x748a0fdb, 0x528e13b3, 0x0a84908c, 0x236d4017, 0x2c1731f9, 0x62641846, 0x9ae8416b, 0x01648020, 0xd4b6a061, + 0x76cea363, 0x8221c56f, 0xf29d64cb, 0xc13f5ac4, 0x40434b64, 0xb39cffdb, 0x9d879d18, 0xe79236d7, 0x2ddaa4e2, + 0x61dab63b, 0xb7d2aa1f, 0xa470fe67, 0xc0a14200, 0xa6ccde80, 0x4af6d127, 0x5e755a52, 0x3759dee7, 0xe7b13bf7, + 0x5d7eea5c, 0xe8e788c0, 0xab8ea85e, 0x28a5afeb, 0xd0bae62a, 0x34e74013, 0x8204f761, 0x92473707, 0xddd92fd9, + 0x7c37da50, 0x29cb5a10, 0xc8556c01, 0xe9b69fa5, 0x61b35b05, 0x6d55f8c3, 0x7520ee26, 0x7c1bec51, 0x5277feba, + 0xdc50eb7a, 0x06269f2b, 0x0174134f, 0xf252d1bf, 0x9a393f89, 0xd7850024, 0x565c20b7, 0xbca1e3e8, 0xc140ddcb, + 0xb32cf1cb, 0xdfc94177, 0x317476c1, 0x1d146f45, 0x70bb2e27, 0x4ac0761f, 0x0bd386bd, 0x50ec51a2, 0x9909a259, + 0x2f70e6c7, 0x2e0a3283, 0xf9c932cd, 0x3da34b90, 0x78b37372, 0x74cea750, 0x390d987e, 0x2305a7f5, 0xfc37ecab, + 0x8c6216cc, 0x37eac3aa, 0x04a38dd6, 0x99aed724, 0x107b6c77, 0x421a62de, 0xd02670ea, 0xdd14f022, 0x54921fee, + 0xe13e6985, 0xf7739e5a, 0x8644ab28, 0xcc226bcf, 0x35944d04, 0xef301b08, 0xebf5c18a, 0x44835f9d, 0x24580053, + 0xb7ceaf50, 0x6f7d4bf5, 0xdc4d682f, 0xc1054e29, 0x6fcb0330, 0xf7e038d1, 0xb5731972, 0xcc2edc04, 0xc0fd27ab, + 0x34b31614, 0x80b7fea9, 0x7907ab27, 0x67442953, 0x3527d84d, 0xb2ddbf92, 0x6010fc15, 0x23170021, 0x3d8d66cf, + 0xe343f68e, 0x3a936810, 0x6b2c771b, 0x0e97f479, 0x001fe692, 0x758b6978, 0x9e4a1593, 0xd28d3bb2, 0x49cd7001, + 0x2c8189e2, 0x88962ca3, 0x820380f7, 0xc2f0aba9, 0x0e707f71, 0x326372fc, 0xc5536c76, 0xd1fd6456, 0x6bf67084, + 0x76a969b0, 0x164c7789, 0xae973484, 0x370c92de, 0x6b4c2c15, 0x949ecabd, 0x22f97f3c, 0x492fe7e1, 0xd587f8fd, + 0x8151421e, 0x0fb007cf, 0xbbdad2f3, 0xc009d5f8, 0x1fdfd930, 0x75f3c125, 0xfd7dcf4a, 0x9b5ed332, 0x4849a7bc, + 0xb75c1d07, 0x3f6a7e49, 0x0cf9f4bb, 0x3355a2cc, 0x4bfea3da, 0x5bc7d972, 0xb7e857e8, 0x7ec4208e, 0x48082136, + 0x15400df7, 0xcaa6b767, 0x594c3685, 0xca7fa060, 0x640b2895, 0x91f9946b, 0x35ef6af9, 0xde950f57, 0xa8298cae, + 0x5cb91fe0, 0xcb0d34d1, 0x3e7caa31, 0x91ad1732, 0x75b15a64, 0x9cd8dfe3, 0xe98aaf72, 0x41ba5ccd, 0xef152a34, + 0x1bd7793e, 0xa5073335, 0x41be6457, 0xa22a3a24, 0x89cbcec4, 0xebdfb991, 0xba8e7c2b, 0xe2165549, 0x23b8cf17, + 0x1d94d96b, 0x1a53e916, 0x94d824d4, 0x18e5a49a, 0xe82a310d, 0x1ee9a1dc, 0x6f64821a, 0xa3954b38, 0x197d89a2, + 0xe3dfa233, 0xa7acc34b, 0x8a942cd6, 0x06346cee, 0x45432c0b, 0x3e4a099e, 0x2a900b08, 0x9365144e, 0xadc79951, + 0x7023290d, 0xfda7cba4, 0x9cf4fafe, 0x23a32356, 0xcc4a052b, 0x5a7f711f, 0x89c5a5c1, 0x53c3222b, 0xf896ef78, + 0x17d93782, 0x078870ae, 0xc52551c7, 0x053d0108, 0x785c745f, 0x1771a916, 0x11f3d3bb, 0x9ba80953, 0x2fbeb24d, + 0x627f2f5e, 0xb0423c3b, 0xf4464dad, 0x5a951e13, 0xbcd97007, 0x6a29c539, 0xd950d2d9, 0x5141b2c4, 0xfc8522cd, + 0xd5615b08, 0xdb7a870d, 0x979ea88d, 0x5bcb9bf0, 0x5d8dc6dd, 0x7292302a, 0xc58b65c0, 0xfbe67862, 0x898298ed, + 0x91ca01fa, 0x44592e28, 0x2e8174ba, 0x973c9ce3, 0xb3b0c04a, 0x8977d655, 0x47332a0c, 0x6c4edfca, 0x22f561fe, + 0x7014a2a0, 0x6aec8b20, 0x30e411d8, 0x2a018304, 0x5d58e5fd, 0xe4f8c6cf, 0xb9175e24, 0xe2a04df8, 0xfbce252a, + 0x84f38b9a, 0x79bf92e2, 0x1008b822, 0x8abe7c36, 0x85639919, 0x28b48f16, 0xda2e91aa, 0xd30ca436, 0xa39e5358, + 0x19aaee69, 0xc082c1db, 0x982856b1, 0x8a095d9d, 0xa1b8fa2f, 0x69488334, 0xb94dad75, 0x994f4f36, 0x13432465, + 0x9e1e9bf2, 0x3ddc97b1, 0x79189458, 0x140b30cc, 0xbf89dac4, 0xd90a2577, 0xb214f7c0, 0x52dfeb01, 0x1296163c, + 0xdfc96ee5, 0xc4c76a02, 0x93272335, 0x160012da, 0xc8a6feef, 0x064df646, 0x1a4095ab, 0x408571ce, 0x3cc294ee, + 0xdbbddb35, 0xc0038daf, 0x53e81b77, 0x36a775a2, 0xd8546fb7, 0x7b018d08, 0x4544e9ef, 0x35f08d01, 0x253e4948, + 0x439224e2, 0xac285e97, 0x1a540405, 0xc4c7875f, 0x1118778f, 0x18f13ec6, 0x35bbf742, 0xeb0b83d1, 0xc0451e82, + 0x0877481a, 0xc44561d7, 0x04263763, 0x35135852, 0x25bda2b2, 0x4b98a1fe, 0x8a309895, 0x4217ffa4, 0x2c99424b, + 0x69ffa074, 0x3f7d64fb, 0xf259d33a, 0xf26a36d3, 0xc7f88212, 0x016b0152, 0xe350ac9d, 0xb0af5a62, 0x20328a53, + 0xd23a6ad4, 0x6cc7817d, 0x19073297, 0x351b7e29, 0x90b70814, 0x03ad6494, 0x3d37d8bc, 0xf505b77c, 0xf17c553c, + 0x759eb2cc, 0xda79019a, 0x846b3b42, 0x61075b9c, 0xd206f9a3, 0x784ba697, 0x88e81761, 0xbe55aee3, 0x482aa47a, + 0x316cfe69, 0x4f83cbd7, 0x85dc03e0, 0x45649dfd, 0x4a1f8e59, 0x2514618d, 0x5d322479, 0xf2cceaf6, 0x11022c39, + 0xfef30a90, 0x95583a58, 0xa777d474, 0x35ba714a, 0xe5104b90, 0xb999e2eb, 0xd88dd0d2, 0x858a2cab, 0x557e5432, + 0xd82d576f, 0x2f635658, 0x21aeefaa, 0x390496bd, 0x071b99ee, 0x18169466, 0xfcfd1197, 0x58b6eb2f, 0xfc9ad950, + 0x850346d7, 0x9b90c006, 0xfc51bccc, 0x7994bcd5, 0xe941a9a3, 0xc25e95df, 0x1d14ea2f, 0xd3cf93f1, 0x1b325e25, + 0x16b97864, 0x1a50c350, 0x981aa36c, 0x9a4279cb, 0x4072812c, 0xbfed5616, 0x91f240b2, 0x0395e0b8, 0x94cd17b4, + 0x361d82db, 0x1f9a4001, 0xf14a97fd, 0x7a34b932, 0x22fca76f, 0x55c4a976, 0x596cfd85, 0x97474130, 0x971c783a, + 0xd3cd1e9e, 0x3f6d371b, 0x0bc177c5, 0xf78954ef, 0x6baf5bd9, 0x319cb0a9, 0x462ae541, 0x6c03c0c6, 0xb3f7ac4e, + 0x955a7502, 0x818689b0, 0xfe6a4e89, 0xf9bd7055, 0x1d2a0aa0, 0x3261a57c, 0x16124edf, 0xb8393667, 0x09be1e95, + 0xdb68dcfc, 0xae57fe0a, 0x73e634ee, 0x2b8c3834, 0x3a70a88f, 0xfec85d72, 0xdffe7bb2, 0x36102f78, 0xd12ef9a6, + 0x055f453c, 0x9be9557b, 0xf8f7d6f3, 0x4612e277, 0xe1959f11, 0x244a230d, 0x971b3911, 0xaa471eb4, 0x17b4119e, + 0x3d28dec6, 0x0152a2e5, 0xa80adff2, 0x83e98468, 0x33352ffd, 0xa677f24c, 0xdf11755c, 0xd374f9e7, 0x7bb539d2, + 0x54d7f430, 0xd69f4f0d, 0x273b22dc, 0x79b62d98, 0xfa83103e, 0xb8ed2247, 0xc346d8d5, 0x6d019a73, 0x1cb0ea58, + 0x2a179e67, 0xa740c43a, 0x2b16abce, 0xf6ebe9fe, 0x253a0e45, 0x21d34b7b, 0x29178b7d, 0x4cf2c7a5, 0xb4047859, + 0x4a89e219, 0xbb4bdb8d, 0xf8cbdebd, 0x921ec531, 0xf97c3647, 0x505b0ffa, 0x7ab93a36, 0x30906cdf, 0x73e3a45d, + 0x1d14d1be, 0x5a539852, 0xf36007b9, 0x80c5a3e6, 0xfa350b9f, 0x1d8c4444, 0x6ade3a14, 0x2dafe108, 0x77c12a45, + 0x9671f7f8, 0x5b59ace6, 0x034fabd0, 0x371f922c, 0x355aee6b, 0x6e586999, 0xaae887c0, 0xe48e7324, 0x9f9b7255, + 0x2293227f, 0x34a2a529, 0x5322de9c, 0x480bb8aa, 0x9987169c, 0x65865885, 0xdf8416d9, 0x66e0e550, 0xd65b9f1e, + 0xb0c65310, 0x23c980d8, 0xe95c4e91, 0xa921130b, 0xd1dbf07b, 0xeb4533c7, 0xe768aab0, 0x4306c335, 0xbb9c5f48, + 0x4c4e6200, 0x6974a242, 0x9062e940, 0xb344217a, 0x0aaad899, 0xd4ffb6be, 0xe709c016, 0xd8006bfb, 0x25fc0801, + 0x667dfb5e, 0x8d910de1, 0x1d81bc52, 0x7dd817d1, 0x3f70217b, 0x61b34d9a, 0x25029cf6, 0xd4d10a47, 0xb062c31a, + 0x01c61d3a, 0x4a86d1c1, 0x60ad2046, 0x1293a6a9, 0xe83d5f54, 0x336b43e2, 0xfdeed465, 0x831bcef3, 0x649bb099, + 0x7da01389, 0x61762ae5, 0xe4d40567, 0x9d18ab30, 0x7df035c7, 0xa07b75ff, 0xa5a9bcda, 0x92f4c770, 0x90412ed5, + 0x535374bb, 0x2befe980, 0x6404ac39, 0x841828b9, 0x5caea283, 0xa991511b, 0xeb46543c, 0x09559ba4, 0x1925aa6c, + 0x98e918c2, 0xe87dc48e, 0xcd347098, 0xc648cab5, 0xd8b663c9, 0x5d539a76, 0xbc3da62e, 0x746d367b, 0xd4b971a4, + 0x55d70732, 0xfcd6be24, 0xe65f1742, 0xdafa2cd1, 0x57ab358f, 0xd5a958e2, 0xb6bde531, 0x537c4411, 0x08a31f11, + 0x0232703a, 0xe46172ff, 0xf94031d6, 0xf8f88e3c, 0xab99d2a5, 0x655f7948, 0xd4fa4d56, 0x8ddc1d2a, 0x8d23dcab, + 0xbeb7987a, 0x39f5e0ff, 0xd40922ac, 0x0f4ee7be, 0xff009b96, 0x80e074e7, 0x8f29e35b, 0x7a79b9da, 0x328f0544, + 0xff7ebe7a, 0x8364a1d2, 0x79f5877f, 0x7cee3528, 0x4a39fde4, 0x7e7796f5, 0xcc81698e, 0x377ee5a2, 0xfa576bd6, + 0x55f8ccbf, 0xbc37d5aa, 0x75284fed, 0x85bcc2a7, 0x93f75832, 0xb00ccf94, 0x12c4a8ac, 0xaf18a363, 0xd3ab8751, + 0xa8725c6b, 0xf4aeca95, 0x045002fe, 0x8796c5a4, 0x4367d7a8, 0xdebf5b39, 0x671ebe71, 0xfb9b1676, 0x62818ad3, + 0x7a9b700b, 0x23b808a7, 0x090d4931, 0x9462b1a2, 0x81c79a8c, 0xd82bfeed, 0x10a6867a, 0xccbe734e, 0xa44ce179, + 0xb7aed81f, 0xa41ae142, 0x8b68fde9, 0x0485d612, 0x8b6c2d59, 0x2b6636a8, 0x4d37e7b9, 0xe2549255, 0xff7e7f8d, + 0xcfe1450b, 0x00010ac6, 0xb9b6a13e, 0x6dab4fc9, 0x608861b9, 0x22b9533f, 0x0f1ef42a, 0x1dd9c1b6, 0x0a9fa9e0, + 0xe4da1b79, 0x875543f5, 0x0f47792a, 0xca29e607, 0x05d2faa5, 0xbd67cc2d, 0xe16969f0, 0x3ec62995, 0xacf3bbe8, + 0x54a74a03, 0x369bc6bd, 0x4c705781, 0x321e2f07, 0x75776161, 0x54a2c3fe, 0xd5385c30, 0xd87818fd, 0x078e5b34, + 0xcbf13065, 0xbad24b85, 0x6c1e51bc, 0x906eb024, 0x79fb35d8, 0x5fa40de9, 0xd655eb72, 0x29f4c901, 0xc80eb18c, + 0x748adf6c, 0x86b16ddb, 0x9322f8d1, 0x6108d293, 0x4592e776, 0xcad339f5, 0x01be6a21, 0x873be5b0, 0x0f25d153, + 0x1d473289, 0xf5ed0028, 0x4c23e24f, 0x0cde5814, 0x97eabbf9, 0x3ead1df7, 0x0a094165, 0x0981cce5, 0x19e1a13a, + 0xae3e91f7, 0xa2c7e86e, 0x84a6338d, 0x3b226124, 0xe29a768c, 0xab17ceee, 0x2701a266, 0x0859542b, 0x7f0d2991, + 0xe683ffc4, 0x5885d7f5, 0x595b190b, 0x0cfcab2d, 0x8428153e, 0xab3c7558, 0xa54d9ed5, 0xd2282938, 0x43f2100a, + 0x6b23d76f, 0xc4914fe7, 0x066e7d22, 0x517dc5b8, 0x23b47f24, 0x06428d69, 0x9ed1b557, 0xbe600535, 0x31a3889f, + 0xcb2b90c7, 0x5d60f697, 0x28e6cccf, 0xe60b27a1, 0xda389c12, 0x8d90f1b7, 0x117bb6b3, 0x2ccdf9aa, 0x0a8b2752, + 0xb9add693, 0xf8262b27, 0x89ca88d6, 0x7c2be20f, 0x0d660b89, 0x41fb456b, 0x47b0634a, 0x2dc73649, 0x17def439, + 0x71d696ab, 0xa22ffdff, 0xa5256751, 0x12634dd6, 0xa7fdc2a1, 0xe0bbfc27, 0xe4fc9ed6, 0x6e09a3a5, 0xce6af89f, + 0xd989bdcf, 0x8dfac70e, 0xa7022c2c, 0xda569832, 0x84f47289, 0x02d6c334, 0x68079d7d, 0x9f5d6a16, 0x77186639, + 0xc9b53cbc, 0x74bd0b77, 0x63a589af, 0x99993338, 0x127cd757, 0x8d2d5877, 0xd615d55e, 0xcb6a3a60, 0x224d9bf8, + 0x7269835d, 0xbc46188f, 0xc3bd35fc, 0x4a4cb76c, 0xd897ce21, 0xbce4aff5, 0x2cfa09ae, 0xabcccc86, 0xe7491e5a, + 0xb178d21f, 0x393afabf, 0xee3e0637, 0xdedac3d4, 0x750358ab, 0x805b1d50, 0xe40a47a2, 0x8c287089, 0xa42c2453, + 0x4f9a72ea, 0x2ba59432, 0x004cbc3e, 0x1e52cc64, 0xf6aa4b72, 0xa49fe146, 0x4c8bac78, 0x54f6869c, 0x413ac2c7, + 0xeda93d1c, 0x82ea4122, 0x5f8f2676, 0x4e4c1d0a, 0x635174d9, 0x052833df, 0xa6f2c2d8, 0xa925cfb0, 0x014e82a0, + 0x1e998dbc, 0x8635ad7c, 0x0d31bded, 0x1ece37cc, 0x01fe8e76, 0x2cfc85ab, 0x0e1adf97, 0x8d64c90c, 0x26a54bca, + 0xd9c49766, 0x8c666103, 0x8a20aa24, 0xa3f7ab90, 0x8c10abb4, 0x746f3007, 0x45dd7ec2, 0x6e2bbdc8, 0x940693f6, + 0xe5b5a356, 0x70a2f029, 0x7ecbf6f3, 0x321408c5, 0x8c808e8d, 0xe22e6f45, 0xa361842f, 0xe39d6690, 0x68177055, + 0x544599eb, 0x2210e9c0, 0x2cbd1e3a, 0xd8c27d7e, 0x725f1b3d, 0x7d120480, 0xcef458d9, 0xc17c8bc2, 0x86556d34, + 0x11ed1278, 0x86450b39, 0x6422dd48, 0x48a13974, 0x06ef9212, 0x795d7d5a, 0x86e0bd1f, 0xe233b482, 0xc79bed75, + 0x7db4680e, 0x1e76613a, 0xa1d7958f, 0xbd57c770, 0x68e2019a, 0x9a443540, 0x7c5eaf51, 0xd3b823a7, 0xbca0576d, + 0x179cd900, 0xef626f9f, 0x0af88e5c, 0xed31d16e, 0x7728a496, 0x41654cb9, 0xb44f587d, 0x2fb101f5, 0xa1bfb427, + 0xfe29e39f, 0xd6da1f1a, 0x8d7da436, 0x474fa9e3, 0x244a6ea7, 0x2d61e7ca, 0x31e889ac, 0x9799c1f7, 0x63630778, + 0xc4889f44, 0x26464f39, 0x6aa73bae, 0x6c6aa5aa, 0xd31ee7e6, 0xe33dda15, 0xf64e91d1, 0x3c194dcd, 0x874e6b10, + 0xdfad0b60, 0x2c675ef6, 0x3b488511, 0xef8a945f, 0xeb37a317, 0xe7592f6f, 0x92dd9cf9, 0x6a0968dd, 0x6a49e6e0, + 0x74373c27, 0x92bbf0de, 0x19649769, 0x51e5debf, 0x167c415d, 0x245174b9, 0x351b8897, 0x1f37366a, 0x18685b15, + 0x16e21a9b, 0xe6f9d5bf, 0x20cb1067, 0xdfaf97df, 0x3ca7e053, 0xd0dbcd83, 0x4d520546, 0x002fdec5, 0xfcf9eb2c, + 0x283379ab, 0xc7a56a76, 0x9a5ecdd4, 0xdc159e7d, 0x2ecbd94c, 0x75feec56, 0x12160c2a, 0xdb6d0171, 0x857b5132, + 0x5ba07159, 0x12051d28, 0x80a5d82d, 0x36b4355b, 0xbf931436, 0xa5f78588, 0xc35a4efc, 0x4f536d8c, 0x6e1ecf45, + 0xf4483014, 0x3139f00c, 0x6dad8e1a, 0x2a194759, 0x29659da5, 0x740e7761, 0xb3a1a2c6, 0x647e7728, 0x31e151e5, + 0xe6bc68d9, 0xeb0ab321, 0xbecb66fe, 0x110ee6c0, 0x02dd0290, 0x258d2c75, 0x3bbe43e8, 0x3cdd8313, 0x23583bf5, + 0x8da3622a, 0x300c6883, 0xba80cb36, 0x07943b27, 0xe9b1196f, 0x273957bd, 0xdf4319f6, 0xba16bdd7, 0xfbc934e6, + 0xffbd7461, 0xe1612a3b, 0x958b35f9, 0xc7f0bd85, 0x2fbc281c, 0x393bed9e, 0x09e5295e, 0xbb9fc6f3, 0xe5562950, + 0x7e38efe6, 0x58c2f85e, 0xd26881cd, 0x93846b93, 0xb6a89cd7, 0x5a3d70c6, 0x8ba06eaf, 0xd5b5b972, 0xbbc421f2, + 0x78c16525, 0xb1c36533, 0x124e7623, 0x5ad13546, 0xaaf29104, 0x72538765, 0x90057ff8, 0x8bd68f04, 0xbd4d53b1, + 0x27ed245c, 0x863b8331, 0x417a1222, 0xcbbdb1e7, 0xd3214e32, 0x50621aef, 0xd07cc3b9, 0x014d150f, 0xc8ab3ae7, + 0x20bb8587, 0x748d4471, 0x97ea3146, 0x404b0801, 0xe4812e5d, 0x9dbac41f, 0x69bd03f6, 0xa6524810, 0x67fb458d, + 0x8e9aa1d5, 0x0702f53d, 0xab8c2f32, 0xcadc2c87, 0x7135c437, 0x40ef67bc, 0x59f31ecd, 0x72d47461, 0x0c0c94a0, + 0xcd1e442d, 0xdb02a2d4, 0x175043a4, 0x66a64025, 0x4fb86220, 0x2ee9ccce, 0x57281f45, 0x58a40e84, 0x385e7503, + 0xe0a8f806, 0xede3b3d2, 0xdaeee4fa, 0x72af94ba, 0xf21aa0f5, 0xe08cc757, 0x6de511dd, 0x8f6a232a, 0xa10db298, + 0x1db078e5, 0x6386c0d4, 0xbbda217f, 0x1bea3278, 0x337a3f17, 0x9db9e5db, 0x609f1410, 0x96dbd63a, 0x9d9e4abf, + 0x24e2316b, 0x561f3b3c, 0xbe2c976e, 0x6ac4818b, 0xf21d045a, 0xdf7404e2, 0x95874335, 0x3178bfee, 0x82f76a89, + 0x25d81448, 0x1e733df0, 0x3c2f7c3b, 0x072d72a9, 0x1a347050, 0x18118013, 0x1763daef, 0x80c0a756, 0x0cb5f8d7, + 0x15c16461, 0x23c4c59d, 0x59baae27, 0x374b7da5, 0x2dfe0b15, 0x1c51e69f, 0x60903ab2, 0x9702d80b, 0x5e207fd6, + 0x99374467, 0xcf711b4a, 0x3c3d62ea, 0xb23d3fa4, 0xad981ea4, 0xa40f2a09, 0xbde0aef9, 0xb31fa770, 0x1fec0aa5, + 0x1e13aa68, 0x06138fa4, 0xc8b74cde, 0xab5943ed, 0xadbd1e81, 0x7cdaae22, 0x08e54d8a, 0x3f382dc9, 0xab7d1c1b, + 0xa7d12a9b, 0x09697e01, 0xe6dc6516, 0xc83258c9, 0x230c49d7, 0x2d8f5f38, 0x2e545d46, 0x7ba5d514, 0x2394e902, + 0x95916969, 0x1a569b83, 0x0514685a, 0x6b2dba7e, 0xac9b99fc, 0x39d81ebd, 0xf05c5aae, 0x58e11807, 0x45f55551, + 0xd518ce27, 0x8699a071, 0xdf5cc7be, 0xdc10780f, 0xa036b5ec, 0x16ff3c50, 0x675e460c, 0x3ee54f33, 0xdbe1d915, + 0x15f73206, 0x3b154098, 0xc76c1a67, 0x39af68d5, 0x6043d182, 0xf30c2d8e, 0x1a729af8, 0xc0875ee4, 0x588cc2a8, + 0xa914a4d5, 0xae682350, 0xcae7d555, 0xb54d486a, 0x8098ccc3, 0xf721ddaf, 0x307b8179, 0xe88f0c10, 0x2bc63fba, + 0xa3518ddd, 0xacbf749d, 0x58c50478, 0xaec924bb, 0x9e9dd21e, 0x9221a9a5, 0x351321be, 0x7a125e96, 0xa1346916, + 0x472f1d5b, 0xca29ecb4, 0x7ccfa1cb, 0x5cfdd011, 0xac933d14, 0xf252bf41, 0x551cb220, 0x19892c98, 0xc84d22d1, + 0xa78830a4, 0xb2d1e46e, 0x252a9178, 0x2c3f5bca, 0x430f0808, 0x40f73463, 0xf29e38d9, 0x45323224, 0x916733a8, + 0x49e558df, 0x70dbc85a, 0xef3e1b40, 0x1f9c9165, 0x5e3c7857, 0x9380506b, 0xa2f0d8de, 0x2b5e640b, 0xa31c2532, + 0x7b794f4c, 0x1cba49a9, 0x90a752e3, 0xe5d7d36d, 0xeaab88be, 0xc138a57e, 0x7f44740c, 0x356ebce9, 0x0e473f74, + 0x33821a3a, 0x044354a9, 0x943b2436, 0xe512a0aa, 0x1fdbf55a, 0xbaf1ff66, 0xd7ac64d1, 0xe00b79bc, 0x7cfcf974, + 0xa4c11b4a, 0xbd24fa92, 0x4b22040d, 0xe85702ed, 0xcbcaa7ad, 0xf9adf579, 0xa9b4ba6a, 0x35f30add, 0xe378052d, + 0x8bfa33c4, 0xc7f2b03e, 0x4c0e49bd, 0x7635001a, 0xa42a0171, 0x68455685, 0x8074e20e, 0x6d82b214, 0xb0f10688, + 0x47b35293, 0xf0c63091, 0xfdeca518, 0x4376c5de, 0x3ef7b8b5, 0x98e6711e, 0xeac851b9, 0x5506a678, 0x9a89a2ae, + 0x1c8e3d3f, 0x1e3a3960, 0x10f044f2, 0x6bcd0f80, 0x3462f86c, 0xe4857766, 0xbce1bc20, 0x89952869, 0xc4725144, + 0x3721033a, 0x333682a2, 0x5a1ddd2a, 0x9087c448, 0x0df50950, 0x869bcb68, 0x752a49e1, 0x721549be, 0x967202a0, + 0x2820c673, 0xcbc489ef, 0x40e0f364, 0xc7508f62, 0x0e300d7a, 0xd79bddc8, 0x57830067, 0x5fe12090, 0xc316b3b3, + 0x6f876c4f, 0xca2b5401, 0xee4f1a5e, 0x9a5f94e5, 0x40b86385, 0x60dab2e5, 0xafba7eab, 0xfc6ca9f4, 0x2197cb35, + 0xca85f950, 0xc83142d6, 0x2eb3a606, 0xafda80be, 0xbc5123dc, 0x5c8b935e, 0x2ec7a424, 0x036470d2, 0xa59fceb6, + 0x545d1e16, 0x5923d37f, 0x982be575, 0x2beb16df, 0xb6721f8d, 0x8bdcffa5, 0x5880ec4a, 0xa9efe921, 0xae185644, + 0x1a3e0639, 0x54f4a2cf, 0x700c4d3f, 0xbd9d09c5, 0x02d52bdf, 0x15cfb345, 0xebb4950f, 0xcdf39f6b, 0xba2a8b9a, + 0xd38efdd3, 0x90bc8b45, 0x4bb042dd, 0x4f4f2b4d, 0x12e71ed2, 0xf2707f46, 0xf2d2c9b6, 0x78aa5a11, 0x1dc3f56f, + 0x2c339ea5, 0x37cc976e, 0x3fd37c16, 0xdabbb4a6, 0xbc91ef5e, 0xfe4c10d9, 0xe3162711, 0x3659cea2, 0x60022896, + 0x59fde21e, 0x2f745a2f, 0xda80d921, 0xf9fe3414, 0x493e2833, 0xc03d36be, 0x8f4fcbf8, 0x36d97950, 0x2399ab12, + 0xd37a76f5, 0x926817a4, 0xa64f0e20, 0xe6a357c5, 0xe1c5b4c4, 0x98ccb081, 0xb1905e09, 0x9c8eb73e, 0xc7884c12, + 0x35f82e6b, 0x9fe3beea, 0x41ce160c, 0x5ec42df9, 0xa550a1ec, 0x6485b397, 0xae27d6ee, 0x521936fe, 0x3bb102b7, + 0xb5d9f866, 0x559f5e98, 0x155ab343, 0xbb9951f8, 0x1352c037, 0x29376364, 0xaa8644f5, 0x6d9c4cc9, 0xa447f0db, + 0x07034f8a, 0x15164387, 0xe5f5f099, 0xeef6a1c0, 0x6d9a21b3, 0xadded812, 0xef7a6a6f, 0xb4c1cbd2, 0xed8a9536, + 0x670dff4e, 0xe38871ea, 0xee78acfd, 0x7a7a0169, 0x98849be3, 0x97862a9a, 0x727923e7, 0xa22f761b, 0x1f2fb68d, + 0xf8c7fabb, 0x40c5dfea, 0x8d64e7a3, 0x7c7dd564, 0x40f4000a, 0x6c3687e7, 0x1407098c, 0xaca64fc7, 0xc23edc99, + 0x7e7382d7, 0x370c27bc, 0xf7f4a24b, 0xbdf9d351, 0xbc0abc11, 0x3d7d9f43, 0xf13ccac2, 0x0b0dc4bf, 0x5883e77b, + 0x99ea0037, 0x94878001, 0x523fa572, 0xe56977a9, 0x849b99e6, 0xdce4e4ae, 0x560f3722, 0x7bba9885, 0xe0b25940, + 0x499e2762, 0xb333c9cf, 0xd22f8330, 0x8fdf7a29, 0x86612630, 0x31303ea8, 0xbb3089ba, 0x6b36db9f, 0x1c2efe02, + 0x464ed221, 0xe1344fd0, 0x2000ffb6, 0x1f7906ca, 0x463f1cab, 0x0b3d7edc, 0x28399fc8, 0x0e65daa9, 0x575c48b9, + 0xdb501b51, 0xa61a5dba, 0x47446d5a, 0xcdd6d2c0, 0xcb87d343, 0xd27223e3, 0xcdad0577, 0xe58097e6, 0x7496d2ba, + 0x7b4d4b16, 0x6c8a8770, 0x13210fa8, 0x4621f642, 0x2aaafede, 0x7b8b9697, 0xbf20dd38, 0xb1dc1910, 0x45cfaf2f, + 0x3f0de713, 0xbe811786, 0x0ef82934, 0x230e44c6, 0x12d1664f, 0xe7fd48c8, 0xbbd63036, 0xd834fdd5, 0x1a0dd368, + 0x4a9d784d, 0x9b1eb085, 0x67015be9, 0xc1d848c3, 0x3eb4dd74, 0x6eb073a9, 0x35a54d2a, 0x7cd13621, 0xdf81b2aa, + 0xd0708247, 0x315ce6a3, 0xc6e1cc0a, 0x7fffb8f4, 0x7a1beb01, 0x52065d71, 0xbe9799c1, 0xda89317a, 0x917e5292, + 0x9b176a20, 0xad37d3c3, 0x1b3d59df, 0x86b1bcd2, 0x3412ed85, 0x4116e746, 0x4e652bad, 0xb8159932, 0x13ea2188, + 0x5e59c33a, 0xbfa05618, 0xcaea1aa9, 0x28b9a1c7, 0x14a5c4cc, 0xc27f9518, 0x2bd9b9ed, 0xa6490d29, 0x64bc2047, + 0x3644cf92, 0xf0958f38, 0x84fddff7, 0x1d2daacc, 0xb9a9a470, 0x21b1ba87, 0x228e42ac, 0x0d6cd37c, 0x6ad9d782, + 0xfad82891, 0xeb9cf105, 0xb04643dc, 0x70e475d5, 0xe5d0cbb1, 0x02a6d3ae, 0x549927ba, 0x704d5f19, 0xed46d40e, + 0x6e1bf5e4, 0x2abda5ba, 0x03bcbf18, 0x4caed28c, 0x38f1347d, 0x646e7dc9, 0x9c5c1b6a, 0xd83d4c2e, 0xd336e26c, + 0xf2bee410, 0xc4043143, 0xb549a575, 0xbea106df, 0x2e020b87, 0x45533733, 0xc53a03fc, 0x77a1e958, 0x2461215e, + 0x857773a9, 0x236064d5, 0x057f91de, 0x78676f6e, 0x37bdb4c0, 0x8b8b1d41, 0xd9cba661, 0xeebcc39d, 0x9a5e5e95, + 0x8a1b27f9, 0x571b96dd, 0x65430327, 0xdd8b26ba, 0x28bb86c5, 0x04e9baa0, 0x32fa5251, 0xa6fc6bd9, 0x3bce29c8, + 0x4fa85f5b, 0x0d1a755e, 0xf87ad7d5, 0x583dd438, 0xa533ca31, 0xc4f97cc7, 0xcdf983ba, 0x1caa41ac, 0xf032112b, + 0x76e7b625, 0xddace86b, 0x4a251d9e, 0x57ff96d5, 0x93fc5073, 0x8b4eb7c8, 0x45c6cb7e, 0x3e170234, 0x5cbb0f30, + 0x31098094, 0xa619a1bd, 0x0b8c1a95, 0x5690f387, 0x9344ab2e, 0x9d150e84, 0xa0330102, 0xcb1d2bca, 0x08a9bcbd, + 0x180fb67f, 0xc3085e24, 0x31e5f459, 0xe8d83259, 0x62512cac, 0xcf923134, 0x45955208, 0x0f6a0b74, 0xb91ddefd, + 0xddaeea42, 0x1c15571e, 0x721f56f7, 0x176f3022, 0x94a507ac, 0x32629730, 0x602a8002, 0x8b0dedad, 0x917087ee, + 0xca3899fb, 0x99749df9, 0x58291097, 0x30773932, 0xd7bcef92, 0x8ad115f9, 0xe25b2267, 0x01440a3a, 0x5524dab8, + 0x6020e74f, 0x27e70c25, 0x69ab7be2, 0x444b605b, 0xd2c5e0c8, 0xac008c10, 0xf536d3ee, 0x42dab513, 0xaab4727c, + 0x05ca1496, 0x96368e9b, 0xf2212000, 0x43e2278c, 0xc52ad66d, 0xc9ee6e52, 0x0cdec325, 0xc96ed524, 0xe44f9a83, + 0x1e8ca539, 0x90e1e5dc, 0xed220d70, 0x5ad70552, 0xa6182f9f, 0x77abd1a7, 0x3fed8c00, 0x21784a91, 0x764da788, + 0xb5512035, 0x9a86444e, 0x22af75d2, 0x5eaa07cd, 0x414b979b, 0x6320382d, 0xda47eff0, 0xe0e10cca, 0xe2cec752, + 0xcaf7b7f9, 0xa002dc9b, 0xb3b36744, 0x95a9c56c, 0x99618552, 0x31cd2dbe, 0x9a8cf9ab, 0x38cd49e1, 0x1eed9249, + 0x3e43bf94, 0xd913b7c4, 0x835091f9, 0x4d3fc1a0, 0x43986356, 0x691179b3, 0xe5256bc8, 0x5ce06691, 0x50098b10, + 0xad67fbfe, 0x03de3db5, 0x3d442eda, 0xc88b1e15, 0xd2feb729, 0x58fd7160, 0x87719e1b, 0xa1be52d5, 0x56e5e932, + 0xfbe9517f, 0x42c6fbf4, 0xf977c9e0, 0x61fc1f4c, 0x200aeefd, 0x4c7a31c9, 0x954097fe, 0x5c8eaa5d, 0x507343b4, + 0x194ccd66, 0xde7fe00c, 0x41a92289, 0xa5395c94, 0x32696d3f, 0xc6d440a2, 0x4d4532a4, 0xc6f1068f, 0x059d07b2, + 0x64ccedd0, 0x929a6b7f, 0x1ed42d01, 0xa03bc372, 0xca8483bc, 0x97cfa5f8, 0xf6da3b83, 0xa087e2a5, 0x4c75229e, + 0x84337b8e, 0xb26a56d0, 0xb161dd3b, 0xcaf6517b, 0xac3958bc, 0x1eaaf2fd, 0xe3865fde, 0x6a8e2000, 0x9126aed2, + 0xa9de186e, 0x55d3bf20, 0xaf02f837, 0x7e706c59, 0xd7778e5a, 0x831d129b, 0xe7eececb, 0xc9df36aa, 0xcd85bf15, + 0x58f4c05e, 0xe83ff492, 0x47199196, 0xeac056d4, 0x567d7b64, 0x6b8f07b0, 0x3edb50af, 0x8c313238, 0xd0096727, + 0xf12aee75, 0x03e007d7, 0x46dbe12b, 0x84192331, 0x68d658d2, 0x131d2d0a, 0x0f21d83c, 0xe8e02d62, 0xaad1c5c7, + 0x7e6564d2, 0x3706d2ff, 0x07321242, 0x96058b01, 0x5a662321, 0xeda280fa, 0x7a221135, 0xf8750243, 0xb7ff9d2f, + 0x7b169212, 0x8d7ceaca, 0x6c20b668, 0x91693df4, 0xa55ced3f, 0x2a6d2505, 0x3ec13bf3, 0x45b2c823, 0x4528693f, + 0x2e17cdd0, 0x09110a58, 0x9dba50c8, 0xe4584cf0, 0x93261c56, 0x1369bc0a, 0xa1c3a531, 0xdf18d654, 0x6d1a4550, + 0x579c9071, 0xc7caa0f1, 0x18da7e1d, 0x6eb0ba7b, 0x35905184, 0xd4ab0907, 0x7e5a081a, 0xa0f886bc, 0x6d3ff5ef, + 0x21875e87, 0x101bef28, 0x528bb4e1, 0x94ba0fee, 0x23598e1b, 0x8df200c5, 0xdd10d1d6, 0x22bb41ce, 0x3e599919, + 0xaf4fa189, 0x9e74eb9f, 0x782ea46f, 0xf14e2b70, 0x308eeec7, 0xd087d825, 0x45acdf06, 0x8d7dcb3b, 0x8b159a4c, + 0x0974beaf, 0xa0d465c9, 0xd75c7c01, 0xcae5fba5, 0x462637b3, 0x9a50314e, 0xa98fe344, 0x1f941b06, 0xded843c7, + 0x913001d1, 0x55012cc6, 0x0f9cccd0, 0xd9083812, 0x7041d297, 0xaaff9728, 0xd2dfb923, 0x3441a4fc, 0xb2bf590a, + 0xffdd95fa, 0x82e1f4fc, 0x3760f18c, 0xe7e6b445, 0x7982b969, 0xb7b8dc89, 0x83a29608, 0x0633a3d2, 0xa0358746, + 0xc1030987, 0xa89789f1, 0x7ede5fb0, 0x2e4ea344, 0x185f84a6, 0x29ecc242, 0x3dc23b53, 0xf30a4e23, 0x1542f9c1, + 0x1ff12ff2, 0xa3651eab, 0x65ca593f, 0x51a16711, 0xc8ce5bc0, 0xb55501e3, 0xc973eb4d, 0x65464486, 0x35920b29, + 0xdd53a7e8, 0xd796240d, 0x41126885, 0x2b2f23d6, 0x02e9be41, 0x0c7f0c57, 0xcde654d8, 0xb29c06d9, 0xedef47f9, + 0xe2cbe825, 0x4146c04b, 0x60358f37, 0xd75fab14, 0x677d69e9, 0xdb176b5d, 0xd3fe6ff6, 0x3edf1d1d, 0xfb76004f, + 0x5cf9a66e, 0x8997db3a, 0xeac1ef1f, 0x20680530, 0x85d0ea45, 0xe3178b2f, 0x6bd79ffd, 0xeef63dc4, 0x2e22d4db, + 0x28c4c718, 0x3167ed76, 0xd3a95383, 0x8eb79b83, 0xdbb163f2, 0xf41eee93, 0x3759a5cb, 0x5be4d8b0, 0x07a45354, + 0x6e8c67fc, 0x05e36454, 0x5934a2a4, 0xbfdd4c32, 0xd7d69cec, 0xb808a242, 0x3b81701e, 0xcf685bca, 0xc3b16779, + 0x58ece684, 0x9bb1c908, 0xd0818b60, 0x5ae22fda, 0x79b3c72d, 0x11f73cfe, 0x14f033cf, 0x6022a610, 0x024e92f0, + 0x1ecc3caa, 0x4db3e827, 0x38892df2, 0xd7499778, 0x19bf9734, 0xe5faf721, 0x164a5e48, 0x62fd2250, 0x505ac68a, + 0x0ee4dd79, 0x6d41defb, 0x3eba0572, 0x437d5778, 0x031a67b0, 0x9897a558, 0xd41719e2, 0x47ca8054, 0x626929db, + 0x10b585c9, 0xab6969be, 0x547dbcdd, 0xdf0be072, 0x0cd1e651, 0x769d8144, 0xfa525fe0, 0x4b4202aa, 0x8d4b1726, + 0xabd1a929, 0x7bf85e13, 0xcc58a64d, 0xb53d2cca, 0xdf9dee3c, 0x48e0b79d, 0x6d4cee26, 0x9b87be7b, 0x4760fec8, + 0x30b131c0, 0x3b3f86a2, 0xf72b6eee, 0xdf347163, 0x22ebc2e1, 0x6739e56b, 0xe78d1c51, 0x30910518, 0xa027ad44, + 0xa851fe0f, 0xfa431757, 0x248bd469, 0x825f38e3, 0xc96d9ea1, 0x6c95f79a, 0xd030faa1, 0xcb08157e, 0xcacba0ae, + 0x8c1c25ba, 0x2b9608af, 0x24119e86, 0x2d040ed8, 0xba12e5bd, 0x57cef39e, 0x3790ea20, 0x1394f32e, 0x52d2568a, + 0x6239e924, 0x2574839b, 0x9a3f689a, 0xea7593e3, 0xed56855b, 0xebd5b1df, 0xe6ddc296, 0xf7225f1c, 0x833cd3fd, + 0x282c089b, 0x043d635b, 0x678e1391, 0xe6850a41, 0x08388e4d, 0x08f96375, 0xab61fa67, 0x9be8d1cf, 0x289da126, + 0xe210edad, 0x1cd09d3a, 0x9f33c66a, 0x08ca935f, 0x180b677b, 0x9ec7700a, 0x6c198263, 0xa594d39f, 0x2ad6c141, + 0x5ad73fea, 0x39f5734c, 0x63fed2e9, 0xb4c8fbae, 0xa9d397d5, 0x30837fcf, 0x42920088, 0xc4e5866c, 0xd06eedd4, + 0x7433cbff, 0xd262170a, 0x5d1596f1, 0x852ded82, 0x1d371567, 0x7f7a5192, 0xf958427a, 0xfabbd33d, 0x6f57d992, + 0x46056732, 0x8e458e6b, 0xca367866, 0xcc595a30, 0x8208bc7a, 0x669fd119, 0x3c731bbf, 0x4517ba17, 0x188a1218, + 0x80afca6d, 0xd839664e, 0x9d512af7, 0xd0e3b643, 0x41026e36, 0x9ef76ad9, 0x3c4b4a9e, 0xdec7d9a8, 0xb4b57400, + 0xa7df75a6, 0xb5acf35b, 0x8173d48a, 0x07c10465, 0xae9be870, 0xad4db8f1, 0x2cc8425c, 0xbe0b0bb5, 0x69a72470, + 0x0b65c1fe, 0xbb15227a, 0x27daab50, 0xf0543401, 0x9e207e6e, 0x35d3db93, 0xdfa72791, 0xb8a553f3, 0xc344ffbb, + 0xa2886608, 0x45d60eea, 0x7560d261, 0xa9084acf, 0xe1a4a86b, 0x44f57c63, 0x22c16ec8, 0x550468ff, 0xa4e37273, + 0xc33c8adf, 0xdbc0dddb, 0x68a7210f, 0x38f94934, 0xcaa8e35c, 0x8fbe1916, 0xc33932d0, 0x68bf01d3, 0x9a56609e, + 0x898a697b, 0x5dd9028c, 0x41692072, 0x533230e6, 0x32409cc4, 0xeb7f91e7, 0xe4ded1b7, 0x744b3d3d, 0xdc167ef7, + 0xfb057aa3, 0x811996d9, 0xa96888c7, 0xe34252ca, 0x279143e6, 0x831d4989, 0xd8a445c2, 0xdbe39a4a, 0x9834f0a2, + 0xb5a8b59b, 0x914f66b5, 0x1b221778, 0xda1d38ff, 0x3b4f409a, 0x5ed259e4, 0x4a4ca44d, 0xd037945e, 0x076b2ce6, + 0x9e8fc657, 0x62615cf0, 0x3e0125bd, 0x8369306c, 0xdbb67335, 0x3ce3479d, 0x0084d9d4, 0xa64f67b5, 0x0e233956, + 0xc20b46fb, 0x798403e6, 0xff711eeb, 0xb4c3017f, 0x424eebd4, 0xec4e1ee3, 0x2596ce25, 0x869056e1, 0x7ac44c13, + 0x682e82bc, 0xec802fe2, 0xa4823d34, 0x1f1521e5, 0x09bb8b24, 0xffaf5f66, 0x966fcc53, 0xbdcb2187, 0xb539d98e, + 0x120b3ad7, 0x0f3ca5c1, 0xa18211e9, 0xac086848, 0x732d57cd, 0x376e1c06, 0xbe4e2017, 0x36f7447d, 0xe87200f5, + 0x03824428, 0x560fed5d, 0xdb4bb835, 0xc3e0c891, 0x326dbf17, 0x386a3bfe, 0xda5b83df, 0xf907fdbd, 0xe37ba376, + 0x5d069490, 0xa207bf60, 0x3a06fd91, 0x734d5faf, 0xb167eee0, 0xe24251dd, 0x1e49cbde, 0x4139e6fb, 0x58d9ce61, + 0x81554584, 0xbf59f6dc, 0x46479b2a, 0xe7321753, 0xc09d644e, 0x3342084a, 0x3c2b090d, 0xb64fa7c5, 0xb19c8ca1, + 0x1be2de45, 0x096e574a, 0x420242c4, 0x1ac68967, 0x1589f1ee, 0x9ad67302, 0xa64f5456, 0x91d161e3, 0x85280a2f, + 0x3f9acdab, 0xbb2feebf, 0x2dac1a18, 0x3b06e833, 0x4f26dd34, 0xfb795934, 0xfd3fe058, 0x21cc31fe, 0x4b3f1e8b, + 0x8d79698a, 0x9345023a, 0xbdcd6124, 0xc5cb7521, 0xdfad78d2, 0x9063e338, 0x50845300, 0xb377fbd0, 0xff273463, + 0xc5df4035, 0xe377ba43, 0xa65548ec, 0x9c99fdd4, 0xae7d7ac1, 0x02c1726a, 0xbd80f768, 0x81bb4ffa, 0x43ceb7da, + 0xbcd3dac8, 0x82e6ff76, 0x960a3121, 0x125189b8, 0xedf78822, 0x4ed9b5fe, 0xfa598d6a, 0x22c6fa71, 0x3acc1223, + 0x9b3ae7a2, 0xdf3ccd20, 0x487cb0ee, 0x47f44dc6, 0xdf257c14, 0x13582b03, 0xa6309120, 0xf19c5d00, 0xedbe5d19, + 0x39b85444, 0x4cabc381, 0x78ab4b92, 0x7869c4f9, 0x7e208e2b, 0xa4f3edfa, 0xc7b003d9, 0xacbbca0a, 0x3c85e064, + 0x99b8d9aa, 0xc17c7150, 0xa037f3f9, 0xa1392e32, 0x59049001, 0xeca12af9, 0x28250585, 0xfe7c4421, 0x0b0e0900, + 0xf125ba04, 0x5f8059b2, 0xa09364b3, 0xbb348bdf, 0x6da46c87, 0x819073a0, 0xb551aca6, 0xb52dea65, 0x5e3b33be, + 0xa712745d, 0x4f7d85e3, 0x1909c911, 0xd75eaf98, 0x36212ad6, 0x75257025, 0x7e9628d5, 0x651ac5f3, 0xe9b17408, + 0x39fc6240, 0x854d0bf1, 0xddc29d67, 0x51a6b0d6, 0x12986733, 0xc3f83e76, 0x839be7ce, 0x79272b0c, 0x78fd8e85, + 0x483ca437, 0x01430ac0, 0x677cd055, 0x2a003bef, 0xb4278852, 0x07968c3c, 0xf8a607c9, 0x82edf45c, 0xdbfb7cd5, + 0xc2f5b6af, 0x1a7c465c, 0xe2163b8b, 0xfb44872a, 0xa7518e23, 0xd0097d4a, 0x0845464e, 0x03342ffb, 0x7c6367cd, + 0x11c5518c, 0x52673ffb, 0xf5c69c16, 0x176b64a1, 0xf11eb990, 0x3a9dc146, 0xc6a28f0a, 0x8b1ef786, 0xfcb18922, + 0x8ac7f0a0, 0x79db7b44, 0xc16063f5, 0x1cb9a351, 0xb7b32ffd, 0xab253f9a, 0x96f28678, 0x16ea103a, 0xfd885282, + 0x22f76a89, 0xbb700ded, 0x283afffd, 0x0290c069, 0x7cd7255e, 0xa0aa147e, 0x5722df70, 0x7ed9129a, 0x15d84dbb, + 0xfe59c512, 0xf8d9351b, 0xab12e183, 0x7e7c9c85, 0x619f7f74, 0xeff4cbe4, 0x586a7698, 0xd3fcbc43, 0x2918899c, + 0x4ae640e3, 0x99e7262e, 0x192de6a6, 0x9ae7ce80, 0x540fa484, 0x37e21efd, 0x8b141929, 0x84dc41ff, 0xfc5158cf, + 0x863495bf, 0x545a5528, 0x187b3b15, 0xf6e109b2, 0xceeebd75, 0x1c7627e8, 0xfe1a939d, 0xe0523d34, 0x5f417997, + 0x937347fb, 0x965c06e4, 0x53e0db9c, 0xf4fa246f, 0xfad0114b, 0x9e259465, 0x4c8e48d9, 0x2433d588, 0x59e2533c, + 0x33a84f72, 0x46c65647, 0x7bb584da, 0x74a271f3, 0xae7b1e56, 0xffdac43a, 0x7c4b9b2e, 0xc46eab3e, 0xe91dd7ad, + 0xecf1e4ca, 0x85d356f4, 0xdcdeb9fa, 0x7131d8a8, 0x1988ddb5, 0xfca0e9f6, 0x9d039385, 0x9526344c, 0xbf3a60e3, + 0xef075c57, 0x08229a62, 0xa22b985b, 0x0ce7114e, 0x6a03f3f9, 0x93cbb853, 0x3eaa5504, 0xe0cdfd8c, 0x71fdf3a7, + 0xd33d518c, 0x8198c601, 0xc149a07c, 0x38e2b654, 0x99afc7fc, 0x036d532c, 0x96c827a4, 0xa0eeaf44, 0x977a4c47, + 0xd267f003, 0x05e280d8, 0xa6f5158f, 0x91539e1f, 0xa321bd14, 0x9db1421d, 0x807ea637, 0xce533330, 0x59dcc419, + 0x03c2533c, 0x59447b5d, 0xb5254b52, 0x95d32b03, 0x556b22e0, 0x264d777e, 0x3c05fdf5, 0x9915a729, 0xffd5b4aa, + 0x98dbaa5a, 0xe1da6394, 0xadcfa774, 0xe45aa5cd, 0x56d31581, 0x9e124602, 0x825d7b5b, 0x1e0e0cda, 0xc3ce00a4, + 0x9e7f883d, 0x7960a7da, 0xb1f476de, 0x39f30f6a, 0xa5c4361f, 0xee2ed098, 0x0b7e1fdf, 0x023a03de, 0xb3cc59a2, + 0xa36f295e, 0xef1bdd59, 0x92ba8bdf, 0xe184e5d2, 0xcb6680e4, 0xf7b3e643, 0x1f866d6a, 0xe8439107, 0x395cc9c0, + 0x2220cd9d, 0xb0f81abe, 0x7b07c3fa, 0xf76f4f30, 0xa15190c7, 0xfb332b17, 0xdb2faba1, 0x714453ef, 0x62c3f439, + 0xb7c71952, 0x188c2b4d, 0xee7226cb, 0x283c33c2, 0xa255f9f0, 0xcc16b97d, 0x02446855, 0x5f3d6552, 0xc5d4d840, + 0x833ae332, 0xeca5a450, 0x9c4ab67a, 0x9b05b1b0, 0x4071917c, 0x13b502dd, 0x1c776c1b, 0x2f241de7, 0x8bc5d66d, + 0xeeb4af2a, 0x69a786ed, 0x19cf5d4f, 0xd3633ea2, 0xdf1f26c4, 0xc58c4852, 0xb801800e, 0xb06fd86a, 0x10318deb, + 0xeb95456f, 0xe47515c0, 0xee13f593, 0x7eb203d3, 0x5e2a1dec, 0x4045f3ad, 0x3fcc8fa1, 0xe425f857, 0xe44a1b32, + 0x33109e25, 0xf843ceaa, 0x0482c7ad, 0x545b2ca3, 0x8a4c75b8, 0x9bf6eb91, 0xf8e47bc5, 0x26ced899, 0x992efc96, + 0x774df7ec, 0x5c4603c1, 0x4fd457ce, 0x992bd659, 0x65e23ed3, 0x61dedfba, 0xf6a1d3c4, 0xa982556f, 0xf2d98adf, + 0xe700d52e, 0xfd14bc8d, 0x04a51c0f, 0x2b30a81f, 0x2d77072d, 0xc89cde62, 0x92171f19, 0x046165df, 0x7ac53d6c, + 0x7ed4c8c7, 0x1b03c21f, 0x5ac6f088, 0xa849f784, 0x418f2b25, 0x4d065912, 0x02fd469b, 0xc712834b, 0x0ac51664, + 0xf7f573bf, 0x8fea4c5e, 0x9fa4d122, 0x219921d3, 0xbc418fdf, 0xab1b4fe8, 0xd4161534, 0x739c6942, 0x4d84e3ab, + 0x7094fcb4, 0x87df2fde, 0x6131ca32, 0xd59b28eb, 0xa2e6a4d8, 0x579f500a, 0xc83ea10b, 0x86bf082e, 0x87dd9356, + 0x143df85b, 0x2228bb55, 0x71a4b0c1, 0xc404d939, 0xf3dcd600, 0xccdddf56, 0xaed353f4, 0x1a91410c, 0xdf8eaa64, + 0x027e69c0, 0x607b68c1, 0x41ef928c, 0x6262b727, 0x29ffefd5, 0x04115f21, 0xc8f7a373, 0x1326c22e, 0xe916fd14, + 0xdaccac2d, 0x085b4d2f, 0x87169945, 0x51b7524c, 0x02b7dc6e, 0x64ff0c62, 0x0bfc87c3, 0x7589cade, 0x0257bfdd, + 0xa67b4625, 0x03c67687, 0xa823bea5, 0x11728e7e, 0xae2a939c, 0xb853b08f, 0x28899f8a, 0xb09e4c31, 0x86dfc0b6, + 0xd7a3fdbf, 0x083ce9d8, 0x8753fe0d, 0x89edbc1b, 0xf025fba2, 0x3a8ff65e, 0x67395e48, 0xf3fbe8a0, 0xdecf359a, + 0x882c441c, 0x5059b405, 0xa3c26dda, 0xd4100d1e, 0x07909cad, 0xf4dbd112, 0x3cc6e721, 0x7c14d676, 0x31e75403, + 0x98f9ba6e, 0xf02e1f67, 0x67825acc, 0x32392df4, 0xc74b11be, 0x674b0b34, 0x772fd338, 0x30ba3c69, 0x91928cc6, + 0xd48a40af, 0xf2db69dc, 0x011c6df1, 0x0824164c, 0x4ef0bb96, 0x904cfa50, 0x54ffdc94, 0xee07dc57, 0xee11d8a3, + 0xab69db6d, 0xd8b41b3a, 0xea1b3a5a, 0xb99ecde9, 0x7b5570a2, 0x4cdcc39c, 0x0f522c8c, 0x5835a560, 0x1dcdfe9a, + 0x1438484e, 0xa77f3202, 0x7f942d40, 0xb82e7d95, 0xc477f610, 0x4404bec0, 0xd7d95983, 0x51e9ff21, 0x62ced961, + 0xd1c7ba1d, 0x554b7863, 0xd333cf0f, 0xace01f70, 0x2a00e607, 0x56424242, 0xc10324f2, 0x171bcd74, 0xc06fdbed, + 0x927fa3cb, 0x17ec5680, 0x33744b6a, 0x1be65296, 0xd2398af3, 0xf098ee77, 0x1367ec99, 0x225eea2f, 0x5aeb3c46, + 0x1f9eaabb, 0xf63291ac, 0xa2d987ea, 0xb06878ab, 0x08c41aff, 0xe9d29429, 0x5d750fdf, 0x85ad2956, 0x6e125962, + 0xb753afae, 0x00310066, 0x85615cad, 0x73cfea2a, 0x2c091eb1, 0x504f267f, 0x1e388db3, 0x98ed46e4, 0xbb83cf41, + 0x7aea2d6b, 0x463e5a99, 0xef4d4bb2, 0x0101a92d, 0x76ce6838, 0x1eb5edae, 0xe66055be, 0x08544be5, 0x461277bd, + 0x573b2b05, 0x55bd8847, 0xb6bd86fc, 0xfad8590b, 0x9cdbffa0, 0xcc5cd820, 0x60ecb9ca, 0x9de9c9fd, 0xde68e2b1, + 0x6dd2157c, 0x12b3a2e3, 0xd4bf02a7, 0xa3a61491, 0xe8381701, 0x24367206, 0xd7a3863e, 0xcf724ca2, 0x58445f70, + 0x1814e907, 0x18433d37, 0x33436e9e, 0x401761f9, 0x676db005, 0x0c0c8453, 0xa9b41628, 0x2e744892, 0x0b56b4ff, + 0xc90dc0f2, 0x3f530f1f, 0xd0c6b63d, 0xfd161ba1, 0x2441ea90, 0xfca07a76, 0x21c0d548, 0x6656c0f0, 0x716f1e88, + 0x2ed100ea, 0x62f0c359, 0x369cf70a, 0xc1adf9b4, 0x8494858e, 0x9a1ad5d3, 0x36e475ab, 0x4da20bb1, 0x89dda53c, + 0x88ed3a7d, 0xdf319cc1, 0xa1bfc4af, 0xb62155ad, 0x0e7291e5, 0x0c481c91, 0xe0c1e6f6, 0xb7711111, 0xe8ffcb17, + 0xc2aa6e66, 0xd41a9334, 0x62e5a6f9, 0xbb185a3c, 0xca214859, 0x2ac85508, 0xd1d85f1a, 0x470cfeea, 0xe956ce08, + 0xe0485fc6, 0xfc7d4d09, 0xe4306824, 0x96e88935, 0x03ca254b, 0xb1c702f0, 0x1d1bd711, 0x7752afcd, 0x5136df64, + 0xfa68e1ff, 0x2a0e5d74, 0x65eb27d3, 0xbfccc9b5, 0x44f5e624, 0x8383eb3f, 0x3868edbd, 0x6b68df6a, 0x8e2abe66, + 0x454a48a4, 0x6b74b2b2, 0xd2fcfc18, 0xedd1a7a9, 0x5c0631f3, 0x7e2d9361, 0x35adc265, 0x2c3ed76d, 0x18a22b05, + 0x9b90fc79, 0xad34b583, 0x536fac63, 0x3c81fa79, 0x800bd477, 0x1db0661b, 0x8552076d, 0x17ca71e9, 0x8257ac21, + 0xd64acdff, 0xba942ba0, 0x41f6f637, 0xb097b035, 0xbbc13996, 0x18a32b77, 0x24f74b6f, 0x0095e2bc, 0x35e95975, + 0x6870fb67, 0x78de8673, 0xb56cb38f, 0xebd905ad, 0xd685cf28, 0xc8903162, 0x17c72106, 0x59e4c014, 0x091575cf, + 0x28ab0b76, 0x8f793347, 0x216f94e4, 0xe42830b3, 0x455ffdd5, 0x9a10a2fe, 0x21642d60, 0x731d39ff, 0x93cb101b, + 0x7d3577d2, 0xcc8749a8, 0x9ed7a89b, 0x97cdf40a, 0x11812456, 0x5828973c, 0x3cb856ee, 0x2cfad7ca, 0xcb77516d, + 0x66992b5b, 0xe7d8b956, 0x3c4b4448, 0xe9a9d894, 0xa510f204, 0x6bc1df8b, 0x1f69d620, 0x5e4cc963, 0x5e21b935, + 0xf2a44f04, 0xe7da9811, 0x899a3c25, 0x58ac98f8, 0x5e210743, 0xa469fad4, 0x149b1e12, 0x2ea69ea0, 0x412d0f00, + 0x342cae3f, 0x46946863, 0xa459dd98, 0x0a7f7434, 0xcc6a03c2, 0x61b0abff, 0x32cd303e, 0xa3af409f, 0x64e0430c, + 0x2a674478, 0xf13fff2c, 0xa4bdc5ae, 0x92939327, 0x70fdf43d, 0xe99e2f2e, 0xbe32d332, 0x1c80ec7f, 0x8f3456c3, + 0x808b39fc, 0x1945c245, 0x31e5b404, 0x9f0956ba, 0x356cc7ce, 0x4b5db904, 0x77d4beda, 0xeaf80795, 0xa75d4e78, + 0x66729e50, 0xe35205e5, 0xce554dbd, 0xdc87bf8d, 0x72502e42, 0x95efa33c, 0x48d955d5, 0x71148e29, 0xd6134774, + 0xe7098acb, 0xc7f551ec, 0x95617faa, 0x8266a8c8, 0x6a66c96c, 0x620686e5, 0xa9a7af7a, 0xd60a2f82, 0x8ad77fb2, + 0xc0668da8, 0xdbc4b212, 0x784af839, 0xe5df9eb2, 0x33c76496, 0x859c4d06, 0x3531c6e5, 0x936cfd8a, 0xb7677778, + 0xff8e5763, 0xd8b980bb, 0xb04ad9ad, 0x50054695, 0x6e55cd07, 0x5ac1ec45, 0x62538428, 0x7dcef1d1, 0x73ec0d81, + 0x492cc41d, 0x2618f24c, 0x300d5cef, 0x72f5b325, 0x1fecd652, 0xc0e885c4, 0x382bf0d7, 0xdd55d4a5, 0xd910bd17, + 0xef74e424, 0x5a54ea50, 0x8c344f75, 0xdb3e29db, 0xd155c65d, 0xc2ebd1a0, 0xd7905a7c, 0xa18f73be, 0xfe8bbb43, + 0x8497b01c, 0xb2080949, 0x021989dc, 0x7ff7a61b, 0x47b83280, 0xb0049d38, 0x33429b46, 0x2de6c1c3, 0x30a76290, + 0x93023994, 0xc4015ba5, 0xf62e20ff, 0xd8296520, 0x18abe058, 0xcee848de, 0x9d96686b, 0x1e314936, 0x14cdcf51, + 0x39bebd81, 0x0d024971, 0xe2a86bf7, 0x1ebd9e02, 0x88d30470, 0x2c1c2810, 0xec5d9efa, 0x72addfdf, 0x7973a0fc, + 0xd7414c0b, 0xabe63d21, 0xd7310a53, 0xafc6f322, 0xa3ba178c, 0xed7e6694, 0xa11f9549, 0x10f0fd79, 0xa2ca5d24, + 0xd0fa4c9d, 0x38a7fa38, 0xf7de837a, 0xcb9ebeec, 0x97fd9564, 0xe8bfeeb3, 0x0e6b5297, 0x2f4c5fc4, 0xbdc1c157, + 0x10253afb, 0xaae1443c, 0x5c14be30, 0x6470fd21, 0xfd5e16cb, 0x35861a79, 0xeed0ddc6, 0xb6eecf8e, 0x751a56d4, + 0x9742743a, 0x1440b633, 0x15efbd5f, 0x2ce47ecf, 0x19bb3f49, 0x991e1d8f, 0xf79565ed, 0x98281067, 0xa01909b5, + 0xefc52789, 0x68bf4222, 0x1a116e29, 0x40a6c1bd, 0x342569de, 0x88865bec, 0xe3547417, 0xf775565d, 0x57c8d97b, + 0x33e908b4, 0x97abb8e1, 0x1ab5e7e9, 0x401a4791, 0x435a881a, 0x8fceddd9, 0x24480e01, 0x8423327c, 0xf849e250, + 0xfa36d8a5, 0x407cb5bb, 0x409e1c4a, 0x832fe911, 0xeb8247c2, 0xa08d5710, 0x46c53dd9, 0x9a6b7ed7, 0xdad1173f, + 0xf6f192de, 0x5775e308, 0x10061ea7, 0xe3ba3fc2, 0x1d75a721, 0xc6fd9e1a, 0xf60b4852, 0x3ccbf62c, 0xae717c6a, + 0xac5bb124, 0x3b1dd58b, 0xd95e2c71, 0xd2eedfc1, 0x332e2793, 0xc62e2f1d, 0x3b1fcae3, 0xe2e87135, 0xcb6830e3, + 0x4e0a96f7, 0xc88f0f7a, 0xcf9fe68a, 0x669c91fe, 0x27495951, 0xdff6268a, 0x12d8afee, 0x3121a2cb, 0xbb7c942b, + 0xe3b96192, 0x92c8df38, 0x26f59bbd, 0x4a63511a, 0xc7a114ac, 0xfbd86268, 0xf98a5d13, 0x414e40e5, 0x46743d13, + 0x18308ada, 0xc9997552, 0xe575dd48, 0x6734394b, 0x97fe9ff9, 0x96fe9b11, 0xa61bbe6c, 0x50ea90ce, 0xaa2efd9a, + 0x66ede651, 0xef7fbe3e, 0xb3700875, 0xda5cb9b6, 0x57cc400e, 0x8e8d66ba, 0x946845f9, 0x3418c31f, 0x02b9658b, + 0x6755245d, 0xb55d2f68, 0xe881cafd, 0x551d54ef, 0xdf5e4d8d, 0x40207fd5, 0x647f4d1d, 0x464f8ee6, 0x3e5b03e4, + 0xf6ed05a9, 0xc0ec88da, 0x487d4fd8, 0xedca699c, 0x9d560cff, 0x77fcc66c, 0xa2aa1162, 0x5b368588, 0x6889cc6a, + 0x6eb66da7, 0x39f557fe, 0x7eda20da, 0x2bcd93aa, 0xea83de01, 0xf408f39c, 0xba05dd59, 0x2cb37c3b, 0x2bd530b0, + 0xb5f9612d, 0x272a0a12, 0xf39d996e, 0x99b47bfe, 0xe8b94d15, 0xec0302c9, 0x165a4082, 0xea4d210b, 0xfff7072d, + 0xf2243812, 0x4ea39857, 0xb6ef4460, 0x0306f06a, 0xac99e9c0, 0x73a40abe, 0x3170822c, 0x38a909a6, 0x61468293, + 0xb39b9dab, 0x6c626879, 0x9e49c14a, 0x6f60c895, 0xfbba936f, 0x13a6df74, 0x373e1ee2, 0xe5d4f1e0, 0xe9ef923c, + 0x1bbdf01c, 0xfae6108e, 0xf944e104, 0x836e9ef9, 0xbbe943cf, 0x41617218, 0xbbacf47e, 0x94b4dd9c, 0x7a377a94, + 0xd77b54c6, 0x429c9538, 0xf4b8dd16, 0xe0e7de9b, 0xb3ec8409, 0x0c3ff7b1, 0x32dd12b9, 0xff0156c9, 0xe0b4cef3, + 0x1397cb41, 0x5564598c, 0x97e4917a, 0xb299f9bf, 0x22540c25, 0xf785c541, 0xa932a65a, 0x1e4dabad, 0x3f7e2e25, + 0x29ef687d, 0x947d4cc3, 0xb3fca5cd, 0xf8188c24, 0x8c9625b6, 0xb4138695, 0x833f42d8, 0x4cfd1e53, 0x0a06dfbf, + 0x66431cfc, 0xdc5a5852, 0x7597f654, 0x4ca3f0b6, 0x55570335, 0x64b44b0c, 0xcca77406, 0x272d7bee, 0x277972c3, + 0x268eafa9, 0x14bb37d0, 0x129af4ce, 0x55b759d4, 0x62b7e67a, 0x12d328b6, 0x7760d7f0, 0x24e75a39, 0xa39b75e2, + 0x07dc29ff, 0x1476ef90, 0xcbdbcb3b, 0xd0798bc1, 0x73a99085, 0x2f11fd0b, 0xa147bbd0, 0xe2d3c9dd, 0x1594c45a, + 0xa15cd56a, 0xbdada94c, 0x375f526a, 0xe74b7e99, 0xc0863570, 0x6dcab4d5, 0xa37309bf, 0x366a89f6, 0x186d0771, + 0x88ee902f, 0xc97d3488, 0x36618130, 0x3c3bb873, 0x4e1483b0, 0x9dcc2204, 0x05b33a63, 0xe25a45da, 0xaccbef96, + 0x3763b65f, 0xba1ee452, 0x93c89885, 0xdbe9aba0, 0x2dec3ac5, 0x6dff8668, 0x87d980cd, 0x5b36e6a6, 0xee54c411, + 0x6f312d60, 0x5b7150fd, 0x64bafd7d, 0xc8bffd07, 0x548b4273, 0x67d366fa, 0x81ff7f1e, 0xc04713c0, 0x4c8ca957, + 0x56ac012e, 0xa953e4ca, 0xb7f303dd, 0xb51cc867, 0xf7ba9d5c, 0x747344f9, 0xc8ab6c29, 0x5a0eb653, 0x6ab70208, + 0x7d5db4e6, 0x5a2e8365, 0xbb9ac34a, 0x1596681f, 0xe29d63fd, 0xfb8b2baa, 0x232ed5ca, 0x29fbae85, 0x5b2c9443, + 0xfe4468a5, 0xc98abaaf, 0x32b05aac, 0x0d36efc4, 0x82cb2580, 0x326fbcc1, 0x582ccd96, 0x47b28036, 0x7fdbd542, + 0x5b465adf, 0x8365651d, 0x3ed68a48, 0xf8ac5a63, 0x05889cbf, 0xbb887af5, 0x46223778, 0x89d66f85, 0xf7705b65, + 0x7652eaa7, 0xbf6e0bd3, 0x4568f547, 0x489d3771, 0x54f41121, 0x8db0b9d8, 0x7d73c576, 0xb5056d5e, 0xfbcd8597, + 0xd9bc76a0, 0x37def038, 0xe2b678f9, 0xf6b721ea, 0x31e165f1, 0x8a9acd79, 0x8cd4bbc5, 0x056057d4, 0x4d625d5c, + 0x1197efc9, 0x1425c440, 0x058c8f98, 0x76b93f51, 0x96690fb7, 0xae336c2e, 0x0f4d3a25, 0x47bc11aa, 0x8247a1fa, + 0xa2c9393e, 0xf9b72c3d, 0xc5c90074, 0x77531485, 0x647df9dd, 0x45eb0cd7, 0x6e054f02, 0x79c9bd3a, 0x4927ac89, + 0xd8c925d1, 0x1bfe729d, 0x91501a5c, 0x879aaea1, 0x07853925, 0x4bc26eb8, 0x9b454fdc, 0x5b1ec6b1, 0xb4000f11, + 0x9c59a715, 0xb0bafa37, 0x77eeee74, 0x6eaa65d4, 0x7e402fed, 0x4ac5fdb0, 0x5c1ad83d, 0x9fde7cd7, 0xfd66e624, + 0x2b11cf3c, 0xfd81a6de, 0x0a714f83, 0x93f54d5d, 0x84058fb3, 0xa2402330, 0x03055298, 0x8d614043, 0xb8bd75f0, + 0xb1251bae, 0x66fdbf2f, 0xc13e3b56, 0xb46f8793, 0x54be31c2, 0xfbab6647, 0x35feba89, 0x78bf4338, 0xfef0b1a5, + 0x3763056f, 0xe0a60c28, 0xa45d0fc5, 0x97e2d533, 0x8b01abdf, 0xf1e30125, 0xec329e2d, 0x7d76f10e, 0xd65080ca, + 0x2bae05f1, 0x213938b8, 0x188e1878, 0xd78e9ba2, 0x9402f881, 0x4da7755f, 0x4fada06b, 0x139bb5f5, 0x64dafc5e, + 0x31598007, 0x0f3c11ba, 0xccc599b6, 0xcbfa5c2b, 0x004c19df, 0xdc1c9e27, 0x22290807, 0xa5125802, 0xaf781821, + 0x585d9d7f, 0x2b738e49, 0xcb901f60, 0xe80f10a6, 0x27862415, 0xb1dab86e, 0xcca09c53, 0xb83cbb4b, 0x3080fff9, + 0x24c32e98, 0x656e74ff, 0x6906ee3d, 0xb9de9d48, 0xf653bd32, 0xceb97295, 0x12dc82d7, 0xfd9d1044, 0x2fd999d9, + 0x34ed4b5b, 0x9d726022, 0xa364e977, 0x97d0b512, 0x1b5307d2, 0x71b48aba, 0x7887b647, 0x497e83f9, 0x66d73b55, + 0xab0056f7, 0x36067659, 0x1f84984b, 0xca683e0b, 0x618c6886, 0x420382b8, 0x8ecf3e6b, 0x4d17a9ec, 0x18c90b3f, + 0xf5ca7049, 0x3dff4e5b, 0xb4d62d6e, 0x213ec3a7, 0x4cdeda58, 0xfd33a89f, 0xa0d58983, 0x46d74e04, 0x5d7d13c5, + 0x1f08c734, 0x9d4277a5, 0x80f12112, 0xb1f6ea73, 0xb7ab2ab9, 0x121a6dec, 0xf3b93bed, 0x68266454, 0x2b7a5cbf, + 0xa18d1e9a, 0xbf00e4d0, 0x246c3cee, 0x56e0c0ce, 0x896af41d, 0x811b0c5d, 0xccb4b4b8, 0xf3ddbc64, 0xfb988ba2, + 0x2ab40152, 0xa369c1c9, 0x3180a32e, 0xb0e6669e, 0x6a98c715, 0xbceb3e4f, 0xd7e8fd5e, 0xfa8d3ceb, 0xdc7b09b8, + 0xea72f30b, 0x66d48cc6, 0x1f4043e0, 0x6bd91bf7, 0x391c3b55, 0x8d953e54, 0xb74ddb77, 0x458e4d49, 0x4e0607d7, + 0xbf9488bd, 0xcc542246, 0xf2df7df9, 0xd0e43790, 0xbbc7c6e8, 0x124aa6a7, 0xda53336e, 0x1d05988e, 0xfae1e761, + 0x3f239566, 0x20a29105, 0xd4b9bc9b, 0xe6d7a952, 0xbaed1259, 0xc3889d61, 0x5b653f07, 0xa12eea7c, 0xbeae3e3c, + 0xe34c95ed, 0x0eba1bca, 0x6955df9f, 0xb31b031e, 0xa4fe247c, 0x82adfaa6, 0x86bda3f4, 0xc6aa47de, 0xf08b4238, + 0xbd465bae, 0x369a9d33, 0xe4e4c804, 0x502bd60f, 0xbda12fd7, 0xbb773667, 0xc0e6fdd0, 0xc654530b, 0x1f64876b, + 0x66592063, 0xca73f0c7, 0x02c037c0, 0xe8b762f5, 0x5af09614, 0x39162fcc, 0xc1c7f74c, 0x9648f81b, 0x47e68ea8, + 0x74fe6f37, 0x7f9c1fc9, 0x427b2a2e, 0x24157918, 0x76958653, 0x59bcf768, 0x76852edc, 0xd32f8ad6, 0x67cae30a, + 0xcd653a66, 0x58c9c293, 0x66affb47, 0x6bbb334a, 0x33088399, 0x77ef7c5d, 0x90fbf13c, 0xfc508006, 0x586aeaa2, + 0xbe3e440f, 0x3d585f15, 0x00c7c43c, 0x0c03bd5b, 0x667a9e4e, 0x874a7e1d, 0x6f632a7e, 0x40b89bd6, 0xab07bba6, + 0xea5a47cd, 0x02a1768d, 0xef1a91ae, 0xf45f4816, 0x0280dc13, 0x72b4bb62, 0xec5dfb4c, 0x5a77ce84, 0x4b096d8c, + 0xc2e6887a, 0xc59f613b, 0x23d3a9f4, 0x73ff5c5c, 0xa75e5d1b, 0x923a559e, 0x43dbaa8c, 0x3efe7a5c, 0x43dbec76, + 0xeb9a896d, 0xc8b153f1, 0xf06250e5, 0xcd1ece13, 0x254e82fd, 0x92b14fa0, 0x0213e163, 0x076a3b25, 0xd3901c81, + 0x8e6c20a1, 0x8b605fbb, 0x11b97cd1, 0x3da6979b, 0x8db62bc6, 0xf88576a2, 0xc99b79d6, 0xf5b58582, 0x807c8c1f, + 0xc867f85c, 0x1073b083, 0xea439906, 0x4db1dd84, 0x19ea4fa6, 0x461a1a25, 0x72a9d53f, 0x2c3f309c, 0xaea4fd86, + 0x8feb6573, 0x0c2c72a4, 0x85d38e30, 0x2df3c8e0, 0xde4ee474, 0xbd17b324, 0x3b25cc25, 0xaa60dc9a, 0x08311f34, + 0x7ac1b702, 0x5a573850, 0x61dd3f35, 0xeba07e14, 0xee49060b, 0x924d881e, 0x30a90c1e, 0xa393b44f, 0xa01402f1, + 0xc3778042, 0x2ac50583, 0x8b36fb51, 0x0c2bc42a, 0x3b36c71a, 0xd945a37e, 0xd36d099d, 0xc45a88e6, 0xbb5d4e3b, + 0x282ea471, 0xb0ac80ae, 0x43bdb3f4, 0x38c01eff, 0xe0497e9f, 0x4d52234a, 0xbe95f3f3, 0x5b9ac3ef, 0x79022b7b, + 0xf21809b2, 0x5623d71d, 0xb7799b11, 0xc0780963, 0xb03ca0a3, 0x0064e10b, 0x06b985f3, 0x8d64d35a, 0xa64c2c9e, + 0x1ffbf619, 0x67b9521b, 0x29156099, 0xbcf13393, 0x033dc64a, 0xb76cc0ca, 0x0b090083, 0x2e31b373, 0x651df551, + 0x059bdc44, 0x4a1074e6, 0x08fe81f0, 0xb880ec70, 0x5077e60b, 0x8d37768f, 0x4d674aeb, 0x38228482, 0xcbdee4b0, + 0x5e5854dc, 0x0a9ec1ad, 0x7515bb5f, 0xefbc8d5d, 0xdaf87bcc, 0x9427b03b, 0x8d7f99b6, 0x00fd50b1, 0xb80b0612, + 0x6a62835f, 0x0a10e1af, 0x1bc80796, 0xf9e08292, 0xa75c08bf, 0x4b23b8e4, 0xb9032a6f, 0x2c913401, 0xed8de6a1, + 0x4d32a0f0, 0x96303359, 0x7ceb132b, 0x83988667, 0x96158834, 0x761bcea9, 0xe802fc48, 0x559ea8d9, 0xac6896d8, + 0x43bb172f, 0x6bb8a6bb, 0x53635285, 0x4f8f3bb0, 0x431756cb, 0x8e86e32e, 0xda648632, 0x9e2c3c67, 0x1915b312, + 0xf4acc85a, 0x475cac1a, 0x42f18b74, 0x4a8a80c5, 0x181e4d2e, 0xadffa1df, 0xabbc51b3, 0x5f541029, 0xd99d7e83, + 0x73620531, 0xc42eb9a5, 0x29c833de, 0x5d0d425e, 0xbd658e49, 0x2fd6d9c2, 0x43d1c60a, 0x787e3a83, 0x8099f1ab, + 0x86386648, 0xf9171e8c, 0x0cc2f0fa, 0xde90841f, 0x166ce88a, 0xaa4746df, 0xa1cc014d, 0xd47fbbef, 0xefe416e3, + 0xa0a160d3, 0xb3de46a9, 0xff6ef14f, 0x5bc21d23, 0x45a38297, 0x4d2f3fca, 0x36c9f129, 0x572dfb95, 0x8331b03b, + 0xb91369b5, 0x13a5cc45, 0x7b43515b, 0x3f52b609, 0x15e9d9e1, 0x63d86705, 0xb1928959, 0x2e40f4be, 0xac62c7a9, + 0x0c421a12, 0x83ab94d3, 0x48301cf5, 0x49fd1c6f, 0xf1d14a11, 0x5ee7d7ad, 0xd1e6e2da, 0x88d36893, 0xad69a4c9, + 0xad5cc29a, 0x901073d5, 0x085c076e, 0x2b6a64d8, 0x705fd3e3, 0xeab0d425, 0x2ca2863e, 0xc966a981, 0x873ed8bf, + 0x286044e1, 0xfa6b95e6, 0xc3be0bc4, 0x2bc0810a, 0xc65247eb, 0x0152b7df, 0x3ab3cc2c, 0x9bf17bc6, 0x745b91a7, + 0x62e9c21a, 0xeb2e9110, 0x35966b59, 0xb0665cc7, 0xb7f6c924, 0x6c158953, 0x965475f3, 0x31ef9299, 0x4432f150, + 0xb96935de, 0x4ea723dd, 0x37ed88ab, 0x74390190, 0x15add442, 0xd4ddc76b, 0x01ecefe3, 0x1cee5c8d, 0x6cd93d7d, + 0x6b102bc4, 0x1b0019c7, 0x0d48c099, 0xfce225c5, 0x7c835901, 0x989ef730, 0xb9a16e06, 0x3914c407, 0x9254b527, + 0x24d1ea93, 0xe5f2efed, 0x7d98a865, 0xefa64cf0, 0x25b661d8, 0x8c05783e, 0xbd2c9dac, 0x9c7f29f3, 0xe9f61b1b, + 0xb92e3af2, 0x04a51fb7, 0x0c8c0597, 0x675ff181, 0xecc64f2f, 0x726f7cd7, 0xad637e1c, 0x62aa2f2d, 0x9a397abf, + 0x437922b7, 0x294f2fbe, 0xd16b616c, 0xf2a9059f, 0x79fea098, 0x58c4b21b, 0x6271925f, 0xde66084f, 0x7b619c1e, + 0x039b6345, 0x479211b4, 0xaca06842, 0xcd1c00dc, 0xf7181d85, 0x19231b26, 0x5fdf9b0d, 0x231e4283, 0x92b503df, + 0x71937f27, 0xb013af95, 0xe3734a1c, 0x05cf4a4a, 0xbadc8781, 0x4fca5f43, 0x270aaa3d, 0x9bd14170, 0x6aea498c, + 0xca0bd2cf, 0x91fcbfd1, 0x25b23add, 0xf7f5b9ba, 0xd4d69f6a, 0xbca99915, 0x8a2e3f80, 0xe5363997, 0xc415e17b, + 0x571d7516, 0x924752fa, 0xed04aead, 0xd0cf7147, 0x255fb33d, 0x10ebcb0a, 0xce99d013, 0xb843df8d, 0x5e4fcaa7, + 0x9ee4f327, 0xe5a026dd, 0xf83ea004, 0xd4a52b04, 0xe6821cb8, 0x2599908e, 0xe0b551a3, 0xb84c9978, 0xe9e9aaea, + 0x56a786d7, 0x4f7e75ac, 0x5ca4893e, 0x0b0b0732, 0x28445366, 0x5f5c8b9e, 0x840964cd, 0x45ab1362, 0x9e641dcd, + 0xdeca39f9, 0xe370b37d, 0x6237e3cc, 0x5b201b53, 0xe3bcc785, 0x4b4ac3bd, 0x80510a41, 0x20bf9c4d, 0x362cd26f, + 0xe31214ed, 0x3bfe5dd3, 0xcaa4d6f8, 0xb18ec976, 0x1e15fd6f, 0x34bec5f4, 0x25e1dd8a, 0xf15a7d4c, 0x6f3e1a05, + 0x8d16de59, 0x94c86927, 0x992b9858, 0xe3b812fd, 0xafaa7901, 0xf9838e8e, 0xf5f28feb, 0x351e251a, 0x470725af, + 0xb40fe8a9, 0xe60ef999, 0x21a5062a, 0xd38d955d, 0xf254949d, 0xf50e13a6, 0x9197fc73, 0x7d522dff, 0xec6c6550, + 0xbf13f664, 0x6c311754, 0xea6db5e0, 0x5f14bb58, 0xee0a1606, 0xc49bf786, 0x471e3d73, 0x3f597008, 0x957c7f1c, + 0x832d49e5, 0xf5f1cd26, 0x24299227, 0xf42771b8, 0xef7e9f63, 0x7c9663f1, 0xad683c98, 0x103ab97e, 0xdef593c4, + 0xb6097345, 0xc1c99090, 0x53da6e5a, 0x1496e0e3, 0x7dfe5eb2, 0xc2758f5f, 0xf1748b3b, 0x9bec495a, 0x9174019a, + 0x9c4414e9, 0x8060f87b, 0x95a22b5a, 0x684057e4, 0xd2aab3db, 0xbdfab053, 0xc96b1318, 0x8ef03df2, 0x9b6f590e, + 0xa9221dc9, 0x2e3469d5, 0x0378727f, 0x19a4fddc, 0xf374e3bc, 0xf40f248a, 0x9eeb9e23, 0xd471dc48, 0xa9550e2e, + 0x6976ef72, 0x9029c87f, 0x90321a36, 0xd129d5df, 0xb8c9d5f6, 0x8e973107, 0x3d94fdd6, 0x9651047e, 0x5d79f8ff, + 0x7e4ed501, 0x9a12a925, 0x5868f1b7, 0x4534c0f8, 0x890143e0, 0xb3f1db6d, 0x565af654, 0x30edb6df, 0x0232cea3, + 0x0e2c8615, 0x43d082ed, 0x8dc9255b, 0x2443b56e, 0xa3b74eca, 0xd9f7815f, 0xd6bbb402, 0x8e8324ee, 0xcec6915a, + 0xf76a4b46, 0x509b8987, 0x53f6c118, 0x4b5c4419, 0xb55a0357, 0x7a81a00f, 0x289fa253, 0x52e90923, 0x3f0b710a, + 0x7904d405, 0x94cb7e6d, 0x7e596496, 0x23010a35, 0xee67a517, 0x02536d97, 0xd4218c99, 0x208c436b, 0xeee83d3f, + 0xef5cb8b6, 0x251f7293, 0x2334db73, 0x920af68c, 0xda70b062, 0xf9517366, 0xd65be03f, 0xbfd5034a, 0x35b6d1b1, + 0x81bb0d6c, 0x96241e84, 0x4995c780, 0xe6f7ce96, 0xfcf62f45, 0x0c9e567e, 0x9d311c4d, 0x4d780514, 0xfe436baf, + 0x2a692c38, 0x977d292d, 0x97b560a3, 0xabaf9aef, 0x076a9c86, 0xd28c4634, 0x9d86d4c9, 0x55889304, 0x61f8cc2f, + 0x552d2989, 0x2884c057, 0x4832f540, 0x50368962, 0x01c781f6, 0xf382583a, 0x1ade204f, 0x71d15768, 0xaf8d41eb, + 0x4437f927, 0xf032ae3f, 0x8605b837, 0xa466caea, 0x80222890, 0x48eb2a98, 0xc698bbcc, 0x34fc88ff, 0x50cbc873, + 0x841dc3d2, 0xeaa989a0, 0x5c95da0a, 0x64d296cc, 0x44d81b99, 0x451d3ca7, 0x5d2c0c53, 0x69aac89e, 0x79041094, + 0x6110c0cc, 0xe592e73f, 0xa0173d16, 0x007dfdb5, 0x6ee28145, 0xec40d3be, 0x5ec9152c, 0x3389da44, 0x8852cc30, + 0xc50ff8ab, 0x346e6ec6, 0x86cf91c6, 0x6fba2793, 0xc907c8a0, 0xbef1529e, 0x0ae1c2d6, 0x8eaac3fa, 0x14a814b9, + 0xcc621fbd, 0x28116e68, 0x4518ec49, 0xdb7672c2, 0x40fcf49f, 0x159bee1d, 0x5012684d, 0x40d389c5, 0x1d10154d, + 0x2f5bdf66, 0xd5d9b067, 0xb07c91f7, 0xf8186f1f, 0x2f16926a, 0xe761b754, 0x3eef1abd, 0xcddc19c0, 0xede05e32, + 0xc59ce0b6, 0x159a56b9, 0x27307fb3, 0x9c9a33df, 0x906fcef7, 0x3fb1180e, 0x7aa2f268, 0xec8dc690, 0xeaf9c336, + 0x049b1b60, 0xcc7b14c9, 0x5c2727f9, 0x0da3afab, 0xed9480e4, 0x5191943a, 0xdab70d60, 0x379ff8f5, 0xf9690eab, + 0x471b6013, 0x9bf6550b, 0x5db729e6, 0x979cde07, 0x9adf1a6d, 0xe77e20e0, 0x132bb688, 0x9702071b, 0xe6c4264a, + 0x765dc790, 0x9ab39e80, 0x099c09a1, 0x0fce52ae, 0xd27a4868, 0xd8544941, 0xa7021557, 0x19568bcd, 0xa7fb0f43, + 0xf23eee02, 0xbfd788a3, 0xdca66641, 0x2001e7c7, 0x659e7eab, 0xed284340, 0x4dedef9b, 0x24517e20, 0xaf9f7e08, + 0xeb3c20a7, 0x4d128e82, 0x55eaad6f, 0x99d74ac2, 0x9c315be5, 0x39427366, 0xe899f220, 0xecfb070c, 0x9a4fa1d7, + 0x1a9471e6, 0x8d7e5a32, 0x2b2b33ac, 0x9e97ce6f, 0xe0cba1f5, 0x9f51e178, 0xaa6d387e, 0xeeebfc93, 0x4a78c46f, + 0x8b348635, 0xae5eb6e5, 0x357894a8, 0x641a54e2, 0xaff6492c, 0xb40595bf, 0x291ff896, 0x09e35e8b, 0x30975a2c, + 0xe8f5b377, 0x1f8902cf, 0x502c56bf, 0x613fccb9, 0x3d01dad4, 0x88ceff0a, 0x0c1dc444, 0xd79b0fdf, 0x5324fe84, + 0x8c155ac5, 0x1539895e, 0x30102f9b, 0x205cd4a2, 0xecd7df37, 0x256c8793, 0xb46fbe58, 0xa8f650cd, 0x56cb66b2, + 0xbfc35b60, 0x671535ad, 0x87010aa6, 0xc266356d, 0xc985cdef, 0xd1a44762, 0x8f275973, 0xfbc9f8c1, 0xca7c196c, + 0xdc06a32a, 0xd2c8fc26, 0xb8700f0d, 0x7801e851, 0x53728985, 0xf3c2066a, 0xe34f81e9, 0xbe14e5bd, 0xcd818409, + 0xefed85a8, 0x6b376a00, 0x092382d8, 0x45fc0bb1, 0xfc025261, 0x59d93062, 0x4eb22727, 0x3ea1dfa6, 0x209021b8, + 0x2332aefb, 0x0f10e200, 0x435a1e67, 0x83b005cb, 0xab4e2453, 0x3ccebaf6, 0xf5b6c9b9, 0xe191c92f, 0x0586b0fc, + 0xddafd24c, 0xd7c9f392, 0x7be3c4aa, 0x5ab0c3d8, 0x7f3e5d93, 0xad7ed3b0, 0x80451fb6, 0x99ff5250, 0x42bdebac, + 0xfe5ef0f0, 0x534bf031, 0xc3ac1b8f, 0x4461e150, 0xc0bd33ad, 0xf71c087f, 0x16e6a561, 0x64320f8a, 0xd2e4fbf2, + 0xac1f4bc6, 0x176446a1, 0x68a6d1a8, 0x2ace1fba, 0x9106fc9c, 0xcc6ba70b, 0xeb422824, 0xffe18616, 0xeef63834, + 0x90a0a603, 0x51a523f3, 0x1b6a9dee, 0x43e0384a, 0x8dd4f2f4, 0x8f53847f, 0xdec8d230, 0xb0ebbec0, 0xd24c639d, + 0x4231c8db, 0x47d85575, 0xc8885c2f, 0x57f23ef4, 0x0cf9dbcb, 0x346d22e7, 0x3bf70b05, 0x99cfdcef, 0xae6bb05a, + 0xb9610472, 0x9e3cc6ee, 0xe68ed4a5, 0xa1de3a76, 0x97abe0a2, 0x63fe5d91, 0x8f8610d5, 0x71996255, 0x35dc69a8, + 0xd68d269a, 0x5743044c, 0x6a84444d, 0x812b694c, 0x87d7597b, 0x7d4f70b4, 0x9e0d7b78, 0x86a8aed9, 0x21d71a23, + 0x1e6c40e4, 0xe9adcc13, 0xc8045caf, 0x48a2b187, 0x19ee566b, 0xa5dcc485, 0x363fd6fe, 0x5ca0f130, 0x7786431c, + 0x5f5d0c9f, 0x1c9df4cd, 0x1f362adb, 0xa89c46b5, 0xb2659ea8, 0x99cf6786, 0xa5c30462, 0x856e724a, 0xa3fda3d5, + 0x7bdadd49, 0x0581eb6a, 0x66bdc977, 0xff89c1e1, 0x8fa7cd64, 0x199ba6db, 0x5e07d8be, 0x240adcb0, 0x921271e1, + 0x867c7d6b, 0xb58c3b16, 0x35e69533, 0xfc3b503d, 0x1b0de4c2, 0xdbf7ef59, 0x97caddee, 0xcdf61552, 0xedf4939a, + 0xa76631a2, 0x8f20c419, 0x687a7948, 0x47bc8e97, 0x5967c20c, 0xe09382eb, 0x92cefa6b, 0xc3b01928, 0x10658522, + 0xc599d3e3, 0x701b0e84, 0x761350d6, 0x215ee7ef, 0x5b182eb2, 0x9beb21c7, 0x47019a38, 0xdc3f66b9, 0x08efb4de, + 0x9db09bae, 0x298c88db, 0xa54de879, 0x12bda7a6, 0xbfb93246, 0xfccdf46b, 0x74ebde31, 0x1ad61ff4, 0x294dfddf, + 0xc7ab85c8, 0xb606353e, 0x37e092db, 0x254e29d8, 0x678c9116, 0x6c463aaa, 0xd3f41986, 0x3da9dad7, 0x7f35d0a2, + 0x2a8b6910, 0xf9b4e083, 0xa0a92bc6, 0x3b5874cd, 0x79df7be5, 0x168b5f4b, 0x5239e2e7, 0xcc1a527a, 0x5666fcb4, + 0x3019a048, 0x03734042, 0x51c8542b, 0xeba5a87d, 0x6d05838f, 0x43020e68, 0xbe9b9587, 0x3d0d5780, 0xfdd0bd89, + 0x95adcbc8, 0xcf62669e, 0x132a1263, 0xf1207b5a, 0xa5592b0a, 0xacd25821, 0x96df7416, 0x50e97a0c, 0x4bc41632, + 0x05283b11, 0xc8dcc737, 0x964d97bb, 0x6fa5ddc0, 0x160b73bf, 0xc6f84599, 0x1692f3b5, 0x90c930b0, 0xe0401ecc, + 0xc6779adf, 0x2343396f, 0x1ae2a7ee, 0xaf01464f, 0x58ecdc39, 0xc96d8b43, 0x66cfffd1, 0x51eaf65b, 0x838b69c2, + 0x90283987, 0xde18d1c7, 0xe52d593a, 0xebf6a616, 0x853d5e4e, 0xcf2fe80c, 0xd42cb686, 0x08d03844, 0x4aed4c93, + 0x89b272f9, 0xd5582812, 0x64a7f6ce, 0x738e3b42, 0xebebb210, 0x8e822b75, 0xa8aef322, 0xadb53532, 0x77189e09, + 0x4bb66711, 0x16b6315d, 0x362a367f, 0xa9605d03, 0x70b64c1c, 0x391c5697, 0xa837ff29, 0x8e29e9bf, 0x1cb6bc19, + 0x2b564412, 0xc8605942, 0x59ed24c7, 0x1ae582b3, 0x51cd198d, 0xac6abb7c, 0xf1ab6fba, 0xf04639d0, 0x717ad2d0, + 0x74b8240d, 0xdd90b3ac, 0x9b5ad44a, 0xc0fa75d1, 0xfd62183f, 0xeb953c94, 0xe1c70aa1, 0x317a0fd4, 0xcf794949, + 0x11463dc5, 0xbc50d8a9, 0x1f1ec284, 0xb433c36b, 0xb58d1770, 0xe29788bd, 0x7e952d58, 0x8cdc4fb4, 0xcc1d2be8, + 0xda3bef75, 0xeaa250e9, 0x0c9cddda, 0x3610d77e, 0xdcf3f2e9, 0xe0dfdeb8, 0xd67f2db6, 0x58942148, 0x7f16b449, + 0xf4054595, 0x4494395e, 0x7140c9f5, 0x80b31343, 0xa2a0d7d6, 0xf6c7fa1b, 0x4d5c317c, 0x9d313f73, 0x247b50e9, + 0x68a8ee0b, 0x89e04c64, 0x291ac216, 0x79b4990d, 0xfaa8c3c2, 0x6f7e77dc, 0x0e0258aa, 0xa9c3bfd2, 0x8d42c38a, + 0xb8497182, 0xd4bd4700, 0x06a22532, 0xf4dfd05f, 0x78443a41, 0x6fc73462, 0xf9e4127e, 0xb83dd3eb, 0x00729645, + 0xf155443d, 0x2bd32199, 0x6c81b1db, 0xa33f6b02, 0x2d9a9d72, 0xeb3c7cef, 0x327436a5, 0xcec43362, 0x51e8cbad, + 0x430bdb56, 0x766b63c4, 0x8f2d7c5c, 0x0232c489, 0x570c1da0, 0x67d26358, 0x3306681e, 0x6e080c17, 0x9fbf287e, + 0x5ce943d1, 0x2f41217a, 0x267d2092, 0x96659fa4, 0xd2e2a062, 0x0e56f779, 0x1d083534, 0x56383b50, 0xd5e99c0b, + 0xe7b7cd36, 0x434c6d25, 0xc3ef1ff3, 0x9059e5cb, 0xe08aacbd, 0xd45d60d6, 0xee67561c, 0x208c85c0, 0x65bc78be, + 0xbcfc07c2, 0x68fc5b5b, 0xf9c4ff51, 0xb258ac1c, 0x42a352e4, 0x611e6288, 0x958abc76, 0x859cb979, 0x70104c74, + 0x32eb551a, 0x3adb1843, 0x71b87133, 0xed4e3d5d, 0x37f3177c, 0xaf5bee24, 0x6457c666, 0x00b56dc0, 0x19fefedb, + 0xb2d8bdda, 0x35a064d9, 0xc7fb71a5, 0x284681c1, 0x14a7c1ca, 0x7b9f8eeb, 0xb6bd4cc9, 0x291bd50a, 0x1c967207, + 0x8405a708, 0xe75377f2, 0xfd1e4b59, 0xd321cae8, 0xfcd93eb9, 0x7e9e4ef3, 0xa76d5cb9, 0x61135cf9, 0x75fcc151, + 0x4324bef3, 0x860499a3, 0x8bc2352d, 0xa7d4283f, 0x1f1c9df4, 0xa4c8158e, 0x195cb459, 0xfa4d7c77, 0x5aeb031b, + 0xc389829d, 0x57e3a22f, 0x2373cdd9, 0x38903d4b, 0x734e55bb, 0x7a2f9052, 0xefa48aa0, 0xf1f39f53, 0x123d0e8c, + 0x3b7644b9, 0x43bf75e1, 0x8b5039bf, 0x8e29ffdb, 0xaf09317e, 0x818b58bc, 0xc5019729, 0x1d29e9c4, 0x7c122255, + 0xe2a97b53, 0x86653b1e, 0x8e213a3d, 0xeaa05e51, 0x3f13fd41, 0x9d4cb804, 0x9d917f43, 0x4b0d2e89, 0x41c519a5, + 0x7aed98df, 0x73915e72, 0x49fe1c83, 0x125e97cd, 0x5709c26c, 0xcf0fa09e, 0x64fd13f4, 0xfa8de820, 0x6522255d, + 0x16f93475, 0xb3465468, 0x84d61932, 0x6bff08bc, 0xf43c11ab, 0x6f6e0c8b, 0x2cb7eb76, 0x763b38c7, 0x10460e1c, + 0xb2d754e6, 0xaa71fd21, 0xc7628bf1, 0xfaa58a2f, 0xe42ceab7, 0xa98d6daa, 0xeca96f03, 0x7e14e74e, 0x7e05ce49, + 0x339a6d04, 0x77f5e9e9, 0x08b0d73b, 0x8fb515c9, 0x23f19731, 0xcadc6870, 0x0536c562, 0xa9dbc1d6, 0xb92de2eb, + 0x32d25ba2, 0x8f2ee4e6, 0x8bd96e39, 0xa2157faa, 0x7885415d, 0x7bec353f, 0xf9413d2a, 0x37041928, 0x65c13a8c, + 0x01ffe293, 0x9bd781b3, 0xf2e58b7e, 0xb0731956, 0x67dc3485, 0x2090f4ff, 0x08253be9, 0xbb3645a3, 0x4f34a692, + 0xdd4c70b2, 0x8b8229a7, 0xba060859, 0xc31814a9, 0xedc6a203, 0xe3753ac4, 0xb1a9eefa, 0xd7e0ac4d, 0xe7c5c40b, + 0x160dffe1, 0x9307a9a3, 0xbc03e2e9, 0x7d7906be, 0xeb64053b, 0x8c446c0c, 0x7afdd4c2, 0x9f28cc66, 0x912f94a4, + 0x4d66cc41, 0x334ef449, 0x21476662, 0xa4944045, 0x4ded9f19, 0x44b3927b, 0xd4bd5b03, 0xe078876f, 0xd6ccdce0, + 0x50cd6f6a, 0xf712bbf7, 0xe710d996, 0x9d7a03e1, 0xab5d438d, 0x11a092da, 0x6786c73a, 0xdc0ec9c5, 0x2448a3b6, + 0x30e02eb5, 0x85ffd54a, 0xf3806b4f, 0xbd6bf46b, 0x8a60795b, 0xcdb8f5d0, 0x8d3bb335, 0x6dabe011, 0x5ce60148, + 0x9401422d, 0xc39d9897, 0x62ace911, 0xa7084ed1, 0x3cf7d33e, 0x8d580d56, 0x11ce99e3, 0x80f4913f, 0x57df4fec, + 0x1454367d, 0x5509d22e, 0xe6eda959, 0x4dec242f, 0x010254bf, 0xa461e902, 0xc438e225, 0xbd27d422, 0x420b52b0, + 0x5ce8c5a7, 0x088a4b14, 0xd982cab9, 0xe32dee30, 0xaed73855, 0x3f829447, 0xeceedf59, 0x9997965d, 0x5127af07, + 0xf596b0d6, 0x3ed378c2, 0xfebaa86b, 0xced90716, 0x6c0960b3, 0x836fe22e, 0xd2e53b97, 0x2e5b2ce6, 0xa5f39445, + 0x4fc9a4b4, 0xce0afd15, 0x9d5f84e1, 0xc46a4cf3, 0x8fe337bc, 0xe5e40825, 0xeee6a52e, 0x5f635fdc, 0x4f1820a5, + 0xf1730a0c, 0xb3ce0863, 0x02f85b34, 0xf014d6b0, 0x395e31fa, 0x90fb0713, 0x2d241c84, 0x8c350698, 0x47978693, + 0xa8c41422, 0x21503eb6, 0xaf956cbf, 0x7190ffe8, 0x2ae337b8, 0x205697c0, 0x98984b73, 0x5f3ae6be, 0x28740eed, + 0x6a83c758, 0x944df9ce, 0x6b116b4a, 0x4d66cd26, 0x487e5288, 0xebe3caa6, 0x530b79a6, 0xe057590e, 0x1f16e9d1, + 0xf6827b79, 0xfef12b88, 0x438353d3, 0xad3a8051, 0x345f9221, 0xa66ec439, 0x351a9108, 0xf05c41d8, 0x1376c416, + 0x23b418ce, 0x22c8ca68, 0xcc3d84e3, 0x10768097, 0x868ef7a4, 0xb3b38806, 0x8271bcdd, 0xef25550e, 0xdc697c5a, + 0x43cec833, 0x86c2e9da, 0x2b131ce3, 0x178f672c, 0x077a809b, 0xcb3cb6c9, 0xa4a1e965, 0x9a29fe6f, 0x96df5908, + 0xcc2b4ed1, 0x391d1091, 0x5f2ba38c, 0x2f9f2a95, 0x7294daa4, 0xf6b8bf75, 0x09d6d18e, 0x19bd3c5c, 0x15cd7928, + 0x1d935487, 0x7c25e92f, 0xfc4f9877, 0x850dd6ce, 0x4c21ac0a, 0x54a55e80, 0x1fe25e10, 0x673cd3ba, 0x26edc52c, + 0x0732e547, 0x52e32af3, 0x12991692, 0x06b39f41, 0xd0467de2, 0x262a7db6, 0x2a664768, 0x76a58c29, 0x4948eb16, + 0x514ccea1, 0x961b7bfb, 0xee7612ad, 0x071e6a73, 0xfb6e8c89, 0xa63096f7, 0x1d4b1f54, 0xf2c1211a, 0xd9631878, + 0x762ee93b, 0x0c40fd00, 0xf6de1776, 0x10f06ae8, 0x05071d87, 0x9899e795, 0x33fd4a32, 0x872f1d83, 0xde5223a8, + 0xf899d72f, 0x5b09d10d, 0xac4ff28b, 0xea057984, 0x41ae024c, 0x44e4eafe, 0xbf154496, 0xdcf2a9b2, 0xb190b693, + 0xf5c6d46e, 0xa027d207, 0xdddcf970, 0xf084ba71, 0xac596639, 0x87843356, 0x130234b6, 0x26767e67, 0x64eb95c1, + 0x40a3e98c, 0x9724e2f9, 0x06882f90, 0x4b07b1df, 0xb1d2ca98, 0x9bdfeebd, 0x3e8a82ff, 0x14f33040, 0xbe4258a8, + 0x06dedd0f, 0xec037703, 0xcfe68e1d, 0xddb86e55, 0x42313ba9, 0xc9fcbc04, 0xd47d65b2, 0x3920cdf1, 0xeee8e1d5, + 0xd034fb2e, 0xf57ad404, 0x70f76780, 0x462c0e34, 0x8c0ab610, 0xd65436ba, 0x90a54f2e, 0x16b8d4a7, 0xdfa02974, + 0xc4f47b18, 0x9276ab10, 0x2a0fea69, 0x2c68dc62, 0xb965bfaf, 0x3288cace, 0x3c86c5d8, 0x3a0f8223, 0xe54869a8, + 0x3b0910d0, 0x821064e9, 0xfbe21225, 0xded7a99f, 0x7db48631, 0xd9c7d464, 0x81340c3e, 0x6c1570c2, 0x0e1f1838, + 0x03b41768, 0xd1e4c4b2, 0xf3013902, 0xfaa9b8f8, 0x893442a2, 0x18002db2, 0x676039d5, 0x639bf5de, 0x22cc27d3, + 0xba931adb, 0x2c73cd05, 0xe938b1d6, 0x90f52d95, 0x94d278e6, 0x407a6bb8, 0x4445bcf8, 0xcd1aa342, 0x7b338263, + 0x2f4f27ca, 0x16d85b4c, 0x3b19cbb6, 0xb9933bf5, 0xb9ecc0ff, 0x5c04ff58, 0x65e76f35, 0x7264c4ab, 0x3c712efc, + 0x01fa5a96, 0x57669de3, 0x309f85fc, 0x6ddc0ace, 0xff37de52, 0x7f465567, 0x01bf92a5, 0xcb0626ab, 0x11c92c06, + 0x1a38fdc2, 0x2c846552, 0x97cd5b37, 0x44f0c7d5, 0xb60924a2, 0x7c479dda, 0x6d437434, 0x882df45c, 0xd6282faf, + 0xca759bc8, 0x6a58b347, 0x1caebf40, 0x6cee6f43, 0x6f296edb, 0x13363cf9, 0x9431d3ca, 0xffd229dc, 0xdf45741a, + 0x335c164d, 0x870e05d5, 0x27052819, 0x2f00a09b, 0x13a1805a, 0xa751a8f9, 0xf3752255, 0x8b6dffee, 0x0f591ecd, + 0x34e9fb76, 0xa6d62129, 0xb2b42885, 0xdbce8794, 0xc110f0f4, 0x5d0c3a24, 0x74c459ef, 0xe9078eef, 0x385ca414, + 0xa085056a, 0x4ceae99c, 0x4c1f9568, 0xae956f3b, 0x88b95414, 0x4c9fb120, 0xf2e7a8e3, 0xce1c9d95, 0x904eb887, + 0x23ba9ec3, 0x72d3b114, 0xefec8481, 0xe653dfd9, 0xac10cb76, 0x32ffc8e7, 0x0f19f567, 0x526b749b, 0x097ee37e, + 0x1937fcaa, 0x3673cdfe, 0x25ad495e, 0xacad0a09, 0xc4c6b6f2, 0x53e0c6f1, 0xd0f47a42, 0x3fa3f83a, 0x00d8f8b5, + 0xfc61de53, 0xe8ec63bc, 0x2447682f, 0x84bde707, 0xb5bc25d4, 0x7cad53c8, 0xdd662ebe, 0x7d285166, 0xd320fbbd, + 0x18f40a06, 0xedece012, 0x7f77d58d, 0x415a2689, 0xba4fe6ae, 0xda0faf7c, 0x7d6baf73, 0x324c4a3d, 0xdef979f6, + 0xbc3c8c10, 0x8e9a073e, 0x85478f9f, 0xe0b1fbfb, 0x57e8ad0a, 0xd7888fc6, 0x9131ba2b, 0xa7e5ee2f, 0x14e54325, + 0xab684c95, 0x795fb795, 0x1518e1d5, 0xffcab9cc, 0x995be295, 0x01d26d36, 0x967a171b, 0x99972c89, 0x9b9aff93, + 0x97b09e64, 0x76fa1014, 0x8afae605, 0xc24e427a, 0xb9beab41, 0x7020425f, 0xed9053ca, 0x6b864b52, 0x9a9dbf38, + 0xb57fffdd, 0x43395a6b, 0x32ac8edd, 0xde3e7c3f, 0x4faa6b9c, 0x9c3bca4e, 0x12a81853, 0x2aa8ff38, 0xcd2d7e9c, + 0x4adb7366, 0x68ab98c4, 0xe080e416, 0xef8a599d, 0x1c551ef6, 0x632cf521, 0x0eca1983, 0x306e0866, 0x09f03167, + 0xe83297d7, 0xe98e49b5, 0xae046fb0, 0x91212ccc, 0xf2feb15f, 0xd0ed4448, 0xb82ae3f9, 0x5eaeb939, 0x83a7b98e, + 0xc89d280d, 0x2332b6ed, 0xe9d30d66, 0xe41ceb73, 0x5c277024, 0x95498d0c, 0x0c0ec15c, 0x5c559c7a, 0xdea9b5ed, + 0x453f6f45, 0xececc4fc, 0x8cd57082, 0x431f3949, 0x0f1c3c13, 0x695cad80, 0x3a74bddd, 0xe9d196a0, 0xd40ec7a7, + 0x36345778, 0x2a569cf1, 0xede3c9a4, 0xf97dfbe2, 0x2e613055, 0x23555281, 0xeb754cee, 0xa0588c82, 0xb6883ab3, + 0x59af52ff, 0x6b42ae18, 0xf7c8b10c, 0xbac1e248, 0xdbb59536, 0xf0c4ed13, 0x86c739ac, 0x41fe6d6a, 0x64f795e8, + 0xb9d90210, 0x6ed75edd, 0x9d6795c8, 0xf503e107, 0x5c1043fd, 0xd7adf6d6, 0x90f7f405, 0x88488be8, 0xc8f953ed, + 0x85629463, 0x38caa062, 0x3a72d63b, 0x26f6c623, 0xffc4e88f, 0x6e9cb9a5, 0xe05739a1, 0x80f58c79, 0x2891d36e, + 0x1ea51437, 0xdfa63ec1, 0x2bd66d41, 0x239eeb8d, 0x1b6e83b2, 0xe31e345b, 0xe23b6ce2, 0x7a673d7d, 0xeb644efc, + 0xa0449cca, 0x543d0838, 0xd5adcb3c, 0xbeb730de, 0xd38277ff, 0x152e01d8, 0x3f901e22, 0x547eb346, 0x4e26d03e, + 0x1ca94c9c, 0xecd739a0, 0xf44b34b2, 0xca866268, 0xe1edc1cf, 0x015e304b, 0x1cad8d7a, 0x48e0cf41, 0x1385606f, + 0xeabe0211, 0x29367f63, 0xb4cc357d, 0xcbc0ab59, 0x4f8ebef7, 0xdc0fa976, 0x75265600, 0x55e73f31, 0x9bfcb6a6, + 0x67d3c56c, 0x7e65ffc5, 0xf538e0bd, 0x83091d33, 0x44de73de, 0x04eb3b5b, 0xb4f23785, 0xa3a443e7, 0x87a99fe0, + 0xd7968dd2, 0xfd91048d, 0x7d01ceb0, 0xf2787cc9, 0x685baaaa, 0xf833d9ae, 0xa7fb7625, 0x3b498e15, 0xea320a02, + 0x5966db78, 0xfd373852, 0x81a43774, 0xe5f64d61, 0x7cd157cf, 0xd8ae4c1e, 0xa9b35bf0, 0x1c515c16, 0xee0ea399, + 0xeba20036, 0x57d37ce4, 0x2e2cfdc6, 0x5d87ed23, 0x9cd5908a, 0xa1354d25, 0x6d3672ba, 0xdd4e8f0f, 0xbc44ba3e, + 0x2e27d865, 0xa4fd386d, 0x6fbfb83b, 0x05371809, 0x46eb7893, 0x374fe937, 0xbb3d8266, 0xa1b9bcdb, 0xa4357c8b, + 0xe0805595, 0x5baf4354, 0x899af545, 0x9b683fbc, 0xfe34d901, 0xa56b8abc, 0xda4a7899, 0x75402eab, 0x5d6d42fa, + 0xad96e5f2, 0x5e147875, 0x3bc0f9df, 0x1d22a7e4, 0x237cd5e9, 0x3aab5eac, 0x90f05361, 0x2cd3fe64, 0xfe75a3e4, + 0xa3cd55e1, 0x71163837, 0x68f75268, 0xb12d1b04, 0x29817a17, 0x27368bf8, 0xed47c20b, 0x076cc178, 0x8848512f, + 0x83ae9c8a, 0xb28d41cf, 0x466406cc, 0x734a095c, 0x3e23ff2b, 0x0d621ab6, 0xc9a622bc, 0x9b32a8a4, 0xff8260ae, + 0x33d2c3d9, 0xa3c2bbda, 0x326fff5e, 0x5362c06b, 0xabb947ed, 0x0d8fae11, 0x9d139837, 0x9e0ed850, 0xcf13e38c, + 0x7f2b21b2, 0x3e3a16b6, 0xbc90c1dd, 0x96232eda, 0xa5700071, 0xa28bc3b6, 0x46571761, 0x3fc68764, 0xfeb708e9, + 0x299b9eba, 0xf81b2885, 0x3fb7c56b, 0x3072cdd6, 0x7d21300e, 0xf97f6967, 0xdc148f88, 0x17a72733, 0x32a47c65, + 0x5694cc80, 0xa7b50924, 0x2a2ff3af, 0x2b1a5de1, 0x2c7882b3, 0x26191549, 0x34a8a8ce, 0x6d7058da, 0x8beac687, + 0x5529a8d6, 0x32f6cbba, 0x00aa734a, 0x867dbb6f, 0x882dcc3e, 0x85398621, 0x1af25b1c, 0x6d939f9e, 0x552290d1, + 0x067e89ff, 0xca97b89f, 0xe28f3576, 0xc957bad0, 0x92a7189d, 0x84add7ed, 0x012a27d9, 0x29d751f1, 0xc3c90f91, + 0xa91aa7d5, 0x64cb29b6, 0xd95c3a6a, 0x70bdbd37, 0x58521ebf, 0x628fa812, 0x9aa1ecfd, 0x3bceb0be, 0xa49160b0, + 0x054d0a62, 0x006c66bb, 0x3ddae513, 0x0598b0b2, 0x9a14a053, 0x0cd7b9d5, 0x7957c623, 0xb221a21c, 0x9162e706, + 0xbdc70f6c, 0xdac8c961, 0xa4c4d0e4, 0xda4eeb63, 0x2a3f3712, 0xed2da4bb, 0xebcf9eea, 0xfbf8749c, 0xc3d1eb71, + 0x5fb97f66, 0x9d99fd24, 0xe60bdfa5, 0xe0ff4e66, 0x4284067a, 0x88f3ee83, 0x4cbcf400, 0xcd0b151b, 0x556d3048, + 0x4fefcd67, 0x6abf60eb, 0x5775383f, 0xff87b43d, 0x038396ca, 0x1ec72e8c, 0xa6fd2810, 0x2f13ce91, 0xed08bace, + 0x2b25acb9, 0x8313a104, 0xdd8323a9, 0x1750c5e1, 0x39885443, 0x089a328b, 0x05ad55b4, 0xb1acb662, 0x3cda2e37, + 0xeb390fab, 0xb4c47557, 0x0e0311b2, 0x28a3b4a7, 0x84cdaaf8, 0xbb057d84, 0x6ba563be, 0x76555a37, 0x0888bfc1, + 0xbbf9d254, 0x26071032, 0xc9f7cffa, 0xaaaec04f, 0x7472d597, 0x218e8337, 0x89e96442, 0xd3f68eb1, 0xc81ddc6b, + 0x1a8c36f3, 0x7ee254df, 0x36658016, 0xe0dc23d5, 0x913303ec, 0x96954363, 0x87873615, 0x1ef91931, 0xa30424dc, + 0xf7281639, 0x79f43686, 0x77f058fc, 0xe480134d, 0x7499442d, 0x79fa520e, 0x102c49f6, 0x86aa81f6, 0x194c91bd, + 0x8c1ceb75, 0xaef3f3e2, 0x4fb303a4, 0xd3b14426, 0xdc02c537, 0x168aac93, 0x6bde446d, 0x814043ea, 0x17a659bb, + 0xe61507e4, 0x4e228400, 0xc4b9f45b, 0xc449deea, 0x5fc090e0, 0x503da39c, 0x75c352e5, 0xb7ae5d9c, 0x34f6eed6, + 0x1d593a29, 0xd61f0537, 0x51c941e6, 0x6f6e0d0e, 0xd1efff87, 0xceca1c0f, 0x6e5f34d0, 0x264a5e03, 0x51ad4b8b, + 0x46c117c7, 0xa5e12f9b, 0x584321bf, 0xe32b85d6, 0xb8fe2038, 0xf3fb854b, 0x938084ad, 0x9f3d8ff2, 0x000a2816, + 0x40a51ccd, 0x7f7ee7fa, 0xef16cafe, 0x48901d0d, 0xb7d9229e, 0x3c4138cb, 0x0ca94c1a, 0x8b82572c, 0x0e4d0b36, + 0x8482a651, 0x19f84461, 0xc912fc4f, 0x0afe9e00, 0xd50c169e, 0xc7138890, 0x53bf616b, 0x5c1f0e6d, 0xfa3f2a43, + 0xb2449c4e, 0xee95471b, 0x656626ec, 0x8a0817b4, 0xca3ed06b, 0x4328fbe7, 0xdf0ca536, 0xfd2b6931, 0x639d52c3, + 0xddfde1fc, 0x9a4d87d2, 0x4178639b, 0x82f35bfd, 0x805de7a5, 0x543af5f3, 0x8327fa72, 0x3217caff, 0x54437362, + 0x1cbc8f38, 0xab7fb1e0, 0xbc8bcb59, 0x6091b7c3, 0x7ad3daf9, 0x77bb7923, 0xf90e1d04, 0x074eaadb, 0x7d21bcb3, + 0xdfba98b6, 0x5cc056f6, 0x5203460e, 0x98758d72, 0x3622724e, 0x7d7e780a, 0x6f4fe101, 0xeb62eeef, 0x0764288a, + 0xc488ca9d, 0xfab1032e, 0x39f0cecc, 0x5b996b9e, 0xa505a529, 0x0dd33601, 0xda1e4af3, 0x3f84d2ee, 0x59fabbaa, + 0xa2e1537e, 0x0fec03b4, 0x83c694cc, 0x7f3db064, 0x8318aa0d, 0x91960183, 0xb75f4927, 0x3459fbe7, 0xaab6fd8d, + 0x0e7621ee, 0xb8d1e8bd, 0xb3c3ad82, 0x0aaf1681, 0x4c863c8b, 0x74d430e2, 0x5d0eef60, 0x2c8e346c, 0x5fca2ab3, + 0x397fa126, 0x3c9b1fa6, 0xad417d0c, 0x0bc50238, 0xa2ea8c33, 0x2682b732, 0xad7e816c, 0xac0dbf3f, 0x956b76b5, + 0x32653831, 0x6767125f, 0xf85ec767, 0x4a107199, 0xf17afca7, 0x5282caed, 0x61faa584, 0xb57da1de, 0x120058dc, + 0x88cacb20, 0x04c5ccbb, 0xf06e793f, 0x5c3c4d85, 0x2a19dc7f, 0xbf995253, 0x21b2d240, 0xb61ad3b5, 0xb5153203, + 0xc6150e30, 0x1d4590d2, 0x1e113392, 0x052c995f, 0xadb663a7, 0x98ff20ce, 0x1ff4e875, 0xe13f5749, 0xf1e6b04f, + 0xe6f5844c, 0xbf263d71, 0x4ee1f8fd, 0xce224e0f, 0x550b0306, 0x238b09bc, 0x4d077c2e, 0xb90f479f, 0xa328b435, + 0x53c4b3ce, 0x77711660, 0xefb31b09, 0xb53e4423, 0xb4fa016c, 0xcfd04dc2, 0x037b2710, 0xef282087, 0x2ff1cae3, + 0xc0d7da73, 0xd715d024, 0x0f51f98f, 0x7aef6715, 0x6843f79f, 0x7e5ca580, 0x52006a5b, 0x754d0d22, 0x7355e5a2, + 0xbdaa6267, 0x005bfca2, 0xcc5b031e, 0xdaa312cb, 0x58c79e82, 0x3eb636c1, 0x6697437a, 0xfc08de7a, 0x43b9eb05, + 0x6e45dfe0, 0x16753f8c, 0x1926cacf, 0x4b4cb10e, 0xc44a496e, 0xcb8c8959, 0x8008e1dd, 0x4505aa3c, 0x53a3bd57, + 0x3369ccd4, 0x06643078, 0xd55acf64, 0x06f98854, 0x5d88aa94, 0x5a990742, 0x497bd1d4, 0x727ea6f5, 0xa086c730, + 0xc712c375, 0x7a038b6b, 0x886dcb66, 0x1d316032, 0x0f1fa48d, 0x7343f547, 0xd6530979, 0x16757fde, 0xbb796fad, + 0x0dcf0753, 0x566e307a, 0x4535655c, 0x2d64a524, 0xcc6034be, 0x7aad4c10, 0xaf049e10, 0x505ba682, 0x872119a4, + 0x34f51ec7, 0xb6eedaab, 0xdb9b2ac3, 0x5d391fae, 0xc8ec3073, 0x1dfc1700, 0x1aa0da25, 0x43b46cb0, 0xd9c0a6c4, + 0x57c3db31, 0x7e64aa2c, 0x9b253a93, 0xd6ce4a48, 0x472b3919, 0x44b89a43, 0x0047a1f4, 0x4099d4ee, 0x07d5a790, + 0x0d79eeb7, 0x67bd9da3, 0xd08ce2fb, 0x51a8e62e, 0xed23ade4, 0x30eb19b9, 0x60e344ef, 0xffccb775, 0xb03bf28f, + 0xcf5326e1, 0xb936c884, 0xbfd517c3, 0xb5b4839b, 0x041be721, 0x25c4dfb4, 0xc0a9dec6, 0xdece6fc6, 0x77943a06, + 0xb5e7d7e1, 0x0e9c3610, 0x7f6bdb2e, 0x0ab493a8, 0xc9f30a43, 0x576c81c9, 0xb04b3037, 0x6be4a560, 0x7de25450, + 0xdaea262e, 0x80ac4394, 0xd9ca4a1b, 0xc7de6090, 0xc05b2645, 0xb8dcad16, 0x16fd2fcb, 0x0801b3be, 0xea52f3ce, + 0xf8a2e6d6, 0xd505cb36, 0x28986ee8, 0x9c6b8221, 0x1a9d26a8, 0xd7585edb, 0x4d8225e7, 0x7e7033a3, 0x56982ddd, + 0x62420b9a, 0x992c587e, 0x07b5bbe9, 0xeb3f49ef, 0xaa2ed035, 0xdb9bee8e, 0xaf576dcc, 0x4375bb85, 0x1c06935d, + 0x32223887, 0xf6f5a868, 0x7a22ba93, 0x02e42987, 0x03a68344, 0xaeb71e2d, 0xa66a7c6c, 0x873ff1db, 0x0cb6399a, + 0xdaec3dcb, 0x5e637bf7, 0xe6100227, 0x3f8aeb1e, 0x48d9ce52, 0xec230f53, 0x417fdcad, 0x19187bcd, 0x1ce54a32, + 0x846adc20, 0x3d34b26b, 0xa1a39c28, 0x99347b19, 0xd90d8033, 0x56d00010, 0x85de691b, 0x6de44275, 0x0008c8a6, + 0xaad3df49, 0x9b71bf2a, 0xa7ff947c, 0xf2f08604, 0x1a61672a, 0x401bf53e, 0x69d4e1fa, 0x8bdde100, 0xdd0761d3, + 0xbd5eee43, 0xe07c4fd8, 0x2daa2d1e, 0x1e072672, 0x0f6313dd, 0xea3ad2ab, 0x21ec87ca, 0x898a78e1, 0xa0df1c5c, + 0x1ff21993, 0xe50f8599, 0x4f0901b7, 0x90c12dc9, 0x59de9357, 0xb20c79fb, 0xd8d03f05, 0x3b91b24c, 0x30c2c29c, + 0x2cc25644, 0xd7e8bddd, 0xe0bb88e2, 0x3cc61d35, 0xf77dfd4f, 0xafeb11c0, 0x881032ca, 0x9b598818, 0xe03ae7cd, + 0x5536f393, 0x11893976, 0x744cc5bd, 0xf52b78b4, 0x1681fb06, 0x7cf8e354, 0xf8238071, 0x27805eba, 0xcffb2575, + 0x46c3a3b1, 0x1dbbe7ed, 0xec5b6d11, 0xb81af324, 0x1396bd9e, 0x13a202b7, 0x534b425f, 0xa00173ad, 0xae3589ee, + 0x1189cfa2, 0x27075964, 0xc6001cc2, 0x15f318ca, 0x202bf403, 0x0fdf0e45, 0x33f5353d, 0xd6f94d5c, 0x105211db, + 0xab2dff08, 0x6aab0d24, 0x880d54dd, 0x718623e6, 0xe9b14639, 0x4efe231a, 0x7be331cc, 0xff364ccc, 0x2776d7a8, + 0x1ff0d012, 0xb54bf3e2, 0xe2205590, 0x6d4c9069, 0x9ad0d238, 0x3a403181, 0xd7028bf6, 0x1adcb851, 0xff1c7a77, + 0xd663e98a, 0x6c31d9ac, 0x15c0fc9b, 0xa5b721dd, 0xea39c07c, 0x64a01267, 0x7f132ad1, 0x658387cb, 0x0a7a9998, + 0x6df9a4c7, 0x13bef8b3, 0x4c538305, 0x5a719c08, 0xa29e1f62, 0x6d91ecd2, 0x05cb173b, 0x2dadcb17, 0xf6ab29bc, + 0x050f8a5f, 0x47d32f22, 0x08b6522a, 0xf34b6056, 0x4718b10a, 0xdcffbbe0, 0x721c7107, 0xe48b0c40, 0x842020c1, + 0xebe2af52, 0xb03782d0, 0x56473513, 0x102d8d2b, 0x72c31bd0, 0xa18b494d, 0xa9180b9b, 0xf9b4b285, 0x1751e726, + 0x72265f84, 0xbffdbfe8, 0x07dc5f08, 0x963ce2bf, 0xefb15e25, 0xeb67fd6f, 0x534bf337, 0x42434a7c, 0xcd77012f, + 0x5ac84657, 0x56e3a4d3, 0x5e37d915, 0x893f8d41, 0x97ef13bc, 0x9f1ee4b8, 0x4e6c0e75, 0xf8bd955f, 0x11205838, + 0x532cf486, 0x7099a314, 0xa65fd5fe, 0x68eebd15, 0x370d2b5e, 0xe4dca946, 0x42b83639, 0xba865691, 0xcdb673fa, + 0x96c49e77, 0xad0d4c16, 0x51c43720, 0x042d1994, 0x36879380, 0xc50623cb, 0x7f9228d4, 0x563c264a, 0xbc2e3e41, + 0xc01f93d9, 0x813e7307, 0x55733a8e, 0x12c8a129, 0x445313a8, 0xe5a78686, 0xa5b2647d, 0xdc86e625, 0x7aa4cff6, + 0x7a6ff2aa, 0xd6f0e690, 0x5d298385, 0x14d0deb4, 0xb09796b6, 0x98f90d68, 0x20cdb231, 0xfde89ada, 0xc84c7b00, + 0xe2bb99b8, 0xac54ff63, 0xfce8e865, 0x056d9703, 0xe622150e, 0x5aa1a9a4, 0x81c5b58e, 0x7e68cb68, 0x89688389, + 0xa84d60b6, 0x57ef2cc5, 0x00087829, 0xe48c4a21, 0x98731988, 0xf418dff6, 0xe07a50f2, 0x189f56d9, 0x1fc40764, + 0x957a398b, 0x6faa4334, 0xd606f08b, 0xe3004e90, 0xba1116c8, 0xedeb0a5f, 0x6aa337a2, 0x45a49652, 0xcee2256b, + 0xdf4307a7, 0x1739921c, 0x2daca16c, 0xb39b4de3, 0xf2670251, 0x5bf366bf, 0x412ab3b7, 0x09e7d6a6, 0x8d8c5b83, + 0xb53a4613, 0xad69eeb6, 0x3da1606e, 0x1ff53c4a, 0x9f9d52a1, 0x774801bb, 0x4f0410b6, 0x2f2bf65c, 0xa6f792a0, + 0x53ca158e, 0xb5f8c404, 0x970a5eb8, 0x719609e8, 0x1d12cbf6, 0xadb57174, 0x562d5233, 0x6abfaba7, 0xe1b47e5d, + 0xa270adae, 0xf9d4bf9f, 0x7f7371e8, 0x85da78af, 0x7cb46fd0, 0x02829c23, 0xa82ac918, 0x821fc51f, 0x958fd909, + 0xd7cb99c6, 0xcc98b3d9, 0xb0514812, 0x89d963c1, 0xd8660c3a, 0x6e1bc30f, 0x5fc471a7, 0xa8fdb728, 0xb8d85f82, + 0x8b468e73, 0x5398f7a1, 0x6d351cee, 0xff9477cf, 0x69fecf0e, 0x08ab56d5, 0x564d80f0, 0xe82b41d4, 0x95ba7b04, + 0x895823d8, 0x5ffa14ce, 0x6aef36dc, 0x674abff6, 0x496c5da3, 0x395c1a28, 0xb55a594d, 0x62112b8b, 0xc5aa03d0, + 0x9fb5d9ed, 0x92c92332, 0xd5d99f7d, 0x4d74c970, 0xed301c81, 0xf1b1362b, 0x98161859, 0x48a5811a, 0x868cebd1, + 0x6f672659, 0xc63adf0a, 0x3b5e2c05, 0x99fd6cf4, 0x4d08a4d5, 0x168ce64b, 0x9a310ee4, 0x7df03677, 0xd1910646, + 0xcb2fcf39, 0xf3a79d90, 0xe974ce4e, 0x7c34792c, 0x2df21448, 0x62d2fc6d, 0x048f33e4, 0xea015e09, 0x3c7928b9, + 0x05c3ba0a, 0x75e29d38, 0xb2a18d89, 0x5f56f2b7, 0x42b19341, 0xe20de8bb, 0x8bc6afcc, 0xd330aca8, 0x4c261291, + 0x8783be2c, 0xde963d53, 0x832cdbd6, 0x505fe87b, 0x28ae6830, 0xd5135a6b, 0xa28616d2, 0x1619e0a5, 0x45767805, + 0xcbef3599, 0x72de82ad, 0x4d113a61, 0x00a8472e, 0xc528e788, 0xd2e4ee12, 0x10723425, 0x86cefa56, 0xea9cc167, + 0x2303cb14, 0xa98cb893, 0x07c3b4de, 0x3ee20211, 0xdb865cbd, 0xb22241ce, 0xa8556124, 0x917ae493, 0xc556e432, + 0xbd30d331, 0x31248d01, 0x515b947a, 0x3d79be29, 0x95206e4d, 0x3e551c00, 0x1c987d8f, 0xedf458fb, 0x3280a7b1, + 0xb575614f, 0xb0b6dc53, 0xb3dc8cff, 0xf11d36c2, 0xb523ec02, 0x935afcf5, 0xa75bf93f, 0x1b954c31, 0x2e42731c, + 0x99f82a12, 0xb72f1483, 0x3835ef32, 0xa77c6f94, 0x0ad782c4, 0x58194f81, 0x562529b8, 0x81ddf419, 0xe97b061d, + 0xd15701f9, 0x39c0c5ba, 0x13c7b902, 0x04c1a864, 0x466be110, 0xe30dd5ff, 0x6fa7b48d, 0x1f3aa39a, 0xa8666e84, + 0xf18c3ab5, 0x594152ea, 0xfd08d8c3, 0xdcbfb58f, 0x2ce4e654, 0xcb1df0a4, 0x71aa8955, 0x1b271ab0, 0xef3fe0e9, + 0x8e13cc23, 0xe4cede86, 0xe3329653, 0x2785a63a, 0x00b96cf7, 0xdb1f8304, 0x27124f19, 0xb5f8d882, 0x2152da56, + 0x355f10f4, 0xea4309cd, 0x923dafb9, 0x7402c528, 0x2ea67ac9, 0xf2f555b2, 0xd423fcc9, 0x29d76fe2, 0x87542cc0, + 0x77b95488, 0x2adde806, 0x1eb1f2b5, 0x01f9604c, 0x1462645e, 0x1470f2a8, 0xdf430723, 0x469d4959, 0x08c2d207, + 0x5a2b5845, 0x653b942e, 0x74ce9479, 0x9e32636b, 0xdb4042f4, 0x918f1d09, 0x6dc88532, 0x44afc9aa, 0x65853f51, + 0xaf616a83, 0xb2deef75, 0x1b482c91, 0x034fafa4, 0xa0c4beaa, 0x1d66765d, 0x028c2508, 0x7ece4dbd, 0x7ebd278f, + 0xc3e8e19e, 0xbc242aa2, 0xbde42126, 0x551f37cc, 0x9c1e10cd, 0x12183d35, 0xdebe86a9, 0xb62c217e, 0xbcaddb21, + 0xba1400d5, 0x54b6ea5c, 0x8a78f2fb, 0x2bf2a68a, 0x49fe0368, 0x4eeba6b6, 0x10034643, 0xa5c8a6de, 0xf413d74b, + 0x55e50b8b, 0x7e4bc8bf, 0x573c0817, 0xbbca40b6, 0x3673cd6f, 0x36455aaf, 0x3a13d768, 0xb02be065, 0x5330f532, + 0x03611084, 0x97e0d288, 0x6c6cd9d3, 0x88851725, 0x7ff31ce5, 0x57fb0b7b, 0x1340d90c, 0x5efa7617, 0xa1ad3b65, + 0xb0ac23a5, 0x5e4795ae, 0x6bcb7c3e, 0x735e2066, 0x3b34c065, 0xcffa4b76, 0x720e7504, 0x39d9b0a8, 0x454f64b8, + 0x37863212, 0xd89c5592, 0x97e8bdb5, 0x2231b12e, 0x9e94bb8f, 0x31e914dd, 0x9ab337a9, 0x6ec9b0d0, 0xa58d8e96, + 0x2960012a, 0xf04962ef, 0xdba4f650, 0xa1f0ebeb, 0x936a372b, 0xaef477df, 0x6d2f28fc, 0x616dcdaf, 0xb94a86dc, + 0xbd0067fd, 0xe6a0b990, 0x75b6c41b, 0x1c7dbb05, 0xecc98b72, 0x2773d302, 0x8f5799de, 0x7633c488, 0x138ee144, + 0x01a8c8d3, 0xcd6ff187, 0xe7921b43, 0x9cf35fca, 0x967dde44, 0xc6ddb4d2, 0xc18725f0, 0xfafc9a33, 0x20bdfff8, + 0xcc89a50e, 0xa51b4f14, 0xe06c55aa, 0xe5faa3f8, 0x5fbed056, 0xb3e887e7, 0x6f6409ad, 0xc09daebc, 0x8d37f520, + 0xa5a7661b, 0x4cd637c1, 0x0c139da3, 0xc13859bc, 0x1cda0f14, 0x01882a19, 0xb0ef9425, 0x63b5a7ae, 0xb69f975b, + 0xba61000b, 0x3c584416, 0x88600d05, 0x7b9dcfb9, 0xc95fb786, 0x05ec5dd8, 0xa528d1df, 0x6ad96c48, 0x2b43e75e, + 0x8f6adc28, 0xcbc16c7b, 0xd68a6e42, 0x736c5e7b, 0xa2ff8cb2, 0x7c28f7ec, 0x322063ec, 0xb6f73c83, 0xd4c9d426, + 0x7ceb90fc, 0xbf024bc1, 0xdc035760, 0x133ab0c5, 0x63b19bad, 0x28434392, 0xdb4c08cb, 0x43befb4b, 0x031c2e34, + 0x67e798cf, 0x249777bd, 0xc72638c2, 0x524e98e2, 0x5024606b, 0x4c216dd1, 0x582d3b40, 0x8e797425, 0xe4648381, + 0x67f026fa, 0xc84453f6, 0xe2990f97, 0xdcf61002, 0x10db3532, 0x9e0019b6, 0xb4a2acde, 0x68500234, 0x886dec1a, + 0xee36fe23, 0xb6e797af, 0xdf6f9dbb, 0xd06482d0, 0x4a616c3a, 0xe8822ea4, 0x69c9a4fc, 0x5c80b023, 0xef14cd2c, + 0x2c968f03, 0x46c3fd98, 0x438d78da, 0x59a442b2, 0x7f2da240, 0x6a18907f, 0xdc4b7e2b, 0xd8026e89, 0xe78b369b, + 0xb7a641a5, 0x0768b529, 0x2a625096, 0xf9799aaa, 0x5e333450, 0xf69e22ce, 0x5a9d98e4, 0xace90ae7, 0xa811ab55, + 0x0a2e04b8, 0x6af29b8b, 0x5994abd5, 0x9f4c6d82, 0x6b1e1917, 0x637ba8ff, 0x6a464bd6, 0x7b3091b3, 0xe638290c, + 0x21d835c0, 0x05d5f8d1, 0x14b3e2cf, 0x8e315f8d, 0x9e261489, 0x13c65565, 0xa4a7aecd, 0x51828989, 0xcb221d60, + 0x1ae6fbc5, 0xed957a5f, 0x2b0cb0a9, 0xdfff81d8, 0xee3f2186, 0x6414fb66, 0x504f277c, 0xbe0f2732, 0x919abe82, + 0xa9731d94, 0x67bd7a20, 0xe08dcc7b, 0xeb826b29, 0xe8661070, 0x4140bbcf, 0x6349802d, 0x58d8929d, 0x318dcfec, + 0x0952f061, 0xc6ba4966, 0xb9d51596, 0x7b7a5848, 0xe1562b66, 0xecfc2644, 0x1f06c6f8, 0x56050726, 0x5e27a23c, + 0xd1adb382, 0x3f461b0e, 0x110600a6, 0xf3823bb3, 0xe82821da, 0xf85ad2bf, 0xef4cb2e9, 0x4aaf1c64, 0x3a4b8f35, + 0x5bfc9d7f, 0xa5ee9684, 0x11565d07, 0x9d2f2097, 0x24fc43ee, 0x7d09dfb8, 0x16170e41, 0x7f40b421, 0x38e8fd6b, + 0xc93b7851, 0x304e7d76, 0x750e1d3e, 0xff374ade, 0x87220310, 0x61930fdb, 0x1c769151, 0xf2f04db3, 0xe5cf80f5, + 0xad50fc92, 0x070acf50, 0xaab19e2c, 0x90be5350, 0x05311c83, 0x110b723d, 0x452365b5, 0xa7b15585, 0x14dfd0a5, + 0x688cfd90, 0x2b14cf24, 0xb9017ac3, 0xfa571723, 0x16d1caee, 0x09ded054, 0xb7086b7c, 0x5d422b5c, 0x26914352, + 0xe9750827, 0x1e8e58b5, 0xb5ed919f, 0x1f0b6373, 0x621dad77, 0xae3091fc, 0x592e0898, 0x71c428e4, 0x79790396, + 0x09094760, 0x0c8d7d2d, 0x5519aff6, 0x859a4f21, 0xd7193152, 0xb5e99833, 0xa2600864, 0x57a0f4a1, 0xb95954ac, + 0x8017f324, 0x26489cf2, 0xa75719b4, 0xcb5f81e1, 0x09b3bf6a, 0xc508f108, 0x33e6b843, 0x5b203f12, 0x50db95af, + 0x4744415d, 0xfd4869ec, 0xde0f7589, 0x720c6f79, 0xa1a64710, 0x961e6479, 0x852c51a5, 0x547702d7, 0x5cb51324, + 0xcf8f90d1, 0xf470e949, 0x8f794a5c, 0x1a2eedf2, 0x4f46b45f, 0x26d6b1e1, 0x2e37dfaa, 0x3a936379, 0x9581ea50, + 0x1026e130, 0xd3256bbe, 0xccecd162, 0x80784efb, 0xe751fd6b, 0x5d0a33fe, 0xaa16c498, 0x42b551cd, 0x282dccb6, + 0x546597ee, 0xdcc23f04, 0xb818fa0f, 0xdb0c1831, 0x68643a2a, 0x28d4dbae, 0x781e2a14, 0x0e1da4f6, 0x86b46575, + 0x65cc3e0d, 0xd6b9b6a5, 0xca638c86, 0x1d03bcd6, 0xde6a95c6, 0xe5e90b57, 0x9b52e126, 0xc2dae8c5, 0xc1feaeda, + 0x0bb5948c, 0xd1c0279b, 0xd61dc834, 0x2275deae, 0x4ea7ef5f, 0x8082dcc4, 0x8ed2aede, 0xf11aec34, 0x59e888c3, + 0x6196e909, 0x17cdf5f2, 0x0ad0d78f, 0x9d822642, 0xbfecffae, 0xdc37c179, 0x8a1b8140, 0x87a7c1d9, 0xaffa9b12, + 0x2c194731, 0xceba64ab, 0xe47485c0, 0xb18b2c03, 0x8f96f558, 0xb3070636, 0xfcccd353, 0xad597b20, 0x1c058fc1, + 0x43d4e1b9, 0xf3b7d3a0, 0xd1b09992, 0xa5568139, 0x9b0757d0, 0xd823cd08, 0x788ccab5, 0x542c8ed8, 0x66d3131a, + 0x98aa575e, 0x4089f425, 0x1dbd0dc8, 0x15efa298, 0xd7c95711, 0x43e3f690, 0x3cdd8128, 0x5396ef97, 0xe335c8e1, + 0x9ac1c41e, 0x6868e20c, 0x72201fca, 0xbb8bd05b, 0x2274f5a5, 0x27d61753, 0xb8cfcc62, 0x5bf5722d, 0x43936848, + 0x17a7e202, 0xd169e6cc, 0x6489895e, 0x5cce4bdd, 0x8d76f94a, 0xb2c6344f, 0xc08c758a, 0x55b25b5b, 0xe32430ac, + 0xa477987e, 0x002acfdb, 0xe2541a39, 0x3f69a48d, 0xfa67fac5, 0xc64c7604, 0xf229e191, 0x21a6b156, 0x2ea18873, + 0x7879cf67, 0x70560ce0, 0xe614f0e8, 0xda6456f1, 0xa13f1c72, 0xda1b7484, 0x8bb051b5, 0xb1aa0822, 0xa13b3a55, + 0xd9e4431a, 0xbd00eda9, 0xc32c77fb, 0x6f4cea27, 0x832485c1, 0x593ca964, 0xeef58810, 0x7bb08922, 0x4feb79b9, + 0xdd216463, 0x89510750, 0x28a1b560, 0xca4a63b8, 0xe03ef848, 0x7de1fc5d, 0x2f05c26c, 0xe276e71a, 0x587bad02, + 0x0b1d52ef, 0xc60b5684, 0x7787f37d, 0x3d284810, 0x81bc8a70, 0xf399d4ef, 0x78b8b94f, 0xe79ce63e, 0xbea27303, + 0xea37a0ed, 0x665f4119, 0x33e8af74, 0xae2f002e, 0x1570504e, 0x378ffc1e, 0x4d352c83, 0x16487fc6, 0xf68883d3, + 0xde31c73a, 0xc56c3839, 0xb8e9970f, 0x54d78980, 0xa22a09e6, 0x1a6c3dc1, 0xcbe9c919, 0x44ad4191, 0x790fb2d0, + 0x078c896e, 0x00e2fa20, 0xa29902b0, 0xeeadcc80, 0x6490d12c, 0x30c3f47d, 0x5010ecd1, 0xbc373027, 0xba995a50, + 0x2deeca84, 0x4a9e5515, 0x62e847a3, 0xbd036ae0, 0x72b6ce74, 0xbd7d83aa, 0x9928a3dd, 0xc6029ccc, 0xac1aeddb, + 0x5b2513ca, 0x55d9160d, 0x5efb01e3, 0xd188666b, 0xfb24e0b0, 0x27f803dd, 0x388caa12, 0x5ec65a78, 0xa24dff11, + 0x3ec2f3c0, 0xa4a645a2, 0x4cfa03a4, 0x761b5d5b, 0xd5aa0487, 0xba600141, 0xfd1478c0, 0x155f12fd, 0x9d5fdedf, + 0xf567457e, 0x39cf6a9d, 0xd4ba0aa8, 0x556bd1ea, 0x829f64b6, 0xdf7e4012, 0xa50fa52f, 0x35f997d9, 0xb433e415, + 0x31070b83, 0x234c379f, 0x89709c33, 0xa1be4e8f, 0xeb588ab7, 0x40cf995f, 0x002cafd4, 0x6e4261f1, 0x477d0f01, + 0x18379bb2, 0x3133585d, 0xfd939c2c, 0xcd4eee42, 0xe38d98ee, 0xd2381f0e, 0x178fdb1b, 0xe7c6535a, 0xb70c1343, + 0x684646b2, 0x09fe3b77, 0x25bd6d84, 0x06e36337, 0x6d974df9, 0xff467da9, 0x797b5201, 0x1b8293f4, 0x73baa5d8, + 0x5ae3a133, 0x996a597a, 0x338939df, 0x3ab64e69, 0xefc0a73b, 0x96cec018, 0x75d20cf1, 0x99002799, 0x2c717349, + 0xa7b71f9d, 0x01df8a10, 0xb8679372, 0x6f7fae1d, 0x10442353, 0xd894660e, 0xf8ad7ca5, 0xd5b710b7, 0x52c5fc38, + 0xca3a5025, 0x59b18e7f, 0xc2b8b641, 0x616e6683, 0x63388107, 0xbf5f61ce, 0x0fb1c769, 0xfeddeaf3, 0xdda15874, + 0x4c57653e, 0x088b38cc, 0xf79d8bc2, 0x5c0a4f48, 0x24bbb434, 0x5b9ec757, 0x512b316d, 0xc4e7c9df, 0xbf4db271, + 0xcc874cbc, 0x6d1146e6, 0x2ad83fb2, 0x95dc7c0d, 0x57a35de6, 0x32298d8a, 0x156b3148, 0x2a87e608, 0x6138fb51, + 0xa74a8b41, 0x584a739b, 0xad534a86, 0x5a62e85f, 0x24040855, 0x7151ee56, 0xe1aa3f60, 0x01656170, 0x1c84edd2, + 0x88a5da21, 0xe698d2cf, 0xd9ba0b03, 0x080b83cb, 0x8157a82f, 0x1ba6a9b8, 0x5bea8bf2, 0x503febfd, 0x350854b2, + 0x9c9a3e4c, 0x2f73a716, 0x415fe7e7, 0xd45b4646, 0xa72bd9ee, 0x9e9aeb1d, 0x0243b73e, 0xb1eeec10, 0x2ad5fab4, + 0x52c70aa7, 0x8a45211e, 0x74520bdf, 0x38a3084c, 0x1991521a, 0x079f5c50, 0x3608510f, 0xac376420, 0xc5389981, + 0x03a9607a, 0xac1d7d4d, 0x301db393, 0x7819f4aa, 0xc86ec08d, 0xff00c9bc, 0x3f146dd1, 0xb9063d82, 0x34e5e714, + 0xa63cd26d, 0x3ec27d92, 0xa143c2c2, 0xf8c1a683, 0xdccfd1e8, 0x4e5fb496, 0x951d1bc9, 0xf6433cc1, 0x9f809113, + 0xc3c028b2, 0xd39a77cc, 0x8b2dd05b, 0x8ee44000, 0x9d726dbd, 0xd5370bdb, 0x0794e8cb, 0x56ac2f99, 0x8706bda4, + 0x374caa53, 0x0d26bdaa, 0xfe25d9c6, 0x4efd6e00, 0xb1338db0, 0xa40ee21e, 0xd674a6d8, 0xb0dd8261, 0xcac4347e, + 0xb1ae2e13, 0x55272653, 0x4f4a0075, 0xa4873953, 0x5d0270e3, 0x0fd9e7fb, 0x8da4ac82, 0xaeb562a8, 0x1b3db950, + 0x00e2a76f, 0xa81a1a16, 0x414923a1, 0x439c6f78, 0xc71b26f9, 0xd0945a86, 0xf6d9773d, 0x03e8c646, 0xb38f1bf0, + 0x28a8ab1e, 0x61f44a9e, 0x5275435a, 0x241fd9a8, 0xe4a85a09, 0x82fc9f33, 0x58c37029, 0x28000e9f, 0x3d32fe20, + 0x6b5eb958, 0x003646f7, 0x991f45a0, 0xf074390c, 0x66b70cc1, 0x8bb0db6e, 0x30bc3515, 0x9d34c0fc, 0x838cf412, + 0x3324cde1, 0xcb208092, 0xc5c34084, 0xa27b4cd7, 0xce7c7ff3, 0x378b4a63, 0xc73319ca, 0xbc433996, 0x7b64f39e, + 0xa55643a5, 0xc39e9ac6, 0x461c8529, 0x4a05c77d, 0x0fae0a74, 0xe8ad0473, 0x26b241ef, 0xee8c3ac0, 0xec7acb86, + 0xbe8bf580, 0x7d960952, 0xe488d507, 0x24b7f30c, 0x405db040, 0x48e32e30, 0x2c2baa8a, 0xa72e57ce, 0x20b61cc9, + 0x2abfdfa8, 0xa465355a, 0xfcb23eab, 0x6fc57a6b, 0x6dbe8521, 0x42ce5d4d, 0x0e7023bd, 0xdad03fc3, 0xf472d9cc, + 0xad466799, 0x974891f7, 0xe9172ba9, 0xd8842466, 0x835a2ecc, 0x35cd3cc7, 0x11a483f0, 0x1cc4f73d, 0xeb81014d, + 0xc9073b58, 0xae5d8f49, 0x786deb79, 0x63ea61aa, 0xb8608f5b, 0x2477f1c9, 0x6d5e46ad, 0x2b62f3b2, 0x6cf8a26d, + 0x662d53b6, 0x6315bdd5, 0x7b176cca, 0x56f7755d, 0x99f4ef2f, 0x696b964c, 0x3fb7bc08, 0xa0b6cb5e, 0x5c972835, + 0xed9744c4, 0x1fca7fd0, 0xf5601022, 0x03f89904, 0x90edf374, 0xc28242c7, 0x1dee0ab3, 0x63158966, 0xc5aeb6eb, + 0xe0cb18bc, 0x6dce8156, 0x316d25fc, 0x3d962e28, 0xefd29e89, 0x348c9d49, 0xcbe6aea0, 0x8623f80e, 0x35f271ce, + 0x44ca1e06, 0x5a6726fd, 0x982772e2, 0xa489ef27, 0x6c487648, 0xb9134ce5, 0x2653b2fa, 0xbc450ac2, 0x0aeee11a, + 0x38defcd7, 0x06c16592, 0x395af9b4, 0x8dc9b94b, 0x1163cfd1, 0x097c17a5, 0xeaaa39b0, 0xb274051b, 0x4a87804f, + 0xd271afec, 0xa1948a7c, 0x68cf76f8, 0x86013a47, 0x4c8d4a00, 0x3f0fc761, 0xbc910e5c, 0x585c614e, 0x3580f147, + 0xbd71c8fe, 0xdcd9081c, 0x44848dde, 0x5846d57c, 0xf58f8c84, 0x433b7e3e, 0x5d08ec84, 0x7f1bcc33, 0xa6ea78be, + 0x6b18cbf3, 0x872c6abd, 0xcfdc13f1, 0x710e3286, 0x439fd483, 0x9631167e, 0xb4cd884c, 0x4bc0f06e, 0x3d8e4a7e, + 0x73d7d688, 0x94677365, 0xec277e74, 0x051baab4, 0x7563b0f7, 0x956f6a51, 0x14d63a48, 0xf88b2459, 0xb2897f0b, + 0xfa640f8a, 0x4b2976b7, 0xe4bd41b1, 0x94962f15, 0x1f20996a, 0x34debca6, 0x549e889a, 0x42d17ff6, 0x7c0cfd51, + 0x397283f5, 0x8b3e42dc, 0x54fea35a, 0x30b0e939, 0x352cbacc, 0x9b3348ee, 0xd6af26dd, 0x7900dcf8, 0x087994b3, + 0xdcb0e0d8, 0xeafb90ac, 0xda5d6ec0, 0x7fc0a214, 0xa99b630a, 0xa5cee339, 0x054e90e2, 0xa6ee2dab, 0x59d7acbf, + 0xe5d344ae, 0xc6f1c130, 0x4a6df3e5, 0x96c36afd, 0xae7a291c, 0x8bf48c3a, 0xd7b35cb3, 0x89753994, 0xcdd666d3, + 0xc823ab9c, 0x2543065a, 0x05040afa, 0xfbb4cabe, 0x261c8848, 0xba8659b5, 0x32f5c786, 0x4859de19, 0x1e5eb283, + 0x2bb7acad, 0x8e1cd79e, 0xc96c4546, 0xd02ff91a, 0xa86a4f10, 0xfb9c8c7c, 0x2c8104d3, 0x596d429b, 0x5adca2aa, + 0xe10e83f6, 0x59d8bd24, 0x586bef95, 0xb810ff92, 0xec509d3e, 0x6b3a3172, 0xb0efc714, 0xea4a1337, 0xfac07a7e, + 0x6c77893e, 0x46f4e3ec, 0xdb4da55e, 0xb9c87dd9, 0x9bb0f0d6, 0x6613c5f7, 0xef81dde4, 0x1ad28da7, 0x3fe5d45c, + 0xb9c628e2, 0x9e116831, 0xbeb1353d, 0x5f1ef66a, 0xd81f28c9, 0xe538af4e, 0x3de63498, 0x94d81ff0, 0x73225484, + 0xa803dad8, 0x73d1c170, 0x313f8b27, 0x4a272524, 0x0b14f625, 0x1056e852, 0xecac8434, 0x0b4fcfae, 0xcb8a5e03, + 0xedf22010, 0x16777f10, 0xe570be63, 0x1dec0bfe, 0xdef94280, 0xd9676554, 0x18dd9d29, 0x950f6f16, 0xbebafc6e, + 0x635dbd66, 0xa41a7d42, 0x5706ceaf, 0x27de84c8, 0x58c18475, 0x7de0bf9e, 0x4e2b6273, 0xf788258a, 0x12de67a9, + 0x932c1f75, 0xd1b12960, 0x9a8b25de, 0x9f5644b0, 0x3ce16165, 0x5e104e49, 0x2cb88247, 0x8226902a, 0x91d73178, + 0xbeec04d0, 0x566382d1, 0xd9515991, 0x4cad0b73, 0x0cc4fa4e, 0x30b31c89, 0xfe4baa3b, 0xf69a9b39, 0xb49fbba8, + 0xa22fff37, 0x613b0d2d, 0x88f5b002, 0xd0b05491, 0x6349048c, 0xb743fd16, 0xa7d070f3, 0x008d7539, 0xfa40daa7, + 0x499e58f9, 0x014ccf50, 0xef9a03d3, 0xa8c94dd6, 0xaad11c3f, 0x9c15dec1, 0x5086474e, 0x94f6a578, 0xf34176b9, + 0x5b458ce3, 0x7fde694b, 0x2e6b7fb8, 0x425b3341, 0x1ea815dd, 0xb5471cf0, 0x9ad2ae95, 0x2e706217, 0x620ddee9, + 0xfa413a84, 0x7c9d1342, 0x2d824b0c, 0x5aa6f2ee, 0x1d9979ce, 0x1f60d7db, 0x3a9a5bb1, 0xf0012ed2, 0xef7d90b1, + 0xab111afb, 0x63d97ba7, 0x4c81ff31, 0x127d9c3d, 0xcf0f7ea2, 0x70e70f2c, 0x9738dff7, 0x39d7e7bd, 0xbaaf94d5, + 0xa14cba17, 0x513c022a, 0xa449728c, 0xa1e4d5da, 0xd58d7d16, 0x1acc9f55, 0x2393ae23, 0x04c51c59, 0x374ac899, + 0x6a063a9a, 0x6ee40da6, 0x592fd033, 0x5b6b45ca, 0x67cf549b, 0xf5dec3ee, 0x444a08a5, 0x3df2f61f, 0xd769b6a7, + 0x1d62d04b, 0xceced0a5, 0xc22952fe, 0xeaf160de, 0x5397113c, 0x7ec74aaa, 0xe43b5ab9, 0xa1dfc4cb, 0xd86f2557, + 0xf982f88c, 0xcbbfda18, 0x6c163b1b, 0x5361adcc, 0x81b30491, 0x12b8cb91, 0xaa0a3970, 0x3c09d604, 0x81b16cf5, + 0x22a0e3d4, 0xed915dff, 0x86fec8bd, 0xd45f6509, 0xfaf18742, 0xeb2a0ff8, 0x486fa086, 0x30bc6232, 0x63367b7a, + 0x82606092, 0x62b44429, 0x4cf82931, 0x8c383a4f, 0xf544890f, 0x85323e8c, 0xde2479a2, 0x01275310, 0x15543531, + 0x1b2142e5, 0x5592c12d, 0xa65e7c7d, 0xe4e477ac, 0x9cfc7493, 0x93c735e4, 0x85002b8f, 0xf6093cd8, 0x481fdd35, + 0x275364e4, 0x0666d805, 0x6b891738, 0xa3c342ff, 0xd14003b6, 0x6036836a, 0x0c50ad1d, 0xc1904101, 0x18faac02, + 0x2607c418, 0x5d6fedf6, 0x60680f57, 0x821728a9, 0x61a51f63, 0x66e13396, 0xa1b50ccb, 0x90890cef, 0xbe275080, + 0x8e7c24f0, 0xfb002104, 0x58a36a0e, 0x3e0cd14c, 0x39961b2f, 0x2e927847, 0xd90a8448, 0x45f30177, 0xd0efcf56, + 0x43147a0d, 0x7e769041, 0xb5dc9f6e, 0x3fcec37b, 0x4140cddd, 0x2aa3c66e, 0x00957608, 0xf1049a49, 0xbfc57e4f, + 0xcaef5d4a, 0x68fde459, 0x2de767a3, 0x6f55767b, 0x869276cb, 0x34ac6df7, 0x1f4d91a5, 0x74542429, 0xc72a80ac, + 0xa50807e3, 0x82116737, 0x1a3eea45, 0x38ffdeea, 0x454cb851, 0x868f5444, 0x0740333f, 0x4de7b877, 0xc81b402b, + 0xb728dc5c, 0x579340c9, 0x3f8610db, 0x191fa163, 0x440f8821, 0xddc2e79b, 0x6491cb0f, 0x5f154b0a, 0x5a42192b, + 0xd3f09ae4, 0xda86823c, 0x6e29557e, 0x2b378f8b, 0x03b8c397, 0xb55013df, 0xa5ae105c, 0x935e1797, 0x3516361e, + 0x57b6c2aa, 0x5eee7d89, 0x4056698d, 0xc245f489, 0x0508f9cd, 0x4c2d3b22, 0x96b7a6bd, 0xa2cd3e6c, 0xa4bc8ac7, + 0x0cf6d81b, 0x639dc0a0, 0x554ef282, 0x5e29ed78, 0x25e3c0be, 0x3ec26f52, 0xe82b5bbe, 0xa7fd9a74, 0x81ea8627, + 0x7f291cf5, 0xb3c303b1, 0xdf4ddcaa, 0xbbb98d4c, 0x22ecdeb2, 0xb3c4fee4, 0xd26b51e4, 0x6fc51df4, 0xde1f442a, + 0x33c8b621, 0x6117dd1c, 0x752abce5, 0xd296e8b3, 0xa9761a21, 0x490d55e3, 0x570c8501, 0x8e16f40f, 0x36c8cb6d, + 0x573db35c, 0x1fe293af, 0x7ba3d2a5, 0x08577e8e, 0x6f4c71ab, 0xa409cbf3, 0xcc964b4d, 0xed75306b, 0xb0eed913, + 0x5eb73644, 0xb60eb53e, 0x608c4ef9, 0x23ada907, 0xd170cb5f, 0xb67b0a94, 0xe6462e92, 0xbd62c746, 0xf2317800, + 0x4c8b578b, 0xd2bd319b, 0xc86bade1, 0xd46d799c, 0x392731f1, 0x650711f2, 0xea6b6c68, 0x1ddadda9, 0xb6d334e5, + 0x7fe3a131, 0xb4a0f655, 0xacbc1389, 0xb951d75b, 0x1c900329, 0xa925bbb5, 0x9bfdd166, 0x705d7d6b, 0xdea1558b, + 0x8c183ed1, 0xc947be52, 0xb0fa51a9, 0xaac1e22d, 0x782efaf0, 0x0baf6dab, 0x282f5a37, 0x96ab1bce, 0xab269c63, + 0x6cb79d13, 0x84ad7605, 0xf67f7922, 0x9c02fb01, 0xd9a149ef, 0xc5b3d8d8, 0x52dfc708, 0x3b186a86, 0x21253bda, + 0xefcf5ff6, 0xb948a001, 0x16132cfd, 0xc4315ce6, 0x091ea122, 0x7dd6a12b, 0xe9185fba, 0x87275c5d, 0xb78bf2b2, + 0xe2a97861, 0x23178cfe, 0xed8ec029, 0xd8aea7ff, 0xc06cdc61, 0x25b71788, 0x51f1b8cc, 0x034090e1, 0x560c1293, + 0xd2d04c71, 0x1169266c, 0x07897436, 0x31c1851e, 0xfbf204e7, 0x39a245b6, 0x9bd3f3e9, 0x88db4c74, 0xf5a92433, + 0xe67d4b42, 0xe4ee2eee, 0x7484555a, 0x3e2947e9, 0x51a418ae, 0x4bb72dd6, 0xd16caa95, 0x859784a0, 0xf337adaf, + 0x5cbbf24e, 0x8329bdd6, 0xac6927ec, 0x494fc206, 0x4aa48e51, 0x049dd05b, 0x1693adb6, 0x248d63f9, 0x0c283968, + 0xbbd06063, 0x72979c03, 0xbfcea497, 0xb25f6070, 0x60a513fd, 0x82ce746e, 0xabea8bed, 0x7423b3e2, 0xb6e284b0, + 0x2e284ce3, 0x16447567, 0x1267fa79, 0x0940c243, 0x0b90fe49, 0x3fb51d1a, 0x9e6b4b9a, 0x633eec41, 0x93daa290, + 0x3e975c85, 0xbc5b1e34, 0xc38f19ac, 0xa45c98b9, 0x83948d76, 0xde735d04, 0x58106c56, 0x784e2881, 0x9c23ee3a, + 0x33b93a46, 0xa33119a6, 0xbd6f976c, 0x0c620315, 0x13fa68f2, 0xbd52fb9a, 0x42b1b251, 0x05edbe2c, 0x10978e47, + 0xbbf7fa99, 0xb39bdd3d, 0x08b268c9, 0xa74f36c6, 0x039fc15d, 0x52d58f1d, 0x01bc7bb7, 0x71d5994f, 0x076463b6, + 0x7b753969, 0x8a68e049, 0x20746f7f, 0xbfa20bff, 0xede54a09, 0x5c9057f4, 0xcaf67a77, 0xf48c10bd, 0x13aed74f, + 0xb49e8fcc, 0xeef11bf4, 0x6aaa2f16, 0x4c14bbf6, 0x63847919, 0xf943371c, 0x9b6c347d, 0x147cbd11, 0xf8dc98d0, + 0x0e17a03a, 0x6cc67930, 0xcc763a0c, 0xaedb68cd, 0x32971941, 0x552e342e, 0x821bc31d, 0xacaea884, 0xbe993268, + 0x90972ff9, 0x9860a1bf, 0x08dcb2ba, 0x509b71dd, 0xff074c2b, 0xa24b079c, 0x33eb9724, 0x4d671c8d, 0x32610572, + 0x1b7cb62e, 0xb522bf62, 0xf9070347, 0x087e1477, 0xa248bee1, 0xe5e36a2a, 0x1c50c797, 0x75569e05, 0x8a675e08, + 0x7c71a6d9, 0xc92c529d, 0x0f25a472, 0xecd5af67, 0x5d272342, 0x0a051621, 0xddc1fbd1, 0xb456fb5b, 0x2ad55273, + 0x9850c05e, 0x8a74a760, 0x014b8260, 0x8231d6a6, 0xd2a0f3d0, 0xf95c8c26, 0xacfcfad1, 0x2535de61, 0xaa82b703, + 0x6c57ef5d, 0xda2796fe, 0xdfa61507, 0xcbf11ea6, 0xeb25a6e0, 0x03c90aa1, 0x43206803, 0x3389603c, 0x91446ecf, + 0x5d718cf7, 0xd5805238, 0x13f12150, 0xf70a40c6, 0x0e5a839b, 0xdfe4ae27, 0x5b017655, 0x69d73f0f, 0xc217d9d3, + 0x8b8d3cc5, 0x8a6b0e0f, 0x55fea4b9, 0xb88ae82a, 0x9f95c95e, 0x9c2e382b, 0x814e3d19, 0x0b77a2fc, 0x81097017, + 0x6170674a, 0x36e8ffec, 0x0eefa434, 0x7307a7bf, 0xa118fa71, 0x6c3271ea, 0x78f3583a, 0xa1980f2d, 0x5b5c88e3, + 0xb4cfa886, 0xc031c4ab, 0x2497f828, 0xd347d7f4, 0x979cd7c7, 0xc5aaa909, 0x4774ca83, 0x3311ee45, 0xcad78c5c, + 0x0c3a15a4, 0x78848e0f, 0x5bac3ed8, 0x3017ed8d, 0x17a99c74, 0x067817fd, 0xfba3d52c, 0xa9527299, 0x14d3b4bc, + 0xcb2ad803, 0xcaa4cd7c, 0xbfb16e4b, 0x1224d386, 0x8048cd0d, 0xe0068168, 0x327ac8db, 0xb2f43d85, 0x6ad5d975, + 0xc24383af, 0xef9a8c6f, 0x2dde7954, 0x3bfd1997, 0xb12e4740, 0xa936db96, 0x3d33ba8b, 0x330d4d74, 0x3c9fe893, + 0xd988ac0d, 0x88004666, 0x081892e4, 0x4d0e29ac, 0x72f40cd5, 0x19959e6d, 0xe4f194a0, 0x72194c1b, 0x3eacb7bc, + 0xb41185f3, 0xe0f144b6, 0x0a93364e, 0xd08f12d5, 0x7afed49f, 0xe56c578b, 0xec2602ff, 0x77cf9559, 0xf744cab3, + 0x02cd7596, 0x2b43e35e, 0x634ac8d8, 0xb4e1c794, 0x87895d02, 0x4e76f34f, 0x9cd30326, 0x103ee41d, 0x93f796f6, + 0x01b7264c, 0xdcb81bd9, 0xb8c9523f, 0xa5e7644d, 0xa003c933, 0xd92a190f, 0xa22dad62, 0xd59dc8d3, 0xa1b33912, + 0x012369b4, 0x7a06e61a, 0xba07bec9, 0xaf116736, 0xab18ac57, 0x941dc353, 0xf14d7fe6, 0x5a0e4779, 0xe4dcecdb, + 0xbd2610d4, 0x443328ac, 0xbff6bea8, 0x79e9054d, 0xa6591b51, 0x57e210ad, 0xb54e1e32, 0xe92c894f, 0x4164dca4, + 0xdbab1d13, 0x028b9dd6, 0xb84df8f6, 0xf53b8d3f, 0x1357b750, 0x8101cf6f, 0x203c90b0, 0xc5c71baa, 0x957f060c, + 0xd9bec6dc, 0x21bc979e, 0x6d6f3b78, 0x04f5c9aa, 0x496f7828, 0x7ce6f9ba, 0x2153e280, 0xe02019cd, 0xb855a88d, + 0x681c946c, 0x7df32494, 0x414c0b0c, 0xe2a3dc23, 0xb488166a, 0x16fb30d0, 0xe78108c1, 0xe6137600, 0x208ebc48, + 0x9f335b15, 0xc22be434, 0x00618b3a, 0x61ff8648, 0x35458ac3, 0xf3158f5e, 0xfff80d2e, 0x5f088bed, 0xf2fffead, + 0x2c4ee220, 0x1f4901b0, 0xfd3c5a51, 0x3ea35f28, 0x984913eb, 0x7468d2e1, 0xd31de946, 0x5f17c0fe, 0x2508349f, + 0xec6fb995, 0x20e4710b, 0xe42a2717, 0x376dc5c8, 0x7a0a10d6, 0x3026d5f8, 0xc2e62662, 0x91fdca2d, 0xba86fe1d, + 0x0bbe9a37, 0x7f6eec66, 0xd11ac44e, 0xd772df0c, 0x2c94dafa, 0xb1e53735, 0x54b09a68, 0x94e0c0fe, 0xb2ae9a5e, + 0x9f926137, 0x97ff8136, 0x05432281, 0x75df837b, 0xc8c26b2d, 0x75419132, 0x5afd9819, 0xe0d8bc46, 0x557446fd, + 0x3fb9f260, 0x8bd43ecc, 0xa81eb27e, 0x90445135, 0x7c27f351, 0x7109e637, 0x343dc1f6, 0x8c1c0897, 0xdd730f6f, + 0x902ab7a2, 0x87870586, 0x66c1ad76, 0x068e3caa, 0xb0afeca5, 0xab802336, 0xc5d40303, 0xc1d54519, 0x10b3456b, + 0xcff63303, 0x45841a1f, 0x8266ee69, 0x5e477549, 0x35eb4767, 0xaa844369, 0x07df62fb, 0x0ad11c5e, 0x6ea0a662, + 0x3bce2e84, 0xd9ba0984, 0xa0c9a403, 0xb428bd10, 0x07d2c29d, 0xd802c469, 0xb2a1dee0, 0x5176e0f9, 0x4e08f2b0, + 0xe95632d7, 0x803b8ecc, 0xc4d5f7e0, 0x4c78cdc5, 0x589c7608, 0xc29f9b84, 0x5fc4b2f2, 0x1b5abf2d, 0x0feb5fae, + 0x2b7f79c2, 0xb95e1ea5, 0xcd5d380b, 0xd78b4a5a, 0x2b6db934, 0x7d82b225, 0xc94c0255, 0xf31204e5, 0x3c0987b1, + 0x563173e0, 0x98890881, 0x236291fa, 0x7f7273b5, 0x642e65e8, 0x629b52ff, 0xb7828ab4, 0x690a97c7, 0x25aaabbf, + 0x2ffc57b7, 0x86ccc0e6, 0x65e1a0b5, 0x725c7cee, 0x53b43917, 0xda7adf13, 0x63374e8a, 0xf1a32121, 0xa415eda7, + 0x180a0a37, 0xfd32d093, 0x42858a04, 0x94124829, 0x9b4d0f93, 0x0ee7b2d9, 0xffb90385, 0x044162c5, 0x1fb6d4dc, + 0x9b7da78e, 0x8adef73b, 0x8789aa81, 0x786e70e5, 0xeaa1b1ad, 0x0354737e, 0x52f2e760, 0x3c2407ef, 0xb0a647df, + 0xc63e4e71, 0x6c3bd216, 0x26f67661, 0x9835d97d, 0x454f68b4, 0xe1b02017, 0x27e05ce1, 0xfb523263, 0x493c0f6c, + 0x174208bf, 0xdc80e366, 0x60739d51, 0x1e93dd5c, 0x340211e6, 0x7b5480f0, 0xe7bfd749, 0x3e3382bf, 0x3de9cc00, + 0xc67af91c, 0x11f046c0, 0xc3f802da, 0x3b3971cf, 0x28517c41, 0x5126bf58, 0xedb99297, 0x5e2fb3c6, 0xdf3fa701, + 0x4cbe3310, 0x111d1276, 0xdca80532, 0xc2f06475, 0x678219d4, 0x688450ec, 0x7bdf8f23, 0xcf17eb89, 0xdfd8a329, + 0x88966b71, 0x9b40fe7d, 0x20efd9b9, 0xef76af25, 0xaf545b68, 0xa3a9c06a, 0xf265a3e5, 0xcec9f61d, 0x9389379a, + 0x5a4dfc41, 0x3b2f8377, 0x5dc3a142, 0x1bbc6839, 0xb8ab47dd, 0x53bd1574, 0x0be2ace4, 0x19b73dc4, 0xa96debb7, + 0xcaa3700f, 0xd454e613, 0x51528f23, 0x9121e7b6, 0xa9db2a86, 0x0d8b5288, 0xc4ab9264, 0xe406a4dd, 0x3f339572, + 0xb23c2669, 0x5e2dc667, 0x46c539dd, 0xe933c4f2, 0xe87b1c01, 0xbd594485, 0xc71263b2, 0xa561b894, 0xa1133681, + 0xe0dbe392, 0xfae81be9, 0x6d7f9098, 0x5585dec2, 0x70d23b9d, 0xf58769c3, 0x668bb34e, 0x0d9ec1df, 0x8d9c48e9, + 0x1d141c14, 0x18993189, 0x6140473d, 0x6e9a2f06, 0x899bfa2f, 0xfa1a329f, 0x4c5c454d, 0x86e67cd7, 0xb9279db6, + 0xfa0b3993, 0xbcfc2381, 0x68623143, 0xfbf2542c, 0x7c53dc6b, 0x43922d4e, 0xe86a1c0c, 0x63b2dbd0, 0x74fc8de3, + 0x9aa7e828, 0x68036489, 0x25475627, 0x0e922ce6, 0xbd41a86a, 0xd2ba8404, 0x8fa4764a, 0xf0654616, 0xc2c679e6, + 0x14e6f595, 0xb2056b86, 0xcd632cb3, 0x39881d5c, 0x84b29c96, 0xf407fe7e, 0x4d171f28, 0xe8540cf8, 0x780de250, + 0xec89dbcb, 0x4cd137a5, 0xc359c33a, 0x9938f5e8, 0x001f0df7, 0x8fe0c213, 0x6dd96e68, 0x7206c692, 0xf1a8d38c, + 0x482d8d51, 0xbfa52d28, 0x20c6a1e7, 0xee05cb9e, 0xc9f742d6, 0xfc83e090, 0xdbb1e22e, 0xf79c8b2b, 0x23b0c2d9, + 0xb8079be7, 0xe9093cd1, 0x5d931c32, 0x1f3194d7, 0xc6011d8c, 0x8de56ba9, 0x0c18c2d0, 0x5aac1db7, 0x871baa0f, + 0x8ffb49f9, 0x2165ff73, 0x5b33156a, 0x2ff9f42f, 0x0ee6fbaa, 0x1d23dd55, 0xd6e2b0b9, 0xd1ddc3fb, 0xb04abb10, + 0x26db5f77, 0xd230b509, 0x7b93ed98, 0xa937754c, 0xfe44508a, 0x5076fa4a, 0xe7004650, 0x12cb1c9d, 0x2af958d5, + 0x3df33266, 0xcb69a235, 0x296f1c37, 0xf20c092f, 0x02079956, 0xc1d2fa36, 0x3ed2588a, 0x06541a40, 0xf42bf2ed, + 0xe4c712de, 0xc2780944, 0x9dd9a9a1, 0xb8b11c26, 0xf9dbee8a, 0xd6c458bd, 0xb8f8978c, 0xd633173f, 0x3eff008b, + 0xd8183579, 0x2530bb92, 0x78de36c8, 0xc3866cbc, 0x19e27b45, 0xd8543849, 0xaddc7807, 0x56001944, 0x295532b0, + 0x8cc7c951, 0x42a116e0, 0x7b9210dd, 0x0ef27710, 0x9e3545d8, 0xd4272867, 0x578809f0, 0xc4afc2cc, 0xf9ddee77, + 0x47506c0c, 0x99eac4be, 0x8c0ea977, 0xe1d1cf64, 0x066733ae, 0xafc718ac, 0x507c1b9d, 0x5af11fbd, 0xd4249ccb, + 0xb781d0d3, 0x0c59ff99, 0xf57c0a8f, 0xef8e8a2f, 0x599769a5, 0x1938870c, 0x47d34f8e, 0xdf354069, 0x6797a561, + 0x6dc39350, 0x4b8c54ac, 0x9dabff33, 0x49c43d00, 0xb3ec0323, 0x88d997fc, 0x8c920a57, 0x28f6e061, 0x110ea012, + 0x07563df8, 0x92d1fec2, 0xeae8c957, 0x7fb6ee58, 0x60149079, 0x037db497, 0x48cb84d7, 0xe892e97a, 0x9780f5ac, + 0x040b036b, 0x9d0c96c7, 0xdfa63040, 0x562689fe, 0x7d217435, 0xfff50db9, 0xd8935d47, 0xf3a2dc3d, 0xa5abade1, + 0xd6c7e7c1, 0x7a11564a, 0xe5b9bdea, 0x13300bda, 0x3da59985, 0x113284f7, 0x3fe72fc7, 0xf6eef4d9, 0x6e398655, + 0x6b54e283, 0xf9f7f409, 0x52f1a014, 0xa71331e5, 0x83ecb979, 0x84bcea02, 0x6a9ed26c, 0x6dd251bc, 0xfbf5405a, + 0x2bf565f6, 0x4ada44c0, 0xdec8aef8, 0x2803ac94, 0xc1c26f75, 0x1276cf2b, 0xded3a64e, 0x9f278b6e, 0xf25cd6ce, + 0xb405c04c, 0x832d3c06, 0x5a803f77, 0x5a78a27e, 0xc6000a3c, 0x78ff4bdc, 0x01febdfa, 0x93b386f2, 0xbde1ffb5, + 0x311c8aca, 0xa98b1892, 0xcdde594f, 0x945f1031, 0x07ea5b07, 0x46e714b7, 0xe267dc05, 0x63cc70e7, 0x745c816e, + 0xc6ea1d9a, 0x42a3bc62, 0x0ee3b13e, 0xcce0dd70, 0x61aaff5f, 0xbce7b968, 0x1db2a55d, 0xa366dc64, 0x8f7e94e5, + 0x77e9c859, 0xb3680fcd, 0xd49f7e7c, 0xcbcccdef, 0x64a109db, 0x4e14e137, 0xea2e94ac, 0x9122cd44, 0x84b8dd40, + 0xa9f39cc0, 0xd7013eea, 0xbd6591e7, 0x8533d475, 0x648eb194, 0xd9591132, 0xf20c1053, 0x3075e226, 0x5b9f7523, + 0xd4ed3552, 0xe40fdb07, 0x288be781, 0x2861a32b, 0xe2e4cfe0, 0xb845ed5a, 0x06c6c498, 0x3aebd169, 0x15602533, + 0xb352c935, 0x5c71abc3, 0x9cd7f73a, 0xee01d692, 0x92fa2d17, 0x4c9148f5, 0xf73607df, 0xc2e7a067, 0xa1f0c87a, + 0x807a4209, 0xa452bab3, 0x0c136b77, 0xc4c8a7f5, 0x23e9ddec, 0x0012891e, 0x2eed1a7f, 0xb6423264, 0x1db426bd, + 0x45e3818a, 0x0d9d64a1, 0x0fbe6d29, 0xcb4b8ff7, 0x84e672d6, 0x703191b9, 0xdbe0e8dc, 0x84f984cc, 0x574ce3ad, + 0x3659d095, 0x9af2f4c4, 0xba9ba968, 0xc85cea5a, 0x8859db00, 0xed8d323f, 0xbe363451, 0x9a54b864, 0xfdf2de90, + 0xd1b2ef16, 0x1668e3f2, 0x73c76291, 0x8c72690c, 0x4f6a13f0, 0xaf8bf5f4, 0xb2adeb70, 0xd9868de2, 0x7dd9624f, + 0x7fd7211e, 0xaf6ba62f, 0x329aa5f4, 0xebd68d9d, 0xd5b250fc, 0xd6cfef56, 0x99350847, 0xe18c6939, 0x4d5a2802, + 0x772c6651, 0x4ac752f5, 0x5dacdbfb, 0xca02c8c9, 0xd1dfa3b4, 0x69b01207, 0x79ef059c, 0xdbc05ab0, 0x6eafb8bb, + 0x40ef1e82, 0xf95d433f, 0xb6720fba, 0x97d62984, 0xdae00174, 0xc127aba8, 0x619cd54e, 0xe8445dee, 0x8d194c2b, + 0x525657ab, 0xc74c2c04, 0x252622cc, 0x20ad8861, 0x74916f41, 0xfde3a178, 0x18516813, 0x1414c7d0, 0xa907d756, + 0x8b5a440d, 0xf9dcad9f, 0xc519c15b, 0x586f78af, 0x7193d9d5, 0x562c38bb, 0xc5662981, 0x4328a883, 0xd680fc0b, + 0xfc0d4d0e, 0x8bd7f1ae, 0xdbc6965b, 0x68685540, 0x164b02f8, 0x74b4dc07, 0xb7d4a0f1, 0xebd5fd56, 0x1d0ea678, + 0xf9dd4070, 0xc788b09f, 0x74fec877, 0xb408a62e, 0x39ac839d, 0x43bce60d, 0xba7d7ee4, 0x13ded1a0, 0xe9900fc6, + 0x90fcd69b, 0x15aaec1e, 0x1cb87ce4, 0xcabf7b6c, 0x131c812d, 0xa6c97f6c, 0xc8ae3a0e, 0xc9e61c7f, 0x76be98b3, + 0x438707b0, 0x7642f5fd, 0x2c817c4d, 0xe3c3da97, 0xd9fb968d, 0xa1b6158c, 0xbdc9fb20, 0xccce87ae, 0x7c48769c, + 0xe05d6aa8, 0x50258712, 0x88a93b36, 0x447ac2d1, 0x30bd79fd, 0x53c34e82, 0x3818acfb, 0xfb42dcc0, 0x6d72eefb, + 0x1260b78b, 0x1be9f3fa, 0x0bd1b178, 0x9b1efde4, 0xedaca863, 0x6b358511, 0x12362f74, 0xf59dcf8c, 0x16ed38fc, + 0xd0e4ffdd, 0x0c08a091, 0xbade0b1a, 0xd2cbfe6c, 0x67429814, 0xb514d741, 0x150a8ad0, 0x4af2f925, 0xd0c77810, + 0x8fae68f7, 0x9dd201ef, 0x45fbd787, 0xf915f2f8, 0x7eb0c0cc, 0x0bd606b9, 0xe9102354, 0x5530eed9, 0x8c47e0dd, + 0xe51eefe0, 0x59139f20, 0xd3e576cc, 0x4285abc5, 0x7d279416, 0xd9851b98, 0xcc514699, 0xa5bd389e, 0x2fee4d0f, + 0x1917e127, 0x6f6c8b39, 0xf8678bb8, 0x69b3bff6, 0xd2beaee9, 0x8d3fd5c2, 0xec53e2dd, 0x853351af, 0xd0bb2737, + 0xd92bf402, 0xc9ac67ed, 0x0b818a9a, 0x5f7c0de7, 0x970afb9e, 0xee0d7533, 0x33e8ccdf, 0x3ca3b142, 0xeeffefa9, + 0x93f02cb1, 0x36d92183, 0xff86b055, 0x39536969, 0x16bb3036, 0xc04cb018, 0x7421818c, 0x4735b17d, 0x1a8db2e3, + 0x80fcec02, 0x6a33e1af, 0x328c8c4e, 0x1442ac3d, 0x3d34b59b, 0xa54b4d73, 0xb18bc537, 0x0cf644c3, 0x44ac1f59, + 0xae572ab7, 0x3e41b750, 0x21adadc8, 0x2435c763, 0xeafba31b, 0xd89e36f8, 0x171ff86d, 0xf98e44e5, 0xe60a1d9c, + 0x50ead06d, 0x80121a17, 0x0e4b423d, 0xa7e7ef3d, 0xd6cb8b37, 0xd09b2c5e, 0xe1f898b1, 0x9bc11f1f, 0x8056b02a, + 0x957b21ff, 0xa4f7d5f3, 0x9fcb1380, 0x848eda0f, 0xd7270236, 0xb10be2d8, 0x6bf112df, 0x0463d786, 0xe5e9beb2, + 0x1161d061, 0x6e3573db, 0xebdcb088, 0x1eed039b, 0xc700e74c, 0x0955f7b3, 0x4726c064, 0x2f28c0d2, 0x9d28e280, + 0xa50e6bec, 0xde02780d, 0x8ccb0e24, 0xb9ca93a5, 0x10b6ca7a, 0x968aff70, 0x20a1dff4, 0x60202fe8, 0xf05bb896, + 0xd5c106c4, 0xbebf482a, 0x88bbbeb3, 0xeb599fd4, 0xf6bcac09, 0x17ed851b, 0xb8e1830a, 0x3e5fd1e3, 0xbe23721d, + 0x98df5de9, 0x580cc4f8, 0x85a19e9f, 0x8e0ffd2f, 0xd9f4fb96, 0x55a63837, 0x946c2ed0, 0x69793839, 0x04b33d39, + 0xc38677b3, 0x20e68985, 0x912d719c, 0x055d516e, 0xb1d25d72, 0xd8ff6ad8, 0x0f76eade, 0x7ebfa48e, 0xa8fa1c54, + 0xf4a20c71, 0x318d2edd, 0xe974f0ab, 0x058a409f, 0xa955c0d3, 0x8a8732bd, 0xecea666f, 0x82274b1a, 0x8c6cae0c, + 0x4866dbc3, 0x41d0b738, 0xce7f4e97, 0xb00abe00, 0x64c72ff8, 0xc90b3e14, 0xb5ea63c1, 0x9d56d3a9, 0x9232c267, + 0x12ddd8d5, 0xad1b5d3d, 0x79b3e0e9, 0x45a9514f, 0x2a4e3603, 0x1d6bced6, 0x7d0f676b, 0xe8d66ddb, 0xdf2db555, + 0x0d09e912, 0xc98d9ceb, 0xcb31a755, 0xe14ddf31, 0xc01a33c9, 0x3188f612, 0x255711e1, 0x5925a020, 0x4e04d965, + 0x9b690ba1, 0xb9034045, 0xd19f0140, 0x32d04689, 0x4c10ea0a, 0x44493edb, 0xfd2a987c, 0x069e7e29, 0x35fd28f4, + 0x8ef33e2f, 0x877ce06f, 0xa75ad06b, 0x021ca9c8, 0x7bc3881e, 0x013939cd, 0x2a1fe86c, 0xa4cd49dc, 0x839d3e09, + 0x1f73f042, 0x9dfb8e54, 0xc990ea4c, 0xe22026c6, 0x8efcc017, 0xf8ad84ba, 0xbb24c637, 0x2e6e82ff, 0xa41966dc, + 0x31ba1d26, 0x9d658b1d, 0x21b01f6e, 0x189f4e61, 0x926b29cb, 0xe3bfe617, 0x6c9d4ffa, 0x62b79a5f, 0x87a840c8, + 0x205522d9, 0xe1ea9398, 0x16365cb2, 0x28c1090d, 0x1a2c36b8, 0x6520e4ce, 0xb347987a, 0xae26c416, 0x48664780, + 0x6bba2d92, 0xcfce73f2, 0xcc8ea236, 0x74488d13, 0x38078f12, 0xb9a0660f, 0x3bebd34c, 0xffa98988, 0x7f2aa305, + 0xf190ee99, 0x9f85a5e1, 0x9f998726, 0x45c09588, 0x846edfbe, 0xc7d26607, 0xd2ac5d06, 0xb24a14b1, 0x75876b78, + 0xea25b2d6, 0x85cda3ff, 0xb286d260, 0x7363244c, 0x547a05bd, 0x4f585915, 0xb9f3f1fd, 0x784afe99, 0x86fd37fc, + 0xcd982cef, 0xb9f4ecb9, 0xc52931f9, 0x860efc40, 0x9ae61a8b, 0xd53785c5, 0xdc1da0e6, 0xae69dfe0, 0xcaac47de, + 0x21bbe3f3, 0x39e19fc9, 0x464f4364, 0xd1b333b2, 0xdb416f56, 0xb304f8d5, 0xd1eb5254, 0xbb65ecc7, 0x9bcfc0f0, + 0xf442ccbc, 0x86b9ba7f, 0x5d9b72c4, 0xc8b6d4a0, 0xcd55d7ce, 0x29000059, 0x0d9a1e2d, 0xeb004b6b, 0x34d1219e, + 0xbdb93311, 0x8850fd3d, 0x7fab41e4, 0x69e8789c, 0x484dfb3c, 0x480ba9d2, 0xeca5f09b, 0x7271987c, 0xfecf5f6a, + 0x921d711e, 0x193a820a, 0x55cb9c14, 0x8ab4993d, 0xb5fbceba, 0x64eb4256, 0xa0767373, 0xf3dc33bc, 0x890cdaa2, + 0x84a75ce6, 0xc73c4e49, 0xd316823d, 0xbcc35505, 0xb139dac3, 0xd5ff9427, 0x2a7d703b, 0x62332d76, 0x4ec95562, + 0x621fcdc4, 0xaf761f24, 0xa4bbc72a, 0xb28a22be, 0xfdc2257f, 0x5d63c87b, 0x8b6a4f20, 0x5c253136, 0xf1b59491, + 0xe010ea65, 0xc4637aed, 0x68ca4b13, 0x66993b5e, 0x6080babb, 0x2ec6add6, 0x815c87b3, 0x5a1cd422, 0x0f1df9c5, + 0x97d698de, 0x134ca41b, 0x8d0c111b, 0xc8e5229d, 0xc601deca, 0x88a4b39d, 0xb7a016cb, 0x25b79593, 0x8f891569, + 0xd6050d9a, 0xf8284ebe, 0xacd75653, 0xee2ae0b9, 0xd5a16c26, 0xf1425507, 0x660f1e13, 0x54d7d67d, 0x421e992e, + 0x3ec85827, 0x68fa3015, 0x61e10bf8, 0xfe44ed6d, 0x2a6daba2, 0x614d9ec7, 0x443d3ce2, 0xc9eb3db1, 0x5c86210d, + 0x85a7e0bf, 0xd971b39c, 0x03895001, 0xc25385ad, 0xe42ba4ab, 0x006a7531, 0x5097774f, 0xc2e2c061, 0x0f8a28af, + 0x27fc9008, 0x17deb8b7, 0xfbd7995a, 0x07e2a6b6, 0x3e9ba524, 0xe1270487, 0x9519927c, 0x01939c35, 0xfd940130, + 0x61596082, 0x8c1a7241, 0xc047fe24, 0xdf5e2374, 0x46f90043, 0xd884813a, 0x31c31cd9, 0x5c5b8332, 0xbd44d809, + 0x7305a7eb, 0x459cdb84, 0x6923ed1f, 0xdda33754, 0x5f085054, 0xf6126ca4, 0x7b81d3a8, 0x2d30f3d0, 0x982a4a28, + 0x3bd11a47, 0x657a28ce, 0xd805c733, 0x779c5a0e, 0xbc82ae25, 0x54531d34, 0xe9283566, 0xbb9629dd, 0xaafaca8d, + 0xe508c6d1, 0xf9e00c44, 0x309bb498, 0xa8646921, 0x179a9e7c, 0x1ba85cea, 0x235635a4, 0x56c7e215, 0x7eeeaa12, + 0x619d77e0, 0x591b329b, 0xc7dc13f9, 0xd2721514, 0x3eec2879, 0xe75dd6fb, 0x9aed1400, 0x5d216009, 0x433c442e, + 0x9570ff59, 0xde94df7c, 0xdd95fd88, 0x9a47ff45, 0xb199f469, 0xe73853d9, 0x4979b707, 0x292fb9aa, 0x1824bde7, + 0x001a4730, 0x26c12b33, 0x9a87892e, 0x9b16f22e, 0xb250e3d1, 0x7a6e6251, 0x4c6c3a43, 0x5de664be, 0x7f6c1504, + 0x1618eae9, 0x0b14b37e, 0xa7a3355c, 0x78ef9fb1, 0x449344d0, 0x704418e3, 0xe1448fc0, 0xd258e91e, 0xc22cab94, + 0x3c6ff22d, 0x35f9f052, 0xee2077b3, 0x62700bb8, 0x168c33af, 0x66f3b0a1, 0x1b0ce124, 0xe0d2cf32, 0xc8a19df1, + 0x25160760, 0xfc27742b, 0x0cf11276, 0x454334af, 0x526b531d, 0x9d1e0992, 0xcad704e5, 0x00f5b794, 0x9e3d3864, + 0x8b4c1145, 0x818db265, 0xc92307a2, 0x610000c3, 0x9551de3b, 0x2b6e0d90, 0xe6293cbd, 0x20437556, 0x9dfa52ff, + 0x0ecd41db, 0xa2cb13b3, 0xadba7125, 0x269646ef, 0x0875d439, 0x8f3e3083, 0x3bbf2a4e, 0xc4516daf, 0x78bd9a1c, + 0x239e87cb, 0xe906aeec, 0x4f5038b7, 0x113c7c71, 0xf0684f00, 0x4b580128, 0x785a9f8a, 0x8761e01d, 0xab1e33d0, + 0x5c5501e0, 0x57ffa277, 0x9c70fd54, 0xcf7910c8, 0x8e184397, 0xd60b5ecb, 0x05189822, 0x45583558, 0xd40bba5e, + 0xea092aff, 0xad8615c6, 0xfa9dac79, 0x9c2b2a39, 0x7ad41114, 0xe69fedce, 0x6c182aa7, 0x1dbe21b2, 0x3656c451, + 0xf6549b2a, 0xa872b49a, 0x06a53a34, 0x09065c18, 0x97e00893, 0xf5be10ac, 0x2c34023c, 0xe6356ec4, 0x6a9d8d73, + 0x56d7d6d9, 0x51e40121, 0x89dbab2b, 0x706737c7, 0x2c2aebe4, 0x01a6d4aa, 0xdac4c205, 0x95629a28, 0xa41b30c1, + 0x9cc70fa3, 0x7e86ac0e, 0x6667e48f, 0x7b8d7ee6, 0x92c5cc2b, 0xe1bee801, 0x7195343c, 0x99d30729, 0x86c79780, + 0x9530c0a6, 0xa7a2f3c3, 0x0331773b, 0x2025bc54, 0x4a3c4767, 0x51db7597, 0x2ea5676f, 0x65662722, 0x352de1a9, + 0xfc444c9d, 0x1285fc5d, 0xe0c39b4f, 0x74f1231b, 0x007b726c, 0x82635f2f, 0x29dc91c8, 0x570e7309, 0xe1a4bdfb, + 0xee9eebcf, 0xe33fb25e, 0x828830a7, 0xaa81a66b, 0x19b72162, 0xdcb6aeba, 0xe0be857d, 0xd1e41a0f, 0x6bd760a7, + 0x87dccb05, 0xf4f4c858, 0xd2e2e07c, 0x5ef0515e, 0x04a763d7, 0x452352e0, 0x23d2ab67, 0x18c74003, 0x8902c125, + 0x2ba08cfd, 0xbc2b63b9, 0x88a97873, 0x3840c4c4, 0x2e68d0b3, 0xd494869e, 0xef3354b7, 0xeb2b81d9, 0xbba99703, + 0xc061349e, 0x1eed5688, 0xc7490ad4, 0xbc186ce0, 0x3957602e, 0xe8946d54, 0xed64bff8, 0x42df9dd1, 0x2ffff285, + 0xbb11a735, 0x1f283854, 0x78faed34, 0x7da27220, 0x041510ea, 0xc7bf2f74, 0x9df7a99e, 0x97524074, 0xae45a211, + 0x3f92de64, 0xa0c8add9, 0x81670b32, 0x897b7002, 0x00f71e0f, 0xde750387, 0x887d2018, 0x80771138, 0xca0deaee, + 0xa716127e, 0xbbc7bcea, 0x381ae18f, 0xf606472f, 0xb25d98d2, 0xd3939ad6, 0xcadc3a7e, 0x21b4e9f0, 0x66b0ec7d, + 0x83fd56a0, 0xbb5a9b9b, 0x9854400a, 0x6659dbcd, 0x8468a767, 0xda664e00, 0xf792860a, 0x56b82ca6, 0x77fb57f3, + 0xe26f6f4c, 0x857dfb32, 0x1a161ac8, 0xb4b4789c, 0x2f61c594, 0x419c8dec, 0x31a1a00a, 0x07d5c524, 0xf9b59362, + 0x2c01894c, 0xd2c5578c, 0x2459ae26, 0x1da0809a, 0xb6075cf6, 0x5239167d, 0x987a0625, 0x79160ddc, 0x6f71ac4e, + 0xc182864f, 0xa480bcd9, 0xd4a09515, 0xa963d8fa, 0x58cce99a, 0x37ebb6ef, 0xec5cc1ac, 0xb6f60712, 0xb89e9c16, + 0x7c35b973, 0x2b299f6c, 0x73020d50, 0x1954907b, 0x77c59b72, 0xec1a523d, 0x4162655c, 0x2acb2c3f, 0x477850b9, + 0x75df2515, 0x15f8473e, 0xc7158bd4, 0xde198d5e, 0xb267b76d, 0x2795e89a, 0xd1db8302, 0xdf602e4d, 0xd994fcfe, + 0xfb254238, 0x75e1bbd5, 0xc0f98d17, 0x9ebc4421, 0x3f2bba1c, 0x76c12ff5, 0x42842613, 0x3b5b0951, 0xf04871f6, + 0x5d195e69, 0x7b9bcd64, 0xf7a5d74a, 0x4f6c2ce9, 0x83a06aa8, 0xf83f0ed8, 0x05c459b0, 0x3001b9a4, 0xf0819173, + 0x8628a33e, 0x1b901cb3, 0x254a6215, 0x4b40ae37, 0x63cc6fe6, 0xe751de71, 0x65f2e9b7, 0x582ab09e, 0x107917ab, + 0xaf9a54c3, 0x213e8bf3, 0xe685f3bd, 0x8007ed35, 0x5632439c, 0x24de76cb, 0x494d21c6, 0xf2391c80, 0x7469255d, + 0x88c74efb, 0x4996b0c1, 0x0ad4b6a1, 0x08161c02, 0xc8d1a6b6, 0x70ef0c91, 0x72647584, 0x5db3f274, 0x39bbc2fa, + 0x334beb78, 0x70414c7a, 0xabf2ef76, 0xb92a8c7f, 0x67579a02, 0xae511107, 0xee9e0095, 0x5f2a7b2b, 0xb2f4b487, + 0xa258f50d, 0x00c81d3a, 0x824d5528, 0xd133dfab, 0xc3c71ee8, 0x6127de44, 0x0b327ad9, 0x6e70986c, 0x88e22997, + 0x14961d9f, 0xea1ab610, 0x63f7a23f, 0x741d9ea8, 0xf6c95f3e, 0xe674ca0d, 0xc4735c75, 0x3376b434, 0x6d64fc78, + 0x9c52f321, 0xb0efc96b, 0xce98869b, 0xed99ce6b, 0x4a5fe20e, 0x5e1e6b57, 0xcfc36649, 0xa558e06b, 0xa0e2ccbb, + 0x94847b0f, 0xa727b2d0, 0x9d4b8d96, 0xaa873542, 0x9f29ada2, 0x6397911b, 0x42053387, 0x8f3b9718, 0xf28f3e62, + 0x5846d485, 0xc10b6d61, 0x4c96f4c5, 0x0f1c5afd, 0x5af6c3eb, 0x28f7e384, 0xb60ba6b1, 0x0efae278, 0x9458c579, + 0x8f6c0e78, 0x1bccdedf, 0x040fe1da, 0xc8277e7e, 0x9b2446ad, 0xc6e1de5f, 0xef5e2153, 0x69c49973, 0x5693790c, + 0x044cf027, 0x26ae32a8, 0xd09e375a, 0x03afd02f, 0x9df558ea, 0x48e8d677, 0xb227a3ac, 0x25ea6241, 0x5dd80d3d, + 0xd420bc2c, 0x84b15d76, 0x7e6cbbce, 0x14a6871e, 0xa78e7dd1, 0x172ff9fe, 0x69c0e9a0, 0x525996a2, 0x8deb2994, + 0x9c4949a2, 0x55c29320, 0x2bdb37bf, 0xb95f79e5, 0x6f1b3ecc, 0x89d79dbc, 0x7e6bff57, 0x9653c06f, 0x34d9d4a4, + 0xefda7a60, 0x4eb57aca, 0xed136e01, 0x4f351662, 0x6c5dd271, 0x6118f3e2, 0xc12f7722, 0xaf479015, 0x87ecc1d7, + 0x6c274aaa, 0x5ff12e81, 0xd5820fd7, 0x118ea05d, 0xf87aa661, 0x5566c8a0, 0x30e69ed0, 0xb8354847, 0x9beab500, + 0x14bf6316, 0xc7bb3242, 0x46457d3a, 0x11091f76, 0x1d9ce604, 0x1e54e026, 0x08d8ae44, 0xc643b4e7, 0x043aac24, + 0x28fda6aa, 0x0318e48f, 0x8867261a, 0xfb596064, 0x479b7b29, 0x1dcd0daa, 0xf3ad65f8, 0x5fd0b104, 0x2b8e2288, + 0xebfc0bad, 0x9479c54d, 0xdcf9f3d5, 0x55e00097, 0x94ba1aec, 0x77479e47, 0xfe22a567, 0x1328baa8, 0x42ae1919, + 0xb40f0b59, 0x130c721d, 0x2a34a6d9, 0x15592b1c, 0x7f955aba, 0x279dd986, 0x7f4fb37d, 0x82ef9979, 0xfc175ebf, + 0x226d7e6d, 0x55579b13, 0x92be2b0a, 0x1966a476, 0xe1914676, 0x14eb9ac7, 0x093f6c5a, 0x856d395a, 0x55c3521b, + 0x52e99734, 0x27547766, 0xaa780111, 0x78793c91, 0x5ab1626c, 0xdc279046, 0x7bd7a74c, 0xa193544d, 0x88683594, + 0x5c42038a, 0x47e55a27, 0x56631d57, 0x9202c163, 0xbbec4571, 0xc7589d49, 0x5939fa4d, 0x634eae77, 0xf97c53fb, + 0xd0a24ef5, 0x4f05c0ab, 0xb5bf73ec, 0x6f71b837, 0x08c1dea3, 0x375e092a, 0x4348c9e1, 0x0256ba2a, 0xd5aa077a, + 0x4e712f27, 0xe91a1218, 0x4fb4346e, 0xdce2ebed, 0x339ef1fe, 0xb4282422, 0x5c23d8f8, 0xc4c9bcb6, 0xb8041e45, + 0xe767e57e, 0xf9ac8c82, 0xcec9ce65, 0xa23e1f55, 0x9d88a71c, 0x33546f31, 0x3b195288, 0x8174691f, 0x5a6e886c, + 0x77751d70, 0x0d6e1562, 0xc4e22dd4, 0xe4670e7c, 0x87e6be8d, 0xf6b4de2f, 0x97ad3210, 0x17c374e6, 0x5abf685d, + 0xe9077b17, 0x13a27052, 0xc09b7c4c, 0xbbf80e3f, 0xdae15931, 0x25c464f3, 0x4e176158, 0xf3ea614c, 0x0858ffa0, + 0x7f69a6cc, 0x7cef8d17, 0xd68763e8, 0xd981c5ad, 0xa29f52c1, 0x08091904, 0x89289d04, 0xb709a280, 0x0935f444, + 0xaff72817, 0x5459cd8f, 0xa33d080d, 0x1a3ab8c3, 0xa2d851f5, 0xe7810d9c, 0x59ac809e, 0x46a6d267, 0x3d57c8eb, + 0x191830b3, 0xdcbbd6ad, 0x1af6e17f, 0x0cdf439b, 0xacdecf43, 0xbeaf9329, 0x7216bf9c, 0x316d84d3, 0xb1c926c2, + 0x633242e3, 0xa55867aa, 0xab61cf76, 0x2299ff65, 0x747fea94, 0x853470f3, 0xf6bcd755, 0x444ce781, 0xe3fc0144, + 0x07e946fd, 0xde61f695, 0x0eae2ccb, 0xbecf0ee2, 0x54116b2d, 0xbcf3bf98, 0x7429b23d, 0x595cd766, 0x379c2eed, + 0xe24b1e95, 0x931db33a, 0x6bf8a535, 0xd83791de, 0x4c4fa6b7, 0x46c42b62, 0x4c009309, 0xcde44a95, 0xe0eb4631, + 0x5855b6e5, 0x7bc284d6, 0xb774adb7, 0x0b86a366, 0x6ef7d9ba, 0xa24e4e7c, 0xc04a640f, 0x94b6488d, 0xce6883a4, + 0x80fd2cbf, 0x96076cf3, 0xa3e7d3dd, 0x022f0781, 0x73894c0c, 0x1e5d6d2b, 0x11f9c9c7, 0xbe18eb91, 0xa2fd3982, + 0x167975b8, 0x03c68c88, 0x8d1d994c, 0xdc9de1c3, 0x110c5b0a, 0x66f541dc, 0x0435710f, 0xeceab8a0, 0xf9f1df09, + 0xfc357de5, 0xa1268bca, 0x8b477d52, 0xa44650d2, 0xf98705f2, 0xf8693e93, 0xf953f510, 0x6abda3e2, 0x9e236a09, + 0x4c4de7db, 0x9698a66c, 0xac51ddbc, 0xa6804085, 0xeccb6d06, 0xddecf105, 0x8f57b51e, 0xfd3627cc, 0x63d8e16e, + 0x9dec2a24, 0xb57a3820, 0x6254d632, 0x78220af4, 0x7317a02b, 0x02280eb4, 0xb4eae143, 0x03f66fde, 0x9e860171, + 0x7934c3a2, 0x4b6eae5c, 0x62bf0f66, 0x6b17524a, 0xd4b2a885, 0x7d00bca2, 0xd04f2195, 0xbd11671e, 0x2e28c2e9, + 0x5affaec2, 0xb3b01436, 0xf5240a86, 0x213437bb, 0x2c76984b, 0xfffa909d, 0x2400dd29, 0xda7285e0, 0xe8ebe7db, + 0xbcb3d538, 0x99c8820f, 0x9be9552f, 0x5ba207e6, 0x3b150514, 0xd23455d9, 0xed01e701, 0xf8f8c129, 0xf0500cfc, + 0x91143ae3, 0x6f5c77c9, 0x4ee34060, 0x0c120d81, 0x772677f6, 0x4d325292, 0xbb068f6b, 0xd7394a3c, 0x0c69c565, + 0xf0bf9c17, 0xaac890a3, 0x3933eb59, 0xb83e4f1d, 0x03ed52cf, 0x7bf50b22, 0xd9a8f3f0, 0x7a1ea594, 0x184d3727, + 0x3af73b1f, 0x35e90388, 0x0b72089d, 0x088e28ac, 0x01763430, 0x28618968, 0x6e8f2488, 0x12329747, 0xff27cc5b, + 0x5cdf2354, 0x0f8d0f24, 0xa20ae33c, 0xfdad676f, 0xc1de1317, 0x41af2958, 0xff2bdcf8, 0x6408ba30, 0xa56d413c, + 0xa683eccc, 0xb0a77247, 0xfa840426, 0xe2a50e09, 0x621e8e6b, 0xe815e45e, 0xdb3c370a, 0xb61e2cc0, 0xc5f8e682, + 0x89568bb6, 0x1faf7f06, 0x97e3b300, 0x1430803e, 0x5329cbd9, 0x895bcc03, 0x9bfc09af, 0x5778f349, 0xcc755f67, + 0x457ddda7, 0xc09d5b3f, 0xa5d72915, 0xd1323c84, 0xf719fc38, 0x74a4788f, 0x8540e1e0, 0xb7e65a50, 0x5cbea1be, + 0xf0e9ffd9, 0x68666667, 0xc9a598b8, 0x3a68a540, 0x325f1eeb, 0x5f1e0394, 0x4001daf4, 0x55b15c92, 0x32216756, + 0x9e25dc0e, 0xcde564f1, 0xe8b026e9, 0x7808a61d, 0xef53772d, 0x17954e4f, 0x1bf4a003, 0xbc4a17b7, 0x363369cc, + 0x62ca72d0, 0x944eb6d8, 0xa0d662ae, 0xd3359b1b, 0xf6a82925, 0xb0f29305, 0x03dd6a49, 0xbd2ba9ee, 0x6e338287, + 0x46a36379, 0xa6e7c182, 0xe8cb8c3c, 0x28174584, 0x969cee04, 0x12c71b20, 0x69a4d052, 0x79205b5b, 0x2894b928, + 0x87e129dc, 0xd97c05e7, 0xc976faae, 0x5bb90fae, 0x52fd751d, 0x29a25148, 0x742fe2d5, 0x68a4d695, 0xf5921bbc, + 0xcd5bb8fb, 0x4e192ac3, 0x6b0e5c10, 0xbb7b592d, 0x039eb44b, 0x6e96f736, 0x831899f4, 0xe4bfcfe1, 0x2b23e346, + 0x252b3047, 0xf74f6bc9, 0x71fc8b01, 0xece390a1, 0x758308a1, 0xf09fa628, 0x21c14cc5, 0x6fea2bf3, 0x58f90f73, + 0xde728d3a, 0x0499be2e, 0xd4a15f73, 0xa518cad6, 0xaec2c665, 0xe8e3bb90, 0x13a4ad2b, 0xcdfe8a78, 0x39c860f6, + 0x0f656de0, 0xcd8acb67, 0xffbe2e3e, 0x250816d4, 0xb4af7b63, 0xc5ef6ce1, 0xb0e961b9, 0xa3c1a3f4, 0x155508a3, + 0x09e95eb2, 0x041f18c0, 0xc6d93a48, 0x98101d45, 0xa2b414ca, 0x12802f12, 0xee02afa8, 0x3ca9282b, 0x46ebf3f7, + 0x117488b7, 0xe35794af, 0x95945fbd, 0x1f1edf82, 0x1039e65f, 0x04bd38d8, 0x4c20ceb4, 0xa8017166, 0x0eafaa92, + 0xf12ebd78, 0x7f5fc995, 0x45bdd281, 0x034095c1, 0x6ad7af42, 0x1f91226d, 0x40ee8d07, 0xdeb3fc16, 0x3ca60878, + 0xf29da14a, 0x827fcbc1, 0x65d57ef7, 0x9f62c39e, 0xe9586e6e, 0x434e0d58, 0x716f167d, 0x6c9246f6, 0x0fc2d0e6, + 0xcb7d9bb0, 0x60f8120c, 0x2f60ffa1, 0x54908451, 0xe6abaa93, 0xca5fa4f5, 0xf13ceec8, 0xfdfb5d6c, 0x7866352b, + 0x776a4eef, 0xbce7a78a, 0x8cab9627, 0x8e0581ba, 0x7c89206e, 0xa7c9ddb9, 0x1bd3799c, 0xbf4eef48, 0xc6dc558c, + 0xd57a6e82, 0xa05be00c, 0x8b80cd65, 0x0ce5ec0a, 0x9f4d5e5f, 0x14c61ecd, 0xd636f2d0, 0xb0c24fed, 0xb7b20c5c, + 0x5b4537e8, 0x8103ffb6, 0xe108a554, 0xf79fd53c, 0xbdbfb05d, 0x1e7d53bb, 0xf4f5077c, 0xa8f4839c, 0xe02a607a, + 0xaf404722, 0x1f0aabc2, 0xf28af9a1, 0x54cfcf56, 0x5969a686, 0xee395c5f, 0x6423bc1a, 0x8acc1d4c, 0x53193c04, + 0xaa64d3b9, 0x54df6ffb, 0xf9b34a7f, 0xd6c8eadd, 0x4b2fb453, 0xda23e901, 0x43de5818, 0x3552532b, 0xbedb9621, + 0x859f3c36, 0x4ccb921c, 0xe4adca5f, 0x25e26c3b, 0x62ca7630, 0xeb122a63, 0x64358e21, 0xa60a2cf7, 0xe060d1ee, + 0xb816059d, 0xf3edca31, 0x7cda89e7, 0x38149401, 0xddb2c727, 0x0ca964c5, 0xe07a697a, 0xa35f313e, 0x5e9b9618, + 0x5e7241e4, 0xbb7e73a3, 0x832fee37, 0x27b34611, 0x5f55aa0c, 0xb7b5538b, 0x0fee9aec, 0x697d50c0, 0xe47439b0, + 0x035946e2, 0x9101ce1c, 0xc30fc26c, 0x9e90fb21, 0x4534e67f, 0xeb73e8f5, 0xa296d34b, 0xcf188345, 0x553db0bb, + 0x0416cba3, 0xb4a32a28, 0xb36eca77, 0xa67cb0a8, 0xed421aa6, 0xc3af385c, 0xef7f4c91, 0x19d1405b, 0xd38acd25, + 0x5c9c81c3, 0xdf068783, 0x47a4b7ed, 0x731df184, 0xd4e86f34, 0xd05c6051, 0x281f38c1, 0xe7ffa0d8, 0x4b028ba7, + 0x01e7f423, 0x62dd2780, 0x9b619c05, 0x5ae9d7aa, 0xb2984bee, 0xdde13eef, 0x72aadd49, 0x88a17926, 0x12b1cde0, + 0xecbfcffe, 0x357f46bf, 0xcf488ef5, 0xfe2aa1ff, 0xa4de247c, 0x302d9fa1, 0xd595f204, 0x03b4594b, 0xe39ecc5b, + 0x9c24c84e, 0x1bad3bce, 0xf18bea16, 0x64b47e76, 0xdf3ae0ae, 0x602028a4, 0x330b1937, 0x1c3b2b74, 0x6241da45, + 0x5454b213, 0x84c9f982, 0xcbecce80, 0xfcf1fd31, 0x672fd539, 0x383e8f72, 0xcdad1074, 0xa86c07cf, 0x88bf61f2, + 0xd7703396, 0xea5e73af, 0x5be90653, 0x7c4587d5, 0xe4fcd12c, 0x8bf7b4a0, 0xe20a8cd4, 0xbeb550e9, 0x94c17cf1, + 0x4d74de49, 0x352609d2, 0x2c3d6c19, 0x63f74e3e, 0x41fd5eeb, 0x5acca243, 0x0735d1e0, 0x1c5b3d51, 0x1498e18a, + 0xa3b3d79c, 0x01cc7559, 0xea14ab65, 0xb0cf3871, 0x51ab98eb, 0xd25efd2a, 0x86d5330c, 0xcc492284, 0xcbcae584, + 0x491f6663, 0xdfec2fe5, 0xa635aad9, 0x1ce57b5c, 0x5a1b5a39, 0xeff3e9ff, 0x80ac1873, 0x01c9f102, 0x0321df42, + 0x37b1c5a7, 0x3e162f9a, 0x07dfe686, 0x79129b54, 0x7b9b3973, 0x34457f38, 0x91beac15, 0x25f2e9e0, 0xe31a5646, + 0x73c592ff, 0x6cca20c9, 0x289a8f8a, 0x65747347, 0x1789c2ff, 0xd948c9d0, 0x6598abaa, 0x4e2ebf66, 0x03977a28, + 0xcfe8df27, 0x8ba1959b, 0x3005990a, 0x337db09c, 0x7e21549b, 0x9affe28c, 0xd4153fc4, 0x64d0a9f7, 0x7df2925d, + 0xe6f645e7, 0xbfb5b1f6, 0xfb0135f8, 0xbb6156b5, 0xe2d3367b, 0xc11fe951, 0x2a9d1e43, 0x545b49c0, 0x906c905f, + 0x3136ca57, 0xd2985122, 0x9eac7e35, 0xed662021, 0x6a5ff09d, 0x75fe1f32, 0xaa0c4481, 0xdc833b75, 0x4601a476, + 0x4d2bedda, 0xfa796f0c, 0x1cbbbd0c, 0x8682f35d, 0x89fec295, 0xb87c2605, 0xef184d28, 0x80743002, 0x6c8cd37a, + 0xd81c2131, 0x97f5ee66, 0x67119064, 0x3f53072f, 0x80359c8a, 0x3394f379, 0x8d2261f7, 0x0dec268a, 0x0ed3ee5a, + 0x6986f004, 0x755687dd, 0xd3b3fd0f, 0x071394d5, 0xca71d860, 0x50cbe212, 0xde588497, 0x01334edb, 0xe7464356, + 0x151d6293, 0x521c08d2, 0xea094b67, 0x960a1542, 0xe47066de, 0xa5efb5df, 0x4f871b03, 0xa65d3f30, 0xa6f0a904, + 0x9dc45aef, 0xb975caad, 0xb2fc0537, 0x27e261c5, 0x0540d94b, 0x9deea3e0, 0xa48a6bd0, 0x983d82ef, 0xec4e8e53, + 0x2324b064, 0x19caaa15, 0x026952af, 0xe0e82298, 0x9a70daa6, 0xc6a15261, 0x80f72d56, 0xbe84a310, 0x807c0532, + 0x4fc2484d, 0x4a6eef3e, 0xb3961b35, 0xd786707c, 0x10c9e97e, 0x48173fb3, 0x9d9b8fcb, 0x1efca2a1, 0xfd6f481f, + 0x4043a0cf, 0xd70ed0c4, 0xeaf5cfbb, 0x66614e0e, 0x2623e849, 0x5b38c10f, 0x54778209, 0xf0f111d6, 0x1c91f6be, + 0xea00fb0a, 0x131376ec, 0x048e4c75, 0x53a48ed7, 0x0f478891, 0x0f36137c, 0x5d7db8aa, 0x8e43a543, 0x6bd9cda2, + 0xd3783d71, 0x2e764140, 0x542e92e3, 0xd2659b38, 0x8a2e7528, 0x7eebfeaf, 0x05f2d1ca, 0x8f33dae1, 0xace5821e, + 0x19a5f815, 0x6d0e04e6, 0xb0760fb0, 0xa25cdfbc, 0x99ae3106, 0x632b61fa, 0x2dd90b3e, 0xa254e3ce, 0x509921ef, + 0x43afe926, 0x242b0ab1, 0x8a2e255a, 0x4d1f2e73, 0x0c7c583e, 0x36221454, 0x0117f52f, 0xf7ed730a, 0x8a0bca71, + 0xeccce288, 0xfa34e9c5, 0x800152a7, 0xbe8bfa31, 0x5cede50c, 0xc3403294, 0x65c50678, 0x4218562b, 0xb8302ef6, + 0x60da1d91, 0x382c0813, 0x4afd73d3, 0x3f0956b9, 0xd37787df, 0xc74865f9, 0xe1d0eebb, 0xb18717f6, 0xb7e82d9f, + 0x1e5aa76d, 0x86247a47, 0x74310f74, 0x907521a5, 0x6f4d61e6, 0xe365021c, 0x9cb84c0c, 0xbd1024d5, 0x5476cce0, + 0x8e5dacee, 0x15d1d80f, 0xf9439bc2, 0x5eddfd7a, 0x286dce93, 0xd9d64424, 0xd1c0e6c8, 0xda030b20, 0x4ce66a32, + 0x34c4509c, 0x1eb4d6c2, 0x578d915f, 0xa9387b8e, 0x77347bbc, 0x188ca849, 0x6b0077a3, 0x5b4c26d9, 0xa5b1912d, + 0x7cd80076, 0xd5e2a890, 0x9f9f323c, 0xf6a60cd4, 0x903c94bb, 0xcfb7a56f, 0xa1606130, 0x5af93132, 0xe83b9625, + 0xdae4251b, 0xe59b743a, 0xf0f35423, 0x501eec6d, 0xe66d3f10, 0x39bece53, 0x001c6a6b, 0xe87498de, 0xe9ae4a33, + 0x7debc916, 0x9d8e7a7b, 0x5cdcde57, 0x3d1b2e22, 0x6472f428, 0xc5a1d55c, 0x0d675f06, 0x5fb7aad4, 0x60f82a0f, + 0xcebba057, 0xa35ebaa1, 0x5dfc7d12, 0x498d36bf, 0xbcfee0a6, 0x8cba79a4, 0x1bf9142b, 0x917bedfe, 0x7eddacb8, + 0x97cda817, 0x531cae5a, 0x7c6c84ea, 0x0dab218c, 0x72ebe677, 0xacbb5bb6, 0x0fb8dd94, 0xc0ee36ec, 0x5742ab9f, + 0xb75f74aa, 0x80822efc, 0x81af5ac2, 0x6872400d, 0xf43106d1, 0x20c881e1, 0xf20586ac, 0x79cf3ada, 0x6476d7fc, + 0x49bcbd22, 0x61515d4f, 0x65b5f0b3, 0x6b8ea724, 0xf26147c5, 0x2ab4cc3a, 0xd35eda08, 0x565c1fa3, 0xf84862ff, + 0x8b1efc7a, 0xa8ee2e39, 0x3e03b0ab, 0x2cb4d351, 0x7530661a, 0x4534853d, 0x7ec18967, 0xfeb5f25b, 0x7fe71ac2, + 0xa0c19b54, 0x218dd0a0, 0xe4151817, 0x302e2475, 0x0bf052d9, 0xd81e7604, 0x3cb7bff9, 0x36fcd944, 0x542ffcd6, + 0xd63f7345, 0xaded651c, 0x21de07b8, 0xa0dd3825, 0x2891e6e8, 0xa19b320d, 0x684913fd, 0x7aa15ced, 0xb077a2e0, + 0xc3673445, 0x1acfc76f, 0x534b9034, 0xf313c3b2, 0xc96204a7, 0x6194a37f, 0xb3525fef, 0x2bd08274, 0x72f9d518, + 0xa13a747e, 0x21284879, 0xc828a4e6, 0x3f798b5f, 0xd3046446, 0x68cc20ea, 0x12529575, 0xe6c8fddb, 0x96fa60db, + 0x01b7f7e8, 0xac22de5a, 0xf1c9a0dd, 0x01e01566, 0x2b21db60, 0x9fcd69bf, 0x593ed012, 0xad938c52, 0xef268221, + 0x887c19e9, 0xdf7c244a, 0x281e2e6f, 0x7c436f60, 0xd557106b, 0xd40b9a7e, 0x00bd6f85, 0xfe6d2628, 0x88c52e51, + 0x121be4b5, 0x7e427b17, 0x0edd9926, 0xc2bc24e6, 0xf491438c, 0x48c4ab85, 0x5d2de391, 0xba074a1b, 0xe59703ba, + 0xda729afd, 0xfffc2fec, 0xf2771661, 0x89fbf126, 0xeb117e62, 0xe1e08aa4, 0xf7756fef, 0x409b6478, 0x93d099a1, + 0xae0b3044, 0x9398f437, 0xbee96fa9, 0x17f80c44, 0xd8f5d61c, 0x2f3269b0, 0xa1769b3c, 0xcda4bd53, 0xe8f6333b, + 0xba91c58a, 0x7061748e, 0x912aacb7, 0x75958e51, 0xa77302e9, 0xffbc069b, 0x6c30615e, 0x6ab5083d, 0xd2dd22bc, + 0x08c53d41, 0xe281f2ae, 0xe3f5b229, 0x1b146557, 0x4541078b, 0x7411bfd2, 0x77cdeb3c, 0x16cb2935, 0x743269d4, + 0x9fa01470, 0x16f6d061, 0xf90adaef, 0xdd584fac, 0xb5f4ead4, 0x7c254591, 0x417658df, 0xae9c396e, 0x3d1c9303, + 0xa70c6be5, 0x5988d849, 0xf3ef84d7, 0x84e031f4, 0x1b3dae7c, 0x70a14975, 0x1de100b0, 0xbf2b1565, 0x7db0efd4, + 0xfb32ed81, 0x755e87ec, 0x755ed727, 0x04a74d8c, 0xd04772fe, 0xeb151936, 0x2a9d0f36, 0xc1a3fd20, 0x39db8c93, + 0xe115f3cc, 0x2e49ff3c, 0xf8d50dd1, 0xfe20e146, 0x19c29a39, 0x360b882c, 0x643df4e7, 0x95d2015b, 0x93915b73, + 0x8d169ec3, 0x8dca88b9, 0xc1dd74b8, 0xa4471e25, 0x6b34c6d1, 0xdc98e887, 0xc8403ca6, 0x4c9749eb, 0x29e219b5, + 0x9a4bbe78, 0xd99262ac, 0x84cddbde, 0x0a527fa8, 0xee9369f9, 0xd853642b, 0x8d588058, 0x0d2a285b, 0x8c34df28, + 0x7d5b4b7c, 0xbc67bfa3, 0xfc88c62c, 0x01b73d84, 0x8fb8cdd6, 0x5f11c05e, 0x44b7f57d, 0x858cf391, 0x92bcac7c, + 0xe00b7200, 0x264bfd7f, 0x5675ec8a, 0x147f64d8, 0x135a2f81, 0x29dd490f, 0xf9fcc993, 0x21746793, 0x056452cc, + 0x4412717b, 0xe316cb2e, 0x1e5dba7f, 0xc68d97b4, 0x9b5393e8, 0x42203977, 0x47e15f24, 0xd8f4b42a, 0xaa64df39, + 0x2f2fdea4, 0x29360e3e, 0x3176a733, 0x3db78d64, 0x016ddb86, 0xfc30877a, 0xcc88813f, 0xb87527bd, 0xb44d0737, + 0xae5666ec, 0x13bddb36, 0xda6fbd1f, 0xf134f35c, 0xe4180902, 0x0e040700, 0xe2993fa6, 0xda0eec33, 0xb96eacc0, + 0x1410e36a, 0x0cefabc3, 0x6113a11d, 0x5113b098, 0x78080e10, 0x6a5d266c, 0x91cf0238, 0x39a40c8c, 0x16b560c4, + 0xe332d37d, 0xbb94aeef, 0x6c706c63, 0x310f2a98, 0x3df6a38c, 0x605b616d, 0x5d0e81b0, 0x04ee4ec5, 0x67ca9b5e, + 0x20335d6c, 0xc008d5e5, 0x0d00df01, 0x847c270a, 0x058f94d4, 0xd3a348c0, 0x04be0505, 0xc7cb8f6f, 0xd72e550b, + 0x9175eb2c, 0xbc5d0ddd, 0x0070dddb, 0xf9b102b3, 0x116b63cf, 0x00be7198, 0xbf42f218, 0xaa7d9600, 0x9bb20628, + 0x73a8def4, 0x127229cf, 0xef144068, 0x71067ac0, 0x89ddc808, 0xee371db6, 0x1986850f, 0x2d2626c0, 0xaf6e77f5, + 0xddb06894, 0x8a8e99c6, 0x374770af, 0xd6d7d2e1, 0xe8698b1a, 0x30b8859b, 0x17081f1f, 0xf4d663b2, 0xcf53da47, + 0x384f14fe, 0x1a518507, 0xdcfb2153, 0x2277e769, 0xae6a1b9d, 0x55e8fd2f, 0xb1f7fec7, 0x402b23c4, 0xa32a1e66, + 0x02046c96, 0x08ec689c, 0x666f6324, 0xa2e32cc8, 0x27753004, 0xf54f732c, 0x76b7409f, 0x72ce1da5, 0x036d3fcb, + 0xdcf7cd43, 0x225ce619, 0xaddb801b, 0x188ac3da, 0x8c6e4fb7, 0x3049ab3d, 0xe50d04c4, 0x0fea5a0d, 0xbbc36926, + 0xb96762fc, 0x03bd0e77, 0xa4d9d2d5, 0x0c4803a4, 0xf081be8e, 0x627d0369, 0xac606d29, 0xae21eef5, 0xd30c31e7, + 0x7443862c, 0xcbd2a7f0, 0x723c6447, 0xa7ac5eca, 0x23fe9f7c, 0x03d7e5ce, 0x480d5590, 0xd643fc18, 0x338a3083, + 0x0cff6346, 0x24fb2967, 0xd2b77560, 0x0aa7f21e, 0xdf5bc7ab, 0x96325e2e, 0xdb20d514, 0xe7ef4de2, 0x39e8e06d, + 0x46751b1a, 0x454693cd, 0x9383aa33, 0x759105a2, 0x323c84b1, 0xdc381468, 0x7d008975, 0x5b338798, 0xfa0196ef, + 0x419741bd, 0xf0b0f700, 0xf88b3a87, 0x78d27f04, 0xb80a2ab0, 0xd6cb4059, 0xc0a519fb, 0x6591a9da, 0x9363aaa8, + 0x58a2f000, 0x5e532d55, 0xf524f58f, 0x92ff8025, 0xf51d4f9e, 0x36981940, 0xd0b60720, 0x3f9d3828, 0x013afc23, + 0x2d4506ab, 0x199c8f07, 0x7d83b72e, 0x7406c6f3, 0xb961ba47, 0x10a5059d, 0x801a965e, 0x17655be1, 0x8f9d6116, + 0x471464fc, 0x79de815a, 0xf827ae23, 0xd4a817d9, 0xeeb58a31, 0x6d112cf2, 0x02a39b1b, 0x55505450, 0x8fe3a0a5, + 0xe10c95a5, 0xe9cf0175, 0xc96c2713, 0x1ed77634, 0x6c0423b3, 0xed857f7e, 0xd5e854bd, 0x2d5890ed, 0x50b12f9f, + 0x0ff73df0, 0x6687d1fe, 0xd6b98555, 0x8182e71e, 0xd6a84863, 0xe9883679, 0x3a0c385d, 0xb3008ac2, 0x85e65ec3, + 0x15d6c3f4, 0x99106819, 0x18a0afe5, 0xb7ea30ca, 0x130f3927, 0xc7430d07, 0xfefaad77, 0xdd84fa6b, 0xd51a1811, + 0x27d1e766, 0x4d978e65, 0x64e257bc, 0xdcd39bf7, 0xbd276d61, 0x6a4f51c0, 0x2de33c30, 0x08eb4962, 0x906f5ce7, + 0x00c71171, 0xd3d40336, 0x9515f54e, 0x1dee1fd6, 0x53e5c60a, 0x130a5dcf, 0x4632256b, 0x3debbf3e, 0x5fd1ded4, + 0xab307c56, 0x15bafd5d, 0x070cd4d7, 0x3c884ad0, 0xf027bb5d, 0x026b54cd, 0xe72b54eb, 0x97e4400a, 0x97244ecf, + 0x7d9d0bda, 0x6b256b07, 0x3abd3bf3, 0x1ea2374a, 0x76cc13ab, 0x04683ef2, 0xfae343b9, 0x5f98ca83, 0xdaccfdbb, + 0xd8bd3c29, 0xf9fbc936, 0x312042b8, 0x508243a7, 0x80d242a7, 0xf3a39809, 0x9128197c, 0x2a0dff4e, 0xb14771fb, + 0x64ec41da, 0x1f463c2e, 0x0adb5942, 0x96c44132, 0x8494383b, 0xe56beb0e, 0xbcc3c7a1, 0xc44d7d94, 0xcd9363c9, + 0xcbaaf46e, 0x60ac3de2, 0x5a26382e, 0x2ea4fca6, 0x96b1b763, 0x9b091aca, 0x38b6994a, 0x58d16394, 0xf29a3efe, + 0xc64d9856, 0x4f94f215, 0xa383a147, 0x6c96d1ab, 0x3abbbbab, 0xa0a2ae65, 0x91be07f0, 0x78132139, 0x3e3d211f, + 0x6e312ac0, 0x571c53c5, 0xf285b3f7, 0x97379180, 0xb69979fa, 0x5512fae3, 0xdca745e3, 0x3f5e37da, 0xb22405bd, + 0x11d6ccc0, 0x3df96d49, 0x63501a16, 0x5bb29591, 0x9f5b0742, 0xec77bf78, 0xb99d9314, 0xfcb751ab, 0x920ad57e, + 0xdfb1e9cf, 0xacf100c0, 0x73cbed59, 0xc1b8e9ad, 0xe86e7180, 0xae9fda2d, 0x3d92e1c2, 0x9e2fa8eb, 0xfe0f08a1, + 0x0d94535e, 0x9f49b939, 0x20340db7, 0x1308e707, 0xe61455d1, 0x64527d9e, 0x26287769, 0xbdd51169, 0x32cb1242, + 0xd5605e8d, 0x51b3d53e, 0xddc2ac35, 0xe214b4d5, 0x37631db8, 0xd9e83ec8, 0x689eebde, 0xa793f604, 0xdc23a28e, + 0xafd60061, 0x2fa0fd3b, 0x9e150cba, 0xa782579b, 0x7776d7f8, 0x11ed4b61, 0x7d35bc68, 0x2c6083b8, 0xd70aaad0, + 0xff47d167, 0x12371afa, 0xf7d0664a, 0x7bf8bd47, 0x583c146b, 0xcdac5914, 0x3a62d781, 0x3ac39c89, 0x822549c9, + 0xb302046f, 0x11837904, 0x0cdd8255, 0x6a075cac, 0x817dac7a, 0x36d72680, 0xb6330b2e, 0x84ce4780, 0xe9ee0e1f, + 0xd4458de5, 0xa5a3de17, 0x5a828e46, 0xf40f3fc4, 0x33555f53, 0xe4aa378f, 0x3cc11500, 0x6b3278a3, 0x3180dd30, + 0xbb4f15d3, 0xfcbae212, 0x2ec2e8af, 0x250586aa, 0x7772f38c, 0xa07b8375, 0x0e52e2f6, 0xff811a13, 0x1f711643, + 0x8a83f154, 0xf3b5ed93, 0xd50fde89, 0x0806c635, 0x51c9c4e7, 0x5ab81fb2, 0x9269a608, 0x2cda7485, 0xb976a0ed, + 0x56c1c156, 0xf1bd711a, 0x9968f8b6, 0xf40f07cb, 0x364a887b, 0x569de650, 0xd06c112e, 0x23577ce6, 0x9d8ff073, + 0x7b4ea3ea, 0xd9c9f963, 0x6492356c, 0x7b6c4ef7, 0xd70447c2, 0xbe9d03f4, 0x0df3b94f, 0x4dbfea71, 0x701a9eff, + 0x941f389d, 0x07c0afba, 0x2413b4ea, 0x1bd002b3, 0x5f73841a, 0x4e643146, 0xc422c570, 0xfcb5cb30, 0xcc9e8cb9, + 0x1aa76a2e, 0x97c0a5d1, 0x7d06a829, 0xafde9ac6, 0x3a74a04a, 0xe9c419d4, 0xa67138cb, 0x0311c355, 0xa8e328e9, + 0x80ae6f11, 0xc7b46b72, 0x3254b958, 0xa0d3f53a, 0xf969d4a1, 0x0a96a39d, 0x4afae9b8, 0xb9edea71, 0xeedb3d27, + 0x023ab362, 0xd144f35b, 0xa12c038b, 0x15a56543, 0x07592184, 0xa97f127b, 0x10d19d36, 0xd083e785, 0x12cc8a2d, + 0x1d063296, 0xc71ea6eb, 0x9e13aaf1, 0x412e7149, 0xd24dbed1, 0x927b4307, 0xd8381aec, 0x6f69e733, 0x20c0733c, + 0x82e1a562, 0x6ef30591, 0x0f257fe1, 0x8834c6eb, 0x97da428e, 0x6b79fc6f, 0x59ac615c, 0x135a8775, 0xf5bc20ba, + 0xa6420bae, 0x61642aa6, 0xba884ee5, 0x56a56663, 0xe5a7d44b, 0x39b11279, 0x7a41af30, 0x4c86eada, 0xd5181429, + 0x22c000ba, 0xeea81981, 0x27622df9, 0xac42893e, 0x02b0005b, 0x9ca23ecb, 0xd7d7e4a1, 0xcdaa0530, 0x11165845, + 0xc8787417, 0x9d29eb06, 0x0f25fb00, 0x98c09d8a, 0x06d6bf50, 0x5c872b8b, 0xf5cee0a3, 0x53644b5c, 0xa283ec3f, + 0xb83280c6, 0xd7306fc4, 0xa706366f, 0x49e42829, 0xafa6b5dd, 0x4a8debda, 0xfc2ef2b3, 0x2752338f, 0x2c385320, + 0x48dea36e, 0x9a7e51eb, 0xd1ea5ca7, 0x2244ef42, 0x368fd8ad, 0x92a5f03e, 0xce2ee18a, 0x61536ab8, 0x3f5a8914, + 0x69433e64, 0xeda56aff, 0x3dcfadbd, 0x1b65a285, 0xac24ef6d, 0x96bf0ea0, 0x9948f0f0, 0x56d50335, 0xa58b3606, + 0x7b33dd0d, 0xbc71f078, 0x9d364349, 0xae4ab228, 0x630e848b, 0xf819627a, 0x8fa75ba2, 0x9e85c19b, 0x5ee0560a, + 0x5cef4b9e, 0x581e113f, 0x71a5186d, 0xd0ebff6b, 0x5d3659dc, 0x3dc1848d, 0x46786366, 0x3665a9f5, 0x10534ee7, + 0x0018e3a6, 0xa40a82f1, 0x78559895, 0xd9a1ca59, 0xb4bac87b, 0x132d1e2c, 0x38550869, 0xdbdfd685, 0x5072a1ea, + 0xc0a1052b, 0x74eda89c, 0xbf6fa4a2, 0x1edf64ab, 0x644a973c, 0x4d556965, 0xed91b426, 0x1e04cf96, 0xf6bab132, + 0x20bf362f, 0xe7134732, 0x1c46267c, 0x6f1279e5, 0x1cd940b7, 0x66ef71fd, 0x124d259e, 0xa9959029, 0xb4fec7f2, + 0x5e304092, 0xddde56dc, 0x13c8dc7c, 0x14a6a9d3, 0x04cb9b23, 0x81a8d3dc, 0x142ab441, 0xc14c8f5c, 0x059f183e, + 0xe2d701bc, 0xcf5e218f, 0x9e155cb2, 0xe6984813, 0xbf6261e2, 0x023d3c87, 0x60106be9, 0x35560dea, 0xf422eb4b, + 0xf12ffb8b, 0x93272c19, 0xa65ee9f6, 0x42c4e161, 0xae4fa493, 0xc3d44868, 0xf9ee4566, 0x87f3f2b3, 0xaa5502a0, + 0xc36bd7bf, 0x0c53a1a0, 0x4d28488d, 0xeb600804, 0x92712470, 0x931336dc, 0x815bde13, 0xf3384874, 0x9f13a9a1, + 0x1e2347b8, 0x566826f3, 0x0b041913, 0x135f797a, 0xd0926065, 0x101c6f2b, 0xc618e844, 0x14ee7a50, 0xda4b2dd4, + 0xa6f31e7a, 0xbb6366f3, 0xe522b18f, 0x95022c3e, 0x9b85a45a, 0x718306f6, 0xb213cea8, 0xa8938021, 0xc9dfbeca, + 0x8b328744, 0x4fada941, 0x569d5c58, 0x3b8d40a4, 0x3dcfd92b, 0xdcef6ba4, 0x00704d36, 0xa1d714a9, 0xb087fd5f, + 0xbde18091, 0x56c009ff, 0x4084987f, 0x8f06ee4a, 0xdd589f87, 0x236d5dee, 0xe02f669b, 0xca2f3f21, 0xa46ef8c7, + 0xb0b3c5f7, 0x2c96b50e, 0xaadaf9e1, 0x4176a179, 0x6fa06e20, 0xc60db273, 0x6ecb7fa3, 0x15558051, 0x16c4cfb4, + 0x5fd15fe1, 0xe0fb9964, 0x87eaa7a1, 0x1395cc7f, 0x2048c0d2, 0xd1c8c5cd, 0x9fa03e53, 0xa45f3ec4, 0x20337014, + 0x8dda3c0d, 0x706f9549, 0xed46b967, 0x3dd78d86, 0x4b6d7c26, 0x8193a4b1, 0xa8fc46ea, 0x2a0e47a3, 0x306edf66, + 0xf0efb790, 0x9668e964, 0x999fe9cb, 0xcec60cf1, 0x7fb06aee, 0x80a0d27a, 0x89c2352f, 0x391b88d7, 0x5941d0de, + 0xb34c2a88, 0x6ec14c80, 0xedb787da, 0x57a36696, 0x4421f5b1, 0xd6fac3b1, 0x9dd0ff35, 0x7de5f2e6, 0x1200bf5b, + 0xf0bd9a25, 0x2d610407, 0xeab1afb3, 0xacb6bee8, 0x165ef91c, 0xb3336cae, 0x41c96410, 0xbf61656d, 0x1ccbfb3f, + 0xd564c083, 0xe1fc104a, 0x84607b39, 0xe1d69223, 0xbd52086e, 0xb9e55917, 0xf53d7bc9, 0xad4f313c, 0xf6fc1f12, + 0xed7d118b, 0xa8b9d048, 0xf3cf556a, 0xeb129b64, 0x8b6f3498, 0x2e2c7b71, 0xb41450fd, 0x0d9722dd, 0xd1c86898, + 0xf35864d8, 0x25fe288a, 0x4d18e7c8, 0xe02be5f5, 0xc72f01c0, 0xe946c1ab, 0xea8bd608, 0xf25479a6, 0x5a06c0eb, + 0xb996c4d4, 0x8e61a45f, 0x34326c67, 0xa5f392a1, 0x38cbfc98, 0x50ec1c22, 0xca1bae25, 0x6ebb0e36, 0x4cd935ff, + 0xaf6f615f, 0x0a4ff4eb, 0x032356d4, 0x393267c5, 0x0beb60df, 0xfe65914f, 0x6f6f712b, 0x111eee98, 0x506b39a1, + 0xeed39368, 0x523c4966, 0x9fa305f2, 0xbf3995ee, 0xd102c4b8, 0x9988d099, 0x52fcf4fe, 0xb331d750, 0x1c66eeec, + 0x0a9a0127, 0x7afc1853, 0xa05b0f50, 0x8015ca24, 0x3ba697a3, 0x1e9fe072, 0x52ee2054, 0xceb6a517, 0x8ba63067, + 0x7bd66e97, 0xc35107a5, 0xe742d57d, 0xc766119e, 0x12fcf59d, 0x844536fd, 0x3b7e80e4, 0x25f47f8d, 0x02f1dc34, + 0xdd163050, 0x30b0f6d4, 0xbf2c68c2, 0xb5f9ed50, 0xaf20767d, 0xe0b8deb0, 0x929c7c09, 0x27aaf416, 0xd6f56ffc, + 0xde67e45d, 0xe1abf863, 0x3167c006, 0x602a876f, 0xe570adec, 0x23e61527, 0xa8276472, 0x7727c81c, 0x6138f712, + 0x728aeed4, 0xede5b70c, 0x64c8b14f, 0xf62fa522, 0x9e4160e2, 0x2ba4e429, 0x1efd3178, 0x1ebb6466, 0xcc1aa1b2, + 0x14a9df9b, 0x36ead3ed, 0x01dbdd2e, 0x9b281ec9, 0x0582adf4, 0xc50804cf, 0xe80c5d73, 0xb2d05e31, 0x6c639c02, + 0x49d151d3, 0x6c01e9dd, 0x0756a1de, 0xed9aac09, 0x13ce7cb2, 0x4dedb0d3, 0x414265bf, 0x909185d5, 0x51319adc, + 0xabb99aa7, 0x90394786, 0x749205b2, 0x1c12ed3e, 0xc3122e05, 0xb489fae0, 0x8c1eadc1, 0x2d7ef8d1, 0xa478dfa9, + 0x131e11b3, 0x616cd9e6, 0x8a437761, 0xbd2651b3, 0x6d05d15f, 0x5a678566, 0x69486ef4, 0x14f51390, 0x4ce0db25, + 0xf97627d9, 0x8496f665, 0x0db9ad81, 0x48b89436, 0x7cc25f39, 0xadf73135, 0x705ecd3a, 0xd411b8a3, 0x6c36ad30, + 0xab52e19d, 0x1a68d331, 0x41b8389a, 0x4713a2e8, 0x50151402, 0xb47b6f9e, 0xf1fd8011, 0xd02f9a40, 0xdf05da37, + 0xe2f9c6e5, 0xf6c32437, 0xc9fc5cde, 0x7cb88088, 0x163dc223, 0x9dec24e3, 0x86510291, 0x2646491a, 0xdd44dde3, + 0xe6009830, 0xef9f0e05, 0x08a45aaa, 0x03ba3568, 0xa2ba7a44, 0x2b27ed7f, 0xf5992c01, 0x91c8f913, 0x802ef2f9, + 0x5855e352, 0xb3652207, 0x2e856b16, 0xad15aecd, 0x150cf93e, 0xe3323c02, 0xd559a456, 0xda1baa2a, 0x3171dd32, + 0x9debc9d4, 0xb0cdba9f, 0xd0ab13d9, 0x8dc35e92, 0xd0bbab03, 0xb2145e37, 0xd595cf15, 0x8cd11478, 0x096012de, + 0xa3fa5343, 0x074a00c5, 0x0bb8e47f, 0xebfd8b4f, 0xa207a64d, 0xe54c5bfc, 0x6c56c577, 0x9ea3e8be, 0xca902ffe, + 0x640d6556, 0xd717c8f0, 0x5efbb6ce, 0x17347013, 0xbb7f2bb0, 0x685946f4, 0x0563a674, 0x762e7cdc, 0xa77d95d0, + 0x284cd477, 0xdffaec43, 0xdcb97e03, 0x304af2de, 0xaf12a7e5, 0xe754dfbd, 0xcb13d7c3, 0x682e3c82, 0xd6c609bf, + 0x8d8d39ea, 0xd8674d3c, 0x75f9232e, 0x79e5f776, 0xe3f21981, 0x8bc0017d, 0xbef60859, 0x0c2ddeca, 0xe7056b37, + 0x7033ba4b, 0x9ae8660a, 0x7f30e12c, 0x47b2c94a, 0x99bbbf0b, 0x3ac7b6f0, 0x3f7cd664, 0x7bb0b69a, 0x09228cd0, + 0xfff75bfa, 0xd3ec0699, 0x3b1cf2a4, 0x72b7d4a3, 0x548d2bcf, 0x41c1d6da, 0xb425461c, 0xb81afb7f, 0x6fb75447, + 0xf2a05f7f, 0x3ef8e4df, 0x2aff376f, 0xa42744c1, 0xf1e6cd34, 0x7c4a1bb6, 0x4dab49db, 0xccd0b073, 0x4eb97289, + 0x8260b9be, 0xed8d9010, 0xe35f83af, 0x29a693d4, 0x940c6984, 0xc2b87e80, 0x60174629, 0xa2a8398c, 0xfe543e98, + 0xcf4d400a, 0x150efde4, 0xda049912, 0x104e3562, 0x23d9315b, 0xfce07c33, 0xbe974573, 0x281f23e3, 0xc46c94cf, + 0x9a59f625, 0xfeb99c71, 0x978eac0c, 0xab2938b8, 0xd04149b2, 0x5bb62dcc, 0x3ca7d587, 0x6b1ff3ce, 0xd96554eb, + 0x39717c20, 0x5b5286aa, 0x0e62d0f9, 0xd6c69711, 0x9dffe560, 0x51fe2b11, 0xe0feff6a, 0x5cc38aac, 0x25ac5708, + 0x7e736aba, 0x6ba125f5, 0xbf319c12, 0xe582ed7d, 0x73bb5b26, 0xb70af795, 0x0b2c3be7, 0x17cf4406, 0xa7f87758, + 0x39bbe4bf, 0x626ebeb7, 0x264a05ca, 0xb3ea8467, 0xab774330, 0xebc22ed0, 0x9cc69fbb, 0x3d773a47, 0x5481ad29, + 0xf23535e3, 0x0b329e09, 0x764ffa78, 0xc6c03acd, 0x71d91bf5, 0x6d6b6041, 0x4317ebf0, 0xe09051e8, 0xb9999d70, + 0xa4097ee5, 0x1d72b15b, 0x00736ee1, 0xe3b0094a, 0x8e650e32, 0x47166b86, 0xe3ba62ef, 0x94437917, 0x7ead3e56, + 0x00299d6e, 0xaa73604e, 0x54bef5fa, 0x29928962, 0xbb88850a, 0x8fb1e961, 0x96de5411, 0x8b7b2549, 0x6b17cbfe, + 0x99f2fb56, 0xf94089ef, 0x5322b87b, 0x4f037214, 0x73b9627b, 0x20e15bf1, 0x766eca46, 0xbca72c6e, 0xeff06d54, + 0x6c45ac94, 0xc6e875c7, 0xcfa83dc5, 0x0d962da8, 0x52feca9b, 0xd0900ac7, 0xeac425f5, 0x7d2341f7, 0x92037e6b, + 0xae110e87, 0x8740195e, 0xf9bd3785, 0xf97e72ae, 0x6ccf6fca, 0xf111d8fb, 0xf1324f95, 0xfd817de8, 0x0305f919, + 0xd06799c0, 0x7fa30e5c, 0xb46ee8fc, 0x990948b6, 0x17909640, 0x5ba31d6e, 0xfc29d9eb, 0x684fe170, 0xafa52cf9, + 0x076285d6, 0x8b36d607, 0x891e9d0c, 0x42345a5b, 0x22b7b139, 0x285db41f, 0x4e192676, 0x350c026b, 0x67c56237, + 0xc8c91fdf, 0xbfcb57c8, 0x05a9ee4f, 0x87b7c69f, 0x3c245dfe, 0xefff47f8, 0x3dbe8a41, 0x10496951, 0xbbf7ce62, + 0xd23c1c40, 0x91e8a864, 0xe70f81f6, 0x3dc716ed, 0x757b50f9, 0xba70d5ad, 0x16ce3a0d, 0xb31405b0, 0xe35d7363, + 0xa7b30f5d, 0xd04b726b, 0x4e2acf26, 0xb6d072e3, 0xb3259678, 0x8ed650f4, 0x34fc2dd4, 0x0cb2c4f6, 0x8152ad2d, + 0x69315d80, 0x82a43610, 0x8fb81170, 0xdb8c0d16, 0xf7f3c408, 0x29deb8d0, 0x92718e79, 0x0c5bd703, 0x8c0ce970, + 0xdf36b62e, 0xc6106e78, 0xd7811552, 0x66ed92c8, 0x7cd868c7, 0xa9158f36, 0xbcbea9ce, 0xd27ebb3d, 0xe1779b95, + 0xe19cdb1d, 0xc5c3f9ed, 0x09f09bf3, 0xf1d92ad4, 0x66792a16, 0x0e16b341, 0x8708a6d7, 0x8d1f9c60, 0x60607fe8, + 0x57c1e960, 0x705d53d1, 0x2a18b064, 0x2da3fc08, 0x5ae343cd, 0x0bd593cc, 0xb1d00bd5, 0xee13209b, 0x4e14a4ea, + 0x17d522f0, 0x5785f433, 0x36f65567, 0xc0273fb1, 0x9acfa18e, 0x137410e4, 0x60e6a06a, 0x2f3af19f, 0x39da2d67, + 0x5bc6c08b, 0x52ce4d76, 0x36bdabf7, 0x4ecea10b, 0x66d8b3dc, 0xedd88365, 0x32774c77, 0x20a3b4c9, 0x785db3d8, + 0xb6fb0a83, 0x701ec23e, 0x3f1b5735, 0xb9325ad0, 0xac584686, 0x4d782dc5, 0x5a02e37a, 0xb3e1719f, 0xf563f861, + 0x5adae8a9, 0xbf4f977f, 0x9f900a10, 0xa9b509ea, 0x1b2c9591, 0x6b79c998, 0xd02c6481, 0x4d0c1e0b, 0xe062a664, + 0xff0272f0, 0x98391541, 0x2f0ea4a5, 0x69682ce3, 0x3c004002, 0x6c713772, 0x743bec37, 0xc5d34ba1, 0x9d2b80b5, + 0x9ed43e05, 0xb98b4e6e, 0x86df7823, 0x97842ac0, 0x9e19955b, 0x2b2c413b, 0xc11632f3, 0x0b7fab91, 0x6ff71408, + 0xd90af24f, 0x452ca8d6, 0xc031d235, 0x59b4117e, 0xfde1f32c, 0x16fa067d, 0xa744fa31, 0x84829bb6, 0x8940dc03, + 0x00929803, 0xf70c60bb, 0x3f1cf8b2, 0x7c3683a7, 0x274551d5, 0x6837e8cd, 0x7750cabe, 0xc079e103, 0xfcdfaa7f, + 0x8f8cd092, 0xaa108380, 0xfecaf312, 0x637980de, 0xac1b7206, 0x819515bf, 0xbf3cc0a0, 0x02355c3d, 0xaf23a39f, + 0x5b1436fe, 0xa5af3988, 0x8de064b2, 0xb1fb1332, 0xe95e4017, 0xe581b1d9, 0x2584a9fa, 0xa6ee41ea, 0xaf3bfad5, + 0xcdc8d951, 0x75870ca1, 0x293b8ad1, 0x2f0f041f, 0x254d4fb1, 0x5841eb34, 0x3da96ddf, 0xe33d9aca, 0xd29bc8ed, + 0x480d8830, 0x239a101a, 0xfdd9ff7a, 0xcaae06e8, 0x8f1cc8e4, 0x0ceb673f, 0x1107f665, 0xa46ba88c, 0xe5ab45be, + 0x0bc19e99, 0xc34732af, 0x29890629, 0x6f1f3d96, 0xd04d72b0, 0x7e0139b1, 0x449a2d52, 0xb304f1dd, 0xf6123ce2, + 0x7cb47a95, 0xaccee07d, 0x670bede5, 0xd1ff1564, 0x3fb1d9eb, 0x63a2b80c, 0x4f6fdb50, 0x33ab71fa, 0xdbffac7a, + 0x0a968a50, 0x0e221a36, 0x07e39144, 0xb1e79350, 0xf5323ccf, 0xa96d66b9, 0xc06b2579, 0x51fb348f, 0xf5b83459, + 0xe4214ea2, 0xfea8d3b4, 0x4e56688b, 0x21686f19, 0xcfaf2649, 0x3b0c400c, 0x94afa488, 0xd31a9588, 0xb19cb5d4, + 0xb1d8f912, 0x5d28fe44, 0x8ed72ca3, 0xb1636e72, 0xea2e69bd, 0xf6328e93, 0x6bdd5bd9, 0xf2c5ff2f, 0x4a7e6fd4, + 0x89228912, 0x48da2445, 0x6ee60dbe, 0x131a76a6, 0x582d5fe5, 0x342f6bea, 0xdb236e63, 0xd68f2188, 0xc4002bf3, + 0x97dc2a59, 0x8dee9999, 0x9ce4cc63, 0x84d66ee4, 0xe7e0bf2b, 0x14bf94db, 0x903c6168, 0xa7db8a19, 0x73a20a91, + 0xc07fe8ae, 0x4d323db2, 0x0df99847, 0x3d356bd5, 0x90321ca4, 0xca4f0286, 0xcd219cd1, 0x281afb86, 0xc1edd82e, + 0xd779ff95, 0x31988ece, 0x34f25c52, 0xda614299, 0xe4ed32f1, 0xa2bf09ed, 0xea4aedeb, 0xb884aef6, 0x25625619, + 0xe95090cf, 0x809e6950, 0x22525489, 0xe5a88664, 0xe65bbd9f, 0xc138e240, 0xe9033592, 0xb5982a7d, 0x05b399bf, + 0x3bbcbe73, 0x654404a3, 0x7f592b5f, 0xa24114b0, 0x2819cea2, 0x74724edd, 0xc5803cfd, 0x9f8ef40b, 0x6bc42293, + 0xf986f003, 0xeccfae55, 0xeaad55c8, 0x4acde44e, 0x88b6f86f, 0x9d0e0bc5, 0x67896e2e, 0xf349274d, 0x1b1f117f, + 0xca08b5f1, 0xe93e58c4, 0xf04bd0cc, 0xa1868892, 0xff998d5b, 0xc6e180d5, 0x3e42a03e, 0xc9c5fd6a, 0xe0b18d89, + 0xe0687220, 0x0f2812f4, 0xcf4f46aa, 0xb15caefd, 0xbdddf24b, 0xaa3c5330, 0x64d62487, 0x38d6d7d3, 0xd026414e, + 0x68d9dbb8, 0x27025e8c, 0xda67c7cf, 0x81ffa280, 0x1704e229, 0xb45a0f9a, 0x8051cb89, 0x2e2324ad, 0x62c665b7, + 0xb9451bbd, 0x514142f5, 0x9abed84f, 0x14ff911e, 0x09f8e88a, 0xe2c352cf, 0x3a595974, 0xa50325ce, 0x77fda11a, + 0x0b0a05aa, 0xdf93e73a, 0xd6c60aec, 0x31dfce62, 0xb785a69d, 0xa8c02ac7, 0xf408aa1f, 0x69a2bdfc, 0x1832f791, + 0xf2c43bd2, 0xd8645999, 0x5057c89b, 0x7472315f, 0x63841d1a, 0xa897805d, 0xadbb52ee, 0xb3c83c32, 0x224b72d3, + 0xd5b54c25, 0x03a7cae8, 0x7690e650, 0xf02f3ded, 0x139c2259, 0xace8de98, 0x87c64c8c, 0x8cc192b4, 0xef15a0b9, + 0x017fa4b2, 0x990056e5, 0x60665c75, 0x24f3f57e, 0xfb80e9a3, 0x7149b2fc, 0x1d47cc98, 0x15c8cd06, 0xebf637e6, + 0x311aefc8, 0x8c862236, 0x84fa23f4, 0xbd62f88c, 0x3131640d, 0x98147017, 0xb9d84ae7, 0xdd1d0277, 0x8dc09bba, + 0x2825fc57, 0xfb656bc3, 0x8c80baeb, 0x0707efbc, 0x78ea29b3, 0x4808c413, 0xe0884f12, 0x0b6e0d67, 0xc4684684, + 0xdd37a46f, 0xf825c36c, 0x213a2705, 0x8c72649a, 0x8b669089, 0xf9fb98ea, 0xb924070b, 0x24a9385e, 0xa17a020a, + 0x03fe6319, 0x981c7e17, 0x0e5fb0b3, 0xb42ba824, 0x9edb8366, 0xa6349ac6, 0xf0196a92, 0xc60e406c, 0x7ebaf0dc, + 0x2096cde1, 0x17ef97cf, 0xc10dc26a, 0xb9237c0e, 0x30941eef, 0xe125a867, 0x25d114fa, 0x9dd32c6a, 0xa90c298f, + 0xf215cb8b, 0x93549b9c, 0x0ce75c17, 0x77e5df0d, 0xdc287f17, 0xbf2130a6, 0x8b311418, 0x8abb6da2, 0x19794870, + 0x0ed517f2, 0xf15ae6d6, 0x8369e0be, 0x5cf5d813, 0xb9676eb4, 0x2dfc5769, 0x04b1cc85, 0xd12a51af, 0x926dddf3, + 0x9d6afe71, 0x39ca8e58, 0x9ee5f927, 0x8e5ed667, 0x5912d981, 0x59ad691c, 0x993c685b, 0x973f86a5, 0xb23fc6ad, + 0x7cdeea57, 0x9ac904c9, 0x063f3311, 0xd82b8b10, 0xd5b9f46b, 0x6185fa4b, 0x9b7d3b58, 0x995ab9c7, 0x9e6b75c8, + 0x3017a359, 0xa61086c5, 0x46d5cd1f, 0xb0afd945, 0x58f763c7, 0x8b421772, 0x3da3450b, 0xd03a3211, 0xe5fa9510, + 0x2204ec50, 0xb10ea747, 0x5f45886b, 0x74f59832, 0xaf7264be, 0x16e1574c, 0x63bdd6f5, 0xf1f2a759, 0xf15620bf, + 0x2cde9c10, 0x47b1c907, 0x14dd346d, 0x8c923f0d, 0xbe47bc51, 0xc5ca09ba, 0xaa46112b, 0xaa3438ef, 0xc42e8194, + 0xbe809e8d, 0x699dd598, 0x78af3a15, 0x151901e4, 0xd00ce2cc, 0xd1a61af8, 0x38e0eec7, 0x79724a45, 0xea208921, + 0x3bf70c31, 0xa5e451cc, 0x207e5659, 0xa5150658, 0x95ed0295, 0xfcf50622, 0x1375a057, 0xb12d3749, 0x6905bc5d, + 0xb8a9aa39, 0xd8be0473, 0xa3588f7c, 0x7b0e7cb6, 0x4d22632a, 0xf7bd8b73, 0xd87e43a0, 0xfaddca04, 0x040dbaa1, + 0x2b916cd5, 0xdfca2366, 0xcea868a4, 0xb2335923, 0xa9bf2d53, 0xb14b2308, 0xc50ac089, 0x3eadfeaf, 0x964a73c6, + 0xd9c34dc7, 0x985606b1, 0x74c84da0, 0x67e8e123, 0xe6e58383, 0x78f41e58, 0x3ac2cd40, 0x92397490, 0x8896dfb6, + 0xa5f9386b, 0xbaf6481a, 0xf46103a2, 0x3754ee63, 0x23a624af, 0xfb78d937, 0xd506a73f, 0x29c3ca36, 0x2271dbe6, + 0xff8bb206, 0xccb09745, 0x26cbc735, 0x175c5da7, 0xeac3c496, 0xdb99fbaa, 0x4af0b200, 0xb76a833f, 0x8c37e0a1, + 0xc2d94818, 0x0f93a59f, 0x4fb13c42, 0x34ae5694, 0x78c957d8, 0x85922792, 0x9633e441, 0x872de7d3, 0x39d6a8c5, + 0xba536ce8, 0x707395b5, 0xc809ccf6, 0x97117e55, 0x8dc49334, 0x5ea08373, 0xba4451ca, 0x968d3cca, 0xcc37359e, + 0x041cb286, 0x8f25aff9, 0x62ea85c3, 0x67bd249a, 0xce41e16f, 0x5c41ca40, 0xc83bcc99, 0x6bb84870, 0xd630199b, + 0x471b1382, 0x25c916bd, 0x2b4dbbed, 0x869a0f06, 0x7958957c, 0xc806b2e2, 0xb5746344, 0x1c6633bc, 0xdc86c740, + 0x68a204a2, 0xcea03eed, 0x8f745460, 0x7a351990, 0x09de2f17, 0x2a4a45e7, 0xb73cdfa8, 0x8fffb0bc, 0x264381c6, + 0x6280e3d1, 0x156b24fd, 0xe34caf59, 0xa60392e1, 0x74ff4c21, 0x66169681, 0x4c2a4518, 0x678f8557, 0xb2f16fa6, + 0x8690fe6c, 0x8a5a7f47, 0x495147a7, 0xa09f88af, 0x63d6d998, 0xd60db5cf, 0x6486c9c5, 0x2fd3a32c, 0x41400bd5, + 0x0c8ddc61, 0xb0afda4d, 0x2a674484, 0x610ea9ae, 0xc49d8515, 0x910134bb, 0xa37f8cb2, 0xca6e35d6, 0x8848a7a9, + 0x7efb09d4, 0xf91b92a3, 0x3fc50195, 0x9ee0e7e2, 0x3c2b2514, 0xf359aa55, 0xea924a27, 0xca1c2339, 0x5919df81, + 0x1e0a67eb, 0x44e54cb2, 0xc754ec03, 0x953f45d8, 0x3cd36fad, 0x21e66eb8, 0x2d2cd14c, 0xadd64917, 0xc4fa7b70, + 0xe812204e, 0x32943f2e, 0x71382aef, 0x5c0abbe2, 0xefb10a43, 0x4aadb913, 0x741e174a, 0xf96e4dae, 0xa5764006, + 0xce5d5796, 0x96ccfd6d, 0x58512e83, 0x376b667b, 0x919b3c7b, 0x8d97f8af, 0x709225d4, 0x108e84e4, 0xfd9c3a50, + 0x455c2064, 0x2d3dcb09, 0xe942b16c, 0x3d2fd2fc, 0x09e72a96, 0x13da4dce, 0x19a47e50, 0xbdefeeeb, 0xe68410c6, + 0xedcaa2d0, 0xe43710b1, 0xdf818744, 0xb29ffaec, 0x0946646e, 0x19368c5c, 0x9a4ec943, 0xaf6e0a42, 0x65b87b53, + 0x6d52c5f4, 0x0c58b1db, 0xe5005aeb, 0xfeeefc5e, 0xf1d2366f, 0x1bb07af7, 0xb2ebf556, 0x12c6de6f, 0xbb7411b8, + 0x2427e540, 0x8bdebe1f, 0xcf8f0c47, 0xe516fbeb, 0x5f0ab187, 0x270fa494, 0x7eab0980, 0xcfc8f103, 0x82184822, + 0xa7d646d3, 0x898b8b94, 0x34983f08, 0xbad28d85, 0x60e5936d, 0x399471f7, 0x3de93608, 0x8ae3c1b2, 0x40c1a9e6, + 0x686bca6b, 0xfc8d37ea, 0x99cd2603, 0x69cfa523, 0x53060590, 0x74083f86, 0x66119226, 0xc8a6d13d, 0x7173bc39, + 0x8ecb5e63, 0x607f595d, 0xd6ed10cf, 0x9feaa143, 0xb6c3d646, 0x7c249710, 0xd3c6fd7e, 0xf03d6fc7, 0x49711147, + 0x1c3f400f, 0x8546f22d, 0xa9371a0c, 0x1f155e32, 0xe71572f3, 0x9c24ce98, 0x89858a27, 0x2e31be0b, 0x1e6758d7, + 0xfaa111cb, 0x51cf5d6a, 0xe821197c, 0xbc40ed1b, 0xe2f8678e, 0xd5e09428, 0xc8d454d8, 0x7b450d87, 0x3591f46e, + 0xfbb32046, 0xacb3ecd6, 0x7f57c5cd, 0xfaa8b06f, 0xd95416df, 0xfe4190ea, 0x804b810f, 0x1d09be08, 0x8eca7b8a, + 0xb1aef850, 0x6dd2b451, 0x9e44878e, 0xac130e39, 0xb6e28952, 0xa467691f, 0xb73feaf5, 0xdb8b5ed3, 0xc142ec9b, + 0x83c2e247, 0xa4ef29ca, 0x5efdb164, 0x025ef05f, 0x2379b9f3, 0x1725d43e, 0x94735c03, 0x67fa5194, 0xd79daa12, + 0x26f5697f, 0x187829fe, 0x4f1a6679, 0x313c350a, 0xa3bbf727, 0xa554b387, 0xf0c49801, 0x954b0877, 0x354cb423, + 0xa57abadd, 0xeefdd2fb, 0xbcf71523, 0xbb162c20, 0x73bf5540, 0x325cee73, 0x5dd76903, 0x5d63012d, 0x9b833fb0, + 0xacfc6680, 0xde58b02e, 0x3140c323, 0x267eb69f, 0x7246dc88, 0xda47d8cb, 0x2e491707, 0x8413de36, 0x98abea1a, + 0xa7c7bd16, 0x6003ed97, 0xf760e847, 0xfa581c38, 0xd69ebb75, 0x17061bec, 0xd9eec915, 0x5ebc6650, 0x1480c79f, + 0xdc592f0d, 0xe8eb98ee, 0x6bcacbb5, 0x6b2e2131, 0x4e875428, 0xa391fe4d, 0xd20893e3, 0xe63027b1, 0xee7b7b29, + 0xd69b7df8, 0x265d8b5b, 0xe1af357a, 0x0643e85d, 0x478350d3, 0x3525a7a4, 0xf4d5da05, 0xd36f91d8, 0x40f1871d, + 0x141d6280, 0xc9efb027, 0x6fbdc322, 0x7b4e3bf2, 0x35ea7659, 0xd2349afb, 0x24070a3e, 0x41e6e40c, 0xca387b79, + 0x7ff34bfe, 0x9b22c1d3, 0x0a9fc44c, 0x298bd7e9, 0x5c4c24f9, 0xf26ce7f1, 0x4c08322e, 0xe187719a, 0x64a3cbcd, + 0x970eba32, 0xdf7faed5, 0xf4e5016e, 0x1528ce47, 0x8d7d8d0a, 0xdbc3bf9d, 0xe4add4eb, 0xc8d03b52, 0xe1682e40, + 0xac9b1d3e, 0x67a5e6cc, 0x394ba8f0, 0xee6b7bf9, 0x90781037, 0x553e26e3, 0x05c02041, 0xe0b9e4b7, 0x5188cae0, + 0xeaa23678, 0xb8a248b2, 0x7d90f0b2, 0x13faa574, 0x7cd186e2, 0xe88a7f66, 0x82c6541c, 0x7de5745a, 0xfb579f04, + 0x2db9883b, 0x7a4c2de7, 0x531d6fcf, 0x1755c1e7, 0xf6fe6422, 0x0411667e, 0x1ba156db, 0x2e3dcd12, 0x6ef42345, + 0x354f5825, 0x3ce5bbc5, 0x70dc3348, 0x717dc368, 0xb16a739a, 0x775eb813, 0x0e9a60dd, 0xf558c149, 0x893553a0, + 0x2e1835cc, 0xfc0d495b, 0xb0a7826d, 0x5d6078cc, 0xfa28c5fc, 0x15207358, 0x457798e6, 0x209e4c6c, 0x5cfcd78a, + 0xc11c8cd6, 0xa3763d87, 0x3f1ed065, 0xe5b3dcd6, 0x1fb0d66d, 0x483f5976, 0x197822ce, 0x28fba532, 0x49c31191, + 0x17e81db1, 0xf33d3856, 0x499e08eb, 0x9e63de08, 0x8edbf1f3, 0xbb8dae43, 0xbae5bd24, 0x1dabf944, 0x2ff876e1, + 0xf9676f70, 0xae2d7d82, 0x862d9ffd, 0x026d9588, 0xda1061c5, 0x6a0a45a2, 0x74f6c44a, 0x18f4fc82, 0xea989d26, + 0x94b8fc4e, 0xa1fa33ee, 0xb389da5b, 0x7c184cef, 0x05ecd44d, 0xe8fb231e, 0x0b53f0ff, 0x19d6729a, 0xd21ba9c1, + 0x15ff50eb, 0xa0a45cab, 0x6a4dc80a, 0x5275228b, 0x6bbd80f6, 0x3d6f67b1, 0x847d4f74, 0xc6deeb9d, 0xc7fd6514, + 0x245df8a4, 0x3ec13837, 0x5882562e, 0x13685ce2, 0x68d302e5, 0xf7ec26cb, 0x155275a5, 0xc36fadb1, 0x041091f6, + 0xa237060d, 0xbc0140d4, 0xa0b516bc, 0x392d8f31, 0x60fff3f7, 0x3806686b, 0xbc6fa4e2, 0x73da82ae, 0xb6aa7941, + 0x2ac1cbb8, 0x6eb93aa4, 0x3facf4da, 0x2596f576, 0xac15a761, 0x88ee2787, 0x162eb512, 0x8192a258, 0x33b47403, + 0x3608cebb, 0xf18565d2, 0xe7b633b6, 0x40117b81, 0x7ace811c, 0x5c5b0386, 0x1f14f11b, 0xaf01859a, 0x53ff7e56, + 0xfb091f49, 0x605d1f6a, 0x9c8d8d15, 0x3c41998f, 0x4ce23d65, 0x708b7b82, 0x8ef7a789, 0x1720ad64, 0xa53cd215, + 0x37fa4f10, 0x0526a191, 0xc04a76bf, 0x49683815, 0x22700afc, 0xdd429803, 0xb298f42d, 0x4ad2b58a, 0x8f8f9e5e, + 0x9e718945, 0x7ad803cc, 0x0e0181a0, 0xb0982714, 0x1a5791bc, 0x54841a13, 0x016dd5ea, 0x0cf11cd5, 0xb786b515, + 0x7c5710e8, 0x1abd783b, 0x1140d285, 0x915b15a3, 0xd57fa646, 0x0d41f510, 0x540a849d, 0xc6abbbd5, 0x354e39b6, + 0x84dd605c, 0x93d22bb9, 0x632d9647, 0xd169bd62, 0x1fdcafc7, 0x6abed914, 0x1d7a46c1, 0xe5c5c67c, 0x5781ed7a, + 0xaa456a4c, 0xc8c86751, 0xdc67f434, 0xe01f04fe, 0x3879e163, 0xac3d311f, 0x2ba8c4c1, 0x40358b9b, 0x51d3c94e, + 0x9ac9ee08, 0xe42c7d05, 0xbc6a7e65, 0x364eea36, 0xd47e4af9, 0x9bf268dc, 0x930c7610, 0xedce1514, 0x6167be7f, + 0x700d11c6, 0x47fca3c5, 0xf292f79a, 0xafe011fa, 0xecd340bd, 0xc1eb9a0e, 0xde91e91a, 0x047f24ad, 0xe6e6c6c9, + 0x00638d96, 0xee34a127, 0x74773d07, 0x6d555e71, 0x887095ca, 0x71d50c17, 0x54dff80f, 0x21f20360, 0x57329f15, + 0x13d2d603, 0x383b7e84, 0xe9844367, 0xa070a53f, 0x49803370, 0x82d69900, 0xd40fa98f, 0x451ae6c5, 0x09084b31, + 0x4fd1b6ae, 0x9f63c1c5, 0x02ae25a0, 0x7fe6223d, 0xd9d055fb, 0x31771a17, 0x11861c8d, 0x9b42f75c, 0x1067a6b3, + 0x33b40050, 0xcf6b8cde, 0x9b9bc05e, 0xeff0c4e9, 0x81b1b2d7, 0x065e4507, 0x705ba943, 0xe5485b6b, 0x6c0e185e, + 0x3f61705a, 0x0df38fbe, 0xe519c335, 0x98db444d, 0x86fa461c, 0xd7ed7b1e, 0x23a7cc28, 0xc833a1d4, 0xa4f6540c, + 0x767e9a7b, 0x7ffefc24, 0x210c398f, 0xafe71c51, 0x71aeb12c, 0xacab0ca3, 0x6ddf88d4, 0x6fe277a7, 0x526297f3, + 0x3598dcbf, 0x5c640032, 0x50521950, 0xd24df249, 0x58e6fee0, 0x51cb27bd, 0x4ca27c6f, 0x83818562, 0x8fc5ae7b, + 0xe187e293, 0xfa637c45, 0xbf66532a, 0x366310ae, 0x66215f0d, 0xe69733cd, 0x9095bf01, 0x707b5447, 0xe9b29b60, + 0xd0cb4d24, 0xa3cb1f8e, 0x93a7617a, 0x00967446, 0x3d319ece, 0x15af72a9, 0x8fe0655f, 0xb2bff81b, 0xdb3fe271, + 0x6f2b40e0, 0x109e5e93, 0x59f37ce5, 0xe3f24bd0, 0x71af3a77, 0x6489d1e9, 0xe90c8e19, 0x078fa6ff, 0x9db34a77, + 0x82828e6f, 0x01f6bd71, 0x10865ba8, 0x7afb592b, 0x015f5fdf, 0x34350f8d, 0x360a6924, 0x1c901001, 0xa182aa87, + 0x6cbfe968, 0xffacd92a, 0x327db006, 0x363f7691, 0x611329dc, 0x6ad2d1d6, 0xcf748eb6, 0x21c348d3, 0xf6fed659, + 0xecec7017, 0xc83ffdfd, 0x4a0958f9, 0xc59c01d5, 0x6f7587b7, 0x5db01428, 0x99d80ae9, 0xd52eb03b, 0xa8f107e1, + 0x142b344e, 0x8dbb3fc3, 0x7475a9e9, 0xec826656, 0x5a707b36, 0x64cba1d9, 0x1fcf248a, 0x3981141d, 0x6cff139c, + 0x58262fde, 0x9ea9fa24, 0x0aedae3e, 0xa534e137, 0x268a688f, 0x6f5dea34, 0xa6a3bb2b, 0x21966f67, 0x4a75781d, + 0x309d88bf, 0x4efe7ad8, 0xb4c50958, 0xe9833f2d, 0xab51569f, 0xb99a7fb7, 0x6e4e9439, 0x946af883, 0xa5f5e4b1, + 0x058f5d3a, 0xc87975d6, 0x583720a9, 0x4b1d3ef7, 0x4c1c4a10, 0xaa8c707e, 0x9cda77f0, 0x5cf4acfe, 0x8300f0d1, + 0x4ab4bb08, 0x03d615ca, 0x107758cd, 0x9cfdacca, 0x740ca293, 0x489a2ced, 0xc095b7de, 0x32121092, 0xcb2619d3, + 0x4e95d4b4, 0x4c4fa6ff, 0xd029ec78, 0xd4434a93, 0x479fd742, 0x604ff196, 0x5b50af51, 0x842ee844, 0xb7454c6e, + 0x9a905e94, 0x6efe02d3, 0x579ee567, 0x48594257, 0x84b1dd34, 0x0d2bb714, 0x06170d9b, 0x1c712937, 0x287d3b8d, + 0xe05e2920, 0x7a8cdeb8, 0xdd507032, 0x934df9b0, 0x539bd838, 0xe6967602, 0x218cee26, 0xe48f5a92, 0xaa9d6641, + 0xb4dd3a53, 0xc6a74e72, 0xd69680b8, 0x68463526, 0xe332d011, 0x1c4a4d0c, 0xe940ae55, 0x61e94db2, 0x2f59e508, + 0x055488b7, 0xec5a918e, 0x2f596633, 0xa7713977, 0xefeaea3b, 0x6e418630, 0x17e34666, 0x4f6c6ee8, 0x3071be0d, + 0x265f3a3d, 0xf03bcb66, 0x1382127d, 0xced1cf27, 0xb5748641, 0x8b13e6c0, 0x57f994a0, 0xb1479fd7, 0xaf0bdbf5, + 0xf1e404ff, 0x4e9d7307, 0xd06fc305, 0x2f7f243e, 0x225715fb, 0x4021ebae, 0x4549b6ee, 0x11b8420b, 0xedbcddfc, + 0x466b2889, 0x108f1f9b, 0x7a6876cf, 0xc3996b0d, 0x44f8bc53, 0xce90e6c0, 0xe9b02f4c, 0xe4da6a8a, 0x7e6bab2a, + 0xa3cb8f66, 0xa7850a90, 0x163be261, 0xd023c2fe, 0x9fe4f417, 0x70438928, 0x36325cef, 0xe8b86d0c, 0xc0679d96, + 0xbc07dfc4, 0x913f43b2, 0x277f4092, 0x116ca501, 0x88396e8e, 0x804e8eb2, 0xec88901f, 0x8e3465ee, 0x3bd69d66, + 0xa8ceef61, 0x6a041d54, 0x5f386e16, 0x8f1e43f6, 0x362ddb8e, 0xbeb3722a, 0xe1795aa0, 0xff80708c, 0xea6c17af, + 0x862b8df1, 0xa35e8595, 0xe58d5a41, 0xd104250c, 0xac55cb5a, 0x8c7b7cf7, 0x240b747e, 0x82cb4e96, 0x2b431f96, + 0x8dec4872, 0xe18c02b4, 0x0515dd2d, 0x599dbd93, 0x256a5a63, 0x09bcd644, 0x15573cb0, 0x2ca0c99d, 0x921bac8d, + 0x83aae8d8, 0xffa91902, 0x09c5ecd8, 0x67408896, 0x9ff4d5a8, 0x538189e7, 0x77b61834, 0x2f9a5dbb, 0x3d396d1e, + 0xc250c2a6, 0xac549c39, 0xf4a8bee6, 0x55f1f30f, 0xf1facedb, 0x5c3d3f9f, 0x467b87ad, 0x7be43905, 0x5fcf6066, + 0x94b15a4b, 0xc5283de3, 0x7bbc50af, 0x13978a9a, 0xc2726cfb, 0xf89bd2c2, 0xda7a5b2f, 0x0dae7a34, 0x4db8debc, + 0xa5918354, 0x2dab0aa2, 0x88f3dfca, 0x39d1554d, 0x6fe932e2, 0x3cd56c21, 0x3656c519, 0x199c50eb, 0x2a4332fd, + 0xdf020483, 0x0224870f, 0x627258f9, 0x973637b1, 0x9218ac1c, 0x9f0c877f, 0x736321ed, 0x6efc5b7d, 0xa5f6e5bb, + 0x6cf6bbdb, 0x25266aea, 0xbbb4e7b8, 0x59f85b9c, 0x854a3a6d, 0xfa6b3cc6, 0x227804b4, 0xa3a111ae, 0xd0a84a63, + 0x5ab613aa, 0x8df0d6ab, 0x2ee3d2e5, 0x1feaa7bf, 0x51ad0cc8, 0x8e12fdbe, 0xe707fd2a, 0x7b98d1aa, 0x6625f795, + 0x21c6dbc7, 0x7d0d56c4, 0x9f0bbcd5, 0x81b29b2e, 0x77fe3fc8, 0xbc7ede73, 0xe15377a4, 0x21bd8e40, 0x45d3faf7, + 0x89434d6d, 0xd41881bd, 0x3925ea31, 0x441af858, 0x47ef09b0, 0x3bddea41, 0xbef1fe36, 0x3b289622, 0x49adc28b, + 0x2a44d1da, 0xe961222c, 0xe6b03f3c, 0x882d327d, 0x4704d7cd, 0x583978c8, 0x4f463c16, 0xdf9d963f, 0x48c73d0b, + 0x09457678, 0xe6e85aa6, 0x25ef2fcb, 0xcf33fa22, 0x4eb2b016, 0xa1964768, 0xec46c96d, 0xc4fa4dda, 0x6372df1c, + 0x2d8dc716, 0xb3cc25d9, 0x921b6491, 0x31ff1c5c, 0x65e6b7a4, 0xe5a7f2fc, 0x57571146, 0x9dfec9b2, 0xcd1d0dd9, + 0xcec12c38, 0x5c9528eb, 0xde040157, 0x19ba84c8, 0xc441e3e3, 0x7d9b4671, 0x3811f68d, 0x45358164, 0xc72fd909, + 0x32709c3c, 0xfc096f4c, 0x30584904, 0xdf11c39d, 0xc13b8b70, 0xefcda153, 0x60dec3c0, 0xaf72e25c, 0x6af3ffd6, + 0xc56534f4, 0x0c6c0023, 0xa287ade3, 0x42feb026, 0x6e9bc8e5, 0x4a91aa24, 0xd3acaf87, 0x93a74787, 0x6d73a8c9, + 0x809d7aad, 0xd39cfefc, 0x18b8f93d, 0x1a0044ad, 0xae18558d, 0x666d413c, 0xc2c6bb91, 0xd5e3dabf, 0xcd6b949e, + 0xac39c39e, 0x64d70668, 0xae84e8b4, 0x1726d840, 0xf0372aee, 0x20af0b7a, 0x20940412, 0x2d5cc9fc, 0x4c0bb9ae, + 0xfb2ed516, 0x3ce6cdbe, 0xead172f5, 0xe045461c, 0x4b151399, 0x12da4839, 0x729314bd, 0xbf665cbf, 0x90a01392, + 0xd407c35f, 0x1dcf25cd, 0xbcc0fa4f, 0x5f967ac5, 0x9a1fedad, 0x314a4366, 0x4b950578, 0xb02fcdd4, 0x466d3a40, + 0x3d3f3714, 0x0b4a79bd, 0x8e81a967, 0x0dbaef1c, 0x88453955, 0x82d160d8, 0x7ef12283, 0xd3ee7aa7, 0xd740b889, + 0x36658b15, 0xe11ec62d, 0x7b87a4af, 0x99b0770c, 0xbe857710, 0x13c5428e, 0xc11eaf31, 0x60a9b8f8, 0xdd7b16ef, + 0x4ad934b8, 0x829d742e, 0xeaec69a0, 0xc02cc397, 0x05c92000, 0x86d84ee9, 0xe2898687, 0x5d11e8b2, 0xeabb9a92, + 0xbe06bf04, 0x2c3bd03c, 0x32426787, 0x3db9a2c1, 0x807f4bce, 0xde1d295d, 0x6c7aa0b8, 0x61e6b72c, 0xe1d96d96, + 0x067fa165, 0xfa83a679, 0xcdb023e1, 0xe6da3523, 0xb76476a5, 0x30251dc4, 0x53008402, 0xd35b0ac8, 0xa6c7fc66, + 0x5d0a1869, 0xf7d6b361, 0x242e4272, 0xd456ba10, 0x697ded79, 0x23bfc438, 0x7245b8dc, 0x3461c6ca, 0xc52327d9, + 0xaf03e93c, 0x451d598f, 0x5e0edb41, 0x3bdbfdf0, 0x16ec8b99, 0x89988a51, 0x3d6c9b15, 0x38ac7e29, 0x8cf76800, + 0xc8122ee8, 0x836a8132, 0x5d602eb5, 0x72387203, 0x25e8893e, 0x410ad0ce, 0x8819c79c, 0x72d9190c, 0xd84b629d, + 0x723fcd86, 0xbd90750b, 0x7c0993c1, 0x4c362a6f, 0xdd8fb661, 0x7bcf7cb1, 0x9f296264, 0x971ad7ce, 0x8f55780d, + 0x045c70fd, 0xe2a35f8f, 0xf5604d8c, 0x20ecef67, 0xe200c4b6, 0x3f54582a, 0x8337622f, 0x553cf414, 0xfb7701a3, + 0x4809f2d0, 0xd503e520, 0x95b15b78, 0x5fcfd604, 0x343a6a81, 0x58f4f8ca, 0x2e95101c, 0x07bf0e58, 0xff071b37, + 0x0c7f819a, 0x063d9962, 0x5569d594, 0x120f6ffb, 0x0824a5fc, 0xb15164a7, 0x3bbd395e, 0xe3faccce, 0x6330df77, + 0xd5d050f8, 0xe4dffb38, 0xa3feb728, 0x92a2d2d4, 0x8b6efae0, 0x825143ad, 0x833a81bb, 0xb6bc2845, 0x190a2f0e, + 0x82ce05bc, 0xdf17731e, 0xc7216f6a, 0x31877603, 0x5d1b76e7, 0x15b3cd1b, 0x152979ef, 0x196628d9, 0xff59669c, + 0x5d2de228, 0xaf0a89a8, 0x209820fa, 0x9bff149f, 0xb2bf2a98, 0xed71ac5f, 0xd539edf8, 0xc9b2273c, 0x7a8fe1c9, + 0x3859c197, 0x54e23566, 0x4a7240f4, 0xd61f8b1d, 0xe0b0f9cc, 0x7aaa5f40, 0x65018374, 0xf362d807, 0x547cdf53, + 0x752f79ff, 0xd9df64e6, 0x55dc80d8, 0x79f635c6, 0xf6647cad, 0x9692d2ca, 0xccf32d6f, 0xf0610764, 0xff55e2e4, + 0x653c59ea, 0x8ee39397, 0x3c501d7a, 0x68d561a7, 0x9efbf925, 0x43d32794, 0xfa18b8e1, 0x7acf8880, 0x79816837, + 0x04055cd8, 0xba176238, 0x34efc712, 0x84080dad, 0x9732e6b4, 0xd574d3f7, 0xd58023d4, 0x2ecb99b8, 0xa3ee47f0, + 0x8b6e469a, 0x870927a6, 0x2bfb0235, 0xe4c6502c, 0xc1a955d1, 0x0612274a, 0xbf36ea6f, 0x1d1a52a3, 0x06313108, + 0xeca1184e, 0xc69c2509, 0x3c1e5fd7, 0xfc39183c, 0xc347018b, 0xd2a6c944, 0xf8b29a78, 0x70d3aaf9, 0xd9170da0, + 0x91c0a2b7, 0xa7b8bfed, 0x88ef15ff, 0x9bba0e57, 0x1962aa06, 0x20648021, 0xa6c580e7, 0xf006f101, 0xbb6c1c4f, + 0x6262121f, 0x55ea0a93, 0x0d689cf6, 0x0917b3c6, 0x357913da, 0xb68fb369, 0x1fac82de, 0xbd552bea, 0x21ab3b59, + 0xee422195, 0x75e4cc17, 0x658444a4, 0xda20d04c, 0x7076e0ad, 0xbeb1386b, 0x33f25074, 0xcbf63dc3, 0xae9f78e6, + 0x39ae144f, 0x0130d852, 0x2d670300, 0x7c9a132c, 0x0b7a17f3, 0xc9a6375b, 0x5fe79090, 0xd05d6e40, 0x0591f690, + 0x521d5b18, 0x607097fe, 0x941e4c24, 0xaacdb6f3, 0x84130d88, 0x05aad1aa, 0xf22cdb0c, 0x75f9ea1b, 0xf6f13ba2, + 0xc0e39853, 0xa629712f, 0x47be1733, 0xa4886380, 0x1dd8dfa5, 0xcb06af4a, 0xf070a1fa, 0x1449da67, 0x0f7f78ef, + 0xa105a72c, 0xdcb08872, 0x16af1318, 0x54d11dfa, 0xd6145370, 0xe4982e19, 0xb032a4d8, 0xbbf4c689, 0x734e084e, + 0x90f300d9, 0x5e600354, 0x1a62a2e2, 0xc893bf7a, 0x8ea5bc1b, 0xd38794fb, 0xd06d9289, 0xa2870755, 0x3b535eee, + 0x450fe682, 0xd73bfc05, 0x97f8fb5b, 0x25a9d699, 0x66b7c2a1, 0xac523e12, 0x15d7e1a4, 0x2cc562e0, 0x73e38ff0, + 0x2b5212cd, 0xca8ad926, 0x2163a19b, 0xa535fb92, 0x16871257, 0xcc596e15, 0xc1d743c4, 0x3cb6c0aa, 0x4ed5fea6, + 0x308d27bc, 0x82f251c4, 0x469db131, 0x6a33e959, 0x4580154b, 0x16c5c4a6, 0xdce7acef, 0x7e09a987, 0xc901ffc3, + 0xd504317f, 0xd0394c0d, 0x1522f265, 0x0482761c, 0x66de437f, 0x43a1cc90, 0x6ed9ab4c, 0x9f700cfd, 0xb8792642, + 0xe10f2d1b, 0xfe07b8f8, 0x053b845d, 0x16422915, 0x75b6319d, 0x5d07f680, 0x2780e2d3, 0xa4d42939, 0xff6e98b8, + 0xd3e5d85e, 0xfa8091d7, 0xe0043d80, 0x6c80c582, 0xe9571205, 0xb91f4eb4, 0x4c97aa06, 0xa60f7f2d, 0x3a933ef6, + 0xe997ac92, 0x05ae524d, 0x4cf3ebcf, 0xace68607, 0x63263bfa, 0xb62a5416, 0xcde35eeb, 0x271b974c, 0x8be1bf37, + 0x1fa16d78, 0x6b5cadcf, 0x18f38dd9, 0x63d5c1af, 0x26cdd31e, 0x1ab6de8e, 0xab161053, 0xfeeef5df, 0x33452b62, + 0xc09659d1, 0x7ed59604, 0x9fbb68ec, 0x573aa0fb, 0xb82ba080, 0x380f5b58, 0x00e243b4, 0x835e5ae9, 0xf722f802, + 0x57761cbe, 0x31131d86, 0x72000ad3, 0x7af1df39, 0x486a087c, 0x059a625b, 0x31d47b89, 0x7bec2db6, 0x9a52e139, + 0x4f5229af, 0xfa1036a7, 0xfd5066dd, 0x8a19c652, 0x6e5a23fe, 0x375edfd3, 0x24d9d090, 0xa474c2d6, 0xcfe4a725, + 0x634cdc08, 0x8f1ee08c, 0xc65f7213, 0xbd9492fd, 0x97098846, 0x91e7b81f, 0x5155be38, 0x08938d86, 0x3dc66ea7, + 0x12c04a3f, 0x4558e105, 0xfc74dc7f, 0xcdfee307, 0x83c20579, 0x09f1535e, 0x7296684d, 0x48b1b918, 0x66e0e360, + 0x4e4474c4, 0xa0cdf81d, 0x9aa6e59a, 0xf92dec7a, 0xb43f9fe3, 0x22477ba8, 0x73ab42ff, 0x8a627549, 0x57a1acb0, + 0x3050e786, 0xab5557c2, 0x8743503a, 0xc41d2bac, 0x2d736765, 0x38d35124, 0xdde31454, 0x929bbc67, 0x16ab60c3, + 0x79eac76d, 0x693b8c5b, 0x680aa450, 0x66003145, 0x74cef6d2, 0x4e7c39e8, 0x8c02865b, 0x8e2fe5cd, 0x1e50f5ee, + 0xe7c442f2, 0x2b2d4ef5, 0xf0937d67, 0xe98d6090, 0x12c05e02, 0x3baae97c, 0x513427d2, 0xb1a55b0f, 0xc16ed793, + 0x3d0951f3, 0xdd511111, 0xb79e88d4, 0xa5077513, 0xa12f89d6, 0x87f04f17, 0xb0b11cc6, 0xb02197fe, 0x46279ba3, + 0x8661158e, 0x945b1ab7, 0x7482d50e, 0x9d5ea3f1, 0xf6ab58f6, 0x14c4aae4, 0x931f7824, 0x1684bda0, 0x7578a4d6, + 0x3ef46af9, 0x6322a93b, 0xd511c288, 0x2a09b66d, 0x42ef8de9, 0x4ca6575a, 0x361dfd60, 0xa1e841db, 0xbf3b7163, + 0xa1c406b6, 0x40096810, 0xd11e632a, 0x2f18a8c3, 0x0dbd7b11, 0xcbf46bfc, 0x4326c8d5, 0xd8cebe27, 0x0bc55752, + 0xb6480fee, 0xbeb64651, 0x49938330, 0xcdc326d4, 0x6524208d, 0xdc919856, 0xbab5237e, 0xe2ffb3d8, 0xaaa12147, + 0x1e335176, 0x335284a6, 0xb6e0f74d, 0x0f12ed2c, 0x8cd031cf, 0x65dc8dec, 0x5c1f5710, 0xe4904d86, 0x6df5725a, + 0xb7642bbd, 0x3a9de96a, 0xff229fa7, 0x769cc372, 0xd6dfe4e3, 0x6edc6237, 0x66a076b2, 0x683b653f, 0x995586cf, + 0x18f374a0, 0x1250d56e, 0xf24f3e08, 0xd7c1145e, 0x94394661, 0x99aaae70, 0xc24158d4, 0xa0127c6f, 0xe8893012, + 0xb13da7cd, 0x46c3958c, 0xd4b91ae3, 0xf82bded2, 0x055bd2d4, 0x654cd989, 0xae20e67f, 0x1f5cfdee, 0x539ce919, + 0x3bc138e6, 0xec0beb78, 0x9619a353, 0x5021855f, 0x16c2b550, 0x7f61301b, 0x21980bcd, 0x18f37276, 0x60899e4f, + 0x515d8b97, 0xc481734e, 0x4e3e9829, 0xa8e2dfc3, 0x362ea438, 0xcecdef63, 0x3745c6db, 0x13a88084, 0x0df431c1, + 0x9299817a, 0xf41a5da7, 0xb875be25, 0xddc1734e, 0xcf4e0a66, 0x00b56d86, 0xdc66af75, 0xac8183a5, 0x5ceef9d0, + 0x01525a9b, 0xd26bd694, 0xac268f3a, 0x7e50f671, 0x8bc5f027, 0x7e98ae14, 0xb1d23ac6, 0x3d9d52b6, 0x3c062f99, + 0xcf257967, 0x867d1860, 0x6e1f22ef, 0x24d6b4ae, 0x7fad29b0, 0xa62914c7, 0xedb57286, 0x0ed184b3, 0x1978a82d, + 0x60bb9fcc, 0xe2117ab0, 0x0a17aa33, 0x532ce812, 0xd13a0521, 0x22346c25, 0xb1312d58, 0x5cdd20c0, 0x26e82bed, + 0x7e938255, 0x12560ddc, 0x63fd9fab, 0x6667d576, 0x11d7d0a2, 0x1fefa50f, 0x5ea6e9bb, 0x97d97d82, 0x61aa4133, + 0x6f6e86b3, 0x8029a80e, 0xbadd9595, 0xfdd9af6b, 0x0d05f587, 0x54bed465, 0x0b56f4ac, 0x8012db63, 0x3d753b9e, + 0x86bf0989, 0xcd70b099, 0xe135eb3a, 0x9486991b, 0x78bc2b7c, 0xbb3b4a1f, 0x47408cbe, 0x1c49cd0d, 0x9f066c50, + 0xad54d025, 0x7003125b, 0x2605ea64, 0x926f1214, 0x8762c731, 0x10a67f77, 0x31d646ba, 0x12b044d6, 0x0c418256, + 0xff2a9acb, 0x1d441b50, 0xa6538808, 0xf879d2b0, 0xe0e9a27a, 0x7f7105d7, 0x4d29901d, 0xf53320a0, 0x87a424fe, + 0x1f3a93c9, 0xf871f858, 0xe968ff10, 0x1971b31f, 0x4425d17e, 0x4d3029b9, 0x11247469, 0x3f987322, 0x323ce565, + 0xbf441aae, 0xba9ed7d0, 0x80713096, 0x0f602b0e, 0x79d4ba6a, 0x442032f9, 0x44467be3, 0xa71be5ee, 0x23c442ba, + 0x4a9d2a3d, 0x4cbeb043, 0x0ecca718, 0x0d165a7c, 0x9b00251b, 0xda5d775e, 0x4fad5749, 0x5c526fc3, 0x801a5b03, + 0x7ddd1f8c, 0x2b030d8d, 0xb345c15f, 0xae36bee1, 0x02ffb3e4, 0xf1191ec5, 0xcaea68e3, 0x6a80662e, 0xef3d5ae6, + 0x5f014d25, 0x4cf264d9, 0x4c7560dc, 0xf0af730f, 0x59ad9bc2, 0x06e72b09, 0x3f0ab35d, 0xabab06a9, 0x90a815b7, + 0x8580dc3f, 0xaf1df515, 0x04a8aa87, 0xeae73f13, 0xac08dae9, 0xdf0ade37, 0x60ea1c82, 0x0f172ca6, 0xfbe9b139, + 0xd9a66e69, 0x297e3eeb, 0x475a1d36, 0x3e59873b, 0xd647f6d4, 0x28b3b5d8, 0x1437b38f, 0x85f01240, 0x94eae082, + 0xb6992bf0, 0x1b3123bd, 0xf12b33df, 0x9d872418, 0xe0785002, 0x488d5092, 0xa79edefd, 0x4edd0f9b, 0x772de080, + 0x43d685ed, 0x1b254bdd, 0x5b127e51, 0x9e99c119, 0x667bd2ce, 0x47650a88, 0xa334eee0, 0x7625254d, 0xc8c78dcc, + 0xa68eb127, 0x8ec37fa6, 0xedcfda81, 0x472c853b, 0x4c889f46, 0x8b0c99f0, 0xfda7ea1a, 0x01ef9a71, 0x95364a21, + 0x61cf009e, 0x4db287a7, 0xa1e966ea, 0xcc8175fd, 0x1159b77f, 0xaa7501bb, 0xbd909d34, 0xadbdd837, 0x4bbc77a1, + 0x30db31d0, 0x8dd5c41a, 0xb1cadffc, 0x7596423c, 0x349088c0, 0x2a17b78c, 0x7d19280e, 0xc43ed69c, 0xa302bb2b, + 0x0885b9d3, 0x47693b29, 0x55324ee2, 0x0d369cc4, 0xb444c9ea, 0x00914665, 0xd2ad4890, 0x41bf7816, 0x6574dbb3, + 0x8480f30f, 0xfd13088a, 0x16a24217, 0xb97d621d, 0x124ae358, 0xb5b4a742, 0xfda3b76f, 0x1444b906, 0x19120d22, + 0x3919d90f, 0xe02679e7, 0xd4a09926, 0x4d59dd03, 0x93d674b3, 0x6c28511a, 0xa4560c45, 0x5e9290e9, 0x18a5d758, + 0x7a7bc52f, 0x6e8f44fa, 0xe5e940a0, 0xcf8d44a6, 0x8267b41f, 0x84fc499d, 0x37dbe889, 0x99bf5127, 0xbf826506, + 0x9e1adb4a, 0x9e612d12, 0x21a61b1d, 0x9e9c69b2, 0x98515c15, 0x89496dae, 0x390e8ce1, 0x85d7421e, 0x585ec6bf, + 0xc2cf6e87, 0x6457cd07, 0xd8cf0d58, 0xf27d8d6b, 0x32fc723b, 0xaacaf6a5, 0xb2ff97c4, 0x21f700b0, 0x21ce1b3d, + 0x44835a55, 0xb071c620, 0xb59bebca, 0xe32d6833, 0x19091870, 0x71963f69, 0xd2cde6bf, 0x4442922b, 0xde621801, + 0xbc6dfb13, 0x91bfac26, 0xaad5cef3, 0xfccfa999, 0xd855c970, 0x4702d6dc, 0x8ae15cbe, 0xb989938b, 0xcb54380a, + 0x42ef47e5, 0xb0ebf1dc, 0x7aab9461, 0x5bc768b3, 0x118772f3, 0x2c2c029c, 0x2358d088, 0xf06e3042, 0x9f2d41ae, + 0xe7119eab, 0x68ddc0aa, 0x01e2881d, 0xf72ae063, 0x28553690, 0x9573f61a, 0xa75f650e, 0x07966a6f, 0x723a4870, + 0xe39df28b, 0xb8be0504, 0xde58e12f, 0xa92fba90, 0x61720b07, 0x5ff9823c, 0x6c1b5468, 0x827db5e8, 0xe17611d5, + 0xe664f129, 0x8dab6563, 0xf5e30091, 0xed4df798, 0x1ade925b, 0xc02bbe37, 0xfc8a2eab, 0xedc793f9, 0xb52c6d6d, + 0xc6dd10eb, 0xc03121be, 0x81f26eda, 0x8524e75f, 0x1ee2d109, 0x6df674e7, 0x9a8bfab5, 0x6a46528a, 0x373ba94f, + 0x57348d3d, 0x846dd3dd, 0x9e587b57, 0x28b5e195, 0x8fd942aa, 0xc22502a9, 0x2dc3d8b4, 0x6798d561, 0x62e3add2, + 0xbc3abbdb, 0x72975195, 0x6726fb21, 0x593ffa22, 0x57ab09ad, 0x8f47214b, 0x38595661, 0x6c5191b5, 0x91cff88b, + 0xf7f70c1c, 0xae88c6fc, 0x0262c225, 0x9e800551, 0x3b821430, 0x3af3c05a, 0xfa9c9299, 0xe184ec14, 0xe2ed7d81, + 0x32e2e82b, 0x963e3cf9, 0xfafc9774, 0xcbb4e20d, 0xe1deeab8, 0xf0190dc3, 0xab5cf11b, 0xbb4b6d4c, 0x6db136b3, + 0xb4924914, 0x9d587723, 0x3f3e0859, 0xcee159a4, 0x4954d5ba, 0x986f89fd, 0xa5df0619, 0x14ce38ab, 0x884d5151, + 0xce7e3496, 0xa1c6f3eb, 0x5fdf4280, 0x65c832de, 0x354cad89, 0xb4ffb3f3, 0xb59b8aca, 0xc8d7cb13, 0x92739181, + 0xebcaa66e, 0x5caea4c0, 0x5bf9aed6, 0xa5db0dea, 0xef70f5d4, 0x60202fc1, 0x75675fa3, 0x39e1deb2, 0xe5bc50c5, + 0xb7dff18f, 0x87bafd27, 0x4c781c5c, 0x45b4b92e, 0x1377cfa9, 0xba6d8ec1, 0x41699664, 0xeebfacd5, 0xf226786f, + 0x89a52321, 0xfbf14819, 0x5aad36d1, 0x14ae1888, 0x10c60bb6, 0x6ff43dd1, 0xcbe6dc6c, 0xfab04744, 0xfa44cfde, + 0x38534cb7, 0x4c75e0b1, 0x2e1adc53, 0x9c42a647, 0x32467cda, 0xad493111, 0xaddfd7ed, 0x7363f186, 0xb75303ca, + 0x17fd0049, 0x52b8ce3c, 0x739e4411, 0xf04ce707, 0x4a817b8f, 0xc699c9cc, 0x59eb766c, 0xf5b40595, 0x9251b328, + 0x6d75bdbf, 0x02cdf801, 0xb32b0098, 0x36614d49, 0x642099c8, 0xe0982b54, 0x37cff7a2, 0xbd0661a8, 0xae5143ee, + 0xc10a662d, 0x213675a4, 0xd16a3dfb, 0x96159e0a, 0x100bfd83, 0xdf4c8783, 0x68d60404, 0x4eef2815, 0x3a2e4c27, + 0xa1260b58, 0x675ab32c, 0x29a74adb, 0xb47d9e11, 0x0de3649d, 0x9df57ccb, 0x32cef984, 0x35ed63cb, 0x953f828b, + 0x67c9677a, 0xcddac333, 0xceedf3c7, 0x5bf545aa, 0x44481810, 0x5e01f672, 0x25480f6b, 0x5e4127bc, 0x7de780c0, + 0xc02a19f6, 0x728d182f, 0x2b3278df, 0xd5eeeb9e, 0x0580d8b9, 0x250e9d6d, 0x55b7e6fa, 0x716b62d6, 0x5429d626, + 0xa31740bb, 0xbb461d4f, 0xc0244252, 0xe51adf1d, 0xe611934a, 0xf08d1afe, 0x68267693, 0x42981edc, 0xdad132b3, + 0x2b5b889f, 0x7053fe52, 0xc187dc41, 0xdb4720be, 0xc21cc128, 0x2334414d, 0xf6d4eb2f, 0x64651b01, 0x9bf549b4, + 0xa85c1ad2, 0x0d58bbe4, 0x88a388fd, 0xc21156a8, 0x93849f10, 0x8335c6dc, 0x80994ed9, 0x00401b91, 0x9ea6014a, + 0x0912737f, 0x585718d8, 0x33dc4ecf, 0x089d06c4, 0x5c495b33, 0xf41f05f2, 0x6742b172, 0x4cb19a72, 0x50a5c162, + 0xe5d7f02f, 0x6d075bf9, 0x5e4b705d, 0x4a63259a, 0xc93b8989, 0x3fd79f5c, 0xd0f55241, 0x92d82e61, 0x9c50ae4c, + 0x0f5dfb8f, 0xeb46c998, 0x12623711, 0x59023f97, 0xfbcf3911, 0x545288a8, 0xd80ef6d4, 0x910805d1, 0x03c4182e, + 0x850a9d0f, 0x94aabd81, 0xc874a88d, 0xe60f4a5a, 0x7e6cfb8a, 0x6b741d10, 0xd9ab265f, 0xa2df84c0, 0xe4bc1cc5, + 0xd2afb6f8, 0xa9892382, 0x6ddfede4, 0xffbc43d6, 0xc337226a, 0x51a0972b, 0x2793c80f, 0xd9d9f249, 0x61d0c5ee, + 0x898d67a1, 0x3c8a298b, 0x2c5e7893, 0x1e22f342, 0x4aecc300, 0x865076f1, 0x89befb63, 0x5a031586, 0x81c43b6e, + 0x285029d7, 0x3d3efd58, 0x51e1499b, 0xa9fadbd8, 0x55e36807, 0x42c84b8c, 0xb7875c63, 0x3bbccf18, 0x70595cdf, + 0x10d6ab12, 0x41e96858, 0x6f302e0d, 0x6f637d6b, 0x8d503c0a, 0x8a62472f, 0x81013a9c, 0x97a3cbae, 0x03538f3b, + 0xc4994570, 0xe770052e, 0x87a8f702, 0x5cd36c64, 0x64c5184c, 0xf78e4879, 0x0f8eeee4, 0x601cfe72, 0xe3033a93, + 0x97f4b3cf, 0x4ba2e5ee, 0x35231a9e, 0x9b5389af, 0x3366a58a, 0x20758717, 0xdb39607f, 0x55f266bf, 0x7615fe14, + 0x436f14a9, 0xe2437426, 0x9941c3ee, 0x8a47c858, 0x1f346cd8, 0xfb2a5911, 0x0589610d, 0x2bbfd374, 0x025e2765, + 0x36745537, 0x92623f51, 0x9d3bafea, 0xb4626280, 0x9aca8e47, 0x88d45f1f, 0x0ae36d46, 0x14fbeaf3, 0xb00cdd8d, + 0x83948592, 0x22fb6881, 0x6254d5ee, 0xf357fa77, 0x3af7a283, 0xfd526e9a, 0x22776273, 0xd80ed444, 0x50d6c7b4, + 0x0a2bf930, 0x05195135, 0x673fa160, 0x5dec13d3, 0x3a9efa5e, 0x85619c48, 0x6e62b9f7, 0x9c776328, 0x84d42cb7, + 0x18aadc68, 0x9e7d4bac, 0xc6b78be7, 0x7e253a94, 0x3bb3281b, 0xdbcf14de, 0xfec33a43, 0x4fdbdfa4, 0x2d1c8d04, + 0xe4dd2b56, 0x040472a8, 0xd50d7700, 0x66a05f64, 0x2ffd5b1f, 0xa330a758, 0xb60e90ed, 0x034fa810, 0xd9b6a87f, + 0x6dfdc754, 0xf347cbbf, 0x5e181dc7, 0x466b4dd9, 0xa012dad5, 0xc5c78c4a, 0x6b43c85c, 0xbb883b0e, 0x8ed685ed, + 0x0f77137c, 0x6feaeda2, 0x2ffcceac, 0x45b0027f, 0xb7a0cdac, 0x006445be, 0x02548e88, 0x1b7ea166, 0xc9b5423a, + 0xef2a3e0a, 0x4220369a, 0x143ced94, 0xdbb8656c, 0x7252bf72, 0x99be9f97, 0xe1ccadcd, 0x6ed59e53, 0xdf5597f7, + 0x350c0e44, 0x2c78e564, 0x9f2f6d3d, 0x3b627799, 0xefaccaea, 0xf82a530c, 0x6a713b65, 0x7b87cb97, 0xab028937, + 0x0d860c56, 0xa3dc0870, 0x02aadb79, 0x4c9e9a01, 0x47318b9d, 0xdd0bf298, 0xf2e01013, 0x3a3707a7, 0x430b721d, + 0xb925a7ca, 0x52074d85, 0x8c3e7873, 0x062decd0, 0x83dd0401, 0xbf00e527, 0x81827ac2, 0x6372fa84, 0xa00b089c, + 0x790f30eb, 0x42a47746, 0x749b13d5, 0xa2eb4aec, 0x4569c96b, 0x295241c3, 0xcb96d991, 0x97f3061a, 0x88eac8d2, + 0x809b2b0d, 0x1e636e1e, 0x4635cd73, 0x99b0f7fb, 0xe176cbf3, 0x5df68c64, 0x18121293, 0xe2d2961e, 0xdce1d60e, + 0x78ebff4d, 0xfc00b08b, 0x2a61f556, 0x9f58bca7, 0xa566802c, 0x4f75285e, 0x40c5fc92, 0xf9d2fbca, 0x013c745e, + 0xcb67ec79, 0xce7cccac, 0xfa1ac993, 0x015e6178, 0x14288ec3, 0xf76f2ead, 0xf6193d81, 0x23c325e9, 0x17c129d0, + 0xdf3ae1f1, 0x1be969b8, 0xc84a5ad9, 0x798ef619, 0xce8ae8ba, 0x97665e00, 0xbe3990bf, 0xa8f622ae, 0x564fdf77, + 0xb5971edc, 0x795c0ef8, 0xbe2bd186, 0x95dba968, 0x29c0264e, 0x8497711c, 0x1e5c3aa5, 0x3261292e, 0x5d5cc095, + 0xb76e01bd, 0x20e23099, 0x760b0cba, 0x64124b4e, 0x88cfa36b, 0xab5161f2, 0x2107b604, 0x47e1aab8, 0x4c11e449, + 0xdc5cc8c5, 0x7f491165, 0x36e24262, 0xb55b8209, 0xb3a6d487, 0x761a596d, 0x20835c7c, 0x83db6e86, 0x8e210e81, + 0x5a5edd39, 0xc3562ed0, 0x02241dd1, 0x13ad9ff6, 0x01eb82a2, 0x8fdaf2fa, 0xce444e7b, 0x89d5a2d7, 0xd35aad60, + 0x67c05b81, 0x80683f77, 0x1ece3722, 0xa2bf5460, 0x2ebbbe1c, 0x878c1b1a, 0xf4684f26, 0xaafd0945, 0x1e26f66a, + 0x6e2d48ba, 0xdb7a7068, 0x06bed7ca, 0xe86f1c68, 0xeaf528a0, 0x69a0f108, 0xb82844fe, 0x31f19816, 0x8254f72e, + 0xbe55e7f4, 0x5073672f, 0x47f12514, 0x84ca6f92, 0xffaf1b3f, 0xc0a4784e, 0xd8ef6827, 0xfe7c582b, 0x1fcaf82a, + 0x4ea2e7e4, 0x090a99ec, 0x8b4a6c8f, 0xc65676eb, 0xdd0cf642, 0xfecbfc38, 0x6008d60e, 0x63e4ee11, 0x2d2f65a3, + 0x1fa2c2d5, 0x40bc87c4, 0x032404e9, 0x40c1e770, 0xdafd8212, 0x0565c12e, 0x56361410, 0x4677b82b, 0x40546f31, + 0xd242efe6, 0x90ed6256, 0xe90732fe, 0x45522b73, 0xe8e84a55, 0x5b921b8c, 0x186a4f8b, 0x8b32cb08, 0xe20ae718, + 0x65141390, 0x6dad4c18, 0xd6f05b8a, 0xd1b648ab, 0x7bb9b313, 0xc525eef2, 0xbcb3e97f, 0x773ee661, 0x2da81e9d, + 0x8b8a2619, 0xd830a190, 0x8b7c8aaa, 0x478b66aa, 0xdfcda062, 0xdc20837d, 0x98c42772, 0x5ddd1ca1, 0xa7c9a0fb, + 0x1c886d53, 0x0037e689, 0xd2cd1b45, 0x7468e15e, 0x87cdad3e, 0xcc28b315, 0x1c64f170, 0x6ec7315f, 0xd78ccc96, + 0xc6841ae1, 0x0ba0366a, 0x07bd3cc2, 0x20e1dcc8, 0x526a4e8d, 0x033c7bb6, 0x13ba656e, 0x1ac55fbd, 0x3bb9c4b3, + 0x7596b1bf, 0x4734a719, 0x7b333026, 0x0e265ece, 0x4c0614e7, 0xc1b582c5, 0xad7cd4ab, 0xaafef807, 0x693f47cf, + 0xfeb49be2, 0x302ddfb5, 0x2f51d777, 0xbacce7a5, 0x58230e1d, 0x49b8969d, 0x63aeb838, 0xde81e018, 0x20ed0150, + 0x446c571a, 0x60c0252c, 0x241303b3, 0x08dc162a, 0xb24e6a22, 0x671ab079, 0x1ff211bc, 0x010f438c, 0x393a2f19, + 0x9fcf53d1, 0x10abfcfb, 0x361f4a5c, 0xaec843ed, 0xc45c60b1, 0x6f4fdbbb, 0x4276a974, 0xab7714b8, 0xf58f0145, + 0x759683b8, 0x000d0de7, 0xc955aec6, 0x00cfb893, 0x137ef9e6, 0xa5fe3d88, 0xa1464b03, 0xc22f3407, 0x6f616270, + 0x97c14c6b, 0x8bc156bc, 0xfc57623f, 0xb6494a55, 0xdb06907f, 0x25e31bca, 0x44051a61, 0x29dec5f1, 0x1c31c1f1, + 0x847e6cad, 0xc87dc57f, 0x18ebd16b, 0x40211ba2, 0xfbfe4712, 0x076b4e3f, 0x758e9774, 0x1dba8bde, 0x26b1fc23, + 0x9304a575, 0x37f0f8d7, 0xee3a2dc2, 0xb965277b, 0x497cd692, 0xd559c70c, 0x2a0e042f, 0x2e2140b9, 0x466b66bd, + 0x009dee68, 0x4fac89b6, 0x762e9a2c, 0x4eed784c, 0x6cefabdb, 0x4bc27ddc, 0x57fe4ec6, 0xd85aec3f, 0xad2b1355, + 0x51e3ced5, 0x6bd2d098, 0x0b747fd3, 0x0b3afb75, 0xfe8bdd0f, 0x284d285e, 0x9d7d342d, 0x8c1a3def, 0xa9b6a36b, + 0xee802d78, 0x97d54358, 0x6120b7d0, 0x9a02d590, 0xa952f065, 0xaf6ff687, 0x7db5f782, 0xbb22d964, 0xba62217d, + 0x3e665213, 0x7ba2747b, 0x3f97ee9b, 0xd46c76cd, 0x3ad40abe, 0xd7993db8, 0x2dd2500d, 0xac7abfca, 0x6392f17a, + 0x87339567, 0xa3823928, 0x2cb56810, 0xc4328e76, 0x851d0ffb, 0x9df62109, 0xae256161, 0x901a5035, 0x092def1a, + 0x021d0970, 0x22f0250b, 0xfbe42de2, 0xd9f2c171, 0x0df734b4, 0x907c7968, 0x55d6a06a, 0xd0f6b54c, 0x7f76b299, + 0xe0b237de, 0x016bb9cc, 0xef5ccfde, 0x65128280, 0xe98dcf6c, 0x3015862c, 0x5bbc4ee1, 0x9f5bd905, 0x665ea927, + 0x94542c53, 0xc9e1bf4c, 0x1764807e, 0x80156e94, 0x7ba0345e, 0x66eb43fb, 0xf9bf1622, 0x66766266, 0xa9649994, + 0xc478df5c, 0x0645c686, 0xfdf2a522, 0xad736be2, 0x3b3d8fd6, 0x114905ec, 0x992fa87a, 0x1974ae27, 0x9bc21866, + 0x31537ff5, 0xa3cc0c89, 0x204cbb73, 0xe823c058, 0x4e8c1af2, 0x833bb057, 0xf5f39a3d, 0x2706d16a, 0x9385c578, + 0xcd52d670, 0xe3c6d746, 0x49ed224a, 0x7d8727f8, 0xbcebe411, 0xdb117de2, 0x53303dc3, 0x9827f174, 0xfc927cad, + 0x2cfc3df6, 0x8919cd77, 0xdc96a41d, 0x86808467, 0xaf92ba40, 0x76eaec5c, 0xec6f6d0d, 0x42cde15c, 0x457c0a9c, + 0x2f3a33ed, 0xbc71530d, 0xb4d710c3, 0x84351e28, 0x6c48382a, 0xb413c0de, 0xd669e17e, 0x8f54f835, 0x77290bda, + 0x7969ecf3, 0x594cf156, 0xb8e8e270, 0xd4ee855e, 0xb868febe, 0x188c063c, 0x8f59209f, 0x00dae855, 0xe13df0ce, + 0x200af03b, 0xe5b3854f, 0x54a4049b, 0x88fa0999, 0xa3e2ff40, 0x4961febf, 0x92d6b9f1, 0xe8a8c1f1, 0xb014542a, + 0x259b625e, 0x17828942, 0xa8542e77, 0xa587bd03, 0xa5221675, 0x5d3b6a8c, 0x5631d4e9, 0xa996d735, 0x9056f2fc, + 0x4d5ac4ca, 0x962b8a44, 0x5044b9d1, 0xecc882cc, 0xe5e57090, 0x009959b2, 0xe6ea3283, 0x6889e2e8, 0x1c0ae9c7, + 0xecb59e43, 0xc06c7316, 0xf0bd6d2d, 0x5d5991de, 0x9b537ac2, 0xba091380, 0x13588ea0, 0x8f80e4ea, 0x0e8703aa, + 0x3eb834f5, 0x1b348f7c, 0x7ac8229d, 0xbaf6a3dc, 0x3e3ef6d0, 0xc4c220dc, 0xee470786, 0x195a3c2c, 0x5d342c50, + 0x4aa54351, 0xaefe95c6, 0xe9b8172b, 0xb87b82f2, 0x7caaa3e3, 0x7b6610b8, 0x593b5789, 0xcdaf8540, 0x92930d88, + 0x41b7a9ef, 0x52297584, 0x754c412d, 0x4f5a7223, 0xd7fc65b8, 0x39918db3, 0xc7799976, 0x478166b1, 0x17b7cf9f, + 0xe8178a90, 0x578fcd43, 0x03ead31d, 0xadcf5665, 0xf8823299, 0xfe5e42e2, 0x20385ad5, 0x8b38ebd5, 0x3f5f92f0, + 0xc172b5cd, 0x62927db1, 0x5cf474e5, 0x2eb82853, 0x90e9b9cb, 0x02a16d41, 0x2e4dd07a, 0x1d90196e, 0xf584ec18, + 0x62585fce, 0x6c9e9652, 0x822301f1, 0x329c2ad9, 0xce373518, 0x08d60983, 0x0ac829d5, 0x41c57b81, 0x8370f846, + 0xfbffa768, 0xcef87429, 0xfde97695, 0x7e310770, 0xf1760571, 0xf5410489, 0x08023d09, 0x7acb497b, 0x42be1847, + 0x72320c0d, 0x9e1275a9, 0xf183a3dc, 0xdc872668, 0x36d87c55, 0x8f279e89, 0x6b18b8d1, 0x7b94df6f, 0x53287332, + 0xa1315240, 0xf942e8fe, 0x9c3cdd93, 0xd5a53feb, 0x2623fb05, 0x391ae57c, 0x4f713c60, 0xafa38058, 0x1c81fc0d, + 0x2c805071, 0x73c537f2, 0xdc0e21cf, 0xfe97f1f0, 0x5dab1834, 0x5b5c046f, 0x71523286, 0x65e53bda, 0xb7bee0d0, + 0xb651f9ff, 0x5fed9b2d, 0x35c40620, 0xa2ae9362, 0x21f98c21, 0x06d6572b, 0xc38c732b, 0x1babe956, 0xd43562e6, + 0x92e84072, 0x6e9ff9bc, 0xa9fa1101, 0x6e5bf30b, 0x258b8cc2, 0x90c75674, 0xcacb204f, 0x98f4f477, 0x77b3de65, + 0x1b913b75, 0x6e04e173, 0x5456259c, 0x58583fab, 0x01ca46f4, 0xaa3d60d8, 0x72fe9c42, 0x6d30ea18, 0x9d6e4850, + 0xf816f5a2, 0xadb18baf, 0x9f3210d4, 0xdeb8622f, 0x79958891, 0xb59fb85e, 0xa165e078, 0x70bf9d17, 0xc035f1fa, + 0xf9bd123b, 0xdf1793fe, 0x3fab7b76, 0xaada3033, 0x00b899cb, 0xb252f523, 0xe97bf92b, 0x8642cf4a, 0xd5416918, + 0x5ab5477c, 0xf620cbe3, 0xf4fc9d47, 0x696a5a6f, 0x67f2a1a4, 0xcfdd5bc1, 0x242250bd, 0x3e430a7e, 0xec98fabc, + 0xeb9286ad, 0x18207cf4, 0x1ad3a35a, 0x6d1c1b15, 0xf748ca45, 0x6f92bb4d, 0x950de0d2, 0x5bf1f0b7, 0x01456dda, + 0x0ca13f5a, 0xcb03498e, 0x714ad542, 0xd21f772d, 0xf7be7d77, 0xc7fec54e, 0xd4a9ab8a, 0x8a6336e8, 0x23b3a92b, + 0x3f87c2df, 0xd7c6e5fd, 0xfea19115, 0xe166b322, 0x4de3ea21, 0x75c7f8d4, 0x7c305987, 0xe7164f63, 0x6849e36e, + 0xcffb1b28, 0x2651c0a4, 0x8141d4b4, 0xf63c7c9f, 0xf096ae82, 0x89fd44c7, 0x2e1fdc25, 0x1c6f412c, 0x381425df, + 0xecfd6fb9, 0x3aec3fb1, 0x85a95b79, 0x35b396ba, 0x926b297b, 0x267b8db8, 0x29ee1cfe, 0x6fbff885, 0x2ad3c2b5, + 0x3aeea322, 0xca8f8ff4, 0x49e7279d, 0x5cbfff5e, 0xd102813c, 0xaee175f5, 0xe295c86c, 0xb8410356, 0x9f8972f0, + 0x1ae4d1af, 0x9e13d08e, 0xeff2ed56, 0x26421e65, 0x5e2a877b, 0x4dba382b, 0x6e4f7456, 0xafbe7881, 0x82a00cd4, + 0x9e541bd9, 0x213761c8, 0x09d2cee7, 0x74c1d85c, 0x0640f827, 0x1011fef8, 0xa2d03abd, 0x623fa99a, 0x0830f4d3, + 0xc2a80a1f, 0xc74b3580, 0x78dcf6f6, 0x6bacb759, 0x1593bce0, 0x55ea5ca9, 0xfc0ed6c4, 0x825e5820, 0x795f9029, + 0x23fa2246, 0x9dd192ed, 0xbcf81251, 0xd43068d4, 0xcd268518, 0x8392e547, 0x65aeb879, 0x4e5ef7db, 0x292324c8, + 0x6e34bcfb, 0xd49b1fca, 0xcc0eeac5, 0x91a45b03, 0x6b9f2fcc, 0xd752ddc7, 0xede600c7, 0xb030de50, 0xa873f1bc, + 0xdf1c21bb, 0x342794c0, 0x6b94803a, 0xc9f4b8cd, 0x4ff8190f, 0x2407dee3, 0x3b79cd01, 0x576571ef, 0x159a52ea, + 0x2d96e393, 0x007179ca, 0x4df1cda7, 0x50ca1506, 0x20791c75, 0x4291dd2a, 0x24fef83d, 0x0ec3011e, 0x375f4d31, + 0x81b516cf, 0x965bf4b1, 0x07135009, 0xa4c9a52a, 0xfba2f35c, 0x5904490a, 0xa13305d5, 0x2f2270f3, 0x0c70fede, + 0xc542d0a6, 0x89d80083, 0x57d67959, 0x352788e3, 0xa2e80065, 0xd096bb7c, 0x57979b5a, 0xaacdb143, 0x31871e28, + 0xbcfdecab, 0xe912c9bb, 0xc1956fd3, 0x228f4f8d, 0x08de3785, 0xbc35c8b5, 0x8d59dd8c, 0x45a19d90, 0x310662d7, + 0x5e3a9c0b, 0x9d24e820, 0xa6843c0c, 0x72ec5366, 0xa3ee8c4b, 0xb32460fa, 0x03e6b502, 0x353f3534, 0x3efd6c74, + 0xeddefac4, 0xb201b9bb, 0xf834757f, 0xde935b1e, 0x7c1ff6db, 0xd1a54f74, 0x8ec9c0e6, 0xea729727, 0x4dda88f0, + 0x1e97b1a8, 0x53e45ab9, 0xb3f39e98, 0x6a9fd540, 0xdbdf37e0, 0x97045d4b, 0x91d48d3a, 0x2597d546, 0x071a8741, + 0x0397728f, 0x0852d1e4, 0xda972546, 0x6135d689, 0xb110f7ab, 0x77b1f363, 0x192c8c65, 0xd0607839, 0xaa53fbc2, + 0x6530139e, 0x30719bfb, 0x95edd7d2, 0x09ba955d, 0xe8f011a3, 0xfee986d4, 0x3e237cee, 0x21a4ae21, 0xe75cd1d6, + 0xb06e0008, 0xb5d74dd0, 0x042dd80b, 0x37738dc7, 0xdc7ce0bc, 0x5e36a08e, 0x819893c9, 0x45628e3e, 0x2139e3e2, + 0x5f990000, 0x757df57d, 0x618e50ae, 0x36a7a340, 0xc69e9602, 0xb63c4c91, 0xbaed0120, 0x4ae0e65c, 0x11daa2ac, + 0xf86c260f, 0x1f7751ff, 0xd99b4c82, 0x25a7c735, 0xc908af6e, 0x9e992c05, 0x799fce45, 0xa2d64e47, 0xfc4a0f0f, + 0x7f79642a, 0x0a50cb7b, 0x5d22176b, 0xc5843bf0, 0xb0857e10, 0xcfb3d0cd, 0x84abb265, 0x0a661dd6, 0x9338b9c9, + 0x748bc826, 0x980287dc, 0x26357d69, 0x37b52708, 0xc44eb162, 0x172f1728, 0x0b6d568b, 0x72dbfc1a, 0x72d17764, + 0x76bcff86, 0x065b94d7, 0x23077a91, 0xe16f805b, 0x99972797, 0x0db4d46a, 0xd34dade6, 0x1a3a8c1c, 0xffb81638, + 0x3b7e4907, 0xce6605e8, 0x74cd1549, 0xbefa4739, 0xa405e8e4, 0xd817b739, 0xe95d7263, 0xab872e3c, 0x19265ea2, + 0xbbec56de, 0x5068c135, 0x51229d5a, 0xe000dc2f, 0x88dcd278, 0xacacb31c, 0xa71c77db, 0x3f8cbe89, 0xb1acd5b2, + 0x546bd019, 0xd150dd7d, 0xe35fb299, 0x27242220, 0xe3410263, 0xc4673874, 0x59bbf6a6, 0x3c2d56c0, 0xd6188647, + 0x34c27f92, 0xfe8d4354, 0xc9a4fb10, 0xc4a72024, 0x7ebeb3b3, 0x65dab114, 0x863b038f, 0xa9ae888a, 0x4da113cd, + 0x2388a7f8, 0xe4586f11, 0xcbe7d19b, 0xadbcb6b6, 0xa2f1fa2f, 0x72542b71, 0x5b263695, 0x52d3c289, 0xa339c0e5, + 0xc396cc73, 0x46ce32d2, 0xef1cb112, 0xf474f06c, 0x180d42da, 0x51ce7cbd, 0x8294bbe9, 0xd0e6e396, 0x28c9b9fa, + 0x71885751, 0xb0b1e190, 0xf54858a0, 0x0e57654e, 0xc602257c, 0x7a39efc0, 0x522d5cd1, 0xa6601374, 0x6b090315, + 0xe34f0056, 0x880eb05a, 0x710c98ec, 0xfadf0762, 0x0e1ed9a8, 0xe2eef23d, 0x8907f182, 0x9e0064b9, 0xfdf6c71a, + 0x2468506a, 0xee540222, 0x8f25daaa, 0x846f4434, 0xd04e87ff, 0x230c8dac, 0x817dc6c6, 0xbfeea820, 0x6efdea3d, + 0x97191b2e, 0x24c923f3, 0x8da45225, 0xd3c8163b, 0xa63611ad, 0xf226e465, 0xeb26979a, 0xbf7127a5, 0x82e74f93, + 0x5e4f4eb3, 0x7ed259b8, 0xf8e348d7, 0xdfbe8ba1, 0xd20935b3, 0xa9ad3304, 0x5cfb8ff8, 0x862f0fac, 0x9b638894, + 0xd147c504, 0xb4ef28a6, 0xd72d2374, 0x4795ce20, 0xe3037c1a, 0x8356de32, 0xecd6b0f3, 0xab22345d, 0x57a330fb, + 0x0137a031, 0xacc7cdcf, 0x97158ad6, 0x3a46cbdc, 0xa5bd0962, 0xd69a18bc, 0x070f9491, 0x78de115e, 0xe9729627, + 0xe5340dc7, 0x8b2f61a2, 0x66543e9f, 0xa9783d38, 0x64029ece, 0x255c616d, 0x540b20b7, 0xda662d51, 0x62ce02d2, + 0xbefe4efa, 0x80c3b5e7, 0xf0acfde5, 0x68d0e66d, 0x189d1385, 0x33b68022, 0x4447160a, 0x5ae5bbbe, 0xf01dbe8b, + 0x75e8abab, 0x8905b291, 0x9d1889da, 0x14267d51, 0x8bd19890, 0x9edaefaa, 0xed34879a, 0xe90920a8, 0x67b64e2e, + 0xc384048c, 0xff2d27fc, 0xf455b103, 0xff85ce1e, 0x8aad0b01, 0xa5dff27f, 0xee4e83da, 0xdc4669d1, 0x97a66e95, + 0x29f7e669, 0x58cd82cc, 0x1c78fc8a, 0x825764a7, 0x6b98af48, 0x38bccd19, 0x6537f828, 0x48e51058, 0xbc160f9c, + 0x8e234fb4, 0xd81edeb2, 0xb281fa65, 0x79357b65, 0x0742fd38, 0xde4d2149, 0xc3bc6af2, 0x3583f3ac, 0xe693259c, + 0xcda8e810, 0x583bf215, 0xe4d52ebb, 0x0a339b78, 0x4f761619, 0x0cfc3598, 0x755b5f58, 0x8fc8e393, 0x1415ba93, + 0xea7ca026, 0x8b12143a, 0x674b9be7, 0x8b727d8b, 0x4f13222f, 0x9438a8e6, 0x92f7bcda, 0x756cf2c7, 0xff629e53, + 0x568c42d3, 0x8ee810dc, 0x921db92a, 0x06fb61ac, 0xcf2c8eb9, 0xb7717aaa, 0x7ec3b84e, 0x2082b7ef, 0x9dcecacc, + 0x59a79719, 0x39e803bc, 0x42ea71e2, 0x0d21c229, 0x1014147b, 0xde390108, 0xb0af5ceb, 0xc4852c5e, 0x798d98bc, + 0x28ee3a31, 0xe7c01e5c, 0xbf0a24fb, 0x410b73d8, 0x7cb807d9, 0x0ac65e6e, 0x040562f6, 0x0c06956b, 0xaa247c67, + 0xc08ba8f5, 0x19e6ed8b, 0x8119840b, 0xf20f6c55, 0xc808b44a, 0xa463ca58, 0x8046c590, 0xd8a695d3, 0xfb30eb8b, + 0x8ceac732, 0xf890d978, 0x2968b207, 0x8fdb9871, 0xb0108115, 0x846245f8, 0xf568980f, 0x05a0a659, 0x4694a04a, + 0x3edcf32c, 0x5d6086d1, 0x46cecc54, 0x5f05cec3, 0xdf063aa6, 0x3dd1154c, 0x79bde775, 0xf7370fe9, 0xbed38bc3, + 0xa8f7593a, 0xf25ef173, 0x9d104c48, 0xf033f485, 0xbb303a92, 0xc88af4b9, 0x39f4de1a, 0x1579ae3a, 0x7c3d3f1f, + 0xbcb0b7b9, 0xf3e986b1, 0x737a274e, 0xb64cf1db, 0x6e39fd06, 0x6593ff7a, 0x9f501541, 0x976db37f, 0xece05465, + 0x8fbad02f, 0x2d014656, 0xdcbfe9e7, 0x9be005dd, 0x77cd3ec5, 0x8263f812, 0x37ab7e95, 0x14fe596f, 0xfeab410b, + 0x0ec72ab3, 0x23cca349, 0xc9aa1e0b, 0x7918d55a, 0x1847e782, 0xc5ba9908, 0xd95b3671, 0x9a4cd29d, 0x94a7d365, + 0xcaee275f, 0x4d851a6e, 0xa87312b4, 0x079f793a, 0x65816b15, 0x9371931d, 0xeacceee9, 0x0fc59e36, 0x06e03133, + 0xce11fcfe, 0x04bfd660, 0xd628f16a, 0xccaa0dcb, 0xc46b9985, 0xef4968cb, 0x07651837, 0xd4774b41, 0xb81960ad, + 0x5da1320c, 0x39a6dd08, 0x65908f06, 0xca5c1e05, 0xe4cb165a, 0x434a48b7, 0xcafb0a88, 0x7c853ca1, 0x98518d70, + 0x084877ad, 0x7a7cad36, 0x1a39cc95, 0x6cdef5e6, 0x506a72b6, 0xee5c35ca, 0x7de81cd5, 0xfac26b38, 0x697ee8af, + 0x95700b4c, 0x07dfa82f, 0x4010207b, 0xd1d389f5, 0x024074a9, 0x3a42fc01, 0x1cda270d, 0x3057c4ac, 0x723d8d36, + 0xd9513abf, 0xee07cc4a, 0xd8afb553, 0x7c71141a, 0x1ffcfd87, 0xd2f3024a, 0xa92cfc55, 0x552877ef, 0x750d73a1, + 0xf92efd06, 0x0c25ae59, 0xe01d2d55, 0x056ad880, 0x40fc7d0d, 0x58d4918d, 0xa5191e31, 0x75a787ca, 0xbfdca262, + 0xad571c61, 0x3ff784d2, 0x7085a686, 0x331a0d10, 0xb09f817e, 0x703c417a, 0xb48704e5, 0x6d88bba4, 0x152e87e2, + 0x92bc2138, 0x276392b2, 0x064947e6, 0x6c4d5200, 0x4aee4e3f, 0x9b1af4fc, 0xcdf4519a, 0xfd6b2c6c, 0xfb0e27d1, + 0xdc2f1341, 0x62674d04, 0xefbba4d6, 0x385a939a, 0x01888949, 0x0a8c1498, 0xf1ed947b, 0x519f8afe, 0xa657b0d9, + 0x6e0dbb0e, 0x3f35c45b, 0x32a8c904, 0x193e6a34, 0x3c721787, 0xf062ee9b, 0x7994fd4f, 0xee62703c, 0x094be728, + 0x8662fb7e, 0xd0db0ab4, 0x2518eaa8, 0xd8318820, 0x28e0940d, 0xe181b749, 0x09331ec0, 0x9a30fc8c, 0x6cf42583, + 0xb77b4e74, 0x9263a4f1, 0x8614347f, 0x684fea9c, 0xb21b06fd, 0x81232055, 0xcd062b0b, 0x6452b84a, 0x3419ddd5, + 0x178146c7, 0xff71f517, 0x9d4a4546, 0x1425440c, 0xfaabad06, 0x9432c26e, 0xb63840c0, 0xe259e066, 0x7c94d1ae, + 0xe8c1e663, 0x3a3f428b, 0xd18ad032, 0x52f898fc, 0x3c046631, 0xf6272405, 0x95d6483d, 0x72d00592, 0x64aca8c2, + 0xa5768cb2, 0x9a0ee3dc, 0xc93a9657, 0xc4701d68, 0xacfd62ab, 0x929f966f, 0xe3f2f828, 0xfcbe7957, 0xccbea156, + 0x71b7ce09, 0x04b5ea8d, 0x401e727c, 0xecd1f554, 0x4b0ac3e9, 0xa957e5ea, 0xfa00320b, 0x320d0744, 0xa0c87e6c, + 0xd530da94, 0x9eb2df55, 0xd6cc9973, 0xb2527587, 0x3f2afbc1, 0x27404578, 0xe770c123, 0x7b3800ad, 0xb276a28b, + 0x3405d5e2, 0xb4fb4b81, 0x27c338e3, 0x8cd3c36a, 0x2f317acc, 0xb28e3fa1, 0x9a2598fd, 0x0c7fcbff, 0xc0551889, + 0xef5c4495, 0x5c8af63b, 0x0c6f5f19, 0xf999d664, 0x15c5ef56, 0xfdb90407, 0x205a5680, 0x1f90091d, 0xd3f0ef4c, + 0x5e1b4ac4, 0x6da8e530, 0x145d529d, 0x854906dd, 0xa1a09fd3, 0xc957e05b, 0x6823d7cd, 0x398a0d14, 0x61187e1c, + 0xf3822c92, 0x7a09227f, 0x05bb51e5, 0x69e8a3ac, 0x2030f870, 0x9f9be679, 0xc36c2d62, 0x6e884193, 0x35994ce5, + 0x354083a5, 0x270fbc9a, 0x645ee8e9, 0x147d19ef, 0x9e489034, 0x68523269, 0x0f5f85b9, 0x1b91a43b, 0xc909c411, + 0xd4098805, 0x33d1223e, 0xcccb359c, 0xbc485794, 0xf8395809, 0xa9eedc08, 0x54bcf5ee, 0x9466f4b2, 0x0ab17208, + 0x15d07d4e, 0xcb9b5176, 0xc3ce539d, 0x1d7d63ce, 0x12771d53, 0x7688c263, 0x4ca2a907, 0xd81662a7, 0xf881749c, + 0xc1f47c72, 0xf96871da, 0x7b0db489, 0xbfbb2234, 0x1ab87ae9, 0x380be5b5, 0x56993bf0, 0xe366e13f, 0x91414bc7, + 0xeb15763f, 0x734e8a8f, 0x4d21ee5f, 0xebde5338, 0x066cc8e9, 0x4c0ad945, 0x9bad679f, 0x62b88dd1, 0x2f99fc30, + 0xa2b60c5d, 0x8dfc5458, 0x3cea541d, 0x28665e5a, 0x83cbc01b, 0x9358c786, 0x27e7d1ff, 0x486f3668, 0xef17d5c4, + 0x34075fe8, 0x121350bd, 0x0305f6f8, 0x17189f51, 0x08c046e0, 0xd553aa72, 0x7130c84c, 0xb3535611, 0xa9011962, + 0xcaa7a3ef, 0x0b77ca68, 0xda535e94, 0x62b9ea30, 0x9ce5b490, 0x59edff9e, 0xf7c2f276, 0x54be071a, 0x89a5e602, + 0xa524538a, 0xb191735a, 0x3874c78a, 0xc092af50, 0xfff3a5c1, 0xebc43697, 0xbb4c9e61, 0xc2d402e1, 0x15f1d2c0, + 0x8368def6, 0x3c171ddd, 0x1e2d89cd, 0x26a072b7, 0x784c6bcc, 0xf573a97f, 0xf82f31a4, 0x7911b26a, 0x0d4d5266, + 0xb18f5433, 0x37cf4e49, 0x3a81752f, 0xcd40264a, 0x701e2b89, 0xc86ce54a, 0xae860bc5, 0xe0c5244c, 0x5be50a21, + 0x87a92235, 0xb066b50c, 0x8af1ad0e, 0xca6efacb, 0x96f74620, 0x417f1480, 0xe286cc90, 0x862552a7, 0x3fa3efeb, + 0xc9d63e01, 0xc5b0d23e, 0x7014070c, 0xcfcd5f44, 0x800c28b2, 0xf7323f93, 0xe5624228, 0x6f00cc2e, 0xd01ba0b5, + 0x29d03ed7, 0xa1b77c78, 0x4e97dfdc, 0x8eb8760a, 0x244b35a2, 0x0c044738, 0xabb41522, 0x3605f0e4, 0x6e04d9a0, + 0x140bc323, 0xa6acb496, 0x83517a07, 0xd73013c7, 0x203fcd15, 0x42875d00, 0x72e954b2, 0xab213fc2, 0x0393215d, + 0x4902e167, 0x2154f903, 0xb54ad6cb, 0xe56cba0f, 0x4945551a, 0xfea23ee4, 0xb7d21065, 0x2d4b4851, 0x423845ea, + 0x551c7c6c, 0x24269ba4, 0xa2570025, 0xada4f6bb, 0x0f862f9f, 0x042a7a6c, 0xc129ad0e, 0x7e4f702f, 0x0f7edb6f, + 0x0399319b, 0x8801c3af, 0xae47929d, 0xcabb0449, 0x75ed64eb, 0xe9aec982, 0xfd136cdd, 0x714f0d82, 0xa0fea5e6, + 0xa217dffb, 0x49d6ea05, 0x20602a60, 0x057e327f, 0x2aac31ff, 0xca6bceea, 0xee44bf2f, 0x0b7bf4ca, 0x07a4b132, + 0xbe02af5d, 0x4b7b56d7, 0x038fcc96, 0x24ed827d, 0x73af0e50, 0x9a1835b4, 0xef5fa776, 0x045c5b3f, 0x70b0eaee, + 0xc981e9a8, 0x416ca2ab, 0xf1c04d83, 0x62d944f1, 0xef85e9e7, 0xe86fb1ac, 0x867f153c, 0xcbca58bb, 0x8ff164ec, + 0x4013c0c2, 0xfefbeb8a, 0x5d2fb0a0, 0xb1f160d1, 0x3c8d0d8c, 0x53703bf9, 0xfbd9d4e8, 0xc53bffa8, 0xc470b3c4, + 0x12bd0a1e, 0x2ff3b031, 0xce2279ef, 0xbc908fd3, 0xbb4e1dda, 0x43deadfc, 0x06e30668, 0x88a32807, 0x3d04756a, + 0x1d00a458, 0x227a0d2f, 0x4e3ea9aa, 0x6883c0e3, 0xb450b2d5, 0x82523a7f, 0x1ac3a65b, 0x54cb0dd1, 0x37cc692c, + 0x9bb69b46, 0x96113618, 0x741b5d3e, 0xf4a915ca, 0x10590bf5, 0xfe67f281, 0xc2fab979, 0x6995f2e2, 0xe26b929f, + 0x0438cde3, 0x3265c4a8, 0xe9acc534, 0x13c30653, 0x85d2913b, 0xcaba68ad, 0x330b5009, 0x14d96c3e, 0x515c5632, + 0xa78bac95, 0xde016734, 0x43c2292c, 0xad2d67e3, 0xc5d15759, 0x3d56c72c, 0x05707fdd, 0x5e426693, 0xb0806547, + 0xbf67d50d, 0x8267eec2, 0x5a1a6e99, 0x456c13f7, 0xa2cc9ac2, 0x2c028972, 0xf4a41cf5, 0x99c7b1c9, 0xbc30fd71, + 0x16a4176b, 0xb1546559, 0x49970b02, 0x88e336f0, 0xb9ba4a02, 0xf5ee82dd, 0xbcde95bc, 0xcddde482, 0x6e96a068, + 0x8b3a12d5, 0x6a523ed5, 0x620b23b1, 0xec2645d6, 0x59395a2c, 0x9262fde4, 0x598c5a86, 0x593975d5, 0x6df4f7d2, + 0x979c63ac, 0x4dd20e83, 0x8ea1f9b1, 0xa9927683, 0xa13cd8e4, 0x83a606e8, 0x73966ada, 0xf627c990, 0xa33ed620, + 0xa49a155f, 0xc18be359, 0xe801fd47, 0xf992664e, 0x7ac9e70a, 0xc039d8fd, 0x811dbbbd, 0x247e5a9a, 0xc7316b28, + 0xa3a27a49, 0xfe70ecbc, 0xe2ba42d1, 0x1904a7aa, 0x795a987b, 0xe6cd663c, 0x248ca1ad, 0xd5596056, 0x7a7ce39d, + 0xd98850ab, 0xfa7df151, 0x2ffa5c3e, 0x78104986, 0x11bad717, 0x1912d395, 0xf3c186eb, 0xd6a418b8, 0x10ef93f0, + 0xc8c0422f, 0x9d8ee324, 0xea4eacae, 0xc629bbf9, 0xedb09a4f, 0x47087a9a, 0x7206a820, 0xfe15bc15, 0x1456b818, + 0xacc6f286, 0x3701718c, 0x4ae64465, 0x492f57c5, 0x5b0042e1, 0x341e45af, 0x89ceaf99, 0xa102f4b9, 0x9d1fa2a0, + 0xea1f34e5, 0xd44671c8, 0xcbccc368, 0xe5654e37, 0x14597a06, 0x70c80580, 0x98be9959, 0xa372aedd, 0xb9f3ede8, + 0xd59b1cf0, 0x9236d2f4, 0xc8c81d06, 0x0257a8fa, 0x0da32763, 0x2f63e9cb, 0x2180bc82, 0xe502d68c, 0xe6a8bfbb, + 0xed0d1d12, 0x49a181bf, 0x1ef978a5, 0xce12ee2c, 0x218027f8, 0xc2b68a8b, 0x16a6c1c4, 0xa590ae8f, 0x6e189729, + 0x7584cf03, 0xe9ee1df9, 0x6f2d541c, 0x3dc24af4, 0x533f1152, 0x169b57e3, 0x196093fe, 0x05398e22, 0x882067f6, + 0xc7dda25b, 0x5939f376, 0x9d40913a, 0x81f1d489, 0xd98af240, 0x434ad392, 0xbc506e52, 0x24f973ce, 0x9ede0b36, + 0xbc1c3587, 0x94840898, 0xdb88ba1e, 0x8fcc161e, 0xccde00d8, 0x1d550aec, 0x6a658ffe, 0xa049e5f9, 0xa5667d23, + 0x7b971203, 0x12729275, 0xc0c64fd8, 0x071a98b7, 0x9e4ad8e9, 0x94b29e52, 0x105a82ea, 0x84ecbb84, 0xebc59ad7, + 0x687e8ae7, 0x3d7d0f49, 0x199a9790, 0x80dcd9cf, 0x79499f61, 0x7f1b6358, 0x44410e65, 0x4be07557, 0x8453a3b1, + 0xf6ac1ae4, 0xda46a55f, 0x1978c396, 0x97711ab5, 0x76b3e831, 0x077ed52b, 0x61325b15, 0x99dbfebb, 0xef5c190e, + 0xb2421f78, 0xb3727a20, 0x6eca2495, 0x550db15c, 0xce1271bd, 0x635732ad, 0xdfb4cb3b, 0x98f57ca4, 0x13cb8701, + 0x72b9d22b, 0x256a3214, 0x554dde34, 0xee5ed1f8, 0xef084c49, 0x19f7e323, 0x9e29b983, 0x819954ba, 0x447d0cde, + 0x7cd7117d, 0x8c7d40fd, 0x1f308aac, 0x70cad00b, 0xbc9ef9bc, 0x2f3de650, 0x19a2ef10, 0x12a542c2, 0xab110cd1, + 0xbc939fa0, 0x3b62b474, 0x49d4a104, 0x8f702e0c, 0x29ebc8bf, 0xab2f2efe, 0x478f8d29, 0x496ab765, 0x456362aa, + 0xf5cc3d96, 0x417a3cc5, 0x23c1d8a2, 0xf4315eb1, 0xc81ba857, 0xb36bf496, 0xeca9b923, 0xe6f19c85, 0x81f3e548, + 0xb2a45bee, 0xf1780c33, 0x4b97db7e, 0x4345e526, 0x978ce9c3, 0x1e427582, 0xfbd93a90, 0x6272f7cc, 0x850ef83d, + 0xb4655775, 0x2fa21405, 0xedfc52ff, 0xac4b547d, 0x80207fbe, 0x46ad8497, 0x9344eaa9, 0xce2759f9, 0x62d8486e, + 0xb8854b17, 0xbcbda87b, 0x9685942f, 0xc4548a19, 0x4caffe14, 0xf2830b97, 0x4bd04f1a, 0x2888db4f, 0xbf704978, + 0x6ba67321, 0x32086eb3, 0x3eb4d2f4, 0xb4277a31, 0x73b76628, 0x7e735961, 0x17462e1c, 0x0ab42822, 0x69e4ea75, + 0x21a926b0, 0x35cc76fa, 0x34a2b9a2, 0xbf03d88b, 0xf9bd0910, 0x0c4ffb74, 0x5f6557d8, 0xfe5d00e8, 0x482d8796, + 0xb43baaf2, 0xa80d27a9, 0x6e711b42, 0xc306d95c, 0xd1163c33, 0x089adf85, 0x197e911d, 0x5cc965ec, 0x8c411281, + 0xbd4c13e7, 0xbad7f6cf, 0x8f73cf49, 0x415cd025, 0x50c1165b, 0xcbd2ee7a, 0x66a907a1, 0xe27f57e7, 0xda9d1434, + 0xfacab967, 0xdf040422, 0x6dc90f5a, 0x5fc57a0a, 0xeb7a8859, 0x82f563c8, 0x8a6562d4, 0x835b1220, 0x9cf3f6bb, + 0x149a318e, 0x16ffa87f, 0xcf35dc5e, 0x13cc0539, 0xad65833e, 0x7763203d, 0x9b351a85, 0x440d98bc, 0xa9eb544a, + 0x8e559316, 0xc0d63475, 0x0e81eba5, 0x0d12add7, 0x71355665, 0x00c75663, 0x1a1486e8, 0xf5e131f8, 0x47ad3329, + 0x04563dfd, 0x8d8a5d6e, 0xe1c09233, 0x7708d5de, 0x743ac5fb, 0x55e7e3d6, 0xd694a0e2, 0xa1c0e022, 0x01ad5134, + 0x3ad0599e, 0x45ea40c2, 0x9d4ef58f, 0x1197d381, 0x479a7a60, 0x959c14ff, 0x51785ac2, 0x7c7c46dc, 0x2eb92001, + 0xae444b64, 0xb96a5cf6, 0xd21e1ee5, 0x589c803b, 0x35c8ec0e, 0x1b8dfa0d, 0x727b1ddb, 0x8bc92bfd, 0xbeec496a, + 0xf1895980, 0x254f9c44, 0x9f95c48e, 0x15104746, 0x2d47a1c1, 0x87c48191, 0x4fd74107, 0x1d1d7810, 0x902bbe61, + 0xfed5a90b, 0x06058609, 0x0ac9a9ad, 0x0147977d, 0x31f432f9, 0xfab598c3, 0x7ba8b3f9, 0x486414c0, 0x81fd3e65, + 0x32ce6726, 0x588f1744, 0x515ff4af, 0x568c687e, 0xa9509092, 0xa919e476, 0xa2098cac, 0x7d942711, 0xf5a67412, + 0x66062f36, 0xfba582d2, 0xe07d496d, 0x7363c6b2, 0x2b5f53a8, 0x8a81ec3e, 0x87bd1f41, 0x0347bbc0, 0xa490cc37, + 0xdc98a2e7, 0xc34efa57, 0x4a0dd1a7, 0x4dadd2bb, 0x87a8b418, 0x1375bbc0, 0xb9c71b58, 0x82fe0856, 0xb9f07c2f, + 0xa800c8bb, 0x12c34ce2, 0x7a59120a, 0xdb8637aa, 0x3070ca23, 0xa0c1315d, 0x5e178b4a, 0xd8fdaa1d, 0x61668f56, + 0xf1a846b6, 0x2d541c5a, 0xcee7fbe9, 0x7aafa665, 0xb8682175, 0x1fac2949, 0xb84163d4, 0x66a8d5e4, 0x1ce7f8c2, + 0x0961a032, 0x08e2eda8, 0x19797cc0, 0x76beb908, 0x88ca0288, 0x72f41355, 0x1bc3e828, 0xe511fda2, 0x8ed71d6a, + 0x2cb0d98f, 0x4905c615, 0x422bbac7, 0xce5ef03a, 0x2af518b7, 0x13fffe58, 0x0484a7fa, 0x6ef372a9, 0xd7e29fdd, + 0x336f4f5f, 0x50473a1f, 0x45ce916d, 0x329766ab, 0x693f582b, 0xacb499f7, 0x8da6d388, 0xe77814e2, 0xfba3708d, + 0x374e8b8f, 0x6876005c, 0x539b5be8, 0xba24f0c1, 0xa1ebd5c7, 0x0504ee98, 0xff251032, 0x7842004d, 0xaa846b32, + 0xc4aa1482, 0xd462ddb6, 0xa27ff8c1, 0x703175b2, 0xc485c1be, 0x3f91be85, 0xf243e3a0, 0xa62147a5, 0xb6a992f5, + 0x2a22a6fc, 0xa84518eb, 0x6130ecda, 0xa51172fd, 0x5f893369, 0x12bd848c, 0x4243000e, 0x3138411b, 0x4aacadc4, + 0x7f7b0092, 0x0026c2c0, 0xeba0da1d, 0x9d6e7eb5, 0x4e6406e8, 0xb676d927, 0x1a0f9e73, 0xaac3c005, 0x98e2a232, + 0x3ac58c79, 0x02dd6768, 0xde0d6e95, 0xa6506696, 0xedbf5a00, 0x2867ba36, 0xf3ada609, 0x9ff148da, 0x488c69dd, + 0x838d830a, 0x8a239f40, 0xf25c8339, 0xf3b9fd3c, 0xb087993b, 0xc156ab24, 0x9b58d1c3, 0x7bacdd79, 0x8e762f0c, + 0xdc672633, 0xecb7114a, 0x0248bd88, 0xb0ebfaf5, 0xcdcaa6f6, 0x4ca750bc, 0x655dea22, 0x3f840a84, 0xd815885e, + 0xc79095ca, 0xfde42eb4, 0x4cd8dc55, 0x98b4aa4f, 0xe8e37c27, 0xcd3693d2, 0xfa73b6cc, 0xc25bb2b8, 0x8dc1adb9, + 0x65dd0038, 0xd8df1afd, 0x5c5a273c, 0x51276dde, 0x9ea1b500, 0x47ccd76e, 0xa6493e3e, 0xaadbbaef, 0xff0b064a, + 0x84825b9f, 0x95fec010, 0x092c2d00, 0x1898667c, 0xad8a1e09, 0xcd65e0d0, 0xd9d7afb8, 0x29912201, 0xd605a2fa, + 0xa6ed8537, 0xf0bdccd7, 0xdeffd944, 0xba0fc851, 0x7e362375, 0xd5ffb6c8, 0x0f12d377, 0x53bc9dbf, 0x19a66483, + 0x35342af9, 0x1efb4c80, 0x89609382, 0x7dad80b0, 0xc0c84dde, 0xb90dd22e, 0xa2ede453, 0x8e4738a7, 0x775a3f3a, + 0x9cf7fb2e, 0xdbc3c32f, 0x2d9a8c36, 0x8a63fed6, 0x5e1a728a, 0xc5b02f79, 0x4fada2a8, 0xbc7331d3, 0x78014bbf, + 0x13ec1853, 0x9fe00ba3, 0x65b401c7, 0xf7e2185a, 0x14b0b796, 0x78cbb429, 0x097be1bd, 0x08acdb36, 0x52e44bb7, + 0x1fff6bf8, 0x845b8de2, 0x7ae956c5, 0x9ab7dc35, 0xce403092, 0xbf275f2d, 0x8e6f9c18, 0x9345c3c1, 0x61084d52, + 0x4c576eef, 0x1e535455, 0x86f28c8c, 0x07589879, 0xb51df6bc, 0xd92d140c, 0x0ec2b1ee, 0x39dedf72, 0xcea6b576, + 0x662ade22, 0x80740754, 0x9577bc48, 0xe06b118a, 0x36fde952, 0x3b66b8f9, 0x769d1580, 0x1e8c7d04, 0xf6ed63a8, + 0x7bb4ea54, 0xca4b9020, 0x8656baab, 0x5e6bd15d, 0x550eecbf, 0x2c0be635, 0x2766dc52, 0x620ddc6a, 0x59470027, + 0x0b85baac, 0x4c411796, 0x11de915c, 0x1dc50830, 0xb8ecb2a9, 0x5bbaa6d9, 0x6d3f71e9, 0x143fa91c, 0x7869bb6e, + 0x160052db, 0xc1395e4e, 0xffbec75e, 0x35d9f7e1, 0x8b07b7f2, 0xc7998bd5, 0xbd840904, 0x78495c77, 0xa4811f72, + 0x4c0ba1e7, 0x6d530be6, 0xe139486a, 0xf2794c44, 0x819f77f8, 0xc9048b38, 0x21e08797, 0xd6e68184, 0xcebabb27, + 0xa8b8e3bf, 0xcb879d32, 0xfd30d5a2, 0xf5b33458, 0x1202f26d, 0x9cfa2a62, 0x06b7f47a, 0x4c2d7d30, 0xf78591ec, + 0x24bdc596, 0x551da406, 0x1542cda6, 0x00fb86dc, 0x34d1eaca, 0xbdef773c, 0x12210eb9, 0x5def7d34, 0x37e7fbae, + 0xc624041e, 0x9b66aecd, 0x131678c5, 0x8cf815eb, 0x7b3db811, 0x84414d2e, 0x17f6908b, 0x94e68791, 0xc2345f54, + 0xa1b859d5, 0x2c274042, 0x2337a44f, 0xa589efc5, 0xac46d400, 0x66b47ec6, 0xdd644187, 0x4517a4a1, 0xd96b8356, + 0xf6dfcb8e, 0x11c43e84, 0x7db17ea8, 0x36c83df1, 0x21df2495, 0x53709909, 0x59f5dcd4, 0xc08235c9, 0xd515dbf6, + 0x9cff8fa0, 0x49c244b7, 0xa1209ec1, 0xe491e8c4, 0xbed77bc4, 0xc157fcf2, 0xe33a3607, 0x28bb3357, 0xbf252d00, + 0x8c8d87ce, 0xc48568ce, 0x1245c873, 0xde77b420, 0x89497979, 0x24168169, 0xaaad3f63, 0xef029c15, 0x9e0cde27, + 0xd4166d66, 0x0c33dfb3, 0x02ebf3ac, 0xc16fa0d2, 0x2d312213, 0xc199df5b, 0x5e5cd886, 0x28491f3a, 0x9297f282, + 0x87a26b9c, 0x3fb1b1af, 0xb26c7ea1, 0xecff41e9, 0x62aa4ade, 0xb407ed53, 0xc2938b59, 0x42b739bd, 0x3743aad7, + 0x12c66b38, 0x5c36391c, 0x9ec6fc1b, 0xef608cea, 0xffc27348, 0x5f34e374, 0x85e9ca82, 0xdb5f11d8, 0xf3aed040, + 0x43d1d97b, 0x56d24052, 0x19907a02, 0x3989dddb, 0x5bdf7e64, 0x0f3980c5, 0x2ffe0918, 0x01f31cfd, 0x5ae879b4, + 0x68e49827, 0x87ae7365, 0x9fd9457e, 0x30472df0, 0x2ad3d2f5, 0xba6cff28, 0xfff84bf9, 0xd2f842e0, 0xb2046372, + 0xe0abfea7, 0xa9810855, 0xd2f71f79, 0xf9106cd7, 0xde44ebbe, 0x9deff6d1, 0x02bf0c72, 0xd4172281, 0x9f73bb37, + 0x5966d636, 0x9cf85621, 0xc278c9f2, 0x74780b80, 0xc583d4ac, 0xa84b41fb, 0xfff37d72, 0x0126b9c6, 0xbdf07145, + 0x0c37169b, 0xbaf5f664, 0x63c38666, 0x2137962e, 0xc74332f9, 0x926b7f8c, 0x3bf794db, 0x70991313, 0x898f512b, + 0x193909b2, 0x07ca0a61, 0x5b0a7d29, 0xb80ae9ab, 0x15d12c22, 0xdda56153, 0xa6fb137e, 0x6e7fc8ae, 0xb6ed1fa5, + 0xedc159d3, 0x608a1956, 0x684ae70b, 0xef3c7db2, 0x4933a472, 0xf7b376ea, 0x125f7792, 0x7fa4c9ff, 0xb4d04b6e, + 0xac4862fc, 0x4240b4ef, 0x93466ddd, 0x7ffe28fc, 0xef4f1ebf, 0xc5983ea4, 0x48681752, 0x44bf3b13, 0xa1e8544d, + 0x588beea9, 0xbe01990e, 0x0d39a1a8, 0x0a367ed8, 0x8d827025, 0xb272dd8e, 0xfb01ef16, 0x1efc9e0f, 0x6dcfe51d, + 0x698034e2, 0xcfcc2a3e, 0x0f3f61cb, 0x4ecde058, 0x820283f6, 0x079729ab, 0xbbcb57cf, 0xf70b7ad8, 0xc14375fe, + 0xbaa70df2, 0xc83bf494, 0x9a9d7579, 0x575dcdc4, 0x8ed5a8ed, 0xd07a63fb, 0x9944ab06, 0x3322e232, 0xa8436c87, + 0xf2daf073, 0xb39ec45e, 0xa4620387, 0xdbd28883, 0x5179c600, 0xe0378846, 0xcdc16234, 0x8c58f130, 0xc96aaffc, + 0x81671b04, 0x4b30741e, 0xf4919c58, 0x38b19781, 0x24d4cbd5, 0x7c8d301e, 0x86e5de0e, 0x4aedb4e6, 0xcb6358a3, + 0xccba3490, 0x943866cc, 0x1b23b9ac, 0xe49b3b0b, 0x15316d12, 0xbe0f8045, 0x86315142, 0xcbbd7e2a, 0x6955bf00, + 0x5a28a14a, 0x05fe5aaf, 0x3c2af09a, 0xa0390013, 0x112ae829, 0x1f4a3f88, 0x45073165, 0x42d8a798, 0x70dfa591, + 0x6d737448, 0x9cc44890, 0x77c46fcc, 0xd483b396, 0x1350241c, 0xbeac278d, 0x9c85f47b, 0x9a4e75de, 0x6c3cb1ac, + 0x062c935f, 0x8462572a, 0x79d89228, 0x3fda944d, 0x5cde1765, 0xf383fcd2, 0xa6c024fd, 0x5a378f2c, 0x069b2685, + 0xed1a0fdf, 0x53cddc1d, 0x24cb6d38, 0x14543327, 0xcc7bca7e, 0xc840628e, 0x3cade700, 0xe21fff83, 0x12b32cf4, + 0x1a390c33, 0x3dfb648c, 0x8f4f3067, 0x8f4d4e18, 0x852f5bea, 0x46b8b1ff, 0x2227fdef, 0x517d0ea3, 0xae6de885, + 0x27e29a25, 0xddf4e19c, 0x3f6b7a1d, 0x148e5b92, 0x53407ea3, 0xbcaabef7, 0x20e05986, 0xfe57d401, 0xbc1b03d0, + 0xe9b59f3c, 0xb070f54d, 0x7ede8462, 0xbea255da, 0x256d82d2, 0x212a75e8, 0x4bc0bc0f, 0x9555bf37, 0xdd5a818f, + 0xd56dece4, 0xc613e068, 0xee63b9ad, 0x3d27fe87, 0x740643fa, 0x747a79eb, 0x1ec38a29, 0x13c81903, 0xf921da8f, + 0xac816755, 0xccf13872, 0xd11b290f, 0x29bd9cd1, 0x676227e3, 0x65dff5af, 0x87a428f1, 0xb01ef642, 0x206cfd9a, + 0x070d0dc3, 0xc73a0d00, 0xc29cb28d, 0x94d44b36, 0x73b12fec, 0x0350b8b7, 0xa5ef426c, 0x61e4b917, 0xf2f70ec6, + 0xbad3e180, 0x813009f7, 0xc61d484e, 0x3443ec8e, 0x90a7d7f0, 0x831c8ca8, 0x5615af03, 0xb3494108, 0x10df7f7d, + 0x09e7951a, 0xefc13634, 0x06128c63, 0xa45734b5, 0x972dbb30, 0xb0ddf9a9, 0x559fed9a, 0x9779587d, 0x597ce9b6, + 0x4e47c4d8, 0x9712fc6e, 0x0458a05d, 0x9e9d2949, 0x7fd15c64, 0xf8dc19f5, 0xc85cc90e, 0x8c0ffdd0, 0xc044a7d6, + 0xa651c5c6, 0x318de91a, 0xa217236c, 0xe35105f6, 0x3b06dc75, 0x0a7725be, 0x9db70626, 0x4c859c19, 0xf8b98f28, + 0xa5f9dde0, 0x7b10487c, 0x74c6408a, 0xc8a0be0a, 0x7a81bfec, 0xfc87f27a, 0xdc7c9a86, 0xe3b3ba89, 0x81da637a, + 0xde042cd8, 0x11ae2809, 0x924e0205, 0x9a84da70, 0x6e8d7fe2, 0xe51bb171, 0x0acaf089, 0x351042a7, 0x8e29e186, + 0x0962da36, 0x9402d314, 0xd30e24ff, 0x5f2fe3dd, 0x0db5977f, 0x2fcb9918, 0x7ab09ee5, 0xd6011bcd, 0xb5b4bfd3, + 0x236c33f3, 0xab6ad9ac, 0x05f86ed5, 0xdcd8b0a7, 0xe979b74d, 0x35ee4467, 0x6bb802fe, 0xd2401560, 0x45b47d0a, + 0xcfac9fff, 0x69eacc7a, 0x4c3496f3, 0xe076fb5e, 0x48992962, 0x8a6cd70b, 0xc48a06fe, 0xca77c028, 0x5138c9e9, + 0xc8e23fca, 0xf9b56017, 0x05eb26f9, 0x907a01c5, 0x68ec361c, 0x68c2b053, 0xe3236880, 0xa803d336, 0x58e61b56, + 0x581d2e42, 0xfc4332a0, 0xf4304346, 0x007534e3, 0x3fdb2a15, 0xb643e390, 0x0749c0f3, 0x45811694, 0xd52f4e09, + 0x80bc25f0, 0x217e2303, 0xb909895d, 0x6da9f441, 0x86ca9f80, 0x162c328a, 0xd9008101, 0x6cbd57c8, 0xcb9113c9, + 0x928bd6b5, 0x0949cbfb, 0xa71851c8, 0x417a1b2b, 0x95ad0f82, 0x593e5244, 0x47e9ca0f, 0x4db21969, 0x6e3e9092, + 0xbb83f50e, 0x8f6192d9, 0xe542da0d, 0x5aac5f14, 0x26ace4f0, 0xbb301350, 0x76f2598e, 0xe516b4bc, 0x4d450205, + 0x2aae0cfb, 0xeff73b6d, 0xd2addb3a, 0xa9a89115, 0xe056c04e, 0x5b0d7c8b, 0xce27eeff, 0x9538c1cb, 0x8848e74b, + 0x8ad823e5, 0x5c4ddb4d, 0x50186ac1, 0x9b33261e, 0x65cdb301, 0x9bd7754c, 0xddc4d443, 0x871d27b3, 0x1f21a529, + 0xfdc1b8c7, 0xe2a007e5, 0xf0c4370f, 0x955b40ca, 0x3062c71c, 0x96ce55d4, 0xe12d1576, 0x072a036b, 0xe6dcb81d, + 0xadcb8ef0, 0x0b69f75c, 0x7c199c8c, 0xc9dc8c2b, 0xadd8d8af, 0x360054da, 0x61d743e7, 0x5f77a6ad, 0xa301ebf3, + 0x497197b3, 0xb60b2def, 0xbacbfb40, 0xf3265594, 0xac7dc2eb, 0x07cde602, 0xae74b537, 0xa253b937, 0xf6360971, + 0x485291d8, 0x55fadeed, 0x6716720d, 0x2ffad238, 0xc8c24a75, 0x810478d6, 0xd17e4c94, 0x31661ba8, 0x69b36957, + 0xb56e3f36, 0xba364b20, 0x48a85bd6, 0x11ad2c2a, 0x0566cd0e, 0x01aa612c, 0x83f604a6, 0x4780203e, 0x9e6676f8, + 0xe3fb9d0c, 0x53cf726e, 0x636efa89, 0x6696e859, 0xfbc0f81d, 0x1cf3cbb6, 0x4e459f93, 0x58467ec7, 0xeb792d96, + 0xcf9df5d3, 0x584926a4, 0xc3a376ac, 0x4c638362, 0x50744f48, 0x7bd85008, 0x72c2a4ee, 0x9baa7ab1, 0x557dee65, + 0x921f7679, 0x655cbfef, 0x190f7252, 0x6b654769, 0x34e47de1, 0xe9072fd8, 0x95e2b9d9, 0x87768731, 0x4d82c2d6, + 0x937230f1, 0xdd4fb6db, 0x14abb7e4, 0xf82a9368, 0xf91ae844, 0x9f8068c6, 0xe05b9d1b, 0x2eed2f07, 0x19b37234, + 0x6ce9c664, 0x49aec73a, 0x48176598, 0x85864373, 0x2f822f1f, 0x4550ebf9, 0xaf341160, 0x4ad2de5e, 0xe35ca914, + 0x7510df6d, 0xb064f04d, 0x708593e6, 0xd776e605, 0x57b5ee96, 0x465dc7e1, 0x1f6a426c, 0xd77311e8, 0xc5cf61f9, + 0xe3b8af85, 0x7fc1e6de, 0x04def458, 0xbd457eef, 0xbd419cbb, 0x231bfef1, 0x5006c04a, 0x69310a5e, 0x7fe903ff, + 0x57988f2d, 0xf2de9cf8, 0xf631d02f, 0x1b7c64c8, 0x0f67d11b, 0x8d2ff781, 0x599145e4, 0x335eadde, 0x966ea708, + 0x5af63a82, 0x8a888d1e, 0x34a93b0d, 0x1499cd53, 0x674b0000, 0x43e1dd8b, 0x182e6c39, 0xcf9a06e4, 0x6d9646e8, + 0xcb9e4f73, 0xb85636ee, 0x57a41adb, 0x914227ca, 0x59cbec79, 0x01f3fee8, 0x7de66b4b, 0xf9488b7a, 0xee069806, + 0xd1aada4c, 0x0b4804ca, 0x30fce74a, 0xd359627a, 0x2f4d88de, 0x10f19f02, 0xdc97a397, 0xaaf5d48f, 0x6797b416, + 0x5de9dd3f, 0x7561ec6a, 0xa6812eeb, 0x98775b0b, 0x587edd84, 0x6f1e6623, 0x79307217, 0x767cede7, 0xb62bed84, + 0x98fd7473, 0x549304e1, 0xfefe2c38, 0xbf5935ad, 0xc20b997c, 0xe47657d0, 0x52ede37a, 0x5691bc84, 0x51bc79e7, + 0x366e1802, 0x1d5fb5d4, 0x82a79b83, 0x4e11600e, 0x25f9c97b, 0xbb41854b, 0x587c1e96, 0xe7a2259c, 0x93d2967c, + 0x613a522c, 0x3f26c222, 0x63b60e3b, 0xe7225bd2, 0xdaf4320e, 0x7f4c85e9, 0x0afc6949, 0xde4f45e0, 0xaf110568, + 0x64cdc9f9, 0xf3d89718, 0xf694a23f, 0x8a5f7b2a, 0xfb9cf0af, 0x639065a9, 0x8c952f03, 0x7f329161, 0x1cc98611, + 0xdaec390b, 0x2b809284, 0x1d77cc05, 0x35fd9996, 0x7beb10a8, 0x4598e480, 0xb70c3ffe, 0xf4fa8e86, 0x1b869eae, + 0xd46c74b0, 0xbad7e26e, 0x8ae0e9da, 0x52442432, 0xc040b66a, 0xe42ab889, 0xaa31cac1, 0x9e52aaa4, 0x4034253e, + 0xe59da1e8, 0x0065a14f, 0x10718cb7, 0x2bd57f8b, 0x12065418, 0x66e669c3, 0x69a996bd, 0xa981d366, 0x92fb440e, + 0x443d7e77, 0x23c3532c, 0x109e7e3c, 0x05724d36, 0x1b4a07d9, 0x4cce4b53, 0x8a797768, 0x995bb127, 0xf473b715, + 0xab71e29d, 0xa9926854, 0x61f3f5d7, 0x4d52e5dc, 0x10f7661e, 0x3eeb0599, 0x84c3ac94, 0x9d0c5cf7, 0xa01939d6, + 0x0c1edf0e, 0x8803ae83, 0xdd8e2123, 0xe640be8e, 0xfab8c623, 0x9fcfe98e, 0x533d89da, 0x54231752, 0x489315ec, + 0xb245ce34, 0x2f8319d7, 0xc886fafd, 0x5950ad84, 0x5afdcf5d, 0x3ca5022d, 0x2fd3c0e9, 0x915e47a1, 0x06a6028e, + 0xfc5445a3, 0xb46f50b7, 0xdcb5e4e1, 0x6e960183, 0x74bdae32, 0xb653e1f8, 0x376a0420, 0x02b8fd39, 0xd5289ef5, + 0xf64e03d7, 0xf968dfed, 0x9925d4ac, 0xadae30de, 0x97dac8c5, 0xcbac60e5, 0xca272496, 0x15fd7485, 0xef747d9d, + 0x379c971c, 0x4a6bfc02, 0x313924a4, 0x5ab600ba, 0xc3fcd2b6, 0xb9e7c4fc, 0x41a861f1, 0x9d262565, 0xec1f329e, + 0xdf861c8e, 0x75a89a6f, 0xd9219b9d, 0x087db9dc, 0xae9478be, 0x40e62886, 0xae0df6e0, 0x558990ed, 0xa5f42fc3, + 0x882fe850, 0x1f822223, 0xb578960f, 0x27fddfa7, 0x873f66a6, 0xd8cfe6e9, 0x321351df, 0x21cd8977, 0xd45938f6, + 0x94022a86, 0xedc39fd7, 0x47f6dbca, 0x14cc1f5a, 0x38942480, 0x6007e743, 0xd0b5f5bc, 0xb88c4082, 0x1bdf6f4f, + 0x62b8aba0, 0x68ee4814, 0x803961a3, 0x62913b44, 0x0b69f50f, 0xa45de668, 0x23b11ba6, 0x90fde9a5, 0x145d4aae, + 0x411f487b, 0x00e27dd1, 0x2cb1743d, 0xa754be1f, 0xcd0efc06, 0x9c8a5950, 0x59a5b6f5, 0x0122c1d0, 0x8c9e3567, + 0x2b1fb681, 0xa39b166b, 0x3e384eef, 0xa2ba8d6d, 0x175c9229, 0x8f2fdc3e, 0xddc165d9, 0xad71af7c, 0x2086e852, + 0xc7a5a8b1, 0x1e5646bf, 0x647bd50c, 0x545e3285, 0x514f0559, 0x67f0f0ae, 0x0e9459a7, 0x47dfc904, 0x1c45adc1, + 0x35e177b0, 0x89a1fc18, 0x49ec619b, 0xe370690b, 0xffe2547d, 0xdcf02bb6, 0xbf835b09, 0x87b8e3e1, 0x6a702a5c, + 0xa5670290, 0xa88edfb4, 0x4a9d278d, 0x02aad7c2, 0x0bfcf81e, 0x45e04ec4, 0x2a54f9dd, 0x9fff447f, 0xc669b7cc, + 0xf3a599ef, 0x1a90fcf3, 0xcc7b3194, 0x461b63a2, 0xc40807ab, 0x1560de72, 0x45c14398, 0xb1681273, 0xc0600795, + 0x987525cc, 0x963548aa, 0x5dceabdc, 0x4bc0a782, 0x41898408, 0xf9ca2f5e, 0x09dc22d8, 0x937a83b1, 0x7ee08cc3, + 0x8dea9311, 0x800fe632, 0x6899f1e7, 0xaa4d3f42, 0x15223093, 0xcf788843, 0xcb7b0f17, 0x94e525f2, 0x37a65f04, + 0xa99610fe, 0xed47edff, 0xf38da479, 0x933b8b41, 0x5051d1e0, 0x645a8623, 0x5e376a35, 0x6d9ab557, 0xfb7da399, + 0x6121f146, 0xd1e45d87, 0x5cd4c093, 0xdd81501a, 0x24e202af, 0x7c64a716, 0x2d44213b, 0x93d483c4, 0xbf2a832c, + 0x11eec07f, 0x1d34f948, 0x8c7b38fe, 0x1c26521f, 0xab1c4d73, 0xa92105d5, 0x84d03167, 0x65fc9bec, 0x657cf497, + 0x1dbf2ffd, 0x982a89d9, 0x101375a6, 0x5599192e, 0x159a6ef1, 0x17eb1370, 0x8aa18839, 0x033545d8, 0xb63b3649, + 0xf4f076fb, 0xe27c60bb, 0xd579ada1, 0x541a2721, 0x2718e544, 0xc2dcd634, 0x12086eda, 0xec913aee, 0x5a28a453, + 0x51109d05, 0x1a41e711, 0x42d29539, 0x982fdbf8, 0x26359ef2, 0xfd9a6f49, 0x65e2cb79, 0x67570d1b, 0x3a9a335b, + 0x64dccdfe, 0x89ed6b09, 0x1d024f69, 0x8c1acfa4, 0x81b391ea, 0x8d400524, 0xf50415c6, 0x77049359, 0x9e6400ef, + 0x1cb68094, 0x70b4eede, 0x78d9f97d, 0x8e42c092, 0xdf9f7dec, 0x19ae0017, 0x87151438, 0x5540a3d4, 0x98fa9e78, + 0x23263364, 0x077b5398, 0xec265c85, 0x8befdcbf, 0x7523e6e4, 0x17cc32da, 0x25dbc254, 0xb8c06817, 0x7159ce5d, + 0x8c0b16c0, 0x3c9bf7cf, 0xf744c9e0, 0x91088a1f, 0xb5f1f78b, 0x870e4136, 0x6cdf5f05, 0x43826f1d, 0x48545b3d, + 0x19a98f77, 0x08c28903, 0x742b6c6b, 0x40531280, 0xc529fa4c, 0x9ca47161, 0x22271c3b, 0xe6a0e34b, 0x23cffaed, + 0xac82c70f, 0x6f0383e7, 0x04fd52d0, 0xee54ea78, 0x240cd90e, 0xc11e6aa9, 0xa08d3c4e, 0x627c9b7f, 0x5ef4f850, + 0x3821d603, 0x8e3238ea, 0x9d080014, 0x98717fc8, 0x55bc7f7f, 0x5bbd1734, 0xe206d743, 0x422e3dcb, 0xb53ae5a4, + 0xf9eb20f4, 0x1b039853, 0xa27139b5, 0xe11b6b3f, 0x3689d40a, 0xaf14febc, 0x4a6c44a3, 0x9fcda7bd, 0x265e8279, + 0x90be50e7, 0x8ce7cce2, 0x10473a4f, 0x9d4b45fc, 0x306a9ffd, 0x9b49e9c8, 0x2f7b8f6b, 0x09dde1db, 0xea6a350c, + 0x13532f8d, 0x37c9cc75, 0x1e18c02e, 0xb34d51d3, 0x23982bae, 0x7dc46ed5, 0xde2c4d54, 0xe7730e3e, 0xca546360, + 0x06a3f4be, 0x1a488e50, 0x29457610, 0xc82e4c5e, 0x4c851060, 0x0e539011, 0xbbe22e61, 0x5b088153, 0xb9201fb0, + 0xc7e3ae68, 0x9d248f0f, 0xd34e90e8, 0xb657aaa3, 0x4da31729, 0xb239d6ac, 0xa80ada50, 0xd8dd6b34, 0xefd9be51, + 0xd8fb2905, 0x4009f0fe, 0xe33a7c6a, 0x48c59aa5, 0xf6ea83be, 0xbb25a250, 0x37d90a85, 0x5b44b1ee, 0x9d145ecd, + 0x79a65022, 0x9edf9f6b, 0x672e9b1b, 0x8129c9da, 0x56e3bc48, 0x102981c1, 0x7a48b891, 0x32b9156f, 0x610f22c8, + 0x22956df8, 0xade4dc50, 0xed1f63fc, 0x0800ddd6, 0xdc555387, 0x9a314cbe, 0xaa05b60f, 0xc6006928, 0x56553db2, + 0x26ef8790, 0x03ac3218, 0xdd794461, 0x0858e9fe, 0xdb4a6bb9, 0x07bf8840, 0x61382911, 0xd15de72d, 0x4dcfc6fa, + 0xf2f6482c, 0x6e9175a9, 0x3eca064d, 0x96f71448, 0x12b23a8f, 0xd7f50dfe, 0x50681765, 0xc630c07a, 0x87b6b558, + 0x21ceafb2, 0xbed619bc, 0x31644787, 0xba863b7f, 0x598a1f79, 0xc9783b89, 0x498b93c1, 0x3bf2e4d5, 0x8a21a198, + 0xe9603679, 0xb3560773, 0xc6887bc6, 0xbaf71164, 0x67e37a90, 0x963b7df7, 0x2a827c5e, 0x410d3625, 0x2cfc78c7, + 0x7523294c, 0xbd7c7a13, 0x80555aab, 0x9a682ed0, 0x10ce7a81, 0x693d4f7c, 0x820813b7, 0x43e83e7a, 0x7fc7b2c8, + 0xc57abdbb, 0x5d40d4ef, 0xf49dc56a, 0xc95c87b8, 0xecf2c6fc, 0xd55c91ff, 0x959cd62c, 0xf55f4468, 0xea0f9d1a, + 0xfdae0302, 0x39500964, 0x1fd41248, 0x831f49dc, 0xa8ab0aaa, 0xf1935165, 0x9f3dbfd5, 0xf3e507de, 0xc46fe8e0, + 0xbfc17cc7, 0xf58694c2, 0xa499b0f6, 0xf6044f68, 0x4762c3e9, 0xa141617f, 0x794acfd4, 0xb28ec25f, 0x8280ae04, + 0x63dc6de4, 0x95e03507, 0xeaa40cbc, 0x7c023bf9, 0x3288ee9a, 0x211d2ec8, 0x4fdd4228, 0x040ff496, 0x8c1cacd7, + 0x85b97742, 0x6d08c071, 0xd5ac7ba4, 0x1092e782, 0x5c731702, 0x6f3a0357, 0x5bd35a72, 0x44bfef19, 0xf5d18f0d, + 0x7453322c, 0x189eb81d, 0x7237eb7d, 0x0a2131bc, 0xcaaa7745, 0x7271a842, 0x18f98677, 0x289333ad, 0x1956976c, + 0x3267fb8a, 0x552cff36, 0x30c33f81, 0x1f872e5f, 0xa748227c, 0x997f7400, 0x59ab27ab, 0xf9fbacf3, 0x88122cb5, + 0x24555675, 0xce1785e3, 0xcb117117, 0xc3e822e1, 0x976d2266, 0x4d5a7761, 0x02c34300, 0xee39d95f, 0xbf760f0d, + 0xc86f3af7, 0x5f08e71a, 0x8234fb98, 0x6eadd9fd, 0xca18d887, 0xc09230b0, 0x1e0917ce, 0x046744a1, 0xe9f0dc63, + 0x9d31e815, 0x67585fee, 0x32b895f6, 0x3b8a257c, 0x8cfa4057, 0x60d0a90b, 0x6c709f1e, 0xa064ef59, 0x3dea3859, + 0xb5b17308, 0x3a4b8329, 0x0d09781f, 0x4cb30d6e, 0x037ab150, 0xc79a8a16, 0x8b9c9a5c, 0x0da2b087, 0x9af066e3, + 0x3f15d779, 0x02a2a0b7, 0xe9d2fa27, 0x438e3495, 0xfe1535ae, 0x563f1e4a, 0x4e68cc29, 0x98c821e3, 0x6d0f0873, + 0x82470c98, 0x81b6793f, 0x267ae69e, 0x00d0a81b, 0x241975c6, 0xe5822943, 0xe2491af7, 0x0783f0bc, 0x6e23e324, + 0x39335c80, 0xb543b2c1, 0xdbb49310, 0xad853ae6, 0x57a43625, 0xf6590e8c, 0xb863674a, 0xf2eee39c, 0x94d22d9c, + 0xc30eff5c, 0x9686868d, 0x624c2ff9, 0x00cd959e, 0xbad075c3, 0x360edc33, 0xd9b2db1b, 0xcede0270, 0xdb7c0746, + 0xcab98517, 0xdbb70e7a, 0x1bc4f0da, 0xde00d3a1, 0x1ae66a9e, 0x1ec8043d, 0xa88e337e, 0x2ba107ba, 0x4f12925a, + 0x349f4f1a, 0xed3edb90, 0x3cdbf819, 0x731a9f0b, 0x10fb21f7, 0xed8d97a2, 0xe6d61c28, 0x340e78c7, 0x8a2d1836, + 0x14da8d55, 0x4e7aa8b5, 0x567feed0, 0x558ec4f0, 0x0b18b389, 0xe538effc, 0x6985f63a, 0xc2ae53a6, 0x7f1c2162, + 0xd9edd90d, 0x0550779f, 0xb49903e7, 0x788988bc, 0x7d55bf1b, 0xd54f3ab5, 0x01a5d247, 0x353cfb1e, 0xe0f40d07, + 0x8e4f2c90, 0xc9a1ceff, 0x22e8f383, 0x7fd50f29, 0x818bdc85, 0x6f1e45b5, 0x7a13f439, 0xf21eb709, 0xf9035e79, + 0xb82b572d, 0x44d8665e, 0x1645d67f, 0x6e16ab39, 0x0c670263, 0x512f53f9, 0x809ee7fe, 0x6a252f0d, 0x97834c42, + 0x15f41252, 0x517b6598, 0x15e867d9, 0x4bd52578, 0xbebadf74, 0x23704b2b, 0x3d2b7268, 0xc8ccfda2, 0x5803f9e1, + 0xf7a5f221, 0x6ee21850, 0xcdcadaee, 0x6d030794, 0xc10d2eb9, 0xa7438e47, 0xe56330e9, 0x235932ab, 0x24ca8894, + 0xa1219bb3, 0xcee75d68, 0x4f5bd305, 0x64a4d783, 0xf1f5c915, 0x81eb1ef4, 0x6167ea53, 0x46c5df4f, 0x2b0cdba7, + 0x305c4908, 0x51cfd4f8, 0x496db347, 0x320b498c, 0xb40b5325, 0xee76554e, 0x498b0539, 0x63de7022, 0x6a1acf33, + 0x51134ab7, 0xa5f7d8da, 0xb4b6f2a3, 0x81d4d003, 0x636b46fe, 0x906e4605, 0x529f1179, 0xe35add9c, 0xe42daaba, + 0xbcbecea9, 0x41297e0b, 0xb52fae92, 0xcda41226, 0xa0d13769, 0xf83980b2, 0xd18fd187, 0x4608b312, 0x06477262, + 0x904679c7, 0xb9c40f09, 0x40a292c2, 0xa98b089d, 0x4bb44966, 0x261d19c6, 0x43e421cf, 0x3893245b, 0xc7dadf57, + 0xe4b4ff07, 0x9dffc8d3, 0xdcf1b1b3, 0x17957ba8, 0x1d28394a, 0x7b52ed7a, 0xfe915aa7, 0x6b8d0cbb, 0x20d75baa, + 0xe3fc5ea0, 0x7cb3460f, 0xef70ae41, 0xb5cf6de0, 0x3b982803, 0x0c73fa8e, 0x30e9ca72, 0xabaae8e0, 0x5a7d2b69, + 0x3bc8d083, 0x6be580bc, 0x69b2d818, 0xc73ae7d6, 0x6458f8e5, 0x1a4a3e99, 0xa7d9f598, 0x50158874, 0xd8cec5f8, + 0xe1d365d0, 0xac898a5b, 0x7a9e65f0, 0x297a9f7e, 0x14c41122, 0x7ca9bfc9, 0x66a11bbe, 0x7c1ba7e8, 0x18783471, + 0x3722ec5f, 0xf5e69e42, 0xf0e402f8, 0x51948b21, 0x94f6a373, 0x50fe3d55, 0x628f2eb9, 0x9da11c31, 0x1bed5846, + 0x38a34263, 0x06fb3455, 0x73e36811, 0xfbff76db, 0xf442ac45, 0x599c3489, 0x6c5ba46d, 0xdf707946, 0x49e51cc7, + 0x8005149a, 0x86b5d567, 0xce0d6fb5, 0x712cd73c, 0x6fc7f9c6, 0xb0571ab7, 0x475c982d, 0x5ec2427f, 0x7bbbbdcc, + 0x7b1af370, 0x5beae218, 0x013ca312, 0x0f2a8d03, 0x1ee1c77a, 0x721c5f90, 0x9c73aa94, 0x95ea473a, 0x42c30c52, + 0xb21442e1, 0x0ef3f08e, 0x3b315721, 0xeb251100, 0x439e777f, 0x07450941, 0x1bafd814, 0x14a3263f, 0xf14380de, + 0x5c8cfbe8, 0xf9baa522, 0x4ed5c583, 0x45850d47, 0x66d1c9a8, 0x7f46f17c, 0x4e53a58e, 0xefe6371c, 0x6d2651e0, + 0x963d6f64, 0x0c2fca9a, 0x316917e3, 0x928be2c0, 0x1b2ba9c9, 0x4f379279, 0x5a3b9c54, 0x01daaa81, 0x0037d1f9, + 0x353590be, 0x171bfdfe, 0x0cb6dad8, 0x9d53d4e8, 0xc73555e4, 0xa35a5ebe, 0xfb4da7f4, 0xe07cdf4e, 0x833acbe2, + 0x28efc965, 0x121401b5, 0x83902e1d, 0xe71cd66e, 0x4ee21744, 0x8899cf32, 0xd63ac20b, 0xe8921d04, 0x0a2c7120, + 0x609ed7ce, 0xa451c5b0, 0xfd806379, 0xaf81c2a3, 0x449f947e, 0x2c2f9882, 0x10489742, 0x21620069, 0x1c75604f, + 0xdd477975, 0x70fe9de9, 0xd190beff, 0x2d46690f, 0xc3541efc, 0xad98b031, 0x21657adf, 0x8fd4acea, 0x8d259773, + 0xcf832d25, 0xeee2a802, 0x7165e7d2, 0x3f16d0e9, 0xbe4a8507, 0x57e94eb6, 0x25a565ec, 0xdb4e0b61, 0x83813d25, + 0x7446f266, 0xe977b837, 0xcfd2e182, 0x2c553610, 0x5d2c5063, 0x9600d956, 0x8c7e26c1, 0x736f5dee, 0x373072c1, + 0x5bfa2941, 0x62cfddeb, 0x92e93537, 0x12026acd, 0x0300d505, 0x4d1782a9, 0xb8d00b02, 0x0d114b5e, 0x0dfaf1f9, + 0xb47536a9, 0x5da377fd, 0x447804de, 0x7d3c530a, 0x1fc26bc2, 0x881a6b8d, 0xe10057fc, 0x4324fe49, 0xae738588, + 0x87b8dd0c, 0x36e288a9, 0x7026932f, 0xf72087f8, 0x95c28f9a, 0xc5a5cf62, 0xa284b0b3, 0x08a35f60, 0x83ccef61, + 0xe7683934, 0xa173b1dd, 0xe42f1e9b, 0x9e11cc68, 0x0e68caf8, 0x20940b6e, 0xc22f6742, 0x7bcc9133, 0xae59c404, + 0xdec8e88c, 0x8615f912, 0x24ea1323, 0x764c6d2d, 0x8b5512fa, 0xd15a0068, 0xdfd1f64c, 0x2d856434, 0x3cac72ac, + 0x3cb21bae, 0xb1a01984, 0x9b20a5a1, 0xb3013a5e, 0x4e86c3e2, 0xe766b9ff, 0x0e0e344e, 0xd125f5f6, 0xc55aaf6e, + 0x8cf1d941, 0x11842d6a, 0x1765e61e, 0x345b3d22, 0x1523f37a, 0x16e2b8d7, 0xba8f0047, 0x8a309718, 0x364cb720, + 0x4072bc94, 0x14970c0d, 0x47299553, 0x331c6583, 0xb17892e0, 0x97189874, 0x71c48e35, 0x3b9a69f2, 0xc5079a82, + 0xe14652e3, 0xeae59226, 0xa90557dd, 0x7c0ad72f, 0x0db60c16, 0x62c6d000, 0x45af9545, 0xb1bdaa7b, 0x69b68ef0, + 0x85df995f, 0xc90d10dc, 0xba101b2a, 0x09040865, 0xa2c32de3, 0x52fb0dac, 0x23acea9f, 0xa391ea51, 0x889a0db1, + 0xec8a9122, 0x0205d309, 0x6c4bd996, 0xbe19a389, 0xddf0c207, 0x2d2ae921, 0x454421fb, 0xa9a6242f, 0xb4fb1c5f, + 0x8b38d692, 0xc07c8daf, 0x9a97185c, 0x9a26e85c, 0x4b25e5fa, 0x608eff78, 0xdce5cc8c, 0xf51ee3e1, 0xe49c6855, + 0xae5e5599, 0xb45dc2d6, 0xaef27c27, 0x06f01ba9, 0x6c08260b, 0x293d3b00, 0x699dc41e, 0x47261204, 0xb84cdc43, + 0x9fa0af17, 0x2e33d866, 0xc0c013f8, 0xf874583f, 0x484ebd72, 0xae28df95, 0x8790000b, 0xd3b207e6, 0x3811f75d, + 0xabee320f, 0x7b9b96e2, 0x83eb240e, 0x70b8f62c, 0xe8f342ba, 0x208970d6, 0x22fc2618, 0xebe409d2, 0x28bc19af, + 0x98ee9e6e, 0x9210045b, 0x5c45ad7a, 0x49030fde, 0xf4a02648, 0xd71dc717, 0x20b064f3, 0xa65558d7, 0x4c0390a4, + 0xbd679f77, 0x408b4694, 0x4ee555e9, 0x2a462c96, 0x4bfe9969, 0x74b8b581, 0x39308ca2, 0xa4901741, 0x53a1494b, + 0xdf39db5b, 0x85294199, 0x0a977e40, 0x6574b2da, 0xd35f5811, 0x1d02c33a, 0xfb918a59, 0xfa04c898, 0x459ad438, + 0x37dbc743, 0xbdaa1eb2, 0xea87f902, 0x2962d49d, 0xa2982a01, 0x2bbf8777, 0x239193ec, 0xf8fc65ae, 0x7615d66c, + 0x4f5e9b15, 0xdf51b89e, 0x94cecbd0, 0xcbfd0047, 0xd16a7266, 0x00d51e02, 0x40631921, 0x1b491726, 0x06bb9c1b, + 0xc9469be7, 0x2b6f0b41, 0x78b65602, 0x5ea607a1, 0x26bd3e41, 0x439127b3, 0x1049d20b, 0x776733a5, 0x7fb87b0c, + 0x04784dba, 0xfcf06285, 0x34638e15, 0x917eb3a3, 0xaa2f7d7a, 0x3a554eb8, 0x2d10ba4f, 0x47f11006, 0x1a32c801, + 0xee8ebf31, 0xdb5da942, 0x105aa85f, 0xc1b083bb, 0xd650841e, 0x3140106e, 0xd0596101, 0x89bb3a5f, 0xa0d2c74f, + 0x7d533dfc, 0x8fcb5c0e, 0x2208b89c, 0x34e68d9e, 0xa0260fd1, 0xcdb66016, 0x559e184d, 0x1d76d732, 0xee836b96, + 0x01c4329e, 0x7758ada7, 0xad214703, 0x5782d0c9, 0x3de7481e, 0x0e2d44f9, 0xcb80ba70, 0x497391ec, 0xee2d862c, + 0x956d2657, 0x1f64f160, 0x2a6fbdea, 0xa86d243a, 0xe797cad5, 0xc4f8764b, 0x264c9a5b, 0x0f15f6e2, 0x63b5ae27, + 0x3d28d40c, 0x82cc9fed, 0x52c41864, 0x21c3b8d7, 0xe91ff8b1, 0xea7d2d47, 0x698fd01c, 0xc3d33d15, 0xf5c72896, + 0x8b147af4, 0x20455021, 0x294607fb, 0xec91d50d, 0x2876cd15, 0x5ed34a1a, 0xe94b225f, 0x3aa4e412, 0x1fb831fe, + 0x8b1db512, 0x4df5688d, 0x3e9ef7f0, 0x6efa081f, 0x67100254, 0x69d5facf, 0xf8f919d8, 0x07a0b7e5, 0xdd44db49, + 0xdf85d644, 0x21e94c14, 0x30653f6c, 0x1391bd8a, 0xc5098f05, 0x50bd6fc1, 0xd59b54d9, 0x4cb2b8de, 0x955e13bf, + 0x9c1cd630, 0xe3dc0c59, 0xeb1301a4, 0x168732b3, 0xd3f0b8d7, 0xb8bb828b, 0xc28cad8f, 0xd39e1ced, 0xf428a5db, + 0x9554634a, 0x67976e69, 0x98cf4935, 0x97557f62, 0x62031ae1, 0x7509a853, 0x72376af8, 0xaa9be810, 0xc1aa9bea, + 0x72e1cab0, 0x11e98476, 0x7966b541, 0x249c51f5, 0x8f906044, 0x7a14193d, 0x339ec985, 0x2176c21e, 0x760266ab, + 0x87432769, 0x4da6ff70, 0x67cb3c5a, 0xa964c75a, 0x9ebd09d0, 0xcb3053b3, 0x4eeb44fb, 0x77ecbeb3, 0xd60f38d5, + 0x4a46fc16, 0xcc507112, 0x829870e8, 0x8dbd6ecf, 0xd3cec998, 0xe16e1d12, 0xb7a5b83b, 0xf6230c2e, 0xbd2e14dd, + 0x83530aa1, 0xb330cd4c, 0x1c9d199b, 0x691928a3, 0xeede8a8f, 0x8e01a13e, 0xde439390, 0x38a7aed5, 0x45222a83, + 0x928da815, 0x5d536b28, 0xaa4193f2, 0x3042a4a6, 0xa003656d, 0xb588a64d, 0x90f9195d, 0xc7a0c13c, 0x80571a98, + 0x88dd47be, 0xe6d55392, 0xbfca135b, 0x26608b59, 0xfe993690, 0xd5c66130, 0x147feccb, 0xbb1efc1e, 0x0e48e5be, + 0x2d35cc5d, 0x35dad576, 0x14336bcd, 0x14e464b8, 0xa5742e39, 0x56752981, 0xf564d670, 0xe8098d3c, 0x09a0d1bf, + 0x3d0e0ff7, 0x2502a06f, 0x73d81042, 0xc258bb20, 0xea918f0a, 0x53c6185f, 0xe995cc00, 0xc9c0cd85, 0x402d9ad2, + 0xd5fc1c0c, 0x723647df, 0x7eeade35, 0xebab9bcd, 0xa611773d, 0x4ddc76e8, 0xc027454f, 0x66525d95, 0x4604d451, + 0x9a5448c1, 0x1d6c1b0b, 0x8cb148b1, 0xaae13e4d, 0xcc66ef7b, 0x8d6f6e32, 0x53ae6018, 0x051e8679, 0x9c9a9e78, + 0x498e46fb, 0x6d27ad44, 0x42490a47, 0x02a54491, 0x46edd1cd, 0xc274f86f, 0x690ef2bd, 0x51679b5f, 0xff5ebc4c, + 0x4d75ed06, 0xf8224f70, 0x7345f906, 0x50614265, 0x859d0039, 0x98b6a46c, 0x06c782de, 0xc1387be4, 0x63d8a2ac, + 0xcfda7616, 0x1f41d0ad, 0xc6c00b96, 0x9c86276f, 0x5e086ccf, 0xa2d65a74, 0x1131b71e, 0x38ac7c0a, 0x347bc008, + 0xa92f0101, 0x344c7128, 0xa97b47bf, 0xdc7662e7, 0x78b2e324, 0xcdd89a41, 0xe62eb822, 0x2df3b056, 0x3b8ce916, + 0x4d71dbe7, 0x9dd50df3, 0x368dd6ce, 0xb6d6272a, 0x2abf251c, 0x20ab9a0b, 0xb86086b2, 0xa1a66706, 0x8c35024a, + 0x1063e890, 0x6fcef62a, 0x64afdbd7, 0xdab0669b, 0x572cf7ee, 0x14d44bb7, 0xe6540539, 0x5dc86f97, 0x260c4c45, + 0xd50c3d14, 0x326c7f48, 0xe88fd94f, 0x39f9f65f, 0x6601b591, 0x31719684, 0x1748a2ad, 0x4e6d1b71, 0xc6c78013, + 0x3a641b16, 0xfa88032a, 0x50b44717, 0x5cf316fd, 0x28871225, 0x8697021d, 0xaeed524b, 0x8b820bdb, 0x111c7bac, + 0x7c0d2d02, 0x7bdf9815, 0x6624ce17, 0xce2fa5cc, 0x178646cb, 0x27ed1d8b, 0xd462679c, 0x4ecd2adf, 0xf10f3cf9, + 0xe40ecd1b, 0xca4a2df6, 0x81e6e006, 0x62d65779, 0x325295d8, 0x0a33cc9c, 0x96fca838, 0x2ed17f2c, 0xb6e0c754, + 0x587a1a9b, 0x0cd823a4, 0x71252a27, 0xc3b61f54, 0x82b30b99, 0xe9a064b1, 0x488bf5a9, 0x014b0cfc, 0x9a46e2d1, + 0x2f800313, 0xcd58718c, 0x099cd3ed, 0x3fd0624c, 0x712158f7, 0xdb8732a1, 0x1fbab565, 0x58d3dea4, 0x7e993471, + 0xca3b9712, 0xc8ff6957, 0x691857c3, 0x7d98bfb0, 0x6586293e, 0xfa4a2932, 0x3c07cc89, 0xa0d41448, 0x21576ef2, + 0xc5672bb1, 0xb62453d0, 0xa94c6128, 0x35cbead1, 0x16ce6694, 0x6e9596b4, 0x7cd96880, 0x6e1f1814, 0xc3eb586f, + 0xa1b44807, 0xc4ee3a5b, 0xf8754be3, 0x0ff6ae24, 0x7ea6c2d7, 0x1c3ee99d, 0x723f4362, 0xd0839ee4, 0x36edd3db, + 0xcfce05c7, 0x0f21397a, 0xe2782f28, 0x56d307d5, 0xe51cea0b, 0x6f13dd7a, 0x0214b44a, 0xafc34d86, 0xedb86db4, + 0x20f417e1, 0xff8b6b71, 0xf2dc8f99, 0x0c245b9b, 0x2ca48917, 0x8cf7c85b, 0xd9d6bc50, 0x369e97d3, 0x84a6ffa0, + 0x82c21922, 0x6ff07bf1, 0x673a91f3, 0x5e916b1d, 0xc66ade9e, 0xe050232a, 0x1047cda7, 0x2b60d1f4, 0x525139a4, + 0x773752e1, 0x753fcaac, 0xe5637908, 0x1bc71962, 0x785a48f2, 0x8b3afbb4, 0x16b53551, 0x77522679, 0x1a7fc869, + 0xe738dad8, 0x12122b9e, 0x3c772cbe, 0xe72fe8b9, 0x05454c19, 0x4dd06dd8, 0x23df3545, 0xfb98aa15, 0x9c892e7d, + 0xadc3918f, 0x3b187822, 0xc1229f2c, 0xd7ac2d3f, 0x537c90f8, 0x9b827787, 0x63e46308, 0x18d2d7d6, 0xcb4365f4, + 0x12dd635e, 0xf7f31a70, 0xba3386e2, 0x203dee5a, 0x7815d588, 0xe7f18c76, 0x3087eaa6, 0xc5a1dab2, 0xcdd6029d, + 0x5401f008, 0xfbd34b68, 0x557d5dcc, 0xcd77acdf, 0xbc46d003, 0x981df2cc, 0xf052e7fa, 0x56f94804, 0x85e16c27, + 0x86dbb779, 0x809c27d1, 0x631ed79e, 0xb1e26a84, 0x05606ec9, 0xf3b80812, 0x0fcf04c9, 0x9ee39696, 0x954bb03e, + 0xc08d41a1, 0xc653154f, 0xa6513fa9, 0x8a547b60, 0x3a160ddc, 0x303323be, 0x7e240cf4, 0x8434f386, 0x5f2c8b24, + 0x677562cf, 0x40a5895e, 0x2215d54a, 0x7571f0dd, 0xabb2709f, 0x43477c74, 0x10c06209, 0x964f18b8, 0x1f51f091, + 0xcdda7350, 0xc3e4079e, 0xc6ee1e1d, 0xb223e767, 0x95e61272, 0x17178c9a, 0x2fb65501, 0xb40bcb9f, 0x80b9abd0, + 0xeaf2bb22, 0x080ca943, 0x9dc90010, 0x9109c437, 0xb7a85f28, 0xc8dd97f0, 0x50cf3fd6, 0xfc14c095, 0x6ae450dc, + 0x21b0fb62, 0x8df132c8, 0x4c70324b, 0x17193ae1, 0x2a55766d, 0xaea47cfe, 0x80614bc0, 0xded16722, 0xaf677f49, + 0x2caf3ebd, 0xc6e36ee5, 0x507ec1cf, 0xac274642, 0xeab4310b, 0x77e34771, 0xad0b7c1e, 0xe92e63ed, 0xad0afee6, + 0x547ee0c7, 0x93c0e5cb, 0x1c738c63, 0x1b461d74, 0xcb78756b, 0x5fed8a61, 0xec954cea, 0x611a1b35, 0xd2f0cede, + 0xcd791ee0, 0xd4d5f88c, 0x177f7914, 0xa83358c0, 0x6f2f616b, 0xb5448895, 0x5ecc9c60, 0x9f84712b, 0xffdaaf3e, + 0xcab0e5d2, 0xf5dd2a46, 0x315d9c98, 0x706769e9, 0xb97659ee, 0xb7f2caa6, 0xbcffd47f, 0xdf8d7ec2, 0xa8483e28, + 0x105e27bd, 0x7b00c09d, 0xe458e1fb, 0x5269c064, 0xf00cff2d, 0xd9b3fc2d, 0x7e562045, 0xda6e1f71, 0x1c58fee8, + 0x094cbfae, 0xaaa15eb3, 0xa7631ae2, 0x7a2cf2f9, 0x286cd613, 0x89801a17, 0x27212327, 0xe95c5fee, 0xfdb4c84e, + 0xdbed145b, 0xe7d1b2e7, 0xfb073c4a, 0x925eed1d, 0xa88dbb92, 0x90fa94a4, 0x7ccf39e2, 0x66181ad5, 0x24422f04, + 0xd3e84765, 0x77ad8ff2, 0x6bf49b8e, 0xe67c5325, 0x50a23bd6, 0x2edd2afa, 0x28bc0917, 0x90a3b908, 0xae71f32f, + 0xdac709f7, 0xf8d0b696, 0xdee50815, 0x27bd680b, 0x1161ce06, 0x6df2d9fe, 0x472cb1ec, 0xadbb08b3, 0xd520ba30, + 0xb1a40b8a, 0x882e9840, 0x208bb496, 0x97eb5cbf, 0xe91a8ab0, 0x159f8b61, 0xad833695, 0x83b90cea, 0x9845f121, + 0x116d94e7, 0x1ef3680e, 0xb26f26fb, 0xd0568693, 0x729550df, 0x957a6dbb, 0xf5bb077f, 0x4b255f31, 0xfbf5e9c0, + 0x583c02a7, 0xbb84d637, 0x2a9a7e4c, 0xb2278ed0, 0xf5d662b5, 0x7d978671, 0xbf8735ba, 0xf21ad21f, 0x2ad6a83b, + 0xd19e6eca, 0xc11f63bd, 0x61a6cedd, 0x50f1a897, 0x6715d03e, 0x1b4103e4, 0xe2c88480, 0xbe064c31, 0xfed4b982, + 0xd8a9aab2, 0xa47b982c, 0xed360293, 0x7ca24ab1, 0x87762dda, 0xe7f67ee6, 0x86a1ffae, 0xf62fe0fc, 0xf8fb7904, + 0x8be9a9dc, 0x87a1fada, 0x88356540, 0xcde875b2, 0xdd2a55dd, 0x9f05cd3a, 0x692088de, 0xc08a5771, 0x9b824542, + 0xcb24d934, 0x4c65e8de, 0x4248521d, 0x887befe7, 0x722a7d21, 0x1d737291, 0xa9e3af8e, 0xebb53a91, 0x8811550a, + 0x326a190d, 0xf7868280, 0x75f491c5, 0x3840dc3d, 0x50b74e78, 0xf7126c17, 0x882a5a98, 0xc06099cc, 0x7931921e, + 0x4491db2b, 0xa2e242c7, 0x41aedbd9, 0x6b3f329d, 0x5ef90c98, 0x8f46383f, 0x0304cb1f, 0xaf4e60b1, 0x2c6cd5d0, + 0xe93e1754, 0x137e867e, 0x2e32ad1a, 0xf62a92dc, 0x0d23bbe2, 0xee972e03, 0x9b082c88, 0x65d3cc19, 0xebec0124, + 0x7742ab7d, 0x569c140c, 0xe0ea94ce, 0x51761e83, 0x4c0472c5, 0x238b2765, 0xdbb50141, 0xb264b1b3, 0x075fd377, + 0x4c0b64b1, 0x773e3444, 0xb144d00b, 0xdf5da6dd, 0xeeff6378, 0x21247e98, 0x05eb8889, 0x62937c06, 0x8ec7ef1b, + 0x85aa5e1c, 0x352bc969, 0x5fa99f40, 0xee980661, 0xd1aad7c2, 0x55a422d2, 0x67cf3033, 0x4ce60fd4, 0x04aa6609, + 0xc58fb140, 0xac40faa2, 0xb9e01ab8, 0x0105428b, 0x08d4fdde, 0xc076121d, 0xedb62e71, 0x4850541f, 0xf2b76a57, + 0xf020f188, 0xa92508de, 0xdaaa4847, 0xab62da3f, 0x22bf6435, 0x89c67129, 0x003e8e0d, 0x9ebba36b, 0xcf47cbad, + 0x6be747c9, 0xb59ff913, 0x1fcb9ed7, 0x723fc919, 0x2967f16a, 0x1e7559e0, 0x6fae9d35, 0x3ba7a498, 0x969d8f72, + 0x8b3c8ed3, 0xe5837fc9, 0x8ca00047, 0xf48e03bd, 0x906ffc87, 0xa51c4d6d, 0x50a374b0, 0xee359fdc, 0x2166437f, + 0x69c9f995, 0x79e63933, 0x530bcbce, 0x513cbb6d, 0x9fc936c5, 0x3d909f30, 0x7f303a41, 0x6f0dcefd, 0x2be66263, + 0x9ec66882, 0x0acc5009, 0x576d4572, 0x1c3d80e4, 0x568fc1ca, 0x82c8c3f8, 0x8e3ec5a6, 0x6013fb58, 0x3c2077c9, + 0x71c43170, 0x1ef9ba1e, 0x6a7fd290, 0x5ee6325b, 0xc094b297, 0x41231734, 0x8fc53fb2, 0xb24db12b, 0x861118d9, + 0xc155e99d, 0xbbdc08c5, 0x8488fde9, 0x461d01ff, 0xee648ca2, 0x1b6990a6, 0xdc5ac1a1, 0xf3a94c8b, 0x968429dd, + 0xa6b54eea, 0x0b05ba7d, 0xcebe759a, 0xb508b996, 0xc124b41c, 0xf4f0f63f, 0x7a874c67, 0xbeefcd15, 0xfedd944b, + 0xbf44d389, 0x4e1fd369, 0x2785d049, 0xa9770769, 0xc77f4544, 0x290e19db, 0x520c78f4, 0x087a4b78, 0xaddf1fba, + 0xfb19940f, 0x79053c82, 0x9f476eb9, 0xffcef6d3, 0xa388b1e2, 0x9ab1fa0f, 0x208e76b2, 0x9df30201, 0x0fc871e1, + 0xb913dc9f, 0x28acdb32, 0xee2cd9d6, 0x6f7a09bd, 0x9005f7d2, 0x07a8fa92, 0xb81822b2, 0x630e8689, 0xf1ecad84, + 0xd00e6c1d, 0x1b0c2308, 0xb3b46092, 0x654e6984, 0xfebd1b91, 0xf872e81c, 0x1ddc4be4, 0x86c300fe, 0x7a6cd80d, + 0xe8e4a866, 0x2a910c47, 0x8abdb9f5, 0x3d5af79c, 0xdac3675d, 0xe853eadd, 0xd450acdd, 0x9d85fd7b, 0x2b8ee96d, + 0x86eee4bc, 0x78683f90, 0xdd9c91a0, 0xc8406f64, 0xa5ba6990, 0x87b27d8f, 0x09d0ec87, 0x742643dc, 0x2f7c8f1d, + 0xb2bbf294, 0x13a6039e, 0x1e38c702, 0x6f5afb8f, 0x3b733a42, 0x54bc0583, 0xd1638145, 0x4ae7ee4d, 0x4be3dfc8, + 0x17b475ee, 0xc1c1a6bb, 0x69c80ad7, 0x47db806c, 0xfd707562, 0x1a7e8650, 0x51acb23a, 0x6bab0c3c, 0x7d16613d, + 0x2a407ca4, 0x9b155b2c, 0x5cefb586, 0x8fa8a209, 0x7ba0ca82, 0x606ed590, 0xd2a8f38b, 0xcdb28c7d, 0xd2b70f46, + 0xeafac1ec, 0x3645187b, 0xad071d33, 0xb8b57891, 0xfff02655, 0x309c83d0, 0x4efe29c9, 0x8991e204, 0x0463b730, + 0xd00adafa, 0x6ae6e8bf, 0x246ca7e4, 0x43c5858c, 0x54bcd5f4, 0x0059cfa2, 0x4547d644, 0x05d736b2, 0xbfea163e, + 0x60856625, 0xc86841ed, 0x9e8e9702, 0x4a95d13d, 0xb43e7caf, 0x5d07df76, 0x868c0e5b, 0xfff8a447, 0xcdad83da, + 0xb8812906, 0xa14a0ff3, 0xe2546f65, 0x923147d3, 0x1f16508e, 0x6036fde4, 0xe3337a80, 0x681d4d8a, 0xee2d9c46, + 0x2dff7db0, 0xd0a50332, 0xe5f392ec, 0x65823b66, 0x68aa0135, 0xf473bcd7, 0x86835fd3, 0x2976f4c0, 0xaee3771b, + 0x0562afce, 0xa95bc671, 0x724fff57, 0xdbb397e0, 0xccc3839d, 0x4e169825, 0xbead93b9, 0xa59e4f52, 0xcd4c109c, + 0xff0d1704, 0xb9bf704b, 0x7acaa3a7, 0x716cdecc, 0x90033dc2, 0x61d931fb, 0xeafe3665, 0xef18c018, 0xea5a12cc, + 0xd356b202, 0x46cd74ce, 0xeed4c8a4, 0x78f0031e, 0xdbaa55a2, 0xa9ee67fb, 0x82537f15, 0x3d6e668c, 0xa503fcb6, + 0x68216940, 0xa9213ebd, 0x082dbd5d, 0xb73e3a20, 0x9b221b57, 0xb38d958a, 0x8d1d9cd9, 0x5a9f6463, 0x7f26c05f, + 0x0e5fec98, 0x7e4db2ae, 0x7a05c65e, 0xe5bbeca6, 0xc94c123d, 0x2cfbd637, 0x1a741a3a, 0x17c9ec57, 0x378ab014, + 0x00db09d6, 0x13e6d39f, 0xfff5046f, 0xe8767943, 0x0853b010, 0x09569159, 0xb66ad14d, 0x4b2524ee, 0xa7254e8f, + 0xf2098548, 0xa6f39b0a, 0xadf993fa, 0x5ea93cc6, 0x0edab873, 0x2b3f2b11, 0x90e3c538, 0xca09ca77, 0x170202f8, + 0x02d6c771, 0xd7a21787, 0x80376744, 0xcf4bb506, 0xae0a702a, 0x06f22531, 0xc1219f77, 0x3a71aac2, 0xcf100705, + 0xada205f0, 0x16180280, 0xf572424c, 0xbf2fa988, 0x0ef9ada9, 0x6a3ad026, 0x132e6f94, 0x43f7d0fa, 0x4147807a, + 0x015ec339, 0xc33ecb6e, 0x5ce3876f, 0xd278d09f, 0x1541f180, 0x32cd3307, 0x756ea37f, 0xc8019ffe, 0x1e343f57, + 0x710ea3ef, 0xcfa47b76, 0x44aee21b, 0x04d800cc, 0x5112c634, 0x4cfd826d, 0xba6d85e7, 0x8098cf7a, 0xb85820dc, + 0x4281e5ac, 0x9fe40c44, 0xd3735e69, 0x3090b8d1, 0x0bddd755, 0xb21b8fd7, 0x48f2f9b7, 0xf836ba34, 0x4a90b796, + 0x69a3086c, 0xe952c61b, 0x7d0015ca, 0x5edbf867, 0xd08a99f9, 0x502e688c, 0xdb524a50, 0xc91a75b8, 0x03978316, + 0x2e4bb128, 0x38116387, 0xb31f1dc8, 0x3995a9b4, 0xf8e9f64a, 0xca4c07f4, 0x9eb7b7fa, 0x4a49e99c, 0x505d3cdb, + 0x2c1f566b, 0xbf5212d3, 0xc3b18577, 0xace96932, 0x59bfbeb7, 0x07940e04, 0x070845a5, 0x249cd928, 0x7738d7e6, + 0x9292e6ff, 0xcb2b15ba, 0x734a36f3, 0xde033dd1, 0x09008af5, 0x07b5de57, 0xefb35347, 0xd381b1cd, 0x415a43e8, + 0x5260ab55, 0x20c871c2, 0x69c46ef4, 0x083617ba, 0xe1fb18e5, 0xcf5e85fc, 0x41645281, 0xf0213720, 0x25ec4012, + 0x47069055, 0x7dddbc28, 0x2fe28768, 0x0450ea0f, 0xaa6648df, 0x9c5a200b, 0x90917b03, 0x3b9ad728, 0x2ac20e74, + 0x53397799, 0x910f47a7, 0xb78a4f6b, 0x108dcf48, 0xc913349f, 0x90353e5a, 0x354d1ff6, 0x38d88124, 0xcf8a446e, + 0xca722cb1, 0x9e6516d1, 0x7289cbbc, 0x932e16d0, 0xa5fd7468, 0x8cc94d37, 0x35383c52, 0xfe9f9582, 0x88b0f0aa, + 0xdae178f0, 0x7f74a77c, 0x7cbe2c96, 0x5f1999d7, 0xcccdbdd9, 0x3b970545, 0xf624e172, 0xbb8d70d8, 0x7ef9202f, + 0x8498cd05, 0xf43b2875, 0xfe143c3c, 0x526b9d9a, 0xf8cd547c, 0xb18c4b61, 0x589a8f28, 0x58336404, 0x30125910, + 0x1af56872, 0x8b37d99d, 0x33665240, 0x09c7673c, 0x321c569b, 0x93f8db76, 0xa5757684, 0x59111cf2, 0xa2695b63, + 0x58a94c57, 0x1fb8efd0, 0x64baf7d3, 0x49ea6fad, 0x3b3b1736, 0x1715e569, 0x23be53e7, 0x01193ab6, 0xc1509fb7, + 0xdc5e6976, 0x4f19b51f, 0x378fb1bf, 0x005a003c, 0x1b58ca65, 0x133ee63e, 0x082f3a3a, 0x670ae93d, 0x81b03611, + 0x799be5dc, 0x396a5101, 0x78abc4d8, 0x676c9a87, 0x73a238d5, 0x955e1b0d, 0xf233dd8f, 0x42566edd, 0xa9736ff9, + 0x06ad71f0, 0x81738c95, 0x3afa617b, 0x0fd36343, 0x4b6aef71, 0xe8d70548, 0x6425265d, 0x1ebe9be0, 0x48143a37, + 0x90b3e50d, 0xf3ee7eba, 0x21d39f2f, 0x11e522bc, 0x9e7534cb, 0x5d7b6e03, 0x211b17f3, 0x7ee2de6f, 0xd080bc4a, + 0x2b5e6c17, 0xe669f4b3, 0xe55c97e1, 0xf540f033, 0xe3e44375, 0xf6096eac, 0xb813a9b2, 0xa5893891, 0x5519ddcb, + 0x89561b3d, 0x93917b19, 0x93a1885c, 0xd400d247, 0x6cd98a19, 0x08c93fa4, 0xd622630b, 0x2c788880, 0x42afedad, + 0x65e1ef13, 0x2c49702e, 0x4932353b, 0x990886b9, 0xc4a5be6f, 0x3a8317cf, 0x300b7fc2, 0xa6cbcf80, 0xe47e7eaf, + 0x693bfa1d, 0x41cdc7c3, 0x2953d526, 0x76a6ed41, 0xf0de181e, 0xe8941aa5, 0xed80d26a, 0x3d86fd72, 0x55dd7266, + 0xfbdc6c21, 0xf4b65ba0, 0x01017d6a, 0xa1636397, 0xbf0c1a4f, 0x1c3e1a3f, 0xfecbfcd0, 0x1d59e3b5, 0x18fc50d5, + 0xcb7e0dfb, 0xae129873, 0xf902bad2, 0x1b0aaba5, 0xf52e4c0b, 0x225a4ec3, 0x3074f85b, 0xbe2ea7d6, 0x1951b9b6, + 0xea3110f3, 0x2eac6b7b, 0xebaa7ddf, 0x1e83a370, 0x9fa06661, 0x5f491621, 0xf5ef6d66, 0x19b39184, 0x88263ac5, + 0x4898c9a3, 0x756c9cd3, 0x9dbb9b29, 0xc114bcec, 0x4f0fb58c, 0x1799adf7, 0x6e3357a4, 0x6cf2a18b, 0x3fa432c1, + 0xef9ffeb0, 0x985213f0, 0x701c3437, 0x7ff83daf, 0x6f785eeb, 0x06f2e27b, 0xb22b2865, 0x1b772627, 0x4f75f96e, + 0x0d095142, 0xee8847dc, 0xc7525cb1, 0x07baa6f4, 0x88bf2183, 0x31abba84, 0x69c82b2b, 0xf915cba9, 0x0ae40510, + 0x31beff69, 0x9eb903b9, 0xf60a6bec, 0x092f43be, 0xe06b3c51, 0xa03cbbbb, 0xb83836e7, 0xd81e90c9, 0x976529d1, + 0x3f4c5e5c, 0x29e44d9c, 0x5f550b54, 0x4b04da78, 0xd6959f26, 0x611cdb39, 0x0defa960, 0x76df2e8a, 0x34800bce, + 0x76deb1f6, 0x83729c4f, 0x2cf8288b, 0xcee4d9a1, 0xce8ffd07, 0x8e592a38, 0x482b6298, 0x06d77839, 0x98efde41, + 0x84eac928, 0x3f2d5125, 0x73ced933, 0x306bab2a, 0xb9375363, 0x68b6131a, 0x5528d62a, 0x2849ba36, 0x5063041c, + 0x227948c5, 0x84bb0e94, 0x890efbec, 0x48d20a0a, 0x63087e2c, 0xe6fbf5de, 0x0559de52, 0x9a2ac39f, 0xd1b93148, + 0x5506729f, 0xea7fbc56, 0x6bf3935f, 0xde5ed508, 0x248b4cd9, 0x7691e56a, 0x4e30387e, 0x9c419235, 0x9b8ad7a1, + 0x1bef2279, 0x83792e86, 0x2b06853f, 0x80dda151, 0xd96e4af9, 0x76bcbd6f, 0xb30f3bc2, 0xfb597e32, 0xacfd9754, + 0xc51208b6, 0xb77e0ebb, 0x6807a091, 0x37579f88, 0x6790870e, 0x132c9ad1, 0x176e1d8a, 0xbdfd05a4, 0x8f24692d, + 0x32ceb342, 0x0650b1ae, 0xbb12d1ef, 0x9703673a, 0xef0113b6, 0xa5f2732c, 0xa7654fe7, 0x3abaca7e, 0x7bc0cd88, + 0xd740bc5c, 0x60798b27, 0xb8cdfe20, 0x222add93, 0xf56a5fac, 0x931bf293, 0xb4d23f7f, 0x3b8fc0de, 0x32e63da2, + 0x7cae7b55, 0xadc32376, 0xa8ef7a18, 0x002f13bf, 0x2e11a52d, 0x85fa025f, 0x8c64eb98, 0xcab67e0a, 0x3b6ee090, + 0xb035380c, 0xf5bdca12, 0x3e4967c6, 0x44077bc5, 0x495a0c8f, 0xb6c2d0f9, 0x2addb277, 0xb6f395e5, 0x6b973856, + 0x56687a69, 0x69d36e7d, 0xe8fba37c, 0x71336dee, 0x3f0be4da, 0x17098368, 0xdd75fb3d, 0x49ac3b30, 0x9acb4f3e, + 0x87db3137, 0x92da0e99, 0xfafeadb9, 0x73e10c0d, 0x914aa071, 0x29d6935b, 0x95edc43b, 0xd5d89a52, 0x2cfb25f6, + 0x52b78f2e, 0x37b522f6, 0xd07ba7e2, 0xe711f7c6, 0xcd083b9c, 0xddd8ebc9, 0x9bcb1828, 0xb13f1efa, 0xde04a7fb, + 0x7a3a6c96, 0x0e65df94, 0xe2f0e546, 0xb8f0fdf8, 0x80e296ba, 0x787c2c57, 0x17b6b940, 0x7928b2c8, 0xe20878e7, + 0x590a4c1b, 0xab615726, 0xbcf3e242, 0x1d6a45c3, 0x998aefd7, 0x02724527, 0xa33cc67a, 0x6da75a50, 0xd85b4cd8, + 0xb3d0ee32, 0x43c40685, 0x09568439, 0x07ff7758, 0x4ab8002d, 0x8c06d8be, 0x05b4e7bf, 0x15a73730, 0x216d3210, + 0xfb0736e9, 0x40f78fe3, 0xd579ebb4, 0x05166e86, 0x2f7c7aff, 0xe2b6e93c, 0xa3e692ef, 0xad9c0254, 0x1ee274e2, + 0x0a74abf2, 0x50480aad, 0x354a8d9c, 0x62087f3f, 0xa7544e24, 0x854bc5bd, 0x33f65ff6, 0x8596b27f, 0x9f13f241, + 0x733a86db, 0xd93418fd, 0x184f6806, 0xa07ea7bc, 0xcb5cba00, 0x8e356e08, 0x43ea360c, 0x9db6424e, 0xb371ddf0, + 0xdfdf087e, 0xf404c00b, 0xa8c861b0, 0x39804357, 0x012fff3a, 0x27b7b86a, 0x6c60be13, 0xda41a36d, 0x5385bb8b, + 0x31a738f7, 0xbb79f3c7, 0xe812dc45, 0xfb5d8384, 0xea82b181, 0xe4c094f0, 0xd2dcbdb8, 0x7e411251, 0xec11e1e2, + 0x2795b2ca, 0x2175ce78, 0x516e0d1b, 0x2554014b, 0xd5661b18, 0x03f7be73, 0x85d23f39, 0x425178b3, 0x8333f2c8, + 0x1902b18e, 0x58559c7a, 0xd2b504e8, 0xc4bc9bbb, 0x5bb557ed, 0x77eb8fac, 0xb6abcc08, 0x1d4e492a, 0x05ed3273, + 0xff20cb88, 0xfac2b943, 0xbe4da553, 0x1d0f0ee3, 0x5a806db5, 0x8ca2018f, 0xf757eb8f, 0x8937a24c, 0x6ee6058c, + 0x3bab9e1b, 0x16f98a99, 0x4cf32686, 0x5bb967c8, 0xf41362ce, 0x8abeef89, 0x76584a18, 0xb3657acd, 0x1a4d2e99, + 0x783ae952, 0x5a652d96, 0x9ed1d54f, 0xdbe05056, 0x91d637df, 0x1e709405, 0x8bf1821e, 0x32ba0507, 0x2605066a, + 0x4d6caabb, 0x2a3eae73, 0xf394c096, 0x14ef7d9a, 0x2474c2a8, 0xd8ece489, 0xcf59ebb3, 0x19253ae4, 0xceafe5c8, + 0xb3a39dff, 0xdbba364d, 0xeae5a741, 0xb6aacedf, 0x91fa50f8, 0xecde8bd2, 0x08515c77, 0xb7c1a386, 0xa59c9076, + 0x255f125a, 0xc6d1eafd, 0x458835c0, 0x82be67e7, 0x91a9c0e6, 0x5d1517a8, 0x1b344ce1, 0x9b1f5af2, 0x748c6c2a, + 0xcd984d4d, 0xd5285d75, 0x0fdd1aab, 0x2cae78a8, 0x794926cf, 0xb51cafe8, 0xf6adf5b9, 0x1e29d786, 0xefa7393d, + 0x62797650, 0x140bc3a8, 0xc14d8b22, 0xdeeb91e6, 0x3d2f535d, 0x806071c8, 0xb2971bb1, 0x2348db43, 0xd9cbfb68, + 0xc7f21ade, 0xeca85669, 0x5442210e, 0x4d895466, 0x8984e5e9, 0x6abae8a8, 0x4d606469, 0x9c635cab, 0x7137fa1d, + 0x761a85ca, 0xca4ecc76, 0xd3792549, 0x15899c6a, 0x66629d05, 0x396a7674, 0x32b5a077, 0xf78d6f1c, 0xf08c1ae9, + 0xc47be818, 0xb6395611, 0xf17d4b0f, 0xfb4841f1, 0xd8fc64d6, 0x9c8b017b, 0xc8ac2dc1, 0x3e04e1b6, 0xae9f1c98, + 0x16127ddb, 0xa1881f3c, 0xfd4fad12, 0x7d240c51, 0x90667f6b, 0x11157607, 0x655ae37e, 0x38f2722c, 0x4e4d9b41, + 0x91da232b, 0xe5205088, 0x180bc749, 0xb92f0bcc, 0xe74a6723, 0xee29010e, 0xbcb956da, 0x57b430d3, 0xf1b77b5f, + 0x37a3f3f1, 0x13995ad0, 0x21194ea5, 0x7ab865c8, 0x0eb9ad68, 0x09c6abe1, 0x00da1167, 0x08533056, 0x56782a39, + 0x10cdab28, 0x2f732daa, 0xdb886b90, 0x6f1f4b4f, 0xae6de7db, 0x2da73e49, 0x99e60c53, 0xa45db01b, 0xc8e69b86, + 0x149d94cb, 0x8827f013, 0x680ea4d2, 0x8bbb79e5, 0x870af3a9, 0xeccc890f, 0xb7b78148, 0xb0fc5f33, 0x4d60c801, + 0x7e419a80, 0x8244ad79, 0x2ce3f06f, 0xc66e245c, 0x38b21be4, 0x2d1602d1, 0xfa7e6f0b, 0xad315166, 0x0e25ee9a, + 0xd4fce668, 0x202ecb3f, 0x138022d7, 0xe44747ab, 0x8da49e16, 0x16cb0bf3, 0x0eccca08, 0xd74accdf, 0x8b6854b5, + 0x7ec862ed, 0x03b6ee3e, 0x57257752, 0x9559caab, 0x33caa385, 0x83a39831, 0x66cd9618, 0xdc5f8f6c, 0x49ed8470, + 0x1df74d37, 0xc434a2ab, 0x3290b6db, 0xad9919da, 0x729c7245, 0x77765f49, 0xc47b9e7d, 0x4dfaabd7, 0x9bb91fe5, + 0xcf5ba64d, 0xbe9addec, 0x3d624760, 0xc6d3504c, 0xf42f14b2, 0x7fbf9512, 0x98a1c306, 0xd988ca41, 0x79ba186d, + 0x019e5a7c, 0xaba9787e, 0x02d7d4c7, 0xcc25090c, 0x2af84bbe, 0xfa9f39a5, 0x1a57a8fd, 0x2c402bde, 0x44f3ba3d, + 0x7d7fb92b, 0x4720dc7b, 0xa4cb4724, 0x4f41eb40, 0x2f9d79cd, 0xc9cb1d81, 0xa9a5df34, 0x834d54e1, 0x87a0f7b5, + 0x73c60cd4, 0x64bb685b, 0x38248bd4, 0xe810ed27, 0xac9b512a, 0x77ca7e1d, 0x97f2a834, 0xc6514429, 0x4da0c055, + 0xd7bf5a3a, 0x1db5d7e2, 0xd6e7e790, 0xc63fbf3f, 0x37bcfd99, 0x02d23eec, 0xa459e9e7, 0x6c109a1b, 0xfea88e31, + 0x1ef1a6a5, 0xfbbfb8f4, 0xe10947e2, 0x197018a0, 0x64c3837b, 0x242d5c38, 0x8e8f47d2, 0x879aa2b4, 0x4af67c03, + 0x9219bb95, 0xa78020ed, 0x27c6c5db, 0x6119922a, 0xdd312baf, 0x5ea63b1f, 0xd7d3b3dd, 0x33ceae59, 0x53b25e4c, + 0xdb456e93, 0xf2008ef2, 0x37438ed8, 0x20606446, 0x51ee38b4, 0xc593a2c0, 0xc16aabe7, 0x96a45052, 0x29bf4e62, + 0xd30af4d7, 0xf9322474, 0x1dceeaad, 0x5372d52b, 0xb8e89541, 0x644488e1, 0xfb1f5f55, 0x1adf1469, 0x21680c7b, + 0x2cf87deb, 0xc4349be5, 0x6c972263, 0x196edc18, 0xeb405470, 0x2d7a622b, 0x1628439d, 0xad54e1b5, 0x12c179ec, + 0x315ed7a8, 0xb2a7d0e8, 0x1a85e0fa, 0xcf7d2be2, 0x7dfc97ae, 0x5469c207, 0x8156c575, 0xee703047, 0x2fac726a, + 0x9332a6bf, 0x821e7674, 0x09655d67, 0x25bdc382, 0xcf5d0fd9, 0xa4c199e3, 0xb554d2d2, 0x2fc72e14, 0x0f92f112, + 0x86706d47, 0x92e8e7c8, 0x0407b8b5, 0xc4056bd5, 0x790f60a2, 0x0e0f6cab, 0x013e021c, 0x22e41af2, 0x44f898c4, + 0x23c15142, 0xcbd9ccf5, 0xcd4bec62, 0x665f00ca, 0x25772211, 0x1f6fe27d, 0xa4839d3d, 0x5bb170e5, 0x8bbeb259, + 0xa831b778, 0xbaafb06f, 0x692dc4a1, 0xef192205, 0xc1c9089f, 0xcc2d57d4, 0x38e31207, 0x313be862, 0x88c18ad2, + 0x87f94ac9, 0x154ca05b, 0xe959abf9, 0x7b94f6f6, 0x344cdaaa, 0x6ded9655, 0x1c758ef4, 0x36fb3ae2, 0xa0142d63, + 0x8104482d, 0xebf6baf4, 0x0f6330c1, 0x196155cb, 0xbbb28e68, 0x16d3cd3b, 0xd9d82aca, 0x3b076173, 0x192a4490, + 0xfc37f251, 0x8b4d7f9e, 0x3e5514d0, 0x196339cd, 0xeaf1256d, 0xd2d4019e, 0xbb3126b5, 0xf50f0252, 0xdf4e82d9, + 0xf7b00e0e, 0x006f6142, 0x0ed3bcf0, 0x5e0d497a, 0x6048670e, 0x100b8738, 0x4dda1319, 0xe34175e2, 0x2a767d0f, + 0x5faa51b9, 0x8914834a, 0xc3c0639d, 0xd5e1ffd0, 0x140e4f9a, 0x2d312a2a, 0x908fa30e, 0xa4e27133, 0x17a6baf2, + 0xa77d9cb0, 0x2b4a9a20, 0x51a3cccb, 0x87c93ed6, 0x9ff4d17c, 0x056426c1, 0x22011528, 0x3f50bbce, 0x7f5045db, + 0xe3672999, 0xc4d9c531, 0x9debfbf9, 0x4fc44a79, 0x9ab7a3d0, 0x0b806897, 0x00719f07, 0x83bf5280, 0x01a5bc1c, + 0x3993b1b5, 0x6f0129e4, 0x9699def4, 0xc710a074, 0xd36afd38, 0x0471014a, 0xffeba325, 0x005e4796, 0x1b3f0ddd, + 0x32959c82, 0xe1e91f7c, 0xce229da7, 0x2312dc7c, 0x02b2b6a0, 0x55406557, 0x89afd991, 0xa53fdacc, 0x23edf5e4, + 0x59d66b6d, 0xf9ea160a, 0x4b8e1f5d, 0x821494b6, 0x607d4110, 0x89922229, 0xe16e1a6b, 0x4272376c, 0xf19e65fd, + 0x8a625faa, 0x456420ed, 0x7054896a, 0x6b5f8ddf, 0xe1755e6e, 0xe129ef10, 0x2f24971f, 0x0c21d01a, 0xb517726f, + 0xfa6ea29a, 0x4aca7c0d, 0xa2d4c195, 0x8642dec3, 0x5b0f9673, 0x552f7491, 0xe0d912b8, 0x57b4a5b2, 0xb5c0ccf2, + 0xf0a67926, 0x3d35e01c, 0xb8fbb5de, 0xd3549e8c, 0x3140b405, 0x4a316468, 0x6e4b324f, 0x09adf9c7, 0x53c54106, + 0x1b09d30e, 0x261b64dc, 0x9a0873d1, 0xe34bbac3, 0x78a14f2a, 0xcaf44a51, 0x215f2b01, 0x53d668ca, 0xc28cfb4d, + 0xc0bf6052, 0xa13d6f91, 0xa6dce907, 0x50a0161d, 0xc7abfb7f, 0x10a8b707, 0xa2bdcd70, 0x59972a20, 0xda9b7154, + 0xfa8776d3, 0x35fd3c5a, 0x55c2487e, 0x3ba0c710, 0xf01c0a1b, 0x236899d5, 0x5c6a2385, 0x2f3942c2, 0xb32fb832, + 0xc650d109, 0xc803efef, 0x3f67abbd, 0xeb315521, 0x3d928e1d, 0x32408fbf, 0x12694ba1, 0x08488681, 0xed9f030c, + 0x69d054ab, 0x2e3fb8bc, 0xa30a08b0, 0xde4e6c36, 0xb3c23254, 0x2522e634, 0xfcb832e9, 0xabbb329c, 0xa272ef10, + 0xf9946281, 0xb879a221, 0x38e8e074, 0x4cce9121, 0x40bad68e, 0x6ecc4ebe, 0x27b4ba6d, 0x263bd2fb, 0x8e4050a4, + 0xd739148c, 0xc2d558a1, 0x3ab8b3cf, 0x069f64ec, 0x8600ea64, 0x2eea0e93, 0x436b39a6, 0xb055db53, 0xc5dccc80, + 0x2efeeab4, 0x90fbf46a, 0x3a9016b3, 0xab24758c, 0x92d235af, 0xf05717ba, 0xe0c94268, 0x1a70fa1e, 0x77bd28b5, + 0xa66d3ee7, 0xd2d3181f, 0xa0d6ce92, 0xa4da706d, 0x93dac4ed, 0x47b0f2f6, 0x49044098, 0xd68b7ea1, 0x94bfb042, + 0xcf909743, 0xf678f9e9, 0xb8723ad2, 0x0234c7e0, 0x061ee8a7, 0x9ca5baf1, 0xb6c75c5a, 0xbe627d60, 0x5a451fe9, + 0x1d975a0e, 0x738fe3c3, 0xabed2b9d, 0x3cd6a5dd, 0x746f3ef6, 0x3295a5ea, 0x4c5ff702, 0x2d45c719, 0x1b6768ec, + 0x5c389fc0, 0x13585491, 0x3123fd9d, 0xc75e2cb9, 0xdb74ad62, 0xf4740151, 0x297bc6a1, 0x28c69e0c, 0x48faa2da, + 0x51a0bfef, 0x73a439e3, 0x1608dcf4, 0x64ed076e, 0xda63e744, 0x38601244, 0x1eb74f27, 0xc04e510a, 0x810639b4, + 0x96760007, 0x24274e92, 0x636bcf7e, 0x773d1093, 0x48fa9931, 0xbd3002b0, 0xa95b24fd, 0xa521c8d6, 0x42d65d42, + 0xd2bd0621, 0x40230882, 0x116c308e, 0x68c06da2, 0x689f8d14, 0x499a6086, 0x3b80c232, 0xe4a50543, 0x50b409e3, + 0xfde8eca9, 0x1b502b6b, 0x1a3d9ba1, 0x54256ea1, 0x7fb17bde, 0xc56ba75a, 0x581820be, 0xa03e7154, 0x30b82f6f, + 0x82a32900, 0x398a5570, 0xb4595954, 0xed6a80a3, 0x83402279, 0x3fce404e, 0xad16f488, 0x4ba612bd, 0x471593b5, + 0x46cd6abb, 0xa413497f, 0x23c30921, 0xedb6c2cd, 0x2a4a8eef, 0xc558bb31, 0x142e8647, 0xcdce1ed5, 0xc6717293, + 0x3cb038d7, 0xc2003005, 0xc9e18a53, 0x2d4746ad, 0xd06425f1, 0xafe5ce3a, 0x63331c4a, 0xff5bbb2c, 0x916a9e24, + 0xc17721c7, 0x6acae241, 0xf5d9ac03, 0x244dd52f, 0x97d430dc, 0x7aead5d5, 0x85b16bef, 0x536de7ad, 0x091e6b40, + 0xd7551516, 0x3639898b, 0x2f51bfaa, 0xfd7964c9, 0xff1f2b69, 0xef1d918f, 0x98b88ba2, 0x2a9c0ef8, 0xca99a18f, + 0xd4eb8f61, 0xf0148e9b, 0x3820afdb, 0x803b6167, 0x462a2457, 0x639931d7, 0x68b5c9b4, 0x35e3e176, 0xd353b3c5, + 0xd9d55fee, 0xdc70a27a, 0x984562bf, 0x3e48e4ab, 0x5ef3f343, 0xba3b0210, 0xe1940283, 0xdef658a4, 0x8b4af119, + 0x8703208e, 0xdefc1526, 0xd2703110, 0x828752b2, 0x7f49ca8d, 0xa33e4172, 0x3026342d, 0x5e54b4e1, 0xb9afc156, + 0xca0ce41c, 0x6e54064c, 0x5e49dcf5, 0x27d0e7a6, 0xf45a54e4, 0xfa47fd9b, 0x0cf65a97, 0x7c44789d, 0xf7605988, + 0xafb423d6, 0x7cdf544b, 0xd4fb4cb7, 0x7f361f64, 0x9afcb751, 0xb7acbf45, 0x647daecb, 0x4aa41b27, 0xd273b545, + 0x2d90df1d, 0x6c473985, 0xd42ff61f, 0xdf10d132, 0xb35c2694, 0x25c25fb7, 0x2e549abf, 0xb1a2e042, 0xe2f96e3b, + 0x4377afe3, 0x31875efd, 0xcc25baa2, 0x2be18335, 0xf707d88f, 0x86769d1f, 0x98caeec0, 0x1775d63f, 0xc9746acd, + 0xb5539047, 0x96975297, 0x1187965c, 0x8a9669a0, 0x15721435, 0xeade31a4, 0x62247d09, 0xe9b9ea9e, 0x76ba1604, + 0x5a4db9a2, 0x7abff405, 0x6a7e2fce, 0x860a4187, 0x8f4f7e67, 0xe1f5a1e4, 0xd8ff03b1, 0xb3b595a6, 0x7e28aa14, + 0xf6cc54ba, 0xe846b19e, 0x6f41a9fa, 0x058fd3da, 0xd875fc5f, 0xd66b9d33, 0xbc79221e, 0x360fb08f, 0xa17cc1f8, + 0x2848eb2b, 0x450dd55e, 0x44de7dc1, 0x56384270, 0x6a90c49f, 0x2af87a05, 0xbf3d2f13, 0x54ba0e45, 0xa992709c, + 0x4bb44926, 0xd1d2b1a3, 0xa87b8354, 0xe62da2ba, 0xda7c341d, 0x0474d3e9, 0xab7a2e7d, 0x267f16b3, 0x146a2600, + 0x236dea87, 0x8e83aea1, 0x5fd53faf, 0xf2882558, 0xabae30b9, 0x3c937351, 0xad1822b9, 0xb80feae2, 0x4b8b6531, + 0xfdf3982a, 0xef2a079f, 0x52f9cf6b, 0xbdbf8270, 0x1b4a7165, 0x53f6ff31, 0xdd6eb3f9, 0x848acaf1, 0x3fc54ad0, + 0xaee9f712, 0xbef4bc01, 0x3e7a977a, 0x4c0d85b1, 0xa878b7ce, 0x7f37f348, 0x5d90fe99, 0x7dffc250, 0xecccc293, + 0x7df59457, 0x7523daad, 0xc630ff83, 0x850716c2, 0x6a25ad6e, 0xc8b26231, 0x66008563, 0x97109dcd, 0x7f5253a5, + 0x870180d7, 0xdafab174, 0xb2b161e8, 0x6ffdcd75, 0xc063a7ef, 0x4ecbec98, 0xcf563bca, 0x40ce56eb, 0xba0a6755, + 0x514bfe4a, 0x18fcb2d7, 0x7eccefd2, 0x278a6a88, 0x90984bde, 0x0c3f1ec7, 0xc3575fd9, 0x6d3f3e37, 0x3d1e30fd, + 0xb9a5bcdf, 0x0c7b65ca, 0x560b21f6, 0xf6391631, 0x4da54acc, 0x688db594, 0xa76c59d3, 0x7c89900c, 0x6ecb9cef, + 0xdca99897, 0x4ab42b33, 0xd67c7870, 0x8a17e6d7, 0x304ab333, 0x4faa9c53, 0x4a4f0520, 0x9f4eac27, 0xc85b89ce, + 0xeb4b60cf, 0xed5a65c8, 0x4001f821, 0xd8fb4403, 0xff3bdfca, 0xbf87e4f3, 0xc3b778a5, 0x2d69d708, 0x09f31816, + 0x3872a09c, 0x307e1241, 0xa0129401, 0xea8a6070, 0x4e0f09d1, 0x74987602, 0x349da1a4, 0x5ddd4487, 0x11b8245b, + 0xd4f343fe, 0x5c214715, 0xcb626aba, 0xed4d8ef9, 0x87e7e66b, 0x88938250, 0x7d5016b4, 0xd721c8d4, 0xfb1139bd, + 0xc197ab0a, 0xe365cdf2, 0xdcdbde8a, 0x5762f420, 0x46792c15, 0x473d748a, 0xe99353d2, 0x7698e811, 0xfdd8a2bc, + 0xa116c56d, 0x4e761b94, 0x5c56ecc1, 0xedf28f57, 0xbdbf5309, 0x7a53f880, 0xf8d9feb7, 0x085cea9d, 0x70385ff2, + 0x590b6e7f, 0xfab4a5b4, 0x52319069, 0x7e0ff0c4, 0x30f72626, 0xd2db8da0, 0xc6f56582, 0xc869a032, 0x454b1b73, + 0x54437068, 0x11575c31, 0x08e7adf4, 0x484784b0, 0x0b381682, 0x9ed52366, 0xc43ff5cd, 0x575ccf85, 0xb2aa83a7, + 0xb26bf648, 0xc2b4ea33, 0xc42dbe77, 0xe545b92c, 0xd4757fc5, 0x3bb06c64, 0xceea5a9c, 0x74f5546b, 0x2b4372f6, + 0x373f722b, 0x12286f53, 0x5a594037, 0x4e7e4bb7, 0x923c0b6a, 0xb7a07aa7, 0x40a952d9, 0xa8950833, 0xfdff5b61, + 0x2f93286c, 0x7648fdae, 0x6f9d41b1, 0x6dc7b165, 0x2f4a8fe1, 0xb054a9f1, 0x15b7ffe7, 0x40985615, 0x87d94bc0, + 0x292ae9c3, 0xdb34337f, 0x0e9bd716, 0x1a79b4b8, 0xa039b216, 0xf8612bb4, 0x2a15b1ef, 0x25e8b145, 0xb9c8bbde, + 0xd5603b6d, 0xe463a81b, 0xfdfb98cf, 0xafc83134, 0xb64d8b21, 0x8388a999, 0x37385284, 0xd19d43bd, 0xea760dcf, + 0x8cd87e56, 0x26fd086a, 0x88bcb919, 0x5e738212, 0x9a35a69d, 0xcdcfe2a4, 0x762462c9, 0x6bb9c852, 0xb43f3d3f, + 0x163db818, 0x0e564257, 0xf860564e, 0x5689892d, 0xe4d8ca29, 0x75ab0d3f, 0xdd6046b5, 0xd698efc8, 0x1b008941, + 0x47d5970a, 0x113ec4d0, 0xa694ef5a, 0xfef42ee8, 0x0118335c, 0xe9d18d24, 0x263dc355, 0x64bbf20a, 0x46962280, + 0xe7af9463, 0x3e7c3ad8, 0x6b54293e, 0x9dc089b9, 0xb6b0cc32, 0x19ee69f1, 0x213e0355, 0xe80f8128, 0x26e50bd1, + 0xf0f72d53, 0x617e1f99, 0x911c31a5, 0xfa2ea96a, 0x8c1c7c8f, 0x0c7e9e6c, 0x010517d0, 0x4172e2e1, 0x20e64682, + 0x1160d97a, 0x8419085c, 0xc877f1ae, 0xd400f0ac, 0xf825c45d, 0x7b0cf947, 0x701aa867, 0x1dbb0d16, 0x37bfbb82, + 0x09d31d6e, 0xa342d2bf, 0x0c34b56f, 0x4ea0f215, 0x6949a4e7, 0xf0ad2c09, 0xaefc6f7c, 0x4f31b9dd, 0xf2a8c93e, + 0x2bb48b90, 0xf830a900, 0x98a890e1, 0x7ac157b0, 0x01e6faaa, 0x5b36bbe5, 0x355aa8e9, 0x9e5f5325, 0xf092d2b6, + 0x5adb9bde, 0xb181bf97, 0xf088b2c8, 0xc58c1678, 0x3f7811e0, 0xc5eda416, 0x77ee5a4d, 0x91e5fc02, 0x9d6c6a10, + 0x30f7ec5c, 0x1fa35ad6, 0x210e86a1, 0x5bc25609, 0xb0db4764, 0xbde9fb69, 0x536e8d76, 0x841b3041, 0xee712d1e, + 0x62da165f, 0x5a3329cd, 0x082de74b, 0x4227a3c1, 0xa8d85bbe, 0x8c31903b, 0x0a5beaae, 0x14f8e0b6, 0x9c8cd58b, + 0xe2e056f5, 0x84e6c207, 0x02a1dcc6, 0x82d3e809, 0x5d7e8657, 0x37ab9446, 0x7a6ce514, 0xd6668534, 0x28cebfcd, + 0x3642a5e3, 0xf63b5428, 0x26754a25, 0x61cc5fd0, 0x421d7cc4, 0xc57019a7, 0x57d9da93, 0xc6629af5, 0x87db90d9, + 0x4315184f, 0x0bc1ad50, 0x99120b29, 0xffc8ae7e, 0xdab66a04, 0x6c0f0b40, 0xa4523c2e, 0x786b4233, 0x3777cb58, + 0x53111615, 0x21e7dd3a, 0x23de424e, 0x4f31716a, 0x07ccb4d7, 0x5d6d6893, 0x5ba30fe9, 0xdcc884ed, 0xd665ae53, + 0xcb319b16, 0x112a7228, 0xa030f66c, 0x4b13cab9, 0xa3f8f4e1, 0x5ac7a288, 0xb446667a, 0x47d7b113, 0x7193f3c5, + 0x6d20660d, 0x08d8acc4, 0x69620864, 0x80af5b0b, 0xfa352c56, 0x8c7080c9, 0x2f5f0aca, 0x5d3b3582, 0x5c08f0ba, + 0xb68ce9ea, 0x1efb4400, 0x7c1d4297, 0x4657bf0f, 0x081a4f86, 0xf22cb77f, 0x30fc7a2f, 0xabd873db, 0x9f1d4169, + 0xbfc094b0, 0x92d5d700, 0x688e98b9, 0xa1829159, 0xd7a4cbb4, 0x18889f9f, 0xc56e8919, 0xc12e8230, 0xde60530b, + 0x893e4ef0, 0x9cad5212, 0x0afb8e86, 0x16ac3c94, 0xc078bc44, 0x6ad70db3, 0xe421d888, 0x42d88ed6, 0xf99b1c2f, + 0x9a90c03b, 0xb5176ab5, 0x3ced652c, 0x1e39e419, 0xdfd643a1, 0x74e88efa, 0xd574c540, 0xd00ddf3a, 0xca748c8d, + 0xfc46e562, 0x9cafda9a, 0x57575fa8, 0x15a62916, 0x15dfa020, 0x83805f44, 0xd1a1fb8c, 0x2f2ca38f, 0x0bd63015, + 0xffbc5cab, 0xd0dc470b, 0x8bacb7fd, 0xb8bf2fc4, 0xafbd78be, 0xfca779f4, 0xba450152, 0x7f6c3d77, 0x3df1ddf5, + 0xd399ea0c, 0xfb2269ac, 0x20236dd7, 0xd981430f, 0x2c652dd5, 0xba5f8f17, 0xd682f0a3, 0x1cc116b7, 0x11f6feb6, + 0x61a8e159, 0x07659b1e, 0x3e220bca, 0x59651227, 0xf095147a, 0x990ec38a, 0x78ae6d24, 0xee51dc12, 0x966aff6e, + 0x9a5b43d5, 0x9cd9bcb4, 0xd945a4fe, 0xd47cd702, 0x5113ceef, 0xacab0e89, 0x22c02938, 0x897c4b62, 0x28345319, + 0x6bab6aac, 0x6d22b6ea, 0x72ef3d12, 0xa539c7cd, 0x073f56d1, 0x17553354, 0x1c919b00, 0x0bce3d2f, 0x597de286, + 0xed2bbe9c, 0x55b55767, 0x286ca9d0, 0x03473a32, 0xadddde9d, 0xcfa78f03, 0x530d41af, 0xced38d67, 0x0950805b, + 0xb6cd4abc, 0x1a4eae92, 0x6aee35a1, 0x6f4875c2, 0x37505b13, 0xc5fd0730, 0xf2f2620e, 0xddcf20b8, 0xa1ea8963, + 0xd64cf237, 0x30cd7208, 0xd878a382, 0x80d1965e, 0xb2611ae6, 0xfd23c0fb, 0x23567767, 0xe5b32d29, 0x40b81e19, + 0x679d90f5, 0x78599450, 0xe6dc551c, 0x2e07790b, 0x7afd21f6, 0xf8e14ce7, 0xe518c31b, 0xcadbc91b, 0x90008624, + 0xab27ed3d, 0xf72a4cdc, 0x9b01b117, 0xf796040c, 0x7b47531d, 0xb21382fe, 0x745e5597, 0x9521f5e8, 0xaedcb343, + 0xa6df2bab, 0x845c44d3, 0x437d95b5, 0x3845e228, 0xf222791c, 0xf6a45d60, 0x1bf9873d, 0x4133754d, 0x58098c9d, + 0x146de665, 0xa4412cec, 0xbadb6b0e, 0x69ccb9f0, 0x112b234c, 0xcd07b3e5, 0xfc0100df, 0xaeb6b9be, 0x924d5894, + 0xfe2356f8, 0xef75ecf5, 0xabcda36b, 0xdf6e771c, 0xbff965b1, 0x3710dd8a, 0x569760cb, 0x6bb462d8, 0x44326bd1, + 0x8c199d85, 0x2221e070, 0x608260ea, 0xc6f0b57d, 0x9afdc39f, 0xd32a5910, 0x03c3a692, 0x15992cb1, 0x3d5f352f, + 0x8d71153e, 0xa17dde1d, 0x110a0fc3, 0x87feed83, 0xe2c7fc4e, 0xef04d134, 0xa747962f, 0x150a07da, 0x7006bb32, + 0xa16e32fc, 0x58f886f5, 0x96ce2226, 0xbfd2eced, 0xd14c9bd5, 0xae9fd2a7, 0x25315289, 0x48187d5a, 0x7c460389, + 0x9e6c639c, 0x43550dc3, 0xea903075, 0x32f1fa2b, 0xfd03a65a, 0x9772ca1a, 0x9b74603f, 0xe5fc8fdd, 0x8be5895e, + 0x9db18da8, 0x16daec5b, 0xe88716e3, 0x4f5e238a, 0xcfb26e43, 0x2b83348b, 0x736dfc91, 0x926cafa0, 0xdc7b109f, + 0xf1fdf34c, 0x9addd4a9, 0xef7f27b0, 0x57e32c6a, 0x19d9c3a4, 0x735afeca, 0x6012a257, 0x684b6ce6, 0x3c3ec098, + 0x40d6a8e1, 0xb392d4eb, 0xd2c04b44, 0x506bb27e, 0x7c2fe1cb, 0xe8631ec1, 0x1dc0e5ba, 0x04ef849c, 0xcdfdf997, + 0x9be4628f, 0xeaadc8f1, 0x73949339, 0x7a567d10, 0xba9a412c, 0xe0368871, 0xf6e08634, 0x530392d7, 0x42dbb7f4, + 0xc971147f, 0x9e338ed3, 0x4d7480c4, 0xe7ec7367, 0xccf0aac2, 0xdb0f9380, 0xd747944c, 0x57fd54a6, 0x76d1e2ed, + 0xefde9fbe, 0x54462f6e, 0x766c8af3, 0x8cea273c, 0xab264795, 0x12bedab7, 0x1b7779cf, 0x7ceaece0, 0x91974f92, + 0x131afaf6, 0xd4991936, 0x9320abb6, 0xf61999b7, 0x9802d187, 0xef746efc, 0x4a7e2746, 0x72a2abb3, 0x248a5089, + 0xbb319182, 0x4fcd4ebf, 0x78f68590, 0xc1b38a75, 0x8a381331, 0xf60be229, 0x4a5ef23b, 0xcaaa4492, 0x46315a33, + 0x0a2dcdcc, 0xc8a23ecf, 0xe7a6b4ad, 0x1dca19bb, 0x89aa408f, 0x70590ec9, 0x816d6c86, 0x215dbec9, 0xd3d5d9de, + 0x6e50ac12, 0xd4e34f1f, 0xc7a9115c, 0x2b50395e, 0xe963d3ef, 0xc4daa46a, 0x011eae91, 0xf3081650, 0xc0ad3543, + 0xc4011931, 0xc386f39b, 0x5ccfecb2, 0x9c999f2f, 0x7d6cf3ce, 0x6c154b29, 0x190b162b, 0xbf7a105b, 0x6370528a, + 0x9776990f, 0xc589fb0b, 0x6d141f15, 0xd9316a90, 0x01406769, 0x3d2f0081, 0x9705f50f, 0x674098bd, 0x389c47e8, + 0x9b1aeb25, 0xe80d013e, 0xee15f561, 0xb4fd064a, 0x174639c7, 0xaf4822fc, 0x89146afe, 0x4f4e4cdf, 0x8259686d, + 0x2ffc8075, 0x1741e1e8, 0x48e1d767, 0xa82ec051, 0x1c55ac52, 0x06cedb62, 0x49a6b794, 0x53daa5e9, 0x6ee45dc0, + 0xad4f250b, 0x0d97cc3f, 0xa6350ad4, 0x0d28d9ca, 0x7d06ce58, 0x90e7ac58, 0xea1587ab, 0xe9302747, 0x6a87338c, + 0x8471f15b, 0xf2c076b3, 0x00408917, 0x8b6a0567, 0x293786eb, 0xfefa69bb, 0xfef8da6e, 0x3eeb9256, 0x89029602, + 0xc7dc3755, 0xadac37fa, 0x5290b42f, 0xb4e33933, 0xdae66028, 0x9fa02ecd, 0xdc5d1da2, 0x714c1947, 0x8f1844df, + 0xa4c5ae7b, 0xc62e2eae, 0x657cc94e, 0xd84efc3a, 0xfe108ad0, 0x18d852be, 0x49ca4aa0, 0x247425d0, 0x6016032d, + 0x77b4ed03, 0x4d9d2423, 0x3fdba998, 0x5ddd83f7, 0x2c942ae0, 0x77572c61, 0x622a4f35, 0xc87abfd4, 0x086906f7, + 0xf2991d04, 0x3ee908de, 0xf756de29, 0x61556b68, 0x749764a8, 0x3c89add3, 0x5ed14f2e, 0xda67eb5a, 0x18092c8e, + 0x130ea63c, 0xeafe237f, 0x8a495013, 0xe7b84080, 0x2d80f977, 0xca906ae3, 0x0a16ed94, 0x7880185d, 0x26735962, + 0xff618ab7, 0x1eb3662a, 0x5211d1f6, 0x05dd3dfb, 0xb710633a, 0xce6b9143, 0x822b6d25, 0x08d80f9d, 0x15917de2, + 0xa6ef5dc9, 0x7b3d4848, 0xb61f020d, 0x1c6fd59a, 0x4d104dbe, 0xfc1cf013, 0x307b5c00, 0xe5a4b31b, 0xab90996f, + 0x16d6a4b2, 0x05df1dde, 0x4f0fd391, 0xc396a1f8, 0x83022c90, 0x8e07a504, 0x125b789d, 0x81882160, 0x17175237, + 0xd932192d, 0x9baed554, 0x1a6ada4d, 0xbf9f5d84, 0x5ce63c2e, 0x2a92b682, 0xbd7671a1, 0x035f1bb4, 0xfae8a41f, + 0x154fb4b8, 0xbb959186, 0x5fbcb30c, 0x5cd5c026, 0x735221bb, 0xbf5bc720, 0x07b92e68, 0x1a27f54c, 0x44db5476, + 0x086ef038, 0xa25920da, 0xd45d3ca0, 0xb027978a, 0xc85b60c4, 0xf67183b0, 0x2d5ad416, 0x53652445, 0x88cc4f12, + 0xd4824d6d, 0xfd865b51, 0x6ab9cdff, 0xc4f0a8dd, 0xb4b41f88, 0x7fcf12e1, 0x6b48e063, 0x26fb1a78, 0x7834becd, + 0x82925fb1, 0xd9778172, 0xde6b967d, 0xf5851d67, 0x52bf171d, 0x180c8096, 0x1b0df0f0, 0x91a4e4a7, 0x8605f503, + 0x93e4ef8d, 0x98bbe25b, 0xa496e1cf, 0xa29aad0e, 0x406a47bf, 0xb9678bcd, 0x5c66e239, 0x5e7a2e10, 0x7f157fd6, + 0x354c7a1c, 0x66018a9b, 0x12b6760c, 0x7b017eea, 0xfe81957e, 0x344fea21, 0x0ab56755, 0x59215a23, 0x9f92663b, + 0xf057833a, 0x6cb95549, 0x968876a4, 0x8ee2894b, 0x52f6b4b3, 0xdf0867ab, 0x7b5ad54e, 0xc7e65807, 0x38bfa788, + 0xdbecec4c, 0x5479f9a1, 0xafa73fa8, 0x1271d463, 0xe8f9a81c, 0x86ae0396, 0x34fd4b6e, 0x741a08de, 0x1ce7d972, + 0x1c7ebae7, 0x2113d57c, 0x67d5bb24, 0xefded96c, 0x95ed01c9, 0x657eab6d, 0xad4562bd, 0x51aaff0d, 0x0fe11a5b, + 0xd69fac69, 0x44632ceb, 0xaec5d6a3, 0x900fa3d8, 0x07dc879a, 0x36d64e13, 0x5a133422, 0x5d6ff809, 0xb86875ad, + 0x0bd853f2, 0x5b3f25a9, 0xa488c44b, 0xe0ae944e, 0x4dc2f122, 0xc3271264, 0xa511791f, 0xd87afa05, 0x22fa731c, + 0x54d76835, 0xda198ec8, 0x65ea3074, 0x1309f7c8, 0x76730afc, 0xd234bf18, 0x30460269, 0xcb840c55, 0xe58db7e7, + 0xb752745f, 0x192e8aeb, 0x05f49bd5, 0x9a6a4ce9, 0xdff6256d, 0x7dd2154b, 0x615e9dc4, 0x215d03e8, 0x4f99db32, + 0xd63abf42, 0xd835deda, 0x186cc9ab, 0xfda0aef6, 0x40465f6c, 0x13fd64e1, 0x74d410bc, 0xc1213b68, 0x4089c4e7, + 0x66d5b6b0, 0x2733b006, 0x5849910f, 0x41e4c77c, 0xe067aad0, 0x07fcd3f9, 0xd638da5c, 0xa2a89712, 0x68c2130e, + 0x45223627, 0x4ecfcad1, 0xd67005b8, 0x0e423815, 0x544e3e96, 0xd2a8da32, 0x550d0368, 0xd979b62d, 0x9bbb1fea, + 0xeb606229, 0x8c79f060, 0x70e40dcc, 0x942ccf56, 0xc8685b93, 0x542c51fc, 0xe15db79e, 0x1ce028e0, 0xa5f183ee, + 0x75211331, 0xaa749254, 0xebd1dbcf, 0xc05c1a26, 0x9a8f5400, 0x5cdb37d4, 0x389fbf10, 0x49bf5958, 0xcdf0ee88, + 0x7322b7e4, 0x24ccc446, 0x97bb96a8, 0x349c9937, 0xc0645508, 0xe6891203, 0xe26e0d96, 0x44639fe1, 0xc857da7d, + 0x716ee202, 0x0f865680, 0xf6cf6481, 0xcabd549d, 0xbf1688c2, 0x68459df4, 0x29b8fe9b, 0x7b259d7f, 0x43113e80, + 0x334c1578, 0x82123698, 0x237e63e8, 0x5102967f, 0x85e15d18, 0xa8987e56, 0x1090df50, 0xdc0ab58f, 0x482dbfab, + 0x3a766d39, 0x7b2159a8, 0x22210aea, 0x065efd74, 0x91c59a4e, 0x9ba6d4ab, 0x7e654157, 0x0d20f869, 0xcf0297ca, + 0xe9aea016, 0x7af6a0c1, 0x17f46e1e, 0xaa907ddb, 0x27e4175c, 0x6b8ae7a1, 0xc34227d5, 0x5d18b076, 0xdfbc6ee9, + 0x0baabfb4, 0xc035e936, 0x188e38da, 0x0c03116d, 0xe374acdf, 0xfd28b50f, 0xb8612bee, 0x5ab5b8ad, 0xb2393c68, + 0x5eacb630, 0x1ec9b3e2, 0x09c21361, 0x37c01217, 0xfd7c394a, 0xf7ce6db9, 0xd5a362f2, 0x6582647d, 0xb0b92743, + 0x2565ab4f, 0xddabd816, 0x882967ea, 0xa8a723dc, 0x2cd60a70, 0x921eed69, 0xf6ce6f28, 0x83da9e44, 0x028bfdb7, + 0x1b7e1671, 0xb1860ddb, 0x5d4c6964, 0x94117063, 0x99cf362b, 0x62de4270, 0x0bf1937c, 0x8c4970ed, 0x6cf99646, + 0x7a40c4dc, 0x207b4a24, 0x4e1243fe, 0xf44a8e59, 0x06bbda26, 0xad5aa624, 0xa071d044, 0x29e51d3d, 0x1b98378b, + 0x7b6775b4, 0x0cefba7d, 0x7dfa6c4c, 0x22e21b3c, 0xbff0071d, 0xca76d08b, 0xdb41568d, 0x9ffa132d, 0xefa830da, + 0x1625e0ee, 0xa239a157, 0x48e54a6a, 0xacce18ac, 0x1934370d, 0x27bfbaac, 0xc9b9b25b, 0x07092081, 0x5eada73f, + 0xf4e24940, 0xe92cdf7b, 0x024b2986, 0x55a51b23, 0x4bcdf855, 0x0fc005df, 0x4db5dc3c, 0xa28426f0, 0x44b311e8, + 0x676be164, 0x4a6d4358, 0x1fdea1df, 0xb786249c, 0xcbddb1d4, 0xde1613a4, 0xfe08a664, 0x9a2c6db2, 0x4f2e26d1, + 0xfec2d11c, 0x0d8cd1e2, 0xfc55cb72, 0x54be690e, 0x0cb970b7, 0x147616e7, 0x10178b35, 0x6912072a, 0xc06a4f5a, + 0x5986d32e, 0xdd7326c7, 0x3625710d, 0x122ef341, 0x95998712, 0x5b897aa5, 0xda1a13fc, 0x1731a858, 0xbf2203ba, + 0x3b0f794c, 0x94d57037, 0xf0f55972, 0xac920f0a, 0x83afc40d, 0x04f4e20a, 0x22eeceea, 0x7c4b592c, 0x307f049f, + 0x2758ee7f, 0x13841941, 0x2d19333e, 0xa9906a50, 0x4821dbd3, 0x0ed28e3b, 0xc966202c, 0x061c5b59, 0xd3755997, + 0x00ad3654, 0x1e501a38, 0x0292594b, 0xd7fb4eb7, 0xc4aa5609, 0x102ee158, 0x4aab13cd, 0x03a1f163, 0xd9f55b0a, + 0x95aab933, 0x213aab82, 0xa899dd3f, 0xa9fb4c6c, 0x26efe404, 0x8fd707df, 0xec2360ca, 0xf1ae516e, 0xc13e288a, + 0x0317f289, 0x4ac0a5b6, 0xc014b5be, 0x22ba875e, 0x3f31472e, 0x025d98eb, 0xf07aa34f, 0xd1baeab4, 0x8e5002f0, + 0x4d0d38e5, 0x9a67d424, 0xd587a04a, 0x444b12e5, 0xc871c5b6, 0x51a963ff, 0xf29d3d83, 0xc28ddaee, 0x93c747af, + 0x9a02a31d, 0x42cd4b9e, 0x747ed721, 0x23eb1439, 0x0a5df069, 0x5b61d429, 0xe2f10594, 0x46c556bd, 0x933f9502, + 0x168ef798, 0x25546fc9, 0xc8832657, 0x9366a70d, 0xf43130bf, 0x53d4de37, 0xc0c71eb8, 0x27d9aecc, 0xa60c52ce, + 0xe85d0637, 0x400e30ad, 0x1d46c6e6, 0x3b49e690, 0x44e4959d, 0x3d5bd53c, 0xddeb6197, 0xa992e258, 0x33af4123, + 0x6eb0835d, 0x6dce9cca, 0xf7790198, 0xcbe6c201, 0x02addb7c, 0x51ee17d1, 0xfcff0546, 0x94312f58, 0xf787ddf2, + 0x064051d4, 0x017dbf56, 0xfc9dae5f, 0x20aadb35, 0x3e1bb943, 0x381649b9, 0x179ef7e8, 0xbfc7e84c, 0xa2127efe, + 0x35f21871, 0x5e2108ff, 0x51ad7f54, 0x917e5b70, 0x811d7494, 0x66c6a6d4, 0x0b945120, 0x315657aa, 0xae8b0e12, + 0x227d7585, 0x7a0516bf, 0xaa61d2e2, 0xc48babb9, 0x8088efef, 0x6eb08dcd, 0x30f73559, 0xbef035f9, 0x8f7bf239, + 0x0755c562, 0xcdb52c25, 0xd0f77f73, 0x17bb54cd, 0xba0f5754, 0x5dff1396, 0xb76608d8, 0xd6684963, 0x6c3cca6d, + 0xe1677837, 0xe7d738b7, 0xeec1da4e, 0xb1b164a7, 0x43f0fa1c, 0x7492b930, 0x1de23134, 0x77048944, 0x44da9edd, + 0x7b1271ce, 0x8b6db452, 0x28452d8e, 0x09de0b74, 0x9b03c87c, 0xd9c66c12, 0xf229c5cc, 0x9a66c091, 0xbe8d8a98, + 0x41a5fbd1, 0x2d08a54f, 0x0da23d2f, 0x160d509e, 0x85d998af, 0x4754afc4, 0x6d09d7fb, 0xf830a680, 0x100ad5ab, + 0x8b61fc1b, 0xd7ba4572, 0x47adf83b, 0x238f4ec1, 0x8d4ed3a8, 0x3418fb86, 0x892b2188, 0x8cde6161, 0x3f15d5c8, + 0xeebe3afe, 0xe7e29ed2, 0x90ed906e, 0x19cfc42a, 0x94afcd81, 0xb48a9cea, 0x7d7708d2, 0x8707b953, 0x9f2d0daa, + 0xcd1d951b, 0x3a792ac9, 0xcb9e8ee5, 0x947f9aa5, 0x3b6375c0, 0xec9c5888, 0xcca02b39, 0xd90d4f7a, 0x51f913cf, + 0x3a0ee688, 0x42d4d0f1, 0x201acbc7, 0xf2569354, 0x0d9f7047, 0x8c8fba7d, 0xeced90ad, 0x06fe2dea, 0xecf75aa6, + 0x58851721, 0x026e680d, 0xf436b5cc, 0xb0df9873, 0xe8ea9a76, 0x2bcdfb26, 0xaca90c80, 0x173e77e6, 0x039ed5a5, + 0x34486737, 0xb5694326, 0x1a095cba, 0x729c7bea, 0x662be022, 0x369a6a89, 0x387c0e25, 0x7d3f035f, 0x07b9b674, + 0x6a7fb8b8, 0x3b766fe9, 0x262a23ae, 0x5ea63441, 0x5feecafe, 0xee674f23, 0x806b0925, 0xaeade4b2, 0xbb5dcfe4, + 0xbb74330d, 0x77018736, 0x5bb19e47, 0xef086ba6, 0xc4d2c97a, 0x9280012f, 0xa4aea2d8, 0xa6476c4e, 0x7247f760, + 0x6b95d24b, 0x0a722109, 0x0066bdeb, 0xa6c69b8c, 0xecbfa309, 0xc205932c, 0x4a6266fc, 0xbb1ddc52, 0x2dd8872a, + 0x77d9ee15, 0xc6c3a4e5, 0x214bd7ed, 0x28672075, 0x268c461d, 0xce219909, 0x9e69b89f, 0xc9d89d21, 0xa43ab10b, + 0x2d057cbd, 0x14682fed, 0x51dcd4b3, 0x4a28a1ab, 0x5bd7d955, 0x2d844c10, 0xd066f80d, 0xb2a59752, 0xc2573102, + 0x4d31c76f, 0x01504013, 0x87c06c65, 0xaa8b9286, 0x59a34015, 0x4a0da052, 0x2d9d2181, 0x19d5b8b0, 0x2f9f22eb, + 0x59ecd65a, 0x90ed0b42, 0xb69983e9, 0x94825d9e, 0x247f646d, 0x83d40420, 0x18e3fc23, 0x0d962b33, 0xa5d286ee, + 0xb4e19677, 0xc0fd4fc0, 0xc2e5998c, 0xd90a3225, 0x0db62a13, 0xdb179b9d, 0xe190a4ec, 0x0a071486, 0xf27234d5, + 0x7547baef, 0x2c8d639f, 0x9d749fd1, 0x9040b33e, 0x9f9899c8, 0x8ea6747a, 0x1daae4ee, 0x13120cbd, 0x9200e232, + 0xe7b041a4, 0xde677a9f, 0x22897825, 0x5a7b999f, 0x7563844d, 0x6be418a7, 0x2f463a5d, 0xf87da73a, 0x4cb1488a, + 0x89af6f73, 0x0c49f1e2, 0x77b21924, 0xbd603ff5, 0xa86dfe8b, 0x8b85e213, 0xf7fbbaef, 0x5b3d6624, 0x27cf9136, + 0x31311a39, 0xda1419b9, 0xc60095bd, 0xcbed44a0, 0x86812253, 0xf1539079, 0x6ae2ccaa, 0x6a06ef10, 0x2ec670c4, + 0x5dd2f128, 0x6080c06f, 0x58f2faf2, 0x18e66ce6, 0xa4552c9c, 0xf2ba3e9d, 0x27baade6, 0xc6c7bab1, 0x50319978, + 0x98850ab5, 0x58fb26f1, 0xee2aa62d, 0x8d414374, 0x9e4a1ab4, 0x5d4d5ee4, 0x8b709192, 0x33d09101, 0xc937160a, + 0x02c25dc2, 0x61d046c4, 0x7cfed451, 0x13934a50, 0x2f5422c8, 0x1b9f204c, 0x850f9a28, 0xf2e0c12a, 0x92f3e63a, + 0x68441116, 0x0010edd3, 0xe2f01488, 0xe4392299, 0xd10fcfef, 0x7e202b06, 0x82fe7f20, 0x5b9a15fc, 0x8bf8915e, + 0x58f2fc1d, 0xa5ac187c, 0x1fa70ef9, 0xf11f69ba, 0x528efe4b, 0x0e4d1809, 0x79518aac, 0x7cddb221, 0x89d3aeb2, + 0xcba421f2, 0xb32fda08, 0x6221a477, 0xea6025cb, 0xd7591d3f, 0xfcb11e05, 0x08cc5b42, 0x6587cbb2, 0xaee07cd9, + 0xd9f002c1, 0x101c25f2, 0x0627cfbf, 0xcf163c74, 0xd71fa231, 0xc6f7d067, 0x74ba5831, 0x13bef93e, 0x52f35f90, + 0x9bf2c3fe, 0x03cf4dd1, 0xe6f7c49a, 0xcdc6ebf4, 0x1d4f5648, 0x6c5350af, 0xbd9d3032, 0x39f23f8b, 0x9509ddfc, + 0x61322148, 0xe89e4625, 0x66429f47, 0xedb5265c, 0x223474f1, 0xae23fc91, 0x1d31e3bc, 0x61374ff9, 0xc19906bb, + 0x1dfaaa26, 0xe3f7222e, 0xad285cd2, 0x8b7d8b64, 0x50440061, 0x0e20f998, 0x9f0c62ad, 0x0179243d, 0x605b90b2, + 0x29bf3151, 0xf42c9f72, 0xcd4e299d, 0xdee37438, 0xce6531a3, 0x2d18683f, 0x95f092df, 0xd71655bf, 0x8e631e01, + 0xdcc88f00, 0xde4ff9a5, 0x876c20ef, 0x1affbaee, 0xf4ca62e9, 0x0ca18e62, 0x903a4e35, 0x9565456b, 0xe0fbdba8, + 0x4fc79220, 0xde1cf8df, 0x6b324fb9, 0xed29898a, 0x796fca16, 0xcbf36a1b, 0x14dcf7eb, 0xb09b93a1, 0x053dade8, + 0xae55e6f8, 0x7bc3addf, 0xa604e86d, 0x1e627188, 0x37f6632e, 0x89320d6a, 0xa4da9369, 0xa573117e, 0x2bbc1ca2, + 0x7d4d6fd2, 0xcf2d45c9, 0xbecd1638, 0x431a65fb, 0x13871100, 0x4c6ba76f, 0x863cd2ac, 0x4ebbf00d, 0x2fd9629e, + 0x9cd790bc, 0xf1114c23, 0x2a955e17, 0x3f0a3911, 0x4a70a3ae, 0x4bfaa0c6, 0x58712dab, 0x3bc3870b, 0xdaa9ec20, + 0xb3a03de2, 0x763780b5, 0x7b755829, 0x3e33129e, 0xc2a56985, 0xec056866, 0x5e5fc230, 0xfc6c0ad1, 0x636457f7, + 0x4ba8d5ba, 0xf6985fac, 0x4d22fe08, 0xd5cc418e, 0x4fea856d, 0x706a6207, 0xe310de51, 0x613ada96, 0x4d1c1ea1, + 0xd928b186, 0x36adc317, 0x1368618a, 0xf43bd4b5, 0xc82b6537, 0x8c90f3f9, 0x53ee00fc, 0xc8f1bd4c, 0xa3ae3b85, + 0x0f4213b5, 0x0638e0eb, 0x5dd738a8, 0xe850d9e1, 0xf9adfc21, 0x88007c30, 0x08c3159d, 0xf7a32a07, 0x95a3962c, + 0xcb2008fa, 0xcdf7aa89, 0x39be9935, 0x8c998584, 0x46ce741d, 0xdd2dbede, 0xfb84686a, 0x2b40a077, 0xcfad57b8, + 0x0048ec8c, 0x30a07e4c, 0xc5ee0b42, 0x772fec58, 0x92b1f15b, 0x2a4142ea, 0xfa646e83, 0x24850126, 0xf26d4085, + 0x01d09c63, 0xaa6fce77, 0x1425ad96, 0x4ccb9232, 0x3d41853b, 0xf150483a, 0x73791b40, 0x7d0790ec, 0xfa3a508f, + 0x982cff89, 0xc4af71f3, 0x7a2f0a4c, 0x3a918e02, 0x85a86a70, 0x21c23a7f, 0x952585c4, 0xd572af74, 0x54a38d35, + 0x8aa209fc, 0xb2cff9df, 0x4dea1cf3, 0x5d4dd215, 0x57b3ea54, 0x1d52236f, 0xef869c66, 0xd41c9fdd, 0x50d32fc0, + 0x40e38138, 0xae995ea2, 0x5266be13, 0x17b683ea, 0x2a7ccae1, 0xe385e5ec, 0xe73dc051, 0xfb20d501, 0xb66dd9b6, + 0xa98ae680, 0x8e2b24df, 0x6c63e1b6, 0xb90c6308, 0x133a80d2, 0x3083f16f, 0xf3dc2994, 0x7f40f182, 0xf417f211, + 0x0dbe24b0, 0x5e5feb25, 0x8baa9f89, 0x263febc6, 0xeec51163, 0x6e040ad5, 0xab3c4692, 0x670e903f, 0xd97961a7, + 0xf216677b, 0x946fc228, 0xb5767bc9, 0x76fbd04b, 0xde1c09ee, 0x96b262d4, 0xe35dca27, 0xf861fd97, 0xe835f00c, + 0xd51dec08, 0x38a821ca, 0x3dd7cae1, 0xd3a9fea8, 0x560b9e23, 0xab3b3ed5, 0x858fe052, 0xeb76a78d, 0xfff61448, + 0xcffa410d, 0x2d753850, 0xd89a4778, 0x9c4a78e4, 0x4dd1f1c4, 0x2ee2ea48, 0xd96e8b0c, 0x9a3c3067, 0x29a3d991, + 0xb8ec6c20, 0x7a7da892, 0xb87090ad, 0x7f661f2c, 0xf1c84b27, 0xcc09a024, 0x3b8b6202, 0xf61d3a1c, 0x6dff04fd, + 0x36a237fc, 0x80101953, 0xa52a573a, 0xdcdf46db, 0x17b39ab7, 0x5db63286, 0xc22e2f5b, 0x868174a1, 0xb7704fe0, + 0xe94f2f71, 0x0e3e6b60, 0xd729f3e8, 0xabf96186, 0x96c614cc, 0x01da662e, 0x3c738bd8, 0x44c6f69d, 0x90aa8548, + 0xb597c338, 0x9d79c634, 0x11f024a5, 0x0c70931b, 0xfd97266e, 0x11899bd9, 0x47ea8e00, 0xef1c1113, 0x56f845b8, + 0xfe875b69, 0x41a1e58d, 0x0887ef3e, 0xcdd0e4df, 0x21d0c889, 0xdee483fb, 0x91f90177, 0xff17e0ce, 0xcfc0599e, + 0xcf0c533e, 0x14571482, 0xd0f2746c, 0x3580c864, 0x8d8c1ff8, 0xf496d428, 0x356840d7, 0xdbf077e4, 0x9b6ba05a, + 0xa4b40e55, 0x5a8b2e1c, 0xbe383a64, 0x900de9ab, 0x8ea832bf, 0xc8ea872b, 0x96c0ee35, 0x70dc348c, 0x27f59c36, + 0xeedf382e, 0xe8e31e52, 0xcd2563cb, 0xadd3942c, 0x56f60af8, 0xeafcb1e5, 0x5a044b2f, 0x83fd308b, 0x8fb58632, + 0xaa64c928, 0x6469bda3, 0x12ee2ee9, 0x352cd929, 0x46b727f5, 0x6a22fb67, 0xc2668d93, 0xf9b4a2b9, 0x87ed5b46, + 0x7627c9a8, 0x0a95db20, 0x1ff1ce96, 0xeff71c1d, 0x9b3830cb, 0x1b6e46da, 0x54169383, 0x66be15d7, 0xefd0891c, + 0x677fac58, 0x10a6bf0c, 0x8d3284ba, 0x99314a9d, 0xb3d05fe6, 0xa6579e9f, 0x630cf330, 0x2febe6ee, 0xd3531553, + 0x86414bc1, 0x9902b76e, 0xca2f263f, 0xf9b12ac9, 0xa11ab197, 0xe54275bb, 0x2e10a105, 0x29e6ea7d, 0x1c6ffef0, + 0x8017cc41, 0x2685ea88, 0xf38efe64, 0xde96f91c, 0x31bbd3c8, 0xb7b238d4, 0x5c8c28b9, 0x188eb7eb, 0x24d101c4, + 0x3bdf798a, 0xd6ada9cc, 0x3d8aa600, 0x7c8b3dba, 0xa27d1baa, 0x8083a13a, 0xd923b38f, 0x4bc98de8, 0x5a7f0c15, + 0xd639d28a, 0x6c0eae51, 0x9715a82f, 0x3e17da10, 0xdee6f02a, 0xc3b7261b, 0xdd2c9e1b, 0xa58924ac, 0x53380122, + 0x8e4721c5, 0xe6254c0d, 0x440d2391, 0xe8e01f27, 0x1d9f6054, 0x44321252, 0x2d922390, 0xf22f3c93, 0xa3bb0b29, + 0xad6c33e0, 0x2c779fe1, 0xb61981dc, 0xb98556c1, 0x9edde611, 0x65017e50, 0x19402514, 0xf7cb4d26, 0xb2de516e, + 0x5ce5df7b, 0xbc3d6ddc, 0x0e3e039f, 0x6f4f6e48, 0xeb903038, 0x20beb7cd, 0x6235b4f4, 0x7e43cf58, 0x192e29b8, + 0x44818561, 0xe15c5a0c, 0x188d02b2, 0x1ae3aff7, 0xc8847ae6, 0x012ad989, 0xcae0f726, 0x3f472e25, 0xd39d1b71, + 0x85d86a54, 0x9de019f5, 0x23c8bca1, 0x89b3ab78, 0x7b08aff5, 0x042ec690, 0x59de0104, 0x3467b36f, 0x409144f8, + 0x49a88d80, 0xf92409c5, 0x97f68806, 0x44c3cca5, 0x64008282, 0xb539670f, 0x0dcfe21a, 0x37fabd84, 0x023bb46a, + 0x9a0dec10, 0x7b40ea73, 0xf63c0c94, 0xa1f76b2c, 0x9ea0e8a9, 0x9edd5fbb, 0xc7bd34b1, 0x0272eed3, 0xe59e2531, + 0xb612cf91, 0x5be66c92, 0x5169972d, 0xfb7f5ca5, 0xf911625a, 0x374e0e57, 0x6fb932ff, 0x355ac256, 0x98421d8f, + 0x411da9e4, 0xc7aeecfd, 0x04ad9bb8, 0x9bad190a, 0xd8f70ebd, 0xc0fcbdf5, 0x21312de5, 0xf5228e2a, 0x89da5719, + 0x9b39e55c, 0xd0ba9892, 0x78618277, 0x13174710, 0xc0f1eae9, 0x37001dcf, 0x12dbbb23, 0x4392b3d8, 0x3c8f88a8, + 0x3b01b759, 0x380650cb, 0x2ee6ab3b, 0x474ed49b, 0x421d34ef, 0x9f2fc912, 0xc782556a, 0x6d57d83a, 0x4171a414, + 0x3fc44c3f, 0x1f35ee7e, 0x5e8308b7, 0x7860c93e, 0x49dfd0cf, 0x5d2bbaed, 0x2fd89a9b, 0x97578c51, 0x6a59f27d, + 0xb14db589, 0x8ccb7dc4, 0x1747bc25, 0xc574049c, 0x5a5fc13c, 0x77fc394b, 0x354e533c, 0x21414f8b, 0x6ca18c70, + 0x27ca813b, 0xf61d5a4d, 0x9c27aa2a, 0xf1f17cb4, 0xaec1f485, 0xdacee483, 0x0be70d29, 0xb9f2ac1a, 0xdd266250, + 0xedb22b7f, 0x1e134314, 0x111e4a35, 0xb748d4ff, 0x38743ede, 0xe3f17d4e, 0x97badd87, 0x355a9977, 0x880a48b2, + 0x16736e9f, 0x4127f3f7, 0xe6e93b30, 0x782973c4, 0x09802483, 0xe1110cea, 0x69695e0e, 0x04774f23, 0x0e8e5d20, + 0x17fc7869, 0xc8a24aed, 0x8ef45e76, 0xc831e266, 0xfa6f55e8, 0x64591c43, 0x319df212, 0xa2754e19, 0xb20209a1, + 0xec57c38a, 0xda5b23ba, 0x97deb375, 0x9c7f3e44, 0x800ea0cb, 0xe83031df, 0x66ed6fc1, 0x1abf7610, 0xce454007, + 0xa5653991, 0x29e3ddb6, 0xbc4b9de7, 0xae7c4d98, 0xdace4881, 0x5de74fc0, 0x21d58223, 0x57b27001, 0xcfa803f5, + 0x1a9d9700, 0x635847c6, 0xea7f844f, 0xa3eda9ba, 0x70bf10b5, 0xd5866e62, 0x30748495, 0xba8ecc38, 0x2b5da620, + 0xf6b6062c, 0x90df7e1d, 0xa3e15e8c, 0x88a0aff0, 0xdbd522f9, 0x4a4e1342, 0x07e2767e, 0xd23fc8db, 0x3ed67dca, + 0x441abd17, 0xb6fdea73, 0x94621e2c, 0x52969a45, 0x35eb63ac, 0xdf8213e0, 0x7c4c3208, 0xd112f5d8, 0xcdce9681, + 0xed9268da, 0xe6248a67, 0x992c460f, 0x5a6d68b7, 0x25a1f437, 0xec67b4fb, 0x67e17655, 0xafe68fec, 0xd5e44eb5, + 0x4066f9e7, 0x886b6766, 0x4b2aa4b0, 0x712d2b9b, 0x4e5184b4, 0xc27cc28a, 0xf1b1a181, 0x9e7cbd4c, 0x7c0220c3, + 0x89de758c, 0x21dfae3f, 0x9ef38e6c, 0x590eec6b, 0xca5eb2bc, 0xe35f7eb4, 0x5488c517, 0xf5ad2121, 0x17903d27, + 0xe5f31e54, 0x52579eff, 0xf1d1b8b0, 0x65f257d2, 0x944bcf1f, 0x3fc4a4d0, 0x26de9f05, 0x73aa44b5, 0x538427ca, + 0xd493faa9, 0xe224a214, 0x6315d413, 0xc397eedd, 0xf2366f81, 0xbd1986b8, 0xcee4f7f8, 0xb5170002, 0x4db7ddd6, + 0x1c817ed0, 0x9b751bc3, 0xb8f8d7d4, 0xed86991a, 0xf4b9a0b4, 0x5609d8d2, 0x583dcc40, 0x269323df, 0x91f8c451, + 0x61286a61, 0x0e4f4eb8, 0xc4bcf0c8, 0xd64116be, 0x9e9d9013, 0x33b9a65c, 0x337db689, 0xfdc07d3e, 0xaa6a3042, + 0xf3c6e86d, 0x0dfcb9d9, 0x8ed9325c, 0x177c8046, 0x1a82bc91, 0xd41d57c6, 0xe7eb1132, 0x257ccaec, 0x9edb7417, + 0x84458faa, 0xc17522cf, 0x23b683be, 0xfe705839, 0x96da770b, 0xe28989a1, 0x9e9586d3, 0x4e5da5d0, 0xf1da960c, + 0x5cb64829, 0x6563b6ef, 0x0b9f7c08, 0x15bf8c74, 0x5c2ee32a, 0x55b3fcb6, 0xbdac7a84, 0xbbb1fc6e, 0x657f0c8d, + 0x32e7baa1, 0x693e1537, 0xc77c00ef, 0x5e6c02da, 0xbf9a1bfa, 0x5cbeabd8, 0x014df9d8, 0xf6fe4691, 0x12ba3934, + 0x19928fe0, 0x952ed79f, 0xcd070d09, 0x25936fbb, 0x9c963b09, 0xd4256d94, 0xedeb431e, 0xed958844, 0x9fd46930, + 0x773bacde, 0xcf5c86d8, 0xead70ae8, 0xbae11e89, 0x7a73d97e, 0xb5fb27a3, 0x87e75137, 0x5772f07f, 0xfc3983c0, + 0xa07ce600, 0x963fd5ae, 0x2dbb0376, 0x9ea475e9, 0xab630d0a, 0x1fe62686, 0xf2321122, 0x3db6478d, 0xf569bfbe, + 0x9d8525c1, 0x37f017c8, 0x0b73c33d, 0x83a5eb2e, 0x1169f60c, 0x07c9472c, 0x84fa9631, 0x84e4b26b, 0x1de801b4, + 0x47c174d0, 0x285c00b2, 0x71e1f2f8, 0x1d133e15, 0xf2972f41, 0x823bc36b, 0x447fca82, 0xc9bff5fb, 0x526991f2, + 0x2a656931, 0x996a4ea3, 0x84844483, 0x8e63fd46, 0x0d395b1c, 0x45078900, 0x2b46200e, 0x05c3958b, 0x8642e248, + 0xd44d7531, 0x5651a607, 0x90cf809b, 0x71134c86, 0x06d6f665, 0xb4eab9ea, 0x85fcf557, 0x8c2ff286, 0xb74ac81f, + 0xf7e28339, 0x5276b298, 0x1dfef9a0, 0xa650f6fe, 0xe1cf419f, 0x14f37e08, 0x6182a250, 0x532faee4, 0x883b32ea, + 0xba350b01, 0x81996063, 0x569da631, 0x42ff69f1, 0xfbaca2e4, 0xb7d48e37, 0xf1d8c775, 0xb028af54, 0x53e1a8a8, + 0x7f436a9a, 0x61673e27, 0x2f4dde04, 0x22ddb607, 0x6a076969, 0x80e92183, 0xffb70030, 0xdaf63c9b, 0x44975bbc, + 0x65832f51, 0x3468898e, 0x696a198e, 0x977df466, 0xad3aa183, 0xb1f269df, 0x5f505232, 0xf7d1b1e2, 0x60481145, + 0x67a68cec, 0xc74fe97e, 0x41b78642, 0xd5dff4e4, 0xcfe7c7e1, 0xee780f93, 0xb5a963cb, 0xe090d41c, 0x9db475ff, + 0x2bead13f, 0x5bf09974, 0x31956d73, 0x5224b8a6, 0x52ae04c5, 0xdcbb9c0c, 0xeb1a85da, 0x9e3ebfd3, 0x3332cff2, + 0x151f6d1b, 0xb34684f0, 0xf217e8b3, 0xe1fe961c, 0x42cbcd1d, 0xa53acb34, 0xf65d3192, 0xe7b0f8d0, 0x524a1471, + 0x3e018559, 0xff1d1282, 0x47ec2ef4, 0x29597ca9, 0x9c93671a, 0x23501a9e, 0x1c8cc00a, 0x7859d519, 0x38410891, + 0xf461f5c5, 0x388796d6, 0xa8127cc4, 0xae81677d, 0x936ca95a, 0xe208cb9c, 0x467c42b9, 0x063370f1, 0xe431b2b5, + 0xeb505a46, 0x8b806a0f, 0xfa2e7dcd, 0x5505b2d8, 0xb1d91515, 0x2253cbaa, 0xf8a0bf5c, 0x4c271d24, 0x5b810b1d, + 0x59ef7ec4, 0xdd0713c3, 0x7d8c802a, 0xd62e38e8, 0x09dd1771, 0x3b6461cf, 0xf36d51c3, 0xc3d34411, 0x8b5fe589, + 0x2771abbf, 0xa8549793, 0x79b43fdd, 0x1637ebb2, 0xe6840479, 0x110d2c4a, 0xd3c0564d, 0x2e660327, 0xb17fb2aa, + 0xd02a87fa, 0x45c2807f, 0x555dc98e, 0xaf40de98, 0xcca7203c, 0x0d9b9bb4, 0x5f6bb22f, 0xc221e73b, 0xcd1c62bc, + 0x15d91a28, 0xd79aae4c, 0x86ebfa7e, 0x277088d3, 0xa0dc6f8f, 0x97c2247c, 0x7b302cc1, 0x685bfe20, 0x2d4b8815, + 0x6b323a1b, 0xc1786694, 0xe0b20b53, 0xc448476f, 0xf7221b49, 0xa4cd0e97, 0xeeb72bbf, 0xefb883f3, 0x4b8f3a2e, + 0xaafcbeb7, 0xedb37d41, 0x0bfd3928, 0x27c61440, 0xf77390f3, 0x0ee8728c, 0x52487422, 0xb74ec495, 0x2a7e740a, + 0xc181af50, 0xad976eb6, 0x239da1d9, 0x56db7afc, 0xa423c003, 0xc83f7492, 0x3252888a, 0x82a1c005, 0xafb95039, + 0x801a5767, 0x1553cfe8, 0x0c678c41, 0xe64db6c0, 0xbd87cb18, 0x3bbbae1c, 0xc881cfb3, 0xab9340fe, 0x594cec26, + 0xa183b8d8, 0x57dd422e, 0x8c8cd1cd, 0x3b8db04d, 0x53763425, 0x84355a18, 0xd2e27e3d, 0x839497d6, 0xce7cd7d3, + 0x1f510631, 0xc6fcc94f, 0x439242e7, 0x36e6c24c, 0x1ec746c9, 0xc08e725c, 0x2b890f41, 0xf757e9b0, 0x5b486b0d, + 0x8fe6bb4e, 0x6e7bdb0a, 0x364145c3, 0x6c848dd2, 0xc075179e, 0x977ce882, 0x7fcba44b, 0x6188e07f, 0x819511eb, + 0x52f85cbd, 0xb2eac874, 0x9ca05e2f, 0xa61103ec, 0x2ee367f0, 0xf8ae1adb, 0xca49b220, 0xcb87142f, 0xfbdc7d89, + 0xca3e8779, 0xfe894df9, 0x4b96ddc0, 0x4978b25e, 0x984385f9, 0xb99ee5a5, 0xd572286a, 0xbd6439f9, 0xb7eac060, + 0x5444d34a, 0xc8364f23, 0x041cf5a9, 0x706c4b32, 0x76bec4e4, 0x4876ad3a, 0x1aa39e81, 0x902a4b8c, 0xb60e675a, + 0x04a4a5eb, 0x214811b6, 0x6543143d, 0x63ce88af, 0x7a9233ef, 0xfaa75cea, 0x7fdf1ae2, 0x6822654b, 0xf1b865e7, + 0x0b166cac, 0x19260de2, 0x580daa5e, 0x4760673d, 0x7e3be4ad, 0x24913533, 0x9f84e737, 0x99616792, 0x77ac85bd, + 0x7afc37e5, 0xa287ce30, 0x35a2122f, 0x588d4435, 0xd1464056, 0xde7d8ced, 0xc09d68f6, 0xe75ace27, 0xae723a9b, + 0x09082acb, 0x34a0e74c, 0x7fa4942c, 0xce83dd4f, 0x423d491e, 0x6b44c60e, 0x8583fd18, 0x6ac45bb2, 0xdc14097b, + 0x2e1eb51d, 0x992a2e0e, 0xc1688faf, 0xd63c46d3, 0x1c55626f, 0x55d9f6d1, 0xd21c1cb8, 0xefaf4031, 0x0b095f1c, + 0x690c8b6c, 0xe616dbdb, 0x7b78de55, 0x3fc5ff4a, 0x2a9c2b26, 0xd3b4750b, 0xc6f1bf20, 0x567b876b, 0x29ef670c, + 0x29467c23, 0x28fd26ab, 0xbf98d2b3, 0xfe32acb8, 0xe6911e93, 0x2968dda8, 0x0b53392c, 0x777952ee, 0x51b9fb6a, + 0x0c8c20a1, 0x81d2b8f7, 0x4b6c8354, 0xda062c4b, 0x3475f534, 0x1243fde3, 0x682d20ab, 0xf1bc2983, 0x91ca5f18, + 0x1d4b4747, 0xee0ebe8a, 0xa3e69288, 0x647a5363, 0x5514bef6, 0xbf949919, 0x28616651, 0xfe140b95, 0x2f36d25b, + 0x60300c3c, 0x7a129086, 0x17f2541e, 0xf5234fe5, 0xd03d9bb6, 0x406c67f4, 0x5546aecc, 0x8b33735a, 0xe8b4341c, + 0x54de042b, 0x0c0be79f, 0x0444de23, 0xc5d90a23, 0xab9efb0a, 0xa3b6c045, 0xaf84c8cf, 0xb5d5ef0a, 0x98d2165d, + 0x859f33c1, 0x0c19e624, 0xb5baed99, 0x13b6a360, 0xcee744c7, 0xe6279f27, 0x90c8ed93, 0xe9c1f5c9, 0x29b4b30c, + 0x7f377b2a, 0x03af311b, 0xa6f2d9b5, 0x6a188e13, 0xb70dec0e, 0x0bed1f59, 0xdce71aa4, 0x7ecee2f2, 0xc9be95bb, + 0x4d7681cd, 0xe59d3e52, 0x539adc2c, 0x923a62e0, 0x696d7733, 0x58e244f4, 0xf27b26ac, 0xaebce853, 0x9680c21f, + 0x032b8b80, 0x8a95a167, 0xd2041473, 0x4b283098, 0x5a0aac5c, 0x5c3d4a8a, 0x81993050, 0x4f7923c6, 0x109654a7, + 0x07ca93ff, 0x82b70ff3, 0x7191c4ee, 0xb3aa8b5d, 0xb892f9a6, 0x3545158e, 0xf2546071, 0x285317af, 0x598f7bad, + 0xb22812d0, 0x2ff7139b, 0xc4833bd2, 0xd4cff724, 0x276aca80, 0x69d7755b, 0x1f8c8119, 0xbf5296d9, 0x7e59be71, + 0x8b93762c, 0x7c3ff595, 0x0c3c1ba0, 0xe1eba42c, 0x71b29853, 0x02884f02, 0x118768d7, 0x1d7abe89, 0xd6e718be, + 0xd86725d0, 0x28d258fd, 0x4340a59b, 0x27871834, 0xffd55f0f, 0x67ff79ed, 0x4ff19449, 0x4fa6c4aa, 0xb33b689a, + 0x32f3f8d6, 0x64c86776, 0x11a192ab, 0x8991cc1e, 0x47d32380, 0xf701a9f4, 0xa523fec1, 0x6ed9df73, 0xc8a64894, + 0x09556a1a, 0x67843ff6, 0x6302db4c, 0xa1657ad7, 0x5240ccb0, 0xba7d36b5, 0x38426655, 0x6506ee2a, 0x7b6f632e, + 0xfe256021, 0x1b52413c, 0x4cf86083, 0xed86ce8a, 0x8536d709, 0xfe8f89d2, 0x7099e0ee, 0x4add03c2, 0xfb4eff35, + 0xc9d77e0f, 0x19d14d02, 0xa01fac14, 0x1a13b9ff, 0x18bf8e87, 0x636fb64c, 0xc62fe631, 0xfe62d80a, 0xd1c8cc7b, + 0x4fc5a4bc, 0x2ea21107, 0xc7e3bc5b, 0x457d997a, 0x7adc15fb, 0x80612a00, 0x9ef24481, 0x36712c8e, 0xb71053d5, + 0x51514521, 0x7914a2f0, 0x4f810420, 0x2cb139f4, 0xa03ea856, 0x82447b62, 0x3df9a3f6, 0xc3e671ea, 0x94a2569b, + 0xcaf458d1, 0x4a7b9723, 0x6a3d00ef, 0x5c87848a, 0xe049f7aa, 0x3fb2bd4e, 0xed12a59d, 0xec689aa1, 0xc1c0acde, + 0xa8f589bb, 0x896e311e, 0xea8dae1c, 0x4f666a43, 0xd28ee5b6, 0x52b356e0, 0x79925840, 0x070dcd0e, 0x892a695a, + 0xe72e43d8, 0xcaf0fcfe, 0xf79bb1d6, 0xab3f2ebc, 0xb490a221, 0x12530e59, 0x647660af, 0xac7cef65, 0xd998f13c, + 0xa86a7975, 0xafa06a32, 0x63d77e67, 0x25fa956f, 0xe0a904e2, 0xeb8cda6e, 0xd11ab076, 0x68f0a6a7, 0xcb58c9d8, + 0x636d9409, 0xeb47644f, 0x9a7d11a2, 0x13efbcc3, 0xed53930c, 0xd7954348, 0x98cae087, 0x9589a048, 0x94104e0a, + 0x86c61274, 0x8d3ffb39, 0xcc082758, 0x1fc422bf, 0x8e4d7f09, 0x76f56113, 0x343cdfb4, 0xb2c7781f, 0x1e306954, + 0xaa618d11, 0x35781bc8, 0xe8b469b4, 0xeef2ad6c, 0xb9489781, 0x923403fc, 0x2b802293, 0x7995a2c6, 0xb41a7759, + 0x87cee427, 0xd73e5c71, 0xcd137f15, 0x98198cfa, 0xb63c57f2, 0x8f176653, 0xfb96b4f4, 0xbdf284d0, 0x48d23514, + 0x4893f440, 0x37b4c7d0, 0xe7f2189b, 0x94d6b4c7, 0xba03e378, 0xede03871, 0xc8654ba4, 0x05e97935, 0x22d02fe8, + 0x918f3249, 0xbe5f7058, 0x12ece606, 0x7d6f41ba, 0xb202787d, 0xdf65cacf, 0xf913ac20, 0xb002dea0, 0x09575627, + 0x1e92d2a3, 0x7b19dcd5, 0x79ac6d40, 0x9d083635, 0xe63f8867, 0x33826c37, 0x22379b13, 0x68301aef, 0x5d356518, + 0x27bbb898, 0x2c0043ce, 0xcc08ae92, 0xa40880dd, 0xfb800727, 0x9b5fef0d, 0x79fbb56e, 0x807a2b64, 0xf3234367, + 0x269b651a, 0xf3ce6020, 0xbda2d605, 0xbb326f8f, 0x52aed402, 0x3e2d336b, 0xa6129d66, 0x7f023a09, 0x8c11029e, + 0xf3d460e8, 0x519c18e9, 0xd34f6904, 0xb3d123bb, 0x6177fd65, 0x53f203d7, 0xbdc87fc5, 0x57d1817e, 0xa575e297, + 0xe93615fe, 0xf31a1417, 0x9a4cb693, 0x9a317815, 0x9e793a9a, 0x6c7c6265, 0xea60f830, 0x7bc66b51, 0x60b24eaf, + 0xae70ec7d, 0xf53ead25, 0xad64fcaf, 0xf85ced00, 0xde71d066, 0xec71896d, 0x7235c72b, 0x2ed77d23, 0xd62e4b6f, + 0xbe7d4a02, 0x0b4391de, 0xadba41fa, 0xc0203db5, 0xfe2904df, 0x4900f08b, 0xcbdf2056, 0xb5d2365f, 0xa48d5f11, + 0xeed85de3, 0x70cacffb, 0x8537e9d1, 0x1ff5b70d, 0xbdc12ca0, 0xc7f803e3, 0x6a881fe1, 0xad0874d5, 0x9b2d04b1, + 0xdb01bbc4, 0x92b1e915, 0xcdcf5c8e, 0xb014ef3e, 0x63b90312, 0x9d3e3641, 0x40fa13f7, 0xea946d95, 0xdf1f2de1, + 0xcdb44443, 0x32797a63, 0x69b88ee0, 0xe2de7dae, 0xa3970527, 0x9e9b7c2a, 0xd6e9264a, 0xb19139d5, 0x2d710572, + 0x949affd2, 0x21a69edd, 0xedfd2791, 0xe5dac2c3, 0xb713d765, 0xe71b8821, 0xfd0a6c82, 0xc44d5d70, 0x774d143c, + 0x2e0a7f3f, 0x39b777cc, 0x9524b17f, 0xe01e5be0, 0xa9004f8c, 0xbb73aebf, 0x49515f8a, 0xdc20e196, 0x047b6f53, + 0xf7693149, 0x03b52601, 0xe43c9e92, 0x90762825, 0xbc3cccce, 0xb65da8d1, 0x993018c8, 0xdde92585, 0x579c55b2, + 0xe1849277, 0xd00493d7, 0xaa1c6acc, 0x2a26ae29, 0x23b7b893, 0x88d73247, 0x211330c0, 0x233b1b1c, 0x2f949c63, + 0xbddd9796, 0xc0d86dca, 0x934c1ede, 0xb628f9e8, 0x78879858, 0xe0e5760b, 0x4eeec033, 0x6af23c33, 0x22841ea3, + 0x720df9a5, 0x59dbec19, 0xcf734a18, 0x48cc70f4, 0x6ac11f7b, 0x44481e43, 0x88a774df, 0x2646806a, 0x3dcca594, + 0x84643704, 0xb645554d, 0x2b11568d, 0x942d121e, 0x54482a35, 0x18d0553a, 0x870f45be, 0x961df323, 0x2a0973e8, + 0xe6300fd3, 0xcc16cf89, 0x9ff09f68, 0x1e83e218, 0x29d25c45, 0xd2eb196b, 0x365ba65c, 0x6ab51aaf, 0xd1595062, + 0x172fa91a, 0x39be2630, 0x0ec0f6c4, 0x8912bce0, 0x14ede78f, 0xfb131b83, 0x5263cef5, 0x7cd31527, 0x9043a9dd, + 0x0675037d, 0xb64ce3ee, 0x4353ac72, 0x26d941a9, 0x6225669c, 0x881ff6d7, 0xa3b34ea1, 0xb8e78e7f, 0x95e27e61, + 0xd683c4f3, 0x2b65de58, 0xd5b0d3e2, 0x39a32eb4, 0x4646f669, 0x79251910, 0xe5826a6d, 0x5dcfd9a1, 0x3efd3271, + 0x3df6d780, 0x931c7efa, 0xa33044f2, 0xce7c2b99, 0x79b1996b, 0xca6df6cf, 0x328d5b30, 0xdee29ece, 0x6b0e26c6, + 0xb7f4cf6a, 0x2efe130a, 0x1f563488, 0xc387c282, 0x864aa8f2, 0x9b3db45f, 0x41d00ae6, 0x2eeb5e00, 0xa286c9cf, + 0x74f29065, 0x51a84659, 0x64cc32e8, 0x2406792f, 0x60591d38, 0xa3e9ac4a, 0x7d64f64b, 0x866eaf76, 0x81678eca, + 0x474b130a, 0x0274c8f3, 0xb35f21d8, 0x7ddb9822, 0xab8bbf16, 0x7bed7400, 0xcd6774ee, 0x2334ca19, 0xf571700a, + 0xa7a938b9, 0xbe1f8063, 0xdef63c97, 0x670b0ff3, 0xde0e9964, 0x2da82de7, 0x11df3e3f, 0x032a8be8, 0xaffd38c4, + 0xe45a8c1e, 0x10516709, 0x2dc3c8ea, 0xc1ee54b0, 0x42d5753b, 0x52f3147c, 0x8ab1c679, 0x130056c7, 0x7de743c8, + 0xc2cdfdd9, 0x71367cd0, 0xb383a4eb, 0x7cc477e9, 0x87d570cb, 0xd73d76c6, 0x124add9f, 0x2f34fcaf, 0x5aeedf90, + 0x8089fa66, 0x8c7cc976, 0xc5bb2874, 0x316276fc, 0xbc1e2ee1, 0xfe32dce6, 0x03b3c9d1, 0x4eb5b528, 0xffdaf4e4, + 0x1f386845, 0x336de6ee, 0x09188534, 0x4a3d7e1c, 0xdeec6a2e, 0x2bbb4db6, 0x5f42bb3a, 0x37a8f276, 0x3a5abcd0, + 0xfe56f408, 0xea4ee153, 0xfdb77fef, 0x1d280b19, 0x41314ba2, 0xf266d056, 0x5550f182, 0x2c888061, 0x2fe54c0a, + 0xfefda9ab, 0x81aa3cba, 0xddddaf98, 0x29ffc9e5, 0x4a3f7a29, 0x575f809e, 0x8b08a612, 0x3644c605, 0x2b1a54b9, + 0xf8ea1718, 0x3f608103, 0x6b16bb96, 0x44d99f7e, 0x528dbba6, 0xcab85702, 0xac2259c4, 0xbb11bb8e, 0x944ce1f0, + 0xc7356ce0, 0x7c0d0539, 0x8a5a15ad, 0x32061e90, 0xf39b1605, 0xb60026a7, 0x62e6829a, 0xb47c0eea, 0x1a7394b8, + 0x562d6686, 0xe0132253, 0x977de8da, 0x877fe971, 0x6b75b3b0, 0xc25abe47, 0x8845a8a7, 0xc27a65bb, 0xe8adfed8, + 0x20761c5a, 0x517ddcc0, 0xcdff6c30, 0x8e4ecb84, 0x7e5e413b, 0x386fee2f, 0x2865fbc6, 0x4fda1f74, 0xbd9dbaeb, + 0xe0df1541, 0x9a50a1d7, 0xe892f31b, 0x714b329b, 0xf90bd76f, 0x301becdd, 0x9b1b93a9, 0x546b43fb, 0x7216a46a, + 0x95d07b15, 0x0ae74ba0, 0x23534095, 0x5a2ee162, 0x091e3975, 0xe6865373, 0x704a1a4e, 0x6dbf035c, 0x2be39aa0, + 0xda121b0f, 0x4382d766, 0x2697ae2a, 0xd7eb3d7b, 0xeedc2de3, 0x9ab2a268, 0xbb680c80, 0xeaea5f29, 0x8df2526d, + 0xf0013890, 0x047c1bed, 0x61d869b6, 0x317725d7, 0xd488df73, 0xbf6e687f, 0x0ab5cc5a, 0x5a93fd78, 0x5f36e4e0, + 0xef29af4c, 0x77a94b19, 0x32c69e82, 0x53f0619d, 0xef39c9d8, 0x693a8458, 0xe359266a, 0x15a5aa42, 0x935b2322, + 0x1938dea9, 0x1cf5d861, 0xb0019ba1, 0x169ebe7e, 0x07d57a93, 0x294d8e8a, 0x6151d745, 0xcca6b29e, 0xd74cbaa3, + 0x664ac355, 0xdde5a76b, 0xb0aecffc, 0xf3208c67, 0x0843bf99, 0x2ca1e7cd, 0x217e1a33, 0xfdcc0f52, 0x70075472, + 0x4788552b, 0xf5eb74d7, 0xf3b39fab, 0xca8c2362, 0xef0be1bb, 0x8f5da6dd, 0x12ca3ab7, 0x0b3fcfeb, 0x82901d6c, + 0x9d073002, 0x15a64165, 0xe71785b3, 0xd7015588, 0x298dc925, 0x37c70b2d, 0xc984e146, 0x4d65a89d, 0x902274d5, + 0xc066247a, 0xf35ee870, 0x1a273475, 0x07a03f87, 0x3c8fc31a, 0xabac0e54, 0x3234bf74, 0x1a8b32d3, 0xdc19a1d6, + 0x3e214db6, 0x9dfb1801, 0x9f393b9b, 0x91584d71, 0xb110e559, 0x5b06cf95, 0x3fc54478, 0x622a5315, 0x598e82d8, + 0x1170040e, 0xd93de8a7, 0xdf0963d5, 0xa610ffc9, 0xc35a8898, 0x721b884f, 0x4a6be378, 0xba24e683, 0x28ad4547, + 0x063ccdd5, 0xbfe69445, 0x74787926, 0x7362ab01, 0x9c6d50ad, 0xae291a49, 0x2ca62843, 0x1b0ed01e, 0x1923004f, + 0x4c4f9707, 0x3ff981be, 0x8c8039c6, 0x4eadc538, 0x7baef469, 0x4f0cbdb6, 0xf9757f77, 0xce68313e, 0x510eeaf6, + 0xcd41235d, 0xe949b8e5, 0x5263ac59, 0x848da0f9, 0x7954715c, 0x5752f1a5, 0xb1d676f9, 0x26cb0140, 0x156733f7, + 0x5cac265d, 0x6ed7c0f8, 0x8d5749e9, 0x9eaaf7dc, 0x9df13883, 0xf715dc18, 0x755ab453, 0x53312a19, 0xe9d72b99, + 0x091db306, 0x52a8acd0, 0x8458eb26, 0x4c91dc97, 0xdda10a7f, 0x58f34c7d, 0xe1a579a9, 0xbe34fdac, 0x4c3bbe88, + 0x725ff3f4, 0xc875497c, 0xe7b65f63, 0xbda8a753, 0x992510bd, 0xdcb07673, 0x3285a6fd, 0xc5555894, 0xcce3dd5b, + 0x302b013f, 0x78fb64c4, 0x75493d8e, 0x7f71f908, 0x4cc309f3, 0x87f450a5, 0xaea15f29, 0xcd26f5a5, 0x23945f7b, + 0x34bae3e1, 0xe591fadf, 0xd5ed8ca5, 0x15365ff8, 0x51759061, 0xd7787e75, 0x80b50b46, 0xefc716f4, 0x6a6f65ff, + 0x966ab685, 0xd2c9be1d, 0x750a673a, 0x1d95f660, 0xe8c6e4d3, 0x0a9c994d, 0x5e5c513e, 0xd7d785ca, 0xbbefa573, + 0xb799e8a6, 0x496732a8, 0xcd78eed0, 0x62a42e8b, 0x02d56d20, 0x89f137c3, 0xb7d8a27d, 0x362e7b2e, 0x367b31dd, + 0xef4110a3, 0x9004c739, 0x363b5d70, 0xbe8ff6cf, 0x57740b73, 0x75ae68b9, 0x328c4941, 0x4b2ce77e, 0x34877896, + 0x516adc6e, 0x6cbc3167, 0x79d8fb94, 0xa1f09a7c, 0x39384cfe, 0x24da3e9d, 0xc9555d57, 0xddaa0fa1, 0x286632b4, + 0x44727d65, 0xaeb447f8, 0x4449cc13, 0x7383530d, 0x114edca4, 0x489c1c72, 0xd0da6dae, 0xbe4e0e03, 0xa01e2600, + 0xf6fd6185, 0x38b80787, 0xaf7c8d9e, 0xf3ce3cdd, 0x07b2d426, 0xd087c6fa, 0x233ad562, 0x5972630b, 0x1fa20971, + 0x15fefd4c, 0xeb91a411, 0x43513d52, 0xe2f58bb7, 0x90fde5da, 0x117cb018, 0x2bfc3096, 0xf7f3d34c, 0x24b5ee61, + 0x4067a1d5, 0xf4f57511, 0x6f8a3170, 0xe8b9595a, 0x2ae9421f, 0xf00d5e7a, 0x2d90b4ec, 0xaacd4e6c, 0x275ce902, + 0xbec1ab8b, 0x4b2a16dd, 0xce5319fb, 0x96a02ea5, 0x1d9028da, 0x5b585276, 0xca80c42b, 0x153027f0, 0x09826270, + 0x54a83876, 0xc59184ae, 0x5128a5de, 0x35a3f4d0, 0x4e032d90, 0x67d1c6e1, 0xfc9df613, 0x4b239107, 0x3c37de9a, + 0xfcd89c59, 0xee3a3cea, 0x68420649, 0xc417ae10, 0x7bcf98d4, 0x58fd8e8c, 0x37d8899f, 0xeb8bf65f, 0x01b7750d, + 0xf3f62e7c, 0x0a441c13, 0x680f7b49, 0xf583128a, 0x67aa86ef, 0x230fed9c, 0x870b4003, 0xebcefba4, 0xfeccd7dd, + 0x00638883, 0x3773c368, 0x082772ea, 0xc42a6366, 0x8d59afba, 0xf76aa565, 0xf22d0ad5, 0x7b996f84, 0xafee6a9c, + 0x0d18584d, 0x3e4290a9, 0x14545d8f, 0xa297f8c5, 0x55c16bdf, 0x9c1f31f6, 0xca9be31c, 0x494857bf, 0x1040e85d, + 0x7e8170d7, 0x5d25ef30, 0x6147dab4, 0x9dd71169, 0x698b6bba, 0x283a2d8a, 0x43084979, 0x81e2f92f, 0x4210dc0f, + 0x11cd09c5, 0x002eb4ed, 0xa7bd4723, 0x04dc6f69, 0xb86ae8a8, 0x20602892, 0x929570b4, 0xab2eacf1, 0x6a5735f1, + 0xa1a70439, 0x981540e2, 0x1bfaba93, 0x8689b757, 0x1a0fba8c, 0x010cb7ff, 0xeaae7f47, 0xb46a7db9, 0x2a10d1de, + 0x6ae267ba, 0xb062ae22, 0x85c998c6, 0x42072391, 0x2d0eb68c, 0xa954dfe8, 0xee425800, 0x55d09ba8, 0xc3fe2748, + 0x33a4b70e, 0x8776710f, 0x9c21e918, 0xa893dca7, 0x0e3a11bf, 0x3a96adbe, 0x807c1bc3, 0xce4b53b5, 0xa2892c3b, + 0x878b2810, 0x357cd98a, 0xfde06218, 0x8d46967a, 0x1666e7cc, 0x71bd00c4, 0xaa43eb0e, 0x21e20d92, 0x47f20a35, + 0xf1473fca, 0x1aa0c630, 0x19ca2519, 0x7023e29e, 0x310f4880, 0x38817edc, 0x311df29a, 0xf6807048, 0x2210262b, + 0xe2b2e503, 0xb2a6fe9b, 0x3e13a5ca, 0x424dadaf, 0xc2ca242e, 0x0958e39a, 0xdf9d9535, 0xb0970b4a, 0xf3f2296e, + 0xdb1f2d41, 0x09765dea, 0x5e06a012, 0x0217029f, 0x622cfb84, 0x9cc9c366, 0xce3a4f06, 0x70389388, 0xc1637280, + 0xf3133324, 0x6b0204e2, 0x11fbf5cb, 0x1281ec9c, 0xb38f987c, 0xf0fe4c05, 0xdca38524, 0xa1941488, 0xc7195a1f, + 0x00b9b23a, 0xc2247c37, 0xc0ff5467, 0x16e33885, 0x80b43a40, 0x80f2716f, 0xd9768f61, 0xc107e97a, 0x30f61c07, + 0x817301e4, 0x209bfcdb, 0x5536dd3b, 0x3102b016, 0xfac39b43, 0x7dc9ba9e, 0x007e1db8, 0xb9a87320, 0x8cd4cf77, + 0xda3ed291, 0x7dcbe839, 0xcaeefbcf, 0xbe9a1b6c, 0xebb5059a, 0xc70a0807, 0x5740b926, 0xfb0d01c9, 0x51bb74ca, + 0xcf8f551d, 0xd1a731c2, 0xbef2c0b9, 0x4cbd280a, 0x4a292b3c, 0xbb630dd5, 0x9e27ceed, 0x18fe9ed4, 0x955b11d3, + 0xb310bb33, 0x5670d00e, 0xa2d0fd17, 0xc417150d, 0xe7216571, 0x2b01a526, 0xd1ac7fe8, 0x2d87fdac, 0xa359ff93, + 0x994f6453, 0x279ffc82, 0x5bbbeb64, 0xc235bf45, 0x34466377, 0x230b8a0c, 0xa24491d9, 0x57bd5271, 0xddbf4420, + 0xf1d8f11b, 0x7d28a439, 0x6bf57547, 0xfb8f27a2, 0xbe9b20cb, 0x24ed0d52, 0xde954e64, 0xb1319450, 0xfe9c57a0, + 0x66240f88, 0xfea9593b, 0x41a435d9, 0x110bf2a5, 0xf79c159c, 0x9d10a9ff, 0xc0a4a82b, 0x58a45e06, 0x8b7c66cf, + 0x808d0997, 0x3ac46bfd, 0x3088f594, 0xe0476d0a, 0x07a0f774, 0x2b9a71e1, 0x1a1be6da, 0xe011e879, 0xde2fde63, + 0x409d60cb, 0x7c4bd1b5, 0xdb968a84, 0xa28a118c, 0x83fb91f0, 0x359dcf62, 0xfb536f53, 0x5966ccd9, 0x3b64eaa3, + 0xa5b271cb, 0x74e125e8, 0x2b753515, 0xf1ac38d8, 0xbff51412, 0x9cac1029, 0x072c7aa7, 0xcef96fe4, 0x215a66b7, + 0xf20222a7, 0x1a7c4509, 0xf1ce1812, 0x825db8f4, 0x8109ccc5, 0xf9d8b75c, 0x157f9625, 0x0cc5de18, 0x37a2aa49, + 0x91c678bf, 0x8d882cb7, 0x8ef5de0e, 0x41407833, 0x78d75975, 0x5aa0cb95, 0x57eab067, 0x487f85ec, 0x2cdc5b43, + 0x76cfe68b, 0x777ded42, 0x051f6f79, 0x312d741b, 0x774d36bf, 0xd851711d, 0x108a7ebf, 0xbc4515c9, 0x638e661c, + 0xa736e8dd, 0x4a584d2c, 0x33bf73f7, 0x2862c479, 0x70367d4a, 0xf5495441, 0xc048ce12, 0x259db102, 0xa2935269, + 0x20a88e7b, 0xce0a2543, 0x624b1a0e, 0xf433969f, 0x21dcf3d7, 0x78d2dc25, 0x17fe1f28, 0xcd6b16e2, 0xc6d6d382, + 0x24af6a55, 0xffeaf9bb, 0xc1464b90, 0x8e5278a0, 0xd993d905, 0xe486cb06, 0x00426968, 0x7d27b33e, 0x2c9a9a03, + 0x974cdf64, 0xa895e02b, 0x41f28a27, 0x2afd1221, 0xcfad89b7, 0x1b12cf8a, 0x11a68fee, 0xeab65e35, 0x2a226999, + 0x8a05b829, 0x0219a44c, 0xe7cc2a09, 0x2c372ed5, 0xc3509db8, 0xf0133d22, 0x38ee7a1b, 0x88b259af, 0xe9d45871, + 0xad747cf2, 0x30c1434e, 0x99acf5f1, 0xfc66d3a0, 0x3369aad3, 0x0f8c6cad, 0xe09c22e0, 0x65992a67, 0xf617c709, + 0xc56e13ea, 0xa6b9b736, 0x1d7505fb, 0x20e30f5e, 0xfa099d2c, 0x7b101fe1, 0x50041392, 0x286abf06, 0x8fed2fe2, + 0xa41b0607, 0xfdc34511, 0x3b94356e, 0x0c287e05, 0x8970fc1b, 0x8445401c, 0xba7882f8, 0xcade20c8, 0x99e8e985, + 0x9c6dbdd1, 0x75758bc1, 0xec1123f8, 0x69b15bd9, 0xa12b68de, 0x08827792, 0x05637efb, 0x70c8085f, 0x83b08bfd, + 0xa29d4aac, 0xd79f63f9, 0x47fd06de, 0x86e8015a, 0x8cc914bb, 0x5e1b7ba4, 0x33c509ec, 0x4683e869, 0x61f2dbbe, + 0xc29f21cc, 0x346f6993, 0xd7dc117f, 0xe6a03544, 0xeafdc720, 0x3a16d2c3, 0xe90853ff, 0x295f9bd8, 0x3fa8f69d, + 0x3335de3f, 0x626f2915, 0x7087503a, 0x3ea7c09b, 0xbc32e265, 0x0475a1cd, 0x4430bb87, 0x179c36f2, 0x98157ead, + 0x01891f90, 0xd4f46002, 0xfb699787, 0xd7af391f, 0x61ebf7f2, 0x638d16de, 0xd281450d, 0x94f6c5a0, 0x7c212fbd, + 0x6bfa8b7d, 0xd845865a, 0x02964134, 0x580425e5, 0x1300e268, 0xb791eafd, 0xc380e0bd, 0xc9a22fff, 0x36a2ef4c, + 0x71a140e0, 0xaf712ae0, 0xc1d88895, 0xb76e6c68, 0x30632737, 0xbf7f4e08, 0x42784c89, 0x4006e1da, 0xb25b368b, + 0xf7cf5d98, 0x09e3348a, 0xed392c05, 0x9b90e08b, 0x071f9471, 0xe9eb3b8a, 0x43f7c45d, 0xfd034f06, 0x081e83c9, + 0x68071473, 0x4210c00d, 0x42879abe, 0x60dd02d7, 0x04792ce2, 0xc32932b9, 0x823af58d, 0x257026e3, 0x1eb3b621, + 0x1b9abf73, 0xff9f14e7, 0xbff2249b, 0x1f805a5b, 0xe82c0b0a, 0xa4e69a7d, 0x9890c3c6, 0x4101099d, 0x40abc4f6, + 0x28f5118a, 0xc1d2faaa, 0xba8ec188, 0xa61e8797, 0xd542c307, 0x1fcc1394, 0x95bb3a79, 0x6d2fc1e8, 0x186d77a7, + 0xc4f8a586, 0x8de3327e, 0x5a2bbe74, 0x3d7eb469, 0xc69445d7, 0x77c11872, 0x62436dc9, 0xc8c146e7, 0xd54bcf49, + 0xe16c4f97, 0xe98e9518, 0x62c5dd19, 0x270e4c48, 0xa32db37b, 0x5e2e40fa, 0x725046ea, 0x812a6680, 0xefdf8532, + 0x686b5119, 0xd04f9e88, 0x7618606f, 0x66f4d493, 0xd6cc8bca, 0x701e58f8, 0xe9408185, 0x45efc634, 0xde0803f1, + 0x6cac404d, 0xa2333918, 0x7f5b247f, 0xc606b3e3, 0x61b8eafa, 0xbb22cc51, 0x0cc5e88c, 0x5e853c44, 0x8f767009, + 0xf23df97b, 0xda5b3b89, 0x460c9178, 0xcf6c3a30, 0x8818e1a9, 0xecd5ca1e, 0x242f2fa7, 0x24804948, 0x3fafaa39, + 0x19799901, 0x7d1ec616, 0x116d9c39, 0xd70d52fe, 0x11a5e63b, 0x2fcc238c, 0x3b441d7a, 0xe9ae45f0, 0x4d985be2, + 0xb8de0979, 0x91db8d77, 0x3e267b97, 0xc54a40b7, 0x78917e8c, 0xc17efd69, 0xbc7e1d30, 0xce7e6827, 0x5d38aebe, + 0x392cf707, 0xc5171b69, 0xbd26e532, 0x3bc77bb4, 0xbeb0b575, 0x3ed74ece, 0x2ac7105d, 0x58572579, 0x0c82e771, + 0x1b2aae38, 0x840a8401, 0x807b59a1, 0x7ddb9983, 0x4005c0fb, 0xf02fec27, 0xb8ed1d3f, 0xc2ef04a2, 0xbbec6ad4, + 0xea2fd55c, 0x09f853d0, 0x9fc78f34, 0x88c7888e, 0x89a329bc, 0x78162509, 0xd0d46be9, 0x2a84a972, 0x783bcc72, + 0xca83aa37, 0x6acac4ff, 0xad405f84, 0x6537e886, 0x874bfe61, 0x5f8c0c51, 0xfd884fb6, 0x35604830, 0x8b49084f, + 0xed48a9cc, 0xf60dc3c3, 0x304fab6e, 0x5ed09b0f, 0x00fcf0d6, 0x052913fc, 0xdb1cce57, 0xe9739b07, 0x9805b92f, + 0x0c1e2f68, 0xcbb53c78, 0xc9245847, 0x0abcf335, 0x6287e31c, 0xcc27cc49, 0xbd8950ca, 0xdb8f9bb7, 0x65dcae56, + 0x53fd8916, 0x99edf88f, 0x82b6a4f4, 0x805c6e41, 0x8d350fd8, 0x23601947, 0xe3d9f21b, 0x9a785417, 0x5284493b, + 0xa4422818, 0xcfa2a65f, 0x218f6964, 0x24b0bf06, 0xa009efb8, 0x1d01bf58, 0xf8a41f49, 0x7c31ed2a, 0x4f08c18b, + 0xb67f090c, 0x7c1a5f3d, 0x259d952e, 0x93217fef, 0x7efe1190, 0x8a67c7d8, 0x4e045cf2, 0xb18006e5, 0xf32fdbe7, + 0x5d13dcd9, 0x477a8d74, 0xd2bd9e85, 0x31418a61, 0x2517e04a, 0xe3d7e179, 0x77e4f021, 0x261c0abd, 0xb1897c79, + 0x5bb7482f, 0xe7995ffb, 0x8c9e3d91, 0xe6de2d02, 0x87cd7ea3, 0x59b152d8, 0xdffd231a, 0x921396b1, 0xaffb31c7, + 0x65ea8704, 0x5bd49fcd, 0x9058c46e, 0xc8402281, 0x757cca20, 0x9acbed34, 0x10cf7449, 0xfcaa1576, 0xf739414d, + 0x1c3f5cef, 0x0350b55f, 0x0a10bcd1, 0x1d83ea6a, 0x40dd4f70, 0x2d63b5dd, 0x4368130a, 0xa877eb88, 0x7478ccc2, + 0x5e67ca44, 0xf42064e6, 0x6caad323, 0xfe3013dd, 0xa13e9eb9, 0x1f853014, 0x73fc6c83, 0x218ce98a, 0x668267ef, + 0x3ca777c3, 0x2950af07, 0xac69a125, 0x92f1fb7c, 0xa0fd5b8a, 0xe71201f8, 0x6cadd658, 0xbf16cc51, 0x2eb7696c, + 0xde393465, 0xa9683379, 0x94db9c88, 0x032e3e8e, 0xb034c66e, 0x7320f037, 0x5e9ce191, 0x9debdc9a, 0x7f35961f, + 0xb456f880, 0x4d6ce834, 0xcf731fe3, 0xbc3480a6, 0x714757af, 0xab832d36, 0x6afcb8de, 0xc340641d, 0x1a87d6c2, + 0x33cbcf87, 0x721c722c, 0xe0331295, 0x5b4e5e10, 0x782bf0fe, 0x4f73d6da, 0x59f96aca, 0xf8b4cca9, 0x98fb7fbd, + 0xa5ab499b, 0x7192c293, 0x401ed7c4, 0x72c7c9ae, 0x1c8a9ef5, 0xc36968d8, 0x44c1166e, 0x7871ab8f, 0x762f1b89, + 0xdd612d19, 0x0809a809, 0xd642a466, 0xef82db17, 0xcf605417, 0x5b53f802, 0xbcf56f78, 0x8238c53f, 0x21b764ed, + 0x41815890, 0xdc7a3cf7, 0xd09d66ea, 0x28cb97a6, 0x32daee1c, 0xb0ab2499, 0x70137f2f, 0x8734ba87, 0xd7876e25, + 0x8be9037a, 0xcb452555, 0x4a8f586a, 0x45fb5d55, 0x72764fd4, 0x8bd927c4, 0xd7a78b33, 0x735e0e4a, 0xdc4a0b0f, + 0xc5b576cd, 0x4cc29f70, 0x8409b3e6, 0xb084cec2, 0x2f8f12e0, 0xdcb7f219, 0x2458cec3, 0x389e7003, 0x3bb0890f, + 0x6c86bc92, 0x764e51e1, 0x5e1da9cc, 0xcf5f5242, 0x294fb68c, 0x8680394e, 0x273e509a, 0x0757b5eb, 0xaa825071, + 0x180df22b, 0x58bb52d2, 0x429380eb, 0x9914b172, 0x1e5cc459, 0xb6f59a31, 0x9983548b, 0x2cc0132c, 0x7d6ed8d3, + 0x4b7426cf, 0x5155c3ae, 0x25fe9311, 0xe74d892d, 0x08a9ccec, 0xf72a1a3d, 0x3893c365, 0x7fcf05ca, 0x8b6115c8, + 0xf007cfdb, 0x3b698a27, 0x3c80499c, 0x720daee7, 0x1e359870, 0x7c7c6882, 0x23670ef2, 0x84a48dec, 0x8747f20c, + 0xed195673, 0x79d46996, 0xd31bfca6, 0x04e3098e, 0xc367cc71, 0x61f7e1d2, 0xee6dc0e3, 0xe284bd41, 0x3b1d76b2, + 0x8e346b57, 0x470b228a, 0xbf701727, 0xd46b41f2, 0x2bfe437a, 0x17547981, 0xc0b4b1a4, 0xfbe59fdd, 0xf237821c, + 0xc84e5550, 0x683ef1f4, 0x2619e4a9, 0x7e2016fd, 0x0d47e7ac, 0xe55fc4de, 0x3dfb2c60, 0x34c9064a, 0xd6df114d, + 0x5a0cb841, 0x8e7829b9, 0x66d82e69, 0x93327ee7, 0xabaf570e, 0x441dfb12, 0xdb4eb312, 0x7224bc50, 0x060e7b1a, + 0xb7691811, 0x0915868c, 0x69b59e5f, 0xfd73a8d2, 0x6f546ba2, 0xbb4e76f2, 0x5530d34c, 0xc35d116e, 0xa9591889, + 0x389c9d6c, 0xfd88cc45, 0x47f636a7, 0x2e5f56a9, 0xef62f7a7, 0xf2f08688, 0xfcfd8e6f, 0x7cc331a1, 0x013f2c2d, + 0x8544d9c5, 0x8b918917, 0x59683db4, 0x50e24e4e, 0x66be2234, 0xbfac7227, 0x588d5e43, 0x09baed30, 0x562b02b3, + 0xfa26ba58, 0x56fb5ef7, 0x59cfad57, 0x68e87c4c, 0x1c77863c, 0x9406559f, 0x76a2442f, 0xd73952ab, 0x039db400, + 0x19a5eacc, 0xebb64158, 0xf0948e21, 0x8bc10139, 0xa0956289, 0x89a45e6d, 0xa5c40f03, 0x61ef8d96, 0xc5969713, + 0x184febb8, 0x62fde5a3, 0xa98e57bb, 0x4b409b13, 0xc9799ce4, 0x90529302, 0xdbae958f, 0x4a480b2c, 0x3e27630e, + 0x4b0d8140, 0xa2c0606d, 0x14a0279d, 0x42f5f37f, 0x36158533, 0x60b7c975, 0x2c158c82, 0x3ff4a30e, 0x095706a5, + 0xfe91bee1, 0x733a01c7, 0x0d11bb1e, 0xb6fa7e74, 0x8663aeba, 0x901262ac, 0x65ce1a5a, 0x04286077, 0x8a1c56ef, + 0x20ad653c, 0x7e565e1d, 0x280e08c5, 0xb11213f3, 0xb2fc7384, 0x191cf88b, 0x41414727, 0x5a9ead59, 0xd34f9746, + 0x8f16108f, 0x6819bf7f, 0x6ed528a2, 0x660bebe3, 0xcd81d451, 0xf3b2a752, 0x7c068bcc, 0x30c0a2e0, 0x26536f88, + 0x5ce7e10c, 0xd42b5e81, 0x55a6355f, 0xd6257a20, 0x731ab68a, 0x9502ff5a, 0xa76ca0bb, 0xa7133c65, 0x4be1c013, + 0xc5e2496a, 0x9cfb60e5, 0xc0df867f, 0xc0e888bb, 0xf5dcdf2a, 0x19d788da, 0x034e9c33, 0x9272a3fc, 0x7fa988b5, + 0xa65b9881, 0xed5746b2, 0x768d0b54, 0xde24178f, 0xaed7a828, 0xec823935, 0x739e8022, 0xf95e637d, 0x3451e09d, + 0xcd0cf6e6, 0x6d7433e4, 0x8cf9fe33, 0x712f73e3, 0x3cd0edc8, 0x3f556b99, 0xa1bfde29, 0x094e747c, 0x6bdd54c5, + 0xde213c4f, 0x4957ce97, 0xcb8682b4, 0xa183b4bc, 0xa28657d0, 0x4b623004, 0xc11b6e0b, 0xe04077d5, 0x6294fd97, + 0xac81de76, 0xf924041c, 0x05391394, 0xe1a44729, 0x6f678fe1, 0x4657ed5b, 0x7a0d64ac, 0xdd83b106, 0xcf6673b4, + 0x9f708cf5, 0x68c7abe5, 0xb94dbf37, 0x80408285, 0xc2e93eb8, 0xc55564f3, 0x0bd25198, 0x8a7c649b, 0xfb177c9d, + 0x2cdf9bc2, 0x33cca940, 0x716619ad, 0x42fea3cf, 0x34f484e4, 0x86a9c8e8, 0xe3a057d4, 0x961e4d94, 0xa027b702, + 0x3c1ff9b5, 0xe2a9b06e, 0xbc841c30, 0x6d69b133, 0xfea3ee89, 0x6fe29d58, 0x1bfd8c8f, 0x5821ff2c, 0xf37062e2, + 0x150c0afe, 0xcf0e62c1, 0x458344a4, 0x0f6def79, 0xfa0b56c3, 0x534ff631, 0x971ead39, 0xf259944d, 0x759806e0, + 0xa9e6ebf3, 0xd48291ed, 0xe0f2c6c4, 0x67e77119, 0xa80d52b7, 0xb3f40eda, 0x27c947a8, 0xcb922029, 0xdf2b0414, + 0x8061cdb5, 0xcb094c3e, 0xdcda6ee1, 0x1a6a5b9f, 0x1602ecdc, 0x88fab191, 0x44729a1e, 0x34deae69, 0xf0f01cdf, + 0x3ab422cc, 0xa670f39b, 0x3f3874dd, 0x9fd76611, 0xb8befc1b, 0x96e057b5, 0x4346779c, 0x16f0d86c, 0xb7eba61b, + 0xb260d961, 0x73cbbb1e, 0x3f5fe2a5, 0xc6d0ac9f, 0x389b0379, 0x657499d5, 0x34018fa6, 0x8fd3a7ce, 0xd92a5a40, + 0x047ee157, 0x87219d7e, 0xcc1ec485, 0x8a431505, 0xd43a5bf3, 0x007cd2d0, 0xbe4e2fa0, 0xf0e6def1, 0xf333971a, + 0x21cae0f2, 0x0c6cfa2f, 0xa2585716, 0x0633dfd3, 0xf75b0954, 0xcb97384a, 0x84108145, 0xa92b5821, 0x58f4db1c, + 0x529e3660, 0x5aaf16e3, 0x8a328a38, 0xb45de5d3, 0x36acaede, 0x7db9872f, 0x42b7456b, 0x5c229f4a, 0x673d45b0, + 0xa86f6d31, 0x5cb152a8, 0x5f1ac4f2, 0x4392b765, 0x1e50d4a3, 0x6ecbddb0, 0xe43b8f1a, 0x2e4e22af, 0xc431b5d7, + 0xc85f30c7, 0x1701e8f8, 0x3cd977aa, 0x7b733218, 0xf845a5c7, 0xf450acdb, 0x73b6d2f9, 0x294c2b0e, 0x568ceac5, + 0xd526dbc1, 0x5a481902, 0xe0f2793c, 0xb8cb0741, 0x1529917f, 0x61a81c2a, 0xe57be078, 0xd16f659f, 0x152a5987, + 0x4e89e411, 0xedb78e37, 0x93f76196, 0x45f03bc3, 0x492f15b7, 0x2b940281, 0x0303fb41, 0x1566b7a1, 0xe03680e9, + 0x7503e567, 0x5ace41a8, 0xa6c22733, 0x3acce07b, 0x339e7a96, 0x225eb80c, 0x711c02fd, 0x624e9f96, 0x929a4dde, + 0x87c8ce53, 0xa2c6fa8b, 0xa79e7455, 0xa5a50aa9, 0x0730ed8f, 0x4bd1d135, 0x3e6acc9f, 0x1218529a, 0x52170393, + 0x6b20c89d, 0x248e5642, 0x5048681e, 0xa38d3034, 0x652562e3, 0x6122935a, 0x884f05e0, 0x2a1e4f30, 0x862dca6f, + 0x997ea7b9, 0xe5f08dd7, 0xc257ae86, 0x76bd0e39, 0x713e7737, 0xb2872b36, 0x2ae1bf81, 0x74e99209, 0x218d74d3, + 0x5649f3b7, 0x8fb613d0, 0x525a2611, 0xe034f4e5, 0xd59c853e, 0xf1ba7fac, 0x281bf0d0, 0xa0a2f118, 0x6d7db21b, + 0x97a0de73, 0x04365d4f, 0x7d216557, 0xf1bcd0b4, 0x837730f9, 0x9c109b8e, 0x8f9fc575, 0x54f3ecea, 0x9e5d337d, + 0x7c5bba8a, 0x6b68359f, 0x08b0d16c, 0xfb3db3c3, 0xab72d5c7, 0xa08ca503, 0x9b4a126f, 0x34971717, 0xf0aa9265, + 0xd1f54ef8, 0x93025be5, 0x3a5d9e36, 0x7dd4bc61, 0x085d7e24, 0xaeb036d3, 0x86d8bac9, 0xeb97b26d, 0xc98f1ea5, + 0x3e649325, 0x6d1135bf, 0xffbe1399, 0xbdee055c, 0x984accd4, 0xaec35606, 0xbcd07891, 0x57a32ba8, 0xf09c8d58, + 0x211815cc, 0xbcf6b807, 0x0b264fff, 0x0903e5f1, 0x1de59cf0, 0x031c908c, 0x9ac578c4, 0x22fcaa51, 0xe125c7a3, + 0xbc50923a, 0x9696560b, 0x265a2da2, 0x8b5035f9, 0xfd26394d, 0xdc0ef704, 0x97266127, 0xc5307b0d, 0x46cfad86, + 0x90310a24, 0x1217f820, 0xaf7864dd, 0x254fa46c, 0x59ac97fa, 0xd6d5d505, 0x545ca2cd, 0x71981a6b, 0xa461c471, + 0x707de1e5, 0xbb6ec860, 0x91794e66, 0xcc09fe66, 0x303ccc7f, 0xf6a1542b, 0x785d4f87, 0x6f71a986, 0xee8f1c52, + 0x5cc269e2, 0x754ffddd, 0x0b0dfd36, 0x789178b6, 0xc5adf1ee, 0x17a2ce65, 0x943dc894, 0x7692f398, 0x9d52d036, + 0x708f8b56, 0x20b3cea2, 0x8a6683c0, 0xa2c030b3, 0x099498de, 0x8eac3538, 0x1d565bc1, 0xf0381ed8, 0x6668294c, + 0x5443ef31, 0xedee00e6, 0x4b0e3839, 0x776b372f, 0xcf220319, 0xe3bc6b09, 0x138ca3bf, 0x36e12bc7, 0x8a83dfe1, + 0x4717971b, 0xe6522fcc, 0xb620ac32, 0x4a494172, 0xc7b0f025, 0x5ba333d5, 0xb6369ea5, 0x075d19dd, 0x14b2b857, + 0xa9b6713c, 0x04bdf235, 0xbbdcbc57, 0x646196e8, 0x3622eb11, 0xc1e91cc2, 0xb525e35d, 0x46182cac, 0x60a32a6d, + 0x3836ddc2, 0x7a8afde7, 0xe0a0da30, 0x7fc558d2, 0xdb332039, 0x07a5ed18, 0x08e0082f, 0xb017f45b, 0x0105e003, + 0xc634616a, 0x431a86c2, 0x9cf67bc1, 0xd93b745e, 0x04934b36, 0x7bd63f32, 0xc53dc0af, 0xacb4ad34, 0x05dbaa70, + 0x9a2880d5, 0x264eb14a, 0xcc807567, 0x16aa7b79, 0xfefc3a6c, 0x38691db8, 0xf54bfabd, 0xb6482bb3, 0xea862fb5, + 0x67032694, 0x16711861, 0x64a57667, 0x4ad83bf9, 0x42e1c9fa, 0x4d4baa23, 0x4ce3a02e, 0x9b811f07, 0xb8ed902e, + 0x62e08bf4, 0x6637140f, 0xc1c4cdd8, 0x243de7e1, 0x2b8acba9, 0x3951a219, 0x263601ad, 0x19fa1c25, 0x3fc5c1f6, + 0x757ec2d5, 0x154af691, 0x8309b248, 0x6203b67c, 0x4b949f7f, 0x746fc471, 0x35be9d4a, 0x2adc6d09, 0x96bbeb23, + 0xdc3ccb3c, 0x2bb62507, 0x51a8e662, 0xccf5ce62, 0xb2b328f0, 0x8992586c, 0xe5fb9a0c, 0x93cbcd97, 0x55bc0709, + 0xb3f86f4f, 0xf67bc410, 0xa2171b75, 0xb79dcf5f, 0x6cf01f93, 0x9516ceb3, 0x12232444, 0x22881366, 0x98806244, + 0x36b2551b, 0x3e47bc1d, 0x95a2296b, 0xa71005e2, 0x2439d2f9, 0x9cab2832, 0x3295b440, 0xca6f11c5, 0x04837a95, + 0x8d44f5c9, 0x4d54bf88, 0x0963c764, 0x4371c94c, 0x297ed333, 0x2f6ce497, 0x2f480a64, 0x664a43b7, 0xf381acc6, + 0x25a81298, 0x374ba93d, 0x7146e36e, 0x4093d042, 0x3f5d1ea2, 0xe72bbc49, 0x9a7ab352, 0x89dc5cbe, 0x3f395390, + 0x6ae876eb, 0x332a37c0, 0x0650b865, 0xc09abe29, 0xcb8b7a16, 0x48ef144b, 0x3358a118, 0x6f458bb9, 0x10bd9813, + 0x06f8b7be, 0x48ca46a9, 0x5c9a0726, 0x2501e16d, 0xf5101e47, 0x2c52f020, 0x7fca4759, 0xd7d28fb4, 0x4962daa4, + 0xa65091f3, 0x5726288f, 0x85ab4ff9, 0x61f47008, 0x0a8772a9, 0x8c22961a, 0xe2f06315, 0x1c7f115f, 0xcf918243, + 0xa2a7fa80, 0x74109294, 0xb308f4a7, 0xed68cf3a, 0x4a4eb1dc, 0xbb9f7f5b, 0x7abbd501, 0xad6bde87, 0x6446ea3a, + 0x8d646673, 0x8953cdf1, 0xf77c88e1, 0xb1abddc9, 0xff10534b, 0x6ecac163, 0xe6e65c80, 0x17cccd71, 0x31161d72, + 0x32872f6b, 0xc2e606a2, 0x97152533, 0xab41a435, 0x32df4f41, 0x06ea306a, 0x478cabc2, 0x2d9a146b, 0x58c5a36e, + 0x5e8a8b31, 0x5b0f9beb, 0xc9fb723b, 0xc26c0c04, 0x85c811fd, 0x7a5ff999, 0x5e3fc20b, 0x17d1e118, 0xab956af5, + 0x0f6c6719, 0x66cf9abb, 0x11e2f11b, 0xf8c41533, 0x856aa21d, 0xa9e2233f, 0xcb4a81b5, 0x43da9742, 0xd8dc52ec, + 0xc01e84e9, 0xfd9d23e5, 0x1574fddd, 0x93d9a5b4, 0x80c80dbb, 0x3f9ac195, 0x7b15eea1, 0x62b980a3, 0x6d3720ea, + 0x9f45ce40, 0x25eff5d3, 0x17b8d630, 0xee2f0f69, 0xd3bcc388, 0xe8b4c58c, 0xe7dd644e, 0xacd6aba3, 0x9f39d523, + 0x4202f880, 0xaaee70ed, 0x642508de, 0xb976baf0, 0x07b6edda, 0x9b4921fd, 0xbe4b1132, 0x56917aaf, 0x9cea7642, + 0x3781edf3, 0x06f2c572, 0xc0b6c071, 0x546756c6, 0xf18464bd, 0xb219180d, 0xb8787087, 0x5f793d26, 0xfaf494ee, + 0x2a474399, 0x9dc12e75, 0xaf2bd785, 0x098c3d1b, 0x415741ce, 0xc577517a, 0x95b874c9, 0xe4745cc4, 0x1adf9f6f, + 0x3964e02d, 0xe5c2e614, 0xd0f80696, 0x588293bc, 0x8a615687, 0x09232746, 0x2476ea5a, 0xea5aa66d, 0x2b419d36, + 0x0947354d, 0xa22ff36a, 0x5203e45b, 0x62a871c3, 0x6e3015dd, 0xc13c5779, 0x9f3d180b, 0x9f85fe8b, 0xd01c79d6, + 0x5812acc2, 0xfe082c0e, 0xc1468cff, 0xd19fa248, 0xd0e6134d, 0x1a5c69a2, 0x6e40f992, 0xdf792936, 0x465aedc4, + 0xb03bf4de, 0x36a8373f, 0x549b5c0a, 0x00529041, 0xee04069a, 0x4d24c131, 0xdc81c93b, 0xbf5d40d9, 0x3ab22b80, + 0xbad60fa3, 0x86617c89, 0xb8c8f91c, 0x60ff4855, 0x670b26e8, 0x7eefbba8, 0x67279567, 0x29b7e53a, 0xb1b9f494, + 0x21dc014a, 0xbe237198, 0x99de04b7, 0x6cdc04d7, 0xda1a8f80, 0x7bb4b0e8, 0xfba324d0, 0x1bf47320, 0x071953e5, + 0x87083e0e, 0x0086a408, 0x07ed7ac2, 0xdbec21ad, 0x44b95cb0, 0x07efdecc, 0x614612dd, 0xa687bdca, 0x6d05888b, + 0x9b31b95f, 0x456e2c02, 0xa0c08c9b, 0xf07247e4, 0x6d9d681e, 0xb4ed6df6, 0x61797caa, 0x5c3cb571, 0x49f102e0, + 0xaf1f9fe3, 0x7b537d95, 0xb091a2e5, 0xb9b36dae, 0x13b08afb, 0x09f79024, 0xc90caa2c, 0x280b0baf, 0x8f3a197d, + 0xf45e1624, 0x7b5c37d5, 0x44b26aa3, 0x64a652b8, 0x5f05be8f, 0xd8e02122, 0xbbc567af, 0x177a8b92, 0x352577f5, + 0x7d4544ae, 0x8e8b43a0, 0x4082a610, 0xd130d897, 0xa56cc3e2, 0x9d4e93e7, 0x99efc505, 0xafc13e73, 0x6953af70, + 0x036395ed, 0x3e409356, 0x3f178e27, 0xbfdda647, 0x2abc8a99, 0xf1276d13, 0xd1a962e1, 0x738bb5a6, 0x3442e7eb, + 0x4a177879, 0xe5f2c15a, 0xb0d45282, 0x2978620f, 0xf8ad125a, 0xb66bd5f6, 0x1373b2ca, 0xb397fd5a, 0x80a57426, + 0xa55fd67a, 0x03ee49a9, 0x13c998bd, 0xf4615c4a, 0x05dd3da0, 0x6af6e6f9, 0xedb2d11c, 0x6d3b64c7, 0x0ad4151f, + 0x2c733923, 0xaa482680, 0xe0b1d9b1, 0xc3a11c2b, 0x79a0f58f, 0xbe579b7d, 0xa19cb22d, 0x5deacac1, 0xc58b32d3, + 0x6fba60e6, 0x44d5b0a9, 0x3578a6dd, 0x1ce99a0d, 0xe4d02390, 0x9bfc7c4e, 0x0b1afc03, 0xad251f33, 0x1cb46419, + 0xa92d7ee6, 0x5ee304bc, 0x75f9e664, 0x0582e029, 0xf0e921ab, 0x3333f33a, 0x10c88f45, 0xe7aa2cdc, 0xe47f9805, + 0xfc2805c5, 0x4134e69b, 0x58633450, 0xa760dad7, 0xb5e488e2, 0x7a8f6ed9, 0xe0db51d5, 0x25969fe7, 0xa41a5cb4, + 0x326aaba2, 0xe3705433, 0x22f8663a, 0xeec4a66d, 0x131178e0, 0x2d7c803b, 0x7df8a20d, 0x5bc6e6b5, 0x105e8dac, + 0xf5ac3dd8, 0x640422f2, 0x3da2bba0, 0x78192499, 0x548f8b05, 0x0a5930a0, 0xd62a397f, 0x69a342ad, 0x7d4d5ed2, + 0x6ae213a6, 0xdfe831f4, 0xa1707f2b, 0x7ecba3e6, 0x0b156a5f, 0xe33c5b9f, 0xc04d2570, 0x48290066, 0x1cc4913f, + 0x65f6b7f8, 0xc3549b84, 0xc9489f30, 0xc6f1a365, 0x0ddd8b7e, 0xc84ddcba, 0x69540aaf, 0x06d72ea2, 0x78f60241, + 0x292ba1aa, 0x67b04a3f, 0x2a86592e, 0xf54ba460, 0xce2b7ee1, 0xd64ff0f5, 0x7f80cadc, 0xf79c483c, 0xa1fa50ea, + 0x9c24e7b0, 0x8c916a78, 0x5d11e2b3, 0x4e3422e4, 0xafbab5bd, 0x943ed1b8, 0xef55b28d, 0x903e437e, 0x1352aa15, + 0x1ebfaf37, 0xe16c0587, 0xfeb8bd3d, 0x5bf081d1, 0xb79ff26a, 0x44c63755, 0x6fe37f02, 0x98ce6f38, 0x6742e5be, + 0xd5c2b324, 0x906d9b9e, 0x00028f77, 0x0f56bdb8, 0x3a7ec1d0, 0x138f96ec, 0xf9af8694, 0xad2f0355, 0x236e1289, + 0xcf3b89ca, 0xfe6fe038, 0x55965de1, 0x044273a9, 0xb16b4c98, 0x04c78d2f, 0xdc37c86f, 0x828492cc, 0x24aec487, + 0x22dc9f0c, 0xbf8d1326, 0x43bc9fab, 0xdc4f9ced, 0x2270b9ad, 0xfebc8102, 0x407d3228, 0x6a5ba675, 0x9a94aa14, + 0x0abc220e, 0xb8c7e59c, 0x53cb5ab6, 0x8a2be07d, 0x981c3818, 0xe27f6ddc, 0x71ff8504, 0xc6e59690, 0xecdbe38b, + 0x66a39c8e, 0x3441efc4, 0xf5789b6a, 0xe5cb5112, 0x8ce25153, 0xac152567, 0xfb0be24c, 0x117c4687, 0x74a50509, + 0x173948ac, 0x06dcfb4b, 0xe1e2eb8e, 0x1d48b70d, 0x0a2a5455, 0x3f34f199, 0xa680af70, 0xab71b0b5, 0x3faf2ce9, + 0x10b876f4, 0xefee41a0, 0xda7b2f37, 0x2399bba5, 0xf5cd3db9, 0xa945b538, 0x2a71078e, 0x2921eeb2, 0xac625b97, + 0xf85f6395, 0x5a074d20, 0xfd745b89, 0xdeddf372, 0xc20f582e, 0x5f847224, 0x734b03f8, 0x0143dc24, 0xba973c54, + 0x8fdf6edf, 0x1f8395c5, 0x4d0cd395, 0xc809919d, 0x78a8c9a2, 0x68fb1182, 0xfaf14eb6, 0xbdb4fbd9, 0xc8971a95, + 0x20014d01, 0xc8886387, 0x54ad2be4, 0x5cbad464, 0xfd7beed4, 0xe8a69c95, 0xc061b815, 0xa1e8e061, 0x1e50a727, + 0x20edb860, 0xa0d606f8, 0x9d1423d7, 0x23773df7, 0xa9f8250e, 0x26a77daf, 0x9591178a, 0xeff0d2d8, 0xdc615947, + 0x21a0f851, 0x8a91f659, 0x683eadec, 0xa27c0573, 0xb2dd5f99, 0x0c74cc70, 0x0c269ad0, 0x914891bc, 0x63877842, + 0x2f36a5ad, 0xec467bbb, 0x914c5191, 0x95660ec1, 0xa230078b, 0x1a571817, 0x3e543090, 0xc8b08055, 0x62229212, + 0x56e3ad4b, 0xc6f04c81, 0x0fd44062, 0x6a255787, 0x92692d3c, 0x8a689ef4, 0xdbd219b7, 0xe774cbb4, 0x32d0590f, + 0x4f0302d9, 0xa8d44b25, 0x8b389f58, 0x06a2c07b, 0x11c87dce, 0xddb0884f, 0xa9a81556, 0x11c35746, 0x9b61a72b, + 0x0e1edbb4, 0x6479f550, 0x4c58c1bc, 0xa744a3ae, 0x3aff4b12, 0xc2d84383, 0x2cc22e6a, 0x08d4bdcf, 0xd12b643d, + 0xcff85e03, 0xcbd8c843, 0x3c1cba4e, 0x6577f84b, 0x8461232a, 0xd6204e9d, 0x49ca6994, 0xcb9887b6, 0x5e9453e7, + 0x9d9aa424, 0x13ad9757, 0x4e940f5a, 0xf48bdfd7, 0x9102cb8b, 0x270d975e, 0x442c54ef, 0xa0f16015, 0xb3a242ad, + 0xe90a65cd, 0x680df4bc, 0xecbdeec6, 0xf62b06f7, 0x67895d8c, 0xea107016, 0x0f5212bc, 0x424a47e5, 0xee73f7e9, + 0xe302c13a, 0x37dbf93a, 0xfb668e3b, 0xdaf82c59, 0x92d1b408, 0x1b651169, 0x2d25738e, 0xd62e4525, 0x1fec93c8, + 0xf1cd2ee4, 0x3d5aae32, 0xcd074a13, 0x149f6513, 0x48816391, 0xbd3cd0cd, 0xe9dc1513, 0xc95a5a97, 0xc4c22e42, + 0xc02ba923, 0x001c1a8e, 0x5c1e27b9, 0xc0ba63af, 0xe19cf7fc, 0xe45284fe, 0x5276cdd7, 0x10a65e05, 0x2faf209a, + 0x6f13417b, 0x59f47486, 0xcacfe522, 0xb710db16, 0xe08dca32, 0x058bb20a, 0xd709718a, 0xb055c339, 0x8b3e7ba2, + 0xd7084e37, 0x14280b10, 0xd832c042, 0x2a3d0706, 0xd47e3fa6, 0xfa0521d1, 0x5fb43091, 0x7bcbe0f6, 0x3b142abb, + 0xbc5b2d32, 0x48ed45bc, 0xc0c18293, 0x6e5ee8e1, 0x3cd5a2e4, 0x0268ee3a, 0x1deb0a63, 0x666fc145, 0xf4916aeb, + 0xc6b10938, 0x274687e7, 0x4045617d, 0x3c252b1a, 0xc57b4d9a, 0x3d5b746f, 0x6e02fdae, 0x17b9c18e, 0x79542902, + 0x219ceffb, 0xe479ca05, 0xb9a63c9e, 0x5054d670, 0xa55eeb22, 0xc9b612f5, 0x88d233aa, 0x9af06ac0, 0x3d9cc19c, + 0x52122514, 0xa191f474, 0xb84fa676, 0xceb7036c, 0x37c4ad13, 0xb5c6aee5, 0xc1e3b0b7, 0xaf97ed9b, 0x07d042fd, + 0xa85fdf23, 0x1e278975, 0x855b48d4, 0xb2c21b8e, 0xf680eff9, 0x14a39278, 0xd7b73b83, 0x48c01851, 0xc7ef05ee, + 0x4c468e08, 0xb5245622, 0xf80070cd, 0xc0909440, 0x33a55e6d, 0x73867d0f, 0x2f108853, 0xd7f3ae90, 0x05d2ece7, + 0xd7dc8d41, 0xa7fbdd23, 0xf788eec5, 0xde18a0a9, 0x127958c8, 0x6b44c732, 0x65dc8b77, 0x29af0a53, 0xb91d47ea, + 0xc4c61b36, 0xdd33b320, 0x2fedf37a, 0xf3a9b4aa, 0xea4476a4, 0x5c6bf12e, 0xb2ca895b, 0x6d35c17b, 0xe2fe8c46, + 0x780ec38c, 0xb2b7fa4d, 0xaee81b85, 0xd190f1bd, 0x6176a61f, 0xaea0df4a, 0x0387e6f4, 0x150574a1, 0x661dd5d0, + 0x74bc6aec, 0x5f6be2ce, 0x7fdf75b8, 0xcad2c845, 0x36e59cee, 0x5d31c35f, 0x48707c6a, 0x0a5412e4, 0xa27d18df, + 0x0832370b, 0xf5e16023, 0x7207651d, 0x6ff148f9, 0x0aaffff1, 0xb67b8dc0, 0xa2c617ae, 0x0a8f6760, 0xa5be0d7e, + 0xb58105ff, 0x0c27a53e, 0x784e26e0, 0x9b500518, 0xac0606de, 0x97c8fcc4, 0xa6087fc6, 0xdfa3eb2c, 0xb615869a, + 0x129a0c01, 0x8ddbb259, 0x124a7374, 0x9036ed50, 0xf82ad402, 0x35d3eae6, 0x0c129d20, 0xab9bf154, 0x74cd3207, + 0xd3f90506, 0xe43709b4, 0x52a42038, 0x2b47c98e, 0x312aa04a, 0x52ba32d1, 0x1bd33ef5, 0xbcdb4173, 0x2c44fe90, + 0x667bea51, 0x8484c324, 0x655ec561, 0xa80393d3, 0x7cb82c03, 0xd8bc7e6a, 0x526dff0d, 0x1b1766b9, 0x28f1ac6f, + 0x34f15249, 0xee91a682, 0x13081025, 0xdbc9c7b9, 0x65d5d6f9, 0x968dc7bf, 0xac4001f9, 0x1559ee10, 0xdf5c941f, + 0x313ebd08, 0x51fc835f, 0x9cd4e09b, 0xe377562f, 0xf7d7f955, 0x2adf0b52, 0x69f486c8, 0x257ae761, 0x4b57b461, + 0x09a5f6d7, 0x6758cd6f, 0x2b7d716e, 0x7ec35165, 0xc382ed96, 0x2b7f9f34, 0xb21d6462, 0x0483e945, 0x451c22fa, + 0x7d9d4792, 0x4985f74d, 0x9c5bdf10, 0xda9c3949, 0xb81ea2a1, 0x76318986, 0x502c83c3, 0xb08120b9, 0xe368a635, + 0xcb728c8e, 0x96207943, 0x9d3d6b87, 0x0f334250, 0x9792b3ec, 0x8c2f2360, 0x15888d14, 0x1ec508e5, 0xcc50de1b, + 0x17cebdaa, 0xe84784e3, 0xa89f0907, 0x58f3be3e, 0x79dec1bd, 0xb7ee9d60, 0x79809549, 0x71fbb624, 0xa5124160, + 0xa3906604, 0x96694c41, 0x74f9a144, 0x84ee388e, 0x81f48fc1, 0x712076b8, 0xb3ef60c5, 0xf2b68bb1, 0x73e1dc4c, + 0x914b4ad6, 0x83dea586, 0x0880662d, 0x2ab89279, 0x6c3f8531, 0xf19905fb, 0x1131ee1a, 0x4e1fe26b, 0x0b74c596, + 0x3173af5e, 0xf9a9c300, 0x24c523b0, 0x81cdca77, 0x3f76216b, 0x73230470, 0xa4981fa5, 0x8cb33c26, 0x9962cfe3, + 0xd44fd5e1, 0xbceb2e55, 0x267a79ab, 0xb9948bcd, 0xa37b3a1d, 0xa46b5214, 0xaf897ea3, 0xef8e9696, 0x301ab477, + 0x20515c73, 0xfdb83c4a, 0xf9bd4b89, 0xcc873da4, 0x2b3657db, 0x09edf6c9, 0xb7ba5a39, 0x22fb58d9, 0x25affe9f, + 0x3a760574, 0x5a5d9035, 0x40e7ab1f, 0x0c731b97, 0x76150d6e, 0xe5440143, 0xc7715477, 0x30fba90e, 0x3a141f6d, + 0x590c04d3, 0x2d6375ae, 0x93ab8134, 0xb55277ea, 0x1e87bb99, 0xfc70b801, 0x3805802e, 0x8003f089, 0x341af355, + 0xe8ee9a12, 0x423071a0, 0x7f45f80a, 0x984bd8f3, 0xabcdf4ad, 0x738ef2d2, 0x7f05df18, 0x3fb51623, 0xfa30cf32, + 0xa278204f, 0x7329cc52, 0x0f9cba41, 0x80a3beb0, 0x620e8df5, 0xe4a8c6b5, 0x47c3f69a, 0x1b3fed44, 0x3f304c73, + 0x88beae31, 0x7cc21f61, 0xa2ea1243, 0xaec2e70f, 0x694712c5, 0xee7e632f, 0x6f788edf, 0x5fc33c76, 0x191deaec, + 0x56fc1ebb, 0x51acbbd9, 0xf6908bf4, 0x4f3e8c8b, 0x41e4f5f9, 0xe62b6eff, 0xe72ea489, 0x3ebffe4c, 0x5b9e235f, + 0xfedb44e3, 0x3607fef6, 0x164d6ea8, 0x1cb454ee, 0x1165a035, 0x50fe9d50, 0x86debe08, 0x70a3e673, 0x389d6a7f, + 0xf0feb148, 0x1fddc1c6, 0x823eb43c, 0xfae35c9d, 0x1ce26aa8, 0xe4c0d7cc, 0x5676f9c5, 0x2d7a18df, 0x2ccadd5b, + 0x88efb6f4, 0xa121f71b, 0xdb936146, 0xa43636c6, 0xda5a39e8, 0xea12f1e7, 0x3ec0e4c9, 0x4136829e, 0x8df912b8, + 0x22628cdc, 0xf6e9ce06, 0x23782d98, 0xf54438ed, 0x88077a2d, 0x67c358a4, 0xe030431d, 0x219c04de, 0xd6f535a1, + 0xc2382ca4, 0x4a47d789, 0xb408d2b6, 0x202a5012, 0x69d6cb4b, 0x8930d204, 0x86c2bac1, 0xb04300fe, 0xad086bf5, + 0x44d23de7, 0x9d7d0bae, 0xeccb1881, 0x1c7c8fcb, 0x641c4a38, 0xab41d92f, 0x4d488ae6, 0xdf9293ad, 0x08607c94, + 0x2e6c4bb8, 0xf1ffd5a1, 0xf4e237c6, 0x05a7fe5a, 0x5a8e497e, 0xcd1f150a, 0x536eb435, 0xe2e263a2, 0x7d4cacb4, + 0x0b867bd7, 0xcb8aa3df, 0x45b2ae4e, 0xd6d38af5, 0x8f1671be, 0xd78e5429, 0x15ea6f24, 0xb616b761, 0x562cef22, + 0xc4f13761, 0x44218087, 0x96bbfb2a, 0x29db1c08, 0x5f4ea85b, 0xe8c37372, 0xe2a21b13, 0x9d7590ad, 0x38406deb, + 0x4fe01691, 0x238aa944, 0x5b2e34c2, 0x76d20136, 0x7467b4e0, 0xb0fb68e3, 0x5ef139bd, 0x112ad550, 0x85ac713f, + 0x34a6d757, 0x1f33cf1d, 0x63303255, 0xeb11b515, 0x2ac7d086, 0xca6a96ba, 0xc2096606, 0xf1e14b32, 0xf3b89f7d, + 0xd3505141, 0x9b01dab6, 0xb2828771, 0x63994e13, 0x1e3500bb, 0xdec3b06c, 0x2dffcb7f, 0x569fb636, 0x81484087, + 0x470450b6, 0x9f3e04fa, 0x012cf8d7, 0x2cd1d283, 0x24880c70, 0x1cb2154b, 0x79a1ef4c, 0x712a0fe2, 0xacdf6cfb, + 0x63e0443e, 0xce8d891b, 0x82133310, 0x69e15eb0, 0xcffd17a7, 0x87ed2c73, 0xda46195f, 0x7a23626a, 0x123181cd, + 0x33c561a3, 0x73623aef, 0x39f27629, 0xc64dc7d6, 0xd30664d4, 0x9a9605e0, 0x96aa891c, 0x57d8f666, 0xac44b18d, + 0x1552fd59, 0x64474375, 0x88735696, 0xa942a147, 0xd0124cba, 0xfb0faa3f, 0x4a9927e6, 0xefb7907e, 0xae3f3471, + 0x9ea87b63, 0x37ae5e33, 0x6dce6e00, 0x1a86ef20, 0x3245dddd, 0xc19049c3, 0x616205de, 0x53a0f0fa, 0xc276d2f4, + 0xa5e19cfb, 0x4ae16c3d, 0x179412b3, 0x0a3a37f8, 0xc11faa78, 0x6184a10e, 0x50e420fb, 0xc420b2eb, 0xbb3d7597, + 0xad4af575, 0xf9c62ca7, 0x462a84e0, 0x639c7f12, 0xe229e0d7, 0x6226af6f, 0x9219a041, 0x0d2d222f, 0x151bb139, + 0x75300302, 0x1a10974a, 0x4509ebcb, 0x3d9f65aa, 0x563b18fe, 0x071af6fd, 0x90ad68a4, 0x97634d6d, 0x003c907e, + 0x96196472, 0x48aedbf1, 0xf2005886, 0xcc72d22e, 0xcd6120ab, 0xe90a926b, 0x614234b0, 0xdd34a652, 0x78010a8e, + 0xe2c00fec, 0x6d4fe108, 0x8c8bd893, 0x5ad1ad63, 0x0887c52f, 0xa4fc8822, 0x17940a02, 0xc9c6307b, 0xd8016086, + 0x5d4ae8b9, 0x268f2718, 0x96c6360f, 0x9b4024aa, 0x56efd440, 0xf3f7dc88, 0x3c0798a4, 0x540c9c13, 0x77b01b3a, + 0x16d30480, 0x110adf15, 0xc2420242, 0xdef3362c, 0xb6c4a15e, 0x7f3c9b10, 0x3f465596, 0xf13ece2d, 0x0b634c7e, + 0x22128e52, 0xa809c896, 0x43481ae2, 0x4dbf18bc, 0xbd93577f, 0x7d5d9ded, 0x9d58558e, 0xe15f07ce, 0x35ec549d, + 0x68988b4e, 0x4143b5e2, 0x74662471, 0x3eff5d0b, 0x5a626b1f, 0x8b6fbc85, 0xbb0f8e18, 0xaa4b31cf, 0x9a32bc6a, + 0xdafe8d1f, 0x3bbcd5e2, 0x33d297a1, 0xa33fe634, 0x837782af, 0x589963f2, 0x9fb3d18e, 0x525306a5, 0x5d2f00da, + 0x9cf4ccc2, 0x6761310d, 0x34131d3b, 0xe4f4ab5d, 0x25eff15d, 0xfa4213d0, 0xd38a73d4, 0x192facf8, 0x92f854d4, + 0x15402c0c, 0x9448178c, 0x235f7c32, 0x6e061e58, 0xf086a3bd, 0x8fce87ef, 0xc76ddb8d, 0xf2cc33fc, 0xf95a8e31, + 0x79f2de84, 0xa0527c18, 0xd1bdad89, 0xeac50be6, 0x30afe39e, 0x6178127d, 0x9d47f481, 0xa84ef795, 0xfad66412, + 0x562ad87e, 0x6479fda1, 0x0c27e410, 0xd2695b96, 0xca2703c0, 0x36d73be2, 0x519422a3, 0x42365fb5, 0xb264eb77, + 0x8772eb89, 0xa69a3062, 0x0b3438a8, 0x1bc3a5e1, 0x185bed1c, 0xfa225002, 0x84766498, 0xb8a44f39, 0x38eb1ee8, + 0xcedf21bb, 0xcca408ee, 0x366e726f, 0x17ff4050, 0x282e2c68, 0xcfa1f8bd, 0xa5b4bab8, 0x774bdf50, 0xb129f731, + 0x24a9faa6, 0x319f21f0, 0x403319cc, 0x97c085b6, 0x4dd23e51, 0xac722b93, 0xa062c7e3, 0x857b3acb, 0x3c1bdbfc, + 0x661481d8, 0x99024274, 0xc05565a2, 0x93b52b4f, 0xd1360b22, 0x817a9ccd, 0x9f72dbbd, 0x9f47c689, 0x4d22e37e, + 0x4d455557, 0xcfb2356c, 0x5986134f, 0xd76fea1d, 0x80bf5ae3, 0x60850ad4, 0x1febbb7c, 0x15f963e9, 0xadabb4d4, + 0x68dd337a, 0x3219ade6, 0x1863f4d8, 0xd0e0cd1c, 0x38045230, 0x437a24c6, 0xab1de0e2, 0x38200655, 0xc932d012, + 0x29b59529, 0xa55e68bf, 0x56acb2ba, 0xbad5a50f, 0x08f27f8c, 0x7717fe03, 0xd5070759, 0xf6e8ed50, 0xfa2651cb, + 0x6c5251e5, 0xd28c8dfe, 0x426e8d76, 0xc7536cab, 0x17c5f7fc, 0xd8311c77, 0x185e453c, 0xa96ade6f, 0xf1aa231f, + 0x578b9f36, 0x7d570d02, 0xd42ac103, 0x322a6eac, 0xf3944087, 0x571ec7b4, 0xe156296d, 0xbafa5f58, 0x7989ff94, + 0x8aa3191e, 0xc9c7c171, 0x8ba63f5b, 0x2380a2ff, 0x9be07db5, 0x288e7800, 0x3ab8a995, 0xfe4c5fb0, 0x3fe8c7bc, + 0xac855133, 0xc8ccfb3c, 0x33bed2ea, 0xe1be081d, 0x3af20450, 0xe0eb2ab5, 0x6afbe073, 0x0944d392, 0x23a84c08, + 0x32b5e6a1, 0x65f3ef31, 0x87227937, 0xa23a6935, 0xd54871c8, 0xa4a35472, 0x5863bbea, 0x996804ac, 0x41a8923b, + 0x41b1ac40, 0x958b6f87, 0xf851f74f, 0x2d19007d, 0x52c3c974, 0xa119b23e, 0x97a53099, 0x6963a951, 0x90e037fc, + 0x3e662f74, 0xec25d36f, 0x495b941d, 0x19267c9c, 0x969ee5b8, 0xb5c680cc, 0x060f24c4, 0x1269ccc1, 0x11a4e200, + 0xd5deb3a4, 0xe4af848d, 0x4325493d, 0x6785a3c7, 0xf9fa127d, 0x51a0d093, 0x094ff462, 0x9f56a4e1, 0x39271334, + 0x446d7835, 0x38d4c52f, 0x5de2d489, 0xd3c22ea6, 0x9a2fd983, 0x227cff9b, 0xdd3cb117, 0x1ba1d7a7, 0x7023a099, + 0x25a2b7e3, 0x7344a266, 0x4f9b97e3, 0x3ce7475b, 0x1291d4ca, 0x65581ee1, 0x42ffc371, 0x2d87f09d, 0xe315ae11, + 0x7c1ba7a7, 0xe09747b7, 0x08d1fec6, 0xd2e2864e, 0x7a259903, 0x4a12862b, 0x56c82707, 0x78e3d621, 0x1ee2362f, + 0x6893f913, 0x3b2e1d1d, 0x913cb920, 0x65f9245c, 0x85d5ddc5, 0x39ba61f6, 0xe4c4877f, 0x89fb4c41, 0xb6aed8ca, + 0x9e86a80b, 0x4d51e698, 0x5b045b7a, 0xe66427ae, 0x176e2001, 0x089fe7ac, 0x98c6deac, 0x20fdebdd, 0x16df33ab, + 0xe2ab5951, 0x7fce4a80, 0x9d66f9d3, 0xb0853768, 0xe15402c2, 0x2d84ea62, 0x4ff207f0, 0x5682bc96, 0x3c5def0a, + 0x70d4a57b, 0xefa722d8, 0xdd71574f, 0xdc66dba2, 0x21deba7f, 0x82f130cb, 0x27eae87d, 0xf8e02438, 0x9abbfcf9, + 0xc3cb0782, 0x281afe6c, 0x59a2eae1, 0xfc142ae5, 0x21397c64, 0x0bfc84a4, 0xf7b239b5, 0x304de827, 0x4a743207, + 0xc0435371, 0xf02c231c, 0x8dba2797, 0x82ec223a, 0x7997ced4, 0x8a4a8aec, 0xdd088b99, 0xb86e4459, 0xa3a7398d, + 0xd9dfc742, 0x497adbc2, 0x1650f447, 0xbefe9b45, 0x80cbd565, 0x0c3ade72, 0x0527b1f4, 0x32179928, 0xacf7198c, + 0xdbe6d6a2, 0x88f22c83, 0x9f995df7, 0xd11e0114, 0xc93734d0, 0x3f1abe59, 0x90456426, 0x9fa9e7a1, 0xf072074e, + 0x477653b7, 0xac292182, 0x701cfa77, 0x1bb0c8d2, 0x7c6aeb7f, 0x8c1cb8b7, 0x5692c8e1, 0x653d615c, 0x9ca47128, + 0x96a5750a, 0x103d6a3b, 0xb751cc78, 0x7bbec738, 0x4f3bb31d, 0x812e7a00, 0x9ba37937, 0x072f3d83, 0x3f5ae126, + 0x95811209, 0x10bb5779, 0xa6ceedff, 0xc5aa0433, 0x9e90d056, 0x982bb89b, 0x322d0017, 0x0b0be876, 0x3c7ebf52, + 0x9f33ba1f, 0xc0f810df, 0xde3980b6, 0xa4f56c67, 0x52d5c01c, 0xd0a894af, 0xddf10c9d, 0xa2574a4c, 0x4ac54e97, + 0xb1b62bc3, 0xbd073eb3, 0xb76f0a67, 0xa10fa14c, 0x57b7b92e, 0x2d24ce89, 0x2a70eb95, 0x4e346db4, 0xebdfdce6, + 0xb764351a, 0x9a46e64e, 0x6a53ec70, 0x13e04059, 0x8dd22b80, 0xbdf77ea0, 0x38cf7c78, 0x976cfef4, 0x54755352, + 0xd3c955bd, 0x7e3071fc, 0xbeb45222, 0x01f20fca, 0x18604d40, 0x2a0a5af4, 0xad142ff2, 0x0bba69c2, 0xbd9841d9, + 0x8d5be9b1, 0x15742b3e, 0xf968dee6, 0x78e12eb2, 0xa5c4d3d4, 0x5977f69c, 0x107512ab, 0xbd00a3fc, 0x5ae01bc4, + 0x59830dcc, 0xb0178c24, 0xb767b046, 0x28304c81, 0xdfde1653, 0x174e2d03, 0x6bb89c8a, 0x72c8aeec, 0x2e573942, + 0xe1853d8e, 0xdf543355, 0x61648c33, 0x715f9a15, 0xc170235c, 0x03ce30ba, 0xf8983cfe, 0x2892b212, 0xa31d7aca, + 0x4de706f1, 0x252556b2, 0xb8710997, 0x85a78538, 0x8955cf88, 0xea7d5f97, 0x2f581029, 0xc485951c, 0xcb42b642, + 0x8a2e7751, 0x94b10371, 0x64f371bb, 0x885c286f, 0x710ee762, 0xb52a18cf, 0x31a2d57e, 0x420d75ad, 0x71001c46, + 0x00c809db, 0xa94059a9, 0x8786cadc, 0x5c78298a, 0x388fcf7a, 0x2b76052c, 0xbc19afb4, 0x67fe4fd4, 0xe674b508, + 0x44f1e9ec, 0xc02df929, 0xcda1bb62, 0xb1b579fa, 0x590d2205, 0x3cbd796e, 0x819d254d, 0x394d7bac, 0x50b060af, + 0xab267dc0, 0x48957ae3, 0xe3937cfc, 0xefaa7850, 0xbb6f520b, 0x05a8638e, 0x4e6302f6, 0x22f663cd, 0xc57b602c, + 0xa8c1ff45, 0x4d0cb316, 0xf2261d31, 0x48e696b4, 0x47248f85, 0x353cb2ea, 0x12988022, 0xc378c842, 0x5b0eebca, + 0x4257b615, 0x26e1f47e, 0xd7643a64, 0xa6c723d4, 0x2cb33b8e, 0xc1bb1d28, 0x77d262de, 0xfe13f17e, 0x47a09b67, + 0x5dd51f76, 0x8ce83294, 0x9f51ba7b, 0x3e533dad, 0xacc6d70b, 0x0e6a59c7, 0x295eae87, 0x5e72501f, 0x140e1df3, + 0xf02dfde0, 0xe7b4cacc, 0xefb7e387, 0x25eac130, 0x5663d8b0, 0x96d37be6, 0x5df9b704, 0x1c34c836, 0x405cc986, + 0x87dc27ec, 0x4c1da504, 0xcb61533c, 0x22b100fa, 0xed9f14e3, 0x13096aa8, 0x1c9a1e04, 0xa77b71ca, 0xae125b8a, + 0xc51d4841, 0x60c5cd4c, 0x580463a4, 0x29d3e32a, 0xc05beac3, 0x42d87eeb, 0x56a1a01d, 0x7ea9edc8, 0x71e7cd1a, + 0xb08ac93c, 0x81bcb94f, 0xb8fee4f1, 0x5d22b495, 0x3099ffd6, 0x6687dce9, 0xd0948f61, 0x3950a4bc, 0xa109908d, + 0x0780aee7, 0xd0b38ca0, 0xa59a9c80, 0x485da363, 0x75f1d2c2, 0x96de64cf, 0x9d07eac1, 0xf4be171d, 0x0d891dbd, + 0xad9ba048, 0xccd7aea0, 0x37081019, 0xb39f58ae, 0xd15b6a2f, 0x3c4eb7ab, 0x9bcc1730, 0x01e1db77, 0x086243ce, + 0x69111e8c, 0x8f572e60, 0x25dbcc48, 0xf16356f7, 0x3b3c4643, 0xb9a0d1c8, 0x38f9dbbd, 0xc1918cc2, 0xf7cb110e, + 0x2fecd02c, 0xe5ed31ec, 0x64985a84, 0x6e06d185, 0x6da95b1e, 0x0bca53d9, 0x5e6b1795, 0xe8132ac6, 0x3da3c443, + 0x7f9ff568, 0xeaff75fe, 0xa76fe176, 0xe1f5f1bd, 0x3ecdffc0, 0xfaac28b7, 0x939829b7, 0x8fc7832c, 0x062af453, + 0x8e736c69, 0x38edc6ee, 0x73801b68, 0xfe223cf2, 0xc8e37486, 0xe9975225, 0x0ad5f7a5, 0x6f0425eb, 0xa1d83839, + 0xc8ef404a, 0x637facd0, 0x12b9e303, 0x60147f43, 0x5a69ac08, 0xd681508e, 0x5f23b856, 0xef61f93b, 0xc8ec9b81, + 0xc3f821a2, 0x4190fdc3, 0x33ce9818, 0x2fc2cfac, 0x30d7d767, 0x7ae6a27d, 0xa3626f7b, 0xaef32930, 0xb2c884b9, + 0x4f15d573, 0xafa5570e, 0x3c36c376, 0xdc801a86, 0x18b467cb, 0x087cdd24, 0x2a850d13, 0x554c1e7d, 0x4abb19cc, + 0x445cd4ab, 0x0d98e222, 0x17778013, 0x3d4e8106, 0xd324906d, 0x560f617f, 0xf5b08ba7, 0x661d13da, 0xa20c9cfb, + 0x9078d34a, 0xf8c270da, 0x82e95bd4, 0xbe34231b, 0x6ec901f8, 0x178acb32, 0x83117e1b, 0x47751b50, 0x33eec10a, + 0x83f30d13, 0x5f348357, 0x45c9b4c8, 0xbae51fa3, 0x25260625, 0x1d1a445d, 0x149d5f91, 0xe93bb335, 0x6286c15a, + 0xf93a91ff, 0x119ee3ab, 0xd814fb3a, 0x164b4364, 0x31a6e45e, 0xd1cd13f4, 0x733cba7e, 0x85c5a641, 0xfa9631db, + 0x5f95e690, 0x76699d2e, 0x4d6d21e8, 0x4cfb94c4, 0xd716a304, 0xcbcb52df, 0xf2d3385e, 0xf47f2ee4, 0x18fc933a, + 0xcce8e805, 0xbe6b5df8, 0xc3b6187f, 0x8af4a0c5, 0x3ef73e5b, 0xe4c8b240, 0xfacfa504, 0x1b8405f3, 0x8bb03f77, + 0xf9d2019a, 0x0ce4b16c, 0xf82e41c8, 0x76b28063, 0xfc1ebe61, 0xe0d7a8f7, 0x3a170556, 0x5c610ea7, 0x6373213b, + 0xa83bb62f, 0x24c856c0, 0x736d06da, 0x9690f37f, 0x12bed7c9, 0x2553959e, 0x30162707, 0xe155426a, 0x89e834a3, + 0xd78c3f5d, 0x35138f05, 0xd09150a1, 0x0cf4bac9, 0x47585699, 0xf4ebb065, 0x988d561e, 0xd3b30557, 0xf6d395ff, + 0x1d8f6224, 0x8ee82332, 0x6ed01dde, 0x2de2a395, 0x3d2c507a, 0x5f178a4f, 0x48ea3912, 0xcd34cca2, 0xb54119d2, + 0xc6906801, 0x805a3311, 0x7ece51f6, 0x1473a5c0, 0xe747fdda, 0xfb4070d7, 0xf9074f83, 0x391d8e7b, 0xb5e69d86, + 0xf53719bb, 0xa2cf1684, 0x4a7b0e36, 0x3a331717, 0xa772edb9, 0x736fbf73, 0xf7ac74f8, 0x14eebf66, 0x949a9738, + 0xf90562ec, 0xa734f968, 0xc633b43b, 0xc748f8dc, 0x1395df98, 0xcdfd6d88, 0xa9398a49, 0x67abe041, 0x58436cf9, + 0x97225ed0, 0xabe0dc45, 0xa89f943e, 0x3ee88c6c, 0x2b0a0660, 0x6540b9e0, 0xba828203, 0xd45d2bb7, 0x6495cb99, + 0x52dcbf7e, 0x1255e5ef, 0x28e0afeb, 0x5a78effe, 0x581bd823, 0xd17af5b6, 0x0bdf5422, 0xdbdd0557, 0x77d528dd, + 0xd342212d, 0x1511c056, 0x1c9b658b, 0xece8e01b, 0x16db2d3d, 0x97c37a7b, 0x1c1b6ed7, 0x551351ad, 0x140d4cc7, + 0x86fd9bf8, 0x75fe546d, 0x6dc2180d, 0x3a123513, 0xb56566c6, 0xfa1110aa, 0x5adadabc, 0xc5e1600e, 0x2c749daf, + 0xf80eb4e0, 0x8408f1cc, 0x5394ec58, 0x5baf90b9, 0xe96804d8, 0x852e2a68, 0x192eff3c, 0x0aaa2a50, 0x555a35f4, + 0xdc38f0f0, 0x71d3df46, 0x8999044d, 0x5f258d62, 0x2b96b875, 0xffcb9303, 0x31e6f97e, 0x15f0b49e, 0x5e54fbb1, + 0x8749a02e, 0x2cd6f4d7, 0x8daf6c25, 0xa5f71957, 0xbbbfb9f5, 0x901907ad, 0x394fc29d, 0xc4f6d33b, 0x61f1ee22, + 0xe68a31db, 0xdebaf159, 0x79efd5bd, 0xde9319fc, 0xc3a88e8f, 0x75e6e07f, 0x3261f107, 0xf5a88171, 0xd0a972b0, + 0x8f3f5664, 0x2c6aab34, 0xa127e1fb, 0x58a53839, 0xe37cdd4d, 0xd61a9729, 0x1fd8185f, 0x26268c97, 0x707989bc, + 0xe8060333, 0x259973a6, 0xb63ecad0, 0x10b1bb71, 0xb786fe7f, 0xd7be0d96, 0xa1d95610, 0xf9013fd6, 0xd0f60ad8, + 0x91568c6f, 0x1c3f2928, 0x475f842a, 0xd1f2ffd7, 0x5dbd990c, 0x6f9bcaea, 0x6d4b922b, 0x7b054b7b, 0xba500127, + 0x2666ddef, 0x1d6965a7, 0x65c8efed, 0x2fba6a9b, 0xd648dae2, 0x1ebd9ddf, 0x2dbbf4f0, 0x3633bd4e, 0xf2038c1b, + 0x85adf62d, 0x26d80d50, 0x48fedc4a, 0x3f2790a3, 0x7679a975, 0x5fdbbfbe, 0x47e6c0d1, 0x7552bfd1, 0x8839dcde, + 0x375bd399, 0x5cd0372f, 0x4ab4b783, 0x097aa966, 0x31f51fbd, 0x5c38f578, 0x3e2f5b4a, 0x6d1548f7, 0x7f68ba8b, + 0x2c3134a5, 0xdfcd73c4, 0xfda155b2, 0xacdf9404, 0x6d7f1fc7, 0x3ba37568, 0x5d5fce6e, 0xbb17c76a, 0x24856503, + 0x17c5c4fe, 0x9fb1d7b6, 0xf257519e, 0xdebeaf74, 0x6ea08542, 0xc1b069c9, 0x73b32d62, 0x104016fd, 0x0a0ae346, + 0xc96d0c9f, 0x1269926f, 0x36e3960a, 0x97152097, 0x56f636d8, 0x55659218, 0x7664f67b, 0xd69873e6, 0xb73d5a8c, + 0x02606ea3, 0x2961b567, 0xdf5480be, 0xc23d7ec1, 0xc20f392d, 0xf394a105, 0x6c5060a4, 0xbd75c99b, 0x71f0beb2, + 0x6ca16032, 0xc1302c25, 0x91be6691, 0x88a1868d, 0x1d85f740, 0xc5934f70, 0xed706813, 0xca4c39fd, 0xa29dafb8, + 0x7ff22cc1, 0xe5a37ccc, 0x387dbfa1, 0x619dbb9b, 0xf09c3696, 0x9b42a827, 0x68cc87ad, 0x179c4ca4, 0x1dca8183, + 0x5964c0c5, 0xe77fa66c, 0x22794da1, 0x166d1f9a, 0x5b4a8f56, 0x5e1a5967, 0x11fc0f3f, 0x5c63b699, 0x10188d06, + 0x5856a7ac, 0x70d2262d, 0x22cfccb2, 0x745fd5bb, 0x49b0b3f5, 0x85bfe385, 0x94a9037c, 0x8d75984a, 0x16d60452, + 0x579a060c, 0xdb5042bd, 0xbe7bb23a, 0x3311101d, 0x037f33b5, 0x19054abb, 0x6fb3b5e2, 0xe655ad5a, 0x168fce36, + 0xdddbd1aa, 0x81df51cc, 0x18e06075, 0x5a9a1375, 0xcf7a4820, 0x393a1441, 0x2f41684a, 0x59cbf0c3, 0x576de511, + 0xbdeec05b, 0x1c12fe79, 0x8bd942d5, 0xfef44197, 0xe5f2ad0a, 0xee9e5052, 0x89155adc, 0x6934177f, 0xdafbd3f8, + 0x6b234bf9, 0xd47c23a8, 0xbeaedc7c, 0x47680b5e, 0x170df9c5, 0x21add60d, 0xc6766965, 0xb3a35037, 0x2018ed34, + 0x9f58471b, 0xeb24d909, 0xce82c1b1, 0x66cd07ed, 0x970af1c0, 0x21270fe0, 0x0df67977, 0x89e1a698, 0x2290fc05, + 0x12ab76c7, 0x0de4aaa5, 0xa4a1d964, 0x1a799df0, 0xd3fb60c1, 0xd9f13df8, 0x95b19a7f, 0x31963425, 0x2d03a58c, + 0xcb9d4b24, 0x1b0db929, 0xca0727c5, 0x6aa88d2b, 0xc20b6e0b, 0x68ee2435, 0x71c9f9b0, 0xe94766f5, 0xcf2b29bd, + 0x4dc2d4bd, 0xf2f67509, 0x0a4683b4, 0xe7766783, 0xcc75d772, 0x8dc1304f, 0xbdeb75d5, 0x92f6f39d, 0xe4c4c3a7, + 0x8656619a, 0xdb967cbb, 0x4ebd0973, 0xf47ddae3, 0x5ca443ff, 0x65fdfa24, 0x53310df0, 0xdbad7d47, 0x1ed6733f, + 0xe55a4173, 0x4a32f87e, 0xb8cfae6b, 0x54b7169f, 0x875f14c7, 0x273b0b24, 0x01430b9e, 0x8d8f53c2, 0xce9309e1, + 0xc4fc9bc1, 0x9edd30a8, 0xf109e815, 0x7b76a61f, 0xa34fa01f, 0x1876a0b6, 0x60de3739, 0x38db6f5d, 0x396beed1, + 0xf14e94de, 0xccb29ef1, 0x588b086a, 0x7f4b420f, 0xebb2466d, 0x47af3dc2, 0x88c5b0cd, 0x14619951, 0x5a51e1a6, + 0x10d63723, 0xd6beb20d, 0xf22b24be, 0x9540981c, 0x2e1c017e, 0xfaed004e, 0xfac65a59, 0x5a595dcd, 0xa3162ff8, + 0xdcba3a1f, 0x52119fb8, 0x1c81c926, 0x6b30e510, 0xb6812d27, 0x802fc2c1, 0x94d7311c, 0x3cd6b7ff, 0xbbf73db7, + 0x3977b865, 0x864dc723, 0x948d96fa, 0xc65cc977, 0x0ca5ed0e, 0xa2dc382d, 0x9fd2059e, 0x5890bc34, 0x098892b2, + 0x690aa66e, 0x7484bebc, 0x6ef0b09d, 0x0c2bc137, 0x203769f3, 0xaa9282c3, 0x8c735917, 0x934c676a, 0xb10b2d75, + 0x5e651102, 0x2b16a267, 0x9a18b725, 0x245574fc, 0x4928ebd3, 0xfd53cc26, 0x50d71b61, 0x4847b786, 0x031a3a6c, + 0xd34b6541, 0xe25268f3, 0xcb11f733, 0xdc476ef6, 0x2562c4cc, 0x50266ec9, 0xd2d43ece, 0xb71f50fd, 0xb6b74f75, + 0x34ecaa98, 0xc53d85c9, 0x832cdbdd, 0xd2478d95, 0x9c0e6c1e, 0x00d23c83, 0x6c46e0cf, 0xd323100e, 0x23f69ddc, + 0x688ffc45, 0x6a619a14, 0xe622e5ca, 0x64cc37b2, 0xdefed695, 0x4d7cb708, 0xc4cd7936, 0x1e9b44fd, 0x4ba1e075, + 0x208a6ff0, 0xc8a27ecb, 0x20606ec2, 0x4d45d611, 0x54005387, 0xc69ab6f1, 0x83124bd9, 0x1880577d, 0xd00ca8f6, + 0x4dcd6ef8, 0x02912022, 0xfded625a, 0xa1278533, 0x5e9a0be2, 0x9c9c682c, 0x0ab2eb7d, 0xe9be320b, 0xf8e50e96, + 0x4c573ae5, 0x01f2957c, 0x5592fdb7, 0xdebab27c, 0xea72ff6b, 0x1db4ef99, 0x370a5307, 0x3ef32d03, 0x74c15f61, + 0xbf35fe76, 0x68523c98, 0xca5d1b05, 0x8519d1d3, 0x10a8f0ea, 0xc8bc4f20, 0xd81482ca, 0xd6383927, 0xc90e70af, + 0x6ed209ff, 0x6aaab249, 0x638d9c82, 0x585a4ef4, 0xc14666d1, 0x208e086c, 0xb3a667ad, 0xb87c8a9c, 0x0b74b877, + 0x892546ec, 0xc84d5bf4, 0xcd0c4ffc, 0xb44f5287, 0x19316cfd, 0x81d16814, 0x99a4083c, 0x5b71afe4, 0x8a8dca64, + 0x267eaa69, 0x6380069a, 0xc5291837, 0x26bc9d47, 0xe3120cbd, 0x9e8d8f39, 0xadd8dd62, 0x2617d31e, 0x70b84d27, + 0xe2073138, 0x4aad30a0, 0x7f225bf6, 0x7784283f, 0x0237348a, 0x29b37561, 0x9de713fd, 0x7ecdba3e, 0x219afc80, + 0x8f9c9cc3, 0xb7aab864, 0x6d7be13c, 0xa6fe96d9, 0x5badf049, 0xcf727ea9, 0x3dcd0bd9, 0xcac77c19, 0x9b5c84ed, + 0x7c6c3c42, 0xc39fb581, 0x69c04538, 0x5bc67513, 0xa8e34c34, 0x2016ea59, 0xc27e0092, 0x469bf59e, 0xe166e79a, + 0x4400984e, 0x81fd53b1, 0x8ca07931, 0x62556a3c, 0x96446890, 0x69262857, 0x2845885c, 0x5ec25dee, 0xe35a3816, + 0xa2ef42da, 0x60445e02, 0x1b097965, 0x34fed6c8, 0x176cde14, 0x3ced7dfb, 0xfaa2b02a, 0x75fc0f83, 0xede323a2, + 0xeceb3196, 0x3fb378e6, 0xeed40332, 0x819ea030, 0xe55446d6, 0x8c00fa7c, 0x7fefa67e, 0xfbbc4a9f, 0xd289c41d, + 0x0876f1d1, 0xc93c52a6, 0x1aa55b41, 0x42be0ec9, 0xfd6ad288, 0x1fd7b7d3, 0x92f1d099, 0x677294fb, 0x24fbf167, + 0x706be582, 0x17005f28, 0xe2a36833, 0x558916c8, 0xf68f3cc1, 0xc47b7b87, 0x195ca960, 0x90371a63, 0xc2e24f38, + 0xab907dca, 0x79a721ba, 0xbab01555, 0x30bc790a, 0x1968d81a, 0x49d4b69b, 0x9ddc9826, 0x7ab97e1e, 0xe3f5d89c, + 0x92565c12, 0xfb2ed4a3, 0xf474dfe1, 0x815335c3, 0x39a2486a, 0x6ab9e17c, 0x6e62e4da, 0x99270d7b, 0x92f6d657, + 0xa0b0bcea, 0x9ffe7f06, 0x34391614, 0x427525e7, 0x3d770bbf, 0xc10a1fb1, 0x75bed6a1, 0xe4cd6a3c, 0x14b3c1c6, + 0x65cf0bc7, 0x015bfc66, 0x7f8591e5, 0x86151ff0, 0x19045ef2, 0x1fc4f701, 0xff939027, 0xf175a464, 0xf37d7e3c, + 0x74d3ea08, 0xa29d47a0, 0x915cb327, 0xe2682ef1, 0x96b422cf, 0x822bc5d2, 0xa238cbe1, 0xd6bffb38, 0x38b82c71, + 0x1e0c3b87, 0xb1e8c61b, 0x58ee57f0, 0xdf664ea4, 0x1262cccb, 0x7e494ce4, 0xf267e3e6, 0x82bb6876, 0xdbedcc6f, + 0x9e38cc5b, 0x33fed8de, 0x4f4c055e, 0x29a56bea, 0xdc542915, 0x811ba55c, 0x2c5a3036, 0xd174f677, 0x62a7fcef, + 0x766203ce, 0xda18c3ae, 0xe1acc09a, 0xca24d58f, 0x97c936ce, 0xba6e8ed3, 0xc8cda6f7, 0x63d0191f, 0xd2de6115, + 0x87860a9e, 0xefac3f30, 0x0b82f4a2, 0xe9f44905, 0xa8c3ecd2, 0x0b0d6b1e, 0x6537312b, 0x73f65a65, 0x8c61e8d4, + 0xf36fa616, 0x5bb36394, 0x0107b860, 0xe7e48331, 0xa0c806d0, 0xda8b9376, 0x1ada4a2a, 0xda9efe86, 0x8a733cd9, + 0x837ee5d8, 0xf24bcd45, 0x46e25d03, 0x4a22377d, 0x9580d4f8, 0xed304dd2, 0x931f1c6b, 0x676b6a1c, 0x90d3a9a9, + 0x7cb64e78, 0x09f03304, 0xfaddd7d1, 0xe160f071, 0xce005685, 0xb10e80c3, 0x3668c9a4, 0x80d904bd, 0xf2b30618, + 0x055f0cb8, 0x31aa926f, 0xebbcc760, 0xc005a047, 0x7f2fcf47, 0x2b7c904c, 0x254c9cb7, 0xd984c928, 0xc083d814, + 0x0a89311c, 0x8911e3a4, 0xa0333d64, 0x6fc7d46f, 0x9201c02f, 0xd5e11db6, 0xfdab822c, 0x3270ef48, 0xae613e92, + 0x60278d81, 0x3ed55aab, 0x50d2b464, 0xa2dfc59b, 0xd650c859, 0x900b5990, 0x411d1f73, 0x24594846, 0xc77ebda3, + 0x0e057844, 0x6a6a32e1, 0x51a6ccd2, 0x8eb9af27, 0xe85e85af, 0xf4c0de6b, 0x11d4adde, 0xc9ce7402, 0xf29ff4d0, + 0xf340adc4, 0x738fa9c2, 0xe24e7fd8, 0x2647a6be, 0x55a4455a, 0x606193c2, 0x952dae8d, 0x8e16bd9b, 0xd82d35fb, + 0x472cfec0, 0xb147364d, 0x710a5fc0, 0x00a342c5, 0xcc33b973, 0x05a0c1a2, 0x74cf7e12, 0xf68af086, 0x765424c7, + 0x741a1f7c, 0x19283c2d, 0x5a82c7a0, 0x990054f5, 0x684a702f, 0x6100f078, 0xec327922, 0x1a7c705d, 0x0cd19883, + 0x14639e31, 0x851693bc, 0x6cb08146, 0x2ad5ef57, 0x5c06c367, 0x02349a71, 0x456d0a93, 0xd140b353, 0xfc915c94, + 0x0989c09b, 0x4a265578, 0x7cff9824, 0x563015ea, 0x3973d79b, 0x56ee160f, 0xed8e2801, 0xa751a4ee, 0x9d996a94, + 0xd3ff79c4, 0x1449a4a9, 0xe000af06, 0x8cc081a6, 0x72878e12, 0x42c4b8f3, 0xf16a3740, 0x954a29ac, 0x87a9650c, + 0xf6afa431, 0x02df0048, 0xcdb6206e, 0xd6322349, 0x3f08322c, 0x284afa9d, 0x2045bea1, 0x434ac83e, 0x209920d3, + 0x729fb2aa, 0x4416bb97, 0x0552f912, 0x6361f707, 0x51e87230, 0x935356e9, 0x5c011d04, 0x1d928b99, 0x672d6f09, + 0xa7f36a32, 0xe90cbde4, 0xda0620d6, 0xdb73f849, 0x51a8237e, 0x98fbd235, 0xca8c16e0, 0x30b4183b, 0x93220b9e, + 0x69816f53, 0x6985634f, 0x87fe79bd, 0x70391cf7, 0x3129e6aa, 0x23fe08d1, 0xc095ced9, 0x4f4f5110, 0xd0046e9e, + 0xb14ca343, 0x5a339ba3, 0x75643cd1, 0x4fca5a90, 0x1916ebf4, 0x2bc71d12, 0x2d0b2497, 0x2c400bd4, 0x27932fe5, + 0x35fdaf41, 0x9926503d, 0xbea2d20c, 0xfde556d8, 0x3325694f, 0x00caafac, 0xd55e76c1, 0x9a58a227, 0x38310078, + 0x88b5ccec, 0x0b98c9b1, 0xb1cab67f, 0xf697bd5e, 0x0eb88d51, 0x148764b1, 0xec72eb6a, 0xfa1e524a, 0xf83d9854, + 0x46b32e9b, 0x4dd06d17, 0xd6e77ba7, 0xb7edbaf9, 0x97d19ee4, 0x41f89d86, 0x897a293d, 0x3f48089d, 0x9587d483, + 0xff789c66, 0xe6379fee, 0xf62df564, 0xf829ffe6, 0xae128c43, 0x62feefce, 0xafcdaa24, 0x5b01af4b, 0x8e402edc, + 0x491e4177, 0x41850816, 0x2618e5ac, 0x6cd2716b, 0x96845668, 0x57bef7f8, 0x4ea0c848, 0xcaca831c, 0xa5aeaf2a, + 0x3c319ad0, 0xde6717f3, 0xb812468a, 0xb98cf960, 0xbabcafe7, 0x4100264a, 0x60c2c3d9, 0x13147453, 0x2ab9753d, + 0xf778b847, 0x775691a7, 0xa2897278, 0x8c6933f5, 0x4bf355e1, 0xc99079e2, 0x3502a2dc, 0x32accd10, 0x5bdae612, + 0xf66b76b4, 0xfe28b576, 0x4934f9e1, 0x137bec47, 0x0c261cf1, 0x0baeaa95, 0x734b6071, 0x57c98751, 0x68d64f92, + 0xd11702d5, 0x3d48f9a1, 0x3e4e54e5, 0x219feaf0, 0x7be6f53a, 0x538e473b, 0xe54c7e92, 0x048d6382, 0xbc746fb0, + 0xc8d97ce5, 0xb34816fa, 0xc028f128, 0x9824b2a7, 0x9cb66864, 0xa1868066, 0x0cf1fa42, 0x0188b575, 0x56e81ad5, + 0xa392e0a3, 0x1e1a1755, 0xfa8645a6, 0x1837f0fd, 0x9fa90c0b, 0x985a85b8, 0x5a7eff90, 0xf8c3f705, 0x9674ad4e, + 0x9ae58fa5, 0x8b6f2aba, 0xc2c64f79, 0xcbacd727, 0xed005112, 0x66207eaf, 0xdcfb7b53, 0x56877bb4, 0xa61646f0, + 0x4207130f, 0x0db70d4e, 0xdcbd7bcc, 0xe8e1befd, 0x3f147ff7, 0x39a9ecad, 0xa5eb54ad, 0x61396ede, 0x7c655081, + 0x8527e1a1, 0x688004ca, 0xa62bc021, 0xc5b74c1b, 0x8564b06a, 0xbf5f9d0b, 0xb9a5a41b, 0xd38fdfa0, 0xc582128c, + 0x30c5cee1, 0x925cbfb5, 0x03e24bcb, 0x80cb1e1a, 0x6ece0d90, 0x4f7c725d, 0xa5d018f1, 0xd048467b, 0x225319d3, + 0x48dd64bc, 0xf2114718, 0x4db12ead, 0x9d20addc, 0x9d27f4da, 0xb2653128, 0x5f388197, 0xafba75cb, 0xddc6b68c, + 0x751c098b, 0x8f65e672, 0xa9aadb05, 0x293e76b7, 0x100e48d7, 0xeb2c7eec, 0xec934980, 0x8dec33f0, 0x7454cac5, + 0x9d276aff, 0x2550a8c6, 0x1118dfc0, 0x542ff10f, 0x4a66f0f9, 0x795bdbf4, 0x219cec83, 0x42fdd86c, 0x762d30d9, + 0x3727b580, 0x81bb5373, 0xccf00e22, 0xa47969ee, 0xf00dba84, 0x152cae0f, 0x9cf73f7a, 0xc4adcffd, 0x0777327d, + 0xbfffe921, 0x1706bc9e, 0xbcac07d4, 0x2653926a, 0x5380d7d7, 0x10385625, 0x39b8c5b9, 0x5423828e, 0x26ad077c, + 0x6c9f624d, 0xa0d372e2, 0x914c5b61, 0xceaa835f, 0x88d3e8bc, 0x704f1c92, 0x6650d501, 0xb46f8a54, 0x61590475, + 0x977e1cbf, 0xedd5154b, 0x438dd9fa, 0x40a43b52, 0xb9a52a4a, 0x9eb1cc1d, 0x0ec40900, 0xa4fdf0d4, 0x3f50aa86, + 0x86283d16, 0xa201a9e2, 0x25f1d40e, 0x44611ebe, 0xd5bc6664, 0xf8e45806, 0x7fb212c1, 0x51755c45, 0xc79b3cb8, + 0xd2bbd204, 0x0b29b4d2, 0xf2e4d059, 0xc46c53ac, 0xe9a44bad, 0x5ad5ee5d, 0x7c694a41, 0x0fde3ea4, 0x4edd7ae8, + 0xf350fca9, 0xb23cc5ef, 0x244c3b9b, 0xf066c74b, 0x6c9b0ce6, 0x6bc48de4, 0x595d46d3, 0xc8872e22, 0x82b3efa6, + 0x5e8a6dc1, 0xbbef31be, 0xe2c9e082, 0xdc0b5553, 0xa186f027, 0xe80b5f01, 0x9d328450, 0xf258be9e, 0xb4387674, + 0xd18ee2b7, 0xee73ca9a, 0x185ad903, 0xeb905298, 0x2f67b778, 0x2e9e948b, 0x1a2b1093, 0xb1e6a6da, 0xa98c2781, + 0x026211f0, 0x197773db, 0x6b10307b, 0x0bf82dbe, 0xaa64268d, 0x4dcc8c96, 0x49f11b71, 0xb0eb1c12, 0x77a35742, + 0xe5075db4, 0x12e6cbe1, 0xe59cc02c, 0x3087199e, 0x54210a26, 0xb2215e9e, 0x816bbd7e, 0x999b23b6, 0x8cad338b, + 0x332a9ea2, 0xda067e43, 0x42886a02, 0xd3fdcdd4, 0x8c2fb6c1, 0x1dd18eab, 0xc8bd2513, 0x506b7902, 0x5a9af54b, + 0x364f4f31, 0xfdf365bc, 0x8a20ccfd, 0x1f257732, 0xa42f0c71, 0x046fdbe5, 0x03e63d67, 0xbdda4a29, 0x9d46e378, + 0x4ede908e, 0x31ce49e3, 0xfc96d189, 0x0f56ec01, 0xa83a5a69, 0xffd9efa9, 0x25e532d3, 0xb572c376, 0x7bfbea53, + 0xa3b819e0, 0x73e01100, 0x1aad3f59, 0x4e051847, 0x7ac6dcc9, 0x72f8b86a, 0xfe978dec, 0x61aebe13, 0xef44b89c, + 0x99ce7e4d, 0xd95a2c54, 0x0828c8ba, 0x601df97c, 0x0af5d407, 0x0c6e45da, 0x30b715dc, 0x71b1ced8, 0x746b3f6a, + 0x4437792e, 0xd5032cd1, 0x1c4450e8, 0x29fa57de, 0x778d1be9, 0x7c882ecb, 0xafa7b185, 0x285a4c77, 0xe9d06782, + 0xb39a97d9, 0xb568a577, 0x0a6ad8ce, 0x0afb84e1, 0xe7d2b881, 0x2f8a3b47, 0x732447c4, 0x1b6cce7e, 0xac47908c, + 0x372b1076, 0x323688d7, 0x1f4aab1a, 0xf3f6d50b, 0xff071e88, 0x2bd669ff, 0x022c6ed6, 0x21d1f772, 0x9f2a7268, + 0xc18b794a, 0x3ff53a99, 0xd24a1518, 0xa3a9566b, 0xfbdd3426, 0xd8c55c9b, 0x20caa7c2, 0xe9e3c6cd, 0xdb8b2179, + 0x453125a3, 0x31818c6f, 0x54304b68, 0xd2a817b6, 0xe8d7bb86, 0xd54a566f, 0xf5a3a5a2, 0xdb0795ad, 0xddb56f00, + 0x2fcff850, 0x89244e8b, 0x77a9bca9, 0xaadfbeaa, 0xb109127a, 0x6112b7ac, 0x26fca767, 0x9d38cc5d, 0xdde30a08, + 0x08afa5f2, 0xbcc3303e, 0x938021d2, 0x7e4151e1, 0x9853cf18, 0xcb697db2, 0x2db3b44f, 0xb9c579fe, 0x5c888f6d, + 0x02029eef, 0x35cacdc5, 0x3c919987, 0xe442489f, 0x0942fcda, 0xf16dc28b, 0xf01edfdf, 0xc8c7686a, 0x61342d05, + 0xeb8f689b, 0x64385fd5, 0xc60fdb17, 0xf159cc1d, 0x990712c4, 0xd974c136, 0xb1ebcab5, 0x68889ff4, 0x2e3d4033, + 0x82e29cb7, 0x6b9f4039, 0x8f6f4390, 0x833481ae, 0x52c2bd61, 0xf67a0670, 0x9167cbf4, 0xd51d8675, 0xbcdbab5f, + 0x9a7de007, 0x22989539, 0x75bf87d3, 0x8ee3a0f9, 0xe11d2e5a, 0xfd016866, 0xf3b6e70b, 0x73f7a123, 0x0cfa7529, + 0x209e11fa, 0x03acf732, 0xa42dd63b, 0xf1054b69, 0x3aa38c17, 0x1b615caa, 0x1c6f9a3c, 0x828ed184, 0x80519ff2, + 0xf4481f7c, 0xdc66e7cb, 0xb27f2001, 0x8fc5f3c0, 0x2e3da31f, 0xff7fb83c, 0x8a242c33, 0x806f287b, 0x345a3d76, + 0x4904eb9a, 0x8ac69353, 0xe3b8cd3c, 0x27a720bb, 0x56b05dd8, 0xf2e8a3da, 0x802ffdb5, 0xb610a709, 0x5c64305e, + 0xaed70c89, 0x775b6262, 0xfcb751bd, 0x0d57f63d, 0x9861924b, 0x4fdca0df, 0x7dd2a488, 0x11c5a80e, 0xf8caf572, + 0x64aff08a, 0x1467d0b6, 0xf6d27d22, 0xd0e5f06e, 0x21761321, 0xb256f312, 0x1fc217b3, 0x7641e2c3, 0x036e30e6, + 0x8f4da637, 0xbf6bb5a8, 0x01eec5e7, 0xfa6b088d, 0xf68827f4, 0x58dc41d8, 0x8d6e706b, 0x78c0138a, 0xf6d93a49, + 0xc28b4a6d, 0x4842a380, 0x3892be11, 0x36c31db1, 0x047c288f, 0x0a029346, 0x339ed857, 0x7731a459, 0x52059b77, + 0x8609264b, 0x8a841883, 0xaf2d51ab, 0x3fa35540, 0x12f8ddb5, 0x718d2d6d, 0x1065d74b, 0xbf3e934f, 0x1707685c, + 0x52693384, 0xa29bf51c, 0x7431e670, 0x850a8705, 0xe13767c9, 0x801174d9, 0xb0c7d14a, 0xd110a433, 0x99cf884c, + 0x384e625f, 0x0f3add67, 0x1327af98, 0x103e1efb, 0xb0486d1d, 0x520a2dcf, 0x4b90fc6d, 0x93497581, 0xcb92f1ae, + 0x9676d3fe, 0x64d7ec64, 0xbd974337, 0xdf5536f7, 0xa4b5fe07, 0x6b913953, 0xc0855d05, 0xf2aa693d, 0xabc0e569, + 0xde0ebce2, 0xe3c9f380, 0xde9abfab, 0x24bafe52, 0xe6ab5cff, 0x4a2388f9, 0x6efd1b30, 0x3ab3fec2, 0xbb409b6f, + 0x84fd565a, 0xa8c3f958, 0x50bc478c, 0xb03c53ce, 0xca9da0c7, 0x20a109f1, 0x0a41b1c3, 0xede43121, 0xf16b1287, + 0x7d8ad097, 0x35423979, 0x6007a9a5, 0xbb1a4692, 0x230eb230, 0x5d83d00b, 0xb68ea07b, 0x01152e56, 0xfbc17716, + 0x5639cbb9, 0xa5955afe, 0xe56e7bbb, 0xd2491c01, 0x07c140dc, 0xc7508f0a, 0xf8690469, 0xa05c411e, 0xf2d9c51b, + 0x53065699, 0x7580f49c, 0xda9837c0, 0x510fa305, 0xc1615cfa, 0x3d067c38, 0x44a718d4, 0x02209dd1, 0xd770fe80, + 0x1fcb0174, 0x5d3123a6, 0xdd92211a, 0x73521a44, 0x2431eab5, 0x0ad7e4b9, 0x5f303ad5, 0x18503f8f, 0x9fcabfdf, + 0xe348e0a2, 0x6e654f65, 0x447d237a, 0x7a989a51, 0x32519ac6, 0xf5bebab0, 0x54ae3c6e, 0x445919c9, 0x15747f97, + 0x79f67857, 0xc47823ed, 0x4d0fd248, 0xa81e6309, 0x0e700c2f, 0xe86a8ded, 0x2acd0a81, 0x61b7ea6a, 0xe0df1a76, + 0x5f08b725, 0x245f9543, 0x7cfd846c, 0x1992c9cc, 0x961556e4, 0xe03ea298, 0xb431b24e, 0x53bbb234, 0x0ec363a3, + 0xb85188d3, 0xac1158f5, 0xc3421f03, 0x85aebfd5, 0x71fb9cb6, 0x75080ad2, 0xa168fd72, 0xff71bd1c, 0xc36df095, + 0x698cb79f, 0x42ea1b47, 0x30d2210d, 0x665853ea, 0x70e71563, 0x952bcbed, 0x5d5766cd, 0x3c136ffe, 0x4b706f9a, + 0xa7c2e44c, 0xe7e75551, 0x092566d3, 0x1e3e36eb, 0x1036a2fb, 0x3a6a343d, 0xc531eff8, 0xba26db32, 0xe632ab9a, + 0x389e9228, 0xb3390c86, 0x1266820a, 0x8050442a, 0x98060c13, 0xe7697a1f, 0xfa582fd2, 0xd037de12, 0x20096ee2, + 0xb8eb4a4e, 0x51cd6df8, 0x09fe8fbe, 0xbdb8d36d, 0x3c94da58, 0x9a72c8b3, 0x080349fc, 0x78ed85f4, 0xa392b0e6, + 0x833e19bd, 0x5a2ed1e1, 0xbc5405f0, 0x87d8516b, 0x6615d7c0, 0xf5441b07, 0x71f52e92, 0x2714a320, 0xed228d5f, + 0x1eb7e4f5, 0x734324e9, 0xa126e66a, 0x3ae1bd35, 0x5bd2a41e, 0x2d52ba7c, 0xcabd5d70, 0xf9624516, 0xa94069b8, + 0xbb6a7af3, 0x01690618, 0x2834f792, 0x12f665be, 0x52bcc5b5, 0x66528b56, 0xaa79b957, 0x0995f550, 0x3db7dc09, + 0x7970271d, 0x41612d4f, 0xa8ebe705, 0xfbacba2e, 0x7120794b, 0xe6c49763, 0x93245313, 0x5dca908b, 0xeb780010, + 0x6875553c, 0x19ff9786, 0x5d71836a, 0xf9c05116, 0x36482f59, 0xe1858bc2, 0x4a26b2ec, 0x6e2c1aa3, 0x50b98a13, + 0x556c3f36, 0xd357b9d7, 0xb2a718a4, 0xdef87389, 0x9e1d7b90, 0x83e0376e, 0xe2aafe1c, 0x72f2222e, 0xbb4e45df, + 0x86cddd4d, 0x11f3f147, 0x708f8ee5, 0xf228d542, 0x28989373, 0xf76492f6, 0x679fe334, 0x45e9fb03, 0xa4f13ba6, + 0xbed426d5, 0x96481e8d, 0x631c4a7c, 0xcb268bf8, 0xa7c6b6b4, 0x66508773, 0xe80645d3, 0xed53417e, 0x8e0d442b, + 0x12b4fc2e, 0x9aeb18a1, 0xfddecf52, 0xcc093c12, 0x4eeea38f, 0x66c9cdb4, 0x18b2e596, 0x60720b6d, 0x761ecaf0, + 0x5bd4d009, 0xaa7c782e, 0xfa84a196, 0x82c1bb6d, 0x40e2156c, 0xeddf1581, 0x18fd8b72, 0xc4bc8dc7, 0x56b17b0d, + 0xf14bbab1, 0xe190a382, 0xfc001b06, 0xd120a93e, 0xaa7caf10, 0x20734c2f, 0x63edb056, 0xa7d11222, 0xc59e36c7, + 0x4813571f, 0x02436de0, 0x6273e8bd, 0x13d209b2, 0xf5b1c170, 0x2b104453, 0xb4328a15, 0xd3a5d25b, 0x5b2d0c3b, + 0x94bdf81d, 0xe3ec64df, 0x2d8af1bb, 0x489fd243, 0x0eb89f19, 0x616e8b49, 0x92e5e5a5, 0x9d1f7807, 0xcf592732, + 0xdbe64f6b, 0x530be6fd, 0x6f3820f7, 0x1b4ff210, 0xe03c826c, 0xfeb6778e, 0x58de25a5, 0xe3ae059a, 0xad7ac268, + 0xc61abb19, 0x8ef3bda9, 0x6cd3b34b, 0x7c3dc315, 0x39c111d0, 0xf22a05c7, 0xe8dec97f, 0xfb16b43a, 0xbdd6074d, + 0x9d7ca420, 0xaa89f146, 0x9f589af3, 0x96f45d87, 0x05bc1882, 0x37325e58, 0x30253cfa, 0xdcda7eeb, 0x47e4fc2f, + 0xedb78a77, 0x692a6977, 0x316b6914, 0xeb207cde, 0x61dece64, 0x153dffb6, 0x176c7ef8, 0xfdfc94e3, 0x8f03ce5d, + 0xf751da7e, 0x9aacd199, 0x3d532fe9, 0x6d0e3220, 0xcece0e36, 0xd3e25963, 0x22f68df1, 0xcc68ab38, 0x27996567, + 0xfa5ad5ab, 0x2a9c88df, 0xc63e1a60, 0x1cdb8072, 0xa1f18724, 0x34646571, 0x2b16adf9, 0xbdc1ee40, 0x4e6bf543, + 0x35b7b658, 0xaca10304, 0x8762d642, 0x12b2084e, 0x48167b1b, 0x70961471, 0x34996f70, 0x13e47e11, 0x834b3cbb, + 0xbcc2f35a, 0x964825a6, 0x1243a0f5, 0xdcddee6a, 0xec82d62e, 0x9003708c, 0x1a51028d, 0x10fe749e, 0x418d14d6, + 0x5ffe47e0, 0x53e62fa8, 0x193ca21c, 0x843ae984, 0x78196538, 0xcc670855, 0x4687e439, 0x0395453b, 0xab3b1c85, + 0xde3c2820, 0x98373e43, 0xdf6db886, 0x5fa5ea58, 0x7af69b16, 0xfa40cb17, 0xe9cc586f, 0x00af12b0, 0x87c40f4e, + 0xbd3560c3, 0x91d4d85c, 0x81a477b5, 0xa1cfc447, 0x06a6c71f, 0xd3d1b1cd, 0xdbf3d9b8, 0x561944a7, 0xae29aff9, + 0x0f07bc6d, 0x32517480, 0xe6ff6420, 0xb973ecf7, 0xfaec7a76, 0x417a6bcd, 0xd1b56c29, 0xb2e805f5, 0x6969b0c4, + 0xc52de5d1, 0xe2595d9f, 0xad00fca7, 0x8acc0499, 0xfbcb00b4, 0xb36db5dd, 0x93916320, 0x1403ae5f, 0xf7e39779, + 0x3f318643, 0xcfa24481, 0x556a578b, 0xc2882703, 0xa5a15151, 0x34692f16, 0x3017aa06, 0xc46001ad, 0x1fb192e3, + 0x67f6c400, 0xd41aa28e, 0xb27600c9, 0xac2e41d1, 0xcecc5356, 0x772663a4, 0x1567b4e2, 0x40f8e88d, 0x0aae1316, + 0x9b5ecd5f, 0xc2ae9f9f, 0x77e43135, 0x5039a54c, 0x22ba2a23, 0xe8cc80a8, 0xa524cb64, 0xbd5cdd42, 0xe4b000b2, + 0xc5d012a9, 0xb3e1d966, 0x185a254e, 0x6360e1c5, 0xf32cc9c9, 0xc60787a9, 0x3c90a256, 0xfc082f3c, 0xffc6c17c, + 0xf297a5eb, 0x6fc2c942, 0x929020a8, 0xbecd05d1, 0xb2107b92, 0x297abee6, 0x740eb1dc, 0xe824c3d6, 0x4f553405, + 0x41e1d562, 0xf6c2ddf8, 0x3a15759b, 0xbed1dafd, 0x7d175d31, 0x7407bc08, 0x900a1040, 0x8de2077e, 0xce227475, + 0xe13ae621, 0x200e46ba, 0xb3384a5c, 0x12592460, 0xc2678333, 0xe7c69c24, 0x82420113, 0x0fe4fbfe, 0x2908d154, + 0x9b931b34, 0x6038e9d6, 0xac5ffd9e, 0xba453b9a, 0x66a4fa4d, 0xe9c99564, 0x7c5aba7c, 0x0841e818, 0x1a23e10a, + 0x65f34c2d, 0x409b4c35, 0x3d34b887, 0xcf5a8739, 0xa9639f8c, 0x65fb7fe3, 0x04e7a481, 0xad07f506, 0x1423514a, + 0x86fa0e4b, 0x91c1909e, 0x89f3d1dc, 0xdfe343fd, 0xe70f99b6, 0x96e8ff46, 0x31ef5fa8, 0x77f4b28b, 0x128d160a, + 0xba198314, 0x95e11255, 0x5e5a4278, 0x77566dc2, 0xe12aa229, 0xd9ee05a5, 0x7413d7f0, 0x2fd503cb, 0x0b285d6a, + 0xf425f7c8, 0x3410d2a8, 0x3358ca0e, 0x0113f159, 0xcd6a059e, 0x205037bb, 0x14732eb2, 0xf5cec5f6, 0x23f7ae65, + 0x9e252359, 0xb7018751, 0xec0376f2, 0x1baa23ad, 0xc067e9d1, 0x670acf35, 0x9c2691da, 0xca0f780c, 0x71169a8f, + 0x4b80063d, 0xac0eea94, 0xeb64e65a, 0x34667297, 0xf33e65b9, 0x11e9152a, 0x18743fcd, 0x79b55002, 0xb90982f9, + 0x1edd5638, 0xfa4ba665, 0x5fb82005, 0x4c0c390d, 0xd6262e5d, 0x0779aa24, 0xf5f72813, 0x90f9dc76, 0x01321075, + 0x69813a71, 0x67d11cdf, 0xc1cba2c4, 0xb1c89f94, 0x472733c1, 0x641445b8, 0xc993b560, 0xcfe6d77b, 0x8b14da22, + 0xdde9411b, 0xf28c67bc, 0x75cbb7d7, 0x13f28581, 0xde08dc22, 0x529183a4, 0x548714d3, 0xc7da8447, 0x732c3f6f, + 0x7257eb26, 0xa3526e00, 0xee960c17, 0x5e285d83, 0x97c48120, 0x214d6718, 0x6bbbb6a3, 0xe9460964, 0x74bec680, + 0x381200ed, 0xd96390cb, 0x47836ec1, 0x69a026a0, 0x48491403, 0x1d74b0a0, 0x4f1fcd59, 0xfcbaacef, 0x50d5f77c, + 0x6f60c756, 0xdc12bc37, 0x62c02b95, 0x58a3614d, 0x413cb4e1, 0xbd1c3e3c, 0x1a689266, 0x5880bab5, 0x84f2cef1, + 0x2651cab3, 0x29a29b0b, 0x8411c9b8, 0x9141b85d, 0x64d6eb57, 0x305cabe1, 0xf453b293, 0x729ac5f3, 0x97bce2a8, + 0x86c74d3e, 0xe94ca5ea, 0xbf7c6541, 0x33ef311c, 0x90bf8b42, 0xad2bd534, 0x74e2a757, 0xa827980e, 0x3ad45cb0, + 0x65a00ac4, 0x90bc1bc6, 0x09fc82ce, 0x844b58ec, 0xfcd486b0, 0xdd0dd6b2, 0xef2e2373, 0x3fa52028, 0x0ecb1a7c, + 0x186135af, 0x42bbbedb, 0x5a0e5c09, 0x1acd138b, 0x8bd3b1fb, 0x1f605714, 0x29da9f8c, 0x620e2485, 0x6ab814ce, + 0x7a5697f9, 0x812b1545, 0xcc3edc6a, 0x6c3c494f, 0x90a8453d, 0x3157ffa1, 0x3ffddfc9, 0x4a12b667, 0xf1f1938a, + 0x01b71097, 0x5289e4c0, 0xab7e0ce7, 0x1372e1b9, 0x0f067e14, 0x91fd3420, 0xe65e5234, 0x3ee5ffb6, 0x620d14cb, + 0x89d62dd9, 0x68d481b3, 0xc7c1d49a, 0x44c5b12b, 0xcd792e77, 0x0277c17a, 0x744cddd8, 0xb49a638b, 0xe5608076, + 0x78dbb5f7, 0xc8a22c34, 0xfa6ae6bd, 0x2cbe5dee, 0x3e038aac, 0x622b9c7e, 0x36b38b35, 0x13cded87, 0xbf8d76bf, + 0xaf0f5467, 0xf64daed7, 0xf3c741f9, 0xdbabc43b, 0x743e4d68, 0x6bfb5298, 0xe34df46f, 0x161ff06c, 0xa06485bd, + 0x895d1588, 0x12581ad4, 0x72cfe378, 0x7df693a0, 0x0c242440, 0xc8be10d9, 0xec218ccd, 0x886b60aa, 0xbe22c4a8, + 0xc9bc23ad, 0xeb05891b, 0xe7c6ee0a, 0x20230902, 0x9a01e4ef, 0x9d9b07e6, 0x5a72cb29, 0x9704acc9, 0x294da2a5, + 0xd74e17c9, 0xb0a030c7, 0xfcaa90be, 0xa9c5201d, 0x95e8d8ca, 0xc17a3ddd, 0x452be352, 0x9baa1c6e, 0x9d263ecb, + 0x530602cb, 0x488faa71, 0xcd302207, 0x576730cd, 0xf2d9f5c2, 0x5c4c59b7, 0xabadd826, 0x920f7d3f, 0x175d5521, + 0x7ce0c909, 0x30e02ca2, 0xae7540ff, 0x0eb6a288, 0xb8b64368, 0xbefee9b3, 0x9bf7639e, 0x11b3a440, 0x60a814ed, + 0xa593cf23, 0x1194af21, 0x472bb3a9, 0x402372dc, 0x7717ff61, 0xa53f7862, 0xa102381b, 0x4bd8bc46, 0xcbccac9b, + 0xe78f89f7, 0x78446122, 0x4e53f372, 0xe24f926c, 0xee2fea5e, 0xd908d3ad, 0x5fa0ef6a, 0xbe04dfd8, 0x103ca97b, + 0xdb6b6fd2, 0xb9ee751d, 0xa5c0f279, 0x2a07e463, 0x5c1718da, 0x56518419, 0xe7186c16, 0x5112ea43, 0xc62a47ee, + 0x28be3c82, 0x55e27899, 0x9e544eda, 0xbe7e9e9b, 0x1ef1bd99, 0x44c342f3, 0xc218b97b, 0x275f1d00, 0x5968cc42, + 0x5c07ab04, 0xd137bd65, 0x011fd414, 0x841c11fa, 0x8d805562, 0x80168b95, 0xb8cb6e9a, 0x961252f8, 0x0a3290af, + 0xb6126641, 0x72abd739, 0x8f5c2a70, 0x560ea5fa, 0xfb0bc848, 0xab363d67, 0xa06b1171, 0x6463822e, 0x175d7b76, + 0xf3a1a032, 0xb43225fd, 0xfa6d2008, 0x4a63a3d4, 0x44b34080, 0xc8287763, 0x535af8f3, 0x3f1f0ab5, 0x6195935f, + 0x04b7a7a9, 0xc008c1fb, 0x453f95ae, 0x6ef51fba, 0xbf3783a9, 0x130baa1e, 0x131c91ea, 0x45bb6b6d, 0xb1673782, + 0x8102f117, 0x76acbae1, 0xc9fae1d4, 0x399d9d3b, 0xfae4d4af, 0x470cc6a7, 0x68dac135, 0x09289227, 0xb4c5ac73, + 0x6daaf91b, 0x12f5c6ea, 0x267559cd, 0xb434de4e, 0x6f7dffa4, 0x57585a24, 0xbf818eb1, 0xad50168d, 0x0b142c10, + 0x9adb47c2, 0xd88941a7, 0x6744fb29, 0x80174f93, 0x079a5c5c, 0xe4232727, 0x4ef14e6e, 0x890959e3, 0x22bb65d6, + 0x68181362, 0x6381100e, 0xcf0b5418, 0xb2835ab6, 0x648503a8, 0xed8c6d7a, 0x8e558c3c, 0x8bb6ba37, 0xe0149132, + 0xe3a675c8, 0x135b20af, 0xa6f01307, 0x288aa1fd, 0xf89d18e0, 0xbb3db2d6, 0x2aff427b, 0x4ea895fb, 0xb62960d8, + 0x80dda2de, 0xd7242278, 0xcfda9b72, 0xd7f6f583, 0xe1462ce4, 0x965bf1ec, 0xd32e4e1e, 0x276de213, 0x6bffee43, + 0xa2abca3c, 0x71411d92, 0xe180cee1, 0xac7a75d7, 0x9b53c835, 0x4ba2123b, 0xa2779b42, 0x795cec58, 0xfec0e38c, + 0x18be4aff, 0x318b420f, 0xbc21dfb2, 0x38cb8486, 0x91507aa1, 0x11e78682, 0x6e497e57, 0x87f0dbfb, 0x94cb8c9d, + 0xe7ecab9d, 0xc8a037c5, 0x034f0b7c, 0xed91fdac, 0xc415b273, 0x11b71c2a, 0x13860cca, 0x49dec3fb, 0xcc355856, + 0xa930ec93, 0xb4c9ef25, 0xb5538cf6, 0xd1d3ac70, 0x1f5dcea4, 0xa023d417, 0x16eba03a, 0x8abebb3f, 0xbd10f437, + 0xbb0c7d38, 0xde7c15d6, 0xaf39842d, 0x944eb575, 0xece92160, 0xc9ecf585, 0x989fabc2, 0x5d3013fe, 0x3287b1b9, + 0xb00e2403, 0xe27345e3, 0x66fba4b6, 0x89b66832, 0x3b1360a7, 0xc7dd9c35, 0xf63544cc, 0x5e2d1439, 0x4b8a0532, + 0xae21de85, 0x5ac5bb20, 0x25e5f218, 0x96662395, 0xb9715cb0, 0xa9b4fcd8, 0x7702b2ec, 0xca0227d9, 0xc8f2791e, + 0x7120205b, 0x7fabd528, 0x049e9e3f, 0xd38af351, 0xd366dd18, 0x3737d2d7, 0x11682ba5, 0xb8402c8a, 0xc1677d8b, + 0x854481d1, 0x70f10015, 0xa28afbe5, 0x3b6fda85, 0x2fa5f1fa, 0xd1163f76, 0x40e8ab14, 0x73691db7, 0x877e879b, + 0x7c00fe35, 0x49b4ef9f, 0x71e1a0c1, 0x1d12b092, 0x486b63ca, 0x6503ca9a, 0xb03b9a40, 0xf17a7ed5, 0x63996077, + 0x17e93900, 0x8c528ecf, 0x1951d933, 0x00b66492, 0x5cd0ef5d, 0x535c8067, 0xcfc32e1c, 0xf3c09798, 0xd102299c, + 0xf173432d, 0xd7d0a8ec, 0xda063854, 0xed0622f9, 0x9ddcc692, 0xfdd66cba, 0xd0e4126e, 0x9fcc34db, 0xb6d4859c, + 0x3b4a01ed, 0xbfb60ba7, 0xdfc60b01, 0xaf378b9f, 0x41929699, 0xfc4e8f31, 0x6dd0e122, 0x49fb27d9, 0xdcfb9663, + 0xac9ad468, 0xd4cc74a3, 0x90ac0e29, 0xdbad1b18, 0x738887be, 0x77cbfdee, 0x4fdb453f, 0x4ee47c25, 0x144d0c96, + 0x5ae811fe, 0xa4be25de, 0x276a4f51, 0x6c54cf86, 0xa1fcbde9, 0x40a4f608, 0xc7c93688, 0xf057369a, 0x368c141d, + 0xf2be7183, 0x85e284a5, 0x9e1df480, 0x2073d9fb, 0x832d9e04, 0x370c0d01, 0x26970726, 0x772f7891, 0xd4ce4ce2, + 0x6a41ce2b, 0x590f0934, 0xeec9f32d, 0xea921355, 0xce1eae30, 0x2c4305f6, 0x42f83bfe, 0x9ea9da9b, 0xcf626ac9, + 0x5033f846, 0xc1c72a5a, 0x1b449a11, 0x41c10fb9, 0x2b5ce66c, 0x4974086d, 0x9e6ee4a7, 0xed673297, 0x4bd1b324, + 0xb0179aae, 0xb18f6379, 0xe6bf1969, 0xd6155f4f, 0x3abd0465, 0x217a4e8e, 0x39cae51d, 0x374c8427, 0x755f04fe, + 0x1232f2f2, 0xf7822bd9, 0x2b3a0842, 0x5297418c, 0x9f8129ea, 0xbfe9cc52, 0x116609bd, 0x6459d00c, 0xda61c448, + 0x5d323103, 0xaabf4c84, 0x4c929d09, 0x49182fc9, 0x63c1fc32, 0xd6f36e33, 0x3f59bde4, 0xd45b1d3e, 0x1b96aeaf, + 0xe2abb75d, 0x1d732173, 0xd8cde9ae, 0xbf339cf9, 0x98169245, 0xaededa7e, 0x3c0aad7f, 0x46670be1, 0x239d82ea, + 0xb0f76fac, 0x85f9cbac, 0x8960286b, 0x4e921b44, 0x2deb5147, 0x29e8f5f7, 0x308c217c, 0xe8c525b9, 0xc085bfce, + 0xcf5355c4, 0xfb3838e6, 0x1e7d618c, 0x688fc485, 0xd3dab2b5, 0x5dcf6125, 0x00c64192, 0xee7ac261, 0xf1385e4e, + 0x40fda991, 0x68fc7d40, 0x5bb126aa, 0x51b4a99b, 0x0ddc2bdb, 0x60c5d801, 0x17627435, 0xcbe4e100, 0xf510a3a0, + 0xbc26ca09, 0xac70b6fa, 0xee59c533, 0x0698307e, 0x36ec0279, 0xb365b453, 0x201f7081, 0x459037bd, 0xda7627cf, + 0x9f7da051, 0x36fca872, 0x2f08a4f0, 0xf3d825cb, 0x4648c618, 0x7ae8552d, 0x1fa8300f, 0xcabc0413, 0x24921b83, + 0x5505031d, 0xf786be21, 0x738ab069, 0xd38e3466, 0xf90cfe50, 0xcd86250d, 0xf80fcdd9, 0x27ad3eb0, 0xbb11cf8d, + 0xdcc96292, 0x61d482ed, 0xf39ea834, 0x984b105c, 0xacfd0b98, 0x9d7cf715, 0x67a84e32, 0x527234ae, 0x02631d59, + 0xe727364e, 0x0758ad41, 0xc6ceb481, 0x80d9ffe3, 0x47e2851d, 0x0ce88127, 0x5dab9bbd, 0x2029308d, 0x5e086a97, + 0x5c9977da, 0x1022767b, 0x40ff6677, 0xfde3c6fa, 0x473cd652, 0x7e9f44a7, 0x4d9a7dc0, 0x072a3ec4, 0xcedcc59e, + 0x0cba23da, 0xe77027a7, 0x48ad18d9, 0x7abcf262, 0xf01b654d, 0x81bcb611, 0xf2878b8e, 0xca82f225, 0x7c2f48da, + 0x0d48bf02, 0xbe252478, 0xe3d9e796, 0x47b7709e, 0xb9ea8230, 0xf99b9c2b, 0xb0296dbb, 0x958d8d57, 0x41846d00, + 0x7e47b443, 0x1aecabbe, 0x88aee5bd, 0x81aca24e, 0x206e3a15, 0x55941117, 0x81e81b3a, 0xb3e289be, 0x24e60c1e, + 0xf340834b, 0x254da971, 0xf95ea65b, 0x5ea5cc1b, 0x6eeda5db, 0x5bc48a4e, 0x55fb686a, 0xdef7558f, 0xcb70082c, + 0x541c5c35, 0xe8dfa3a1, 0x61d10020, 0xdcf6b565, 0xc27070a0, 0x030f1973, 0xd266863c, 0x7ccf7af0, 0xfd7a5deb, + 0x56390e16, 0x6ce054e9, 0xc6f9bb73, 0xa1750bef, 0xbd24ece5, 0xe3463734, 0x28397559, 0x41ee6c2f, 0x3546446e, + 0x988f6a7f, 0x8ba2830f, 0xa4686e4f, 0x7c55f1ec, 0x9a79eb8f, 0x2dc7ff72, 0x0581ad9e, 0x8334b6a1, 0x79f2d347, + 0x3f5ed841, 0xfe1b8003, 0x75731043, 0x8504cd9d, 0x53f527c8, 0x519f958e, 0xec777f3f, 0xd73ad727, 0xad750306, + 0x655ddb4d, 0xf5ed3235, 0xaa6a0e18, 0x1a0ce700, 0x4034cab2, 0x1cd641fa, 0x6555b538, 0xfd4f573f, 0x481b7535, + 0x56d384a5, 0xebbf8abc, 0x39110ba2, 0xef1ee23f, 0x4a3c3175, 0x8f76ecd3, 0x32d90714, 0xa631b147, 0x45c0e4e5, + 0xb0c9b716, 0x7cb073fb, 0xd7cd8706, 0xc5d3f4b0, 0x4526d543, 0x051497ea, 0x792335c9, 0x3e57f995, 0xf434bea8, + 0x437eae75, 0x6dea19a4, 0xc860895c, 0xd96c86ca, 0x4e2f6935, 0xd6ac88b6, 0x16623ee6, 0x46fe485a, 0x4798bc63, + 0x4452089b, 0xff28888f, 0x0c3bc4ed, 0xc04a79f5, 0xaff2aea1, 0x0d309537, 0x5e513fe4, 0x4e8a472e, 0x6d86913d, + 0x26a09b7b, 0xcc8c1bee, 0xe7f3dbb6, 0xc9d7c811, 0xf09ba1c5, 0x79a25d6a, 0x5a388adf, 0x2f642026, 0x0aa093fc, + 0x8fb58bb8, 0xb6069311, 0x1b1735e7, 0x57f3f783, 0x7ff53a05, 0x0d2e2b52, 0xee6da550, 0x26fbe6e7, 0xed92c8ba, + 0x9b3462cc, 0x1c573170, 0xed5b81f0, 0xfd799c05, 0xf8ac8407, 0x3a9ffb21, 0x79ebf07b, 0x2243cd5b, 0x258268c3, + 0xf847ce66, 0x7efdc71e, 0x855fa5c5, 0x4cda00e3, 0x10a8c90a, 0xd2022ce9, 0x5ed68eda, 0x9893904f, 0x73f7d091, + 0xda069e7a, 0x2f029ed1, 0xfa6d9135, 0x0bf6394c, 0x0a4f1268, 0xcb5b31a0, 0xc6eb13e8, 0xc4eb19bc, 0x43e4dde0, + 0xcad9cbfb, 0x7d3fc41f, 0xd106a2fb, 0x3a7d0586, 0x532a477b, 0x0465156a, 0x1a4cb832, 0x23ff6e17, 0x12708be5, + 0x4d8a57ad, 0x46d0f02c, 0x059246fc, 0x9245708e, 0xd9ce6165, 0x0934f6cd, 0xb52231ab, 0x7c61ad01, 0xd05aa524, + 0x850a50c8, 0x6bcd17a6, 0x3a159f4f, 0xa8e33302, 0x2fee7932, 0xad656b9f, 0xd4d86535, 0xf09b2511, 0xd2693e79, + 0x8a0e5d4c, 0x571d9f93, 0xf6baa421, 0xf0406390, 0x78a63bbd, 0xe2d1fe69, 0x41dea1f2, 0xa7d3b9f9, 0x3961ace8, + 0x1353e4d4, 0xb39ffeb4, 0xd386acad, 0x9f71d856, 0x01fc7662, 0x8f0e6933, 0xad95969d, 0x7cf7424c, 0x64a74063, + 0x05bff978, 0xe6588bef, 0xfee3217d, 0xbdad9210, 0xba8e417a, 0x59e06a96, 0x44801237, 0x967b2370, 0x64e1f6cf, + 0xbbfa0639, 0xe37ca278, 0x20fb4456, 0xaeb3e4c2, 0xb663dcef, 0x6d2ce576, 0xacbe4912, 0xf19b1a38, 0x9fd6ad98, + 0x5492e989, 0x10c5e780, 0xe3ab1bf3, 0x8a1df05e, 0x5eee4d90, 0x3028cff0, 0xf1a383a5, 0x38a5330b, 0xf9196576, + 0xf22aa55f, 0x941624b4, 0xbd8ef5d0, 0x65be33e6, 0x87a0206f, 0x95ea79a2, 0x7659152f, 0xa64487d5, 0xd3b27702, + 0xb3049b65, 0xaf8291e2, 0xef7e5f7e, 0xb26280be, 0x0f3cafbe, 0x84a73a90, 0x61f8fc97, 0xb6646dd7, 0x8bc01455, + 0x7cc09287, 0xabf3d681, 0xde1cdfce, 0x5ff5301a, 0x35ce9aed, 0x375e76f1, 0x82d47d1f, 0x9b9dd77e, 0x3fe020f6, + 0xe5c4243a, 0x34da5bfb, 0x206e2e7c, 0xbf7b746a, 0x3ebfeb17, 0x4438b79c, 0x81d28e23, 0x083eb738, 0x87d82f28, + 0xac5103e0, 0xfa776f60, 0x6b63a9c5, 0x01172789, 0x4e43f1fd, 0x1474e54a, 0xa45df0c0, 0x25a147e1, 0x8d32c6b8, + 0x9be570f4, 0x0655e5ef, 0x212d871d, 0x56b2844a, 0x433121bc, 0xb65de002, 0xa7c519cb, 0x1c12c531, 0x2db7e2b8, + 0xa71b0b5c, 0xb68dcf72, 0x4c595495, 0x2bde0dbd, 0x00964c45, 0x260d5499, 0x87dc19fb, 0xc0d76039, 0x8bb1d550, + 0xf83841aa, 0x439a6d22, 0x05c1939c, 0xccb2a65d, 0xb1417b14, 0xe4528fc2, 0x3ab7b312, 0x1cf73289, 0x2a80f1a5, + 0x79906b24, 0x6b2c5abb, 0xb184db5d, 0xca3da178, 0xd224d874, 0x98d924b8, 0xba952d20, 0x71f251dc, 0xe2282a04, + 0x2baf670f, 0xd7f1aa03, 0x21730837, 0x815e3bc6, 0xe5d9a2b5, 0xc7fec14c, 0x8eb62063, 0x8644ba39, 0x27236b5d, + 0x29be91a1, 0xdd601218, 0x850375bc, 0x2b266452, 0x7b0e739c, 0x156daf4b, 0x4e83a27e, 0x6b665dd6, 0xac2fe07c, + 0x513b04b4, 0x4c1491da, 0xfefbaa2c, 0xfd2bfff8, 0xc7b45270, 0x5401cdb5, 0xf45ddd14, 0x4f572226, 0xdb61fcc6, + 0xcd1ef630, 0xe9d715b7, 0xf8b40acd, 0x5a71316a, 0x771f4679, 0x05449e91, 0xde91f195, 0xdd79d374, 0x60e210c5, + 0xa52537ef, 0x38d6b9cd, 0x028ab59a, 0xf53fee74, 0x95842aa6, 0x081ad59a, 0xc445966f, 0x61bec650, 0x81b51575, + 0x21f2644e, 0xca163dbd, 0xafa5dd89, 0x34387f91, 0x8b0fad1f, 0x914fd571, 0x0a2d8448, 0xb9783cf3, 0x9d69b064, + 0x5cfe9d0a, 0x5abd42cf, 0x733e31bc, 0xa0296560, 0x5384a797, 0x551c4c43, 0x994db2b8, 0x8001bf8f, 0x579d39eb, + 0x03a90e03, 0xb207dde0, 0xe2815efe, 0xcb5e2019, 0xa8a653b7, 0x4b1f59ba, 0x3017aa30, 0xb7b720ad, 0x4635d39c, + 0x2708d0c9, 0x755b7576, 0x1e48107d, 0x3058cc06, 0x33fffecd, 0xee46d042, 0xbc1415fa, 0x1d809cc2, 0xbe1db1ce, + 0xef23f781, 0xe2da4d3a, 0x13743681, 0xede1e5f8, 0x10ae3959, 0x09018526, 0xa0ee6168, 0x08dc6e1a, 0x3d3dac5e, + 0x3f3ea1ed, 0x9e5c3399, 0x8934c325, 0x6da706a3, 0xb09aeb33, 0x6a0812fe, 0x5f04aabc, 0xc5c40959, 0x913dc6a5, + 0xc747921c, 0x2ff26d1e, 0x381f28bc, 0xb75ee5ce, 0xe8352231, 0xcd32c030, 0x99c22ba2, 0x8cf969ec, 0xa51da47b, + 0x1b0b9866, 0x1b3d122a, 0xb421d2d7, 0x9fc4782f, 0xbcab8a83, 0xf9153826, 0x26a40a8a, 0x02c8583b, 0x70def94d, + 0xbff25faa, 0x7d59679a, 0x9a725b08, 0x68fcb197, 0xcf99b4ee, 0x118fdb36, 0xb986be70, 0x6e505a65, 0x67aacb17, + 0xc31c53fd, 0xaf3a37be, 0x5bcb11bb, 0xf50e6bb5, 0xdb1cc2a4, 0x7eff2f33, 0x957d7757, 0x432ff99d, 0x0102854f, + 0x8e086c05, 0xcb506192, 0xf8df4855, 0x45965450, 0x790e0d51, 0x414e278c, 0x00c4b68f, 0x50b422ed, 0xff09d5f8, + 0x0f032d90, 0xfb128c5e, 0x45ec50d4, 0x3eb129e7, 0x2a5fa243, 0x51ceac46, 0xdea2e303, 0xae465f41, 0x88ed733b, + 0x94fcda99, 0xd2886699, 0x1b7a8038, 0x8fcaea0c, 0xe3a4e64f, 0xabfd63fc, 0x48dbac14, 0xdb8157e6, 0x869cdb98, + 0x3bc7b1e2, 0x3e0e1143, 0xcda4664b, 0x1d5db079, 0x0b0682c5, 0x2a49e0e7, 0xf5e10d55, 0x5af98c80, 0xb151f53a, + 0x580773b1, 0x4ea26749, 0x962c09b0, 0xc9800d5e, 0xda85ea1f, 0x6038fea0, 0x2e1117fb, 0x1fc2ed74, 0x7015402b, + 0x4085530b, 0x75d1be0f, 0xd9915fd5, 0x2ed6db5e, 0x21c03d73, 0x24d9188b, 0xe7f8d135, 0x925d2161, 0xefc7eb96, + 0x5a7af96c, 0x48e8d14e, 0x73f6fddd, 0x89ef2e23, 0x41d344a8, 0xd0f0fe61, 0xea894917, 0x8c6f9e6f, 0xd0d6aba5, + 0x05e96c98, 0xfc07a51e, 0xc953b72d, 0xd24306b4, 0xbbc33bd4, 0x77637e88, 0x4c3a883e, 0x2dbc11dd, 0x203339c7, + 0x792eeb8b, 0xb9a23aa1, 0x95c13c4a, 0xf9cd31c2, 0xba11c553, 0x9a41ee76, 0x15c06557, 0x8169981b, 0x441d6f29, + 0x60c68183, 0xb96f9c66, 0x4cea6ef0, 0x37fbf808, 0x24d1e83d, 0x26243a3b, 0x81754a8b, 0xc17327c9, 0x5a6e0c7f, + 0x82af029b, 0xddfe199f, 0x975233e4, 0x90280710, 0x43ff9f7d, 0x16e6881f, 0xb6d533f0, 0xb9d8a422, 0xa13413af, + 0x852b07fb, 0xfc33acad, 0xc21dacde, 0x5ac35442, 0xe183adc1, 0x52b1f40a, 0x34153e56, 0xc2a58353, 0xae61d666, + 0x60571b4c, 0x5f06fd27, 0xdc626584, 0x9a4cfdff, 0x5e08a882, 0xdc657f65, 0xe7a59755, 0xc8161a0a, 0xfa5201fa, + 0x5d8fa47f, 0x25f04d70, 0xd897f737, 0x1ed57474, 0x753cfa24, 0x1851543a, 0x372bf010, 0xd889942e, 0x717de55f, + 0xb917764a, 0x52bc9329, 0x58fca724, 0xd9b6d111, 0xb0188c28, 0xdb5994c3, 0x89a08cc3, 0xbb05bc33, 0x5bc6b5bc, + 0x57eb2f73, 0x28b48952, 0xe09d22b7, 0x19ddcfea, 0xc04b5987, 0x295aa884, 0xc6f0c86a, 0x86adeef3, 0x0bb8dcba, + 0xbafcf861, 0x4018f91c, 0xe775db7d, 0xc58c9ab8, 0xc577ca95, 0x2c4225f5, 0xbd4569a3, 0x67c211d2, 0xfe68aa9b, + 0x5d3c3358, 0xbd050b7e, 0x45c53e7b, 0x36936c0a, 0xf4923eaf, 0x65aceeab, 0x7197f3f8, 0xef1cf2bd, 0xd6a68344, + 0x1ef0e218, 0x1b8b8c00, 0xce8eb420, 0x705bf782, 0xa4dc8712, 0xdbe33797, 0xf85882c9, 0x2be23b0a, 0xc15c8b34, + 0xd1f1764f, 0xf5e6751d, 0x83aa1063, 0xdac1cb89, 0x2a54b5d2, 0x94419f0b, 0xa32df7c6, 0xa45fc83b, 0xeca5734f, + 0x66a0a3d2, 0x683f0579, 0xa8757be5, 0x445c58ec, 0x73c74fce, 0x812ce78e, 0x970c92ea, 0xdfe4b5ab, 0xc61aeed1, + 0xc35aaab6, 0x90da7309, 0x78006edf, 0x14bd788e, 0x3839f83b, 0xc8325859, 0x027e35b8, 0x43f5a121, 0xd4b6186f, + 0x8b0a71c2, 0xa9f53672, 0x7f5ee71c, 0x400e217f, 0x04843566, 0xe34e2be6, 0x5d974d7c, 0x5c41ed39, 0xe97feed6, + 0xe1642828, 0x1ef97791, 0x085debaa, 0xb65e77ad, 0x70a6a983, 0xa09f20c1, 0x84191646, 0x36ba9342, 0x062d8289, + 0xa414c938, 0xcfb3ed61, 0x19e54f3e, 0x42ccd727, 0xcacf8ba3, 0xaf047eae, 0x7003fb73, 0x61bab64a, 0x22e7c8ac, + 0xcc119fc8, 0x8c56ef40, 0x56d0daf6, 0x69a903c9, 0x9db16e66, 0x1202532a, 0x2ba8ea0c, 0x3a134721, 0x97dfd380, + 0xad82e811, 0x45f6ced8, 0xcb195c8b, 0x78066d5b, 0xf91cf667, 0xb12c0158, 0xfae36adb, 0xc3db5270, 0x3da0fc9f, + 0x6a8654f5, 0xbec2bf25, 0x840a9818, 0x4d6f5b87, 0xa00ca056, 0xaea568f4, 0x16cb1d57, 0x42a737e1, 0x25b23003, + 0xefb443b9, 0xfd7ec4b6, 0x5f9599f3, 0xf7ca591d, 0x9c334539, 0xf5fd73f5, 0x81098da0, 0x5772918a, 0x8c152b6f, + 0x4f5e8dd0, 0x8ba47e5e, 0xc458eef6, 0x17f0a4a3, 0x4fdf4d25, 0x3d072f72, 0x9f43bf55, 0x42a8f5c9, 0x0181f9c6, + 0x420cf8a1, 0xf87798a1, 0x5dbfa9f9, 0xae346e77, 0xb658a956, 0x4c6b8040, 0xff843408, 0xca6d7860, 0x2f92b9d7, + 0x9a8d5f59, 0xfe067d10, 0xeece599b, 0x1e41ecdc, 0x301d23c6, 0x3ee26c18, 0x452b6279, 0x91dd32e7, 0xce3cde34, + 0x145e6eab, 0xced78125, 0x54e0dc6e, 0x73ab4579, 0x7279074a, 0x42f840ba, 0x9eec7427, 0x1af371b4, 0xc883d4e7, + 0xf9971696, 0x1cb82afa, 0x8a349ab8, 0xdcd05fdc, 0xd26164be, 0x1042df1c, 0xe5da4c2d, 0xd01973a6, 0xfade99ff, + 0x20799350, 0xd10e36fe, 0xfd675cc5, 0x04d2c81e, 0xe185bad2, 0x7a701784, 0xf9642dc8, 0x59bdb28f, 0xc46f5494, + 0xb7a97e97, 0x5ad7db28, 0xe43140b7, 0xe75fe323, 0x0e8d9dd4, 0x64e96275, 0x90ba3a26, 0x5a10aeb5, 0xdd4c1bb2, + 0xde4d653a, 0xa9051ef3, 0xfa6bb79a, 0xc9fabe4c, 0xe2a1535c, 0x6b565efb, 0xc34ab3a9, 0xbe8ac5e5, 0x4c1ade73, + 0x2883bd41, 0x475fd83a, 0x5414dcd8, 0x13f9f24d, 0x52fd2f48, 0xf51c6455, 0x12fd7baf, 0x414f98d6, 0x1be5a6f6, + 0x23d5295a, 0xd2c75cd4, 0xbbc49b7e, 0x142eee7a, 0xf227f9c8, 0x4ee9d95b, 0xedf58bf7, 0x4f701681, 0x3982911c, + 0xeb2853b4, 0xe51f28d1, 0x993b18a4, 0xbbdfce81, 0xb9af5716, 0x7fb46f01, 0xdc33c985, 0x7630eeb3, 0x0167f207, + 0xf02a999c, 0x5adaefd6, 0x2342319e, 0x5bf47d41, 0xf61a8b00, 0x89238c6c, 0x4c584900, 0xf5d30125, 0x2ac6d50c, + 0xed12fdd4, 0xae33db5d, 0x140ba210, 0xefe79d66, 0x5d3c7321, 0x5036bb4d, 0x6f1ed205, 0x5ebe0be1, 0x1f3848bb, + 0x5469d054, 0x66f87b69, 0x22c0aefc, 0x9980e9d7, 0x6f8476e0, 0xe314eae9, 0xfcd85c28, 0x2e3d7e3a, 0xe5de8092, + 0x04b0435a, 0xe71b5b17, 0x34b69ee6, 0xec0d7611, 0xd364af43, 0x4da85b63, 0x421c3d74, 0x33937aa4, 0x102cfc10, + 0xa98aa4bf, 0x72342b97, 0xc3dd91d7, 0x5f95f3c0, 0x4ea1f73f, 0xdd25d5e3, 0x24d67d88, 0x8d0a4642, 0x8b2bca2d, + 0x25f3ac4c, 0xf637bd22, 0x69ad054c, 0x8849da42, 0xe6da5e58, 0x0f7dd3a3, 0x6d9d44a3, 0xb3ed0958, 0x29c8dbec, + 0x66a1419c, 0xc2e9630b, 0x05a49e3b, 0xcfe6e7aa, 0xe50d034f, 0x4ebd5316, 0x58f4f80c, 0x3ee22684, 0xc30d770d, + 0xc795d743, 0xb1336988, 0xc5ca27e9, 0xb01a2259, 0xbd313761, 0x32598088, 0xe4c7b286, 0x824b07af, 0x004bcd6d, + 0xda8d3969, 0x35c18cac, 0xc821a5d0, 0xd9007821, 0xcac9de05, 0xae4704f2, 0xc43b6ee5, 0xdfae20e0, 0xd26a60f0, + 0x10621b90, 0xa746e681, 0xf2367e84, 0x6e609e28, 0xd87569ae, 0x4baa0bd2, 0x083059b4, 0x729f30cf, 0x7a5e1517, + 0xa510528b, 0xb098ec60, 0xdae9054d, 0x1faaea30, 0x5c444e62, 0xe4d808a9, 0x44689d26, 0xaa6f526f, 0xa975608b, + 0x5f259ff7, 0x7d0051d3, 0xe761b014, 0x109e7d6b, 0x65f5c395, 0xb24a84bf, 0x3a2b2548, 0x2d309278, 0xcf39c571, + 0x8cb1843d, 0x6ac3dc6d, 0xab763dc4, 0x865fd4b6, 0x4b71384c, 0x0279252d, 0x2eec28bd, 0x40574309, 0x24afc0ee, + 0xaedf85cf, 0xc3ff7007, 0x778bc85a, 0xe17e77e2, 0xe1ec05fe, 0x08dde1b2, 0xebdf5aa6, 0x30f15c98, 0x214f9dde, + 0xf6bbda9f, 0xdb27668b, 0xacce7951, 0x3d4c4ecf, 0xcf5581e0, 0xb126a8fc, 0xdd74ccc0, 0x2499fa98, 0x93773644, + 0x320111ea, 0x483b73dd, 0x4f971922, 0x45b7c1e8, 0x4f5dfdd1, 0x3c7a8cef, 0x9b0fcb9b, 0xf119e95c, 0xbf2ce571, + 0xd3ae07e4, 0x639d0090, 0x0543b533, 0xc9a26882, 0xbf21eb9c, 0x325c8ce5, 0x5a7e749e, 0xd8229da2, 0x072f8b58, + 0x7cb02126, 0x99fb0a97, 0x2f9fc18f, 0x133b46f1, 0x7d6108a7, 0x38ed856c, 0x5cafe41f, 0x8e7a2891, 0x06d81a56, + 0x6ce43e4e, 0x9fbde6d2, 0xd947a647, 0x0ea6b773, 0x5247945c, 0x43c522fb, 0x2c865d40, 0x1a02ec65, 0x49f112ff, + 0xedec750c, 0x4818bce9, 0x1f47c067, 0xdaa8f564, 0xe638ea3e, 0x55c63772, 0x055530ef, 0x3d68500c, 0x768a5659, + 0x2a2abd6d, 0x80173eba, 0xfd905761, 0x322d7bd2, 0x4c5c4772, 0x79c12505, 0x364307b4, 0xddf19aef, 0xaa824376, + 0x1259df0d, 0x7374a3e9, 0x1799fedd, 0xba3ecb22, 0xf66810b6, 0x6d0303ac, 0xc828cf02, 0x6f126c3e, 0x0ec7c32c, + 0xa3f5f6f9, 0x2109a08e, 0xa0451bbb, 0x75b53b21, 0x2e6eb716, 0x113ed56c, 0x9e552603, 0x610eb32b, 0xa8d967a9, + 0xf1ea462b, 0xb0f0a633, 0x398552fe, 0xfdc34e96, 0x6fe51d9c, 0x9064d363, 0x2170fac3, 0x068b83c2, 0x99151571, + 0x259cb780, 0x15da6b02, 0x0722923e, 0xba7927c2, 0x226f8308, 0x9de934af, 0x27b283c7, 0x9073219a, 0x68492164, + 0x9f72fda8, 0x900c704b, 0x4f5ee41e, 0xb885219c, 0xa71ad575, 0x1f9a1813, 0x330ea12a, 0xb564ec59, 0xeef9ae77, + 0x6b0c7df2, 0xc7b0c1b8, 0x2c3a03fb, 0x330a33ea, 0xb7f5f4f2, 0x75f4d05a, 0x30cf0556, 0x2d2962d2, 0x7f8d4563, + 0x3fd9d06c, 0x54cfb91f, 0x9f72bd8f, 0x0d721078, 0x14e806f0, 0x71e72cdb, 0x9af07d61, 0x12b71ef7, 0x17c1bef7, + 0x494c9d35, 0xbf09f22a, 0x90d27fb3, 0xc05acb38, 0x9d832c02, 0xbb81cbe5, 0x7cdaba3b, 0x7623cfe7, 0x26235ae5, + 0xdafc9a26, 0xb640b6ab, 0x33cc608b, 0xba2f3cd8, 0x1caed1f4, 0x6b07dbe2, 0xed6de2f2, 0x8b2965d5, 0xfdce86cb, + 0xf8e20b68, 0x4c868fbc, 0x7a638257, 0xd69a66d2, 0x53e8eb3d, 0x92069778, 0x8e48080d, 0x2789262e, 0x2bbf4163, + 0xe116b10c, 0xd2d884c4, 0x4bca106d, 0xc7cb7e9a, 0xfeb86a56, 0x81941c21, 0x8e9e5904, 0x75ff5771, 0xaec1ee6b, + 0x1ccb39c3, 0xb6a7bab9, 0x0e09856c, 0x1156f05f, 0x139ecf0b, 0x76c02fa1, 0xf5fbb6ee, 0x4b3abc12, 0x622f0f37, + 0xd05f7b72, 0x634aca4d, 0xab6d3e47, 0xff59017b, 0x1d9e758a, 0xac4e874e, 0x9cca8707, 0xbe428da8, 0x3346fba9, + 0xf6fbf842, 0xc26ce58b, 0xd782e1fe, 0xc31bcc99, 0x9bf2fdd3, 0x964fca56, 0xc0fc39b8, 0xe1385f17, 0xda895032, + 0x7687facb, 0x7b1f7106, 0xc0c330f8, 0x0a92d5da, 0xdf1aed00, 0x08b1aa6f, 0x858340a5, 0x63be04c1, 0x14d856f8, + 0xb224ff3d, 0x2987a6b6, 0x1ce5b119, 0xe12bbdcf, 0x81d9f1af, 0x04f71d05, 0xf7dd18c4, 0x24b1b0a1, 0xaad72364, + 0x756cf4cf, 0x27c0311c, 0xda981754, 0xd2845b9e, 0xc3ad8090, 0x640034e6, 0x060cb589, 0x42c321b1, 0xd3fdf106, + 0x514a7555, 0xcb7e8441, 0xbeeedf34, 0x014f58e3, 0xb0e2f2d1, 0xeea25b05, 0x63b510b3, 0x20aeb8c5, 0xac3bea78, + 0x3f1b8716, 0x4da22932, 0xcf71520b, 0x86108ddf, 0xf8c94d9d, 0x09c9fcf4, 0xb42a913e, 0x09434b53, 0x9b2d54ca, + 0xb5ac5f17, 0x408fc47f, 0xa70316cb, 0x8b2fee2e, 0xcdd0210d, 0x2564b908, 0x3cce48a7, 0xdf901a2e, 0x8916ff83, + 0xd4a5b606, 0xb4385cc2, 0x8c547399, 0x4e3c86ad, 0xb0a3ffac, 0x4f676a92, 0x66d872ab, 0x4d381c50, 0x66103e6e, + 0x372aaaeb, 0xaafbb6c7, 0x12c62092, 0xb1f0a24e, 0x58dc0bc1, 0xd7031416, 0xec452600, 0xf6aded15, 0xa8f5bae2, + 0xc1b3d67a, 0xef44f071, 0x7cc2faca, 0x8602f506, 0xf4527b2e, 0x7e0ed006, 0x976146f2, 0xb9ad4749, 0x1f9a4692, + 0xcc5066d0, 0x5c47ddd5, 0xf5a202d4, 0xe5b3420e, 0xaa59ce46, 0x1fc59257, 0xbef9bd88, 0x9306c85e, 0xbdf5eb54, + 0x08e42258, 0x271671fc, 0xbf7d23b8, 0x47a8a9ce, 0x842e494d, 0xac246992, 0x22532d00, 0x6f252139, 0xad20b9d1, + 0xd8d384d0, 0x517be1ff, 0x36070030, 0xe40c520e, 0xc7cee6ae, 0xdce4d737, 0xca753d1c, 0xa5fe49ca, 0x6496356d, + 0xdd7e1dbc, 0x2201637d, 0x568a0eb0, 0x34b0e5ab, 0x8d158d83, 0x7fe15f8c, 0x70829108, 0x60d482d1, 0x3167bf22, + 0x66c36be3, 0x69472c0d, 0xb133d261, 0x34da23d9, 0xd0748a56, 0x4d61d4c8, 0xf60e8984, 0xa87eb7b0, 0x831a9207, + 0xa6a12227, 0xc54b6747, 0x4599351f, 0x420c9fe7, 0x090dce2b, 0xa48d31d6, 0x656a390f, 0xe081110d, 0xd4e066a3, + 0x54dd1ed3, 0x24930eba, 0xb08c13fc, 0xcbb5bf1d, 0x0b009f7a, 0x68bfbd6d, 0x1e40bba4, 0x0d74813f, 0xdf8d400b, + 0x56bd7961, 0x41997783, 0x356cc4de, 0xab44a32b, 0x070aadb2, 0x9ceff106, 0xe244805a, 0xc2644a82, 0x608aa463, + 0x7bc26d18, 0xa5847816, 0xc20e2adc, 0x653f806a, 0x4ffa8839, 0xbef735dd, 0x91f1a8b9, 0x3653b1eb, 0xe645fdf9, + 0x3e38160a, 0x12bf7cc6, 0x479e178f, 0x132e6c92, 0xd0e3a0c5, 0x840260e8, 0x7894b89d, 0x988d877c, 0xd573ce08, + 0x4cf1d4e3, 0xf2b3a916, 0x294845b2, 0xc6349c88, 0x70dca1d7, 0xa97c777b, 0xd8eb9fd0, 0xfbddc1f0, 0x19154367, + 0xc0c577f9, 0x2faa6462, 0x4cedfc36, 0xf680f64b, 0xccfb6fc6, 0xcc239a82, 0xa4cc2d6d, 0xd9a2ef20, 0x1986d6af, + 0x92842842, 0x6ec50f2f, 0x61773491, 0x926c838d, 0xae4888ba, 0xde8f8cdd, 0xb2268b8b, 0xd56d6d1d, 0x015bdd38, + 0x64314064, 0xdd1122b5, 0x96244af7, 0x968d30f9, 0xa06f3303, 0x8f8c3f2d, 0xacc9a828, 0xfbb9c96a, 0x2ae11c19, + 0x0285eeb1, 0xef022804, 0x5ab32d7e, 0xe2003828, 0xaa099a38, 0x7273efc1, 0xd438a167, 0x86c31c7d, 0x4ad0abed, + 0xcc6e0e99, 0xd0872b6f, 0xd8e68617, 0x351a21af, 0xec003927, 0x0cfd43b5, 0x65aba175, 0x27e8d700, 0xa77c3679, + 0x1544fd47, 0xf3a79c4b, 0x78109108, 0x6643beb8, 0x05de60d4, 0xfe1d8b4a, 0x2254ae55, 0x656c86c2, 0x9c48f4a0, + 0x2fc9111f, 0x6087f059, 0xf4749c09, 0x4b5f7a2d, 0x79d6bf26, 0x489c5dc9, 0xd5d82464, 0x4b0dabbe, 0xd2e77eb3, + 0xe6ec66da, 0xc98db865, 0x5beee2fe, 0x5047e321, 0xf7f84e3b, 0xb0231857, 0x96f5f882, 0xa73557fb, 0x7e4ffd85, + 0xd69f150e, 0x10ce86ed, 0x86e4a611, 0x5202575b, 0x9127b4b6, 0xc2cafcb5, 0x3e4fa2ab, 0xb2e63a16, 0xe83a4315, + 0x9674c572, 0x4278e407, 0x5421210d, 0x20ba345b, 0x113ee978, 0xba6e9519, 0x6b25cdfc, 0x29939863, 0xf3689112, + 0x00702985, 0x405ce1df, 0x37708727, 0x1764e58d, 0x67b9cd10, 0xd31b8337, 0x53176cdf, 0x22e55764, 0x5271009a, + 0x2db449c1, 0x37d6fe30, 0xfbd8d43d, 0x6e460442, 0x2bb885ee, 0x98f033f7, 0xe80e7492, 0x6c0f5320, 0x91625c13, + 0xbd7784a7, 0xc5db89e1, 0x1c7325ab, 0x3902779c, 0xaab74525, 0x4dae5c7b, 0x91cf56b7, 0x24cd4807, 0x972c4e70, + 0x7e63ed94, 0x98b91fbb, 0x7aa3321b, 0xe0aef39a, 0x6dbd95c7, 0xf0922fdb, 0x0fb9b04f, 0x6b3f6421, 0x12a06f08, + 0x22878901, 0xef170517, 0x56a40986, 0x8ddd820f, 0x94758681, 0x46865553, 0x6b9aa5a8, 0xee2e2704, 0x8419bf5e, + 0xce46f036, 0xdab677d0, 0x2dc6fdb3, 0x16b4073d, 0x5fa97014, 0xbfaf8674, 0x10f7ba64, 0x6ddc40a6, 0x7297bec7, + 0x7336bf8f, 0xd2b82321, 0xe9bc4f60, 0xd3617e18, 0xe105d820, 0x23973faa, 0xc5d82ce8, 0x1ecdcfe4, 0xd8a19792, + 0x5c3fdcc7, 0x701a73f8, 0x0603255b, 0x0fd61e15, 0x56b1d2a2, 0xee62d514, 0x8f4d41b6, 0xf1b8757c, 0xa357e325, + 0x16537b00, 0x33a3d34f, 0x05020c75, 0xa2ce0cca, 0xe89b524d, 0x0d8f8800, 0xc40747fd, 0x861c3564, 0xcaa19f1e, + 0x5de8b747, 0xcf05083e, 0xaa508ac8, 0xd4db88a5, 0x2c95294a, 0x09544e28, 0x8b37be14, 0x689f40a0, 0xb058898b, + 0x33cf1054, 0xb910b90a, 0x0b1c4c93, 0x340c79f5, 0xc8b35659, 0x40c36f4b, 0xd1db1f48, 0xb473f4c1, 0xa7523321, + 0x23f59179, 0xacf70b6c, 0xbddb7d41, 0x7f0d48ac, 0xd56510e9, 0x3791347b, 0x1df191d0, 0x4a644c60, 0xecbb7ae6, + 0x34330683, 0xd24dd746, 0xd62dbce5, 0xed9d33da, 0x997006f3, 0x3e880ab4, 0x16e89773, 0xc51b0a5a, 0x5ba85194, + 0xabf89856, 0xf3d5079e, 0x5fd5f6a7, 0xdbe503bd, 0xa59ca2bd, 0x2d7b7f4d, 0x5bae2960, 0x9bb040c2, 0x8628310c, + 0x505d0dbd, 0x9ea8710c, 0xed39f389, 0xdebf4a6c, 0x5fd99b5c, 0x5a9a9d9e, 0xed974f85, 0x2917efad, 0x14f16276, + 0x4f7ccb53, 0x9c832972, 0xbec624d9, 0x89f35af0, 0x53066dd2, 0x94799dc8, 0xf2a15c83, 0x58431b23, 0xec182630, + 0xa6f7da46, 0x168b2e20, 0x9319cb95, 0x00563258, 0x5315d3bf, 0x3b8e292f, 0x0ce1a448, 0xa7618ea7, 0xba0085ed, + 0x650a27e6, 0xf6c4f29f, 0xc0d1c0b6, 0xd7fe2240, 0x7a6c708d, 0xd240e936, 0xfc01fff7, 0xd1052a57, 0x286631f8, + 0xb795f9d8, 0xe334da37, 0x3ac6d125, 0x6aa31be5, 0xce0dfb51, 0x4c9d0ca3, 0x8988ea6d, 0x1d7baccf, 0xcd5d97f9, + 0xf291ee6b, 0xc9bb3508, 0x1f9f349e, 0x464041a5, 0x84ed3630, 0x3cdb2f39, 0xc865d93f, 0x67e19e1f, 0x36b8889a, + 0x2c5d0212, 0x5618c60c, 0xf909cf2a, 0x27ecccc5, 0x68e4ef38, 0x131aa46a, 0x2c359128, 0x6d07ddb6, 0x9c6c552a, + 0xe50adc0c, 0x30981664, 0x883388e5, 0x5d1293c6, 0x3e3b76c0, 0x13e61651, 0xb31d300d, 0x304f7e0a, 0x79fe77f1, + 0x98247913, 0x1a289231, 0x343ab64a, 0x9572dd33, 0x15067b09, 0x8abac07b, 0xb23f01bd, 0x03818213, 0x04983ed8, + 0xde24deb3, 0xb8bd030f, 0xd297ac81, 0x266c6b3f, 0x90e97b78, 0x99377319, 0x0607618f, 0x6eaa06f0, 0x26b535e3, + 0x2b0c982e, 0x1f9bc84e, 0x402ab359, 0x59fc88e0, 0xb64f03c1, 0x507659c7, 0xf126be44, 0x451d7ba0, 0x9b318cb2, + 0xcce1310e, 0x5da756a3, 0x069c0877, 0xef99bee3, 0xb464ac16, 0x20d7168a, 0xb9052fb4, 0xa57cf8ff, 0x89c970b5, + 0xf18f2fb2, 0xbbbd25e7, 0x2b36ce6e, 0x385db97c, 0xb5f7db17, 0x4c5a0d18, 0xc6a273e3, 0x546d8bfb, 0x2bf8d952, + 0x6d7bd30e, 0x447c381d, 0x22251162, 0x3dfdd384, 0x79d7257b, 0x7ddc88c8, 0xd1cd208a, 0x164d4923, 0x2e3a43fa, + 0xa7e306cd, 0x77091736, 0xe6a423f3, 0x7971826c, 0x0b078048, 0x1dbec546, 0x193f9d16, 0x11277c25, 0xe15833f1, + 0x8fda4416, 0x1f20d60d, 0x29ed3aec, 0x06a1a123, 0x442ea2f5, 0xc682b80d, 0xc9f69e29, 0x7800f528, 0xae53c4c6, + 0x306c6566, 0x00c099c0, 0x28d1cf78, 0x7791dd5b, 0x855dd1b8, 0x4c0f4276, 0xad99c90c, 0x6790ce23, 0xf91b0373, + 0xb3d3719e, 0x7298f34d, 0x54560262, 0x26c4f9b1, 0x9c8130c1, 0xf52fd938, 0x912ec030, 0x15b86342, 0xa72b83fb, + 0x456a5959, 0x09061e78, 0x8254e95b, 0xbfb0d15c, 0x7c05e097, 0xd730ff46, 0x29195e96, 0x467448e7, 0xcf0b40b3, + 0x8c4a3a73, 0x323829d8, 0xd8319b76, 0x6a5bb145, 0x0aad02c2, 0xc0623612, 0xda507e63, 0xf00b0850, 0x29400b10, + 0xfcc62766, 0x7b8c67b9, 0xdc0399bc, 0xdbdc5542, 0xc8518d40, 0x56072cd7, 0x64ba750a, 0x64546d8a, 0x6ffc40aa, + 0x09d969b2, 0xf10b5df5, 0x60f2f43a, 0xe069751d, 0x9b7fdd24, 0x399991d1, 0x6106e79a, 0xa8736fe2, 0xde5974b6, + 0xa34ddb0b, 0xaa568f1a, 0x618b01e7, 0x407ba371, 0x8d008a08, 0x9cc12bb6, 0x4aa7a36e, 0xf3d5d302, 0xa782d5b6, + 0x3692308b, 0xa5c0b5b1, 0x2262fb05, 0x9da3bb5d, 0xa7c0c17d, 0x80f082a7, 0x23a31ede, 0xc6f55dfd, 0x015b4001, + 0xa9797a68, 0xc7b2edb3, 0xb867e1e5, 0x7cea4e4f, 0x615de879, 0xc5e351c9, 0x5371636b, 0xb026b2fb, 0xc3a890c4, + 0xa6e2f10b, 0xac47d23f, 0x5d92483e, 0x719dc9a2, 0xb07a7521, 0xcd6b962a, 0x1413b677, 0xb0ea2b5a, 0xf106afbb, + 0xac79b5e7, 0x1fb0d65f, 0x23ff7534, 0xa6a41cd9, 0x2e75387f, 0xbe7316d7, 0xc653da21, 0x2ec03e60, 0x06d26c31, + 0xb1994a60, 0xf7d5a1af, 0xefc73790, 0xd63b7eb6, 0xc7a31531, 0xf336a408, 0x2fe2be8d, 0xc00e1f71, 0x8cbd4444, + 0xed53a952, 0x9b5c9bdb, 0x429db06c, 0x786f43a7, 0x6a77db75, 0x028c25ef, 0xb7a087ca, 0x2ac87ce3, 0xd5055250, + 0x190c00ca, 0x797eeed1, 0x903a3d10, 0xd85ee9dc, 0x3943f1fa, 0x058433e4, 0xfc1d1f36, 0x220f7417, 0x97e74b64, + 0x37a71c8e, 0x06d8eac0, 0x1c29c669, 0xb3dae42e, 0xf14ede55, 0x840e4db7, 0x56e17fa9, 0x6cb79e04, 0xa2a1e027, + 0x43ed8e7d, 0x8b9dce3d, 0x790520fc, 0xf6bfff4c, 0xabe8d408, 0xe8bdae94, 0xdff11e9b, 0xd0908e1e, 0xbff89ba5, + 0x0a2cd45b, 0x6e89a102, 0x1ee3867c, 0xc7ae3cc0, 0xf4044e50, 0xf9880f8c, 0x63103c2b, 0xce85915f, 0x4d15e55f, + 0x9120a7c1, 0x43c7da58, 0xfd81f266, 0x38c8e55b, 0xa8a9284c, 0x8aeb72fc, 0xce1c7ad5, 0x87d1f164, 0xbda1ea16, + 0x14a1ab3c, 0x9fab0891, 0xa03afc4a, 0x71eb3602, 0x0f689852, 0x8d3827f1, 0xa8ac08f0, 0xd2aaf7e7, 0x4dee23f9, + 0xde1b47a2, 0x2a7378f5, 0x77433797, 0xe726ef27, 0x31c82aef, 0xa8544f3d, 0x285d4685, 0x5bc3a425, 0xfb08d608, + 0xd6d94435, 0xa13aa734, 0x04fa978b, 0x26317a13, 0x80e5f285, 0xfd8370a2, 0x63c18f50, 0xb301b941, 0xf25af9fe, + 0x333b899b, 0x90c36190, 0x5214fd7b, 0xe78a5437, 0xd01eb1e6, 0x72bd8457, 0xf38aecf6, 0x32fc4307, 0x5ede58c6, + 0x7fdaa696, 0xf78643f7, 0x05c15e6f, 0xebc4cddc, 0xed809a84, 0x0e4211f8, 0x7b96842b, 0xf7efe084, 0x926a779c, + 0x827109d1, 0xf8f8cff4, 0xa34c2b77, 0xd976c8f6, 0x51f6a3da, 0x408fb6f7, 0xbce2924c, 0x222e9530, 0x46b18a5e, + 0x897ef373, 0x17c73107, 0x68df055e, 0x85b8438a, 0x64757e7d, 0x3f8520d1, 0x03054660, 0x3a4e0b9b, 0xae86221b, + 0xacd6051d, 0x5d77ddc6, 0xded4e999, 0xffd11fb6, 0x5888d30b, 0x6537976b, 0xf390746d, 0xe3e3d9f8, 0xafc98ab5, + 0x5fbcfa64, 0x82be42e1, 0x21e8c3f0, 0x19fe067f, 0x39fc6b51, 0x61b4b801, 0x16fde325, 0x2ae45893, 0xa096ae6e, + 0x85e5e126, 0xa03b709e, 0xcbba49bf, 0x461ac7ab, 0x0af9d3d7, 0xf59fd016, 0x0c3a8c54, 0xd6f8d166, 0x600b0544, + 0x90a5974c, 0xf83a3963, 0x8879cc23, 0xe014f59e, 0x5c8cf8d0, 0x3f3c2f90, 0xce13e55f, 0x6013c6a3, 0x3cde6e86, + 0xb2ef7824, 0xd2635f9f, 0x59561deb, 0x3edc0df0, 0xd7055283, 0x448ac43a, 0x8f323aff, 0xb37f8b53, 0xc399b80b, + 0xc64bed74, 0xf1dc2100, 0x56942e3f, 0x7c4d451d, 0x76038b2a, 0x6dddf31a, 0x493415db, 0x21dca0cd, 0x557b5d59, + 0xd07ef6e4, 0x42ea1104, 0x15d872d2, 0x429b2615, 0x0b5b3d93, 0x3f40a6c4, 0xb9b4c049, 0x545c8304, 0x152a332d, + 0x02a841df, 0x74f5d872, 0x74fa4e35, 0xa4aeb584, 0x8d7daef6, 0x1d955571, 0x33ebe537, 0x93d372fb, 0xfa2506cf, + 0x4de03be0, 0x07b851ea, 0xed1df5bb, 0xcd3319e1, 0x3606704c, 0x99b8b19d, 0xc1f46952, 0x24d011e2, 0x3f06ad8c, + 0xc4f041e9, 0x5fb4df9a, 0xabe62204, 0x7dbf8cb3, 0xab60cb11, 0xe0115202, 0x8257b4e7, 0x9c8da282, 0xc580ac18, + 0xfe600295, 0xbf0ba9b5, 0xa7b52526, 0xe56402c2, 0x3b4ab797, 0x92faec5b, 0x6015d4c9, 0xc846b406, 0xa72f06ab, + 0xe623fb0e, 0xfc6f1657, 0xb69b471d, 0x532166be, 0xe6e39feb, 0xbb23c488, 0x807b2801, 0x3c59afc3, 0xf9dea3f3, + 0xbca4f435, 0xab07592a, 0x1432fa91, 0x598f4c21, 0xcfa72a58, 0xf29d1a94, 0x63945087, 0x182b82fb, 0xefe3f09a, + 0xa4e2ec85, 0x7820363c, 0x76aebb38, 0x233de430, 0x8ff8f2f4, 0xa362a5bd, 0x82896eed, 0xae9a9bfa, 0x1791fd5d, + 0xb24be6c5, 0xb7f1e41c, 0x8ffd1a73, 0xfd354b29, 0x3093d285, 0x5e8243f6, 0x49b52d53, 0x3c56e576, 0x32d4af2d, + 0x655592b8, 0x71614642, 0xf316e199, 0x0fa79ded, 0x93469d3e, 0x26f7f1fe, 0xa952b0b5, 0x3c63d53e, 0x715dee03, + 0xea1c84d1, 0xf4bfec5a, 0x130cfc1c, 0x6c2530ea, 0x254d0101, 0x8120bf29, 0x5b737b6c, 0x6ca60fc5, 0xcc7bea4e, + 0xd065efbd, 0x5a54c8e7, 0x08c57620, 0x43115368, 0xd0e97a4c, 0x13d4cc27, 0xd8f24ba8, 0x5326a22a, 0xdb6a449b, + 0xee9e2023, 0x0541397d, 0x1dbdeede, 0x58565512, 0xb9403df6, 0x1778b07f, 0xe47e4e64, 0x72e68bb6, 0x674421cd, + 0x5fd3b71a, 0x61acf313, 0x0b477108, 0x08375631, 0xc1378235, 0xd7d43915, 0xb73a4ade, 0x3b138f93, 0x7b04a52f, + 0xbc891a24, 0xc0044221, 0x956f492e, 0x9b5ba517, 0x694b8f90, 0x9b5887ce, 0x91340bb1, 0xa8ea0883, 0xb4388067, + 0xa266c385, 0xc7535643, 0x62c63de0, 0xbeb2a75a, 0xcb156f54, 0xb8b9baa1, 0x18a1d96c, 0x101ed255, 0xe221386c, + 0x7f954adf, 0xab9797a8, 0xce62c268, 0x65d30d51, 0x07b08530, 0x20047b79, 0x7f94fc7b, 0x52c444de, 0xd90d05f8, + 0xf991bb02, 0x21ba4aa4, 0x40b16066, 0x9407a17b, 0x5301eef4, 0xb29dcfca, 0xfeb1a246, 0x59ca1b64, 0xfcedb3dc, + 0xdffa7e1b, 0xee273e93, 0x384d1dab, 0x7bae3de5, 0x27f44dc2, 0x351841db, 0xe077e11c, 0xb5571753, 0x86a048b7, + 0x96dd2249, 0x588fbefb, 0x90bf5197, 0x4a9daba6, 0x188629ed, 0x6bf36b62, 0xd350bfd2, 0x54a7f96c, 0x477d0959, + 0xe677e94b, 0x70f92b8d, 0xccd2afd1, 0xb243673b, 0x27977110, 0x6c5838c4, 0xbdd47a7d, 0x49171548, 0x6b1aad82, + 0x41cf8f23, 0x88f4c97d, 0x45170259, 0x019798f9, 0xeef9e5c0, 0x2cf9fa6b, 0xfc54d08d, 0x2d46a4bf, 0xe13815d8, + 0xa4fa7ca3, 0xb7789245, 0xa9c20087, 0x3fc5c28b, 0x54c79d9f, 0x20a3de30, 0xdd7c3abe, 0x76d85451, 0x9d22192a, + 0x84f557f5, 0x7b3ceddf, 0xe9f54d09, 0x45671363, 0x432923a7, 0x56b69b6d, 0x0d8fddbb, 0xee7fb83a, 0x94e4af6c, + 0x8f699281, 0x87be14d4, 0xe165255d, 0x2d234035, 0x398d777e, 0x69684aef, 0xdc8e96ff, 0x415f99fb, 0x82e08252, + 0x90739d92, 0xe0d7dbca, 0x01b16463, 0xa3a537a3, 0xae2e300a, 0xf39c6e18, 0x10470996, 0x5d7a3095, 0xa3a53324, + 0x7174ee8f, 0x6d484ca3, 0x0cb2c0b4, 0x8f15d5f9, 0xb7d977bb, 0xddeaac15, 0x3250cffd, 0x5c92d2ab, 0xe059312c, + 0x79a2762e, 0xb5a79106, 0x92315ad5, 0xbd2be3d7, 0xfbceb241, 0x53dd1cb5, 0x026046de, 0x37df8826, 0x3091bc92, + 0x4970e0ce, 0xd4a2428e, 0xe415037f, 0x1e7549e9, 0xca35c0f7, 0xe74a1498, 0xfe311053, 0x10fb2409, 0x4a3fbd21, + 0xabba8dd9, 0x6c30c38a, 0xf2d82eb3, 0x95b3c458, 0xf7ca535e, 0xe08bc741, 0xd59b7031, 0x0177b72f, 0xa2319867, + 0xe36fc503, 0x61dc210e, 0xcfb41ff8, 0xde6bbf96, 0xbb8a6d81, 0xf7f0831f, 0x6d9abf79, 0x9311a30c, 0x9244b18e, + 0x313f546e, 0x8771082e, 0x3cdb618d, 0xe3a48583, 0xa11d619c, 0xcb6c0c3d, 0x624b2b21, 0xff0c986b, 0x2b56652e, + 0x430de905, 0x22680ad8, 0x06568adf, 0xd8ea05f0, 0x6eb7da02, 0x24beafcb, 0x4f795379, 0x3fa17e86, 0x4ca8c472, + 0xe14c4c43, 0x5ee2ca92, 0xaedfdb96, 0x451c39db, 0x5efa5115, 0x7ac243a3, 0x328dd7e1, 0xbce23e90, 0x39b093cf, + 0xb4db9cc0, 0x75b7ab80, 0x6763260f, 0x0c560583, 0xce6f8924, 0xaf7ff4f0, 0x048c19ae, 0xae080383, 0xcb31bf8a, + 0xe1c01d4d, 0xb9d2d724, 0x310b4a32, 0xb7057142, 0x9b2e24cf, 0x5366d7ba, 0xe217f7a8, 0x9b9da240, 0x8b6ececf, + 0xcbd11bd7, 0x46abdae6, 0x3b1b88bf, 0xa1d72768, 0x329abcb8, 0xac21342b, 0xcaef384d, 0x8b87bc26, 0x17825144, + 0xd3215f12, 0x056c9275, 0x58cddf76, 0x979dbe12, 0x39893608, 0x013dc828, 0x9e91ef0c, 0x5f68e3b7, 0x43d907da, + 0x61ac6b19, 0x5042f2e2, 0xd64ee0c5, 0x61512b98, 0xa93e193c, 0xc29960f5, 0x8f940057, 0x70c5378f, 0x0c1c87b9, + 0x5751ae02, 0x2e06b69c, 0xf80e46e6, 0x8f17e323, 0xc05c6ae0, 0x5d9b63ec, 0x6818aa2b, 0x4b01952b, 0xecbaf2e1, + 0xc4ad3637, 0x18ba8cb6, 0xac44242e, 0xcc5756b5, 0x885d4a60, 0x23b5e88a, 0x96e34e08, 0x80ea613a, 0x242ed598, + 0x6739a773, 0xd6982d04, 0x2f1f47fb, 0x066dedb5, 0xec294226, 0x0fb357d8, 0x3e04bf68, 0x2e6fd1bb, 0x504326cb, + 0xad36a1b4, 0x20986e94, 0xddaec630, 0xa3069f03, 0xf3ee9f74, 0x36c81779, 0x395183cb, 0x4cd19602, 0x1f85de48, + 0x2ea8b3c2, 0xe57f3b3c, 0xcba743ff, 0xed790a72, 0x1d701da9, 0xfface925, 0x386bb5c4, 0xead5f663, 0x17d46bb6, + 0x228fffae, 0xdc3a618b, 0x667eb5ed, 0x0c07c185, 0xeab27917, 0xb1fcb59d, 0x4de753b6, 0x9e4e032e, 0x64c55747, + 0x49f6ef8e, 0xd396b770, 0x931abe05, 0xa94bf311, 0xab81b0c3, 0x225bc3ff, 0x8933e5df, 0x7cf187e3, 0x0a2b934c, + 0xe2cba87e, 0xa52f026c, 0xb6a6edbc, 0x6b19fc54, 0x44309d52, 0x2bf31dc4, 0xd562307a, 0x036ea15d, 0x0fb56303, + 0x2df726b8, 0xa3d29d58, 0x27c42740, 0x43c15c3d, 0xb4f06feb, 0x5d038698, 0x42b70f63, 0x0e651d30, 0xb26bb2a6, + 0xa659d14f, 0x986a4bf4, 0xada913eb, 0x135cd939, 0x61d95845, 0xae11be5f, 0xd7d24843, 0xbd509063, 0x592ed40e, + 0x6d7fd250, 0xe9c1eb12, 0x99d3f1df, 0xc3087bfd, 0x07295802, 0x6a1e109b, 0x9a1c3240, 0x61bfc5f2, 0xc2f35433, + 0x8b26b0f4, 0xac43c8a9, 0x09f0940b, 0x732069d6, 0xd47df0ca, 0x33fbe325, 0x48f38af1, 0x23ed5962, 0x42e05d5e, + 0x7299e94f, 0x45df292a, 0xceddaec8, 0xe83e15ef, 0x25876ab9, 0x1cd5ecb4, 0x510d99db, 0xf5e39605, 0x046b8401, + 0x5f919adc, 0xa5d9284e, 0x54a4b50c, 0x9b101a38, 0xb0b412fe, 0x7752a205, 0xef4e164f, 0x8993cd31, 0x42152826, + 0xaa850b6b, 0xa373abbc, 0x389b0e19, 0x279d44a9, 0x383bd3e4, 0x77172344, 0xd5c3d4e0, 0xe98f9882, 0x164d0792, + 0xcd947a67, 0x260d18da, 0xc3d69093, 0xe8b7d7b3, 0xa9664b82, 0xd6830745, 0xa7d3503e, 0x26030d3f, 0x84c0f0a9, + 0xcab39cfb, 0x626023dc, 0x9fb7c398, 0x39701a8e, 0x364e1316, 0xf5b6bfe8, 0x7c05fc4e, 0x4bac598c, 0x4b199136, + 0xf6c9e532, 0xb9a77633, 0x142bd317, 0x3da424c8, 0xae29c238, 0xf665a6fe, 0xaead8255, 0x5585bedf, 0xddeb1339, + 0xbc432404, 0x1ef60eef, 0xa8a9a4f0, 0xa3194d67, 0x8986065e, 0xadeb09f1, 0xec43128a, 0x56a04c2c, 0x1b710acf, + 0xd8786cd2, 0xc036784a, 0xebb15cf0, 0xad3b201e, 0x14e16e05, 0x6e442ce0, 0x862e5b87, 0x1f99c03e, 0x48289d5c, + 0xe54c2915, 0x3d07b113, 0x206c90c1, 0x60c83df0, 0x3f7793c7, 0xcb5fe459, 0x9a9c1a1d, 0x544e9283, 0x2c9dfa68, + 0x9bb579b0, 0x11ddab01, 0x7fe75f37, 0xa35950dd, 0xb79a8b8c, 0x36bbdebe, 0x60bab752, 0x0dac0cc3, 0x30df8ea6, + 0x1a88c2ed, 0xe73c70b4, 0x1ba78034, 0xf5331d56, 0x2c1148a4, 0xe865bcd4, 0xdf90a1c5, 0xdc9363af, 0x92a9e69e, + 0x16fe765a, 0x10009c61, 0x3c037915, 0x6782ef6e, 0xf1ede654, 0x35007d2e, 0x0afd9b1a, 0x59cd19fc, 0x3d872411, + 0x9f2f976c, 0x27d82ac2, 0xc5cb0834, 0xa93bfa99, 0xbb8b3b52, 0xc9a24e95, 0x3c37f646, 0x5520ab49, 0xf207a73c, + 0x707d54d4, 0xf114804d, 0xfc784acb, 0x7e55e8c8, 0x3e4e76e7, 0x8778b49a, 0x7bf9e4fb, 0xf2e20b7e, 0x54285474, + 0x50bdf3a3, 0x3c6d8969, 0xf4daa547, 0xc9715ddd, 0xefc262f6, 0xa13741cc, 0xf8330731, 0x8c2b350a, 0x7fd68d2d, + 0x49b78d8e, 0xaa1c5836, 0x00a49d35, 0xe5fd2418, 0xa1889b7c, 0xaad4005e, 0x120728b3, 0xdd54e80e, 0x917f53da, + 0x0b413987, 0xaa9ef562, 0xdf0f5535, 0x7a1ab686, 0x1b73d44b, 0x21d292ef, 0x966c394a, 0x41135e40, 0x73a0bc85, + 0xd3eae711, 0x523acda7, 0x02285027, 0x39c88d94, 0xc0d7a9f9, 0x8a40c797, 0x471db460, 0x76f2a6d9, 0xc2d22c06, + 0x4440ff46, 0x7ae33309, 0x5d260f89, 0x03fc2258, 0x9a9712f5, 0x69818026, 0x996d4c8d, 0xd508192b, 0x1ad9153d, + 0x9c7fb4d2, 0xd77289b2, 0x09976009, 0xaf8010bc, 0x8d282a1b, 0x78104515, 0xbbfbc72b, 0x59ab11cc, 0x6378ecdd, + 0x1be86229, 0x6a65ed21, 0x5bd6a8a9, 0x99514ce8, 0x0b0118f3, 0x2531b5c3, 0x531d4f1d, 0x25b067b6, 0x010f8a05, + 0x86d6a9f1, 0xd147f0fe, 0x7f95827b, 0xcdd3b971, 0x6f755e2f, 0x4898cfb1, 0x50215303, 0x66805d6a, 0x4849e989, + 0x22b11f0b, 0x60103ef9, 0x0a44c97b, 0x3c3fffe1, 0xab461eda, 0x1ad11964, 0xe3e550d6, 0x25337303, 0x76238588, + 0x245f3a7b, 0x0362ab65, 0x56cc9e0a, 0x844ebc66, 0xbaac8cab, 0xf9bbf707, 0x0a23dc63, 0x23af0e24, 0x50667a4d, + 0x437bf5aa, 0x044d1772, 0x79cea42e, 0x10560e7c, 0xb7cbaf27, 0xec0c6d85, 0x84b55dd9, 0x1131474d, 0x5ff7f7f6, + 0x73ccc82f, 0x8ee41271, 0xfad6cc48, 0xcb26447a, 0x86125ccb, 0x0c2e6a9b, 0x0cbfc809, 0x72cacfdf, 0x6e56838c, + 0xcdd0ba9c, 0x069ab78e, 0xc1a67b39, 0x01965147, 0x648642ba, 0x449eb578, 0x7db60e8c, 0x9fc68132, 0x8b264a2e, + 0xdb0010d7, 0x8a5be69e, 0x635ef946, 0xf0554a8f, 0x2b9a2f51, 0x1394132e, 0xaa649cc6, 0xf0bb0097, 0x69218d86, + 0x7b91b674, 0x0a7cb360, 0xe68f6cf6, 0x11fe3cd0, 0x5da83838, 0x0b364ab2, 0x0c3b4c11, 0x5ef602b6, 0x09c9a88e, + 0x55993379, 0x4e9b8c28, 0x0867c823, 0xe2ccd46e, 0x21b35bf6, 0xe7db9c55, 0x2096876c, 0x0ae1affe, 0xc991ea7e, + 0x2ba56265, 0x64b978ba, 0x490da3d5, 0xdb9612f1, 0x8ded87d5, 0xcdad2971, 0x69ce9999, 0x7174b22c, 0xb9f347e7, + 0xcecd8ec0, 0x273be0f6, 0xb0d0c55e, 0x2beb10b8, 0xaf53af2b, 0x46c3143d, 0xacc8c872, 0xdd772581, 0xc91fe2c6, + 0xb8f2ef2f, 0xc6183b6e, 0x1f93e7c5, 0x71538c96, 0x556bdb02, 0x96e5c717, 0xd63b147a, 0x05069492, 0x53526da3, + 0x883272ee, 0xd414965d, 0xc4274475, 0x03aae150, 0x0668029e, 0x46db7f3b, 0xc955557f, 0xe8e88089, 0x636c8c0f, + 0x7251c73b, 0x87ec06c4, 0xd6da9b11, 0x0a46a9ce, 0xe5a42bdf, 0x760195ce, 0x61e083fc, 0xcff2427d, 0xbf598f31, + 0xba9f1b31, 0xf044db35, 0xe66811e4, 0x3cbc4d5d, 0x5a539a4a, 0x2a44114e, 0x8d36ad2b, 0x1639be03, 0x5a88b947, + 0xf020fd21, 0x0942bced, 0xa01cafbf, 0xa8fa1a25, 0x53186d12, 0x9b1a55a0, 0xcc91858a, 0xf88da15e, 0x0514d00f, + 0xf9638740, 0x57ab9cf3, 0xc2430f18, 0x70c0b45f, 0xab2d96c7, 0x5ec6f5b9, 0x8c90621b, 0x97513c8f, 0xd59b9eaf, + 0xf4b3e639, 0x3914de12, 0x9e2a041b, 0x8b639f6f, 0xa5fe6ada, 0xddea53d6, 0xc2d113f7, 0x4a873de0, 0x3fd1ccd4, + 0xee08d12c, 0xc7ed9cad, 0x1bf61a6c, 0x13c27386, 0xefecaf47, 0xd9bce57a, 0x7758336c, 0x77522bbe, 0x33ba80c1, + 0x83160836, 0xbda7a851, 0x5bb48be9, 0xe9c6d5cd, 0x5a093b97, 0x3f08211a, 0xbd7e116e, 0xdfb4fb91, 0x822f91c6, + 0xb9b6dee3, 0xb586489b, 0x6804e35c, 0xe14577c5, 0xe560cf83, 0xc9d21bff, 0x2241a883, 0xa15db143, 0x888522c8, + 0x9ff2a6ac, 0xe78c3ca2, 0x7eb3b817, 0x6e0b3ac1, 0xe7891d7b, 0xc7c0aea5, 0xf156a40d, 0xa5b2512d, 0x7e7a655c, + 0x8a85367d, 0x034edeae, 0x53a9d481, 0xec0e0156, 0x45825e90, 0x44878d13, 0x847f33f9, 0x9cbaee81, 0x26e68220, + 0x8cc76a89, 0xef02ade7, 0x18e5b07d, 0x493c1d96, 0x09c8a5b5, 0xee64fa88, 0xfe0be1e8, 0x8d329975, 0xfbe47a5c, + 0x357c45ee, 0x149ac015, 0xbac13e5a, 0x13dd01c5, 0x4627bee4, 0x52e49eb7, 0x60941309, 0x2116f590, 0x94f6e54b, + 0xbe12a236, 0x3339a86f, 0x13decf8f, 0x8881d5df, 0x47f26127, 0x9d6e0156, 0xe0cdb375, 0xf343ba19, 0x2b5206ca, + 0x4db0cef4, 0x3fa8a518, 0x3f28c9b8, 0x11d61db3, 0x6273b125, 0xb2dfacc1, 0xd80f930e, 0xad48401e, 0x508feebc, + 0x07a2ac2d, 0x7624fe47, 0x6f863154, 0x2d419f84, 0x3ffda428, 0x05116d79, 0xbe80454e, 0x38f440de, 0xb4a9852f, + 0x56769ee0, 0x364098a0, 0x279c79e6, 0xfb149459, 0x2471c118, 0x15f8df71, 0xdb4a32f3, 0x002e2de2, 0x579dcb2b, + 0x543eb0e3, 0x2eff0ed5, 0x4aee6d2d, 0x919c27b7, 0x42afe21c, 0x0ca926bd, 0x4b566b1c, 0x161f4058, 0x478865a8, + 0x135aa925, 0x100a6a23, 0x64f5e5a5, 0x046253fe, 0xbf25de65, 0xb44e5532, 0x09dbc9a2, 0x23b2405d, 0xb66f2a09, + 0x5135c9fd, 0x265f130f, 0xbdb45574, 0x1358f57b, 0x8f8fcb9d, 0x34e5be16, 0x380c3023, 0x869df225, 0x10d52140, + 0x10061b6f, 0x3c4086d3, 0x20d6630f, 0xf1ce1679, 0x1037d281, 0xdb5ed395, 0x34be7853, 0xaf55702e, 0x38d45dea, + 0x52815a84, 0xa924b9a6, 0x64c81e16, 0xe6a439b3, 0x56abed4e, 0x8e545891, 0x54213724, 0x28a4176d, 0x9aec4266, + 0x574caeb7, 0xd4944749, 0x0f6f6a51, 0xdd1f1ff6, 0xc47f76d1, 0xd9c8e4da, 0x3fa75c0d, 0xe79e3146, 0x37e0d6c1, + 0x6d36139e, 0x4b9d8818, 0xe92349cc, 0x67bfe85a, 0xa6dc233f, 0x5efb1520, 0x07f4a08b, 0xfff22226, 0xc53cbbb5, + 0x0e418a8a, 0x78ee9650, 0x22e0967c, 0x11b385d3, 0x32dcfb55, 0x4e1ca1dc, 0x12163af8, 0x954bda45, 0xac9344ea, + 0xfddd3f0f, 0x47549ebb, 0x3c167d45, 0x6fba4bc0, 0x75f67f36, 0x1e2f6d3b, 0xb6974f06, 0x44af51b6, 0x5f38adce, + 0x966bcfa2, 0x2c4f18b6, 0xd8327a18, 0xc6099dec, 0x2d13b743, 0x23dc2318, 0x264a83bd, 0xc0fe620c, 0xf79522ed, + 0x537f2980, 0x67fa1763, 0xd2e06afb, 0x941952b4, 0x20c80c93, 0x3547f712, 0x74d0cfe6, 0x636bf547, 0xe7c28426, + 0x947c3800, 0x011ea607, 0xad7be4c9, 0x85e68e4c, 0xa4b9adb7, 0x348016a0, 0xd42f34a4, 0x9d4bdde8, 0xdb5401a6, + 0x9147baaa, 0x1a93d0a9, 0xa6900ab2, 0x5e8890e4, 0x961fb088, 0xa2ea2ba9, 0x35bd23c7, 0xba5024f0, 0x8ebd85ca, + 0x06a03d07, 0x6a00097d, 0x1bde844e, 0x262afb74, 0x7720e917, 0x188ceee0, 0x27883c70, 0x078bc973, 0x48a375a0, + 0xae8a6bfd, 0x0f4c4069, 0x75503a4c, 0x0542206c, 0xc9361f25, 0x5cbd9f5a, 0x991f0f2d, 0xe59fea6c, 0x4c7a0314, + 0x7df8ed35, 0xc957e2fb, 0xea392019, 0x5058ed52, 0xd9f6496d, 0x92e0f1d4, 0x76223414, 0x103cece4, 0x7fec9ab7, + 0xe7266128, 0x3e1415ea, 0x365672c4, 0x16ef9bdf, 0x61e2a604, 0x29957d68, 0x8440a5c8, 0xf91b4914, 0x99826242, + 0xaeacf4f7, 0x981f29aa, 0x8103ae68, 0xd6fc9cf8, 0xea85ea50, 0xceed2be3, 0x77e58f32, 0x5628c96a, 0xea416261, + 0x2383bd61, 0xead470fa, 0x9af34dc0, 0x7f5e5ab8, 0x5ac57e4b, 0xca4881ff, 0x07c60b1d, 0x246a4f0b, 0x91806b6e, + 0xf93e8771, 0xf70e1e77, 0xe93a6a49, 0xe35fd17e, 0xc424f422, 0x039951f8, 0x70329cf3, 0xcd8552f0, 0xb688b4c6, + 0xcc051a5a, 0x4e65e584, 0xa8e22a61, 0x82c228fa, 0xd4c69ea6, 0xfe74fb6b, 0xdd9fa0d3, 0x84b808d3, 0xb69c95c6, + 0xd8dcfe15, 0xa600c7b1, 0x5a893bf5, 0xa7c6adf1, 0xab2311ae, 0xca41851b, 0xa9bdb1ae, 0xf0b2a4b0, 0x1b3bac6f, + 0xc0a3a4f6, 0xabb24337, 0x28e8ff68, 0x141b06cc, 0x7b00fb15, 0x39beb929, 0x35daaf40, 0x5e5363ee, 0x1f58796e, + 0xc6836cc4, 0x9e85fda7, 0xeb9fa66b, 0xb5218f67, 0xc2af9d04, 0xe09ab2fa, 0x755a6546, 0xa42d1b46, 0xc4bcb385, + 0xb51bee2f, 0x3f723c55, 0x7837a601, 0x0c513635, 0x60cb4a69, 0x79bce1ca, 0xaecb88d5, 0x58aaad05, 0x431bbb76, + 0x3aa9a153, 0xe270f78e, 0xd4ad0567, 0xa84e56fa, 0x8c9ee298, 0xd5661857, 0xc5187f99, 0x8ec411c1, 0x23fbac90, + 0xaeb17beb, 0x62114332, 0x1a756928, 0x6e04e8dd, 0xcf330dcc, 0xe8c54981, 0x0d2a4903, 0x724e3811, 0x65dbb1f4, + 0x75baad05, 0x19ca3c8d, 0x29211b53, 0xf2f5d03a, 0x5917d1af, 0xe1ec252c, 0x2794b34c, 0xe63706f5, 0x5550aa5e, + 0x53339325, 0xf6bf4e22, 0xc8103b5f, 0x125fdf20, 0xd1af6e08, 0xd1cf13f1, 0x3f2e3411, 0xfe3271fe, 0x985d0083, + 0x98c2a8eb, 0x734bf891, 0xddc3b30d, 0x52260569, 0xf7a84328, 0x35af1e7b, 0xd5609aeb, 0xf5476e64, 0x8ec95224, + 0x9db72a3e, 0xbbee0d7d, 0x52af4093, 0x3faeba25, 0x60ffcce1, 0x6b62949e, 0x54ec5082, 0x182c0507, 0x88d0f24c, + 0x69678e14, 0x2ceb552b, 0x140118eb, 0xabfb7ef6, 0xf675976b, 0x337589b0, 0x7a9652c3, 0x957c7c2f, 0x1d6e59b3, + 0x23524d8f, 0x60f1c66d, 0xfe2c6e7b, 0x58843b70, 0xc2cd77ac, 0x80a4ba48, 0xb38ba7ca, 0x96b71f88, 0x1f313b44, + 0x5a70c7d7, 0xd36aaefa, 0x25858615, 0x2a365676, 0xf83c7ce3, 0x3679e008, 0xd18e1703, 0xe7d474a9, 0x2fd79501, + 0xaca99d76, 0xf4217689, 0x0410a87b, 0x782fb1b6, 0x7d396f3c, 0x5741e9aa, 0xfeb39013, 0x2c71d6ed, 0x95b12324, + 0x333381ac, 0xaac13214, 0x2ba9646a, 0x673b3a31, 0xce6d933c, 0x8b0ac707, 0x767609a9, 0x7082df5d, 0x061afb05, + 0xceedd624, 0x4c7a2198, 0x64204625, 0xc217df6d, 0xe4fbfe0e, 0xe5b62e0c, 0xcf627415, 0x2c5422f5, 0x4e6284e7, + 0xa9b39cce, 0x451200c6, 0xaaa1f10a, 0x06b584a4, 0x4d47502b, 0x5d73c5eb, 0x11b9d7bf, 0xd615f615, 0xf02143e7, + 0x33ba084a, 0x57546ef4, 0xa5324bf8, 0x350c38d3, 0x56d1621f, 0xa6b0fae9, 0x0c171b22, 0xa7bbc011, 0x467e0109, + 0x625fb097, 0x5f6ae632, 0x530f3f83, 0x69ce1ea6, 0xd500c9a9, 0x27658805, 0x9e7acf5f, 0x33fc40d8, 0x95bd8f30, + 0x1f6fdbf6, 0xbaeb6e4d, 0xdf117ff4, 0x87013792, 0x61c29749, 0xdec96190, 0x2ae7b0df, 0xa859979e, 0x51ffbe08, + 0xd088c901, 0x56ecd145, 0x2f6d80f9, 0xc65c46f9, 0x88431909, 0x8c42daca, 0x18b9414a, 0xf5f9c258, 0xe04b88ca, + 0xa0590727, 0x0abf7a84, 0x8c9a12a8, 0x8bd520a2, 0x108171af, 0xb5e7c18e, 0xde734729, 0xd72f96b0, 0xb719b688, + 0x7f267615, 0x8f846d2d, 0x1770250a, 0xd0a64c28, 0x6a582228, 0xdcf70dc5, 0x391cd3d1, 0x3d249c12, 0x90252be7, + 0xa6f316bf, 0x361b4393, 0xe5f9df5f, 0x52ca729b, 0x64b39675, 0x13abfc8f, 0xc426d8a7, 0x439dc899, 0xf4465924, + 0x270fd8a6, 0xbe073cf5, 0xa27e9e8e, 0x8094c159, 0xabfc0b6b, 0x2c51cea6, 0x00175d15, 0xc8b7ab32, 0x97c09134, + 0x79f04982, 0xdc20e817, 0xb8c98ab8, 0xd8cd216c, 0xcf0ccb9a, 0xddf30808, 0xa6098fd6, 0xcec18ccc, 0x7867c159, + 0xa633396e, 0x07722e57, 0x2f13bcd7, 0xa12a9af3, 0xf73d8d1c, 0xf26cb516, 0x32b85ed6, 0x2855eced, 0xb6684f16, + 0x0c955929, 0xa1267f98, 0xc2bebb51, 0x5d04d390, 0x9744c51c, 0x5136b2a6, 0xf8951b7b, 0xc1dc6488, 0x13b191d4, + 0xce1dd969, 0x6a971492, 0xd1f9b09f, 0xe55347e2, 0xbc105016, 0x2ac26949, 0x77a44763, 0xa547b0a3, 0xe7a92452, + 0x7569a2ae, 0xce13cc6a, 0xd1f80be5, 0x4918feff, 0x9c1df489, 0x407dabde, 0x74c058d8, 0x11923b34, 0x048a0372, + 0xe8d1089f, 0xe5a01a72, 0x6347abe6, 0x35f68f3f, 0x6286b526, 0xd1f77d83, 0x5bbd61d9, 0x5b8cf903, 0x2a2470cb, + 0x75470bca, 0xba2a270c, 0x3cd6a8fe, 0xe05fd26b, 0x7714c1ac, 0x3a159f07, 0x16ff0a1d, 0xa1c7a5e4, 0xdb5917d6, + 0x1a3f087c, 0x70aae3c5, 0x90d87b07, 0xa5f93b76, 0xcc958f10, 0xe70fe328, 0x0b6fe519, 0x44422ece, 0x7f9a99af, + 0xa07842ba, 0xd67cc735, 0x182af815, 0xe1f514b2, 0x9b5a6e5e, 0x1999b990, 0x6bd729b1, 0xb625b9fe, 0x7db35b09, + 0x858286d8, 0x7e307406, 0xb6aaa026, 0x7980d1a7, 0x3483438d, 0x579f029a, 0x91d100e3, 0xb1fb014b, 0x5fa7fb24, + 0xd89bfe08, 0xd2b4c9dd, 0xc7895d60, 0x04439a50, 0x924ac500, 0x227ddebe, 0x298d1b7d, 0x440f9365, 0xf092ede0, + 0xf1fb9c53, 0xa3a89a62, 0x29a2144d, 0xa827013d, 0x34ee6046, 0x1e7f6227, 0xc1afc847, 0xc23f4dfd, 0xfe56cdd7, + 0x0e823ddd, 0x42e3cbb1, 0xc7ec3826, 0x0797b649, 0x9ddd08e5, 0x620cdc0c, 0x8d47b3a5, 0xdb9bd127, 0x91a3d1e9, + 0x879f59d9, 0x3d052476, 0xcd1652ff, 0x7a5c5873, 0x7b44123a, 0x0dfdf831, 0x4d5a1c35, 0x8f5701f8, 0x30528d91, + 0xfb03c718, 0x4769fe15, 0x1ef32d41, 0x8472bb23, 0x41592db1, 0x34a7b2ba, 0x249867de, 0x446b703d, 0x1aa531a8, + 0xbd2c28e9, 0xf61986a5, 0x7bb454b6, 0x377b2791, 0x1e5bc73a, 0x6dd1f9a8, 0x57d6b646, 0x395cd912, 0x439a5a17, + 0x896e5b95, 0xb10fbf1e, 0x438b4cdb, 0x7e351b36, 0x5c21c972, 0x3d95ae75, 0x5cc3bb14, 0xfc187ab2, 0x6c568e00, + 0x047fe624, 0x925e9956, 0x6819247e, 0x15c49f9c, 0xadb07d53, 0xd532dac1, 0xd5033f9a, 0x8270d279, 0xafc87128, + 0x448c573a, 0x5bd22af5, 0x33495b45, 0x572a38da, 0x55a2ed94, 0x9f28126c, 0x75a112e9, 0x874342e2, 0xb108ceed, + 0xcf436fd0, 0xf30dc475, 0x22451fd5, 0x46849b29, 0xed1b48a9, 0xa928e69f, 0xb53e5439, 0xd6ab80a2, 0x38512561, + 0xf179ee5d, 0x24e3148d, 0x82100424, 0xe00c7698, 0xa30379d0, 0x371a3fa5, 0xec4a9c1e, 0x62f01a5a, 0x0f856d31, + 0x96a5a58e, 0x7f5bc43d, 0x65bb2dc8, 0xf47f6785, 0x79982a68, 0x0c5997e9, 0xdc67057d, 0xf8ce3dec, 0x04f099d9, + 0x64edfb3b, 0xc9330d7b, 0xcceb1338, 0xa7f7b8d1, 0x939bef14, 0xcf36dd8f, 0xfc174a53, 0x1bd9355b, 0x4b205d66, + 0x595540a7, 0x0c7736b3, 0x3cec14b7, 0xd91d4f3f, 0xed0cc6db, 0xe4bbebcc, 0xe2b5a41a, 0x63d1c191, 0xd15aa774, + 0x13d18596, 0xc774abb2, 0x85f31560, 0x2c6df18b, 0xea76b308, 0x63d5b28f, 0xcb9f893b, 0xce2cf46b, 0x2e059bc1, + 0x18008f26, 0xf63f0b54, 0xd0693531, 0xe417505e, 0x523fef42, 0x7ea35982, 0x7bb8be2f, 0xc7b4a592, 0xc1761ff3, + 0xa69f4616, 0x4841b432, 0x6cd86c77, 0x9176d3d5, 0x95b5b600, 0xe663a4da, 0x2da900a4, 0x080aa3af, 0x83abd95e, + 0xccb67fa8, 0x2cc75643, 0x0b5277c8, 0xcd716777, 0xab205fc4, 0xef9df314, 0x4c259fe5, 0xeec5f13a, 0xc48c51bc, + 0x8cb64068, 0x66c8d5ee, 0xdb359b6a, 0x68e08a34, 0xaf7fec17, 0xceff2e11, 0xaf732b22, 0xc676fd0e, 0xf34e704b, + 0xb3e98723, 0xfc75d4dd, 0xf9f3db55, 0xe47107b0, 0x95782fa3, 0x70200d4e, 0x4d09e428, 0xa5b0ba54, 0xd1745f8d, + 0xd325b366, 0x0a0b3509, 0xb46ebec4, 0xb8f4e11c, 0x3260b8be, 0x70278f99, 0x4e0f960a, 0x275275b3, 0x0ee589f3, + 0xe7a24a1f, 0x128947b1, 0x868e1052, 0xf50e2a0f, 0xda7daf74, 0xbf7000ea, 0x2c36fc27, 0xe667f36a, 0x6ca4c375, + 0x1ecfde2b, 0x9b216f3d, 0xc367e075, 0x40a64756, 0x1fdc32b2, 0x589d8762, 0x7329bd68, 0xe25bf985, 0x2782983a, + 0x7da78359, 0x0960012e, 0xb96636b5, 0x9b109af8, 0xbcc92160, 0xc449a6ab, 0xfe11c1b9, 0x7cb13285, 0xe667dcc6, + 0xf642b30f, 0xde29545c, 0x192445df, 0x876f55f0, 0xd6c12bcc, 0x8b27f964, 0xc8962ba6, 0x79fa0cb5, 0x6d041b81, + 0xd2ee71d4, 0xc7e10255, 0xa4b0bb89, 0x32227257, 0xe6ddbdef, 0xefcd89e8, 0xeabe8a02, 0xbc20c4d6, 0xed73abbc, + 0xb4af2c8d, 0x584fd6b9, 0x1adb027b, 0xe0e1df1a, 0x2420f528, 0x0217a434, 0x8ecacd12, 0xae95d129, 0xa66b2af2, + 0x1996a8c4, 0x8eaf55cb, 0x6e77b4d4, 0xbaf7d811, 0x6067d765, 0x67526ced, 0xdc73f5f2, 0x19882138, 0x027e65d1, + 0xe875ca0b, 0x3d9d00f4, 0x082872d8, 0xc8f1a839, 0x7b2b5f6f, 0x032f0dc1, 0x99744d92, 0xd9281118, 0x2e6fa339, + 0xa8a72036, 0x7f12b049, 0x3284cf54, 0x250101eb, 0xa142d480, 0xe5cc193e, 0xc8fdbc27, 0x41af66b1, 0x2281be06, + 0x87a7c859, 0x2a37e0d0, 0xa21978f7, 0x8d195370, 0x284e17e7, 0x66ab7a14, 0xbe2a2435, 0x2e55a8f7, 0x3dc15e05, + 0x8ec3de85, 0x296f4d07, 0xd0c054b4, 0xd102341b, 0x7cf6c088, 0x57bd51fb, 0x7088383d, 0x728b07f7, 0xc713653b, + 0x199ef183, 0x66d8941f, 0x0566845c, 0x1a0aafcd, 0x378f8c29, 0x9f3296fd, 0x72bb72c0, 0x0ee78680, 0xf96fd1fe, + 0xbb1255cf, 0x67b54327, 0x89abb997, 0xf4a707fc, 0x7a03061e, 0x0ac2ff60, 0x6ae19631, 0x299bca5c, 0x6f713452, + 0x5a1f24a7, 0xd533e341, 0xff52151d, 0xa68f59a5, 0xc0504639, 0xf4758e9c, 0x344367b2, 0x8e736dbd, 0xc38bb119, + 0x9fcdd049, 0x65cccc33, 0x0a3fb741, 0xa5a162a1, 0x843f216c, 0xd66ef916, 0x9a2c99ba, 0x490e9068, 0x5b86d8ee, + 0xf93714ca, 0xd5bbc5ec, 0x47a7448e, 0xaf8ad09f, 0x6b0e5d27, 0xd9c2f7d2, 0x88ff3019, 0xdf4a0e8a, 0xabf7f8d8, + 0x9a47bad4, 0x5e514619, 0xe6ac3b07, 0x156778ef, 0xf4600b56, 0xa577d0d5, 0x686fa965, 0x0a5ce1ff, 0x7b6ac901, + 0xb568cd59, 0x3a8726da, 0x1dbe2a63, 0x632b6825, 0xa03f3837, 0x2c99934c, 0xe0de0f55, 0x3a725782, 0x130c0935, + 0xee69915e, 0x12dd074c, 0xef1de5a3, 0x94f67a0b, 0x44b03edf, 0x5ef643e6, 0x11b1a50e, 0xba706c56, 0xacf7ce68, + 0x6eddf3d9, 0xa1f644c0, 0x9b1cc432, 0x3257cd8b, 0xa841258c, 0xb15a26a7, 0x22545f9f, 0x9e6f7c54, 0xc3ac818d, + 0x46f15045, 0x396059cd, 0x8056c6cb, 0x1418ab8d, 0x49ae0122, 0x335127b6, 0x7de26566, 0x7aeb77d3, 0xda9bc977, + 0xc4f811d4, 0x0f9ed5ae, 0xebbe8741, 0x131f5a01, 0x5b2f8e48, 0xc8c46914, 0x4fc29c1f, 0x87d7a6ff, 0x9544516e, + 0xf5a91d05, 0x8db92840, 0x94f5275a, 0x74167741, 0x745c93ec, 0x20258c03, 0xae11ee89, 0x9e27394f, 0x47d2f5d3, + 0x2518bc39, 0x2e7a8765, 0x357b5f91, 0xf95f08fe, 0x737d0c16, 0xeca36d7b, 0x13285bff, 0xd81fac87, 0x12ffa1db, + 0x4ee25929, 0xb2a7eab4, 0xd699b75b, 0x2aa8071e, 0x269bb6f0, 0xb1a1f070, 0xab0a50d5, 0x9a07ec84, 0xefcf23ee, + 0x1fa9a4cc, 0xb9241f51, 0x7b253e34, 0xc3688b74, 0x773ac88d, 0x4f9c1081, 0x3937b887, 0x4c952cba, 0x3fc538c7, + 0xb493266f, 0xd410d8d0, 0x3eb3f80f, 0xe4d5f1c1, 0x71dec8de, 0xd3036190, 0x5c4ef704, 0x203969b5, 0x9c54d948, + 0x1d9b6146, 0x7dce44d4, 0xa5b5b9e9, 0xf95afc7c, 0x3222d425, 0x1cc3b99d, 0xc7fb860d, 0x695f639e, 0x03381b0a, + 0x3139a8f0, 0xd9ea3be4, 0x30b3a6da, 0x4288651a, 0x209ac87d, 0xeb224b98, 0x063fbdac, 0x3caf6f72, 0x80249186, + 0x28dcf972, 0x1ef62e5b, 0xdf19ea13, 0xa9d1d2ee, 0x210de1ee, 0x12f173aa, 0x1fd9088e, 0x5df4d4ff, 0xcd2c86f0, + 0xd2204180, 0x478351c7, 0xe4ac465d, 0x9291f458, 0x408086f5, 0x6bbf99b9, 0xb104c6e6, 0x46e918a5, 0x7db309dc, + 0xb8f8aeab, 0xff35c4e8, 0xe791359b, 0xde00096d, 0x3e5b7b78, 0xef2cd06a, 0xd52175c9, 0x3bd208b3, 0xe02c3dd4, + 0x1679919f, 0xc95c90a9, 0x4f8144aa, 0x12dcc1af, 0x781080fd, 0xc99bfe83, 0x900d7f07, 0x5a9bdb7c, 0x6fd33824, + 0x9fa33c87, 0x27c7301b, 0x744bd81c, 0xb1db3fa8, 0x9af37a19, 0x4a4de5f3, 0x3de0f714, 0x5e377443, 0x8e7b16d1, + 0x094e0b18, 0xde41a808, 0x79974a5c, 0x5845932b, 0x938ee9a4, 0x85842505, 0x4d1104ec, 0x15b14101, 0xef197b86, + 0xf1633025, 0x892dc3e6, 0xb860672c, 0xad76bec5, 0xc8485965, 0x76a59453, 0xe4001e00, 0xe5feac07, 0x7605bcf0, + 0x62e42e74, 0xe5a3d7f0, 0x6680567d, 0xccc0b38b, 0x6072b3c3, 0xaee92685, 0xc9aa7e99, 0x42fb5d7e, 0x2823a067, + 0x6500549f, 0xe4b1acee, 0x8ab6d4f7, 0x84f04b89, 0x63b8417c, 0xe4dac8b1, 0x827c354a, 0xaab80418, 0x935aa90c, + 0x12f339f0, 0x9f7b9483, 0xf5aa1ab7, 0x9cc36859, 0xc573ede8, 0x4074182d, 0xd05f8923, 0x9ef08f15, 0x2c8fc871, + 0x429cb4b4, 0x6752a713, 0xc2596ded, 0x984cad2c, 0xf847d567, 0x2dc50ad5, 0x3d66bf79, 0xd88ce8c6, 0xf4087612, + 0xb6b51fea, 0x08b5e7f2, 0x4c20db1b, 0x691e9576, 0x38ae8a0a, 0xfa72c118, 0x6947b733, 0xfbd3b622, 0x867e5603, + 0x7b524476, 0xf9dc159e, 0x8cc99400, 0xc498c075, 0xcad1e0db, 0x8d78343c, 0x6cd60384, 0xeebd2e70, 0x674b155a, + 0x68920e4e, 0xdbc4bc44, 0xddc9c0d2, 0x0a86292b, 0x45a81a87, 0xba8ab109, 0x8fccdf0d, 0x9702b6e1, 0x6a204ae5, + 0x20d8e2b1, 0x8c779a2d, 0xb4f1c242, 0x242d85fe, 0x0266d350, 0xaeb176b6, 0x5b7c7f81, 0xcfa56eec, 0x6e07b8fc, + 0x1cd7aa53, 0xa140e664, 0x60bb7ba2, 0x317bb87b, 0x523162fc, 0xb81f1f00, 0x4b93be99, 0x306ebba0, 0x1d685959, + 0x9d965de6, 0x8e388679, 0xffc0f69c, 0xd74443cd, 0x0c9c587c, 0xdcca44cb, 0xc004b30d, 0x6831f9ee, 0x335d58f0, + 0x02bd1919, 0x18361306, 0x027e68ba, 0xa1842f24, 0x43ab6798, 0x272e4762, 0x6046d8ae, 0x3ef79791, 0x48888e91, + 0x7aad1942, 0x8bd55ba1, 0x11b1a2a3, 0xa619a953, 0x801dfd9c, 0xd655e6a3, 0x7c8abd71, 0x0accbff7, 0x6281edee, + 0x1cef3046, 0x307b2829, 0xacb0836e, 0xd850dcbc, 0xcff71f85, 0xc5b98fde, 0x1dc5200d, 0x32dda977, 0x18022203, + 0x5ec1ee78, 0xf00a1ee9, 0x8f33f09c, 0x48329378, 0x194b2dc3, 0x6afe4344, 0xf8148132, 0x44b70b1c, 0x33efde9b, + 0xdec292a2, 0x060617ad, 0x0ee767fa, 0x03c911b0, 0x85a8703e, 0xc305b673, 0x927e0f55, 0x7d78e397, 0xa6792e83, + 0x0844f487, 0xea4b317d, 0x1c4c9263, 0x44bffbf8, 0x839b56b7, 0x4f18a8c0, 0x18be1dbb, 0x05ef5fd9, 0x405953e2, + 0xb3355397, 0x1dcd7a24, 0x19cf889b, 0xafe4dfd7, 0xec876d81, 0x2f6f7d80, 0xdec8ad21, 0xae4db560, 0x00f77c80, + 0x2df90aa8, 0x82ddc93c, 0xa0f76b19, 0x822b466b, 0xd01dbc1b, 0x6965b5b2, 0x8bdd9d73, 0xb9167bd8, 0x4e549b1d, + 0xde046254, 0xd55dfb9c, 0x09927d29, 0xc5c7f8ed, 0x2e35f4b1, 0x8d15b0b0, 0xff33070c, 0xef21b2bd, 0x54c6368d, + 0x4c142290, 0xf4dbc0af, 0x01790073, 0xb06e854f, 0x55d5d377, 0xf6fcab7d, 0x2216759a, 0xc43bccea, 0x6f2f29bc, + 0x4115bdfb, 0x743872dc, 0xa75f21db, 0x15aa2ab8, 0x4cc4b52c, 0x61ce7824, 0xce6fef29, 0x01a9885e, 0xc1b5bfd5, + 0x4a50bead, 0x753b7e19, 0xd8338f22, 0x359f413b, 0x5cc28603, 0xe1071d44, 0xee13d515, 0xf4ae02be, 0xc766ce52, + 0xcc6df866, 0x319ff0b8, 0x7d34fafe, 0xbcb4c6ec, 0x39bcac7b, 0xe151be8c, 0x0bf55c2d, 0x6eb2440b, 0xbdfda536, + 0xb4652b16, 0xe6e37956, 0x873423c9, 0x0f7408a0, 0x57cc8f8f, 0x33f47a60, 0x62b11802, 0x4669fb74, 0xe0825693, + 0x63696ce3, 0x40fba0bf, 0xf176e107, 0xb84f860f, 0x0f93b762, 0xd64a0897, 0x0e5ef3ff, 0xad2dd63a, 0xb3f71311, + 0xe759d8d0, 0xab4b35a6, 0xf76b7d9b, 0x5450f070, 0x8ce0c577, 0xcd4c8ab1, 0x664c2866, 0xc86051ef, 0xcc341f35, + 0xac913bc6, 0x018b16cf, 0x371ccc75, 0xa57148da, 0x285f6318, 0x7d8ecc66, 0xe0b3054e, 0x67e49854, 0x351c6d78, + 0x67dc5ccb, 0xad672e38, 0xb2e6923e, 0x800a0311, 0x01e207a8, 0x2479aebd, 0xdc3178d4, 0xd34ef350, 0xf4849908, + 0x6133bc69, 0x7a2629dd, 0x0aa8bd91, 0x3c0e900e, 0x91ef9524, 0x2d484cdd, 0xf6b1c92c, 0xec15a32a, 0x64484fbb, + 0x90447e4e, 0xebe666d7, 0x6e69e929, 0xd7c3113a, 0x9f59e3b6, 0x13f6a571, 0x7688d583, 0x9c6ad176, 0x825a229a, + 0x6f78b888, 0x5829678d, 0x5b221945, 0x573457c6, 0x3f0fd302, 0x81315bec, 0x482e4b3c, 0xf216b2f3, 0x7ef6f6d4, + 0xd04e4c4b, 0x134a4ea5, 0xdb6e5466, 0x860d5a44, 0x894d594a, 0x001a4094, 0x741132ec, 0xf52c9078, 0x6dc9feec, + 0xf9f3607e, 0x272cc290, 0x394330d6, 0xb3c5e988, 0xc8c9d0c3, 0x148ceec3, 0x55420487, 0xb7a9a9d7, 0x22656ac5, + 0x93e7e8cd, 0x74bad148, 0x6f7f3b77, 0x1920da84, 0x48ef201a, 0x7207f511, 0xf6b4f9cb, 0x41b5f975, 0x2152ec82, + 0x100d73d9, 0x7e95f097, 0x1ac319a5, 0xcab847a2, 0x5ab995c4, 0x596fe0eb, 0x8b544bb7, 0x4853cb97, 0x43c19351, + 0x77040572, 0x81610ded, 0x25eb4332, 0xe9c7d205, 0x339075e4, 0xb3d095f4, 0xe954db2b, 0x7d4992aa, 0xe4f16b33, + 0xadf90512, 0xb840ce22, 0x106134bb, 0x82c9c371, 0xf7e24540, 0x93b6b418, 0xb7e07dd7, 0x9db4a2a7, 0x94e38c8f, + 0xc0148913, 0xb418945a, 0x44f59ee2, 0x82faca19, 0xc7adabdf, 0x64d6f0eb, 0xc025845a, 0x569fe02d, 0xc5b42b81, + 0xcd9171a8, 0x8fd49887, 0xe68547ca, 0xcc317def, 0xb166fe71, 0x7753b635, 0x7782355b, 0xb8480aaa, 0x68ff1241, + 0xb78b25c5, 0xabd721f0, 0x32d531ed, 0x349d359a, 0xce02c588, 0xf820a7e6, 0xe4849b47, 0xbca1de80, 0xb7dcbd84, + 0x591e7791, 0x3c36c27f, 0x8f24d0b4, 0x990be923, 0x987e165a, 0x26ae087a, 0xc763d0f9, 0xe244993e, 0xb8053e55, + 0x0d6d45ce, 0x1a5cf6cd, 0xfc97a12c, 0xe9e5cf74, 0xd6819365, 0xeed104a3, 0x8fb39e16, 0x5e1058c0, 0xe4c4d845, + 0x31c95b7d, 0xa0a03708, 0x36a193e0, 0xad227996, 0xbac7dd8d, 0xd6cf3b76, 0x05f2ef00, 0x2d221e2d, 0x5821a6cf, + 0x53ac7aa0, 0xcf157bce, 0x2d7d5d3e, 0x16b08b33, 0xba3df888, 0x67c49d9d, 0x13a7b2f8, 0x8ef9ca78, 0xae84ef85, + 0xbd6371dd, 0xe61e0cd6, 0xc469fff0, 0xa17553df, 0x3c4c964f, 0xc63b8bcb, 0x6dea3032, 0x7b6ee814, 0x70186a53, + 0xe19f83d5, 0xc9faa782, 0x879bdc52, 0xcc8950cd, 0x9a8eac02, 0x0e1b023f, 0x4a33aeef, 0xe41efdab, 0xc2081615, + 0x2d3c4b78, 0xc45913ad, 0xcb22bddc, 0xa90998f0, 0x7417b6b8, 0x566474f5, 0xddcca36d, 0x9c88935e, 0x63bd19bc, + 0x003f072a, 0xd41f3a3b, 0xc1d2f740, 0x671489c2, 0x0d33d39f, 0xbb2187b5, 0x5ffc0699, 0x263e099f, 0x6c657ea7, + 0x845d0efb, 0x9ba30902, 0xf85a0405, 0x257fa2ad, 0xa527342a, 0xbe85c697, 0x25a82d11, 0x212d6760, 0x8bcf512a, + 0x7b5af1f8, 0x4cab9c0a, 0xbfa2b73b, 0xd0288509, 0xa9c19e8a, 0x61ff6ac2, 0x5da9aa70, 0xd1e1fb4f, 0xed95b61b, + 0x031bea8f, 0x7265a02a, 0x9577a297, 0xaa90a6d7, 0xc1df0f93, 0xee30076e, 0x3cd73f3d, 0x3400ff2c, 0x22784128, + 0x651ab27c, 0x3f0b0c40, 0x6975bebd, 0xbfa02892, 0xbad57a1e, 0x86c0b339, 0x7dc6b494, 0xbe790338, 0xec4aa68a, + 0xd8e3864e, 0xe77f4352, 0x2193e655, 0xbf0b7107, 0x1f53f038, 0x7b7a408f, 0xbb9b8b86, 0x18c80a16, 0x94001952, + 0x5e99d528, 0xaa9d6a2a, 0x69d7121a, 0x0b496642, 0xca8a3df4, 0xd0fbdb55, 0x707546f4, 0x732bdbfa, 0x8190aab0, + 0xea08592e, 0xa4cafe7b, 0xea2d474c, 0x3412d2d5, 0x1207839b, 0xcdaca503, 0x09fc4980, 0xf14a3e55, 0x73cb89a5, + 0x1d2f823a, 0xc18b2fd7, 0x90f72f23, 0xad0002cf, 0x31d889e7, 0x71a65ae5, 0x229688db, 0x85327fe0, 0x5aaa63aa, + 0xf3164de3, 0x68820bc6, 0x22fdf767, 0x266f5c6f, 0xd050d952, 0x6a6f24a7, 0x370454a1, 0x259222ed, 0x2f9e75a8, + 0x0aec8d77, 0xb4817077, 0xac3a9154, 0x4b00bcd6, 0xcabd9993, 0xe7565587, 0x88267b8e, 0xab446ba1, 0xec1e952a, + 0x588039e2, 0x9c0fe1db, 0x8f10ff14, 0x68ff3f9f, 0xdd0432cb, 0xf93e95b7, 0x10fa6c14, 0xab15e083, 0xd68ccbc1, + 0x4dfd6972, 0x864f289c, 0x813c34ed, 0x1e46f9e3, 0x1b7c5a01, 0x81c0ade3, 0xcbe623eb, 0x52cb7ee3, 0x7bc2cc44, + 0x3d7eb7b3, 0x20d49a89, 0x675cba52, 0xd74cf2f5, 0x92813fff, 0x86cab083, 0xfd0d299b, 0xd60e7075, 0x607cad25, + 0x6d629f3c, 0x57c0bf9b, 0x6dc093a0, 0xbbd5ee26, 0x61d785b8, 0x14636290, 0xd7ef8454, 0x1bf6056d, 0xf80c45cc, + 0xace30456, 0xd5cc489e, 0x561150a4, 0x3e02bc2a, 0x5bb025c4, 0x8624f143, 0x0ca1730a, 0xaedf5b4c, 0xc150bfbc, + 0x5d788647, 0xcbbd290e, 0xc95088e7, 0x9ae882c0, 0xaea12a80, 0x704b5dc1, 0xb2121995, 0xff21841e, 0x1801868b, + 0xcdfd722d, 0x3155da31, 0x88554a25, 0x758d010e, 0x41191a8f, 0xbdbe03c3, 0x9ccfef97, 0x04a320f0, 0x76f72928, + 0xcc810893, 0x7ebf3de7, 0x050b9510, 0x6084fc40, 0x09904c12, 0xae4d1d85, 0x40249f5d, 0xba0d7b7c, 0x6095e3df, + 0x864adee4, 0xb6339dde, 0xe717706c, 0x2bf7763a, 0x0b0e292c, 0x6f208189, 0x2a15bacb, 0xe77eafe1, 0xc25f8f8d, + 0xea8dd905, 0x4998a5d9, 0x374c2d0a, 0xb637314b, 0xac1af14f, 0x267a9c2d, 0xdbe5eb2e, 0x7eb91d5b, 0xecacb95e, + 0x13c6bd92, 0x4b122d9e, 0x828bf564, 0x0a2b3402, 0x743320f6, 0xc6783dff, 0x8b4b15d3, 0x7cd96d31, 0x51f0670e, + 0x371375d7, 0x1f06f6aa, 0xf750b95e, 0x9cd77ff9, 0x9d9f6262, 0xc5459bd8, 0x82e95bd1, 0xcc2cfc9b, 0x29158ee4, + 0xd4ca4e0c, 0x5d552217, 0xa92ff911, 0x304c9a49, 0x213f3a36, 0x2dff0344, 0x8e208ef7, 0x495e4201, 0x8b9f8341, + 0xa1b27f4e, 0xdeeeefbd, 0x1424f018, 0x5d8e9cd1, 0x40c11c8f, 0xa2f771db, 0x8d08dd17, 0xb93e25fe, 0xb23e7377, + 0xfa54abcb, 0x26fe59da, 0x70be0d1f, 0xbcca6da7, 0x4d6047d4, 0x7a2c0565, 0x2573e017, 0x2be523de, 0xe0e07bfb, + 0x28929749, 0x19e7503d, 0x8de1707e, 0xdd291cf2, 0x4762b863, 0xd998952b, 0xb985b971, 0xe4b365da, 0x0388d97c, + 0x9fd81712, 0x6d2b0b77, 0xe6b3f48f, 0xf7e251e8, 0xf505a9c2, 0xd9e03a44, 0x370d334c, 0x60863de4, 0x657a6cfd, + 0x707c3459, 0x8b00c759, 0xabfdca3b, 0x0eae3aa6, 0x30e41a03, 0x0780d498, 0xe0283a8f, 0x1318750c, 0xd48b2a81, + 0xcde3adc2, 0xfcde26c0, 0x7a2bff73, 0xda2b9c3c, 0xe93f3d1e, 0xfff9de32, 0xe7d1a3f0, 0x2c9b49df, 0x75da4fa0, + 0x8aecf605, 0x2b5a45a9, 0xd77753a7, 0x72bab276, 0x4bc4b1d4, 0xcf1a5ed3, 0x900e0a5d, 0xccd394f8, 0x7f6fb0d0, + 0xef3d9564, 0x843d8295, 0xfdd6c0d5, 0xc471cf43, 0x9bb49bb9, 0x8faa105f, 0xb2783720, 0x7a050839, 0x3f1a4c01, + 0x32c3bfe6, 0x8ceac7df, 0x44a9a8a4, 0x12aa7b1d, 0x67e7a6a7, 0x631749e6, 0xdfcc7868, 0x131ecd15, 0x2a630b93, + 0x9fea0e67, 0x4ae1aba0, 0xb892fe00, 0x7d309b3e, 0x81f69cac, 0xe183d6ce, 0x160fe6a9, 0x6b38a2a3, 0x9b80d2c3, + 0x70c66c64, 0xf7d8ac2a, 0xc489b673, 0x10977154, 0x38688cf9, 0x7e71f835, 0xe5b05e0e, 0xbb08a28c, 0x3e7e1f56, + 0x65bd8a08, 0xea5b1cb7, 0x26156cbc, 0x8f541afa, 0xcd2541c3, 0xe6eb6550, 0x209d1b9a, 0xd7207113, 0xdd8b9de4, + 0x81133404, 0x3fe44c60, 0xbc100560, 0x8f011975, 0x19668f69, 0xd2c8027a, 0x81a451c2, 0xdbb8f4c2, 0x23bd02d0, + 0x488921c0, 0x9e990275, 0x82600ca6, 0xe3f154fc, 0xcbcf5cc7, 0x60f83c4d, 0x5cec7367, 0xc31c7280, 0x42a432ed, + 0xbbbca4ad, 0x94139f41, 0x422e2741, 0x79b5329c, 0xe6fc9e5f, 0xfba99d5e, 0x8306a68b, 0x84fb427f, 0x1622e7dc, + 0x194bd52f, 0x148a487e, 0xb9a540d2, 0xb708dfcd, 0xb263176c, 0x7854d6b8, 0xe5e40463, 0x875116cb, 0xdd372e55, + 0x7fed4abe, 0xebd6ef47, 0x884ea299, 0x6c3c8e89, 0xdff04211, 0xdb4b40c6, 0xafa1bc92, 0x3d09ffaf, 0xe70dc671, + 0x2649d8c0, 0x778cbbe6, 0x996fa4ea, 0xacc9a171, 0x1858ed59, 0x37209ade, 0x0d4e584a, 0x91517d95, 0x0cabe56c, + 0x6a7c1721, 0xfd20984e, 0x680de56c, 0x90045ac7, 0x3827f4a5, 0xc1350b9c, 0xcf0fc18d, 0x34a42a42, 0x36e44d16, + 0xe923b39b, 0x6a0f3c2e, 0x386897c3, 0xe699383f, 0xd1f6eed4, 0x9fcf5761, 0x0cd4e3ea, 0x85a11191, 0x5d17394f, + 0x3fd9d582, 0x0b214951, 0x24f58a86, 0x1f29fb86, 0x1b7ba0f8, 0x4aa5ac8b, 0x735dd109, 0x8a36995c, 0x424c619f, + 0x0fa1b4ed, 0x3d53a17c, 0xc9c0defe, 0xdedacba8, 0x60ccabb7, 0xed031d32, 0x30773292, 0x76aa84d2, 0x95a5b1b3, + 0x88e6951c, 0xb9ab8f5b, 0xcaabede9, 0xcbbb5b90, 0xe97ca951, 0xbfbcfeff, 0x57dbca0c, 0x9b2a12e4, 0x68aa4b13, + 0x9d8ea8db, 0x02877d6a, 0xd3494d4e, 0x5d26c7d3, 0x839b819a, 0xab91c621, 0x56076704, 0xca277088, 0x9a80a6ff, + 0x07b45e9e, 0xd0cbfb03, 0xb10be527, 0xd4df898f, 0x70366d8c, 0x1fc043a5, 0x981d6c4c, 0x3d26e17a, 0x523e004c, + 0x45ada8b7, 0xee0276be, 0xa4146455, 0xa6630d33, 0x4451b1c7, 0xee636baa, 0x4f0f7a52, 0x48c44f77, 0xb789a3ae, + 0xd8a4f3a2, 0xcf3d1261, 0xb63a9280, 0x46ba1a44, 0x1ce0b011, 0x25a5b101, 0xddf5464a, 0x2a7115a5, 0x527ec7f3, + 0x075f1fd4, 0xb9c06c82, 0x5413337c, 0x53c9c07f, 0x2ca9e8d8, 0xfb7a86d4, 0xb05aa29c, 0xabc71af9, 0x0ad4e8c8, + 0xe7a932d3, 0x8ae6a526, 0xfd7f950a, 0xec4db212, 0xda0e073d, 0xefd84f9f, 0xf324d221, 0xfb0413a4, 0xc226e14b, + 0xd27dce82, 0x59848dd9, 0xca873c00, 0xa0f3518b, 0x34d43ba4, 0xf30dfed2, 0xab3b781e, 0x699e1b3c, 0xc6bc2893, + 0x7d98cd6f, 0x8ac10559, 0xfda8f243, 0x9b0dcd88, 0x0241bf3c, 0x102a99cb, 0x98e93e77, 0x727425c7, 0xea1573c7, + 0x8db2767a, 0x60d20422, 0x46eb1605, 0xe2b0ebb6, 0xb457a75e, 0x4241188c, 0x4804c0b2, 0x8ca2f476, 0x1c322270, + 0x24fb5d4a, 0x806a4b93, 0x8439a6ce, 0x06d8a9ea, 0xd4566787, 0xa8e03497, 0x35df96d0, 0x13a0894f, 0x9249aa4d, + 0xa1c2c1aa, 0x5ff568d9, 0xab698834, 0x0a29cec9, 0x6b62a09c, 0xeb0f4893, 0xba322bda, 0xc64016d9, 0x59e48c9e, + 0x62e95801, 0x160a2ae8, 0xc0ac7108, 0x85d492f0, 0xa6526ad3, 0xd823cced, 0x3ca68f3d, 0x33b86cfb, 0x38c7cad6, + 0x1fb6c2f9, 0xc5aa7bf0, 0xc42cbd62, 0x7e81f034, 0x4598a792, 0xa3f8bdb6, 0xe9fac6ee, 0x3caf9ace, 0x18834e8f, + 0x9cd6febd, 0x27bb7933, 0x9285ea93, 0xceeef143, 0x96daf8aa, 0x471b593b, 0x57ee8397, 0xe2f93c58, 0x24b1af96, + 0x048e576c, 0x30e4fd5e, 0xb3519d52, 0x4ed6013e, 0x6b8a37c8, 0xec641907, 0x05f0853c, 0xfd9a37e1, 0x43337d64, + 0xe629b027, 0xdb68cc24, 0x9cc0979d, 0xd7f6ff13, 0x52beaa21, 0xe6384fe2, 0x306a67eb, 0x4b0cb268, 0x3da5d630, + 0x6d6525e3, 0x07348371, 0x183c6e3c, 0xa03c91f7, 0x283299ef, 0xb13e613d, 0xf1922d83, 0x740390f8, 0xe31cf368, + 0xcfec44a7, 0x3f3b998c, 0x2236d012, 0x0f38cee5, 0xf7df57be, 0x358fb15e, 0xdcb2b800, 0xfc747edb, 0xa0dbc418, + 0x7d22c519, 0x80788cfc, 0xb105c85e, 0x8a2424dc, 0xee742404, 0x0082dd91, 0x469e3b3b, 0xe92ddfec, 0x8f11e6f8, + 0x3ec2eeb8, 0xa6d24f42, 0x59a43e2d, 0xf9df25c7, 0xc20b4dfe, 0xcbbd9caa, 0x7c334714, 0x8f318a87, 0x6ce0e64e, + 0x5e2a5483, 0x1fa1d50b, 0xcd7c0453, 0x9e2f6409, 0xc9aaed8c, 0x02062dee, 0x74b7fcc4, 0xdb0c5ae5, 0x481d1269, + 0xb1d0a4bd, 0xc7544230, 0x91664b14, 0x81240000, 0x420a33f9, 0x2a7fc5b1, 0xb8ada75b, 0x0d28d634, 0xced062df, + 0x12b8a379, 0x1377d9ef, 0xd101cf8a, 0xc8dff294, 0xe67f4fc3, 0x27b2f2e0, 0x08cff6d9, 0x3ae826e1, 0x75c29f08, + 0xdbd5c305, 0x2c0f497c, 0x681d01e3, 0x1ec43eb6, 0x1e33e7cd, 0xe386af85, 0xce236aac, 0x33c29fdc, 0x43abbed6, + 0x4208ac02, 0x3ddb0024, 0x3a5f8c6a, 0x3efaa455, 0x5362b487, 0x77e90a99, 0xae773c91, 0xa8974f39, 0xe09e9705, + 0x6a6c76ab, 0xa024c3ac, 0x3a91e5b9, 0xa403d336, 0x518ec812, 0xc78976a0, 0xfd3e3c59, 0xae0bd91d, 0x1261f834, + 0x98162533, 0xc67caa69, 0xe674fc0d, 0x6860e379, 0xb54ca1ad, 0x4ddc6425, 0x23e00eb4, 0x1535b3bc, 0x57541d96, + 0x41fc7640, 0xdd2cc4b4, 0xbdbc465c, 0x16a4db81, 0x025a2ee8, 0x19f7ab88, 0x816b27bc, 0xbaf840f5, 0x73735bc4, + 0xafc0eac9, 0x70ff01cf, 0x2fa3d43f, 0x18599e7c, 0xa2be8f2a, 0xd21bdd71, 0x5ad51139, 0xcf36c61c, 0xae3b08e2, + 0x38ee98aa, 0x746bc763, 0xacc5a7e7, 0x3b73f009, 0x23ac2744, 0xdca34b48, 0x05f04c72, 0x9bc236b9, 0xfb82ae31, + 0xa9e26d0b, 0x00c3fbf9, 0xb56fa828, 0x6105bc3f, 0x9b6fd41a, 0xcbf05f76, 0x64185703, 0xa285309a, 0xd21dc364, + 0xa4185458, 0x506b10f3, 0xf98389f4, 0x67c1637c, 0x8434d92a, 0x94b08e9e, 0x5a16e70a, 0xbf9e2980, 0xc7426edc, + 0x8160e3b2, 0xd77c9149, 0x947f67a3, 0xf550cbfd, 0xee90715c, 0x82dd6281, 0x6e6b8361, 0xad68e5ff, 0xbf16e804, + 0x2d09d83f, 0x21220a14, 0x72393917, 0x3b4555fc, 0x8cddcac9, 0xa140b102, 0xaef0f251, 0x0e3cb2b4, 0x8a399008, + 0xa18b3a99, 0x0d6956ef, 0x43f7b4ab, 0x6f1cbf51, 0x44f08357, 0xcbe21396, 0x744fe8b9, 0x143b958b, 0xab05e6fe, + 0x3c54dcd1, 0xa5b694a5, 0x0030a4b7, 0x254a05bb, 0x4214883d, 0xd53902f1, 0xcc0e599a, 0x22298028, 0xa55470d9, + 0xbee9ff6c, 0xaf1e2a5e, 0x0f69d102, 0xfc02aa22, 0x19f1d3c7, 0xb6aa4ebe, 0xf1751cec, 0x8a0ae852, 0xd180a904, + 0xad8605a1, 0xb5f57878, 0x6b6db0ed, 0xaaf42553, 0x64f45bb7, 0x9ff787a7, 0x84e527c0, 0xb2839040, 0x4f044fec, + 0x14cbd950, 0x522ae19f, 0x0030916b, 0x517635ca, 0xc3a74420, 0xf13d6a0e, 0xeadd4b6e, 0x8e20585b, 0x0b36ab20, + 0x5f6b6be3, 0x6126831b, 0xdf84a59f, 0x4dd6380d, 0xb77899f2, 0xbb5e5703, 0xf2086ddc, 0x6532cc3a, 0xdb8aa73e, + 0x6570ee92, 0xf32f68c8, 0x019ddfdf, 0xa57896e4, 0xc10e0c77, 0xe3f15ffe, 0x900e26cc, 0x3cd78e47, 0x14354762, + 0x9d6a699a, 0x3ab5c295, 0x15bd0b3f, 0x751f7fab, 0x134faaa0, 0x70e112a9, 0xad293978, 0xdf35c6f2, 0x4ba653e2, + 0xc4fefeb4, 0x5b4e5baf, 0xefb1d2dd, 0xf79e0d2b, 0xbc488b42, 0xe7f21b7d, 0x5aa9157d, 0x6b86dec9, 0x835312f6, + 0x6adf72e9, 0xf613d479, 0xa2379126, 0xefe91cb2, 0x124d80d8, 0xf810e5b7, 0xa9780fd0, 0x15f06bb7, 0x50145248, + 0x502c59c2, 0xc8271ed4, 0x718152d3, 0xb138b95b, 0xfb031cf7, 0x5c4d4895, 0x7aa222ac, 0x566cacfc, 0x3283df05, + 0xe3b5f754, 0x91288231, 0xeb9b4a58, 0x3ab36dfe, 0xae69ec8f, 0xf9e33e4e, 0xbe85bb36, 0x870dca46, 0x7154ead6, + 0x6c3d6885, 0xde765276, 0x09309ecf, 0x5d1c9e35, 0x7cd844a9, 0xa1252152, 0x9967ff0d, 0xa792dde0, 0x2b5e20c1, + 0xebccd1cb, 0x3ceb2b15, 0x49538aae, 0xc1ae7073, 0x10ea8682, 0x6afbba45, 0xe0973996, 0xda059f47, 0xc5fdac19, + 0x7f0f74b3, 0x424d8f46, 0xfd844473, 0x2a8aebd0, 0x69dc3074, 0x86fe309d, 0x55c9310e, 0x0d7f978c, 0xc6dbee41, + 0x19c6edb1, 0x95c916c1, 0x77110905, 0x17deb9f5, 0x8bd33b28, 0xb483f91c, 0x1121b3cc, 0xf6233cb6, 0xef243748, + 0x9271a226, 0x01d89f4a, 0x2338f83f, 0x215fdd9c, 0xc62470c2, 0x6159032f, 0x7c523bea, 0x1d80e70b, 0x49d67bf1, + 0xbf6fd8c2, 0x6555f052, 0x224ac6ca, 0x1095a7fa, 0xf4161b64, 0xd3023679, 0x97f93cf6, 0xe8d0a971, 0x7355a50a, + 0xed4a763f, 0x977bffbc, 0xde073c28, 0x52826765, 0x97e44e42, 0xaed68ae8, 0x8ace251f, 0x71edc9de, 0x16cab2c1, + 0x96eddbcc, 0xfb734d47, 0x71480c74, 0x84b94b94, 0x6c236c04, 0x4d0c3de6, 0xb562e004, 0x3a986190, 0xadc294cd, + 0x3b006f5a, 0x2146b5c3, 0x196571c0, 0xdc6552e2, 0xfa52b97f, 0x11f974b4, 0x7b966641, 0x23f081fa, 0xae22a48c, + 0x056ebc03, 0x5dbb6742, 0x273b0378, 0x19f09b75, 0x35fc426a, 0x16c0e434, 0x97eb86cb, 0x323f6f61, 0x077820d4, + 0x2ae697d9, 0x2dca47ac, 0xe4b2af3d, 0xb53f500f, 0x7f8e17d1, 0xdcda13a7, 0xc531b97e, 0xdca522c0, 0x226ed058, + 0x90551792, 0x175e9a12, 0x53d3838c, 0x12f4451f, 0x738d2aea, 0xeb18a832, 0x5646355b, 0x8695d90d, 0x2a87de20, + 0x237b5c4d, 0x7d56d740, 0x8696dd8f, 0x0eee469e, 0x0477d2be, 0x76420bfe, 0xbfc3c534, 0x2d734253, 0x14749579, + 0x33a47713, 0xf58375b0, 0x9db44d59, 0x5dd5a550, 0x9594103c, 0x672172b6, 0x9721a601, 0xf22bce5d, 0xc6078ab6, + 0xc214a017, 0x7d2bcd16, 0x4461cdaa, 0xe9fcccc3, 0x9dd03af7, 0x00d0ab31, 0x4044ba0f, 0x079023d6, 0x3356d18f, + 0x07f4cc75, 0x8a15eaca, 0xd7e93425, 0x8f749cb9, 0x7f0da3b7, 0x927a943d, 0x23258aa0, 0xe65189c4, 0x1a97f8e7, + 0xbc772ba8, 0xec579f52, 0x31bca957, 0x0ff87e8a, 0xdba76ad6, 0x98d22cb6, 0xc20f56e0, 0xa647618b, 0xfcafe613, + 0x0b792c28, 0xd0d3d611, 0xb0206927, 0x91bee8e4, 0xe275c131, 0x5eb76a17, 0xb3aa5551, 0xd2709740, 0xbd98bfa9, + 0x82d101bb, 0x17ec637e, 0xa1f440a2, 0x4e8ba3f9, 0x22e2e36d, 0xca6a319d, 0xfbb6696c, 0x14137e4b, 0xfd07b93a, + 0x88187f43, 0xe25ec3c6, 0xeed94802, 0xd3cc9ee2, 0xbf24a2cb, 0x6a135c35, 0x0e03b434, 0x4ec89ccd, 0x6ea06429, + 0xd48a5822, 0x10189fcd, 0x4d8f8ce1, 0x1fb21f86, 0xdd542d32, 0x944bd3ec, 0x6df5785b, 0x588b4182, 0xf9fd1d64, + 0x94ff2b13, 0xd01c64b0, 0x02e8d32f, 0xfb51a649, 0x675b91f2, 0xe468ebcd, 0x0b78ef1b, 0x32bd69e0, 0x977084b2, + 0xedee1dc9, 0x54a06b39, 0xb4c0719d, 0x8b8f4989, 0x608d4eaa, 0x034e4683, 0xb2558cd0, 0x4feb8c0d, 0xc6a764c6, + 0x97c6225f, 0xb90e31e6, 0xcb6f3bcb, 0x29c445da, 0xf445a686, 0x83fdbecc, 0xd968f247, 0x868d2474, 0x9bd3cb08, + 0xa0f84f35, 0x91e211ad, 0x93a8c50a, 0x44a68fa8, 0x05aa1550, 0x1fe3a0b7, 0xe31f0d49, 0x6b7586d5, 0xb259cc82, + 0xf4c1cb1f, 0x942452d9, 0x4ea1beab, 0xa47b1a74, 0x7d1f64d5, 0x4afff063, 0x8533476d, 0x57313806, 0xf63d7c84, + 0xe3b34678, 0x8d5f885a, 0x4b28b571, 0xf975ed59, 0x895c16da, 0x30c3bc0c, 0x8ebbba49, 0x212ec712, 0x189c94ef, + 0xe2de388d, 0x12b13ee8, 0xed353d9e, 0xb62fedf6, 0x1c0c0536, 0x77d7ab11, 0x25b7c9ae, 0x69b40dc5, 0x5bf65ca2, + 0x8e4af743, 0xdee6c528, 0xd9c226e8, 0xddeb659c, 0xfbd87368, 0x0a0c0944, 0x2e1dcc24, 0xd1d71331, 0x6ca6d66d, + 0x9aa7ed35, 0x89f4b92e, 0xebe97071, 0x14f55b49, 0x4bad0750, 0xe692d6b0, 0xe51f95c9, 0xbd618500, 0x0230a9eb, + 0x3b6ee594, 0xba3212db, 0x96e1dc9e, 0xb6a8ed36, 0x0e939743, 0x52fad7e9, 0x3ce8c1b0, 0x31d9ba70, 0x6f0cde45, + 0x162f7ba0, 0x694fcbd7, 0x06d9a23b, 0xecffd9c6, 0xa0ac4b0a, 0x6004d03f, 0x8a6d36d8, 0xa616d57d, 0x9ea25802, + 0x65fe2b0e, 0x0f2c1340, 0xba689a69, 0x03c0caba, 0xc2c2867c, 0x74508495, 0x5d7e5ff7, 0x5f44a6ee, 0xe05a8d92, + 0x20641689, 0x7cefbb52, 0xb3abf4b1, 0x68258b5d, 0xfcab5325, 0x9d01fb49, 0x883ff097, 0xda553543, 0x3a09bd66, + 0x9ec26962, 0x12316d11, 0x9bafc881, 0x453c698c, 0x5b1d47c8, 0x707bf851, 0x7bd92353, 0x8179137d, 0xd6d03391, + 0xd490037d, 0x9265db64, 0x28e997af, 0xa742c9ab, 0xfbc8f9ee, 0x1976804e, 0xd7532d61, 0x0f81c023, 0x53457024, + 0x95ebafb7, 0xa5e16160, 0x7cfb5806, 0x73eaff15, 0x934d782b, 0x0ea9c60e, 0xa1e6b17c, 0x3231b481, 0xdb2f5923, + 0x23207cae, 0x8d5f5867, 0xa2165d07, 0xb312e6ca, 0xfa28b7d8, 0x0bdb5355, 0x73c38cf3, 0x95ed4789, 0x26e8d8af, + 0x38e0e6c3, 0xb7e8cb7e, 0x0cfeeefd, 0xbc8ea901, 0x0030d958, 0xd0d597d2, 0xfcad5b25, 0x5d950693, 0x131f4e81, + 0x421fb3dd, 0x723a94b2, 0x13d1549d, 0x5eff5c43, 0xc7199ac4, 0x06be9094, 0x1345abea, 0x6cecd91d, 0xfc78a14c, + 0x39b505d3, 0x55f77bfc, 0x2f4c8894, 0x00d9ca3b, 0x588a852b, 0x54232571, 0xfa1d3614, 0xce893159, 0xa7eb369c, + 0x1720d0b3, 0xc7493369, 0xe6d03427, 0x7ac9cd9d, 0x225b4f73, 0x4e5c46e3, 0x0326de68, 0x398bd1f6, 0xfd8ae901, + 0xcc027be3, 0xdbd37a6f, 0x1187778e, 0xb80e1e44, 0x3bac8341, 0x4045becd, 0x83678105, 0x361d5b98, 0xc041b4ab, + 0x0ff20c75, 0x6d85769e, 0xcfdf8eba, 0x66ede2b8, 0x7546fabc, 0x31a585d8, 0xd95d8b6c, 0xcd820ba4, 0x17e5f470, + 0x74ebec06, 0x24c2c8ac, 0x58a8324d, 0x88d28336, 0x1d2cb81e, 0xa3737889, 0x83cb6246, 0xb4870a7b, 0x40e7ce15, + 0xe6c2d647, 0x7ce1cda2, 0xf519577e, 0xeb98139a, 0xb188dbcf, 0x410a8fef, 0xb32c0ac0, 0x26934fb0, 0xfe6bb85b, + 0xe6e7e321, 0xfe3815cb, 0x39891e92, 0x9ea928a0, 0x808848c2, 0xaef16ded, 0xf3f5d35d, 0x3f4d699e, 0x61750dc2, + 0xfc61f29b, 0x16949d63, 0xad27b6ae, 0xe7f80937, 0x8d2ccdd7, 0xf0c5575e, 0x27ec8ca0, 0x76f87a58, 0xb4acd187, + 0xbc6eca0c, 0xcdd03f43, 0x1636010f, 0x7c569d41, 0xcf6720a5, 0x5a1e05d3, 0xc88dbbac, 0x537ceaf9, 0xd2d1567c, + 0x471cf798, 0xfc4ea62a, 0x40085c14, 0x8a2f153b, 0xd340d9a4, 0x5e62d588, 0x0b4cbbc4, 0x2af9446b, 0x74a4ec51, + 0x0b60cb45, 0x2880985a, 0x98b7ca90, 0x84884828, 0xd8b729c2, 0x160cf0e2, 0x8b9e0a33, 0xd528ff1c, 0xf3713f27, + 0x53789656, 0xfd8d1603, 0xf199d50d, 0xd76ef7f1, 0x1cd59be4, 0xc1f5f721, 0xc299c87e, 0x9f0378aa, 0x112cfe71, + 0xb0bdbdf6, 0x20e7ea47, 0x0a04f32a, 0xe613f10c, 0x277b4935, 0xb8752a42, 0x456313a4, 0xd7091a19, 0x15c24e40, + 0xb2218afa, 0x1c6fa453, 0x4333f97b, 0x8143703d, 0x4205ffdb, 0xf53435cb, 0x90f06e14, 0x125e7710, 0x3e8b817b, + 0x4efc46c7, 0x220aca2c, 0x29ad3364, 0x209d4a4a, 0xe5fb6179, 0xa2cff83c, 0xdf718e93, 0x8c81498d, 0xaa8486b3, + 0x308de16e, 0x844c793a, 0x7e1e2d40, 0xee069493, 0xa1cc8fcb, 0x21612b7b, 0x9294c821, 0xc640f204, 0x3531fdf6, + 0x2787b76d, 0x98432667, 0x27de809e, 0x71e85079, 0xa68d1b3f, 0xcd155b42, 0xfd2ce635, 0xf85224f4, 0xb3cee050, + 0x45447425, 0xa3bcc3f6, 0x7b391115, 0x6c83c7ef, 0xb372e7b8, 0x6b624482, 0xc9a8beec, 0xcd430082, 0xf1eb550d, + 0xee59781d, 0xd0588afd, 0xf799e61e, 0x54b9434e, 0xdc85c5a8, 0x18dfdd47, 0x128a80f3, 0xdccf26be, 0xeb845176, + 0x93b7d3b8, 0xc4ab1f61, 0x9aa83897, 0x581681f5, 0xf71d557c, 0xcbf9bb05, 0xa1d5817f, 0x1a32e7f3, 0x6af2c6e2, + 0xe69f42d7, 0x2bdef124, 0x17477b10, 0x8daf1655, 0xb66c34c9, 0xd7581a72, 0x136ce945, 0x20d22044, 0xf7b3ce34, + 0xd09db28c, 0xabf654e2, 0xc7bcb6bd, 0x3d3d6f97, 0x42200aaa, 0x6d1f91e3, 0xf184c3d4, 0x89833d4b, 0x28e6804d, + 0x1621d342, 0x2a4bad38, 0x11f41b4b, 0x8fe52cd3, 0x4fa4225b, 0x4ccea7e4, 0x3dd43888, 0x56f9f22e, 0xf3bf36ea, + 0x7838d875, 0xc2ab6978, 0x62b79fa5, 0x04409b8e, 0x8c416081, 0x07aeaecc, 0x2f239e11, 0x84545410, 0x5211d675, + 0x364eb6bc, 0xb789ea7c, 0x9fe64366, 0xf90b449e, 0x062481dc, 0xdf347d37, 0x7dd71cb3, 0xc451d00a, 0xc04dbadf, + 0x18c3df35, 0xdf32c4e8, 0x570372ee, 0xeb5bb1df, 0xbbae95e5, 0x77e7e52b, 0x059718fc, 0x71c41a94, 0x3fcd86e2, + 0x3972c4b6, 0x6de00867, 0xecd860d6, 0x5b4fa575, 0x64fe7e9b, 0xbc2421ee, 0x1b272e20, 0x81f55f73, 0xa4ec1311, + 0xc0c1ca2d, 0x9c11979a, 0x2dc5ab1a, 0x79905742, 0x13b3c373, 0xe4f47f7a, 0x594faf39, 0xa7d76a91, 0xc9c8091d, + 0xf2e79d66, 0xe0909c89, 0x8a05d398, 0x4a52b86f, 0x35fc9e62, 0xca009dfd, 0x2a5f31c0, 0xaa19da7c, 0x9da05481, + 0xf6a03189, 0x12f8c923, 0x36527327, 0x181d6027, 0x775fe5e4, 0x4bf77ef2, 0x2500da96, 0x6be8464f, 0xdac0173a, + 0xf771709c, 0x6e73f62b, 0x25583611, 0x5416bb9b, 0xb8092dfd, 0x72d102a2, 0x8bc34b1b, 0x51c8ca6f, 0x3078be98, + 0x85efe4bb, 0x4d023799, 0x696001e1, 0x45925265, 0xdf08155e, 0xd72f8eea, 0xb9d47b44, 0xcd095557, 0xb762d1d6, + 0x9c514142, 0xcad5396d, 0x744f3676, 0xe7dc649a, 0x6c43812a, 0x801df11e, 0x21421cfd, 0x464353ec, 0xf12a5ced, + 0x0e66b69a, 0x5b1e2274, 0xc52a3263, 0xc1b5f6e9, 0x449fb2b4, 0x832ba657, 0x6462b723, 0xf203e9b0, 0xfcf70f45, + 0x08ba5c5d, 0xcb96b4a0, 0x5985a570, 0x3744a5d8, 0x8f3e40dc, 0x8aee405d, 0xefab98e8, 0xaad27da9, 0xbb608302, + 0x770bdaf0, 0xe5a4c61d, 0x29e211bc, 0xf276b5b9, 0x0570c799, 0x321e508e, 0xdd1abc1a, 0xc8346064, 0x1b803a8c, + 0x9f44ab31, 0x58c83412, 0xcd859c18, 0xb82f1a9a, 0xb2e21376, 0x46a001ec, 0xccc78404, 0x75306cc2, 0x19abe50d, + 0xabcdd001, 0x933ae5ee, 0x29173e05, 0x7f27199a, 0x8b1456ac, 0xcf4fd945, 0xc769ab6f, 0x4125d2e1, 0x8ce679f3, + 0x24440b14, 0xeaa8742d, 0x743fb658, 0x095ac15b, 0x581d1bea, 0x92bd1033, 0x79a1da49, 0x424646c0, 0xe0347bc9, + 0x7dcf0021, 0xb421b43a, 0xc8be6615, 0x652f8cd9, 0x46cb3782, 0xf3bab7a4, 0xa2839090, 0x34c2785b, 0x705fa7a4, + 0xaa1d7083, 0xc732c292, 0x1fef7f0d, 0x474c09aa, 0x4a0355d2, 0xca029351, 0xceca09e4, 0xd8e3ab36, 0xe71efe2d, + 0x37666710, 0x4f32e5be, 0x65345af7, 0x47352116, 0x23535b8c, 0x57927b0b, 0x3e1a39b7, 0xbbcae9b6, 0x45b7e2b1, + 0xc8e2ee92, 0xb937c795, 0x83a0da63, 0x5f560ba0, 0x695dd28a, 0xcb6adf60, 0xfd5036ba, 0x154daa33, 0x15c39118, + 0xa77278bb, 0xe538e188, 0xe6b717b9, 0x11c3b802, 0xfa91bc78, 0x3bd5c85e, 0x089bef8a, 0x2263562a, 0xda4e7b59, + 0xe1698e2a, 0xed472ee2, 0x85268f92, 0x36ae9c0c, 0x2e31b796, 0x47d96081, 0x162c6c0d, 0xf9fe6fc6, 0xb2f21cba, + 0x083b64ac, 0x26991fae, 0x021480da, 0x0a9be338, 0x0cb597d1, 0xf82bdb93, 0x99674c09, 0xc2ef2ee3, 0xea6b9298, + 0x287626c3, 0xceaf5b22, 0xf33625a1, 0xb60b2bfb, 0xd85c6ca5, 0x6a19e7a7, 0x82a3f0ee, 0x089f85b9, 0x97df6de9, + 0x44bdbf1a, 0xa2a96965, 0x7078e4cf, 0x1b2ad738, 0xb4fff8d0, 0xbdff601d, 0x0dac0408, 0x9f9d3f76, 0x9f14276d, + 0x17cf39fa, 0x29228766, 0x52f50e91, 0x9fa7cb0d, 0xe8ae194b, 0xbbf7c1e8, 0x4f4a30ff, 0x8af60b3e, 0x7cd1292d, + 0x33f0c0ed, 0x5f55860f, 0x66dc282f, 0xe8377ef8, 0x5909fddb, 0xdc216942, 0x293b713f, 0xc7ee7977, 0xcac17ff5, + 0xd161ebf6, 0x287e4467, 0x665c78e6, 0xcf99a6e1, 0xd5cc878c, 0xfe8e30db, 0xfd8c31ac, 0x21e6ba64, 0xe59f64ef, + 0x4967b191, 0xb16b7f1c, 0xfa850359, 0xf8cad6e8, 0xec8d08e6, 0x59c82330, 0x86627afd, 0x28e9daab, 0x67d52436, + 0xe2ac95d8, 0xb9015a43, 0x15e80aa0, 0x29721ef6, 0x9677b030, 0x35940848, 0xd63e8c9d, 0x351a0313, 0x7f8fc681, + 0x34e57823, 0x52515564, 0xd834ebbe, 0x8dfa3ce5, 0x6f572947, 0x2f174c8c, 0xd7e919a5, 0xd0d970c8, 0x4fe42fa9, + 0x3214e3e4, 0xd8936f03, 0xd38db567, 0x7c29cb4f, 0xf6257d39, 0x5c065baf, 0xefe6255e, 0x88da2ce9, 0x2e16ec46, + 0xfcef6a1d, 0xe1b02b8a, 0x971e3d83, 0x340ae725, 0xdcd77616, 0x836a6d55, 0xba478746, 0x2abede00, 0xccb94c2e, + 0xd010d04e, 0x154f28db, 0x5461fba8, 0x09666baa, 0x697fae45, 0x1dcff8e9, 0x46b154a3, 0xc7c91ab9, 0xa467715c, + 0x0aa020a4, 0xd075bd9a, 0x7ad8a641, 0x11a9eaa8, 0x6f298a1c, 0xc7303180, 0x4638c946, 0x2e64814f, 0x07937bef, + 0x9b4324a5, 0x8ea76d5c, 0x686e667e, 0xbd83ce6b, 0x394931f1, 0x447a1bfe, 0xa4cc4f0b, 0x72762bd6, 0x4bc9b299, + 0xc21a7c63, 0x025a37b9, 0x7712637c, 0xae402638, 0xed12169c, 0x515e1324, 0xad388867, 0x13c01940, 0x97fea327, + 0x27a09be5, 0xd1a52c37, 0x656fa21f, 0x4ddd40c6, 0xa7c66fe6, 0x1ab2dfd3, 0xd19cb225, 0x1489b389, 0x8f9ae842, + 0xd3da037f, 0x43dfe8c3, 0x1beff226, 0x73a4b143, 0x724052c3, 0xea9b1b0c, 0x133567f0, 0x6dfc58b4, 0x4f78cdc2, + 0x63b217e6, 0x62e2ac32, 0x433ce2cf, 0xcfa7487f, 0x8facf052, 0x8ce4b2b1, 0x6225f7f7, 0x2ab1dabc, 0x1c80bec1, + 0x06eab75e, 0xa586df6e, 0x5bbca8c6, 0x7e10bf8f, 0xf49d5d5c, 0x7b7aa072, 0x66fd9972, 0x4722d3c9, 0x20628631, + 0x920d6e22, 0x337e7dca, 0xd65f451a, 0x6d6eee04, 0x5ad86d55, 0xbde011ce, 0x237b3f36, 0x1ce3c964, 0xe4332869, + 0x5724a4b7, 0x3705a9d6, 0xe7b47b21, 0x8193189a, 0xe9b47c7c, 0xe53d7a0c, 0x93bf2297, 0xb28934af, 0x0eaaac60, + 0x77dcc6ef, 0x11a20fe5, 0xc5eb96b4, 0x5c74927b, 0xe8f4bf26, 0xbb61eafd, 0xe7b74a40, 0x70e588c0, 0xdd3a5f89, + 0x5e69cc54, 0x0f960107, 0xfab1aef0, 0x3e58b1be, 0x87041330, 0xd9e580ef, 0x6f7b3f5f, 0x8d53c2aa, 0x9bfa66eb, + 0x1013d5df, 0x3c4bf1fc, 0xf9a53973, 0x08f1ce49, 0x7f28caa1, 0x56c89ae9, 0x9ec6fa3c, 0x2b28bfef, 0x0b331f11, + 0xd94e1c15, 0x8fe4fe9c, 0xa4879d84, 0x438d0cfc, 0xb6704b5f, 0xfb11ec4f, 0xbb1fa27d, 0xa12406b7, 0x56298c96, + 0x039b145a, 0x8b487338, 0x463c19db, 0x486fe798, 0xe17047d7, 0xc6cb4de7, 0xc17283a2, 0xe8ec6d09, 0x62b52ebd, + 0xfe922652, 0xed1e72f4, 0x56e9d697, 0x6cb2467a, 0xde8dd18f, 0x8d552a2b, 0x1adbe5f8, 0xf5a4684e, 0xb9b87bcb, + 0xe3b63b5a, 0x7dc9e5b3, 0x18c04264, 0xd05db611, 0xc1123931, 0x554c7bfc, 0xb3354e70, 0x15b2bdc0, 0xc13c90de, + 0xb3f9212c, 0x05065064, 0x6f7e4f6a, 0xb230a8ac, 0xafc06196, 0x626578fc, 0x8eaad2c9, 0x5e6012ab, 0x730bdac3, + 0xd7f3e9aa, 0xe2a846e6, 0x776481ed, 0x735e3ebd, 0x77db7192, 0x1b15cd0e, 0xc933cabf, 0xe1b6c906, 0x548c2da0, + 0x8f9363e9, 0x11e6504f, 0x6ef19803, 0x36d2071c, 0xce0966c3, 0x7e811f35, 0x3f87fb13, 0x97771c4b, 0xfc26f57f, + 0xbd0346f0, 0xe839a13d, 0xb5377036, 0x8e0ddee3, 0xa8b416a2, 0x62318f05, 0x08cae41d, 0xe5f2121f, 0x52939d59, + 0x03b33031, 0x8f8ae94a, 0x0184ff8b, 0xac95d623, 0xa181aeee, 0x1a453685, 0x00f0f333, 0x64c25b6a, 0x99259e86, + 0xf5e9fabc, 0x1b1e70d8, 0xd36ad6d7, 0x2063ff61, 0xb111138e, 0x13dbc2cf, 0xfeeb74ce, 0x33b41811, 0x894f12f3, + 0x7952a307, 0xf1abd6ce, 0x4a039bef, 0x8f4cc102, 0x91f47356, 0x7c753fef, 0x0cbe1c94, 0x00493d48, 0x497235b8, + 0x4d85f089, 0x0032a4be, 0x796b81fa, 0x3f235021, 0xab5b18fe, 0xd3cbe040, 0xf87a0217, 0xd3d3dc53, 0x21f9ddc7, + 0xca7ac635, 0xdbd25553, 0x8c958d7e, 0x15cedd71, 0xa9793024, 0x12509b48, 0x888cb7b2, 0x1cd9acae, 0x274e2982, + 0x333b496c, 0xdd64d085, 0x929fc5c7, 0x8f7ffc45, 0x5afddcda, 0x9ecb7fae, 0x09cbfc8a, 0xb6e32db9, 0xdb622118, + 0x444dd377, 0xb3b6a34b, 0xc8857faa, 0x6ced7f5f, 0xbade9c5b, 0x5ddbab3f, 0xeeb6dd39, 0xdd6629cf, 0xeb726db6, + 0x549a94f1, 0x63d3a647, 0xe61454b1, 0x21bbddb4, 0xde185688, 0xd848c30f, 0x61b2e6d5, 0x8fa92e76, 0x4a12dbc4, + 0x7f3f5c5b, 0xd35a7bb7, 0x80b83b62, 0x487f14df, 0xbd768ef6, 0x251b9eb6, 0x88566ac5, 0x951500b3, 0x4897da96, + 0x809c2d56, 0xc76b88b9, 0xef2d6ccc, 0x0170c749, 0xae9c7dea, 0xd1575d93, 0x02a099c5, 0x58e6b760, 0xd3219757, + 0x9cdb4ee1, 0xf0f0ec22, 0x280ee29d, 0xfcfdcba4, 0x91f237bc, 0x85349612, 0x1fd38aee, 0xe3792055, 0x204bce7e, + 0x2f50b539, 0xa2082d5d, 0x68128731, 0x84e1a93e, 0x78e48d85, 0xf9dd0570, 0x59f0681b, 0xa1284be1, 0x543cb643, + 0xa7462589, 0x19905dc2, 0xe20a0cac, 0xcfb815cd, 0x62010ea7, 0x603a5d9a, 0x4dfc7b67, 0xc6104ff2, 0x628835cf, + 0x1ae664b9, 0xbf2529f4, 0xf7b64a26, 0xfaae18ac, 0x6a07d075, 0xf6396e8e, 0xf3181ce8, 0x1f66f06e, 0xbc3d791e, + 0xe68b4cac, 0x6a328b68, 0xcbebfa49, 0xd7f8cf70, 0x094bca45, 0x346edc19, 0xf291b889, 0x2fbcc4d8, 0x4355da3c, + 0x050b9863, 0x430de159, 0x1783245e, 0xc9fb02d2, 0x37dd8ac3, 0xc9ff15e6, 0x04d8b7e2, 0x9a6e011b, 0xd535cee2, + 0x58b189dd, 0x555b6be9, 0xf4163d2b, 0x7f1fc2f1, 0x2d915c6a, 0x1c454c6d, 0x722f0dd6, 0x5084c3fe, 0x95cfe57a, + 0xf43ccc64, 0x4aea8c07, 0x0efe38ee, 0x395629a0, 0xeb481b9d, 0xcff69b54, 0xf55b121e, 0x842542cc, 0x5d947fcd, + 0x10d8fba1, 0xdfe72d91, 0x4ba9e691, 0x2829eafe, 0xe1c7a58b, 0x91d1c5d8, 0x334c1a76, 0xfd8a76b3, 0x098aaa29, + 0x7208b0a7, 0xd218c592, 0x4391c86d, 0x5492be67, 0xfac44e7b, 0x4a87c6ab, 0x9f57521e, 0x6079edfa, 0xc0eecba8, + 0x8ea4658b, 0x9826afe7, 0x16a739fd, 0x323364f5, 0xdbcf0f8b, 0xbab72a26, 0x72e88b4e, 0xcfcf322d, 0x77b781fa, + 0xf7914ec6, 0x13d21517, 0xa680ed44, 0x36b0f5eb, 0x4c9db0c8, 0xdbcc6d16, 0xf53ddcd1, 0x7208d83a, 0x13f086dd, + 0x2ee7684d, 0x73e98701, 0x8aa905c5, 0x82ea2156, 0xe3081ae4, 0xde619f03, 0xa371e0f5, 0x64bd7d0d, 0x18d5d09b, + 0xbbbc7c03, 0xe6a09c22, 0xf8ca08e6, 0x67c06127, 0x4d8b9f91, 0xa3907d27, 0x85fcde07, 0x7673f42f, 0x9c73bc59, + 0x0bf57423, 0xd36d6041, 0x1ba9a920, 0x5bf62d1f, 0xd1b43b6d, 0xc0f66b26, 0xbf91a7e1, 0x3d8cf29e, 0x662919ab, + 0xba5cfad7, 0x1b36a896, 0xfa65809d, 0x251a3cea, 0x8404698d, 0x0b369623, 0x8e1f646a, 0x724c6598, 0xb3fac1ac, + 0xbcded676, 0x0231d169, 0x6282bd49, 0x4a4d72c0, 0x5b83671b, 0xc0520cfa, 0x97e95cea, 0xd46c9aa1, 0x24f1022c, + 0x3bdd4e67, 0xd992e377, 0x42022263, 0x1745f402, 0x0630362a, 0xcbdbb2fc, 0x241c8bdd, 0x69a394fd, 0xfd00d732, + 0x12b58f8d, 0x15930aab, 0x3f84b134, 0x1bc70718, 0x36a6ee7d, 0x0cab7f94, 0x37a5016a, 0x0f8d4c24, 0x605bbf2b, + 0x07dced77, 0x63df0a1d, 0x5de1ab4c, 0xbde15af7, 0x45740088, 0x6a764623, 0xeb2d907a, 0xdba11b38, 0xcc2c9adc, + 0xac5406e4, 0x98e56b32, 0x6c1ba4c7, 0xd1aa0d23, 0x369f05b2, 0xc0b39e86, 0xe4e57dd7, 0x1d07cba8, 0xa7d2fe35, + 0x3402689f, 0x6e19bafa, 0x95a60808, 0x1d950f67, 0x0566e996, 0x10bff093, 0x79bd02c4, 0x5efdfec0, 0x5f720f43, + 0x32905ff8, 0x46b5e254, 0x331095d5, 0xec2a57b8, 0x8d01738b, 0x76a4456b, 0xfeee7136, 0x47bf7fcb, 0xb8ff6125, + 0x982ce0fb, 0x44bbacf5, 0x455c045c, 0xf3bfee37, 0xe640b4ac, 0x5876a207, 0xb094f750, 0x700280f7, 0xcd4e5aaa, + 0x192d32c1, 0x7b88271e, 0x1809ebaf, 0x6d2d1180, 0x29033f92, 0x94f9d2a2, 0x2c4fc7d7, 0x68a6a4d9, 0x0cbc4252, + 0xb630c039, 0x4792c6ce, 0xaec12f46, 0xe19e655e, 0x50b8f263, 0x12924b43, 0x1b1c3fbc, 0x56fd78d9, 0xce4f9c6f, + 0xc97d3a72, 0x57164293, 0x383349e6, 0x4da649c4, 0xa9b07b93, 0x002f0215, 0x8667924d, 0x9678fe5c, 0x5863f10f, + 0x3dac9893, 0x333f3965, 0x1b97f6d9, 0xfc1bd6e3, 0x2f6d4ed4, 0x5ed2146a, 0xc2869c7b, 0xdc8517ee, 0xd93174dc, + 0x7251189a, 0x61a47cf2, 0x1f13f6bf, 0xd60de9d9, 0x8057d6a8, 0x256ea754, 0x76f4c1f6, 0xc226d0f1, 0x348dcd66, + 0xc2c16483, 0x4bccf223, 0x65932c09, 0xf921c760, 0x9701f9c2, 0x6ed64405, 0xc1be4cd9, 0x0482fcaf, 0x67730fd5, + 0x888e7491, 0xed718690, 0x30910aae, 0x096f2b8d, 0x6bbc1aba, 0x306b570c, 0x571efe8f, 0x093d6c01, 0xaccb915b, + 0x99dc5a09, 0xb52f70b8, 0x7648f1c6, 0x2b04e824, 0x2ca77886, 0xbc686f14, 0x8dd47cf9, 0xc5b455a2, 0x6b54c4ff, + 0x435822b0, 0xb363f3f1, 0xaa7b2fe1, 0x183e0d79, 0xbd217836, 0x860a657a, 0xcfaaba5d, 0x4921caf7, 0xe04077cd, + 0x05e08eb0, 0xa1fcef95, 0x5234139c, 0xf7b84530, 0xbd952da6, 0xff58d551, 0x6206e740, 0x22ab63a9, 0x0779e9c3, + 0xfe004d07, 0xa3d3d042, 0x9b676242, 0xbaa2389e, 0xd970c818, 0x5f83ef64, 0x0de0a7d7, 0x0ef6c037, 0x9d4699ac, + 0x5a767b89, 0xaf183388, 0x57f6c505, 0xdf5a7e40, 0xcf9114be, 0x53865a32, 0x15c54f5c, 0x63e27f0c, 0x3de9d1e7, + 0x93eabb84, 0x5b39b8e7, 0x0dfb7aa9, 0xf9c76d31, 0x2a5cf2ef, 0xbe732937, 0xccc6096e, 0x0638b3e4, 0x8d566db0, + 0xd8e9772d, 0x6c382968, 0x4ecb0f98, 0x06523de9, 0xf5244029, 0xac495b9d, 0xa0f71785, 0xa14bbab2, 0x7c350e40, + 0xd1899b1d, 0x9bf2be21, 0x6bfcf76c, 0xe89ba755, 0x4b539ec2, 0x4782b7f8, 0x35bad3e0, 0x0d2afdde, 0xe6e0e887, + 0xd904a9bd, 0x587b79dd, 0x28068eec, 0xf2636924, 0x16b120e2, 0x7a4f8ed3, 0x98c66e8b, 0x760ce279, 0x9cab4acd, + 0x5c98476b, 0x2e6c8733, 0x77363f05, 0x77b4320b, 0xe709738a, 0x6f8e6555, 0x43977b55, 0x5fd66d5d, 0xbacbbacf, + 0x3a01488b, 0x1f7fa3db, 0x1f5c74c7, 0xa2280cb7, 0x6dc23df1, 0x76188040, 0xb7520e98, 0x27f609b1, 0x8464a1f2, + 0x390f131e, 0x00aba320, 0x6993b755, 0xf835e9f5, 0xafb233f4, 0xcb2df6d2, 0xdff73539, 0x4a043a50, 0xab604522, + 0xbd29217d, 0xaa1fd306, 0x25aa3034, 0x8fbe28f0, 0x7b98ce11, 0x2f24af1a, 0x14684ae4, 0x6b25d5ee, 0x34da8373, + 0xf06d6d3c, 0x777e6d18, 0x6ba5eced, 0xc0a4b5a6, 0x5ab0abcc, 0xaf440cf5, 0x896a2d85, 0xe3b11137, 0x77aabcdf, + 0x7bdbb646, 0xc9b9078a, 0xf31e1cc8, 0xdd7d4665, 0x527ff25c, 0x8793d647, 0xaca83a8d, 0x3685ca40, 0x93f8fc43, + 0x2913341d, 0xc7960568, 0x3233122d, 0x808b98d3, 0xd720b914, 0x69ae737f, 0xf87c6d2e, 0x80a2c7fd, 0x0608f2f0, + 0x3680e884, 0x29f6cd01, 0x56187725, 0x2085187b, 0x8913383e, 0x395c450b, 0xf3fc52a2, 0x2e7f27b8, 0x696c019b, + 0xa364bd1a, 0x10f05fd6, 0x728c9fd8, 0x5f06f31d, 0x5d007555, 0xe73ce03a, 0xc4d2a5ee, 0x34be22c8, 0xfad15aba, + 0x168dbf55, 0xa7955245, 0x06c58db6, 0x54e35ce4, 0x73d18f16, 0x04c1bc42, 0x7dc7dd93, 0xd3b72b0a, 0xe6da13c3, + 0x61d6629c, 0x9df21798, 0x23b22f09, 0xb25cf714, 0xb5a08a85, 0xceedb3d5, 0x90e1fe76, 0x8f3f977b, 0x4f700f1e, + 0x80b65b93, 0x9032a160, 0x706224ed, 0xd638c829, 0x8ab32fe4, 0x9b2780d5, 0xcd623098, 0x9755b4b4, 0x9b89c326, + 0x1c85ceb3, 0x32690907, 0x4e3f4733, 0x6f9b9419, 0x4452df1c, 0xfeb4a8cc, 0x50b3656c, 0x0ace5d73, 0x4dab0009, + 0x256dafc4, 0x11625c41, 0x62240a7c, 0xd43cf11a, 0x235e46e6, 0xcce2f4d6, 0x393b77cf, 0x75352a0a, 0xd1461009, + 0x1aee3a6c, 0x6a83821b, 0x486e05f2, 0xc0077ce1, 0x358b6eb1, 0x1371de27, 0xe9420465, 0x6f347ab4, 0xb689fe0b, + 0x8900ad40, 0xe69baec0, 0xf5fbce45, 0xb0122907, 0x4a82560d, 0x84466f4a, 0x4d54d218, 0x0be145ac, 0x131c6b08, + 0xd7e7dcd4, 0x97ffa9bc, 0x4f047a8c, 0x61c20927, 0xd3cde6c6, 0x2f5a4c16, 0xfd49d8fb, 0x31e6a7f6, 0xc62338a7, + 0x68f1678d, 0x27f0bc46, 0xffff55f7, 0x9f382989, 0xef167545, 0xd06393e6, 0xbc6044f2, 0xf2f0c6ce, 0x0ccdd603, + 0x734ae2ec, 0xc0cb2665, 0x043d24aa, 0x8d111b0d, 0x5b70c59c, 0x244c1bd0, 0x6fb1651b, 0xcf4a6e14, 0xdfe8c3ad, + 0x77d4003b, 0x1b08fe4c, 0xffe8c8d9, 0xe67c2e47, 0x4caaf841, 0xb19d3c19, 0x5079d2e7, 0x8ca67dde, 0xe3e4abc6, + 0x097eb1e8, 0x2d42c7f6, 0x3b880c66, 0xb0b6d2d0, 0xf69c1128, 0x7e6c20d6, 0x9d9ba33f, 0x83215307, 0x0a3128ad, + 0x4b4d3793, 0x3eda96eb, 0x4f7efc95, 0x57a11fee, 0x6995eccc, 0x162176a7, 0xd5a2e081, 0x25f43607, 0x0575208c, + 0x18316235, 0x829129c5, 0x30426a56, 0x54c377e7, 0xf992eca4, 0x9d82b911, 0x54cc5f04, 0xe57f8aa3, 0x15edafb3, + 0xa5f5e6c3, 0xd829b472, 0x9123bb6f, 0xa62401de, 0xb053f3e1, 0xd7939a11, 0x4570e3c8, 0xd391f5e8, 0x981a12c0, + 0xe745a6a4, 0x81a5b292, 0x81bc0fa2, 0xf9352ba7, 0x0e1c814c, 0x6a8feda7, 0x8135d245, 0x3a984091, 0xa0e3b97c, + 0xe8599d14, 0xc17f5d04, 0x2c6b12a4, 0x28f9a8ec, 0x956ace3a, 0x27c6589b, 0xe91ca2ff, 0xcee36546, 0xf15bda0f, + 0x9b049dee, 0xfc7cd73e, 0x3051ea52, 0x611eb7bc, 0xcba646f0, 0x3ee641dd, 0x42e7df65, 0xe67249fd, 0x0b62755d, + 0xec6db8f8, 0xc8ff8e54, 0x51fa22cd, 0xad65640a, 0x4da042c2, 0x27fe1b46, 0xe3b9b3a8, 0x8b6df453, 0xd76421e0, + 0x294c74dc, 0x686d33b2, 0xb886e4fa, 0xbdc7ecf2, 0x83794449, 0xf23df42d, 0x202162d1, 0x0d3b3f9c, 0x0fa19e61, + 0x5c944e6a, 0x26b39ffd, 0xbd40f07c, 0x8336c878, 0xf599c93e, 0x8049a9fc, 0xdb9cf234, 0xe3bceca3, 0xe89c769e, + 0xc05e6cb7, 0x5761469b, 0x0842d337, 0x8e5d9c69, 0x595e54d5, 0x714c2d52, 0xda4de357, 0x19d57c12, 0x22f7c405, + 0x8ff37ef9, 0xe59177bd, 0xf40e536c, 0x23b55ca1, 0x670feea4, 0x3b421cbf, 0x80d739cf, 0x1ee8e70f, 0x2c7f8446, + 0xebb55379, 0x5e23760e, 0x2d16d0f9, 0x910274af, 0x3d2fc1c8, 0xcc966ef0, 0x59a197ed, 0xad1065ba, 0xe990ed8e, + 0x55635305, 0x1391af25, 0x247c9058, 0xa4277895, 0xd09bff24, 0x74d9fd5b, 0xf71968b6, 0xaf7b67b6, 0xd0af1523, + 0x3e1c5fc9, 0x00074d21, 0x1451a29c, 0x8a97badf, 0x1bf52541, 0xfdb6dc9e, 0x663a168b, 0xe330a63c, 0x4729420b, + 0xb48957b7, 0xddf6ecc9, 0x4167cab3, 0x8443341c, 0x86aa4cf5, 0x0bbab5de, 0x3ce045c7, 0x6073da9b, 0xc6b96522, + 0x8857c91e, 0xa292b74a, 0xd83ff830, 0x169065e7, 0x82177a3b, 0x959c44f6, 0x265801e5, 0xa8dbf934, 0xb26ff68f, + 0x434975ad, 0xe304bfc5, 0x9f549db9, 0xd27467e5, 0x63816690, 0xeee0e9df, 0xe3764d51, 0x6844089a, 0x2ba9d850, + 0x90d8241f, 0x09bdb75b, 0xeb81562d, 0xbbd0488c, 0x00909f5e, 0x6520ce8a, 0x6db18f5a, 0x0d557742, 0x0044a56e, + 0xe10a79d6, 0xc69ecf9e, 0x0dcfa2a1, 0x7312db05, 0x9651604e, 0x21853664, 0x071959b3, 0xb8b0cb77, 0x406aa1bf, + 0x82d67db0, 0x9352b085, 0x5f36947f, 0xc5c4e62d, 0x1d92307c, 0x28c48035, 0xc0aebfaf, 0x2542b54d, 0xa79d97d7, + 0x54f13fdd, 0xb77054b4, 0xaa461fca, 0x9cd31ef9, 0x38be28a0, 0xd20dc1c2, 0x97be4d9a, 0xfea59699, 0x0c2c6655, + 0x931e9216, 0xec24eeba, 0x264ef044, 0xfa68f997, 0x917a8cc0, 0x47fe0320, 0x9c27e047, 0xa0e383d4, 0xa7a93e3d, + 0xd4b4d4e6, 0x8c78cb6e, 0xcf1172b2, 0x9e53324d, 0xde3fc35e, 0xbd6168a9, 0xa4ed6dd2, 0x40a005e5, 0xea97a1bb, + 0x5197e999, 0xf971e729, 0x6eb6e6c6, 0xf2186f26, 0x956be1c0, 0x198ae0c9, 0xf8837133, 0xc5345061, 0x71523372, + 0x2c740bb8, 0x6382559a, 0x956212c7, 0x09b22bf4, 0x88915936, 0x9e24e4b5, 0x9966e99e, 0x9b23f80e, 0x07ff318a, + 0xd8ef7cb9, 0x986eedaf, 0x10ef8dd3, 0x0cff9089, 0x1f257edb, 0x2c237e15, 0x6a7995fd, 0xc43d4d42, 0x138ad595, + 0x8ffdcb40, 0x55aa67a8, 0x467f1381, 0xe66e83e1, 0xc145d848, 0x34872eb9, 0x3b90edc5, 0x4fd6fcb3, 0x5d3e5045, + 0xbe079412, 0xc5479a0d, 0x79b05534, 0x747e76d8, 0x31e925df, 0xa87e3525, 0xc4414a25, 0x41ef729d, 0xd230ac7f, + 0xbc9ec796, 0xb4727881, 0xc82bf346, 0x78ed3d54, 0x9e32c423, 0x9e1a8127, 0xb9fc08cb, 0xd1348fae, 0x9989f1f6, + 0x5119fa9b, 0x271e6a6f, 0xb501d9f6, 0xbdae23db, 0x02737f5c, 0xc6972fcb, 0xea2252d4, 0x6f02751c, 0xb4a2e2af, + 0x96ec2c6b, 0x0dcb5ea2, 0x11a521d0, 0xa0bea2b1, 0xaa5fbc07, 0xb2b9a6d7, 0xe74ec9d6, 0x101a5a17, 0x0e00bd11, + 0xe18da710, 0x38e34672, 0x344427bd, 0x09b07dee, 0xd9ee80b3, 0x1710f3f4, 0x137cefac, 0x3caddfd0, 0x12fb7527, + 0x4d1e089b, 0xf257478b, 0x1de88770, 0x17626deb, 0x137dda4f, 0x491be67d, 0xac4018ac, 0x44e904fa, 0x71dd7582, + 0xedee4aae, 0x517c902f, 0x722cad2d, 0xaa77d80d, 0x94f732ac, 0x94a66b9e, 0xa815604f, 0xc1095b01, 0x3ccf402e, + 0x3c4ad225, 0x610c054d, 0x5da0f8f0, 0x718b0069, 0x19697713, 0x310bbf3d, 0x2b026413, 0x87ca982e, 0x3c51d3b3, + 0x1c28462f, 0xd9e076de, 0x0a8de2f8, 0x398b5fb2, 0x5e205feb, 0x7f97dc47, 0xf15aea65, 0xf777f2f2, 0xe1cf4860, + 0x50c4825f, 0x775bc143, 0x591b99d9, 0xfe3b3b04, 0xe2b53ee8, 0x84f9c3d0, 0x67879577, 0xd683455c, 0x6311006e, + 0x35874796, 0x260ea5c7, 0x279ee8de, 0x4c260a82, 0xf93c65b0, 0x00a93a7b, 0x9e39c181, 0x73207992, 0x49f84f5c, + 0x0c427642, 0x4a5e3bfa, 0x665e3fec, 0x4a2116f1, 0xb25f4f47, 0xc7187265, 0xbb9976fd, 0x4b5fc70d, 0xaa1ab35c, + 0xc935f9af, 0xeccd4c01, 0x62ab2f83, 0x5d4ab686, 0x429c5981, 0xdcc8ce86, 0x7da2c94b, 0x0bd1f284, 0xe3bd78e5, + 0x1de8f2b9, 0x2ce64b0f, 0x4940c79c, 0xbbcd761a, 0x282e241c, 0xe4b22c83, 0x60fce126, 0x36d207f9, 0x57f8f5b8, + 0xc908ced2, 0xf13f7684, 0x1c16daa9, 0x7881b0dc, 0xcffb4887, 0xeb23ffee, 0x04741745, 0x1a8b440e, 0x2a279e5f, + 0xe8b87ac2, 0x48514447, 0x1faa4cb6, 0x337e3bea, 0x00a0ca68, 0x84c88fc7, 0x58446190, 0x1e1a3f57, 0xce1bbacc, + 0xfea594f0, 0x947acd59, 0x6bafa9e9, 0x6965a3eb, 0x0fc46b0f, 0xe0a8aacf, 0x226a56e5, 0xb202ee77, 0x4f0caba7, + 0x5e9de277, 0x640f1ecf, 0xd758cc98, 0x0f81e2a7, 0xb38f4ac5, 0xd4bb4163, 0x74ed4c82, 0x129beb1d, 0x161cb722, + 0x8e6dced4, 0x2d8a7243, 0xc8e2801a, 0xce153026, 0x5a1d6568, 0x47e1fea1, 0x3bb72b5d, 0xd7040b68, 0xd17c139d, + 0xc1d56ac6, 0x3363dd8a, 0xdc5710b7, 0x7711511e, 0x9cbfe5cb, 0x1d42a34b, 0xc2fab8e5, 0x7c865f6f, 0x0213204b, + 0xfe308333, 0xfb997712, 0xb579ebcb, 0x49c2f396, 0x1bc98a4b, 0xc94935eb, 0x9b84ef17, 0x868bcf75, 0x24012c26, + 0x668f494c, 0x178b9f6a, 0x6140ace4, 0xcb569d9e, 0x082b6dfa, 0xa6b491db, 0x686060ea, 0xc7a149cd, 0xa1496e1c, + 0x7d0011c2, 0xdf3a1f77, 0x658df68d, 0xfec13283, 0x1cd3a05d, 0x6946f477, 0x0cd81f71, 0xdd3238a8, 0x35468f1b, + 0xd09e5e9a, 0x1cd493cc, 0x43c1573f, 0xe020d0e7, 0x6ea79977, 0x77f41bd3, 0xfc6ab36e, 0x1e5b967a, 0x29002d46, + 0x2997ad7c, 0xa36e36ff, 0x6112f679, 0x77b14bd1, 0x137c351b, 0x50985769, 0xfa014f42, 0x581afa04, 0x85e7efab, + 0xb9dad285, 0x864c3b89, 0x5c94964a, 0x578ad33b, 0xa310f863, 0x2b7634b2, 0x63da4928, 0xf5bc388c, 0xc2575509, + 0x221d2fb3, 0x148a2035, 0x9e4eb9d8, 0xc191f057, 0xb2a3325a, 0xbd3e5a38, 0x2427389a, 0x6fd8159b, 0x83ee446d, + 0xce92ea15, 0x7d73f141, 0x57d842e7, 0x85767cd6, 0x73942fe5, 0x966bb3f6, 0xd6713857, 0xa87d1855, 0xf6f8377c, + 0xb499e6a3, 0x669a2a74, 0xcff0f256, 0xb31987b0, 0x3ecc16b2, 0x9002b65e, 0xa30d7242, 0x7f6d8394, 0xc873be87, + 0x9ecf884d, 0x0f809a60, 0x2b06a94a, 0x581c4628, 0xa37088e2, 0xd64a063e, 0xfa366d59, 0x3dbfb501, 0x81b3934c, + 0xe11b4d16, 0x98981945, 0x851d93ce, 0x4e5f73b0, 0x8713cc4a, 0x990c3e88, 0x3f10dde9, 0x2c741b6e, 0x16ca9e62, + 0x8a9574c9, 0x5fddd704, 0x91e0f946, 0xe145b261, 0xd6c8e914, 0xd46a195e, 0x836f2b84, 0x888488f9, 0xa0171075, + 0x5b68e624, 0x69bf7207, 0x97f89c5f, 0xf68bf78b, 0x0e48fcd1, 0xeb49a381, 0xe04b4e48, 0x6c2b4749, 0xa84a84e1, + 0xe7359ec5, 0x651a830b, 0x9d95b25b, 0x65d139ac, 0xd452f94f, 0x28f3612c, 0x61c87396, 0xe429effe, 0x3ea8483a, + 0xac2bf450, 0x450615bd, 0xeb94bf71, 0xa759a259, 0x418fadc4, 0x59734a93, 0x7a47a6f9, 0xe1652560, 0x5afb7d14, + 0xcca9ac68, 0x3516a22b, 0x28d369f3, 0x5d6ea00c, 0xa7c9c0ad, 0x137b9fb3, 0x2c7137c7, 0x733a939e, 0x29a50a01, + 0x3fa44daa, 0x7160a761, 0xac698f11, 0x1653e030, 0x12d99a27, 0x07a9f12d, 0x45df07e3, 0x010fc0fe, 0xfbc7b3da, + 0x6d1e6dad, 0xf992a21f, 0x52f3d632, 0x909eed95, 0xb27215d1, 0x732961e8, 0xdcd541b0, 0x28c21d54, 0x0df2b4ac, + 0xac33143e, 0xa9ea0eaa, 0xcdfa2588, 0xc927571c, 0xca35f8ca, 0xc840a0fc, 0x55b4b757, 0x9434bd7a, 0x2e1ac1e8, + 0x0a9b1162, 0x8aca7625, 0x034f9307, 0x0491ef04, 0x785d0c72, 0x73b299f7, 0xd17861e0, 0x4323eaa2, 0xd7e0aca2, + 0xf989705f, 0xc4f09bb5, 0x99fd7f86, 0x271c30d1, 0x27e92bd2, 0x7286960a, 0x255036df, 0x941e2779, 0xdb8eae4e, + 0xf6adff46, 0x2b49ac54, 0x0a1cef40, 0x1f28d624, 0x8d6162c8, 0xf080d22e, 0xb6bb18f2, 0xa880e3dd, 0xa78846fe, + 0x4d2fa3ed, 0x05378029, 0xc49b8f5b, 0x2905cb26, 0xd3aeb39a, 0x1629690b, 0xdd1757eb, 0x2ff1f673, 0x9a688a6c, + 0x1d4d24c1, 0xc9742446, 0xabda29b1, 0xcdaec5b7, 0x295c0d7e, 0xd90ff9d0, 0x978d435d, 0xaf68329f, 0x38bed6ce, + 0xcff29244, 0xd79a356e, 0x5910c2a9, 0x77e55bd1, 0x505f5a79, 0xd26d9743, 0xe070d255, 0x4e577e72, 0x68f33845, + 0xc18b2566, 0xa83308d5, 0x022b9e46, 0x2b6f4a24, 0x6c7dfc72, 0xf76630f7, 0xb12f83b8, 0xfbc91237, 0xab95158e, + 0xf8aa7ac5, 0xd76a5eba, 0x891fbec4, 0xe1cde14e, 0xf5fd0124, 0x123ce625, 0xb2e43de0, 0x65626d23, 0x3333eaf7, + 0x1f29e299, 0xd6b24c0c, 0x6a6481f5, 0xeb4ad807, 0xd7a16f02, 0x9655eb0b, 0xc22d345c, 0x3bec5fa5, 0xd22848fb, + 0xb9117606, 0x99d8de15, 0xf58f6e56, 0x7533b564, 0x90ad90f7, 0xa114cff1, 0x7fd502b8, 0xac5a34e0, 0x76e2b46e, + 0x3e106b77, 0x01e92323, 0x556d779a, 0x18b1a5ad, 0x2d9d2887, 0x54e1bd94, 0x9994a582, 0x59cf2080, 0xe17b5ab2, + 0xcb1f04ed, 0xd42fe908, 0xcd00aec8, 0x820a5c05, 0x229bee59, 0xc8446595, 0xc9dd9716, 0xdbb9653d, 0xd55f6f4c, + 0x2183da6c, 0xf615fa3d, 0x88b43107, 0x85f645a8, 0x3436b234, 0x7e553a12, 0x2cef38fa, 0xa738eed6, 0x011e4dd9, + 0x915ccf5f, 0x20b174c9, 0x25215972, 0x30b7a4cd, 0x2129f05c, 0x29ea8163, 0x13f81c91, 0x9045309b, 0x2064548b, + 0xf91efa18, 0x579d0262, 0x24c3d838, 0x8b3be565, 0x553939e8, 0x31d0c06b, 0xd314be9d, 0xb6c246d2, 0x114f9e12, + 0x1d8c0eef, 0x57c98e18, 0x50116040, 0x0778bbf1, 0x30d91dd9, 0x948b14f4, 0x1cd63672, 0xd72dbc14, 0x72c165f4, + 0xadfd0381, 0xdfee0594, 0xfd8f9a78, 0x29cf2f71, 0xe25469be, 0xec88ecda, 0xaeda0c7c, 0xa4b9957f, 0x5dc1a43f, + 0x3a77b4e7, 0x62ad807f, 0x04a337ea, 0x9b506605, 0x0379c816, 0xdb7feb21, 0x9702e194, 0x50f3c880, 0x437398f9, + 0xdb172038, 0x19658647, 0x0cad25c4, 0xdac606c6, 0xb84181d5, 0xb0dd73f1, 0x19065c8a, 0x51f1f7f8, 0xbee06590, + 0xc89c841d, 0x0c5e131e, 0x35468f66, 0x99cb53ce, 0x406283a7, 0xb2452b5a, 0xc707ab70, 0x74fe1adf, 0xa0e5107d, + 0x9c00f3bc, 0x24396759, 0xa768b114, 0x5f43e28f, 0x81aa7895, 0x66a389d3, 0xb6fceb34, 0x04ce34fe, 0x3f3905e3, + 0x5b1cfb92, 0x60cb41c7, 0x737fb221, 0x2a083549, 0xbb8d21a2, 0x1cdf9641, 0x79f3099d, 0xb43db075, 0x7ea7dedf, + 0x715888e7, 0xd1e4685a, 0x7287bcf9, 0xccdd9a60, 0xbccecffa, 0xbafb6e86, 0xf14a9b3e, 0x61e07c8e, 0x82918d5e, + 0xeb7d33b8, 0xd556421c, 0x15973a1b, 0xb90c91db, 0xa28faa1e, 0xc75b5121, 0x22dd0094, 0xa1b18fde, 0xc31376fa, + 0x05ca884a, 0xa5ebb379, 0xf63ac40b, 0x8466e9df, 0x40fbe81e, 0xe48eee20, 0x439b3381, 0x49b7ba18, 0x4219a400, + 0x5b54e97f, 0x1f080608, 0x72f70697, 0xead22ab7, 0xc8882403, 0x4a225667, 0x6fed4907, 0x9cc37375, 0xcba56457, + 0x94f85aaf, 0x9530fa6a, 0x3c478d49, 0xbc802dbc, 0x128a1538, 0xfc7e6e7e, 0x56baafa0, 0xeee4137d, 0xe0eaba4b, + 0xf64fcc01, 0x42bcc451, 0x31d11845, 0x3eec0754, 0x14e34422, 0xcf9564f1, 0x14c28626, 0x4c0d2afc, 0x3b7ac641, + 0x2e20cbae, 0xf977574e, 0xad3d0f5c, 0xdaa9c35e, 0x2f2e7b3f, 0x887c91b9, 0xf719e901, 0xd9376c89, 0x08adaa13, + 0xac741cdf, 0x8649efca, 0x8ba0702a, 0xcd6aaa37, 0x2e79f9d9, 0x1b8fbe04, 0xf6749bcf, 0xc5cc75fd, 0xb26605dc, + 0x84c6a553, 0x0c7e811d, 0x4b8181fd, 0x2674568f, 0x94896210, 0x0d6e87a6, 0xe0480f9e, 0xaf0b04f0, 0xaacd4ccc, + 0x18cec985, 0x20969a9e, 0xb190cf4a, 0x7add1f18, 0xc036fbee, 0x4245caff, 0xc344905f, 0x1dfe6053, 0xbf0601c0, + 0xa44ace0a, 0xab6273c9, 0xf2a88c45, 0xd23b8264, 0x34c2ec26, 0xce570e10, 0x0e4630bd, 0xe3eb4789, 0xf665b661, + 0xe057977b, 0xaa193923, 0x3017954f, 0x7a711b1e, 0x20583480, 0x2532da05, 0xad78e090, 0x3667ca4c, 0x066b7657, + 0x2567444b, 0x194ec9e0, 0x2edb827f, 0xb1401823, 0xc26cd9ff, 0x6fd7f641, 0x39d2f320, 0x0f0fe22a, 0x742dfee5, + 0x1ad7277d, 0x6f766d1b, 0xcc88dedf, 0xfa95ff25, 0x67c42dd6, 0x66e510f5, 0x6ed71be4, 0xf265a559, 0x8997aab8, + 0x4a86abbe, 0x4f047175, 0x59b00f4a, 0x82ba7234, 0xd3a81753, 0xac92292b, 0xe3fd3b24, 0xf6b2c4a0, 0x4c596b11, + 0x3f742cd1, 0xbb15f74e, 0x56eea259, 0x8b79eb9c, 0xf1de113d, 0x1c3d3dbe, 0xca8ef39f, 0x61b6293a, 0x4e4b74c7, + 0x319bcb75, 0xf2e48f4b, 0xdb0c8439, 0x285a9edc, 0x97f4e07c, 0xea8c9801, 0xd84438c9, 0xc2def1ce, 0x99f34b3d, + 0xbb37d944, 0xd632c6d3, 0x28044d93, 0xe200c371, 0xaa8479c1, 0xa188b88a, 0x4b2dbfea, 0xb8e34345, 0x8db34bce, + 0x329595cb, 0x2905e1bf, 0x007235a3, 0x2a2acf97, 0x0a3171de, 0x3669135e, 0x987358ce, 0x8d692801, 0x8bd03049, + 0x82a3cecf, 0xbe44d6c5, 0xceb2802e, 0x165d24db, 0x51c801b8, 0x6b84e02c, 0x13261123, 0x46a3ab66, 0xdc50a6f7, + 0x7c4e95cb, 0xc7a14e17, 0xa03965bd, 0x7fb68aec, 0x2f268d3e, 0xcd6f095b, 0x4ced2018, 0x7b7c3c76, 0x36e8a0c4, + 0xa53067cd, 0x9469b12f, 0x86ffd9c7, 0x909e84cf, 0x591fb34d, 0xcbec6274, 0x014513ba, 0x3b5ab3a3, 0x1e0ff7a6, + 0xf99c8df9, 0x41ea2e46, 0xa8124a99, 0x9a61e6c9, 0xd0b0f054, 0xf711d3c5, 0x6214952f, 0xc7bef68a, 0x627ad183, + 0xb624fcaf, 0x63db7bec, 0xc5c62329, 0x718a79a4, 0x4786d2d5, 0xd198f724, 0x92577935, 0xd9905b94, 0xb9ba3a88, + 0xa9acd4ee, 0x51ce62c6, 0x2c8c5296, 0x108c38ac, 0x26a82778, 0x27100ed6, 0xc5e83fd7, 0x2a86e960, 0x411cb773, + 0x5593844a, 0x82586d69, 0x63b05c37, 0x0fd2b681, 0x4de2d032, 0xd40b3d86, 0x1ce8e784, 0x93ed3415, 0x04bb6556, + 0xdf10fdcd, 0x7fbc8586, 0x1d9a55e2, 0xe48c898c, 0x89a26ac2, 0xd598f771, 0x89e57236, 0x472d887c, 0x01757ad2, + 0xe98aea11, 0xea51243d, 0x26ccb359, 0xd7ad5777, 0x856017b1, 0xdbdd8f54, 0x5fd25865, 0xff70f445, 0x5e678fc1, + 0x9143078d, 0xd1001d25, 0x5fb99d91, 0xebdb4a7e, 0x299eed15, 0xf804a8e1, 0x0060b0ce, 0xc8826df4, 0x64fdc4bd, + 0xa20a85a9, 0xabe218a0, 0xbaeb1d06, 0x97454c3a, 0xe73584b3, 0x2ed4d6d0, 0x075bbe2f, 0x2b066332, 0x5057711d, + 0x3ea562de, 0x12f19209, 0xddebb68d, 0x9d86f1c3, 0xe67b0ad3, 0x483837a4, 0x8e24bbc2, 0x821478a1, 0x4504b886, + 0x8581b62a, 0x2602bcd1, 0x22767bf5, 0x3f38761c, 0xd36c62ef, 0x59a75948, 0x5c8770ab, 0xd8c91bae, 0xd58cd2a2, + 0x1f516691, 0xcf073d87, 0xda7b5736, 0x815e48e4, 0xae93d68d, 0x06dda188, 0x31e9a44b, 0x5d2b4be9, 0x59fb358b, + 0xb7651551, 0x25516ad9, 0x5c6db49e, 0x6f313106, 0x2ee99099, 0xb77931d6, 0xac758546, 0x04a8349e, 0xd42ff0ca, + 0x5ac6ca2d, 0x6009589f, 0x4822185c, 0xa06f4d80, 0x4bfec3f2, 0xacd318bb, 0x4e192596, 0x6714b64f, 0xf9825e58, + 0xfe638a1c, 0x5330cd6d, 0x7ffabff3, 0x70e1a4b2, 0x611c1d6a, 0xb89a15fe, 0x5694fa37, 0x4a2ada65, 0x696bb9d0, + 0x1cd3f89b, 0xaeb299d4, 0x7c9a6264, 0xe34b24e8, 0xef82fd0a, 0x37d159b0, 0xbb7e06e7, 0x0331a8b3, 0x154efd07, + 0x11f499e1, 0xb2c94bb2, 0xf2651a86, 0x12263988, 0x628934c1, 0x5f2f7a3a, 0x9a188b7e, 0x18eef4b4, 0xf772ac27, + 0xcb3642ea, 0x85647a9c, 0x92d99844, 0x6243dab1, 0xdb2cc472, 0x5af6e61d, 0x0879293a, 0x289022b7, 0x775dfbd5, + 0x2c88d058, 0x303864d9, 0x31cd279e, 0x99109b7a, 0xe9dbbc82, 0xd9f20e02, 0x35a3f5c8, 0x89bcec41, 0xf9b8e1b5, + 0x7ba2247b, 0x6c36b6c0, 0xff4684a9, 0x20e180d1, 0x1a26f5af, 0x3f029167, 0xc6286578, 0xea671668, 0x7dace0b1, + 0x9fbac223, 0x07bbed79, 0xa5265f64, 0xc9484628, 0xece44e21, 0xdf2b347c, 0x5d82bffc, 0xfd955ff3, 0x4e7ef717, + 0x9d3fe9f9, 0x7f32f83c, 0xf00c221c, 0xb4fd09d2, 0x67a02906, 0x777164a8, 0x32d47c14, 0x63a69faf, 0xd284948d, + 0x0afc1749, 0xf938e7f7, 0xde2679f1, 0x168f8dfd, 0x4783b9d4, 0xf2e3b92f, 0x35006c0d, 0xef93e013, 0x82259e83, + 0x82f4ca07, 0x4e3a1329, 0x2a443a9f, 0xd9353c37, 0xb2379bf8, 0x77bf23d4, 0x566e873d, 0x1bba9d69, 0x39764f4a, + 0xccb87f8b, 0x14e2c0b6, 0x7d0f1de4, 0x0ef8d912, 0xbb53ab97, 0x47669e07, 0xea29ce01, 0x43a79faf, 0xaed6704c, + 0x64868c06, 0xbd82b7ad, 0x629a3f4e, 0x5afa0b51, 0x4ab84053, 0x1a7194be, 0x1b0a8b74, 0xa9d72c5a, 0x75a2e829, + 0x0f9c49b7, 0x44321f10, 0xd37cfe07, 0xc5033924, 0x1f05eea4, 0x171aee5f, 0x549d29e3, 0x4169e2f0, 0x50042885, + 0xbc246839, 0x38873ef7, 0x70e71270, 0x2c89bee7, 0x0b0717c6, 0xe4fce65c, 0x4f759dd4, 0x646cef04, 0x3b91f684, + 0x3a3cb522, 0x52ee1abf, 0xbcdd918c, 0x9b47ceb4, 0xdedf4465, 0x0581d548, 0x04f6a22a, 0x7e3ac534, 0x1ace5460, + 0x292e9b3c, 0x888a7ecc, 0x111bd10f, 0x99a6c0d0, 0x37cdb16c, 0x8b7a4425, 0x4bb67439, 0xc6ff1f52, 0xcdbb6907, + 0xfb2c5f71, 0x3b950fa1, 0x0c2d4968, 0xd22eaf28, 0xa64eea0e, 0xe8f970f3, 0x7fd2e257, 0xb715cde4, 0x7dd46897, + 0xf8289696, 0xbf8a043e, 0x4afa1921, 0x79282c60, 0x23f8c563, 0xac172d8e, 0x400bd37f, 0x9aac6ca3, 0xadff1bf1, + 0xe38bacf5, 0x87996d7a, 0x54a2cec0, 0x2726dcf4, 0x17c7c9d3, 0xe67e7b39, 0x33663023, 0x538177a8, 0xdd0a4e50, + 0x1236c4fd, 0xd2e3dc27, 0xf03115e3, 0x7e2023b1, 0x2f7776f3, 0x43eace5c, 0x4cb71de9, 0x3a578723, 0x96330541, + 0xd66d57a2, 0x79f5e600, 0x1b0bb439, 0x1fed0086, 0x48b9e355, 0xeb8e91f7, 0xabde5122, 0xac4ef5f8, 0xc4594b5b, + 0xae8b0108, 0x9a83c393, 0xc13dce78, 0x86e71171, 0x1ae2b8b9, 0xd99d9607, 0x4632f1c9, 0x43f4892f, 0x96dc92bc, + 0x9c0da8f2, 0xeb8b79f9, 0x4207a730, 0x5b41afb7, 0x52fac629, 0xa78fa6bc, 0x0b43422a, 0xdd67e117, 0xcd3887eb, + 0x40f6f403, 0xbf52d1f6, 0xcd3fde6e, 0x6e201eb3, 0x62038e71, 0x2e4a0950, 0x34794045, 0x66261bf5, 0x91428efc, + 0x8d7d1036, 0x2b72f182, 0xa66c5063, 0xdea7bca6, 0xc8035e3e, 0x06faa4a1, 0x26722e5a, 0x082c86c4, 0x2a20a5d1, + 0xcece0551, 0x843be80b, 0x6a17fac9, 0x2caaaf1a, 0xdd865166, 0xb33d96c9, 0x536f1d97, 0x4763c816, 0x165d9809, + 0x3ad92896, 0x018e14be, 0xe31a780c, 0xe206ea16, 0xb1d37e70, 0x125e4b64, 0xd825cc67, 0x0b065f7d, 0x4e6b7e9d, + 0x4c6a5492, 0xca0726b6, 0x49c15c6a, 0x51402531, 0x803e3a93, 0x786e0349, 0x090fdaef, 0xe5491043, 0x75afc300, + 0x71a6bc29, 0x65efd0e0, 0xa15d5345, 0xfb744e2e, 0xc13dab30, 0x23a06cac, 0x359fe5fa, 0xa9e0d9e8, 0xbc01ce45, + 0xdf7e16a9, 0x5340688c, 0xdd4fe1b6, 0x4ca4ee01, 0xe2dec18a, 0x41caa48d, 0xdd0032ba, 0x71014307, 0xe07bdeb1, + 0x291c3ba6, 0x12620de2, 0x3d5a6519, 0x2343bc8c, 0x7a8c0e28, 0xf2b6e2ff, 0x479e66ee, 0x9a0025b8, 0x77fafe4f, + 0x01a4eba7, 0xc6faa1db, 0xbd4f4ffd, 0xd937e0f9, 0xfdf68d03, 0x1061f0ea, 0x6c8be0ba, 0xeed88a46, 0xa8b9b97a, + 0x2760b9bb, 0x322b6aa0, 0x48052305, 0x7580cc1d, 0xfd19f871, 0xc52bbc84, 0x127ee0d6, 0x2144e28a, 0x9f448e8f, + 0x9b5343ea, 0xa70a7097, 0x5d38cf2f, 0x2d03e9ae, 0x0bb96210, 0xdef9d77e, 0x2b49e626, 0x4fbd0cdc, 0x7eb0a5c9, + 0x6d03d59d, 0xc25d0147, 0x4697a2c0, 0x7cdece15, 0x782ee508, 0xb939f2c5, 0x9e981855, 0x6aca0cad, 0x336cce92, + 0xf030ed89, 0x8cafa7c1, 0xf858c121, 0x2caf1b16, 0xe2dbb97d, 0x6031008a, 0xbb42b6eb, 0x59847b8e, 0xb7debb32, + 0x2c12f199, 0x9a4c7332, 0xfe985aea, 0xc037cbf8, 0x1e33b2d5, 0xc594a03f, 0x641f9d99, 0x7db1568b, 0xa5c947b2, + 0x23b12c1b, 0xbe44d91e, 0xc04a8000, 0x1659ca3f, 0xd8b46e15, 0x068c9405, 0x209dc7ee, 0x4ed8962a, 0x4f8dd62f, + 0x2ede1fc4, 0x244f61de, 0x83daffb3, 0x2b28d968, 0x38dd7b55, 0xd0e6cd0c, 0x1172da17, 0x41f64cbe, 0x3f500d0a, + 0xeaeebf8b, 0x4f80bcf6, 0x29d9172b, 0x2af6b598, 0xe3a18caf, 0x3dfd77e6, 0xa0d941a0, 0xa3fd9f0e, 0xd6dfd70c, + 0x5c3f81b3, 0x3d644f24, 0x60082d32, 0x5d4c0676, 0x3afffe89, 0xc80b5547, 0x9d943943, 0x424430a2, 0xb3a4e5c4, + 0xf5bb2144, 0x1084d92d, 0x7ea3e332, 0x38898888, 0x20cbca4d, 0x18981394, 0x1a26b427, 0x3c5e8685, 0x24715561, + 0x1a295c97, 0x1728a499, 0x1b6bfa0e, 0x1bca92d4, 0xa8fa7663, 0x717bec98, 0xc4853dbd, 0xd66347bd, 0x6463e22c, + 0x7a4285c3, 0xc1e2a6d8, 0x2a0bd15b, 0xee10dd49, 0x778cb87f, 0xeb947afc, 0x1e4b04b1, 0xd266e525, 0x8f135d6b, + 0x19dca368, 0x35abe51d, 0x5d573ee3, 0xfa87b390, 0xece24f0d, 0x3f4dfd79, 0x3a142d98, 0x3ce76539, 0x7987ae45, + 0x1a617d01, 0xf9eb0345, 0x80cd6931, 0xcfc2e446, 0x6f7d679e, 0xd74de4fc, 0xb660598f, 0x02301c57, 0x3dce6e80, + 0x65ddbd03, 0x87cfb833, 0x09e5b257, 0x4c501c23, 0x2b28ac94, 0x285b2e98, 0xc6e0c877, 0x76050f1c, 0xe0072456, + 0x3425366c, 0xc63cc4d6, 0x4d17229f, 0x1f0a4b09, 0x9c7d5a73, 0xf4824cc1, 0x54081524, 0x568fa70a, 0x96635ff8, + 0x334a7f1e, 0xab1e2a6f, 0x8670c1a9, 0x1192fb9c, 0x0ef31f27, 0x48c7c3b5, 0xa5d44259, 0x011ecaed, 0x570ed039, + 0x683d1c5d, 0x7ba418f5, 0x81c26577, 0x6df4b105, 0x242fad3d, 0xcf156af5, 0xfb93105f, 0xa98747d6, 0x9d0f32a6, + 0xbe5f648e, 0x2c9ab4d0, 0x104aa52e, 0x5ccd3fd2, 0x2f59ffed, 0x5611296a, 0x1d66712d, 0x03bac541, 0xaa365585, + 0xc47c8c84, 0xdda5852e, 0x927ed385, 0xadaacd30, 0x4bd93d89, 0x44542438, 0x26f49cf0, 0x217837d6, 0x7921ff3e, + 0xa3015037, 0xeeda0115, 0x2d21c8d0, 0x1a111c99, 0xf9ff1a25, 0xd5d404fd, 0x36e4bd8e, 0x075907a3, 0x540a2cd9, + 0xdd1fce2b, 0x8a88a2bf, 0xf8c1bf16, 0x189c5844, 0xf2020a2e, 0x04b5c0e3, 0x3e574918, 0x3d1dda73, 0xe518d1a1, + 0xc043786e, 0x323a26b2, 0xcec1b5d3, 0x65d87d34, 0x1e7d2702, 0x905dd1bd, 0xa8395ee5, 0x249a5ee7, 0x4fd5e4a2, + 0x0d89e747, 0x56d0b3bf, 0x1e52255c, 0x374a0d96, 0x20715cc4, 0xb7100457, 0x32523fbf, 0x4b4ee063, 0xab73fb91, + 0x24760e62, 0x340091a8, 0x272a129c, 0x03493240, 0xc9d1c52b, 0x40cfb5f9, 0x41bcd22f, 0x23454170, 0x6565c3e2, + 0x177de95c, 0x930d9d2a, 0xca789491, 0x5427787a, 0x7c483e30, 0xb4b4bc0c, 0xe539b3a1, 0x6fc8e8ec, 0xf027efd5, + 0x55975b0e, 0x7ebb63e5, 0xa56acbc4, 0x18278a25, 0xa6f6a9e5, 0xbe14dfdc, 0xd2065f4e, 0x3de7c689, 0x2bc9ced2, + 0x2e5b5983, 0xafbdc2cc, 0xb03596bf, 0x40916d4d, 0xc83a5411, 0xa8c2da53, 0xe6f73f3f, 0xea89ced3, 0xf55dba4a, + 0x1ee6bbb8, 0x0a9892a7, 0xd56006f2, 0xec138a8d, 0xd01d7ed0, 0x1e4ea83d, 0x8be0c1d9, 0xcfa0b005, 0xf532b9f0, + 0x80563984, 0xb3a59038, 0xb23e08cd, 0xa5a470be, 0x4bba6dca, 0x1dd6348f, 0x1c49403b, 0xa1853f27, 0xb7b99d57, + 0x81160a99, 0xe9ea5ec5, 0x08e38190, 0x8ef5f4f6, 0xa8295bee, 0x3011a30f, 0xdd3e6935, 0xb58906e2, 0xd78aa7e2, + 0x4f823fec, 0xb2ad6be8, 0x3873af4e, 0xe489245f, 0x4c7c95d7, 0x64e3e4ce, 0x8f812234, 0xe34e2e8b, 0xb8e0690c, + 0xf93594c2, 0x7c247776, 0x4663978c, 0xdca98fa6, 0xf4fbad3a, 0x3bf1d597, 0x8859952f, 0xf9b7f6ed, 0xb2a31f3a, + 0xb4b93325, 0x379f5037, 0xb905c1bd, 0x19c30685, 0x24e4a7bc, 0x6bf23fa1, 0x95c1100b, 0x519048b7, 0xace71e73, + 0x3a79dabe, 0x2e28741e, 0x81c69dea, 0x21d4fb3c, 0xa0e6f814, 0x24b96f4d, 0xb987ddb7, 0xe7ee4975, 0xc6581e75, + 0x1b9f5be5, 0x45d5c546, 0xb8249841, 0x30c5b565, 0x1cc86c3a, 0x5337600b, 0x83784964, 0x513d5024, 0xbe69f80a, + 0x79790f15, 0x5223ac8b, 0x9f14b51a, 0x6d0a302e, 0x3a403446, 0x5db50618, 0x261660c7, 0xe6f00b11, 0x3977e572, + 0x06d23287, 0xe87aa100, 0x7653d8a2, 0x8ad07029, 0xdc0f04ae, 0x3edec3be, 0x56048113, 0x6f234b20, 0x5e87f1e3, + 0xc782d926, 0x0c265d6a, 0x72d032b6, 0xdd15a724, 0x1c1d52f3, 0xe367698e, 0x4294ef0e, 0x4143e789, 0xe82ee7f3, + 0x212fc9e6, 0x1ad603c5, 0x0f20a3d1, 0x61e50210, 0x0fdc8bcf, 0x5932a583, 0xf1b56bf8, 0x5bb67d8b, 0x8ba45140, + 0x6ee508d9, 0x7fd68f47, 0x23a808c0, 0x4a168099, 0x58e53eea, 0x703eaf95, 0x3ef2658f, 0xade384a4, 0x6138e01c, + 0x4a15a496, 0xd29305a0, 0x9f21018c, 0x93cfb677, 0x662c1ec0, 0x7cd8b90d, 0xfd9af42f, 0xb2248ee2, 0x0e9d53d3, + 0xb0367499, 0xdee4eb92, 0x60e27ac0, 0x815cd91a, 0x8ae80ac4, 0x5ef42cd6, 0x60b28a74, 0x86a6a326, 0x271f96ac, + 0x185b53fb, 0xbb329cdc, 0x75bbb1f3, 0x7a70adae, 0xfca41b74, 0x7a9f7778, 0x3fcd20dc, 0x6bcb966d, 0xae0b1f48, + 0x9c11bb2e, 0x45a6aa0d, 0xb6bb0544, 0x50ea381d, 0xadd09811, 0x34f6f98f, 0x050828cb, 0x15ea3717, 0x424faca8, + 0x0a07673b, 0x449b2062, 0xd7ee65cd, 0x41d2381c, 0x0343e106, 0xeb9f6633, 0xb38be08a, 0x2af63bf3, 0xded57c0f, + 0x24951246, 0xadf66c46, 0xdd2b97d3, 0x0b31f6e3, 0x3fe85ce2, 0x02a157bd, 0x7125b2a6, 0xa8ed921b, 0x8fe635b7, + 0x5675e045, 0xb2484af8, 0x309db473, 0x2d593fe3, 0xfd18c533, 0x5ccbabab, 0x816d939b, 0x3a8d7d2a, 0x18a1046f, + 0xa70f7f07, 0x8ebfd848, 0xdb04cb5d, 0x18679d68, 0xa7c46dc3, 0xaa43d48a, 0x76f0ea38, 0x9f00b75f, 0x4d93ab58, + 0x97a11726, 0x7279dac2, 0xdf4d15da, 0x46713ffc, 0x772e838e, 0x6a741427, 0xea4d6225, 0xbc28a5f2, 0x020c9ed6, + 0x3340a141, 0x1b49858f, 0x0c1a5bbb, 0xc79c5877, 0xe9c40b9f, 0x7c8087ec, 0x50fa6e2a, 0xd71d3ba2, 0x3612d60e, + 0xb32edccb, 0xde625545, 0x9dd1884f, 0x32cdc3b5, 0xec61ac1f, 0xfebd821c, 0x7a172cb5, 0x6e7f9bcb, 0xf45be6f5, + 0x5db0286c, 0x775a8031, 0xfe341cec, 0xcfe4063e, 0x38beb50a, 0x8419ce45, 0x17123771, 0x8400db40, 0xc3efbead, + 0x8f5b9513, 0x95344c32, 0xc6dccf4d, 0xa921693f, 0x7050fef3, 0xc49e00e2, 0xc9f5c993, 0xb5ced0e8, 0xac6ba2e6, + 0xf267773d, 0x63c05f7e, 0xe0ee9f17, 0x2245f10c, 0x829b5bdf, 0x8bc83629, 0x1d3e6a58, 0x1494f0f8, 0xdbea3303, + 0xa0a6cf33, 0x4160089a, 0x74a2d125, 0x52bb0fb0, 0x4c870caa, 0x251d0e27, 0x77785b1f, 0xf170652d, 0x24354645, + 0xb35d8108, 0xc6634f94, 0x7682e399, 0xe2d57a0a, 0x98839a66, 0xa12f68be, 0x88e9a2b7, 0xd9f0f4d5, 0x4bcb26f4, + 0x094c9319, 0x97a12c3d, 0x948b809a, 0x17831f90, 0x7296b7b4, 0xf5e22d34, 0x8108ee08, 0x58283fa2, 0x3f85f63c, + 0x78848d7c, 0x62926dac, 0xa4d6bf26, 0x41de0d3d, 0x8ed651f9, 0x89cf3df5, 0x492f7e33, 0x2065bf13, 0x3dd3439f, + 0x8366c69d, 0xc03505e7, 0x07afc857, 0xcd19bf4c, 0xe95ffcbd, 0x5139567a, 0x52bef3c6, 0x5f9dd084, 0xb5768d78, + 0xf1f4149d, 0x666fc892, 0x932c27d7, 0xec5ff1bc, 0x50d6bac3, 0xbe1aed17, 0xa34e01b8, 0x4aaef768, 0xf3448a73, + 0x55c860bf, 0x106f33c7, 0x48da17d2, 0xd9df6c2f, 0x70b625b6, 0xf9959a38, 0xb47b0ebc, 0x25200988, 0x29d0c4da, + 0x819c572a, 0x2b5100fc, 0xcb44efbd, 0x38693bf2, 0xd4701a28, 0xa6cb31f6, 0x5e048628, 0xfb20df8b, 0x451f55e6, + 0xb1fa0194, 0x5c5632ec, 0xe164d3c0, 0xa91ce4b3, 0x4268adfb, 0x5dd8d8db, 0xf4bdc713, 0x08b68c32, 0x858a64c6, + 0x0f3a6c8a, 0xd31d93ec, 0x33a2ffb5, 0xdd5a453c, 0xfd5ea415, 0x1c7ec15b, 0xa3146722, 0x7b74e9c7, 0x9f3ca02d, + 0x1014cee2, 0x3050bf74, 0x051aa679, 0xa05b36fa, 0x4fca0622, 0x6d4f3eb8, 0xc6fa90e4, 0x06a9e646, 0x1d2378cf, + 0x4d9117a4, 0x684e320e, 0x21be1a49, 0x7c268ab3, 0x7901e6bf, 0x6158ec15, 0x32a261bc, 0xdb41b0fe, 0xb68ff7db, + 0x51420568, 0x51269cab, 0x45553971, 0x3cfc4ab5, 0xe0968f5a, 0xfda23f36, 0x478abac8, 0x4fe0b545, 0x470471f5, + 0x24b1ec26, 0x41a00925, 0xd85e79fe, 0x108eb2c5, 0x964de8ff, 0xcffe493d, 0x417eeabe, 0x8c48badf, 0x2203ad1a, + 0xbc9d7ebc, 0x469a811c, 0xfda71c4c, 0xeb617574, 0x778fa89d, 0x6404ca45, 0xea7eb4e2, 0x75011f37, 0x259f9823, + 0xa95eb2b5, 0x200166d7, 0x929b967b, 0x3dbc6c8b, 0x887e3bbc, 0x0e91ac6b, 0xc927b046, 0xc3a82d99, 0x14a19cc6, + 0x648cc1c3, 0x545c6e37, 0x8c89cbed, 0xec54264c, 0x6cbedefa, 0x6431e9ad, 0x9af873f3, 0x1afa08bf, 0x516852a7, + 0xa7baf26b, 0xc4d35289, 0x3650dc4e, 0x6c83c079, 0x46f19780, 0x2716adcd, 0x268bc16d, 0xd765b804, 0xc4c7d8d3, + 0x6fbbed76, 0xaead230c, 0x2fcd30ff, 0x920d1001, 0xcb199b70, 0x8279380a, 0x8f1e5676, 0x691aee5d, 0x023367a8, + 0x40ce04cf, 0x80b28330, 0xecec8f0e, 0x6ddca04f, 0x1b026ee9, 0x8633dded, 0x503fb2e2, 0x7bc3dea4, 0xc981b9f9, + 0xa38bab35, 0x7bb8521d, 0x6077d00a, 0x1e70f876, 0x445ec589, 0x14eab75b, 0x150140a3, 0x9360a30f, 0xbf687993, + 0x7bfbddbd, 0x634eb082, 0x5ab9a810, 0x98e6eb0e, 0x2df7b610, 0xf434274a, 0x7e1daaac, 0x58fde125, 0x381f1a3b, + 0xddaf7c09, 0x7d1b2c52, 0x929c5f34, 0xc69398aa, 0xb53fb5a1, 0x918b135c, 0xaf8f7f25, 0xef3476ce, 0xafb1afaf, + 0xe5596068, 0x200697de, 0x33be5fc7, 0xa145571b, 0x2c6d26ed, 0x535de201, 0x9e813ece, 0x9128fffc, 0x77d1ad44, + 0x9befde34, 0xea4b41dd, 0xba7a4913, 0x21e95de8, 0x1e96f7ec, 0x9eec5aa6, 0xe07ae5c8, 0x658d87e2, 0x3d4660de, + 0x6265ab64, 0x9ff7f78f, 0x4820939a, 0x08fc266d, 0x462eec75, 0x08fc11f2, 0x7af25830, 0x6ac78ee5, 0xc041f5ae, + 0x69c84975, 0xc51efc7c, 0xc8281c6f, 0x26ade9c0, 0xa6242968, 0x5f10dc76, 0x1db88c5d, 0xff7d9f17, 0x65bbfbca, + 0xd2805666, 0x432e4d9b, 0x8381d503, 0xa76ddbef, 0xdb1964ee, 0x4c029133, 0xd695f2fe, 0xae161af9, 0xc50e05cc, + 0x75c8ed93, 0xe3437ad5, 0x08ae7237, 0xf9675c60, 0x8fe0e99f, 0xcadf4be7, 0x3ebf7612, 0x3550d3db, 0xc7c83ef8, + 0x7c1e1759, 0x00dbc66b, 0x5cbac9d2, 0x3597b922, 0x1e1e3355, 0x10d99744, 0x3f9ea0f7, 0x4ab57ad5, 0xa881ac18, + 0x10e0d659, 0x24ae9767, 0x1c38f619, 0x39aa2d20, 0xf4fd7219, 0x7155a3ff, 0xce8d6dee, 0x4f475409, 0x16f7efc6, + 0x0185c15f, 0x935ecca0, 0x4cf071ef, 0xf3af7b49, 0x70c86b7e, 0x41775d25, 0x5a37ca16, 0x008daef3, 0x5100a039, + 0x2fd53c38, 0x78eaf679, 0x8351fd1e, 0xd7bfe854, 0xac9207b9, 0x87b05ff2, 0xc6f31901, 0xa50f7afc, 0xffde3ca6, + 0xde079fe7, 0xaee223e5, 0x6e23524f, 0x84951bd9, 0x8c64c52c, 0x66774c4a, 0x4925b493, 0xe4b81421, 0x6b0e1383, + 0x3a81a959, 0x284861cc, 0xf4fa345a, 0x5d4d1245, 0xffc68fcb, 0x4e6facdc, 0x188ac395, 0x19b13157, 0xd876951e, + 0xdd995ca1, 0x76549427, 0x2b0b5610, 0x2c1ca852, 0x919a1742, 0x77df8800, 0x7286f2ea, 0x1f4c4b2e, 0xfc014ac7, + 0x2221d628, 0x4200b9d1, 0xa699d550, 0xdecc521e, 0x920481d9, 0xdade7765, 0x75864446, 0x3e6d147a, 0xfe124883, + 0x147d8f51, 0x8de7a9d5, 0x1efccd37, 0x30e0c188, 0x9fd328b7, 0x7e6f8ca4, 0x6ce9253e, 0xe3e20b27, 0x4737676c, + 0x9ea8c3bb, 0x66ac3dcc, 0xc12f6e8e, 0xdb83bd19, 0x77002024, 0x1383a74d, 0x833a1e0b, 0x9f747ade, 0x5d842867, + 0x8a651fe6, 0x660bf5b4, 0x6126caa4, 0xd288949c, 0x0a375ccc, 0xecefdc8c, 0xb86eafbf, 0x72a24aa5, 0x3e0cbdbc, + 0x203f0ff8, 0x6d34682f, 0xfb360c80, 0xad7de30e, 0xbd6469c7, 0xc99281c3, 0x83749f4e, 0x6dd204ed, 0x22df29fe, + 0x3a760d8f, 0xc1d29859, 0xc6f41bcf, 0x426e8dd5, 0x0a78dd67, 0x5697b4cc, 0x54464f5c, 0x4b794a08, 0x629cd208, + 0xba6e9f7e, 0xe45f8d89, 0xaa9990e8, 0x65362efe, 0xb4b0d1a4, 0x4e94c74b, 0xbe4d4b69, 0x80329293, 0x669848a7, + 0xd48f3bae, 0xa2e33679, 0xeeb4e514, 0x1370c897, 0xd5c02f6e, 0xefcb0f04, 0xec9bb166, 0x3f7387fd, 0x0cb5e0d0, + 0xa4e48913, 0x7d21a83c, 0x479b2298, 0xe21c68e1, 0xc4754c09, 0xc712fe03, 0xa06792bc, 0x91b0647c, 0x2917b0b1, + 0xba84f212, 0xfdd43daf, 0x05978ba0, 0x1ba0a877, 0x59295846, 0xf5eb7c20, 0x27f89e64, 0x9b704292, 0x7fe3bc7a, + 0xd64ec3bb, 0x591e3eb7, 0xba4bf60f, 0xa0b4812f, 0xeacdbe70, 0x35eced66, 0xb786faf5, 0x116de8e7, 0x5ffc5824, + 0xdb2b200a, 0xc73fc05c, 0xd6bcaaae, 0x0b4bbf04, 0x788a06ff, 0x63e7a530, 0x6cd36863, 0xd99977df, 0x4a99afd8, + 0x41f3190b, 0x083e4441, 0x4ba88689, 0xfa0ef62d, 0xd9bccb42, 0xfc0797f7, 0xb3dc581d, 0x4cb1892b, 0x2f7e1498, + 0xcd9215ff, 0x79ae278f, 0x59838b3d, 0x7b1737e0, 0x54244f7f, 0xb72a52bc, 0x2372985a, 0x12241d53, 0x6adc8539, + 0x9711abd0, 0xd8b24f36, 0x01980a3a, 0xd8b59f84, 0x75086d69, 0x62b3966c, 0xd01343a6, 0x6eca5c0d, 0x549577f5, + 0xbe111715, 0xd701d42a, 0x05a1bdb0, 0xf278ef4c, 0xae31e504, 0x6ed7bdee, 0xbf4c349f, 0xa74eb3ea, 0xb71274f9, + 0x91a56ca9, 0xbec35738, 0x9739f40b, 0xc005cbfa, 0x82cd5983, 0xee0cf47f, 0x4469cf1d, 0xd2aef6dd, 0xbcd7b016, + 0x986e82fe, 0xfd978861, 0x10c210d2, 0xfcbef2c6, 0x64f9f6ed, 0x15328bf5, 0xd9e50897, 0x457abbdf, 0xc85b4203, + 0x159cdf7d, 0x6fe38deb, 0xbba6e24c, 0x08771461, 0xbefdd29e, 0x5ca06667, 0xcefecb37, 0xc90661ad, 0x5e14f4dc, + 0x74f49c9f, 0xda7c7d89, 0xc54fb68b, 0x043b3db6, 0x4c577d46, 0x5785334c, 0x52fc2178, 0x9a0c4c9d, 0x22a6fb86, + 0x6762809a, 0x916c206c, 0x0be02f2c, 0x0dd94a9f, 0x66ecef06, 0x59a72d52, 0x4d3ddceb, 0x24c99b74, 0xec1bd3ed, + 0x280e6a89, 0x3fde1fe8, 0xc841196e, 0xdcb4ae66, 0x20e61c69, 0x226a87cf, 0x4ab88f39, 0xcdb51598, 0x1007a046, + 0x500958da, 0x46dd3be3, 0x7e9e433a, 0x973e279c, 0x35d9cf50, 0xeb26cffe, 0xc471c52c, 0x039ce931, 0xe0f97b52, + 0x4360a983, 0xf5ce202b, 0x21200db2, 0x32aade18, 0x53afc633, 0x2469d2f5, 0x89d24d88, 0x3bbb8c80, 0xa791e6b9, + 0xbec46474, 0x70f70413, 0x6ffd6368, 0x3c16cf1c, 0x41d2c391, 0x470bbd7a, 0x5f32bbcb, 0xd56672f5, 0x0199fcb1, + 0x21d9bf1a, 0xd03cf321, 0x1369cff2, 0x0ef098db, 0x00eedf16, 0x2e133a49, 0xd7b7de5f, 0xe2eb3b2c, 0xf4519b3a, + 0x0c62b78c, 0x9464783e, 0xdf71e28e, 0xd6bb3b8c, 0xb36cf127, 0xdf5ab111, 0xd0ef39ea, 0xa5721896, 0x3a8b8e81, + 0xa77fc3c0, 0x3eaa5f4e, 0xbf5566ce, 0x95b6d489, 0x24246e76, 0x3bc2d37a, 0xbcdf8d25, 0x3ebe7a59, 0x7f610c91, + 0x7736bcdd, 0x75bc2424, 0x85c70d05, 0xbeb7ba24, 0x4423de3b, 0x228f9f73, 0x7c01c1bf, 0x9f0d29a4, 0x61a80872, + 0x3ec5601f, 0x27ba04c4, 0xd7a5024e, 0x71452235, 0xfb211dc9, 0x61aa93d6, 0xbf25696f, 0x22b2f2a2, 0x969488a2, + 0x82dff5ba, 0xcfe623fd, 0x88329b88, 0x4cccb4ba, 0xb76482cc, 0xe5023477, 0xa46a3894, 0xbe7c5404, 0xd1fd3901, + 0xe6bbe2ce, 0x0c4f1b4f, 0xacc9b278, 0x3db561f4, 0x332dc3b6, 0xf38df13c, 0xeae891c4, 0x8f00c6d3, 0x778f1d35, + 0x99846b91, 0x5f3096ff, 0x4a87ec24, 0x7c7c7bfa, 0x47ee71c1, 0xb372259f, 0x572c7bbb, 0x9fac8e01, 0xbc3e5e7b, + 0x0a98ad4a, 0x8724098b, 0xb65b4238, 0x08816daf, 0x0ba64183, 0x50cc14e1, 0x42895df2, 0x8858e739, 0xcbe17ba9, + 0x1b74d24f, 0x4402d400, 0x5cc6ed20, 0x279a68ce, 0x7127622f, 0xb430e865, 0xe15ef496, 0x0ebe1de7, 0xd28793ef, + 0x1e95ce31, 0x753f0cb8, 0x9bdb6bfd, 0x5ecc4ba1, 0xf4421461, 0xadf6bdfd, 0xc01bd28e, 0x4419125c, 0x2d7d94e3, + 0x5073c54a, 0x96aeece3, 0x840a2b99, 0xb24aa255, 0x38345e2f, 0xf34125d6, 0xc761e37c, 0xb5ef96ce, 0x11d2d1fa, + 0xad59d51b, 0x360870ab, 0xbfcdf45d, 0x480e2047, 0x0dfda9b9, 0xdae944f9, 0x6f03ee85, 0x3b6f8dec, 0xed9fd4ce, + 0x2cfd70f7, 0xcb88d469, 0x5935984e, 0xa8d78801, 0x341df785, 0x020e6c47, 0x65f12cef, 0xdec04f23, 0x03e3fe4e, + 0xdd3008ff, 0xada46c49, 0x85e22f56, 0x278bb9f1, 0xfdcaa6b5, 0xaf47c5c9, 0x01381941, 0x3f60c1f6, 0x67f8da0e, + 0xa5939439, 0x4c0f815f, 0x2a17adbe, 0xed844395, 0xf2574d5b, 0x55e0b113, 0xdc8a1aef, 0x7ec73cd1, 0xb4d868e0, + 0x56f54288, 0x636cab2a, 0x5b33eb1b, 0x1a4f3fda, 0x613a2cb4, 0x5fac0fc4, 0x082f9f9a, 0xddea4a23, 0xc1484a94, + 0xa75a8bf9, 0x5575b1b5, 0x895bf61b, 0x7e3d5b23, 0x0c504c94, 0x8f7002be, 0xbb91b010, 0xe0c0e536, 0xdb74aee7, + 0xb1364dd8, 0x2d7610bc, 0xf0b00272, 0xa69f0300, 0x66e18979, 0x3268085a, 0x4efa9e50, 0xd084d664, 0x360f51fb, + 0x6b7a7c30, 0x2784ab4e, 0x3783c57e, 0xccf4e91d, 0x53b8639e, 0x194c94c8, 0xfe9f1f85, 0x2c3fd121, 0x5f61d770, + 0x5eae06a4, 0x58696c5a, 0xfc6871d1, 0x190701f4, 0x6ea70120, 0x1aabebf6, 0x634f5197, 0xee0233f9, 0xa86fec8c, + 0xf8b401e5, 0x3d41f088, 0xd040ff28, 0x35e174dd, 0x5e62e392, 0x7298867f, 0x4a0141f9, 0x16af8a83, 0xe79ade31, + 0x600f270d, 0xfba0bc80, 0x963ef16f, 0x1d356ea0, 0xfecd8e0f, 0xbe48905f, 0x4e444b91, 0xb00ddb84, 0x50dc11cc, + 0x66dbbdc1, 0x9b70316c, 0xaa65c3cd, 0xe4c95a37, 0x16807f45, 0x1c780fdb, 0xe48d9478, 0x551787d5, 0x5a9f9918, + 0x73d898a7, 0xdfadd8fd, 0x1929933e, 0x68ba46fe, 0x20216b46, 0x8ed90a4c, 0x468398db, 0x3d7c8352, 0x1791921e, + 0xbb5f1e08, 0x7e566151, 0x1c65b9ce, 0xd9a2f352, 0x81d68bd6, 0x80c980f5, 0xc9fd0a8f, 0x536fc6a3, 0x9e9d42bf, + 0x82fa063e, 0xcb52fabb, 0x07be95ad, 0x4677fb89, 0x3e6ce045, 0xa3b66e20, 0xc5061497, 0xffd971db, 0x5f535bc4, + 0x8c327bdf, 0xb1bc1ead, 0xea9cbf9d, 0xcdab1f9a, 0x76b2d7f2, 0xc3c2c476, 0xbffc7ea3, 0x0f2a9fdc, 0x33a14617, + 0x3fd9bb97, 0x07a1f3d9, 0xec3fabfb, 0xa9ff2d22, 0xf777121f, 0xa64456f4, 0xf7d1bd52, 0x411f3c98, 0x0f55fb48, + 0x053eacbb, 0x700c0ed5, 0x83b963ba, 0x97cd7698, 0x6f220158, 0xca43ce0d, 0x6b29fdf8, 0x60f1b4c6, 0xd547b235, + 0x0358ad8d, 0x7ebe869c, 0x5af8778e, 0xe2fbc986, 0xbd1c082f, 0xcd059775, 0x3cabcfda, 0xe2376984, 0x4747e9a9, + 0xd2373caf, 0xf6a5860b, 0xdfa4021d, 0x69ad5b16, 0x2284c521, 0x59d71496, 0x5f9c7000, 0x0c3b6c91, 0xbb9b4879, + 0x97582d54, 0xe0724668, 0xe2aeaa4c, 0x331f51b8, 0x6e2ca429, 0xc016e51e, 0x1c42d62f, 0x8b48d470, 0x271ae05f, + 0x5d90e07d, 0xf8785c52, 0x19a9c1e3, 0x02c97c1f, 0xb78faa43, 0xfbaeb138, 0x10586a10, 0x7dd1bd14, 0x91638d23, + 0xce1b1a7f, 0x30090d9c, 0xfff154b9, 0xdbd388e6, 0xa7ed52f9, 0x7bd0a9f0, 0x413dc608, 0x23475b4c, 0x3c79bb08, + 0x541906c3, 0xc25bfe53, 0x8cb22920, 0x396c9527, 0xc6e96e6d, 0xb1d78e9b, 0x978fb498, 0x36cd5f22, 0xac668ac5, + 0x54dafbfd, 0x593de62e, 0x2e42e635, 0xa881013f, 0xc094af28, 0x0efb8375, 0x11dab52e, 0x2540ed9b, 0xa68eded8, + 0x7abc5440, 0xde98a988, 0x9002bb36, 0xd84f6337, 0x75555601, 0x34586498, 0xd4dc0ef8, 0x7dd5914f, 0x8d99d5ed, + 0x4610e1a5, 0x270a8dec, 0x20dcbc37, 0x573da163, 0xc3de4fdd, 0xfed241c7, 0x5f702fdd, 0x69ef7655, 0x13a1d8ef, + 0xd3b95e3c, 0x1a5980fe, 0xb5319513, 0x9db66136, 0x5087d029, 0xfc5ee0b9, 0x3885f5f5, 0x434657f5, 0x3a93e272, + 0xd9352c83, 0x210a7dac, 0xc94a6161, 0xbecaaf13, 0xa203a2cb, 0xe4b7956e, 0x33a795ae, 0x3013f92d, 0x7017b2a2, + 0xe9648991, 0xf666727d, 0x87254196, 0x425e6c0d, 0xdd6921f2, 0xbaab70e6, 0x1950b964, 0xef38459c, 0xecc8dda3, + 0x0359da52, 0xbf0ea2f3, 0x26562873, 0x4b0c4eae, 0x3d39b42b, 0x24a24dcf, 0x6826ec80, 0xe6bcad15, 0xc709b4f6, + 0xea460683, 0x36d625ce, 0x8b397fe0, 0xa70fb52e, 0x3ae36977, 0x29420efc, 0x1ffe2ef9, 0x0b13fbc7, 0x8fa3efe6, + 0xff39eb23, 0x382bc4aa, 0xe4e01cac, 0x4d5a36ee, 0x65bf006b, 0xfcd44bca, 0x6a8977a0, 0xae97ebc1, 0xe198ac4a, + 0x6bf55534, 0x24b14646, 0xeccede04, 0x08196645, 0xf2ff38c2, 0x53c7ad99, 0x479f18f5, 0x9b838364, 0xa64bc511, + 0x60774fb5, 0x3b3d8676, 0x0450870f, 0x52c34a1d, 0x3291a5ff, 0x6fc88003, 0xe66014ce, 0x89952b9b, 0x926d28e7, + 0x97d1b86f, 0x27934ecb, 0x2bf47143, 0x6de7089a, 0x5069cdad, 0x0d9f31ed, 0x823b462d, 0x4ac4a013, 0x0b1c265b, + 0x67ff50eb, 0xf7ba8947, 0xedca75f0, 0x2c1562a0, 0x01b333b9, 0x5c229bb2, 0xd9438eb6, 0xebbb298a, 0x83f5346f, + 0x2ca83009, 0xcd6d1575, 0x1d869607, 0xc5844af1, 0xfb1d13bc, 0x0a923b7d, 0x543d836d, 0xce7b47c3, 0x09325077, + 0xddc69fc5, 0xa84fac2e, 0xf1a34dad, 0x037b9aa5, 0x1abb9cb8, 0x9373b949, 0xb990b1c8, 0xa578cf79, 0xe4dcc060, + 0x66c03367, 0xd9be1315, 0x4d555340, 0x11929d56, 0xaef2901c, 0xc57fdc57, 0xb93b1dda, 0x803acd41, 0x0a9d1d5c, + 0xace3a189, 0xb301b223, 0x1bcdef5c, 0xb1e320cc, 0x23f223e8, 0xfd7492d0, 0x8d2de4f2, 0xc9c5a5d7, 0x649a3287, + 0xf215a122, 0xe08f3ffe, 0x65653b50, 0x941fd735, 0xb3d79d1f, 0x7070d2b9, 0x70ce8d7b, 0x67889ef8, 0x9bdc7d28, + 0xcaf4f4f6, 0x05fef23c, 0x48b7dc57, 0x8bd7fa12, 0xa52c4ef4, 0x89a79b8a, 0x3ba605e2, 0xc819c385, 0x9e9f9104, + 0x8d5bcbf2, 0xe4fdf73b, 0x0643276f, 0x790eacaa, 0x13a90024, 0x3f1f28f3, 0xd8bd6ef8, 0xd8f910d2, 0x00c6be15, + 0xe06016f5, 0xaa221402, 0xa029ff77, 0x7817ba1a, 0xf9ed2c16, 0xe0971174, 0x3e7e3b5c, 0x60cdf284, 0xef759e55, + 0x4020458b, 0x182d9540, 0x85a32cab, 0x7be4e579, 0x1ea122b0, 0xd350c4b4, 0x8d44340b, 0xed086e64, 0xd411bff3, + 0xc08503e4, 0x032a0396, 0xd221159c, 0x6f7d68ed, 0x895a623a, 0x0909a5bb, 0xbee06f06, 0xb690e2fc, 0xdbd5cebc, + 0x265deef0, 0x6f2bf00f, 0xacef4f16, 0x09f65401, 0x1aadd1d7, 0x53ae0c18, 0xde0b4424, 0x936b315e, 0x712cb052, + 0xef49abac, 0xa3f4b791, 0xadbf41e5, 0xfaa53a83, 0x15f0595d, 0xd9e2cbb5, 0x6db0d781, 0x08a045f5, 0x34d4343f, + 0xe01bb483, 0x4a069213, 0xf5fbc43e, 0x23769f5e, 0xb305d49f, 0x4afef682, 0x3e557f40, 0xc8f8b987, 0xbe8d4db9, + 0x39704de6, 0x08cacb6d, 0x97c3c23a, 0xfab89da9, 0xe5dffd65, 0x5d11ab26, 0x5985d8b0, 0x8b6f15cd, 0x3731a369, + 0x9e616045, 0xbb07df01, 0x7d63bf86, 0xe457c930, 0x8f322cf0, 0xad0245b8, 0x5ff2b4dd, 0xc61bbdfd, 0x6242de03, + 0xe5b42446, 0xe03362fa, 0x7847fb04, 0x5afb1e6d, 0x0a072803, 0x0d48fc22, 0xa63c500f, 0x6fb7c6c8, 0x539ac025, + 0x55bdd19f, 0xb9b74278, 0x2e29de06, 0x9e71e2c2, 0x3619ca29, 0x8590bc96, 0xa7de08fe, 0x2b6f54cb, 0x34504373, + 0xe5ac41d7, 0x764b6ea5, 0x0418a0dd, 0x886cfe9a, 0xad5e90c5, 0xa87ae68a, 0xfaea2295, 0x70bda1ae, 0x24b9d102, + 0xa05d8bfc, 0x67c23eca, 0x1f9aee2e, 0xb6360e7f, 0x2676e750, 0x62fc7ced, 0xed7e3ed7, 0x61b5e969, 0xa6643ef2, + 0x13f78cec, 0x55d5c9e3, 0x7d0e1837, 0xd73509ce, 0x9ef54531, 0x53c616e0, 0x8debd429, 0x2de3ea22, 0xc498e68e, + 0x7287080e, 0x9aeac5da, 0x6edd1a1e, 0x1d6ec11b, 0x6314a901, 0xaaa84229, 0xb134b896, 0xc9d9f8d9, 0x8ff53af4, + 0xc8bc481b, 0x13ec8911, 0x4236d4eb, 0x975e841d, 0x531f9933, 0xad8706a6, 0x219544fb, 0x1c8dee20, 0x933c2bab, + 0x181b672e, 0xf9720f21, 0xbbe02e5b, 0xf28d5c07, 0x75c60f36, 0x756f764b, 0xb3c19956, 0xa48053d2, 0x14c8d0a9, + 0x3f541528, 0xe08a771e, 0xaa208bd3, 0x48aafb11, 0xb5a34887, 0xed4968af, 0xaf4a2979, 0x6d12f3d2, 0x7bf15781, + 0x3d861eb2, 0xc8d093b5, 0xd4af20f4, 0x8f8bec35, 0x61b78976, 0x6bd7c5e8, 0x1ecf4478, 0x89f76893, 0xdd7fc4f6, + 0x9575c902, 0x353cbd32, 0x122f2f2c, 0x12799078, 0xe115b5b6, 0x300ba238, 0x9641654f, 0x269c8c41, 0x1ba8dfaf, + 0xb58b6115, 0xccf81b09, 0xc484018e, 0x53e7f876, 0x33cb516d, 0xa598cd85, 0x96ff6cef, 0x6a01be51, 0x7e6da28e, + 0xec588f84, 0x50a23131, 0x4705dbea, 0xe4130e37, 0x844f43c1, 0x94a5d756, 0xb28a947b, 0x46b9b710, 0x812b8c04, + 0x08665e95, 0x0bbe6687, 0x3f5db4a7, 0x0d9d6564, 0xb2cd24fe, 0x435c572e, 0x738a8784, 0x734885a8, 0x7ea18bd1, + 0x76536b62, 0xf0b48e79, 0x60e8a486, 0x3a97dac8, 0xc8115663, 0x549d5228, 0x93664af2, 0x4170d3a6, 0x51cc64a3, + 0x47e50f43, 0xfd089994, 0xa7bf3669, 0x27c86218, 0xa2247c34, 0xcb0d4c98, 0xb942ea24, 0x7dafaf03, 0x39c8b291, + 0xa4dae21e, 0xeaff9c6c, 0x9fbe9c1e, 0x5beed636, 0x458721c7, 0x7897d79a, 0x8997ede2, 0x23408af9, 0xa16a6a89, + 0xf0d8d1fc, 0x88e265c8, 0xac9199f1, 0x51a39e4b, 0xe4445e46, 0xec2efde1, 0xd7d72398, 0xed2268b9, 0xbf073032, + 0xb7a5df43, 0x2bfcd0cb, 0x9b0125be, 0x71f9f9c9, 0xcc8182f9, 0xc8df86f3, 0x602761aa, 0x90657a06, 0x6ebd28ae, + 0xafaf29c9, 0xe34694ba, 0x61b2e8c5, 0xce4e7924, 0x657e0afd, 0x763e45fc, 0xc919161d, 0x7901c017, 0x9c411a6e, + 0x4f992658, 0x8dbac46a, 0x6aeec55e, 0x890995f8, 0x6dbf896e, 0xef063d70, 0x6e43a93e, 0x463ccd4b, 0x930b8bf5, + 0xbd0c9edb, 0x1a4f00f2, 0xdad07157, 0x4a53d6f2, 0x4507bdeb, 0x1d66ae55, 0x65cd467d, 0x4457ea6c, 0x7b63a40d, + 0xcc988b9a, 0xc92f1255, 0xb3620de4, 0x20af699c, 0x2d57af04, 0xb8cebe99, 0xca3386c4, 0xcb7064af, 0x250f7d6d, + 0x89daab04, 0x1fd4df63, 0x03cc955a, 0xe7b65b0b, 0x9f308231, 0xfdee35d5, 0x67952ae1, 0xef57ba35, 0x26debae3, + 0x278a27c4, 0xaedad107, 0x029afec4, 0x06be2547, 0x03ccdd16, 0x4ae9edf4, 0x164dc66d, 0x72808858, 0x8266b490, + 0x6371d8da, 0xbbba9710, 0x3a2f8a5e, 0xb7226451, 0xec0e3241, 0x0c013c22, 0xb7635ba2, 0xdb206d85, 0x939de79f, + 0x7b6dd4c8, 0xda7ff402, 0x1a13e32d, 0x304084dc, 0x23b85ad0, 0x2c06c157, 0x1687aca6, 0x865b43ed, 0x7861b813, + 0xb846e388, 0x4ad13c16, 0xb35e3b7e, 0x932870f0, 0xcf4d8779, 0x9bbec694, 0x9544d55b, 0x32d4cfff, 0x151ead2b, + 0x81f3ddf6, 0x4b2f74df, 0xcced2f0a, 0x3ae10a3f, 0x24172442, 0x64b7d114, 0x3ec4d54e, 0xc5e4755f, 0x439b8713, + 0xeb061e09, 0x7a125e49, 0x5df86019, 0x8ff08119, 0x8ebed408, 0x14ff71aa, 0x5424b7b5, 0xa7b754a5, 0x7036b5bd, + 0x75762122, 0x7f42117e, 0x2615c731, 0x4312c4bb, 0xdecee840, 0xedb3e8c9, 0xc3002ec4, 0xac55da69, 0xbd0cf99e, + 0x3e6601cb, 0x47a1a5a2, 0x3576086c, 0x8c625563, 0x06f203b1, 0x314c44c5, 0x9376844d, 0xa30e3fc8, 0xb7607bb6, + 0x2770d2f0, 0x2ed305f8, 0x9c508944, 0x2d28428b, 0xf5791986, 0x0bea0854, 0xe87682a7, 0x8dcdd57b, 0x3c5f7f62, + 0xe2c34ed9, 0x88b943bd, 0x3c526f89, 0xe0a81f06, 0xee7ea8e1, 0x92cfbd53, 0x95106aa8, 0x8d90cd5b, 0x1ba728f1, + 0x9bc67c35, 0x2899f904, 0xa6c6e5e1, 0x226bc9c3, 0x65abe7b1, 0xdce035f6, 0xd2b61238, 0x02e6e2cf, 0x54c12fec, + 0xc161dbf5, 0x859f2828, 0x8c5b9e79, 0xa5df359d, 0xef3f1b55, 0xf8d268d0, 0x7d95c48a, 0xb830f34a, 0xccac243b, + 0x077e7db4, 0x7337f267, 0xffad979b, 0xcf02dbb1, 0x47df9fcd, 0x7463edc0, 0x1709b4a4, 0x133ae09e, 0x18814e26, + 0xda936a79, 0x1c8ebcf2, 0x62817a87, 0xcddbaab2, 0x9bda2a82, 0xbfb6cd6e, 0x9fa115e6, 0x962464f9, 0xeab20517, + 0x9afbcac0, 0x9a3a3d63, 0xfc4353c6, 0x146c20e4, 0x8c077d7d, 0xda9010c3, 0xd0c019d5, 0x90389132, 0xd302a79c, + 0x9cd86849, 0x7c1dcb97, 0xa3c7f285, 0xc08b956d, 0x071dae19, 0x98c219da, 0x8f390315, 0xb646c1fc, 0x868b6c62, + 0x55ac5af1, 0x7cf83310, 0xd20483db, 0x96d87f7b, 0x1fce67a7, 0x1c1a1047, 0xd88e0c66, 0xbd1c41a0, 0x52f19184, + 0xcc52d74c, 0xbaaad1b7, 0x3b6a80b9, 0x8d9e2df3, 0x430b51d0, 0xcc687781, 0xc5ca82e5, 0xa42c7fc6, 0xc2f54339, + 0x28290fc9, 0x8d336d6e, 0xb6d9870c, 0xe855c5e3, 0xb9833e86, 0xf2b92f79, 0xf6471c7a, 0x33d180c4, 0x0905c92e, + 0xb2717f66, 0x3ef96242, 0xe260069e, 0xc8dcaca2, 0x8d93c38a, 0x065984d1, 0x8d4b8cd2, 0x71796a14, 0xa0a27951, + 0xb75c9090, 0xdf711621, 0xe35f81fa, 0xd2b3e4fa, 0x3a0c98e3, 0x0137e6ee, 0x62b63d61, 0xc45ac451, 0x3e477607, + 0xf1aedf18, 0x71141b4b, 0x9a3423c2, 0x0d12214b, 0xf20b8ea7, 0x5c3acde1, 0x912d82b8, 0xcf25a406, 0xfed72e8f, + 0xdf34f620, 0x3bb37f5e, 0xc0d4c85f, 0x22da59d9, 0xed835c03, 0x2215e8ba, 0x4269e829, 0x734232b0, 0xd812550d, + 0xe5fdef06, 0x3adc21a2, 0x03061a83, 0xe0d6b05f, 0x6a50fa60, 0x44aebdca, 0x6a90c92e, 0xea62fbef, 0xa5a19b7e, + 0x53b661d2, 0x2b72b7d5, 0x33217196, 0x76836928, 0x7be63aa0, 0x0f32c773, 0xc868ba8c, 0x02f3820d, 0x8e597e57, + 0x3176f661, 0x9cf5da78, 0xacc37217, 0x1ee68b5c, 0xab67e331, 0xcaa6630b, 0xf0370aac, 0xe91fc5cb, 0x310772de, + 0x631a911c, 0xa8edcaf1, 0xbdfdca5b, 0xe1b183d0, 0x522cdb46, 0xba6f3bca, 0x43d88a3a, 0xae8c81ad, 0x9e747a46, + 0x8d7a6c19, 0x90b234be, 0x62d34c63, 0x46c5166a, 0x39e2f1f8, 0xef97420c, 0xa6ebb2dd, 0x9288a17c, 0xb72f690f, + 0x4e841141, 0xc1445f84, 0x4b9a5daf, 0x2fd649cc, 0x66cf10ec, 0x995d5f95, 0x8c432bca, 0xcb0f1e0f, 0x99f04a1b, + 0x5cf2a0d0, 0x6993d144, 0x661f1e8f, 0x00e76b6a, 0x5dc38c0f, 0x7a17eb6d, 0x1998abeb, 0xd390a265, 0x101fe557, + 0xc371a6f9, 0x1e709856, 0xffabf7fe, 0xa3a9973f, 0x9c2ff899, 0xd8fcbc58, 0x79f04a2c, 0x2d54529f, 0xd5bc8517, + 0x0aa0a55f, 0x81bc1318, 0xf4e78334, 0xdc842b6e, 0x481c2b2d, 0x3cbea61c, 0xc4f8a9e8, 0x7dcabc71, 0x2e0e55d9, + 0xe573c5b4, 0xe1497518, 0x0dc84dcc, 0xe4f638f5, 0x36daa4ec, 0x744f9ff2, 0x50399ac8, 0xe662c96b, 0x0d4277e6, + 0xb0aa3558, 0x946ac393, 0xe17956b9, 0xecae1d0c, 0x391bea36, 0xe4c13366, 0xe348641a, 0x8daca675, 0x8e332d8e, + 0xd4bd9f85, 0xeaa71224, 0x8a3900ff, 0x30c61fe0, 0x4895d297, 0x27affdca, 0xc20c585a, 0x4303af42, 0x927acc3b, + 0x67376595, 0xa084f3be, 0x012907c4, 0x6f9a6af7, 0xc6633020, 0x1e2bc30b, 0xa63a1196, 0x42fd5522, 0xae73ff91, + 0x8755dbef, 0x4d8ac1dd, 0xf597c119, 0x27dfc56a, 0x0fb9fd18, 0xbac68ef1, 0xd6afed34, 0xa1b3cd74, 0x6fb33ab0, + 0x5c72454b, 0x5b8405b7, 0xafbcd4ec, 0x3a2e13b5, 0xa62a1f85, 0x98364004, 0x42924ed2, 0x5d7408f3, 0x772904c1, + 0x6fbcd820, 0xc3e94414, 0x1bdef62e, 0x6b245e4d, 0xfd559621, 0x3bbbdfa5, 0xaa256463, 0x6647ad25, 0x32486223, + 0x2ca43110, 0x3c42f050, 0x47bbcf2c, 0xb57b58cf, 0xed935219, 0x938ce832, 0x6eceb9ed, 0xecab65fc, 0x97089e33, + 0xd969c2d0, 0x50a6e5c6, 0xb1a71397, 0x8dd5c98c, 0xd7e52947, 0xa11fb664, 0x99970615, 0xfd2bee29, 0xf7a61839, + 0x46499e62, 0xa4399d84, 0x0b381a1f, 0xba020db1, 0x3c785925, 0xfaf8c847, 0x541c0e12, 0x805d14e2, 0xe1850c30, + 0xe08f66bd, 0x8ce1bd61, 0x6cad310c, 0x682fcc5c, 0x085cc6f6, 0xaaae460b, 0x2c514000, 0x59d01f17, 0x2ac9a26c, + 0x5a55aa76, 0x4f4733ef, 0x47fef406, 0x41aee863, 0xe75f6460, 0xb5a56e9f, 0x8f4053cb, 0x9ad2c925, 0x98ac87b9, + 0xf0515544, 0x6a9dcc32, 0x7586c933, 0x78211f03, 0xd1a314f4, 0x502a63c1, 0xbec4c465, 0xba90179f, 0xada6268b, + 0x609c949c, 0x6c8a3427, 0xef0e1720, 0x41083b9b, 0x8f3da87a, 0x32154fd2, 0x0f1b1377, 0xce945662, 0x1a5406ef, + 0xcc26381f, 0x174371fe, 0x3d3dd5d6, 0x53ca96e9, 0xc5c50797, 0xd3b387f3, 0xe3d743dc, 0xce7ceb6d, 0x08c27668, + 0x04879d01, 0x460ae430, 0xb8cba93f, 0x3ec26cf3, 0x93c36450, 0x3e72f2c6, 0x71d57414, 0x21997e1b, 0xa08e2d17, + 0xcb4a439e, 0x3c705d2d, 0x3decb54a, 0x0374c52f, 0xbd2843d0, 0x2f176563, 0xce9069c2, 0x38399d82, 0x322adbd6, + 0x69d4b869, 0x29e62ca4, 0x7e7546f2, 0x55d9e41a, 0x9a19b073, 0x9395d32d, 0xaa711c2d, 0xfeee413e, 0xeaa8837f, + 0xa2a5f124, 0x76f65a42, 0x8f408ecf, 0x4ee995a0, 0xd50e0c2b, 0xb5d1912c, 0xa7546e5b, 0x68a35392, 0x590892ce, + 0xe7366e53, 0x8bbe0891, 0x98ef078d, 0x13d0d191, 0x65beb278, 0xf3670a91, 0x2c79024e, 0x136d4540, 0xf8245491, + 0xb948f4ba, 0x30f899e9, 0x5728c3e7, 0x7ef7d995, 0x30f77053, 0x0558febc, 0x242508fe, 0x99cf48fd, 0x66eaa7c7, + 0xedfa9de6, 0x7e0f5c18, 0x5d771121, 0xf5b82db7, 0xa0e429d7, 0x70cd4549, 0x0f3cbef2, 0x69bf8f0d, 0xf47dbf57, + 0x0ca3b928, 0xdc560291, 0xf93603c0, 0x93c6efc3, 0xa160327b, 0x500a3212, 0xca026269, 0x2baf86d7, 0x57373a10, + 0x43347c1a, 0xcc8f56ff, 0xf25f5b6b, 0x8593adae, 0x66dc339d, 0xc774fb14, 0xe5adced6, 0x287bda99, 0x0daaca38, + 0xe68cabe0, 0x379669af, 0x7d7e3878, 0x644a6fd8, 0x30d4c6d3, 0x0330d2a7, 0x60d6389c, 0xabaa502f, 0xa9a9a9e6, + 0x332d8753, 0x9d1eca94, 0xae9193f4, 0xde8cb580, 0x8908e402, 0xe51ffb64, 0x999c63b3, 0xfd617497, 0x05d4adb8, + 0xf9e9031f, 0x0f96d9b1, 0x1efedd55, 0x3539e07d, 0x02ca7918, 0x70bf53af, 0x55c1ea4a, 0xebbd6c23, 0xb0e7c56c, + 0x02407354, 0xd59fae07, 0x9a0e7707, 0x9faee3a4, 0xa9a04740, 0x398df47b, 0x458b95d6, 0xba7d39c7, 0x69b21e3d, + 0x7bd6b6a1, 0xba9ed5c1, 0x3de36cf2, 0x270da498, 0x362c08fc, 0x5e93cb4b, 0x1b874657, 0x54af067d, 0x80cf8b84, + 0x07b3f079, 0x8b78f266, 0x8060fb46, 0xd7138fc1, 0x3dcb1225, 0x74276fe1, 0x35c7ee86, 0x48a58acf, 0x9d4b83ce, + 0x95a15bfd, 0x0d70463d, 0x8daf6d69, 0xaccf4cb0, 0xac6524d4, 0xf01d5696, 0xfef5ad3b, 0x67b3f590, 0x527ca541, + 0xd7154d88, 0xb317fda7, 0x144e5da6, 0xeb9d8888, 0x0b87d22d, 0xa5a25056, 0x550f41e1, 0x13f14b96, 0xdadfd378, + 0xb461c309, 0xce54ef09, 0x628bdf09, 0x1a9fce69, 0x0e31aeb2, 0xa8e6ddd5, 0x9dffea7b, 0x67f2503d, 0xf0998fd3, + 0x53334557, 0x766875ad, 0xf6c524f3, 0x100418c6, 0x80c9fec8, 0xb89acab6, 0x6dd3b788, 0x63e733c5, 0x3873c22f, + 0xa9e3453a, 0x2593fb95, 0x35434968, 0x078da9a4, 0x777320c1, 0xa8f666d8, 0x89cdf324, 0xa0ff45e0, 0x5f2ff9cf, + 0x1669d4e0, 0xaac4d8f8, 0xf9c4427d, 0x925bb311, 0xd125e6db, 0x61077e1b, 0xce1a8041, 0xf42b2418, 0x19819557, + 0x67ca9f2e, 0xdc7efcee, 0x5fafee2b, 0x30e38299, 0x68b11bc4, 0xc87c629a, 0x7cfa493d, 0x2f92c9b8, 0x41874919, + 0x3c5daf5a, 0x321ae89e, 0x35ffd898, 0x5737a9d1, 0xb7e5a503, 0x584a71f3, 0x00f5efe4, 0x7a6856c5, 0x243a8b26, + 0x7e38efe7, 0x8f4cd2c8, 0x5d5c4dc0, 0x49eb0096, 0x717d2e06, 0x0f94759c, 0xc76b5fcb, 0x5e87c011, 0x65b39b41, + 0xbbe46cee, 0x10e6bd8e, 0x36cc3c7c, 0x0edf2409, 0xdfc45c97, 0x7f864545, 0x83531e05, 0x9dcda3d5, 0xfd139fb9, + 0xdba826de, 0xff22c1a3, 0x19037270, 0x3992d5d2, 0x88d0f8bf, 0xdb122b56, 0x0b3dfbfa, 0xc4f12a82, 0x6ab6213d, + 0xdcc4a566, 0x53211da4, 0x8d77d985, 0xd22fab5e, 0x0f795422, 0x3b23a060, 0xebb827f8, 0xb7741643, 0x69b44698, + 0x61ac5fa1, 0x63fc078f, 0xcda4ef6e, 0x6e36ec63, 0x5d978c8c, 0xc5b4aebf, 0xc978b1b0, 0x5b324351, 0x77c96f8e, + 0x890f275e, 0x3bfc5cd8, 0xf34b64df, 0x79e4e6df, 0xc515c0e6, 0xd3f87c5b, 0xadbd2a2c, 0xfca4f093, 0xba468fd8, + 0x793049f2, 0x0b2b3f36, 0x55e5064a, 0x5e6d414e, 0x571258e9, 0x2e8c19ba, 0xeccae93f, 0x70c7da5a, 0x323c636e, + 0xa392dc4c, 0xe1502de0, 0xa659424e, 0x075f3a8c, 0x079bfbab, 0xd139f9ee, 0xc9a3f3a4, 0x3ef73e49, 0x65f8882a, + 0x5c11b2e9, 0xd3c4a12c, 0x7182b037, 0xa9b045db, 0xf3d41e88, 0xfd646014, 0xce405494, 0x14a1c02c, 0x57f9706e, + 0xfe4cdd78, 0xdb1a56df, 0x8ba2dad3, 0xf87a02c3, 0xf1602e0d, 0xa6da06bf, 0x68b73af0, 0x07edfea1, 0x54ac362e, + 0x0b7fa743, 0x201bc12f, 0xa0ef68fe, 0xffd595fb, 0xc39a7b80, 0xe92dc372, 0xca2f3014, 0xce25d36a, 0x3bee1fad, + 0x433b899e, 0xbd03c34c, 0xaa20d8b8, 0xfa3cc39a, 0xaa186323, 0x045e2540, 0x8d51a03c, 0x89f1ebed, 0x926f12dc, + 0x6af80481, 0x2e5d4106, 0xda3cd6ac, 0x35aa0c22, 0xa2a9cd33, 0xbfb9f59d, 0xe5be7a26, 0xa89f9b56, 0xdb7d24c2, + 0x08e72259, 0xb8b587b4, 0x009952f1, 0x0c84cc70, 0x7543c48f, 0x005db3ac, 0x05bc0456, 0x5936869e, 0x6480184c, + 0x4294cffd, 0x6a13da09, 0xd0eac4a4, 0x472019c0, 0x1494d5c2, 0x6dfac15d, 0x77fb0907, 0x33ce55bf, 0x71bacd0d, + 0xcefd40ee, 0x5ae526fa, 0x7e41274c, 0x4bc718a7, 0x081247a9, 0xe6d4c22b, 0xa71410ec, 0x58b5060b, 0xc634d6ec, + 0x3415cdcf, 0x03d92ee6, 0xf8232ba0, 0xd7103111, 0x64521d81, 0xf211fe73, 0x59eddb7f, 0xba6c9a2b, 0x96745125, + 0x77f0e1e8, 0xea9511bd, 0x92cc0877, 0x81b9f02b, 0xc773ce5a, 0xde35c3ca, 0x312875c3, 0x4a644e84, 0x252a2ec9, + 0x8c68f47b, 0x01458907, 0xece5b212, 0x734c0e70, 0x58d790dd, 0xfee2af0c, 0xb83b5f7f, 0x5686bc3b, 0xa7cc4bc7, + 0xbb1d7b0a, 0x958443d6, 0x6640f243, 0x62199cff, 0x85675fba, 0xb7f57540, 0x71e34984, 0x0070d744, 0xc02eddd6, + 0x3801294e, 0x56f82390, 0xcf79ccce, 0xba804b2c, 0x67d04ffa, 0x4d0803ac, 0xc242923b, 0xd5b9ce87, 0x189f92ff, + 0xea7c501e, 0xe9424eac, 0x032aac5a, 0xf7e28b79, 0x2bcf9320, 0x41c117d3, 0xc9c5af5b, 0x611e333c, 0x58577ce9, + 0xed7ffd48, 0x65932ee0, 0xea38375b, 0xb62524cb, 0xa25b2a9e, 0xbcbcb236, 0x2829739f, 0xa726279b, 0x3a2a7cbb, + 0xf1f88c4a, 0x56a64009, 0x7ff05aad, 0xc5abfdbf, 0xf3077f31, 0x897a4f06, 0xe92cb0b6, 0x42e9c786, 0x87e24ce9, + 0xb5543f1d, 0xbd252e8e, 0xb73517e3, 0x27b5dda4, 0xd117e2c8, 0x97a5c47a, 0xf7067bb8, 0x5aa55e69, 0xa7a78e9b, + 0x79be586b, 0x44eb3feb, 0xf3d241d5, 0x1c8d504a, 0x01517b07, 0xfe7bb97d, 0xf52d07de, 0x05bda0c8, 0xbd598dd4, + 0xf03f8006, 0x8c190fc3, 0x008f5d78, 0x2ec70ff0, 0x19654336, 0x61be7850, 0xe2468138, 0xba64722f, 0x8d2b10c8, + 0xe350a236, 0x283bffc5, 0x4f1aed79, 0x5a1beab9, 0x30befbbd, 0x76f3e0a9, 0xd61534d7, 0xcbe36646, 0xb18133de, + 0x98f9c740, 0x430faf4a, 0xfbb70b73, 0x22e48a81, 0x43e6b117, 0x25c243ec, 0x9bbcc190, 0x301a5d67, 0x31d9b732, + 0x01085dd0, 0xca552431, 0xeb4ecf90, 0xef6d2902, 0x63a0950c, 0x6ffdda48, 0x7ae9ba90, 0xa2cd32dd, 0x145cd7cf, + 0xc3890c9a, 0x90bce844, 0xd94e2c3b, 0x533b0551, 0x9884ca03, 0x9e13bff7, 0xc6714b8b, 0x27ed409a, 0x79525871, + 0x42fbdac1, 0xafeaa2c7, 0xe18b6932, 0x4f7d1848, 0x43b37157, 0x5d8af7b2, 0x12540d78, 0x42580dbb, 0x241fd38a, + 0xa7eb52be, 0x0ea95b6d, 0x180a1d48, 0xf1f71cd6, 0xa39eae8e, 0x3da412be, 0x399453f7, 0x7da7769c, 0x4fc32641, + 0xd0b72ece, 0x2a979f87, 0x183878fa, 0x9346bd51, 0x73c836cb, 0xa2817a46, 0xcb380df6, 0x6b37c4c4, 0x2c1e645d, + 0xd800a51f, 0xbabad700, 0xd0c7ef72, 0xba62c9d9, 0xb4def6f9, 0x596bbb6d, 0xeb95046a, 0x330ddf2a, 0x44cff86e, + 0x2b8a527f, 0x34414075, 0xc5770753, 0x04bf64ac, 0x27295346, 0xa493d709, 0x17cc179a, 0x9d25b924, 0x9862b7f3, + 0x503449e3, 0xe9363f9a, 0x44ca2b63, 0xc7578ccf, 0x64a27ac5, 0x84bd8fc5, 0x7d44f1cf, 0xe15e48fd, 0xc5b36a9e, + 0x4875d366, 0xb1633ead, 0x8111fc14, 0x7aacd415, 0x74b9af32, 0x1d011f48, 0x829e131d, 0xcb782946, 0xb71876b6, + 0x0b3659ce, 0xc59140db, 0x5b746547, 0xe4b6b46d, 0x01951b9f, 0xde2c23e4, 0xf6cb80fa, 0x424e7298, 0x66fee481, + 0x20cd804e, 0x86f9b360, 0x14099e53, 0x5081dc5b, 0x70b0bd0d, 0x5c1401c7, 0x6dc8868a, 0xd14e87ec, 0x6127347e, + 0xfe3bc4d8, 0x6bef8539, 0x7c3194c3, 0x223c894f, 0x6714f56a, 0x96ec4886, 0xc5acd0c0, 0xb2c96584, 0x343d7fa6, + 0x6ba99556, 0xcbb48bf2, 0xfc2c3485, 0x80800778, 0xeba7b9d3, 0x3a30afde, 0x465fa90e, 0x6714944a, 0x76baacdf, + 0x02db6595, 0x2fe3547f, 0x3729e399, 0x74ad8d35, 0xe3a4a4e0, 0xf7bd8637, 0x94186302, 0xcef60cd1, 0xd8b7726e, + 0xfad26c8f, 0x3902e352, 0x8ea8871e, 0xc36025cb, 0xf184381e, 0x52dc7ce1, 0xa38666f1, 0x505d087e, 0x603df3ca, + 0x2bdb04e7, 0x8b893469, 0xbe782803, 0x932ebe4b, 0x36522dab, 0xc4aa2ec9, 0x52b8a65d, 0x4c30f589, 0xac7a822b, + 0x40f2088e, 0x1cb45840, 0xe5ca6ceb, 0xf48505eb, 0x945a3b66, 0x3f1d898a, 0xa04c1ed2, 0xc0273a53, 0x30412cb8, + 0x3d859e0f, 0xc226c7b0, 0x4311c779, 0xc33fc307, 0x6aaca797, 0x2df26dfc, 0xb4f11d81, 0xd350dab7, 0x6557c420, + 0x408cf507, 0x5a7a947b, 0x25c74896, 0x7c1df36e, 0x5984d0ee, 0xe536f4f4, 0x13eb0805, 0xa3a615e4, 0xdb411d92, + 0x8c4f5240, 0xb3fb0835, 0x81889744, 0x8b9d9def, 0xbf97acf7, 0xf493f3bd, 0xeb436ad7, 0x52e2d93f, 0x6d5dc7d2, + 0xc1d3136b, 0x3e239a15, 0x82b8c9f2, 0xee96fbd6, 0xc8a28b6a, 0x8ae80e6a, 0x481440ad, 0xa72e2ce6, 0x3c9b9a42, + 0xaa4e92a0, 0x7f5881d7, 0x59921f42, 0x88054d10, 0x2d22f63a, 0x6cf2fc6e, 0x3f289a63, 0x23e3c778, 0xa55309b9, + 0x7e1e80b7, 0xc14f8a9d, 0x6b93b377, 0x42102ef0, 0xe11ab68a, 0x4f5a44bc, 0xc0d303d2, 0x32c34126, 0x82e6f213, + 0x6ea3864a, 0x595c7a93, 0x9e6bed13, 0x87a7edc6, 0xa1a4c120, 0xcbf5e0f6, 0x14c6200d, 0x1bc1adec, 0xe3892e40, + 0x1e33ef6d, 0xe0b68e6f, 0x7d59c3a5, 0x42427f62, 0xa008c84e, 0x7e98291b, 0x4af91dc3, 0x73646ce8, 0x5eba2140, + 0xa9492bae, 0x8c977ffd, 0x45d2675f, 0x557bd37a, 0x2fcef0e9, 0xfb2a6782, 0x46ab030f, 0x609e9951, 0xc94ab1ec, + 0x303dc8d2, 0x02b26212, 0x68668e2c, 0xfadccb3d, 0xe697ec13, 0x587f1601, 0xdf797b6d, 0xf2f4b47e, 0xeb6f86f1, + 0xc8efaf00, 0xcb223019, 0xb2aa9844, 0xf715c5aa, 0x72370ce1, 0xbb739aa5, 0x590dcfd0, 0xd6ceb05f, 0xc35a02aa, + 0x60b742cc, 0xd47bb27d, 0x1dfac348, 0x68260cad, 0x38475e6f, 0xfd848892, 0x7d77d6d9, 0xe47d6217, 0x497765c3, + 0xdd9626ca, 0x98db9723, 0xe0a7bc61, 0x0a85edd3, 0xaf1cf078, 0xf583fdd1, 0x82a2332a, 0xc4cba90a, 0xcd39214c, + 0x725e7acb, 0xeb1f3e26, 0x8c4cf67d, 0x928b6b63, 0xd598001b, 0xc3f0a119, 0x58ad5da6, 0x75f463da, 0x588dfcee, + 0x295d78a2, 0xd7a2a6b5, 0x05f5a03c, 0xf79886a0, 0x76afdd47, 0x00a00138, 0xfe1774f5, 0xbc2fea14, 0x71480902, + 0x4f4fa2cb, 0x37983d13, 0x7f04fb43, 0x6f39745d, 0x23ee578b, 0x07dd1931, 0x64c5589d, 0xfeff2b8f, 0x09216836, + 0x420adb24, 0x0035d31e, 0x960df348, 0xf5f735ca, 0x4b12a919, 0xcd0040b7, 0xbdec818e, 0x2a271163, 0x5625fbb4, + 0xfedf55ca, 0x02110730, 0x58b8ea9b, 0x3bacbdc8, 0x1b16fb3a, 0x1857ce56, 0xf25f967f, 0x091accc4, 0xcd07de20, + 0x1a7ea4de, 0x609269bb, 0x7860286a, 0x6fb0e4e6, 0x7bbb4ebe, 0xdcd94aed, 0x88a9d6e4, 0x492127e8, 0x3117c592, + 0x8d0eba94, 0x46c6b2ae, 0x39510967, 0x9007f1e7, 0xb8a62f85, 0x01f438d6, 0x8090c0d2, 0x2bc62709, 0xbef651be, + 0x286a7d0f, 0xc09430b2, 0x8accaf11, 0xa9c37371, 0xb5949e5f, 0x0fcc3673, 0xc9380994, 0x0b4fbefb, 0x7d94b97f, + 0x7de2a330, 0xbf03ad13, 0xd74013a1, 0xc4f3b335, 0x1d52840d, 0x078f85fe, 0xa31e39ea, 0x5f3e907c, 0x60c8d9a7, + 0x1e277a26, 0x92602c70, 0x0b426392, 0x74d41e5d, 0x3627b418, 0x328d13b3, 0xb8432ed1, 0xe2d0806b, 0xeddaed1e, + 0x46a02c71, 0x29a321c5, 0x3cd7d6d3, 0x85eb09c9, 0x9a551c03, 0xc604c8a3, 0x6d7a8bb9, 0x83cf4754, 0x486339a8, + 0xb93b2323, 0xd98c5613, 0x9acbc531, 0xe66667bf, 0xbf54e54a, 0xdd75d492, 0x961e3775, 0xad9eafea, 0xd75dcd60, + 0xdd3f7db5, 0xf9a3b21b, 0xdec730b6, 0x0851f2d7, 0xd2e4fef7, 0x658504b5, 0xa6893bbf, 0x3bf3a5f5, 0xdf6e28fe, + 0xe16793b8, 0xe0bf5fa7, 0x57c8051c, 0xdc8c315f, 0x80d45439, 0x08a7a04f, 0x0122c8f4, 0xadde44af, 0x9aca2f84, + 0xa96af956, 0xf66aaa98, 0x87c82e86, 0xdc69b199, 0x5cee8cb5, 0xb2edb201, 0xff54fc91, 0xf3368031, 0xc0b39823, + 0x3c2675bd, 0xcf534c28, 0x44cdb9d6, 0xd892ea9b, 0x492724d7, 0x651ea225, 0xf9f72c77, 0x1daa5e90, 0x715408f7, + 0x2a69da36, 0x4a59619b, 0x01dcb4e0, 0x0601e096, 0x3488e54b, 0x75ee353d, 0x82b7ae78, 0xc47d12ee, 0x529d06f8, + 0x92d07f88, 0x7f471b6e, 0x3bbeab7a, 0x39807db2, 0x94824e9d, 0xc9e94219, 0x7a3168a8, 0xab4313bc, 0x9afb8e29, + 0x2e95885e, 0x5d9daf0b, 0x76e5018c, 0x19d96bd7, 0xf751a9af, 0x38f5a1f1, 0x85631108, 0x02b0ae01, 0x244a913a, + 0x4dc6c8d3, 0xaa8eef4f, 0xb44c077f, 0x824a1b79, 0xe35888ac, 0x7d86534d, 0xe52cf404, 0x6fdd7abe, 0xbee2d249, + 0x76299fe3, 0x35e3a244, 0x2383a89f, 0x46c4aff1, 0x09cad952, 0xe72dede0, 0x67e924d1, 0x223eb1be, 0x65d754d4, + 0xb0234f76, 0xe8a649d1, 0x55a8af30, 0xd2426b91, 0x8f97117d, 0x3d0173ef, 0xd84e4dc4, 0xb1b3dd05, 0x6fb4e710, + 0xad02ba62, 0x3ca1b057, 0x7018bbb3, 0xcf40c44d, 0xcbfb4410, 0x3ca5bbb5, 0xeee5651f, 0x0e161659, 0x0090cc4a, + 0xd351072f, 0xddad1cb8, 0xe8601d2e, 0xc05aa289, 0x5922ff92, 0xa6655b9b, 0x5fe4a1cd, 0x4aaeec06, 0x3131b354, + 0x41ae8051, 0x5e3eebda, 0x61bc03fc, 0xd42b009b, 0x6dde50c1, 0x678dd67b, 0x501627a0, 0x84921239, 0xd0d781d4, + 0x3ab98a50, 0xf29392a7, 0x5971cc93, 0xc6b5b8a4, 0xfb185003, 0x5b323513, 0x03196ec7, 0x45623f7d, 0x2b37ab87, + 0x2debf459, 0x2977860b, 0x46cbdb58, 0x5ce8cc8c, 0xaec790c8, 0x736f312e, 0x0a63aecf, 0x9e33da67, 0x3b9ff724, + 0x6f915be4, 0xcb734fce, 0xf1543239, 0xfd18d1b9, 0xf7162e81, 0xb3a90c76, 0xad917a9e, 0x1562501e, 0x5a9f9c5d, + 0x3104f1b7, 0x019cddbb, 0x8c287d17, 0xad617f99, 0xfa88b38e, 0x8b6c609d, 0x56c40754, 0xfa10401e, 0x85a69a6c, + 0x60392124, 0xc02ef463, 0x78c2416c, 0xa73f384c, 0x58dc6105, 0xf26a22d2, 0xb05b6619, 0x15cd1ff9, 0x03096d0e, + 0x3195c0ce, 0x89a0d56a, 0x4c4d269b, 0xdfc82745, 0x918b8495, 0xecc84bbe, 0x905d547c, 0xa2ed6362, 0xc2cee5ed, + 0x30216b6d, 0xd18e5124, 0xf4c6ab8b, 0xa9a327a5, 0xaca23b9e, 0x29fbd7ee, 0x175764da, 0x86efc26c, 0x825de26c, + 0x1c4fe78d, 0x283ce248, 0x4ac10c0c, 0x50bbf3fb, 0x029f6275, 0xe4fa99bf, 0x03e447f9, 0xb58fe8c4, 0xd3ff4b84, + 0x62ceb07a, 0x154821ec, 0x57acf840, 0x820ebc15, 0xdc3634b3, 0x5ded71c6, 0x50b7c917, 0xf45c8e44, 0xfa3d34f6, + 0xac3f72ec, 0x8cddaeba, 0x9fd76792, 0xe8f631cf, 0xec652ab1, 0x4f77b310, 0x8731f203, 0x9b1ca4d4, 0x66bc06b6, + 0xd7bf2a9f, 0xe85e9a7a, 0x3c4b23d9, 0x500c633c, 0xae4c3699, 0xcf603f66, 0x5516d253, 0xce9cb03d, 0x4e4e94ad, + 0x9a6c97c8, 0xf64195a2, 0x4654bfaa, 0xfafcb9b6, 0x19d8950e, 0x5b1e76db, 0xbd65ed3c, 0x9a7c9495, 0x6ae08520, + 0xc5e76655, 0xb8283a1b, 0xa99506f4, 0x9bad69ac, 0x88bd2344, 0xec8462d7, 0x2138c82b, 0xe481c196, 0xfd3f41cf, + 0xe94bae66, 0x5bcb5b13, 0x2898f120, 0x53bfc982, 0x08f986e4, 0xae207148, 0xc22bfc08, 0x8a5020ce, 0x9b58ea3e, + 0x6f72422e, 0xbbe61f89, 0x858581f6, 0xc7b1c6e9, 0x469fb2a8, 0xb4610534, 0x9d58f6fe, 0x26bf4649, 0xf315de28, + 0xcec0f753, 0xeab9d8cb, 0x080fef72, 0x3aeaa30b, 0x66d795c5, 0x4bfdeef1, 0xfc91af88, 0x39416dfd, 0x5bbf1404, + 0x42a017df, 0x68ed4aab, 0xe62ab313, 0x9e9225ef, 0x43f8c595, 0x23287a84, 0xa2eb5953, 0xb8127b33, 0xe77a570a, + 0xa44386f7, 0x29d11f1e, 0x9c790194, 0x3b591abd, 0xca34f643, 0x6d19bba4, 0x375d77f1, 0x0b251032, 0x1b9cad58, + 0x07f75a65, 0xe350bde0, 0x330d51db, 0x9ac02a7a, 0x93850dc4, 0x1c4e38c4, 0x4df16ab4, 0x4d0539b4, 0xbcd073a7, + 0xdedb7462, 0x9a1735f2, 0x3a270ddf, 0x6e84f448, 0xd43ff76b, 0x6c223839, 0xc0146552, 0xc26d2da5, 0x391cd6b5, + 0x366b271f, 0x5c7f49fa, 0x1535d991, 0x7b99ed3f, 0x1268bf4a, 0x8feb08f2, 0xb3147781, 0x73eef8ec, 0x9a3baa11, + 0x471b3d3e, 0x28e15300, 0x2cd29643, 0x7869b033, 0x8ee2e423, 0xeba17e0d, 0x1147e107, 0x10cd31dd, 0xf62b8269, + 0x770ed913, 0x37c9e6bd, 0x71d5a928, 0x534e3ef1, 0xac6f4f8e, 0x12e4986c, 0x0e980054, 0xd82a7b68, 0xa8b65319, + 0x0d789d69, 0x04ee8210, 0x5240cec3, 0x44cdf9eb, 0x3e9be0fc, 0x5b4a29f9, 0x63feb3f8, 0x9cfb2a6d, 0x8511a2af, + 0xa70f0dda, 0x3874ca42, 0x8c1e33ec, 0x5c198862, 0x5d3d2126, 0xca76ab0f, 0x4bcf0901, 0x34634fed, 0x5f2f50d0, + 0x0a62a4c8, 0xfa3f8f9a, 0x6838c4fa, 0x45bcf291, 0x33420971, 0x3b19032f, 0x5a78ab1b, 0x8a2a2d9c, 0xf6e42092, + 0xe932953d, 0x21440e30, 0xc80d9ac9, 0xf4e21c8b, 0x2e304404, 0xb0d8a528, 0x502ec2e0, 0xae02393c, 0x1a7f6fd3, + 0x284f7eae, 0x472e20b4, 0x566fd29b, 0x266e4ffb, 0x094113e4, 0xf89aa4fb, 0x4831b50b, 0xb10d2943, 0xdaaef780, + 0xbc6bddac, 0xb10a66e1, 0x1b4323d0, 0x4709e2e1, 0xb1c94599, 0x7602fe88, 0x6828bd9f, 0x9fe233f5, 0xe500a509, + 0xa3d5179b, 0x6781be15, 0x198b1ac4, 0xbb8d607b, 0x59c3b2c9, 0x640974e5, 0x1bec4641, 0x57bfbe8a, 0xb8ee6496, + 0xa70dc9fd, 0x2d2ef7fe, 0xc8f33ebb, 0x7354232d, 0xb499006a, 0x4753f8cf, 0xbf47144a, 0x15b0f955, 0x08c4d36b, + 0x8f24c18d, 0x86c613b7, 0xee941bc9, 0xe5a4e391, 0x4c14ca0e, 0x5760ddf4, 0xb79cf32b, 0xd3815126, 0xe07e1924, + 0xd7d8b2f7, 0xa607b6b8, 0x8644e7bc, 0xa2df704e, 0x12ef3958, 0xc6fdab8b, 0xeae25855, 0xa19cd609, 0x514b1c09, + 0x51f9fd39, 0xbc71de26, 0xc7be4c41, 0x99a05417, 0xbe634f4a, 0x615edc1b, 0x89f5df75, 0xd933cc15, 0xeda34c06, + 0xf83f96b8, 0x3a28e253, 0xd4d65669, 0x599587c6, 0xdb59fc44, 0xf610a652, 0x5ca01eba, 0x12c68171, 0x504165ce, + 0x1034ca59, 0x69a94ef8, 0xe810b073, 0x3d832886, 0x516e34aa, 0xd729fa0a, 0xe22f63aa, 0xae8bcb90, 0xf4965962, + 0x1750148f, 0x649c4ff7, 0x4417a2ae, 0x574d8c5d, 0xee6368e4, 0x251f2f44, 0x77e9bb1d, 0x4801f2b1, 0x077c927c, + 0x77bda395, 0xb08a6b4c, 0x6c52e0ca, 0x60e769d9, 0xf619855e, 0x7c7652a6, 0xc47a2d6e, 0xf04f973a, 0x9f572aad, + 0xedc49347, 0x8eeea5fa, 0xcfc7b7d5, 0x18d29c3d, 0xfdfdf3c9, 0xd209381c, 0xddfc4ee5, 0x1585dfe1, 0x2859f52c, + 0xd70869fd, 0xd6d6a175, 0xdfe4dec4, 0x0a21b1b5, 0xcfae9b8d, 0x921eb7ad, 0xc9020997, 0x73b44e46, 0xa3bce24a, + 0x3bbbb9b8, 0x4ea918e2, 0x16288893, 0xec331eaa, 0x3ddeea11, 0x6b22a45a, 0x178f2200, 0x543fbbbb, 0x90c223ba, + 0xc167a255, 0x968b52c7, 0x237b45f4, 0x39c9679a, 0x12d07be7, 0xcff443f2, 0x3de08c70, 0xf9eb46bf, 0xecd3696f, + 0xccdd0312, 0x510fd99c, 0x7b075ce5, 0xf2d5972c, 0x13b1a565, 0x647f4407, 0x3dda1c52, 0x0db195b0, 0x2b2f8eff, + 0xfa137377, 0x6caedd85, 0x8fe097e1, 0x10ac8564, 0x72981d2a, 0x08801390, 0x0e3f1ef3, 0x7108f544, 0x6633d426, + 0xc4bd651b, 0x7d06da4d, 0xbc1d9a63, 0x90a067d5, 0x9a7df559, 0x1d0a11b7, 0x1e5da7f3, 0x29fc2c9b, 0xaf70f7dc, + 0xe41b41fd, 0xab9624c3, 0x5d75b435, 0x002621ae, 0x7a9b9919, 0xa33b4861, 0x27d3f2cc, 0x9dd5a907, 0x065640c3, + 0x07086a7c, 0x6ad3c7e8, 0xda61d0fd, 0x997065cc, 0x7ef2b121, 0xeb787574, 0x4d335fd6, 0x32924acd, 0x7a9b34e4, + 0xb141aab8, 0x142c608c, 0x6da52db7, 0x38f48141, 0x3e8c6aa0, 0xb8096c4f, 0x7b861d61, 0xa60fd6b3, 0xc64e4612, + 0x0df0efb5, 0x82a2098c, 0xf58f70cf, 0x090f9316, 0x7adc0c57, 0x89c80d7a, 0x98379e82, 0x07627449, 0xba249bde, + 0xe4071277, 0x335b6e37, 0x10197c05, 0x9806fcf3, 0xd419c50c, 0xa924d154, 0x686a0968, 0x1d4b2dce, 0x5f21ba32, + 0x22a288ce, 0xd46494a9, 0xcacd96f7, 0xd4fb0ef8, 0xb52990ff, 0x4328b4a4, 0xd53e43d5, 0xe17e01ab, 0x22c5f729, + 0xee0e806e, 0xaea91ce4, 0xc9368cf1, 0x3298a441, 0xada607d5, 0x0ce64ea4, 0xb039ee8a, 0xc624916d, 0xce3cb963, + 0x6a21afd7, 0x8bf96410, 0x4618d43b, 0x7def1c9e, 0xcbec3e7e, 0x2fd1e025, 0x87d93d6b, 0x0ff5f5d8, 0x7c21d0d1, + 0xf5ec1657, 0xf4c2190b, 0x2eb3b608, 0x08745f07, 0x6ebf3462, 0xe421705c, 0xe86372f3, 0x49adf1da, 0x5aecc162, + 0x671d0028, 0x1ebbda45, 0xd6d010cc, 0xf5395b97, 0x21df6419, 0x2d4b3d3a, 0x6ad03908, 0x81931219, 0xff65858c, + 0x8e78697d, 0xa9ff5ca6, 0xf2e609c5, 0xccf21be7, 0x83966dfd, 0x8a3cc868, 0x39233e2a, 0xc8902098, 0x69c98dca, + 0xe3ef8e7c, 0xa163b614, 0x14d2a62a, 0xc2c5c281, 0x6cc9b9d8, 0x1062064c, 0x6040cfcc, 0xf92fc8f3, 0xb802811e, + 0xdf2af1db, 0xe8e6f840, 0x1f4ca9cf, 0x6ba56df1, 0xd0ca8462, 0xe37139a6, 0x2fa37f0e, 0x522fb55f, 0xf73269ef, + 0x0a3d8ca8, 0xf16a0a01, 0x1802107c, 0xb4439056, 0x4b0a451d, 0x89ea2c4c, 0xa129618b, 0xceebbdb8, 0x4538462f, + 0x0f0245f3, 0xba48bd00, 0xc35b8aec, 0x87486b26, 0x046413a7, 0x82f0e45f, 0x030c82f6, 0xc8863f3b, 0x5e477d1d, + 0x9c146856, 0x13e2206d, 0x13bf11d4, 0x2be3908f, 0x7a4a1945, 0x1ac7ca96, 0x0c83535e, 0x7390f976, 0x2f2daefb, + 0xf0d7a92d, 0x9fb3f3c2, 0xe1c6de32, 0x834e151b, 0x69ae51f8, 0x4ced1563, 0xec6fb8a2, 0xff68a14c, 0xdc0bf8fb, + 0x01e1bd7b, 0xbc687394, 0x40c2f545, 0xe8af3002, 0xd37a3c35, 0xe7ab8da4, 0xd2096256, 0x838d60da, 0x5e44811f, + 0xe67a6484, 0x272eba23, 0x34568289, 0xe665c623, 0x28e32ebb, 0x380e31e2, 0xec66fa5f, 0x9326ce9d, 0x5d566645, + 0xe60c3eb5, 0x521e1756, 0x5480e735, 0x07b7f520, 0x344470f7, 0xbad01966, 0x435288a1, 0x1b8e3bd3, 0x840bfffc, + 0x06e4073f, 0x5ab23cde, 0xdb0482be, 0xf53e30d1, 0x51d5640e, 0xb5572dcb, 0xad565df8, 0xe60e26c9, 0x03368102, + 0x239bd1df, 0x80cff272, 0x9640352c, 0xa13d9d05, 0xf2e59975, 0x6eb89c1a, 0x081fc914, 0x5fd76af5, 0xb420cc67, + 0xd3941e78, 0x1ad61f76, 0x8fc02d0e, 0xece7be6e, 0x7e13393c, 0xeea6da04, 0xa4a3d76e, 0x3648ad17, 0x8aef288e, + 0xa1ce51e4, 0x64a93a93, 0xfd2f5089, 0x599bac3a, 0x8d3a0170, 0xf8b3cd30, 0x89ab7843, 0x1d3e5db8, 0x06cbb16a, + 0xd28952d2, 0xca284893, 0x8fd1a1e1, 0xecc8aa4d, 0x465de563, 0xd600c55c, 0x8c8b4b96, 0xfcae28e5, 0x7f91590b, + 0xd80818a5, 0xe7dde9c3, 0x32bda512, 0x0724f344, 0xbcb6b4d2, 0x07ec1b3e, 0xe9127652, 0x87906330, 0x90ca0901, + 0x9e794663, 0xecda4063, 0x4f3c615e, 0x8c3d1553, 0x9536e091, 0x27f6b3f0, 0xad0cfa5a, 0xa6ee2cff, 0x3dc86de8, + 0x5bee2390, 0x5bb0ac2d, 0xd4d7389b, 0x62cfd45b, 0x0f480e36, 0x65887c8b, 0x61d1bc58, 0x8a568dbd, 0x03ebb4e3, + 0xcbc03381, 0x71750ff3, 0x8b232b86, 0xad7d6105, 0x250170ba, 0x905e8dda, 0x7dd5cf15, 0xe21f34a7, 0xfc7332bb, + 0x98aa7898, 0x7b105575, 0xd42c5ba5, 0x0659a6a9, 0x1dd2d4a0, 0x327d0e0b, 0xee472cb0, 0xddd15781, 0x5e365ae5, + 0x6d692079, 0x7996669c, 0xfadd39ff, 0x4f60d4f3, 0xcf8ba304, 0x843552a2, 0x56835804, 0x1da22f3d, 0xbde1988d, + 0xdde9acb2, 0x984ee523, 0x95c333d1, 0x0d8aad64, 0xb60e8857, 0x1203591e, 0xc654b0f4, 0xb3c61edb, 0x34380acf, + 0x1c7f42cc, 0x5b73a780, 0x3086017e, 0xa0f0cb25, 0xc4c7ab26, 0x34961122, 0x41b7b3e3, 0x111e8141, 0xa2006aef, + 0xe09f29ac, 0x7d0d6d90, 0xd928b95b, 0x9b36ef99, 0xce837820, 0x990ea4dc, 0x04b4a83e, 0xed7a88a8, 0x159c901b, + 0x6ca12b76, 0xca9e521a, 0x3de6ed99, 0x7bdccb3b, 0x1bb77977, 0x804974be, 0xadf7537b, 0x3d0b297b, 0x4ce960f0, + 0xe3860943, 0xf1f3f4e7, 0x58ffad60, 0x92b0be9b, 0x35f5c369, 0xb4c1ec3d, 0xff1c0315, 0xf6c40009, 0x0b2cf6bd, + 0x401dd9b2, 0x267eff83, 0xdf9fc68a, 0xc091e597, 0x87b3cad8, 0x35a40acb, 0x9c3e8a73, 0x5d1db62d, 0x2dbefaa4, + 0xe643956f, 0x5a6f0a4e, 0x28e4a0e6, 0x96439f50, 0xadd45c15, 0x7214b9d6, 0x2260db9f, 0x9f76062a, 0x9c7c7cab, + 0x0392f69c, 0xdfaf7b6f, 0x7ef834ec, 0x0a23e59a, 0xa3cc1875, 0xe8ba40dd, 0xfbceeb6b, 0x68fd2cdb, 0x5b325dc5, + 0x5c5df314, 0x6d48191d, 0x2a04c3af, 0x31322dad, 0xbbcaa431, 0x5aeb4af7, 0xdfeceee9, 0xeff255fc, 0xfc97bd59, + 0x8575215c, 0x3f77c9d7, 0xcbf3eb42, 0xe59efdbb, 0x3e0ede30, 0x08123223, 0x346bc373, 0xc740a4ec, 0xe186cf46, + 0xfc7554bf, 0x341d0996, 0xf22fd6c3, 0x5ea34ad0, 0xca8d7068, 0x844e2ab6, 0xf737925a, 0xedd0de59, 0xd6cf3824, + 0xa43f9aef, 0xcc9bf9ca, 0x21cf67fc, 0xfc618fad, 0x3aba6a92, 0x5ed838a3, 0xd3c92112, 0x01b2d1a3, 0x2895eb06, + 0x19026be2, 0x106a090e, 0xcf1ebd90, 0xe80485d3, 0x89a067fa, 0x2b578f0f, 0xde28c5ad, 0x0772b060, 0xc328f323, + 0xfd1119a3, 0x5dbcde7b, 0xf985b367, 0xe854333c, 0x98fd9454, 0x759e019f, 0xaa4c36e0, 0x60522c2e, 0x21f6ac01, + 0x84d0e4eb, 0x64201905, 0x55d04812, 0x8179aadf, 0x052741f5, 0xfee75a6e, 0x788b005f, 0x1705dde7, 0x2e43d2db, + 0x9423f4a8, 0x9529ea71, 0xad9ff77b, 0x93eaa219, 0xc8098c3e, 0x849ef43f, 0x74a408cf, 0x24996054, 0xe5fd7518, + 0x10ff50ee, 0x99502cb8, 0x42f08ebe, 0xaefbb9fd, 0xd5502bf1, 0x17011e5c, 0x19490a6e, 0xbfcc1617, 0x967882fc, + 0x7dabc6ac, 0x4d43af6d, 0x7d35eb74, 0x57fc672e, 0xc42f4215, 0x5dec239d, 0x0b8c66a8, 0xe1c9084f, 0x7638acf8, + 0xd8339218, 0x4e3832ff, 0x7f0b5517, 0xd8463abd, 0xbcdee1ae, 0x58044907, 0xb1191896, 0x9253f687, 0x8ae80a55, + 0x1f0a4d00, 0x89fb5583, 0xfc2d0242, 0xe9f95f7e, 0xdcd27423, 0x77524c1e, 0xfb80aa91, 0x1cc95380, 0xcb1fa465, + 0x071ae0e6, 0xc3c8d053, 0x420a82f3, 0x5b5ac21a, 0xf77d1d1c, 0xb6dd3a1d, 0x59466a1d, 0x6cc8ba1a, 0xaa8593e0, + 0x3678e185, 0x459da03a, 0xc8108d53, 0x4d8bf6e8, 0xadbb18b5, 0xe4b5b90c, 0x5d07d1ad, 0x0abddd9a, 0xbb0cff69, + 0xb3d4cf08, 0xd3612384, 0x0c3afd9e, 0x0d0e4d39, 0xb78587d6, 0x8a4e1ca2, 0x84d21649, 0x573345ac, 0xb67c5819, + 0x928a1863, 0xaadf3d46, 0xc7d9ba22, 0xea4d7fdf, 0x1624307b, 0x00986db1, 0xeed8dbb8, 0xc2222ef2, 0x5a046246, + 0xc7b3eabd, 0xff5647c5, 0x7a47aea7, 0x14910d58, 0x04190102, 0x6bcf7e76, 0x54a3bc82, 0x5706694c, 0x4664f6db, + 0x3f1e3487, 0x611488b8, 0xf7aaa276, 0x356cd750, 0x1d7e249f, 0xb29671f3, 0x34a50204, 0xba821762, 0x755bbc64, + 0x904cdafa, 0x48dd953f, 0x7b032c92, 0x0e0bf1f6, 0x7144be72, 0xb2281608, 0xf9782f11, 0xe4f28e99, 0x877621d1, + 0xce8f27be, 0x5a559021, 0x9b1740dd, 0xcaaa8c5c, 0x914ce8c4, 0xa200f85e, 0x819f2012, 0x474f36fa, 0x3c8fcd36, + 0xe9952168, 0xdc81cac7, 0x57204da7, 0x08bdf73d, 0x5a4a4a77, 0x007fe3dd, 0x0dea2923, 0x1dc37f2f, 0x44ab21ff, + 0xb58b5c72, 0x12f88874, 0xfa407115, 0x002820a5, 0x2df85b8d, 0x45e2fcd9, 0x9c0120d1, 0xc539c34e, 0x9c393022, + 0x27340845, 0x6ebfc65d, 0x0cb3a6e5, 0x6f732a87, 0x1cf1fcf9, 0x52b26db3, 0x8c5c8424, 0xd3e58ec3, 0xd99e6ac7, + 0x0b028a17, 0x33c8f957, 0x782c4957, 0x4fdadc92, 0x571b9295, 0xb88e25fd, 0xe9a63a98, 0x3635a87c, 0xcee78062, + 0xf6e1b0e1, 0xff4b0dc4, 0x5a7417f1, 0x429e3665, 0x1a3ac88a, 0x2abd32d8, 0xf5d7d878, 0xad4b8ebc, 0xe2eb1ab2, + 0x65c683fa, 0x0b5196f7, 0xb171b294, 0x6e2fb5ba, 0xd75ee248, 0x44c82fe0, 0x69ceb2f5, 0x31fd6a13, 0x44e59d31, + 0xfb29627b, 0x4dfde733, 0x7dc2b374, 0x0f89afc8, 0x6a728754, 0x156fce7a, 0xbbbbbcf2, 0x03d0125a, 0x0a618c3e, + 0x384ad656, 0x9d824935, 0xec915f03, 0xe0676c8e, 0xdfb9bb87, 0x367679a4, 0x133d14dc, 0x37aa4df6, 0xd489651c, + 0x4064fbb5, 0x66ad961a, 0xab021723, 0xf90f66c1, 0xe582aa74, 0x367a62cf, 0x3f2bfb64, 0x2cc3e242, 0x3510fb59, + 0xdbe24543, 0x523963ca, 0x5324f293, 0x5cdb591f, 0x9978f38b, 0xfb0dae7b, 0x9dac987d, 0x27ad85b3, 0xa1fb6748, + 0xf36ee237, 0x29cca571, 0x808b522a, 0xec5d9c96, 0x6b2d15fe, 0xa26e0569, 0xb2a657a3, 0x6718f734, 0xcadaf946, + 0xfd67647c, 0x97eedd17, 0x05dfbd2b, 0x95632786, 0x25109814, 0x2cdb98d3, 0xa158d1e2, 0x628675d3, 0x6b1d569f, + 0xd2aa3c98, 0x828aebc4, 0x3c986c27, 0x571c5def, 0x033474e1, 0xf6e0990b, 0xd1fe22fd, 0xe5b1fe40, 0xab4ab524, + 0x531475e8, 0xead9bd0e, 0x912ad957, 0x1d6285e9, 0x2e9155b4, 0x61a39429, 0x8144cd67, 0xd2f6c54b, 0x0bd39f54, + 0x2ed3c047, 0x6669406d, 0xfa690caa, 0x31c4deab, 0xa9d37d2b, 0x913b118a, 0x9880ce88, 0x83cedc27, 0x968d229c, + 0x8d3c9334, 0xe5c6c529, 0x20e898db, 0x011fb68d, 0x5dfcf22f, 0x9e3f42ea, 0x8c39f8ad, 0xaa01c4c1, 0xe9534452, + 0x0d748033, 0xecc5393a, 0x25b6e154, 0x6f6bcbc9, 0xfaf77ff0, 0x54609fb2, 0x7f4bfd0f, 0xcea7e8b5, 0x98f8be3b, + 0xf35661c3, 0x0a7a3c67, 0x5ea608aa, 0xe2724654, 0xc2875b5f, 0x61823832, 0x7de97631, 0xb1590811, 0x3c3df57b, + 0xb9ecfabd, 0xc130e7fc, 0xd37513d7, 0xe9782a3d, 0x9cb4154a, 0x393dfbfa, 0xc06f4881, 0x61ac70c8, 0x5d2efdf7, + 0x0f4e0041, 0x40ebb724, 0xb20cdbc0, 0xb3644a69, 0x75708f27, 0xdf522d37, 0x83b4adda, 0x69c800e0, 0x5d310e80, + 0x9b0b9538, 0x3a5eb98c, 0x77caf795, 0x6de37057, 0xb355d01b, 0x014e1dad, 0xe9811969, 0xc08a7628, 0xe5e44555, + 0xb3fc343d, 0x88a8612b, 0x340cc79f, 0x1b6b575d, 0x79fa7ef0, 0x491353f8, 0x7350e6f9, 0xdee5a45a, 0xe43bdae9, + 0xd70c56ae, 0xed403e86, 0x6c5a5354, 0x9e1651fa, 0x2f236125, 0x0390f807, 0x0d2a075b, 0x514a3483, 0x9936c16d, + 0x80082d96, 0xb5a06d54, 0x1612537d, 0x962125e1, 0x45eb1ca2, 0xdb15fb61, 0xad005ccc, 0x1548d2a0, 0x25800e08, + 0xf2fac0cc, 0x737aeb61, 0xd892448c, 0x07c28d17, 0xf318aa6f, 0xc58e3a39, 0xf4dd4dbe, 0x9411e49e, 0x210fcbf2, + 0xaa36609d, 0xb4d95c02, 0x6a8f19d5, 0xe370d49c, 0xa3c84de1, 0x735de824, 0x32fffa12, 0x4f3a3121, 0xbc13ab9b, + 0x1a9218aa, 0xae8daec3, 0x955e5062, 0x79bee83b, 0x1094c531, 0x3d773876, 0x303c850d, 0x76bf9c52, 0x0c2f32bc, + 0xc88dbf23, 0x5c804946, 0x520d89a0, 0x36d430af, 0xf60e1cce, 0xb3150eba, 0x0643f587, 0x6a6777dd, 0xa7029cb3, + 0x99941fe3, 0x87c07ba1, 0x46e5cf71, 0x65bacf09, 0x559bdfe6, 0x8bdd8ad3, 0x59ebc41f, 0x7e55932d, 0xcf78bead, + 0x0cd4e489, 0xb90ad2b7, 0x58eac751, 0x1b56d7a2, 0xc2487093, 0xc0aa7a64, 0xa905e9d8, 0xa7c43a2e, 0x25ea0b58, + 0x85a3f54f, 0x10c6d4b3, 0x2b0b1e1c, 0x95ac942f, 0x6fec080a, 0xc51790a2, 0x8461bba0, 0x31efaaf4, 0x1d371322, + 0xc99944ec, 0x5289e5ff, 0xd64dd767, 0xb6938070, 0x0794ef6e, 0x46b0a40c, 0x8a563291, 0xbe0f799a, 0xb2d7ff2e, + 0x4cf9307b, 0x1b6533fa, 0x62db2987, 0xe2116167, 0x2d809c35, 0x6bc74ba2, 0x6da8bfd8, 0xf30e9390, 0x28415cf6, + 0xe854ce92, 0x02465a49, 0x4fa98d16, 0x4ab1d89a, 0x50870f57, 0x57c283be, 0x5e1e0fc2, 0x247602a9, 0xe4786f47, + 0x7969635e, 0x3672c88b, 0xacf55cb5, 0xe3133e77, 0xe92b50a1, 0x0b380d50, 0xe36d4b33, 0x49e7cc83, 0x408694a5, + 0x0825b231, 0xee6a1e95, 0x4f4432b9, 0x878cf78d, 0x7309e88d, 0x7794bfc0, 0x55beb95b, 0x24ed6723, 0x0c24fa00, + 0xaf487dce, 0x89d43c1b, 0x27b69a90, 0xe3495260, 0x6e360f86, 0x98fee59a, 0x7db55eaf, 0x0fa8aabb, 0x0e942194, + 0xa047bf88, 0xa3460058, 0x6dccd3d4, 0x3add5264, 0xa74e5d1f, 0x0a4be925, 0xeb497cfd, 0x257c3ec5, 0xe721cf98, + 0x0604b27f, 0xa14973e9, 0x3de5257e, 0x0c7e9080, 0xd63050bf, 0x09286198, 0xb48d32f1, 0xa97c74e7, 0x9c79ff0a, + 0x0350d608, 0x54e77f30, 0x866c2575, 0x0e2b4912, 0xc01c478e, 0xc05e5859, 0x3dd37eef, 0x0eebdab0, 0x5d19cf3f, + 0x3bf7c1bd, 0x5762abb7, 0x5c74f6c3, 0x769d60d4, 0xad2e158a, 0x15e3c181, 0x72e29acc, 0xfe82e2fb, 0x55ca03ea, + 0xa9a36bdc, 0xeda78987, 0x0b5a2b00, 0x848a6ea0, 0x6cd57698, 0x60dfd963, 0x16815f1a, 0xe421dcb9, 0x821e15f6, + 0x16965efa, 0x388eea84, 0x86f8a6d7, 0x008703f0, 0x3a0b64d4, 0x3a79ee37, 0xf82ab4f5, 0xff872ded, 0x5b171723, + 0x7f5da1fe, 0xfe29717d, 0xf2be0340, 0x82368aee, 0xb96c073c, 0x18e22af2, 0xf3a16603, 0xe66188ab, 0x4d2b635b, + 0xc0541ac2, 0x98fbe020, 0xe6fc9ca9, 0x71c4a0eb, 0xdb890815, 0x6bb37762, 0x4b0b34aa, 0xdc175fc2, 0x55136b6a, + 0xb7a2fc52, 0xec32d768, 0x3856fb22, 0x6ae787ee, 0xd291b7ae, 0xa4261b5a, 0x96dda5d1, 0x31c6e7db, 0x3d18abc7, + 0x7ffb2b20, 0xba1bc2e9, 0x4d654cc6, 0xdf503664, 0x1706b911, 0x688e901f, 0x3693469f, 0xb3b7d82c, 0xb32952bf, + 0xa31e8408, 0xac80b477, 0x7e7ddefc, 0x9256f1d4, 0xd2e2236e, 0x1c4c2ba6, 0x3d0b8377, 0x1b31de69, 0xf2430e45, + 0x22eb7378, 0x08773858, 0x735cf2d0, 0x2435e1f7, 0x0098062d, 0xe259fb20, 0x98bb7dc7, 0x4fe8666f, 0x4325c6e2, + 0x65c5fac3, 0x54c12c8b, 0xa717c9fc, 0xbbee623d, 0x3f6982c1, 0xf539e965, 0x3bfc4321, 0x65557815, 0xcf4ea217, + 0xf4a5c703, 0x7bb51dc2, 0x1a3ccedc, 0x10f1fed3, 0x9564b6b0, 0x86d54614, 0x4e832bb9, 0x9e08a2ef, 0x7b9de18a, + 0xe3f94f98, 0xdeb2a16d, 0x865053e9, 0xc77e57a2, 0x08b2d22f, 0x6b14339c, 0x8a03536c, 0x804275c8, 0x6ff502be, + 0xfd9a90ba, 0xd6ddb0bc, 0x52973d1b, 0xe0013b33, 0xf9bff65b, 0x5485e22c, 0xf65056f7, 0x18393ab3, 0xbf8c8b96, + 0xad0a9fb8, 0x903c1b86, 0x8a112f64, 0x2b92f97f, 0xe9ddf040, 0xb6789340, 0x2de6f4ef, 0x3ad7178b, 0x3e7dc30b, + 0x35bdf632, 0x7301086b, 0x692ebcf5, 0x30d7dc52, 0x64dfd466, 0x7105f6ef, 0x48397638, 0x45ff134b, 0x948a44d7, + 0x9685fd96, 0xc354066f, 0x9cdbc452, 0xc3f9623f, 0x26a22395, 0x74d6d6ca, 0x55f4c68f, 0x3458b963, 0x0f00da6e, + 0x328dfdbe, 0x7d168a67, 0x2621e1be, 0xac2b2fc8, 0x465f34a1, 0xbf3c8330, 0x647c462f, 0x8126d698, 0xa9a706fa, + 0x5fd2e5d7, 0x18e53ac9, 0x3a7ec000, 0x6941b0f2, 0x88b9ab30, 0x083d89bc, 0xa651ba4b, 0x1576e953, 0xb8a419af, + 0xf58ddd4e, 0x645f51ff, 0xa148ea0b, 0x98e77fbe, 0xab02a875, 0xdd39e005, 0x85552e1c, 0xcf833d62, 0x3fb91263, + 0x598d45e5, 0xf9a86b5c, 0xb64f0d5b, 0x7538186f, 0xd2522fc2, 0x181c3f14, 0x33358f47, 0xca097d3e, 0xa90c478f, + 0xd0aed5aa, 0x371adbac, 0x40ce1367, 0x426b236c, 0x89fe452a, 0xa8a88f38, 0x7f1f44d3, 0xfcb6a688, 0xadbe573a, + 0x05bfe39c, 0xdb0e18d4, 0x3eb0b20b, 0x3fdb061b, 0x2845d7c0, 0xb359905f, 0x790681e1, 0x3e33a6ce, 0x1c9d84be, + 0x2174b7dc, 0xcf87ebd6, 0x2df6918b, 0x9bbe6815, 0x29df3655, 0xe2c1565e, 0x62b203f3, 0x510f5c84, 0x61679298, + 0x4b823e48, 0x581b2420, 0x4ff2d70c, 0xddf40ce5, 0x1611807f, 0x6c7d6f66, 0x0ab328eb, 0x22f4016c, 0xca6f0f1c, + 0x476626bc, 0xad5c9d4c, 0x2eb80f72, 0xd42b5ff1, 0xf0f19ea6, 0x9fe66acc, 0x7ec78441, 0xf465f4d4, 0x79a9c60b, + 0x766880ca, 0x7e122048, 0xfc9c311c, 0x9d1bd74c, 0x84aa1a87, 0x2b870d0b, 0x57fc595f, 0x601343be, 0x3158051c, + 0x2ca2d76f, 0x9f72b900, 0x6481d2b2, 0x7d695f7e, 0x1c00580d, 0xc9ad4b93, 0x76852afc, 0x6c10130f, 0x89eac33c, + 0x7d686990, 0x80060802, 0x70dea993, 0xe1fd36c8, 0xe1cb6b9f, 0xf786df9e, 0xb3475cae, 0x4eb31945, 0xf2c5d93b, + 0xb1d54492, 0x126542ab, 0x56508594, 0x6efb515f, 0x3252839a, 0x8a040f25, 0x793fdc45, 0x519a1c15, 0xe31ee96d, + 0xd3302ce5, 0x11db7990, 0x68461430, 0xa876f7db, 0x4256248f, 0x7cd8fd92, 0x4c16b9ad, 0x749c5375, 0x851c73ee, + 0xfa134f37, 0xe2967469, 0xda5dd915, 0x7760f86d, 0x610b2421, 0x5adc488e, 0xb77550b9, 0x59b95ef8, 0xf38868df, + 0xd036e501, 0x0cb814a8, 0x06b9ab5d, 0x49fec781, 0xfa40384b, 0x533be651, 0xb0e4a064, 0xc1c1afa8, 0xbdc16574, + 0x9284b162, 0x2cd5b7ab, 0x52882ba1, 0xc779300c, 0x25450000, 0xa805b3ec, 0x0e89159e, 0x2b24bcde, 0x634827a6, + 0x6ba484fe, 0xe418533e, 0xcc64d282, 0xf185de71, 0x83fe042c, 0x9df00287, 0x2ab8233a, 0x9243767c, 0x1c6432db, + 0xf0393696, 0xa4f31d42, 0x9d599e1c, 0x6e4d31c8, 0x85830cd1, 0x5f2446d9, 0xac739059, 0x5868d669, 0xdd4c9f22, + 0xf0163343, 0xd2411112, 0x925bfe3a, 0xf8366b70, 0x0f50e2fe, 0x6455e113, 0xfcd9f124, 0x7143f3bb, 0x540b1347, + 0x5b007982, 0xd6d1360e, 0x64a10f13, 0xa8e2ebe5, 0x7374aead, 0xc8eb7e59, 0xb2874627, 0x7f0c9a4a, 0xf8106eae, + 0x79d91558, 0xcc35a3ad, 0xd0af03b1, 0xf2393d2b, 0xc1dd105a, 0xdd73755e, 0xfec0b662, 0xe8bb98e1, 0x19a1f334, + 0x5ab6406f, 0xbb1f4076, 0xc364bf19, 0xb1afa470, 0xb27fbb42, 0x9da2b23a, 0xc993c8e9, 0x0a5c8ada, 0x2822b6db, + 0x3539b2d2, 0x11bd2dc7, 0xaae15f47, 0x54be4706, 0x5fbac156, 0x307381d3, 0xc4991868, 0x581d8460, 0xf4d54a36, + 0x15aa0461, 0x1bc775e8, 0xb3f0c76c, 0x7ada6492, 0xd3b3f14e, 0x5eeb7f3c, 0x9d571222, 0x8d286b11, 0x9af26617, + 0x68377d59, 0x99282b08, 0xb66fe8e5, 0x3b5b7d35, 0x98473fce, 0x619570f9, 0x62b28fae, 0xd5814430, 0x7df31c74, + 0x2b3dd219, 0x710ce639, 0x676e0df4, 0x295d8f18, 0x17d8c6ad, 0x4acdf51b, 0xfb55e78f, 0xa13d7268, 0x90689424, + 0x01b3b7bc, 0x18294267, 0xe2a2c733, 0x68ef19af, 0xe3c51209, 0x7c9db2e6, 0x31f5cc69, 0x362b4809, 0xec92588b, + 0xdcd60935, 0x43760e68, 0x58f0ca7a, 0x51d4db10, 0x02bff479, 0xb78f0f19, 0x32a14d01, 0xf4f6fec4, 0xada9360c, + 0x7aacb7aa, 0x978b18a2, 0x3f2bae8d, 0xb7394ff0, 0x0ff7c705, 0x2fdab3ad, 0x74b9fe7b, 0xb862f514, 0x59f03bcd, + 0x30f6542c, 0x11a9df5f, 0x51a11235, 0x58d3d8cd, 0xd8b389bd, 0x6a389331, 0x4b20a4a3, 0xbb746c76, 0x30c3f0e7, + 0x86428407, 0x45d6c023, 0xc77ebdeb, 0xeabefca3, 0x60250546, 0xe8476f57, 0xe9fd3f0b, 0xbd21df0b, 0xa9a5c6e5, + 0xf8198b68, 0x881246e7, 0x00052c27, 0x64d3e8a5, 0xf2680866, 0x35bfb7de, 0x9d0f8ac7, 0xbcf2ebe5, 0xb144005e, + 0x9e82681e, 0x2053b274, 0x66da2f7c, 0xd0393e7a, 0x53f83cfe, 0xe90804fe, 0xf5fd44f5, 0xf127c10a, 0xc70afa8e, + 0xaf15c55e, 0x7c6dfbda, 0x80e0a920, 0x7b169698, 0xf8066cda, 0x1cf2a510, 0xef70f7ef, 0x000bc34e, 0x2d42e033, + 0x17cf50f4, 0x6ab4c571, 0x5134bffe, 0xc47320b9, 0x3a32271d, 0xf183f54c, 0xc5e1e43c, 0x0d1c971e, 0xe7795114, + 0x6ca29ccb, 0x9c446bd7, 0x3779f259, 0x5db53656, 0x6d105a7f, 0x31479f68, 0xb31d23cd, 0x8102d36d, 0x51aeed2d, + 0x482bd4b7, 0x093ed959, 0xd6e0bb40, 0x3f9177cd, 0x1453f24f, 0x6fabfe89, 0x613efc72, 0x0910c552, 0xbe379d14, + 0x78af4f98, 0x49d711ac, 0xc0fb4b1d, 0x20db2cad, 0x9a1b5401, 0x650f5035, 0x2ecd6e62, 0x5e107f7d, 0x91434da6, + 0x63dd552c, 0x7e5a1cbf, 0xb202afe5, 0xeff1d62e, 0x684463d1, 0x8974e066, 0x27fd6fa0, 0x79febebc, 0x72be4703, + 0xbd3d8fa0, 0xe798d010, 0xac6bd206, 0xa1d27bdf, 0x265ee01c, 0x70759e0c, 0x2728d64f, 0xe6d41d13, 0x1d09c684, + 0xa956eb79, 0x38d9b259, 0xfdcc0187, 0x38341c48, 0x1d8a58b0, 0xa19cf231, 0x8da941d0, 0x103e013c, 0x015c3f4c, + 0x60e5b7e9, 0xfcc13a66, 0xcaaf7feb, 0x945951cb, 0x9013a1d2, 0x3493cc53, 0xc2e7a8ed, 0x3f1b09ec, 0x723065f1, + 0x0b12f08d, 0x9351d18b, 0x4bde8627, 0xfd5a4815, 0x178df664, 0xcc70d5a2, 0x94ffae9b, 0xac794782, 0x002064e9, + 0x89b09c07, 0xa2675e5c, 0xd688b577, 0x616d96a5, 0x4c8f372e, 0x29380589, 0x344f1195, 0xa7181920, 0xd05fcfd2, + 0xf8b0493b, 0xb5f7ed4a, 0x773d9e10, 0x638984e0, 0x24905e48, 0x5fd2fcf9, 0x1c0e9f82, 0xcc5e7ff2, 0x24357ecd, + 0x6f7eda17, 0xf0741171, 0xe06135ce, 0x6ede60e1, 0xa1838ee9, 0x89da30a8, 0xdd929c2d, 0xf378f6e3, 0x82ab127f, + 0xb75639f1, 0xadc76771, 0xd3543fd5, 0x6ab2bba6, 0xbd96c2f9, 0xdb40a45c, 0x49f78423, 0xa95428ed, 0x13103128, + 0x6c95fd6a, 0xc3bb4a03, 0x77de024e, 0x0003585f, 0x6bddcbc5, 0x0e343cc7, 0xdbd11140, 0x48577260, 0x2dea7823, + 0x045c945f, 0x63d857b7, 0x636bdb57, 0x6b74eb6d, 0xf6da7b8a, 0x8d48f7cb, 0xffa3af77, 0x7a4d08d7, 0xa04f7b02, + 0x5e47752e, 0x15333def, 0x48b3b596, 0x316005b0, 0xf84ee6a5, 0xcc87dadb, 0x5467ba61, 0x669f0371, 0x5acd89f8, + 0x7c834ed6, 0x033433b3, 0x54cfe3af, 0x4d1d6022, 0xa800b2fa, 0xa4e68446, 0xec7c30f2, 0x353f926c, 0xe3471231, + 0xc902c21b, 0x90ac5d86, 0x00c86671, 0x4dc5aaf2, 0xe12d4914, 0xcc875d2b, 0xd16e5090, 0x9eff66f3, 0xa35ee078, + 0x909d7e8c, 0xc27a8732, 0xdd4d5a89, 0x20275663, 0x4aaa383d, 0xe1521f40, 0x0e5d2cd9, 0xfd0d4aa0, 0x2f0f1b28, + 0xaa93f083, 0xd4eb3c42, 0xf3cf4fa3, 0x16832a78, 0xbd8bd1a5, 0x05448d81, 0xef09e3bf, 0xf4c7fd7e, 0x3c928cbc, + 0xc4062fef, 0x2bd3b757, 0xcbd45594, 0x051b3874, 0x50f2b65e, 0x9792bd7d, 0x3595cfeb, 0x49c03e8e, 0x81a17660, + 0x2857a67c, 0xce5b2c90, 0x2ce68d4f, 0x89bb9cae, 0x69720f64, 0x2cab6070, 0x80536888, 0xb6146a8e, 0x3635f35c, + 0xcd439cd3, 0x230f66a0, 0x48d4d5c3, 0x7c5ef87a, 0xe8a0ebf2, 0xc15f4664, 0x11a35d81, 0x232ca0df, 0xe2e05a1d, + 0x3a8a9038, 0x7c5e6b7f, 0x0d39f620, 0x9482ef2d, 0xfd6fe563, 0xdfb2bc3f, 0x2c478622, 0x1b28a03c, 0xbb20e7d2, + 0x46ee9e7b, 0x948d1151, 0x728cf9b3, 0x8dd1154d, 0xe79b2567, 0x17e1f8ce, 0xd8d2abc1, 0xee542f36, 0xb0807f6e, + 0x0337db13, 0x74984ee3, 0x3f08606d, 0x98787c46, 0x6b61bb87, 0x60ab9f85, 0x5104928d, 0x047c150a, 0x328cc000, + 0x1bc6762c, 0x160b5bab, 0x0769cdde, 0xab50811b, 0xb897102d, 0xe09cf35a, 0xd3263341, 0x21169dba, 0xa8c11149, + 0x99955698, 0x028d088d, 0xe405d1e3, 0xd0af6c53, 0xbbd999db, 0xb65ce434, 0xb199b068, 0x59e27c8e, 0x6b25c316, + 0xcd61b411, 0xfddd923d, 0x638d0e61, 0xad23b6f2, 0x99d4d084, 0x39824560, 0x804409e4, 0x9e0887ff, 0xc03fab0d, + 0x6bef47aa, 0xf460b130, 0xa994b780, 0x4c4aa95e, 0x48b20731, 0x4218da48, 0x84dd2074, 0xa8aefa72, 0xea32042d, + 0xdfe4f729, 0x0062fc69, 0x13d954a2, 0xa9d0f94d, 0x46910943, 0xc1c484c5, 0xc7d40547, 0xb879176b, 0xd2add9e7, + 0xa61efc7f, 0xd901b0f7, 0x67b39591, 0x3e1875cb, 0xca0bc4b5, 0x45a79cbc, 0xc449a4a4, 0x09d77d15, 0x55d094ff, + 0xe6b5d475, 0x3add8a6b, 0x705c27c8, 0x475105f1, 0x6e4170a0, 0x3dd8741a, 0xe7c779bc, 0x3161690b, 0x3ffa1fcd, + 0x0fdb989a, 0x1f12c043, 0x316b1f4a, 0x268f2785, 0xd07bbf59, 0x22a51b9d, 0x8a41bcac, 0x38d2f20e, 0x9aac541c, + 0x8257d618, 0x4b3e480e, 0x52b8d305, 0xcf449535, 0x322fcb60, 0x26fb9491, 0x881419f6, 0xc1485b11, 0x658200a8, + 0xd3d47380, 0xd5d185a8, 0xa000bf6e, 0x857896f8, 0xb5d73ca2, 0x72e68282, 0x020b4293, 0x9d142ada, 0x5704bd98, + 0x54705c7e, 0xba150347, 0xa80514ec, 0x7b833e2e, 0x0b47974d, 0x88cf75c8, 0x9a0be95f, 0xad3935ed, 0x5a7c2883, + 0x7ce59906, 0x577da8f1, 0x82406f84, 0x0ad224b5, 0x2f66fdb5, 0x45ddb2e1, 0xf2d0365c, 0x00269fd8, 0xf304f2e1, + 0xd28382ff, 0xee492fe9, 0x28d8d9c5, 0x0f3178fe, 0xeaece807, 0x81683d0b, 0x08eae84a, 0xf3df4c7b, 0xe9272fb4, + 0xd08ed3e3, 0x572e8f33, 0xdbf08a4f, 0xebb4956f, 0x261a2075, 0x5ce9bc72, 0x462a0bfd, 0xd7e2b842, 0xb7bc9a79, + 0xd5e7ff1a, 0xd7039c42, 0xf0afd3f4, 0xb677a73a, 0xfb0ee505, 0xe5814201, 0xe1925b67, 0xcc0be43f, 0xa606a522, + 0xb4a600f7, 0x4c4e33a5, 0x260bde4f, 0xc287f5a1, 0xc3319284, 0x28118725, 0xea4a38b5, 0x76901b4b, 0xe2583ac7, + 0xcc2fba9c, 0x3ef9bfe8, 0x71a79c11, 0x44cd186a, 0x8856278b, 0x0f28fba6, 0xf3ba4cfd, 0x13675090, 0x7ed139f1, + 0xac2d4414, 0xbae9e310, 0x6dc5d195, 0xe204f016, 0xeafdcb81, 0xda3b6b04, 0x140d785e, 0x54ae9d08, 0x05e164b5, + 0x0cfe6db5, 0x5accdc39, 0x3377eaed, 0x63e1a7f6, 0x9a423716, 0x50900058, 0x223f532e, 0xff244941, 0x16ca7166, + 0xc8bd6a8f, 0x625a6215, 0x1d201a00, 0xe040bef3, 0x49d9842e, 0xcb58cb8d, 0x31c75ac0, 0xda976412, 0x1747734d, + 0xae81db75, 0x520dfae3, 0xb173f21d, 0xcacde04b, 0x6fc83de7, 0x9e7f5424, 0xcda94d52, 0xb1c57eab, 0x25a3a3b5, + 0x9454cffc, 0x2d6ee638, 0x6099b1b6, 0x709dcafa, 0xbc4fe650, 0x155ce3fb, 0x3bafd720, 0xf03e9043, 0xfee25664, + 0xd077958b, 0x06965abb, 0x19a12d17, 0x75f35aee, 0x1a44d7a7, 0xfdd7157c, 0x64b87b76, 0x8bb3653b, 0x026eedbb, + 0xb15256fa, 0x393e7046, 0x22397304, 0x9236421f, 0xb9de28bf, 0xecb4e961, 0xb5bcee42, 0x6db10b43, 0x9fec55e3, + 0x8a69c7b8, 0xf6feb5a7, 0x5227019e, 0x750c4c87, 0x6e3cf4cf, 0x2073fc7e, 0x75a6bee5, 0x0a2f7151, 0x3ec31465, + 0xd0fc46e4, 0xd5630fce, 0xca64c8d7, 0x0b3c93d8, 0x0b7b2019, 0x81d4b074, 0xd89f69cf, 0x83d817fc, 0xf92e6b80, + 0x8aaf6b99, 0x6c6daa93, 0xabbe2f52, 0x0175f0c9, 0x8bea6775, 0xcaeb9432, 0x5bea64fe, 0x9700db05, 0x7b1242b4, + 0x429e2dc7, 0xc309b30a, 0x28a40d38, 0x24efcde2, 0x9719b9de, 0x50eefdcd, 0xc3358091, 0x9b839b2f, 0xe732dd1c, + 0x7874b53c, 0xa4d4a766, 0xf09eecd8, 0x1b8856fc, 0x80572ccd, 0x91fa6347, 0x153d987f, 0xf5c09fa9, 0x685706ab, + 0x5b4fcc22, 0x4c284e60, 0x9710e37c, 0xd42e0381, 0x3557052b, 0xd2cf7e2d, 0x978e4a58, 0xc08eb043, 0xb92b80c7, + 0x8a1c95ae, 0xc2fd5203, 0x38099ae0, 0x62dbf24b, 0x6cc853f4, 0xb21c5a78, 0x04760277, 0x3326a1a1, 0x78b01e6e, + 0x90c44f8d, 0x8d4ba828, 0xd72fe5a2, 0xc20fcd82, 0xa233aad9, 0x29c130d6, 0xc2d5af30, 0x0d20d5c8, 0x4acc67a9, + 0x21c3c85b, 0x3a8b8a01, 0xe128b8a0, 0x2eb1fc39, 0xce453c6e, 0xfef84bdf, 0xcc716130, 0x8735b30a, 0x74850ec4, + 0x3f7c5f3a, 0x8b74cd8c, 0x7c0c4e29, 0x07f7d7f8, 0x8305a53e, 0x9bc266fe, 0xb8108ea1, 0x284023eb, 0x311d1da1, + 0xc687b587, 0x383f7c40, 0x54830d04, 0x4707a520, 0x1459b071, 0xd6036f39, 0xf5261533, 0xf956efcd, 0x031a57b4, + 0xbf32f0c7, 0x2a796a67, 0x20e2a891, 0x5750c57d, 0xbbf4d5b3, 0x25498150, 0x129c0216, 0x0d0e3f12, 0xc384e605, + 0xfd0367d1, 0x36036aed, 0x5ade82f5, 0x77fca6dc, 0x683031dd, 0xe11345e0, 0x53243ce3, 0xa9cd040b, 0x086cbbe9, + 0xb5d1d5b5, 0x4149cb46, 0x7bb2aef0, 0x4b26d5dc, 0xfa59125f, 0x7211ce84, 0x775f03c0, 0x2c7c4230, 0xc0e35390, + 0x3e27886c, 0xb54b099a, 0x41464137, 0x7235edff, 0x5cfb6e38, 0xb719a5b3, 0x20b55951, 0xa32b3c81, 0x1d02d66b, + 0xe8340192, 0x9c3bc17f, 0x1684c122, 0xaf031916, 0x8ac2bae5, 0x9ed9be94, 0x456c5876, 0x4c7a1f7d, 0x8210e535, + 0x801bc93f, 0xd3c7257f, 0x9b97650d, 0xd03e75e9, 0x01019d14, 0xda736e42, 0x5e41ccc9, 0xcb26e331, 0x6a8f65b2, + 0x8ebffd7e, 0x283f8097, 0xa41dfcea, 0xb4479a03, 0x426aaba9, 0x0953e3e0, 0x677f01d6, 0x769774fc, 0x25527d64, + 0x03826132, 0xf505a1c5, 0x5536b8f5, 0xfd6d35fc, 0x7021210f, 0x4d909c11, 0xd7fd2b02, 0xcafa1402, 0xd42c12fc, + 0x743d2b0d, 0xa82aed8d, 0xb0c85c17, 0x2b7b0ea6, 0x03dd3683, 0xe06fcdc8, 0xe0442226, 0x5e999cbf, 0x91234cfa, + 0xafef4d80, 0xb9785e45, 0xe91cd5b2, 0xc81580fa, 0x2d7d7835, 0x3c4d8e98, 0xfb116cf7, 0x86d03742, 0xc5fa950c, + 0x5621f877, 0xbb560e06, 0xa0297544, 0x2ab18f48, 0xc80a7381, 0x299b2394, 0x41e1a878, 0xf019009c, 0x6b311848, + 0x319fea3f, 0x6a279853, 0x6fcc88f6, 0xec13d5b1, 0xe05e274a, 0xdd3a0863, 0x9da7439c, 0x129d80fd, 0x18982768, + 0x74f70405, 0x5cf7d1d1, 0x9a5e490f, 0x0cca97ce, 0x69458438, 0xa659c9e0, 0xddaf3049, 0x6e6a53c8, 0xb79ad96e, + 0x7317a8a6, 0xa9ce9549, 0x7edf1c7e, 0xd99e067d, 0x215a0acd, 0xc1aee649, 0x97d31e8f, 0x57d91b20, 0x762a0727, + 0x02530ccb, 0x867b5f50, 0x63f580dc, 0x669f7f69, 0xee0a5567, 0x3991afba, 0x4195b0b0, 0xebd88723, 0x5880ed5c, + 0xeaac07b5, 0x0a377949, 0xcea56fc5, 0x78345abc, 0xec1d5622, 0xf1683b88, 0x40f70da8, 0xedac4fb9, 0x76416d6c, + 0x65e46fe0, 0x9a5df9f9, 0xa77ecf30, 0xa4de9fbf, 0x9053a80c, 0x16891ca7, 0xa78a3191, 0x7771fc47, 0x213eee79, + 0x8358ab8c, 0x18c7e786, 0x588cc727, 0xf27bd84b, 0xcfad80b2, 0xdfbb0e0f, 0x4df82d85, 0xdd68efb5, 0xa80cfcac, + 0x8e5f6b80, 0x2019afa0, 0x074d2eea, 0xef0c8c6b, 0x57396954, 0x06bd2d29, 0x5abd4931, 0xc0d52d4d, 0xdc18fabe, + 0x5af31d39, 0x0decaeab, 0xf8d113af, 0xd5e0de10, 0x44e4aa74, 0x062cc41c, 0x3e8f967c, 0xd48cbb77, 0xcffdb7b0, + 0xaa80c915, 0x04343e7d, 0x9554264a, 0x7a08a457, 0x2191cd64, 0xb2c896ea, 0x8ac94023, 0x11efd6fa, 0x5a6574f0, + 0x3f719ee2, 0x141c3acc, 0x38e77b68, 0xe84df758, 0xb63ad9e1, 0xc63fad6b, 0x123b8d1b, 0xabf3e157, 0xbff009ce, + 0x5112b892, 0x460e2d53, 0xa203d577, 0x20000508, 0xf83dd332, 0xcb9daf4f, 0xf1f720c3, 0x90c55b0a, 0x0298bec3, + 0x2b0a25c2, 0x088b5ff4, 0xc12b8132, 0xaf648910, 0xc077261b, 0x8ace0a65, 0x1d955069, 0xbd9932a2, 0x562c3c00, + 0x743b1a4d, 0xcd7ff202, 0xeef0b311, 0x33ea2ee7, 0x80510f80, 0x240b1bac, 0xcaac5b9d, 0x8da3935b, 0x344af930, + 0x18060bb0, 0xc4283f29, 0xe55ab489, 0xf63a833b, 0xd8fb98f8, 0x304c6b32, 0x6274de1d, 0x8aaa2aef, 0xd224df76, + 0x611dcdca, 0x7219e2a1, 0x9c47d397, 0xa67fce27, 0x19a3041b, 0x970f28f4, 0x1f7a913d, 0xb76cda63, 0x4bdc887f, + 0x5aed3db4, 0x80c2109f, 0x6fedc25a, 0x56c67983, 0xd8a2df40, 0x632e4c58, 0x6c2255b8, 0x58f5a07b, 0x3c0266e5, + 0xe60f5e55, 0x54fdc947, 0x4f7d267d, 0xe8c5b7db, 0xbca0df19, 0x6e230767, 0x594fa486, 0xaa7a1cdf, 0x3faa1b24, + 0xdf04be5a, 0xa891ea41, 0x2e525239, 0xa53acad2, 0x2fa7f6ba, 0xb713d316, 0xdec06e82, 0x98e3eded, 0x74d057df, + 0x59e29abe, 0xe156696e, 0x08756ed6, 0x947c1ead, 0xaefdfbd3, 0x52c4a6e8, 0xc809989e, 0xe07e481c, 0x534c0f35, + 0xbbff8af7, 0xaab1617c, 0x596a01d9, 0x666a008e, 0xa6d488e4, 0x198da4fe, 0x8762d8b9, 0x9e476feb, 0xcd8fed3e, + 0xd980aa05, 0x9269bb19, 0xbdf3be44, 0xe2fe28c4, 0xd7c70ad9, 0x8897a38b, 0x5b3dd2ea, 0x19cd92a9, 0xf2517e1c, + 0x298eb742, 0xd24ab4fc, 0x4666e1e7, 0xbcfdcb2c, 0x5cb2f913, 0x8816533c, 0x109bed95, 0xdad41c77, 0xe96b141f, + 0xb55f8bb1, 0x325e5d78, 0xa4475871, 0xf6308b21, 0x1896c0b2, 0x57eaf0b0, 0x291cde6b, 0x9977f69e, 0x27fd3816, + 0xfbd6f071, 0x9c30f8ab, 0xa6874c2b, 0x8c6ce71f, 0xab9aac0c, 0x6872aa59, 0x8fe96cb1, 0x2ae780c3, 0x7374f385, + 0x247b1761, 0xa33e6ebe, 0xbe0e2ccc, 0x809617ef, 0xf1c09484, 0xee10d4b1, 0x3bb6eece, 0x1f8c994c, 0x8f4f4a6d, + 0xdc4d6c2e, 0x16b5ab0b, 0xc8101d01, 0x5fa74bb8, 0x3fbc852f, 0x2b9ab308, 0x8da67e1e, 0x136d5adb, 0x1fee6d5f, + 0x06ca8042, 0x748b26fc, 0xb4ba6795, 0x92e293fc, 0x4a72bae5, 0xc77f2aa2, 0x1a0cf67f, 0xe3af76d0, 0x6db54a0f, + 0x27e7aa1d, 0xcdfca6a8, 0xe9bed71c, 0x4d82b38b, 0xe57e1822, 0x4e00c5c4, 0x2733d84e, 0xaeea8a26, 0xfaab4518, + 0xc19f5cac, 0x0bed2aa4, 0x57c96f61, 0x2231b708, 0xda1ed852, 0xc11cbedb, 0xebe9e8a6, 0xf527a1dc, 0x118d59d5, + 0x783cfc66, 0xfe33765f, 0x3fafc2b1, 0x27d4882d, 0x7ae70bef, 0x66ae687f, 0x8f0eadfa, 0xe243de4c, 0x50d8ef45, + 0x374cbc30, 0x0243c870, 0xc9a38573, 0x93583993, 0x5866d66a, 0x7e9300ec, 0x6bc149e1, 0xdf6ca967, 0x1628b35c, + 0xff5bbb6d, 0x40e1c782, 0x9d0d408c, 0x30f63d99, 0x4e42c4a5, 0x03b7d2e5, 0x01af8ff7, 0xb361da26, 0xc0e2aa6b, + 0xbb0ff907, 0x09cce034, 0x15cfeac0, 0x3cdd47c8, 0xfa1c890b, 0x9657dee7, 0x10f2492f, 0x231be0f1, 0x2b6fc840, + 0xe2d4c4b5, 0xf6b028d4, 0xe8cac705, 0xd4849fe4, 0xd4cc137d, 0xe744e87b, 0xdb807fb7, 0xd249a8da, 0xe3f2851a, + 0x73f84ba4, 0xde6a1537, 0xd7bca5a0, 0xdd83e623, 0xe92402b2, 0x26708f18, 0x2c08f3d4, 0x711e0c35, 0xe6913678, + 0x7f6ace2b, 0x21514ebb, 0xc46d4800, 0x7bac4cc0, 0xa666c711, 0xa46cd8b6, 0x258840e5, 0xa024f792, 0x4c7ada10, + 0xaf2ba637, 0xc4063ea0, 0xae703816, 0x46cb9555, 0xa3bc1664, 0x2fba7738, 0xbc9265ff, 0x446598b4, 0x9ac42684, + 0xf942657f, 0x5e9f1b4d, 0xac3b6358, 0x9f2e08c8, 0xa9e27648, 0xa172189a, 0x2f5beeea, 0x78a5d53f, 0x55cfe63e, + 0x49d377b1, 0x70b7043a, 0x296100dd, 0xa23c291d, 0x978ceff4, 0x056fd93e, 0x7f3f9d2c, 0x60181fd4, 0xea694198, + 0x5047e201, 0xa8ba0451, 0x53bc5b17, 0x03f7dfc9, 0xbd1416c4, 0x399b1672, 0x06175688, 0xb453ee10, 0xafe27498, + 0xc255c2ad, 0xf20450b2, 0x46a6c55b, 0x4faf404f, 0x8a41069a, 0x94df9940, 0xbb74e075, 0x4408ab02, 0x2eae958a, + 0x2185bc30, 0xc9bd31f7, 0x9f9a504d, 0x0b0af000, 0xa6886529, 0x7156830c, 0x15ec0138, 0xdc314d4b, 0xddb7724f, + 0x4cbd8450, 0x80031ed1, 0xf94c75d1, 0x3ffc5e6a, 0x8ae6bd16, 0x76b3f4a5, 0x405f1157, 0xcc29856b, 0xbff96795, + 0x6e9e520e, 0x5a400b16, 0x8a6baf6d, 0x862521cc, 0x560947f5, 0x487e77c0, 0xb00d269d, 0xb16457e2, 0x50849628, + 0xfc5ff382, 0xc25ae007, 0x7679538c, 0x7a1906c1, 0xa5cc4eda, 0xff58bd45, 0xf739bbad, 0x1156c512, 0x5a332d5e, + 0xca5e1ee1, 0x6615bbb5, 0x09b078d9, 0x4f2d5e95, 0x636355b0, 0x51e26de0, 0x877b9f10, 0xccc1f593, 0x73b69b1f, + 0xda27470d, 0xb5f73244, 0xe9df5ded, 0x50c7adc9, 0xfec11eae, 0x9c2e0afa, 0x01360598, 0x1d746283, 0x27c57f08, + 0x764dd486, 0x45939cc1, 0x908fd571, 0x8555893f, 0x4f0c6516, 0x59d02f16, 0xc3221cab, 0x86952278, 0x2810740c, + 0xaff4e24d, 0xf0466b27, 0xc61b58ff, 0x51302151, 0x3b37db2a, 0xbf02ec46, 0xabc1d828, 0x05b673a5, 0x93e0c5ce, + 0xd03769cb, 0xcb45cf86, 0x50e1d41c, 0x95faae29, 0x7a4ef1b5, 0x92b00b1f, 0xc0eba62f, 0xad1f42a3, 0x4ac69a27, + 0x5f0c284f, 0x13782dc4, 0x58015627, 0x5e5d89ca, 0x155f0bfe, 0x9412ac54, 0xfae35fa2, 0x7264d093, 0x072bfa0a, + 0xfb1b7cb2, 0x0d8a3d57, 0x4bc5a0c7, 0xb7c7e0a3, 0x4750b882, 0x7da82edd, 0x12e382a2, 0xdbf1b0d8, 0xd9fc24be, + 0x9d268a7e, 0x0485322e, 0xd7d5283c, 0x4fb84772, 0xb7cefb4e, 0x2c24f646, 0x3acaecdc, 0x6ecf163b, 0xd8b0f8eb, + 0x4f7b98f0, 0xdbccccbc, 0x15baf1b1, 0x331db227, 0x85625873, 0x08a32949, 0xc8a8e4fc, 0xc4a80c39, 0xb3a222b9, + 0x62662526, 0xd602afdb, 0x53c26c8a, 0xdafdc1ac, 0x96fbf361, 0x1faccad5, 0x35794989, 0x1d0c32b7, 0x9161c085, + 0x8505da04, 0x99c9fcb1, 0xa4d33a6c, 0x74d37184, 0x2ee7abdb, 0x0da5a43b, 0x5dbbb1c9, 0xd6243501, 0x50f99e78, + 0xbf38fc89, 0x87480829, 0x0d427d38, 0x13205817, 0x29f89153, 0x0d6912f4, 0xe7888474, 0x58967c61, 0x9c2344d8, + 0xd9b342f6, 0x7b3e366f, 0xb5a5e275, 0xf230dc82, 0xa76485f4, 0x8f7d14af, 0x233caa9a, 0xcb28c333, 0x50f98666, + 0x1984bc20, 0x46e2a620, 0xd5263808, 0x2e3db588, 0x47bfa4e0, 0xb32f2513, 0x0aa7f021, 0x6c9ff00f, 0x0fea3600, + 0x4a543dd4, 0x72d27f50, 0x794b2c38, 0x9ba7e5c2, 0xc849fc1f, 0xe952c9aa, 0xc42d1a2d, 0x88e44e47, 0xba21f4c5, + 0xde3dfa58, 0xeac4977f, 0x3be76723, 0x01b3900b, 0x25be356c, 0xdd950aa7, 0x851efc40, 0x6fb2735f, 0xbd7c202e, + 0x4e87a4a4, 0x8661f1ff, 0x5b2fc885, 0x778e9da0, 0x29f0e085, 0xab396ade, 0x4917d26a, 0xec6a0a3f, 0x7dedac59, + 0x3fbd180b, 0x22f5d3a5, 0x37858ee3, 0xce79c4bc, 0xe9e551f2, 0xac4748d3, 0x5b3b5879, 0xb1c3932c, 0x829272a4, + 0x503bb2b2, 0x9684d42b, 0x6485bfe3, 0x4fc76b0b, 0x76994c6d, 0x6ccfffdc, 0x1ba4492f, 0x508ed11e, 0x34f13455, + 0x2a4d05e2, 0x655bdda1, 0x8ffb4260, 0xffd1a823, 0x9077ab37, 0xe019379a, 0xd435af57, 0x3e86d270, 0x7f04d0f2, + 0xce0369aa, 0x7c164c18, 0xe66ebb54, 0x95348b92, 0x6f3298df, 0x4115d689, 0xc8a989f5, 0xbd48714a, 0x9b30818c, + 0x6bad3326, 0x044372e6, 0xefcadcf6, 0xec85d7f7, 0x37a627ff, 0x1cd43dee, 0xdcec6ebf, 0x952883a1, 0x78c45e86, + 0xfc49bc3d, 0x55757973, 0x84149ef8, 0xbc16d2ec, 0x3e2d4793, 0x8ddf9746, 0x88b56996, 0x8eb8dd7b, 0x42cd9723, + 0xa17f53c4, 0x882c2967, 0xe1d5d3d0, 0x010203f0, 0x3ad2ffca, 0x08d1f8d8, 0xb6514804, 0x6043e67d, 0xdaea0922, + 0xb340d658, 0xd8a24b76, 0x22231462, 0x055f75a8, 0x52ab5a40, 0x40d17820, 0xac3acdb4, 0x11e7fb07, 0x3beff0a7, + 0xa71ce863, 0x73e68102, 0x885a009e, 0xcd0f693b, 0xaf1cde98, 0x16efd7c8, 0xb7c4ec53, 0xbce66ead, 0x76c9e6a2, + 0xf20e2458, 0x9710ef28, 0x8b6b415f, 0x43bd3fc8, 0x8f7e54f4, 0x888b7aa7, 0xa985f359, 0xcc17d17e, 0xc52d9ae0, + 0x8180082f, 0x36a77648, 0x420e1c35, 0x40753602, 0x9f8130ae, 0xc7c66a16, 0xad9625b4, 0xdbb45f5b, 0xf707fbea, + 0xe2e6c19e, 0xaef57e48, 0x7f5936f9, 0xb4713907, 0x419c4483, 0xdf4f9a33, 0x1d7cc630, 0x25ce202e, 0xddf24c56, + 0xe7a78b6e, 0x9c483327, 0x4fdea710, 0xc083db43, 0xb926bbd2, 0xc2fdf22e, 0x3c0efb96, 0xacd0cf96, 0xaf46e2a6, + 0x6107a718, 0x83643c4c, 0xf2f96503, 0xb44e939e, 0x7bd2ff75, 0xca7c61e9, 0x62cf2041, 0x84ea497d, 0x9ad06edb, + 0x41397ea1, 0x5793b309, 0xe90d2a12, 0xecac4f77, 0x57a43182, 0x4367211c, 0x4ddebea8, 0xc0fa4336, 0xbd8648c8, + 0x30ed4df8, 0x71b9bce9, 0xd30e5bb7, 0x9ed2bc51, 0x0d28391f, 0x69059f1b, 0xc2316ded, 0x25c041bc, 0xe829e82c, + 0xeacd8b3a, 0x4a56cf25, 0xd952eec8, 0x12328288, 0x0a2caf34, 0xdc77a9c0, 0x896343cc, 0x1102463d, 0x9e264e70, + 0xc99bc749, 0x298a8d6f, 0x1c1fca23, 0x7900e898, 0x95ec5005, 0xabfcf1f2, 0x7befc2c5, 0x3f767c6f, 0xd1c48bab, + 0x96d44504, 0x6af41cc1, 0xe747aa52, 0x19cd5dc4, 0xcc5eef4f, 0x4d8e0211, 0x50da0980, 0xac96ecf6, 0x008c4910, + 0x53271dd1, 0x2af356ac, 0xf2474681, 0x47e6ad5a, 0x4197a899, 0x4d707a35, 0xa899e63b, 0x92ab9c12, 0x9b7042ce, + 0x29dd6582, 0xebb44855, 0x840552f4, 0x83e01e82, 0x33584216, 0x89b3872a, 0x023bf2b6, 0x353d3ccc, 0x03228e4a, + 0xc0a9498a, 0x6ee6ea6b, 0xe4be0aa0, 0x1f64dba8, 0x7104bede, 0xd63fb4a9, 0x6a2949b7, 0xf7317a5e, 0x8caa5d79, + 0x49a844d0, 0xbbf5495f, 0xb5327384, 0x7900764d, 0xdd1f7d2c, 0xbd24c8f6, 0xaaf61d6b, 0x82d537ba, 0x905a7603, + 0xc41a3c1d, 0x264da2c7, 0x96fa52e6, 0x64b457aa, 0x0b153c49, 0xf94cc0f0, 0x8a4d3a50, 0x464ca1a6, 0x6f334cf6, + 0x4ed75269, 0x90416304, 0x4b2d199d, 0xe27321c8, 0x96f62834, 0x206e763b, 0x6a5d737a, 0xb36b2ff0, 0xdea90048, + 0x0d58e812, 0x1fd2e8d2, 0x102e4bb2, 0x15d20b5f, 0x9606845b, 0xa116a1de, 0x9ad1bd43, 0xb709b9fe, 0x4549aaea, + 0x82961455, 0x4e97169e, 0xffb83ef3, 0xadae615b, 0x84d9ac85, 0x0da4a925, 0x5b9f0e07, 0x77355c4a, 0x1dd931f2, + 0xfd91301d, 0x7faadcf5, 0xa40b85df, 0x528c05af, 0x86ee977d, 0x23488d1e, 0xe008f3c1, 0xdc8a8157, 0xc1a5a8b6, + 0xfe6d58cb, 0x40435974, 0x2ed2f375, 0x9ffd78cf, 0x682ddc91, 0x51f8be64, 0x2a4b3549, 0xfe733368, 0xb9f583fb, + 0x17a388b9, 0x78038049, 0xc505ab47, 0xcb927843, 0x508a48d9, 0x01aaaac0, 0x0eca9742, 0x0ad69c35, 0x9542b3d1, + 0x7e6727d2, 0x9cef5fce, 0x8f3029f5, 0x0da699d8, 0x0d9c28e6, 0x9fd48334, 0x829c40e5, 0x13cc254d, 0x094ca454, + 0x88bb5013, 0xcd841ebf, 0x8568a570, 0x42079c48, 0x0de0d666, 0xc3dbbd5e, 0xf3c85b77, 0x8471bfd0, 0x6060ec3b, + 0x70cda06d, 0x3cb3baad, 0x1ba8159f, 0x72848736, 0x9b4fe0b9, 0xa63e5ad7, 0x725188a7, 0xaa4d6361, 0x17261a8e, + 0x6a896049, 0x627d75a3, 0xc7606694, 0xed01a4b3, 0x898e408a, 0x3d48637e, 0x1ad9064e, 0xf480ab6d, 0x39525194, + 0x09332273, 0xfa9da51a, 0x08a1abc7, 0xec0fb7ff, 0x6634c2c0, 0xe65896c8, 0xdfb74aec, 0x62aae2f0, 0x46b855b3, + 0x9931b4ba, 0x4bf8ee31, 0x3e411d40, 0x0560ef7b, 0x5e45a39b, 0x017e193b, 0x1df65f11, 0x30175cef, 0x127d65d2, + 0x6a1799af, 0xdd4b4d76, 0x4bcb67eb, 0x97d243ac, 0x42d2ee35, 0x29b9509b, 0xdc0ef377, 0xcc0f7700, 0x55e969d9, + 0xe260be49, 0x18b01f3b, 0x0a2fc30f, 0x87ddafc7, 0xf1dc5da4, 0x426f9cfc, 0xf5848a50, 0xab26749b, 0xe82ec0a8, + 0xfb85d9ea, 0x2ddace97, 0xcf06109a, 0x2843152c, 0x657e38c0, 0xd5265b0a, 0xf41d227a, 0xe3863b99, 0xc8cd0a3a, + 0x8c823cb1, 0x257d0391, 0x381b4e9a, 0x08cb145a, 0x31809279, 0x419603bc, 0xe806094a, 0x9afab418, 0xada93d07, + 0x98ee488a, 0x1ebc5b31, 0x9c1ff36b, 0xad1a7017, 0xbb6318ba, 0x119271db, 0x72317270, 0x42b3073b, 0xf22f9ccd, + 0x91060525, 0x65b002bd, 0xee54e05c, 0xec6d83df, 0xeeee7844, 0x2cc4bea4, 0x043439c0, 0x769e9c28, 0x65f8905d, + 0x8ecf8fc9, 0x2943f103, 0x5c4bc682, 0x820e7f9e, 0x182fc181, 0x380791d5, 0x631f0974, 0x3f48dae6, 0x025739cd, + 0x82cf58ca, 0xe1713436, 0x335444d7, 0xf549a629, 0x85534177, 0xd76a9b89, 0x1d8a922c, 0x94934aaa, 0xb2566cd8, + 0x27a0ed6f, 0xd62a5c24, 0x4ec25938, 0x00b23f3a, 0x231c3039, 0xee6b76b0, 0x76674774, 0x272ca533, 0xd2d8b623, + 0x5113ea88, 0x72ef2942, 0xd4aa0766, 0xa4121419, 0x43d4cc5b, 0xf96d8a9e, 0xf5967133, 0x7b21edbb, 0x06c7b2b5, + 0x74798f9c, 0x35e96814, 0xcfa48b77, 0xb9fe78b1, 0x00ddcdf1, 0xb0e33bae, 0xa103d721, 0x65c12cfa, 0x1533784d, + 0x5ddb2efb, 0xc8e21ec2, 0x8566249e, 0x5ce64dd9, 0xe66b835a, 0xffc734f9, 0x37de2f58, 0xfb5fd023, 0xb1cff50a, + 0x8a6046e1, 0x7c9f5ceb, 0x8353fd30, 0xcd9fe994, 0x3d05b398, 0xf24bbd63, 0x4d7983e5, 0x6df13218, 0xf4ab5191, + 0xc2ac611d, 0xbc805c54, 0x50384b7d, 0x450bb619, 0xb1a97d6c, 0xad25adc0, 0x32598690, 0x88a6c986, 0xdb0e7bbb, + 0x3289aa17, 0x01d8855d, 0x216a754f, 0x1f724eae, 0xfa1d603d, 0xf450c73f, 0x0baad5bf, 0xaed19942, 0x66e4b053, + 0x8676dca8, 0x175e3cdb, 0x257db62a, 0x6e9feb60, 0x07566246, 0x17007af8, 0xa566c524, 0xca47041a, 0xc9a6fee4, + 0x2113ffef, 0x6d2528fb, 0x3aac7627, 0x30ae42eb, 0x9869a5ff, 0x7c50a86e, 0x1ea1e3bd, 0x5c7adbda, 0x1b5701f1, + 0x0c3ec855, 0x96e3ada2, 0x30d9fe16, 0x9e180ea4, 0xb7d4a5a4, 0x85910990, 0xbb78bfa1, 0x7ba029d5, 0x66ebf4d1, + 0x34268b83, 0xe4bb7d3a, 0xf158bc14, 0xff06ca54, 0xfc0ed1c4, 0x60c3f500, 0x261d419c, 0xe8b577fe, 0xf48ee9e9, + 0xac836a26, 0x5358b61a, 0x1daec88e, 0x38c8626f, 0x6b882eaf, 0x650330b9, 0x7c80eabd, 0x61861454, 0x9e7b7f20, + 0x80c450ab, 0x7135cfb6, 0xface325c, 0x56eff7dc, 0x53cdb2b6, 0x36dbdc99, 0x7452b7e4, 0x3d11bfc0, 0xec264fe5, + 0xa207dbaa, 0xd5d46e6e, 0xf8018aa8, 0x2b9177a6, 0xefe6b9e1, 0x9225659c, 0x3adc597d, 0x381f32a7, 0x20a5e8c0, + 0x8e175709, 0x850dd86b, 0x9f0473bf, 0x4910fcea, 0xd427f014, 0xf1cb0305, 0x15470bc2, 0x9ef31ae9, 0xd9e26951, + 0x06167ac3, 0x041bafaa, 0x3a769b2d, 0x9dde9357, 0xf8517a95, 0x938836d1, 0x34e5d393, 0x39fe8cd0, 0x3c3c7946, + 0xfab35e30, 0x0f69ec7b, 0x045040df, 0x000305dd, 0x9b51e473, 0xadd93c42, 0xb8b171a4, 0x81d92e80, 0x21dfd564, + 0x2bf519ed, 0xf57860ea, 0xd69ba992, 0x779d2e1b, 0xbfd5587b, 0xfc9a9ae9, 0x7e0edfa1, 0x33714c6d, 0xd5bc8b0e, + 0xccfc8b54, 0x58a93087, 0x1fb60895, 0x7b60605e, 0xdd0141b7, 0x6a251712, 0x0a98a13e, 0x7bfae4aa, 0x5999f6f8, + 0x60d94733, 0x1ad18a32, 0xfd40a3ad, 0x5a281170, 0x5fc28e03, 0xa83d7f89, 0x065a7966, 0x85a759d1, 0xf360e809, + 0xb5cc59b0, 0x9e160e05, 0xc52efcad, 0xf578ee59, 0x4af7bcf1, 0x07e752e9, 0x10fd16bf, 0xbf12e279, 0x8ae04ca7, + 0xd33392d5, 0x288ed4fe, 0x9a00c670, 0x3442d38e, 0xc6a646eb, 0x03f10d44, 0xe9f7225e, 0xca2f0fa1, 0xaac2e3bb, + 0x3693ff2c, 0xa5fd5974, 0x10aca931, 0xc79d2fc5, 0x1905ec05, 0x3c0036af, 0xdb27a2a5, 0xc52a6a98, 0xe5c39241, + 0x325db3ef, 0xfda6d410, 0x95f371af, 0xbbfdf27f, 0x2b969463, 0x00af9e8b, 0xfd0a06b6, 0x3b31138e, 0xd2f95b87, + 0xaef407e6, 0xf7868f7a, 0xe2e14e9f, 0x7e47aa64, 0x7b5b0c18, 0x68064222, 0xb328e3da, 0x1ea963a5, 0x6a5eea69, + 0x07796220, 0x0f0f8722, 0xbd6092dd, 0xf0592f24, 0xb4fe1244, 0xe8ced2c0, 0x5c403977, 0xb4f35d9c, 0xa43dfd70, + 0x17862bac, 0x610b9ce2, 0xc23d5d6f, 0x63e577d9, 0xf2c93a3a, 0x97d9e1fd, 0xea202a67, 0x83a413f5, 0x192c7946, + 0xcf3f6b27, 0x1a2a1b5b, 0x69200bcf, 0x2a15f583, 0xe85c8f31, 0xa7ada8bd, 0xb38ffdbb, 0x4c34dfd2, 0x94d23baa, + 0xbb181ce0, 0x32a26282, 0xfcc7549e, 0x3c7eb423, 0x8e401587, 0x842bc8e9, 0xfac296d4, 0x109b4bd9, 0xff007778, + 0xbbadb765, 0x3f019170, 0xe481e6d0, 0x6fe05289, 0x3ff23f25, 0xd9388c79, 0x5e4f7f1d, 0x15a2c929, 0x9263b116, + 0x93cc63c9, 0xdcf6aa50, 0x0eefb65e, 0x9282866a, 0x62e33ae6, 0x4d899719, 0x187b9976, 0xf5ea2689, 0x87e3b151, + 0x5fcdfdc0, 0xc0df4539, 0x9da3e612, 0x76c37aff, 0xc2f069e9, 0xb8aec95c, 0xcb9d0a10, 0xd48ef6e8, 0xd5edf990, + 0xae53cc89, 0xbb24e2f4, 0xb5eb3dee, 0x5b395688, 0xf116f57f, 0x4a8f7128, 0x3411060e, 0x92c514ab, 0xe863937a, + 0xbaa41197, 0xe5dcc72c, 0xaf16a669, 0x664039da, 0x3fc1734d, 0x4c72099b, 0xfc14ae40, 0xe9b31fd8, 0xce00343e, + 0x257e15c8, 0x12fbc35b, 0x833e7679, 0x27ca0696, 0x2bf7bc36, 0x530a6eb4, 0xd3fcd805, 0x454b1b6a, 0xe4c47cdd, + 0x4f1906d3, 0xd94d2f52, 0x5187a7f2, 0xf8592c40, 0x4b6c96d3, 0x7bd3ae52, 0x023e2427, 0x31c4282e, 0xd8215da0, + 0x1f43189c, 0x9e0aebb1, 0x363b6924, 0xbc50d287, 0xf9496a6e, 0x23b54310, 0xc32a677b, 0xa843fa43, 0x6d7b3b88, + 0xca4ae62d, 0x96b3fb52, 0x4727ad3f, 0xa1ba25f7, 0x6ce483c6, 0xe46d9127, 0xfb54eff3, 0xfc5fbfed, 0x18db2aa6, + 0x82914797, 0x1705333b, 0x7c374aea, 0x358367d4, 0xaa6212d4, 0x66ac9f4d, 0x4429b1aa, 0x838682ab, 0x5bdfd86b, + 0x1e82010d, 0xbc02c620, 0x7174d1ca, 0x5bb5714a, 0xb1a06898, 0x3481ea5a, 0xe6a3da25, 0xda747472, 0x70b33853, + 0xbcb36fa7, 0xb328445b, 0x18007475, 0x468e0836, 0x144b837d, 0xfd420f44, 0x23cf8bf7, 0x112c60ce, 0x90f65308, + 0x7361dbf0, 0xd8493b1e, 0x4dfe98e9, 0x879d857c, 0x1c1b4958, 0x0fda938f, 0xd8fc7208, 0x763b5a31, 0x4cc05a2e, + 0x5e68e36b, 0x838322dc, 0x01fa6412, 0x2edca5b9, 0x33cac6df, 0xc4900965, 0x61e54212, 0x9b899ea0, 0x0adbe90e, + 0xed6bf807, 0x871a2102, 0x99f83316, 0xfaa0132d, 0x33d7f86f, 0x6bdf45df, 0xaa4f88c6, 0x84b2b95d, 0x89221af7, + 0xfde369e7, 0xadafaa15, 0x86c4f91b, 0xc21cee40, 0xe54929fe, 0xdc03e09a, 0x5b6edd32, 0x406e133b, 0xfb7507a4, + 0x6449e3a1, 0x66263430, 0xbce0953b, 0x4b68eaaf, 0x4946a06a, 0xb40599a7, 0x4472dbc7, 0x532e6654, 0x0c528786, + 0x2af9030a, 0xade14def, 0xf0e7432a, 0xd23120a5, 0xe174b6f5, 0xc9f1fcdb, 0x230b4319, 0xdd780574, 0x58889d79, + 0x888b4746, 0xe266aec8, 0x1b30570f, 0xec9b4e22, 0x380e1fd9, 0x748f2bc2, 0xb50d9f1c, 0x22c3c3f3, 0x0698d82c, + 0x15593d39, 0x6b503b3e, 0x9561ef62, 0x1ca680ad, 0x44f1187c, 0x7d336a7f, 0xdba1b444, 0xd66f8a0d, 0x7df2a3be, + 0x0dcb441b, 0x5bb5e4bf, 0x381b707f, 0x818cadc7, 0x812e2773, 0xcbdaa154, 0x2bc1b9e7, 0x9f483af4, 0xeefc8478, + 0x73e830ce, 0xb353b81d, 0x5d4cd927, 0x4e2fcaa6, 0x441673b9, 0x5ca461b9, 0xc1a3b77b, 0xbfd0216c, 0x06f67edb, + 0xe7929941, 0x49354022, 0x54308318, 0x11dfcb9c, 0x9a840dd5, 0x1cea82ad, 0x4d3aead2, 0x4149bb2e, 0x24cadfe9, + 0x36333d7d, 0xb546ed5f, 0xf963fcba, 0x19ab91a9, 0xa2cafa34, 0x498ca20a, 0xcd9ca5cc, 0x8430b35b, 0x45da675f, + 0xd7fd46ba, 0x3818a7e3, 0x277c9116, 0xdb5813b5, 0x9f013844, 0x678c88e0, 0x2f19938f, 0x52a33502, 0x7d4b918c, + 0x345aadad, 0x0f4d0020, 0x111c02f2, 0xa696fc3e, 0x8bfef5ca, 0xcaa6e446, 0x4b0a5e47, 0xce55bc17, 0x09656fd6, + 0x9be84e6d, 0x1ac46e31, 0x456acca2, 0x53e98c55, 0xfedfd4fb, 0x36b56901, 0x74d876ca, 0x44c167c5, 0xa6610e87, + 0x14314c33, 0x646dc908, 0x40a72887, 0x8ada7673, 0x83486b67, 0x7e718d49, 0x9ff5958e, 0x672a212d, 0xe2d6f1f3, + 0xfe627e5d, 0x791daf5e, 0x50943665, 0xf33f68cb, 0x10d90654, 0x040a07c5, 0x698a5f7f, 0x834e5221, 0xfbb625b1, + 0x3e6a0f21, 0x9dad2288, 0x3afe1dc3, 0x99f64d76, 0x6f1ec1df, 0xb0892ea1, 0x8932f631, 0x0f22400f, 0x44006261, + 0x72f16cfc, 0xc89ad73f, 0xe60b27fd, 0xebdb2c52, 0xc5a2f965, 0x49880d53, 0xe0a377c7, 0x6d4b80c1, 0xe4d1b6b1, + 0x28dfd6df, 0xda09bb42, 0x09468622, 0x9ee17fc9, 0xd6c9844e, 0xd921b960, 0xa9450866, 0x5eaec349, 0x86de5619, + 0x221917c1, 0x29cd6536, 0x08c1e273, 0x3e7b474d, 0xb3504a33, 0x1c926f0a, 0xe1f1106e, 0x06add0d4, 0xd0c462c6, + 0x25933747, 0xb131fa1c, 0xab9f2895, 0x175713ad, 0x48910c97, 0x90b455c3, 0x494f49bb, 0xcd7f90a5, 0xb6709e40, + 0x3a456351, 0x16335aeb, 0x043069b8, 0xe2bc8b6f, 0x08484654, 0x35efc1c8, 0x7fb2d13a, 0x543a223a, 0xe52108d6, + 0x3f252972, 0x42f5810a, 0x13c8b807, 0xa20bf6c0, 0xa5ae718d, 0x0bd09563, 0x66ac29ea, 0xb022acf9, 0x87dcb2d5, + 0x9bafb81d, 0x62e53468, 0x86ec692b, 0x6f991bfc, 0x47158a15, 0x4bce9b45, 0x9bb8cf13, 0xe5529f03, 0xb9a287bb, + 0x8d6632f1, 0x8ba05667, 0xb81c2be9, 0x9d263673, 0x926195ce, 0x250d2c83, 0xc292a076, 0x695c4902, 0x5550ec24, + 0xcfad36f8, 0x9ee5e794, 0xa799f02d, 0xebf94220, 0x2282630d, 0xc5eaa672, 0x3ba5216f, 0xa823a2f0, 0x41eca645, + 0x2ab990c7, 0x63a4c199, 0x2a903d84, 0x277dfbfe, 0xadd8e3b8, 0xd9ba55f8, 0x186e095b, 0x5e4075b3, 0x526af581, + 0x87dcb079, 0xc0d7eb3d, 0x38315d3e, 0xf20278bd, 0x50c43023, 0x892d80a7, 0x5a009668, 0xdea23b22, 0x9f8c78c5, + 0x7481420e, 0x043b1bd5, 0x8eef556b, 0x1d7ea637, 0xfb31497b, 0x5d2b8163, 0x8d801702, 0x98d2fe2d, 0x3ed6b821, + 0xb4d9fc24, 0xc219cccb, 0xcd691896, 0x2ce68b7a, 0xff16d663, 0x8dd0fc68, 0xf5f02adc, 0x3af3459d, 0xaa9bf9e9, + 0x8d436e6a, 0x11ce6040, 0x725e6507, 0xf043a268, 0x31ce4e7d, 0x2222e485, 0x8749b526, 0x6934e270, 0x462cb504, + 0xb2ccc077, 0x6162fefd, 0xb3701463, 0xa2ba5d80, 0xc3cb7c32, 0xc7e6f695, 0x79fa72f9, 0x11aec8dc, 0x231320ce, + 0xeabc4ede, 0x82191ff8, 0xafb8910c, 0x02da5f40, 0xd9d12334, 0x068ffbdc, 0xc3a0826c, 0x972a93c1, 0xc6ea0559, + 0x3e457dab, 0x9b5b9b65, 0x37b878cb, 0x67b76884, 0x24478b3f, 0x4067efa2, 0xaf8dcc1e, 0xfeff3319, 0xeadd9464, + 0x043a8784, 0x750aff92, 0xc349cfbc, 0x289ff1e0, 0x13e9cb37, 0x85c7625f, 0x1cd44f50, 0xec04c135, 0x5ecc278f, + 0x2b74651f, 0x3453e62c, 0xedbc41e9, 0xe20b9267, 0x32e1c10b, 0xc7e81189, 0x1a5bcb57, 0x0862a010, 0xb3c9a772, + 0xe95fe6af, 0xd9b1de34, 0x1fe8ba90, 0xb1e075de, 0x37822b05, 0x4c535295, 0xed37dba7, 0x26112057, 0x68c688f2, + 0x41b19555, 0x354c296e, 0xeba9cc8b, 0x9467d5e6, 0xe6f57ae3, 0xd83de721, 0x8eb96774, 0x4a2283d2, 0x828c2992, + 0x980ddb34, 0x50ebce4c, 0x647a0ab6, 0x0ed8dcf0, 0xc5b46a8b, 0x1a8ff7f2, 0xedcd633f, 0x60f035c6, 0xd1efc163, + 0x67c335d0, 0x6981f384, 0x6ca54c87, 0xa073b4a6, 0x59d159ac, 0x7aead5c9, 0xbf09d971, 0xb25d18b9, 0x321eb98a, + 0xf5315cf0, 0x995fb40e, 0x0cc73d86, 0x33ba70df, 0xa1c926d4, 0x854f6c47, 0x059670af, 0x4a31b851, 0x86e2a930, + 0xa571dfbf, 0x3a3fe4b7, 0x267de697, 0xb31d69c6, 0x086ee6e5, 0x10a2d4ff, 0x6cc7ed19, 0xb156f99f, 0x925d2337, + 0xe23cc3fc, 0x712f8c73, 0x6edcbe75, 0x32a84f9e, 0x3e99cfd5, 0xe714aaf8, 0xbc2cef3a, 0x29c40a00, 0x1ce39a6b, + 0xbf7d9647, 0x75871913, 0x188709dc, 0x48ea3e9d, 0x36bb2748, 0xb36c6141, 0x3af7f514, 0x33a6d8b3, 0xd9101e64, + 0xdfd8eca8, 0xd5f5153d, 0x874f27ed, 0x56aaaac5, 0x731e46bf, 0xa44437b1, 0x13eb0f7c, 0x77b31835, 0x65c53459, + 0x6ee4421d, 0xd7e9c92c, 0xf5e288f2, 0x3e3a2146, 0x4f09dbcf, 0xde9cc772, 0x51ea38d1, 0xda51a661, 0x65ead2e8, + 0x23d7cf11, 0xea5a5b4a, 0xa002bef1, 0xc2deee19, 0xeb90cf90, 0x1bdd3c5c, 0xf0797b5c, 0x4d56c8aa, 0xebf1443a, + 0x0e5f8848, 0xd61ad101, 0xf44c42a4, 0x15414f09, 0xd77098e7, 0x5ee1914d, 0xbd9532b1, 0x42168fee, 0x28e6e936, + 0xd37d5397, 0xeada6952, 0x21d17c84, 0xe40c49dd, 0x108eca26, 0xed56296a, 0x07f45509, 0xe5005df4, 0x8c5c2dff, + 0xfea92813, 0xda2b4bf1, 0xc08ba2e1, 0x1c3a5981, 0x7f7abc76, 0x3bb01dfe, 0x3e82aaa1, 0x8ecb21c0, 0x201b7eb5, + 0x482196b7, 0x182d7a24, 0x1722f6ec, 0xe502cbba, 0xad9b8b28, 0x228e2b59, 0x0f72fdb9, 0x123152f4, 0xded23976, + 0x2e489f82, 0x6d3ee0df, 0xa3d63125, 0x565c4afb, 0x68791a17, 0x2c28fe12, 0xb69d42e8, 0x881ccb9e, 0xa1bb6a8d, + 0xa040c8ce, 0x41854573, 0x2a5d6e2e, 0x820a67dc, 0x6dcf0caf, 0xb8bfb2c8, 0xe19a859f, 0xfb877d69, 0xc91faf5e, + 0xae766ef9, 0x8ca3b4d2, 0xcf11d179, 0xf26ccb02, 0x857e2d03, 0x48f8a69e, 0xb4dbf074, 0xe92d4640, 0x2f423900, + 0xdd79ffb3, 0x5750d90a, 0x58045a5f, 0x9b2c378f, 0x32864934, 0x95e4353a, 0x8b398bfc, 0x70b55cfc, 0x97012c7e, + 0xd5e24aec, 0x6731d1b3, 0x48ebc226, 0x89672437, 0x2d28ee81, 0x7b149603, 0xdc32e155, 0x977f8753, 0x0ce8e2cb, + 0x18281991, 0x42588569, 0x39d1418e, 0xd6da5eda, 0x642b4a5c, 0xf8ec48fb, 0x7f664711, 0x6a535412, 0x25c20971, + 0x915978fc, 0xb7341495, 0x3f9f40a8, 0x871795ab, 0x23d301d9, 0xe7b80307, 0x0609bf8b, 0x7c87e829, 0xf959b7d9, + 0x5d2420d9, 0x2ab2f53a, 0x9dca605d, 0x5120c0fc, 0xceecf120, 0x2d611e16, 0xdf4ff30c, 0xb6cc52fb, 0x4a5faf73, + 0x1f0d6fc1, 0x46cc9793, 0x617a9aae, 0xfda4c737, 0x288969c6, 0x0a9f4b80, 0x5e319a89, 0x477d5c34, 0xe2ef3d70, + 0x966339d1, 0xce684564, 0x83af2d51, 0x9f4f2628, 0x5a88ee8c, 0xf4b0bfa5, 0x6db3425d, 0xce451d6f, 0x6f2a53e9, + 0xe9e41174, 0xfc571a6c, 0x1670ecf0, 0x4b376b4d, 0x7616a6c1, 0x8853617c, 0xec0277b2, 0xc5736a45, 0x4c22072e, + 0x1e936d65, 0xacc7c5eb, 0x14a7d65c, 0x42d132eb, 0x9e2f1c77, 0x6413dae3, 0x017950b3, 0x1e54e24c, 0x65721063, + 0x0365098d, 0x013e15ad, 0xc990d5f4, 0x10dff7c0, 0xffc2ab62, 0xc147c483, 0x6ff9edba, 0xd9abf52a, 0xa1d7537b, + 0xed216f9a, 0xcb714de5, 0xd29ca05e, 0xa0a2ec8f, 0x1a4a2012, 0xa9ba4144, 0x1f79715b, 0x6adc31ff, 0x4d0d291f, + 0xf602de55, 0xb69fb6a9, 0xeb575c85, 0x7445a9e9, 0x385b1051, 0xc15bc459, 0x1bc003d4, 0x844f0dc1, 0xbecc44de, + 0x2c25c236, 0xa52f0a08, 0xc80aeee2, 0xaa209bf1, 0xde382e84, 0x43b0fe9b, 0xb83c1d09, 0x2a724431, 0x99029b50, + 0x28f20221, 0x7751d0ac, 0x03dc05ca, 0xdf3723ae, 0x3e6637f1, 0x4dfd2fea, 0x39d98822, 0xbd2995e9, 0xd906ec04, + 0x168f81f0, 0x39b22269, 0x143abd79, 0x8cd7c8a6, 0x831b3d21, 0xcf594cca, 0xb921c72a, 0x9fc5a234, 0x55d0fbec, + 0x7589a27c, 0x8bd7dac4, 0x67b9a400, 0x612d2eab, 0xa70771d4, 0xd4c756a6, 0x43ee70e4, 0x10003659, 0xb3cc1090, + 0x7bc2685a, 0x16c2c8b5, 0x90351619, 0x06aa683a, 0xda34591c, 0xe2daa397, 0xdd98960a, 0x0885497c, 0x7a2bf17c, + 0x84b6ab49, 0x5b3c6835, 0x0015afb6, 0x3489b433, 0xcec96034, 0x0623a3a1, 0xe2cca1dc, 0x4b783cfc, 0x0601ceca, + 0x89cc97bc, 0x713d3b24, 0xb2d7e2e4, 0xcf222af1, 0x4dfce26b, 0xec6f1b6c, 0x0ff86b84, 0xf13e1b76, 0x341590fe, + 0x86363b5f, 0x374e92b4, 0xc0178983, 0x1aa64414, 0x578a98ce, 0xf2b52f50, 0x4de87319, 0x67200ef2, 0xe52c4101, + 0x21d8a5e1, 0xa22063cc, 0x1d0e7882, 0x6d1ebaec, 0x068971e9, 0xfe6ca3d9, 0x1163a3b3, 0xff115bd4, 0x7368089c, + 0x7286480b, 0xbb1f5fee, 0x3af095aa, 0x09f22cea, 0x4f9e1bd2, 0xfafbe980, 0xcc6e7b23, 0xe516c9a0, 0xeab5aa5d, + 0xf99a0da8, 0xad5d5bb8, 0xe9632a22, 0x13a090db, 0xfce40b99, 0xa013961b, 0x614782cd, 0xce169d44, 0x6433de5e, + 0xd1edc4f5, 0xae59131d, 0x37e4dcf9, 0x5e1da0bb, 0x67a48046, 0x089840f6, 0x4c181c61, 0x2518fe12, 0xeb3cbf13, + 0x37c8aac9, 0x558f93f1, 0x95f11417, 0x3033a3e8, 0x3024f142, 0x6f86eee9, 0x099cdb88, 0xdd6706a1, 0x4f1b105e, + 0xc0ac7573, 0xca381e11, 0xfc5916b6, 0xb6040daf, 0xee0c2e92, 0x983cc9ff, 0xbe618b41, 0x4399b558, 0xa40b3211, + 0x332f9714, 0xa3804fc5, 0x52feadba, 0xd52ca3cd, 0xcbc279ba, 0xd44f56d6, 0x4a0ab377, 0x027e218f, 0x1e534958, + 0x37552b9e, 0x9761e038, 0xa23e86a6, 0x116a9b41, 0x2d0b1f6d, 0xf16d572c, 0xf897617f, 0xb56d3dd8, 0xe6e2f78f, + 0x9db48f44, 0x411d8628, 0x2deaa2d7, 0x01b02bc5, 0x3937c6a4, 0xc737e243, 0x3cd3dded, 0xae4691ad, 0xe9b11f94, + 0x282cbcd3, 0xd22cd298, 0x2ee306fd, 0xc38041aa, 0x9b2f4362, 0xe525bc66, 0x293c892d, 0xcfed5315, 0x27f4a06d, + 0xea70b3d8, 0xda6d733b, 0x3d8456a9, 0x978e905a, 0xbcd50896, 0xe213b4a8, 0x9a882442, 0xab4e1d7d, 0xf28f7f9e, + 0x98cf670a, 0x5698df8d, 0x67450862, 0x63e316e6, 0xf786511c, 0xd2898b98, 0x9f18ac05, 0x5e438a95, 0xfa64de5a, + 0x45ae6732, 0x2d8ad29f, 0x30c22b30, 0x15334b14, 0x11e40e82, 0xc2bca40d, 0x4a92cc5e, 0x1adbe429, 0xe6c611e2, + 0x3c9c2d05, 0x6794edd6, 0xc22cc352, 0x60ff580f, 0x4fe05108, 0xad52940a, 0x5f3846f7, 0x3d01ac6e, 0xf38f23ef, + 0xc045f697, 0xfd090038, 0x0e7dcda4, 0x0d731cb8, 0xa4b773d4, 0x5be0c93f, 0xcc6553f2, 0x0832409c, 0xd2af9e9e, + 0x36ae74e4, 0x1529d05e, 0x549dd914, 0xde77cc81, 0x19b0e2f5, 0x0901f651, 0x709e3d23, 0x78bc29c7, 0x4807e79e, + 0x265c6785, 0x0c1a690d, 0xfc691820, 0x15395067, 0xce84577e, 0x76703629, 0xdd775d2d, 0x0e30c2b9, 0xd85611c1, + 0x4dcf3d54, 0x8d60151f, 0xb6f88148, 0x7ab50050, 0x254728df, 0xd6e8965e, 0xe9c765c6, 0xb326cc47, 0xe0faa978, + 0x9cbb1de5, 0xf551ae5f, 0xd9ba5798, 0xc6390dac, 0x1cefcf7b, 0x2794ddf2, 0xb77eda67, 0xc49052e6, 0xc514a075, + 0x48368808, 0xe70d1603, 0xa9e1c1f0, 0x6b3951fc, 0xc6bbd4e6, 0xe4557239, 0xf7b0e06b, 0xac77dcae, 0x275f014f, + 0x2cb79526, 0xe5c1d388, 0x15601771, 0xc6029172, 0x15f82b87, 0x8a992da8, 0x3c4f8cd8, 0x25c4b7dc, 0x1eb3ae90, + 0xf28a6231, 0x9eaa4f64, 0xe9468748, 0x1a69224f, 0x938bb596, 0x6c059416, 0x4dfb7956, 0x87b23c10, 0x07a04de9, + 0xd8eae4af, 0x46876f0b, 0x68514f53, 0x310eac97, 0xd60f7bb9, 0xad7cd76d, 0xa6c2b817, 0x0dc8be0d, 0x262cfc11, + 0xd1daf994, 0x8f2d60e5, 0xf5b7101b, 0xb0b164c0, 0x210a09be, 0x6feb0966, 0x4abbe46a, 0x6acaa72c, 0xbbd93713, + 0xb96e1520, 0x15f4c9ed, 0x45d1266b, 0xc5b71d17, 0x801dba87, 0x98d7b025, 0x45b993ca, 0xe69d4732, 0x5389bce5, + 0xf0484918, 0x7e227ef1, 0x534565f7, 0x0909ecd4, 0xfd3d98db, 0x2a97819e, 0xc1281216, 0x62a8e0a5, 0x200442ca, + 0x1af1c025, 0xbb8bf576, 0xd6712785, 0x427d52e4, 0x108f84e0, 0x0e8cd3c4, 0xabb4ad93, 0x7ad9f9e8, 0xdd9423ba, + 0xb05cc0e0, 0xa8f1cb79, 0xcb4c5765, 0xa37a506d, 0x4bf9a5ca, 0x07a073e8, 0xa1d2622e, 0xfdabc0e6, 0x951e3c27, + 0x63d148e2, 0x939ad0f0, 0x29525a46, 0x311adadb, 0xcc76eed0, 0x96ad3585, 0x2c08eb33, 0xb3d31251, 0x6db63d2c, + 0x1588ecd0, 0x18c5f341, 0xfc2acbe4, 0x4e639f0b, 0x912dbb3b, 0x4baa88f9, 0x70e8b98f, 0x425ce53e, 0xea08bce2, + 0x29bc2f91, 0xac5eaa62, 0xfb4b56b4, 0x18575639, 0x7d43ceed, 0x96dab1a1, 0xe1646778, 0x9d68b63a, 0xb58638a4, + 0x8bc6cf4f, 0x30f0365c, 0xe42ec54d, 0x6c07f688, 0x8897bc95, 0x96223af0, 0xd50a59ef, 0x960ef2b7, 0x634cdee4, + 0xc846f19a, 0xb48cb95b, 0x44fe4aa5, 0x8f778228, 0x423fbd15, 0x5b40740d, 0xab51acfb, 0xb484398b, 0x6bbb33dd, + 0xdb813471, 0xb4046784, 0xbf215e96, 0xf15716db, 0xb6445c93, 0x80df65ef, 0x8bb5d226, 0xf708838e, 0x2caf050b, + 0xf8065c89, 0x1278f29e, 0xaa5362a0, 0xf72e9080, 0xfbd2452d, 0xf229bb5d, 0xbf557de9, 0xd7c2529a, 0xfd4cda3c, + 0xe79c8672, 0x8b274a14, 0x3c0479c7, 0x9254685a, 0xaaeedd05, 0xa14482c6, 0x1d65d3dd, 0x143694ad, 0xe1dfb46f, + 0x6612a41f, 0xde3390f3, 0x437d630f, 0xf2701fd8, 0x51b9cfe9, 0x0a455432, 0xc295db23, 0x2bb62a5b, 0xb204d0e8, + 0x6746103e, 0xa0eff544, 0x0bba778a, 0x86f1078e, 0xcb59c4a9, 0x27934279, 0xb46e3ca7, 0xb9b49d7e, 0x38d0a791, + 0xf1ee2d08, 0x1b100e82, 0x4ba518b3, 0x75ed5f41, 0x58f725cf, 0x0e618281, 0xa5574a16, 0x46f0d5be, 0x9d8c7768, + 0x7ea8c2c3, 0x923d9271, 0x5eaf34d3, 0x79c7d183, 0x14a8fd0c, 0x0d5b51bf, 0x5ebd7950, 0x14ea6a26, 0x836db01b, + 0xd7536e36, 0x2e87e1f8, 0xb70806df, 0xdd0fb988, 0x956656eb, 0x71824b50, 0x945074d9, 0x23322de1, 0xd1d5c2c0, + 0x0f788f73, 0x9a1fac27, 0x168da944, 0xeece3bef, 0x6a2262e0, 0x0440ccb0, 0x479e6c92, 0x5ce3fa8a, 0x2075b595, + 0x652c3e86, 0xa5812635, 0xc96d9bf5, 0xa5136312, 0x983aa9a4, 0xb41ddc82, 0xdb4a2241, 0x806460ec, 0x183637f9, + 0xfb281422, 0x78691843, 0xb4a5778a, 0xfeb158ee, 0x9218ca7a, 0xcb9baccd, 0x4740f793, 0xae756dd4, 0xd0e93bd1, + 0x5f394ac7, 0x7196fe01, 0x6803c5bb, 0xb56898e6, 0x38fb496a, 0xfd8aa499, 0xd3489c47, 0x58e42785, 0x2d9e5200, + 0xfcf470a7, 0x4d36dd6d, 0x8d10a972, 0xf531beeb, 0xd5a9751d, 0xbf706d38, 0x12af2d21, 0x3804a901, 0xee4b2926, + 0x724a1e6a, 0x1f49fcfc, 0xb0dc2751, 0x535504bb, 0x571ea1f0, 0x9a367ff0, 0x608c7c3f, 0xf8a002e6, 0x6eac9618, + 0xf8481f7d, 0x58e023b6, 0x17397392, 0x0e1c3a37, 0x3a8e33d7, 0x6bf9a536, 0x9800d55f, 0x1f8a238e, 0x4a497edb, + 0x4075c90e, 0x47e918aa, 0xcb184527, 0x307019fd, 0x8f25f29d, 0xd839eaa1, 0xe1894005, 0x43980af8, 0xc548731c, + 0xb19aa6c3, 0x64041f13, 0x45d2b126, 0x19710770, 0xbc4bc2ef, 0xec8107d1, 0xf897d70c, 0x92d1c238, 0x59503c44, + 0xa5a4d885, 0x4cce0663, 0x9144eb1c, 0xdf9190ba, 0xf5278dfb, 0x5bfe1c63, 0x82172a29, 0x5db3569b, 0x6a0ab6f7, + 0x85882bb9, 0xa5501135, 0xb46f125f, 0xd404ea8f, 0x22ca5a64, 0xbf5b7905, 0x1fe2e366, 0x2308bd61, 0x97d85545, + 0x188034ac, 0x059b1af2, 0x23bb66b6, 0xbfbf80fd, 0x3e248157, 0x81dd2ce0, 0x8dbd59b3, 0xabdbfe7d, 0x5aab6b45, + 0x4f35d9ff, 0xbcdb779e, 0xd0c08a07, 0xfcd45320, 0x798e0a65, 0xdf20eb07, 0x34f8694e, 0x1c770666, 0x656f5851, + 0xc2110048, 0xef4c9825, 0xa66a7b86, 0xa9b737f2, 0x5d9e546a, 0xe23ab35b, 0x9de51a14, 0x146c5f47, 0x0237ed3e, + 0x3d923162, 0x421f596b, 0x882edd66, 0xf74a2293, 0x7b6e5b19, 0xad4d5830, 0x6cead3a8, 0x61adbb39, 0x49c719e5, + 0xdd650415, 0xca931f31, 0xc74ecbe9, 0x266386a7, 0x0d42f1a4, 0x13e3d3a0, 0xe0a35fd5, 0xac3cdb15, 0xaddd3c63, + 0x9d0f479b, 0xcfa8ad38, 0x9efaf5ed, 0x6ce6a128, 0x4e7651d7, 0x64c35ab4, 0xb7afe7e6, 0x20d00302, 0x0718e1f1, + 0x9f2c8340, 0xfd1daef8, 0xa74fac13, 0x66e13a4e, 0x4e98435a, 0x10df673a, 0xb6747958, 0x6bcb60f5, 0xbce4158b, + 0x6259bed2, 0xa6002f2c, 0x40dff3b0, 0x1fae6336, 0xf92e0164, 0x2d680e92, 0xf9799a6a, 0x1a67cf71, 0x7c761c44, + 0x166cfe2e, 0x286d4b0f, 0x48d9a451, 0x248cbb97, 0xfaedb501, 0x06cfcbf3, 0xa46d054b, 0x11efbcb7, 0x2a7a9b08, + 0x436ca416, 0x0091a7da, 0xe705853a, 0x124b6d44, 0x7237703b, 0x57652c28, 0x2f12db11, 0xde851d5d, 0x6a2c4895, + 0x99f5e336, 0x67e6d388, 0x1ad75a86, 0xa85bc994, 0x21efee66, 0x92b14a16, 0xdea5cbad, 0x9538956b, 0xdeff2973, + 0x20fa88af, 0xb24cf246, 0x54dcaac7, 0x35f9434f, 0x341701e9, 0xe34451dc, 0xf3f7ce3e, 0xa9274ddf, 0xdcffa15b, + 0x1b7fcd81, 0x8b7788b2, 0xeed33956, 0xec54aae4, 0x5ec185e6, 0xe4d9db6b, 0x6ab131f2, 0x278febb0, 0xdeb5cc9a, + 0xe5e16b56, 0x34dedee3, 0x0d18ecd5, 0xe39a969a, 0x11792fc6, 0xdf55d94b, 0x54afe658, 0x112a8ec2, 0x385e89a8, + 0x75d09b3f, 0x3dfde633, 0x7ac9c8bb, 0xe31acfd0, 0x1ab0661b, 0xae2bce96, 0x0c60638a, 0x0c83492d, 0x95d61b20, + 0x507dc3dd, 0x24eb3fdf, 0x74dbdf7a, 0x41c556d7, 0x58a46242, 0x004d0ad7, 0x0aad4ab7, 0x82dce589, 0x8550c98b, + 0x31b2a19f, 0x712cd22a, 0xb9f104dd, 0x10bd45c3, 0xc9981e3e, 0xc0233ce5, 0x8a49a2ef, 0xee838f6b, 0x57dfc629, + 0x50f5b110, 0x0c23b119, 0xbc27c7e8, 0x37add957, 0xf5219fa0, 0x7f574918, 0x81d51d31, 0xd084e8c8, 0xf3979f4f, + 0xd1b98d82, 0x632df3e2, 0xfa56e889, 0x14466593, 0xbe5b3c45, 0x2e6a2e27, 0x01a6f752, 0x6e5a4db7, 0x961c96a0, + 0xe98733e0, 0x32930ef9, 0x8bd935cb, 0x319d7323, 0x099f3234, 0x8044141c, 0x74cff4e6, 0xbf07f58b, 0x3507c13d, + 0x03e71459, 0xe3a622da, 0x3ea22532, 0x1c6c91ff, 0x7dda5782, 0xff547f35, 0x462c2d50, 0xa1bee963, 0x75257595, + 0xf7c526e9, 0x8b18c3f6, 0x3c228bac, 0xb121f930, 0x9d1a0840, 0xacd2676c, 0x4d827630, 0xf12a2f87, 0x900624fa, + 0x60b463c3, 0x669e525b, 0xd7fefa7f, 0x96e4ce98, 0xe4a58e4e, 0xd4facc88, 0xf3be72c7, 0x01ca0052, 0xdf927440, + 0x65b3e648, 0xfe80e75a, 0x17fdce18, 0x610ec9fa, 0x7ecfd059, 0x066f4a68, 0xa55688e1, 0x4f2df852, 0xfd63cd72, + 0x55ac0ccf, 0xf300a4a5, 0x46bf3c5e, 0x08744922, 0x8766e5b4, 0x54de2a50, 0x9e2b0622, 0x22c7180d, 0xdad6b9e2, + 0x6ac0a2b4, 0xacd63d88, 0x1b95c283, 0x023cd23d, 0xad931003, 0x5ce67a2f, 0xc3e5a1dd, 0xe283d568, 0xed5dde21, + 0xc226cc77, 0x294e0e4e, 0xb1750995, 0xa38789ce, 0x125c482d, 0x53ae99f8, 0x026916e1, 0xac0ca1e8, 0x7dbd5b51, + 0xd0489c01, 0xf275cdee, 0x61f03bea, 0x751d5196, 0x38bc0ba8, 0x992925ad, 0x8e9c3e6a, 0x84d8de17, 0x89816c5a, + 0xd049db69, 0xe3bd73ab, 0xb0db4a15, 0x513d36c1, 0x825554d8, 0xfbe0cf2e, 0xf181c983, 0xf06e2fe9, 0x5d6bc3c2, + 0xdd4943bf, 0xdeac8839, 0xe1b21b60, 0xf5de2ecd, 0x1d263007, 0x8aaa2383, 0x879fbf6f, 0x0c117533, 0x0b70ddeb, + 0x2fb74b12, 0xf9cd9f82, 0xa0dfb688, 0xf124b4e3, 0x3167eb53, 0xa018e47e, 0x0f9ef6bd, 0x4a7a4ef5, 0xf3889c58, + 0x3b2f6145, 0xe5997b81, 0x4489b2a1, 0x29d89905, 0xcdf9384a, 0xdc38cc9c, 0x6f2cdb89, 0xa16a270b, 0xd0e256f3, + 0x39135fcb, 0x90c8508e, 0xf3d29eeb, 0x31854624, 0x8fffd4fb, 0xc55cbd39, 0xe47c7c7b, 0xee1a4675, 0xf2390d38, + 0x4cd711a6, 0xc46a6a58, 0x2d82b595, 0x5a6aa783, 0x55b6eb3b, 0x059c5471, 0xdc545daf, 0xaf4d801d, 0x69036fe5, + 0x9920ac09, 0x02db13ae, 0x1994470e, 0x8c368bad, 0x306407a7, 0xedcdee0e, 0xb35705e1, 0xfe7968ab, 0x057d744d, + 0x108cdb88, 0x9bc9fc39, 0xdcf2a150, 0x5920a130, 0xd7309797, 0xe7432f51, 0xab3ca2ca, 0x675527dd, 0x43ec0351, + 0x1b2cc70b, 0x393b5885, 0x49c355db, 0x8a8f0662, 0x6032cc37, 0xf382c1b4, 0xf8781fbb, 0x5d9b4f01, 0x2944706d, + 0x17662038, 0xcbc11d90, 0x03fa3ca6, 0x959fa620, 0xacba35c8, 0xa0592429, 0x6e2f8da6, 0x8ee22fc9, 0x9970baae, + 0x67e265d8, 0xdcd48050, 0x263d3753, 0x938899f1, 0x02733b96, 0xdd38455e, 0x253d5795, 0xa8e3738b, 0x9770975d, + 0x8f9899b0, 0xc2baf18c, 0x93df2492, 0xbbade281, 0x52e900b7, 0x86d9909f, 0x233c4e67, 0x67b29b8e, 0x4a263bfc, + 0x217b9e71, 0xe87ba100, 0xb2081099, 0x580c3602, 0x3c7426a1, 0x24385f7d, 0x138062fe, 0xce01781f, 0x469c954a, + 0xacabe801, 0x47952193, 0xd3138e94, 0x3e6b18b7, 0x0084e991, 0xb39ab0d1, 0x3c4e8698, 0x9db0f02a, 0x05ca4a6c, + 0x68161660, 0x6365afcf, 0xfe7c2c9b, 0x2e0ca2f6, 0x0de81591, 0x59530f41, 0x3755299e, 0x8951bdbf, 0x90ce9043, + 0x96847976, 0x75263c8d, 0xc6feca9b, 0x2a1299d4, 0xc151b5dc, 0x4fef4e0c, 0x8b9371bd, 0x260abd19, 0x96804723, + 0x0104776d, 0x0d089f9b, 0x646f75be, 0xbba86b30, 0xb3575a2d, 0x68358d00, 0x21c9b287, 0xa65e6a28, 0xedabeffe, + 0x9ccdec13, 0xe9a805ab, 0xc0c35376, 0x3c841106, 0xfb4dc78b, 0x9cc21d3f, 0xea3ec0d8, 0x25d6ba47, 0xec63d289, + 0x3803e7c4, 0x04feb5a0, 0x98ee239f, 0xb6e6d137, 0x75eccc6b, 0x3f327184, 0x671596a0, 0xa08b6a5b, 0x0bca7779, + 0xb687cc6b, 0x6d028606, 0x8969cdc1, 0x9b5ccec4, 0x093bf3b5, 0x2ee44040, 0x42b7e533, 0xbdb2f9ab, 0xad4916cf, + 0x8ec953aa, 0x4c869ce2, 0xc40abb60, 0xaac46459, 0x96110b50, 0x50eb5bb6, 0x8f71e7c5, 0x00becc1e, 0x08da58de, + 0x9e283138, 0xb2631843, 0x8c9d46d6, 0x5a8f4929, 0x953f3773, 0xc44c858f, 0xa2b0a933, 0xa60e6a65, 0x594689f7, + 0xa4fa2f87, 0x472f5be5, 0x3791c1f8, 0x15767f1b, 0x7bd3528e, 0x77e0c746, 0x08f97807, 0xd0658dd3, 0xbd160588, + 0x6fba83bf, 0x0d4a30b4, 0x288f435d, 0xcaf84c6c, 0x3ca69254, 0xb4d22840, 0x3af925a3, 0x82eab3ff, 0xd2343fae, + 0x288f025c, 0x5cb97759, 0xc8c85692, 0xb1a71f96, 0x3b4c6cb2, 0x1de25ce3, 0xab7bc371, 0x802889d1, 0x7d4f1ea5, + 0x8431f79f, 0xa933f2d1, 0x58d325a4, 0x15a17320, 0x024552c8, 0x5378e29b, 0x8c33cc6c, 0x9b0b0ade, 0x6373a3b0, + 0xa16c60de, 0xd40ffff5, 0x334f1a19, 0x7d195566, 0xb5f86898, 0x4d64e1d7, 0x4c9ca5fd, 0x7f1f3313, 0x30013306, + 0xea8d1551, 0xbc14dbd5, 0x2186e991, 0x1eb5a04e, 0x5689b9b1, 0x0e5bcdbf, 0x40ee3943, 0xb7e06c50, 0x5e197a89, + 0x6549d8b0, 0x99fa0ede, 0xa04353f8, 0x99fbebfb, 0x6bfcc2bf, 0x089d8fd6, 0x274cfb26, 0xbccfb003, 0x0659b886, + 0x55f8d60f, 0x5fb7dd2f, 0xc0702858, 0xfa327edc, 0xf1c81c74, 0x83ac2e76, 0x38cb41ab, 0xc588c676, 0x5429f255, + 0xbed76d66, 0xf5b960da, 0xf438566c, 0xec4bf3c1, 0x8d9c8650, 0x9c301d54, 0x7d988a89, 0xcbfd03b7, 0x5162edc3, + 0xad500497, 0x4e7a1157, 0xbbdd371b, 0x17ad0e1c, 0x249f4579, 0xc2bb3437, 0x8d0f0fe9, 0x92283041, 0x6beeb579, + 0xd63f0be5, 0xab6860e5, 0xe2accf1c, 0x399acb91, 0x7971524e, 0xd29f527f, 0xa46fe70d, 0x1592542b, 0xef6e61d8, + 0x14e89c06, 0xbc2f4b3f, 0x8f62d408, 0xa37ed210, 0x990fad08, 0x7bbbdc0b, 0xa33121bc, 0x4ed7b964, 0xff1f6c98, + 0x0c18e69a, 0x717d8944, 0x243406b3, 0xb193790c, 0x88b9c2d7, 0x0cd28f68, 0x7139ba2f, 0x1b1dccad, 0x72ce2fa3, + 0x38d85aec, 0xd62520ba, 0x94bb4b98, 0x04995c60, 0xd2fc689d, 0x7e08cc0a, 0xf67b2bee, 0xf9e9c64e, 0xc82fa175, + 0xb2e5a59c, 0x1d02dc38, 0x53198d25, 0x89898067, 0x418a2fef, 0xc749282d, 0x46db7d5c, 0xf2b3225b, 0x0b304f47, + 0xbbdb8c62, 0xf6dd386b, 0xe3358787, 0xa60c7c5e, 0xcc385582, 0xfea550a4, 0x77ebb688, 0xc866ac78, 0x8b3af4c0, + 0xce5af4fb, 0x712564e1, 0xaf51a941, 0xec9c804b, 0x4552c051, 0xefcf817f, 0x68b28a30, 0x435a0953, 0x426a1bc9, + 0x66f6d4a7, 0x3e2a6c9c, 0xe0f894c7, 0xb80797cd, 0x7c26f4d8, 0x4c11143d, 0x23cf3dac, 0x08dac7b1, 0x33084521, + 0x5b186874, 0xb7c6063e, 0x1619fecc, 0x171e9c40, 0xf67976da, 0xd7f61474, 0x6fb47b9e, 0xa4f458b1, 0x499c86a6, + 0x2606ebaf, 0x310c0fb9, 0x762e81a3, 0xbc021357, 0xa8626735, 0x516dea22, 0x83df392a, 0xc94b8391, 0x7bd8e512, + 0x1f518a9b, 0x34bec75e, 0x28a9fca2, 0xb6bb3140, 0x269527ef, 0x7611b5a8, 0x449df40e, 0x93f035f8, 0xafd2521a, + 0x5ee63b58, 0x5e46dafc, 0x9cf4ebe3, 0xda251e5c, 0x7cf00d14, 0x86e98698, 0x21a0102c, 0xbd0e65a3, 0x036f9e12, + 0x1160ebad, 0xfcfffb1d, 0xc57870c9, 0x83b7f3b3, 0xa95e13f5, 0xab66ec2f, 0xe7b9ffd7, 0x73d83727, 0xd27edb9b, + 0x2d45cd2d, 0xf38f13da, 0x6e55cb65, 0x8a2bc57d, 0xd99e6a3b, 0x33d73f03, 0x5e260bcf, 0x341014e4, 0x18408784, + 0xf9621d42, 0x77ee21f3, 0x7ab1a367, 0x2106e2a5, 0xed2f174e, 0x12af80b0, 0x71f79fe3, 0x848525e1, 0x56a214ad, + 0x45317e93, 0x0ee6c982, 0x17b9321a, 0x0b82cc99, 0xbc9c1874, 0xe2fa59fc, 0xf8d51a00, 0x2324f29d, 0x1ec9c05e, + 0x4999c91d, 0x2f605595, 0xebfd3edd, 0xd0bc14de, 0xdf02f2c2, 0x58b69b5f, 0x2e810888, 0x0b369cae, 0x080f5133, + 0x8a9b5dca, 0xf8e5b728, 0xba755ca2, 0xfd30d47c, 0x6240207c, 0xb2305418, 0xe159fa21, 0xf8ab5684, 0xbd3b8b9a, + 0x2495ce7e, 0xbe842f1a, 0xf25816d5, 0x4b50b624, 0xddfb7508, 0x873ceff5, 0x428761dc, 0x97459150, 0x709e0a12, + 0x3932ed14, 0x8d65ac39, 0x9104ce3e, 0x19bcaaaf, 0xe4c40de3, 0x0631bf9b, 0xbe293e3b, 0x3be12b51, 0x69203de4, + 0xac958667, 0x060c8fba, 0x56e70a6d, 0x1b35b75b, 0x409540b2, 0x12ee27f1, 0x5ecdb6f9, 0x7874bd29, 0x6676a89c, + 0xac7d020e, 0xa7bf5312, 0x4c6834b7, 0x1c643739, 0xa9661633, 0x79f55e93, 0xb67f1c85, 0x04f3e211, 0x8c85efd2, + 0x03f9e743, 0x3004dfb0, 0xce6cdcd7, 0xa80663ad, 0x62409b79, 0x2e7ab078, 0x754057a9, 0x61db725b, 0xfb7b8122, + 0x9ad90bde, 0xf7806d7e, 0xe0b14b1f, 0x79cae866, 0x5b89d581, 0xcddb3f14, 0x186fe8c0, 0x53991454, 0xf3ab1f5e, + 0x7192f548, 0x4148b4c9, 0xbcff8a9a, 0x062d1502, 0x224bdb3a, 0xb921903a, 0xc4de3842, 0xd2fdfb2c, 0xa1fc99fe, + 0x1e858716, 0x1f433ad1, 0xed71fafd, 0xb5b18215, 0xdf83e68f, 0xbd52b4c4, 0xf7da8c4c, 0xfd35ccf2, 0xd2473bb9, + 0xf999cf74, 0xc912402a, 0xb025c7f4, 0x5b08ffda, 0xbe62d1aa, 0xf6d8a9b5, 0x32e8b9f2, 0x103ef0a9, 0x1888642e, + 0xfaede01f, 0x48eccb49, 0x07a87244, 0x9f2e0301, 0xebe37ead, 0x2adde9f0, 0xfa099ae9, 0xfc972f10, 0x3187f4d8, + 0xe0de82c1, 0xaee9dcd8, 0xfd342170, 0xf3d36a92, 0xc8497e1c, 0xad45f850, 0x49fca786, 0x6f658235, 0x140e3402, + 0x8ec2282a, 0x146232d5, 0xf4241f66, 0x44ab881f, 0x817e476e, 0x539c7855, 0xa1749c87, 0xefe6eeab, 0x4c6044ef, + 0x2d03e06e, 0x305c322c, 0xd277728f, 0xcdaa2229, 0xe4c15451, 0x2fda9847, 0x84b8a8b0, 0x9c3c1d9e, 0xe8fd7509, + 0x2c33b686, 0x6cdcd4e1, 0xb5a3fb7c, 0x5c5994e3, 0xfb055241, 0x1c65f66c, 0x9d8423e7, 0x435fb78e, 0xf69853f1, + 0x132961c6, 0xbe0e857a, 0x67c2b6df, 0xfeef2aa7, 0xfdb6a205, 0x24760749, 0x1a35752b, 0xc5435823, 0xa9d0de99, + 0x92c76088, 0x015b1ab5, 0xef160906, 0x3372b7b3, 0x54dcad9d, 0x25dce3fd, 0x0b0c3597, 0xce93f4cd, 0x822382ec, + 0x9227d82e, 0x35a33745, 0x2bbfbeca, 0x698727d5, 0xcdf67a6f, 0xe13d1b95, 0x21ba5d29, 0x7f5f2e55, 0xa80c4f49, + 0x411d115a, 0xb2a0d3c3, 0x0366e8db, 0xade19cdd, 0x588ee9a6, 0x22d8cf07, 0x1d102774, 0xe3a1c2c1, 0x88f530cf, + 0x3ce11c61, 0x82fa3fa1, 0x8c186e14, 0xaa0959d2, 0x25fb2b8a, 0xee287e2a, 0x771beb25, 0xfda6fcc5, 0xfb167dcf, + 0xc83c381c, 0x098d5293, 0xc0738c93, 0x43375662, 0xb0f9df24, 0x12d32283, 0x10f2cf5e, 0xda962c98, 0x7180ca56, + 0x359fc239, 0x806328f8, 0xa6ad255d, 0x57ab6bed, 0xbb996b22, 0xc2dc0d9c, 0x78d9d49d, 0xa1667744, 0x6449c577, + 0x7d0cf9c7, 0xe02dc6c8, 0x0015ede3, 0x6367ce4d, 0x1f789dd4, 0xa63a59f3, 0xb477d671, 0x73731153, 0x278cb21a, + 0x2b59cfb3, 0x63ca03fa, 0x43cb8e94, 0x70aca8b6, 0x2cba450e, 0x0fd8486e, 0x5998a04a, 0xfd9f0a59, 0x356f9c19, + 0xeb27218c, 0x96f581c8, 0x3619be1b, 0xdd329fa8, 0x69cf721b, 0x1e84e2f5, 0x97f91884, 0x96e32fe0, 0x142e5994, + 0x0751fa41, 0xb99b82d0, 0xae9ceeeb, 0x96539bbe, 0x4bb2cc1b, 0x0095c97e, 0x702f1422, 0x4008e264, 0xbbf91d05, + 0x8dc92be1, 0x23a2e6a0, 0xd175171b, 0x7f16c06b, 0x10e7e7ce, 0x080c071c, 0xceece868, 0xca900c8b, 0x2ad8111a, + 0xf2dbb232, 0xb140b578, 0xaa2318b5, 0x15a5df28, 0x7c2eaf9f, 0x81d4ac4f, 0x34001bb1, 0xc3811a64, 0xb79b3578, + 0xa6b29bb4, 0x67777742, 0x65b6542c, 0x99194ac9, 0x970a28e4, 0xcc1b779d, 0x3b6f75ea, 0x059d70bf, 0xd76b223e, + 0x86507fb1, 0x26f76111, 0x39b68807, 0x3aa7351f, 0xd427625f, 0xf4cfe720, 0x04eea40d, 0xd16c3529, 0x774ede30, + 0x658bb0c8, 0x91ef6e6f, 0x24ed14b7, 0xec5249cd, 0x27731320, 0xc9969735, 0xf7758e67, 0xb1503b40, 0x8774ec8b, + 0xdf26fd39, 0x7b634b0d, 0xa3415fb3, 0x45fa131b, 0x697763ca, 0x03375efb, 0xd7494fd8, 0xbdf5895f, 0x685d4d9a, + 0xdc977a9f, 0xf154c87c, 0x7e0da97a, 0xb7ec3d1d, 0xa3f803fa, 0x2e16c706, 0x0c332689, 0x30d5acc3, 0x18d236ab, + 0x16152ecb, 0xedd6f43f, 0x216ac1c6, 0x34834f39, 0x6337fb71, 0xbfb1a170, 0x36cc4768, 0x17ab59e8, 0x8a3ba69c, + 0x62f890c5, 0x475669c7, 0x8168174b, 0x2da226c3, 0x4f82355f, 0x504e9cff, 0x078fc9b2, 0x9d48c1fe, 0x91278377, + 0x531f086e, 0x3e351140, 0x414d7028, 0x7f4f62cc, 0xb9d110e2, 0xb13da15c, 0x784cc8a1, 0x4fc2b21a, 0x03543d80, + 0xf54d201d, 0xce5070d3, 0xd3e7c1c0, 0x153129f2, 0xa4c9c59b, 0x275deeb3, 0x0620f009, 0xc2aa3873, 0x9e4cec60, + 0x37160e0f, 0x9f623018, 0xf2df1021, 0xf7310a8f, 0x05de36b3, 0x8ac1d8ce, 0xe615a205, 0x75d1b656, 0xc07ad662, + 0x99b0115b, 0xfd71e7f9, 0x33f9b105, 0x204c573d, 0x4655b2cf, 0x6a75b1e6, 0x3fdd6eac, 0x8232efd2, 0xd44aaca4, + 0x80f9ae35, 0xf435341d, 0x2410dfed, 0xd362be00, 0x18a97e36, 0x2e4c6a3c, 0xe563c8f5, 0x11c06843, 0xc7d5de52, + 0xae5a75c2, 0x3f2eae48, 0x56f35ce2, 0x84f02bc7, 0x6424810b, 0xbf0f18e0, 0x6e5c4fd8, 0xf080b017, 0x4da4d290, + 0x838fd3cd, 0xf6475bb1, 0x2bf62bdd, 0x6c0f69ec, 0x9cded21d, 0x4526eb60, 0xdde0fd57, 0xf7e09cf5, 0x1adf2cc8, + 0x5b73c3fb, 0x4f3a27c5, 0x8639c72b, 0xa3c9348d, 0xbbf1d904, 0x4bf78c46, 0x027450d8, 0x2f20776d, 0x6a741b1a, + 0xf671e821, 0x5801c3ad, 0x1c8c57fd, 0x19607a1b, 0xef14d108, 0x3f613d69, 0x13ef157d, 0xa559647e, 0x1c4de367, + 0x0d628e03, 0x4a93cdd8, 0x6f643479, 0x5d753206, 0x9d05d91c, 0xe1a37fff, 0xa2568f83, 0x4fc1d111, 0x702f465f, + 0x1983f603, 0xd4591b19, 0x04ad5236, 0xe82bd799, 0xe8fec672, 0x900d5370, 0x629f450d, 0xbac8b6de, 0xdb0e091b, + 0x3488b648, 0x7dcf85cf, 0x5cca862f, 0x51e5bb74, 0x62874711, 0x2163b615, 0xb2da3a4f, 0x071a6016, 0x8fe7a8c5, + 0x45715829, 0x98825d0d, 0x21be28fa, 0x22dc01cd, 0x2e7351f0, 0xcab99edf, 0xc2f65391, 0x5f56ed76, 0xde17a435, + 0xbe66bf46, 0x4ec19e4c, 0xe8db3e86, 0x1146f369, 0xd683408c, 0xfd476b03, 0xfba0d5d2, 0xc4706c3f, 0xdf14d9ab, + 0x68523f08, 0xad24093a, 0xadfe0bc9, 0x1d0f5731, 0xdda248ee, 0x0bb8b688, 0xcbdbfeff, 0xb65ae88c, 0x87bce34a, + 0xbc63c3d1, 0xb7cdee46, 0xee255e49, 0x1a513429, 0xd830e28f, 0x3ac4c182, 0x206a4f65, 0x2e591006, 0xb50aea90, + 0x295dea2a, 0x633e1ced, 0xb4db6bb4, 0xc0ee27ca, 0x0d925fba, 0xf506a5c1, 0x61990079, 0xb4cee538, 0xea98e71b, + 0x3c2fdc83, 0xc7d48dc0, 0x65fb9abc, 0xa3e2cecc, 0x014f78af, 0xf9772c78, 0x1e318419, 0x3699888b, 0x1b06cde2, + 0xb8c941ca, 0xe26b9187, 0xf42eaec9, 0xc18fa842, 0xd6498714, 0x075b54bb, 0xa25fdd91, 0x2fdc1537, 0xf4af556d, + 0x0bbe4840, 0x8b00813d, 0x2b7f4ebc, 0xc6c9e047, 0xf2137f7e, 0xa90bde60, 0xf3716daa, 0xb4747f27, 0x1d83a868, + 0x1ace9d72, 0x17b9def2, 0x8a48dd70, 0x4d700688, 0x8b7f870b, 0x503966d4, 0xc5951649, 0x08038511, 0x7fa40f5f, + 0x7d90f27f, 0xa1503f88, 0x266f4c64, 0x4fa9ad45, 0xae3808a2, 0x01763c5c, 0x1cfb3593, 0x611a0f89, 0x3a0e5f8a, + 0xade5987d, 0x30262607, 0x0958e5f9, 0x45e69d52, 0xfd1c2246, 0x9a8679f6, 0x01079381, 0xc250fa30, 0xead64afb, + 0xc56e6e4e, 0xc2b86ec7, 0x3b37ce84, 0xd63e7cfa, 0xa0f1f2bd, 0x15806065, 0x17a7dbac, 0xb995759f, 0x1d0f34af, + 0x31811ae0, 0x5145e2b2, 0xc45ac9c1, 0xb078bfb7, 0x8f7389cf, 0x0fa1127d, 0x4c14085b, 0x218e2045, 0x397ded62, + 0x03f28c4e, 0x7f2b6730, 0xaa51b4e5, 0x63528d45, 0x185be5c4, 0x238fa0a6, 0x032909e7, 0xd9cf60d3, 0x8159f5aa, + 0xe5b8b32e, 0x9c6261e3, 0x109f1aa7, 0xcf481f75, 0xf4a015bc, 0xf269a1bf, 0x35ffe0a0, 0x16df5d17, 0xbc91c898, + 0x8f854e38, 0xaa72a795, 0xecbfbae5, 0xa723baf8, 0x0243a601, 0xb01471a8, 0x4937503f, 0xe9c3c8d7, 0x95ed65fe, + 0x11658c30, 0x7b46958c, 0xab894114, 0x8b3086f7, 0x8aa134bb, 0x30f21f57, 0x6a3c36d7, 0x5829727d, 0xa8e1a4e5, + 0xc2d4761e, 0x81f0c29c, 0x31604668, 0x479ff257, 0x598789be, 0x404bae31, 0x97f29086, 0xff46bbb2, 0xa38e83bd, + 0xf4fbbaf7, 0x83fd301b, 0xb1807392, 0xcfe9c301, 0xbd5cd38c, 0x0d60748b, 0x6a145a5c, 0x6a41add1, 0xd954c1f0, + 0xf5e3d7f4, 0x970ce71e, 0xa50ce842, 0xa48af7a0, 0x7d7435a7, 0x7fa1e589, 0x219282f9, 0x759b9ac9, 0xfe233e71, + 0x8f830c35, 0x5da98b75, 0x2cb90538, 0x17fdc532, 0x6735bffb, 0x8da946a2, 0x562a171a, 0x1d80843a, 0x5e64c1e2, + 0x060c40f1, 0xcc2ddf57, 0xd1b78c5d, 0x2d2fb51d, 0x61d0772f, 0x0cb4d319, 0xcc4f5e68, 0x8471672b, 0x6d0ac553, + 0x5eba32d0, 0x3cc4a69c, 0x235d9665, 0x65064890, 0x4413794b, 0x5522ea3c, 0x2b3eb492, 0xf817613f, 0x1886e229, + 0xc8013642, 0x6902b326, 0xe4af63a8, 0x98970d24, 0x2ca4ac8c, 0x09172aa2, 0xa170150a, 0x6a991437, 0x1117c5a3, + 0x12934006, 0x727fe578, 0x1ee3e521, 0xb3c6dc1c, 0x7291d7cd, 0x68e7981e, 0xd78dc247, 0x6f2927f6, 0xe9e313b3, + 0x8372b851, 0x5521fc1b, 0x673f90f3, 0x25fdc22e, 0x562482b3, 0x2b905ebc, 0xda3fe507, 0xef679615, 0xc074d215, + 0x7f509875, 0xf5c54f02, 0x97dc05db, 0x379e15cf, 0xcfc8874f, 0x3b9b19b2, 0x4d2d46f5, 0x8b4ea7e0, 0x96b23c67, + 0x25786091, 0xc1c26761, 0x4c1e7fe9, 0xa6993b64, 0x61fff413, 0x8bad48bf, 0x31ea077c, 0x92d1bfb1, 0xa8f680fd, + 0x0be8f11f, 0xf6dbda3a, 0xa1afa99e, 0xd8ecf072, 0xe7736c62, 0xce0b9266, 0x80ac7980, 0xb18aee41, 0x7b1e8fa9, + 0x208a0b6f, 0x7245f138, 0x352dee4f, 0x22758250, 0x52dd239e, 0xe8a075f6, 0x6139695e, 0xa694f88a, 0xd77a6002, + 0x46fc92f6, 0xfcfa9de2, 0x9cd6edbb, 0x52ec8b5a, 0x61469bbc, 0x3fef1a4e, 0xc2e6a7b6, 0x56da63be, 0x3331946e, + 0xa44da7f3, 0xec08a6ab, 0x0c3addf7, 0xd41ae18a, 0x2b8a8cb3, 0xf24532d1, 0x40e86b14, 0x5f3ab20b, 0x2d47cbd7, + 0x0f92f620, 0x7086a0d5, 0x42e4f2bd, 0x1fa5a5c1, 0x224efac4, 0xa389490f, 0x34de0997, 0x1388767f, 0x35818ebe, + 0xdc536f7f, 0xf6bf2e43, 0x5d0fc532, 0xcae39b16, 0x7624c578, 0x88375803, 0x3632cabc, 0x3a03b930, 0x868b0e63, + 0x53ca2a11, 0x2e7034e0, 0x024dba96, 0xae94b6bf, 0x1b03d498, 0x38bcd168, 0x4d72927a, 0x1b62ae8f, 0xef765353, + 0xbe970655, 0xeec37535, 0xe15af283, 0x6f60ce35, 0xe0368352, 0x7f1a683b, 0xa2fce942, 0x8db414dd, 0x074fe9c9, + 0x30dc0089, 0x3b080b0f, 0x355abc21, 0xc9ca93ee, 0x661c984a, 0x5a5ba9f9, 0x5b383df2, 0x45680794, 0xbce8269d, + 0x83b4c653, 0xfd8585e4, 0x23af00e8, 0x930092c1, 0xccfa77bf, 0x181f17f6, 0x76720187, 0x23753636, 0xb1daabf7, + 0x822679ff, 0x695356ac, 0x9ec8f335, 0xc6ae001c, 0xdf9b5938, 0x841d5d99, 0x55388cc4, 0x798be0d3, 0xeb64ab62, + 0x9a82734d, 0x93c7e83e, 0x1787d3a1, 0x2fb71669, 0x4b6fca8b, 0x6c51e070, 0x234c5bff, 0x2dd17628, 0x176d1131, + 0x8c84446d, 0xe112b333, 0x38513490, 0x9adc0c20, 0x58e173c3, 0x38abc762, 0x17260cd2, 0xe8272ce2, 0xccf76bc6, + 0xa37e0c3f, 0xf73dc6ad, 0xced1d71f, 0x0043ef4c, 0xdca0d6fb, 0x5d1133d8, 0x838ff5e9, 0x0e3e6c5f, 0x83452a89, + 0x8d83c5d6, 0xe79cedb2, 0xbaa0d06e, 0x65c84a4c, 0xbc910c03, 0xbca9961c, 0xdadeeb74, 0x7425d656, 0xdcf615c1, + 0x80dca487, 0x8ef06651, 0xdaa64bde, 0x961dbf34, 0xd2a3cd38, 0xd4a60333, 0xbc9d7fb1, 0x9d0cf70e, 0x50254842, + 0x91a466eb, 0x96c931a0, 0xdb2d62fb, 0xee00f84d, 0x73a2e016, 0xcb2ee15d, 0x8f1a013f, 0x81e7097e, 0x3957c1bb, + 0xc725ecc0, 0x35b295d1, 0x7534f83a, 0xe285dec9, 0x3880605d, 0xb37cc3bf, 0x4e75c284, 0xced72133, 0xac511196, + 0x98a03f22, 0xd70a9952, 0x798ba161, 0xdd47c31e, 0x7314490e, 0x5b861fde, 0x153c90da, 0x962e1d65, 0x6b409883, + 0x7ccba435, 0xc76b9139, 0x069ecec9, 0x6e0b32a7, 0x2145e385, 0x42e3ea92, 0xac10a0c2, 0x56d71f7a, 0x9a4ee46e, + 0xc541a909, 0x228454a5, 0x96d811ca, 0x7d02806a, 0x9037ede2, 0x13fbc300, 0xaa3607e6, 0xf2806515, 0x771d7fac, + 0xff795f9d, 0x135c1a8c, 0x9fba9ca3, 0x8b96eedb, 0x01094dba, 0x7d8d3045, 0x58aae114, 0x59029f2b, 0xb47ed32a, + 0x72c467e1, 0x891925d2, 0xe0e07ecd, 0x4a4ce80e, 0x8e8f3a9a, 0x42739150, 0x8b1f740e, 0x9af5f49e, 0xfe0125a7, + 0xd6ad02a8, 0xb237ee54, 0x0fea326f, 0xce3a7d4c, 0x6d666d03, 0x51caa4e1, 0x5f687f70, 0x5be0b244, 0x3d96deba, + 0xf8c4c8f9, 0x9db46aaa, 0xb34a16eb, 0x8a1319ae, 0xb2765303, 0xb47a5fd8, 0xa13f1665, 0xab344d61, 0x4569ea40, + 0x20dfd66c, 0x9b9019a5, 0xb1da8b08, 0x215fa4d6, 0x090315da, 0x2f8d94aa, 0xd5bcc08a, 0xa89d6d86, 0xb66845e0, + 0xdf2b52bc, 0x0849a8d7, 0x88b9cd37, 0xcbc0fb45, 0x34a3f65b, 0x5316a2e4, 0x22aa3b5d, 0x2fde444c, 0x1cd232cd, + 0xcca50f90, 0x4cf0d74c, 0x28be8b5e, 0xa8ff0723, 0xd2367119, 0x40219b3e, 0xa276afe1, 0xe0c61c6c, 0xbd6d046f, + 0xa2a8a49e, 0x7be0bd8d, 0xc6d40d4e, 0x21db1d29, 0x73ec7705, 0x3e4789b2, 0xc0c2e948, 0x735a39f5, 0x38d03044, + 0x3f2e1259, 0x035fee6b, 0xf2f10150, 0xf0f758cf, 0x03260cbd, 0x1ad79247, 0x3f9fd6cb, 0x7ec20957, 0x2e01a0db, + 0x4f79703c, 0x63acf8de, 0xf171999a, 0x50400db7, 0xa02c8440, 0xedf55c16, 0x0b90f4dd, 0xa36b8065, 0x31933133, + 0x0c57f952, 0x082551bb, 0x58f3b242, 0x2f5fc996, 0x70f35f1a, 0x2a06b4c1, 0xf7f8505a, 0xc7fb0203, 0xbc725ecf, + 0x4ba71a77, 0xe063acbf, 0xc3a7b858, 0xe985a43a, 0x53b13417, 0xd7824b4e, 0xbb55cbb7, 0x22b2ced9, 0x4efb2e97, + 0xff6bf69f, 0x5a933bd3, 0xbe9ab658, 0xeb435305, 0x9e081ec4, 0x3f191b5f, 0xf236b991, 0x39e0b6d1, 0xcea23303, + 0x339b1a9d, 0xcd9c7feb, 0x065cd763, 0x9415b45e, 0x5fb5165b, 0x2d814fb1, 0x95f4c511, 0x3fca117f, 0xa4f4c645, + 0x85fd0e01, 0x20e1659b, 0x79a94d22, 0xa1aadc95, 0x48f7436a, 0x36ee0cf6, 0x502b9cd0, 0x8622abe8, 0x045cae73, + 0x1bd7c223, 0x4e42fd0a, 0x9d78eabb, 0x4421e570, 0x5da0db49, 0x38b92120, 0xda4cca51, 0xc6000ae4, 0x0470618d, + 0xe23d2d01, 0x84f9754a, 0xe1dd4a3a, 0x4a273a49, 0x0e755ffc, 0xbd302409, 0xa0237b60, 0x89209a5c, 0x5a60a94e, + 0x3d88de37, 0x5a1e4d0a, 0xd68d4ac6, 0x40921014, 0xaf31feba, 0x9e86f324, 0x22497a31, 0xf3512771, 0xb6adb43b, + 0xcd37ad93, 0xf734859e, 0x296ce9de, 0x4722e7ba, 0x9c3db24c, 0x76eebfc1, 0xac6bc56a, 0x6f7fb9d7, 0x3e4d8e10, + 0xe412a1c8, 0xc2616208, 0xfd9675e8, 0x6029653c, 0x97e66594, 0xdc308993, 0x31cd4da4, 0x17c0adfb, 0x98815255, + 0xfc9d64e3, 0x1b454a6d, 0x8b220894, 0xae76dd80, 0x0860135b, 0x099f52d4, 0x378cd0cd, 0x789d4637, 0xe36ff327, + 0xc66316e8, 0x52366573, 0x8eaf42a5, 0x73c67742, 0xa00f27e8, 0xe1357153, 0xcb7b3bc6, 0xc4a0d597, 0x33749332, + 0x2d196453, 0x751c43f8, 0x1e5f1fb4, 0x1d45987f, 0xbccfaaf4, 0x4f641572, 0xe563e4e3, 0x5ddaadd1, 0x8142fe32, + 0x66fd2b58, 0x8e1843a8, 0xe6944ba1, 0xccacf546, 0x56f52b6f, 0xdd429861, 0x7bf07800, 0x17eedcc6, 0x6fb6bf96, + 0x95dc4502, 0x7870fb6e, 0x0debaecb, 0x4ed2c6f7, 0x3615df61, 0x0f8a4568, 0x2dfc4caa, 0x3c9257fd, 0x8a3d0140, + 0x7968782b, 0x600651d3, 0xfb26ef04, 0x530afbc0, 0x6529b18a, 0x839be3a6, 0xad837d81, 0x6cf6da56, 0x8dbf8ed2, + 0xf47fff6f, 0x3c9dd86b, 0x7efb59cf, 0xc82ca5c6, 0x0a3bfc3a, 0x7d7be4be, 0x7632d0fa, 0x88de34aa, 0x6a32ca86, + 0xefd241ff, 0xa040b642, 0x9ab5215b, 0xf8994a0e, 0xeac70a2a, 0x1b4ce7cf, 0x4c0da09b, 0x11b3de21, 0xd4ee8d38, + 0x615723de, 0xf5fde9a0, 0x96bab4f4, 0x06befd30, 0x5b3b625f, 0x85f4c13c, 0x5cedebf9, 0xa60b8fc1, 0x2ce21042, + 0x54f0e2e2, 0x5355cc42, 0xe3f3cc57, 0x540ec2e5, 0x31a41d8e, 0x712cdfbe, 0xbf449d40, 0x0bbf28ff, 0xc38c52b7, + 0xf6ff9372, 0x0789d093, 0x5c9fd8d0, 0x24441af5, 0x13f20259, 0xa9759918, 0x19d03fd7, 0x94557da8, 0xb58e0852, + 0xd0923bdf, 0xc9c52e34, 0x1a95edaa, 0xd1574742, 0x58c45a91, 0x99175f1d, 0xbec8c77d, 0x5150eb48, 0x0230da46, + 0x4556301a, 0x4944aebf, 0xd23a1ae5, 0x285d21c5, 0x437f015d, 0xc844b626, 0x5763f67f, 0x26a6191d, 0x83da081c, + 0x5ab77621, 0xc7851bb0, 0x9f902840, 0xc1d1fd57, 0xb700d3b5, 0xd2f546bf, 0x2ae2c5d2, 0xab33dc53, 0x40421ae1, + 0xcb6ed83b, 0x9590b501, 0xc4a4cc62, 0x0f06ea54, 0x5ce408aa, 0xce24b342, 0xa7fcd1be, 0xf11940ea, 0xc0aab778, + 0xdf87e2f7, 0x89bf9e71, 0x81f6484e, 0x9afd980e, 0x4c03c363, 0x6657f2bd, 0xf90213f5, 0xc8555aac, 0x543c62a5, + 0x6b92700d, 0x6e13a8db, 0xf2cbed1b, 0x40503aac, 0x78e758cc, 0xb76c5530, 0xc369ce3a, 0x97508821, 0x22122758, + 0x8bf9c71e, 0x1a682b8a, 0x7bbd75b5, 0xb06c035c, 0x9bd1355b, 0x03f15e1b, 0xe1dc6a96, 0x724c12d5, 0x5eeb7abd, + 0x6f1a533d, 0xe4163b97, 0x53963f78, 0xf4bdc4cf, 0x30bc6aa8, 0x55020a94, 0x87424139, 0x7f4e0fc0, 0x0dced4cc, + 0xcc44f761, 0xdc915d5d, 0x5923afae, 0x5fca09df, 0x6da60086, 0x4176cac0, 0x2cd1c0be, 0xeaf4a65a, 0x9a2b0460, + 0xd9adceb3, 0x837911fc, 0x24a064e2, 0xf62aef80, 0x2c72361c, 0xabcea574, 0xc9e8494f, 0x58fdc7fe, 0x19835be7, + 0xe2f50795, 0x22577eee, 0xf37a909d, 0x01085e15, 0x433de341, 0x47e376d9, 0x0bba767a, 0xf77fa338, 0xdaabb9e6, + 0x321bb7de, 0xd9c18914, 0x63c61551, 0x608ac9b2, 0xdc175799, 0xa3b005c1, 0xb30ba812, 0xb8f13ae7, 0x4e6515ee, + 0x63b6e03c, 0x21dc18eb, 0x92116367, 0x912c40eb, 0x67431a9d, 0xa3ac94ae, 0x8778ab34, 0x97d032f9, 0xe363d369, + 0x83361fee, 0xfc13d3ed, 0xa8b81258, 0x3ad31da7, 0xf22b43bc, 0x5e4dc39b, 0xaf3c8d97, 0x4e4f0c56, 0x9ad45750, + 0xce42b7f5, 0xfee1c9dc, 0xda821b40, 0xe112aa6d, 0xc534e246, 0x49278e21, 0xb44895c1, 0xe3d1ab5b, 0x73a79242, + 0x6c9f7498, 0x635ece54, 0x11679e76, 0x2ecfb564, 0x32fac952, 0x9ef53d09, 0xe639b29c, 0x6bc8773e, 0x1bc739cc, + 0x89ba5c0c, 0x4bd2bc26, 0x422ddfd6, 0xfdb0a8e4, 0xcf2f81a5, 0x14841e89, 0xd4f78e53, 0x63013219, 0x359821da, + 0xb02ce75b, 0xac288e79, 0xd6225779, 0xe9c65694, 0x49a11a14, 0x1607727d, 0x5371ef25, 0x6e32e37e, 0x46463aa1, + 0x2f9f3be7, 0x008814a8, 0x4aaeb902, 0xeaf8f5a0, 0x36ff71ae, 0xeda38d7c, 0xc8154fa2, 0xbd72884c, 0xeb83e123, + 0x8c815ce0, 0xe3cec3c1, 0xb7cb6a68, 0x4b2967a5, 0x6f401978, 0xa790036a, 0xd7098ddf, 0xe29bc8fc, 0x990029a6, + 0x03cdb1fe, 0x0dd3e1d0, 0x154d7ad7, 0xf416dee7, 0x5563bc46, 0x724bd24d, 0xc9afafda, 0x15fbdda1, 0xdafbcb38, + 0xd5a26b25, 0x619bed77, 0xba04b927, 0xfd2d6b8a, 0x77894e2e, 0x3a2b2115, 0x4f97c16a, 0x624c5c48, 0x87b8ac99, + 0x52727b94, 0x1e24f7f7, 0x075e8797, 0xf6c0d443, 0x1bbfc65e, 0xaaef1178, 0xc6ee8328, 0x328b718e, 0x6f763df7, + 0xf0198c11, 0xd6cd4bf9, 0x3ee66642, 0x717949cd, 0xd07b2cb7, 0xa023dc26, 0x36fb0e07, 0x833771f3, 0x865405d9, + 0x440f6fbb, 0xaf079d0d, 0x2187a5d8, 0x1c48bf61, 0xd1a3e59f, 0x022d6bda, 0xd6bbf539, 0xf7e1e652, 0xd13cd569, + 0x1953bd8c, 0x2c00848e, 0x15a8bd5e, 0xf1633fe7, 0x56e8f0b5, 0x3b009bee, 0xd18e24a5, 0x06e6be5a, 0x20b080a8, + 0x2b7c3d6b, 0xc9e867d9, 0x013902a6, 0x722d7f90, 0xaa97b1b4, 0x6a72eaa5, 0xa35fb788, 0x02c7801c, 0xf528ad86, + 0xc08e0f90, 0x36013f85, 0xb6507cfb, 0xce50853b, 0xdc81a410, 0x6f9c7395, 0x9061399a, 0x4d069a88, 0xb6cb4ee7, + 0xaa0c16f1, 0xc186f6ca, 0x27a49448, 0x03ff9a82, 0x487eb046, 0xf68644dc, 0x41c11e31, 0x004fe1d3, 0xc870a0ba, + 0xeaff3d1f, 0xa56c84f6, 0xbf9faffd, 0xd9ace2c0, 0xe0c703f7, 0x341a6acc, 0x0cbf2408, 0xf14f311b, 0xf193f588, + 0xca3c7387, 0x3ebc4e22, 0x56bebf42, 0x0e4635ac, 0xb7fd6bcb, 0x055a2a82, 0xf4854352, 0x47d220ec, 0x421ca930, + 0x0d609b5c, 0x9ec67f0a, 0x0fcb48de, 0x7c4804bf, 0xc5507f0f, 0xe752b62c, 0xbcce8482, 0x83da6958, 0x4e6b4114, + 0xad51c34c, 0x986a787f, 0x247e359f, 0x03a8afef, 0xad5ae388, 0xf8c45e72, 0x69b64f29, 0x551d0ed4, 0xe964371d, + 0x80e6afdd, 0x1d0b15c1, 0xd90f83ee, 0x706c7250, 0x032a7eb6, 0xb1f45def, 0xe9539be4, 0x8549a545, 0x72cd25a6, + 0x0b84bda3, 0xdaac8e21, 0xa7b7ad91, 0x46dd85c2, 0x5d5fadce, 0x4d10e91f, 0xfa0f309d, 0x2450505b, 0x7e62d6b6, + 0x1fc124b9, 0x2f83c695, 0xa2fcc4de, 0x4779f502, 0x7cbb0e0c, 0x066fdf93, 0x04887009, 0xa497a6f7, 0xe25f05fc, + 0xd65ab11e, 0xa25e22c5, 0x19045c1e, 0x3aa4021d, 0x854e10cc, 0x07fa114d, 0xd983fce1, 0xc106b74c, 0x7a097634, + 0x554de3f7, 0x00236229, 0xb65a8838, 0xdd1fab0d, 0x9884995f, 0x447be782, 0x984e587b, 0x15b0caa8, 0x4fc22e5b, + 0x1e0f4174, 0x0e4f84a9, 0x4df83f84, 0x23469d92, 0x0b00d8c1, 0xea4ad785, 0xd9fe7129, 0xd8417b76, 0xb2437447, + 0xbecc7016, 0x0fa8fb6f, 0x1304fb53, 0x16bb207c, 0xf899f4d0, 0x040738b7, 0x6ebb74c4, 0xd9e007c9, 0x4ddae7a5, + 0x7c8c3483, 0x2f4db6ed, 0xe6d51eb1, 0x4c37d670, 0xf7f8fbf2, 0x310632f0, 0x3ee0f27a, 0xd0973c93, 0x36f74f81, + 0xebcc86ed, 0x7ab235a3, 0xf70a2c83, 0xe7ae2d3f, 0xde8fe3e9, 0xedbfdb59, 0x8f551374, 0x49684acc, 0x27ceed4c, + 0x585e4343, 0x000bb259, 0xbb362f6c, 0x0f9bdf2d, 0x77c632ea, 0xeebad78e, 0xc18462c5, 0x30407eb5, 0x8e18797a, + 0xc0b350ef, 0xfa3ead07, 0xcde427cf, 0xa3d7e0a3, 0xbdf0bf54, 0xf107867e, 0x04f072fe, 0x399bdcc7, 0x840479c6, + 0x34d8b969, 0x55106a2b, 0x8f33844b, 0x331e26bb, 0x250050b9, 0x02fc81ce, 0x261ccf08, 0x2d74312b, 0x820c37b7, + 0x39bc1a46, 0xf4865fdf, 0x22bd8658, 0xff6ed246, 0x0890403e, 0x18be1499, 0xc6110aca, 0xe5af3a20, 0xec854f28, + 0xd9382232, 0x947cd63b, 0x2a15a8bb, 0xc49848ed, 0xf41d1ce5, 0xf53f5f2e, 0x4433b301, 0xc25b51c6, 0xcb5bc0ac, + 0x65a5e218, 0xf2f69279, 0x10cd8339, 0xf280e4df, 0x1bf7dbd4, 0xff73634c, 0xd07335f3, 0x465717bd, 0x23cfabb7, + 0x8826fad1, 0x3a95391b, 0x2b951ec9, 0x55c342f8, 0xf91e2089, 0x64547cad, 0x68d79216, 0xff6c7fe9, 0x9cff960e, + 0x1b3be666, 0xf3427850, 0x1af5972d, 0x8ce424be, 0x04a8ab27, 0xe1811274, 0x6401979a, 0x5da4cf70, 0x861ef098, + 0x168ebceb, 0xc8a728a6, 0xb896012c, 0x2143f232, 0x744927b4, 0x35201777, 0x2d914387, 0x9ed7f94b, 0xf00b5441, + 0x6904d92a, 0x482ffc7c, 0xf355da5b, 0x79d3cd0d, 0x0abde0bb, 0xadf96fea, 0x7fcf5e87, 0x78828f01, 0xcac2d991, + 0x347b8666, 0x82e63203, 0xa12927e0, 0x103a6991, 0xbe39050e, 0xb33730c3, 0x9b9fe147, 0x69cb667f, 0xbe2c1142, + 0xa65e23b2, 0x81d318b0, 0xdd0e9d89, 0xb36f2c16, 0x06613a50, 0xad6a1eb7, 0xdf57feb7, 0xe95497da, 0xaea78d92, + 0x78603c0a, 0x7c403889, 0x6de90e91, 0xeb33d532, 0x4356f85e, 0xd4047a63, 0x28280051, 0x3a65b54c, 0xd3b82ae8, + 0xe1fecec4, 0xddfe0b8e, 0x4bff00f7, 0xf1fd4390, 0xbc07bb50, 0xf4fd8907, 0xed6d885e, 0x7e10ea21, 0x0b69c743, + 0x49857aee, 0xd55b943f, 0x6f06e7a8, 0xf2731c17, 0x86e4e839, 0xd67593be, 0x88211cc2, 0x7acef217, 0xee70ca50, + 0xd7f5d099, 0x9d710c19, 0x30c2bd60, 0x9136bc7c, 0xa68590b0, 0x903f4d00, 0xbfb477b3, 0x57098afb, 0x744d626d, + 0x04604e67, 0xfb1a3ca5, 0x4a4bdd39, 0xdfe3a5bb, 0x4eb043f5, 0x5c666653, 0x5936ff74, 0xc1477a35, 0x3665ecdc, + 0x26d8d8e7, 0x39dd4541, 0x72b63f98, 0x3961f77c, 0xfab6dec1, 0xddf9fb37, 0x5a5270c0, 0xfcfb5e76, 0x1f416742, + 0xfa567fb0, 0x467e9d0f, 0x874cb74a, 0x7c801db1, 0xe95ac6cc, 0x57ef6630, 0x53b065eb, 0x96dcfd36, 0x9b194300, + 0x7e1959e1, 0x91787e6c, 0xda51caa5, 0xbaab1bf3, 0x0379e6f0, 0x9fdb3489, 0xde21a2e1, 0x9f5634fa, 0x93c246c4, + 0x8fc78d5d, 0x3ea2142c, 0xcaf76e76, 0x9da2521d, 0x2acc21ae, 0x2fd7bda5, 0xdec355d2, 0xf3746588, 0x76fb50a7, + 0xa69d279e, 0x179b864a, 0x7917f112, 0xf189f406, 0xf593fb1b, 0xe5da89be, 0x8917329b, 0x6878a8e5, 0x51bcbc52, + 0x343851f2, 0x648715fa, 0xdd3ceff0, 0x4f36b0e6, 0x769de5cd, 0xda66a672, 0x5cf2353c, 0x169edec5, 0xb001c899, + 0x2f212386, 0x5ff374d9, 0x902f9b63, 0x62938b54, 0xee128e48, 0xecd92b21, 0x31bba85c, 0x46ebff79, 0xccb7b9b6, + 0x72e02941, 0x4e807226, 0x8a0aefae, 0xf6b9c4d6, 0xd8f6949a, 0xf3c7d482, 0xac829629, 0x9ffbf3a3, 0x718c8f7c, + 0x53310af6, 0xe55f4c13, 0x95c8a29e, 0xe190fa7e, 0x64589aa5, 0x1fe6317e, 0x4996238c, 0x73a59fc9, 0x0c11de06, + 0x6ed34adc, 0x34614996, 0xf653263c, 0x272880e6, 0xc8778076, 0xffb5570a, 0x88592be7, 0xb1697bed, 0xf7c4f8b4, + 0xe9cf811c, 0x8e27d295, 0x42f3d0f2, 0xadb004ba, 0x6529cc58, 0x48d75e2b, 0x3331acc5, 0x2f1c5aab, 0xdff15511, + 0xbba13c12, 0xdd02c804, 0x290304b0, 0x9a0ae9fe, 0xbac450e5, 0x819f0f80, 0xfa25ed41, 0x1365cbad, 0x748c5827, + 0x347c5339, 0x4ac23644, 0x82f6dd2d, 0x4a51dfec, 0x87b1c1d3, 0xfe079bc6, 0x5dd37d45, 0x0291efc5, 0x15da5da6, + 0x91c0cc1f, 0xe71ebb92, 0x559f1204, 0x40c5b180, 0xdb316bf2, 0xe5794310, 0x43b9ed16, 0x1bf9548c, 0x4396ff24, + 0xe6ef3b56, 0x04d193b3, 0xa66d0133, 0x738da1b0, 0xc505045e, 0x3aafd451, 0xd6dce0ea, 0xee7ad3a2, 0xcc436c78, + 0x238fc4ca, 0x7ea3ec91, 0x1cdb7b2d, 0x4a6aeb3b, 0xf95102c1, 0x428b7f39, 0x74ca8a7f, 0x038b305c, 0xbb5b2f87, + 0x328a6450, 0x195951e8, 0x8000d874, 0xa6ddbd7c, 0xd1cb90a4, 0xb7cbabbb, 0xacf7af2d, 0x42bf44db, 0xc6431081, + 0xdaf2aafb, 0xe0f7a0d2, 0xff94b1dc, 0x03fcfada, 0xe908c60e, 0x9621c465, 0x30b81c91, 0x0b4ffbfc, 0x1834560d, + 0x68c77435, 0x356f1249, 0xec7fe5ec, 0xe59eceb8, 0xbe6cc301, 0xd9ff300d, 0x7b6494c3, 0x5df01be3, 0x3222a416, + 0x8bac2cae, 0x5104a87d, 0x24fd77dd, 0x5f85970e, 0xa44bc827, 0x160c793c, 0xeeef04e5, 0x92c5547e, 0x50c1cfb9, + 0xd5a33292, 0x4fb423af, 0x2de9ada4, 0xb516aefc, 0x9dbdd4c2, 0xf8745696, 0x43c6be27, 0x60b412fc, 0x35c9eb60, + 0xa2b3dd44, 0xb0c51e32, 0x20b5b608, 0x17cf4fc1, 0x0832da5f, 0x1f1ae752, 0xeee0b9f6, 0x7a88a657, 0x129c6972, + 0x4329e802, 0x2733b47f, 0x83c0e41f, 0xc10a7414, 0xe585fb2a, 0x76862bf4, 0x17ee4fd8, 0xa54b4c48, 0x667c537f, + 0xb776d649, 0x95b89628, 0x89fef7e4, 0x5f9d84bf, 0xf39148e7, 0xfac4d2b2, 0xe16ab1b9, 0x3d5dd389, 0x5947821b, + 0x5048129c, 0xcd6d342d, 0x92a2668c, 0x2f56f2e7, 0x12a60853, 0x47a1c5a6, 0xd1a25115, 0x5d10f99d, 0x96fdaae1, + 0x749da2cb, 0x2452766f, 0x6256655a, 0x71ad26b3, 0x97c6b155, 0xd633a587, 0x992a9cfb, 0xd4bcf56e, 0x7c8757f2, + 0x9d6ec64b, 0xb1bc042c, 0x2a53dc13, 0x96483ce8, 0x15e73168, 0x63e3e7d7, 0x14004b37, 0x7bcbf0cb, 0xc60aac99, + 0x8e2665b7, 0xee93572c, 0xff17fafc, 0x9eacc207, 0x866eba92, 0x75a89fd3, 0x6b7ae30c, 0xa2566504, 0xdef5c75c, + 0x07a80a9b, 0x55257aef, 0xf98e2aa3, 0x7e0952b0, 0x9ae8cec2, 0xcb8ca77c, 0xcc8d3fcd, 0xd1065d2d, 0x9b10063c, + 0xff39a382, 0xee275cd9, 0x8f1293e6, 0x6280b8ad, 0x1593e1ef, 0xc218e302, 0xcc38f531, 0x770df929, 0x8a302c05, + 0x0aeab21e, 0x20e283b7, 0xf76f1fdc, 0x409b6087, 0xe3da47e5, 0xceb21d28, 0x60826770, 0x9b86cabe, 0x48f7ca80, + 0x5043aa5a, 0x360611a2, 0x59f934d5, 0xc3c4a486, 0xc9967a2d, 0x6a5308d4, 0x79bda240, 0x909fd98e, 0xf49643bc, + 0xf2bb63b9, 0x0da6b533, 0xf5369ae6, 0xaa1de445, 0x4d7bdfa2, 0xca3f7db9, 0xe52220ec, 0x60821252, 0x43a0c0e7, + 0x4b70e068, 0x0593546e, 0x10f7e764, 0xbdb5e00d, 0xde38267c, 0x1dc15fa9, 0x63921d22, 0x496a3fd0, 0xf6716b1d, + 0x8821bf49, 0xde5b8005, 0x6e749b41, 0xc5c98501, 0x78cc06ac, 0x48f132e9, 0xae27d783, 0x6d1bea84, 0x3f318baf, + 0xc85a975d, 0x00904827, 0xe895c692, 0xb3055f23, 0x5e1c263c, 0xe4735664, 0xdce219fd, 0xdecf1bc6, 0x7f9c9425, + 0x3ac88c9e, 0xde861fbf, 0xa56d3c1e, 0xf1efb535, 0x38d40fe7, 0x6b492069, 0xdaa2a764, 0x3c426d03, 0x8f670e35, + 0x6a52cc82, 0xb184acae, 0x445ffc8a, 0x7e73a705, 0x23d43dcd, 0xe0c0bc13, 0x303643ec, 0x744d1ff7, 0xadef941f, + 0x4ea5b0ad, 0xada1d03e, 0x421e5a81, 0x066d7998, 0x34c4f1e4, 0x88ada64c, 0x9ad41d3a, 0x15116dd8, 0xcf51bdc7, + 0x8e03d1bb, 0x0ce64046, 0xa341fe03, 0x4af1924f, 0xa9110822, 0x1ba6ca6f, 0xe55e6fbb, 0x43524b5b, 0x12dbc403, + 0x79bbb0eb, 0x5eed39ce, 0x50f740fd, 0xa103213e, 0x7261e167, 0xb4c44ba0, 0xda5f33f1, 0xf33a2b14, 0xa8fcf531, + 0x0d956e14, 0xbc99a47e, 0xcba85743, 0x81f243bf, 0x918bb561, 0xa5f40cd3, 0xf51e78dd, 0x9857413c, 0xfa8a8e3d, + 0xa430fe6b, 0x4ab7ab4c, 0xcc4d0354, 0xada2c0b6, 0xfe0b1433, 0xe00aa575, 0x25d036c0, 0xef2526a5, 0x725d1d16, + 0xb541d640, 0x84ceb075, 0x490051aa, 0xfc515fc8, 0x98522f44, 0x080fd435, 0x3a2d6b1d, 0x1619901c, 0x5d2df5fa, + 0xd2f96c90, 0x1305c4c2, 0xea61aded, 0x736096a0, 0xd25c468c, 0xc50e8447, 0xb59e09ff, 0x18390d0a, 0x637dcd09, + 0xe2cfd51a, 0xb6ab0396, 0x7344c619, 0xdd9c5b16, 0x099a1799, 0x559b09aa, 0x55029850, 0xf31cf56f, 0xc9f9d7ed, + 0x89d96862, 0x894f758b, 0x740e82b1, 0x20c5d0f9, 0x3dd1ad3a, 0x8f7a54fd, 0x0f25d659, 0x3ba18f38, 0xb9d8d6f5, + 0x1f4bfd93, 0x7df22166, 0xc49db4ae, 0x7452d902, 0xcb1a71dc, 0x03a403bc, 0xf818f739, 0x08eaf9e5, 0xc9f08a15, + 0x4ead9e3e, 0x6f736b7e, 0x7dbf9520, 0x8962d03c, 0x2cedc9ac, 0xce6f3c82, 0x1480e3bb, 0x4ea4c9e1, 0x1f9d50e6, + 0xb96d1c23, 0x8fd76968, 0x99f5f244, 0x11a08fc2, 0xcf0da457, 0x305334b0, 0x516fed23, 0x9f28f27a, 0x37dba9ea, + 0x3cd1aa59, 0xf8853cc8, 0xb1a4ec6e, 0x3a7ed6d7, 0x4be545fd, 0x13b80497, 0xabbea8d2, 0xe9dfbf1a, 0xbf501d46, + 0x730d6d4c, 0xb4f2cb42, 0x17027428, 0xbaebc85a, 0x986e8e66, 0xf6098d80, 0xba9ec5c4, 0xc718d06c, 0x3093c90a, + 0xfffa9c44, 0x09b11373, 0xf347ad79, 0x8683ccb1, 0x64cef48b, 0xdecc4dac, 0x0276b3c4, 0x824f608c, 0xf567444b, + 0x0f55a1c2, 0xed1c8e18, 0xe06c0bcd, 0xa7a26125, 0x3778fb02, 0x5baf14e5, 0xdce2efdf, 0xf4ab4941, 0xb4ba3765, + 0x142b92c6, 0x550c3dde, 0xdc256bae, 0xb96346ff, 0x198df6b8, 0x34adc5ec, 0xb648d4cf, 0xf93f4075, 0x9d0ed557, + 0xbeb31815, 0x64b93c40, 0xb09b22b4, 0x9259a40b, 0x5a304513, 0x211d492d, 0xa5fd92c4, 0x48985b22, 0x9d228641, + 0x7624345f, 0x4f81841c, 0x4f393058, 0x0788e338, 0x6d624b36, 0xe8d750c2, 0x291dd2f3, 0x951cfc35, 0x14561981, + 0x5f02ba95, 0x342f2c1e, 0x4e20ace3, 0x8cc15859, 0x0038322e, 0xf4e0ea1e, 0x889a310c, 0x89aca86c, 0x264ebb7a, + 0x7e4bb890, 0x1c7739a1, 0xc91fad83, 0x03ac9278, 0x987777b4, 0xe87bc9cb, 0xf8a8bce8, 0x81b38bd1, 0xaca7e15a, + 0x1eb7fdad, 0xa71313bb, 0x0cdb873b, 0xf6dd1ccd, 0x3c1b3fb9, 0x03b42a73, 0xfe007178, 0xa13e5582, 0x1bcf5c84, + 0x75bea2bc, 0x550a67eb, 0x5c22158b, 0xc0720dea, 0x4e6cc47a, 0xea689927, 0x4409e02e, 0xdcce6bb1, 0x4163d578, + 0xd4fa8fc8, 0x298e3d87, 0x5e472547, 0x494a84d2, 0x647d8034, 0xac4098be, 0x4009c6b2, 0x8f971b24, 0xce15d184, + 0x0fb41b97, 0x193d85a5, 0x8ade3fae, 0x7be5a811, 0x5ad03572, 0x08e7051b, 0x6e2ee2ff, 0xd8345ba1, 0x5443a7e3, + 0x53a2abfe, 0xd4f59d16, 0x9f88e81d, 0xf244115e, 0xf0b2ba6b, 0xb1988699, 0xbb9b5e12, 0x70e87e85, 0x4be3ca07, + 0x2e428baa, 0x1e734902, 0x549f40b9, 0xbab86a07, 0xbb2e300c, 0x8ef685ba, 0xe0895ba2, 0x77767b22, 0x131dfca4, + 0x8da6eb24, 0x1bda5985, 0x6d00ff91, 0x722cb00c, 0xdf308f8d, 0x99829400, 0x4f496a27, 0xdef9fa35, 0xc60f301d, + 0xc8ff73a9, 0xca6e06bc, 0x8983790f, 0xac6bfc5d, 0x60471cac, 0xf0fbfc42, 0x17f53500, 0xf7bfc25d, 0xe327fe31, + 0x05750344, 0xb63ad995, 0xdec9128e, 0xbb672fb5, 0x71c76d58, 0x1ef91ab6, 0x47bfd7e9, 0xddddc7a5, 0xb32b01fb, + 0xe26ebb89, 0xa91d5f4b, 0x9787357d, 0x3b464566, 0x4382b18c, 0xe8cfac56, 0x5cef1081, 0xc01afc3f, 0xa76299d2, + 0x89c35558, 0x6e74f552, 0xfcc20336, 0x7e8bffcd, 0x5d3d2e4f, 0xb6d7afc0, 0x16c6cd4c, 0x1e8f301a, 0x8431800a, + 0x723228d5, 0x4be49662, 0x0e5bae7a, 0xc7c2bdb1, 0x8da96e1e, 0x84f14607, 0x5a50c4d5, 0x50769285, 0x5526702a, + 0x030dfef9, 0x1d3be1a1, 0xcb14ebfe, 0x028a93d4, 0x75b20b6e, 0xe64ca916, 0x4a47f540, 0xf77ba8c4, 0x2d951cef, + 0x7f9a9640, 0x6d4ef4e7, 0x45daa8f0, 0x4c0a46ff, 0x5b98be52, 0xa411dc84, 0x3e48dabb, 0xf6fdc6e2, 0x91cea2dd, + 0x38d25a02, 0xe3b7d79e, 0xa7655d0b, 0x5c8cd063, 0x14de0541, 0xd7228c6f, 0xb23b5084, 0x2a5adac0, 0x5ed77d86, + 0x42c17cbe, 0xbf586e7f, 0x4cc6ec9b, 0x9a39cd6d, 0x7373f3a4, 0x397d645c, 0x0b641d9e, 0x277aacb2, 0x59524c27, + 0xff8f73bd, 0xa10b97b9, 0xd166198a, 0x3b4a25d8, 0xc0ed5d1a, 0xb56746fd, 0x367bb4c9, 0x731a5238, 0x8218ee6a, + 0x612af553, 0xca340189, 0xac01f213, 0x9b3b20be, 0x7ba108cc, 0x3541af79, 0x8fc88951, 0x4a3269c7, 0x0ff70337, + 0xf1a9cedd, 0xac14dc44, 0xa44a8a96, 0x9e5ed0b9, 0x6388cb44, 0xf6e438c5, 0x13c4899f, 0xac37573b, 0xfd9172f4, + 0x18b15ef7, 0x7a495794, 0x451a4b06, 0x367ecddb, 0x4d89a56e, 0xfa69d9c9, 0xe7bcbb4d, 0x6f0dd775, 0x4908d40a, + 0x5ee60a87, 0x42ec1803, 0x7771789e, 0x4d3ffe6d, 0x21ce8f2d, 0x51ba9bd9, 0x331bbde2, 0x69535503, 0xb295a400, + 0x49d93e8b, 0x43920861, 0xa72be34a, 0x0ba77d43, 0x8cf43fa2, 0xd7fb4734, 0xce185cad, 0xa04654fb, 0xadf00e22, + 0x7c033f80, 0x0b5dbbe3, 0xd8f9d875, 0x4af737f8, 0x941b1d2e, 0xc2dc1fbc, 0x2eade5e0, 0x03bb0050, 0x6503f2f9, + 0x6064ef8b, 0x5fb4d7ac, 0x723ea425, 0xdc9182e7, 0xcb44f614, 0xee140310, 0x18b1ad42, 0xce4c46f2, 0xea7b7c10, + 0x0e32b86c, 0xde08244c, 0xa057c218, 0xd5420c94, 0x1cb9737c, 0x637aa739, 0x1d3a19ad, 0x388e26f8, 0x2e517d3f, + 0xc1d0e29e, 0xd70811f5, 0xc844c1f6, 0xcca085c3, 0xccef7e1b, 0x74c8a12d, 0x937aadf6, 0x3a333ce8, 0x615775a3, + 0x3b1d0f0a, 0x9dbf9990, 0x283d9dd2, 0x6612fe9c, 0x4401bf68, 0x5e71b357, 0x473797ea, 0x01364687, 0x426ddb6a, + 0x54b6f856, 0x98ba893d, 0x045a2bf9, 0xf67579cf, 0x8d77774c, 0xbc86e968, 0x0af75a60, 0x87882dc2, 0x8936d638, + 0x6ec83135, 0xa7f8938b, 0x28613b1f, 0x510d8ccf, 0x4b8b3bb7, 0xdd9d705a, 0xd2a87e4a, 0x60959d32, 0x8c7d650b, + 0x812bf858, 0x6d1fde77, 0xce4a4758, 0x26848a2e, 0xa4c520c4, 0x609c8e0e, 0x5b2da861, 0xcfccc726, 0x53b175bc, + 0x27c2356a, 0x43ed152c, 0x8ddbc723, 0x69ce3144, 0x19883c6a, 0x820bb17b, 0x84676b52, 0x1b4724b0, 0x34d61e47, + 0x86058e15, 0x5f3ad5b3, 0xaa9a18b6, 0x7eea420e, 0x6f5e42e5, 0x0e011973, 0xe5351a30, 0x8f50dccb, 0x2bb3a35e, + 0xd5a00dc0, 0x47b7f316, 0xa8ed96ed, 0xfaa0e2f1, 0xfe3f28ce, 0xae7114a4, 0xf7d6dd39, 0x5041de7a, 0xd93a8ab7, + 0x170182ba, 0xe7de179d, 0xbdd60723, 0xcb5e6069, 0x0e2f0d4f, 0xf3cd01f0, 0x7eb3df99, 0x031901f1, 0x3197f476, + 0xe637a162, 0x4e869926, 0xcd987daf, 0x1232e0b3, 0x86f88664, 0x6074a0be, 0xee45c4e8, 0xce5dfdec, 0x37f054e8, + 0xcdda2ff1, 0x2043e65a, 0xbd6f3b6b, 0x6ad1d025, 0x65cad15f, 0xc003e695, 0x0838221c, 0x6c54b2ef, 0x8bb0d7b3, + 0xc3373380, 0xf4217de3, 0xd0da628a, 0xd9641620, 0xe117c48f, 0x2a195bf5, 0xb88fe8ed, 0x257413ae, 0x19692276, + 0x5f81c3f5, 0x1307812f, 0x71599788, 0xbde7ff27, 0x55e3c66f, 0x2658ade4, 0x4ce82ec9, 0x0d4943dc, 0xa0a1a675, + 0x4445f6d2, 0x97571d99, 0x0aa2ce04, 0xff4c7fe8, 0xca9770a0, 0x94ab9434, 0x28ebef59, 0xa2028d42, 0xf29f7f28, + 0x50dd62e5, 0xf2dc2490, 0xb742d94c, 0x3a0b24aa, 0x3cc4e04d, 0x8db97c30, 0x45d14fc4, 0xe37c771b, 0x956aa797, + 0x40278377, 0x4f1306d5, 0xe114f56c, 0x051d23ee, 0xf1a6e96c, 0x715ea34a, 0x6640c200, 0x6bb4ea0f, 0x306f2b3f, + 0x3c727cc6, 0x5b1b81b9, 0x18a12214, 0x1a21b363, 0xa38d6122, 0xa196f0eb, 0x33e27125, 0x57b501fa, 0x16e059fb, + 0xe033975e, 0x008acc42, 0x435500d8, 0x03f871da, 0x242fa9f1, 0x022eb929, 0x48d19828, 0xc53f0f5b, 0xe3f264d4, + 0xefd8a419, 0x2d3440eb, 0x827e000e, 0x645c7b32, 0xe4f17655, 0xdb4840f4, 0x21570916, 0xdf701ef3, 0xdbee77ed, + 0x5ac0387d, 0xcc3ddab7, 0x5b29c621, 0xce6307af, 0x9051e128, 0x70be546e, 0x749c5fa2, 0x7bbfac6b, 0x944dc87c, + 0x2937ff1e, 0x87be8ef5, 0xd508b44d, 0x88f9b449, 0x09805e40, 0x747a7907, 0xcd189775, 0xc48c3e04, 0x8e044af2, + 0x69bd5360, 0x4365cd9a, 0x41934cff, 0x49281c0c, 0xac1a3b53, 0x49c1a094, 0xf285cbe6, 0x6939c327, 0xd492ce08, + 0x706fa662, 0x1781b9e9, 0x2ac19678, 0xd518ea0d, 0x7a374775, 0x07be58d3, 0xddccbc1d, 0x4c64df7f, 0x77557313, + 0x78f745bc, 0x7695ad4e, 0x1f199053, 0x44635e86, 0x1401a00d, 0xd443d30e, 0xb250c664, 0x3ec69195, 0xbca388ba, + 0x4be5e051, 0xdbc94cca, 0x58e07f89, 0x56a8747a, 0x8e98e7ac, 0x9267eec3, 0x594c3451, 0x3ebe4422, 0x46a7add4, + 0xdf5512c8, 0x20ae1c95, 0x53f909c4, 0x694f9d54, 0xad7e8f90, 0xdc387260, 0xfa4555ad, 0xa1da14c3, 0x72c56325, + 0x56011855, 0xf136f833, 0x86acff9f, 0xac88ffaf, 0xe9b77aa5, 0xa2501e80, 0x96a89a4f, 0xd5e9bf3b, 0x2efd4983, + 0x247f1d91, 0x90826b5d, 0x33f311f1, 0xbb97f01c, 0xb46dced6, 0x39edc2db, 0xc0c97ca0, 0xd6456515, 0x86a49990, + 0x6a4cbb9d, 0xbb429705, 0xe7140710, 0x9bcf88f7, 0xf7bb64ee, 0x5555f4e3, 0x47951177, 0x1ef7b3eb, 0xe7165c1f, + 0xfdd331f4, 0x453991f7, 0x5a5cc9bc, 0xd74ae2e4, 0xdc4095ab, 0x2ba942fb, 0x908d5430, 0x55f01c70, 0x1caf16bb, + 0xab800038, 0x0e5f415b, 0x77d71868, 0x95c250d2, 0xc2ddb198, 0xb5c78778, 0x6a737fba, 0x55275156, 0x677b5b97, + 0x7999f376, 0x687e76cc, 0xf50cf81e, 0x83470a28, 0x01572e93, 0x86549582, 0x5c50c10e, 0xff2bebe6, 0xa7f4fe1a, + 0x5d416565, 0xce30fc05, 0x3607c9a4, 0xbcd45049, 0x6e672cbd, 0xf7b12a88, 0x842e7329, 0x705fc02c, 0x51bb7caf, + 0xd5e3391e, 0x0489a142, 0x06b74471, 0x941b6752, 0xb29818ae, 0x194db3cd, 0x9d06e674, 0x6821ae5f, 0xe1bcc050, + 0x58e9dea6, 0x9120a003, 0xaf81ac7b, 0x4bb3258d, 0x81175a7c, 0x9c0dfc15, 0xcc493ff4, 0x310244ca, 0x4744c647, + 0xba4acff8, 0xf7f2c903, 0x4d307533, 0xf3d3d65e, 0xd5f54c63, 0x501d2b16, 0x5fb04a6a, 0x17ef06f3, 0xed6fe1e1, + 0x6b689bd9, 0xcf0b906c, 0xb87f0c05, 0x68e6655f, 0xd2dbbb59, 0x6e7f68dc, 0xcb190ffd, 0xe5ad1843, 0xcf43d3cd, + 0xba9fbb26, 0x7292c37a, 0x2edbfc87, 0xc309ecd3, 0x2296fac7, 0xea11cd74, 0x44a5431a, 0x26eb5e3a, 0xe385b905, + 0x1855bad0, 0x272e3814, 0x03311bc4, 0xbecfc078, 0x43ed13e5, 0xe98431da, 0x1b156977, 0xfd3083ab, 0xc394ebca, + 0xcd25c4b6, 0xc58eee15, 0x0fbbd833, 0xa9e7c061, 0x42a51d37, 0x9919e922, 0x1962d841, 0x9c3e98ee, 0x60e546a4, + 0x688574b0, 0x50a2c84e, 0xd464e24e, 0x96bf6243, 0xf61dc96e, 0x2d9cdd50, 0x6b8117f4, 0x54955da8, 0x8b0998c3, + 0x8baf0db6, 0xf7e6bf89, 0xbecbc735, 0xc39e00de, 0x4e10e4fe, 0x6413f75f, 0x215e8148, 0x2bf72efe, 0x1d7cff6e, + 0xdb08ab8c, 0x6e537eb7, 0x669d59d9, 0x76d10e72, 0xa07aa161, 0x935a11af, 0x7cd7b149, 0xc9e8e540, 0x1db70600, + 0xfaafe3cf, 0x7b4d9f38, 0xb40b6275, 0xb726ceaa, 0x600ddd3d, 0xfa46364f, 0x4606cb16, 0xbaa7fb6a, 0x872a21b8, + 0xa4ce4d82, 0x4268bee0, 0xb0c76c16, 0x28a749db, 0xad5d68e4, 0x8b42ff83, 0x2d9490b8, 0xf8512caf, 0x47b20106, + 0xd5770487, 0x224856cb, 0xcb320805, 0x3a275b81, 0xf8430839, 0x373f3fff, 0x620596c4, 0x01faa3c5, 0x33b031d9, + 0x41e6df6d, 0x588b2df6, 0x321b4649, 0xcd9b3b90, 0x8ada2e5b, 0x67bca81c, 0x17de8242, 0xbec68a95, 0x2d2bea47, + 0xb986a75b, 0xac2456c6, 0x3b9b2ff9, 0x6fd600af, 0x10391225, 0xc5d7b055, 0x5095a20f, 0x09aae2d7, 0x2b12d63e, + 0x51607924, 0x1b10a4a0, 0x21bd699d, 0x962172bf, 0x30849f35, 0xbe9e6c38, 0x5a924cf3, 0x0c2c9279, 0x01ea6a4a, + 0x8201535b, 0x1a43b0af, 0x5a14628e, 0x2a1bd53d, 0xfb2292b1, 0x51cab661, 0xdad91326, 0x70e000e6, 0x64c846df, + 0x46422c08, 0x6ea48374, 0xc7c27c67, 0xc2241288, 0x03833097, 0xfa69432c, 0xa7c40ac5, 0x8ef29f05, 0x8b2599c7, + 0x239748c7, 0x3976582f, 0x7e63b803, 0x2206a2c6, 0x5f7fc961, 0xb8af162d, 0x579e4d70, 0xd53eeeb1, 0x66baa24a, + 0xf2ff8ce9, 0x698b6c1f, 0xca1b9f7d, 0xb06074b0, 0xd19e99d3, 0x545d10cb, 0x039f36e8, 0x9cfb78d6, 0xde0a5980, + 0x0a92866e, 0x3094a27b, 0xdcd07232, 0x50dbafc6, 0x1bb48c02, 0xf3c9be6d, 0xf8854fc1, 0xdc62dbc3, 0x2fd471c3, + 0xd4c5d20d, 0xbde52147, 0x9efdc8cf, 0x68922fc0, 0xb88e333f, 0x01278b3f, 0xb082deaf, 0xcaef9fb6, 0x2e2bd0e0, + 0xc66c96b8, 0x6fda0868, 0xa77e1f7a, 0x1d160a89, 0x85b1487a, 0x61d78902, 0xabee7f67, 0x96549880, 0x0531f910, + 0xf11c1886, 0xc7e97b0d, 0x41e6756a, 0x85f14859, 0xe3f0fc0b, 0x288c0086, 0x0430ba1e, 0x52e7f11c, 0x1c045213, + 0x1f4905be, 0x25f1210e, 0x56052d48, 0xd1dcd8a6, 0x4b6a63c6, 0x789dc29b, 0x9d0ec937, 0x7da8bb3a, 0x6d34fee5, + 0xb0cb417a, 0x79cbae75, 0x771ff408, 0x795efaf0, 0x08bba173, 0x8b087708, 0x31919e61, 0x58fc350b, 0x9724ae94, + 0x63c41461, 0x524803be, 0x1f321398, 0xae180121, 0xfc87c058, 0xba1f7804, 0xb3361eb0, 0xfbd0be38, 0x89a18736, + 0xf3f42412, 0x03b441c3, 0x9abdee97, 0xafd360f9, 0x4f4ea1bf, 0x95c8ba1b, 0x4443be52, 0xe1d07377, 0x0b1a5edd, + 0x6eddede1, 0x8269752c, 0x37e96258, 0x32818b93, 0x4335e781, 0xa7272ced, 0x399f7f83, 0xece7155f, 0x746b491c, + 0x40132011, 0x39cd4600, 0x535de5b8, 0xe585bdc2, 0x3454b808, 0xb8eb525d, 0xf03de612, 0xd3625812, 0x5f9e2734, + 0x538214a7, 0x21f2740d, 0x39cafc80, 0x092f0669, 0xc244c4ff, 0x569c8561, 0x8ce00cec, 0xfad3174c, 0x17a98478, + 0x3fba51e2, 0x7839ccd3, 0xd3cc2942, 0x34459786, 0x9e605d5a, 0x481ee65e, 0x63c01029, 0x97c3b03b, 0x0556943c, + 0x9ca515fa, 0x45ee4c64, 0xfed15ef4, 0x65baabdb, 0x037c4d51, 0x892ea8a2, 0x2de6038c, 0xd8716227, 0x57424e4f, + 0xf1b5ca70, 0x287fcd83, 0x653d548d, 0x2baaa7ed, 0x6af133ba, 0x4bfb12eb, 0x0585c00b, 0x7926e62b, 0x67f71020, + 0x06941d09, 0x3269b9d6, 0x6becf31f, 0x18b598fe, 0x139643a5, 0x9a9160e1, 0xbe2df596, 0x782f8037, 0x9bcce7db, + 0xf3be74bc, 0x4f7f7177, 0xddcacedb, 0xd348bb00, 0x0ef68de3, 0x1ff7d95c, 0x6201a28d, 0x24f67327, 0xa1425633, + 0x48426e5d, 0x3ccfed4a, 0x92baf081, 0x868d6418, 0xc5454948, 0x8767bc45, 0xc53167e6, 0x56dd43ae, 0xd4ae028f, + 0x2fed5a70, 0xc8fa50ea, 0xe82b98ef, 0x95aff35f, 0x1fb53fda, 0x792e0658, 0x909bc6b2, 0x70bdf1d0, 0xcf5c7d4f, + 0xa4f0c02c, 0x006bdbc5, 0x47ef6df2, 0xf98a5188, 0xca47b7da, 0xaa2b8d1a, 0xa5d235dd, 0x59d6be2f, 0x7e683b7f, + 0xd9d19ac8, 0x42ef934c, 0xf5985618, 0x73220a3f, 0x543064ee, 0x40bb52d5, 0x654712b1, 0xd8e940e2, 0x8ff4683c, + 0x2a998600, 0xd4aad8ba, 0xee241d02, 0x94346fe9, 0xc02eb848, 0xc2c91e1a, 0xea843f6c, 0x5bc57c6c, 0xddd8a617, + 0xebf9c3c0, 0x4980bc36, 0x6d334dcf, 0x97a4b3df, 0x2a94b788, 0x83811aca, 0xbbc37422, 0x6292df1d, 0x761131db, + 0xb2d8dbe4, 0x7ff0219d, 0x95d470ee, 0xda8c0e74, 0xcf981bc4, 0x95642758, 0x215c055b, 0x2aaea2f2, 0x28a91766, + 0xe750abab, 0x995e1edf, 0xe39955fc, 0x33af7feb, 0x238315d1, 0x0cc1992b, 0xb2e68405, 0x3813b38f, 0xa380ece2, + 0xee2f0543, 0x60ec9262, 0x3b64b102, 0xeb278114, 0xd72e289b, 0x06c0b20e, 0x7239e577, 0x8613e1c9, 0xf1f5792d, + 0xd4b9c6a3, 0x963ffa00, 0xc8f22d61, 0x4d42a033, 0xdcc72405, 0xb55b7407, 0xd43450b4, 0x4c177200, 0x95b2f572, + 0x79686e33, 0x33eafcc3, 0x16de94f2, 0x3623320c, 0x4f532536, 0x32573813, 0x57c5824b, 0x22645f3c, 0x4662b4dd, + 0x30a54064, 0x6a16359a, 0x22d07103, 0xa94b6786, 0x56603213, 0x41ff6c2f, 0x0e17ba1e, 0xe1a84fff, 0x253f2fa0, + 0x1bca480b, 0x9e21239d, 0x6429e2f7, 0x1bc7bd99, 0x05b70708, 0xa991f02d, 0x1f7febda, 0xf83d3320, 0x7e7fa0a0, + 0xaf06e5f4, 0xe736a11b, 0xe94ddc0b, 0x43ec7b84, 0xe4f8ec31, 0x3589c155, 0x466741f1, 0x98a23ae9, 0x38b8d3d4, + 0x3b70459b, 0xf8c4c021, 0x01b89c7f, 0xd27c63e7, 0xf3c9703c, 0xeed502f6, 0xce92f7b7, 0x47b7ba55, 0x7dede31e, + 0x3d0d802c, 0x1c5f0e41, 0xee1004bc, 0xbd478ca3, 0x5a4655ae, 0x9577174b, 0x9f803144, 0x0912486b, 0x7ac880b9, + 0x0cff1152, 0x1e7519b2, 0x5904c459, 0x0a98690b, 0x71357ad4, 0x5546e0eb, 0xe854b9b3, 0x733cd8c5, 0xab9fc7d4, + 0x11e80584, 0x3a49181b, 0x01877253, 0xffd959e5, 0x9fa5e659, 0x7375a6cb, 0xb1e933da, 0x4c98a1ca, 0x40f45cde, + 0x7b06c1bd, 0x241bb5d3, 0xfdd2bda5, 0x96201bab, 0x59f74075, 0x5f2f3a13, 0x376f0ab7, 0x4d62bf5c, 0xfb678b95, + 0x6a39fefc, 0x84971885, 0x4a4f6982, 0xd482fe7a, 0x899471cb, 0xdb80fe1f, 0x1b2b3707, 0x400bbd22, 0x75175b6d, + 0x2ba0cee6, 0x3b4a399e, 0x93fb147e, 0x48a25aac, 0xe45e8b8e, 0x132885e3, 0xc1fa2e54, 0x5689f7d8, 0xe97476ff, + 0xa15a5a25, 0x2b8e1241, 0xad9bb8f4, 0xa0439b29, 0x9c1a9391, 0xd70011fc, 0xf91cdc62, 0x6bc54667, 0x5da05bd4, + 0x069dc6a0, 0x4491aae0, 0xaefe617f, 0x7328e2c5, 0xd727a4c9, 0x70482009, 0xa18cde24, 0xa865edcd, 0x4a0863f2, + 0xe065e10b, 0xe25118b7, 0x1a834da7, 0xd0bf8387, 0xcadec6fd, 0xce225bf4, 0x98a74e8b, 0x4e16eedb, 0x817d2bc5, + 0x51d786aa, 0xa52705b9, 0xb6027a8a, 0xfa7a21a8, 0x16edf654, 0xe1309c32, 0x5fa043e7, 0xca8fd090, 0xba97d044, + 0xae8ad6c7, 0x54f352dc, 0x1e8e615a, 0x94b72b12, 0xdd3ca446, 0x47b2bb4b, 0x9f5c78e9, 0x38216de2, 0x43199650, + 0x9d3fcbd9, 0xa2157e5f, 0x3b86a9f2, 0x3a810a1f, 0xe08041ce, 0xb162087a, 0xe50205ad, 0x17c04d1a, 0xdcf5ee35, + 0x8430e9fe, 0x7e4961fd, 0x061a2e7e, 0x2ae757a5, 0xfad2fe0d, 0x33ffb4d3, 0xd8d89305, 0x08179d58, 0xa2ec655f, + 0x29e62c0d, 0x60de20f4, 0x3dc354d0, 0x8dd9601d, 0x53100b04, 0x1bf6fa95, 0x36113750, 0x6fdb0fd6, 0xcff88a4f, + 0x506eb018, 0x88611eae, 0xfad273db, 0x3247eb0a, 0x3eb3ac0d, 0xf6ea9bfd, 0x7201881b, 0x027ff968, 0x7c059f38, + 0xa9dbcb72, 0xfebc762c, 0xf17edc1c, 0x6c639b03, 0x4b3a904b, 0xcec599db, 0xd8861fcc, 0xa171057c, 0xc650cd2a, + 0x4099e824, 0x21a0d898, 0xa2020af1, 0x867da021, 0xe9ed104a, 0x9da01970, 0x96771f21, 0x4004b800, 0xce59e1c5, + 0x246f4e16, 0x5821156b, 0xf809cb5b, 0x13bb2f07, 0xb6eec787, 0xe691a9b4, 0x0171a226, 0xe53ebb14, 0x8d32cd7a, + 0x9b3b87e5, 0x6bda5b7f, 0x1be7b68a, 0x6370f716, 0xd78173ba, 0x69b668f8, 0x23d33e8d, 0x81f16ac8, 0x79a620f7, + 0xd2063aba, 0x38356c3f, 0x15263822, 0xe623e5c5, 0x29372e35, 0x8aa4187e, 0x1b229eb6, 0x07733835, 0xbe52efcd, + 0x1c1010ce, 0x8c271ca0, 0x3260222f, 0xb6953016, 0x14858f6b, 0x01915ed0, 0x5d8d5947, 0x8162abac, 0xb63059ad, + 0x11113e16, 0xe4b8c3d2, 0xfa7b5a84, 0xa97a917b, 0xded14a08, 0x73e4f7ea, 0x52c23942, 0xc1131528, 0x52f9037c, + 0x2408bc6b, 0x0a6e8f54, 0x4e45c3be, 0xc509d1f8, 0x3977f960, 0x572c094f, 0x15bf7b65, 0x49c20c19, 0x5283a436, + 0xad6b9dc3, 0xcb4a4dd7, 0xd46bc902, 0xbc89b1f8, 0x2fde7eb7, 0xa38fe2c6, 0xc2223c9d, 0x99554000, 0xcd28bc49, + 0xfee4d359, 0x8bd5b59d, 0x8fe70889, 0xc273661f, 0xf07041cb, 0x9f46fac1, 0x7512965d, 0xe03a55d7, 0x8c5ab0b3, + 0x818125b8, 0xac2a961a, 0xcfc811ff, 0x3c118d92, 0xe3c74350, 0x9311373f, 0xe24bea31, 0x9611b861, 0x96ed3b7f, + 0x553e3c53, 0x4ff910a9, 0xb16d9d48, 0xa2a4d890, 0x4b0fb07e, 0x3ffed269, 0xc0196993, 0x6dc00cc8, 0x1f337f10, + 0x1ead51ac, 0xf531936c, 0xfe8b67d6, 0xc23bffc4, 0x1b1d2a5f, 0x15c5676c, 0x5ea5495f, 0x113a60a7, 0x9d8c8110, + 0xd81a58c7, 0xd9fe0be6, 0x657c0011, 0x090cb701, 0x239514df, 0x78030c93, 0x07261fe3, 0x3e9b67ea, 0xe01e9655, + 0xed3c8f43, 0x76d2c352, 0x90a6f1ef, 0x4fd45a87, 0x244f18f0, 0xa15f075f, 0xaaad6cd7, 0xcd1b00cd, 0x5bf25e25, + 0x1f34d3b1, 0x5993e61b, 0x4a53d6ca, 0x5ebd1c1b, 0x6233e0bb, 0x4ee16745, 0x8e41f156, 0xc806079c, 0xc684f5d5, + 0x3fa41a3b, 0x84e9f1e2, 0x78be70cf, 0x4a5e1bcf, 0x7eedc097, 0x2d95831b, 0x4adb2b92, 0xf781402f, 0x870c8ab5, + 0x303b26bd, 0x1e2bb1c8, 0x17568bdc, 0xff29e92e, 0xa4b66185, 0x217dbe7c, 0x3b0875a9, 0xe7bce2f3, 0xb38f1a9c, + 0xa4f486f7, 0x3401b40f, 0x16aed595, 0x1f80cab5, 0x3deea1c3, 0xcddc7a23, 0x500146fe, 0xf1a69596, 0x4f96b073, + 0x5d7847cb, 0x800a7cd4, 0x2174ea30, 0xb42e3a0c, 0x7d5cc23c, 0x5679b3ea, 0xf8dfb3ec, 0x4d7cc147, 0x86998ada, + 0x2e1cd1e9, 0xc7308954, 0x995cbf19, 0x118bfefb, 0xaae48f34, 0x65866e78, 0xc96d0da6, 0xb98fe29f, 0x1517f45c, + 0xb2b5f06d, 0xddcb94e8, 0x5a73af89, 0xebf84e9d, 0xcb18d56b, 0x5835f802, 0xc5804a36, 0x5b8f80bb, 0x8b8c77ff, + 0x7ff3cfc7, 0x46a41b95, 0x113ebecb, 0xe9277d6f, 0xeb4c0dd0, 0xeb93b28b, 0xecdf7bb0, 0x572714fe, 0x8692254d, + 0x399019a4, 0xdf4f1d85, 0xf15a7cd0, 0xb6b480de, 0xdded7180, 0xaeb68c77, 0xdeb20f1f, 0xdee4891d, 0x83247a45, + 0xcb9031af, 0x133da390, 0x02f6689c, 0x7b5f28aa, 0xfcd15258, 0xaf0c4d39, 0x3e9a6812, 0xb7981ce1, 0xd48dac33, + 0xda717420, 0x3b9bf63f, 0x9cdf4cab, 0xaae00a11, 0x46442181, 0x22351272, 0x89529662, 0x4dbbb6d9, 0xe84f8776, + 0x192bcf1f, 0xf3e08524, 0x79dc51cb, 0x33b09121, 0x87c7de82, 0xa7e16239, 0x58c7639b, 0x5cd40530, 0x789c888e, + 0x79d4b7c0, 0x4f0d800c, 0x6615417d, 0x5dc33470, 0x561f41d3, 0x092f8fba, 0x9b18d23f, 0x882a73da, 0x9a37d746, + 0xb2213194, 0x520c5c4b, 0xb59ee8ef, 0xef8df5dd, 0x127fa5ef, 0x94d75725, 0x578f467e, 0x3d65c7d0, 0xde201099, + 0x4dbd49c2, 0x98bb5071, 0xc19c75e4, 0x88293a50, 0x4a3d18d1, 0xfd7ddb8a, 0x70c91dda, 0x828ce7f5, 0x58ef7f38, + 0x4cffb467, 0x2d92df11, 0x8768fcb3, 0xa7de3819, 0x0fd3f8b3, 0xe3a57387, 0x62d5c5f6, 0xbc1c2253, 0x7fd1b105, + 0x7ecb0531, 0x6ed42c0f, 0xae4a2745, 0x9ae219f8, 0x23dc8a4d, 0x322d35c2, 0x12c971a2, 0xc844714c, 0x83a50459, + 0x8298ccce, 0x3f505f01, 0xa263cf68, 0xbe2a50df, 0x692384dd, 0x65b0a828, 0x795f7841, 0xa403bc22, 0x95959ab1, + 0xf63a64c0, 0x1a340c73, 0x26828186, 0x88a72df9, 0xf60592a9, 0xd7f5d99f, 0x0e0b3374, 0xc8dc60db, 0x8152e5a5, + 0xcc28f405, 0xb7523104, 0xba8259b2, 0x01f30de6, 0xe5a4203a, 0x83d017c9, 0x5a6a3663, 0x395093b3, 0x5a735fd1, + 0xafbf4387, 0xeec043e1, 0x5afc4f02, +}; + +#endif diff --git a/smtc_tracker_app/Src/apps/update-firmware/lr1110_trx_0303_prod.h b/smtc_tracker_app/Src/apps/update-firmware/lr1110_trx_0303_prod.h new file mode 100644 index 0000000..d1cacfd --- /dev/null +++ b/smtc_tracker_app/Src/apps/update-firmware/lr1110_trx_0303_prod.h @@ -0,0 +1,6861 @@ +/*! + * \file lr1110_trx_0303_prod.h + * + * \brief LR1110 transceiver firmware 303 definition + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LR1110_FW_H__ +#define __LR1110_FW_H__ + +#include + +#define LR1110_FIRMWARE_EXPECTED 0x0303 + +#define LR1110_TYPE LR1110_TYPE_PROD +#define LR1110_FW_UPDATE_TO LR1110_FW_UPDATE_TO_TRX + +const uint32_t flash[] = { + 0xa2f1e792, 0xec60b0d2, 0x2f4c79bd, 0xb59d7a8c, 0x14d3101c, 0xa9d3df74, 0x905037d5, 0x97ae994d, 0xd913951e, + 0x8b5b5d8f, 0x392ea1b8, 0x8c0038dd, 0xf6ccdade, 0x12d2a72e, 0xf8c1dfe0, 0xe8a1fa5d, 0x041f905d, 0x691b6419, + 0x4a6e504e, 0xd3583f73, 0xe924bb66, 0x0106a58a, 0x2df86736, 0x1a7ecd4f, 0x77cff9c4, 0xabd782fe, 0x87bdc61a, + 0x855e3f53, 0x0e4c0542, 0xb4e5e5da, 0xd5e5a0eb, 0xaf8bbada, 0xf7f0dc56, 0x77ee0752, 0x1e408966, 0x37fe4da4, + 0x6529ff49, 0x5a8b745e, 0x6ed5a98a, 0xa51bcb8b, 0xab1e3acb, 0x44411646, 0x5170e839, 0x4402f918, 0xebb435cb, + 0xe5e86e2d, 0x1cd15086, 0xc6bf5f6c, 0xd163b723, 0x1e1d180d, 0xc490c510, 0xb411c807, 0x92718488, 0x7a5af3d6, + 0x99dab430, 0x2451e112, 0x992b873c, 0xf86ba568, 0x87874e92, 0xd1fd0ee6, 0x87aaf637, 0xee769161, 0xa8b2c6bb, + 0xbc41b12e, 0xe77b4041, 0x8b90dc5f, 0x75604d6a, 0x27672234, 0xebca0f92, 0xffe7e0a4, 0x081689ea, 0xd94a0100, + 0xb1661b44, 0x713c3199, 0xb961ae43, 0x4c1649cd, 0x57158dd9, 0x1a5e14a0, 0x03aa37a4, 0x1c9320ae, 0x0e597604, + 0x3ab23f87, 0x74749a11, 0x302cf4ba, 0x01d70ca3, 0xc426b7ba, 0x6e23598c, 0x1bfeb529, 0x3f2b9923, 0x02e31996, + 0x5f57598e, 0x9f4d54c9, 0xea2da83c, 0xc058081e, 0xed8443db, 0x66bb9356, 0x1c4a1f66, 0xa4ba1024, 0x65b4f352, + 0x867d2825, 0x421a6dbd, 0xf777a43c, 0x3f01c297, 0xa47ada0d, 0xa96baa1d, 0xbb98a5b1, 0x69488492, 0xe64e5105, + 0x7672bdec, 0xd23b2021, 0x3d017425, 0x9086e3ad, 0x67067687, 0xd9cdc631, 0x6a09da82, 0x8809f009, 0x0509105c, + 0x556b49dd, 0x86f47e36, 0x8708909b, 0xdc41cdcc, 0x531bab4f, 0xda055785, 0x64c3451b, 0x5f9e92ff, 0x32ae8baa, + 0x6307b2f8, 0xd0c7d81c, 0xb8896315, 0xadba98f5, 0x0bc1d90b, 0x2812a198, 0x359cdf68, 0x6b08e306, 0x18ad958f, + 0xf2a7c034, 0xa283da35, 0x189136c9, 0xdcd11bba, 0xdcf8345f, 0x0adb9169, 0xc3d89b1c, 0xcf2867dc, 0x7aaaaf0b, + 0xb55d8313, 0x8dfd6628, 0x3f0a8606, 0x2d9fdd01, 0x213f2154, 0x2748dd80, 0x9c8a87c0, 0x680d23ee, 0xc1ff3a51, + 0x2e460adc, 0x3916cdb6, 0xcac3b836, 0x7fe6e1b1, 0xb587d967, 0xee60e14f, 0x90706a05, 0x679c2c50, 0x85f03b65, + 0xb165dace, 0x234c25db, 0xc16c6eeb, 0x484047bc, 0x97ebb738, 0x395e9810, 0x8de806c5, 0xeedf7ca9, 0x1186be82, + 0x39e3a52f, 0xe53307ce, 0x6b7ecea9, 0x443d9e12, 0xb925937e, 0xb8473fd3, 0x41c52a0e, 0x71746b5f, 0xd5f9242a, + 0x60c499a1, 0x41ceb271, 0xb4c50887, 0xedb26142, 0x100ee7da, 0xe8493d21, 0x9d309b3d, 0xd3ac3940, 0x48296648, + 0x59c6df5f, 0xe1b3518e, 0xea802d6d, 0xf7efbac7, 0x2ae8e3fd, 0x3294a6a9, 0xbe164598, 0x493c4318, 0xc857422e, + 0xa827a6f9, 0x74881043, 0x41fb973e, 0x7f63ea77, 0x60dd4ed3, 0xeba17bed, 0xd2da77df, 0x2843053e, 0xe5490c33, + 0x296323df, 0xbb3b2e02, 0xcaaf47fe, 0x1d35f86d, 0x94a70d35, 0xd950391f, 0x618cad1c, 0x65f18682, 0x4bf5cc19, + 0xcc4a36c0, 0x9abe293f, 0x14e81f17, 0x160b678f, 0xd96ee099, 0xa667d863, 0x60991af3, 0xab631bc5, 0x4e451e27, + 0xb915b5ca, 0xa1b13e0d, 0x6385ab5f, 0xe4d2e339, 0x3dac77ec, 0xadb4503c, 0xe78f3249, 0x3686d079, 0x644c71f0, + 0x37365a40, 0xf32bbb7b, 0xc6fefdcd, 0x4dc91a4a, 0x54fbe85f, 0x55874b98, 0x60860db7, 0x1852d70e, 0xbf00b768, + 0x8460786b, 0xf18ba25b, 0x1f63cc33, 0xeb4c757d, 0xfa4d6671, 0xd8f5c03a, 0x30a014b4, 0x06739683, 0x46dbc98f, + 0xba1680f2, 0x2da7d509, 0x7b318804, 0x966cf754, 0x5bc659ee, 0xdc0999d2, 0x83f449af, 0xa7780042, 0x3782fdb3, + 0x62f6cfcb, 0x56d9bde7, 0x8c377468, 0xafd3e898, 0xa8af131d, 0xaa963ece, 0x546f0513, 0xd79555e9, 0x3daa6657, + 0xa9557718, 0x023190ee, 0x933ff800, 0x250931a7, 0x805fe13a, 0xb87984ce, 0x7038ceeb, 0x5fb36274, 0x58a1d5e6, + 0x627d1774, 0x8f81bba6, 0xee91e486, 0x43aefbfb, 0x40aa75ca, 0x3aca62eb, 0x57f72b39, 0xb1940678, 0xc48204aa, + 0x4325edcf, 0xc263d027, 0xe612e727, 0x778ec9a3, 0x558e93e2, 0x988946d6, 0x2d7f3884, 0xf0d10321, 0x9691b540, + 0x1ab5f629, 0xb15ab0d2, 0xc8fb60db, 0xb0f750da, 0x4fdef436, 0x69b9b2ee, 0xb721c3f9, 0x1d8a17f4, 0x2e44f9c6, + 0xea1bb8ef, 0xdbf8592f, 0x1cf0d468, 0xf0b95000, 0xc26f7c6d, 0x5346fbbc, 0x53c7469a, 0x091b4a08, 0xf8e5b89c, + 0xcbca28ec, 0x37307795, 0x3760a805, 0x8b4e896e, 0x5fb6eb55, 0x7d2c01ee, 0x83e23c74, 0xb316bc13, 0x2c00dfe4, + 0x49976b6a, 0x90b96e29, 0xe5de00b2, 0x579e8a4b, 0x1f770a16, 0x51fafca0, 0x99b07f24, 0xd85e2dab, 0x66ab0e5d, + 0x96c65d2f, 0xd9a8e9c1, 0x19dbdd78, 0xfc2af39f, 0x7fa0e749, 0x08a8246d, 0xfcd080df, 0xf4441d95, 0x8041b5b0, + 0x9258f05e, 0xf02b0adf, 0xb4967124, 0x461c810e, 0x35dcf699, 0xf464514a, 0x328107a2, 0xa796f53c, 0xfb0ae68f, + 0x56943f59, 0x3a02ec6b, 0x96c6eee6, 0xbb559cdf, 0x50b90df4, 0x20d3959f, 0x28822ebf, 0xf86d91a0, 0xc1cf28c7, + 0xe6a1ffbd, 0xb3366f4e, 0x4d5ec7cf, 0x04bc54e7, 0xf859e978, 0x9c1dd120, 0x5ceadeb1, 0x84dd54c0, 0x6aee4aab, + 0xee3328d5, 0x28a37db2, 0x1deef60c, 0xb4c677ea, 0x9fb4e638, 0x9c92aaef, 0x4fdcd134, 0xe29bac24, 0x4b8544a4, + 0xa0c73cf8, 0x5de35226, 0xe3814947, 0x434c072f, 0x34db5374, 0xd3353ced, 0x5bf90db5, 0x1372925f, 0x4d27e036, + 0xa049c237, 0x3f2ba2f1, 0xaaa8e748, 0x9947917e, 0x4985aed8, 0x83063d21, 0xa8fbb1e4, 0xb0ca20fc, 0x6d012903, + 0x63fb24a6, 0xbd16810e, 0x4ca8cc50, 0x16b97b3c, 0x54283b9c, 0x90babd64, 0x5e2817df, 0x17bcb710, 0xa3ac19ee, + 0x0e0b6e11, 0x8a7ee2c5, 0x431cfe63, 0xdc663cc2, 0x5c447cb7, 0xdfd79899, 0x8b60290f, 0x5342a0b9, 0x90000c3c, + 0xd9e3326a, 0xb599c7fd, 0x0339b7be, 0x085c158c, 0x2b32e99c, 0x2c71ad59, 0xd01e9c39, 0x1bc138cf, 0x400e5a5f, + 0x517d214e, 0xc45efdc8, 0xdc24975d, 0xe69b3250, 0x9cf77a4d, 0xd282fa63, 0xa6435734, 0xf1c97fba, 0x8d51c565, + 0x166d537c, 0x40f56633, 0xc84b2bd7, 0x134a7757, 0xaebac233, 0x7fdb30fb, 0xb90d3d59, 0xb6b3e8f7, 0x4c0d99e2, + 0x378e1b12, 0x1c1635ab, 0x5c19b03b, 0x515802a0, 0xb287d03e, 0xb9ddd018, 0x27bfec8b, 0x5c8c6d11, 0x0aa97f00, + 0x8b1a72b4, 0x3f1c446a, 0x7174a89f, 0xaec6f96f, 0x28b32bd2, 0xe78646df, 0xb9bd9bd1, 0x74e4ce38, 0xabe71015, + 0xda63ccbe, 0xf9cf6c50, 0x00bf611e, 0xcafffbac, 0x7a70e955, 0xc708e848, 0xf4698d24, 0x37eaa2d4, 0x4d66a7a9, + 0xae3c8185, 0x88a877ba, 0xb909da07, 0x32073885, 0xf9678f20, 0xd0439d3e, 0xe0197406, 0x96f2f0a2, 0x6b9ba6f0, + 0x2fcbc60d, 0xedc09aab, 0xba5d1ccd, 0xd31a8375, 0x5a5328a1, 0x35497a07, 0x8803ff5f, 0x691db55e, 0x0d3b8227, + 0x882da1bf, 0x47e8dc4d, 0x9282cc05, 0xb4f9cda8, 0xe2870388, 0xb5473de4, 0xc55b2ec8, 0xbac29031, 0x14563dfe, + 0x9dd703d2, 0xae4bdab1, 0xda25f17b, 0xfc853822, 0xbd5c9e8f, 0xe710d41f, 0x1d04aee5, 0x1f70811f, 0x9c59a01b, + 0x5e72acc8, 0xfd017acf, 0xb9becbea, 0xcf69fe5e, 0xab00a63f, 0xe738f09f, 0xf12b2b40, 0xf6a0390f, 0x1a27ea5f, + 0x84128938, 0xdca1c746, 0x2005057c, 0x7898c98f, 0x012e165e, 0x36125c9f, 0x62ba3a0b, 0x39d0ad70, 0x1bec20c2, + 0xc3d4f7fb, 0x4b98890f, 0xd750773d, 0xdb6adf08, 0x040214c3, 0xa6d04ee2, 0x842e830f, 0xaf17794a, 0x51d77e5d, + 0x73d20062, 0xd0716f1c, 0x0813aff5, 0x3ef92c49, 0x0a27bade, 0xafa645a1, 0x03fac2b5, 0x8b77ed5f, 0x8c1af056, + 0xe3a408e3, 0xa9606728, 0xdadb8dba, 0x845940dd, 0xf6d425ac, 0x9856a762, 0x19d8c0a7, 0x16afa3d6, 0x99c62451, + 0x44318df2, 0xb4775c2d, 0xc43dd6c2, 0x21bcf6ba, 0x9507fbac, 0xf747cc40, 0x18d6ed0b, 0x63e12c70, 0xa30b11fc, + 0xa14f2c81, 0x8cef81e0, 0x5a6a742d, 0x4643386c, 0x4b2e149f, 0x7828b3b0, 0x7f3f99da, 0xff71a86d, 0xec9df92c, + 0x14d9fbd7, 0x93a17655, 0x12226db0, 0x2a4c9b15, 0x1a0cf06b, 0x9a9e30f5, 0xd286853e, 0x863624c2, 0x99f69fe4, + 0x309537c5, 0xcd25e09f, 0x4acabe15, 0x84b2a32f, 0x8e2dcae7, 0x15c1674f, 0x6eab9d68, 0x2cb7a63d, 0xe3d65116, + 0xd8a4d685, 0x8c51be74, 0x648b2280, 0x6c5e9071, 0xa068f562, 0x6238b396, 0x63378728, 0x8ed172d6, 0xecc187a6, + 0x4ae0e30d, 0x93084922, 0x5921d001, 0x35990ace, 0x09e8078f, 0x8f70135d, 0xd69ba1b2, 0x6a29bce1, 0x4ef3278a, + 0x467b9f4b, 0xc4b5a340, 0xd549c333, 0x550d5751, 0x152825b6, 0xaba86536, 0x3b64415c, 0x057155de, 0x9fcd9020, + 0xc9920a47, 0xbab4f1be, 0x1fef874f, 0x042ee14a, 0x4600f5b4, 0xbea97328, 0x218aed9b, 0x4868c720, 0xf4d2b6ab, + 0x52879602, 0xf1f02233, 0xebef8573, 0xdc3d732c, 0xeb43198f, 0xb4785f56, 0x252d8870, 0x2b805c75, 0xad535a01, + 0xecfa4107, 0xa54cc4a2, 0xd4be3a8c, 0xdaec7e39, 0x65f29d96, 0xc50c14c9, 0x9b65c211, 0xc3773a3f, 0xd125895b, + 0xbd4f2c9a, 0xb9ff346f, 0x7dba36ca, 0xd66623b8, 0x921bf995, 0xca6af719, 0xa1c7fe33, 0x90372e60, 0x730c092c, + 0x37b939f5, 0x881d7b9f, 0x3b61f8a9, 0x65906e0b, 0xb7a69f54, 0x82225062, 0x5c10feb7, 0xacd10957, 0x8254e65e, + 0xca9e0271, 0xda577e14, 0xbed2eb92, 0x56a1a9aa, 0x8ccbf50e, 0x9d6a025d, 0xb1e33c17, 0x2c2f98d4, 0x0df7af83, + 0x39a5ce42, 0xd8542d61, 0x560c3f83, 0x103f94ec, 0x1f5aa708, 0x58a0e811, 0x6e67a9d2, 0xba57b48c, 0xf6b2c93f, + 0xbebe883c, 0x6c758662, 0xcda51ad7, 0x5e0a6c87, 0x8e037d4c, 0xeccbaa77, 0x8dcff88d, 0x66be71c7, 0x07808e96, + 0x7ac232e5, 0x18e1eb19, 0x96f3a9ef, 0xbc41bbdd, 0x7e778e56, 0x20895e51, 0x77b3e537, 0x7c41ae57, 0x6064d069, + 0x7fda9b9f, 0x0b110ee6, 0xef043ad9, 0xda973990, 0xb138574d, 0xd3c5bc47, 0x1102a74b, 0xb1da5e22, 0xdd12a798, + 0xf3d676d5, 0x697846b3, 0x2683b8b8, 0x9938c369, 0x187ffbd6, 0x182eb593, 0xe15ab1ea, 0x2c3c12f4, 0x21f4c858, + 0x02247657, 0xb0843bf8, 0x91ac8c28, 0x6e234042, 0x1ae9de42, 0x7938d39e, 0x750db8d0, 0x3acaf6c0, 0xb3fe07a8, + 0xc4016e09, 0x5365de0f, 0x32b780a8, 0x65e95ee9, 0xa4799e77, 0x485fce1b, 0x54be267b, 0x3bed848c, 0x23a50965, + 0xe0fb0f42, 0x1fa41e98, 0x4bc5bce3, 0x0462baa2, 0x588a2217, 0xb2f59782, 0x50226051, 0x0b702ecf, 0xcdf08e19, + 0x013c6359, 0xa2494009, 0x9b749b49, 0x7c9e8be8, 0x91b1df26, 0x2316fde2, 0xb477adf3, 0x932b0a6b, 0x5a6f42ff, + 0x8962bc78, 0xe0b61013, 0x285e3b70, 0xa219e525, 0x0bee89f0, 0x1a1c8d38, 0x2d4b3ee4, 0xff34df5b, 0xfa20924c, + 0xbd1c97a8, 0x4e689121, 0x16623fdb, 0x20d96de1, 0xe3028cf4, 0x0790b2bf, 0xf362c923, 0xba7bf4cc, 0xe33315a4, + 0x648f685e, 0xfa9a9dbe, 0x321314f5, 0x2ab2471f, 0xf35a0f33, 0xaaffaa25, 0x7b1e035f, 0x2fc178c4, 0xd481f3c4, + 0xa2ab96de, 0xe35e7f74, 0x2106cb58, 0x1c4bf144, 0x817c5455, 0x644f3767, 0xd2c8691a, 0x3722c468, 0x7be39a11, + 0xd332aff4, 0x414d63f7, 0xe8db1e0c, 0x6fb91738, 0x466dacd8, 0x4345d204, 0x8286dea9, 0xac9c54e1, 0x7e80960f, + 0x76d66ec4, 0x38394e0d, 0xaba2a3e3, 0x39426ce0, 0x9106cdab, 0xb3297fa6, 0xe94d15c3, 0x976249ca, 0x1919d3d1, + 0x58c9e15c, 0x21e7e24a, 0xc321a393, 0xb426edbf, 0x81d22f8f, 0x3f9bae0e, 0x79b31e1d, 0x9727fb32, 0x9aeab228, + 0x1f08ecda, 0x41651041, 0x89a17bfa, 0xd11b99f1, 0x54639a5a, 0x862c8f03, 0xebbdd4a4, 0x38a6ef15, 0x723ab840, + 0xa848eab5, 0x732c5154, 0x848e0c75, 0x7a1b0539, 0x4b0560a7, 0x9f344b1a, 0x8feb706d, 0xdfccb24a, 0xb84fc88b, + 0xdd3f143e, 0x7e1e966e, 0x45d1c72c, 0x11c4a3e5, 0x7f54c682, 0x3c45eb30, 0xd05ce6ea, 0x180f6ad7, 0x973a83ed, + 0x1426af5b, 0xda0f801b, 0xa417698d, 0x58713c70, 0x61bc379d, 0x2554fbc8, 0x2b0e650f, 0xd2136a40, 0x1170463e, + 0x09125786, 0xfeba0eb1, 0xba0bc6ed, 0xabc9fd97, 0x3592760d, 0x7e232d88, 0xd03c31d2, 0x1ba223d4, 0x472d8ea0, + 0x0b02d0a6, 0x8eb1d79f, 0x0dc626f7, 0xd2dfd6d9, 0x3c9ac664, 0xe8903d41, 0x31a55152, 0x74f0695e, 0x62cbb4e8, + 0x9c82720f, 0x309dedf3, 0x5c9c033f, 0x4cd0a6b2, 0xb30a0c03, 0x2f6d2389, 0x0b41ea71, 0x5378e51e, 0x7e5165b9, + 0x782eec63, 0xf33e583f, 0x47b94a13, 0xc961ada1, 0xaedb1971, 0xaee5c378, 0x40cc7436, 0x2ddf71d8, 0xfd4606ca, + 0x95b95655, 0xfcc42cbc, 0x2c432fdb, 0xa937b5e1, 0x684826ae, 0xecc10be0, 0x05897355, 0x67c05aa2, 0x41873e67, + 0x24a8e59f, 0xfdb260d2, 0xe6636639, 0xfa12024e, 0xc5128ffb, 0x6c1661ef, 0xa104455a, 0x376be893, 0xff926679, + 0xca8bfca9, 0xc5fef541, 0xbdc19261, 0x67667f26, 0xd557ee49, 0xb62ef3c6, 0xf91b7bc2, 0x7a5c2688, 0xaf5858df, + 0xb9fbaa48, 0xd6621cb4, 0xe5ab4266, 0x7499e3c3, 0x60de331b, 0x6c3c3935, 0x6fbbd175, 0x9e8a7ed7, 0xa87358c7, + 0x5f4413be, 0x9cbc0ff9, 0xf5957734, 0x813b4f0f, 0xdee7e2a8, 0xfcdc3da2, 0xb5535289, 0x0e1e2f8b, 0xd588e676, + 0x48f752d6, 0xfd2bd66e, 0xfd7ddbe5, 0xa9eeabba, 0x7b856dde, 0xd79639b3, 0xf6dce629, 0xa0fd1726, 0xd8d87794, + 0xfb7ee64c, 0x93df1eb6, 0x8d817c6c, 0x9d1e2fef, 0x8d2c4138, 0xc635043b, 0x47d2bd28, 0x66f165fe, 0xd1432b66, + 0xc07ba706, 0x9624e2db, 0xe7ecfabd, 0xc3329a49, 0xc39436de, 0x1f9a8cba, 0x31dcf044, 0x8dfaa8ed, 0x2422d925, + 0x8f3059b1, 0xaea002ab, 0x849e789a, 0x89f8caf8, 0x425e246a, 0xe66b35f2, 0x5e6064e7, 0xe7714077, 0xa3d94fc6, + 0xde312048, 0x40cf40ec, 0x3a1bc47e, 0xb98c0ea8, 0x7140a94d, 0xa9e30d93, 0x2e4a2c7b, 0x13907282, 0x5013f8e9, + 0x7ee127f5, 0x432646fc, 0xe30f496c, 0x014e23f8, 0xef1c2401, 0x9ddba66c, 0x45e07d2f, 0xab207e28, 0xd801dc7e, + 0xdeb46a04, 0x54d0b939, 0x058e5e9c, 0x2a9e61ed, 0x30d3d1a2, 0x5d48af74, 0xeffe1f32, 0x20e99f4c, 0x37f9ec73, + 0xf810c788, 0x979a3655, 0x6bcf86d6, 0xb900a5a7, 0x5a1e7842, 0x7bd03152, 0xaa4c57ca, 0xe965e6d4, 0xd0c25608, + 0x73ebbf19, 0x6d425f22, 0x87cb65aa, 0x424464be, 0xfed8cae0, 0xae36432f, 0x572e37b2, 0x18100f25, 0xdb79eba6, + 0x8ae9c958, 0xeee84ed3, 0x011befaf, 0x18f657a6, 0x3afd3b13, 0xf44bef1b, 0x3224608b, 0xcd51ac7c, 0x0e2d6fb3, + 0xbdb40b8f, 0xd66230bd, 0xeff8042d, 0xb06dfbaf, 0x645ac5e1, 0x48ea08e1, 0x9fd0a520, 0xea58137d, 0xca8ac349, + 0xa9b00056, 0xd36c9597, 0xa4723c71, 0xefb80c5e, 0x6f0c425d, 0x89429338, 0x534f8ee6, 0xae9a8a86, 0x5782d887, + 0xc03914cf, 0xcf0c3e16, 0x82dc02bc, 0xfdab79b8, 0xa9439a47, 0xbfc00927, 0x8c522ff7, 0x141e3a76, 0x3e9bbb63, + 0x533196ae, 0x340e502f, 0xdc7eefa1, 0x1f316202, 0x9280be2a, 0x86d6ff0b, 0xa3019495, 0x5b8a6456, 0xaf900176, + 0xf8a009fc, 0x2ba036c7, 0x3b945055, 0xafa013ec, 0xa7b25241, 0x412a736b, 0x58e31837, 0x385d564b, 0xcdaa6631, + 0xe9e62ccf, 0xbd99ff5e, 0x29ae9dfc, 0x9b79a0b8, 0x99c97ee5, 0xed519b0a, 0x8c19da42, 0xb0773c31, 0x7f523b4e, + 0x75df043d, 0xbe1966d3, 0x4f77c64c, 0x37a74116, 0xe49bbd0b, 0xef070473, 0x43f937c4, 0xf5fcd96c, 0x1248529d, + 0xfec394b7, 0x5d160442, 0x3aaf62de, 0x2ac48e9a, 0x2c57aa74, 0x07ed7612, 0x55679f0e, 0x732a72af, 0x088d7387, + 0x0842f81f, 0xa15c88e8, 0xa15677e6, 0x9dee44ba, 0xd7da772c, 0xc2b15ef1, 0x1b074264, 0x2e66eeb3, 0xeb103ab4, + 0xe5f62909, 0x0d07bec6, 0xabb703d3, 0xc014ca62, 0x315fad6e, 0x95cb798a, 0xb1f58cd1, 0x5a9c713a, 0x6f42fbb3, + 0x4b863b0d, 0xac4ae778, 0xb4782c25, 0xf854a75f, 0xaaec11f4, 0x2ba54970, 0xc5527e7d, 0xa8c8415b, 0x048005c3, + 0x009320bf, 0x964da10b, 0x6f134af5, 0x33d8ef13, 0x78501630, 0xbf9a21ff, 0xd35f8795, 0x04257ac6, 0x04f41a0b, + 0x6fbec5cf, 0x075defd4, 0x0b2d515c, 0x8a37ac7b, 0x2c8c065f, 0x32419392, 0x56fc167a, 0x6728234c, 0x5a849315, + 0xa529b0b1, 0xefe3bdf5, 0xccaeaab5, 0x903692a9, 0x3e330c37, 0x5d4605f1, 0x8cc8d570, 0x7960f0fe, 0x71b94b07, + 0x943e2b69, 0x5cb15358, 0x1d27e8ae, 0x1d7c4f36, 0xbc4ddb72, 0x275287b8, 0x781c489e, 0xc033fbe3, 0x33539d0d, + 0xcf5f6a48, 0xb1e42e6f, 0x1c24ee7a, 0x5f4dc940, 0x9d2d0a75, 0x51b659e2, 0xf7f4be59, 0xe88fe314, 0xc060b6da, + 0x09643f88, 0x3b9efd16, 0x7e6a5983, 0xe1ebafd7, 0xafc5de1e, 0x6b4cf4ee, 0xbf9b1910, 0x79734e49, 0x9cb111b4, + 0xab873347, 0xd9894805, 0xf88b2502, 0x6e967521, 0x8a8ff232, 0x64f36df1, 0x159f185f, 0x08c23b9a, 0xeeba32ed, + 0xd66c91f3, 0xe537a8b5, 0x2935d73f, 0xb56abaa2, 0xc1ea0978, 0xeb0c44d1, 0x047db087, 0x54edcccb, 0xfc92b879, + 0x87921886, 0xa2119edb, 0xc01e0743, 0x2c6d7084, 0x9eb84499, 0x581293e6, 0x7270fcd2, 0xedd67e5b, 0x9e6f2f6a, + 0x045aeaf1, 0x6c238832, 0x903fb176, 0x78f79933, 0x4a148a13, 0x888d05b9, 0xa7728735, 0x5f7b466d, 0x64876361, + 0xd4e6c845, 0x84c60362, 0x8ec594ab, 0x60004289, 0x2d677825, 0x7801b995, 0x26eb1d55, 0x90a8313f, 0x32001fa3, + 0x5b41aa5f, 0x8bf7ba7a, 0x3da16bb5, 0x545eca09, 0xb323e4e3, 0xf9101860, 0x9f0ecfe4, 0xe323e5de, 0x866b13a4, + 0x0a0f83b1, 0x26c4942a, 0x15fa1450, 0x45012b46, 0xe90d9692, 0xa6146bc1, 0x740ac79c, 0xd4e1e53d, 0x647db2ca, + 0xb1c11b93, 0x6a6d1e15, 0x093b8e8f, 0x08e21ad4, 0xedc5a193, 0x36afa420, 0xd2f1ac14, 0x06f5133c, 0xd2309bbe, + 0xe0edf1d5, 0x3c2ab125, 0xaff63cb6, 0x219c4731, 0x3377b176, 0x3c296ec3, 0xf5a5c42a, 0xf5730139, 0x9253cf91, + 0xbc6949d5, 0xbfac48c6, 0x837f0d56, 0x2f34589d, 0x19e31916, 0x92224e1c, 0xe38a5d22, 0x5f2cc6a4, 0x9bd63d80, + 0xf075bf21, 0x93799285, 0x0fd4a5bd, 0x5538e02f, 0xcfa5ecab, 0xfcc68150, 0xb3c88099, 0xc939c172, 0x8180eb02, + 0xaaa994c2, 0x24a1595f, 0x9786eb11, 0xe38cb162, 0x0953be6f, 0xdd251980, 0x45e5022e, 0xba09e07e, 0xdf184402, + 0xa58b278c, 0xd93eb372, 0x308dab5b, 0x7e7c5658, 0x087a8449, 0xeac949fb, 0x6464a6ab, 0xdc5f0900, 0x209528ff, + 0x1907f93f, 0xd9698186, 0x210f4c8b, 0x2ae546c1, 0xf1dc61ae, 0x0af1c35a, 0x16865818, 0xd465b647, 0xa0f132de, + 0x4cf66c18, 0xcace7a93, 0x264a5e25, 0x4ec701b0, 0xe9f99cca, 0x7692ed60, 0x6634fee8, 0xf1c0be9e, 0xdee92136, + 0xff942101, 0xd8fe2af6, 0x0fb2ad96, 0x19ef262c, 0x88db9fdf, 0x9aec23cd, 0x11b6ba42, 0x12ec154c, 0x47974ecf, + 0xff2d9318, 0x206083ef, 0xdfa2f031, 0xdaa5540e, 0x7b556a92, 0x9375f5fd, 0xe9621b54, 0x6905ba0b, 0xc55f61c1, + 0x282fad42, 0x40e40efb, 0x3008680e, 0x85d9bf69, 0xeec78269, 0x4a94ac05, 0x0d808266, 0xe741c63e, 0xaab1ce8b, + 0xe4fae24e, 0xeef20bb3, 0x76a38e2c, 0x310b93e6, 0x1a511eb7, 0x2af0fb36, 0xc7112991, 0x5a86181e, 0x41f0fd0a, + 0x5c8681dd, 0xa0cb685e, 0x8a29cad3, 0x02cfbbef, 0x90bad80b, 0xab19eb26, 0xf742ce43, 0xdcaff573, 0x927d94c9, + 0x9bc84614, 0x215fa96d, 0xb685f930, 0xf0a47be9, 0xd5772b06, 0xba8fb609, 0xf292c903, 0xf5f7593c, 0xf1fae6d7, + 0xd7addf63, 0x7f13355b, 0x363e3b00, 0x30d08db2, 0x7f6d4f48, 0x93ca97fc, 0xed1c02c3, 0x24968aaf, 0xa7944675, + 0x05fd1936, 0x3e4713d9, 0x70854af1, 0xb772cd43, 0x4c9b4144, 0x244cf6ff, 0xb5472db5, 0x4463be12, 0x88b16c87, + 0x0d36feaf, 0x150daa23, 0x4c0b9a4d, 0x2355a8a3, 0x953b41c3, 0x223a67af, 0xfe08b13b, 0x85562b87, 0x24e51d3f, + 0xb87ceaf8, 0x5d315db6, 0xb8deb242, 0x8924677f, 0xb9b564bf, 0xec6c3942, 0xa80cb78b, 0x369c6582, 0xc7b14885, + 0xc46b396a, 0x975d4177, 0xd70ae9df, 0x9b6cbc58, 0x6492f55e, 0x5addc511, 0xb389a968, 0x8befd359, 0xa0048754, + 0x20d7714f, 0xd0d41d24, 0xa72f52ac, 0x77070bd1, 0x6ad01fec, 0x0eaacbbd, 0x0ce184af, 0xdcd6838f, 0x079d9762, + 0x09337400, 0x1d1594c4, 0x6305e588, 0xe9b1cb3f, 0x608d5328, 0x8c594d93, 0x1a8dcfcd, 0x290d31a1, 0x34b3a646, + 0xc117e0c5, 0x7812d3cc, 0x970f4471, 0x46ec5336, 0x5abd2237, 0x6bd7cc35, 0xfced51fb, 0x75aba90a, 0xd77bb957, + 0x9dd9c239, 0x9a6d6625, 0x382adcee, 0x22339e7c, 0x81b2441e, 0x3311ae91, 0xacaaa8fb, 0x0c857457, 0xaa5a35fb, + 0x7be272ea, 0x27715efd, 0x86428950, 0x164ab8e9, 0xdc1c25df, 0x1b6f964c, 0xb9df18c2, 0x1534b47a, 0xecceadbd, + 0x8b10d8d2, 0x6c0ea503, 0xe069608d, 0xfe414764, 0x71e5013e, 0xdec5f40a, 0xfdcf7e43, 0xe18bb49b, 0x56602acd, + 0xbff2df09, 0xadf73781, 0x9a5c6d2f, 0x2d3af6c6, 0x0694cb08, 0xd3d6153b, 0x7fc57981, 0xefa081db, 0x3a1554d1, + 0xef733e2a, 0x45c09d8c, 0xce08ec5c, 0x4de06306, 0x21754e73, 0xa261dddf, 0xee5089cd, 0x3876ddac, 0x9e67bc3a, + 0x2549e3ce, 0x8923ce19, 0x57543510, 0x76fa65a6, 0xfa953921, 0x86999edd, 0xd7debb4d, 0x050c9540, 0xf8d6cda1, + 0x99d00c4f, 0x0d44b312, 0x2f753b88, 0xe6771dd2, 0xec56c663, 0xc86913ca, 0x094151b4, 0x77409dd2, 0xb0ed2ce8, + 0xae96f502, 0xb8ccba09, 0x8e5399dd, 0x25eabc9d, 0x92446123, 0xae9b7b3c, 0x7dd8133d, 0x57edbf0f, 0xca7861f9, + 0xd07dc6ad, 0xcbbacb59, 0x3131f2de, 0x457e439f, 0x47610877, 0x1b5c611a, 0xef2a14fc, 0x5ba2e959, 0xe128d641, + 0xf5093cc1, 0x26b52e30, 0xa2954a82, 0x35449415, 0x4b678280, 0xd79a006c, 0xb6e9398c, 0x9cd9c7cc, 0xe382c4ee, + 0xe9509598, 0x1a94a773, 0x42194789, 0x6f9b1471, 0x57d95f7e, 0x036a26e6, 0x2c043278, 0x64e4b91a, 0x436b1dd3, + 0x492cdab1, 0x7178148b, 0x30ffeabe, 0x2cac4695, 0x556e05a2, 0x97e256e7, 0xf079adff, 0x0e6e88b0, 0xbbe7d6f6, + 0x34e839c8, 0xf179f8b0, 0x78d6120d, 0x4679d3df, 0xbab210ce, 0x173352d0, 0x4e632b91, 0x39d349d6, 0xce27c768, + 0x9413949f, 0x1f3e5b17, 0x451be77e, 0x2f0c053c, 0x4e493416, 0xa2bef0ee, 0xd835153c, 0xadb7fa6d, 0x38ad289f, + 0x7418703f, 0xbc4ac8df, 0x3d5cf2f4, 0xe62686dd, 0x73a9a47d, 0xceb7ac6d, 0x0bec3f8a, 0xf9efacc2, 0x03a080c7, + 0x3bf08c04, 0x77159fa5, 0xea920519, 0xd9ab4071, 0x27f1a005, 0xa9148b9e, 0x6848b1f4, 0x267a0069, 0x39aff125, + 0xe54207d1, 0xf2d99d42, 0x7ce54519, 0x7f757c97, 0x1e47e296, 0xca1d8a88, 0x83cf0aa6, 0x99bbc434, 0x41a1a9a4, + 0xba6b951e, 0x3783d11e, 0x85439d30, 0xabc6a63f, 0x8aabe5da, 0xfc04d4fb, 0x80c4a54a, 0xa25c5861, 0x75fafd6c, + 0x06db4e05, 0x7d5f94b9, 0x86cfab98, 0x2c3f05f7, 0x191ccbaf, 0xf8ff99b0, 0x36af8315, 0x4bf0150f, 0xd231fc1e, + 0x0615e14a, 0x9653d649, 0x04b8508d, 0x7df47fe6, 0x8670e9d3, 0x6508e546, 0xcf11c2a6, 0x9de9492d, 0xe329db52, + 0x25337710, 0xaf068def, 0x95f3ce83, 0xa0ee632e, 0x8d3b39af, 0x34e4a599, 0x03db446d, 0x42978dc8, 0x5add9961, + 0x1e0c5c43, 0xed94a85d, 0x2d2bdfe0, 0x4fba24a6, 0x3254e6e4, 0xeb396149, 0xd35c3b9b, 0xb1678bbb, 0x0113853f, + 0x81c9e644, 0x095420f8, 0x1c0a6028, 0xa39388d4, 0x47ffec13, 0x102ac5ac, 0xa0fe1a56, 0x6844f998, 0x3d31cf2e, + 0xbc6f60b6, 0xc75a0b84, 0x33d05a63, 0x4d44c0c6, 0x26caace6, 0xfdfccaff, 0x98c60d66, 0x2a2c3cea, 0xe2ac2618, + 0x87b39420, 0x8d3edb9c, 0x58ab1706, 0x2431a00c, 0xe3d69802, 0x12d9cb31, 0xceace8eb, 0xa31089ad, 0xa396971d, + 0x189ca147, 0x88acc598, 0x0c3fe7ec, 0x7cea41b7, 0xa9228195, 0xe6e98b8b, 0x08660f19, 0xb641c66c, 0xc121c262, + 0x3e1cf32d, 0xb6d1f8d3, 0x0042fee1, 0xa250ffa3, 0xbcf8945f, 0x9e783781, 0x6153f979, 0x86f485da, 0xa3a56d69, + 0x985bba24, 0x2a24cd4f, 0x3533f9c6, 0x3f7fa40e, 0xbffb48a2, 0xff95f6b2, 0x1531bc35, 0xdbdcbed7, 0xb8a73e56, + 0xe85d2de9, 0xa6338f01, 0x0d0f77a4, 0x9bc57f46, 0x7258edc9, 0xa2bb17da, 0xc5fbfb2a, 0xe764c068, 0xf8b8e506, + 0x2dea1081, 0x31ed83f4, 0x9896f28d, 0xf8dafad6, 0x34a9080c, 0x8e104ff0, 0x5397d7e1, 0x05925153, 0xf1aeb629, + 0x475f098f, 0x5490867c, 0x27601550, 0x6f6735f1, 0x5f523697, 0x7f5204c6, 0x29b9bdff, 0xe880b846, 0x5c9ee6d3, + 0x0ac36735, 0xcfa14980, 0xf526fa2d, 0x4584bcac, 0xd9d600df, 0xabe358e9, 0x8649c22e, 0x897388cb, 0x3c5e5d86, + 0x4b7b3add, 0xeabd2707, 0x9aa6a6d9, 0xd16a3d2b, 0x4455b296, 0x4751f1a6, 0x21f12e8e, 0x1ba57c3e, 0x0c47639e, + 0xedaeeb0a, 0xf287c407, 0x14ea6f6e, 0xe4dade02, 0x43f1c842, 0x9a623652, 0x503b6608, 0x997ea785, 0x68d2b948, + 0x14f163bb, 0x72637f5c, 0xc6c8eda2, 0x224adf0e, 0x0411c0a7, 0x371180b7, 0xd8ea762d, 0x7e05c89f, 0x22f58aa0, + 0xa9ec566d, 0x53dbe83e, 0x9c901f74, 0x34ba04a3, 0x297f8cdb, 0xc9afd783, 0x6371652a, 0xb5a8a34a, 0x465a5f7c, + 0x4cd8a22d, 0x9886427b, 0x23832a26, 0xf1fade4f, 0x843bde94, 0xd219c920, 0xed7f2c38, 0xbc2d1e62, 0x47d7b7fb, + 0x34d5695d, 0xc847862e, 0x13d07961, 0x43e0f644, 0xfe7f5fab, 0xbafd2afb, 0x66aa386b, 0x19aff726, 0x2e5f78f9, + 0x208efe1a, 0x8f3ac6c2, 0x16b90acf, 0x3422b959, 0xee9f1d52, 0xc54d1f2f, 0x580e1ffb, 0xcadca695, 0xfb5f2dcf, + 0x3b71d7d8, 0xc5d46c3a, 0x8a8357a8, 0xb71af956, 0x7308223d, 0xd83f728c, 0x95a181ed, 0xb19c4543, 0xe9292302, + 0x5bdcc86c, 0x2f585dc3, 0xef6085dd, 0x3014d8c2, 0x919e226d, 0xc870f8fe, 0x7134902a, 0xfaac51db, 0x838a3f6b, + 0xfc4b73c7, 0xd958da22, 0x93643d1c, 0xdcfaf222, 0xce9b3ea4, 0x359915dd, 0xc4511ff5, 0x67c1a274, 0x9bbe1d11, + 0xd720f61a, 0x0deb257c, 0x2af62049, 0x388cbbb2, 0x7183bca6, 0x50617c62, 0xd91733fb, 0xa9d36293, 0x81ea8636, + 0x6436b9b2, 0x6756e17c, 0xd0ca9a68, 0x713bd7b3, 0x316fadc2, 0xb5eda4ec, 0x6dc56ea2, 0xaf71890b, 0x59c3abae, + 0x77e818c8, 0xe9a0df8b, 0x063a7552, 0xd7b12833, 0x8f8d2f27, 0x67095082, 0x5db8c396, 0xcc9819a6, 0xdadfdb9b, + 0x3b8037f3, 0x15bcae55, 0x423baf76, 0x04cd0e27, 0x2d2e02f4, 0x9c01391e, 0xa20c5670, 0x59f0b0be, 0x81bd5c70, + 0x68e14d43, 0xec182e2b, 0x5164acf0, 0xfc1d0ef4, 0x483bc418, 0x232df883, 0xa3ab420c, 0xdc7d89d1, 0x2fef04bc, + 0xc5b478dd, 0x0c2571fb, 0x75763a39, 0xce63a2bb, 0xb59bc52b, 0x33b95756, 0x9823c461, 0xe9374aa4, 0xcd451577, + 0x39599d5b, 0xf98840a2, 0x6797d87d, 0x1f033703, 0xdb3a97e2, 0x14f4b246, 0x872ae088, 0xedade45b, 0xe7de89f6, + 0xc338779b, 0xa5e77a8c, 0xb15791f7, 0xe9443fd1, 0x779269f9, 0xa6c84b74, 0xcd26b53a, 0x09cac5ff, 0xcfbd55e4, + 0x1d08647c, 0x4c1f4e80, 0x1ac3a7e3, 0x7ef4504a, 0x7b7036ff, 0xdfc1e594, 0x899629ff, 0xba82e51b, 0x5093e9cd, + 0x40b091f3, 0x56f98258, 0x84d6dd42, 0x0918ef20, 0xcb3af935, 0x90187ef7, 0x13422640, 0x48cf1a34, 0x62f620e6, + 0x0e5d12e7, 0x376b44d3, 0x6caaa457, 0xdfd14160, 0x24e16188, 0x84e5793f, 0x5289425d, 0x9982e479, 0x579c6516, + 0x21720f6f, 0xa0eab846, 0xb77c33c4, 0x9d3b2f0e, 0x88039e21, 0x8bef3ca0, 0x4e3738c6, 0x157c2d85, 0xe77bd57f, + 0x26bb72e6, 0xa2376ac9, 0xd50e0d8b, 0x774ec351, 0xf02ddbeb, 0x954613dc, 0xc9c056af, 0x9775c8d0, 0xe91e7d75, + 0x6f59869c, 0xbb476d23, 0xb8a12d36, 0xd67075e2, 0x7da793ff, 0x52bade64, 0x44b24fbd, 0xb48bd823, 0xdfd212a7, + 0xf8b7dce6, 0x0001f0ca, 0x8b3b3125, 0xa21fa81b, 0xdfa06af0, 0x91848c9f, 0x26f9cb9b, 0x3da0ebdb, 0xfed81365, + 0x997605c0, 0xab3521ce, 0x92ab2453, 0xd89a1f91, 0x7f1bde8f, 0xe5a4027c, 0xb06a5be3, 0xee6de61f, 0x50b4a290, + 0xccef7544, 0x3caddc86, 0xc6ea93ae, 0x8e3bb6b2, 0x15827372, 0x9acccacf, 0x0893f575, 0x78c9e683, 0x9e13876c, + 0x6265857b, 0xe0b2cb8b, 0xb1691027, 0x3321c09e, 0x88f9d6e4, 0xe9b4dfc6, 0x6320e3cf, 0x7ac1d3ae, 0x53bf67c5, + 0x227bb749, 0x5535dbb2, 0x577a8baa, 0x3845ba4f, 0x33306112, 0x9dc31822, 0x9de4ef81, 0x674fc71a, 0xd7e7fc46, + 0x4c0de206, 0x3b4f05cd, 0x4f070c99, 0x3b93c6d2, 0xfe07b005, 0xf9cd8897, 0x25c128aa, 0x4731809d, 0x542b98c6, + 0x4350b20e, 0x601ee434, 0x54a51ad7, 0x25c65100, 0xe63e868f, 0xa5cb0a75, 0xfff06058, 0x5cb361fd, 0x99b9c5ef, + 0xbab79dd4, 0x875bc757, 0x59912ac6, 0x77500303, 0xaa5f7907, 0x36601bee, 0x42d2a70a, 0x367b99e5, 0x16d9b20c, + 0x67d76960, 0xe862e464, 0xe2010f21, 0x62f4ff52, 0xe7dfc909, 0x588fac08, 0xb375241b, 0x18a3991c, 0xcf171edf, + 0xb41ef7bd, 0xab942a82, 0xafccc8b5, 0x2e2e49ab, 0x44799fac, 0x40c6dd8e, 0x8c6100ff, 0x9374db90, 0x7d0160e3, + 0x4796fc0f, 0xa3d1122c, 0x71dc468d, 0x57bd3ecb, 0xf4c57a25, 0xda11307e, 0x1abbfb8d, 0xeb94f65f, 0x8d4912a6, + 0x2477b8ad, 0xa5f6cf9c, 0xc33d8505, 0x73aec6a9, 0x8898cb27, 0x3a5273c6, 0x4f8fe5bc, 0x30d5ffb1, 0xb51622bc, + 0xfcdc8f94, 0xb7e761cb, 0x8cf7e3a0, 0x450e793f, 0x02682a8d, 0x107ef77b, 0x975745f6, 0x7b3ba7a3, 0x5bf49798, + 0x0dc5e478, 0x1c19055f, 0xea7db317, 0x7243ece4, 0xcd3b5970, 0xbd44c0b0, 0x97d83c23, 0xcd0c9fa6, 0x583e7fcc, + 0x7dc410c0, 0x66eb4114, 0xf879e426, 0x6a41315e, 0x73deab1c, 0x80476957, 0x9b2f04d1, 0xeff7cec4, 0x5106cdf8, + 0x8ef6bffa, 0xd5a1c78b, 0xe2c66199, 0x31597b6a, 0x1e5c17f6, 0x0644f075, 0x0891e1f7, 0xb14a96ad, 0x26ce518f, + 0x79989f6c, 0xf4b11bfe, 0x9cf02203, 0xe27a5c28, 0x933963b7, 0x114acff4, 0x65b82502, 0x65b1974d, 0x9c5a740c, + 0x18d2e1eb, 0x9442124a, 0xa6185c85, 0x8ee0010d, 0xb3addf04, 0xf9b9e114, 0x54881b02, 0x0e3f0a4a, 0xe61d6069, + 0xe2e5204a, 0xecc58129, 0xa09767b9, 0x5d9835f7, 0x27e6203b, 0x05462495, 0x330fb190, 0xa96737e9, 0x85b098a1, + 0x1fb02438, 0x32c24545, 0x2dde6d2b, 0x69fbe9f9, 0xefeb3a4d, 0x5b0a0075, 0x3a743772, 0x2d2174c1, 0xf71f4d22, + 0x18bd63cc, 0xd9527403, 0x0846600e, 0xd50d7bec, 0xf55db054, 0xd15bbfda, 0xf77bf2eb, 0x2e1fa425, 0x94aabe6b, + 0x75d80916, 0xcdce7e80, 0x73edf35a, 0xdd1546ca, 0x0036b377, 0xe97d8e56, 0x8b655299, 0xd917628a, 0xfe04e8a1, + 0x646d0997, 0x9d2f0612, 0xcfea6b7e, 0x9699ea5e, 0xabcd4b70, 0x79450e40, 0x9d79473b, 0xee1cea7a, 0xdb898ecf, + 0x4a648351, 0x02c051ca, 0xa52fdce1, 0xf94d9aa6, 0x2ddf77d4, 0xd848502b, 0xd1615de0, 0x8f649e10, 0xbd52ae99, + 0xa3ea09e0, 0xb160d508, 0xca01b0cc, 0x31f3f9ac, 0xc4ed1fed, 0x13fc6f56, 0x11d08133, 0x85f66d61, 0x8c1d56b7, + 0x77c6b288, 0xe30ce294, 0xe89dbecd, 0xcebe6c5e, 0x99a9f7c8, 0x0ffe189f, 0xcdb2eed3, 0xf43e3d86, 0x9e6f27be, + 0x6d490488, 0xcf9bc5a6, 0xfa66d6d7, 0xb862600d, 0x63e5e06e, 0xcead6b25, 0x508e59a3, 0x03e64a45, 0x91c53b9d, + 0x96479008, 0x22c0e180, 0x74e19ea4, 0xcfc834c6, 0x4a7013d3, 0x48e983c8, 0xaa1b7ba3, 0xfd92da49, 0x5e2c62fe, + 0x27ce1de0, 0x493a3fb1, 0x275368fa, 0xea18f1ea, 0x656ff55b, 0xf402bac2, 0xd0986042, 0x75f6b129, 0xfc60047d, + 0x732e53bd, 0xf4ed19ef, 0xc6582a83, 0x70844b1c, 0xf0a60856, 0xb8a39d9a, 0x3e757ea6, 0x9dfddc86, 0xdfc4e6b1, + 0xaaf846ef, 0x8ba6f47c, 0x3462e633, 0x05ab2f53, 0x2d8a9aaf, 0x7545dab2, 0xfcb8ae07, 0xcdbdd5b5, 0xf6e35947, + 0x44f5b513, 0x580ba583, 0x0e950ffd, 0x667cef90, 0xcc142603, 0x06724a76, 0x9d64d455, 0x88fb8539, 0x194c2329, + 0xc66737f5, 0x26865e93, 0xfccda022, 0x96524126, 0x8a47cb99, 0x7d8380dc, 0xf09b62b4, 0x301f9fce, 0x641786fa, + 0x00379657, 0x9335b90a, 0x219411ad, 0x84e6d607, 0x30ffe058, 0x6754eb3b, 0x0ebe7ecc, 0xd18acec6, 0x3b77f180, + 0x69a93ca0, 0x038e53a4, 0xfc3df3ff, 0x5d06724f, 0x4c546858, 0x6011356c, 0x24592b9f, 0x6c6a2d2f, 0x466a7d10, + 0x5f0aa935, 0x11bfb18b, 0x5ae73a85, 0x97fa87a1, 0x654b3f4f, 0xacf89f55, 0x7ec49f58, 0xba051019, 0xaab605a8, + 0xf59d9a67, 0xf2f743cb, 0x4caa45a5, 0xf6a45230, 0x5825b78c, 0x18a779b6, 0x5f3b2cb7, 0x36adc699, 0x9ef87d51, + 0xfd1fc7e6, 0xc4b3a7a7, 0x05103283, 0xa0f2417d, 0xc83a5821, 0x5092ef20, 0xdb6a0396, 0x2d26aac6, 0x91e39fba, + 0xec4d782e, 0x72d9d636, 0x7340d6c8, 0x63159302, 0xdeb1ef96, 0x7e343395, 0x6f87e63c, 0x369a7864, 0xe44c4c28, + 0x76dfb08c, 0xc16e4894, 0xcddf239a, 0xb07a2143, 0x69ca97a4, 0xdd59cfef, 0x5da81309, 0x048984dd, 0x37c03277, + 0x386bd187, 0x3625e105, 0xed27c2af, 0x90aeb2f6, 0xea43e295, 0xfd0aa49a, 0x44e258f4, 0xc3d922fe, 0x3dc8ef88, + 0x8a099346, 0xce02a40e, 0xb89894c7, 0x6222bdbd, 0xc98b1154, 0x0744e308, 0xdaf9be4c, 0xc8eac216, 0xe0136177, + 0x8b208cf8, 0x2ad6f02d, 0x7cb1eae5, 0x69211c49, 0x6449066c, 0xbe45e5b4, 0xba089cc7, 0xe9b4f181, 0x671de55a, + 0x085681be, 0xa30eddbd, 0x53e150ce, 0x3ad9f269, 0xba26064c, 0xf47c3922, 0x73e2d617, 0x07fbf5cf, 0x416ac9a2, + 0x6dbaba25, 0x925fa205, 0xccc20a66, 0x0037f3a6, 0xc4b46a42, 0xbf2274cd, 0x44df190c, 0x5c058733, 0xfbc6e6eb, + 0xad0b48c0, 0x561cb508, 0x081317b5, 0xbe97b921, 0x06bcfd62, 0xb0e89e91, 0xb4274ce9, 0x2604cb25, 0x763c4728, + 0x955a002b, 0x7676c73f, 0x1dd99a0e, 0x76bf5cda, 0xfa55d3af, 0x581996af, 0xaab547e7, 0x916ce971, 0xbd4473cc, + 0xe98657d3, 0x80a6f315, 0xf4b34a8e, 0x37045b33, 0xe28f8074, 0x639f4784, 0xd318c5a3, 0x28e39c17, 0x2923ed79, + 0x298cb454, 0xab57f1d3, 0x464864f4, 0xba0f8d5e, 0x91d2e2e3, 0x9ef7753e, 0x446b7555, 0xd4625ae6, 0x859f0857, + 0x53a38534, 0x5b07b1dd, 0x589b2ee4, 0x51566071, 0xd8071189, 0x76399a53, 0xa1eddcad, 0x187bf35c, 0xf291ffcf, + 0x7db5595b, 0x25dd7aad, 0x2c982c31, 0xb1bb3fb0, 0x6778b266, 0x96b24995, 0x6df1be43, 0x54069d53, 0xdbca6cfe, + 0x86a8a834, 0x6cb9a4a7, 0x9f6d7cf9, 0xef9eae7a, 0xca5f5f95, 0xe2e4853d, 0xb936a248, 0x7b880050, 0x2da0c9c2, + 0x8451b62c, 0x1b153067, 0x4de8a3d3, 0x84d919c0, 0x52ec37fd, 0xf876f3fb, 0x63c49456, 0x84d8c016, 0x4df677e2, + 0x8db2250d, 0x15839773, 0x39970578, 0x61ca2d0f, 0x4a24cb07, 0x772e905e, 0x24c1ab68, 0xf5bc7b43, 0xd59ec0a2, + 0xfe623edb, 0x470e27a1, 0xc9acf9f9, 0x4e94687a, 0xc9133d67, 0xac676920, 0xd4d50b8b, 0x3e783dd9, 0xc2ed241c, + 0xe925ec15, 0x413834bc, 0x4f136c33, 0x56c095a0, 0xd0ceb20f, 0x21ee99f7, 0x0ef35fe7, 0x8f79ac20, 0x94f88f76, + 0xb49c9d2b, 0xe5b3deaf, 0x7625aec9, 0xc681a059, 0x9852b7a7, 0x2daab2f0, 0x0722f458, 0x0667224a, 0x2322cb07, + 0x8fe19730, 0xf1ae4f7e, 0xf205c32a, 0xe77e21d6, 0xeeca7c5e, 0xf45470c5, 0x47f1efa0, 0xcf5c0a77, 0xd97ff803, + 0xce5022dd, 0x774034b8, 0xafe60101, 0x4a137736, 0xfa34c682, 0x30ce1800, 0x24ca987a, 0xb840444f, 0xbb6df699, + 0x60d5554e, 0x2c86fbf6, 0xb8a80735, 0x6c5498c3, 0xa42a8f1d, 0xbd61a219, 0xdd6bda20, 0xa8e63837, 0x293db019, + 0x9b94c561, 0x4d14f86c, 0xc5960df4, 0x2df8d39a, 0x5584232f, 0xc731b875, 0x1ee26789, 0x966a25bd, 0xb6313462, + 0x1e4b551c, 0xad094b58, 0x986b690e, 0x5d34d4f7, 0x5cd5e025, 0xe9779d62, 0xc608f6e7, 0x85a231ce, 0xa197bc66, + 0xf87ed0a1, 0xa3a2579a, 0xa9785832, 0x4b4420be, 0x5b3790d1, 0x66449b76, 0xf20fd119, 0xeed147e9, 0x76802291, + 0x1a2d76cc, 0x7446725f, 0x2753b834, 0x4293325a, 0x3383dfb9, 0xb9dff0ff, 0x72f20ea1, 0x1a533d45, 0x7496bc35, + 0x61317b00, 0x68dd6c4a, 0xaa3e798a, 0x7aee4d54, 0xb8002c77, 0x661ce4a6, 0x848a2869, 0x03e94f36, 0x676259de, + 0x5bcc8950, 0x704ed1ac, 0x028d585f, 0x4604799d, 0x9ccb39cf, 0xce54db89, 0x70a8ccb5, 0xe7a65128, 0xd15542a2, + 0xefa03f71, 0x4c5e9cf3, 0x25b7ff1c, 0xc6ec70de, 0x72b636dd, 0xf3d32f23, 0xdefee595, 0xfee7a79b, 0xe37a9ce0, + 0xdd20064a, 0x7aba0d3a, 0x944001c8, 0x2dc99e3c, 0xffef2402, 0xa0001d73, 0xb7b24ae6, 0x73cc6a4c, 0x0cc1b7f7, + 0x1746040d, 0x2e4d7897, 0xd406f72a, 0x699267b5, 0x124b4070, 0xd49d90b4, 0x3dac83e6, 0x5f4ea2fb, 0x600b82ce, + 0x10f3b517, 0xfe7835f7, 0xdf4d4836, 0xf314e109, 0x907e5a43, 0xc7ed905b, 0x13cffebd, 0x55c95cc8, 0x21029a00, + 0xe618fb0a, 0x5e5b5499, 0x16eb472a, 0x444bfe8f, 0x2d0313df, 0x828727f4, 0x07510708, 0x457fdbdc, 0x4551f3a1, + 0x3f45d2d9, 0x4649d960, 0x86bc72a6, 0x1693b1fc, 0xc8935568, 0xcd65cd54, 0xea5307c0, 0x3fc227af, 0x1dcf079c, + 0xaf0c2f60, 0x4fe458b3, 0xd2e6335c, 0xcb4986c3, 0xd5e84541, 0xd66ee0ce, 0xc0d889bd, 0xa56ba2e1, 0x4c8fa47f, + 0xd71a17ad, 0x90890a3f, 0x98df2751, 0x7e8bee8d, 0x41859fe6, 0x31995943, 0x7729747b, 0xbba6d305, 0xc79430a2, + 0x644aefb2, 0xa20af4ee, 0xd985c9b5, 0xc6b298e8, 0x4e33a1b5, 0x878e63b5, 0x76399194, 0xe5318eac, 0x55428846, + 0x447ceed5, 0xe915215c, 0x1ef379c2, 0x36803651, 0xdcb6d4f9, 0xc76239c7, 0x88a42ecf, 0xfdacc18d, 0x04c32c30, + 0x685bb9e6, 0x560d9c24, 0xb36779cf, 0xb5de4074, 0xdc7a7166, 0x23cba1a2, 0x0ccb27b8, 0x43924623, 0x4f3f5931, + 0xb7a16ab4, 0x6246abd4, 0x1ba20bbb, 0x65112152, 0x8a146362, 0x59d76af7, 0x895f7acf, 0x9fbfb633, 0xc66f27a9, + 0x6333b1f6, 0xe3af977d, 0xc2218901, 0xa80eac46, 0x80366b3f, 0xc226f605, 0xfa9b37a6, 0x85554679, 0x0e2ecfc1, + 0xadc46761, 0x03e8c237, 0x1c81c966, 0x7cc1cc8c, 0x98114ce1, 0x59ff8fe1, 0x7f6052c6, 0xf045c1c1, 0xbcde8a2c, + 0x490a79e6, 0xe636d377, 0x518c76fe, 0xe47bc721, 0x03281af8, 0x5b156775, 0x77d5f505, 0xd1b65775, 0x11f40c51, + 0x2a303b4c, 0x901bea03, 0xb01ce7bf, 0x9e1588dd, 0xe1fc3494, 0xc50bc049, 0x55f59c39, 0x23d4e750, 0xe9dde45e, + 0x3b324e1a, 0x1aca46b4, 0xe5fe024a, 0x04985462, 0xc7ecd03f, 0x042988a4, 0xa2626d03, 0x09a1466c, 0x9ceb972f, + 0x7081fd39, 0x250acdc5, 0xf8f761d2, 0xece5ff99, 0x4277f7f7, 0x4a714329, 0x191e4d4b, 0xaf278f73, 0xf88ce593, + 0xb99ce883, 0x0e03b54b, 0xb9519c2e, 0x0852a2d2, 0xc5181807, 0xe96b33e3, 0x77f61f44, 0xadbb057c, 0x54d5307b, + 0xe7eaedbe, 0xfd1d4513, 0x76579056, 0x6e7b0160, 0xd9965b40, 0x0210c7cb, 0xb872ef3f, 0x642b470e, 0xe00a87b4, + 0x7016b994, 0x2e8e828c, 0xa87ab392, 0xf5107f41, 0x60dd5b01, 0xd760eeed, 0x6fd5db30, 0xba332411, 0x3c80a4a1, + 0x1d540f4f, 0x0dd6fdce, 0x140a148f, 0x18ed38f2, 0xbcbb3f83, 0xfb13ccf6, 0x966d1e22, 0x8bf7d890, 0x720ef69b, + 0x0fc48055, 0x8922fadf, 0x04396a85, 0x19524b76, 0x73491833, 0x85c37bed, 0x255cc1d9, 0xa6caa1a9, 0x31ca0114, + 0x568c06ce, 0x491c4ef0, 0x0fc5f6ea, 0x50fa2447, 0x1940d582, 0x6f83cf46, 0x0d314eef, 0x6c7a7e4b, 0xf68fadaa, + 0x5b56d64c, 0x2aaa4b53, 0xf3fb97d8, 0xc5e2546c, 0x97ac8bda, 0xdd755bc5, 0x8e82edfa, 0x170b65a5, 0x5a454ede, + 0xc65fdd37, 0xb91c94e5, 0x1b720309, 0x3c1d198c, 0x45a57af1, 0xc74c617d, 0x78ac9e9d, 0xc1cb1ed7, 0x75c76c84, + 0xdfcd4459, 0xfe8fa424, 0xe7f6dc16, 0xff2402e2, 0x616d2849, 0x4c5d459c, 0xc47c42bf, 0x569fbe37, 0x679dbf04, + 0x672b3ced, 0x222ef682, 0x5becb1e8, 0x76465788, 0x4e141328, 0xbff541d8, 0x55c7cf51, 0xc446b378, 0x06e07836, + 0x227a75dd, 0x68332f63, 0xa65611be, 0x46ec0789, 0x11b74a48, 0x1a033481, 0x6c097c5f, 0x99bf4fcd, 0x152869b7, + 0x416c6774, 0x5f7a647c, 0xcb07fd3c, 0x3a8f8fd1, 0x359aad26, 0x5121f232, 0x926679ab, 0xa85a04ae, 0xe8377671, + 0xac75de07, 0xcaf1f51c, 0x577a82c3, 0x30334288, 0x73409977, 0x2c8f4e4b, 0x1584a108, 0x907a0c63, 0x42f5a1b9, + 0xa0fd61e1, 0x6b125a9d, 0xbd29bb5b, 0xfe079bf8, 0xccc105f4, 0x2060b06a, 0x11f105e7, 0x3e4b8c11, 0xdb339a40, + 0x44d93f92, 0xb1473290, 0x3d0d93e1, 0xbb0d8df2, 0x76cbcc40, 0xc84a9686, 0xf72c4608, 0x3da33c04, 0x495968a0, + 0x58d53824, 0x9aeb66f7, 0x95de67b4, 0xa3d973fb, 0x655a55dd, 0x8a875e55, 0xf74c858b, 0xa751ce81, 0x43de9d85, + 0xd33b4686, 0xc6fa1785, 0x5870bee7, 0x275258bd, 0xf6cee947, 0x05dac304, 0x05539466, 0x4012b755, 0xd2058abe, + 0xfab6d718, 0xc7ef69d3, 0xd6e260a8, 0xc16babdd, 0x03959a12, 0x791b501e, 0xcb84db3b, 0xcc9dfd64, 0xb16f97f1, + 0xa94f2c2e, 0x2dbebacb, 0x77e7dd87, 0xeb45b671, 0x400b24a0, 0xf74ddd32, 0x96bf8fb8, 0x76f582d8, 0x679c6595, + 0x59152936, 0xf152c73c, 0xd4eb2e48, 0xe55eb254, 0x296a8271, 0x42fbcc01, 0x38fb0ac2, 0x296cf716, 0x2692eeac, + 0xed4cf77a, 0x989bc461, 0x5c3e9d1c, 0xb58ff5d9, 0x931f9ae7, 0x5eeba38a, 0x3dc552a2, 0xa95cf729, 0x3fddbca6, + 0x6811f255, 0xcc20fd7e, 0x17e62117, 0xcdfb4a4b, 0xbbba1f88, 0x898d0cb3, 0x5e2ecaef, 0x42219e73, 0x807b1088, + 0xe0ec5071, 0x15cfb7c2, 0x99593f6d, 0x1d9f3d30, 0x59035c44, 0xc8f03fab, 0xeb5194d3, 0x01c23dea, 0x152d73ea, + 0x18519655, 0xca0867cb, 0x195248f0, 0x683e5138, 0xbf0ac0d4, 0x932f2b38, 0xc139e98d, 0x82416b50, 0x741763c0, + 0x1aed1661, 0xa1907e27, 0x46ea1c68, 0x2abaa414, 0xd999d5c6, 0xa37a15fe, 0xa4884bdb, 0x0b5f51d4, 0xae350551, + 0xd2c5d7d4, 0xc4e4416d, 0x18eb55bb, 0xdfafa2cb, 0x040ee26d, 0x416255b0, 0xece61d6f, 0x9cc46216, 0xcb3465e7, + 0xba1cdae4, 0x944e9643, 0xe88825f5, 0x84842a9c, 0xe9ac749e, 0xb15756a3, 0x65031d34, 0x221c8118, 0x08d6b52e, + 0xf0199c8f, 0xcb8d17de, 0xa6cf73d2, 0xea130896, 0xde65e3c7, 0x72a0bd62, 0x268cee9f, 0x7c9ab4a1, 0xd7e4fe29, + 0x226861b1, 0x77883663, 0x370e8595, 0xa6558cb3, 0xb747a4c6, 0x5e099e7e, 0xdcb0c748, 0x527b8918, 0xe8afc28c, + 0xe0b3228d, 0xf9de302a, 0x3be5b577, 0x6c8a0771, 0xfd5c0d41, 0x1ed4a56f, 0x2f8da312, 0x5369191e, 0xdbaba732, + 0x48ffd71f, 0xb7b916aa, 0xfdb3331b, 0xad35a556, 0xd86561ca, 0x038e8dc5, 0x6ea5e820, 0x55da4157, 0xdd3baadc, + 0xe5cd0baa, 0xcd321d9e, 0x0f924dd9, 0xb8063c28, 0xd219e4ed, 0xc370f585, 0xb0db9956, 0x6b446c60, 0x084d0f3e, + 0xf309e662, 0x914cc7a4, 0xc9c33d48, 0xb9ba3f36, 0x7b529c0b, 0x920a9371, 0x05ee9154, 0x83f88ac3, 0x1500845d, + 0xeaeecf62, 0xdeb6a235, 0x4592a8ce, 0x45ac16a1, 0x23a02311, 0x9dbac60e, 0x56039f4e, 0x1f535a3f, 0x7a8f8ac6, + 0x98b688cb, 0xf4a6379b, 0x6e0e5809, 0xb270e030, 0x6dcfd7a9, 0x580cf47f, 0x921021b6, 0x82961a67, 0x5928a7cf, + 0x53b0cdf9, 0x57135bd0, 0x3e9f99b5, 0xc9156dbd, 0x0550a1f4, 0x18683951, 0x324d0cfa, 0xdfbdab6f, 0xedc6bdde, + 0x60c73f80, 0x93d24e6a, 0x49799724, 0x45c81f12, 0x80336ad9, 0xa15a88c6, 0xdfb4daef, 0x2f346820, 0x01b85e39, + 0x84e3579b, 0x7dc416b1, 0xc324e67c, 0xdc156487, 0x5e2d6d1f, 0x55e2b486, 0x435b088a, 0x3f532c71, 0xf388b1f4, + 0x883cf59f, 0xd9285c40, 0x42b45fb2, 0x685a8b4a, 0x647d8883, 0x96c8152a, 0x67a8ce9a, 0x667698dd, 0x0c480203, + 0xcf97081e, 0x986a6806, 0x3346bd7a, 0x62600b91, 0x0944fb5a, 0xa75e7448, 0x5aaf2d26, 0x564c395f, 0x5b9b4142, + 0xd8437f41, 0x574abdf7, 0x8440407a, 0x52606baf, 0x5839b346, 0xa0da9411, 0x8ed0fd67, 0x270cb7ce, 0x2cd2d0af, + 0x4173d203, 0xe59d8165, 0xf1ba778a, 0x4018c7fb, 0xd55fe90b, 0xf064e483, 0xda48f825, 0x36439dcd, 0xeee3957a, + 0x84042281, 0xead81e00, 0x320bde4f, 0x7a942f79, 0xe24593d9, 0x039167c2, 0x558de9c9, 0xc60da037, 0xe47c229b, + 0x093afcad, 0xd4d4c222, 0x1966ccb3, 0xe09c0133, 0x5f491bd0, 0xe7337260, 0x1b5c284c, 0xf638d8f0, 0x0ca47803, + 0x9e852dc8, 0x07610fb4, 0xe234a8de, 0x50d89522, 0x8d08258f, 0x81d239f1, 0xf1a6f390, 0x8c2bb8c4, 0xcbb64a13, + 0x41ddc9e3, 0xf541b52a, 0x538f0b1d, 0x8095404f, 0x1275df2f, 0x288de0b6, 0x18c1a541, 0x9b819cb5, 0xb6bd13b0, + 0x180f6eaa, 0xc06c6730, 0x4885b53c, 0xdd1424c2, 0xd970cafd, 0xe5b10852, 0xdcc628a7, 0xfe6293ed, 0x04f8b1e1, + 0x76a99810, 0xf5ad9f3a, 0x2cd476a5, 0xb4cb9935, 0x762ee94a, 0xbaa4f420, 0xd5176bb1, 0xb707fafe, 0xcc82eab7, + 0x80dce556, 0xbc01e8a4, 0x6e8260af, 0x4d91a421, 0x6321e286, 0x4900fbb2, 0x8919a21f, 0x70574cc2, 0x830ba017, + 0x998c6fb8, 0x35bfab0c, 0xe1c1fcac, 0xe2ff010f, 0x1bd4ec63, 0x8b8fe8c9, 0x548a08c3, 0x89047134, 0x828ca5a1, + 0x49c112ed, 0x68bd45a2, 0x121d5d96, 0x9558dcfc, 0xbc592b78, 0x7c7250e9, 0x952fffab, 0x960a6da0, 0x16a53dbb, + 0xbae639f0, 0x02d8ea6b, 0xeb1889d0, 0x36e24a89, 0x3243bc82, 0xfc524aa8, 0x6b5e410a, 0xd769295b, 0xc43c7db5, + 0x2942d7a2, 0xd619b041, 0xc156087a, 0xf0d4e4aa, 0xc4a29ea4, 0x212b4da2, 0x1543b835, 0xdb39ac42, 0xfc453346, + 0xf301ead4, 0xdd56b5f8, 0x75ec7fb7, 0xb25ebe40, 0xf6c9d10a, 0x154daf93, 0x6c6bb928, 0xa460c307, 0x613cdc39, + 0x29ba3ba4, 0xe34dae32, 0xbb763533, 0xb6c33e87, 0x1e018e88, 0xd444bd8b, 0x880e6baa, 0xb912dd32, 0xd3bdac5c, + 0xf803a119, 0x6b939d6c, 0x5e88d752, 0xbd1024ba, 0xc1926c6c, 0xf32d652a, 0x5c335636, 0x7f0dc2d2, 0xbe53db28, + 0x04056293, 0x2345bb76, 0x27b25594, 0xddb2e8fc, 0x0207903d, 0x528ec447, 0x2425b4ac, 0xcdd314ff, 0x06752b26, + 0x1a6829e6, 0xa6a85e11, 0x95d704ac, 0x02eca6ff, 0x2e99b8ed, 0xd0880328, 0xc28cf4b8, 0xed0ec9d3, 0xdf811675, + 0xb9f3b6d2, 0x80a027c9, 0x1327556f, 0x5a3a0b9a, 0x56dec7ad, 0x8aa173f1, 0x508b5245, 0x885ca5b7, 0xbdceae5a, + 0x36184146, 0xfc6d5e01, 0xb0d7dfe8, 0x17d49bb1, 0xbf9e4364, 0x8253685c, 0xdbdfa57d, 0x1c2b0a3f, 0x4fbce334, + 0x21474601, 0x0322fca5, 0x0290b938, 0x8a8518ee, 0x99db93ee, 0x0886d85f, 0x04177563, 0x446560e2, 0x41c35fba, + 0xa87a4dc9, 0xaf19169d, 0x2638237b, 0x636510a2, 0x5add9df8, 0x4c150f6b, 0xaac9c221, 0x0a8a8c07, 0x65a70881, + 0xd115148b, 0x2ee3db99, 0xf2b5d3fb, 0x87835a0a, 0x0dd0edd3, 0xe5d832aa, 0xc6d41dbc, 0xf8020c7d, 0xb137e775, + 0x837c2c0c, 0xf6b77c9f, 0x8dd2c3fb, 0xf7ffbfd0, 0xb651c913, 0x8a91b65c, 0xe07a3d79, 0x956cd62d, 0xa5f6d0fa, + 0xe09ea614, 0x22fa6128, 0xc36f4627, 0xbd0b26ed, 0x360e2fb8, 0xf730328d, 0xe8f7d0ff, 0xfeea8bbd, 0x447bfcd2, + 0xdd23e2e9, 0x6cad47b6, 0xd2c46b5a, 0xc4e8ea5e, 0x4f4234b6, 0xff9e92f9, 0x7d0a39d4, 0xa579f87a, 0x8aca8af7, + 0x25e787b1, 0x93161553, 0xec263537, 0xb1e4fc67, 0x4bdf9712, 0x6e74b797, 0xf6d79e0e, 0x9b38d766, 0x423c1028, + 0x7e89da44, 0x7655dd96, 0xa53303a8, 0x145e3f14, 0x7e7fdaf7, 0xc0d6c66f, 0x0de168fc, 0x3a45d3f9, 0xb57828f8, + 0xb9e5f18a, 0x06e9f1a5, 0xcd50f872, 0x1640f498, 0x4493f44e, 0xc5821511, 0xdc85214a, 0xdf6ba78e, 0x9bf7f626, + 0xaeb1238d, 0x058ad60d, 0xcb093917, 0xc2ce900c, 0xe862073a, 0xf984be1f, 0x1e798b2a, 0x1b4732c5, 0x6fa2f4fc, + 0xdaa574c1, 0x63c93514, 0x4da5cabc, 0x3403d945, 0x78608c70, 0x7ca63b80, 0x60b63d70, 0x19c6a2a2, 0x4d51fd04, + 0x9d308a03, 0x73a0c7d5, 0x035c650a, 0x6775bedd, 0x84f0ba06, 0x8d5e8526, 0xda0bab7a, 0x02c52390, 0x1d0cb7d5, + 0x2ddb26eb, 0x1c722f0d, 0x550c52f4, 0x880b6797, 0x35125e44, 0xa469b6ca, 0x2cb0e705, 0xbf0b2405, 0xc862b675, + 0x1aaee946, 0x4123f08c, 0x502c1c12, 0xe957058f, 0xf196379a, 0x641d375d, 0x4df52ea7, 0x4ec848a8, 0x78fd9577, + 0x86baea7f, 0x38f37413, 0x7a4749d3, 0x8837cdfa, 0xd43949f2, 0xb87a1556, 0x369f4a2a, 0x95b7c217, 0xd4d14595, + 0xa9af1fa3, 0xc8d15e07, 0x6c840b77, 0x56311ec4, 0xd33df02f, 0x3c324131, 0x8d2a4262, 0x07796caa, 0x970aef79, + 0x18b90d09, 0x281f5287, 0x9c22bf7b, 0x8d1f9d10, 0x48fd3435, 0x171edd68, 0xda6c9960, 0xcaa3f109, 0x0834f89b, + 0x11784331, 0x83189f50, 0x311f6229, 0x15e00039, 0x32e32809, 0x4248bc5f, 0xe06efb48, 0x2cce5b28, 0x7f670b18, + 0x1546d316, 0x84ccbf06, 0x9cc40006, 0x2ff6d579, 0x6cba4977, 0x4f980e12, 0x3d3d9fe1, 0x03b5e68d, 0xed08a927, + 0x255a154b, 0x093af873, 0xf2078593, 0x2c3c5e54, 0x68656d31, 0xfd9303d8, 0x202172da, 0x92d40b27, 0xee5a303e, + 0x98bed4dd, 0xb2645349, 0xc8b94d55, 0xcbb91c13, 0x1d5bc01f, 0xf3efa7a1, 0xa1000ef6, 0x5429b31c, 0x29d1cfaf, + 0xa3ef248e, 0xa083c308, 0x4be1127d, 0xb80c60e3, 0xe69d5075, 0xcad1d842, 0xd94d7035, 0xfc6c418a, 0x7854dace, + 0xb8196197, 0x46792032, 0xa52b44cb, 0xda90a819, 0xce1e8242, 0x2e6077ae, 0xe1ab2127, 0xbe5fbb14, 0x86b98ac2, + 0x8d1a2b04, 0x885f6985, 0x676b6746, 0x7b710aa6, 0x3232a991, 0x37b01379, 0x0772cbc8, 0x2dccf2ed, 0x00a87d41, + 0xb5270b51, 0x55792395, 0x5df29f42, 0x4362eb66, 0xc2929985, 0x9bd3a8f5, 0x61659467, 0x63cf4aeb, 0x3b1672ef, + 0x33829994, 0xa1f4a680, 0x7a02a021, 0xf1562194, 0x4484d3ab, 0xf2ee5e6e, 0xb1dd4379, 0x9f1899ab, 0x18e18349, + 0xc3ea07d6, 0xb02b037f, 0x678f9a04, 0xb71cc825, 0x842cf123, 0x40f5047c, 0xa25ee403, 0xc37bfac7, 0xf1f7ea76, + 0x7e9a8186, 0x306bc178, 0xc53dbc7c, 0x40ec33d5, 0xfc489c86, 0x06be2ad6, 0x82f085fd, 0xd22abe1f, 0x61f838e2, + 0x3df6e91d, 0xde42e25c, 0x59c896d3, 0x8d2b83b4, 0x89f4a0d5, 0x3df545d2, 0xfe9af4ec, 0xf131c5d1, 0x26a46eb0, + 0x0907bfee, 0x1cc16ce9, 0x1aad3129, 0xcb3269ed, 0x1aabc80b, 0xdb903ec1, 0x510941a7, 0xe240dab9, 0xf8ddc6d1, + 0x9c544028, 0xf6cd99cb, 0x602399c1, 0x774cffce, 0xf5ae4884, 0x9f198e8e, 0x1124b4c3, 0xc6cfdf38, 0x62eb1561, + 0x50721b0e, 0xa00b97f1, 0x13c7a372, 0xaa714515, 0x78e5ac0e, 0x7591a2ca, 0xd54fdb3e, 0x68ef109c, 0x9e0294b5, + 0x4b58bfce, 0xe8a13490, 0x1c60ea6e, 0xefae38d9, 0xea12df67, 0x6cb4acf7, 0x39421326, 0xd03acbef, 0x1b31daa3, + 0x3c8c7d17, 0xc7e2da2f, 0x87e9fc12, 0x2b82d7d8, 0xeaf55736, 0x9a9185ac, 0x7ca996c2, 0xdd903a4d, 0x91c0e018, + 0xb1261b81, 0xccfdbcd6, 0xc21ae92c, 0xe82f35fa, 0x80195dba, 0x40aa3e53, 0x1e7ef293, 0xd6e3c02b, 0x196b30df, + 0x0cb233c3, 0xe033adc4, 0x7f4b73b5, 0x415fc34d, 0x9386826d, 0xbaf3a63c, 0x98f4d518, 0x3f60ae81, 0x68785e4d, + 0x34864b47, 0x7561efcc, 0xfa0816e8, 0xd386fc29, 0x6c35f11b, 0xffdcad58, 0x251b031c, 0xb9b98c78, 0xe7962143, + 0x8eb84172, 0x772c5e2d, 0x1ebb377e, 0x7c8ec878, 0x31b13c3c, 0x3c86d8f9, 0x3934c941, 0xe06a60bb, 0xb724d930, + 0xf73f6a3a, 0x459f287a, 0x0606d556, 0x0d9325f8, 0x55dc3b10, 0x2ef46f6a, 0xce71c329, 0xb4f73382, 0x5b38997d, + 0x41a0fed8, 0x3d11de2f, 0x24ced0fd, 0x142b84d5, 0x1f476273, 0xf29f2c24, 0x7942c6bd, 0x2ab61596, 0xf0ab7a01, + 0xe388b637, 0xb6c83933, 0xff0f45bd, 0x87417ec6, 0x2459973a, 0x23dad7f7, 0x167b2b59, 0xbfbfca3c, 0xa5d765c9, + 0x5d2d8a1f, 0xd5685929, 0x580613d2, 0x702924d2, 0x8e4ac728, 0xb96a4a76, 0x0c91901d, 0x841d4e42, 0xb83698cc, + 0xb204e1db, 0xebe223ca, 0x6fe64b52, 0x46e6ebda, 0x1573338d, 0xffe890a6, 0xa67cb736, 0xbbb8ac9e, 0xc206e97f, + 0x309082e6, 0x473d32d7, 0x34f3aed6, 0xcf9fedc7, 0x482a00be, 0x01cf25cb, 0xfb38d911, 0xec647672, 0x16055748, + 0x37eb42af, 0xd20332b9, 0x3b4a49ed, 0x29d6a173, 0xfd925c3e, 0x79662740, 0x5eb6203b, 0x20ec5b71, 0xb0643bcd, + 0x62aa13a0, 0x8fdf53e6, 0x6b65c910, 0xcaf78373, 0x603de63d, 0xed5e120b, 0x57aa7473, 0xd204fac6, 0x813ac671, + 0x33a4c27b, 0xb9b1646b, 0xa6a90cc3, 0x0289a8c9, 0x8e6ad9aa, 0xb4c39528, 0x80c18f2d, 0x5e12665e, 0xb1c85947, + 0x8dd0ba18, 0xb880b49f, 0x76605765, 0x394ec7c7, 0xd86ead65, 0x9731f4b3, 0x7ca4e77e, 0x5d3576ac, 0xfc0c148a, + 0x8fd74fff, 0x5f178910, 0x9bf61ee1, 0x7f03b277, 0x05c0ee40, 0x0369f851, 0x9a59935d, 0x6f84748c, 0x79d77b8b, + 0xa62a5308, 0xcd2fc7f9, 0x611b0063, 0xea06b0ea, 0x69078de8, 0x7426ac91, 0x524d0431, 0xe62a12e0, 0xa52a0d50, + 0xed735699, 0xf751c36e, 0x868b00e2, 0xc8399361, 0x4081c838, 0xabe50e4f, 0x826e1aa9, 0x573e132c, 0x82489ab7, + 0x3f2caef9, 0x559884a6, 0xac6dbd33, 0x40cf7e91, 0xeb289a26, 0xa707d299, 0x7fc8a1e8, 0x191dfbc7, 0x0e828f4a, + 0x0ee94710, 0x90095ca8, 0x90631c04, 0x223b7fe0, 0xc49dfc5a, 0x3b75f36b, 0xb98e602e, 0xef08919f, 0x70e6647b, + 0x5c876f26, 0xf1f7b1eb, 0x0e269819, 0xb9e81637, 0x91fd9efc, 0x38a3bc17, 0x9137aaf5, 0x1c0566a8, 0xfb2289d6, + 0x6b80c972, 0xb5694b4e, 0xe09ee27a, 0x9b91c3e8, 0xb1747583, 0x46c1d3ef, 0xd1ff5f47, 0xa13b29fb, 0xfab11688, + 0x6630a00a, 0x3e2ddff3, 0xe503ca47, 0x06b1d7ac, 0x13beec1a, 0xffde3739, 0x6fd86aa5, 0x9afe74ba, 0x5a9f1bcb, + 0x4ea2aa10, 0xb5a847ce, 0xaeaec82f, 0x8ef8c859, 0xe3b8370e, 0x89c65f99, 0xcf30eca4, 0x5ff31926, 0x184cc410, + 0x4566c785, 0x463a49e0, 0x5ab92f10, 0xfde1cf1c, 0x0a6afd76, 0xc8802225, 0x443ff595, 0x5c55959f, 0x8f2cb458, + 0x192959e9, 0x7cb2d923, 0xfcef9b61, 0x6cb016ac, 0x2913ef30, 0xa2d3d14d, 0x57c4bafb, 0xb6a703d3, 0x4d74c7dd, + 0x83f75434, 0xca6a3046, 0xf8da31c3, 0x9b55b161, 0x974e1247, 0x2cec6a0a, 0x96d1be36, 0x89cb9098, 0xa4d13610, + 0x2eda8153, 0xec4647bc, 0x320bb382, 0x8d52cc23, 0x088a07ef, 0xfbedb67e, 0x3a457ceb, 0x31e0061a, 0x22f3ec1c, + 0x3132e6ec, 0x7ab27e04, 0xd6a415f1, 0x262718d2, 0x05c05a16, 0xdd157dbf, 0x07d533a9, 0xa3d04218, 0x1ad18688, + 0x64fdf9c1, 0xfb3ff60f, 0xd7db16a3, 0x5f7833d7, 0xf5b82d37, 0xbcf44365, 0x11f14235, 0x31f42ebd, 0x4f81d6e4, + 0xb908ae62, 0x6392e51e, 0x0212097a, 0x5497bc3d, 0xd44602b3, 0x8b5bbbaa, 0x1241a95c, 0xa039c247, 0xe7ab98d6, + 0x27d02371, 0x701a1128, 0xb0faeb9f, 0x2dfe96e9, 0xdbe557ad, 0xf7b13fd1, 0xdff2b6fa, 0x4a914bf4, 0x529a11eb, + 0x20a0f089, 0x5685ff86, 0xf95fdca5, 0xfe105008, 0x9cac819d, 0x3c69e24a, 0x338043e9, 0x3ea3a25d, 0xb75ed306, + 0xba2176d9, 0x7394bb35, 0x3424ebec, 0x8fde806d, 0x09ed7d5c, 0xa751d757, 0xf110dc9b, 0x75da508d, 0xc9d426a3, + 0x67550267, 0x6dd49d9e, 0xbcc659de, 0xa0888090, 0xdc7f1e6d, 0xc663dc07, 0x6bd4be60, 0x770d13bb, 0x751dbd0a, + 0x30436948, 0x693e0ac8, 0x62f9c443, 0x6f752082, 0x8f226efb, 0x9d6d2759, 0x9b2d64e3, 0xea17507a, 0x38116209, + 0x89edae81, 0xb4720cdc, 0x28cc1be8, 0x99df2604, 0x722b3db9, 0xa5c4f8f1, 0x68b09419, 0xb1ec6d0f, 0x383ecd69, + 0xeaebb56f, 0xafeb09b0, 0xf2d224aa, 0xff36843a, 0x14236fe4, 0xfc45d0e9, 0x07671c58, 0x15ae9e25, 0x0b2e4107, + 0x3bef27fa, 0xd283056d, 0x20060ccd, 0xe4f804ba, 0xe1e5a3a1, 0x6e07c46f, 0x96ec862c, 0x671d17ef, 0xf3fbed96, + 0x0f117a82, 0x19576e98, 0xde05549b, 0x67684a16, 0xe104e3ae, 0x68c55091, 0x46432889, 0xb48f07bb, 0x1e6b5126, + 0x6e737f1a, 0x63f92203, 0x49a4ddbf, 0xb3426735, 0x38da0655, 0x7d1dbeb2, 0x24c89d5d, 0xd80fbcda, 0xc9737601, + 0x72f93860, 0x93cc6fae, 0x3c69cdd4, 0x2d692387, 0x14b3c09b, 0x6b62965c, 0xa79cbd6a, 0xba33d564, 0x944079b4, + 0xd4af758d, 0x45977269, 0x88d7bbed, 0x2b844e1d, 0x8045160f, 0xd16ca58f, 0x0d13038f, 0x272305f8, 0xab3d7f0b, + 0x46a195ae, 0xf9464f5c, 0x6ccf5b91, 0x53064720, 0xdb737153, 0xd26d900f, 0x5405f715, 0x9e115929, 0x7bfd3f46, + 0x9cdf6ad5, 0x56ded00a, 0x771f5041, 0xfec3d559, 0xda9c0401, 0xfb0199c3, 0x25749657, 0x00d18ff2, 0x7cea90c7, + 0xea7bc7cd, 0x33f72d01, 0x9926ac58, 0xe73f6bd3, 0xabb74987, 0xde409021, 0xa0d0ef91, 0x0698c526, 0x5df0cc09, + 0xa67feb25, 0x81283716, 0x02a5782e, 0xad7009de, 0x349b72e5, 0xd2ce4ee0, 0xc01e3293, 0x2c8520fc, 0xe9ce7c69, + 0x8e383fce, 0x0fb8f35b, 0x886e3bb0, 0x1ca540fe, 0x3e6c1862, 0x6a9dfc8e, 0x7441c09a, 0x85056831, 0x208c8d2a, + 0x0da71acf, 0xc802cadf, 0x58211986, 0x3b969b3f, 0x1e87e4bf, 0x68c6194a, 0xc6447c2a, 0xe119b9d8, 0xe1c9895a, + 0x0f0d6a7d, 0x55c37124, 0x4ee6e8de, 0xee7d0978, 0x4c63818d, 0x26b9b808, 0x147e82f0, 0x4c9e6e89, 0xde1079e7, + 0x60a8bc69, 0xa388f8bc, 0x9ac9e114, 0xb765fe39, 0xf04909e6, 0xb90eba5b, 0x1b221695, 0xec4a0cec, 0x0913789e, + 0xfac1eeff, 0x69015a6b, 0xaf657e48, 0x7fec9005, 0xb9145336, 0xb05c4801, 0x43148336, 0x8be192f2, 0xf557a4d7, + 0x417d121f, 0xd299f1f9, 0x89ad0b3e, 0x66b0c5dd, 0xa2e5a94d, 0x0818d1e4, 0x45a89524, 0x196565d0, 0x8ee1e222, + 0x0af904ca, 0xffda83b3, 0xbbf17619, 0xa95de5e9, 0xedc07e93, 0x0fc5c921, 0x5df3261c, 0x1b67bb38, 0x2ed9a3c4, + 0x2d1ef4fc, 0x2154f998, 0x21392ecf, 0x9430ca29, 0xcf5845a1, 0xd0974095, 0xf966e593, 0x6b33ff4a, 0x9d4866c0, + 0x9c17305d, 0x8bdf58b0, 0xa60ad0b2, 0xfb69a460, 0x7c908929, 0x8c7a3d77, 0x7fde3b24, 0x1622a82c, 0x3989dbdd, + 0x9fc8481f, 0x7c8be975, 0xb08232ba, 0xa1369a8c, 0x0da03549, 0xd9d8054a, 0xf9275d93, 0x023a280d, 0x9eb2d37e, + 0xfc344100, 0xf407df3e, 0xd64bb865, 0x0fdaf989, 0x5a3a5a8a, 0xff1e0c57, 0xd6b4e33b, 0x7dc63824, 0x3b56789e, + 0x40c5992b, 0x2c44f00c, 0x063b257b, 0x25a066b2, 0x57acf21c, 0xc8e27d2e, 0xeeb280d5, 0x99bb0ebb, 0xc52d31b0, + 0xa5d91aba, 0xe3c6302f, 0xad52c517, 0xaba28d1a, 0x84aa6910, 0x0a0b3157, 0x06e50bc6, 0xe8b41a47, 0xff9c29ed, + 0x3f6c657d, 0xdd76ba80, 0x8c947310, 0x6715bd2f, 0x52b3dc05, 0x94c0bc23, 0xc03a4377, 0xaea6b8c4, 0x82076bbc, + 0xedbbe44a, 0xea94b7e8, 0x7fd4ad27, 0x3d6b5fe0, 0x3855b15d, 0x3c57e280, 0xc21cf78f, 0xc139ad75, 0xd86a7c35, + 0x388997b7, 0xc57c9687, 0x251b3279, 0x5205e3da, 0x59729e56, 0xa2ed850b, 0x72c0d236, 0xcccc155a, 0xb6ff5209, + 0xe5ee3c74, 0x6ee6885f, 0xbc4a1ae4, 0xf0a8fbdc, 0x6d57aa28, 0xb35bc407, 0xe71c7684, 0xc9334f40, 0xdd902e8c, + 0x6f9c2f51, 0x70653e5f, 0xe6c954f7, 0x460a435e, 0x0ebebc09, 0xd6c343af, 0xf9175e0c, 0xae3be954, 0x07320165, + 0x2bd21c1c, 0xabb7ebbd, 0xaf900f59, 0xd854462b, 0x80944c9b, 0x5a0c43ad, 0x939dd69b, 0x0b93a9af, 0xbde0b729, + 0xd3dee079, 0x46801676, 0x12ee67e3, 0x21f8e444, 0x670c23fa, 0xec752ce5, 0x68514b28, 0xff224fae, 0x60114d3b, + 0x0bdd0346, 0x184a8c59, 0x3365d750, 0x876638f3, 0xd9c2ce12, 0x64453092, 0x3b063a3e, 0x41378f64, 0x77e72299, + 0x87e22f57, 0x4e8bc5e7, 0x4fb54db6, 0x91da1b7f, 0x96a9d0d4, 0xfbdaff9b, 0xacf07466, 0x1c8fbf90, 0xaefc3ce1, + 0x584819ee, 0x3b3702ba, 0x170f5c50, 0x35e37c93, 0x22583563, 0x550a8e79, 0x4405ac92, 0x70908639, 0x53bc2933, + 0x977d6b46, 0x184f07fc, 0xca8f4685, 0x0e819b47, 0x55c3b689, 0xf60b4290, 0xc0e97d28, 0x68557fcf, 0x9dd5b4a9, + 0x5fde6cdd, 0xedbc7d2c, 0xfd6b3f01, 0x301aa766, 0xc6f04a16, 0xbff11963, 0x09264da6, 0xb0060997, 0x82e8dd81, + 0xac429be7, 0x324689ee, 0xfc973a15, 0x6be34e51, 0xf8b77ff6, 0x283eb8c9, 0xa752c890, 0x988db10a, 0xaad03941, + 0x80471394, 0x1a7216e6, 0x56206974, 0xdc0a8e52, 0x85cb7069, 0x98c94547, 0x58ba6660, 0xa7db227a, 0x56d4662f, + 0x85c1e831, 0x2a1ac86c, 0x8ab5a746, 0x5ae9a679, 0x7aa59f5d, 0x52da7b7e, 0x65ca64bf, 0x7377b7b6, 0x7ab0aa62, + 0xa87d9117, 0x8b27973e, 0x9dafcd51, 0xd89ddcde, 0x27758969, 0x73887c67, 0xb48e7faa, 0xf835e662, 0x53a1f82a, + 0xd7f4d03b, 0xfe0acc09, 0xe7e0ca17, 0xf3572e31, 0x1be1cd71, 0x0f2fba25, 0x3084a3aa, 0xd3cbbb55, 0x572d9cc7, + 0xe1e7cb5b, 0x1f4ef55c, 0x13519ef4, 0xc55a0164, 0x2396d752, 0x8f4f1a64, 0xd67a047f, 0xf0765b5c, 0xb87611ec, + 0x46c4c0fd, 0xe7f20563, 0x1dc10ea2, 0x10b532bb, 0xc8394cd5, 0x522921c8, 0x0990738f, 0xe071fa15, 0xcff8c6ab, + 0x084ce593, 0xab684442, 0x0f2d4bca, 0xe07cae11, 0xda91c03f, 0xd5da5092, 0x8cce135d, 0xb2172deb, 0xd37fe2a8, + 0x32f72cf0, 0x0225e786, 0x940fc51d, 0x6e978876, 0xc70b1cc8, 0xc716d96b, 0xc13d7011, 0x3b6ea410, 0x70cffb0d, + 0xdf0daede, 0x9081eb75, 0x2566a046, 0x3b3e468c, 0xbb6bd632, 0xe47a0b0c, 0xe95045f0, 0xb113449c, 0x3bae53aa, + 0x059c6588, 0xa91ca3a9, 0x9bba4632, 0x00571031, 0x51525044, 0x9f3b8b40, 0x01c00d64, 0xa6f93fc9, 0x6ccd33a0, + 0xc8d4724a, 0xf42061dd, 0x8d1150ee, 0xdc2398f3, 0x55d93313, 0x4eb36224, 0xcc05f106, 0x219eeac4, 0xfe410b38, + 0x5eb769a0, 0x530a9e9d, 0xa8968e61, 0x53cb22dd, 0x9f260e5b, 0x0f2423b0, 0xf9cf62b2, 0xb9bfb2b8, 0xbb2fa500, + 0xeb084433, 0xfc1ab64b, 0xaa85e625, 0x5deb8378, 0x162dbad3, 0xc456eac1, 0x110ffdee, 0x5e2ac0dd, 0xe5646c87, + 0x6a27b341, 0xec2bb3a7, 0x91c384f7, 0xf6d388db, 0xc1430869, 0x6e9b06d9, 0x7ce0a4bf, 0xf5bd21e7, 0x8c67e597, + 0x4ff94ade, 0x12dca32e, 0xe65c28d7, 0x5b3136e8, 0x9ffb9ada, 0x922199e8, 0x712960b8, 0x52040b98, 0x05af87b9, + 0x46557b6f, 0x8197abc2, 0xcbbafd9c, 0xe18e363e, 0x04346a8b, 0x3ab46ac4, 0x7ad36114, 0xecde0496, 0xe3dab193, + 0x7daa279b, 0x9190e8f2, 0x2ad235c3, 0x0a3316b8, 0xbb4aac84, 0x6c2b21f2, 0xf8f970e3, 0x5f688d9a, 0x1fb145b8, + 0x89cffdc3, 0xe4602790, 0x635d7757, 0x6cd71a01, 0x0160160a, 0x509d8c84, 0xa3667c9a, 0xdd6edabe, 0xde21951b, + 0x8e7b8659, 0x7833b908, 0x36f49078, 0xbfa31dbd, 0xb921eb12, 0xfdf5f597, 0x3ddcb5d7, 0x2826e8dd, 0x9c5b978c, + 0xe08cffec, 0x69b32427, 0x806c0cd6, 0x6ae90c9c, 0x36e605e9, 0x11fdc104, 0x72635af3, 0x92b21e4b, 0x2b24d013, + 0x66d7a69b, 0x9210102d, 0xfb036c86, 0x6eb3f838, 0x7764f948, 0x4e09c57a, 0x63401ecd, 0x4c2b4920, 0x8bf6f533, + 0xe4936a7b, 0x5c7558e5, 0xb6d50192, 0xd3dc0507, 0x27c0bb64, 0xecc5e68b, 0xd1fe749e, 0xa806bf5e, 0x079cf891, + 0xd9df167b, 0x642a8edf, 0x8d5812c2, 0x5993530e, 0xd13af2b0, 0xe06589ea, 0xeb78438d, 0x80501eb8, 0x668bcbe7, + 0x9bef8436, 0x751f696e, 0xad496b78, 0x73bd11cf, 0x1dd552ba, 0xd1658317, 0x4cefcff0, 0xeb16735c, 0xcb1bdd7b, + 0x9c4d4563, 0x22f80031, 0xe8e5eee8, 0x6a22de2d, 0x0426f1e9, 0x0fe6a9ce, 0xfebc998d, 0x9980b9b0, 0xb45b3089, + 0xb6d8e361, 0xf93e3967, 0xef40959c, 0x323d6a7d, 0x089b9fe5, 0x9c55017c, 0x7e8adbe6, 0x7386245b, 0x5ea8dd88, + 0xd17826a6, 0xbf1297c8, 0x704a52f0, 0xd9097495, 0x3cbb55d4, 0x616a935c, 0x6a220d74, 0xfe34cd55, 0x4b26bcdb, + 0xcbc6b251, 0xfa4064a3, 0x480a9e37, 0x7d416760, 0x693bef58, 0x989e814e, 0xa4b715ac, 0x91465ecd, 0x955f0582, + 0xc3ff167b, 0x9bb13ee4, 0x23b6a9b6, 0x61b7c635, 0x07bf8bca, 0x1240591a, 0x4e81ab64, 0xa8766a3b, 0x6b6eec5d, + 0x904f9509, 0xdd7cf06b, 0xb7b5ab24, 0x9afb41d5, 0x0f9105d8, 0x28a67b4d, 0x1f59da57, 0x5027ceef, 0xba9e4be6, + 0x14633a45, 0xa32a93aa, 0x7d4d7577, 0x623bd103, 0x260280fb, 0x66ddbbda, 0x2606bf1b, 0x418cb993, 0x570e5e41, + 0x3b108d9e, 0x474b48cd, 0x35e6360f, 0x7f7b8542, 0xc7c9ce85, 0x0a3da775, 0x0778b6a4, 0x08afa7a4, 0x2c8d5b8d, + 0xede26ea8, 0xe2ada9d7, 0x1f42f4bc, 0x01fb7fd1, 0x93c2aae0, 0x7a6f848a, 0xe52afd36, 0x05a2cf81, 0x126541bb, + 0x9969c9e5, 0x35568166, 0xe50ba86c, 0xb5f078e1, 0xc64127bc, 0xef9750ac, 0xdb967b49, 0xe22b3bb6, 0x209df106, + 0x6e853732, 0xee2c4bce, 0x7e2624b0, 0x5857adc1, 0x51aca89e, 0xc50f772a, 0x000075f4, 0x2ee45157, 0x81a27e57, + 0x4ac40290, 0xb96fb449, 0x7a573f19, 0xbbceb5a6, 0xe7f54371, 0x4c421a79, 0xa8cad4af, 0x9934d00b, 0xae701a34, + 0x67678d06, 0xa305d95e, 0x6b13a99c, 0xa803ea1a, 0x7d65f049, 0xf71f0428, 0x3db999b3, 0x7c9d8e94, 0x57c22671, + 0x869230b7, 0x8f7509bf, 0x51471aae, 0x124d7261, 0x0b54a0b0, 0x090784dd, 0x0805b698, 0xaeb744f8, 0x34b80123, + 0x22002e00, 0x4073b924, 0xb5a7bceb, 0xdc5ef6c5, 0x112b3e86, 0xd8709b4b, 0xcbccc455, 0x5c4e6f51, 0x3792a5b3, + 0x2c7653d0, 0x294afc62, 0x2ee605a5, 0x1b8c6458, 0xfd42ce93, 0x094e3b82, 0x9b4974ce, 0xd9c76999, 0xd67c4000, + 0x0d1eb99a, 0x1f502b19, 0xf83a66c9, 0x4c1c62c9, 0xdd199797, 0x67511ae5, 0x70be7e31, 0x5fb595f3, 0x815d00e4, + 0x05ae26f4, 0x1a7f8345, 0x5314af59, 0xe1c05a62, 0xad234059, 0xbee192de, 0x6bfb4c20, 0x25211238, 0xb26c6918, + 0xb263dbee, 0x60d19f62, 0x8edfb109, 0xea5dd2b5, 0xe39ba1c1, 0x5ee19dce, 0xef576fdc, 0xbf8b0def, 0x10e33fa9, + 0x7bdb3032, 0x4db6c547, 0x21995993, 0xabaee60f, 0x0f97c2de, 0x0101f66b, 0x098a967a, 0xb651e9c7, 0x31a8ba04, + 0xf4fda6dc, 0xf04ce1e4, 0xd863b4c1, 0x912b0b72, 0xbdd5c2a7, 0xd440e700, 0xd2bccbed, 0x69e8ec3e, 0xa0bd4921, + 0xd0f124eb, 0xd9e9265c, 0xee5c83a1, 0xcbe28361, 0x836bb128, 0x792f5d01, 0x16dbe799, 0x21455daf, 0xee3fb795, + 0x0a4bf689, 0x6426db75, 0x56aead6f, 0xf3054fdf, 0x2b7f0a79, 0x1e6239c4, 0xb1aa0b91, 0x7436a735, 0xf7e231e3, + 0x5bb13809, 0xe20de812, 0xbd3d112a, 0xb8f2d3ae, 0xc94f5ce6, 0x909ba179, 0xb4733d65, 0xa69ae161, 0xf7acf0bd, + 0x5d5a17d6, 0x5a557da1, 0xf2c10409, 0x35d669b6, 0xa784e254, 0x1d5b7d50, 0x08afb589, 0x3c4f4a60, 0xbd04e67f, + 0x7cb24aa2, 0x253a87bb, 0xdb207883, 0xe1a25bd6, 0x5f55a892, 0x4d74c94c, 0x4f830de9, 0xd8e7b9a5, 0x353383f9, + 0x528db28c, 0x131468b8, 0x7da54a47, 0x5f9c9f69, 0xbca56a43, 0xe61a59b4, 0x0cf133a1, 0x4a33be2f, 0xfcb186a9, + 0x8e7a43e5, 0xe3e29956, 0x20782ce5, 0xfd737d6b, 0xedff8f0b, 0xc0d960ca, 0x02989891, 0xac15a7a3, 0xd4191067, + 0x81fac482, 0x0bacccf5, 0xd0e4d9b2, 0x442e13e6, 0x8b207c15, 0x706e0d5d, 0x1ca60eb5, 0x400596eb, 0x0e12ddeb, + 0xd29ed3c9, 0xeedcde90, 0x4e8926ef, 0xa09ad640, 0xada0635b, 0xda1168b9, 0xc9cff2a9, 0xdbac307f, 0x2ddbd441, + 0x5d489a01, 0x7f9d76fd, 0x8385d442, 0xffb552f3, 0xeab48c06, 0xa296d2bd, 0x9a9a08cc, 0x8d83dbb0, 0x431244b7, + 0x8a84b76a, 0xa98ccfea, 0xd8741a82, 0x3e26dbfe, 0xf12a8fe5, 0x7266cfec, 0x47a88086, 0x1074c476, 0x54bff884, + 0x47181efb, 0xc6d60580, 0xdc06b721, 0x0ed6e55d, 0x482ef79b, 0x77ff5ebe, 0xd4a98da4, 0xef0c8abd, 0x273ac15e, + 0x8f2abd7a, 0x30bda08a, 0x51783f4f, 0xbb7b351e, 0x09ab542e, 0xb617027c, 0x280fdab7, 0x9a54eb1d, 0x31d07c22, + 0x4a0440aa, 0xf2e8ccbb, 0x193d26d7, 0x766e8d6a, 0x7aa39d6a, 0x6d666141, 0x707fa0a0, 0x0f9ac9f7, 0x2bf5b1ea, + 0xabe25f08, 0x3ccde16c, 0x2d428885, 0x1cb0eb0b, 0xd58e258b, 0x6e35a519, 0xcb2afce4, 0x36d9d434, 0x9aadfa12, + 0xbd85fa58, 0x8a08207b, 0xe423bc2b, 0xeb7fd238, 0x67efcf59, 0xfe7bf6ff, 0x80d2c881, 0x13bfc5ff, 0x4c4eb261, + 0x86c8a5f4, 0x93f13d2b, 0x15638ae2, 0x23b789ce, 0xe460170d, 0xe90d143d, 0xa036b766, 0xfb2cceb3, 0x009b4c44, + 0x9242c06a, 0xaa1b44c0, 0x1ae1f6e9, 0xd6198776, 0x645158cd, 0x8735f728, 0x2fe9dc58, 0x53a02244, 0x7c759ffb, + 0xd6c7b037, 0x83326d5d, 0xee37b865, 0xfb8ea76d, 0x30fc2e29, 0x4bf536fe, 0x7da5fd79, 0x875bbe87, 0xc293ed3f, + 0xa8629c31, 0xea65702f, 0xcb61775d, 0x70b65196, 0xd68b755e, 0x4013d278, 0x7b14dbab, 0x29367063, 0x86ebdae4, + 0x78903713, 0x3ac6974f, 0xb39d9529, 0x4803e035, 0x5c3493fb, 0xd2221619, 0x6354c340, 0x5542dbf6, 0xf8e27b50, + 0x554beca5, 0x60ddd465, 0x3d5fcf57, 0x417387ff, 0x52f6c25d, 0x6d7ca604, 0x562aad94, 0x10b3dd77, 0xa280bc76, + 0x1f6e81f2, 0x0161c5f0, 0x7d0f220a, 0xdf7a47a6, 0x14011e8d, 0x4c93b235, 0x8acb0c71, 0x8265e809, 0xac37c90e, + 0x24a5368a, 0xed6a59ea, 0xe85ca83f, 0xcd20e0d1, 0xe3248c79, 0x5ea77f8d, 0x26469dfb, 0x293d5e7c, 0xf18b5c60, + 0xf2eb5510, 0x94e5e5a2, 0xfae30c03, 0xb8644e49, 0x3548f195, 0xc976a49e, 0x7ecfc2d5, 0x026238da, 0xa7b33987, + 0xb23939ec, 0x5eae9c91, 0xee789c6d, 0xdad36c65, 0x20159969, 0xa7a8b74b, 0xb6b47115, 0xccdd6b3a, 0x110bcaae, + 0x3af5f36f, 0xc579aaac, 0x24188656, 0xc185cfb6, 0xa9d26812, 0xabd3d96c, 0xc7f1b212, 0x8276b997, 0xe2f7f9e2, + 0x3c6aacae, 0xe58ddcb6, 0xdd2d197a, 0x982e4724, 0x3c44cb75, 0xa477230c, 0xf6b59ad4, 0x3f0305f0, 0xc2e93a06, + 0x3e302f8b, 0x373b0441, 0x65a283a5, 0xeaa79ab1, 0x05e84d35, 0x206d4ee6, 0xce7d8518, 0x18482315, 0x93fcee48, + 0x4f6b0f77, 0xf1766c20, 0xfc0770ea, 0x00bbecd4, 0x5be98864, 0x981749ad, 0xa36f271e, 0xd7f62581, 0x6d8ef24e, + 0x83c89dd5, 0xcef84c53, 0x0c497b47, 0xe25edb54, 0xaf52aaad, 0x04d76564, 0xb6ae4c07, 0x9b8e1c54, 0x4f116fd1, + 0xdd8719ef, 0x0a6a29d1, 0x05128fd0, 0xafc7f8c1, 0x33127ad1, 0xaefea3b5, 0xcc2c87f9, 0x1a6c5b24, 0x39454f17, + 0x71d521da, 0x49b88457, 0x7fceda12, 0x3b8b6a40, 0xa1534357, 0xfd41fa42, 0x297cccd2, 0xfc7d1e8e, 0x1d118e79, + 0xc2388c99, 0x8b47c5f7, 0x631851d7, 0x8d102966, 0xf6655946, 0x0e3911bb, 0x23a5419b, 0x778c0772, 0xa7a0dd24, + 0x4c57edb6, 0xab69a756, 0x17f75519, 0x5598e86a, 0x47c85ad3, 0x4ac76744, 0x642bbac2, 0x9c632c3c, 0x642bf391, + 0xf5cf01d0, 0x82efeffe, 0xe207e497, 0x09d1140f, 0x102cfe19, 0x288d7599, 0xce940b76, 0x4d0b1b57, 0x6b566fcf, + 0xebfa3acb, 0x31a41698, 0xf6b0e7bd, 0xf426590c, 0x3f1ecdea, 0x426c5dfe, 0xcd610287, 0x31aed188, 0x0509246a, + 0xc69810a1, 0x3766f3c3, 0x162d5e38, 0x232ca329, 0x2f2853cc, 0x698089ba, 0x74018ed3, 0x71161416, 0x7fab2140, + 0xff521fce, 0xdfed7bf4, 0x316a6eb4, 0x40b3177f, 0x30832d95, 0x9f4f8b50, 0x6ee7c668, 0x13f07e4b, 0x983d65c2, + 0x92951eba, 0x934fad0d, 0x385a6c35, 0x0041bdf9, 0x84be46a9, 0x02bccccb, 0xfa0c021a, 0x62eaa837, 0xb2879a91, + 0xc13305dc, 0x28e4486d, 0xbdde91ed, 0x9d677b02, 0x0bc3a2d4, 0x16222a3e, 0xb8914561, 0x12296aaa, 0x8143e33d, + 0x1e17571d, 0x89ba52f1, 0x192a25fd, 0xb25cbea5, 0xc8f82c71, 0x73022fcc, 0x1105e6e5, 0x9bcb664f, 0x92de86b4, + 0x13ed043a, 0x42ef178c, 0x5663ee2d, 0xb3f5154f, 0x396b8c68, 0x17807c4d, 0x29bdd85c, 0xb7a5a9f6, 0x38f5279f, + 0xcfa03fd1, 0xa721088c, 0x7881e852, 0x38143666, 0x58578393, 0xbf90c9c7, 0xb65d30a5, 0x76d5c01e, 0x7c43bec5, + 0x4964e0d6, 0x7f2d75f8, 0x87c8f3cc, 0x8ed3629d, 0x54eb6a02, 0x120d5d64, 0xa094a549, 0x83dc4562, 0xfa0f59ac, + 0xddcf1470, 0x0edd4c46, 0x7022b535, 0x9aaa4751, 0x84ac5498, 0xe4a0061c, 0x8c090483, 0xe5f5fd09, 0xfb767c67, + 0x84d4f421, 0xfcc34700, 0x376d42a0, 0xe15209b4, 0x17e22895, 0xe2a549a4, 0x05b808a1, 0x77421242, 0xcce7ccc5, + 0xbee9ec7a, 0xa7ef600f, 0xbc725bac, 0xcfa69a97, 0x1c2c7b2a, 0x2eb2cf37, 0x0aa60be9, 0xaf2570c9, 0x181ac7a8, + 0x99216e3c, 0x84572079, 0xb8215bd8, 0x05724a35, 0x68b667fb, 0x0e8c5758, 0x96841f6c, 0xce41396a, 0x34530e75, + 0xc3c5b81d, 0xebebf042, 0x3efb4ab5, 0x5c2273d0, 0x55ef86af, 0xaa6c0a56, 0x468163f5, 0x66024f1a, 0x4b47a286, + 0xaf690304, 0x893f105c, 0x091c1079, 0xd44aae30, 0x671d12d4, 0x7fd3b600, 0x4221ed3e, 0x32f9fc83, 0x0f14970e, + 0x65392770, 0x3b7dc1ab, 0x13e40162, 0x02d535af, 0x6c913cc4, 0xad409385, 0x306baf96, 0xda60797b, 0xeaaeaca3, + 0xa72aa924, 0x1eb6d635, 0x4e08044f, 0x43a793ca, 0xcd86cc6c, 0xc2c55c63, 0xc6a41da3, 0x83c0fe16, 0xcc8419f9, + 0x5ed5dc87, 0xdf00a0a2, 0xcee9570a, 0xdc294c2d, 0xef50eff0, 0x65c31533, 0x949b1543, 0x0ea0072b, 0xd6b17467, + 0x796c8537, 0x609ebf26, 0x8e78d625, 0xc62638e7, 0x67cd0248, 0xc00d5245, 0x410a7c9e, 0x00c2ffad, 0xa92668a2, + 0x39e6338c, 0x2152b43c, 0xadf9f988, 0x47b4ec4e, 0xc038cd28, 0x77f6450f, 0x0956e746, 0xa12aeec5, 0xd6700057, + 0xd6fa7227, 0x6b4e1709, 0x94d9ea27, 0x7744e9a7, 0xf1f13a77, 0x1f56c5fb, 0x779df7ee, 0xecef2eed, 0x254e32d3, + 0xfc01111a, 0x91f59e2a, 0x69720432, 0xd5ac8859, 0x82655118, 0x3f432e0d, 0x9184f4a6, 0x53a88209, 0x264f28f8, + 0x53125d6e, 0x5e4727a3, 0x36cd0793, 0xa0898d72, 0xd33ba3f7, 0x3a38ee4c, 0x407cfae3, 0x3a43b5cd, 0x1c935f26, + 0x75b7748c, 0xf706ac23, 0x47c8b15e, 0xf1f46a61, 0xe83e0eef, 0xe6d35414, 0x5ec7f5a4, 0xde0134d3, 0x1d784978, + 0x1b6d43ea, 0x7ae9204f, 0xabfb3615, 0xa240f9f8, 0x1559bec4, 0x715b6004, 0x5b016446, 0x941be2e7, 0x5c683507, + 0x84f66773, 0x1b22ccdb, 0xa2e6235a, 0x5e790421, 0xc512eade, 0xbc3c10c5, 0x5ca2c337, 0xc3419582, 0x794f7ca2, + 0x1af28d06, 0x94b107c5, 0x38a5b554, 0x9fb20c5c, 0x6513f746, 0x19c5892c, 0xd253cc37, 0x410c3617, 0x6ba45214, + 0x2334398c, 0x490c4ff6, 0x24ea054f, 0xeb3c8cf1, 0xd532ced7, 0x1857e1b1, 0x07261522, 0xdb21381b, 0x410e280c, + 0x0d363d38, 0x482dbd5b, 0x4c0d1aec, 0xe9601488, 0x466549ba, 0xf1062d05, 0xe16eb6e3, 0x48d1776a, 0xbe74e99a, + 0xa9010960, 0xbedde51e, 0xd94d3547, 0x36bf4bf7, 0x8189b449, 0x96c49ad0, 0xc6c18b56, 0x07385299, 0xd91671d6, + 0xe136adee, 0xc70e53ee, 0x5984d884, 0xc44f6eb2, 0xd0a9f323, 0xfc1ac8db, 0x23bec6fd, 0x549b76a7, 0x6b253533, + 0x1da97f63, 0xae04afbc, 0xa005ddc9, 0xe6d5d8d3, 0x39191db3, 0x400e2498, 0xbdbd77c7, 0xb8300c1b, 0x3a4d0097, + 0xac71aa8f, 0xa81a5474, 0x12cdce9d, 0x31d069f1, 0x6a128cb4, 0x548c830a, 0xabbf868a, 0x9c1445d9, 0x6d546d1d, + 0x187e0dc8, 0xc00f5e2b, 0x2f7024cd, 0xfddbce45, 0xa916130b, 0xb536692a, 0xc29982cf, 0x4daeafa2, 0xc6e8e03c, + 0x0f630f3a, 0xd2fa602e, 0x19ba4e7e, 0x8080f672, 0xde98b190, 0x9d002856, 0x3ccc3985, 0xf67a3f79, 0x615fb74d, + 0xcffe1b3b, 0xa23c94d8, 0xfb36407d, 0xf8f6b3a0, 0xe3b5d0c3, 0x8c776fd3, 0x66b1553a, 0x61bc0a41, 0x17c0785a, + 0x20425f8c, 0x7d8fc087, 0xb92fb9db, 0x007bf51d, 0xa0e89cb3, 0x3d614279, 0x59353c2d, 0xa21191f6, 0x9caa92be, + 0xa6402b16, 0x553f991e, 0xfb42817a, 0xbc28db5c, 0x31c22f8b, 0x5cbaddc6, 0x3ae05f18, 0x344cd6c1, 0x06f8847c, + 0x3d6f7d5f, 0xb4482281, 0x5460eec9, 0x4c672bac, 0xaeebd39a, 0x96ca2494, 0x51381e18, 0xd0189769, 0xb37b43f0, + 0xbca320d0, 0x3cca349f, 0xc0a722a2, 0x235de8f7, 0xc1e1b1bc, 0x33de9bf5, 0xbe73e187, 0xa9665788, 0x6fbe6b7f, + 0xf05a1ce1, 0x9f50f119, 0x4fff548f, 0xdf7f7d53, 0xd3c244af, 0x86197c40, 0xaeaa2ba6, 0x2c5dcf52, 0xabb9a609, + 0x1034473e, 0xff436c5d, 0x764dfeec, 0x46631fac, 0xf5ea3d7f, 0x9d699f22, 0x9d709c3c, 0x56e767e1, 0x6714d9d2, + 0xe39c6bb5, 0x7efa5dfd, 0xc9d3f0a3, 0x75e71c81, 0x3eecfe81, 0x9f17888b, 0x598ba8c7, 0xc40de4bc, 0x8cb42ce8, + 0x70e12492, 0x3ad6262f, 0xee85ef2b, 0xc44fad60, 0xccff2509, 0x6578a12d, 0x90778062, 0x8a88287b, 0xdb422b12, + 0xbcd0fde7, 0x546277ea, 0x1e1ff060, 0x4562b517, 0xe6cc9b82, 0x1ba032f5, 0x7bb43cfa, 0x5588f30d, 0x5859a2dc, + 0x67feec8a, 0xe88f0037, 0xd062ae19, 0x1dcf9b05, 0x1cf4cde4, 0x33929dee, 0x0239bc36, 0x66705215, 0xfc15f988, + 0x972729e8, 0x12d191ac, 0x62de0558, 0xccafee97, 0xf7a028b2, 0xc974bf90, 0x6ffcef2e, 0x847a462b, 0x25a44e45, + 0x21cfd3b8, 0xd2e2ac72, 0x4136bc9b, 0x531dde91, 0xe92fc324, 0x68415fe1, 0x4297dd4d, 0x9b383502, 0xdd777c0d, + 0xdabe77ca, 0xe199ea36, 0xdd4b78d7, 0x28aa2041, 0x0b25be8d, 0x9faa9f36, 0xcb60d733, 0xc4302b14, 0x512fb251, + 0x8bfef72c, 0x4004e91b, 0x6a66ac64, 0x8188af3a, 0x5f2426f2, 0x4373e1d1, 0xebb0490e, 0x93e63dd8, 0x5fe714df, + 0x32dffb79, 0x3c9b5121, 0xd177f418, 0xfa087345, 0xbf24a76c, 0x7027de36, 0x0b8af851, 0x552b78c0, 0x4a48b99e, + 0xecd31c06, 0xef584a8f, 0x16ce40c3, 0xde8779c2, 0xcca7207d, 0xf3b06340, 0x4dfd0f0e, 0x49e2013d, 0x91b85788, + 0xe05f62cf, 0x7732fd2c, 0x68b3a099, 0x6524f629, 0x3cae0c02, 0x26a83cdc, 0x252abbbe, 0x8e4097d6, 0x60f331e0, + 0xabd9be6f, 0x2d92a83a, 0xad68bd1e, 0xbed992c3, 0x937965fc, 0x511fc151, 0xbfeeddcb, 0xcc1e554b, 0xf820afa3, + 0x56ceeadc, 0xdbe4646c, 0xf585146d, 0xdf5bf9f8, 0x1b791839, 0xa9ed3501, 0x3883c39e, 0xcf209514, 0x7913a5d6, + 0x41918174, 0x9b2ba5af, 0x6794f9d8, 0x13c953ca, 0xa76b9fe4, 0xab138280, 0xe1e67bac, 0xe5d32652, 0xb180df22, + 0x7edb9b39, 0x84b19156, 0xbb6f274f, 0xa31022de, 0x5569ff2a, 0x8166b694, 0x30daa0bb, 0xd1091c34, 0xbe255d61, + 0x4bce1dcc, 0xa07ccfe0, 0xa3c70b8e, 0x8927d22c, 0xfa5fe745, 0x41710b60, 0x468b0c87, 0x11b3e497, 0xefa7b6b5, + 0x11ad9c33, 0xb2ceca68, 0xac14cbf2, 0x94c023a8, 0xe420b05b, 0xb4cdbb33, 0x87eaa471, 0x28bb3634, 0x34f77809, + 0x8a704d07, 0x21936b0b, 0xd2c6040f, 0x0e1cdc2e, 0x07bb1e44, 0xbc70b61c, 0x20b7441d, 0x8fe9e772, 0x7f1ffe56, + 0x3a554b62, 0x6f6a82df, 0x3f87959e, 0x7e3c8af7, 0x8d4a2cce, 0x1c5111cf, 0x47f30999, 0xdda6454e, 0x4420f868, + 0x877a7a31, 0xd062c181, 0xfe389618, 0xfe802340, 0xd0880bf8, 0x84295460, 0x3a8034f7, 0x6a77830e, 0x6e7568d5, + 0xa12ee93c, 0x5f7db5f8, 0xebee5074, 0x27b141e1, 0x9f5936c4, 0xad3bf7c3, 0xb6a51d8c, 0xd3d5942a, 0xcbf6fc5d, + 0x8e92f242, 0xa5185202, 0x0deecb70, 0x6a725114, 0x2b2262d9, 0x2ca692a5, 0xe81baa71, 0xbf0a5274, 0x4153073f, + 0xd3b7bb2e, 0x8471dea1, 0xc0fb74aa, 0x273d8627, 0x9cef8182, 0x3c078b1e, 0xda25cbae, 0x0d36b4b0, 0x0dd2fb02, + 0xa37a7567, 0x69603141, 0x6487bc95, 0x74681252, 0xbe1f021c, 0x06f6e7b3, 0x29eb6ead, 0x2c5beb3c, 0x5d31ff69, + 0x4e1bbe4a, 0x8c98844f, 0x8a554e40, 0xb180ec76, 0xe2b7e5f8, 0x8b2524a6, 0x6c1121e5, 0xe907dca4, 0x8b94ee28, + 0x935b6147, 0x3a5785bc, 0x63f2b67e, 0xd4e56b0f, 0x0ac0472d, 0x70fba9cd, 0x58cc8b43, 0xdd3ca0c0, 0x5df4b674, + 0xd15ce0aa, 0x5d030f64, 0x8cc01fb1, 0x215cdae5, 0xfd88cfbb, 0x3c215b60, 0x58d0de46, 0x7e824256, 0x2e6ab834, + 0xec8928ae, 0x839a644d, 0x8153ba02, 0x6dc0204d, 0xed57d00e, 0x7eb00c70, 0x0461678b, 0xc35bb42c, 0x2dd8ecae, + 0x04dbb26d, 0x4f2c20d0, 0x58f785d5, 0x6e36f057, 0x68393f3f, 0x0332fdd4, 0xa30ad902, 0x7e36d4de, 0x367cb673, + 0x9cf2b835, 0x2cb337d2, 0x9ba8e640, 0xc7de5e20, 0xcd442d66, 0x748e625d, 0x0b3586b9, 0x45c1f328, 0xecf54109, + 0x3d988f68, 0x0cdae279, 0x6593989a, 0x0fc50e4c, 0xd480bd43, 0x912fad19, 0x6ebdb509, 0x0736a2fc, 0x04e63f10, + 0x5e91bdbe, 0x308c6f8e, 0xa26cf4bc, 0xdf82b38a, 0x1339d08c, 0xf7730a63, 0xb9e53c96, 0xf1491e6a, 0xe5dc6961, + 0x9b26c959, 0x7166864c, 0xb9afc990, 0x36c88ccd, 0xfb6db299, 0x88d47cea, 0x9e8ece2c, 0x3deb7e71, 0xfc5392a9, + 0xf1c16560, 0x2372a759, 0xc7f11f1f, 0xd5c51b62, 0xa7d424bc, 0x78a6b391, 0xe27ab7f4, 0x009fda7f, 0xa48c8cdb, + 0xdb840434, 0xbc452244, 0x1b0e4068, 0xe6231838, 0x0663a5cd, 0xc33d62f1, 0x8e906007, 0x4ff6211d, 0xab660a61, + 0x4c68e552, 0xf2d36a60, 0x5bfa5e9b, 0x5f7c9130, 0x0d6fbb6d, 0x68cc5bb6, 0x6e3f42a4, 0xe8625f86, 0xc9f191ad, + 0xaf5b327f, 0xae5aa16d, 0xe61b712e, 0xf7e20980, 0x94d339c5, 0x4a7e42e8, 0x1a9b24b0, 0x4dcc3b56, 0xfbf4cc4d, + 0x42fc7a1c, 0xb8236360, 0x976ae771, 0x982ef1ed, 0xda2b4086, 0x3a862ee1, 0xf9df2509, 0xa76589de, 0xf53a03ae, + 0x1a898c13, 0xb5684cbd, 0x57e2cae7, 0xcb4e2867, 0x6f89a894, 0xc7feef41, 0x3951a1a5, 0x9c1104cc, 0x9c840362, + 0x81fb2586, 0x1e2097da, 0x92e304f2, 0x4e4b1407, 0xbda80db3, 0x1be38353, 0xd2d0858a, 0x63ffae9f, 0xce436af7, + 0x6c3b08ea, 0xa68d84a6, 0x2fc0ecda, 0xb71fb307, 0x240e2f4e, 0xbe36e478, 0x4419740d, 0x512b5f5f, 0x266582a9, + 0xa9935417, 0xda8d8d30, 0xf2e2b956, 0x64294961, 0x92ed02e1, 0xfab85c90, 0x48de8be9, 0x5302f22d, 0xc2a1fdba, + 0x8ceb6b5d, 0x9a5092ea, 0x2118eeeb, 0x6ca16971, 0x2ac75954, 0x0b7d8064, 0x2f76cc02, 0x30359be2, 0x5cb900a0, + 0xe6f93e1a, 0x11da0bf3, 0xd3fcceb9, 0x8577c485, 0xde5d9b35, 0x25cb3da7, 0xb93c078b, 0x173eb9b0, 0x5fa3ce0a, + 0x9703def9, 0x2037b85b, 0xfcd70637, 0xa9dfddf6, 0x81de459e, 0x61196cff, 0xc25dc53e, 0x92322074, 0x0410a92b, + 0xf8070fe7, 0xd146a668, 0xf9c81a05, 0x897dfb92, 0x68e5b3c6, 0x1b853d32, 0x6aa981d0, 0x51042921, 0x2c345385, + 0xd5ba405c, 0xe6dca4c6, 0xc3ddf67c, 0xa0db578d, 0x6744d50a, 0x7f34b1a5, 0x536df3cd, 0x1b617aa4, 0xd3a0242f, + 0xe99a4183, 0xb9186a71, 0xb24c0044, 0xae94bd4d, 0xbb56198e, 0xd66d8c7d, 0xb494af4a, 0xa403683e, 0x992e4e83, + 0x20052de0, 0xd14f1336, 0xbc79e259, 0xab6a2afd, 0xb2c4b40c, 0xa8cf1c8d, 0x119daf0b, 0x3834c5ea, 0xcea37eaa, + 0x0df01679, 0xb7f58aa3, 0x3dfa14f9, 0x7d2c006d, 0xf42b1937, 0x388547e1, 0x513fca2b, 0xf292159b, 0xbbe901d0, + 0x4159e52e, 0xffa66b40, 0xa49d5144, 0x76bb1b8b, 0xaf7c3efb, 0xc3972587, 0x7a7aadbb, 0xf2d553ee, 0xc0edaaa2, + 0xd9377941, 0x1fde3ae6, 0x875814c2, 0x4bbab1be, 0x5481ea49, 0xcd0d5c1f, 0x0ff8c7d8, 0x86769af7, 0xcd13dc83, + 0x62443444, 0xdff2a43f, 0x274e7383, 0xf51b5b23, 0xe77bb7e5, 0x8a395416, 0x790cf04b, 0xf9cf3346, 0x29a369be, + 0xf64c68ab, 0x2d2acf10, 0xf53c6153, 0x960653a1, 0x13d5e88a, 0x8ee43d72, 0xb4cb60b8, 0xbe26129c, 0x17515134, + 0xc6bd1236, 0x2d9160f7, 0x957b99db, 0x7fd7d11f, 0x350e7c2f, 0x4143c419, 0xf2af71b4, 0x8cbb243c, 0xfd8cd244, + 0x606567b7, 0x0a40791f, 0xf58efa6e, 0x2d84ed89, 0xa31880aa, 0x32444b64, 0x34363138, 0xd5c00414, 0x8a965abf, + 0x10fb3ae5, 0xb4ac1379, 0x00fe2192, 0x5073ba78, 0xa31caa8b, 0x7f11d691, 0x8c59d160, 0xcbd00080, 0xe2177821, + 0x66ebbd4b, 0x4390db76, 0xb89c9b0f, 0xd310ed8f, 0xf83d0032, 0x38f58a5c, 0xcbe60f9b, 0x7b78636c, 0xb7887e97, + 0x0c4837f9, 0xc0ed1fbc, 0xd28e6c8c, 0x81ea5700, 0x60aecf73, 0x26325203, 0x66808d6f, 0xfc293e4f, 0xbea1f083, + 0x4025e01c, 0xba41e2f2, 0x5eac5bd0, 0xdf24ecd6, 0x4f14fcf0, 0xfcd34168, 0x0958dea8, 0x3610366b, 0x0f626000, + 0xe8377889, 0xda1538aa, 0x7f52c4e6, 0x084ba63b, 0xa17071bf, 0x5f400e2e, 0x8c6c7635, 0xac356e91, 0xd6fac2c9, + 0xabd447c9, 0xc5cf869d, 0x0bcd2167, 0x5caf5675, 0x502ba1a7, 0x2b204d04, 0x6ab4ed05, 0x94b99fec, 0xfc73c6ef, + 0x0fdae0a3, 0x00aaebac, 0x7bee1c65, 0xe3a28bc9, 0xa8f5c2bb, 0x802435dd, 0x13134df4, 0x13f0fef4, 0x294f501f, + 0x7c66201f, 0xc6d765ac, 0x3aef0e50, 0x696d46a8, 0x26b5dac7, 0x64c5b350, 0x41da13c7, 0xd5d5d14c, 0x43ddfa2f, + 0x63a8ed28, 0x34f18b42, 0x8884a44c, 0x6d3a81f4, 0xdcd8b543, 0x6ba26b21, 0xa61407ec, 0xc3865bd2, 0x651a6bc6, + 0xb4a2d56e, 0xf85b9c63, 0xfe3a1a0b, 0x3b1691a1, 0x1da1fd91, 0xde880848, 0x4a9736ec, 0x7d452cfe, 0x3bc71d72, + 0xd1a0b10b, 0x90536dc4, 0xabadaab0, 0xc72111b6, 0x6e68153a, 0x72629cb2, 0x62d0fae8, 0xce3b3076, 0xa55e508f, + 0xc06ea155, 0x2fe15a29, 0xeff36683, 0x85bc4722, 0xecb274f0, 0x7533ef37, 0x45286a65, 0xcd144ad1, 0x68762225, + 0x717fbecc, 0x47d6f8cd, 0xda961387, 0x513ece3e, 0x6ad01174, 0x6ee8f0ba, 0x57a6304b, 0xf69e6f11, 0x2e870d48, + 0x881803aa, 0xc5c08a4b, 0x1fd77a5d, 0xc8f82f78, 0xc7728bcb, 0xba5541e9, 0x7d868b25, 0x17fc9959, 0x880b8eb0, + 0x7e87331b, 0xa48ba073, 0xca8cd493, 0x96299807, 0xa8a4f9c8, 0x4664a67e, 0xdade27bc, 0xdb1e9c33, 0x76ed8cb3, + 0x4f608f0f, 0x3153c8cd, 0x8ca47446, 0xa1f7f202, 0x5f813387, 0xed3a6d46, 0x5a6ad5af, 0xf8d9f8ba, 0x17fc40bc, + 0xc568a9d0, 0xa9ddcc8d, 0x10fc6ea2, 0xffe598fc, 0xfeb54c8e, 0xcdb29d21, 0x5e024dc3, 0xdff31c40, 0xb1cd4d30, + 0xb34b9eda, 0x18b5ed08, 0x1885dd75, 0x4e487e5a, 0x7bad602c, 0xd5aa0ae1, 0xa7be42b9, 0x3c8ff421, 0x8c83b44f, + 0x881b006b, 0xdb64c008, 0xa035d705, 0x7f22353e, 0x039b43af, 0x524afc66, 0xc13ae52c, 0x4ca17a1c, 0x22e453fd, + 0x23a336c8, 0xa8fef3fd, 0xde37d105, 0x2fb10fd2, 0x96a6445b, 0xb1636d86, 0x6a8329bd, 0xd935b15b, 0xdc412e80, + 0x49ce763a, 0x4cb8ec10, 0x907a6533, 0x24371059, 0xc3386a0a, 0xd8eaedc6, 0xbca4a371, 0x83647858, 0xb6fc7a7a, + 0xd95e72fa, 0x8b8109e5, 0x4ce50f45, 0xab028eb8, 0x8860c852, 0x1b00de42, 0x72ff9e1f, 0x2c858f4c, 0x9e5fdd64, + 0xa04ce7cd, 0x4efe1caa, 0x88e5f15d, 0x9fbe0814, 0x3e31f3e4, 0x9040aaec, 0x9161b4aa, 0xd5465d6e, 0x55c0dcd7, + 0x4262d7f3, 0x33a2e513, 0x589a4791, 0x3005cc86, 0x98cc411b, 0x16aae0ba, 0xb30290b0, 0x5649647d, 0x681ae50b, + 0xf52fb318, 0xee82fccb, 0x53aaaafe, 0x7f33ded0, 0x99f4fb4c, 0xc1c428ba, 0xa086d2ea, 0x425fb255, 0xeb2c8a7a, + 0x10206f4a, 0x6e7f958d, 0x7e3c19c9, 0x5285b44e, 0x8dd80ba0, 0x2e7d612f, 0x0d8c5127, 0xeaf35cf3, 0x4c674ae7, + 0xb747cdeb, 0xa9b20fd9, 0xc5a8d5f1, 0x295e2a4e, 0x77869a6d, 0x41f2b918, 0x38c84978, 0xeaf3ad14, 0xdc7d73ea, + 0x10dcfef5, 0xda1a0e7a, 0x7b3b283b, 0x22fc62a6, 0x9cfcad8c, 0xa4f3160a, 0x6e1f3a69, 0xac9a1db4, 0x1448f83a, + 0x1f10a23b, 0x33228623, 0x3877f8f2, 0x477991df, 0xb5ed3961, 0x2b69d7cf, 0x05ed0164, 0x0032e84d, 0xb45b4dba, + 0xa98adf21, 0xf0286642, 0xbbb84841, 0x3186c0c9, 0x2e47655b, 0xe8cc7422, 0x971fe1fb, 0xfdae97cf, 0xbd237e4e, + 0xf159c201, 0x3997def1, 0x72819035, 0x5675c6d2, 0xb6d30cd1, 0xcc98761a, 0x16fb5d5e, 0x615b3d38, 0x967ac930, + 0xe2e9b205, 0x3dd08d71, 0x281861d8, 0x6cacf0e8, 0xe08775e4, 0x4ccbf565, 0x62f870e6, 0x5ced3611, 0xc0b3b941, + 0x720a06ca, 0x045bc73d, 0x6da3c644, 0x56003951, 0xa0a1d982, 0x3ba46b14, 0xfab22586, 0x23a70cc0, 0x1ef2029e, + 0xaf6cd84d, 0x1febba8c, 0x01b9ee12, 0x2e93de92, 0x8a0d0836, 0x9d91eecb, 0x4f9f6753, 0x69dff907, 0x981cc6d0, + 0x8776f0d7, 0x55131fb3, 0x1dddad0b, 0xeeba01c4, 0x8d1391b6, 0x12f79ef1, 0xf08c3467, 0xfe8fd5f3, 0xdc604e41, + 0x335fbcb1, 0x96064f25, 0x1ed738d3, 0xa498d70d, 0x017a6bcb, 0x705fb289, 0xe319b877, 0xb41820a1, 0xee5b9192, + 0xbcc4fcd5, 0xba7b47d5, 0xc9ae0817, 0x6b330ebe, 0x411df29f, 0x00a2862e, 0x7d164f47, 0x9ba3dadf, 0xdaf70e26, + 0x8678f921, 0x676b4f72, 0x0d33b085, 0x6f702736, 0x1ff37847, 0x039f7549, 0x91199e49, 0x7b4dfbf4, 0xb10cb15a, + 0x48cbb76f, 0x72952a75, 0xffe89814, 0xceecff28, 0x92d23929, 0x4272189e, 0x34117fdf, 0xd4af4d45, 0xc3243f2f, + 0x05864a7f, 0x910f9c8c, 0x4b7a49d0, 0x395bc8a1, 0x3cffda03, 0x782ad14a, 0x5b73e0cf, 0x146ad5c4, 0xd5c8582c, + 0x1e54209b, 0x85fca287, 0x9cfe9380, 0x85fcde48, 0x8a1b3700, 0xf1b3ff95, 0xf801101f, 0xfea591ac, 0x478b010c, + 0xe882ad10, 0x0bdaa11c, 0xfb2502b7, 0xcc446222, 0x2ab6036f, 0xe7e73012, 0x2645349c, 0xdbd68825, 0xbbd0062c, + 0x6bf996e1, 0x89bc8788, 0xb89cd6fd, 0x19e5c3be, 0xa014c7b7, 0x5babbc54, 0x0edb4f20, 0x76017fcd, 0x6cddf2fc, + 0xa8cc771b, 0xeefd31ba, 0xa2c6193f, 0xb5dd844a, 0xac361053, 0x457f96d0, 0x7ed68d6f, 0x77e585eb, 0xb3b69b94, + 0xa589362b, 0x26302453, 0x879cfda3, 0x4e4ed67f, 0x1d433e3b, 0x6bcccfa9, 0xcda5c3ef, 0x6bb6dbe7, 0x51b840d7, + 0x97a90328, 0xb7b6b905, 0x6753aed6, 0xe77d69aa, 0xbe7cd003, 0x2c93d682, 0x49b905f5, 0x23366c16, 0x935e2169, + 0xd6b04e97, 0x351f56d3, 0x59a5eab4, 0xf01a7468, 0x9d24cebb, 0x0e32cd3f, 0xe91bdb73, 0x76ff5b9d, 0xf8f776a0, + 0x06ea75ab, 0x8de60ea3, 0xf6c23156, 0x3f1a0dc3, 0xdcb46183, 0xa9607c17, 0x41e734f1, 0x759d44e1, 0x76be54b4, + 0xf7a77260, 0x46a33e7f, 0xb668f7c8, 0x2b80f575, 0xa2b0a457, 0x4b784dad, 0xb95fea6e, 0x43e5c605, 0x88c3ed17, + 0xa964e452, 0x74a0819e, 0x8448d532, 0xbe82110a, 0x42e4a839, 0x289b7354, 0xcd5785ef, 0xd4def7fa, 0x8868260b, + 0x1193618f, 0xf8f0620b, 0xc74092b8, 0xf80dee4a, 0xf92ee3bb, 0xe9aa9e5d, 0xbbee0a6f, 0x80789b4f, 0xa6253e45, + 0x87530b4e, 0x7c583e78, 0x6d9caf63, 0xe48dc4c0, 0x26f10069, 0x7b7cc34e, 0xcc940ed9, 0xcbb78682, 0xd9359294, + 0xf7c35bd2, 0xa34637d5, 0xd42a570d, 0x692d9fc7, 0x4f1ee242, 0x05ab59b4, 0xb2a0ce62, 0x220eefc6, 0xf62a3c0d, + 0xc1c64699, 0x2b617954, 0xa5e87011, 0x42e59d65, 0x477621a2, 0xe8c724fc, 0xe5c5fa4c, 0x9d21fc8c, 0xcc5f183b, + 0x667af86f, 0x91e9589f, 0x9d14baed, 0xf22db9e6, 0x6121820b, 0xa7ff5652, 0x9e2c553a, 0x0b777a89, 0xeb996128, + 0x1a2d6d1c, 0xe3ba4c16, 0x0260f928, 0x376af2c8, 0xd8017716, 0x8fec64d1, 0xb885228f, 0xdc27f92b, 0x0859fd8b, + 0xb1babe3a, 0x944068bb, 0xe4411254, 0x12d63c2a, 0x50fc4c40, 0x7cd9c64a, 0xb9f42fcc, 0x7ffce0a7, 0x731eb803, + 0xf7ea3608, 0xeabdf32c, 0xbdc7ae44, 0x83816e3b, 0x042c0e13, 0xce43829d, 0xcb6855a1, 0x71c87cf8, 0xfb9c1c45, + 0x90d7fb69, 0x3ec97554, 0x56abc114, 0x7f4f9ca1, 0xb5d74201, 0xdf994327, 0x63c435c6, 0xb7b411c7, 0x143cf773, + 0x367022a5, 0x40b3e33b, 0xaf7dfca8, 0xc484b81a, 0x0d4cef28, 0x2e1743b8, 0xf1e53c62, 0x8550e595, 0x6a2bd215, + 0xc2718b17, 0x99880aa6, 0xf4fb207b, 0xf770fc97, 0xe07dbafd, 0xc8ba6a35, 0xc60cf4cf, 0xd8a00837, 0xd56edce6, + 0x3bbf5a51, 0xe0746567, 0x3441d400, 0xcfd471fd, 0xbe6dc416, 0xd725ffe9, 0x4f1e35d4, 0xb7baf236, 0x4cf032c5, + 0x34fafa0e, 0xda6aa0fd, 0x975491af, 0xd17e5e55, 0x61f708fb, 0x49f9c270, 0x15aa4f63, 0xc4782a3b, 0x339f73b1, + 0xb4403ffc, 0xa81a7184, 0x23d70e19, 0xa8c240e8, 0x60078bb6, 0x50e36841, 0xadfef909, 0xa71d7e44, 0x524f115d, + 0xbf2fca16, 0x4c3f5938, 0x07e9bc3a, 0xe422c1a4, 0xc8d8cac0, 0xeaef7dbf, 0xca8714de, 0xddcbd550, 0x2bda8414, + 0x328c2397, 0xc49a24cc, 0x80c4e98e, 0xac9bbb2a, 0x80caf4c9, 0x0da75fcf, 0xd907945e, 0xd03a1775, 0xf6356c3b, + 0x956ab06d, 0x2b7edf9d, 0xec0e465a, 0xe2239f42, 0x02b8db2c, 0x3ead2a3f, 0xbe56cb2c, 0x9e7ebbf5, 0x06823080, + 0xa23a98ab, 0xb9a02b7d, 0x6891aa00, 0xe4f3926a, 0xae0e148a, 0xce0b4669, 0xbdfc3d41, 0x251ef19c, 0xcef27a9b, + 0x220f28ff, 0xe0ad7bf1, 0xdaedb52f, 0xc4f46608, 0x82a72b5e, 0xe64a8cf5, 0xf7393d37, 0x1d2472b6, 0x37613eea, + 0x8f4bab38, 0x5f75a39b, 0xece81a83, 0x1ff0d23d, 0xce64bdbe, 0x6db538a7, 0x12b1194e, 0x7f5c27bb, 0x576f2923, + 0x3c292124, 0xd4f5ef28, 0x38455b93, 0x8b11d9f1, 0x295a3b8e, 0xd8d34a9e, 0xe62ad9e1, 0x1724f9f7, 0x042200de, + 0x601c6815, 0xe5d3d709, 0x54c98069, 0x8aae8489, 0x76f05808, 0x8d129e1a, 0x1bdd2753, 0xbaf1d861, 0x4c77faed, + 0x84bf58d1, 0xdceffdc1, 0xbd69f03e, 0x855a416e, 0x8a36cc6f, 0x9afe54f4, 0x619c999c, 0x39c03e7c, 0x23219603, + 0xf4661c06, 0x039e7669, 0x26908659, 0xb3c62532, 0xbde4b378, 0x3a93a8ce, 0x5516cc44, 0x67b65f2e, 0x88805a5e, + 0xaf50e840, 0xcaf545b1, 0xc2df3cd2, 0x7d533053, 0x1d9e235f, 0xfeb6552c, 0xa997a1b0, 0x1aa0c4fa, 0x6d70d98f, + 0xfa3d009a, 0xf248c54e, 0xdfd7e2de, 0xd6a475d9, 0x839bb1ed, 0xf0a4b050, 0x28347bf9, 0xc2877f33, 0xe021e049, + 0x8a7d39c7, 0x8be2e54c, 0x7fc08362, 0x70d98978, 0xc0c719eb, 0x772ccf37, 0xa3072d97, 0xdf295109, 0x83e71a8b, + 0xd24dc886, 0x017622ff, 0x6e19d1a3, 0xc84226a6, 0xaef8fa00, 0xa2296496, 0x7f54a948, 0x1f161380, 0x42c09452, + 0x4b279c7b, 0xeb0bb4af, 0x2db2fa49, 0x75170d4a, 0xca4c7d37, 0xbbb4601a, 0x21269205, 0x0039fa4b, 0xe630bc69, + 0x67bedd88, 0x08d5608f, 0x168999a3, 0x6ce602e6, 0x90f087ed, 0xdbb110b7, 0x1defb665, 0xaff05121, 0x08d48a91, + 0x660fa547, 0x96e96d0a, 0x31daba2f, 0x5bd3ec03, 0x8007d282, 0x513b5687, 0xb90ff3d0, 0xe37211ce, 0xe5c17fd5, + 0x9662cb04, 0x491f3d3b, 0xa5973439, 0xdc6435a4, 0x9d0e8f7d, 0xd98541e0, 0xfda10ea9, 0x2cd27fa4, 0x94900fa0, + 0x6589ae14, 0xaed762f3, 0x96300ff0, 0xca616426, 0x97ceb72a, 0x2a4ff443, 0xec1c94bd, 0x0548e056, 0xeab4bf58, + 0x73e1ca5c, 0x4ca96202, 0x0fbfb151, 0x74945f9e, 0x6c55db77, 0xcdd41195, 0x17630353, 0x2bf0ed6e, 0xd81580bf, + 0x2366913f, 0xfc4f34c0, 0x9a0cbaae, 0x18857f34, 0xd8177b6e, 0x14ee9c6a, 0xba239b68, 0xf131418a, 0x425a0548, + 0x12969bcf, 0xf33b21a8, 0x884436b5, 0x854e16ea, 0xd6897209, 0xb40f250b, 0x821a84a6, 0x2d11f543, 0xcfc8a3af, + 0x53c89401, 0x95af7a8b, 0x38e8f0bc, 0xa7cdeef9, 0xca6110d8, 0xd0927c35, 0x02c1208b, 0x02b2c660, 0x68874739, + 0xb0d7d41e, 0x7c68f97d, 0x8db9a469, 0x2895d1f3, 0x0eb42058, 0xf5dccd3a, 0xbb41c677, 0xf28b4517, 0xb0e277d7, + 0xaa7610e8, 0x883d5856, 0x35812db7, 0x918bd4a7, 0x65c94a58, 0x13a2e26b, 0x55ec0d68, 0x597ca52a, 0xee144d70, + 0xaf4e709a, 0xca97e0fd, 0x4fe068f3, 0x3a82370e, 0xfabd232e, 0x8749b7c4, 0x5ba05c70, 0x3a839b93, 0x32eaee80, + 0xfe650506, 0x83e51522, 0xf6a80b59, 0x19dea0dd, 0x715110d8, 0xbab489c4, 0x0b7d06f8, 0x696f09b3, 0xfed6154d, + 0xb7398734, 0xe6b6bb19, 0x7248d12d, 0x72d1121c, 0x79a6881f, 0x01553d28, 0x8fca0dc0, 0x936b7c64, 0xa803e1d7, + 0xf27687f8, 0x113cbebf, 0x1aa77da0, 0xe75bb9a8, 0xcb8960b3, 0x35938b1b, 0x3d629651, 0x03e9c140, 0x09cb597c, + 0x140a21c6, 0x16c54e50, 0xddb25d0b, 0x8eeefffa, 0x6d2a3f3c, 0x76b04ef6, 0x12cd52c4, 0x851a062f, 0x51d1d3d0, + 0xa87be5f1, 0x4960fc54, 0x161ce4d5, 0xf4472b9c, 0xd42f4557, 0x78917e8a, 0xb861a0f0, 0x3c6f54a6, 0x8c6f1b46, + 0xffa7a8cd, 0x2f75e23c, 0x66f997b8, 0x92383f09, 0xd7c5401e, 0xed6b4519, 0xc10870c9, 0x18cccae8, 0xf1cb1320, + 0xc8f3a34b, 0xeedb5f8f, 0x3e3e785b, 0x0a64a017, 0x66c1bc3d, 0x0b7a09c3, 0x09f31348, 0xd18ab0fd, 0x4b8cf316, + 0x5816cbc8, 0x84d00be6, 0x1a009e1b, 0xb4db3886, 0x3b4900ef, 0xd15167a6, 0x1fd6d621, 0xc8c99d70, 0x20941569, + 0x6b0ed1b8, 0xe30c31db, 0x410fd68f, 0x5913559a, 0x1d961a24, 0x9a79c399, 0xf87db5c6, 0x8c5e1115, 0xc96475dc, + 0xe7431697, 0x6246895d, 0x9a9c5458, 0xb24d7adb, 0xd74c7703, 0xb7181914, 0x9fa8d2b8, 0x22bba748, 0xa197d8cf, + 0xe6c22640, 0x2f2c3082, 0x5213030b, 0xc1d0ca2f, 0x59f32b0c, 0xea5b6218, 0x6b3ad4cf, 0x9d6f83ee, 0xdc86b837, + 0x31bf3221, 0x900ce1ae, 0x1cba1bcb, 0x9656549c, 0xa85abb15, 0x9e324400, 0xa8e7b836, 0x58ae1ca8, 0x4b4a00e0, + 0xefde5706, 0xfbc7cd5b, 0xf2999836, 0x8823bbaa, 0xc1eb004f, 0x975db88c, 0x7809ece5, 0x07d7a0ea, 0x459e53de, + 0x0ec0a556, 0xb4f9a2ca, 0x97e7959b, 0xfc0fdc55, 0xb051a457, 0xd46c5c5c, 0x1032b7fe, 0x23f8e52a, 0x7b506afe, + 0x07215fb8, 0xe4cb3ea5, 0xc8dd0590, 0x599c6faf, 0x074e36bb, 0x2c52c5d1, 0x1d5eddcc, 0x76b0a189, 0x6759037b, + 0xbdf98d41, 0x2745def6, 0xa6ebcdca, 0xef2e3287, 0x4d28a6c5, 0xd27607e8, 0xcf2d4683, 0x181051c9, 0x62be4771, + 0x741cf26a, 0x0255b2d3, 0xb2031ad5, 0x0d597cfb, 0xcafb37a6, 0xbb1443f7, 0x091a9e04, 0x379f63d3, 0xfa1afd3c, + 0x7599e079, 0x4f64b9d5, 0x876fe3c9, 0x9d592ab0, 0x63592be3, 0x3b912ced, 0xada3e850, 0x5e57ebda, 0xf4b46486, + 0xd2cecff5, 0x2b25e290, 0x22c8c016, 0x44d3a298, 0x9bb6d2ef, 0xed5794c9, 0x1c8cb21f, 0x5469b29e, 0xe7b40204, + 0x83132c48, 0x51e0ecbe, 0xef66616e, 0x9f12bb53, 0x11809130, 0x5475257b, 0x821c9d4a, 0xdafde4d6, 0x9fa066a4, + 0x025a341d, 0xbc111760, 0x4d20a373, 0x9256dbb4, 0xe11f9ee6, 0xa08c6679, 0x26071072, 0x1b6cef59, 0x71d9694d, + 0xac469907, 0x80768ecb, 0x5b6899fd, 0xe6f46dd8, 0x3046c0fc, 0x763e4500, 0xb324b683, 0x6a1b4311, 0x400b06a7, + 0xeddc0c37, 0xad0907e9, 0x9390136a, 0x7e9e120a, 0x9eabf101, 0x67a927f6, 0x1b9bfd2f, 0xd9750a44, 0xb336067a, + 0x1dff521a, 0x029eff53, 0xc3f7a3fd, 0x145b6e87, 0x08c058ba, 0xa0bb4b51, 0x7211947a, 0x102ea130, 0xd6c96559, + 0xe8d95ff3, 0x9f6b57a0, 0x2c9fe595, 0xffc77a2c, 0x575fa91e, 0x29ca16a2, 0x8f10f6a8, 0xd9386eb1, 0xa6f543f1, + 0x2679b2d3, 0x1a978fa7, 0x46168b9a, 0xad87068e, 0x66f218dc, 0x4e8ae8cf, 0x2221345e, 0xc493565c, 0x2a63f423, + 0x3da262ac, 0xe187c144, 0x4395a6f6, 0x476fcb63, 0xdf172a1e, 0xccb1056b, 0xcff8bcfb, 0xbecb9c05, 0x613acfae, + 0x0d062407, 0x8a23800f, 0xc0fe5e28, 0xe9b77b1b, 0x53e06b14, 0xec5a8ae5, 0x10a22c86, 0xa76e98cd, 0x0f2ce313, + 0x7248e5eb, 0x2bc7439f, 0xa5e3b557, 0x70e33ff0, 0x4e4a3660, 0x0076459a, 0x811553c6, 0xd852de32, 0x88b64efd, + 0xc356dcb9, 0x88bb6231, 0xbd171f9c, 0x3db3bc88, 0x9f169a52, 0x99e01858, 0x58ba60be, 0x37ae90ca, 0x7211ab5d, + 0x9e63aeaa, 0xa9575fdb, 0x1b92d01a, 0x993d905c, 0x7edb7246, 0x514258d9, 0xe987c1c1, 0x6ffaf618, 0x5c6cb7b4, + 0x3cf57dcf, 0x9231be85, 0x7e762d82, 0x61deee92, 0x92d5fb80, 0xa7b17fca, 0xcb25a06b, 0xbe83ade4, 0xfbec0530, + 0x3d245935, 0xf8381a78, 0x4deed623, 0x2ae21407, 0xcb652660, 0xa62200bf, 0x00ed0e12, 0x1245e0c9, 0x6b19a7f9, + 0x971ed79d, 0xcf29709e, 0x884a9cd0, 0x543df22f, 0x1623c6da, 0xe2e7b5bd, 0xb23a5b3b, 0x89adbdcb, 0x325d14fb, + 0x9223b299, 0xeebc2b7b, 0x2b100f19, 0xe43a1cd6, 0xa78dc4f0, 0x3728b614, 0xb950149d, 0x03a5e782, 0xc11b340a, + 0xfa8f472d, 0x6fe9e795, 0x70cafc29, 0xbb93f598, 0x339cf53c, 0x8552881c, 0x3709afcd, 0xa5681409, 0x0533a98b, + 0xb6c8d687, 0xf6329a80, 0x32569208, 0x3136d096, 0x29899c80, 0x9228ca1e, 0xd5cf06bc, 0xe8338c59, 0x797466a5, + 0xb06fd81f, 0x02674198, 0x23446a54, 0x492d6002, 0xad9c5969, 0xd2c7012c, 0xb4a6f3bd, 0xa5883829, 0xd7df256c, + 0xf37de880, 0xad2d90fa, 0xe17e55a4, 0xbe367850, 0x96d672cd, 0xd370fb72, 0xb553edaf, 0xae28bf38, 0x28f2c2a7, + 0xdf6ed26a, 0xfec3feeb, 0x767aeed4, 0x0c2d8e54, 0xeb422375, 0xd8d40e7c, 0x1f9f3e98, 0x28a5a44b, 0x0f6157bd, + 0x9d473df1, 0xc7a5b2cf, 0x32a2f064, 0xa201b2f9, 0xa4101ed2, 0x8fd12c3c, 0x1daedac3, 0xed6fceac, 0x727ed259, + 0x406975ce, 0xf4d63e6d, 0x4337208d, 0x7fc81fb3, 0x83a8ac8c, 0x409a2b5a, 0xf09e8ce6, 0x137ac8c7, 0x03f3bb8d, + 0x90d151a3, 0x541f9da8, 0xca52b020, 0xd73199b8, 0x28a8373a, 0x9d078729, 0x5ddced25, 0x116f310a, 0x3fa0d39c, + 0xd55cde7a, 0x530a5a79, 0xa7c85901, 0x51e3a87f, 0xa750d345, 0x78a4a045, 0xa48ea865, 0xe6763bc4, 0xb8188144, + 0xb8aa8492, 0xda73a48e, 0x3d86e10d, 0x84628a7a, 0x48b815ee, 0x15113ea4, 0x19c1974f, 0x6ac7d296, 0xad1c9e81, + 0xab6bba79, 0xdd57a3bf, 0xfdcc4d40, 0x395b1659, 0xad0788e6, 0xdd47a6c8, 0x6d0a723d, 0xf934729f, 0xeee540b6, + 0x903f744b, 0xa0351454, 0x58b14bac, 0xdf6b4dad, 0xda97054d, 0xa012f3ae, 0x5145ee2e, 0xffe65101, 0x8cb53ab0, + 0x20af3af4, 0x8b21d273, 0xe913d796, 0xec80e550, 0xa51eb913, 0x3b6dc43a, 0xc4d7c771, 0x5269365d, 0xd464d3ec, + 0x47a147fa, 0x99a9e453, 0xacc866b5, 0xbd5ff8ea, 0x978f8504, 0x455824b8, 0xf6bff662, 0x94d9035f, 0x8fae7dca, + 0x725c5180, 0x7f29f247, 0x1b559c7e, 0xcad7a52f, 0x1e96f38f, 0xac25b5ef, 0x1af6d27a, 0xd53672d5, 0x0038e9a6, + 0x358eefd8, 0xbec81d1c, 0xb7d45036, 0x08a6dac1, 0xb4ee5e9b, 0x43e53c04, 0xdf394d86, 0x7b8e2f14, 0xa2e39449, + 0xb13abc2c, 0x79708c02, 0xe8152f03, 0x88d7da6b, 0xf01e562a, 0x1edea81c, 0x34b9ef4f, 0xb9a12988, 0x004f2230, + 0x23fd6aa2, 0xd22fda2b, 0x453f1345, 0x4fb5e536, 0x0d957702, 0x02c1670e, 0x71922844, 0x0b85a07f, 0x0c16f969, + 0x26e625b3, 0xa378ae45, 0x2b33575f, 0xcae30c81, 0xec5f87d7, 0xe884b672, 0x9a677aae, 0xbb583481, 0xe88bd121, + 0xaa70aec2, 0x8effc2e7, 0x03db9ed0, 0xe6029a94, 0x77b34479, 0xaed338de, 0xcee98414, 0x28b7b8eb, 0x1a22ebbd, + 0xb0705c49, 0x6aa5924a, 0xa1cf2852, 0x6c86a62a, 0x524a43a9, 0x53c8edff, 0x8b9a3b81, 0xc46500e4, 0x80917426, + 0xe0dbd33a, 0xfab5fc49, 0x62c7bcbf, 0x3d326937, 0x48edf35a, 0xfebb46b7, 0xd525845c, 0x9406b34e, 0x8c8135d3, + 0xf47ff4e1, 0x364d49c0, 0xdc81f557, 0x93bcb1b6, 0x5a56cec0, 0xc1fe065e, 0xd3e4c507, 0x74d4640f, 0xbea8ec9c, + 0xb1ae56c7, 0x5df7247d, 0x1fdb3195, 0x13bfe640, 0x7497663f, 0x31dc136f, 0x694ef5d4, 0x0b0af59a, 0xde213d3a, + 0x050874b7, 0xe6c34313, 0x2ec535f4, 0xd28f4213, 0xa27107e7, 0xce775ea6, 0x564eec70, 0x37fa3758, 0x09c48cc7, + 0xf4da0509, 0xef136d15, 0x54ecfd9c, 0x2fbcf092, 0x44ab490a, 0xac540639, 0x7015f6d1, 0xee0f2a35, 0xecc45c55, + 0x133c322d, 0x01638466, 0x35ae3d0d, 0xc896ff68, 0x591f50ab, 0xb5463956, 0x200d2c83, 0x6835f7ec, 0xb29453c1, + 0xf394b218, 0xcea43cca, 0xc9f4d623, 0xf89802f5, 0x1d7633d4, 0xe14d2e96, 0xe2afac9f, 0x480ea72d, 0x3233c75f, + 0x4127900e, 0x117441f2, 0x25cb24ed, 0xd1b3d812, 0x24c3ea5b, 0x9e8be1ff, 0x1fd8f414, 0xba890eea, 0xc3c5ef88, + 0xbe30290b, 0x38537653, 0xe23af2bf, 0x485fbd45, 0xcc0543b7, 0x365dd82a, 0x601de269, 0xbdfd19cc, 0xba80ef49, + 0x172e2120, 0xe6eace29, 0x5ddecae7, 0xdfddd708, 0x95e1ae1e, 0xf8ebf847, 0xb4ae2391, 0x92022c90, 0x8b0f3dcc, + 0xb87f47d4, 0xccf1d261, 0xce7e8008, 0x80ea3bf1, 0xcc71d4b9, 0x22ed8d81, 0x4ed8cf00, 0x7dbdaa28, 0x9883bfda, + 0xca7cdbb9, 0x82d78704, 0x4c842463, 0x6344bbb2, 0xecb14a99, 0x6857d65d, 0xbe62aff1, 0xa4686f8a, 0xcd41828b, + 0x178979c6, 0xae8556bb, 0xf8217412, 0x0625e539, 0x496a7d88, 0x11d3eecd, 0x849c14ef, 0x608046ef, 0xef80350c, + 0x278f8969, 0x355284fe, 0x03a05ace, 0xa874ad07, 0xc7a887c9, 0x8e69a0e8, 0xc63c2aee, 0x7934185d, 0xa16ed8d7, + 0x38ca712a, 0x0ef6eaef, 0x91b50bb1, 0xcf2d2825, 0xab1da946, 0x3c39edae, 0x670b336d, 0x38c3eda6, 0xcdc25dac, + 0x26f5df8d, 0x267eea6d, 0xac06250e, 0xded7c7ae, 0xc072cbc5, 0x92c8df08, 0x77435752, 0xfae6a1e7, 0x8db46ab5, + 0x07f229cb, 0x4da73680, 0x5058c636, 0xa72dcedc, 0xec1c4b7e, 0x29a27482, 0x3c545a8d, 0xb24d1ff1, 0xc5f53234, + 0xc67c2efc, 0x1a831c01, 0xaca8fb4e, 0x3a1b4d59, 0x6c0557ed, 0x7a2563f2, 0xb1fdec37, 0xe8a54ae4, 0x344d05aa, + 0xc11db1d5, 0xad9389a2, 0x3d974741, 0xf6edfc14, 0xc10a2b7e, 0x297c3aa7, 0x0830b8b2, 0x5528334a, 0x71765f91, + 0x08886e7d, 0x1ce2573c, 0x1136d463, 0x8ec51242, 0x12a0553f, 0x6b773cbc, 0x7858cf7b, 0x31592f83, 0xdb52cd14, + 0x76589e70, 0x3a4cd039, 0x99a6a83a, 0xc8f968ef, 0xecc4a60a, 0x43e2bd0c, 0xf92d53d0, 0x1a5c1dd4, 0x509b3bc4, + 0xcc4fad1e, 0x952a2a74, 0x9be97b10, 0xb59f2ef6, 0x0de926be, 0xbb6ce777, 0xe1956b4b, 0x9a07f9f0, 0xfb13ab41, + 0x11db0db4, 0x8f3b9ffd, 0x0be6d62d, 0x9cca9d37, 0xffabb68a, 0x5ccb7559, 0x7ca6ca8a, 0x4f521589, 0xb6674a83, + 0x847dfb09, 0x9862b96b, 0xa6a5d6d1, 0x0a7c2c9d, 0xfba13a42, 0x5f1fbe1d, 0xb6f2b856, 0x2b5ea303, 0x8b7a6c61, + 0xac8b6c57, 0x9bb8298e, 0xd2ee3128, 0xc8778942, 0x53ce29ec, 0x46e2ad6f, 0x05504f67, 0x5510ed53, 0x16340fac, + 0xaf9c3b8d, 0x407d7004, 0x3667c720, 0x8e6171f4, 0x57cc8f5b, 0x46714457, 0xc2a46184, 0x17bf0a10, 0x145f79e1, + 0x858cc78d, 0x1c1d4050, 0x3df6868a, 0x798944f9, 0x38587430, 0x8c0c04b8, 0xc98a739b, 0x8ce99782, 0x77d51a2b, + 0xf3257edc, 0x330abe52, 0x43229766, 0xefd65294, 0xcde3b806, 0x28f92b0c, 0x808beee2, 0xe74a843c, 0x4572dfd1, + 0xb83c83be, 0x4c9a0661, 0x4d7d2cc5, 0x0436098c, 0xf95da1f3, 0x81de52ca, 0x3fab8395, 0x9da4ab06, 0x5a22317d, + 0xd926cf2f, 0x01445c28, 0xbae835b1, 0x0dfe0523, 0xa3bbb747, 0x5471e56c, 0x6abbd98b, 0x4e25b624, 0xc1210152, + 0xdf5d55cb, 0x43a2227c, 0xe9a660d5, 0x6faf20d7, 0xcefd61c8, 0x27467f32, 0xbdc3a81d, 0x7472b936, 0x279fd9d0, + 0xb185f0a4, 0xc946383b, 0x3cc78c7c, 0x27a73dca, 0x51de7ff2, 0x6a1b9f49, 0x4d131e3c, 0x1cc87690, 0xd3a572ac, + 0x7a205196, 0x592f3856, 0x1ebe04b2, 0x8c316ad2, 0x0841b376, 0x6de55429, 0x061918ef, 0x56b20b36, 0x2ef2c61f, + 0x197d8d8f, 0x93a0100e, 0x3ae5cc29, 0x95a4f6dd, 0x9dc46999, 0x1f56f59e, 0x9d317589, 0xd83ab6c5, 0x9184ded7, + 0xf859634d, 0x61953a23, 0x129c58d4, 0xbbf33e66, 0x14e02fd6, 0x3575b153, 0x7f3394e9, 0x26c4abed, 0xf053ab8a, + 0xd01fea52, 0x8052535e, 0x012634d3, 0x3edddb7f, 0x3eaebff8, 0x5674b539, 0xfe4dbe7d, 0xff7c804e, 0xcdf55bd3, + 0x3c6e1242, 0x1a89363f, 0x06e4428c, 0x9801d99e, 0x6facd82a, 0x9e3e5f38, 0x08c7bcd6, 0x10648d5b, 0xae104c1f, + 0x6a6a6e21, 0x7f02c98a, 0x0bb7ef4b, 0xc09dee56, 0x2c89aa41, 0xddc03328, 0x5b3ae113, 0x8eb758cc, 0x90ea2d7f, + 0xab81e441, 0x11cfd9ac, 0xa25f2e47, 0x85235f19, 0x2249f46c, 0xfaae61b1, 0x535a0de4, 0x0389274a, 0x16ffed21, + 0x397e76a1, 0xab46d702, 0x67f5c080, 0xeb0f8622, 0x5c06a01f, 0x2eb84e3c, 0x5b70c627, 0xeb405923, 0x3bcb31b4, + 0x85638029, 0x0ab9937a, 0x9004889d, 0x540aab5a, 0x6b0c6006, 0xc0c7948c, 0xe5c34261, 0x4a799b87, 0x282ca86a, + 0xeda43ae3, 0x92d0d821, 0x8b2476a8, 0x97e0e182, 0xbb8a5944, 0x7e40fb48, 0xb0ebe010, 0x7ea19e81, 0x29ce5618, + 0xbedc3f8c, 0x7411e8ee, 0x089d140d, 0x40a80a6a, 0x7d111081, 0x7eb46c0a, 0x2f8d8619, 0xe35a97ea, 0x4c365d38, + 0xde7829ff, 0xaef83c44, 0x2e4d47fe, 0xab44b434, 0x149f7706, 0xf67850e4, 0x162f295b, 0x1dfcae00, 0xe58a80a7, + 0x771155bd, 0x4934cf4a, 0x85330b8d, 0x82d61ff8, 0x561cb8d0, 0x20424a53, 0x12fa43c8, 0x7609a879, 0xb4a85db4, + 0x3c7f7a26, 0xa1a67b20, 0xc303c0d1, 0x82360fab, 0x49fbbb72, 0x3dce6961, 0xc054cc30, 0xef782955, 0x6204b82c, + 0xd611920f, 0x3ea63388, 0x370f555b, 0xb03e389d, 0xce6d79fd, 0xdd7d8857, 0xeb1e9cfb, 0x449e6d7e, 0x6bebb990, + 0xeb718581, 0x3902ebc8, 0x4bbd2af7, 0x2351422d, 0x3dd64a05, 0xaf377141, 0x69936521, 0x1a6a5165, 0x0ef8f20b, + 0xe320fc43, 0xffacada3, 0x0ac23194, 0xe7536678, 0xd6708606, 0x2aa02255, 0x1dcfaff4, 0x29539fe6, 0x82ad3dcb, + 0xcaad3de6, 0x0e982b90, 0x7520a334, 0x82d9b1bd, 0x0eb3175b, 0x77b17f07, 0x108d8106, 0x7272bd29, 0x53a23559, + 0xf4a9f8c8, 0x2c15619c, 0x3028b98f, 0x6a0b6bee, 0xed6f5ceb, 0x55b7de82, 0x92c1e897, 0x35dda81c, 0xde5d336a, + 0xa0192396, 0x07346098, 0x04971d6e, 0x605b58a1, 0x9e9a65c9, 0x0e56309f, 0xa41db08a, 0x0771603e, 0xb3a68e04, + 0x94254a6d, 0x3c3ecc70, 0x9fa30e5d, 0x73e3ed87, 0x3067d8ec, 0x22e2d026, 0x0e70794c, 0x0ff16c20, 0xad6be4a8, + 0x684aafe0, 0xeffc755b, 0xcf032c71, 0x5520d1e7, 0x20c1a423, 0xc0277bbb, 0x9ca8c3d7, 0xa541d63f, 0x9e6a90bc, + 0x3639325c, 0x4c8c3480, 0xb79eba1e, 0xecd4f638, 0x4a6d677d, 0x710cb390, 0xedca21df, 0x0e9c8bce, 0xe4c66410, + 0x90ab8d60, 0xe029b8aa, 0x7730726d, 0x5c76979a, 0x5db9bd80, 0xcabf11e4, 0xb8691e13, 0x30b0310b, 0xf7816906, + 0xc4435e28, 0x968bc389, 0x96e6894c, 0x3ae32432, 0x07c1afdf, 0x239c0ad2, 0xaed7d898, 0x42d8c4c5, 0xf21263e9, + 0x6cfb52e8, 0x22e5e556, 0xb812e4f5, 0x3c4e0eef, 0x973af9d2, 0x8458ae91, 0xcdf7d85d, 0xbb079212, 0x756d0e7c, + 0xd6ccac2a, 0xfa422c5c, 0xb275e839, 0xb9de2dea, 0xd6c0b413, 0x85915b2e, 0x5ec8688c, 0x81e92b19, 0x9ca85dc8, + 0x2a6dc5ae, 0x9b17b05e, 0x389b12f7, 0xe778c7cf, 0x3a6d9221, 0xcc51b60c, 0x83e4dbcd, 0x8211aa18, 0x5f82eb77, + 0xc2c805b7, 0x9fbafc3a, 0x45664653, 0x4855cdb7, 0xb3f7211b, 0x2aa8757c, 0x063ac494, 0x8b809001, 0x1ac40e26, + 0x0a0dd4aa, 0xade46e52, 0x060b9327, 0x7c3cc1d1, 0x760469aa, 0x615bb404, 0x0e40db93, 0xd88f8cfe, 0x2b247fde, + 0xc90b4e9e, 0x23c3542b, 0x0f8b180a, 0xd79ca325, 0x2a1ab524, 0x638f7736, 0xadf4886a, 0x5d55f165, 0x8bbfceb9, + 0x7df6bb90, 0x8f4afba0, 0x060a8222, 0x39285d7f, 0x1b93c90b, 0x228dcbe8, 0xdcf7e752, 0x90e6c2a0, 0x35928060, + 0x3294c877, 0xa09ca7c6, 0x9ecd50a9, 0x4e0151c2, 0x8d73ad64, 0xfee6a43f, 0x5268d243, 0xdc139246, 0x47c6c0e3, + 0x944d1200, 0x2c467976, 0x91713893, 0xba878b7f, 0xf2e59dae, 0x36de733f, 0x27ed56ca, 0x656a684d, 0xbd50feaf, + 0xeb697528, 0x1383f93f, 0x569d5753, 0x3196a4ab, 0x5859d6bc, 0x7ada39da, 0x3ecf9192, 0x67010f87, 0x9152e1ac, + 0xaa2c6655, 0xe24945a6, 0x47e025c5, 0xff656836, 0xb257873a, 0xaf604652, 0xbc891b6a, 0xdb6be552, 0x6bd0c596, + 0x9d393b68, 0x68999cb6, 0xbfea5c67, 0x2505cb3f, 0xd374de46, 0xb6710303, 0x602e5555, 0x00544b95, 0x872b0991, + 0x929955dd, 0xe08636e8, 0x33fd2f6e, 0x3f164c1e, 0x5c514e29, 0x39ea3bf3, 0x7bc5e929, 0x2ec6dfdc, 0x6d292d69, + 0x980f7ad3, 0x1fd1376d, 0x300ddbaa, 0xea9519b4, 0xabfa5201, 0x36c34e3a, 0x17a70e61, 0x52a3a905, 0xf5ee4892, + 0x5df17650, 0x26952ff9, 0x9d8b4b6f, 0x1f122990, 0xcf52561c, 0x4e883dcc, 0xd929d4df, 0x31ba093f, 0x970f2d2b, + 0x8757bbaf, 0x4cc2b11e, 0x26921335, 0x4e4496cf, 0xde3a0e81, 0x1b84a26c, 0xbcd7739a, 0x8a349677, 0x7c56464a, + 0xad904ed8, 0x5b927a4d, 0xdeaebcfd, 0xe9dba588, 0x740c1f47, 0x3586c1b0, 0x2dafb567, 0x58aa7420, 0xc314b3b2, + 0xae044173, 0x0520ef6e, 0x9362c12a, 0xb8671055, 0xc335daff, 0x6ad01cd9, 0xaec994ab, 0xaeb6e1a8, 0x4b4c5685, + 0x4b8a9d98, 0x2ce32d6b, 0x5b98c190, 0xe7134034, 0x3e91edaa, 0x4e992be4, 0x8ff9b66b, 0x9adc05a5, 0x2e02f92e, + 0xd00de4f9, 0xa179cd04, 0x2a4b0bb6, 0xde19b563, 0x40d4a1c2, 0xa23fbe41, 0xe67d0a31, 0xa31ffd3c, 0x47d1c135, + 0x0b34d262, 0x0750a490, 0xa9c43c19, 0x9096f997, 0x959801c0, 0xa4697e57, 0x0ecd28f4, 0xc993c42c, 0xea12eea0, + 0x282ad1c6, 0x07ceebb2, 0x9b5601d0, 0x90edef1b, 0x01fa5e95, 0x1c01e27e, 0xe7e2a744, 0x0389de74, 0x90e55ffc, + 0x88db7da2, 0x27e68258, 0x5ae9e11f, 0x8935ce41, 0x62524042, 0x7c7d8efb, 0x77dc04e6, 0xcbc0f6b7, 0x295f78b5, + 0x81a41a51, 0xa74591a8, 0x5bc9e81e, 0xa00634d1, 0xe68ebcd9, 0xc1b388e7, 0x7beec5fd, 0x5aada265, 0xbada214c, + 0x78b0df69, 0x903a0c61, 0x2c1f9fbf, 0xdd649220, 0x18a2be2c, 0xb28d3881, 0xc5dddd43, 0x133753a8, 0x03189453, + 0xd98f2db7, 0xf3e25cca, 0xe9e51ce6, 0x166af1b2, 0xc90ec16d, 0x50ec9ad7, 0xc0f0c092, 0xdf474beb, 0xe435b611, + 0xf4eda995, 0xce99174f, 0xec909c26, 0x3ef8f879, 0x6cbed0e6, 0x0e7b047e, 0xcd326e76, 0xbc120e93, 0x98611472, + 0x55551e00, 0x08be0849, 0xed5b8adc, 0x462d8da8, 0x090a3693, 0x38c48599, 0x213c26b3, 0x45d96a13, 0xe85d1a8c, + 0x71c0b105, 0x1b70428a, 0x76d2d705, 0xaf3be722, 0xb1701d56, 0x03fe1114, 0x61e81751, 0x5c502477, 0xc36fd671, + 0x3d015620, 0x2c8f4382, 0xc6e3d8a4, 0x54814a70, 0xf9463fa9, 0x1c952d43, 0x0d2806b5, 0xc8eeac28, 0xc975ebb0, + 0x9dbca1c9, 0x6e875e5c, 0xa64e17e5, 0x43632ef5, 0xa35b843a, 0x26180c72, 0x0e78fb71, 0x3bd16f85, 0x34d40bba, + 0x0a31539b, 0xfd71aa27, 0x6d43099e, 0xe0be740a, 0x6fae30bb, 0x571805c9, 0xe7b57b0a, 0x637cdfc8, 0x11576b28, + 0x03b0d16f, 0x29546cc9, 0x1df5e764, 0xd19264e0, 0xe30ba1ed, 0xc4ac4b34, 0xfdaa9e20, 0x26833b2e, 0xd3e53d12, + 0x66dafd8f, 0xac7809cd, 0xe9b6d700, 0xde2020aa, 0xa14aad42, 0xd4f0e3c2, 0xe8e7cb09, 0x9b16dc32, 0x62019352, + 0xeaa749ba, 0xc6d64aa5, 0xca651d2a, 0x2eec85c3, 0x605aa7d6, 0xff88ceba, 0x777f5f25, 0xe20ca4f9, 0x03a46d2b, + 0x0852664d, 0x80c2b35c, 0x3dfcd37b, 0x1de68afb, 0xd78bbe11, 0xca2164a0, 0xca3d6f0b, 0xf05893b3, 0xd22d5e67, + 0x2447aeea, 0xcb47e4fa, 0x661fa42d, 0x0deb1ccb, 0x8f1e0b61, 0xb4ce55af, 0x07c3e4e4, 0xcc262dc6, 0x72064b77, + 0xae4b6a68, 0xa0af4d27, 0x5f58ea08, 0x2ac40671, 0x27458225, 0x8d31b2ad, 0xecd2ce0f, 0x92fedc1c, 0xb3029fde, + 0xdc60422c, 0x077a7dc6, 0xf7ca286e, 0x86f6f64c, 0x3190c41f, 0x9ea0164e, 0x24911512, 0x5b376889, 0x16a10c70, + 0x87dafeba, 0xdeb72a5c, 0xcfbb3199, 0x472b7cd0, 0xe58d9c95, 0x0b8cbc31, 0x5cbc3f36, 0xafe9b5a2, 0xc82e7455, + 0x768c9dd1, 0xf88361c0, 0x8e6bd269, 0x6f67f841, 0x7b8844b5, 0x2186cf76, 0x17634f58, 0x6ed7185f, 0x18adc750, + 0x820bd17b, 0x1b595a49, 0x90220954, 0x4bccc6fb, 0x2501b304, 0x06a35132, 0xb6ac38b6, 0x6633eeff, 0x0fcba745, + 0xf2eacd2a, 0x43bc5289, 0xf6a0cf66, 0xb648fb0e, 0x55fd8327, 0xbcc9da4e, 0x10bd0700, 0x0ec1ea52, 0x149d27a3, + 0xe1bed872, 0xac6f26ce, 0xfc6a94e7, 0xf4402a26, 0xdec1ed66, 0x2adafb3a, 0x3c740af7, 0x2e2c0b73, 0xbf273f75, + 0xd4e34584, 0xaa1f0176, 0x17cd9d53, 0x83b39546, 0x7e2288af, 0xf5e8b251, 0xf9e9a36b, 0x0854688b, 0xa9da844b, + 0xe2ea41a4, 0x6c16afb1, 0xb91698a3, 0xdae4c7b7, 0xcd8693fa, 0xd4f9e8bf, 0x5c08f326, 0x1eb8a700, 0xf9269fdf, + 0x72ca1506, 0x6f3d8c26, 0x95d1b5a3, 0xe4092d93, 0x0fda91cf, 0xef25b44c, 0x93a14264, 0x3c6b11e0, 0xffcc5b02, + 0x2246e553, 0xb369b5f3, 0x92281e1b, 0x81d766f8, 0x2b679d4d, 0xd61ac240, 0xa047eefc, 0xef06aef2, 0x75c0f372, + 0x715cabdf, 0xe8743733, 0x1984e662, 0xd5c00f6d, 0x8666f59d, 0xbc2eedb5, 0x19582b5c, 0x35bd3665, 0xb5a8577e, + 0x6e183d57, 0xac40c2ba, 0x07930a32, 0x22fc621b, 0x097b159e, 0xc5df9e97, 0xb44118a1, 0x30207fce, 0x6c3e783f, + 0x91d2cdbf, 0xffc2a028, 0x969ff841, 0x42873cd3, 0x8ad49d8f, 0xa9dc6191, 0x58c0b089, 0x010bd9d0, 0xdb223287, + 0x2dba1d67, 0x0b2816ee, 0x30b98c92, 0x7cb7aa9c, 0x612673a5, 0x3be6abbd, 0xe598c417, 0xf0f59dc2, 0xb362cfe4, + 0xa9a287b3, 0xf4d4ae02, 0x669b6990, 0xb716d2cb, 0xcfb9e249, 0x24a8d7a8, 0x6097ad8a, 0x40b2ee01, 0x62913795, + 0x780613fb, 0xaeb90898, 0x55519efe, 0x319909e3, 0x5575be7a, 0xa640e750, 0xc882f97f, 0xd271dd28, 0x1f671b53, + 0x04fc742d, 0x92d67894, 0x0a66da9c, 0xc425e86b, 0x7e303458, 0xd0be6ff0, 0x2134606a, 0x5d059230, 0xc4622765, + 0x76dbdd95, 0xf8c5ddc4, 0xa354af0e, 0x9ab8530b, 0xa00aa35b, 0x3a842918, 0x1db1617b, 0x2caf6ad3, 0xeccfa31c, + 0x47d9525d, 0xd69faab7, 0x6c555ff7, 0x2d095b50, 0xda01d668, 0x7bb915ca, 0x35664c45, 0x0bb118e5, 0x858fd0a4, + 0xac7ec342, 0x4449215e, 0x0c0f1e9e, 0xd802b934, 0xba299385, 0x59954c65, 0xf6ad168c, 0x9f0692b9, 0x0ea7078d, + 0xd81b1cef, 0x606c5ebb, 0x31d9d171, 0xaeb5a5c1, 0xf8409a4d, 0x72251fe2, 0xa0766b1a, 0x0da6c1c7, 0x24d51f48, + 0xc4749aa9, 0xd5776ce2, 0xac1c6d3f, 0x96f111ec, 0x0f52cb7d, 0x1db35aea, 0x883c3d54, 0xbf78f9f6, 0x6f3d892a, + 0x31af2764, 0xd1b89708, 0xd5e3702a, 0xf40e755a, 0x6bdcb7eb, 0x92f616a2, 0xe8111e86, 0x1184823f, 0x71985461, + 0x5fe40173, 0xd4ace5ab, 0xe810bde5, 0xf58d22cd, 0xf3d6842c, 0x71a4573c, 0xd8e26942, 0xf75773f5, 0xee325bc8, + 0xc580a46e, 0xfba2f0a8, 0x3b4c2301, 0x61f3cd4b, 0x5a3b4d58, 0x3a3b51af, 0xe7e57c64, 0x1831533e, 0x210a6b62, + 0x6bb2e47b, 0xa5846879, 0xe38aafdc, 0xbe9069fb, 0x7418467d, 0x2d0c7f18, 0xd8982265, 0xd206ec53, 0xff91c632, + 0x458a00c3, 0xd4ba69cb, 0xec84f9de, 0x85f82c61, 0x38e1ceb3, 0x1040decf, 0xc132f4e5, 0x601d567b, 0x455afbcb, + 0x401e21bc, 0x26c37519, 0x08863c5e, 0x9542e46c, 0x00f7ded6, 0x76003c85, 0x654f2bd2, 0xaecbbc37, 0xec3c7d0f, + 0x5f4281df, 0xaf9909bd, 0x5053c5a4, 0xa187ea01, 0x0d5b5ac6, 0xa5b511fa, 0xc183fb4e, 0x8d1f475d, 0x12b6ba21, + 0x0e37aa5d, 0x68269d68, 0xd0c355e6, 0x7c8cc9e1, 0xa2f0f5a4, 0x5c227574, 0x4d14148a, 0x2773ff78, 0xdf340278, + 0xd83f52b8, 0xd50b7d30, 0x6f2e6d3a, 0x2b483942, 0xede1c291, 0x79051cdb, 0x009a6252, 0x6cb0875b, 0xc980bc84, + 0x4a703060, 0x1bce31c3, 0x2ec25db7, 0xfff7c414, 0x2d12df83, 0xb8285840, 0xb2f74640, 0x521a322c, 0x8473708a, + 0xf8529e6a, 0xc83dc387, 0xad7e8ef5, 0x9c42662d, 0xae47700d, 0xe3ef57ed, 0xf809c62f, 0x336fe523, 0xaf86300b, + 0xc013bfd5, 0xd9a1558e, 0x7b91f83b, 0xda244a83, 0x764d4136, 0x8301f9e0, 0x868315dd, 0xce0ab445, 0x1e6544b2, + 0x847456e6, 0xad34d3d5, 0x5d30c72e, 0xdf1a4247, 0xda69995d, 0x507a14c0, 0x1439c8d8, 0xe91012ed, 0xb583056d, + 0xc09db61c, 0x4afba039, 0xcb75cf7a, 0xb17ac11f, 0xea802eb3, 0x1e0aa8ae, 0x4254410f, 0x1b580886, 0xd919dd1b, + 0x1dd64ec9, 0x0e6b7fc6, 0x5894b6a7, 0xf3035858, 0xb2daa1fb, 0xa4830790, 0x1da8d481, 0xa6e01805, 0x9d366612, + 0xd5604f3d, 0x5e8184dc, 0x1a573d0e, 0x42377647, 0x419d5829, 0x949d7751, 0xd9bd67e6, 0xfa476a4e, 0xf287484a, + 0x46ca88e5, 0xe122a64b, 0x53176742, 0xb14a4049, 0x70d4a0df, 0xae40238a, 0xa4378b18, 0x622280f2, 0x2f6463da, + 0xc5cfa4f7, 0xa6eb715e, 0xbb5cf6ff, 0xa0a6bf16, 0xc06310ba, 0x1a0c6419, 0xcf02b491, 0x1f4a5166, 0xfe658105, + 0xd6277996, 0xf77cc377, 0xbe42f6a9, 0xfb32c9c9, 0x6f279199, 0x558c366f, 0x4fad74c1, 0xb3b6931d, 0x194f8fb5, + 0x082fac1a, 0xa65e29ea, 0xfa0285c3, 0x8529ca7a, 0x0bc8957c, 0xba830359, 0x9e14bba1, 0x9fdf852d, 0xd172a2ad, + 0x1f437b51, 0x973e939a, 0x0529ed9c, 0xba0a336a, 0x6c915441, 0x0e4eb44e, 0xf2a02864, 0x6f38d0f2, 0x7c604389, + 0x0ba11be4, 0xd0887d25, 0xa360aa8a, 0x24862200, 0x2d292741, 0x09887390, 0x46f22286, 0xd5a4ebd6, 0xe5318b89, + 0x1865e950, 0x9fe0601f, 0x54fdba6b, 0x478c44e5, 0x740434c3, 0x1de28af4, 0x13a6fb6a, 0xeb39c636, 0xf316f18e, + 0xc15e7903, 0x2bd25cb9, 0xc217205c, 0xb7904223, 0x5b918ec1, 0x8b34dd09, 0x22269af1, 0x258b7d0c, 0x2219fe07, + 0xca294c14, 0x2dad3ec9, 0xc6ceeb2b, 0x7eb5b520, 0x43f3866b, 0x236d5029, 0x02127eff, 0x9675adcc, 0x15d1b05e, + 0x29714f55, 0x2bf3c269, 0xa23d82c6, 0x2468d580, 0x20210763, 0x37e545c7, 0xe149c5d1, 0xbb758977, 0xf63bcc54, + 0xcf67a94f, 0x8100abe6, 0xc8eb1e42, 0xb3917737, 0x21d9ce34, 0xb2fac94e, 0xf313d7ce, 0xa6a29910, 0x798aceba, + 0xce80cc53, 0x8bd3b651, 0x05ca87bf, 0xbac697f0, 0x7a5ee286, 0xe5778b7b, 0x5a5a0ae9, 0x4b820466, 0x0a401883, + 0x90bc0f00, 0xb06aae40, 0xe665887b, 0x9ea6ef01, 0x4ddf6a75, 0xbada72ce, 0x30865362, 0x61a08dae, 0xb3a30916, + 0x5054908e, 0xa85045d4, 0x0ff340c7, 0x04fbd6b5, 0xcbef852f, 0xf2f77b26, 0xf2c7db2e, 0x7173fb17, 0x887acb51, + 0x623808d1, 0x7fba9f1c, 0xeffb7d1a, 0x8681ef52, 0xf4fec47d, 0x320427c0, 0xfe4f29d7, 0xd45cc974, 0x3e5a129e, + 0x7419c8a5, 0xe7373edc, 0x64497c88, 0xb0fa0bc0, 0x98821b6a, 0x734df033, 0xdc3f4081, 0x0e1fd6e9, 0x995e9021, + 0xc5f9a5c3, 0x8c209683, 0x14e17375, 0x4452c551, 0xe1df2024, 0x45f8b48c, 0xe371ec16, 0xefda5ba7, 0x725aaa5f, + 0x9b6831a3, 0xcee3b2a2, 0xe9d0c61b, 0x8878b826, 0xc2e6294b, 0x6871575b, 0x60ae2f6c, 0xf50e86df, 0x1fbbce98, + 0x1eaf12c0, 0x5fe661ff, 0xea0a1888, 0xc560e5af, 0x4ddb5a60, 0x7668ca6b, 0x22cb148f, 0x16c3b450, 0x3df0e8a0, + 0x202a6e26, 0x1024b4d3, 0x56fcd3b6, 0xdabb39be, 0xc2b879d8, 0xc967d1d2, 0x59144aa4, 0x60a6b847, 0x36909feb, + 0x1cd80451, 0xdb072a3e, 0x75a80f3e, 0xa5b5c3aa, 0xdb09eec3, 0x17dcdeec, 0xbf617af2, 0x26f3bd64, 0x7a473b91, + 0x381a5233, 0x161875c9, 0xbda70d69, 0xc4848514, 0x93ac2d13, 0x414a1f78, 0x86090d38, 0x9b5691b2, 0x5457b32b, + 0xbebad48a, 0x28fb72b4, 0xa4680f33, 0x65cbe405, 0xad13a766, 0x07cfb5a5, 0xb56494ea, 0x32032481, 0xbe25b1e5, + 0xc07cdbe8, 0xe6ebbd6d, 0x8bf2362b, 0x454ed80e, 0xf5faae56, 0xc6144bcb, 0x1ecfdf89, 0x4a3c6fe0, 0x4a443d6d, + 0xd0789617, 0x241b75b1, 0x9bcdedb9, 0x37dcbc45, 0x6065808d, 0x4c3128ae, 0xc08e541b, 0xb1aeb3f8, 0xdf10d258, + 0x3b645717, 0x1408be98, 0xc554d80f, 0xbd8cafd8, 0xc7459f21, 0x49f067ed, 0x4e7e41dc, 0x5aca534a, 0xd5fe8dda, + 0x61c757f4, 0xd82a48f7, 0x22b667fa, 0x67ca6243, 0x12a42d11, 0xab1c5817, 0x9062867a, 0x0881d1b9, 0x2f64ecbd, + 0x681f7175, 0x83e5d609, 0x446f0c5b, 0x60c04f8d, 0x46140225, 0x538f1e8c, 0x73cd2c1b, 0x0372fb30, 0xc1f09d99, + 0xa9128c91, 0x4056fd2f, 0x74c8cbd6, 0x91618c0e, 0x7627504b, 0x9a516850, 0xd4ed6859, 0xe8d9ca7a, 0xc19e9864, + 0x1c0e6ff4, 0x94953309, 0x364d2919, 0xcbcd8b58, 0x353135f0, 0x78cbfa04, 0x21ef52e7, 0xdeaa58b2, 0x30626569, + 0x5e70074c, 0x6207916e, 0x97355caf, 0xa9a9b13c, 0x5a9fa630, 0x66916997, 0x27d67978, 0xcae436c8, 0x0d729c47, + 0x555ee737, 0x1d5e63e3, 0x98033a09, 0x8fd052d3, 0xa5d2f615, 0x2ed82d58, 0xe23e4478, 0x767139cd, 0x07b1f47a, + 0x6b78a1db, 0x3bacee0d, 0xd7b4290d, 0x84797e02, 0xc1c6f7dc, 0x51bb41e6, 0x29f607ac, 0x0d56c058, 0x935601cb, + 0x232f61bb, 0x17da6db2, 0x62ac2a07, 0x9c451bf2, 0x6bf38f24, 0x7934982f, 0x421fcb47, 0x4ff4ff03, 0xc2731398, + 0xc14524a5, 0xd079ab60, 0xcfeed0d8, 0x7dec8b92, 0xaf54cbe2, 0x5413ad7e, 0xfe64c3e0, 0xede2be9f, 0x2bd4090f, + 0x992e94f4, 0x0eb26cf5, 0x537ae38f, 0xe0d4363c, 0x25e5324f, 0xb4185d90, 0xd9fb9288, 0x4030af51, 0x1d4a0a6b, + 0x8e373237, 0x3c6782e5, 0x19c699d7, 0xe005dbf0, 0x2ef49ee7, 0xe4c3a7e9, 0xa23fbf69, 0x6c63c496, 0xd7f81dde, + 0x393ba9d0, 0x92b3c24a, 0x75cf2b44, 0x98520f5c, 0x56249beb, 0x28ad1d2f, 0xd16ee545, 0x7e91d09f, 0x0bc2df71, + 0xbabb54cd, 0xe4205c2d, 0x873ac5bf, 0x646d723e, 0xecd14965, 0xe1159698, 0xe9cf0856, 0x713acab2, 0x4bf0a12f, + 0x90ee3a5c, 0x0a0ba5b5, 0xb3c0948d, 0x1607c839, 0xdc3cd425, 0x57fd97df, 0x4913a9f6, 0xbd917ad8, 0x7d14b03d, + 0xdd310232, 0x2df03d1e, 0xa500f653, 0xd9b04b9e, 0x6227b518, 0xd2e58b6f, 0x17f1263e, 0xb5c832d4, 0x382104f8, + 0x8ba8b319, 0xc5d6b5d2, 0x3cb07f68, 0x248b5941, 0x3acd7623, 0xb31c08d6, 0x9ade7ca3, 0x00833426, 0x09206716, + 0xd7ece51d, 0x71ac5d9c, 0x2fadc379, 0xbcf45822, 0x581c0884, 0x085e3f9d, 0x2351d1fe, 0x264ce9d5, 0x6cae2414, + 0xdcbed996, 0xa6c6b704, 0x0a8b424a, 0x0138442d, 0x9fbbc4ff, 0x4f28f496, 0x23f665e3, 0x4c899ec0, 0xfc723c08, + 0x5bf0714b, 0x07bfc6ba, 0xc88225f4, 0x72f025a9, 0xa2c8d540, 0xf8db051f, 0x0a80369d, 0x2c9a814f, 0xfd5d71ee, + 0x799d7ff1, 0x1cba6f5c, 0xeeb99446, 0xfdd335eb, 0x1603e0f3, 0x1215d9ae, 0xca6a7519, 0x09e98f3d, 0x6436874c, + 0x28b013cf, 0x1c4282ac, 0x37455dcd, 0xa7622873, 0xcc6666c5, 0x96b8a020, 0x5d098c6c, 0x2383011e, 0xe251f6a8, + 0xd2d51cc2, 0xf1ba3046, 0x339b3bdd, 0xb5794dfb, 0xa7757409, 0x8200b8ed, 0x4d20970b, 0x4afcfb3c, 0x85f0c8f7, + 0xd0186053, 0x6e24acdf, 0xb371fa20, 0x92155046, 0x8e5dbd9b, 0x24416ed5, 0xe1453a66, 0xaebe6b0c, 0x616ad240, + 0xfa0d0bca, 0xec95e146, 0x0f147513, 0x843da85b, 0xeb858e87, 0xb38b0f82, 0x7ddec307, 0xce52d90c, 0x1b0012e7, + 0x837eef6f, 0x04739d4c, 0xe0b50923, 0x61849a2e, 0xad4b3f10, 0x242fb231, 0xef85dc36, 0x96b93d70, 0x790d819c, + 0x51d25726, 0x32275e9b, 0x08e400a0, 0x6b7dda3b, 0xcfd0dc33, 0x7cf380a6, 0xea2d0b1d, 0x73f34c76, 0xb64afb26, + 0x67c7ba8f, 0x82d885cc, 0x151bc4b2, 0x9d5c9afd, 0xb9c70dd4, 0x42e8b19b, 0x1d23357a, 0xd9e3e167, 0x2b9a1f14, + 0x3a3ef500, 0x41305354, 0x67d4fa6a, 0xee6de277, 0xf2e7215d, 0x35fc9fda, 0x1436d530, 0xc41bd3db, 0x9a1946bf, + 0xb0d04809, 0xc2244c65, 0xb9a21c47, 0x1ef91468, 0x0b5c4d08, 0x43ce78b1, 0x6f68a430, 0xafb8b05d, 0x9e25ddef, + 0xb7325b9b, 0xd05d1c34, 0xe52553d0, 0x9e503362, 0xa533c8db, 0xb2da6a91, 0x34fae5bd, 0xfd3ae53a, 0xc9b3d82f, + 0xe5171937, 0x28903576, 0xafe57a6f, 0x97b02f89, 0x27dc0f96, 0xdfa68eb4, 0x61749dac, 0xb4c0dcf5, 0xd5738381, + 0x9585f7ad, 0x67e3fd00, 0x83f3c42f, 0xafc7b8a8, 0x0f024346, 0x7fca6aac, 0x8cb475c5, 0xe8f3c8a7, 0xde0ea927, + 0x621e017c, 0x01463008, 0x1c65c1f3, 0x68731248, 0x1c8ed1d3, 0x6181beb6, 0x920afb38, 0xa91c06e5, 0xb65211fc, + 0x4e8176f9, 0x8679fdd3, 0x2b098c0f, 0xe9807e4b, 0xceca7af4, 0xcdc32ae0, 0x30087881, 0x4b9f31b0, 0xb927372d, + 0xbb43f612, 0xe1b74801, 0x397a1092, 0x3ae5b5ac, 0x94d88b05, 0x4691e8a7, 0x3f5c860e, 0xb7176b40, 0xceb03f7f, + 0x4a22e5d6, 0xd5ab4e25, 0x530af50a, 0xace501cb, 0x0ec7115b, 0x8546ac3a, 0xb91bb9f6, 0x9990a4a2, 0x2655bfa3, + 0x7e55ccc9, 0xf9916eef, 0x621c9b75, 0x42e6e9d9, 0x0fb40dd6, 0x1075f67b, 0x93c82bb6, 0xf93d1bf6, 0xd1e78d63, + 0x2fb2e9c1, 0xe0a1faa1, 0xeb57e22f, 0x0e35a177, 0xdaabd976, 0x7958323b, 0x6eb640c2, 0x98d1e3f0, 0xebc16254, + 0x90a263c5, 0x77caaf45, 0x2c0e863b, 0xc78c0559, 0x3f0fe1d2, 0x95e8a7dc, 0xb8086b42, 0xe30c905f, 0x7a632885, + 0x37fb84ee, 0xaf445f57, 0xbcfe9d07, 0xa5fed195, 0xe8c4277e, 0x0e9a4a7f, 0x745c75f6, 0x1c8627b4, 0x51462132, + 0xbfb5c95d, 0x495a3f41, 0x8c2da301, 0xd9465717, 0x251df409, 0x62e522c7, 0x9eef7626, 0x926bcc85, 0x71bfcc99, + 0xde563858, 0x124a378e, 0xa6db9275, 0x3bb94464, 0x4e17846b, 0xa2124811, 0xc65ee652, 0x3a09f327, 0x1954715d, + 0x34f20bd5, 0x34035a26, 0x439f90bf, 0xe5d9b20d, 0x5a1cf6ce, 0x4e7e25e8, 0xf08e04b8, 0xf500f055, 0xe65890ec, + 0x95f69d23, 0x9b2ba789, 0x630984ea, 0x7f2c6806, 0x2a817649, 0x4d9a6804, 0x09d69c30, 0x00670109, 0xac0f8b08, + 0x55e48a3d, 0x6bb3146b, 0x0bc66fde, 0xe1790989, 0xb6f87fe0, 0x9dd69152, 0xb45f82e8, 0x274a4082, 0x0f848ad2, + 0x4bfbb1ed, 0x8be2dec6, 0x602e9aa9, 0xca7004d3, 0x7718565b, 0x9b4da9a8, 0x4096716a, 0xe8eeaf0a, 0x9d0cb6b8, + 0x391f52bc, 0xd504731f, 0x648c4f61, 0xda47beec, 0x2b5331ff, 0x1b84218b, 0xf7a2e0cb, 0xd55548e6, 0x1f8625da, + 0xb7409d02, 0x9fd01eee, 0x3607a5f0, 0x63c50494, 0x770ec729, 0x6f84b8fa, 0x61435ed7, 0x93bc481a, 0xebb35b6f, + 0x62f91081, 0xb6f8949f, 0xe404cb29, 0xc1f0439d, 0x26066889, 0xda295ed9, 0x5088db4c, 0xbcb92d7c, 0x4a2308c1, + 0xa3d7c704, 0x97492dad, 0x5e4dbd9a, 0x4289a957, 0xa7a49346, 0x0cdbe4c2, 0x08d0e771, 0x247b12dd, 0x4d7e76a9, + 0x1242e79f, 0x19760518, 0xc562e891, 0x283a66ea, 0x75562bf5, 0xd79b11d3, 0x5886ece9, 0xcb2b1377, 0x4f394531, + 0x64ed5a35, 0x798c9649, 0x7378b9b1, 0x2aa59437, 0x04bc4578, 0x22cfd6bf, 0xda3c1916, 0x28007407, 0x1cc1805a, + 0xba4407b0, 0x8171cf7f, 0x4d56780e, 0xf52b2310, 0x7396f4d8, 0xbac3a8f8, 0x216c5c41, 0x45d8fbb4, 0xd9819103, + 0x87eaa80b, 0x7b532c3a, 0xe3ee17c2, 0x946f324f, 0xeb705ce8, 0x13e01ac6, 0x6bd824c4, 0x585b9dc7, 0x3dbcfb44, + 0xe0134569, 0xbef15099, 0xbebc6cdd, 0x149cb5a4, 0x5f32594d, 0x41452542, 0x38229627, 0x59255158, 0x6752a907, + 0x320baa0f, 0xdbf33800, 0xd4f885f5, 0x7997669e, 0x031f3ed6, 0x9a20170c, 0xc86323da, 0x775461c1, 0x6a1aaa8a, + 0xa7dbeb77, 0x73013ef7, 0x0c96effb, 0x7e82d22a, 0x111febf0, 0x5220fdb3, 0x73cd23bb, 0xae95c5d1, 0x74ec7613, + 0x2c99805b, 0xb62bd341, 0x09e6f223, 0x1fad6ab8, 0xc71890a8, 0x02616e78, 0x6ea93daf, 0x54b9210b, 0xaa12c4e9, + 0xb8dc20ce, 0xf2a31a48, 0x648509de, 0x76f2e39f, 0x8b681d6f, 0x07ddd293, 0x73e99921, 0xc10c54c6, 0xce9322d6, + 0xa7beedef, 0xfe6e463b, 0x04911909, 0xdd6be0b8, 0x9c371b97, 0x95b8c641, 0xf31005c6, 0xed4809e8, 0xcb34ab42, + 0xdeab831c, 0x1beb14bb, 0xd26493df, 0x18e24e76, 0xf9cd7ea9, 0x834c60dd, 0x8708de26, 0xfe7ac111, 0x1c303ebe, + 0x7bea312c, 0x37c7dfe6, 0x5fc03752, 0x46685c81, 0x55028930, 0xb8214009, 0x81bff59c, 0xe50b5980, 0x3a323308, + 0x4102d45b, 0xf5aa25e7, 0x2a4998b5, 0x6717cc31, 0xd53f7cd4, 0xfaf84bba, 0x2d5cbe62, 0xb21ddd50, 0xe7cd5a08, + 0x7b5c156e, 0xf84a7a6e, 0x87416468, 0x16e06b32, 0xb8fea4d5, 0xc7f2ae31, 0xa8483606, 0xc84b6f08, 0x70e6dba0, + 0xb3d62443, 0xd56e595c, 0x3b6f401f, 0x5d2b4386, 0x51f4f5b8, 0x3702ce71, 0x04b7d42e, 0xcd33a43c, 0x2c782000, + 0x5d9d54b5, 0x84a4d566, 0xf9e3b827, 0xfc17e910, 0x9cd8f204, 0x161e3b1b, 0x96f718df, 0x39b88be8, 0xf853d47c, + 0xd7de8f1b, 0x534a0689, 0xc6b79f8b, 0xe882c4f4, 0xe4b22d44, 0xb72137a1, 0x45ef306c, 0xbfde07bd, 0xf21a7a0a, + 0x6d7e00c7, 0xb7282ecc, 0xe6d5ce5b, 0x51d601cf, 0x4b411936, 0xd02fb82e, 0xa5795764, 0x1e68f2dc, 0x29425402, + 0xd47c364d, 0x7b70c84d, 0x4de630d7, 0xd653e63a, 0x76eceedb, 0x59d06c4b, 0xc62f63bf, 0x6d0973a8, 0x44b49ba9, + 0xfe946b52, 0x6dcb24e2, 0x42177893, 0x0274ab78, 0xd68a12fc, 0x6075ceb0, 0x689627aa, 0x886e6db9, 0x8be37538, + 0xedec2377, 0xc0749894, 0xd4b97e82, 0x7b2d2b00, 0xde6d8705, 0x238978a4, 0x7624ec09, 0x9ce4c727, 0x72641c31, + 0x6e9e9eb7, 0x6a2f074b, 0x82a4ecff, 0x54f582ab, 0xc831b340, 0x61f8f577, 0x9a84d6f9, 0x7cdeb01c, 0x87f1fea9, + 0x08edf15d, 0xac44745c, 0xaf06e644, 0x5d8f7689, 0xce9941b5, 0xca4dcce6, 0x67f1c5a2, 0xb4f82c14, 0x0c0aeca3, + 0x14594e8e, 0x040e91fc, 0xe65277a2, 0x8a95b5e7, 0xf68782d1, 0x1dafd468, 0x6a017efc, 0xb5051571, 0xb3198826, + 0x6e07e799, 0xae3134e7, 0x457fc904, 0x28aa9cd1, 0x85578b1e, 0x658dd06d, 0x3e055840, 0x366f5025, 0x517a1be7, + 0x4df87eaa, 0x7a933607, 0xd0dce520, 0x1d2e35bc, 0xe2b34204, 0xb734878b, 0x45be4967, 0x4210ad6a, 0xa58438f6, + 0x392494a9, 0x7aa70bca, 0x7d9b22d9, 0x2c687d06, 0x619ad4d3, 0xf248c72a, 0x57412bda, 0x5b26bfb8, 0xf5b50a0d, + 0xbcb1d602, 0x42ca7545, 0x24103f59, 0x149c8024, 0x5ba49c6e, 0x51394320, 0x23cb5876, 0xc53cdc00, 0xf2787129, + 0x3f48e05f, 0xce816d83, 0x1802bfd7, 0x469e0b9f, 0x6f957899, 0x99776464, 0x43da6182, 0xfd871f76, 0xbb0369b1, + 0x8d40b748, 0x597eb81d, 0x8e576dba, 0xe0e2cc7e, 0xc9a0ba94, 0xabdf3678, 0x1e8a5496, 0xaa12ad78, 0x5f80ba05, + 0xa6d99ba2, 0x928b50dd, 0x6ed75abc, 0xc89e6af7, 0xd23447c1, 0x4fca06b9, 0xe6fa3670, 0x4f4392fb, 0xf640f20b, + 0x750594a5, 0x065bf3c0, 0x523ddb01, 0xa7158f3b, 0xd656f44d, 0x88970cb7, 0x8bd02617, 0xfb208133, 0xbd4f613f, + 0xae34e92c, 0x35e7a24e, 0x7fb9a796, 0x7fd76ca3, 0xed0baa74, 0x6a459e4c, 0xfdd19d9e, 0x97d98aa9, 0x76113157, + 0x151a793f, 0x4a210a8b, 0x30d48c6f, 0x2576be39, 0x9ffdc206, 0xa9f824e5, 0x34235442, 0x879246d8, 0xc3a9c62f, + 0x45883b6c, 0xe16c035b, 0xb8260af2, 0x16b77f1c, 0xa8e8c787, 0x36fe068e, 0x0e5d39ae, 0xa83a2995, 0x840abbbf, + 0x44686a14, 0x7c8ff86c, 0xc1f4d228, 0x85de0b59, 0x91aee14d, 0x91c39e1f, 0xcb300473, 0x1ea53c3b, 0x236f8b5b, + 0xb7630951, 0xd5b71d65, 0xa6e9c341, 0x57b63f76, 0xc4a8907b, 0x4dfdd1cc, 0x66a30b94, 0xeddc492e, 0x4a819531, + 0xfc48ef91, 0xa3175031, 0xdf500b6d, 0x3539664a, 0xdca7ca62, 0x0f393067, 0xab2cbf1c, 0x644f9eef, 0xdc547918, + 0xdaff91d6, 0xfb75e7cf, 0xcdf2f375, 0xc2c735bd, 0xe1546aa5, 0xd37bf765, 0x75a3d612, 0xd0415cd1, 0x11282aa7, + 0x22bdac39, 0x703b1aa8, 0x990bb07d, 0xbd3d05d9, 0xa72d076c, 0xf1452bfe, 0xe0ce7394, 0x7406f706, 0xf2e0a051, + 0x2dc35fbd, 0xe18e33fa, 0x863bbda5, 0xf3764862, 0x10eef7de, 0x16295fc1, 0xa903f6c4, 0x54828019, 0x572ca805, + 0xc1d6f1aa, 0x08ab7600, 0x4a2e46cd, 0x54202869, 0x449eb8ca, 0xdc39d895, 0x922b12ab, 0xdac2d95a, 0x2f59886e, + 0xb0421026, 0xea80711b, 0x4cc476c1, 0xbdba4bcb, 0x9552abde, 0x073014cd, 0x289348c2, 0xe6716ae7, 0x79600f78, + 0x51710fbb, 0x73a4c2e7, 0x108742ca, 0x1b898b6a, 0x617929d0, 0x7746bb97, 0xdcf7d63f, 0x501d7f26, 0xc06cf2b2, + 0x8cbeea43, 0xd7797b6f, 0x6f64fe7e, 0xb288eb7d, 0x9e022db0, 0x4daae668, 0x573533f4, 0x85bcb67d, 0xad5e2102, + 0xedf7b3a4, 0xc478feed, 0xe7e2d5e7, 0x28dc49a6, 0x0ba42433, 0xf6185e14, 0x1adaf5bb, 0xc14a3173, 0x8418db5e, + 0x0767efcb, 0x7ad5b961, 0x97b3b3de, 0x466f8f1f, 0xedf83b18, 0xf11dbb98, 0xf8bacad2, 0xf7561989, 0x75961c6f, + 0x2c0410ef, 0x7a4a37bc, 0x973328ba, 0x613873ea, 0x58339574, 0xaf8ffa23, 0xa8c90235, 0xef0100f4, 0xa245580c, + 0x9aecbde6, 0x55cdc914, 0x9309e1ed, 0x9af47a15, 0xc3190549, 0x3cae8083, 0x8448a34e, 0xcbcdfc19, 0x48c3bcf0, + 0x898e4416, 0xd1b5301a, 0x04dd5b92, 0x6c411e20, 0x37ab5f4c, 0x177efa32, 0x4ca68643, 0x73f6c054, 0xda12ba59, + 0x880bdfb3, 0x029dd6c2, 0x903feb6e, 0xa36bcbbc, 0x3ff92205, 0x77b84edd, 0x6cf84679, 0xa4289e22, 0xa233dada, + 0x0f5a31ec, 0xdcc8427a, 0x9df02ca4, 0xf3535c6d, 0x4be4945e, 0x2fb157c4, 0x95050145, 0xaf11a47d, 0x13e1cc08, + 0x43d9d48a, 0x0a54704a, 0xda025e4a, 0x3e993c80, 0x51a41e56, 0xf74f69fd, 0x409a6281, 0xc3fa0773, 0xcde0e052, + 0x9ed1037c, 0x342d8641, 0x4fe743f8, 0xf09d68bf, 0x54f9fe5f, 0xbe1a3987, 0x035ff3be, 0x265592aa, 0x3621df08, + 0x97acf1df, 0x318a1d44, 0x5b2f244d, 0x242c9eec, 0xe6a22b0d, 0x3ba63ad4, 0x313613fe, 0x206b149a, 0x11e29871, + 0x9119526f, 0xde0272c8, 0x036aae9f, 0x85fbf746, 0xbf0f3c10, 0x2d06c38c, 0x1d7c5e29, 0xe5261c5b, 0x41c0bce7, + 0x4cf54156, 0xb8428f31, 0xb327f244, 0xb6db3ac6, 0xf6c7b65a, 0xe9896df1, 0x7139adb8, 0x650056e0, 0x1c1d717e, + 0x270bd0ab, 0x399f2267, 0x97d1b554, 0x555c7909, 0x19a5f602, 0x0e184b28, 0xb6227e4d, 0xa9601068, 0x490e8f5b, + 0x1c6c4f21, 0x10f2a09e, 0xcf2e147e, 0xcea6dd3e, 0x02fa3102, 0x639b5d41, 0xf776bd30, 0xfcc39415, 0x760006b8, + 0xc134667e, 0x4eb5a214, 0x3ee93b2b, 0xf2fb5381, 0xe822d7a3, 0x233ac214, 0xdcf0c17b, 0x204058bf, 0x234d95b8, + 0x770683c6, 0xda280e98, 0xe7441108, 0xd3a464c1, 0xa625334c, 0x2abeeb80, 0xa3e67505, 0xa0d74ca9, 0x0a08edf4, + 0x5b4ad0e7, 0x486e6bc7, 0x986ef275, 0xfed62589, 0x84b581c8, 0x8c339f45, 0x6629de5e, 0x82ebc703, 0xb821a539, + 0x550bb09d, 0xd8afd883, 0x0e024363, 0x73db6bf4, 0xefb331d1, 0xb7e7ec6c, 0x948134ca, 0x7ee12906, 0x21ce4848, + 0xa0834f16, 0x9a0ac135, 0xbe23a0b0, 0x17d29592, 0x3bf5d3ca, 0x56708ae3, 0x26ded4ac, 0x78f8fb03, 0xf406b63d, + 0x44450cb2, 0x6a65ea41, 0x35dedef9, 0x96352378, 0x19a77c97, 0xa413f9d9, 0x74865c00, 0xd6844cb6, 0xcbd1ed1b, + 0x9c63a930, 0x7d8e2be4, 0x07189529, 0x9b06efc4, 0x0324e92a, 0xb6ff0a5b, 0xda31e03f, 0xd05d3572, 0x8a5b0b12, + 0x6c6cf424, 0x2fb06ccf, 0xfaf1da99, 0x403b95c9, 0xbc392c38, 0x12e6ee82, 0x79afc95d, 0xb2276127, 0xb893b6ae, + 0xd1283b1e, 0x269428d8, 0xf42dea03, 0x2e416681, 0xce2b5e2c, 0x8a975610, 0xe692643d, 0x632c28a5, 0xc1217b01, + 0xc7034000, 0xd7576a16, 0x45724013, 0x9bfb8e28, 0xa5bdc669, 0x5aa1303c, 0x17c2d53d, 0x96b02e65, 0xfacdaa35, + 0xff221ba8, 0x6a51d61b, 0x7fa03a71, 0x69cbe134, 0x43a38ce9, 0x23162922, 0xff5a6075, 0x87ba4dae, 0xdaa79bf4, + 0x29607ec1, 0x1955300b, 0x1d82e7c3, 0x1fc32ef8, 0x74703561, 0xa339d713, 0x4531e0bb, 0x67e4a26d, 0x0623d819, + 0x38779bd0, 0x1c471888, 0x3b41cd16, 0x9b83c8f6, 0xa7002976, 0xa907d100, 0xd6e3f9ae, 0x37d93a53, 0xf71cbff4, + 0xc9a8c5c2, 0xe8787356, 0x77fa44c7, 0x17d1a7aa, 0xc01a4374, 0xe8261baa, 0x0a427670, 0x6fe37158, 0xe4a00f80, + 0x8ba029a2, 0x54cc9f64, 0x1853ac3b, 0x0b715fb4, 0x01a30321, 0x6243e0b8, 0x4c7bd414, 0x9308ecf6, 0x919c69f0, + 0x7c86d2dd, 0x71e92c87, 0x048deb3f, 0x7a00f27a, 0x3df9cd41, 0xe4e5771c, 0x2fbf9de1, 0x7053dd8e, 0x98db965c, + 0x530501fc, 0x0fd24483, 0x4b595652, 0x3ed53431, 0x3e3d0e83, 0xfb5a106a, 0xef0a677e, 0x62cf0084, 0xba9e6044, + 0x53caec6f, 0x093d50be, 0xfb6f5160, 0x92412da1, 0x420a7c6a, 0xde85dcc4, 0xf70f0641, 0x94753c11, 0xcab35b6a, + 0x980d74ca, 0x71f2446b, 0x680574b8, 0xd5b9ee62, 0x9509fa32, 0x61777003, 0x12cf2eb7, 0x439b0b07, 0x5fc3cbaf, + 0xa7b9a7e7, 0x55981218, 0x735cf432, 0x2e57181f, 0x9fc78e09, 0x7d49b1c9, 0x3589b29e, 0x27b7532d, 0x4bab4014, + 0x280578bf, 0xd12c443d, 0xdf875da3, 0x06cab71d, 0x2bb894f3, 0x21b1ac3a, 0x70dad2b5, 0x7d1f8e2e, 0xac19f0cb, + 0x1fd7ca6b, 0x69decb0b, 0x47f38e0a, 0x56d666fa, 0xca094c23, 0x96965b63, 0x3469464e, 0x89e844de, 0x28812eaf, + 0xb6e8c3f0, 0xe6949e0b, 0x82a5ae26, 0x5911f525, 0x323148ab, 0x17be1f8c, 0x96ff61ce, 0xb0410154, 0x5dbf636d, + 0x4c7d41bc, 0xfded8c48, 0x3b4e1144, 0x2e3ce7c4, 0x7437abdb, 0x84d27c1f, 0x4546a73b, 0x682ee026, 0xc9eb254c, + 0x7553340a, 0x96030d65, 0x1f6ae910, 0xb17e5916, 0xfb174bdd, 0x57dd93db, 0x725feb61, 0xfd59c780, 0x18c488e1, + 0x3dd083e1, 0xfe0d86cd, 0x2fd1075b, 0x96680329, 0x81167e94, 0x7606c01e, 0x6955a2e4, 0x4f8ccc8c, 0x0cf53c97, + 0xd8c557c9, 0x43aec94b, 0x3c2231bc, 0xcb286995, 0x124d8331, 0x09a9346d, 0xbc0c211d, 0x56747f84, 0x2be14a88, + 0xf33dd603, 0xd87b39c6, 0xa83deb1b, 0x8145ba12, 0x45105e6d, 0x4ee9b7b5, 0xae1210cd, 0x613192d0, 0x7bfcb0d8, + 0xe3d4593a, 0x66aba9e7, 0xc6c381f5, 0xc8fe58f7, 0xf1c61097, 0x1e082632, 0x4e626f6c, 0x2fc0f5a6, 0x36e7b020, + 0x7c62138a, 0xd14958bc, 0x09eb3500, 0x5d907e53, 0xd1a93634, 0xe0bc52bd, 0x87a21e37, 0x5af1f5d3, 0x2e4eb39e, + 0x96f0d979, 0x2145be15, 0x7556c95a, 0x31728488, 0xa7c5c9f3, 0x5ec53b3c, 0x42e35caa, 0x850e297c, 0xa42673e4, + 0x51e8df79, 0x11265de2, 0x5e56d8e4, 0x732e8c38, 0xcfcbaea3, 0xf58da9fd, 0x5ba2d32e, 0x3a1cb65a, 0x6a70de67, + 0x19fe5797, 0xbd02f267, 0x39404a08, 0x8a224ceb, 0x9661a674, 0xb2920359, 0x998c77c6, 0x18133bbc, 0x22d91edb, + 0xb81717fe, 0xde9ffd3f, 0x24a3198d, 0xe8c2fbac, 0x3f644673, 0xda5fb5e8, 0x942e0b2c, 0x787ecd71, 0xc84f8b53, + 0x9655e771, 0x187771c2, 0xff785b8f, 0x0a78daff, 0xe21bce57, 0x1a2fab98, 0xe557468b, 0xe4771d8f, 0x545577a3, + 0x9da7be30, 0xf366dd5f, 0x32aadb80, 0xeab85522, 0xc1e10601, 0x5449e8df, 0x1c4ab4ef, 0x077fabcc, 0xf7ae9371, + 0x23c31787, 0x26950508, 0x03fb42aa, 0x88e3fb90, 0xa9c5d3ee, 0xaeda6fa0, 0x339d8227, 0x48c754c5, 0x443110e5, + 0x3eda94b6, 0xe5d79c6c, 0xa5cf46b5, 0x0dd5cb81, 0x02d11b44, 0xb73fb708, 0x49b6ca8d, 0x4be5bbff, 0x3d88da9c, + 0x95a027c8, 0x7e42adcb, 0x2ff8782b, 0x65b1ab3a, 0x198ec679, 0x81bf88be, 0x931824fa, 0x1a6062f5, 0xfbd4b852, + 0x3d3e08ec, 0xb79db7c7, 0x26857fc0, 0x979aaa53, 0xfd392bb1, 0x849f5e71, 0x2fe0c8c7, 0x365e00a4, 0x68add0fa, + 0x5c2c971b, 0x1569ee4e, 0x65712858, 0xf04a68fe, 0x1b5e8a51, 0xca9191f8, 0x0001b9a7, 0xca11f853, 0x368d65c6, + 0x6826d9db, 0x44fb461a, 0x2945de8b, 0x00730278, 0x4cbee48f, 0xaafe280a, 0xc3f59812, 0x74dc5849, 0x7f54202b, + 0x22e9963c, 0x207f09b6, 0xbcb21a6d, 0x66903a90, 0x35f2db15, 0x450cf456, 0x30bc78a2, 0xf5e996d2, 0x23b87654, + 0x64db182d, 0x4e8d123e, 0xbcbedec8, 0x0227ea23, 0xc3c5d1e8, 0xd634aeac, 0xba16c013, 0x40f43168, 0x5fbb274a, + 0xd50fc5a4, 0xe0a5caa6, 0x6d9ad123, 0x46125e83, 0xc304a6ce, 0x2549371c, 0x5b30ba88, 0xe497abec, 0x6fafab39, + 0xfe2c1d43, 0x56ddfeac, 0x36780455, 0xd824b228, 0x299ff55b, 0xd79b5567, 0xb09ceeb8, 0xbb7ca9c8, 0x92858cf2, + 0xff110427, 0x5482727c, 0x351f4f07, 0x93740aa9, 0x9b1b72bb, 0xae2269df, 0x66247513, 0x61a4e2b0, 0xd472fde7, + 0x1157f09a, 0xa84a4f0b, 0x876601b7, 0x7a4c4953, 0xd01ca715, 0x771cd9dc, 0xf0e20268, 0x55c311a7, 0xbbbc5321, + 0x367841be, 0x833e4e89, 0x02e1d55f, 0x12030d48, 0x704184e5, 0x4d6548cc, 0xa285d912, 0x5238d8f5, 0x6e7979ed, + 0xbf93d6d5, 0x7f674e45, 0xc3145a03, 0x9f4066a2, 0x3188ad97, 0x1dbcd251, 0x966f5dd0, 0x2de092af, 0xee1d0ddb, + 0xed869850, 0x00e2aef4, 0x11a10d61, 0x7a1938f1, 0x8b807455, 0xc75292a2, 0x8499f4e8, 0x6c5a864e, 0x0b9b9fd7, + 0xca18ac93, 0x7fdd9537, 0x724fee13, 0x0d3f9560, 0xec3cca11, 0x2ee6dd9c, 0x6c0a9fb0, 0x304e4ce9, 0x942087e8, + 0x5ee9e2ac, 0x9602834e, 0xc72e5a0c, 0xd4161dec, 0xfefa896d, 0x4eb4087d, 0xbc17d321, 0xd25ff9d8, 0x892a5690, + 0x326e016a, 0xa3f047dd, 0x8912c19c, 0x0135bd5a, 0x27b4848f, 0x7d66ccaf, 0x6bbe50e4, 0x067861a6, 0x211e16b7, + 0x260a2710, 0x75897839, 0xb94956d9, 0x5eecb5fb, 0x3d1b8795, 0x72bdfe75, 0x12c164e4, 0x6b5a896a, 0xb079c86e, + 0x179dd884, 0x93e72e9b, 0x0c7a613a, 0x039b5b7c, 0xe7c2f320, 0x87623bf4, 0xda924d2b, 0xc1738371, 0x057505f0, + 0x61a96bd0, 0x5739ed57, 0xae159cf6, 0x172c12f8, 0x78ba38b3, 0x0d7cca6e, 0x3343780e, 0x492ca578, 0xc846561d, + 0xb3287c4b, 0xda6a9d62, 0x4ac9447c, 0x010007fd, 0xc758c0f4, 0x5b2fc76f, 0x0aa22127, 0x717106bb, 0x6bed8981, + 0x45cca516, 0x84b81506, 0x1a45b6f0, 0xa04ecbd2, 0x2cb5f6d8, 0x09f46217, 0x21f06718, 0xda0912b2, 0xdaaee05b, + 0x2021d5d0, 0xdad8113a, 0xfb43754b, 0xc8931f2c, 0x163199cb, 0x9d719abb, 0x7091f534, 0xb9cea874, 0x63900d78, + 0xae9637bc, 0xb07d2a39, 0xb4f30ffa, 0x49a5cecf, 0x82852f20, 0x60f8455d, 0x66b08979, 0x4ffaf7ea, 0x3948648d, + 0x39e8f712, 0xaaef467b, 0x728416df, 0xb9b53ff4, 0xdae9e07d, 0x210588a7, 0xbe22cef4, 0xb71b6f81, 0x2b09b029, + 0xdcc18c16, 0xd844b476, 0xecce82b0, 0xcf8de3fc, 0x1ddce633, 0x84c4cb01, 0x2c54e185, 0x17b23601, 0xc9e78f26, + 0x0cf34e91, 0xc7d328d7, 0x07edd4a5, 0x001c96b6, 0x18716e43, 0xaba7a82b, 0xf469a25d, 0xb63c3c56, 0x34ddc5e8, + 0x29596cff, 0x77cc4436, 0xc566f776, 0x7f559210, 0x5414a3d1, 0x371aeba9, 0xdd704b80, 0x068d5cb6, 0xa275581c, + 0x5c04a32c, 0x9e85e4a9, 0xf0be43c3, 0x5eeefb7a, 0xe67d531f, 0xe6e2dad7, 0x7c31041b, 0xc5b20b0e, 0xdac699ba, + 0x0ba3b409, 0x71ac895e, 0xf17b9e4d, 0x888f02c7, 0xd7e01d60, 0xe52ebafd, 0x020b1548, 0x05cfc8e2, 0xa2d1bb11, + 0xb58eed8c, 0x9d0e05cf, 0x0e2553a0, 0xc424fab0, 0xcacff048, 0x9db57ca4, 0x74b95fd9, 0x262c26c1, 0x930642ef, + 0x0b08ecf1, 0x5b731fd6, 0xd3d464f7, 0xeef7ad52, 0x0a80a8d5, 0xcb88a04a, 0x92378a58, 0x59ce512d, 0x78d95707, + 0xe646e94d, 0xd09eb4d4, 0xe733c9cd, 0x99d5e243, 0x5f12c955, 0x987ab2d6, 0xffc2d920, 0xb7cbf209, 0xe267b8f1, + 0x95835b29, 0x902fa2c3, 0xd898f679, 0x99d02d57, 0x59869838, 0x577908f8, 0xd8f62839, 0xa8ffc982, 0x02b13fba, + 0x4cecedbf, 0x48f2a668, 0x86631357, 0xb919c0f0, 0x237a9bc0, 0x133fce48, 0xb69651b1, 0x48aadd4f, 0x1db7bfa2, + 0x6c65d6bc, 0xebbca4de, 0xa6eaf172, 0xaddad9cb, 0x3180cf57, 0x50e12e0d, 0xc3f50599, 0xb974993b, 0x665741c3, + 0xfaea307a, 0xb9b4d9cf, 0xb7917e2d, 0x19242578, 0xc682bbdb, 0x15cc17f9, 0xe0323a71, 0x1d3a743e, 0xb281866a, + 0x81fac62f, 0x6f1ec083, 0xf025c80c, 0xb32a6511, 0x8454f94f, 0x1ab34674, 0xe424262b, 0x677df49a, 0x62acf2b5, + 0x30cb367c, 0x50020186, 0x98b472e8, 0x173f0727, 0x9636699c, 0x5148b56e, 0xc1b40848, 0x30a16df4, 0x52116864, + 0x40481603, 0x5283269a, 0xab2903f0, 0x524409d9, 0x293f8e06, 0x911689b1, 0x9f279a37, 0x61780ad0, 0xe75a920d, + 0x412a0a33, 0x3e38ea14, 0x3c9f860d, 0x2a84fffe, 0xdebe460b, 0x3b13365e, 0x7dfc0471, 0x1441bcc5, 0xb2c8d2d4, + 0x47b8afcd, 0x99ce6d2f, 0xb9b1c88b, 0xef8883db, 0x99cb41a6, 0x2bb2bff2, 0xa7c28404, 0xeb1de0e2, 0x0cdaa088, + 0x49686cdf, 0x46f12783, 0x7395d241, 0x29476151, 0x7cce0eb0, 0xfccde8ac, 0x908bfc79, 0x18bf8d04, 0x3ed47427, + 0xa1cb009e, 0xcb5ba660, 0x67e83b14, 0x3f3bd827, 0xbfc32618, 0xe804f37c, 0xd9617903, 0x7d83944a, 0x77051bcb, + 0xd92c0294, 0x76b75cf7, 0x7d51a5ca, 0x99c99c85, 0x4cd19cde, 0x5d9ffd86, 0x1cae417f, 0x39d72038, 0x509f13f8, + 0xfd010aa7, 0x8dfc50a5, 0x89a9c8a7, 0xe7e66ea7, 0x2776dbf1, 0x31e2e5aa, 0x824f3394, 0xe9457df1, 0x8350b9c5, + 0xf415766d, 0xa286730e, 0x80e44538, 0xde08bb2b, 0x87462017, 0x21c816c5, 0xee5a7ca2, 0xf2ee268f, 0x89b05cfc, + 0x6423bfdf, 0xeb025429, 0x6cee1c32, 0xcb5ab7d0, 0x73ab8dcb, 0x09a38978, 0x48791001, 0xff8bc1a2, 0xdab4993b, + 0x3d54c46f, 0xb02ca784, 0x53d7da3d, 0x464915a4, 0x83028e9a, 0x7e9d92a6, 0xd5cc914a, 0x14a1c1a1, 0x1d7754ab, + 0x67258202, 0x79ad3db0, 0xd918e6a9, 0x23a2438e, 0xbd567864, 0x7615c297, 0xb9ad714e, 0xb663a501, 0xe392e9d7, + 0x55c9e0f8, 0x5075d88f, 0xc74ce71e, 0x3eace507, 0x0d5ebbb5, 0xc3a2cc0e, 0x1c0ca3b3, 0x5ee76b64, 0x3fe0aaf5, + 0xedacab9c, 0xedaea527, 0xb2c1cf3d, 0x9bb7cc7f, 0x4538be0e, 0x2d7f3751, 0x57b9efff, 0xda5a657e, 0x1312ec7e, + 0x20315c53, 0xe4465db1, 0x80dde11b, 0x89e19ed0, 0x5ba2c840, 0x79eb6e95, 0x550c1eb2, 0x70012ebe, 0x67d48cd9, + 0x9aed9b66, 0xb618be3f, 0x875e1bfb, 0x300fa05a, 0xeb2adbcd, 0x10918574, 0xcffd480c, 0x03ff2dd0, 0x4ded7d82, + 0x0c9e530d, 0x1863f55d, 0xdf55cfb1, 0x95d0a52d, 0x08068dfe, 0xbe17f6b6, 0x9694e5aa, 0xbbcaa565, 0x432eada6, + 0x4fbe31d6, 0x99ff837f, 0x22de0d19, 0x2c770ec6, 0xdceb1fc0, 0x24093d5c, 0x6b8572f1, 0xdb5fb58f, 0xc84b5034, + 0x0b9ce5fa, 0x70cac36e, 0x24d0cecb, 0x676cc5a3, 0x1b230cd2, 0x643fc035, 0xb6787bb9, 0x0f6e69cc, 0x4ee9926b, + 0xbc807d53, 0x6a3af00c, 0x24e1180c, 0x8d17c27e, 0xd74cd3ec, 0xaebd5b2b, 0xc186ca83, 0xdae70d74, 0x0719eb07, + 0xbb114303, 0xdba46d7f, 0x8557c856, 0x1ecdad80, 0xd581fce5, 0xcf521709, 0x24494a4d, 0xdfd6338a, 0x878da3e9, + 0xafd36e78, 0x0b61c39f, 0xc4c134a7, 0x1c408a04, 0x1dfdb320, 0x0031ae29, 0x5a79252d, 0x9a5f97e8, 0x045a5131, + 0xfb893c0e, 0xb5c514f0, 0xe01d56c2, 0x748ebc6a, 0x2fc09520, 0x70a69b03, 0x1d9303e1, 0x25c0bd65, 0x8f13c393, + 0x959691d0, 0xc1e4ed77, 0x45bc4b97, 0x80a1c7f2, 0xd2d5f3e9, 0xa4e10d95, 0x2c8dffd3, 0x2fa5c9eb, 0x70c8d4ea, + 0x96d9bb7a, 0x67f4681e, 0xa517bfd0, 0xdedaa3f4, 0x04373fc4, 0xed72ddeb, 0xb6a4f71b, 0x18f65551, 0x7a7b118a, + 0x032c6818, 0x53bf686b, 0x179be997, 0x067731cc, 0x9c3d359a, 0x7ffe2f9b, 0xbddef1d0, 0xdaae6f17, 0x0ce77f2a, + 0x0684c2f9, 0x9e702130, 0xef16efd8, 0x5f60eb2a, 0xef417b3b, 0x6979d4e1, 0x51b36ec5, 0x6d756b3d, 0xa2834d14, + 0xdbe64c1f, 0x83bc3f8f, 0x9fba3950, 0x937ac31d, 0x4beb2560, 0x1ad7921e, 0x175a8863, 0x2c4e726f, 0x8424218a, + 0xe2a98b87, 0x5dca9bb4, 0xf731631d, 0xc64ed070, 0x85d59b38, 0x8b95ab64, 0x3628d8d8, 0x2458fe28, 0x2ebb55c9, + 0x23fe59ce, 0xda82feab, 0xfa14f80e, 0x1b2750aa, 0x67c86ba1, 0x27e020eb, 0xe209d58c, 0x79fae0c2, 0xb6d49ea2, + 0xbcd013ff, 0x440595e6, 0xc5e94d4b, 0xa8350eef, 0x2966103b, 0x4eca44e0, 0x6c0c9cd7, 0x5e10d08e, 0xa9043568, + 0x614555b2, 0x4ef4a1f2, 0xc54de38f, 0x9e56d486, 0xaf9f1cd0, 0x1c070d1e, 0xe862ed04, 0xce2e31ec, 0xec88890f, + 0x207dca90, 0x29597b6c, 0xa602d321, 0xe43bfed1, 0x391d631c, 0x0d1c1e9d, 0x1c544c8a, 0xae7f1c7b, 0x0a354583, + 0xc195efa3, 0x9d0b6f25, 0x147981a2, 0xd45799ac, 0x3b88121e, 0xbeda2b68, 0x45868327, 0x56fe682d, 0x3abd7ef2, + 0xf86cfe78, 0x9de28522, 0x8782f1f0, 0xaa64def1, 0xd40e0d9f, 0x67ccfa25, 0x91488775, 0xc6beef52, 0x8131384a, + 0xa2b1af53, 0xcae0b49d, 0xb172ca9c, 0xab6cbfb7, 0x6c903749, 0x90cd4042, 0xb37a5e57, 0x63772895, 0x43e6c734, + 0xd15cb73d, 0xe718945e, 0x343eb540, 0x4f085e8c, 0x092bc1e3, 0x68cdfbdc, 0xef058ead, 0xb678b233, 0x3f1303fa, + 0x84de53e2, 0xa91526b1, 0xea19edfd, 0x64fb642f, 0x971ac002, 0x765b1715, 0xdc4f59a5, 0x54157806, 0xb4a5e804, + 0x17f18c05, 0xea027576, 0xafea24ba, 0xcbeb1256, 0x9e2dd77f, 0xb13c5715, 0xce38a005, 0xa6f638e6, 0xfb0d2842, + 0xaee7177b, 0xecb7a296, 0x0bf6e4c7, 0xaa8984dd, 0x0ed00439, 0xa4ec1d32, 0x1c4fadc9, 0x1249e187, 0x77d5abcd, + 0x73a19598, 0x0a18f350, 0xc0fbff6d, 0xdc20566d, 0x1d4745cc, 0x6c542109, 0x989b0b71, 0xdbfc2030, 0x97ae24ac, + 0xc5ce3ada, 0xef2fa576, 0x51b672cf, 0xf7a3e777, 0x64a744c1, 0x6f91be2d, 0xf2e24803, 0xbcf9253d, 0xbfae08ed, + 0xe576ed93, 0x3106b620, 0x81d277b9, 0x7cf63f2f, 0x6e138924, 0x83e03987, 0xfabf0b13, 0x5478afde, 0x3fdaa6ce, + 0x5724221c, 0x872f5b14, 0x68da2216, 0x268c9506, 0x2fa0a582, 0xd7d4c5c4, 0x6ffb683b, 0x78c43fdf, 0xc742231d, + 0x9bd7f980, 0xa2fe6599, 0x999ac1b2, 0x08c79086, 0xec9916a1, 0x7f21d299, 0xca91b844, 0x7b9f21c9, 0xe304adf6, + 0xb9ebd108, 0xbf670639, 0xe0841aa5, 0x221dc7c7, 0x8b3434db, 0xc44fccc6, 0x620a992c, 0x168bc04b, 0x213f4e00, + 0x9ad1bf22, 0x1942d8a4, 0x2bc0d903, 0x0ab88f9d, 0x2c287768, 0x7968140c, 0x29033052, 0xd41fd54c, 0x2c2dddc4, + 0x8b54fe91, 0x5f265abb, 0x41bd3d79, 0xa7557928, 0xff62c463, 0x56e8db1e, 0x1a00fe5b, 0x5ba461a3, 0x4e6f0733, + 0xb295613e, 0x74f80403, 0xd59691be, 0x35b8ca39, 0xe9c8cc16, 0x583bfd91, 0x363b36c8, 0xbef81efd, 0xff43b803, + 0xc4c25446, 0x7f246390, 0xa956b762, 0x405d71bc, 0x0fd4f146, 0xfc2e0de3, 0x6c17928c, 0x3d6808bb, 0x323ae7e0, + 0xa830ca45, 0xd3171902, 0x7a2bfdf6, 0xb2a544df, 0xd65e79d1, 0xf13bb6b8, 0xad48e343, 0xa928fcab, 0x9b7f1768, + 0x3de99e78, 0xe86e6037, 0x684ff1ae, 0x4b3a9e9c, 0x507a6e06, 0x6ce2a868, 0xc725b191, 0x0b7a79db, 0x9bd666df, + 0x7fc1fcd7, 0x3eb73e50, 0xf6a95ab2, 0xac7b6643, 0xed1e2ec7, 0x7240d065, 0x00f2b23d, 0x3d358aed, 0xe38678d2, + 0x7210d200, 0x86dbeba4, 0xa60afa21, 0xa8db2f3d, 0x7398fbf2, 0xde5af42b, 0x5440cc39, 0x243766d3, 0x18718568, + 0x60a73b07, 0xb8d32312, 0xcc738932, 0xfbcad832, 0xa30420bb, 0x5393d3f3, 0x420ed34e, 0x5312774d, 0xa1ddba06, + 0xbe941d20, 0xbab575da, 0xe07904ae, 0x6fc775c6, 0xd8c1cfcb, 0xac2d5bcb, 0x55005bc2, 0xd325f697, 0xb206e3a9, + 0xbab56006, 0xc1c7cc63, 0x7681f404, 0x867b75e0, 0x36530d19, 0x0ed6c95d, 0xe678ee0d, 0x475b96d4, 0x83de245c, + 0x4943a6da, 0x81e7a651, 0x8e30ffdf, 0x0872eb35, 0x1f45a75e, 0xabf66352, 0x57387b0e, 0x9813e24f, 0xfaee23e6, + 0xb1f22bc3, 0x727961e2, 0xc8a213f8, 0xde4fd262, 0x45731e0c, 0x8c97a630, 0xfb228689, 0x25d9cff6, 0x0bac4ce7, + 0xbc1b2b85, 0x2d8fc167, 0x074fead1, 0x9e5b46c7, 0xdd1e38fd, 0xb1e0b33d, 0x60619ce6, 0xa409fdd6, 0x70a8e035, + 0x0b34acce, 0xb72951d6, 0xdb00e3d7, 0x6ae35052, 0x40f3e549, 0x495f9275, 0x4455255b, 0xe2c28688, 0x69e87d54, + 0xc0defdd6, 0x87700811, 0xebbe376d, 0x7571a815, 0x816ca0c7, 0x8e3214b9, 0x44afb972, 0x879fa803, 0x2dad6692, + 0x4341013e, 0x7b4be59d, 0xd67455a3, 0x15667c11, 0xe8154fd5, 0xf6293f4a, 0x29536d6b, 0x05b79ed3, 0x6ca2d0d8, + 0x3f405832, 0x6479e89a, 0x7738bb1c, 0xaa19c354, 0x020aad15, 0xda13e224, 0xfd0698e6, 0x61cb8909, 0xb0db996c, + 0xc48426de, 0x94a811e9, 0xca0213d9, 0xd0e5d15b, 0x7bf3a90c, 0x217631ea, 0xe8b2ff2c, 0xd0cb2da7, 0x1fbf9001, + 0xc6a1228f, 0xb288fa42, 0x610218fe, 0xb634e46c, 0x7c72c592, 0xd760352e, 0xe4f3093a, 0x99128cff, 0xfe195d53, + 0x0220d89c, 0xe1c70df4, 0xeea9c10d, 0x257a9b74, 0xc2ccb1d8, 0x83902e43, 0x1a982370, 0xd772f8df, 0x49dffd06, + 0xb984a65f, 0xb858bdf6, 0xdd6fa3f9, 0x92c18af6, 0xc18fcfee, 0x1297c435, 0x736c9fd5, 0x5019763d, 0x35da5fc1, + 0xaf623d26, 0x037e2180, 0x09259e4f, 0xc4a7d275, 0xc3703b22, 0xab06a204, 0xf03139cc, 0x64a4cb90, 0x4c7dcdf6, + 0x00a4ecfd, 0xc0602f24, 0x1fb782dc, 0x29710402, 0x88b97518, 0x16afb9f0, 0x2a664589, 0x0cf03b03, 0x5a4168c9, + 0xa1fe76f8, 0x9c56152c, 0x73b21779, 0xae15cf3c, 0x02ab9ed9, 0x734d5ed8, 0xa00d3352, 0x341b30ca, 0x27575760, + 0xad20e244, 0xf091978d, 0xe143b11e, 0xd2276b98, 0xf6d314d0, 0xb164bbbd, 0xd8d45e28, 0xab83971a, 0x6008cce7, + 0xa8206b79, 0xa39c7ef6, 0x3b1c22c3, 0x7e1724d4, 0x17771ab7, 0xd0779978, 0x3b9955ef, 0x43e56b78, 0x4d9e79a2, + 0xea358b26, 0xeb86a74a, 0xdac7d309, 0x06aa9ef5, 0x7af78bb1, 0x00d50598, 0x2162ad8f, 0x0334ddae, 0x9556307b, + 0x9fcaf152, 0xc3d25a86, 0xf380d197, 0xb7f73e87, 0x532dd3f0, 0xbcf2dd56, 0x6b24629b, 0x8ac60697, 0x1b061281, + 0x770157ea, 0x63e51be8, 0xa9988a1f, 0x9b3c1ad6, 0x29e2c1b2, 0x4ffef4ec, 0x3b90c1c0, 0xd6214e3b, 0x80266b0f, + 0x549c3185, 0x1fab98f3, 0xe2f9eb92, 0xcb5c18fe, 0x747f1715, 0xc2fa4cfc, 0xfa915872, 0xa0f75794, 0x93f5f643, + 0x8f719062, 0xf6364e74, 0x4a110e58, 0x240acc6c, 0x89da12dc, 0x46f5702d, 0x6c6e0bdb, 0x4208f412, 0x699856f4, + 0x6fe6c9a5, 0x5a57a3b2, 0x5e393fde, 0xc6461e2f, 0xe542b24f, 0x448ae761, 0x7ccdc1ba, 0x650dcaac, 0xba7f2e0b, + 0x8d088408, 0x357dfeb3, 0x314f62ef, 0xf2f56b6b, 0x6e0e5938, 0xb07163e5, 0x8602b715, 0xd22fe53f, 0x01194a2d, + 0x0db7e7c8, 0x7d447533, 0x4efab609, 0x72e77d92, 0xcccf22e8, 0xae0feb38, 0xb9ac1d42, 0x59e56c67, 0x8e80b84d, + 0xd44c03cc, 0x0bcf65d2, 0xdedf9b03, 0x61d15a2f, 0xeb1d6c64, 0x1a5da54a, 0x5265d228, 0x292f3d80, 0x9ea53c21, + 0x25e34a68, 0xda94c6e6, 0x3ba04785, 0x7d7de927, 0x43e251c1, 0xc0850581, 0x541d4af3, 0x3228931b, 0x5f051ca5, + 0x60860aa8, 0x11dcc078, 0x956eb576, 0x48e5df01, 0x68853d66, 0x64c4a76c, 0x3b9df131, 0x8f9089a9, 0xb6044564, + 0x326195ae, 0x0e0d9c07, 0xc47838a2, 0xd4fc812e, 0x8f4251b5, 0x37d99c1b, 0x4e7566a9, 0xb2dd162c, 0x310b3b21, + 0x73509b7e, 0xb86019da, 0x6c84afee, 0xe30f3706, 0x52e5b81c, 0x7a208853, 0x88217d10, 0x796c9476, 0x9f7e8f55, + 0xc7ee3278, 0xa40e7911, 0x0ad3885a, 0xcee821c3, 0x32f5a83e, 0x285055f0, 0xfdc96a4b, 0x66b77294, 0x29cb69af, + 0x5b9865ab, 0x66e82e57, 0x67c337e4, 0x24c74261, 0xb66471fb, 0x49306199, 0x8b5f21dc, 0x27799498, 0x0d34fa5f, + 0xfac5bd9f, 0x67c2b1ce, 0x6ae09947, 0xefa7587a, 0xe244341a, 0x901c76ae, 0xc9ff2834, 0x7bd835ae, 0x20db9504, + 0x53f92509, 0x6c8447e1, 0x2a718658, 0x4d30ed47, 0xf817d6db, 0x015b088d, 0xa376fc85, 0xf19a8445, 0x1ca3030a, + 0x1ce125e7, 0x9bbd4b1d, 0x16e646f4, 0xd0a1387e, 0x02eb3ce0, 0x1a4287b9, 0x4e5107ea, 0xee7575ed, 0xe228e9ab, + 0x7570f23e, 0xa85c5e50, 0xab15b90a, 0xe8ddbbd5, 0x452465ad, 0x72d22f20, 0x6e6dd7a9, 0x3bf7b7f0, 0x14e6a660, + 0x119b5e46, 0xc8e1ec47, 0xdbd7afae, 0x4b21ca39, 0xfb252c29, 0xe7260980, 0xf6f31a66, 0xbaf1af8a, 0x6569a425, + 0xf830062d, 0xfc9778a3, 0x2de59403, 0x3913e079, 0x55c61ff1, 0xb3840514, 0xd75f6937, 0xd969e5a3, 0xf953ed68, + 0x77c53b9e, 0x053ef43f, 0x0e226ea9, 0x80b15d99, 0x83f5fc33, 0xcc0cbcfb, 0x6fb96150, 0xea628f97, 0x0d1edf6c, + 0xa8c2b2b0, 0xc6ad2b3e, 0xd4279ae2, 0xe2cc7893, 0xc87337ab, 0xe131c72b, 0xf14d8ccd, 0x6df325a0, 0x104a8bd6, + 0xe6e34c03, 0x569264ee, 0x5ffb4304, 0x12b5260f, 0xfbbb86b2, 0xf8b152c9, 0x444c3e39, 0xcc420c12, 0x19e7fe72, + 0xbbfead37, 0x8eadf13c, 0x28c5df57, 0xd766b434, 0xea50c301, 0x7afb4537, 0x1d4d7d62, 0x39d062f3, 0x2e1447fb, + 0x78b1c421, 0x8eb71fb5, 0x8498fc48, 0x646f645a, 0x2000691d, 0xb006f810, 0x0fb68773, 0x6d4811aa, 0xeae3fdd6, + 0x7cc362ef, 0x80d9ca27, 0xf5cc11db, 0xeb35719f, 0x11259ecc, 0x0dcee9df, 0xf3cbf1fe, 0xd37f81a3, 0x4502a66b, + 0x139a2cdd, 0x2ce2ebaa, 0xb1fa93b1, 0xcfbccee5, 0xa52b72cd, 0xad037015, 0x60cf948e, 0xeaf9de4b, 0x139e762e, + 0x19c86f51, 0xe0ec61d2, 0x18457229, 0x1a410f50, 0x3df38908, 0xa92b79f9, 0x69fc5971, 0x38c55b51, 0x7110205b, + 0xa4c3c907, 0x1d8545e1, 0xe5491565, 0x8a554fa0, 0x122ccf1c, 0x0e872d9a, 0xb36c3c88, 0x424e271f, 0xba9603f4, + 0x85d0a181, 0x37241438, 0x05d742fa, 0xa896c370, 0xf8355b34, 0x3f9e6e46, 0xc08922d9, 0x1b733369, 0x8e4b7d1c, + 0x53f1e781, 0x682093ce, 0x7b5ab514, 0xd11276b3, 0x0162eb0d, 0xd5d6fcf9, 0xf0b8bb25, 0xbb86e959, 0x2b89625b, + 0x9873474e, 0x95faa1d7, 0x0b857256, 0xe7512762, 0x2e32165a, 0xb1a39d34, 0xcba240d8, 0xfbb37ee8, 0x19758eac, + 0x61efcc62, 0x2dd8ba0c, 0x3e583a65, 0x0d50b31b, 0xbc9b5204, 0xbf742ae6, 0xf424e0c3, 0x60635992, 0xd3385a3c, + 0x27079318, 0xe761f6dd, 0x8c3f4fc0, 0xcf5ae77c, 0xc36d977f, 0xb06f3fb1, 0x6c80a4f2, 0x3bd8634a, 0x42b73014, + 0xf3d7fba3, 0xb3ca3600, 0x8ecacfaa, 0xc249017c, 0x3f3f59cc, 0x99234862, 0x3260836b, 0xec9b67fd, 0xcbd694f3, + 0xe1a88513, 0xd061b97b, 0x6b170672, 0xcff63153, 0x13b60ae4, 0x6cfb6b74, 0x46fc6be5, 0x044615a4, 0xe6348ddf, + 0x81b4a750, 0x4c37c663, 0xfafbf15e, 0x1a13ba3b, 0x204727e9, 0x7c51e8cc, 0xd85c8602, 0x42966d78, 0xceab568c, + 0x53be3abf, 0x080a1e91, 0x817087f7, 0x287012d1, 0xa39484db, 0x489d8bac, 0xc5445935, 0xc8f27ab7, 0x03df0b93, + 0x2ebe9d48, 0x4d8415ce, 0x40c2c969, 0x0628e33e, 0xf49aa3c4, 0x7d879f05, 0x88e88a12, 0x5dc1955e, 0xe0c1b737, + 0x59fcdc7a, 0x52d333ad, 0xd20a8fc7, 0x76c48ec2, 0xdfd02ee8, 0x072f0e9a, 0x6a47c2d2, 0x3feaadc7, 0x003fa791, + 0x138b4d59, 0x7ccba2c0, 0xb3bb9f5c, 0x66a1426a, 0x1593c2af, 0xb62a02ef, 0xf70d3c4d, 0xb71fa66a, 0x4ddf0601, + 0xc0e6304d, 0xb9a2bd1c, 0x406fa661, 0xb7a58a05, 0xf0d24c70, 0xb8d88109, 0x79469c45, 0xa9ea34fa, 0x7da16fa6, + 0x2856194f, 0xc26b2993, 0xddc39a54, 0x6bfe4bf2, 0x0877ae0b, 0x6ddfa393, 0xb1f1eb8d, 0xe7f8b9ce, 0x8e1e0a79, + 0xbfabe481, 0xa6b4e39c, 0xcca1b144, 0x091088c4, 0xb02b2939, 0xf42397bc, 0x0912780b, 0xd66c27a4, 0xa4598cd9, + 0xeec9f01e, 0x5479b76a, 0x4769dd1a, 0xed4b47ef, 0x17e0fd02, 0xced0af97, 0x68c7900a, 0x354110a1, 0xe2704eb1, + 0x50194d02, 0xb4662c70, 0x2fc11bed, 0x28577453, 0x3e6e0666, 0xe8277836, 0x9c93455f, 0x0d12c446, 0x84eefae7, + 0x315bad2e, 0x2c81f9fd, 0x8c6099ea, 0xb906b618, 0x1639cd68, 0x55328631, 0x12884498, 0x19f5eb1e, 0x53e91051, + 0xbdb5c72f, 0xf4d9003b, 0x55351372, 0x1ac16a79, 0xb2f044dc, 0x051aa606, 0xa16c136d, 0xf333e6d7, 0xa6e85492, + 0x37e46218, 0xacafe8af, 0x8970486c, 0x9a9e8666, 0x3e86f2a5, 0xb7c0af33, 0xa6642637, 0x6ae28a4c, 0x44abd2b2, + 0xf459e668, 0x357cd7c8, 0x059608fe, 0x5bef967e, 0x38e5718e, 0xf65cbdd4, 0x757a6356, 0xd3c6e4c5, 0x90d5f70d, + 0x57266062, 0xdc136ce4, 0xe5ca07c1, 0x1cbd4493, 0xcbe7bf48, 0xfa8d006b, 0xa59b34ef, 0xb3e4c519, 0x3cbad72a, + 0xf466d981, 0x9078de5e, 0x4365174e, 0x722e8571, 0xb33f8cad, 0xb58954e3, 0x87f40d20, 0xff6d98ea, 0x50d2c895, + 0xfae86752, 0x56293094, 0xa52b9057, 0xd8054f1c, 0x80503a42, 0x52bce6bf, 0xf61bfa18, 0x5ffe3503, 0xc88b3ffa, + 0x4e934aca, 0xfb030207, 0xc63cacc3, 0xc19a87db, 0x3d4bbbb9, 0xccac098d, 0xd05fb742, 0x61ddf29f, 0x5fb2ce8d, + 0x4653004c, 0xe4854de1, 0xbd47ba62, 0xa1bccfe6, 0x997d3b6d, 0x3fdf9e0e, 0x004d7b20, 0xbbf5558b, 0x92b2f912, + 0x9eb92fe3, 0x6d6a89f9, 0x9f3ea1af, 0xc3c4d20c, 0x11e5de4f, 0x213c5d6c, 0x149c3e27, 0xa422b1f9, 0x802ebab0, + 0xcc75ae9e, 0xc2f77201, 0xb139363c, 0x2c7cabbc, 0x9a02a1c2, 0x083fd582, 0x2e475cbe, 0xeb9a3adf, 0x1fe02d05, + 0x25f1b0f4, 0xc33a1ce4, 0x765ba6fe, 0xa31c61fa, 0x4bf7199d, 0xa979d6c6, 0x4da2796d, 0x481f91e0, 0xd58b1b50, + 0x23cb4936, 0xf3afd24f, 0x19df5bc7, 0x281bb2c8, 0xdd07a83b, 0x67f8a82b, 0x65986dc2, 0x64f16ca9, 0xad294ce5, + 0x832b6ce2, 0x3196af9f, 0xedc6df21, 0x4e5b27cd, 0x6ed7f47f, 0x5da94495, 0x106d30be, 0x269e90ab, 0xd0853b8c, + 0x2ea93045, 0xe808eb3a, 0x0bafddd8, 0xed0cc435, 0x9ee65017, 0xde82610f, 0xc8ba8348, 0x0fecdfc9, 0x1a9e5e19, + 0x596fdd15, 0xc68044ad, 0xdd984465, 0xc55744c2, 0x37bdcb64, 0x637b41eb, 0xcce49935, 0x9906bedd, 0xd3c5e188, + 0x55510080, 0x96850033, 0xeea47cc8, 0xde5c2f67, 0x8d387cb6, 0x203971fd, 0xbf9a4436, 0x1210cbaf, 0xe40c82d9, + 0x7262957b, 0xa33dcd5a, 0x0909f069, 0x07beecb9, 0xf0783b5d, 0x3c91197d, 0xdfebfc97, 0xbe6cd740, 0xa6a54069, + 0x529b32ce, 0xb22759f5, 0xce3ddd82, 0x625f1cb3, 0xe6d8ba44, 0x98aa05bf, 0x77d0e9ea, 0xebe9d1fb, 0xac5c80fb, + 0x5b83e624, 0xb6cb9669, 0xd79045f4, 0x6af10218, 0xa3dfb8df, 0xf15febf1, 0xf90c8bd1, 0x348dd6c6, 0xadc20989, + 0x36bfbc48, 0xad2d7748, 0x63ecef63, 0x592abc04, 0x75065fc6, 0x6fe73a62, 0xf30a33f6, 0xa05d9dd5, 0x50fff46e, + 0x92d8700f, 0x40094402, 0xaca5c27a, 0x0d2b3b2c, 0x145c82a6, 0xf3246d4b, 0x85d945e5, 0x08c77fff, 0x0d94b974, + 0xb851c7d8, 0x0e94549f, 0x6b853ae2, 0x32de3f92, 0x75f1192c, 0xcbaf2c9e, 0x64f3fef0, 0x8af4af60, 0x31a8b804, + 0x5b757cd4, 0xb86b7b96, 0xaed98e61, 0xcf1be96b, 0x540b9cd8, 0x47a96ac3, 0xadd524a5, 0x0cc9c862, 0x566129d6, + 0xf2194572, 0x55aae157, 0x54f8b528, 0x7014a6cd, 0x0b10eb93, 0x1faff989, 0x1495f342, 0x66c930ff, 0x7f0af5d0, + 0xc49f4ea8, 0x389023ba, 0xe84feaed, 0x043a5e93, 0x9615870c, 0xb1ea3c98, 0xb40e198b, 0x0953f612, 0x6890f6e4, + 0x5de07c46, 0x197dacd9, 0xf9bb893d, 0x51205b65, 0xb7aa1b29, 0x56be38c7, 0x79b49a3f, 0xb036ca9f, 0xd4245ecc, + 0xc705780c, 0x00afa694, 0xe4811f47, 0xb3a4100b, 0x5846332a, 0x194929be, 0xc9422728, 0x526b2da2, 0xe1c2a58a, + 0x5e6caaa8, 0xb1eac588, 0xa19a0f11, 0xa24f1d26, 0x7dfa1310, 0xa61e408e, 0xc2bc0124, 0x2b1d0de5, 0x9f12ee7d, + 0xe12d1f3e, 0xe7d35dfc, 0x96f23821, 0xa16c2a22, 0x9f377bb7, 0x435de2c4, 0xa1cbd47e, 0x0a075ec4, 0xf6575d66, + 0x313f2696, 0xd8af9a3b, 0x03a08512, 0x91d679de, 0x73c58414, 0xfdb37254, 0xd8a4a935, 0xa8236a93, 0x2bd4b093, + 0xe240f9ad, 0x5aa5a541, 0x57ed526f, 0x75a2a25b, 0xee1e763d, 0x21c9738d, 0xb1b0548d, 0xebb31de5, 0x82b687c9, + 0xc49cd4da, 0xcc634d0c, 0x678eb186, 0xb6a3814f, 0x0de7be9d, 0xd2f71f23, 0x7ef052f0, 0xd40fc98d, 0x37572021, + 0x500c9651, 0x69d47166, 0x0f9d7f80, 0x76b50b7c, 0xde50275e, 0x269ea714, 0xb597db66, 0x4d211001, 0x60021f17, + 0x5c2d5122, 0xc60141e6, 0x7b94d0bb, 0x82b47215, 0x5a986cbe, 0x828aa69f, 0xc4573680, 0xa58a5865, 0xd2ec3546, + 0xf3eb9cc8, 0x991f38a5, 0xf21318d9, 0x4a948f95, 0x336323ec, 0x64d24f0f, 0x69703078, 0xba4e8a12, 0x6486ad0e, + 0x0fb7c7c9, 0xe22c9c36, 0x45a8cb08, 0x5007f3ca, 0x14d32516, 0xf07c2a96, 0x9e75869a, 0x1852f545, 0x61828cb4, + 0x81a60508, 0xcba4c5bd, 0x5971381d, 0xef5b5f6e, 0xd4b8b11d, 0x0b8ea6be, 0xfc91ef05, 0x0c2ba385, 0x1614b191, + 0x1a3b7031, 0x1e0a688c, 0xed748409, 0xc03e06e3, 0x66c8f4e7, 0xab5a70ae, 0x64c8457a, 0x865399c7, 0xf8f86f4f, + 0x11225184, 0x75cde469, 0x3ef90217, 0xd24e9a8d, 0x99d7e6c2, 0xd5d2bbfc, 0x7670121e, 0xbf74b10c, 0xca20ed58, + 0x823e2097, 0xa7003131, 0x2989a843, 0xadc3abba, 0x514279ee, 0xacda88f6, 0x7349d72b, 0x8af39a3b, 0x42a3255c, + 0xa822e377, 0xfc3f4433, 0xe0bbac6e, 0x2725e2ea, 0x86c9b7a4, 0x449677f3, 0x10b54a75, 0x6086c908, 0xb7752593, + 0xe6ae5a2a, 0x28ea9514, 0x969bc343, 0xb710b7bb, 0x8cb47827, 0xaeec14b5, 0x280a4f80, 0x465c13cf, 0xdd6c48e9, + 0x4ee57cf6, 0xefbe750b, 0xedd6acf2, 0x24d3a03f, 0x946e2892, 0x0e1ce6b8, 0x6ad3223e, 0xf1cbe338, 0xc029ef9c, + 0xc7433be3, 0xd2a87e79, 0x3c7fc4e5, 0x5ceb7bab, 0x90bcdcc8, 0x2ed9150f, 0x1acfefc0, 0xa9b27898, 0xca466979, + 0x0a70d7de, 0x5dde2eb7, 0xfd7ae28e, 0xdf125465, 0x4ba7b89b, 0x82db6928, 0x850642e1, 0x3e537a18, 0x1d1df807, + 0x86500fc8, 0x533e8268, 0x20d65657, 0x17ccb146, 0x1004dfe0, 0x1343e84c, 0xe701cd9e, 0x53fcfdee, 0x48b09d7b, + 0x37ba4895, 0x6ec29c3c, 0x2bf7c6bb, 0x80eef420, 0x1cf14793, 0x9cb6e55a, 0xe6be10ac, 0x36180d32, 0x148be4cb, + 0xa2c0e2bc, 0x6fcbb723, 0x8e5dbf5c, 0x0cded23f, 0x41cdd5f4, 0x4fdd47c5, 0x7c3287ac, 0xa125e454, 0x5af5aa18, + 0xb90bac3f, 0x69601a7c, 0x029302b1, 0x6817908d, 0x76acd61c, 0xf97f98a4, 0x5745df2d, 0xe5d17ef7, 0x56f33c01, + 0x16bf24f9, 0xd4aa414f, 0x536befda, 0xa82a529f, 0x6c0cc969, 0x8fb625c5, 0xca443484, 0xad35ada7, 0x9f39ab3b, + 0x32e858fd, 0x05bc9234, 0xe15c521f, 0x4f995542, 0xc74d6a9f, 0xa8a85bcd, 0x689b5bbd, 0xf64174e2, 0x187883b9, + 0xf175b19d, 0x7d0f7eab, 0xa1142fbd, 0xbc4751a1, 0xd15f26a9, 0xf2d12a03, 0x41c18eb2, 0x9b7016bf, 0x275c6c63, + 0x66197177, 0x47e47ab9, 0x7507f297, 0xc2c12005, 0x3d6d0ae5, 0x7c21323e, 0xd6a3f084, 0x30200fc5, 0xee4af17d, + 0xc43d9bb6, 0xd0e1b9f4, 0x5076b364, 0x4368786b, 0xbb47b5fe, 0x873d6c52, 0x8c7aae1e, 0xe6c16974, 0x132c5a2a, + 0x92c65faf, 0x26ced38a, 0x3c64b905, 0xe25fbaaf, 0x88481cdb, 0x16947554, 0x312ccd78, 0xb9e9d709, 0x45e20cdc, + 0x43a9c288, 0x042e03f9, 0x56060b7c, 0xae6cf39c, 0x4f39da68, 0xd572966b, 0xca8b9c15, 0x27aaf4a8, 0x84c7418b, + 0xaec3aa41, 0x937e4305, 0x6ff06915, 0x0a8c3208, 0x5fd73063, 0x3a10e177, 0x9f0f4d83, 0xf530a555, 0x6494117b, + 0xa8c09872, 0xff1b2cf2, 0xe8008284, 0xd3dd306b, 0x19e2116a, 0x41a2b7a2, 0x91a7c571, 0x7ae5dd92, 0x38abaa3d, + 0x4bad2521, 0x9acb1d1f, 0x83d65efc, 0x3ee2d561, 0x8a8f81d8, 0x1bdbe03b, 0x35e58035, 0x180de946, 0x3837ffc1, + 0xc174cc5a, 0x3987d8b0, 0x786ff33d, 0xb8fbd149, 0x17421cd7, 0xa29d411b, 0xa7efa64a, 0xf9d7c908, 0x90aa60b0, + 0x7c1e56b5, 0xf5550d2b, 0xd944c5cf, 0x9691f5da, 0x2043f3f6, 0x1227385a, 0xabdc0677, 0x767de6cc, 0xef82216c, + 0x2647ff95, 0x4ac324f4, 0x1c93a246, 0x17f25247, 0xb5a1eb8d, 0xe7134b43, 0x14c090f0, 0x5d8e5861, 0x81d5e3e3, + 0xcdc82cf1, 0x8b0ea3eb, 0xce8ecb4e, 0x77033cc0, 0xdfe39b48, 0xbc8b0b27, 0x258a8e2e, 0xcd1a64e3, 0xcb56abbb, + 0x5498c41d, 0xa0fd3a3b, 0x083f6c1f, 0x708a8f2e, 0xe19b81e5, 0xb2eb1e88, 0xf82bf0e3, 0x4230d06f, 0x9ab979a9, + 0xf74e450c, 0x556f2668, 0x0c4c8773, 0xc0948680, 0xecd72156, 0x12058729, 0x55db1f1d, 0x9e617ea6, 0x38131d63, + 0x46d0563a, 0x66625691, 0x456a1eed, 0x025e2c8e, 0xf9f95662, 0x03d7e039, 0x798a0e63, 0x928d4654, 0x935d915d, + 0xeafda96e, 0x946ba94f, 0x23b13ae3, 0x37ae2e99, 0x3450067a, 0xe33b6fa1, 0x7014fc36, 0x73b5a06b, 0xdc12d191, + 0x5d814f68, 0x4ec5dbe0, 0x88aa2773, 0x60f16747, 0xef0c4f93, 0xbed0aa98, 0xa866b890, 0xdbd1c080, 0xde899eed, + 0xe9c4110c, 0x6da3488e, 0x45de6d9c, 0xeb977208, 0x543584b4, 0xcf8ec1eb, 0xdc29f846, 0xbe33d118, 0x860334c1, + 0xee88a7c6, 0x7b32d0f2, 0xaa6fdd68, 0x95b24b87, 0x66a12e73, 0xf9977073, 0x0c157259, 0xf17a11e0, 0xc409b8ae, + 0x52539590, 0x9ff8ff31, 0xd5e3d7ed, 0x6307cd70, 0x6caa1262, 0xc660cf76, 0x5feca497, 0x5ef8b5c2, 0x602744a1, + 0x291b25fa, 0x25e6fb58, 0xb4619f0a, 0x3227018c, 0x52e5adde, 0x839f1490, 0xfcdd3105, 0x4c866df9, 0x020ea75f, + 0x694367e5, 0x2e45a662, 0xafb6bf7f, 0x7cb56818, 0x97cc1c63, 0x63226e38, 0x427f1263, 0xf4260217, 0x61704703, + 0x230cd88b, 0x861e8fbf, 0x0b13a1d3, 0xa43cb3da, 0x7fff8a9b, 0x99d5669e, 0x19e3a3b0, 0xb27c5b85, 0x022ec567, + 0x324299eb, 0xa2fb5298, 0xee5869b5, 0x5abe0429, 0xb360dbde, 0x5ee7ad63, 0x40a94105, 0x98fe6ffa, 0x97a9ede1, + 0x0dd5c06c, 0x28e16597, 0x363172e9, 0xb93da351, 0x449dc350, 0xe763bfd6, 0x42b256b6, 0xd68a6fbb, 0x4840d204, + 0xb9c62c91, 0xee69df67, 0xee36a199, 0x044799c6, 0x586f745a, 0x51c90552, 0x4b682fb6, 0x7f8b7011, 0x0f9e4385, + 0xafecefe9, 0x7aef7b13, 0xef2921ef, 0xbba32f38, 0xa3d3e9be, 0x0b17749a, 0xb3502510, 0x2432d71b, 0x98acb367, + 0x8596adf1, 0x2b34ef89, 0x2f6a0b55, 0xdfa5865a, 0xb83cac30, 0x6443b9d0, 0x73cd6e7d, 0xc59a647a, 0xc41363ea, + 0x161d25f7, 0xcf5955d1, 0x07b4ec79, 0x070ff6f1, 0x3c852a71, 0xf2613272, 0x66905eae, 0xd6cff6e5, 0x28e3df39, + 0x350a013f, 0x6122edeb, 0xfca08fef, 0x93f2921b, 0xc70b2d45, 0xa333d270, 0xcd587982, 0x60638bde, 0x6c087364, + 0x981c9999, 0x7180623e, 0x214c265d, 0x71cae463, 0xd493f994, 0xd039973c, 0x2669d5a4, 0xc9bbb8f1, 0xd7c782ad, + 0x7ea7bae7, 0x01c8d9e1, 0x9ce7efce, 0xf9547a77, 0x0e6cdd1a, 0x21ff3de9, 0x2d8c40b1, 0x1f496f0a, 0xe580ec91, + 0xa0c48b91, 0xdf433c5a, 0xc08b4b4c, 0x12387f95, 0x6fe5cd37, 0x3c9324a3, 0x8087e922, 0xdd057c5c, 0x6300919e, + 0xe8bd3650, 0x029109c8, 0x3d900d0f, 0x2049b2cd, 0xb4957c5a, 0x1942f3c2, 0xc25fac50, 0xafdc88aa, 0x7d4d349f, + 0x536a9349, 0xf254317d, 0x72fbec89, 0x9edfdabd, 0x83f2f784, 0x18b57d0d, 0x0c3337d3, 0xa8384cc4, 0x12574a3c, + 0xc5237119, 0xa3d6b273, 0x040c9683, 0x27092f72, 0x5cc0e649, 0x23d3ba06, 0x6318d4df, 0x476d7363, 0x5cec614d, + 0x6a02b82a, 0xd4e21389, 0x62e5cffe, 0x82550bc9, 0xf9d6cf8d, 0x95367056, 0xda8165c0, 0x18fa2709, 0xa4bf2be7, + 0x90ee48c8, 0x201ed9bb, 0xcf478418, 0xbb0b3476, 0x0f33f5af, 0x32df34df, 0x6047b529, 0x6d696191, 0x48da6e3f, + 0xbaf5f4d1, 0xd3d1d274, 0xbf3687d8, 0x822c01ee, 0xcd76f51f, 0xa1da6125, 0x3e57dc81, 0x19709efe, 0x77b4d91e, + 0xea8199ac, 0xad2ebb63, 0x3911183c, 0x6c4209d7, 0xbc313b16, 0x0bf5a4e8, 0x99c450b5, 0x47c23712, 0x5ccb03e4, + 0xc8425f29, 0x439e3c13, 0x73b0ac35, 0x97252567, 0xa8de168b, 0x64e43842, 0xd08ab7cb, 0xa54579c4, 0x60b3a926, + 0x6802241b, 0x1e649795, 0x60fff9e1, 0x14f4ac63, 0xe1302773, 0x79196379, 0x8498adac, 0x5798b6d3, 0xc59d2823, + 0xa1dfa881, 0x7f196969, 0xdc838d10, 0xd0e1047a, 0xddfedb23, 0xe9798b3f, 0xa72ab754, 0x6e9a4fb7, 0x1c976d6a, + 0xf51b92ee, 0xd2cce4c4, 0x5efc856c, 0x0ea6a0d1, 0x06797e29, 0xef289507, 0x3d629e34, 0x3fc44267, 0x1977d893, + 0x4ef3d289, 0xea0747f7, 0xfb4d3a26, 0xa94b7a28, 0xc7a6e63b, 0x56050919, 0x09220694, 0xc62abf72, 0xd4bef450, + 0x86668ccc, 0x8634720b, 0xcabf3609, 0xe64ca659, 0x5e30b443, 0x972d2aaf, 0xc1788fee, 0x665a1857, 0xb61dfbd8, + 0x626e5d4d, 0x2313782d, 0xa868fc72, 0xa6d5c03a, 0xa68ad04c, 0x1cfeeb80, 0x98d14df8, 0x971f7e4d, 0x9af01d1c, + 0xc8f5ecd5, 0xbe1571dc, 0x9f0fbf25, 0x73ad1bf3, 0xd39a7d57, 0x6eddbcae, 0x0148b8b4, 0xa6b0c70f, 0xc9b5cd27, + 0x355c632a, 0x6deb63b5, 0xfdd54c0b, 0xc24761b5, 0xb4f29f0b, 0xbb7f4163, 0x9c5f6fb8, 0x0105f2cc, 0xf46833a9, + 0x2b4c6951, 0xc604e66b, 0x5499a5be, 0x067ffb8d, 0x1b273132, 0x777fd1ab, 0xd5ae57fa, 0xb8e16664, 0xf202b5b3, + 0x756cb63a, 0xfcf9a190, 0x93db784d, 0x3d9d2fac, 0xf770551d, 0x0587e537, 0xe1311fb9, 0x86599b93, 0x124642f9, + 0x12e9209c, 0x7bb997fa, 0x4059d151, 0x7fa49430, 0x95eb7034, 0x9511bf65, 0x7ab77403, 0x9ea4b7a8, 0xa9b3320b, + 0xe2da73b7, 0x38f59699, 0x50f11890, 0x726fadc5, 0xb1c51f15, 0xf13dadfa, 0xc7437770, 0xa7538ff9, 0xf7657c7a, + 0xaecd81bb, 0xd51493ca, 0xc6ff0344, 0x24841dea, 0x250a5bfb, 0xa89d9209, 0x5409f6b3, 0x08b68396, 0x55663d11, + 0x75019d99, 0xb0ee43ee, 0xa1ca0c6d, 0xc53a3c71, 0x7a2406bf, 0xe533ec4f, 0x8a3f1cd8, 0xe9949206, 0x32daa986, + 0x55ef22f2, 0x09f97c96, 0xb37a640f, 0xbeb433c2, 0x06e13d7b, 0xb44c3c87, 0x53973dbc, 0xe0fe51ef, 0xd7c9394a, + 0xec7d1842, 0x92ab4e1d, 0xe45033e6, 0xf5fadc27, 0xd8279409, 0xac6fa756, 0x7bf0e169, 0x90bf831b, 0xe188cfa0, + 0xa97fbfa9, 0x525e91c1, 0xde9eacc1, 0xaffacf76, 0xa2746ea5, 0x294e8a8f, 0xe28ec618, 0xcea94357, 0xc90c762f, + 0x1a823364, 0x90347d27, 0x20141ead, 0xa4f88db4, 0x701e9576, 0x079f6225, 0x5a9efd11, 0x70d41280, 0xaa52888c, + 0x9b7ea52a, 0x86e4e80d, 0x0bac3a4c, 0xaeb43132, 0x566caf1c, 0xb8773369, 0x0e76d26c, 0xaddea518, 0x061800c1, + 0x5bcd4ab2, 0x3a7fe0f9, 0xb2290ccc, 0x64fbc610, 0x6ee5de5f, 0xb9ef8d3b, 0xb11b1991, 0x23ad43f4, 0x89a2ed78, + 0x6baa0ce0, 0xa8b4b148, 0x571c1891, 0x66073b6d, 0x6b9f4093, 0x7584bdb0, 0x9d85a37c, 0x816c36df, 0x49d16d90, + 0xd88ca933, 0xbaed7955, 0xba93bcfd, 0x977d1fbb, 0x95043c47, 0x291064b9, 0xd032f0df, 0xc7235b69, 0x2e23aac1, + 0x84e9ef7b, 0x9f8196bd, 0x2c628ab4, 0x65580065, 0x6d3a51ee, 0x9df6923e, 0xa2b72dd5, 0x36049f3c, 0xb4f3f99f, + 0x925ddce9, 0x0a732105, 0x1a6062e1, 0x17523c30, 0x69bb5a88, 0x42847c60, 0xeabf1739, 0x2163c800, 0x7289f3f0, + 0x50215f88, 0xdd77078c, 0x37b5dd39, 0x28e2a896, 0x9ba1db40, 0xbe835422, 0xa4e6ad6f, 0x68f6c92b, 0x89e4a03a, + 0x8325a989, 0x925d0035, 0xad939b34, 0xe0628c6d, 0x892925ed, 0xc59132a9, 0xe5852650, 0x180152b3, 0xc68ad34c, + 0xdc107ef6, 0xc93b147e, 0xfe694bd3, 0x59e7b3fd, 0x743300d0, 0x3caac322, 0x5d90cd2c, 0x55c51ab6, 0x4ef57865, + 0xef63bcbe, 0x92242df8, 0x623ee498, 0xab6fa1b6, 0x7165fc34, 0xdc6b1596, 0xce195690, 0x8cc77be9, 0x080a76fb, + 0xb83d943f, 0x36008ddb, 0xf569ae02, 0xe0940ddc, 0xe8a9c8c1, 0x702242ea, 0x848491e5, 0x5fd59ced, 0xdaa6fd17, + 0xa5b753c2, 0x334ce119, 0xb4c55bf7, 0x1cde5aa0, 0x197b10ff, 0x30267e52, 0x65962e49, 0x0972f741, 0xa134b5eb, + 0xd6426914, 0xe25f8a49, 0xcf62f7a7, 0xb0770ffc, 0xa88a262a, 0x0c99b022, 0x99ef4441, 0xd0f758e8, 0x4e00a7c7, + 0xbd218f8a, 0xd7373bc0, 0xcf686624, 0x96f85998, 0x3f2c6709, 0xff3999f8, 0xc631484a, 0xfc7edb37, 0xf9fe4952, + 0x69240c06, 0xcdcff4fa, 0x39654590, 0x739244e9, 0x6b53162d, 0x34a6748a, 0xc372174d, 0xba819093, 0xed61ad30, + 0x2f968cd2, 0x0cf04800, 0xcd9df9a1, 0x89977b15, 0xd4a7ffba, 0x6dc694c7, 0x4d359bfc, 0xa696db87, 0xc457df90, + 0xfdcf716f, 0xf0b700c5, 0x301ce6e7, 0x4e66c802, 0xded6ed46, 0x6e9688a7, 0x001824c3, 0x593f5c50, 0xa96fa4a4, + 0x2094f9ee, 0x3b0bcb8d, 0x97c7a80d, 0xf2cd2a35, 0x5826633f, 0x77b6cc55, 0x14a37fba, 0x6ba90bc2, 0x77c8df86, + 0x4802f5b8, 0x94278603, 0xb0b91666, 0x9ed4c906, 0xd78f192c, 0x1ce17d7f, 0x2f2d9e7b, 0x1ed21268, 0x35139809, + 0x4899c2c1, 0x8ea6f0c3, 0x06748d42, 0x065421f0, 0x157da5f8, 0x883ac2bf, 0x2cacb1e7, 0x8779fc91, 0x1ced4a50, + 0xa7803014, 0xeaf73564, 0x7a03c991, 0xd4637e32, 0x5881de9a, 0x5362ed93, 0x381c9c0d, 0x9f0bb514, 0x722a15e8, + 0xe5e6e29d, 0x14f8b2ef, 0x41f87018, 0xcc515b33, 0x0e9eb68f, 0x64b95f62, 0x11372efe, 0x1d078b13, 0xf59a32e2, + 0xb7b225ef, 0x95559f44, 0xe5653a3c, 0x349d70c4, 0x1a2e6a61, 0x59c7c982, 0x00e871d7, 0xdd1e79c4, 0x1f19792d, + 0xe5fd9f4c, 0x94ad9a12, 0xfe3e15af, 0x6c7e8fa7, 0x042bb03c, 0x665326a9, 0x6b443f17, 0xbfba26f6, 0x4a3d2d10, + 0x18616297, 0x500f389b, 0x4e560929, 0x5c928ba7, 0x39c7e7dc, 0x4f558e5d, 0x57027cb8, 0xa1941ab5, 0x08e4bb59, + 0xac2bafa6, 0xe6372734, 0xf1bf89ca, 0xcb3f719b, 0x1e1dd4a5, 0x4590a6f0, 0x1d9a8cd8, 0xc0f3639c, 0xc098bc9d, + 0x55b32022, 0x99fd4b2b, 0x355f95b2, 0xea803d27, 0xf1c9ac76, 0x811fd3bb, 0x9e728560, 0x95913ca2, 0x496abbdd, + 0x01eb4918, 0x773a4fe0, 0x9dd0bced, 0xfebb9ae3, 0x6988a46f, 0x9a5c3524, 0xc1d68945, 0x7d186859, 0x4536b37b, + 0x711d6234, 0x887d5600, 0x21a20170, 0xc1957ad4, 0x89cab3c9, 0xe57a102a, 0x8cc5d513, 0x0133695e, 0xd8c7c0ec, + 0x316eb725, 0x65be451e, 0x4ed435c5, 0x25c2e1fa, 0x33ab2d24, 0x8d3ba22a, 0xda88d30e, 0x355a8097, 0x67955cdd, + 0xa9c32ad0, 0xe9d2bf31, 0x99d76d1a, 0xa02dcadb, 0x15c0f7d6, 0xf5015161, 0x32da7432, 0x3ca6f60c, 0x9924bd36, + 0x0deefc2d, 0x23d61078, 0xc3a00610, 0xcfce5e8a, 0xd732b7ed, 0x92439665, 0x08f32a66, 0xc2c36ae8, 0x6223f928, + 0xeb36c85b, 0xf986cddd, 0xb7119793, 0x9db5ba49, 0x5bdc193a, 0x4a6fe2ea, 0x6a3b7e02, 0x2b8a2898, 0xa00b25d5, + 0x2acbd290, 0x41884827, 0xf1cbb1fe, 0x25b66b86, 0x78da29bf, 0xd9b200ef, 0xf36c9ae7, 0xf696ddd4, 0xb4da483f, + 0x155d5330, 0xd59fd8f8, 0x19eb2e6e, 0xaec1dbcb, 0xe1a7d32f, 0x0bfb8cc1, 0x16278d80, 0x8c080d66, 0x391c117c, + 0x68bbbbbb, 0x03c464a4, 0xf3672002, 0x45aed188, 0xfcc938f5, 0xb5b251b1, 0x7aa958f4, 0x4a36b793, 0x585711b9, + 0xca87e246, 0x921b136a, 0x45b19ae8, 0x77445805, 0xa890e560, 0xdcfca8b7, 0x11b2ab7c, 0x97024105, 0x435f599f, + 0xc38a3a28, 0x73fc398d, 0x0260738b, 0xded86079, 0xf20e84fa, 0x6a9d46c0, 0x4686b70f, 0xd40bd4fd, 0xfd48c32f, + 0x49b225b4, 0xa5a2bbad, 0x95430b7d, 0x7cff0374, 0xcea99a16, 0x68e9b31c, 0x01d8bdd1, 0xa8a8b13c, 0xe287604f, + 0xac8b9734, 0xac1148a1, 0x9e6a52d6, 0x6da49af2, 0x74e0186a, 0xb9ef24c1, 0xa506fbb7, 0xbe9f09f7, 0x1b96f555, + 0x69341999, 0xcfdc51f2, 0x694e64f6, 0x420b9819, 0xac41730e, 0x6f884808, 0x8dba9f63, 0xe50b0cf4, 0x0884f0a8, + 0xad1adfbd, 0xad12b1f4, 0x72f6a1fa, 0x49d370aa, 0xd916a67d, 0xbd9d4fd1, 0x6d80b46f, 0x622ed8f2, 0xbc2e5628, + 0xe8476160, 0xcbaf3e1e, 0x97ae265d, 0x0365a7b4, 0x29390e03, 0xb5ba4198, 0xf20d7cbb, 0x1b6201f3, 0x559634ce, + 0x0f8a4e90, 0x492e101e, 0xec702dfe, 0x28272f11, 0x46cb8261, 0x0bc32041, 0x403fe392, 0x994d4d6e, 0x71bbbbb3, + 0x8ff2f418, 0xb2c766d4, 0x5fa428e9, 0x141afe2e, 0xd57ac4d5, 0xc838d3e8, 0xb23d96fc, 0x1c65ed9a, 0xef950cdc, + 0x62905f52, 0xd68bfaa8, 0xd62d09d9, 0x104893a7, 0x5845bc12, 0x01d30645, 0x13e04341, 0x0e9ca5b8, 0xabc30492, + 0x18ad639a, 0x10476562, 0x9c9c7588, 0xcbbd6e50, 0x9cd87d2f, 0x3a9cc243, 0xd0ecd5a9, 0x917c3ab3, 0xa2b2a11c, + 0x338930d0, 0xde8461f9, 0x9bab6e7d, 0x625b75ef, 0x96e7751b, 0x85579208, 0x48c084ec, 0xe6a0a31c, 0x366dbcae, + 0x398bf125, 0xcac5dba5, 0xe56cc9c9, 0x550351b9, 0x4ff51a02, 0x7a031b8f, 0xa11b6c52, 0x722ff5a5, 0x1d939863, + 0x19f1f76f, 0x78b8bfd9, 0x86efc05b, 0x797d8c9f, 0x2c20380a, 0xc9d9c1f2, 0xcd8df05f, 0x1e924364, 0xa66ccfc0, + 0x17aa8f40, 0xbdea9cef, 0xda76a7d3, 0xc035824f, 0x0d52e478, 0x49a34da9, 0xa8556548, 0x201490b1, 0x80ff4e9e, + 0xa41a4c61, 0x28b494e1, 0x45fd50a5, 0xc00eab5d, 0xfffd3778, 0x8135a21b, 0x1377060a, 0xefc58ccd, 0xa0a72db2, + 0xd1f155e6, 0x94b6634f, 0x1c28b46a, 0xa43d5981, 0x680dfda3, 0xd154b093, 0xa75846cb, 0xdf994974, 0x57f1f742, + 0x32792cb8, 0x7d74bb8a, 0x80c686e1, 0xf413afbb, 0xf9c5d1c4, 0xbbd1e056, 0x975c77ba, 0x15813012, 0xbe998efb, + 0x54535744, 0x5c108267, 0xac2417cf, 0x3babad07, 0xa81dfa07, 0x787b01e8, 0x8a729310, 0x59f9b724, 0xe2b6aa59, + 0x1b7efb4d, 0xf05cc54a, 0x1d28c729, 0x321bcf2d, 0x582473b7, 0x7394ea36, 0x820ea8f3, 0xc1217361, 0x09713037, + 0x636f493e, 0x007499b6, 0xacee3bf0, 0xa4ab3775, 0xe1f1cd55, 0xf90aacd0, 0xcf1aa0f2, 0xc87e5a7b, 0xd9749e71, + 0x9a8e70c1, 0xb4f2c576, 0x08d283a8, 0xfaeff5cf, 0x18deb802, 0x0681f43c, 0x0ec2644a, 0xfc2db829, 0x3a294b94, + 0x7b8b87a3, 0x2c87b7c1, 0x3dc26ed1, 0x63677bc9, 0x3e80dd2f, 0x9ddd0896, 0xa1e64c71, 0x2fd9a6cc, 0xe01f1b3e, + 0x7b7eeafa, 0x7764c425, 0x2228cee5, 0xe7b2cc64, 0xc5bc9504, 0xba7c5b39, 0x823cb41e, 0x9fa23112, 0xdbe8aace, + 0x80cad5b7, 0x73374c38, 0x09b308bf, 0x8fcf55cb, 0x3eedd642, 0x41bd1638, 0x6c78178c, 0x803968b9, 0x9699e258, + 0x3d99e084, 0xbf996b9d, 0x1378dea3, 0x55ea184e, 0xc4564f6b, 0x88a2f485, 0xf8a727a4, 0x42dd266d, 0x5326d0fa, + 0xb212e46d, 0x2cdc5ea6, 0x933a9cbc, 0xd2222e4f, 0x642b8ea5, 0xdefcd8a0, 0x7aa26a09, 0x1dd18c1d, 0xdf1c5b00, + 0x5d9bbaee, 0x30c1bdc6, 0x5b99553b, 0x50e520c7, 0xb520e793, 0x90c14298, 0xd9b66c23, 0x5e09c653, 0x29a87af6, + 0x25c44499, 0xb05ad227, 0x3335cbf2, 0x7553c4e3, 0xe78a2966, 0xa1c6698b, 0x64a2a733, 0x5ac87772, 0xfda0bf7b, + 0x8b04fcf9, 0xa3ecc788, 0x482ebefe, 0x460f34b9, 0x52857507, 0x0bf5c058, 0x3033244b, 0xbe9ea897, 0x5c63073f, + 0xec31407f, 0x919169f8, 0xda4b3dad, 0x73104290, 0xddd12966, 0x1da4e765, 0x61e71458, 0xea16049a, 0x7f2c3813, + 0x9d80486f, 0x0c312741, 0xd003f267, 0xd4de5a4f, 0x81f6e3df, 0x79e2558d, 0xc2799ee7, 0x13a9cfbe, 0xd49e92aa, + 0x7646980a, 0x5b2a9f3d, 0x8bf057ee, 0xb8d360e4, 0xcdfdda9d, 0x48668594, 0x552b7d25, 0xf1a44eae, 0x9d64b2a4, + 0x0b9dee8f, 0xa81a48f7, 0x051fb503, 0x58d62b24, 0x4af4d0b9, 0x27df4a95, 0xa498a4c2, 0x70ec222c, 0x78a95b9a, + 0x99408643, 0xbfc9eb0b, 0x769b31dd, 0x3a13ea99, 0xf1d4923c, 0xc5f13462, 0x780e83d1, 0xfbf8b981, 0x16c05f2c, + 0x7f718a89, 0x98fe7455, 0x27faaf62, 0xf4d54bff, 0x23ef6aae, 0x1f476058, 0x8d2d4dc8, 0x8a2effc5, 0x664f005e, + 0x438088a3, 0xa3e58980, 0xbd49c491, 0x4570e043, 0x9e896916, 0xc51a182f, 0xb0014647, 0x58f77880, 0x633ad150, + 0xacf9b536, 0xf1616cb8, 0x34bf7f25, 0xdf2ea8ff, 0x2c643b43, 0x434a48d9, 0xb9301d00, 0x1fd4eb57, 0xb7539df2, + 0x20ecc9f4, 0x4f949d8f, 0xd3c76fb9, 0x3990950f, 0xa8a9e285, 0x3a8e14f5, 0x6640994b, 0x77b9dc8b, 0x5a36847c, + 0xf524f9dc, 0x097d6da9, 0x91ca4b6b, 0xaeeda057, 0x29f9994a, 0x9ed81712, 0x86f40331, 0x7105c98f, 0x01d40f5f, + 0xcb3b7dd3, 0x12c2776f, 0xc9a35081, 0x22eec1ba, 0x851814f2, 0x6ae56bc7, 0x1d584e2b, 0x66deac06, 0x43f48737, + 0x056dca22, 0x36c0415a, 0x516d6ecd, 0xaa48f3e4, 0x0f5d3e20, 0xdb311219, 0x26b0059e, 0x5186f3ec, 0x7b17e11d, + 0x7a471ac8, 0x146b15ff, 0x745aad0d, 0xcd7eb039, 0xa7f32766, 0x8f205430, 0xa9a3e532, 0xdcb892f8, 0xdb01f76a, + 0xa4de1252, 0x451dee12, 0x60cf949c, 0x30f02285, 0xc3358d83, 0x14620232, 0xf1865eaa, 0x9dfea45e, 0x02db1b37, + 0xf8bebc9e, 0x67c4dd2d, 0x5c60ff6a, 0x8a54cd9b, 0x73f6d63d, 0x0cb5348d, 0xd4de588f, 0x48c98d60, 0xc5e8a755, + 0x62510ede, 0x10158e2f, 0x0b662dbd, 0x8688bed1, 0xb81be10c, 0x2799fb1f, 0x510f9778, 0x2d7a5787, 0x3bb25bb2, + 0xce52a408, 0xed96bd8a, 0xb826d592, 0x5adcd580, 0x9d6b2cfc, 0xabb34b18, 0x929aa582, 0x3aa821ad, 0x601684e7, + 0x1978137b, 0x9276c03e, 0x465a3566, 0xced6eda4, 0x488efec3, 0x8222679d, 0x49060bf7, 0xd94f0b9d, 0x3eea15e5, + 0xc6524a77, 0x5120006a, 0x3c14f579, 0x998446c6, 0xf62b319b, 0x12802e81, 0xf7f96edd, 0x78365a77, 0x52b816fe, + 0xeac8d602, 0xdedfe87e, 0xc46eb35f, 0x7125c895, 0x4d52da03, 0xf69d3bcc, 0x34c449e0, 0xf7c02a36, 0x211998e7, + 0x45aef6cd, 0xcb0d2c65, 0xe642be04, 0x644f2048, 0x5b879c5d, 0xbd3b7671, 0x920ce6f7, 0x50f69ecd, 0x8659be0b, + 0x67aff85c, 0x8e261388, 0x49905233, 0xa7ac3785, 0x7252a651, 0xdbedd961, 0xe21026bf, 0xc7fe3c28, 0xe5f58601, + 0x071bd15b, 0xbf9ba0d8, 0xf8dc3613, 0x756e4ce0, 0xcd7e2994, 0x134d126a, 0x31957df1, 0x04ff51fc, 0x8ec172fe, + 0x5ba47c67, 0xd4a73524, 0x733225b7, 0xdc0109d8, 0xa3c7ecca, 0x81ab6d84, 0xca481d00, 0x2614e54c, 0xd8836a0e, + 0xf797e798, 0x52f35e17, 0x05eeec7f, 0x54e6ff3c, 0x4fb13748, 0xd6e63d3f, 0x83384753, 0xedaa4774, 0xf77b4fe4, + 0x3283b7f8, 0x1b36a29b, 0xa27022b4, 0x13193991, 0x8692498c, 0xedb89af8, 0xc78a1454, 0x4cc8e1e4, 0x3ed0c90d, + 0x7bb0d895, 0xe26da189, 0x8b14c114, 0x88fa5d8b, 0xab58b9ff, 0x255e4dee, 0xc783c3f6, 0xa1bde3d7, 0x1641651a, + 0xc17ac9a3, 0xd78b6981, 0x89c568c7, 0xd8b37a96, 0xa691f35f, 0x4f45f0c9, 0x4f6411ea, 0x559a3690, 0x279220a6, + 0xb8c6e709, 0x28df7e2f, 0x904b69d0, 0x414cf639, 0x2e5b473d, 0x0bb171ad, 0xebff136d, 0x7c99860b, 0x9e62fc80, + 0xe3047406, 0xdacc65b3, 0x6f07fe32, 0x64d93521, 0x051f5f25, 0x95bbb93a, 0xb606a1bc, 0xaca2b051, 0x2c38b23e, + 0x50a00bbf, 0xec1f6a53, 0xa4b5949f, 0x20110fae, 0xc8b78914, 0x3799e053, 0x1478adb4, 0x98336f7b, 0xefb0cb97, + 0x86d86064, 0xb3a28dcf, 0xa6b07d15, 0xa18e6b2e, 0x60d72e75, 0xc09a2bdc, 0x0b1ae121, 0xc343ce4a, 0xc4fdfb44, + 0xe936a636, 0x8942c979, 0x0ed86bdd, 0xfea51459, 0xd3b4f028, 0xdc53e391, 0xf6eb9d33, 0xec5c45ea, 0xbce34480, + 0x6d4b6220, 0x037d50ed, 0x66488308, 0xe9ee8c1e, 0xec649887, 0x74a79f87, 0xc498ab0a, 0xf55f65c7, 0x808f6d68, + 0xf1af687a, 0x4dfda615, 0x9e3bce5c, 0x43e682cc, 0x5e317f6b, 0xee25d4f1, 0x6931f8cc, 0x4dfb777f, 0xee055d49, + 0x618c7e9e, 0xaed7bdcc, 0x1fd7d0b7, 0x9e0f912a, 0xdd1e3ca2, 0x53743d60, 0x58a59af8, 0x1bce2187, 0xf56593a9, + 0xd411eebb, 0x88036b67, 0x943ba760, 0x4ce22154, 0x995cf282, 0x9d2da6aa, 0x7c8ad72f, 0x2a22df50, 0x168205d7, + 0xf062b32d, 0x3331eab9, 0xa8f442f2, 0x2b7429da, 0x109d7b42, 0xffabc479, 0x3b40618f, 0x52d31552, 0x83c8ba9d, + 0x7bce02f4, 0x43446990, 0x74e218fd, 0x5fc6c04d, 0x5dc9201f, 0x59bbb3ee, 0xb6539fde, 0x3682542a, 0x6c9e66fb, + 0xeec66c6b, 0xf2e49796, 0x30995e43, 0x16822681, 0x86eb7302, 0x4bb517f4, 0x53602d6d, 0x1c80f0b7, 0xddcf45f6, + 0x866035b6, 0x080d3370, 0x0cb7eeaf, 0x6e77b71f, 0xdb46cceb, 0xf866e9d6, 0x15bf1a8c, 0xc555bd6d, 0x2c776b9a, + 0x1ea77145, 0x23b18cc5, 0xad31426d, 0x4875abc6, 0x6c687590, 0x23d13b12, 0x0ebb777e, 0x1932d3e7, 0x61c9dacc, + 0x51a1a78c, 0xb8fad0a9, 0xcda06317, 0x83c1c9cb, 0x41317059, 0x40358b62, 0xdecc7605, 0x2020c996, 0xa526db1e, + 0xdc5cebd3, 0xff59e42a, 0x833263d5, 0xd28b694b, 0x605303a5, 0x0823d672, 0x81b8f38f, 0x7d696d66, 0x664ff5ce, + 0xe3c3216c, 0x289c1ecc, 0x1cdc7729, 0xf25a271b, 0x4c53e9ac, 0x5708b346, 0x25eaf887, 0x513c41c8, 0x0a7c739c, + 0x6cefb52a, 0x939c1d4d, 0xb406da10, 0x789b75a2, 0xe1184344, 0x78ed77ed, 0x9287aac9, 0x0b12d792, 0xb6fa376e, + 0xeb06250d, 0x88bf0d91, 0x4c439112, 0x69445419, 0x15a25489, 0xa23603b7, 0x0d424c6b, 0x7a68eb5c, 0xd8176c4e, + 0x3926605f, 0x9659e5b8, 0x0c7325d5, 0xb5501ca5, 0x3bfc5e7a, 0x7cbd0d92, 0xb2a42581, 0xa18981a7, 0xb44d99f8, + 0x43ab6046, 0xad1373b1, 0x3996baa2, 0x80580eb6, 0x7fdb1c61, 0x7c6999f5, 0x77cf069f, 0x11136ab9, 0x67e0e354, + 0x26dffa31, 0x7918e19d, 0xf7d96fbe, 0xb6c25fb1, 0x46a2a855, 0xf2530332, 0xf70b0a37, 0xcce7a21d, 0xf9019a7c, + 0x27632538, 0xa83a2db8, 0x3000cbe1, 0xfacab9fe, 0xf4ea9c2c, 0x87441c95, 0xf25d57b8, 0xda95ecc7, 0x2bc3301d, + 0xbe4d39ee, 0x3501fd2e, 0xabde6e79, 0x777996b6, 0xc92efaaf, 0x4d174241, 0xc224ae51, 0x0b6dbbd9, 0x82015dc1, + 0xf6d30a70, 0xc3d3173b, 0x5743a4a8, 0x614ae082, 0xbcef2145, 0xbd0a51c0, 0x579c964b, 0x0a6cc0cf, 0xc72dc6d3, + 0x441d7076, 0x93e62c9d, 0x14a2b7b5, 0x6f4ce676, 0xf8615c15, 0x93416a7b, 0xd483d15c, 0x618ef7fe, 0x82c01366, + 0x0ec9f5ca, 0x4883aba1, 0xbbff83d4, 0xc5816d90, 0x2e52f164, 0x45960e60, 0x85406392, 0x48b110c9, 0xa85dcdc5, + 0x0ba58a7f, 0xc6a1c66d, 0x8e5300f7, 0xa1f7f62e, 0xe1b96916, 0x364663f2, 0xd44a7844, 0x0e235e8a, 0xf0cce563, + 0xe2cb27f9, 0xc363cbe7, 0x9a51f4ce, 0x2094f47b, 0x4ca485f0, 0xb828ff88, 0x0ee26807, 0x873c89da, 0x6523eb26, + 0xd3c45fe7, 0x9ebb6a18, 0xb3298e9d, 0xf4d955b3, 0x39999cf1, 0x669540c5, 0x2918f782, 0x0c8b414d, 0x3de25bab, + 0xe68ebfc2, 0x4dce4c99, 0x33437ca8, 0x0344609a, 0xc4280451, 0x615035a1, 0xbc98283d, 0x42f33099, 0x1a261fa2, + 0x8f956da4, 0x67a7bd9d, 0xf070487c, 0x23b57fc5, 0xbbb11166, 0x771f6f4a, 0x42f3230f, 0x39a6e0e0, 0x72b10cef, + 0x5fec17f9, 0x59b3bff2, 0x82e6c2d2, 0x1c7b3e0b, 0x06cd7f0b, 0x6d737016, 0xcd3b804b, 0xcc1b8a1b, 0x3614ae9a, + 0xd16e1c26, 0x76fda834, 0x779e9db3, 0x42cfb71b, 0x83b0eed0, 0x3b28b3c4, 0xc1c34fc8, 0x98f271cb, 0xa46384ac, + 0x14a05fc1, 0xdd739d9d, 0x11555c86, 0x557113d1, 0xdb4707fd, 0x6d967203, 0x5a65e033, 0xefabd855, 0xf81af303, + 0xe8f776c3, 0x5b00f8d2, 0x3ec7becf, 0xeb9dc95f, 0xf047d33e, 0x8a4ab91a, 0xf4b2a94d, 0xdf512749, 0xcece0f1e, + 0x1e359c39, 0xbd1bcd07, 0x381f2986, 0x9a4bf0a7, 0x3101daa0, 0x35a1be71, 0x000eeb95, 0x26705de9, 0xd4914d75, + 0x38f08e23, 0xbae347ad, 0x0c05d49c, 0x249ebf23, 0x935d28fd, 0x1b6d392d, 0x357d55e5, 0x26b890b5, 0x27c3c25b, + 0x08245f0f, 0xb82b4453, 0x103ca1ee, 0xdc57f827, 0x987e2aad, 0x9dc59066, 0x004bbd5b, 0x1ea51cb2, 0x9b3b090a, + 0x6edc139f, 0xc6237d07, 0x1951c72d, 0x8e666a5d, 0xba4fcdee, 0x83892681, 0x0efb9452, 0xfcb2fe74, 0x3f2eb6f6, + 0xbcc63ce1, 0x977c07e4, 0x19896f3c, 0xd0ead99b, 0x45cfc381, 0xa4bd415f, 0xa8398ec9, 0xb7c0003f, 0x4f39d2dc, + 0x46a25943, 0xa6d70a93, 0xa059d223, 0x760aa5d3, 0x9e4ec45c, 0x2499d89e, 0x0f7cbd91, 0xf013d104, 0xadaba1ae, + 0x8845c20e, 0x909ae4e1, 0x3c392ff2, 0x426033f5, 0x62eaaca7, 0x43220ce0, 0xdd7fb4f3, 0x772f0471, 0x80e27ea2, + 0x087c8bc5, 0x791dccbd, 0x7be42170, 0x2ec3a1e2, 0x92287fbf, 0x14a6e8d2, 0xd02c0579, 0x0bd7684f, 0xf4b1be9e, + 0xd06ee67d, 0xda1c6c05, 0x2f91884d, 0xffa3659e, 0x0a98e96c, 0xe611045f, 0xe84cfbea, 0x79183b31, 0x850d96db, + 0xee21e744, 0x27c67fdd, 0xd5a07095, 0xda2be062, 0x2bc1409e, 0x66b9a7b9, 0x2427f195, 0x230a4de2, 0x9670728a, + 0x62ea4307, 0x642ded24, 0x0e1b717f, 0xe3623647, 0x36a58508, 0xec876b74, 0x97d2d6d3, 0x6fdb16a7, 0xd5d80120, + 0xb14511bf, 0xa9d6a848, 0x2e286f60, 0x5fcd3f28, 0xefaf8673, 0x825f237d, 0xa3381b29, 0x2291b6ba, 0x0532c387, + 0xb1bec930, 0x2fdd4072, 0x966ca556, 0xbcacc239, 0x92f6fcfd, 0xfa60791d, 0x883703fd, 0xa622822b, 0x5689c183, + 0x9c196a80, 0x3e956f4f, 0xc26b8700, 0x6c5f1766, 0xc8c56bf8, 0x398b9423, 0x7ac59ba0, 0x48e04f03, 0x2bf7776d, + 0x8f454a96, 0xdc464ad6, 0x9fdd708d, 0x012826d5, 0x157a2990, 0x286c56cc, 0x6845b0dd, 0x9d71b7f4, 0x893fbac0, + 0x11e2f94a, 0xfdf9acd9, 0x6d352c80, 0xd56c7a04, 0x05d3a9d4, 0xfbc6593f, 0x46ca30f8, 0x9e2d89e6, 0x4c685c59, + 0xcabe5d86, 0x2e4ad4c1, 0x09f131f7, 0xfab8fd66, 0x4dc55daf, 0x973b4225, 0x60d266fe, 0x046b9bc1, 0x78c11599, + 0x3cd41583, 0x1d322671, 0x30f17c05, 0x2b5d0263, 0x45f0c0f4, 0xede45ed4, 0x0b166639, 0x6787f5df, 0x07a0ef3f, + 0xb4488723, 0x6b9042bf, 0x15fcb7ba, 0x749c89bb, 0x8c75f29f, 0xe0940f69, 0x893cf9a0, 0x45e5f45d, 0xddc3bc7d, + 0xd796914c, 0xf5743444, 0xe6f9d705, 0x9a770451, 0x51f0c1ab, 0xbd51f5f8, 0x63352e07, 0x054cd923, 0x2cb0f123, + 0x7da8300c, 0xc0a1c420, 0x03947c79, 0xb1d8eb42, 0x7900379c, 0x2f031ac9, 0x9cb4f474, 0xdf10ce24, 0x5a6510b5, + 0x46b0aa9d, 0x7a34bb07, 0xf8ac2eb5, 0x319cf430, 0xf7362b44, 0x0fa6239a, 0x68d40751, 0x6c861672, 0x1fe11832, + 0xf39e02d0, 0x5a236651, 0x9650495b, 0xdadca2a9, 0x047e857f, 0xbe437fc0, 0x9886a945, 0x6194116d, 0x0a971099, + 0x043f4293, 0x97f8f4c7, 0x2ee0c0d9, 0x7f8acc59, 0xbcde57a4, 0x31998932, 0xd9a6972f, 0x874480a6, 0x9150d2e0, + 0xe8ca5dd4, 0xbb1d1871, 0x8dc8905a, 0x863380a2, 0xcc4329fb, 0x562443f9, 0x45a24ba0, 0xae7ecdf4, 0x0ca4fda3, + 0xc0eb4a3a, 0x63610c1c, 0xa568d03c, 0xf8140538, 0x86212ad9, 0xba6bdb61, 0xd6a27b40, 0x5ce5706d, 0x95d6d89a, + 0x4304fc48, 0x9a29ba8a, 0x01284161, 0x5194abff, 0xa1ff1ade, 0x5a26b12d, 0xb08fba1b, 0x793bec67, 0x06950dbc, + 0x9b97b023, 0x636b3e09, 0xa03022de, 0x6b75fccd, 0xab580ae3, 0xe8178504, 0x49cbebb4, 0xad724ea1, 0xb0f80ba7, + 0x092d0156, 0x177e6c3d, 0xf0ecf08e, 0x199a58ea, 0xf33f2f1d, 0x1fbd26be, 0x16031e79, 0x4287e0f1, 0xffc18d0b, + 0x96171341, 0xd465976e, 0xd64d28ac, 0x0eb9dfaf, 0xe3fc76f8, 0xcae9c384, 0xd2b8632c, 0xa60a18e5, 0xbfa9a163, + 0x7949ff2f, 0xd850c950, 0x0fb55763, 0x40c61a7d, 0x66ad6eec, 0xecaa4617, 0x1d92cf6a, 0x3f8000b0, 0xe1734d4c, + 0x3df056e5, 0x1e4d0a4a, 0xbe457ac8, 0xe2256082, 0x55c328ff, 0x11782ec5, 0xc7bd7849, 0xb3a6c57a, 0x6dd5069f, + 0x27ee35b4, 0xc2fe1270, 0xc1e1a467, 0xd6b564cd, 0xac2ff97d, 0x60d235d8, 0x7b823e4c, 0x821bf57f, 0xec480b63, + 0x1090f0e6, 0x313e7f19, 0x226cfae9, 0x3d9b3174, 0x6ca10af0, 0x559fea46, 0x4cd7ce01, 0x167ba220, 0xafe6bf4f, + 0xeab1f146, 0x81df3f10, 0xc794e175, 0x010f6c96, 0x288c3629, 0x59b69cb8, 0xea0fbc23, 0x6cce1f94, 0xa195e8fd, + 0x8e4390c8, 0xc2b49c71, 0x60de3a30, 0x3821defe, 0x0d62ee3a, 0xc75b4098, 0x06c6fcbb, 0x0a37c1ac, 0xcdcff1e9, + 0x8d50117c, 0x6c348949, 0x2a395ab9, 0xd4affb04, 0x0f27a1ab, 0x856cdc11, 0xa3ef76d5, 0x0d7d98c1, 0x5ec8f319, + 0x4bb0ccca, 0xf525731b, 0xedf753ea, 0x9898e74c, 0x290037e7, 0x42c3b978, 0xaa20a7dd, 0x0ddc5fbc, 0x066b1f91, + 0x476711ec, 0x765cfbc5, 0x6a171e40, 0xbd56dd07, 0xda91903a, 0x0fc87db9, 0x5be7c6e3, 0xa23cf93d, 0x74f9b9bd, + 0x1c871072, 0xa11ce41f, 0x0134d58d, 0x4d96f592, 0xb22d512d, 0xd52f7ce2, 0xecad8e72, 0xfb72b6bf, 0x2740081e, + 0xc0208556, 0xdf3b29c6, 0x8cbfb780, 0x3f37e64f, 0x5ebef626, 0xe9a5d14f, 0x6b7bbc56, 0x81879327, 0x35de43a3, + 0x1f410c0e, 0x70e95976, 0xf865ec86, 0x83ec5a5e, 0x65a90fae, 0xbc4735f2, 0x925b3c69, 0x10e002f8, 0x5430266a, + 0x4c53c591, 0x8f52ea33, 0x8c3bc9f2, 0x97b089a6, 0xd4ad6dd8, 0x533a746d, 0xbcdaadc3, 0x48bb3824, 0xa5fbb8c4, + 0xb8aaaa0f, 0x1c415c4b, 0x3cca69d4, 0x82b90842, 0x775c2596, 0xe5a52bde, 0x442a943e, 0x97b1ec2a, 0xee6ff4e7, + 0x9e568955, 0xcb5ec8fe, 0x6c3651e9, 0xffe3a8a6, 0x48882d28, 0x2db795a9, 0x36977b58, 0xf1db25aa, 0x560ec76e, + 0x606c3afe, 0xb65c23a6, 0xa2857d5b, 0x0cebfb96, 0xf7492fc9, 0xbf43f0cf, 0xb3794d30, 0xc9cceff1, 0xf4f80d42, + 0xd82003fb, 0xbbd8a871, 0xa77776aa, 0x2e8abc91, 0x7ad9cc40, 0x02ee8a4a, 0xd099d01d, 0x75f9f699, 0xa281832e, + 0xc4a405a2, 0xdf282543, 0xfbaeddee, 0x06eb7bf2, 0x87c87be5, 0xf41c3030, 0x769e35a8, 0xa4f17a93, 0x63883c25, + 0x93b21f2f, 0x518851bb, 0x1783afee, 0x8bf19b4e, 0xf8c33eb7, 0xb5e4035f, 0x3d99b075, 0x6da64133, 0xae9f8000, + 0x1a0946ff, 0x36ffa534, 0xe9404dd5, 0xd5814f46, 0x18e9aa2c, 0xd9e55f60, 0x0ab25a7d, 0x3480863d, 0xa5d7ae34, + 0xf652f4d8, 0xd76b8882, 0x6ce321b1, 0x1efb49d8, 0xc9c9a254, 0x5b0e7ea7, 0xce07b49f, 0xcbb32aff, 0x3ff60673, + 0xd76a8f0f, 0x475dfabf, 0x08b2a7a8, 0xef5a9d05, 0x4f8084bd, 0x81d31f25, 0xe4af7ac0, 0xd0aff4dd, 0x5571edb1, + 0xb38e0d2c, 0x08856003, 0xb3b88f5e, 0x5d9435c3, 0x7fbe6a41, 0x3f296926, 0x4f757d2a, 0x9a545dd4, 0x208007fe, + 0xe8b26164, 0xae08f1bb, 0x22b4f220, 0x819f435f, 0x6cf00ff5, 0x7f644ed9, 0x77185705, 0xc23970be, 0x46f2f4c8, + 0x7e395fe7, 0x1f91edf8, 0xde81840f, 0x058e3971, 0x39812341, 0xcf8aa2e4, 0x77294d7b, 0x83d5d057, 0x87b24fd6, + 0xee3507b0, 0x7bb86170, 0x012ddb5a, 0x1c7c2ba7, 0xe0ca9ae3, 0x2577937e, 0xa0c6284e, 0x2036c3c0, 0x48e4f662, + 0x621719bd, 0xb6ea8784, 0x017bb088, 0x258dff4e, 0x995ab843, 0x9dd47fac, 0x9ec38755, 0xe339e796, 0xe94e942e, + 0x1d54a42b, 0xdd740fba, 0xa71624c8, 0xd286c9d4, 0x02eea51a, 0x70ae7113, 0xb58e0bc9, 0xaa5378d5, 0x9d9e77d6, + 0xda92c4ed, 0x786b9b87, 0xdcebac5f, 0x60058baf, 0xc0809fee, 0xa9ce83a2, 0xdeb684f8, 0x1cb8fb2d, 0x330227b1, + 0x0dae1eda, 0x0f0c4f5c, 0xbe35c1eb, 0x76d0d7f1, 0x9cd6aa46, 0x82bec3d4, 0x3f5fd8d1, 0x7af98c84, 0xa6647cb2, + 0xa19587e7, 0x9a539b6e, 0x6e84d2b9, 0x35c28af9, 0xcf2a25ae, 0xa66d1596, 0x7e7a05f4, 0x678c31fd, 0x15c11fd2, + 0xaf1daaab, 0x1fafbfe1, 0x9b97ae35, 0x86c3a9ec, 0x0a43de5a, 0x1eb2bff8, 0x6ace500e, 0xa6e6c12c, 0x9d3616b5, + 0xa76a1357, 0x15d48739, 0x0cac0d4c, 0x57064153, 0x1ccf21c0, 0x5972fcd6, 0x652adf18, 0x758ea6c0, 0xf87f0f39, + 0x3336a6df, 0x77e55714, 0xa2a09498, 0x2de53db1, 0xff53cf43, 0x3416de64, 0x68c9092d, 0x6978b202, 0xeb35986b, + 0x13820751, 0x9b4ce0e5, 0x2ce8e088, 0xb31d023a, 0x48ac853d, 0x9e46da55, 0xb0db5861, 0x5cfd4834, 0xe04cf7a5, + 0x3deade06, 0x47645545, 0xe3e14b83, 0x5224d3fe, 0x76f7f79e, 0x1f606ba5, 0xbcc7d8c0, 0xdbf39a1a, 0x9a754b89, + 0x670db66c, 0x36cb62fb, 0x50e67933, 0x0b56444a, 0xe2074e71, 0x16af777b, 0x64ab726d, 0x14326ea0, 0xbfe4c41e, + 0xb5751555, 0x30823ac9, 0xf3bfc862, 0x47ae5045, 0xea0a74b9, 0x1028db88, 0xcc5fb22a, 0x782a6154, 0x68d45460, + 0xbff4eb70, 0x41333642, 0x3dd912b2, 0x2d77bf00, 0x73183be9, 0x6e4322ff, 0xfc73b02f, 0xc483fe54, 0x9082d7f8, + 0x919de582, 0xb40b4dad, 0x915c835a, 0xc0d2b7fa, 0x8ecce28a, 0x23aa8eaf, 0xc7f5a003, 0x664467bc, 0xad8c81d4, + 0xb7cadfa5, 0x81772c98, 0xc99202ce, 0xe9592155, 0x504b04f2, 0xb2ba3201, 0xab2da225, 0xb9f4299f, 0xadefdda2, + 0xd4c8ab53, 0x02a5c180, 0x025c417b, 0x34882cc9, 0xd0bbf6e0, 0x76996755, 0x919f41a5, 0xa8bf1f0e, 0x9e645f86, + 0x0d75171f, 0x9238ed63, 0x53062e7d, 0x92eb7786, 0xc1a8891b, 0x5a92aec7, 0xc32704af, 0xcf4d18f9, 0x58699d2e, + 0xb48e0534, 0xbbdbbe25, 0x0fc34ead, 0x98693359, 0x41b21321, 0xdd866886, 0x5a47b4a4, 0xf6e7290f, 0x6aa6d6e0, + 0x13e2ccc8, 0x7d31e135, 0x0f18b17b, 0x3056f1f2, 0xd2be282a, 0xa9bffe19, 0x72e4b7c4, 0x1913474d, 0x026ab003, + 0x60b3798f, 0xb317e6fd, 0x394f4695, 0x66062af5, 0xadd30aaf, 0x51a2be15, 0xdcb4b3ae, 0xffa7729b, 0x05e657bd, + 0xda069bdd, 0xf7ea1ef4, 0xcbe61a44, 0xa0c02913, 0x3e286b6f, 0xa01177a0, 0xa8795598, 0x9574cbcc, 0x7226583d, + 0x7202488f, 0xfdfe7769, 0x91bab26f, 0x3457e7e4, 0x7e97b5e2, 0x18369632, 0xb0ab9189, 0x674f0a2b, 0x45e58c22, + 0xd027bacf, 0x8b612f0f, 0xa2b86fd8, 0x5ebc59c2, 0x6d5b3379, 0xa443bb8f, 0x9b8b397c, 0x17e4c52b, 0x6a52e435, + 0x25cff4bb, 0x1ca6c588, 0x7ca7c7a7, 0x22cb8b10, 0x00c400f6, 0xf3ca8ce0, 0x6e79c472, 0xcca729a1, 0xaf5efab8, + 0x60954e02, 0xc73a64b1, 0x520b03dd, 0x23fed52c, 0xae3ad3c2, 0x2a2acb76, 0x07eefe56, 0x9fc675ab, 0x025fc7e9, + 0x3a5aa9c8, 0x93950ea3, 0x1a23ffa1, 0xe735485f, 0xd759e66e, 0xc2a8a5d2, 0x973dc4f5, 0x90cceed4, 0xa5d81e84, + 0x1cacc1b7, 0x1444d80e, 0x17ec070f, 0xc1c506b7, 0xd095b16f, 0xb227ab22, 0x221f4518, 0xf64d0223, 0xe5e18540, + 0x0801e2be, 0x4383780d, 0x179ef686, 0x678480f5, 0xa0f71479, 0x307f971a, 0x0516c371, 0x3a5f700b, 0x6c346565, + 0xba6bc53f, 0xc0346d94, 0xd6d39ee3, 0xe4724725, 0x2a7ca73f, 0x1b4df43c, 0x2f538ebf, 0xa63f896b, 0x98ec5b01, + 0x1a99d11a, 0x8b15e6cf, 0x5159c42f, 0x8a99f6bf, 0x0e17060b, 0xf2ab6bee, 0xef379501, 0xe4e4ff02, 0x6ae8fcb3, + 0x9149b516, 0x963a9e75, 0x83c381fc, 0xcb12e0d2, 0xb6efd7ba, 0x15e38ca0, 0x75f4a25e, 0xa87aefb5, 0x9550c0c3, + 0x5c5586e9, 0x83665991, 0x695350e6, 0x79d802b6, 0xbe67f6ae, 0x337b4858, 0x8814bb34, 0x974fdf99, 0x7c0fa5e4, + 0x4a5d9a4a, 0xf0867a05, 0x89688003, 0xcd1d382e, 0x073a596a, 0xebb20ac6, 0x0de66360, 0xc0ccf023, 0x4d74cebb, + 0xee80bc40, 0xc61accd6, 0x7d017268, 0x1ee23b7a, 0x3418c1ca, 0x267c900a, 0x660c616f, 0xaa6b1c12, 0xfd6131d8, + 0x07ad755a, 0xe64cf4fd, 0xe63a3d20, 0x9abddd80, 0x8de38251, 0x60605310, 0x4117ce30, 0x70e5ab83, 0xb7ddfa8b, + 0xd11561b0, 0xfbd26ab0, 0xdc0267ec, 0x3d083f18, 0x6409f52c, 0x02f8a62d, 0x7873eea3, 0x5d1ab6fe, 0x0d13cc8e, + 0xf8bbe8d1, 0xa6b12759, 0x4e189146, 0x07122e61, 0xc359f240, 0x76d778de, 0x5bb09c47, 0x9033b7b8, 0x71f28e76, + 0xff1acd7d, 0x0f9d7aa5, 0x108da965, 0xcd868b89, 0x0a336200, 0xbcf7a1a8, 0x34a6f5b7, 0xf5dcc57a, 0x6089c8ce, + 0xf0796b1e, 0xcbf7843c, 0xb9842ab5, 0x6b3bfb2d, 0x0cbdcc43, 0x390fd209, 0xf39ea3ff, 0x1fe10601, 0xabe92710, + 0x790ce884, 0x221faf1f, 0x666edce2, 0x5bd3053f, 0xe1445b19, 0x589ae168, 0x27678200, 0x9fdb5ff9, 0x60459c07, + 0xf8b4f4c8, 0x388e45ad, 0x52271b70, 0xe36e3adf, 0xb42e9339, 0x9059a7e0, 0x32373e18, 0x342f144b, 0x578c31bc, + 0xb1e6a0e7, 0x17c9c586, 0xa53a4869, 0x92104bcb, 0xd33cdb14, 0xfc94f4e1, 0x51dd981b, 0xf118cc21, 0xc0c1d004, + 0x76263ea8, 0xfffd6500, 0xad0027e7, 0xdccaef6c, 0x8879a0dd, 0xe6ad0570, 0x98ec2faa, 0xc15b22ba, 0x55149f18, + 0x6f85773c, 0x28ced529, 0xbaff30a9, 0x74c242f1, 0xae8d5ba6, 0x3bf1bdba, 0xfd534019, 0xaf42b0a8, 0x8d1d62d9, + 0xd446610d, 0x0ed6558c, 0xb8d1817e, 0xe36c68f5, 0x20d7a971, 0xb3d6763e, 0xd7d4c347, 0x5a809d98, 0x5491112f, + 0x06b3ffd1, 0x50643fe0, 0x786118f9, 0x412cbf24, 0x2f7345ed, 0xda4021b9, 0xb78e8585, 0xec0cdad8, 0xe049f84e, + 0xf1687d08, 0x4d2dbdb8, 0xc1d796b1, 0xacc8da99, 0x3a62e22d, 0x56cb4400, 0x95a92b2b, 0x9588860a, 0xb1df406c, + 0x124120fe, 0x748cf908, 0x1e297ed0, 0x337d0990, 0x80c1da1d, 0xfa497949, 0xb75efdbe, 0xf88c5396, 0xb58cbc61, + 0x80e72ce9, 0xefbc725e, 0x7921d697, 0x2802e3dd, 0x2e3e31ad, 0x5a0c6138, 0x852ad4cb, 0x0a6c583e, 0x5b42b51b, + 0xfed9b550, 0xc4c85775, 0x205db5c6, 0x28e00dca, 0xab8b856e, 0xef1f3ca0, 0x8a91ee7b, 0xa3642651, 0x448a2d12, + 0xecc5dd97, 0xd6381ede, 0x36cfff69, 0xd3314957, 0x29772690, 0xc2a130e9, 0xf1b1bb4d, 0x493479db, 0xb25778bf, + 0xa39837ea, 0x5cbbe4ac, 0xe8920e60, 0xb86fcedd, 0xccd06859, 0x3e0f2956, 0xaf8f1c80, 0x257962f7, 0xf67c91f8, + 0x899e0780, 0x639e9de1, 0x669cab80, 0x2ecc7be1, 0xfa47bfe5, 0xebbd3e5d, 0x4fb3d76a, 0x773bd2dd, 0xbbdba49a, + 0xb3022168, 0xcb3b9705, 0x5139d7db, 0xb4799d8f, 0xd6c9b1b7, 0xf8fa606c, 0x48f932fc, 0x7ed67624, 0x657b3d60, + 0x09d5e091, 0xfc1e35a3, 0x3c116ca3, 0x738c2378, 0x6bba2836, 0xa520079c, 0xf975dcc4, 0xda1bfed0, 0xe23e449b, + 0x1ab8d7f2, 0x8d70a526, 0x027fe629, 0xe27bd993, 0x43c60b80, 0xc30bc506, 0x4c86aab3, 0x8a407f93, 0x1b2dcb55, + 0x370cf740, 0xa8bd17a2, 0x60a00ea1, 0x6111132d, 0xf30b6f7a, 0xc704c747, 0xb0f8d384, 0xf40a14ba, 0xf2fa4a9f, + 0x6a669cdf, 0x13c8514f, 0xe2e15f47, 0x46586d66, 0xabb2ffb5, 0xfbc2ecf5, 0xb85803cc, 0x64d36688, 0xef92ac8d, + 0xc45332eb, 0xf2fbf6ac, 0x4fabeace, 0x43c597d7, 0x00190905, 0x87e596b6, 0x3274f721, 0x0a979ba7, 0x7a3bcd62, + 0xd557b9a9, 0x6f494eb2, 0x72f08d04, 0x67fb4f76, 0xd9a3a67d, 0xb8f1bcec, 0x701bd1aa, 0x30206f96, 0xbbd8241e, + 0x1e534463, 0x510581b4, 0xc9fcbae8, 0x1df653ad, 0x1236d2b9, 0xe063c7b6, 0x64196b64, 0xd2b3f6fb, 0x2c11816a, + 0xeea2ec5f, 0x4c39dc41, 0x727c6eee, 0x2fb23155, 0xb840b8ac, 0x3a8c0114, 0x14a75660, 0xf1e82fb1, 0x6e7ec278, + 0x16a07584, 0xbca0a8a3, 0x3a93bf1c, 0x71643b30, 0xbb23d57a, 0x9fcc0c2f, 0xd7ba9a11, 0x276c16f2, 0xcd05fefb, + 0x794db502, 0x9206c66f, 0xe7d41ccd, 0xb0f65ffe, 0x94873d86, 0x257f85a9, 0x566ea46b, 0x88addbe5, 0x846409d1, + 0x617afd84, 0x8959c726, 0xd55161a9, 0xf7c2733a, 0xad9bbf90, 0xc166c26c, 0x1b898ecb, 0xbbd273b0, 0x5286ae4a, + 0xf3c55dac, 0xaa7dc527, 0x884e0987, 0xc0ba016b, 0xb2090c32, 0xaf5dfcc5, 0xe32f1505, 0xba9e6fd7, 0x907055ff, + 0x5294a7c1, 0x6a64cdf7, 0xca45ccb3, 0x3ea5a4c1, 0x36bc14c3, 0xed71c40f, 0xe84b8e8d, 0xee6c964a, 0xe78d5d7a, + 0xa5dc4264, 0xcb44fc5a, 0xc5e7752c, 0xfbd148fe, 0x0129de79, 0x9f6853e3, 0xbac0d75a, 0xc019d166, 0x2241dd93, + 0x7814c8f8, 0xcc022628, 0x656bb6b5, 0x3ef8a3a2, 0x300351d9, 0x26ccd278, 0x55cb927b, 0xc24ef3fb, 0xa9ae68e7, + 0xd7516fd9, 0xcc838aff, 0xd6766592, 0x31fbab7a, 0x6781281e, 0x1c94d598, 0x5b86f426, 0xf94354b7, 0x5ae0bec8, + 0x4f62c7f1, 0xed56ff12, 0xbb33b1ac, 0xb9cd0acc, 0x6312f654, 0xc569d605, 0x00a6cdf5, 0xe1bf89ca, 0xdb3b162c, + 0x92f83ff3, 0x6bc5be4e, 0xc7d2d184, 0x6ed1d93d, 0x589e9dd6, 0x60ea5f6b, 0x6cccea46, 0x998614ae, 0x45a69b6a, + 0x0231faa6, 0x2567bbef, 0x21ffc3ab, 0xe6266c4f, 0x365f5bb7, 0x2c199234, 0xccb89be3, 0x79f14a2a, 0xcadc3d56, + 0x10efdac2, 0x4077dcc1, 0xd32acbe1, 0x9d2e46c5, 0x8f2ba06d, 0x53a9b37e, 0xcd025979, 0xdcda1cad, 0x78d15a0b, + 0x77fe5b43, 0xf52d768a, 0x71ad27d2, 0x06094eb1, 0xeb65771b, 0xc8733df1, 0xe6e853c3, 0x5f5259e5, 0xcfbe65b3, + 0x3ebdb0e5, 0x10830a50, 0x63d5bf5b, 0xff64f4ca, 0xd12f8ba8, 0x1a247f59, 0x63abe622, 0x9f50c4c3, 0x23a7e72f, + 0x9eaccd86, 0xc6427d4e, 0x5cc56a46, 0xa0c18932, 0x07f14eff, 0xd281240f, 0x1b060eaf, 0x55f34edd, 0x502b7c6f, + 0xce5f1ca6, 0x12d2a3be, 0xa52b4d8c, 0xd0db712f, 0x169d0d4b, 0x36824558, 0x3aaa448f, 0x5c97de26, 0x123e9005, + 0x4dc04ee0, 0x32ef1fe4, 0xaaf35666, 0x7f66089f, 0xd7e3b697, 0x5167f56f, 0xdd3607e8, 0x7509f46e, 0x336e4472, + 0x0b5d2d3c, 0x90ac28fb, 0x4d7341c8, 0xcc043b35, 0x05a24c3f, 0xf4087742, 0x2d1d9495, 0xf1f9744b, 0xae4d50aa, + 0xd9175480, 0x964be744, 0x9622a893, 0x5a55909e, 0x6b7fcb40, 0xe8b5cc30, 0x3fc5c263, 0x99b7e1ce, 0x3941a09c, + 0xf8e0ef15, 0xb90c13fc, 0x9d36eb9e, 0x6e351af3, 0xcab13fd2, 0x8cf12dba, 0x695a93c0, 0x4cd54eb7, 0xd1d8aca4, + 0x68683f25, 0xd486d927, 0xcc7d4f17, 0x4dab1c20, 0x254855f2, 0xd98da09a, 0xbaffd807, 0xeda2f8b6, 0x66cd8259, + 0x758f8547, 0x564f7fca, 0x48ad0558, 0x701385cb, 0xab3d03a0, 0xf0564e79, 0x0076c294, 0x18281720, 0x99aa4d25, + 0x983732f5, 0x67b66f1c, 0x78dd7323, 0x7b2382db, 0x4565da6f, 0x93c88bd7, 0x37edce41, 0x7f7635a4, 0x242a3343, + 0xbb50331b, 0x48bf0934, 0x5bc2cd18, 0x0d806e68, 0x6ffcb305, 0x3813f02e, 0x4d596ab7, 0xda58ff37, 0xd3cb0080, + 0xb3850ebf, 0x6250a786, 0x005be16e, 0x618dfb04, 0x9ff00de3, 0x92b4cb8c, 0xd54b49c1, 0x20f642d8, 0xde6df33c, + 0x14d6d4bb, 0xbe82deb2, 0x9e395341, 0x5ec4b7af, 0x6c000029, 0x94c2733a, 0xb10f325b, 0xa6f1d5ee, 0xc26d0e72, + 0x97e4441d, 0xebf435bd, 0xc8455df9, 0x7587e934, 0x6ca676ba, 0x3268ae25, 0xa347a140, 0x5c7c80c6, 0xea7b7899, + 0x6ef704a6, 0x90d82598, 0x0e8a0723, 0xec6fa5cb, 0x1ca4b73c, 0x6a158c4c, 0x62dc206e, 0xc57ada0d, 0xd3c8c1e0, + 0x0e535d47, 0x0da951ac, 0x96b294de, 0x9b919db7, 0xe88e0ce2, 0xb471fbb1, 0x728f9bdb, 0x7c8d2b88, 0x95572561, + 0xbd912be0, 0x85979980, 0x518784dd, 0x76cd4769, 0x9a2190df, 0xe4328f4a, 0xaedaed56, 0x58462c7d, 0x2324331e, + 0xf89b0dc7, 0xca6efe03, 0x0e587950, 0x501e956e, 0x1928f92d, 0xaa59bf23, 0xf96eefe0, 0x612deae1, 0xff49d1fa, + 0x6b02c98c, 0x17a4a99a, 0xd8a3883b, 0xda209fbf, 0xfb658385, 0x13570972, 0x8ea0277b, 0xd8a26de6, 0x2aeedf08, + 0x058c6191, 0xad97a306, 0x6de55c7b, 0x67366749, 0x4fe986e2, 0xce96e59a, 0x82e7d4dd, 0x1bc7f4c4, 0x7640850e, + 0x8b0589f3, 0x166fa582, 0x17d0ae6a, 0xb85ec6d9, 0x0b6f4d47, 0x4463bc77, 0x0232c7d9, 0x2d2f785b, 0x8cfdc733, + 0x1a2db6ab, 0x3235e2be, 0xe7533409, 0xe5c8f74f, 0xc576e079, 0xaca48e60, 0x2d8384df, 0xaf824111, 0x4a51e424, + 0xc8d9c823, 0x22f980fd, 0x767cbf54, 0xcb3b0d62, 0xda88fda2, 0x0ae94a97, 0xaab93d3b, 0xe12e7041, 0x08e791e9, + 0x872b42e5, 0x2c0766f2, 0x08ec1cd4, 0x226078a9, 0x8fc64456, 0xf3c2e96f, 0xf960a2da, 0xb6b6c3a8, 0x5359740f, + 0x668333cf, 0xed694df5, 0x7ccc857f, 0x83dd114f, 0x88726d37, 0x09e8e326, 0x067aaf56, 0x3a5eb358, 0xce4d76a4, + 0xe3a49774, 0xf335130b, 0x3a1adb35, 0x650ecc84, 0xcda61b5a, 0xd9c0b847, 0x1705cfc4, 0x9b50e217, 0x80bfc4df, + 0x524f119c, 0x424fdfa8, 0x4586f24f, 0x53a35620, 0xc05bdd4b, 0x532339eb, 0xcc4b7afa, 0x8dbc88e0, 0xc0d925b1, + 0xc0f0c985, 0x174b1cf0, 0xe435fd14, 0xddbce9ff, 0x4a721879, 0x8e0f4293, 0xf3604b0a, 0xf08613ca, 0x8d3e5b61, + 0x839d65c5, 0x1d9eead6, 0xfaa48941, 0x462c38b9, 0xb3e12a4e, 0x8149db7f, 0x4d9c83f4, 0x84dfd3a5, 0xc09e27aa, + 0xd02d29ea, 0xd4a7af8e, 0x6a16a169, 0x22257561, 0xd446bcb2, 0x0fc641ab, 0xcc1a6e4c, 0x8dee3d16, 0x63da8a9c, + 0x7d312bc3, 0xbafefc35, 0x3e5ee30f, 0x3a00fae3, 0xbd92d1f0, 0xa543db66, 0x23fcd321, 0x0f4d68d2, 0xfc2ce9f8, + 0x4c8ac18d, 0xe3d316d2, 0xe5c6ec49, 0xaa695f17, 0xbfbdf9e9, 0x68bfab21, 0xb7a2c686, 0xfea7af73, 0x1883195b, + 0x09d63165, 0x8fc9bf1a, 0x5f8deaac, 0xd2aaa29c, 0xc76218d5, 0x6d9b866e, 0x23d78864, 0x090c3fdb, 0x8346f2c5, + 0x2f799d52, 0x432e6ce9, 0x6bb043cb, 0x498f1dee, 0xff1f6896, 0xeddf5a8b, 0x5e523af5, 0x578cff0a, 0x71a096ff, + 0x92f28213, 0x57e7d0c3, 0x25b78cd6, 0x1c2f7293, 0x90712d0f, 0x3f24fd1e, 0xd05e11b8, 0x6fdcf762, 0x1eaa7666, + 0x0ddd057d, 0xc5aafd86, 0x53634e10, 0xa20ae01e, 0x9e8bdcc2, 0x16e354b0, 0x25eab6ab, 0xeeea7050, 0x63c52292, + 0x4f3a3bc4, 0x3a3ac749, 0x6ebf9db3, 0x2ac27bcb, 0x666a01ab, 0x5802fd8b, 0x19b32449, 0x068b40e6, 0x6141148c, + 0x4aa89d93, 0x79ab1c15, 0x6b672a23, 0xb406bd9f, 0xf3cec976, 0x9dcf1e3a, 0x612c64b1, 0xa71ef5ba, 0x480bdf5a, + 0x7d774261, 0x543b3602, 0x5ff35161, 0x7e3ec540, 0x8da843b6, 0x25562ae8, 0xb4a0ff89, 0x2ad1f8db, 0x56c16909, + 0xa6d73466, 0x72fa752e, 0xfc366841, 0x5273b475, 0xab746730, 0x2884ea7a, 0xbc1e68d7, 0xa82b80f6, 0xf3b2a0e8, + 0xd09306a6, 0x1a318119, 0x546391f0, 0x83ac77e6, 0xd79df0df, 0xe26eac46, 0x8004d20f, 0x70f84d47, 0x1821774d, + 0xc9549771, 0xd787f58a, 0x1cc93238, 0x8aece08a, 0xa76f3b75, 0x64a968b2, 0x211fa431, 0x354fdfd9, 0x19f024c7, + 0xd2bc7ad2, 0x90047cac, 0xc4b2945e, 0xf2836676, 0x4a377117, 0x6593e0b7, 0xfa071656, 0x50bcdf04, 0xe5940056, + 0x5cb80f68, 0x0c7fbe5e, 0x26c1e7e2, 0x5b65d892, 0x1c8c5b8a, 0x1141f452, 0xf8182539, 0x162b1bf4, 0xdcd422de, + 0xd72f5d90, 0xe4670ca2, 0x7779a911, 0x4c986f2c, 0xf669cffe, 0xf738ee50, 0x3a70ef15, 0x461dc802, 0x3c407ea9, + 0xd4e9c5ca, 0x8d8ecac9, 0x584026c1, 0xdffcde66, 0x7ff11df6, 0x0c7e5f20, 0xd3145e01, 0xf442143d, 0x7a5dede6, + 0xe39fedb2, 0x13199777, 0x02367aea, 0xd20fbf2b, 0x9b1fd59f, 0xa51468be, 0x9767cfa9, 0x8cd7761c, 0x31a6c492, + 0x55815f40, 0x3df398e7, 0x0862b169, 0x5170a953, 0x46a8fdc3, 0xf05c02ed, 0x3fb9d6e0, 0xccf8d65e, 0xe4f0a814, + 0x4946d605, 0x16b0c385, 0xe758a9ec, 0x36f8b80e, 0xcda37310, 0xca01cbbe, 0x7326b272, 0xaca1c8b8, 0x7074cae8, + 0xece52a1b, 0xa80536b5, 0x7f40cc04, 0x99cfc4b1, 0x7980d542, 0x03b57586, 0x5a08422a, 0x534b5bb6, 0x8a3c944b, + 0x1e36bff4, 0x36efd30d, 0x794c465f, 0xd6af35aa, 0x9b2ade88, 0xdbc3c6be, 0x025aadad, 0x173e4556, 0x6892d151, + 0x9d5073b7, 0x0dcfb4b4, 0x007e54e0, 0x5f840197, 0xff86e03b, 0x960855e4, 0x48c15b9c, 0xa6a32f19, 0xc5bf27a7, + 0x999b0bcb, 0x6144dbfc, 0x500c9d36, 0x1cec8cab, 0xd307e044, 0x5be6b650, 0x1d1b7a14, 0x60c836ea, 0x064340c1, + 0x8bc46799, 0xdbfe7483, 0xe0d50909, 0xcc62f2ad, 0x7986cce9, 0x84349d39, 0xa5ed860c, 0x15e8345f, 0x2633761d, + 0x5be7733a, 0x49c63063, 0x7d5486be, 0x804ad742, 0x368826db, 0x127b6b7f, 0xf51ffe09, 0x43958ac6, 0x82e32fdd, + 0x28326403, 0xc8995b16, 0xb822d634, 0x522ca507, 0x17fcb904, 0x8147c863, 0x62de585c, 0x22898a49, 0x81215c38, + 0xf8610266, 0x2328d7df, 0x74fe5d4b, 0x1b82a618, 0xf48436f5, 0xad3efadb, 0x67d0849d, 0x1f057b61, 0x967cb1e6, + 0x5a5aa865, 0xa2298272, 0xdf895e32, 0xfdc80534, 0x44ddd3f6, 0xe899ea5d, 0x1d24dfab, 0xc170c6b0, 0xb2e47474, + 0xa382eda7, 0x18bc3139, 0x289c8743, 0x52b2d4a3, 0x35e42d79, 0xecd9fe94, 0x543c533d, 0xf6c0c562, 0x6ea2a28c, + 0xd75e5031, 0xfa7985af, 0x3399bae5, 0xc92ebc24, 0xe174f200, 0x21a246fb, 0xb69895d6, 0x29996efd, 0x4831938f, + 0x5fd4b2c0, 0xf7ff3740, 0x6167abc3, 0x2f901191, 0x726a4820, 0x65a1ec1e, 0x398c4554, 0x4246d202, 0x282ced03, + 0x9a1fe3c6, 0xb677b82b, 0x643837e0, 0xd28e544b, 0xde9c6e1d, 0x053bb19b, 0xb566e21c, 0x4a6a6396, 0xce5cacb6, + 0x53bfa4b5, 0x6596083e, 0x2a0c2650, 0xbdd9fa0a, 0x637fa844, 0x26e0e6f0, 0xa52d802f, 0xc2bf3e25, 0x7149db08, + 0x6ed1c99f, 0xa4baf79e, 0x63811b8b, 0xa6e2b885, 0x4afdb021, 0xf7d32a36, 0x6c7eb659, 0xfb6d5b2c, 0xec870e35, + 0x0b89072f, 0xb117382f, 0xd9c1c0a5, 0xc3949c1e, 0x67f0fbb9, 0x75e016b4, 0xe50cdd02, 0x2c9ccccb, 0x7c70752a, + 0xb440ce9c, 0x5c15b4e0, 0x0fc243f4, 0x710c056b, 0x4ec8553e, 0x87c511b8, 0x286f7aa0, 0xa62aeb41, 0x33475718, + 0x240467df, 0x9751ca96, 0x41b869ac, 0x2e8bdcbc, 0x0765cf4c, 0x8f4941c2, 0x42d37365, 0x905482d8, 0x5808eb9c, + 0xf03870ac, 0x1c82b526, 0xea1ef0de, 0x5ee9cc48, 0xd3b07e3d, 0xfae33c17, 0xa22eaad9, 0xef7ec4ad, 0x33efcd0e, + 0xa2f4e708, 0xe6b43ffe, 0x6beac60d, 0x3209ee9f, 0x21693c3b, 0x21f9a720, 0xb7e279b8, 0x51b69268, 0x1cf35379, + 0xd32a052c, 0xbba6ba01, 0x6ac1f4b2, 0xa61f0f6f, 0x5bff78ce, 0x8bf26f50, 0x3e62d29c, 0x19dfaef9, 0x60aef221, + 0x39f15487, 0x369b32a9, 0x6d45cf75, 0x57170fed, 0x5283d4f7, 0x178a890f, 0x40580b61, 0x5e5d6d3d, 0xaf9fefa6, + 0x2f02fd40, 0x675f5d4d, 0x5aa11433, 0x95fafafb, 0x5d73cee4, 0x6af41c0c, 0xb89a1f37, 0xff434e0a, 0x183a4901, + 0xaa92cafa, 0x6a846b8e, 0x7d93ff89, 0x579cacd1, 0x13dfba6e, 0x5f441fb7, 0xdc62b47b, 0xbc63bb2f, 0xa5ae9cb2, + 0xfe220a9d, 0x2369f367, 0xbf0464fa, 0x15252fd9, 0x433616a6, 0x30b33d3b, 0x4f9c82ee, 0x1ae2eb9f, 0x1f8ddf72, + 0xfc73bb26, 0xc22d2209, 0x667e8e05, 0xe06d7671, 0xac58647c, 0xf77c7912, 0x6dde1b5b, 0x30812da1, 0xe3406289, + 0x511c77d4, 0x31a008d4, 0xe84d036a, 0x21493c15, 0x37d1f048, 0x3bcd8a93, 0xd6c6e6b7, 0x63002d2b, 0x025d4a19, + 0xa2abdfd5, 0xf0d27bf9, 0x2007a914, 0xc139d81c, 0xd998d591, 0x08773037, 0x0ca3ff0e, 0x3519b72e, 0x53d6cba8, + 0xb781a628, 0x5580a4ae, 0xc1226401, 0x3dcdd36c, 0xeca76133, 0xbb2b48e2, 0xf06399b2, 0x635bdc80, 0xd68c8d93, + 0x74d60825, 0x1dad6544, 0xf43d58b0, 0xc1beda6a, 0x65a87234, 0xd71ee450, 0xe5d709d8, 0x58602595, 0x6ee90422, + 0x1ebaae2a, 0x100a14b5, 0xa424c10f, 0x9cfd51c0, 0x0f87835e, 0x3c09e54f, 0x6271d1a9, 0x291e9ec8, 0xe6399311, + 0x4a09198c, 0xd63a6360, 0xe8fb82a9, 0x75f7a769, 0xa17b4f78, 0x6390045f, 0x933724ae, 0x790fde5c, 0x03d27873, + 0x73061482, 0x512f289d, 0x6643d5cf, 0xc4baa7f9, 0xc593d257, 0xcc1b3148, 0xcea92419, 0xd75de472, 0x7f096ea9, + 0x279154cc, 0x7d8ae218, 0xe04b59d7, 0x78dc1da2, 0xc3b6501c, 0x6e47503b, 0xed8d047b, 0xd8469369, 0xa36b118c, + 0x9f209e16, 0xe8b78d71, 0x7a802b1c, 0x0439c910, 0xcba62cfb, 0x0343b08e, 0xdc67d2bd, 0x263af3c9, 0x4fdea64c, + 0x8150697b, 0x7c427807, 0x4324d02b, 0x9d406f2b, 0xcff1aeaa, 0x74268b68, 0x336c40f5, 0xbf7de9ce, 0xcaa4c0ba, + 0x975e869c, 0x5b654f5e, 0x930e33e5, 0x681fd83b, 0x1646227e, 0x502069a9, 0xb1a2153b, 0x5b5617d3, 0xccbc0782, + 0x8898f8ff, 0x3f0f783d, 0x4a543527, 0x44ac5939, 0xd7ddc344, 0x99d2ed42, 0xe185043f, 0xba50223f, 0xb3bf37e3, + 0x5335de9e, 0x4677a42e, 0x1c05a1ac, 0x2db1fa8b, 0x2b337a21, 0x082c15bc, 0x5e30cd5f, 0x36024b40, 0x1b496b65, + 0x985bc813, 0x41192a6b, 0x3ec488d6, 0xdc02a1aa, 0x67ee108f, 0x4dc011d7, 0x2cc68ca9, 0xce7c0013, 0x6f36aa77, + 0xf4405fbb, 0x7a5aba4e, 0x0b735bab, 0xd6254b7c, 0xa94f53bc, 0xd4687c5a, 0x5c774a86, 0xfb6198fa, 0xdc1f4083, + 0x2b70f10d, 0x43c04933, 0x91b5c909, 0xe8448dfc, 0x901b7f9c, 0xa2b5f4d0, 0xabaf3138, 0x9444f5f0, 0xcb45d07a, + 0x25152809, 0xa61e72c3, 0x8faf40b6, 0x351cc3c9, 0x4a38c5fa, 0xdc2f3082, 0xb99eee2b, 0xdecee423, 0xf28e370d, + 0x9d97408a, 0x28e5f2db, 0x4427a273, 0xd9ee35cc, 0x92efe885, 0x1a296b7e, 0x70613a3e, 0x099e597b, 0xba702925, + 0xc1cade67, 0x6e32ff46, 0xeedc5cd7, 0x3b8b16b0, 0xc4657d14, 0x6a7b64b7, 0xe3a31b9a, 0xb7ef4304, 0xcf41b367, + 0xc969d5bf, 0x5cad047b, 0x6ea88ea3, 0x35d496bb, 0x37d631d3, 0x35d5b398, 0x265c8547, 0xea569408, 0x50c5c00b, + 0x81cbb444, 0x64ee7096, 0x74121397, 0x044efe06, 0x6e6a29af, 0x829a6ecf, 0x494e9e32, 0xf06e3cba, 0xa49e3978, + 0xaf5b9bab, 0x890a4d34, 0xd00b72fc, 0xa7643b70, 0xa76e3fcb, 0x473e8c59, 0x38078e66, 0x4903e99b, 0x01855e2f, + 0xd74a85fe, 0x6badb206, 0xb66a3b54, 0xca84d6c5, 0xb958026f, 0xa55dcd2d, 0x37d3d443, 0xabd2dd5d, 0xb2f7f0c5, + 0xe1cf1838, 0xacf5dd61, 0x08e3e529, 0xd7221e21, 0x271d6948, 0x00b78d3e, 0xef916199, 0xaf548c3c, 0x6d1af9f0, + 0xe382b5fd, 0x7cc7ee32, 0x23a0e1fc, 0x78ecdc28, 0x6a26a19f, 0xa12f8d91, 0x7fa8cacb, 0xabd3d8af, 0xbda30405, + 0x143c77f1, 0x8359adf1, 0x139200fc, 0xcec18ab8, 0x1f231ee5, 0xa0e5ad8c, 0xf64b290e, 0xfe008149, 0x4221b586, + 0xd4d022d5, 0x2900011d, 0x535be448, 0x1926c227, 0xf2cf10b0, 0x47139b14, 0x0480e0c4, 0xdf2fe723, 0x1c7d80ce, + 0x1d2b7203, 0xef82da1d, 0x26a9431b, 0xc79e2b00, 0x6d3fa4f3, 0x7ac47629, 0x65a913c7, 0x520bf0cf, 0xc848797a, + 0xdfeff831, 0xf1c98142, 0xbf36c2ff, 0xaf8f9f9e, 0xee4aa687, 0x3b3ffe52, 0x5311601c, 0x5f2ca1aa, 0x6d06585d, + 0xfc9b45c4, 0xc93dd94a, 0xd019defe, 0x7c801a10, 0xef369268, 0x0f3a39e3, 0xe155025c, 0xcc2f6a63, 0x467cecfd, + 0x93186223, 0x4392b8ab, 0x74a0fbac, 0x225ef88d, 0x0d141746, 0x61fb92c0, 0xc5c1e5a4, 0x00203e72, 0xf30907a0, + 0xf1127d7c, 0x9b371a74, 0x77e1855e, 0xa7c8776b, 0xdc28d009, 0xbe885d93, 0x7d9c313d, 0x406f42b3, 0x4d63c43b, + 0xa94e4851, 0x4eeb3597, 0xe5c3dbd1, 0xe075165e, 0xb29f6c06, 0xb3f64b4b, 0xcf055ca4, 0x1a307950, 0xc542b5cc, + 0x8a61913c, 0xd82122b7, 0x6ebfe91a, 0x9a333222, 0x94463966, 0x938ce4b7, 0xbb128bb0, 0xe70367a3, 0xe4c08b77, + 0x6e02a710, 0x18170fe6, 0xe9f7460a, 0xf1a205a4, 0x91bd94f8, 0x49db6631, 0x60a84bb1, 0x2b2d9234, 0xb7b903fb, + 0xc3bd18ee, 0x48e3b4eb, 0x6e998736, 0x613166b3, 0x7b478fe9, 0xc534588c, 0xbc90f133, 0xac80fabf, 0xcd4e9c40, + 0x37ff8469, 0x2f29cb7b, 0xcd0a87ab, 0x3d9ec4c0, 0x17669ea6, 0xf0da5228, 0x1e00fbad, 0x2e5ddfd4, 0xe034a88b, + 0xa67a8ec7, 0x5b8c7a91, 0x9eba6520, 0xf3ef3ee2, 0x844d5eef, 0xd94a0152, 0x81677ae8, 0xa3ea1f85, 0x71d7645a, + 0x6462f6dc, 0xd88a10e2, 0xfee178dd, 0x66453bad, 0x891a07ce, 0x97cda1b2, 0xbbd887b4, 0x9d18d5e0, 0x9a2674fc, + 0x718b537a, 0x2eb3ac96, 0x2d9129e1, 0x7d1f9727, 0xcead56a7, 0xf586c3ac, 0x13f653a8, 0x0c7a014a, 0x324bf256, + 0x98c343ec, 0x41406249, 0x506d291b, 0x1b8fd32c, 0xa1f1caa2, 0x48cb02ea, 0xddb07954, 0xdd4f602b, 0x664a2478, + 0x053d672c, 0x2ab7b68e, 0xf7912923, 0xe05147e7, 0x4cc0434e, 0xfb7e9ee2, 0x12fb0aa3, 0x2f2768d3, 0x67345641, + 0x0b299ea4, 0xc1e478f4, 0xff15dbf0, 0x43472411, 0xd70de8c6, 0x4dede6a8, 0x53f2ffbe, 0xf1ef9cac, 0x4e234396, + 0x8f8f046f, 0x01610a6c, 0xeb08e820, 0xfdfcd206, 0x5d993cd8, 0xf9303be9, 0x01cc1948, 0x2dc5b442, 0x79bf9105, + 0x152c7651, 0x2bf6f9ae, 0xd2f1d690, 0x12942e61, 0xa31445db, 0x8cbc10ef, 0xd53fb0c6, 0x54231c86, 0xa2cfef65, + 0x89f6c8a5, 0xc384796d, 0x8556b3e9, 0x0e315146, 0x49749ed7, 0x338c16b0, 0xb538c27f, 0xcfb742b9, 0x787dc7d8, + 0x864803f6, 0x7e189c54, 0x4bf42d77, 0x9e4711ab, 0x88f70bd2, 0x9ef93df2, 0x6b3c49db, 0x322cdfd4, 0x43bc6f72, + 0x23b95aae, 0x5bf326f3, 0x4151f903, 0xc817bb7e, 0xe4fa1b8e, 0x5156fe25, 0x414edfce, 0xefb19b1b, 0x4f375681, + 0x733ba528, 0xd841ce79, 0xbab3ad70, 0x894ac491, 0xbfe089b0, 0x69758db1, 0x6b3bb5d8, 0x5100d2bf, 0x7eb76aaf, + 0x5a92e40e, 0x0f562a2f, 0x55dc1f2a, 0xf105658f, 0x959bd54e, 0x0fecd8b8, 0x0b312df8, 0x4697423f, 0x96192503, + 0x6e4ba34f, 0xa2823a4f, 0x11335a25, 0x83e6f69c, 0x44911506, 0x3a1441a0, 0x9a15fa73, 0xdecefc50, 0xbc80a241, + 0x57a0230d, 0x433edc95, 0x345f18b4, 0x42edd4e6, 0xcd36acdf, 0x393f9b29, 0x1ebcf519, 0xcd8730ca, 0xd5e776ae, + 0x0ea9b8aa, 0xb7c2aeb1, 0xb67fb573, 0xa201cad5, 0xb2b0abd1, 0xe3f61892, 0xf12f2c0f, 0x04c0ebf5, 0x94c87bfe, + 0x92cfd559, 0x06bcbcf7, 0x7c7bba0e, 0x2332f2fb, 0xca767a5a, 0x7839cb34, 0x05f6a057, 0x0753b98b, 0xd2bd33f7, + 0xaf4d9759, 0x20a4f962, 0xdfecb3fb, 0x1b9cd04c, 0x34037a6a, 0x7ca4be1b, 0x3893c42c, 0x580cd15d, 0x9e7f5cff, + 0x5d862bb7, 0x11819e49, 0xf41c7bf7, 0x0515e3c6, 0x84baabb7, 0x56d1a429, 0xc2add6c2, 0xc04e4a66, 0x95c5c44b, + 0x290427ca, 0x66b5d7c2, 0x2570c2f6, 0xed6d1db2, 0x510aeca2, 0x8a27a376, 0x7a6cad61, 0xb67f406c, 0x948e9dae, + 0xb22c7ffd, 0x010b1cc7, 0xc38f0523, 0xb3e30ae7, 0x311e4a76, 0x5144ac67, 0xa35130fd, 0x12721a1a, 0x6256159d, + 0x0e09c769, 0x1e217f5b, 0xa535af02, 0x53719f2b, 0x3ad1bf41, 0x2aad8a59, 0x1cf22c42, 0x92e19b07, 0x7afdff9d, + 0xd584ab24, 0xef6bd9ba, 0x642d1841, 0x5824f97f, 0x61e690ed, 0x84d5b855, 0xe4d84846, 0xfd2928c2, 0xf7d7eec0, + 0x0af2ebbb, 0xee4b55ca, 0xf2e856dd, 0x1476e046, 0x797e29ed, 0x0331a914, 0x6af05dda, 0xd623f4b6, 0x4ef4a547, + 0x9bb046e7, 0xb4fc14ac, 0xfba13ece, 0xbd63d84a, 0x133663e8, 0xd510c560, 0x5681d1e4, 0xc8c286bd, 0xf2ab2ed6, + 0x9809ad3b, 0xd5200ea3, 0xb17d2a18, 0xc8e9eeeb, 0x09e6b9ff, 0x19dbb263, 0x407bb151, 0xd8668057, 0x411edc01, + 0xa0370b7d, 0x46b38c6a, 0x932dc316, 0xe299bb21, 0x4123a141, 0x2b087ad2, 0x693f173d, 0xc1992cb6, 0x11eff143, + 0x0420a685, 0xa78bb24f, 0xeb5ccf34, 0x0d77d397, 0xb5904011, 0x63599d89, 0xc7a08d64, 0xceec8b36, 0xd1ccac4a, + 0x415b48cb, 0x0e36fa71, 0x8999ee5d, 0x36a75b3c, 0x93846e90, 0xb37659ac, 0xe1514dbc, 0xcbefabef, 0x52d740c9, + 0xd30c0f30, 0xbb68789e, 0xbcb44940, 0xf0e648ee, 0xd6bb5cd4, 0x033f36d5, 0xabfc0511, 0x8e848ae3, 0x7d38e8ab, + 0x903974a9, 0xc2aa758c, 0x463025d6, 0x3829ab34, 0x63c75908, 0xc2711f00, 0x2c97eb33, 0xd63ef30b, 0xff2f7d52, + 0xffacccf9, 0x835ed08b, 0x1ec1155e, 0xcd69ab8b, 0x40f0eece, 0xd0d4fbf4, 0xd7c56a1d, 0x9dddff3e, 0xbba5c033, + 0xbada48b3, 0x1c35f9c4, 0x3aa6df9d, 0xd718bfa2, 0x82987680, 0x7413f4ae, 0x1343c163, 0xb6cffed3, 0xe5499648, + 0x6882482f, 0x4f3b7465, 0x2a91976e, 0x74ff7b38, 0xe23943d0, 0xf4377d29, 0xc0ef7425, 0x93f28b5e, 0xeaa05549, + 0xe62a50a1, 0xdb802193, 0x8700866b, 0x8986a81a, 0x717294f0, 0xfe631a07, 0x863760c6, 0xad8691f2, 0xaaea31a9, + 0x081fde0b, 0xa684f695, 0x392fde87, 0x4c71069e, 0x815de271, 0x5e2d3e71, 0xdedd1f21, 0xe287f61f, 0xff67769b, + 0x3fc6ba67, 0xfaff9b1c, 0x378ff163, 0xa35e4175, 0x2316a383, 0x586e41c0, 0xe29db65b, 0x592f831f, 0x188ce642, + 0x9a78083c, 0xced4da27, 0x32eaec21, 0x40412b11, 0x2cbd805a, 0xd148877b, 0x8a253814, 0x6bade93b, 0xe17b1405, + 0xd4f8d0d0, 0x99d54135, 0x3131c956, 0xe41c76cf, 0x087a3bd8, 0x78d5e539, 0x8954b9eb, 0x19618330, 0xf61be3d3, + 0x30129207, 0xa4b16ff6, 0x2ef0f63f, 0x9a3911ef, 0x72b80ede, 0x74fc71b5, 0x953a5d05, 0xcf237642, 0xa5db6cb2, + 0x0cf63d3d, 0xc7a8ba53, 0x13b1d5ff, 0x37a60c2c, 0xecb81a3d, 0xea903d5c, 0xd513ef7d, 0xea12eca6, 0xd982ac17, + 0x3542c76d, 0xfd93a21b, 0xb9f5b7a0, 0xc037ea35, 0xdbdd07d0, 0xf2d71f19, 0xa6f07d9b, 0x91a4b700, 0xc868b564, + 0x3bc599b2, 0xb5d56cf0, 0xa84de55d, 0x86e13f13, 0x5b13f09a, 0x5ffffdb6, 0xb15f405f, 0x06c206be, 0x20abac78, + 0x8310dfe1, 0xb5694dca, 0x0a5098d5, 0xf34db9ae, 0x6072d05b, 0x0d50c9c4, 0x854f0274, 0xe8d47648, 0xb53870b7, + 0xe7d706f5, 0x5a4e8931, 0xbd491309, 0xfd611608, 0xad82c055, 0xaecca462, 0x2dedb2cb, 0xe6d4a0e9, 0xb032d85b, + 0x6a96d877, 0xd02b6514, 0xf0347b0c, 0xb6f29575, 0x10f8d1a9, 0xbce82044, 0x88174b26, 0xd5a009b1, 0x04428eda, + 0x2363d4b1, 0xa5965b67, 0xe7e23fda, 0xfef14885, 0xcd955671, 0x8124d871, 0xadd217da, 0x48f5db47, 0x8e6a0ca0, + 0x2c6d6322, 0x24e553af, 0x07f238a6, 0xfe3ac9c7, 0xfafd3738, 0x65844977, 0x2c5bb538, 0x2479fc9d, 0x917e1186, + 0xf6a8095d, 0xf2041677, 0xfa932df2, 0x7c1cc60a, 0x5fde3343, 0x78ac8e06, 0xf8415917, 0x7bb4f20b, 0x2e217e6f, + 0xfea8a676, 0x8ae33547, 0x551a5016, 0x73375a01, 0xb68531f0, 0xe1e63ddb, 0xe2f3571d, 0x205f3651, 0x0c25f4b5, + 0x5f3bbc98, 0xd719612f, 0xa2b3846b, 0xc9ddfb65, 0x13769859, 0xd047f330, 0xd0013e6f, 0x5ba4408e, 0xdff50177, + 0xd43bfd60, 0x5c843a25, 0x7f9e433e, 0xb0e097c0, 0x96d97e96, 0x9abc0f11, 0x18330bf4, 0x6b56391c, 0xee56fa35, + 0x4d67e59a, 0x309814ac, 0x81c82557, 0xa40fadbf, 0xcd8e771b, 0x1c466a8c, 0x3ebd7827, 0x613e6e35, 0x72675c02, + 0x40d36730, 0x64bd1e00, 0x5c2f3159, 0x211ae819, 0xd1cd3668, 0xf05862da, 0x773a5724, 0x49c476a0, 0xbc907189, + 0x3e9fecfe, 0x4b3464e7, 0xab05ca01, 0x6a0ffd7b, 0x9d855194, 0xc873d4db, 0x01e1881e, 0x9a828db4, 0x8fe195a7, + 0x71d63c30, 0x00eb3624, 0xd2f733e9, 0x8f615735, 0x3714de7b, 0x917eb8e7, 0x17478151, 0x002bc761, 0xbccb510f, + 0x3a1d8dba, 0x0bd8a7af, 0xcca7334b, 0x2d8d4859, 0x9af03142, 0xb4102eed, 0x86d20766, 0x54924cf0, 0xccc7e9d6, + 0x4619f48a, 0x76c9a070, 0x0ac0ccd9, 0x68219377, 0xab9f54df, 0x90b8db23, 0xb9730471, 0xdc1fd9f7, 0x564439a1, + 0x6347a739, 0x4695cd99, 0x7b768ed3, 0x23f7c85a, 0xa77aca7b, 0x2d2b07f8, 0x8e02cf73, 0xf406427b, 0x44785aea, + 0x1e2e3c7f, 0x26ffc828, 0xe4f16454, 0x42b07ae7, 0xf67b6efb, 0xd9bb7386, 0xb5746cfc, 0x942815fd, 0x2c1adeae, + 0x914cbd89, 0x1ad515d9, 0x451cc8f2, 0x9ea455d5, 0xf322143a, 0x1b9dea21, 0xa1d5aa0b, 0x38220f03, 0x550db9c2, + 0xad99e7f4, 0x067a01e3, 0x2bdb733d, 0x18a04e93, 0x9d65e8c8, 0xb3221ed4, 0xa849bb78, 0x27ae6aa5, 0x1c308213, + 0x1ef68f73, 0xb636240f, 0xd98eb6c6, 0xad1c57da, 0xf85e395b, 0x2b2582e6, 0x895a8440, 0x2f40f4ac, 0x54c4248f, + 0x60b7143d, 0xd73d9d5f, 0x434b83b7, 0x07ad02e2, 0x77878890, 0xa31558cd, 0x19202085, 0xc1d92bc7, 0x66c947a3, + 0xd54da9ce, 0x38382261, 0xd2a6c023, 0x074d4bcc, 0xbfa42213, 0x73023f41, 0x0e521e5b, 0x008ed21f, 0xa0a87217, + 0x97aab493, 0x73f37277, 0x9b4b5ce7, 0x0fa26c3c, 0x6a7748c6, 0x1861a29b, 0xad15141b, 0x33dd1899, 0x9f3c2512, + 0x025f14dd, 0x6d1b8320, 0x4d362d73, 0x1c67e165, 0xa6ce6185, 0x3e1eb6af, 0xc193dce3, 0x9a916924, 0xfdc611ca, + 0x29855337, 0xc5da9e74, 0x96b830d9, 0xc3ee10ba, 0x2590f20f, 0xc1a7fd51, 0x94ec244c, 0x420ecd58, 0x5b415052, + 0xdf0d3f35, 0x4281a6a8, 0x8469ba08, 0xebcb504a, 0x5c4d0d88, 0x913cfa33, 0xfe6849a7, 0x949dc60c, 0xef3095df, + 0x27f40054, 0x9b71183c, 0xfeed91af, 0xf348dd2f, 0x7aa86c07, 0xd63aafc5, 0xeda5d49a, 0x43c76350, 0x81803d25, + 0xbcb12a7c, 0x6ce8549a, 0xdf28b50e, 0x6e62fc12, 0xf2ff0287, 0x9022af06, 0xd9e79d40, 0xa0848d85, 0x5786add6, + 0xa84f961f, 0x04c3e0bd, 0x25413ef9, 0x80ef0718, 0x134c1ae7, 0x59fa3c2a, 0xdfe05870, 0xeef154c6, 0x4b8cf6c4, + 0x145711da, 0xe176f846, 0xc75ae71d, 0x8faa5384, 0xb6daae6d, 0x1ee3de36, 0xd738c001, 0x575661d4, 0x38033921, + 0x6e39b430, 0x7df37a12, 0x673f5899, 0xeb183439, 0x945d49dd, 0xd625382f, 0x036f3a92, 0x99cff03c, 0x00ad6f05, + 0x7f978c5e, 0x6de09dc0, 0xa5f774cc, 0x66401aca, 0x6700e8b1, 0xc4c7665c, 0x606348a9, 0xdbbb147c, 0x8b0a100d, + 0xe5329c56, 0x4f15bde7, 0xb3aaf10c, 0x4dccf2e2, 0xb82b4391, 0x1e3fe17a, 0xa38c6bfd, 0xd3f9901b, 0x67e4eed6, + 0x54aa81d3, 0x12ca05db, 0xc5b2c8cd, 0x66971804, 0x1dd12404, 0xf44a0496, 0xc5a07adf, 0xfefd5dde, 0x54b2282e, + 0xdeaf0a2b, 0x4618856c, 0x66e765cd, 0xf662b11e, 0xc4f38021, 0x8c3a67d2, 0x6a70719f, 0xe04ceb92, 0x411fa36c, + 0x57240aba, 0xded2e3a4, 0xfee5387e, 0xd3be6f89, 0x8e2af3a0, 0x1394fb4a, 0xad87877a, 0x0c6d0f8f, 0xf557e47a, + 0x9535da92, 0x36a51115, 0x0643d157, 0x1a426da0, 0xdaf862cc, 0x20e924c3, 0x3a4887e7, 0x5c552d4c, 0x9dc4b80b, + 0x00033e6a, 0xe656179d, 0xcecaccb7, 0xc4492ad0, 0xd038c756, 0xb1d02b09, 0x3041548a, 0x929625e8, 0x55f8caca, + 0xfc4ed341, 0x99f0f380, 0x5070035f, 0x5f1ff4b5, 0xa0ddd3c8, 0x8058d715, 0x412bd6b2, 0xc9499bab, 0xd7e67fde, + 0x102e17f5, 0x3b5ca0ed, 0x5d45d0f0, 0x212e600b, 0x05c844c6, 0xee149ddc, 0xc8877e0f, 0x1d1f8241, 0x7d39e955, + 0x625d7b3c, 0x53d23bff, 0x5643cd65, 0xbc598316, 0xba8f828f, 0x2799e2e7, 0x9ce6ab4e, 0x8f917789, 0xf0c61dc6, + 0x8f85259d, 0x70ea657b, 0x154ec2e3, 0x5167055e, 0xb576b8c2, 0x0498b207, 0xfcc47a59, 0x3dd0de73, 0x99647141, + 0xdb9f44f7, 0xc0495b22, 0x1e0b765c, 0x60bbb0a9, 0xd39facc3, 0x220f5da9, 0xab024e38, 0x4b8cd216, 0x40510a4c, + 0x623b1343, 0x1332d579, 0xa84507a1, 0x7734213b, 0x0ee50269, 0x9728b46b, 0xb1887d1d, 0x245ab228, 0xd63fbb8e, + 0x8122077f, 0x4d187c8b, 0xb601b76b, 0x6cfec75d, 0x901aba24, 0x383c240f, 0x387f2899, 0x25ac4f5f, 0x3a0e807d, + 0x013d70d1, 0x9153771e, 0xabdfc609, 0x36a9d265, 0x40dd1d3e, 0xb6f6625c, 0xfc932abf, 0x557d1f79, 0xd2167f95, + 0xe9debe18, 0xd933cc03, 0x8ff6ecbb, 0xbbc47bd8, 0x2ad7f2f9, 0xcc5995e8, 0x878d182e, 0xcedb24a5, 0x7bd71832, + 0x8716c1d8, 0x00218a4f, 0xa2958537, 0x59c7e471, 0xb4985e2a, 0xed29694f, 0xdb16546f, 0x59e7c3ae, 0xc91d6509, + 0x83e4c2ff, 0x551fd93c, 0x15e4e3aa, 0x65d7e4cf, 0x8ea23e02, 0x6f37afb6, 0x217913b4, 0x882a87be, 0xcf5e3c1b, + 0xdae51d5f, 0xf405c4fb, 0x027aed24, 0xfa23cbc3, 0x67bc8b3e, 0xd5b43e96, 0xabf38c08, 0x6d2ebc81, 0xeecc61d3, + 0xc65edf9c, 0xf750ce85, 0xaee941ae, 0x1be065de, 0x9450a316, 0x0bf47b7f, 0xcc538447, 0xca72e34d, 0x0d4f5122, + 0xd072daa8, 0x95df029b, 0x91b29773, 0x5d87d267, 0x9d966c74, 0x0d88e70c, 0x70556ae1, 0xd1e3ec4f, 0xd044ad57, + 0x0d2a2c03, 0x19dfd2de, 0x4b4f2f6b, 0x38cd48f2, 0xb559a093, 0xf10d9c31, 0xe3fbd1af, 0x29fa07d6, 0x431f417c, + 0x47a7dc1b, 0x216750b6, 0x699eee78, 0x3465b9aa, 0x60a26007, 0x07dad5f1, 0x40cdb64b, 0xd72c1aeb, 0x793505aa, + 0x7ca88a65, 0xccf59946, 0x87b51abe, 0x3c911d62, 0x670ccda8, 0x57447c99, 0xda566aaf, 0xbb6f911e, 0x5885a539, + 0x5dfea92e, 0xb2b397ed, 0xbd3ccc5f, 0x9fe29a3f, 0xd6d083b7, 0x7276fd5f, 0xbf9e8069, 0x51598a19, 0xf696ebb6, + 0xec033691, 0x05ccff2d, 0xed58a9b1, 0x75e5441d, 0x270af704, 0xfd49986b, 0xaa18eda1, 0x1e8f57fc, 0x4b1f10df, + 0x8d278e75, 0xa48bd841, 0x775de1a7, 0xf2f821d7, 0x1adc92e1, 0xd384787c, 0xa7a51d64, 0xccb7ceed, 0x24b64838, + 0xe4703c9c, 0x30296b01, 0x16652299, 0x2fc76e73, 0xbf4e3c92, 0xeb8a233e, 0x039b24f4, 0x1210e114, 0xef78436c, + 0x16385609, 0x7443512e, 0x3b97277c, 0xef9216cd, 0xabadf4cc, 0xa53f7b32, 0x414a2a6a, 0xd9b2b285, 0x6665479a, + 0x935d4294, 0x4960c0ee, 0xa10a8663, 0x02e387d6, 0xffacd74b, 0x92e3f3ef, 0x3278f21f, 0x841952c9, 0x13a664b1, + 0x55cb9980, 0xbf2aa5c2, 0x82ef3a35, 0x4e908c04, 0x034ffe8d, 0xd2935eef, 0x2c768087, 0x1834d504, 0xb7c23029, + 0x6614ca94, 0x0098ad74, 0x3d121993, 0x50db609f, 0x28d832ab, 0xa6e01ab1, 0xe28ce775, 0x5713955b, 0x110e1c53, + 0x08c41317, 0x1479011d, 0x4379e0b5, 0x3c947395, 0xbbae2a7e, 0xca8fd000, 0xd1c83a18, 0xfcbd4826, 0x0cb2a118, + 0x31040009, 0xe58a2911, 0x66a79b59, 0xfdd3020b, 0x47a566c1, 0x913e0a2e, 0xdebac8e8, 0x2f7edd1d, 0x803f86dd, + 0x89c043db, 0xf1c2b7ed, 0xe22d81ba, 0xec122038, 0xa44c385c, 0x8c1b657c, 0x16cc0aad, 0x6ff42234, 0x333ac1ca, + 0xe0a652c4, 0xd62d9b70, 0xcda97f86, 0xe2959f7c, 0xd52fe6ca, 0x1a579ec9, 0xd101cea7, 0xc7815439, 0x135d461e, + 0x91dd99cc, 0xdd86bfb0, 0x9009f6b4, 0x8d65c91d, 0x52a2e2ec, 0x060d77c0, 0x433769eb, 0xd91ec99f, 0x23a69694, + 0x8cf7c226, 0x71cd18f3, 0x4e947ac3, 0xc616528c, 0x9d7f1548, 0x1ed8a3e5, 0x0b3163fb, 0x970e5c53, 0x1de0863f, + 0x87d3f182, 0xf9e6b92b, 0x3da847fb, 0x8cd894c1, 0x002fabe2, 0x472eaddc, 0x462c613a, 0x6a14a2c3, 0x82f3dbe3, + 0x7176ffca, 0x3920c874, 0x13d5b9d5, 0xd9c6f21c, 0x2d92ae51, 0x50cda9a2, 0x5d42a396, 0xeb00358d, 0x6374d314, + 0xa61fb8d6, 0xce74f34a, 0x3fbd8e8d, 0x8664ad26, 0xe3435471, 0xc06c1bf8, 0x4ed568a8, 0x80e2a528, 0x2c17bd30, + 0x3c66d669, 0x4af7169d, 0x2a064e6e, 0xac27904a, 0x1ffbb5af, 0x05a601fe, 0xcdb48c9e, 0xa7c98585, 0x39e68884, + 0x4aa90110, 0xc58552e7, 0x9c7005e0, 0xaab141b4, 0x923bc7dc, 0xe96aa487, 0x3244be15, 0x710d8a9d, 0x9fdc4110, + 0xd2899fbd, 0xcba9ee62, 0x3a7b7240, 0x9b708db6, 0x3bfc6c0f, 0x354fff31, 0x8c914cd2, 0xaff8b11e, 0x30f016e0, + 0x257bc257, 0xea6b0ec6, 0xc983d058, 0x2883114d, 0x9bdaa38a, 0xeaa99913, 0x406aec8a, 0x6fd3f67d, 0xa6f88082, + 0x2ea3ccfe, 0x093d1e22, 0x48d36119, 0xfcb5d7ed, 0x42c2908a, 0xed49f078, 0x1b6359d0, 0x612fde7b, 0xf342c92c, + 0x85cecbb7, 0x94cd1f08, 0xcdfbb2ac, 0xf9c3f8ae, 0x1eb48000, 0x4b0dd149, 0x91b2bb65, 0xd303eb83, 0x294bb043, + 0x347209f6, 0x27e87e5e, 0x9b6cadad, 0x7393dfd0, 0x11f9d332, 0x2aa8a1de, 0x66902f1c, 0xd3ca281f, 0x026d6a82, + 0x7a5f4827, 0xb6f1b88e, 0x101438d6, 0xb596defc, 0xe78b6a75, 0x5d1b0215, 0x82ad206a, 0xcd4d1155, 0xf543ecd1, + 0xffb3d2cc, 0x3e7cb933, 0x613152b6, 0x272adbbc, 0xfb04b21d, 0xf7c6564b, 0x95186c80, 0x12da81c1, 0x80265d69, + 0xe7a00153, 0xc88c8be8, 0xb77d9fe7, 0x2f73ba16, 0x0d21b608, 0x4230f89c, 0x8fcc3363, 0x223c6db6, 0x2db46b71, + 0xa2fb438f, 0x0e235e7c, 0x1920f63b, 0xc052a8ba, 0x608aaf96, 0x4a2570e7, 0xd823d296, 0xdf78bad4, 0x74bb3630, + 0xde4db338, 0x384ee55f, 0x49d75187, 0x24933415, 0x456104b3, 0x9cdbcb90, 0x855e916f, 0xd160657a, 0x3dde906e, + 0x0ce44b7b, 0x1d13adb8, 0x00c5896a, 0xb7679c97, 0xd32158f2, 0xf65f6d2e, 0x9fddaafc, 0xc138e34f, 0x8216ab5f, + 0x427cc475, 0x65f2126f, 0x0c879952, 0xc07a6fa5, 0x6c26ae1c, 0xaa347414, 0x52f0ce69, 0x139839ef, 0x4ee5a661, + 0xfd49125a, 0xe60019b3, 0x3e529800, 0x6a859245, 0xf52653a2, 0xb252adc5, 0x25de656f, 0x7b00ab06, 0x782b2579, + 0xcad5455c, 0xce75772c, 0x503163b8, 0x22f41840, 0x75690960, 0x33b69fa3, 0x5af6d995, 0x4ee41770, 0xd1175829, + 0xab3802d5, 0x94ab42d9, 0xe125f07f, 0x2f6a24eb, 0xf77c5877, 0x58f100e7, 0xc91a599a, 0x94f19e00, 0xe6f6b6b8, + 0x9d1da3d6, 0xdceb53cf, 0xffc1af0d, 0x02c8e39c, 0xc962acd0, 0xa0f31267, 0x8af524c7, 0xfeaec9c0, 0xdd9d060b, + 0xeb57fd68, 0xf86ea11f, 0x52a32221, 0x694c217a, 0xe684d100, 0x913504fd, 0x23c16a5b, 0xc6fc1611, 0x4dbcc5d0, + 0x130c811c, 0x06acf2ed, 0x549cfca5, 0xfc255c60, 0x6f0fa1a7, 0xd792a745, 0x0a6a411b, 0xc4fdcfc7, 0xa8b19c66, + 0x7a9f3d25, 0xfd9a264c, 0x090e1a4c, 0x50b8f133, 0x2a434227, 0x7fd79e9a, 0x7fe8e82f, 0xa56d9d1a, 0x2463b5dd, + 0xf0e7b5fb, 0x0cbf1f95, 0x428c3ccb, 0xa58cf9c8, 0xbb870516, 0x9ea2ee26, 0xeb537b05, 0x5c1c8522, 0x01909276, + 0xfc900d6e, 0xa7ae88a8, 0xac76d6fc, 0xc0fc880b, 0x7691b2e4, 0xc765c6c1, 0xe74b53c1, 0x2d1e938e, 0x996e479d, + 0x602f4b8b, 0x2e0a2aa0, 0xd888ac53, 0xc8c11cdb, 0x4290fed4, 0xfd0ff1c6, 0xdfc6040d, 0xe11f703d, 0xca530fbd, + 0x4d4aed6c, 0x3e7e435e, 0x2fed42dc, 0xbacf0e75, 0xa4c1bcfa, 0x9b146fc1, 0xf1d7a189, 0x45f4c4c2, 0xb2d36b37, + 0x9f0a3b22, 0xdb3fbb2d, 0xc094bf62, 0xad0169ec, 0xae1c7501, 0xd28b7d1a, 0x3bfaeee6, 0xbb4f1995, 0x886b565c, + 0x01072681, 0x5b8df9b5, 0xeae8a977, 0x261f27a1, 0x520edc70, 0x83f0d854, 0xb3bc1fbd, 0x8d71bf7c, 0xa90bf9e7, + 0x5255b4f6, 0x4daacce0, 0xa7120cab, 0x9b252578, 0x23697f06, 0x25deb4b9, 0xdec70c0a, 0x9a08ef1e, 0xcc686a34, + 0xeaac8c92, 0x4d67b5e1, 0x72be7e4e, 0x41937b5e, 0x2b731908, 0xa5e434b4, 0x75f6c6db, 0xb8333080, 0xfbe58877, + 0x6423e0be, 0x25d56bcc, 0xc8e8465f, 0x46910d8e, 0xbf8a870e, 0x4ab65164, 0xa93a2fdb, 0x3eec77a8, 0xc2d6651b, + 0x9d7947d4, 0x75c59d9a, 0x0a3c0699, 0xa9aad44f, 0x0382902c, 0xa401167c, 0x556c7bf8, 0xc227b862, 0x4d558552, + 0xbea3a0ed, 0xd1a4dc04, 0x0b9ee029, 0x81150631, 0xe09917bc, 0xa29e00c8, 0xc5208127, 0xaba3a2fd, 0xdf70cb68, + 0x91590e92, 0x9f5a6f10, 0x02a1455b, 0x0b13b8cd, 0x2576fbe4, 0x39d84cb0, 0x5e918274, 0x2c6e6899, 0x9e4a490a, + 0xb9601a28, 0xb333e137, 0xf3905f5c, 0x97b740e9, 0x1bd329a6, 0xddc232e7, 0x3bf74592, 0x8a0206b3, 0x61aa950c, + 0xa3a9f505, 0x8ced83b3, 0x10e745bf, 0x2ba1a7c1, 0x0610d331, 0x46136f57, 0x6add69bb, 0xa366631d, 0xed1f5d54, + 0x131f254d, 0x8462ed74, 0x0886e21a, 0x9cbcdc03, 0xc8b8826a, 0xce5065d5, 0xcae7ca00, 0x3b5a1ebc, 0xee039481, + 0x4d8feee5, 0x0f662259, 0x9f6b57e4, 0xa4e046ca, 0x28e39467, 0xce4f1d4f, 0x851561e1, 0xb8b93617, 0x2847bd83, + 0x791095d6, 0x65419a09, 0x0c86b978, 0x6e0c8362, 0xc9b6c297, 0x18286b78, 0x191dfaf5, 0x53087289, 0x95c50d43, + 0xf26e0f59, 0x08493f83, 0xa8a01829, 0xcec89bbf, 0xe9ed2dae, 0xe1e0ef9d, 0xcf89e2e2, 0xa39fe908, 0xb6f7b1b2, + 0xebda886b, 0x9551c988, 0xd913216b, 0xa092ad33, 0x3acef5d8, 0xbf2c4646, 0x021c467d, 0x68a79d2f, 0x0636277e, + 0x1171b11c, 0x9c3a6432, 0x79998b82, 0x4e134511, 0x7e2792c7, 0x6c482749, 0x79185519, 0x33cef80a, 0x034536f0, + 0xdec5b827, 0x3ab32997, 0xf097f1de, 0xf2114100, 0x7c04baeb, 0x4397fd81, 0xd4501205, 0xe5abc95f, 0xbf879685, + 0xe3c67a7f, 0x24045747, 0xd5554e9c, 0x9a853779, 0x16a1dc10, 0x51e4fd1c, 0x62e893e9, 0xa6d0b523, 0x2b2b24a2, + 0x326821e0, 0x44a7f2c9, 0xda728bab, 0x7218ca3f, 0x7b44336c, 0x220fa55e, 0xee04f2bb, 0x008cdcfc, 0x20d3c37f, + 0x5e173a7a, 0x271b0a6a, 0xeb34010f, 0x91241c7d, 0x3ae640e9, 0x959c2215, 0x8b2145e9, 0x21fbcc3e, 0xf8adfb98, + 0xc010de02, 0xee3882e9, 0x01683466, 0x21ec8fd1, 0xc536a4d2, 0xd3d40a8d, 0x4e5700a1, 0xa8174eee, 0xcf6ee584, + 0xdeb76b6d, 0x821e71eb, 0x4e302d0e, 0x883daf98, 0x9f925edc, 0x65f9af15, 0x56e7688d, 0xc1619b06, 0x7cd50c3d, + 0x11036f80, 0x3bf8c126, 0x0643834f, 0x89a86bf4, 0x00ae3a9e, 0xc0fb92bc, 0x71ac6712, 0x61abb62e, 0xfab4ea44, + 0xad8c5e30, 0xeac65a8e, 0xeb478b9e, 0x6ee43428, 0x036e419d, 0x35f2150e, 0x424577cc, 0x36369304, 0xab441f3e, + 0x17da5c68, 0x0ef7a543, 0x4001becf, 0x2d8736bb, 0xc126ae19, 0x843b55bd, 0x0b82cb7e, 0xbffb26b2, 0xd0cb1418, + 0x7aadfc0c, 0xc3056085, 0x2b523296, 0x983fcdad, 0x6155d935, 0x73b32ce9, 0xe6eebbe0, 0xa7897f50, 0xa794dc0f, + 0x2ce7871c, 0x5b078fb9, 0xe31d2fed, 0xa9cf1e3b, 0x0a24cdd9, 0x4592b7d4, 0x3ac0c2ea, 0xc59a748b, 0x19f839df, + 0x9a5b5098, 0xe60c3cb4, 0x2cd43ba2, 0x09b82162, 0xdf83fec3, 0xa82f214a, 0x3d98437e, 0x323aacf1, 0xb76bb01e, + 0xc372092d, 0x0d8f3a96, 0x71920adb, 0x625d7e42, 0xfa3d30cc, 0x713701a4, 0x2b79e695, 0xa4bd8615, 0xd1a16e46, + 0xd172246e, 0x4aa766ac, 0xd3cfdbfc, 0xaa14d382, 0xa6f1c231, 0x329670ae, 0x0e3706f1, 0x09770ffd, 0xbb1e29b5, + 0x352f37e4, 0x3a9d37b0, 0x85e9b68e, 0x6048ab61, 0x34deb69c, 0x5c9c1b19, 0x37a51d89, 0x14b76b3a, 0x7cd247ca, + 0xa4b95e00, 0xc2a80527, 0xf1a347a0, 0x8ba35801, 0x412b08ac, 0x6bdf062e, 0xfe4c28ca, 0x82a775a0, 0xe41c8ed0, + 0xf65fed0f, 0xed1a9293, 0x869b8ba9, 0xa36e3915, 0x7a9741a1, 0xa743f8d5, 0x1043ee4b, 0xeca9d85a, 0xf849da49, + 0xba3ac8af, 0xc1bf633d, 0x7c58b83b, 0x111f7b27, 0x6f686a18, 0x58ff43ba, 0x280a6ef5, 0x6616c4af, 0x1cd0682b, + 0x94f66523, 0x33dbda37, 0xae162bd0, 0xcc8a3e26, 0x7b54c505, 0xe3b59539, 0x84172842, 0xb962d09d, 0x8bccdea6, + 0x1de01bac, 0xdcc48c07, 0x4f8a1ba8, 0xb5a91cc5, 0xbd719b2f, 0x170a8705, 0x6289f68c, 0x8da670ad, 0x418c783c, + 0x511066ff, 0x044b5060, 0x6342bfe2, 0x040666b3, 0xc85da1f3, 0x35371020, 0xb9deafa2, 0xee1dcd76, 0xfb3de520, + 0x8d715800, 0xe20d77eb, 0x9a98123d, 0x6d0155c3, 0xbc2c689d, 0xe7341f25, 0x38d1032e, 0x81ebde58, 0x91c3f650, + 0x17a07d4d, 0x34e0daaf, 0x3f6bdacb, 0x20b86142, 0x378d7e83, 0xa99c5bab, 0x928cfedc, 0xabe75cb9, 0x54fdf89b, + 0x448a4e92, 0x3a1c1171, 0xbff23ada, 0x579e7d1c, 0x9bc834d8, 0x287a9511, 0xedc99ac6, 0xdbf919b5, 0x001fad50, + 0xb49a8325, 0x41161e7e, 0x5a882406, 0xb690551e, 0x4b103165, 0xf0de7739, 0x47000431, 0xfe61316e, 0x7d6f8e7d, + 0x6e3549e6, 0x80703e5e, 0xdc4d43bd, 0x085a1db0, 0x27fc4541, 0x40339dc3, 0x2022b696, 0x545ca410, 0x9a448d0f, + 0x384520a5, 0xdc0c5c72, 0x5e3be43b, 0x651ed6eb, 0x2c2f8358, 0xf804c91d, 0x79ae5dde, 0x240bef74, 0xd16e7789, + 0xf180b4fa, 0x2d256dc3, 0x4f02d91f, 0xa5231310, 0x12d0b3e9, 0xefa6b792, 0xf8a2a3ec, 0x317ce8df, 0x2bad2041, + 0x1795c0eb, 0x3d3a7ad5, 0x59094595, 0xb7250157, 0xbc9850b1, 0x2137fec5, 0x8b1fc000, 0x081a5ebb, 0xe2e0e7bf, + 0x87e3bc35, 0x38b25b3c, 0x59d66c6b, 0x6351888d, 0x41f8f816, 0x48dd7f87, 0x7fe5687d, 0x90e265f4, 0xa0c63364, + 0x7a23ba93, 0x1b24e9d7, 0xb6e2a462, 0x3b713465, 0xba9fd33b, 0x2d7a9b22, 0x6ca25095, 0xfd2bd191, 0x7e7957b5, + 0x0e8ffa82, 0x5b49200a, 0x906a564f, 0x81bfd847, 0x605bfd67, 0x921e00f3, 0xeb72de40, 0x9b1b78c9, 0x0f8f7d26, + 0xb040ad47, 0x3e57141d, 0x7861e954, 0x6425c32d, 0xa38f5c1c, 0x4884d7ac, 0x3274f33d, 0x0688c3d1, 0xaffae1e8, + 0x09e3b8f5, 0x1758dd4c, 0xaec2ba18, 0x4048d573, 0xe67bcf8f, 0x52be9eab, 0xd3a6c056, 0xa0296453, 0x157409e3, + 0xe7157b1a, 0x501a720a, 0x6fa77610, 0xf77412b0, 0xe4df78ec, 0xa4be1ac2, 0x143de562, 0x4b89fc11, 0x2934bc90, + 0x0d3534aa, 0xab0774d0, 0x89d65378, 0x40a68dd3, 0x7c598430, 0xd3e2bc11, 0x15fa3d87, 0x6bb0d9cc, 0xfac4bb1b, + 0x42ada071, 0x64f28d4e, 0x867f5501, 0xb29fe1a0, 0x46cfcd5a, 0x3f279b5a, 0x7f27eb66, 0xdba29701, 0x68633d4b, + 0x7f33c4a5, 0x78f081bc, 0x39839914, 0x83694c18, 0x3c339aad, 0x6b2e903c, 0xe7463857, 0xfdd59215, 0x57871616, + 0xdf092bdb, 0xc9bfe2a2, 0x1d20ff90, 0xb46a7c12, 0x3510a80c, 0x53cb1d3d, 0x3a63a96a, 0x514d1a29, 0x4374e87b, + 0x79f74b5b, 0x95d53910, 0x7884137b, 0x4546a1ca, 0x00ca97d1, 0x4c54b8ff, 0x1cd9ab9d, 0xa72c428c, 0x1d07c2e3, + 0x802dcc91, 0x43943939, 0xbf6c49de, 0xb97d7a1b, 0xf306b272, 0x15aabb4b, 0xa1bfcfc0, 0xb82d27b0, 0x089533f9, + 0x74a9faab, 0x54d8deb0, 0x033851c6, 0x4079126a, 0x80b2a0ba, 0x62814d76, 0xb3946c51, 0xa35e8536, 0x38bfc53b, + 0x71754816, 0x1da580d9, 0x6f6a7dc1, 0xd9a8bceb, 0x2a0377ae, 0x3bf8e7bc, 0x2198353d, 0x261b4699, 0xf4fa480f, + 0xbec620d2, 0x50988b0c, 0xc5bc540a, 0x52c14723, 0xe6a60acc, 0x658f63a5, 0x28de067b, 0x23bc83b1, 0xb5dcd837, + 0x3a9ca627, 0xdec80222, 0x5de26be2, 0xf04f11be, 0x076cadc0, 0xece5eb6c, 0x879726b7, 0x4c21be7e, 0x56a6ecb5, + 0xa8f9ce91, 0x7ee44188, 0x0c3a60dc, 0x7772ecd5, 0x8cc7730c, 0x743a4056, 0xdf7dcd11, 0x6f9b64a9, 0xf8d8b525, + 0x75f27788, 0x0399dfb5, 0x8affce98, 0xf91bde60, 0x779bfb0d, 0x3efe8722, 0xcfc27566, 0xa2f031f7, 0xbbb41da9, + 0xad643b74, 0xfbc3fdaa, 0x956edd9b, 0x81a9513a, 0x5edab30f, 0xe4e41332, 0xcb7c9673, 0x1a09a2f5, 0x298171c7, + 0x5085427f, 0x34db8437, 0x9eaaec1c, 0xcf4a03ab, 0x3cf2768b, 0x47f21ee1, 0xba929113, 0x536adc44, 0xe453e396, + 0x89c0872f, 0xd6f29d90, 0x034f8ed2, 0x8214df2b, 0x39d3dccb, 0xa340f0ab, 0x79ff6b96, 0x1ae8a4d0, 0x5b7eb213, + 0xc511565c, 0x052ef08b, 0x15992bc5, 0x749eae1b, 0x28a730dd, 0x786d3560, 0x1928cfc4, 0x6d4fe638, 0xe8d665ca, + 0x4d9153fd, 0x25990c11, 0xec077564, 0x7e70d8e8, 0x157caa73, 0xd4db9d1a, 0x8e90197c, 0x8004801e, 0xb388f597, + 0x39fd899f, 0xcf3f704e, 0x37983db7, 0x9e2ddd75, 0xf7437463, 0x28b4bbfd, 0x82108256, 0x8d434f39, 0xd81c3a82, + 0x53fe682d, 0x881ee0f6, 0x1395bdfd, 0xe0ad2b9f, 0x94165f72, 0x26f32b06, 0x8b7de8d2, 0x0bca4ac7, 0x147eb0b0, + 0x86b7def7, 0x49d10c37, 0xba102dbf, 0xc87a9c73, 0x9e182303, 0xcb14ce01, 0x9f8f6760, 0x3b968c7c, 0x94408ae1, + 0x86acd4bb, 0x4eaf8388, 0xcba4f62c, 0x61cf27b3, 0x7571f168, 0x3570b106, 0x4069011a, 0x5a239304, 0x77cca182, + 0x356f9057, 0x6c89d7f2, 0xbdebd5af, 0xa0f34c4c, 0x3002bf3d, 0x9b69dbf7, 0x8cb03434, 0x45b66e2e, 0xb38dfb4d, + 0xf6ace580, 0x1c22006e, 0xcf4eec6f, 0xcca0216d, 0xdf6c5211, 0xd7ace7b1, 0x6236d6a1, 0x155c9115, 0x1f5a40d2, + 0xe6e296b9, 0x15beccea, 0x3473ea21, 0x55b2d377, 0x35712f9d, 0xb6230554, 0xbf7ef7cc, 0xa9b5a75c, 0x322786e1, + 0xb37cbfcd, 0xddc6b4dc, 0x3150e017, 0xd617a5cf, 0x9f8f0ad8, 0x73e5ea41, 0xca98db1e, 0x2ecdc7cf, 0x328eaec0, + 0x76fa8361, 0x8ba446bc, 0xe2f1d2d8, 0xbfdd0ee5, 0x714f9f77, 0xa8a28b14, 0xe5b1936a, 0x8f9b3aa0, 0x24c17b16, + 0x6a87d9a3, 0x7cc90e42, 0x6501193a, 0x588c7606, 0xe31982f5, 0x151f2f00, 0x3bcfdcba, 0x621f5e2c, 0x7cd21793, + 0x40fd7df3, 0x986d48b5, 0x0a117589, 0xa6ff6023, 0x690f35b3, 0xf0408edb, 0x54197035, 0xc97938dc, 0x542ec448, + 0x10cb49b1, 0xffac933c, 0xb5250b59, 0xe1ff8ef6, 0x1f5b3297, 0x574bbc09, 0xc4c38b0b, 0x1fb013c6, 0xe7436137, + 0xe7dfd0b0, 0xbb88b36b, 0x3daa7de7, 0x303bb769, 0x737646d4, 0x68b57ac0, 0x294fcbdc, 0xe8fc47cc, 0xe1deb92c, + 0xabb71b2b, 0xf61e553e, 0xcf4a53b7, 0xe30edd93, 0x5f7f9aa4, 0xbce757d8, 0xbd0e3b4a, 0xe082abf3, 0xc2b73a4b, + 0xbb7253c8, 0x0f23f76f, 0x9e2925b9, 0x13d622df, 0x502fb760, 0xbd518277, 0x14660c6e, 0x9315ed1c, 0x8713a582, + 0x4c3e3468, 0x10e11cd3, 0x2547a659, 0x9e5f9856, 0xa8ab9cde, 0x63b49835, 0x647cffdf, 0xbabcb231, 0x6a09c8ee, + 0x03c3c4b4, 0xee5ca2e1, 0xf8a0992d, 0xb0f58e81, 0x37bed3e0, 0x13c4e463, 0x656dd1f8, 0x532a0b77, 0xa02db892, + 0x4c664d8c, 0xb0936301, 0xe2383281, 0x7cf2437d, 0x999b6933, 0x2a2d8121, 0x4656f140, 0x8321d4c7, 0xeef4b9ee, + 0xbfa20bb8, 0x76930d94, 0xa904f8c1, 0x419d9c1d, 0x106646cf, 0xa0b97428, 0xc1fcc8df, 0x6485aab2, 0x6b3cabcd, + 0x5328b594, 0xdb0927f7, 0x1a5a9d6a, 0x1ce2d2fb, 0xe461f5c3, 0xa35e3cba, 0x2df92667, 0x59e13bd4, 0x5ad96930, + 0x56eea0b6, 0x57e19c14, 0x9d1211b3, 0xc63fdcd3, 0xf52ed0d8, 0x77005ec8, 0x95fd79e2, 0x5861c01c, 0x9d4f4d1b, + 0xae05e25e, 0xd544d07b, 0x5321a43b, 0x57453d1c, 0x00994723, 0x0faed8c0, 0x01f1e200, 0x7a1d49e0, 0xe33d9047, + 0xf4866bec, 0x82512203, 0x9b122a29, 0x51c0c027, 0xdf742e26, 0x01191e88, 0x8dcfdaa4, 0xcfe550b4, 0x2307dfd0, + 0x2b872b42, 0x34763ea1, 0x9fa87cde, 0x42f352fd, 0x568ee8e8, 0x380d4a92, 0x138932b0, 0x69973d9d, 0xa3d7b690, + 0x4f866bf3, 0xb328fd40, 0x5012187f, 0x46faf974, 0x9de2164b, 0x8f870235, 0x998d1a0c, 0x56e467d9, 0xf5793d9f, + 0x7ac568b4, 0x7f47f196, 0x8523660c, 0xb46a5445, 0x8439bec4, 0xe4f54bf1, 0x58c4d3c9, 0xc35ff1cb, 0x497e4dc8, + 0x3fd6c0bf, 0xb4fd46d3, 0x3623c6f5, 0x826c8c27, 0x87a5fe56, 0x7d809179, 0xfe71c282, 0x483225c5, 0x70590596, + 0x7e870709, 0x94f134b9, 0x57b21d7c, 0x4e6e6744, 0x5cfd71b6, 0x6b0864fa, 0xb154f678, 0xe4fe5aa2, 0xa4137c3b, + 0x78a6abee, 0x3f5eff71, 0xbdb7ca6c, 0x21b41a26, 0xfb7048ae, 0x8b202130, 0x0a8133e1, 0xcb6b71c6, 0x54f0073b, + 0xe8ac5820, 0x2568448b, 0x6f1f989b, 0xab786734, 0x8f8ece19, 0x352ea7f1, 0xa60f5372, 0x2e02840c, 0xd7554c11, + 0x2eba55dc, 0xc3264944, 0x33cfd090, 0x450f779c, 0xa4b807a2, 0x75bd2f6b, 0x081f0d8f, 0xa51867f7, 0x4666f47d, + 0x81f10fd3, 0xa3f54006, 0xbd2f4a88, 0xdde2e606, 0x87bdf378, 0x18cc5fab, 0x2ae66051, 0x8b471c27, 0x6c770dfb, + 0x336a9d34, 0xd95e7ce9, 0x3b674cd1, 0x773eb7de, 0x9e6fc06f, 0xa759dc74, 0xbde881b8, 0x16099456, 0xfa9bc4a4, + 0xe7d1fb75, 0x9811c577, 0x3c2bb79b, 0x0db97fa7, 0xdfc24c36, 0x1ecd7ba4, 0xeeb83c37, 0x883f995f, 0x827296aa, + 0xfff5e8a7, 0xf63cdca4, 0x8f24f294, 0xdefc25d6, 0x986849b7, 0xbef4d617, 0xad814480, 0xd8bf9f8d, 0x60ce38a3, + 0x422c67a0, 0x4dcda535, 0x517e0732, 0x9ba0ad4c, 0x7daff3d9, 0x580dd519, 0xfca6bc05, 0x2d48ba93, 0x20edf2a3, + 0x5eb16d35, 0x02a3b82f, 0x6b54c92e, 0xa7201e1e, 0x5c04829c, 0x81fc1e33, 0xba122316, 0x841fbbcb, 0x89dbeb99, + 0x64a11d80, 0x877325ba, 0xf6b90424, 0xdcd5463e, 0x3760f9c2, 0xc5cdf9af, 0xaff60033, 0xcbc1e1fe, 0xd2e162ae, + 0x9bb003dd, 0x903403ae, 0x11e57c0c, 0x8212eb14, 0x000942e6, 0xd163c90f, 0x5d4040f3, 0xee8faac5, 0xc8962d23, + 0x7657cdf0, 0xaecc03ba, 0x126620b4, 0x95a138ff, 0x1cf89368, 0x66f5ec10, 0x02914e73, 0xce18410d, 0x23c11fff, + 0xeefbe25d, 0x3b9be509, 0xfc93c4fa, 0xb12b40d7, 0x36d7c6b8, 0x89600238, 0x66f45061, 0x496664de, 0x400c40d3, + 0x0ca1158e, 0x4767fc8e, 0x6bd4c21f, 0x416caa58, 0x4eaacb8e, 0x8f66bcf7, 0x00cf1bcc, 0x5ac58886, 0x94952838, + 0xc4e81b0c, 0x67d2dfb0, 0xb6e1fcc5, 0x90e77505, 0x773afaa7, 0x8bbe7a37, 0x9db8e301, 0xefa587e4, 0x2249b08e, + 0xee0ca985, 0x529a1aee, 0xd0d4616f, 0x5e3926d8, 0x05eaaba0, 0x0d889e0a, 0x13e8f777, 0xd1aba746, 0x1ab78a57, + 0x1ced3317, 0x654c1681, 0x0dbe8e15, 0xc7960e6c, 0x3d376028, 0x68448871, 0xe96dd459, 0xbdddc955, 0xb0f3f182, + 0x213309a2, 0xff98d21f, 0xb4ac4e2e, 0x78ad4e3f, 0x215ab51a, 0x4933273e, 0x42ecc0e1, 0xfb4d0964, 0x5804331a, + 0x009ceca7, 0x116cdc97, 0xa529c1ab, 0x44ee34ad, 0x4cb40d7a, 0xf56899f2, 0x4d528d0a, 0x00792e44, 0xc6dd866d, + 0x8030869f, 0xf4d781d2, 0x5fc56c33, 0xc5a464d0, 0xb5ad03ef, 0xd38b3921, 0x2a2a07c3, 0x8737b8eb, 0xf0a92558, + 0xa5955b4d, 0xf9dda607, 0x842319e4, 0x8fb3430e, 0xc6ebfa1f, 0x9c2fc914, 0xf820247e, 0x22eb41dc, 0xa7d6ccdf, + 0x7986f58e, 0x00f9e5ff, 0x2714e5b5, 0xcb04fc05, 0xc2296ced, 0xa675cc03, 0x7dd55e17, 0xbe892ffb, 0x9f5bf01f, + 0x7c220b2c, 0xfa7ea4c3, 0x3ee0c013, 0x89bcfa87, 0xe6afae3b, 0x74f279ed, 0x6d1ea0bd, 0xa767c1f6, 0x3b90f7da, + 0x3ccef00c, 0xe3b28b30, 0x660291c3, 0xbea2277e, 0x2ba5f280, 0x87206f25, 0x42f2755f, 0xe15c5962, 0x4ee3bea2, + 0xc503a522, 0xc3d8070a, 0x33f741a7, 0xec8f6e0e, 0x9bf6a82b, 0xfbad802e, 0xc60019be, 0xcb10ab9a, 0xd7f355e5, + 0x62ff8f5a, 0x640c57c3, 0xbfe1922a, 0xccc751b8, 0x19e1e940, 0x174685e8, 0x1001472b, 0xd9caf4f7, 0x13de7097, + 0xfbd3a925, 0xab9fb795, 0xb270b80f, 0x3dfd0c50, 0xb6ac0317, 0x6fcf1f64, 0x69d006a0, 0x9ae48775, 0xcdb20cf7, + 0xa18d8b2e, 0xcdf19cd9, 0x280e2948, 0x975e9f7f, 0x374bc1d9, 0x5585bdf2, 0x46fc683c, 0x48479dd0, 0x739d61af, + 0xeb218c27, 0x0596fb80, 0xbf479561, 0xb4e072d2, 0xa943fc21, 0xb31974f3, 0x39291e51, 0x8c0ba81e, 0xe3ef4dd9, + 0x420ab4e4, 0x5b7b3e3f, 0xc29a5113, 0xf00e4087, 0x2c1da82c, 0x81ac4031, 0x0774606d, 0xd82e45e7, 0x095dde3b, + 0xbf5f3f93, 0x882a4e1a, 0x3f3e5519, 0x18f99e06, 0xda4adeef, 0xc2ce4716, 0x228a6916, 0xd70b4974, 0x5bf9bc10, + 0x767434b7, 0x102c332d, 0x946975da, 0x0d13342d, 0xa0364396, 0xc26d4928, 0xb8a6d7e6, 0x3fe1dd75, 0xb1f591a7, + 0x9f9a73fb, 0x4a00ce07, 0xc51bbc92, 0xa69fcc2c, 0xe521838d, 0xc31373ca, 0x861dcb48, 0xd78241b7, 0xe437a91d, + 0x6a0e64db, 0x7e69d90c, 0x7209c2d5, 0xd13cfe96, 0xb481fcb1, 0xb81ae8dc, 0xbce62fee, 0x31232e2f, 0xfa229700, + 0x2f9815c6, 0x28d37c29, 0xed5e2ad1, 0x1007c83d, 0x0a258ba8, 0x916baa29, 0xc9a05ef2, 0x0046b5f9, 0x2b9fb446, + 0x447da012, 0x850cab56, 0x0c21b2a4, 0x5098dfb0, 0x7be6340f, 0x5f0a9006, 0xcb18e546, 0xb1ba9683, 0xa7dc9695, + 0x5a883df7, 0x8c2d2562, 0x68ed6850, 0x86499dec, 0xde1baac2, 0x867fb2fc, 0xf5bcda62, 0x370db427, 0xd871430f, + 0x683521b3, 0x5607890a, 0x46287f97, 0xcad5d79d, 0x71d49b49, 0xe4b82987, 0xa05d8425, 0xe7b50529, 0x79207699, + 0xa2940718, 0x44abb839, 0xb4406b18, 0x461988f2, 0xf0e641fa, 0x421a3a3a, 0x8a16ee5a, 0xcc386f14, 0x837174ec, + 0x16f4f524, 0xa14dc7f9, 0x87350de9, 0x4bde83e5, 0x6dcc0e2c, 0xb7c22bb6, 0x7661946b, 0x4337bcba, 0x11a2d49d, + 0x4f3b73c1, 0xe0603966, 0x76fd8a0c, 0x893baade, 0x9b6d85fb, 0xbe1654fb, 0x5a810f3e, 0xc74b1bbb, 0x10acc5c4, + 0x7cf4fc2e, 0x50418478, 0x7cc14a5f, 0xa48d3e33, 0x6c477207, 0x16ca20ee, 0xb550d096, 0x7e29d774, 0xdf639eb2, + 0x05802fa7, 0x50bf5a13, 0xd529433c, 0x4461df2c, 0x02b62f1b, 0x335f8640, 0x337ef6cb, 0x135f880b, 0x04067e9f, + 0x33c126af, 0xb2fa9ea8, 0x3dedaee5, 0x07a224ed, 0x17ecf240, 0xb28e7490, 0x1731d189, 0xf17c3aff, 0x61a67ab5, + 0x8c51cb81, 0xd27fa0d4, 0x10f6360e, 0x79e46486, 0x56c4b89d, 0xeb7f06c4, 0x9b3979df, 0x453f4fc2, 0x3aee7159, + 0x297c3f38, 0xa82dc9f2, 0xc48ff51c, 0x983e5397, 0x3f970a2d, 0xc1eb78d4, 0xa3aba5bf, 0x7924cedb, 0x50d57f57, + 0xf7cb4073, 0x3a306c9d, 0x40b99cc6, 0x624c5d8e, 0xf2dcf5b4, 0x8b4498d2, 0xa4586aa7, 0x84300050, 0xae4a3da6, + 0x02771885, 0xf47f613f, 0x4edf8dad, 0xdfb6f38d, 0xb1fb2293, 0xc0b3da18, 0xbe8b6540, 0x2cf053f5, 0x4a9d132b, + 0x789d725f, 0x577fbc42, 0x4eb81eb0, 0x5415dbad, 0xbb30ba8e, 0x773019d6, 0x9f131671, 0xc423efdb, 0x3b6021b6, + 0xc4e75882, 0x4d905ff0, 0x55882d7e, 0xe9652fb5, 0xd6cf4dbd, 0x057a928d, 0x796d6993, 0xbd2be473, 0x0ec7e1fa, + 0x44b27f40, 0x860c1392, 0x032c4042, 0x4c56350e, 0x1d23dae6, 0x9ce61650, 0x03066dc2, 0x222a9e57, 0xc3dda709, + 0x70f098c3, 0x3e6b2811, 0x9a2dda8c, 0xfe5b0faa, 0xb258fd31, 0xc03d8d38, 0xa60e22e9, 0xa83ed50b, 0x1968afe5, + 0x52a3f29f, 0x48c84e22, 0x41c62418, 0x3b98673f, 0xc81b0721, 0x49aa616f, 0xa0ce2b47, 0x8d972589, 0xf50bd2b4, + 0xba79e882, 0x009365d7, 0x555ce393, 0xd29cd491, 0x7486a17e, 0xee401352, 0x726cb26e, 0x0326ae3c, 0x6c2ee93c, + 0x16b25bfb, 0xfdb098c9, 0x06484a1d, 0x29a396c8, 0xd3fadddb, 0xb1218611, 0x8d167c14, 0xe9ee749b, 0x811c4ea8, + 0xe405e63d, 0x1f6516e4, 0xdf7dcdb9, 0x9ea7123e, 0xe82e818b, 0x813f23f3, 0x6039cae4, 0xd3039ae8, 0x6bb41ebe, + 0xa1bf7f30, 0x227a9da1, 0x0e3fcc73, 0x8946cbc2, 0xe0ea188f, 0x4d1ef296, 0x534094d6, 0x50883402, 0x14c78f56, + 0x3d62e3c0, 0xbe5c2aa9, 0xf7487152, 0x40f12b73, 0x833629cf, 0xf68c8c9e, 0xf072209d, 0x6954908a, 0x96acf0a5, + 0xc65a4afa, 0x02f6a42a, 0x7182f731, 0x026a44ff, 0x1cdf1b11, 0xc96901c8, 0x4979b485, 0x28818655, 0xdf800a91, + 0x0309c62a, 0x318e3bfa, 0xed54362e, 0xe81fcab8, 0x03630c95, 0x1d86a570, 0x27890130, 0x2bd91c7e, 0x77502eb3, + 0x47ec8052, 0x738bbbd9, 0xa9deef47, 0xb5623fe7, 0xdd3bb85d, 0x5bd25848, 0x76c57360, 0x2a64198b, 0xbc16c98d, + 0xfbb96eb6, 0x6c658248, 0xf7d0f14c, 0x946770ef, 0xd5e066fb, 0xc4c5e80e, 0x283b5633, 0xe7546431, 0xaa877156, + 0x89a0396f, 0xf42b67a1, 0x9a4eddf1, 0xfcec771b, 0xc1210187, 0xf10e715f, 0x4fa719a6, 0x30c9043b, 0xd096ef40, + 0x2be4f33b, 0xe9503164, 0x4e84f5bd, 0xba5b71c4, 0xe56c6d14, 0x731e1f67, 0xc8a0a306, 0xe2e93420, 0xb71cf3dd, + 0x5b58a24d, 0x028502d8, 0xf9aeb139, 0x1905b902, 0x1f5e24bd, 0x7ad5d91b, 0xac1f959b, 0x2fc92e76, 0x797b7d5c, + 0x9d502591, 0x38a94f61, 0x7651684f, 0x4a6c215d, 0x3c42b7b8, 0xbc6c6d25, 0xe394c313, 0x4b2f2f9f, 0xa8efa4cf, + 0x4644c616, 0x7bfca275, 0x8021c70e, 0x0dbf9ab1, 0x82de59b0, 0xeabd1c0a, 0xdc4b80d9, 0x2b216bae, 0xc452cb5a, + 0x274b3128, 0xdf015b95, 0x870e795a, 0xbb0b375f, 0x489bee96, 0x808dff8c, 0x8cfca44e, 0xdd18dfa2, 0x75baa7d1, + 0xc0343334, 0x8d90fe4f, 0x9b0ef97a, 0x2fdf2489, 0x188a053c, 0x862686d0, 0x731ee293, 0x37413691, 0xa76e443d, + 0x0c2ca0dd, 0x368f1784, 0x4a3300bd, 0x27589d1b, 0xbd79e458, 0x3b58972e, 0x3fefebd3, 0x5ad29e8e, 0x6816dd49, + 0xbdeaf199, 0x44c6287b, 0x141e04a9, 0x440e1722, 0x355d8f94, 0x6d76a954, 0x3a830f3d, 0x75784468, 0x57caf0c6, + 0x77ba0b87, 0x0df8cd1f, 0xa9af2dac, 0x66a6b98c, 0x7ca4e068, 0x10852429, 0xc80b9a47, 0xe77fe501, 0xff9b698d, + 0x2e38e82a, 0x8d6ceb87, 0x43d3d4ef, 0x922e9309, 0x7fc644a6, 0x3bb8971a, 0x032d3712, 0xfccc8b29, 0xf2e3c8e4, + 0x733bc979, 0x4c159d1a, 0x4e7f349e, 0x005a10ea, 0xe4e51fa8, 0x40c6cb9a, 0x97ee7f65, 0xc6c807e4, 0xa83dfaae, + 0xcf4a9a28, 0x16c59535, 0x235d2a70, 0x30aa0323, 0xc8aaea45, 0xf2fe1ef2, 0xcf8e432a, 0x08241b9a, 0x6fb85d2d, + 0xf746a254, 0x69aa2417, 0x42c16e09, 0x4d68ede7, 0xaf0d6e19, 0xa01f8ee4, 0x8b0b1d0b, 0x6962f879, 0x14ca0576, + 0x85c2ed8d, 0x5755567f, 0x4ab2fde2, 0x50e6765e, 0x9ab7564a, 0x9f140b07, 0x36de7fe9, 0x1567d984, 0x7fdf6f96, + 0x21ed6386, 0x32e2df3e, 0x21f20912, 0xedddd4b3, 0x6fd76907, 0x22015c9b, 0xea6cce4c, 0xc32b482d, 0x60fc2778, + 0x9c269317, 0x6d7befae, 0xbc9440fc, 0x4a9641ee, 0xc9171b91, 0x5386bbe2, 0xeaeb2eb7, 0x66c41f2f, 0xaa8e3aea, + 0x95b17ff3, 0x33dc5a13, 0xbe482f25, 0xa019e28e, 0x8c22caa4, 0x5c4aa555, 0x573d264c, 0xc02c5806, 0x63245858, + 0x5448935a, 0x13463f6a, 0x9899d3a3, 0x0dc79de8, 0x45bb9bd5, 0xbd32b378, 0x25ed91a3, 0xde274218, 0x5dc3c003, + 0x80e73834, 0xe6e0b485, 0xd43510d9, 0xcf7d9e3c, 0xd67788be, 0xc64b8791, 0x5a60287e, 0x9c3393f2, 0x27f14a3a, + 0xfb87c284, 0x9fa6cd87, 0xa5a4b1ad, 0xe9bee86f, 0x1c958fcf, 0x173088a1, 0x845aea45, 0xceb69367, 0x68719c8b, + 0xe67e9b48, 0x5c1a8220, 0xde3e373b, 0xccf4d451, 0xad6ea4f3, 0xa59a0a63, 0xf781f5ed, 0x99e91f2d, 0x9a92c0f5, + 0xf7864bc5, 0x73bdf7db, 0xdfd09d41, 0x10f207cc, 0xff15f9da, 0x3f936325, 0x87c7c90b, 0x527568c5, 0x5777c7c6, + 0xfa405b79, 0xa452c1d7, 0x7f5f0afc, 0xaa75d97c, 0x1f83adef, 0x7f21b459, 0x62d8baf0, 0xdc0b5819, 0x27a456b5, + 0xfab96214, 0xfa5bd6cb, 0xa8cd6221, 0xd1443ddc, 0x8ba0b519, 0xc3f8702b, 0x5d354660, 0x3f8c78a4, 0xdbd84172, + 0xa82f321f, 0x72d0a7bc, 0x4c04f736, 0x2d11c63f, 0x90de6f82, 0x834cb872, 0xcedf1b57, 0x8d41d034, 0x5bd96fd0, + 0x058d68ce, 0x8864dcc5, 0x5d77d62b, 0x18157336, 0xa16ad0af, 0x8d542f67, 0xc40ffef6, 0x1172d0c3, 0xce15536f, + 0xf6064d56, 0xadd65c33, 0x5c838b6a, 0x983feac6, 0xe9c1b798, 0x67f46cf4, 0x6e00144c, 0x613a6a5f, 0x1d12cb3c, + 0xefbc1469, 0x601eb6ee, 0xaf5443f9, 0x8a9d2d73, 0xcc9f70a5, 0xb341b06a, 0x204e08f8, 0xeff3c3a5, 0x732c36cc, + 0x96856784, 0xf4c1803a, 0x2cf2e04b, 0xd92c6ee8, 0x501ec6c0, 0xd9b514bb, 0xa252bce3, 0xca383642, 0x86ebb6ba, + 0x99e94d62, 0x473c9116, 0x32cfb4b5, 0xc5552efc, 0x8d7ced1c, 0x9fc40eee, 0xa3689c73, 0x34e021d5, 0x4b3c8399, + 0x0b926d2d, 0x5def2ebe, 0xe142d295, 0xed79b7fb, 0x6398eee6, 0x22c3d21b, 0xea67c42d, 0x7215bfe8, 0x518a15ce, + 0xec72cb93, 0x3918f8ee, 0x949aab8f, 0xebc0b460, 0xca3e3e96, 0xaa0b97bb, 0x56ebaa16, 0xc36b7353, 0xb3fceee8, + 0x131ebc72, 0x92ef38d4, 0x1155eeed, 0xc8eafbb7, 0xc5ef3cd5, 0xd85bf1ef, 0x680213f5, 0xd6d24135, 0xb6a93aa3, + 0x45c86590, 0x741f9d36, 0x24b8ff55, 0xb8b5fccf, 0xd92e0237, 0xefd3bdd8, 0xc13b0c59, 0x156dcd14, 0xf551f24f, + 0x629b0bd7, 0x3e670b37, 0x5656d602, 0x314f09a8, 0x2c1ca636, 0xedea6960, 0xdc7c7904, 0x67ffc00c, 0x2aebdb02, + 0x8b180dea, 0x7b98578c, 0x4e09fb53, 0x0dc87f95, 0x9bbb1615, 0xd5e8a85e, 0x23f66663, 0x693881a5, 0xe9709c2c, + 0x8b40f368, 0x276cc866, 0x248db8e3, 0x77a3f1f5, 0x27b60862, 0x9807d715, 0x09a2c249, 0x92f6e646, 0xc34e5eca, + 0x6cb9f410, 0x4cc12bee, 0x6564b09c, 0x137d240c, 0xb177f93f, 0x9f4f8653, 0x683fcbbf, 0xebe65411, 0x713a76b4, + 0x0c30e799, 0x94ddda00, 0xc371df4f, 0x2fb43f97, 0xc2db8a5f, 0x95475ab8, 0xba64e9a9, 0x738fb605, 0x19aa7b88, + 0xd28e60fa, 0x5e455f85, 0x2bf6ad79, 0x364e32e8, 0x05c6f2cb, 0x9ee2fee6, 0x34a45300, 0xc4c9a247, 0xe9122471, + 0xe08fbc43, 0xc104d191, 0xbbc4a9cf, 0x64a3fade, 0x8bd2769f, 0x97765546, 0xcce995cc, 0x294705ba, 0x4b693806, + 0x1e7d3e33, 0x2cca51bf, 0x2e503889, 0xf2c63dc8, 0x243a96ae, 0xe2a57059, 0x4d2c1ead, 0x65a9d4ae, 0x7da24fc7, + 0x30b84403, 0x0a2991da, 0xf292bba6, 0xc38498b2, 0xe4828db0, 0x484b9d91, 0x43ef63e1, 0xe027272e, 0x5c769841, + 0xf51a7b60, 0xcc86dd9f, 0x43f877c5, 0x8f7b4cd9, 0xe76781db, 0x9a335e85, 0x851b128d, 0xb28cf053, 0x6e03c72e, + 0xcc6a0a86, 0x85a1a724, 0x94bfdaaf, 0xc93ab562, 0xbf2e5746, 0x14063107, 0xecfeb9e1, 0x4742b8f3, 0xa55045bb, + 0x5535d606, 0xec6ee716, 0x33dcda1d, 0xb23a3fa9, 0xe4eb7260, 0xe44ad0a5, 0x9cdabe68, 0x2f629a52, 0x5c27f558, + 0x3eb3ce38, 0x13106911, 0xf5bc56cf, 0x2e4656af, 0x532b43cf, 0x29a75615, 0x3211ab33, 0x6a29c931, 0xdfe6fa39, + 0xfdcc6ecd, 0xf346f762, 0xbf661953, 0xfb88bb4a, 0x693890ba, 0xed7b6a80, 0xe76f831f, 0xc9467fee, 0x85ef1f55, + 0x9db05a80, 0x7438d134, 0x42123b2f, 0x6850eb25, 0x8838b1d8, 0x81cf621a, 0xd2538db6, 0x866b5e4e, 0xd6043f3f, + 0x40fb1c43, 0x9a60109f, 0xf1f322b0, 0x8819a0bb, 0x99ef4e07, 0xd470dab2, 0x74f46690, 0x744d6d9b, 0x21da926d, + 0x6185ea95, 0x6bfcd3d1, 0x897b2251, 0x4392ad0c, 0x7e1149c3, 0x532ea11a, 0x741ccfc3, 0xdea17c75, 0xa8711d1a, + 0x3bc256ff, 0xfb32a757, 0x017499ef, 0xe609ed1b, 0x38a01d2b, 0x941a1a6d, 0xec52cff9, 0x6f3ced55, 0x36930e44, + 0xb2b58643, 0x7e7337a5, 0xcb90072a, 0xb921d868, 0x25c9ca3e, 0x3f598d8a, 0x4786ec30, 0x293605bf, 0x42cf9836, + 0x9636c929, 0xcd0af179, 0x473c0f81, 0x4df6b580, 0xb5f5dcdb, 0xd02af88f, 0x42969dcd, 0x73f315fb, 0x62ed113b, + 0x4d7201e0, 0x66210f90, 0xdffc09e6, 0x9fba397d, 0x0b92e5c8, 0x81af8896, 0x9f16f251, 0x08e578bf, 0x76a6100c, + 0x378bff82, 0xdba9c0e8, 0xb0257178, 0x4c5e132f, 0xc8d73641, 0x7e73be9b, 0x11df105c, 0xd21691f4, 0x4c55a8db, + 0xd35b7bc9, 0xf04ef8b1, 0xb9575306, 0xe7b62a94, 0x9df88035, 0xb60b6a46, 0xfeaedb14, 0xe1568b6d, 0xe7e89ef4, + 0x53c3caf8, 0x6f83d068, 0x67c0c139, 0xe55b5102, 0x333d221d, 0x2be97c11, 0xd810e342, 0x3ccd90fe, 0x25a81a91, + 0xb8312791, 0x24a7cdcf, 0x985735df, 0xa81371a4, 0xa433d250, 0xced22053, 0x97a6c22e, 0x83120f10, 0x88bd706c, + 0x8f848eb8, 0xd104d08f, 0x04401bae, 0xf9eabe3f, 0x91675580, 0x163255f1, 0xd90720da, 0xd40c229a, 0x3d028cd6, + 0xee7cd938, 0xe5fb2298, 0x370a83db, 0x6528b529, 0xded4c6fc, 0xe6d12a89, 0x55739b2f, 0x7d25b0ac, 0x60886477, + 0xb4a2efaa, 0x9fb74a61, 0x6fdd3bae, 0x6d71f0e4, 0xd9179b21, 0x9455b9d1, 0xd78eb728, 0xa0953589, 0x53bd02f0, + 0x8491addd, 0x2e3cf028, 0xbc426c7d, 0xed23db10, 0x012fb66b, 0xb1b7b003, 0x0923fa70, 0xa354a12c, 0xdd6b3d1c, + 0x2c4908ad, 0xcbb49bae, 0x917683de, 0x601c34ec, 0x5ecab4c3, 0x2045dcc8, 0xbfee104c, 0x04514c05, 0x2fe8f23a, + 0xba12a2c8, 0x7fbcda6f, 0x65e90875, 0xec8d14bf, 0x4246a805, 0x5d982671, 0x5078cbcd, 0x2669859a, 0x403c8daa, + 0x20c69f39, 0x0d812139, 0xece11f11, 0x4b849d08, 0xfe1af259, 0x572637f0, 0x571a77bc, 0xf2dd2cf2, 0x1ebee4df, + 0xb4921485, 0xee4af96e, 0xad06e68c, 0x2e0de4f2, 0xc13d6aa2, 0x9da609c7, 0xa8367dc6, 0xe5af9ed5, 0xa3990c2f, + 0x202565a2, 0x5a4d9015, 0x6ba7d9ce, 0x136e534c, 0xc9bca8d9, 0xfaeaa974, 0x8fd2cdea, 0x3e3575ff, 0xdf1b93ef, + 0xd136769b, 0xb41c58e4, 0xdaef864f, 0x5e138ec2, 0x109a1fdd, 0x730c72fe, 0x2c695ebb, 0x91d082f8, 0xa4c63379, + 0x63e3b1c0, 0x38ff7a53, 0x26cd238a, 0x77f94d7a, 0x404b56f2, 0x343359ce, 0x5529106e, 0x557281e2, 0x5c9e1e95, + 0xd8b1ef48, 0xd802b421, 0x782ab70e, 0xde8320f7, 0xdd3872ca, 0x98655421, 0xa7f3c55d, 0xa7817a6d, 0xbfa69261, + 0x093f5a46, 0x33a72f5a, 0x705ce47e, 0x632fb290, 0x1ea00409, 0xacfd3aa4, 0xe66a7de8, 0xff3ae44d, 0x306741fc, + 0x3737e09f, 0x9e55b731, 0xdc1ccd4a, 0x285faab0, 0xa01555a3, 0xa599ee0f, 0xa20d89f7, 0x78ddfc99, 0x49405795, + 0x3fd69571, 0x2f1f1d95, 0xd5bcd11a, 0xb7de358d, 0xd63f5557, 0xd2a91060, 0x77864997, 0xdaa67183, 0x243234d5, + 0xa70ba3ec, 0xd7896237, 0x7ab946e2, 0x8d99681a, 0x14a376fa, 0xa149aeb4, 0x5cc7f125, 0x1accedff, 0x36dfabf8, + 0x7ed5fbb3, 0x21fd127a, 0xbb1dd116, 0xf383593a, 0xbbfb3972, 0xb458990f, 0x8da036d2, 0x82efd958, 0x9dcc7ff3, + 0xfe1c352e, 0x9e67a930, 0xc55eb3d0, 0x62277b3a, 0x73ef4e52, 0x7fc1fe37, 0x98a90b71, 0xa0db94b5, 0xf35bcc4a, + 0x5c69a555, 0x31b183ef, 0x3e3dae86, 0x8d4134cc, 0xe8a2e585, 0xa74fef0d, 0x56b3f4c5, 0xdf21d9e4, 0x8ad6c0d7, + 0xbf183ba0, 0xd9407f1e, 0xadc1ef4b, 0x94470433, 0xe1423d7d, 0x966a2d40, 0x4d7b8c43, 0x703974d7, 0x019eb11e, + 0x61d104fa, 0x7b102e4f, 0xb3fc8d5d, 0x787722ef, 0xd87c6204, 0x8a2e444c, 0xb1fad55f, 0x17e8c55d, 0xa33255fc, + 0x75b9e1ca, 0xa58d2160, 0xa17edfce, 0xa22fb194, 0x0a180d51, 0x39a60115, 0x1466dab8, 0x6023de4d, 0x0986d0da, + 0xd28a8591, 0xd94a6278, 0xff0d5ea5, 0xcb9b1edb, 0xeb3218a8, 0x02dacf2b, 0x1ae188ae, 0x40c381f8, 0x8ad9d20b, + 0x2645093c, 0x8f772073, 0xa129a647, 0xd6cfe0c8, 0x7c12cdec, 0xe85b780f, 0xfb2eb3f6, 0xbcd665f9, 0x9ae94300, + 0xba264c61, 0x6ee7c582, 0x2e42d48d, 0x44a47860, 0x7fc4b884, 0x32d9802d, 0x4eeb969a, 0xafb874c8, 0x483256f9, + 0x69492c32, 0xc66daf79, 0x93acb06c, 0x324b132a, 0x6f37531d, 0x86317836, 0x704a45cb, 0xfa857939, 0xe14d04cb, + 0xd28dd39a, 0xbf6e0ffb, 0x786f5140, 0xd615c680, 0x059efd30, 0x4c7cc977, 0x0642dc39, 0x13847064, 0x3d99ab15, + 0x29011086, 0x6baadf67, 0x8aa52f47, 0x1aeb1335, 0x2ae35bed, 0xd01273d3, 0x80785e9d, 0xe9841109, 0x7f6cacd0, + 0x45d632a9, 0x940c7a61, 0x3038a0ff, 0xfb964da4, 0x637f6dc7, 0x48048ad6, 0x27412fec, 0x624c00b1, 0x7afa704a, + 0x2ba8b1d3, 0xbb977dcb, 0xb4fb234c, 0xdfe803b1, 0xaed10c83, 0x34a26513, 0xf48c6410, 0x8b95cf3c, 0x9d2acedb, + 0x29579e78, 0x7c54ea3d, 0x51e49352, 0xbcab2e6d, 0xc214ac11, 0xa167d26f, 0xfa2fd817, 0xf3ff5f6d, 0xc01e03c1, + 0x1fe555ed, 0x39bd5d0b, 0xfa9432f7, 0x779f3e6a, 0x16fe37a0, 0x27ea0bd0, 0xfb2ffd56, 0x8b931f33, 0x04583fac, + 0x3ee52f77, 0x677009c3, 0x97cfd723, 0x5ba3cf25, 0x391d5f3f, 0x8c7e6a2d, 0x0183a7b6, 0xda97ef3b, 0x7b353f6c, + 0xfed4d4d3, 0x15836ea5, 0x083f4511, 0x13df19cd, 0x364adb15, 0xb6b30faa, 0xbeaac52b, 0x7ac78d12, 0xe926e954, + 0x4ae58ee8, 0x7df6945a, 0xaf8785aa, 0x3a758948, 0xd2dc7ab0, 0xdf13668e, 0xe3002465, 0xc18dd199, 0xdd2466a6, + 0x7b8c36f8, 0x77be5989, 0x9e4b0e2c, 0x8df31833, 0x4a1ccba2, 0x497db59f, 0xed7c1cf0, 0x1692b5ea, 0x84dde780, + 0xb3b8d44a, 0xff727818, 0x26e46755, 0x70e5340e, 0xc52b7ab3, 0xa02409fc, 0x9aa6576d, 0x30f40103, 0x274a6036, + 0xf0114876, 0x7582eebb, 0x0c9af601, 0x77c74e46, 0x5d440aa9, 0x8e7849d9, 0x9acd5c22, 0xe1f58fdd, 0x04e5c2ed, + 0xbd34e5be, 0x92db4161, 0x4aca616a, 0x6d59a348, 0xf9e7d397, 0xcebcbad9, 0x355a3ea9, 0x4081a863, 0x54c6029e, + 0x1d8ff150, 0x7d13834f, 0x89221bee, 0x03f9a3ee, 0x3fea79d6, 0xf0c0e886, 0xc0424d78, 0xc98e3003, 0xaf0e645b, + 0xa5a87a2b, 0x4d22fcb1, 0xcf0efcb3, 0x8aaf83b4, 0xfaf5fe1f, 0xe48695ff, 0x4b3c66cd, 0x5649ca7a, 0x02c1b8a3, + 0x2fd7fa6f, 0xa5c5e8f1, 0x6fca8a65, 0xfbd7791c, 0x734a92e6, 0xd81c9d71, 0x778adeee, 0x131a8d16, 0xef1900a3, + 0x0c73a2b2, 0x84232906, 0xc6af6099, 0x509330b5, 0xb1a59a9b, 0xc6b3b39c, 0xb8ce1966, 0x03651832, 0x7243faf2, + 0x8d2637e5, 0x737d005b, 0x9c576274, 0xfcd16d10, 0xa0ef4cde, 0xe7f1bf42, 0xec75ea18, 0x65ac6c2a, 0xb3ed79ef, + 0x8e68f9bd, 0xa18d56b0, 0xd3b7a748, 0x2c720e94, 0x52d61700, 0x07550a47, 0x43fa89bd, 0x8883cad1, 0x178a89fd, + 0xef4cd607, 0x0cf7b4d0, 0x6c3237d8, 0xc2a05833, 0xde6d4d98, 0x32c10d95, 0x1da3e021, 0xd491f00b, 0x21a38d23, + 0xa791f2cc, 0x1980344c, 0xa98704e8, 0xa0863be0, 0x57ec7009, 0xfc587739, 0x315d84e7, 0xa14f17b7, 0x1421eb1b, + 0xfe8b6305, 0x53f51b9f, 0xcd5552de, 0x191715c3, 0xe75dfc5a, 0xf22848b2, 0xce692ccd, 0x0314fc4d, 0xdd1ecebd, + 0x08f8014c, 0x7b02028d, 0xf0244d68, 0x422578e4, 0x4c1122ae, 0xf6be9020, 0x173d57a1, 0xd51061c2, 0xa454b7cc, + 0x5e69b6c0, 0xa24d8d56, 0x99bd682a, 0x7b67994b, 0xa9779617, 0x7dab6c5c, 0xece1df23, 0xe1ff5059, 0xf306a5dd, + 0x96747a74, 0x1f7b1ee3, 0xc34f0693, 0x2eddeee3, 0x24ff9c67, 0x1b829074, 0x7f53702d, 0x989698f5, 0x38064081, + 0xb686cfc8, 0x388b737c, 0x306d292e, 0x08ca7ce0, 0x5d697079, 0xe3698bd9, 0xc9486391, 0xd7f807bc, 0x324933ed, + 0xdc26bd7a, 0xb0f3d2d4, 0xd2e20f57, 0x8fc91c82, 0x8aebf68c, 0x6e4b35a1, 0x07181917, 0xc0c4f3a8, 0xcd40a55c, + 0xe8c98bf3, 0xe857564d, 0x1d5a65f3, 0xc7b752fb, 0xbece8003, 0x24ef3b76, 0xc968ccea, 0x3b9f41a9, 0xc14dbf9a, + 0x31f39157, 0x230f51dc, 0x61992444, 0xa86f2916, 0xbf570c07, 0x187079fa, 0xdd5978ee, 0x2e4537cb, 0x785b96d7, + 0x241992a2, 0x91afdd42, 0xd28dff33, 0x3105b4e7, 0xff6fd76a, 0xa43cc74c, 0x628ead72, 0x54b3ab7f, 0x9e088a37, + 0x015b608d, 0x10620098, 0xd1cb99c5, 0x26e6df07, 0xbc15a35f, 0xd477f7bb, 0xd763f888, 0xd55971d6, 0xd72c33e5, + 0xca9bc527, 0x84779140, 0x49684eb1, 0x9e85872d, 0x2cd03a4f, 0xb5685c57, 0xede97c64, 0x9f19d248, 0xf0faf52d, + 0x9a561b03, 0x0aa7eb79, 0x77d34609, 0x95c7b4cc, 0x996c8303, 0x35c4e538, 0x89be5b9e, 0xa33ca4c9, 0x1be132f2, + 0x9b0f8ac9, 0xcfaa1ca9, 0xeadf5389, 0xef8f4e0e, 0x58fc091f, 0xbbd46cf2, 0x3a9b0a2a, 0x2d666945, 0x240ba71e, + 0x697bd3ac, 0xf7487a6b, 0x3d23a3af, 0x06d094d0, 0x32badf58, 0x04f5e593, 0xd0b1ae94, 0xbe663928, 0x0a2006dc, + 0xc43d4754, 0x1395c06a, 0x917f5337, 0x1ecd6403, 0x8ed2cb97, 0x364d3068, 0xd20a59f8, 0xa839cfa9, 0x6f635b30, + 0xcb0249e0, 0x108b443f, 0x919e0892, 0x6619b284, 0xcdeb9f29, 0x5453a089, 0x43735c2d, 0x6e55ba5b, 0xe2af6609, + 0x901f0b27, 0x8653141a, 0xfbe25459, 0x1c147551, 0x8c7d4d99, 0x5ad3b1fd, 0xf49dc765, 0xe5d9294c, 0x8c57a64b, + 0x5893f9b6, 0x65f04e76, 0x99de2811, 0xde7af764, 0xd6fe671f, 0xe337ef2b, 0x7601b52e, 0xe541c6a7, 0x99dc38a8, + 0x3cc83a3e, 0x5d58ab22, 0x2141ffcb, 0x754bb65c, 0x9ba5a4e3, 0x210b25a9, 0x237aae46, 0xfccc104a, 0x3eff7b3b, + 0x99dc3cad, 0x13986431, 0x695e19cd, 0xab190a93, 0xdb189889, 0xe9cb6a4b, 0xfe3e47b5, 0x07b1532b, 0xfea747c8, + 0xcb23b6e7, 0xc1ec4bcb, 0x014bcb30, 0x89d447a9, 0xddc13a3a, 0x76e05c6f, 0x511d9eff, 0x3b181ffb, 0x4e8b5149, + 0x85f46636, 0x1b167b38, 0x6265c571, 0x05629f80, 0x92e045da, 0x802f708e, 0x28b5d207, 0xbaacf448, 0xceaf4080, + 0xe3c3aec9, 0x8e0caa54, 0xbb2b3747, 0x1cce348a, 0x13d5c38c, 0x18aa85bb, 0x4dbce0d3, 0x77a3537c, 0xfda15c6c, + 0xd594272a, 0xb1430642, 0xbb4a138a, 0x707365dc, 0x6d188486, 0xc1fde91b, 0xa624c0b7, 0xcd948d4d, 0xfa307b22, + 0xdfe4a8e3, 0x22509e8b, 0xd85e7d61, 0xea5a9309, 0x8d2c53ab, 0x2aec10f0, 0x667b4ec9, 0x493b0d17, 0xbc0b7dd5, + 0xaea7b78e, 0x5df83eea, 0x22425e89, 0x9d50debd, 0xf36fb3a1, 0x42aa37c9, 0x984bb542, 0x56201e1b, 0xd6921a8d, + 0xb5323c4d, 0x37238bd3, 0xe4cd728a, 0xb5ce8772, 0x3944bb33, 0xb8c0f194, 0x651dfed2, 0x1441dadd, 0xc80ca051, + 0x65039053, 0x684f7887, 0x1d5e40d3, 0x1ba252dc, 0x27054d15, 0xda89e244, 0x90969d64, 0x2215b36f, 0xf6da8064, + 0x3d8bd037, 0x6211428e, 0x59de8c09, 0x682faf42, 0x53f59cf8, 0x818e45e2, 0x172827b9, 0xc4629584, 0x231d54ba, + 0x4c0a7bbe, 0x5d4b1ee5, 0xe28100c8, 0x90cae8e3, 0xf62077ea, 0x39ef1e38, 0x8bc709b7, 0x0a09c0e3, 0xbfc7a0d5, + 0xe3765e12, 0xaf549bf7, 0x93e54fdd, 0x9f21e7e4, 0x0ab149f0, 0x11db6379, 0x7a4393e1, 0x4f78e797, 0xb6bbd381, + 0x9c1c7529, 0x7de1850f, 0xd2525c1e, 0x1865dc6b, 0x07f4fed0, 0x57e37bfb, 0x90014993, 0x8e8a1f46, 0xaa50a169, + 0x0a76040c, 0xec8b7c69, 0xc20a9d23, 0x70509f67, 0x0246de91, 0x1f95f262, 0xadf7cea2, 0x575f65bf, 0xc1fbf5a0, + 0x26cd077b, 0x1dce24fb, 0x4ba0a0ac, 0xb8464438, 0xed8fd038, 0x6bd268e6, 0xa3d018bb, 0x7d959cb4, 0xbff25414, + 0x6c9afc1e, 0xce12bc51, 0x634efbf5, 0x4e2c9c83, 0x728fbbf1, 0x84fc3403, 0xefc6d466, 0xaa2b5419, 0x11397797, + 0xec1433be, 0x777dd725, 0xf9c5bb4c, 0x7e3a860b, 0xce031188, 0x2b317bdc, 0xc24f45b9, 0x8b75384f, 0xc74dde93, + 0xd8c2799e, 0xb6a052cf, 0x83e8edfe, 0xe1cc60da, 0xd52b95e0, 0x972c2c52, 0xe7dfc826, 0xb92f76a4, 0x939c4627, + 0x3163f81a, 0xfbfde0a6, 0x641de0e4, 0x3ff4df85, 0xe16ee2a9, 0x46ce68fd, 0xf609df22, 0x9bc6052a, 0xb5ac6978, + 0x61467d6d, 0x23c8930e, 0x2cc693cb, 0x644688d3, 0x86c6dde7, 0x0a235a04, 0xbe7f6feb, 0x81eb2069, 0x7cd4877c, + 0x9e3d3cb0, 0xae30cf57, 0x2a3d6283, 0xd2d5858d, 0xe3a5bfd4, 0x1aaaba81, 0x021f41e8, 0x22880044, 0xa1d76ca9, + 0x0e243896, 0x0edc3157, 0xb7716ea2, 0x114ef14c, 0xf1f56b06, 0x52489a5b, 0x73d98cad, 0x080ebef7, 0x6f9ddf79, + 0xf2e54566, 0x52c029ce, 0xdc2a2c60, 0x0ada48b0, 0x952d5c27, 0x076d1622, 0xc35a8fbc, 0xc814bf12, 0x493bcc1b, + 0xdf293da4, 0x18bfba62, 0xf007d5f1, 0xd1fd65e0, 0x7b62c50d, 0x3e2375db, 0x0eabd63b, 0xd8df8fe5, 0x1a006bb5, + 0xabf0abad, 0x35ecc9c7, 0x530deeef, 0x59824414, 0xa20bbb7d, 0x485b5ce5, 0x6097cf07, 0xee162b69, 0x1aa84ade, + 0xae749057, 0xc3ac113d, 0xc41c90f2, 0x8d2f22a3, 0xbf56148c, 0x3212cc1a, 0xd77a1406, 0x438fcc90, 0xc26b7be0, + 0xf91d95ed, 0xa38e695f, 0x36bed65e, 0x0c7135da, 0x5ea67e50, 0x3a1dc857, 0xa4645926, 0x6b767000, 0x27ef717f, + 0x0654541d, 0xd71d48df, 0xa826c3be, 0x6c28769a, 0xd285877d, 0xf5ff51ba, 0x6ceca96c, 0xe3831600, 0x66949b59, + 0x9c95b78f, 0x7cac5477, 0x40d3e87f, 0x414df07a, 0xdec57e67, 0x9ff95bf8, 0xa24d0426, 0xe5406b44, 0x2eba63c7, + 0xb6440bae, 0x0d989ce0, 0x7200dfda, 0x5a8a3c7d, 0x0859d232, 0xbc37b75e, 0x88bbb64c, 0xb5491e8f, 0x0c7dd978, + 0xaaca4e5c, 0x0854c0e8, 0x2789fcf2, 0xbf02f9cf, 0x27431894, 0xb0b942a1, 0xfa24db69, 0x6853c236, 0x179fdaeb, + 0xbcf6748e, 0x91807d28, 0x28087fa8, 0x0b108eb4, 0x79b718dd, 0x5cde2a5f, 0x818e8f0a, 0x14f03dc2, 0xaf16ec81, + 0x86d10e4f, 0xd1aa32fa, 0x7da098b5, 0x5b930afe, 0x0726ab65, 0x3002f86b, 0xe6263f5f, 0x3416af15, 0x5b12efad, + 0x70b0283b, 0xebc16579, 0xb5ef2a60, 0x370741d0, 0x4f60d096, 0xccf55bee, 0x6f4dede2, 0x9cf0975e, 0xc5068c48, + 0x13af16a6, 0xe0de78ea, 0xf407c70c, 0x821c6512, 0xf0ad6aaa, 0x8760ac9b, 0x46fd0227, 0x56133d93, 0xf76f6527, + 0x1e5fb025, 0xa62b396f, 0xe8088809, 0xd84f2f4d, 0xf7bd238f, 0xc894db58, 0x042aa52d, 0xbffcda17, 0xd614026d, + 0x4f080f2c, 0x898ab189, 0x397dd867, 0xabffa6cc, 0x9defc1e5, 0x6bec551e, 0x0c3b4f29, 0x7ab88898, 0xfa8a67b8, + 0x7b168330, 0xfee48eb6, 0xe1a38b6f, 0x7ad34ede, 0x748c34eb, 0x6fc6e856, 0xb9095b33, 0xf6a79cf2, 0xba08fcb4, + 0x23d4ec4e, 0xd46d654b, 0xc76b425a, 0xbe8137df, 0x56d6b4b6, 0x0cfe84ea, 0x2a95824f, 0x1dbf6968, 0x6168869b, + 0x54e297db, 0xe50562a6, 0x7dc66e1d, 0x75d8c17d, 0x10ec7ba7, 0xd414aa03, 0xcd73a957, 0x3c26b1a7, 0x06386429, + 0x324d0cff, 0x7040b97b, 0x673d1091, 0x193922cf, 0x8765068b, 0x7b1c7ae0, 0xe4b8338d, 0x19e1386c, 0xb20e74d2, + 0x713d850f, 0x532fe756, 0x726d19e1, 0x68edbbf3, 0xa4594cf3, 0x16e375ea, 0x908a1c05, 0x363f9daf, 0x66107799, + 0xf6ae637d, 0x606bbeda, 0xf34ce0c1, 0x7f2eb3e6, 0x7d610fca, 0xcdecb59e, 0x47675f0b, 0x6dee0fc5, 0xb6e063c9, + 0x4bc62b3e, 0x2e748a95, 0xe78e2a59, 0x18f9e010, 0xed9b395f, 0x5591d21d, 0x54370b5a, 0x143bf4d5, 0x613487fb, + 0x708df13e, 0x81ef18a2, 0xaa45b889, 0xd5bc6503, 0x2c339ba9, 0x46318fcf, 0xdc45bd6a, 0xd97fdc9b, 0xba6efb67, + 0x1bee2714, 0x8f88b386, 0x3caf8750, 0x7b6a2b1d, 0x18cf4747, 0x7ea8be50, 0xa07e600a, 0x665db626, 0x706b0bea, + 0x46a01ef1, 0x19dd74fd, 0xc41aa6ae, 0x919ec31f, 0x185bc7e3, 0x33cf1fd7, 0xd4545410, 0x2ea54eeb, 0xfa571244, + 0x5deae854, 0xa4565eaf, 0x01084cd7, 0xcc1cd9e3, 0x0bd1fc1a, 0x6c774868, 0x03192e52, 0xab053ff3, 0xd046173b, + 0xdbce17aa, 0xe18b45d0, 0x895c3cde, 0x53047908, 0x9473d3a2, 0xaf5a3e70, 0x68bf7703, 0x68417128, 0xa42034a0, + 0xbbf2a9e6, 0x61f38e27, 0x9577d297, 0x40e69e19, 0xf66370c0, 0xd2cd7a1a, 0xdf7f2a4c, 0x44822951, 0x45bf4c30, + 0x6b0c09e1, 0x2a941988, 0xad5d4859, 0xc6ba7bd3, 0x41f9e3d3, 0x25e20fca, 0xe5ca2ac0, 0x05dc8bb2, 0xedb45537, + 0x24d1d0e2, 0x6bb5140a, 0x38a363e3, 0x8fb98310, 0x2417c11b, 0x3a6400ef, 0x8adeb1fb, 0x0d8bd667, 0x2671ae1a, + 0x56048300, 0x94bef147, 0xe0ec421b, 0x99fb0fbf, 0x994c4fce, 0x0d73b988, 0xb346e3a5, 0x0af71c39, 0x131fef40, + 0x7b9b09c0, 0xff0afd87, 0x60a95ece, 0xc27bd032, 0x4a05394b, 0x0921620b, 0xf86a9a5b, 0x9208e040, 0xdcd039be, + 0x80143bf4, 0xefe24de2, 0x8528e432, 0xb1ff4e19, 0xb2c0448e, 0xfd963a5f, 0x29ce69b0, 0xff1a6073, 0x287d5d21, + 0xe69ba160, 0x58443f16, 0x204a67a1, 0xbf913398, 0x0a037c04, 0xd13cf36c, 0x4ddd6ef4, 0xe97cf5ac, 0x02b7271b, + 0x11531069, 0x9d5b0589, 0xf757a4cc, 0x4095f34d, 0xf22e577d, 0x92f74aeb, 0xd634621a, 0x59c08274, 0x32b3e64a, + 0x3712fee7, 0x2cd2738b, 0x444b7814, 0x70b013fc, 0x77677392, 0x94408ba7, 0x996bb3df, 0xbb7f2cb6, 0x28fe7515, + 0x2615f66d, 0x4a1fb82b, 0xffdbc436, 0x6a65177e, 0x35a823c4, 0xbc7bc6fb, 0xd21149c1, 0xc3deddfc, 0xe78e6a08, + 0x725d924d, 0x1d33aeaa, 0x96cc88a8, 0x02d7c5a5, 0x30ad5bcd, 0x028f312a, 0xf8fed729, 0x43680873, 0x017712cd, + 0x16ae32ed, 0xcde4aa12, 0x898402b9, 0x43f92108, 0xb28fabe0, 0xeeea4045, 0x9d86a35b, 0x3e825d70, 0x70a1ddde, + 0xa6c43063, 0x210b34ce, 0xd960225a, 0x99f77981, 0xce52c06f, 0x23721d44, 0x8029ee3d, 0x11c93d3f, 0x9038062c, + 0xe58104c4, 0xa8e03f38, 0x0a3b9530, 0x8d1f44bb, 0x9cc89e95, 0xbd9451e8, 0x5809e714, 0x5b135512, 0x65b665e6, + 0x9eb5fbe7, 0x0837ce8f, 0xe351fac6, 0xcd98cdd3, 0xfcb53540, 0x666e59f2, 0xa94c8cf4, 0x1888a08d, 0x4bf15af0, + 0x4dc02c7a, 0x41013b3d, 0x3fa12863, 0xd7893647, 0x91c04492, 0xb97734f3, 0xe9fdd56e, 0x4c688b6d, 0xedec17e0, + 0x51144422, 0x8afb4327, 0x20901657, 0x01164837, 0xd483ed5d, 0xb8afaecb, 0x4ab2c0c3, 0x6b8fcbe0, 0x8676ee01, + 0xdf6fcfee, 0x21376554, 0xbfeab559, 0x1fd7e1bc, 0x9a560779, 0x41cf533c, 0xb188f844, 0xe5b95dd9, 0xc0c302a4, + 0x642e0d05, 0x4b4f3842, 0x215ca29d, 0xccbb0e64, 0xa0702512, 0xd2aa670f, 0x8cfd2836, 0x62cdc252, 0xf49846a9, + 0x02cfd9b7, 0xb41942c9, 0x9aa0159b, 0x96305e7c, 0xacfee77d, 0x19f86367, 0x76929d96, 0x11131ace, 0x0d118872, + 0xbfebc111, 0x81dff13d, 0xe25dab6c, 0x6db94fdd, 0x15834231, 0xf13bbabd, 0x2dadcb1a, 0x1f93b2aa, 0x7416e46a, + 0x61b7b29c, 0x1a600d7c, 0x9f552432, 0x4f335293, 0x2a0b7347, 0xfe046339, 0xa5829489, 0x16272eb0, 0xd3bf1f90, + 0x2d22d03f, 0x7f54e24d, 0xa4c547e8, 0x2680d97d, 0x31b9b230, 0xf89df537, 0xc663eb9b, 0x1205aaeb, 0xf39b61ca, + 0x3304d61c, 0xca52f3f4, 0x632fb7ad, 0x4f3248e6, 0x1dbf3c4f, 0x86e4b2d5, 0x3946b19f, 0xa621cb7c, 0xccb810ab, + 0xf3766df0, 0x728e5641, 0x51d6b168, 0x17ced495, 0xd123b4b2, 0xe9aa81c3, 0x11c47595, 0x4b117f0b, 0x0e51c56b, + 0x7f04ddb3, 0xa24ec288, 0x06fbce19, 0x05945116, 0xc1edf986, 0xdec73a03, 0xad63ccff, 0x924136cf, 0xf646421d, + 0x2e357eb8, 0x6c9fb629, 0xa3fc43b6, 0xe0797a79, 0xc5c4caa5, 0x990af6a5, 0x28f5eb84, 0x5cf3e636, 0xd916d920, + 0xbbf1f991, 0x3e171397, 0xc44a2d59, 0x49e1a66d, 0x7ba63833, 0x7d872e1e, 0x6a906293, 0x3f0be07b, 0xe7857952, + 0x328d8038, 0x62a2cc80, 0x46546fec, 0xb67d05c0, 0xc8081d16, 0x6e0b606c, 0xe0d96bed, 0x8c4f7d00, 0x9276e955, + 0x8068d081, 0xf5bf687e, 0x53a8d61f, 0x2c386123, 0xef5a3547, 0xc3a7026d, 0x3fd1d250, 0x0d07a751, 0xc3d8a69a, + 0x9b36186c, 0x7c68fcee, 0x09496910, 0x3d549f7d, 0xdb7dad9f, 0x79fd5789, 0xee2a0d93, 0xb3b413fd, 0x7e146a04, + 0xe1125285, 0x4417484b, 0x54a89b6f, 0x435ddb70, 0xa0374c55, 0x88ec7aa7, 0x0be9b61e, 0x9461ea96, 0xa7a424b0, + 0x3f973cbe, 0x31609fa6, 0x41b65a39, 0xfc9dbdbe, 0x5367447d, 0x9c7aadfe, 0x8c86f13c, 0x12bac66b, 0x11f1028f, + 0x498bea6c, 0x2db2a57a, 0x7e46fec0, 0x34209984, 0x79969115, 0x09e43d8e, 0x675f925a, 0x68876be5, 0x723cb319, + 0x2bd7d2df, 0x6f86f674, 0x18541976, 0xc6e3d069, 0x72f003a2, 0xa6baf717, 0x9734eb9a, 0x7a42759f, 0x09c1bfe8, + 0xb66b8530, 0xde67787e, 0xcee3e471, 0xab9a9ef6, 0xe6562370, 0x39ba8af1, 0x8b165732, 0xba9452d5, 0xc672d457, + 0x0cec762a, 0x2ff50319, 0xc621f055, 0x430d4031, 0xc01edcec, 0x94902dc2, 0xf7176cb5, 0xca3cc29f, 0xeb1e60f9, + 0x2d81a9eb, 0xfa5c5301, 0x995e2e5d, 0x86a0a8d0, 0x3742e826, 0xdd9b1fcb, 0xa071c1ab, 0xe31339c0, 0xbfe64274, + 0x73913329, 0xc04b06cd, 0xda1158a7, 0xed60de44, 0x24f14017, 0x96ad075a, 0x53aaa7a9, 0xab1db897, 0x1222c53e, + 0x066a0102, 0xaddc4842, 0x24fb8d02, 0xa05815e3, 0x84d7d335, 0xe0fe5c63, 0x6c598fe9, 0x84cc1866, 0xe78709a7, + 0x8f8c4f01, 0xf85777bb, 0x716d49de, 0x3a9a1168, 0x39812358, 0xf64f96fe, 0x7a7a5f9c, 0x2467ee59, 0x4d00fa90, + 0xc2aaad8e, 0x6ad12050, 0xadc07f37, 0xcc691453, 0xd82a4a48, 0xde1efe74, 0xcd227274, 0x9db7fec0, 0xbad77a27, + 0x96b8a4b2, 0x738c702f, 0x7b2554b6, 0x66929c35, 0x007f8c02, 0xe639eac0, 0x2e43c57f, 0xa555d042, 0x10588c63, + 0xc95e6972, 0xbafc5e8f, 0xb616c289, 0x07279156, 0x8fee083f, 0x205b5389, 0x53218369, 0xf3fe861c, 0xd3a558ea, + 0x7668c7a5, 0x39c53157, 0xa378cb7a, 0xcd77982b, 0x34695d5b, 0x1fbdf7cc, 0x2cc9a1a2, 0x2f33e9b9, 0x99dc115f, + 0x97a71138, 0xe523da2a, 0x5111a018, 0x993836e1, 0xe15fab3d, 0x93431716, 0xe58d3aab, 0xf4deee56, 0x842cb414, + 0x56917e67, 0xf658a108, 0x1a6f5ce4, 0x39e9801b, 0x00aef8ca, 0x3ad5f69f, 0x6d082a5b, 0x1d9eff45, 0x0db4f876, + 0xaf6b0d1d, 0xbd3a1e57, 0xec4e0fa2, 0x38f682e0, 0xeb83540b, 0xde7b08db, 0x29c67859, 0x3d642721, 0x5426d73d, + 0x744c7114, 0xa63cf192, 0xf8c478fd, 0xae516276, 0x55f62da9, 0x7d308a89, 0xcd79534d, 0xcc421bed, 0x21377524, + 0x90cb2106, 0xe2b04e45, 0xd9d6cc56, 0xc782f52a, 0x18c419a0, 0x5ae5eabf, 0xdf390aa1, 0x1a621e15, 0xdbaa3dec, + 0x857248c3, 0x70f37afc, 0xb94795d1, 0x2c794a85, 0x7a1d84e2, 0x674782ce, 0xd87c9790, 0xacae887e, 0xc200ff5e, + 0x7bf6e746, 0x66cfed52, 0x530b30e5, 0xb918208e, 0xb9173492, 0x47668480, 0x6d04afb7, 0x1a497459, 0x108458ed, + 0x4e2fb89a, 0xb73174a0, 0xaa93dc5c, 0xc17881aa, 0xe9ac282c, 0x54d6a5d9, 0x2a9caf53, 0xde162674, 0x09a73959, + 0x866e3e0b, 0xe286a044, 0xca3a42ff, 0x5640a96c, 0x46675a0c, 0x20341b57, 0xe5a504f5, 0x013b737b, 0x25c8909f, + 0x5992ff18, 0x2aaca270, 0xc4354985, 0xa4fd5999, 0x4f049c97, 0x4c53f0ac, 0x7e5167ff, 0x2ebadf68, 0x5e2831a4, + 0x104ad3b4, 0xb8bee2f5, 0x425c3b46, 0x58a0c8b1, 0x8ab65fa0, 0xfb4e5384, 0x6f83905a, 0x8267ddea, 0x92bc86e2, + 0x267c6796, 0xa7735492, 0x68965929, 0xbc8d89f9, 0xbca5a7ae, 0xa51e1726, 0xebab776e, 0x9f281fa7, 0xa216184a, + 0x40a38b35, 0xa92f324e, 0x96a81133, 0x7cae9e7b, 0x35fceec6, 0xf7b64441, 0xd44f5d7a, 0x4ef26132, 0x1ea97da5, + 0xfcb3db5a, 0x6adc06ee, 0xd875b402, 0xd42eca28, 0xc2c540c6, 0x6331a602, 0x55241aa8, 0x04912a01, 0xf0b0fbd9, + 0x2ea7aae0, 0x1da71484, 0xf6ba2609, 0xb5a6db36, 0xcf668ceb, 0x714d56a1, 0x39e7eb76, 0x245a499f, 0x5624e026, + 0x798616cd, 0x55c12436, 0xa05bcd78, 0x001d4134, 0x3ae48b0c, 0xdf6d2641, 0xd8bebb51, 0x57d1cd93, 0x4fe3396d, + 0x488d9e48, 0x3c3b3b4d, 0x26896696, 0x34bf58c8, 0x692461f7, 0xd43e7837, 0x75981d87, 0xded6dac6, 0x4757eb9a, + 0x277ea8f9, 0x2bc12df4, 0xe5a7932e, 0x85323ad9, 0xd834a876, 0x62fb818d, 0xacc3846f, 0xa85bd2d9, 0xc16a4adc, + 0x8eeea97b, 0xed80956f, 0xf1a0c1dd, 0xd9ad6b41, 0xcd4425aa, 0xc6914e59, 0x209e3df5, 0x019f19c8, 0x75fb3b31, + 0xcf553d73, 0x6e3927b3, 0xa1f4cc46, 0xe5486239, 0x2e590015, 0x57b811f7, 0x64c09221, 0xcc4358b0, 0x5d4c3f14, + 0xf27c0cc9, 0xb66e3e73, 0x3b4edc0e, 0x9b17a28f, 0xefb23682, 0x78bc842a, 0x599695e2, 0xb2f8afba, 0xe254d524, + 0xde025443, 0xe54491de, 0x489d6c75, 0x5224a7e7, 0xd517a847, 0xea7668b7, 0x0391e751, 0x93f49c2b, 0x0d40a7ba, + 0x5061befa, 0x5c0e81d7, 0x3f012512, 0x6e79effb, 0x0ab6e3ca, 0x0cbd7b25, 0xf3ecd1e8, 0xb6948171, 0x70db9c4a, + 0x8985500a, 0x828fb71e, 0x85488bc8, 0x9c1df49f, 0xe1d4892d, 0x97932aed, 0xe3387517, 0x8fd9dfac, 0x0d4232ee, + 0xda380412, 0x9d1a172f, 0x2597b404, 0xb7ae197c, 0xe4202ab9, 0x9b52c417, 0x2eaa9b46, 0x60692c7c, 0x0dbd2623, + 0x3526fb0c, 0xea6454d0, 0x33a7cbd6, 0x663c3d9f, 0x9d01904c, 0xb5e24453, 0x6164df4a, 0x98b98b8d, 0xecfc4326, + 0x6772c798, 0x520ab012, 0xf7d01107, 0x096b1353, 0x93464410, 0xb0de2302, 0x87b72cb9, 0xf8e9e6c3, 0x564f25ba, + 0x7b495cdf, 0xd8429c4e, 0x06b12722, 0xbfc49b02, 0x5e3d50f7, 0xe30f1853, 0x95b06668, 0x1b312e8f, 0x691f8ffa, + 0x16df10e4, 0x397d732f, 0xe311be46, 0x47a7b025, 0x7a5327fe, 0x0556613b, 0x75d66d33, 0xe53e394b, 0x565abdf8, + 0x51978880, 0xc048f9c2, 0x55184fd9, 0xf0e6d26a, 0x998cf881, 0x0283d3a7, 0xe6f368c5, 0xc7ea7df7, 0x177f852d, + 0xf7474edf, 0x7850bd6e, 0xf117d814, 0xd5d78b76, 0x43ee0cbf, 0x13f4f40c, 0x6f682564, 0x08427b9d, 0x22396987, + 0x007f971b, 0x3f50e7d6, 0x2c0da579, 0x45e40350, 0x6927ae9b, 0x6f183c26, 0x852b6a4a, 0x93155d7f, 0x75ca5e18, + 0x69d37b07, 0x6106e79e, 0x6543ed51, 0xb5a96a95, 0x5c72b11f, 0x1d4e7a49, 0x5d76bad2, 0x201f35b3, 0x9b83db0d, + 0x6c8251b8, 0x86b64cac, 0x8190c20e, 0x12ecfe49, 0xe779d500, 0xfdea9e98, 0x0b05b2a3, 0xabe1bcd0, 0x17539c7d, + 0x7aabd1ce, 0xb906e6de, 0xb876b650, 0x3b3a66b6, 0x9ee519f7, 0xbae6d206, 0x130b7e2c, 0xc9946f1c, 0x034e004a, + 0x59cf7a54, 0xb0abdf75, 0xf1ac554f, 0x1c5a04c2, 0x8ea41061, 0x4cbb13e7, 0x5f72b88b, 0x2142a29d, 0xba16dc6f, + 0x88452362, 0xab6e9c91, 0x8ce8900e, 0x209ac6dd, 0x02c8f44a, 0x63cfd8ac, 0xd86655a5, 0x3791266f, 0xf1b29720, + 0xc530eb83, 0x7a7be343, 0xeaa3e48e, 0x8192d6dd, 0xc7228837, 0x18942d58, 0xf92a67a4, 0x41c3869c, 0xcfbef01b, + 0xb624d04f, 0x02e02f91, 0x97402d4c, 0x286312aa, 0xe25287db, 0xf68dcd60, 0x8a3861d1, 0x661acdf5, 0x374d07b1, + 0xb9e47882, 0x2f730fd7, 0x518177b9, 0xd6b66eb6, 0x74b1b6be, 0x36cba3c4, 0xc4cd0e20, 0x49f0b8dd, 0xbdc8ef0f, + 0x9655bd25, 0x87cf4e5b, 0x6001c2bd, 0xcad0341f, 0xe48d1251, 0x5f1f8f36, 0xbf103400, 0x2e358bca, 0x617b8538, + 0x0cb25295, 0xa2a7fb92, 0xe2463ada, 0x3751d732, 0xde0df36b, 0x7d8810a4, 0x869216a2, 0xa14cdb4c, 0x6b66d44e, + 0x3d0c691d, 0x5b545f79, 0x9b4a7682, 0x23b4ae0c, 0x77d32492, 0x278345af, 0x33f1d574, 0x057774c5, 0xd9d64871, + 0x00fc969f, 0xefcab559, 0x529ec56f, 0xa448f0b5, 0xb889dd89, 0xdd11b355, 0xbac5a722, 0x1132c33f, 0xce5a9ea4, + 0xdcce058e, 0x4f7faaef, 0x4689a0c6, 0x4d5ff408, 0x8fff1ca9, 0xb5ddc051, 0xf24f488e, 0x8842f733, 0xc6750234, + 0x64868166, 0x92efb5da, 0x5112558f, 0xc5fa3cd2, 0x0a2dfaee, 0xc95f6218, 0x32b30bf7, 0xff9e6389, 0xff8e9227, + 0x179499ba, 0x3a073dd1, 0xcc95a21d, 0xf4849a70, 0x88ac2dbe, 0xeca382d8, 0x6903f884, 0x7562c684, 0x67901a96, + 0x56d609cb, 0x92a99e56, 0x3cb23018, 0x5f7f3b22, 0xa7652d0b, 0x344345c8, 0xa6e42bbc, 0xd6e439b6, 0xa14c8fad, + 0x771b9775, 0x02f3ec22, 0xf3b792e2, 0x11cd5432, 0x777e2b82, 0x0c2dcc10, 0x46fd4c5e, 0x3cafdcf0, 0x6c6f53b9, + 0x908e3922, 0x4f1f5e8b, 0xd227f329, 0x725fb0eb, 0x9c65ef62, 0x26a31395, 0xc1a58d06, 0xc2aedf30, 0x7c58da66, + 0xe192a0cd, 0x7afa6bad, 0xa4f166e1, 0x50b42eb5, 0x4767afda, 0x8b27c6d4, 0xfa99ef93, 0xe0c1f610, 0x9b4ee209, + 0xd7d04b9c, 0x856421da, 0x02ca4570, 0x416b652d, 0xe42c5ddd, 0x37b03ad1, 0x8b96a71b, 0xb3445a1a, 0x39dfa79a, + 0x6d4f30cc, 0xc71e748b, 0x571ed8e5, 0x13c9a314, 0x8bedbfea, 0x79af3cf3, 0x6ec858ac, 0x5f905422, 0x63e6fc99, + 0x8c574241, 0xe58b5fd7, 0xd8f8fff2, 0x3a20108b, 0x1e3188c6, 0x2fe4c407, 0x583a849f, 0x1f64891f, 0x4ce011cf, + 0xe704a4c8, 0x45aee7b5, 0x11cbec54, 0xeed87d97, 0xae8d92f4, 0xfb872a94, 0x8bd555ad, 0x6035d007, 0xb0f54929, + 0x2e1866ea, 0x0efb20ad, 0xd3c310b6, 0x5e66d81b, 0xf208ffb2, 0x5c65408e, 0xeab1a6a3, 0x4ad938ae, 0x8f56521a, + 0x9e6292e2, 0xdf208c77, 0x7b51e545, 0x646e979a, 0xbfb70328, 0x0ba2ed9b, 0x2eb59916, 0x9ddd4faa, 0x90ad663b, + 0x3308cad7, 0x3c8e3c8f, 0xdfbc3edc, 0x70c9d788, 0xdb97d5d4, 0x720bb861, 0xa8da152d, 0x1b800c7b, 0x94c9aa4b, + 0x1d86c4fc, 0x94577838, 0x873d2d31, 0x30400d82, 0xd9331a0b, 0x98e77dec, 0xd3b620d7, 0x9328ca33, 0x07f5ccb2, + 0xe52e5ec8, 0x33f343cc, 0x4a46bd19, 0x21a72659, 0xbaaeb776, 0x05c34028, 0xafbf862b, 0x177b051d, 0x2f720a03, + 0x01e9938f, 0xe0b32d31, 0xf90e8062, 0xe697b9ea, 0x5426c393, 0x233c73d6, 0x1610be40, 0x74aadcd3, 0x0467879c, + 0x4835fcdf, 0x0317a131, 0xf7f85c29, 0x1d23b66e, 0xae29a7b9, 0xc3596064, 0xb95ca2d3, 0xf658c502, 0x38662812, + 0xd61233f0, 0x214965b0, 0x0ea50e54, 0xfddd7a3d, 0x1847977c, 0x37bf6ac3, 0x0ad3067a, 0x9087ec73, 0x61e710c2, + 0xcf8413d4, 0x617f1550, 0x236594eb, 0x60ae104f, 0x89f6cbae, 0x659fbb16, 0xaf652745, 0xe9cab32c, 0x26ea2787, + 0x1fdec000, 0x4c7d96ee, 0xf1254ffa, 0xdbf18b40, 0xbe31e293, 0x6aa6085a, 0x125b5ad0, 0xc5eeff7b, 0x47d0cb7e, + 0xfc413c9f, 0xf74201d6, 0x2a59b726, 0xb98010d2, 0xa0f59645, 0xceb6d112, 0xab67e831, 0x5836a165, 0x0a7ba9d9, + 0x66570599, 0x04db32a8, 0x8140c2ea, 0x115d5b16, 0xc554d73f, 0xb543540b, 0x029b7115, 0x2f563497, 0x01e39e94, + 0xdc22cdc9, 0x3a2dbe80, 0xf9f4ca34, 0xe9b696d2, 0xf8a7a16a, 0x7860f989, 0x414f7d07, 0x3756946e, 0x8658947e, + 0xa755d581, 0x24c35962, 0x3394e441, 0x4cbb5a0f, 0xe1b03dee, 0x3dc3c6f7, 0x65e784af, 0xc48a4a48, 0x1b69de9d, + 0x36297c3b, 0x47a0f11a, 0x028602d0, 0x9124fedb, 0x3bec36d4, 0x7de337a7, 0x1b162777, 0x726686f7, 0x6a506c30, + 0xdcb20bf9, 0x430f8ff0, 0x9f89a6bc, 0x8bba6f34, 0x3331f731, 0xbec13a80, 0xfe54ae9f, 0xcfbe6e56, 0x2bee2722, + 0xe46a2a51, 0x9a097218, 0x996f304e, 0x87078c7e, 0x86d27344, 0x684a31aa, 0xa43e1e2f, 0xb041e456, 0x1135f2fa, + 0x1ec78f85, 0xd7d54133, 0x65e9068b, 0xbb83826c, 0x9bb63afb, 0x88b6b2cc, 0xda324fb5, 0x9d183148, 0xda2dcabe, + 0xdfca4f73, 0xd4ed52ad, 0xc8895fe2, 0x160e36d3, 0x7fe226ef, 0x2f75f335, 0x669791d4, 0x744b91c0, 0x8dd69be5, + 0xfa1b53b3, 0x47857258, 0x9e5e9e6c, 0x5d40df93, 0xe4f27019, 0xa709cbd1, 0x8230f248, 0xcc8c2fe9, 0xf392190c, + 0x6107c38a, 0x3b64f41e, 0x4099498d, 0x4245381b, 0x61da1d79, 0xa6275699, 0xadc96727, 0xd1a8b0df, 0xde22239a, + 0x1663ab1a, 0x537ce950, 0xdbe29c8d, 0xd190fa72, 0xf3030a76, 0x7e2da46e, 0xc46bf9df, 0x8fc95f9a, 0x9f67bd51, + 0xa8924130, 0xdff5b23b, 0x020de032, 0x665e7929, 0x652bc346, 0x96ef14c7, 0x0d7d9ed7, 0x8380d5db, 0xb4413c81, + 0x7c0d36dc, 0x4c65e33a, 0x9e5311ca, 0x02c95fa8, 0x0bc314d5, 0x186871d4, 0x7ac96ba6, 0xf5269534, 0xdbb7bab0, + 0x455b060d, 0xed347b3e, 0xca5faee3, 0x5dcfb0e7, 0x8f9f0974, 0xf5c85bfb, 0x5620c545, 0x213341c2, 0x9ff3e5bb, + 0x6bbc5d07, 0x997f5f3b, 0x63125140, 0x6120fdb7, 0xd4bb4daa, 0x32daeb08, 0xb3dd3490, 0x5eafb338, 0x5f8ed94a, + 0xe7d289fe, 0x78208d59, 0xa8aced83, 0x62174cff, 0xbc47a62d, 0xba5afd92, 0x0661d23a, 0x5c7633ac, 0x33b7eb02, + 0xdeacded7, 0xe97b747f, 0xa1cb270d, 0x266d70c1, 0x8c91b8be, 0xf5e4e047, 0x8c98e431, 0x3b0007fd, 0x7f0d2008, + 0x03a30d8b, 0xd4e29d6a, 0xa4a1f089, 0x11dbd381, 0x3c31f107, 0x2ac3b1b7, 0x61a4ae11, 0x5a6ab098, 0xc4b5f7ad, + 0x91a9db39, 0x201fc027, 0x76974a12, 0x4957ba01, 0x5fc07ac1, 0x7f82638a, 0x3f87793c, 0xc9a0a0d8, 0x33540171, + 0x2801fb3e, 0x0454e62a, 0xce754924, 0xc071c198, 0xb7539e54, 0xdcdcbc47, 0x30574f98, 0xd043c0e7, 0xb66766f4, + 0x98f4f780, 0xbe48047d, 0x5b4a9805, 0xa76f6611, 0xa2dd7478, 0x9e37a597, 0x03b2a709, 0xe677496b, 0x4a0a13c3, + 0x8ad121f9, 0xa2e39b5b, 0x3b8fa494, 0xa21548d5, 0x23245247, 0x3b74acb0, 0xe8a15c0b, 0xad8d60f3, 0x63c49d66, + 0x88050c14, 0x7f09d87c, 0x503c5581, 0xcd3b68e9, 0xbc3aea6a, 0xc77ca4ac, 0xc155197a, 0xbd0a569a, 0x8e0ffd4d, + 0x64902f92, 0x724a1e56, 0x2717e23a, 0x340a6de2, 0xdd82a368, 0xcb5ccfee, 0xd2189a37, 0x188b3518, 0x8e003cf1, + 0x841648f9, 0xeb12b781, 0x2c11f81d, 0xa9a2faaf, 0xc43f7a0c, 0x540cf73a, 0xec81ac3b, 0xd84f8d79, 0xd1ebac78, + 0xd643f821, 0x38ee1713, 0x56fc88d4, 0x62e0fe7e, 0xb5e965df, 0x18c34010, 0x0a6d11ee, 0x3ab3f7f5, 0xc0559b66, + 0xf87c664b, 0x3f4f2523, 0xcbfe20e1, 0x90504b26, 0x2fea541a, 0xda77c81e, 0xe9d611be, 0x5cddf9fa, 0x7057255f, + 0xb786c889, 0x617ab408, 0xb4b568d7, 0x52954fd8, 0xb790b151, 0x111acc71, 0x52b23c42, 0xca80dd72, 0x8108cf83, + 0x44bb3dcb, 0x7bdb678f, 0x3b71166c, 0x56c6edc9, 0x682d1c1d, 0xd55da616, 0x798066cb, 0x95b4088e, 0x58519cb9, + 0xcf428d26, 0x7ff7a31f, 0x876a02a4, 0x424d42ae, 0x8af54128, 0x2352e1ad, 0x7c2b14fb, 0xe36cac1f, 0x6ebf308a, + 0xc9b80e19, 0x1def2118, 0x336f2e29, 0x64bbe746, 0x3f4ba11c, 0x6cef2e48, 0x78e62e96, 0x1ddca787, 0x93912f32, + 0x90851f24, 0x4ba61d2c, 0x5da0b608, 0x833c7317, 0x8c887c58, 0x908532a1, 0x5cdb4e89, 0x5e2ce665, 0xfd219d3d, + 0x103a44fd, 0xaf987fbf, 0xac5d8519, 0x97a0cde8, 0x6c748374, 0x97c1e501, 0x7ae35725, 0x9963a968, 0xee89468b, + 0xff062acd, 0xabe1e56b, 0x1bf6f44c, 0xe3101b5a, 0xb4669b97, 0xc9ff1810, 0x59cef704, 0x01556fcf, 0x34046444, + 0x4a88bf0d, 0x7bd657ba, 0x4f0c3009, 0xfef65aac, 0x9671cb84, 0xa623aade, 0x228f7e68, 0xa4b956a6, 0xf5076f9a, + 0x43539f86, 0x73a8d953, 0x50618454, 0x96d224b2, 0x0654d575, 0x00a77dde, 0x568d5067, 0xcbfb9820, 0x782af4cc, + 0xded70bde, 0x25161192, 0x93146b25, 0x1e248d09, 0xf6368422, 0xa7c71423, 0x53e4c609, 0xbadb0f30, 0x7bc99f50, + 0xf01a04c1, 0x43276ab7, 0x61a29198, 0x65dee34d, 0x9f5a968b, 0x708f87c2, 0xc243e442, 0x0ffc2878, 0xe3f7ec21, + 0xec1e8846, 0x881ddeb3, 0xb64e2f31, 0xac3bc8a1, 0x95d26aa1, 0x3c827205, 0x032c3cc3, 0x373c2799, 0x78e3ce84, + 0x5ff6bb97, 0x9b80c5a2, 0xf722c348, 0xaeabeb8a, 0x0c1dfe34, 0x5636a0b8, 0xf0402a13, 0xd461fa31, 0xf84bb897, + 0x77e47383, 0x88358a22, 0x41937b1e, 0x2da3f169, 0x5f989055, 0x50656bc8, 0xebc20463, 0x2c830f25, 0xb9200f17, + 0x784f728f, 0xf4b0f8bd, 0x524db953, 0x125b2be2, 0x0c793621, 0x47f911dd, 0xb7aeb33a, 0x6bf3ebc2, 0x09225cd5, + 0xcebf04b7, 0xc9c7dfce, 0x699bcfc4, 0x53d62a8d, 0x8b6593dc, 0xed3e8fa6, 0xef7025be, 0x76a74ea6, 0xd2fe365f, + 0x4152be87, 0x31a5bc1a, 0xf2d71f12, 0xc2130072, 0xe74e8b47, 0x911910ba, 0xc952cab4, 0x5de00520, 0x4da51622, + 0x0bc80964, 0x30427f77, 0x2ee5b9d6, 0xaec90ed4, 0xfcaf3123, 0x3ec577b4, 0xf855acb7, 0x7f9e67c8, 0x8706a63c, + 0xe682e083, 0xf7cff5a8, 0x8edcc201, 0x3a4da171, 0x02cd37ce, 0xcf4bb417, 0x32ddf93a, 0x5114a6c8, 0x1eba4da5, + 0x89004ce6, 0x4c1b3773, 0x199c5d6e, 0x35cdc418, 0xf1d834dd, 0x31ceadd7, 0xd9c7190f, 0x29b0d157, 0x1742f8a9, + 0x9be16d95, 0x20eecde6, 0xf3489ac5, 0x41330e0d, 0xa97290d2, 0xba9b0b26, 0xb9b74e08, 0x07e5ce63, 0x060f77ea, + 0x55cbf8f0, 0x6ad35afa, 0x3e4ed10a, 0x5a3732f3, 0x447427c9, 0x7bd1ca41, 0xb2a1c347, 0x493b3cc2, 0x5fb5f22d, + 0xf81649b3, 0x26eeaee0, 0x8015870a, 0x27caf072, 0x26814739, 0xa4cf9fbf, 0xe4dae0c5, 0x070f250e, 0x6b65c3b6, + 0x59e2b90f, 0xa08e2839, 0xf376c02c, 0xc8b88dfd, 0x27b96575, 0x8296856d, 0x26e0a26f, 0x4d0f64a6, 0x606905fe, + 0x64039a3f, 0xc4aee5cc, 0xe821384a, 0xc9d95720, 0xe74295ca, 0x98bf5527, 0x9427d6b6, 0xafa6a802, 0x550e3faa, + 0x0794b75c, 0xd9e27ee6, 0x3d42ced7, 0x3a2dd314, 0xfb6d9d20, 0x28f0e6ba, 0x4e6ad441, 0x22ac5ad8, 0xfbf49355, + 0x97c4252e, 0xa3cee552, 0xa7c1d2ae, 0x7c2412c3, 0x3fce8aa3, 0x1033b81a, 0xb82e9bd6, 0x35d1e094, 0x811abbc4, + 0xf5cd7a9e, 0x8c639b0f, 0x0053a33d, 0x4e5ed3da, 0xdb7c428c, 0xcef56724, 0x983be3c2, 0x0e4a4986, 0x579386be, + 0x1b7f0a23, 0x1864ad10, 0xe04f3121, 0xa8e791ae, 0x713552f7, 0xd48d0959, 0x9a658470, 0x941f81e4, 0x54a55ad2, + 0xf525bdb0, 0x09a01a99, 0xcffa95c2, 0xad9c0967, 0x09353e8e, 0xf534d164, 0xfae0e519, 0xbcf2a0eb, 0xbcfa6686, + 0xebe27c43, 0xc0eedce7, 0xba2e0092, 0x22d573f2, 0x289c6bed, 0xdfde9289, 0x14b1b6a1, 0xf0156b05, 0xea13f8c7, + 0x8843b20e, 0x06defbf9, 0xf3810560, 0x74c2c5dc, 0x94a20916, 0xc525663f, 0x2afa3c28, 0x53c61afa, 0xe343be72, + 0x8b41bde6, 0x4ceba978, 0x4a11b0f0, 0x176336fe, 0x2ca5d87b, 0x7f4a4e1d, 0x3b29b59a, 0xf6724b53, 0xef70f434, + 0xade9a086, 0xf64cab61, 0x3f310201, 0x87fda615, 0x1d9beb58, 0x5a9b468b, 0xdbcf045a, 0x5c8b1217, 0x95705a79, + 0x46592b7e, 0x6ee7a5dd, 0x1147cd13, 0xe86163ea, 0x3fc6f6aa, 0xfd068d2f, 0x6eb0677e, 0xcf8a506a, 0x19f1f073, + 0x3fdaf3f5, 0xa3d7ca4f, 0x9e3d55cd, 0x29d0c0ef, 0xeee7546b, 0x8509afda, 0xb6e6e604, 0x1b1b0833, 0xb803f3ac, + 0xe8d11cdb, 0x9ead731a, 0x6dc1c9c5, 0x4d8258d7, 0x80d923a9, 0x1825370f, 0xf0a96651, 0x2a23a7b5, 0x649eccd7, + 0xe78544a3, 0x6d485079, 0xe1f9904f, 0x2107b329, 0x3b8dda12, 0x44a8f9c4, 0x97d721b5, 0xfd0abe7a, 0xe0b2a57e, + 0x505eb1b7, 0x3dd453b2, 0xc1053542, 0x52d47fa8, 0xc8f56d08, 0x20e0c824, 0x3c87c5c3, 0xdab4ae63, 0x516f7121, + 0x1f3454e9, 0xb31ea11c, 0xcbbb9046, 0xdd6b3028, 0xc3ce5219, 0x1b83e1a3, 0x46327e63, 0x784fc309, 0x2c9baedc, + 0x6ecf8b70, 0xb77e6a73, 0xc02ff749, 0x65819814, 0x93399618, 0x4927270e, 0xa766c643, 0xdf0ad0b6, 0x1b6b6119, + 0x666cdcf2, 0x43606ae0, 0xd6a68954, 0x5f40cf93, 0x4de08825, 0xfc5b1a45, 0x696c2030, 0x1ea39efd, 0xa49f63f2, + 0x10bac2d0, 0x624f2264, 0xdc6a9c6d, 0x9252666e, 0x4e69b80f, 0x2cfaa1e1, 0x4dabc549, 0xd52d96c7, 0x637b9f09, + 0xc8602cf7, 0xb416b89d, 0x6aec7704, 0xd05e4555, 0x6614d7d5, 0x680572f5, 0xd68479f2, 0x8aa0f2f4, 0x6d596354, + 0x6edc90f8, 0x8e33fbf0, 0x1e736ed8, 0xc45c715d, 0xb734379f, 0x5ad21e4f, 0x289988e3, 0x9d41b0d5, 0x57910dbd, + 0x3991a409, 0x064715c2, 0x29d9281a, 0x997e740a, 0xc558fd95, 0x15ef7ed0, 0xc144b0ea, 0x006d66d9, 0x2154e606, + 0x0d495689, 0x97b9dcd9, 0xad70bfdf, 0xf401769e, 0xf7bbbf92, 0xebbbb98a, 0x19437870, 0xa58be5fb, 0x0afb4298, + 0xb41922ed, 0x95bb1361, 0x7c39592e, 0x88c1b6ad, 0x6e140218, 0x9634f2ed, 0x059770fb, 0x66c8c479, 0x38de28b7, + 0x10bb7e9e, 0x3ae65a01, 0x4c9f7de6, 0x399ab361, 0x125024ab, 0x75ee8b48, 0x38cec998, 0x03bbba46, 0xe3eaa0c0, + 0xcb00f608, 0x0944595b, 0x1a8ff2c8, 0xd6a093ab, 0x346a9034, 0xe526f17a, 0x43357f47, 0x8d0d6c9d, 0xbfb4418e, + 0xba16532a, 0x436f42f3, 0x7925d9a4, 0xea559bbb, 0x3c4e3950, 0xbde9661c, 0xf492106f, 0x072a746a, 0xe7517443, + 0x5c5071f5, 0xf79cce98, 0x17180ce2, 0x40139d36, 0xcfde5e54, 0xdf6e8016, 0x036ac476, 0x2778fb0b, 0x51802cb7, + 0x4083a7d5, 0xfc41106f, 0x74197e98, 0x04c2372d, 0xaf81574f, 0x7c6bc408, 0xbc3d49ec, 0xcf864c2b, 0x84611a09, + 0xb8fcfeea, 0x3fe5a5b9, 0xa824c835, 0x0e17e837, 0x4c02013d, 0xf709d85b, 0xa6d92206, 0x259f0631, 0xc2078f8b, + 0x2078a027, 0xc3ab44b5, 0xf829ea87, 0x72e5ab5b, 0xb2abd1fb, 0x48a91292, 0xfb2025e6, 0x84eb159c, 0x1b07e2de, + 0x1e1481d2, 0x49b89fcd, 0x492b9600, 0xd0c97193, 0x226ae814, 0xbe455dad, 0x1fb18101, 0x7116d2e5, 0x0ba937d8, + 0x0701ec74, 0x7d09aa39, 0x7d65a6a6, 0x3aaa2417, 0x95d95f0e, 0xeaa307dc, 0xd996aabb, 0x76799907, 0xc1f7ecd9, + 0x7d9ae87c, 0x1f060802, 0xc6b3895c, 0xa54f3e09, 0xd75a3519, 0x17451acc, 0x0eae156f, 0xc626b814, 0x173b298d, + 0xfd423236, 0xfe96ab18, 0x612780c5, 0x6553f2ac, 0xe2aefbe0, 0xa5710b36, 0x0ed9a510, 0x64b75447, 0x8f0f6841, + 0x569882ee, 0xc4d56d42, 0x2dce57a6, 0x2704563e, 0x922d1fa5, 0x924c36ed, 0x8a03599c, 0x268cd366, 0xf2cd85e2, + 0x5619f5b5, 0x73e6db0f, 0xe657d82f, 0x09f5a832, 0xe38c3da2, 0x13a90d29, 0x9f6acb32, 0x1b23eb06, 0xcb8057cc, + 0xca88d0ac, 0xc60ec845, 0x72ab98dc, 0x40d92c3b, 0x73d02395, 0xaf4d786f, 0x68619a59, 0xf29ed981, 0x06f8ecad, + 0xe5bb7c14, 0x6b01b9d7, 0x372a1daa, 0xc20d035f, 0xaa4b3664, 0x42bfbca2, 0xf0806add, 0x5a742dd4, 0x9f41b1a4, + 0x120582bf, 0xb760ac93, 0x77f35060, 0x7540549d, 0x1a3680d9, 0x425cc9fa, 0x3d8440fe, 0xf30cbe30, 0xcbb2e9dd, + 0x152bb087, 0xae686c1b, 0xedf8b073, 0x3c1edae9, 0xc908e933, 0xb2c16d1d, 0xd1d0e545, 0xe949ae22, 0xddd6249f, + 0xcfb4dbe4, 0xa34223af, 0x11ea6282, 0x3adebc41, 0xf2c5b7fd, 0x452baf73, 0x414bee3f, 0x56b1fb22, 0xe3d8ad26, + 0xe72bef0d, 0xe7cd2707, 0x5774382c, 0x42c54f34, 0xc5181457, 0x0e923cff, 0x8b196824, 0x2ff5b4a0, 0x031036a2, + 0x45bde36f, 0xfdee52c6, 0xf9095613, 0x3fb67bee, 0xbe6465ea, 0x0ba8a760, 0xf7a9d93e, 0x4bda4336, 0xf5770601, + 0x16f69cdc, 0xc378d999, 0xc61280a2, 0x7270c155, 0xabea3578, 0x44684814, 0xd5470471, 0x27eb9d69, 0xbd086a49, + 0x2e22e7a0, 0x56e2e69e, 0x80f8c059, 0xd91c2295, 0xbf07eef7, 0x496557da, 0x4d167e8e, 0xeda5f32b, 0x3b4317f9, + 0x30d47f36, 0x6e76b628, 0x3a796994, 0x8cc516f4, 0x1ae1a914, 0xe3e7af6d, 0xdf5801c8, 0x7f29e222, 0x739c8473, + 0x9d26e2f2, 0x62ab6f03, 0x2ee83261, 0x445a3b4f, 0x7e3dd463, 0x227f085d, 0x6c6ebe93, 0x7c611bf4, 0xbeff367b, + 0x92cd4d4f, 0x86631148, 0x6b5b5638, 0xcb5ecb89, 0xee365ff3, 0x84f98343, 0x8fb32d96, 0x6b0d5542, 0xeedfe4eb, + 0x26e42725, 0xd2ebe8bc, 0x8ebc7f4d, 0x7f6b3fdf, 0x74197d5e, 0x273896a6, 0xf2cc9064, 0x29f327bb, 0xbd68cf1e, + 0xe47c78aa, 0xd4888df6, 0xeee8aef7, 0x7f1c97cb, 0xc576dbe0, 0x9b7161c7, 0xf5a0beb3, 0x356130c3, 0x5a7bcb3f, + 0xbb20c75f, 0x4fe11ad8, 0xa47aa7d9, 0x673398ef, 0xe03a56a7, 0x4e8782d3, 0xa913ee9f, 0x5b07febe, 0x12bb3901, + 0x621176d0, 0xb54908be, 0xf294c0ed, 0x44f3752a, 0x8e057265, 0x9657cdbd, 0xee5249d1, 0xd499bfde, 0x6e77df21, + 0x8844e3c9, 0xe5952548, 0x3f518316, 0x78dbfe26, 0xf02bb8c7, 0x45dd5ef5, 0x47e90382, 0x2b0eb494, 0x7120ce12, + 0x08d479c4, 0xe2545e6b, 0xdd58caaf, 0xb6a1a891, 0xb0a97448, 0x1b43e248, 0xf014a1c0, 0x1a2af9c1, 0x8c5cb90c, + 0xd3a8dc8b, 0x3189cfca, 0x3adf4165, 0xdbf9bbab, 0x88231419, 0xc14449d7, 0x6f98751d, 0x31ee3dbd, 0xec396c31, + 0x808050d2, 0x87639543, 0x97cac2b3, 0x471fccdb, 0xcc78784c, 0x053b548a, 0xf6387052, 0x1bc3512f, 0x701e1a4e, + 0x0e352e50, 0x79f42697, 0xa55059fc, 0xb75818d1, 0x33e8bcc8, 0x9e67b847, 0xd125c31a, 0x4e903526, 0xdb68fad5, + 0xbbd8a22b, 0x7832fe84, 0xad7d83b5, 0x1e0a7cd2, 0xee8ff2de, 0x6137c620, 0x2f2baf3d, 0x9085ecae, 0x865c683a, + 0xfa796bdc, 0x7ddd8d3c, 0x824ce956, 0xa8a9db1d, 0x82bda604, 0x1419efc1, 0x70f90c75, 0xb7e42ac1, 0xcf25e006, + 0xc7d5a035, 0x9fbd6d69, 0x7122e4f2, 0x3e43a839, 0xaacea12d, 0x6f597ebf, 0xc393f0ad, 0x07285e7c, 0x436dc54d, + 0x722fc683, 0x99470f24, 0xb144f666, 0x92847a8f, 0x82c8555a, 0x5f9265ec, 0xba579bf9, 0x5094d996, 0x728ba9f8, + 0xab3d85b0, 0xb0e557a0, 0xec0ca744, 0xa8c05ca6, 0x95f45040, 0x476f383d, 0x76317315, 0x0ed3aa84, 0x786566bf, + 0xa6035707, 0xb7cc328f, 0x962f91fb, 0x40904e19, 0xc6457788, 0x620087e9, 0x5f4542a8, 0xe32e265f, 0x456fb6d8, + 0x16360543, 0xcfdca45d, 0xa707f724, 0x8c516b11, 0x6f090b87, 0x2b07dd08, 0x3221cfa3, 0x75a93073, 0x98fef37d, + 0xbd52bc06, 0x91377ab0, 0xc234a244, 0x4c954a4c, 0x052d0f3b, 0x6f294ea8, 0xa5f7fdd6, 0x8b7e6651, 0xa0ab03d1, + 0xe5383372, 0xb69fddf9, 0x29db50ca, 0x5a37b2db, 0x20308525, 0x7c102add, 0xcd2c99ee, 0x0524ac7c, 0x1065459d, + 0xb2531e8e, 0xd323003e, 0x616f5e00, 0xe90449e4, 0xda44cc72, 0xada1d5cb, 0x1ec3936e, 0x69170e95, 0x55040c9d, + 0xf1df6b16, 0x76f29a5d, 0x6b824dc6, 0x0c6a8991, 0x8e54694c, 0x7588babb, 0xc9247c37, 0x1e225916, 0xdd3fd939, + 0xae1ae7ee, 0x64d9e0a6, 0x630e1fa4, 0xed585db5, 0xedada0f0, 0x6570edf9, 0xb9097f10, 0x4de56161, 0x03f4515a, + 0x36f46d12, 0xacb92848, 0x8e97ff6e, 0x11278c92, 0xa3f02f37, 0xd08bdbd1, 0x2970cca5, 0xe4ad769f, 0x56f6c389, + 0xe1e70844, 0xc3f5d5e7, 0x10dc3a56, 0x0bfbb7ae, 0x419ea58d, 0xb597ebab, 0x8a02772d, 0x92d7dea2, 0xaebcee72, + 0xd7a97e43, 0x9d6253ec, 0xbb36c725, 0x2302bd2e, 0x4b709cae, 0xdb032424, 0x04abc7bd, 0x26801172, 0x5fa44c98, + 0x3b9392bf, 0x69c65530, 0xdfa904fe, 0x22a88a26, 0x73d3940a, 0xa11849db, 0x199dfe51, 0x93a5d5d9, 0x93b5fa51, + 0x97a85091, 0x5ac03b0b, 0x5bc66feb, 0xc124abb3, 0xe66f0727, 0x48836aae, 0x5b40469e, 0x609dbd51, 0x6b0eeeda, + 0xd22755ce, 0x9cfdaffa, 0x9bb1e133, 0xa78b6ec2, 0xdd77c40f, 0x92546b27, 0xa9af3e85, 0x036f0707, 0x4d34159b, + 0x9e40fb98, 0xec3f3515, 0xfe4ed20e, 0x8fdea02a, 0xdc916d27, 0xf9a3c2b0, 0xf44de11a, 0x557472cd, 0x7c3f2f52, + 0x7c2568df, 0x8f202719, 0x399cd15b, 0xdcb31634, 0x2ab285c2, 0xbe21bef1, 0x8288b42d, 0xb0e36253, 0xbdb0a9e7, + 0x73ef7e1c, 0x5d94d2b2, 0x193f2387, 0x6b93f183, 0x3c5ab5b4, 0x8678f90b, 0x21024769, 0x5b4aa837, 0x2f28ba3b, + 0x96e3973d, 0x6f5c053f, 0x4e41018c, 0x1536eb26, 0x70c51812, 0x165ea757, 0x33c2ee04, 0x0836ce4e, 0x2e449c00, + 0x7e0d107c, 0xce903f97, 0x0479c0ea, 0x718bfc53, 0x3cfb3199, 0x6fd3215e, 0x5d0186d3, 0x12a0f355, 0x66451e9e, + 0x6f3e3438, 0x6c36ecdd, 0xbdde7886, 0x0d79f58b, 0x67a2eb5a, 0x250b1530, 0x57a2759f, 0x7351498c, 0x1bbcccc4, + 0xc50cf0d7, 0xd2292b31, 0x1da102ec, 0x2dcd6d17, 0xb155afce, 0xea937fbf, 0x949033cf, 0x7a4b469d, 0x08a843cd, + 0x864bf085, 0x2d2e60ed, 0xf903965a, 0xb1b84475, 0x7caaaf81, 0x0e9a3ba4, 0x95682f99, 0xee30755a, 0x9d2b39b2, + 0xb9b7a8fd, 0x5b84fd0e, 0xf2d14cf4, 0x25200910, 0x36e229a8, 0xd40f91c4, 0xff3eb310, 0xa9646652, 0x8f3cfe1e, + 0x1ec4a6f7, 0x3f123be6, 0xa091c31d, 0xd2058374, 0x6ad8ed0c, 0x9221a765, 0xe215ebd5, 0x74f81981, 0x40ae34eb, + 0x51eea14a, 0x4a031e0b, 0x74a9b1fb, 0x12d0af67, 0xc79c0182, 0x9665e703, 0xdea58fde, 0xa2fe13db, 0x634310a8, + 0x51c64008, 0x9a656082, 0x78eb8ae4, 0xc76bbb63, 0x9d1ac0b3, 0x32e5afcc, 0xa4462bdb, 0xe1811657, 0x064b6a4d, + 0x17e7cb17, 0xb8f6483b, 0xe31d5356, 0x5067a6c2, 0x30d59fb7, 0xeb2af55c, 0x7470999e, 0x08e6ebfc, 0x5dfd295f, + 0xbb1d3954, 0x66131091, 0x38c916c9, 0xf88687bc, 0xc1a76df3, 0x5dbbcb55, 0x5dc241c9, 0xa13a59b3, 0x8efa0592, + 0xbcf5d63d, 0xf4cbea70, 0xb0fb1996, 0xa5c3c86f, 0x8dde351c, 0xdb13e971, 0x08c240ff, 0x35f74da8, 0x7c7246f2, + 0x12d443e9, 0xf6fb89d9, 0x4b76e6db, 0xd358a81f, 0xd544d084, 0x2926736d, 0xa977c51b, 0xf1a20d31, 0x20ddb5f8, + 0x8785bc58, 0x0a4724e4, 0xd19b46ad, 0x022a04ed, 0xcf1f38e6, 0xbb6d6829, 0x7b7aba3e, 0x393108b9, 0xd833a1cd, + 0xac587140, 0x4292f92d, 0xccd23b46, 0x9cd276ce, 0x59a25f25, 0x0c06c26b, 0xd9d72034, 0xb2ca03e0, 0x575fd8c5, + 0x4402780d, 0x23b3d06a, 0x04b47df9, 0x898c8faf, 0xf3fc40bb, 0x2ce2f5dd, 0xa7062fa6, 0xd3916e76, 0x6f798f89, + 0xa9903a1b, 0x8d98d3d5, 0xc48e8725, 0x8e7796d1, 0xc8332c6d, 0xf34509ec, 0x24a03dd4, 0x5ccb6ed6, 0x3e7411cc, + 0xfb307540, 0x531e636a, 0xce85d5a2, 0x0191249a, 0x8fb41e36, 0x5bf0c2f1, 0xe3cf6dee, 0x41df9acd, 0x9263cf76, + 0x65e69df8, 0x6b4385b8, 0x2a84bd15, 0x70dbb2c7, 0x2003f1cc, 0x8caaa4e0, 0x8526e50b, 0x9d8bf3b8, 0x0738e40f, + 0x8a84784f, 0xa7ebe689, 0x77f37e28, 0x0242ad50, 0x28714f07, 0x8f31e568, 0xa6c749e7, 0x5d3cbcab, 0xe14fcdf8, + 0x2e762fd0, 0x955e68b6, 0x1e674f59, 0xec4f53a5, 0x6babca1c, 0x60b1d90a, 0xc904453b, 0x920fcca3, 0x7a4c4a38, + 0xd542766a, 0xefb3ad6f, 0x9cc1f05b, 0x4fdc48f4, 0xfea5ec4d, 0xbc832850, 0x542388b7, 0xc73244fe, 0xbace286e, + 0x9f0998a6, 0x014573b8, 0x2054927d, 0xd6501e0d, 0x113a6379, 0xc0e2dd22, 0xec647c8c, 0xdb1b306d, 0x8c9f54d8, + 0xc8dd5551, 0x864057da, 0xe5bb0e7c, 0x70526d27, 0xc95a1ba6, 0x3980d759, 0xddb6bc18, 0xa2b3663f, 0xf67acd3e, + 0xaba8c13a, 0x603cad93, 0x680eb7f2, 0xc480319e, 0x1a6919b5, 0xd21d89d2, 0x9d9d8652, 0x855f672e, 0x1c639e9e, + 0xba5ac5fe, 0x39dbba5e, 0xcc333e24, 0x6944f582, 0xd8a4902f, 0x6f8332b3, 0xf7806363, 0x31eb56e0, 0xecd0f5b0, + 0x7df3e01c, 0x98d5e763, 0x0a3f6ae4, 0xa29d449b, 0x5cd59da3, 0x642bc5eb, 0x48aadc04, 0xd3027b97, 0x9beb4b25, + 0x7d9c90a5, 0x7df398fe, 0x7fc308de, 0xd47cd443, 0x9036f2a2, 0x76c0ae27, 0xeb21d09f, 0x17b70ed3, 0xe961edb0, + 0x88899dd4, 0xd21c3098, 0x911d22e7, 0xa7f7ce77, 0xa1c42658, 0x9aec8123, 0x46b9bc7a, 0xd6b4bf83, 0xc000705a, + 0x44eb6be9, 0x48b0a6ab, 0xcad2754f, 0x3bef7feb, 0x34f918a4, 0x1532838c, 0x727d7deb, 0xfe7b25b9, 0x8f1c5968, + 0xc157a5ac, 0xfa3bc6f3, 0x7895db45, 0xa0f8861f, 0x7cdcb522, 0xff6995b8, 0x2dc82c8a, 0xe919a66e, 0xb071155a, + 0x798e5996, 0x4e5c3a9e, 0x63283ebc, 0xbef3b5b6, 0x231ead5f, 0xc40123f3, 0x6cf8f805, 0xdab1f191, 0xd8f5e271, + 0x3cf1df33, 0xce704797, 0x2f141b72, 0x3f82ad66, 0xe8432e10, 0x990824de, 0xa3418ecd, 0xaee874c0, 0x7b3543cf, + 0x0a5921e6, 0x67ab5547, 0x35d9d1be, 0xa1d98038, 0xb9b9764c, 0x525e6c3c, 0xf370b872, 0x528627a1, 0x7fc0dd54, + 0x9c7e6c8b, 0x9108d3d3, 0xde9b1309, 0xbe70f476, 0xba2a3bf2, 0x6060c949, 0x32d524e9, 0xb9bb96e6, 0x026d5520, + 0x8292a5fd, 0x66adaa84, 0xfb0f4882, 0xf51d475c, 0x2281a06e, 0xcf777bf8, 0x21ccfb4f, 0x3f8297dd, 0x53b71004, + 0x3c5ac66c, 0xc4bb5fcb, 0x59aa7cc7, 0x446dd024, 0x62257d7e, 0xa2cc8052, 0x1840d81b, 0xc69d2b61, 0x67389df3, + 0xec7ce4aa, 0xccc1e883, 0xfa683d7c, 0xa0e58975, 0xf757680a, 0xd920fb5d, 0xaa4e7cf1, 0x06f7b75b, 0x0036c2f5, + 0x10abdf6b, 0xa8a12158, 0x4a587135, 0x31afc344, 0xfc2695c3, 0xcfacc2ba, 0x00edb3cd, 0x9ac7fe21, 0x88d063b7, + 0x06f8e913, 0x80809584, 0x04fd9c29, 0x4fd5edc4, 0x7314ef1a, 0x0e0e59c9, 0xbe12a848, 0x32788706, 0x95e97387, + 0xbb2757ca, 0xa0605d75, 0x80eb139f, 0xab27f542, 0xd6a108c6, 0x1b551423, 0x3847a8ee, 0x4b152964, 0x65e24d77, + 0x85bbe801, 0x3cc9c82f, 0x8e852c02, 0x0e5328b5, 0x745d8037, 0x2d4e10a5, 0x9a554b9c, 0x10353775, 0x86ed4a95, + 0x4f898d1b, 0x7f098dfd, 0x4f18dc99, 0x80aea336, 0x02228603, 0x94b8141b, 0x59c2b295, 0x6d6c5730, 0xc8e0cd37, + 0xa074d70c, 0x34faaa12, 0x8c26e8c8, 0xacaee10e, 0x84270171, 0x899cab58, 0x86a7fe0c, 0x1aedec37, 0xc890518e, + 0x97867443, 0x3db56e92, 0x17e1867a, 0x54b691ce, 0x4de1dd00, 0xfd44b556, 0x07686e6a, 0x31b371c7, 0x97c60ae3, + 0xf475d032, 0x24615368, 0x6da45d71, 0xbad5fd96, 0x0a373702, 0x26856fbf, 0xdfac7f37, 0xdc92f858, 0x5cd99e8e, + 0xef5a8b3e, 0xbd40f8f7, 0xb95ee6ed, 0xd29b0c90, 0xaf378ec9, 0xe12fbf55, 0xce7a828d, 0x1ce0c42a, 0x6d55ca83, + 0x23b9ec5f, 0x1e92721e, 0x4427930d, 0xe64c6e25, 0xa26ced18, 0x68a5a8ae, 0xcde745dd, 0x89f7d651, 0x0cf0b5b1, + 0xfdd6838b, 0x02db3e2e, 0x5963147e, 0xdd394747, 0x7ad6e12d, 0x036c005b, 0x5f5deb72, 0x1792cacc, 0xa4a70c11, + 0xea60f625, 0xe6eebe3a, 0x44a86d7d, 0x18f4a02c, 0x997ba732, 0xa8b82327, 0x1fd6b5c3, 0x161d5492, 0x5d636812, + 0x3a386476, 0x05049393, 0xdf4e617d, 0x38664eda, 0xebcffa60, 0xbf65a689, 0x210882be, 0x8bd4f5f4, 0xd9d58d4c, + 0x984809bd, 0xd32feb3d, 0x134ede60, 0x2c440c04, 0x9881e80d, 0xc9ea1be3, 0x1c76ee22, 0xf386c621, 0x29dc9a28, + 0xd01603c8, 0x4e9bdfd0, 0x67789c0b, 0xc48a4f2c, 0x8af1ada6, 0x3daeb869, 0xd5e0e541, 0xa5e668e7, 0x6c3181e4, + 0x0ee1019e, 0x1e8cc67d, 0xa71e540e, 0xd12f2335, 0xf3c46547, 0x0b61edfe, 0x4ec0eb85, 0xa85c8e8b, 0xe9e79983, + 0x018c3213, 0xb8fd4e40, 0xd9e69df3, 0x75da9b97, 0xb3b9802d, 0xf9ee6683, 0x909bbee3, 0x62a0f59a, 0x3b1e13af, + 0xdb497568, 0x195be935, 0xdfaab4fe, 0x13cae585, 0xeff3dc79, 0x9d5befe2, 0xc95a339b, 0x0e8a2e55, 0xe05dafd6, + 0x9fa6cb8d, 0x50645a58, 0x7131e379, 0x263beda5, 0xdd1c371e, 0x4e8033c5, 0x65559f9f, 0x4d3f9885, 0xa8f54940, + 0x505d3914, 0x80c10c3c, 0x9130a202, 0xd767f218, 0x79c70bb9, 0xe60fa4be, 0xf8f09ce3, 0x7c44e14d, 0xe7287f06, + 0x91b02282, 0xa45c5a07, 0x67b3518d, 0x98b1df39, 0xeb70921a, 0x82cd3f53, 0x74c85cca, 0xb560ac89, 0xeeae1dd5, + 0xc2a6d156, 0x4bc21405, 0xeca417eb, 0x14b42e82, 0x4e52ea0f, 0x422e20d6, 0x691c1e6d, 0x4ab1176d, 0x5113f226, + 0xf434ee42, 0x5f7700c0, 0xcae7d07d, 0x4028807d, 0x06e960d5, 0x4ae651ce, 0x762b6a2b, 0x1da64ca1, 0xd699a10a, + 0xf7088c9d, 0x257f3a34, 0x33fb63b6, 0xb58ef078, 0x79afd07b, 0x5a5d7687, 0xf59c285a, 0xe935b34c, 0xe20d2821, + 0x9d3e7f4a, 0x930092b7, 0x024db645, 0xed772888, 0xded9a029, 0xfd344acf, 0x35f51f60, 0xc6d5ed16, 0x40b419df, + 0xb50d45e6, 0xe76aa41b, 0xa73494eb, 0x94046e7d, 0x7beb3505, 0xfc356c1e, 0xf907bab0, 0xb1fc57a7, 0x341c6648, + 0x2248fb81, 0x8230dd69, 0xa0757207, 0x8d592f8c, 0x59973dec, 0x1a5fc22a, 0x98113a5f, 0x8d6e8b45, 0xc1b0c79d, + 0xb1332f3c, 0x94ea0422, 0x98e5125f, 0x811c77a7, 0x76c7b885, 0x79845693, 0xaef9a367, 0xad9a70c9, 0x1c40d7bb, + 0x861d7724, 0x2f7a566b, 0x63861983, 0x370786c1, 0x1fa14b30, 0x08a174ee, 0x9f6521ff, 0x3496e246, 0x45583703, + 0xf2767019, 0x7f7e88e4, 0x324edeff, 0xcde2c012, 0x73e8a30e, 0x3541896d, 0x94958cd1, 0x2e233df4, 0xb29173db, + 0xa609c0d7, 0x45628973, 0x95c99217, 0xa1867bfc, 0x71882e2e, 0x4c86a93b, 0x4536af01, 0xe22fe5ff, 0xd0bfdaf5, + 0x88c8cec3, 0x04b6b19c, 0x3adb0902, 0x902c2d95, 0x5a7b7875, 0xe2c9d6bb, 0x1e82b985, 0xc7500fb3, 0xfcc96f85, + 0x3da015ab, 0xfce1189f, 0x0aa130c6, 0xeda5553c, 0x7b8254cc, 0xdcbb9299, 0xd0fd6f67, 0xa049bfee, 0x47a47f8f, + 0xfb86ed08, 0x38ea3e69, 0x3688c3ad, 0x334f2d60, 0xd0521a37, 0xe89c6d85, 0xa34bf31b, 0xc2e3114b, 0xae49fa6a, + 0xaf5a8883, 0x3a55afc0, 0x75524da6, 0x6db01994, 0x745ac682, 0xf2f369fa, 0x65063eb1, 0x485c2733, 0x4547d9a6, + 0x95fc7816, 0x7070d700, 0x3eab1175, 0xf59bd1bd, 0x1bcedbde, 0x2a1d2e53, 0xb5eb3120, 0xb6707188, 0x5aeeb76c, + 0x4877e634, 0xa9dedad3, 0x19879f29, 0xc90ffb7b, 0x4c71512e, 0x9d732f55, 0x6d65064f, 0x71e0f0ce, 0x9ddde721, + 0x7cf4704f, 0xdb7cfe68, 0x2f4c8d1d, 0x31a12e69, 0x0da33b1d, 0x84812003, 0x6a3fefc4, 0x50859ddc, 0x475a4117, + 0x7589eda5, 0xdfc2e04f, 0xe36af60a, 0xac9bfdbe, 0x13b667a1, 0x8af6a3a9, 0x3814167e, 0xd0fba79e, 0xd6d63b79, + 0x3fd2e2ff, 0xad0e0c04, 0x7c6ae49e, 0x6cf93eaf, 0x27764da9, 0xef59746d, 0x6e982527, 0x0105bca9, 0xd4b7da9f, + 0x38e7601a, 0xbd24516a, 0xb4b6b113, 0xe84e9d03, 0x214b3c46, 0x0414d245, 0x6213f418, 0x0b8ada13, 0xb50c4997, + 0x56fe4e98, 0xf8535775, 0xf4a1b671, 0x057cc1e8, 0x852ecfd6, 0x87508343, 0x7514a0bd, 0x636e6e46, 0x9439108c, + 0xfe36a929, 0xebbea85d, 0x4ce86ea9, 0xfacb5e29, 0x2093bded, 0x768d092c, 0xe6d2b01d, 0x78b826fd, 0x99c031d4, + 0x7fe957be, 0x3abf998e, 0xc94b819a, 0x02bcbd15, 0x9476e6e6, 0xb2278f50, 0x9539c28e, 0xc15c2282, 0xc4258ae2, + 0x30af1bc1, 0x12e2aff4, 0xbb00583f, 0x250c56ff, 0x66bce7f5, 0x40bedb49, 0x6ca53deb, 0x50e5fdb6, 0x23093ba8, + 0xb845c0d4, 0xe5d4aece, 0xc9438681, 0x7ba8032c, 0xa0515b0f, 0x3eda979c, 0xa2c3fea1, 0x4ef3c7fa, 0x9db34fdf, + 0x6e1011b1, 0x129a7979, 0x9c63c783, 0x87acf0ea, 0x6579ef17, 0xfef30b6e, 0x0c98e92c, 0xcc2f1aeb, 0x870cdad6, + 0xf20f08c2, 0xe7cdc851, 0x4500c67e, 0x48f2011d, 0xd5abfbd3, 0x556a7213, 0xef2bfa01, 0x4d125c92, 0xd75e9ff1, + 0xcce2ad2a, 0x58db1425, 0x251bcb91, 0xc0630b10, 0x0e0029cf, 0xa62233ec, 0xdb52b062, 0x31901fa1, 0x1b56ab3f, + 0x66f45ff4, 0x77070b5b, 0x165c7a86, 0xc5f414ac, 0x8abd0c3f, 0x600d4e5e, 0x2563e4ce, 0x8d0fcfec, 0xca1a41ad, + 0x8b6cd106, 0x1c20ce8c, 0xccd34523, 0xa83dd98b, 0x798ff3d4, 0xb0b37297, 0x227e7c95, 0x42758927, 0xe1ac3527, + 0x479170b8, 0xcd1a0a76, 0xd1f77c26, 0xc3311f34, 0xc5d9a643, 0xb13672e8, 0x922f3a7d, 0xed4e7387, 0xde73a2bc, + 0xe5e190a9, 0xa10a32bf, 0xe4192b96, 0x212ef64e, 0x108cc3a6, 0x67821a6d, 0xd1550c3e, 0xcf024963, 0xf4513615, + 0x1b74cf8a, 0x486d98ba, 0x49207885, 0x712a1b70, 0x14d706b0, 0x33b9a09a, 0xaba1b60e, 0x527dd8c4, 0x86098152, + 0x4f6ca9b0, 0x5bb26799, 0xaa5b1290, 0x4546e7b2, 0xd6e6886f, 0x755fd389, 0x50a406a8, 0xe0464320, 0x171fe1d2, + 0x5440ad74, 0x38ac413b, 0x050a77b1, 0xc4fab17e, 0x6c4780c4, 0xd0325117, 0x07818452, 0xcda102c3, 0x91c15b39, + 0x3b8f1a3b, 0xd220f70e, 0x1f054057, 0x1ad4a053, 0xd817300a, 0x2b5dcb09, 0x1bc8caa8, 0x7e922713, 0xfbafab34, + 0x3048e7c3, 0x661cbfe2, 0xe6711912, 0xdbb5bf5b, 0xb17a5eed, 0xc72acdf7, 0x5804f6f7, 0x63f58495, 0x95bf7a1b, + 0xb3b8f427, 0x1e6b9e82, 0x84994b57, 0xd5f5f8f5, 0x769e176c, 0x06fbfeac, 0x5e255376, 0xc023ef41, 0x146e50b5, + 0xda1f7157, 0xd8606040, 0xbbb0b76e, 0xdc7a1537, 0xdc785ac1, 0xa5cc03d6, 0xdc8dd8e4, 0xa52704fa, 0xe8b30bd9, + 0x1ff61456, 0x64e6742d, 0xfcc8c364, 0x92ca69d8, 0xf9543362, 0x889c0be4, 0x6dc19379, 0xb31c5821, 0x13a66f67, + 0x6e881766, 0x027d9802, 0x8a538c1a, 0x7f3c68fb, 0x8e7f034c, 0x48ac73b4, 0x0a2a715d, 0xfdd9f82b, 0x6698f6c4, + 0x23399bfc, 0x75994d29, 0xdf66b636, 0xf3e150d0, 0x4aabba59, 0x653ba836, 0x46ca5b19, 0x2f0be18d, 0xe6decac8, + 0x715a8403, 0x48533c31, 0x5f8dc44e, 0xf1ee4e83, 0xbe7a39d4, 0x2195fac0, 0xe1e4eb13, 0xb3370c25, 0x9fe47cf4, + 0xf570c53a, 0xede20de3, 0x7e57d214, 0x239ee426, 0xda967093, 0xd32085aa, 0xeedd3cd6, 0x979246e7, 0xab4a0936, + 0x84da95bb, 0x55529838, 0x45ac1e18, 0x8cdbdf6b, 0x4f27357e, 0x213a65a6, 0x981b8162, 0x04a7d350, 0x8b94dfeb, + 0x3895a6c1, 0xbd445d2c, 0x649bdc1a, 0xb0df242e, 0x0e25e48a, 0x18cfc879, 0xd9a56067, 0x1b1446cd, 0x0d695e24, + 0xbeeac25b, 0x82335621, 0x3f7f07dc, 0xa30f6c26, 0x0c4ad0d2, 0xd4ecb866, 0xca143c4c, 0xd6998bcf, 0x844d2004, + 0x095e7492, 0x5b6a1a88, 0x26a9e04c, 0xd95680d1, 0x2979baed, 0x1d264f2c, 0x349cb550, 0xd88f0c1f, 0x8791af7b, + 0x44a24835, 0x65526831, 0xa6456fe3, 0xcb1f056f, 0x7831a707, 0x0a4304ff, 0x3aba235e, 0x60867939, 0x5fcd5dc9, + 0xe17a834f, 0x629c2098, 0xf22c1eea, 0x0daa20bf, 0xa329031c, 0xd797d690, 0x239ed54e, 0x9cde16f2, 0xaa0ae9ea, + 0x212a4797, 0x80d9cb1a, 0x7aef4da4, 0x7caf7a1a, 0x510739c5, 0x86cc42e0, 0x9390989d, 0xed0547a5, 0x7ff28211, + 0x077ce4a5, 0xddf7fd3f, 0x0ab5de8f, 0x2b3cd257, 0xdcf4282b, 0xb3e04148, 0x5d4ae67b, 0x3131c1d9, 0x5626bd48, + 0xe040740b, 0xb51c5ba4, 0xf948f6ff, 0x3a66c6ea, 0xe689f4f7, 0xa6f6c362, 0x99f3c3d4, 0xb181dd08, 0x6077b067, + 0x8890deb8, 0xa8d76010, 0x340eaccf, 0x7d7c3bfa, 0xe691789d, 0x1e3f5bca, 0x51a59692, 0x5cbb94c1, 0xc0634489, + 0xad5b60a7, 0x036e227a, 0xb960158e, 0xa2b4d640, 0x5bdca035, 0x164eb082, 0xe11c08f6, 0xa62707d7, 0xd7821e1e, + 0x78a79f40, 0xd20e9a25, 0x7805194b, 0xe4ec9aba, 0x68dd8f59, 0x2520baa5, 0x9a768b0b, 0x0c647b08, 0xf64bd122, + 0xb0d68024, 0xbf3238e0, 0x48c18dab, 0x6516fdd9, 0x3658623b, 0xfe679a40, 0xa5ce4e52, 0x57d443ba, 0xe799ad60, + 0xa43881a0, 0x6454cc59, 0xe11d4176, 0x82514bdd, 0x9d9526cc, 0xbbae633a, 0xbe20c225, 0xa5a9e35f, 0x41543038, + 0xc7c11184, 0x06e940ab, 0xc599ad4e, 0x6f680822, 0xf760f0ee, 0xbf6daf55, 0x9866cc0e, 0xb4c9bebd, 0xc524b72f, + 0x1b4638d1, 0x491ab4c4, 0xcfe6c3ef, 0xe6efe9d1, 0x13c6d6dc, 0x4032a0dc, 0x8e04bedc, 0xeefe2668, 0xf35da8c5, + 0x2358f985, 0x9f8353a6, 0x7162080a, 0x689900cd, 0x56184435, 0xffcf9c25, 0xd81198d6, 0x8059d834, 0x647b6012, + 0xbd1cc2a0, 0x96badb96, 0xd60e38da, 0x5d80ec01, 0xf862957a, 0xec3cc136, 0x38a2f404, 0x1d53410c, 0x50233686, + 0xee8f7e4e, 0x4772e09a, 0xd90e93f3, 0xeefc438a, 0x5eb08114, 0x34b61c3d, 0x5eb9900b, 0x50784074, 0x570c903f, + 0xa248772f, 0x5ed61d45, 0x23a42e83, 0x960a8714, 0x72f51568, 0x651f0d09, 0xe7048752, 0xd8eebe19, 0x5537808c, + 0xc1600360, 0xd6d8f43f, 0x7a8a357e, 0xcc872ae1, 0x34c56d8a, 0xd7fd3c92, 0x8329d748, 0xc9caf9d9, 0x339cd18e, + 0xaad85602, 0x52595883, 0x2dd5714b, 0x137c3f0f, 0x76df458a, 0xb90a0b0a, 0xcc6d1c36, 0xa09b1706, 0x9e1aedf8, + 0x234a3f19, 0x066fca9a, 0x7a78eb75, 0x35522332, 0x7a883cf0, 0x0de57ff4, 0x364d03fb, 0x17ed5725, 0xf752f673, + 0x33b47850, 0xf92c786d, 0xcfbd8bae, 0x6a8f7b5c, 0x318395dd, 0x296e87ec, 0x41d8b495, 0x066160e0, 0x2e067f72, + 0x6298b1eb, 0x6d93d9fb, 0xf5ab5440, 0x288ee33a, 0xf7f8e31d, 0x485e66e0, 0xea165f38, 0xc38bff0e, 0x49674256, + 0x25454ab6, 0x65f9f8ae, 0x6c8efeb3, 0xe83596d8, 0x66472fe6, 0x32d7aeed, 0xad8c6229, 0xdfd7c45c, 0x54144e3e, + 0x6b82d5e0, 0x403cf5f8, 0x162b2343, 0x95739f0d, 0x9ab3d633, 0x9023551e, 0xeb9a236f, 0x675156f3, 0x7471053d, + 0x5d67d8e1, 0x9e24c5ef, 0x0f3516ba, 0x39824a3e, 0xc229815f, 0x818c1807, 0xd9f6bb49, 0xaf37800c, 0x11ae40da, + 0xb4be48b9, 0x66b76ddb, 0x5912b906, 0x95298d40, 0xcda26115, 0x40b2dd2b, 0xc3237d26, 0x0f15d274, 0x60a106b7, + 0x3ee14aca, 0x5d3a21f9, 0x5763151c, 0xea5cbee8, 0x0635c255, 0xa4da3671, 0x58b90da2, 0x54b7ea85, 0x03f29b72, + 0xc4d477c2, 0x8fb8857e, 0x9be1f6f5, 0xbf097b01, 0x84507e31, 0xe7428f13, 0x03d347a7, 0x8c580f2f, 0x5438b16e, + 0xff9defd5, 0x0337ea8b, 0x9d0545a0, 0xd4d84543, 0xcaa0339b, 0x18d7b402, 0x0f789458, 0x3b4c53cd, 0xc1f0d828, + 0x4e51f006, 0x1c5ffcc4, 0x970b3048, 0x478da646, 0x9d6c002b, 0x8ed08b38, 0x5465056b, 0x694f334c, 0xce04456a, + 0x7118b82b, 0xcaab9699, 0x5a292c2f, 0x34ab184e, 0x0d923a1a, 0xdeb68fce, 0xb8f335fb, 0x0f0941a9, 0x18cf85e5, + 0x175e7ff4, 0x86bf0011, 0x27d6a3f4, 0x4f222cbd, 0x92a008df, 0x5ac3d031, 0x8227745e, 0xcba9f434, 0x6184e6d2, + 0x8807b949, 0x54624503, 0x129d7f87, 0xfb1791f7, 0x8428c601, 0x6fed5bea, 0x74fd65b5, 0xdffd6849, 0x2932227a, + 0xa4ce9e0e, 0xc7dff1f9, 0x951d1bdb, 0xa8e4b21b, 0x757f1b61, 0xef26cdae, 0xf6e62355, 0xb27f5aa1, 0x2a9b7712, + 0x0783ce3a, 0xa1d74b7a, 0xa54e07c8, 0x2d76ee59, 0x830bc785, 0x34ed40be, 0xc52341f0, 0xe308b649, 0x50ddfab1, + 0xc3fa71a5, 0x6cb96f32, 0x7e13b186, 0x668fc923, 0x5de4f6c6, 0x535dab4e, 0x922f75a4, 0xf2fd87e8, 0x93e48e08, + 0x4416962a, 0x1be6f81c, 0x69322f2c, 0x89411037, 0xfe15fa9a, 0x3ff80310, 0x4f5fe560, 0xb5a7d6ab, 0xfd23ca7a, + 0xf0f4711c, 0x59b6328f, 0x3ac13f6d, 0x0fb8e68b, 0xf83f2566, 0xe57f796f, 0x0bbb37fd, 0xe42d2cd5, 0xd93c1928, + 0xd76a3f46, 0xff800452, 0x27e2232c, 0xa499f5e6, 0x004a7297, 0x733ab939, 0xde7887d3, 0xda51f004, 0x0cf743cc, + 0x912b8b2e, 0xde1449f6, 0x79bacbc7, 0x714fb39c, 0x9b7d69d8, 0x7c9bf77a, 0x3b4a8fb8, 0xe2f84366, 0xa9764bff, + 0xddca0c26, 0x376fa0d6, 0x754a026d, 0x83c6cb62, 0x1fd288e3, 0x8e03bfbf, 0x035d314c, 0x2e3a002f, 0xcf7c487e, + 0x0b430af2, 0xdb8b31b3, 0xc80b77e3, 0xe9f51cd4, 0x96db2770, 0x29bd675f, 0x97c8ec6c, 0xfc69ea42, 0x5e262d6e, + 0x12b090ed, 0xab2713fa, 0x5395b083, 0xc55486b9, 0x4e393a2c, 0x0a01b804, 0xa75d7055, 0xb1e72bdd, 0x16bc9e58, + 0x0239875a, 0x90e6416a, 0x9720a8ff, 0x0fc28ea4, 0x11b90a9e, 0x625fc3f1, 0x9e1d1d0f, 0x2c9fa964, 0xc5146e15, + 0x62c51fdd, 0x245dfd80, 0xbdbb74b8, 0x3819f781, 0xcfaebb24, 0xbba731fe, 0xed814a61, 0xd0f54c3c, 0x9222c12a, + 0xf5a59200, 0x99f3328b, 0xb2ee1129, 0x462fd15e, 0xcf9bcbcf, 0xa9166704, 0xdf1fe96a, 0x1084dda6, 0x53ddbfb6, + 0xeda74a6a, 0x96478b29, 0x5d0d857d, 0x4ca8aff2, 0xbca6f102, 0xb2de592e, 0x13b9d756, 0x0e423870, 0xa3f17f3c, + 0x3255f2ca, 0xd43f075b, 0x5bb48d54, 0xe68a5db9, 0xb2cc79d1, 0x0407997f, 0xf094d077, 0xdf80a87c, 0xedd3d122, + 0x0bdda8a3, 0x82593ac4, 0x0c077464, 0xb91efb84, 0x878069a9, 0x505ce013, 0xc46aa941, 0x5ecd0f47, 0x614e5b58, + 0xe246d338, 0x7b67e157, 0x72d7ee34, 0xefd0134c, 0x7f0e6baa, 0x7a1fa07c, 0x8790b342, 0xb84623f4, 0x4cbe001e, + 0x73679129, 0xb29d1b2b, 0x67aa5534, 0x9f73cf73, 0xa248d8f5, 0x5672e11b, 0x79313ed6, 0xb93fc4fa, 0xef71b9a5, + 0x32d8d1f6, 0x8a600282, 0x72e5027c, 0x41aa6b77, 0x462ad16a, 0x6951b718, 0x546c691c, 0x32328985, 0x63e6281d, + 0x2bb64ac8, 0x90f4e993, 0xb3c94a11, 0x9f534d13, 0x16bcb5a0, 0xf3a6d00a, 0xf810dc33, 0xfc39a6d6, 0x7c9a28ca, + 0x3832af63, 0x865e61db, 0xdb0bb2c2, 0xa822f2de, 0xff413716, 0xde82b74c, 0x488eeeda, 0xf211e411, 0xe8411860, + 0x0d96346e, 0x3b81169f, 0xf851f09d, 0x96dbd534, 0x25335444, 0xbc0d4a5c, 0x43efa3fa, 0xc075d5f4, 0x4b996517, + 0x05cd3f05, 0x40a8cb3f, 0x9943239e, 0xe0cdbde3, 0x62ef2636, 0xb87d8629, 0x1d96bb15, 0x46563efd, 0x9aace906, + 0x8d653194, 0xc36a6eb6, 0x5176f536, 0x48db67ba, 0xe3de51fb, 0x89b89e33, 0xef7ce32f, 0x01336fd0, 0x02421142, + 0xbd3ddfb1, 0xc06162c6, 0x0701f429, 0xcb31869b, 0x0d8db23f, 0xaebde12a, 0xeadba54a, 0x44edeb91, 0x44b690fb, + 0xe7a8583a, 0x9685ef57, 0x8c20f754, 0x93f14b90, 0x6abc2955, 0x9fdce95f, 0x3b756f0e, 0x00d7b33a, 0x3554688a, + 0x17f02055, 0x2de8ec82, 0x8a16d838, 0xdd01bf11, 0xb724091e, 0x078eeca9, 0x5f5f9c4e, 0xefc87f71, 0x8cde2436, + 0xdb1952f9, 0xca45d147, 0x04e64d1d, 0x9dbf08c0, 0xbf4a58d7, 0x2703211e, 0xc9fa8669, 0xf434e3d9, 0x72a59050, + 0xf5f61133, 0x523542f1, 0x2739ea3a, 0x44a7f5ef, 0x6ac90a82, 0x905132bf, 0x4916d330, 0x04affa22, 0x6d88d752, + 0xc276cff3, 0xc25e0a00, 0x265792e6, 0xa4d0fd1e, 0xb7f089c3, 0x19267482, 0x466f6557, 0x430d0eda, 0x7c5eab4b, + 0xfef199dd, 0x6b2c8c88, 0x7c4fcab0, 0xfc28e480, 0xeeca067e, 0xff64b9a4, 0x91cd7a06, 0x4a64164c, 0x20e46a31, + 0xa579377d, 0x66745ee9, 0x1603552a, 0xc399efb1, 0x19b06e06, 0xedc7d4e5, 0xec4d6b3f, 0x5ffdcb09, 0xfd42e582, + 0x02b540a7, 0x93ec4e02, 0x27d6647a, 0xc2c0292b, 0x7106a143, 0x320fde19, 0xe97bbd87, 0x37cd20b2, 0x2e5a3031, + 0x02d66590, 0xa340d913, 0x91f91d97, 0x3c72872d, 0x97d1def1, 0x8542d619, 0x848288a7, 0x529f2538, 0x3ebab349, + 0xde4d4c8e, 0x4e5e4700, 0xc1f74258, 0x27c69e3e, 0x3bd6b2ff, 0x5f3bf7f9, 0x58aa7fe6, 0x85981baa, 0x6b5dc870, + 0xdc4785c7, 0x89769f7e, 0x6b0ad816, 0xe4f9eab2, 0x7d086bf3, 0x1b78797f, 0x665c6dca, 0xac985904, 0x81852fe8, + 0xeff534a2, 0x0ef40080, 0xd81b3bf5, 0xc6eaf0de, 0x5d3ea612, 0x43b13baa, 0xab3b9e4e, 0x8bb40373, 0xaa95cad8, + 0xeac4aeee, 0x8fec37c5, 0x7ad5890a, 0x9c5a2e13, 0x0ea8cc69, 0xca52e1f6, 0x5e01908f, 0xd08f2234, 0x82a16e0c, + 0x07ce521c, 0x6f19dae4, 0xf3482f66, 0xe6962dff, 0xc274ad61, 0x6c9a2843, 0x1cf8235e, 0x31b7c95d, 0x04d4d484, + 0xf3f5ec98, 0xc88cbc8e, 0xe40b2390, 0xa705d4af, 0x947266d2, 0x1251cf31, 0x61ac06e5, 0x1bc3307d, 0xb7d3d64b, + 0x25ffb074, 0xa8533e68, 0x6471e623, 0x41438da8, 0xb2428217, 0xf5c4b0cd, 0x42271e01, 0xcb6a4dad, 0x57eac019, + 0x1dda7fcd, 0x3960c3ad, 0xe0fc2266, 0x2553b803, 0xc1522f1b, 0x72445b35, 0xfb556514, 0xd11d39d3, 0x3431f882, + 0x3937e067, 0x83945b8b, 0x728dfd30, 0x9af71f6e, 0xfd738cc2, 0xe3a185ab, 0x16d96b54, 0xb846cba0, 0xea5dbdac, + 0xaa9ac0ed, 0xcb47aa2e, 0xb5285b95, 0xbee7cf0f, 0x89f23c8d, 0x3d49220a, 0x91ce340e, 0x0538936c, 0x96b8ae9e, + 0xef5972f7, 0x790e99e1, 0xfc6c2650, 0x40487dc5, 0x8ca8b845, 0x8dcf991e, 0xbb1cd117, 0xd85678a8, 0x64baf88a, + 0xbf1bb661, 0x8e01bb1e, 0xfedbbd9d, 0xce99b1ab, 0x6e7f1e66, 0xeafbfd88, 0x2564f84c, 0x13c3195b, 0x80a4a98a, + 0x40c40960, 0x10eee03a, 0xceb8f92e, 0x78341442, 0xf3c916d7, 0x6fd9b14d, 0x4b832f40, 0x98238a2d, 0x05983e5b, + 0x15926463, 0xc83805c1, 0x44e1cec3, 0xd69dd4d2, 0x4740c1c0, 0x098dc222, 0x99397cee, 0xee934846, 0xa5bb9440, + 0xed5a0d2c, 0x9389b857, 0x9e3f4231, 0xf35ef3ca, 0xcf4bb88c, 0xe3373354, 0x83433d0c, 0x92665533, 0xe6745c7a, + 0xbd1c5373, 0x2250e104, 0xbc607201, 0x5ee367c4, 0x3f1f63e1, 0xdf9ff104, 0x97e5e5c2, 0xb78a6a46, 0xe576952d, + 0xdfaadada, 0xd5cd701f, 0xf90b7daf, 0x56ced538, 0xd43d09ba, 0x07090767, 0xd35ff16d, 0x1015907c, 0x2722dd28, + 0x7f46a4eb, 0x5e6c5ffc, 0x09d5d742, 0x8b3b51da, 0x815432b5, 0x3a73d932, 0x395d47c4, 0xbbf8a600, 0x6b584f1c, + 0xbf193b07, 0xdfd628c8, 0x3d252b5a, 0x60681b64, 0x30680145, 0x428fac8e, 0x678b3f57, 0x9850dbee, 0x35ec703d, + 0x51e75bac, 0xd5381086, 0x1bf4a1c8, 0xd117d819, 0x718d1f68, 0xad6997f6, 0x29810407, 0x2c738e7b, 0xa9810cc0, + 0x1f9c9687, 0x2b0d0b54, 0xb16e9c3b, 0x4499b4df, 0x5a4da013, 0x78b22312, 0x418aa80e, 0x767f7cdd, 0x26565543, + 0x4167b4ee, 0x818f7172, 0x484354bf, 0x949759b9, 0x76c7267e, 0xda0593f5, 0x9e660906, 0xc06ec26c, 0xb98a0293, + 0x67eab09b, 0x399bc025, 0x6dc5936e, 0xa544c565, 0x2f6fd454, 0x53bf444a, 0x35d817e8, 0x85c45fca, 0x1e969385, + 0x669d2645, 0xf563ccd7, 0xd6ffa37e, 0x7fe09af8, 0x3fdbb79b, 0x9c0e4c07, 0x8d7a92dd, 0xdaac65ea, 0x45430167, + 0x5e1ba6b0, 0x99c375ba, 0x4ada3066, 0x0ddde754, 0x4d2c59df, 0x85498d70, 0x532ecd43, 0x891922e6, 0x237c3187, + 0x78669134, 0x2bbf97f1, 0xc916e811, 0x1bc96fba, 0x8e8bb660, 0x38d7b811, 0xf2c935cb, 0xdb82421a, 0xcc65c621, + 0x0e691e94, 0x0563a6c2, 0xbb5fa8ce, 0x4f0ed2e3, 0x27c19053, 0x63aabba3, 0x6cbcfee6, 0x4c2b9951, 0xfcd66b84, + 0xb2abf6aa, 0xb3ef20c3, 0xfffdb5bd, 0x7268b79d, 0x0f1a0694, 0x6437b1cc, 0x432d98ba, 0x0a1ad348, 0x11ae615c, + 0xcb978fe8, 0xd3e0255d, 0xfffd3419, 0x60255d24, 0x778befbf, 0xd2a0e724, 0xad69d973, 0xe2e7d366, 0x851514bb, + 0xe4de56cb, 0x84a18440, 0x60d71e1b, 0xe06399d6, 0x7f125006, 0x56869ced, 0x3a50a06a, 0x85f92c7a, 0x0d92f565, + 0x9086595e, 0x0c13dca5, 0x6d699107, 0xb44416c9, 0x4f17bd8d, 0xb6a1e805, 0x0a16146d, 0x79e20b8e, 0xc2c399d7, + 0x21694c6e, 0x14410a29, 0xcc27b347, 0x9af3d094, 0x1f6536ee, 0x2ae97d9e, 0x2971f981, 0x43fd1182, 0x72b0e00a, + 0x7c48b2fb, 0x9cbb099e, 0xf086114d, 0xdc5ee75a, 0x15d0a6c8, 0x5397cb62, 0x42bdf5c4, 0xdce80a10, 0x7cad4c9f, + 0x222098dc, 0x3a45723d, 0x4e69629b, 0xa962f04b, 0xc19cff43, 0x821a3d5d, 0x35611130, 0x99cf450c, 0x87c85e31, + 0xfffbe5a4, 0xca326d4a, 0x13b74212, 0x5fd2282a, 0x13c4f403, 0xb136dd07, 0xf0905aec, 0x6eda0dc8, 0xa5a72620, + 0x390d6099, 0x80dca451, 0x5a85ca19, 0x015e2598, 0x2e0c2460, 0xb2e036e0, 0xbc068933, 0xd5847cd4, 0xe1c48716, + 0x23326329, 0x1bb7c4b6, 0x7b73d6a2, 0x5c606883, 0x6399247c, 0xf6811c4a, 0x4e764d09, 0x43e6815c, 0x40dff6a7, + 0x525a29ea, 0xa3e0f8f1, 0x49cedf3d, 0x9d9d552b, 0xfa9415c3, 0x3dfc5fed, 0xcf886791, 0xd37530d2, 0xdf9a885f, + 0x4b7d6b21, 0x00d189c5, 0x17c125ae, 0xaf1118af, 0xea6fa5f1, 0x1cdd1b85, 0xf9e705ab, 0xbc21b058, 0xac0009f2, + 0xafaba357, 0xb733a092, 0x4eca8cab, 0xcab5ece4, 0x0758dd1a, 0xbcb80e28, 0x855618ae, 0xe4cab6c7, 0xdf0c29a4, + 0xf1768d6d, 0x45133e85, 0x9e1b45f0, 0x8dfb8e44, 0x1419fd98, 0x83acc465, 0x9d8c9952, 0x4ac02621, 0xd8f58f51, + 0x234db85a, 0x12a896f3, 0xf0911a80, 0xc72b31b2, 0x6f6b6ed5, 0x839101cb, 0xa5eb6d82, 0x2a195abc, 0x0ac4e6c0, + 0xffc0697c, 0x28b793ed, 0xd9dbdff1, 0x7508a2eb, 0xce2a9e70, 0x99e09516, 0xebc2573d, 0xa35be44c, 0x2092d3ef, + 0xad8e489e, 0x1906bec2, 0xdda0ebb3, 0x7f0685d8, 0x8037cf1d, 0x739806b9, 0x7b4d0605, 0xd7f01853, 0xb44223a8, + 0x79da67a2, 0x2f214c72, 0x2097d9e8, 0x43a54284, 0x2a4ad41e, 0x14957b31, 0x02abb40d, 0xe790d859, 0x8a23ab9a, + 0xada75e46, 0x0eb82d88, 0x8a9583cc, 0x1a346ab2, 0x724ea7ef, 0x15147726, 0xda81ef05, 0xf20f314f, 0xc96a9a39, + 0x3487acab, 0x07e85015, 0x0dce75db, 0xd4557262, 0x821ceaa5, 0xafb745f3, 0x5811cafd, 0x7bf6f772, 0xf2774d40, + 0x48bae404, 0x5dacbd8b, 0x3831ff40, 0x780305ab, 0xa8451a8e, 0x3f511ff9, 0x269b5dff, 0x1c94c570, 0x8753c2e0, + 0x4ae818ae, 0xcbeb10b8, 0xc4da8e99, 0x365f50af, 0x706d3fd1, 0x79a16220, 0xc9e8dbf5, 0xf6536754, 0x56e66b93, + 0x8dee7f54, 0xe078f23e, 0x4a156adb, 0x331e624b, 0xf94e56a5, 0x5d53443b, 0xb5d39a8c, 0x893714dd, 0xab3d767c, + 0x7d749e0e, 0x636ec97f, 0x9cc65cc8, 0xd186d607, 0x148af2bf, 0x3ccad08f, 0x088f5b9b, 0xcc2bb54c, 0xc53d8b7a, + 0x25e93ff4, 0x10db70dc, 0xe21320cb, 0x3da22392, 0x532482d9, 0xb03791d2, 0xdd818145, 0xd3fe98fc, 0xea7fd4ce, + 0x448ba38f, 0x75303bf4, 0x70938a8e, 0x8341f791, 0xc44231e0, 0xee83ea00, 0x75578d8a, 0x880feaed, 0xfcf34f39, + 0x8b11276c, 0x423edab4, 0x68d6a3c5, 0x5242bd40, 0xdd9266a0, 0xe07ca4ce, 0x6e91bbe4, 0x0fb616a9, 0xc66b4f67, + 0x61d17e65, 0xab665ee8, 0x64113bce, 0x95b44dc4, 0xe1c141eb, 0xac26f9b6, 0x607a0da5, 0xa2133b21, 0x85f8e104, + 0x074f5c46, 0xb2fb07b9, 0x09056a1e, 0x528a8492, 0xb7c31627, 0xc8b1ac4a, 0x9db2c899, 0xf0f96866, 0xf8116ac0, + 0x7201b71a, 0xfd1367ac, 0x8529a44c, 0x1d205e8e, 0x221936e6, 0x1ce8b1f5, 0xe86f8cd5, 0x5c41fbc2, 0xc663beb9, + 0xe5ad1b12, 0x96d272e4, 0x932c3daf, 0xe6bacd50, 0x778ecf42, 0x3067deb2, 0x1d713676, 0xbd825b80, 0xa1208b4f, + 0xda0acc10, 0x3916159f, 0xeb351322, 0x7ec8022c, 0x0befc5c8, 0x136dc6cb, 0x1c9f7b9f, 0xebf4e1f2, 0xa3f20a95, + 0x8beb4a08, 0x865167c7, 0x0d696452, 0xcbdb42f5, 0x6d21cd1e, 0xcfd87676, 0xce6c4cad, 0x242d12d6, 0x7602a4f9, + 0xe3185986, 0x93b5f46b, 0xb0172850, 0xc78f1629, 0x196c2886, 0xd17f2eb9, 0x344fa3da, 0x77263268, 0x56f42cae, + 0x322b822b, 0x5d5d2526, 0x87d2a7f9, 0x00ee5d75, 0x2f01265f, 0x079f6723, 0x763c16db, 0x2525d3e2, 0xa8cac761, + 0xe638c99d, 0xe5c43439, 0xbfd0fec7, 0x095f97b3, 0x3bcd4a3d, 0xd21ac13e, 0xfda59b60, 0x549eeaaa, 0x1cf67fef, + 0xf792791c, 0x93d86fe9, 0x80923260, 0x9f14707d, 0x3266bd17, 0xeab35388, 0x276b01ae, 0x304edc0c, 0xc5784b82, + 0xf476c9ae, 0x5b4ca628, 0xcffa3abc, 0x53e6468d, 0xc01953f5, 0x8a9c4fd4, 0x7073c016, 0x644b45f2, 0x5b72287f, + 0xd3644363, 0x53a2d041, 0xaba8809a, 0x975c74c3, 0x86afba6a, 0x229cd279, 0x9551ce8f, 0x7816b641, 0xbbc86446, + 0xaef934d6, 0xc2efba81, 0xdbdc712d, 0x5dc2b286, 0xf47e2f18, 0x07411f40, 0x86c51732, 0x74f95bb9, 0x630dc721, + 0xe9da614e, 0x529d9721, 0x1a80391e, 0xb086c126, 0xb678d40e, 0x9c821797, 0x94f66ca4, 0x12aedeb5, 0xbf140eaa, + 0x8994e7a1, 0xfaf22aa6, 0x5d2d11d1, 0x96741ae7, 0xa12b85b0, 0xe43c03c2, 0x897b237e, 0xc0a2f42f, 0x44462d1b, + 0x6154a31f, 0x091d7e11, 0x978d2233, 0x1a360101, 0x269581ad, 0xbd35320d, 0xc3ec8cb9, 0x960aee4b, 0xc2e78f69, + 0x64922b0b, 0x65038474, 0xf0a339b2, 0xd1cbce35, 0x18671c04, 0x052e8b7f, 0x7bab9030, 0xa270323b, 0x06cde4ae, + 0x8a56f1c9, 0x40d03315, 0x1f3b2b6d, 0xbb1c8b01, 0x241a7c6f, 0x6840caf2, 0x6999dd7a, 0x2a635cd6, 0x2494abec, + 0xde228d19, 0xc9ac5248, 0x0f6c93c7, 0xeef78a39, 0x3e13358e, 0x7b19705f, 0x11375639, 0x4ce3ad44, 0x6c4dbcc3, + 0x9d97f227, 0x7017b340, 0x4f4e66fc, 0xf5052833, 0xd7868f68, 0xca3ba6a6, 0xd4cdf145, 0xfb7f61dd, 0x708e04d2, + 0x9da2aab6, 0xcf9ec21f, 0x43f7eefa, 0x1d5dd8a7, 0xa8265404, 0x1b37dfa3, 0xbb89be51, 0x15dcc6a1, 0x9653ee7d, + 0x16175fc3, 0x7f1e08fb, 0xa5deb663, 0x96c10466, 0xd260586d, 0x8e5e8e0c, 0x12758a3e, 0x399290cb, 0x900ae3c9, + 0xfc04ff8c, 0x4d364a65, 0xf6d61f62, 0xfc6ea076, 0xf1ee7918, 0x831a020c, 0x470b3a47, 0x81063594, 0x3a914bbb, + 0x4d0ed3bd, 0x997c2234, 0xb10a5941, 0x06396ff6, 0x452c43cd, 0x3db260c1, 0x7045919a, 0x3f19fabe, 0x4332b406, + 0xdbc8f0b6, 0xc45374e1, 0x732e5944, 0x11eba353, 0x1bf635d1, 0x5783398c, 0x223859ab, 0xc2f6a204, 0x9bb15c48, + 0x1edb72c1, 0xebe55f80, 0xe478b531, 0x38faba74, 0x694a621c, 0x89b905fd, 0x47d1cf48, 0xfc2ac0e7, 0xb3d7660a, + 0xc24a1c56, 0x6162e53e, 0x8f3ff2c4, 0x66cb386f, 0x78f6679d, 0x37e1635d, 0x730c56bd, 0x2af09ef5, 0xac90348b, + 0x7f9ed924, 0xa6c96486, 0xc9b1918e, 0x16b67a1c, 0x0f22accc, 0x3c4194e4, 0xc902ba6c, 0xc5bb2680, 0xbd24a046, + 0xb89a3898, 0x0ce0db63, 0xcc09b6bf, 0xbec5a310, 0x91793d12, 0x6aae0704, 0x6efb3860, 0x2c3990e9, 0x6cb5dbcc, + 0xe6fb407b, 0xeaef8c9b, 0x367b88ed, 0x307da603, 0x9d9a0bfc, 0xb81e3af8, 0x5171348b, 0xff815d02, 0x18b3ad8b, + 0x8f63c831, 0x9f0146da, 0x3255c1f3, 0x80afee3b, 0xa7f31942, 0x5bbed8d8, 0xbfb63324, 0xebb57d03, 0x4061cc96, + 0x0c70c61a, 0x3976f6ca, 0x027f848c, 0x991d3c6f, 0xbba338d4, 0x0550d59e, 0x0ff1b479, 0x47e3f8cc, 0x78f48e5b, + 0xe55231da, 0x43b1be0e, 0x3e025ee4, 0x33dcdc85, 0x55d4e1df, 0x5f1dca35, 0xf9e67681, 0x3f8ebc8a, 0x950439fa, + 0xb3a42b3d, 0x54bea603, 0xefdcede1, 0x334fdb84, 0x9cc7c29f, 0x0b2c8a85, 0x0cbdfedc, 0x387cf025, 0x74cee57d, + 0x97976455, 0xa32b8393, 0x05397ef7, 0x243f3c15, 0xd67c2f9e, 0x5a3321b5, 0x5422f010, 0xa478eca7, 0x39b98ae2, + 0x22d6629c, 0xc44e18b5, 0x0f5bc7e8, 0x2f1fa796, 0x7f8e9f72, 0xfcaa24f8, 0x928d90c1, 0x104c5560, 0xdcce3801, + 0x8dd29682, 0x7e2e6d06, 0xea1c337e, 0xbf228286, 0x8d2eed71, 0x218a32fe, 0x79ebc05d, 0x344f2e59, 0x8e52d532, + 0x0c3ea5af, 0xbd317c6a, 0x9482d509, 0x286d4e0e, 0xd9b73024, 0x632546f8, 0x47ad801a, 0xf860f60c, 0x01ad0228, + 0xfb019589, 0xb4dec453, 0x9d9d6560, 0x528fdcb0, 0x4355352b, 0x86719bbb, 0xe824cb07, 0xc4034b6b, 0x7ad32756, + 0x6979b957, 0x89087f99, 0x72c93f6b, 0x63f7ae3f, 0xd64c6816, 0x9d170a25, 0xe8ebce5c, 0xe4f732e2, 0x87721fbd, + 0x3f8bccd8, 0xdb71bbdb, 0x4024d112, 0x796e3246, 0x1626812e, 0xe43f78c9, 0x39145293, 0xb8521c29, 0x9cd0768a, + 0xfbf1128e, 0xaec6133d, 0xcc0ea4a4, 0xf26df29c, 0xfee45908, 0xe2eb7113, 0x87b5d88f, 0x2eb3dc62, 0xbc4676ca, + 0xbfc95d4f, 0x3aaf9dfb, 0xae26742f, 0xa976ef0a, 0x500e4811, 0x7d7871ec, 0x875608bf, 0x4749a3a5, 0x81ba03ab, + 0xce93ef54, 0x4952ab71, 0x7e3c7872, 0x1e4907c3, 0x0fc420c9, 0xb1f8a1e0, 0x557da8a0, 0x982c59a4, 0xcb16805d, + 0x56662dbe, 0x867b9e76, 0x2dca9e3f, 0x1162d595, 0x1185630a, 0xaa34fc75, 0xede4ceda, 0xd63417f3, 0x7c735726, + 0xbf91d6a0, 0xf3bf97d5, 0x97b89d40, 0x78318b5a, 0x947f4910, 0x75360edc, 0x1eb36af8, 0x25dfc1cf, 0xa923a964, + 0xa35e81f3, 0x66d04ffd, 0x5dba00b5, 0xd2cff4c5, 0x9b66eaa4, 0xd8831513, 0x2f66214a, 0x34acfd9f, 0x7183413d, + 0xf8f1a44e, 0x841378b3, 0xc26055e9, 0xa88c59c2, 0x68b28dff, 0x6d53184f, 0x6bcfed50, 0x17bf8ce4, 0x82a439c7, + 0xdff9a9f1, 0xa65d1f9d, 0x938fdfd0, 0x58e9e1f6, 0x99aed4a7, 0xc81fde04, 0x12cca217, 0xb4f8d9c9, 0x4e1b56db, + 0x3b49387e, 0xbe992ce6, 0xa7322192, 0x40b04d6f, 0x4ebb4795, 0x3d6eb11c, 0xa5b8aa6e, 0x982beb31, 0x71f86588, + 0xfc4e16ca, 0xb7f34185, 0xb2d94e37, 0x390482eb, 0x2d923ce8, 0xfcf68db4, 0xb48039c0, 0x6e6762f8, 0x12874935, + 0x40526ef8, 0x675c2a34, 0x0b986e62, 0xcb92a3c7, 0x69b9dcd8, 0x76776712, 0xb4a4a2ab, 0xfb52dda9, 0xa2d30a47, + 0x0aea9c1c, 0x3a9fe084, 0xb71f7858, 0x172d0fed, 0xa59f6b52, 0xe9827d63, 0x42328b0d, 0xba55f471, 0x5bbfac26, + 0x4428a223, 0x1d639d12, 0x081bc9b2, 0xbf59d535, 0x1a3df817, 0x5f4c6b32, 0x1839909e, 0xb614a5da, 0xabb55b44, + 0x207a755f, 0x2794c8df, 0x30c564ff, 0x80e522c8, 0x019d1938, 0x145e73d8, 0x74acd93a, 0xb9685203, 0xe72699d8, + 0x08b40318, 0x0232931c, 0x15af8ecb, 0x90afc5e2, 0x292194bf, 0x4c54ddcc, 0x26ee3d7b, 0x36427a05, 0x1ad9f938, + 0xd3232b0d, 0x6c047a6a, 0x429cb0ac, 0x5930eff7, 0x9902c94d, 0x8b3de51f, 0xbd36a967, 0xd57a5031, 0xdf16e13c, + 0x3312e33d, 0x75a6d6e3, 0x231dcaa8, 0x2d896be9, 0xf2132e3e, 0x7b589277, 0x2003d98b, 0x1a63d0fc, 0xbaf633ed, + 0x5319148f, 0xe3ef1f9d, 0x275b2db3, 0xb46de902, 0x38f68037, 0x3ad42665, 0xba0513b5, 0x91b2fc0e, 0x61d635ef, + 0x495585ef, 0x83aabd13, 0xc2738510, 0x8c9b0e67, 0x5ee5ab83, 0x4eb4ab57, 0x26154b70, 0xdd769980, 0x2635ce4e, + 0x3dd1d561, 0x1411c3d8, 0x76186156, 0xb09655fd, 0x84fb1e48, 0xdb872997, 0xece7782d, 0xaf8db55a, 0x828a7fa9, + 0x2b8ff56a, 0x8eb92456, 0xffc74daa, 0xcf97f18f, 0x68d1af71, 0xd51d552f, 0xbef46da1, 0x85a5b632, 0x826308ff, + 0x9d50c5a1, 0x1cd4413b, 0xd2e74b61, 0x7fbc690c, 0xfc31605f, 0xab4b6805, 0xce37d5d8, 0xc61a115e, 0x73a36c87, + 0x7689874a, 0x788a336b, 0xc1380606, 0x905949e7, 0xede4d213, 0xe5f8b813, 0xba94c08f, 0x63af9e3d, 0x180bacc8, + 0x8c541bd8, 0x6caca03d, 0x6b756deb, 0x197fa705, 0x1f104758, 0x13b9932c, 0x10246ae4, 0x3378ad60, 0xe831ed93, + 0x03590d90, 0x982388aa, 0xd6ff0e00, 0x19952581, 0x18b04b52, 0xee04de9b, 0x5de2cd78, 0x22687d06, 0xbc4da545, + 0x795300f4, 0x60eac615, 0xc2736fb4, 0xf206fa9b, 0x89ad7e06, 0x2d0a5d75, 0xffd07adb, 0x164b8a3a, 0xd03024ec, + 0xaa3442d7, 0xf8d31669, 0xfc473247, 0xc079b52f, 0xc6f7e265, 0x466cf90c, 0xb0b6d1cb, 0xaa92b790, 0x6fc03ef2, + 0xe84e0793, 0x8335c80a, 0xad45885d, 0xe5aa9ef8, 0xa3af0a20, 0x75ed64b3, 0x28c14925, 0x5b412703, 0x01e93fd4, + 0x4045f4f6, 0xd06a1207, 0xa7ed4dec, 0x33e3204d, 0x51cd8571, 0x434c1176, 0x2b736e34, 0xd0cf3935, 0x2d655891, + 0x6b45d198, 0x5062b2c4, 0xbbd29dfb, 0xcd3185a0, 0xc447db4a, 0x1396c28a, 0x9cb98966, 0xf5d2de40, 0x50ed3ad9, + 0x7f837d53, 0x5b56d459, 0x2c955a29, 0x6dab9a45, 0x34e231fd, 0x3ce8bfbd, 0x38c68409, 0x6a72b588, 0xa39552b7, + 0x69a4a826, 0x08ced9b8, 0xb3b6e6d1, 0xcf5bcb29, 0x3525f650, 0xfe10d546, 0xbae4fe6a, 0x31d5447b, 0xe545d2d3, + 0x7777f646, 0x455185a4, 0x2d7dd102, 0x0f933d6a, 0x9702a169, 0x4f80e74f, 0xd94a8e15, 0x25397453, 0x2b14d8c5, + 0x7d245741, 0x9700b488, 0x6e412a0a, 0xc3e56ba6, 0x09870c8d, 0x33174d5f, 0xea318f03, 0xe0a4fe9f, 0x49a49f2d, + 0x4f39e698, 0x5af78716, 0x0478a38b, 0x87653cda, 0x6adf1335, 0xf84e8d9f, 0x7016ebdf, 0xb515c84f, 0x0b7f7046, + 0x42a1c1ab, 0x5bd98f11, 0x64dfef12, 0x0ba72040, 0x6145648f, 0xec5b8f82, 0xe6330f08, 0xdb7700ac, 0xc4ed421f, + 0x6c74c709, 0x6b591284, 0x3939f0fc, 0xed1da7ca, 0xea39e52c, 0x11064f2a, 0xc4c77627, 0xc0d65f1e, 0xe22125e4, + 0xd763744c, 0x859efe07, 0xde219e79, 0xac239437, 0xabda9dbc, 0x1c566f88, 0xd55d5648, 0xc56e7d44, 0x8eb8f417, + 0xc9e32cdb, 0x97d06a13, 0x37e4a05e, 0xfa63a046, 0x623f5451, 0xaa5dc56d, 0x701e8b2c, 0x3cfa7146, 0xa7bcb13a, + 0x3413e7c1, 0xbac40f94, 0xef46f934, 0xe5da2aa7, 0x657a68cd, 0xe90ecb22, 0x7eb76cbe, 0xad0576ad, 0xcab555c4, + 0x361f6e95, 0xdfda539a, 0x331acbf5, 0x85799bca, 0xfd575457, 0x64702fb1, 0x22052881, 0x86ac2f3d, 0xd5f099c4, + 0xc46bd456, 0x3facf3d3, 0x04891a0a, 0x7342a8ba, 0xcbdefb41, 0x12a5ef85, 0x80cf860f, 0x09305e8e, 0xb21edf21, + 0xb0640816, 0x25441997, 0xda000f55, 0x14b7654a, 0xcc9ef28b, 0x12da70de, 0x52733527, 0x3ba0b99b, 0xcadfef5d, + 0x457bcf0a, 0x64980852, 0x2489ffa5, 0x45f53ea6, 0x33b67ac6, 0xfceb1f2b, 0x22a175c9, 0x9139f325, 0x5bc2651d, + 0xf4ba15c6, 0x5f606576, 0x0ceb8eab, 0x18c72537, 0x667e9234, 0xbbb014be, 0x339c41c9, 0x4cb2c123, 0xfde83c16, + 0xf32d0f50, 0x2f42481b, 0x17654cba, 0xf44f0974, 0x284f7c10, 0x70924737, 0x905a4c8c, 0x8f6510b8, 0x3ee48960, + 0x93dd2b1b, 0xfd8ecf4d, 0xa7498dc7, 0x249f6bfe, 0xab883af9, 0x1f1bb209, 0xd52efaa6, 0x3991d112, 0xc6c916e2, + 0xccf9b4da, 0x281bff96, 0xf89cc2f9, 0xfdb9d1dc, 0x41108a37, 0xbb08d130, 0xb9ad61d9, 0xae360db0, 0x954fc155, + 0x11df6f7e, 0x56657088, 0x7dc6d4de, 0x528d40c8, 0x1e0b672f, 0xe991e967, 0xd6927345, 0xf230d0a1, 0xee6e2668, + 0x30203566, 0xf668242e, 0x5f5561fa, 0x877a602f, 0x921d279d, 0x28301207, 0xfd06c31d, 0xc5c842d7, 0x4f4239a7, + 0x26ba5839, 0xf4a2ee2b, 0x7c36a639, 0x048ccf6d, 0x00ad4d3e, 0x958a7f25, 0xdd989915, 0x1a0be2e6, 0x2c810791, + 0xf48ceba2, 0x32a48243, 0x7c128b4b, 0x288416dc, 0x7d6cc25a, 0x57f8af06, 0x0bcd1a90, 0x534b3005, 0x1b6d43ed, + 0xb5871c4c, 0xe06bfca9, 0x8a96d2ff, 0x32957551, 0xfa86db14, 0xcdcbb758, 0xc7829d05, 0xd0ad3735, 0x25997a8f, + 0x030dbf19, 0x40649710, 0xa39aa1c2, 0xbefae9f9, 0xb0c2fff8, 0xf71bd68c, 0x112ebe77, 0xed62b6cd, 0x9125eefd, + 0x986e97b5, 0x661b84b8, 0x787e8afa, 0x7e8175f0, 0x0e515f5d, 0x92d9f0ea, 0x57554bda, 0xfed1b483, 0x6e20b01f, + 0xf70005af, 0x791f2a60, 0xc8f70519, 0xf5e971bf, 0x255b79ee, 0x5a8c1fe2, 0xcc0aab2b, 0xd50cc617, 0xd252fe78, + 0x3907a127, 0xcf02fc96, 0x9dd562b1, 0x90695f7a, 0x7290b1fb, 0xd6e95bc5, 0xd937ac19, 0x65cb9cb7, 0x71f70736, + 0x5ca3eedd, 0x3036cdc3, 0x6bd1d8ab, 0x956ce9d6, 0x11e7e0f7, 0xfbd898e4, 0x26f517e9, 0xd00e5f0b, 0x44687975, + 0x7adc286f, 0x008ac7f7, 0x10b38b28, 0xe42d3d65, 0xd0c5654b, 0x1e59aac3, 0xfa997730, 0x287c099e, 0xc9745d06, + 0x7dc44bd0, 0x7695553d, 0x1ef56935, 0x025e8ea1, 0x8c116111, 0x646cd414, 0x67a6915f, 0xc26bb997, 0x0e16251c, + 0x00e3a37d, 0x557ffec7, 0xaa2c7696, 0x42e671fb, 0x3c612a57, 0xc3942b79, 0xf267e216, 0xb92842fb, 0x4281d621, + 0x52f86cc5, 0x3f6a53de, 0xbd5118ff, 0xeed332a2, 0xafcb29aa, 0x36776c3d, 0x1dc973dc, 0xfa23af80, 0x5bca524c, + 0xb311d1fa, 0xd4fdce65, 0x3ae26c7c, 0x4111dbb4, 0x2a482468, 0xe5ea0088, 0x49a971dc, 0x83b51b07, 0x3d62b738, + 0xfbe9200a, 0xaf615c27, 0x26143d66, 0x56ce0d28, 0x2adbeb99, 0x2ceab7d5, 0x8a5c5c1d, 0x1297858a, 0x838060e8, + 0xfc9a84bd, 0xf77cb53e, 0x02d8311c, 0x5431fc13, 0x07653a0e, 0x0f0a0abf, 0xe8fe6491, 0x28bfffaf, 0x353b67ac, + 0x1096adc4, 0x5152f27d, 0xa5742c11, 0x7e03d82a, 0xcb6fb5c9, 0x39e8a994, 0xea61e37b, 0x972f5cbe, 0x27e065ca, + 0xbfb4e825, 0x3b46ca6f, 0x99d26576, 0x0df51e7d, 0x5cc9c893, 0xb3e652e7, 0x0998f9be, 0xf602f41a, 0x53d74e1b, + 0x865952b4, 0xd2aa0d37, 0x4beb5e77, 0x8ba6f12c, 0xe5d722ee, 0xbb3f788e, 0x7dd1d6c3, 0x600782d8, 0x4f4159e1, + 0xd0fa8a1c, 0x0758ab0a, 0xc7c6f689, 0xa9cd78c4, 0xa7ec4f51, 0xfba9ccbc, 0x76ed911e, 0x315aad78, 0xbd3aa414, + 0xefbcf5e7, 0x4ba5354c, 0xd676271b, 0x56bebbe5, 0x8c197625, 0x609784b9, 0xbd933980, 0xa3100d26, 0x361d0de3, + 0xfa2ffb71, 0x235c5a58, 0x76ba2f7c, 0xaf3c95c3, 0xa26869d4, 0x66b26c41, 0x00a537ef, 0xef7a9087, 0x48e47ffd, + 0xd023d976, 0x198f658e, 0xb25fe94f, 0xde079458, 0xc6a0b45f, 0x290a2d40, 0xe8986ed3, 0x575696ec, 0x9f6ad13f, + 0x667982d4, 0x1060b6ad, 0x53cc6708, 0xb61f058d, 0x27092503, 0x6dd18db4, 0x310a2c6f, 0x4619ceb2, 0xc5fb1497, + 0x11f4782c, 0xad8c416a, 0x36418ffb, 0x03545316, 0x74a69f2e, 0xe32837f7, 0xa94cee9d, 0xbb3d43bc, 0x92475b19, + 0xa920490a, 0x0c3d8c19, 0x11e16c1a, 0x652aeb6f, 0x7c0abea2, 0x970fe835, 0x130ee830, 0x19c8ed16, 0xd6935e03, + 0xe8e98ba0, 0xada40309, 0xcab6b853, 0xf476542f, 0xdcc765a3, 0xba05cdca, 0x1f6ed42a, 0x6c82a841, 0xe9935541, + 0xcf80b83f, 0x7919b426, 0x49b7b80e, 0x8415488e, 0xe7b85de6, 0xb669f3f9, 0x3127cbec, 0xb9073778, 0x1de1bab3, + 0x49d1f950, 0x601eeb43, 0x42071238, 0x63122409, 0x3619c39b, 0xa6a0a9c6, 0x168ab88a, 0x5c3ae927, 0x8ecb0e89, + 0x1d3fea4f, 0x4f8bbdcc, 0xc35b71cd, 0x37b72b9c, 0x0d85bbd0, 0x98a4562b, 0xdd0f4ac1, 0xf44d3cd6, 0x703ba97e, + 0x78b9b089, 0xef7515e1, 0x11b72731, 0x0cb7a29a, 0xb3cf8de9, 0x6c319458, 0xe945e25e, 0x4653a61c, 0xc326864e, + 0x3ef3212b, 0xd77fae6d, 0x8dced78d, 0x19b58bdd, 0x37406e28, 0xec7ccc81, 0x6f9e346a, 0xdb3da220, 0xa666e1d7, + 0x94986d4e, 0x4691b617, 0xd7caec67, 0x1c8c589a, 0xe74d70d6, 0xe5c6cc98, 0x1186258b, 0x6f879e30, 0xeedf127d, + 0x1dd20d76, 0xcf620062, 0x77719cd4, 0x0e478d9b, 0xafc4bd1a, 0xeb639051, 0x62d8c0ff, 0x4bd68c0b, 0x14859d3d, + 0x188626cf, 0xc0528085, 0xabb4570e, 0xc91b345d, 0xbea82b8a, 0xcf6748ec, 0xd140f069, 0x34dd119e, 0x60531677, + 0x33b9c1fa, 0x401638d8, 0x74a180e3, 0x030469a7, 0x659a3de1, 0x86a7fa22, 0x05edbe75, 0x82d040f4, 0x2a0a9ffb, + 0x15f53c7b, 0x193a153e, 0x88b13038, 0x328162cc, 0xcc1f0d59, 0xce7b96e1, 0xe9612c30, 0xbaab9eda, 0x55d29465, + 0x365ab4e3, 0x48bda65c, 0x251143c3, 0xe1926470, 0x57d0928c, 0x7abe1346, 0xfb551a8c, 0x60de4a07, 0xc0daaaa9, + 0x6c0b3a5e, 0xa2e65319, 0x4f69a1a1, 0x6b2f173e, 0x751ad062, 0xe1da065a, 0x293ee461, 0x957e3378, 0x39e3f531, + 0x86773285, 0xebe8227f, 0x653f4cd7, 0x5f9c8975, 0x6b705657, 0x5fd86eca, 0x66508214, 0xdef60ee4, 0xa1b5fdca, + 0xd31776c6, 0x819b4fc2, 0x5921cef4, 0x9c7e31b7, 0x944b4ee0, 0x7b136001, 0xba2b0929, 0x84554928, 0x713afc75, + 0xf18327ce, 0xef3ba7c5, 0x7df9e305, 0x3fdbd0bd, 0x930d70f6, 0xdc4ef836, 0x88ae0728, 0x91ccca4c, 0x34aff844, + 0x65f25af3, 0x893643e5, 0x9dbbfd41, 0xbbc42bd6, 0x19ec8f6d, 0xf7424770, 0x882cd85a, 0x019ceffe, 0x6055a40e, + 0x2326e260, 0x2b29199b, 0xbc8f52f3, 0xef4a62f2, 0x8cf442a2, 0x2c78d4d7, 0xe61a3c51, 0xc10ec47a, 0x0074b329, + 0x28420cba, 0xf4743dea, 0x9e60858a, 0x7f948826, 0xe58919a4, 0xb9b2f1e4, 0x0853a67b, 0x7e69a03d, 0x95e419aa, + 0x7e16cae5, 0x7364e7f9, 0x0705a929, 0xb2f6ed86, 0x57a0be58, 0xa0f99893, 0xa007fa5d, 0xeeed039b, 0x1246ebe3, + 0x9e779734, 0x97893ad3, 0xf5b01791, 0x15f4eb3e, 0xd1a48d99, 0x58b0f961, 0xba6c6b16, 0x72af476e, 0xcdca40e5, + 0x8add3642, 0x26981672, 0x1619abb9, 0xb3a6a248, 0xc4fb13ab, 0x888ddb58, 0x9dca96bc, 0xb496cc42, 0x0015df8d, + 0xf2029fea, 0xdfea5fea, 0x6cdf2252, 0xac67deb1, 0x46484a89, 0x4542c357, 0xb1e06bc0, 0x91ee558d, 0x998dd7b3, + 0x7f18a4b7, 0xe618f09c, 0x8e80ce63, 0xfbf1f40d, 0xd3a6739b, 0xa4f1022d, 0x5ddb4a64, 0x9b3e49a4, 0x3cd1d79d, + 0xebc4a2fe, 0x423769d7, 0x45cb668b, 0x6396ad12, 0xf5aa4771, 0xae733a74, 0xa8fa338b, 0x490cb92c, 0x5c8901eb, + 0x28f525e1, 0x6a2f6ef9, 0x3b68fbae, 0xe620fc4a, 0x03461f14, 0x49aead09, 0x92fed876, 0x0837b5ee, 0x281a3373, + 0x45d48e93, 0x0628744d, 0x96aeca44, 0x49215cd6, 0x561d3535, 0x7c4077bb, 0xc95846a7, 0xfe37bf62, 0x1919dd81, + 0xd6472b16, 0xd9fe6086, 0x8f972eb9, 0xc6305de8, 0x3fa046d8, 0xabe9cc56, 0x2c13530d, 0xcc9daba7, 0xf940c35a, + 0xa7051bb6, 0xf2dfbd3b, 0x5ee69a4d, 0xdd86f4f8, 0x8425f169, 0x07a2d73a, 0x2906dc6d, 0x570604cf, 0x4826673d, + 0x5c0a6f33, 0x69ebd92f, 0x51030af2, 0x6b7523f5, 0x3958bef7, 0xf1b2d0fb, 0x5aaf8146, 0xd551bf2f, 0x72fdd895, + 0xf4b538eb, 0x143c5f9a, 0x3d3b25e5, 0xf722e3e4, 0x38f0ab17, 0xdbab7a62, 0x6ba81927, 0x8a5a4f28, 0xda987c4d, + 0xa4ecce65, 0x3ed8ddcb, 0x234c5e1e, 0x503ca5ee, 0xfeeb61b3, 0xf89ce25f, 0x9d11a11b, 0x42973c84, 0xbcdd56f2, + 0x7b79e2df, 0x923594b0, 0x65e5fd4c, 0x94d2be85, 0xeeadd23b, 0xbbcc0f9b, 0x0f78390b, 0x4e7a548e, 0xa3c8d489, + 0xd7d336d4, 0x23a21948, 0x8c96787a, 0x24a2eed4, 0xeb55ba3d, 0xb8b1f7a8, 0x5d0f9606, 0x57b21bf2, 0x043e0d13, + 0xeecbf2cb, 0x16ab95f1, 0x088cde5f, 0x41e67e5f, 0x49a63cfe, 0x0d5ef42a, 0xd30d10ff, 0xf0e22431, 0x8b59082b, + 0x72d14bca, 0xb87945b8, 0xe7feb044, 0x5bf6676f, 0x31f3b78e, 0x867e9508, 0x445e667a, 0x6e8b24a4, 0xc0ca8426, + 0x5a9d1b84, 0x0d77dc57, 0x5a9d8d96, 0xb29dd5dc, 0xbbf53242, 0xc8800d78, 0xa6f26a2c, 0x4788b336, 0xd517874f, + 0xc1f3c92b, 0x49833672, 0x8b8f9eb6, 0x26c81964, 0x1ef5be19, 0x12d2956f, 0x08f6beef, 0x980fb2f5, 0x6b23d862, + 0xb6489dc2, 0x40988eff, 0x58614d27, 0x59abfec1, 0x44b7b501, 0x3bdea544, 0x59e86932, 0xa7ea0c2f, 0x5865c8bf, + 0x43041641, 0x4caaafca, 0x64f61d65, 0x4b6ce642, 0xb5c8f005, 0x25d795cc, 0xe6427398, 0x59522c78, 0xd4a9245c, + 0x44ec2de2, 0x35a0442f, 0x7b904b7e, 0x1819d5c8, 0x14af01f7, 0x40876481, 0x2b5384f9, 0x2b996de1, 0x49b6208b, + 0xc4fea056, 0x9922a8b4, 0x0372cb96, 0xcf26c612, 0x136fc51e, 0x5349ba25, 0x4637cb73, 0x61744343, 0x4f6c56e1, + 0xa03d543a, 0x0015510c, 0x3cf99404, 0xb0890fe1, 0xa2efcb5e, 0xfc35fe07, 0x34064467, 0x48e67fe4, 0xa873aff0, + 0xd8002f75, 0x6678f9fe, 0x2ee135cf, 0xab9a7831, 0xbe4a5f64, 0xad1467b3, 0xa9b13e47, 0x267c9130, 0xec8692f0, + 0x39678136, 0x4bfa8fd3, 0x0319f3a4, 0xc62d2f8a, 0xa0979fce, 0x4a2b0bbc, 0x2e17cd55, 0x04a1df99, 0x730808a3, + 0x6132fc95, 0x2c39535e, 0x306c17c5, 0x92ea8014, 0x794530fc, 0x1966378f, 0xc2340ec7, 0x3a1ead56, 0x89362fcf, + 0x0cf21073, 0x51695acd, 0x641c57c4, 0x917089dc, 0x33aa5d56, 0xeec75f77, 0x4fea2e83, 0xf7cd49f5, 0x47a7ab69, + 0xc6f98ace, 0x0ee748a8, 0xe5d4dfd0, 0x07f17410, 0xc6a55a22, 0x32622dd5, 0x7dcc6028, 0x84108cd9, 0x9f719bdf, + 0xb72a63b6, 0xab9c8cbc, 0x96937897, 0x3d8bf04a, 0x605322b9, 0xbcf70b6c, 0xebee0446, 0x059568ae, 0x7beb344b, + 0x02938592, 0x075373f1, 0x9bd25b54, 0x16955153, 0x319d1207, 0xe6f99101, 0x125632fe, 0x278ac28c, 0x985ad554, + 0x50f87923, 0x55858abf, 0x8c5c5433, 0xd488444d, 0xe122a73f, 0xf4864d4f, 0xe7843bcd, 0xfc4c04e1, 0x8e316f01, + 0x713561ab, 0x0e5023a0, 0xa9eed41f, 0xd893b700, 0xbcb0dcc3, 0xb94bb47f, 0xa9f5d7c3, 0x2136c26a, 0x590ebb38, + 0x9917e994, 0xc3e4556b, 0x4ab41e4b, 0x34b7a3a5, 0x923b0ade, 0x6c57c831, 0xa0cb271d, 0x0d4dd825, 0xb252462e, + 0x38588116, 0x3a1e9ef6, 0xed1aace9, 0x3a365c5a, 0xc1b52450, 0x7c01e425, 0x4f86d797, 0x32aa7dab, 0xe5f49a97, + 0x305ed027, 0xb352adf0, 0xd4d4c58c, 0x6b8dd683, 0x1ef564ef, 0xf85d5656, 0x5912703e, 0x7ee3b7bd, 0xcfa0b227, + 0x9758dd3c, 0x95ae08ad, 0x1c99637a, 0x60b4c1d7, 0x9e05ad4c, 0xb830b773, 0xe8cb577f, 0xeb700aa4, 0xa7ce95fa, + 0x919b3ac9, 0x7027f751, 0xc7279a0e, 0x116d0873, 0x87e89714, 0xc0ce4125, 0xd066a1c7, 0x806c5edf, 0x7b9e63d1, + 0x0f808528, 0x2bd176bd, 0xf410b805, 0xcb8aae6d, 0x522be2f6, 0xe22c2a24, 0x75ff49a1, 0x6b1ec1bf, 0xfa87d2f0, + 0x9a8a0bd6, 0x0fba9761, 0xba42201d, 0xbc4ccf54, 0x750a563d, 0xde919116, 0x686f3dbc, 0x1259b659, 0xc3857ab5, + 0xce9f6fa9, 0xc82cbf41, 0xb466c079, 0x0980c9c3, 0xcc5c9eb6, 0xe0af7b80, 0xb0e36d4e, 0x1fc2f00a, 0x5f294fe5, + 0x813537e7, 0x0cf1e3b1, 0x66d2f119, 0xd40d9172, 0x5522d123, 0x21f3b62c, 0xa41965b6, 0x77f61130, 0x6f67a8b5, + 0xc4c58fef, 0xb9119aba, 0x1c2fbe2c, 0xc9910c0d, 0xacc1a127, 0x54cfcdda, 0x3b9e70d6, 0x75d62c95, 0xec42d7d3, + 0x7172647b, 0x491e5603, 0xfb0e911f, 0x37c707e7, 0xb8d9a76d, 0x662d9092, 0x58dbca1e, 0x5b262d17, 0xbd9ac9d9, + 0x634b2a06, 0x421b108c, 0xe5e7ff6c, 0x4f8564ee, 0xbfd6d17a, 0x26c9e397, 0xbe0b6e2d, 0x09853310, 0x71bba4d9, + 0x12ef3086, 0x98208dde, 0xc232451a, 0x647496ed, 0x1381c00b, 0x8f1c75a1, 0x1885f2f3, 0x353c91ca, 0x5467aeb8, + 0xf14af1f2, 0x26a96f79, 0xbca40aee, 0xcba116d1, 0xff27a4cc, 0x3508cf15, 0xe72f4725, 0x35dfbcde, 0x91567aaa, + 0xeb4c6c43, 0x9c3ec029, 0x518a4691, 0x423ae11c, 0xf22551ec, 0x033df2f2, 0x7e32c5cd, 0xdf549230, 0x6ac1b943, + 0xcd480ee5, 0x661149e6, 0x6fb8719a, 0x2cb3eee9, 0x317d0387, 0x56910b58, 0xdb052d90, 0x8a8a7b84, 0x44180d75, + 0x44d6cec0, 0xf48e40a5, 0xb5491e25, 0x5b9c2fd4, 0xe2d3a585, 0x653f14c8, 0x1cae9b5b, 0x791a5313, 0xf82dd221, + 0x232e0da7, 0x2de6e9c8, 0x4462526e, 0x5b0004f5, 0x91bc8a7d, 0xac1df247, 0xff49be34, 0x0c816264, 0xb741ce24, + 0x33890b2b, 0x8c28739c, 0x72bdd4e2, 0x0ebac520, 0x74eaf046, 0xf3ec10c7, 0xcb5abb97, 0x10cb851f, 0x16ac9831, + 0xcdc51b32, 0x9cf91827, 0x047e3670, 0x899df828, 0x1c87e054, 0x0cbc8f5d, 0xe0beba9e, 0x7ddfb5cc, 0x9295f370, + 0x2ff63483, 0xe3590804, 0x303954a3, 0x915f3799, 0xbda13bcc, 0x20c7c21b, 0xeda34088, 0x18020d32, 0x010d1c7b, + 0xf4dce099, 0x976506d1, 0x5c303e9d, 0x4faf63f8, 0xeb8be096, 0xc9f2068a, 0x615730f7, 0xbb9de7cb, 0x80cca466, + 0xe3f307d5, 0x0d01cf71, 0x77aad343, 0xb81b65fb, 0x420b0fce, 0xa01321c0, 0x7989d379, 0x2a6f8797, 0xda2cb9a3, + 0x2ecc83cd, 0xd616ae34, 0x154deb40, 0xc7477309, 0x3f15507a, 0x21e75547, 0x3e30b629, 0x42be8e9c, 0xf605aad9, + 0xc8cbb8e6, 0xf15801a5, 0x7c3ce527, 0x33fd70be, 0xf6d81373, 0xf564acc9, 0x6fd2c231, 0xa7d61b83, 0xdbeae1cd, + 0x9a029f35, 0xb3f3c23c, 0xd686beb4, 0xe34ab9c8, 0x2103c949, 0xb99184cf, 0xaf7cfa5c, 0x5ba00a72, 0x04c5fcd8, + 0xe8ca75f5, 0xfd54fb9f, 0xcd6fe7cd, 0x874543d3, 0x82e55daa, 0x7f8e27c6, 0x69782a77, 0xefbf57a3, 0x1ee48651, + 0x0e82e8f0, 0x92ef6f17, 0x3455330f, 0x4d3e90da, 0x1f7fc702, 0x5386d0d6, 0x9482d69f, 0x73392806, 0x0079346f, + 0x92891d28, 0x1827e1e7, 0x48bd224a, 0x9afee970, 0x5e0b92fe, 0xf4436c7e, 0x777f8928, 0x584d7202, 0x6d2519ad, + 0x5eb51155, 0x0affe539, 0x5f9596ee, 0xc4dfb745, 0xa95096da, 0x33042dd2, 0x01035b70, 0xc696ac29, 0xd41ea551, + 0x0015aa7b, 0x6d0ab922, 0x711e24f8, 0xfd796df7, 0xb4fd66e3, 0x75e9a995, 0x0318fc11, 0x950917b0, 0x9a22ea5c, + 0x850cfb95, 0x8aaae5b9, 0x9a50eb0a, 0xb313d968, 0x208a8036, 0x1c177530, 0x2c824941, 0x62f43803, 0xdf47cf10, + 0x7ccac769, 0x03760806, 0xd9a1ef63, 0xebf1e166, 0x1df3d5f6, 0x7522d0b4, 0x4a071a08, 0xe16256ee, 0x8eed924c, + 0x760d60a7, 0xebf2e9e2, 0x8091c61d, 0x48fc7967, 0x5b901999, 0xb6dc1456, 0x8c5d3ba7, 0xc830cafb, 0xcca7a564, + 0xdc307ef8, 0xe8980f3d, 0x2f685ddf, 0x62f851bd, 0x2b5171d7, 0x681b6f24, 0xaa806b26, 0xb926693a, 0x19e59528, + 0x18f35a54, 0xe91096ed, 0xa55ac01c, 0x62cd7fc4, 0x01649cde, 0x6efcda78, 0x1be82cfa, 0x0ea912ce, 0x47f17350, + 0xf8dac248, 0x70c5d10b, 0x1b1116dc, 0x3ce00883, 0xac7bd519, 0x22e9aa26, 0xd454c574, 0x7690bdec, 0xf4a15d6d, + 0xa5ae5d74, 0x069e1b93, 0x45b2b296, 0xfad008b0, 0xb2ba99dd, 0x04abf88b, 0x4515b8a8, 0x6f02609c, 0xbd576c0e, + 0x31080bd2, 0xd911d08f, 0xee4d0a87, 0x807f122a, 0x98e8a670, 0xf1a7655b, 0xa6f1405f, 0x4c1976d3, 0xaf928e10, + 0xdff2e8a7, 0x941f22e0, 0x1e4ca80b, 0x4b4b5315, 0xde978465, 0x8f8a2897, 0x3bff1961, 0x398a6a86, 0xf8e375e1, + 0x7e88c4f4, 0x6af87660, 0x6d45e033, 0x40eb6472, 0x04226e88, 0xd4452791, 0xe2576b3e, 0xc60a1251, 0xa90a237a, + 0xb6100fc2, 0xdf996a31, 0x740c3767, 0xa4aca925, 0x6bb881b9, 0xa47d431c, 0x47bc0d82, 0x6e715d50, 0x5762325b, + 0x91f50daf, 0x3a6bdbfe, 0xef5e5140, 0xd010a222, 0xe8eee893, 0xf56ecff8, 0xa2ef9f5a, 0xfd597d6c, 0xddec7070, + 0x4b88ef88, 0xd550b145, 0x539b184e, 0xf505b0e3, 0x8f079372, 0x183c8bee, 0xcd53dbf3, 0x9f9ebe3b, 0x10585ac4, + 0xb11af1fa, 0xfe974bd8, 0x265069f1, 0x70c53e24, 0x8489f896, 0x8386e5d0, 0x2f3fb192, 0xcb3ef6ba, 0xdaeb3e03, + 0x7fd112b0, 0xcad959f4, 0x8f894079, 0x5e03c223, 0xfdab85e9, 0x5b173708, 0xa3fc6b8c, 0xccf3a3a6, 0x7e858cb0, + 0xbe98ef92, 0x5c0c4432, 0x3dc193fe, 0x2614ffdd, 0x9d603b5a, 0xc3c60d71, 0x24ad3867, 0x44600c84, 0x3e733ce9, + 0xfa5e405d, 0x148b4da1, 0x99a8f82e, 0x912c3d8b, 0x4a142082, 0xfeb219fd, 0xc42e2013, 0x16d7eb59, 0x9edad04c, + 0x955c16d2, 0xf86c2442, 0xe0bc483c, 0x950a19f8, 0xdf4d0de7, 0x9caa583f, 0x7603030d, 0x29870653, 0x31de0d9f, + 0x2e657552, 0x0310a69d, 0x1ce544ad, 0x55e50d71, 0xbd5d67b7, 0x7a838e94, 0x4a2b84fe, 0xecf12823, 0x92cef26f, + 0x39bcfc25, 0xe18a6da2, 0x7a11ada4, 0x239a7b0f, 0x2034631c, 0x751e4577, 0x7c014d08, 0x0bffa789, 0xe3741578, + 0x3c8cb5f1, 0xf7d3e725, 0xde72b03a, 0x73136b92, 0xcc4980c5, 0x009c7ea5, 0x786b8b2e, 0xdd035b63, 0xd9905f10, + 0x6c4d8a3c, 0x9fba2d84, 0xdb81d272, 0xe3e164ce, 0xdec85391, 0xb50dd572, 0x36259e97, 0x634555e7, 0xaa1bdb39, + 0x0db01bd3, 0xfe18ea36, 0x32c2cd90, 0x107af768, 0x32e2aefa, 0xf8d6860b, 0xc55a6ad7, 0x467ba9f0, 0xe19c5224, + 0x418bd445, 0x3111bd7d, 0xa55a3f62, 0x4a58405d, 0x8196c495, 0x41aff8b8, 0x0f361af2, 0xc08cb3c0, 0x0e68fa29, + 0xfe4629d9, 0x53ce2e77, 0x857351ea, 0x2b39b68b, 0xa1bee650, 0x45dcbf67, 0xc22b524c, 0xc7b5679a, 0xd6362893, + 0xf752d3db, 0x59e2c6d2, 0xbc698869, 0x13e65375, 0x456dc7ab, 0xcdea44d0, 0x4f347f2e, 0x6ba1056a, 0x4ece8093, + 0x4200ea92, 0xe936dbb9, 0xd91c3699, 0xb203eb0d, 0xa5721940, 0xe42a6cbe, 0x6cce82fb, 0x728e5eaa, 0x74bf52a2, + 0xd5ae8d02, 0xf40a7950, 0x883ad074, 0x2f04717d, 0x4faf1338, 0x2034e5cf, 0x328d998a, 0x8723f6b6, 0xd1b218cf, + 0x99369b1b, 0x2605f1c3, 0x360fe202, 0x81b36979, 0xca83ebeb, 0xadef7509, 0x2eb1c9ad, 0xb4792409, 0x67cb253c, + 0x0935bd09, 0x719143ab, 0x7b65dcc3, 0xe1f03e4c, 0xca0cce47, 0x5df6e3f4, 0x257bc972, 0x07937504, 0x93704703, + 0xd9e0c15d, 0x852d7798, 0x3026606e, 0xf1b90771, 0x572671e9, 0xd4fde61a, 0x6e12ceab, 0x00a14edb, 0xc35b802a, + 0xa37964fe, 0xfd919832, 0x096c80e4, 0x7cee101d, 0x4b32a657, 0xfa7f89e4, 0xb96f3941, 0x6a44f6e0, 0x0366771a, + 0x43531956, 0x46403c7c, 0x6e946a2d, 0xad53c5c2, 0x7ff0eeac, 0xeb06abe2, 0x30abc618, 0x84534723, 0x9db05fe8, + 0x62a62389, 0xf942860f, 0xa24f3211, 0xa3f2f018, 0xc3bd041c, 0xede9f4bd, 0xb0279f88, 0x4edd9162, 0x120a02eb, + 0x2db50447, 0x5846a35b, 0x52fc0813, 0x403dc372, 0xf9c906e1, 0xc78a51be, 0x281e07c3, 0x6093a16d, 0x9ea6e24d, + 0xdd3c0690, 0x6859c1df, 0x85663397, 0x523314b4, 0xb79769e3, 0x50e0a799, 0xc81e4e2b, 0xf43b80bf, 0x59eba338, + 0x8a94f6dd, 0xbacd59e7, 0x15fe94fe, 0x08edb7f3, 0x948401b0, 0xc5228032, 0xd723def3, 0x65602743, 0x5b161601, + 0x9d2dfe87, 0xb1af33ed, 0xf1217352, 0x744bc004, 0xc08cd16f, 0x9be07c22, 0xbeb6f9ff, 0x9684adff, 0x0054af49, + 0x73ac12e7, 0x54079618, 0x3d9e6848, 0x3f4bd6a7, 0x063ec26e, 0x95b616aa, 0x54493418, 0x5131aaa3, 0x9e995ab9, + 0xedc6a8e8, 0x7c512848, 0xa018da3a, 0xe7786ac9, 0xb8e22b03, 0x546f2173, 0x46a608c9, 0xf565dd67, 0x486fd760, + 0xff325600, 0x7afd002a, 0x7bbec91d, 0xa867a78e, 0x03eb79eb, 0xd943e544, 0x0ec8f7d2, 0x42f88f9c, 0x4c5bfdd7, + 0x807f82b7, 0x56963a29, 0xdcfc3d03, 0xaab84f2e, 0xbe634431, 0x8621c14a, 0xe6aa66e9, 0xcef8b773, 0x46393798, + 0x232c629f, 0xca0faaad, 0xbf1680d6, 0xdc1fe1ae, 0xf823e674, 0x4de1f7c6, 0x7fcf7c72, 0xd00042e6, 0xff626944, + 0x88a0f76c, 0x71d28276, 0xc3dde86c, 0xd20b306e, 0x497d4b6d, 0x3c935219, 0x401bf629, 0xfeabadb1, 0x7d000078, + 0x3a8bcadb, 0xa84aac5a, 0xf0d77f0f, 0xc070e843, 0x5d278ab5, 0x793c5e85, 0x4ee2a493, 0x9a1ac31e, 0x0c3de9ae, + 0x1a6cd8f0, 0x9c4b2855, 0x779b5842, 0xd572fcb5, 0x605e1ae2, 0x1dae17b2, 0x7fe50d5c, 0x4f4b96b6, 0x957fec94, + 0xf0ac6216, 0x68af7ccb, 0x2bc1d950, 0xc01b2743, 0x4dabc3fe, 0xce7a0824, 0x984127e5, 0xfeec5ed8, 0x363b1a8d, + 0x3fe08f94, 0xd385fe9e, 0x9dea30b6, 0xec786f5b, 0x7169a661, 0x86140d6b, 0x248303e7, 0x07196cdf, 0xbdd42ad9, + 0x8f3e3194, 0x6d094d00, 0xb8f85017, 0xa7eae299, 0x8626ec31, 0x2828a401, 0x3b7f5a6c, 0x2ff59efa, 0xfa1ff67f, + 0x1fd2b67e, 0x4e355bfc, 0xac18f89b, 0xf2d4b043, 0x96eb6ff1, 0xf419a2a9, 0xceaf86e4, 0xf76dbd01, 0xcc4b18d6, + 0xa5ffd6c5, 0x88a622bb, 0x98fc75d6, 0x5d8624d6, 0x76053798, 0xb3010aab, 0x3caf985e, 0xfc11aad4, 0xb1ba8822, + 0xb5bc3916, 0xfacdd3b0, 0x3c4abb73, 0x0bd6ff71, 0x8a303f2e, 0x536f0884, 0x438c49fc, 0xb306f53c, 0x3023c96b, + 0x30de2022, 0x2eb21eac, 0x7c8b7d87, 0x20c66258, 0xb59db5ac, 0x9e0b493d, 0xcdc91a4b, 0x2b3461a9, 0x94857681, + 0x26bbae49, 0x2d16811f, 0x0dbfe200, 0x0876752c, 0xa30d1871, 0x90773ce7, 0x31d02ba4, 0xd1ddb8e0, 0x66e7c6e0, + 0xc5f4ac88, 0x89fdf5ad, 0xcee1b5e1, 0x7a9770d6, 0x82a94fba, 0xdc1f8350, 0x15d0c74f, 0x984c25c0, 0x16fd190d, + 0xd64d4ef2, 0xad068826, 0xced26c1d, 0x4e5f8e1e, 0x533d95fc, 0x26290c62, 0x91ceaaaf, 0x79a81e94, 0xcd3cc746, + 0x63277259, 0xea0a8c0b, 0xb9c32de9, 0xebe1001f, 0x99eb6385, 0x05abaa01, 0xd1d1e4bb, 0x281655b1, 0x40380c01, + 0x4064219a, 0x47794198, 0x2c927663, 0x77fd0b92, 0x8c2aacfc, 0x7931f590, 0x85dabb7c, 0x7057c137, 0x2f73a1bf, + 0xd9359138, 0x1281249b, 0x91575db4, 0xd8b71ebc, 0xc2d8a818, 0x1f249f05, 0xd9454c3f, 0x9d374f56, 0xa241a518, + 0xeb26b027, 0x15594b0c, 0xa9b8822c, 0x984d97fa, 0xfdcc2086, 0xc6c97fb1, 0xe72f6efd, 0x2a5c8855, 0xdfffecd5, + 0x1cca1864, 0x0c0b140d, 0x91017c4a, 0xb81b105c, 0xf9da6af1, 0xc5c6051d, 0xe11ad958, 0x419cb5ee, 0xfe5cb5f0, + 0xc637fcf1, 0x187b4210, 0x3d33b093, 0x97efae64, 0x08ab39b0, 0x372f67c5, 0x2dda878a, 0x09bed096, 0x4176edee, + 0xda227f69, 0x1a03e7a7, 0xab7ab077, 0xcb60b5aa, 0xe91a8938, 0xba3ccb7f, 0xa713bebe, 0xdd0cb12a, 0x1a111bc0, + 0xba90bf26, 0x7d7516a1, 0x7de30208, 0x5a20212d, 0x8fba8ef5, 0x5296d0dd, 0x92b1865b, 0xcb43f24d, 0x039d6757, + 0x9a149bfd, 0xce6475f0, 0xbee6dec2, 0x9440a8bb, 0x89de870a, 0x40b2fc22, 0xfb3d0c31, 0xe6ff3463, 0x478bfcaf, + 0x94bf8229, 0x12fd0f2e, 0xe106c393, 0x7090115e, 0x7dafc041, 0x2a893a9f, 0xd1ca60a0, 0xc1f79acc, 0xfb0acdf2, + 0x0cf939aa, 0xc35a62fd, 0xceaaa2df, 0x16550161, 0x79abdec6, 0xc5acddb6, 0x49cd381b, 0xe1dda68a, 0x2eb54da5, + 0xd4377147, 0xdd9a4d69, 0x18d9be41, 0x2dfcdd5f, 0x3515043e, 0x4a1342d6, 0xa1a22f3d, 0x6ba65587, 0xf29f7a3e, + 0xa177010f, 0xdb195154, 0xaaa8f167, 0xe3b1fc98, 0x863b8a24, 0x74ad13ba, 0xa66b4dad, 0xa10fc761, 0x63251ad2, + 0x553adc72, 0x4f8f3b3a, 0x1bb337be, 0x59e2e0f8, 0x4e1bb95b, 0xab3b0459, 0xc29d483d, 0x0efcb27c, 0x61817f6a, + 0xd5b152fd, 0xb844b204, 0x1e7ee5fb, 0xdaf28ddc, 0xa0e2d6ff, 0xbd3f3084, 0xd63111ee, 0x8993a9cc, 0xb4c529fa, + 0xfe37a407, 0xf2014141, 0xec952a70, 0x45acd70c, 0x4595ff33, 0xa77155c2, 0x0b0b1fb3, 0x15a5913e, 0xa84c3727, + 0xd0769395, 0x08291928, 0x3b4a81df, 0x2babc085, 0x3535681a, 0x3e5538b8, 0x38f63e38, 0xc4f028fd, 0x27f8c841, + 0x6087f24b, 0x9e4c54fd, 0xbc05e46b, 0xbae03fad, 0x69bae42d, 0x8f61eca9, 0x6392905a, 0x7e65c57d, 0xbf2df519, + 0xf7983a31, 0xeb873b8d, 0x86787412, 0xdd76176b, 0xc5b666b4, 0xdef0d543, 0x31ce1977, 0x61e33fd4, 0xfe6a62fb, + 0xd6469c56, 0x81b32c56, 0x58763c23, 0xe4d2abf7, 0xe0298b2e, 0x89de9e03, 0xd1d11412, 0x3fa0828c, 0x6661d61c, + 0xba35c39c, 0xa6d32b9c, 0xa3529b32, 0x04b9557a, 0xd1d8437c, 0xb74d2fad, 0x2f6ea018, 0xea5032d8, 0x7fa27763, + 0xac1921c0, 0xfbdb0be5, 0x270f959e, 0x48c329a7, 0x76cc99f8, 0xba34d2fb, 0xb6e2a127, 0x5346d9a5, 0x4d66d266, + 0xecf22507, 0x34a04659, 0xefb677c9, 0xe6245324, 0x6f2fc1bd, 0x027a7402, 0x03c7bbcf, 0x0c5e5844, 0xe742f6e6, + 0x2c256e2c, 0xca7cffe5, 0xff4cb55a, 0xd00ee361, 0x1bf3a425, 0x1e7584b0, 0xaaac1c7b, 0xbf7d9f32, 0x2fda8059, + 0x1d88cd28, 0xaa5e73ea, 0x7031bb5e, 0x88bb8e2b, 0xa1c5bea9, 0x7c526a27, 0x32343e06, 0x83cdcc72, 0xc1f2dd06, + 0xe5f6b38a, 0xda701896, 0x837e0a5b, 0x43d1308b, 0xbd22b8d6, 0x0c3d8ff4, 0xbf6d3665, 0x63965be4, 0xf4937593, + 0xe0df2d7d, 0x81ab7250, 0xe4035b91, 0x2ea9f162, 0x1db95b2e, 0xefa514f9, 0x17e6d796, 0x5a6085e9, 0x94deb413, + 0x9b184c15, 0xb370f926, 0x4a24578a, 0xbcbab222, 0xb8d449d2, 0x423e7b55, 0x2735c3f1, 0x10b7e3a6, 0x654e8c8e, + 0x3f2cbd36, 0xdea0e487, 0xddd9a852, 0x9e0370dd, 0xb0e50e94, 0xc03de49d, 0x0a9ec77b, 0x38a1c1ac, 0xf3d20443, + 0xbefab460, 0xd65dd265, 0x130bdac5, 0x31bd6e9d, 0x1c2e692d, 0x283919a0, 0xd09e8bcb, 0x8d980075, 0x1f3ef872, + 0xf6e2152d, 0xff7ae774, 0x518518cc, 0x71fba614, 0x86cb2c3f, 0xaf52c875, 0x402c146b, 0x411ffd2f, 0x61834ead, + 0xe6d76a30, 0x69d3c7a9, 0xf4ddc31e, 0xb397cfae, 0x7f9ebd41, 0x07ab9e13, 0x4359d2bd, 0x5dc41dbb, 0xfd2e7b8e, + 0xb62270b1, 0x8d13ed33, 0xbe5dc511, 0xedfa8d59, 0x17823f69, 0xad91b1e1, 0xef19184b, 0x49731b25, 0xa0b2bc04, + 0x1931541a, 0x1e91ff20, 0xf4101a41, 0x844648a6, 0x0a6ae4ae, 0x95e3c80a, 0x3c0ea6b0, 0x89554402, 0xd7d40d86, + 0x3d072dc4, 0x0cfccfa8, 0xd016f7cd, 0x64a13d1b, 0x5bad7431, 0xd4e86129, 0x5a70dec8, 0xf32621cb, 0x1e284590, + 0xe53e5694, 0x71e481bc, 0x917e79b1, 0xbd64eb70, 0x00eb71f6, 0x25156484, 0x616dbba8, 0x4cefdaa2, 0x4efbffe5, + 0x9b8a3f09, 0xe7764012, 0x8c49b27e, 0xb846eba8, 0x0eaf31ff, 0xb499122f, 0xc50b1c2f, 0x2e4afcf1, 0x2647afd8, + 0x11ca93ee, 0xc7356788, 0x3a7a1b83, 0x34beb641, 0x454fe56a, 0x62d60a13, 0x71470310, 0xc282ab37, 0xf2058f2e, + 0x13b8500b, 0x6e88b1ae, 0xa98c2fda, 0x3760c873, 0x4f61c69f, 0xbbf99305, 0x7e635e80, 0x5be96b8b, 0x90598d8a, + 0x628d13c6, 0x5c75035c, 0x0afca5d8, 0x39aa6d80, 0x4d7b9604, 0xdbdc1286, 0xf931c97e, 0xe94f1703, 0x5d47d9f8, + 0x1a757c00, 0xb4fc4ba4, 0xee402fdc, 0xce9343eb, 0xf5b604e1, 0x6d4a1f4d, 0xc9b96d1b, 0xa1782284, 0xd76ad1cb, + 0xdb80ac58, 0xe8dddff4, 0xa29bf6e4, 0x8d61e74d, 0xf2a7574d, 0x96f8bcce, 0x1c836244, 0x5b890733, 0x7b33fb7e, + 0x1125a810, 0x96e9c603, 0xeb37477b, 0x66a3bc56, 0x36386c55, 0x7e5b075e, 0xead94d5b, 0xb2aff755, 0x0553c291, + 0x6339fff9, 0x88fa7bd7, 0x30fdd77b, 0x444b340f, 0xbc28f694, 0xdcfdd054, 0xeb7b3bbd, 0xf8ba62e0, 0x273f05bd, + 0xabc2266c, 0x69e2d855, 0x0d0910fc, 0x573f3607, 0x0d1a8193, 0x66fa736d, 0xe425a074, 0xb7dac4f3, 0xbea80809, + 0x2d7e0019, 0x6e15e47c, 0x8c2afb3f, 0xb08c40a0, 0xcbda7756, 0x8907499f, 0xebaffee6, 0xe808c020, 0x38a07394, + 0x3e64eb7e, 0x4c02bdf1, 0xe40c289c, 0xf35003f3, 0xe983da6c, 0xd472a648, 0x610e632a, 0x3dba82e4, 0xc2348b01, + 0x8d0ca2f1, 0x53cd1faa, 0x3249efc3, 0x84354bb2, 0xc4d077cd, 0xd3bcc732, 0x23e2ba2c, 0x7ef7920f, 0x31a86e22, + 0x9112b6a9, 0x35d83040, 0xf8ecdeb4, 0xee8130da, 0x337c9197, 0xbc714e71, 0xb32baefe, 0x55b5f2cf, 0xcb009de8, + 0xda9be79a, 0xc6e8a1a8, 0x7039ff9c, 0xad3fe5be, 0xa3063042, 0x0d0dc8b3, 0x73435211, 0x6a49c9b1, 0x2c95424c, + 0x91e9d213, 0x0cc4f221, 0x2da7bbcd, 0xc5484865, 0x89f29063, 0x3a34675d, 0xd2399c11, 0x93d3203e, 0xf622e7dd, + 0x07b850b2, 0x021fa559, 0x12da57ad, 0xadd0bed3, 0x19ff5dc3, 0x6e4a13d3, 0xbcb6b527, 0x6a706222, 0xc271d49f, + 0xea3f83c3, 0x9a8d421f, 0xb94c2218, 0xe260cab8, 0x6dfaa189, 0x52e8e44d, 0xa29d31ec, 0xc847346b, 0x582c1660, + 0x2ea6f8c5, 0x35b5a980, 0x9ebd8e47, 0x5f76d230, 0x74ef0f3d, 0x610efdff, 0x3883369d, 0xc895bb94, 0xba2dc616, + 0xc294881a, 0xcb0f025c, 0x3cdcf051, 0x0f196095, 0x27adfa89, 0xb722fffc, 0x0b743d59, 0x27f388e3, 0x3f2320fa, + 0xf034985d, 0x1310f7d7, 0xf466ccdd, 0x26b9b124, 0xa1ad2194, 0x903c5911, 0x704baae9, 0xb6934209, 0x96d87ab3, + 0xc16e891e, 0x9b924917, 0x80d9a83d, 0xbcb188de, 0x18833632, 0x913d4a18, 0x7918d1d2, 0xc9e01487, 0xbe55069b, + 0x06ab0e59, 0xc1444bc9, 0x12d38176, 0x786b439f, 0xafaa2dae, 0xb66b6e32, 0xa00245e8, 0x0f567baf, 0x27d63fbc, + 0x3582e82e, 0xe30e5ad6, 0xb1a080c7, 0x8bbad1fe, 0x7803e18b, 0x46b9c593, 0xec0bf392, 0xda18ba11, 0xb8abf68a, + 0xd75a1173, 0x7ff1852c, 0xc0f5d3e1, 0x2c91c17b, 0x7151245a, 0x6dc0e0d6, 0xffddc8cc, 0x4cdc4ab5, 0xf04bdaf5, + 0xa4551a91, 0x57ed1976, 0xedb51e5d, 0x4fc1ffa9, 0xee29aaa4, 0x6ed62a0f, 0x520efbce, 0x009abfc3, 0xe855a69d, + 0x1f72c447, 0x401102a2, 0x3b062edc, 0xc0963e75, 0x69f65689, 0xf5a70865, 0xf1c23b58, 0x28355500, 0x8368b642, + 0x08226438, 0xb1edb7f9, 0xe4d8aa89, 0x99b6d9ce, 0x044d9801, 0x272b5a6a, 0x49c87a89, 0x85cf58c7, 0x89f22bc7, + 0x505d9087, 0x5d12d90c, 0x6b76cdf4, 0x17e6350c, 0xc7d1cf5f, 0x89dd3661, 0x6f5a51ab, 0xf4e7d404, 0x0fb92594, + 0x31708c1f, 0xcdbccf62, 0x73634039, 0x43fc0f67, 0xa76ca4a0, 0x54852e47, 0x2135c923, 0x3f1e499d, 0x9db74184, + 0xa06edddb, 0x12e6a05f, 0x08d89ab9, 0x3031ab13, 0x09aa31b0, 0xe0b55d02, 0x0241c259, 0x9c19005b, 0x269b5734, + 0x521384d7, 0x9fe517b4, 0xfdbb4d7c, 0x466f49f6, 0x4209ca40, 0xb5d42f48, 0x41a651d2, 0x0ac1c8c7, 0x17970c73, + 0x6e3a9fc7, 0x098c83b4, 0xe1596b91, 0x9301f432, 0x2cccc769, 0x5335d698, 0xab541df5, 0x2b676854, 0x384149ac, + 0x1e8d8e1e, 0x9348bce3, 0x42e05ad4, 0xde6efe89, 0xfab792ad, 0x9da42084, 0xa0a01d0f, 0x4094a329, 0x227cffa0, + 0x5aca49d2, 0xcb3bc36c, 0x6d876558, 0x6e7277ea, 0x2ab75c77, 0x3a357025, 0x021cca9f, 0xb530c505, 0x9c0972cc, + 0x090754e8, 0xb33dd8f7, 0xaf530555, 0xab863a54, 0xf10aeda8, 0x1a11020c, 0xd5ac17fd, 0xddf1107f, 0x68a3c712, + 0x104bad9f, 0x2d6ba656, 0x853d4abb, 0x1f4b3f99, 0x2e9cb659, 0x93c726f1, 0x6c912ddd, 0xc906c6d9, 0xb438dfd1, + 0x5644c32e, 0x44864220, 0xb72b8e99, 0x9b2b9551, 0xdfd7043e, 0xcb9dd008, 0x2f8d83b2, 0x3e585ee6, 0xab5c93c4, + 0x33d867c4, 0x94da268f, 0x8ef1d1b2, 0x1aaf5a06, 0xb43cbc5b, 0xd245764b, 0x197285bb, 0x6bc66950, 0xdac74208, + 0x3908135d, 0xc5fbcde2, 0xfe13c993, 0xfecaeb83, 0xad07bdbb, 0x597e8e09, 0x4e80cf31, 0x90c1681e, 0x83ab45f9, + 0xcb6f747b, 0xecb0c2b4, 0x5eed8202, 0x05bcd863, 0xc9720178, 0x76d9c353, 0x44776a51, 0x41884871, 0xbfce103c, + 0x179adaac, 0xbbc26620, 0xfa997827, 0x2de80cfb, 0x1ce11f20, 0x441d4737, 0x10fd09a9, 0xbdb79824, 0xd4e48d66, + 0x46befb5c, 0x064f7749, 0x021a80f7, 0x93499197, 0xa3057088, 0xd9400575, 0x9b1e90ab, 0xdc57044c, 0x313b3044, + 0xc7738429, 0x27c0284c, 0x3e8e1e4f, 0xc488fbe6, 0x1f3e9466, 0xb73414c0, 0x506ec189, 0x250a3a42, 0x143093ba, + 0x8652f5f2, 0x2c443b8e, 0x2641fe92, 0x0d9cbd36, 0xf760ebc7, 0xbc422e9f, 0xac254fb2, 0x3f656327, 0x224e4d82, + 0x64fadd3b, 0x50c24fe2, 0x02ac5c59, 0x31221d64, 0xfadff4f4, 0x1e5cc89d, 0x2abf46c2, 0x9821e574, 0xb4a6f74f, + 0x87d1529b, 0x3837821f, 0x4ae4b815, 0x8b391ee8, 0xa75745dd, 0x8aa2b476, 0x376b46c5, 0x99f56f9d, 0x3547ecd4, + 0xd614e2f0, 0x81a08445, 0x44ea1262, 0xc32e9a29, 0x05a3112d, 0x419ef228, 0xe7808351, 0xa7bfa62a, 0xfd666926, + 0x9a255360, 0x0d2086d6, 0x434f6aac, 0x9b10ac90, 0xfc989361, 0xba1f2c42, 0x9832e790, 0x51d467c0, 0x0550ea9b, + 0x898cf235, 0x4b73f6fa, 0x1376743f, 0x25cdd9fc, 0x451287a7, 0x87681931, 0x6b694887, 0x2092fabe, 0xcaea03d6, + 0x8efe1739, 0x76005a38, 0x0db719ce, 0xca8a70e3, 0x5515eb91, 0x5a8ea242, 0xf81dbfeb, 0x78f3ea80, 0xe635be67, + 0x81415517, 0x71296b0b, 0x687c2935, 0x91ed32de, 0x32f40adb, 0x47aa0663, 0x80f98c42, 0x78cb3af3, 0xb7cabf70, + 0x68cf8f53, 0x18bb5494, 0x8b226af2, 0xe0e24106, 0x5c5e64bf, 0xcca91808, 0xd29cdb86, 0xecca2a0f, 0x1efa8277, + 0x07faa9e7, 0xf0ae8c54, 0x37dc30f8, 0x9292e8e3, 0x271e0bac, 0xbfde4a9a, 0x08ad8118, 0x9af65946, 0xdb2d94bb, + 0x007f9cfa, 0x19180e48, 0x1953c660, 0xa5e8ced9, 0x01e8c676, 0x76da29fa, 0x6664d05e, 0x20521549, 0xd829af64, + 0xe674c5b7, 0x5ae567c1, 0xed590a14, 0xbfeef006, 0x9ebf65c5, 0xe5583ba1, 0x40db8f15, 0xf4eb7b10, 0x48778602, + 0x5147b3cf, 0x436d006c, 0x3983d249, 0x9cb90387, 0xbf3c3e66, 0xe1a55415, 0xd24e66e9, 0xdaea1266, 0x57ebf16b, + 0xdcf71aae, 0x8a145f24, 0x2ea9aa7d, 0x558f8d56, 0x73ff5bbd, 0xad7e33e1, 0xb42a9996, 0x6fd50777, 0x938ca22a, + 0x44aff91c, 0x1eb6959c, 0x0f255eaa, 0x0d4adcbc, 0x5993e247, 0x55ed7013, 0x09f2741a, 0xa3be9179, 0x1624242c, + 0x3607b59f, 0xc1f69fe2, 0x313597e4, 0x28636b4b, 0x24e1d947, 0x8da00594, 0x637fbf48, 0x59f9743b, 0xed840d7c, + 0x7d57348a, 0x61d07653, 0x3e6c6946, 0xa717d116, 0xb60247d8, 0x6996ce56, 0x9287d2c5, 0x81a2aabd, 0x58f79064, + 0xfdfa191f, 0x6a1d5427, 0xcb3ec5b5, 0xd64b678e, 0xb633486d, 0xbe9adf37, 0x96fc2b3a, 0xe05a3010, 0x61e56323, + 0x5fe4cfae, 0x02f9adb0, 0xc6d1ae86, 0x7e514c55, 0x42e5b49b, 0x1a0fd192, 0xf375faeb, 0x744df908, 0x9b2e3fc7, + 0x05219c5e, 0xb9123045, 0x6ab2a272, 0x3b4360ad, 0xf2696cdb, 0x22873f07, 0x014eaf66, 0x663693f7, 0x9b25e888, + 0x9a0c2eea, 0xbf970d1b, 0x3b2fcad8, 0x94ba0066, 0xd5fa4381, 0x2fbe155d, 0xc14c935d, 0x1ac416b5, 0xdf5eeff4, + 0x4904deb1, 0x2667acdc, 0x8a343a0a, 0x5844667d, 0xfccc22eb, 0x532f311c, 0x4fcb3d42, 0x8acc4810, 0x0ce59e1a, + 0x896e397b, 0x956b1220, 0xfbb5cb33, 0x52740a65, 0xf747a183, 0xed8b3efd, 0x1fce60de, 0x3c71aa11, 0xcc7af74a, + 0x4d6c4a06, 0xe77b5659, 0x0c9ebe57, 0x2b28ca7a, 0x29e289f5, 0xe923573d, 0xc9d20222, 0x9a339943, 0x1f2ce54f, + 0xbcbc4347, 0x5b290044, 0x2365fe58, 0xd40be101, 0x41f47590, 0x4b40d226, 0xd225a8e7, 0x52c68f37, 0x9033b619, + 0xaf77a511, 0x226de7e1, 0x5b8b5c92, 0xbb5d0752, 0x22aa9239, 0x70d52605, 0xbb6dd446, 0x66abafc6, 0xe80ff4ed, + 0x07e0b786, 0x1fb15b27, 0xf0364c9c, 0x7525bf42, 0x9ede2822, 0x0edc05f7, 0x27b0df83, 0x67fb6fa1, 0xe6dc2f54, + 0xc901c0d9, 0xb2826a05, 0x69b245a5, 0x3bfb54bd, 0xc44ccfc8, 0x372cd712, 0x41cc0270, 0x8e0c9e7c, 0x92b18754, + 0x7742b970, 0x35031cd6, 0xba2f02ec, 0xff45abd1, 0x1ec6bd03, 0x624b366b, 0x4b6de80d, 0x25c3a7d5, 0x2f4d0c23, + 0xf670d8e0, 0xc2a23d62, 0xee0e876e, 0xc7f317c3, 0x1fd9356c, 0xf7eca713, 0xfaa37867, 0xc6c010e8, 0x893fb363, + 0x9768d6f7, 0x7be78db3, 0xb68b2f23, 0xf2c3dad5, 0x75c09c20, 0x16dc68b0, 0x462b8060, 0x76fd56e3, 0x81076ada, + 0x51343cb1, 0x65c154bf, 0x43235e83, 0x28e3fdee, 0xdf05a64a, 0xefc055c8, 0xf45b3a33, 0x3103a3f5, 0x19a44828, + 0x01dbc5f7, 0x03878023, 0x21a7a0bc, 0x32c6c0a2, 0x75763f50, 0x463efd31, 0xbfd99781, 0x2d395eda, 0x0cc94956, + 0xfd8b0d4f, 0xed2363c8, 0x538a20df, 0x6d864527, 0x035a8b6e, 0x7af2f7ee, 0x61f9637f, 0x0657d061, 0x13043921, + 0x8cdcf254, 0xe44b047a, 0x208fdd7f, 0x86f85d54, 0x76a37e31, 0x9c1454cc, 0x7769f2c8, 0x2f42726e, 0x286022e2, + 0x30b792b1, 0x6ce755f8, 0x699604ca, 0x3006d382, 0x7639db93, 0xe60a25e2, 0x8f072404, 0xf0b0ef4a, 0x542bf694, + 0x834d1143, 0x0dbf82c0, 0x2500143b, 0x3e84f3d2, 0x0825131c, 0xbc06420a, 0x326d19f8, 0x0e87c14d, 0x2d816ce2, + 0xd581004d, 0xf9cca66f, 0x7513d434, 0xdb31b06f, 0x44c8ab77, 0x84aa4ddd, 0x1dc25849, 0xbe663c8b, 0x4fed64a4, + 0x81e763a5, 0x1a032b77, 0x0c447105, 0x26d9cf57, 0x6f3bb80a, 0x5ca07e17, 0x9d10c737, 0xb9cf784e, 0xa9fceeba, + 0xd8b5802c, 0x72c15484, 0x078b627a, 0xdcfadbd8, 0x1477bd38, 0xdbcd9075, 0xf958b07e, 0x0584df63, 0xfe625a42, + 0x5b22cc2c, 0x37650275, 0xc450f0d5, 0x0a1f8aba, 0xb646591e, 0x849084d5, 0xb61caf34, 0x62135251, 0x8a3c4062, + 0x34a69d76, 0x75e738e0, 0x44ed6194, 0xae554f11, 0x2e177c91, 0xcfdf997d, 0x9e4ebeb9, 0xc586c487, 0xac815956, + 0xf5bc680e, 0xc9715662, 0x4becbe67, 0x9a744a8d, 0x6c30f248, 0xa6104ebb, 0x42c6cf73, 0xeb66d23b, 0xbe93b600, + 0xa88b91ca, 0xf3645ba2, 0x8aeaa883, 0x33a63bb4, 0x9af564d6, 0x2b8f80d3, 0x1956c20d, 0x4675db32, 0x0e62e9da, + 0xe7f408af, 0xb85399fa, 0x09998571, 0xb9061b9c, 0xa1a31a2f, 0x626ba783, 0x1ee9592e, 0x8260a2d2, 0xed436b1d, + 0x75a60c4f, 0x77d0278d, 0x3a974f32, 0x282115f1, 0xc1fc1918, 0x34c3aa26, 0xdf626dbb, 0xa6f8e2ff, 0x557029ef, + 0xe7a95f37, 0xabbe6ed7, 0x60cc6191, 0x74bf099e, 0x37fc06e3, 0xc1b1d3bc, 0x51c53c17, 0xcd2943f7, 0x0b7a29ad, + 0x5dd376f5, 0x75d38d80, 0xdabfccc0, 0x1da341f3, 0x4033ca32, 0x539476a9, 0xe55a4c71, 0xacfe975d, 0x51cc41a9, + 0xacb67c49, 0x9b304a14, 0x67fb95b9, 0xba5f2be9, 0x8527c409, 0x1ce183bb, 0xd77d2e5b, 0x74fe7f48, 0x6e823647, + 0x0067dfea, 0x2cb84fda, 0x84a5c759, 0x76ff064b, 0xc34061ce, 0xc17f1675, 0x58b0c75d, 0xc17e97b2, 0x1acc9a48, + 0x1605bc50, 0x155b5698, 0x80b77120, 0xc14542c4, 0x4426d8a0, 0x6b272068, 0xc9bea571, 0x1227b3a0, 0x61a2a2d1, + 0x35dc54fc, 0x1ecd3b90, 0x652d8d8a, 0x5f6bd317, 0xa4905314, 0x9e081ea2, 0x877c74cc, 0xf7121fd7, 0x2ea65bbb, + 0x44b945cd, 0xce8db58c, 0x63c228b7, 0xccfa669a, 0x1dce2cda, 0xce6f6527, 0x9b67b3f0, 0x9b7ec02e, 0x5760d2f9, + 0x0510cff6, 0x9baf7145, 0xb1bab5a4, 0x7a601afc, 0x1c34da97, 0x90373f20, 0xe12a2b2d, 0x8a7aa31c, 0x8ec98b3c, + 0x0dc3f75c, 0xc8f3ba9b, 0x376d0377, 0x54350d1f, 0x02ab05e2, 0x43c3a11b, 0x9c9c5153, 0xfec077cf, 0xa623103f, + 0xbd39eb64, 0x25213239, 0xd08e627e, 0xdfe4c039, 0xfb05c193, 0x4a1101df, 0x9f1ecdd5, 0x37ed140f, 0xfe73b066, + 0x629a03ed, 0x48d26f76, 0x8e492efb, 0x05f93c0f, 0xf576a278, 0x61082f24, 0xefbd5673, 0xf9bd0df7, 0x2b962a9a, + 0x5636f408, 0xb7f35333, 0xebcf9821, 0xbc619be2, 0x3914792b, 0x2cef9d0e, 0xce8bc866, 0xdd2fd821, 0xbff9fab2, + 0x8366a007, 0x15ac2e60, 0xbddc3fe6, 0xa911cab5, 0xc772c323, 0x026fb517, 0xd728126f, 0xc65fb8dc, 0xd0724411, + 0x28138150, 0xf0d44913, 0xcda6b2a2, 0x4c90bc3c, 0xbe7d6444, 0x40d8ee07, 0x6a0f1c06, 0x5f1e01a9, 0x8572b092, + 0x02d846d0, 0x259ae394, 0x71621652, 0xfb8f3850, 0x1a25b144, 0xf13c819a, 0x5ad21dbb, 0xd8cdd3d3, 0x9bab89ac, + 0x3cadf5f1, 0x653ce0e0, 0x2a805484, 0xc8e527de, 0xdd2e6746, 0x99207960, 0x56ad944c, 0x55dc8f40, 0xe01f6bcc, + 0x35d7abd3, 0x79e67ffb, 0x7bc67e9d, 0x1e4f4af1, 0x8e663609, 0x2f8ea0db, 0xdb76fb75, 0xde6ec338, 0x441c2d82, + 0x27499d54, 0xace77ea4, 0xd4ca84ac, 0xa79fa5b2, 0x2bc4593e, 0x9dd1b08a, 0xed7c9851, 0xc4b8740e, 0x7ed4951e, + 0xb4345022, 0xf01ab72c, 0x370b002d, 0xf77b42ab, 0xf31a6292, 0xcd1ba090, 0x5cc92933, 0xf0a19bbb, 0x8da7852d, + 0xe04f4d40, 0x8bb9c5d8, 0x0abf7170, 0x456c0223, 0x22bd48fc, 0x4f6bb02f, 0x2cf25014, 0xc04319dd, 0xec1902ff, + 0xc5910d2a, 0xc98a6b2a, 0xd4b3b783, 0x0f5859b2, 0xa0b064f1, 0x5b06bb8b, 0x3c2ea9c1, 0x22984050, 0x7060a2df, + 0x81059d5a, 0x9439a699, 0x0b947505, 0x232df09d, 0x900426a8, 0x1a95d021, 0xf9308a3a, 0xbe3dd7d7, 0x41d772b5, + 0x60bd5520, 0x8d280180, 0x443face0, 0x31fbdb5e, 0x8824a794, 0x3bb965d9, 0x205a6e8b, 0x93e73943, 0x17a813ae, + 0x59dfb0bd, 0xfb72a0fd, 0xca6d5e3d, 0x4e1976ef, 0x1645131f, 0x2dc758fa, 0xbd899943, 0xff44e07b, 0xe38c6b17, + 0x9403d0a3, 0x3eab5ee6, 0xe9b4be25, 0x3961db57, 0x67bed90d, 0xd10de614, 0x1b3e2374, 0xf983c67c, 0x3b964c5f, + 0xffa513a0, 0x09cd68ad, 0xcfedb51e, 0xaaeb958e, 0xcc92c79a, 0xc8cfb431, 0x5d6cb833, 0xe7684b5c, 0x3ebc7937, + 0x6f45f740, 0x3ae5584a, 0x0307eae4, 0x1de8ebfe, 0xaeb8246c, 0x280641d1, 0x74cc32cf, 0xedb56ff9, 0xe2006b33, + 0x0cb9c21e, 0x7e4caea4, 0x3a760d00, 0x6a095b62, 0x21e18305, 0xe4fde03c, 0xa80f8fa4, 0x1db257e4, 0xa9f19559, + 0xecc2fa68, 0x185c9ad0, 0x15bda7e6, 0x6cc00bd2, 0x52dce410, 0x14d230f9, 0x1893981b, 0x03844b84, 0xd59c791f, + 0xc6e4a5d5, 0xc8ba16e8, 0x353d3463, 0x78968fe7, 0x92badd56, 0x03d3d183, 0x1bed66ae, 0xfcca3d90, 0x0389483c, + 0xae5848d9, 0x5f2d965e, 0x9e4c7adb, 0x5e1ed6a0, 0xaa3532ea, 0xc3df999a, 0xa0ebd17f, 0xc84b0283, 0x36db1d24, + 0xad2d4a44, 0x98522018, 0xfe54dbe6, 0x548b84b7, 0x9e7df1ea, 0x1f45071c, 0xb5301cc0, 0x9d71827d, 0xf5f90ac3, + 0x3c4906b6, 0x0cde300e, 0x6107874c, 0x2add8d94, 0x50a188ec, 0x5d9fcedf, 0x5c312927, 0x4757ef63, 0x290cd8d7, + 0x629a45b5, 0xe2a7987b, 0xdaa3e732, 0xdebd696f, 0x2e5b12f5, 0x39bf73a9, 0xf62a12ba, 0x358138e0, 0x8215e9f0, + 0xee73f63f, 0x9d570189, 0x5c7e5b23, 0x9bbeabf4, 0xa1357081, 0x85aa4cbe, 0x8b2897a5, 0xaa38b33e, 0x12f27d3e, + 0x31a58596, 0xc680802c, 0x62c27e58, 0xc5ebbfd2, 0x9365a6c9, 0x8f7169a0, 0x48016a66, 0x7ab10fc4, 0xf1120775, + 0x6bea072e, 0x01cae4ac, 0x19428199, 0xcce5e0fa, 0x06c7f7aa, 0xd7e013a5, 0x1c23ff68, 0x5da8c8d3, 0x39fa89dc, + 0xb26d3a88, 0x8bb287fe, 0x3f02876e, 0xf464e2ab, 0xdab1f883, 0xba29605b, 0x3b8dd77e, 0x837b6543, 0x447dd66b, + 0x66f3cee5, 0x541fc77f, 0x531669d7, 0x1b2371a2, 0xc26f95e1, 0xead4d41c, 0x0150c1ec, 0xec171306, 0x10530c35, + 0x84bc1596, 0x4a87e243, 0x2e13d2de, 0xaa140172, 0x80e494cc, 0x3e9efb61, 0x5a52d29a, 0x1a8f27e1, 0xd26f6932, + 0x8e72d0cb, 0x4fbcfcef, 0x80289af5, 0xe98bfe4b, 0xa9a761c4, 0x69feee99, 0x04fd612b, 0xbc6d9ed8, 0x1b456f17, + 0x324b37fd, 0x4c684d8e, 0xe72cac40, 0x2abdd76f, 0x85c9d723, 0xc7f7cd5d, 0x57d5d157, 0xff8605d5, 0x41eb4138, + 0xbb63e284, 0x49ce81b5, 0x1575cb37, 0xbf7209b2, 0x3c7e3297, 0xdb6dfddd, 0xe8d808ed, 0x5827112b, 0x5fe174c7, + 0x42b84022, 0xab5fd01e, 0x6913ba4f, 0xb0487529, 0xd08298f4, 0xd0e30ecb, 0x5e069d7e, 0xfe606f5c, 0x366912fa, + 0xc40b80ff, 0xdef8a8b3, 0xb7ab6d3b, 0x7b696027, 0xdff13dca, 0x630df239, 0xfec5ba2d, 0xf3153b4c, 0x51fec5a4, + 0x14c0fde9, 0x907495bc, 0x56523311, 0x03da202e, 0x4f9d0805, 0x1c2f7cd1, 0x86bfe397, 0x6be1633b, 0xc117b6b1, + 0x6fee65ed, 0x55bc7855, 0x861ba647, 0x7ace172d, 0x4499a4c9, 0xbcb78f72, 0x1200a67b, 0x706ff735, 0x17ce710a, + 0xcec1fae8, 0xbdb6a2f2, 0x16bbba34, 0x5d5f1c2a, 0xcabfaeed, 0x533f6f31, 0x80fdeb4d, 0x4d0df29c, 0x1e193336, + 0x5e9d9cf8, 0xf197987e, 0x280b433c, 0x50497345, 0xfa24bb51, 0xc7cce7f1, 0x3bdb4fd8, 0x59a17210, 0x6c204d13, + 0x5cebb3ca, 0xd93ce5e5, 0x8f0011af, 0xe2db81e2, 0x1ab5afd9, 0x8666095e, 0x6f34f27c, 0xb288338e, 0xecedcb1d, + 0xa9f3f5de, 0xc6c2ac9b, 0x2761758b, 0x9430a7af, 0x18bfb084, 0x215c8116, 0x3eaeaf50, 0x0c15b2f4, 0x8cf5c993, + 0x8c82938c, 0x15d8d231, 0xde908e3b, 0x3943d985, 0xbb98c024, 0x2f63b5be, 0xe5142c6f, 0xda7af814, 0x7a64d242, + 0x4e82f078, 0x3745c70d, 0x5005d55e, 0x407235d9, 0x8d29fd04, 0xb6d7c337, 0x3bf974ec, 0x1f24e907, 0x214baf6c, + 0x1037ec5a, 0xca1aad03, 0x30ff846f, 0xac292e83, 0x2c8d3719, 0x027b40f1, 0xfc8692c1, 0xd943f371, 0xe62b99a9, + 0x89103303, 0x753cd605, 0x02f91d0b, 0x55597662, 0xd97dcdf5, 0x9df93e72, 0x01dd270f, 0x208812e7, 0x20a6bc40, + 0x45c3ae7b, 0x0669560d, 0x5965729d, 0xbba85f97, 0x4c0d4250, 0x987454ac, 0x308ed9e8, 0x349be799, 0x4297a05e, + 0x0dc0c1e9, 0xf90710f8, 0xdbc7ced0, 0xe6cebd6d, 0x6613ce26, 0xfdf67621, 0x6470ba33, 0x32b4300a, 0xc588dd91, + 0xbcb57af8, 0x2fd074ed, 0xe8e970f0, 0x6c733d83, 0xcf43e746, 0x9335944a, 0x31a2c2e3, 0xa46b0f3a, 0xd7e1220a, + 0x9e9e4897, 0xef56f474, 0x73cbf6ee, 0x47e2bee5, 0x4057c3f3, 0xe01e9c59, 0x40c6d191, 0x7a92e840, 0x518ee960, + 0x8894a937, 0x37d21904, 0xedbc6002, 0xbd14d549, 0xf6a5c4ad, 0xa91fdada, 0xb64f677f, 0x85d57b79, 0x98804062, + 0xcfb8c06d, 0xe40cf91d, 0xa759cf7e, 0x36eb463f, 0x13a39421, 0x04224143, 0x2a26f1d5, 0x48526286, 0xe7f7b453, + 0xc6e73fd6, 0x7c7d3115, 0x9cc78d84, 0x284e7251, 0x2b668a96, 0xb281cba0, 0xba021a81, 0x88c6a74f, 0xe434657d, + 0x9433e77a, 0xac1d9509, 0xcc5cd000, 0x7fe29d47, 0x76af7988, 0x58628ce3, 0x4be5eb7b, 0xf38f4c39, 0xeb994442, + 0x78acfe04, 0x1fba54de, 0xc81a4ffe, 0x4ac7502f, 0xea9c17f4, 0xb3ff9137, 0x6547717c, 0x34d25a08, 0xb7c4ce21, + 0xfd412e59, 0x9f50062e, 0x3e7bf432, 0x1bdd7980, 0xc1c4d686, 0x82badb7c, 0x98e8780d, 0x363c8450, 0x863711c2, + 0xce015f2d, 0xa5eb0b5e, 0x3534b30d, 0xaa869ccb, 0x1a4ba363, 0xdc78780e, 0xd522bbbe, 0xaf0fb006, 0xa9e8f843, + 0x21214053, 0x4ff0617d, 0xa625664c, 0x7c3798c1, 0x7731698f, 0x0ea7cc90, 0xa1d37c6e, 0x8d6ffc3f, 0x0056be4a, + 0x8219c2a0, 0xb36e2cfd, 0x71756318, 0x1375d9dd, 0xd55c5ee7, 0xe73e9bcd, 0x04748924, 0xe7546b43, 0xb67fb1e5, + 0xf0bf86e6, 0xffaa7c26, 0x6c7cf370, 0x0db5a34d, 0x5095b158, 0x6471587b, 0xdbbb0501, 0xd80c8161, 0x58022e71, + 0x6ea37dac, 0x3ce20982, 0x9b046d9c, 0xaa0ca54e, 0x65ab457a, 0x01edc891, 0x82b7b1e8, 0xe899bf4f, 0xa46256ac, + 0x864804a2, 0xb54f9bbb, 0x62ad20d6, 0xc016e260, 0x9948be6c, 0x5cc33427, 0x138e5bec, 0xfdc8c778, 0x3c3e49e8, + 0xee0d3d1b, 0xf729a2a1, 0x1c28f9a8, 0xd6c4f824, 0xe2ece335, 0x9ac6fb34, 0xa81bdfb9, 0x569968ab, 0xcf2b106d, + 0x5e0c5e93, 0x85ec5f34, 0x38ecee80, 0xeda160d1, 0x4b325b7f, 0x0953a399, 0xbc128bf7, 0x461bd605, 0x0b186756, + 0xccb7916c, 0x0478717d, 0x1d720b4a, 0xcdf3752c, 0xd9509c39, 0x68d1cff0, 0x2828baac, 0xb79f0e5c, 0x428e3d13, + 0x4c6aade3, 0x1928f944, 0x6fc9096f, 0x6616d268, 0x6c1d3b15, 0xfe08ac47, 0xe5907684, 0xba5c4629, 0x05f1063b, + 0x941d36cd, 0x7d37add7, 0x46c63ead, 0xe5b4e113, 0x3c9fdf2e, 0x53bf4d64, 0x90f38b3c, 0xaeb21147, 0xaea9b303, + 0x84f64edc, 0xc75ad8fe, 0x414034ed, 0x74113ced, 0xb6606f18, 0x962b69df, 0xff14174a, 0x862646d1, 0xf1127a1f, + 0x518f9330, 0xc00da4ee, 0x9ddfb276, 0x0c1f21da, 0x47d9212b, 0x4cb043de, 0x0710a861, 0xd01fc570, 0xdefe3c2b, + 0x02addd25, 0x67d9b81b, 0xfafeebc7, 0xdf450d20, 0x687cd50e, 0xd69d5173, 0xe089e2c2, 0x918f53bb, 0x5e9a1a84, + 0x7c29c853, 0x85d57c06, 0xfa90d299, 0x29a13567, 0x4676c51b, 0x8e67b039, 0xc3e19112, 0x4346d661, 0xf41eabc6, + 0xfea6acd2, 0xfd4a6742, 0x571e437e, 0x2199dcd8, 0x7a9b0c13, 0x5b12c7f9, 0x526a2dba, 0x2f953632, 0x3223eab1, + 0x1eb33af4, 0xbfa32f9b, 0x61bd8b3d, 0x2b5fec2a, 0xc364bc99, 0x909e060f, 0x2f83acdb, 0x1cb53917, 0xc39030b2, + 0xec09bf10, 0x08449fa8, 0x1c5db53f, 0x3f6fa7d1, 0xee0afaec, 0x5055111d, 0x245ff035, 0x7f82d454, 0x49e87a86, + 0xf1619cb0, 0xf676d272, 0x8c4082c0, 0x16544163, 0x2f94b169, 0xf648cbdf, 0xac4be849, 0x22df1b85, 0x488e0748, + 0x85b8a40f, 0x3b17cebe, 0xde4cd2ac, 0x2b6847a8, 0xb1971406, 0x233328dc, 0x460c57a8, 0x4a066f30, 0x513871bb, + 0x1610174a, 0x338e8de8, 0x2860e142, 0x5991198f, 0x30be7647, 0x5418211d, 0xd55de246, 0x52330ae3, 0x96b910c1, + 0x46e610c0, 0x138e6a61, 0xd781a18c, 0x88b2180e, 0xb4bb85e4, 0xe421c648, 0xbb59bd18, 0xa4e7a9bc, 0x49d417fd, + 0x3aeede0d, 0x47830a0f, 0xf6292b56, 0xf5e4035d, 0x8e6705d5, 0x5d250a5f, 0x52a0d361, 0x118bbf48, 0xb1c2acca, + 0x58b3a0c1, 0x8f7ee63c, 0x4c13781b, 0x6ceeacac, 0xc24b842a, 0xd3bd9865, 0x2cee545c, 0x4bbb291e, 0x0d968e81, + 0x77df63ee, 0xdccf62b7, 0xb4b69e97, 0x97a3e7d1, 0xdc744216, 0x66d475a3, 0x33b0609f, 0xd15fc14d, 0x75d5fd20, + 0x95493247, 0x1fca23f7, 0x030df81f, 0x9253e532, 0x71884c64, 0x4e60be59, 0xc3863df8, 0x4bcfffe1, 0x912000b2, + 0x7e30def1, 0x4ca169b7, 0x8569702e, 0x705e7322, 0x9f07855e, 0x1a15c57f, 0xdb2bc39d, 0x081eae02, 0xf8262f9c, + 0xf64836fe, 0xdb3b5fa5, 0xe4c166eb, 0xde4e627d, 0xda968c26, 0xc45495a7, 0x342950df, 0x4f6a7cba, 0x7a0a1718, + 0xf5b62f02, 0x5baa8afc, 0x7a988422, 0x11eb8d87, 0x7ecbf38b, 0x5b73ab10, 0x2b1c6b74, 0xa4bd6eea, 0xb707d1ed, + 0x2ae14d84, 0x768cb140, 0x9a088fd7, 0x1329d235, 0x554f332b, 0xc95f1cd9, 0x9e52d323, 0xc194c55b, 0x1773c3e6, + 0x1b903c7c, 0xbfb03984, 0x9a8f0aa3, 0x3a99bce5, 0xdd31803b, 0x5fd577ac, 0xd206e047, 0x11137d46, 0x89e3cf94, + 0x35d38a94, 0xd4bf1cea, 0x336ce3d1, 0x0db1da0c, 0xdd18ab00, 0xa73cf4f0, 0x2587eb7c, 0x3b3955f0, 0xc32bcf79, + 0x0be43e82, 0x2c3287d2, 0x70078a44, 0xcde761ff, 0xe0e89f64, 0x9b1e6344, 0x823caa0f, 0xa58b019c, 0x155597cd, + 0xf0dbf5cc, 0x53710d76, 0x145b5f83, 0xd33f2342, 0x87c48cc4, 0x0d42c9d9, 0x541a15f5, 0x718bdd36, 0x85a46932, + 0x9a1339f3, 0x327b2839, 0xa4892b53, 0xf67fdf51, 0xf67c3e10, 0xbe489b15, 0x9b1bcf9a, 0x48352153, 0x61f090b1, + 0xea3a338b, 0x88b49490, 0x61545154, 0xf4f2da82, 0x5d3d3c77, 0xcf343562, 0xcd3c036d, 0x258c284f, 0xde92b7e3, + 0xe3d1cbef, 0xe40670ce, 0xbf848ef9, 0x0100c01a, 0x5aa9633e, 0xb9faed69, 0xbafa3ed9, 0x137707b2, 0x5ec6a16c, + 0xcca4519b, 0x26289c00, 0xd76ea72a, 0xa095f1be, 0x24c5b21d, 0xee00b9bd, 0xe17193c2, 0x3f085418, 0x9489517a, + 0x1b07b2b2, 0x6b1d549e, 0xa32e4910, 0x843175ff, 0x1e9fe0d5, 0x1479b16d, 0xb7d155fb, 0x4d5bf399, 0x69d7090d, + 0x98b20dad, 0x82be8fc1, 0x586e9942, 0xbbc361dc, 0x70354a76, 0x6af5b9d9, 0x10b3c35f, 0xa1147ea9, 0x15a75c7e, + 0x8eaa7c7b, 0xb29ae874, 0x9eb87a16, 0x9653e10a, 0xd69e9804, 0xecb2741a, 0x7e46a8f8, 0xc41450d1, 0x06261044, + 0x23351b2a, 0x193f9d17, 0x3c3a8081, 0xf07aac0c, 0x085b5599, 0x164db796, 0xa928b030, 0xffecca86, 0xd3128ffe, + 0x95616382, 0xffb4fc2e, 0x966101ad, 0xf8a6e09e, 0x03c563cf, 0xb3f82954, 0x13f745b2, 0x6be1410c, 0x7db6a207, + 0xad35f3e7, 0xd0aa48f1, 0xdbe82330, 0xe59d944b, 0x66aaefc0, 0xa1242a5b, 0xad190954, 0x403cd3a1, 0x60c14f33, + 0x868d2f38, 0x06597f1f, 0x27762dab, 0xf58dc94a, 0x3b2a651d, 0x39132995, 0xb29367bd, 0xd927e230, 0x16ce56be, + 0x223b59c2, 0x614d8dbd, 0x9b93e688, 0xc35adef3, 0xef929d2f, 0xe7121520, 0xed5e50d0, 0xe35ba33e, 0xd440aad1, + 0x4b909c93, 0x17236a59, 0x35fea5d7, 0x06d51642, 0xaa67770c, 0xc114c5c9, 0x89be4512, 0xedcbd823, 0xb213eb1b, + 0xa1482d6f, 0x82ea4a6d, 0xb5b9ed4a, 0xa51a75ba, 0x52d7018b, 0xa091a805, 0xc713aa82, 0x0f768401, 0x5a5eadb1, + 0xeac294ef, 0x45f0ec10, 0x376ac3b2, 0xcd4bbab8, 0x246003ae, 0x5c57d0f9, 0xaf5a11e5, 0xbf6b8551, 0x310c2542, + 0x4fd03b3d, 0x826723f3, 0x1f514adb, 0xd0764d6b, 0x90149eed, 0x83e019cf, 0x51f7a2e5, 0xa5b3bf3b, 0x6e8b0f42, + 0xc3a9a32b, 0x629095e6, 0x8896b470, 0xcd9f33d9, 0x1a8d9de6, 0x062f4138, 0xdbd25e52, 0xe54ebb0b, 0x1c17f087, + 0x88dda4f7, 0x7fc7b9a2, 0xcd1951cf, 0x7f7e1372, 0xe0abcfd0, 0x9405e94e, 0x9e35bb88, 0x80eef997, 0xe65e196d, + 0x9c5c1051, 0x8317bf58, 0xcd98a3d3, 0x3e0de339, 0xd92b96f8, 0x7a8e987c, 0x1c480d05, 0x7805a8c2, 0xcde5be1b, + 0x419b9b48, 0x8074992b, 0x641ab52f, 0x299c92b7, 0x6dbfd09f, 0xf2ac4741, 0xcc40ee7c, 0xabab8e72, 0x78069112, + 0x3a973f03, 0x05569a08, 0x930f1cc4, 0xd6b5a41b, 0x6debc057, 0x08ef17a0, 0xf94a52a6, 0xff34fa4b, 0x64109285, + 0x677a2f75, 0x96097870, 0x1c6b18da, 0x67cce8a4, 0x65794368, 0x7df3bc7f, 0x16610783, 0xa33440af, 0xc0d028f3, + 0x22437936, 0x4deff923, 0x1ee55922, 0x11d953ce, 0x6f382ccc, 0x336b4f58, 0x8569b907, 0xe30dd05c, 0x903a331f, + 0xff14de1e, 0x043dc6c7, 0x52791abf, 0xe59a3949, 0x637edaf1, 0x2158ff89, 0xe937b0d3, 0xc960e402, 0x01b9f5d6, + 0x22562a2c, 0x385a7dd5, 0xe3895dd9, 0x18484302, 0x8a27de4b, 0xaf049328, 0xf8a85d18, 0x99581c5b, 0x7bc9bd0e, + 0x7a52a98e, 0xcae2672b, 0x8643ad35, 0xbfe0a9ee, 0x5db1ad7e, 0x73cc2431, 0x98fa4beb, 0x669c16ba, 0x81e1fa5e, + 0x14041a98, 0x47ac4ff1, 0xb231db50, 0x1950885a, 0x03bcc616, 0x212525ed, 0xe632cd64, 0x932c8afd, 0xe3415645, + 0x538ed180, 0x5dc826d1, 0xf1ac2c06, 0xbfe68c08, 0x8af39753, 0xede06afa, 0x6cf80bc7, 0x99e7bc0b, 0xebcdba58, + 0xb5853411, 0x20152d41, 0x0b64e140, 0x9ed14a3b, 0xa3f7f540, 0xacaaab21, 0x7a4dc6b9, 0x25ff8119, 0x1651df04, + 0x5b85b485, 0x71bc03b0, 0xce57c484, 0x9a2693e2, 0x19408a0a, 0xa9e728fe, 0xbc66bc52, 0x439bbc94, 0xcf7b85e0, + 0xcc74bdc4, 0x68f98f9d, 0xbe7b6133, 0xff82b22f, 0x10efb421, 0x670c1687, 0xab1fae7a, 0x2610df07, 0x8debbdd5, + 0x6a1d57e3, 0xf6404051, 0xcea0e3e0, 0x80550e99, 0xc6eef0e5, 0x6a070794, 0x21e6bd89, 0x7caf31b2, 0x400cc8f0, + 0x9a4c238c, 0x21f5fc2b, 0x1f4a9719, 0x2c6371cf, 0x5874376e, 0x1d4f06fd, 0xed623cda, 0x484e3bf0, 0xc63a0f90, + 0x1b9d03f9, 0xd1eb4f50, 0x901062c7, 0xb89e3375, 0xd5e15e71, 0x653b1895, 0xde196995, 0xe6371ce8, 0xf34d7fae, + 0x1fa1f4e2, 0x1598ea21, 0xeeaa5579, 0x68dc426f, 0x46b101e8, 0xef7035fc, 0x57212d04, 0xd485513e, 0xf84632da, + 0xbd4fef6f, 0x3d0c1e6b, 0x0852ad8b, 0xf06695a3, 0xc5580221, 0x6c968ca8, 0x66b62521, 0x31f70f02, 0x2d7ac1d0, + 0x1247f2c4, 0xe0d92098, 0x12ae709c, 0x7fb2ebcd, 0x5efdc58e, 0xfd39395f, 0x818aa696, 0x0767b473, 0x5cc84788, + 0x2a2f8884, 0x31ca137e, 0xc3576733, 0xf7e672e7, 0xb8360366, 0xa114f6f8, 0x7ff4b68a, 0xe925594d, 0xb0db47aa, + 0x155960fe, 0xc143f338, 0x26ee2096, 0x2d5e2447, 0x6a040cff, 0xed511bf1, 0x2e1e800c, 0x396107d2, 0x17879003, + 0x8687e685, 0x79b0ea19, 0x59c5fa0d, 0x83a50252, 0xcdf6e1c4, 0xd9aff215, 0x6e111619, 0x08c42232, 0x0a3b70bb, + 0x74cb9a3e, 0x9e8a80c7, 0x7373feb8, 0x3fd0146d, 0x5bfbd9ba, 0x27a83446, 0x2d7e0320, 0x870ef80f, 0x8b66c058, + 0xd8008d5a, 0x8f371911, 0xc53b8dd9, 0xfd3320fd, 0x3f24d12a, 0x0d67164c, 0x6d787255, 0x8199b149, 0xecbde190, + 0x2e87c592, 0x5283a964, 0x300e5a46, 0x19a7a3cd, 0x5bb81484, 0xacdf7115, 0xc6f824d9, 0xa57793ff, 0x3f0bea24, + 0x6c39282c, 0x8d3ede35, 0x4a96c855, 0xfe7fd84e, 0xc1d409cd, 0x98f7bcaf, 0x13feb367, 0xb02a1b1c, 0x947fa06f, + 0xf853d0ec, 0xe7351eb2, 0x0775f61e, 0x296276ac, 0xcb70e7a5, 0xf1869ce5, 0x9e3aa0cf, 0x29ee3167, 0x9fbc57cb, + 0xc1a756d5, 0xbcc3c510, 0xafed0e9c, 0xf8613a8a, 0x03db8d8e, 0x5f3019f6, 0x0a51435e, 0x281b7098, 0xcfc545e5, + 0xc2e4f13b, 0x320e815c, 0x7b47f201, 0x92374a29, 0xe8c6be32, 0xf591c0dd, 0xe9f2f4c2, 0x5134fe4b, 0x9972bc99, + 0x9fd78b07, 0x76190584, 0xeccd135e, 0x49efbe8f, 0x6fce3fca, 0x60d55e9d, 0x94aea05f, 0x660502cc, 0xf1bb6d93, + 0x1109248b, 0x33fb1a16, 0x10334e88, 0x2744f659, 0x1663b335, 0x44bd7404, 0x26084e49, 0xa498383a, 0x2ae0ac0e, + 0xfd19096d, 0x226073c0, 0xacfa67b5, 0x4659a398, 0xae1535e0, 0xe84e1b6f, 0x44b75e50, 0xa0e6f8c1, 0xaeff2609, + 0xfd4d38e1, 0xd2f48f74, 0xd7961131, 0x6cd56a77, 0x6224d1ac, 0x070a4507, 0xa3c52253, 0x467c060d, 0x2e1997ac, + 0x3acbbbb3, 0xe7673476, 0x47503b68, 0x73c76c25, 0xb9773896, 0x07d6b4d9, 0x28acca37, 0xf3589b9e, 0x1ad66cff, + 0x1f196621, 0x695a0925, 0x976eda1e, 0x8c15e146, 0x09d8aff8, 0x610045c9, 0xaf0f47ec, 0xa1a8eda9, 0x7f7cb1ec, + 0xad90e0be, 0xbe6bb21e, 0x6b5e0916, 0x52fc6e03, 0x234304d6, 0x14adf6c1, 0xd73eefbf, 0x61638849, 0x43836db9, + 0xd3691800, 0x09161dd5, 0xb1153f3d, 0x7294a323, 0x1567debf, 0xf721e058, 0x55a988f1, 0x46c6ddc9, 0xd326c45e, + 0x90ac0cb3, 0xe6c03fa1, 0x6004a8a3, 0x19b47377, 0x4563926c, 0xbee006d2, 0xc12b734a, 0x908b26e5, 0x1d16786e, + 0x59870fd4, 0x34486797, 0x87ba242e, 0x3660c52d, 0xdbd2c715, 0x3796fa44, 0x3b37913d, 0x0039ea70, 0xa392ea43, + 0xe75cae75, 0xcbacd0fe, 0x9f7e818c, 0xdfba2dbc, 0x1ee34539, 0xf2b29d78, 0x22c97672, 0x18eba901, 0x1c1da401, + 0x3600e883, 0xeded917d, 0xcbe40eb7, 0x5661a82d, 0xe89ec919, 0x22fb7c9d, 0xbfea947a, 0xaec826e2, 0x269805de, + 0x36309f6a, 0xeb4838b4, 0xd88745ea, 0x3d70d68c, 0xa3d748cb, 0xae4daaf4, 0x46264d62, 0xaedff63b, 0x32b498f4, + 0x4dd52311, 0x8655f4b8, 0xe461d742, 0x1bbc0be5, 0x4246266b, 0xad5917c8, 0x10373a77, 0xe713f725, 0x72fd1a86, + 0xd0b4ceb2, 0xa354704c, 0xa07fa02c, 0xce127694, 0xbb584b5e, 0x6289e380, 0x720df029, 0xf06453f9, 0xe2640e7f, + 0x44fd0e85, 0x4fde001d, 0x1c4f51d0, 0xf09291cd, 0xf47e14ba, 0x5d355039, 0x2b21ae21, 0xac210f9d, 0x6e39b975, + 0x571f826b, 0x095db4d4, 0x362b888c, 0x24a68808, 0x421f33ae, 0x85607918, 0x6445c51a, 0xdd70da1f, 0x4cbedb60, + 0x4541e2d6, 0x58c619d1, 0x487641a2, 0x1169f90a, 0xdd888c66, 0xa8652a37, 0x880c7c3c, 0x7b9317af, 0x208573eb, + 0x46092b64, 0x03af0e82, 0x9cecffac, 0xa0d7478f, 0x9fa2ba8c, 0x1ca35d14, 0xf8dfeac6, 0xfcfa3c2a, 0xf4ff75df, + 0x6322a7a7, 0x9920140b, 0xb3686793, 0x1892e91b, 0x960826aa, 0x5dafc93a, 0xba378c3d, 0x4a7463f9, 0xe4ef3d18, + 0x39cc6eed, 0xc80546ae, 0x827c68bd, 0xd769e117, 0x5d8799e6, 0x849c33a0, 0x87c69df6, 0xf48ae38d, 0x1919ba38, + 0x7d811b7a, 0x48ea0c7a, 0xc3987ae1, 0xa11e78e1, 0xb7fad93b, 0x56a4151c, 0x4afa5d42, 0x01372462, 0x2b3a132b, + 0x8ad8e015, 0x084120a8, 0x15c0b094, 0xd6a32316, 0x1b09f48a, 0x5c047a93, 0xcf84e27b, 0x02769cc6, 0x7fec6f85, + 0xe73de13b, 0x489eaa05, 0x8e591294, 0x8a0657b6, 0x73f5abff, 0x3079898c, 0xbdd6deee, 0xb9ec5241, 0xe18c94d2, + 0x21f31f6a, 0xa586a70b, 0xb7ae0ff9, 0x698b1937, 0x2dd0e7f1, 0x03910259, 0xec9139d9, 0x9a2c2c3e, 0xeefdf274, + 0xc2186994, 0x1be87bce, 0xf382b735, 0xa69cfc80, 0x78969176, 0x5d918103, 0x73630b08, 0xd77a6eb5, 0x2f2b5d3c, + 0xa6218e47, 0xdadb1cb0, 0xd5b2efd3, 0x2725ecdd, 0x4285e4a2, 0x96c1849a, 0x703c4c47, 0xe9b8ddba, 0x6a0d3bc6, + 0xd95e5f16, 0x6e686834, 0x3b36d495, 0xcf77c713, 0x2c0d9e50, 0x7335ce96, 0x0df45e78, 0xb9d335aa, 0xb7624c85, + 0x60a375aa, 0x56c30fba, 0xb413c238, 0xcb21f87b, 0x04299e2f, 0xbdc6834c, 0x7c9f4367, 0x7591eaaf, 0x261703c0, + 0x8b32079c, 0x0565857b, 0x076956c9, 0x5b08cb4e, 0xc541dd42, 0x74afa5ff, 0x2c7179f5, 0xbcec5dec, 0x01e3f285, + 0x92b0e2b2, 0xd35d5518, 0x9d8fec2d, 0x8a4f244d, 0xdf2f617e, 0x600fc0e5, 0x4454d3e7, 0x1b2151a9, 0xe2bf4585, + 0x83c09ab1, 0x5332f11b, 0x33aa7d2b, 0x004ebdfd, 0xbad92e64, 0xd09732e0, 0x09ea7f7a, 0xf7529914, 0x815d8c57, + 0x9f487334, 0xb912c151, 0xaa7b561f, 0x8a44a637, 0x2eaa1874, 0x4a7998b5, 0x10bb0260, 0xb2916571, 0x2c72d209, + 0xea7136a0, 0xc78afa3e, 0x6b9f9302, 0x0ab8c607, 0xf0d3f807, 0x0a7e438e, 0xfb3a50f9, 0x7da2305e, 0x375adb47, + 0x3e8c85f4, 0xa2ae4887, 0xdf19492e, 0x933440d4, 0xb12fb3bd, 0xd2af3638, 0xbfba92f9, 0xc43d2e2f, 0x0773e346, + 0xadd9b420, 0x95f661a6, 0xe505e9e6, 0x5329e7aa, 0x335952b4, 0x7107e786, 0x46c4d261, 0x9d3719fb, 0x8974e2fc, + 0x64016341, 0x4a386676, 0x4c3400e2, 0x242e8801, 0xc5345ee9, 0xc7bafbbf, 0x16aeca77, 0x3a3b04f9, 0x14bbaf30, + 0x51c5500c, 0xdcbc7fc5, 0x6d5ce2d3, 0x103592ad, 0x42813ded, 0x1b9d836c, 0xd0dd060b, 0x958b1899, 0x09a4eee2, + 0x7e707ca3, 0xca86bf44, 0x09e08e90, 0x0dea4a39, 0x2432c303, 0x22e8e704, 0x616708da, 0x5b277077, 0x6b010faf, + 0x60344e01, 0xa8757fc8, 0x94d9e9b1, 0xb50baa7b, 0x936a3775, 0x4d8091e3, 0xfb7153e5, 0x95768330, 0xf1547ae3, + 0x04cd3b0c, 0xd8334f0a, 0xee4ac25f, 0xf92bb145, 0x2a574478, 0xba8526d5, 0xe646feec, 0x5ea5574d, 0xf85974ad, + 0xe2be42ae, 0x957c2e4f, 0x7c166e8a, 0x2b1cab87, 0x0e227b37, 0xdb14380c, 0xe7e696b8, 0x85bb89ea, 0x93b21a1d, + 0x1bbee909, 0x04012031, 0x42a557eb, 0x6d490229, 0x44267141, 0x47492b90, 0x15003831, 0x9bc4ef99, 0xd1ff5536, + 0xdd47eaf0, 0x57b1a31e, 0x0fff603b, 0xf569cebe, 0xb4514356, 0xa710410d, 0x639e2deb, 0x16d0ea2c, 0xf3d5b8ff, + 0xc8f15281, 0x212fa30a, 0xa1f90795, 0x8c5939ce, 0xb983cf32, 0x5ecb7e4c, 0x3f14b32c, 0x3dc80c3f, 0x43977205, + 0x4e35de3c, 0x8b567153, 0x796f6505, 0xc8de53e5, 0x495feb0f, 0x8cab29c7, 0x79b4c7c7, 0x53a0ffb2, 0xe674a82d, + 0xb3bc2eda, 0x233d9391, 0x7ac7cdb5, 0xe251210d, 0xea9b73ee, 0x286a37d2, 0x67a4db08, 0xb91d805e, 0x1642f33c, + 0xeea404e7, 0x7b7478ed, 0x8f2218a8, 0x089dbdf6, 0x937dc923, 0x4bc2c2f8, 0x95a99148, 0xf631cf0a, 0xd3a8cac3, + 0xb87caeec, 0xa1e7b1d3, 0xd51e9aa5, 0xb9f2c11a, 0xfebb91bf, 0x305c63a7, 0x0f2fd1c2, 0x490bfd5b, 0xa0488d7a, + 0x0262ffa9, 0x54d824e0, 0xf03f54f3, 0xdae11305, 0xa6f2bb93, 0x03f380c6, 0xc9c2dbcf, 0x5b9eb6c5, 0xe69974e5, + 0x66cd1984, 0x8472744b, 0x0877f427, 0x114f5458, 0xf723032b, 0x026da675, 0x955f8453, 0xb3c59a3e, 0xd8a483e0, + 0xba63153a, 0x44aa93a6, 0xf7fa8657, 0x8f0f5f02, 0x4b6c221d, 0x4cf548f7, 0xb310a937, 0xcb18db72, 0x9f2fe981, + 0xcb048ffb, 0xde0dc29a, 0xc9ccbcb9, 0x788984ac, 0x9a2b97a9, 0x0961b1e9, 0x2b162c21, 0xd131b1b3, 0xf73cfcdf, + 0xbd92f198, 0xebb5c86b, 0xee7de661, 0x987f5a1c, 0xe334ec83, 0xc92b9ee3, 0x1b7967e8, 0x59d41431, 0x43b7fa72, + 0x4ab866f5, 0xca8658b3, 0x60ad7252, 0x9b348dc8, 0x91175d51, 0xef948ee7, 0xfca3ea55, 0x8d35d797, 0x19a337a9, + 0x4c65ac1f, 0x33de6e9c, 0xb20b7385, 0x103a07a1, 0x7b83349b, 0xc4bb4734, 0x7a7992e8, 0x1bb35312, 0x8563942f, + 0x619c9c85, 0x8c3c0be8, 0x5f15a787, 0x6a08d49c, 0x7e79ba92, 0xc934f560, 0x0de3ab23, 0xd07fa2a7, 0xdf0e6890, + 0xe4f424d2, 0xb2a3d551, 0xb63b4c88, 0x9d0410e4, 0x57435879, 0xb8c847e3, 0x618dca61, 0x5597dedb, 0xa850f89b, + 0xc24eee91, 0xa9c55e9e, 0x62e49103, 0x73028847, 0x9008043a, 0x5dcfe8a5, 0xba972981, 0xb6971cbd, 0x24b648f8, + 0xb2fe6e39, 0xf33f46f6, 0xd458e108, 0xcdba4023, 0x73989da8, 0x98323893, 0x03e1b5da, 0x5f141363, 0x7e4b2ea4, + 0xff9e2fe2, 0x2e7e2c27, 0x5fa8ce94, 0x7500c393, 0x2b095536, 0xd7adb8b2, 0x0d8ee53c, 0x1b07a885, 0x4cd13366, + 0x9e8bba40, 0xdc13c212, 0x4de5af78, 0x39c6981d, 0x25fb695a, 0x9a16af95, 0xc07597e2, 0x0c47c3af, 0xf6ab6e47, + 0x20d01a80, 0xdd95effa, 0x4797e929, 0xabf70bff, 0x7bdbdd4d, 0xf8c68947, 0x69f5ab80, 0xa81ddc45, 0xafdf42df, + 0x4217a029, 0xb5cad5d8, 0x43a6cdb3, 0xfbd6c787, 0x914c99ac, 0x159bf2ef, 0x0583958a, 0xa724072c, 0x45879914, + 0x210de3ad, 0xd9b1c89b, 0x41c95306, 0x0335e346, 0xc2b72414, 0x35df8a99, 0xd627f5fb, 0xc59dd175, 0xa3ea6b8c, + 0xf918325e, 0x2142bbed, 0xd44a8761, 0x17543092, 0x9f0cd195, 0x72998655, 0x539cecb9, 0xad3b89f3, 0x0960c27d, + 0xe1ff0c8f, 0x35b8ad30, 0x25ceb313, 0xc837cc84, 0x77e45a8d, 0x312e63d1, 0xe9754c5a, 0x44059aca, 0x9c4af593, + 0x1545288f, 0x243119ba, 0x426b9b71, 0x9aab3011, 0x64b5d6f4, 0x71bfe45f, 0xc4759a03, 0x33988b27, 0x8bfc4a16, + 0x555f1c69, 0x8d433dbf, 0x97939063, 0x536b76db, 0x48a4689b, 0xa4238b44, 0xff322fdf, 0xf1c311f1, 0x7b78daaa, + 0x1124781a, 0xbfe1c87e, 0x17102326, 0xe8427fa9, 0xf4211132, 0x385e5ec5, 0xf0510dea, 0xd64977af, 0x49e91cb7, + 0xd13c70eb, 0x59779bb8, 0x6b60f144, 0xd3eaa87a, 0x839007d6, 0x58133301, 0x046ef57f, 0x426ce126, 0x4b8bacaa, + 0x2fff679d, 0x0f316c2a, 0x6b1ce83e, 0x8b65cfb4, 0xf44b4f7e, 0x7c8a1966, 0x2cfdfe8f, 0x329ab488, 0x3eb3d696, + 0xdf373188, 0x81a04caf, 0x8b3a2a72, 0xeecf542a, 0x0f29ac94, 0xdd62e195, 0xbc6eea91, 0x39355bd0, 0x12d07ff8, + 0xaa297cec, 0xe9908e11, 0x7ca85dc7, 0xfc55ef42, 0x9d187d48, 0x789909ec, 0xde6694e4, 0xcec0d211, 0x449e688b, + 0x4724b598, 0xa082f2be, 0x80f2d1bc, 0x2d6f7d47, 0xa78a2c48, 0x02ca1c5f, 0x7eec9d60, 0x2859ce34, 0x9e92e917, + 0x97a97709, 0x06ac4616, 0x5715a2c1, 0x60c33002, 0x377b78b1, 0xa694e224, 0xe41a6833, 0x61d875c5, 0xcba7a2e4, + 0xec7c6426, 0xb2b00e4d, 0xd703ff1c, 0x400143cc, 0x2ab399d3, 0x840ae344, 0x39c71a07, 0x5a9b4a8f, 0x2aef9b6b, + 0xadb0c881, 0x67dc2bf2, 0x7bb358d6, 0xe1891ea8, 0x370b8c23, 0x4fd6f6d5, 0x0e1bc2a5, 0xfd955f50, 0x17878cf1, + 0x1722cdbd, 0x32026ae3, 0x0592bb94, 0x4dcba616, 0x91bc2a85, 0xf16bc70b, 0xd28c9e98, 0xe04e076b, 0x3f1f5bd3, + 0xacf3c85a, 0x9402528c, 0x5bc3030d, 0xab9b9a49, 0x7caf7371, 0x3af129d1, 0xc5e53575, 0x28385041, 0x1009d459, + 0xfc2a517b, 0x34157dfa, 0x3871137b, 0xb41ae34e, 0xc2a8b852, 0x49a3d81d, 0x641d788f, 0x87ba4a77, 0x87b12bd7, + 0x84190a97, 0xf62bb800, 0xd4927c7a, 0x85cec5a7, 0x111d58b9, 0x181004fa, 0xf0d31589, 0x01afaa39, 0xf78a8edf, + 0x76bb101b, 0xd39a6d7e, 0x599c0129, 0x01df95aa, 0x6476e519, 0xdbc6cb38, 0x686878ad, 0x01eb54ad, 0x294633e9, + 0x181e893d, 0xc7b71be4, 0xbcd982d9, 0xec6eacc0, 0x47e64984, 0x5d5445aa, 0xafd2a8d0, 0x7acd1fe6, 0xbad9cad3, + 0x22f67c0d, 0x4da096f5, 0x57d574dd, 0x6e90dbce, 0x3935aae6, 0xf9ab7778, 0xf656acc2, 0x2a1304f1, 0x99dcf69c, + 0xe6a540e5, 0x6bdc7201, 0x2dcb5235, 0x654948b3, 0x13a727d4, 0x30dff33e, 0x713a54e5, 0x567a9ffd, 0x4c732841, + 0xb4fe9a27, 0x714cf344, 0x6554dccd, 0x9b909dae, 0x9be99fdd, 0xc4074772, 0x1c97bc2d, 0x02b0b06d, 0x3d93975a, + 0x7f52ba1b, 0xf0d4129b, 0x53470ae4, 0x040a33e4, 0x3e8ac85b, 0xb21e2c1a, 0xdbe1c4d7, 0x22361a77, 0xd9daf151, + 0x729ff2fb, 0x1bed36b2, 0xf31459e7, 0x4a969039, 0x6a548b69, 0x10b34834, 0xc205b51a, 0x03f117c9, 0x71a0f6ed, + 0xc6cc8cdf, 0x74cca073, 0x87b59a6f, 0x3c705618, 0x17704c1e, 0xb536810e, 0x5126e138, 0x0b8b1d71, 0x210c8a75, + 0x47401180, 0xd8168e22, 0xd83a3f82, 0xd8303355, 0x9d030096, 0xece1425f, 0x0b6aab00, 0x50c2aa9a, 0x8f63d0d2, + 0xbd095fff, 0xadb30df9, 0x2133d717, 0xe24b0cc9, 0x1ab47f74, 0xd856ecf4, 0xa0affe33, 0xe934cbcb, 0xd63f2452, + 0x6aaaf6a1, 0x658ff37f, 0x25622d12, 0x42192927, 0xcedb01ff, 0xf8a0faa7, 0x1ae722d9, 0x1a95e80c, 0x0683c243, + 0x1935fab5, 0x6eba9687, 0xcead47cd, 0x5d47c61f, 0x7670576a, 0xf7b0fa87, 0x1833d959, 0xa64f4102, 0x41fe9ec3, + 0x451b0a50, 0xab8bdffa, 0x15597a0d, 0x83deb113, 0x11c9f955, 0x551dfe7d, 0xa1fc09e9, 0xf44e1dd1, 0x1a6fd05f, + 0x38a865a9, 0x814f4409, 0x233f74ac, 0x850dc9b2, 0x5c8fde34, 0xdda32282, 0x3867ff8e, 0x9f1690f0, 0x7aa7a7b8, + 0xa4aa7845, 0x53a7d6fa, 0xb75f5b1d, 0x625bb100, 0x3c79e394, 0xa339a9e8, 0x9d789178, 0x7c741a66, 0xd2377cde, + 0xa23e16f1, 0xf6dd5a8c, 0xb1524d28, 0x2fa5ef01, 0x73f9a1fe, 0x64c68602, 0x7a8e51c8, 0x46867558, 0xa38a3078, + 0x6470abb2, 0xca2c8be1, 0x89064e0c, 0xdf853717, 0xd31059e5, 0x83d48889, 0xac51d6e8, 0x8c92a2ba, 0x21c476fb, + 0x1142bc33, 0x5e3bc7d8, 0xa3ff2bb0, 0x3e5f2a69, 0x88bad5d0, 0x514368ce, 0x73e3b13c, 0x55cc6a61, 0x8c8336d6, + 0xb61c3442, 0x3fc6aaef, 0xb371d342, 0xd891c604, 0xd4005821, 0x155e021a, 0x05001b38, 0xde53dddd, 0xbccda9a3, + 0xcc7ef72a, 0x1ce08738, 0x3205495c, 0x5797b855, 0x816c06d0, 0x9349ccd2, 0x4487394c, 0xe0923a82, 0x1a8732de, + 0x813249ce, 0x2c091c4a, 0x5e3690a2, 0x668d76d6, 0x1f0c3012, 0x8d057d91, 0xddbe207b, 0x758cf572, 0x9f5fe033, + 0x4716cc46, 0x79bd903e, 0xe168646c, 0xdcf8e84b, 0xa2e1e3a2, 0xc3396fcc, 0xbd5e7415, 0xfb97f1ce, 0x60dcefd2, + 0xde55fbbc, 0xe4e8acef, 0xc41f5286, 0xf7f38c08, 0x25756812, 0x0bf80276, 0xea8a0255, 0xcc0096b8, 0x19549b74, + 0xb3817237, 0xce5f24b0, 0xef42db1e, 0x9058a60b, 0xbbd696fe, 0x85247437, 0x5537cbdd, 0xce93f7a1, 0x57edd261, + 0x1054e3dc, 0x82313922, 0x889864a1, 0xfcdb647a, 0x930bafa2, 0x60177960, 0x3e1eb3a8, 0x44490e03, 0xcbe3edef, + 0xa28bbf0f, 0x9a369c68, 0xe85177b9, 0xf2211374, 0x96b24108, 0x54c6e2d5, 0xa15e4ce5, 0x9bd7b256, 0x0efa953c, + 0x1021b207, 0xacbe9bfa, 0x89637301, 0xb49777df, 0xdc3046cc, 0x0f2441e1, 0xd6cfff9a, 0xf17ced6a, 0x9c07e2bc, + 0x9035d35f, 0x4330a9c9, 0x3ffd443f, 0xe721c631, 0xbcb449d4, 0xc038912a, 0x33728283, 0xa2f1f51a, 0xe664fc73, + 0x1e4e0cc5, 0xd6e96a23, 0x57e2df5c, 0xd214f1ce, 0xe59c7461, 0x8393bb73, 0x588bb469, 0xcb48775c, 0x824ae1f1, + 0x90fa5fbc, 0x76bc3db2, 0xe40bfd3a, 0x5e29ab1c, 0x66121505, 0x138bf87e, 0x80dffd91, 0xce78931d, 0x6d2f1aba, + 0x1baa5797, 0x1e382340, 0x326b13b2, 0x1717952f, 0x2555451a, 0x92ea10e4, 0x921abe29, 0x904de17e, 0xcd2acd15, + 0x661cdf3f, 0x57697faa, 0xcaeebfb4, 0x1bfdd7e8, 0x621cad15, 0x96800389, 0xe9b62fea, 0x4770c8d0, 0x69d5ac7d, + 0x8cec75c8, 0x8cd42105, 0xe3a6434f, 0xa7474ca9, 0x64cb08a6, 0xb40a0b29, 0x1cbcf0e5, 0x7501df26, 0xb742e814, + 0x47f3d68d, 0x36b7f94a, 0x8b6d236c, 0x026472f3, 0x081017b3, 0x193e3776, 0x40b750cc, 0x711cf6c9, 0xa1cdb8b2, + 0x82f30d7f, 0xf155d303, 0xdb0e831f, 0x0c250b8d, 0xa09040bc, 0xae3924b2, 0x72747979, 0x86b04960, 0xddeae3bc, + 0x940325b1, 0x4748dad5, 0xbef90eb2, 0x65e2fa84, 0x55765683, 0x6e98c9d1, 0x4bb25007, 0x0972cfc6, 0x7f10a3b3, + 0xb5e0115d, 0x35c39c29, 0xb157f229, 0xba6ffe9e, 0xd211f243, 0x6e4bc971, 0xb1eada18, 0x5765a9cb, 0x247331a3, + 0x11b051af, 0xfa0e0e9b, 0x1e576e1e, 0x06c70b66, 0x68f1fc4a, 0xb857676e, 0x8a38caa6, 0x84b9e570, 0x6ae96cc7, + 0x707d276f, 0x7419e722, 0xa8f8dfdd, 0xcd243da2, 0x2eacc2ac, 0xc83543a9, 0xb30c2b0d, 0x4e64712f, 0x40855a8f, + 0x3cf4a945, 0x3103881b, 0x1309fa99, 0x1965fb2e, 0x04d479f5, 0x2d9ef8de, 0x185bcba9, 0x8f932b8f, 0xa97d6681, + 0x3855e277, 0xb9505008, 0x9989fcaa, 0x54abfcd3, 0x088d4d70, 0xa2341b7f, 0x9611ed1e, 0x9e9c0986, 0x92715284, + 0xe87abcb8, 0x41e4a067, 0xfdedd7a9, 0x9f9689f0, 0x2eaf6c66, 0x8240579c, 0x53d61982, 0xd802d1bf, 0xa387b8fd, + 0x66b47322, 0x866061b1, 0xa7aac97a, 0xe83f4ab2, 0x399dc825, 0xd9cdff4d, 0x3b2081d2, 0xa3a940c7, 0xd7e75a41, + 0x7a1ec503, 0x75a475fa, 0xc9f9bcae, 0xc983215f, 0x1fbe9f28, 0x3ea2c115, 0xb7ce6cdb, 0xf312173a, 0xd587b8a2, + 0x9a693622, 0x18069d7b, 0x94095807, 0xd3752cc3, 0xb6fb36ec, 0x968bb6c2, 0xd250959a, 0x62f22924, 0x1964f21e, + 0x3d00a3dc, 0x8360f73a, 0xff3adfc6, 0x985963eb, 0x2a5c9bc2, 0x8d785021, 0xe9cb6795, 0xf249a9b9, 0xcc5cb20c, + 0x7b83cf2d, 0x1ea6c146, 0xbead215f, 0x6d27497d, 0x3d5561fe, 0x9957bf7c, 0x8a6444b3, 0xf6ae3c02, 0xb7fce2b3, + 0xb6d599b4, 0xfe264e55, 0xf05b28c5, 0x7773f900, 0xa4d8e196, 0x2bbf3561, 0x1f050f62, 0x36691bfe, 0x22bebf76, + 0xbb239303, 0x255fdcdc, 0xa757d2c8, 0xfb80a5d9, 0x61b1b30f, 0xbddd478c, 0x71b0b174, 0x05667240, 0x3c6ec900, + 0x4917cff3, 0x0fdaf1af, 0x505dc6fb, 0x2ac166d9, 0xcf1a713d, 0x44f41c94, 0x5c43eb37, 0xbf44de18, 0x58f0d592, + 0x2712e8c4, 0xa33a2400, 0xf9582117, 0x5bdab76f, 0xda486290, 0x06a0a322, 0x5c763275, 0x28166776, 0xfdce0f54, + 0xf1b4da7d, 0xf4045e71, 0x7d5cb1ae, 0xd90b2f7c, 0x4bec8141, 0x7046e75a, 0x9a3df9b5, 0x027671fe, 0xccfdc3ff, + 0x703a7af7, 0xcd558c45, 0xbdcfa0cb, 0x529e7353, 0x062c7a34, 0xeb4ffcd5, 0x30ac4b49, 0xa047578e, 0x62a44077, + 0x381894c1, 0xfd3d9527, 0xba77a878, 0x01131f21, 0x7cf47cbe, 0xb6e9df4d, 0x5d9f1d8c, 0x2f6a40f1, 0xdb2c8226, + 0xe7a23cf3, 0x3c0668df, 0xa35b67cc, 0x3828b198, 0x1a7c8bfa, 0xd6a6a411, 0xd72508ee, 0x8af20ef3, 0xf1d764b3, + 0x5afb8e37, 0x2261e42f, 0xab1f6dca, 0xb512d07c, 0x6ccdbc80, 0x52daeea8, 0x5f7f9f2d, 0xc922c5a2, 0x4b94fb99, + 0x9ff66429, 0xf555f99c, 0x9aa90453, 0x64de48ee, 0x5c62427e, 0x86778bf3, 0xd9f3dfc1, 0x292798cc, 0x8afdda46, + 0x801ba435, 0x7efa9cb1, 0x15e7bf3f, 0xfbcbcb82, 0xdc050980, 0xf5b3c6e5, 0x5533cb5b, 0x05217bc6, 0x2a80cf96, + 0x938eb31b, 0x1ce70a38, 0x523ccfcf, 0x32d29700, 0x6c8efb6e, 0x6ff066cc, 0x707a6c0f, 0xc51ec885, 0xd0ba5beb, + 0x1fb14547, 0x2b24970c, 0xcc69b407, 0xc7be4eac, 0x098ffdcd, 0x7b6f4c64, 0x4b81475e, 0x61645020, 0x160c881d, + 0xf8a698ff, 0xba6115f8, 0xa25475ec, 0x512103ac, 0x29d3a7ed, 0x8bfda029, 0x39243f7d, 0x1051a710, 0x28a91377, + 0xf8a2e1d0, 0x34062d46, 0xc96dafce, 0xdafa7986, 0xebc187ca, 0x1096eeae, 0x23f8c265, 0x510aada4, 0xa48fb610, + 0x72a23360, 0xacd48276, 0x5065f5ed, 0x7832bc5d, 0x873d63e1, 0xb7c46598, 0x0423127f, 0x00d62a6d, 0xddb3e536, + 0x09392294, 0x7b55fc4a, 0x46d2f5cb, 0x9de64fa8, 0x51ad0bb3, 0x74604e1f, 0x2999ba28, 0x0e1e2214, 0x528a73ce, + 0x7cfdf37a, 0x903a6232, 0xc5766bdd, 0x536e3d79, 0x57a366d2, 0xab137337, 0xf8becdef, 0xd7679add, 0x578dffa7, + 0x3a82fe73, 0x525b6a2b, 0xbabf771d, 0x9a0f32f7, 0xecbc32be, 0x67131d9e, 0x3c831f55, 0x67ecd871, 0xe56d7d30, + 0xd5264031, 0x61e1854e, 0xb946eb62, 0x7e30d55d, 0xb491c734, 0x7581341b, 0x80817929, 0xa87cd749, 0xd08f9c90, + 0x691a1302, 0xbccebf6c, 0xbf3f70b3, 0x92961c65, 0xac57a6c1, 0x6a668dce, 0x07e2e9cf, 0x80e63cf5, 0xe4fa9922, + 0x3a786111, 0xf5af1bdd, 0x4bae8a6b, 0x4efd113c, 0x0cce8136, 0x43de22df, 0xfb36219e, 0x30a44db8, 0xbe14aee2, + 0x1423e880, 0xdd28df91, 0x78317dc1, 0xba4bdfdd, 0xc9cf59ca, 0xee7dddc4, 0xc70018fd, 0x78c70e60, 0xd5e16e1f, + 0xb1d88d0d, 0x15ca14df, 0xa75d2e2d, 0xa6d8a437, 0x2f2fee3b, 0xb090d087, 0x39b60753, 0x69998a07, 0x357e93bf, + 0xbda40a0e, 0xc3455f02, 0xd07e1de9, 0xe9876adc, 0xfdee66ee, 0x67613aaf, 0x33d37e27, 0x64223f4e, 0xf482652a, + 0x789d4889, 0x44c0f6dd, 0x2d0b1d53, 0xc9660d17, 0xc517bde0, 0xe6586bff, 0x9a2cfea7, 0xdd42b74b, 0x1d45d9d1, + 0xf9c75a88, 0xb84ab30e, 0xee45a64a, 0x38fb6f5d, 0xb785a299, 0x71e29e82, 0xce0e7f12, 0xd4b24301, 0x8b43c398, + 0x1a1be6ae, 0x49be7922, 0x9aff48a2, 0xf7dd58dd, 0x2d5f53d7, 0x4ad29cce, 0x85bdd745, 0x3f27d01f, 0xba6d8dba, + 0xddf24389, 0xcbc45d0e, 0xed53a439, 0xb44312ca, 0x2d903af7, 0xc932415f, 0x304e3260, 0x0453fb69, 0x0006aedd, + 0xa3db78eb, 0xbc4576f7, 0xd8fc4e5c, 0xbbacf5e7, 0x278381e8, 0xbafbe5c4, 0xf059bb3f, 0x3a38e669, 0xdb0a6385, + 0x848f1862, 0xa658fcf5, 0xfac6fc1f, 0x90b1e37d, 0x965e4da4, 0x6aab91ee, 0x86e7fd0c, 0xad7c84a8, 0x6f892c58, + 0xebdb5d1e, 0xa1e5afa5, 0x2a0bf8d7, 0x141b7243, 0x0ed22f2f, 0x02e1bddc, 0xd6e1e015, 0x5c770f6b, 0xa79873b8, + 0xb586d5ef, 0x3d9e3b5b, 0x1cd32f6b, 0xce4d5e21, 0xb22b5493, 0x1b4abdce, 0x96851edc, 0x45c01ee5, 0x609e4a44, + 0x0487b5d7, 0xcb62c334, 0xcd74f2fa, 0xfa3cf3f8, 0xc34f4140, 0xc96e2c63, 0x56b15813, 0xbec1c6ee, 0xcb1565ce, + 0xcff63e04, 0x706e279a, 0x8b3e46af, 0x769248ff, 0x8bc1e4b4, 0xb34c8cd9, 0xd20d4ecc, 0xdb1a04b7, 0x500005dd, + 0x3e0ee0fa, 0x76b9de0f, 0xb293b17f, 0xce6d57a6, 0x063865b6, 0x2a38bc6f, 0x982c8725, 0x98ad64cd, 0xbecd10a6, + 0x5eddf237, 0x5af798f1, 0xccb1dec7, 0x3d4865a4, 0xa0ccf884, 0x7c605769, 0x4b1837c8, 0x1262b23a, 0xd08a43bc, + 0x65ec3427, 0x202d71ac, 0x0401b77a, 0xc0b9b09e, 0x5ea83bd7, 0x1e3c463b, 0x1bb173c9, 0x95b437d6, 0xea042e7c, + 0xd5977496, 0x56420ff7, 0x6b8e172d, 0x619f39a5, 0x9912a2c7, 0xd53a0665, 0xfcffbc42, 0xdb16703f, 0xde42bd0f, + 0x67d5ca5a, 0x57bf00ec, 0x51872b24, 0x67787656, 0xbedab6c0, 0xdb78fb87, 0xaa4665f8, 0x30b493a3, 0x1f633c08, + 0xc9bcec0e, 0x6f432dd3, 0xcc24aa5e, 0x44664b8e, 0xf5b997a7, 0xaa3ca9eb, 0xcbfc3029, 0x5f15d227, 0xe0360c36, + 0xe89cf700, 0x97f16597, 0xe02aeba9, 0x4e4920ff, 0x21c2446d, 0x99c7da3e, 0xfd3fed83, 0xa0fa9e3e, 0x47c193d5, + 0x9d41ed6e, 0xeb346eac, 0xb407aae4, 0x18485590, 0x5006e69f, 0xc702db59, 0xd4a4d6c7, 0x9b4ff732, 0xa5920a73, + 0x3d874683, 0x03369cc8, 0x889ffebd, 0x242c0191, 0x1a018d0b, 0xdb49665e, 0x131118cf, 0x69d5c948, 0xbd42b06c, + 0xf45c2501, 0x5394f279, 0xe023554a, 0x32965275, 0x6bb35b58, 0x92cfe877, 0x363fc32d, 0x35ab9f9f, 0x8fcac887, + 0x6ede8ddc, 0xa672991e, 0xa3da3d1d, 0x5524a964, 0x6f4d3a4e, 0xf57f2f76, 0x7e6d4c26, 0x11845b67, 0x6a24443b, + 0xb25195da, 0x446f8d34, 0x87a49017, 0x6d8023fb, 0x588e1a14, 0x7433c8e5, 0xfa5bf83e, 0xab34c428, 0x16ef933c, + 0xec14c4d7, 0xa4d8c216, 0xe99f4824, 0x30b34a76, 0x75a4de4d, 0x0d337752, 0x1fde3bf8, 0x16819d2d, 0x86f30856, + 0x582207ef, 0x6f394269, 0x3a70476a, 0xf18f5b1a, 0xdc094977, 0xbd7ee0be, 0x6a43957a, 0x1ac25676, 0x5e67a22e, + 0x2fdfe1fc, 0x1f184e4d, 0xfee151e8, 0x28120609, 0x27c27e52, 0x16e0e6b1, 0xe9b8959e, 0x50fe0eb3, 0x98963997, + 0x3835fb41, 0x0abfb165, 0xc9a372f4, 0xee2def02, 0x57c660ab, 0xf33280dd, 0x8082dfb0, 0xc424a1f8, 0x2823a654, + 0x54d2fb38, 0xf8db8570, 0x94b0eb6e, 0x78163d2a, 0xffe02f6c, 0xa6aabe43, 0xa2809f7b, 0xbdf0d0ab, 0x800c32cb, + 0x54e39b78, 0xc44cd339, 0x868d8b61, 0x6bdfa104, 0x2cc3088f, 0x928b6cc7, 0x5f23b133, 0x2f5e8b65, 0x3a97ad76, + 0x05ca221a, 0x07e8a798, 0x85aadb0d, 0x4130a4dd, 0xf571abf7, 0x98086aeb, 0x54018e01, 0xa8969b11, 0x25039808, + 0x088a5c12, 0xdf549b9e, 0xc54571ff, 0xc701c434, 0x9d60dad1, 0x1b13015c, 0xf4eaa06e, 0x0d5382b7, 0x1cfc6c50, + 0x6d188521, 0x6375950c, 0x70dfa08d, 0x31cd1e0b, 0xb3641da2, 0x4d1e4508, 0x70fda500, 0x275c689e, 0x34c20dad, + 0x608a07c7, 0x96a85c6b, 0xf7c96458, 0x4d988839, 0x320cd3e1, 0x2222439c, 0xaa2dac60, 0x59bc21ba, 0xd757deb7, + 0x124aa7b8, 0x035d6248, 0x19b28400, 0x3e76aff7, 0x221ca0b3, 0x01fafaf0, 0xf72f3ac7, 0x6f03188d, 0x044352be, + 0x1e82d42a, 0x2e38357c, 0x3236b011, 0xb35fa643, 0xdb31b48c, 0xb73ba985, 0x9b57b516, 0x7692c6c3, 0x4af8e384, + 0x4655449d, 0xa83a926d, 0xd1ac8045, 0x86e19c86, 0x8f2a4ea0, 0xfdf145e5, 0x14887130, 0x23715211, 0x22889e06, + 0x27796a43, 0xba715854, 0x30e8a094, 0x6b511917, 0x7c15aebb, 0xdb5fbac4, 0x31fc5dea, 0xd7c1bb46, 0x03ff167f, + 0x7b4f2233, 0x2e1eaea4, 0xad2452f7, 0xe7f9e15e, 0xcb78f28b, 0x07c6439f, 0x692d6d9b, 0xfaa13447, 0xc5d907eb, + 0x30a5670c, 0xb51148c6, 0x238d9ae3, 0x86e358f9, 0x6d708b31, 0xfb467cec, 0x915318c5, 0x28525f09, 0x3a91dbf6, + 0x57884beb, 0x981819eb, 0xd72a0bf7, 0x610c8346, 0x02a72fb9, 0xf0bc8d87, 0x93d8e400, 0x6fb3a739, 0x37d5d55d, + 0x6c32423f, 0xa8883306, 0xa63364c5, 0xe6b9677a, 0x73bcffb7, 0xa9b9704e, 0x99e3481c, 0x146ecfa8, 0x783a464f, + 0x2a7ce9cf, 0x133eb981, 0x7ad2b2cf, 0xc28e0cc1, 0xc12a5922, 0x0bf620d3, 0x30803ab3, 0x984be0ef, 0xd2a6f095, + 0x9f60b9f4, 0xfeb392d2, 0x9428ed23, 0xb950cac6, 0x98b07963, 0x869496b7, 0x9ec3bd16, 0x0e965a87, 0xd487995b, + 0x6a12dfea, 0xfdf152c9, 0xffd666d8, 0xbc6481af, 0x0fb65eb7, 0x107a134e, 0x28a2c3f8, 0xc3934940, 0x77d985bd, + 0x1222488d, 0x98f405e9, 0x26d5bf6a, 0x32d23c2b, 0xefdbe793, 0x54ae48d5, 0xf451d443, 0x3330c470, 0x4b6803bb, + 0xa4fb7320, 0x8b8c1266, 0x8931f926, 0x62fa8fc8, 0x550cef49, 0xf22982b4, 0xdffdeae5, 0x693cecd3, 0xb00c6092, + 0xcbe96dfa, 0xbb4d56a6, 0x7eb8be25, 0xc23ec9fd, 0xa0384146, 0xf83cb5fb, 0xdf3c6d14, 0x662cf0db, 0x6e68bb24, + 0xefef980a, 0x3e962722, 0xf1823ea9, 0xc025e6c0, 0xf1b4eff3, 0xba4cbf50, 0xba84af8f, 0xff6e30ab, 0x1dfb34a5, + 0x540f5644, 0x35fb8064, 0x573aaf77, 0x46ef33b6, 0x674512ee, 0xd1666dab, 0xf753ca96, 0xb7b08b16, 0x2100bdd4, + 0x3838f398, 0x1696967f, 0x9a763bb7, 0xc0cec5c5, 0x27aae38c, 0x0592b582, 0x887464ed, 0x69c8b4bf, 0x3f3375ea, + 0x197f206d, 0x467b38c8, 0x47eb4c28, 0xaddfa931, 0xca653e3d, 0x16b56c0c, 0x2db228b3, 0xe72e28e3, 0xcb6662f3, + 0xd61f8f29, 0x43183bd6, 0x1c7c2e18, 0x30c679cf, 0xe180e446, 0xd126a6a7, 0xaa1512e6, 0xff3c0dab, 0x5e12a208, + 0xa8fc4db2, 0x7d08d980, 0x8491fad0, 0x96420b5c, 0x8364f0fe, 0x3097569b, 0x8880571d, 0xf0bdb3b2, 0x341d9aeb, + 0xc45ec9f2, 0x37471d39, 0xdbc4aa3d, 0x904864be, 0xfe8fa2f9, 0xc325e5c9, 0xdf7dd751, 0xedf5753a, 0x60f6e03b, + 0x57f4b56e, 0x82a8ee72, 0x5a400a96, 0x23b315d9, 0x26c971d7, 0xcfed740f, 0x03831ab4, 0x2d103152, 0xbbb482cc, + 0x50ec8e63, 0x72a6d041, 0x198707ee, 0x0d9e9776, 0x1ba8cc5b, 0x90f560ed, 0x976ef175, 0xc33287b8, 0xf3da47fd, + 0x287a112e, 0xa886746d, 0x6e4262f5, 0x23ff7bc5, 0x51cb7067, 0x7da4fbda, 0x4e133f36, 0x25cf88a6, 0xc506fd14, + 0x9a5204c2, 0x4105e72e, 0xb6ee4aad, 0x22146354, 0x1da611e4, 0x0e4c7087, 0xd938079a, 0x7dcfb6d8, 0x4c07c73d, + 0x99d0d95d, 0x3c56c850, 0x285406aa, 0x946e2814, 0x52fa818e, 0xbec141a3, 0xd7677ad3, 0x8a921246, 0xd6c63f68, + 0x14c787c9, 0x2e396b1d, 0x1c4898bb, 0x92a09de3, 0x2df9c5f1, 0xf2a0647a, 0xc4c92daa, 0x487acc4f, 0x310415e6, + 0xe9abf3a7, 0xaadea7b2, 0x40fadf7a, 0x2a69e6a7, 0x735b9d37, 0x8ccb8ab9, 0x77308a64, 0x7f15f6b0, 0x67f92c4a, + 0x1f76769e, 0x540cd0bb, 0x3d0eb7f6, 0xc27948df, 0x255fa3a7, 0x571dfd7c, 0x7e24a022, 0x56341b12, 0x052cef70, + 0xaabb8e59, 0x13578b54, 0xdd559ef3, 0x81499ace, 0x4c8a3f6f, 0x5e778262, 0xd0873502, 0xd1770f4e, 0xf090013c, + 0x03d5b048, 0x1fd3d0a5, 0xdf48788f, 0xe564bbce, 0xad52c10f, 0xad84a40b, 0x7fe83fec, 0xd620786d, 0xcfbb01fc, + 0xf8096a03, 0xdd000a68, 0xd5d5bc53, 0xac393f4c, 0x3a0740a3, 0x1a8d0c63, 0x8e230f06, 0x157274fb, 0x18da99ba, + 0x70bd7cc5, 0xb6f836e7, 0x416cdc87, 0x9d87c0b4, 0x33b6bc80, 0x96b04d03, 0x78debb9d, 0xca4295eb, 0xa81091f2, + 0xa19e6b31, 0x91e13a2b, 0x3e6411ba, 0xe83fe8ae, 0xfe9875a9, 0x4eb8ec92, 0x30535375, 0x72100cb8, 0x58ba5b3c, + 0x846fcfab, 0x5b046bd2, 0x7959de12, 0x2c7b63d4, 0x840d7ace, 0x1345e7d0, 0x25affc6d, 0xdd4a8c02, 0xcdbac355, + 0xcd5bc582, 0x0e0ff05f, 0xb7ce9b6d, 0xba1d3dee, 0xfa4e7f93, 0x509f800d, 0xbb2b45ac, 0x53501a59, 0x1ff3bd3a, + 0x826d150a, 0xa9af2196, 0x1fd52d89, 0x2fdf1b3e, 0xc2af6e12, 0x51a3b051, 0xc0d91fc4, 0x3bb9faa8, 0x4b74211b, + 0x2c1a1fe4, 0xe62a6a37, 0xe6921703, 0x4e79b332, 0x6413d247, 0x18a5d66a, 0xcf595054, 0x92cb65a6, 0x60bece79, + 0x3e7a7b0c, 0x1cf1a6c8, 0x288145d6, 0x43b46959, 0x05b4b697, 0x5f6da8ad, 0x9071b036, 0x5b736297, 0xc96a49a4, + 0x0734ef15, 0x7063a43c, 0x0d587f68, 0xd2a529a2, 0x29c18ace, 0xa5b957f6, 0x9bde23ff, 0x91d9b114, 0x840b4d32, + 0x139ce19e, 0x5ab873be, 0xc267f78c, 0x57015155, 0x7da51bac, 0xf36fd279, 0x3dc220ef, 0x9bc8bf21, 0xe311d1bf, + 0x24203603, 0x0dc3808a, 0xaa92ff1c, 0xe33615f4, 0xacb8b473, 0x08a0146c, 0x2f7ecbb4, 0x6e0e2758, 0xc4e197d2, + 0xa5c66311, 0xbc6f767c, 0x6f6003ec, 0xd6acd66d, 0xbafa470c, 0x6799c043, 0xed2230f9, 0x3d92413b, 0x6dee5034, + 0xe1ec6f28, 0xceae00ad, 0xd635a1e4, 0x06856372, 0x3ff42404, 0xb36e8c72, 0x80656e6d, 0x61cdbcb6, 0xa564529e, + 0x29b0e7ef, 0x9007c241, 0x933f5698, 0x57400149, 0x4132a541, 0x64acd452, 0xb6febfde, 0xb66fd7af, 0x272d8abd, + 0x690a7c6a, 0xa73c3fe2, 0x585e2d4a, 0xa890c261, 0x8d324d94, 0x4fb1d16d, 0xcdd59b60, 0x0f911ff8, 0x00278566, + 0x2cc068c2, 0xded51a40, 0xb4645cec, 0xcb67830a, 0x9f0d1c8b, 0x4adc6b55, 0x46df6823, 0x722c080f, 0x2c439511, + 0x421bba78, 0x780442eb, 0xb4ba4b43, 0xe951b517, 0xf8439389, 0x225e01c1, 0xe265dca4, 0x5f67f0f2, 0x39d5cc53, + 0x7bbbac21, 0xc259756f, 0xe4e4a2b8, 0xf1dff6b9, 0x88c6696e, 0xf48620ab, 0x486af401, 0xcd981bf9, 0xdf51d6b1, + 0x47b789c4, 0x013c5788, 0xc5fde46c, 0xf49ad951, 0x18049b33, 0xb641ba1f, 0xf1ceb9a6, 0x25629137, 0xf24e4e9b, + 0xb7169038, 0xd99ea0d2, 0xcad3f210, 0x78089ecd, 0x0e896747, 0x0a6d9db2, 0x033d9efc, 0xfbd79857, 0xde87727c, + 0xed49b5e2, 0x513a0185, 0xa2740f89, 0x2d1c897c, 0xa6dcf4d1, 0xc0693282, 0x4f062ca3, 0x342dfbb7, 0x4e19c823, + 0x5cc31e19, 0x70e0dba6, 0xa61fcc73, 0x147775b4, 0x464f623a, 0xd58bc650, 0xa1b00c21, 0x53d4b7b0, 0x442ddf44, + 0x9c653b80, 0x6dfcb019, 0xdaa90104, 0x74cc1027, 0xf2b235ca, 0xfce1898a, 0xa79da487, 0xde7355fa, 0xcb0bbf1b, + 0xff53e96f, 0xaa5aef69, 0x939b0e66, 0x17a3ce1b, 0x614d3204, 0xfd0ce13c, 0x6815af1a, 0x36ee676e, 0xd83f9bf3, + 0x1ca45194, 0x5407e7eb, 0x5735e6cc, 0xedf7b16b, 0xca8de232, 0x541098d7, 0x51c3f2e3, 0xeb3609fc, 0xa24defc7, + 0x2dd070fb, 0x6d86f443, 0x92ec86af, 0xcf24d3b3, 0xa565b83f, 0x7cc480bf, 0x134d70b0, 0xc140907d, 0x5fe205aa, + 0xce02b561, 0x9180e033, 0xbf92d46c, 0x9a6d3edd, 0x01feaef3, 0x17f10fc1, 0xb064233c, 0x89e90d53, 0xf83f7933, + 0x133bc023, 0x5a54d221, 0x5a13409b, 0x95eec9ce, 0x38aea10a, 0x3822db3f, 0x9406bee0, 0x241eb602, 0x97c5bb1e, + 0x43afdc3b, 0xd361ac99, 0x485f9c76, 0x4962fe46, 0x670cb456, 0x84776bba, 0x183a541a, 0xf63b0ce1, 0x5d2f4991, + 0x85bbdd8d, 0xe3914b67, 0x20bb32ab, 0x346f911e, 0xf3a15da4, 0x618ed3ea, 0x963ae568, 0xd31ce591, 0x99e6ac77, + 0xe63dae66, 0x7d6f8834, 0x3877d5c1, 0x69461edf, 0x7bb682ed, 0x8c4bfa1c, 0x8a455bb7, 0xb59dba66, 0x4a8d79d4, + 0xf3891f97, 0xdeb5a0ea, 0xf56d0e76, 0x7c104ac0, 0x69ba1470, 0x7dee56b2, 0xe63988ce, 0x6b99d274, 0x0d9f95cc, + 0x678733ed, 0x0e0081a1, 0x41610187, 0x00f5b08b, 0x2c1489d1, 0x1ab2fd40, 0x0e41cd4d, 0x2fd7f3e7, 0x47eff72e, + 0x1dfed416, 0x3e4d628b, 0x8c8a6f10, 0x9d63eb7c, 0xcbf6714e, 0xda5900e6, 0x4c5e8d2d, 0x7b8e4883, 0xce19cd71, + 0xb3ec02a4, 0xc1b27671, 0x8772b853, 0x44ca2ae1, 0x809fe79f, 0xc29f5798, 0xa6a07cff, 0x926eae28, 0xc58c2196, + 0xdf1e5e1c, 0xc4f2d3dc, 0x6d941766, 0xfb0df65b, 0x9c857c6c, 0x8984dea5, 0x01f8f812, 0x3389607b, 0xc8cbd778, + 0x69a7c701, 0xcbd88799, 0xb59447cc, 0x67af2bf9, 0x57da62dd, 0x28e81e68, 0xee474eab, 0x646bcb27, 0x0cd7a59f, + 0x662becc3, 0x125da74e, 0x6e247906, 0xdd3e573d, 0xebad7bd3, 0x7470ec93, 0x161d4d5f, 0x06cfc6a2, 0xd95d9fc9, + 0x66f7def7, 0x8da76f98, 0x2899fdac, 0x9bf97980, 0x69716e95, 0x6021e052, 0x7067438b, 0xe47898f9, 0x69492835, + 0x2169ccc8, 0x396ade1a, 0x2a611c93, 0xa2c11f2f, 0x0237e337, 0x8ecf65e4, 0x4b73a92d, 0x0bb2315e, 0xdbeb52e8, + 0xa473e024, 0xf8c3f7b5, 0xc0efd349, 0x6eb048ca, 0x93fedbf6, 0xaaf1d4d2, 0xb6c1de9f, 0xed2b2583, 0x78fb6e2e, + 0x6e096046, 0x9485bb71, 0x6b9e3c02, 0x3620ec65, 0xec62aecb, 0xf8ba9f83, 0xe6dbb39e, 0x8448c5b7, 0x83c00808, + 0xcd2e67cd, 0x48118471, 0x4b30fb03, 0xd6bba86c, 0x46101305, 0xd9f74152, 0x6e874c47, 0x74abacb9, 0xe4a35e7c, + 0xbc4cc8e3, 0x93283024, 0x2075a544, 0xf6d8f72d, 0x41bc27d5, 0x1caf5a42, 0x7deb9411, 0xa3836269, 0xa7e96d0c, + 0x3cf54839, 0xebde9312, 0x87ee84b9, 0xe551d73d, 0x45b95bba, 0xb47bc153, 0x79d699b8, 0x846c2c27, 0x3c675a14, + 0x5b8827f6, 0xb47343f5, 0xf8592e36, 0x880f4dc9, 0x8a9010d8, 0x8ae08f07, 0x8ffcb35f, 0xf68f4c64, 0x1c719c7a, + 0xffac0cf5, 0xff93493d, 0x3520a957, 0x23bdeb37, 0x2d3c9a73, 0x0dd6abc7, 0x5a233c0c, 0x8e093516, 0xabcdade0, + 0x0b986268, 0x783fe373, 0x68432ec7, 0x3c846f9a, 0x8515069f, 0xdb1bd853, 0x40d39422, 0x0c5d69d1, 0x4a5c384f, + 0x07481ec7, 0xf6f87b3e, 0xf029a12b, 0xc51fdfb1, 0xc39c1231, 0xb7332618, 0xb79772cc, 0x3a18c470, 0x9e284583, + 0x2b5ff755, 0x37155ac9, 0xe4b48dca, 0x1e03eaf2, 0x7e5c2817, 0xd5f4e261, 0x3a3eb180, 0x991b93a9, 0xc5778b89, + 0xfdf34e71, 0x866b6097, 0x261a7ea2, 0x74fb0e6b, 0xbcd7467f, 0x241c96db, 0x34a9dc1f, 0x90626715, 0x6d4b2073, + 0x922b240a, 0x97f7e47e, 0xc16c48d3, 0xad8ce40c, 0x3a1c2e4b, 0x45a8fb42, 0x63d97b61, 0x18718a66, 0xc2dbbce9, + 0x84900b47, 0xad5411c1, 0xab67a162, 0xd6068afc, 0xbcb5e3c7, 0x9a014a93, 0xd95ddef6, 0xc27a15f8, 0x4b53e3c8, + 0x43eddf47, 0x79eba6bd, 0x39638fa5, 0x1fa21b9a, 0x4133f1cd, 0xe0f5c79f, 0x00f065be, 0x1e598f4f, 0x1748ac4f, + 0xee3f3a36, 0xa2677cc3, 0x6203906b, 0x04abc7c3, 0x5634a29b, 0xfded33be, 0x4852b386, 0x70fbd438, 0x04db96f1, + 0xbae7110e, 0xb5b43274, 0xbcc46d35, 0xad51f2e4, 0xebc79404, 0xb58839fe, 0xd3783a6f, 0xf29c2e5a, 0xa91be6f5, + 0x2a6fa12d, 0x00d9fcd9, 0x43a7069d, 0xb112703f, 0x2a210b24, 0xdb31cdb8, 0xdff22a14, 0x0fa21aa0, 0x2be2e435, + 0xa92a8889, 0xa1db2833, 0xf8323268, 0x2f61e2ef, 0x97010790, 0x351b2cd4, 0x1aba9378, 0xb5b160c1, 0x9b543711, + 0x6bdfceb9, 0x5f2a1478, 0x7f5351de, 0xf950be42, 0x45bd2872, 0x3f8f485d, 0x84292b8a, 0xf62905e5, 0x8b587ff1, + 0x3b56ee26, 0x0a1f87b6, 0x3d858662, 0x9057dc37, 0xa4bbe4a2, 0x4c2bd463, 0x9064d9f9, 0x75915409, 0xb84c3491, + 0xf1d9bb6c, 0xb180033a, 0xab51cf33, 0x958e5078, 0x2bc7766b, 0xb8aaf368, 0x58b5d40b, 0xecc11a1d, 0x6b2e6d6b, + 0xc1360df6, 0xa1d31ca4, 0x94cf99f3, 0x3f8bb3f9, 0x25f74b7a, 0x897a7273, 0x9dbd7877, 0xb9bae8ff, 0x0cd5f065, + 0x465217a1, 0xbbb13fd0, 0x27eb978f, 0x51ac8ddb, 0x23aac249, 0xce1c9de7, 0x6f970a6b, 0x645043fe, 0x73cb732e, + 0xcc1f4371, 0xd06a3883, 0x341a2c06, 0xf4a6964c, 0xaf9bd898, 0x0bb847f9, 0x3253aa72, 0x9a186b35, 0xcf6a85f9, + 0x936acda6, 0x6d868f14, 0xbf6b0657, 0xc7464ebc, 0x6d790648, 0xf572b8e9, 0x5451eb6b, 0xfbcb7df9, 0x5decb402, + 0xe129fe17, 0xc58b1bca, 0x6c7b75f3, 0x91f3f561, 0x436769e8, 0x9a65f744, 0xc7af86b5, 0x0c0a683c, 0x3202b575, + 0x37d56f9c, 0x815b8806, 0x2f5074bd, 0x5a7329af, 0x6a478370, 0xf5fa49fe, 0x64235106, 0x324bc987, 0x226ef7dc, + 0x60bc2720, 0x60197f08, 0xddd789fa, 0xf6ad35c6, 0xa306a84c, 0x177de967, 0x4668a4af, 0xcb44d995, 0x80d567d8, + 0x19de3555, 0x68db619f, 0xd464663f, 0x3ab02057, 0xee17d22a, 0x15aea33f, 0xca22cf58, 0x0577f9bf, 0xb24f7e9e, + 0x67157664, 0x8cd767e9, 0x35147706, 0x5c01b4e6, 0x7cae5880, 0x51b52a33, 0x0abaa986, 0xfda92300, 0x491ca071, + 0x25cddca7, 0x20dd858b, 0xbc671d2a, 0x71fed206, 0xd95ab111, 0x9c4aeea4, 0xc436aff0, 0x724ca8da, 0xc26081ab, + 0x2cf41839, 0xc830cfcf, 0x68b1fe67, 0x7a24389e, 0x60e1d9ae, 0xb1684bd0, 0x98f98641, 0x47103a99, 0x75215837, + 0x16d32896, 0x86d22eed, 0xb3733925, 0x963c57df, 0xcf7ad140, 0x37f692a9, 0xe930a14f, 0xd4e6493c, 0x44e6e606, + 0x3041a020, 0x23a7a8fb, 0x3975da9a, 0xa2891914, 0x27b7142d, 0x9f9b2dcb, 0xa7924809, 0x3d96f24f, 0xefe3d10a, + 0x16a6847a, 0x1934753e, 0x7533ca18, 0xc214f757, 0x13ffec64, 0xc446ef11, 0x3e3bab0a, 0x67eda8b0, 0x34977a09, + 0x9b7d871a, 0x7198f812, 0xc52aa9bd, 0x28b89ba6, 0xd202ebde, 0x40da768e, 0x5b96a704, 0x8021d717, 0x182f1ee7, + 0x2c0e3b26, 0x83aab449, 0x316841f8, 0x13b60fd4, 0xb675a9b5, 0x76dafbe4, 0x5126202f, 0x9a2add97, 0x0f2fe45f, + 0xdee0063b, 0x3fdad1bc, 0xbb6940d4, 0x972979b1, 0x65e4d7c2, 0x98fb9a61, 0x21ea5ff6, 0xa6c7e4b2, 0x12f55a30, + 0xf027ec38, 0xfcacd75e, 0x984fc764, 0x9d988608, 0x5e2ad22d, 0x1472ac7e, 0xee63bb08, 0x5ea735a1, 0x38416c19, + 0xe9bd0c11, 0xe34fb9b8, 0xc0a58c11, 0xd72bb6a9, 0xb37c6d5d, 0x01ce9dfa, 0x9d42d413, 0x2a5449f9, 0x303d42c6, + 0xde2e7473, 0x81138ce0, 0xd4ced813, 0x90b227eb, 0xecface2f, 0x1976c2ce, 0xb1f46c1d, 0xbb20ea34, 0x8044ef6a, + 0x663ce725, 0x5e023bee, 0x1019e88a, 0xe169528b, 0xea9871a7, 0x8cd0182c, 0xe6c65a6e, 0xc5844a86, 0xfb905280, + 0x493d9eff, 0xcdeb7edd, 0x49f565c8, 0x35382efe, 0x41c6012f, 0x7522ed61, 0x4a89b0cd, 0xe83f020f, 0x0f1b38c4, + 0x4fe14430, 0x412af93f, 0x370bf679, 0x9042f940, 0x1918cd59, 0x41dce0e8, 0xff0bb832, 0xd9eda2d6, 0x8617296d, + 0x902c9ba0, 0x0a202f7f, 0xed98df0d, 0x1e902f3d, 0x2da3555e, 0xb9669907, 0x2379fcbf, 0xd4036ae5, 0x8020d62e, + 0x592cc4ac, 0xb0a923ff, 0xc7562521, 0x95e3c292, 0xe5bb74ba, 0x548c6a4f, 0xe21924d8, 0xfc9685fd, 0x3868f96b, + 0x596d8ff2, 0x2b4c5e02, 0x8a4e6b0d, 0x46d08eb1, 0xe2e1f681, 0xa7c4f867, 0x9795cf1d, 0x3ebe728a, 0x8b7791fd, + 0x4f07afc3, 0x5e7c63fd, 0x5b594d17, 0x766f7e11, 0xdfbb14ae, 0xe4b6d655, 0x8ce030eb, 0xd933c905, 0x6bbbbcca, + 0xe15c3b24, 0x90f3418c, 0x1bfcea28, 0xc2d6ea4e, 0x2ee27e66, 0x5aad2481, 0xc3b155d6, 0xcbe9ebaa, 0xb81a406c, + 0x2353a3ad, 0x8e775572, 0x87f83685, 0xe8ec97c5, 0x21984153, 0x0e28f736, 0x820c9f10, 0x25a1528f, 0x63402342, + 0x10496937, 0xeeca0836, 0x915e111d, 0xafeffb11, 0x530612fa, 0xedd15aaa, 0xb59cfddc, 0x782cc7d8, 0xc0b5329b, + 0xb465bff0, 0x34be34f8, 0x7e7ece9c, 0xe08bd18b, 0x8a7c5b72, 0xdada7e60, 0x36823912, 0xe8ed41e5, 0xd09bb38e, + 0x33c5937f, 0x328f1ca8, 0xaa18cbae, 0x4f86c09c, 0x0b6b2909, 0x8998c4d5, 0x89e616a1, 0x800df259, 0xc1a73795, + 0xcc0910e7, 0xc5e0a9bc, 0xaf877376, 0xd34e7254, 0xf6c7d3d0, 0x27345fe7, 0xe7d414a6, 0x773765c1, 0xc8ecb2b0, + 0xa6db3013, 0xfdff4157, 0xeb31780c, 0xab0e4ba8, 0xceacd38c, 0xceaafe35, 0x12e44493, 0x5ff93d1d, 0xe6bf0cdf, + 0xab34c58b, 0x378ffd2e, 0x937e163a, 0xb36839a8, 0x9c3c50e2, 0x20fc0d28, 0x62a58bbf, 0xc38d1bd3, 0xea888a32, + 0x4b70dfac, 0x7aa1a816, 0x3e615fb2, 0xdba79778, 0x86d09602, 0xdcdedc98, 0x11696ea8, 0xb2125b5f, 0x7eb2ddbe, + 0x22c7d9b0, 0x13ccc824, 0xf5fcdbcf, 0x5f54946d, 0x0d22b2d4, 0xdc408fcc, 0x652cb755, 0xb3a5893b, 0x3e2474b0, + 0x3c59a7af, 0x4f98c0e8, 0x78a02a50, 0x8b77a9a1, 0xd971083f, 0xf1165872, 0xb7952d57, 0x1fcc00ff, 0x0e295263, + 0x4b3945b9, 0xaab55a05, 0x450ceb72, 0xe108b10d, 0xb8f7501e, 0x609a7736, 0xa468dac9, 0xb271c715, 0xa78940c0, + 0xee9e1501, 0xfd725075, 0x3f8cc298, 0x624f199e, 0x8225abbf, 0x072317e2, 0x3fc85d9a, 0x8b2d69d5, 0x51a45f17, + 0x24f140ff, 0x711388f2, 0x402106cf, 0xddaf9e7c, 0xea24a3c2, 0x9782c0aa, 0x475f0eec, 0xecb4d815, 0x0d751830, + 0x71097e32, 0x562720d4, 0x406c8c49, 0x657306dc, 0x1065e1a5, 0xe3741047, 0xaddf4d21, 0x42e1b893, 0x9408f436, + 0x2bdfcb85, 0xb64fc944, 0x2b9d4f7f, 0xc0964a86, 0x0cc4c04b, 0x5626602f, 0xe7f3a9a0, 0xe064e6b3, 0x78f25f9c, + 0x39c0a5b9, 0x5faffa41, 0x9670c8f2, 0x0d791a92, 0x896e5a6f, 0x58488912, 0x46495aa8, 0x71cfc972, 0x2b522db3, + 0x7d18b448, 0x0202fa2f, 0x7d12746b, 0xed73e2ee, 0x8f1a5d66, 0xbb6bca21, 0x1f01ff1d, 0x7ca6f0aa, 0x534b1f85, + 0x64363904, 0xf79763f1, 0xb4962cfb, 0xb78333d4, 0x940a351b, 0xad77b741, 0xab9284ec, 0x50e4ab45, 0xa604108f, + 0xb8d2e539, 0x59f2b300, 0xb36b88f5, 0x85479c0b, 0x01cbec7b, 0xb463a691, 0x218b99ac, 0x145197b9, 0x4df15246, + 0x654f3074, 0x50fd066a, 0x121bde65, 0xa4f91f33, 0x253ae180, 0xb10f21e6, 0xa7b19c21, 0xdbc76fd7, 0xfbde318e, + 0x2b1f537b, 0xd45c7625, 0x5d15b8a2, 0x51640075, 0x0f2dabf9, 0xd64849f0, 0x22b7d9dc, 0x04d675c0, 0x93c7e330, + 0xb6b04e1e, 0x18b676ce, 0x0613791e, 0xe495d79c, 0x3732828c, 0x39bd8cee, 0x3865af6b, 0x09c92367, 0x450fe55a, + 0xb52a477a, 0xd6935ee2, 0x821710c7, 0x157a0420, 0xa6ecc405, 0x85396fb3, 0x149fa01a, 0x760be820, 0xfda404e5, + 0xb7956408, 0xef9cbf18, 0x1abd3f31, 0x3e1d2608, 0x1d47dbe3, 0x0c8ab7ad, 0xce8f2f4f, 0x81db979a, 0x62135d1c, + 0x9fba22b0, 0x255d0948, 0x81b57892, 0x5b9eed87, 0xb7b117ec, 0x541734db, 0xa93c6a91, 0xf87f1d4a, 0x2f9d51b6, + 0x5dc76147, 0x6dcbd4f5, 0xe8ea0321, 0xe84736fd, 0x886f9e43, 0x45e7ad10, 0xb679ca10, 0xb097a2cc, 0xd213265d, + 0x0cf60689, 0xaa52c0f9, 0xdbefc028, 0x293d79a8, 0x4b22c969, 0x049c15bc, 0xb5fb0cd7, 0x74e3afab, 0x0bcc5f5c, + 0xab914cc4, 0x17a23137, 0x649ac530, 0x026ca676, 0xa8d043ba, 0x5cbe0dfa, 0xed29455d, 0x22806b59, 0xa93465f0, + 0xa2bf4765, 0xa4aefc44, 0x869c1b46, 0x167c24e6, 0x38829c20, 0x26a6de3a, 0x660daaa7, 0x67a42c51, 0x577cdfc4, + 0x313166fe, 0xbf03a18b, 0x02f37f21, 0xb6ed477d, 0x93a38f0e, 0x392ee192, 0xd00fcc8d, 0xd891db6d, 0xe6e06cc2, + 0x0e1445fd, 0x6e8f6cb2, 0xfc73bdb9, 0xb6f137b8, 0x45145637, 0x1bd78ff8, 0x68cde174, 0xc584f7ce, 0x4c008c0d, + 0xd9875ff6, 0x1b7d5d6e, 0xb8f23677, 0x4dcd81d9, 0xef57bb14, 0x427e1d43, 0x8e4a0ef4, 0xea350090, 0x9fc57886, + 0xe8afd32a, 0x634fe49f, 0x0d06c682, 0x92dc20f5, 0xe3f1d3ea, 0xade50ef7, 0x41ff4980, 0xf9eb0867, 0x919b3724, + 0x1c2cfd98, 0x35332f64, 0xb5d2b7fa, 0x06bea3f3, 0x3a1587fc, 0x38d5fc19, 0xea47a2f0, 0xf24f8541, 0x58483827, + 0x13e65802, 0xfc381f31, 0x0589ce8c, 0xc4a5aa58, 0xb9ac489a, 0x9ffd9fd8, 0x0e8472bd, 0x09515fb1, 0x2afe112b, + 0x2e995738, 0x70ad8c04, 0xa2271f5f, 0xdf05717e, 0x06bcb3ab, 0x7aa4ae7b, 0x92f28235, 0xcb0e2076, 0xa3491a82, + 0x64f246b3, 0x791771f4, 0x64c2ebd3, 0x2eb432a7, 0x392296b9, 0xff239c33, 0xc230f182, 0xc6792564, 0xe9229518, + 0x6aca1cdf, 0xab316e47, 0x2169cd5c, 0x5a0d2002, 0x01a99477, 0xcea3b564, 0x72f62a86, 0xba5c81bc, 0x4694b048, + 0x403a40ad, 0xed5e2eb1, 0xca600a49, 0xa1f93553, 0xae21f332, 0x528df2bc, 0x6677de98, 0x52c39e96, 0x9e195130, + 0x0cbdb3dc, 0xd3e0ecb8, 0x636ac015, 0x5dbba121, 0xd3de356c, 0x3743ee32, 0x3a08b0dc, 0x2f7754c8, 0x6115f29e, + 0x38c0d171, 0x328fb3d8, 0x4b2825e8, 0x1d1797cd, 0x08e9b22c, 0x6a811292, 0xc8cd4a6f, 0x794c4df8, 0x89f5e291, + 0x8fd3e838, 0xb3e91a0e, 0x6c532d45, 0x52e2e1e3, 0xf5f73a48, 0x37a9173e, 0x7c89c7c5, 0xb502a60f, 0xa7b9a9b1, + 0x0446039f, 0x0ae6dfc7, 0x68f3cff5, 0x914c9300, 0x54c1d026, 0xb7e67eac, 0xf79b2e41, 0x946d2e5d, 0xf876427d, + 0xdcee267c, 0xfafb8968, 0xec45b5f9, 0x36fcdd4d, 0x736ad395, 0xe307bf2d, 0xbe21e874, 0xbf5e1532, 0x2c2b74da, + 0xa08885a3, 0xfb155b15, 0x413e4a7c, 0x2249f720, 0x7910875d, 0x1cc28390, 0xa0a64d67, 0x97dfbbd9, 0xf8ab2503, + 0x5fd669b7, 0xf72e8b03, 0xe6099308, 0xfa1da957, 0x3557b247, 0x28ed15f1, 0x5f2b0b38, 0x60e3e76b, 0xb79b4f89, + 0x288a87d8, 0xda9544bc, 0xfb52c6e4, 0xa03a06d8, 0xc09361cf, 0xf46db164, 0x3b2dc597, 0x4846c497, 0x2b1b2fc1, + 0x1bea8df5, 0xc5091aa6, 0xdc98ae47, 0xdc02b2fe, 0x6c6fad30, 0xaba0e8d4, 0x8f3a105a, 0xee349c46, 0x47ec61f7, + 0xf70b09b7, 0x0351bceb, 0x3303c966, 0x55104394, 0x2efcee12, 0xe2a7e8ed, 0xcc95afe8, 0x47823162, 0xf594498e, + 0x3897f68d, 0x5674dd82, 0x4189f1c9, 0x933fcbd8, 0x44b19e24, 0xe67722d6, 0xc3213d17, 0xffc16c89, 0x2619cc8a, + 0xec7a2716, 0x177af7e7, 0x3a27ef1b, 0x198dd872, 0xb62fe227, 0x212751ed, 0x4c7b84ac, 0xce71f941, 0x58a9e477, + 0x9ac92fd3, 0xccd72f3a, 0xd495648a, 0xa2fb305c, 0xa0573aac, 0x5b69cbcd, 0xc513abc3, 0xb9a2c6db, 0xf1bbe3e3, + 0xd0a057dc, 0xe6c78007, 0x6d4b10e7, 0x05002437, 0xb5b77e59, 0xd96a6c26, 0x5db8fba0, 0xe44a32d5, 0x9515f703, + 0xcf3758ed, 0xe0ecfe3d, 0xf4915c06, 0xb86b0af1, 0x88216012, 0x00d46730, 0x9556cbd3, 0x7654da0d, 0x8a6bf558, + 0x9a513123, 0x5be279bb, 0x1e76b8f9, 0x527035b1, 0xa4c90a89, 0x6a41b51e, 0xce93cd92, 0x4dbb635b, 0xc9664138, + 0xa92d14ed, 0xe0d8653e, 0x1c33b4d4, 0x61b91f14, 0x23ef299a, 0x9c91ce7d, 0xc449bad4, 0x2a935a89, 0xf0019f1b, + 0x3dad3cf2, 0x9de7490d, 0xa4e202d7, 0x8a7b2b70, 0x7fe40f98, 0x313837c4, 0x9cfc9003, 0x8a78fd10, 0xdb99e2c5, + 0x37ca576e, 0xcee2d57b, 0x8e36dda4, 0x1ec9f872, 0xc94db413, 0x550ce06c, 0x5f599369, 0xb654d414, 0x9a48ca25, + 0xaaf6d375, 0xb09f53cc, 0x0d902335, 0xb7cc500f, 0xe7e6f101, 0x8ee2038b, 0x773f6f2a, 0x16170d3d, 0xfde786c9, + 0xf7191c28, 0xa70a4431, 0xaf7100d8, 0x776bb4c7, 0x2f77cd4b, 0xb852fac3, 0x0e655e4c, 0xdf9bf935, 0x17a097de, + 0x24291557, 0x666610b8, 0x13fc3e78, 0x8d31ec43, 0x892ef373, 0x60bca2aa, 0x2d5cf840, 0x2240d74e, 0x4671467f, + 0x9166ef6e, 0xb28b2ab9, 0xb7f4c3f5, 0x3c5c8397, 0x22972516, 0x047b66ca, 0x8cb59ea4, 0x7fcdc877, 0xefe15c41, + 0x4b454373, 0xaf9de36e, 0x84196bdb, 0x9aebd2f5, 0xfb40e761, 0xcc62040f, 0xbf1822b8, 0x692197bc, 0x95510473, + 0xe43bfe6d, 0xea011d28, 0xe12828d5, 0x8886bc51, 0xfe21c3c1, 0xf053a207, 0x12d09ad7, 0x98992fa6, 0x38357e3d, + 0x970c3982, 0xb6666cdd, 0x2ba543dd, 0x57c31b07, 0xd71ed79c, 0x0676abe8, 0x9259880c, 0x8aa55163, 0x626c6971, + 0xbdf9329b, 0xc0ea46cc, 0x751e8146, 0x5f62635b, 0xa9c18631, 0x207e4a7e, 0x341894d4, 0x41e7ba37, 0x14752817, + 0x67d616ae, 0x85fedd68, 0xe66f3e66, 0xd049ef29, 0x446a834d, 0xed52aa3d, 0x829845fc, 0x3d73ffa1, 0x12ab288d, + 0x62c5e930, 0x8a7d72db, 0xec1acb99, 0x1973601a, 0xee419e1e, 0xc802fd72, 0x8bc0bdfe, 0x2693a6de, 0x516d969f, + 0x3ee0e70b, 0x84557cf9, 0x1252d8fc, 0xc0a1e4eb, 0x3f5d18eb, 0xab656669, 0x59eda8da, 0x0602afc8, 0xf0f59d26, + 0x4a9cc948, 0xc15df9c1, 0x8517cb7d, 0xac35a82a, 0x40e5e7b0, 0x82be5fa3, 0x2967256e, 0x154683c5, 0x328336d7, + 0x8ee13d01, 0x054a77f9, 0xdc8dfa8e, 0x9314e2d9, 0x1d11bc67, 0x37adeeb6, 0xb37a3970, 0xdef88bea, 0x5a3fb546, + 0xeec864e9, 0x69079a52, 0x5b6c281d, 0x652b5fa8, 0x41b54190, 0x6ada62c9, 0x57d6503b, 0xd5fa054e, 0x340f6528, + 0xebde75b9, 0x514db0b3, 0x968af532, 0x8e39da98, 0xb32013e7, 0xa1ae07d6, 0x6974ac93, 0xdaf12ac7, 0xda9b2fd9, + 0xe7c82620, 0xf342a768, 0x42f37a37, 0xf708bb3e, 0x03746d89, 0x43ccbdb6, 0xb8a4f174, 0x26185dc6, 0xc33f1daf, + 0xf4e383b1, 0xc163532f, 0x89b644d2, 0xfd4c42c5, 0x6f5ab915, 0x41e01797, 0x70c08533, 0x7d1708b1, 0x06d8ff40, + 0xac9fced0, 0xa4692cbd, 0x06cd7616, 0x15a09a4f, 0x6f4cf990, 0x9ade62ba, 0xef0a55cd, 0xe65f512d, 0x14a9a6cc, + 0x864d2457, 0x2c92d696, 0x826f3cd5, 0x8538e4e7, 0x623d178b, 0x7bfd4c40, 0x0b1f6ec9, 0x4859af36, 0x3b440073, + 0xadc72b87, 0x6ce7c1f7, 0xf469f24c, 0xd7a7339f, 0x7beed0c1, 0xea578fb1, 0xd3351d5f, 0xec52d415, 0x7a22659a, + 0xe7f874fb, 0x2af25aca, 0x49162db1, 0x73c04f18, 0x23e4d68c, 0x7511ab18, 0xc0457bfd, 0x64b4c8db, 0xbae9d6a5, + 0x64a2e02d, 0xc323bd4b, 0x3f1ba565, 0xa1e0aa42, 0x572fc54b, 0x29be698b, 0x515ab560, 0x824faac3, 0x6757561a, + 0x66d51d64, 0xf6d49c2a, 0xfae4e68d, 0x6f60e468, 0x3ce2fdbe, 0x0c2cb965, 0x4abce6a3, 0x4b914c4d, 0xf1bd3d95, + 0x600bbb67, 0xd7d7a2c0, 0x6dd831c6, 0xff9fa011, 0xaabd4736, 0x512923d7, 0x430cebf3, 0xcd0cff4d, 0x34247a9a, + 0x2ff954a7, 0x351072ec, 0xc9ce8403, 0x927bdfb4, 0x49e69ef2, 0xa0259da6, 0x0a2ea644, 0x3891d9d4, 0xeed9a3af, + 0xd26a515c, 0xdee23958, 0x64c18674, 0xca7ed465, 0x8c248ed1, 0x68e11b76, 0xa4740df2, 0x3ce842b7, 0x29b073ef, + 0x2d0a2c87, 0x5594252a, 0x84dd4a70, 0x7566188c, 0x96a6104f, 0xa5ff721d, 0x7e480c35, 0xf520a9c5, 0x0b135ddc, + 0x13aa422f, 0x4bf3f455, 0x2cb5fad9, 0x6618df74, 0x50c96384, 0x39bb08e2, 0x29365842, 0xbc770a9c, 0xf0b1f6c5, + 0x87fedb92, 0x36cab353, 0x18b38d9f, 0xa3c773e7, 0x26243ae8, 0x52634b5d, 0x095dff58, 0x4b3fefd1, 0x38c35516, + 0x8a5527c8, 0xc0e91fb9, 0x617a6a82, 0xc78aca6e, 0x4e141cc7, 0x8551b2e5, 0x3f3e2d83, 0x04ae9b8b, 0xdfb93fe0, + 0x935e97dd, 0x5d0067ab, 0x0809c94e, 0x6cf610c1, 0x081e1c38, 0x62bad1e8, 0x01eb3a5f, 0x932dd4bb, 0xe93765ba, + 0x5feaf2d5, 0xd9f2a81d, 0xce1bbf0c, 0x25801f6e, 0x6e9fe3b8, 0xf7127f79, 0x716cc5de, 0xcdce8875, 0xf7be5d83, + 0x834e6d41, 0x7e9f5733, 0xbf9475cd, 0x43e1428f, 0x38a91315, 0x5180e8bb, 0xa93f8820, 0xa8147621, 0x7849f87b, + 0x46925db8, 0x8cb7e319, 0x612ddba0, 0x001e9b68, 0xf6421358, 0x7a99f170, 0xf10114d9, 0x95214251, 0x497a84cb, + 0xe66ccb41, 0xdb3801b8, 0x81700b0c, 0x791906b2, 0xe9f66e65, 0xa94ec529, 0x9b8bd75b, 0x7e3822c5, 0xfb3bfef8, + 0x026e0ea5, 0xbcda7bcf, 0x76e0eab1, 0x34abbadc, 0xb6bd906b, 0xd563254f, 0x2b1564e9, 0xd7f96d1a, 0x1604e23e, + 0x3d7f6b19, 0x2823f4ae, 0x91803bba, 0x1feb466c, 0x8e29abad, 0xa6fb051b, 0xc9329b3c, 0x397dc74f, 0x834e3d39, + 0x24c8b1c4, 0xe9218760, 0x7f51f92d, 0xdc665094, 0x594c60e3, 0x2b9087f2, 0xbb530e3d, 0xd8e2532f, 0xe70dec8b, + 0x9d5b02e7, 0x4f33f940, 0x6dcabbf9, 0x97c59fbc, 0xb80dd7b6, 0x10cb7031, 0xd8a4e531, 0xb3d9cf49, 0xe770aef7, + 0xf8daf624, 0x0f4edd8c, 0x047dc4af, 0xcd45cb9c, 0x7742b064, 0x120b1d79, 0x57f7b75e, 0x5aca1b64, 0xf6261613, + 0xab7f40fb, 0xedd3ace5, 0xaa108e88, 0xa4fef4b9, 0x3d207fd9, 0x139afff3, 0x3130ff6e, 0x90d446fa, 0xc88b5c48, + 0x4eee411f, 0x62160986, 0x86794000, 0x6766ebfd, 0x8aca1dee, 0xf35657de, 0x70499e2e, 0xb5fcb374, 0x02e6865a, + 0x9b447167, 0x003b86ff, 0xe94c2dd5, 0x7eee204e, 0x67d81617, 0x22084679, 0xf4fed369, 0xc32fa73e, 0x9c5cf1bf, + 0x90a4e7fd, 0x9283b75d, 0xbf361afe, 0x7eee61e1, 0x2afdb7a3, 0x7549a3f2, 0xe09325ed, 0xa9ca9a43, 0x7fda3f9a, + 0x5fde4f09, 0x0aab6e7f, 0x033ff31f, 0xe9af8f9f, 0x89917b90, 0x7c336df1, 0xbe61ec5e, 0x9dfbb352, 0x874a84e8, + 0x4a95c8eb, 0x32fa449f, 0x109c2845, 0x8a1b4f1c, 0x20ad6447, 0xf036d24c, 0xac0dbbc3, 0xf5c4fb49, 0xa041a18c, + 0x79a3583c, 0x52ed9c8d, 0xf8dd6ea7, 0x8b49e8b6, 0xf485bd2e, 0x58589789, 0xfd2a66fa, 0x4600ef3c, 0x6c420c18, + 0x10cec589, 0xd128967a, 0x41012023, 0xaf36dfad, 0x5516fb00, 0x64f47b56, 0xd9de40e0, 0xbc86d296, 0xa671bdf9, + 0xfef3634d, 0x00e47de7, 0x146c67be, 0x5d7bdc45, 0xe41bc908, 0x30f5f3e8, 0xc2cb4fc0, 0x462e390d, 0x47f44cdf, + 0x5e2bd117, 0xe2d32da4, 0xeb1186fd, 0x663e9b71, 0x925a7173, 0xb2dddd4e, 0x741387c5, 0xea3c7e65, 0xecfd6fac, + 0xdf6ba372, 0x8b1054a1, 0x8fef9277, 0x26e0373d, 0x771bd852, 0x607c92e5, 0x2a5712fd, 0xec0adb22, 0x0bfc6271, + 0x5a357fcc, 0xda2a7ad1, 0x5c8d6a44, 0xb6e3a28e, 0x827b0ab1, 0xd1ac89f9, 0xa18fae7c, 0x239ce775, 0xf07a8e9d, + 0x9ca0d430, 0x1127d243, 0x5fcc0cc0, 0xba902cbc, 0xa08ea038, 0xb82b6c3c, 0xe6ffe2fe, 0x7ff9c902, 0x0e0551e4, + 0x8a875c7c, 0x773f0c91, 0x504ee699, 0xc38db733, 0xd81b93e1, 0xa9e0cfa0, 0xaeb53e21, 0xd6ba08ac, 0x1abf6422, + 0xa0a24e53, 0x2264ceeb, 0x196d5e79, 0xb1d4a626, 0x4964ec2a, 0x79b37f12, 0xeb25dc26, 0x537cb2b6, 0x3a2b89ce, + 0x1b270d37, 0x08e65679, 0xe3a2d634, 0x94db7688, 0xbaef682c, 0x4b674253, 0xfa7bb5b6, 0x2ff2954a, 0x3fda8edb, + 0xabc2f7f1, 0x9943d9dd, 0x23630ebb, 0xada84553, 0x2253c288, 0x5e9d4fbf, 0x755b27e6, 0xcf618daf, 0xb1e89948, + 0xd04b5825, 0x3da39f52, 0x4dc5aab3, 0x3e876497, 0x4664d2c2, 0x11cb933f, 0xbd7a4323, 0x18277384, 0x88fea815, + 0xeb6a2785, 0x218aab6c, 0xa0bc46ff, 0x74843e02, 0x095ee4ee, 0x2a256c7c, 0x12e6b620, 0x8b22a80b, 0x25ab0e1d, + 0xef0fe0c8, 0x339eeb4c, 0x3af729bb, 0x16c971f0, 0x8128c8ac, 0x05aac8e1, 0x5f2fbea0, 0x698d106f, 0x1e754ab8, + 0xa5805ede, 0x2c8939bc, 0xc7f6c34f, 0x918a86f2, 0xbf42c1c6, 0x873e997c, 0x58be5197, 0xe3aa0a26, 0xb1ff58a8, + 0x9f3aecbb, 0xa0dafc2a, 0x3157cea1, 0x87331abf, 0x2d9e482a, 0x5d463f47, 0xb1ae224c, 0x34d06e0b, 0x6d4c3509, + 0xeb2724f7, 0xe66953fe, 0x505a3ad2, 0x33af63d8, 0x8ec1aac4, 0xa47385d1, 0x694edcf7, 0x78152178, 0x437103d5, + 0x4c3887d6, 0x4b567cdf, 0x5cef27b4, 0xa38b39c7, 0x1f22d6f6, 0x5121c187, 0x58a96758, 0x245d547f, 0xbf43c664, + 0x1a533907, 0x89274d3a, 0xe49d4e09, 0x2c04dc3d, 0x8144a12d, 0x943c1e35, 0x818764bd, 0xb7f0c47f, 0xa7507908, + 0x73b9ea7b, 0x3fa1ebca, 0xe843a599, 0x881bfdc2, 0xadc5a09c, 0xf3cbb29d, 0xb182ba84, 0xf69d19db, 0x850fc7d2, + 0x37bbb63c, 0x77fef4c2, 0x9d41a9a4, 0xb8c86cde, 0x53aff106, 0x9f909e9a, 0x7f597dc6, 0xe585f72d, 0xbb5d07eb, + 0xe4b7848b, 0x2efe0de9, 0x901bcb33, 0x45f214b2, 0x00ed2241, 0x3d96f08d, 0xce4547a8, 0xbaecd859, 0x74f3c583, + 0x062b4771, 0xdcc4f4e2, 0xd4466f17, 0xe43d50f2, 0x28210a78, 0x13d9d2b4, 0x6e6e6afd, 0x0018dab6, 0x288eac9c, + 0x757c872c, 0xeee675a4, 0x1c8cd5f6, 0x1c4687c5, 0xc606f1eb, 0x4e334f2d, 0x4956c9c8, 0xb25d635c, 0xf483855a, + 0xac0afa69, 0xbaacd825, 0x6de3ace6, 0xfe3944b2, 0x2663461d, 0x5d37e3d5, 0x1e078e1b, 0x9a88bd2b, 0x5cd42fea, + 0xe0b0d1f6, 0x330b2f24, 0x6ee41ef9, 0x063e2729, 0x381f0641, 0x7f09b2e2, 0xf7bad7ce, 0xc19f095f, 0xcde8118c, + 0x951a0a5e, 0xcb9bf837, 0xb8e4cbe1, 0x7d6d2656, 0x4d2c88c3, 0xa6a92f8d, 0xb4d5bfc8, 0x04e42019, 0x52d2c865, + 0x17c7d0e0, 0xe0f22c7c, 0x56c8f886, 0x4c6b65e7, 0x886ec848, 0xb09c6d89, 0x7eb9b8a6, 0x415b8c37, 0x61583ac1, + 0xaea9138c, 0x96959aef, 0xc5006775, 0xf0589494, 0x6b184329, 0x7603c2cd, 0x89ef9bad, 0xdb43e967, 0x858e8ad9, + 0x5724c21c, 0xbde9109a, 0x9208c775, 0xe7f7b9b6, 0x0f1c3915, 0xcbfce177, 0xec001464, 0x639ca4f7, 0x795c29b9, + 0xebaad556, 0x86911d0c, 0x3eeaa8a3, 0x1b42f8ff, 0x1356d98e, 0x6f52283d, 0x373d551a, 0x3f887bf1, 0x23d94215, + 0xa0ad7b64, 0x99185b91, 0xa375a1d5, 0x87f4b2bc, 0x2c77ef9e, 0xa20d2e78, 0xb2da30ae, 0xd7624bb4, 0xe6c80338, + 0xd74f006b, 0xe4dc154b, 0xd3215f98, 0x3cef2210, 0x282c4de8, 0x908cc735, 0x2501032e, 0x35e0d38a, 0x71f1906b, + 0xd00c3646, 0xbfd57d85, 0xe277e9a1, 0x8bb59a7f, 0x29a9211e, 0x79ecd0a7, 0x73fce84e, 0xf7a111c0, 0xd4dcc9e0, + 0x5788257a, 0x94d75904, 0xe0018996, 0x7fd14d01, 0xe4472702, 0x494d39f1, 0x1165187f, 0x3e86f031, 0xd78caf2c, + 0x0d35875d, 0x80714537, 0xe3f5dbc9, 0xe21bdf18, 0x87668771, 0x8214f18d, 0x61484345, 0x365f6568, 0xedc7d701, + 0x702f42c6, 0x46e52880, 0x9a34f0b6, 0x58f7ad41, 0xe9dbad6c, 0x1131a56c, 0xc8c62bf7, 0xd3b86c43, 0xedeeacbc, + 0xd548a9ba, 0xfe65996a, 0x1cd38288, 0x22c06682, 0x0741f7d3, 0x76b06110, 0xc4847226, 0xb92624ec, 0xfd5f4c69, + 0x6dcbf1c1, 0x74d9d587, 0x282315c5, 0x73b80ee0, 0x79c641c1, 0x1b6a75da, 0x8ea80c2d, 0x789c55c3, 0x6e438329, + 0xdf7f9ad1, 0x0534f6fa, 0x982db703, 0x920b07c6, 0xf381f7bf, 0x65dff83d, 0x585dce1b, 0x3dcf7493, 0xb45ba84b, + 0xa1b5c716, 0x4d8fcbb8, 0xd1b67e4b, 0x70fb13e7, 0xfd3f33a1, 0xf925dc55, 0x2074b179, 0xb6fc6b3d, 0x665b95b9, + 0x8a18ac0f, 0xe65ff044, 0x918752e9, 0x09181724, 0xe016c144, 0xb460349d, 0xdfbc7486, 0xbfe0b4a1, 0x87d426f7, + 0x7baaa3af, 0x3eb8ef84, 0x54619fa7, 0x2357a6a7, 0x3f5af2a8, 0x66546bbd, 0xd2e5fa66, 0x631cde90, 0x57d904ce, + 0x7a63b845, 0x5edfdccb, 0x389b9dc9, 0x12845a1c, 0x2d7c95c0, 0xc5a84057, 0xa2089844, 0xbfcaff27, 0x0982da0f, + 0x2fc76c10, 0xf8134856, 0x24fbae44, 0x33a769f2, 0xa7c17dec, 0x0ee5cf84, 0x57537b74, 0xbb1b48c3, 0x3c4b57ea, + 0x99d0e85e, 0x22e4c073, 0x9e9a9628, 0x678e08b6, 0x4e6b0738, 0xa4baf678, 0x0c452b80, 0xece14c65, 0x52e2d419, + 0x70241e22, 0xf2133310, 0x3b67d6ff, 0xc348243f, 0xa2166dfc, 0x478e801c, 0xc01a2b47, 0xa0acb55e, 0x7eb5c8b2, + 0xce413ca9, 0xc365315d, 0xf1f06f60, 0xb72a1665, 0x23fa9dae, 0xf07ba472, 0x4dab06e7, 0xad70b929, 0xe8e15382, + 0xf3d806fd, 0x5c0d6243, 0x9e6e09a5, 0x4b2e1ea4, 0xd06bea34, 0x26d90fdc, 0xe0a026b3, 0x64fadb39, 0xfef109de, + 0xf7f5d089, 0x75610534, 0xab987a67, 0xcb1a7f6e, 0x5309d8dd, 0x03ecc23b, 0x7b0e9f70, 0xbd8ce8fe, 0x8cdb6889, + 0xc694ebba, 0x5e7d56b6, 0xa9d1b3c3, 0xb0e54f94, 0x75702294, 0x520b350b, 0xec6c3308, 0x69efaf4f, 0x7db1f1c8, + 0x867dab6b, 0x02fa9b64, 0x0486542c, 0x3c8ffa13, 0xaaa6cdc3, 0x94a85190, 0x5cb8ff4c, 0x1ad16742, 0xb7dd087b, + 0x895e1853, 0xdfa300f0, 0xde0816e3, 0x51d4bc39, 0x42db07e8, 0x8e38c787, 0x3d120831, 0xb1c45140, 0xe86fb2e3, + 0xd91d97d6, 0xb9201882, 0x35d934ec, 0x9e3864ae, 0x5669f44c, 0x729e4097, 0xfb70bb2d, 0xf6e82a80, 0x69102041, + 0x8d970131, 0x9c6ec3fc, 0x55414f75, 0x81cc6f0e, 0xf55467c8, 0x237090d6, 0xd6c17104, 0x22e85f64, 0x80e54958, + 0x72c88314, 0xaf38d8c8, 0x59a549a7, 0xed461130, 0xec01d237, 0xa164c770, 0xaafff3ee, 0xd1d38cd9, 0x15d6406c, + 0xdbcb3278, 0x2fb80e05, 0x2b92a1fc, 0x7a8a2f8b, 0x863bc38e, 0x750bc533, 0xf05030d7, 0x4c963597, 0x22828d28, + 0xa530f4e5, 0xfe56c11d, 0x9f331644, 0xcc55f03d, 0xb648b85d, 0x507c46f6, 0xfd1ec2e4, 0xa46166aa, 0xb5a7bbe1, + 0x9e7b227d, 0x0c6e87f0, 0xc951c36c, 0x2a759ca3, 0xd392659c, 0xf0cc3ecf, 0xe2a3a25d, 0x753cbbe4, 0x64cd6030, + 0x9d95b770, 0x5561dfa6, 0xbad48511, 0x52dd3fe2, 0x83089103, 0x5c56fd33, 0x41d6ec24, 0x9701e6e8, 0x188316db, + 0x6a35df86, 0x3c2b5014, 0x00fb3780, 0xa4cb2777, 0x28dcb364, 0x6e785db9, 0x0552e74d, 0x5e13f9c5, 0xccb5437f, + 0x3596d6cc, 0x5a5abb37, 0x4ddff1e1, 0x2e49421c, 0x792d7d59, 0x1658fe9c, 0x12edf351, 0x7485c25c, 0x6dc7e402, + 0xa0cef01b, 0x3d4f115e, 0x793ba937, 0x6168ecce, 0x5e4e5e73, 0x33fadbeb, 0xf6bbb231, 0x8434fa13, 0x233e953e, + 0xf74af074, 0x0a2cec34, 0xe6019d9a, 0xfc38bc15, 0xa8e1c654, 0x988db951, 0xa362c104, 0x5976234b, 0x197ff2b4, + 0x28081f8b, 0xa54effd8, 0x112daef2, 0xa3347a89, 0x933e973e, 0x7329c0f1, 0xc8e6a7b7, 0xd3321fe7, 0xa01f1eff, + 0xb98b704e, 0xbd809b91, 0x4a4f442d, 0xf3e62bb2, 0x6a60722c, 0xc4f7e65a, 0x03b316ba, 0x44ca9479, 0xc4b7b258, + 0xf7774824, 0x0b716653, 0x713e31f2, 0xd474c802, 0xab89f1e3, 0x19a40c6d, 0x568fa40a, 0x976761f2, 0x7d6b8f38, + 0xf4af5730, 0x0c766bb1, 0xadc9e03c, 0x7cda91bc, 0xda29b36e, 0x5d0dec1f, 0x7cc9e527, 0x8e47df0f, 0x5707c9c4, + 0xfe856f15, 0x9191a666, 0x0322357b, 0x9b04506e, 0x6e389c72, 0x43d7a096, 0x86457a5e, 0x8b97c4be, 0x5237e9be, + 0xb134e5af, 0x6f7fdaf7, 0x1ff1b10b, 0xc4658d73, 0xf377b1db, 0xbeca46f3, 0x4614847d, 0x3625ecc3, 0x7d1523b4, + 0x1879af4d, 0x37507d15, 0x1ed932c5, 0x431f5ea3, 0xb4181561, 0x056a4eed, 0x65fa0381, 0xc9d72b85, 0x76a55160, + 0x4bb67fe8, 0xebb23952, 0x7d84218a, 0xdee2da66, 0x1b1c361d, 0x26de5b0c, 0xe6b198a7, 0x1b808be5, 0xc3cda3b8, + 0xb3c41531, 0xdbcadfd4, 0xdd19656a, 0xf7131673, 0x1f87732c, 0x479212d1, 0x77949289, 0xa62e8a85, 0x672af91c, + 0x8ce44bc5, 0x7662cb49, 0x3d1ec754, 0x5719cf80, 0x8ffd9996, 0x0f9cbeb9, 0x33bd8096, 0x7fb0a557, 0xc7107ed9, + 0x0d9f6575, 0x33bc0899, 0x0683d34e, 0x8d66ff67, 0x69c93ff6, 0xf1dd39e3, 0xd42c1253, 0x64718172, 0x7128639c, + 0xfb5311fe, 0x732e0fed, 0xbc425d3f, 0x5367d1ed, 0xae92f712, 0x01e400ef, 0x3f9871d8, 0x299f31f6, 0xd00a1760, + 0x6de9ddc5, 0x85f83625, 0x19e2f7d2, 0xe2640230, 0x38e60a85, 0xc556c0f8, 0x2483cc25, 0x65f73f14, 0x43ee09e3, + 0x53bc0395, 0xdb98ceec, 0x6833ded5, 0x0fcda82c, 0xc2d2ed99, 0x7f805fbb, 0xd6983f7b, 0x846c14cc, 0x801a2b80, + 0xa6663b4d, 0x46d92db4, 0x248685ea, 0x07da45e9, 0x5545292f, 0x7fc5c7ab, 0x38b53158, 0xaf78896e, 0xb5c13cc6, + 0x15762d2a, 0xe3fefb16, 0xfba2cfb3, 0xd17c0155, 0x45c8983e, 0xbd2479f6, 0xbe6541a0, 0xad375200, 0xe13fd087, + 0xfd23d06f, 0x33764aaf, 0x4a9901cb, 0x12e36380, 0xdd0d9584, 0xeb20eade, 0x68eee3b1, 0xdfcf356a, 0x8eb23907, + 0x03f276e7, 0x673836bf, 0xa977a014, 0x1dbe3e0c, 0x4ef02490, 0x6be57d22, 0x4a8d19a2, 0xcd708700, 0x175739d5, + 0x44902716, 0x3dad09c5, 0xad622923, 0x80485a7a, 0xea394645, 0x486d9da5, 0xd08479d7, 0x7ba9b2df, 0x9a38af9b, + 0x47d29219, 0x2dfc3851, 0xf2fd4e2a, 0x5f28ce9f, 0x18736a3a, 0xe8367aa3, 0xa25993fb, 0x633ec90d, 0x2f1607cf, + 0x383dafbd, 0x5cf7e74d, 0x62ff2f96, 0xa9e83e77, 0x0582697d, 0xf4f06fdd, 0x11905275, 0x3baff5de, 0x4c432aca, + 0x11415fbb, 0x5dfd3ef3, 0xfc193cf0, 0xc2b7700d, 0x6428c8c3, 0x1ff791a4, 0x6f273d41, 0xad75a85c, 0x741a6ebe, + 0x2ac5f203, 0x39ff7d3b, 0xbe056b29, 0xffd6798b, 0xcc6e93cb, 0xcf971f63, 0x290ddf50, 0x5fb5bf16, 0x367913ce, + 0xb3a5e0a7, 0x05a606ae, 0xf1d6c152, 0xa0e78f79, 0x7a118493, 0x4f6df83a, 0xc50c49dc, 0xdbb11418, 0x05485514, + 0xb68b0617, 0xecd1711f, 0xd2deafe2, 0xe7d5161e, 0xde4b7420, 0x696e7013, 0x781a5340, 0x831c653d, 0x950b8963, + 0xf876cee5, 0x92d0555d, 0x216616a5, 0xd363af6e, 0xe5e42293, 0x7e5432b7, 0xe522a9aa, 0xd6ed74a4, 0xa3fc70f9, + 0xc964c5d8, 0x14b1a001, 0x552ce9fc, 0xf2a4699b, 0x8b44956f, 0xb41fdda9, 0x30471445, 0x0cc9831d, 0x4a273803, + 0x4b4e2433, 0xf679b6e1, 0xd90eaea8, 0x9eef5982, 0x13913c7c, 0x0df05d89, 0xd7e6c197, 0x7b4a5697, 0x67a0160b, + 0x7f1f7254, 0x9500279c, 0xbaf8afb7, 0xbf57730e, 0xa0d5821e, 0xd49d5a51, 0x0198b143, 0xe38b2176, 0x59b767a1, + 0x8202253f, 0x4b926c91, 0x7b49e2fd, 0xe059bfe7, 0xeb855704, 0x817cd133, 0xd001ef95, 0x6bc6b50c, 0x58a3bcef, + 0x9dc7b03b, 0xa21511d4, 0x8cab6780, 0xe15dee57, 0xb4b2a776, 0x8d7a18c3, 0x96139aeb, 0xa36d57ab, 0x3e6b9bef, + 0x78b6910e, 0x2a22f148, 0xf5928a4b, 0x74de62fa, 0xd2c12951, 0x18494bc1, 0xc4563ec2, 0xa44d2052, 0x51ca012f, + 0x57da37c5, 0x6ba75a92, 0xefedaf56, 0x8b395b37, 0x1f2249c0, 0xc3b4b3dd, 0x378ddb72, 0x5ad387df, 0x2ae86339, + 0x1eb4917e, 0x0cdc48e2, 0x303c30e8, 0x70c82d90, 0x30e4346d, 0x003b6837, 0x7b16741e, 0xf29def62, 0xfce6e573, + 0x92f502a9, 0xb8a6a990, 0xe2b6ad07, 0x3510f797, 0x43b519d2, 0x6cbba8aa, 0x98389e8c, 0x6fc0a781, 0x01cdd630, + 0x550f8471, 0x9aeb0a6d, 0xf1858735, 0xa81127c6, 0x84d76970, 0xfc6de9d6, 0x526c667e, 0xdd1662c2, 0x60fa6220, + 0xad474748, 0xc13be8b7, 0xc1fcf12c, 0x78297863, 0xefd30fba, 0x3fb53e6e, 0xc840535b, 0x1ed3b79c, 0xcb407887, + 0x58ed6ce6, 0xdda583ab, 0xb4dbd8e2, 0x0b54420c, 0x0eb91a9b, 0x6e66de64, 0xed3f3c79, 0xdbac5a9c, 0x9501921e, + 0xa11c05b8, 0x90a5eafc, 0x9d376a6f, 0x5d3749c7, 0xd2338caf, 0x68390f3e, 0xbab36b63, 0x028713d5, 0x7cd63fe3, + 0x7f451c51, 0xba68428d, 0x0a4e84e6, 0x733f5219, 0xcbf14d8a, 0xa56492ff, 0x0a8fcd56, 0xd56487ac, 0x8524d84a, + 0xf3fb3800, 0x73b8168e, 0x132b05da, 0x9ddbcdcd, 0x89155ad9, 0x648a313b, 0x53f8aed1, 0x6a1ba35a, 0x016decab, + 0xc3e164d7, 0x88c36822, 0x9c391d36, 0x3e9691c9, 0x0fdb6104, 0x9379cda1, 0x6e4c5190, 0xd37ff0c3, 0xecbcd5bf, + 0x2c006a06, 0x27c0b33f, 0x19ae4c9e, 0xfebf753f, 0x1439e7fb, 0xbfcce61a, 0x9aad485c, 0xcd79fb2b, 0xd659c786, + 0x5cf7aedb, 0x63ced1a5, 0x59d62f1f, 0xb69e6f9e, 0x777cd16a, 0x32324346, 0xb4fa7897, 0x538be394, 0xb13d8737, + 0xc988d64c, 0xa1b0a07b, 0x1a1fb9e4, 0xcbb1fc1e, 0x8d0b3c60, 0x91c540fb, 0x0afb4536, 0x5b53e69e, 0x87908ead, + 0xe946463b, 0x33b146f0, 0x4676f1f7, 0xf9076ccb, 0xd1c7dac4, 0xccf82253, 0xe9373083, 0xc93619a4, 0xdb9e0fbd, + 0x38bb52f4, 0x860fbe63, 0x408a0128, 0x38d72c6f, 0xeccc4387, 0x8b09bc6e, 0xe29c73f3, 0xb69fc52c, 0xe11ce470, + 0xf71f2ae2, 0x89f19697, 0x71baf433, 0x3f368c57, 0xec8b4221, 0x5f11b2c8, 0xe9af0467, 0xd929f410, 0x8bf15900, + 0x9181cfb2, 0x5d89ad1c, 0x5cebacd8, 0xad6aedf4, 0xaac6d7cd, 0x3f7de0c1, 0x2253c30a, 0xd3a5b514, 0x9dedc635, + 0x3cf7f991, 0x9f90f09b, 0x1074f826, 0xe3cb630d, 0xe76ff527, 0xcc02e964, 0x5a325892, 0x0de4b6c5, 0xd6e0cfee, + 0x3246327c, 0x208596d3, 0x8706f335, 0x6bd96a34, 0x59566a65, 0x10299e64, 0xde12fc29, 0xfe8edc8b, 0x441585e7, + 0xf75ac94a, 0x3013043e, 0xcd09d4ac, 0x05ef90a4, 0xc3f4ffa2, 0xfea81602, 0xdf87848b, 0x74b88809, 0x629cfe46, + 0x52119433, 0xb160cf47, 0x1dc14d96, 0x903fe521, 0x8add9853, 0x6b6987d9, 0xa4e0264f, 0x18aa4f5a, 0x0f925972, + 0xefbd1bc4, 0x8fbf061a, 0x736a447a, 0xe5c64d70, 0xd69d4523, 0xd0b96b41, 0x18c8bc53, 0xd5a28bb1, 0x4979a854, + 0x7f4ccd1a, 0x855a6dfc, 0x2a15e39d, 0xb6086da9, 0x5a16ae26, 0x5aad5615, 0xd1cd2631, 0xd529fef8, 0x652d1a9e, + 0xa9fd1595, 0x7831bc22, 0xd2e1c199, 0xf11b3c64, 0x55f838cb, 0xddde80a2, 0xaa9016c3, 0x61ebca30, 0x81928da4, + 0xcb50fb15, 0x3ad1194f, 0xed734bb6, 0xd3ac70c4, 0xf67bbae2, 0x006f5ae7, 0x39bcd04c, 0xf535f0ce, 0x89650392, + 0x257a52dd, 0xc1af2125, 0x21a99ea9, 0xf1580545, 0x4f7d6e2b, 0x978e4afa, 0x8e5ddd9d, 0x9933e44a, 0x3e16f068, + 0x4663ecc3, 0x107bf2f6, 0xd8671a62, 0xfc749f93, 0xd400b4de, 0xce22c8b1, 0x451a907d, 0x5c8d5be9, 0x69a6a902, + 0x3d95963e, 0x69c8041d, 0xa3da3c76, 0x904ea4e3, 0x5ac07038, 0x3d8b0ea9, 0x35718b18, 0xabe7f1a1, 0xf40f33c1, + 0x111828a3, 0x80bbd846, 0x52d60086, 0x77a0999c, 0x75a8fbda, 0xe91a3375, 0x0ca3c22d, 0x8d814383, 0x3043ee3d, + 0xfe2a9bd8, 0xd8ddeedd, 0x586d8a15, 0x28584a1d, 0xb23a3ea1, 0xecdf8d57, 0xe43ce264, 0xea5be807, 0x4a59536a, + 0x47d37452, 0x221f56ef, 0x26e2a6f6, 0x5247a38b, 0xef041518, 0xebc8a600, 0xfb9f4883, 0xbc5bdaa5, 0x9eed1f33, + 0xdcc38da1, 0xa23a13ed, 0xdc5c360e, 0xf7dcd60d, 0x5b36dbfd, 0xfe525403, 0xec4bc871, 0x80c88efd, 0x432ba722, + 0x11830573, 0xe89bf1a8, 0xf4effdfd, 0x689e0cd0, 0x6cb3b854, 0x012cc8f5, 0x28e07e11, 0xb6966fc4, 0x88cd0e14, + 0x9c4098ea, 0x05a98fe5, 0x9aa665ca, 0xb31d863a, 0x13a9c117, 0x9b606711, 0x0581302c, 0x852387eb, 0xac33bb91, + 0x4dd4f240, 0x4c5d9e34, 0x8d9fc297, 0x2c9c1dc2, 0x03d0de5b, 0xc4fb057d, 0xd95b2317, 0xf7604f10, 0xbd4aea46, + 0xcf0b6a25, 0xf3ea9ac4, 0x0c1ba822, 0x67bc4508, 0x2f6f80d3, 0xf3d6e557, 0x2ae09b11, 0x599848ee, 0xdce0f251, + 0x8b391458, 0x9465130a, 0x51728625, 0x152b6e26, 0x88480e14, 0xf2444b00, 0xb500818d, 0x95c690cc, 0x90a4f97e, + 0x2c9a35f9, 0xb331bbf4, 0xa5787876, 0x2763523a, 0x8b3fbdb3, 0xd36ed5ea, 0x7bf65f61, 0xfabb0a7e, 0x9c16fdd9, + 0x001ac402, 0x4f3a5c1b, 0x1b4a1e96, 0xd05fde85, 0x42259641, 0x0aa58350, 0xfd814c32, 0x883d61b3, 0xbdfcec56, + 0x42feb0b6, 0x23f31d94, 0xccc0e470, 0x06eec3cf, 0x2d7efe5a, 0xa3eb0ee9, 0x027a8029, 0x5b52bc45, 0x3ac2190f, + 0xcaae2140, 0xf25ca322, 0xc4fc766b, 0x220634ee, 0xdf60b7ca, 0x7a7f7417, 0x6411d4d0, 0xe4b3db45, 0xdd9bd269, + 0x6e165565, 0x6ea07055, 0x57bcb761, 0x736c57c4, 0x18cf5d14, 0x788e9871, 0xa36acf3f, 0x2a6b0877, 0x98ccf3ee, + 0x2329f53a, 0x957622a1, 0x79c61871, 0xd9bdb698, 0x9d49d202, 0x12df54a8, 0xe42a0c84, 0x4824ba5c, 0x79b8629e, + 0xad877be3, 0x6bd3ab44, 0x3b9bc76d, 0x12abbfd8, 0x6eebcb3a, 0x04fc70c9, 0x29017f53, 0x09c0013c, 0xc9b8752a, + 0x41a3fff0, 0x88d8f938, 0xec7b9dd5, 0xec8e476e, 0x9e8d449d, 0x1c4b0787, 0xb148a4f8, 0x8dbf4b7e, 0xe860f97f, + 0xcd810804, 0xe2769401, 0x5e5254c7, 0x0af5c85e, 0x8e02b2c0, 0xef43a981, 0x3b48369b, 0xb3816603, 0x5986d3cd, + 0x09263fe3, 0xe099a470, 0xee97c674, 0x911cbefc, 0x10b3d54d, 0x4a4e4103, 0xf3a61646, 0xa4d72df5, 0x0b9c8a72, + 0x94903218, 0x7b1a983c, 0xa807d813, 0xd5ccd3bf, 0xb1fe907d, 0x2f3dc937, 0x4b4cd2e6, 0xe019692c, 0x85e0e816, + 0x9c96c28b, 0x55b5e093, 0xf0e48ee3, 0x9a12c25f, 0x3f99f997, 0x1373617e, 0x69d8db06, 0x64e69ccd, 0x6bfee7d7, + 0xd58eb269, 0x54f5eb81, 0xb881db80, 0x7fe196cf, 0xfe2a4c44, 0x4b2c1f04, 0x3b80cfff, 0x566840a8, 0x0eaf1977, + 0xe1e09984, 0x610f3d0b, 0x4f8c57bf, 0xc4deb0bd, 0xa99e2974, 0xdde05dcc, 0xe672cd52, 0x0217502f, 0xb677038c, + 0x7a702ee4, 0x6d105ec7, 0xf0d6c3f8, 0x8b821ee1, 0xca689615, 0xee07bbf6, 0x3a02481f, 0xff71cc68, 0x4de63c23, + 0xb6b47412, 0xa228bb50, 0x6115c6db, 0x2f10e9c2, 0x9cb0aa20, 0xf93c0e77, 0x55c343fb, 0xe7fd786b, 0xc4682bc6, + 0x5d63693b, 0x8681dcda, 0x56e2c494, 0xc635e008, 0x2bff7de0, 0x6e894c8e, 0x0fccf3a2, 0x53217a8e, 0x0df8d352, + 0xdf66fa2c, 0x8d6946cc, 0xce96cf58, 0x93bc4f94, 0x58d899f9, 0xccec2622, 0x029fbf47, 0x64a67ab4, 0x3f7cc1e4, + 0x71b24bd6, 0xb5d7a389, 0x1bdae8fa, 0x7c560bda, 0xb9040eb8, 0x14cf6fd7, 0x0bf5418e, 0x068d2494, 0xb127dc21, + 0xb9ad69a2, 0xac1211aa, 0xc50770da, 0x90d31245, 0x60f6ebe6, 0x7fa9d18c, 0xe1cf6f56, 0x4a4fb6f3, 0xcdbaf791, + 0x71080ffb, 0xf7bf5b8f, 0x8d839eff, 0xfaa633e7, 0x987b68f7, 0x6176bd3b, 0xbafbdaa2, 0xdaf26954, 0x54b7c72e, + 0xdbe96d5e, 0x2801e919, 0xf3cad7f5, 0xeb994e8f, 0x60bd9068, 0x5b8c2771, 0x198ec8b6, 0xee0af1ab, 0x1d560f6e, + 0x1fc96a3f, 0x8fb52c5d, 0x5203f999, 0xf0670191, 0x4e0294ee, 0xbaf517ae, 0xee1fd8d5, 0x0c2dba8a, 0x500a445b, + 0x2104456d, 0x32e0f4fb, 0x8a993ff6, 0x33776dfc, 0xc06df522, 0x8aa1e66a, 0x5cf3eec5, 0xe568ce47, 0xba0fe303, + 0x20113788, 0x00b8dc01, 0xcf45867e, 0xd4f1e3a3, 0x64ff4393, 0xb942eb04, 0x3d8de306, 0x65055e65, 0x5bffd425, + 0x87743bc2, 0x2fe45d8b, 0x0b792a66, 0x2b192f35, 0x3ea4f933, 0x0c147d9f, 0xe83d7e49, 0xd61fd76e, 0xf085a1d8, + 0x5a872531, 0xf74768d7, 0xa926a611, 0xbabd22c2, 0xacd64924, 0x51c14f91, 0x3b02dda5, 0x1cd7de5b, 0xa4f4c299, + 0x3e388da9, 0xa72db7ef, 0x764ce09d, 0x538e0a50, 0x9185d4ce, 0x592dc151, 0x659e2c82, 0xbd6e5822, 0x05f28dac, + 0xe681b05c, 0xafc98725, 0x4e47c152, 0xe56584d4, 0x8173712a, 0x5fc39712, 0x8fd7aafc, 0x75bbe42c, 0x00c4d84c, + 0xf4b2c3c2, 0xb6875d74, 0x9a5de6b7, 0xe8a79b23, 0x872225e6, 0xe29ab28a, 0x9bd67d15, 0x587ed6e2, 0x235e6740, + 0x86f7a25c, 0xa1575114, 0xac71b15c, 0x9d2d1ed9, 0x5afb5cdf, 0x383e34b3, 0xe8a8a8c9, 0xd53f7be5, 0xeec6808c, + 0x97742549, 0x388950e0, 0x5392c63e, 0x4ab58d87, 0xc63e09cf, 0xb2f39fb3, 0xa5dc3e6b, 0x43cc93da, 0x74c7d11e, + 0xce75aee9, 0x95886654, 0x1719d60f, 0xa2e16eea, 0x134273be, 0x04584455, 0x6cffbf88, 0x35eb86b1, 0x72e54c02, + 0x3408ef39, 0x315148bb, 0x8ea7f91b, 0xbf1e0971, 0xdfee2f60, 0x125c170d, 0xf92b98ab, 0x79d442ce, 0x57a6ec3a, + 0xd8ad6c84, 0xd7baaf24, 0xdf57aaa1, 0xd2c98a74, 0xe519fb58, 0x6a471781, 0x19037eb0, 0xd4766bbd, 0x197de665, + 0x6e2b9b9d, 0x98388786, 0x1d377331, 0x3d81f762, 0xa927411f, 0xce9adcab, 0x24aad574, 0x40d1253b, 0x7c7b4609, + 0xc736178a, 0xdb252f1f, 0x4a0ac985, 0xb16d7a72, 0x38ce2aff, 0x06a46043, 0x87479e5a, 0x10e0be3f, 0x8572e323, + 0x151b0201, 0x4304ab77, 0x5ffbacf0, 0x41d80d68, 0xa110c200, 0xc7693eab, 0x5abfd049, 0xb85d8a96, 0x6c0ffaf5, + 0xf5b333ee, 0x2adf05c3, 0x02826233, 0x33cabc65, 0x73e455cc, 0x427c2f8c, 0x8b99f9ef, 0xaab267a3, 0x6d150890, + 0x8e8ce683, 0x6e4271c9, 0x8ca4edb5, 0x5275b7f3, 0x556c038a, 0x2d185286, 0x173f5470, 0xaae3ae97, 0x1f812b5a, + 0x07934a1b, 0x32c24d6f, 0x6fc06777, 0x3edad111, 0x0e367746, 0xdef0e8d2, 0x6549f521, 0xaad2256d, 0x8d1f3677, + 0x7fc216bf, 0x621967ca, 0x683fad42, 0xaf662f17, 0x3c49c21b, 0x58fe2dfd, 0xc46bf23f, 0x32012fe7, 0xa7cd94a6, + 0xcf81799e, 0x8e12f458, 0x4874b423, 0x09c8e5aa, 0xc109a1f8, 0x36299867, 0x038c4411, 0x58181c79, 0xf7894990, + 0xe52c59ce, 0x82efdec0, 0x0f25e9ef, 0x1673c6a2, 0x1aee450f, 0x04f5e424, 0x0586453c, 0x0ac91962, 0x58b63278, + 0x8818efc0, 0x524d2100, 0xd214e60b, 0x4e776611, 0x48928d68, 0x7fc2751b, 0x7a59ef43, 0xc1bb46fc, 0x28f4a580, + 0x24be3c9d, 0xebde6315, 0x076b1536, 0x34cbecba, 0x761a3eb1, 0x9866afae, 0xc9b05700, 0x7da9dbd8, 0x365c2c05, + 0xfe380c05, 0xc8933818, 0x95d3553a, 0x9cb62aa7, 0x9401bc02, 0x177b4d72, 0x01de3284, 0x9823f23f, 0x3c8fd8b9, + 0x4b595f2e, 0x2b50b862, 0xa976a794, 0x1302e145, 0x008d7485, 0x388b99b2, 0xfaa51b26, 0x93c67b73, 0x8edef0c2, + 0xcf22294d, 0xd630adb4, 0x345d8f77, 0x25d91edb, 0xc97025fb, 0x0224a6d8, 0x3be810d7, 0xb21e80e1, 0x44bdd4ec, + 0x621c4c6e, 0x7f9d09c9, 0x65aa0485, 0x02ad877d, 0x4b7c428f, 0xcf925121, 0xa917feb1, 0x7824eb40, 0xd9316f39, + 0xef5bf325, 0xcaf34d39, 0xd664a502, 0xc1b15a1e, 0x798cb6fd, 0xa6e4cb78, 0xa311a050, 0x17b303d7, 0xf161075f, + 0x01f2b1ba, 0x9ca842d3, 0xadebaeee, 0xafb4d149, 0x56841ab7, 0x5ea09bed, 0xbd21c31d, 0xb56177cc, 0xebd7e273, + 0x016ab0e9, 0xc10cec0e, 0xc53da752, 0xa2b76713, 0x52971ac5, 0xcd6d555f, 0xc027826e, 0xa6ed0a97, 0xc3a9601e, + 0x6e748860, 0x8c7a4893, 0x327a3988, 0xc500b0b8, 0xb70fa65d, 0xaa798421, 0x065451fb, 0xc95f354a, 0x3b34dd86, + 0x660afc82, 0x6a38eafa, 0x7b1b5816, 0x8985ea38, 0xf9ed0382, 0x405fae7a, 0x57d0bb6d, 0xeb7a162a, 0xfb04ede4, + 0xcbaa84b4, 0x75cb193c, 0x3631c9b0, 0xd70314a3, 0xae17352d, 0x1a4cb7e4, 0xb2a64e47, 0xd9eca422, 0x47e332a0, + 0x756f6606, 0x7f2d7c46, 0xed1270de, 0x7dbbbf39, 0x28548193, 0x0007da7f, 0xf054f945, 0x7d33b17e, 0x09f6319f, + 0x55f597c9, 0x68300e6e, 0x65232982, 0x86412b24, 0x565ba023, 0xa40fd03b, 0x6f1312c0, 0x6a58df06, 0xbe018619, + 0x28b95b08, 0x375b14bb, 0x29fbfe69, 0xf156137f, 0x33626409, 0xf670b053, 0xaa628c43, 0x54d82103, 0xd0c9a62c, + 0xb40800a5, 0x91267b72, 0x54bf9d86, 0x542cd55d, 0xa95510a0, 0xf66056fd, 0xf7c932d6, 0x361c9942, 0xa31ec9ac, + 0x8fde20ac, 0xbc3bf028, 0xee99720c, 0x41267162, 0x0e215ea7, 0x1b0f5535, 0xfefce9ee, 0x063e7e9d, 0x9fdfd275, + 0xf49adb42, 0xa6bd7bb6, 0x2500e742, 0xe4071c42, 0xdcad699e, 0x0dca0ba8, 0xaff8c2ad, 0xa35466ca, 0x353ad62a, + 0xdda0b4a0, 0xb6fb061f, 0x9b3768cc, 0x0b72975b, 0x6af9c51e, 0x9b37b8f8, 0xd3b3050d, 0x38dc52fa, 0xb59d59e9, + 0x09b0d996, 0xac5af6a5, 0xcbf2a7b0, 0x1ba59634, 0x7622adb1, 0x7936908f, 0x9d9f08ce, 0x1d1bfe42, 0xa07a1bbd, + 0x974df748, 0x2aa40552, 0xeb2c4c5e, 0x92da59ad, 0x32e62db4, 0x7167558a, 0x7da444b1, 0x6df0c13d, 0x9c3dc210, + 0x011a6539, 0xbd3d7dbf, 0x2106712c, 0x4637333c, 0x98146a55, 0xf3e88de5, 0x2620e871, 0xe2623683, 0xd659540f, + 0xacca3273, 0xcb842ba6, 0x17bb4b08, 0xa82e4ebb, 0x5cb29518, 0x7efe856c, 0x1ff5b8e3, 0x6d8977ef, 0xa2769c06, + 0xad129cb6, 0x55ef45eb, 0x84c8f930, 0xf375dcea, 0xcfbc7d93, 0xb528142c, 0x48b4d650, 0x7f4cc641, 0x1f8911fe, + 0xeef129c4, 0x4b6a829e, 0xf1dd66fb, 0x6a5a1d22, 0x1c5044e1, 0x28927c58, 0x4c27d76d, 0x6a2afa43, 0xe188c19f, + 0x5760ce8e, 0xee316d2e, 0xf7d74698, 0x3089392b, 0x280dc1bd, 0xebc91c92, 0x6670d285, 0xdb6d241b, 0x9746e3fa, + 0xcb7eaf17, 0x732581a0, 0xa72bd3d8, 0x2123b2f1, 0x8864df89, 0x46817569, 0xfa3f3015, 0xc4706a0c, 0x164cd3de, + 0x38fddfd9, 0x5af4116a, 0x7c960ac7, 0xa375d491, 0xa495d42c, 0xf78942ea, 0x7c855e14, 0xeabc0da5, 0x6c6cfd6b, + 0x4ac38e64, 0x25e1c8f2, 0xd7614c06, 0xa14db354, 0xa5a91c6e, 0xe15444eb, 0x86fbe67c, 0xe7415575, 0xf1f893e4, + 0x221ecfd8, 0x73f8fb76, 0x77bf4b57, 0xd0c09b9e, 0xff082bd7, 0xc6985f6c, 0xde89130f, 0x59593a54, 0x059ef989, + 0xaf0c7dee, 0xab066bd5, 0x51bb1117, 0xd7e2bda1, 0xc9f92e43, 0xf526283e, 0x9a3891f2, 0x9dfcbe6f, 0x2b8fdff8, + 0x84cb7407, 0x8ec21916, 0x20ced12b, 0x61991ca8, 0xbaefb21d, 0x9f8aeb72, 0x1a5ccb08, 0xee7f9f13, 0xa10f5d57, + 0x7ab9b574, 0xd7f67998, 0x75c60bcb, 0xaac94aa0, 0xd44e07f4, 0x50d0d6bf, 0x3a2abb4b, 0x7a39dfcf, 0xb82aa092, + 0xebf5adad, 0x2857ab3a, 0xce01516f, 0x7349e133, 0x631713b6, 0xdf56a454, 0x5a12fef6, 0x74a5d97a, 0xc80ece35, + 0xec3c63d5, 0xc0280755, 0x758673fe, 0xe6992789, 0x9e6e39f1, 0x906619b7, 0x3ff30dcb, 0x997dbf7c, 0x9b3fc571, + 0xec0b8040, 0xd470883f, 0x05a183b7, 0x6a0eb9e8, 0x2ea81f57, 0xf42896fe, 0x1ab0dfd7, 0x1daace37, 0x2b929d24, + 0x5f60660c, 0x5e46053b, 0xf5cdeb2a, 0x6b82dfc3, 0x56ec3129, 0x059b5cef, 0xd61f6d4d, 0x98eaa5e3, 0xdaf39f9d, + 0xb77996f7, 0x114b1d8b, 0xbf6c54ea, 0x8a8f347d, 0x9ad34f9a, 0x4ea98eb7, 0x90a14fd2, 0x8ca1a477, 0x9a887692, + 0x3dbdd2d3, 0x5f2b2b52, 0x82a948d3, 0x7060e693, 0x65a70f09, 0x529d2bc3, 0x886cda7e, 0x80ead8a9, 0xd33baa37, + 0x68d51cfe, 0x6063ff35, 0x79cdcba0, 0x8ac31d6a, 0xcd9cf847, 0x69973bc8, 0x120aa2e1, 0x05de0006, 0x8afb06e9, + 0xb807ec36, 0x5f0a4a5c, 0xf26ca52f, 0x7417f749, 0xe1dbb2ab, 0x77b78c2c, 0x7c22cc0d, 0x971acfad, 0xb79235de, + 0xc47fc772, 0x6c0e929d, 0xcb26352e, 0xc8963c1e, 0xe3922567, 0xaec94100, 0x2f5d642e, 0x4d2c6699, 0xff0fe44c, + 0x24aec578, 0x31650d1e, 0x8e115e87, 0x027c6304, 0x78ef12d5, 0x50b73750, 0xa1e2eb71, 0x3da3d036, 0xe4863c61, + 0x58373abc, 0xae8ebab5, 0x21184c13, 0xc6abc3f8, 0x1edb47dc, 0x283176f7, 0x4dd1adcf, 0x945e17c3, 0x16aa56c4, + 0xfc1a1ac0, 0x364827cc, 0x618bfe96, 0x39b45038, 0xa90e5824, 0x6ad96187, 0x21ae9569, 0x2d669ccf, 0x0f80766d, + 0x6f5f073e, 0x5edbbe3e, 0xa40f6954, 0x290bb446, 0x3d50f2da, 0x59d9b3ba, 0xf9b27412, 0x838e3d3f, 0x784954ba, + 0xa25765d3, 0xbdd52c0b, 0x31a894d9, 0xae62f74c, 0x937a3663, 0x69956113, 0x54a6e604, 0x62a64d35, 0x8ee01eb9, + 0x37eb8946, 0xa4d0f7c6, 0x01181eb4, 0x3076c239, 0xf7f61ce5, 0xf9904b82, 0xced2f109, 0x6fdb6e20, 0x66aa8a5b, + 0x3114f821, 0xe96de9c7, 0xed0d6b05, 0x383eaab2, 0xc6651983, 0x59ead8b9, 0x2c263820, 0x45a54757, 0x6bd2b929, + 0x13e76c66, 0x338ddfc2, 0x16575e86, 0x79f32b66, 0x4ebe30bf, 0x2d8d9858, 0xc8c50b91, 0x12cbba59, 0x4157f396, + 0x49c2e160, 0xcbf43e05, 0x1ec4b19a, 0x17fa3d2c, 0x855700e6, 0x8d2038b4, 0x820b878a, 0xdf9f4b84, 0x72e988f5, + 0x33ae49c4, 0xfb76bd88, 0x9f31f524, 0xc6c7af10, 0x92a51da6, 0x0e926b4c, 0x2ff7d1d9, 0xc409bf4b, 0xe107032b, + 0x615c45a0, 0x1be08e16, 0xf7b0342d, 0xc7b32522, 0x1497bafa, 0xa9108721, 0x4ff1e0f7, 0xb555c2fe, 0xe550c267, + 0x10e37cb9, 0xd1d1c67b, 0xff33b14b, 0x28482a5a, 0x588d3a08, 0x55ef0f0c, 0xa48a00b5, 0xfa6b5749, 0xd84a19b8, + 0x787dc879, 0xd9ee7af9, 0x8c26c8c8, 0x37a3f3e6, 0xbc311cbf, 0x569a4bfa, 0x95280bf4, 0xf3448728, 0xa64eb16b, + 0x6bb02747, 0x4526d7f8, 0x796c238a, 0x673a719c, 0x29c4904a, 0x19dfde36, 0x5beeadd6, 0x1ae3ac48, 0x19b325f2, + 0xeb7c7d83, 0x8874a235, 0xda4dccb6, 0x03edd6f4, 0x8825d82f, 0x5cc8afe2, 0x6e6f2ec5, 0x5a81f344, 0x0c775592, + 0xeec83dde, 0xaf7f0b13, 0xabe6cf6d, 0xea8a97bc, 0xb962943f, 0x04435c05, 0xc333a69b, 0xf365ab1b, 0x64eea42c, + 0x0b5f3948, 0x4970327e, 0x05a5bfc2, 0x1f2c748f, 0xbe284276, 0xaa496d36, 0x81250c64, 0x2d46ad31, 0xab3db043, + 0x22f3b1fc, 0x32b4922c, 0x5438ce5d, 0xad75f6de, 0x3847bffe, 0x8f06f673, 0x507bdf73, 0xa24c84ef, 0x1afbf86a, + 0x60639f71, 0x9096e428, 0x6005b737, 0x45957c30, 0x1f11bde8, 0xc8be913c, 0x0270441d, 0x8dc754ea, 0x3b09cf15, + 0x7cb47e05, 0x4af693c2, 0x22ec3c91, 0x94eb5d19, 0x85f84d36, 0xc7ef2802, 0x63b3b4da, 0xb3a35820, 0xf1c08a68, + 0x4990e217, 0xc74ca24e, 0x43df2618, 0xb7198d96, 0xe718aa3d, 0xd5b0bf0b, 0x72906627, 0xb8b5fed5, 0xd123ae8a, + 0x6480e27b, 0x3c9a5e7c, 0x581e6856, 0xf4ffb39f, 0xf029def6, 0xc4a4202e, 0xc56fba84, 0x7a047e1e, 0x64d6b427, + 0xe8691d6a, 0x91797666, 0x769f0180, 0xb323a11a, 0x06eabbb1, 0x9b1a4611, 0xe2fda75d, 0x98063114, 0xca4b6b40, + 0x3067d99e, 0x643d7b3c, 0x85915615, 0x89f298c8, 0x54c534a4, 0xafbbfaeb, 0xa3dd86e8, 0xe816a5e1, 0x3057ea4d, + 0xd3892135, 0xe06731de, 0x7e216312, 0x6514bdf3, 0xb2586071, 0xe2154917, 0x1e7b1fe2, 0x1fd8bb64, 0x9a025e5f, + 0xc0dc0208, 0x0906b5b6, 0xfa4760b7, 0x493baf23, 0x5f6b48b6, 0x095d02a5, 0xbae604db, 0x8a7a2b6d, 0x59992b90, + 0xf14b3e25, 0xf133ad5e, 0x67d00248, 0x0ec0b465, 0xcf47739e, 0xd6aa03df, 0x756de93e, 0x156e60c7, 0x3594045b, + 0xe8911144, 0x84345d17, 0xcdeb90cb, 0x185bd7ab, 0x7dcfb04c, 0xa6998c88, 0x4d967c19, 0x90e8de50, 0x740dcb86, + 0xd91ea706, 0xf9bae20a, 0x7a7177d2, 0x1aeff9fe, 0x462c18ce, 0x7e347a39, 0xfeebf9b0, 0x1f90240c, 0x8dc1aedd, + 0xdb5ebef8, 0x71a41dc1, 0x98140b1f, 0x18930056, 0x2830d877, 0xbdd05a92, 0xc1df18fb, 0x55d01a6d, 0x366cd6a7, + 0x0ed0f159, 0x0b4982a0, 0xa486c962, 0x6071869a, 0xa2f5dbe9, 0x154f1256, 0x3c399d4f, 0x18dbb932, 0x7ff799ed, + 0x1c384d6f, 0x62d62501, 0x1e1276d7, 0xc5f5996a, 0xc6d24b1a, 0x2ee06497, 0x91403cf3, 0xb43dad3c, 0x8fd1eb67, + 0x7024c499, 0x103fd7dd, 0xc4e8d5c6, 0xa8e9d62c, 0x4d0a7985, 0x054ea663, 0x1ce0f88c, 0xcfcd3f63, 0x6216c475, + 0xde6425cb, 0x3dd542e3, 0x537b9cf2, 0x7c9f8baf, 0x542a386f, 0x5a26209d, 0x08bf57cf, 0xc1fc1145, 0x1a8f3d6e, + 0xf7014c13, 0x5bc4762f, 0x06641ca0, 0xc3d377aa, 0xfc2d6073, 0x2fe52f0a, 0x36b608c1, 0xf4a2ba43, 0xfde3a7fc, + 0x8d6db93a, 0xfce8dfdd, 0xac431533, 0xca2f1a4b, 0xcf19bc68, 0x69b56c31, 0x167f7766, 0xa970f1e0, 0x844d0e11, + 0x27deba29, 0xf01966b4, 0xfeb10469, 0xe1d4c8dd, 0x30432ddf, 0xaefc6caa, 0xbb80a82d, 0x4732e27a, 0x9d41f4e7, + 0x3f68158b, 0x26b70cc0, 0x4674600e, 0x211b8298, 0xe6f9cd2e, 0x79af2e5d, 0xd18df77a, 0x6712b9b6, 0xe9df4b5d, + 0xef3094b6, 0x6b54054a, 0x07c848a3, 0x32f2105a, 0x1b852e2a, 0x81642b93, 0xb97ff3b6, 0x89604d89, 0x66163d93, + 0xfdc9fcbc, 0x105dbe94, 0x4beaf313, 0x45341697, 0x9c901098, 0xe5e0beeb, 0x1202fab9, 0xf7c597f6, 0x4a15de10, + 0xccdd5c75, 0xa719b88c, 0x1ea51eee, 0x4ff441af, 0x4110b56e, 0x091cf07b, 0xfa9de5f3, 0x5c75bb58, 0x24d53839, + 0xe5be7014, 0x0c3bb6ef, 0x1e36881b, 0x2dd65bee, 0xb4d0f27f, 0x78b8a406, 0x2c7db60b, 0xf784d157, 0x6e7adc09, + 0x85ca5422, 0xde6fae2b, 0xaf07fc1f, 0x179b29a7, 0x3dd06bdf, 0x695a54df, 0x49b936bc, 0xb0b0d16a, 0xaf933c3a, + 0xb60bbd89, 0x04ad0aee, 0xb8849ecc, 0x2fdf0cbb, 0xb9b29107, 0x86b50346, 0xf2662c05, 0x17ec55dd, 0x6fb06cdc, + 0x850db92c, 0xe7eb27a5, 0x2bf9c578, 0x8ef1bdd0, 0x1c60f2b7, 0x7ae31f77, 0x20e10dab, 0xbbeab1a5, 0xea5c0631, + 0x23e95867, 0xc790ecbb, 0x20834736, 0x5bda1d86, 0x186ee809, 0x1442e07d, 0x84785ca6, 0xffb30919, 0xab6b9147, + 0x80059d41, 0x35f3e8d7, 0xae8b7bc9, 0x3186a6ae, 0xffa29cff, 0xcf2d8c8f, 0x34a31f3b, 0xae337a42, 0xc94664c4, + 0x7f3e824c, 0xf800e39c, 0x6dc1ca28, 0xf905f1f7, 0x451ee635, 0xbb4deeec, 0x0de15313, 0x13c82140, 0x53e7c7a7, + 0x3ad4fcf5, 0xb86b36b5, 0xcf6386fd, 0x95d8c099, 0x29701daf, 0x6a59d401, 0x4d23a782, 0x6ed76b41, 0x061ad9cc, + 0x58d7b7f9, 0x6b08adb3, 0xc6e8f125, 0xa1208fd0, 0xe1092ab8, 0xdb898205, 0x453a8c29, 0xe7993050, 0xee5cef87, + 0xde1d3c32, 0x2b3fd901, 0xd7f9db79, 0x687f171c, 0x7ae787db, 0x2b6ab3b5, 0xb345e9d3, 0x9250cd50, 0x2109707e, + 0xda4cdc53, 0xe81f1ddd, 0xfd39c2b4, 0xef3359c5, 0x147a4fd1, 0x16c6abe7, 0x4fc355aa, 0xaa8ff398, 0x41da204b, + 0x461c51a9, 0xa3f402dd, 0x3c3fcab6, 0x26e4eda8, 0x913fa9d9, 0xae1f505b, 0x6f6500cc, 0x209e35b7, 0x0726ad4e, + 0x5e7615bc, 0xd5555b8b, 0x312a91c9, 0x44c95697, 0xe21acd23, 0xb28c7bdb, 0xabf4411c, 0x6459461e, 0x4bfaa9cc, + 0xfc6b5c1f, 0xc88ecf64, 0x10df60f6, 0x8a892155, 0xa95e5afe, 0x8361790e, 0x321bed0c, 0x0dd1aa4b, 0x62dfd4ed, + 0xc99ba861, 0x138fd8f7, 0x55b82739, 0x92fe21ff, 0x8e219180, 0x223c381d, 0x591846be, 0x966631ad, 0x262ba357, + 0xc72ce75c, 0xeef18be3, 0xd732ab4d, 0x06402cd0, 0x75f2f89c, 0x305ecbd2, 0x53f8aeb5, 0x29c74bd5, 0x5ea53a70, + 0x8de506d5, 0xbaf6b7cb, 0x2725a806, 0xf85ddfff, 0xf8dc5ee1, 0x9437b584, 0xf894930f, 0xf7c3c059, 0xef438ffd, + 0xe9a85003, 0xb078fa9f, 0xae32c966, 0x370f8c90, 0x1155b197, 0x28170a3f, 0xe090d702, 0xa5b7defb, 0xef990194, + 0x0fee8e68, 0x611b0bdd, 0x3e2148db, 0x47aaf9f4, 0x5ec75788, 0xbd6225fe, 0x007fa93e, 0xb0bdb154, 0x0800f099, + 0x8c827d55, 0xa42292a6, 0x821c1f6b, 0x8ffe23de, 0xe4769d6f, 0x8285f12a, 0x8191255c, 0xe7a5c1bd, 0x23552eef, + 0xd2b3eac5, 0xfc2472f7, 0xeb488cd8, 0x657ab276, 0x0ebb7343, 0xbd427eb8, 0xd1281a61, 0xba88d206, 0xe825c1e8, + 0x55441f23, 0xd79d80d3, 0x1c6a794f, 0xc134dd90, 0xb1d33c1e, 0x23fa70fd, 0xd5539433, 0xc3192402, 0xf4162aad, + 0x711c238f, 0x1f2bc64a, 0xe3be280a, 0x53e67bb0, 0xdfc59293, 0x0aa6a81e, 0xc6a8ae63, 0xa718cf39, 0xa955f16a, + 0x70960f64, 0xd1f391c5, 0x2c9da564, 0xd8088a1d, 0x885ab5c9, 0xe280c01b, 0xe5d7c60a, 0x27b55ddc, 0x52119ba5, + 0x15b70a5a, 0x01564a0f, 0xad14ae2e, 0xee27bceb, 0x55da552d, 0x4fe030b6, 0x118c75f8, 0x000237ce, 0x3fed31de, + 0xecb71cdc, 0x4b04ad5b, 0x5fd87442, 0x8208395b, 0x8e8cce02, 0x4044c90c, 0x2e0bb817, 0x00fc5d01, 0xc97910ff, + 0xf4a487ce, 0x05b1f379, 0x883ad627, 0x4083caa1, 0xd92c2590, 0x7dbd514e, 0x3f5462fa, 0x2c116a43, 0x1af36fd0, + 0xa9b7dbd5, 0x24f1d1e7, 0xf573021c, 0x0cd4d688, 0x8424ae7f, 0xbbf4fd3f, 0xd4d89dec, 0x87fc1bd6, 0xde1111ef, + 0xf4be1537, 0xd8cfab49, 0xc6ddf273, 0x9afaad9c, 0x087d6c28, 0xbd919fd3, 0xe550aaa5, 0xdfcede1e, 0x852619e8, + 0xd92e09f3, 0x550be45e, 0x5cefec47, 0x3d7e2122, 0x258f5f8f, 0xe547e878, 0xbf0e1587, 0xd11fa343, 0x52f88456, + 0xeb67fe8c, 0xa1fd81c9, 0x86dbf53d, 0x85061cc4, 0x4afbf791, 0xc4ab33ee, 0xf24bcc2d, 0x5e600630, 0xdc3478a6, + 0x7aceb07a, 0x0aa0b627, 0x9710eb2f, 0xd76c9d82, 0xabb4f324, 0xf61aa395, 0xef0bbd50, 0x5ab5d94f, 0xd1654b44, + 0x88a3f419, 0x347c632f, 0xc2887349, 0xf0793b4a, 0x6adead9b, 0x63c894eb, 0x90c276ae, 0xab5de551, 0x8f698b13, + 0xfa8a38cb, 0xcb393e14, 0x7c524ada, 0xe8205c53, 0xf5b1f0f1, 0xb7b39325, 0x0c5181a5, 0xca49532e, 0x627bacb9, + 0x1999503f, 0xbe101446, 0x8e8bb4e0, 0x853325a0, 0x142bbfb6, 0x2d149bc8, 0xb60cfaaa, 0xc34a2412, 0x2805ac99, + 0x3a9a3eb4, 0xf1deb75f, 0x10dd621c, 0xf47b5380, 0xa4355783, 0xabf325c8, 0x9521393a, 0x5fe47161, 0xb523df05, + 0x49f9dd75, 0xa48b9510, 0xc39ec74b, 0x1a011dd3, 0xebf0fab8, 0xcec442a9, 0x85620b40, 0xab3e169e, 0xacd54143, + 0x0a710eb4, 0x892b2712, 0x529aae7b, 0xd85da7b3, 0xcbc863e4, 0x300a8e5c, 0x965f32f7, 0xe499afbe, 0xd52c40cf, + 0xe30e8626, 0x7782a41e, 0x8f65dd88, 0x9dd05ad5, 0x3c301ae7, 0xac5d9ef0, 0x63185e14, 0x1b768da5, 0xea12c8c3, + 0xbdb24d8f, 0x60852f0d, 0xd1339f46, 0xb2c038e6, 0x45b572a6, 0x4e10f8cc, 0xaf0c5d7b, 0xefc242d4, 0x1032825a, + 0xa6f0c49a, 0xc761c488, 0x2d745c45, 0x13dcb738, 0x912383aa, 0x009ea0ba, 0x1222c236, 0x27279868, 0xf34844aa, + 0xc85b3f76, 0xff6172f4, 0xce56a06c, 0x5ea4acb8, 0x360cc7c1, 0x234bbb7e, 0x559f19f3, 0xc37e50a2, 0xcc9d1125, + 0xe794c8c3, 0x41da9266, 0x4f170068, 0x07779e60, 0x1168a1c4, 0xa0f22688, 0x1affc7bc, 0xe69c03b0, 0x54bc94a4, + 0xeb40292f, 0xa4ae6f9c, 0xc8ac3e65, 0x1fab7094, 0xe1d2b682, 0x40e69331, 0xc5c84df3, 0xeb30da5d, 0x55e372b8, + 0xe5284435, 0xf70f227f, 0x41b7cb0f, 0x527e5773, 0xa6f776f0, 0x60c802ec, 0x7bd01029, 0x5632d5ce, 0xae8a823d, + 0xe81ff719, 0x4b2de049, 0x32a5745a, 0xf35be58e, 0x0a500276, 0x98f2e604, 0x9c48b5ea, 0x3d704c2f, 0x0d2cb538, + 0x6a3a95dc, 0x05f35a72, 0x35fc685a, 0x600919bc, 0xd849cb39, 0x5eb3f4ee, 0xcb93d677, 0xa308f4f9, 0xb147d5ce, + 0xc8a5229f, 0xb94f1c07, 0xc0f65a4a, 0x4aa9897e, 0x3cedbf10, 0x722a34ac, 0x2cddc8e2, 0x1d49d6cf, 0x0b9ec2d9, + 0x1ab0c95d, 0xcf4ca7d4, 0x8ab76fc7, 0x8a7fa145, 0x65ff5598, 0xf0eec51a, 0x245a42df, 0x2b246abb, 0xb1e98aae, + 0x248ffa2e, 0xda2fada2, 0x2801c48c, 0x298e118c, 0xc0db90db, 0xfd861c61, 0xb649b259, 0xcdcbf9dd, 0xd68b9f4f, + 0x45fa2e3b, 0xe302a0b8, 0x0a0be730, 0x5c35f276, 0x095f8b31, 0x1b66ca33, 0x96f9326a, 0x0f55b108, 0x5c315e98, + 0x8c52c994, 0x8a0c2913, 0x89cd4f64, 0x58ab8a9f, 0x03668e3f, 0x8cf56966, 0xac901f87, 0xa2017d36, 0xa070fb71, + 0x6908cdba, 0x6cf9304d, 0xa97fa1fc, 0x343154c9, 0x2aab7b3f, 0x49335ed8, 0x474e87ce, 0x2b93714a, 0xaf4234e1, + 0x22c2d857, 0x184103fb, 0xd2b0a2a6, 0x856f8936, 0xeb493eb2, 0x2187135c, 0xf3190685, 0xab1355a5, 0x772bed5d, + 0x53ec1b25, 0x973f15dd, 0xb45064d9, 0x074bb64d, 0x09bce6c7, 0x41ebf0ed, 0x980b7d0d, 0xbfe51a50, 0xea72d1ef, + 0xf0b4a5da, 0xf8a5b268, 0x71c360bd, 0xd036c6b2, 0xbce1cd27, 0x76ebfdcb, 0x53c3d1ed, 0x28e7a3a3, 0xe38c41c9, + 0x30aea7e1, 0x27eff880, 0x2133bf86, 0x6c0fa46d, 0xd0ade0c9, 0x37fe2b9a, 0x2136dd29, 0x7539036f, 0x2c50c123, + 0xc7abe070, 0x790de58b, 0x41aebc47, 0x2593bc4d, 0x0c098f6a, 0x95f6d29e, 0x0ea24169, 0xb19495a8, 0x5c57792d, + 0x0b07b5b9, 0xd73def5c, 0xaf1eb1e4, 0x643d8a30, 0x034f2b62, 0xc3c53ec5, 0x763c39f0, 0x98f9125a, 0x0baa8cc6, + 0xcbe5b2cd, 0x4ea84ab6, 0x8f9b2822, 0x71b80da6, 0x4e9ab15d, 0x57e5a13e, 0xa914abe5, 0x78a4aebb, 0xdd5fab55, + 0xcebd375f, 0x2f891c0c, 0x4ba7d8e5, 0x569f4853, 0xe5bbccc9, 0x4fd03fac, 0x40a0258d, 0x39d7753f, 0x8fc79dfe, + 0x3cd3d186, 0xbb4a93b3, 0xe0f474ed, 0x680f1268, 0xd8a69c7a, 0x0f07ecfb, 0xc97a4f3a, 0x772655c2, 0xe7a07907, + 0x6f37f560, 0x66178302, 0xe4bb8df9, 0x160e21dd, 0x8296a714, 0xc9716bed, 0x292d9e08, 0xdfa3f2b2, 0x1072856f, + 0xd77bdfcc, 0x8011ec70, 0x1e8539a0, 0x216bdacf, 0x293740b4, 0x2556e26b, 0x337a9a50, 0x6edea985, 0x9ca079e5, + 0xc6cf8e8d, 0x7cf25744, 0xe5a74391, 0x98a7d938, 0x8a8d1bcd, 0x3e5e8a1a, 0x7a122bba, 0x7633acd9, 0x4ed8dabd, + 0x3bc2db6f, 0xd8a27cac, 0x480cca19, 0x132740df, 0x73772b9f, 0xb62876cf, 0x3675cbf5, 0xeb602a9b, 0x29a1a0df, + 0xc83f9bbe, 0x3f2d4ea0, 0x8f3dc116, 0x9b956f47, 0x7ab5f902, 0xf5f0602d, 0xfa716615, 0xdb2f7f8b, 0x1918dda5, + 0x41041ec9, 0x7c0defa6, 0x955a5ecf, 0x683c27a3, 0xf9430aac, 0xa657d34c, 0x43247570, 0x9dd84614, 0xa482e9d6, + 0x6f9fe14a, 0xcd1c7b6d, 0xfee251fb, 0x58d36a65, 0x3a7ae1d4, 0x455d8c35, 0xc5105dec, 0xe7d98088, 0xf274afea, + 0x2e51b5c8, 0xb896cd30, 0x2987a444, 0xacdf638c, 0x74b53062, 0x9d39aec4, 0x80ce3bce, 0xce24e2d1, 0x02c687d9, + 0x181712f3, 0x116c08ca, 0x17ff4bd6, 0xfee975ab, 0x2a6f349d, 0xcf968f94, 0xe098fc6c, 0x8bad1fbb, 0x2231d738, + 0xcf16fb27, 0x1728be28, 0x4a48bcd7, 0x88647f1b, 0x3f4fba67, 0xabb87917, 0x0f1dee0e, 0xc3c712fa, 0x122f371a, + 0xb6389d37, 0xe41455f7, 0xe6ae238e, 0x1333e4af, 0xcd865357, 0xcfa3c660, 0x60d65309, 0x942c0d7e, 0xbae42e64, + 0x28892381, 0x64e57f12, 0xecd5cce7, 0xa76106f5, 0x15ac55a3, 0x106e2605, 0xbec414b3, 0x41688c09, 0x7ff64315, + 0x13d76069, 0xededdaa0, 0xc4da3d7a, 0xa9be6c92, 0x5ac18775, 0x3def288a, 0xc201d03f, 0x87bd1187, 0x62a7aabd, + 0x58aceda8, 0x38a9bb03, 0xafd58043, 0x9232c9ca, 0xf8959f01, 0xedb5ce58, 0xafbcb4e0, 0x37940137, 0xb8c55f2a, + 0x08b65c76, 0x2f507735, 0x8d74a277, 0x9c5ec9b7, 0xdce24d11, 0x7fc0a424, 0x565f77aa, 0x6fe4bd07, 0x91862e71, + 0x8a29c8cd, 0xa6471111, 0xc66adf54, 0x4b509d3b, 0x4043c0e3, 0x1a687576, 0x60732aee, 0xe2d95778, 0x7777124d, + 0xaa74dce1, 0x6a9f65d3, 0x17ca1e40, 0x3a9147b0, 0xee44e498, 0xd84a4219, 0x470d2884, 0xddf927c0, 0x1bb020cd, + 0x03a1ed2a, 0xbf367104, 0x1aa67c89, 0xb3419f6e, 0x82963512, 0x2315dc3b, 0x0e87faf8, 0x5645c779, 0x245c0990, + 0x64a682c0, 0x60e27ee2, 0xfaeb1bb3, 0x004cbdf3, 0x208ee312, 0x78b4523d, 0x72e93cf8, 0xc038d82d, 0x10dc3763, + 0x327d13f3, 0xc7d43793, 0xaf2cee08, 0xdfcf5c6d, 0x5c3e4600, 0xb480a1f8, 0x8c8720b4, 0x381970ad, 0x1e3b7d64, + 0x3bdc7671, 0xb9ac2e65, 0x0a37dc38, 0xd3416a81, 0xa35af0bb, 0x41db5f96, 0x7cb0fc8a, 0xd8b85421, 0xcde16d07, + 0xc3bc629a, 0x6c9fcfbc, 0x0a5a96d2, 0xeef6a62c, 0x4f9b82ae, 0x2009420f, 0x852c518b, 0x2bb55e67, 0x75ea1f94, + 0x76f23958, 0xa60e27fe, 0xab0b968b, 0x7030743e, 0xe8c9735c, 0x45a84886, 0xaf01f094, 0x3323c00f, 0x6ece659b, + 0x0ec32299, 0xa5a4d21d, 0xbb1159b0, 0x22f27801, 0x60dcc7bd, 0x8aa09754, 0x364d0048, 0xe6ad5997, 0x43621a31, + 0x5c27b5b9, 0x35e6449f, 0x75f52e91, 0x7298c097, 0x3963ffad, 0x36c07d65, 0xc9a269d1, 0x52ad7fa4, 0xde703641, + 0x4150ce30, 0xc064ffc7, 0x1c097dec, 0x8d867cf6, 0xfcec7e74, 0x1fc77ee2, 0x8aee055c, 0x791adc45, 0xa4a487c9, + 0x798a9e12, 0x10769c1f, 0xc80ff1f5, 0x5627e6c1, 0xc7c92a87, 0x5732811a, 0x6ceaf366, 0xa4fd75a3, 0x46324350, + 0x41a704dc, 0xb988e7d4, 0x544fd00d, 0xdc667e92, 0xae5f0988, 0xf3e4d4b0, 0x3619c4b2, 0x7d0e035f, 0x6df1a344, + 0xffe5053d, 0xd43f6770, 0x5be50fdf, 0xf6f108ca, 0xcbcea40a, 0xd4ed185e, 0x8b85186b, 0xd743805e, 0x04986cb9, + 0xabfdef17, 0xfd352402, 0x549ba732, 0xa7cf40a0, 0xad04a473, 0x3b748253, 0xca76c553, 0x0bcdd8a3, 0xc3f54cd8, + 0x03da3799, 0x675bb3b1, 0x51ab3edb, 0x548a770c, 0x7fcc4866, 0xfe234b4b, 0xb5cbeeaa, 0x3f607b5b, 0x92c00982, + 0x1ade2512, 0x08400769, 0x917aa784, 0xd3030e90, 0xd29a876f, 0x993dd87b, 0x708d42b7, 0x0a6526a4, 0xe7624366, + 0x0fa4f1b6, 0xbc3ea88b, 0xffeed142, 0xc36b668d, 0xe81dab81, 0xbf7bd5df, 0x74cd7991, 0xca8b2b4b, 0xb6639453, + 0xd3f53bb0, 0x83dc4cc5, 0x4d856cb6, 0xa5395eb6, 0x7098f8c5, 0x21de9d35, 0x8e8d8f2a, 0x2f6c3c62, 0x4a6fd9b2, + 0xc21cd3f9, 0xe9ffbf09, 0xe9333ef1, 0x952c44aa, 0xf86e8ebb, 0x4e9b2a63, 0xc60500ee, 0x9b3abf67, 0xef59c650, + 0xc79dfb9a, 0xcb9fd1ed, 0xeed13229, 0x16ceba29, 0x6dbd7eab, 0x9e30b1bb, 0xbf388ddb, 0xfb2d21bf, 0x01ecda1f, + 0x0db77c4c, 0x78d3889a, 0x9016158a, 0xe92e66ba, 0x4cf1791c, 0xd9838318, 0xbd37de7a, 0xbb32e82b, 0xe34ddc1c, + 0x416e34b2, 0x4e447847, 0x73d409cf, 0x058e846b, 0x5ea81a48, 0x89a3d086, 0x362a628e, 0x5dc6e8f7, 0x867ab419, + 0xef5eed76, 0xcba561ed, 0x04fe7f7e, 0x82efbe4f, 0xbf8e3b2c, 0x0663de9b, 0x881eb49b, 0xaa5ef5ae, 0x93316894, + 0xe2fb39af, 0x6709722d, 0xec9311af, 0x17faf0e1, 0x792569b7, 0xc7e89dd5, 0x914eccf0, 0x2f0aedd0, 0x1f58db1b, + 0xfddeb1a1, 0x6511dd65, 0x788d51e7, 0xdb301da1, 0xeaa45b94, 0x08c7ba7f, 0x0ba6065a, 0x590db37c, 0x039b2f5e, + 0xe16ce91d, 0x6e20a3ce, 0x48c29eff, 0x44f6fc19, 0x3550410e, 0xdd87e307, 0xf3459229, 0x751a4d57, 0xdf1979fc, + 0xfb93c67c, 0x458d57df, 0xf1b41b63, 0xe99b740b, 0x36116364, 0x6b117a6f, 0xc7cc2bcc, 0x2699494e, 0xf5f7b76a, + 0x41e24d68, 0xb2136413, 0xecc03f3b, 0xcba70813, 0xc83db23d, 0x0bfe8fc2, 0x2929fa97, 0x0a2966d0, 0xc6fa0200, + 0x5244b400, 0x996c54fd, 0xf496c36c, 0x50d7ad28, 0x06a90984, 0x9b212d75, 0x6ab265d3, 0xf8a13d2d, 0xa7027307, + 0x358c3e9c, 0x10e943b1, 0x44fa447c, 0xb5eabef2, 0xee69881d, 0x7cc0104e, 0x098a2c8b, 0xd4f23a52, 0x298ec189, + 0x48ad58f8, 0x2a785611, 0x6a04c0b1, 0xe84ca848, 0xe7409f61, 0x65bbbf54, 0x890a05d5, 0xaf4ca581, 0xa642581f, + 0x40b32488, 0x7d1e9574, 0x4a6dd3ec, 0x333557e8, 0x1662f124, 0x7c41d843, 0x9c4a44d2, 0x0990c253, 0xd6fcc764, + 0x13776b37, 0x20ac9c70, 0x4173e2be, 0xdf428cd4, 0xc2f0c22a, 0xf72b42c0, 0x5eff8487, 0xb219055a, 0x973facd2, + 0x6ec5b91e, 0xe49dd01d, 0xecaf1cc6, 0x71ad5c43, 0xddc5587e, 0x500a4796, 0x656d61f7, 0x1fc2c1be, 0x91de7bf4, + 0x3d33f8a6, 0xa50b7c45, 0x4ac70f2c, 0x2e6768f9, 0x111d8a3d, 0x60ba9bb6, 0xdcbcc701, 0xfce84f92, 0xc1904624, + 0xe8e6ab88, 0x3f998292, 0x73265e3f, 0xd3ea52eb, 0x43d171e1, 0xada0db33, 0x7c18f8f5, 0xd7566ae4, 0x92131f88, + 0xe6ebb8ae, 0x08cc27a7, 0x82d2a8d6, 0xac09300e, 0xb0aa010b, 0xd4e5d45e, 0xa88974a0, 0x3def4b92, 0x6e4e5161, + 0xc7bf6b0b, 0x2b1380ef, 0xc15ac524, 0x738e4527, 0xc2fd6378, 0xb5391f64, 0xd03118c9, 0x2664f30f, 0x3b6e265f, + 0xf48b9f1e, 0xd899d201, 0xb6f208dd, 0x12e93551, 0x8d6b4692, 0x1b156d60, 0x0cf102e3, 0x9967e6d0, 0x9e9bdbbb, + 0x249b7970, 0x9f8caf91, 0x9495c359, 0x362c76e1, 0x963c808f, 0x75d7d73f, 0x23b2169c, 0xa103c225, 0x1fc4d7f2, + 0xa3565fce, 0x871870bb, 0x411c380d, 0x780e55f4, 0x5cb9388e, 0xf8d6b4e2, 0x7e0e47d3, 0x141cb279, 0xf9c5055c, + 0xbcfe13e9, 0xbab409af, 0x3a4d15cc, 0xac7255df, 0xd4eefb62, 0xde66b55a, 0x7bca0041, 0x562c87e0, 0xe7002bfb, + 0x357e40a0, 0xb7d8b962, 0xb83d4ded, 0x00194c27, 0x82d1b237, 0xc81557e2, 0xc2632e0a, 0x24f3fce8, 0x07fd5847, + 0x886b19a2, 0xc857131f, 0x4ad7916f, 0xff5dbc17, 0xe74e3ed5, 0xb26e8f97, 0xd2e7eebb, 0x8f42f846, 0x6ec96e84, + 0xfa9932a9, 0x06d05715, 0xa1604e73, 0x1b14a39d, 0x33ca25e9, 0xff31329f, 0x0cda85f3, 0xa7f846b9, 0x5c58afbb, + 0x581cc45c, 0xea7336f8, 0xd633d358, 0x73c57876, 0xfb4153fa, 0x36274fd0, 0xf4e90a2f, 0xd464d538, 0x6ece1d89, + 0xbe0e7dbd, 0x543dcff1, 0x2924faea, 0xe166a6af, 0x6c6e7504, 0xd0cbd2b6, 0x94eed46e, 0xf45582ef, 0x95c8d03a, + 0x4ab50a74, 0x0f3192cf, 0x3e34dcbf, 0x5ad3af5b, 0x2c4fe11b, 0x925d1f53, 0x9f0212d0, 0x45b697ee, 0xffc6f407, + 0x51f52d7d, 0x35178302, 0xdba51b6e, 0x344210d8, 0xd0987466, 0xd37bc8bc, 0x58e94cc1, 0x1432adcc, 0xfb3a6dec, + 0x62e9cfb3, 0x644e6dc9, 0xe4f4f969, 0x633d431b, 0xc873e508, 0xbb1ef11f, 0x78eab327, 0x4d568b48, 0xd9e887c3, + 0xee85ccae, 0xd7313e47, 0xf54e989a, 0x846fdd9d, 0x3111fc74, 0xf700fd5a, 0x3e6e6e62, 0xa69ff784, 0x461dc232, + 0x1f3eba68, 0x96b06336, 0x7f3851f3, 0x82fb9a22, 0xfa185769, 0xc9019ea6, 0xb6855b7a, 0xa0124413, 0x52472798, + 0xebebf150, 0x4164d681, 0x80245e84, 0xdf4a9bb2, 0xe1f83a5c, 0x717717a7, 0xfdff2a57, 0x353a483c, 0xa60bf7c6, + 0x38cc499a, 0x799b9103, 0x15ebebc1, 0x1cd6eaa3, 0x9d16b914, 0x642048d4, 0x5393e41c, 0xbf094edd, 0xf343db6a, + 0x6354a005, 0x08a8ce66, 0x982b900b, 0x0fb83a0c, 0x760c0d0f, 0xdc41f3b0, 0x57ad31a7, 0xcc01746a, 0xa78eb5c8, + 0x1ada474f, 0xdce3c510, 0xa5f702a7, 0x26f506fd, 0xa7e501c9, 0x3a3bac58, 0xbc767f8c, 0xd79df235, 0xebba1258, + 0xf1363234, 0x59c71b2b, 0xdca6cbab, 0x2776a343, 0xa2c2ef9e, 0x8909df70, 0x7dc5ed95, 0x0a6a4808, 0x794858cc, + 0x82b15100, 0x92c43396, 0x038147a0, 0x0d60a0a5, 0x2a5b4da4, 0x21c553da, 0x45e925df, 0x0fb7b594, 0x470e00c5, + 0x48814b20, 0x123a920f, 0x91729c4c, 0x5b089971, 0x61345954, 0x7d4c1a26, 0x2f45401b, 0x73c13bc6, 0xa16ac93e, + 0x2bbc03b5, 0xc03fb187, 0xcbba9aa8, 0x6e670bfc, 0xf441a81c, 0x187bdfef, 0xbcedc2fd, 0xd4a94959, 0xd74a2c64, + 0x99415517, 0x89cef233, 0xc5838e08, 0x84c7a707, 0x102f7590, 0x0e9f9f91, 0x69542a5e, 0x8a86cd12, 0x3ba7c8af, + 0xb05153f3, 0xeb7e8f50, 0xa2c57982, 0x8a0937c4, 0x2239e86b, 0x58878055, 0xfc8c49f1, 0x6820d725, 0x90f0b129, + 0x42a03bd4, 0x06425d57, 0xca5b855d, 0x967089b2, 0xfc488cb7, 0x3dfb4808, 0x10631890, 0xdc3bdf47, 0x07c3f5c3, + 0x0352a6df, 0xe3059e6f, 0xd43371d5, 0xd953225e, 0xc8f72760, 0x9d11cd98, 0x9422fa14, 0x070b9203, 0x2aedac7b, + 0xcbdf27c6, 0x24407d09, 0x4c3eae14, 0x093ca90f, 0xa5975d52, 0x096f52a8, 0x05bc51a9, 0x89c0dfdd, 0x92035b5f, + 0x21795e60, 0xb2b19067, 0x7fda7514, 0xab617853, 0x82d514b5, 0xdf6882f5, 0xca7017c0, 0x3a5b73d6, 0x67f49653, + 0x18f2b69d, 0x1b34c313, 0x5d95aee2, 0x5c3f7c69, 0x36840c6a, 0xe0ed9fed, 0x7d4533be, 0x59758485, 0x94caf36a, + 0xc53ac699, 0xc9812c63, 0xbd9b19b6, 0x250e7f1b, 0x159962fc, 0xb301dc06, 0x0ae35fc6, 0xf47a9ed9, 0x651f2ee8, + 0x2cbc082e, 0x02eb89a2, 0xc187a96f, 0x5ee48156, 0x52e2dc8d, 0x2de7cca4, 0xa3353b42, 0x3faba1bb, 0x45c39e3a, + 0xae64296a, 0x56231cd2, 0xb45469bb, 0xfea36df4, 0xb9d3e9f6, 0xc2bab5fd, 0x63f36c27, 0x8e5d33ea, 0xc466cbb7, + 0x64026bb8, 0x1993a4ab, 0x0e4f7234, 0x133af62a, 0xc50ed6f8, 0xf96161dc, 0x630ef4c6, 0x5610e5fb, 0xec534516, + 0xe18ca6e9, 0xdbe6bed1, 0xa689cfb9, 0x6adaf09f, 0xe916b473, 0xd61a57a8, 0x3f760fbf, 0xd3197eba, 0xaadd260e, + 0x077db9bd, 0x70f50f2d, 0x1ae39a20, 0xda74faef, 0x0fa81563, 0x3631156b, 0x4ceb4ce8, 0x3d8b1ff2, 0x4b8ededc, + 0x9bdb537c, 0xd8d3878d, 0xf39366a8, 0x1548d2e9, 0x4788e23d, 0xe82fc426, 0xb593a1ec, 0x810ff8d5, 0x97f6e7fd, + 0x76d0824b, 0x7e943ffa, 0x9b059955, 0xd35efb2a, 0xb6c7f5e7, 0x1da60bbf, 0x12bf99ae, 0x2f46483b, 0x2c6be422, + 0xdae6906b, 0xa1b671f2, 0x1bb67f02, 0xf72d55fb, 0x20dd5a23, 0xf37e3f6c, 0x6adfc426, 0x5d15b7aa, 0x282670d3, + 0xdd6063b1, 0xd3340f57, 0x197845a2, 0x929f21af, 0x03bb2363, 0x78a0a278, 0xaba42d72, 0xbaa7c147, 0xc850fd96, + 0xf0b4c61e, 0x5ea22585, 0xaab041e9, 0xccd94587, 0x0b3c08bf, 0xeccfbca9, 0x9c3ea745, 0xd462bf9a, 0x7f33425a, + 0x4e561d82, 0xede1998d, 0xfb68d123, 0x4a711e31, 0x17521b3d, 0x364388cd, 0x93ae0642, 0x161c983e, 0x2a247c3e, + 0xdb0b4d5a, 0x2d85f3ce, 0x1517d205, 0x060f54e6, 0xcd2476d1, 0xf4931a5a, 0x3d0b54e9, 0xf677384a, 0x42b8d276, + 0xbb05d647, 0x8b2b7b74, 0x589bf1ab, 0x27c6793e, 0xdb050df9, 0x179c343c, 0x7dadda75, 0xf3d43ec6, 0x8d3ffb79, + 0x206c4e77, 0xb27921b2, 0xfe6a835e, 0xc2b9ac09, 0x23125041, 0x19ac6f8d, 0xfb9694ce, 0x99f86762, 0x0630a7d0, + 0xa25470dd, 0xc0750476, 0x3150db40, 0xa29c4315, 0x6408a3ea, 0xb8375111, 0x8d667a1d, 0x1fff4a85, 0x8f0df051, + 0x227d2e43, 0xfc0644ab, 0x0197dbda, 0x02035e99, 0x374d408a, 0x385715da, 0x2479ea01, 0xa3a6a0e2, 0xe7756ea2, + 0x3f08251b, 0x2489a3fa, 0xef2eb0a1, 0x762a0306, 0x7673a32d, 0x18be9b18, 0xae784e98, 0xc0377cdc, 0x2df93fe0, + 0xc6ed4f87, 0x072516c5, 0x4e97dd1f, 0x1b1fd6b5, 0x5bef1685, 0x7d1a251e, 0x5cd963e1, 0xdc845c88, 0x80eb6d60, + 0x8bc21434, 0x43de5dc2, 0x8bb164de, 0xcaee4a8c, 0x71a51f14, 0x3cb16e6e, 0xac3c8f8f, 0xdf770de8, 0xee2e071e, + 0xde75c0a9, 0x2b4f4535, 0x2a521ba2, 0xdadb2e07, 0x31705818, 0xd38a0e1e, 0xb90ee61a, 0x451dc6b3, 0x476a0c3d, + 0xbe5eec2e, 0x3698e31d, 0xe58b79fd, 0x1edf3549, 0xf2a88aa2, 0x0d14c828, 0x728431bc, 0x4f9c0b62, 0xf7eaa5da, + 0x2b7c410c, 0xbe4f798b, 0x00b9bbc8, 0x6a456fba, 0xb083d850, 0xbbafe1a8, 0x0efaea46, 0xbe314f5e, 0xd4911e6d, + 0xbebceb98, 0x4cb7e58f, 0x37a5ee9a, 0x2bb8b0e5, 0xbd931e58, 0x61616d6e, 0x4f8a2907, 0x7f6f4473, 0xf8a51443, + 0x6fb55661, 0x36a52fb0, 0x297a5427, 0x5c7f7865, 0xc70c2461, 0x7c6b8f9c, 0x800d18c6, 0xe65a6f80, 0xde62b49a, + 0x331d21f2, 0xd30cfdd0, 0x7f745b66, 0x3c5b0cdf, 0x5d991d31, 0xe884f3d5, 0x5c60a958, 0x54396ef6, 0x5cc8340d, + 0xc49996ef, 0x2dafbebf, 0xe9cc2608, 0x9b070700, 0x0e28c66a, 0x8833e7de, 0x117d60f2, 0x132ff50b, 0xc0513bbb, + 0x23b07849, 0x6d695504, 0xc608c539, 0x3666138e, 0x5614e20e, 0x31f8e8fd, 0x423de1cd, 0x93fbc79c, 0xc0b1a6a8, + 0xa8c20b30, 0xafca0b25, 0x0a070ba5, 0xdd5368a1, 0x60956daf, 0x11fb2c84, 0xc97bff59, 0x48d0d826, 0x51c12bc7, + 0xcd5be138, 0xa9ff8254, 0x971d8c43, 0xc57e2ac8, 0xdee373b9, 0x8cbc22d8, 0x964a8f39, 0x8ded0406, 0x575afec3, + 0x04fadebe, 0x0845fb83, 0x5d2834d4, 0x25f55424, 0xe861242e, 0xf7a9ee4a, 0x46baee50, 0x8f6ad63d, 0xee129a1e, + 0x8c65e018, 0x383ca901, 0x222bd9e2, 0x3861600e, 0xfb555430, 0x060004f0, 0x1b276307, 0xaf17d9a1, 0xd36ea467, + 0x82df55b1, 0xd5e60611, 0x0a0afb85, 0x3d6cc7a4, 0x53d65de9, 0x4505f3fa, 0xded43692, 0x0120f67e, 0x7a6f2335, + 0x246b3c14, 0x794b852a, 0x9577ebb9, 0x38103617, 0x4f26f173, 0x836e830c, 0x68bbe218, 0x204382f4, 0x715e6b13, + 0x081f0fc3, 0xec11ee50, 0x31e4053d, 0x0e8e1d5b, 0x11471422, 0x38e881ce, 0x1615dec6, 0xd51a7a54, 0xbdae8b21, + 0x14c69b70, 0x143a2c9f, 0x0493d82e, 0x7935a6d6, 0xf207de04, 0x90d31bd1, 0x83ef758a, 0xc41fb1fe, 0x383477ec, + 0x1ba45c15, 0x6b5e7794, 0xb00fe318, 0x6f0976f0, 0xb4860dd4, 0x6765b74b, 0x367195fd, 0xe9fbb2dc, 0x088b138c, + 0x11c67758, 0xe9f9616c, 0x8e695a65, 0xf629e797, 0xa3e2a48e, 0xf7e27ced, 0x1e42e16b, 0xc7b4d225, 0x1a140e84, + 0x9c6cdd4d, 0xe342943b, 0x412d7d41, 0x3e906b4c, 0xd5b9d8e8, 0x9ce68469, 0x70641bea, 0x047b4247, 0x33ea7649, + 0x0fae3f81, 0xf06ff2ab, 0x152d8db9, 0xa594b060, 0x58bc11c6, 0x484dfae8, 0x78b1c5e1, 0xb929b5b2, 0x0b20e7d8, + 0xd6da9d2b, 0x504dfc18, 0x50075d38, 0xc49ecc5f, 0x02d29a61, 0x9e6cf881, 0xa6dbf2cc, 0x2d2284a9, 0x453d911e, + 0x305f28d9, 0xf9645fea, 0xa076093e, 0x4adb42f5, 0xb9cd80c4, 0x0e334cd0, 0xc5927fac, 0x3e0190b7, 0xee7f3610, + 0x9b1e4479, 0x01ef8a0a, 0x91a6f600, 0x0a409897, 0x03883c82, 0x41d7cdae, 0x1acfc18b, 0x4162579d, 0xd806c54e, + 0x96927754, 0x47e0f1a3, 0x03d71bee, 0xda5659ff, 0xcd84a0cb, 0x8bdeead8, 0xc3384a49, 0x7232985c, 0x132cf493, + 0xd7336bea, 0x4c381129, 0x13f9d03c, 0x8859ab94, 0x2914eb19, 0x6e2101b7, 0xf8fa5234, 0x0109948c, 0x33cbff14, + 0xe13f1b9b, 0x4973b4fb, 0xf9e65e82, 0x21734988, 0x58736a63, 0x66b8f572, 0xf7e2f1e6, 0xbed7bcf9, 0x53f854ea, + 0x8c3de0e4, 0xd087d893, 0x8362f52d, 0x515d1aea, 0x2f5b789e, 0x469559a5, 0x5ea4f9a2, 0x48e68949, 0xde26caf7, + 0x95d9f30f, 0xf8a4cc56, 0x9686c743, 0x2265875a, 0xbe3e529e, 0x31238f57, 0xc47775fe, 0xa12a9bfa, 0x75dfb370, + 0xc9fff498, 0xa824792a, 0xcbf827d5, 0x8c27ec36, 0xdb6a632b, 0x7ef8e45e, 0x299611a6, 0x63e1e1ee, 0xb53a4fbd, + 0xac4d1fe8, 0x38a8aec1, 0x67d06fd4, 0xe9cae89c, 0x114a9d81, 0x435db7cf, 0xb8266234, 0x8db7db70, 0x25c5590d, + 0x1ccd8b58, 0x586e267f, 0xec8b3ad2, 0x0b8d9f4a, 0x95d300bc, 0xe2c140d0, 0xb2580c6d, 0x0de8c664, 0x3a19a374, + 0x56255c12, 0x72635c1e, 0x4ab5a507, 0x49f14e22, 0x9f6fadc3, 0xaa23d299, 0x809c6d31, 0x1d390fe9, 0x31431a93, + 0x9312a323, 0x3a70ee30, 0x5e01c59a, 0x75570b79, 0x62cdaf18, 0x43868f0c, 0x887a4c4a, 0x110688df, 0x23bfdd77, + 0x0c9b451c, 0xfbedfcf5, 0xa3cf38d9, 0xc921f057, 0x94e53897, 0x147748eb, 0xccb9448a, 0x969405b8, 0xfae837b5, + 0x228139e4, 0x8bd48f8f, 0x4835be26, 0xa888ffd8, 0x5e4aa456, 0xae2fe4a9, 0x45b4102e, 0xce2c37e9, 0xedf7c0fe, + 0xaa28a0d5, 0xee106238, 0x6c5b6a80, 0x7b43725b, 0x6b97f1dd, 0x4fb89c11, 0x9751197f, 0xa5c6c86c, 0xc3ad52da, + 0x43767ba6, 0x0195e37a, 0x198904e2, 0x49bd6b51, 0x5d98db66, 0x483a1d87, 0x64f2055f, 0xeca47db3, 0x1ef51e90, + 0x3cb7ae5f, 0xe929c878, 0x78e54bb2, 0x74373cb1, 0xdffc02da, 0x864fe79b, 0x97a4e591, 0xe084fe8b, 0xea4b9c26, + 0xcd2e6be8, 0x7f3e734c, 0xc1c37269, 0xe5852fba, 0x88c32e05, 0xb8f4aecb, 0x025d0537, 0xa6c0160e, 0x9eb5c0f7, + 0xaa149c2e, 0xaaa3a2b0, 0x1b6e3d10, 0xa7652bfc, 0x3e387531, 0xb14b9d48, 0x61073f1d, 0x94358884, 0x402e0035, + 0x69d9fbd3, 0x02553f63, 0x15ba70bd, 0x4150e84d, 0x42ae282f, 0xe9c02de6, 0xbc76fb00, 0x85a07b5b, 0x80e0425b, + 0x5b7e2c82, 0x26d513a2, 0x55bb8771, 0xdd0f3780, 0x11c0848f, 0xe218ecbd, 0x351832cf, 0x1c7128fe, 0x06b07fc9, + 0xdd4200ba, 0x41cfc63c, 0x5366c5db, 0x69ae6852, 0x31da42af, 0x6008781e, 0x1bcb002b, 0x252bf851, 0xbc66eff9, + 0xfd91a3b6, 0x8f5c975e, 0x27736147, 0xbd8b9f9b, 0x50a17ffc, 0xf2ba9aad, 0xb37c891c, 0x9243327f, 0xe8707b03, + 0x41f332ed, 0x6b801f77, 0xcf10296f, 0xd3d5c9a3, 0x34dbdbb2, 0x1f43995e, 0x8c4293e1, 0x78e104b7, 0x455e6879, + 0x393ef867, 0xe318e434, 0xa1a43b72, 0x10008ff0, 0xa7a32dc1, 0x0e741638, 0xc082bd83, 0x6d719f28, 0x4506f38b, + 0xa168757d, 0xe714e389, 0x98393ec7, 0xcddd5ed7, 0x2af43f22, 0x67c92306, 0x5ecb50b6, 0x5fc4a2a1, 0x313055b8, + 0xb922a75b, 0x1457be46, 0xf3f3a0e8, 0x702a9fc6, 0xbddea36d, 0xa04fd653, 0x02d642e0, 0x1ec65aac, 0x6d9a02dc, + 0x0f4f1abf, 0xd4848b4e, 0x629bf8e5, 0x3b4c6735, 0x2262e508, 0x2fafc670, 0x5335159f, 0x07f94daf, 0x18f0f2b8, + 0xe8e1166c, 0x6b387c14, 0xce91e8e2, 0x1529cbec, 0xad206182, 0x7118eede, 0x9d8ec396, 0xa38748bc, 0xc2d1b307, + 0xb57d0661, 0x532a01b4, 0xd74157d8, 0x48cb499a, 0x7113d8f5, 0x534f7934, 0x7d5eed98, 0x918f7506, 0x5037aa91, + 0x04b82887, 0xb4cfe444, 0x8b445c05, 0xcefee305, 0xc1c47ef9, 0x49e32b7e, 0x72a27f12, 0x3d2ae755, 0x9c48c1ba, + 0xd7f4562c, 0x767c9470, 0x6276bbf9, 0x3bd2191a, 0x663b2a2d, 0xb9112e73, 0x9c2e867d, 0xb10f724b, 0xbfb7a479, + 0xe45cab8d, 0xaa87dbd5, 0x80b6f815, 0x5fd3d5cb, 0x6212436a, 0xf9dc1bb8, 0x5d5a6ecb, 0x9ce99272, 0x22cd20fc, + 0x8eb8cdcd, 0xcd06c379, 0xc816a873, 0xd8268173, 0xd182e8bf, 0xb6fc8da4, 0x64fe6b92, 0x360c5bc2, 0x53ae3976, + 0x755c687f, 0xa049642d, 0x13cd74b8, 0x9afbe461, 0x6d4fa9a5, 0x211ddfe4, 0x26d3edec, 0x85808142, 0xc2ae2069, + 0x22f4a3a6, 0xfc67e9b7, 0x1e0eddd1, 0x1b561528, 0x3ef5a486, 0x710dce3b, 0x3a67a57d, 0x60a7b68a, 0x991d2151, + 0x80d02f44, 0xdc426a40, 0xc434a75a, 0x620bb009, 0x456a243c, 0xea6a4fc4, 0x162ec1cf, 0x0a2d4a59, 0x0e6a5753, + 0x887cebe5, 0x2db47ef0, 0x6f05e1df, 0x72ff76b1, 0xfb856216, 0xa9f42d75, 0x63834267, 0x03a47d4f, 0x88ec6767, + 0xba1af85b, 0xbfcf064a, 0x0dad1195, 0xb0a30828, 0x17f2a959, 0x209eb76f, 0xb701a204, 0xd5b90a64, 0x52ca8b80, + 0xd9307517, 0x7b330d5a, 0x46ed5048, 0xc16e5b28, 0xf1547d0f, 0x290dc255, 0x3b25ea0f, 0x6f6b3235, 0xee550991, + 0xb7819876, 0xa8829c4a, 0x819270c4, 0xdb65000f, 0xbc9dc7ef, 0x98681e71, 0xe16f17d4, 0xa8831144, 0xb984e949, + 0xdd82afa4, 0xc1981673, 0xb07ce292, 0x796d815a, 0x236ed4b4, 0x65d84f79, 0x34a890e2, 0x64cb321e, 0xa5dd84d0, + 0xd27836fc, 0xd2edbbb1, 0xdd8e942e, 0x50b0d814, 0x82f01005, 0x462cfe4e, 0x3cd7dcdf, 0x3b1ae1d8, 0x16d66155, + 0x39c2e082, 0x69f9e3f9, 0xa78bf6ce, 0xccad4e90, 0x150014c6, 0x217a40f4, 0xae66969e, 0xcb745761, 0x3e346f7b, + 0x10249757, 0xb42198e4, 0xa99ed521, 0x0bdba774, 0x1f2e39b4, 0xd131a8da, 0x42b332ec, 0xde572912, 0x4f84d9d2, + 0xd8308b26, 0xb33f0803, 0x2826ecca, 0xbff318b6, 0xf5914ede, 0x28e3013e, 0xbe6be347, 0x229f6657, 0xe70aadc3, + 0x972b4d83, 0x2c5ef704, 0xdda9d52e, 0xdd4bdf7a, 0x7568a5d5, 0x6585c977, 0x0ef32a06, 0x776b91bd, 0xe037aa0e, + 0x01031531, 0xbceaddc6, 0xb2b8eb20, 0x7281fa3d, 0x72b05f28, 0xedb11820, 0x115d73e1, 0x14b9e31a, 0x4f6f38fa, + 0x979eb97d, 0x2dac21bc, 0xca4f6357, 0xcdf60102, 0xa2723aae, 0xff8932d6, 0xa2c64b68, 0x0a8353aa, 0x080bf917, + 0xb8998cb2, 0x904dcedc, 0x3e5000f0, 0x94f61eff, 0x55a4574a, 0x60f731d9, 0x08e50977, 0xd7a9ccfe, 0x341ee8f4, + 0x7376d160, 0x90840294, 0x5da53e1d, 0x78651620, 0x833e7a15, 0x578ac7b6, 0xc1c50bd0, 0x43d5d344, 0x2c40c669, + 0xe762915e, 0xa00563c9, 0x91948e3d, 0x85685f76, 0x9a79adf9, 0x176b8dcb, 0x79fa10d3, 0xb46f2b56, 0x9fa1e213, + 0x8b304d8a, 0xc514f7a4, 0xe36b2ecd, 0xeb78f2f6, 0x82a55918, 0xa80e0af9, 0x5aba0959, 0x3c986e82, 0x65350c39, + 0xb4305070, 0x363893d2, 0x13e0a786, 0xc2855fa8, 0x294e4aa4, 0x7a2b68d6, 0xbbaa17d7, 0x10e46a6f, 0xc11ef981, + 0x0b1df508, 0xe31dd64c, 0x64907765, 0x8f61b3fa, 0x1acd7a41, 0xf90a4c69, 0xb49aeda5, 0x87d50fbd, 0xe7799330, + 0x91c2b67a, 0x9a1005c0, 0x729f1ef8, 0xd6855261, 0xe5a331be, 0x72b0cf6a, 0x8999323c, 0xdd6e3654, 0x0538d9e8, + 0xf5835422, 0xec6a2fba, 0x20bd6c46, 0xfe2b07fb, 0x70b96aa7, 0x03178838, 0xebbf4216, 0x4ea3a481, 0x43ee4ac4, + 0x2f165f8f, 0x5d69f4f8, 0x76058f1e, 0x320a10fc, 0xb39c9e14, 0xdd7f12c5, 0x74866c6a, 0xa073d219, 0x7386cf4e, + 0xe31a0b48, 0x34253b95, 0xc761b4bd, 0x698386a8, 0x2afa817e, 0x789e867f, 0x3db94cfd, 0x976f03d3, 0x49305303, + 0x6ca6a0c4, 0xf97cef8b, 0x25d90d4a, 0x485ee24a, 0xa8395e25, 0x8efc6b7c, 0xaeef1282, 0x3f7bc07c, 0x34dfec82, + 0x78581d17, 0xcd682b38, 0x5165169d, 0x7c1b3b34, 0x8cd1178b, 0xbfe682a7, 0x16ac6a25, 0x06f9c5ca, 0xbb5861e2, + 0x8bd0a49c, 0xa444fa2f, 0x21ae744b, 0x487c904f, 0xf2180d5b, 0x04f0c351, 0xc5889628, 0x664a294b, 0x516cc6e7, + 0x9354a69c, 0xbd25815a, 0x1e5f126f, 0xbed906e5, 0x4b363590, 0x467ed2ce, 0x6b9936ee, 0x2a0ee7d0, 0x83e25713, + 0x8ea95c65, 0x83607524, 0x4cc421a8, 0xc1966976, 0x2bfa27be, 0x999dd9aa, 0x301f40d9, 0xd2acf78e, 0x695942a2, + 0x9f6c6e3f, 0x225c6487, 0x40f966e8, 0x5f9c9d5b, 0xacd213b2, 0x8d706dad, 0x4ce676cb, 0x340d9ba3, 0x9211570c, + 0x8c1de362, 0xeb6f63e3, 0x6876ee1f, 0xa7f2d84a, 0xe309be39, 0x73ee3b5a, 0x9e3342ec, 0xf8d5826b, 0x4d895207, + 0x66e81769, 0x5f002888, 0x2cb86d3e, 0x9c3b1401, 0x6e33b366, 0xac2d6088, 0x9e397874, 0xcdb4c47b, 0x3efabb35, + 0xe8c3c6e3, 0xb1b77c08, 0xebdcc3e7, 0x5c8767ed, 0xac8d65ca, 0xab366113, 0xb0f3bdd6, 0xaa43703f, 0x0701c871, + 0xa40787f3, 0x813acb3d, 0x57588074, 0xc34f5871, 0xdf1a9291, 0xf5f78ad9, 0x136df529, 0x27578390, 0x5d8f6e35, + 0xb33bfafc, 0x64f4f694, 0xa8593c49, 0xa2047cfa, 0x41e203c2, 0x7ad66e21, 0x3090484c, 0xbcb256e6, 0x5b7eaf3c, + 0x349982dd, 0x48bff301, 0x1197db82, 0xf61d075a, 0xcaca34a4, 0x635d280a, 0x3fbf8ff1, 0xc1cf855c, 0x049a4741, + 0x6bd22ae5, 0x26c30aeb, 0xeb8e94fd, 0x8319dfd5, 0xe62db165, 0x8ce98854, 0xca64df82, 0x2bfde0f8, 0x6daf3644, + 0xc0272726, 0x2a2ac1e2, 0xfebb23ba, 0xc9fd98b1, 0x6b1c83ce, 0x45dfb8f5, 0x7ee1c674, 0x5bad5360, 0xd651c07a, + 0x168fe083, 0x5d1a686b, 0xdcafb882, 0x12a09440, 0xff9a2f25, 0x855b643f, 0x4ed6a2a8, 0x86b09c48, 0xf2457c15, + 0x3f056a43, 0x6cf0421d, 0xe3bf2b68, 0x205cb6e6, 0x02563c03, 0xce4eff80, 0x5188d9f2, 0x163d1a51, 0xb66069a6, + 0x82d9d066, 0xe86beb92, 0x7783e5df, 0xf7915148, 0x260c6df2, 0x086df988, 0x9e855d6a, 0xb6feff77, 0x126c0813, + 0x5854732f, 0x35214dfa, 0xd41bebd5, 0x9d0297c5, 0xb33ca6cb, 0xff03450d, 0x57237895, 0xab66f46d, 0xe1399dc7, + 0x96d3446d, 0x97fe6b90, 0x27e4393e, 0xbce5385f, 0x0db5a7bb, 0x3d5b3068, 0x2abcfd44, 0x5756630b, 0x85a06561, + 0xb28d66ec, 0x49acc32c, 0xb6eb197a, 0x12d2a545, 0xfa45a68d, 0xe4bcec5f, 0xfef4bc30, 0x8c47785e, 0x60eae614, + 0x9e43086a, 0x1c9549f7, 0x310244f8, 0x9dfb3114, 0xbbb8cfee, 0x8bcc04cc, 0x0873db76, 0x87cc091a, 0x73933f3a, + 0xb20ae5b1, 0x70adda8c, 0xc8d35045, 0x45b3ea2e, 0x9cd656d1, 0x465868b5, 0x664a5b58, 0x63834437, 0x1eb75b57, + 0x3e7885a9, 0x9681cca8, 0xf1ac61e5, 0x852502e8, 0x24dd08f5, 0xedd04c2e, 0x33abf8f0, 0x7c185aed, 0x78fde8fb, + 0x69a5eea2, 0x852eb023, 0x14e26a97, 0x86813a17, 0x2066db6e, 0x1f580f56, 0x8cebd2ee, 0xf4b6458a, 0x38c1d2be, + 0xdd58af92, 0xff64113d, 0x4270e400, 0x10b332c0, 0xf1b860e7, 0x5107af54, 0xd4dacd02, 0x2cc4c9c2, 0xa94f6633, + 0x52a4582c, 0x9e00dc5d, 0xc503a7e6, 0xeda40f8d, 0x361a2771, 0xdb40ad1c, 0x5ba5d1d2, 0x830c9c3f, 0xfe6c8e00, + 0x03180180, 0xb205b5fa, 0x1f58deb7, 0x1ebfda34, 0x0f511fb4, 0xb94aa5ba, 0x158fe693, 0x0538f46d, 0x6595aa7f, + 0xd9fc9f94, 0x2d50c6b6, 0x22d6d4c8, 0xc4993b8e, 0xce267f3e, 0xe49da915, 0x48aa416f, 0xb699af46, 0x41c14d48, + 0x8517e36c, 0x6b9ee45f, 0xc341ab6a, 0x9c75aae0, 0x6185c8b6, 0x899e28d5, 0xe1e32fdc, 0xf879e7cb, 0xc1e1f9e9, + 0x1dff97e1, 0x52627754, 0xbe93cebd, 0x99d5a97a, 0x7efd7416, 0x76f0ce2d, 0x38b5e713, 0xb9763712, 0x1841711e, + 0x3655ee82, 0x50784540, 0x44640fd8, 0x77014790, 0x2b977f69, 0x1ee46223, 0x21b81c34, 0x66b80c97, 0x8d4c79fd, + 0xe8413fe3, 0x307b41a9, 0xbdb68497, 0x0052ef4f, 0x4ee15383, 0x1a1c7843, 0xb97a08bb, 0xce0fdc48, 0x51e4a30c, + 0xdd1bd85f, 0xd04f8ea5, 0xac68628f, 0x1f45410e, 0x7de0ea39, 0xf49b7af7, 0x3a58c1f3, 0xfeb1114e, 0xbf36fc12, + 0xea79cbeb, 0xd8ce24fc, 0x96280504, 0xa327f81b, 0xa07d7d84, 0xe8e2374f, 0x48f69ea1, 0x24e339c5, 0x10e98449, + 0x553c0604, 0x600f56a3, 0xb7b6c2b1, 0xf90769e0, 0x17da125c, 0x0a26de95, 0x382c72e8, 0x1c3d9ac5, 0x929fd1c2, + 0xa36ba469, 0x5678bb2d, 0xec8e1003, 0x834ecb0a, 0x2698ae7c, 0xda56d33f, 0xeb608b62, 0x633ce505, 0xae90e48c, + 0xe4b52bb3, 0x39af45d9, 0xd4548a67, 0x16636ce6, 0x46a4efde, 0xcc9aa266, 0x7914204f, 0x2ff54e92, 0xab896693, + 0x8850cb7d, 0xc5254447, 0x3301f470, 0x92316f83, 0x0fd62f9c, 0x71c6201e, 0xe3c766db, 0x1ab04ae5, 0x5a971fe5, + 0x110486a3, 0xc922af77, 0x94921c18, 0x0f29e5b0, 0xba0ca2fc, 0xe141bb95, 0x20fa42d9, 0x00329281, 0x5e187afe, + 0x01d9ef27, 0xc154730b, 0x898b2d55, 0xdb9aa0d4, 0x8489eee4, 0x4568198d, 0x6e8f8981, 0x516f6d14, 0x44cb6c94, + 0x16f9e75e, 0x0141b1ed, 0xdbf8d25f, 0x90483557, 0x1ffa424d, 0x1acb40f1, 0x1aa605e2, 0x54a3fc81, 0x7ae3ee50, + 0xee81f579, 0x51e87982, 0x3650d944, 0x4a238239, 0xeafa36da, 0xfb35eca6, 0x30415e3d, 0x0c14fe05, 0xcf9bed3a, + 0x2324c8f3, 0x19ff4c41, 0x4aeda85d, 0x5e55d085, 0x6f6b351a, 0x686e4ca8, 0x59f328c6, 0x5a4c8cd2, 0x60f219dc, + 0xfd24e82d, 0xbedb9ef9, 0x719c154f, 0x16930d74, 0xa470eaaf, 0xd8afda1a, 0x7e758d3e, 0x6f07210f, 0x0787fd5e, + 0x633984c8, 0x2c250988, 0xf46f0c84, 0xe2f7d88d, 0xccb2044b, 0xa78b8c3a, 0x985cd523, 0x89b27fff, 0x82edbf66, + 0x0a008cce, 0x6d85d876, 0x5d6cdebc, 0xfd532403, 0xb8f63b48, 0x33d427a3, 0x7faf32f0, 0x505e11ab, 0x622eb896, + 0xb083080a, 0x17502d5f, 0x549da193, 0xfdc39f4f, 0x4646abb0, 0x9de5bfda, 0x8114e7e0, 0x2a649f36, 0x280e7f23, + 0x1c320a06, 0xfee25a91, 0x6b515849, 0xc8cfb5d9, 0x61a1e4ba, 0x326c7c34, 0x567ccf46, 0x3a3a3afb, 0x62e2496d, + 0xade91fcf, 0xbfd04af6, 0x7c97915d, 0xdb15d3bd, 0x6ef2e433, 0x1db3ccef, 0x1095bcaa, 0x7d339e39, 0x74ef4a9a, + 0x4a071135, 0xfa9fdaeb, 0xb0c3b8d6, 0xbbfc4443, 0x55292e0b, 0x27815d65, 0x5d8909aa, 0x92f9fde0, 0x94bd83d9, + 0x5e813fb3, 0x50360c19, 0xe1c51bf9, 0x022094bc, 0x80de88e9, 0x3461b931, 0x79e93ea4, 0x6fbc472d, 0xac23b01c, + 0x74b8322c, 0xe508fbde, 0x30496fb3, 0x3f3aadda, 0x2a89ecb1, 0x710289b0, 0xab2cfa2a, 0x1cbdeaaa, 0xc00da29e, + 0x3f0505b2, 0xa5780fa2, 0xaa4faab7, 0x36e831ea, 0x54ab3d95, 0xeb7fbae1, 0x68e60515, 0xfd85972e, 0xf2fd7c44, + 0x421af922, 0xacd1ae61, 0xbfd06b3e, 0x751bc195, 0x833c2f69, 0x27eaf425, 0xdc171d08, 0x73e63fcd, 0x84e5590c, + 0x8a81b05f, 0xb0f145bf, 0x5493244c, 0xdc6eeac0, 0xb9eadf09, 0x0787fde6, 0x00a4b1f3, 0xdf0c9b47, 0x62381e84, + 0x5e6efe1e, 0xe3d8018e, 0xe0c1bba2, 0xd870ed6b, 0x3f3c1cf4, 0xdd426ad5, 0xa8dba640, 0x6a246bd6, 0x6009c705, + 0x13595a8b, 0xfd647182, 0x89af65f1, 0xea82dbad, 0xfdde527f, 0x950559a3, 0x28bdb88a, 0xbf9b9f74, 0x0f6089bc, + 0x29b93b7e, 0x87aff772, 0x3b4f8e2b, 0x06983e07, 0x492678e3, 0x0f9ab636, 0x866a26d0, 0xe5a852d5, 0x5cfe0799, + 0xb45c2b29, 0xe188ddc8, 0xcc1c3707, 0x4d853e58, 0x41d04b95, 0x1794c642, 0xdcec844c, 0x67d6b3de, 0x94c348f0, + 0xc7bd7b15, 0x138d1790, 0xf375f80f, 0x38db179d, 0xdae1a67c, 0x501dc4a2, 0x06c95d65, 0xbcf9e5df, 0x70f9f847, + 0x951b1502, 0x1ec3a22b, 0x21df9a8e, 0x0f1eef4a, 0xfd9fbd8e, 0x073b8c09, 0x2023cc76, 0xdfd043a5, 0xa275dbb6, + 0xd60b28e7, 0x9b63c44f, 0xeee910ec, 0xb1f2b1d9, 0xe6144770, 0xb3e11180, 0x21cbbe2f, 0x3193d55c, 0xd31fb380, + 0x9e11b66a, 0xde4585d0, 0x90f64080, 0x8ab707dc, 0xb34e650f, 0x41941775, 0x99f294b8, 0x56c9b2ce, 0x60a0ba9f, + 0x5dadd544, 0x616dfebe, 0x8d8dfcbb, 0x00f08c40, 0x28d4cbd9, 0x3327974d, 0x478f767e, 0xfd032b29, 0xc73a8481, + 0xeb87dab0, 0xbe6cee43, 0xcf7f5043, 0xe4aebba5, 0x2af628cd, 0x1156c17c, 0x550769c3, 0x6f395872, 0x8da396ca, + 0x99ed1c2f, 0x2c4add06, 0x6e638fdc, 0x186bd82b, 0x734f1f46, 0x09e21fbc, 0xded3bd9e, 0x29d48740, 0x4c114f60, + 0xdf3af551, 0xa574bab8, 0x4b8850be, 0xc1a627f6, 0x51a8d952, 0x05fe651a, 0x5d733340, 0x2573d98c, 0xb2585917, + 0x41fcfccd, 0x60728af1, 0x4321fcf7, 0xb83cb3f0, 0x52b529e1, 0x0f95bd43, 0x9701d635, 0x28334505, 0xb939a2d6, + 0xea9bb165, 0xa8a975d5, 0x9c4b6d10, 0x0798e67f, 0x4e7c88af, 0x17a5f8bf, 0xbb5cc6d6, 0x584b50e2, 0x22e27771, + 0x5ff36d91, 0xa2f3ec78, 0xb6dd2e1d, 0xc9cacc4f, 0x3ef599c2, 0x8f772009, 0x178fe030, 0xb02e43d7, 0x90cf482a, + 0xd2a1bf1e, 0x4336d79d, 0xa95087e3, 0x09695c79, 0xc4ef8a72, 0x3e4c83c4, 0x3c4b8e4d, 0x103dbf18, 0x1844479b, + 0x3a0c16cb, 0x17f5bbee, 0x12bdca3c, 0x456c60c1, 0x6a52880a, 0x4db40225, 0x896e0c06, 0x3dced77f, 0x92d0be44, + 0x1e0ab1f1, 0x00e426a2, 0x46100370, 0x0f814b96, 0x0103deff, 0x8bb5a0ce, 0x62f6ea00, 0x240c0b90, 0x98d15278, + 0x855d8486, 0x244c3557, 0x7e303520, 0x09ff6b6d, 0x77763ae1, 0xe313feb9, 0x74d9b9d4, 0x1ed020be, 0x9e065b5b, + 0x7165612f, 0xc340e17a, 0x81592aab, 0x618f596c, 0x12830c7c, 0xfd7ee4e4, 0x9482ff2a, 0x849edf97, 0xb296cc0d, + 0x6b0dfe42, 0x40d300cb, 0x545b99b5, 0x89a37c67, 0x54c080d5, 0xac66f2ed, 0xcc46057f, 0x946155f8, 0x53b98525, + 0x3bce0c08, 0x56cb8b92, 0x1271327f, 0xcb1fe56f, 0x445ad7ef, 0x46bba6ae, 0x224b5e71, 0xade47b62, 0xb82f45a5, + 0xf891a76e, 0x759d9e4f, 0xd3e834d2, 0xc09bc3b8, 0xe853b05c, 0xa4b05c95, 0x7703dd70, 0x4b2a0fe2, 0x2189cff0, + 0xb97a5ab4, 0xd7e93397, 0xd76f9e91, 0xb45b4b75, 0x284fc8fc, 0xc0c34ea9, 0x874157da, 0x7adc9e52, 0x28b66e51, + 0xbc3628fe, 0x56c737b8, 0x47196c83, 0xa1ba8007, 0x4089769d, 0x196e78d1, 0x8e68384e, 0xc93047de, 0x4b078c23, + 0x311e639d, 0x508dfc84, 0xe2a8a661, 0x6327ee0b, 0xa3ee31f6, 0xee4b44e9, 0x560b0bec, 0xb148c118, 0xd720a970, + 0x9d14318c, 0x459da185, 0x700f14b0, 0xf4773f02, 0x27be3fd9, 0x36f7e4a3, 0xc3221c23, 0x855595ba, 0xa0f699e3, + 0x82484047, 0x0d420e54, 0x02a0b8d0, 0x2ee321bd, 0x2a7833be, 0xb88fc5ea, 0x4b801193, 0x4dc476aa, 0xe419d356, + 0x6980612d, 0x87761cdf, 0xb8a54599, 0xd27c310b, 0xdd3e8257, 0x362e0ecb, 0xe1c18b27, 0x94564e21, 0xce9a8323, + 0xd773b39f, 0x81154ea0, 0xb5a4bbcc, 0x4c5c7538, 0x8866e5f4, 0x8193dcd9, 0xb738f020, 0x2d5765bd, 0xd428c23c, + 0x7436c79e, 0xa35f917b, 0xa8f6ea36, 0x019fe521, 0x8e5d7d45, 0x8ae2b3fa, 0xbb3065c5, 0x57d44328, 0xca610111, + 0xef9aa513, 0x9156c9e4, 0x5f7f9932, 0xd3bad6c7, 0xfc6e03b0, 0xfdb81521, 0x108df628, 0xf11bac9a, 0x50372e13, + 0xe0a7d439, 0x723ae5ee, 0x79a2cf6d, 0x3b4f2c98, 0x1ebfce31, 0xe890c995, 0x0c9a1cf2, 0xe321ef1e, 0x5a13476d, + 0x06bac18b, 0x99b8b937, 0xad85fb6b, 0xac3bf8ee, 0x919305b7, 0x6d5ac568, 0x04ac6563, 0xbe175f59, 0x12b73c28, + 0x95519f5b, 0xe35c5461, 0x860e06ad, 0xaaba275a, 0x2d81ba09, 0x4806639a, 0x94634e17, 0xbe439e49, 0xffc03e4c, + 0x29112239, 0x36474e2c, 0x8c892f98, 0x84584919, 0x6a3fe569, 0xf4a94a64, 0xd52f4494, 0x7376a768, 0xfe466a0b, + 0x3f43c596, 0x6499eb61, 0x382194f8, 0x935e786e, 0xf35f3c89, 0xf84aaea9, 0x2b9062f4, 0x770912c6, 0x9bf002c7, + 0x34ad24f9, 0x126bbb8a, 0xf7a9427c, 0xf8f05e14, 0x7644be73, 0x7f0fa09e, 0x6996fb50, 0xd06bd1c8, 0x54aee370, + 0x0c137ae7, 0xfdf4993f, 0x1861213f, 0x167ad064, 0xd4d77da4, 0x81332d65, 0x6df99142, 0xc14d0f85, 0x6ba972a8, + 0x7b33250e, 0xe745626a, 0x65edf75b, 0x747e9187, 0x2ca32d0e, 0x16792223, 0xbe3ea73e, 0x8faf21b6, 0xcb2d56a0, + 0x04b08b77, 0xe746c8ae, 0x95fde776, 0xa022e4a7, 0xcbcd21fb, 0x668ce377, 0x640bbb78, 0x9fa8de9b, 0xc38759e7, + 0x15702e69, 0x4848119f, 0x3bdfc55a, 0xf6b653c8, 0x44b7fdbd, 0xefff5101, 0x29d2a144, 0xe6e6e1f2, 0x3b16660d, + 0xe044a036, 0xa2d49a7e, 0x02e053c8, 0x18daa6d3, 0xdb6ccebd, 0xbb83e6f1, 0x99480a07, 0x35164442, 0xe137b81d, + 0x0c6f6e5c, 0x6fd07def, 0x2cdac27a, 0x83796bf1, 0xdffe8ce5, 0xa1dd233d, 0xd35ff065, 0x0dc62861, 0x254c42e3, + 0xaabcc142, 0xbf49b2da, 0xcc7f7f28, 0x74f5fc1d, 0x086b66d6, 0x2bd9719a, 0xf714aa1e, 0x4336a82c, 0x20a81c25, + 0x73253af0, 0xf7165c8a, 0x85d4e38f, 0x3eb6f500, 0x67e4fa9f, 0x2ac17082, 0x1e97f7ff, 0x09ee0f5e, 0x845b4b4d, + 0x3e9de8d2, 0xb2458c81, 0x45fae64f, 0x7b4fcf97, 0x4c882263, 0x189d91da, 0x58b90c52, 0xe2657f19, 0xab249e46, + 0x55cbd37e, 0x5af1b176, 0x6ad483e2, 0x0911b70f, 0xf7eea858, 0xbce59e74, 0x0c250278, 0xd68a7153, 0x3545a042, + 0x6e8b9ec3, 0xbeebe7c1, 0x1d851cbc, 0x08bc1bdf, 0x23ee5ab8, 0xd9739a26, 0xc8544fa1, 0x32ec8084, 0x518314fb, + 0x42753d6f, 0x78687672, 0x0cf7473f, 0x5139caa2, 0xa707502d, 0x4198671c, 0x91071607, 0x2f66a100, 0x120b34ba, + 0xb02ef191, 0xddff519b, 0x33f19905, 0xf9d6d04d, 0xb445d731, 0x2162992b, 0x0d33c31b, 0xb3c962c8, 0x3352b959, + 0xc925e98a, 0x423f1e73, 0x6a2aca8d, 0x434b985e, 0xdf086fdb, 0x119927de, 0x68a5f5dc, 0x56374f2c, 0xe15ea35a, + 0x5a54f121, 0xeb2eb3a6, 0xef1cfabc, 0xb41446cc, 0xcb960eaf, 0x8c9c70e2, 0x7caeda10, 0x56603b40, 0xf54fc113, + 0x0072426b, 0x2054bb30, 0x856ea624, 0xed026af5, 0xe15cd75c, 0x6602cc16, 0x15108397, 0x9f6104c9, 0x7c21b830, + 0xca70e02c, 0x898e3c0f, 0x4d7ea158, 0x46956132, 0x440346fc, 0x2855fb13, 0x7bdfed8c, 0xd6aeb407, 0xbf4b6904, + 0x1ff29ac3, 0x5acccbae, 0xd3a707c2, 0x05a72a97, 0x2b615aef, 0x97bb44a3, 0x2ab9d54b, 0x92095a76, 0x00549d87, + 0x1c89b76b, 0x7968aaa8, 0xebec2667, 0xb3991d77, 0x33ecb15f, 0x8da71b60, 0x08c584fb, 0x291669e1, 0x12ae75a8, + 0x34922488, 0x28972c00, 0xbe009fe7, 0xc860dbb0, 0xcb329ab2, 0x2bf6459b, 0xa694da84, 0xf03e1b38, 0xabe99351, + 0x245bb762, 0xd184b064, 0x40666c34, 0x6fa452d7, 0x46347edb, 0xa21485c0, 0x1762b3bf, 0x7c134595, 0xcc734696, + 0x938ba354, 0xe82d8eae, 0xbccbb220, 0x26cf3c78, 0x62982be2, 0xd7360111, 0xe1a41a20, 0x8190b070, 0x3c17083a, + 0x15f4ff2e, 0x129e48a1, 0x90f5569e, 0x9316d22e, 0xd1a1dc3f, 0xa7c3a1e7, 0x1844646b, 0xf126c088, 0xb92d64ac, + 0xb1851875, 0x499bf22d, 0x83654740, 0x090f8f5a, 0x4a6a3736, 0x52e410b6, 0x4a483098, 0xeb9d5c75, 0x8c63deaf, + 0x215a5b4b, 0xba027d6f, 0xa217dfb3, 0xb5051f9b, 0xea333c59, 0x73272bea, 0x43628ec3, 0xe4fbf9f5, 0x0e88dd83, + 0x8d4cd0b9, 0x460aee76, 0xcf418eea, 0x1fca5b90, 0x3c146377, 0xef892d33, 0xf257cbaf, 0xc3ea7c3a, 0x57cc7443, + 0x6c0b7268, 0x347bfad8, 0xe4f3c44d, 0x8becfeaa, 0xcf78f323, 0xc3328680, 0xf5a6897f, 0x62761f0f, 0xf014fc56, + 0x156f0caa, 0xa0039c04, 0x605585a6, 0xe15a935d, 0x17c44285, 0xa31d5f43, 0x676881bc, 0xd8fd466f, 0xd5d12e42, + 0x008cbe94, 0x4c21a008, 0x81771dd5, 0x0efc0ac9, 0x71f75deb, 0xe13b3646, 0x24460caa, 0xcb072da5, 0x9d000efa, + 0x930414c9, 0x82869178, 0xe4e70e4b, 0x35f957d2, 0x59968a10, 0x40eeab4e, 0x77056533, 0xa14c1e21, 0x2cfdb3f2, + 0x5b8eb22f, 0xca63b122, 0x473b7f7c, 0xa78b6e5b, 0x4f39456c, 0x4f5e2a40, 0xcbdd3cb6, 0xab494d35, 0x1608f79b, + 0xdf17cb9e, 0x2a72fee6, 0xb3ddb19f, 0x2f8ce028, 0x9e3875e3, 0x35856649, 0x1fee936d, 0xa4d30fc4, 0x4fd33cad, + 0xb859a3b7, 0x07c345e5, 0x2e7a33cd, 0x96dce6be, 0xfb8f80f5, 0x3f2c7825, 0x447932fc, 0xe0cf5bd9, 0xcb1eb481, + 0xb364ad08, 0x11add043, 0x899d5feb, 0xcaf7acf2, 0x4c60863d, 0xe972d2ca, 0x5d5309cb, 0xe00bc106, 0xadded3c9, + 0x013ec71e, 0xcd7b128a, 0x09bb3dea, 0xbd8f1557, 0x7d626905, 0x9d3bf11e, 0x61823030, 0x4ac03a78, 0xa7a95ebd, + 0xb19b7cf8, 0x22ef4a0d, 0x9dbd5074, 0x03a9f6a7, 0x5d84bcf6, 0xe035f137, 0x37f6899f, 0x2142ce75, 0x27c38d2f, + 0x2fa977a7, 0x04c5f2b2, 0x3bcb1294, 0x3e63c29e, 0xfc6de833, 0xa446a49c, 0x7220209f, 0xdd298b25, 0x133e076a, + 0xd43adc78, 0xc8b91bac, 0x054a5382, 0x988b8fee, 0xe5294904, 0xd4d98fd8, 0xab0d74b3, 0x4e906e2f, 0x8905b763, + 0xabeb0a37, 0x4827b9dd, 0x4f60403a, 0xa87bb2dd, 0x1bc70f80, 0xe2e02d52, 0x0295e29c, 0x026a9dfa, 0x3fc84a6f, + 0x558bf2b9, 0xc2aa3ac4, 0xd8029909, 0x6dd8c42a, 0xb9a08cc4, 0x666401c2, 0x9ebbd1ce, 0x173e3fb1, 0x5d7f50bc, + 0xee5eb160, 0x3b57a91a, 0xfac4a69e, 0x529ed02b, 0x82fdf936, 0xd2d01c50, 0x963ec871, 0x28aa2df1, 0x1f86013b, + 0x2b5c6e6c, 0x7f59d23b, 0x75e4532a, 0x263e0305, 0x7488d449, 0xae7fc048, 0x52cc1509, 0x60c8fa5c, 0x64eedba1, + 0x4c210d5a, 0x6032265d, 0xa5089bb5, 0x81de4a49, 0x71c3f694, 0xb790927e, 0xea872af4, 0x03ee5625, 0xd46ebc13, + 0xa2bfb894, 0xaf837881, 0x929cec80, 0x4f99adff, 0x7100f15d, 0x78bb3561, 0xf7eba3e5, 0x63469cdc, 0xd68ff7cf, + 0x3b53194f, 0x20e546ac, 0x93b58b77, 0x8f8c1eaf, 0x3897cea2, 0xb8f787a4, 0x5632ba77, 0xf06be054, 0xb8e9b17d, + 0x761e1501, 0x717ea526, 0x5689ea06, 0x34e4096f, 0x72dd2fb2, 0xb30e74c7, 0x9da6475e, 0x638a3da1, 0x00c02b8b, + 0x0445c416, 0xe2bf3690, 0x219c8790, 0x68d933d1, 0xf7bb5644, 0x934d80d4, 0x5b817c7b, 0xd25f0a11, 0xa3962213, + 0x107aec6c, 0x46430d61, 0x704d53bb, 0x97611adc, 0x3b95047b, 0x40480fef, 0xc5074810, 0x281b5f42, 0xe29ab722, + 0x6c04330a, 0x88d6e46f, 0xc8b3dc00, 0x0ab309cc, 0xbb70c098, 0x3797ac8f, 0xa00d9fef, 0x3a312f23, 0x5f940a88, + 0xa662ef9b, 0x7e631b1e, 0x2be896de, 0xdf051689, 0x4eabaf6f, 0x50c29ab1, 0x2fd36498, 0x7321465d, 0x779092a9, + 0x7d1bc0eb, 0xb0e0c048, 0xa30c168e, 0x62948618, 0x8eb32d1f, 0x54339573, 0x16add833, 0x5e9f6469, 0xac6e238d, + 0x6137d5da, 0x386fa1de, 0x0fea1fe9, 0x26f32840, 0x0ead7e81, 0x25e83b3c, 0xd142eed0, 0x1d093d93, 0x001d6e40, + 0x9413f02a, 0x78538ca4, 0xf3969e2d, 0x0ed226b7, 0x27fa1fca, 0x59b21f38, 0x561ceeff, 0xf27459b7, 0x23ab369e, + 0x705ef9ff, 0xab3443bb, 0x399f4ff6, 0x073537a1, 0x996c424b, 0x79273f58, 0x78e556b9, 0x7657b724, 0x5ecac70c, + 0x15a80c47, 0x100e407d, 0x4deff9fb, 0xdef4178e, 0x1c9a9fb6, 0x09225611, 0x6d5c36d0, 0x22795d60, 0x190a12e5, + 0x59a7fd86, 0xff805e35, 0x9e16c728, 0xf13a8905, 0x917fe215, 0x2ab9d29b, 0x29cd64cd, 0x2215054b, 0x53482e66, + 0xa5dadf5a, 0xc6ab571d, 0xd01eec14, 0xaf3970e4, 0x8880ea0b, 0x6972e2a8, 0x410f9010, 0x2a7b6f3b, 0xca5ab660, + 0xde46b421, 0xe1d38c9a, 0x281dd413, 0x549423de, 0x67068dff, 0x80799d82, 0xe9b43061, 0x85a6ae3f, 0xd52c15c8, + 0xa151caa3, 0x85abf9c7, 0xa3286b69, 0x46e72c63, 0x61dc4dc5, 0x765cd987, 0x3b2f6a4d, 0x288dd8b9, 0x3cc2f00f, + 0x623a633d, 0x4157488e, 0xe9a1123c, 0x1f56b31e, 0x5f953e72, 0x379a457b, 0xd69c5ba7, 0x793b9c44, 0x7db21a03, + 0x7e26fbe1, 0x6c6459b1, 0xf290311c, 0xb75dcd6f, 0x674eaab1, 0xe315c621, 0xb0c4d3bf, 0x8b390ae5, 0x58a45ad9, + 0xbb235473, 0xca06986b, 0x70383310, 0x1e43aa1a, 0x69ed4c1e, 0xb4e959ec, 0x5bdad7f0, 0xf1dc9ef1, 0x8a9a00b4, + 0x6753077c, 0x84a3f507, 0xad9fa17c, 0xc762590c, 0x8c53b8cc, 0xe6a6b2d2, 0xdb7fe036, 0xa0aa2535, 0x2f835cbb, + 0x4d9de32c, 0x38aba862, 0x667dba6f, 0xb72745e5, 0xbafd3e73, 0x74be7631, 0x29802460, 0x4ac1ee9d, 0x4dc0b261, + 0xaf8eb254, 0x8a568baf, 0x3f9238fb, 0x1037dba0, 0xcf1bb4e1, 0xf814a00c, 0xe79b25de, 0x4e1690b4, 0xa2cc055d, + 0x825bd2a9, 0x61b804f9, 0x20e78755, 0xaae5b788, 0x9190fdfc, 0x327c0619, 0xb911863a, 0xe1954df3, 0x85ead3a0, + 0x9526bc1c, 0x5b97dd1a, 0xff54c4af, 0xe1ee0df3, 0x98c3d63b, 0x21131bff, 0x69abd865, 0xa79b9457, 0x28d91e84, + 0x8f886b6f, 0x595fc0e6, 0x557e8953, 0xfd11523c, 0xfe00cfcf, 0x9de127a1, 0xd7ff9684, 0x049e233e, 0x0e0b05a1, + 0xd72df1b7, 0xb869ce93, 0xfde87f13, 0x3879980a, 0x0cbfe804, 0xbe8a543a, 0xdcab7fce, 0x821de8b6, 0xd3a2d9ee, + 0xe5029ef1, 0x2de1c2c8, 0xc8596e22, 0xa0ad870d, 0x1278dd2b, 0x8b2fe304, 0xf31b3868, 0x8910b436, 0x86f3503d, + 0xaa24b38d, 0x8dc6efb3, 0xb13f02ae, 0x00910de6, 0x331e2a36, 0xc127aada, 0x85f63a61, 0x6bf41b7e, 0x99baedb7, + 0x42127bff, 0xbcb05aa3, 0xcacd6298, 0xb30eda96, 0xc57462ad, 0x0000f810, 0xb90aea15, 0xe4da6c0e, 0xe789517c, + 0x4aaf722f, 0xc7d084cb, 0x6b24fbc3, 0x657c2846, 0x310440ab, 0xb7ca8010, 0xc10488d5, 0x6ec93859, 0x79a2cfe3, + 0x3785c849, 0xa4ae625b, 0x7625270a, 0xb2036af2, 0x7ec6c9c5, 0xfb239c16, 0x8760e214, 0xbb2d3737, 0x98962f45, + 0x8f3cbc33, 0xcd902dda, 0x7ad836f6, 0x828b39e1, 0xf011be56, 0xaacacfb0, 0x31824ba6, 0xc8b74b1f, 0xbc373132, + 0x0c0851a7, 0xa5c678ea, 0x2f58b4b5, 0x786c4aca, 0xa88af2ef, 0x6913c30c, 0xf8816dc5, 0xc26ea991, 0x107fce96, + 0x5cdb4a20, 0x74881af3, 0x443f162b, 0xf399d97f, 0xe1cecaf3, 0x4bdb21d0, 0x436e86f3, 0xf7f2870a, 0x3c8ad977, + 0xb254b087, 0x3f0649c3, 0x579f1fc1, 0xe2091096, 0x03e9c023, 0x4cdcc167, 0x2d864ff9, 0x34cd192a, 0x129587ec, + 0xcb69f627, 0x46704310, 0x7db380ab, 0x6d14d6ec, 0xe5355171, 0xd0f88948, 0x83713be4, 0x2947fa06, 0x824f29ce, + 0x6e099c4e, 0x1a6a3276, 0x55c4d1f1, 0xbb278b18, 0x5d0e5be6, 0xa374ef1c, 0x67b5c3ba, 0x408e0f79, 0x716aae17, + 0x4a3cd9cc, 0x62c76ccb, 0x4d41242f, 0xa95f62c6, 0x420d36e4, 0xa2cb6400, 0xf02fed9b, 0x90c4130e, 0xef07bf97, + 0x70b96ce9, 0x3b4fa0d6, 0x04b306bd, 0x4e956a2a, 0xcd604df4, 0x747361c8, 0x1683506b, 0xb8734e33, 0xc25da1ee, + 0x331e4e67, 0x81795d7f, 0xf76badc0, 0x1cb26330, 0xcc30e42f, 0x0cbc1b63, 0x7e6f038f, 0xed3ab90f, 0xc4012e6f, + 0xbf3f6506, 0xdd157523, 0xcc47c2da, 0xf7de8ede, 0x4cf48c05, 0xf1f85f52, 0xc72d8572, 0x539ea7d5, 0x4a30d007, + 0x73cadcd3, 0x909d65bf, 0x4f10649b, 0x112a8bba, 0xbda8c100, 0x5869e729, 0x759a04f8, 0x7648b7cb, 0x93e4cb45, + 0x416f3c25, 0x9e57d235, 0x00074646, 0x2a64688d, 0x8e0ec581, 0xcbee1628, 0x997710f1, 0x18e42a27, 0x41747d7f, + 0xd2d63ac8, 0x00a0015f, 0xbd00639f, 0xdf36d6fc, 0x92d39731, 0xee4535e0, 0xfde42613, 0x095c8146, 0x2f7eb8b9, + 0x7ecd863b, 0xfe0cc915, 0xbc2e91f1, 0x55bcbc57, 0xf79bbdb6, 0xd5ae7a4c, 0xc7402e29, 0x9c3899fa, 0xc35935a5, + 0x7b3060bf, 0x5bda00e0, 0x0cf15088, 0x8aa26d6f, 0xe7230843, 0x2e7c6e16, 0xd993779b, 0x4a91c23f, 0x3ba33015, + 0xf2a352c0, 0x8106f521, 0xfe9f5a81, 0xce27aacb, 0xb76ef668, 0x084fc7fb, 0x6b2b43d4, 0x926676a3, 0x5f7c3445, + 0xfb84f397, 0x3e3fed78, 0x6afcbdad, 0x46ea39fe, 0x91cc7c43, 0x4634b52e, 0x726d2433, 0x6a957300, 0x0fcb8ad9, + 0xf93b029a, 0x0ae055e5, 0x3efe6a01, 0xaf157c53, 0x36805ee6, 0x6d2dc1b1, 0x6c13fd7f, 0xd0555dc7, 0x99e1d986, + 0x6fe1748b, 0xff26f34e, 0xf1751ccf, 0xba08fe66, 0xe1796dfe, 0x0ce1bcca, 0x5ddd56b2, 0x96b091a0, 0x707ec3a5, + 0xf189989f, 0x5ca4bfcc, 0xd86ea6e7, 0x5e8c49b9, 0x98bbd4df, 0x1199bbd0, 0xc797230f, 0x7436e7f3, 0x1056928e, + 0xbd07b41d, 0xb1d8f709, 0xde604bff, 0xd44d5895, 0xacdfb788, 0x05a6b8af, 0x858e98ed, 0xa606f96b, 0x3e5acba8, + 0x019f97bc, 0xbf206cd7, 0xc63965f5, 0xbb62b22b, 0x466ed9c6, 0xc622f547, 0x3a30e150, 0x545aec3e, 0x2bcfb663, + 0xe29dc831, 0x98cb07bd, 0xd027cacf, 0xb3d57819, 0x8adde998, 0xa34a540e, 0x887912be, 0x703c5272, 0x46a99c28, + 0x9981cbca, 0x58d42f57, 0x9a22a218, 0x6dafb200, 0xd2649529, 0x290a7644, 0x3fd0a543, 0x68115537, 0x5aace3b0, + 0xd934e7ae, 0xa299e386, 0x300c4941, 0x9d3b392b, 0xc11de95f, 0x97bfe132, 0x69908cbe, 0x594442ac, 0x6f30c22a, + 0xcc606503, 0x4daf80b1, 0x4cfe0f13, 0x64b00cfa, 0x8903010c, 0x500e7c5c, 0x3e7698e8, 0xb55fa5a1, 0xca456e47, + 0xa9cfa012, 0x796e14a3, 0xfc93e566, 0xc0b32e48, 0x6e65fc08, 0x06cc7014, 0x23973d55, 0xa898e29e, 0xc1373148, + 0x8c00ecd5, 0x0fdcc9d2, 0x8f79e5d6, 0x9be8f61b, 0x82d4f95a, 0x01316674, 0x6c6fbedc, 0x224c6132, 0xb884a774, + 0x34cd6d53, 0x089c5de0, 0xc99c8ee3, 0x541344d5, 0x4193577b, 0x9df76be6, 0xcd776af7, 0x1f7abf59, 0x2ac2fcb3, + 0xa0092340, 0x136c7fe3, 0x2d27f8b7, 0x99c316c9, 0xe52608b9, 0x012da63c, 0xc1e52d9e, 0x4bd543c6, 0xff42b5d9, + 0x3655611b, 0xa3f6a19b, 0x4750bdfc, 0x3819ab72, 0x016d89bf, 0x804fd45e, 0x84f72d31, 0x66e6f54f, 0x77462cf2, + 0x53ae87ee, 0xc1c6b2ab, 0x94ca4bd2, 0x582f0ac0, 0xebeaf5a7, 0xa6d4c76d, 0x570059e9, 0x002a69c7, 0x04415381, + 0xd3bc91af, 0x3cb1e35d, 0x79ae17e8, 0x2068d26f, 0x54259f7b, 0xf0f5ac3d, 0x5816df37, 0x514124b2, 0x40aa6e42, + 0x7707cd13, 0xa3a6440c, 0x7e424cc7, 0x4edb288e, 0x6a1d09fd, 0x1c8d9bb4, 0x9f39bc32, 0x2edc175f, 0x7e086ce3, + 0xade58356, 0xc1d2ff58, 0xe0004633, 0x9fdd579f, 0x5378b1f2, 0x55ea3746, 0x595ee473, 0x4ce90fa5, 0xd4f4c9b9, + 0xc91007cc, 0xbe24011e, 0x92783051, 0x8470eaec, 0x257e274e, 0x6452c12a, 0x37697f0b, 0x0190a715, 0x38f0385a, + 0x2758799e, 0x21bb5ad0, 0x0204db61, 0x29e9b7df, 0x6679b8d5, 0x20a57e63, 0xca52c6d7, 0x2947c6f7, 0x9ef61745, + 0xc60e1c95, 0x09da979d, 0xd6e10ae9, 0xbba53c95, 0xffd8a4b4, 0xe6f0cd59, 0x6c3011e6, 0x4a3ea3fb, 0xf3312ed0, + 0xecb40a7a, 0xe33b024c, 0xf8d02751, 0xbd664e6f, 0xbac2ba1d, 0xde9748cb, 0xe209f791, 0xb40a7637, 0x26d9326e, + 0xaea28473, 0x477977b3, 0x07855bb0, 0x9b9348b5, 0x200342a5, 0x8b654e27, 0xd8a971a9, 0x6ec71b95, 0x89960b4d, + 0xcb5b2949, 0xe6e17c0a, 0xcdf5df0c, 0xdda3b55d, 0xfffe67fb, 0xdab817be, 0xd793be18, 0xf2f6e820, 0xa85e8b34, + 0x2ae673f9, 0xcde2dbe4, 0x5b137c0f, 0x5733a024, 0x41efbc6a, 0xae8322b6, 0x5dc3318a, 0xfabb9fa9, 0x40504be6, + 0x5e78503d, 0x1f8449c5, 0xfae794ce, 0x884ce8b6, 0xd4b20c50, 0xca06399b, 0x1620324b, 0xf8cb6897, 0xd28bf3f5, + 0x33083be0, 0x6c84e5a1, 0x29baa33d, 0xf329be6c, 0x3a2dc514, 0x7b245d20, 0x5a8c1c6c, 0xe0dd5c02, 0x6aa9d468, + 0xe7248534, 0x04eab216, 0xe3d28692, 0x98678809, 0xef5154a8, 0x081921fe, 0xdf9adcdf, 0x0da388cc, 0x34413af7, + 0x853f1d7c, 0x95c34a72, 0xf5ef261c, 0x78b5bc2f, 0x0c7bd4eb, 0xa43ff9fe, 0x9a6ba472, 0x8496966a, 0xfe33af6e, + 0x394a2291, 0xaee5cb55, 0xac065493, 0x6b14fdb6, 0xf9e1aea5, 0x7dd5eefb, 0x5ef905d9, 0xd62d02b8, 0xe39eac2a, + 0x7ffb8e5b, 0xe1786c98, 0x16c42a62, 0xdc794803, 0xe7fcfe72, 0x9a245ef2, 0x244d7283, 0x17753d9c, 0x8f71b886, + 0xa9551df4, 0x1ccc5f71, 0x72d1c74c, 0xc011e483, 0xf35648b5, 0x3448ae00, 0x2a76f536, 0x780ab9be, 0xc7c1afa5, + 0xbc734e00, 0x5659d24e, 0x5830149b, 0xa686aa68, 0xd76136cc, 0x8fba4d94, 0x6c6e87fd, 0x90991fe6, 0xb1914ab3, + 0xfa513bce, 0x50ea5395, 0xccf386a4, 0x79e92c6f, 0xe9fed068, 0x0888e183, 0x7a842ae1, 0x4adbec45, 0x9f26a418, + 0x5328a3f2, 0xc38a2fa3, 0x9654b7fd, 0x80fab427, 0x9d23a127, 0x77507416, 0x23b3cfc2, 0xd61d8e3e, 0xf93c6a95, + 0xd0802b72, 0xbedd8458, 0x043240ee, 0x8a57f10c, 0x5cf44d9b, 0xb475c026, 0x26a851e0, 0x45f9ba28, 0x27635d32, + 0x43a2378c, 0x08666fb6, 0xcef6a4d2, 0x48a62c4d, 0x8d7a591a, 0x60a81f87, 0x8e6686f7, 0xdeca4f93, 0xeb9c5ac0, + 0x9e17746a, 0xd9aa489c, 0x4c88c2eb, 0x7c4e9f00, 0x0d075baa, 0xb60ca592, 0xe801bfbc, 0x6e9bdf1a, 0x9278b457, + 0x76da6778, 0x552d1e71, 0xc1d112bf, 0x5491f4fb, 0xc9ccaf00, 0xfe39187d, 0xdd4f7ada, 0x1c524432, 0x21cc00f5, + 0xf7cf51ae, 0x00ab3d5a, 0x3fa13bd7, 0xbdbd8b57, 0x5f854d57, 0x198a09fb, 0x83924282, 0xa4889afb, 0x66634c39, + 0x487aebda, 0xdb0c2e4e, 0x046a584b, 0x7b654c18, 0x1c9ad91c, 0xc0410fb7, 0x6df5c3f1, 0xc2e8a12b, 0xfca1b197, + 0x341371e7, 0x8e68e0c8, 0x8478ff17, 0x9831810c, 0x331fb87d, 0xd33d9ab6, 0x8b0992f4, 0xd4ff981a, 0x35aeebc4, + 0x02faab01, 0x025fe439, 0x468de94a, 0xc96bb89b, 0x668f9b21, 0x08f3dea4, 0x0f979013, 0x5b660b18, 0x595cb747, + 0x60ad8dcd, 0x423292ad, 0xaeb729db, 0xc12b0594, 0x4bc4332b, 0xe815d7a0, 0xfce09a5c, 0xb360ee12, 0xba33fd69, + 0x364fcb74, 0x98d76a4e, 0xed087760, 0x076a9462, 0x936dbf46, 0xa594f35e, 0x027cc496, 0xfd912c26, 0xf51d30cb, + 0x728cad7e, 0xc0beb598, 0xad2a141d, 0xf3fe82f5, 0xffeae1fa, 0xaf90dd1e, 0x776f6594, 0x428b10b8, 0xeb59e866, + 0xdd5d4ab4, 0xc00e5a7b, 0x4b622363, 0x65a56724, 0x8c9ad0d8, 0x0b2d4fb0, 0xff0430ae, 0xc9eb1d11, 0xa955d7ea, + 0xb387fd8b, 0x20f9f982, 0x8bcc13fe, 0xf03617b8, 0xa0a033c3, 0x8986a2aa, 0xfc21d7ae, 0xc3946d52, 0xeba8cb6b, + 0x2366e3d7, 0x19fa3077, 0x4819aeda, 0xbfd13d3f, 0x8eca1777, 0xc407c806, 0x130acbf2, 0xfd540eea, 0xb772e0fe, + 0xb4fd3ab4, 0xde9d78a8, 0x9025f571, 0x5df3bdb1, 0x55ffa8cf, 0x8388b55c, 0x34b414d6, 0xef49cfde, 0xcaea8132, + 0xb6dc28ad, 0x0b4685eb, 0xbfcc917b, 0xb4b6ee60, 0x2088b718, 0x326309d2, 0x5a190583, 0x243e90b9, 0x4335d0aa, + 0xc44a3960, 0xf5bf9b8c, 0x1f38a79f, 0x619081f9, 0xb8552ad0, 0x7cc5542b, 0x89463411, 0x6dc8412e, 0x2a903d6e, + 0x75bd87d7, 0xfdfc1ae9, 0xb3e48c7e, 0x78fb23f2, 0xa0ac69c2, 0x4ca354c3, 0xec3e985b, 0xd4e7bf22, 0xd50c5bb0, + 0x4d36ce3b, 0x1803f721, 0x16ca20d7, 0x03fab200, 0x95ff869f, 0x9b5d5040, 0xff9ec603, 0x3c0a7a8d, 0x4268a563, + 0xe5b6e5c6, 0x6228d6de, 0x64d0a047, 0xcede6991, 0xe16081d2, 0x096eff0a, 0x997a9a93, 0xfbe41c80, 0x7363bdd6, + 0x2458cea8, 0x261c7d39, 0x61b67544, 0x8898abe6, 0x56a45de6, 0x8da1e9fa, 0xd8a0283b, 0xfe3ee365, 0xdcb4a2aa, + 0x7f0a0bea, 0x8cb9c8ca, 0xb1373648, 0x8c4155d2, 0x26e40a59, 0xd589a0a9, 0xff91ed05, 0x901a4d08, 0xbeaad77b, + 0x6c9f614c, 0xd8bd7c1a, 0x019610f1, 0x2bda4cfa, 0x449c6d93, 0xf9955e9f, 0x2d55dd24, 0x953a4e47, 0x6574801a, + 0xb8607e2d, 0xf35304fe, 0xc0ba475d, 0x8a6986a7, 0x82698fdc, 0xe491c254, 0x63cb5a0f, 0xe06970b7, 0x946598f9, + 0x0833668a, 0xb9e2b41a, 0x7d31e2b0, 0xaf557ad7, 0x794c30a6, 0xafadd40b, 0x5de10ff5, 0xbb2fbb89, 0x5a3c0bf0, + 0x60af66a8, 0x7b18f211, 0x53b2fa2d, 0x3f62e50a, 0xf6b78cfa, 0x3d161896, 0xbe6b2fd0, 0x36e2c59f, 0xc27df60f, + 0xcaaaa3a9, 0x33cd8032, 0x96d38de4, 0x17102a67, 0x48a205f0, 0xa9710432, 0x4194d05e, 0xcbe24f02, 0x77154eb3, + 0x91f17db6, 0x7c8d49d4, 0x81768353, 0x837c6d4e, 0x178bd224, 0xd693706d, 0x36140e5f, 0xbccbef4f, 0x1c7bfe48, + 0xa623f628, 0x9b84d7d2, 0xd3c96ad7, 0xa9727848, 0x82e163b1, 0x169dd795, 0x263a5a52, 0x3afe3612, 0x8195b205, + 0x604ae131, 0x9d42bd1b, 0x8b507658, 0x482c33df, 0xb80f0afc, 0xf338efd6, 0x8ca957df, 0xa9541798, 0x1620544b, + 0x23e64a64, 0x9bde229d, 0xc3b784bf, 0x44af6fa8, 0x6d8b49eb, 0x92ab02e8, 0x4b8a9e77, 0x421ca1e3, 0x5dba6d8d, + 0xabc7131e, 0x29a95ca5, 0x8ba983cb, 0x5800200f, 0x58bc17d3, 0xc0ea7ab5, 0x9bae5182, 0x59e43819, 0x9f244e94, + 0xdf7a3bc1, 0xc0223d52, 0x82510605, 0xaef06d4d, 0x5786e3fe, 0x41a1ec01, 0xe171d3dc, 0xb362094b, 0xc8298754, + 0x651c9528, 0xbb7d00ae, 0x019e3325, 0xee858a12, 0xa1a0bfd9, 0xee27c1f5, 0xd653bcdc, 0x211403c3, 0x079bada0, + 0x46439a99, 0x9acc4277, 0xd327c3f5, 0xfc2e6a1d, 0x862e4d61, 0x910d69ae, 0x62bf9867, 0x782f1bb8, 0x52198b06, + 0x3a8d76dc, 0x836aaf76, 0x19eca3d9, 0x23d594b8, 0x970e00d6, 0x3a446512, 0x27bebb5f, 0x5285a81b, 0x6a95d862, + 0xeaf6c873, 0x0ee2354e, 0x587cbf64, 0x7b6caa3c, 0xee483ba2, 0xe875c7cb, 0xb898a453, 0xf02578e6, 0x22db698e, + 0x3c2c0c5b, 0xcddc3205, 0xe09dab81, 0xe27d8fae, 0x6ef9597a, 0xd6cd9be5, 0x8a2aab27, 0x49d9ff8c, 0xc7fceec2, + 0x97b6becd, 0xa09d0a71, 0xc8aab4ff, 0xef7703b7, 0x06bd3833, 0xda7f1ce4, 0x2caf0dc4, 0x75dc9e9a, 0x10945f8d, + 0xc3f74196, 0xf674b690, 0xc1efa181, 0x2504e3fc, 0x9759b7d8, 0x6b3f9322, 0xd66b3014, 0x2da12313, 0x427ee85c, + 0x181eb9c5, 0x6537a2d6, 0x54a02b6f, 0xce3fe53c, 0xc8aecaa9, 0xf7cd3373, 0xa203350b, 0x6865a6cb, 0xc21a05fe, + 0xd035c3fb, 0x0b8a6dc4, 0x0eca2260, 0x6cd388eb, 0xd5a770d1, 0xb4813ab9, 0x544e3fc7, 0x77e9116c, 0x2443537a, + 0x697be6f1, 0xb58fe59a, 0xba805f5e, 0x4f108a8a, 0x048d2971, 0x55445b2e, 0xf2087b88, 0x9c04f505, 0xa9df0d4c, + 0xa75c013b, 0x08a917e3, 0x7fa0e91e, 0x45036574, 0x71be7b77, 0xa4774bf5, 0x01cb9d3b, 0xf575381c, 0x958ff009, + 0xc925cb68, 0x476b6481, 0xc684baf5, 0x09cd5818, 0x7788a0c6, 0x38594aaf, 0x32e435a1, 0x5d59c313, 0x96450478, + 0x637c6a8a, 0x482655b9, 0x4a587a01, 0x79ee4a75, 0x25a41e92, 0x832b9ba6, 0xa09caa88, 0x48813f1a, 0x6b80d4df, + 0x03d4d56a, 0xcc88a276, 0x17c8c243, 0x42db018c, 0x1cfe5a36, 0x765ad693, 0x59915fc9, 0x9ee882f1, 0x7bd39b7f, + 0x4a6094e1, 0x857423c3, 0x4870727c, 0x53021f4c, 0x19e3ebb1, 0xaa60b042, 0x25a938ad, 0x9ad8cda7, 0xe3cc297d, + 0x5d17b110, 0x48be6a11, 0xad30ce6b, 0x18b7f1a1, 0xc7eb65a9, 0x911d5bc1, 0x64abdef8, 0x9cd3e72b, 0x649f4fcb, + 0xa375f8cc, 0xc809454f, 0x5462aa59, 0x36af6d7b, 0xc7d09503, 0x55ca24c0, 0x4da4ffaa, 0x6e38071f, 0xfe38777e, + 0x33fe08c2, 0xe7bd5784, 0xc128a524, 0x8fe22006, 0x0fc9ad88, 0x147c4675, 0xe53caccc, 0x8b5501e6, 0x8a65e44d, + 0x906ca59e, 0x545b5567, 0xdf4adae8, 0xaa323bda, 0x16c97196, 0x2b3eba34, 0x642bd74d, 0x5078f357, 0xef267b57, + 0x8b71844d, 0x9040cbc9, 0x5bcd6210, 0x21d39887, 0xd10b9076, 0xfb031697, 0xe9159df0, 0xdcba4e61, 0xad577c6a, + 0xd041f197, 0xe62615b9, 0x4a4d1f3e, 0x48971950, 0x82fb7f7c, 0x97227ea4, 0xafb11e11, 0x3f8f5552, 0x86989167, + 0x11deea5f, 0x69bf62ab, 0x724a046e, 0xa9a832df, 0x71f2d46e, 0x6a8adddf, 0x9da5e2ee, 0xf966ae0d, 0x1f0cfcd1, + 0x5f234afd, 0xd1eb2f02, 0xb7d05772, 0x9df64dfe, 0x001a0c39, 0x71242a33, 0xf872914b, 0x7db2583c, 0xc6e433d0, + 0xd5aad7a3, 0x17592725, 0xa1b82de1, 0x975256b4, 0x0666a508, 0x5b9c73b9, 0x69ecf902, 0x59e66991, 0xd5e147d0, + 0x224d3cf1, 0x7b756eb4, 0x6d94a577, 0x389f0917, 0x26fb7d10, 0x5e993fb4, 0xa6f44ed2, 0x633bcc44, 0x32bff2c7, + 0x071e0608, 0xdecc9856, 0x382516d8, 0xdb2df58a, 0x11253d1f, 0x867ee7c1, 0x050bafb3, 0x5adec34b, 0xee52d8ba, + 0x8834ea7e, 0x1144833a, 0x43d75477, 0xd78ab886, 0xaaaeedbc, 0x3191ae6d, 0x1c4546e1, 0xad66ee58, 0xe7134eb5, + 0xc5a2662e, 0xba8b7ecf, 0xe321b5be, 0xea8057f8, 0xdec53641, 0x59388a81, 0x45a44976, 0x328ae563, 0x92cabad9, + 0x08cc9643, 0x1713ecb0, 0x015c00de, 0x1931171b, 0x0d43fd76, 0x7a164ba9, 0xad8ae938, 0xab4cafe3, 0xfbea8dac, + 0xbaca01e5, 0xd633cc86, 0x3086b058, 0xe4bff625, 0x86485c15, 0xfeb45a22, 0x62a300be, 0x702944c9, 0xb363c368, + 0xf06a57a3, 0xc8bf0198, 0x08d8a63c, 0x6568e657, 0xc91b502b, 0xd8f91478, 0x8b7d1119, 0x0adc462b, 0x786d154e, + 0x6cbef550, 0x2d8fb089, 0x9b0277aa, 0xdf285d5f, 0x314f0846, 0x6641810e, 0x53a483fe, 0xcdcf6ecc, 0x52151038, + 0xaad33090, 0xf6bebf0d, 0xb68ca3c1, 0x287d591a, 0xcf54e20d, 0x20b29f23, 0x02f318ca, 0xd2bfd4e0, 0x4b017018, + 0x28b2ddb7, 0x3b83bd18, 0x9e845b27, 0x98e2ba88, 0xbd71adbc, 0xab7e57b3, 0x51b6e992, 0xf1c23241, 0x7dea800c, + 0x2c0bffd3, 0x54537a49, 0x057bb9bb, 0x90741a3e, 0x0357458d, 0xdad49ce8, 0xa3f04917, 0x8226d079, 0x745d9ce5, + 0x9939fb8e, 0x8d0e9476, 0xa5747514, 0x0e5cfbf6, 0xfc30e6ac, 0xac2917dc, 0x86138f38, 0x12395ab7, 0x64279cf8, + 0xac434024, 0x3b7f2688, 0x1dc88420, 0xac0bd74c, 0x1d204878, 0x2fc7a5b6, 0x2c844712, 0xfd6f1ad3, 0x91b159f8, + 0x663f33a5, 0x58f8f0f8, 0x8529daf1, 0x01975f67, 0x7f76e990, 0xcade9c33, 0x6e06cf85, 0x22900545, 0xd3ed3f49, + 0x2321ac3a, 0x1a2080ec, 0x787e7310, 0xf4973df4, 0xa4938b04, 0xecd67d31, 0x967995f1, 0x37119160, 0xaf2b21aa, + 0xa74c1c6c, 0xdbe6d33c, 0x1431f7e4, 0x0a687254, 0xe7d42151, 0x77fd4342, 0xe568c45f, 0xd26b3ba1, 0xcf20baef, + 0x36c248e0, 0xa3664211, 0xa1886c7c, 0xa5b0a228, 0xe1843e07, 0x61b48116, 0xfa350bbe, 0x4dd62f14, 0x77c39d48, + 0x394bb121, 0x93806f37, 0xcd52ed28, 0xbf552076, 0x0dcba7fe, 0x9ec24712, 0x587f315f, 0x82431333, 0xc8e43671, + 0x17797fe0, 0xa33c4233, 0xc6ebf1ab, 0x16dfd2a4, 0x3e57a8d0, 0x010e44eb, 0x329f8a0e, 0xeef18a0d, 0x3074dc17, + 0xbf9799ac, 0xb6bb6cda, 0x28302d6a, 0x1e0e58d7, 0x508e3c3f, 0xf1180922, 0x2d598053, 0x72943312, 0x9e213820, + 0xbc98e40b, 0x5df6ebc4, 0x3d9dbf4b, 0x13b1447c, 0x684bc7e5, 0xf8458dda, 0x3cdde832, 0x9177061f, 0xa20754d1, + 0x4fd67b16, 0xfd1a899c, 0x075cecf7, 0x6d8683f8, 0xa047e77a, 0x8203f913, 0x946ff0ba, 0x626ab3bd, 0x53759ac9, + 0xaa42e1dc, 0xa2d748dc, 0x89fbea38, 0x331ab290, 0x77163928, 0xc1ae318c, 0xfa62c1a6, 0x6f3c50fe, 0x40d4aab9, + 0x083845a8, 0x3d3ed2f7, 0x5e0f4bcd, 0xc46c9f75, 0xfd3f87cc, 0xa659afee, 0x4c3c6ad7, 0x982d0a33, 0xb3a3e496, + 0x36814abc, 0xe06069f0, 0x1c85c641, 0xeae6a90b, 0xe443c769, 0x3cfb1a88, 0x0897162c, 0x3a806678, 0x3551f462, + 0x214da206, 0x52d4eac5, 0xacd5f275, 0x122da4db, 0x2d94e7ae, 0x377a7631, 0xea4e2f89, 0x7d129682, 0x9d96a136, + 0x6dc17142, 0x6ae38beb, 0x5590d450, 0x9824043e, 0x785b379f, 0xf643828f, 0x00c94792, 0x24a6ed6a, 0x12fbddf4, + 0x1c5c7ac5, 0x9df7848c, 0x2a4a65a9, 0x236c1f7a, 0xa82fc8ff, 0x9bb84549, 0x5473a8b3, 0x766e664f, 0xaa8b4490, + 0x1658359b, 0x40595ca5, 0x74efb58a, 0x9f1181f1, 0xf3b48064, 0x968defb1, 0x452ff4d5, 0xce1a6bed, 0x8f562cc5, + 0x92ae8c5a, 0x0bbdec43, 0x425b3829, 0xf3ed32d7, 0x320921e6, 0x81b9be73, 0x94b15155, 0x37b2f247, 0xe1a79e12, + 0x0d2e2a48, 0x6b92e521, 0xc93f627a, 0x203ab44f, 0xaea30597, 0xeb8767b8, 0x3e890ff9, 0xadce71ff, 0xefa8f66f, + 0x01e4712c, 0xd89a8163, 0x8d44316a, 0x2c677da2, 0x48e9963e, 0x4cef5d34, 0x726d3d00, 0x7ba89634, 0x1f88d39c, + 0xa664f5c9, 0x42b33b6f, 0xf26e2327, 0x16c0b52b, 0x42cb8551, 0xc426c72b, 0x3c4216f9, 0x5660ff8e, 0xb4a5dd23, + 0x32850286, 0xaf0d6fdc, 0xbddc48a7, 0x9cd75057, 0x7aa08b2c, 0xd1264ce6, 0xe7dbbfae, 0x562ce996, 0xda4abde1, + 0x68094ddc, 0x278047f5, 0xf056828a, 0xf290abbd, 0xba5fac0d, 0x1fdf6096, 0xc114f5ba, 0xf8f33cde, 0x6f06141e, + 0xec750405, 0x31fc0a6d, 0x27754753, 0xe570c393, 0x843824c5, 0x028a44b1, 0x4f853b48, 0xf6b01638, 0x826b08f6, + 0xbb5d75c3, 0x7f08d801, 0x7a867293, 0x0bd6ccfe, 0xc9b39995, 0x894b18da, 0x375a3621, 0xdf71cfa4, 0x3022c7c6, + 0x0890044e, 0x715de1d3, 0x39716765, 0xd6ff9d83, 0x52c802cf, 0x07068eff, 0xdcac2fc8, 0x97b9153b, 0x5e32f0bf, + 0xd814202b, 0x9b8bd222, 0x0298283d, 0x4daa0605, 0xf85fc016, 0x033c19b9, 0xc1baa0a9, 0xb773f30b, 0x680753fa, + 0x9cfce6e4, 0x6ac777e2, 0xb6d3c8ee, 0xcd75de26, 0x1a0fd769, 0xb758a070, 0xdc48509a, 0x66ad08f6, 0x52da4029, + 0x204ff0be, 0xc30a7a48, 0xabb2c257, 0x0ee0d6c0, 0x70cf9b55, 0x632c5d17, 0xd3c454d7, 0x06326cf6, 0x988ef7e0, + 0xff18498e, 0xcdb7dcfa, 0xa6689a76, 0xab27aa5c, 0xd239e915, 0xa035e950, 0xe5ea6819, 0x5436ac84, 0x4c3e0dc5, + 0x99b85913, 0xc7dc5869, 0xfd8e7ab2, 0xb04df0a3, 0xecb5235f, 0x2c6157d2, 0x09454836, 0x66ceb009, 0xa95e3269, + 0xc3b775d5, 0x6c13289e, 0x61e9122f, 0x30edbccc, 0x0a78f2d3, 0xa9ea4605, 0x6159a2bc, 0xe227d213, 0x09600a2a, + 0x4506e7ab, 0x9a07646e, 0x67239de3, 0xefefce3f, 0x4d705a98, 0xc559bf63, 0xc9b1064d, 0x0dbfdfc5, 0xfe11707c, + 0xec566451, 0x61c4e18c, 0x0a20c789, 0x0d9a8f72, 0x3f5a4dd3, 0x92dc475e, 0xcf472df1, 0x2c77d3bb, 0x6f35d7fb, + 0xb598df01, 0x3fcbfb0f, 0x4063839c, 0x9fe240a2, 0x9641423e, 0xcc11c09b, 0x29fb2b70, 0x036cce82, 0x33abc5ba, + 0xe6b9ba2f, 0x2afff9a0, 0x1234aa01, 0x23c7e47f, 0x5aec204d, 0x2d1d5ae3, 0x2411a1d0, 0x027c12dd, 0x9fbe4250, + 0xc485815e, 0xc4758ec7, 0x67ff1e19, 0x66810e63, 0x29ab50d7, 0x3921f3de, 0x50b8750f, 0x2cdeefac, 0x484ba69d, + 0x7f553f7c, 0xea5ebcaa, 0x6109dbee, 0x91f49212, 0x6ac504d4, 0x9a544f93, 0x303347fb, 0x2292d761, 0x8a18d2d1, + 0x13ff1bb7, 0x630d12ae, 0xc4852638, 0x3f024964, 0x912059aa, 0xa4061fc4, 0x3e832e17, 0xec8c3794, 0x466e4c15, + 0x92b6a8cf, 0xd223895f, 0xff2a812a, 0xdc82c652, 0xacafa892, 0x8511d0c3, 0x3227be88, 0xe22b49a8, 0xffedd492, + 0xe95c4664, 0xa57e4bd3, 0xd50db9b9, 0x3dbd0706, 0x2b8f3bcd, 0x1de8d0c6, 0x13a60678, 0x4b5536d6, 0x03d59eb1, + 0xcc005978, 0x17f1ffd2, 0x93f83426, 0x5c5c0a18, 0xcb8eef1c, 0x3653f2d3, 0xfcdb4784, 0x5fd953f5, 0x7cb69197, + 0x3afaba98, 0x95bbd675, 0xcaf840ae, 0x52cc687b, 0xe97efb30, 0xbd97ff93, 0x1596e86a, 0xd0991621, 0x6d6a709c, + 0xa3bac6b3, 0xe80d33c7, 0x6e395bd8, 0x05c517b7, 0x21e814d1, 0x77b1d0b4, 0xbc00a76a, 0x6bdad7f9, 0x1db9592a, + 0xa2472d6e, 0xc38305af, 0x03718e07, 0x6093c8e5, 0x8f917e97, 0x7b528076, 0x975a9366, 0xa6116b3d, 0xe9ad5f56, + 0x283bb1fc, 0x3ed7a6c9, 0x61337751, 0xdf201fb8, 0xb95ba0c9, 0x981cae76, 0x99b71f74, 0xb519d56d, 0x14b4a698, + 0x75a5ace2, 0x80c17e5e, 0xbe34997f, 0x77a95aaa, 0x419fe0f7, 0x528b0854, 0x7657817b, 0x04276f36, 0x5b46ee5a, + 0x07a1a0ca, 0x42b6691c, 0xb5d420b2, 0xf3a94131, 0xa8c48d6f, 0xe60c7a0b, 0xedf60dd6, 0x7bb9d419, 0x2bc99fce, + 0x35c3fe41, 0x4a74587e, 0x14333fc7, 0x79c72bc8, 0x6d33522a, 0xf1edc987, 0x7294aff5, 0xb149ef91, 0x611ede2e, + 0x50e6ba45, 0xf9667059, 0xe50b1a65, 0xbd33d589, 0x06fb167f, 0xcd740306, 0x96ccc844, 0xaad0dda9, 0xaa94d676, + 0x376db484, 0x5b9c2684, 0xfd7c732c, 0xf00e4013, 0x8d458102, 0x7c9525d9, 0x98bdaf55, 0x92ed6c37, 0x07cd935a, + 0x6f7c3c11, 0xf1949a41, 0xe9275dd7, 0xd7c201bb, 0xe96c92bd, 0x3115fb49, 0x5ecf4503, 0xcc799c55, 0xcf96f835, + 0x56968134, 0x6f36faca, 0x0020ec90, 0xf143d870, 0x37422e87, 0x8421c8eb, 0x6b73fa2e, 0xb4b39ce8, 0x6417162b, + 0x82a66790, 0x829de47b, 0x4f78615d, 0xcc1e6776, 0xa52c3c00, 0x756acafc, 0x709c3c1c, 0xb0fd499d, 0x2c0147bb, + 0x410e20d0, 0x87cb0d75, 0xcc5df9b1, 0x41e85c06, 0x6e4c8bed, 0xdb34a9b3, 0x34081ba8, 0x486dd031, 0x7379e8b6, + 0xe8032c1d, 0xbb0f49b7, 0xb42e5eda, 0xe3b11b9d, 0x86a23722, 0x5f24e4f4, 0x9a4b9b02, 0x60b23bf3, 0x271cefbe, + 0xc53d0c9d, 0x1215fa55, 0xb86f8eac, 0x117bc875, 0xab84c7f8, 0xa9639384, 0xf01a23d4, 0x833197a7, 0xa8b3d066, + 0x74f59250, 0x24b41693, 0x542af221, 0x85f40751, 0x11ec89c5, 0x2d58ee82, 0x9c0aa853, 0x7d87f011, 0x109c87e8, + 0xc01b5f6c, 0xaf4c46d1, 0xf4e3c7f1, 0x18ce88ae, 0x9c5ad16b, 0xa771c808, 0x462ba05e, 0x55465949, 0x250e3d79, + 0x900ec7dc, 0xbc1d0937, 0x471e588f, 0xbb6fe8c0, 0xfff994a1, 0x1a5a1a77, 0x19078d68, 0xdebbe49e, 0x3c384398, + 0xd5584fbb, 0xdc8a596a, 0xe982d19c, 0x8fc6b84e, 0x76dd1c34, 0x8524774f, 0x03c60b92, 0x44bd44a3, 0x05705663, + 0xeefa93a0, 0x4f703594, 0x29ae3861, 0xf125f91a, 0xdcbe8359, 0xa2e600ab, 0xe3ace68d, 0xd9a7f1b1, 0xdb111f33, + 0x47a5f8b7, 0x763f30e7, 0x6c5f4c62, 0xe5d54972, 0x044d501b, 0xff6101b2, 0x316c12fa, 0x9e875fb3, 0xba37cdfb, + 0x766a9906, 0x9b06b7b6, 0x2e34f939, 0x51e63077, 0xb07eea0a, 0xe039ab96, 0x87359705, 0x57034038, 0x4546df7b, + 0xb41cb0ac, 0xc3076708, 0x1a291774, 0xf369a384, 0x754a0b0a, 0x1205df9b, 0x23ce463b, 0xb6299dc3, 0x068d5887, + 0x2673bdbd, 0xcb157d1b, 0x3c46664a, 0x6c669635, 0x7f4301b7, 0x589039c3, 0x80c88fa9, 0x5b7ce6bb, 0x3d201ae1, + 0xc2c2c622, 0xd6feaa39, 0x896c17bd, 0xf9530708, 0x29a3933c, 0x5deae7f9, 0xc76b7423, 0x9c22eba3, 0xac39f289, + 0x3cd30a76, 0x3e78d670, 0x336cfd97, 0x7f5cbcab, 0x5bb47160, 0x992e7033, 0xde8c01a5, 0xf8318d40, 0xbb544a78, + 0x3b3bb689, 0xceb2d7b1, 0x9a5f28d7, 0x95db9aff, 0xda1e6063, 0x368d8655, 0xe6dc6f81, 0xb376821e, 0x2f3e8f09, + 0x864eb2c0, 0xd7d25f1b, 0x4c503450, 0x164b43f0, 0xbfb4af88, 0xdcee0c66, 0xf87fff78, 0xa5b3a3ae, 0x116ea466, + 0x017b6863, 0xaa35936d, 0x0d5ec6c8, 0x3ddaba39, 0x8ede63be, 0x345e92ba, 0xf6cc46fa, 0xa9b5acf6, 0x88bfc7fd, + 0xd18ccba7, 0x7b0fb31d, 0xb8a59811, 0xe6e64959, 0xd7e14a41, 0x4e2d37ad, 0xe21f5d13, 0x85720214, 0xb30ea6fa, + 0xf49962e9, 0x70302935, 0x971c9b36, 0x30d9ef5a, 0x2b333e67, 0x6f7ea81d, 0x7a52a15c, 0xcd5fa387, 0xc2f65382, + 0x777701f7, 0x94139704, 0xff26c3d7, 0x327a1ac3, 0xe6cb5a79, 0x581d9540, 0x7cc61fd0, 0x1ec55c50, 0x95619a89, + 0xb2d2accb, 0x730dafc3, 0x35300b9f, 0x0a35b6a5, 0x455d39e0, 0xaf8928a8, 0xd629d939, 0x00bb3e68, 0x2d4a7b57, + 0x1a2b1b49, 0xd59c1ba5, 0x19310c06, 0xb83914bf, 0x4bbc6125, 0xf5cedda2, 0x53455881, 0xac3d386f, 0xfa5ed805, + 0xed2d079b, 0xee74fed5, 0x75e457bb, 0xaa8acd28, 0xcf63c8bd, 0xe39b9099, 0x33ec7026, 0xd37c51ab, 0x08fdb923, + 0x8968746a, 0xd5094af5, 0x2c0a9fef, 0x71a41e91, 0xa373f6ca, 0x907f9ed9, 0x66315f8a, 0x3bc1819e, 0x64cbbb9b, + 0xc1e27821, 0x0470c0dd, 0x0662a73f, 0xcf952e40, 0x0a444a61, 0x1a44bad9, 0x37eeefe8, 0x99546ac9, 0x872503ce, + 0xf9f74048, 0xc8ad2c52, 0xe85aaf72, 0xdb2ca953, 0xbdb10c40, 0x9994cec0, 0x928741b3, 0x90eca091, 0xf786c41a, + 0x9a3c58db, 0x8071d855, 0x8cf8214f, 0xc169ab10, 0x847d4d3c, 0x06386283, 0x68a281b3, 0x5081e84a, 0x5b9a6869, + 0xa4744714, 0x08fce447, 0xf32f7f63, 0x0e21ad98, 0x07dcb018, 0xd88ddfe5, 0xd7f34d47, 0x658379d5, 0xc46727ca, + 0x99e880ad, 0xbcaed140, 0x1b4ee3da, 0xaba697ab, 0x8a962a40, 0x1dbe5adb, 0xac320e47, 0xeea1b7ba, 0xe35e79a5, + 0x8b2daaee, 0x107b8d89, 0xd2c56655, 0x9be96900, 0xb1af22ed, 0x3bcfa3b5, 0x6f623ad6, 0xca89a45d, 0x690c86ac, + 0x200ad0a9, 0x7c71aae4, 0x9003b21b, 0xaa11e5d4, 0x209d374b, 0x03f33835, 0x0178d212, 0x2011c462, 0xc8d0de56, + 0x4a605a09, 0x850e9d26, 0xeb4c0ce3, 0xcefbeb28, 0x05dfa80d, 0x6746ecbe, 0xfbc09d3d, 0x874d6235, 0x8c1b90b5, + 0x241da0a0, 0x44391fa9, 0x5ee9e531, 0xa3bda881, 0x50b7a875, 0x9ed444b8, 0xad8b209c, 0x3b18f372, 0x8c738565, + 0x4d9b59e3, 0xa940651d, 0x4649604b, 0x2a842a17, 0xe44c8810, 0x9f8cce9f, 0x9a8589c2, 0x1319fde5, 0x1f13ca75, + 0x1650a6c2, 0x6d147823, 0xbab0d4b7, 0xc2c50f4e, 0xa82cfe26, 0xd7ab2755, 0x1f83311c, 0xa7717ece, 0x9d2da803, + 0xbf83f1a4, 0x7f35d12f, 0xe2f05b8e, 0x458242d8, 0x0695b162, 0xef12b349, 0x66fbc114, 0x5906a71e, 0x6a3a49e6, + 0x19a65780, 0x14a1d541, 0x6240bc3c, 0x562c8ea4, 0x481c313a, 0x8e0eb416, 0xf0c13e3c, 0x8ef975b7, 0x9d90b557, + 0x6bf20ed8, 0xc57058a7, 0xa5d27ceb, 0x7feeaf61, 0x3b5e6e12, 0x31727ff2, 0x8f62dbf3, 0xa685657b, 0x22bb8e97, + 0x9244a792, 0x85974138, 0xf7702b8d, 0x80bb945f, 0x2a34e810, 0x16b1cd91, 0x98a19c4c, 0x6cfd58f4, 0xbfd9ff86, + 0x2920b0a9, 0x6295bc40, 0x8d56be55, 0xc70ffb9d, 0x52001dd5, 0x41fde338, 0xd28ac441, 0xf567d542, 0x1e4b8d71, + 0x00e4ce94, 0xcd12e22e, 0xc04bed80, 0x6c8b50a3, 0x8f425362, 0xafa819c6, 0x5d99526f, 0x97507877, 0x902e6e2d, + 0x10cf7091, 0xf09b19a8, 0x9c43ba7b, 0xf290e6a1, 0xfc62054b, 0xeb85a5da, 0x9244a6c8, 0x961c3339, 0x685538b1, + 0xaa49913d, 0xc250f643, 0xac0cdd3c, 0x220c26df, 0xd3dbbbc7, 0x8b9bd927, 0xed58f0c6, 0xf1f8045a, 0xe13380f7, + 0xa1246b04, 0x4e5fa7eb, 0xe2430a57, 0xee8a3075, 0x10445e8a, 0x18cef242, 0x0cf70b7d, 0xd10206ae, 0x7e2597d6, + 0xa12c9d6b, 0x028dc8f5, 0xe42c320b, 0xc1efc2b5, 0xae4abc3b, 0xaaa9f9c8, 0x509d0776, 0x2cb41148, 0xa2400f97, + 0x2541421b, 0x2b949a50, 0x60e1fa2d, 0x4efedd28, 0x1d0cf7a6, 0xf3ef9a54, 0xc89c32c8, 0xbd652d6d, 0x8e788d80, + 0x9a2ed6b5, 0x113ab17c, 0x93b8931b, 0xa47b46fe, 0x0d4c115a, 0x91dedc9b, 0xc3d57b98, 0xb1d5664e, 0xf8b479ae, + 0xa6041b67, 0xc3b567c4, 0x7f93ce49, 0x8baa7eea, 0xf8485993, 0x17675dd4, 0xe472419c, 0xf59e1a18, 0x75ec1552, + 0x989576fe, 0xa686b795, 0x2cfd2ab7, 0xdcf6379b, 0x9d8112a8, 0x2f005587, 0x1fa5427f, 0x0890ca24, 0x6ac483b4, + 0x3c460b5f, 0xa4f7fbc7, 0xf8a9ddf3, 0x387aae50, 0xe2ae7656, 0xb47b011d, 0x0abb9193, 0x556a155d, 0xc1f630eb, + 0xb3fa713e, 0x0bdac8c3, 0x36718bff, 0x35e8419d, 0x7f2e0e44, 0xb879e4f6, 0xbddccce5, 0x9cb8728a, 0x64f42385, + 0xe7b52f16, 0x3eff565e, 0x5b76b7b3, 0x5fe6db9e, 0x9ecf08dc, 0x8e7bf9df, 0x826f52bb, 0x0d60f28d, 0x7ca53a04, + 0x08236fe5, 0x548d90a9, 0x5d3696c1, 0xca5452ae, 0xa7a82707, 0x91452d8e, 0x00f707ca, 0xbf66e40a, 0x90574a08, + 0x001922f9, 0x924a99f7, 0x86c8eb67, 0x062129c8, 0x73dbbecd, 0x14bbc6c8, 0x0a9bbb69, 0x6a37ca9b, 0xba3a092f, + 0x62956e5a, 0xd273b513, 0xf484d694, 0xd1bc0a26, 0x33b3cedc, 0xaa002a18, 0xbaa0c329, 0x941f9974, 0xcebb6d55, + 0x7f5e8fa9, 0x0b6963e8, 0x8aa9e6a3, 0x828c0dd1, 0x12321b13, 0xa3382c67, 0x89375b05, 0x50604f1c, 0x49528cee, + 0x21adf9e7, 0x603d94a6, 0xedf8f453, 0x3ea2fcee, 0xcbcd8961, 0xe3a262ca, 0xc04dd1de, 0xe7f958e8, 0xe3975aa3, + 0x130e3350, 0xb7e521de, 0x81da5d83, 0xe38e55c4, 0x42f9cb5c, 0x3fd05997, 0xef87198e, 0xa2ead839, 0x5c21e1a7, + 0xbf8275d3, 0xf88cd343, 0xb55a1c68, 0x2a2c62f3, 0xcfc827ec, 0xf648d67b, 0x6027d8bf, 0xc4c2a85f, 0x62a79771, + 0x6016e168, 0x8e903ed0, 0xae62f0ca, 0xade06be9, 0xb6fa0b89, 0x0dd5d66c, 0x202ec05c, 0xcf9cdacf, 0x087c2911, + 0x6c55c669, 0xc9e2de32, 0x5e5f4851, 0x22cbbfb7, 0x91901b02, 0x63a06dec, 0x29d8ab4f, 0x1e641288, 0x835581ed, + 0xa6d293e8, 0x3ce7de58, 0xcc35d6e6, 0x7ce7f218, 0x8e7543b8, 0x52001724, 0x3370db5e, 0xe7de4f2a, 0x00de7cfb, + 0xfec11df9, 0x6ad0b8df, 0x57442f83, 0x421bda93, 0x3e62571d, 0x1efeb4aa, 0xfdb8edab, 0xd269a93c, 0xa935a7d8, + 0xf6934ab2, 0x474c8d34, 0x04fa4751, 0x17ac1286, 0x8faf0d67, 0x270d500f, 0xa601dc1a, 0x7ace146b, 0xe3e6bfcb, + 0xa29cc42f, 0xfdb82472, 0xfee652e3, 0xa4e4c7fd, 0x91d75fe6, 0xab8baab1, 0xb3a51e4f, 0x07353a3d, 0x92e3b257, + 0xe7737dc2, 0xfba948e3, 0x2667379a, 0xaed2008b, 0xc6c485c9, 0x3dea0291, 0xb27c624b, 0x1265f04d, 0x7c53a5bf, + 0x781d0e27, 0xe05081c0, 0x8a7d60f5, 0x87b4497d, 0x75684c8d, 0x331a9e94, 0x6dc4d90a, 0x4a9ad248, 0xc430067a, + 0x4da7c7b5, 0x74cbee2f, 0xd70117bb, 0x3ca0bfda, 0xc6ba1bb8, 0xe22903f9, 0x8d0e6347, 0xe2bc6557, 0xc0dc5806, + 0xd722b793, 0xa1b5efeb, 0x1176a2be, 0xd8dce7f7, 0xe0630962, 0x1a3972c8, 0x3ce48cfa, 0x2f58437a, 0xc1df23dc, + 0x4eb14a23, 0x581046d1, 0x6bca5842, 0x0f274783, 0x8b0f0a61, 0xdbab7c47, 0x2a217351, 0x85f98334, 0x6cf0e3ad, + 0x03b27948, 0x202e45b0, 0x3f17e552, 0xed9d26e4, 0xb05d64cf, 0x36729714, 0x216c6fd0, 0x77c9c4f8, 0x80b664c8, + 0x25b502da, 0x5a26cf17, 0xb83afca3, 0x500937e2, 0xb380f2b8, 0x062360b6, 0x8477f313, 0x086a712a, 0xf24e6c2a, + 0x9de2664d, 0xf5f66442, 0xb3ebff8a, 0x8fab8041, 0xf0656b6d, 0x3116bafb, 0xe1729ed7, 0xc43c9923, 0x96903da1, + 0x4656433c, 0xdd07bdcd, 0x54e0d174, 0x66d2c84c, 0xd05a4757, 0xf4a49f1f, 0x322828ac, 0xac747805, 0x21d67968, + 0x20f1c0ed, 0x9a77e36b, 0xa08f0394, 0x4cfe743e, 0x52df135a, 0xc58dbaa7, 0x42c82d12, 0xfafbde23, 0x56ff5b92, + 0x5da40d28, 0x917128bb, 0x85e8bb54, 0x650a9a28, 0x796fabfe, 0x068ca6ba, 0x52e64205, 0xb5f50432, 0x123fc94e, + 0x54f3154f, 0xc033c71a, 0xa5927426, 0x4dbb0db9, 0xd47b1e7d, 0xa353b605, 0x94aaa996, 0x15ba75d9, 0xd9e7d603, + 0x7f0773be, 0x82bc4c73, 0xa981ec0e, 0xc7f25b15, 0x3e370aa3, 0xfe97775b, 0x86d10134, 0xfbaa7ff1, 0x971c87b8, + 0x52b0db39, 0x38a25971, 0xd9b13564, 0x2578fc47, 0x8068ece0, 0x60a14ce7, 0x1365e025, 0x15c895b6, 0x0df87889, + 0x68d99118, 0x6b5fef7a, 0x603f4eed, 0x87e26338, 0x5698bf12, 0x2b808347, 0xeb0f4657, 0xc7728d1b, 0xffbf1620, + 0xc7bd9e92, 0xc656b42a, 0x56061729, 0x8232d6f3, 0x416ccd13, 0x304b1f7c, 0xaa92590e, 0xba6aa49f, 0x526804de, + 0xae14f2de, 0xe930abef, 0x091d51f8, 0x072dda2c, 0x7a525463, 0x99bb94cd, 0xf758fc8a, 0x7950aad4, 0xa55d2ff0, + 0xd88133d1, 0x775f26d8, 0x23f3bcbe, 0xa5fd1c4a, 0x745ed83c, 0x327c39af, 0xbcb4bbcc, 0x1f76285a, 0x730ba40c, + 0x98409a71, 0xb03ec802, 0xb192760c, 0xbe78cd65, 0x3afc5751, 0x2e0dd937, 0x69642d24, 0x1b9143fb, 0xe82ff8d1, + 0x3e5e7d7e, 0x5d1426ca, 0x6b51334e, 0x37e6694f, 0x5493496a, 0x2e00c1e5, 0x500a81dd, 0x8576a65b, 0x9c858b7e, + 0x0a2f60fb, 0x8295ad5e, 0x3c85c517, 0x62fdea87, 0x7b8728dd, 0xcbe466ec, 0x72cca803, 0xfd3fa6d6, 0x0d65ef70, + 0xb5bd47ab, 0xa20767f9, 0xcc1afbf5, 0xb6d872ce, 0x5500ce2b, 0xa0d37e15, 0x8449a9da, 0x663a6917, 0xf2acbc9f, + 0x8dc35e60, 0x48bece69, 0x0f4bc104, 0xc92399ef, 0x794ec4aa, 0x87920c62, 0x3aa72f4e, 0x3da09042, 0x70737f97, + 0x61392cd5, 0x6a08a7eb, 0x91b24f2d, 0x4c9b17e6, 0x91884bcc, 0xdb2dc676, 0xf72455dc, 0x00112ded, 0x5b22efb7, + 0xa1091da1, 0xf8dbf24b, 0x7c050165, 0xc17f46d6, 0x049d5aad, 0x69776fa1, 0x0f406928, 0x7d5ee1a3, 0x10674d6c, + 0x8a36a9dd, 0xdfa11ea1, 0xcd66273f, 0x4d3e0dba, 0x2326be10, 0x8085b7eb, 0x86a5815a, 0xd6a9c078, 0x1dd6862a, + 0x96e28abc, 0x5997e120, 0x0c7007d9, 0x20e8d00d, 0x4b62fbe9, 0x50db5e9d, 0x4293ec2f, 0xc7f5a5dc, 0x30b62657, + 0x06562d55, 0x34d8345a, 0xd9ca6047, 0x202b2d18, 0xb7410d54, 0xd35590d4, 0xd9624e4f, 0x566086d9, 0x0ba98c0d, + 0x2d257cee, 0xdcbe826e, 0x3d513172, 0x87d29463, 0x25fb0816, 0xc51ed43c, 0x0213fc75, 0x0b95c35a, 0x678f9b00, + 0x5be955ed, 0x5b6098f2, 0xdafd1e44, 0x59e46644, 0x6631c795, 0x50f1cb7f, 0x92ae3940, 0xd4a0c285, 0x331496de, + 0x25bd034a, 0x3403aa9a, 0xdab1f36b, 0x86244de3, 0x185479ef, 0x6c25690f, 0xff4fd030, 0xc6932604, 0x9413d0c2, + 0x8af7de85, 0xaa38f331, 0x92ba15d6, 0xa099289f, 0x4cc0d1bc, 0xf202c735, 0xf0fd83db, 0x249c8297, 0x1bc35380, + 0xdf7c5abc, 0x6c2b938a, 0x48e73367, 0xb41d631c, 0xe5e28bd9, 0xa32b69b9, 0x93455c9f, 0x28ffa910, 0x61a2723c, + 0x5c21874f, 0xc1fcd3f2, 0xc93e46d1, 0xba2f23e6, 0x93069692, 0x233feb4d, 0x93fe10ec, 0x93b4dbd8, 0xcb13fcee, + 0xd23a5561, 0x2040fc3f, 0xf2965d2b, 0x0daa85e6, 0x8e6d5367, 0x591f60f1, 0xa2a6e885, 0xccf8f351, 0xd5537b8a, + 0x73115ca0, 0x4dc37ad7, 0xc407dfeb, 0x2ce44337, 0x2e399f8c, 0x17b8600b, 0xca751762, 0xeef04ebe, 0x8de2d0f3, + 0x68dc3749, 0xf15cb787, 0xaa0a7d60, 0xe04c8111, 0x1857e9cb, 0xb3cef2a6, 0x788c5712, 0x860aee8a, 0x6cf9eaaa, + 0xcdc175a9, 0x89023422, 0xac154f70, 0xbb7cf95e, 0x91df0065, 0x7fbbb3fb, 0xa909e9fa, 0xdc255354, 0xe9e813fd, + 0x7b4ccba6, 0x88cf4673, 0x9ffeaf5d, 0xb4c278a9, 0x11499716, 0x20ef76e1, 0xea7ecacb, 0x91c9a531, 0x38564ff7, + 0x47801c18, 0x0b8efe6b, 0xeb9c4cb8, 0x7dec3153, 0x8fdb61da, 0x92297af8, 0x234a6206, 0xed8cee8b, 0xd7b486e2, + 0x42d7f907, 0x758cd5f8, 0x38203642, 0x3f532cf9, 0xdff762da, 0x9f8de753, 0x9591b254, 0xe0489800, 0x4f7afcd5, + 0x24b333ea, 0xcc4ba603, 0x61df97e2, 0x489efd76, 0x911cb2e6, 0x5c318445, 0xe2300016, 0xd2aced5b, 0x8ff2a279, + 0x97327977, 0x5e9900e3, 0xd8f78a51, 0x2f803376, 0x1e34f69c, 0xcccd8e28, 0xf6054c69, 0x0f799374, 0x164ad9d3, + 0xb84d7609, 0xd79412e9, 0x79a66e79, 0xf5e182f0, 0xf61f8802, 0x2133a1bb, 0x86716e15, 0x97a362f5, 0xba38f4d1, + 0x45d08d2b, 0x2dc575de, 0xdb5a5685, 0x2df310cd, 0x206817e8, 0xc235d476, 0x31fe3c2f, 0x1ec63d06, 0xb8dbb83d, + 0x7d1da0e3, 0xdc66bb4f, 0x1a3d8261, 0xb0f4609b, 0x170e887c, 0x75e38f69, 0x85e8eb84, 0xc4561588, 0x3e5b1e8c, + 0xc569e183, 0xf9518837, 0xddd3252e, 0x2b69d3e6, 0xbbb800b7, 0x7f638447, 0x7391e512, 0x095ac164, 0x0a37022e, + 0x6dbbd988, 0xce766853, 0xbcae3c71, 0x7c5aef14, 0x0a4dec81, 0xbe319e6b, 0x70e93b57, 0xecaa19b2, 0xe92515a8, + 0x84ad2590, 0x8be921d0, 0x048b33fc, 0x11e07ed2, 0x7d2e317a, 0x9598dca6, 0x9565a3db, 0x9327213a, 0x9c928bb5, + 0x55ab369d, 0x6cb26159, 0x000403f1, 0x36f44523, 0x5f504ed9, 0x23fc15ce, 0xf4d0ac67, 0xc8c77bdf, 0xd19557d0, + 0xd258ba14, 0x86c21239, 0xafb457aa, 0x199c8bee, 0x8c561ace, 0xa1c418a7, 0x86d99486, 0xef27830c, 0x82a1af69, + 0xdafafb65, 0xae0c1f86, 0x741dcc95, 0xa627958b, 0x9bbbf2dc, 0x42e404f6, 0x3239059b, 0x8edc3c2d, 0x69595fef, + 0x6ebe4fb7, 0xf42d178d, 0x1f50ed8a, 0x3c6539a6, 0x0915dc53, 0x3fbf596c, 0xd580bdc0, 0x2c471fed, 0x35ae81ae, + 0xf6bc92b9, 0xd8280705, 0xb7dbd1e4, 0x09dff5cd, 0xb8328cf1, 0x13a68c38, 0x4558531d, 0x9569fdb0, 0x2c4110dd, + 0xd646639e, 0xadfc682f, 0x4a4677e4, 0xa6ed83af, 0x93cdc02e, 0xfb9193e6, 0x90d91551, 0x42f61f5f, 0x08b443a1, + 0x93371dc6, 0xef96979d, 0x944ae7a6, 0x533dfc02, 0x48db7b54, 0x553b4f34, 0x9fa15cd3, 0xa0a06bc3, 0xece437bc, + 0x02a1bc17, 0xad80268b, 0xec24b4eb, 0xa8a36d2f, 0x21b57de1, 0x1e67865f, 0x9d465739, 0xc90d166a, 0x94f0ff08, + 0xf4cb2291, 0x9a0098ee, 0xd6cb767d, 0x48e4cc0e, 0xd9b5ec8d, 0x08b5465f, 0x6922dd21, 0x66379a16, 0x2f52aa59, + 0x1a4b4195, 0x403d1277, 0xcaa92812, 0xa6544a0d, 0x563c9958, 0xc72880c9, 0x48ec7cc4, 0xd3e04e42, 0x8b674f81, + 0x6430c326, 0xea0a140c, 0xbb5a2c9d, 0x223d5916, 0x27fc533c, 0x260c87b8, 0x27410586, 0xbedc4c92, 0x82b8b661, + 0x1900d92c, 0x1cae550d, 0x271f2b32, 0x58020629, 0xd28a2adc, 0x93371741, 0x3b41c570, 0xd1de935d, 0x1a447085, + 0xf8fb1c54, 0xba890862, 0xd8f67915, 0xee13a722, 0x449e2253, 0xd6d771e0, 0x63cc8f70, 0x31f9b3ab, 0xa6e60c7a, + 0xe18c9c4b, 0x93026b82, 0xbcb8081d, 0xcfb65252, 0xa13706e0, 0xcb2e549e, 0x97c814e0, 0xd568690f, 0x8b75dad6, + 0x6f4437c9, 0x67d5287e, 0xd3ae48bd, 0xb9ba74bb, 0xcd9920db, 0xa159847b, 0x1abba2a7, 0xb16cfe40, 0xb4d3864e, + 0xb5a851a4, 0x48b6a699, 0x03ddee8c, 0x21be9349, 0x2b526ace, 0x350ed81c, 0x01ed63c6, 0x00518b70, 0x4a80aa72, + 0x259b06a6, 0x8763f8e9, 0x54712638, 0x7dbbc4a9, 0x9df29a1d, 0xacc30ce7, 0xb8120313, 0x3fd1d3f2, 0x0f4797b2, + 0xdd212e23, 0x3aa38ee6, 0x2537a2ef, 0x41b64ae9, 0x360e8040, 0x7ea21584, 0x56cb8260, 0x2a03b9a9, 0x2a5b7df1, + 0x88b25cfc, 0x3dadd4ed, 0x3ab16aba, 0xfc87b153, 0xbeca5f8d, 0x3a7bfe8f, 0x039de011, 0x39e1bd18, 0x682a0d90, + 0x8804c99c, 0x0af59265, 0xcd9f2a7a, 0x2111820f, 0x14a90b35, 0x0b05f75a, 0xb2676183, 0xec589d07, 0x02e2f675, + 0xb03923e7, 0x370707c1, 0x88882c3e, 0x5e75164a, 0xd5ea866e, 0xed0f9ee7, 0xe79a5e63, 0x63e44e74, 0x11a2d110, + 0x5590e3af, 0x1165fc13, 0xaa3e2fab, 0x7ff5089e, 0x179b529a, 0x3179ee91, 0xdbfebe6f, 0x7550ad5f, 0xf0700da7, + 0x94dbf47f, 0x0230f67e, 0xb50478be, 0xc3502edb, 0xbe30cec0, 0xe06f86d2, 0x3396792c, 0x12647d46, 0xa5d05fca, + 0x3543f339, 0x962fc905, 0x95bcf180, 0x08b441e2, 0x7b57ee3a, 0x616f3b73, 0x2a9d5308, 0x8fa75091, 0xd093a54e, + 0xa4be7923, 0xe5312011, 0x924a1352, 0x4aa99a9c, 0xd3ff81c7, 0x023f484a, 0x530187e7, 0x9d0246aa, 0xdcd7a4b4, + 0x6c5d80ac, 0x24c15fc8, 0x7272d96e, 0x5b5a4f64, 0xa9f416cd, 0xbc8ed6dc, 0x6833e0e8, 0xca0bab76, 0xeeb3bc60, + 0xdcdd0bd3, 0x22275f7d, 0xf2a8a6a5, 0xbc88462e, 0x6f4ef7f1, 0xf02ca895, 0x2c8b8990, 0x3195f153, 0x179ecaed, + 0xc420c7f6, 0xae35cdea, 0x0d5e4b56, 0x79ac7711, 0x573c0fb0, 0x084b1a2d, 0xa22528ec, 0x45b3aa7b, 0xd5487182, + 0x29dae54d, 0xada9c4b2, 0x25cac571, 0x61925906, 0x1caf9f1b, 0x46d46e05, 0xb1b6a775, 0xe6de96e2, 0x26f49aa5, + 0x52f4f210, 0xb1a0cc05, 0xe4ac95d2, 0x9d147e51, 0x437fecaa, 0xc3fe8c63, 0x064f6bc4, 0xb9d820ef, 0x931f141b, + 0x21d4f6e6, 0xac361392, 0x65d39ceb, 0x207e6f71, 0x24eb97f5, 0x741f0c79, 0x642fdbba, 0x70f4ebd9, 0x57a98d3c, + 0xb5ef06e3, 0xe2d57b49, 0x781a7367, 0x4aa06e71, 0x56fd3ee2, 0xa2b59931, 0x365116a0, 0xa3319448, 0x4059dafd, + 0xff8a2cbf, 0x0b8bfe6d, 0x65342f9d, 0x780bb252, 0x7a154a00, 0xae6ef380, 0x87697686, 0x01ad6d3d, 0x05926888, + 0xbf6ee225, 0x265f84b0, 0x12306a19, 0xecca09d7, 0x74520cc1, 0x563febc3, 0xa63c7bb3, 0x9f6544e2, 0x12b8b600, + 0xfe732cd3, 0xdd26d7f8, 0x83265586, 0x84df6807, 0xbff87670, 0xd8794e4d, 0xbc19f150, 0x3f8e61ac, 0x49fdceec, + 0x902b2ef6, 0x24c38e4a, 0x101dd0be, 0x99cd6c13, 0x481fc741, 0x82183ef7, 0x35cb76b8, 0x1fd1a656, 0xb5e46bae, + 0xbb89f5f4, 0x2f2b3911, 0x8a432c62, 0x9cbd050b, 0xfbc9066a, 0x2f38d4ba, 0x84cd912b, 0xa4d84fce, 0x2cf05ff0, + 0x829687bd, 0x899e8ae5, 0x27475cf3, 0xcd1758dc, 0xce35ecf5, 0xa7ef4c62, 0x86f06007, 0x2b8605d7, 0xcf6c7b57, + 0xe22d05d3, 0xe80a1e3d, 0x1911bd49, 0xb56ab843, 0xda834198, 0x7497e924, 0x99abbaad, 0x059cbaa2, 0x6d0367aa, + 0xce047282, 0x0dd67cd3, 0x432192a2, 0xeb52bcb8, 0x54e2c65d, 0xc743bdee, 0x95b2359b, 0xfa47c24d, 0x1322072a, + 0xc39a1646, 0x61009aee, 0x478aa97b, 0x06c04542, 0xbd5c0151, 0x7c8cc9b3, 0xf6fa3863, 0x07d56680, 0x1edbcd7d, + 0x1d6232be, 0xcedf46c5, 0x34249f0c, 0xd78d9cf0, 0xb45e26e5, 0x494b5140, 0xac08bb9d, 0x3c25d8fe, 0xcaa838c7, + 0x07703e78, 0xf3a23eb4, 0x50028c28, 0x3711e5e5, 0x2ae5e22a, 0x5a040c04, 0x1bddeb1e, 0x5ecfe949, 0x8c1ecc73, + 0xc4c4b291, 0x2ce6c4c2, 0xf63a7992, 0x32bd6fcb, 0xf3a4f1ae, 0xce78225d, 0xa6b13fa6, 0x2fbce716, 0xd7444e8e, + 0x11e8f5d1, 0x3c6a1020, 0x084f0c4a, 0x3e06e786, 0x94fdb81b, 0x2036b031, 0x0c686afa, 0x0d4037a3, 0xc8948656, + 0x5057b039, 0xffb9e6e0, 0xac681fc1, 0xb2ed9467, 0x5bb66ba0, 0xade77074, 0xd3f4c0ad, 0x5df6ce4e, 0x110a8b64, + 0x810d4d72, 0x5ae78216, 0xf8055489, 0xa6581b04, 0x42548116, 0xbe56fc11, 0x4a7805fc, 0xc542a96c, 0x5947ea7a, + 0xdf1114e5, 0x1a9212cf, 0x01b1b2ec, 0xd12f0eb7, 0x46c0771b, 0x30e38601, 0xd8161954, 0x408bc929, 0xcd809f78, + 0xd29ae77f, 0xa9b926b6, 0x34043551, 0xd2fb5680, 0x50be12a2, 0x65451b50, 0x82db6a16, 0x5a020499, 0xfa9b9f88, + 0x0b8627ea, 0xd8b5d8b1, 0xa5529cd2, 0xa0127182, 0xc56ab717, 0x1cf730eb, 0x65419de4, 0xc1838767, 0xc8a85ff6, + 0xc2b5d569, 0x48346010, 0xeee24b63, 0x5b6a6b76, 0x414d17bc, 0x9e11b76d, 0x2d2570f6, 0x26a23051, 0xe0852a6c, + 0xfff5a07a, 0x8811161c, 0x1a075814, 0xfbc480ce, 0x9e3d7b70, 0x898d7192, 0x9334e0ca, 0x85de6f33, 0xb16d5a51, + 0x422418c1, 0x15220d3b, 0x1d5c7552, 0x456d9187, 0xde232186, 0xe1a8f833, 0x595e5bb3, 0xb8c36f2d, 0x4f987a8d, + 0xbe49ffb8, 0xab657853, 0x40a0c522, 0xf7710476, 0xf859a458, 0x491e7e8d, 0x1b9d4f75, 0xb5c9affd, 0x47c51e4d, + 0x9b3a7405, 0x132572dd, 0xda5d006a, 0x2bc721c5, 0x675a11ce, 0xf2c7ec9e, 0x44919b2e, 0x626a9396, 0x9fd165ed, + 0x5b265cea, 0x26cce398, 0x952ca1fa, 0x86be4d62, 0x751f350f, 0x6a6816ad, 0xb99d2576, 0x2f3214a6, 0x9a150127, + 0x1112c340, 0x0b925422, 0xafdfc749, 0x804c7ef2, 0xea06f047, 0xb2e2a76a, 0x3a7e9625, 0xb9f967be, 0xac44a38d, + 0xee5774aa, 0x049ad3ce, 0xd19a60e4, 0x89e7577b, 0x06e4cfc0, 0x5024a761, 0x6cffbed6, 0x8a47bc4c, 0x00d33a02, + 0x46e39ad3, 0x82b267a2, 0xf35e6f09, 0xdaeeb428, 0xfc46ee2d, 0x9b200b4c, 0x95a2274c, 0x9d53abb6, 0x0fad0e9b, + 0x408e5a83, 0x90a374ba, 0xd84bdcdd, 0xde97dcf6, 0x6a4ab283, 0xfc3f4337, 0xb9c17af5, 0x4084870c, 0xba5e3aa2, + 0x0663801e, 0xff6a506e, 0x88b4c458, 0x6da3a9f5, 0x5d37be6e, 0x684efc43, 0xf1cc6a2d, 0xeaf0c28e, 0xf2b5e145, + 0x788e7680, 0x36973c9e, 0xa4e2768b, 0xdf98ef55, 0x95d04b68, 0x48ae2d49, 0xe3342c4d, 0xaf94c102, 0x63884388, + 0x5fdd623b, 0x0dff7067, 0xa5595ba0, 0xa3217c54, 0x77068320, 0x6710279f, 0xbcedc90f, 0x774e5c10, 0x51f57570, + 0x34a44355, 0xc3d786bb, 0xb10b88eb, 0xa0622124, 0xfb3e4514, 0xcaebfcef, 0x4ee7accd, 0xde30e974, 0x3cd1e648, + 0x93eee67b, 0xf0b8042e, 0x18f5e188, 0x7b21094a, 0x6587fc96, 0x6952aae6, 0x4ce7bcfb, 0x55c7b693, 0x1ff35b4c, + 0x320c1223, 0xe0a1cc8a, 0xb58afd7a, 0x237244f4, 0x9e9862ac, 0x275294fb, 0xaee39fda, 0x7486e721, 0xfd05140c, + 0x1b160fc3, 0x781eeadf, 0x514fbb57, 0x48bdd246, 0x7220145f, 0x74c224b0, 0xeea9db1a, 0x42c7a5c2, 0xde5473df, + 0x79d441f8, 0x8dc4e95e, 0x2b6cb258, 0x5e7ea791, 0x889206b2, 0x32b4a9c8, 0x1773aefc, 0x9bfa06cc, 0x8058374a, + 0x710fb5a2, 0xdd7e5f50, 0x595b45a1, 0x63831d0c, 0x3c5eab6d, 0x1e643b4a, 0xe7b05527, 0x4ce19761, 0x6bd9ec95, + 0xd5cf03a2, 0x2da61dc7, 0x40903b6e, 0x3457c802, 0x4be7540a, 0x2d385d6f, 0xe190e82e, 0xc6066c7b, 0xbd74c362, + 0x01bfc7a8, 0xdc9bfdf1, 0x5ceff0bf, 0x255d62bd, 0x9f7e71eb, 0xb29f1677, 0xbe261432, 0xe472c406, 0xf810d816, + 0x74b90c76, 0x3e3cddb1, 0xa7321d66, 0x1059da4b, 0x27353b1d, 0x084c4605, 0x4ddd1b3e, 0x6e0c0fe6, 0x29e7fe4b, + 0x051f14c6, 0xbbac03e8, 0xbcd07065, 0x4d6b6248, 0x409f8270, 0x9150fb5b, 0x338d9597, 0xeeb954fe, 0xc764666c, + 0x6b74fd87, 0xcce418d8, 0xc5cbcf8d, 0xafbb0b46, 0x2c5ffc17, 0xd54d5177, 0x794304a5, 0x9a48d736, 0x86b34679, + 0x431c2a15, 0x9aef854d, 0xd6544840, 0xa197ffa6, 0x7b70d13f, 0xe0bf3701, 0xeb5674c9, 0x8c4070bd, 0xbad89407, + 0x4de56223, 0x50b8ece0, 0x315351cc, 0xe1146304, 0x6474a828, 0x76be4e2e, 0xdd8566f9, 0x2afad76e, 0x6bf8b426, + 0x327d9e6b, 0x92375249, 0xaad9e218, 0xe50d429f, 0xdc4adb54, 0x2e6ddd76, 0x8960e9af, 0x4a24afb3, 0xcc4a5adb, + 0x1cdea009, 0x23070d5c, 0x761e4271, 0xd58185d3, 0xa405f8ac, 0x7c276412, 0x3f8bfc53, 0x233b3d14, 0x15c59283, + 0xa2b36815, 0x355ec54f, 0x2a0886e0, 0x2791ef9e, 0x317a327c, 0xb467950e, 0x8b4bc99c, 0x5ebd0767, 0x30282c67, + 0x37422a8e, 0x1c1a7389, 0x2c1fc0bd, 0x242be654, 0x1366bf36, 0x72e8399a, 0x57675864, 0x36aa608c, 0x06b3e973, + 0x855b3063, 0x2cc25698, 0x30b01aef, 0x028f9ff8, 0x9f499388, 0x1c211376, 0xb9d05aae, 0x3285d55e, 0x7194a5c5, + 0xa59e97bf, 0xc8b95d6f, 0x4fdc53ec, 0xa310d354, 0xf8f77408, 0x4692fc1e, 0xc255a69c, 0x5cdc9711, 0xff7af327, + 0x944ed487, 0x0ea3cb75, 0xd11eb3fc, 0xea33dbc1, 0x3a4e1049, 0x0f29ef9b, 0x2f252dd6, 0x7961b716, 0x2d52610e, + 0xa8dbded9, 0xa8458833, 0x2d6f6300, 0xb4dbd718, 0xe26d05f3, 0xddb62c95, 0x4f09d53d, 0xcd4ef484, 0xb4902169, + 0x398963a1, 0x8039d0e3, 0xa699ddbb, 0x9a4c7d61, 0xe9cb7f0d, 0xaf2aeca2, 0xee258866, 0x4748c32a, 0x02868672, + 0xe73ccf6c, 0x43414473, 0x17ed8d2e, 0xcc2137ac, 0x56d97dd0, 0xc334fd9d, 0x28ab3dde, 0x32a5e8d6, 0x40c7b07b, + 0x6905393c, 0xaad86b86, 0x84ff3b56, 0xbcb66b62, 0x1f8d3561, 0xf2d75a0e, 0xb90447c1, 0x08911881, 0xd7519cc7, + 0xead5ca45, 0x3314ef86, 0xdeacf62f, 0xbdd0cfa7, 0x66e43c28, 0x12d5051c, 0xade5804b, 0x5276c587, 0x039e8846, + 0x0fd5f96c, 0x648a584e, 0x8fa5a2a0, 0xfe7ab35f, 0x3b15c7cf, 0x7c37cc2f, 0x2df17f56, 0x08f0ae17, 0x76e33606, + 0x832beff3, 0xe4be8344, 0xcbe48e8b, 0x4bc458e4, 0x7a8d463d, 0x192eec15, 0xac520d17, 0x251a17f2, 0x72bfdc5a, + 0xfe77d3f9, 0x7ace7dbc, 0xd6b8b804, 0x42797bcf, 0x7d44da2c, 0xe6d29184, 0xe2f1b47e, 0x7929a8d7, 0x8bcdab5e, + 0x0415d7d2, 0xd0e1cc58, 0xeb48f3e0, 0xa6a14e26, 0x299d2881, 0x5cdd9f0c, 0xb95e07e3, 0x480cd471, 0x48f5a9d5, + 0x88608b57, 0x9b608746, 0x2c6047eb, 0x07eb6c0f, 0x438fa2e3, 0x5be69b33, 0x72b2b2ed, 0x310ed823, 0x0f821ed3, + 0xd219c9e5, 0x855c0a18, 0x7af0bdc9, 0x8334849d, 0x8d6d440a, 0x66342c95, 0xb5b0bc8d, 0x6d609005, 0x2b92b97d, + 0x6a4f5e28, 0xa629e728, 0x6af64954, 0xae737e56, 0x5577b158, 0x2c3b9ac8, 0xa1791f69, 0x7cc6be57, 0xf9b86b2c, + 0x05569087, 0xf941c582, 0xcdd05f76, 0x3475b09e, 0x9315f1c9, 0xbfb2ddb1, 0x27eb8ef2, 0xdf4afe19, 0x71a46fd2, + 0x0b4c648b, 0x89fa97cd, 0x09908bee, 0xb6826440, 0xb5fd0660, 0xb2bb5489, 0x7ddb5eb1, 0xd8192fbf, 0x99b6937c, + 0x0d13699f, 0x266e826a, 0xc3e74434, 0x9220a006, 0x558a93f2, 0x150d9202, 0x190943b3, 0x1dafcf11, 0x89f41eeb, + 0x5dcf61fb, 0x1974e674, 0x69f10a08, 0x9af138bb, 0x6f2e8fa9, 0xcb6f110f, 0xc3752f51, 0x1fbc3001, 0xeb6aa4a0, + 0xa3bad8b1, 0xa465c0c4, 0x6bde35c2, 0xbb77f0fb, 0xc55c0350, 0xc5224198, 0xd63cd846, 0xf07cc6e2, 0xa388d467, + 0xf02cd48c, 0x587a159e, 0xb4268b1c, 0x6995d86a, 0x96a64ee9, 0x6dbb22bb, 0x9a0636cf, 0x26ee3225, 0xa16732f7, + 0x88b0e918, 0xd8aade59, 0x856762fb, 0x5f6e63ac, 0x92e233ff, 0x0b531ed3, 0x9a8cfa6a, 0x53b3be76, 0xe1c80acc, + 0x75b82f2e, 0xb1adaf98, 0xe76018c8, 0x920a94b6, 0x1aee0b48, 0xa951a8e9, 0xe5fc868d, 0x072f55c6, 0x23ae35a3, + 0x3512d9b6, 0x8ec5dab7, 0xccf92ee9, 0xd02bb9a4, 0x0f1608cf, 0x8db82f1d, 0x053728c0, 0xed7abf92, 0xa13e3144, + 0xe558fc04, 0x3df2b309, 0xe792e9ca, 0xac985393, 0x0afd8dff, 0x86d56f65, 0xaad51823, 0x2ef669e4, 0x012cdbe8, + 0x719dadc4, 0x474c4326, 0x648a7de5, 0x763548e9, 0xe2273c34, 0x58987641, 0xcec0ca3f, 0xf2cba75d, 0xd637b1d5, + 0xd58e8833, 0x08dcc16c, 0x3fdf11f4, 0x76bacd97, 0xf0a58787, 0xc197198c, 0x8a11f6af, 0x2f3e6859, 0x8ce7322e, + 0x91ece500, 0x8a9ca749, 0xe59622c1, 0x05f574fb, 0xd1969d64, 0x69a72f1f, 0x06090b51, 0x0cac305f, 0x7cc987ad, + 0x04da4997, 0x5576b5cb, 0x859c8ee4, 0x1e7eaa08, 0x16c0a9a7, 0x4fbe8a0c, 0x13b62e78, 0xee63e4d1, 0xfa55aa0e, + 0x05b83a34, 0xf31e0b9a, 0x8b512efb, 0xf1ac8668, 0xc425216b, 0x73cb93b8, 0x0e26b272, 0x8fac8955, 0xb8fe4374, + 0xcc101d6f, 0xae78b24a, 0x4501e888, 0x8a568802, 0xbadb9662, 0x23464924, 0x5f0687ed, 0xb72abf06, 0x38fd1def, + 0x45b3c778, 0x2ee0c167, 0xae8a0325, 0x3ec44d27, 0x1d762262, 0x9857ebaf, 0x7686bd44, 0x106068fd, 0x1342c1c3, + 0x39126f3f, 0xc0d59583, 0x518ab36e, 0xff4fb536, 0x4c947dbb, 0xe971607e, 0xc1a3b30a, 0xe46fd0f3, 0x22b2300e, + 0x0fdc252d, 0x3f93e617, 0xa17f3ff5, 0x07d3f2b4, 0x88a22c18, 0x4484bd93, 0xe2352147, 0x425d8434, 0x8557f5f8, + 0xf7b03565, 0xf77724d3, 0x7f7c3520, 0x89a8d1f9, 0xe2775a3b, 0x80276e89, 0xfe782431, 0x8b0b36b4, 0x52803dc6, + 0x2b295093, 0xdfd8788b, 0x76b31f00, 0x190f23fa, 0x62e02d40, 0xd41ccf50, 0xb8a759cd, 0x5a1fd7f2, 0x70587e1f, + 0x421cc34a, 0xa87d456a, 0x430a57dd, 0x97c2effb, 0xa067b324, 0x19a290af, 0xd17c3e58, 0xb1f8c324, 0x7122b845, + 0x014c4691, 0x9d21bff9, 0x88e296e8, 0x71904652, 0xc98a78d3, 0xf2dfa5b1, 0x5aa4c976, 0xf7328e6e, 0x522ccd1c, + 0x13282c62, 0x9b3b1085, 0xa7d36127, 0xb430a245, 0x3c4e8a82, 0x5e4fce80, 0x7cb9ab69, 0x6d68b05c, 0xc29fce36, + 0x69ebb6d6, 0x82026956, 0x48ee0110, 0x043749df, 0xe13d14f2, 0x30ea0039, 0x0618ffcb, 0xdfb99727, 0x335a5d86, + 0x0214c2f7, 0xda8e4db5, 0x28fa7f7a, 0xbfb519af, 0xa4af40cb, 0xaae47da2, 0xcffb3857, 0x7c615aab, 0xed88d73f, + 0x93f711f0, 0xef66ecba, 0xfc7098e8, 0xdcb1eaca, 0xd8acafdf, 0xad518adf, 0x5bae53f8, 0x152c799d, 0xd0dbc666, + 0x0e5c6e8b, 0xfc8b87d8, 0xe689933b, 0x57eddbbc, 0xf8276e1f, 0xc7029b4b, 0xdf0a3154, 0xc771d9a5, 0xa4f9275c, + 0xb20775e4, 0xc249a4fb, 0xa797d9a5, 0x7480be23, 0xa14d4411, 0x1fe4cafc, 0xbc40f499, 0x2a2a3ec7, 0x889abac8, + 0xcd657ff5, 0x93199e56, 0x329a49d4, 0x1ea328e1, 0x6e0ce2f6, 0xd0a13c8f, 0xe78cca24, 0x2583fde5, 0xfacd875b, + 0x5d94bdfb, 0x962b9d7d, 0x85d667cf, 0x62092a4f, 0x2e59bbc8, 0x632f32b3, 0x3b8a6fc0, 0x7657f14d, 0x321f6488, + 0xe4954fd4, 0x68ae22af, 0xcbe98dcd, 0x39487c31, 0xeca007f0, 0xe31b1dad, 0x34297c7a, 0x3012b220, 0x4ca4f159, + 0xbcbe5e46, 0x43a3c7c8, 0x6a0c3de0, 0xbc832eba, 0xa1d4a52b, 0x2525f987, 0x62fc5791, 0xc72ef9ca, 0x3fc020ab, + 0xa394d7b8, 0xc17a1b34, 0x4bebfa0f, 0x38a7c1e3, 0x3774ebfb, 0xe0d6e78b, 0x6e573224, 0x34cf5baa, 0x832be8a7, + 0x62669f03, 0x9fb16cf9, 0xdfd3f0de, 0x3fa1f874, 0x19986cf4, 0xcebd98f6, 0xe4293a78, 0x0c7ea664, 0x2431da91, + 0x103fb2ed, 0x0e3cdf80, 0x0627696b, 0x8fd6e3f6, 0xcabdb1e4, 0xbb72ab32, 0x96bf9277, 0xccc0941f, 0x7eb144d9, + 0xd0557605, 0xa204e602, 0xb96f9141, 0xc9ced197, 0x9dad1d00, 0xfac419fb, 0xf53eda88, 0xd2cd279f, 0xfd1483c7, + 0x9219ca86, 0x335bb08a, 0xd058a8ea, 0x05285b66, 0x528bd19e, 0x95ac5431, 0xb192c529, 0x9a7d6d62, 0x1b554e9c, + 0x67920f7a, 0x6edaf80f, 0x66ef5615, 0x32cd80d6, 0xbe68ff1d, 0xe4fdb5b0, 0x3b80c86d, 0x3e8b5f63, 0xeb1bc898, + 0xa47618e3, 0xd54024aa, 0xd6c4648c, 0x8b5fc8c0, 0x90741240, 0xd5733a1d, 0x0d040d49, 0x90a1f9a7, 0xae10a3ac, + 0xde8fa914, 0x35337d58, 0x1eac2bf2, 0x893c2c83, 0x705327ff, 0xc77bf252, 0xffcd8036, 0xf10f86d2, 0xa53220a2, + 0x37a746c5, 0x1d7795c8, 0x6b0325c6, 0xf20eb5d0, 0x6ea8f146, 0xc67222d2, 0x40d8aff4, 0x7d73ac4c, 0x6a0ce05e, + 0xd7f25aac, 0xa327d7f9, 0x99cf76e4, 0x2aa02ab2, 0x4841e140, 0x254604cb, 0xd0e5ea23, 0x46edbd18, 0x4c391a17, + 0xec395245, 0x7760763e, 0x9764b2a3, 0x7181c5e4, 0x0c28d20c, 0x48763411, 0x4b6f2f9d, 0x1a5e03f6, 0xd33fa700, + 0x22036b54, 0x448cf9f5, 0x77873138, 0x92e682b0, 0xf57fcad0, 0x75a2f463, 0x5538e33d, 0x50de977b, 0xbe0ef22e, + 0x5b071e47, 0x9f4ecd0c, 0x50d9192a, 0xacc5c3cb, 0x20dab14a, 0xfc7516af, 0xb24b3001, 0xe5240b7e, 0xe9ca42d9, + 0x05c36af7, 0xf21f65c7, 0x61e2f1d1, 0x0c68f408, 0x9496fc8f, 0x77e91fb5, 0xe042eda7, 0x144251ad, 0xc7c1c248, + 0x9d79a630, 0x76b209ac, 0x58989e91, 0xf32d9c7b, 0x65d26f81, 0xd532a614, 0x517fa07f, 0xbbdfa9fa, 0x638aa012, + 0xa7716513, 0xb1cad7b8, 0x6f5d6d99, 0xe8016bde, 0xd8731ee8, 0xcee12c83, 0x683d3685, 0x4af58943, 0x7877b5f0, + 0xf3e3dc42, 0xfe144468, 0x4bdf7b18, 0x48b7f9c1, 0x667948c4, 0x158f9a51, 0x96a2e43d, 0xb51ad49a, 0x1bea6c86, + 0xfffe6004, 0x38cf9620, 0xa9a7cbd0, 0x51e8d293, 0x56f11ef0, 0x70c3268e, 0x878fe552, 0x7868f891, 0x211256f5, + 0x51734062, 0xc37e5e6e, 0x3b278249, 0x462d639c, 0xe7fc54a6, 0xb9aa0bdb, 0x2b5671fb, 0xa6ced401, 0x944c6095, + 0x7cfede9c, 0xca00df0d, 0x41c53ba0, 0xbfd50d55, 0xbf2ecbd4, 0x487ca3dd, 0x21607e7e, 0xd9ab1ef6, 0xe628c2be, + 0x7896bdb0, 0x17677207, 0xc2a84511, 0x4762e1a0, 0xd2a46f82, 0xdf134e20, 0xb6c57018, 0x48d7067a, 0xaca46214, + 0x84747519, 0xd38d3d90, 0x4aefde2c, 0x62e20792, 0x9e14d66d, 0x125f0daf, 0x0bc0f929, 0x505471f7, 0xe5b4f97d, + 0xbdb2797c, 0x713c086a, 0x76b5bc78, 0xd4c16c8c, 0x03eb8787, 0x3b14e5be, 0xbb5ce24b, 0xa1be371d, 0xa7432dec, + 0xdbf07011, 0xf88753ff, 0x006f1ca8, 0xacf320ee, 0x6bf1c9f5, 0x8bc16a8c, 0xecc8bb50, 0xfc5ec35a, 0x230695b1, + 0x56486b01, 0xbb47227f, 0xe1dafad7, 0x40672686, 0x8909846b, 0xf99980b7, 0x26189ee9, 0x1383eacb, 0x3736506a, + 0x2d247c6b, 0x8bc8325e, 0x7928246e, 0x3e0b71f0, 0x68c860ea, 0x11716b60, 0x4b876a11, 0x8a19ad3a, 0xb9b20e02, + 0x77b7b5b8, 0xb36bd02d, 0x4cec70d1, 0x73aacca1, 0x4b1d2ca1, 0xb58d7691, 0x8b4c3f52, 0xf1c3bd58, 0xb33098da, + 0xc2a2241d, 0x04cb382c, 0x80d4c1d7, 0x088a2c01, 0x24470574, 0xb119de03, 0xfa869fa9, 0xff0646bd, 0x7acac8bf, + 0x64666d62, 0xf8eef6ff, 0x0239de47, 0x5ab1159b, 0xf284e766, 0x3f06a7ef, 0x85a2aa24, 0x08add9d0, 0xf0479060, + 0xbf124fea, 0x6c78b096, 0x077d1741, 0x22959943, 0x9c9f74a8, 0x2f8b1670, 0x84e43037, 0x414e0629, 0xfab9b57c, + 0x1af8bf6b, 0xfb3cd9e2, 0x208fef77, 0xbe4cd23e, 0xc8dc2155, 0x2340041e, 0x213581ba, 0x06f9d04a, 0xb1eed558, + 0xb39dacb6, 0x93babc57, 0xb32b4992, 0xe9f98f2a, 0x2de6a463, 0x0802d307, 0x18a5cf21, 0x38d09e65, 0x6486d6b5, + 0xdf3eb868, 0x14b42b99, 0x5dee5b45, 0x640d7e72, 0xc4a086d0, 0x3de1fa09, 0xc30c20f5, 0x8c5d5a71, 0x18aaff49, + 0xe588d7ca, 0xbaaab89c, 0x395688a9, 0xa67012d3, 0x2e7532fc, 0x56e648d9, 0x3c91b5d2, 0xc38f1a3e, 0x66bee8b7, + 0x34343a99, 0xc33f49d3, 0x117e4ca6, 0xb8d9947d, 0x2d88cecd, 0x78437860, 0xce5c61d5, 0xdeee78e2, 0x0232d685, + 0x52922b45, 0xaa3718a4, 0xa8fd8e7d, 0x9e057d1a, 0x5b295114, 0xa6f32e3b, 0x26b54ce2, 0x4e13ac09, 0x2fa0433e, + 0x582c3973, 0x38ee9053, 0x2729fc28, 0xf5e38da4, 0x59e22f2a, 0x90cd9452, 0x2548be3e, 0x647e8248, 0x136cfe9e, + 0x74a23ca0, 0xc2d8ba26, 0x9038f371, 0x41ff7a82, 0x6957bd41, 0xea709ba0, 0x02bd2293, 0x83aeaa99, 0x8e54e8df, + 0xf7b7c871, 0x394c8a4a, 0xffd22a6a, 0x29377ffe, 0x8137c563, 0x212cd94f, 0x7e7242e4, 0xc1d9c7d2, 0x7f9d45ff, + 0x586008e7, 0x300b3ae3, 0xdc85d2a2, 0x76f8fd12, 0x9c4be539, 0xef03472a, 0x20801e55, 0x8a62f076, 0x90849376, + 0xcc24203a, 0xf2aee89a, 0xa5b38cd2, 0xf7ebe7ca, 0x9fca59d2, 0xfee83ba7, 0x5621ee10, 0xcfa90d72, 0x9f1399d0, + 0xc3e39695, 0x75780e08, 0xcac73d45, 0x9d3f2f8b, 0x221a2daa, 0xe182a8d1, 0xf9181e71, 0x50f204eb, 0x2eab3c2c, + 0x63d1ad07, 0xc9ed328a, 0x983e7b57, 0x083d63c4, 0x4f734d4c, 0xb67616be, 0xf930ba4c, 0xb330bc03, 0xa3f06757, + 0x0c41ccdf, 0x5fb6ee40, 0xb112dd3e, 0x83f11b36, 0xe7784f6e, 0xfa80e3c6, 0x35f1bc74, 0x50090492, 0x1265188f, + 0x6e9fa755, 0x6f4d51f7, 0x66374be7, 0xb6199976, 0x1281ae6b, 0x20372345, 0x1b017a74, 0x082ae93e, 0xe9795454, + 0x026fd2e2, 0xfbb89142, 0xa30deb68, 0x75e7640f, 0xbe3db876, 0x4fc1122a, 0xba27bf37, 0x9ef845ae, 0x853d7e60, + 0x914d93f7, 0x69432a66, 0x7b3eae69, 0xd7335c37, 0x68971616, 0x10e12558, 0x90cf62a1, 0xd7ba05ca, 0x8dbcc199, + 0x7e2dceda, 0xc1b947b0, 0xb86f4a27, 0xa6c64859, 0x9e95f740, 0xc81e6909, 0x8cf1b1d5, 0x57d28ab0, 0xbea22f13, + 0xe014ee63, 0x5ea75e8f, 0x0dc510df, 0x3d866549, 0x86517f1c, 0xa9684d17, 0x1098542a, 0xcd643137, 0xe8b0a671, + 0xf4ef4c86, 0x27c0653e, 0x6a9c70b4, 0xb29940c3, 0xed3b07c1, 0xc3a0f727, 0x2a309702, 0xaf455416, 0x0190715e, + 0x09038fa3, 0xaef3afa9, 0xc8163469, 0x3917e195, 0x60324de9, 0x2fab179e, 0xf4bd0fe1, 0x950ed058, 0x0d24bdee, + 0x09bb1b7b, 0xf9152f8d, 0x47bae1b2, 0x64e6d9da, 0xb06a2f52, 0xea3afa70, 0xf220532e, 0x0aca8ab7, 0x7336a4ea, + 0xfe14ef52, 0x3b3ff33b, 0x7d096ffe, 0x082ffbb7, 0x1be9e875, 0x5a5dd60d, 0x60977044, 0xec563b18, 0xa54a3179, + 0xa30a9638, 0xe98940e2, 0xde482099, 0x4f576e7e, 0xfb123ed9, 0x1bef977c, 0x8d8c658f, 0xb588b770, 0x3c8a9130, + 0x03eb0950, 0xf250ac1e, 0x9d410ec7, 0x6379d966, 0xb76e2279, 0x4748fe57, 0x8757ca64, 0x92d5f5dd, 0x7f69b318, + 0x3ae90dbd, 0xc1a7f38e, 0x0e959ac7, 0xc3127799, 0x557ec15b, 0x87cd1197, 0x5477c323, 0x13e1a6da, 0x81f27e17, + 0xfb8c9c60, 0x462d297e, 0xca76c9a0, 0x3a7bf8ee, 0x833c2acc, 0x6df6fd09, 0x0def8af7, 0x56a87536, 0x4028ca4c, + 0xc611bf05, 0xd8d3ddfa, 0x769ac429, 0xe119afa7, 0x51c1a656, 0x613954b8, 0x3e1e4575, 0x274f05df, 0xa9b0d89b, + 0x4637073d, 0xe1dc3bb3, 0x2b38e1d4, 0x97c64361, 0x8cbe01ec, 0xba5326f9, 0x2b79bae2, 0xc2d36094, 0x9493f2ca, + 0x88c1c20e, 0x857c2749, 0x6f4e1712, 0x66142e04, 0x5dcccaec, 0xe7cd073b, 0x22943f12, 0xcaea134f, 0xfe335ec7, + 0x47e26af9, 0x045213d5, 0x5d1820ff, 0x4d2157ac, 0x7da3fa03, 0x4542eec7, 0x369b5aef, 0x88b41e11, 0xb4c81bf6, + 0x76bb589d, 0xd705fbc0, 0x4b2bd5cf, 0xe7b033ff, 0x402123c3, 0x8e705b79, 0x7adf93dd, 0xe168e4b8, 0x7a312743, + 0xfcf94e59, 0x9658629c, 0xc39ab1c4, 0xe8e83428, 0x26daf3ce, 0x9e3dd308, 0xaf4c7df1, 0xbe4021aa, 0x352d8c82, + 0x32a8f69c, 0x740a2962, 0xec560434, 0x83924a0b, 0xa137fdcc, 0x9ed79c12, 0xd38117e5, 0x5829b3b1, 0xf95e1561, + 0x8ac5ae33, 0xe529b6ea, 0x984494d0, 0xbed83bdd, 0x7ae8406b, 0x0b932d11, 0x17e06ae7, 0x28169860, 0xc6b6f9f4, + 0xaecf55ba, 0x95763bc9, 0xab2b805b, 0x2a30710c, 0x817c833f, 0x03d1596b, 0x5bee8cc1, 0xea9f7ebb, 0x57e5950d, + 0xb670ecac, 0x2cc81011, 0x6da0bcbf, 0x8a557783, 0x3e328d13, 0xf7dd225f, 0xcef189bb, 0x0776ca2d, 0x2f01b2fb, + 0x3c4f93fa, 0xe630030e, 0x97efc7c0, 0xb18df001, 0x2fb0ce41, 0xae4a50b7, 0xd9fb5ecc, 0x92209419, 0xdd38d1e7, + 0x500956f4, 0xd4a70f63, 0x5d7c9ace, 0x651ec63b, 0x6ae33489, 0xdc548261, 0xcd8f9a0e, 0x0e7c1e0b, 0x7f3f529e, + 0x68eee0b0, 0xa01a590a, 0xf0bafcd2, 0xa3148e02, 0xd9a0626f, 0x4ef7da9b, 0xa06c3e97, 0xd4795a28, 0x8659b9e3, + 0x531da00f, 0x6f39782d, 0xc759e39c, 0x09d23cf2, 0xb79d7879, 0xffe0a47d, 0x0e71b788, 0xa096f563, 0xe67bb1a5, + 0x78ee3262, 0xd9df609b, 0x8095a896, 0xbfb766a8, 0x8bfda125, 0x7c7c88ff, 0x9530d321, 0x8eec92dc, 0xa279f7b7, + 0x27c10ff0, 0x3ec34751, 0x7101d3b9, 0xc3020b3e, 0x06627708, 0x95f08026, 0x7e5c282d, 0xc195442f, 0x647b6bdb, + 0xfb96bbb3, 0xefe4aac1, 0xbed5d875, 0xcec7bd9d, 0x4450857a, 0xcef6f7f0, 0x1ba66da6, 0xc9e37dd6, 0x8b255f66, + 0xd8c751c6, 0x3fde1dcf, 0x1863cb3e, 0x53dacc11, 0xf95a171d, 0x10e900f0, 0xb9e37c52, 0x9c9ca3f7, 0x5455b910, + 0x8664d457, 0xb20cfb05, 0xd9cf9783, 0xb4c8334d, 0x9d0bca9c, 0x513211de, 0x9a397e5f, 0x24be6d0c, 0xa06afb1f, + 0xf5623dda, 0x803e5992, 0x92a9a61e, 0x5e31dca5, 0x28b37e1d, 0xf29f7ae7, 0x99b5c35e, 0x2c527c6c, 0x13638b61, + 0xd0754868, 0x45ca8bf7, 0x26c17032, 0x593cc220, 0x3055ef42, 0x4bbcb58e, 0xe4304ed3, 0x61c4523e, 0x570e98b7, + 0x586661b3, 0xde5ac3af, 0xb640c7b2, 0xa50c8a6a, 0x3ca74a4b, 0x9cb22d16, 0xe789867b, 0xb719d1eb, 0xff192bca, + 0xe63a7aff, 0xad563bf1, 0xc9f904e7, 0x2285faa9, 0xa7998eb1, 0x1987d0f5, 0xc630f2d2, 0x364e2fe6, 0x1fce4f03, + 0x57d405b5, 0x3279a0f2, 0xc7573bac, 0x4243c194, 0xf7c03986, 0x2a0f1aa3, 0x71f2f3f1, 0x5c02e585, 0x91f67388, + 0x48172335, 0x86cd0048, 0x7d92296e, 0x11a45cb2, 0x760082eb, 0xb55bc810, 0x9cb91c40, 0xce7f0a87, 0x77537e73, + 0x7e2924c0, 0xe2aa6d29, 0x04ee0ed1, 0x3c89a44b, 0x6db2daff, 0x6fdca923, 0x3749bb83, 0xd73d2e37, 0xc7d45a9f, + 0xdd3edde6, 0x7fe60f00, 0x17354a42, 0xd727ea3e, 0xdd9a3fae, 0x4a5448ec, 0xa3fd1c2e, 0xd51b9212, 0x54064ce3, + 0x393f0fb3, 0x8871ac38, 0x4ec8448b, 0x28fa41d3, 0x41c6c7da, 0x47214b30, 0x545ac071, 0x8b26ba9c, 0xd737a103, + 0xb36f1d9b, 0xc5061fba, 0x252f9679, 0xad339f0e, 0xce26729e, 0x8f0e3448, 0x473c113c, 0xd7b06762, 0x4dda0fae, + 0xbef9414e, 0xf728b570, 0x54898c76, 0xb49a748a, 0x9ae7fc59, 0x353eed81, 0x8562d18f, 0x7333fcb3, 0x1f458dca, + 0xe8e1b271, 0x792911a7, 0xaeab5f6e, 0xe0852fbf, 0x5fad0a36, 0xffceb9fa, 0xdb0f250a, 0x50098eb5, 0x3b47c4f3, + 0x8b3cc760, 0x10e8d3f9, 0xb1484f3b, 0xabcd56a5, 0x729aec1a, 0xbe0786b8, 0xcd9e2949, 0xdbed77a6, 0xa137c99a, + 0x93145796, 0xecc5aa3b, 0x64cb2972, 0x830cf577, 0x47b52d5e, 0x712ffb23, 0xb0a48e59, 0x34b4b06a, 0x5a404d43, + 0xcad9ce33, 0xb63f8d3f, 0x340ec3fd, 0xb5973a4d, 0xadb894ae, 0x19d0d4e6, 0xe61b13f3, 0x9ebb630d, 0x2e0df2a5, + 0xf24724c9, 0xabd2beee, 0xe006b59b, 0xc97656d9, 0x852128cc, 0xcfe49986, 0x703ccf52, 0x73f73df8, 0x34cf0007, + 0xaa1273b2, 0xce30890d, 0xc1c089a2, 0xc86a62e5, 0x5b225e8e, 0xb0b06405, 0x24755fbc, 0x30ddef34, 0x401a4708, + 0x98de766d, 0x3c6a133d, 0xf4b8165a, 0x0c32e1a5, 0xb014b8fa, 0x6882ae80, 0xa3d6bd8f, 0xff0a4e8b, 0x507162fb, + 0x00da2217, 0xab96c328, 0xf8bfb2cf, 0x1e49053e, 0x3327bc6f, 0xb5c3368a, 0xba97922f, 0x76abe68d, 0x7781c30f, + 0x9d2df558, 0x4f47249a, 0xf4a3eb32, 0xd836460f, 0xb22468dd, 0xbfe9aba1, 0xb9a9c2af, 0x3977ae67, 0x8ff23abc, + 0x40867314, 0x60b862a4, 0x6b4d2bee, 0x146a7167, 0x1d11cefd, 0x03cbad3a, 0xb4fbd77c, 0x0b71a3dc, 0xd785a414, + 0xa642d656, 0xbe57a080, 0x2cb6ce84, 0x2df8a81d, 0xa0729db7, 0x61c06bb7, 0x8e7c938f, 0x339a1cd5, 0x2ba95dd8, + 0x12a0c00c, 0x5d9ce822, 0x907fad77, 0xee060df1, 0xf9b518df, 0xad9d6d74, 0x17056d9e, 0xa8d2c6c5, 0xaf298a59, + 0xfb2629a6, 0xe149b17a, 0x95d2638e, 0xdf48c44f, 0x6f3abd21, 0x5dbc6993, 0x65530e2f, 0xae423500, 0xc4fbbfeb, + 0xfdd7e176, 0xf39f7468, 0x24900562, 0xc1bca88f, 0x4541c5dd, 0xc434064c, 0x87a08336, 0xc908ef97, 0x7e18c2ee, + 0xf1064e71, 0xa7642622, 0x82b8dc03, 0x7f388420, 0x6e6ac701, 0xaa5a16f0, 0x191f3e8d, 0xac9f33a0, 0x1839bf93, + 0x2d5b93b0, 0xac780d96, 0xf48c29e7, 0x79d71ab0, 0x116abd19, 0x8ce67275, 0x0969e901, 0x7ffc3f3d, 0xd61997fc, + 0x7d6328e8, 0x5a16fe0b, 0xa8a3e303, 0x85454aa4, 0xa0471323, 0xe791cb15, 0x6042580e, 0x515abe54, 0xf6a7808d, + 0xd5e771c4, 0x3d07d8a2, 0xdf406248, 0x8da133db, 0xac1892fa, 0x4e8ea890, 0xdbe250c8, 0x1d68caa2, 0x410da178, + 0x3ddacf39, 0x6f81f884, 0xac4a35a1, 0xd84581db, 0xc11be06c, 0xc5f9ecad, 0x1796f0c2, 0x695e40c8, 0x2ca53370, + 0x5693a631, 0x95790b24, 0x964ed2e0, 0x69c51c05, 0x8080dd79, 0x22fc0afa, 0x4f741bc5, 0x1002a92b, 0xb86f4614, + 0xa6e12851, 0x3350c9e7, 0x8a2f2ec9, 0x41c2eaed, 0x07df9d63, 0x447dc144, 0x091c67cb, 0x68e6b110, 0xb702e318, + 0x7eda598b, 0xe191a7c1, 0x4e0ba090, 0x75dcbe98, 0x90b00f04, 0x5b267231, 0xb27f52bf, 0xaf5b2802, 0x38757069, + 0xbaeac964, 0x0b10c27d, 0x5cda3726, 0x8f35cf76, 0x215e5079, 0xf3519ae7, 0x95024bc4, 0x7c35bc04, 0xdcb471fb, + 0xcead1178, 0x285186eb, 0x2434b931, 0x2b55a005, 0xe1962385, 0x2b5ab2ea, 0xfe06bb1c, 0xc116fc54, 0x4821e49d, + 0x1a424cbf, 0x7e572350, 0x757f142a, 0x285973b9, 0xafe7ba16, 0x2f3a73f1, 0x1cde0d33, 0xb945b34c, 0xf6f935ee, + 0x9c6dbe53, 0x4ef886d4, 0xb76cd53f, 0x83be1a04, 0x434e652b, 0x507315da, 0xc4c3d7cc, 0x7bcd6606, 0x434f9fca, + 0x0fe00b49, 0x2a397256, 0xbb52ec89, 0x5c3d05b2, 0x0ab55cf8, 0x03aeaa5f, 0x15da750e, 0x6db7d469, 0x5434248c, + 0x63685c91, 0x900db82d, 0xc8af93a3, 0xc0fac972, 0xd0bcacb4, 0xf06f8360, 0x92b04ce2, 0xf8c6e72d, 0x45997f9f, + 0x4491c99d, 0xc19e0ba6, 0xb3d4efba, 0x7002dc17, 0x5e2e38c8, 0x5e1cdd37, 0x27f96147, 0xb495533f, 0x26449ce3, + 0xfa399425, 0xcf6613e9, 0xc7812398, 0x7bc31d1a, 0xb4a8d5b3, 0x679a2a6d, 0x59c203e2, 0x918147e6, 0x07194fb1, + 0x45f5ac03, 0xc7d5ab8b, 0x63d5f0e4, 0xe6ddf8a7, 0xc77844b7, 0x5aed261d, 0x5fcc4142, 0x75535136, 0xda518c86, + 0x7f0cee9b, 0x951972ec, 0x6a76cb7d, 0x9f5a7760, 0x95ab9216, 0x1e9325dd, 0x8907f8d9, 0xfe8c4fd5, 0xb94faea4, + 0x88afdce8, 0x46376e9d, 0xfe22f3fc, 0x97ea0636, 0xb4ecc54b, 0x738e8f53, 0xd1cacc53, 0x82485ff6, 0x59b7a122, + 0x5bf91593, 0x2f63a0b7, 0x0db68f3c, 0xa3eba1d6, 0x2454568d, 0x690dadf1, 0xda5a560c, 0x13d74317, 0x1d48f01a, + 0xabd3f13b, 0x2834c90d, 0x689e8a2f, 0xa75c2e69, 0x874bb412, 0xfe0e2db3, 0x24d2ee29, 0x9c9ca377, 0x8c5a92b6, + 0x7fa0aa41, 0x5a5f8651, 0x427b1e77, 0x540bb8eb, 0x073a8399, 0xed530c8a, 0x5fed09f0, 0x056b70f2, 0x13b34405, + 0x2a0fad6f, 0x0f362ee9, 0x5d37cb7f, 0x96a64c25, 0xa12922ab, 0x55a6a7b2, 0xe0d5f513, 0x7bd6725f, 0xbfd66228, + 0xcb7df5eb, 0x3e0f4b6f, 0xde596a0f, 0x5e757eb1, 0x6498ae24, 0x52653a62, 0xe9098346, 0xdaa176e3, 0x56fff30a, + 0x7c213b78, 0xc8cd1384, 0x8ff4aebd, 0x7bba66b0, 0xf5ed1cbc, 0xd3d22009, 0x294dd44f, 0x038ddda6, 0x72f5aee5, + 0x3a276c32, 0xd0084b64, 0xa7f1bfd1, 0x6701df88, 0xe78b8d58, 0xbb9166f2, 0x050343d6, 0xdcd9067d, 0x5c32b140, + 0xf170dd4c, 0x3148758d, 0xa74812bd, 0x12880609, 0x16bfda6b, 0x03a8b6f5, 0x9bbdedb3, 0x81dd9dad, 0x76b890cc, + 0x72edd190, 0x5e898110, 0xa85da601, 0xd6900d35, 0x3df2b422, 0xa6fe05a6, 0xb49972b7, 0x5fb262c4, 0xb7c981a8, + 0x0d604346, 0x49270e0e, 0xb5f4818b, 0x3c76e043, 0x929e75cd, 0xe96fba3d, 0xe4b7c54f, 0xec4847f4, 0x6895fa0a, + 0x06a1c192, 0x88850792, 0x6baf6989, 0xdef242d9, 0x60d278fd, 0xb3c77d6d, 0x520f6e60, 0xe65a3bc6, 0x208e8332, + 0x6c615065, 0x035c744b, 0xa8fda3be, 0x3183366b, 0x5eec7c60, 0x39940dfe, 0x17149bbb, 0x86ea7cb6, 0xdb764de4, + 0xe3753fad, 0x6985ff79, 0xf0b5c03c, 0x80475416, 0x9675d549, 0xcb1000af, 0x13e356f6, 0xe2d85167, 0x060c9b4f, + 0x35ebefb2, 0x41796049, 0xa35c6138, 0xc094b827, 0x00307b2f, 0xeabe88d7, 0x4e1656f8, 0x89252918, 0x8fe3e9cd, + 0xa1e88413, 0xfe4206bc, 0x3dea97ad, 0x166d7a76, 0x0166c4a8, 0x2ffa33b8, 0x8744ff76, 0xe4714f2f, 0x9c73b00e, + 0x2fa841fe, 0x07d6d256, 0xf644d0eb, 0x37e8b58e, 0x9027775c, 0x4297fa7c, 0xe98defc7, 0xc51d57ab, 0xad88b4c5, + 0x0761e98d, 0x1e76968c, 0xd025e7e3, 0x79acecbf, 0x2c963fe9, 0x86590b6f, 0xf1096b77, 0x3fe5bc22, 0xef4740f4, + 0x65e4c61f, 0x4a83fffb, 0x53e48e20, 0x3ad102d9, 0x0fb84377, 0x7cba70f6, 0x217a46a3, 0x5443e39a, 0x77b4da59, + 0xfc174021, 0x97959708, 0x852d8afb, 0xa0b36396, 0x570ddb05, 0x284f80b5, 0x502b765b, 0xe84942cc, 0xb770eff9, + 0x6263002a, 0x80019b3f, 0x8cd1ee55, 0x424743d3, 0x2a370b17, 0xa769a94b, 0x7e6503c8, 0x6faf16ce, 0x0891a5bd, + 0x76c25cf2, 0xb468c723, 0xc874162b, 0xf3f7adeb, 0xa9d4c762, 0x9041812b, 0x8fda1bce, 0xcd89bd43, 0x2b4bb46d, + 0x157a9882, 0x7627d408, 0x33e6d895, 0x8f16b4b0, 0x8e1abd26, 0x9f7884e2, 0x7402a8ad, 0xbbb1c7a3, 0xd52e335c, + 0x6f6d18ee, 0xcb6c4b76, 0xb896a407, 0x4538f24f, 0x1f838f07, 0x188f769a, 0x18277848, 0x5e478e03, 0x38533ce2, + 0x74235049, 0xc9eeb7ae, 0x46c4dba0, 0x67093799, 0x9d021c97, 0xe97d67b3, 0x499b43de, 0x25555bb4, 0xda4407eb, + 0x1711816c, 0xf7430816, 0x02460f86, 0x588ca372, 0x4057ecbc, 0xc5095f90, 0x4698e4d6, 0xb5c8f839, 0xf9821ce8, + 0xb57e6ebf, 0x8c254eb0, 0xcd35cd50, 0x67d2be0b, 0x206e16c6, 0xe18770db, 0x2d30c278, 0x4b94e366, 0x51e95ddf, + 0x9a9508c7, 0x379712c4, 0x6f35822e, 0xa4e61552, 0xe1b8b40d, 0xb7c6374e, 0x5af190b8, 0xbd205771, 0xfdc8d9cb, + 0xd29ceade, 0x7792e889, 0xb4d1666c, 0xb5c2ea95, 0xf1363c48, 0x7fd2dba1, 0x7275cccd, 0x23392ec9, 0x060722b1, + 0xc4897c7e, 0x4e0b2580, 0x3cfd7a73, 0xd5a3e393, 0x4fd3357a, 0xaa1f4ade, 0x032583aa, 0x3a3a6baf, 0xb4aa9f25, + 0xc774cf39, 0x41f64470, 0x2947bb9d, 0xeee13965, 0xb735b2df, 0xa9dca530, 0xd851c4b5, 0x28d3e731, 0xfbc11c2c, + 0x7151bcff, 0x64f06d6d, 0x8975a820, 0x028e41c5, 0x5e2f5388, 0x46ceac10, 0x4ee03105, 0xb1759a7e, 0x4db352c5, + 0xa7894144, 0xe2b84fe2, 0x2ee2c5a1, 0xb3cbef83, 0xda82d611, 0x74e22450, 0x62f576f3, 0xba477c46, 0xcbe5310d, + 0x9d7be74c, 0xa34f9fef, 0xb5a9b9a0, 0x5ceb06f3, 0x4174dc19, 0x934bb2cb, 0xb1928eaa, 0x1013e84a, 0xcca6eda1, + 0xfa789d18, 0x0c47e422, 0xd76ea934, 0xe877c68b, 0xe20278cf, 0x8d2f4cb2, 0x6479b8a1, 0x970d9518, 0x940fa1c2, + 0xd204b879, 0xb2854d20, 0xcd189c07, 0x09f2db8f, 0xced16026, 0x45c1c2e1, 0xd9d166dc, 0xffeea3ca, 0x49a7df1d, + 0x410c1b21, 0xd6b1ef63, 0x6c3b31ee, 0x9263442b, 0x4d3ceedd, 0x017fcbd3, 0xac20cc14, 0xb85b39dd, 0xbffa17c9, + 0xdeb565b9, 0xe2201509, 0x4df46247, 0x0b17c39d, 0x9f1cbd5f, 0x301dc9fd, 0xa8104206, 0x71f76596, 0xb67fe62f, + 0x824e1e29, 0x245690ed, 0x4f182b33, 0xbe9d503a, 0xe20a96b8, 0x06262410, 0xb2ec6954, 0x613c52a1, 0x576d7565, + 0xa25aac1d, 0xfeb8651c, 0x067e20f1, 0x539f702c, 0xa23ee4c6, 0xed7772da, 0x15bf3d70, 0x7f87156f, 0x6e454e7c, + 0x5815dc60, 0xa1c036fd, 0x2fadebab, 0x355ccc39, 0xa706ca41, 0x82a27870, 0xcd750e0e, 0x3d7f50e6, 0x2b678d4a, + 0x438317ba, 0x45f16d18, 0xdc901e53, 0x28b79531, 0x812530ca, 0x5ec13d16, 0x71a0a1a0, 0xba3e3342, 0x7037876b, + 0xfe78f808, 0x7e397e1a, 0x75707e0b, 0x13fd5f94, 0x4a6197bc, 0x08a6caa7, 0xbb2e5048, 0x954e7d5b, 0x67a63a74, + 0xd6a41140, 0x6c213a3e, 0xa20e8194, 0x33d0592e, 0xdd80bdc0, 0x47189906, 0xe4ea25fb, 0xcfb1f5c4, 0x10053631, + 0x55682878, 0x3cc9666e, 0xbf0f946a, 0x50af4034, 0xa0b561c7, 0x4caed1f4, 0xe94d38f1, 0xea42590e, 0x62d45a14, + 0x53213783, 0x3799b63b, 0x6d8f019e, 0x1eb48ccc, 0x5344aaa9, 0x7cbe56ee, 0xb9def1bf, 0xce8adec5, 0x33952056, + 0xc6d039c5, 0x053788f9, 0x8d74bca8, 0xbe7d5498, 0x61f005ec, 0xacb65510, 0x71f5a600, 0xa2ce6bad, 0xef2ad802, + 0x7637ddbd, 0x7ea44ce4, 0x935ec57c, 0x57b3e97a, 0xbaaf3010, 0x4e032e5d, 0x2c693263, 0x04c7c32a, 0xb6125053, + 0x75279d04, 0x4a3a3eee, 0x46e73f11, 0xce9988b0, 0xc302a9bc, 0x761fa8a4, 0x36d6a576, 0x3d206445, 0x04470c3f, + 0x1fd35239, 0xfda86395, 0xc3550b4d, 0x9f0c82a2, 0xb08c6d4b, 0xffe45631, 0xd25be98d, 0x1dcd79bd, 0x7bd8a6bf, + 0x2dae31e4, 0xeaed9636, 0x4d460cb7, 0xecfe1caa, 0xdd19505f, 0xe3bbab42, 0xeee08bb8, 0x912f2fec, 0xad448715, + 0xee58053e, 0xbce42f63, 0x852e30d2, 0xf9fa26a5, 0x4f65e06c, 0x731820f2, 0x0a79ddd2, 0x9e3b2675, 0xcb79db88, + 0x0f0060e8, 0x10d581ac, 0x434f9dfb, 0xd4452125, 0x765cca18, 0x20991c1b, 0x64a2c706, 0x2861e1a7, 0x9fe2701c, + 0x0ed3e9fb, 0xf406607b, 0xf5d4243a, 0x657eab08, 0x064dc48f, 0x2d128d9d, 0xbd0c298e, 0xd8dbd748, 0x1fdb387b, + 0x516e94f8, 0xfd0a6fe9, 0xa94d19c6, 0x8e498adc, 0xbd6c825a, 0x134917b0, 0x134ec430, 0x4a9e0cd5, 0xf159065e, + 0x457fb84d, 0x5337fba6, 0xc998b80d, 0x07c4b5ac, 0x10a5bab5, 0xcd8e4ee6, 0xef7d11c4, 0xa6c718cc, 0xe6aa258f, + 0xc4cccc3a, 0xd070fa2c, 0x63faf703, 0x9c0e11ac, 0x48fb56ec, 0x96c8aec1, 0xbf4d2a0d, 0xe468016a, 0x075ba1ba, + 0xedb5a7b1, 0x2cf56a62, 0x830abda7, 0xe1d3edcf, 0x4c2875bd, 0x4a7d98b4, 0x944f9948, 0xa4350e27, 0xe117ea0e, + 0xd172a256, 0xa7a17765, 0x52cee3f8, 0x0b412173, 0xb0aef278, 0x9f6a61f3, 0xf4bd0703, 0xec8ea5b3, 0x036d757e, + 0xa1ee0704, 0x292c823c, 0x005ab03a, 0x335935f2, 0x3bbd1c6d, 0xc08ec8f6, 0x98274126, 0xda1f4cd9, 0xfb401254, + 0xf73ae989, 0x9f949746, 0x4d64d501, 0x42b442b3, 0xcdfa9486, 0x46edfd40, 0x11ea21f8, 0xf20f5702, 0x0e65d9e3, + 0xf42a75ae, 0x9e9e538e, 0x803139de, 0x523d13ac, 0x13474513, 0x0c4f75ec, 0x27cc5ceb, 0x9c4bed26, 0x72531372, + 0x253facf6, 0x03690ee7, 0x8add4d17, 0x022607cf, 0x13eb99f6, 0x931f551c, 0x0b92ba36, 0x7351b37b, 0x148d5c07, + 0xa82dace4, 0x785c35dc, 0xaf750929, 0xb1443ac4, 0xdd1138dc, 0x92b0e180, 0x23abb58c, 0x0fd6954f, 0xb280a525, + 0xcee20bad, 0x58a7a953, 0x801bfcd5, 0x89232d83, 0xf19f9246, 0xb9b30b06, 0x4a05e2db, 0x76ec7feb, 0x879b750c, + 0xd5a3822e, 0x5233d7c3, 0x274ea04a, 0xd049653b, 0xc414a978, 0x7e93cf25, 0x419d5e82, 0x64a53fcc, 0x8ba3ff5b, + 0x9c887e7c, 0x792e2f70, 0xdcdf2c86, 0xcaa1e232, 0x2bf1a2cd, 0xce230f03, 0x218620e2, 0xee98fbdf, 0x87897d24, + 0x4c231931, 0xa17eb4c4, 0x0ec82763, 0x13b35883, 0xc23154db, 0x1e6a4634, 0x382afcf0, 0xb0357dd0, 0xadcd430e, + 0x63de2d05, 0x12e666b4, 0x09a958af, 0x03223fbb, 0xd6345ee4, 0x74d402f5, 0x237119ac, 0x1088c309, 0x700e776e, + 0x89f6df8b, 0xdd38d1e6, 0xeacf7c78, 0x766765aa, 0xbab0ec8e, 0xa2c70075, 0xd0393f4a, 0xfb880b1d, 0x61daf25d, + 0xdf66895a, 0x9aa37207, 0x4537b368, 0x6b6ce888, 0xab03d5a2, 0x7f64674f, 0xb52f38fa, 0xcf85d1bd, 0x702f88ea, + 0xbc4174bd, 0x186dfdee, 0x0e342ba4, 0xc045ff3a, 0x89fee3b1, 0x726e76fc, 0x6739292d, 0x9e047545, 0x7ed94b4e, + 0xf3d89bef, 0x209b2fd6, 0xba20fa41, 0xd851ac74, 0x28da267a, 0xef98dd93, 0x991debfc, 0xaf3d80a8, 0x90a437e4, + 0x0a71f5c8, 0xe4313d6e, 0xc089db82, 0xb02a80fb, 0x5726a5a2, 0x1fb9c1b0, 0xa7b21d79, 0x81ef8c24, 0x27293fc5, + 0x50ef1876, 0x61d35b77, 0xfd589d91, 0xb3d05c3c, 0x8062a647, 0xfbfd65d1, 0x00cee376, 0x35cc46c6, 0x9d0a4aa9, + 0x1f113bf0, 0x6c544b1a, 0x6075b43a, 0xaa914d12, 0x00edf7d5, 0x25427b04, 0xf3850b61, 0xf8eb7f66, 0xb783d7ff, + 0xd245d633, 0xe7dd690e, 0x63c2885f, 0x08fce9ab, 0x50392363, 0xd814fb3e, 0x31daf81d, 0x2d2c5186, 0xfc3cf64a, + 0xf60eabe8, 0xcedcde29, 0xf4648b21, 0x9661e8a4, 0x7629831a, 0x6a21888a, 0xd58c4dab, 0x58a03532, 0xbd3f5e8e, + 0xdcb9e023, 0x8b8148a4, 0xea56b89b, 0xe31bdc66, 0x70b8ab0d, 0x46d1b3bd, 0x43c86012, 0x304b84c6, 0x7646318e, + 0x6b6df343, 0x55047b56, 0xe4eb178a, 0x2740d414, 0x2f062c6c, 0x2bb87ab3, 0xbbe46759, 0x604592fd, 0x28034951, + 0x5a41d5b0, 0xab3cda0a, 0xec016b00, 0x7892a766, 0x69a55747, 0x5efc7560, 0xddc2a900, 0x22eb94af, 0xe60437d1, + 0xee44e8d3, 0xf371cc73, 0x4e5e6e7b, 0xdbcc442f, 0xbb2f778a, 0xc6d98bd7, 0x18538d40, 0xc979f0e9, 0x4f4be0dc, + 0xa638a6cb, 0x5d0983f6, 0x3e3bb206, 0x571d88fb, 0x241c6359, 0xad67b501, 0xb6253cd2, 0x79c59d55, 0xafd3041d, + 0xa62d0004, 0x939d6fb7, 0x92955860, 0x922f19bf, 0x031a3537, 0xddbb38eb, 0xdee7d821, 0x0207fc68, 0xed548b3b, + 0x70886283, 0x79e8ae43, 0x367892f5, 0x871499e9, 0x27cd4b86, 0xec865f04, 0x7ff18368, 0xe629f3aa, 0x624fc9d6, + 0x938a106c, 0x6d8a7a9e, 0x8c804933, 0x3eb5d6f5, 0x536d60a2, 0xc850fc9f, 0x27332521, 0x4c30fb35, 0xb3387981, + 0xc81f3618, 0x6d1dbdb0, 0x2fa4e5aa, 0x3c182f7f, 0xce06706f, 0xa6f76bf5, 0xb8accd9f, 0x859b6f01, 0xd172b494, + 0x172f34c2, 0x846b960c, 0xa75fb178, 0xd6a4d265, 0xa1821835, 0xb6983095, 0x4be9130c, 0xb56711c4, 0xc5f76010, + 0xdd2010a5, 0x8e85fc3e, 0xf5002fe6, 0xb5fcd270, 0xcde65a92, 0xf4f7ebaa, 0xa5171728, 0x596ed1b4, 0x8fe0487e, + 0xb3a452ed, 0x7be9762a, 0x937f6834, 0xb7ccb972, 0x33e38e1b, 0xc4b79540, 0x8d6936aa, 0xb7f57e24, 0x9142146f, + 0xc0aad048, 0x355f47c1, 0x94d67bef, 0x3f5f66f3, 0xa06f3bc5, 0xca821f31, 0xa3d1b427, 0xe09286e0, 0xfbb49e9d, + 0x22cd5984, 0xde3fbaa9, 0xf1228b0a, 0x109a0b9f, 0x7548c33b, 0xe941dbb2, 0x93f95e81, 0xab081a96, 0xdf747884, + 0x45ed0016, 0xbdb948f9, 0x52666432, 0x2294a781, 0x66b25bb4, 0x2335dca4, 0xc636dc96, 0x766687f4, 0x8273259d, + 0x856f58b2, 0xc5311f4e, 0xfa666467, 0xdaaee17d, 0xf5d22468, 0xb94d77e5, 0xe3ccd5cf, 0xf71ff3d5, 0x059c47e0, + 0xa2677a6e, 0x3690bf4a, 0xf7915003, 0x836ffa5f, 0x8a3df18d, 0x838d8411, 0xb6b54740, 0x5b2ba5a0, 0x2d8db59f, + 0x745bf9cd, 0xec9e0e62, 0x8bb57884, 0x5b5f6d82, 0x44be8f59, 0xe3ed39bb, 0x4ef5119d, 0x10c90758, 0x4c3de02e, + 0xcc0dcdcd, 0xae35ebaa, 0x8b079813, 0x707f4cd4, 0xb28ee485, 0x868e1475, 0x98dd2c9f, 0xbf7e4f5b, 0x2f2378c2, + 0x7e997fca, 0x0ae36578, 0x0714380e, 0xf942af1a, 0xdc924a4c, 0xd462660f, 0x73b985b2, 0xb3443ec0, 0xa79c0a43, + 0x74a7a67a, 0xd1d2f722, 0x3e9d04ee, 0x9a4e1195, 0x626273ff, 0xd2403034, 0xc4a06a7b, 0x59830abf, 0xe25c52c7, + 0x835a60fc, 0x74890b67, 0xba57e1c8, 0x16fd9a93, 0x318964d9, 0x73f3c4e9, 0xc8dcb69f, 0x6b19cc12, 0x848795bf, + 0x35bb1c1a, 0x1e328ed7, 0xb0f9eecf, 0xfcf7d0ef, 0x18084914, 0x41866a66, 0x9a53ef73, 0xc80279e4, 0xfaf76d6b, + 0x6bfc3811, 0x806e5e41, 0x939565a3, 0xb3aac7da, 0x8c29ef06, 0x40ee7f8e, 0x158b6c83, 0xff4fde31, 0xeb907b6b, + 0x1cae2e23, 0x0f2ee3c6, 0xb1695a77, 0x7347da79, 0x16ffd074, 0x4ac8b21e, 0xa36836e4, 0x96d832f1, 0x4f52a03b, + 0x87320d38, 0x4a9b3d5c, 0x96156427, 0xe0010793, 0xca4bb547, 0xa85f29a8, 0x85ee6d70, 0x507197f5, 0xc5727a49, + 0x1ca129bb, 0x87b85090, 0xa54860cf, 0x26e5a790, 0xd4b4c87c, 0x32a58dd1, 0xda70783c, 0x6331fe08, 0x6d5cf3c2, + 0x5ea90f67, 0x7b234c8d, 0x82709b2f, 0x6aae16ed, 0xfe8fb430, 0x91aae7a4, 0xa89c8475, 0x9ee038e1, 0x46752770, + 0x607bc2b7, 0x5a43428f, 0x22c889f2, 0xbab3c6ee, 0x0fac61b3, 0x75dffa55, 0x23d02d78, 0x9e425bb5, 0x59b2e2a7, + 0x9840368d, 0x0d7daf83, 0x5038f381, 0x1a2ca12e, 0xb796b6c2, 0xa8f2aaec, 0x08085d45, 0xe666f976, 0xd77c5ea8, + 0xfaa8692e, 0x89b8d180, 0xe3c2705f, 0x16234e9e, 0xcd4e4fc6, 0x870800df, 0xd723a9ec, 0x93aa6197, 0xccb05bc4, + 0xecf009cf, 0x228d7786, 0xcb35fff7, 0xe9dfde8f, 0xaa78f2a8, 0x3bdc97dd, 0xb0e60ac5, 0x8a238fa6, 0xb42b36b0, + 0xd0948639, 0x103bc6e0, 0xb9c624a2, 0x9ac7ee52, 0xe1bb553d, 0x25ba0f2d, 0xec5a50f0, 0x525071c7, 0x32ae5317, + 0x3664176c, 0xfd6e1cea, 0x40da8e5a, 0xfa450d23, 0x75246f3e, 0x2929379d, 0x8e9b60ce, 0xc0bbf00c, 0x2f72727b, + 0xe43257a4, 0x59a0fd18, 0x3a0585aa, 0x14ffc421, 0xa4ac0cad, 0x20346223, 0xac05560e, 0x3260af53, 0x4f0f2911, + 0xb7f749b1, 0x8dcbfebb, 0x6ed1040a, 0x9cf320de, 0xf91b5c8c, 0xe75e20c3, 0x167f9681, 0x6d2bc888, 0xc4fd3e7e, + 0xa6d9b333, 0xa4335f14, 0x6e3a8d38, 0x29812b76, 0x5f52e568, 0x8a9c434a, 0xde78bff1, 0x29a8e2fe, 0x1d19a3dc, + 0x79913344, 0xbb8e2c30, 0x7c5008e1, 0xffdcb3ba, 0x8d89d735, 0x08916038, 0xc72a7f5f, 0xbcc988f6, 0xd5eee570, + 0xec92250c, 0x5a7c4a47, 0x6d2e33a3, 0x24cb0d60, 0xf70685c8, 0xa3c806a0, 0xbdfae84b, 0xa4a67943, 0xe9b91b21, + 0x9e013594, 0xa81e232d, 0xe8e588ad, 0x775119cd, 0xcf750bda, 0x0ece7f14, 0x175b7be9, 0xf32b1a39, 0xc463947a, + 0x3edfb896, 0x0bfb16d6, 0xaf65c608, 0xdc641073, 0x0f7eac7c, 0xd323ac96, 0x4274a6eb, 0xb4292188, 0x5c04680f, + 0x2d95a695, 0xf4c315b7, 0x3316c523, 0x115295a4, 0xc9d3a324, 0x9b7ef8ea, 0xd92832f6, 0x57361199, 0xc0aeaf06, + 0x84240756, 0x603a8729, 0xbdb675e5, 0xb5ee6993, 0xaa403ec0, 0x389ab29a, 0x0479b39a, 0x0c17e0ac, 0x06d9f9db, + 0x8153fc3f, 0xc6f01456, 0x4fcc2b64, 0xee3c4364, 0x592f68c6, 0x63033033, 0x468cb226, 0x98df9e53, 0xff5036ab, + 0x1c0261cf, 0xd05d7071, 0x44465e19, 0x218ddb59, 0x77c47d9c, 0x9c69cb51, 0x1d2d5bfd, 0xbaeae40d, 0x5ea9b1e4, + 0xcf79acb9, 0xdfbecf79, 0x41fcebcb, 0x80dac72e, 0x2c7c1d77, 0x7ecee1f2, 0x72f4ac6c, 0x0b6a4925, 0x8467441f, + 0x14086e24, 0xe4d38856, 0x39702da0, 0xb8d98fef, 0xb98c2fc4, 0xa8e8edbd, 0x7eff0e27, 0xff3961f2, 0xbc14a79b, + 0x1ade7ff7, 0xf7132d2c, 0xb4416c2d, 0x1391c607, 0x233504bc, 0xc101cf9e, 0x576cc7c0, 0xb4fd6643, 0x5b3022fd, + 0xbf7d2f89, 0xddad1e2c, 0x282c78b4, 0x379a1549, 0x829e057d, 0x0572624e, 0x82317a72, 0x30903914, 0x5f9a21d0, + 0x6a4a1f7e, 0xca77d649, 0xd3418bc3, 0x2f29ee21, 0x9b4cafc7, 0x9e341421, 0x37d49fa7, 0xb84eaafd, 0xfd0a27ae, + 0xc4164067, 0x45dc9bed, 0x9eae801f, 0x5ff14c89, 0x545d3e16, 0x9a50bff8, 0xa4b473df, 0x5ba988f6, 0x1cbade3e, + 0x842b2979, 0x9f8e6bf9, 0x4a9985d4, 0xc20fced3, 0x606207c5, 0x0ffa2256, 0xfb44070d, 0x9b0cec7f, 0x4c1e5290, + 0x732e376d, 0x9d57ab15, 0x82965f34, 0x547e001b, 0x423c95ee, 0x87af89c8, 0xeaf9f712, 0x73850839, 0x55806767, + 0xb7c8377c, 0x29e7e714, 0x0516ad4d, 0xc40e9db2, 0x6bfd6dc6, 0x3a673e44, 0x2230a6b4, 0x66252f81, 0xdf4c86a0, + 0xecf42312, 0x5c589a47, 0xbbada40b, 0xfff3876c, 0xbb138b23, 0x979443c6, 0x6d5f1657, 0xda42d439, 0xc07f15dd, + 0xc363ddb9, 0xd33ff22c, 0xf9937c80, 0x38b30d82, 0xa1db1672, 0x2b3eac71, 0x67b4a8c6, 0xd1c19faa, 0x69cfc6ca, + 0x8c3026e7, 0xa188d3d8, 0xa892578e, 0x2161b6a0, 0x50c75ff5, 0xbb382b9e, 0xd22734e0, 0x71a2c96a, 0x80064848, + 0x62541ad0, 0xc59933ca, 0x3802e3a2, 0x7ffebca5, 0xc42fe47c, 0x1f9b0e66, 0x9e467753, 0x3bbaa10c, 0x9e376c80, + 0xc50a17f2, 0xa004f8d3, 0xccf4612c, 0xdcd3fac3, 0xb3404869, 0xcce5465b, 0xf5a8e022, 0x8d65bfbe, 0xc20cf2dc, + 0x4b06c247, 0xa1233135, 0x7e714e25, 0x88c8d7ff, 0x3e1bf788, 0x1256e988, 0x0f1ee492, 0x1ab61db0, 0x7703de3d, + 0x8b06d9e9, 0x56f112cd, 0x9c92dc4d, 0xab4f9bf6, 0x5badc60a, 0x36d9c113, 0x538b686a, 0xcbf9fb04, 0x25486110, + 0xe8164d57, 0xb6399585, 0x0dd561d0, 0x390e448f, 0xbd2738bd, 0x3a6bd084, 0x6e6fd2ce, 0x33eb46dc, 0x9851d49f, + 0x7e8956f2, 0x8a7133d2, 0xcb330bbb, 0xdf5452f4, 0x5cce6b37, 0x192223b5, 0x037890d7, 0x6839bce1, 0xe26e7626, + 0x842a705f, 0x623c3d5b, 0x367124b5, 0xc933a1f6, 0x263a7c9c, 0xe431756d, 0x586b640a, 0xeeadc0f0, 0x8a486fe4, + 0x74a0cc95, 0x94bcd961, 0x587a22d9, 0xf7ea06f6, 0xfdf978a0, 0x779979d1, 0xc667caa9, 0x0d223ca3, 0x31fa3620, + 0xeeeb21ce, 0xcc59875c, 0x0b36e640, 0x13f41cab, 0x58bad0b4, 0xe17f8eae, 0x44385a31, 0x8cba2cf5, 0x6814bf57, + 0xb5024a07, 0x0ae63377, 0x07dc4e7b, 0x28611a81, 0x4bad52c7, 0xe960870e, 0x7d4eab49, 0xe15b0826, 0xd4f5173d, + 0x6477ae2d, 0x419e522c, 0xa0d4c196, 0xec5c0366, 0x1450a111, 0x7fd76067, 0xd733a95a, 0xde2d316c, 0xb129c365, + 0x82326406, 0x86f2aac0, 0xa4b44353, 0x55485008, 0x60787fd6, 0x34022e64, 0x24ad19bd, 0x7533b42a, 0x2f3004ea, + 0xb3e2880e, 0xf34f6bdb, 0x31482889, 0x1cb00ae2, 0x60bf8565, 0x91a44186, 0x4d8cc0f0, 0xb42fae44, 0x71a5b90b, + 0xc9b216c8, 0x14f2b0aa, 0x2538a209, 0xeaa5d60f, 0x1dcd1483, 0x634dbd70, 0x05b036e2, 0x9e732c4f, 0xda05f6cf, + 0xa43365f2, 0xa1707719, 0x3d3ce930, 0xdaa201f0, 0x260142c3, 0xd5f2eaec, 0x26fc10a7, 0xc10f044d, 0x64b4b7e0, + 0x8b092cd1, 0xc5895c41, 0x5000db1f, 0xdf42aa2e, 0x92bffd69, 0x2b6f4b10, 0xfab8fe75, 0x8aabc5f6, 0x6fcf6030, + 0x1d5eb255, 0xc92d1a42, 0x05af67c1, 0x0df3fa0b, 0x1e041187, 0x1cdca169, 0x708bb289, 0x23adeaf5, 0x51b310ed, + 0x5979e282, 0x8acacecd, 0x53edb1ba, 0x5d1b0d71, 0x66fa8b64, 0xca50c67f, 0x6d9a8c51, 0x9bee1f78, 0xa07140b1, + 0x0ff494ac, 0xcffe116b, 0xf83e53f8, 0x11dc38b4, 0xfc0dbcb2, 0xd24d8174, 0x2a655ff1, 0x70f43419, 0x57e3aa8a, + 0x53da271d, 0x1a8b093c, 0x97434db6, 0xe40dffb2, 0x4b483d24, 0x70b51f05, 0x3d25e3cf, 0xe9472a16, 0xab88c55b, + 0x9ed43be3, 0x88d16f4f, 0x3a6b03a8, 0xadba6e7d, 0xd020f1c3, 0xb91e3ba8, 0x80f70de7, 0x2ee87a08, 0x528bcfa9, + 0xbb8d139e, 0xe44eb0fa, 0x3407e146, 0xeab0939f, 0x67bcb76b, 0x126663fe, 0x29682343, 0xa3edf195, 0x9d03ed8c, + 0xa710d32c, 0x0aba1ed8, 0x1f896dec, 0x8087b0a7, 0x15d60007, 0xd5ea6a47, 0x29fa3111, 0xf40375b8, 0x1b9f8988, + 0xc80c56d2, 0x39094020, 0x55b2d0bd, 0x1806b1e7, 0xc60ede03, 0x2e1de5d5, 0x11ca6ff1, 0xe6a5afb8, 0xe522f2e4, + 0x5df4d01f, 0x8e995072, 0xafb69320, 0x52468837, 0xbf4f5fdb, 0x33576ede, 0xad1d994e, 0xe953b081, 0xed2d5aa9, + 0xe89caa77, 0x86a00626, 0x084613b0, 0xc421434c, 0x97feb9b0, 0xadb154a2, 0x75f69eab, 0x874bf2ff, 0x3a0aff49, + 0xfd987a4e, 0x0d18b1b8, 0xb43c6d89, 0x15ce6556, 0xe1225c5d, 0x66de985e, 0x3d2038e3, 0xcd8bcb36, 0x3ada39ef, + 0xf3292eb6, 0x31c80d29, 0x7acfdcd7, 0xab0e8543, 0x9d789e8f, 0x3ef02323, 0xa0369754, 0xfa7f57cc, 0xef623b13, + 0x0698b8ed, 0x7b35142f, 0x8951cf78, 0x34d67a2c, 0xa5170445, 0xbe7c7d09, 0xf63ea350, 0xa4610859, 0x3002c035, + 0x0e30abac, 0xebc2a1df, 0x565ec8c8, 0xe1f78a5f, 0x5eaab708, 0x577dda71, 0x1b21ae97, 0x67d33082, 0x731e1b8e, + 0x9fa4834d, 0x20332fe1, 0x2871ea13, 0xb2506147, 0x3d216fb5, 0xf38852f0, 0x2abac208, 0x47dd73a4, 0x97f5fe0d, + 0xcadf83a4, 0xd2b1e702, 0x11e3c2f0, 0x2319d4ea, 0x7631adb1, 0xdf082a70, 0x030998f7, 0xd19d73f3, 0xbae361de, + 0xa37ca9b0, 0x65dde843, 0x82339586, 0x44191089, 0x83ef815d, 0x6c404b60, 0x69f747ae, 0x2c75627a, 0x6a3d8a76, + 0x54d03afe, 0x0e702436, 0x87618700, 0xa92f594a, 0x785dbcc3, 0x9c762f33, 0x8a35d8b7, 0x8b68856b, 0xf7a72986, + 0x3412720e, 0x4ae419cd, 0x8a7fde4a, 0xefcf02d0, 0x47c51b4e, 0x7e097801, 0x4e5e538f, 0x42ee1e3c, 0x79e9735a, + 0x84ec1d4c, 0xf492ec1d, 0x1e394b3b, 0x5a1df63e, 0xcf41e103, 0x3f424d54, 0x4ae3c55b, 0x3b4bcf51, 0xe006bc85, + 0x6a882dae, 0x07c807ec, 0x8ecd3f6b, 0x510ebde5, 0x40e8ea11, 0x1a947e6b, 0xd829138c, 0x10152437, 0x2867e431, + 0x1ffbab56, 0x12aa1847, 0xc00c7371, 0x46c55518, 0x42d66f3d, 0x7397b1bc, 0xa51db72f, 0x620cd3af, 0xcc51ea2c, + 0xf910d205, 0x325024a8, 0xbedab9f6, 0x847b597e, 0x53153261, 0xf5d301f2, 0x8b30f7b3, 0x967ec7ec, 0x9cc462fd, + 0xcfb4b559, 0x2f0b9835, 0x63d53406, 0x19bf36c7, 0x933e43b2, 0x5b494147, 0xa3f63023, 0x3b64fb54, 0x56787769, + 0x2f1a4f27, 0x07dfeb95, 0x0789b310, 0x3519475b, 0x35bdb28f, 0x4b8f549c, 0xed8b9634, 0x12dfade5, 0x3e484f1b, + 0xee53f86a, 0x7fdedc44, 0xef45cf13, 0xf836a949, 0x0c90b222, 0xca47a7ca, 0x0ab61bae, 0xfdd2ff22, 0x986391db, + 0x02df7ced, 0x58ee6dd1, 0x6ca7e8f4, 0xbf22b223, 0x20909a6b, 0x97bd3ca2, 0x39df16e5, 0x8ae78f74, 0xe326f58c, + 0x794cb404, 0xc1892f8f, 0x322ba43e, 0x205e982e, 0x6c87f5b8, 0x53979612, 0xa16b852f, 0xb8366878, 0x20e9894a, + 0xbe482ca7, 0x4e6e7478, 0x1def935f, 0x765b562d, 0x52f3fce8, 0xc657f8a4, 0xb48f2264, 0x3f208672, 0xa169ae61, + 0xc02164d2, 0x4b94daae, 0x02edafbb, 0xfbd26497, 0x20d9a57d, 0xe1509bf0, 0x451d06e4, 0xc3f102b6, 0xd811cf88, + 0xc3c22be1, 0x256a84bc, 0x10ed841e, 0xe1253333, 0x8ebc1154, 0xc0fe3ec9, 0x261a0cd5, 0x03294586, 0x75e0cd97, + 0x0f46cdfa, 0x84e83ae6, 0x5f54b283, 0x68d913df, 0xcd12c142, 0xe8e9a925, 0xf40818f7, 0x6aa14985, 0xd2975ab8, + 0xf30b256c, 0x04636e74, 0xd738d3dc, 0x73ad7d46, 0x14de12b6, 0x9efe7bdc, 0x525c546a, 0xd5090040, 0xd7bc9785, + 0x572aa464, 0xe8654954, 0xb0c9dce3, 0x48d2e36a, 0x24803cac, 0x989995fd, 0x4d65a34e, 0x3b36f8e1, 0x27703d73, + 0x6504a0cb, 0x587f566e, 0xe067e6e3, 0xd3ce0f64, 0xfd482ad5, 0x449ba984, 0x2d536a80, 0x95f4e22b, 0x36d842c6, + 0x4412332a, 0xa86fb1c5, 0xea6db14f, 0xed0f3b73, 0x7e709a37, 0xaf0ee520, 0x9f9b3aed, 0x9cd9a8a7, 0xd171ab41, + 0xc666a9dd, 0x1b277af0, 0x918debf4, 0x7292386b, 0x0e0407cc, 0x84451046, 0xdf657582, 0x0b1c6750, 0x08f035a1, + 0x600f7988, 0xe7a3a047, 0x86f28e02, 0x73cd2126, 0x3dfeb7d2, 0x6547f858, 0xcca05932, 0x34e98328, 0x89f8ae79, + 0xcfbfcfd7, 0x0a011590, 0x77e0197d, 0x76fd8545, 0x10539b9c, 0x52438e43, 0x3abedbf8, 0x2098b213, 0xd582ba3a, + 0x01117b14, 0x4263361d, 0xaa6ea4a1, 0x03b3682a, 0x84f77bbf, 0x0edd1c00, 0x600a11eb, 0xd43dab62, 0xde64a3a0, + 0x4caad086, 0x5ef5336d, 0x4aa8fa05, 0x40992438, 0xac9c940b, 0xb3d53891, 0x19906f9a, 0x6408f173, 0x662b327b, + 0x4fda62b3, 0xe9600181, 0x518a6df6, 0x85c58453, 0xbb5192ac, 0xe63856eb, 0xa6ed1cdc, 0x20602989, 0x393a61af, + 0xf5579ef4, 0xe20bc1c9, 0x5ad4e14c, 0x198b990c, 0x9c52011d, 0x16e5fbfc, 0xfea51813, 0xc3f90250, 0x571a693c, + 0xbcfed06c, 0xb2f26451, 0x4d8b2cd0, 0x00dbbdc6, 0x85202d13, 0xb810d5ab, 0xb5ba9640, 0x9fa07308, 0x4ac0af6b, + 0xff4c2c24, 0xd09daa0d, 0x9044ab06, 0x964d4175, 0x88f556c7, 0x656e31f2, 0xe0087fe8, 0xc432b408, 0x2ede3bd6, + 0x61c48166, 0x528a872d, 0x8e899bd2, 0xd00d72c5, 0xbf3115d5, 0x67f99831, 0x8cc78a29, 0xecf09b29, 0x217e765b, + 0x270c9319, 0x11837a57, 0x1fc7632f, 0xfe2e7a9e, 0x86cfdffe, 0x70c92ffc, 0x6b441d92, 0x0544e9b8, 0x66a6c138, + 0xac2657c6, 0x3b3cfa95, 0x1b643440, 0x2ac617b8, 0x1bd24ba1, 0xcd53149c, 0x6bedfd32, 0xcaea4f5f, 0xe0f2d53a, + 0x32222cce, 0x62f04f78, 0x281c4aea, 0x92f1d746, 0xddd30925, 0xbce5006b, 0x1964137d, 0x2f339eff, 0x073b06b9, + 0x3806fabd, 0x7cfdd1de, 0x8ea92392, 0xca2bf0c7, 0x6f19258a, 0xf3dfff39, 0x838e7d04, 0x21ee01b5, 0x4f79ad31, + 0xc81dec10, 0x8a021570, 0x032740a9, 0x671404de, 0x64b4f318, 0xe425749a, 0xb9f196ad, 0x752ca164, 0x55918347, + 0xfb3cbd07, 0x4a250a48, 0xf90af985, 0xdf827279, 0x1ff54a6d, 0x73a2e24d, 0x9d8a17a6, 0x22953d50, 0x9ec66708, + 0x21716936, 0x9ff27cd4, 0x66cabc9a, 0x7b15b7f9, 0xafa68161, 0x63ea3760, 0xef7e1f6d, 0x733d72dc, 0xebc902dc, + 0xaa8ecd95, 0xc633714b, 0x77cc13b6, 0x997bfd96, 0x289ab7ca, 0xeba7a264, 0xfd5c5651, 0xc3411a5b, 0x5d834ba4, + 0xd8bf1606, 0xdb24fb68, 0x1b3b9b6b, 0x80bb8791, 0x3f087e8e, 0x41c60f54, 0xe00c8f0a, 0x325554ec, 0xd1a0e434, + 0x4544b041, 0x9c42a29e, 0xb11832d1, 0x5af8ea30, 0xf9a79ab1, 0xb003d5a3, 0x942ca953, 0x582c8920, 0x2db624e1, + 0xe1424060, 0x412a9157, 0xc18d9a94, 0x68a427e4, 0x21cad876, 0xba1be04a, 0xd1ef84a9, 0x08988413, 0xe359ea1f, + 0x4cfe8dbe, 0x59863e1e, 0xf8327125, 0xd9f1753d, 0x77b4a25a, 0xf8b114c3, 0xf4259e25, 0x3d952dfe, 0xa0191376, + 0xe09dcb7f, 0xb761cbca, 0xfede9076, 0xb1404d99, 0xe1fc4db2, 0x00f50f6f, 0x7ae04d6c, 0xb339f845, 0x8ed71398, + 0x3a737281, 0xd04cef9f, 0x57a1615c, 0xef045732, 0x04503c6b, 0xddac7645, 0xa8f9f113, 0x61ef0675, 0xd21eb19a, + 0x0c4d93f9, 0xa485da9c, 0xf2ce65dd, 0xf2245f2d, 0x92090dc0, 0x72d599bb, 0x286d1e79, 0xad640608, 0xc7acf68d, + 0xeda7eb5d, 0x950e6744, 0x3922089f, 0x7b3037f8, 0x9e11b096, 0x7a46bb38, 0x1a15acac, 0x35902c06, 0xcc114eb1, + 0x81e319c8, 0x84c439d1, 0xafc550bf, 0xdc85cf14, 0x696e8ab8, 0x0a2ca729, 0x47c2502e, 0x8cf7732d, 0xb7589765, + 0x076ee187, 0xc4e26443, 0xe1c28f20, 0x8e01fc17, 0x97d32480, 0xcabb61d7, 0x82130285, 0x05aa1ce2, 0x6fd4ffdb, + 0x679b3fe6, 0x3454908f, 0x471e3edc, 0x36336495, 0x0a4739a7, 0x67cbf051, 0x6af0d047, 0x7da98fbb, 0x66174df0, + 0x8f75cbfa, 0xb42d0bca, 0xadceb870, 0x049a5a91, 0xa70439f1, 0xbe5b57ac, 0x856f0055, 0x07805fcc, 0xff4a7940, + 0xba3dd26e, 0xcbe3efbb, 0x90fd3ca6, 0xef180cad, 0xd49a2fe1, 0xeac70e33, 0x47640130, 0xc80fbcfd, 0x60d37b9a, + 0x66157a7f, 0x33b6be90, 0x9b7f1b83, 0x896fbe7d, 0x638886f4, 0x39b0322c, 0x37dcee0c, 0x54771a0c, 0xba7dd17e, + 0x19846706, 0xc08e1d00, 0xe17af913, 0x3221206b, 0x4eab89c7, 0xe589fd1f, 0x42b34450, 0x7fe711da, 0x7d235a38, + 0xbd725ee7, 0x8abcfd6f, 0xff5eb551, 0xdefdf921, 0x11c61d72, 0xc184d800, 0xe0f21ede, 0xbca2053c, 0xd7cce490, + 0x477fd3a2, 0xfef06802, 0xe205b0a1, 0x6796703a, 0x55a826c0, 0x91f7cd58, 0x28fe3da1, 0x68d27f1e, 0xa154309a, + 0xbd85d001, 0x4676e242, 0x2a4df060, 0x48767dfa, 0x7ba2eebf, 0xc3477ae5, 0xaf147174, 0x91fba18a, 0x2784b532, + 0x753a8929, 0xef7923b6, 0x840468d0, 0xee3c5ecc, 0xb98a6df0, 0x6b1977af, 0x59d7d858, 0x044e36dd, 0xc6441e11, + 0x5ab4eb9a, 0xd6954d71, 0xdbeb3110, 0x2ee22ed4, 0x3b09d65e, 0x226ceb8b, 0xf27a3424, 0x09bf27c5, 0xb1c9aac3, + 0x2db6a327, 0x3e15b3f9, 0xaab2e756, 0xd553ed67, 0xb694dba3, 0xee34f592, 0x23381868, 0xbb0d2b4f, 0x20a3cbf8, + 0x31daf122, 0xaf83621e, 0x3f6e3ade, 0x4475370b, 0xd12ddb85, 0x7bb94e5a, 0x970544bf, 0x471571f7, 0x8eecabd5, + 0x448e570b, 0x7e811c48, 0x76705125, 0xf4d7ef8e, 0xdbfa0a3c, 0x9871cfe6, 0xb9f13da2, 0xd06ce447, 0x9bc03f0d, + 0x34a34a38, 0x4b125fda, 0xbcc405cf, 0x3086bfd3, 0xf402de74, 0x693de838, 0x390fb739, 0x0304de02, 0xee05c928, + 0xb9b2b7c5, 0xe8692942, 0xfcff3148, 0xe8b6a95a, 0xba8439a4, 0x94e0ab9d, 0x2b67abe7, 0xf6b887ac, 0xd51d90fc, + 0x0cfe4129, 0x08bedd8f, 0x20aca1e2, 0x2d97f7dc, 0x768baf2c, 0xe070c4cf, 0x887b630a, 0x39226ce3, 0x223d3135, + 0x67087ecc, 0xde71591e, 0x9f449967, 0xe29397da, 0x4c86b95b, 0x9d0e9d46, 0xfd45a499, 0x8dff712c, 0x4b9efb11, + 0x8a7666bd, 0xb34bbc1a, 0xb8edc228, 0xd40a8ef0, 0x1c258871, 0x694cc695, 0x7f4ae6c1, 0x05798857, 0x0b2b387d, + 0xa3eb06f6, 0x26938660, 0xe6be3e7a, 0x9f04da64, 0x280c94cc, 0x88ba3c14, 0xf1eb649e, 0x1fb22abc, 0x3068af2e, + 0xd508d5f7, 0x456a7c1e, 0x755ccda5, 0xab47dfee, 0x37baae20, 0x522d9457, 0xd3bf8559, 0x557a5787, 0x54f484d2, + 0x834f0bf6, 0x90f10bec, 0xc89437f7, 0x40f24d50, 0x7da6c287, 0x85d4673e, 0xf5ef574a, 0x603ad149, 0x776d52f6, + 0xd5ff1c6f, 0x0b6ae110, 0x7f8e75bd, 0x29f34d63, 0x1a591451, 0xb158e06a, 0xb3cbde06, 0x5efa86f8, 0xb750b02e, + 0xa1d7d275, 0x928f8907, 0x7c1a228e, 0x59337335, 0xf7b7d508, 0x0ccea95f, 0xa3425d64, 0xdca257c0, 0xc43ca2f4, + 0xc65aaf40, 0xfee70d4f, 0x2e4112db, 0xbb52a3fd, 0x617d350f, 0x0235fb8d, 0x2738b3a4, 0x94e0034f, 0x57b28e1d, + 0x1eb54cc6, 0xec150a15, 0x4129a4ba, 0xa4e0a2df, 0x9c47a5ed, 0x8d963a28, 0x9b51b089, 0xcdd65aae, 0xc4bc26f6, + 0xeab4f15f, 0xc03f5105, 0xbbf8d7a1, 0xbbedb86b, 0x4ff3abf6, 0x4cf91f47, 0x81e3468b, 0x0203924a, 0x1280b5c1, + 0xfbeafea1, 0xa515e378, 0xa0af03eb, 0xc8ef5d11, 0x0bb01526, 0xae116bd4, 0xfec987bf, 0x455b2152, 0xa573f4cf, + 0xf7080fa4, 0x5186a1df, 0xb680ffe9, 0x18dac264, 0x3fc55505, 0xadc52c04, 0xab52b9a3, 0xb43d0280, 0xbbce7dc7, + 0x85a91ee6, 0x71ef84de, 0x4c0fd9fd, 0x3096c86f, 0x4804c9b7, 0x8c3e5aad, 0xdf5ba9cc, 0x6a8d1d59, 0x17525e19, + 0x85a919f9, 0xe8d2ae05, 0x4fd7bc70, 0x25fb552a, 0x17ed91e4, 0xb1fcf491, 0xd207fadf, 0x987b012a, 0x7570c3e8, + 0x4ab8eee5, 0x120b730d, 0x6ed38b5d, 0xb957464f, 0xd5d803dd, 0xf6b76176, 0x9d5f8513, 0x9a7ebda1, 0x5f4c70cf, + 0x25c56da4, 0x6dc8a442, 0x5eff37d7, 0x509f5861, 0x786958c1, 0x0dd17bda, 0x927069bb, 0xec2889c8, 0xb747b354, + 0x3504c4f1, 0x94258395, 0x05836f5e, 0x12068054, 0x42751853, 0x05859782, 0x784882ad, 0xc3988e94, 0x20c7eb21, + 0x6f5d9be5, 0x23840867, 0xfc160e47, 0xbb3bfe14, 0x2497e7ee, 0x42e5f8c2, 0xbdb0d262, 0x97d52dd1, 0x512c6081, + 0xf2beb1b9, 0xdab5a157, 0x9a86a417, 0x1f9a1932, 0xcf9da6e5, 0xf82d53a0, 0x2b0baa7e, 0x2327b4a2, 0xd71a161a, + 0xdf403475, 0x948bfb49, 0x24fc9862, 0x225123cf, 0xced76b57, 0x755bc1ec, 0xd0a2dc53, 0x64bfa749, 0xeca16661, + 0x61183c53, 0xcbbf1397, 0x49c5459a, 0x18e394b2, 0x1be4f48c, 0xf7d8ec91, 0xd81fc5c6, 0xcdb1c20b, 0xfe3c90b0, + 0x4b836637, 0x556781e5, 0x5af18ba0, 0xf0e454e4, 0x79278ba0, 0xe0c76baf, 0xb36c577e, 0xa23b9489, 0x11305ed4, + 0x1b2cf419, 0x250a4de5, 0xe5cf8de5, 0xc5aba253, 0xaba81623, 0xbf255563, 0x5956abd8, 0x54354af8, 0xae4ae23e, + 0x138d859c, 0xb6ab68ea, 0x28c55e2c, 0x5dc5e110, 0xb467d47c, 0xc3cc8685, 0xe1566c24, 0x322c8890, 0x677857fe, + 0xfe8eb38f, 0x0b61ea66, 0xddd1b4ca, 0x6f1cbf51, 0x44f08357, 0xcbe21396, 0x744fe8b9, 0x143b958b, 0xab05e6fe, + 0x3c54dcd1, 0xa5b694a5, 0x0030a4b7, 0x254a05bb, 0x4214883d, 0xd53902f1, 0xcc0e599a, 0x22298028, 0xa55470d9, + 0xbee9ff6c, 0xaf1e2a5e, 0x0f69d102, 0xfc02aa22, 0x19f1d3c7, 0xb6aa4ebe, 0xf1751cec, 0x8a0ae852, 0xd180a904, + 0xad8605a1, 0xb5f57878, 0x6b6db0ed, 0xaaf42553, 0x64f45bb7, 0x9ff787a7, 0x84e527c0, 0xb2839040, 0x4f044fec, + 0x14cbd950, 0x522ae19f, 0x0030916b, 0x517635ca, 0xc3a74420, 0xf13d6a0e, 0xeadd4b6e, 0x8e20585b, 0x0b36ab20, + 0x5f6b6be3, 0x6126831b, 0xdf84a59f, 0x4dd6380d, 0xb77899f2, 0xbb5e5703, 0xf2086ddc, 0x6532cc3a, 0xdb8aa73e, + 0x6570ee92, 0xf32f68c8, 0x019ddfdf, 0xa57896e4, 0xc10e0c77, 0xe3f15ffe, 0x900e26cc, 0x3cd78e47, 0x14354762, + 0x9d6a699a, 0x3ab5c295, 0x15bd0b3f, 0x751f7fab, 0x134faaa0, 0x70e112a9, 0xad293978, 0xdf35c6f2, 0x4ba653e2, + 0xc4fefeb4, 0x5b4e5baf, 0xefb1d2dd, 0xf79e0d2b, 0xbc488b42, 0xe7f21b7d, 0x5aa9157d, 0x6b86dec9, 0x835312f6, + 0x6adf72e9, 0xf613d479, 0xa2379126, 0xefe91cb2, 0x124d80d8, 0xf810e5b7, 0xa9780fd0, 0x15f06bb7, 0x50145248, + 0x502c59c2, 0xc8271ed4, 0x718152d3, 0xb138b95b, 0xfb031cf7, 0x5c4d4895, 0x7aa222ac, 0x566cacfc, 0x3283df05, + 0xe3b5f754, 0x91288231, 0xeb9b4a58, 0x3ab36dfe, 0xae69ec8f, 0xf9e33e4e, 0xbe85bb36, 0x870dca46, 0x7154ead6, + 0x6c3d6885, 0xde765276, 0x09309ecf, 0x5d1c9e35, 0x7cd844a9, 0xa1252152, 0x9967ff0d, 0xa792dde0, 0x2b5e20c1, + 0xebccd1cb, 0x3ceb2b15, 0x49538aae, 0xc1ae7073, 0x10ea8682, 0x6afbba45, 0xe0973996, 0xda059f47, 0xc5fdac19, + 0x7f0f74b3, 0x424d8f46, 0xfd844473, 0x2a8aebd0, 0x69dc3074, 0x86fe309d, 0x55c9310e, 0x0d7f978c, 0xc6dbee41, + 0x19c6edb1, 0x95c916c1, 0x77110905, 0x17deb9f5, 0x8bd33b28, 0xb483f91c, 0x1121b3cc, 0xf6233cb6, 0xef243748, + 0x9271a226, 0x01d89f4a, 0x2338f83f, 0x215fdd9c, 0xc62470c2, 0x6159032f, 0x7c523bea, 0x1d80e70b, 0x49d67bf1, + 0xbf6fd8c2, 0x6555f052, 0x224ac6ca, 0x1095a7fa, 0xf4161b64, 0xd3023679, 0x97f93cf6, 0xe8d0a971, 0x7355a50a, + 0xed4a763f, 0x977bffbc, 0xde073c28, 0x52826765, 0x97e44e42, 0xaed68ae8, 0x8ace251f, 0x71edc9de, 0x16cab2c1, + 0x96eddbcc, 0xfb734d47, 0x71480c74, 0x84b94b94, 0x6c236c04, 0x4d0c3de6, 0xb562e004, 0x3a986190, 0xadc294cd, + 0x3b006f5a, 0x2146b5c3, 0x196571c0, 0xdc6552e2, 0xfa52b97f, 0x11f974b4, 0x7b966641, 0x23f081fa, 0xae22a48c, + 0x056ebc03, 0x5dbb6742, 0x273b0378, 0x19f09b75, 0x35fc426a, 0x16c0e434, 0x97eb86cb, 0x323f6f61, 0x077820d4, + 0x2ae697d9, 0x2dca47ac, 0xe4b2af3d, 0xb53f500f, 0x7f8e17d1, 0xdcda13a7, 0xc531b97e, 0xdca522c0, 0x226ed058, + 0x90551792, 0x175e9a12, 0x53d3838c, 0x12f4451f, 0x738d2aea, 0xeb18a832, 0x5646355b, 0x8695d90d, 0x2a87de20, + 0x237b5c4d, 0x7d56d740, 0x8696dd8f, 0x0eee469e, 0x0477d2be, 0x76420bfe, 0xbfc3c534, 0x2d734253, 0x14749579, + 0x33a47713, 0xf58375b0, 0x9db44d59, 0x5dd5a550, 0x9594103c, 0x672172b6, 0x9721a601, 0xf22bce5d, 0xc6078ab6, + 0xc214a017, 0x7d2bcd16, 0x4461cdaa, 0xe9fcccc3, 0x9dd03af7, 0x00d0ab31, 0x4044ba0f, 0x079023d6, 0x3356d18f, + 0x07f4cc75, 0x8a15eaca, 0xd7e93425, 0x8f749cb9, 0x7f0da3b7, 0x927a943d, 0x23258aa0, 0xe65189c4, 0x1a97f8e7, + 0xbc772ba8, 0xec579f52, 0x31bca957, 0x0ff87e8a, 0xdba76ad6, 0x98d22cb6, 0xc20f56e0, 0xa647618b, 0xfcafe613, + 0x0b792c28, 0xd0d3d611, 0xb0206927, 0x91bee8e4, 0xe275c131, 0x5eb76a17, 0xb3aa5551, 0xd2709740, 0xbd98bfa9, + 0x82d101bb, 0x17ec637e, 0xa1f440a2, 0x4e8ba3f9, 0x22e2e36d, 0xca6a319d, 0xfbb6696c, 0x14137e4b, 0xfd07b93a, + 0x88187f43, 0xe25ec3c6, 0xeed94802, 0xd3cc9ee2, 0xbf24a2cb, 0x6a135c35, 0x0e03b434, 0x4ec89ccd, 0x6ea06429, + 0xd48a5822, 0x10189fcd, 0x4d8f8ce1, 0x1fb21f86, 0xdd542d32, 0x944bd3ec, 0x6df5785b, 0x588b4182, 0xf9fd1d64, + 0x94ff2b13, 0xd01c64b0, 0x02e8d32f, 0xfb51a649, 0x675b91f2, 0xe468ebcd, 0x0b78ef1b, 0x32bd69e0, 0x977084b2, + 0xedee1dc9, 0x54a06b39, 0xb4c0719d, 0x8b8f4989, 0x608d4eaa, 0x034e4683, 0xb2558cd0, 0x4feb8c0d, 0xc6a764c6, + 0x97c6225f, 0xb90e31e6, 0xcb6f3bcb, 0x29c445da, 0xf445a686, 0x83fdbecc, 0xd968f247, 0x868d2474, 0x9bd3cb08, + 0xa0f84f35, 0x91e211ad, 0x93a8c50a, 0x44a68fa8, 0x05aa1550, 0x1fe3a0b7, 0xe31f0d49, 0x6b7586d5, 0xb259cc82, + 0xf4c1cb1f, 0x942452d9, 0x4ea1beab, 0xa47b1a74, 0x7d1f64d5, 0x4afff063, 0x8533476d, 0x57313806, 0xf63d7c84, + 0xe3b34678, 0x8d5f885a, 0x4b28b571, 0xf975ed59, 0x895c16da, 0x30c3bc0c, 0x8ebbba49, 0x212ec712, 0x189c94ef, + 0xe2de388d, 0x12b13ee8, 0xed353d9e, 0xb62fedf6, 0x1c0c0536, 0x77d7ab11, 0x25b7c9ae, 0x69b40dc5, 0x5bf65ca2, + 0x8e4af743, 0xdee6c528, 0xd9c226e8, 0xddeb659c, 0xfbd87368, 0x0a0c0944, 0x2e1dcc24, 0xd1d71331, 0x6ca6d66d, + 0x9aa7ed35, 0x89f4b92e, 0xebe97071, 0x14f55b49, 0x4bad0750, 0xe692d6b0, 0xe51f95c9, 0xbd618500, 0x0230a9eb, + 0x3b6ee594, 0xba3212db, 0x96e1dc9e, 0xb6a8ed36, 0x0e939743, 0x52fad7e9, 0x3ce8c1b0, 0x31d9ba70, 0x6f0cde45, + 0x162f7ba0, 0x694fcbd7, 0x06d9a23b, 0xecffd9c6, 0xa0ac4b0a, 0x6004d03f, 0x8a6d36d8, 0xa616d57d, 0x9ea25802, + 0x65fe2b0e, 0x0f2c1340, 0xba689a69, 0x03c0caba, 0xc2c2867c, 0x74508495, 0x5d7e5ff7, 0x5f44a6ee, 0xe05a8d92, + 0x20641689, 0x7cefbb52, 0xb3abf4b1, 0x68258b5d, 0xfcab5325, 0x9d01fb49, 0x883ff097, 0xda553543, 0x3a09bd66, + 0x9ec26962, 0x12316d11, 0x9bafc881, 0x453c698c, 0x5b1d47c8, 0x707bf851, 0x7bd92353, 0x8179137d, 0xd6d03391, + 0xd490037d, 0x9265db64, 0x28e997af, 0xa742c9ab, 0xfbc8f9ee, 0x1976804e, 0xd7532d61, 0x0f81c023, 0x53457024, + 0x95ebafb7, 0xa5e16160, 0x7cfb5806, 0x73eaff15, 0x934d782b, 0x0ea9c60e, 0xa1e6b17c, 0x3231b481, 0xdb2f5923, + 0x23207cae, 0x8d5f5867, 0xa2165d07, 0xb312e6ca, 0xfa28b7d8, 0x0bdb5355, 0x73c38cf3, 0x95ed4789, 0x26e8d8af, + 0x38e0e6c3, 0xb7e8cb7e, 0x0cfeeefd, 0xbc8ea901, 0x0030d958, 0xd0d597d2, 0xfcad5b25, 0x5d950693, 0x131f4e81, + 0x421fb3dd, 0x723a94b2, 0x13d1549d, 0x5eff5c43, 0xc7199ac4, 0x06be9094, 0x1345abea, 0x6cecd91d, 0xfc78a14c, + 0x39b505d3, 0x55f77bfc, 0x2f4c8894, 0x00d9ca3b, 0x588a852b, 0x54232571, 0xfa1d3614, 0xce893159, 0xa7eb369c, + 0x1720d0b3, 0xc7493369, 0xe6d03427, 0x7ac9cd9d, 0x225b4f73, 0x4e5c46e3, 0x0326de68, 0x398bd1f6, 0xfd8ae901, + 0xcc027be3, 0xdbd37a6f, 0x1187778e, 0xb80e1e44, 0x3bac8341, 0x4045becd, 0x83678105, 0x361d5b98, 0xc041b4ab, + 0x0ff20c75, 0x6d85769e, 0xcfdf8eba, 0x66ede2b8, 0x7546fabc, 0x31a585d8, 0xd95d8b6c, 0xcd820ba4, 0x17e5f470, + 0x74ebec06, 0x24c2c8ac, 0x58a8324d, 0x88d28336, 0x1d2cb81e, 0xa3737889, 0x83cb6246, 0xb4870a7b, 0x40e7ce15, + 0xe6c2d647, 0x7ce1cda2, 0xf519577e, 0xeb98139a, 0xb188dbcf, 0x410a8fef, 0xb32c0ac0, 0x26934fb0, 0xfe6bb85b, + 0xe6e7e321, 0xfe3815cb, 0x39891e92, 0x9ea928a0, 0x808848c2, 0xaef16ded, 0xf3f5d35d, 0x3f4d699e, 0x61750dc2, + 0xfc61f29b, 0x16949d63, 0xad27b6ae, 0xe7f80937, 0x8d2ccdd7, 0xf0c5575e, 0x27ec8ca0, 0x76f87a58, 0xb4acd187, + 0xbc6eca0c, 0xcdd03f43, 0x1636010f, 0x7c569d41, 0xcf6720a5, 0x5a1e05d3, 0xc88dbbac, 0x537ceaf9, 0xd2d1567c, + 0x471cf798, 0xfc4ea62a, 0x40085c14, 0x8a2f153b, 0xd340d9a4, 0x5e62d588, 0x0b4cbbc4, 0x2af9446b, 0x74a4ec51, + 0x0b60cb45, 0x2880985a, 0x98b7ca90, 0x84884828, 0xd8b729c2, 0x160cf0e2, 0x8b9e0a33, 0xd528ff1c, 0xf3713f27, + 0x53789656, 0xfd8d1603, 0xf199d50d, 0xd76ef7f1, 0x1cd59be4, 0xc1f5f721, 0xc299c87e, 0x9f0378aa, 0x112cfe71, + 0xb0bdbdf6, 0x20e7ea47, 0x0a04f32a, 0xe613f10c, 0x277b4935, 0xb8752a42, 0x456313a4, 0xd7091a19, 0x15c24e40, + 0xb2218afa, 0x1c6fa453, 0x4333f97b, 0x8143703d, 0x4205ffdb, 0xf53435cb, 0x90f06e14, 0x125e7710, 0x3e8b817b, + 0x4efc46c7, 0x220aca2c, 0x29ad3364, 0x209d4a4a, 0xe5fb6179, 0xa2cff83c, 0xdf718e93, 0x8c81498d, 0xaa8486b3, + 0x308de16e, 0x844c793a, 0x7e1e2d40, 0xee069493, 0xa1cc8fcb, 0x21612b7b, 0x9294c821, 0xc640f204, 0x3531fdf6, + 0x2787b76d, 0x98432667, 0x27de809e, 0x71e85079, 0xa68d1b3f, 0xcd155b42, 0xfd2ce635, 0xf85224f4, 0xb3cee050, + 0x45447425, 0xa3bcc3f6, 0x7b391115, 0x6c83c7ef, 0xb372e7b8, 0x6b624482, 0xc9a8beec, 0xcd430082, 0xf1eb550d, + 0xee59781d, 0xd0588afd, 0xf799e61e, 0x54b9434e, 0xdc85c5a8, 0x18dfdd47, 0x128a80f3, 0xdccf26be, 0xeb845176, + 0x93b7d3b8, 0xc4ab1f61, 0x9aa83897, 0x581681f5, 0xf71d557c, 0xcbf9bb05, 0xa1d5817f, 0x1a32e7f3, 0x6af2c6e2, + 0xe69f42d7, 0x2bdef124, 0x17477b10, 0x8daf1655, 0xb66c34c9, 0xd7581a72, 0x136ce945, 0x20d22044, 0xf7b3ce34, + 0xd09db28c, 0xabf654e2, 0xc7bcb6bd, 0x3d3d6f97, 0x42200aaa, 0x6d1f91e3, 0xf184c3d4, 0x89833d4b, 0x28e6804d, + 0x1621d342, 0x2a4bad38, 0x11f41b4b, 0x8fe52cd3, 0x4fa4225b, 0x4ccea7e4, 0x3dd43888, 0x56f9f22e, 0xf3bf36ea, + 0x7838d875, 0xc2ab6978, 0x62b79fa5, 0x04409b8e, 0x8c416081, 0x07aeaecc, 0x2f239e11, 0x84545410, 0x5211d675, + 0x364eb6bc, 0xb789ea7c, 0x9fe64366, 0xf90b449e, 0x062481dc, 0xdf347d37, 0x7dd71cb3, 0xc451d00a, 0xc04dbadf, + 0x18c3df35, 0xdf32c4e8, 0x570372ee, 0xeb5bb1df, 0xbbae95e5, 0x77e7e52b, 0x059718fc, 0x71c41a94, 0x3fcd86e2, + 0x3972c4b6, 0x6de00867, 0xecd860d6, 0x5b4fa575, 0x64fe7e9b, 0xbc2421ee, 0x1b272e20, 0x81f55f73, 0xa4ec1311, + 0xc0c1ca2d, 0x9c11979a, 0x2dc5ab1a, 0x79905742, 0x13b3c373, 0xe4f47f7a, 0x594faf39, 0xa7d76a91, 0xc9c8091d, + 0xf2e79d66, 0xe0909c89, 0x8a05d398, 0x4a52b86f, 0x35fc9e62, 0xca009dfd, 0x2a5f31c0, 0xaa19da7c, 0x9da05481, + 0xf6a03189, 0x12f8c923, 0x36527327, 0x181d6027, 0x775fe5e4, 0x4bf77ef2, 0x2500da96, 0x6be8464f, 0xdac0173a, + 0xf771709c, 0x6e73f62b, 0x25583611, 0x5416bb9b, 0xb8092dfd, 0x72d102a2, 0x8bc34b1b, 0x51c8ca6f, 0x3078be98, + 0x85efe4bb, 0x4d023799, 0x696001e1, 0x45925265, 0xdf08155e, 0xd72f8eea, 0xb9d47b44, 0xcd095557, 0xb762d1d6, + 0x9c514142, 0xcad5396d, 0x744f3676, 0xe7dc649a, 0x6c43812a, 0x801df11e, 0x21421cfd, 0x464353ec, 0xf12a5ced, + 0x0e66b69a, 0x5b1e2274, 0xc52a3263, 0xc1b5f6e9, 0x449fb2b4, 0x832ba657, 0x6462b723, 0xf203e9b0, 0xfcf70f45, + 0x08ba5c5d, 0xcb96b4a0, 0x5985a570, 0x3744a5d8, 0x8f3e40dc, 0x8aee405d, 0xefab98e8, 0xaad27da9, 0xbb608302, + 0x770bdaf0, 0xe5a4c61d, 0x29e211bc, 0xf276b5b9, 0x0570c799, 0x321e508e, 0xdd1abc1a, 0xc8346064, 0x1b803a8c, + 0x9f44ab31, 0x58c83412, 0xcd859c18, 0xb82f1a9a, 0xb2e21376, 0x46a001ec, 0xccc78404, 0x75306cc2, 0x19abe50d, + 0xabcdd001, 0x933ae5ee, 0x29173e05, 0x7f27199a, 0x8b1456ac, 0xcf4fd945, 0xc769ab6f, 0x4125d2e1, 0x8ce679f3, + 0x24440b14, 0xeaa8742d, 0x743fb658, 0x095ac15b, 0x581d1bea, 0x92bd1033, 0x79a1da49, 0x424646c0, 0xe0347bc9, + 0x7dcf0021, 0xb421b43a, 0xc8be6615, 0x652f8cd9, 0x46cb3782, 0xf3bab7a4, 0xa2839090, 0x34c2785b, 0x705fa7a4, + 0xaa1d7083, 0xc732c292, 0x1fef7f0d, 0x474c09aa, 0x4a0355d2, 0xca029351, 0xceca09e4, 0xd8e3ab36, 0xe71efe2d, + 0x37666710, 0x4f32e5be, 0x65345af7, 0x47352116, 0x23535b8c, 0x57927b0b, 0x3e1a39b7, 0xbbcae9b6, 0x45b7e2b1, + 0xc8e2ee92, 0xb937c795, 0x83a0da63, 0x5f560ba0, 0x695dd28a, 0xcb6adf60, 0xfd5036ba, 0x154daa33, 0x15c39118, + 0xa77278bb, 0xe538e188, 0xe6b717b9, 0x11c3b802, 0xfa91bc78, 0x3bd5c85e, 0x089bef8a, 0x2263562a, 0xda4e7b59, + 0xe1698e2a, 0xed472ee2, 0x85268f92, 0x36ae9c0c, 0x2e31b796, 0x47d96081, 0x162c6c0d, 0xf9fe6fc6, 0xb2f21cba, + 0x083b64ac, 0x26991fae, 0x021480da, 0x0a9be338, 0x0cb597d1, 0xf82bdb93, 0x99674c09, 0xc2ef2ee3, 0xea6b9298, + 0x287626c3, 0xceaf5b22, 0xf33625a1, 0xb60b2bfb, 0xd85c6ca5, 0x6a19e7a7, 0x82a3f0ee, 0x089f85b9, 0x97df6de9, + 0x44bdbf1a, 0xa2a96965, 0x7078e4cf, 0x1b2ad738, 0xb4fff8d0, 0xbdff601d, 0x0dac0408, 0x9f9d3f76, 0x9f14276d, + 0x17cf39fa, 0x29228766, 0x52f50e91, 0x9fa7cb0d, 0xe8ae194b, 0xbbf7c1e8, 0x4f4a30ff, 0x8af60b3e, 0x7cd1292d, + 0x33f0c0ed, 0x5f55860f, 0x66dc282f, 0xe8377ef8, 0x5909fddb, 0xdc216942, 0x293b713f, 0xc7ee7977, 0xcac17ff5, + 0xd161ebf6, 0x287e4467, 0x665c78e6, 0xcf99a6e1, 0xd5cc878c, 0xfe8e30db, 0xfd8c31ac, 0x21e6ba64, 0xe59f64ef, + 0x4967b191, 0xb16b7f1c, 0xfa850359, 0xf8cad6e8, 0xec8d08e6, 0x59c82330, 0x86627afd, 0x28e9daab, 0x67d52436, + 0xe2ac95d8, 0xb9015a43, 0x15e80aa0, 0x29721ef6, 0x9677b030, 0x35940848, 0xd63e8c9d, 0x351a0313, 0x7f8fc681, + 0x34e57823, 0x52515564, 0xd834ebbe, 0x8dfa3ce5, 0x6f572947, 0x2f174c8c, 0xd7e919a5, 0xd0d970c8, 0x4fe42fa9, + 0x3214e3e4, 0xd8936f03, 0xd38db567, 0x7c29cb4f, 0xf6257d39, 0x5c065baf, 0xefe6255e, 0x88da2ce9, 0x2e16ec46, + 0xfcef6a1d, 0xe1b02b8a, 0x971e3d83, 0x340ae725, 0xdcd77616, 0x836a6d55, 0xba478746, 0x2abede00, 0xccb94c2e, + 0xd010d04e, 0x154f28db, 0x5461fba8, 0x09666baa, 0x697fae45, 0x1dcff8e9, 0x46b154a3, 0xc7c91ab9, 0xa467715c, + 0x0aa020a4, 0xd075bd9a, 0x7ad8a641, 0x11a9eaa8, 0x6f298a1c, 0xc7303180, 0x4638c946, 0x2e64814f, 0x07937bef, + 0x9b4324a5, 0x8ea76d5c, 0x686e667e, 0xbd83ce6b, 0x394931f1, 0x447a1bfe, 0xa4cc4f0b, 0x72762bd6, 0x4bc9b299, + 0xc21a7c63, 0x025a37b9, 0x7712637c, 0xae402638, 0xed12169c, 0x515e1324, 0xad388867, 0x13c01940, 0x97fea327, + 0x27a09be5, 0xd1a52c37, 0x656fa21f, 0x4ddd40c6, 0xa7c66fe6, 0x1ab2dfd3, 0xd19cb225, 0x1489b389, 0x8f9ae842, + 0xd3da037f, 0x43dfe8c3, 0x1beff226, 0x73a4b143, 0x724052c3, 0xea9b1b0c, 0x133567f0, 0x6dfc58b4, 0x4f78cdc2, + 0x63b217e6, 0x62e2ac32, 0x433ce2cf, 0xcfa7487f, 0x8facf052, 0x8ce4b2b1, 0x6225f7f7, 0x2ab1dabc, 0x1c80bec1, + 0x06eab75e, 0xa586df6e, 0x5bbca8c6, 0x7e10bf8f, 0xf49d5d5c, 0x7b7aa072, 0x66fd9972, 0x4722d3c9, 0x20628631, + 0x920d6e22, 0x337e7dca, 0xd65f451a, 0x6d6eee04, 0x5ad86d55, 0xbde011ce, 0x237b3f36, 0x1ce3c964, 0xe4332869, + 0x5724a4b7, 0x3705a9d6, 0xe7b47b21, 0x8193189a, 0xe9b47c7c, 0xe53d7a0c, 0x93bf2297, 0xb28934af, 0x0eaaac60, + 0x77dcc6ef, 0x11a20fe5, 0xc5eb96b4, 0x5c74927b, 0xe8f4bf26, 0xbb61eafd, 0xe7b74a40, 0x70e588c0, 0xdd3a5f89, + 0x5e69cc54, 0x0f960107, 0xfab1aef0, 0x3e58b1be, 0x87041330, 0xd9e580ef, 0x6f7b3f5f, 0x8d53c2aa, 0x9bfa66eb, + 0x1013d5df, 0x3c4bf1fc, 0xf9a53973, 0x08f1ce49, 0x7f28caa1, 0x56c89ae9, 0x9ec6fa3c, 0x2b28bfef, 0x0b331f11, + 0xd94e1c15, 0x8fe4fe9c, 0xa4879d84, 0x438d0cfc, 0xb6704b5f, 0xfb11ec4f, 0xbb1fa27d, 0xa12406b7, 0x56298c96, + 0x039b145a, 0x8b487338, 0x463c19db, 0x486fe798, 0xe17047d7, 0xc6cb4de7, 0xc17283a2, 0xe8ec6d09, 0x62b52ebd, + 0xfe922652, 0xed1e72f4, 0x56e9d697, 0x6cb2467a, 0xde8dd18f, 0x8d552a2b, 0x1adbe5f8, 0xf5a4684e, 0xb9b87bcb, + 0xe3b63b5a, 0x7dc9e5b3, 0x18c04264, 0xd05db611, 0xc1123931, 0x554c7bfc, 0xb3354e70, 0x15b2bdc0, 0xc13c90de, + 0xb3f9212c, 0x05065064, 0x6f7e4f6a, 0xb230a8ac, 0xafc06196, 0x626578fc, 0x8eaad2c9, 0x5e6012ab, 0x730bdac3, + 0xd7f3e9aa, 0xe2a846e6, 0x776481ed, 0x735e3ebd, 0x77db7192, 0x1b15cd0e, 0xc933cabf, 0xe1b6c906, 0x548c2da0, + 0x8f9363e9, 0x11e6504f, 0x6ef19803, 0x36d2071c, 0xce0966c3, 0x7e811f35, 0x3f87fb13, 0x97771c4b, 0xfc26f57f, + 0xbd0346f0, 0xe839a13d, 0xb5377036, 0x8e0ddee3, 0xa8b416a2, 0x62318f05, 0x08cae41d, 0xe5f2121f, 0x52939d59, + 0x03b33031, 0x8f8ae94a, 0x0184ff8b, 0xac95d623, 0xa181aeee, 0x1a453685, 0x00f0f333, 0x64c25b6a, 0x99259e86, + 0xf5e9fabc, 0x1b1e70d8, 0xd36ad6d7, 0x2063ff61, 0xb111138e, 0x13dbc2cf, 0xfeeb74ce, 0x33b41811, 0x894f12f3, + 0x7952a307, 0xf1abd6ce, 0x4a039bef, 0x8f4cc102, 0x91f47356, 0x7c753fef, 0x0cbe1c94, 0x00493d48, 0x497235b8, + 0x4d85f089, 0x0032a4be, 0x796b81fa, 0x3f235021, 0xab5b18fe, 0xd3cbe040, 0xf87a0217, 0xd3d3dc53, 0x21f9ddc7, + 0xca7ac635, 0xdbd25553, 0x8c958d7e, 0x15cedd71, 0xa9793024, 0x12509b48, 0x888cb7b2, 0x1cd9acae, 0x274e2982, + 0x333b496c, 0xdd64d085, 0x929fc5c7, 0x8f7ffc45, 0x5afddcda, 0x9ecb7fae, 0x09cbfc8a, 0xb6e32db9, 0xdb622118, + 0x444dd377, 0xb3b6a34b, 0xc8857faa, 0x6ced7f5f, 0xbade9c5b, 0x5ddbab3f, 0xeeb6dd39, 0xdd6629cf, 0xeb726db6, + 0x549a94f1, 0x63d3a647, 0xe61454b1, 0x21bbddb4, 0xde185688, 0xd848c30f, 0x61b2e6d5, 0x8fa92e76, 0x4a12dbc4, + 0x7f3f5c5b, 0xd35a7bb7, 0x80b83b62, 0x487f14df, 0xbd768ef6, 0x251b9eb6, 0x88566ac5, 0x951500b3, 0x4897da96, + 0x809c2d56, 0xc76b88b9, 0xef2d6ccc, 0x0170c749, 0xae9c7dea, 0xd1575d93, 0x02a099c5, 0x58e6b760, 0xd3219757, + 0x9cdb4ee1, 0xf0f0ec22, 0x280ee29d, 0xfcfdcba4, 0x91f237bc, 0x85349612, 0x1fd38aee, 0xe3792055, 0x204bce7e, + 0x2f50b539, 0xa2082d5d, 0x68128731, 0x84e1a93e, 0x78e48d85, 0xf9dd0570, 0x59f0681b, 0xa1284be1, 0x543cb643, + 0xa7462589, 0x19905dc2, 0xe20a0cac, 0xcfb815cd, 0x62010ea7, 0x603a5d9a, 0x4dfc7b67, 0xc6104ff2, 0x628835cf, + 0x1ae664b9, 0xbf2529f4, 0xf7b64a26, 0xfaae18ac, 0x6a07d075, 0xf6396e8e, 0xf3181ce8, 0x1f66f06e, 0xbc3d791e, + 0xe68b4cac, 0x6a328b68, 0xcbebfa49, 0xd7f8cf70, 0x094bca45, 0x346edc19, 0xf291b889, 0x2fbcc4d8, 0x4355da3c, + 0x050b9863, 0x430de159, 0x1783245e, 0xc9fb02d2, 0x37dd8ac3, 0xc9ff15e6, 0x04d8b7e2, 0x9a6e011b, 0xd535cee2, + 0x58b189dd, 0x555b6be9, 0xf4163d2b, 0x7f1fc2f1, 0x2d915c6a, 0x1c454c6d, 0x722f0dd6, 0x5084c3fe, 0x95cfe57a, + 0xf43ccc64, 0x4aea8c07, 0x0efe38ee, 0x395629a0, 0xeb481b9d, 0xcff69b54, 0xf55b121e, 0x842542cc, 0x5d947fcd, + 0x10d8fba1, 0xdfe72d91, 0x4ba9e691, 0x2829eafe, 0xe1c7a58b, 0x91d1c5d8, 0x334c1a76, 0xfd8a76b3, 0x098aaa29, + 0x7208b0a7, 0xd218c592, 0x4391c86d, 0x5492be67, 0xfac44e7b, 0x4a87c6ab, 0x9f57521e, 0x6079edfa, 0xc0eecba8, + 0x8ea4658b, 0x9826afe7, 0x16a739fd, 0x323364f5, 0xdbcf0f8b, 0xbab72a26, 0x72e88b4e, 0xcfcf322d, 0x77b781fa, + 0xf7914ec6, 0x13d21517, 0xa680ed44, 0x36b0f5eb, 0x4c9db0c8, 0xdbcc6d16, 0xf53ddcd1, 0x7208d83a, 0x13f086dd, + 0x2ee7684d, 0x73e98701, 0x8aa905c5, 0x82ea2156, 0xe3081ae4, 0xde619f03, 0xa371e0f5, 0x64bd7d0d, 0x18d5d09b, + 0xbbbc7c03, 0xe6a09c22, 0xf8ca08e6, 0x67c06127, 0x4d8b9f91, 0xa3907d27, 0x85fcde07, 0x7673f42f, 0x9c73bc59, + 0x0bf57423, 0xd36d6041, 0x1ba9a920, 0x5bf62d1f, 0xd1b43b6d, 0xc0f66b26, 0xbf91a7e1, 0x3d8cf29e, 0x662919ab, + 0xba5cfad7, 0x1b36a896, 0xfa65809d, 0x251a3cea, 0x8404698d, 0x0b369623, 0x8e1f646a, 0x724c6598, 0xb3fac1ac, + 0xbcded676, 0x0231d169, 0x6282bd49, 0x4a4d72c0, 0x5b83671b, 0xc0520cfa, 0x97e95cea, 0xd46c9aa1, 0x24f1022c, + 0x3bdd4e67, 0xd992e377, 0x42022263, 0x1745f402, 0x0630362a, 0xcbdbb2fc, 0x241c8bdd, 0x69a394fd, 0xfd00d732, + 0x12b58f8d, 0x15930aab, 0x3f84b134, 0x1bc70718, 0x36a6ee7d, 0x0cab7f94, 0x37a5016a, 0x0f8d4c24, 0x605bbf2b, + 0x07dced77, 0x63df0a1d, 0x5de1ab4c, 0xbde15af7, 0x45740088, 0x6a764623, 0xeb2d907a, 0xdba11b38, 0xcc2c9adc, + 0xac5406e4, 0x98e56b32, 0x6c1ba4c7, 0xd1aa0d23, 0x369f05b2, 0xc0b39e86, 0xe4e57dd7, 0x1d07cba8, 0xa7d2fe35, + 0x3402689f, 0x6e19bafa, 0x95a60808, 0x1d950f67, 0x0566e996, 0x10bff093, 0x79bd02c4, 0x5efdfec0, 0x5f720f43, + 0x32905ff8, 0x46b5e254, 0x331095d5, 0xec2a57b8, 0x8d01738b, 0x76a4456b, 0xfeee7136, 0x47bf7fcb, 0xb8ff6125, + 0x982ce0fb, 0x44bbacf5, 0x455c045c, 0xf3bfee37, 0xe640b4ac, 0x5876a207, 0xb094f750, 0x700280f7, 0xcd4e5aaa, + 0x192d32c1, 0x7b88271e, 0x1809ebaf, 0x6d2d1180, 0x29033f92, 0x94f9d2a2, 0x2c4fc7d7, 0x68a6a4d9, 0x0cbc4252, + 0xb630c039, 0x4792c6ce, 0xaec12f46, 0xe19e655e, 0x50b8f263, 0x12924b43, 0x1b1c3fbc, 0x56fd78d9, 0xce4f9c6f, + 0xc97d3a72, 0x57164293, 0x383349e6, 0x4da649c4, 0xa9b07b93, 0x002f0215, 0x8667924d, 0x9678fe5c, 0x5863f10f, + 0x3dac9893, 0x333f3965, 0x1b97f6d9, 0xfc1bd6e3, 0x2f6d4ed4, 0x5ed2146a, 0xc2869c7b, 0xdc8517ee, 0xd93174dc, + 0x7251189a, 0x61a47cf2, 0x1f13f6bf, 0xd60de9d9, 0x8057d6a8, 0x256ea754, 0x76f4c1f6, 0xc226d0f1, 0x348dcd66, + 0xc2c16483, 0x4bccf223, 0x65932c09, 0xf921c760, 0x9701f9c2, 0x6ed64405, 0xc1be4cd9, 0x0482fcaf, 0x67730fd5, + 0x888e7491, 0xed718690, 0x30910aae, 0x096f2b8d, 0x6bbc1aba, 0x306b570c, 0x571efe8f, 0x093d6c01, 0xaccb915b, + 0x99dc5a09, 0xb52f70b8, 0x7648f1c6, 0x2b04e824, 0x2ca77886, 0xbc686f14, 0x8dd47cf9, 0xc5b455a2, 0x6b54c4ff, + 0x435822b0, 0xb363f3f1, 0xaa7b2fe1, 0x183e0d79, 0xbd217836, 0x860a657a, 0xcfaaba5d, 0x4921caf7, 0xe04077cd, + 0x05e08eb0, 0xa1fcef95, 0x5234139c, 0xf7b84530, 0xbd952da6, 0xff58d551, 0x6206e740, 0x22ab63a9, 0x0779e9c3, + 0xfe004d07, 0xa3d3d042, 0x9b676242, 0xbaa2389e, 0xd970c818, 0x5f83ef64, 0x0de0a7d7, 0x0ef6c037, 0x9d4699ac, + 0x5a767b89, 0xaf183388, 0x57f6c505, 0xdf5a7e40, 0xcf9114be, 0x53865a32, 0x15c54f5c, 0x63e27f0c, 0x3de9d1e7, + 0x93eabb84, 0x5b39b8e7, 0x0dfb7aa9, 0xf9c76d31, 0x2a5cf2ef, 0xbe732937, 0xccc6096e, 0x0638b3e4, 0x8d566db0, + 0xd8e9772d, 0x6c382968, 0x4ecb0f98, 0x06523de9, 0xf5244029, 0xac495b9d, 0xa0f71785, 0xa14bbab2, 0x7c350e40, + 0xd1899b1d, 0x9bf2be21, 0x6bfcf76c, 0xe89ba755, 0x4b539ec2, 0x4782b7f8, 0x35bad3e0, 0x0d2afdde, 0xe6e0e887, + 0xd904a9bd, 0x587b79dd, 0x28068eec, 0xf2636924, 0x16b120e2, 0x7a4f8ed3, 0x98c66e8b, 0x760ce279, 0x9cab4acd, + 0x5c98476b, 0x2e6c8733, 0x77363f05, 0x77b4320b, 0xe709738a, 0x6f8e6555, 0x43977b55, 0x5fd66d5d, 0xbacbbacf, + 0x3a01488b, 0x1f7fa3db, 0x1f5c74c7, 0xa2280cb7, 0x6dc23df1, 0x76188040, 0xb7520e98, 0x27f609b1, 0x8464a1f2, + 0x390f131e, 0x00aba320, 0x6993b755, 0xf835e9f5, 0xafb233f4, 0xcb2df6d2, 0xdff73539, 0x4a043a50, 0xab604522, + 0xbd29217d, 0xaa1fd306, 0x25aa3034, 0x8fbe28f0, 0x7b98ce11, 0x2f24af1a, 0x14684ae4, 0x6b25d5ee, 0x34da8373, + 0xf06d6d3c, 0x777e6d18, 0x6ba5eced, 0xc0a4b5a6, 0x5ab0abcc, 0xaf440cf5, 0x896a2d85, 0xe3b11137, 0x77aabcdf, + 0x7bdbb646, 0xc9b9078a, 0xf31e1cc8, 0xdd7d4665, 0x527ff25c, 0x8793d647, 0xaca83a8d, 0x3685ca40, 0x93f8fc43, + 0x2913341d, 0xc7960568, 0x3233122d, 0x808b98d3, 0xd720b914, 0x69ae737f, 0xf87c6d2e, 0x80a2c7fd, 0x0608f2f0, + 0x3680e884, 0x29f6cd01, 0x56187725, 0x2085187b, 0x8913383e, 0x395c450b, 0xf3fc52a2, 0x2e7f27b8, 0x696c019b, + 0xa364bd1a, 0x10f05fd6, 0x728c9fd8, 0x5f06f31d, 0x5d007555, 0xe73ce03a, 0xc4d2a5ee, 0x34be22c8, 0xfad15aba, + 0x168dbf55, 0xa7955245, 0x06c58db6, 0x54e35ce4, 0x73d18f16, 0x04c1bc42, 0x7dc7dd93, 0xd3b72b0a, 0xe6da13c3, + 0x61d6629c, 0x9df21798, 0x23b22f09, 0xb25cf714, 0xb5a08a85, 0xceedb3d5, 0x90e1fe76, 0x8f3f977b, 0x4f700f1e, + 0x80b65b93, 0x9032a160, 0x706224ed, 0xd638c829, 0x8ab32fe4, 0x9b2780d5, 0xcd623098, 0x9755b4b4, 0x9b89c326, + 0x1c85ceb3, 0x32690907, 0x4e3f4733, 0x6f9b9419, 0x4452df1c, 0xfeb4a8cc, 0x50b3656c, 0x0ace5d73, 0x4dab0009, + 0x256dafc4, 0x11625c41, 0x62240a7c, 0xd43cf11a, 0x235e46e6, 0xcce2f4d6, 0x393b77cf, 0x75352a0a, 0xd1461009, + 0x1aee3a6c, 0x6a83821b, 0x486e05f2, 0xc0077ce1, 0x358b6eb1, 0x1371de27, 0xe9420465, 0x6f347ab4, 0xb689fe0b, + 0x8900ad40, 0xe69baec0, 0xf5fbce45, 0xb0122907, 0x4a82560d, 0x84466f4a, 0x4d54d218, 0x0be145ac, 0x131c6b08, + 0xd7e7dcd4, 0x97ffa9bc, 0x4f047a8c, 0x61c20927, 0xd3cde6c6, 0x2f5a4c16, 0xfd49d8fb, 0x31e6a7f6, 0xc62338a7, + 0x68f1678d, 0x27f0bc46, 0xffff55f7, 0x9f382989, 0xef167545, 0xd06393e6, 0xbc6044f2, 0xf2f0c6ce, 0x0ccdd603, + 0x734ae2ec, 0xc0cb2665, 0x043d24aa, 0x8d111b0d, 0x5b70c59c, 0x244c1bd0, 0x6fb1651b, 0xcf4a6e14, 0xdfe8c3ad, + 0x77d4003b, 0x1b08fe4c, 0xffe8c8d9, 0xe67c2e47, 0x4caaf841, 0xb19d3c19, 0x5079d2e7, 0x8ca67dde, 0xe3e4abc6, + 0x097eb1e8, 0x2d42c7f6, 0x3b880c66, 0xb0b6d2d0, 0xf69c1128, 0x7e6c20d6, 0x9d9ba33f, 0x83215307, 0x0a3128ad, + 0x4b4d3793, 0x3eda96eb, 0x4f7efc95, 0x57a11fee, 0x6995eccc, 0x162176a7, 0xd5a2e081, 0x25f43607, 0x0575208c, + 0x18316235, 0x829129c5, 0x30426a56, 0x54c377e7, 0xf992eca4, 0x9d82b911, 0x54cc5f04, 0xe57f8aa3, 0x15edafb3, + 0xa5f5e6c3, 0xd829b472, 0x9123bb6f, 0xa62401de, 0xb053f3e1, 0xd7939a11, 0x4570e3c8, 0xd391f5e8, 0x981a12c0, + 0xe745a6a4, 0x81a5b292, 0x81bc0fa2, 0xf9352ba7, 0x0e1c814c, 0x6a8feda7, 0x8135d245, 0x3a984091, 0xa0e3b97c, + 0xe8599d14, 0xc17f5d04, 0x2c6b12a4, 0x28f9a8ec, 0x956ace3a, 0x27c6589b, 0xe91ca2ff, 0xcee36546, 0xf15bda0f, + 0x9b049dee, 0xfc7cd73e, 0x3051ea52, 0x611eb7bc, 0xcba646f0, 0x3ee641dd, 0x42e7df65, 0xe67249fd, 0x0b62755d, + 0xec6db8f8, 0xc8ff8e54, 0x51fa22cd, 0xad65640a, 0x4da042c2, 0x27fe1b46, 0xe3b9b3a8, 0x8b6df453, 0xd76421e0, + 0x294c74dc, 0x686d33b2, 0xb886e4fa, 0xbdc7ecf2, 0x83794449, 0xf23df42d, 0x202162d1, 0x0d3b3f9c, 0x0fa19e61, + 0x5c944e6a, 0x26b39ffd, 0xbd40f07c, 0x8336c878, 0xf599c93e, 0x8049a9fc, 0xdb9cf234, 0xe3bceca3, 0xe89c769e, + 0xc05e6cb7, 0x5761469b, 0x0842d337, 0x8e5d9c69, 0x595e54d5, 0x714c2d52, 0xda4de357, 0x19d57c12, 0x22f7c405, + 0x8ff37ef9, 0xe59177bd, 0xf40e536c, 0x23b55ca1, 0x670feea4, 0x3b421cbf, 0x80d739cf, 0x1ee8e70f, 0x2c7f8446, + 0xebb55379, 0x5e23760e, 0x2d16d0f9, 0x910274af, 0x3d2fc1c8, 0xcc966ef0, 0x59a197ed, 0xad1065ba, 0xe990ed8e, + 0x55635305, 0x1391af25, 0x247c9058, 0xa4277895, 0xd09bff24, 0x74d9fd5b, 0xf71968b6, 0xaf7b67b6, 0xd0af1523, + 0x3e1c5fc9, 0x00074d21, 0x1451a29c, 0x8a97badf, 0x1bf52541, 0xfdb6dc9e, 0x663a168b, 0xe330a63c, 0x4729420b, + 0xb48957b7, 0xddf6ecc9, 0x4167cab3, 0x8443341c, 0x86aa4cf5, 0x0bbab5de, 0x3ce045c7, 0x6073da9b, 0xc6b96522, + 0x8857c91e, 0xa292b74a, 0xd83ff830, 0x169065e7, 0x82177a3b, 0x959c44f6, 0x265801e5, 0xa8dbf934, 0xb26ff68f, + 0x434975ad, 0xe304bfc5, 0x9f549db9, 0xd27467e5, 0x63816690, 0xeee0e9df, 0xe3764d51, 0x6844089a, 0x2ba9d850, + 0x90d8241f, 0x09bdb75b, 0xeb81562d, 0xbbd0488c, 0x00909f5e, 0x6520ce8a, 0x6db18f5a, 0x0d557742, 0x0044a56e, + 0xe10a79d6, 0xc69ecf9e, 0x0dcfa2a1, 0x7312db05, 0x9651604e, 0x21853664, 0x071959b3, 0xb8b0cb77, 0x406aa1bf, + 0x82d67db0, 0x9352b085, 0x5f36947f, 0xc5c4e62d, 0x1d92307c, 0x28c48035, 0xc0aebfaf, 0x2542b54d, 0xa79d97d7, + 0x54f13fdd, 0xb77054b4, 0xaa461fca, 0x9cd31ef9, 0x38be28a0, 0xd20dc1c2, 0x97be4d9a, 0xfea59699, 0x0c2c6655, + 0x931e9216, 0xec24eeba, 0x264ef044, 0xfa68f997, 0x917a8cc0, 0x47fe0320, 0x9c27e047, 0xa0e383d4, 0xa7a93e3d, + 0xd4b4d4e6, 0x8c78cb6e, 0xcf1172b2, 0x9e53324d, 0xde3fc35e, 0xbd6168a9, 0xa4ed6dd2, 0x40a005e5, 0xea97a1bb, + 0x5197e999, 0xf971e729, 0x6eb6e6c6, 0xf2186f26, 0x956be1c0, 0x198ae0c9, 0xf8837133, 0xc5345061, 0x71523372, + 0x2c740bb8, 0x6382559a, 0x956212c7, 0x09b22bf4, 0x88915936, 0x9e24e4b5, 0x9966e99e, 0x9b23f80e, 0x07ff318a, + 0xd8ef7cb9, 0x986eedaf, 0x10ef8dd3, 0x0cff9089, 0x1f257edb, 0x2c237e15, 0x6a7995fd, 0xc43d4d42, 0x138ad595, + 0x8ffdcb40, 0x55aa67a8, 0x467f1381, 0xe66e83e1, 0xc145d848, 0x34872eb9, 0x3b90edc5, 0x4fd6fcb3, 0x5d3e5045, + 0xbe079412, 0xc5479a0d, 0x79b05534, 0x747e76d8, 0x31e925df, 0xa87e3525, 0xc4414a25, 0x41ef729d, 0xd230ac7f, + 0xbc9ec796, 0xb4727881, 0xc82bf346, 0x78ed3d54, 0x9e32c423, 0x9e1a8127, 0xb9fc08cb, 0xd1348fae, 0x9989f1f6, + 0x5119fa9b, 0x271e6a6f, 0xb501d9f6, 0xbdae23db, 0x02737f5c, 0xc6972fcb, 0xea2252d4, 0x6f02751c, 0xb4a2e2af, + 0x96ec2c6b, 0x0dcb5ea2, 0x11a521d0, 0xa0bea2b1, 0xaa5fbc07, 0xb2b9a6d7, 0xe74ec9d6, 0x101a5a17, 0x0e00bd11, + 0xe18da710, 0x38e34672, 0x344427bd, 0x09b07dee, 0xd9ee80b3, 0x1710f3f4, 0x137cefac, 0x3caddfd0, 0x12fb7527, + 0x4d1e089b, 0xf257478b, 0x1de88770, 0x17626deb, 0x137dda4f, 0x491be67d, 0xac4018ac, 0x44e904fa, 0x71dd7582, + 0xedee4aae, 0x517c902f, 0x722cad2d, 0xaa77d80d, 0x94f732ac, 0x94a66b9e, 0xa815604f, 0xc1095b01, 0x3ccf402e, + 0x3c4ad225, 0x610c054d, 0x5da0f8f0, 0x718b0069, 0x19697713, 0x310bbf3d, 0x2b026413, 0x87ca982e, 0x3c51d3b3, + 0x1c28462f, 0xd9e076de, 0x0a8de2f8, 0x398b5fb2, 0x5e205feb, 0x7f97dc47, 0xf15aea65, 0xf777f2f2, 0xe1cf4860, + 0x50c4825f, 0x775bc143, 0x591b99d9, 0xfe3b3b04, 0xe2b53ee8, 0x84f9c3d0, 0x67879577, 0xd683455c, 0x6311006e, + 0x35874796, 0x260ea5c7, 0x279ee8de, 0x4c260a82, 0xf93c65b0, 0x00a93a7b, 0x9e39c181, 0x73207992, 0x49f84f5c, + 0x0c427642, 0x4a5e3bfa, 0x665e3fec, 0x4a2116f1, 0xb25f4f47, 0xc7187265, 0xbb9976fd, 0x4b5fc70d, 0xaa1ab35c, + 0xc935f9af, 0xeccd4c01, 0x62ab2f83, 0x5d4ab686, 0x429c5981, 0xdcc8ce86, 0x7da2c94b, 0x0bd1f284, 0xe3bd78e5, + 0x1de8f2b9, 0x2ce64b0f, 0x4940c79c, 0xbbcd761a, 0x282e241c, 0xe4b22c83, 0x60fce126, 0x36d207f9, 0x57f8f5b8, + 0xc908ced2, 0xf13f7684, 0x1c16daa9, 0x7881b0dc, 0xcffb4887, 0xeb23ffee, 0x04741745, 0x1a8b440e, 0x2a279e5f, + 0xe8b87ac2, 0x48514447, 0x1faa4cb6, 0x337e3bea, 0x00a0ca68, 0x84c88fc7, 0x58446190, 0x1e1a3f57, 0xce1bbacc, + 0xfea594f0, 0x947acd59, 0x6bafa9e9, 0x6965a3eb, 0x0fc46b0f, 0xe0a8aacf, 0x226a56e5, 0xb202ee77, 0x4f0caba7, + 0x5e9de277, 0x640f1ecf, 0xd758cc98, 0x0f81e2a7, 0xb38f4ac5, 0xd4bb4163, 0x74ed4c82, 0x129beb1d, 0x161cb722, + 0x8e6dced4, 0x2d8a7243, 0xc8e2801a, 0xce153026, 0x5a1d6568, 0x47e1fea1, 0x3bb72b5d, 0xd7040b68, 0xd17c139d, + 0xc1d56ac6, 0x3363dd8a, 0xdc5710b7, 0x7711511e, 0x9cbfe5cb, 0x1d42a34b, 0xc2fab8e5, 0x7c865f6f, 0x0213204b, + 0xfe308333, 0xfb997712, 0xb579ebcb, 0x49c2f396, 0x1bc98a4b, 0xc94935eb, 0x9b84ef17, 0x868bcf75, 0x24012c26, + 0x668f494c, 0x178b9f6a, 0x6140ace4, 0xcb569d9e, 0x082b6dfa, 0xa6b491db, 0x686060ea, 0xc7a149cd, 0xa1496e1c, + 0x7d0011c2, 0xdf3a1f77, 0x658df68d, 0xfec13283, 0x1cd3a05d, 0x6946f477, 0x0cd81f71, 0xdd3238a8, 0x35468f1b, + 0xd09e5e9a, 0x1cd493cc, 0x43c1573f, 0xe020d0e7, 0x6ea79977, 0x77f41bd3, 0xfc6ab36e, 0x1e5b967a, 0x29002d46, + 0x2997ad7c, 0xa36e36ff, 0x6112f679, 0x77b14bd1, 0x137c351b, 0x50985769, 0xfa014f42, 0x581afa04, 0x85e7efab, + 0xb9dad285, 0x864c3b89, 0x5c94964a, 0x578ad33b, 0xa310f863, 0x2b7634b2, 0x63da4928, 0xf5bc388c, 0xc2575509, + 0x221d2fb3, 0x148a2035, 0x9e4eb9d8, 0xc191f057, 0xb2a3325a, 0xbd3e5a38, 0x2427389a, 0x6fd8159b, 0x83ee446d, + 0xce92ea15, 0x7d73f141, 0x57d842e7, 0x85767cd6, 0x73942fe5, 0x966bb3f6, 0xd6713857, 0xa87d1855, 0xf6f8377c, + 0xb499e6a3, 0x669a2a74, 0xcff0f256, 0xb31987b0, 0x3ecc16b2, 0x9002b65e, 0xa30d7242, 0x7f6d8394, 0xc873be87, + 0x9ecf884d, 0x0f809a60, 0x2b06a94a, 0x581c4628, 0xa37088e2, 0xd64a063e, 0xfa366d59, 0x3dbfb501, 0x81b3934c, + 0xe11b4d16, 0x98981945, 0x851d93ce, 0x4e5f73b0, 0x8713cc4a, 0x990c3e88, 0x3f10dde9, 0x2c741b6e, 0x16ca9e62, + 0x8a9574c9, 0x5fddd704, 0x91e0f946, 0xe145b261, 0xd6c8e914, 0xd46a195e, 0x836f2b84, 0x888488f9, 0xa0171075, + 0x5b68e624, 0x69bf7207, 0x97f89c5f, 0xf68bf78b, 0x0e48fcd1, 0xeb49a381, 0xe04b4e48, 0x6c2b4749, 0xa84a84e1, + 0xe7359ec5, 0x651a830b, 0x9d95b25b, 0x65d139ac, 0xd452f94f, 0x28f3612c, 0x61c87396, 0xe429effe, 0x3ea8483a, + 0xac2bf450, 0x450615bd, 0xeb94bf71, 0xa759a259, 0x418fadc4, 0x59734a93, 0x7a47a6f9, 0xe1652560, 0x5afb7d14, + 0xcca9ac68, 0x3516a22b, 0x28d369f3, 0x5d6ea00c, 0xa7c9c0ad, 0x137b9fb3, 0x2c7137c7, 0x733a939e, 0x29a50a01, + 0x3fa44daa, 0x7160a761, 0xac698f11, 0x1653e030, 0x12d99a27, 0x07a9f12d, 0x45df07e3, 0x010fc0fe, 0xfbc7b3da, + 0x6d1e6dad, 0xf992a21f, 0x52f3d632, 0x909eed95, 0xb27215d1, 0x732961e8, 0xdcd541b0, 0x28c21d54, 0x0df2b4ac, + 0xac33143e, 0xa9ea0eaa, 0xcdfa2588, 0xc927571c, 0xca35f8ca, 0xc840a0fc, 0x55b4b757, 0x9434bd7a, 0x2e1ac1e8, + 0x0a9b1162, 0x8aca7625, 0x034f9307, 0x0491ef04, 0x785d0c72, 0x73b299f7, 0xd17861e0, 0x4323eaa2, 0xd7e0aca2, + 0xf989705f, 0xc4f09bb5, 0x99fd7f86, 0x271c30d1, 0x27e92bd2, 0x7286960a, 0x255036df, 0x941e2779, 0xdb8eae4e, + 0xf6adff46, 0x2b49ac54, 0x0a1cef40, 0x1f28d624, 0x8d6162c8, 0xf080d22e, 0xb6bb18f2, 0xa880e3dd, 0xa78846fe, + 0x4d2fa3ed, 0x05378029, 0xc49b8f5b, 0x2905cb26, 0xd3aeb39a, 0x1629690b, 0xdd1757eb, 0x2ff1f673, 0x9a688a6c, + 0x1d4d24c1, 0xc9742446, 0xabda29b1, 0xcdaec5b7, 0x295c0d7e, 0xd90ff9d0, 0x978d435d, 0xaf68329f, 0x38bed6ce, + 0xcff29244, 0xd79a356e, 0x5910c2a9, 0x77e55bd1, 0x505f5a79, 0xd26d9743, 0xe070d255, 0x4e577e72, 0x68f33845, + 0xc18b2566, 0xa83308d5, 0x022b9e46, 0x2b6f4a24, 0x6c7dfc72, 0xf76630f7, 0xb12f83b8, 0xfbc91237, 0xab95158e, + 0xf8aa7ac5, 0xd76a5eba, 0x891fbec4, 0xe1cde14e, 0xf5fd0124, 0x123ce625, 0xb2e43de0, 0x65626d23, 0x3333eaf7, + 0x1f29e299, 0xd6b24c0c, 0x6a6481f5, 0xeb4ad807, 0xd7a16f02, 0x9655eb0b, 0xc22d345c, 0x3bec5fa5, 0xd22848fb, + 0xb9117606, 0x99d8de15, 0xf58f6e56, 0x7533b564, 0x90ad90f7, 0xa114cff1, 0x7fd502b8, 0xac5a34e0, 0x76e2b46e, + 0x3e106b77, 0x01e92323, 0x556d779a, 0x18b1a5ad, 0x2d9d2887, 0x54e1bd94, 0x9994a582, 0x59cf2080, 0xe17b5ab2, + 0xcb1f04ed, 0xd42fe908, 0xcd00aec8, 0x820a5c05, 0x229bee59, 0xc8446595, 0xc9dd9716, 0xdbb9653d, 0xd55f6f4c, + 0x2183da6c, 0xf615fa3d, 0x88b43107, 0x85f645a8, 0x3436b234, 0x7e553a12, 0x2cef38fa, 0xa738eed6, 0x011e4dd9, + 0x915ccf5f, 0x20b174c9, 0x25215972, 0x30b7a4cd, 0x2129f05c, 0x29ea8163, 0x13f81c91, 0x9045309b, 0x2064548b, + 0xf91efa18, 0x579d0262, 0x24c3d838, 0x8b3be565, 0x553939e8, 0x31d0c06b, 0xd314be9d, 0xb6c246d2, 0x114f9e12, + 0x1d8c0eef, 0x57c98e18, 0x50116040, 0x0778bbf1, 0x30d91dd9, 0x948b14f4, 0x1cd63672, 0xd72dbc14, 0x72c165f4, + 0xadfd0381, 0xdfee0594, 0xfd8f9a78, 0x29cf2f71, 0xe25469be, 0xec88ecda, 0xaeda0c7c, 0xa4b9957f, 0x5dc1a43f, + 0x3a77b4e7, 0x62ad807f, 0x04a337ea, 0x9b506605, 0x0379c816, 0xdb7feb21, 0x9702e194, 0x50f3c880, 0x437398f9, + 0xdb172038, 0x19658647, 0x0cad25c4, 0xdac606c6, 0xb84181d5, 0xb0dd73f1, 0x19065c8a, 0x51f1f7f8, 0xbee06590, + 0xc89c841d, 0x0c5e131e, 0x35468f66, 0x99cb53ce, 0x406283a7, 0xb2452b5a, 0xc707ab70, 0x74fe1adf, 0xa0e5107d, + 0x9c00f3bc, 0x24396759, 0xa768b114, 0x5f43e28f, 0x81aa7895, 0x66a389d3, 0xb6fceb34, 0x04ce34fe, 0x3f3905e3, + 0x5b1cfb92, 0x60cb41c7, 0x737fb221, 0x2a083549, 0xbb8d21a2, 0x1cdf9641, 0x79f3099d, 0xb43db075, 0x7ea7dedf, + 0x715888e7, 0xd1e4685a, 0x7287bcf9, 0xccdd9a60, 0xbccecffa, 0xbafb6e86, 0xf14a9b3e, 0x61e07c8e, 0x82918d5e, + 0xeb7d33b8, 0xd556421c, 0x15973a1b, 0xb90c91db, 0xa28faa1e, 0xc75b5121, 0x22dd0094, 0xa1b18fde, 0xc31376fa, + 0x05ca884a, 0xa5ebb379, 0xf63ac40b, 0x8466e9df, 0x40fbe81e, 0xe48eee20, 0x439b3381, 0x49b7ba18, 0x4219a400, + 0x5b54e97f, 0x1f080608, 0x72f70697, 0xead22ab7, 0xc8882403, 0x4a225667, 0x6fed4907, 0x9cc37375, 0xcba56457, + 0x94f85aaf, 0x9530fa6a, 0x3c478d49, 0xbc802dbc, 0x128a1538, 0xfc7e6e7e, 0x56baafa0, 0xeee4137d, 0xe0eaba4b, + 0xf64fcc01, 0x42bcc451, 0x31d11845, 0x3eec0754, 0x14e34422, 0xcf9564f1, 0x14c28626, 0x4c0d2afc, 0x3b7ac641, + 0x2e20cbae, 0xf977574e, 0xad3d0f5c, 0xdaa9c35e, 0x2f2e7b3f, 0x887c91b9, 0xf719e901, 0xd9376c89, 0x08adaa13, + 0xac741cdf, 0x8649efca, 0x8ba0702a, 0xcd6aaa37, 0x2e79f9d9, 0x1b8fbe04, 0xf6749bcf, 0xc5cc75fd, 0xb26605dc, + 0x84c6a553, 0x0c7e811d, 0x4b8181fd, 0x2674568f, 0x94896210, 0x0d6e87a6, 0xe0480f9e, 0xaf0b04f0, 0xaacd4ccc, + 0x18cec985, 0x20969a9e, 0xb190cf4a, 0x7add1f18, 0xc036fbee, 0x4245caff, 0xc344905f, 0x1dfe6053, 0xbf0601c0, + 0xa44ace0a, 0xab6273c9, 0xf2a88c45, 0xd23b8264, 0x34c2ec26, 0xce570e10, 0x0e4630bd, 0xe3eb4789, 0xf665b661, + 0xe057977b, 0xaa193923, 0x3017954f, 0x7a711b1e, 0x20583480, 0x2532da05, 0xad78e090, 0x3667ca4c, 0x066b7657, + 0x2567444b, 0x194ec9e0, 0x2edb827f, 0xb1401823, 0xc26cd9ff, 0x6fd7f641, 0x39d2f320, 0x0f0fe22a, 0x742dfee5, + 0x1ad7277d, 0x6f766d1b, 0xcc88dedf, 0xfa95ff25, 0x67c42dd6, 0x66e510f5, 0x6ed71be4, 0xf265a559, 0x8997aab8, + 0x4a86abbe, 0x4f047175, 0x59b00f4a, 0x82ba7234, 0xd3a81753, 0xac92292b, 0xe3fd3b24, 0xf6b2c4a0, 0x4c596b11, + 0x3f742cd1, 0xbb15f74e, 0x56eea259, 0x8b79eb9c, 0xf1de113d, 0x1c3d3dbe, 0xca8ef39f, 0x61b6293a, 0x4e4b74c7, + 0x319bcb75, 0xf2e48f4b, 0xdb0c8439, 0x285a9edc, 0x97f4e07c, 0xea8c9801, 0xd84438c9, 0xc2def1ce, 0x99f34b3d, + 0xbb37d944, 0xd632c6d3, 0x28044d93, 0xe200c371, 0xaa8479c1, 0xa188b88a, 0x4b2dbfea, 0xb8e34345, 0x8db34bce, + 0x329595cb, 0x2905e1bf, 0x007235a3, 0x2a2acf97, 0x0a3171de, 0x3669135e, 0x987358ce, 0x8d692801, 0x8bd03049, + 0x82a3cecf, 0xbe44d6c5, 0xceb2802e, 0x165d24db, 0x51c801b8, 0x6b84e02c, 0x13261123, 0x46a3ab66, 0xdc50a6f7, + 0x7c4e95cb, 0xc7a14e17, 0xa03965bd, 0x7fb68aec, 0x2f268d3e, 0xcd6f095b, 0x4ced2018, 0x7b7c3c76, 0x36e8a0c4, + 0xa53067cd, 0x9469b12f, 0x86ffd9c7, 0x909e84cf, 0x591fb34d, 0xcbec6274, 0x014513ba, 0x3b5ab3a3, 0x1e0ff7a6, + 0xf99c8df9, 0x41ea2e46, 0xa8124a99, 0x9a61e6c9, 0xd0b0f054, 0xf711d3c5, 0x6214952f, 0xc7bef68a, 0x627ad183, + 0xb624fcaf, 0x63db7bec, 0xc5c62329, 0x718a79a4, 0x4786d2d5, 0xd198f724, 0x92577935, 0xd9905b94, 0xb9ba3a88, + 0xa9acd4ee, 0x51ce62c6, 0x2c8c5296, 0x108c38ac, 0x26a82778, 0x27100ed6, 0xc5e83fd7, 0x2a86e960, 0x411cb773, + 0x5593844a, 0x82586d69, 0x63b05c37, 0x0fd2b681, 0x4de2d032, 0xd40b3d86, 0x1ce8e784, 0x93ed3415, 0x04bb6556, + 0xdf10fdcd, 0x7fbc8586, 0x1d9a55e2, 0xe48c898c, 0x89a26ac2, 0xd598f771, 0x89e57236, 0x472d887c, 0x01757ad2, + 0xe98aea11, 0xea51243d, 0x26ccb359, 0xd7ad5777, 0x856017b1, 0xdbdd8f54, 0x5fd25865, 0xff70f445, 0x5e678fc1, + 0x9143078d, 0xd1001d25, 0x5fb99d91, 0xebdb4a7e, 0x299eed15, 0xf804a8e1, 0x0060b0ce, 0xc8826df4, 0x64fdc4bd, + 0xa20a85a9, 0xabe218a0, 0xbaeb1d06, 0x97454c3a, 0xe73584b3, 0x2ed4d6d0, 0x075bbe2f, 0x2b066332, 0x5057711d, + 0x3ea562de, 0x12f19209, 0xddebb68d, 0x9d86f1c3, 0xe67b0ad3, 0x483837a4, 0x8e24bbc2, 0x821478a1, 0x4504b886, + 0x8581b62a, 0x2602bcd1, 0x22767bf5, 0x3f38761c, 0xd36c62ef, 0x59a75948, 0x5c8770ab, 0xd8c91bae, 0xd58cd2a2, + 0x1f516691, 0xcf073d87, 0xda7b5736, 0x815e48e4, 0xae93d68d, 0x06dda188, 0x31e9a44b, 0x5d2b4be9, 0x59fb358b, + 0xb7651551, 0x25516ad9, 0x5c6db49e, 0x6f313106, 0x2ee99099, 0xb77931d6, 0xac758546, 0x04a8349e, 0xd42ff0ca, + 0x5ac6ca2d, 0x6009589f, 0x4822185c, 0xa06f4d80, 0x4bfec3f2, 0xacd318bb, 0x4e192596, 0x6714b64f, 0xf9825e58, + 0xfe638a1c, 0x5330cd6d, 0x7ffabff3, 0x70e1a4b2, 0x611c1d6a, 0xb89a15fe, 0x5694fa37, 0x4a2ada65, 0x696bb9d0, + 0x1cd3f89b, 0xaeb299d4, 0x7c9a6264, 0xe34b24e8, 0xef82fd0a, 0x37d159b0, 0xbb7e06e7, 0x0331a8b3, 0x154efd07, + 0x11f499e1, 0xb2c94bb2, 0xf2651a86, 0x12263988, 0x628934c1, 0x5f2f7a3a, 0x9a188b7e, 0x18eef4b4, 0xf772ac27, + 0xcb3642ea, 0x85647a9c, 0x92d99844, 0x6243dab1, 0xdb2cc472, 0x5af6e61d, 0x0879293a, 0x289022b7, 0x775dfbd5, + 0x2c88d058, 0x303864d9, 0x31cd279e, 0x99109b7a, 0xe9dbbc82, 0xd9f20e02, 0x35a3f5c8, 0x89bcec41, 0xf9b8e1b5, + 0x7ba2247b, 0x6c36b6c0, 0xff4684a9, 0x20e180d1, 0x1a26f5af, 0x3f029167, 0xc6286578, 0xea671668, 0x7dace0b1, + 0x9fbac223, 0x07bbed79, 0xa5265f64, 0xc9484628, 0xece44e21, 0xdf2b347c, 0x5d82bffc, 0xfd955ff3, 0x4e7ef717, + 0x9d3fe9f9, 0x7f32f83c, 0xf00c221c, 0xb4fd09d2, 0x67a02906, 0x777164a8, 0x32d47c14, 0x63a69faf, 0xd284948d, + 0x0afc1749, 0xf938e7f7, 0xde2679f1, 0x168f8dfd, 0x4783b9d4, 0xf2e3b92f, 0x35006c0d, 0xef93e013, 0x82259e83, + 0x82f4ca07, 0x4e3a1329, 0x2a443a9f, 0xd9353c37, 0xb2379bf8, 0x77bf23d4, 0x566e873d, 0x1bba9d69, 0x39764f4a, + 0xccb87f8b, 0x14e2c0b6, 0x7d0f1de4, 0x0ef8d912, 0xbb53ab97, 0x47669e07, 0xea29ce01, 0x43a79faf, 0xaed6704c, + 0x64868c06, 0xbd82b7ad, 0x629a3f4e, 0x5afa0b51, 0x4ab84053, 0x1a7194be, 0x1b0a8b74, 0xa9d72c5a, 0x75a2e829, + 0x0f9c49b7, 0x44321f10, 0xd37cfe07, 0xc5033924, 0x1f05eea4, 0x171aee5f, 0x549d29e3, 0x4169e2f0, 0x50042885, + 0xbc246839, 0x38873ef7, 0x70e71270, 0x2c89bee7, 0x0b0717c6, 0xe4fce65c, 0x4f759dd4, 0x646cef04, 0x3b91f684, + 0x3a3cb522, 0x52ee1abf, 0xbcdd918c, 0x9b47ceb4, 0xdedf4465, 0x0581d548, 0x04f6a22a, 0x7e3ac534, 0x1ace5460, + 0x292e9b3c, 0x888a7ecc, 0x111bd10f, 0x99a6c0d0, 0x37cdb16c, 0x8b7a4425, 0x4bb67439, 0xc6ff1f52, 0xcdbb6907, + 0xfb2c5f71, 0x3b950fa1, 0x0c2d4968, 0xd22eaf28, 0xa64eea0e, 0xe8f970f3, 0x7fd2e257, 0xb715cde4, 0x7dd46897, + 0xf8289696, 0xbf8a043e, 0x4afa1921, 0x79282c60, 0x23f8c563, 0xac172d8e, 0x400bd37f, 0x9aac6ca3, 0xadff1bf1, + 0xe38bacf5, 0x87996d7a, 0x54a2cec0, 0x2726dcf4, 0x17c7c9d3, 0xe67e7b39, 0x33663023, 0x538177a8, 0xdd0a4e50, + 0x1236c4fd, 0xd2e3dc27, 0xf03115e3, 0x7e2023b1, 0x2f7776f3, 0x43eace5c, 0x4cb71de9, 0x3a578723, 0x96330541, + 0xd66d57a2, 0x79f5e600, 0x1b0bb439, 0x1fed0086, 0x48b9e355, 0xeb8e91f7, 0xabde5122, 0xac4ef5f8, 0xc4594b5b, + 0xae8b0108, 0x9a83c393, 0xc13dce78, 0x86e71171, 0x1ae2b8b9, 0xd99d9607, 0x4632f1c9, 0x43f4892f, 0x96dc92bc, + 0x9c0da8f2, 0xeb8b79f9, 0x4207a730, 0x5b41afb7, 0x52fac629, 0xa78fa6bc, 0x0b43422a, 0xdd67e117, 0xcd3887eb, + 0x40f6f403, 0xbf52d1f6, 0xcd3fde6e, 0x6e201eb3, 0x62038e71, 0x2e4a0950, 0x34794045, 0x66261bf5, 0x91428efc, + 0x8d7d1036, 0x2b72f182, 0xa66c5063, 0xdea7bca6, 0xc8035e3e, 0x06faa4a1, 0x26722e5a, 0x082c86c4, 0x2a20a5d1, + 0xcece0551, 0x843be80b, 0x6a17fac9, 0x2caaaf1a, 0xdd865166, 0xb33d96c9, 0x536f1d97, 0x4763c816, 0x165d9809, + 0x3ad92896, 0x018e14be, 0xe31a780c, 0xe206ea16, 0xb1d37e70, 0x125e4b64, 0xd825cc67, 0x0b065f7d, 0x4e6b7e9d, + 0x4c6a5492, 0xca0726b6, 0x49c15c6a, 0x51402531, 0x803e3a93, 0x786e0349, 0x090fdaef, 0xe5491043, 0x75afc300, + 0x71a6bc29, 0x65efd0e0, 0xa15d5345, 0xfb744e2e, 0xc13dab30, 0x23a06cac, 0x359fe5fa, 0xa9e0d9e8, 0xbc01ce45, + 0xdf7e16a9, 0x5340688c, 0xdd4fe1b6, 0x4ca4ee01, 0xe2dec18a, 0x41caa48d, 0xdd0032ba, 0x71014307, 0xe07bdeb1, + 0x291c3ba6, 0x12620de2, 0x3d5a6519, 0x2343bc8c, 0x7a8c0e28, 0xf2b6e2ff, 0x479e66ee, 0x9a0025b8, 0x77fafe4f, + 0x01a4eba7, 0xc6faa1db, 0xbd4f4ffd, 0xd937e0f9, 0xfdf68d03, 0x1061f0ea, 0x6c8be0ba, 0xeed88a46, 0xa8b9b97a, + 0x2760b9bb, 0x322b6aa0, 0x48052305, 0x7580cc1d, 0xfd19f871, 0xc52bbc84, 0x127ee0d6, 0x2144e28a, 0x9f448e8f, + 0x9b5343ea, 0xa70a7097, 0x5d38cf2f, 0x2d03e9ae, 0x0bb96210, 0xdef9d77e, 0x2b49e626, 0x4fbd0cdc, 0x7eb0a5c9, + 0x6d03d59d, 0xc25d0147, 0x4697a2c0, 0x7cdece15, 0x782ee508, 0xb939f2c5, 0x9e981855, 0x6aca0cad, 0x336cce92, + 0xf030ed89, 0x8cafa7c1, 0xf858c121, 0x2caf1b16, 0xe2dbb97d, 0x6031008a, 0xbb42b6eb, 0x59847b8e, 0xb7debb32, + 0x2c12f199, 0x9a4c7332, 0xfe985aea, 0xc037cbf8, 0x1e33b2d5, 0xc594a03f, 0x641f9d99, 0x7db1568b, 0xa5c947b2, + 0x23b12c1b, 0xbe44d91e, 0xc04a8000, 0x1659ca3f, 0xd8b46e15, 0x068c9405, 0x209dc7ee, 0x4ed8962a, 0x4f8dd62f, + 0x2ede1fc4, 0x244f61de, 0x83daffb3, 0x2b28d968, 0x38dd7b55, 0xd0e6cd0c, 0x1172da17, 0x41f64cbe, 0x3f500d0a, + 0xeaeebf8b, 0x4f80bcf6, 0x29d9172b, 0x2af6b598, 0xe3a18caf, 0x3dfd77e6, 0xa0d941a0, 0xa3fd9f0e, 0xd6dfd70c, + 0x5c3f81b3, 0x3d644f24, 0x60082d32, 0x5d4c0676, 0x3afffe89, 0xc80b5547, 0x9d943943, 0x424430a2, 0xb3a4e5c4, + 0xf5bb2144, 0x1084d92d, 0x7ea3e332, 0x38898888, 0x20cbca4d, 0x18981394, 0x1a26b427, 0x3c5e8685, 0x24715561, + 0x1a295c97, 0x1728a499, 0x1b6bfa0e, 0x1bca92d4, 0xa8fa7663, 0x717bec98, 0xc4853dbd, 0xd66347bd, 0x6463e22c, + 0x7a4285c3, 0xc1e2a6d8, 0x2a0bd15b, 0xee10dd49, 0x778cb87f, 0xeb947afc, 0x1e4b04b1, 0xd266e525, 0x8f135d6b, + 0x19dca368, 0x35abe51d, 0x5d573ee3, 0xfa87b390, 0xece24f0d, 0x3f4dfd79, 0x3a142d98, 0x3ce76539, 0x7987ae45, + 0x1a617d01, 0xf9eb0345, 0x80cd6931, 0xcfc2e446, 0x6f7d679e, 0xd74de4fc, 0xb660598f, 0x02301c57, 0x3dce6e80, + 0x65ddbd03, 0x87cfb833, 0x09e5b257, 0x4c501c23, 0x2b28ac94, 0x285b2e98, 0xc6e0c877, 0x76050f1c, 0xe0072456, + 0x3425366c, 0xc63cc4d6, 0x4d17229f, 0x1f0a4b09, 0x9c7d5a73, 0xf4824cc1, 0x54081524, 0x568fa70a, 0x96635ff8, + 0x334a7f1e, 0xab1e2a6f, 0x8670c1a9, 0x1192fb9c, 0x0ef31f27, 0x48c7c3b5, 0xa5d44259, 0x011ecaed, 0x570ed039, + 0x683d1c5d, 0x7ba418f5, 0x81c26577, 0x6df4b105, 0x242fad3d, 0xcf156af5, 0xfb93105f, 0xa98747d6, 0x9d0f32a6, + 0xbe5f648e, 0x2c9ab4d0, 0x104aa52e, 0x5ccd3fd2, 0x2f59ffed, 0x5611296a, 0x1d66712d, 0x03bac541, 0xaa365585, + 0xc47c8c84, 0xdda5852e, 0x927ed385, 0xadaacd30, 0x4bd93d89, 0x44542438, 0x26f49cf0, 0x217837d6, 0x7921ff3e, + 0xa3015037, 0xeeda0115, 0x2d21c8d0, 0x1a111c99, 0xf9ff1a25, 0xd5d404fd, 0x36e4bd8e, 0x075907a3, 0x540a2cd9, + 0xdd1fce2b, 0x8a88a2bf, 0xf8c1bf16, 0x189c5844, 0xf2020a2e, 0x04b5c0e3, 0x3e574918, 0x3d1dda73, 0xe518d1a1, + 0xc043786e, 0x323a26b2, 0xcec1b5d3, 0x65d87d34, 0x1e7d2702, 0x905dd1bd, 0xa8395ee5, 0x249a5ee7, 0x4fd5e4a2, + 0x0d89e747, 0x56d0b3bf, 0x1e52255c, 0x374a0d96, 0x20715cc4, 0xb7100457, 0x32523fbf, 0x4b4ee063, 0xab73fb91, + 0x24760e62, 0x340091a8, 0x272a129c, 0x03493240, 0xc9d1c52b, 0x40cfb5f9, 0x41bcd22f, 0x23454170, 0x6565c3e2, + 0x177de95c, 0x930d9d2a, 0xca789491, 0x5427787a, 0x7c483e30, 0xb4b4bc0c, 0xe539b3a1, 0x6fc8e8ec, 0xf027efd5, + 0x55975b0e, 0x7ebb63e5, 0xa56acbc4, 0x18278a25, 0xa6f6a9e5, 0xbe14dfdc, 0xd2065f4e, 0x3de7c689, 0x2bc9ced2, + 0x2e5b5983, 0xafbdc2cc, 0xb03596bf, 0x40916d4d, 0xc83a5411, 0xa8c2da53, 0xe6f73f3f, 0xea89ced3, 0xf55dba4a, + 0x1ee6bbb8, 0x0a9892a7, 0xd56006f2, 0xec138a8d, 0xd01d7ed0, 0x1e4ea83d, 0x8be0c1d9, 0xcfa0b005, 0xf532b9f0, + 0x80563984, 0xb3a59038, 0xb23e08cd, 0xa5a470be, 0x4bba6dca, 0x1dd6348f, 0x1c49403b, 0xa1853f27, 0xb7b99d57, + 0x81160a99, 0xe9ea5ec5, 0x08e38190, 0x8ef5f4f6, 0xa8295bee, 0x3011a30f, 0xdd3e6935, 0xb58906e2, 0xd78aa7e2, + 0x4f823fec, 0xb2ad6be8, 0x3873af4e, 0xe489245f, 0x4c7c95d7, 0x64e3e4ce, 0x8f812234, 0xe34e2e8b, 0xb8e0690c, + 0xf93594c2, 0x7c247776, 0x4663978c, 0xdca98fa6, 0xf4fbad3a, 0x3bf1d597, 0x8859952f, 0xf9b7f6ed, 0xb2a31f3a, + 0xb4b93325, 0x379f5037, 0xb905c1bd, 0x19c30685, 0x24e4a7bc, 0x6bf23fa1, 0x95c1100b, 0x519048b7, 0xace71e73, + 0x3a79dabe, 0x2e28741e, 0x81c69dea, 0x21d4fb3c, 0xa0e6f814, 0x24b96f4d, 0xb987ddb7, 0xe7ee4975, 0xc6581e75, + 0x1b9f5be5, 0x45d5c546, 0xb8249841, 0x30c5b565, 0x1cc86c3a, 0x5337600b, 0x83784964, 0x513d5024, 0xbe69f80a, + 0x79790f15, 0x5223ac8b, 0x9f14b51a, 0x6d0a302e, 0x3a403446, 0x5db50618, 0x261660c7, 0xe6f00b11, 0x3977e572, + 0x06d23287, 0xe87aa100, 0x7653d8a2, 0x8ad07029, 0xdc0f04ae, 0x3edec3be, 0x56048113, 0x6f234b20, 0x5e87f1e3, + 0xc782d926, 0x0c265d6a, 0x72d032b6, 0xdd15a724, 0x1c1d52f3, 0xe367698e, 0x4294ef0e, 0x4143e789, 0xe82ee7f3, + 0x212fc9e6, 0x1ad603c5, 0x0f20a3d1, 0x61e50210, 0x0fdc8bcf, 0x5932a583, 0xf1b56bf8, 0x5bb67d8b, 0x8ba45140, + 0x6ee508d9, 0x7fd68f47, 0x23a808c0, 0x4a168099, 0x58e53eea, 0x703eaf95, 0x3ef2658f, 0xade384a4, 0x6138e01c, + 0x4a15a496, 0xd29305a0, 0x9f21018c, 0x93cfb677, 0x662c1ec0, 0x7cd8b90d, 0xfd9af42f, 0xb2248ee2, 0x0e9d53d3, + 0xb0367499, 0xdee4eb92, 0x60e27ac0, 0x815cd91a, 0x8ae80ac4, 0x5ef42cd6, 0x60b28a74, 0x86a6a326, 0x271f96ac, + 0x185b53fb, 0xbb329cdc, 0x75bbb1f3, 0x7a70adae, 0xfca41b74, 0x7a9f7778, 0x3fcd20dc, 0x6bcb966d, 0xae0b1f48, + 0x9c11bb2e, 0x45a6aa0d, 0xb6bb0544, 0x50ea381d, 0xadd09811, 0x34f6f98f, 0x050828cb, 0x15ea3717, 0x424faca8, + 0x0a07673b, 0x449b2062, 0xd7ee65cd, 0x41d2381c, 0x0343e106, 0xeb9f6633, 0xb38be08a, 0x2af63bf3, 0xded57c0f, + 0x24951246, 0xadf66c46, 0xdd2b97d3, 0x0b31f6e3, 0x3fe85ce2, 0x02a157bd, 0x7125b2a6, 0xa8ed921b, 0x8fe635b7, + 0x5675e045, 0xb2484af8, 0x309db473, 0x2d593fe3, 0xfd18c533, 0x5ccbabab, 0x816d939b, 0x3a8d7d2a, 0x18a1046f, + 0xa70f7f07, 0x8ebfd848, 0xdb04cb5d, 0x18679d68, 0xa7c46dc3, 0xaa43d48a, 0x76f0ea38, 0x9f00b75f, 0x4d93ab58, + 0x97a11726, 0x7279dac2, 0xdf4d15da, 0x46713ffc, 0x772e838e, 0x6a741427, 0xea4d6225, 0xbc28a5f2, 0x020c9ed6, + 0x3340a141, 0x1b49858f, 0x0c1a5bbb, 0xc79c5877, 0xe9c40b9f, 0x7c8087ec, 0x50fa6e2a, 0xd71d3ba2, 0x3612d60e, + 0xb32edccb, 0xde625545, 0x9dd1884f, 0x32cdc3b5, 0xec61ac1f, 0xfebd821c, 0x7a172cb5, 0x6e7f9bcb, 0xf45be6f5, + 0x5db0286c, 0x775a8031, 0xfe341cec, 0xcfe4063e, 0x38beb50a, 0x8419ce45, 0x17123771, 0x8400db40, 0xc3efbead, + 0x8f5b9513, 0x95344c32, 0xc6dccf4d, 0xa921693f, 0x7050fef3, 0xc49e00e2, 0xc9f5c993, 0xb5ced0e8, 0xac6ba2e6, + 0xf267773d, 0x63c05f7e, 0xe0ee9f17, 0x2245f10c, 0x829b5bdf, 0x8bc83629, 0x1d3e6a58, 0x1494f0f8, 0xdbea3303, + 0xa0a6cf33, 0x4160089a, 0x74a2d125, 0x52bb0fb0, 0x4c870caa, 0x251d0e27, 0x77785b1f, 0xf170652d, 0x24354645, + 0xb35d8108, 0xc6634f94, 0x7682e399, 0xe2d57a0a, 0x98839a66, 0xa12f68be, 0x88e9a2b7, 0xd9f0f4d5, 0x4bcb26f4, + 0x094c9319, 0x97a12c3d, 0x948b809a, 0x17831f90, 0x7296b7b4, 0xf5e22d34, 0x8108ee08, 0x58283fa2, 0x3f85f63c, + 0x78848d7c, 0x62926dac, 0xa4d6bf26, 0x41de0d3d, 0x8ed651f9, 0x89cf3df5, 0x492f7e33, 0x2065bf13, 0x3dd3439f, + 0x8366c69d, 0xc03505e7, 0x07afc857, 0xcd19bf4c, 0xe95ffcbd, 0x5139567a, 0x52bef3c6, 0x5f9dd084, 0xb5768d78, + 0xf1f4149d, 0x666fc892, 0x932c27d7, 0xec5ff1bc, 0x50d6bac3, 0xbe1aed17, 0xa34e01b8, 0x4aaef768, 0xf3448a73, + 0x55c860bf, 0x106f33c7, 0x48da17d2, 0xd9df6c2f, 0x70b625b6, 0xf9959a38, 0xb47b0ebc, 0x25200988, 0x29d0c4da, + 0x819c572a, 0x2b5100fc, 0xcb44efbd, 0x38693bf2, 0xd4701a28, 0xa6cb31f6, 0x5e048628, 0xfb20df8b, 0x451f55e6, + 0xb1fa0194, 0x5c5632ec, 0xe164d3c0, 0xa91ce4b3, 0x4268adfb, 0x5dd8d8db, 0xf4bdc713, 0x08b68c32, 0x858a64c6, + 0x0f3a6c8a, 0xd31d93ec, 0x33a2ffb5, 0xdd5a453c, 0xfd5ea415, 0x1c7ec15b, 0xa3146722, 0x7b74e9c7, 0x9f3ca02d, + 0x1014cee2, 0x3050bf74, 0x051aa679, 0xa05b36fa, 0x4fca0622, 0x6d4f3eb8, 0xc6fa90e4, 0x06a9e646, 0x1d2378cf, + 0x4d9117a4, 0x684e320e, 0x21be1a49, 0x7c268ab3, 0x7901e6bf, 0x6158ec15, 0x32a261bc, 0xdb41b0fe, 0xb68ff7db, + 0x51420568, 0x51269cab, 0x45553971, 0x3cfc4ab5, 0xe0968f5a, 0xfda23f36, 0x478abac8, 0x4fe0b545, 0x470471f5, + 0x24b1ec26, 0x41a00925, 0xd85e79fe, 0x108eb2c5, 0x964de8ff, 0xcffe493d, 0x417eeabe, 0x8c48badf, 0x2203ad1a, + 0xbc9d7ebc, 0x469a811c, 0xfda71c4c, 0xeb617574, 0x778fa89d, 0x6404ca45, 0xea7eb4e2, 0x75011f37, 0x259f9823, + 0xa95eb2b5, 0x200166d7, 0x929b967b, 0x3dbc6c8b, 0x887e3bbc, 0x0e91ac6b, 0xc927b046, 0xc3a82d99, 0x14a19cc6, + 0x648cc1c3, 0x545c6e37, 0x8c89cbed, 0xec54264c, 0x6cbedefa, 0x6431e9ad, 0x9af873f3, 0x1afa08bf, 0x516852a7, + 0xa7baf26b, 0xc4d35289, 0x3650dc4e, 0x6c83c079, 0x46f19780, 0x2716adcd, 0x268bc16d, 0xd765b804, 0xc4c7d8d3, + 0x6fbbed76, 0xaead230c, 0x2fcd30ff, 0x920d1001, 0xcb199b70, 0x8279380a, 0x8f1e5676, 0x691aee5d, 0x023367a8, + 0x40ce04cf, 0x80b28330, 0xecec8f0e, 0x6ddca04f, 0x1b026ee9, 0x8633dded, 0x503fb2e2, 0x7bc3dea4, 0xc981b9f9, + 0xa38bab35, 0x7bb8521d, 0x6077d00a, 0x1e70f876, 0x445ec589, 0x14eab75b, 0x150140a3, 0x9360a30f, 0xbf687993, + 0x7bfbddbd, 0x634eb082, 0x5ab9a810, 0x98e6eb0e, 0x2df7b610, 0xf434274a, 0x7e1daaac, 0x58fde125, 0x381f1a3b, + 0xddaf7c09, 0x7d1b2c52, 0x929c5f34, 0xc69398aa, 0xb53fb5a1, 0x918b135c, 0xaf8f7f25, 0xef3476ce, 0xafb1afaf, + 0xe5596068, 0x200697de, 0x33be5fc7, 0xa145571b, 0x2c6d26ed, 0x535de201, 0x9e813ece, 0x9128fffc, 0x77d1ad44, + 0x9befde34, 0xea4b41dd, 0xba7a4913, 0x21e95de8, 0x1e96f7ec, 0x9eec5aa6, 0xe07ae5c8, 0x658d87e2, 0x3d4660de, + 0x6265ab64, 0x9ff7f78f, 0x4820939a, 0x08fc266d, 0x462eec75, 0x08fc11f2, 0x7af25830, 0x6ac78ee5, 0xc041f5ae, + 0x69c84975, 0xc51efc7c, 0xc8281c6f, 0x26ade9c0, 0xa6242968, 0x5f10dc76, 0x1db88c5d, 0xff7d9f17, 0x65bbfbca, + 0xd2805666, 0x432e4d9b, 0x8381d503, 0xa76ddbef, 0xdb1964ee, 0x4c029133, 0xd695f2fe, 0xae161af9, 0xc50e05cc, + 0x75c8ed93, 0xe3437ad5, 0x08ae7237, 0xf9675c60, 0x8fe0e99f, 0xcadf4be7, 0x3ebf7612, 0x3550d3db, 0xc7c83ef8, + 0x7c1e1759, 0x00dbc66b, 0x5cbac9d2, 0x3597b922, 0x1e1e3355, 0x10d99744, 0x3f9ea0f7, 0x4ab57ad5, 0xa881ac18, + 0x10e0d659, 0x24ae9767, 0x1c38f619, 0x39aa2d20, 0xf4fd7219, 0x7155a3ff, 0xce8d6dee, 0x4f475409, 0x16f7efc6, + 0x0185c15f, 0x935ecca0, 0x4cf071ef, 0xf3af7b49, 0x70c86b7e, 0x41775d25, 0x5a37ca16, 0x008daef3, 0x5100a039, + 0x2fd53c38, 0x78eaf679, 0x8351fd1e, 0xd7bfe854, 0xac9207b9, 0x87b05ff2, 0xc6f31901, 0xa50f7afc, 0xffde3ca6, + 0xde079fe7, 0xaee223e5, 0x6e23524f, 0x84951bd9, 0x8c64c52c, 0x66774c4a, 0x4925b493, 0xe4b81421, 0x6b0e1383, + 0x3a81a959, 0x284861cc, 0xf4fa345a, 0x5d4d1245, 0xffc68fcb, 0x4e6facdc, 0x188ac395, 0x19b13157, 0xd876951e, + 0xdd995ca1, 0x76549427, 0x2b0b5610, 0x2c1ca852, 0x919a1742, 0x77df8800, 0x7286f2ea, 0x1f4c4b2e, 0xfc014ac7, + 0x2221d628, 0x4200b9d1, 0xa699d550, 0xdecc521e, 0x920481d9, 0xdade7765, 0x75864446, 0x3e6d147a, 0xfe124883, + 0x147d8f51, 0x8de7a9d5, 0x1efccd37, 0x30e0c188, 0x9fd328b7, 0x7e6f8ca4, 0x6ce9253e, 0xe3e20b27, 0x4737676c, + 0x9ea8c3bb, 0x66ac3dcc, 0xc12f6e8e, 0xdb83bd19, 0x77002024, 0x1383a74d, 0x833a1e0b, 0x9f747ade, 0x5d842867, + 0x8a651fe6, 0x660bf5b4, 0x6126caa4, 0xd288949c, 0x0a375ccc, 0xecefdc8c, 0xb86eafbf, 0x72a24aa5, 0x3e0cbdbc, + 0x203f0ff8, 0x6d34682f, 0xfb360c80, 0xad7de30e, 0xbd6469c7, 0xc99281c3, 0x83749f4e, 0x6dd204ed, 0x22df29fe, + 0x3a760d8f, 0xc1d29859, 0xc6f41bcf, 0x426e8dd5, 0x0a78dd67, 0x5697b4cc, 0x54464f5c, 0x4b794a08, 0x629cd208, + 0xba6e9f7e, 0xe45f8d89, 0xaa9990e8, 0x65362efe, 0xb4b0d1a4, 0x4e94c74b, 0xbe4d4b69, 0x80329293, 0x669848a7, + 0xd48f3bae, 0xa2e33679, 0xeeb4e514, 0x1370c897, 0xd5c02f6e, 0xefcb0f04, 0xec9bb166, 0x3f7387fd, 0x0cb5e0d0, + 0xa4e48913, 0x7d21a83c, 0x479b2298, 0xe21c68e1, 0xc4754c09, 0xc712fe03, 0xa06792bc, 0x91b0647c, 0x2917b0b1, + 0xba84f212, 0xfdd43daf, 0x05978ba0, 0x1ba0a877, 0x59295846, 0xf5eb7c20, 0x27f89e64, 0x9b704292, 0x7fe3bc7a, + 0xd64ec3bb, 0x591e3eb7, 0xba4bf60f, 0xa0b4812f, 0xeacdbe70, 0x35eced66, 0xb786faf5, 0x116de8e7, 0x5ffc5824, + 0xdb2b200a, 0xc73fc05c, 0xd6bcaaae, 0x0b4bbf04, 0x788a06ff, 0x63e7a530, 0x6cd36863, 0xd99977df, 0x4a99afd8, + 0x41f3190b, 0x083e4441, 0x4ba88689, 0xfa0ef62d, 0xd9bccb42, 0xfc0797f7, 0xb3dc581d, 0x4cb1892b, 0x2f7e1498, + 0xcd9215ff, 0x79ae278f, 0x59838b3d, 0x7b1737e0, 0x54244f7f, 0xb72a52bc, 0x2372985a, 0x12241d53, 0x6adc8539, + 0x9711abd0, 0xd8b24f36, 0x01980a3a, 0xd8b59f84, 0x75086d69, 0x62b3966c, 0xd01343a6, 0x6eca5c0d, 0x549577f5, + 0xbe111715, 0xd701d42a, 0x05a1bdb0, 0xf278ef4c, 0xae31e504, 0x6ed7bdee, 0xbf4c349f, 0xa74eb3ea, 0xb71274f9, + 0x91a56ca9, 0xbec35738, 0x9739f40b, 0xc005cbfa, 0x82cd5983, 0xee0cf47f, 0x4469cf1d, 0xd2aef6dd, 0xbcd7b016, + 0x986e82fe, 0xfd978861, 0x10c210d2, 0xfcbef2c6, 0x64f9f6ed, 0x15328bf5, 0xd9e50897, 0x457abbdf, 0xc85b4203, + 0x159cdf7d, 0x6fe38deb, 0xbba6e24c, 0x08771461, 0xbefdd29e, 0x5ca06667, 0xcefecb37, 0xc90661ad, 0x5e14f4dc, + 0x74f49c9f, 0xda7c7d89, 0xc54fb68b, 0x043b3db6, 0x4c577d46, 0x5785334c, 0x52fc2178, 0x9a0c4c9d, 0x22a6fb86, + 0x6762809a, 0x916c206c, 0x0be02f2c, 0x0dd94a9f, 0x66ecef06, 0x59a72d52, 0x4d3ddceb, 0x24c99b74, 0xec1bd3ed, + 0x280e6a89, 0x3fde1fe8, 0xc841196e, 0xdcb4ae66, 0x20e61c69, 0x226a87cf, 0x4ab88f39, 0xcdb51598, 0x1007a046, + 0x500958da, 0x46dd3be3, 0x7e9e433a, 0x973e279c, 0x35d9cf50, 0xeb26cffe, 0xc471c52c, 0x039ce931, 0xe0f97b52, + 0x4360a983, 0xf5ce202b, 0x21200db2, 0x32aade18, 0x53afc633, 0x2469d2f5, 0x89d24d88, 0x3bbb8c80, 0xa791e6b9, + 0xbec46474, 0x70f70413, 0x6ffd6368, 0x3c16cf1c, 0x41d2c391, 0x470bbd7a, 0x5f32bbcb, 0xd56672f5, 0x0199fcb1, + 0x21d9bf1a, 0xd03cf321, 0x1369cff2, 0x0ef098db, 0x00eedf16, 0x2e133a49, 0xd7b7de5f, 0xe2eb3b2c, 0xf4519b3a, + 0x0c62b78c, 0x9464783e, 0xdf71e28e, 0xd6bb3b8c, 0xb36cf127, 0xdf5ab111, 0xd0ef39ea, 0xa5721896, 0x3a8b8e81, + 0xa77fc3c0, 0x3eaa5f4e, 0xbf5566ce, 0x95b6d489, 0x24246e76, 0x3bc2d37a, 0xbcdf8d25, 0x3ebe7a59, 0x7f610c91, + 0x7736bcdd, 0x75bc2424, 0x85c70d05, 0xbeb7ba24, 0x4423de3b, 0x228f9f73, 0x7c01c1bf, 0x9f0d29a4, 0x61a80872, + 0x3ec5601f, 0x27ba04c4, 0xd7a5024e, 0x71452235, 0xfb211dc9, 0x61aa93d6, 0xbf25696f, 0x22b2f2a2, 0x969488a2, + 0x82dff5ba, 0xcfe623fd, 0x88329b88, 0x4cccb4ba, 0xb76482cc, 0xe5023477, 0xa46a3894, 0xbe7c5404, 0xd1fd3901, + 0xe6bbe2ce, 0x0c4f1b4f, 0xacc9b278, 0x3db561f4, 0x332dc3b6, 0xf38df13c, 0xeae891c4, 0x8f00c6d3, 0x778f1d35, + 0x99846b91, 0x5f3096ff, 0x4a87ec24, 0x7c7c7bfa, 0x47ee71c1, 0xb372259f, 0x572c7bbb, 0x9fac8e01, 0xbc3e5e7b, + 0x0a98ad4a, 0x8724098b, 0xb65b4238, 0x08816daf, 0x0ba64183, 0x50cc14e1, 0x42895df2, 0x8858e739, 0xcbe17ba9, + 0x1b74d24f, 0x4402d400, 0x5cc6ed20, 0x279a68ce, 0x7127622f, 0xb430e865, 0xe15ef496, 0x0ebe1de7, 0xd28793ef, + 0x1e95ce31, 0x753f0cb8, 0x9bdb6bfd, 0x5ecc4ba1, 0xf4421461, 0xadf6bdfd, 0xc01bd28e, 0x4419125c, 0x2d7d94e3, + 0x5073c54a, 0x96aeece3, 0x840a2b99, 0xb24aa255, 0x38345e2f, 0xf34125d6, 0xc761e37c, 0xb5ef96ce, 0x11d2d1fa, + 0xad59d51b, 0x360870ab, 0xbfcdf45d, 0x480e2047, 0x0dfda9b9, 0xdae944f9, 0x6f03ee85, 0x3b6f8dec, 0xed9fd4ce, + 0x2cfd70f7, 0xcb88d469, 0x5935984e, 0xa8d78801, 0x341df785, 0x020e6c47, 0x65f12cef, 0xdec04f23, 0x03e3fe4e, + 0xdd3008ff, 0xada46c49, 0x85e22f56, 0x278bb9f1, 0xfdcaa6b5, 0xaf47c5c9, 0x01381941, 0x3f60c1f6, 0x67f8da0e, + 0xa5939439, 0x4c0f815f, 0x2a17adbe, 0xed844395, 0xf2574d5b, 0x55e0b113, 0xdc8a1aef, 0x7ec73cd1, 0xb4d868e0, + 0x56f54288, 0x636cab2a, 0x5b33eb1b, 0x1a4f3fda, 0x613a2cb4, 0x5fac0fc4, 0x082f9f9a, 0xddea4a23, 0xc1484a94, + 0xa75a8bf9, 0x5575b1b5, 0x895bf61b, 0x7e3d5b23, 0x0c504c94, 0x8f7002be, 0xbb91b010, 0xe0c0e536, 0xdb74aee7, + 0xb1364dd8, 0x2d7610bc, 0xf0b00272, 0xa69f0300, 0x66e18979, 0x3268085a, 0x4efa9e50, 0xd084d664, 0x360f51fb, + 0x6b7a7c30, 0x2784ab4e, 0x3783c57e, 0xccf4e91d, 0x53b8639e, 0x194c94c8, 0xfe9f1f85, 0x2c3fd121, 0x5f61d770, + 0x5eae06a4, 0x58696c5a, 0xfc6871d1, 0x190701f4, 0x6ea70120, 0x1aabebf6, 0x634f5197, 0xee0233f9, 0xa86fec8c, + 0xf8b401e5, 0x3d41f088, 0xd040ff28, 0x35e174dd, 0x5e62e392, 0x7298867f, 0x4a0141f9, 0x16af8a83, 0xe79ade31, + 0x600f270d, 0xfba0bc80, 0x963ef16f, 0x1d356ea0, 0xfecd8e0f, 0xbe48905f, 0x4e444b91, 0xb00ddb84, 0x50dc11cc, + 0x66dbbdc1, 0x9b70316c, 0xaa65c3cd, 0xe4c95a37, 0x16807f45, 0x1c780fdb, 0xe48d9478, 0x551787d5, 0x5a9f9918, + 0x73d898a7, 0xdfadd8fd, 0x1929933e, 0x68ba46fe, 0x20216b46, 0x8ed90a4c, 0x468398db, 0x3d7c8352, 0x1791921e, + 0xbb5f1e08, 0x7e566151, 0x1c65b9ce, 0xd9a2f352, 0x81d68bd6, 0x80c980f5, 0xc9fd0a8f, 0x536fc6a3, 0x9e9d42bf, + 0x82fa063e, 0xcb52fabb, 0x07be95ad, 0x4677fb89, 0x3e6ce045, 0xa3b66e20, 0xc5061497, 0xffd971db, 0x5f535bc4, + 0x8c327bdf, 0xb1bc1ead, 0xea9cbf9d, 0xcdab1f9a, 0x76b2d7f2, 0xc3c2c476, 0xbffc7ea3, 0x0f2a9fdc, 0x33a14617, + 0x3fd9bb97, 0x07a1f3d9, 0xec3fabfb, 0xa9ff2d22, 0xf777121f, 0xa64456f4, 0xf7d1bd52, 0x411f3c98, 0x0f55fb48, + 0x053eacbb, 0x700c0ed5, 0x83b963ba, 0x97cd7698, 0x6f220158, 0xca43ce0d, 0x6b29fdf8, 0x60f1b4c6, 0xd547b235, + 0x0358ad8d, 0x7ebe869c, 0x5af8778e, 0xe2fbc986, 0xbd1c082f, 0xcd059775, 0x3cabcfda, 0xe2376984, 0x4747e9a9, + 0xd2373caf, 0xf6a5860b, 0xdfa4021d, 0x69ad5b16, 0x2284c521, 0x59d71496, 0x5f9c7000, 0x0c3b6c91, 0xbb9b4879, + 0x97582d54, 0xe0724668, 0xe2aeaa4c, 0x331f51b8, 0x6e2ca429, 0xc016e51e, 0x1c42d62f, 0x8b48d470, 0x271ae05f, + 0x5d90e07d, 0xf8785c52, 0x19a9c1e3, 0x02c97c1f, 0xb78faa43, 0xfbaeb138, 0x10586a10, 0x7dd1bd14, 0x91638d23, + 0xce1b1a7f, 0x30090d9c, 0xfff154b9, 0xdbd388e6, 0xa7ed52f9, 0x7bd0a9f0, 0x413dc608, 0x23475b4c, 0x3c79bb08, + 0x541906c3, 0xc25bfe53, 0x8cb22920, 0x396c9527, 0xc6e96e6d, 0xb1d78e9b, 0x978fb498, 0x36cd5f22, 0xac668ac5, + 0x54dafbfd, 0x593de62e, 0x2e42e635, 0xa881013f, 0xc094af28, 0x0efb8375, 0x11dab52e, 0x2540ed9b, 0xa68eded8, + 0x7abc5440, 0xde98a988, 0x9002bb36, 0xd84f6337, 0x75555601, 0x34586498, 0xd4dc0ef8, 0x7dd5914f, 0x8d99d5ed, + 0x4610e1a5, 0x270a8dec, 0x20dcbc37, 0x573da163, 0xc3de4fdd, 0xfed241c7, 0x5f702fdd, 0x69ef7655, 0x13a1d8ef, + 0xd3b95e3c, 0x1a5980fe, 0xb5319513, 0x9db66136, 0x5087d029, 0xfc5ee0b9, 0x3885f5f5, 0x434657f5, 0x3a93e272, + 0xd9352c83, 0x210a7dac, 0xc94a6161, 0xbecaaf13, 0xa203a2cb, 0xe4b7956e, 0x33a795ae, 0x3013f92d, 0x7017b2a2, + 0xe9648991, 0xf666727d, 0x87254196, 0x425e6c0d, 0xdd6921f2, 0xbaab70e6, 0x1950b964, 0xef38459c, 0xecc8dda3, + 0x0359da52, 0xbf0ea2f3, 0x26562873, 0x4b0c4eae, 0x3d39b42b, 0x24a24dcf, 0x6826ec80, 0xe6bcad15, 0xc709b4f6, + 0xea460683, 0x36d625ce, 0x8b397fe0, 0xa70fb52e, 0x3ae36977, 0x29420efc, 0x1ffe2ef9, 0x0b13fbc7, 0x8fa3efe6, + 0xff39eb23, 0x382bc4aa, 0xe4e01cac, 0x4d5a36ee, 0x65bf006b, 0xfcd44bca, 0x6a8977a0, 0xae97ebc1, 0xe198ac4a, + 0x6bf55534, 0x24b14646, 0xeccede04, 0x08196645, 0xf2ff38c2, 0x53c7ad99, 0x479f18f5, 0x9b838364, 0xa64bc511, + 0x60774fb5, 0x3b3d8676, 0x0450870f, 0x52c34a1d, 0x3291a5ff, 0x6fc88003, 0xe66014ce, 0x89952b9b, 0x926d28e7, + 0x97d1b86f, 0x27934ecb, 0x2bf47143, 0x6de7089a, 0x5069cdad, 0x0d9f31ed, 0x823b462d, 0x4ac4a013, 0x0b1c265b, + 0x67ff50eb, 0xf7ba8947, 0xedca75f0, 0x2c1562a0, 0x01b333b9, 0x5c229bb2, 0xd9438eb6, 0xebbb298a, 0x83f5346f, + 0x2ca83009, 0xcd6d1575, 0x1d869607, 0xc5844af1, 0xfb1d13bc, 0x0a923b7d, 0x543d836d, 0xce7b47c3, 0x09325077, + 0xddc69fc5, 0xa84fac2e, 0xf1a34dad, 0x037b9aa5, 0x1abb9cb8, 0x9373b949, 0xb990b1c8, 0xa578cf79, 0xe4dcc060, + 0x66c03367, 0xd9be1315, 0x4d555340, 0x11929d56, 0xaef2901c, 0xc57fdc57, 0xb93b1dda, 0x803acd41, 0x0a9d1d5c, + 0xace3a189, 0xb301b223, 0x1bcdef5c, 0xb1e320cc, 0x23f223e8, 0xfd7492d0, 0x8d2de4f2, 0xc9c5a5d7, 0x649a3287, + 0xf215a122, 0xe08f3ffe, 0x65653b50, 0x941fd735, 0xb3d79d1f, 0x7070d2b9, 0x70ce8d7b, 0x67889ef8, 0x9bdc7d28, + 0xcaf4f4f6, 0x05fef23c, 0x48b7dc57, 0x8bd7fa12, 0xa52c4ef4, 0x89a79b8a, 0x3ba605e2, 0xc819c385, 0x9e9f9104, + 0x8d5bcbf2, 0xe4fdf73b, 0x0643276f, 0x790eacaa, 0x13a90024, 0x3f1f28f3, 0xd8bd6ef8, 0xd8f910d2, 0x00c6be15, + 0xe06016f5, 0xaa221402, 0xa029ff77, 0x7817ba1a, 0xf9ed2c16, 0xe0971174, 0x3e7e3b5c, 0x60cdf284, 0xef759e55, + 0x4020458b, 0x182d9540, 0x85a32cab, 0x7be4e579, 0x1ea122b0, 0xd350c4b4, 0x8d44340b, 0xed086e64, 0xd411bff3, + 0xc08503e4, 0x032a0396, 0xd221159c, 0x6f7d68ed, 0x895a623a, 0x0909a5bb, 0xbee06f06, 0xb690e2fc, 0xdbd5cebc, + 0x265deef0, 0x6f2bf00f, 0xacef4f16, 0x09f65401, 0x1aadd1d7, 0x53ae0c18, 0xde0b4424, 0x936b315e, 0x712cb052, + 0xef49abac, 0xa3f4b791, 0xadbf41e5, 0xfaa53a83, 0x15f0595d, 0xd9e2cbb5, 0x6db0d781, 0x08a045f5, 0x34d4343f, + 0xe01bb483, 0x4a069213, 0xf5fbc43e, 0x23769f5e, 0xb305d49f, 0x4afef682, 0x3e557f40, 0xc8f8b987, 0xbe8d4db9, + 0x39704de6, 0x08cacb6d, 0x97c3c23a, 0xfab89da9, 0xe5dffd65, 0x5d11ab26, 0x5985d8b0, 0x8b6f15cd, 0x3731a369, + 0x9e616045, 0xbb07df01, 0x7d63bf86, 0xe457c930, 0x8f322cf0, 0xad0245b8, 0x5ff2b4dd, 0xc61bbdfd, 0x6242de03, + 0xe5b42446, 0xe03362fa, 0x7847fb04, 0x5afb1e6d, 0x0a072803, 0x0d48fc22, 0xa63c500f, 0x6fb7c6c8, 0x539ac025, + 0x55bdd19f, 0xb9b74278, 0x2e29de06, 0x9e71e2c2, 0x3619ca29, 0x8590bc96, 0xa7de08fe, 0x2b6f54cb, 0x34504373, + 0xe5ac41d7, 0x764b6ea5, 0x0418a0dd, 0x886cfe9a, 0xad5e90c5, 0xa87ae68a, 0xfaea2295, 0x70bda1ae, 0x24b9d102, + 0xa05d8bfc, 0x67c23eca, 0x1f9aee2e, 0xb6360e7f, 0x2676e750, 0x62fc7ced, 0xed7e3ed7, 0x61b5e969, 0xa6643ef2, + 0x13f78cec, 0x55d5c9e3, 0x7d0e1837, 0xd73509ce, 0x9ef54531, 0x53c616e0, 0x8debd429, 0x2de3ea22, 0xc498e68e, + 0x7287080e, 0x9aeac5da, 0x6edd1a1e, 0x1d6ec11b, 0x6314a901, 0xaaa84229, 0xb134b896, 0xc9d9f8d9, 0x8ff53af4, + 0xc8bc481b, 0x13ec8911, 0x4236d4eb, 0x975e841d, 0x531f9933, 0xad8706a6, 0x219544fb, 0x1c8dee20, 0x933c2bab, + 0x181b672e, 0xf9720f21, 0xbbe02e5b, 0xf28d5c07, 0x75c60f36, 0x756f764b, 0xb3c19956, 0xa48053d2, 0x14c8d0a9, + 0x3f541528, 0xe08a771e, 0xaa208bd3, 0x48aafb11, 0xb5a34887, 0xed4968af, 0xaf4a2979, 0x6d12f3d2, 0x7bf15781, + 0x3d861eb2, 0xc8d093b5, 0xd4af20f4, 0x8f8bec35, 0x61b78976, 0x6bd7c5e8, 0x1ecf4478, 0x89f76893, 0xdd7fc4f6, + 0x9575c902, 0x353cbd32, 0x122f2f2c, 0x12799078, 0xe115b5b6, 0x300ba238, 0x9641654f, 0x269c8c41, 0x1ba8dfaf, + 0xb58b6115, 0xccf81b09, 0xc484018e, 0x53e7f876, 0x33cb516d, 0xa598cd85, 0x96ff6cef, 0x6a01be51, 0x7e6da28e, + 0xec588f84, 0x50a23131, 0x4705dbea, 0xe4130e37, 0x844f43c1, 0x94a5d756, 0xb28a947b, 0x46b9b710, 0x812b8c04, + 0x08665e95, 0x0bbe6687, 0x3f5db4a7, 0x0d9d6564, 0xb2cd24fe, 0x435c572e, 0x738a8784, 0x734885a8, 0x7ea18bd1, + 0x76536b62, 0xf0b48e79, 0x60e8a486, 0x3a97dac8, 0xc8115663, 0x549d5228, 0x93664af2, 0x4170d3a6, 0x51cc64a3, + 0x47e50f43, 0xfd089994, 0xa7bf3669, 0x27c86218, 0xa2247c34, 0xcb0d4c98, 0xb942ea24, 0x7dafaf03, 0x39c8b291, + 0xa4dae21e, 0xeaff9c6c, 0x9fbe9c1e, 0x5beed636, 0x458721c7, 0x7897d79a, 0x8997ede2, 0x23408af9, 0xa16a6a89, + 0xf0d8d1fc, 0x88e265c8, 0xac9199f1, 0x51a39e4b, 0xe4445e46, 0xec2efde1, 0xd7d72398, 0xed2268b9, 0xbf073032, + 0xb7a5df43, 0x2bfcd0cb, 0x9b0125be, 0x71f9f9c9, 0xcc8182f9, 0xc8df86f3, 0x602761aa, 0x90657a06, 0x6ebd28ae, + 0xafaf29c9, 0xe34694ba, 0x61b2e8c5, 0xce4e7924, 0x657e0afd, 0x763e45fc, 0xc919161d, 0x7901c017, 0x9c411a6e, + 0x4f992658, 0x8dbac46a, 0x6aeec55e, 0x890995f8, 0x6dbf896e, 0xef063d70, 0x6e43a93e, 0x463ccd4b, 0x930b8bf5, + 0xbd0c9edb, 0x1a4f00f2, 0xdad07157, 0x4a53d6f2, 0x4507bdeb, 0x1d66ae55, 0x65cd467d, 0x4457ea6c, 0x7b63a40d, + 0xcc988b9a, 0xc92f1255, 0xb3620de4, 0x20af699c, 0x2d57af04, 0xb8cebe99, 0xca3386c4, 0xcb7064af, 0x250f7d6d, + 0x89daab04, 0x1fd4df63, 0x03cc955a, 0xe7b65b0b, 0x9f308231, 0xfdee35d5, 0x67952ae1, 0xef57ba35, 0x26debae3, + 0x278a27c4, 0xaedad107, 0x029afec4, 0x06be2547, 0x03ccdd16, 0x4ae9edf4, 0x164dc66d, 0x72808858, 0x8266b490, + 0x6371d8da, 0xbbba9710, 0x3a2f8a5e, 0xb7226451, 0xec0e3241, 0x0c013c22, 0xb7635ba2, 0xdb206d85, 0x939de79f, + 0x7b6dd4c8, 0xda7ff402, 0x1a13e32d, 0x304084dc, 0x23b85ad0, 0x2c06c157, 0x1687aca6, 0x865b43ed, 0x7861b813, + 0xb846e388, 0x4ad13c16, 0xb35e3b7e, 0x932870f0, 0xcf4d8779, 0x9bbec694, 0x9544d55b, 0x32d4cfff, 0x151ead2b, + 0x81f3ddf6, 0x4b2f74df, 0xcced2f0a, 0x3ae10a3f, 0x24172442, 0x64b7d114, 0x3ec4d54e, 0xc5e4755f, 0x439b8713, + 0xeb061e09, 0x7a125e49, 0x5df86019, 0x8ff08119, 0x8ebed408, 0x14ff71aa, 0x5424b7b5, 0xa7b754a5, 0x7036b5bd, + 0x75762122, 0x7f42117e, 0x2615c731, 0x4312c4bb, 0xdecee840, 0xedb3e8c9, 0xc3002ec4, 0xac55da69, 0xbd0cf99e, + 0x3e6601cb, 0x47a1a5a2, 0x3576086c, 0x8c625563, 0x06f203b1, 0x314c44c5, 0x9376844d, 0xa30e3fc8, 0xb7607bb6, + 0x2770d2f0, 0x2ed305f8, 0x9c508944, 0x2d28428b, 0xf5791986, 0x0bea0854, 0xe87682a7, 0x8dcdd57b, 0x3c5f7f62, + 0xe2c34ed9, 0x88b943bd, 0x3c526f89, 0xe0a81f06, 0xee7ea8e1, 0x92cfbd53, 0x95106aa8, 0x8d90cd5b, 0x1ba728f1, + 0x9bc67c35, 0x2899f904, 0xa6c6e5e1, 0x226bc9c3, 0x65abe7b1, 0xdce035f6, 0xd2b61238, 0x02e6e2cf, 0x54c12fec, + 0xc161dbf5, 0x859f2828, 0x8c5b9e79, 0xa5df359d, 0xef3f1b55, 0xf8d268d0, 0x7d95c48a, 0xb830f34a, 0xccac243b, + 0x077e7db4, 0x7337f267, 0xffad979b, 0xcf02dbb1, 0x47df9fcd, 0x7463edc0, 0x1709b4a4, 0x133ae09e, 0x18814e26, + 0xda936a79, 0x1c8ebcf2, 0x62817a87, 0xcddbaab2, 0x9bda2a82, 0xbfb6cd6e, 0x9fa115e6, 0x962464f9, 0xeab20517, + 0x9afbcac0, 0x9a3a3d63, 0xfc4353c6, 0x146c20e4, 0x8c077d7d, 0xda9010c3, 0xd0c019d5, 0x90389132, 0xd302a79c, + 0x9cd86849, 0x7c1dcb97, 0xa3c7f285, 0xc08b956d, 0x071dae19, 0x98c219da, 0x8f390315, 0xb646c1fc, 0x868b6c62, + 0x55ac5af1, 0x7cf83310, 0xd20483db, 0x96d87f7b, 0x1fce67a7, 0x1c1a1047, 0xd88e0c66, 0xbd1c41a0, 0x52f19184, + 0xcc52d74c, 0xbaaad1b7, 0x3b6a80b9, 0x8d9e2df3, 0x430b51d0, 0xcc687781, 0xc5ca82e5, 0xa42c7fc6, 0xc2f54339, + 0x28290fc9, 0x8d336d6e, 0xb6d9870c, 0xe855c5e3, 0xb9833e86, 0xf2b92f79, 0xf6471c7a, 0x33d180c4, 0x0905c92e, + 0xb2717f66, 0x3ef96242, 0xe260069e, 0xc8dcaca2, 0x8d93c38a, 0x065984d1, 0x8d4b8cd2, 0x71796a14, 0xa0a27951, + 0xb75c9090, 0xdf711621, 0xe35f81fa, 0xd2b3e4fa, 0x3a0c98e3, 0x0137e6ee, 0x62b63d61, 0xc45ac451, 0x3e477607, + 0xf1aedf18, 0x71141b4b, 0x9a3423c2, 0x0d12214b, 0xf20b8ea7, 0x5c3acde1, 0x912d82b8, 0xcf25a406, 0xfed72e8f, + 0xdf34f620, 0x3bb37f5e, 0xc0d4c85f, 0x22da59d9, 0xed835c03, 0x2215e8ba, 0x4269e829, 0x734232b0, 0xd812550d, + 0xe5fdef06, 0x3adc21a2, 0x03061a83, 0xe0d6b05f, 0x6a50fa60, 0x44aebdca, 0x6a90c92e, 0xea62fbef, 0xa5a19b7e, + 0x53b661d2, 0x2b72b7d5, 0x33217196, 0x76836928, 0x7be63aa0, 0x0f32c773, 0xc868ba8c, 0x02f3820d, 0x8e597e57, + 0x3176f661, 0x9cf5da78, 0xacc37217, 0x1ee68b5c, 0xab67e331, 0xcaa6630b, 0xf0370aac, 0xe91fc5cb, 0x310772de, + 0x631a911c, 0xa8edcaf1, 0xbdfdca5b, 0xe1b183d0, 0x522cdb46, 0xba6f3bca, 0x43d88a3a, 0xae8c81ad, 0x9e747a46, + 0x8d7a6c19, 0x90b234be, 0x62d34c63, 0x46c5166a, 0x39e2f1f8, 0xef97420c, 0xa6ebb2dd, 0x9288a17c, 0xb72f690f, + 0x4e841141, 0xc1445f84, 0x4b9a5daf, 0x2fd649cc, 0x66cf10ec, 0x995d5f95, 0x8c432bca, 0xcb0f1e0f, 0x99f04a1b, + 0x5cf2a0d0, 0x6993d144, 0x661f1e8f, 0x00e76b6a, 0x5dc38c0f, 0x7a17eb6d, 0x1998abeb, 0xd390a265, 0x101fe557, + 0xc371a6f9, 0x1e709856, 0xffabf7fe, 0xa3a9973f, 0x9c2ff899, 0xd8fcbc58, 0x79f04a2c, 0x2d54529f, 0xd5bc8517, + 0x0aa0a55f, 0x81bc1318, 0xf4e78334, 0xdc842b6e, 0x481c2b2d, 0x3cbea61c, 0xc4f8a9e8, 0x7dcabc71, 0x2e0e55d9, + 0xe573c5b4, 0xe1497518, 0x0dc84dcc, 0xe4f638f5, 0x36daa4ec, 0x744f9ff2, 0x50399ac8, 0xe662c96b, 0x0d4277e6, + 0xb0aa3558, 0x946ac393, 0xe17956b9, 0xecae1d0c, 0x391bea36, 0xe4c13366, 0xe348641a, 0x8daca675, 0x8e332d8e, + 0xd4bd9f85, 0xeaa71224, 0x8a3900ff, 0x30c61fe0, 0x4895d297, 0x27affdca, 0xc20c585a, 0x4303af42, 0x927acc3b, + 0x67376595, 0xa084f3be, 0x012907c4, 0x6f9a6af7, 0xc6633020, 0x1e2bc30b, 0xa63a1196, 0x42fd5522, 0xae73ff91, + 0x8755dbef, 0x4d8ac1dd, 0xf597c119, 0x27dfc56a, 0x0fb9fd18, 0xbac68ef1, 0xd6afed34, 0xa1b3cd74, 0x6fb33ab0, + 0x5c72454b, 0x5b8405b7, 0xafbcd4ec, 0x3a2e13b5, 0xa62a1f85, 0x98364004, 0x42924ed2, 0x5d7408f3, 0x772904c1, + 0x6fbcd820, 0xc3e94414, 0x1bdef62e, 0x6b245e4d, 0xfd559621, 0x3bbbdfa5, 0xaa256463, 0x6647ad25, 0x32486223, + 0x2ca43110, 0x3c42f050, 0x47bbcf2c, 0xb57b58cf, 0xed935219, 0x938ce832, 0x6eceb9ed, 0xecab65fc, 0x97089e33, + 0xd969c2d0, 0x50a6e5c6, 0xb1a71397, 0x8dd5c98c, 0xd7e52947, 0xa11fb664, 0x99970615, 0xfd2bee29, 0xf7a61839, + 0x46499e62, 0xa4399d84, 0x0b381a1f, 0xba020db1, 0x3c785925, 0xfaf8c847, 0x541c0e12, 0x805d14e2, 0xe1850c30, + 0xe08f66bd, 0x8ce1bd61, 0x6cad310c, 0x682fcc5c, 0x085cc6f6, 0xaaae460b, 0x2c514000, 0x59d01f17, 0x2ac9a26c, + 0x5a55aa76, 0x4f4733ef, 0x47fef406, 0x41aee863, 0xe75f6460, 0xb5a56e9f, 0x8f4053cb, 0x9ad2c925, 0x98ac87b9, + 0xf0515544, 0x6a9dcc32, 0x7586c933, 0x78211f03, 0xd1a314f4, 0x502a63c1, 0xbec4c465, 0xba90179f, 0xada6268b, + 0x609c949c, 0x6c8a3427, 0xef0e1720, 0x41083b9b, 0x8f3da87a, 0x32154fd2, 0x0f1b1377, 0xce945662, 0x1a5406ef, + 0xcc26381f, 0x174371fe, 0x3d3dd5d6, 0x53ca96e9, 0xc5c50797, 0xd3b387f3, 0xe3d743dc, 0xce7ceb6d, 0x08c27668, + 0x04879d01, 0x460ae430, 0xb8cba93f, 0x3ec26cf3, 0x93c36450, 0x3e72f2c6, 0x71d57414, 0x21997e1b, 0xa08e2d17, + 0xcb4a439e, 0x3c705d2d, 0x3decb54a, 0x0374c52f, 0xbd2843d0, 0x2f176563, 0xce9069c2, 0x38399d82, 0x322adbd6, + 0x69d4b869, 0x29e62ca4, 0x7e7546f2, 0x55d9e41a, 0x9a19b073, 0x9395d32d, 0xaa711c2d, 0xfeee413e, 0xeaa8837f, + 0xa2a5f124, 0x76f65a42, 0x8f408ecf, 0x4ee995a0, 0xd50e0c2b, 0xb5d1912c, 0xa7546e5b, 0x68a35392, 0x590892ce, + 0xe7366e53, 0x8bbe0891, 0x98ef078d, 0x13d0d191, 0x65beb278, 0xf3670a91, 0x2c79024e, 0x136d4540, 0xf8245491, + 0xb948f4ba, 0x30f899e9, 0x5728c3e7, 0x7ef7d995, 0x30f77053, 0x0558febc, 0x242508fe, 0x99cf48fd, 0x66eaa7c7, + 0xedfa9de6, 0x7e0f5c18, 0x5d771121, 0xf5b82db7, 0xa0e429d7, 0x70cd4549, 0x0f3cbef2, 0x69bf8f0d, 0xf47dbf57, + 0x0ca3b928, 0xdc560291, 0xf93603c0, 0x93c6efc3, 0xa160327b, 0x500a3212, 0xca026269, 0x2baf86d7, 0x57373a10, + 0x43347c1a, 0xcc8f56ff, 0xf25f5b6b, 0x8593adae, 0x66dc339d, 0xc774fb14, 0xe5adced6, 0x287bda99, 0x0daaca38, + 0xe68cabe0, 0x379669af, 0x7d7e3878, 0x644a6fd8, 0x30d4c6d3, 0x0330d2a7, 0x60d6389c, 0xabaa502f, 0xa9a9a9e6, + 0x332d8753, 0x9d1eca94, 0xae9193f4, 0xde8cb580, 0x8908e402, 0xe51ffb64, 0x999c63b3, 0xfd617497, 0x05d4adb8, + 0xf9e9031f, 0x0f96d9b1, 0x1efedd55, 0x3539e07d, 0x02ca7918, 0x70bf53af, 0x55c1ea4a, 0xebbd6c23, 0xb0e7c56c, + 0x02407354, 0xd59fae07, 0x9a0e7707, 0x9faee3a4, 0xa9a04740, 0x398df47b, 0x458b95d6, 0xba7d39c7, 0x69b21e3d, + 0x7bd6b6a1, 0xba9ed5c1, 0x3de36cf2, 0x270da498, 0x362c08fc, 0x5e93cb4b, 0x1b874657, 0x54af067d, 0x80cf8b84, + 0x07b3f079, 0x8b78f266, 0x8060fb46, 0xd7138fc1, 0x3dcb1225, 0x74276fe1, 0x35c7ee86, 0x48a58acf, 0x9d4b83ce, + 0x95a15bfd, 0x0d70463d, 0x8daf6d69, 0xaccf4cb0, 0xac6524d4, 0xf01d5696, 0xfef5ad3b, 0x67b3f590, 0x527ca541, + 0xd7154d88, 0xb317fda7, 0x144e5da6, 0xeb9d8888, 0x0b87d22d, 0xa5a25056, 0x550f41e1, 0x13f14b96, 0xdadfd378, + 0xb461c309, 0xce54ef09, 0x628bdf09, 0x1a9fce69, 0x0e31aeb2, 0xa8e6ddd5, 0x9dffea7b, 0x67f2503d, 0xf0998fd3, + 0x53334557, 0x766875ad, 0xf6c524f3, 0x100418c6, 0x80c9fec8, 0xb89acab6, 0x6dd3b788, 0x63e733c5, 0x3873c22f, + 0xa9e3453a, 0x2593fb95, 0x35434968, 0x078da9a4, 0x777320c1, 0xa8f666d8, 0x89cdf324, 0xa0ff45e0, 0x5f2ff9cf, + 0x1669d4e0, 0xaac4d8f8, 0xf9c4427d, 0x925bb311, 0xd125e6db, 0x61077e1b, 0xce1a8041, 0xf42b2418, 0x19819557, + 0x67ca9f2e, 0xdc7efcee, 0x5fafee2b, 0x30e38299, 0x68b11bc4, 0xc87c629a, 0x7cfa493d, 0x2f92c9b8, 0x41874919, + 0x3c5daf5a, 0x321ae89e, 0x35ffd898, 0x5737a9d1, 0xb7e5a503, 0x584a71f3, 0x00f5efe4, 0x7a6856c5, 0x243a8b26, + 0x7e38efe7, 0x8f4cd2c8, 0x5d5c4dc0, 0x49eb0096, 0x717d2e06, 0x0f94759c, 0xc76b5fcb, 0x5e87c011, 0x65b39b41, + 0xbbe46cee, 0x10e6bd8e, 0x36cc3c7c, 0x0edf2409, 0xdfc45c97, 0x7f864545, 0x83531e05, 0x9dcda3d5, 0xfd139fb9, + 0xdba826de, 0xff22c1a3, 0x19037270, 0x3992d5d2, 0x88d0f8bf, 0xdb122b56, 0x0b3dfbfa, 0xc4f12a82, 0x6ab6213d, + 0xdcc4a566, 0x53211da4, 0x8d77d985, 0xd22fab5e, 0x0f795422, 0x3b23a060, 0xebb827f8, 0xb7741643, 0x69b44698, + 0x61ac5fa1, 0x63fc078f, 0xcda4ef6e, 0x6e36ec63, 0x5d978c8c, 0xc5b4aebf, 0xc978b1b0, 0x5b324351, 0x77c96f8e, + 0x890f275e, 0x3bfc5cd8, 0xf34b64df, 0x79e4e6df, 0xc515c0e6, 0xd3f87c5b, 0xadbd2a2c, 0xfca4f093, 0xba468fd8, + 0x793049f2, 0x0b2b3f36, 0x55e5064a, 0x5e6d414e, 0x571258e9, 0x2e8c19ba, 0xeccae93f, 0x70c7da5a, 0x323c636e, + 0xa392dc4c, 0xe1502de0, 0xa659424e, 0x075f3a8c, 0x079bfbab, 0xd139f9ee, 0xc9a3f3a4, 0x3ef73e49, 0x65f8882a, + 0x5c11b2e9, 0xd3c4a12c, 0x7182b037, 0xa9b045db, 0xf3d41e88, 0xfd646014, 0xce405494, 0x14a1c02c, 0x57f9706e, + 0xfe4cdd78, 0xdb1a56df, 0x8ba2dad3, 0xf87a02c3, 0xf1602e0d, 0xa6da06bf, 0x68b73af0, 0x07edfea1, 0x54ac362e, + 0x0b7fa743, 0x201bc12f, 0xa0ef68fe, 0xffd595fb, 0xc39a7b80, 0xe92dc372, 0xca2f3014, 0xce25d36a, 0x3bee1fad, + 0x433b899e, 0xbd03c34c, 0xaa20d8b8, 0xfa3cc39a, 0xaa186323, 0x045e2540, 0x8d51a03c, 0x89f1ebed, 0x926f12dc, + 0x6af80481, 0x2e5d4106, 0xda3cd6ac, 0x35aa0c22, 0xa2a9cd33, 0xbfb9f59d, 0xe5be7a26, 0xa89f9b56, 0xdb7d24c2, + 0x08e72259, 0xb8b587b4, 0x009952f1, 0x0c84cc70, 0x7543c48f, 0x005db3ac, 0x05bc0456, 0x5936869e, 0x6480184c, + 0x4294cffd, 0x6a13da09, 0xd0eac4a4, 0x472019c0, 0x1494d5c2, 0x6dfac15d, 0x77fb0907, 0x33ce55bf, 0x71bacd0d, + 0xcefd40ee, 0x5ae526fa, 0x7e41274c, 0x4bc718a7, 0x081247a9, 0xe6d4c22b, 0xa71410ec, 0x58b5060b, 0xc634d6ec, + 0x3415cdcf, 0x03d92ee6, 0xf8232ba0, 0xd7103111, 0x64521d81, 0xf211fe73, 0x59eddb7f, 0xba6c9a2b, 0x96745125, + 0x77f0e1e8, 0xea9511bd, 0x92cc0877, 0x81b9f02b, 0xc773ce5a, 0xde35c3ca, 0x312875c3, 0x4a644e84, 0x252a2ec9, + 0x8c68f47b, 0x01458907, 0xece5b212, 0x734c0e70, 0x58d790dd, 0xfee2af0c, 0xb83b5f7f, 0x5686bc3b, 0xa7cc4bc7, + 0xbb1d7b0a, 0x958443d6, 0x6640f243, 0x62199cff, 0x85675fba, 0xb7f57540, 0x71e34984, 0x0070d744, 0xc02eddd6, + 0x3801294e, 0x56f82390, 0xcf79ccce, 0xba804b2c, 0x67d04ffa, 0x4d0803ac, 0xc242923b, 0xd5b9ce87, 0x189f92ff, + 0xea7c501e, 0xe9424eac, 0x032aac5a, 0xf7e28b79, 0x2bcf9320, 0x41c117d3, 0xc9c5af5b, 0x611e333c, 0x58577ce9, + 0xed7ffd48, 0x65932ee0, 0xea38375b, 0xb62524cb, 0xa25b2a9e, 0xbcbcb236, 0x2829739f, 0xa726279b, 0x3a2a7cbb, + 0xf1f88c4a, 0x56a64009, 0x7ff05aad, 0xc5abfdbf, 0xf3077f31, 0x897a4f06, 0xe92cb0b6, 0x42e9c786, 0x87e24ce9, + 0xb5543f1d, 0xbd252e8e, 0xb73517e3, 0x27b5dda4, 0xd117e2c8, 0x97a5c47a, 0xf7067bb8, 0x5aa55e69, 0xa7a78e9b, + 0x79be586b, 0x44eb3feb, 0xf3d241d5, 0x1c8d504a, 0x01517b07, 0xfe7bb97d, 0xf52d07de, 0x05bda0c8, 0xbd598dd4, + 0xf03f8006, 0x8c190fc3, 0x008f5d78, 0x2ec70ff0, 0x19654336, 0x61be7850, 0xe2468138, 0xba64722f, 0x8d2b10c8, + 0xe350a236, 0x283bffc5, 0x4f1aed79, 0x5a1beab9, 0x30befbbd, 0x76f3e0a9, 0xd61534d7, 0xcbe36646, 0xb18133de, + 0x98f9c740, 0x430faf4a, 0xfbb70b73, 0x22e48a81, 0x43e6b117, 0x25c243ec, 0x9bbcc190, 0x301a5d67, 0x31d9b732, + 0x01085dd0, 0xca552431, 0xeb4ecf90, 0xef6d2902, 0x63a0950c, 0x6ffdda48, 0x7ae9ba90, 0xa2cd32dd, 0x145cd7cf, + 0xc3890c9a, 0x90bce844, 0xd94e2c3b, 0x533b0551, 0x9884ca03, 0x9e13bff7, 0xc6714b8b, 0x27ed409a, 0x79525871, + 0x42fbdac1, 0xafeaa2c7, 0xe18b6932, 0x4f7d1848, 0x43b37157, 0x5d8af7b2, 0x12540d78, 0x42580dbb, 0x241fd38a, + 0xa7eb52be, 0x0ea95b6d, 0x180a1d48, 0xf1f71cd6, 0xa39eae8e, 0x3da412be, 0x399453f7, 0x7da7769c, 0x4fc32641, + 0xd0b72ece, 0x2a979f87, 0x183878fa, 0x9346bd51, 0x73c836cb, 0xa2817a46, 0xcb380df6, 0x6b37c4c4, 0x2c1e645d, + 0xd800a51f, 0xbabad700, 0xd0c7ef72, 0xba62c9d9, 0xb4def6f9, 0x596bbb6d, 0xeb95046a, 0x330ddf2a, 0x44cff86e, + 0x2b8a527f, 0x34414075, 0xc5770753, 0x04bf64ac, 0x27295346, 0xa493d709, 0x17cc179a, 0x9d25b924, 0x9862b7f3, + 0x503449e3, 0xe9363f9a, 0x44ca2b63, 0xc7578ccf, 0x64a27ac5, 0x84bd8fc5, 0x7d44f1cf, 0xe15e48fd, 0xc5b36a9e, + 0x4875d366, 0xb1633ead, 0x8111fc14, 0x7aacd415, 0x74b9af32, 0x1d011f48, 0x829e131d, 0xcb782946, 0xb71876b6, + 0x0b3659ce, 0xc59140db, 0x5b746547, 0xe4b6b46d, 0x01951b9f, 0xde2c23e4, 0xf6cb80fa, 0x424e7298, 0x66fee481, + 0x20cd804e, 0x86f9b360, 0x14099e53, 0x5081dc5b, 0x70b0bd0d, 0x5c1401c7, 0x6dc8868a, 0xd14e87ec, 0x6127347e, + 0xfe3bc4d8, 0x6bef8539, 0x7c3194c3, 0x223c894f, 0x6714f56a, 0x96ec4886, 0xc5acd0c0, 0xb2c96584, 0x343d7fa6, + 0x6ba99556, 0xcbb48bf2, 0xfc2c3485, 0x80800778, 0xeba7b9d3, 0x3a30afde, 0x465fa90e, 0x6714944a, 0x76baacdf, + 0x02db6595, 0x2fe3547f, 0x3729e399, 0x74ad8d35, 0xe3a4a4e0, 0xf7bd8637, 0x94186302, 0xcef60cd1, 0xd8b7726e, + 0xfad26c8f, 0x3902e352, 0x8ea8871e, 0xc36025cb, 0xf184381e, 0x52dc7ce1, 0xa38666f1, 0x505d087e, 0x603df3ca, + 0x2bdb04e7, 0x8b893469, 0xbe782803, 0x932ebe4b, 0x36522dab, 0xc4aa2ec9, 0x52b8a65d, 0x4c30f589, 0xac7a822b, + 0x40f2088e, 0x1cb45840, 0xe5ca6ceb, 0xf48505eb, 0x945a3b66, 0x3f1d898a, 0xa04c1ed2, 0xc0273a53, 0x30412cb8, + 0x3d859e0f, 0xc226c7b0, 0x4311c779, 0xc33fc307, 0x6aaca797, 0x2df26dfc, 0xb4f11d81, 0xd350dab7, 0x6557c420, + 0x408cf507, 0x5a7a947b, 0x25c74896, 0x7c1df36e, 0x5984d0ee, 0xe536f4f4, 0x13eb0805, 0xa3a615e4, 0xdb411d92, + 0x8c4f5240, 0xb3fb0835, 0x81889744, 0x8b9d9def, 0xbf97acf7, 0xf493f3bd, 0xeb436ad7, 0x52e2d93f, 0x6d5dc7d2, + 0xc1d3136b, 0x3e239a15, 0x82b8c9f2, 0xee96fbd6, 0xc8a28b6a, 0x8ae80e6a, 0x481440ad, 0xa72e2ce6, 0x3c9b9a42, + 0xaa4e92a0, 0x7f5881d7, 0x59921f42, 0x88054d10, 0x2d22f63a, 0x6cf2fc6e, 0x3f289a63, 0x23e3c778, 0xa55309b9, + 0x7e1e80b7, 0xc14f8a9d, 0x6b93b377, 0x42102ef0, 0xe11ab68a, 0x4f5a44bc, 0xc0d303d2, 0x32c34126, 0x82e6f213, + 0x6ea3864a, 0x595c7a93, 0x9e6bed13, 0x87a7edc6, 0xa1a4c120, 0xcbf5e0f6, 0x14c6200d, 0x1bc1adec, 0xe3892e40, + 0x1e33ef6d, 0xe0b68e6f, 0x7d59c3a5, 0x42427f62, 0xa008c84e, 0x7e98291b, 0x4af91dc3, 0x73646ce8, 0x5eba2140, + 0xa9492bae, 0x8c977ffd, 0x45d2675f, 0x557bd37a, 0x2fcef0e9, 0xfb2a6782, 0x46ab030f, 0x609e9951, 0xc94ab1ec, + 0x303dc8d2, 0x02b26212, 0x68668e2c, 0xfadccb3d, 0xe697ec13, 0x587f1601, 0xdf797b6d, 0xf2f4b47e, 0xeb6f86f1, + 0xc8efaf00, 0xcb223019, 0xb2aa9844, 0xf715c5aa, 0x72370ce1, 0xbb739aa5, 0x590dcfd0, 0xd6ceb05f, 0xc35a02aa, + 0x60b742cc, 0xd47bb27d, 0x1dfac348, 0x68260cad, 0x38475e6f, 0xfd848892, 0x7d77d6d9, 0xe47d6217, 0x497765c3, + 0xdd9626ca, 0x98db9723, 0xe0a7bc61, 0x0a85edd3, 0xaf1cf078, 0xf583fdd1, 0x82a2332a, 0xc4cba90a, 0xcd39214c, + 0x725e7acb, 0xeb1f3e26, 0x8c4cf67d, 0x928b6b63, 0xd598001b, 0xc3f0a119, 0x58ad5da6, 0x75f463da, 0x588dfcee, + 0x295d78a2, 0xd7a2a6b5, 0x05f5a03c, 0xf79886a0, 0x76afdd47, 0x00a00138, 0xfe1774f5, 0xbc2fea14, 0x71480902, + 0x4f4fa2cb, 0x37983d13, 0x7f04fb43, 0x6f39745d, 0x23ee578b, 0x07dd1931, 0x64c5589d, 0xfeff2b8f, 0x09216836, + 0x420adb24, 0x0035d31e, 0x960df348, 0xf5f735ca, 0x4b12a919, 0xcd0040b7, 0xbdec818e, 0x2a271163, 0x5625fbb4, + 0xfedf55ca, 0x02110730, 0x58b8ea9b, 0x3bacbdc8, 0x1b16fb3a, 0x1857ce56, 0xf25f967f, 0x091accc4, 0xcd07de20, + 0x1a7ea4de, 0x609269bb, 0x7860286a, 0x6fb0e4e6, 0x7bbb4ebe, 0xdcd94aed, 0x88a9d6e4, 0x492127e8, 0x3117c592, + 0x8d0eba94, 0x46c6b2ae, 0x39510967, 0x9007f1e7, 0xb8a62f85, 0x01f438d6, 0x8090c0d2, 0x2bc62709, 0xbef651be, + 0x286a7d0f, 0xc09430b2, 0x8accaf11, 0xa9c37371, 0xb5949e5f, 0x0fcc3673, 0xc9380994, 0x0b4fbefb, 0x7d94b97f, + 0x7de2a330, 0xbf03ad13, 0xd74013a1, 0xc4f3b335, 0x1d52840d, 0x078f85fe, 0xa31e39ea, 0x5f3e907c, 0x60c8d9a7, + 0x1e277a26, 0x92602c70, 0x0b426392, 0x74d41e5d, 0x3627b418, 0x328d13b3, 0xb8432ed1, 0xe2d0806b, 0xeddaed1e, + 0x46a02c71, 0x29a321c5, 0x3cd7d6d3, 0x85eb09c9, 0x9a551c03, 0xc604c8a3, 0x6d7a8bb9, 0x83cf4754, 0x486339a8, + 0xb93b2323, 0xd98c5613, 0x9acbc531, 0xe66667bf, 0xbf54e54a, 0xdd75d492, 0x961e3775, 0xad9eafea, 0xd75dcd60, + 0xdd3f7db5, 0xf9a3b21b, 0xdec730b6, 0x0851f2d7, 0xd2e4fef7, 0x658504b5, 0xa6893bbf, 0x3bf3a5f5, 0xdf6e28fe, + 0xe16793b8, 0xe0bf5fa7, 0x57c8051c, 0xdc8c315f, 0x80d45439, 0x08a7a04f, 0x0122c8f4, 0xadde44af, 0x9aca2f84, + 0xa96af956, 0xf66aaa98, 0x87c82e86, 0xdc69b199, 0x5cee8cb5, 0xb2edb201, 0xff54fc91, 0xf3368031, 0xc0b39823, + 0x3c2675bd, 0xcf534c28, 0x44cdb9d6, 0xd892ea9b, 0x492724d7, 0x651ea225, 0xf9f72c77, 0x1daa5e90, 0x715408f7, + 0x2a69da36, 0x4a59619b, 0x01dcb4e0, 0x0601e096, 0x3488e54b, 0x75ee353d, 0x82b7ae78, 0xc47d12ee, 0x529d06f8, + 0x92d07f88, 0x7f471b6e, 0x3bbeab7a, 0x39807db2, 0x94824e9d, 0xc9e94219, 0x7a3168a8, 0xab4313bc, 0x9afb8e29, + 0x2e95885e, 0x5d9daf0b, 0x76e5018c, 0x19d96bd7, 0xf751a9af, 0x38f5a1f1, 0x85631108, 0x02b0ae01, 0x244a913a, + 0x4dc6c8d3, 0xaa8eef4f, 0xb44c077f, 0x824a1b79, 0xe35888ac, 0x7d86534d, 0xe52cf404, 0x6fdd7abe, 0xbee2d249, + 0x76299fe3, 0x35e3a244, 0x2383a89f, 0x46c4aff1, 0x09cad952, 0xe72dede0, 0x67e924d1, 0x223eb1be, 0x65d754d4, + 0xb0234f76, 0xe8a649d1, 0x55a8af30, 0xd2426b91, 0x8f97117d, 0x3d0173ef, 0xd84e4dc4, 0xb1b3dd05, 0x6fb4e710, + 0xad02ba62, 0x3ca1b057, 0x7018bbb3, 0xcf40c44d, 0xcbfb4410, 0x3ca5bbb5, 0xeee5651f, 0x0e161659, 0x0090cc4a, + 0xd351072f, 0xddad1cb8, 0xe8601d2e, 0xc05aa289, 0x5922ff92, 0xa6655b9b, 0x5fe4a1cd, 0x4aaeec06, 0x3131b354, + 0x41ae8051, 0x5e3eebda, 0x61bc03fc, 0xd42b009b, 0x6dde50c1, 0x678dd67b, 0x501627a0, 0x84921239, 0xd0d781d4, + 0x3ab98a50, 0xf29392a7, 0x5971cc93, 0xc6b5b8a4, 0xfb185003, 0x5b323513, 0x03196ec7, 0x45623f7d, 0x2b37ab87, + 0x2debf459, 0x2977860b, 0x46cbdb58, 0x5ce8cc8c, 0xaec790c8, 0x736f312e, 0x0a63aecf, 0x9e33da67, 0x3b9ff724, + 0x6f915be4, 0xcb734fce, 0xf1543239, 0xfd18d1b9, 0xf7162e81, 0xb3a90c76, 0xad917a9e, 0x1562501e, 0x5a9f9c5d, + 0x3104f1b7, 0x019cddbb, 0x8c287d17, 0xad617f99, 0xfa88b38e, 0x8b6c609d, 0x56c40754, 0xfa10401e, 0x85a69a6c, + 0x60392124, 0xc02ef463, 0x78c2416c, 0xa73f384c, 0x58dc6105, 0xf26a22d2, 0xb05b6619, 0x15cd1ff9, 0x03096d0e, + 0x3195c0ce, 0x89a0d56a, 0x4c4d269b, 0xdfc82745, 0x918b8495, 0xecc84bbe, 0x905d547c, 0xa2ed6362, 0xc2cee5ed, + 0x30216b6d, 0xd18e5124, 0xf4c6ab8b, 0xa9a327a5, 0xaca23b9e, 0x29fbd7ee, 0x175764da, 0x86efc26c, 0x825de26c, + 0x1c4fe78d, 0x283ce248, 0x4ac10c0c, 0x50bbf3fb, 0x029f6275, 0xe4fa99bf, 0x03e447f9, 0xb58fe8c4, 0xd3ff4b84, + 0x62ceb07a, 0x154821ec, 0x57acf840, 0x820ebc15, 0xdc3634b3, 0x5ded71c6, 0x50b7c917, 0xf45c8e44, 0xfa3d34f6, + 0xac3f72ec, 0x8cddaeba, 0x9fd76792, 0xe8f631cf, 0xec652ab1, 0x4f77b310, 0x8731f203, 0x9b1ca4d4, 0x66bc06b6, + 0xd7bf2a9f, 0xe85e9a7a, 0x3c4b23d9, 0x500c633c, 0xae4c3699, 0xcf603f66, 0x5516d253, 0xce9cb03d, 0x4e4e94ad, + 0x9a6c97c8, 0xf64195a2, 0x4654bfaa, 0xfafcb9b6, 0x19d8950e, 0x5b1e76db, 0xbd65ed3c, 0x9a7c9495, 0x6ae08520, + 0xc5e76655, 0xb8283a1b, 0xa99506f4, 0x9bad69ac, 0x88bd2344, 0xec8462d7, 0x2138c82b, 0xe481c196, 0xfd3f41cf, + 0xe94bae66, 0x5bcb5b13, 0x2898f120, 0x53bfc982, 0x08f986e4, 0xae207148, 0xc22bfc08, 0x8a5020ce, 0x9b58ea3e, + 0x6f72422e, 0xbbe61f89, 0x858581f6, 0xc7b1c6e9, 0x469fb2a8, 0xb4610534, 0x9d58f6fe, 0x26bf4649, 0xf315de28, + 0xcec0f753, 0xeab9d8cb, 0x080fef72, 0x3aeaa30b, 0x66d795c5, 0x4bfdeef1, 0xfc91af88, 0x39416dfd, 0x5bbf1404, + 0x42a017df, 0x68ed4aab, 0xe62ab313, 0x9e9225ef, 0x43f8c595, 0x23287a84, 0xa2eb5953, 0xb8127b33, 0xe77a570a, + 0xa44386f7, 0x29d11f1e, 0x9c790194, 0x3b591abd, 0xca34f643, 0x6d19bba4, 0x375d77f1, 0x0b251032, 0x1b9cad58, + 0x07f75a65, 0xe350bde0, 0x330d51db, 0x9ac02a7a, 0x93850dc4, 0x1c4e38c4, 0x4df16ab4, 0x4d0539b4, 0xbcd073a7, + 0xdedb7462, 0x9a1735f2, 0x3a270ddf, 0x6e84f448, 0xd43ff76b, 0x6c223839, 0xc0146552, 0xc26d2da5, 0x391cd6b5, + 0x366b271f, 0x5c7f49fa, 0x1535d991, 0x7b99ed3f, 0x1268bf4a, 0x8feb08f2, 0xb3147781, 0x73eef8ec, 0x9a3baa11, + 0x471b3d3e, 0x28e15300, 0x2cd29643, 0x7869b033, 0x8ee2e423, 0xeba17e0d, 0x1147e107, 0x10cd31dd, 0xf62b8269, + 0x770ed913, 0x37c9e6bd, 0x71d5a928, 0x534e3ef1, 0xac6f4f8e, 0x12e4986c, 0x0e980054, 0xd82a7b68, 0xa8b65319, + 0x0d789d69, 0x04ee8210, 0x5240cec3, 0x44cdf9eb, 0x3e9be0fc, 0x5b4a29f9, 0x63feb3f8, 0x9cfb2a6d, 0x8511a2af, + 0xa70f0dda, 0x3874ca42, 0x8c1e33ec, 0x5c198862, 0x5d3d2126, 0xca76ab0f, 0x4bcf0901, 0x34634fed, 0x5f2f50d0, + 0x0a62a4c8, 0xfa3f8f9a, 0x6838c4fa, 0x45bcf291, 0x33420971, 0x3b19032f, 0x5a78ab1b, 0x8a2a2d9c, 0xf6e42092, + 0xe932953d, 0x21440e30, 0xc80d9ac9, 0xf4e21c8b, 0x2e304404, 0xb0d8a528, 0x502ec2e0, 0xae02393c, 0x1a7f6fd3, + 0x284f7eae, 0x472e20b4, 0x566fd29b, 0x266e4ffb, 0x094113e4, 0xf89aa4fb, 0x4831b50b, 0xb10d2943, 0xdaaef780, + 0xbc6bddac, 0xb10a66e1, 0x1b4323d0, 0x4709e2e1, 0xb1c94599, 0x7602fe88, 0x6828bd9f, 0x9fe233f5, 0xe500a509, + 0xa3d5179b, 0x6781be15, 0x198b1ac4, 0xbb8d607b, 0x59c3b2c9, 0x640974e5, 0x1bec4641, 0x57bfbe8a, 0xb8ee6496, + 0xa70dc9fd, 0x2d2ef7fe, 0xc8f33ebb, 0x7354232d, 0xb499006a, 0x4753f8cf, 0xbf47144a, 0x15b0f955, 0x08c4d36b, + 0x8f24c18d, 0x86c613b7, 0xee941bc9, 0xe5a4e391, 0x4c14ca0e, 0x5760ddf4, 0xb79cf32b, 0xd3815126, 0xe07e1924, + 0xd7d8b2f7, 0xa607b6b8, 0x8644e7bc, 0xa2df704e, 0x12ef3958, 0xc6fdab8b, 0xeae25855, 0xa19cd609, 0x514b1c09, + 0x51f9fd39, 0xbc71de26, 0xc7be4c41, 0x99a05417, 0xbe634f4a, 0x615edc1b, 0x89f5df75, 0xd933cc15, 0xeda34c06, + 0xf83f96b8, 0x3a28e253, 0xd4d65669, 0x599587c6, 0xdb59fc44, 0xf610a652, 0x5ca01eba, 0x12c68171, 0x504165ce, + 0x1034ca59, 0x69a94ef8, 0xe810b073, 0x3d832886, 0x516e34aa, 0xd729fa0a, 0xe22f63aa, 0xae8bcb90, 0xf4965962, + 0x1750148f, 0x649c4ff7, 0x4417a2ae, 0x574d8c5d, 0xee6368e4, 0x251f2f44, 0x77e9bb1d, 0x4801f2b1, 0x077c927c, + 0x77bda395, 0xb08a6b4c, 0x6c52e0ca, 0x60e769d9, 0xf619855e, 0x7c7652a6, 0xc47a2d6e, 0xf04f973a, 0x9f572aad, + 0xedc49347, 0x8eeea5fa, 0xcfc7b7d5, 0x18d29c3d, 0xfdfdf3c9, 0xd209381c, 0xddfc4ee5, 0x1585dfe1, 0x2859f52c, + 0xd70869fd, 0xd6d6a175, 0xdfe4dec4, 0x0a21b1b5, 0xcfae9b8d, 0x921eb7ad, 0xc9020997, 0x73b44e46, 0xa3bce24a, + 0x3bbbb9b8, 0x4ea918e2, 0x16288893, 0xec331eaa, 0x3ddeea11, 0x6b22a45a, 0x178f2200, 0x543fbbbb, 0x90c223ba, + 0xc167a255, 0x968b52c7, 0x237b45f4, 0x39c9679a, 0x12d07be7, 0xcff443f2, 0x3de08c70, 0xf9eb46bf, 0xecd3696f, + 0xccdd0312, 0x510fd99c, 0x7b075ce5, 0xf2d5972c, 0x13b1a565, 0x647f4407, 0x3dda1c52, 0x0db195b0, 0x2b2f8eff, + 0xfa137377, 0x6caedd85, 0x8fe097e1, 0x10ac8564, 0x72981d2a, 0x08801390, 0x0e3f1ef3, 0x7108f544, 0x6633d426, + 0xc4bd651b, 0x7d06da4d, 0xbc1d9a63, 0x90a067d5, 0x9a7df559, 0x1d0a11b7, 0x1e5da7f3, 0x29fc2c9b, 0xaf70f7dc, + 0xe41b41fd, 0xab9624c3, 0x5d75b435, 0x002621ae, 0x7a9b9919, 0xa33b4861, 0x27d3f2cc, 0x9dd5a907, 0x065640c3, + 0x07086a7c, 0x6ad3c7e8, 0xda61d0fd, 0x997065cc, 0x7ef2b121, 0xeb787574, 0x4d335fd6, 0x32924acd, 0x7a9b34e4, + 0xb141aab8, 0x142c608c, 0x6da52db7, 0x38f48141, 0x3e8c6aa0, 0xb8096c4f, 0x7b861d61, 0xa60fd6b3, 0xc64e4612, + 0x0df0efb5, 0x82a2098c, 0xf58f70cf, 0x090f9316, 0x7adc0c57, 0x89c80d7a, 0x98379e82, 0x07627449, 0xba249bde, + 0xe4071277, 0x335b6e37, 0x10197c05, 0x9806fcf3, 0xd419c50c, 0xa924d154, 0x686a0968, 0x1d4b2dce, 0x5f21ba32, + 0x22a288ce, 0xd46494a9, 0xcacd96f7, 0xd4fb0ef8, 0xb52990ff, 0x4328b4a4, 0xd53e43d5, 0xe17e01ab, 0x22c5f729, + 0xee0e806e, 0xaea91ce4, 0xc9368cf1, 0x3298a441, 0xada607d5, 0x0ce64ea4, 0xb039ee8a, 0xc624916d, 0xce3cb963, + 0x6a21afd7, 0x8bf96410, 0x4618d43b, 0x7def1c9e, 0xcbec3e7e, 0x2fd1e025, 0x87d93d6b, 0x0ff5f5d8, 0x7c21d0d1, + 0xf5ec1657, 0xf4c2190b, 0x2eb3b608, 0x08745f07, 0x6ebf3462, 0xe421705c, 0xe86372f3, 0x49adf1da, 0x5aecc162, + 0x671d0028, 0x1ebbda45, 0xd6d010cc, 0xf5395b97, 0x21df6419, 0x2d4b3d3a, 0x6ad03908, 0x81931219, 0xff65858c, + 0x8e78697d, 0xa9ff5ca6, 0xf2e609c5, 0xccf21be7, 0x83966dfd, 0x8a3cc868, 0x39233e2a, 0xc8902098, 0x69c98dca, + 0xe3ef8e7c, 0xa163b614, 0x14d2a62a, 0xc2c5c281, 0x6cc9b9d8, 0x1062064c, 0x6040cfcc, 0xf92fc8f3, 0xb802811e, + 0xdf2af1db, 0xe8e6f840, 0x1f4ca9cf, 0x6ba56df1, 0xd0ca8462, 0xe37139a6, 0x2fa37f0e, 0x522fb55f, 0xf73269ef, + 0x0a3d8ca8, 0xf16a0a01, 0x1802107c, 0xb4439056, 0x4b0a451d, 0x89ea2c4c, 0xa129618b, 0xceebbdb8, 0x4538462f, + 0x0f0245f3, 0xba48bd00, 0xc35b8aec, 0x87486b26, 0x046413a7, 0x82f0e45f, 0x030c82f6, 0xc8863f3b, 0x5e477d1d, + 0x9c146856, 0x13e2206d, 0x13bf11d4, 0x2be3908f, 0x7a4a1945, 0x1ac7ca96, 0x0c83535e, 0x7390f976, 0x2f2daefb, + 0xf0d7a92d, 0x9fb3f3c2, 0xe1c6de32, 0x834e151b, 0x69ae51f8, 0x4ced1563, 0xec6fb8a2, 0xff68a14c, 0xdc0bf8fb, + 0x01e1bd7b, 0xbc687394, 0x40c2f545, 0xe8af3002, 0xd37a3c35, 0xe7ab8da4, 0xd2096256, 0x838d60da, 0x5e44811f, + 0xe67a6484, 0x272eba23, 0x34568289, 0xe665c623, 0x28e32ebb, 0x380e31e2, 0xec66fa5f, 0x9326ce9d, 0x5d566645, + 0xe60c3eb5, 0x521e1756, 0x5480e735, 0x07b7f520, 0x344470f7, 0xbad01966, 0x435288a1, 0x1b8e3bd3, 0x840bfffc, + 0x06e4073f, 0x5ab23cde, 0xdb0482be, 0xf53e30d1, 0x51d5640e, 0xb5572dcb, 0xad565df8, 0xe60e26c9, 0x03368102, + 0x239bd1df, 0x80cff272, 0x9640352c, 0xa13d9d05, 0xf2e59975, 0x6eb89c1a, 0x081fc914, 0x5fd76af5, 0xb420cc67, + 0xd3941e78, 0x1ad61f76, 0x8fc02d0e, 0xece7be6e, 0x7e13393c, 0xeea6da04, 0xa4a3d76e, 0x3648ad17, 0x8aef288e, + 0xa1ce51e4, 0x64a93a93, 0xfd2f5089, 0x599bac3a, 0x8d3a0170, 0xf8b3cd30, 0x89ab7843, 0x1d3e5db8, 0x06cbb16a, + 0xd28952d2, 0xca284893, 0x8fd1a1e1, 0xecc8aa4d, 0x465de563, 0xd600c55c, 0x8c8b4b96, 0xfcae28e5, 0x7f91590b, + 0xd80818a5, 0xe7dde9c3, 0x32bda512, 0x0724f344, 0xbcb6b4d2, 0x07ec1b3e, 0xe9127652, 0x87906330, 0x90ca0901, + 0x9e794663, 0xecda4063, 0x4f3c615e, 0x8c3d1553, 0x9536e091, 0x27f6b3f0, 0xad0cfa5a, 0xa6ee2cff, 0x3dc86de8, + 0x5bee2390, 0x5bb0ac2d, 0xd4d7389b, 0x62cfd45b, 0x0f480e36, 0x65887c8b, 0x61d1bc58, 0x8a568dbd, 0x03ebb4e3, + 0xcbc03381, 0x71750ff3, 0x8b232b86, 0xad7d6105, 0x250170ba, 0x905e8dda, 0x7dd5cf15, 0xe21f34a7, 0xfc7332bb, + 0x98aa7898, 0x7b105575, 0xd42c5ba5, 0x0659a6a9, 0x1dd2d4a0, 0x327d0e0b, 0xee472cb0, 0xddd15781, 0x5e365ae5, + 0x6d692079, 0x7996669c, 0xfadd39ff, 0x4f60d4f3, 0xcf8ba304, 0x843552a2, 0x56835804, 0x1da22f3d, 0xbde1988d, + 0xdde9acb2, 0x984ee523, 0x95c333d1, 0x0d8aad64, 0xb60e8857, 0x1203591e, 0xc654b0f4, 0xb3c61edb, 0x34380acf, + 0x1c7f42cc, 0x5b73a780, 0x3086017e, 0xa0f0cb25, 0xc4c7ab26, 0x34961122, 0x41b7b3e3, 0x111e8141, 0xa2006aef, + 0xe09f29ac, 0x7d0d6d90, 0xd928b95b, 0x9b36ef99, 0xce837820, 0x990ea4dc, 0x04b4a83e, 0xed7a88a8, 0x159c901b, + 0x6ca12b76, 0xca9e521a, 0x3de6ed99, 0x7bdccb3b, 0x1bb77977, 0x804974be, 0xadf7537b, 0x3d0b297b, 0x4ce960f0, + 0xe3860943, 0xf1f3f4e7, 0x58ffad60, 0x92b0be9b, 0x35f5c369, 0xb4c1ec3d, 0xff1c0315, 0xf6c40009, 0x0b2cf6bd, + 0x401dd9b2, 0x267eff83, 0xdf9fc68a, 0xc091e597, 0x87b3cad8, 0x35a40acb, 0x9c3e8a73, 0x5d1db62d, 0x2dbefaa4, + 0xe643956f, 0x5a6f0a4e, 0x28e4a0e6, 0x96439f50, 0xadd45c15, 0x7214b9d6, 0x2260db9f, 0x9f76062a, 0x9c7c7cab, + 0x0392f69c, 0xdfaf7b6f, 0x7ef834ec, 0x0a23e59a, 0xa3cc1875, 0xe8ba40dd, 0xfbceeb6b, 0x68fd2cdb, 0x5b325dc5, + 0x5c5df314, 0x6d48191d, 0x2a04c3af, 0x31322dad, 0xbbcaa431, 0x5aeb4af7, 0xdfeceee9, 0xeff255fc, 0xfc97bd59, + 0x8575215c, 0x3f77c9d7, 0xcbf3eb42, 0xe59efdbb, 0x3e0ede30, 0x08123223, 0x346bc373, 0xc740a4ec, 0xe186cf46, + 0xfc7554bf, 0x341d0996, 0xf22fd6c3, 0x5ea34ad0, 0xca8d7068, 0x844e2ab6, 0xf737925a, 0xedd0de59, 0xd6cf3824, + 0xa43f9aef, 0xcc9bf9ca, 0x21cf67fc, 0xfc618fad, 0x3aba6a92, 0x5ed838a3, 0xd3c92112, 0x01b2d1a3, 0x2895eb06, + 0x19026be2, 0x106a090e, 0xcf1ebd90, 0xe80485d3, 0x89a067fa, 0x2b578f0f, 0xde28c5ad, 0x0772b060, 0xc328f323, + 0xfd1119a3, 0x5dbcde7b, 0xf985b367, 0xe854333c, 0x98fd9454, 0x759e019f, 0xaa4c36e0, 0x60522c2e, 0x21f6ac01, + 0x84d0e4eb, 0x64201905, 0x55d04812, 0x8179aadf, 0x052741f5, 0xfee75a6e, 0x788b005f, 0x1705dde7, 0x2e43d2db, + 0x9423f4a8, 0x9529ea71, 0xad9ff77b, 0x93eaa219, 0xc8098c3e, 0x849ef43f, 0x74a408cf, 0x24996054, 0xe5fd7518, + 0x10ff50ee, 0x99502cb8, 0x42f08ebe, 0xaefbb9fd, 0xd5502bf1, 0x17011e5c, 0x19490a6e, 0xbfcc1617, 0x967882fc, + 0x7dabc6ac, 0x4d43af6d, 0x7d35eb74, 0x57fc672e, 0xc42f4215, 0x5dec239d, 0x0b8c66a8, 0xe1c9084f, 0x7638acf8, + 0xd8339218, 0x4e3832ff, 0x7f0b5517, 0xd8463abd, 0xbcdee1ae, 0x58044907, 0xb1191896, 0x9253f687, 0x8ae80a55, + 0x1f0a4d00, 0x89fb5583, 0xfc2d0242, 0xe9f95f7e, 0xdcd27423, 0x77524c1e, 0xfb80aa91, 0x1cc95380, 0xcb1fa465, + 0x071ae0e6, 0xc3c8d053, 0x420a82f3, 0x5b5ac21a, 0xf77d1d1c, 0xb6dd3a1d, 0x59466a1d, 0x6cc8ba1a, 0xaa8593e0, + 0x3678e185, 0x459da03a, 0xc8108d53, 0x4d8bf6e8, 0xadbb18b5, 0xe4b5b90c, 0x5d07d1ad, 0x0abddd9a, 0xbb0cff69, + 0xb3d4cf08, 0xd3612384, 0x0c3afd9e, 0x0d0e4d39, 0xb78587d6, 0x8a4e1ca2, 0x84d21649, 0x573345ac, 0xb67c5819, + 0x928a1863, 0xaadf3d46, 0xc7d9ba22, 0xea4d7fdf, 0x1624307b, 0x00986db1, 0xeed8dbb8, 0xc2222ef2, 0x5a046246, + 0xc7b3eabd, 0xff5647c5, 0x7a47aea7, 0x14910d58, 0x04190102, 0x6bcf7e76, 0x54a3bc82, 0x5706694c, 0x4664f6db, + 0x3f1e3487, 0x611488b8, 0xf7aaa276, 0x356cd750, 0x1d7e249f, 0xb29671f3, 0x34a50204, 0xba821762, 0x755bbc64, + 0x904cdafa, 0x48dd953f, 0x7b032c92, 0x0e0bf1f6, 0x7144be72, 0xb2281608, 0xf9782f11, 0xe4f28e99, 0x877621d1, + 0xce8f27be, 0x5a559021, 0x9b1740dd, 0xcaaa8c5c, 0x914ce8c4, 0xa200f85e, 0x819f2012, 0x474f36fa, 0x3c8fcd36, + 0xe9952168, 0xdc81cac7, 0x57204da7, 0x08bdf73d, 0x5a4a4a77, 0x007fe3dd, 0x0dea2923, 0x1dc37f2f, 0x44ab21ff, + 0xb58b5c72, 0x12f88874, 0xfa407115, 0x002820a5, 0x2df85b8d, 0x45e2fcd9, 0x9c0120d1, 0xc539c34e, 0x9c393022, + 0x27340845, 0x6ebfc65d, 0x0cb3a6e5, 0x6f732a87, 0x1cf1fcf9, 0x52b26db3, 0x8c5c8424, 0xd3e58ec3, 0xd99e6ac7, + 0x0b028a17, 0x33c8f957, 0x782c4957, 0x4fdadc92, 0x571b9295, 0xb88e25fd, 0xe9a63a98, 0x3635a87c, 0xcee78062, + 0xf6e1b0e1, 0xff4b0dc4, 0x5a7417f1, 0x429e3665, 0x1a3ac88a, 0x2abd32d8, 0xf5d7d878, 0xad4b8ebc, 0xe2eb1ab2, + 0x65c683fa, 0x0b5196f7, 0xb171b294, 0x6e2fb5ba, 0xd75ee248, 0x44c82fe0, 0x69ceb2f5, 0x31fd6a13, 0x44e59d31, + 0xfb29627b, 0x4dfde733, 0x7dc2b374, 0x0f89afc8, 0x6a728754, 0x156fce7a, 0xbbbbbcf2, 0x03d0125a, 0x0a618c3e, + 0x384ad656, 0x9d824935, 0xec915f03, 0xe0676c8e, 0xdfb9bb87, 0x367679a4, 0x133d14dc, 0x37aa4df6, 0xd489651c, + 0x4064fbb5, 0x66ad961a, 0xab021723, 0xf90f66c1, 0xe582aa74, 0x367a62cf, 0x3f2bfb64, 0x2cc3e242, 0x3510fb59, + 0xdbe24543, 0x523963ca, 0x5324f293, 0x5cdb591f, 0x9978f38b, 0xfb0dae7b, 0x9dac987d, 0x27ad85b3, 0xa1fb6748, + 0xf36ee237, 0x29cca571, 0x808b522a, 0xec5d9c96, 0x6b2d15fe, 0xa26e0569, 0xb2a657a3, 0x6718f734, 0xcadaf946, + 0xfd67647c, 0x97eedd17, 0x05dfbd2b, 0x95632786, 0x25109814, 0x2cdb98d3, 0xa158d1e2, 0x628675d3, 0x6b1d569f, + 0xd2aa3c98, 0x828aebc4, 0x3c986c27, 0x571c5def, 0x033474e1, 0xf6e0990b, 0xd1fe22fd, 0xe5b1fe40, 0xab4ab524, + 0x531475e8, 0xead9bd0e, 0x912ad957, 0x1d6285e9, 0x2e9155b4, 0x61a39429, 0x8144cd67, 0xd2f6c54b, 0x0bd39f54, + 0x2ed3c047, 0x6669406d, 0xfa690caa, 0x31c4deab, 0xa9d37d2b, 0x913b118a, 0x9880ce88, 0x83cedc27, 0x968d229c, + 0x8d3c9334, 0xe5c6c529, 0x20e898db, 0x011fb68d, 0x5dfcf22f, 0x9e3f42ea, 0x8c39f8ad, 0xaa01c4c1, 0xe9534452, + 0x0d748033, 0xecc5393a, 0x25b6e154, 0x6f6bcbc9, 0xfaf77ff0, 0x54609fb2, 0x7f4bfd0f, 0xcea7e8b5, 0x98f8be3b, + 0xf35661c3, 0x0a7a3c67, 0x5ea608aa, 0xe2724654, 0xc2875b5f, 0x61823832, 0x7de97631, 0xb1590811, 0x3c3df57b, + 0xb9ecfabd, 0xc130e7fc, 0xd37513d7, 0xe9782a3d, 0x9cb4154a, 0x393dfbfa, 0xc06f4881, 0x61ac70c8, 0x5d2efdf7, + 0x0f4e0041, 0x40ebb724, 0xb20cdbc0, 0xb3644a69, 0x75708f27, 0xdf522d37, 0x83b4adda, 0x69c800e0, 0x5d310e80, + 0x9b0b9538, 0x3a5eb98c, 0x77caf795, 0x6de37057, 0xb355d01b, 0x014e1dad, 0xe9811969, 0xc08a7628, 0xe5e44555, + 0xb3fc343d, 0x88a8612b, 0x340cc79f, 0x1b6b575d, 0x79fa7ef0, 0x491353f8, 0x7350e6f9, 0xdee5a45a, 0xe43bdae9, + 0xd70c56ae, 0xed403e86, 0x6c5a5354, 0x9e1651fa, 0x2f236125, 0x0390f807, 0x0d2a075b, 0x514a3483, 0x9936c16d, + 0x80082d96, 0xb5a06d54, 0x1612537d, 0x962125e1, 0x45eb1ca2, 0xdb15fb61, 0xad005ccc, 0x1548d2a0, 0x25800e08, + 0xf2fac0cc, 0x737aeb61, 0xd892448c, 0x07c28d17, 0xf318aa6f, 0xc58e3a39, 0xf4dd4dbe, 0x9411e49e, 0x210fcbf2, + 0xaa36609d, 0xb4d95c02, 0x6a8f19d5, 0xe370d49c, 0xa3c84de1, 0x735de824, 0x32fffa12, 0x4f3a3121, 0xbc13ab9b, + 0x1a9218aa, 0xae8daec3, 0x955e5062, 0x79bee83b, 0x1094c531, 0x3d773876, 0x303c850d, 0x76bf9c52, 0x0c2f32bc, + 0xc88dbf23, 0x5c804946, 0x520d89a0, 0x36d430af, 0xf60e1cce, 0xb3150eba, 0x0643f587, 0x6a6777dd, 0xa7029cb3, + 0x99941fe3, 0x87c07ba1, 0x46e5cf71, 0x65bacf09, 0x559bdfe6, 0x8bdd8ad3, 0x59ebc41f, 0x7e55932d, 0xcf78bead, + 0x0cd4e489, 0xb90ad2b7, 0x58eac751, 0x1b56d7a2, 0xc2487093, 0xc0aa7a64, 0xa905e9d8, 0xa7c43a2e, 0x25ea0b58, + 0x85a3f54f, 0x10c6d4b3, 0x2b0b1e1c, 0x95ac942f, 0x6fec080a, 0xc51790a2, 0x8461bba0, 0x31efaaf4, 0x1d371322, + 0xc99944ec, 0x5289e5ff, 0xd64dd767, 0xb6938070, 0x0794ef6e, 0x46b0a40c, 0x8a563291, 0xbe0f799a, 0xb2d7ff2e, + 0x4cf9307b, 0x1b6533fa, 0x62db2987, 0xe2116167, 0x2d809c35, 0x6bc74ba2, 0x6da8bfd8, 0xf30e9390, 0x28415cf6, + 0xe854ce92, 0x02465a49, 0x4fa98d16, 0x4ab1d89a, 0x50870f57, 0x57c283be, 0x5e1e0fc2, 0x247602a9, 0xe4786f47, + 0x7969635e, 0x3672c88b, 0xacf55cb5, 0xe3133e77, 0xe92b50a1, 0x0b380d50, 0xe36d4b33, 0x49e7cc83, 0x408694a5, + 0x0825b231, 0xee6a1e95, 0x4f4432b9, 0x878cf78d, 0x7309e88d, 0x7794bfc0, 0x55beb95b, 0x24ed6723, 0x0c24fa00, + 0xaf487dce, 0x89d43c1b, 0x27b69a90, 0xe3495260, 0x6e360f86, 0x98fee59a, 0x7db55eaf, 0x0fa8aabb, 0x0e942194, + 0xa047bf88, 0xa3460058, 0x6dccd3d4, 0x3add5264, 0xa74e5d1f, 0x0a4be925, 0xeb497cfd, 0x257c3ec5, 0xe721cf98, + 0x0604b27f, 0xa14973e9, 0x3de5257e, 0x0c7e9080, 0xd63050bf, 0x09286198, 0xb48d32f1, 0xa97c74e7, 0x9c79ff0a, + 0x0350d608, 0x54e77f30, 0x866c2575, 0x0e2b4912, 0xc01c478e, 0xc05e5859, 0x3dd37eef, 0x0eebdab0, 0x5d19cf3f, + 0x3bf7c1bd, 0x5762abb7, 0x5c74f6c3, 0x769d60d4, 0xad2e158a, 0x15e3c181, 0x72e29acc, 0xfe82e2fb, 0x55ca03ea, + 0xa9a36bdc, 0xeda78987, 0x0b5a2b00, 0x848a6ea0, 0x6cd57698, 0x60dfd963, 0x16815f1a, 0xe421dcb9, 0x821e15f6, + 0x16965efa, 0x388eea84, 0x86f8a6d7, 0x008703f0, 0x3a0b64d4, 0x3a79ee37, 0xf82ab4f5, 0xff872ded, 0x5b171723, + 0x7f5da1fe, 0xfe29717d, 0xf2be0340, 0x82368aee, 0xb96c073c, 0x18e22af2, 0xf3a16603, 0xe66188ab, 0x4d2b635b, + 0xc0541ac2, 0x98fbe020, 0xe6fc9ca9, 0x71c4a0eb, 0xdb890815, 0x6bb37762, 0x4b0b34aa, 0xdc175fc2, 0x55136b6a, + 0xb7a2fc52, 0xec32d768, 0x3856fb22, 0x6ae787ee, 0xd291b7ae, 0xa4261b5a, 0x96dda5d1, 0x31c6e7db, 0x3d18abc7, + 0x7ffb2b20, 0xba1bc2e9, 0x4d654cc6, 0xdf503664, 0x1706b911, 0x688e901f, 0x3693469f, 0xb3b7d82c, 0xb32952bf, + 0xa31e8408, 0xac80b477, 0x7e7ddefc, 0x9256f1d4, 0xd2e2236e, 0x1c4c2ba6, 0x3d0b8377, 0x1b31de69, 0xf2430e45, + 0x22eb7378, 0x08773858, 0x735cf2d0, 0x2435e1f7, 0x0098062d, 0xe259fb20, 0x98bb7dc7, 0x4fe8666f, 0x4325c6e2, + 0x65c5fac3, 0x54c12c8b, 0xa717c9fc, 0xbbee623d, 0x3f6982c1, 0xf539e965, 0x3bfc4321, 0x65557815, 0xcf4ea217, + 0xf4a5c703, 0x7bb51dc2, 0x1a3ccedc, 0x10f1fed3, 0x9564b6b0, 0x86d54614, 0x4e832bb9, 0x9e08a2ef, 0x7b9de18a, + 0xe3f94f98, 0xdeb2a16d, 0x865053e9, 0xc77e57a2, 0x08b2d22f, 0x6b14339c, 0x8a03536c, 0x804275c8, 0x6ff502be, + 0xfd9a90ba, 0xd6ddb0bc, 0x52973d1b, 0xe0013b33, 0xf9bff65b, 0x5485e22c, 0xf65056f7, 0x18393ab3, 0xbf8c8b96, + 0xad0a9fb8, 0x903c1b86, 0x8a112f64, 0x2b92f97f, 0xe9ddf040, 0xb6789340, 0x2de6f4ef, 0x3ad7178b, 0x3e7dc30b, + 0x35bdf632, 0x7301086b, 0x692ebcf5, 0x30d7dc52, 0x64dfd466, 0x7105f6ef, 0x48397638, 0x45ff134b, 0x948a44d7, + 0x9685fd96, 0xc354066f, 0x9cdbc452, 0xc3f9623f, 0x26a22395, 0x74d6d6ca, 0x55f4c68f, 0x3458b963, 0x0f00da6e, + 0x328dfdbe, 0x7d168a67, 0x2621e1be, 0xac2b2fc8, 0x465f34a1, 0xbf3c8330, 0x647c462f, 0x8126d698, 0xa9a706fa, + 0x5fd2e5d7, 0x18e53ac9, 0x3a7ec000, 0x6941b0f2, 0x88b9ab30, 0x083d89bc, 0xa651ba4b, 0x1576e953, 0xb8a419af, + 0xf58ddd4e, 0x645f51ff, 0xa148ea0b, 0x98e77fbe, 0xab02a875, 0xdd39e005, 0x85552e1c, 0xcf833d62, 0x3fb91263, + 0x598d45e5, 0xf9a86b5c, 0xb64f0d5b, 0x7538186f, 0xd2522fc2, 0x181c3f14, 0x33358f47, 0xca097d3e, 0xa90c478f, + 0xd0aed5aa, 0x371adbac, 0x40ce1367, 0x426b236c, 0x89fe452a, 0xa8a88f38, 0x7f1f44d3, 0xfcb6a688, 0xadbe573a, + 0x05bfe39c, 0xdb0e18d4, 0x3eb0b20b, 0x3fdb061b, 0x2845d7c0, 0xb359905f, 0x790681e1, 0x3e33a6ce, 0x1c9d84be, + 0x2174b7dc, 0xcf87ebd6, 0x2df6918b, 0x9bbe6815, 0x29df3655, 0xe2c1565e, 0x62b203f3, 0x510f5c84, 0x61679298, + 0x4b823e48, 0x581b2420, 0x4ff2d70c, 0xddf40ce5, 0x1611807f, 0x6c7d6f66, 0x0ab328eb, 0x22f4016c, 0xca6f0f1c, + 0x476626bc, 0xad5c9d4c, 0x2eb80f72, 0xd42b5ff1, 0xf0f19ea6, 0x9fe66acc, 0x7ec78441, 0xf465f4d4, 0x79a9c60b, + 0x766880ca, 0x7e122048, 0xfc9c311c, 0x9d1bd74c, 0x84aa1a87, 0x2b870d0b, 0x57fc595f, 0x601343be, 0x3158051c, + 0x2ca2d76f, 0x9f72b900, 0x6481d2b2, 0x7d695f7e, 0x1c00580d, 0xc9ad4b93, 0x76852afc, 0x6c10130f, 0x89eac33c, + 0x7d686990, 0x80060802, 0x70dea993, 0xe1fd36c8, 0xe1cb6b9f, 0xf786df9e, 0xb3475cae, 0x4eb31945, 0xf2c5d93b, + 0xb1d54492, 0x126542ab, 0x56508594, 0x6efb515f, 0x3252839a, 0x8a040f25, 0x793fdc45, 0x519a1c15, 0xe31ee96d, + 0xd3302ce5, 0x11db7990, 0x68461430, 0xa876f7db, 0x4256248f, 0x7cd8fd92, 0x4c16b9ad, 0x749c5375, 0x851c73ee, + 0xfa134f37, 0xe2967469, 0xda5dd915, 0x7760f86d, 0x610b2421, 0x5adc488e, 0xb77550b9, 0x59b95ef8, 0xf38868df, + 0xd036e501, 0x0cb814a8, 0x06b9ab5d, 0x49fec781, 0xfa40384b, 0x533be651, 0xb0e4a064, 0xc1c1afa8, 0xbdc16574, + 0x9284b162, 0x2cd5b7ab, 0x52882ba1, 0xc779300c, 0x25450000, 0xa805b3ec, 0x0e89159e, 0x2b24bcde, 0x634827a6, + 0x6ba484fe, 0xe418533e, 0xcc64d282, 0xf185de71, 0x83fe042c, 0x9df00287, 0x2ab8233a, 0x9243767c, 0x1c6432db, + 0xf0393696, 0xa4f31d42, 0x9d599e1c, 0x6e4d31c8, 0x85830cd1, 0x5f2446d9, 0xac739059, 0x5868d669, 0xdd4c9f22, + 0xf0163343, 0xd2411112, 0x925bfe3a, 0xf8366b70, 0x0f50e2fe, 0x6455e113, 0xfcd9f124, 0x7143f3bb, 0x540b1347, + 0x5b007982, 0xd6d1360e, 0x64a10f13, 0xa8e2ebe5, 0x7374aead, 0xc8eb7e59, 0xb2874627, 0x7f0c9a4a, 0xf8106eae, + 0x79d91558, 0xcc35a3ad, 0xd0af03b1, 0xf2393d2b, 0xc1dd105a, 0xdd73755e, 0xfec0b662, 0xe8bb98e1, 0x19a1f334, + 0x5ab6406f, 0xbb1f4076, 0xc364bf19, 0xb1afa470, 0xb27fbb42, 0x9da2b23a, 0xc993c8e9, 0x0a5c8ada, 0x2822b6db, + 0x3539b2d2, 0x11bd2dc7, 0xaae15f47, 0x54be4706, 0x5fbac156, 0x307381d3, 0xc4991868, 0x581d8460, 0xf4d54a36, + 0x15aa0461, 0x1bc775e8, 0xb3f0c76c, 0x7ada6492, 0xd3b3f14e, 0x5eeb7f3c, 0x9d571222, 0x8d286b11, 0x9af26617, + 0x68377d59, 0x99282b08, 0xb66fe8e5, 0x3b5b7d35, 0x98473fce, 0x619570f9, 0x62b28fae, 0xd5814430, 0x7df31c74, + 0x2b3dd219, 0x710ce639, 0x676e0df4, 0x295d8f18, 0x17d8c6ad, 0x4acdf51b, 0xfb55e78f, 0xa13d7268, 0x90689424, + 0x01b3b7bc, 0x18294267, 0xe2a2c733, 0x68ef19af, 0xe3c51209, 0x7c9db2e6, 0x31f5cc69, 0x362b4809, 0xec92588b, + 0xdcd60935, 0x43760e68, 0x58f0ca7a, 0x51d4db10, 0x02bff479, 0xb78f0f19, 0x32a14d01, 0xf4f6fec4, 0xada9360c, + 0x7aacb7aa, 0x978b18a2, 0x3f2bae8d, 0xb7394ff0, 0x0ff7c705, 0x2fdab3ad, 0x74b9fe7b, 0xb862f514, 0x59f03bcd, + 0x30f6542c, 0x11a9df5f, 0x51a11235, 0x58d3d8cd, 0xd8b389bd, 0x6a389331, 0x4b20a4a3, 0xbb746c76, 0x30c3f0e7, + 0x86428407, 0x45d6c023, 0xc77ebdeb, 0xeabefca3, 0x60250546, 0xe8476f57, 0xe9fd3f0b, 0xbd21df0b, 0xa9a5c6e5, + 0xf8198b68, 0x881246e7, 0x00052c27, 0x64d3e8a5, 0xf2680866, 0x35bfb7de, 0x9d0f8ac7, 0xbcf2ebe5, 0xb144005e, + 0x9e82681e, 0x2053b274, 0x66da2f7c, 0xd0393e7a, 0x53f83cfe, 0xe90804fe, 0xf5fd44f5, 0xf127c10a, 0xc70afa8e, + 0xaf15c55e, 0x7c6dfbda, 0x80e0a920, 0x7b169698, 0xf8066cda, 0x1cf2a510, 0xef70f7ef, 0x000bc34e, 0x2d42e033, + 0x17cf50f4, 0x6ab4c571, 0x5134bffe, 0xc47320b9, 0x3a32271d, 0xf183f54c, 0xc5e1e43c, 0x0d1c971e, 0xe7795114, + 0x6ca29ccb, 0x9c446bd7, 0x3779f259, 0x5db53656, 0x6d105a7f, 0x31479f68, 0xb31d23cd, 0x8102d36d, 0x51aeed2d, + 0x482bd4b7, 0x093ed959, 0xd6e0bb40, 0x3f9177cd, 0x1453f24f, 0x6fabfe89, 0x613efc72, 0x0910c552, 0xbe379d14, + 0x78af4f98, 0x49d711ac, 0xc0fb4b1d, 0x20db2cad, 0x9a1b5401, 0x650f5035, 0x2ecd6e62, 0x5e107f7d, 0x91434da6, + 0x63dd552c, 0x7e5a1cbf, 0xb202afe5, 0xeff1d62e, 0x684463d1, 0x8974e066, 0x27fd6fa0, 0x79febebc, 0x72be4703, + 0xbd3d8fa0, 0xe798d010, 0xac6bd206, 0xa1d27bdf, 0x265ee01c, 0x70759e0c, 0x2728d64f, 0xe6d41d13, 0x1d09c684, + 0xa956eb79, 0x38d9b259, 0xfdcc0187, 0x38341c48, 0x1d8a58b0, 0xa19cf231, 0x8da941d0, 0x103e013c, 0x015c3f4c, + 0x60e5b7e9, 0xfcc13a66, 0xcaaf7feb, 0x945951cb, 0x9013a1d2, 0x3493cc53, 0xc2e7a8ed, 0x3f1b09ec, 0x723065f1, + 0x0b12f08d, 0x9351d18b, 0x4bde8627, 0xfd5a4815, 0x178df664, 0xcc70d5a2, 0x94ffae9b, 0xac794782, 0x002064e9, + 0x89b09c07, 0xa2675e5c, 0xd688b577, 0x616d96a5, 0x4c8f372e, 0x29380589, 0x344f1195, 0xa7181920, 0xd05fcfd2, + 0xf8b0493b, 0xb5f7ed4a, 0x773d9e10, 0x638984e0, 0x24905e48, 0x5fd2fcf9, 0x1c0e9f82, 0xcc5e7ff2, 0x24357ecd, + 0x6f7eda17, 0xf0741171, 0xe06135ce, 0x6ede60e1, 0xa1838ee9, 0x89da30a8, 0xdd929c2d, 0xf378f6e3, 0x82ab127f, + 0xb75639f1, 0xadc76771, 0xd3543fd5, 0x6ab2bba6, 0xbd96c2f9, 0xdb40a45c, 0x49f78423, 0xa95428ed, 0x13103128, + 0x6c95fd6a, 0xc3bb4a03, 0x77de024e, 0x0003585f, 0x6bddcbc5, 0x0e343cc7, 0xdbd11140, 0x48577260, 0x2dea7823, + 0x045c945f, 0x63d857b7, 0x636bdb57, 0x6b74eb6d, 0xf6da7b8a, 0x8d48f7cb, 0xffa3af77, 0x7a4d08d7, 0xa04f7b02, + 0x5e47752e, 0x15333def, 0x48b3b596, 0x316005b0, 0xf84ee6a5, 0xcc87dadb, 0x5467ba61, 0x669f0371, 0x5acd89f8, + 0x7c834ed6, 0x033433b3, 0x54cfe3af, 0x4d1d6022, 0xa800b2fa, 0xa4e68446, 0xec7c30f2, 0x353f926c, 0xe3471231, + 0xc902c21b, 0x90ac5d86, 0x00c86671, 0x4dc5aaf2, 0xe12d4914, 0xcc875d2b, 0xd16e5090, 0x9eff66f3, 0xa35ee078, + 0x909d7e8c, 0xc27a8732, 0xdd4d5a89, 0x20275663, 0x4aaa383d, 0xe1521f40, 0x0e5d2cd9, 0xfd0d4aa0, 0x2f0f1b28, + 0xaa93f083, 0xd4eb3c42, 0xf3cf4fa3, 0x16832a78, 0xbd8bd1a5, 0x05448d81, 0xef09e3bf, 0xf4c7fd7e, 0x3c928cbc, + 0xc4062fef, 0x2bd3b757, 0xcbd45594, 0x051b3874, 0x50f2b65e, 0x9792bd7d, 0x3595cfeb, 0x49c03e8e, 0x81a17660, + 0x2857a67c, 0xce5b2c90, 0x2ce68d4f, 0x89bb9cae, 0x69720f64, 0x2cab6070, 0x80536888, 0xb6146a8e, 0x3635f35c, + 0xcd439cd3, 0x230f66a0, 0x48d4d5c3, 0x7c5ef87a, 0xe8a0ebf2, 0xc15f4664, 0x11a35d81, 0x232ca0df, 0xe2e05a1d, + 0x3a8a9038, 0x7c5e6b7f, 0x0d39f620, 0x9482ef2d, 0xfd6fe563, 0xdfb2bc3f, 0x2c478622, 0x1b28a03c, 0xbb20e7d2, + 0x46ee9e7b, 0x948d1151, 0x728cf9b3, 0x8dd1154d, 0xe79b2567, 0x17e1f8ce, 0xd8d2abc1, 0xee542f36, 0xb0807f6e, + 0x0337db13, 0x74984ee3, 0x3f08606d, 0x98787c46, 0x6b61bb87, 0x60ab9f85, 0x5104928d, 0x047c150a, 0x328cc000, + 0x1bc6762c, 0x160b5bab, 0x0769cdde, 0xab50811b, 0xb897102d, 0xe09cf35a, 0xd3263341, 0x21169dba, 0xa8c11149, + 0x99955698, 0x028d088d, 0xe405d1e3, 0xd0af6c53, 0xbbd999db, 0xb65ce434, 0xb199b068, 0x59e27c8e, 0x6b25c316, + 0xcd61b411, 0xfddd923d, 0x638d0e61, 0xad23b6f2, 0x99d4d084, 0x39824560, 0x804409e4, 0x9e0887ff, 0xc03fab0d, + 0x6bef47aa, 0xf460b130, 0xa994b780, 0x4c4aa95e, 0x48b20731, 0x4218da48, 0x84dd2074, 0xa8aefa72, 0xea32042d, + 0xdfe4f729, 0x0062fc69, 0x13d954a2, 0xa9d0f94d, 0x46910943, 0xc1c484c5, 0xc7d40547, 0xb879176b, 0xd2add9e7, + 0xa61efc7f, 0xd901b0f7, 0x67b39591, 0x3e1875cb, 0xca0bc4b5, 0x45a79cbc, 0xc449a4a4, 0x09d77d15, 0x55d094ff, + 0xe6b5d475, 0x3add8a6b, 0x705c27c8, 0x475105f1, 0x6e4170a0, 0x3dd8741a, 0xe7c779bc, 0x3161690b, 0x3ffa1fcd, + 0x0fdb989a, 0x1f12c043, 0x316b1f4a, 0x268f2785, 0xd07bbf59, 0x22a51b9d, 0x8a41bcac, 0x38d2f20e, 0x9aac541c, + 0x8257d618, 0x4b3e480e, 0x52b8d305, 0xcf449535, 0x322fcb60, 0x26fb9491, 0x881419f6, 0xc1485b11, 0x658200a8, + 0xd3d47380, 0xd5d185a8, 0xa000bf6e, 0x857896f8, 0xb5d73ca2, 0x72e68282, 0x020b4293, 0x9d142ada, 0x5704bd98, + 0x54705c7e, 0xba150347, 0xa80514ec, 0x7b833e2e, 0x0b47974d, 0x88cf75c8, 0x9a0be95f, 0xad3935ed, 0x5a7c2883, + 0x7ce59906, 0x577da8f1, 0x82406f84, 0x0ad224b5, 0x2f66fdb5, 0x45ddb2e1, 0xf2d0365c, 0x00269fd8, 0xf304f2e1, + 0xd28382ff, 0xee492fe9, 0x28d8d9c5, 0x0f3178fe, 0xeaece807, 0x81683d0b, 0x08eae84a, 0xf3df4c7b, 0xe9272fb4, + 0xd08ed3e3, 0x572e8f33, 0xdbf08a4f, 0xebb4956f, 0x261a2075, 0x5ce9bc72, 0x462a0bfd, 0xd7e2b842, 0xb7bc9a79, + 0xd5e7ff1a, 0xd7039c42, 0xf0afd3f4, 0xb677a73a, 0xfb0ee505, 0xe5814201, 0xe1925b67, 0xcc0be43f, 0xa606a522, + 0xb4a600f7, 0x4c4e33a5, 0x260bde4f, 0xc287f5a1, 0xc3319284, 0x28118725, 0xea4a38b5, 0x76901b4b, 0xe2583ac7, + 0xcc2fba9c, 0x3ef9bfe8, 0x71a79c11, 0x44cd186a, 0x8856278b, 0x0f28fba6, 0xf3ba4cfd, 0x13675090, 0x7ed139f1, + 0xac2d4414, 0xbae9e310, 0x6dc5d195, 0xe204f016, 0xeafdcb81, 0xda3b6b04, 0x140d785e, 0x54ae9d08, 0x05e164b5, + 0x0cfe6db5, 0x5accdc39, 0x3377eaed, 0x63e1a7f6, 0x9a423716, 0x50900058, 0x223f532e, 0xff244941, 0x16ca7166, + 0xc8bd6a8f, 0x625a6215, 0x1d201a00, 0xe040bef3, 0x49d9842e, 0xcb58cb8d, 0x31c75ac0, 0xda976412, 0x1747734d, + 0xae81db75, 0x520dfae3, 0xb173f21d, 0xcacde04b, 0x6fc83de7, 0x9e7f5424, 0xcda94d52, 0xb1c57eab, 0x25a3a3b5, + 0x9454cffc, 0x2d6ee638, 0x6099b1b6, 0x709dcafa, 0xbc4fe650, 0x155ce3fb, 0x3bafd720, 0xf03e9043, 0xfee25664, + 0xd077958b, 0x06965abb, 0x19a12d17, 0x75f35aee, 0x1a44d7a7, 0xfdd7157c, 0x64b87b76, 0x8bb3653b, 0x026eedbb, + 0xb15256fa, 0x393e7046, 0x22397304, 0x9236421f, 0xb9de28bf, 0xecb4e961, 0xb5bcee42, 0x6db10b43, 0x9fec55e3, + 0x8a69c7b8, 0xf6feb5a7, 0x5227019e, 0x750c4c87, 0x6e3cf4cf, 0x2073fc7e, 0x75a6bee5, 0x0a2f7151, 0x3ec31465, + 0xd0fc46e4, 0xd5630fce, 0xca64c8d7, 0x0b3c93d8, 0x0b7b2019, 0x81d4b074, 0xd89f69cf, 0x83d817fc, 0xf92e6b80, + 0x8aaf6b99, 0x6c6daa93, 0xabbe2f52, 0x0175f0c9, 0x8bea6775, 0xcaeb9432, 0x5bea64fe, 0x9700db05, 0x7b1242b4, + 0x429e2dc7, 0xc309b30a, 0x28a40d38, 0x24efcde2, 0x9719b9de, 0x50eefdcd, 0xc3358091, 0x9b839b2f, 0xe732dd1c, + 0x7874b53c, 0xa4d4a766, 0xf09eecd8, 0x1b8856fc, 0x80572ccd, 0x91fa6347, 0x153d987f, 0xf5c09fa9, 0x685706ab, + 0x5b4fcc22, 0x4c284e60, 0x9710e37c, 0xd42e0381, 0x3557052b, 0xd2cf7e2d, 0x978e4a58, 0xc08eb043, 0xb92b80c7, + 0x8a1c95ae, 0xc2fd5203, 0x38099ae0, 0x62dbf24b, 0x6cc853f4, 0xb21c5a78, 0x04760277, 0x3326a1a1, 0x78b01e6e, + 0x90c44f8d, 0x8d4ba828, 0xd72fe5a2, 0xc20fcd82, 0xa233aad9, 0x29c130d6, 0xc2d5af30, 0x0d20d5c8, 0x4acc67a9, + 0x21c3c85b, 0x3a8b8a01, 0xe128b8a0, 0x2eb1fc39, 0xce453c6e, 0xfef84bdf, 0xcc716130, 0x8735b30a, 0x74850ec4, + 0x3f7c5f3a, 0x8b74cd8c, 0x7c0c4e29, 0x07f7d7f8, 0x8305a53e, 0x9bc266fe, 0xb8108ea1, 0x284023eb, 0x311d1da1, + 0xc687b587, 0x383f7c40, 0x54830d04, 0x4707a520, 0x1459b071, 0xd6036f39, 0xf5261533, 0xf956efcd, 0x031a57b4, + 0xbf32f0c7, 0x2a796a67, 0x20e2a891, 0x5750c57d, 0xbbf4d5b3, 0x25498150, 0x129c0216, 0x0d0e3f12, 0xc384e605, + 0xfd0367d1, 0x36036aed, 0x5ade82f5, 0x77fca6dc, 0x683031dd, 0xe11345e0, 0x53243ce3, 0xa9cd040b, 0x086cbbe9, + 0xb5d1d5b5, 0x4149cb46, 0x7bb2aef0, 0x4b26d5dc, 0xfa59125f, 0x7211ce84, 0x775f03c0, 0x2c7c4230, 0xc0e35390, + 0x3e27886c, 0xb54b099a, 0x41464137, 0x7235edff, 0x5cfb6e38, 0xb719a5b3, 0x20b55951, 0xa32b3c81, 0x1d02d66b, + 0xe8340192, 0x9c3bc17f, 0x1684c122, 0xaf031916, 0x8ac2bae5, 0x9ed9be94, 0x456c5876, 0x4c7a1f7d, 0x8210e535, + 0x801bc93f, 0xd3c7257f, 0x9b97650d, 0xd03e75e9, 0x01019d14, 0xda736e42, 0x5e41ccc9, 0xcb26e331, 0x6a8f65b2, + 0x8ebffd7e, 0x283f8097, 0xa41dfcea, 0xb4479a03, 0x426aaba9, 0x0953e3e0, 0x677f01d6, 0x769774fc, 0x25527d64, + 0x03826132, 0xf505a1c5, 0x5536b8f5, 0xfd6d35fc, 0x7021210f, 0x4d909c11, 0xd7fd2b02, 0xcafa1402, 0xd42c12fc, + 0x743d2b0d, 0xa82aed8d, 0xb0c85c17, 0x2b7b0ea6, 0x03dd3683, 0xe06fcdc8, 0xe0442226, 0x5e999cbf, 0x91234cfa, + 0xafef4d80, 0xb9785e45, 0xe91cd5b2, 0xc81580fa, 0x2d7d7835, 0x3c4d8e98, 0xfb116cf7, 0x86d03742, 0xc5fa950c, + 0x5621f877, 0xbb560e06, 0xa0297544, 0x2ab18f48, 0xc80a7381, 0x299b2394, 0x41e1a878, 0xf019009c, 0x6b311848, + 0x319fea3f, 0x6a279853, 0x6fcc88f6, 0xec13d5b1, 0xe05e274a, 0xdd3a0863, 0x9da7439c, 0x129d80fd, 0x18982768, + 0x74f70405, 0x5cf7d1d1, 0x9a5e490f, 0x0cca97ce, 0x69458438, 0xa659c9e0, 0xddaf3049, 0x6e6a53c8, 0xb79ad96e, + 0x7317a8a6, 0xa9ce9549, 0x7edf1c7e, 0xd99e067d, 0x215a0acd, 0xc1aee649, 0x97d31e8f, 0x57d91b20, 0x762a0727, + 0x02530ccb, 0x867b5f50, 0x63f580dc, 0x669f7f69, 0xee0a5567, 0x3991afba, 0x4195b0b0, 0xebd88723, 0x5880ed5c, + 0xeaac07b5, 0x0a377949, 0xcea56fc5, 0x78345abc, 0xec1d5622, 0xf1683b88, 0x40f70da8, 0xedac4fb9, 0x76416d6c, + 0x65e46fe0, 0x9a5df9f9, 0xa77ecf30, 0xa4de9fbf, 0x9053a80c, 0x16891ca7, 0xa78a3191, 0x7771fc47, 0x213eee79, + 0x8358ab8c, 0x18c7e786, 0x588cc727, 0xf27bd84b, 0xcfad80b2, 0xdfbb0e0f, 0x4df82d85, 0xdd68efb5, 0xa80cfcac, + 0x8e5f6b80, 0x2019afa0, 0x074d2eea, 0xef0c8c6b, 0x57396954, 0x06bd2d29, 0x5abd4931, 0xc0d52d4d, 0xdc18fabe, + 0x5af31d39, 0x0decaeab, 0xf8d113af, 0xd5e0de10, 0x44e4aa74, 0x062cc41c, 0x3e8f967c, 0xd48cbb77, 0xcffdb7b0, + 0xaa80c915, 0x04343e7d, 0x9554264a, 0x7a08a457, 0x2191cd64, 0xb2c896ea, 0x8ac94023, 0x11efd6fa, 0x5a6574f0, + 0x3f719ee2, 0x141c3acc, 0x38e77b68, 0xe84df758, 0xb63ad9e1, 0xc63fad6b, 0x123b8d1b, 0xabf3e157, 0xbff009ce, + 0x5112b892, 0x460e2d53, 0xa203d577, 0x20000508, 0xf83dd332, 0xcb9daf4f, 0xf1f720c3, 0x90c55b0a, 0x0298bec3, + 0x2b0a25c2, 0x088b5ff4, 0xc12b8132, 0xaf648910, 0xc077261b, 0x8ace0a65, 0x1d955069, 0xbd9932a2, 0x562c3c00, + 0x743b1a4d, 0xcd7ff202, 0xeef0b311, 0x33ea2ee7, 0x80510f80, 0x240b1bac, 0xcaac5b9d, 0x8da3935b, 0x344af930, + 0x18060bb0, 0xc4283f29, 0xe55ab489, 0xf63a833b, 0xd8fb98f8, 0x304c6b32, 0x6274de1d, 0x8aaa2aef, 0xd224df76, + 0x611dcdca, 0x7219e2a1, 0x9c47d397, 0xa67fce27, 0x19a3041b, 0x970f28f4, 0x1f7a913d, 0xb76cda63, 0x4bdc887f, + 0x5aed3db4, 0x80c2109f, 0x6fedc25a, 0x56c67983, 0xd8a2df40, 0x632e4c58, 0x6c2255b8, 0x58f5a07b, 0x3c0266e5, + 0xe60f5e55, 0x54fdc947, 0x4f7d267d, 0xe8c5b7db, 0xbca0df19, 0x6e230767, 0x594fa486, 0xaa7a1cdf, 0x3faa1b24, + 0xdf04be5a, 0xa891ea41, 0x2e525239, 0xa53acad2, 0x2fa7f6ba, 0xb713d316, 0xdec06e82, 0x98e3eded, 0x74d057df, + 0x59e29abe, 0xe156696e, 0x08756ed6, 0x947c1ead, 0xaefdfbd3, 0x52c4a6e8, 0xc809989e, 0xe07e481c, 0x534c0f35, + 0xbbff8af7, 0xaab1617c, 0x596a01d9, 0x666a008e, 0xa6d488e4, 0x198da4fe, 0x8762d8b9, 0x9e476feb, 0xcd8fed3e, + 0xd980aa05, 0x9269bb19, 0xbdf3be44, 0xe2fe28c4, 0xd7c70ad9, 0x8897a38b, 0x5b3dd2ea, 0x19cd92a9, 0xf2517e1c, + 0x298eb742, 0xd24ab4fc, 0x4666e1e7, 0xbcfdcb2c, 0x5cb2f913, 0x8816533c, 0x109bed95, 0xdad41c77, 0xe96b141f, + 0xb55f8bb1, 0x325e5d78, 0xa4475871, 0xf6308b21, 0x1896c0b2, 0x57eaf0b0, 0x291cde6b, 0x9977f69e, 0x27fd3816, + 0xfbd6f071, 0x9c30f8ab, 0xa6874c2b, 0x8c6ce71f, 0xab9aac0c, 0x6872aa59, 0x8fe96cb1, 0x2ae780c3, 0x7374f385, + 0x247b1761, 0xa33e6ebe, 0xbe0e2ccc, 0x809617ef, 0xf1c09484, 0xee10d4b1, 0x3bb6eece, 0x1f8c994c, 0x8f4f4a6d, + 0xdc4d6c2e, 0x16b5ab0b, 0xc8101d01, 0x5fa74bb8, 0x3fbc852f, 0x2b9ab308, 0x8da67e1e, 0x136d5adb, 0x1fee6d5f, + 0x06ca8042, 0x748b26fc, 0xb4ba6795, 0x92e293fc, 0x4a72bae5, 0xc77f2aa2, 0x1a0cf67f, 0xe3af76d0, 0x6db54a0f, + 0x27e7aa1d, 0xcdfca6a8, 0xe9bed71c, 0x4d82b38b, 0xe57e1822, 0x4e00c5c4, 0x2733d84e, 0xaeea8a26, 0xfaab4518, + 0xc19f5cac, 0x0bed2aa4, 0x57c96f61, 0x2231b708, 0xda1ed852, 0xc11cbedb, 0xebe9e8a6, 0xf527a1dc, 0x118d59d5, + 0x783cfc66, 0xfe33765f, 0x3fafc2b1, 0x27d4882d, 0x7ae70bef, 0x66ae687f, 0x8f0eadfa, 0xe243de4c, 0x50d8ef45, + 0x374cbc30, 0x0243c870, 0xc9a38573, 0x93583993, 0x5866d66a, 0x7e9300ec, 0x6bc149e1, 0xdf6ca967, 0x1628b35c, + 0xff5bbb6d, 0x40e1c782, 0x9d0d408c, 0x30f63d99, 0x4e42c4a5, 0x03b7d2e5, 0x01af8ff7, 0xb361da26, 0xc0e2aa6b, + 0xbb0ff907, 0x09cce034, 0x15cfeac0, 0x3cdd47c8, 0xfa1c890b, 0x9657dee7, 0x10f2492f, 0x231be0f1, 0x2b6fc840, + 0xe2d4c4b5, 0xf6b028d4, 0xe8cac705, 0xd4849fe4, 0xd4cc137d, 0xe744e87b, 0xdb807fb7, 0xd249a8da, 0xe3f2851a, + 0x73f84ba4, 0xde6a1537, 0xd7bca5a0, 0xdd83e623, 0xe92402b2, 0x26708f18, 0x2c08f3d4, 0x711e0c35, 0xe6913678, + 0x7f6ace2b, 0x21514ebb, 0xc46d4800, 0x7bac4cc0, 0xa666c711, 0xa46cd8b6, 0x258840e5, 0xa024f792, 0x4c7ada10, + 0xaf2ba637, 0xc4063ea0, 0xae703816, 0x46cb9555, 0xa3bc1664, 0x2fba7738, 0xbc9265ff, 0x446598b4, 0x9ac42684, + 0xf942657f, 0x5e9f1b4d, 0xac3b6358, 0x9f2e08c8, 0xa9e27648, 0xa172189a, 0x2f5beeea, 0x78a5d53f, 0x55cfe63e, + 0x49d377b1, 0x70b7043a, 0x296100dd, 0xa23c291d, 0x978ceff4, 0x056fd93e, 0x7f3f9d2c, 0x60181fd4, 0xea694198, + 0x5047e201, 0xa8ba0451, 0x53bc5b17, 0x03f7dfc9, 0xbd1416c4, 0x399b1672, 0x06175688, 0xb453ee10, 0xafe27498, + 0xc255c2ad, 0xf20450b2, 0x46a6c55b, 0x4faf404f, 0x8a41069a, 0x94df9940, 0xbb74e075, 0x4408ab02, 0x2eae958a, + 0x2185bc30, 0xc9bd31f7, 0x9f9a504d, 0x0b0af000, 0xa6886529, 0x7156830c, 0x15ec0138, 0xdc314d4b, 0xddb7724f, + 0x4cbd8450, 0x80031ed1, 0xf94c75d1, 0x3ffc5e6a, 0x8ae6bd16, 0x76b3f4a5, 0x405f1157, 0xcc29856b, 0xbff96795, + 0x6e9e520e, 0x5a400b16, 0x8a6baf6d, 0x862521cc, 0x560947f5, 0x487e77c0, 0xb00d269d, 0xb16457e2, 0x50849628, + 0xfc5ff382, 0xc25ae007, 0x7679538c, 0x7a1906c1, 0xa5cc4eda, 0xff58bd45, 0xf739bbad, 0x1156c512, 0x5a332d5e, + 0xca5e1ee1, 0x6615bbb5, 0x09b078d9, 0x4f2d5e95, 0x636355b0, 0x51e26de0, 0x877b9f10, 0xccc1f593, 0x73b69b1f, + 0xda27470d, 0xb5f73244, 0xe9df5ded, 0x50c7adc9, 0xfec11eae, 0x9c2e0afa, 0x01360598, 0x1d746283, 0x27c57f08, + 0x764dd486, 0x45939cc1, 0x908fd571, 0x8555893f, 0x4f0c6516, 0x59d02f16, 0xc3221cab, 0x86952278, 0x2810740c, + 0xaff4e24d, 0xf0466b27, 0xc61b58ff, 0x51302151, 0x3b37db2a, 0xbf02ec46, 0xabc1d828, 0x05b673a5, 0x93e0c5ce, + 0xd03769cb, 0xcb45cf86, 0x50e1d41c, 0x95faae29, 0x7a4ef1b5, 0x92b00b1f, 0xc0eba62f, 0xad1f42a3, 0x4ac69a27, + 0x5f0c284f, 0x13782dc4, 0x58015627, 0x5e5d89ca, 0x155f0bfe, 0x9412ac54, 0xfae35fa2, 0x7264d093, 0x072bfa0a, + 0xfb1b7cb2, 0x0d8a3d57, 0x4bc5a0c7, 0xb7c7e0a3, 0x4750b882, 0x7da82edd, 0x12e382a2, 0xdbf1b0d8, 0xd9fc24be, + 0x9d268a7e, 0x0485322e, 0xd7d5283c, 0x4fb84772, 0xb7cefb4e, 0x2c24f646, 0x3acaecdc, 0x6ecf163b, 0xd8b0f8eb, + 0x4f7b98f0, 0xdbccccbc, 0x15baf1b1, 0x331db227, 0x85625873, 0x08a32949, 0xc8a8e4fc, 0xc4a80c39, 0xb3a222b9, + 0x62662526, 0xd602afdb, 0x53c26c8a, 0xdafdc1ac, 0x96fbf361, 0x1faccad5, 0x35794989, 0x1d0c32b7, 0x9161c085, + 0x8505da04, 0x99c9fcb1, 0xa4d33a6c, 0x74d37184, 0x2ee7abdb, 0x0da5a43b, 0x5dbbb1c9, 0xd6243501, 0x50f99e78, + 0xbf38fc89, 0x87480829, 0x0d427d38, 0x13205817, 0x29f89153, 0x0d6912f4, 0xe7888474, 0x58967c61, 0x9c2344d8, + 0xd9b342f6, 0x7b3e366f, 0xb5a5e275, 0xf230dc82, 0xa76485f4, 0x8f7d14af, 0x233caa9a, 0xcb28c333, 0x50f98666, + 0x1984bc20, 0x46e2a620, 0xd5263808, 0x2e3db588, 0x47bfa4e0, 0xb32f2513, 0x0aa7f021, 0x6c9ff00f, 0x0fea3600, + 0x4a543dd4, 0x72d27f50, 0x794b2c38, 0x9ba7e5c2, 0xc849fc1f, 0xe952c9aa, 0xc42d1a2d, 0x88e44e47, 0xba21f4c5, + 0xde3dfa58, 0xeac4977f, 0x3be76723, 0x01b3900b, 0x25be356c, 0xdd950aa7, 0x851efc40, 0x6fb2735f, 0xbd7c202e, + 0x4e87a4a4, 0x8661f1ff, 0x5b2fc885, 0x778e9da0, 0x29f0e085, 0xab396ade, 0x4917d26a, 0xec6a0a3f, 0x7dedac59, + 0x3fbd180b, 0x22f5d3a5, 0x37858ee3, 0xce79c4bc, 0xe9e551f2, 0xac4748d3, 0x5b3b5879, 0xb1c3932c, 0x829272a4, + 0x503bb2b2, 0x9684d42b, 0x6485bfe3, 0x4fc76b0b, 0x76994c6d, 0x6ccfffdc, 0x1ba4492f, 0x508ed11e, 0x34f13455, + 0x2a4d05e2, 0x655bdda1, 0x8ffb4260, 0xffd1a823, 0x9077ab37, 0xe019379a, 0xd435af57, 0x3e86d270, 0x7f04d0f2, + 0xce0369aa, 0x7c164c18, 0xe66ebb54, 0x95348b92, 0x6f3298df, 0x4115d689, 0xc8a989f5, 0xbd48714a, 0x9b30818c, + 0x6bad3326, 0x044372e6, 0xefcadcf6, 0xec85d7f7, 0x37a627ff, 0x1cd43dee, 0xdcec6ebf, 0x952883a1, 0x78c45e86, + 0xfc49bc3d, 0x55757973, 0x84149ef8, 0xbc16d2ec, 0x3e2d4793, 0x8ddf9746, 0x88b56996, 0x8eb8dd7b, 0x42cd9723, + 0xa17f53c4, 0x882c2967, 0xe1d5d3d0, 0x010203f0, 0x3ad2ffca, 0x08d1f8d8, 0xb6514804, 0x6043e67d, 0xdaea0922, + 0xb340d658, 0xd8a24b76, 0x22231462, 0x055f75a8, 0x52ab5a40, 0x40d17820, 0xac3acdb4, 0x11e7fb07, 0x3beff0a7, + 0xa71ce863, 0x73e68102, 0x885a009e, 0xcd0f693b, 0xaf1cde98, 0x16efd7c8, 0xb7c4ec53, 0xbce66ead, 0x76c9e6a2, + 0xf20e2458, 0x9710ef28, 0x8b6b415f, 0x43bd3fc8, 0x8f7e54f4, 0x888b7aa7, 0xa985f359, 0xcc17d17e, 0xc52d9ae0, + 0x8180082f, 0x36a77648, 0x420e1c35, 0x40753602, 0x9f8130ae, 0xc7c66a16, 0xad9625b4, 0xdbb45f5b, 0xf707fbea, + 0xe2e6c19e, 0xaef57e48, 0x7f5936f9, 0xb4713907, 0x419c4483, 0xdf4f9a33, 0x1d7cc630, 0x25ce202e, 0xddf24c56, + 0xe7a78b6e, 0x9c483327, 0x4fdea710, 0xc083db43, 0xb926bbd2, 0xc2fdf22e, 0x3c0efb96, 0xacd0cf96, 0xaf46e2a6, + 0x6107a718, 0x83643c4c, 0xf2f96503, 0xb44e939e, 0x7bd2ff75, 0xca7c61e9, 0x62cf2041, 0x84ea497d, 0x9ad06edb, + 0x41397ea1, 0x5793b309, 0xe90d2a12, 0xecac4f77, 0x57a43182, 0x4367211c, 0x4ddebea8, 0xc0fa4336, 0xbd8648c8, + 0x30ed4df8, 0x71b9bce9, 0xd30e5bb7, 0x9ed2bc51, 0x0d28391f, 0x69059f1b, 0xc2316ded, 0x25c041bc, 0xe829e82c, + 0xeacd8b3a, 0x4a56cf25, 0xd952eec8, 0x12328288, 0x0a2caf34, 0xdc77a9c0, 0x896343cc, 0x1102463d, 0x9e264e70, + 0xc99bc749, 0x298a8d6f, 0x1c1fca23, 0x7900e898, 0x95ec5005, 0xabfcf1f2, 0x7befc2c5, 0x3f767c6f, 0xd1c48bab, + 0x96d44504, 0x6af41cc1, 0xe747aa52, 0x19cd5dc4, 0xcc5eef4f, 0x4d8e0211, 0x50da0980, 0xac96ecf6, 0x008c4910, + 0x53271dd1, 0x2af356ac, 0xf2474681, 0x47e6ad5a, 0x4197a899, 0x4d707a35, 0xa899e63b, 0x92ab9c12, 0x9b7042ce, + 0x29dd6582, 0xebb44855, 0x840552f4, 0x83e01e82, 0x33584216, 0x89b3872a, 0x023bf2b6, 0x353d3ccc, 0x03228e4a, + 0xc0a9498a, 0x6ee6ea6b, 0xe4be0aa0, 0x1f64dba8, 0x7104bede, 0xd63fb4a9, 0x6a2949b7, 0xf7317a5e, 0x8caa5d79, + 0x49a844d0, 0xbbf5495f, 0xb5327384, 0x7900764d, 0xdd1f7d2c, 0xbd24c8f6, 0xaaf61d6b, 0x82d537ba, 0x905a7603, + 0xc41a3c1d, 0x264da2c7, 0x96fa52e6, 0x64b457aa, 0x0b153c49, 0xf94cc0f0, 0x8a4d3a50, 0x464ca1a6, 0x6f334cf6, + 0x4ed75269, 0x90416304, 0x4b2d199d, 0xe27321c8, 0x96f62834, 0x206e763b, 0x6a5d737a, 0xb36b2ff0, 0xdea90048, + 0x0d58e812, 0x1fd2e8d2, 0x102e4bb2, 0x15d20b5f, 0x9606845b, 0xa116a1de, 0x9ad1bd43, 0xb709b9fe, 0x4549aaea, + 0x82961455, 0x4e97169e, 0xffb83ef3, 0xadae615b, 0x84d9ac85, 0x0da4a925, 0x5b9f0e07, 0x77355c4a, 0x1dd931f2, + 0xfd91301d, 0x7faadcf5, 0xa40b85df, 0x528c05af, 0x86ee977d, 0x23488d1e, 0xe008f3c1, 0xdc8a8157, 0xc1a5a8b6, + 0xfe6d58cb, 0x40435974, 0x2ed2f375, 0x9ffd78cf, 0x682ddc91, 0x51f8be64, 0x2a4b3549, 0xfe733368, 0xb9f583fb, + 0x17a388b9, 0x78038049, 0xc505ab47, 0xcb927843, 0x508a48d9, 0x01aaaac0, 0x0eca9742, 0x0ad69c35, 0x9542b3d1, + 0x7e6727d2, 0x9cef5fce, 0x8f3029f5, 0x0da699d8, 0x0d9c28e6, 0x9fd48334, 0x829c40e5, 0x13cc254d, 0x094ca454, + 0x88bb5013, 0xcd841ebf, 0x8568a570, 0x42079c48, 0x0de0d666, 0xc3dbbd5e, 0xf3c85b77, 0x8471bfd0, 0x6060ec3b, + 0x70cda06d, 0x3cb3baad, 0x1ba8159f, 0x72848736, 0x9b4fe0b9, 0xa63e5ad7, 0x725188a7, 0xaa4d6361, 0x17261a8e, + 0x6a896049, 0x627d75a3, 0xc7606694, 0xed01a4b3, 0x898e408a, 0x3d48637e, 0x1ad9064e, 0xf480ab6d, 0x39525194, + 0x09332273, 0xfa9da51a, 0x08a1abc7, 0xec0fb7ff, 0x6634c2c0, 0xe65896c8, 0xdfb74aec, 0x62aae2f0, 0x46b855b3, + 0x9931b4ba, 0x4bf8ee31, 0x3e411d40, 0x0560ef7b, 0x5e45a39b, 0x017e193b, 0x1df65f11, 0x30175cef, 0x127d65d2, + 0x6a1799af, 0xdd4b4d76, 0x4bcb67eb, 0x97d243ac, 0x42d2ee35, 0x29b9509b, 0xdc0ef377, 0xcc0f7700, 0x55e969d9, + 0xe260be49, 0x18b01f3b, 0x0a2fc30f, 0x87ddafc7, 0xf1dc5da4, 0x426f9cfc, 0xf5848a50, 0xab26749b, 0xe82ec0a8, + 0xfb85d9ea, 0x2ddace97, 0xcf06109a, 0x2843152c, 0x657e38c0, 0xd5265b0a, 0xf41d227a, 0xe3863b99, 0xc8cd0a3a, + 0x8c823cb1, 0x257d0391, 0x381b4e9a, 0x08cb145a, 0x31809279, 0x419603bc, 0xe806094a, 0x9afab418, 0xada93d07, + 0x98ee488a, 0x1ebc5b31, 0x9c1ff36b, 0xad1a7017, 0xbb6318ba, 0x119271db, 0x72317270, 0x42b3073b, 0xf22f9ccd, + 0x91060525, 0x65b002bd, 0xee54e05c, 0xec6d83df, 0xeeee7844, 0x2cc4bea4, 0x043439c0, 0x769e9c28, 0x65f8905d, + 0x8ecf8fc9, 0x2943f103, 0x5c4bc682, 0x820e7f9e, 0x182fc181, 0x380791d5, 0x631f0974, 0x3f48dae6, 0x025739cd, + 0x82cf58ca, 0xe1713436, 0x335444d7, 0xf549a629, 0x85534177, 0xd76a9b89, 0x1d8a922c, 0x94934aaa, 0xb2566cd8, + 0x27a0ed6f, 0xd62a5c24, 0x4ec25938, 0x00b23f3a, 0x231c3039, 0xee6b76b0, 0x76674774, 0x272ca533, 0xd2d8b623, + 0x5113ea88, 0x72ef2942, 0xd4aa0766, 0xa4121419, 0x43d4cc5b, 0xf96d8a9e, 0xf5967133, 0x7b21edbb, 0x06c7b2b5, + 0x74798f9c, 0x35e96814, 0xcfa48b77, 0xb9fe78b1, 0x00ddcdf1, 0xb0e33bae, 0xa103d721, 0x65c12cfa, 0x1533784d, + 0x5ddb2efb, 0xc8e21ec2, 0x8566249e, 0x5ce64dd9, 0xe66b835a, 0xffc734f9, 0x37de2f58, 0xfb5fd023, 0xb1cff50a, + 0x8a6046e1, 0x7c9f5ceb, 0x8353fd30, 0xcd9fe994, 0x3d05b398, 0xf24bbd63, 0x4d7983e5, 0x6df13218, 0xf4ab5191, + 0xc2ac611d, 0xbc805c54, 0x50384b7d, 0x450bb619, 0xb1a97d6c, 0xad25adc0, 0x32598690, 0x88a6c986, 0xdb0e7bbb, + 0x3289aa17, 0x01d8855d, 0x216a754f, 0x1f724eae, 0xfa1d603d, 0xf450c73f, 0x0baad5bf, 0xaed19942, 0x66e4b053, + 0x8676dca8, 0x175e3cdb, 0x257db62a, 0x6e9feb60, 0x07566246, 0x17007af8, 0xa566c524, 0xca47041a, 0xc9a6fee4, + 0x2113ffef, 0x6d2528fb, 0x3aac7627, 0x30ae42eb, 0x9869a5ff, 0x7c50a86e, 0x1ea1e3bd, 0x5c7adbda, 0x1b5701f1, + 0x0c3ec855, 0x96e3ada2, 0x30d9fe16, 0x9e180ea4, 0xb7d4a5a4, 0x85910990, 0xbb78bfa1, 0x7ba029d5, 0x66ebf4d1, + 0x34268b83, 0xe4bb7d3a, 0xf158bc14, 0xff06ca54, 0xfc0ed1c4, 0x60c3f500, 0x261d419c, 0xe8b577fe, 0xf48ee9e9, + 0xac836a26, 0x5358b61a, 0x1daec88e, 0x38c8626f, 0x6b882eaf, 0x650330b9, 0x7c80eabd, 0x61861454, 0x9e7b7f20, + 0x80c450ab, 0x7135cfb6, 0xface325c, 0x56eff7dc, 0x53cdb2b6, 0x36dbdc99, 0x7452b7e4, 0x3d11bfc0, 0xec264fe5, + 0xa207dbaa, 0xd5d46e6e, 0xf8018aa8, 0x2b9177a6, 0xefe6b9e1, 0x9225659c, 0x3adc597d, 0x381f32a7, 0x20a5e8c0, + 0x8e175709, 0x850dd86b, 0x9f0473bf, 0x4910fcea, 0xd427f014, 0xf1cb0305, 0x15470bc2, 0x9ef31ae9, 0xd9e26951, + 0x06167ac3, 0x041bafaa, 0x3a769b2d, 0x9dde9357, 0xf8517a95, 0x938836d1, 0x34e5d393, 0x39fe8cd0, 0x3c3c7946, + 0xfab35e30, 0x0f69ec7b, 0x045040df, 0x000305dd, 0x9b51e473, 0xadd93c42, 0xb8b171a4, 0x81d92e80, 0x21dfd564, + 0x2bf519ed, 0xf57860ea, 0xd69ba992, 0x779d2e1b, 0xbfd5587b, 0xfc9a9ae9, 0x7e0edfa1, 0x33714c6d, 0xd5bc8b0e, + 0xccfc8b54, 0x58a93087, 0x1fb60895, 0x7b60605e, 0xdd0141b7, 0x6a251712, 0x0a98a13e, 0x7bfae4aa, 0x5999f6f8, + 0x60d94733, 0x1ad18a32, 0xfd40a3ad, 0x5a281170, 0x5fc28e03, 0xa83d7f89, 0x065a7966, 0x85a759d1, 0xf360e809, + 0xb5cc59b0, 0x9e160e05, 0xc52efcad, 0xf578ee59, 0x4af7bcf1, 0x07e752e9, 0x10fd16bf, 0xbf12e279, 0x8ae04ca7, + 0xd33392d5, 0x288ed4fe, 0x9a00c670, 0x3442d38e, 0xc6a646eb, 0x03f10d44, 0xe9f7225e, 0xca2f0fa1, 0xaac2e3bb, + 0x3693ff2c, 0xa5fd5974, 0x10aca931, 0xc79d2fc5, 0x1905ec05, 0x3c0036af, 0xdb27a2a5, 0xc52a6a98, 0xe5c39241, + 0x325db3ef, 0xfda6d410, 0x95f371af, 0xbbfdf27f, 0x2b969463, 0x00af9e8b, 0xfd0a06b6, 0x3b31138e, 0xd2f95b87, + 0xaef407e6, 0xf7868f7a, 0xe2e14e9f, 0x7e47aa64, 0x7b5b0c18, 0x68064222, 0xb328e3da, 0x1ea963a5, 0x6a5eea69, + 0x07796220, 0x0f0f8722, 0xbd6092dd, 0xf0592f24, 0xb4fe1244, 0xe8ced2c0, 0x5c403977, 0xb4f35d9c, 0xa43dfd70, + 0x17862bac, 0x610b9ce2, 0xc23d5d6f, 0x63e577d9, 0xf2c93a3a, 0x97d9e1fd, 0xea202a67, 0x83a413f5, 0x192c7946, + 0xcf3f6b27, 0x1a2a1b5b, 0x69200bcf, 0x2a15f583, 0xe85c8f31, 0xa7ada8bd, 0xb38ffdbb, 0x4c34dfd2, 0x94d23baa, + 0xbb181ce0, 0x32a26282, 0xfcc7549e, 0x3c7eb423, 0x8e401587, 0x842bc8e9, 0xfac296d4, 0x109b4bd9, 0xff007778, + 0xbbadb765, 0x3f019170, 0xe481e6d0, 0x6fe05289, 0x3ff23f25, 0xd9388c79, 0x5e4f7f1d, 0x15a2c929, 0x9263b116, + 0x93cc63c9, 0xdcf6aa50, 0x0eefb65e, 0x9282866a, 0x62e33ae6, 0x4d899719, 0x187b9976, 0xf5ea2689, 0x87e3b151, + 0x5fcdfdc0, 0xc0df4539, 0x9da3e612, 0x76c37aff, 0xc2f069e9, 0xb8aec95c, 0xcb9d0a10, 0xd48ef6e8, 0xd5edf990, + 0xae53cc89, 0xbb24e2f4, 0xb5eb3dee, 0x5b395688, 0xf116f57f, 0x4a8f7128, 0x3411060e, 0x92c514ab, 0xe863937a, + 0xbaa41197, 0xe5dcc72c, 0xaf16a669, 0x664039da, 0x3fc1734d, 0x4c72099b, 0xfc14ae40, 0xe9b31fd8, 0xce00343e, + 0x257e15c8, 0x12fbc35b, 0x833e7679, 0x27ca0696, 0x2bf7bc36, 0x530a6eb4, 0xd3fcd805, 0x454b1b6a, 0xe4c47cdd, + 0x4f1906d3, 0xd94d2f52, 0x5187a7f2, 0xf8592c40, 0x4b6c96d3, 0x7bd3ae52, 0x023e2427, 0x31c4282e, 0xd8215da0, + 0x1f43189c, 0x9e0aebb1, 0x363b6924, 0xbc50d287, 0xf9496a6e, 0x23b54310, 0xc32a677b, 0xa843fa43, 0x6d7b3b88, + 0xca4ae62d, 0x96b3fb52, 0x4727ad3f, 0xa1ba25f7, 0x6ce483c6, 0xe46d9127, 0xfb54eff3, 0xfc5fbfed, 0x18db2aa6, + 0x82914797, 0x1705333b, 0x7c374aea, 0x358367d4, 0xaa6212d4, 0x66ac9f4d, 0x4429b1aa, 0x838682ab, 0x5bdfd86b, + 0x1e82010d, 0xbc02c620, 0x7174d1ca, 0x5bb5714a, 0xb1a06898, 0x3481ea5a, 0xe6a3da25, 0xda747472, 0x70b33853, + 0xbcb36fa7, 0xb328445b, 0x18007475, 0x468e0836, 0x144b837d, 0xfd420f44, 0x23cf8bf7, 0x112c60ce, 0x90f65308, + 0x7361dbf0, 0xd8493b1e, 0x4dfe98e9, 0x879d857c, 0x1c1b4958, 0x0fda938f, 0xd8fc7208, 0x763b5a31, 0x4cc05a2e, + 0x5e68e36b, 0x838322dc, 0x01fa6412, 0x2edca5b9, 0x33cac6df, 0xc4900965, 0x61e54212, 0x9b899ea0, 0x0adbe90e, + 0xed6bf807, 0x871a2102, 0x99f83316, 0xfaa0132d, 0x33d7f86f, 0x6bdf45df, 0xaa4f88c6, 0x84b2b95d, 0x89221af7, + 0xfde369e7, 0xadafaa15, 0x86c4f91b, 0xc21cee40, 0xe54929fe, 0xdc03e09a, 0x5b6edd32, 0x406e133b, 0xfb7507a4, + 0x6449e3a1, 0x66263430, 0xbce0953b, 0x4b68eaaf, 0x4946a06a, 0xb40599a7, 0x4472dbc7, 0x532e6654, 0x0c528786, + 0x2af9030a, 0xade14def, 0xf0e7432a, 0xd23120a5, 0xe174b6f5, 0xc9f1fcdb, 0x230b4319, 0xdd780574, 0x58889d79, + 0x888b4746, 0xe266aec8, 0x1b30570f, 0xec9b4e22, 0x380e1fd9, 0x748f2bc2, 0xb50d9f1c, 0x22c3c3f3, 0x0698d82c, + 0x15593d39, 0x6b503b3e, 0x9561ef62, 0x1ca680ad, 0x44f1187c, 0x7d336a7f, 0xdba1b444, 0xd66f8a0d, 0x7df2a3be, + 0x0dcb441b, 0x5bb5e4bf, 0x381b707f, 0x818cadc7, 0x812e2773, 0xcbdaa154, 0x2bc1b9e7, 0x9f483af4, 0xeefc8478, + 0x73e830ce, 0xb353b81d, 0x5d4cd927, 0x4e2fcaa6, 0x441673b9, 0x5ca461b9, 0xc1a3b77b, 0xbfd0216c, 0x06f67edb, + 0xe7929941, 0x49354022, 0x54308318, 0x11dfcb9c, 0x9a840dd5, 0x1cea82ad, 0x4d3aead2, 0x4149bb2e, 0x24cadfe9, + 0x36333d7d, 0xb546ed5f, 0xf963fcba, 0x19ab91a9, 0xa2cafa34, 0x498ca20a, 0xcd9ca5cc, 0x8430b35b, 0x45da675f, + 0xd7fd46ba, 0x3818a7e3, 0x277c9116, 0xdb5813b5, 0x9f013844, 0x678c88e0, 0x2f19938f, 0x52a33502, 0x7d4b918c, + 0x345aadad, 0x0f4d0020, 0x111c02f2, 0xa696fc3e, 0x8bfef5ca, 0xcaa6e446, 0x4b0a5e47, 0xce55bc17, 0x09656fd6, + 0x9be84e6d, 0x1ac46e31, 0x456acca2, 0x53e98c55, 0xfedfd4fb, 0x36b56901, 0x74d876ca, 0x44c167c5, 0xa6610e87, + 0x14314c33, 0x646dc908, 0x40a72887, 0x8ada7673, 0x83486b67, 0x7e718d49, 0x9ff5958e, 0x672a212d, 0xe2d6f1f3, + 0xfe627e5d, 0x791daf5e, 0x50943665, 0xf33f68cb, 0x10d90654, 0x040a07c5, 0x698a5f7f, 0x834e5221, 0xfbb625b1, + 0x3e6a0f21, 0x9dad2288, 0x3afe1dc3, 0x99f64d76, 0x6f1ec1df, 0xb0892ea1, 0x8932f631, 0x0f22400f, 0x44006261, + 0x72f16cfc, 0xc89ad73f, 0xe60b27fd, 0xebdb2c52, 0xc5a2f965, 0x49880d53, 0xe0a377c7, 0x6d4b80c1, 0xe4d1b6b1, + 0x28dfd6df, 0xda09bb42, 0x09468622, 0x9ee17fc9, 0xd6c9844e, 0xd921b960, 0xa9450866, 0x5eaec349, 0x86de5619, + 0x221917c1, 0x29cd6536, 0x08c1e273, 0x3e7b474d, 0xb3504a33, 0x1c926f0a, 0xe1f1106e, 0x06add0d4, 0xd0c462c6, + 0x25933747, 0xb131fa1c, 0xab9f2895, 0x175713ad, 0x48910c97, 0x90b455c3, 0x494f49bb, 0xcd7f90a5, 0xb6709e40, + 0x3a456351, 0x16335aeb, 0x043069b8, 0xe2bc8b6f, 0x08484654, 0x35efc1c8, 0x7fb2d13a, 0x543a223a, 0xe52108d6, + 0x3f252972, 0x42f5810a, 0x13c8b807, 0xa20bf6c0, 0xa5ae718d, 0x0bd09563, 0x66ac29ea, 0xb022acf9, 0x87dcb2d5, + 0x9bafb81d, 0x62e53468, 0x86ec692b, 0x6f991bfc, 0x47158a15, 0x4bce9b45, 0x9bb8cf13, 0xe5529f03, 0xb9a287bb, + 0x8d6632f1, 0x8ba05667, 0xb81c2be9, 0x9d263673, 0x926195ce, 0x250d2c83, 0xc292a076, 0x695c4902, 0x5550ec24, + 0xcfad36f8, 0x9ee5e794, 0xa799f02d, 0xebf94220, 0x2282630d, 0xc5eaa672, 0x3ba5216f, 0xa823a2f0, 0x41eca645, + 0x2ab990c7, 0x63a4c199, 0x2a903d84, 0x277dfbfe, 0xadd8e3b8, 0xd9ba55f8, 0x186e095b, 0x5e4075b3, 0x526af581, + 0x87dcb079, 0xc0d7eb3d, 0x38315d3e, 0xf20278bd, 0x50c43023, 0x892d80a7, 0x5a009668, 0xdea23b22, 0x9f8c78c5, + 0x7481420e, 0x043b1bd5, 0x8eef556b, 0x1d7ea637, 0xfb31497b, 0x5d2b8163, 0x8d801702, 0x98d2fe2d, 0x3ed6b821, + 0xb4d9fc24, 0xc219cccb, 0xcd691896, 0x2ce68b7a, 0xff16d663, 0x8dd0fc68, 0xf5f02adc, 0x3af3459d, 0xaa9bf9e9, + 0x8d436e6a, 0x11ce6040, 0x725e6507, 0xf043a268, 0x31ce4e7d, 0x2222e485, 0x8749b526, 0x6934e270, 0x462cb504, + 0xb2ccc077, 0x6162fefd, 0xb3701463, 0xa2ba5d80, 0xc3cb7c32, 0xc7e6f695, 0x79fa72f9, 0x11aec8dc, 0x231320ce, + 0xeabc4ede, 0x82191ff8, 0xafb8910c, 0x02da5f40, 0xd9d12334, 0x068ffbdc, 0xc3a0826c, 0x972a93c1, 0xc6ea0559, + 0x3e457dab, 0x9b5b9b65, 0x37b878cb, 0x67b76884, 0x24478b3f, 0x4067efa2, 0xaf8dcc1e, 0xfeff3319, 0xeadd9464, + 0x043a8784, 0x750aff92, 0xc349cfbc, 0x289ff1e0, 0x13e9cb37, 0x85c7625f, 0x1cd44f50, 0xec04c135, 0x5ecc278f, + 0x2b74651f, 0x3453e62c, 0xedbc41e9, 0xe20b9267, 0x32e1c10b, 0xc7e81189, 0x1a5bcb57, 0x0862a010, 0xb3c9a772, + 0xe95fe6af, 0xd9b1de34, 0x1fe8ba90, 0xb1e075de, 0x37822b05, 0x4c535295, 0xed37dba7, 0x26112057, 0x68c688f2, + 0x41b19555, 0x354c296e, 0xeba9cc8b, 0x9467d5e6, 0xe6f57ae3, 0xd83de721, 0x8eb96774, 0x4a2283d2, 0x828c2992, + 0x980ddb34, 0x50ebce4c, 0x647a0ab6, 0x0ed8dcf0, 0xc5b46a8b, 0x1a8ff7f2, 0xedcd633f, 0x60f035c6, 0xd1efc163, + 0x67c335d0, 0x6981f384, 0x6ca54c87, 0xa073b4a6, 0x59d159ac, 0x7aead5c9, 0xbf09d971, 0xb25d18b9, 0x321eb98a, + 0xf5315cf0, 0x995fb40e, 0x0cc73d86, 0x33ba70df, 0xa1c926d4, 0x854f6c47, 0x059670af, 0x4a31b851, 0x86e2a930, + 0xa571dfbf, 0x3a3fe4b7, 0x267de697, 0xb31d69c6, 0x086ee6e5, 0x10a2d4ff, 0x6cc7ed19, 0xb156f99f, 0x925d2337, + 0xe23cc3fc, 0x712f8c73, 0x6edcbe75, 0x32a84f9e, 0x3e99cfd5, 0xe714aaf8, 0xbc2cef3a, 0x29c40a00, 0x1ce39a6b, + 0xbf7d9647, 0x75871913, 0x188709dc, 0x48ea3e9d, 0x36bb2748, 0xb36c6141, 0x3af7f514, 0x33a6d8b3, 0xd9101e64, + 0xdfd8eca8, 0xd5f5153d, 0x874f27ed, 0x56aaaac5, 0x731e46bf, 0xa44437b1, 0x13eb0f7c, 0x77b31835, 0x65c53459, + 0x6ee4421d, 0xd7e9c92c, 0xf5e288f2, 0x3e3a2146, 0x4f09dbcf, 0xde9cc772, 0x51ea38d1, 0xda51a661, 0x65ead2e8, + 0x23d7cf11, 0xea5a5b4a, 0xa002bef1, 0xc2deee19, 0xeb90cf90, 0x1bdd3c5c, 0xf0797b5c, 0x4d56c8aa, 0xebf1443a, + 0x0e5f8848, 0xd61ad101, 0xf44c42a4, 0x15414f09, 0xd77098e7, 0x5ee1914d, 0xbd9532b1, 0x42168fee, 0x28e6e936, + 0xd37d5397, 0xeada6952, 0x21d17c84, 0xe40c49dd, 0x108eca26, 0xed56296a, 0x07f45509, 0xe5005df4, 0x8c5c2dff, + 0xfea92813, 0xda2b4bf1, 0xc08ba2e1, 0x1c3a5981, 0x7f7abc76, 0x3bb01dfe, 0x3e82aaa1, 0x8ecb21c0, 0x201b7eb5, + 0x482196b7, 0x182d7a24, 0x1722f6ec, 0xe502cbba, 0xad9b8b28, 0x228e2b59, 0x0f72fdb9, 0x123152f4, 0xded23976, + 0x2e489f82, 0x6d3ee0df, 0xa3d63125, 0x565c4afb, 0x68791a17, 0x2c28fe12, 0xb69d42e8, 0x881ccb9e, 0xa1bb6a8d, + 0xa040c8ce, 0x41854573, 0x2a5d6e2e, 0x820a67dc, 0x6dcf0caf, 0xb8bfb2c8, 0xe19a859f, 0xfb877d69, 0xc91faf5e, + 0xae766ef9, 0x8ca3b4d2, 0xcf11d179, 0xf26ccb02, 0x857e2d03, 0x48f8a69e, 0xb4dbf074, 0xe92d4640, 0x2f423900, + 0xdd79ffb3, 0x5750d90a, 0x58045a5f, 0x9b2c378f, 0x32864934, 0x95e4353a, 0x8b398bfc, 0x70b55cfc, 0x97012c7e, + 0xd5e24aec, 0x6731d1b3, 0x48ebc226, 0x89672437, 0x2d28ee81, 0x7b149603, 0xdc32e155, 0x977f8753, 0x0ce8e2cb, + 0x18281991, 0x42588569, 0x39d1418e, 0xd6da5eda, 0x642b4a5c, 0xf8ec48fb, 0x7f664711, 0x6a535412, 0x25c20971, + 0x915978fc, 0xb7341495, 0x3f9f40a8, 0x871795ab, 0x23d301d9, 0xe7b80307, 0x0609bf8b, 0x7c87e829, 0xf959b7d9, + 0x5d2420d9, 0x2ab2f53a, 0x9dca605d, 0x5120c0fc, 0xceecf120, 0x2d611e16, 0xdf4ff30c, 0xb6cc52fb, 0x4a5faf73, + 0x1f0d6fc1, 0x46cc9793, 0x617a9aae, 0xfda4c737, 0x288969c6, 0x0a9f4b80, 0x5e319a89, 0x477d5c34, 0xe2ef3d70, + 0x966339d1, 0xce684564, 0x83af2d51, 0x9f4f2628, 0x5a88ee8c, 0xf4b0bfa5, 0x6db3425d, 0xce451d6f, 0x6f2a53e9, + 0xe9e41174, 0xfc571a6c, 0x1670ecf0, 0x4b376b4d, 0x7616a6c1, 0x8853617c, 0xec0277b2, 0xc5736a45, 0x4c22072e, + 0x1e936d65, 0xacc7c5eb, 0x14a7d65c, 0x42d132eb, 0x9e2f1c77, 0x6413dae3, 0x017950b3, 0x1e54e24c, 0x65721063, + 0x0365098d, 0x013e15ad, 0xc990d5f4, 0x10dff7c0, 0xffc2ab62, 0xc147c483, 0x6ff9edba, 0xd9abf52a, 0xa1d7537b, + 0xed216f9a, 0xcb714de5, 0xd29ca05e, 0xa0a2ec8f, 0x1a4a2012, 0xa9ba4144, 0x1f79715b, 0x6adc31ff, 0x4d0d291f, + 0xf602de55, 0xb69fb6a9, 0xeb575c85, 0x7445a9e9, 0x385b1051, 0xc15bc459, 0x1bc003d4, 0x844f0dc1, 0xbecc44de, + 0x2c25c236, 0xa52f0a08, 0xc80aeee2, 0xaa209bf1, 0xde382e84, 0x43b0fe9b, 0xb83c1d09, 0x2a724431, 0x99029b50, + 0x28f20221, 0x7751d0ac, 0x03dc05ca, 0xdf3723ae, 0x3e6637f1, 0x4dfd2fea, 0x39d98822, 0xbd2995e9, 0xd906ec04, + 0x168f81f0, 0x39b22269, 0x143abd79, 0x8cd7c8a6, 0x831b3d21, 0xcf594cca, 0xb921c72a, 0x9fc5a234, 0x55d0fbec, + 0x7589a27c, 0x8bd7dac4, 0x67b9a400, 0x612d2eab, 0xa70771d4, 0xd4c756a6, 0x43ee70e4, 0x10003659, 0xb3cc1090, + 0x7bc2685a, 0x16c2c8b5, 0x90351619, 0x06aa683a, 0xda34591c, 0xe2daa397, 0xdd98960a, 0x0885497c, 0x7a2bf17c, + 0x84b6ab49, 0x5b3c6835, 0x0015afb6, 0x3489b433, 0xcec96034, 0x0623a3a1, 0xe2cca1dc, 0x4b783cfc, 0x0601ceca, + 0x89cc97bc, 0x713d3b24, 0xb2d7e2e4, 0xcf222af1, 0x4dfce26b, 0xec6f1b6c, 0x0ff86b84, 0xf13e1b76, 0x341590fe, + 0x86363b5f, 0x374e92b4, 0xc0178983, 0x1aa64414, 0x578a98ce, 0xf2b52f50, 0x4de87319, 0x67200ef2, 0xe52c4101, + 0x21d8a5e1, 0xa22063cc, 0x1d0e7882, 0x6d1ebaec, 0x068971e9, 0xfe6ca3d9, 0x1163a3b3, 0xff115bd4, 0x7368089c, + 0x7286480b, 0xbb1f5fee, 0x3af095aa, 0x09f22cea, 0x4f9e1bd2, 0xfafbe980, 0xcc6e7b23, 0xe516c9a0, 0xeab5aa5d, + 0xf99a0da8, 0xad5d5bb8, 0xe9632a22, 0x13a090db, 0xfce40b99, 0xa013961b, 0x614782cd, 0xce169d44, 0x6433de5e, + 0xd1edc4f5, 0xae59131d, 0x37e4dcf9, 0x5e1da0bb, 0x67a48046, 0x089840f6, 0x4c181c61, 0x2518fe12, 0xeb3cbf13, + 0x37c8aac9, 0x558f93f1, 0x95f11417, 0x3033a3e8, 0x3024f142, 0x6f86eee9, 0x099cdb88, 0xdd6706a1, 0x4f1b105e, + 0xc0ac7573, 0xca381e11, 0xfc5916b6, 0xb6040daf, 0xee0c2e92, 0x983cc9ff, 0xbe618b41, 0x4399b558, 0xa40b3211, + 0x332f9714, 0xa3804fc5, 0x52feadba, 0xd52ca3cd, 0xcbc279ba, 0xd44f56d6, 0x4a0ab377, 0x027e218f, 0x1e534958, + 0x37552b9e, 0x9761e038, 0xa23e86a6, 0x116a9b41, 0x2d0b1f6d, 0xf16d572c, 0xf897617f, 0xb56d3dd8, 0xe6e2f78f, + 0x9db48f44, 0x411d8628, 0x2deaa2d7, 0x01b02bc5, 0x3937c6a4, 0xc737e243, 0x3cd3dded, 0xae4691ad, 0xe9b11f94, + 0x282cbcd3, 0xd22cd298, 0x2ee306fd, 0xc38041aa, 0x9b2f4362, 0xe525bc66, 0x293c892d, 0xcfed5315, 0x27f4a06d, + 0xea70b3d8, 0xda6d733b, 0x3d8456a9, 0x978e905a, 0xbcd50896, 0xe213b4a8, 0x9a882442, 0xab4e1d7d, 0xf28f7f9e, + 0x98cf670a, 0x5698df8d, 0x67450862, 0x63e316e6, 0xf786511c, 0xd2898b98, 0x9f18ac05, 0x5e438a95, 0xfa64de5a, + 0x45ae6732, 0x2d8ad29f, 0x30c22b30, 0x15334b14, 0x11e40e82, 0xc2bca40d, 0x4a92cc5e, 0x1adbe429, 0xe6c611e2, + 0x3c9c2d05, 0x6794edd6, 0xc22cc352, 0x60ff580f, 0x4fe05108, 0xad52940a, 0x5f3846f7, 0x3d01ac6e, 0xf38f23ef, + 0xc045f697, 0xfd090038, 0x0e7dcda4, 0x0d731cb8, 0xa4b773d4, 0x5be0c93f, 0xcc6553f2, 0x0832409c, 0xd2af9e9e, + 0x36ae74e4, 0x1529d05e, 0x549dd914, 0xde77cc81, 0x19b0e2f5, 0x0901f651, 0x709e3d23, 0x78bc29c7, 0x4807e79e, + 0x265c6785, 0x0c1a690d, 0xfc691820, 0x15395067, 0xce84577e, 0x76703629, 0xdd775d2d, 0x0e30c2b9, 0xd85611c1, + 0x4dcf3d54, 0x8d60151f, 0xb6f88148, 0x7ab50050, 0x254728df, 0xd6e8965e, 0xe9c765c6, 0xb326cc47, 0xe0faa978, + 0x9cbb1de5, 0xf551ae5f, 0xd9ba5798, 0xc6390dac, 0x1cefcf7b, 0x2794ddf2, 0xb77eda67, 0xc49052e6, 0xc514a075, + 0x48368808, 0xe70d1603, 0xa9e1c1f0, 0x6b3951fc, 0xc6bbd4e6, 0xe4557239, 0xf7b0e06b, 0xac77dcae, 0x275f014f, + 0x2cb79526, 0xe5c1d388, 0x15601771, 0xc6029172, 0x15f82b87, 0x8a992da8, 0x3c4f8cd8, 0x25c4b7dc, 0x1eb3ae90, + 0xf28a6231, 0x9eaa4f64, 0xe9468748, 0x1a69224f, 0x938bb596, 0x6c059416, 0x4dfb7956, 0x87b23c10, 0x07a04de9, + 0xd8eae4af, 0x46876f0b, 0x68514f53, 0x310eac97, 0xd60f7bb9, 0xad7cd76d, 0xa6c2b817, 0x0dc8be0d, 0x262cfc11, + 0xd1daf994, 0x8f2d60e5, 0xf5b7101b, 0xb0b164c0, 0x210a09be, 0x6feb0966, 0x4abbe46a, 0x6acaa72c, 0xbbd93713, + 0xb96e1520, 0x15f4c9ed, 0x45d1266b, 0xc5b71d17, 0x801dba87, 0x98d7b025, 0x45b993ca, 0xe69d4732, 0x5389bce5, + 0xf0484918, 0x7e227ef1, 0x534565f7, 0x0909ecd4, 0xfd3d98db, 0x2a97819e, 0xc1281216, 0x62a8e0a5, 0x200442ca, + 0x1af1c025, 0xbb8bf576, 0xd6712785, 0x427d52e4, 0x108f84e0, 0x0e8cd3c4, 0xabb4ad93, 0x7ad9f9e8, 0xdd9423ba, + 0xb05cc0e0, 0xa8f1cb79, 0xcb4c5765, 0xa37a506d, 0x4bf9a5ca, 0x07a073e8, 0xa1d2622e, 0xfdabc0e6, 0x951e3c27, + 0x63d148e2, 0x939ad0f0, 0x29525a46, 0x311adadb, 0xcc76eed0, 0x96ad3585, 0x2c08eb33, 0xb3d31251, 0x6db63d2c, + 0x1588ecd0, 0x18c5f341, 0xfc2acbe4, 0x4e639f0b, 0x912dbb3b, 0x4baa88f9, 0x70e8b98f, 0x425ce53e, 0xea08bce2, + 0x29bc2f91, 0xac5eaa62, 0xfb4b56b4, 0x18575639, 0x7d43ceed, 0x96dab1a1, 0xe1646778, 0x9d68b63a, 0xb58638a4, + 0x8bc6cf4f, 0x30f0365c, 0xe42ec54d, 0x6c07f688, 0x8897bc95, 0x96223af0, 0xd50a59ef, 0x960ef2b7, 0x634cdee4, + 0xc846f19a, 0xb48cb95b, 0x44fe4aa5, 0x8f778228, 0x423fbd15, 0x5b40740d, 0xab51acfb, 0xb484398b, 0x6bbb33dd, + 0xdb813471, 0xb4046784, 0xbf215e96, 0xf15716db, 0xb6445c93, 0x80df65ef, 0x8bb5d226, 0xf708838e, 0x2caf050b, + 0xf8065c89, 0x1278f29e, 0xaa5362a0, 0xf72e9080, 0xfbd2452d, 0xf229bb5d, 0xbf557de9, 0xd7c2529a, 0xfd4cda3c, + 0xe79c8672, 0x8b274a14, 0x3c0479c7, 0x9254685a, 0xaaeedd05, 0xa14482c6, 0x1d65d3dd, 0x143694ad, 0xe1dfb46f, + 0x6612a41f, 0xde3390f3, 0x437d630f, 0xf2701fd8, 0x51b9cfe9, 0x0a455432, 0xc295db23, 0x2bb62a5b, 0xb204d0e8, + 0x6746103e, 0xa0eff544, 0x0bba778a, 0x86f1078e, 0xcb59c4a9, 0x27934279, 0xb46e3ca7, 0xb9b49d7e, 0x38d0a791, + 0xf1ee2d08, 0x1b100e82, 0x4ba518b3, 0x75ed5f41, 0x58f725cf, 0x0e618281, 0xa5574a16, 0x46f0d5be, 0x9d8c7768, + 0x7ea8c2c3, 0x923d9271, 0x5eaf34d3, 0x79c7d183, 0x14a8fd0c, 0x0d5b51bf, 0x5ebd7950, 0x14ea6a26, 0x836db01b, + 0xd7536e36, 0x2e87e1f8, 0xb70806df, 0xdd0fb988, 0x956656eb, 0x71824b50, 0x945074d9, 0x23322de1, 0xd1d5c2c0, + 0x0f788f73, 0x9a1fac27, 0x168da944, 0xeece3bef, 0x6a2262e0, 0x0440ccb0, 0x479e6c92, 0x5ce3fa8a, 0x2075b595, + 0x652c3e86, 0xa5812635, 0xc96d9bf5, 0xa5136312, 0x983aa9a4, 0xb41ddc82, 0xdb4a2241, 0x806460ec, 0x183637f9, + 0xfb281422, 0x78691843, 0xb4a5778a, 0xfeb158ee, 0x9218ca7a, 0xcb9baccd, 0x4740f793, 0xae756dd4, 0xd0e93bd1, + 0x5f394ac7, 0x7196fe01, 0x6803c5bb, 0xb56898e6, 0x38fb496a, 0xfd8aa499, 0xd3489c47, 0x58e42785, 0x2d9e5200, + 0xfcf470a7, 0x4d36dd6d, 0x8d10a972, 0xf531beeb, 0xd5a9751d, 0xbf706d38, 0x12af2d21, 0x3804a901, 0xee4b2926, + 0x724a1e6a, 0x1f49fcfc, 0xb0dc2751, 0x535504bb, 0x571ea1f0, 0x9a367ff0, 0x608c7c3f, 0xf8a002e6, 0x6eac9618, + 0xf8481f7d, 0x58e023b6, 0x17397392, 0x0e1c3a37, 0x3a8e33d7, 0x6bf9a536, 0x9800d55f, 0x1f8a238e, 0x4a497edb, + 0x4075c90e, 0x47e918aa, 0xcb184527, 0x307019fd, 0x8f25f29d, 0xd839eaa1, 0xe1894005, 0x43980af8, 0xc548731c, + 0xb19aa6c3, 0x64041f13, 0x45d2b126, 0x19710770, 0xbc4bc2ef, 0xec8107d1, 0xf897d70c, 0x92d1c238, 0x59503c44, + 0xa5a4d885, 0x4cce0663, 0x9144eb1c, 0xdf9190ba, 0xf5278dfb, 0x5bfe1c63, 0x82172a29, 0x5db3569b, 0x6a0ab6f7, + 0x85882bb9, 0xa5501135, 0xb46f125f, 0xd404ea8f, 0x22ca5a64, 0xbf5b7905, 0x1fe2e366, 0x2308bd61, 0x97d85545, + 0x188034ac, 0x059b1af2, 0x23bb66b6, 0xbfbf80fd, 0x3e248157, 0x81dd2ce0, 0x8dbd59b3, 0xabdbfe7d, 0x5aab6b45, + 0x4f35d9ff, 0xbcdb779e, 0xd0c08a07, 0xfcd45320, 0x798e0a65, 0xdf20eb07, 0x34f8694e, 0x1c770666, 0x656f5851, + 0xc2110048, 0xef4c9825, 0xa66a7b86, 0xa9b737f2, 0x5d9e546a, 0xe23ab35b, 0x9de51a14, 0x146c5f47, 0x0237ed3e, + 0x3d923162, 0x421f596b, 0x882edd66, 0xf74a2293, 0x7b6e5b19, 0xad4d5830, 0x6cead3a8, 0x61adbb39, 0x49c719e5, + 0xdd650415, 0xca931f31, 0xc74ecbe9, 0x266386a7, 0x0d42f1a4, 0x13e3d3a0, 0xe0a35fd5, 0xac3cdb15, 0xaddd3c63, + 0x9d0f479b, 0xcfa8ad38, 0x9efaf5ed, 0x6ce6a128, 0x4e7651d7, 0x64c35ab4, 0xb7afe7e6, 0x20d00302, 0x0718e1f1, + 0x9f2c8340, 0xfd1daef8, 0xa74fac13, 0x66e13a4e, 0x4e98435a, 0x10df673a, 0xb6747958, 0x6bcb60f5, 0xbce4158b, + 0x6259bed2, 0xa6002f2c, 0x40dff3b0, 0x1fae6336, 0xf92e0164, 0x2d680e92, 0xf9799a6a, 0x1a67cf71, 0x7c761c44, + 0x166cfe2e, 0x286d4b0f, 0x48d9a451, 0x248cbb97, 0xfaedb501, 0x06cfcbf3, 0xa46d054b, 0x11efbcb7, 0x2a7a9b08, + 0x436ca416, 0x0091a7da, 0xe705853a, 0x124b6d44, 0x7237703b, 0x57652c28, 0x2f12db11, 0xde851d5d, 0x6a2c4895, + 0x99f5e336, 0x67e6d388, 0x1ad75a86, 0xa85bc994, 0x21efee66, 0x92b14a16, 0xdea5cbad, 0x9538956b, 0xdeff2973, + 0x20fa88af, 0xb24cf246, 0x54dcaac7, 0x35f9434f, 0x341701e9, 0xe34451dc, 0xf3f7ce3e, 0xa9274ddf, 0xdcffa15b, + 0x1b7fcd81, 0x8b7788b2, 0xeed33956, 0xec54aae4, 0x5ec185e6, 0xe4d9db6b, 0x6ab131f2, 0x278febb0, 0xdeb5cc9a, + 0xe5e16b56, 0x34dedee3, 0x0d18ecd5, 0xe39a969a, 0x11792fc6, 0xdf55d94b, 0x54afe658, 0x112a8ec2, 0x385e89a8, + 0x75d09b3f, 0x3dfde633, 0x7ac9c8bb, 0xe31acfd0, 0x1ab0661b, 0xae2bce96, 0x0c60638a, 0x0c83492d, 0x95d61b20, + 0x507dc3dd, 0x24eb3fdf, 0x74dbdf7a, 0x41c556d7, 0x58a46242, 0x004d0ad7, 0x0aad4ab7, 0x82dce589, 0x8550c98b, + 0x31b2a19f, 0x712cd22a, 0xb9f104dd, 0x10bd45c3, 0xc9981e3e, 0xc0233ce5, 0x8a49a2ef, 0xee838f6b, 0x57dfc629, + 0x50f5b110, 0x0c23b119, 0xbc27c7e8, 0x37add957, 0xf5219fa0, 0x7f574918, 0x81d51d31, 0xd084e8c8, 0xf3979f4f, + 0xd1b98d82, 0x632df3e2, 0xfa56e889, 0x14466593, 0xbe5b3c45, 0x2e6a2e27, 0x01a6f752, 0x6e5a4db7, 0x961c96a0, + 0xe98733e0, 0x32930ef9, 0x8bd935cb, 0x319d7323, 0x099f3234, 0x8044141c, 0x74cff4e6, 0xbf07f58b, 0x3507c13d, + 0x03e71459, 0xe3a622da, 0x3ea22532, 0x1c6c91ff, 0x7dda5782, 0xff547f35, 0x462c2d50, 0xa1bee963, 0x75257595, + 0xf7c526e9, 0x8b18c3f6, 0x3c228bac, 0xb121f930, 0x9d1a0840, 0xacd2676c, 0x4d827630, 0xf12a2f87, 0x900624fa, + 0x60b463c3, 0x669e525b, 0xd7fefa7f, 0x96e4ce98, 0xe4a58e4e, 0xd4facc88, 0xf3be72c7, 0x01ca0052, 0xdf927440, + 0x65b3e648, 0xfe80e75a, 0x17fdce18, 0x610ec9fa, 0x7ecfd059, 0x066f4a68, 0xa55688e1, 0x4f2df852, 0xfd63cd72, + 0x55ac0ccf, 0xf300a4a5, 0x46bf3c5e, 0x08744922, 0x8766e5b4, 0x54de2a50, 0x9e2b0622, 0x22c7180d, 0xdad6b9e2, + 0x6ac0a2b4, 0xacd63d88, 0x1b95c283, 0x023cd23d, 0xad931003, 0x5ce67a2f, 0xc3e5a1dd, 0xe283d568, 0xed5dde21, + 0xc226cc77, 0x294e0e4e, 0xb1750995, 0xa38789ce, 0x125c482d, 0x53ae99f8, 0x026916e1, 0xac0ca1e8, 0x7dbd5b51, + 0xd0489c01, 0xf275cdee, 0x61f03bea, 0x751d5196, 0x38bc0ba8, 0x992925ad, 0x8e9c3e6a, 0x84d8de17, 0x89816c5a, + 0xd049db69, 0xe3bd73ab, 0xb0db4a15, 0x513d36c1, 0x825554d8, 0xfbe0cf2e, 0xf181c983, 0xf06e2fe9, 0x5d6bc3c2, + 0xdd4943bf, 0xdeac8839, 0xe1b21b60, 0xf5de2ecd, 0x1d263007, 0x8aaa2383, 0x879fbf6f, 0x0c117533, 0x0b70ddeb, + 0x2fb74b12, 0xf9cd9f82, 0xa0dfb688, 0xf124b4e3, 0x3167eb53, 0xa018e47e, 0x0f9ef6bd, 0x4a7a4ef5, 0xf3889c58, + 0x3b2f6145, 0xe5997b81, 0x4489b2a1, 0x29d89905, 0xcdf9384a, 0xdc38cc9c, 0x6f2cdb89, 0xa16a270b, 0xd0e256f3, + 0x39135fcb, 0x90c8508e, 0xf3d29eeb, 0x31854624, 0x8fffd4fb, 0xc55cbd39, 0xe47c7c7b, 0xee1a4675, 0xf2390d38, + 0x4cd711a6, 0xc46a6a58, 0x2d82b595, 0x5a6aa783, 0x55b6eb3b, 0x059c5471, 0xdc545daf, 0xaf4d801d, 0x69036fe5, + 0x9920ac09, 0x02db13ae, 0x1994470e, 0x8c368bad, 0x306407a7, 0xedcdee0e, 0xb35705e1, 0xfe7968ab, 0x057d744d, + 0x108cdb88, 0x9bc9fc39, 0xdcf2a150, 0x5920a130, 0xd7309797, 0xe7432f51, 0xab3ca2ca, 0x675527dd, 0x43ec0351, + 0x1b2cc70b, 0x393b5885, 0x49c355db, 0x8a8f0662, 0x6032cc37, 0xf382c1b4, 0xf8781fbb, 0x5d9b4f01, 0x2944706d, + 0x17662038, 0xcbc11d90, 0x03fa3ca6, 0x959fa620, 0xacba35c8, 0xa0592429, 0x6e2f8da6, 0x8ee22fc9, 0x9970baae, + 0x67e265d8, 0xdcd48050, 0x263d3753, 0x938899f1, 0x02733b96, 0xdd38455e, 0x253d5795, 0xa8e3738b, 0x9770975d, + 0x8f9899b0, 0xc2baf18c, 0x93df2492, 0xbbade281, 0x52e900b7, 0x86d9909f, 0x233c4e67, 0x67b29b8e, 0x4a263bfc, + 0x217b9e71, 0xe87ba100, 0xb2081099, 0x580c3602, 0x3c7426a1, 0x24385f7d, 0x138062fe, 0xce01781f, 0x469c954a, + 0xacabe801, 0x47952193, 0xd3138e94, 0x3e6b18b7, 0x0084e991, 0xb39ab0d1, 0x3c4e8698, 0x9db0f02a, 0x05ca4a6c, + 0x68161660, 0x6365afcf, 0xfe7c2c9b, 0x2e0ca2f6, 0x0de81591, 0x59530f41, 0x3755299e, 0x8951bdbf, 0x90ce9043, + 0x96847976, 0x75263c8d, 0xc6feca9b, 0x2a1299d4, 0xc151b5dc, 0x4fef4e0c, 0x8b9371bd, 0x260abd19, 0x96804723, + 0x0104776d, 0x0d089f9b, 0x646f75be, 0xbba86b30, 0xb3575a2d, 0x68358d00, 0x21c9b287, 0xa65e6a28, 0xedabeffe, + 0x9ccdec13, 0xe9a805ab, 0xc0c35376, 0x3c841106, 0xfb4dc78b, 0x9cc21d3f, 0xea3ec0d8, 0x25d6ba47, 0xec63d289, + 0x3803e7c4, 0x04feb5a0, 0x98ee239f, 0xb6e6d137, 0x75eccc6b, 0x3f327184, 0x671596a0, 0xa08b6a5b, 0x0bca7779, + 0xb687cc6b, 0x6d028606, 0x8969cdc1, 0x9b5ccec4, 0x093bf3b5, 0x2ee44040, 0x42b7e533, 0xbdb2f9ab, 0xad4916cf, + 0x8ec953aa, 0x4c869ce2, 0xc40abb60, 0xaac46459, 0x96110b50, 0x50eb5bb6, 0x8f71e7c5, 0x00becc1e, 0x08da58de, + 0x9e283138, 0xb2631843, 0x8c9d46d6, 0x5a8f4929, 0x953f3773, 0xc44c858f, 0xa2b0a933, 0xa60e6a65, 0x594689f7, + 0xa4fa2f87, 0x472f5be5, 0x3791c1f8, 0x15767f1b, 0x7bd3528e, 0x77e0c746, 0x08f97807, 0xd0658dd3, 0xbd160588, + 0x6fba83bf, 0x0d4a30b4, 0x288f435d, 0xcaf84c6c, 0x3ca69254, 0xb4d22840, 0x3af925a3, 0x82eab3ff, 0xd2343fae, + 0x288f025c, 0x5cb97759, 0xc8c85692, 0xb1a71f96, 0x3b4c6cb2, 0x1de25ce3, 0xab7bc371, 0x802889d1, 0x7d4f1ea5, + 0x8431f79f, 0xa933f2d1, 0x58d325a4, 0x15a17320, 0x024552c8, 0x5378e29b, 0x8c33cc6c, 0x9b0b0ade, 0x6373a3b0, + 0xa16c60de, 0xd40ffff5, 0x334f1a19, 0x7d195566, 0xb5f86898, 0x4d64e1d7, 0x4c9ca5fd, 0x7f1f3313, 0x30013306, + 0xea8d1551, 0xbc14dbd5, 0x2186e991, 0x1eb5a04e, 0x5689b9b1, 0x0e5bcdbf, 0x40ee3943, 0xb7e06c50, 0x5e197a89, + 0x6549d8b0, 0x99fa0ede, 0xa04353f8, 0x99fbebfb, 0x6bfcc2bf, 0x089d8fd6, 0x274cfb26, 0xbccfb003, 0x0659b886, + 0x55f8d60f, 0x5fb7dd2f, 0xc0702858, 0xfa327edc, 0xf1c81c74, 0x83ac2e76, 0x38cb41ab, 0xc588c676, 0x5429f255, + 0xbed76d66, 0xf5b960da, 0xf438566c, 0xec4bf3c1, 0x8d9c8650, 0x9c301d54, 0x7d988a89, 0xcbfd03b7, 0x5162edc3, + 0xad500497, 0x4e7a1157, 0xbbdd371b, 0x17ad0e1c, 0x249f4579, 0xc2bb3437, 0x8d0f0fe9, 0x92283041, 0x6beeb579, + 0xd63f0be5, 0xab6860e5, 0xe2accf1c, 0x399acb91, 0x7971524e, 0xd29f527f, 0xa46fe70d, 0x1592542b, 0xef6e61d8, + 0x14e89c06, 0xbc2f4b3f, 0x8f62d408, 0xa37ed210, 0x990fad08, 0x7bbbdc0b, 0xa33121bc, 0x4ed7b964, 0xff1f6c98, + 0x0c18e69a, 0x717d8944, 0x243406b3, 0xb193790c, 0x88b9c2d7, 0x0cd28f68, 0x7139ba2f, 0x1b1dccad, 0x72ce2fa3, + 0x38d85aec, 0xd62520ba, 0x94bb4b98, 0x04995c60, 0xd2fc689d, 0x7e08cc0a, 0xf67b2bee, 0xf9e9c64e, 0xc82fa175, + 0xb2e5a59c, 0x1d02dc38, 0x53198d25, 0x89898067, 0x418a2fef, 0xc749282d, 0x46db7d5c, 0xf2b3225b, 0x0b304f47, + 0xbbdb8c62, 0xf6dd386b, 0xe3358787, 0xa60c7c5e, 0xcc385582, 0xfea550a4, 0x77ebb688, 0xc866ac78, 0x8b3af4c0, + 0xce5af4fb, 0x712564e1, 0xaf51a941, 0xec9c804b, 0x4552c051, 0xefcf817f, 0x68b28a30, 0x435a0953, 0x426a1bc9, + 0x66f6d4a7, 0x3e2a6c9c, 0xe0f894c7, 0xb80797cd, 0x7c26f4d8, 0x4c11143d, 0x23cf3dac, 0x08dac7b1, 0x33084521, + 0x5b186874, 0xb7c6063e, 0x1619fecc, 0x171e9c40, 0xf67976da, 0xd7f61474, 0x6fb47b9e, 0xa4f458b1, 0x499c86a6, + 0x2606ebaf, 0x310c0fb9, 0x762e81a3, 0xbc021357, 0xa8626735, 0x516dea22, 0x83df392a, 0xc94b8391, 0x7bd8e512, + 0x1f518a9b, 0x34bec75e, 0x28a9fca2, 0xb6bb3140, 0x269527ef, 0x7611b5a8, 0x449df40e, 0x93f035f8, 0xafd2521a, + 0x5ee63b58, 0x5e46dafc, 0x9cf4ebe3, 0xda251e5c, 0x7cf00d14, 0x86e98698, 0x21a0102c, 0xbd0e65a3, 0x036f9e12, + 0x1160ebad, 0xfcfffb1d, 0xc57870c9, 0x83b7f3b3, 0xa95e13f5, 0xab66ec2f, 0xe7b9ffd7, 0x73d83727, 0xd27edb9b, + 0x2d45cd2d, 0xf38f13da, 0x6e55cb65, 0x8a2bc57d, 0xd99e6a3b, 0x33d73f03, 0x5e260bcf, 0x341014e4, 0x18408784, + 0xf9621d42, 0x77ee21f3, 0x7ab1a367, 0x2106e2a5, 0xed2f174e, 0x12af80b0, 0x71f79fe3, 0x848525e1, 0x56a214ad, + 0x45317e93, 0x0ee6c982, 0x17b9321a, 0x0b82cc99, 0xbc9c1874, 0xe2fa59fc, 0xf8d51a00, 0x2324f29d, 0x1ec9c05e, + 0x4999c91d, 0x2f605595, 0xebfd3edd, 0xd0bc14de, 0xdf02f2c2, 0x58b69b5f, 0x2e810888, 0x0b369cae, 0x080f5133, + 0x8a9b5dca, 0xf8e5b728, 0xba755ca2, 0xfd30d47c, 0x6240207c, 0xb2305418, 0xe159fa21, 0xf8ab5684, 0xbd3b8b9a, + 0x2495ce7e, 0xbe842f1a, 0xf25816d5, 0x4b50b624, 0xddfb7508, 0x873ceff5, 0x428761dc, 0x97459150, 0x709e0a12, + 0x3932ed14, 0x8d65ac39, 0x9104ce3e, 0x19bcaaaf, 0xe4c40de3, 0x0631bf9b, 0xbe293e3b, 0x3be12b51, 0x69203de4, + 0xac958667, 0x060c8fba, 0x56e70a6d, 0x1b35b75b, 0x409540b2, 0x12ee27f1, 0x5ecdb6f9, 0x7874bd29, 0x6676a89c, + 0xac7d020e, 0xa7bf5312, 0x4c6834b7, 0x1c643739, 0xa9661633, 0x79f55e93, 0xb67f1c85, 0x04f3e211, 0x8c85efd2, + 0x03f9e743, 0x3004dfb0, 0xce6cdcd7, 0xa80663ad, 0x62409b79, 0x2e7ab078, 0x754057a9, 0x61db725b, 0xfb7b8122, + 0x9ad90bde, 0xf7806d7e, 0xe0b14b1f, 0x79cae866, 0x5b89d581, 0xcddb3f14, 0x186fe8c0, 0x53991454, 0xf3ab1f5e, + 0x7192f548, 0x4148b4c9, 0xbcff8a9a, 0x062d1502, 0x224bdb3a, 0xb921903a, 0xc4de3842, 0xd2fdfb2c, 0xa1fc99fe, + 0x1e858716, 0x1f433ad1, 0xed71fafd, 0xb5b18215, 0xdf83e68f, 0xbd52b4c4, 0xf7da8c4c, 0xfd35ccf2, 0xd2473bb9, + 0xf999cf74, 0xc912402a, 0xb025c7f4, 0x5b08ffda, 0xbe62d1aa, 0xf6d8a9b5, 0x32e8b9f2, 0x103ef0a9, 0x1888642e, + 0xfaede01f, 0x48eccb49, 0x07a87244, 0x9f2e0301, 0xebe37ead, 0x2adde9f0, 0xfa099ae9, 0xfc972f10, 0x3187f4d8, + 0xe0de82c1, 0xaee9dcd8, 0xfd342170, 0xf3d36a92, 0xc8497e1c, 0xad45f850, 0x49fca786, 0x6f658235, 0x140e3402, + 0x8ec2282a, 0x146232d5, 0xf4241f66, 0x44ab881f, 0x817e476e, 0x539c7855, 0xa1749c87, 0xefe6eeab, 0x4c6044ef, + 0x2d03e06e, 0x305c322c, 0xd277728f, 0xcdaa2229, 0xe4c15451, 0x2fda9847, 0x84b8a8b0, 0x9c3c1d9e, 0xe8fd7509, + 0x2c33b686, 0x6cdcd4e1, 0xb5a3fb7c, 0x5c5994e3, 0xfb055241, 0x1c65f66c, 0x9d8423e7, 0x435fb78e, 0xf69853f1, + 0x132961c6, 0xbe0e857a, 0x67c2b6df, 0xfeef2aa7, 0xfdb6a205, 0x24760749, 0x1a35752b, 0xc5435823, 0xa9d0de99, + 0x92c76088, 0x015b1ab5, 0xef160906, 0x3372b7b3, 0x54dcad9d, 0x25dce3fd, 0x0b0c3597, 0xce93f4cd, 0x822382ec, + 0x9227d82e, 0x35a33745, 0x2bbfbeca, 0x698727d5, 0xcdf67a6f, 0xe13d1b95, 0x21ba5d29, 0x7f5f2e55, 0xa80c4f49, + 0x411d115a, 0xb2a0d3c3, 0x0366e8db, 0xade19cdd, 0x588ee9a6, 0x22d8cf07, 0x1d102774, 0xe3a1c2c1, 0x88f530cf, + 0x3ce11c61, 0x82fa3fa1, 0x8c186e14, 0xaa0959d2, 0x25fb2b8a, 0xee287e2a, 0x771beb25, 0xfda6fcc5, 0xfb167dcf, + 0xc83c381c, 0x098d5293, 0xc0738c93, 0x43375662, 0xb0f9df24, 0x12d32283, 0x10f2cf5e, 0xda962c98, 0x7180ca56, + 0x359fc239, 0x806328f8, 0xa6ad255d, 0x57ab6bed, 0xbb996b22, 0xc2dc0d9c, 0x78d9d49d, 0xa1667744, 0x6449c577, + 0x7d0cf9c7, 0xe02dc6c8, 0x0015ede3, 0x6367ce4d, 0x1f789dd4, 0xa63a59f3, 0xb477d671, 0x73731153, 0x278cb21a, + 0x2b59cfb3, 0x63ca03fa, 0x43cb8e94, 0x70aca8b6, 0x2cba450e, 0x0fd8486e, 0x5998a04a, 0xfd9f0a59, 0x356f9c19, + 0xeb27218c, 0x96f581c8, 0x3619be1b, 0xdd329fa8, 0x69cf721b, 0x1e84e2f5, 0x97f91884, 0x96e32fe0, 0x142e5994, + 0x0751fa41, 0xb99b82d0, 0xae9ceeeb, 0x96539bbe, 0x4bb2cc1b, 0x0095c97e, 0x702f1422, 0x4008e264, 0xbbf91d05, + 0x8dc92be1, 0x23a2e6a0, 0xd175171b, 0x7f16c06b, 0x10e7e7ce, 0x080c071c, 0xceece868, 0xca900c8b, 0x2ad8111a, + 0xf2dbb232, 0xb140b578, 0xaa2318b5, 0x15a5df28, 0x7c2eaf9f, 0x81d4ac4f, 0x34001bb1, 0xc3811a64, 0xb79b3578, + 0xa6b29bb4, 0x67777742, 0x65b6542c, 0x99194ac9, 0x970a28e4, 0xcc1b779d, 0x3b6f75ea, 0x059d70bf, 0xd76b223e, + 0x86507fb1, 0x26f76111, 0x39b68807, 0x3aa7351f, 0xd427625f, 0xf4cfe720, 0x04eea40d, 0xd16c3529, 0x774ede30, + 0x658bb0c8, 0x91ef6e6f, 0x24ed14b7, 0xec5249cd, 0x27731320, 0xc9969735, 0xf7758e67, 0xb1503b40, 0x8774ec8b, + 0xdf26fd39, 0x7b634b0d, 0xa3415fb3, 0x45fa131b, 0x697763ca, 0x03375efb, 0xd7494fd8, 0xbdf5895f, 0x685d4d9a, + 0xdc977a9f, 0xf154c87c, 0x7e0da97a, 0xb7ec3d1d, 0xa3f803fa, 0x2e16c706, 0x0c332689, 0x30d5acc3, 0x18d236ab, + 0x16152ecb, 0xedd6f43f, 0x216ac1c6, 0x34834f39, 0x6337fb71, 0xbfb1a170, 0x36cc4768, 0x17ab59e8, 0x8a3ba69c, + 0x62f890c5, 0x475669c7, 0x8168174b, 0x2da226c3, 0x4f82355f, 0x504e9cff, 0x078fc9b2, 0x9d48c1fe, 0x91278377, + 0x531f086e, 0x3e351140, 0x414d7028, 0x7f4f62cc, 0xb9d110e2, 0xb13da15c, 0x784cc8a1, 0x4fc2b21a, 0x03543d80, + 0xf54d201d, 0xce5070d3, 0xd3e7c1c0, 0x153129f2, 0xa4c9c59b, 0x275deeb3, 0x0620f009, 0xc2aa3873, 0x9e4cec60, + 0x37160e0f, 0x9f623018, 0xf2df1021, 0xf7310a8f, 0x05de36b3, 0x8ac1d8ce, 0xe615a205, 0x75d1b656, 0xc07ad662, + 0x99b0115b, 0xfd71e7f9, 0x33f9b105, 0x204c573d, 0x4655b2cf, 0x6a75b1e6, 0x3fdd6eac, 0x8232efd2, 0xd44aaca4, + 0x80f9ae35, 0xf435341d, 0x2410dfed, 0xd362be00, 0x18a97e36, 0x2e4c6a3c, 0xe563c8f5, 0x11c06843, 0xc7d5de52, + 0xae5a75c2, 0x3f2eae48, 0x56f35ce2, 0x84f02bc7, 0x6424810b, 0xbf0f18e0, 0x6e5c4fd8, 0xf080b017, 0x4da4d290, + 0x838fd3cd, 0xf6475bb1, 0x2bf62bdd, 0x6c0f69ec, 0x9cded21d, 0x4526eb60, 0xdde0fd57, 0xf7e09cf5, 0x1adf2cc8, + 0x5b73c3fb, 0x4f3a27c5, 0x8639c72b, 0xa3c9348d, 0xbbf1d904, 0x4bf78c46, 0x027450d8, 0x2f20776d, 0x6a741b1a, + 0xf671e821, 0x5801c3ad, 0x1c8c57fd, 0x19607a1b, 0xef14d108, 0x3f613d69, 0x13ef157d, 0xa559647e, 0x1c4de367, + 0x0d628e03, 0x4a93cdd8, 0x6f643479, 0x5d753206, 0x9d05d91c, 0xe1a37fff, 0xa2568f83, 0x4fc1d111, 0x702f465f, + 0x1983f603, 0xd4591b19, 0x04ad5236, 0xe82bd799, 0xe8fec672, 0x900d5370, 0x629f450d, 0xbac8b6de, 0xdb0e091b, + 0x3488b648, 0x7dcf85cf, 0x5cca862f, 0x51e5bb74, 0x62874711, 0x2163b615, 0xb2da3a4f, 0x071a6016, 0x8fe7a8c5, + 0x45715829, 0x98825d0d, 0x21be28fa, 0x22dc01cd, 0x2e7351f0, 0xcab99edf, 0xc2f65391, 0x5f56ed76, 0xde17a435, + 0xbe66bf46, 0x4ec19e4c, 0xe8db3e86, 0x1146f369, 0xd683408c, 0xfd476b03, 0xfba0d5d2, 0xc4706c3f, 0xdf14d9ab, + 0x68523f08, 0xad24093a, 0xadfe0bc9, 0x1d0f5731, 0xdda248ee, 0x0bb8b688, 0xcbdbfeff, 0xb65ae88c, 0x87bce34a, + 0xbc63c3d1, 0xb7cdee46, 0xee255e49, 0x1a513429, 0xd830e28f, 0x3ac4c182, 0x206a4f65, 0x2e591006, 0xb50aea90, + 0x295dea2a, 0x633e1ced, 0xb4db6bb4, 0xc0ee27ca, 0x0d925fba, 0xf506a5c1, 0x61990079, 0xb4cee538, 0xea98e71b, + 0x3c2fdc83, 0xc7d48dc0, 0x65fb9abc, 0xa3e2cecc, 0x014f78af, 0xf9772c78, 0x1e318419, 0x3699888b, 0x1b06cde2, + 0xb8c941ca, 0xe26b9187, 0xf42eaec9, 0xc18fa842, 0xd6498714, 0x075b54bb, 0xa25fdd91, 0x2fdc1537, 0xf4af556d, + 0x0bbe4840, 0x8b00813d, 0x2b7f4ebc, 0xc6c9e047, 0xf2137f7e, 0xa90bde60, 0xf3716daa, 0xb4747f27, 0x1d83a868, + 0x1ace9d72, 0x17b9def2, 0x8a48dd70, 0x4d700688, 0x8b7f870b, 0x503966d4, 0xc5951649, 0x08038511, 0x7fa40f5f, + 0x7d90f27f, 0xa1503f88, 0x266f4c64, 0x4fa9ad45, 0xae3808a2, 0x01763c5c, 0x1cfb3593, 0x611a0f89, 0x3a0e5f8a, + 0xade5987d, 0x30262607, 0x0958e5f9, 0x45e69d52, 0xfd1c2246, 0x9a8679f6, 0x01079381, 0xc250fa30, 0xead64afb, + 0xc56e6e4e, 0xc2b86ec7, 0x3b37ce84, 0xd63e7cfa, 0xa0f1f2bd, 0x15806065, 0x17a7dbac, 0xb995759f, 0x1d0f34af, + 0x31811ae0, 0x5145e2b2, 0xc45ac9c1, 0xb078bfb7, 0x8f7389cf, 0x0fa1127d, 0x4c14085b, 0x218e2045, 0x397ded62, + 0x03f28c4e, 0x7f2b6730, 0xaa51b4e5, 0x63528d45, 0x185be5c4, 0x238fa0a6, 0x032909e7, 0xd9cf60d3, 0x8159f5aa, + 0xe5b8b32e, 0x9c6261e3, 0x109f1aa7, 0xcf481f75, 0xf4a015bc, 0xf269a1bf, 0x35ffe0a0, 0x16df5d17, 0xbc91c898, + 0x8f854e38, 0xaa72a795, 0xecbfbae5, 0xa723baf8, 0x0243a601, 0xb01471a8, 0x4937503f, 0xe9c3c8d7, 0x95ed65fe, + 0x11658c30, 0x7b46958c, 0xab894114, 0x8b3086f7, 0x8aa134bb, 0x30f21f57, 0x6a3c36d7, 0x5829727d, 0xa8e1a4e5, + 0xc2d4761e, 0x81f0c29c, 0x31604668, 0x479ff257, 0x598789be, 0x404bae31, 0x97f29086, 0xff46bbb2, 0xa38e83bd, + 0xf4fbbaf7, 0x83fd301b, 0xb1807392, 0xcfe9c301, 0xbd5cd38c, 0x0d60748b, 0x6a145a5c, 0x6a41add1, 0xd954c1f0, + 0xf5e3d7f4, 0x970ce71e, 0xa50ce842, 0xa48af7a0, 0x7d7435a7, 0x7fa1e589, 0x219282f9, 0x759b9ac9, 0xfe233e71, + 0x8f830c35, 0x5da98b75, 0x2cb90538, 0x17fdc532, 0x6735bffb, 0x8da946a2, 0x562a171a, 0x1d80843a, 0x5e64c1e2, + 0x060c40f1, 0xcc2ddf57, 0xd1b78c5d, 0x2d2fb51d, 0x61d0772f, 0x0cb4d319, 0xcc4f5e68, 0x8471672b, 0x6d0ac553, + 0x5eba32d0, 0x3cc4a69c, 0x235d9665, 0x65064890, 0x4413794b, 0x5522ea3c, 0x2b3eb492, 0xf817613f, 0x1886e229, + 0xc8013642, 0x6902b326, 0xe4af63a8, 0x98970d24, 0x2ca4ac8c, 0x09172aa2, 0xa170150a, 0x6a991437, 0x1117c5a3, + 0x12934006, 0x727fe578, 0x1ee3e521, 0xb3c6dc1c, 0x7291d7cd, 0x68e7981e, 0xd78dc247, 0x6f2927f6, 0xe9e313b3, + 0x8372b851, 0x5521fc1b, 0x673f90f3, 0x25fdc22e, 0x562482b3, 0x2b905ebc, 0xda3fe507, 0xef679615, 0xc074d215, + 0x7f509875, 0xf5c54f02, 0x97dc05db, 0x379e15cf, 0xcfc8874f, 0x3b9b19b2, 0x4d2d46f5, 0x8b4ea7e0, 0x96b23c67, + 0x25786091, 0xc1c26761, 0x4c1e7fe9, 0xa6993b64, 0x61fff413, 0x8bad48bf, 0x31ea077c, 0x92d1bfb1, 0xa8f680fd, + 0x0be8f11f, 0xf6dbda3a, 0xa1afa99e, 0xd8ecf072, 0xe7736c62, 0xce0b9266, 0x80ac7980, 0xb18aee41, 0x7b1e8fa9, + 0x208a0b6f, 0x7245f138, 0x352dee4f, 0x22758250, 0x52dd239e, 0xe8a075f6, 0x6139695e, 0xa694f88a, 0xd77a6002, + 0x46fc92f6, 0xfcfa9de2, 0x9cd6edbb, 0x52ec8b5a, 0x61469bbc, 0x3fef1a4e, 0xc2e6a7b6, 0x56da63be, 0x3331946e, + 0xa44da7f3, 0xec08a6ab, 0x0c3addf7, 0xd41ae18a, 0x2b8a8cb3, 0xf24532d1, 0x40e86b14, 0x5f3ab20b, 0x2d47cbd7, + 0x0f92f620, 0x7086a0d5, 0x42e4f2bd, 0x1fa5a5c1, 0x224efac4, 0xa389490f, 0x34de0997, 0x1388767f, 0x35818ebe, + 0xdc536f7f, 0xf6bf2e43, 0x5d0fc532, 0xcae39b16, 0x7624c578, 0x88375803, 0x3632cabc, 0x3a03b930, 0x868b0e63, + 0x53ca2a11, 0x2e7034e0, 0x024dba96, 0xae94b6bf, 0x1b03d498, 0x38bcd168, 0x4d72927a, 0x1b62ae8f, 0xef765353, + 0xbe970655, 0xeec37535, 0xe15af283, 0x6f60ce35, 0xe0368352, 0x7f1a683b, 0xa2fce942, 0x8db414dd, 0x074fe9c9, + 0x30dc0089, 0x3b080b0f, 0x355abc21, 0xc9ca93ee, 0x661c984a, 0x5a5ba9f9, 0x5b383df2, 0x45680794, 0xbce8269d, + 0x83b4c653, 0xfd8585e4, 0x23af00e8, 0x930092c1, 0xccfa77bf, 0x181f17f6, 0x76720187, 0x23753636, 0xb1daabf7, + 0x822679ff, 0x695356ac, 0x9ec8f335, 0xc6ae001c, 0xdf9b5938, 0x841d5d99, 0x55388cc4, 0x798be0d3, 0xeb64ab62, + 0x9a82734d, 0x93c7e83e, 0x1787d3a1, 0x2fb71669, 0x4b6fca8b, 0x6c51e070, 0x234c5bff, 0x2dd17628, 0x176d1131, + 0x8c84446d, 0xe112b333, 0x38513490, 0x9adc0c20, 0x58e173c3, 0x38abc762, 0x17260cd2, 0xe8272ce2, 0xccf76bc6, + 0xa37e0c3f, 0xf73dc6ad, 0xced1d71f, 0x0043ef4c, 0xdca0d6fb, 0x5d1133d8, 0x838ff5e9, 0x0e3e6c5f, 0x83452a89, + 0x8d83c5d6, 0xe79cedb2, 0xbaa0d06e, 0x65c84a4c, 0xbc910c03, 0xbca9961c, 0xdadeeb74, 0x7425d656, 0xdcf615c1, + 0x80dca487, 0x8ef06651, 0xdaa64bde, 0x961dbf34, 0xd2a3cd38, 0xd4a60333, 0xbc9d7fb1, 0x9d0cf70e, 0x50254842, + 0x91a466eb, 0x96c931a0, 0xdb2d62fb, 0xee00f84d, 0x73a2e016, 0xcb2ee15d, 0x8f1a013f, 0x81e7097e, 0x3957c1bb, + 0xc725ecc0, 0x35b295d1, 0x7534f83a, 0xe285dec9, 0x3880605d, 0xb37cc3bf, 0x4e75c284, 0xced72133, 0xac511196, + 0x98a03f22, 0xd70a9952, 0x798ba161, 0xdd47c31e, 0x7314490e, 0x5b861fde, 0x153c90da, 0x962e1d65, 0x6b409883, + 0x7ccba435, 0xc76b9139, 0x069ecec9, 0x6e0b32a7, 0x2145e385, 0x42e3ea92, 0xac10a0c2, 0x56d71f7a, 0x9a4ee46e, + 0xc541a909, 0x228454a5, 0x96d811ca, 0x7d02806a, 0x9037ede2, 0x13fbc300, 0xaa3607e6, 0xf2806515, 0x771d7fac, + 0xff795f9d, 0x135c1a8c, 0x9fba9ca3, 0x8b96eedb, 0x01094dba, 0x7d8d3045, 0x58aae114, 0x59029f2b, 0xb47ed32a, + 0x72c467e1, 0x891925d2, 0xe0e07ecd, 0x4a4ce80e, 0x8e8f3a9a, 0x42739150, 0x8b1f740e, 0x9af5f49e, 0xfe0125a7, + 0xd6ad02a8, 0xb237ee54, 0x0fea326f, 0xce3a7d4c, 0x6d666d03, 0x51caa4e1, 0x5f687f70, 0x5be0b244, 0x3d96deba, + 0xf8c4c8f9, 0x9db46aaa, 0xb34a16eb, 0x8a1319ae, 0xb2765303, 0xb47a5fd8, 0xa13f1665, 0xab344d61, 0x4569ea40, + 0x20dfd66c, 0x9b9019a5, 0xb1da8b08, 0x215fa4d6, 0x090315da, 0x2f8d94aa, 0xd5bcc08a, 0xa89d6d86, 0xb66845e0, + 0xdf2b52bc, 0x0849a8d7, 0x88b9cd37, 0xcbc0fb45, 0x34a3f65b, 0x5316a2e4, 0x22aa3b5d, 0x2fde444c, 0x1cd232cd, + 0xcca50f90, 0x4cf0d74c, 0x28be8b5e, 0xa8ff0723, 0xd2367119, 0x40219b3e, 0xa276afe1, 0xe0c61c6c, 0xbd6d046f, + 0xa2a8a49e, 0x7be0bd8d, 0xc6d40d4e, 0x21db1d29, 0x73ec7705, 0x3e4789b2, 0xc0c2e948, 0x735a39f5, 0x38d03044, + 0x3f2e1259, 0x035fee6b, 0xf2f10150, 0xf0f758cf, 0x03260cbd, 0x1ad79247, 0x3f9fd6cb, 0x7ec20957, 0x2e01a0db, + 0x4f79703c, 0x63acf8de, 0xf171999a, 0x50400db7, 0xa02c8440, 0xedf55c16, 0x0b90f4dd, 0xa36b8065, 0x31933133, + 0x0c57f952, 0x082551bb, 0x58f3b242, 0x2f5fc996, 0x70f35f1a, 0x2a06b4c1, 0xf7f8505a, 0xc7fb0203, 0xbc725ecf, + 0x4ba71a77, 0xe063acbf, 0xc3a7b858, 0xe985a43a, 0x53b13417, 0xd7824b4e, 0xbb55cbb7, 0x22b2ced9, 0x4efb2e97, + 0xff6bf69f, 0x5a933bd3, 0xbe9ab658, 0xeb435305, 0x9e081ec4, 0x3f191b5f, 0xf236b991, 0x39e0b6d1, 0xcea23303, + 0x339b1a9d, 0xcd9c7feb, 0x065cd763, 0x9415b45e, 0x5fb5165b, 0x2d814fb1, 0x95f4c511, 0x3fca117f, 0xa4f4c645, + 0x85fd0e01, 0x20e1659b, 0x79a94d22, 0xa1aadc95, 0x48f7436a, 0x36ee0cf6, 0x502b9cd0, 0x8622abe8, 0x045cae73, + 0x1bd7c223, 0x4e42fd0a, 0x9d78eabb, 0x4421e570, 0x5da0db49, 0x38b92120, 0xda4cca51, 0xc6000ae4, 0x0470618d, + 0xe23d2d01, 0x84f9754a, 0xe1dd4a3a, 0x4a273a49, 0x0e755ffc, 0xbd302409, 0xa0237b60, 0x89209a5c, 0x5a60a94e, + 0x3d88de37, 0x5a1e4d0a, 0xd68d4ac6, 0x40921014, 0xaf31feba, 0x9e86f324, 0x22497a31, 0xf3512771, 0xb6adb43b, + 0xcd37ad93, 0xf734859e, 0x296ce9de, 0x4722e7ba, 0x9c3db24c, 0x76eebfc1, 0xac6bc56a, 0x6f7fb9d7, 0x3e4d8e10, + 0xe412a1c8, 0xc2616208, 0xfd9675e8, 0x6029653c, 0x97e66594, 0xdc308993, 0x31cd4da4, 0x17c0adfb, 0x98815255, + 0xfc9d64e3, 0x1b454a6d, 0x8b220894, 0xae76dd80, 0x0860135b, 0x099f52d4, 0x378cd0cd, 0x789d4637, 0xe36ff327, + 0xc66316e8, 0x52366573, 0x8eaf42a5, 0x73c67742, 0xa00f27e8, 0xe1357153, 0xcb7b3bc6, 0xc4a0d597, 0x33749332, + 0x2d196453, 0x751c43f8, 0x1e5f1fb4, 0x1d45987f, 0xbccfaaf4, 0x4f641572, 0xe563e4e3, 0x5ddaadd1, 0x8142fe32, + 0x66fd2b58, 0x8e1843a8, 0xe6944ba1, 0xccacf546, 0x56f52b6f, 0xdd429861, 0x7bf07800, 0x17eedcc6, 0x6fb6bf96, + 0x95dc4502, 0x7870fb6e, 0x0debaecb, 0x4ed2c6f7, 0x3615df61, 0x0f8a4568, 0x2dfc4caa, 0x3c9257fd, 0x8a3d0140, + 0x7968782b, 0x600651d3, 0xfb26ef04, 0x530afbc0, 0x6529b18a, 0x839be3a6, 0xad837d81, 0x6cf6da56, 0x8dbf8ed2, + 0xf47fff6f, 0x3c9dd86b, 0x7efb59cf, 0xc82ca5c6, 0x0a3bfc3a, 0x7d7be4be, 0x7632d0fa, 0x88de34aa, 0x6a32ca86, + 0xefd241ff, 0xa040b642, 0x9ab5215b, 0xf8994a0e, 0xeac70a2a, 0x1b4ce7cf, 0x4c0da09b, 0x11b3de21, 0xd4ee8d38, + 0x615723de, 0xf5fde9a0, 0x96bab4f4, 0x06befd30, 0x5b3b625f, 0x85f4c13c, 0x5cedebf9, 0xa60b8fc1, 0x2ce21042, + 0x54f0e2e2, 0x5355cc42, 0xe3f3cc57, 0x540ec2e5, 0x31a41d8e, 0x712cdfbe, 0xbf449d40, 0x0bbf28ff, 0xc38c52b7, + 0xf6ff9372, 0x0789d093, 0x5c9fd8d0, 0x24441af5, 0x13f20259, 0xa9759918, 0x19d03fd7, 0x94557da8, 0xb58e0852, + 0xd0923bdf, 0xc9c52e34, 0x1a95edaa, 0xd1574742, 0x58c45a91, 0x99175f1d, 0xbec8c77d, 0x5150eb48, 0x0230da46, + 0x4556301a, 0x4944aebf, 0xd23a1ae5, 0x285d21c5, 0x437f015d, 0xc844b626, 0x5763f67f, 0x26a6191d, 0x83da081c, + 0x5ab77621, 0xc7851bb0, 0x9f902840, 0xc1d1fd57, 0xb700d3b5, 0xd2f546bf, 0x2ae2c5d2, 0xab33dc53, 0x40421ae1, + 0xcb6ed83b, 0x9590b501, 0xc4a4cc62, 0x0f06ea54, 0x5ce408aa, 0xce24b342, 0xa7fcd1be, 0xf11940ea, 0xc0aab778, + 0xdf87e2f7, 0x89bf9e71, 0x81f6484e, 0x9afd980e, 0x4c03c363, 0x6657f2bd, 0xf90213f5, 0xc8555aac, 0x543c62a5, + 0x6b92700d, 0x6e13a8db, 0xf2cbed1b, 0x40503aac, 0x78e758cc, 0xb76c5530, 0xc369ce3a, 0x97508821, 0x22122758, + 0x8bf9c71e, 0x1a682b8a, 0x7bbd75b5, 0xb06c035c, 0x9bd1355b, 0x03f15e1b, 0xe1dc6a96, 0x724c12d5, 0x5eeb7abd, + 0x6f1a533d, 0xe4163b97, 0x53963f78, 0xf4bdc4cf, 0x30bc6aa8, 0x55020a94, 0x87424139, 0x7f4e0fc0, 0x0dced4cc, + 0xcc44f761, 0xdc915d5d, 0x5923afae, 0x5fca09df, 0x6da60086, 0x4176cac0, 0x2cd1c0be, 0xeaf4a65a, 0x9a2b0460, + 0xd9adceb3, 0x837911fc, 0x24a064e2, 0xf62aef80, 0x2c72361c, 0xabcea574, 0xc9e8494f, 0x58fdc7fe, 0x19835be7, + 0xe2f50795, 0x22577eee, 0xf37a909d, 0x01085e15, 0x433de341, 0x47e376d9, 0x0bba767a, 0xf77fa338, 0xdaabb9e6, + 0x321bb7de, 0xd9c18914, 0x63c61551, 0x608ac9b2, 0xdc175799, 0xa3b005c1, 0xb30ba812, 0xb8f13ae7, 0x4e6515ee, + 0x63b6e03c, 0x21dc18eb, 0x92116367, 0x912c40eb, 0x67431a9d, 0xa3ac94ae, 0x8778ab34, 0x97d032f9, 0xe363d369, + 0x83361fee, 0xfc13d3ed, 0xa8b81258, 0x3ad31da7, 0xf22b43bc, 0x5e4dc39b, 0xaf3c8d97, 0x4e4f0c56, 0x9ad45750, + 0xce42b7f5, 0xfee1c9dc, 0xda821b40, 0xe112aa6d, 0xc534e246, 0x49278e21, 0xb44895c1, 0xe3d1ab5b, 0x73a79242, + 0x6c9f7498, 0x635ece54, 0x11679e76, 0x2ecfb564, 0x32fac952, 0x9ef53d09, 0xe639b29c, 0x6bc8773e, 0x1bc739cc, + 0x89ba5c0c, 0x4bd2bc26, 0x422ddfd6, 0xfdb0a8e4, 0xcf2f81a5, 0x14841e89, 0xd4f78e53, 0x63013219, 0x359821da, + 0xb02ce75b, 0xac288e79, 0xd6225779, 0xe9c65694, 0x49a11a14, 0x1607727d, 0x5371ef25, 0x6e32e37e, 0x46463aa1, + 0x2f9f3be7, 0x008814a8, 0x4aaeb902, 0xeaf8f5a0, 0x36ff71ae, 0xeda38d7c, 0xc8154fa2, 0xbd72884c, 0xeb83e123, + 0x8c815ce0, 0xe3cec3c1, 0xb7cb6a68, 0x4b2967a5, 0x6f401978, 0xa790036a, 0xd7098ddf, 0xe29bc8fc, 0x990029a6, + 0x03cdb1fe, 0x0dd3e1d0, 0x154d7ad7, 0xf416dee7, 0x5563bc46, 0x724bd24d, 0xc9afafda, 0x15fbdda1, 0xdafbcb38, + 0xd5a26b25, 0x619bed77, 0xba04b927, 0xfd2d6b8a, 0x77894e2e, 0x3a2b2115, 0x4f97c16a, 0x624c5c48, 0x87b8ac99, + 0x52727b94, 0x1e24f7f7, 0x075e8797, 0xf6c0d443, 0x1bbfc65e, 0xaaef1178, 0xc6ee8328, 0x328b718e, 0x6f763df7, + 0xf0198c11, 0xd6cd4bf9, 0x3ee66642, 0x717949cd, 0xd07b2cb7, 0xa023dc26, 0x36fb0e07, 0x833771f3, 0x865405d9, + 0x440f6fbb, 0xaf079d0d, 0x2187a5d8, 0x1c48bf61, 0xd1a3e59f, 0x022d6bda, 0xd6bbf539, 0xf7e1e652, 0xd13cd569, + 0x1953bd8c, 0x2c00848e, 0x15a8bd5e, 0xf1633fe7, 0x56e8f0b5, 0x3b009bee, 0xd18e24a5, 0x06e6be5a, 0x20b080a8, + 0x2b7c3d6b, 0xc9e867d9, 0x013902a6, 0x722d7f90, 0xaa97b1b4, 0x6a72eaa5, 0xa35fb788, 0x02c7801c, 0xf528ad86, + 0xc08e0f90, 0x36013f85, 0xb6507cfb, 0xce50853b, 0xdc81a410, 0x6f9c7395, 0x9061399a, 0x4d069a88, 0xb6cb4ee7, + 0xaa0c16f1, 0xc186f6ca, 0x27a49448, 0x03ff9a82, 0x487eb046, 0xf68644dc, 0x41c11e31, 0x004fe1d3, 0xc870a0ba, + 0xeaff3d1f, 0xa56c84f6, 0xbf9faffd, 0xd9ace2c0, 0xe0c703f7, 0x341a6acc, 0x0cbf2408, 0xf14f311b, 0xf193f588, + 0xca3c7387, 0x3ebc4e22, 0x56bebf42, 0x0e4635ac, 0xb7fd6bcb, 0x055a2a82, 0xf4854352, 0x47d220ec, 0x421ca930, + 0x0d609b5c, 0x9ec67f0a, 0x0fcb48de, 0x7c4804bf, 0xc5507f0f, 0xe752b62c, 0xbcce8482, 0x83da6958, 0x4e6b4114, + 0xad51c34c, 0x986a787f, 0x247e359f, 0x03a8afef, 0xad5ae388, 0xf8c45e72, 0x69b64f29, 0x551d0ed4, 0xe964371d, + 0x80e6afdd, 0x1d0b15c1, 0xd90f83ee, 0x706c7250, 0x032a7eb6, 0xb1f45def, 0xe9539be4, 0x8549a545, 0x72cd25a6, + 0x0b84bda3, 0xdaac8e21, 0xa7b7ad91, 0x46dd85c2, 0x5d5fadce, 0x4d10e91f, 0xfa0f309d, 0x2450505b, 0x7e62d6b6, + 0x1fc124b9, 0x2f83c695, 0xa2fcc4de, 0x4779f502, 0x7cbb0e0c, 0x066fdf93, 0x04887009, 0xa497a6f7, 0xe25f05fc, + 0xd65ab11e, 0xa25e22c5, 0x19045c1e, 0x3aa4021d, 0x854e10cc, 0x07fa114d, 0xd983fce1, 0xc106b74c, 0x7a097634, + 0x554de3f7, 0x00236229, 0xb65a8838, 0xdd1fab0d, 0x9884995f, 0x447be782, 0x984e587b, 0x15b0caa8, 0x4fc22e5b, + 0x1e0f4174, 0x0e4f84a9, 0x4df83f84, 0x23469d92, 0x0b00d8c1, 0xea4ad785, 0xd9fe7129, 0xd8417b76, 0xb2437447, + 0xbecc7016, 0x0fa8fb6f, 0x1304fb53, 0x16bb207c, 0xf899f4d0, 0x040738b7, 0x6ebb74c4, 0xd9e007c9, 0x4ddae7a5, + 0x7c8c3483, 0x2f4db6ed, 0xe6d51eb1, 0x4c37d670, 0xf7f8fbf2, 0x310632f0, 0x3ee0f27a, 0xd0973c93, 0x36f74f81, + 0xebcc86ed, 0x7ab235a3, 0xf70a2c83, 0xe7ae2d3f, 0xde8fe3e9, 0xedbfdb59, 0x8f551374, 0x49684acc, 0x27ceed4c, + 0x585e4343, 0x000bb259, 0xbb362f6c, 0x0f9bdf2d, 0x77c632ea, 0xeebad78e, 0xc18462c5, 0x30407eb5, 0x8e18797a, + 0xc0b350ef, 0xfa3ead07, 0xcde427cf, 0xa3d7e0a3, 0xbdf0bf54, 0xf107867e, 0x04f072fe, 0x399bdcc7, 0x840479c6, + 0x34d8b969, 0x55106a2b, 0x8f33844b, 0x331e26bb, 0x250050b9, 0x02fc81ce, 0x261ccf08, 0x2d74312b, 0x820c37b7, + 0x39bc1a46, 0xf4865fdf, 0x22bd8658, 0xff6ed246, 0x0890403e, 0x18be1499, 0xc6110aca, 0xe5af3a20, 0xec854f28, + 0xd9382232, 0x947cd63b, 0x2a15a8bb, 0xc49848ed, 0xf41d1ce5, 0xf53f5f2e, 0x4433b301, 0xc25b51c6, 0xcb5bc0ac, + 0x65a5e218, 0xf2f69279, 0x10cd8339, 0xf280e4df, 0x1bf7dbd4, 0xff73634c, 0xd07335f3, 0x465717bd, 0x23cfabb7, + 0x8826fad1, 0x3a95391b, 0x2b951ec9, 0x55c342f8, 0xf91e2089, 0x64547cad, 0x68d79216, 0xff6c7fe9, 0x9cff960e, + 0x1b3be666, 0xf3427850, 0x1af5972d, 0x8ce424be, 0x04a8ab27, 0xe1811274, 0x6401979a, 0x5da4cf70, 0x861ef098, + 0x168ebceb, 0xc8a728a6, 0xb896012c, 0x2143f232, 0x744927b4, 0x35201777, 0x2d914387, 0x9ed7f94b, 0xf00b5441, + 0x6904d92a, 0x482ffc7c, 0xf355da5b, 0x79d3cd0d, 0x0abde0bb, 0xadf96fea, 0x7fcf5e87, 0x78828f01, 0xcac2d991, + 0x347b8666, 0x82e63203, 0xa12927e0, 0x103a6991, 0xbe39050e, 0xb33730c3, 0x9b9fe147, 0x69cb667f, 0xbe2c1142, + 0xa65e23b2, 0x81d318b0, 0xdd0e9d89, 0xb36f2c16, 0x06613a50, 0xad6a1eb7, 0xdf57feb7, 0xe95497da, 0xaea78d92, + 0x78603c0a, 0x7c403889, 0x6de90e91, 0xeb33d532, 0x4356f85e, 0xd4047a63, 0x28280051, 0x3a65b54c, 0xd3b82ae8, + 0xe1fecec4, 0xddfe0b8e, 0x4bff00f7, 0xf1fd4390, 0xbc07bb50, 0xf4fd8907, 0xed6d885e, 0x7e10ea21, 0x0b69c743, + 0x49857aee, 0xd55b943f, 0x6f06e7a8, 0xf2731c17, 0x86e4e839, 0xd67593be, 0x88211cc2, 0x7acef217, 0xee70ca50, + 0xd7f5d099, 0x9d710c19, 0x30c2bd60, 0x9136bc7c, 0xa68590b0, 0x903f4d00, 0xbfb477b3, 0x57098afb, 0x744d626d, + 0x04604e67, 0xfb1a3ca5, 0x4a4bdd39, 0xdfe3a5bb, 0x4eb043f5, 0x5c666653, 0x5936ff74, 0xc1477a35, 0x3665ecdc, + 0x26d8d8e7, 0x39dd4541, 0x72b63f98, 0x3961f77c, 0xfab6dec1, 0xddf9fb37, 0x5a5270c0, 0xfcfb5e76, 0x1f416742, + 0xfa567fb0, 0x467e9d0f, 0x874cb74a, 0x7c801db1, 0xe95ac6cc, 0x57ef6630, 0x53b065eb, 0x96dcfd36, 0x9b194300, + 0x7e1959e1, 0x91787e6c, 0xda51caa5, 0xbaab1bf3, 0x0379e6f0, 0x9fdb3489, 0xde21a2e1, 0x9f5634fa, 0x93c246c4, + 0x8fc78d5d, 0x3ea2142c, 0xcaf76e76, 0x9da2521d, 0x2acc21ae, 0x2fd7bda5, 0xdec355d2, 0xf3746588, 0x76fb50a7, + 0xa69d279e, 0x179b864a, 0x7917f112, 0xf189f406, 0xf593fb1b, 0xe5da89be, 0x8917329b, 0x6878a8e5, 0x51bcbc52, + 0x343851f2, 0x648715fa, 0xdd3ceff0, 0x4f36b0e6, 0x769de5cd, 0xda66a672, 0x5cf2353c, 0x169edec5, 0xb001c899, + 0x2f212386, 0x5ff374d9, 0x902f9b63, 0x62938b54, 0xee128e48, 0xecd92b21, 0x31bba85c, 0x46ebff79, 0xccb7b9b6, + 0x72e02941, 0x4e807226, 0x8a0aefae, 0xf6b9c4d6, 0xd8f6949a, 0xf3c7d482, 0xac829629, 0x9ffbf3a3, 0x718c8f7c, + 0x53310af6, 0xe55f4c13, 0x95c8a29e, 0xe190fa7e, 0x64589aa5, 0x1fe6317e, 0x4996238c, 0x73a59fc9, 0x0c11de06, + 0x6ed34adc, 0x34614996, 0xf653263c, 0x272880e6, 0xc8778076, 0xffb5570a, 0x88592be7, 0xb1697bed, 0xf7c4f8b4, + 0xe9cf811c, 0x8e27d295, 0x42f3d0f2, 0xadb004ba, 0x6529cc58, 0x48d75e2b, 0x3331acc5, 0x2f1c5aab, 0xdff15511, + 0xbba13c12, 0xdd02c804, 0x290304b0, 0x9a0ae9fe, 0xbac450e5, 0x819f0f80, 0xfa25ed41, 0x1365cbad, 0x748c5827, + 0x347c5339, 0x4ac23644, 0x82f6dd2d, 0x4a51dfec, 0x87b1c1d3, 0xfe079bc6, 0x5dd37d45, 0x0291efc5, 0x15da5da6, + 0x91c0cc1f, 0xe71ebb92, 0x559f1204, 0x40c5b180, 0xdb316bf2, 0xe5794310, 0x43b9ed16, 0x1bf9548c, 0x4396ff24, + 0xe6ef3b56, 0x04d193b3, 0xa66d0133, 0x738da1b0, 0xc505045e, 0x3aafd451, 0xd6dce0ea, 0xee7ad3a2, 0xcc436c78, + 0x238fc4ca, 0x7ea3ec91, 0x1cdb7b2d, 0x4a6aeb3b, 0xf95102c1, 0x428b7f39, 0x74ca8a7f, 0x038b305c, 0xbb5b2f87, + 0x328a6450, 0x195951e8, 0x8000d874, 0xa6ddbd7c, 0xd1cb90a4, 0xb7cbabbb, 0xacf7af2d, 0x42bf44db, 0xc6431081, + 0xdaf2aafb, 0xe0f7a0d2, 0xff94b1dc, 0x03fcfada, 0xe908c60e, 0x9621c465, 0x30b81c91, 0x0b4ffbfc, 0x1834560d, + 0x68c77435, 0x356f1249, 0xec7fe5ec, 0xe59eceb8, 0xbe6cc301, 0xd9ff300d, 0x7b6494c3, 0x5df01be3, 0x3222a416, + 0x8bac2cae, 0x5104a87d, 0x24fd77dd, 0x5f85970e, 0xa44bc827, 0x160c793c, 0xeeef04e5, 0x92c5547e, 0x50c1cfb9, + 0xd5a33292, 0x4fb423af, 0x2de9ada4, 0xb516aefc, 0x9dbdd4c2, 0xf8745696, 0x43c6be27, 0x60b412fc, 0x35c9eb60, + 0xa2b3dd44, 0xb0c51e32, 0x20b5b608, 0x17cf4fc1, 0x0832da5f, 0x1f1ae752, 0xeee0b9f6, 0x7a88a657, 0x129c6972, + 0x4329e802, 0x2733b47f, 0x83c0e41f, 0xc10a7414, 0xe585fb2a, 0x76862bf4, 0x17ee4fd8, 0xa54b4c48, 0x667c537f, + 0xb776d649, 0x95b89628, 0x89fef7e4, 0x5f9d84bf, 0xf39148e7, 0xfac4d2b2, 0xe16ab1b9, 0x3d5dd389, 0x5947821b, + 0x5048129c, 0xcd6d342d, 0x92a2668c, 0x2f56f2e7, 0x12a60853, 0x47a1c5a6, 0xd1a25115, 0x5d10f99d, 0x96fdaae1, + 0x749da2cb, 0x2452766f, 0x6256655a, 0x71ad26b3, 0x97c6b155, 0xd633a587, 0x992a9cfb, 0xd4bcf56e, 0x7c8757f2, + 0x9d6ec64b, 0xb1bc042c, 0x2a53dc13, 0x96483ce8, 0x15e73168, 0x63e3e7d7, 0x14004b37, 0x7bcbf0cb, 0xc60aac99, + 0x8e2665b7, 0xee93572c, 0xff17fafc, 0x9eacc207, 0x866eba92, 0x75a89fd3, 0x6b7ae30c, 0xa2566504, 0xdef5c75c, + 0x07a80a9b, 0x55257aef, 0xf98e2aa3, 0x7e0952b0, 0x9ae8cec2, 0xcb8ca77c, 0xcc8d3fcd, 0xd1065d2d, 0x9b10063c, + 0xff39a382, 0xee275cd9, 0x8f1293e6, 0x6280b8ad, 0x1593e1ef, 0xc218e302, 0xcc38f531, 0x770df929, 0x8a302c05, + 0x0aeab21e, 0x20e283b7, 0xf76f1fdc, 0x409b6087, 0xe3da47e5, 0xceb21d28, 0x60826770, 0x9b86cabe, 0x48f7ca80, + 0x5043aa5a, 0x360611a2, 0x59f934d5, 0xc3c4a486, 0xc9967a2d, 0x6a5308d4, 0x79bda240, 0x909fd98e, 0xf49643bc, + 0xf2bb63b9, 0x0da6b533, 0xf5369ae6, 0xaa1de445, 0x4d7bdfa2, 0xca3f7db9, 0xe52220ec, 0x60821252, 0x43a0c0e7, + 0x4b70e068, 0x0593546e, 0x10f7e764, 0xbdb5e00d, 0xde38267c, 0x1dc15fa9, 0x63921d22, 0x496a3fd0, 0xf6716b1d, + 0x8821bf49, 0xde5b8005, 0x6e749b41, 0xc5c98501, 0x78cc06ac, 0x48f132e9, 0xae27d783, 0x6d1bea84, 0x3f318baf, + 0xc85a975d, 0x00904827, 0xe895c692, 0xb3055f23, 0x5e1c263c, 0xe4735664, 0xdce219fd, 0xdecf1bc6, 0x7f9c9425, + 0x3ac88c9e, 0xde861fbf, 0xa56d3c1e, 0xf1efb535, 0x38d40fe7, 0x6b492069, 0xdaa2a764, 0x3c426d03, 0x8f670e35, + 0x6a52cc82, 0xb184acae, 0x445ffc8a, 0x7e73a705, 0x23d43dcd, 0xe0c0bc13, 0x303643ec, 0x744d1ff7, 0xadef941f, + 0x4ea5b0ad, 0xada1d03e, 0x421e5a81, 0x066d7998, 0x34c4f1e4, 0x88ada64c, 0x9ad41d3a, 0x15116dd8, 0xcf51bdc7, + 0x8e03d1bb, 0x0ce64046, 0xa341fe03, 0x4af1924f, 0xa9110822, 0x1ba6ca6f, 0xe55e6fbb, 0x43524b5b, 0x12dbc403, + 0x79bbb0eb, 0x5eed39ce, 0x50f740fd, 0xa103213e, 0x7261e167, 0xb4c44ba0, 0xda5f33f1, 0xf33a2b14, 0xa8fcf531, + 0x0d956e14, 0xbc99a47e, 0xcba85743, 0x81f243bf, 0x918bb561, 0xa5f40cd3, 0xf51e78dd, 0x9857413c, 0xfa8a8e3d, + 0xa430fe6b, 0x4ab7ab4c, 0xcc4d0354, 0xada2c0b6, 0xfe0b1433, 0xe00aa575, 0x25d036c0, 0xef2526a5, 0x725d1d16, + 0xb541d640, 0x84ceb075, 0x490051aa, 0xfc515fc8, 0x98522f44, 0x080fd435, 0x3a2d6b1d, 0x1619901c, 0x5d2df5fa, + 0xd2f96c90, 0x1305c4c2, 0xea61aded, 0x736096a0, 0xd25c468c, 0xc50e8447, 0xb59e09ff, 0x18390d0a, 0x637dcd09, + 0xe2cfd51a, 0xb6ab0396, 0x7344c619, 0xdd9c5b16, 0x099a1799, 0x559b09aa, 0x55029850, 0xf31cf56f, 0xc9f9d7ed, + 0x89d96862, 0x894f758b, 0x740e82b1, 0x20c5d0f9, 0x3dd1ad3a, 0x8f7a54fd, 0x0f25d659, 0x3ba18f38, 0xb9d8d6f5, + 0x1f4bfd93, 0x7df22166, 0xc49db4ae, 0x7452d902, 0xcb1a71dc, 0x03a403bc, 0xf818f739, 0x08eaf9e5, 0xc9f08a15, + 0x4ead9e3e, 0x6f736b7e, 0x7dbf9520, 0x8962d03c, 0x2cedc9ac, 0xce6f3c82, 0x1480e3bb, 0x4ea4c9e1, 0x1f9d50e6, + 0xb96d1c23, 0x8fd76968, 0x99f5f244, 0x11a08fc2, 0xcf0da457, 0x305334b0, 0x516fed23, 0x9f28f27a, 0x37dba9ea, + 0x3cd1aa59, 0xf8853cc8, 0xb1a4ec6e, 0x3a7ed6d7, 0x4be545fd, 0x13b80497, 0xabbea8d2, 0xe9dfbf1a, 0xbf501d46, + 0x730d6d4c, 0xb4f2cb42, 0x17027428, 0xbaebc85a, 0x986e8e66, 0xf6098d80, 0xba9ec5c4, 0xc718d06c, 0x3093c90a, + 0xfffa9c44, 0x09b11373, 0xf347ad79, 0x8683ccb1, 0x64cef48b, 0xdecc4dac, 0x0276b3c4, 0x824f608c, 0xf567444b, + 0x0f55a1c2, 0xed1c8e18, 0xe06c0bcd, 0xa7a26125, 0x3778fb02, 0x5baf14e5, 0xdce2efdf, 0xf4ab4941, 0xb4ba3765, + 0x142b92c6, 0x550c3dde, 0xdc256bae, 0xb96346ff, 0x198df6b8, 0x34adc5ec, 0xb648d4cf, 0xf93f4075, 0x9d0ed557, + 0xbeb31815, 0x64b93c40, 0xb09b22b4, 0x9259a40b, 0x5a304513, 0x211d492d, 0xa5fd92c4, 0x48985b22, 0x9d228641, + 0x7624345f, 0x4f81841c, 0x4f393058, 0x0788e338, 0x6d624b36, 0xe8d750c2, 0x291dd2f3, 0x951cfc35, 0x14561981, + 0x5f02ba95, 0x342f2c1e, 0x4e20ace3, 0x8cc15859, 0x0038322e, 0xf4e0ea1e, 0x889a310c, 0x89aca86c, 0x264ebb7a, + 0x7e4bb890, 0x1c7739a1, 0xc91fad83, 0x03ac9278, 0x987777b4, 0xe87bc9cb, 0xf8a8bce8, 0x81b38bd1, 0xaca7e15a, + 0x1eb7fdad, 0xa71313bb, 0x0cdb873b, 0xf6dd1ccd, 0x3c1b3fb9, 0x03b42a73, 0xfe007178, 0xa13e5582, 0x1bcf5c84, + 0x75bea2bc, 0x550a67eb, 0x5c22158b, 0xc0720dea, 0x4e6cc47a, 0xea689927, 0x4409e02e, 0xdcce6bb1, 0x4163d578, + 0x753eab5b, 0x028a7174, 0x528577a3, 0x527f8b02, 0xa1b0144f, 0xdaf318be, 0x8b70ef61, 0x0a6f4e98, 0x5c5402b0, + 0xf5f647c0, 0x09391889, 0xa368a8c3, 0x2dc9680d, 0xa053cead, 0x904b7287, 0x88459cf3, 0xd2f4f2a2, 0xe9665755, + 0xbb5da568, 0x574a1348, 0x93b4a825, 0x37c32f05, 0xe012ff04, 0xb9eaadad, 0x52bbf0ef, 0x452ee923, 0x46f414f1, + 0xb13669e5, 0x680a6737, 0x7ff4bc68, 0x2d47049f, 0x37cf822e, 0x0583d362, 0x8875d1c4, 0x4c53f671, 0x11cef396, + 0x3dcf89b8, 0xdd2d198f, 0x505f5de7, 0xfbde4756, 0x580d6240, 0x12396e9e, 0xd04f3af9, 0xb186f576, 0x12b2eef3, + 0x9ae8f924, 0x79946ed1, 0x870f473c, 0x462233d2, 0x4fdc6229, 0x9d68407f, 0xf4574c11, 0x355df27d, 0xda1de3be, + 0xbdd9bf46, 0x7723e0c6, 0x93f18b70, 0x306a6ce1, 0x5d41b997, 0xd6de717a, 0x77f1220d, 0x22a9c6b2, 0x8f97fe4c, + 0x952cf499, 0x748ea696, 0xfb9b4ae4, 0xd87fae01, 0x36fccf5a, 0x6620b80b, 0x8b775603, 0xdc231fb0, 0x421c13c4, + 0xbd9216ac, 0x9608c70d, 0x9d5f6ba2, 0xdb7c0ebe, 0xae39479e, 0x94e77aae, 0x693e8781, 0x4d32b434, 0x7e62d809, + 0xad4fe846, 0x4c6cb1e4, 0xf7341c44, 0xdab78d72, 0x88cc179a, 0x34752f51, 0x2d637722, 0x7ab4618e, 0xb7c0e04a, + 0xfe04b8cf, 0xae1b6f06, 0xdbda536e, 0x02194b20, 0xe1fd1e8a, 0x1acadfa6, 0xf47bea6c, 0x3330ac5a, 0xa8deb025, + 0xab935609, 0x5d2bc1ca, 0xb25e9564, 0x6bc65a9f, 0xeec6e181, 0x5e6a3d52, 0x0f65008b, 0x6e162c6a, 0x87c3e109, + 0xb684f32f, 0x59622c89, 0x723a0677, 0xb2cebfc9, 0xaa6747bc, 0xdb84b110, 0xc986eadb, 0x1ef4b74d, 0x257244dd, + 0xc156d646, 0x7fab92ef, 0xd424e78b, 0xb3f3c72a, 0xdee49f1b, 0x93fb2c85, 0x0cb3bddb, 0x78993a21, 0x320f261c, + 0xaf7bd6e0, 0x5568d12c, 0x3df76622, 0x652e01ae, 0x23c1a517, 0xac5189aa, 0xec9cf336, 0x17da11d6, 0x6e8e3c34, + 0xa59326db, 0x08b15079, 0x4a3d8b05, 0x866aca5e, 0xae94c250, 0xef5a6c93, 0xbbcc9c7f, 0x4d5edcbf, 0xe3e485d8, + 0x182f07cf, 0xc9168886, 0x1cda176f, 0x00ab3bc7, 0x608bb920, 0x4f315ef1, 0xd8e3cc46, 0xa47388e3, 0xb2cad482, + 0x556def36, 0xa682fa5d, 0x85cad9e2, 0x14079dcf, 0xd78ca346, 0x3fbe135a, 0xc4a78f5d, 0xf4e114ba, 0xee9e3c30, + 0x8b0af991, 0x12e41605, 0xb6267ce7, 0xcc004296, 0x90f3b8f2, 0x2343ef18, 0x2f8052cf, 0x60deb848, 0xf56fe3c8, + 0xad3102f7, 0x89d4a9e5, 0x8af74ed6, 0x62e5b6d5, 0xff59e2a1, 0x6c22b412, 0x5d392bc8, 0x90a724bc, 0x5c978d0c, + 0x830cbc90, 0xe32ddbac, 0x449e7fd3, 0x60b0addf, 0x49dcccbe, 0x5b0462bb, 0xac21c138, 0x8e006f90, 0xa61a2c78, + 0xb5971d36, 0xafdaa33f, 0x1307afee, 0x5ccd38a8, 0x2b79f482, 0x8cf7732a, 0x32c7a0df, 0x6b2ff39d, 0x032680ed, + 0x526206dd, 0x9fddda0f, 0x6d8cfa10, 0x1dd2ba03, 0x243d6ff3, 0x62268387, 0x87230bbc, 0xb8d3b10c, 0x4f6ca07a, + 0xee4f2821, 0x714b1bdd, 0xe6fc96a4, 0xe856122d, 0x477d1b83, 0x70d75b6f, 0x049b7e50, 0x0bf03690, 0x4ba8c681, + 0xc4028d04, 0x2717d0d2, 0xe41916f7, 0x216b1173, 0x97f3bff7, 0x281f9d0e, 0x2c1f2031, 0x6ff48a47, 0x0786c132, + 0xa1b278e8, 0x30e5f64c, 0xfbf93909, 0xf7395c32, 0x832f21b9, 0xbead903c, 0x280f2090, 0x9593f614, 0xb78316c1, + 0xfca3a4c6, 0x609dc7e3, 0x4f273fdd, 0x63f744f1, 0x2c1bbbc0, 0xe4891946, 0xd5f7fa64, 0x9f3f3720, 0x94110d39, + 0xc8ece3ac, 0x4b25b77f, 0x2c2f228f, 0x56986c0a, 0xce8cdea6, 0xd6333dbb, 0x4b5b5e98, 0x326b743a, 0xd0ca9df7, + 0x6993475b, 0x5c002d47, 0x59432f3f, 0xc3f9bd0c, 0x26d08264, 0xb4f895ba, 0xdd8fc625, 0xe0c6e345, 0x75a33645, + 0x19bb6cb5, 0x5a0e78da, 0x193d092a, 0x4e440935, 0xbe128268, 0xd2b9f588, 0xf70c23fe, 0x7379ca35, 0xb57e785d, + 0x6054f3ed, 0x303ebe2f, 0xe935e1a6, 0xb8c1e2de, 0x8bb7a5cc, 0xa6ac5c41, 0xe44e56d0, 0x69139cb7, 0x03a28789, + 0xa7cdf44e, 0xbbf56d72, 0x083d0dd4, 0x192129b1, 0xb7693796, 0x8b198c5c, 0x9de5a28d, 0xf9c6d7c8, 0x99e1d4c8, + 0x8e31d930, 0x7080a51f, 0x073eab76, 0x40df41a4, 0x767d2144, 0x59d43fe2, 0x34a8544f, 0x9b730ff4, 0x2f4bc370, + 0x8ee7f066, 0x4673c32c, 0xe2c7db70, 0xec9179e5, 0x88645dbe, 0x4f79e3e9, 0xe48fba9a, 0x1c3ce3dc, 0x5a477874, + 0xf57dc98b, 0x55976ece, 0x70e9158c, 0x7549148a, 0x18c7e7bd, 0x72660072, 0x67257dec, 0x90e48a8c, 0x5855fad7, + 0x7e9c91d6, 0x4e8ce0ff, 0x18dc5215, 0xc7f6c34f, 0xe7bbf889, 0x2658ade4, 0x4ce82ec9, 0x0d4943dc, 0xa0a1a675, + 0x4445f6d2, 0x97571d99, 0x0aa2ce04, 0xff4c7fe8, 0xca9770a0, 0x94ab9434, 0x28ebef59, 0xa2028d42, 0xf29f7f28, + 0x50dd62e5, 0xf2dc2490, 0xb742d94c, 0x3a0b24aa, 0x3cc4e04d, 0x8db97c30, 0x45d14fc4, 0xe37c771b, 0x956aa797, + 0x40278377, 0x4f1306d5, 0xe114f56c, 0x051d23ee, 0xf1a6e96c, 0x715ea34a, 0x6640c200, 0x6bb4ea0f, 0x306f2b3f, + 0x3c727cc6, 0x5b1b81b9, 0x18a12214, 0x1a21b363, 0xa38d6122, 0xa196f0eb, 0x33e27125, 0x57b501fa, 0x16e059fb, + 0xe033975e, 0x008acc42, 0x435500d8, 0x03f871da, 0x242fa9f1, 0x022eb929, 0x48d19828, 0xc53f0f5b, 0xe3f264d4, + 0xefd8a419, 0x2d3440eb, 0x827e000e, 0x645c7b32, 0xe4f17655, 0xdb4840f4, 0x21570916, 0xdf701ef3, 0xdbee77ed, + 0x5ac0387d, 0xcc3ddab7, 0x5b29c621, 0xce6307af, 0x9051e128, 0x70be546e, 0x1830df51, 0xc306d523, 0x9cda51bf, + 0x8e5cd4cb, 0x9c64a289, 0x518101c7, 0xd5398283, 0x485e68ab, 0x3e692182, 0x3f8404fc, 0x0f7b8288, 0x21a08619, + 0x67218b02, 0x8b8dd8b8, 0xad06a7f7, 0x11164df6, 0x25a251ff, 0x42824851, 0x95b27094, 0xf78419a5, 0x409fc546, + 0xe9806b95, 0x51c49c8e, 0xa17e8fc0, 0xa283549a, 0xca0556d6, 0x5a85b755, 0x8b4c4467, 0xb3a58530, 0xe335fac7, + 0x2478b91e, 0xa851b1cb, 0xb8f6e40d, 0xf7cbe7e0, 0x19f408f5, 0xab076b70, 0x4af368d0, 0x97ab3ebe, 0xee6831f1, + 0xef8927b9, 0xae5765ac, 0x2d9bc5e8, 0xea2c246f, 0x15333dbf, 0x240e189a, 0x6a166d85, 0xe0319a41, 0x5f6f8498, + 0xf83a2e4a, 0xf7f8876f, 0xc61d46c9, 0x22e0f274, 0xb6cdcf38, 0xe570e569, 0x9fcf899e, 0x4b270423, 0xe5427fee, + 0x4d645555, 0x4700cfb1, 0x5817d1b4, 0xe8dd508e, 0x77f2ba83, 0xfa4998c2, 0x9f433c68, 0xd5e9bf3b, 0x2efd4983, + 0x247f1d91, 0x90826b5d, 0x33f311f1, 0xbb97f01c, 0xb46dced6, 0x39edc2db, 0xc0c97ca0, 0xd6456515, 0x86a49990, + 0x6a4cbb9d, 0xbb429705, 0xe7140710, 0x9bcf88f7, 0xf7bb64ee, 0x5555f4e3, 0x47951177, 0x1ef7b3eb, 0xe7165c1f, + 0xfdd331f4, 0x453991f7, 0x5a5cc9bc, 0xd74ae2e4, 0xdc4095ab, 0x2ba942fb, 0x908d5430, 0x55f01c70, 0x1caf16bb, + 0xab800038, 0x0e5f415b, 0x77d71868, 0x95c250d2, 0xc2ddb198, 0xb5c78778, 0x6a737fba, 0x55275156, 0x677b5b97, + 0x7999f376, 0x687e76cc, 0xf50cf81e, 0x83470a28, 0x01572e93, 0x86549582, 0x5c50c10e, 0xff2bebe6, 0xa7f4fe1a, + 0x5d416565, 0xce30fc05, 0x3607c9a4, 0xbcd45049, 0x6e672cbd, 0xf7b12a88, 0x842e7329, 0x705fc02c, 0x51bb7caf, + 0xd5e3391e, 0x0489a142, 0x06b74471, 0x941b6752, 0xb29818ae, 0x194db3cd, 0x9d06e674, 0x6821ae5f, 0x4e064454, + 0xfd9ac6cd, 0x657932b0, 0xcef18b7d, 0x0bf4f022, 0xf908ad45, 0x2e433c0f, 0x7ba69d22, 0xf794e0a8, 0x29e2a151, + 0x59957799, 0xa4754f9e, 0x2de5faf3, 0xc9448dd7, 0x5a8bbe16, 0x817b3cba, 0x015e0438, 0xb6584eac, 0x3cf4538c, + 0xad46789d, 0xd6c7fb4b, 0x2a6bb8e8, 0x95be9156, 0x606ed9f5, 0x5752db89, 0xf9cd5980, 0x616d1e0b, 0xb7e00031, + 0x172330da, 0xb31e0cfc, 0xdb764c09, 0xa75d8e3e, 0x6aa8c866, 0xbdc54d53, 0x2e677e0f, 0x16a51a10, 0xe9499530, + 0x1da12df1, 0xe6dfb914, 0x3bfa92a8, 0xf3f3a88f, 0x87c9392d, 0x111b0840, 0x5ab1777a, 0x192c38c7, 0xf8c834fc, + 0xe8308665, 0xeb187ac7, 0x9c1c5fd1, 0xcca65034, 0x5f8cfc36, 0xd9d46261, 0xf8f4ff49, 0xf1d5e8ef, 0xcce1cd6e, + 0xd1dde85f, 0xe65a1855, 0x433c96b4, 0x93e2108d, 0xcfcf8df3, 0x7666a9d0, 0x82d04f02, 0x9f1d6e6f, 0x735470b8, + 0x8506f50d, 0x74ac2545, 0xac7e968b, 0x8eaebbf6, 0xb78302a7, 0x71a95323, 0x08db57c0, 0xf54079c4, 0x1824e5a0, + 0x7770bb93, 0x320d84f7, 0x31375ff2, 0x671804f9, 0xf7279def, 0x12af1225, 0x9e850124, 0x61b08a45, 0x1b1a25dc, + 0x1583cb8d, 0x85e488d8, 0xa6a2b821, 0xebc28a80, 0x2b042894, 0x1a85276b, 0xb0f5d179, 0xcf990742, 0xfefbe005, + 0x1fb67447, 0x570d2ddd, 0x02811ae5, 0x793feaba, 0x09762f7b, 0x14100df3, 0x7fe64e07, 0x5af3e3be, 0x31eb0ec9, + 0x786d747e, 0x0e0e27bc, 0x47a504c9, 0xeaa9fbb2, 0x1c0d8abc, 0xf8bff67a, 0xaa82f222, 0x8b13aaba, 0xdffcd564, + 0x31726b4c, 0xe9ae18cc, 0x352ad2f4, 0x6b1557aa, 0x135c680b, 0xd4406df5, 0xa79c30c1, 0x231658d4, 0x2fd89315, + 0x36a55e66, 0x159002b4, 0xd05109d6, 0x68dec1c7, 0x97ef5984, 0x68a8fbd7, 0x8dd3e9da, 0x27909f99, 0x28c108df, + 0x54cb0adb, 0x7ce99a35, 0xbede9144, 0xa5672e1f, 0x710533e0, 0x9a2cd910, 0xc2ce4b92, 0x8c80d84f, 0xcee7a884, + 0xdc354a4d, 0x3fc1a23a, 0xeadf8431, 0xd928adc6, 0x2343a0c6, 0x061e72ac, 0xb96ad161, 0x4eabcb14, 0xccd60c7d, + 0xb391f7a4, 0x2beaddc5, 0xb6b90496, 0xb790fe17, 0x465016e8, 0x7da09148, 0x70317f3e, 0x3d032b28, 0x1b054900, + 0x1b74faa1, 0xc754ecc2, 0x126b083d, 0x1d555dfd, 0x60815984, 0xfbbaf3a0, 0x89ca45c6, 0x7812b56f, 0x9cd88171, + 0xb9de6295, 0x843420d9, 0xe56a4205, 0xc061a140, 0x82f466b4, 0xafdec08a, 0x6019c28c, 0xb80e9ebb, 0xdf6bd76c, + 0x01f92766, 0xaabd233a, 0x5f9f1623, 0xd636d41c, 0xb6f0bec6, 0xefd69807, 0x6b32c69a, 0x0b4ad7d4, 0x303bc7ed, + 0x71e76113, 0x72a8b06f, 0x23d24a41, 0x1f672e66, 0x032aa26c, 0xa0cece16, 0x1d383468, 0x3fadf1ac, 0x9071b6a1, + 0x7d060ebb, 0x8724194b, 0x70aa4fe2, 0x7bfb70fd, 0x14464d6a, 0x34e46949, 0x89e163d7, 0xee324189, 0xe7dd5b05, + 0x629d5ac9, 0x9494ec58, 0xda9b9ecf, 0x18810ee8, 0xf64eb695, 0x0412aeb9, 0xbb9974f2, 0x34981e12, 0x183a4215, + 0x0c4ed021, 0x0e2d056c, 0x4eb8189c, 0xdb2491a8, 0xe667f135, 0x830b681f, 0xb0e43c1e, 0xade0eee7, 0xd45ad4b9, + 0x417fdb47, 0xf9521b28, 0x4d491903, 0x9bdac353, 0x7fb4e96c, 0x82e24ee9, 0x550a84ec, 0xca173646, 0x3726dfa4, + 0x1480bb91, 0x9c4bb2aa, 0x518421ac, 0x419bdd5f, 0x4656308e, 0x655f02e8, 0x8cea41ce, 0x29667add, 0xe3f528b8, + 0xd9f0242d, 0x7b3293eb, 0x15f51e24, 0x599ef467, 0x7004d8ca, 0xe25dd7b3, 0xa67f263b, 0x36c8ee1e, 0x94ccd4cf, + 0x8217f229, 0xbda88aa0, 0xb5a8cf82, 0xce0ecfd3, 0xc56425e4, 0x7377f696, 0xe2233c10, 0x7878124f, 0x7ddfdbfc, + 0x3c0a74e2, 0x76f7a00b, 0x8aa3116d, 0xe585bdc2, 0x3454b808, 0xb8eb525d, 0xf03de612, 0xd3625812, 0x5f9e2734, + 0x538214a7, 0x21f2740d, 0x39cafc80, 0x092f0669, 0xc244c4ff, 0x569c8561, 0x8ce00cec, 0xfad3174c, 0x17a98478, + 0x3fba51e2, 0x7839ccd3, 0xd3cc2942, 0x34459786, 0x9e605d5a, 0x481ee65e, 0x63c01029, 0x97c3b03b, 0x0556943c, + 0x9ca515fa, 0x45ee4c64, 0xfed15ef4, 0x65baabdb, 0x037c4d51, 0x892ea8a2, 0x2de6038c, 0xd8716227, 0x57424e4f, + 0xf1b5ca70, 0x287fcd83, 0x653d548d, 0x2baaa7ed, 0x6af133ba, 0x4bfb12eb, 0x0585c00b, 0x7926e62b, 0x67f71020, + 0x06941d09, 0x3269b9d6, 0x6becf31f, 0x18b598fe, 0x139643a5, 0x9a9160e1, 0xbe2df596, 0x782f8037, 0x9bcce7db, + 0xf3be74bc, 0x4f7f7177, 0xddcacedb, 0xd348bb00, 0x0ef68de3, 0x1ff7d95c, 0x6201a28d, 0x24f67327, 0xa1425633, + 0x48426e5d, 0x3ccfed4a, 0x92baf081, 0x868d6418, 0xc5454948, 0x8767bc45, 0xc53167e6, 0x56dd43ae, 0xd4ae028f, + 0x2fed5a70, 0xc8fa50ea, 0xe82b98ef, 0x95aff35f, 0x1fb53fda, 0x792e0658, 0x909bc6b2, 0x70bdf1d0, 0xcf5c7d4f, + 0xa4f0c02c, 0x006bdbc5, 0x47ef6df2, 0xf98a5188, 0xca47b7da, 0xaa2b8d1a, 0xa5d235dd, 0x59d6be2f, 0x7e683b7f, + 0xd9d19ac8, 0x42ef934c, 0xf5985618, 0x73220a3f, 0x543064ee, 0x40bb52d5, 0x654712b1, 0xd8e940e2, 0x8ff4683c, + 0x2a998600, 0xd4aad8ba, 0xee241d02, 0x94346fe9, 0xc02eb848, 0xc2c91e1a, 0xea843f6c, 0x5bc57c6c, 0xddd8a617, + 0xebf9c3c0, 0x4980bc36, 0x6d334dcf, 0x97a4b3df, 0x2a94b788, 0x83811aca, 0xbbc37422, 0x6292df1d, 0x761131db, + 0xb2d8dbe4, 0x7ff0219d, 0x95d470ee, 0xda8c0e74, 0xcf981bc4, 0x95642758, 0x215c055b, 0x2aaea2f2, 0x28a91766, + 0xe750abab, 0x995e1edf, 0xe39955fc, 0x33af7feb, 0x238315d1, 0xa31128b0, 0x46bd2722, 0x6ba31556, 0x1eb5680a, + 0x047e04f2, 0xd0be878a, 0x5803fe07, 0xc5925308, 0x8cd72b70, 0x13bce9e4, 0xef142b76, 0x68732c0c, 0xe74c8b77, + 0xfc9f477a, 0xd05a1414, 0x55b72aa8, 0x4243a9d6, 0x1cf28fe8, 0xc49061c0, 0xf6b1a1f9, 0x6afdd3c0, 0x22b8edff, + 0x8b5ca144, 0xe1d7e6eb, 0x93272db3, 0x89cfb745, 0xcd87fdd9, 0x5096d5bf, 0xbf8b9f4f, 0xa8bc074d, 0x1abdc486, + 0xa9723f41, 0xf4ec25b4, 0xac929bd3, 0x9c4fba86, 0x2a8f1125, 0x5eef358e, 0xea07476c, 0x43cca072, 0x46a07977, + 0x196b7bb4, 0xa4d88ec9, 0x1e1f5fa0, 0x991a7581, 0x5b484319, 0x67a216af, 0xb5e540a1, 0xdd927f99, 0xb410088a, + 0x947b9e49, 0x68a1737e, 0x3890f47d, 0xb0a0347d, 0x3d378123, 0x486a79ca, 0xd226fad4, 0x50af1c4d, 0x6665e7ab, + 0x66a3cdd9, 0x37ffe10a, 0x2b4f5b40, 0x1984039d, 0xcf71baaf, 0x105b0271, 0xce92f7b7, 0x47b7ba55, 0x7dede31e, + 0x3d0d802c, 0x1c5f0e41, 0xee1004bc, 0xbd478ca3, 0x5a4655ae, 0x9577174b, 0x9f803144, 0x0912486b, 0x7ac880b9, + 0x0cff1152, 0x1e7519b2, 0x5904c459, 0x0a98690b, 0x71357ad4, 0x5546e0eb, 0xe854b9b3, 0x733cd8c5, 0xab9fc7d4, + 0x11e80584, 0x3a49181b, 0x01877253, 0xffd959e5, 0x9fa5e659, 0x7375a6cb, 0xb1e933da, 0x4c98a1ca, 0x40f45cde, + 0x7b06c1bd, 0x241bb5d3, 0xfdd2bda5, 0x96201bab, 0x59f74075, 0x5f2f3a13, 0x376f0ab7, 0x4d62bf5c, 0xfb678b95, + 0x6a39fefc, 0x84971885, 0x4a4f6982, 0xd482fe7a, 0x899471cb, 0xdb80fe1f, 0x1b2b3707, 0x400bbd22, 0x75175b6d, + 0x2ba0cee6, 0x3b4a399e, 0x93fb147e, 0x48a25aac, 0xe45e8b8e, 0x132885e3, 0xc1fa2e54, 0x5689f7d8, 0xe97476ff, + 0xa15a5a25, 0x2b8e1241, 0xad9bb8f4, 0xa0439b29, 0x9c1a9391, 0xd70011fc, 0xf91cdc62, 0x6bc54667, 0x5da05bd4, + 0x069dc6a0, 0x4491aae0, 0xaefe617f, 0x7328e2c5, 0xd727a4c9, 0x70482009, 0xa18cde24, 0xa865edcd, 0x4a0863f2, + 0xe065e10b, 0xe25118b7, 0x1a834da7, 0xd0bf8387, 0xcadec6fd, 0xce225bf4, 0x98a74e8b, 0x4e16eedb, 0x817d2bc5, + 0x51d786aa, 0xa52705b9, 0xb6027a8a, 0xfa7a21a8, 0x16edf654, 0xe1309c32, 0x5fa043e7, 0xca8fd090, 0xba97d044, + 0xae8ad6c7, 0x54f352dc, 0x1e8e615a, 0x94b72b12, 0xdd3ca446, 0x47b2bb4b, 0x9f5c78e9, 0x38216de2, 0x43199650, + 0x9d3fcbd9, 0xa2157e5f, 0x3b86a9f2, 0x3a810a1f, 0xe08041ce, 0xb162087a, 0xe50205ad, 0x17c04d1a, 0xdcf5ee35, + 0x8430e9fe, 0x7e4961fd, 0x061a2e7e, 0x2ae757a5, 0xfad2fe0d, 0x33ffb4d3, 0xd8d89305, 0x08179d58, 0xa2ec655f, + 0x29e62c0d, 0x60de20f4, 0x3dc354d0, 0x8dd9601d, 0x53100b04, 0x1bf6fa95, 0x36113750, 0x6fdb0fd6, 0xcff88a4f, + 0x506eb018, 0x88611eae, 0xfad273db, 0x3247eb0a, 0x3eb3ac0d, 0xf6ea9bfd, 0x7201881b, 0x027ff968, 0x7c059f38, + 0xa9dbcb72, 0xfebc762c, 0xf17edc1c, 0x6c639b03, 0x4b3a904b, 0xcec599db, 0xd8861fcc, 0xa171057c, 0xc650cd2a, + 0x4099e824, 0x21a0d898, 0xa2020af1, 0x867da021, 0xe9ed104a, 0x9da01970, 0x96771f21, 0x4004b800, 0xce59e1c5, + 0x246f4e16, 0x5821156b, 0xf809cb5b, 0x13bb2f07, 0xb6eec787, 0xe691a9b4, 0x0171a226, 0xe53ebb14, 0x8d32cd7a, + 0x9b3b87e5, 0x6bda5b7f, 0x1be7b68a, 0x6370f716, 0xd78173ba, 0x69b668f8, 0x23d33e8d, 0x81f16ac8, 0x79a620f7, + 0xd2063aba, 0x38356c3f, 0x15263822, 0xe623e5c5, 0x29372e35, 0x8aa4187e, 0x1b229eb6, 0x07733835, 0xbe52efcd, + 0x1c1010ce, 0x8c271ca0, 0x3260222f, 0xb6953016, 0x14858f6b, 0x01915ed0, 0x5d8d5947, 0x8162abac, 0xb63059ad, + 0x11113e16, 0xe4b8c3d2, 0xfa7b5a84, 0xa97a917b, 0xded14a08, 0x73e4f7ea, 0x52c23942, 0xc1131528, 0x52f9037c, + 0x2408bc6b, 0x0a6e8f54, 0x4e45c3be, 0xc509d1f8, 0x3977f960, 0x572c094f, 0x15bf7b65, 0x49c20c19, 0x5283a436, + 0xad6b9dc3, 0xcb4a4dd7, 0xd46bc902, 0xbc89b1f8, 0x2fde7eb7, 0xa38fe2c6, 0xc2223c9d, 0x99554000, 0xcd28bc49, + 0xfee4d359, 0x8bd5b59d, 0x8fe70889, 0xc273661f, 0xf07041cb, 0x9f46fac1, 0x7512965d, 0xe03a55d7, 0x8c5ab0b3, + 0x818125b8, 0xac2a961a, 0xcfc811ff, 0x3c118d92, 0xe3c74350, 0x9311373f, 0xe24bea31, 0x9611b861, 0x96ed3b7f, + 0x553e3c53, 0x4ff910a9, 0xb16d9d48, 0xa2a4d890, 0x4b0fb07e, 0x3ffed269, 0xc0196993, 0x6dc00cc8, 0x1f337f10, + 0x1ead51ac, 0xf531936c, 0xfe8b67d6, 0xc23bffc4, 0x1b1d2a5f, 0x15c5676c, 0x5ea5495f, 0x113a60a7, 0x9d8c8110, + 0xd81a58c7, 0xd9fe0be6, 0x657c0011, 0x090cb701, 0x239514df, 0x78030c93, 0x07261fe3, 0x3e9b67ea, 0xe01e9655, + 0xed3c8f43, 0x76d2c352, 0x90a6f1ef, 0x4fd45a87, 0x244f18f0, 0xa15f075f, 0xaaad6cd7, 0xcd1b00cd, 0x5bf25e25, + 0x1f34d3b1, 0x5993e61b, 0x4a53d6ca, 0x5ebd1c1b, 0x6233e0bb, 0x4ee16745, 0x8e41f156, 0xc806079c, 0xc684f5d5, + 0x3fa41a3b, 0x84e9f1e2, 0x78be70cf, 0x4a5e1bcf, 0x7eedc097, 0x2d95831b, 0x4adb2b92, 0xf781402f, 0x870c8ab5, + 0x303b26bd, 0x1e2bb1c8, 0x17568bdc, 0xff29e92e, 0xa4b66185, 0x217dbe7c, 0x3b0875a9, 0xe7bce2f3, 0xb38f1a9c, + 0xa4f486f7, 0x3401b40f, 0x16aed595, 0x1f80cab5, 0x3deea1c3, 0xcddc7a23, 0x500146fe, 0xf1a69596, 0x4f96b073, + 0x5d7847cb, 0x800a7cd4, 0x2174ea30, 0xb42e3a0c, 0x7d5cc23c, 0x5679b3ea, 0xf8dfb3ec, 0x4d7cc147, 0x86998ada, + 0x2e1cd1e9, 0xc7308954, 0x995cbf19, 0x118bfefb, 0xaae48f34, 0x65866e78, 0xc96d0da6, 0xb98fe29f, 0x1517f45c, + 0xb2b5f06d, 0xddcb94e8, 0x5a73af89, 0xebf84e9d, 0xcb18d56b, 0x5835f802, 0xc5804a36, 0x5b8f80bb, 0x8b8c77ff, + 0x7ff3cfc7, 0x46a41b95, 0x113ebecb, 0xe9277d6f, 0xeb4c0dd0, 0xeb93b28b, 0xecdf7bb0, 0x572714fe, 0x8692254d, + 0x399019a4, 0xdf4f1d85, 0xf15a7cd0, 0xb6b480de, 0xdded7180, 0xaeb68c77, 0xdeb20f1f, 0xdee4891d, 0x83247a45, + 0xcb9031af, 0x133da390, 0x02f6689c, 0x7b5f28aa, 0xfcd15258, 0xaf0c4d39, 0x3e9a6812, 0xb7981ce1, 0xd48dac33, + 0xda717420, 0x3b9bf63f, 0x9cdf4cab, 0xaae00a11, 0x46442181, 0x22351272, 0x89529662, 0x4dbbb6d9, 0xe84f8776, + 0x192bcf1f, 0xf3e08524, 0x79dc51cb, 0x33b09121, 0x87c7de82, 0xa7e16239, 0x58c7639b, 0x5cd40530, 0x789c888e, + 0x79d4b7c0, 0x4f0d800c, 0x6615417d, 0x5dc33470, 0x561f41d3, 0x092f8fba, 0x9b18d23f, 0x882a73da, 0x9a37d746, + 0xb2213194, 0x520c5c4b, 0xb59ee8ef, 0xef8df5dd, 0x127fa5ef, 0x94d75725, 0x578f467e, 0x3d65c7d0, 0xde201099, + 0x4dbd49c2, 0x98bb5071, 0xc19c75e4, 0x88293a50, 0x4a3d18d1, 0xfd7ddb8a, 0x70c91dda, 0x828ce7f5, 0x58ef7f38, + 0x4cffb467, 0x2d92df11, 0x8768fcb3, 0xa7de3819, 0x0fd3f8b3, 0xe3a57387, 0x62d5c5f6, 0xbc1c2253, 0x7fd1b105, + 0x7ecb0531, 0x6ed42c0f, 0xae4a2745, 0x9ae219f8, 0x23dc8a4d, 0x322d35c2, 0x12c971a2, 0xc844714c, 0x83a50459, + 0x8298ccce, 0x3f505f01, 0xa263cf68, 0xbe2a50df, 0x692384dd, 0x65b0a828, 0x795f7841, 0xa403bc22, 0x95959ab1, + 0xf63a64c0, 0x1a340c73, 0x26828186, 0x88a72df9, 0xf60592a9, 0xd7f5d99f, 0x0e0b3374, 0xc8dc60db, 0x8152e5a5, + 0xcc28f405, 0xb7523104, 0xba8259b2, 0x01f30de6, 0xe5a4203a, 0x83d017c9, 0x5a6a3663, 0x395093b3, 0x5a735fd1, + 0xafbf4387, 0xeec043e1, 0x5afc4f02, +}; + +#define FLASH_COUNT 61320 + +#endif \ No newline at end of file diff --git a/smtc_tracker_app/Src/apps/update-firmware/update_firmware.c b/smtc_tracker_app/Src/apps/update-firmware/update_firmware.c new file mode 100644 index 0000000..a1198f5 --- /dev/null +++ b/smtc_tracker_app/Src/apps/update-firmware/update_firmware.c @@ -0,0 +1,348 @@ +/*! + * \file update_firmware.c + * + * \brief lr1110 firmware update implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "lr1110_tracker_board.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +#define READ_CHIP_EUI 0 + +#if( MODEM_TO_TRX == 1 ) +#include "lr1110_trx_0303_prod.h" +#endif +#if( ( TRX_TO_MODEM == 1 ) || ( MODEM_TO_MODEM == 1 ) ) +#include "lr1110_modem_1.0.7.h" +#endif + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Radio hardware and global parameters + */ +extern lr1110_t lr1110; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Update the transceiver firmware to a modem firmware + */ +void lr1110_update_trx_to_modem( const uint32_t* data, const uint16_t length ); + +/*! + * \brief Update the modem firmware to a transceiver firmware + */ +void lr1110_update_modem_to_trx( const uint16_t fwVersion, const uint32_t* data, const uint16_t length ); + +/*! + * \brief Update the modem firmware to another modem firmware + */ +void lr1110_update_modem_to_modem( const uint32_t fwVersion, const uint32_t* data, const uint16_t length ); + +/*! + * \brief Read the Chip EUI + */ +void lr1110_get_chip_eui( void ); + +/*! + * \brief Reset event callback + * + * \param [in] reset_count reset counter from the modem + */ +static void lr1110_modem_reset_event( uint16_t reset_count ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +/** + * \brief Main application entry point. + */ +int main( void ) +{ + // Target board initialization + hal_mcu_init( ); + + hal_mcu_init_periph( ); + +#if( TRX_TO_MODEM ) + lr1110_update_trx_to_modem( lr1110_firmware_image, LR1110_FIRMWARE_IMAGE_SIZE ); +#endif +#if( MODEM_TO_TRX ) + lr1110_update_modem_to_trx( 0X303, flash, FLASH_COUNT ); +#endif +#if( MODEM_TO_MODEM ) + lr1110_update_modem_to_modem( 0x010007, lr1110_firmware_image, LR1110_FIRMWARE_IMAGE_SIZE ); +#endif +#if( READ_CHIP_EUI ) + lr1110_get_chip_eui( ); +#endif + + while( 1 ) + ; +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +void _Error_Handler( int line ) +{ + /* USER CODE BEGIN Error_Handler_Debug */ + /* User can add his own implementation to report the HAL error return state */ + while( 1 ) + { + HAL_DBG_TRACE_ERROR( "%s\n", __FUNCTION__ ); + } + /* USER CODE END Error_Handler_Debug */ +} + +void lr1110_update_trx_to_modem( const uint32_t* data, const uint16_t length ) +{ + lr1110_bootloader_version_t version; + lr1110_modem_version_t modem; + lr1110_modem_event_t lr1110_modem_event; + + lr1110_bootloader_get_version( &lr1110, &version ); + HAL_DBG_TRACE_PRINTF( "LR1110 : hw:%#02X / type:%#02X / fw:%#04X\n\r", version.hw, version.type, version.fw ); + + if( version.hw >= 0x21 ) + { + HAL_DBG_TRACE_MSG( "UPDATE TO MODEM\n\r" ); + + // Switch in bootloader + lr1110_modem_hal_enter_dfu( &lr1110 ); + + lr1110_bootloader_get_version( &lr1110, &version ); + HAL_DBG_TRACE_PRINTF( "LR1110 : hw:%#02X / type:%#02X / fw:%#04X\n\r", version.hw, version.type, version.fw ); + + // Erase Flash + lr1110_bootloader_erase_flash( &lr1110 ); + + if( version.fw == 0 ) // 0 means dev chip + { + lr1110_bootloader_write_flash_full( &lr1110, 0, data, length ); + } + else + { + lr1110_bootloader_write_flash_encrypted_full( &lr1110, 0, data, length ); + } + + lr1110_hal_reset( &lr1110 ); + HAL_Delay( 1500 ); + lr1110_modem_event.reset = lr1110_modem_reset_event; + lr1110_modem_board_init( &lr1110, &lr1110_modem_event ); + + HAL_DBG_TRACE_MSG( "UPDATED\n\r" ); + } + else + { + HAL_DBG_TRACE_MSG( "DEVICE ALREADY IN MODEM \n\r" ); + } + + lr1110_modem_get_version( &lr1110, &modem ); + HAL_DBG_TRACE_PRINTF( "LR1110 : lorawan:%#04X / firmware:%#02X bootloader:%#02X \n\r", modem.lorawan, + modem.firmware, modem.bootloader ); + HAL_Delay( 200 ); +} + +void lr1110_update_modem_to_trx( const uint16_t fwVersion, const uint32_t* data, const uint16_t length ) +{ + lr1110_bootloader_version_t version; + + lr1110_bootloader_get_version( &lr1110, &version ); + HAL_DBG_TRACE_PRINTF( "LR1110 : hw:%#02X / type:%#02X / fw:%#04X\n\r", version.hw, version.type, version.fw ); + + if( version.fw != fwVersion ) + { + HAL_DBG_TRACE_MSG( "UPDATE TO MODEM TO TRX\n\r" ); + + // Switch in bootloader + lr1110_modem_hal_enter_dfu( &lr1110 ); + + lr1110_bootloader_get_version( &lr1110, &version ); + HAL_DBG_TRACE_PRINTF( "LR1110 : hw:%#02X / type:%#02X / fw:%#04X\n\r", version.hw, version.type, version.fw ); + + // Erase Flash + lr1110_bootloader_erase_flash( &lr1110 ); + + if( version.fw == 0 ) // 0 means dev chip + { + lr1110_bootloader_write_flash_full( &lr1110, 0, data, length ); + } + else + { + lr1110_bootloader_write_flash_encrypted_full( &lr1110, 0, data, length ); + } + + lr1110_hal_reset( &lr1110 ); + HAL_Delay( 200 ); + lr1110_hal_reset( &lr1110 ); + + HAL_DBG_TRACE_MSG( "UPDATED\n\r" ); + + lr1110_bootloader_get_version( &lr1110, &version ); + HAL_DBG_TRACE_PRINTF( "LR1110 : hw:%#02X / type:%#02X / fw:%#04X\n\r", version.hw, version.type, version.fw ); + HAL_Delay( 200 ); + } + else + { + HAL_DBG_TRACE_PRINTF( "DEVICE ALREADY IN TRX WITH VERSION %#04X\n\r", version.fw ); + } +} + +void lr1110_update_modem_to_modem( const uint32_t fwVersion, const uint32_t* data, const uint16_t length ) +{ + lr1110_modem_version_t modem; + lr1110_modem_event_t lr1110_modem_event; + + lr1110_modem_event.reset = lr1110_modem_reset_event; + lr1110_modem_board_init( &lr1110, &lr1110_modem_event ); + + lr1110_modem_get_version( &lr1110, &modem ); + HAL_DBG_TRACE_PRINTF( "LR1110 : lorawan:%#02X / firmware:%#04X / bootloader:%#03X / functionality:%#03X\n\r", + modem.lorawan, modem.firmware, modem.bootloader, modem.functionality ); + + if( modem.functionality == 0x04 ) + { + if( modem.firmware != fwVersion ) + { + lr1110_bootloader_version_t bootloader_version; + + HAL_DBG_TRACE_MSG( "UPDATE TO MODEM\n\r" ); + + // Switch in bootloader + lr1110_modem_hal_enter_dfu( &lr1110 ); + + lr1110_bootloader_get_version( &lr1110, &bootloader_version ); + HAL_DBG_TRACE_PRINTF( "LR1110 : hw:%#02X / type:%#02X / fw:%#04X\n\r", bootloader_version.hw, + bootloader_version.type, bootloader_version.fw ); + + // Erase Flash + lr1110_bootloader_erase_flash( &lr1110 ); + + if( bootloader_version.fw == 0 ) // 0 means dev chip + { + lr1110_bootloader_write_flash_full( &lr1110, 0, data, length ); + } + else + { + lr1110_bootloader_write_flash_encrypted_full( &lr1110, 0, data, length ); + } + + lr1110_hal_reset( &lr1110 ); + HAL_Delay( 1500 ); + lr1110_modem_event.reset = lr1110_modem_reset_event; + lr1110_modem_board_init( &lr1110, &lr1110_modem_event ); + + HAL_DBG_TRACE_MSG( "UPDATED\n\r" ); + } + else + { + HAL_DBG_TRACE_MSG( "MODEM ALREADY UP TO DATE\n\r" ); + } + + lr1110_modem_get_version( &lr1110, &modem ); + HAL_DBG_TRACE_PRINTF( "LR1110 : lorawan:%#02X / firmware:%#04X / bootloader:%#03X / functionality:%#03X\n\r", + modem.lorawan, modem.firmware, modem.bootloader, modem.functionality ); + HAL_Delay( 200 ); + } + else + { + HAL_DBG_TRACE_MSG( "DEVICE IS NOT A MODEM \n\r" ); + } +} + +void lr1110_get_chip_eui( void ) +{ + lr1110_bootloader_version_t bootloader_version; + uint8_t chip_eui[8]; + + HAL_DBG_TRACE_MSG( "GET CHIP EUI\n\r" ); + + // Switch in bootloader + lr1110_modem_hal_enter_dfu( &lr1110 ); + + lr1110_bootloader_get_version( &lr1110, &bootloader_version ); + HAL_DBG_TRACE_PRINTF( "LR1110 : hw:%#02X / type:%#02X / fw:%#04X\n\r", bootloader_version.hw, + bootloader_version.type, bootloader_version.fw ); + + lr1110_bootloader_read_chip_eui( &lr1110, chip_eui ); + + HAL_DBG_TRACE_MSG( "CHIP EUI :" ); + for( uint8_t i = 0; i < 8; i++ ) + { + HAL_DBG_TRACE_PRINTF( "%#02X ", chip_eui[i] ); + } + HAL_DBG_TRACE_MSG( "\n\r" ); +} + +static void lr1110_modem_reset_event( uint16_t reset_count ) +{ + HAL_DBG_TRACE_INFO( "###### ===== LR1110 MODEM RESET %lu ==== ######\r\n\r\n", reset_count ); + + if( lr1110_modem_board_is_ready( ) == true ) + { + // System reset + hal_mcu_reset( ); + } + else + { + lr1110_modem_board_set_ready( true ); + } +} + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/apps/wifi_test/main_test_wifi.c b/smtc_tracker_app/Src/apps/wifi_test/main_test_wifi.c new file mode 100644 index 0000000..d919dda --- /dev/null +++ b/smtc_tracker_app/Src/apps/wifi_test/main_test_wifi.c @@ -0,0 +1,157 @@ +/*! + * \file main_test_wifi.c + * + * \brief Wi-Fi test implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "wifi_scan.h" +#include "lr1110_tracker_board.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Radio hardware and global parameters + */ +extern lr1110_t lr1110; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Reset event callback + * + * \param [in] reset_count reset counter from the modem + */ +static void lr1110_modem_reset_event( uint16_t reset_count ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +/** + * \brief Main application entry point. + */ +int main( void ) +{ + lr1110_modem_event_t lr1110_modem_event; + lr1110_modem_version_t modem; + wifi_settings_t wifi_settings; + + // Init board + hal_mcu_init( ); + + hal_mcu_init_periph( ); + + // Init LR1110 modem event + lr1110_modem_event.wifi_scan_done = lr1110_modem_wifi_scan_done; + lr1110_modem_event.reset = lr1110_modem_reset_event; + lr1110_modem_board_init( &lr1110, &lr1110_modem_event ); + + HAL_DBG_TRACE_MSG( "\r\n\r\n" ); + HAL_DBG_TRACE_INFO( "###### ===== LR1110 Modem Wi-Fi demo application ==== ######\r\n\r\n" ); + + // LR1110 modem version + lr1110_modem_get_version( &lr1110, &modem ); + HAL_DBG_TRACE_PRINTF( "LORAWAN : %#04X\r\n", modem.lorawan ); + HAL_DBG_TRACE_PRINTF( "FIRMWARE : %#02X\r\n", modem.firmware ); + HAL_DBG_TRACE_PRINTF( "BOOTLOADER : %#02X\r\n\r\n", modem.bootloader ); + + // Wi-Fi Parameters + wifi_settings.enabled = true; + wifi_settings.channels = 0x3FFF; // by default enable all channels + wifi_settings.types = LR1110_MODEM_WIFI_TYPE_SCAN_B; + wifi_settings.scan_mode = LR1110_MODEM_WIFI_SCAN_MODE_BEACON_AND_PACKET; + wifi_settings.nbr_retrials = WIFI_NBR_RETRIALS_DEFAULT; + wifi_settings.max_results = WIFI_MAX_RESULTS_DEFAULT; + wifi_settings.timeout = WIFI_TIMEOUT_IN_MS_DEFAULT; + wifi_settings.result_format = LR1110_MODEM_WIFI_RESULT_FORMAT_BASIC_MAC_TYPE_CHANNEL; + + while( 1 ) + { + wifi_init( &lr1110, wifi_settings ); + + // Turn on the 2G4 SPDT and set it into the right direction + spdt_2g4_on( ); + set_wifi_antenna( ); + + wifi_execute_scan( &lr1110 ); + + // Turn off the 2G4 SPDT + spdt_2g4_off( ); + + lr1110_display_wifi_scan_results( ); + + HAL_Delay( 1000 ); + } +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +static void lr1110_modem_reset_event( uint16_t reset_count ) +{ + HAL_DBG_TRACE_INFO( "###### ===== LR1110 MODEM RESET %lu ==== ######\r\n\r\n", reset_count ); + + if( lr1110_modem_board_is_ready( ) == true ) + { + // System reset + hal_mcu_reset( ); + } + else + { + lr1110_modem_board_set_ready( true ); + } +} diff --git a/smtc_tracker_app/Src/ble/app/app_ble.c b/smtc_tracker_app/Src/ble/app/app_ble.c new file mode 100644 index 0000000..1de97cf --- /dev/null +++ b/smtc_tracker_app/Src/ble/app/app_ble.c @@ -0,0 +1,1217 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : app_ble.c + * Description : Application file for BLE Middleware. + * + ***************************************************************************** + * @attention + * + *

      © Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" +#include "app_common.h" + +#include "dbg_trace.h" +#include "ble.h" +#include "tl.h" +#include "app_ble.h" + +#include "stm32_seq.h" +#include "shci.h" +#include "stm32_lpm.h" +#include "otp.h" +#include "p2p_server_app.h" + +#include "lr1110_tracker_board.h" +#include "tracker_utility.h" + + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ + +/*! + * Tracker context structure + */ +extern tracker_ctx_t tracker_ctx; + +/** + * security parameters structure + */ +typedef struct _tSecurityParams +{ + /** + * IO capability of the device + */ + uint8_t ioCapability; + + /** + * Authentication requirement of the device + * Man In the Middle protection required? + */ + uint8_t mitm_mode; + + /** + * bonding mode of the device + */ + uint8_t bonding_mode; + + /** + * Flag to tell whether OOB data has + * to be used during the pairing process + */ + uint8_t OOB_Data_Present; + + /** + * OOB data to be used in the pairing process if + * OOB_Data_Present is set to TRUE + */ + uint8_t OOB_Data[16]; + + /** + * this variable indicates whether to use a fixed pin + * during the pairing process or a passkey has to be + * requested to the application during the pairing process + * 0 implies use fixed pin and 1 implies request for passkey + */ + uint8_t Use_Fixed_Pin; + + /** + * minimum encryption key size requirement + */ + uint8_t encryptionKeySizeMin; + + /** + * maximum encryption key size requirement + */ + uint8_t encryptionKeySizeMax; + + /** + * fixed pin to be used in the pairing process if + * Use_Fixed_Pin is set to 1 + */ + uint32_t Fixed_Pin; + + /** + * this flag indicates whether the host has to initiate + * the security, wait for pairing or does not have any security + * requirements.\n + * 0x00 : no security required + * 0x01 : host should initiate security by sending the slave security + * request command + * 0x02 : host need not send the clave security request but it + * has to wait for paiirng to complete before doing any other + * processing + */ + uint8_t initiateSecurity; +}tSecurityParams; + +/** + * global context + * contains the variables common to all + * services + */ +typedef struct _tBLEProfileGlobalContext +{ + + /** + * security requirements of the host + */ + tSecurityParams bleSecurityParam; + + /** + * gap service handle + */ + uint16_t gapServiceHandle; + + /** + * device name characteristic handle + */ + uint16_t devNameCharHandle; + + /** + * appearance characteristic handle + */ + uint16_t appearanceCharHandle; + + /** + * connection handle of the current active connection + * When not in connection, the handle is set to 0xFFFF + */ + uint16_t connectionHandle; + + /** + * length of the UUID list to be used while advertising + */ + uint8_t advtServUUIDlen; + + /** + * the UUID list to be used while advertising + */ + uint8_t advtServUUID[100]; + +}BleGlobalContext_t; + +typedef struct +{ + BleGlobalContext_t BleApplicationContext_legacy; + APP_BLE_ConnStatus_t Device_Connection_Status; +}BleApplicationContext_t; +/* USER CODE BEGIN PTD */ + +/* USER CODE END PTD */ + +/* Private defines -----------------------------------------------------------*/ +#define APPBLE_GAP_DEVICE_NAME_LENGTH 13 +#define FAST_ADV_TIMEOUT (30*1000*1000/CFG_TS_TICK_VAL) /**< 30s */ +#define INITIAL_ADV_TIMEOUT (60*1000*1000/CFG_TS_TICK_VAL) /**< 60s */ + +#define BD_ADDR_SIZE_LOCAL 6 + +/* USER CODE BEGIN PD */ +#define LED_ON_TIMEOUT (0.005*1000*1000/CFG_TS_TICK_VAL) /**< 1ms */ +/* USER CODE END PD */ + +#define ASCII_NUMBER_OFFSET 48 +#define ASCII_CHAR_OFFSET 55 + +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ + +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ +PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static TL_CmdPacket_t BleCmdBuffer; + +static const uint8_t M_bd_addr[BD_ADDR_SIZE_LOCAL] = + { + (uint8_t)((CFG_ADV_BD_ADDRESS & 0x0000000000FF)), + (uint8_t)((CFG_ADV_BD_ADDRESS & 0x00000000FF00) >> 8), + (uint8_t)((CFG_ADV_BD_ADDRESS & 0x000000FF0000) >> 16), + (uint8_t)((CFG_ADV_BD_ADDRESS & 0x0000FF000000) >> 24), + (uint8_t)((CFG_ADV_BD_ADDRESS & 0x00FF00000000) >> 32), + (uint8_t)((CFG_ADV_BD_ADDRESS & 0xFF0000000000) >> 40) + }; + +static uint8_t bd_addr_udn[BD_ADDR_SIZE_LOCAL]; + +/** +* Identity root key used to derive LTK and CSRK +*/ +static const uint8_t BLE_CFG_IR_VALUE[16] = CFG_BLE_IRK; + +/** +* Encryption root key used to derive LTK and CSRK +*/ +static const uint8_t BLE_CFG_ER_VALUE[16] = CFG_BLE_ERK; + +/** + * These are the two tags used to manage a power failure during OTA + * The MagicKeywordAdress shall be mapped @0x140 from start of the binary image + * The MagicKeywordvalue is checked in the ble_ota application + */ +PLACE_IN_SECTION("TAG_OTA_END") const uint32_t MagicKeywordValue = 0x94448A29 ; +PLACE_IN_SECTION("TAG_OTA_START") const uint32_t MagicKeywordAddress = (uint32_t)&MagicKeywordValue; + +PLACE_IN_SECTION("BLE_APP_CONTEXT") static BleApplicationContext_t BleApplicationContext; +PLACE_IN_SECTION("BLE_APP_CONTEXT") static uint16_t AdvIntervalMin, AdvIntervalMax; + +P2PS_APP_ConnHandle_Not_evt_t handleNotification; + +#if L2CAP_REQUEST_NEW_CONN_PARAM != 0 +#define SIZE_TAB_CONN_INT 2 +float tab_conn_interval[SIZE_TAB_CONN_INT] = {50, 1000} ; /* ms */ +uint8_t index_con_int, mutex; +#endif + +/** + * Advertising Data + */ +#if (P2P_SERVER1 != 0) +static char local_name[] = { AD_TYPE_COMPLETE_LOCAL_NAME ,'S','M','T','C','_','T','K','R','_','_','_','_','_'}; +uint8_t manuf_data[14] = { + sizeof(manuf_data)-1, AD_TYPE_MANUFACTURER_SPECIFIC_DATA, + 0x01/*SKD version */, + CFG_DEV_ID_P2P_SERVER1 /* STM32WB - P2P Server 1*/, + 0x00 /* GROUP A Feature */, + 0x00 /* GROUP A Feature */, + 0x00 /* GROUP B Feature */, + 0x00 /* GROUP B Feature */, + 0x00, /* BLE MAC start -MSB */ + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, /* BLE MAC stop */ +}; +#endif +/** + * Advertising Data + */ +#if (P2P_SERVER2 != 0) +static const char local_name[] = { AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '2'}; +uint8_t manuf_data[14] = { + sizeof(manuf_data)-1, AD_TYPE_MANUFACTURER_SPECIFIC_DATA, + 0x01/*SKD version */, + CFG_DEV_ID_P2P_SERVER2 /* STM32WB - P2P Server 2*/, + 0x00 /* GROUP A Feature */, + 0x00 /* GROUP A Feature */, + 0x00 /* GROUP B Feature */, + 0x00 /* GROUP B Feature */, + 0x00, /* BLE MAC start -MSB */ + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, /* BLE MAC stop */ +}; + +#endif + +#if (P2P_SERVER3 != 0) +static const char local_name[] = { AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '3'}; +uint8_t manuf_data[14] = { + sizeof(manuf_data)-1, AD_TYPE_MANUFACTURER_SPECIFIC_DATA, + 0x01/*SKD version */, + CFG_DEV_ID_P2P_SERVER3 /* STM32WB - P2P Server 3*/, + 0x00 /* GROUP A Feature */, + 0x00 /* GROUP A Feature */, + 0x00 /* GROUP B Feature */, + 0x00 /* GROUP B Feature */, + 0x00, /* BLE MAC start -MSB */ + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, /* BLE MAC stop */ +}; +#endif + +#if (P2P_SERVER4 != 0) +static const char local_name[] = { AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '4'}; +uint8_t manuf_data[14] = { + sizeof(manuf_data)-1, AD_TYPE_MANUFACTURER_SPECIFIC_DATA, + 0x01/*SKD version */, + CFG_DEV_ID_P2P_SERVER4 /* STM32WB - P2P Server 4*/, + 0x00 /* GROUP A Feature */, + 0x00 /* GROUP A Feature */, + 0x00 /* GROUP B Feature */, + 0x00 /* GROUP B Feature */, + 0x00, /* BLE MAC start -MSB */ + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, /* BLE MAC stop */ +}; +#endif + +#if (P2P_SERVER5 != 0) +static const char local_name[] = { AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '5'}; +uint8_t manuf_data[14] = { + sizeof(manuf_data)-1, AD_TYPE_MANUFACTURER_SPECIFIC_DATA, + 0x01/*SKD version */, + CFG_DEV_ID_P2P_SERVER5 /* STM32WB - P2P Server 5*/, + 0x00 /* GROUP A Feature */, + 0x00 /* GROUP A Feature */, + 0x00 /* GROUP B Feature */, + 0x00 /* GROUP B Feature */, + 0x00, /* BLE MAC start -MSB */ + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, /* BLE MAC stop */ +}; +#endif + +#if (P2P_SERVER6 != 0) +static const char local_name[] = { AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '6'}; +uint8_t manuf_data[14] = { + sizeof(manuf_data)-1, AD_TYPE_MANUFACTURER_SPECIFIC_DATA, + 0x01/*SKD version */, + CFG_DEV_ID_P2P_SERVER6 /* STM32WB - P2P Server 1*/, + 0x00 /* GROUP A Feature */, + 0x00 /* GROUP A Feature */, + 0x00 /* GROUP B Feature */, + 0x00 /* GROUP B Feature */, + 0x00, /* BLE MAC start -MSB */ + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, /* BLE MAC stop */ +}; +#endif + +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +static void BLE_UserEvtRx( void * pPayload ); +static void BLE_StatusNot( HCI_TL_CmdStatus_t status ); +static void Ble_Tl_Init( void ); +static void Ble_Hci_Gap_Gatt_Init(void); +static const uint8_t* BleGetBdAddress( void ); + +static void Adv_Cancel( void ); +#if(L2CAP_REQUEST_NEW_CONN_PARAM != 0) +static void BLE_SVC_L2CAP_Conn_Update(uint16_t Connection_Handle); +static void Connection_Interval_Update_Req( void ); +#endif + +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/* Functions Definition ------------------------------------------------------*/ +void APP_BLE_Init( void ) +{ +/* USER CODE BEGIN APP_BLE_Init_1 */ + +/* USER CODE END APP_BLE_Init_1 */ + SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet = + { + {{0,0,0}}, /**< Header unused */ + {0, /** pBleBufferAddress not used */ + 0, /** BleBufferSize not used */ + CFG_BLE_NUM_GATT_ATTRIBUTES, + CFG_BLE_NUM_GATT_SERVICES, + CFG_BLE_ATT_VALUE_ARRAY_SIZE, + CFG_BLE_NUM_LINK, + CFG_BLE_DATA_LENGTH_EXTENSION, + CFG_BLE_PREPARE_WRITE_LIST_SIZE, + CFG_BLE_MBLOCK_COUNT, + CFG_BLE_MAX_ATT_MTU, + CFG_BLE_SLAVE_SCA, + CFG_BLE_MASTER_SCA, + CFG_BLE_LSE_SOURCE, + CFG_BLE_MAX_CONN_EVENT_LENGTH, + CFG_BLE_HSE_STARTUP_TIME, + CFG_BLE_VITERBI_MODE, + CFG_BLE_LL_ONLY, + 0} + }; + + /** + * Initialize Ble Transport Layer + */ + Ble_Tl_Init( ); + + /** + * Do not allow standby in the application + */ + UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE); + + /** + * Register the hci transport layer to handle BLE User Asynchronous Events + */ + UTIL_SEQ_RegTask( 1<data; + + switch (event_pckt->evt) + { + case EVT_DISCONN_COMPLETE: + { + hci_disconnection_complete_event_rp0 *disconnection_complete_event; + disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data; + + if (disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle) + { + BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0; + BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE; + + HAL_DBG_TRACE_INFO("** DISCONNECTION EVENT WITH CLIENT \n\r"); + } + + tracker_ctx.ble_disconnected = true; + tracker_ctx.ble_connected = false; + + /* restart advertising */ + Adv_Request(APP_BLE_FAST_ADV); + /* +* SPECIFIC to P2P Server APP +*/ + handleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT; + handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle; + P2PS_APP_Notification(&handleNotification); + + /* USER CODE BEGIN EVT_DISCONN_COMPLETE */ + + /* USER CODE END EVT_DISCONN_COMPLETE */ + } + + break; /* EVT_DISCONN_COMPLETE */ + + case EVT_LE_META_EVENT: + { + meta_evt = (evt_le_meta_event*) event_pckt->data; + /* USER CODE BEGIN EVT_LE_META_EVENT */ + + /* USER CODE END EVT_LE_META_EVENT */ + switch (meta_evt->subevent) + { + case EVT_LE_CONN_UPDATE_COMPLETE: + HAL_DBG_TRACE_INFO("** CONNECTION UPDATE EVENT WITH CLIENT \n\r"); + + /* USER CODE BEGIN EVT_LE_CONN_UPDATE_COMPLETE */ + + /* USER CODE END EVT_LE_CONN_UPDATE_COMPLETE */ + break; + case EVT_LE_PHY_UPDATE_COMPLETE: + HAL_DBG_TRACE_INFO("EVT_UPDATE_PHY_COMPLETE \n\r"); + evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data; + if (evt_le_phy_update_complete->Status == 0) + { + HAL_DBG_TRACE_MSG("EVT_UPDATE_PHY_COMPLETE, status ok \n\r"); + } + else + { + HAL_DBG_TRACE_MSG("EVT_UPDATE_PHY_COMPLETE, status nok \n\r"); + } + + ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,&TX_PHY,&RX_PHY); + if (ret == BLE_STATUS_SUCCESS) + { + HAL_DBG_TRACE_MSG("Read_PHY success \n\r"); + + if ((TX_PHY == TX_2M) && (RX_PHY == RX_2M)) + { + HAL_DBG_TRACE_PRINTF("PHY Param TX= %d, RX= %d \n\r", TX_PHY, RX_PHY); + } + else + { + HAL_DBG_TRACE_PRINTF("PHY Param TX= %d, RX= %d \n\r", TX_PHY, RX_PHY); + } + } + else + { + HAL_DBG_TRACE_MSG("Read conf not succeess \n\r"); + } + /* USER CODE BEGIN EVT_LE_PHY_UPDATE_COMPLETE */ + + /* USER CODE END EVT_LE_PHY_UPDATE_COMPLETE */ + break; + case EVT_LE_CONN_COMPLETE: + { + hci_le_connection_complete_event_rp0 *connection_complete_event; + + /** + * The connection is done, there is no need anymore to schedule the LP ADV + */ + connection_complete_event = (hci_le_connection_complete_event_rp0 *) meta_evt->data; + + HAL_DBG_TRACE_INFO("EVT_LE_CONN_COMPLETE for connection handle 0x%x\n\r", connection_complete_event->Connection_Handle); + if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING) + { + /* Connection as client */ + BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT; + } + else + { + /* Connection as server */ + BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER; + } + BleApplicationContext.BleApplicationContext_legacy.connectionHandle = connection_complete_event->Connection_Handle; + /* +* SPECIFIC to P2P Server APP +*/ + handleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT; + handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle; + P2PS_APP_Notification(&handleNotification); + /* USER CODE BEGIN HCI_EVT_LE_CONN_COMPLETE */ + /* +* SPECIFIC to P2P Server APP +*/ + handleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT; + handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.connectionHandle; + P2PS_APP_Notification(&handleNotification); +/**/ + tracker_ctx.ble_connected = true; + /* USER CODE END HCI_EVT_LE_CONN_COMPLETE */ + } + break; /* HCI_EVT_LE_CONN_COMPLETE */ + + default: + /* USER CODE BEGIN SUBEVENT_DEFAULT */ + + /* USER CODE END SUBEVENT_DEFAULT */ + break; + } + } + break; /* HCI_EVT_LE_META_EVENT */ + + case EVT_VENDOR: + blue_evt = (evt_blue_aci*) event_pckt->data; + /* USER CODE BEGIN EVT_VENDOR */ + + /* USER CODE END EVT_VENDOR */ + switch (blue_evt->ecode) + { + /* USER CODE BEGIN ecode */ + aci_gap_pairing_complete_event_rp0 *pairing_complete; + + case EVT_BLUE_GAP_LIMITED_DISCOVERABLE: + HAL_DBG_TRACE_INFO("\r\n\r** EVT_BLUE_GAP_LIMITED_DISCOVERABLE \n\r"); + break; /* EVT_BLUE_GAP_LIMITED_DISCOVERABLE */ + case EVT_BLUE_GAP_PASS_KEY_REQUEST: + HAL_DBG_TRACE_INFO("\r\n\r** EVT_BLUE_GAP_PASS_KEY_REQUEST \n\r"); +/* + aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,123456); +*/ + HAL_DBG_TRACE_MSG("\r\n\r** aci_gap_pass_key_resp \n\r"); + break; /* EVT_BLUE_GAP_PASS_KEY_REQUEST */ + case EVT_BLUE_GAP_AUTHORIZATION_REQUEST: + HAL_DBG_TRACE_INFO("\r\n\r** EVT_BLUE_GAP_AUTHORIZATION_REQUEST \n\r"); + break; /* EVT_BLUE_GAP_AUTHORIZATION_REQUEST */ + case EVT_BLUE_GAP_SLAVE_SECURITY_INITIATED: + HAL_DBG_TRACE_INFO("\r\n\r** EVT_BLUE_GAP_SLAVE_SECURITY_INITIATED \n\r"); + break; /* EVT_BLUE_GAP_SLAVE_SECURITY_INITIATED */ + case EVT_BLUE_GAP_BOND_LOST: + HAL_DBG_TRACE_INFO("\r\n\r** EVT_BLUE_GAP_BOND_LOST \n\r"); + aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle); + HAL_DBG_TRACE_MSG("\r\n\r** Send allow rebond \n\r"); + break; /* EVT_BLUE_GAP_BOND_LOST */ + case EVT_BLUE_GAP_DEVICE_FOUND: + HAL_DBG_TRACE_INFO("\r\n\r** EVT_BLUE_GAP_DEVICE_FOUND \n\r"); + break; /* EVT_BLUE_GAP_DEVICE_FOUND */ + case EVT_BLUE_GAP_ADDR_NOT_RESOLVED: + HAL_DBG_TRACE_INFO("\r\n\r** EVT_BLUE_GAP_DEVICE_FOUND \n\r"); + break; /* EVT_BLUE_GAP_DEVICE_FOUND */ + case (EVT_BLUE_GAP_KEYPRESS_NOTIFICATION): + HAL_DBG_TRACE_INFO("\r\n\r** EVT_BLUE_GAP_KEYPRESS_NOTIFICATION \n\r"); + break; /* EVT_BLUE_GAP_KEY_PRESS_NOTIFICATION */ + case (EVT_BLUE_GAP_NUMERIC_COMPARISON_VALUE): + HAL_DBG_TRACE_PRINTF("numeric_value = %ld\n\r", + ((aci_gap_numeric_comparison_value_event_rp0 *)(blue_evt->data))->Numeric_Value); + + HAL_DBG_TRACE_PRINTF("Hex_value = %lx\n\r", + ((aci_gap_numeric_comparison_value_event_rp0 *)(blue_evt->data))->Numeric_Value); + + aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, 1); /* CONFIRM_YES = 1 */ + + HAL_DBG_TRACE_MSG("\r\n\r** aci_gap_numeric_comparison_value_confirm_yesno-->YES \n\r"); + break; + case (EVT_BLUE_GAP_PAIRING_CMPLT): + { + pairing_complete = (aci_gap_pairing_complete_event_rp0*)blue_evt->data; + HAL_DBG_TRACE_INFO("BLE_CTRL_App_Notification: EVT_BLUE_GAP_PAIRING_CMPLT, pairing_complete->Status = %d\n\r",pairing_complete->Status); + if (pairing_complete->Status == 0) + { + HAL_DBG_TRACE_MSG("\r\n\r** Pairing OK \n\r"); + } + else + { + HAL_DBG_TRACE_MSG("\r\n\r** Pairing KO \n\r"); + } + } + break; + /* USER CODE END ecode */ +/* +* SPECIFIC to P2P Server APP +*/ + case EVT_BLUE_L2CAP_CONNECTION_UPDATE_RESP: +#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 ) + mutex = 1; +#endif + /* USER CODE BEGIN EVT_BLUE_L2CAP_CONNECTION_UPDATE_RESP */ + + /* USER CODE END EVT_BLUE_L2CAP_CONNECTION_UPDATE_RESP */ + break; + case EVT_BLUE_GAP_PROCEDURE_COMPLETE: + HAL_DBG_TRACE_INFO("\r\n\r** EVT_BLUE_GAP_PROCEDURE_COMPLETE \n\r"); + /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */ + + /* USER CODE END EVT_BLUE_GAP_PROCEDURE_COMPLETE */ + break; /* EVT_BLUE_GAP_PROCEDURE_COMPLETE */ +#if(RADIO_ACTIVITY_EVENT != 0) + case ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE: + /* USER CODE BEGIN RADIO_ACTIVITY_EVENT*/ + leds_toggle(LED_TX_MASK); + /* USER CODE END RADIO_ACTIVITY_EVENT*/ + break; /* RADIO_ACTIVITY_EVENT */ +#endif + } + break; /* EVT_VENDOR */ + + default: + /* USER CODE BEGIN ECODE_DEFAULT*/ + + /* USER CODE END ECODE_DEFAULT*/ + break; + } + + return (SVCCTL_UserEvtFlowEnable); +} + +APP_BLE_ConnStatus_t APP_BLE_Get_Server_Connection_Status(void) +{ + return BleApplicationContext.Device_Connection_Status; +} + +/* USER CODE BEGIN FD*/ + +/* USER CODE END FD*/ +/************************************************************* + * + * LOCAL FUNCTIONS + * + *************************************************************/ +static void Ble_Tl_Init( void ) +{ + HCI_TL_HciInitConf_t Hci_Tl_Init_Conf; + + Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer; + Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot; + hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf); + + return; +} + +static void Ble_Hci_Gap_Gatt_Init(void){ + + uint8_t role; + uint8_t index; + uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle; + const uint8_t *bd_addr; + uint32_t srd_bd_addr[2]; + uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE }; + + /** + * Initialize HCI layer + */ + /*HCI Reset to synchronise BLE Stack*/ + hci_reset(); + + /** + * Write the BD Address + */ + + bd_addr = BleGetBdAddress(); + aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, + CONFIG_DATA_PUBADDR_LEN, + (uint8_t*) bd_addr); + + /* BLE MAC in ADV Packet */ + manuf_data[ sizeof(manuf_data)-6] = bd_addr[5]; + manuf_data[ sizeof(manuf_data)-5] = bd_addr[4]; + manuf_data[ sizeof(manuf_data)-4] = bd_addr[3]; + manuf_data[ sizeof(manuf_data)-3] = bd_addr[2]; + manuf_data[ sizeof(manuf_data)-2] = bd_addr[1]; + manuf_data[ sizeof(manuf_data)-1] = bd_addr[0]; + + /** + * Static random Address + * The two upper bits shall be set to 1 + * The lowest 32bits is read from the UDN to differentiate between devices + * The RNG may be used to provide a random number on each power on + */ + srd_bd_addr[1] = 0x0000ED6E; + srd_bd_addr[0] = LL_FLASH_GetUDN( ); + aci_hal_write_config_data( CONFIG_DATA_RANDOM_ADDRESS_OFFSET, CONFIG_DATA_RANDOM_ADDRESS_LEN, (uint8_t*)srd_bd_addr ); + + /** + * Write Identity root key used to derive LTK and CSRK + */ + aci_hal_write_config_data( CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)BLE_CFG_IR_VALUE ); + + /** + * Write Encryption root key used to derive LTK and CSRK + */ + aci_hal_write_config_data( CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)BLE_CFG_ER_VALUE ); + + /** + * Set TX Power to 0dBm. + */ + aci_hal_set_tx_power_level(1, CFG_TX_POWER); + + /** + * Initialize GATT interface + */ + aci_gatt_init(); + + /** + * Initialize GAP interface + */ + role = 0; + +#if (BLE_CFG_PERIPHERAL == 1) + role |= GAP_PERIPHERAL_ROLE; +#endif + +#if (BLE_CFG_CENTRAL == 1) + role |= GAP_CENTRAL_ROLE; +#endif + + if (role > 0) + { + const char *name = "SMTC_TRACKER"; + aci_gap_init(role, 0, + APPBLE_GAP_DEVICE_NAME_LENGTH, + &gap_service_handle, &gap_dev_name_char_handle, &gap_appearance_char_handle); + + if (aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name)) + { + BLE_DBG_SVCCTL_MSG("Device Name aci_gatt_update_char_value failed.\n\r"); + } + } + + if(aci_gatt_update_char_value(gap_service_handle, + gap_appearance_char_handle, + 0, + 2, + (uint8_t *)&appearance)) + { + BLE_DBG_SVCCTL_MSG("Appearance aci_gatt_update_char_value failed.\n\r"); + } +/** + * Initialize Default PHY + */ + hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED); + + /** + * Initialize IO capability + */ + BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY; + aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability); + + /** + * Initialize authentication + */ + BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION; + BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.OOB_Data_Present = 0; + BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN; + BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX; + BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN; + BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN; + BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE; + for (index = 0; index < 16; index++) + { + BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.OOB_Data[index] = (uint8_t) index; + } + + aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode, + BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode, + CFG_SC_SUPPORT, + CFG_KEYPRESS_NOTIFICATION_SUPPORT, + BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin, + BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax, + BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin, + BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin, + PUBLIC_ADDR + ); + + /** + * Initialize whitelist + */ + if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode) + { + aci_gap_configure_whitelist(); + } +} + +void Adv_Request(APP_BLE_ConnStatus_t New_Status) +{ + tBleStatus ret = BLE_STATUS_INVALID_PARAMS; + uint16_t Min_Inter, Max_Inter; + uint8_t TmpChar; + + if (New_Status == APP_BLE_FAST_ADV) + { + Min_Inter = AdvIntervalMin; + Max_Inter = AdvIntervalMax; + } + else + { + Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN; + Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX; + } + + //HAL_DBG_TRACE_PRINTF("First index in %d state \n\r", BleApplicationContext.Device_Connection_Status); + + if ((New_Status == APP_BLE_LP_ADV) + && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV) + || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV))) + { + /* Connection in ADVERTISE mode have to stop the current advertising */ + ret = aci_gap_set_non_discoverable(); + if (ret == BLE_STATUS_SUCCESS) + { + HAL_DBG_TRACE_MSG("Successfully Stopped Advertising \n\r"); + } + else + { + HAL_DBG_TRACE_PRINTF("Stop Advertising Failed , result: %d \n\r", ret); + } + } + + BleApplicationContext.Device_Connection_Status = New_Status; + + /* Complete the local_name with the Tracker's DevEUI LSBs */ + TmpChar = ((tracker_ctx.dev_eui[6] & 0xF0) >> 4) ; + if(TmpChar < 10) { + local_name[10] = TmpChar + ASCII_NUMBER_OFFSET; + } + else { + local_name[10] = TmpChar + ASCII_CHAR_OFFSET; + } + + TmpChar = (tracker_ctx.dev_eui[6] & 0x0F); + if(TmpChar < 10) { + local_name[11] = TmpChar + ASCII_NUMBER_OFFSET; + } + else { + local_name[11] = TmpChar + ASCII_CHAR_OFFSET; + } + + TmpChar = ((tracker_ctx.dev_eui[7] & 0xF0) >> 4); + if(TmpChar < 10) { + local_name[12] = TmpChar + ASCII_NUMBER_OFFSET; + } + else { + local_name[12] = TmpChar + ASCII_CHAR_OFFSET; + } + + TmpChar = (tracker_ctx.dev_eui[7] & 0x0F); + if(TmpChar < 10) { + local_name[13] = TmpChar + ASCII_NUMBER_OFFSET; + } + else { + local_name[13] = TmpChar + ASCII_CHAR_OFFSET; + } + + /* Start Fast or Low Power Advertising */ + ret = aci_gap_set_discoverable( + ADV_IND, + Min_Inter, + Max_Inter, + PUBLIC_ADDR, + NO_WHITE_LIST_USE, /* use white list */ + sizeof(local_name), + (uint8_t*) &local_name, + BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen, + BleApplicationContext.BleApplicationContext_legacy.advtServUUID, + 0, + 0); + /* Update Advertising data */ + ret = aci_gap_update_adv_data(sizeof(manuf_data), (uint8_t*) manuf_data); + + return; +} + +const uint8_t* BleGetBdAddress( void ) +{ + uint8_t *otp_addr; + const uint8_t *bd_addr; + uint32_t udn; + uint32_t company_id; + uint32_t device_id; + + udn = LL_FLASH_GetUDN(); + + if(udn != 0xFFFFFFFF) + { + company_id = LL_FLASH_GetSTCompanyID(); + device_id = LL_FLASH_GetDeviceID(); + + bd_addr_udn[0] = (uint8_t)(udn & 0x000000FF); + bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 ); + bd_addr_udn[2] = (uint8_t)( (udn & 0x00FF0000) >> 16 ); + bd_addr_udn[3] = (uint8_t)device_id; + bd_addr_udn[4] = (uint8_t)(company_id & 0x000000FF);; + bd_addr_udn[5] = (uint8_t)( (company_id & 0x0000FF00) >> 8 ); + + bd_addr = (const uint8_t *)bd_addr_udn; + } + else + { + otp_addr = OTP_Read(0); + if(otp_addr) + { + bd_addr = ((OTP_ID0_t*)otp_addr)->bd_address; + } + else + { + bd_addr = M_bd_addr; + } + + } + + return bd_addr; +} + +/* USER CODE BEGIN FD_LOCAL_FUNCTION */ + +/* USER CODE END FD_LOCAL_FUNCTION */ + +/************************************************************* + * + *SPECIFIC FUNCTIONS FOR P2P SERVER + * + *************************************************************/ +static void Adv_Cancel( void ) +{ +/* USER CODE BEGIN Adv_Cancel_1 */ + leds_off(LED_TX_MASK); +/* USER CODE END Adv_Cancel_1 */ + + if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER) + { + tBleStatus result = 0x00; + result = aci_gap_set_non_discoverable(); + + BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE; + if (result == BLE_STATUS_SUCCESS) + { + tracker_ctx.ble_advertisement_on = false; + HAL_DBG_TRACE_INFO("** STOP ADVERTISING ** \r\n\r\n"); + } + else + { + HAL_DBG_TRACE_INFO("** STOP ADVERTISING ** Failed \r\n\r\n"); + } + } + +/* USER CODE BEGIN Adv_Cancel_2 */ + +/* USER CODE END Adv_Cancel_2 */ + return; +} + +void Adv_Cancel_Req( void ) +{ +/* USER CODE BEGIN Adv_Cancel_Req_1 */ + +/* USER CODE END Adv_Cancel_Req_1 */ + UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0); +/* USER CODE BEGIN Adv_Cancel_Req_2 */ + +/* USER CODE END Adv_Cancel_Req_2 */ + return; +} + +#if(L2CAP_REQUEST_NEW_CONN_PARAM != 0) +void BLE_SVC_L2CAP_Conn_Update(uint16_t Connection_Handle) +{ +/* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_1 */ + +/* USER CODE END BLE_SVC_L2CAP_Conn_Update_1 */ + if(mutex == 1) { + mutex = 0; + index_con_int = (index_con_int + 1)%SIZE_TAB_CONN_INT; + uint16_t interval_min = CONN_P(tab_conn_interval[index_con_int]); + uint16_t interval_max = CONN_P(tab_conn_interval[index_con_int]); + uint16_t slave_latency = L2CAP_SLAVE_LATENCY; + uint16_t timeout_multiplier = L2CAP_TIMEOUT_MULTIPLIER; + tBleStatus result; + + result = aci_l2cap_connection_parameter_update_req(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, + interval_min, interval_max, + slave_latency, timeout_multiplier); + if( result == BLE_STATUS_SUCCESS ) + { + HAL_DBG_TRACE_MSG("BLE_SVC_L2CAP_Conn_Update(), Successfully \r\n\r"); + } + else + { + HAL_DBG_TRACE_MSG("BLE_SVC_L2CAP_Conn_Update(), Failed \r\n\r"); + } + } +/* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_2 */ + +/* USER CODE END BLE_SVC_L2CAP_Conn_Update_2 */ + return; +} +#endif + +#if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 ) +static void Connection_Interval_Update_Req( void ) +{ + if (BleApplicationContext.Device_Connection_Status != APP_BLE_FAST_ADV && BleApplicationContext.Device_Connection_Status != APP_BLE_IDLE) + { + BLE_SVC_L2CAP_Conn_Update(BleApplicationContext.BleApplicationContext_legacy.connectionHandle); + } + return; +} +#endif + + +/* USER CODE BEGIN FD_SPECIFIC_FUNCTIONS */ + +/* USER CODE END FD_SPECIFIC_FUNCTIONS */ +/************************************************************* + * + * WRAP FUNCTIONS + * + *************************************************************/ +void hci_notify_asynch_evt(void* pdata) +{ + UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0); + return; +} + +void hci_cmd_resp_release(uint32_t flag) +{ + UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID); + return; +} + +void hci_cmd_resp_wait(uint32_t timeout) +{ + UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID); + return; +} + +static void BLE_UserEvtRx( void * pPayload ) +{ + SVCCTL_UserEvtFlowStatus_t svctl_return_status; + tHCI_UserEvtRxParam *pParam; + + pParam = (tHCI_UserEvtRxParam *)pPayload; + + svctl_return_status = SVCCTL_UserEvtRx((void *)&(pParam->pckt->evtserial)); + if (svctl_return_status != SVCCTL_UserEvtFlowDisable) + { + pParam->status = HCI_TL_UserEventFlow_Enable; + } + else + { + pParam->status = HCI_TL_UserEventFlow_Disable; + } +} + +static void BLE_StatusNot( HCI_TL_CmdStatus_t status ) +{ + uint32_t task_id_list; + switch (status) + { + case HCI_TL_CmdBusy: + /** + * All tasks that may send an aci/hci commands shall be listed here + * This is to prevent a new command is sent while one is already pending + */ + task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1; + UTIL_SEQ_PauseTask(task_id_list); + + break; + + case HCI_TL_CmdAvailable: + /** + * All tasks that may send an aci/hci commands shall be listed here + * This is to prevent a new command is sent while one is already pending + */ + task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1; + UTIL_SEQ_ResumeTask(task_id_list); + + break; + + default: + break; + } + return; +} + +void SVCCTL_ResumeUserEventFlow( void ) +{ + hci_resume_flow(); + return; +} + +/* USER CODE BEGIN FD_WRAP_FUNCTIONS */ + +/* USER CODE END FD_WRAP_FUNCTIONS */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Src/ble/app/ble_thread.c b/smtc_tracker_app/Src/ble/app/ble_thread.c new file mode 100644 index 0000000..f46e56e --- /dev/null +++ b/smtc_tracker_app/Src/ble/app/ble_thread.c @@ -0,0 +1,412 @@ +/*! + * \file ble_thread.c + * + * \brief BLE thread implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "lr1110_tracker_board.h" +#include "ble_thread.h" +#include "app_ble.h" +#include "app_entry.h" +#include "app_common.h" + +#include "stm32_lpm.h" +#include "stm32_seq.h" +#include "dbg_trace.h" +#include "hw_conf.h" +#include "otp.h" +#include "tracker_utility.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + + + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/*! + * \brief Defines the connection timeout + */ +#define CONNECTION_TIMEOUT 120000 + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Timer to handle the advertisement timeout + */ +static timer_event_t advertisement_timeout_timer; + +/*! + * \brief Timer to handle the connection timeout + */ +static timer_event_t connection_timeout_timer; + +/*! + * \brief advertisement timeout flag + */ +bool advertisement_timeout = false; + +/*! + * \brief connection timeout flag + */ +bool connection_timeout = false; + +/*! + * \brief BLE WPAN Initalized flag + */ +bool ble_is_initialized = false; + +/*! + * \brief Tracker context structure + */ +extern tracker_ctx_t tracker_ctx; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +void SystemClock_Config( void ); +static void Reset_Device( void ); +static void Init_BLE_Exti( void ); +static void Deinit_BLE_Exti( void ); +static void Config_HSE( void ); +#if( CFG_HW_RESET_BY_FW == 1 ) +static void Reset_IPCC( void ); +static void Reset_BackupDomain( void ); +#endif + +/*! + * \brief Function executed on advertising timeout event + */ +static void on_advertisement_timeout_event( void* context ); + +/*! + * \brief Function executed on connection timeout event + */ +static void on_connection_timeout_event( void* context ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void start_ble_thread( uint32_t adv_timeout ) +{ + HAL_DBG_TRACE_INFO( "###### ===== START BLE THREAD ==== ######\r\n\r\n" ); + + /* Stop Hall Effect sensors while the tracker is in BLE mode */ + lr1110_modem_board_hall_effect_enable( false ); + + Reset_Device( ); + Config_HSE( ); + + /* Init BLE IRQ */ + Init_BLE_Exti( ); + + /* Init code for STM32_WPAN */ + if( ble_is_initialized == false ) + { + APPE_Init( ); + ble_is_initialized = true; + tracker_ctx.ble_advertisement_on = false; + } + else + { + Adv_Request( APP_BLE_FAST_ADV ); + /* In this case switch the flag to true here because it won't pass by APP_BLE_Init funtion */ + tracker_ctx.ble_advertisement_on = true; + } + + /* Reset BLE related flags */ + advertisement_timeout = false; + tracker_ctx.ble_connected = false; + tracker_ctx.ble_disconnected = false; + tracker_ctx.ble_cmd_received = false; + + /* Init the BLE related timer */ + if( adv_timeout != NO_ADV_TIMEOUT ) + { + timer_init( &advertisement_timeout_timer, on_advertisement_timeout_event ); + timer_set_value( &advertisement_timeout_timer, adv_timeout ); + timer_start( &advertisement_timeout_timer ); + + timer_init( &connection_timeout_timer, on_connection_timeout_event ); + timer_set_value( &connection_timeout_timer, CONNECTION_TIMEOUT ); + + /* change the value of the watchog to BLE operation */ + hal_mcu_set_software_watchdog_value( CONNECTION_TIMEOUT + tracker_ctx.app_scan_interval); + hal_mcu_start_software_watchdog( ); + } + + /* Turn on the 2G4 SPDT and set it into the right direction */ + spdt_2g4_on( ); + set_ble_antenna( ); + + while( ( tracker_ctx.ble_disconnected == false ) && + ( tracker_ctx.ble_connected == true || advertisement_timeout == false ) ) + { + /* Enter in the BLE sequencer */ + UTIL_SEQ_Run( UTIL_SEQ_DEFAULT ); + + if( ( adv_timeout != NO_ADV_TIMEOUT ) && ( tracker_ctx.ble_connected == true ) ) + { + if( connection_timeout_timer.is_started == 0 ) + { + /* Connection is established, stop the advertisement timeout \ + timer and start the connection timeout timer */ + timer_stop( &advertisement_timeout_timer ); + timer_start( &connection_timeout_timer ); + } + else + { + if(tracker_ctx.ble_cmd_received == true) + { + tracker_ctx.ble_cmd_received = false; + + /* Reload the connection timeout timer */ + timer_reset( &connection_timeout_timer ); + + /* Reload the software watchdog */ + hal_mcu_reset_software_watchdog( ); + } + } + } + } + + /* Shut down the spdt */ + spdt_2g4_off( ); + + /* Stop the advertisement once the connection terminated */ + while( tracker_ctx.ble_advertisement_on == true ) + { + Adv_Cancel_Req( ); + UTIL_SEQ_Run( UTIL_SEQ_DEFAULT ); + } + + leds_off( LED_TX_MASK ); + + /* Store the new values here only if a reset board is asked */ + if( ( tracker_ctx.new_value_to_set ) == true ) + { + tracker_ctx.new_value_to_set = false; + tracker_store_app_ctx( ); + } + + /* Erase the internal log flash once the BLE thread terminated if a flush internal log is asked */ + if( tracker_ctx.internal_log_flush_request == true ) + { + HAL_DBG_TRACE_INFO( "###### ===== FLUSH INTERNAL LOG ==== ######\r\n\r\n" ); + + tracker_ctx.internal_log_flush_request = false; + tracker_reset_internal_log( ); + } + + /* Stop the BLE advertiser and connection timer in case of quick disconnection*/ + timer_stop( &advertisement_timeout_timer ); + timer_stop( &connection_timeout_timer ); + + /* Deinit BLE IRQ */ + Deinit_BLE_Exti( ); + + HAL_DBG_TRACE_INFO( "###### ===== LEAVE BLE THREAD ==== ######\r\n\r\n" ); + + if( tracker_ctx.lorawan_parameters_have_changed == true ) + { + // reset device because of LoRaWAN Parameters + HAL_DBG_TRACE_INFO( "###### ===== RESET TRACKER ==== ######\r\n\r\n" ); + hal_mcu_reset( ); + } + + /* set the watchdog to the right value for application operation */ + hal_mcu_set_software_watchdog_value( tracker_ctx.app_scan_interval * 3 ); + hal_mcu_start_software_watchdog( ); + + /* Start Hall Effect sensors when the tracker leaves the BLE mode */ + lr1110_modem_board_hall_effect_enable( true ); +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/*! + * \brief Function executed on advertising timeout event + */ +static void on_advertisement_timeout_event( void* context ) { advertisement_timeout = true; } + +/*! + * \brief Function executed on connection timeout event + */ +static void on_connection_timeout_event( void* context ) { connection_timeout = true; } + +static void Config_HSE( void ) +{ + OTP_ID0_t* p_otp; + + /** + * Read HSE_Tuning from OTP + */ + p_otp = ( OTP_ID0_t* ) OTP_Read( 0 ); + if( p_otp ) + { + LL_RCC_HSE_SetCapacitorTuning( p_otp->hse_tuning ); + } + + return; +} + +static void Reset_Device( void ) +{ +#if( CFG_HW_RESET_BY_FW == 1 ) + Reset_BackupDomain( ); + + Reset_IPCC( ); +#endif + + return; +} + +#if( CFG_HW_RESET_BY_FW == 1 ) + +static void Reset_IPCC( void ) +{ + LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC ); + + LL_C1_IPCC_ClearFlag_CHx( IPCC, LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4 | + LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6 ); + + LL_C2_IPCC_ClearFlag_CHx( IPCC, LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4 | + LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6 ); + + LL_C1_IPCC_DisableTransmitChannel( IPCC, LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | + LL_IPCC_CHANNEL_4 | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6 ); + + LL_C2_IPCC_DisableTransmitChannel( IPCC, LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | + LL_IPCC_CHANNEL_4 | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6 ); + + LL_C1_IPCC_DisableReceiveChannel( IPCC, LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | + LL_IPCC_CHANNEL_4 | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6 ); + + LL_C2_IPCC_DisableReceiveChannel( IPCC, LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | + LL_IPCC_CHANNEL_4 | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6 ); + + return; +} + +static void Reset_BackupDomain( void ) +{ + if( ( LL_RCC_IsActiveFlag_PINRST( ) != FALSE ) && ( LL_RCC_IsActiveFlag_SFTRST( ) == FALSE ) ) + { + HAL_PWR_EnableBkUpAccess( ); /**< Enable access to the RTC registers */ + + /** + * Write twice the value to flush the APB-AHB bridge + * This bit shall be written in the register before writing the next one + */ + HAL_PWR_EnableBkUpAccess( ); + + __HAL_RCC_BACKUPRESET_FORCE( ); + __HAL_RCC_BACKUPRESET_RELEASE( ); + } + + return; +} + +#endif + +static void Init_BLE_Exti( void ) +{ + /* Enable wakeup interrupt IPCC(36), HSEM(38) */ + LL_EXTI_EnableIT_32_63( LL_EXTI_LINE_36 | LL_EXTI_LINE_38 ); + + return; +} + +static void Deinit_BLE_Exti( void ) +{ + /* Disable wakeup interrupt IPCC(36), HSEM(38) */ + LL_EXTI_DisableIT_32_63( LL_EXTI_LINE_36 | LL_EXTI_LINE_38 ); + + return; +} + +/************************************************************* + * + * WRAP FUNCTIONS + * + *************************************************************/ +void HAL_Delay( uint32_t Delay ) +{ + uint32_t tickstart = HAL_GetTick( ); + uint32_t wait = Delay; + + /* Add a freq to guarantee minimum wait */ + if( wait < HAL_MAX_DELAY ) + { + wait += HAL_GetTickFreq( ); + } + + while( ( HAL_GetTick( ) - tickstart ) < wait ) + { + /************************************************************************************ + * ENTER SLEEP MODE + ***********************************************************************************/ + LL_LPM_EnableSleep( ); /**< Clear SLEEPDEEP bit of Cortex System Control Register */ + +/** + * This option is used to ensure that store operations are completed + */ +#if defined( __CC_ARM ) + __force_stores( ); +#endif + + __WFI( ); + } +} + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/ble/app/p2p_server_app.c b/smtc_tracker_app/Src/ble/app/p2p_server_app.c new file mode 100644 index 0000000..f8de7f0 --- /dev/null +++ b/smtc_tracker_app/Src/ble/app/p2p_server_app.c @@ -0,0 +1,227 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : p2p_server_app.c + * Description : P2P Server Application + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" +#include "lr1110_tracker_board.h" +#include "app_common.h" +#include "dbg_trace.h" +#include "ble.h" +#include "p2p_server_app.h" +#include "stm32_seq.h" + +#include "tracker_utility.h" + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN PTD */ + +typedef struct +{ + uint8_t Buffer[244]; + uint8_t Len; + uint8_t ReadyToSend; +}P2P_ReadWriteValue_t; + +typedef struct +{ + uint8_t Notification_Status; /* used to chek if P2P Server is enabled to Notify */ + P2P_ReadWriteValue_t ReadWrite; + uint16_t ConnectionHandle; +}P2P_Server_App_Context_t; +/* USER CODE END PTD */ + +/* Private defines ------------------------------------------------------------*/ +/* USER CODE BEGIN PD */ + +/* USER CODE END PD */ + +/* Private macros -------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ + +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ +/* USER CODE BEGIN PV */ +/** + * START of Section BLE_APP_CONTEXT + */ + +PLACE_IN_SECTION("BLE_APP_CONTEXT") static P2P_Server_App_Context_t P2P_Server_App_Context; + +/** + * END of Section BLE_APP_CONTEXT + */ +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +/* USER CODE BEGIN PFP */ +static void P2PS_Send_Notification(void); +/* USER CODE END PFP */ + +/* Functions Definition ------------------------------------------------------*/ +void P2PS_STM_App_Notification(P2PS_STM_App_Notification_evt_t *pNotification) +{ +/* USER CODE BEGIN P2PS_STM_App_Notification_1 */ + +/* USER CODE END P2PS_STM_App_Notification_1 */ + switch(pNotification->P2P_Evt_Opcode) + { +/* USER CODE BEGIN P2PS_STM_App_Notification_P2P_Evt_Opcode */ + +/* USER CODE END P2PS_STM_App_Notification_P2P_Evt_Opcode */ + + case P2PS_STM__NOTIFY_ENABLED_EVT: +/* USER CODE BEGIN P2PS_STM__NOTIFY_ENABLED_EVT */ + P2P_Server_App_Context.Notification_Status = 1; + HAL_DBG_TRACE_MSG("-- P2P APPLICATION SERVER : NOTIFICATION ENABLED\n\r"); +/* USER CODE END P2PS_STM__NOTIFY_ENABLED_EVT */ + break; + + case P2PS_STM_NOTIFY_DISABLED_EVT: +/* USER CODE BEGIN P2PS_STM_NOTIFY_DISABLED_EVT */ + P2P_Server_App_Context.Notification_Status = 0; + HAL_DBG_TRACE_MSG("-- P2P APPLICATION SERVER : NOTIFICATION DISABLED\n\r"); +/* USER CODE END P2PS_STM_NOTIFY_DISABLED_EVT */ + break; + + case P2PS_STM_WRITE_EVT: + { +/* USER CODE BEGIN P2PS_STM_WRITE_EVT */ + uint8_t out_buffer[244]; + uint8_t out_buffer_size = 0; + + out_buffer_size = tracker_parse_cmd(pNotification->DataTransfered.pPayload, out_buffer); + + if(out_buffer_size > 0) + { + P2P_Server_App_Context.ReadWrite.ReadyToSend = 1; + P2P_Server_App_Context.ReadWrite.Len = out_buffer_size; + memcpy(P2P_Server_App_Context.ReadWrite.Buffer,out_buffer,out_buffer_size); + UTIL_SEQ_SetTask( 1 << CFG_TASK_ANSWER_CMD_ID, CFG_SCH_PRIO_0); + } + +/* USER CODE END P2PS_STM_WRITE_EVT */ + break; + } + + case P2PS_STM_BOOT_REQUEST_EVT: + { + pNotification->DataTransfered.pPayload[2] = 0xFF; // Force the nb_page to erase to 255 + *(uint32_t*)SRAM1_BASE = *(uint32_t*)pNotification->DataTransfered.pPayload; + hal_mcu_reset(); + break; + } + + default: +/* USER CODE BEGIN P2PS_STM_App_Notification_default */ + +/* USER CODE END P2PS_STM_App_Notification_default */ + break; + } +/* USER CODE BEGIN P2PS_STM_App_Notification_2 */ + +/* USER CODE END P2PS_STM_App_Notification_2 */ + return; +} + +void P2PS_APP_Notification(P2PS_APP_ConnHandle_Not_evt_t *pNotification) +{ +/* USER CODE BEGIN P2PS_APP_Notification_1 */ + +/* USER CODE END P2PS_APP_Notification_1 */ + switch(pNotification->P2P_Evt_Opcode) + { +/* USER CODE BEGIN P2PS_APP_Notification_P2P_Evt_Opcode */ + +/* USER CODE END P2PS_APP_Notification_P2P_Evt_Opcode */ + case PEER_CONN_HANDLE_EVT : +/* USER CODE BEGIN PEER_CONN_HANDLE_EVT */ + +/* USER CODE END PEER_CONN_HANDLE_EVT */ + break; + + case PEER_DISCON_HANDLE_EVT : +/* USER CODE BEGIN PEER_DISCON_HANDLE_EVT */ + leds_off(LED_RX_MASK); +/* USER CODE END PEER_DISCON_HANDLE_EVT */ + break; + + default: +/* USER CODE BEGIN P2PS_APP_Notification_default */ + +/* USER CODE END P2PS_APP_Notification_default */ + break; + } +/* USER CODE BEGIN P2PS_APP_Notification_2 */ + +/* USER CODE END P2PS_APP_Notification_2 */ + return; +} + +void P2PS_APP_Init(void) +{ + /* USER CODE BEGIN P2PS_APP_Init */ + UTIL_SEQ_RegTask( 1<< CFG_TASK_ANSWER_CMD_ID, UTIL_SEQ_RFU, P2PS_Send_Notification ); + + /** + * Initialize notification Service + */ + P2P_Server_App_Context.Notification_Status = 0; + /* USER CODE END P2PS_APP_Init */ + return; +} + +/* USER CODE BEGIN FD */ + +/* USER CODE END FD */ + +/************************************************************* + * + * LOCAL FUNCTIONS + * + *************************************************************/ +/* USER CODE BEGIN FD_LOCAL_FUNCTIONS*/ +void P2PS_Send_Notification(void) +{ + if(P2P_Server_App_Context.ReadWrite.ReadyToSend == 0x01) + { + P2P_Server_App_Context.ReadWrite.ReadyToSend = 0; + HAL_DBG_TRACE_MSG("-- P2P APPLICATION SERVER : INFORM CLIENT ASNWER CMD \n\r"); + if(P2P_Server_App_Context.Notification_Status == 1) + { + P2PS_STM_App_Update_Char(P2P_NOTIFY_CHAR_UUID, P2P_Server_App_Context.ReadWrite.Buffer,P2P_Server_App_Context.ReadWrite.Len); + } + else + { + P2PS_STM_App_Update_Char(P2P_WRITE_CHAR_UUID, P2P_Server_App_Context.ReadWrite.Buffer,P2P_Server_App_Context.ReadWrite.Len); + } + } + + return; +} + +/* USER CODE END FD_LOCAL_FUNCTIONS*/ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Src/ble/target/hw_ipcc.c b/smtc_tracker_app/Src/ble/target/hw_ipcc.c new file mode 100644 index 0000000..23f21ec --- /dev/null +++ b/smtc_tracker_app/Src/ble/target/hw_ipcc.c @@ -0,0 +1,523 @@ +/** + ****************************************************************************** + * File Name : hw_ipcc.c + * Description : Hardware IPCC source file for STM32WPAN Middleware. + * + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "app_common.h" +#include "mbox_def.h" + +/* Global variables ---------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +#define HW_IPCC_TX_PENDING( channel ) ( !(LL_C1_IPCC_IsActiveFlag_CHx( IPCC, channel )) ) && (((~(IPCC->C1MR)) & (channel << 16U))) +#define HW_IPCC_RX_PENDING( channel ) (LL_C2_IPCC_IsActiveFlag_CHx( IPCC, channel )) && (((~(IPCC->C1MR)) & (channel << 0U))) + +/* Private macros ------------------------------------------------------------*/ +/* Private typedef -----------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +static void (*FreeBufCb)( void ); + +/* Private function prototypes -----------------------------------------------*/ +static void HW_IPCC_BLE_EvtHandler( void ); +static void HW_IPCC_BLE_AclDataEvtHandler( void ); +static void HW_IPCC_MM_FreeBufHandler( void ); +static void HW_IPCC_SYS_CmdEvtHandler( void ); +static void HW_IPCC_SYS_EvtHandler( void ); +static void HW_IPCC_TRACES_EvtHandler( void ); + +#ifdef THREAD_WB +static void HW_IPCC_OT_CmdEvtHandler( void ); +static void HW_IPCC_THREAD_NotEvtHandler( void ); +static void HW_IPCC_THREAD_CliNotEvtHandler( void ); +#endif + +#ifdef MAC_802_15_4_WB +static void HW_IPCC_MAC_802_15_4_CmdEvtHandler( void ); +static void HW_IPCC_MAC_802_15_4_NotEvtHandler( void ); +#endif + +#ifdef ZIGBEE_WB +static void HW_IPCC_ZIGBEE_CmdEvtHandler( void ); +static void HW_IPCC_ZIGBEE_StackNotifEvtHandler( void ); +static void HW_IPCC_ZIGBEE_CliNotifEvtHandler( void ); +#endif + +/* Public function definition -----------------------------------------------*/ + +/****************************************************************************** + * INTERRUPT HANDLER + ******************************************************************************/ +void HW_IPCC_Rx_Handler( void ) +{ + if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL )) + { + HW_IPCC_SYS_EvtHandler(); + } +#ifdef MAC_802_15_4_WB + else if (HW_IPCC_RX_PENDING( HW_IPCC_MAC_802_15_4_NOTIFICATION_ACK_CHANNEL )) + { + HW_IPCC_MAC_802_15_4_NotEvtHandler(); + } +#endif /* MAC_802_15_4_WB */ +#ifdef THREAD_WB + else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL )) + { + HW_IPCC_THREAD_NotEvtHandler(); + } + else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL )) + { + HW_IPCC_THREAD_CliNotEvtHandler(); + } +#endif /* THREAD_WB */ +#ifdef ZIGBEE_WB + else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL )) + { + HW_IPCC_ZIGBEE_StackNotifEvtHandler(); + } + else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL )) + { + HW_IPCC_ZIGBEE_CliNotifEvtHandler(); + } +#endif /* ZIGBEE_WB */ + else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL )) + { + HW_IPCC_BLE_EvtHandler(); + } + else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL )) + { + HW_IPCC_TRACES_EvtHandler(); + } + + return; +} + +void HW_IPCC_Tx_Handler( void ) +{ + if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL )) + { + HW_IPCC_SYS_CmdEvtHandler(); + } +#ifdef MAC_802_15_4_WB + else if (HW_IPCC_TX_PENDING( HW_IPCC_MAC_802_15_4_CMD_RSP_CHANNEL )) + { + HW_IPCC_MAC_802_15_4_CmdEvtHandler(); + } +#endif /* MAC_802_15_4_WB */ +#ifdef THREAD_WB + else if (HW_IPCC_TX_PENDING( HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL )) + { + HW_IPCC_OT_CmdEvtHandler(); + } +#endif /* THREAD_WB */ +#ifdef ZIGBEE_WB + if (HW_IPCC_TX_PENDING( HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL )) + { + HW_IPCC_ZIGBEE_CmdEvtHandler(); + } +#endif /* ZIGBEE_WB */ + else if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL )) + { + HW_IPCC_SYS_CmdEvtHandler(); + } + else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL )) + { + HW_IPCC_MM_FreeBufHandler(); + } + else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL )) + { + HW_IPCC_BLE_AclDataEvtHandler(); + } + + return; +} +/****************************************************************************** + * GENERAL + ******************************************************************************/ +void HW_IPCC_Enable( void ) +{ + /** + * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2 + */ + LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 ); + LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 ); + + /** + * In case the SBSFU is implemented, it may have already set the C2BOOT bit to startup the CPU2. + * In that case, to keep the mechanism transparent to the user application, it shall call the system command + * SHCI_C2_Reinit( ) before jumping to the application. + * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware. + * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect. + * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect + * So, by default, the application shall both set the event flag and set the C2BOOT bit. + */ + __SEV( ); /* Set the internal event flag and send an event to the CPU2 */ + __WFE( ); /* Clear the internal event flag */ + LL_PWR_EnableBootC2( ); + + return; +} + +void HW_IPCC_Init( void ) +{ + LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC ); + + LL_C1_IPCC_EnableIT_RXO( IPCC ); + LL_C1_IPCC_EnableIT_TXF( IPCC ); + + HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn); + HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn); + + return; +} + +/****************************************************************************** + * BLE + ******************************************************************************/ +void HW_IPCC_BLE_Init( void ) +{ + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL ); + + return; +} + +void HW_IPCC_BLE_SendCmd( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL ); + + return; +} + +static void HW_IPCC_BLE_EvtHandler( void ) +{ + HW_IPCC_BLE_RxEvtNot(); + + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL ); + + return; +} + +void HW_IPCC_BLE_SendAclData( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL ); + LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL ); + + return; +} + +static void HW_IPCC_BLE_AclDataEvtHandler( void ) +{ + LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL ); + + HW_IPCC_BLE_AclDataAckNot(); + + return; +} + +__weak void HW_IPCC_BLE_AclDataAckNot( void ){}; +__weak void HW_IPCC_BLE_RxEvtNot( void ){}; + +/****************************************************************************** + * SYSTEM + ******************************************************************************/ +void HW_IPCC_SYS_Init( void ) +{ + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL ); + + return; +} + +void HW_IPCC_SYS_SendCmd( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ); + LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ); + + return; +} + +static void HW_IPCC_SYS_CmdEvtHandler( void ) +{ + LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ); + + HW_IPCC_SYS_CmdEvtNot(); + + return; +} + +static void HW_IPCC_SYS_EvtHandler( void ) +{ + HW_IPCC_SYS_EvtNot(); + + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL ); + + return; +} + +__weak void HW_IPCC_SYS_CmdEvtNot( void ){}; +__weak void HW_IPCC_SYS_EvtNot( void ){}; + +/****************************************************************************** + * MAC 802.15.4 + ******************************************************************************/ +#ifdef MAC_802_15_4_WB +void HW_IPCC_MAC_802_15_4_Init( void ) +{ + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_MAC_802_15_4_NOTIFICATION_ACK_CHANNEL ); + + return; +} + +void HW_IPCC_MAC_802_15_4_SendCmd( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MAC_802_15_4_CMD_RSP_CHANNEL ); + LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MAC_802_15_4_CMD_RSP_CHANNEL ); + + return; +} + +void HW_IPCC_MAC_802_15_4_SendAck( void ) +{ + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_MAC_802_15_4_NOTIFICATION_ACK_CHANNEL ); + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_MAC_802_15_4_NOTIFICATION_ACK_CHANNEL ); + + return; +} + +static void HW_IPCC_MAC_802_15_4_CmdEvtHandler( void ) +{ + LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MAC_802_15_4_CMD_RSP_CHANNEL ); + + HW_IPCC_MAC_802_15_4_CmdEvtNot(); + + return; +} + +static void HW_IPCC_MAC_802_15_4_NotEvtHandler( void ) +{ + LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_MAC_802_15_4_NOTIFICATION_ACK_CHANNEL ); + + HW_IPCC_MAC_802_15_4_EvtNot(); + + return; +} +__weak void HW_IPCC_MAC_802_15_4_CmdEvtNot( void ){}; +__weak void HW_IPCC_MAC_802_15_4_EvtNot( void ){}; +#endif + +/****************************************************************************** + * THREAD + ******************************************************************************/ +#ifdef THREAD_WB +void HW_IPCC_THREAD_Init( void ) +{ + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ); + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ); + + return; +} + +void HW_IPCC_OT_SendCmd( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ); + LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ); + + return; +} + +void HW_IPCC_CLI_SendCmd( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_THREAD_CLI_CMD_CHANNEL ); + + return; +} + +void HW_IPCC_THREAD_SendAck( void ) +{ + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ); + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ); + + return; +} + +void HW_IPCC_THREAD_CliSendAck( void ) +{ + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ); + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ); + + return; +} + +static void HW_IPCC_OT_CmdEvtHandler( void ) +{ + LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ); + + HW_IPCC_OT_CmdEvtNot(); + + return; +} + +static void HW_IPCC_THREAD_NotEvtHandler( void ) +{ + LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ); + + HW_IPCC_THREAD_EvtNot(); + + return; +} + +static void HW_IPCC_THREAD_CliNotEvtHandler( void ) +{ + LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ); + + HW_IPCC_THREAD_CliEvtNot(); + + return; +} + +__weak void HW_IPCC_OT_CmdEvtNot( void ){}; +__weak void HW_IPCC_CLI_CmdEvtNot( void ){}; +__weak void HW_IPCC_THREAD_EvtNot( void ){}; + +#endif /* THREAD_WB */ + +/****************************************************************************** + * ZIGBEE + ******************************************************************************/ +#ifdef ZIGBEE_WB +void HW_IPCC_ZIGBEE_Init( void ) +{ + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ); + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ); + + return; +} + +void HW_IPCC_ZIGBEE_SendAppliCmd( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ); + LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ); + + return; +} + +void HW_IPCC_ZIGBEE_SendCliCmd( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_THREAD_CLI_CMD_CHANNEL ); + + return; +} + +void HW_IPCC_ZIGBEE_SendAppliCmdAck( void ) +{ + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ); + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ); + + return; +} + +void HW_IPCC_ZIGBEE_SendCliCmdAck( void ) +{ + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ); + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ); + + return; +} + +static void HW_IPCC_ZIGBEE_CmdEvtHandler( void ) +{ + LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ); + + HW_IPCC_ZIGBEE_AppliCmdNotification(); + + return; +} + +static void HW_IPCC_ZIGBEE_StackNotifEvtHandler( void ) +{ + LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ); + + HW_IPCC_ZIGBEE_AppliAsyncEvtNotification(); + + return; +} + +static void HW_IPCC_ZIGBEE_CliNotifEvtHandler( void ) +{ + LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ); + + HW_IPCC_ZIGBEE_CliEvtNotification(); + + return; +} + +__weak void HW_IPCC_ZIGBEE_AppliCmdNotification( void ){}; +__weak void HW_IPCC_ZIGBEE_AppliAsyncEvtNotification( void ){}; +__weak void HW_IPCC_ZIGBEE_CliEvtNotification( void ){}; +#endif /* ZIGBEE_WB */ + +/****************************************************************************** + * MEMORY MANAGER + ******************************************************************************/ +void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) ) +{ + if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) ) + { + FreeBufCb = cb; + LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ); + } + else + { + cb(); + + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ); + } + + return; +} + +static void HW_IPCC_MM_FreeBufHandler( void ) +{ + LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ); + + FreeBufCb(); + + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ); + + return; +} + +/****************************************************************************** + * TRACES + ******************************************************************************/ +void HW_IPCC_TRACES_Init( void ) +{ + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL ); + + return; +} + +static void HW_IPCC_TRACES_EvtHandler( void ) +{ + HW_IPCC_TRACES_EvtNot(); + + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL ); + + return; +} + +__weak void HW_IPCC_TRACES_EvtNot( void ){}; + +/******************* (C) COPYRIGHT 2019 STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Src/boards/lr1110_tracker_board.c b/smtc_tracker_app/Src/boards/lr1110_tracker_board.c new file mode 100644 index 0000000..1a84cca --- /dev/null +++ b/smtc_tracker_app/Src/boards/lr1110_tracker_board.c @@ -0,0 +1,251 @@ +/*! + * \file lr1110_tracker_board.c + * + * \brief Target board LR1110 tracker boards driver implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include "lr1110_hal.h" +#include "lr1110_modem_hal.h" +#include "lr1110_modem_system.h" +#include "lr1110_modem_lorawan.h" +#include "lr1110_tracker_board.h" +#include "lr1110.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +#define GNSS_LEAP_SECONDS_OFFSET 18 +#define GNSS_EPOCH_SECONDS 315964800 // 6/01/1980 + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief modem ready flag + */ +static bool modem_is_ready = false; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief initialize the TCXO + * + * \param [in] context Chip implementation context + */ +static lr1110_modem_response_code_t lr1110_modem_board_init_tcxo_io( const void* context ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC VARIABLES -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void lr1110_modem_board_init_io_context( void* context ) +{ + ( ( lr1110_t* ) context )->reset.pin = RADIO_RESET; + ( ( lr1110_t* ) context )->nss.pin = RADIO_NSS; + ( ( lr1110_t* ) context )->event.pin = RADIO_EVENT; + ( ( lr1110_t* ) context )->event.callback = radio_event_callback; + ( ( lr1110_t* ) context )->event.context = ( ( lr1110_t* ) context ); + ( ( lr1110_t* ) context )->busy.pin = RADIO_BUSY; + ( ( lr1110_t* ) context )->spi.pins.miso = RADIO_MISO; + ( ( lr1110_t* ) context )->spi.pins.mosi = RADIO_MOSI; + ( ( lr1110_t* ) context )->spi.pins.sclk = RADIO_SCLK; + ( ( lr1110_t* ) context )->spi_id = HAL_RADIO_SPI_ID; +} + +void lr1110_modem_board_init_io( const void* context ) +{ + hal_gpio_init_out( ( ( lr1110_t* ) context )->reset.pin, 1 ); + hal_gpio_init_out( ( ( lr1110_t* ) context )->nss.pin, 1 ); + hal_gpio_init_in( ( ( lr1110_t* ) context )->busy.pin, HAL_GPIO_PULL_MODE_NONE, HAL_GPIO_IRQ_MODE_OFF, NULL ); + hal_gpio_init_in( ( ( lr1110_t* ) context )->event.pin, HAL_GPIO_PULL_MODE_NONE, HAL_GPIO_IRQ_MODE_RISING, + &( ( lr1110_t* ) context )->event ); +} + +void lr1110_modem_board_deinit_io( const void* context ) +{ + hal_gpio_init_out( ( ( lr1110_t* ) context )->spi.pins.mosi, 0 ); + hal_gpio_init_out( ( ( lr1110_t* ) context )->spi.pins.miso, 0 ); + hal_gpio_init_out( ( ( lr1110_t* ) context )->spi.pins.sclk, 0 ); + hal_gpio_init_out( ( ( lr1110_t* ) context )->nss.pin, 1 ); + hal_gpio_init_out( ( ( lr1110_t* ) context )->reset.pin, 1 ); + hal_gpio_init_in( ( ( lr1110_t* ) context )->busy.pin, HAL_GPIO_PULL_MODE_NONE, HAL_GPIO_IRQ_MODE_OFF, NULL ); + hal_gpio_init_in( ( ( lr1110_t* ) context )->event.pin, HAL_GPIO_PULL_MODE_NONE, HAL_GPIO_IRQ_MODE_RISING, NULL ); +} + +void lr1110_modem_board_analog_deinit_io( const void* context ) +{ + hal_gpio_deinit( ( ( lr1110_t* ) context )->event.pin ); + hal_gpio_deinit( ( ( lr1110_t* ) context )->busy.pin ); +} + +void lr1110_modem_board_set_rf_tx_power_offset( const void* context, int8_t tx_power_offset ) +{ + lr1110_modem_set_tx_power_offset( context, tx_power_offset ); +} + +uint32_t lr1110_modem_board_get_tcxo_wakeup_time( const void* context ) { return BOARD_TCXO_WAKEUP_TIME; } + +lr1110_modem_response_code_t lr1110_modem_board_init( const void* context, lr1110_modem_event_t* event ) +{ + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + lr1110_modem_hal_status_t modem_hal_status = LR1110_MODEM_HAL_STATUS_OK; + + radio_event_init( event ); + + modem_hal_status = lr1110_modem_hal_reset( context ); + + if( modem_hal_status != LR1110_MODEM_HAL_STATUS_OK) + { + /* Something goes wrong with the lr1110 modem */ + return LR1110_MODEM_RESPONSE_CODE_FAIL; + } + + /* Initialize TCXO control */ + modem_response_code |= lr1110_modem_board_init_tcxo_io( context ); + + /* Initialize RF switch control */ + lr1110_modem_system_rf_switch_cfg_t rf_switch_cfg; + rf_switch_cfg.enable = LR1110_MODEM_SYSTEM_RFSW0_HIGH | LR1110_MODEM_SYSTEM_RFSW1_HIGH; + rf_switch_cfg.standby = 0; + /* LoRa SPDT */ + rf_switch_cfg.rx = LR1110_MODEM_SYSTEM_RFSW1_HIGH; +#if USE_RFO_LP_LF + rf_switch_cfg.tx = LR1110_MODEM_SYSTEM_RFSW1_HIGH | LR1110_MODEM_SYSTEM_RFSW0_HIGH; +#else + rf_switch_cfg.tx_hp = LR1110_MODEM_SYSTEM_RFSW1_HIGH | LR1110_MODEM_SYSTEM_RFSW0_HIGH; +#endif + + modem_response_code |= lr1110_modem_system_set_dio_as_rf_switch( context, &rf_switch_cfg ); + + /* Set Pa Config */ +#if USE_RFO_LP_LF + modem_response_code = lr1110_modem_set_rf_output( context, LR1110_MODEM_RADIO_PA_SEL_LP ); +#else + modem_response_code |= lr1110_modem_set_rf_output( context, LR1110_MODEM_RADIO_PA_SEL_HP ); +#endif + + modem_response_code = lr1110_modem_system_set_reg_mode( context, LR1110_MODEM_SYSTEM_REG_MODE_DCDC ); + + /* Set LF Clock */ + modem_response_code |= lr1110_modem_system_cfg_lfclk( context, LR1110_MODEM_SYSTEM_LFCLK_RC, true ); + modem_response_code |= lr1110_modem_system_cfg_lfclk( context, LR1110_MODEM_SYSTEM_LFCLK_EXT, true ); + + return modem_response_code; +} + +uint32_t lr1110_modem_board_get_systime_from_gps( const void* context ) +{ + uint32_t gps_time; + lr1110_modem_get_gps_time( context, &gps_time ); + return ( gps_time + ( GNSS_EPOCH_SECONDS - GNSS_LEAP_SECONDS_OFFSET ) ); +} + +void lr1110_modem_board_lna_on( void ) { lna_on( ); } + +void lr1110_modem_board_lna_off( void ) { lna_off( ); } + +void lr1110_modem_board_hall_effect_enable( bool enable ) +{ + if(enable == true) + { + external_supply_init( VCC_SENSORS_SUPPLY_MASK ); + vcc_sensors_on( ); + hall_effect_init( HALL_EFFECT_IRQ_ON ); + } + else + { + /* Stop Effect hall sensors while tracker is static */ + hall_effect_deinit( ); + vcc_sensors_off( ); + external_supply_deinit( VCC_SENSORS_SUPPLY_MASK ); + } +} + +lr1110_modem_response_code_t lr1110_modem_board_event_flush( const void* context ) +{ + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + lr1110_modem_event_fields_t event_fields; + + do + { + modem_response_code = lr1110_modem_get_event( context, &event_fields ); + } while( lr1110_modem_board_read_event_line( context ) == 1 ); + + return modem_response_code; +} + +bool lr1110_modem_board_read_event_line( const void* context ) +{ + return hal_gpio_get_value( ( ( lr1110_t* ) context )->event.pin ); +} + +bool lr1110_modem_board_is_ready( void ) { return modem_is_ready; } + +void lr1110_modem_board_set_ready( bool ready ) { modem_is_ready = ready; } + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +static lr1110_modem_response_code_t lr1110_modem_board_init_tcxo_io( const void* context ) +{ + return lr1110_modem_system_set_tcxo_mode( context, LR1110_MODEM_SYSTEM_TCXO_CTRL_1_8V, + ( lr1110_modem_board_get_tcxo_wakeup_time( context ) * 1000 ) / 30.52 ); +} + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/boards/utilities.c b/smtc_tracker_app/Src/boards/utilities.c new file mode 100644 index 0000000..07325f9 --- /dev/null +++ b/smtc_tracker_app/Src/boards/utilities.c @@ -0,0 +1,91 @@ +/*! + * \file utilities.c + * + * \brief Helper functions implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ +#include +#include +#include "utilities.h" + +/*! + * Redefinition of rand() and srand() standard C functions. + * These functions are redefined in order to get the same behavior across + * different compiler toolchains implementations. + */ +// Standard random functions redefinition start +#define RAND_LOCAL_MAX 2147483647L + +static uint32_t next = 1; + +int32_t rand1( void ) { return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX ); } + +void srand1( uint32_t seed ) { next = seed; } +// Standard random functions redefinition end + +int32_t randr( int32_t min, int32_t max ) { return ( int32_t ) rand1( ) % ( max - min + 1 ) + min; } + +void memcpy1( uint8_t* dst, const uint8_t* src, uint16_t size ) +{ + while( size-- ) + { + *dst++ = *src++; + } +} + +void memcpyr( uint8_t* dst, const uint8_t* src, uint16_t size ) +{ + dst = dst + ( size - 1 ); + while( size-- ) + { + *dst-- = *src++; + } +} + +void memset1( uint8_t* dst, uint8_t value, uint16_t size ) +{ + while( size-- ) + { + *dst++ = value; + } +} + +int8_t Nibble2HexChar( uint8_t a ) +{ + if( a < 10 ) + { + return '0' + a; + } + else if( a < 16 ) + { + return 'A' + ( a - 10 ); + } + else + { + return '?'; + } +} diff --git a/smtc_tracker_app/Src/hw_timerserver.c b/smtc_tracker_app/Src/hw_timerserver.c new file mode 100644 index 0000000..e0e4fcb --- /dev/null +++ b/smtc_tracker_app/Src/hw_timerserver.c @@ -0,0 +1,893 @@ +/** + ****************************************************************************** + * File Name : hw_timerserver.c + * Description : Hardware timerserver source file for STM32WPAN Middleware. + * + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "app_common.h" +#include "hw_conf.h" + +/* Private typedef -----------------------------------------------------------*/ +typedef enum +{ + TimerID_Free, + TimerID_Created, + TimerID_Running +}TimerIDStatus_t; + +typedef enum +{ + SSR_Read_Requested, + SSR_Read_Not_Requested +}RequestReadSSR_t; + +typedef enum +{ + WakeupTimerValue_Overpassed, + WakeupTimerValue_LargeEnough +}WakeupTimerLimitation_Status_t; + +typedef struct +{ + HW_TS_pTimerCb_t pTimerCallBack; + uint32_t CounterInit; + uint32_t CountLeft; + TimerIDStatus_t TimerIDStatus; + HW_TS_Mode_t TimerMode; + uint32_t TimerProcessID; + uint8_t PreviousID; + uint8_t NextID; +}TimerContext_t; + +/* Private defines -----------------------------------------------------------*/ +#define SSR_FORBIDDEN_VALUE 0xFFFFFFFF +#define TIMER_LIST_EMPTY 0xFFFF + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/** + * START of Section TIMERSERVER_CONTEXT + */ + +PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile TimerContext_t aTimerContext[CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER]; +PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile uint8_t CurrentRunningTimerID; +PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile uint8_t PreviousRunningTimerID; +PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile uint32_t SSRValueOnLastSetup; +PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile WakeupTimerLimitation_Status_t WakeupTimerLimitation; + +/** + * END of Section TIMERSERVER_CONTEXT + */ + +static RTC_HandleTypeDef *phrtc; /**< RTC handle */ +static uint8_t WakeupTimerDivider; +static uint8_t AsynchPrescalerUserConfig; +static uint16_t SynchPrescalerUserConfig; +static volatile uint16_t MaxWakeupTimerSetup; + +/* Global variables ----------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void RestartWakeupCounter(uint16_t Value); +static uint16_t ReturnTimeElapsed(void); +static void RescheduleTimerList(void); +static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR); +static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID); +static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID); +static uint16_t linkTimer(uint8_t TimerID); +static uint32_t ReadRtcSsrValue(void); + +__weak void HW_TS_RTC_CountUpdated_AppNot(void); + +/* Functions Definition ------------------------------------------------------*/ + +/** + * @brief Read the RTC_SSR value + * As described in the reference manual, the RTC_SSR shall be read twice to ensure + * reliability of the value + * @param None + * @retval SSR value read + */ +static uint32_t ReadRtcSsrValue(void) +{ + uint32_t first_read; + uint32_t second_read; + + first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS)); + + second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS)); + + while(first_read != second_read) + { + first_read = second_read; + + second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS)); + } + + return second_read; +} + +/** + * @brief Insert a Timer in the list after the Timer ID specified + * @param TimerID: The ID of the Timer + * @param RefTimerID: The ID of the Timer to be linked after + * @retval None + */ +static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID) +{ + uint8_t next_id; + + next_id = aTimerContext[RefTimerID].NextID; + + if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) + { + aTimerContext[next_id].PreviousID = TimerID; + } + aTimerContext[TimerID].NextID = next_id; + aTimerContext[TimerID].PreviousID = RefTimerID ; + aTimerContext[RefTimerID].NextID = TimerID; + + return; +} + +/** + * @brief Insert a Timer in the list before the ID specified + * @param TimerID: The ID of the Timer + * @param RefTimerID: The ID of the Timer to be linked before + * @retval None + */ +static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID) +{ + uint8_t previous_id; + + if(RefTimerID != CurrentRunningTimerID) + { + previous_id = aTimerContext[RefTimerID].PreviousID; + + aTimerContext[previous_id].NextID = TimerID; + aTimerContext[TimerID].NextID = RefTimerID; + aTimerContext[TimerID].PreviousID = previous_id ; + aTimerContext[RefTimerID].PreviousID = TimerID; + } + else + { + aTimerContext[TimerID].NextID = RefTimerID; + aTimerContext[RefTimerID].PreviousID = TimerID; + } + + return; +} + +/** + * @brief Insert a Timer in the list + * @param TimerID: The ID of the Timer + * @retval None + */ +static uint16_t linkTimer(uint8_t TimerID) +{ + uint32_t time_left; + uint16_t time_elapsed; + uint8_t timer_id_lookup; + uint8_t next_id; + + if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) + { + /** + * No timer in the list + */ + PreviousRunningTimerID = CurrentRunningTimerID; + CurrentRunningTimerID = TimerID; + aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; + + SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE; + time_elapsed = 0; + } + else + { + time_elapsed = ReturnTimeElapsed(); + + /** + * update count of the timer to be linked + */ + aTimerContext[TimerID].CountLeft += time_elapsed; + time_left = aTimerContext[TimerID].CountLeft; + + /** + * Search for index where the new timer shall be linked + */ + if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left) + { + /** + * Search for the ID after the first one + */ + timer_id_lookup = CurrentRunningTimerID; + next_id = aTimerContext[timer_id_lookup].NextID; + while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left)) + { + timer_id_lookup = aTimerContext[timer_id_lookup].NextID; + next_id = aTimerContext[timer_id_lookup].NextID; + } + + /** + * Link after the ID + */ + LinkTimerAfter(TimerID, timer_id_lookup); + } + else + { + /** + * Link before the first ID + */ + LinkTimerBefore(TimerID, CurrentRunningTimerID); + PreviousRunningTimerID = CurrentRunningTimerID; + CurrentRunningTimerID = TimerID; + } + } + + return time_elapsed; +} + +/** + * @brief Remove a Timer from the list + * @param TimerID: The ID of the Timer + * @param RequestReadSSR: Request to read the SSR register or not + * @retval None + */ +static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR) +{ + uint8_t previous_id; + uint8_t next_id; + + if(TimerID == CurrentRunningTimerID) + { + PreviousRunningTimerID = CurrentRunningTimerID; + CurrentRunningTimerID = aTimerContext[TimerID].NextID; + } + else + { + previous_id = aTimerContext[TimerID].PreviousID; + next_id = aTimerContext[TimerID].NextID; + + aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID; + if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) + { + aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID; + } + } + + /** + * Timer is out of the list + */ + aTimerContext[TimerID].TimerIDStatus = TimerID_Created; + + if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested)) + { + SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE; + } + + return; +} + +/** + * @brief Return the number of ticks counted by the wakeuptimer since it has been started + * @note The API is reading the SSR register to get how many ticks have been counted + * since the time the timer has been started + * @param None + * @retval Time expired in Ticks + */ +static uint16_t ReturnTimeElapsed(void) +{ + uint32_t return_value; + uint32_t wrap_counter; + + if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE) + { + return_value = ReadRtcSsrValue(); /**< Read SSR register first */ + + if (SSRValueOnLastSetup >= return_value) + { + return_value = SSRValueOnLastSetup - return_value; + } + else + { + wrap_counter = SynchPrescalerUserConfig - return_value; + return_value = SSRValueOnLastSetup + wrap_counter; + } + + /** + * At this stage, ReturnValue holds the number of ticks counted by SSR + * Need to translate in number of ticks counted by the Wakeuptimer + */ + return_value = return_value*AsynchPrescalerUserConfig; + return_value = return_value >> WakeupTimerDivider; + } + else + { + return_value = 0; + } + + return (uint16_t)return_value; +} + +/** + * @brief Set the wakeup counter + * @note The API is writing the counter value so that the value is decreased by one to cope with the fact + * the interrupt is generated with 1 extra clock cycle (See RefManuel) + * It assumes all condition are met to be allowed to write the wakeup counter + * @param Value: Value to be written in the counter + * @retval None + */ +static void RestartWakeupCounter(uint16_t Value) +{ + /** + * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF + * FLAG when the new value will have to be written + * __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc); + */ + + if(Value == 0) + { + SSRValueOnLastSetup = ReadRtcSsrValue(); + + /** + * Simulate that the Timer expired + */ + HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); + } + else + { + if((Value > 1) ||(WakeupTimerDivider != 1)) + { + Value -= 1; + } + + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET); + + /** + * make sure to clear the flags after checking the WUTWF. + * It takes 2 RTCCLK between the time the WUTE bit is disabled and the + * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable + * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between + * due to the autoreload feature + */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF); /**< Clear flag in RTC module */ + __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**< Clear flag in EXTI module */ + HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Clear pending bit in NVIC */ + + MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value); + + /** + * Update the value here after the WUTWF polling that may take some time + */ + SSRValueOnLastSetup = ReadRtcSsrValue(); + + __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc); /**< Enable the Wakeup Timer */ + + HW_TS_RTC_CountUpdated_AppNot(); + } + + return ; +} + +/** + * @brief Reschedule the list of timer + * @note 1) Update the count left for each timer in the list + * 2) Setup the wakeuptimer + * @param None + * @retval None + */ +static void RescheduleTimerList(void) +{ + uint8_t localTimerID; + uint32_t timecountleft; + uint16_t wakeup_timer_value; + uint16_t time_elapsed; + + /** + * The wakeuptimer is disabled now to reduce the time to poll the WUTWF + * FLAG when the new value will have to be written + */ + if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET) + { + /** + * Wait for the flag to be back to 0 when the wakeup timer is enabled + */ + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET); + } + __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc); /**< Disable the Wakeup Timer */ + + localTimerID = CurrentRunningTimerID; + + /** + * Calculate what will be the value to write in the wakeuptimer + */ + timecountleft = aTimerContext[localTimerID].CountLeft; + + /** + * Read how much has been counted + */ + time_elapsed = ReturnTimeElapsed(); + + if(timecountleft < time_elapsed ) + { + /** + * There is no tick left to count + */ + wakeup_timer_value = 0; + WakeupTimerLimitation = WakeupTimerValue_LargeEnough; + } + else + { + if(timecountleft > (time_elapsed + MaxWakeupTimerSetup)) + { + /** + * The number of tick left is greater than the Wakeuptimer maximum value + */ + wakeup_timer_value = MaxWakeupTimerSetup; + + WakeupTimerLimitation = WakeupTimerValue_Overpassed; + } + else + { + wakeup_timer_value = timecountleft - time_elapsed; + WakeupTimerLimitation = WakeupTimerValue_LargeEnough; + } + + } + + /** + * update ticks left to be counted for each timer + */ + while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) + { + if (aTimerContext[localTimerID].CountLeft < time_elapsed) + { + aTimerContext[localTimerID].CountLeft = 0; + } + else + { + aTimerContext[localTimerID].CountLeft -= time_elapsed; + } + localTimerID = aTimerContext[localTimerID].NextID; + } + + /** + * Write next count + */ + RestartWakeupCounter(wakeup_timer_value); + + return ; +} + +/* Public functions ----------------------------------------------------------*/ + +/** + * For all public interface except that may need write access to the RTC, the RTC + * shall be unlock at the beginning and locked at the output + * In order to ease maintainability, the unlock is done at the top and the lock at then end + * in case some new implementation is coming in the future + */ + +void HW_TS_RTC_Wakeup_Handler(void) +{ + HW_TS_pTimerCb_t ptimer_callback; + uint32_t timer_process_id; + uint8_t local_current_running_timer_id; +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + uint32_t primask_bit; +#endif + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ +#endif + +/* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc ); + + /** + * Disable the Wakeup Timer + * This may speed up a bit the processing to wait the timer to be disabled + * The timer is still counting 2 RTCCLK + */ + __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc); + + local_current_running_timer_id = CurrentRunningTimerID; + + if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running) + { + ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack; + timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID; + + /** + * It should be good to check whether the TimeElapsed is greater or not than the tick left to be counted + * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick + * to be left whereas the count is over + * A more secure implementation has been done with a flag to state whereas the full count has been written + * in the wakeuptimer or not + */ + if(WakeupTimerLimitation != WakeupTimerValue_Overpassed) + { + if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated) + { + UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested); +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit); + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc ); + } + else + { +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + HW_TS_Stop(local_current_running_timer_id); + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc ); + } + + HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback); + } + else + { + RescheduleTimerList(); +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + } + } + else + { + /** + * We should never end up in this case + * However, if due to any bug in the timer server this is the case, the mistake may not impact the user. + * We could just clean the interrupt flag and get out from this unexpected interrupt + */ + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET); + + /** + * make sure to clear the flags after checking the WUTWF. + * It takes 2 RTCCLK between the time the WUTE bit is disabled and the + * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable + * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between + * due to the autoreload feature + */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF); /**< Clear flag in RTC module */ + __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**< Clear flag in EXTI module */ + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc ); + + return; +} + +void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc) +{ + uint8_t loop; + uint32_t localmaxwakeuptimersetup; + + /** + * Get RTC handler + */ + phrtc = hrtc; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc ); + + SET_BIT(RTC->CR, RTC_CR_BYPSHAD); + + /** + * Readout the user config + */ + WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL)))); + + AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1; + + SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1; + + /** + * Margin is taken to avoid wrong calculation when the wrap around is there and some + * application interrupts may have delayed the reading + */ + localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider); + + if(localmaxwakeuptimersetup >= 0xFFFF) + { + MaxWakeupTimerSetup = 0xFFFF; + } + else + { + MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup; + } + + /** + * Configure EXTI module + */ + LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT); + LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT); + + if(TimerInitMode == hw_ts_InitMode_Full) + { + WakeupTimerLimitation = WakeupTimerValue_LargeEnough; + SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE; + + /** + * Initialize the timer server + */ + for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++) + { + aTimerContext[loop].TimerIDStatus = TimerID_Free; + } + + CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; /**< Set ID to non valid value */ + + __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc); /**< Disable the Wakeup Timer */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF); /**< Clear flag in RTC module */ + __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**< Clear flag in EXTI module */ + HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Clear pending bit in NVIC */ + __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT); /**< Enable interrupt in RTC module */ + } + else + { + if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET) + { + /** + * Simulate that the Timer expired + */ + HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); + } + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc ); + + HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO); /**< Set NVIC priority */ + HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Enable NVIC */ + + return; +} + +HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler) +{ + HW_TS_ReturnStatus_t localreturnstatus; + uint8_t loop = 0; +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + uint32_t primask_bit; +#endif + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ +#endif + + while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free)) + { + loop++; + } + + if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) + { + aTimerContext[loop].TimerIDStatus = TimerID_Created; + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + + aTimerContext[loop].TimerProcessID = TimerProcessID; + aTimerContext[loop].TimerMode = TimerMode; + aTimerContext[loop].pTimerCallBack = pftimeout_handler; + *pTimerId = loop; + + localreturnstatus = hw_ts_Successful; + } + else + { +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + + localreturnstatus = hw_ts_Failed; + } + + return(localreturnstatus); +} + +void HW_TS_Delete(uint8_t timer_id) +{ + HW_TS_Stop(timer_id); + + aTimerContext[timer_id].TimerIDStatus = TimerID_Free; /**< release ID */ + + return; +} + +void HW_TS_Stop(uint8_t timer_id) +{ + uint8_t localcurrentrunningtimerid; + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + uint32_t primask_bit; +#endif + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ +#endif + + HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Disable NVIC */ + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc ); + + if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running) + { + UnlinkTimer(timer_id, SSR_Read_Requested); + localcurrentrunningtimerid = CurrentRunningTimerID; + + if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) + { + /** + * List is empty + */ + + /** + * Disable the timer + */ + if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET) + { + /** + * Wait for the flag to be back to 0 when the wakeup timer is enabled + */ + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET); + } + __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc); /**< Disable the Wakeup Timer */ + + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET); + + /** + * make sure to clear the flags after checking the WUTWF. + * It takes 2 RTCCLK between the time the WUTE bit is disabled and the + * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable + * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between + * due to the autoreload feature + */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF); /**< Clear flag in RTC module */ + __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**< Clear flag in EXTI module */ + HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Clear pending bit in NVIC */ + } + else if(PreviousRunningTimerID != localcurrentrunningtimerid) + { + RescheduleTimerList(); + } + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc ); + + HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Enable NVIC */ + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + + return; +} + +void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks) +{ + uint16_t time_elapsed; + uint8_t localcurrentrunningtimerid; + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + uint32_t primask_bit; +#endif + + if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running) + { + HW_TS_Stop( timer_id ); + } + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ +#endif + + HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Disable NVIC */ + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc ); + + aTimerContext[timer_id].TimerIDStatus = TimerID_Running; + + aTimerContext[timer_id].CountLeft = timeout_ticks; + aTimerContext[timer_id].CounterInit = timeout_ticks; + + time_elapsed = linkTimer(timer_id); + + localcurrentrunningtimerid = CurrentRunningTimerID; + + if(PreviousRunningTimerID != localcurrentrunningtimerid) + { + RescheduleTimerList(); + } + else + { + aTimerContext[timer_id].CountLeft -= time_elapsed; + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc ); + + HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Enable NVIC */ + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + + return; +} + +uint16_t HW_TS_RTC_ReadLeftTicksToCount(void) +{ + uint32_t primask_bit; + uint16_t return_value, auro_reload_value, elapsed_time_value; + + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + + if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET) + { + auro_reload_value = (uint32_t)(READ_BIT(RTC->WUTR, RTC_WUTR_WUT)); + + elapsed_time_value = ReturnTimeElapsed(); + + if(auro_reload_value > elapsed_time_value) + { + return_value = auro_reload_value - elapsed_time_value; + } + else + { + return_value = 0; + } + } + else + { + return_value = TIMER_LIST_EMPTY; + } + + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ + + return (return_value); +} + +__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack) +{ + pTimerCallBack(); + + return; +} + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Src/radio/gnss/gnss_scan.c b/smtc_tracker_app/Src/radio/gnss/gnss_scan.c new file mode 100644 index 0000000..465b2ca --- /dev/null +++ b/smtc_tracker_app/Src/radio/gnss/gnss_scan.c @@ -0,0 +1,301 @@ +/*! + * \file gnss_scan.c + * + * \brief GNSS scan implementation. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "gnss_scan.h" +#include "lr1110_tracker_board.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/*! + * \brief GNSS scan state machine timeout + */ +#define GNSS_SCAN_TIMEOUT ( 15000 ) + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief GNSS global parameters + */ +gnss_t gnss; + +/*! + * \brief GNSS scan type parameter + */ +static uint8_t scan_type = ASSISTED_MODE; + +/*! + * \brief GNSS scan timeout flag + */ +static bool gnss_scan_timeout = false; + +/*! + * \brief Timer to handle the scan timeout + */ +static timer_event_t gnss_scan_timeout_timer; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief configure by default the gnss scanner + * + * \param [in] context Radio abstraction + * + * \param [in] settings gnss settings to apply \ref gnss_settings_t + */ +static void gnss_scan_configure( const void* context, gnss_settings_t settings ); + +/*! + * \brief Function executed on gnss scan timeout event + * + * \param [in] context Radio abstraction + */ +static void on_gnss_scan_timeout_event( void* context ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void lr1110_modem_gnss_scan_done( uint8_t* buffer, uint16_t size ) +{ + memcpy( gnss.capture_result.result_buffer, buffer, size ); + gnss.capture_result.result_size = size; + + gnss.state = GNSS_GET_RESULTS; +} + +void gnss_scan_set_type( uint8_t type ) +{ + if( type == ASSISTED_MODE ) + { + scan_type = ASSISTED_MODE; + } + else + { + scan_type = AUTONOMOUS_MODE; + } +} + +void gnss_scan_set_antenna( antenna_t antenna ) +{ + if( antenna == GNSS_PATCH_ANTENNA ) + { + set_gnss_patch_antenna( ); + } + else + { + set_gnss_pcb_antenna( ); + } + + gnss.capture_result.antenna = antenna; +} + +void gnss_scan_init( const void* context, gnss_settings_t settings ) +{ + gnss.state = GNSS_START_SCAN; + gnss.capture_result.result_size = 0; + + timer_init( &gnss_scan_timeout_timer, on_gnss_scan_timeout_event ); + timer_set_value( &gnss_scan_timeout_timer, GNSS_SCAN_TIMEOUT ); + + gnss_scan_configure( context, settings ); +} + +gnss_scan_result_t gnss_scan_execute( const void* context ) +{ + bool gnss_scan_done = false; + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + uint8_t nb_detected_satellites = 0; + gnss_scan_result_t scan_result = GNSS_SCAN_SUCCESS; + + gnss_scan_timeout = false; + + timer_start( &gnss_scan_timeout_timer ); + + while( ( gnss_scan_done != true ) && ( gnss_scan_timeout != true ) ) + { + // Process Event + if( ( ( lr1110_t* ) context )->event.callback != NULL ) + { + lr1110_modem_event_process( context ); + } + + switch( gnss.state ) + { + case GNSS_START_SCAN: + + /* Switch on the LNA */ + lr1110_modem_board_lna_on( ); + + if( scan_type == AUTONOMOUS_MODE ) + { + modem_response_code = lr1110_modem_gnss_scan_autonomous_md( context, gnss.settings.input_paramaters, + gnss.settings.nb_sat ); + } + else + { + modem_response_code = lr1110_modem_gnss_scan_assisted_md( + context, gnss.settings.search_mode, gnss.settings.input_paramaters, gnss.settings.nb_sat ); + } + + // If response code different than RESPONSE_CODE_OK leave + if( modem_response_code == LR1110_MODEM_RESPONSE_CODE_NO_TIME ) + { + gnss_scan_done = true; + scan_result = GNSS_SCAN_NO_TIME; + } + else if( modem_response_code != LR1110_MODEM_RESPONSE_CODE_OK ) + { + gnss_scan_done = true; + scan_result = GNSS_SCAN_FAIL; + } + + gnss.state = GNSS_LOW_POWER; + break; + + case GNSS_GET_RESULTS: + + modem_response_code = lr1110_modem_gnss_get_nb_detected_satellites( context, &nb_detected_satellites ); + gnss.capture_result.nb_detected_satellites = nb_detected_satellites; + modem_response_code = lr1110_modem_gnss_get_detected_satellites( context, nb_detected_satellites, + gnss.capture_result.detected_satellites ); + + gnss.state = GNSS_TERMINATED; + + break; + + case GNSS_TERMINATED: + gnss.state = GNSS_START_SCAN; + gnss_scan_done = true; + break; + + case GNSS_LOW_POWER: + // The MCU wakes up through events + hal_mcu_low_power_handler( ); + break; + } + } + + /* Switch off the LNA */ + lr1110_modem_board_lna_off( ); + + timer_stop( &gnss_scan_timeout_timer ); + + if( gnss_scan_timeout == true ) + { + scan_result = GNSS_SCAN_FAIL; + } + + return scan_result; +} + +void gnss_scan_display_results( void ) +{ + uint8_t i = 0; + + /* Antenna */ + if( gnss.capture_result.antenna == GNSS_PATCH_ANTENNA ) + { + HAL_DBG_TRACE_MSG( "CAPTURE ON PATCH ANTENNA\r\n" ); + } + else + { + HAL_DBG_TRACE_MSG( "CAPTURE ON PCB ANTENNA\r\n" ); + } + + /* Satellites infos */ + + HAL_DBG_TRACE_PRINTF( "Nb Detected satellites : %d \r\n", gnss.capture_result.nb_detected_satellites ); + + HAL_DBG_TRACE_MSG( "Satellites infos : \r\n" ); + + for( i = 0; i < gnss.capture_result.nb_detected_satellites; i++ ) + { + HAL_DBG_TRACE_PRINTF( "ID = %d -- CN = %d \r\n", gnss.capture_result.detected_satellites[i].satellite_id, + gnss.capture_result.detected_satellites[i].cnr ); + } + + /* NAV Message */ + + HAL_DBG_TRACE_MSG( "NAV = " ); + + for( i = 0; i < gnss.capture_result.result_size; i++ ) + { + HAL_DBG_TRACE_PRINTF( "%02X", gnss.capture_result.result_buffer[i] ); + } + + HAL_DBG_TRACE_MSG( "\r\n\r\n" ); +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +static void on_gnss_scan_timeout_event( void* context ) { gnss_scan_timeout = true; } + +static void gnss_scan_configure( const void* context, gnss_settings_t settings ) +{ + gnss.settings.search_mode = settings.search_mode; + gnss.settings.input_paramaters = + LR1110_MODEM_GNSS_BIT_CHANGE_MASK | LR1110_MODEM_GNSS_DOPPLER_MASK | LR1110_MODEM_GNSS_PSEUDO_RANGE_MASK; + lr1110_modem_gnss_set_constellations_to_use( context, settings.constellation_to_use ); + gnss.settings.nb_sat = 0; + + gnss_scan_set_type( settings.scan_type ); +} + +/* --- EOF ------------------------------------------------------------------ */ + diff --git a/smtc_tracker_app/Src/radio/gnss/gnss_scan.h b/smtc_tracker_app/Src/radio/gnss/gnss_scan.h new file mode 100644 index 0000000..55672bf --- /dev/null +++ b/smtc_tracker_app/Src/radio/gnss/gnss_scan.h @@ -0,0 +1,194 @@ +/*! + * \file gnss_scan.h + * + * \brief GNSS scan definition + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __GNSS_SCAN_H__ +#define __GNSS_SCAN_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ +#include +#include "lr1110_modem_gnss.h" +#include "lr1110_modem_system.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ +#define GNSS_BUFFER_MAX_SIZE 255 + +#define GNSS_LEAP_SECONDS_OFFSET 18 +#define GNSS_EPOCH_SECONDS 315964800 // 6/01/1980 +#define SECS_PER_WEEK 604800 //(60L*60*24*7) + +#define ASSISTED_MODE 1 +#define AUTONOMOUS_MODE 2 + +#define GNSS_SCAN_NO_TIME 2 +#define GNSS_SCAN_SUCCESS 1 +#define GNSS_SCAN_FAIL 0 + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/*! + * \brief GNSS scan result type + */ +typedef uint8_t gnss_scan_result_t; + +/*! + * \brief GNSS state used in the state machine + */ +typedef enum +{ + GNSS_START_SCAN, + GNSS_GET_RESULTS, + GNSS_TERMINATED, + GNSS_LOW_POWER, +} gnss_state_t; + +/*! + * \brief GNSS Antenna type + */ +typedef enum +{ + GNSS_PATCH_ANTENNA = 1, + GNSS_PCB_ANTENNA, +} antenna_t; + +/*! + * \brief GNSS general settings + */ +typedef struct +{ + bool enabled; + uint8_t scan_type; + uint8_t inter_capture_delay_second; + lr1110_modem_gnss_search_mode_t search_mode; + uint8_t input_paramaters; + uint8_t constellation_to_use; + lr1110_modem_gnss_solver_assistance_position_t assistance_position; + uint8_t nb_sat; +} gnss_settings_t; + +/*! + * \brief GNSS scan results + */ +typedef struct +{ + bool double_scan_first_scan_done; + uint16_t result_size; + antenna_t antenna; + uint8_t result_buffer[GNSS_BUFFER_MAX_SIZE]; + uint8_t nb_detected_satellites; + lr1110_modem_gnss_detected_satellite_t detected_satellites[32]; +} gnss_scan_single_result_t; + +/*! + * \brief GNSS scan general handler + */ +typedef struct +{ + gnss_scan_single_result_t capture_result; + gnss_settings_t settings; + gnss_state_t state; +} gnss_t; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Function executed on GNSS Scan done event + * + * \param [in] buffer Buffer containing the NAV Message + * + * \param [in] size Size of the NAV message + */ +void lr1110_modem_gnss_scan_done( uint8_t* buffer, uint16_t size ); + +/*! + * \brief Display the last scan results + */ +void gnss_scan_display_results( void ); + +/*! + * \brief start the gnss capture state machine + * + * \param [in] context Radio abstraction + */ +gnss_scan_result_t gnss_scan_execute( const void* context ); + +/*! + * \brief init the gnss state machine + * + * \param [in] context Radio abstraction + * + * \param [in] settings GNSS settings to apply \ref gnss_settings_t + */ +void gnss_scan_init( const void* context, gnss_settings_t settings ); + +/*! + * \brief Choose scan mode between assisted and autonomous + * + * \param [in] type between + ASSISTED_MODE or AUTONOMOUS_MODE + */ +void gnss_scan_set_type( uint8_t type ); + +/*! + * \brief configure by default the gnss scanner + * + * \param [in] antenna selection between + * GNSS_PATCH_ANTENNA or GNSS_PCB_ANTENNA + */ +void gnss_scan_set_antenna( antenna_t antenna ); + +#ifdef __cplusplus +} +#endif + +#endif // __GNSS_SCAN_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110.c b/smtc_tracker_app/Src/radio/lr1110.c new file mode 100644 index 0000000..840c810 --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110.c @@ -0,0 +1,223 @@ +/*! + * \file lr1110.c + * + * \brief LR1110 top level implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "lr1110.h" +#include "lr1110_tracker_board.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief lr1110 modem event callback functions + */ +lr1110_modem_event_t* lr1110_modem_event; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Hardware INT IRQ callback initialization + */ +void radio_event_callback( void* obj ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void radio_event_init( lr1110_modem_event_t* event ) { lr1110_modem_event = event; } + +void lr1110_modem_event_process( const void* context ) +{ + if( lr1110_modem_board_read_event_line( context ) == 1 ) + { + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + lr1110_modem_event_fields_t event_fields; + + do + { + modem_response_code = lr1110_modem_get_event( context, &event_fields ); + + if( modem_response_code == LR1110_MODEM_RESPONSE_CODE_OK ) + { + switch( event_fields.event_type ) + { + case LR1110_MODEM_LORAWAN_EVENT_RESET: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->reset != NULL ) ) + { + lr1110_modem_event->reset( ( event_fields.buffer[0] << 8 ) + event_fields.buffer[1] ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_ALARM: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->alarm != NULL ) ) + { + lr1110_modem_event->alarm( ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_JOINED: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->joined != NULL ) ) + { + lr1110_modem_event->joined( ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_JOIN_FAIL: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->join_fail != NULL ) ) + { + lr1110_modem_event->join_fail( ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_TX_DONE: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->tx_done != NULL ) ) + { + lr1110_modem_event->tx_done( ( lr1110_modem_tx_done_event_t ) event_fields.buffer[0] ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_DOWN_DATA: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->down_data != NULL ) ) + { + int8_t rssi = ( ( int8_t ) event_fields.buffer[0] ) - 64; + int8_t snr = ( event_fields.buffer[1] << 2 ); + uint8_t flags = event_fields.buffer[2]; + uint8_t port = event_fields.buffer[3]; + uint8_t buffer_size = event_fields.buffer_len - 4; // remove rssi/snr/flags and port from buffer + + for( uint8_t i = 0; i < buffer_size; i++ ) + { + event_fields.buffer[i] = event_fields.buffer[i + 4]; + } + + lr1110_modem_event->down_data( rssi, snr, ( lr1110_modem_down_data_flag_t ) flags, port, event_fields.buffer, buffer_size ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_UPLOAD_DONE: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->upload_done != NULL ) ) + { + uint8_t session_id = ( event_fields.buffer[0] >> 4 ) & 0x03; + uint8_t session_counter = event_fields.buffer[0] & 0x0F; + + lr1110_modem_event->upload_done( session_id, session_counter ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_SET_CONF: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->set_conf != NULL ) ) + { + lr1110_modem_event->set_conf( event_fields.buffer[0] ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_MUTE: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->mute != NULL ) ) + { + lr1110_modem_event->mute( ( lr1110_modem_mute_t ) event_fields.buffer[0] ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_STREAM_DONE: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->stream_done != NULL ) ) + { + lr1110_modem_event->stream_done( ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_WIFI_SCAN_DONE: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->wifi_scan_done != NULL ) ) + { + lr1110_modem_event->wifi_scan_done( event_fields.buffer, event_fields.buffer_len ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_GNSS_SCAN_DONE: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->gnss_scan_done != NULL ) ) + { + lr1110_modem_event->gnss_scan_done( event_fields.buffer, event_fields.buffer_len ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_TIME_UPDATED_ALC_SYNC: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->time_updated_alc_sync != NULL ) ) + { + uint8_t sync_state = event_fields.buffer[0]; + lr1110_modem_event->time_updated_alc_sync( ( lr1110_modem_alc_sync_state_t ) sync_state ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_ADR_MOBILE_TO_STATIC: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->adr_mobile_to_static != NULL ) ) + { + lr1110_modem_event->adr_mobile_to_static( ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_NEW_LINK_ADR: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->new_link_adr != NULL ) ) + { + lr1110_modem_event->new_link_adr( ); + } + break; + case LR1110_MODEM_LORAWAN_EVENT_NO_EVENT: + if( ( lr1110_modem_event != NULL ) && ( lr1110_modem_event->no_event != NULL ) ) + { + lr1110_modem_event->no_event( ); + } + break; + default: + break; + } + } + } while( ( lr1110_modem_board_read_event_line( context ) == 1 ) && ( modem_response_code == LR1110_MODEM_RESPONSE_CODE_OK ) ); + } +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +void radio_event_callback( void* obj ) {} + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110.h b/smtc_tracker_app/Src/radio/lr1110.h new file mode 100644 index 0000000..caa2d41 --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110.h @@ -0,0 +1,236 @@ +/*! + * \file lr1110.h + * + * \brief LR1110 top level definition + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LR1110_H__ +#define __LR1110_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include "smtc_hal.h" +#include "lr1110_bootloader.h" +#include "lr1110_modem_common.h" +#include "lr1110_modem_hal.h" +#include "lr1110_hal.h" +#include "lr1110_modem_gnss.h" +#include "lr1110_modem_lorawan.h" +#include "lr1110_modem_system.h" +#include "lr1110_modem_wifi.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/*! + * \brief LR1110 modem callback functions + */ +typedef struct +{ + /*! + * \brief Reset callback prototype. + * + * \param [in] reset_count + */ + void ( *reset )( uint16_t reset_count ); + /*! + * \brief Alarm timer expired callback prototype. + */ + void ( *alarm )( void ); + /*! + * \brief Attemp to join network failed callback prototype. + */ + void ( *joined )( void ); + /*! + * \brief Joined callback prototype. + */ + void ( *join_fail )( void ); + /*! + * \brief Tx done callback prototype. + * + * \param [in] status + */ + void ( *tx_done )( lr1110_modem_tx_done_event_t status ); + /*! + * \brief Downlink data received callback prototype. + * + * \param [in] rssi rssi in signed value in dBm + 64 + * \param [in] snr snr signed value in 0.25 dB steps + * \param [in] flags rx flags \see down_data_flag_t + * \param [in] port LoRaWAN port + * \param [in] payload Received buffer pointer + * \param [in] size Received buffer size + */ + void ( *down_data )( int8_t rssi, int8_t snr, lr1110_modem_down_data_flag_t flags, uint8_t port, const uint8_t* payload, uint8_t size ); + /*! + * \brief File upload completed callback prototype. + * + * \param [in] session_id + * \param [in] session_counter + */ + void ( *upload_done )( uint8_t session_id, uint8_t session_counter ); + /*! + * \brief Set conf changed by DM callback prototype. + * + * \param [in] info_tag + */ + void ( *set_conf )( uint8_t info_tag ); + /*! + * \brief Mute callback prototype. + * + * \param [in] mute + */ + void ( *mute )( lr1110_modem_mute_t mute ); + /*! + * \brief Data stream fragments sent callback prototype. + */ + void ( *stream_done )( void ); + /*! + * \brief Gnss Done Done callback prototype. + * + * \param [in] nav_message + * + * \param [in] size + */ + void ( *gnss_scan_done )( uint8_t* nav_message, uint16_t size ); + /*! + * \brief Gnss Done Done callback prototype. + * + * \param [in] scan buffer containing the raw data coming from the scan + * + * \param [in] size of the raw buffer + */ + void ( *wifi_scan_done )( uint8_t* scan, uint16_t size ); + /*! + * \brief Time Updated by application layer clock synchronization callback prototype. + * + * \param [in] alc_sync_state \ref lr1110_modem_alc_sync_state_t + */ + void ( *time_updated_alc_sync )( lr1110_modem_alc_sync_state_t alc_sync_state ); + /*! + * \brief Automatic switch from mobile to static ADR when connection timeout occurs callback prototype. + */ + void ( *adr_mobile_to_static )( void ); + /*! + * \brief New link ADR request callback prototype. + */ + void ( *new_link_adr )( void ); + /*! + * \brief No event exists callback prototype. + */ + void ( *no_event )( void ); +} lr1110_modem_event_t; + +/*! + * \brief Radio operating modes + */ +typedef enum lr1110_hal_operating_mode_e +{ + LR1110_HAL_OP_MODE_SLEEP = 0x00, //! The radio is in sleep mode + LR1110_HAL_OP_MODE_STDBY_RC, //! The radio is in standby mode with RC oscillator + LR1110_HAL_OP_MODE_STDBY_XOSC, //! The radio is in standby mode with XOSC oscillator + LR1110_HAL_OP_MODE_FS, //! The radio is in frequency synthesis mode + LR1110_HAL_OP_MODE_TX, //! The radio is in transmit mode + LR1110_HAL_OP_MODE_RX, //! The radio is in receive single mode + LR1110_HAL_OP_MODE_RX_C, //! The radio is in receive continuous mode + LR1110_HAL_OP_MODE_RX_DC, //! The radio is in receive duty cycle mode + LR1110_HAL_OP_MODE_CAD //! The radio is in channel activity detection mode +} lr1110_hal_operating_mode_t; + +/*! + * Radio hardware and global parameters + */ +typedef struct lr1110_s +{ + hal_gpio_t reset; + hal_gpio_t busy; + hal_gpio_irq_t event; + hal_gpio_t nss; + hal_spi_t spi; + uint32_t spi_id; + lr1110_hal_operating_mode_t op_mode; +} lr1110_t; + +/*! + * Hardware IO IRQ callback function definition + */ +typedef void ( *lr1110_dio_irq_handler )( void* context ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Init the LR1110 modem event callbacks + * + * \param [in] event lr1110 modem event callback \ref lr1110_modem_event_t + */ +void radio_event_init( lr1110_modem_event_t* event ); + +/*! + * \brief Callback when event occurs + */ +void radio_event_callback( void* obj ); + +/*! + * \brief Process the analysis of radio event and calls callback functions + * depending on event + * + * \param [in] context Radio abstraction + * + */ +void lr1110_modem_event_process( const void* context ); + +#ifdef __cplusplus +} +#endif + +#endif // __LR1110_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/CHANGELOG.md b/smtc_tracker_app/Src/radio/lr1110_modem/CHANGELOG.md new file mode 100644 index 0000000..1895a71 --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/CHANGELOG.md @@ -0,0 +1,5 @@ +# LR1110 Modem Driver Changelog + +## [v1.0.0] 2020-10-19 + +Initial release \ No newline at end of file diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/LICENSE b/smtc_tracker_app/Src/radio/lr1110_modem/LICENSE new file mode 100644 index 0000000..02bc1c7 --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/LICENSE @@ -0,0 +1,24 @@ +Revised BSD License +Copyright Semtech Corporation 2020. All rights reserved. + +Redistribution and use in source and binary forms, with or without +modification, are permitted provided that the following conditions are met: + * Redistributions of source code must retain the above copyright + notice, this list of conditions and the following disclaimer. + * Redistributions in binary form must reproduce the above copyright + notice, this list of conditions and the following disclaimer in the + documentation and/or other materials provided with the distribution. + * Neither the name of the Semtech corporation nor the + names of its contributors may be used to endorse or promote products + derived from this software without specific prior written permission. + +THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" +AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE +IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE +ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY +DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES +(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; +LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND +ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT +(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS +SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. \ No newline at end of file diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/README.md b/smtc_tracker_app/Src/radio/lr1110_modem/README.md new file mode 100644 index 0000000..075932e --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/README.md @@ -0,0 +1,59 @@ +# lr1110_modem_sw_library + +This project proposes an implementation in C of the drivers for LR1110 modem: + +LoRaWAN communication +Wi-Fi Sniff +GNSS Sniff + +It does not involve any state machine or high level API. + +# LR1110_modem_driver project + +This package proposes an implementation in C of the driver for **LR1110** modem radio component. + +## Components + +The driver is splitted in several components: + +- Bootloader +- System configuration & Register / memory access +- LoRaWAN +- Wi-Fi Passive Scanning +- GNSS Scan Scanning + +### Bootloader + +This component is used to update the firmware. + +### System configuration & Register / memory access + +This component is used to interact with system-wide parameters like clock sources, integrated RF switches, etc and read / write data from registers or internal memory. + +### LoRaWAN + +This component is used to send / receive data through LoRaWAN. + +### Wi-Fi Passive Scanning + +This component is used to configure and initiate the passive scanning of the Wi-Fi signals that can be shared to request a geolocation. + +### GNSS Scanning + +This component is used to configure and initiate the acquisition of GNSS signals that can be shared to request a geolocation. + +## HAL + +The HAL (Hardware Abstraction Layer) is a collection of functions that the user shall implement to write platform-dependant calls to the host. The list of functions is the following: + +- lr1110_hal_reset +- lr1110_hal_wakeup +- lr1110_hal_write +- lr1110_hal_read +- lr1110_hal_write_read + +- lr1110_modem_hal_reset +- lr1110_modem_hal_wakeup +- lr1110_modem_hal_write +- lr1110_modem_hal_read +- lr1110_modem_hal_write_read diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_bootloader.c b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_bootloader.c new file mode 100644 index 0000000..14360fd --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_bootloader.c @@ -0,0 +1,334 @@ +/*! + * \file lr1110_bootloader.c + * + * \brief Bootloader driver implementation for LR1110 + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "lr1110_bootloader.h" +#include "lr1110_hal.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +#define LR1110_FLASH_DATA_UINT32_MAX ( 64 ) +#define LR1110_FLASH_DATA_UINT8_MAX ( LR1110_FLASH_DATA_UINT32_MAX * 4 ) + +#define LR1110_BL_CMD_NO_PARAM_LENGTH 2 +#define LR1110_BL_VERSION_CMD_LENGTH LR1110_BL_CMD_NO_PARAM_LENGTH +#define LR1110_BL_ERASE_FLASH_CMD_LENGTH LR1110_BL_CMD_NO_PARAM_LENGTH +#define LR1110_BL_ERASE_PAGE_CMD_LENGTH ( LR1110_BL_CMD_NO_PARAM_LENGTH + 1 ) +#define LR1110_BL_WRITE_FLASH_CMD_LENGTH ( LR1110_BL_CMD_NO_PARAM_LENGTH + 4 ) +#define LR1110_BL_WRITE_FLASH_ENCRYPTED_CMD_LENGTH ( LR1110_BL_CMD_NO_PARAM_LENGTH + 4 ) +#define LR1110_BL_GET_HASH_CMD_LENGTH ( LR1110_BL_CMD_NO_PARAM_LENGTH ) +#define LR1110_BL_REBOOT_CMD_LENGTH ( LR1110_BL_CMD_NO_PARAM_LENGTH + 1 ) +#define LR1110_BL_GET_PIN_CMD_LENGTH ( LR1110_BL_CMD_NO_PARAM_LENGTH ) +#define LR1110_BL_GET_CHIP_EUI_CMD_LENGTH ( LR1110_BL_CMD_NO_PARAM_LENGTH ) + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +enum +{ + LR1110_BL_GET_STATUS_OC = 0x0100, + LR1110_BL_GET_VERSION_OC = 0x0101, + LR1110_BL_ERASE_FLASH_OC = 0x8000, + LR1110_BL_ERASE_PAGE_OC = 0x8001, + LR1110_BL_WRITE_FLASH_OC = 0x8002, + LR1110_BL_WRITE_FLASH_ENCRYPTED_OC = 0x8003, + LR1110_BL_GET_HASH_OC = 0x8004, + LR1110_BL_REBOOT_OC = 0x8005, + LR1110_BL_GET_PIN_OC = 0x800B, + LR1110_BL_GET_CHIP_EUI_OC = 0x800C, +}; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +uint32_t min( uint32_t a, uint32_t b ) +{ + uint32_t min = a; + + if( a > b ) + { + min = b; + } + + return min; +} + +/*! + * \brief Helper function to fill cbuffer with opcode and offset + * + * Typically used in write flash functions. + * + * \warning It is up to the caller to ensure the size of cbuffer is big enough to contain all information! + */ +static void lr1110_bootloader_fill_cbuffer_opcode_offset_flash( uint8_t* cbuffer, uint16_t opcode, uint32_t offset ); + +/*! + * \brief Helper function to fill cdata with data + * + * Typically used in write flash functions. + * + * \warning It is up to the caller to ensure the size of cdata is big enough to contain all data! + */ +static void lr1110_bootloader_fill_cdata_flash( uint8_t* cdata, const uint32_t* data, uint8_t data_length ); + +/*! + * \brief Helper function to fill cbuffer and cdata with information to write flash + * + * Typically used in write flash functions. Internally calls lr1110_bootloader_fill_cbuffer_opcode_offset_flash and + * lr1110_bootloader_fill_cdata_flash. + * + * \warning It is up to the caller to ensure the sizes of cbuffer and cdata are big enough to contain their respective + * information! + */ +static void lr1110_bootloader_fill_cbuffer_cdata_flash( uint8_t* cbuffer, uint8_t* cdata, uint16_t opcode, + uint32_t offset, const uint32_t* data, uint8_t data_length ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +lr1110_status_t lr1110_bootloader_get_version( const void* context, lr1110_bootloader_version_t* version ) +{ + uint8_t cbuffer[LR1110_BL_VERSION_CMD_LENGTH]; + uint8_t rbuffer[LR1110_BL_VERSION_LENGTH] = { 0x00 }; + lr1110_status_t status = LR1110_STATUS_ERROR; + + cbuffer[0] = ( uint8_t )( LR1110_BL_GET_VERSION_OC >> 8 ); + cbuffer[1] = ( uint8_t )( LR1110_BL_GET_VERSION_OC >> 0 ); + + status = ( lr1110_status_t ) lr1110_hal_read( context, cbuffer, LR1110_BL_VERSION_CMD_LENGTH, rbuffer, + LR1110_BL_VERSION_LENGTH ); + + if( status == LR1110_STATUS_OK ) + { + version->hw = rbuffer[0]; + version->type = rbuffer[1]; + version->fw = ( ( uint16_t ) rbuffer[2] << 8 ) + ( uint16_t ) rbuffer[3]; + } + + return status; +} + +lr1110_status_t lr1110_bootloader_erase_flash( const void* context ) +{ + uint8_t cbuffer[LR1110_BL_ERASE_FLASH_CMD_LENGTH]; + + cbuffer[0] = ( uint8_t )( LR1110_BL_ERASE_FLASH_OC >> 8 ); + cbuffer[1] = ( uint8_t )( LR1110_BL_ERASE_FLASH_OC >> 0 ); + + return ( lr1110_status_t ) lr1110_hal_write( context, cbuffer, LR1110_BL_ERASE_FLASH_CMD_LENGTH, 0, 0 ); +} + +lr1110_status_t lr1110_bootloader_erase_page( const void* context, const uint8_t page_number ) +{ + uint8_t cbuffer[LR1110_BL_ERASE_PAGE_CMD_LENGTH]; + + cbuffer[0] = ( uint8_t )( LR1110_BL_ERASE_PAGE_OC >> 8 ); + cbuffer[1] = ( uint8_t )( LR1110_BL_ERASE_PAGE_OC >> 0 ); + + cbuffer[2] = page_number; + + return ( lr1110_status_t ) lr1110_hal_write( context, cbuffer, LR1110_BL_ERASE_PAGE_CMD_LENGTH, 0, 0 ); +} + +lr1110_status_t lr1110_bootloader_write_flash( const void* context, const uint32_t offset, const uint32_t* data, + uint8_t length ) +{ + uint8_t cbuffer[LR1110_BL_WRITE_FLASH_CMD_LENGTH]; + uint8_t cdata[256]; + + lr1110_bootloader_fill_cbuffer_cdata_flash( cbuffer, cdata, LR1110_BL_WRITE_FLASH_OC, offset, data, length ); + + return ( lr1110_status_t ) lr1110_hal_write( context, cbuffer, LR1110_BL_WRITE_FLASH_CMD_LENGTH, cdata, + length * sizeof( uint32_t ) ); +} + +lr1110_status_t lr1110_bootloader_write_flash_full( const void* context, const uint32_t offset, const uint32_t* buffer, + const uint32_t length ) +{ + lr1110_status_t status = LR1110_STATUS_OK; + uint32_t remaining_length = length; + uint32_t local_offset = offset; + uint32_t loop = 0; + + while( ( remaining_length != 0 ) && ( status == LR1110_STATUS_OK ) ) + { + status = ( lr1110_status_t ) lr1110_bootloader_write_flash( context, local_offset, buffer + loop * 64, + min( remaining_length, 64 ) ); + + local_offset += LR1110_FLASH_DATA_UINT8_MAX; + remaining_length = ( remaining_length < 64 ) ? 0 : ( remaining_length - 64 ); + + loop++; + } + + return status; +} + +lr1110_status_t lr1110_bootloader_write_flash_encrypted( const void* context, const uint32_t offset, + const uint32_t* data, uint8_t length ) +{ + uint8_t cbuffer[LR1110_BL_WRITE_FLASH_ENCRYPTED_CMD_LENGTH]; + uint8_t cdata[256]; + + lr1110_bootloader_fill_cbuffer_cdata_flash( cbuffer, cdata, LR1110_BL_WRITE_FLASH_ENCRYPTED_OC, offset, data, + length ); + + return ( lr1110_status_t ) lr1110_hal_write( context, cbuffer, LR1110_BL_WRITE_FLASH_ENCRYPTED_CMD_LENGTH, cdata, + length * sizeof( uint32_t ) ); +} + +lr1110_status_t lr1110_bootloader_write_flash_encrypted_full( const void* context, const uint32_t offset, + const uint32_t* buffer, const uint32_t length ) +{ + lr1110_status_t status = LR1110_STATUS_OK; + uint32_t remaining_length = length; + uint32_t local_offset = offset; + uint32_t loop = 0; + + while( ( remaining_length != 0 ) && ( status == LR1110_STATUS_OK ) ) + { + status = ( lr1110_status_t ) lr1110_bootloader_write_flash_encrypted( context, local_offset, buffer + loop * 64, + min( remaining_length, 64 ) ); + + local_offset += LR1110_FLASH_DATA_UINT8_MAX; + remaining_length = ( remaining_length < 64 ) ? 0 : ( remaining_length - 64 ); + + loop++; + } + + return status; +} + +lr1110_status_t lr1110_bootloader_get_hash( const void* context, lr1110_bootloader_hash_t hash ) +{ + uint8_t cbuffer[LR1110_BL_GET_HASH_CMD_LENGTH]; + + cbuffer[0] = ( uint8_t )( LR1110_BL_GET_HASH_OC >> 8 ); + cbuffer[1] = ( uint8_t )( LR1110_BL_GET_HASH_OC >> 0 ); + + return ( lr1110_status_t ) lr1110_hal_read( context, cbuffer, LR1110_BL_GET_HASH_CMD_LENGTH, hash, + LR1110_BL_HASH_LENGTH ); +} + +lr1110_status_t lr1110_bootloader_reboot( const void* context, const bool stay_in_bootloader ) +{ + uint8_t cbuffer[LR1110_BL_REBOOT_CMD_LENGTH]; + + cbuffer[0] = ( uint8_t )( LR1110_BL_REBOOT_OC >> 8 ); + cbuffer[1] = ( uint8_t )( LR1110_BL_REBOOT_OC >> 0 ); + + cbuffer[2] = ( stay_in_bootloader == true ) ? 0x03 : 0x00; + + return ( lr1110_status_t ) lr1110_hal_write( context, cbuffer, LR1110_BL_REBOOT_CMD_LENGTH, 0, 0 ); +} + +lr1110_status_t lr1110_bootloader_read_pin( const void* context, lr1110_bootloader_pin_t pin ) +{ + uint8_t cbuffer[LR1110_BL_GET_PIN_CMD_LENGTH]; + + cbuffer[0] = ( uint8_t )( LR1110_BL_GET_PIN_OC >> 8 ); + cbuffer[1] = ( uint8_t )( LR1110_BL_GET_PIN_OC >> 0 ); + + return ( lr1110_status_t ) lr1110_hal_read( context, cbuffer, LR1110_BL_GET_PIN_CMD_LENGTH, pin, + LR1110_BL_PIN_LENGTH ); +} + +lr1110_status_t lr1110_bootloader_read_chip_eui( const void* context, lr1110_bootloader_chip_eui_t chip_eui ) +{ + uint8_t cbuffer[LR1110_BL_GET_CHIP_EUI_CMD_LENGTH]; + + cbuffer[0] = ( uint8_t )( LR1110_BL_GET_CHIP_EUI_OC >> 8 ); + cbuffer[1] = ( uint8_t )( LR1110_BL_GET_CHIP_EUI_OC >> 0 ); + + return ( lr1110_status_t ) lr1110_hal_read( context, cbuffer, LR1110_BL_GET_CHIP_EUI_CMD_LENGTH, chip_eui, + LR1110_BL_CHIP_EUI_LENGTH ); +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +void lr1110_bootloader_fill_cbuffer_opcode_offset_flash( uint8_t* cbuffer, uint16_t opcode, uint32_t offset ) +{ + cbuffer[0] = ( uint8_t )( opcode >> 8 ); + cbuffer[1] = ( uint8_t )( opcode >> 0 ); + + cbuffer[2] = ( uint8_t )( offset >> 24 ); + cbuffer[3] = ( uint8_t )( offset >> 16 ); + cbuffer[4] = ( uint8_t )( offset >> 8 ); + cbuffer[5] = ( uint8_t )( offset >> 0 ); +} + +void lr1110_bootloader_fill_cdata_flash( uint8_t* cdata, const uint32_t* data, uint8_t data_length ) +{ + for( uint8_t index = 0; index < data_length; index++ ) + { + uint8_t* cdata_local = &cdata[index * sizeof( uint32_t )]; + + cdata_local[0] = ( uint8_t )( data[index] >> 24 ); + cdata_local[1] = ( uint8_t )( data[index] >> 16 ); + cdata_local[2] = ( uint8_t )( data[index] >> 8 ); + cdata_local[3] = ( uint8_t )( data[index] >> 0 ); + } +} + +void lr1110_bootloader_fill_cbuffer_cdata_flash( uint8_t* cbuffer, uint8_t* cdata, uint16_t opcode, uint32_t offset, + const uint32_t* data, uint8_t data_length ) +{ + lr1110_bootloader_fill_cbuffer_opcode_offset_flash( cbuffer, opcode, offset ); + lr1110_bootloader_fill_cdata_flash( cdata, data, data_length ); +} + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_bootloader.h b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_bootloader.h new file mode 100644 index 0000000..38ccd81 --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_bootloader.h @@ -0,0 +1,238 @@ +/*! + * \file lr1110_bootloader.h + * + * \brief Bootloader driver definition for LR1110 + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LR1110_BOOTLOADER_H__ +#define __LR1110_BOOTLOADER_H__ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "lr1110_bootloader_types.h" +#include "lr1110_types.h" + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Return the version of the system (hardware and software) + * + * \param [in] context Chip implementation context + * + * \param [out] version Pointer to the structure holding the system version + * + * \returns Operation status + */ +lr1110_status_t lr1110_bootloader_get_version( const void* context, lr1110_bootloader_version_t* version ); + +/*! + * \brief Erase the whole flash memory of the chip + * + * This function shall be called before any attempt to write a new firmware in flash memory + * + * \param [in] context Chip implementation context + * + * \returns Operation status + */ +lr1110_status_t lr1110_bootloader_erase_flash( const void* context ); + +/*! + * \brief Erase the specified page in the flash memory + * + * \param [in] context Chip implementation context + * + * \param [in] page_number The index of the page to erase + * + * \returns Operation status + */ +lr1110_status_t lr1110_bootloader_erase_page( const void* context, const uint8_t page_number ); + +/*! + * \brief Write data in program flash memory of the chip + * + * This function shall be used when updating the flash content of the LR1110. + * The flash payload to transfer shall be represented as an array of words (ie 4 bytes values). + * + * \param [in] context Chip implementation context + * + * \param [in] offset The offset from start register of flash + * + * \param [in] buffer A pointer to the buffer holding the content of flash to transfert. Its size in words must be at + * least length + * + * \param [in] length Number of words (i.e. 4 bytes) in the buffer to transfer + * + * \returns Operation status + */ +lr1110_status_t lr1110_bootloader_write_flash( const void* context, const uint32_t offset, const uint32_t* buffer, + const uint8_t length ); + +/*! + * \brief Write data in program flash memory of the chip + * + * This function shall be used when updating the flash content of the LR1110. + * The flash payload to transfer shall be represented as an array of words (i.e. 4 bytes values). + * + * \param [in] context Chip implementation context + * + * \param [in] offset The offset from start register of flash + * + * \param [in] buffer A pointer to the buffer holding the content of flash to transfert. Its size in words must be at + * least length + * + * \param [in] length Number of words (i.e. 4 bytes) in the buffer to transfer + * + * \returns Operation status + */ +lr1110_status_t lr1110_bootloader_write_flash_full( const void* context, const uint32_t offset, const uint32_t* buffer, + const uint32_t length ); + +/*! + * \brief Write encrypted data in program flash memory of the chip + * + * This function shall be used when updating the encrypted flash content of the LR1110. + * The encrypted flash payload to transfer shall be represented as an array of words (i.e. 4 bytes values). + * + * \param [in] context Chip implementation context + * + * \param [in] offset The offset from start register of flash + * + * \param [in] buffer A pointer to the buffer holding the encrypted content of + * flash to transfert. Its size in words must be at least length + * + * \param [in] length Number of words (i.e. 4 bytes) in the buffer to transfer + * + * \returns Operation status + */ +lr1110_status_t lr1110_bootloader_write_flash_encrypted( const void* context, const uint32_t offset, + const uint32_t* buffer, const uint8_t length ); + +/*! + * \brief Write encrypted data in program flash memory of the chip + * + * This function shall be used when updating the encrypted flash content of the LR1110. + * The encrypted flash payload to transfer shall be represented as an array of words (ie 4 * bytes values). + * + * \param [in] context Chip implementation context + * + * \param [in] offset The offset from start register of flash + * + * \param [in] buffer A pointer to the buffer holding the encrypted content of + * flash to transfert. Its size in words must be at least length + * + * \param [in] length Number of words (i.e. 4 bytes) in the buffer to transfer + * + * \returns Operation status + */ +lr1110_status_t lr1110_bootloader_write_flash_encrypted_full( const void* context, const uint32_t offset, + const uint32_t* buffer, const uint32_t length ); + +/*! + * \brief Get calculated hash of flash content. + * + * This method should be used to get the hash of flash content. + * + * \param [in] context Chip implementation context + * + * \param [out] hash Pointer to the hash array to be populated with hash value + * + * \returns Operation status + */ +lr1110_status_t lr1110_bootloader_get_hash( const void* context, lr1110_bootloader_hash_t hash ); + +/*! + * \brief Software reset of the chip. + * + * This method should be used to reboot the chip in a specified mode. + * Rebooting in flash mode presumes that the content in flash memory is not corrupted (i.e. the integrity check + * performed by the bootloader before executing the first instruction in flash is OK). + * + * \param [in] context Chip implementation context + * + * \param [in] stay_in_bootloader Selector to stay in bootloader or execute flash code after reboot. If true, the + * bootloader will not execute the flash code but activate SPI interface to allow firmware upgrade + * + * \returns Operation status + */ +lr1110_status_t lr1110_bootloader_reboot( const void* context, const bool stay_in_bootloader ); + +/*! + * \brief Returns the 4-byte PIN which can be used to register a device on cloud + * services. + * + * \param [in] context Chip implementation context + * + * \param [out] pin Pointer to the array to be populated with the PIN + * + * \returns Operation status + */ +lr1110_status_t lr1110_bootloader_read_pin( const void* context, lr1110_bootloader_pin_t pin ); + +/*! + * \brief Returns the 8-byte the factory UUID. + * + * \param [in] context Chip implementation context + * + * \param [out] chip_eui Pointer to the array to be populated with the chip eui + * + * \returns Operation status + */ +lr1110_status_t lr1110_bootloader_read_chip_eui( const void* context, lr1110_bootloader_chip_eui_t chip_eui ); + +#ifdef __cplusplus +} +#endif + +#endif // __LR1110_BOOTLOADER_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_bootloader_types.h b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_bootloader_types.h new file mode 100644 index 0000000..33a4ec2 --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_bootloader_types.h @@ -0,0 +1,107 @@ +/*! + * \file lr1110_bootloader_types.h + * + * \brief Bootloader driver types for LR1110 + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LR1110_BOOTLOADER_TYPES_H__ +#define __LR1110_BOOTLOADER_TYPES_H__ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/*! + * \brief Length in byte of the LR1110 version blob + */ +#define LR1110_BL_VERSION_LENGTH ( 4 ) + +/*! + * \brief Length in bytes of a hash value + */ +#define LR1110_BL_HASH_LENGTH 0x10 + +/*! + * \brief Length in bytes of a PIN + */ +#define LR1110_BL_PIN_LENGTH 0x04 + +/*! + * \brief Length in bytes of a chip eui + */ +#define LR1110_BL_CHIP_EUI_LENGTH 0x08 + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +typedef uint8_t lr1110_bootloader_hash_t[LR1110_BL_HASH_LENGTH]; +typedef uint8_t lr1110_bootloader_pin_t[LR1110_BL_PIN_LENGTH]; +typedef uint8_t lr1110_bootloader_chip_eui_t[LR1110_BL_CHIP_EUI_LENGTH]; + +/*! + * \brief LR1110 modem bootloader version structure + */ +typedef struct lr1110_bootloader_version_s +{ + uint8_t hw; + uint8_t type; + uint16_t fw; +} lr1110_bootloader_version_t; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +#ifdef __cplusplus +} +#endif + +#endif // __LR1110_BOOTLOADER_TYPES_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_hal.h b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_hal.h new file mode 100644 index 0000000..081e10c --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_hal.h @@ -0,0 +1,138 @@ +/*! + * \file lr1110_hal.h + * + * \brief Hardware Abstraction Layer (HAL) interface for LR1110 + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LR1110_HAL_H__ +#define __LR1110_HAL_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +typedef enum lr1110_hal_status_e +{ + LR1110_HAL_STATUS_OK = 0, + LR1110_HAL_STATUS_ERROR = 3, +} lr1110_hal_status_t; + +/* + * ============================================================================ + * API definitions to be implemented by the user + * ============================================================================ + */ + +/*! + * Radio data transfer - write + * + * \remark Must be implemented by the upper layer + * + * \param [in] context Radio implementation parameters + * \param [in] command Pointer to the buffer to be transmitted + * \param [in] command_length Buffer size to be transmitted + * \param [in] data Pointer to the buffer to be transmitted + * \param [in] data_length Buffer size to be transmitted + * + * \retval status Operation status + */ +lr1110_hal_status_t lr1110_hal_write( const void* context, const uint8_t* command, const uint16_t command_length, + const uint8_t* data, const uint16_t data_length ); + +/*! + * Radio data transfer - read + * + * \remark Must be implemented by the upper layer + * + * \param [in] context Radio implementation parameters + * \param [in] command Pointer to the buffer to be transmitted + * \param [in] command_length Buffer size to be transmitted + * \param [out] data Pointer to the buffer to be received + * \param [in] data_length Buffer size to be received + * + * \retval status Operation status + */ +lr1110_hal_status_t lr1110_hal_read( const void* context, const uint8_t* command, const uint16_t command_length, + uint8_t* data, const uint16_t data_length ); + +/*! + * \brief Radio data transfer - write & read in single operation + * + * \remark Must be implemented by the upper layer + * \remark Only required by lr1110_system_get_status command + * + * \param [in] context Radio implementation parameters + * \param [in] command Pointer to the buffer to be transmitted + * \param [out] data Pointer to the buffer to be received + * \param [in] data_length Buffer size to be received + * + * \retval status Operation status + */ +lr1110_hal_status_t lr1110_hal_write_read( const void* context, const uint8_t* command, uint8_t* data, + const uint16_t data_length ); + +/*! + * Reset the radio + * + * \remark Must be implemented by the upper layer + * + * \param [in] context Radio implementation parameters + * + * \retval status Operation status + */ +lr1110_hal_status_t lr1110_hal_reset( const void* context ); + +/*! + * Wake the radio up. + * + * \remark Must be implemented by the upper layer + * + * \param [in] context Radio implementation parameters + + * \retval status Operation status + */ +lr1110_hal_status_t lr1110_hal_wakeup( const void* context ); + +#ifdef __cplusplus +} +#endif + +#endif // __LR1110_HAL_H__ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_common.h b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_common.h new file mode 100644 index 0000000..4e0df9d --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_common.h @@ -0,0 +1,132 @@ +/*! + * \file lr1110_modem_common.h + * + * \brief modem driver common definition for LR1110 + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LR1110_MODEM_COMMON_H__ +#define __LR1110_MODEM_COMMON_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +#define LR1110_MODEM_EVENT_RESET_COUNT_DATA_LENGTH ( 2 ) +#define LR1110_MODEM_EVENT_TX_DONE_STATUS_DATA_LENGTH ( 2 ) +#define LR1110_MODEM_EVENT_DOWN_DATA_DATA_LENGTH ( 2 ) +#define LR1110_MODEM_EVENT_UPLOAD_DONE_DATA_LENGTH ( 2 ) +#define LR1110_MODEM_EVENT_SET_CONF_DATA_LENGTH ( 2 ) +#define LR1110_MODEM_EVENT_LINK_STATUS_DATA_LENGTH ( 2 ) + +#define LR1110_MODEM_EVENT_MAX_LENGTH_BUFFER ( 1024 ) + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +typedef enum +{ + LR1110_MODEM_GROUP_ID_SYSTEM = 0x01, + LR1110_MODEM_GROUP_ID_WIFI = 0x03, + LR1110_MODEM_GROUP_ID_GNSS = 0x04, + LR1110_MODEM_GROUP_ID_CRYPTO = 0x05, + LR1110_MODEM_GROUP_ID_MODEM = 0x06, +} lr1110_modem_api_group_id_t; + +typedef enum +{ + LR1110_MODEM_RESPONSE_CODE_OK = 0x00, + LR1110_MODEM_RESPONSE_CODE_UNKOWN = 0x01, + LR1110_MODEM_RESPONSE_CODE_NOT_IMPLEMENTED = 0x02, + LR1110_MODEM_RESPONSE_CODE_NOT_INITIALIZED = 0x03, + LR1110_MODEM_RESPONSE_CODE_INVALID = 0x04, + LR1110_MODEM_RESPONSE_CODE_BUSY = 0x05, + LR1110_MODEM_RESPONSE_CODE_FAIL = 0x06, + LR1110_MODEM_RESPONSE_CODE_BAD_FORMAT = 0x07, + LR1110_MODEM_RESPONSE_CODE_BAD_FILE_UPLOAD_CRC = 0x08, + LR1110_MODEM_RESPONSE_CODE_BAD_SIGNATURE = 0x09, + LR1110_MODEM_RESPONSE_CODE_BAD_SIZE = 0x0A, + LR1110_MODEM_RESPONSE_CODE_BAD_FRAME = 0x0F, + LR1110_MODEM_RESPONSE_CODE_NO_TIME = 0x10, +} lr1110_modem_response_code_t; + +/*! + * \brief Event type for modem operation + */ + +typedef enum +{ + LR1110_MODEM_LORAWAN_EVENT_RESET = 0x00, + LR1110_MODEM_LORAWAN_EVENT_ALARM = 0x01, + LR1110_MODEM_LORAWAN_EVENT_JOINED = 0x02, + LR1110_MODEM_LORAWAN_EVENT_TX_DONE = 0x03, + LR1110_MODEM_LORAWAN_EVENT_DOWN_DATA = 0x04, + LR1110_MODEM_LORAWAN_EVENT_UPLOAD_DONE = 0x05, + LR1110_MODEM_LORAWAN_EVENT_SET_CONF = 0x06, + LR1110_MODEM_LORAWAN_EVENT_MUTE = 0x07, + LR1110_MODEM_LORAWAN_EVENT_STREAM_DONE = 0x08, + LR1110_MODEM_LORAWAN_EVENT_JOIN_FAIL = 0x0A, + LR1110_MODEM_LORAWAN_EVENT_WIFI_SCAN_DONE = 0x0B, + LR1110_MODEM_LORAWAN_EVENT_GNSS_SCAN_DONE = 0x0C, + LR1110_MODEM_LORAWAN_EVENT_TIME_UPDATED_ALC_SYNC = 0x0D, + LR1110_MODEM_LORAWAN_EVENT_ADR_MOBILE_TO_STATIC = 0x0E, + LR1110_MODEM_LORAWAN_EVENT_NEW_LINK_ADR = 0x0F, + LR1110_MODEM_LORAWAN_EVENT_NO_EVENT = 0xFF, +} lr1110_modem_lorawan_event_type_t; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +#ifdef __cplusplus +} +#endif + +#endif // __LR1110_MODEM_COMMON_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_driver_version.c b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_driver_version.c new file mode 100644 index 0000000..00f9b14 --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_driver_version.c @@ -0,0 +1,13 @@ +#include "lr1110_modem_driver_version.h" + +#define STR_HELPER( x ) #x +#define STR( x ) STR_HELPER( x ) + +#define LR1110_MODEM_DRIVER_VERSION_FULL \ + "v" STR( LR1110_MODEM_DRIVER_VERSION_MAJOR ) "." STR( LR1110_MODEM_DRIVER_VERSION_MINOR ) "." STR( \ + LR1110_MODEM_DRIVER_VERSION_PATCH ) + +const char* lr1110_modem_driver_version_get_version_string( void ) +{ + return ( const char* ) LR1110_MODEM_DRIVER_VERSION_FULL; +} diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_driver_version.h b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_driver_version.h new file mode 100644 index 0000000..279684d --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_driver_version.h @@ -0,0 +1,60 @@ +/*! + * \file lr1110_modem_driver_version.h + * + * \brief Placeholder to keep the version of LR1110 driver. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LR1110_MODEM_DRIVER_VERSION_H__ +#define __LR1110_MODEM_DRIVER_VERSION_H__ + +#define LR1110_MODEM_DRIVER_VERSION_MAJOR 1 +#define LR1110_MODEM_DRIVER_VERSION_MINOR 0 +#define LR1110_MODEM_DRIVER_VERSION_PATCH 0 + +#ifdef __cplusplus +extern "C"{ +#endif // __cplusplus + +/*! + * \brief Compare version information with current ones + * + * This macro expands to true boolean value if the version information provided in argument is compatible or + * retro-compatible with the version of this code base + */ +#define LR1110_MODEM_DRIVER_VERSION_CHECK( x, y, z ) \ + ( x == LR1110_MODEM_DRIVER_VERSION_MAJOR && \ + ( y < LR1110_MODEM_DRIVER_VERSION_MINOR || \ + ( y == LR1110_MODEM_DRIVER_VERSION_MINOR && z <= LR1110_MODEM_DRIVER_VERSION_PATCH ) ) ) + +const char* lr1110_modem_driver_version_get_version_string( void ); + +#ifdef __cplusplus +} +#endif // __cplusplus + +#endif // __LR1110_MODEM_DRIVER_VERSION_H__ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_gnss.c b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_gnss.c new file mode 100644 index 0000000..e7479b7 --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_gnss.c @@ -0,0 +1,558 @@ +/*! + * \file lr1110_modem_gnss.c + * + * \brief GNSS scan driver implementation for LR1110 modem + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "lr1110_modem_gnss.h" +#include "lr1110_modem_hal.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +#ifndef MIN +#define MIN( a, b ) ( ( a > b ) ? b : a ) +#endif // MIN + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +#define LR1110_MODEM_GNSS_SET_CONSTALLATION_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_GNSS_READ_CONSTALLATION_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_SET_ALMANAC_UPDATE_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_GNSS_READ_ALMANAC_UPDATE_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_SET_FREQ_SEARCH_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_GNSS_READ_FREQ_SEARCH_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_READ_FW_VERSION_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_READ_SUPPORTED_CONSTELLATION_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_ALMANAC_FULL_UPDATE_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_SET_FREQ_SEARCH_SPACE_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_GNSS_READ_FREQ_SEARCH_SPACE_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_SET_ASSISTANCE_POSITION_CMD_LENGTH ( 2 + 4 ) +#define LR1110_MODEM_GNSS_READ_ASSISTANCE_POSITION_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_SET_XTAL_ERROR_CMD_LENGTH ( 2 + 2 ) +#define LR1110_MODEM_GNSS_READ_XTAL_ERROR_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_PUSH_SOLVER_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_GET_CONTEXT_STATUS_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_GET_NB_SV_SATELLITES_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_GET_SV_SATELLITES_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_GET_TIMINGS_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_ALMANAC_READ_BY_INDEX_CMD_LENGTH ( 2 + 2 ) +#define LR1110_MODEM_GNSS_SCAN_AUTONOMOUS_MD_CMD_LENGTH ( 2 + 3 ) +#define LR1110_MODEM_GNSS_SCAN_ASSISTED_MD_CMD_LENGTH ( 2 + 3 ) + +#define LR1110_MODEM_GNSS_FULL_ALMANAC_UPDATE_PACKET_LENGTH ( 260 ) +#define LR1110_MODEM_GNSS_READ_ALMANAC_TEMPBUFFER_SIZE_BYTE ( 47 ) +#define LR1110_MODEM_GNSS_SCAN_GET_TIMINGS_RBUFFER_LENGTH ( 8 ) +#define LR1110_MODEM_GNSS_SCAN_GET_CONTEXT_RBUFFER_LENGTH ( 9 ) +#define LR1110_MODEM_GNSS_MAX_DETECTED_SV ( 32 ) +#define LR1110_MODEM_GNSS_DETECTED_SV_SINGLE_SIZE ( 2 ) +#define LR1110_MODEM_GNSS_MAX_DETECTED_SV_BUFFER_SIZE \ + ( LR1110_MODEM_GNSS_MAX_DETECTED_SV * LR1110_MODEM_GNSS_DETECTED_SV_SINGLE_SIZE ) +#define LR1110_MODEM_GNSS_READ_FIRMWARE_VERSION_RBUFFER_LENGTH ( 2 ) +#define LR1110_MODEM_GNSS_ALMANAC_READ_BY_INDEX_RBUFFER_LENGTH ( LR1110_MODEM_GNSS_SINGLE_ALMANAC_READ_SIZE * 11 ) + +#define LR1110_MODEM_GNSS_SCALING_LATITUDE 90 +#define LR1110_MODEM_GNSS_SCALING_LONGITUDE 180 +#define LR1110_MODEM_GNSS_SNR_TO_CNR_OFFSET ( 31 ) + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +typedef enum +{ + LR1110_MODEM_GNSS_SET_CONSTELLATION_CMD = 0x00, //!< set the constellation to use + LR1110_MODEM_GNSS_READ_CONSTELLATION_CMD = 0x01, //!< read the used consteallations + LR1110_MODEM_GNSS_SET_ALMANAC_UPDATE_CMD = 0x02, //!< set almanac update configuration + LR1110_MODEM_GNSS_READ_ALMANAC_UPDATE_CMD = 0x03, //!< read the almanac update configuration + LR1110_MODEM_GNSS_SET_FREQ_SEARCH_SPACE_CMD = 0x04, //!< set the frequency search space + LR1110_MODEM_GNSS_READ_FREQ_SEARCH_SPACE_CMD = 0x05, //!< read the frequency search space + LR1110_MODEM_GNSS_READ_FW_VERSION_CMD = 0x06, //!< read the firmware version + LR1110_MODEM_GNSS_READ_SUPPORTED_CONSTELLATION_CMD = 0x07, //!< read the supported constellations + LR1110_MODEM_GNSS_ALMANAC_FULL_UPDATE_CMD = 0x0E, //!< Almanac update + LR1110_MODEM_GNSS_SET_ASSISTANCE_POSITION_CMD = 0x10, //!< set the assistance position + LR1110_MODEM_GNSS_READ_ASSISTANCE_POSITION_CMD = 0x11, //!< read the assistance position + LR1110_MODEM_GNSS_SET_XTAL_ERROR_CMD = 0x12, //!< set xtal accuracy + LR1110_MODEM_GNSS_READ_XTAL_ERROR_CMD = 0x13, //!< read the xtal accuracy + LR1110_MODEM_GNSS_PUSH_SOLVER_CMD = 0x14, //!< set the informations from the solver to the chip + LR1110_MODEM_GNSS_GET_CONTEXT_STATUS_CMD = 0x16, //!< read the GNSS context status + LR1110_MODEM_GNSS_GET_NB_SV_DETECTED_CMD = 0x17, //!< read the number of detected satellites + LR1110_MODEM_GNSS_GET_SV_DETECTED_CMD = 0x18, //!< read the informations of detected satellites + LR1110_MODEM_GNSS_GET_TIMINGS_CMD = 0x19, //!< read the meseaured timings during the scan + LR1110_MODEM_GNSS_ALMANAC_READ_BY_INDEX_CMD = 0x1A, //!< read the almanac by index + LR1110_MODEM_GNSS_SCAN_AUTONOMOUS_MD_CMD = 0x30, //!< start the scan autonomous + LR1110_MODEM_GNSS_SCAN_ASSISTED_MD_CMD = 0x31, //!< start the scan assisted +} lr1110_modem_api_command_gnss_t; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +lr1110_modem_response_code_t lr1110_modem_gnss_set_constellations_to_use( + const void* context, const lr1110_modem_gnss_constellation_mask_t constellation_to_use ) +{ + uint8_t cbuffer[LR1110_MODEM_GNSS_SET_CONSTALLATION_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_SET_CONSTELLATION_CMD; + + cbuffer[2] = constellation_to_use; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_GNSS_SET_CONSTALLATION_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_gnss_read_used_constellations( + const void* context, lr1110_modem_gnss_constellation_mask_t* constellations_used ) +{ + uint8_t cbuffer[LR1110_MODEM_GNSS_READ_CONSTALLATION_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_READ_CONSTELLATION_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GNSS_READ_CONSTALLATION_CMD_LENGTH, constellations_used, + sizeof( *constellations_used ) ); +} + +lr1110_modem_response_code_t lr1110_modem_gnss_set_almanac_update( + const void* context, const lr1110_modem_gnss_constellation_mask_t constellations_to_update ) +{ + uint8_t cbuffer[LR1110_MODEM_GNSS_SET_ALMANAC_UPDATE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_SET_ALMANAC_UPDATE_CMD; + + cbuffer[2] = constellations_to_update; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_GNSS_SET_ALMANAC_UPDATE_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_gnss_read_almanac_update( + const void* context, lr1110_modem_gnss_constellation_mask_t* constellations_to_update ) +{ + uint8_t cbuffer[LR1110_MODEM_GNSS_READ_ALMANAC_UPDATE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_READ_ALMANAC_UPDATE_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GNSS_READ_ALMANAC_UPDATE_CMD_LENGTH, constellations_to_update, + sizeof( *constellations_to_update ) ); +} + +lr1110_modem_response_code_t lr1110_modem_gnss_set_frequency_search( + const void* context, const lr1110_modem_gnss_frequency_search_space_mask_t frequency_search_space ) +{ + uint8_t cbuffer[LR1110_MODEM_GNSS_SET_FREQ_SEARCH_SPACE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_SET_FREQ_SEARCH_SPACE_CMD; + + cbuffer[2] = frequency_search_space; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_GNSS_SET_FREQ_SEARCH_SPACE_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_gnss_read_frequency_search( + const void* context, lr1110_modem_gnss_frequency_search_space_mask_t* frequency_search_space ) +{ + uint8_t cbuffer[LR1110_MODEM_GNSS_READ_FREQ_SEARCH_SPACE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_READ_FREQ_SEARCH_SPACE_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GNSS_READ_FREQ_SEARCH_SPACE_CMD_LENGTH, frequency_search_space, + sizeof( *frequency_search_space ) ); +} + +lr1110_modem_response_code_t lr1110_modem_gnss_read_firmware_version( const void* context, + lr1110_modem_gnss_version_t* version ) +{ + lr1110_modem_response_code_t rc; + uint8_t cbuffer[LR1110_MODEM_GNSS_READ_FW_VERSION_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_READ_FW_VERSION_CMD; + + uint8_t rbuffer[LR1110_MODEM_GNSS_READ_FIRMWARE_VERSION_RBUFFER_LENGTH] = { 0 }; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GNSS_READ_FW_VERSION_CMD_LENGTH, rbuffer, + LR1110_MODEM_GNSS_READ_FIRMWARE_VERSION_RBUFFER_LENGTH ); + + version->gnss_firmware = rbuffer[0]; + version->gnss_almanac = rbuffer[1]; + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_gnss_read_supported_constellations( + const void* context, lr1110_modem_gnss_constellation_mask_t* supported_constellations ) +{ + uint8_t cbuffer[LR1110_MODEM_GNSS_READ_SUPPORTED_CONSTELLATION_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_READ_SUPPORTED_CONSTELLATION_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GNSS_READ_SUPPORTED_CONSTELLATION_CMD_LENGTH, supported_constellations, + sizeof( *supported_constellations ) ); +} + +lr1110_modem_response_code_t lr1110_modem_gnss_almanac_full_update( + const void* context, const lr1110_modem_gnss_almanac_full_update_bytestream_t almanac_bytestream ) +{ + lr1110_modem_response_code_t rc; + + uint8_t cbuffer[LR1110_MODEM_GNSS_ALMANAC_FULL_UPDATE_CMD_LENGTH]; + uint16_t remaining_almanac_to_write = LR1110_MODEM_GNSS_FULL_ALMANAC_WRITE_BUFFER_SIZE; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_ALMANAC_FULL_UPDATE_CMD; + + while( remaining_almanac_to_write > 0 ) + { + const uint16_t almanac_size_to_write = + MIN( remaining_almanac_to_write, LR1110_MODEM_GNSS_FULL_ALMANAC_UPDATE_PACKET_LENGTH ); + + const uint8_t* almanac_to_write = + almanac_bytestream + ( LR1110_MODEM_GNSS_FULL_ALMANAC_WRITE_BUFFER_SIZE - remaining_almanac_to_write ); + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_GNSS_ALMANAC_FULL_UPDATE_CMD_LENGTH, + almanac_to_write, almanac_size_to_write ); + + remaining_almanac_to_write -= almanac_size_to_write; + } + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_gnss_one_chunk_almanac_update( + const void* context, const lr1110_modem_gnss_almanac_one_chunk_bytestream_t almanac_one_chunk_bytestream ) +{ + uint8_t cbuffer[LR1110_MODEM_GNSS_ALMANAC_FULL_UPDATE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_ALMANAC_FULL_UPDATE_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_GNSS_ALMANAC_FULL_UPDATE_CMD_LENGTH, almanac_one_chunk_bytestream, + LR1110_MODEM_GNSS_SINGLE_ALMANAC_WRITE_SIZE ); +} + +lr1110_modem_response_code_t lr1110_modem_gnss_set_assistance_position( + const void* context, const lr1110_modem_gnss_solver_assistance_position_t* assistance_position ) +{ + int16_t latitude, longitude; + + uint8_t cbuffer[LR1110_MODEM_GNSS_SET_ASSISTANCE_POSITION_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_SET_ASSISTANCE_POSITION_CMD; + + latitude = ( ( assistance_position->latitude * 2048 ) / LR1110_MODEM_GNSS_SCALING_LATITUDE ); + cbuffer[2] = ( uint8_t )( latitude >> 8 ); + cbuffer[3] = ( uint8_t )( latitude ); + + longitude = ( ( assistance_position->longitude * 2048 ) / LR1110_MODEM_GNSS_SCALING_LONGITUDE ); + cbuffer[4] = ( uint8_t )( longitude >> 8 ); + cbuffer[5] = ( uint8_t )( longitude ); + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_GNSS_SET_ASSISTANCE_POSITION_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_gnss_read_assistance_position( + const void* context, lr1110_modem_gnss_solver_assistance_position_t* assistance_position ) +{ + uint8_t position_buffer[4] = { 0x00 }; + int16_t position_tmp; + lr1110_modem_response_code_t rc; + + uint8_t cbuffer[LR1110_MODEM_GNSS_READ_ASSISTANCE_POSITION_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_READ_ASSISTANCE_POSITION_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, + LR1110_MODEM_GNSS_READ_ASSISTANCE_POSITION_CMD_LENGTH, + position_buffer, sizeof( position_buffer ) ); + + position_tmp = ( ( ( uint16_t ) position_buffer[0] << 8 ) + position_buffer[1] ); + assistance_position->latitude = ( ( float ) ( position_tmp ) *LR1110_MODEM_GNSS_SCALING_LATITUDE ) / 2048; + + position_tmp = ( ( ( uint16_t ) position_buffer[2] << 8 ) + position_buffer[3] ); + assistance_position->longitude = ( ( float ) ( position_tmp ) *LR1110_MODEM_GNSS_SCALING_LONGITUDE ) / 2048; + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_gnss_set_xtal_error( const void* context, const float xtal_error_in_ppm ) +{ + int16_t error; + + uint8_t cbuffer[LR1110_MODEM_GNSS_SET_XTAL_ERROR_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_SET_XTAL_ERROR_CMD; + + error = ( ( xtal_error_in_ppm * 32768 ) / 40 ); + cbuffer[2] = ( uint8_t )( error >> 8 ); + cbuffer[3] = ( uint8_t )( error ); + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_GNSS_SET_XTAL_ERROR_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_gnss_read_xtal_error( const void* context, float* xtal_error_in_ppm ) +{ + uint8_t xtal_error_buffer[2] = { 0x00 }; + int16_t xtal_error_temp; + lr1110_modem_response_code_t rc; + + uint8_t cbuffer[LR1110_MODEM_GNSS_READ_XTAL_ERROR_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_READ_XTAL_ERROR_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, + LR1110_MODEM_GNSS_READ_XTAL_ERROR_CMD_LENGTH, + xtal_error_buffer, sizeof( xtal_error_buffer ) ); + + xtal_error_temp = ( ( ( uint16_t ) xtal_error_buffer[0] << 8 ) + xtal_error_buffer[1] ); + *xtal_error_in_ppm = ( ( float ) ( xtal_error_temp ) *40 ) / 32768; + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_gnss_get_context( const void* context, + lr1110_modem_gnss_context_t* gnss_context ) +{ + lr1110_modem_response_code_t rc; + + uint8_t cbuffer[LR1110_MODEM_GNSS_GET_CONTEXT_STATUS_CMD_LENGTH]; + uint8_t rbuffer[LR1110_MODEM_GNSS_SCAN_GET_CONTEXT_RBUFFER_LENGTH] = { 0 }; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_GET_CONTEXT_STATUS_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GNSS_GET_CONTEXT_STATUS_CMD_LENGTH, rbuffer, + LR1110_MODEM_GNSS_SCAN_GET_CONTEXT_RBUFFER_LENGTH ); + + gnss_context->gnss_firmware_version = rbuffer[2]; + gnss_context->global_almanac_crc = ( ( uint32_t ) rbuffer[6] << 24 ) + ( ( uint32_t ) rbuffer[5] << 16 ) + + ( ( uint32_t ) rbuffer[4] << 8 ) + ( ( uint32_t ) rbuffer[3] << 0 ); + gnss_context->error_code = rbuffer[7] >> 4; + gnss_context->almanac_update_bit_mask = ( rbuffer[7] >> 1 ) & 0x07; + gnss_context->frequency_search_space = ( ( rbuffer[7] & 0x01 ) << 1 ) | ( rbuffer[8] >> 7 ); + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_gnss_get_nb_detected_satellites( const void* context, + uint8_t* nb_detected_satellites ) +{ + uint8_t cbuffer[LR1110_MODEM_GNSS_GET_NB_SV_SATELLITES_CMD_LENGTH] = { 0 }; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_GET_NB_SV_DETECTED_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GNSS_GET_NB_SV_SATELLITES_CMD_LENGTH, nb_detected_satellites, 1 ); +} + +lr1110_modem_response_code_t lr1110_modem_gnss_get_detected_satellites( + const void* context, const uint8_t nb_detected_satellites, + lr1110_modem_gnss_detected_satellite_t* detected_satellite_id_snr ) +{ + const uint8_t max_satellites_to_fetch = ( LR1110_MODEM_GNSS_MAX_DETECTED_SV > nb_detected_satellites ) + ? nb_detected_satellites + : LR1110_MODEM_GNSS_MAX_DETECTED_SV; + const uint16_t read_size = max_satellites_to_fetch * LR1110_MODEM_GNSS_DETECTED_SV_SINGLE_SIZE; + uint8_t result_buffer[LR1110_MODEM_GNSS_MAX_DETECTED_SV_BUFFER_SIZE] = { 0 }; + lr1110_modem_response_code_t rc; + + uint8_t cbuffer[LR1110_MODEM_GNSS_GET_SV_SATELLITES_CMD_LENGTH] = { 0 }; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_GET_SV_DETECTED_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GNSS_GET_SV_SATELLITES_CMD_LENGTH, result_buffer, read_size ); + for( uint8_t index_satellite = 0; index_satellite < max_satellites_to_fetch; index_satellite++ ) + { + const uint16_t local_result_buffer_index = index_satellite * 2; + lr1110_modem_gnss_detected_satellite_t* local_satellite_result = &detected_satellite_id_snr[index_satellite]; + + local_satellite_result->satellite_id = result_buffer[local_result_buffer_index]; + local_satellite_result->cnr = + result_buffer[local_result_buffer_index + 1] + LR1110_MODEM_GNSS_SNR_TO_CNR_OFFSET; + } + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_gnss_get_timings( const void* context, lr1110_modem_gnss_timings_t* timings ) +{ + uint8_t cbuffer[LR1110_MODEM_GNSS_GET_TIMINGS_CMD_LENGTH]; + uint8_t rbuffer[LR1110_MODEM_GNSS_SCAN_GET_TIMINGS_RBUFFER_LENGTH] = { 0 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_GET_TIMINGS_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, + LR1110_MODEM_GNSS_GET_TIMINGS_CMD_LENGTH, rbuffer, + LR1110_MODEM_GNSS_SCAN_GET_TIMINGS_RBUFFER_LENGTH ); + + timings->computation_ms = ( ( ( ( uint32_t ) rbuffer[0] ) << 24 ) + ( ( ( uint32_t ) rbuffer[1] ) << 16 ) + + ( ( ( uint32_t ) rbuffer[2] ) << 8 ) + ( ( ( uint32_t ) rbuffer[3] ) << 0 ) ) / + 1000; + timings->radio_ms = ( ( ( ( uint32_t ) rbuffer[4] ) << 24 ) + ( ( ( uint32_t ) rbuffer[5] ) << 16 ) + + ( ( ( uint32_t ) rbuffer[6] ) << 8 ) + ( ( ( uint32_t ) rbuffer[7] ) << 0 ) ) / + 1000; + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_almanac_read_by_index( const void* context, uint8_t sv_id, uint8_t nb_sv, + uint8_t* almanac_read, uint8_t buffer_len ) +{ + uint8_t cbuffer[LR1110_MODEM_GNSS_ALMANAC_READ_BY_INDEX_CMD_LENGTH]; + uint8_t rbuffer[LR1110_MODEM_GNSS_ALMANAC_READ_BY_INDEX_RBUFFER_LENGTH] = { 0 }; + lr1110_modem_response_code_t rc; + + if( ( nb_sv <= 11 ) && ( buffer_len >= ( nb_sv * LR1110_MODEM_GNSS_SINGLE_ALMANAC_READ_SIZE ) ) ) + { + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_ALMANAC_READ_BY_INDEX_CMD; + + cbuffer[2] = sv_id; + cbuffer[3] = nb_sv; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GNSS_ALMANAC_READ_BY_INDEX_CMD_LENGTH, rbuffer, + nb_sv * LR1110_MODEM_GNSS_SINGLE_ALMANAC_READ_SIZE ); + + if( rc == LR1110_MODEM_RESPONSE_CODE_OK ) + { + for( uint8_t i = 0; i < nb_sv * LR1110_MODEM_GNSS_SINGLE_ALMANAC_READ_SIZE; i++ ) + { + almanac_read[i] = rbuffer[i]; + } + } + } + else + { + rc = LR1110_MODEM_RESPONSE_CODE_INVALID; + } + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_gnss_scan_autonomous_md( const void* context, + const uint8_t gnss_input_paramaters, + const uint8_t nb_sat ) +{ + uint8_t cbuffer[LR1110_MODEM_GNSS_SCAN_AUTONOMOUS_MD_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_SCAN_AUTONOMOUS_MD_CMD; + + cbuffer[2] = 0x00; + cbuffer[3] = gnss_input_paramaters; + cbuffer[4] = nb_sat; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_GNSS_SCAN_AUTONOMOUS_MD_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_gnss_scan_assisted_md( const void* context, + const lr1110_modem_gnss_search_mode_t effort_mode, + const uint8_t gnss_input_paramaters, + const uint8_t nb_sat ) +{ + uint8_t cbuffer[LR1110_MODEM_GNSS_SCAN_ASSISTED_MD_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_SCAN_ASSISTED_MD_CMD; + + cbuffer[2] = ( uint8_t ) effort_mode; + cbuffer[3] = gnss_input_paramaters; + cbuffer[4] = nb_sat; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_GNSS_SCAN_ASSISTED_MD_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_gnss_push_solver_msg( const void* context, const uint8_t* payload, + const uint16_t payload_size ) +{ + uint8_t cbuffer[LR1110_MODEM_GNSS_PUSH_SOLVER_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_GNSS; + cbuffer[1] = LR1110_MODEM_GNSS_PUSH_SOLVER_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_GNSS_PUSH_SOLVER_CMD_LENGTH, payload, payload_size ); +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_gnss.h b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_gnss.h new file mode 100644 index 0000000..d5bd7c2 --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_gnss.h @@ -0,0 +1,581 @@ +/*! + * \file lr1110_modem_gnss.h + * + * \brief GNSS scan driver definition for LR1110 modem + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LR1110_MODEM_GNSS_H__ +#define __LR1110_MODEM_GNSS_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include +#include "lr1110_modem_common.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/*! + * \brief Number of almanacs in full update payload + */ +#define LR1110_MODEM_GNSS_FULL_UPDATE_N_ALMANACS ( 128 ) + +/*! + * \brief Size of the almanac of a single satellite when reading + */ +#define LR1110_MODEM_GNSS_SINGLE_ALMANAC_READ_SIZE ( 22 ) + +/*! + * \brief Size of the almanac of a single satellite when writing + */ +#define LR1110_MODEM_GNSS_SINGLE_ALMANAC_WRITE_SIZE ( 20 ) + +#define LR1110_MODEM_GNSS_FULL_ALMANAC_WRITE_BUFFER_SIZE \ + ( ( LR1110_MODEM_GNSS_FULL_UPDATE_N_ALMANACS * LR1110_MODEM_GNSS_SINGLE_ALMANAC_WRITE_SIZE ) + 20 ) + +#define LR1110_MODEM_GNSS_FULL_ALMANAC_READ_BUFFER_SIZE \ + ( ( LR1110_MODEM_GNSS_FULL_UPDATE_N_ALMANACS * LR1110_MODEM_GNSS_SINGLE_ALMANAC_READ_SIZE ) + 4 ) + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +typedef enum +{ + LR1110_MODEM_GNSS_SCAN_DONE_IQ_FAILS = 0x05, + LR1110_MODEM_GNSS_SCAN_DONE_NO_TIME = 0x06, + LR1110_MODEM_GNSS_SCAN_DONE_NO_SATELLITE_DETECTED = 0x07, + LR1110_MODEM_GNSS_SCAN_DONE_ALMANAC_TOO_OLD = 0x08, + LR1110_MODEM_GNSS_SCAN_DONE_ALMANAC_UPDATE_FAILS_CRC_ERROR = 0x09, + LR1110_MODEM_GNSS_SCAN_DONE_ALMANAC_UPDATE_FAILS_FLASH_INTEGRITY_ERROR = 0x0A, + LR1110_MODEM_GNSS_SCAN_DONE_GLOBAL_ALMANAC_CRC_ERROR = 0x0D, + LR1110_MODEM_GNSS_SCAN_DONE_ALMANAC_VERSION_NOT_SUPPORTED = 0x0E, +} lr1110_modem_gnss_scan_done_event_t; + +/*! + * \brief GNSS response type indicates the destination: Host MCU, GNSS solver or + * GNSS DMC + */ +typedef enum +{ + LR1110_MODEM_GNSS_DESTINATION_HOST = 0x00, //!< Host MCU + LR1110_MODEM_GNSS_DESTINATION_SOLVER = 0x01, //!< GNSS Solver + LR1110_MODEM_GNSS_DESTINATION_DMC = 0x02, //!< GNSS DMC +} lr1110_modem_gnss_destination_t; + +/*! + * \brief Search mode for GNSS scan + */ +typedef enum +{ + LR1110_MODEM_GNSS_OPTION_DEFAULT = 0x00, //!< Search all requested satellites or fail + LR1110_MODEM_GNSS_OPTION_BEST_EFFORT = 0x01, //!< Add additional search if not all satellites are found +} lr1110_modem_gnss_search_mode_t; + +/*! + * \brief bit mask indicating which information is added in the output payload + */ +enum lr1110_modem_gnss_input_paramaters_e +{ + LR1110_MODEM_GNSS_BIT_CHANGE_MASK = ( 1 << 0 ), + LR1110_MODEM_GNSS_DOPPLER_MASK = ( 1 << 1 ), + LR1110_MODEM_GNSS_PSEUDO_RANGE_MASK = ( 1 << 2 ), +}; + +/*! + * \brief Constellation identifiers + */ +typedef enum +{ + LR1110_MODEM_GNSS_GPS_MASK = 0x01, + LR1110_MODEM_GNSS_BEIDOU_MASK = 0x02, +} lr1110_modem_gnss_constellation_t; + +/*! + * \brief Frequency search space around the Doppler frequency + */ +typedef enum +{ + LR1110_MODEM_GNSS_FREQUENCY_SEARCH_SPACE_250HZ = 0x00, + LR1110_MODEM_GNSS_FREQUENCY_SEARCH_SPACE_500HZ = 0x01, + LR1110_MODEM_GNSS_FREQUENCY_SEARCH_SPACE_1KHZ = 0x02, + LR1110_MODEM_GNSS_FREQUENCY_SEARCH_SPACE_2KHZ = 0x03, +} lr1110_modem_gnss_frequency_search_space_t; + +/*! + * \brief Message to GNSS_DMC indicating status error code + */ +typedef enum +{ + LR1110_MODEM_GNSS_DMC_NO_ERROR = 0x00, //!< No error + LR1110_MODEM_GNSS_DMC_ALMANAC_TOO_OLD = 0x01, //!< Almanac too old + LR1110_MODEM_GNSS_DMC_LAST_ALMANAC_UPDATE_CRC_MISMATCH = 0x02, //!< Last almanac update CRC mismatch + LR1110_MODEM_GNSS_DMC_FLASH_MEMORY_INTEGRITY_ERROR = 0x03, //!< Flash memory integrity error + LR1110_MODEM_GNSS_DMC_LAST_ALMANAC_UPDATE_TOO_OLD = + 0x04, //!< Last almanac update time difference more than 1 month +} lr1110_modem_gnss_dmc_error_code_t; + +/*! + * \brief Satellite ID type + */ +typedef uint8_t lr1110_modem_gnss_satellite_id_t; + +/*! + * \brief Bit mask of constellation configurations + * + * \see lr1110_modem_gnss_constellation_t + */ +typedef uint8_t lr1110_modem_gnss_constellation_mask_t; + +/*! + * \brief Bit mask of frequency search space configurations + * + * \see lr1110_modem_gnss_frequency_search_space_t + */ +typedef uint8_t lr1110_modem_gnss_frequency_search_space_mask_t; + +/*! + * \brief Buffer that holds data for all almanacs full update + */ +typedef uint8_t lr1110_modem_gnss_almanac_full_update_bytestream_t[LR1110_MODEM_GNSS_FULL_ALMANAC_WRITE_BUFFER_SIZE]; + +typedef uint8_t lr1110_modem_gnss_almanac_full_read_bytestream_t[LR1110_MODEM_GNSS_FULL_ALMANAC_READ_BUFFER_SIZE]; + +typedef uint8_t lr1110_modem_gnss_almanac_one_chunk_bytestream_t[LR1110_MODEM_GNSS_SINGLE_ALMANAC_WRITE_SIZE]; + +/*! + * \brief Assistance position. + */ +typedef struct +{ + float latitude; //!< Latitude 12 bits (latitude in degree * 2048/90) with + //!< resolution 0.044° + float longitude; //!< Longitude 12 bits (longitude in degree * 2048/180) + //!< with resolution 0.088° +} lr1110_modem_gnss_solver_assistance_position_t; + +/*! + * \brief Detected satellite structure + */ +typedef struct +{ + lr1110_modem_gnss_satellite_id_t satellite_id; + int8_t cnr; //!< Carrier-to-noise ration (C/N) in dB +} lr1110_modem_gnss_detected_satellite_t; + +/*! + * \brief GNSS timings of the LR1110 modem + */ +typedef struct +{ + uint32_t radio_ms; + uint32_t computation_ms; +} lr1110_modem_gnss_timings_t; + +/*! + * \brief Version structure of the LR1110 GNSS firmware + */ +typedef struct +{ + uint8_t gnss_firmware; //!< Version of the firmware + uint8_t gnss_almanac; //!< Version of the almanac format +} lr1110_modem_gnss_version_t; + +/*! + * \brief Status message struct in case of operation code = 0x18 (Status + * Message) + */ +typedef struct +{ + uint8_t gnss_firmware_version; + uint32_t global_almanac_crc; //!< The global CRC is the 32 bit CRC computed + //!< on all the flash memory content, on all + //!< 128 satellites. Per sv 21 bytes + lr1110_modem_gnss_dmc_error_code_t error_code; + uint8_t almanac_update_bit_mask; + lr1110_modem_gnss_frequency_search_space_t frequency_search_space; +} lr1110_modem_gnss_context_t; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Activate the GNSS scan constellation + * + * \param [in] context Chip implementation context + * + * \param [in] constellation_mask Bit mask of the constellations to use. See + * \ref lr1110_modem_gnss_constellation_mask_t for the possible values + * + * \see lr1110_gnss_read_used_constellations + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_set_constellations_to_use( + const void* context, const lr1110_modem_gnss_constellation_mask_t constellation_mask ); + +/*! + * \brief Read constellation used by the GNSS scanner from the almanac update + * configuration + * + * \param [in] context Chip implementation context + * + * \param [out] constellations_used Bit mask of the constellations used. See + * \ref lr1110_modem_gnss_constellation_mask_t for the possible values + * + * \see lr1110_modem_gnss_set_constellations_to_use + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_read_used_constellations( + const void* context, lr1110_modem_gnss_constellation_mask_t* constellations_used ); + +/*! + * \brief Activate the almanac update + * + * \param [in] context Chip implementation context + * + * \param [in] constellations_to_update Bit mask of the constellations to mark + * to update. See \ref lr1110_modem_gnss_constellation_t for the possible values + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_set_almanac_update( + const void* context, const lr1110_modem_gnss_constellation_mask_t constellations_to_update ); + +/*! + * \brief Function to read the almanac update configuration + * + * \param [in] context Chip implementation context + * + * \param [out] constellations_to_update Bit mask of the constellations to mark + * to update. See \ref lr1110_modem_gnss_constellation_t for the possible values + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_read_almanac_update( + const void* context, lr1110_modem_gnss_constellation_mask_t* constellations_to_update ); + +/*! + * \brief Set the GNSS frequency search + * + * \param [in] context Chip implementation context + * + * \param [in] frequency_search_space Bit mask of the frequency search space to use. See + * \ref lr1110_modem_gnss_frequency_search_space_mask_t for the possible values + * + * \see lr1110_modem_gnss_frequency_search_space_mask + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_set_frequency_search( + const void* context, const lr1110_modem_gnss_frequency_search_space_mask_t frequency_search_space ); + +/*! + * \brief Read constellation used by the GNSS scanner from the almanac update + * configuration + * + * \param [in] context Chip implementation context + * + * \param [out] frequency_search_space Bit mask of the frequency search space used. See + * \ref lr1110_modem_gnss_frequency_search_space_mask_t for the possible values + * + * \see lr1110_modem_gnss_frequency_search_space_mask + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_read_frequency_search( + const void* context, lr1110_modem_gnss_frequency_search_space_mask_t* frequency_search_space ); + +/*! + * \brief Function to read the GNSS firmware version + * + * \param [in] context Chip implementation context + * + * \param [out] version GNSS Firmware version currently running on the + * chip + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_read_firmware_version( const void* context, + lr1110_modem_gnss_version_t* version ); + +/*! + * \brief Function to read the supported constellation, GPS or BEIDOU other + * constellations + * + * \param [in] context Chip implementation context + * + * \param [out] supported_constellations Bit mask of the constellations used. + * See \ref lr1110_modem_gnss_constellation_mask_t for the possible values + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_read_supported_constellations( + const void* context, lr1110_modem_gnss_constellation_mask_t* supported_constellations ); + +/*! + * \brief Update full almanac for all satellites + * + * This function is to be used to update satellites almanac. Note that + * all 128 satellite almanacs must be update in a row. Therefore, this function + * must be called 128 times in a row without any other calls in between. + * + * \param [in] context Chip implementation context + * + * \param [in] almanac_bytestream Almanac buffer to update all almanac of the + * LR1110. It is up to the application to ensure that the buffer + * almanac_bytestream is indeed of size + * LR1110_MODEM_GNSS_FULL_ALMANAC_WRITE_BUFFER_SIZE + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_almanac_full_update( + const void* context, const lr1110_modem_gnss_almanac_full_update_bytestream_t almanac_bytestream ); + +/*! + * \brief One chunk almanac update + * + * This function is to be used to update a single chunk almanac. Note that + * all 129 chunks almanacs must be updated in a row. Therefore, this function + * must be called 129 times in a row without any other calls in between. + * + * On the contrary, lr1110_gnss_almanac_full_update can be used to update all + * almanacs in one call, but the application must be able to provide a buffer + * that holds all almanac (>2kB). + * + * \param [in] context Chip implementation context + * + * \param [in] almanac_one_chunk_bytestream Almanac buffer to update one chunk almanac + * of the LR1110. It is up to the application to ensure that bytestream is at + * least LR1110_MODEM_GNSS_SINGLE_ALMANAC_WRITE_SIZE long. + * + * \returns Status of the driver call + */ +lr1110_modem_response_code_t lr1110_modem_gnss_one_chunk_almanac_update( + const void* context, const lr1110_modem_gnss_almanac_one_chunk_bytestream_t almanac_one_chunk_bytestream ); + +/*! + * \brief Function to set the assistance position. + * + * \param [in] context Chip implementation context + * + * \param [in] assistance_position latitude 12 bits and longitude 12 bits + * \ref lr1110_modem_gnss_solver_assistance_position_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_set_assistance_position( + const void* context, const lr1110_modem_gnss_solver_assistance_position_t* assistance_position ); + +/*! + * \brief Function to read the assistance position. + * + * \param [in] context Chip implementation context + * + * \param [out] assistance_position latitude 12 bits and longitude 12 bits + * \ref lr1110_modem_gnss_solver_assistance_position_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_read_assistance_position( + const void* context, lr1110_modem_gnss_solver_assistance_position_t* assistance_position ); + +/*! + * \brief Function to set the Xtal error. + * + * \param [in] context Chip implementation context + * + * \param [in] xtal_error_in_ppm value in +/-40ppm + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_set_xtal_error( const void* context, const float xtal_error_in_ppm ); + +/*! + * \brief Function to read the Xtal error. + * + * \param [in] context Chip implementation context + * + * \param [out] xtal_error_in_ppm value returned between +/-30ppm + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_read_xtal_error( const void* context, float* xtal_error_in_ppm ); + +/*! + * \brief Function to read context status. + * + * \param [in] context Chip implementation context + * + * \param [out] gnss_context \ref lr1110_modem_gnss_context_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_get_context( const void* context, + lr1110_modem_gnss_context_t* gnss_context ); + +/*! + * \brief Get the number of detected satellites during last scan + * + * \param [in] context Chip implementation context + * + * \param [out] nb_detected_satellites Number of satellites detected + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_get_nb_detected_satellites( const void* context, + uint8_t* nb_detected_satellites ); + +/*! + * \brief Get the satellites detected on last scan with their IDs and C/N (aka. + * CNR) + * + * \param [in] context Chip implementation context + * + * \param [in] nb_detected_satellites Number of detected satellites on last + * scan (obtained by calling lr1110_gnss_get_nb_detected_satellites) + * + * \param [out] detected_satellite_id_snr Pointer to an array of structures of + * size big enough to contain nb_detected_satellites elements + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_get_detected_satellites( + const void* context, const uint8_t nb_detected_satellites, + lr1110_modem_gnss_detected_satellite_t* detected_satellite_id_snr ); + +/*! + * \brief Get the timings spent in signal acquisition and signal analyzis + * + * These timings allow to compute the current timings of the last GNSS + * scan. + * + * \param [in] context Chip implementation context + * + * \param [out] timings GNSS timings of last GNSS scan + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_get_timings( const void* context, lr1110_modem_gnss_timings_t* timings ); + +/*! + * \brief Read at maximum 11 sv’s Almanac, starting from sv id + * + * \param [in] context Chip implementation context + * + * \param [in] sv_id Satellite ID + * + * \param [in] nb_sv Number of satellites \note the maximum nb sv readable is 11. + * + * \param [out] almanac_read The almanac buffer \note the minimal size of the buffer to provide + * is nb_sv * 22 bytes + * + * \param [in] buffer_len Buffer len of the almanac_read buffer. + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_almanac_read_by_index( const void* context, uint8_t sv_id, uint8_t nb_sv, + uint8_t* almanac_read, uint8_t buffer_len ); + +/*! + * \brief Gnss scan with no assisted parameters needed + * + * \param [in] context Chip implementation context + * + * \param [in] gnss_input_paramaters Bit mask indicating which information + * is added in the output payload \ref lr1110_modem_gnss_input_paramaters_e + * + * \param [in] nb_sat The expected number of satellite to provide. This value + * must be in the range [0:128] + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_scan_autonomous_md( const void* context, + const uint8_t gnss_input_paramaters, + const uint8_t nb_sat ); + +/*! + * \brief Gnss scan with assisted parameters. + * + * \param [in] context Chip implementation context + * + * \param [in] effort_mode Effort mode \ref lr1110_modem_gnss_search_mode_t + * + * \param [in] gnss_input_paramaters Bit mask indicating which information + * is added in the output payload \ref lr1110_modem_gnss_input_paramaters_e + * + * \param [in] nb_sat The expected number of satellite to provide. This value + * must be in the range [0:128] + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_scan_assisted_md( const void* context, + const lr1110_modem_gnss_search_mode_t effort_mode, + const uint8_t gnss_input_paramaters, + const uint8_t nb_sat ); + +/*! + * \brief Push data received from solver to LR1110 modem + * + * \param [in] context Chip implementation context + * + * \param [in] payload Payload received from solver + * + * \param [in] payload_size Size of the payload received from solver (in bytes) + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_gnss_push_solver_msg( const void* context, const uint8_t* payload, + const uint16_t payload_size ); + +#ifdef __cplusplus +} +#endif + +#endif // __LR1110_MODEM_GNSS_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_hal.h b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_hal.h new file mode 100644 index 0000000..47d8373 --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_hal.h @@ -0,0 +1,186 @@ +/*! + * \file lr1110_modem_hal.h + * + * \brief Hardware Abstraction Layer (HAL) interface for LR1110 modem + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LR1110_MODEM_HAL_H__ +#define __LR1110_MODEM_HAL_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include +#include "lr1110_modem_common.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +typedef enum lr1110_modem_hal_status_e +{ + LR1110_MODEM_HAL_STATUS_OK = 0x00, + LR1110_MODEM_HAL_STATUS_ERROR = 0x01, + LR1110_MODEM_HAL_STATUS_BAD_FRAME = 0xF, + LR1110_MODEM_HAL_STATUS_BUSY_TIMEOUT = 0xFF, +} lr1110_modem_hal_status_t; + +/* + * ============================================================================ + * API definitions to be implemented by the user + * ============================================================================ + */ + +/*! + * \brief Return the computed CRC + * + * \param [in] crc_initial_value initial value of the CRC + * + * \param [in] buffer Buffer used to compute the CRC + * + * \param [out] crc CRC computed + */ + +inline static uint8_t lr1110_modem_compute_crc( const uint8_t crc_initial_value, const uint8_t* buffer, + uint16_t length ) +{ + uint8_t crc = crc_initial_value; + uint8_t extract; + uint8_t sum; + for( int i = 0; i < length; i++ ) + { + extract = *buffer; + for( uint8_t i = 8; i; i-- ) + { + sum = ( crc ^ extract ) & 0x01; + crc >>= 1; + if( sum ) + { + crc ^= 0x65; + } + extract >>= 1; + } + buffer++; + } + return crc; +} + +/*! + * Radio data transfer - write + * + * \remark Must be implemented by the upper layer + * + * \param [in] context Radio implementation parameters + * \param [in] command Pointer to the buffer to be transmitted + * \param [in] command_length Buffer size to be transmitted + * \param [in] data Pointer to the buffer to be transmitted + * \param [in] data_length Buffer size to be transmitted + * + * \retval status Operation status + */ +lr1110_modem_hal_status_t lr1110_modem_hal_write( const void* context, const uint8_t* command, + const uint16_t command_length, const uint8_t* data, + const uint16_t data_length ); + +/*! + * Radio data transfer - read + * + * \remark Must be implemented by the upper layer + * + * \param [in] context Radio implementation parameters + * \param [in] command Pointer to the buffer to be transmitted + * \param [in] command_length Buffer size to be transmitted + * \param [out] data Pointer to the buffer to be received + * \param [in] data_length Buffer size to be received + * + * \retval status Operation status + */ +lr1110_modem_hal_status_t lr1110_modem_hal_read( const void* context, const uint8_t* command, + const uint16_t command_length, uint8_t* data, + const uint16_t data_length ); + +/*! + * \brief Radio data transfer - write & read in single operation + * + * \remark Must be implemented by the upper layer + * \remark Only required by lr1110_system_get_status command + * + * \param [in] context Radio implementation parameters + * \param [in] command Pointer to the buffer to be transmitted + * \param [out] data Pointer to the buffer to be received + * \param [in] data_length Buffer size to be received + * + * \retval status Operation status + */ +lr1110_modem_hal_status_t lr1110_modem_hal_write_read( const void* context, const uint8_t* command, uint8_t* data, + const uint16_t data_length ); + +/*! + * Reset the radio + * + * \remark Must be implemented by the upper layer + * + * \param [in] context Radio implementation parameters + * + * \retval status Operation status + */ +lr1110_modem_hal_status_t lr1110_modem_hal_reset( const void* context ); + +/*! + * Switch the radio in DFU mode + * + * \remark Must be implemented by the upper layer + * + * \param [in] context Radio implementation parameters + */ +void lr1110_modem_hal_enter_dfu( const void* context ); + +/*! + * Wake the radio up. + * + * \remark Must be implemented by the upper layer + * + * \param [in] context Radio implementation parameters + + * \retval status Operation status + */ +lr1110_modem_hal_status_t lr1110_modem_hal_wakeup( const void* context ); + +#ifdef __cplusplus +} +#endif + +#endif // __LR1110_MODEM_HAL_H__ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_lorawan.c b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_lorawan.c new file mode 100644 index 0000000..c8d1242 --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_lorawan.c @@ -0,0 +1,1529 @@ +/*! + * \file lr1110_modem_lorawan.c + * + * \brief LoRaWAN driver implementation for LR1110 modem + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ +#include "lr1110_modem_lorawan.h" +#include "lr1110_modem_hal.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +#define LR1110_MODEM_GET_EVENT_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GET_VERSION_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_RESET_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_RESET_CHARGE_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GET_CHARGE_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GET_TX_POWER_OFFSET_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SET_TX_POWER_OFFSET_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_TEST_MODE_TST_START_CMD_LENGTH ( 2 + 9 ) +#define LR1110_MODEM_TEST_MODE_TST_NOP_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_TEST_MODE_TST_TX_SINGLE_CMD_LENGTH ( 2 + 10 ) +#define LR1110_MODEM_TEST_MODE_TST_TX_CONT_CMD_LENGTH ( 2 + 10 ) +#define LR1110_MODEM_TEST_MODE_TST_HOP_CMD_LENGTH ( 2 + 5 ) +#define LR1110_MODEM_TEST_MODE_TST_CW_CMD_LENGTH ( 2 + 6 ) +#define LR1110_MODEM_TEST_MODE_TST_RX_CONT_CMD_LENGTH ( 2 + 8 ) +#define LR1110_MODEM_TEST_MODE_TST_READ_PKT_COUNTER_RX_CONT_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_TEST_MODE_TST_RSSI_CMD_LENGTH ( 2 + 8 ) +#define LR1110_MODEM_TEST_MODE_TST_RADIO_RST_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_TEST_MODE_TST_EXIT_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_TEST_MODE_TST_BUSY_LOOP_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_TEST_MODE_TST_PANIC_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_TEST_MODE_TST_WATCHDOG_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_TEST_MODE_TST_TX_SINGLE_PREAM_CMD_LENGTH ( 2 + 12 ) +#define LR1110_MODEM_TEST_MODE_READ_RSSI_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_TEST_MODE_TST_RSSI_2G4_CMD_LENGTH ( 2 + 5 ) +#define LR1110_MODEM_TEST_MODE_TST_RSSI_GNSS_CMD_LENGTH ( 2 + 5 ) +#define LR1110_MODEM_GET_GPS_TIME_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GET_STATUS_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SET_ALARM_TIMER_CMD_LENGTH ( 2 + 4 ) +#define LR1110_MODEM_GET_PIN_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GET_CHIP_EUI_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GET_JOIN_EUI_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SET_JOIN_EUI_CMD_LENGTH ( 2 + 8 ) +#define LR1110_MODEM_GET_DEV_EUI_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SET_DEV_EUI_CMD_LENGTH ( 2 + 8 ) +#define LR1110_MODEM_SET_APP_KEY_CMD_LENGTH ( 2 + LR1110_MODEM_APP_KEY_LENGTH ) +#define LR1110_MODEM_GET_CLASS_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SET_CLASS_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_GET_REGION_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SET_REGION_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_GET_LIST_REGION_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GET_ADR_PROFILE_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SET_ADR_PROFILE_CMD_LENGTH ( 2 + 1 ) // +16 in case of adr custom +#define LR1110_MODEM_GET_DM_PORT_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SET_DM_PORT_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_GET_DM_INTERVAL_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SET_DM_INTERVAL_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_GET_DM_FIELDS_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SET_DM_FIELDS_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SEND_DM_STATUS_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SET_APP_STATUS_CMD_LENGTH ( 2 + 8 ) +#define LR1110_MODEM_JOIN_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_LEAVE_NETWORK_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SUSPEND_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_GET_NEXT_TX_MAX_PAYLOAD_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_REQUEST_TX_CMD_LENGTH ( 2 + 2 ) +#define LR1110_MODEM_EMERGENCY_TX_CMD_LENGTH ( 2 + 2 ) +#define LR1110_MODEM_UPLOAD_INIT_CMD_LENGTH ( 2 + 6 ) +#define LR1110_MODEM_UPLOAD_DATA_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_UPLOAD_START_CMD_LENGTH ( 2 + 4 ) +#define LR1110_MODEM_STREAM_INIT_CMD_LENGTH ( 2 + 2 ) +#define LR1110_MODEM_SEND_STREAM_DATA_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_STREAM_STATUS_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_GET_CMD_RSP_SIZE_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_SET_GPS_TIME_CMD_LENGTH ( 2 + 4 ) +#define LR1110_MODEM_GET_EVENT_SIZE_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_DERIVE_KEYS_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_MANAGE_RF_OUTPUT_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_SET_ALC_SYNC_PORT_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_GET_ALC_SYNC_PORT_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SET_ALC_SYNC_MODE_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_GET_ALC_SYNC_MODE_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SET_CONNECTION_TIMEOUT_CMD_LENGTH ( 2 + 4 ) +#define LR1110_MODEM_GET_CONNECTION_TIMEOUT_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_GET_LORAWAN_STATE_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_WRITE_USER_DEFINED_CHARGE_COUNTER_CMD_LENGTH ( 2 + 2 ) +#define LR1110_MODEM_READ_USER_DEFINED_CHARGE_COUNTER_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_SELECT_CHARGE_UPLINK_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_GET_DUTY_CYCLE_STATUS_CMD_LENGTH ( 2 ) +#define LR1110_MODEM_ACTIVATE_DUTY_CYCLE_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_SET_CERTIFICATION_MODE_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_GET_CERTIFICATION_MODE_CMD_LENGTH ( 2 ) + +#define LR1110_MODEM_INFO_FIELDS_RBUFFER_MAX_LENGTH ( 20 ) +#define LR1110_MODEM_CHIP_EUI_RBUFFER_LENGTH ( 8 ) +#define LR1110_MODEM_JOIN_EUI_BUFFER_LENGTH ( 8 ) +#define LR1110_MODEM_DEV_EUI_BUFFER_LENGTH ( 8 ) +#define LR1110_MODEM_LIST_REGIONS_BUFFER_LENGTH ( 5 ) +#define LR1110_MODEM_GET_VERSION_RBUFFER_LENGTH ( 10 ) +#define LR1110_MODEM_GET_STREAM_STATUS_RBUFFER_LENGTH ( 4 ) +#define LR1110_MODEM_EVENT_HEADER_LENGTH ( 2 ) +#define LR1110_MODEM_TEST_MODE_TST_READ_PKT_COUNTER_RX_CONT_RBUFFER_LENGTH ( 4 ) + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +enum +{ + LR1110_MODEM_GET_EVENT_CMD = 0x00, + LR1110_MODEM_GET_VERSION_CMD = 0x01, + LR1110_MODEM_RESET_CMD = 0x02, + LR1110_MODEM_RESET_CHARGE_CMD = 0x04, + LR1110_MODEM_GET_CHARGE_CMD = 0x05, + LR1110_MODEM_GET_TX_POWER_OFFSET_CMD = 0x06, + LR1110_MODEM_SET_TX_POWER_OFFSET_CMD = 0x07, + LR1110_MODEM_TEST_CMD = 0x08, + LR1110_MODEM_GET_GPS_TIME_CMD = 0x0A, + LR1110_MODEM_GET_STATUS_CMD = 0x0B, + LR1110_MODEM_SET_ALARM_TIMER_CMD = 0x0C, + LR1110_MODEM_GET_PIN_CMD = 0x0E, + LR1110_MODEM_GET_CHIP_EUI_CMD = 0x0F, + LR1110_MODEM_GET_JOIN_EUI_CMD = 0x10, + LR1110_MODEM_SET_JOIN_EUI_CMD = 0x11, + LR1110_MODEM_GET_DEV_EUI_CMD = 0x12, + LR1110_MODEM_SET_DEV_EUI_CMD = 0x13, + LR1110_MODEM_SET_APP_KEY_CMD = 0x14, + LR1110_MODEM_GET_CLASS_CMD = 0x15, + LR1110_MODEM_SET_CLASS_CMD = 0x16, + LR1110_MODEM_GET_REGION_CMD = 0x18, + LR1110_MODEM_SET_REGION_CMD = 0x19, + LR1110_MODEM_LIST_REGIONS_CMD = 0x1A, + LR1110_MODEM_GET_ADR_PROFILE_CMD = 0x1B, + LR1110_MODEM_SET_ADR_PROFILE_CMD = 0x1C, + LR1110_MODEM_GET_DM_PORT_CMD = 0x1D, + LR1110_MODEM_SET_DM_PORT_CMD = 0x1E, + LR1110_MODEM_GET_DM_INFO_INTERVAL_CMD = 0x1F, + LR1110_MODEM_SET_DM_INFO_INTERVAL_CMD = 0x20, + LR1110_MODEM_GET_DM_INFO_FIELDS_CMD = 0x21, + LR1110_MODEM_SET_DM_INFO_FIELDS_CMD = 0x22, + LR1110_MODEM_DM_STATUS_CMD = 0x23, + LR1110_MODEM_APP_STATUS_CMD = 0x24, + LR1110_MODEM_JOIN_CMD = 0x25, + LR1110_MODEM_LEAVE_NETWORK_CMD = 0x26, + LR1110_MODEM_SUSPEND_MODEM_COM_CMD = 0x27, + LR1110_MODEM_GET_NEXT_TX_MAX_PAYLOAD_CMD = 0x28, + LR1110_MODEM_REQUEST_TX_CMD = 0x29, + LR1110_MODEM_EMERGENCY_TX_CMD = 0x2A, + LR1110_MODEM_UPLOAD_INIT_CMD = 0x2B, + LR1110_MODEM_UPLOAD_DATA_CMD = 0x2C, + LR1110_MODEM_UPLOAD_START_CMD = 0x2D, + LR1110_MODEM_STREAM_INIT_CMD = 0x2E, + LR1110_MODEM_SEND_STREAM_DATA_CMD = 0x2F, + LR1110_MODEM_STREAM_STATUS_CMD = 0x30, + LR1110_MODEM_GET_RSP_SIZE_CMD = 0x31, + LR1110_MODEM_SET_GPS_TIME_CMD = 0x32, + LR1110_MODEM_GET_EVENT_SIZE_CMD = 0x33, + LR1110_MODEM_DERIVE_KEYS_CMD = 0x34, + LR1110_MODEM_MANAGE_RF_OUTPUT_CMD = 0x36, + LR1110_MODEM_SET_ALC_SYNC_PORT_CMD = 0x37, + LR1110_MODEM_GET_ALC_SYNC_PORT_CMD = 0x38, + LR1110_MODEM_SET_ALC_SYNC_MODE_CMD = 0x39, + LR1110_MODEM_GET_ALC_SYNC_MODE_CMD = 0x3A, + LR1110_MODEM_SET_CONNECTION_TIMEOUT_CMD = 0x3C, + LR1110_MODEM_GET_CONNECTION_TIMEOUT_CMD = 0x3D, + LR1110_MODEM_SET_CERTIFICATION_MODE_CMD = 0x3E, + LR1110_MODEM_GET_CERTIFICATION_MODE_CMD = 0x3F, + LR1110_MODEM_GET_LORAWAN_STATUS_CMD = 0x40, + LR1110_MODEM_WRITE_USER_DEFINED_CHARGE_COUNTER_CMD = 0x41, + LR1110_MODEM_READ_USER_DEFINED_CHARGE_COUNTER_CMD = 0x42, + LR1110_MODEM_SELECT_CHARGE_UPLINK_CMD = 0x43, + LR1110_MODEM_GET_DUTY_CYCLE_STATUS_CMD = 0x44, + LR1110_MODEM_ACTIVATE_DUTY_CYCLE_CMD = 0x45, +}; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief This command returns the number of bytes of next Event stored in LR1110 Modem. The returned value is the + * length encoded in two bytes. + * + * \param [in] context Chip implementation context + * + * \param [out] event_size Event size encoded in two bytes + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_event_size( const void* context, uint16_t* event_size ); + +/*! + * \brief This command returns size of command response to read + * + * \param [in] context Chip implementation context + * + * \param [in] cmd Command ID of the read command to be analyzed + * + * \param [out] cmd_rsp_size Response size + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_cmd_rsp_size( const void* context, uint8_t cmd, uint8_t* cmd_rsp_size ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +lr1110_modem_response_code_t lr1110_modem_get_event( const void* context, lr1110_modem_event_fields_t* event_fields ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_EVENT_CMD_LENGTH]; + uint16_t event_size; + lr1110_modem_response_code_t rc; + + /* Read the event size */ + rc = lr1110_modem_get_event_size( context, &event_size ); + + if( ( event_size >= LR1110_MODEM_EVENT_HEADER_LENGTH ) && ( rc == LR1110_MODEM_RESPONSE_CODE_OK ) ) + { + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_EVENT_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_EVENT_CMD_LENGTH, event_fields->buffer, event_size ); + + event_fields->event_type = ( lr1110_modem_lorawan_event_type_t ) event_fields->buffer[0]; + event_fields->event_count = event_fields->buffer[1]; + event_fields->buffer_len = event_size - LR1110_MODEM_EVENT_HEADER_LENGTH; // Remove type and count + + for( uint16_t i = 0; i < event_fields->buffer_len; i++ ) + { + event_fields->buffer[i] = event_fields->buffer[i + LR1110_MODEM_EVENT_HEADER_LENGTH]; + } + } + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_get_version( const void* context, lr1110_modem_version_t* version ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_VERSION_CMD_LENGTH]; + uint8_t rbuffer[LR1110_MODEM_GET_VERSION_RBUFFER_LENGTH] = { 0x00 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_VERSION_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, LR1110_MODEM_GET_VERSION_CMD_LENGTH, + rbuffer, LR1110_MODEM_GET_VERSION_RBUFFER_LENGTH ); + + version->bootloader = ( ( uint32_t ) rbuffer[0] << 24 ) + ( ( uint32_t ) rbuffer[1] << 16 ) + + ( ( uint32_t ) rbuffer[2] << 8 ) + ( ( uint32_t ) rbuffer[3] ); + version->functionality = ( lr1110_modem_functionality_t ) rbuffer[4]; + version->firmware = + ( ( uint32_t ) rbuffer[5] << 16 ) + ( ( uint32_t ) rbuffer[6] << 8 ) + ( ( uint32_t ) rbuffer[7] ); + version->lorawan = ( ( uint16_t ) rbuffer[8] << 8 ) + rbuffer[9]; + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_reset( const void* context ) +{ + uint8_t cbuffer[LR1110_MODEM_RESET_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_RESET_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, LR1110_MODEM_RESET_CMD_LENGTH, 0, + 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_reset_charge( const void* context ) +{ + uint8_t cbuffer[LR1110_MODEM_RESET_CHARGE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_RESET_CHARGE_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_RESET_CHARGE_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_charge( const void* context, uint32_t* charge ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_CHARGE_CMD_LENGTH]; + uint8_t rbuffer[sizeof( uint32_t )] = { 0x00 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_CHARGE_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, LR1110_MODEM_GET_CHARGE_CMD_LENGTH, + rbuffer, sizeof( uint32_t ) ); + + *charge = ( ( uint32_t ) rbuffer[0] << 24 ) + ( ( uint32_t ) rbuffer[1] << 16 ) + ( ( uint32_t ) rbuffer[2] << 8 ) + + ( ( uint32_t ) rbuffer[3] ); + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_get_tx_power_offset( const void* context, int8_t* tx_power_offset ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_TX_POWER_OFFSET_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_TX_POWER_OFFSET_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_TX_POWER_OFFSET_CMD_LENGTH, ( uint8_t* ) tx_power_offset, sizeof( int8_t ) ); +} + +lr1110_modem_response_code_t lr1110_modem_set_tx_power_offset( const void* context, const int8_t tx_power_offset ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_TX_POWER_OFFSET_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_TX_POWER_OFFSET_CMD; + + cbuffer[2] = ( uint8_t ) tx_power_offset; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_SET_TX_POWER_OFFSET_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_mode_start( const void* context ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_START_CMD_LENGTH]; + const uint8_t test_msg[] = { 'T', 'E', 'S', 'T', 'T', 'E', 'S', 'T' }; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_START; + + for( uint8_t i = 0; i < sizeof( test_msg ); i++ ) + { + cbuffer[i + 3] = test_msg[i]; + } + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_TEST_MODE_TST_START_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_nop( const void* context ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_NOP_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_NOP; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_TEST_MODE_TST_NOP_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_tx_single( const void* context, uint32_t frequency, int8_t tx_power, + lr1110_modem_tst_mode_sf_t sf, lr1110_modem_tst_mode_bw_t bw, + lr1110_modem_tst_mode_cr_t cr, uint8_t payload_length ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_TX_SINGLE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_TX_SINGLE; + cbuffer[3] = ( uint8_t )( ( frequency & 0xFF000000 ) >> 24 ); + cbuffer[4] = ( uint8_t )( ( frequency & 0x00FF0000 ) >> 16 ); + cbuffer[5] = ( uint8_t )( ( frequency & 0x0000FF00 ) >> 8 ); + cbuffer[6] = ( uint8_t )( frequency & 0x000000FF ); + cbuffer[7] = tx_power; + cbuffer[8] = ( uint8_t ) sf; + cbuffer[9] = ( uint8_t ) bw; + cbuffer[10] = ( uint8_t ) cr; + cbuffer[11] = payload_length; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_TEST_MODE_TST_TX_SINGLE_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_tx_cont( const void* context, uint32_t frequency, int8_t tx_power, + lr1110_modem_tst_mode_sf_t sf, lr1110_modem_tst_mode_bw_t bw, + lr1110_modem_tst_mode_cr_t cr, uint8_t payload_length ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_TX_CONT_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_TX_CONT; + cbuffer[3] = ( uint8_t )( ( frequency & 0xFF000000 ) >> 24 ); + cbuffer[4] = ( uint8_t )( ( frequency & 0x00FF0000 ) >> 16 ); + cbuffer[5] = ( uint8_t )( ( frequency & 0x0000FF00 ) >> 8 ); + cbuffer[6] = ( uint8_t )( frequency & 0x000000FF ); + cbuffer[7] = tx_power; + cbuffer[8] = ( uint8_t ) sf; + cbuffer[9] = ( uint8_t ) bw; + cbuffer[10] = ( uint8_t ) cr; + cbuffer[11] = payload_length; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_TEST_MODE_TST_TX_CONT_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_tx_cw( const void* context, uint32_t frequency, int8_t tx_power ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_CW_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_CW; + cbuffer[3] = ( uint8_t )( ( frequency & 0xFF000000 ) >> 24 ); + cbuffer[4] = ( uint8_t )( ( frequency & 0x00FF0000 ) >> 16 ); + cbuffer[5] = ( uint8_t )( ( frequency & 0x0000FF00 ) >> 8 ); + cbuffer[6] = ( uint8_t )( frequency & 0x000000FF ); + cbuffer[7] = tx_power; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_TEST_MODE_TST_CW_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_rx_cont( const void* context, uint32_t frequency, + lr1110_modem_tst_mode_sf_t sf, lr1110_modem_tst_mode_bw_t bw, + lr1110_modem_tst_mode_cr_t cr ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_RX_CONT_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_RX_CONT; + cbuffer[3] = ( uint8_t )( ( frequency & 0xFF000000 ) >> 24 ); + cbuffer[4] = ( uint8_t )( ( frequency & 0x00FF0000 ) >> 16 ); + cbuffer[5] = ( uint8_t )( ( frequency & 0x0000FF00 ) >> 8 ); + cbuffer[6] = ( uint8_t )( frequency & 0x000000FF ); + cbuffer[7] = ( uint8_t ) sf; + cbuffer[8] = ( uint8_t ) bw; + cbuffer[9] = ( uint8_t ) cr; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_TEST_MODE_TST_RX_CONT_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_read_packet_counter_rx_cont( const void* context, + uint32_t* rx_packet_counter ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_READ_PKT_COUNTER_RX_CONT_CMD_LENGTH]; + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_READ_RX_PKT_COUNTER_RX_CONT; + + uint8_t rbuffer[LR1110_MODEM_TEST_MODE_TST_READ_PKT_COUNTER_RX_CONT_RBUFFER_LENGTH] = { 0 }; + + const lr1110_modem_response_code_t response_code = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_TEST_MODE_TST_READ_PKT_COUNTER_RX_CONT_CMD_LENGTH, rbuffer, + LR1110_MODEM_TEST_MODE_TST_READ_PKT_COUNTER_RX_CONT_RBUFFER_LENGTH ); + + *rx_packet_counter = ( ( uint32_t ) rbuffer[0] << 24 ) + ( ( uint32_t ) rbuffer[1] << 16 ) + + ( ( uint32_t ) rbuffer[2] << 8 ) + ( ( uint32_t ) rbuffer[3] ); + + return response_code; +} + +lr1110_modem_response_code_t lr1110_modem_test_rssi( const void* context, uint32_t frequency, uint16_t time_ms, + lr1110_modem_tst_mode_bw_t bw ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_RSSI_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_RSSI; + cbuffer[3] = ( uint8_t )( ( frequency & 0xFF000000 ) >> 24 ); + cbuffer[4] = ( uint8_t )( ( frequency & 0x00FF0000 ) >> 16 ); + cbuffer[5] = ( uint8_t )( ( frequency & 0x0000FF00 ) >> 8 ); + cbuffer[6] = ( uint8_t )( frequency & 0x000000FF ); + cbuffer[7] = ( uint8_t )( time_ms >> 8 ); + cbuffer[8] = ( uint8_t )( time_ms ); + cbuffer[9] = bw; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_TEST_MODE_TST_RSSI_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_radio_rst( const void* context ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_RADIO_RST_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_RADIO_RST; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_TEST_MODE_TST_RADIO_RST_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_exit( const void* context ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_EXIT_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_EXIT; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_TEST_MODE_TST_EXIT_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_busy_loop( const void* context ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_BUSY_LOOP_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_BUSY_LOOP; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_TEST_MODE_TST_BUSY_LOOP_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_panic( const void* context ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_PANIC_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_PANIC; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_TEST_MODE_TST_PANIC_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_watchdog( const void* context ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_WATCHDOG_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_WATCHDOG; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_TEST_MODE_TST_WATCHDOG_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_tx_single_preamble( const void* context, uint32_t frequency, + int8_t tx_power, lr1110_modem_tst_mode_sf_t sf, + lr1110_modem_tst_mode_bw_t bw, + lr1110_modem_tst_mode_cr_t cr, + uint8_t payload_length, uint16_t preamble_length ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_TX_SINGLE_PREAM_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_TX_SINGLE_PREAM; + cbuffer[3] = ( uint8_t )( ( frequency & 0xFF000000 ) >> 24 ); + cbuffer[4] = ( uint8_t )( ( frequency & 0x00FF0000 ) >> 16 ); + cbuffer[5] = ( uint8_t )( ( frequency & 0x0000FF00 ) >> 8 ); + cbuffer[6] = ( uint8_t )( frequency & 0x000000FF ); + cbuffer[7] = tx_power; + cbuffer[8] = ( uint8_t ) sf; + cbuffer[9] = ( uint8_t ) bw; + cbuffer[10] = ( uint8_t ) cr; + cbuffer[11] = payload_length; + cbuffer[12] = ( uint8_t )( preamble_length >> 8 ); + cbuffer[13] = ( uint8_t )( preamble_length ); + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_TEST_MODE_TST_TX_SINGLE_PREAM_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_read_rssi( const void* context, int8_t* rssi ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_READ_RSSI_CMD_LENGTH]; + uint8_t rbuffer[sizeof( uint8_t )] = { 0x00 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_READ_RSSI; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_TEST_MODE_READ_RSSI_CMD_LENGTH, rbuffer, sizeof( uint8_t ) ); + + *rssi = ( int8_t )( rbuffer[0] - 64 ); + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_test_rssi_2g4( const void* context, uint8_t channel, uint16_t time_ms, + lr1110_modem_tst_mode_bw_t bw ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_RSSI_2G4_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_RSSI_2G4; + + cbuffer[3] = channel; + cbuffer[4] = ( uint8_t )( time_ms >> 8 ); + cbuffer[5] = ( uint8_t ) time_ms; + cbuffer[6] = ( uint8_t ) bw; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_TEST_MODE_TST_RSSI_2G4_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_test_rssi_gnss( + const void* context, lr1110_modem_tst_mode_constellation_t constellation_modulation, uint16_t time_ms, + lr1110_modem_tst_mode_bw_t bw ) +{ + uint8_t cbuffer[LR1110_MODEM_TEST_MODE_TST_RSSI_GNSS_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_TEST_CMD; + cbuffer[2] = LR1110_MODEM_TEST_MODE_TST_RSSI_GNSS; + + cbuffer[3] = constellation_modulation; + cbuffer[4] = ( uint8_t )( time_ms >> 8 ); + cbuffer[5] = ( uint8_t ) time_ms; + cbuffer[6] = ( uint8_t ) bw; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_TEST_MODE_TST_RSSI_GNSS_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_gps_time( const void* context, uint32_t* time ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_GPS_TIME_CMD_LENGTH]; + uint8_t rbuffer[sizeof( uint32_t )] = { 0x00 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_GPS_TIME_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, LR1110_MODEM_GET_GPS_TIME_CMD_LENGTH, + rbuffer, sizeof( uint32_t ) ); + + *time = ( ( uint32_t ) rbuffer[0] << 24 ) + ( ( uint32_t ) rbuffer[1] << 16 ) + ( ( uint32_t ) rbuffer[2] << 8 ) + + ( ( uint32_t ) rbuffer[3] ); + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_get_status( const void* context, lr1110_modem_status_t* status ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_STATUS_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_STATUS_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, LR1110_MODEM_GET_STATUS_CMD_LENGTH, + ( uint8_t* ) status, sizeof( uint8_t ) ); +} + +lr1110_modem_response_code_t lr1110_modem_set_alarm_timer( const void* context, uint32_t seconds ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_ALARM_TIMER_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_ALARM_TIMER_CMD; + + cbuffer[2] = ( uint8_t )( seconds >> 24 ); + cbuffer[3] = ( uint8_t )( seconds >> 16 ); + cbuffer[4] = ( uint8_t )( seconds >> 8 ); + cbuffer[5] = ( uint8_t ) seconds; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_SET_ALARM_TIMER_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_pin( const void* context, uint32_t* pin ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_PIN_CMD_LENGTH]; + uint8_t rbuffer[sizeof( uint32_t )] = { 0x00 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_PIN_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, LR1110_MODEM_GET_PIN_CMD_LENGTH, + rbuffer, sizeof( uint32_t ) ); + + *pin = ( ( uint32_t ) rbuffer[0] << 24 ) + ( ( uint32_t ) rbuffer[1] << 16 ) + ( ( uint32_t ) rbuffer[2] << 8 ) + + ( ( uint32_t ) rbuffer[3] ); + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_get_chip_eui( const void* context, lr1110_modem_chip_eui_t chip_eui ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_CHIP_EUI_CMD_LENGTH]; + uint8_t rbuffer[LR1110_MODEM_CHIP_EUI_RBUFFER_LENGTH] = { 0x00 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_CHIP_EUI_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, LR1110_MODEM_GET_CHIP_EUI_CMD_LENGTH, + rbuffer, LR1110_MODEM_CHIP_EUI_RBUFFER_LENGTH ); + + for( uint8_t i = 0; i < LR1110_MODEM_CHIP_EUI_RBUFFER_LENGTH; i++ ) + { + chip_eui[i] = rbuffer[i]; + } + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_get_join_eui( const void* context, uint8_t* join_eui ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_JOIN_EUI_CMD_LENGTH]; + uint8_t rbuffer[LR1110_MODEM_JOIN_EUI_BUFFER_LENGTH] = { 0x00 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_JOIN_EUI_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, LR1110_MODEM_GET_JOIN_EUI_CMD_LENGTH, + rbuffer, LR1110_MODEM_JOIN_EUI_BUFFER_LENGTH ); + + for( uint8_t i = 0; i < LR1110_MODEM_JOIN_EUI_BUFFER_LENGTH; i++ ) + { + join_eui[i] = rbuffer[i]; + } + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_set_join_eui( const void* context, const uint8_t* join_eui ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_JOIN_EUI_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_JOIN_EUI_CMD; + + for( uint8_t i = 0; i < LR1110_MODEM_JOIN_EUI_BUFFER_LENGTH; i++ ) + { + cbuffer[2 + i] = join_eui[i]; + } + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_SET_JOIN_EUI_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_dev_eui( const void* context, uint8_t* dev_eui ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_DEV_EUI_CMD_LENGTH]; + uint8_t rbuffer[LR1110_MODEM_DEV_EUI_BUFFER_LENGTH] = { 0x00 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_DEV_EUI_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, LR1110_MODEM_GET_DEV_EUI_CMD_LENGTH, + rbuffer, LR1110_MODEM_DEV_EUI_BUFFER_LENGTH ); + + for( uint8_t i = 0; i < LR1110_MODEM_DEV_EUI_BUFFER_LENGTH; i++ ) + { + dev_eui[i] = rbuffer[i]; + } + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_set_dev_eui( const void* context, const uint8_t* dev_eui ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_DEV_EUI_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_DEV_EUI_CMD; + + for( uint8_t i = 0; i < LR1110_MODEM_DEV_EUI_BUFFER_LENGTH; i++ ) + { + cbuffer[2 + i] = dev_eui[i]; + } + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_SET_DEV_EUI_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_set_app_key( const void* context, const uint8_t* app_key ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_APP_KEY_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_APP_KEY_CMD; + + for( uint8_t i = 0; i < LR1110_MODEM_APP_KEY_LENGTH; i++ ) + { + cbuffer[2 + i] = app_key[i]; + } + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_SET_APP_KEY_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_class( const void* context, lr1110_modem_classes_t* modem_class ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_CLASS_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_CLASS_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, LR1110_MODEM_GET_CLASS_CMD_LENGTH, + ( uint8_t* ) modem_class, sizeof( uint8_t ) ); +} + +lr1110_modem_response_code_t lr1110_modem_set_class( const void* context, const lr1110_modem_classes_t modem_class ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_CLASS_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_CLASS_CMD; + + cbuffer[2] = ( uint8_t ) modem_class; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, LR1110_MODEM_SET_CLASS_CMD_LENGTH, + 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_region( const void* context, lr1110_modem_regions_t* region ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_REGION_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_REGION_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, LR1110_MODEM_GET_REGION_CMD_LENGTH, + ( uint8_t* ) region, sizeof( uint8_t ) ); +} + +lr1110_modem_response_code_t lr1110_modem_set_region( const void* context, const lr1110_modem_regions_t region ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_REGION_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_REGION_CMD; + + cbuffer[2] = ( uint8_t ) region; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_SET_REGION_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_list_regions( const void* context, lr1110_modem_regions_list_t region_codes, + uint8_t* region_codes_size ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_LIST_REGION_CMD_LENGTH]; + uint8_t rbuffer[LR1110_MODEM_REGIONS_NUMBER]; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_LIST_REGIONS_CMD; + + rc = lr1110_modem_get_cmd_rsp_size( context, LR1110_MODEM_LIST_REGIONS_CMD, region_codes_size ); + + if( rc == LR1110_MODEM_RESPONSE_CODE_OK ) + { + if( *region_codes_size == LR1110_MODEM_REGIONS_NUMBER ) + { + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_LIST_REGION_CMD_LENGTH, rbuffer, *region_codes_size ); + + for( uint8_t i = 0; i < *region_codes_size; i++ ) + { + region_codes[i] = ( lr1110_modem_regions_t ) rbuffer[i]; + } + } + + else + { + rc = LR1110_MODEM_RESPONSE_CODE_INVALID; + } + } + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_get_adr_profile( const void* context, + lr1110_modem_adr_profiles_t* adr_profile ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_ADR_PROFILE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_ADR_PROFILE_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_ADR_PROFILE_CMD_LENGTH, ( uint8_t* ) adr_profile, sizeof( uint8_t ) ); +} + +lr1110_modem_response_code_t lr1110_modem_set_adr_profile( const void* context, + const lr1110_modem_adr_profiles_t adr_profile, + const uint8_t* adr_custom_list ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_ADR_PROFILE_CMD_LENGTH]; + uint8_t data_length = 0; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_ADR_PROFILE_CMD; + + cbuffer[2] = ( uint8_t ) adr_profile; + + if( adr_profile == LR1110_MODEM_ADR_PROFILE_CUSTOM ) + { + data_length = 16; + } + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_SET_ADR_PROFILE_CMD_LENGTH, adr_custom_list, data_length ); +} + +lr1110_modem_response_code_t lr1110_modem_get_dm_port( const void* context, uint8_t* port ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_DM_PORT_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_DM_PORT_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_DM_PORT_CMD_LENGTH, port, sizeof( uint8_t ) ); +} + +lr1110_modem_response_code_t lr1110_modem_set_dm_port( const void* context, const uint8_t port ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_DM_PORT_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_DM_PORT_CMD; + + cbuffer[2] = ( uint8_t ) port; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_SET_DM_PORT_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_dm_info_interval( const void* context, uint8_t* interval ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_DM_INTERVAL_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_DM_INFO_INTERVAL_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_DM_INTERVAL_CMD_LENGTH, interval, sizeof( uint8_t ) ); +} + +lr1110_modem_response_code_t lr1110_modem_set_dm_info_interval( const void* context, + const lr1110_modem_reporting_interval_format_t format, + const uint8_t interval ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_DM_INTERVAL_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_DM_INFO_INTERVAL_CMD; + + cbuffer[2] = ( ( uint8_t ) format << 6 ) + ( interval & 0x3F ); + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_SET_DM_INTERVAL_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_dm_info_field( const void* context, + lr1110_modem_dm_info_fields_t* dm_info_fields ) +{ + lr1110_modem_response_code_t rc; + + uint8_t cbuffer[LR1110_MODEM_GET_DM_FIELDS_CMD_LENGTH]; + uint8_t cmd_rsp_size; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_DM_INFO_FIELDS_CMD; + + rc = lr1110_modem_get_cmd_rsp_size( context, LR1110_MODEM_GET_DM_INFO_FIELDS_CMD, &cmd_rsp_size ); + + dm_info_fields->dm_info_length = cmd_rsp_size; + + if( ( dm_info_fields->dm_info_length > 0 ) && ( rc == LR1110_MODEM_RESPONSE_CODE_OK ) ) + { + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_DM_FIELDS_CMD_LENGTH, ( uint8_t* ) dm_info_fields->dm_info_field, + dm_info_fields->dm_info_length ); + } + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_set_dm_info_field( const void* context, + const lr1110_modem_dm_info_fields_t* dm_info_fields ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_DM_FIELDS_CMD_LENGTH + LR1110_MODEM_INFO_FIELDS_RBUFFER_MAX_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_DM_INFO_FIELDS_CMD; + + for( uint8_t i = 0; i < dm_info_fields->dm_info_length; i++ ) + { + cbuffer[2 + i] = dm_info_fields->dm_info_field[i]; + } + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_SET_DM_FIELDS_CMD_LENGTH + dm_info_fields->dm_info_length, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_send_dm_status( const void* context, + lr1110_modem_dm_info_fields_t dm_info_fields ) +{ + uint8_t cbuffer[LR1110_MODEM_SEND_DM_STATUS_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_DM_STATUS_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_SEND_DM_STATUS_CMD_LENGTH, ( uint8_t* ) dm_info_fields.dm_info_field, + dm_info_fields.dm_info_length ); +} + +lr1110_modem_response_code_t lr1110_modem_set_app_status( const void* context, uint8_t* app_status ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_APP_STATUS_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_APP_STATUS_CMD; + + for( uint8_t i = 0; i < 8; i++ ) + { + cbuffer[2 + i] = app_status[i]; + } + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_SET_APP_STATUS_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_join( const void* context ) +{ + uint8_t cbuffer[LR1110_MODEM_JOIN_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_JOIN_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, LR1110_MODEM_JOIN_CMD_LENGTH, 0, + 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_leave_network( const void* context ) +{ + uint8_t cbuffer[LR1110_MODEM_LEAVE_NETWORK_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_LEAVE_NETWORK_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_LEAVE_NETWORK_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_suspend( const void* context, const lr1110_modem_suspend_t suspend ) +{ + uint8_t cbuffer[LR1110_MODEM_SUSPEND_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SUSPEND_MODEM_COM_CMD; + + cbuffer[2] = suspend; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, LR1110_MODEM_SUSPEND_CMD_LENGTH, + 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_next_tx_max_payload( const void* context, uint8_t* tx_max_payload ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_NEXT_TX_MAX_PAYLOAD_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_NEXT_TX_MAX_PAYLOAD_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_NEXT_TX_MAX_PAYLOAD_CMD_LENGTH, tx_max_payload, sizeof( uint8_t ) ); +} + +lr1110_modem_response_code_t lr1110_modem_request_tx( const void* context, const uint8_t port, + const lr1110_modem_uplink_type_t uplink_type, const uint8_t* data, + const uint8_t length ) +{ + uint8_t cbuffer[LR1110_MODEM_REQUEST_TX_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_REQUEST_TX_CMD; + + cbuffer[2] = port; + cbuffer[3] = ( uint8_t ) uplink_type; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_REQUEST_TX_CMD_LENGTH, data, length ); +} + +lr1110_modem_response_code_t lr1110_modem_emergency_tx( const void* context, const uint8_t port, + const lr1110_modem_uplink_type_t uplink_type, + const uint8_t* data, const uint8_t length ) +{ + uint8_t cbuffer[LR1110_MODEM_EMERGENCY_TX_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_EMERGENCY_TX_CMD; + + cbuffer[2] = port; + cbuffer[3] = ( uint8_t ) uplink_type; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_EMERGENCY_TX_CMD_LENGTH, data, length ); +} + +lr1110_modem_response_code_t lr1110_modem_upload_init( const void* context, const uint8_t port, + const lr1110_modem_encryption_mode_t encryption_mode, + const uint16_t size, const uint16_t interval ) +{ + uint8_t cbuffer[LR1110_MODEM_UPLOAD_INIT_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_UPLOAD_INIT_CMD; + + cbuffer[2] = port; + cbuffer[3] = ( uint8_t ) encryption_mode; + cbuffer[4] = ( uint8_t )( size >> 8 ); + cbuffer[5] = ( uint8_t ) size; + cbuffer[6] = ( uint8_t )( interval >> 8 ); + cbuffer[7] = ( uint8_t ) interval; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_UPLOAD_INIT_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_upload_data( const void* context, const uint8_t* data, const uint8_t length ) +{ + uint8_t cbuffer[LR1110_MODEM_UPLOAD_DATA_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_UPLOAD_DATA_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_UPLOAD_DATA_CMD_LENGTH, data, length ); +} + +lr1110_modem_response_code_t lr1110_modem_upload_start( const void* context, const uint32_t crc ) +{ + uint8_t cbuffer[LR1110_MODEM_UPLOAD_START_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_UPLOAD_START_CMD; + + cbuffer[2] = ( uint8_t )( crc >> 24 ); + cbuffer[3] = ( uint8_t )( crc >> 16 ); + cbuffer[4] = ( uint8_t )( crc >> 8 ); + cbuffer[5] = ( uint8_t ) crc; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_UPLOAD_START_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_stream_init( const void* context, const uint8_t port, + const lr1110_modem_encryption_mode_t encryption_mode ) +{ + uint8_t cbuffer[LR1110_MODEM_STREAM_INIT_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_STREAM_INIT_CMD; + + cbuffer[2] = port; + cbuffer[3] = ( uint8_t ) encryption_mode; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_STREAM_INIT_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_send_stream_data( const void* context, const uint8_t port, + const uint8_t* record, const uint8_t length ) +{ + uint8_t cbuffer[LR1110_MODEM_SEND_STREAM_DATA_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SEND_STREAM_DATA_CMD; + + cbuffer[2] = port; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_SEND_STREAM_DATA_CMD_LENGTH, record, length ); +} + +lr1110_modem_response_code_t lr1110_modem_stream_status( const void* context, const uint8_t port, + lr1110_modem_stream_status_t* stream_status ) +{ + uint8_t cbuffer[LR1110_MODEM_STREAM_STATUS_CMD_LENGTH]; + uint8_t rbuffer[LR1110_MODEM_GET_STREAM_STATUS_RBUFFER_LENGTH] = { 0x00 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_STREAM_STATUS_CMD; + + cbuffer[2] = port; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, + LR1110_MODEM_STREAM_STATUS_CMD_LENGTH, rbuffer, + LR1110_MODEM_GET_STREAM_STATUS_RBUFFER_LENGTH ); + + stream_status->pending = ( rbuffer[0] << 8 ) + rbuffer[1]; + stream_status->free = ( rbuffer[2] << 8 ) + rbuffer[3]; + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_get_cmd_rsp_size( const void* context, uint8_t cmd, uint8_t* cmd_rsp_size ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_CMD_RSP_SIZE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_RSP_SIZE_CMD; + + cbuffer[2] = cmd; + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_CMD_RSP_SIZE_CMD_LENGTH, cmd_rsp_size, sizeof( uint8_t ) ); +} + +lr1110_modem_response_code_t lr1110_modem_set_gps_time( const void* context, const uint32_t gps_time ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_GPS_TIME_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_GPS_TIME_CMD; + + cbuffer[2] = ( uint8_t )( gps_time >> 24 ); + cbuffer[3] = ( uint8_t )( gps_time >> 16 ); + cbuffer[4] = ( uint8_t )( gps_time >> 8 ); + cbuffer[5] = ( uint8_t ) gps_time; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_SET_GPS_TIME_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_event_size( const void* context, uint16_t* event_size ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_EVENT_SIZE_CMD_LENGTH]; + uint8_t rbuffer[2] = { 0x00 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_EVENT_SIZE_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, + LR1110_MODEM_GET_EVENT_SIZE_CMD_LENGTH, rbuffer, 2 ); + + *event_size = ( ( uint16_t ) rbuffer[0] << 8 ) + ( uint16_t ) rbuffer[1]; + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_derive_keys( const void* context ) +{ + uint8_t cbuffer[LR1110_MODEM_DERIVE_KEYS_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_DERIVE_KEYS_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_DERIVE_KEYS_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_set_rf_output( const void* context, + const lr1110_modem_radio_pa_selection_t output ) +{ + uint8_t cbuffer[LR1110_MODEM_MANAGE_RF_OUTPUT_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_MANAGE_RF_OUTPUT_CMD; + + cbuffer[2] = ( uint8_t ) output; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_MANAGE_RF_OUTPUT_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_set_alc_sync_port( const void* context, const uint8_t port ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_ALC_SYNC_PORT_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_ALC_SYNC_PORT_CMD; + + cbuffer[2] = port; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_SET_ALC_SYNC_PORT_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_alc_sync_port( const void* context, uint8_t* port ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_ALC_SYNC_PORT_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_ALC_SYNC_PORT_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_ALC_SYNC_PORT_CMD_LENGTH, port, sizeof( uint8_t ) ); +} + +lr1110_modem_response_code_t lr1110_modem_set_alc_sync_mode( const void* context, + const lr1110_modem_alc_sync_mode_t mode ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_ALC_SYNC_MODE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_ALC_SYNC_MODE_CMD; + + cbuffer[2] = ( uint8_t ) mode; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_SET_ALC_SYNC_MODE_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_alc_sync_mode( const void* context, lr1110_modem_alc_sync_mode_t* mode ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_ALC_SYNC_MODE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_ALC_SYNC_MODE_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_ALC_SYNC_MODE_CMD_LENGTH, ( uint8_t* ) mode, + sizeof( lr1110_modem_alc_sync_mode_t ) ); +} + +lr1110_modem_response_code_t lr1110_modem_set_connection_timeout( const void* context, + const uint16_t nb_uplink_mobile_static, + const uint16_t nb_uplink_reset ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_CONNECTION_TIMEOUT_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_CONNECTION_TIMEOUT_CMD; + + cbuffer[2] = ( uint8_t )( nb_uplink_mobile_static >> 8 ); + cbuffer[3] = ( uint8_t ) nb_uplink_mobile_static; + cbuffer[4] = ( uint8_t )( nb_uplink_reset >> 8 ); + cbuffer[5] = ( uint8_t ) nb_uplink_reset; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_SET_CONNECTION_TIMEOUT_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_connection_timeout( const void* context, + uint16_t* nb_uplink_mobile_static, + uint16_t* nb_uplink_reset ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_CONNECTION_TIMEOUT_CMD_LENGTH]; + uint8_t rbuffer[sizeof( uint32_t )] = { 0x00 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_CONNECTION_TIMEOUT_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_CONNECTION_TIMEOUT_CMD_LENGTH, rbuffer, sizeof( uint32_t ) ); + + *nb_uplink_mobile_static = ( ( uint16_t ) rbuffer[0] << 8 ) + ( uint16_t ) rbuffer[1]; + + *nb_uplink_reset = ( ( uint16_t ) rbuffer[2] << 8 ) + ( uint16_t ) rbuffer[3]; + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_get_lorawan_state( const void* context, + lr1110_modem_lorawan_state_t* lorawan_state ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_LORAWAN_STATE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_LORAWAN_STATUS_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_LORAWAN_STATE_CMD_LENGTH, ( uint8_t* ) lorawan_state, sizeof( uint8_t ) ); +} + +lr1110_modem_response_code_t lr1110_modem_write_user_defined_charge_counter( const void* context, + const uint16_t charge ) +{ + uint8_t cbuffer[LR1110_MODEM_WRITE_USER_DEFINED_CHARGE_COUNTER_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_WRITE_USER_DEFINED_CHARGE_COUNTER_CMD; + + cbuffer[2] = ( uint8_t )( charge >> 8 ); + cbuffer[3] = ( uint8_t ) charge; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_WRITE_USER_DEFINED_CHARGE_COUNTER_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_read_user_defined_charge_counter( const void* context, uint16_t* charge ) +{ + uint8_t cbuffer[LR1110_MODEM_READ_USER_DEFINED_CHARGE_COUNTER_CMD_LENGTH]; + uint8_t rbuffer[sizeof( uint16_t )] = { 0x00 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_READ_USER_DEFINED_CHARGE_COUNTER_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_READ_USER_DEFINED_CHARGE_COUNTER_CMD_LENGTH, rbuffer, sizeof( uint16_t ) ); + + *charge = ( ( uint16_t ) rbuffer[0] << 8 ) + rbuffer[1]; + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_select_charge_uplink( const void* context, + const lr1110_modem_charge_type_t charge_type ) +{ + uint8_t cbuffer[LR1110_MODEM_SELECT_CHARGE_UPLINK_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SELECT_CHARGE_UPLINK_CMD; + + cbuffer[2] = ( uint8_t ) charge_type; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_SELECT_CHARGE_UPLINK_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_duty_cycle_status( const void* context, uint32_t* duty_cycle ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_DUTY_CYCLE_STATUS_CMD_LENGTH]; + uint8_t rbuffer[sizeof( uint32_t )] = { 0x00 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_DUTY_CYCLE_STATUS_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_DUTY_CYCLE_STATUS_CMD_LENGTH, rbuffer, sizeof( uint32_t ) ); + + *duty_cycle = ( ( uint32_t ) rbuffer[0] << 24 ) + ( ( uint32_t ) rbuffer[1] << 16 ) + + ( ( uint32_t ) rbuffer[2] << 8 ) + rbuffer[3]; + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_activate_duty_cycle( const void* context, + const lr1110_modem_duty_cycle_t duty_cycle ) +{ + uint8_t cbuffer[LR1110_MODEM_ACTIVATE_DUTY_CYCLE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_ACTIVATE_DUTY_CYCLE_CMD; + + cbuffer[2] = ( uint8_t ) duty_cycle; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_ACTIVATE_DUTY_CYCLE_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_set_certification_mode( const void* context, + const lr1110_modem_certification_mode_t enable ) +{ + uint8_t cbuffer[LR1110_MODEM_SET_CERTIFICATION_MODE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_SET_CERTIFICATION_MODE_CMD; + + cbuffer[2] = ( uint8_t ) enable; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_SET_CERTIFICATION_MODE_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_get_certification_mode( const void* context, + lr1110_modem_certification_mode_t* enable ) +{ + uint8_t cbuffer[LR1110_MODEM_GET_CERTIFICATION_MODE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_MODEM; + cbuffer[1] = LR1110_MODEM_GET_CERTIFICATION_MODE_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_GET_CERTIFICATION_MODE_CMD_LENGTH, ( uint8_t* ) enable, sizeof( uint8_t ) ); +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_lorawan.h b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_lorawan.h new file mode 100644 index 0000000..a7cb1a8 --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_lorawan.h @@ -0,0 +1,1524 @@ +/*! + * \file lr1110_modem_lorawan.h + * + * \brief LoRaWAN driver for LR1110 modem + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LR1110_MODEM_LORAWAN_H__ +#define __LR1110_MODEM_LORAWAN_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include +#include "lr1110_modem_common.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/*! + * \brief DM Message length + */ +#define LR1110_MODEM_DM_MESSAGE_STATUS_LENGTH ( 1 ) +#define LR1110_MODEM_DM_MESSAGE_CHARGE_LENGTH ( 2 ) +#define LR1110_MODEM_DM_MESSAGE_VOLTAGE_LENGTH ( 1 ) +#define LR1110_MODEM_DM_MESSAGE_TEMPERATURE_LENGTH ( 1 ) +#define LR1110_MODEM_DM_MESSAGE_SIGNAL_LENGTH ( 2 ) +#define LR1110_MODEM_DM_MESSAGE_UPTIME_LENGTH ( 2 ) +#define LR1110_MODEM_DM_MESSAGE_RXTIME_LENGTH ( 2 ) +#define LR1110_MODEM_DM_MESSAGE_FIRMWARE_LENGTH ( 8 ) +#define LR1110_MODEM_DM_MESSAGE_ADR_MODE_LENGTH ( 1 ) +#define LR1110_MODEM_DM_MESSAGE_JOIN_EUI_LENGTH ( 8 ) +#define LR1110_MODEM_DM_MESSAGE_INTERVAL_LENGTH ( 1 ) +#define LR1110_MODEM_DM_MESSAGE_REGION_LENGTH ( 1 ) +#define LR1110_MODEM_DM_MESSAGE_RESET_COUNT_LENGTH ( 2 ) +#define LR1110_MODEM_DM_MESSAGE_DEV_EUI_LENGTH ( 8 ) +#define LR1110_MODEM_DM_MESSAGE_SESSION_ID_LENGTH ( 2 ) +#define LR1110_MODEM_DM_MESSAGE_CHIP_EUI ( 8 ) +#define LR1110_MODEM_DM_MESSAGE_STREAM_PARAMETERS_LENGTH ( 2 ) +#define LR1110_MODEM_DM_MESSAGE_APPLICATION_SPECIFIC_STATUS_LENGTH ( 8 ) + +/*! + * \brief Length in bytes of a chip eui + */ +#define LR1110_MODEM_CHIP_EUI_LENGTH 0x08 + +/*! + * \brief Length in bytes of a LoRaWAN network key + */ +#define LR1110_MODEM_NWK_KEY_LENGTH ( 16 ) + +/*! + * \brief Length in bytes of a LoRaWAN application key + */ +#define LR1110_MODEM_APP_KEY_LENGTH ( 16 ) + +/*! + * \brief Number of regions available + */ +#define LR1110_MODEM_REGIONS_NUMBER ( 2 ) + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/*! + * \brief Power Amplifier Selection values + * + * - Low-power Power Amplifier can reach up to 14dBm + * - High-power Power Amplifier can reach up to 22 dBm + */ +typedef enum +{ + LR1110_MODEM_RADIO_PA_SEL_LP = 0x00, //!< Low-power Power Amplifier + LR1110_MODEM_RADIO_PA_SEL_HP = 0x01, //!< High-power Power Amplifier + LR1110_MODEM_RADIO_PA_SEL_LP_HP_LF = 0x02, //!< Low-power & High-power Power Amplifier +} lr1110_modem_radio_pa_selection_t; + +/*! + * \brief functionality values + */ +typedef enum +{ + LR1110_MODEM_FUNCTIONALITY_TRX = 0x01, + LR1110_MODEM_FUNCTIONALITY_MODEM_WIFI = 0x02, + LR1110_MODEM_FUNCTIONALITY_MODEM_WIFI_GPS = 0x03, + LR1110_MODEM_FUNCTIONALITY_MODEM_WIFI_GPS_BEIDOU = 0x04, +} lr1110_modem_functionality_t; + +/*! + * \brief LoRaWAN class type + */ +typedef enum +{ + LR1110_LORAWAN_CLASS_A = 0x00, + LR1110_LORAWAN_CLASS_C = 0x01, +} lr1110_modem_classes_t; + +/*! + * \brief Modem status bits + */ +typedef enum +{ + LR1110_LORAWAN_BROWNOUT = 0x01, + LR1110_LORAWAN_CRASH = 0x02, + LR1110_LORAWAN_MUTE = 0x04, + LR1110_LORAWAN_JOINED = 0x08, + LR1110_LORAWAN_SUSPEND = 0x10, + LR1110_LORAWAN_UPLOAD = 0x20, + LR1110_LORAWAN_JOINING = 0x40, + LR1110_LORAWAN_STREAM = 0x80, +} lr1110_modem_status_t; + +/*! + * \brief LoRaWAN region type + */ +typedef enum +{ + LR1110_LORAWAN_REGION_EU868 = 0x01, + LR1110_LORAWAN_REGION_US915 = 0x03, +} lr1110_modem_regions_t; + +/*! + * \brief Adaptative Data Rate profiles type + */ +typedef enum +{ + LR1110_MODEM_ADR_PROFILE_NETWORK_SERVER_CONTROLLED = 0x00, //!< Network Server Controlled + LR1110_MODEM_ADR_PROFILE_MOBILE_LONG_RANGE = 0x01, //!< Mobile Long Range : 50% MinDr, 25% MinDr + 1, 25% MinDr + 2 + LR1110_MODEM_ADR_PROFILE_MOBILE_LOW_POWER = + 0x02, //!< Mobile Low Power : 25% MaxDr, 25% MaxDr - 1, 25% MaxDr - 2, 25% MaxDr - 3 + LR1110_MODEM_ADR_PROFILE_CUSTOM = + 0x03, //!< Custom List A custom ADR profile consists of a list of 16 preferred data rates. + //!< For every transmission, a random entry in that list is selected. +} lr1110_modem_adr_profiles_t; + +/*! + * \brief DM reporting internal format + */ +typedef enum +{ + LR1110_MODEM_REPORTING_INTERVAL_IN_SECOND = 0x00, + LR1110_MODEM_REPORTING_INTERVAL_IN_DAY = 0x01, + LR1110_MODEM_REPORTING_INTERVAL_IN_HOUR = 0x02, + LR1110_MODEM_REPORTING_INTERVAL_IN_MINUTE = 0x03, +} lr1110_modem_reporting_interval_format_t; + +/*! + * \brief DM status information code + */ +typedef enum +{ + LR1110_MODEM_DM_INFO_TYPE_STATUS = 0x00, + LR1110_MODEM_DM_INFO_TYPE_CHARGE = 0x01, + LR1110_MODEM_DM_INFO_TYPE_VOLTAGE = 0x02, + LR1110_MODEM_DM_INFO_TYPE_TEMPERATURE = 0x03, + LR1110_MODEM_DM_INFO_TYPE_SIGNAL = 0X04, + LR1110_MODEM_DM_INFO_TYPE_UPTIME = 0x05, + LR1110_MODEM_DM_INFO_TYPE_RXTIME = 0x06, + LR1110_MODEM_DM_INFO_TYPE_FIRMWARE = 0x07, + LR1110_MODEM_DM_INFO_TYPE_ADR_MODE = 0x08, + LR1110_MODEM_DM_INFO_TYPE_JOIN_EUI = 0x09, + LR1110_MODEM_DM_INFO_TYPE_INTERVAL = 0x0A, + LR1110_MODEM_DM_INFO_TYPE_REGION = 0x0B, + LR1110_MODEM_DM_INFO_TYPE_CRASH_LOG = 0x0D, + LR1110_MODEM_DM_INFO_TYPE_UPLOAD = 0x0E, + LR1110_MODEM_DM_INFO_TYPE_RESET_COUNT = 0x0F, + LR1110_MODEM_DM_INFO_TYPE_DEV_EUI = 0x10, + LR1110_MODEM_DM_INFO_TYPE_OWNER_COUNTER = 0x11, + LR1110_MODEM_DM_INFO_TYPE_SESSION_ID = 0x12, + LR1110_MODEM_DM_INFO_TYPE_CHIP_EUI = 0x13, + LR1110_MODEM_DM_INFO_TYPE_STREAM = 0x14, + LR1110_MODEM_DM_INFO_TYPE_STREAM_PARAMETERS = 0x15, + LR1110_MODEM_DM_INFO_TYPE_APPLICATION_SPECIFIC_STATUS = 0x16, + LR1110_MODEM_DM_INFO_TYPE_APPLICATION_LAYER_CLOCK_SYNCHRONISATION = 0x17, + LR1110_MODEM_DM_INFO_TYPE_GNSS_ALMANAC_STATUS = 0x18, + LR1110_MODEM_DM_INFO_TYPE_GNSS_DEBUG_RESPONSE = 0x19, + LR1110_MODEM_DM_INFO_TYPE_GNSS_LOC = 0x1A, + LR1110_MODEM_DM_INFO_TYPE_WIFI_LOC = 0x1B, +} lr1110_modem_dm_info_type_t; + +/*! + * \brief LoRaWAN uplink type + */ +typedef enum +{ + LR1110_MODEM_UPLINK_UNCONFIRMED = 0x00, + LR1110_MODEM_UPLINK_CONFIRMED = 0x01, +} lr1110_modem_uplink_type_t; + +/*! + * \brief Radio test mode type + */ +typedef enum +{ + LR1110_MODEM_TEST_MODE_TST_START = 0x00, + LR1110_MODEM_TEST_MODE_TST_NOP = 0x01, + LR1110_MODEM_TEST_MODE_TST_TX_SINGLE = 0x02, + LR1110_MODEM_TEST_MODE_TST_TX_CONT = 0x03, + LR1110_MODEM_TEST_MODE_TST_CW = 0x06, + LR1110_MODEM_TEST_MODE_TST_RX_CONT = 0x07, + LR1110_MODEM_TEST_MODE_TST_RSSI = 0x08, + LR1110_MODEM_TEST_MODE_TST_RADIO_RST = 0x09, + LR1110_MODEM_TEST_MODE_TST_EXIT = 0x0B, + LR1110_MODEM_TEST_MODE_TST_BUSY_LOOP = 0x0C, + LR1110_MODEM_TEST_MODE_TST_PANIC = 0x0D, + LR1110_MODEM_TEST_MODE_TST_WATCHDOG = 0x0E, + LR1110_MODEM_TEST_MODE_TST_TX_SINGLE_PREAM = 0x14, + LR1110_MODEM_TEST_MODE_READ_RSSI = 0x15, + LR1110_MODEM_TEST_MODE_TST_RSSI_2G4 = 0x16, + LR1110_MODEM_TEST_MODE_TST_RSSI_GNSS = 0x17, + LR1110_MODEM_TEST_MODE_TST_READ_RX_PKT_COUNTER_RX_CONT = 0x18, +} lr1110_modem_test_mode_t; + +/*! + * \brief Spreading factor for test mode + */ +typedef enum +{ + LR1110_MODEM_TST_MODE_FSK = 0x00, + LR1110_MODEM_TST_MODE_SF7 = 0x01, + LR1110_MODEM_TST_MODE_SF8 = 0x02, + LR1110_MODEM_TST_MODE_SF9 = 0x03, + LR1110_MODEM_TST_MODE_SF10 = 0x04, + LR1110_MODEM_TST_MODE_SF11 = 0x05, + LR1110_MODEM_TST_MODE_SF12 = 0x06, +} lr1110_modem_tst_mode_sf_t; + +/*! + * \brief Bandwidth for test mode + */ +typedef enum +{ + LR1110_MODEM_TST_MODE_125_KHZ = 0x00, + LR1110_MODEM_TST_MODE_250_KHZ = 0x01, + LR1110_MODEM_TST_MODE_500_KHZ = 0x02, + LR1110_MODEM_TST_MODE_12_MHZ = 0x0F, + LR1110_MODEM_TST_MODE_18_MHZ = 0x10, + LR1110_MODEM_TST_MODE_24_MHZ = 0x11, +} lr1110_modem_tst_mode_bw_t; + +/*! + * \brief Coding rate for test mode + */ +typedef enum +{ + LR1110_MODEM_TST_MODE_4_5 = 0x00, + LR1110_MODEM_TST_MODE_4_6 = 0x01, + LR1110_MODEM_TST_MODE_4_7 = 0x02, + LR1110_MODEM_TST_MODE_4_8 = 0x03, +} lr1110_modem_tst_mode_cr_t; + +/*! + * \brief Coding rate for test mode + */ +typedef enum +{ + LR1110_MODEM_TST_MODE_CONSTELLATION_GNSS = 0x00, + LR1110_MODEM_TST_MODE_CONSTELLATION_BEIDOU = 0x01, +} lr1110_modem_tst_mode_constellation_t; + +/*! + * \brief Encryption mode values + */ +typedef enum +{ + LR1110_MODEM_FILE_ENCRYPTION_DISABLE = 0x00, + LR1110_MODEM_FILE_ENCRYPTION_ENABLE = 0x01, +} lr1110_modem_encryption_mode_t; + +/*! + * \brief LoRaWAN state values + */ +typedef enum +{ + LR1110_MODEM_LORWAN_IDLE = 0x00, + LR1110_MODEM_LORWAN_BUSY = 0x10, +} lr1110_modem_lorawan_state_t; + +/*! + * \brief TX status values + */ +typedef enum +{ + LR1110_MODEM_UNCONFIRMED_TX = 0x01, + LR1110_MODEM_CONFIRMED_TX = 0x02, + LR1110_MODEM_TX_ERROR = 0x03, +} lr1110_modem_tx_done_event_t; + +/*! + * \brief RX flags encoding + */ +typedef enum +{ + LR1110_MODEM_DOWN_DATA_EVENT_ACK = 0x80, //!< confirmed UP frame was acked + LR1110_MODEM_DOWN_DATA_EVENT_NACK = 0x40, //!< confirmed UP frame was not acked + LR1110_MODEM_DOWN_DATA_EVENT_DNW1 = 0x01, //!< received in 1st DN slot + LR1110_MODEM_DOWN_DATA_EVENT_DNW2 = 0x02, //!< received in 2dn DN slot +} lr1110_modem_down_data_flag_t; + +/*! + * \brief Modem charge type + */ +typedef enum +{ + LR1110_MODEM_CHARGE_TYPE_MODEM = 0x00, + LR1110_MODEM_CHARGE_TYPE_USER_DEFINED = 0x01, +} lr1110_modem_charge_type_t; + +/*! + * \brief LoRaWAN Duty Cycle activation type + */ +typedef enum +{ + LR1110_MODEM_DUTY_CYCLE_DISABLE = 0x00, + LR1110_MODEM_DUTY_CYCLE_ENABLE = 0x01, +} lr1110_modem_duty_cycle_t; + +/*! + * \brief LoRaWAN Duty Cycle activation type + */ +typedef enum +{ + LR1110_MODEM_CERTIFICATION_MODE_DISABLE = 0x00, + LR1110_MODEM_CERTIFICATION_MODE_ENABLE = 0x01, +} lr1110_modem_certification_mode_t; + +/*! + * \brief ALC Sync service activation mode + */ +typedef enum +{ + LR1110_MODEM_ALC_SYNC_MODE_DISABLE = 0x00, + LR1110_MODEM_ALC_SYNC_MODE_ENABLE = 0x01, +} lr1110_modem_alc_sync_mode_t; + +/*! + * \brief ALC Sync state + */ +typedef enum +{ + LR1110_MODEM_ALC_SYNC_DESYNCHRONIZED = 0x00, + LR1110_MODEM_ALC_SYNC_SYNCHRONIZED = 0x01, +} lr1110_modem_alc_sync_state_t; + +/*! + * \brief Modem mute type + */ +typedef enum +{ + LR1110_MODEM_UNMUTED = 0x00, + LR1110_MODEM_MUTED = 0x01, +} lr1110_modem_mute_t; + +/*! + * \brief Modem suspend type + */ +typedef enum +{ + LR1110_MODEM_RESUMED = 0x00, + LR1110_MODEM_SUSPEND = 0x01, +} lr1110_modem_suspend_t; + +/*! + * \brief modem event fields structure + */ +typedef struct +{ + lr1110_modem_lorawan_event_type_t event_type; + uint8_t event_count; + uint8_t buffer[LR1110_MODEM_EVENT_MAX_LENGTH_BUFFER]; + uint16_t buffer_len; +} lr1110_modem_event_fields_t; + +/*! + * \brief LR1110 modem version structure + */ +typedef struct +{ + uint32_t bootloader; + lr1110_modem_functionality_t functionality; + uint32_t firmware; + uint16_t lorawan; +} lr1110_modem_version_t; + +/*! + * \brief DM info fields structure + * + * \note The array dm_info_field is to be populated with values from lr1110_modem_dm_info_type_t + */ +typedef struct +{ + uint8_t dm_info_field[20]; + uint16_t dm_info_length; +} lr1110_modem_dm_info_fields_t; + +/*! + * \brief stream status structure + */ +typedef struct +{ + uint16_t pending; //!< number of bytes pending for transmission + uint16_t free; //!< number of bytes still free in the buffer +} lr1110_modem_stream_status_t; + +/*! + * \brief Chip EUI type + */ +typedef uint8_t lr1110_modem_chip_eui_t[LR1110_MODEM_CHIP_EUI_LENGTH]; + +/*! + * \brief LoRaWAN list of regions type + */ +typedef lr1110_modem_regions_t lr1110_modem_regions_list_t[LR1110_MODEM_REGIONS_NUMBER]; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief This command can be used to retrieve pending events from the modem. Pending events are indicated by the + * EVENT line. The EVENT line will be de-asserted after all events have been retrieved and no further events are + * available. When no event is available this command returns with empty response payload. + * + * \param [in] context Chip implementation context + * + * \param [out] event_fields \see lr1110_modem_event_fields_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_event( const void* context, lr1110_modem_event_fields_t* event_fields ); + +/*! + * \brief This command returns the version of the bootloader and the version of the installed firmware plus the version + * of the implemented LoRaWAN standard (BCD, e.g. 0x0103 for LoRaWAN 1.0.3). + * + * \param [in] context Chip implementation context + * + * \param [out] version Version of the LR1110 modem + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_version( const void* context, lr1110_modem_version_t* version ); + +/*! + * \brief This command performs a reset of the LR1110 modem. All transient state (including session information) will be + * lost and the modem needs to join the network again. + * + * \param [in] context Chip implementation context + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_reset( const void* context ); + +/*! + * \brief This command resets the accumulated charge counter to zero. + * + * \param [in] context Chip implementation context + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_reset_charge( const void* context ); + +/*! + * \brief This command returns the total charge counter of the modem in mAh. This value includes the accumulated charge + * since the production of the modem or since the last invocation of the ResetCharge command. + * + * \param [in] context Chip implementation context + * + * \param [out] charge Charge counter in mAh + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_charge( const void* context, uint32_t* charge ); + +/*! + * \brief This command gets the board-specific correction offset for transmission power to be used (signed integer in + * dB). + * + * \param [in] context Chip implementation context + * + * \param [out] tx_power_offset Tx power offset correction in dBm + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_tx_power_offset( const void* context, int8_t* tx_power_offset ); + +/*! + * \brief This command sets the board-specific correction offset for transmission power to be used. The offset depends + * on the board design and antenna matching and is expressed in dB (signed integer). + * + * \param [in] context Chip implementation context + * + * \param [in] tx_power_offset Tx power offset correction in dBm + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_tx_power_offset( const void* context, const int8_t tx_power_offset ); + +/*! + * \brief This command is used to implement test functionality for regulatory conformance, certification, and functional + * testing. With the exception of the TST_START command, test commands are only available if test mode is active. Test + * mode can only be activated if the modem has not yet received a command that results in a radio operation. Once test + * mode is active, all other modem commands are disabled. + * + * \param [in] context Chip implementation context + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_mode_start( const void* context ); + +/*! + * \brief No operation. This command may be used to terminate an ongoing continuous TX operation. + * + * \param [in] context Chip implementation context + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_nop( const void* context ); + +/*! + * \brief Transmit a single packet. + * + * \param [in] context Chip implementation context + * + * \param [in] frequency Frequency in Hz + * + * \param [in] tx_power Tx power in dBm + * + * \param [in] sf spreading factor \ref lr1110_modem_tst_mode_sf_t + * + * \param [in] bw bandwidth \ref lr1110_modem_tst_mode_bw_t + * + * \param [in] cr Coding Rate \ref lr1110_modem_tst_mode_cr_t + * + * \param [in] payload_length Payload length + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_tx_single( const void* context, uint32_t frequency, int8_t tx_power, + lr1110_modem_tst_mode_sf_t sf, lr1110_modem_tst_mode_bw_t bw, + lr1110_modem_tst_mode_cr_t cr, uint8_t payload_length ); + +/*! + * \brief Continuously transmit packets as fast as possible. + * + * \param [in] context Chip implementation context + * + * \param [in] frequency Frequency in Hz + * + * \param [in] tx_power Tx power in dBm + * + * \param [in] sf spreading factor \ref lr1110_modem_tst_mode_sf_t + * + * \param [in] bw bandwidth \ref lr1110_modem_tst_mode_bw_t + * + * \param [in] cr Coding Rate \ref lr1110_modem_tst_mode_cr_t + * + * \param [in] payload_length Payload length + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_tx_cont( const void* context, uint32_t frequency, int8_t tx_power, + lr1110_modem_tst_mode_sf_t sf, lr1110_modem_tst_mode_bw_t bw, + lr1110_modem_tst_mode_cr_t cr, uint8_t payload_length ); + +/*! + * \brief Transmit a continuous wave. + * + * \param [in] context Chip implementation context + * + * \param [in] frequency Frequency in Hz + * + * \param [in] tx_power Tx power in dBm + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_tx_cw( const void* context, uint32_t frequency, int8_t tx_power ); + +/*! + * \brief Continuously receive packets. + * + * \param [in] context Chip implementation context + * + * \param [in] frequency Frequency in Hz + * + * \param [in] sf spreading factor \ref lr1110_modem_tst_mode_sf_t + * + * \param [in] bw bandwidth \ref lr1110_modem_tst_mode_bw_t + * + * \param [in] cr Coding Rate \ref lr1110_modem_tst_mode_cr_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_rx_cont( const void* context, uint32_t frequency, + lr1110_modem_tst_mode_sf_t sf, lr1110_modem_tst_mode_bw_t bw, + lr1110_modem_tst_mode_cr_t cr ); + +/*! + * \brief Read the packet counter received during continuously receive packets test. + * + * \param [in] context Chip implementation context + * + * \param [in] rx_packet_counter The counter of packet received during RX continuous packet test + * + * \returns Operation status + * + * \see lr1110_modem_test_rx_cont + */ +lr1110_modem_response_code_t lr1110_modem_test_read_packet_counter_rx_cont( const void* context, + uint32_t* rx_packet_counter ); + +/*! + * \brief Continuously receive packets. + * + * \param [in] context Chip implementation context + * + * \param [in] frequency Frequency in Hz + * + * \param [in] time_ms time in millisecond of the radio acquisition + * + * \param [in] bw bandwidth \ref lr1110_modem_tst_mode_bw_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_rssi( const void* context, uint32_t frequency, uint16_t time_ms, + lr1110_modem_tst_mode_bw_t bw ); + +/*! + * \brief Reset the LR1110 radio. + * + * \param [in] context Chip implementation context + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_radio_rst( const void* context ); + +/*! + * \brief Exit test mode and reset LR1110 modem. + * + * \param [in] context Chip implementation context + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_exit( const void* context ); + +/*! + * \brief Causes to modem to enter an endless loop with interrupts enabled. Eventually, the software watchdog will save + * a crashlog and reset the device. Note that this command will render the modem completely unresponsive until it is + * reset. + * + * \param [in] context Chip implementation context + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_busy_loop( const void* context ); + +/*! + * \brief Causes an unrecoverable fault condition (panic). The modem will immediately save a crashlog and halt, the + * diagnostics LED (if available) will flash for some time, and then the modem will reset. Note that this command will + * render the modem completely unresponsive until it is reset. + * + * \param [in] context Chip implementation context + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_panic( const void* context ); + +/*! + * \brief Causes to modem to enter an endless loop with interrupts disabled. Eventually, the hardware watchdog will + * reset the device. No crashlog will be written. Note that this command will render the modem completely unresponsive + * until it is reset. + * + * \param [in] context Chip implementation context + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_watchdog( const void* context ); + +/*! + * \brief Transmit a single packet with the number of preamble configurable. + * + * \param [in] context Chip implementation context + * + * \param [in] frequency Frequency in Hz + * + * \param [in] tx_power Tx power in dBm + * + * \param [in] sf spreading factor \ref lr1110_modem_tst_mode_sf_t + * + * \param [in] bw bandwidth \ref lr1110_modem_tst_mode_bw_t + * + * \param [in] cr Coding Rate \ref lr1110_modem_tst_mode_cr_t + * + * \param [in] payload_length Payload length + * + * \param [in] preamble_length Preamble Length + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_tx_single_preamble( const void* context, uint32_t frequency, + int8_t tx_power, lr1110_modem_tst_mode_sf_t sf, + lr1110_modem_tst_mode_bw_t bw, + lr1110_modem_tst_mode_cr_t cr, + uint8_t payload_length, uint16_t preamble_length ); + +/*! + * \brief Read RSSI after a Sub Gig / 2.4 Ghz / GNSS test rssi command. + * + * \param [in] context Chip implementation context + * + * \param [out] rssi RSSI in dBm + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_read_rssi( const void* context, int8_t* rssi ); + +/*! + * \brief Continuously receive packets on 2.4GHz radio path. + * + * \param [in] context Chip implementation context + * + * \param [in] channel Wi-Fi Channel from 1 to 14 + * + * \param [in] time_ms time in millisecond of the radio acquisition + * + * \param [in] bw bandwidth \ref lr1110_modem_tst_mode_bw_t \note Allowed 12MHz and 24MH + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_rssi_2g4( const void* context, uint8_t channel, uint16_t time_ms, + lr1110_modem_tst_mode_bw_t bw ); + +/*! + * \brief Continuously receive packets on GNSS radio path. + * + * \param [in] context Chip implementation context + * + * \param [in] constellation_modulation constellation used \ref lr1110_modem_tst_mode_constellation_t + * + * \param [in] time_ms time in millisecond of the radio acquisition + * + * \param [in] bw bandwidth \ref lr1110_modem_tst_mode_bw_t \note Allowed 12MHz + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_test_rssi_gnss( + const void* context, lr1110_modem_tst_mode_constellation_t constellation_modulation, uint16_t time_ms, + lr1110_modem_tst_mode_bw_t bw ); + +/*! + * \brief Query the current GPS time. The application layer clock synchronization protocol is used to link the device + * clock to GPS time. The returned time specifies the seconds since GPS epoch (00:00:00, Sunday 6th of January 1980). If + * the device is not yet synchronized to GPS time then the returned value is zero. This may happen if the server has not + * yet answered time sync requests. The accuracy of the synchronization is in the range of seconds and depends on + * latencies in the network infrastructure. + * + * \param [in] context Chip implementation context + * + * + * \param [out] time Time in seconds + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_gps_time( const void* context, uint32_t* time ); + +/*! + * \brief This command returns the modem status which may indicate one or more notification conditions. + * + * \param [in] context Chip implementation context + * + * \param [out] status LR1110 mode status but mask \ref lr1110_modem_status_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_status( const void* context, lr1110_modem_status_t* status ); + +/*! + * \brief This command sets an application alarm timer (in seconds). When the timer has expired an Alarm event is + * generated. If this command is applied again before the timer has expired, the timer will be started again with the + * new period. A value of 0 will cancel an possibly pending previous alarm timer. + * + * \param [in] context Chip implementation context + * + * \param [in] seconds Seconds + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_alarm_timer( const void* context, uint32_t seconds ); + +/*! + * \brief This command returns the device registration PIN + * + * \param [in] context Chip implementation context + * + * \param [out] pin Device registration PIN on 4 bytes + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_pin( const void* context, uint32_t* pin ); + +/*! + * \brief This command returns the ChipEUI. The ChipEUI is also the default DeviceEUI. It is programmed during + * manufacturing and is immutable. + * + * \param [in] context Chip implementation context + * + * \param [out] chip_eui Chip EUI buffer on 8 bytes + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_chip_eui( const void* context, lr1110_modem_chip_eui_t chip_eui ); + +/*! + * \brief This command returns the join EUI. + * + * \note Join EUI is also known as Application Identifier (AppEUI) in LoRaWan v1.0.3. + * + * \param [in] context Chip implementation context + * + * \param [out] join_eui Join EUI buffer on 8 bytes + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_join_eui( const void* context, uint8_t* join_eui ); + +/*! + * \brief This command sets the Join EUI. + * + * \note Join EUI is also known as Application Identifier (AppEUI) in LoRaWan v1.0.3. + * + * \param [in] context Chip implementation context + * + * \param [in] join_eui Join EUI buffer on 8 bytes + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_join_eui( const void* context, const uint8_t* join_eui ); + +/*! + * \brief This command returns the DeviceEUI. + * + * \param [in] context Chip implementation context + * + * \param [out] dev_eui Device EUI buffer on 8 bytes + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_dev_eui( const void* context, uint8_t* dev_eui ); + +/*! + * \brief This command sets the DeviceEUI. + * + * \param [in] context Chip implementation context + * + * \param [in] dev_eui Device EUI buffer on 8 bytes + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_dev_eui( const void* context, const uint8_t* dev_eui ); + +/*! + * \brief This command sets the LoRaWAN 1.0.3 application key. Note that a factory reset will erase this information. + * The device is required to rejoin the network. + * + * \param [in] context Chip implementation context + * + * \param [in] app_key Application Key buffer on 16 bytes + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_app_key( const void* context, const uint8_t* app_key ); + +/*! + * \brief This command gets the LoRaWAN device class. + * + * \param [in] context Chip implementation context + * + * \param [out] modem_class LoRaWAN device class + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_class( const void* context, lr1110_modem_classes_t* modem_class ); + +/*! + * \brief This command sets the LoRaWAN device class. Currently only class A and class C are supported. If the command + * is successful, a change from class A to class C is effective after a completed TX transaction. The network server + * should also be informed about the class change, typically on a separate channel for LoRaWAN 1.0.3. For a change from + * class C to class A, the RX remains enabled until the next TX transaction. + * + * \param [in] context Chip implementation context + * + * \param [in] modem_class LoRaWAN device class \ref lr1110_modem_classes_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_class( const void* context, const lr1110_modem_classes_t modem_class ); + +/*! + * \brief This command returns the regulatory region. + * + * \param [in] context Chip implementation context + * + * \param [out] region LoRaWAN regulatory region \ref lr1110_modem_regions_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_region( const void* context, lr1110_modem_regions_t* region ); + +/*! + * \brief This command sets the regulatory region. Additionally this command resets the ADR profile to Network Server + * Controlled. If different ADR profile is desired, the profile needs to be set again. + * + * \param [in] context Chip implementation context + * + * \param [in] region LoRaWAN regulatory region \ref lr1110_modem_regions_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_region( const void* context, const lr1110_modem_regions_t region ); + +/*! + * \brief This command returns the regulatory regions supported by the LR1110 modem + * + * \param [in] context Chip implementation context + * + * \param [out] region_codes Regions supported by the LR1110 modem + * + * \param [out] region_codes_size size of the regions list + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_list_regions( const void* context, lr1110_modem_regions_list_t region_codes, + uint8_t* region_codes_size ); + +/*! + * \brief This command returns the ADR profile type. + * + * \param [in] context Chip implementation context + * + * \param [out] adr_profile ADR profile type \ref lr1110_modem_adr_profiles_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_adr_profile( const void* context, + lr1110_modem_adr_profiles_t* adr_profile ); + +/*! + * \brief This command sets the ADR profile and parameters. + * + * \param [in] context Chip implementation context + * + * \param [in] adr_profile ADR profile type \ref lr1110_modem_adr_profiles_t + * + * \param [in] adr_custom_list custom ADR profile consisting of a list of 16 preferred data rates + * + * \note each call to the function reinitialize the data rate distribution. + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_adr_profile( const void* context, + const lr1110_modem_adr_profiles_t adr_profile, + const uint8_t* adr_custom_list ); + +/*! + * \brief This command gets the device management port. + * + * \param [in] context Chip implementation context + * + * \param [out] port Device management port + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_dm_port( const void* context, uint8_t* port ); + +/*! + * \brief This command sets the device management port. Port 0 and ports from 224 and 255 must not be used since they + * are reserved for future standardized application extensions. + * + * \param [in] context Chip implementation context + * + * \param [in] port Device management port + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_dm_port( const void* context, const uint8_t port ); + +/*! + * \brief This command returns the device management reporting interval. The interval is specified in seconds, minutes, + * hours or days. + * + * \param [in] context Chip implementation context + * + * \param [out] interval interval specified in seconds, minutes, hours or days + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_dm_info_interval( const void* context, uint8_t* interval ); + +/*! + * \brief This command sets the device management reporting interval. The interval is specified in seconds, minutes, + * hours or days. + * + * \param [in] context Chip implementation context + * + * \param [in] format reporting interval format \ref lr1110_modem_reporting_interval_format_t + * + * \param [in] interval interval specified in seconds, minutes, hours or days + * + * \note Any value of 0 (seconds, minutes, hours, or days) disables device management reporting. + * The periodic status reporting interval field is encoded in one byte where the two top-most bits specify the + * unit (sec/min/hour/day), and the lower six bits the value 0-63. A value of zero disables the periodic status + * reporting. + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_dm_info_interval( const void* context, + const lr1110_modem_reporting_interval_format_t format, + const uint8_t interval ); + +/*! + * \brief This command lists the info fields to be included in the periodic DM status messages. + * + * \param [in] context Chip implementation context + * + * \param [out] dm_info_fields list of tag bytes \ref lr1110_modem_dm_info_fields_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_dm_info_field( const void* context, + lr1110_modem_dm_info_fields_t* dm_info_fields ); + +/*! + * \brief This command sets the default info fields to be included in the periodic DM status messages. The set is + * specified as list of field codes as defined in Uplink Message Format. Duplicate and invalid fields will be rejected + * An empty set is valid and will effectively disable the DM status message. + * + * \param [in] context Chip implementation context + * + * \param [in] dm_info_fields list of tag bytes \ref lr1110_modem_dm_info_fields_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_dm_info_field( const void* context, + const lr1110_modem_dm_info_fields_t* dm_info_fields ); + +/*! + * \brief This command sends the specified set of information fields in one or more DM status messages immediately. The + * set is specified as list of field codes as defined in Uplink Message Format. Duplicate and invalid fields will be + * rejected (see note in Periodic Status Reporting). + * + * \param [in] context Chip implementation context + * + * \param [in] dm_info_fields list of tag bytes \ref lr1110_modem_dm_info_fields_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_send_dm_status( const void* context, + lr1110_modem_dm_info_fields_t dm_info_fields ); + +/*! + * \brief This commands sets application-specific status information to be reported to the DM service. This information + * is an application-defined, arbitrary 8-byte data blob. Once set, it is included in the appstatus info field sent as + * part of the periodic status reports to the DM service. On the cloud side, this information can then be retrieved from + * the service. + * + * \param [in] context Chip implementation context + * + * \param [in] app_status Application-specific status information + * + * \note Note that this command does not trigger an immediate status report. If the application desires + * to send the status immediately, it can issue the SendDmStatus command with the appstatus tag. + * The application status is not stored persistently, i.e. after reset no application status will be reported. + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_app_status( const void* context, uint8_t* app_status ); + +/*! + * \brief This command starts joining the network. During the join procedure no further transmissions can occur. When + * the network has been successfully joined, a Joined event is generated. If the device is already joined to a network, + * or is in the process of joining, this command has no effect. + * + * \param [in] context Chip implementation context + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_join( const void* context ); + +/*! + * \brief This command leaves the network if already joined, or cancels an ongoing join process. After leaving the + * network, no further transmissions can occur. + * + * \param [in] context Chip implementation context + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_leave_network( const void* context ); + +/*! + * \brief This command temporarily suspends or resumes the modem’s radio operations. It can be used to prevent extra + * power consumption by the modem in case the application MCU temporarily needs more power itself and wants to prevent + * exceeding limits. + * + * \param [in] context Chip implementation context + * + * \param [in] suspend Operations are suspended with parameter value 0x01 and resumed with parameter value 0x00 \ref + * lr1110_modem_suspend_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_suspend( const void* context, const lr1110_modem_suspend_t suspend ); + +/*! + * \brief This command returns the maximum application payload size possible according to the LoRaWAN regional + * parameters for the next transmission using the current data rate, while assuming no FOpts are present and that a + * device is not behind a repeater. + * + * \param [in] context Chip implementation context + * + * \param [out] tx_max_payload Maximum application payload size possible + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_next_tx_max_payload( const void* context, uint8_t* tx_max_payload ); + +/*! + * \brief This command requests sending the given data on the specified port as an unconfirmed (0x00) or confirmed + * (0x01) frame. The request will be queued and the frame will be sent as soon as the current bandwidth usage of the + * regulatory region permits. A TxDone event is generated when the frame either has been sent, or if it couldn’t be sent + * because the specified data exceeded the maximum possible payload size. + * + * \param [in] context Chip implementation context + * + * \param [in] port LoRaWAN port + * + * \param [in] uplink_type Uplink type unconfirmed (0x00) or confirmed (0x01) \ref lr1110_modem_uplink_type_t + * + * \param [in] data Data buffer + * + * \param [in] length Data length + * + * \note The application shall not use port 0 or the LoRaWAN test port 224 as well as the ports from 225 to 255 since + * they are reserved for future standardized application extensions. + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_request_tx( const void* context, const uint8_t port, + const lr1110_modem_uplink_type_t uplink_type, const uint8_t* data, + const uint8_t length ); + +/*! + * \brief This command sends the given data on the specified port as an unconfirmed (0x00) or confirmed (0x01) frame + * immediately. It has higher priority than all other services and does not take duty cycle or payload size restrictions + * into account + * + * \param [in] context Chip implementation context + * + * \param [in] port LoRaWAN port + * + * \param [in] uplink_type Uplink type unconfirmed (0x00) or confirmed (0x01) \ref lr1110_modem_uplink_type_t + * + * \param [in] data Data buffer + * + * \param [in] length Data length + * + * \note The application shall not use port 0 or the LoRaWAN test port 224 as well as the ports from 225 to 255 since + * they are reserved for future standardized application extensions. + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_emergency_tx( const void* context, const uint8_t port, + const lr1110_modem_uplink_type_t uplink_type, + const uint8_t* data, const uint8_t length ); + +/*! + * \brief This command prepares a fragmented file upload. It specifies the port for the subsequent upload, optional + * encryption mode, file size, and average frame transmission interval (in seconds). + * + * \param [in] context Chip implementation context + * + * \param [in] port LoRaWAN port + * + * \param [in] encryption_mode Encryption mode \ref lr1110_modem_encryption_mode_t + * + * \param [in] size Upload size + * + * \param [in] interval Transmission interval in seconds + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_upload_init( const void* context, const uint8_t port, + const lr1110_modem_encryption_mode_t encryption_mode, + const uint16_t size, const uint16_t interval ); + +/*! + * \brief This command can be used to repeatedly set file data to be uploaded. The file data needs to be split into + * parts of maximum 255 bytes each and the submitted parts will be appended to an internal buffer. In total exactly as + * many bytes as specified by the UploadInit command have to be provided. The buffer allocated for file uploads is 8K + * bytes. + * + * \param [in] context Chip implementation context + * + * \param [in] data File data to be uploaded + * + * \param [in] length Data length + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_upload_data( const void* context, const uint8_t* data, const uint8_t length ); + +/*! + * \brief After all data bytes indicated to UploadInit have been provided using UploadData this command can be issued to + * actually start the transmission stream. + * + * \param [in] context Chip implementation context + * + * \param [in] crc CRC parameter which must match the CRC of the supplied data + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_upload_start( const void* context, const uint32_t crc ); + +/*! + * \brief This command initializes redundant data streaming on a specific port. The StreamInit command can only be + * issued before the stream has been started using the SendStreamData command + * + * \param [in] context Chip implementation context + * + * \param [in] port Streaming port + * + * \param [in] encryption_mode Encryption mode \ref lr1110_modem_encryption_mode_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_stream_init( const void* context, const uint8_t port, + const lr1110_modem_encryption_mode_t encryption_mode ); + +/*! + * \brief This command adds a new data record to the buffer of the data streaming encoder for the given port. Whenever + * the buffer contains data records, the modem autonomously retrieves data from the buffer, optionally encrypts it, adds + * redundancy, and sends uplinks containing the redundant stream + * + * \param [in] context Chip implementation context + * + * \param [in] port Streaming port + * + * \param [in] record File data to be streamed + * + * \param [in] length Data length. The maximum length is 254 bytes. + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_send_stream_data( const void* context, const uint8_t port, + const uint8_t* record, const uint8_t length ); + +/*! + * \brief This command queries the status of the data streaming buffer on the specified port. It returns two unsigned 16 + * bit integer values indicating the number of bytes pending for transmission and the number of bytes still free in the + * buffer. + * + * \param [in] context Chip implementation context + * + * \param [in] port Streaming port + * + * \param [in] stream_status Streaming status \ref lr1110_modem_stream_status_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_stream_status( const void* context, const uint8_t port, + lr1110_modem_stream_status_t* stream_status ); + +/*! + * \brief This commands sends the GPS time to LR1110 Modem, The time format is 4 bytes, big endian. + * It encodes the number of seconds from the 6-Jan 1980 00:00:00. + * + * \param [in] context Chip implementation context + * + * \param [in] gps_time GPS Time in seconds + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_gps_time( const void* context, const uint32_t gps_time ); + +/*! + * \brief Use the previously set of JoinEUI/DevEUI to derive the app keys used in the Semtech join server + * + * \param [in] context Chip implementation context + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_derive_keys( const void* context ); + +/*! + * \brief Configure rf output configuration + * + * \param [in] context Chip implementation context + * + * \param [in] output Rf output \ref lr1110_modem_radio_pa_selection_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_rf_output( const void* context, + const lr1110_modem_radio_pa_selection_t output ); + +/*! + * \brief Set the port for application layer clock synchronization + * + * \param [in] context Chip implementation context + * + * \param [in] port Port application + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_alc_sync_port( const void* context, const uint8_t port ); + +/*! + * \brief Get the port for application layer clock synchronization + * + * \param [in] context Chip implementation context + * + * \param [out] port Port application + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_alc_sync_port( const void* context, uint8_t* port ); + +/*! + * \brief Set the mode for application layer clock synchronization service + * + * \param [in] context Chip implementation context + * + * \param [in] mode application layer clock mode + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_alc_sync_mode( const void* context, + const lr1110_modem_alc_sync_mode_t mode ); + +/*! + * \brief Get the mode for application layer clock synchronization service + * + * \param [in] context Chip implementation context + * + * \param [out] mode application layer clock mode + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_alc_sync_mode( const void* context, lr1110_modem_alc_sync_mode_t* mode ); + +/*! + * \brief Set the number of uplink without ack from network before Modem changes it's ADR or resets \note It is + * recommended to have the first counter smaller than the second one. The value 0 deactivate the recovery function. + * Default values are 255 for nb_uplink_mobile_static and 2400 for nb_uplink_reset. + * + * \param [in] context Chip implementation context + * + * \param [in] nb_uplink_mobile_static number of uplink without ack from network before by then the modem adr profile + * will switch from mobile to static + * + * \param [in] nb_uplink_reset number of uplink without ack from network before Modem resets + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_connection_timeout( const void* context, + const uint16_t nb_uplink_mobile_static, + const uint16_t nb_uplink_reset ); + +/*! + * \brief Get the number of uplink without ack from network before Modem changes it's ADR or resets + * + * \param [in] context Chip implementation context + * + * \param [out] nb_uplink_mobile_static number of uplink without ack from network before by then the modem adr profile + * will switch from mobile to static + * + * \param [out] nb_uplink_reset number of uplink without ack from network before Modem resets + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_connection_timeout( const void* context, + uint16_t* nb_uplink_mobile_static, + uint16_t* nb_uplink_reset ); +/*! + * \brief Returns the LoRaWAN state Idle or Not Idle. + * + * \param [in] context Chip implementation context + * + * \param [out] lorawan_state LoRaWAN state + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_lorawan_state( const void* context, + lr1110_modem_lorawan_state_t* lorawan_state ); + +/*! + * \brief Write a charge value to user defined charger counter. + * + * \param [in] context Chip implementation context + * + * \param [in] charge user defined charger counter + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_write_user_defined_charge_counter( const void* context, + const uint16_t charge ); + +/*! + * \brief Read a charge value to user defined charger counter. + * + * \param [in] context Chip implementation context + * + * \param [out] charge user defined charger counter + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_read_user_defined_charge_counter( const void* context, uint16_t* charge ); + +/*! + * \brief Select which charge counter to send. + * + * \param [in] context Chip implementation context + * + * \param [in] charge_type charge type \ref lr1110_modem_charge_type_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_select_charge_uplink( const void* context, + const lr1110_modem_charge_type_t charge_type ); + +/*! + * \brief Get Duty cycle status info. + * + * \param [in] context Chip implementation context + * + * \param [out] duty_cycle time in milli sec befote the possibility to transmit again + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_duty_cycle_status( const void* context, uint32_t* duty_cycle ); + +/*! + * \brief Activate/deactivate Duty cycle. + * + * \param [in] context Chip implementation context + * + * \param [in] duty_cycle \ref lr1110_modem_duty_cycle_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_activate_duty_cycle( const void* context, + const lr1110_modem_duty_cycle_t duty_cycle ); + +/*! + * \brief Activate/deactivate the certification mode. + * + * \param [in] context Chip implementation context + * + * \param [in] enable \ref lr1110_modem_certification_mode_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_set_certification_mode( const void* context, + const lr1110_modem_certification_mode_t enable ); + +/*! + * \brief Get the certification mode. + * + * \param [in] context Chip implementation context + * + * \param [out] enable \ref lr1110_modem_certification_mode_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_get_certification_mode( const void* context, + lr1110_modem_certification_mode_t* enable ); + +#ifdef __cplusplus +} +#endif + +#endif // __LR1110_MODEM_LORAWAN_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_system.c b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_system.c new file mode 100644 index 0000000..91f42fd --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_system.c @@ -0,0 +1,297 @@ +/*! + * \file lr1110_modem_system.c + * + * \brief System driver implementation for LR1110 modem + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ +#include "lr1110_modem_system.h" +#include "lr1110_modem_hal.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +#define LR1110_MODEM_SYSTEM_WRITE_AUXREG32_CMD_LEN ( 2 + 4 ) +#define LR1110_MODEM_SYSTEM_READ_AUXREG32_CMD_LEN ( 2 + 4 + 1 ) +#define LR1110_MODEM_SYSTEM_WRITE_REGMEM32_CMD_LEN ( 2 + 4 ) +#define LR1110_MODEM_SYSTEM_READ_REGMEM32_CMD_LEN ( 2 + 4 + 1 ) +#define LR1110_MODEM_SYSTEM_SET_REGMODE_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_SYSTEM_SET_DIO_AS_RF_SWITCH_CMD_LENGTH ( 2 + 8 ) +#define LR1110_MODEM_SYSTEM_CONFIG_LFCLK_CMD_LENGTH ( 2 + 1 ) +#define LR1110_MODEM_SYSTEM_SET_TCXO_MODE_CMD_LENGTH ( 2 + 4 ) +#define LR1110_MODEM_SYSTEM_REBOOT_CMD_LENGTH ( 2 + 1 ) + +#define LR1110_MODEM_SYSTEM_REGMEM_BUFFER_SIZE_MAX ( 256 ) + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +enum +{ + LR1110_MODEM_SYSTEM_WRITE_AUX_REG_32_CMD = 0x03, + LR1110_MODEM_SYSTEM_READ_AUX_REG_32_CMD = 0x04, + LR1110_MODEM_SYSTEM_WRITE_REG_MEM_32_CMD = 0x05, + LR1110_MODEM_SYSTEM_READ_REG_MEM_32_CMD = 0x06, + LR1110_MODEM_SYSTEM_SET_REG_MODE_CMD = 0x10, + LR1110_MODEM_SYSTEM_SET_DIO_AS_RF_SWITCH_CMD = 0x12, + LR1110_MODEM_SYSTEM_CONFIG_LF_CLOCK_CMD = 0x16, + LR1110_MODEM_SYSTEM_SET_TCXO_MODE_CMD = 0x17, + LR1110_MODEM_SYSTEM_REBOOT_CMD = 0x18, +}; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +lr1110_modem_response_code_t lr1110_modem_system_write_auxreg32( const void* context, const uint32_t address, + const uint32_t* buffer, const uint8_t length ) +{ + uint8_t cbuffer[LR1110_MODEM_SYSTEM_WRITE_AUXREG32_CMD_LEN]; + uint8_t cdata[LR1110_MODEM_SYSTEM_REGMEM_BUFFER_SIZE_MAX]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_SYSTEM; + cbuffer[1] = LR1110_MODEM_SYSTEM_WRITE_AUX_REG_32_CMD; + + cbuffer[2] = ( uint8_t )( address >> 24 ); + cbuffer[3] = ( uint8_t )( address >> 16 ); + cbuffer[4] = ( uint8_t )( address >> 8 ); + cbuffer[5] = ( uint8_t )( address >> 0 ); + + for( uint16_t index = 0; index < length; index++ ) + { + uint8_t* cdata_local = &cdata[index * sizeof( uint32_t )]; + + cdata_local[0] = ( uint8_t )( buffer[index] >> 24 ); + cdata_local[1] = ( uint8_t )( buffer[index] >> 16 ); + cdata_local[2] = ( uint8_t )( buffer[index] >> 8 ); + cdata_local[3] = ( uint8_t )( buffer[index] >> 0 ); + } + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_SYSTEM_WRITE_AUXREG32_CMD_LEN, cdata, length * sizeof( uint32_t ) ); +} + +lr1110_modem_response_code_t lr1110_modem_system_read_auxreg32( const void* context, const uint32_t address, + uint32_t* buffer, const uint8_t length ) +{ + uint8_t cbuffer[LR1110_MODEM_SYSTEM_READ_AUXREG32_CMD_LEN]; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_SYSTEM; + cbuffer[1] = LR1110_MODEM_SYSTEM_READ_AUX_REG_32_CMD; + + cbuffer[2] = ( uint8_t )( address >> 24 ); + cbuffer[3] = ( uint8_t )( address >> 16 ); + cbuffer[4] = ( uint8_t )( address >> 8 ); + cbuffer[5] = ( uint8_t )( address >> 0 ); + + cbuffer[6] = length; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_SYSTEM_READ_AUXREG32_CMD_LEN, ( uint8_t* ) buffer, length * sizeof( uint32_t ) ); + + for( uint8_t index = 0; index < length; index++ ) + { + uint8_t* buffer_local = ( uint8_t* ) &buffer[index]; + + buffer[index] = ( ( uint32_t ) buffer_local[0] << 24 ) + ( ( uint32_t ) buffer_local[1] << 16 ) + + ( ( uint32_t ) buffer_local[2] << 8 ) + ( ( uint32_t ) buffer_local[3] << 0 ); + } + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_system_write_regmem32( const void* context, const uint32_t address, + const uint32_t* buffer, const uint8_t length ) +{ + uint8_t cbuffer[LR1110_MODEM_SYSTEM_WRITE_REGMEM32_CMD_LEN]; + uint8_t cdata[LR1110_MODEM_SYSTEM_REGMEM_BUFFER_SIZE_MAX]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_SYSTEM; + cbuffer[1] = LR1110_MODEM_SYSTEM_WRITE_REG_MEM_32_CMD; + + cbuffer[2] = ( uint8_t )( address >> 24 ); + cbuffer[3] = ( uint8_t )( address >> 16 ); + cbuffer[4] = ( uint8_t )( address >> 8 ); + cbuffer[5] = ( uint8_t )( address >> 0 ); + + for( uint16_t index = 0; index < length; index++ ) + { + uint8_t* cdata_local = &cdata[index * sizeof( uint32_t )]; + + cdata_local[0] = ( uint8_t )( buffer[index] >> 24 ); + cdata_local[1] = ( uint8_t )( buffer[index] >> 16 ); + cdata_local[2] = ( uint8_t )( buffer[index] >> 8 ); + cdata_local[3] = ( uint8_t )( buffer[index] >> 0 ); + } + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_SYSTEM_WRITE_REGMEM32_CMD_LEN, cdata, length * sizeof( uint32_t ) ); +} + +lr1110_modem_response_code_t lr1110_modem_system_read_regmem32( const void* context, const uint32_t address, + uint32_t* buffer, const uint8_t length ) +{ + uint8_t cbuffer[LR1110_MODEM_SYSTEM_READ_REGMEM32_CMD_LEN]; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_SYSTEM; + cbuffer[1] = LR1110_MODEM_SYSTEM_READ_REG_MEM_32_CMD; + + cbuffer[2] = ( uint8_t )( address >> 24 ); + cbuffer[3] = ( uint8_t )( address >> 16 ); + cbuffer[4] = ( uint8_t )( address >> 8 ); + cbuffer[5] = ( uint8_t )( address >> 0 ); + + cbuffer[6] = length; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( + context, cbuffer, LR1110_MODEM_SYSTEM_READ_REGMEM32_CMD_LEN, ( uint8_t* ) buffer, length * sizeof( uint32_t ) ); + + for( uint8_t index = 0; index < length; index++ ) + { + uint8_t* buffer_local = ( uint8_t* ) &buffer[index]; + + buffer[index] = ( ( uint32_t ) buffer_local[0] << 24 ) + ( ( uint32_t ) buffer_local[1] << 16 ) + + ( ( uint32_t ) buffer_local[2] << 8 ) + ( ( uint32_t ) buffer_local[3] << 0 ); + } + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_system_set_reg_mode( const void* context, + const lr1110_modem_system_reg_mode_t reg_mode ) +{ + uint8_t cbuffer[LR1110_MODEM_SYSTEM_SET_REGMODE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_SYSTEM; + cbuffer[1] = LR1110_MODEM_SYSTEM_SET_REG_MODE_CMD; + + cbuffer[2] = ( uint8_t ) reg_mode; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_SYSTEM_SET_REGMODE_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_system_set_dio_as_rf_switch( + const void* context, const lr1110_modem_system_rf_switch_cfg_t* rf_switch_cfg ) +{ + uint8_t cbuffer[LR1110_MODEM_SYSTEM_SET_DIO_AS_RF_SWITCH_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_SYSTEM; + cbuffer[1] = LR1110_MODEM_SYSTEM_SET_DIO_AS_RF_SWITCH_CMD; + + cbuffer[2] = rf_switch_cfg->enable; + cbuffer[3] = rf_switch_cfg->standby; + cbuffer[4] = rf_switch_cfg->rx; + cbuffer[5] = rf_switch_cfg->tx; + cbuffer[6] = rf_switch_cfg->tx_hp; + cbuffer[7] = rf_switch_cfg->tx_hf; + cbuffer[8] = rf_switch_cfg->gnss; + cbuffer[9] = rf_switch_cfg->wifi; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_SYSTEM_SET_DIO_AS_RF_SWITCH_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_system_cfg_lfclk( const void* context, + const lr1110_modem_system_lfclk_cfg_t lfclock_cfg, + const bool wait_for_32k_ready ) +{ + uint8_t cbuffer[LR1110_MODEM_SYSTEM_CONFIG_LFCLK_CMD_LENGTH]; + uint8_t config = lfclock_cfg | ( wait_for_32k_ready << 2 ); + + cbuffer[0] = LR1110_MODEM_GROUP_ID_SYSTEM; + cbuffer[1] = LR1110_MODEM_SYSTEM_CONFIG_LF_CLOCK_CMD; + + cbuffer[2] = config; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_MODEM_SYSTEM_CONFIG_LFCLK_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_system_set_tcxo_mode( const void* context, + const lr1110_modem_system_tcxo_supply_voltage_t tune, + const uint32_t timeout ) +{ + uint8_t cbuffer[LR1110_MODEM_SYSTEM_SET_TCXO_MODE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_SYSTEM; + cbuffer[1] = LR1110_MODEM_SYSTEM_SET_TCXO_MODE_CMD; + + cbuffer[2] = ( uint8_t ) tune; + + cbuffer[3] = ( uint8_t )( timeout >> 16 ); + cbuffer[4] = ( uint8_t )( timeout >> 8 ); + cbuffer[5] = ( uint8_t )( timeout >> 0 ); + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_MODEM_SYSTEM_SET_TCXO_MODE_CMD_LENGTH, 0, 0 ); +} + +void lr1110_modem_system_reboot( const void* context, const bool stay_in_bootloader ) +{ + uint8_t cbuffer[LR1110_MODEM_SYSTEM_REBOOT_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_SYSTEM; + cbuffer[1] = LR1110_MODEM_SYSTEM_REBOOT_CMD; + + cbuffer[2] = ( stay_in_bootloader == true ) ? 0x03 : 0x00; + + lr1110_modem_hal_write( context, cbuffer, LR1110_MODEM_SYSTEM_REBOOT_CMD_LENGTH, 0, 0 ); +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_system.h b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_system.h new file mode 100644 index 0000000..cb4f31a --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_system.h @@ -0,0 +1,298 @@ +/*! + * \file lr1110_modem_system.h + * + * \brief System driver for LR1110 modem + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LR1110_MODEM_SYSTEM_H__ +#define __LR1110_MODEM_SYSTEM_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include +#include "lr1110_modem_common.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/*! + * \brief Regulator mode values + */ +typedef enum +{ + LR1110_MODEM_SYSTEM_REG_MODE_LDO = 0x00, //!< (Default) + LR1110_MODEM_SYSTEM_REG_MODE_DCDC = 0x01, +} lr1110_modem_system_reg_mode_t; + +/*! + * \brief RF switch configuration pin + */ +enum lr1110_modem_system_rfswitch_cfg_pin_e +{ + LR1110_MODEM_SYSTEM_RFSW0_HIGH = ( 1 << 0 ), + LR1110_MODEM_SYSTEM_RFSW1_HIGH = ( 1 << 1 ), + LR1110_MODEM_SYSTEM_RFSW2_HIGH = ( 1 << 2 ), + LR1110_MODEM_SYSTEM_RFSW3_HIGH = ( 1 << 3 ), + LR1110_MODEM_SYSTEM_RFSW4_HIGH = ( 1 << 4 ), +}; + +/*! + * \brief Low Frequency clock configurations values + */ +typedef enum +{ + LR1110_MODEM_SYSTEM_LFCLK_RC = 0x00, //!< (Default) + LR1110_MODEM_SYSTEM_LFCLK_XTAL = 0x01, + LR1110_MODEM_SYSTEM_LFCLK_EXT = 0x02 +} lr1110_modem_system_lfclk_cfg_t; + +/*! + * \brief TCXO supply voltage values + */ +typedef enum +{ + LR1110_MODEM_SYSTEM_TCXO_CTRL_1_6V = 0x00, //!< Supply voltage = 1.6v + LR1110_MODEM_SYSTEM_TCXO_CTRL_1_7V = 0x01, //!< Supply voltage = 1.7v + LR1110_MODEM_SYSTEM_TCXO_CTRL_1_8V = 0x02, //!< Supply voltage = 1.8v + LR1110_MODEM_SYSTEM_TCXO_CTRL_2_2V = 0x03, //!< Supply voltage = 2.2v + LR1110_MODEM_SYSTEM_TCXO_CTRL_2_4V = 0x04, //!< Supply voltage = 2.4v + LR1110_MODEM_SYSTEM_TCXO_CTRL_2_7V = 0x05, //!< Supply voltage = 2.7v + LR1110_MODEM_SYSTEM_TCXO_CTRL_3_0V = 0x06, //!< Supply voltage = 3.0v + LR1110_MODEM_SYSTEM_TCXO_CTRL_3_3V = 0x07, //!< Supply voltage = 3.3v +} lr1110_modem_system_tcxo_supply_voltage_t; + +/*! + * \brief RF switch configuration parameters + */ +typedef struct +{ + uint8_t enable; + uint8_t standby; + uint8_t rx; + uint8_t tx; + uint8_t tx_hp; + uint8_t tx_hf; + uint8_t gnss; + uint8_t wifi; +} lr1110_modem_system_rf_switch_cfg_t; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Write words into auxiliary memory space of LR1110. + * + * The words are 32 bits long. The writing operations write contiguously in + * auxiliary memory, starting at the address provided. + * + * \param [in] context Chip implementation context + * + * \param [in] address The auxiliary memory address to start writing operation + * + * \param [in] buffer The buffer of words to write into memory. Its size must be + * enough to contain length words. A word is 32 bits long + * + * \param [in] length Number of words to write into memory + * + * \see lr1110_modem_system_read_auxreg32 + */ +lr1110_modem_response_code_t lr1110_modem_system_write_auxreg32( const void* context, const uint32_t address, + const uint32_t* buffer, const uint8_t length ); + +/*! + * \brief Read words into auxiliary memory space of LR1110. + * + * The words are 32 bits long. The reading operations read contiguously from + * auxiliary memory, starting at the address provided. + * + * \param [in] context Chip implementation context + * + * \param [in] address The auxiliary memory address to start reading operation + * + * \param [out] buffer Pointer to a words array to be filled with content from + * memory. Its size must be enough to contain at least length words. A word is + * 32 bits long + * + * \param [in] length Number of words to read from memory + * + * \see lr1110_modem_system_write_auxreg32 + */ +lr1110_modem_response_code_t lr1110_modem_system_read_auxreg32( const void* context, const uint32_t address, + uint32_t* buffer, const uint8_t length ); + +/*! + * \brief Write words into register memory space of LR1110. + * + * The words are 32 bits long. The writing operations write contiguously in + * register memory, starting at the address provided. + * + * \param [in] context Chip implementation context + * + * \param [in] address The register memory address to start writing operation + * + * \param [in] buffer The buffer of words to write into memory. Its size must be + * enough to contain length words. A word is 32 bits long + * + * \param [in] length Number of words to write into memory + * + * \see lr1110_modem_system_read_regmem32 + */ +lr1110_modem_response_code_t lr1110_modem_system_write_regmem32( const void* context, const uint32_t address, + const uint32_t* buffer, const uint8_t length ); + +/*! + * \brief Read words into register memory space of LR1110. + * + * The words are 32 bits long. The reading operations read contiguously from + * register memory, starting at the address provided. + * + * \param [in] context Chip implementation context + * + * \param [in] address The register memory address to start reading operation + * + * \param [in] length Number of words to read from memory + * + * \param [out] buffer Pointer to a words array to be filled with content from + * memory. Its size must be enough to contain at least length words. A word is + * 32 bits long + * + * \see lr1110_modem_system_write_regmem32 + */ +lr1110_modem_response_code_t lr1110_modem_system_read_regmem32( const void* context, const uint32_t address, + uint32_t* buffer, const uint8_t length ); + +/*! + * \brief Configure the regulator mode to be used in specific modes + * + * This function shall only be called in standby RC mode. + * + * The reg_mode parameter defines if the DC-DC converter is switched on in the + * following modes: STANDBY XOSC, FS, RX, TX and RX_CAPTURE. + * + * \param [in] context Chip implementation context + * + * \param [in] reg_mode Regulator mode configuration + */ +lr1110_modem_response_code_t lr1110_modem_system_set_reg_mode( const void* context, + const lr1110_modem_system_reg_mode_t reg_mode ); + +/*! + * \brief Set the RF switch configurations for each RF setup + * + * This function shall only be called in standby RC mode. + * + * By default, no DIO is used to control a RF switch. All DIOs are set in + * High-Z mode. + * + * \param [in] context Chip implementation context + * + * \param [in] rf_switch_cfg Pointer to a structure that holds the switches + * configuration + */ +lr1110_modem_response_code_t lr1110_modem_system_set_dio_as_rf_switch( + const void* context, const lr1110_modem_system_rf_switch_cfg_t* rf_switch_cfg ); + +/*! + * \brief Defines which clock is used as Low Frequency (LF) clock + * + * \param [in] context Chip implementation context + * + * \param [in] lfclock_cfg Low frequency clock configuration + * + * \param [in] wait_for_32k_ready + */ +lr1110_modem_response_code_t lr1110_modem_system_cfg_lfclk( const void* context, + const lr1110_modem_system_lfclk_cfg_t lfclock_cfg, + const bool wait_for_32k_ready ); + +/*! + * \brief Enable and configure TCXO supply voltage and detection timeout + * + * This function shall only be called in standby RC mode. + * + * The timeout parameter is the maximum time the firmware waits for the TCXO + * to be ready. The timeout duration is given by: + * \f$ timeout\_duration\_us = timeout \times 30.52 \f$ + * + * The TCXO mode can be disabled by setting timeout parameter to 0. + * + * \param [in] context Chip implementation context + * + * \param [in] tune Supply voltage value + * + * \param [in] timeout + */ +lr1110_modem_response_code_t lr1110_modem_system_set_tcxo_mode( const void* context, + const lr1110_modem_system_tcxo_supply_voltage_t tune, + const uint32_t timeout ); + +/*! + * \brief Software reset of the chip. + * + * This function should be used to reboot the chip in a specified mode. + * Rebooting in flash mode presumes that the content in flash memory is not + * corrupted (i.e. the integrity check performed by the bootloader before + * executing the first instruction in flash is OK). + * + * \param [in] context context abstraction + * + * \param [in] stay_in_bootloader Selector to stay in bootloader or execute + * flash code after reboot. If true, the bootloader will not execute the flash + * code but activate SPI interface to allow firmware upgrade + */ +void lr1110_modem_system_reboot( const void* context, const bool stay_in_bootloader ); + +#ifdef __cplusplus +} +#endif + +#endif // __LR1110_MODEM_SYSTEM_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_wifi.c b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_wifi.c new file mode 100644 index 0000000..db79133 --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_wifi.c @@ -0,0 +1,415 @@ +/*! + * \file lr1110_modem_wifi.c + * + * \brief Wi-Fi passive scan driver implementation for LR1110 modem + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "lr1110_modem_wifi.h" +#include "lr1110_modem_hal.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +#ifndef MIN +/*! + * \brief Returns the minimum value between a and b + * + * \param [in] a 1st value + * \param [in] b 2nd value + * \retval minValue Minimum value + */ +#define MIN( a, b ) ( ( a > b ) ? b : a ) +#endif // MIN + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +#define LR1110_WIFI_BASIC_COMPLETE_RESULT_SIZE ( 22 ) +#define LR1110_WIFI_BASIC_MAC_TYPE_CHANNEL_RESULT_SIZE ( 9 ) + +#define LR1110_WIFI_MAX_SIZE_PER_SPI( single_size ) \ + ( single_size * ( LR1110_WIFI_MAX_RESULT_PER_TRANSACTION( single_size ) ) ) + +#define LR1110_WIFI_MAX_RESULT_PER_TRANSACTION( single_size ) \ + ( MIN( ( LR1110_WIFI_READ_RESULT_LIMIT ) / ( single_size ), LR1110_WIFI_N_RESULTS_MAX_PER_CHUNK ) ) + +#define LR1110_WIFI_CONFIG_HARDWARE_DEBARKER_CMD_LENGTH ( 2 + 1 ) +#define LR1110_WIFI_RESET_CUMUL_TIMING_CMD_LENGTH ( 2 ) +#define LR1110_WIFI_READ_CUMUL_TIMING_CMD_LENGTH ( 2 ) +#define LR1110_WIFI_CONFIG_TIMESTAMP_AP_PHONE_CMD_LENGTH ( 2 + 4 ) +#define LR1110_WIFI_GET_VERSION_CMD_LENGTH ( 2 ) +#define LR1110_WIFI_PASSIVE_SCAN_MD_CMD_LENGTH ( 2 + 10 ) +#define LR1110_WIFI_PASSIVE_SCAN_TIME_LIMIT_MD_CMD_LENGTH ( 2 + 10 ) +#define LR1110_WIFI_SEARCH_COUNTRY_CODE_MD_CMD_LENGTH ( 2 + 7 ) +#define LR1110_WIFI_SEARCH_COUNTRY_CODE_TIME_LIMIT_MD_CMD_LENGTH ( 2 + 7 ) + +#define LR1110_WIFI_ALL_CUMULATIVE_TIMING_SIZE ( 16 ) +#define LR1110_WIFI_VERSION_SIZE ( 2 ) +#define LR1110_WIFI_READ_RESULT_LIMIT ( 1020 ) +#define LR1110_WIFI_COUNTRY_RESULT_LENGTH_SIZE ( 1 ) +#define LR1110_WIFI_SCAN_SINGLE_COUNTRY_CODE_RESULT_SIZE ( 10 ) +#define LR1110_WIFI_MAX_COUNTRY_CODE_RESULT_SIZE \ + ( LR1110_WIFI_MAX_COUNTRY_CODE * LR1110_WIFI_SCAN_SINGLE_COUNTRY_CODE_RESULT_SIZE ) + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ +typedef enum +{ + LR1110_MODEM_WIFI_CONFIG_HARDWARE_DEBARKER_CMD = 0x04, + LR1110_MODEM_WIFI_RESET_CUMUL_TIMING_PHASE_CMD = 0x07, + LR1110_MODEM_WIFI_READ_CUMUL_TIMING_PHASE_CMD = 0x08, + LR1110_MODEM_WIFI_CONFIG_TIMESTAMP_AP_PHONE_CMD = 0x0B, + LR1110_MODEM_WIFI_GET_FIRMWARE_WIFI_VERSION_CMD = 0x20, + LR1110_MODEM_WIFI_PASSIVE_SCAN_MD_CMD = 0x30, + LR1110_MODEM_WIFI_PASSIVE_SCAN_TIME_LIMIT_MD_CMD = 0x31, + LR1110_MODEM_WIFI_SEARCH_COUNTRY_CODE_MD_CMD = 0x32, + LR1110_MODEM_WIFI_SEARCH_COUNTRY_CODE_TIME_LIMIT_MD_CMD = 0x33, +} lr1110_modem_api_command_wifi_t; + +/*! + * \brief Wi-Fi result interface structure + */ +typedef union +{ + lr1110_modem_wifi_basic_complete_result_t* basic_complete; + lr1110_modem_wifi_basic_mac_type_channel_result_t* basic_mac_type_channel; +} lr1110_modem_wifi_result_interface_t; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Return a uint16 value by reading a buffer of uint8 from index. + * + * This function interpret the array MSB first. It is equivalent to: + * return array[index] * 256 + array[index+1] + * + */ +static uint16_t uint16_from_array( const uint8_t* array, const uint16_t index ); + +/*! + * \brief Return a uint64 value by reading a buffer of uint8 from index. + * + * This function interpret the array MSB first. + * + */ +static uint64_t uint64_from_array( const uint8_t* array, const uint16_t index ); + +static void interpret_basic_complete_result_from_buffer( const uint8_t nb_results, const uint8_t* buffer, + lr1110_modem_wifi_basic_complete_result_t* result ); + +static void interpret_basic_mac_type_channel_result_from_buffer( + const uint8_t nb_results, const uint8_t* buffer, lr1110_modem_wifi_basic_mac_type_channel_result_t* result ); + +static void lr1110_wifi_read_mac_address_from_buffer( const uint8_t* buffer, const uint16_t index_in_buffer, + lr1110_modem_wifi_mac_address_t mac_address ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +lr1110_modem_response_code_t lr1110_modem_wifi_cfg_hardware_debarker( const void* context, + const bool enable_hardware_debarker ) +{ + uint8_t cbuffer[LR1110_WIFI_CONFIG_HARDWARE_DEBARKER_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_WIFI; + cbuffer[1] = LR1110_MODEM_WIFI_CONFIG_HARDWARE_DEBARKER_CMD; + + cbuffer[2] = enable_hardware_debarker; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_WIFI_CONFIG_HARDWARE_DEBARKER_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_wifi_reset_cumulative_timing( const void* context ) +{ + uint8_t cbuffer[LR1110_WIFI_RESET_CUMUL_TIMING_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_WIFI; + cbuffer[1] = LR1110_MODEM_WIFI_RESET_CUMUL_TIMING_PHASE_CMD; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_WIFI_RESET_CUMUL_TIMING_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_wifi_read_cumulative_timing( const void* context, + lr1110_modem_wifi_cumulative_timings_t* timing ) +{ + uint8_t cbuffer[LR1110_WIFI_READ_CUMUL_TIMING_CMD_LENGTH]; + uint8_t buffer_out[LR1110_WIFI_ALL_CUMULATIVE_TIMING_SIZE] = { 0 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_WIFI; + cbuffer[1] = LR1110_MODEM_WIFI_READ_CUMUL_TIMING_PHASE_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, + LR1110_WIFI_READ_CUMUL_TIMING_CMD_LENGTH, buffer_out, + LR1110_WIFI_ALL_CUMULATIVE_TIMING_SIZE ); + + timing->rx_detection_us = + ( buffer_out[0] << 24 ) + ( buffer_out[1] << 16 ) + ( buffer_out[2] << 8 ) + buffer_out[3]; + timing->rx_correlation_us = + ( buffer_out[4] << 24 ) + ( buffer_out[5] << 16 ) + ( buffer_out[6] << 8 ) + buffer_out[7]; + timing->rx_capture_us = + ( buffer_out[8] << 24 ) + ( buffer_out[9] << 16 ) + ( buffer_out[10] << 8 ) + buffer_out[11]; + timing->demodulation_us = + ( buffer_out[12] << 24 ) + ( buffer_out[13] << 16 ) + ( buffer_out[14] << 8 ) + buffer_out[15]; + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_wifi_cfg_timestamp_ap_phone( const void* context, uint32_t timestamp_in_s ) +{ + uint8_t cbuffer[LR1110_WIFI_CONFIG_TIMESTAMP_AP_PHONE_CMD_LENGTH]; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_WIFI; + cbuffer[1] = LR1110_MODEM_WIFI_CONFIG_TIMESTAMP_AP_PHONE_CMD; + + cbuffer[2] = ( uint8_t )( timestamp_in_s >> 24 ); + cbuffer[3] = ( uint8_t )( timestamp_in_s >> 16 ); + cbuffer[4] = ( uint8_t )( timestamp_in_s >> 8 ); + cbuffer[5] = ( uint8_t )( timestamp_in_s >> 0 ); + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_WIFI_CONFIG_TIMESTAMP_AP_PHONE_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_wifi_read_version( const void* context, + lr1110_modem_wifi_version_t* wifi_version ) +{ + uint8_t cbuffer[LR1110_WIFI_GET_VERSION_CMD_LENGTH]; + uint8_t rbuffer[LR1110_WIFI_VERSION_SIZE] = { 0 }; + lr1110_modem_response_code_t rc; + + cbuffer[0] = LR1110_MODEM_GROUP_ID_WIFI; + cbuffer[1] = LR1110_MODEM_WIFI_GET_FIRMWARE_WIFI_VERSION_CMD; + + rc = ( lr1110_modem_response_code_t ) lr1110_modem_hal_read( context, cbuffer, LR1110_WIFI_GET_VERSION_CMD_LENGTH, + rbuffer, LR1110_WIFI_VERSION_SIZE ); + + wifi_version->major = rbuffer[0]; + wifi_version->minor = rbuffer[1]; + + return rc; +} + +lr1110_modem_response_code_t lr1110_modem_wifi_passive_scan( + const void* context, const lr1110_modem_wifi_signal_type_scan_t signal_type, + const lr1110_modem_wifi_channel_mask_t channels, const lr1110_modem_wifi_mode_t scan_mode, + const uint8_t max_results, const uint8_t nb_scan_per_channel, const uint16_t timeout_in_ms, + const bool abort_on_timeout, const lr1110_modem_wifi_result_format_t result_format ) +{ + const uint8_t cbuffer[LR1110_WIFI_PASSIVE_SCAN_MD_CMD_LENGTH] = { + ( uint8_t ) LR1110_MODEM_GROUP_ID_WIFI, + ( uint8_t ) LR1110_MODEM_WIFI_PASSIVE_SCAN_MD_CMD, + ( uint8_t ) signal_type, + ( uint8_t )( channels >> 8 ), + ( uint8_t ) channels, + ( uint8_t ) scan_mode, + ( uint8_t ) max_results, + ( uint8_t ) nb_scan_per_channel, + ( uint8_t )( timeout_in_ms >> 8 ), + ( uint8_t ) timeout_in_ms, + ( uint8_t ) abort_on_timeout, + ( uint8_t ) result_format, + }; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( context, cbuffer, + LR1110_WIFI_PASSIVE_SCAN_MD_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_wifi_passive_scan_time_limit( + const void* context, const lr1110_modem_wifi_signal_type_scan_t signal_type, + const lr1110_modem_wifi_channel_mask_t channels, const lr1110_modem_wifi_mode_t scan_mode, + const uint8_t max_results, const uint16_t timeout_per_channel_ms, const uint16_t timeout_per_scan_ms, + const lr1110_modem_wifi_result_format_t result_format ) +{ + const uint8_t cbuffer[LR1110_WIFI_PASSIVE_SCAN_TIME_LIMIT_MD_CMD_LENGTH] = { + ( uint8_t ) LR1110_MODEM_GROUP_ID_WIFI, + ( uint8_t ) LR1110_MODEM_WIFI_PASSIVE_SCAN_TIME_LIMIT_MD_CMD, + ( uint8_t ) signal_type, + ( uint8_t )( channels >> 8 ), + ( uint8_t ) channels, + ( uint8_t ) scan_mode, + ( uint8_t ) max_results, + ( uint8_t )( timeout_per_channel_ms >> 8 ), + ( uint8_t ) timeout_per_channel_ms, + ( uint8_t )( timeout_per_scan_ms >> 8 ), + ( uint8_t ) timeout_per_scan_ms, + ( uint8_t ) result_format, + }; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_WIFI_PASSIVE_SCAN_TIME_LIMIT_MD_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_wifi_search_country_code( + const void* context, const lr1110_modem_wifi_channel_mask_t channels_mask, const uint8_t nb_max_results, + const uint8_t nb_scan_per_channel, const uint16_t timeout_in_ms, const bool abort_on_timeout ) +{ + const uint8_t cbuffer[LR1110_WIFI_SEARCH_COUNTRY_CODE_MD_CMD_LENGTH] = { + ( uint8_t ) LR1110_MODEM_GROUP_ID_WIFI, + ( uint8_t ) LR1110_MODEM_WIFI_SEARCH_COUNTRY_CODE_MD_CMD, + ( uint8_t )( channels_mask >> 8 ), + ( uint8_t ) channels_mask, + nb_max_results, + nb_scan_per_channel, + ( uint8_t )( timeout_in_ms >> 8 ), + ( uint8_t ) timeout_in_ms, + ( uint8_t )( abort_on_timeout ? 1 : 0 ) + }; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_WIFI_SEARCH_COUNTRY_CODE_MD_CMD_LENGTH, 0, 0 ); +} + +lr1110_modem_response_code_t lr1110_modem_wifi_search_country_code_time_limit( + const void* context, const lr1110_modem_wifi_channel_mask_t channels_mask, const uint8_t nb_max_results, + const uint16_t timeout_per_channel_ms, const uint16_t timeout_per_scan_ms ) +{ + const uint8_t cbuffer[LR1110_WIFI_SEARCH_COUNTRY_CODE_TIME_LIMIT_MD_CMD_LENGTH] = { + ( uint8_t ) LR1110_MODEM_GROUP_ID_WIFI, + ( uint8_t ) LR1110_MODEM_WIFI_SEARCH_COUNTRY_CODE_TIME_LIMIT_MD_CMD, + ( uint8_t )( channels_mask >> 8 ), + ( uint8_t ) channels_mask, + nb_max_results, + ( uint8_t )( timeout_per_channel_ms >> 8 ), + ( uint8_t ) timeout_per_channel_ms, + ( uint8_t )( timeout_per_scan_ms >> 8 ), + ( uint8_t ) timeout_per_scan_ms, + }; + + return ( lr1110_modem_response_code_t ) lr1110_modem_hal_write( + context, cbuffer, LR1110_WIFI_SEARCH_COUNTRY_CODE_TIME_LIMIT_MD_CMD_LENGTH, 0, 0 ); +} + +void lr1110_modem_wifi_read_basic_results( const uint8_t* buffer, const uint16_t buffer_len, + lr1110_modem_wifi_basic_mac_type_channel_result_t* results, + uint8_t* nb_results ) +{ + *nb_results = buffer_len / LR1110_WIFI_BASIC_MAC_TYPE_CHANNEL_RESULT_SIZE; + interpret_basic_mac_type_channel_result_from_buffer( *nb_results, buffer, results ); +} + +void lr1110_modem_wifi_read_complete_results( const uint8_t* buffer, const uint16_t buffer_len, + lr1110_modem_wifi_basic_complete_result_t* results, uint8_t* nb_results ) +{ + *nb_results = buffer_len / LR1110_WIFI_BASIC_COMPLETE_RESULT_SIZE; + interpret_basic_complete_result_from_buffer( *nb_results, buffer, results ); +} + +lr1110_modem_wifi_channel_t lr1110_modem_extract_channel_from_info_byte( + const lr1110_modem_wifi_channel_info_byte_t info_byte ) +{ + return ( lr1110_modem_wifi_channel_t )( info_byte & 0x0F ); +} + +lr1110_modem_wifi_signal_type_result_t lr1110_modem_extract_signal_type_from_data_rate_info( + const lr1110_modem_wifi_datarate_info_byte_t data_rate_info ) +{ + return ( lr1110_modem_wifi_signal_type_result_t )( data_rate_info & 0x03 ); +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +static uint16_t uint16_from_array( const uint8_t* array, const uint16_t index ) +{ + return ( uint16_t )( array[index] << 8 ) + ( ( uint16_t )( array[index + 1] ) ); +} + +static uint64_t uint64_from_array( const uint8_t* array, const uint16_t index ) +{ + return ( ( uint64_t )( array[index] ) << 56 ) + ( ( uint64_t )( array[index + 1] ) << 48 ) + + ( ( uint64_t )( array[index + 2] ) << 40 ) + ( ( uint64_t )( array[index + 3] ) << 32 ) + + ( ( uint64_t )( array[index + 4] ) << 24 ) + ( ( uint64_t )( array[index + 5] ) << 16 ) + + ( ( uint64_t )( array[index + 6] ) << 8 ) + ( uint64_t )( array[index + 7] ); +} + +static void lr1110_wifi_read_mac_address_from_buffer( const uint8_t* buffer, const uint16_t index_in_buffer, + lr1110_modem_wifi_mac_address_t mac_address ) +{ + for( uint8_t field_mac_index = 0; field_mac_index < LR1110_MODEM_WIFI_MAC_ADDRESS_LENGTH; field_mac_index++ ) + { + mac_address[field_mac_index] = buffer[index_in_buffer + field_mac_index]; + } +} + +static void interpret_basic_complete_result_from_buffer( const uint8_t nb_results, const uint8_t* buffer, + lr1110_modem_wifi_basic_complete_result_t* result ) +{ + for( uint8_t result_index = 0; nb_results > result_index; result_index++ ) + { + const uint16_t local_index_start = LR1110_WIFI_BASIC_COMPLETE_RESULT_SIZE * result_index; + result[result_index].data_rate_info_byte = buffer[local_index_start + 0]; + result[result_index].channel_info_byte = buffer[local_index_start + 1]; + result[result_index].rssi = buffer[local_index_start + 2]; + result[result_index].frame_type_info_byte = buffer[local_index_start + 3]; + lr1110_wifi_read_mac_address_from_buffer( buffer, local_index_start + 4, result[result_index].mac_address ); + result[result_index].phi_offset = uint16_from_array( buffer, local_index_start + 10 ); + result[result_index].timestamp_us = uint64_from_array( buffer, local_index_start + 12 ); + result[result_index].beacon_period_tu = uint16_from_array( buffer, local_index_start + 20 ); + } +} + +static void interpret_basic_mac_type_channel_result_from_buffer( + const uint8_t nb_results, const uint8_t* buffer, lr1110_modem_wifi_basic_mac_type_channel_result_t* result ) +{ + for( uint8_t result_index = 0; nb_results > result_index; result_index++ ) + { + const uint16_t local_index_start = LR1110_WIFI_BASIC_MAC_TYPE_CHANNEL_RESULT_SIZE * result_index; + result[result_index].data_rate_info_byte = buffer[local_index_start + 0]; + result[result_index].channel_info_byte = buffer[local_index_start + 1]; + result[result_index].rssi = buffer[local_index_start + 2]; + lr1110_wifi_read_mac_address_from_buffer( buffer, local_index_start + 3, result[result_index].mac_address ); + } +} + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_wifi.h b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_wifi.h new file mode 100644 index 0000000..5f0969f --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_modem_wifi.h @@ -0,0 +1,524 @@ +/*! + * \file lr1110_modem_wifi.h + * + * \brief Wi-Fi passive scan driver definition for LR1110 modem + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LR1110_MODEM_WIFI_H__ +#define __LR1110_MODEM_WIFI_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include +#include "lr1110_modem_common.h" + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ +#define LR1110_MODEM_WIFI_N_RESULTS_MAX_PER_CHUNK LR1110_WIFI_MAX_RESULTS +#define LR1110_MODEM_WIFI_MAX_RESULTS ( 32 ) +#define LR1110_MODEM_WIFI_MAC_ADDRESS_LENGTH ( 6 ) +#define LR1110_MODEM_WIFI_STR_COUNTRY_CODE_SIZE ( 2 ) + +#define LR1110_MODEM_WIFI_CHANNEL_1_POS ( 0U ) //!< Channel at frequency 2.412 GHz +#define LR1110_MODEM_WIFI_CHANNEL_1_MASK ( 0x01UL << LR1110_MODEM_WIFI_CHANNEL_1_POS ) +#define LR1110_MODEM_WIFI_CHANNEL_2_POS ( 1U ) //!< Channel at frequency 2.417 GHz +#define LR1110_MODEM_WIFI_CHANNEL_2_MASK ( 0x01UL << LR1110_MODEM_WIFI_CHANNEL_2_POS ) +#define LR1110_MODEM_WIFI_CHANNEL_3_POS ( 2U ) //!< Channel at frequency 2.422 GHz +#define LR1110_MODEM_WIFI_CHANNEL_3_MASK ( 0x01UL << LR1110_MODEM_WIFI_CHANNEL_3_POS ) +#define LR1110_MODEM_WIFI_CHANNEL_4_POS ( 3U ) //!< Channel at frequency 2.427 GHz +#define LR1110_MODEM_WIFI_CHANNEL_4_MASK ( 0x01UL << LR1110_MODEM_WIFI_CHANNEL_4_POS ) +#define LR1110_MODEM_WIFI_CHANNEL_5_POS ( 4U ) //!< Channel at frequency 2.432 GHz +#define LR1110_MODEM_WIFI_CHANNEL_5_MASK ( 0x01UL << LR1110_MODEM_WIFI_CHANNEL_5_POS ) +#define LR1110_MODEM_WIFI_CHANNEL_6_POS ( 5U ) //!< Channel at frequency 2.437 GHz +#define LR1110_MODEM_WIFI_CHANNEL_6_MASK ( 0x01UL << LR1110_MODEM_WIFI_CHANNEL_6_POS ) +#define LR1110_MODEM_WIFI_CHANNEL_7_POS ( 6U ) //!< Channel at frequency 2.442 GHz +#define LR1110_MODEM_WIFI_CHANNEL_7_MASK ( 0x01UL << LR1110_MODEM_WIFI_CHANNEL_7_POS ) +#define LR1110_MODEM_WIFI_CHANNEL_8_POS ( 7U ) //!< Channel at frequency 2.447 GHz +#define LR1110_MODEM_WIFI_CHANNEL_8_MASK ( 0x01UL << LR1110_MODEM_WIFI_CHANNEL_8_POS ) +#define LR1110_MODEM_WIFI_CHANNEL_9_POS ( 8U ) //!< Channel at frequency 2.452 GHz +#define LR1110_MODEM_WIFI_CHANNEL_9_MASK ( 0x01UL << LR1110_MODEM_WIFI_CHANNEL_9_POS ) +#define LR1110_MODEM_WIFI_CHANNEL_10_POS ( 9U ) //!< Channel at frequency 2.457 GHz +#define LR1110_MODEM_WIFI_CHANNEL_10_MASK ( 0x01UL << LR1110_MODEM_WIFI_CHANNEL_10_POS ) +#define LR1110_MODEM_WIFI_CHANNEL_11_POS ( 10U ) //!< Channel at frequency 2.462 GHz +#define LR1110_MODEM_WIFI_CHANNEL_11_MASK ( 0x01UL << LR1110_MODEM_WIFI_CHANNEL_11_POS ) +#define LR1110_MODEM_WIFI_CHANNEL_12_POS ( 11U ) //!< Channel at frequency 2.467 GHz +#define LR1110_MODEM_WIFI_CHANNEL_12_MASK ( 0x01UL << LR1110_MODEM_WIFI_CHANNEL_12_POS ) +#define LR1110_MODEM_WIFI_CHANNEL_13_POS ( 12U ) //!< Channel at frequency 2.472 GHz +#define LR1110_MODEM_WIFI_CHANNEL_13_MASK ( 0x01UL << LR1110_MODEM_WIFI_CHANNEL_13_POS ) +#define LR1110_MODEM_WIFI_CHANNEL_14_POS ( 13U ) //!< Channel at frequency 2.484 GHz +#define LR1110_MODEM_WIFI_CHANNEL_14_MASK ( 0x01UL << LR1110_MODEM_WIFI_CHANNEL_14_POS ) + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/*! + * \brief Wi-Fi Channels index + */ +typedef enum +{ + LR1110_MODEM_WIFI_NO_CHANNEL = 0x00, + LR1110_MODEM_WIFI_CHANNEL_1 = 0x01, //!< Channel at frequency 2.412 GHz + LR1110_MODEM_WIFI_CHANNEL_2 = 0x02, //!< Channel at frequency 2.417 GHz + LR1110_MODEM_WIFI_CHANNEL_3 = 0x03, //!< Channel at frequency 2.422 GHz + LR1110_MODEM_WIFI_CHANNEL_4 = 0x04, //!< Channel at frequency 2.427 GHz + LR1110_MODEM_WIFI_CHANNEL_5 = 0x05, //!< Channel at frequency 2.432 GHz + LR1110_MODEM_WIFI_CHANNEL_6 = 0x06, //!< Channel at frequency 2.437 GHz + LR1110_MODEM_WIFI_CHANNEL_7 = 0x07, //!< Channel at frequency 2.442 GHz + LR1110_MODEM_WIFI_CHANNEL_8 = 0x08, //!< Channel at frequency 2.447 GHz + LR1110_MODEM_WIFI_CHANNEL_9 = 0x09, //!< Channel at frequency 2.452 GHz + LR1110_MODEM_WIFI_CHANNEL_10 = 0x0A, //!< Channel at frequency 2.457 GHz + LR1110_MODEM_WIFI_CHANNEL_11 = 0x0B, //!< Channel at frequency 2.462 GHz + LR1110_MODEM_WIFI_CHANNEL_12 = 0x0C, //!< Channel at frequency 2.467 GHz + LR1110_MODEM_WIFI_CHANNEL_13 = 0x0D, //!< Channel at frequency 2.472 GHz + LR1110_MODEM_WIFI_CHANNEL_14 = 0x0E, //!< Channel at frequency 2.484 GHz + LR1110_MODEM_WIFI_ALL_CHANNELS = 0x0F, +} lr1110_modem_wifi_channel_t; + +/*! + * \brief Wi-Fi signal type for passive scanning configuration + * + * Note it is not possible to configure the Wi-Fi passive scanning to search + * Wi-Fi type N GreenField. Only Wi-Fi type N Mixed Mode can be scanned by + * LR1110. + * + * \warning LR1110_WIFI_TYPE_SCAN_G and LR1110_WIFI_TYPE_SCAN_N configurations + * are implemented the same way, and both will scan Wi-Fi type G **AND** Wi-Fi + * type N. + */ +typedef enum +{ + LR1110_MODEM_WIFI_TYPE_SCAN_B = 0x01, //!< WiFi B + LR1110_MODEM_WIFI_TYPE_SCAN_G = 0x02, //!< WiFi G + LR1110_MODEM_WIFI_TYPE_SCAN_N = 0x03, //!< WiFi N + LR1110_MODEM_WIFI_TYPE_SCAN_B_G_N = 0x04, //!< Scan WiFi B and WiFi G/N +} lr1110_modem_wifi_signal_type_scan_t; + +/*! + * \brief Wi-Fi signal type for passive scan results + * + * Note that the WiFi N detected is Wi-Fi N Mixed mode, and not GreenField. + */ +typedef enum +{ + LR1110_MODEM_WIFI_TYPE_RESULT_B = 0x01, //!< WiFi B + LR1110_MODEM_WIFI_TYPE_RESULT_G = 0x02, //!< WiFi G + LR1110_MODEM_WIFI_TYPE_RESULT_N = 0x03, //!< WiFi N +} lr1110_modem_wifi_signal_type_result_t; + +/*! + * \brief WiFi capture mode + */ +typedef enum +{ + LR1110_MODEM_WIFI_SCAN_MODE_BEACON = 1, //!< Only scan for Beacons and Probe Response Access Points' MAC + //!< addresses until Period Beacon field (Basic result) + LR1110_MODEM_WIFI_SCAN_MODE_BEACON_AND_PACKET = 2, //!< Scan for beacons Access + //!< Points' MAC addresses until Period Beacon field, and for + //!< Packets until third Mac Address field (Basic result) +} lr1110_modem_wifi_mode_t; + +typedef enum +{ + LR1110_MODEM_WIFI_RESULT_FORMAT_BASIC_COMPLETE = 0x01, + LR1110_MODEM_WIFI_RESULT_FORMAT_BASIC_MAC_TYPE_CHANNEL = 0x04, +} lr1110_modem_wifi_result_format_t; + + +/*! + * \brief Type to store a MAC address + */ +typedef uint8_t lr1110_modem_wifi_mac_address_t[LR1110_MODEM_WIFI_MAC_ADDRESS_LENGTH]; + +typedef uint8_t lr1110_modem_wifi_datarate_info_byte_t; + +typedef uint8_t lr1110_modem_wifi_channel_info_byte_t; + +typedef uint8_t lr1110_modem_wifi_frame_type_info_byte_t; + +typedef uint16_t lr1110_modem_wifi_channel_mask_t; + +/*! + * \brief Cumulative timings + * + * This structure is representing the cumulative time spent in the different + * modes of Wi-Fi passive scanning procedure. Timing provided in [us]. + * */ +typedef struct +{ + uint32_t rx_detection_us; //!< Cumulative time spent during NFE or TOA + uint32_t rx_correlation_us; //!< Cumulative time spent during preamble detection + uint32_t rx_capture_us; //!< Cumulative time spent during signal acquisition + uint32_t demodulation_us; //!< Cumulative time spent during software + //!< demodulation +} lr1110_modem_wifi_cumulative_timings_t; + +/*! + * \brief Basic complete result structure + * + * The beacon period is expressed in TU (Time Unit). 1 TU is 1024 microseconds. + */ +typedef struct +{ + lr1110_modem_wifi_datarate_info_byte_t data_rate_info_byte; + lr1110_modem_wifi_channel_info_byte_t channel_info_byte; + int8_t rssi; + lr1110_modem_wifi_frame_type_info_byte_t frame_type_info_byte; + lr1110_modem_wifi_mac_address_t mac_address; + int16_t phi_offset; + uint64_t timestamp_us; //!< Indicate the up-time of the Access Point + //!< transmitting the Beacon [us] + uint16_t beacon_period_tu; +} lr1110_modem_wifi_basic_complete_result_t; + +/*! + * \brief Basic MAC, type, channel result structure + */ +typedef struct +{ + lr1110_modem_wifi_datarate_info_byte_t data_rate_info_byte; + lr1110_modem_wifi_channel_info_byte_t channel_info_byte; + int8_t rssi; + lr1110_modem_wifi_mac_address_t mac_address; +} lr1110_modem_wifi_basic_mac_type_channel_result_t; + +/*! + * \brief Wi-Fi version parameters + */ +typedef struct +{ + uint8_t major; + uint8_t minor; +} lr1110_modem_wifi_version_t; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Enable/Disable usage of hardware de-barker + * + * Hardware de-barker is used by the chip only in Wi-Fi type B passive scan. Using it dramatically reduces the passive + * scan time. It must be enabled for country code search operations. It is enabled by default. + * + * \warning Disabling the Hardware De-Barker makes the LR1110_WIFI_SCAN_MODE_FULL_PACKET unusable. + * + * \param [in] context Chip implementation context + * + * \param [in] enable_hardware_debarker Set to true to enable usage of hardware de-barker, false to disable + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_wifi_cfg_hardware_debarker( const void* context, + const bool enable_hardware_debarker ); + +/*! + * \brief Reset the internal counters of cumulative timing + * + * \param [in] context Chip implementation context + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_wifi_reset_cumulative_timing( const void* context ); + +/*! + * \brief Read the internal counters of cumulative timing + * + * \param [in] context Chip implementation context + * + * \param [out] timing A pointer to the cumulative timing structure to populate + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_wifi_read_cumulative_timing( const void* context, + lr1110_modem_wifi_cumulative_timings_t* timing ); + +/*! + * \brief Configure the timestamp used to discriminate mobile access points from gateways. + * + * This filtering is based on the hypothesis that mobile access points have timestamp shorter than gateways. + * + * \param [in] context Chip implementation context + * + * \param [in] timestamp_in_s Timestamp value in second + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_wifi_cfg_timestamp_ap_phone( const void* context, uint32_t timestamp_in_s ); + +/*! + * \brief Get the internal wifi firmware version + * + * \param [in] context Chip implementation context + * + * \param [out] wifi_version The wifi version structure populated with version numbers + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_wifi_read_version( const void* context, + lr1110_modem_wifi_version_t* wifi_version ); + +/*! + * \brief Start a Wi-Fi passive scan operation + * + * During the complete passive scan operation, the LR1110 remains busy and cannot receive any commands. Using this + * command **DOES** reset the results already obtained by previous passive scan operations. + * + * The result can be read at the end of the passive scan issuing the command lr1110_wifi_get_nb_results (to get the + * number of results to read) and lr1110_wifi_read_basic_results or lr1110_wifi_read_extended_results to actually get + * the result bytes. + * + * Reading with lr1110_wifi_read_basic_results or + * lr1110_wifi_read_extended_results depends on the scan_mode selected when + * calling this method with the correspondence: + * + *
      Scan mode on + * Wi-Fi Passive Scan Result method to use
      + * LR1110_WIFI_SCAN_MODE_BEACON lr1110_wifi_read_basic_results
      LR1110_WIFI_SCAN_MODE_PACKET + * lr1110_wifi_read_basic_results + *
      LR1110_WIFI_SCAN_MODE_FULL_BEACON + * lr1110_wifi_read_extended_results + *
      LR1110_WIFI_SCAN_MODE_FULL_PACKET + * lr1110_wifi_read_extended_results
      + * + * \param [in] context Chip implementation context + * + * \param [in] signal_type The type of Wi-Fi Signal to scan for + * + * \param [in] channels Mask of the Wi-Fi channels to scan + * + * \param [in] scan_mode Scan mode to execute + * + * \param [in] max_results The maximal number of results to gather. When this limit is reached, the passive scan + * automatically stop. Range of allowed values is [1:32]. Note that value 0 is forbidden. + * + * \param [in] nb_scan_per_channel The number of internal scan sequences per channel scanned. Range of accepted values + * is [1:255]. Note that value 0 is forbidden. + * + * \param [in] timeout_in_ms The maximal duration of a single preamble search. Expressed in ms. Range of allowed values + * is [1:65535]. Note that value 0 is forbidden. + * + * \param [in] abort_on_timeout If true, the beacon search jumps to next configured Wi-Fi channel (or stop if there is + * no more channel to scan) as soon as a search timeout is encountered + * + * \param [in] result_format scanner result format \see lr1110_modem_wifi_result_format_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_wifi_passive_scan( + const void* context, const lr1110_modem_wifi_signal_type_scan_t signal_type, + const lr1110_modem_wifi_channel_mask_t channels, const lr1110_modem_wifi_mode_t scan_mode, + const uint8_t max_results, const uint8_t nb_scan_per_channel, const uint16_t timeout_in_ms, + const bool abort_on_timeout, const lr1110_modem_wifi_result_format_t result_format ); + +/*! + * \brief Start a Wi-Fi passive scan operation + * + * During the complete passive scan operation, the LR1110 remains busy and cannot receive any commands. Using this + * command **DOES** reset the results already obtained by previous passive scan operations. + * + * The result can be read at the end of the passive scan issuing the command lr1110_wifi_get_nb_results (to get the + * number of results to read) and lr1110_wifi_read_basic_results or lr1110_wifi_read_extended_results to actually get + * the result bytes. + * + * Reading with lr1110_wifi_read_basic_results or + * lr1110_wifi_read_extended_results depends on the scan_mode selected when + * calling this method with the correspondence: + * + *
      Scan mode on + * Wi-Fi Passive Scan Result method to use
      + * LR1110_WIFI_SCAN_MODE_BEACON lr1110_wifi_read_basic_results
      LR1110_WIFI_SCAN_MODE_PACKET + * lr1110_wifi_read_basic_results + *
      LR1110_WIFI_SCAN_MODE_FULL_BEACON + * lr1110_wifi_read_extended_results + *
      LR1110_WIFI_SCAN_MODE_FULL_PACKET + * lr1110_wifi_read_extended_results
      + * + * \param [in] context Chip implementation context + * + * \param [in] signal_type The type of Wi-Fi Signal to scan for + * + * \param [in] channels Mask of the Wi-Fi channels to scan + * + * \param [in] scan_mode Scan mode to execute + * + * \param [in] max_results The maximal number of results to gather. When this limit is reached, the passive scan + * automatically stop. Range of allowed values is [1:32]. Note that value 0 is forbidden. + * + * \param [in] timeout_per_channel_ms The maximal duration of a single preamble search. Expressed in ms. Range of allowed values + * is [1:65535]. Note that value 0 is forbidden. + * + * \param [in] timeout_per_scan_ms The maximal duration of a single preamble + * search. Expressed in ms. Range of allowed values is [0:65535]. If set to 0, + * the command will keep listening until exhaustion of timeout_per_channel_ms or + * until nb_max_results is reached + * + * \param [in] result_format scanner result format \see lr1110_modem_wifi_result_format_t + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_wifi_passive_scan_time_limit( + const void* context, const lr1110_modem_wifi_signal_type_scan_t signal_type, + const lr1110_modem_wifi_channel_mask_t channels, const lr1110_modem_wifi_mode_t scan_mode, + const uint8_t max_results, const uint16_t timeout_per_channel_ms, const uint16_t timeout_per_scan_ms, + const lr1110_modem_wifi_result_format_t result_format ); + +/*! + * \brief Start a Wi-Fi passive scan for country codes extraction + * + * This command starts a Wi-Fi passive scan operation for Beacons and Probe Responses on Wi-Fi type B only. It is to + * be used to extract the Country Code fields. + * + * During the passive scan, the results are filtered to keep only single MAC addresses. + * + * \param [in] context Chip implementation context + * + * \param [in] channels_mask Mask of the Wi-Fi channels to scan + * + * \param [in] nb_max_results The maximum number of country code to gather. When this limit is reached, the passive + * scan automatically stops. Maximal value is 32 + * + * \param [in] nb_scan_per_channel Maximal number of scan attempts per channel. Maximal value is 255 + * + * \param [in] timeout_in_ms The maximal duration of a single beacon search. Expressed in ms. Maximal value is 65535 + * ms + * + * \param [in] abort_on_timeout If true, the beacon search jumps to next configured Wi-Fi channel (or stop if there + * is no more channel to scan) as soon as a search timeout is encountered + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_wifi_search_country_code( + const void* context, const lr1110_modem_wifi_channel_mask_t channels_mask, const uint8_t nb_max_results, + const uint8_t nb_scan_per_channel, const uint16_t timeout_in_ms, const bool abort_on_timeout ); + +/*! + * \brief Start a Wi-Fi passive scan for country code extraction with duration + * stop conditions + * + * This command acts similarly to lr1110_wifi_search_country_code, except that + * its stop conditions are provided by timeouts, and not by maximal number of + * scan attempts or results to find. + * + * \param [in] context Chip implementation context + * + * \param [in] channels_mask Mask of the Wi-Fi channels to scan + * + * \param [in] nb_max_results The maximum number of country code to gather. When + * this limit is reached, the passive scan automatically stops. Maximal value is + * 32 + * + * \param [in] timeout_per_channel_ms The maximal duration of a scan on one + * channel. Expressed in ms + * + * \param [in] timeout_per_scan_ms The maximal duration of a single preamble + * search. Expressed in ms. Range of allowed values is [0:65535]. If set to 0, + * the command will keep listening until exhaustion of timeout_per_channel_ms or + * until nb_max_results is reached + * + * \returns Operation status + */ +lr1110_modem_response_code_t lr1110_modem_wifi_search_country_code_time_limit( + const void* context, const lr1110_modem_wifi_channel_mask_t channels_mask, const uint8_t nb_max_results, + const uint16_t timeout_per_channel_ms, const uint16_t timeout_per_scan_ms ); + +/*! + * \brief Read complete results + * + * \param [in] buffer Buffer containing the raw data + * + * \param [in] buffer_len Size of the raw data buffer + * + * \param [out] results Pointer to an array of result structures to populate. It is up to the caller to ensure this + * array can hold at least nb_results elements. + * + * \param [out] nb_results Number of results read + */ +void lr1110_modem_wifi_read_basic_results( const uint8_t* buffer, const uint16_t buffer_len, + lr1110_modem_wifi_basic_mac_type_channel_result_t* results, + uint8_t* nb_results ); + +/*! + * \brief Read basic results + * + * \param [in] buffer Buffer containing the raw data + * + * \param [in] buffer_len Size of the raw data buffer + * + * \param [out] results Pointer to an array of result structures to populate. It is up to the caller to ensure this + * array can hold at least nb_results elements. + * + * \param [out] nb_results Number of results read + */ +void lr1110_modem_wifi_read_complete_results( const uint8_t* buffer, const uint16_t buffer_len, + lr1110_modem_wifi_basic_complete_result_t* results, uint8_t* nb_results ); + +/*! + * \brief Helper method to retrieve channel from channel info byte + * + * \param [in] info_byte The chanel info byte from passive scan result + * + * \retval The channel of scanned MAC address + */ +lr1110_modem_wifi_channel_t lr1110_modem_extract_channel_from_info_byte( + const lr1110_modem_wifi_channel_info_byte_t info_byte ); + +/*! + * \brief Helper method to retrieve the signal type from data rate info byte + * + * \param [in] data_rate_info The data rate info byte from a passive scan result + * + * \retval The Signal Type of the scanned frame + */ +lr1110_modem_wifi_signal_type_result_t lr1110_modem_extract_signal_type_from_data_rate_info( + const lr1110_modem_wifi_datarate_info_byte_t data_rate_info ); + +#ifdef __cplusplus +} +#endif + +#endif // __LR1110_MODEM_WIFI_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_types.h b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_types.h new file mode 100644 index 0000000..9aa689e --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem/src/lr1110_types.h @@ -0,0 +1,68 @@ +/*! + * \file lr1110_types.h + * + * \brief definition for LR1110 + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH S.A. BE LIABLE FOR ANY DIRECT, + * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __LR1110_TYPES_H__ +#define __LR1110_TYPES_H__ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +typedef enum lr1110_status_e +{ + LR1110_STATUS_OK = 0, + LR1110_STATUS_ERROR = 3, +} lr1110_status_t; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +#endif // __LR1110_TYPES_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/lr1110_modem_hal.c b/smtc_tracker_app/Src/radio/lr1110_modem_hal.c new file mode 100644 index 0000000..8724221 --- /dev/null +++ b/smtc_tracker_app/Src/radio/lr1110_modem_hal.c @@ -0,0 +1,489 @@ +/*! + * \file lr1110_modem_hal.c + * + * \brief Hardware Abstraction Layer (HAL) implementation for LR1110 + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include "lr1110_hal.h" +#include "lr1110_modem_hal.h" +#include "lr1110_modem_system.h" +#include "lr1110_tracker_board.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +#define LR1110_MODEM_RESET_TIMEOUT 3000 + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief LR1110 modem reset timeout flag + */ +static bool lr1110_modem_reset_timeout = false; + +/*! + * \brief Timer to handle the scan timeout + */ +static timer_event_t lr1110_modem_reset_timeout_timer; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Function to wait that the lr1110 transceiver busy line raise to high + * + * \param [in] context Chip implementation context + * + * \param [in] timeout_ms timeout in millisec before leave the function + * + * \returns lr1110_hal_status_t + */ +static lr1110_hal_status_t lr1110_hal_wait_on_busy( const void* context, uint32_t timeout_ms ); + +/*! + * \brief Function to wait that the lr1110 modem busy line fall to low + * + * \param [in] context Chip implementation context + * + * \param [in] timeout_ms timeout in millisec before leave the function + * + * \returns lr1110_hal_status_t + */ +static lr1110_modem_hal_status_t lr1110_modem_hal_wait_on_busy( const void* context, uint32_t timeout_ms ); + +/*! + * \brief Function to wait the that lr1110 modem busy line raise to high + * + * \param [in] context Chip implementation context + * + * \param [in] timeout_ms timeout in millisec before leave the function + * + * \returns lr1110_hal_status_t + */ +static lr1110_modem_hal_status_t lr1110_modem_hal_wait_on_unbusy( const void* context, uint32_t timeout_ms ); + +/*! + * \brief Function executed on lr1110 modem reset timeout event + */ +static void on_lr1110_modem_reset_timeout_event( void* context ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +// +// lr1110_modem_hal.h API implementation +// + +lr1110_modem_hal_status_t lr1110_modem_hal_write( const void* context, const uint8_t* command, + const uint16_t command_length, const uint8_t* data, + const uint16_t data_length ) +{ + if( lr1110_modem_hal_wakeup( context ) == LR1110_MODEM_HAL_STATUS_OK ) + { + uint8_t crc = 0; + uint8_t crc_received = 0; + lr1110_modem_hal_status_t status; + + // NSS low + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 0 ); + // Send CMD + for( uint16_t i = 0; i < command_length; i++ ) + { + hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, command[i] ); + } + // Send Data + for( uint16_t i = 0; i < data_length; i++ ) + { + hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, data[i] ); + } + // Compute and send CRC + crc = lr1110_modem_compute_crc( 0xFF, command, command_length ); + crc = lr1110_modem_compute_crc( crc, data, data_length ); + + hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, crc ); + + // NSS high + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 1 ); + + // Wait on busy pin up to 1000 ms + if( lr1110_modem_hal_wait_on_busy( context, 1000 ) != LR1110_MODEM_HAL_STATUS_OK ) + { + return LR1110_MODEM_HAL_STATUS_BUSY_TIMEOUT; + } + + // Send dummy byte to retrieve RC & CRC + + // NSS low + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 0 ); + + // read RC + status = ( lr1110_modem_hal_status_t ) hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, 0 ); + crc_received = hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, 0 ); + + // Compute response crc + crc = lr1110_modem_compute_crc( 0xFF, ( uint8_t* ) &status, 1 ); + + // NSS high + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 1 ); + + if( crc != crc_received ) + { + // change the response code + status = LR1110_MODEM_HAL_STATUS_BAD_FRAME; + } + + // Don't wait on unbusy in these following cases + // 0x0602 - LR1110_MODEM_GROUP_ID_MODEM / LR1110_MODEM_RESET_CMD + // 0x0118 - LR1110_MODEM_GROUP_ID_SYSTEM / LR1110_MODEM_SYSTEM_REBOOT_CMD + + if( ( ( ( command[0] << 8 ) | command[1] ) != 0x0602 ) && ( ( ( command[0] << 8 ) | command[1] ) != 0x0118 ) ) + { + // Wait on busy pin up to 1000 ms + if( lr1110_modem_hal_wait_on_unbusy( context, 1000 ) != LR1110_MODEM_HAL_STATUS_OK ) + { + return LR1110_MODEM_HAL_STATUS_BUSY_TIMEOUT; + } + } + + return status; + } + + return LR1110_MODEM_HAL_STATUS_BUSY_TIMEOUT; +} + +lr1110_modem_hal_status_t lr1110_modem_hal_read( const void* context, const uint8_t* command, + const uint16_t command_length, uint8_t* data, + const uint16_t data_length ) +{ + if( lr1110_modem_hal_wakeup( context ) == LR1110_MODEM_HAL_STATUS_OK ) + { + uint8_t crc = 0; + uint8_t crc_received = 0; + lr1110_modem_hal_status_t status; + + // NSS low + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 0 ); + + // Send CMD + for( uint16_t i = 0; i < command_length; i++ ) + { + hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, command[i] ); + } + + // Compute and send CRC + crc = lr1110_modem_compute_crc( 0xFF, command, command_length ); + + hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, crc ); + + // NSS high + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 1 ); + + // Wait on busy pin up to 1000 ms + if( lr1110_modem_hal_wait_on_busy( context, 1000 ) != LR1110_MODEM_HAL_STATUS_OK ) + { + return LR1110_MODEM_HAL_STATUS_BUSY_TIMEOUT; + } + + // Send dummy byte to retrieve RC & CRC + + // NSS low + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 0 ); + + // read RC + status = ( lr1110_modem_hal_status_t ) hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, 0 ); + + if( status == LR1110_MODEM_HAL_STATUS_OK ) + { + for( uint16_t i = 0; i < data_length; i++ ) + { + data[i] = hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, 0 ); + } + } + + crc_received = hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, 0 ); + + // NSS high + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 1 ); + + // Compute response crc + crc = lr1110_modem_compute_crc( 0xFF, ( uint8_t* ) &status, 1 ); + if( status == LR1110_MODEM_HAL_STATUS_OK ) + { + crc = lr1110_modem_compute_crc( crc, data, data_length ); + } + + if( crc != crc_received ) + { + // change the response code + status = LR1110_MODEM_HAL_STATUS_BAD_FRAME; + } + // Wait on busy pin up to 1000 ms + if( lr1110_modem_hal_wait_on_unbusy( context, 1000 ) != LR1110_MODEM_HAL_STATUS_OK ) + { + return LR1110_MODEM_HAL_STATUS_BUSY_TIMEOUT; + } + + return status; + } + + return LR1110_MODEM_HAL_STATUS_BUSY_TIMEOUT; +} + +lr1110_modem_hal_status_t lr1110_modem_hal_reset( const void* context ) +{ + lr1110_modem_board_set_ready( false ); + + /* Start a reset timeout timer */ + timer_init( &lr1110_modem_reset_timeout_timer, on_lr1110_modem_reset_timeout_event ); + timer_set_value( &lr1110_modem_reset_timeout_timer, LR1110_MODEM_RESET_TIMEOUT ); + timer_start( &lr1110_modem_reset_timeout_timer ); + lr1110_modem_reset_timeout = false; + + hal_gpio_set_value( ( ( lr1110_t* ) context )->reset.pin, 0 ); + HAL_Delay( 1 ); + hal_gpio_set_value( ( ( lr1110_t* ) context )->reset.pin, 1 ); + + // wait for reset event + while( ( lr1110_modem_board_is_ready( ) == false ) && ( lr1110_modem_reset_timeout == false ) ) + { + lr1110_modem_event_process( context ); + } + + if ( lr1110_modem_reset_timeout == true ) + { + return LR1110_MODEM_HAL_STATUS_ERROR; + } + else + { + return LR1110_MODEM_HAL_STATUS_OK; + } +} + +void lr1110_modem_hal_enter_dfu( const void* context ) +{ + // Force dio0 to 0 + hal_gpio_init_out( ( ( lr1110_t* ) context )->busy.pin, 0 ); + + // reset the chip + hal_gpio_set_value( ( ( lr1110_t* ) context )->reset.pin, 0 ); + HAL_Delay( 1 ); + hal_gpio_set_value( ( ( lr1110_t* ) context )->reset.pin, 1 ); + + // wait 250ms + HAL_Delay( 250 ); + // reinit dio0 + hal_gpio_init_in( ( ( lr1110_t* ) context )->busy.pin, HAL_GPIO_PULL_MODE_NONE, HAL_GPIO_IRQ_MODE_OFF, NULL ); +} + +lr1110_modem_hal_status_t lr1110_modem_hal_wakeup( const void* context ) +{ + if( lr1110_modem_hal_wait_on_busy( context, 1000 ) == LR1110_MODEM_HAL_STATUS_OK ) + { + // Wakeup radio + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 0 ); + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 1 ); + } + + // Wait on busy pin for 1000 ms + return lr1110_modem_hal_wait_on_unbusy( context, 1000 ); +} + +// +// Bootstrap bootloader and SPI bootloader API implementation +// + +lr1110_hal_status_t lr1110_hal_write( const void* context, const uint8_t* command, const uint16_t command_length, + const uint8_t* data, const uint16_t data_length ) +{ + if( lr1110_hal_wakeup( context ) == LR1110_MODEM_HAL_STATUS_OK ) + { + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 0 ); + for( uint16_t i = 0; i < command_length; i++ ) + { + hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, command[i] ); + } + for( uint16_t i = 0; i < data_length; i++ ) + { + hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, data[i] ); + } + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 1 ); + + return lr1110_hal_wait_on_busy( context, 5000 ); + } + return LR1110_HAL_STATUS_ERROR; +} + +lr1110_hal_status_t lr1110_hal_read( const void* context, const uint8_t* command, const uint16_t command_length, + uint8_t* data, const uint16_t data_length ) +{ + if( lr1110_hal_wakeup( context ) == LR1110_MODEM_HAL_STATUS_OK ) + { + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 0 ); + + for( uint16_t i = 0; i < command_length; i++ ) + { + hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, command[i] ); + } + + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 1 ); + + lr1110_hal_wait_on_busy( context, 5000 ); + + // Send dummy byte + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 0 ); + + hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, 0 ); + + for( uint16_t i = 0; i < data_length; i++ ) + { + data[i] = hal_spi_in_out( ( ( lr1110_t* ) context )->spi_id, 0 ); + } + + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 1 ); + + return lr1110_hal_wait_on_busy( context, 5000 ); + } + return LR1110_HAL_STATUS_ERROR; +} + +lr1110_hal_status_t lr1110_hal_wakeup( const void* context ) +{ + // Wakeup radio + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 0 ); + hal_gpio_set_value( ( ( lr1110_t* ) context )->nss.pin, 1 ); + + // Wait on busy pin for 5000 ms + return lr1110_hal_wait_on_busy( context, 5000 ); +} + +lr1110_hal_status_t lr1110_hal_reset( const void* context ) +{ + hal_gpio_set_value( ( ( lr1110_t* ) context )->reset.pin, 0 ); + HAL_Delay( 1 ); + hal_gpio_set_value( ( ( lr1110_t* ) context )->reset.pin, 1 ); + + return LR1110_HAL_STATUS_OK; +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +static void on_lr1110_modem_reset_timeout_event( void* context ) { lr1110_modem_reset_timeout = true; } + +static lr1110_hal_status_t lr1110_hal_wait_on_busy( const void* context, uint32_t timeout_ms ) +{ +#if 0 + while( hal_gpio_get_value( ( ( lr1110_t* ) context )->busy.pin ) == 1 ) + { + ; + } +#else + uint32_t start = hal_rtc_get_time_ms( ); + while( hal_gpio_get_value( ( ( lr1110_t* ) context )->busy.pin ) == 1 ) + { + if( ( int32_t )( hal_rtc_get_time_ms( ) - start ) > ( int32_t ) timeout_ms ) + { + return LR1110_HAL_STATUS_ERROR; + } + } +#endif + return LR1110_HAL_STATUS_OK; +} + +static lr1110_modem_hal_status_t lr1110_modem_hal_wait_on_busy( const void* context, uint32_t timeout_ms ) +{ +#if 0 + while( hal_gpio_get_value( ( ( lr1110_t* ) context )->busy.pin ) == 0 ) + { + ; + } +#else + uint32_t start = hal_rtc_get_time_ms( ); + uint32_t current = 0; + while( hal_gpio_get_value( ( ( lr1110_t* ) context )->busy.pin ) == 0 ) + { + current = hal_rtc_get_time_ms( ); + if( ( int32_t )( current - start ) > ( int32_t ) timeout_ms ) + { + return LR1110_MODEM_HAL_STATUS_ERROR; + } + } +#endif + return LR1110_MODEM_HAL_STATUS_OK; +} + +static lr1110_modem_hal_status_t lr1110_modem_hal_wait_on_unbusy( const void* context, uint32_t timeout_ms ) +{ +#if 0 + while( hal_gpio_get_value( ( ( lr1110_t* ) context )->busy.pin ) == 1 ) + { + ; + } +#else + uint32_t start = hal_rtc_get_time_ms( ); + uint32_t current = 0; + while( hal_gpio_get_value( ( ( lr1110_t* ) context )->busy.pin ) == 1 ) + { + current = hal_rtc_get_time_ms( ); + if( ( int32_t )( current - start ) > ( int32_t ) timeout_ms ) + { + return LR1110_MODEM_HAL_STATUS_ERROR; + } + } +#endif + return LR1110_MODEM_HAL_STATUS_OK; +} + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/wifi/wifi_scan.c b/smtc_tracker_app/Src/radio/wifi/wifi_scan.c new file mode 100644 index 0000000..9da82d3 --- /dev/null +++ b/smtc_tracker_app/Src/radio/wifi/wifi_scan.c @@ -0,0 +1,390 @@ +/*! + * \file wifi_scan.c + * + * \brief Wifi scan implementation. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include "wifi_scan.h" +#include "lr1110_tracker_board.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +#define WIFI_SCAN_ABORT_ON_TIMEOUT ( true ) +#define WIFI_CONSUMPTION_DCDC_CORRELATION_MA ( 12 ) +#define WIFI_CONSUMPTION_DCDC_DEMODULATION_MA ( 4 ) +#define WIFI_CONSUMPTION_LDO_CORRELATION_MA ( 24 ) +#define WIFI_CONSUMPTION_LDO_DEMODULATION_MA ( 8 ) +#define WIFI_MAX_BASIC_RESULTS_PER_SCAN ( 32 ) +#define WIFI_MAX_COMPLETE_RESULTS_PER_SCAN ( 12 ) + +/*! + * \brief Wi-Fi scan state machine timeout + */ +#define WIFI_SCAN_TIMEOUT ( 10000 ) + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Wi-Fi global parameters + */ +wifi_t wifi; + +/*! + * \brief Wi-Fi scan timeout flag + */ +static bool wifi_scan_timeout = false; + +/*! + * \brief Timer to handle the scan timeout + */ +static timer_event_t wifi_scan_timeout_timer; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief configure the Wi-Fi scanner parameter + * + * \param [in] wifi_settings structure containing the Wi-Fi parameter \see wifi_settings_t + */ +void wifi_configure( wifi_settings_t wifi_settings ); + +/*! + * \brief Compute consumption based on cumulative timings + * + * \param [in] reg_mode \ref lr1110_modem_system_reg_mode_t + * + * \param [in] timing \ref lr1110_modem_wifi_cumulative_timings_t + * + * \return Consumption in micro ampere second (uas) + */ +uint32_t wifi_compute_consumption( const lr1110_modem_system_reg_mode_t reg_mode, + const lr1110_modem_wifi_cumulative_timings_t timing ); + +/*! + * \brief copy complete mac results into wi-fi result structure + * + * \param [in] reg_mode \ref lr1110_modem_system_reg_mode_t + * + * \param [out] results structure containing the results \ref wifi_scan_all_result_t + * + * \param [in] scan_result to copy \ref lr1110_modem_wifi_basic_complete_result_t + * + * \param [in] nbr_results nb result to copy + * + * \param [in] timing scan timing + */ +void wifi_add_complete_mac_to_results( lr1110_modem_system_reg_mode_t reg_mode, wifi_scan_all_result_t* results, + lr1110_modem_wifi_basic_complete_result_t* scan_result, uint8_t nbr_results, + lr1110_modem_wifi_cumulative_timings_t timing ); + +/*! + * \brief copy basic mac results into wi-fi result structure + * + * \param [in] reg_mode \ref lr1110_modem_system_reg_mode_t + * + * \param [out] results structure containing the results \ref wifi_scan_all_result_t + * + * \param [in] scan_result to copy \ref lr1110_modem_wifi_basic_mac_type_channel_result_t + * + * \param [in] nbr_results nb result to copy + * + * \param [in] timing scan timing + */ +void wifi_add_basic_mac_to_results( lr1110_modem_system_reg_mode_t reg_mode, wifi_scan_all_result_t* results, + lr1110_modem_wifi_basic_mac_type_channel_result_t* scan_result, uint8_t nbr_results, + lr1110_modem_wifi_cumulative_timings_t timing ); + +/*! + * \brief Function executed on Wi-Fi scan timeout event + */ +static void on_wifi_scan_timeout_event( void* context ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void lr1110_modem_wifi_scan_done( uint8_t* buffer, uint16_t size ) +{ + memcpy( wifi.results.raw_buffer, buffer, size ); + wifi.results.raw_buffer_size = size; + + wifi.state = WIFI_GET_RESULTS; +} + +void wifi_init( const void* context, wifi_settings_t wifi_settings ) +{ + wifi.state = WIFI_INIT; + wifi.results.nbr_results = 0; + wifi.results.global_consumption_uas = 0; + + timer_init( &wifi_scan_timeout_timer, on_wifi_scan_timeout_event ); + timer_set_value( &wifi_scan_timeout_timer, WIFI_SCAN_TIMEOUT ); + + wifi_configure( wifi_settings ); +} + +wifi_scan_result_t wifi_execute_scan( const void* context ) +{ + bool wifi_scan_done = false; + lr1110_modem_response_code_t modem_response_code = LR1110_MODEM_RESPONSE_CODE_OK; + wifi_scan_result_t scan_result = WIFI_SCAN_SUCCESS; + + wifi_scan_timeout = false; + + timer_start( &wifi_scan_timeout_timer ); + + while( ( wifi_scan_done != true ) && ( wifi_scan_timeout != true ) ) + { + // Process Event + if( ( ( lr1110_t* ) context )->event.callback != NULL ) + { + lr1110_modem_event_process( context ); + } + + switch( wifi.state ) + { + case WIFI_INIT: + { + wifi.state = WIFI_SCAN; + modem_response_code = lr1110_modem_wifi_reset_cumulative_timing( context ); + break; + } + + case WIFI_SCAN: + { + modem_response_code = lr1110_modem_wifi_cfg_hardware_debarker( context, true ); + modem_response_code = lr1110_modem_wifi_passive_scan( + context, wifi.settings.types, wifi.settings.channels, wifi.settings.scan_mode, + wifi.settings.max_results, wifi.settings.nbr_retrials, wifi.settings.timeout, + WIFI_SCAN_ABORT_ON_TIMEOUT, wifi.settings.result_format ); + + // If response code different than RESPONSE_CODE_OK leave + if( modem_response_code != LR1110_MODEM_RESPONSE_CODE_OK ) + { + wifi_scan_done = true; + scan_result = WIFI_SCAN_FAIL; + } + + wifi.state = WIFI_WAIT_FOR_SCAN; + break; + } + + case WIFI_GET_RESULTS: + { + lr1110_modem_wifi_cumulative_timings_t wifi_results_timings = { 0 }; + uint8_t nb_result; + + lr1110_modem_wifi_read_cumulative_timing( context, &wifi_results_timings ); + + if( wifi.settings.result_format == LR1110_MODEM_WIFI_RESULT_FORMAT_BASIC_MAC_TYPE_CHANNEL ) + { + lr1110_modem_wifi_basic_mac_type_channel_result_t + wifi_results_mac_addr[WIFI_MAX_BASIC_RESULTS_PER_SCAN] = { 0 }; + lr1110_modem_wifi_read_basic_results( wifi.results.raw_buffer, wifi.results.raw_buffer_size, + wifi_results_mac_addr, &nb_result ); + wifi_add_basic_mac_to_results( LR1110_MODEM_SYSTEM_REG_MODE_DCDC, &wifi.results, wifi_results_mac_addr, + nb_result, wifi_results_timings ); + } + else if( wifi.settings.result_format == LR1110_MODEM_WIFI_RESULT_FORMAT_BASIC_COMPLETE ) + { + lr1110_modem_wifi_basic_complete_result_t wifi_results_mac_addr[WIFI_MAX_COMPLETE_RESULTS_PER_SCAN] = { + 0 + }; + lr1110_modem_wifi_read_complete_results( wifi.results.raw_buffer, wifi.results.raw_buffer_size, + wifi_results_mac_addr, &nb_result ); + wifi_add_complete_mac_to_results( LR1110_MODEM_SYSTEM_REG_MODE_DCDC, &wifi.results, + wifi_results_mac_addr, nb_result, wifi_results_timings ); + } + + wifi_scan_done = true; + wifi.state = WIFI_INIT; + + break; + } + + case WIFI_WAIT_FOR_SCAN: + { + // The MCU wakes up through events + hal_mcu_low_power_handler( ); + break; + } + } + } + + timer_stop( &wifi_scan_timeout_timer ); + + if( wifi_scan_timeout == true ) + { + scan_result = WIFI_SCAN_FAIL; + } + + return scan_result; +} + +void lr1110_display_wifi_scan_results( void ) +{ + if( wifi.results.nbr_results != 0 ) + { + HAL_DBG_TRACE_PRINTF( "nb MAC scanned : %d \r\n", wifi.results.nbr_results ); + for( uint8_t i = 0; i < wifi.results.nbr_results; i++ ) + { + HAL_DBG_TRACE_MSG( "MAC addr : " ); + for( uint8_t j = 0; j < 6; j++ ) + { + HAL_DBG_TRACE_PRINTF( "%#02X ", wifi.results.results[i].mac_address[j] ); + } + HAL_DBG_TRACE_PRINTF( " -- Channel : %d ", wifi.results.results[i].channel ); + HAL_DBG_TRACE_PRINTF( " -- Type : %d ", wifi.results.results[i].type ); + HAL_DBG_TRACE_PRINTF( " -- RSSI : %d \r\n", wifi.results.results[i].rssi ); + } + HAL_DBG_TRACE_MSG( "\r\n" ); + } + else + { + HAL_DBG_TRACE_MSG( "No MAC address found \r\n\r\n" ); + } +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +static void on_wifi_scan_timeout_event( void* context ) { wifi_scan_timeout = true; } + +void wifi_configure( wifi_settings_t wifi_settings ) +{ + wifi.settings.enabled = wifi_settings.enabled; + wifi.settings.channels = wifi_settings.channels; + wifi.settings.types = wifi_settings.types; + wifi.settings.scan_mode = wifi_settings.scan_mode; + wifi.settings.nbr_retrials = wifi_settings.nbr_retrials; + wifi.settings.result_format = wifi_settings.result_format; + wifi.settings.timeout = wifi_settings.timeout; + + // if format is LR1110_WIFI_RESULT_FORMAT_BASIC_COMPLETE max result available is 12 otherwise it's 32. + if( ( wifi.settings.result_format == LR1110_MODEM_WIFI_RESULT_FORMAT_BASIC_COMPLETE ) && + ( wifi_settings.max_results > 12 ) ) + { + wifi.settings.max_results = 12; + } + else + { + wifi.settings.max_results = wifi_settings.max_results; + } +} + +uint32_t wifi_compute_consumption( const lr1110_modem_system_reg_mode_t reg_mode, + const lr1110_modem_wifi_cumulative_timings_t timing ) +{ + uint32_t consumption_uas = 0; + + switch( reg_mode ) + { + case LR1110_MODEM_SYSTEM_REG_MODE_DCDC: + consumption_uas = ( ( timing.rx_correlation_us + timing.rx_capture_us ) * WIFI_CONSUMPTION_LDO_CORRELATION_MA + + timing.demodulation_us * WIFI_CONSUMPTION_LDO_DEMODULATION_MA ) / + 1000; + break; + case LR1110_MODEM_SYSTEM_REG_MODE_LDO: + consumption_uas = ( ( timing.rx_correlation_us + timing.rx_capture_us ) * WIFI_CONSUMPTION_DCDC_CORRELATION_MA + + timing.demodulation_us * WIFI_CONSUMPTION_DCDC_DEMODULATION_MA ) / + 1000; + break; + } + return consumption_uas; +} + +void wifi_add_basic_mac_to_results( lr1110_modem_system_reg_mode_t reg_mode, wifi_scan_all_result_t* results, + lr1110_modem_wifi_basic_mac_type_channel_result_t* scan_result, uint8_t nbr_results, + lr1110_modem_wifi_cumulative_timings_t timing ) +{ + for( uint8_t index = 0; index < nbr_results; index++ ) + { + results->results[index].channel = + lr1110_modem_extract_channel_from_info_byte( scan_result[index].channel_info_byte ); + results->results[index].type = + lr1110_modem_extract_signal_type_from_data_rate_info( scan_result[index].data_rate_info_byte ); + memcpy( results->results[index].mac_address, scan_result[index].mac_address, + LR1110_MODEM_WIFI_MAC_ADDRESS_LENGTH ); + results->results[index].rssi = scan_result[index].rssi; + } + + results->timings = timing; + results->global_consumption_uas += wifi_compute_consumption( reg_mode, timing ); + results->nbr_results = nbr_results; +} + +void wifi_add_complete_mac_to_results( lr1110_modem_system_reg_mode_t reg_mode, wifi_scan_all_result_t* results, + lr1110_modem_wifi_basic_complete_result_t* scan_result, uint8_t nbr_results, + lr1110_modem_wifi_cumulative_timings_t timing ) +{ + for( uint8_t index = 0; index < nbr_results; index++ ) + { + results->results[index].channel = + lr1110_modem_extract_channel_from_info_byte( scan_result[index].channel_info_byte ); + results->results[index].type = + lr1110_modem_extract_signal_type_from_data_rate_info( scan_result[index].data_rate_info_byte ); + memcpy( results->results[index].mac_address, scan_result[index].mac_address, + LR1110_MODEM_WIFI_MAC_ADDRESS_LENGTH ); + results->results[index].rssi = scan_result[index].rssi; + results->results[index].phi_offset = scan_result[index].phi_offset; + results->results[index].timestamp_us = scan_result[index].timestamp_us; + } + + results->timings = timing; + results->global_consumption_uas += wifi_compute_consumption( reg_mode, timing ); + results->nbr_results = nbr_results; +} + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/radio/wifi/wifi_scan.h b/smtc_tracker_app/Src/radio/wifi/wifi_scan.h new file mode 100644 index 0000000..924efb9 --- /dev/null +++ b/smtc_tracker_app/Src/radio/wifi/wifi_scan.h @@ -0,0 +1,182 @@ +/*! + * \file wifi_scan.h + * + * \brief Wi-Fi scan definition + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +#ifndef __WIFI_SCAN_H__ +#define __WIFI_SCAN_H__ + +#ifdef __cplusplus +extern "C" { +#endif + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ +#include "lr1110_modem_wifi.h" +#include "lr1110_modem_system.h" +#include + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC MACROS ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC CONSTANTS -------------------------------------------------------- + */ + +#define WIFI_NBR_RETRIALS_DEFAULT 5 +#define WIFI_MAX_RESULTS_DEFAULT 10 +#define WIFI_TIMEOUT_IN_MS_DEFAULT 110 +#define WIFI_MAX_RESULT_TOTAL 32 + +#define WIFI_SCAN_SUCCESS 1 +#define WIFI_SCAN_FAIL 0 + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC TYPES ------------------------------------------------------------ + */ + +/*! + * \brief Wi-Fi scan result type + */ +typedef uint8_t wifi_scan_result_t; + +/*! + * \brief Wi-Fi state used in the state machine + */ +typedef enum +{ + WIFI_INIT, + WIFI_SCAN, + WIFI_WAIT_FOR_SCAN, + WIFI_GET_RESULTS, +} wifi_state_t; + +/*! + * \brief Wi-Fi single scan result structure + */ +typedef struct +{ + lr1110_modem_wifi_mac_address_t mac_address; + lr1110_modem_wifi_channel_t channel; + lr1110_modem_wifi_signal_type_result_t type; + int8_t rssi; + int16_t phi_offset; + uint64_t timestamp_us; + uint16_t beacon_period_tu; + uint8_t country_code[LR1110_MODEM_WIFI_STR_COUNTRY_CODE_SIZE]; +} wifi_scan_single_result_t; + +/*! + * \brief Wi-Fi single all result structure + */ +typedef struct +{ + uint8_t nbr_results; + wifi_scan_single_result_t results[WIFI_MAX_RESULT_TOTAL]; + lr1110_modem_wifi_cumulative_timings_t timings; + uint32_t global_consumption_uas; + uint8_t raw_buffer[288]; + uint16_t raw_buffer_size; + bool error; +} wifi_scan_all_result_t; + +/*! + * \brief Wi-Fi settings stucture parameters + */ +typedef struct +{ + bool enabled; + lr1110_modem_wifi_channel_mask_t channels; + lr1110_modem_wifi_signal_type_scan_t types; + lr1110_modem_wifi_mode_t scan_mode; + uint8_t nbr_retrials; + uint8_t max_results; + uint32_t timeout; + lr1110_modem_wifi_result_format_t result_format; +} wifi_settings_t; + +/*! + * \brief Wi-Fi global stucture parameters + */ +typedef struct +{ + lr1110_modem_system_reg_mode_t reg_mode; + wifi_scan_all_result_t results; + wifi_settings_t settings; + wifi_state_t state; +} wifi_t; + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS PROTOTYPES --------------------------------------------- + */ + +/*! + * \brief Function executed on Wifi Scan done event + * + * \param [in] buffer Buffer containing the raw data + * + * \param [in] size Size of the raw data buffer + */ +void lr1110_modem_wifi_scan_done( uint8_t* buffer, uint16_t size ); + +/*! + * \brief Display the last Wi-Fi scan results + */ +void lr1110_display_wifi_scan_results( void ); + +/*! + * \brief execute the wifi scan state machine + * + * \param [in] context Radio abstraction + */ +wifi_scan_result_t wifi_execute_scan( const void* context ); + +/*! + * \brief init the wifi scan state machine + * + * \param [in] context Radio abstraction + * + * \param [in] wifi_settings structure containing the Wi-Fi parameter \see wifi_settings_t + */ +void wifi_init( const void* context, wifi_settings_t wifi_settings ); + +#ifdef __cplusplus +} +#endif + +#endif // __WIFI_SCAN_H__ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/smtc_hal/smtc_hal_adc.c b/smtc_tracker_app/Src/smtc_hal/smtc_hal_adc.c new file mode 100644 index 0000000..cf10f23 --- /dev/null +++ b/smtc_tracker_app/Src/smtc_hal/smtc_hal_adc.c @@ -0,0 +1,275 @@ +/*! + * \file smtc_hal_adc.c + * + * \brief Board specific package ADC API implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ +#include // C99 types +#include // bool type + +#include "stm32wbxx_hal.h" +#include "smtc_hal_mcu.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +typedef struct hal_adc_s +{ + ADC_TypeDef* interface; + ADC_HandleTypeDef handle; + DMA_HandleTypeDef hdma_adc1; + DMA_HandleTypeDef *DMA_Handle; + ADC_ChannelConfTypeDef channel; +} hal_adc_t; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +static hal_adc_t hal_adc; + +uint16_t adc_converted_data[1]; /* ADC group regular conversion data (array of data) */ +uint8_t dma_transfer_status = 2; /* Variable set into DMA interruption callback */ +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/** + * @brief Conversion complete callback in non blocking mode + * @param hadc: ADC handle + * @note This example shows a simple way to report end of conversion + * and get conversion result. You can add your own implementation. + * @retval None + */ +void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc); + +/** + * @brief Conversion DMA half-transfer callback in non blocking mode + * @note This example shows a simple way to report end of conversion + * and get conversion result. You can add your own implementation. + * @retval None + */ +void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void hal_adc_init( void ) +{ + /* Enable DMA controller clock */ + + /* DMA controller clock enable */ + __HAL_RCC_DMAMUX1_CLK_ENABLE(); + __HAL_RCC_DMA1_CLK_ENABLE(); + + /* DMA interrupt init */ + /* DMA1_Channel1_IRQn interrupt configuration */ + HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0); + HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn); + + hal_adc.handle.Instance = ADC1; + + hal_adc.handle.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1; + hal_adc.handle.Init.Resolution = ADC_RESOLUTION_12B; + hal_adc.handle.Init.DataAlign = ADC_DATAALIGN_RIGHT; + hal_adc.handle.Init.ScanConvMode = ADC_SCAN_ENABLE; + hal_adc.handle.Init.EOCSelection = ADC_EOC_SINGLE_CONV; + hal_adc.handle.Init.LowPowerAutoWait = DISABLE; + hal_adc.handle.Init.ContinuousConvMode = DISABLE; + hal_adc.handle.Init.NbrOfConversion = 1; + hal_adc.handle.Init.DiscontinuousConvMode = ENABLE; + hal_adc.handle.Init.NbrOfDiscConversion = 1; + hal_adc.handle.Init.ExternalTrigConv = ADC_SOFTWARE_START; + hal_adc.handle.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE; + hal_adc.handle.Init.DMAContinuousRequests = DISABLE; + hal_adc.handle.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN; + hal_adc.handle.Init.OversamplingMode = DISABLE; + + if( HAL_ADC_Init( &hal_adc.handle ) != HAL_OK ) + { + hal_mcu_panic( ); + } + + hal_adc.channel.SingleDiff = ADC_SINGLE_ENDED; + hal_adc.channel.OffsetNumber = ADC_OFFSET_NONE; + hal_adc.channel.Offset = 0; + hal_adc.channel.Channel = ADC_CHANNEL_VREFINT; + hal_adc.channel.Rank = ADC_REGULAR_RANK_1; + hal_adc.channel.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; + + if (HAL_ADC_ConfigChannel(&hal_adc.handle, &hal_adc.channel) != HAL_OK) + { + hal_mcu_panic( ); + } + + /* Run the ADC calibration in single-ended mode */ + if (HAL_ADCEx_Calibration_Start(&hal_adc.handle , ADC_SINGLE_ENDED) != HAL_OK) + { + /* Calibration Error */ + hal_mcu_panic( ); + } + + /*## Start ADC conversions ###############################################*/ + /* Start ADC group regular conversion with DMA */ + if (HAL_ADC_Start_DMA(&hal_adc.handle, + (uint32_t *)adc_converted_data, + 1 + ) != HAL_OK) + { + /* ADC conversion start error */ + hal_mcu_panic( ); + } +} + +uint16_t hal_adc_get_vref_int( void ) +{ + uint16_t vref_analog_mvolt = 0U; + + /* Check whether ADC has converted all ranks of the sequence */ + while(vref_analog_mvolt == 0) + { + if (HAL_ADC_Start(&hal_adc.handle) != HAL_OK) + { + hal_mcu_panic( ); + } + + /* Wait for ADC conversion and DMA transfer completion (update of variable ubDmaTransferStatus) */ + HAL_Delay(1); + + if (dma_transfer_status == 1) + { + dma_transfer_status = 0; + vref_analog_mvolt = __LL_ADC_CALC_VREFANALOG_VOLTAGE(adc_converted_data[0], LL_ADC_RESOLUTION_12B); + } + } + // Read ADC Value + return vref_analog_mvolt; +} + +void hal_adc_deinit( void ) +{ + HAL_ADC_DeInit( &hal_adc.handle ); +} + +void HAL_ADC_MspInit( ADC_HandleTypeDef* adc_handle ) +{ + RCC_PeriphCLKInitTypeDef PeriphClkInit; + + PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC; + PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK; + if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) + { + hal_mcu_panic( ); + } + + /* Peripheral clock enable */ + __HAL_RCC_ADC_CLK_ENABLE(); + + /* ADC1 DMA Init */ + /* ADC1 Init */ + hal_adc.hdma_adc1.Instance = DMA1_Channel1; + hal_adc.hdma_adc1.Init.Request = DMA_REQUEST_ADC1; + hal_adc.hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY; + hal_adc.hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE; + hal_adc.hdma_adc1.Init.MemInc = DMA_MINC_ENABLE; + hal_adc.hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD; + hal_adc.hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD; + hal_adc.hdma_adc1.Init.Mode = DMA_CIRCULAR; + hal_adc.hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH; + if (HAL_DMA_Init(&hal_adc.hdma_adc1) != HAL_OK) + { + hal_mcu_panic( ); + } + + __HAL_LINKDMA(&hal_adc.handle,DMA_Handle,hal_adc.hdma_adc1); + + /* ADC1 interrupt Init */ + HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0); + HAL_NVIC_EnableIRQ(ADC1_IRQn); +} + +void HAL_ADC_MspDeInit( ADC_HandleTypeDef* adc_handle ) +{ + /* Peripheral clock disable */ + __HAL_RCC_ADC_CLK_DISABLE(); + + /* ADC1 DMA DeInit */ + HAL_DMA_DeInit(hal_adc.DMA_Handle); + + /* ADC1 interrupt DeInit */ + HAL_NVIC_DisableIRQ(ADC1_IRQn); +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/** + * @brief This function handles DMA1 channel1 global interrupt. + */ +void DMA1_Channel1_IRQHandler(void) +{ + HAL_DMA_IRQHandler(&hal_adc.hdma_adc1); +} + +/** + * @brief This function handles ADC1 global interrupt. + */ +void ADC1_IRQHandler(void) +{ + HAL_ADC_IRQHandler(&hal_adc.handle); +} + +void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) +{ + /* Update status variable of DMA transfer */ + dma_transfer_status = 1; +} + +void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc){} diff --git a/smtc_tracker_app/Src/smtc_hal/smtc_hal_flash.c b/smtc_tracker_app/Src/smtc_hal/smtc_hal_flash.c new file mode 100644 index 0000000..542dfdc --- /dev/null +++ b/smtc_tracker_app/Src/smtc_hal/smtc_hal_flash.c @@ -0,0 +1,359 @@ +/*! + * \file smtc_hal_flash.c + * + * \brief Board specific package FLASH API implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + + /* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include +#include +#include "stm32wbxx_hal.h" +#include "smtc_hal_flash.h" +#include "utilities.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Initializes the FlashUserStartAddr to FLASH_USER_END_ADDR to avoid erase a occupied memory . + */ +uint32_t flash_user_start_addr = FLASH_USER_END_ADDR; + +/** + * @brief Gets the page of a given address + * @param Addr: Address of the FLASH Memory + * @retval The page of a given address + */ +static uint32_t get_page( uint32_t address ); + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +/*! + * \brief Initializes the FLASH module and find the first empty page. + * + * \retval User flash start address + */ +uint32_t flash_init( void ) +{ + uint8_t status = SUCCESS; + uint8_t buffer[ADDR_FLASH_PAGE_SIZE / 10]; + uint8_t index_page = FLASH_USER_START_PAGE; + uint64_t nb_empty_bytes = 0; + + while( ( nb_empty_bytes != ADDR_FLASH_PAGE_SIZE ) && ( index_page < FLASH_USER_END_PAGE ) ) + { + nb_empty_bytes = 0; + + for( uint16_t j = 0; j < 0x10; j++ ) + { + /* Start from ADDR_FLASH_PAGE_7 because of the bootloader */ + flash_read_buffer( ADDR_FLASH_PAGE_0 + ( index_page * ADDR_FLASH_PAGE_SIZE ) + ( j * 0x100 ), buffer, + 0x100 ); + + for( uint16_t i = 0; i < 0x100; i++ ) + { + if( buffer[i] == 0xFF ) + { + nb_empty_bytes++; + } + } + } + index_page++; // Check next page + } + flash_user_start_addr = ADDR_FLASH_PAGE_0 + ( index_page * ADDR_FLASH_PAGE_SIZE ); + + return status; +} + +uint8_t flash_erase_page( uint32_t addr, uint8_t nb_page ) +{ + uint8_t status = SUCCESS; + uint8_t hal_status = SUCCESS; + uint32_t first_user_page = 0, nb_of_pages_max = 0; + uint32_t page_error = 0; + uint8_t flash_operation_retry = 0; + + FLASH_EraseInitTypeDef EraseInitStruct; + + /* Unlock the Flash to enable the flash control register access *************/ + HAL_FLASH_Unlock( ); + + /* Clear OPTVERR bit set on virgin samples */ + __HAL_FLASH_CLEAR_FLAG( FLASH_FLAG_OPTVERR ); + + /* Erase the user Flash area + (area defined by FlashUserStartAddr and FLASH_USER_END_ADDR) ***********/ + + /* Get the 1st page to erase */ + first_user_page = get_page( addr ); + + /* Get the number of pages to erase from 1st page */ + nb_of_pages_max = get_page( FLASH_USER_END_ADDR ) - get_page( flash_user_start_addr ) + 1; + + if( ( flash_user_start_addr > addr ) || ( nb_page > nb_of_pages_max ) ) + { + status = FAIL; + return status; + } + + /* Fill EraseInit structure*/ + EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES; + EraseInitStruct.Page = first_user_page; + EraseInitStruct.NbPages = nb_page; + + /* Note: If an erase operation in Flash memory also concerns data in the data or instruction cache, + you have to make sure that these data are rewritten before they are accessed during code + execution. If this cannot be done safely, it is recommended to flush the caches by setting the + DCRST and ICRST bits in the FLASH_CR register. */ + do + { + hal_status = HAL_FLASHEx_Erase( &EraseInitStruct, &page_error ); + flash_operation_retry++; + } while( ( hal_status != HAL_OK ) && ( flash_operation_retry < FLASH_OPERATION_MAX_RETRY ) ); + + if( flash_operation_retry >= FLASH_OPERATION_MAX_RETRY ) + { + /* + Error occurred while erase. + User can add here some code to deal with this error. + PageError will contain the faulty and then to know the code error on this , + user can call function 'HAL_FLASH_GetError()' + */ + /* Infinite loop */ + while( 1 ) + { + } + } + else + { + flash_operation_retry = 0; + } + + /* Lock the Flash to disable the flash control register access (recommended + to protect the FLASH memory against possible unwanted operation) *********/ + HAL_FLASH_Lock( ); + + return status; +} + +uint8_t flash_force_erase_page( uint32_t addr, uint8_t nb_page ) +{ + uint8_t status = SUCCESS; + uint8_t hal_status = SUCCESS; + uint32_t first_user_page = 0; + uint32_t page_error = 0; + uint8_t flash_operation_retry = 0; + + FLASH_EraseInitTypeDef EraseInitStruct; + + /* Unlock the Flash to enable the flash control register access *************/ + HAL_FLASH_Unlock( ); + + /* Clear OPTVERR bit set on virgin samples */ + __HAL_FLASH_CLEAR_FLAG( FLASH_FLAG_OPTVERR ); + + /* Erase the user Flash area + (area defined by FlashUserStartAddr and FLASH_USER_END_ADDR) ***********/ + + /* Get the 1st page to erase */ + first_user_page = get_page( addr ); + + /* Fill EraseInit structure*/ + EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES; + EraseInitStruct.Page = first_user_page; + EraseInitStruct.NbPages = nb_page; + + /* Note: If an erase operation in Flash memory also concerns data in the data or instruction cache, + you have to make sure that these data are rewritten before they are accessed during code + execution. If this cannot be done safely, it is recommended to flush the caches by setting the + DCRST and ICRST bits in the FLASH_CR register. */ + do + { + hal_status = HAL_FLASHEx_Erase( &EraseInitStruct, &page_error ); + flash_operation_retry++; + } while( ( hal_status != HAL_OK ) && ( flash_operation_retry < FLASH_OPERATION_MAX_RETRY ) ); + + if( flash_operation_retry >= FLASH_OPERATION_MAX_RETRY ) + { + /* + Error occurred while erase. + User can add here some code to deal with this error. + PageError will contain the faulty and then to know the code error on this , + user can call function 'HAL_FLASH_GetError()' + */ + /* Infinite loop */ + while( 1 ) + { + } + } + else + { + flash_operation_retry = 0; + } + + /* Lock the Flash to disable the flash control register access (recommended + to protect the FLASH memory against possible unwanted operation) *********/ + HAL_FLASH_Lock( ); + + return status; +} + +uint32_t flash_write_buffer( uint32_t addr, uint8_t* buffer, uint32_t size ) +{ + uint8_t status = SUCCESS; + uint8_t hal_status = SUCCESS; + uint32_t buffer_index = 0, nb_of_pages_max = 0, real_size = 0, addr_end = 0; + uint64_t data64 = 0; + uint8_t flash_operation_retry = 0; + + /* Complete size for FLASH_TYPEPROGRAM_DOUBLEWORD operation*/ + if( ( size % 8 ) != 0 ) + { + real_size = size + ( 8 - ( size % 8 ) ); + } + else + { + real_size = size; + } + + addr_end = addr + real_size; + + /* Unlock the Flash to enable the flash control register access *************/ + HAL_FLASH_Unlock( ); + + /* Clear OPTVERR bit set on virgin samples */ + __HAL_FLASH_CLEAR_FLAG( FLASH_FLAG_OPTVERR ); + + /* Get the number of pages available */ + nb_of_pages_max = get_page( FLASH_USER_END_ADDR ) - get_page( flash_user_start_addr ) + 1; + + if( ( flash_user_start_addr > addr ) || ( ( real_size / ADDR_FLASH_PAGE_SIZE ) > nb_of_pages_max ) ) + { + status = FAIL; + return status; + } + + /* Program the user Flash area word by word + (area defined by FlashUserStartAddr and FLASH_USER_END_ADDR) ***********/ + + while( addr < addr_end ) + { + data64 = 0; + for( uint8_t i = 0; i < 8; i++ ) + { + data64 += ( ( ( uint64_t ) buffer[buffer_index + i] ) << ( i * 8 ) ); + } + + do + { + hal_status = HAL_FLASH_Program( FLASH_TYPEPROGRAM_DOUBLEWORD, addr, data64 ); + flash_operation_retry++; + } while( ( hal_status != HAL_OK ) && ( flash_operation_retry < FLASH_OPERATION_MAX_RETRY ) ); + + if( flash_operation_retry >= FLASH_OPERATION_MAX_RETRY ) + { + /* Error occurred while writing data in Flash memory. + User can add here some code to deal with this error */ + /* Infinite loop */ + while( 1 ) + { + } + } + else + { + flash_operation_retry = 0; + /* increment to next double word*/ + addr = addr + 8; + buffer_index = buffer_index + 8; + } + } + + /* Lock the Flash to disable the flash control register access (recommended + to protect the FLASH memory against possible unwanted operation) *********/ + HAL_FLASH_Lock( ); + + return real_size; +} + +void flash_read_buffer( uint32_t addr, uint8_t* buffer, uint32_t size ) +{ + uint32_t flash_index = 0; + __IO uint8_t data8 = 0; + + while( flash_index < size ) + { + data8 = *( __IO uint32_t* ) ( addr + flash_index ); + + buffer[flash_index] = data8; + + flash_index++; + } +} + +uint32_t flash_get_user_start_addr( void ) { return flash_user_start_addr; } + +void flash_set_user_start_addr( uint32_t addr ) { flash_user_start_addr = addr; } + +static uint32_t get_page( uint32_t addr ) { return ( addr - FLASH_BASE ) / FLASH_PAGE_SIZE; } + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/smtc_hal/smtc_hal_gpio.c b/smtc_tracker_app/Src/smtc_hal/smtc_hal_gpio.c new file mode 100644 index 0000000..7d1479e --- /dev/null +++ b/smtc_tracker_app/Src/smtc_hal/smtc_hal_gpio.c @@ -0,0 +1,413 @@ +/*! + * \file smtc_hal_gpio.c + * + * \brief Implements the gpio HAL functions + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +#include "stm32wbxx_hal.h" +#include "smtc_hal_mcu.h" +#include "smtc_hal_gpio.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Array holding attached IRQ gpio data context + */ +static hal_gpio_irq_t const* gpio_irq[16]; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * Generic gpio initialization + * + * \param [in/out] gpio Holds MCU gpio parameters + * \param [in] value Initial MCU pit value + * \param [in/out] irq Pointer to IRQ data context. + * NULL when setting gpio as output + */ +static void hal_gpio_init( const hal_gpio_t* gpio, const uint32_t value, const hal_gpio_irq_t* irq ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void hal_gpio_init_out( const hal_gpio_pin_names_t pin, const uint32_t value ) +{ + hal_gpio_t gpio = { + .pin = pin, .mode = GPIO_MODE_OUTPUT_PP, .pull = GPIO_NOPULL, .speed = GPIO_SPEED_FREQ_LOW, .alternate = 0 + }; + hal_gpio_init( &gpio, ( value != 0 ) ? GPIO_PIN_SET : GPIO_PIN_RESET, NULL ); +} + +void hal_gpio_deinit( const hal_gpio_pin_names_t pin ) +{ + hal_gpio_t gpio = { + .pin = pin, .mode = GPIO_MODE_ANALOG, .pull = GPIO_NOPULL, .speed = GPIO_SPEED_FREQ_LOW, .alternate = 0 + }; + hal_gpio_init( &gpio, GPIO_PIN_RESET, NULL ); +} + +void hal_gpio_init_in( const hal_gpio_pin_names_t pin, const gpio_pull_mode_t pull_mode, const gpio_irq_mode_t irq_mode, + hal_gpio_irq_t* irq ) +{ + const uint32_t modes[] = { GPIO_MODE_INPUT, GPIO_MODE_IT_RISING, GPIO_MODE_IT_FALLING, + GPIO_MODE_IT_RISING_FALLING }; + const uint32_t pulls[] = { GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN }; + + hal_gpio_t gpio = { + .pin = pin, .mode = modes[irq_mode], .pull = pulls[pull_mode], .speed = GPIO_SPEED_FREQ_LOW, .alternate = 0 + }; + if( irq != NULL ) + { + irq->pin = pin; + } + hal_gpio_init( &gpio, GPIO_PIN_RESET, irq ); +} + +void hal_gpio_irq_attach( const hal_gpio_irq_t* irq ) +{ + if( ( irq != NULL ) && ( irq->callback != NULL ) ) + { + gpio_irq[( irq->pin ) & 0x0F] = irq; + } +} + +void hal_gpio_irq_deatach( const hal_gpio_irq_t* irq ) +{ + if( irq != NULL ) + { + gpio_irq[( irq->pin ) & 0x0F] = NULL; + } +} + +void hal_gpio_irq_enable( void ) +{ + HAL_NVIC_EnableIRQ( EXTI0_IRQn ); + HAL_NVIC_EnableIRQ( EXTI1_IRQn ); + HAL_NVIC_EnableIRQ( EXTI2_IRQn ); + HAL_NVIC_EnableIRQ( EXTI3_IRQn ); + HAL_NVIC_EnableIRQ( EXTI4_IRQn ); + HAL_NVIC_EnableIRQ( EXTI9_5_IRQn ); + HAL_NVIC_EnableIRQ( EXTI15_10_IRQn ); +} + +void hal_gpio_irq_disable( void ) +{ + HAL_NVIC_DisableIRQ( EXTI0_IRQn ); + HAL_NVIC_DisableIRQ( EXTI1_IRQn ); + HAL_NVIC_DisableIRQ( EXTI2_IRQn ); + HAL_NVIC_DisableIRQ( EXTI3_IRQn ); + HAL_NVIC_DisableIRQ( EXTI4_IRQn ); + HAL_NVIC_DisableIRQ( EXTI9_5_IRQn ); + HAL_NVIC_DisableIRQ( EXTI15_10_IRQn ); +} + +void hal_gpio_set_value( const hal_gpio_pin_names_t pin, const uint32_t value ) +{ + GPIO_TypeDef* gpio_port = ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( pin & 0xF0 ) << 6 ) ); + + HAL_GPIO_WritePin( gpio_port, ( 1 << ( pin & 0x0F ) ), ( value != 0 ) ? GPIO_PIN_SET : GPIO_PIN_RESET ); +} + +void hal_gpio_toggle( const hal_gpio_pin_names_t pin ) +{ + GPIO_TypeDef* gpio_port = ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( pin & 0xF0 ) << 6 ) ); + + HAL_GPIO_TogglePin( gpio_port, ( 1 << ( pin & 0x0F ) ) ); +} + +uint32_t hal_gpio_get_value( const hal_gpio_pin_names_t pin ) +{ + GPIO_TypeDef* gpio_port = ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( pin & 0xF0 ) << 6 ) ); + + return ( HAL_GPIO_ReadPin( gpio_port, ( ( 1 << ( pin & 0x0F ) ) ) ) != GPIO_PIN_RESET ) ? 1 : 0; +} + +bool hal_gpio_is_pending_irq( void ) +{ + return ( ( NVIC_GetPendingIRQ( EXTI0_IRQn ) == 1 ) || ( NVIC_GetPendingIRQ( EXTI2_IRQn ) == 1 ) || + ( NVIC_GetPendingIRQ( EXTI3_IRQn ) == 1 ) || ( NVIC_GetPendingIRQ( EXTI4_IRQn ) == 1 ) || + ( NVIC_GetPendingIRQ( EXTI9_5_IRQn ) == 1 ) || ( NVIC_GetPendingIRQ( EXTI15_10_IRQn ) == 1 ) ) + ? true + : false; +} + +// +// MCU interrupt handlers +// + +void HAL_GPIO_EXTI_Callback( uint16_t gpio_pin ) +{ + uint8_t callback_index = 0; + + if( gpio_pin > 0 ) + { + while( gpio_pin != 0x01 ) + { + gpio_pin = gpio_pin >> 1; + callback_index++; + } + } + + if( ( gpio_irq[callback_index] != NULL ) && ( gpio_irq[callback_index]->callback != NULL ) ) + { + gpio_irq[callback_index]->callback( gpio_irq[callback_index]->context ); + } +} + +/******************************************************************************/ +/* STM32L4xx Peripheral Interrupt Handlers */ +/* Add here the Interrupt Handlers for the used peripherals. */ +/* For the available peripheral interrupt handler names, */ +/* please refer to the startup file (startup_stm32l4xx.s). */ +/******************************************************************************/ + +/** + * @brief This function handles EXTI line0 interrupt. + */ +void EXTI0_IRQHandler( void ) +{ + /* USER CODE BEGIN EXTI0_IRQn 0 */ + + /* USER CODE END EXTI0_IRQn 0 */ + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_0 ); + /* USER CODE BEGIN EXTI0_IRQn 1 */ + + /* USER CODE END EXTI0_IRQn 1 */ +} + +/** + * @brief This function handles EXTI line1 interrupt. + */ +void EXTI1_IRQHandler( void ) +{ + /* USER CODE BEGIN EXTI1_IRQn 0 */ + + /* USER CODE END EXTI1_IRQn 0 */ + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_1 ); + + /* USER CODE BEGIN EXTI1_IRQn 1 */ + + /* USER CODE END EXTI1_IRQn 1 */ +} + +/** + * @brief This function handles EXTI line2 interrupt. + */ +void EXTI2_IRQHandler( void ) +{ + /* USER CODE BEGIN EXTI2_IRQn 0 */ + + /* USER CODE END EXTI2_IRQn 0 */ + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_2 ); + /* USER CODE BEGIN EXTI2_IRQn 1 */ + + /* USER CODE END EXTI2_IRQn 1 */ +} + +/** + * @brief This function handles EXTI line3 interrupt. + */ +void EXTI3_IRQHandler( void ) +{ + /* USER CODE BEGIN EXTI3_IRQn 0 */ + + /* USER CODE END EXTI3_IRQn 0 */ + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_3 ); + /* USER CODE BEGIN EXTI3_IRQn 1 */ + + /* USER CODE END EXTI3_IRQn 1 */ +} + +/** + * @brief This function handles EXTI line4 interrupt. + */ +void EXTI4_IRQHandler( void ) +{ + /* USER CODE BEGIN EXTI4_IRQn 0 */ + + /* USER CODE END EXTI4_IRQn 0 */ + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_4 ); + /* USER CODE BEGIN EXTI4_IRQn 1 */ + + /* USER CODE END EXTI4_IRQn 1 */ +} + +/** + * @brief This function handles EXTI line[9:5] interrupts. + */ +void EXTI9_5_IRQHandler( void ) +{ + /* USER CODE BEGIN EXTI9_5_IRQn 0 */ + + /* USER CODE END EXTI9_5_IRQn 0 */ + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_5 ); + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_6 ); + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_7 ); + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_8 ); + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_9 ); + /* USER CODE BEGIN EXTI9_5_IRQn 1 */ + + /* USER CODE END EXTI9_5_IRQn 1 */ +} +/** + * @brief This function handles EXTI line[15:10] interrupts. + */ +void EXTI15_10_IRQHandler( void ) +{ + /* USER CODE BEGIN EXTI15_15_IRQn 0 */ + + /* USER CODE END EXTI15_15_IRQn 0 */ + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_10 ); + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_11 ); + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_12 ); + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_13 ); + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_14 ); + HAL_GPIO_EXTI_IRQHandler( GPIO_PIN_15 ); + /* USER CODE BEGIN EXTI15_15_IRQn 1 */ + + /* USER CODE END EXTI15_15_IRQn 1 */ +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +static void hal_gpio_init( const hal_gpio_t* gpio, const uint32_t value, const hal_gpio_irq_t* irq ) +{ + GPIO_InitTypeDef gpio_local; + GPIO_TypeDef* gpio_port = ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( gpio->pin & 0xF0 ) << 6 ) ); + + gpio_local.Pin = ( 1 << ( gpio->pin & 0x0F ) ); + gpio_local.Mode = gpio->mode; + gpio_local.Pull = gpio->pull; + gpio_local.Speed = gpio->speed; + gpio_local.Alternate = gpio->alternate; + + if( gpio_port == GPIOA ) + { + __HAL_RCC_GPIOA_CLK_ENABLE( ); + } + else if( gpio_port == GPIOB ) + { + __HAL_RCC_GPIOB_CLK_ENABLE( ); + } + else if( gpio_port == GPIOC ) + { + __HAL_RCC_GPIOC_CLK_ENABLE( ); + } + else if( gpio_port == GPIOD ) + { + __HAL_RCC_GPIOD_CLK_ENABLE( ); + } + else if( gpio_port == GPIOE ) + { + __HAL_RCC_GPIOE_CLK_ENABLE( ); + } + else if( gpio_port == GPIOH ) + { + __HAL_RCC_GPIOH_CLK_ENABLE( ); + } + + HAL_GPIO_WritePin( gpio_port, gpio_local.Pin, ( GPIO_PinState ) value ); + HAL_GPIO_Init( gpio_port, &gpio_local ); + + if( ( gpio->mode == GPIO_MODE_IT_RISING ) || ( gpio->mode == GPIO_MODE_IT_FALLING ) || + ( gpio->mode == GPIO_MODE_IT_RISING_FALLING ) ) + { + hal_gpio_irq_attach( irq ); + switch( gpio->pin & 0x0F ) + { + case 0: + HAL_NVIC_SetPriority( EXTI0_IRQn, 0, 0 ); + HAL_NVIC_EnableIRQ( EXTI0_IRQn ); + break; + case 1: + HAL_NVIC_SetPriority( EXTI1_IRQn, 0, 0 ); + HAL_NVIC_EnableIRQ( EXTI1_IRQn ); + break; + case 2: + HAL_NVIC_SetPriority( EXTI2_IRQn, 0, 0 ); + HAL_NVIC_EnableIRQ( EXTI2_IRQn ); + break; + case 3: + HAL_NVIC_SetPriority( EXTI3_IRQn, 0, 0 ); + HAL_NVIC_EnableIRQ( EXTI3_IRQn ); + break; + case 4: + HAL_NVIC_SetPriority( EXTI4_IRQn, 0, 0 ); + HAL_NVIC_EnableIRQ( EXTI4_IRQn ); + break; + case 5: + case 6: + case 7: + case 8: + case 9: + HAL_NVIC_SetPriority( EXTI9_5_IRQn, 0, 0 ); + HAL_NVIC_EnableIRQ( EXTI9_5_IRQn ); + break; + default: + HAL_NVIC_SetPriority( EXTI15_10_IRQn, 0, 0 ); + HAL_NVIC_EnableIRQ( EXTI15_10_IRQn ); + break; + } + } +} + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/smtc_hal/smtc_hal_i2c.c b/smtc_tracker_app/Src/smtc_hal/smtc_hal_i2c.c new file mode 100644 index 0000000..76bd22a --- /dev/null +++ b/smtc_tracker_app/Src/smtc_hal/smtc_hal_i2c.c @@ -0,0 +1,332 @@ +/*! + * \file smtc_hal_i2c.c + * + * \brief Implements the i2c HAL functions + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ +#include "stm32wbxx_hal.h" +#include "smtc_hal_gpio_pin_names.h" +#include "smtc_hal_i2c.h" +#include "smtc_hal_mcu.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ +static hal_i2c_t hal_i2c[] = { + [0] = + { + .interface = I2C1, + .handle = NULL, + .pins = + { + .sda = NC, + .scl = NC, + }, + }, + [2] = + { + .interface = I2C3, + .handle = NULL, + .pins = + { + .sda = NC, + .scl = NC, + }, + }, +}; + +static i2c_addr_size i2c_internal_addr_size; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Write data buffer to the I2C device + * + * \param [in] id I2C interface id [1:N] + * \param [in] deviceAddr device address + * \param [in] addr data address + * \param [in] buffer data buffer to write + * \param [in] size number of data bytes to write + * + * \retval status [SUCCESS, FAIL] + */ +static uint8_t i2c_write_buffer( const uint32_t id, uint8_t device_addr, uint16_t addr, uint8_t* buffer, + uint16_t size ); + +/*! + * \brief Write data buffer to the I2C device + * + * \param [in] id I2C interface id [1:N] + * \param [in] deviceAddr device address + * \param [in] addr data address + * \param [in] buffer data buffer to write + * \param [in] size number of data bytes to write + * + * \retval status [SUCCESS, FAIL] + */ +static uint8_t i2c_read_buffer( const uint32_t id, uint8_t device_addr, uint16_t addr, uint8_t* buffer, uint16_t size ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void hal_i2c_init( const uint32_t id, const hal_gpio_pin_names_t sda, const hal_gpio_pin_names_t scl ) +{ + assert_param( ( id > 0 ) && ( ( id - 1 ) < sizeof( hal_i2c ) ) ); + uint32_t local_id = id - 1; + + hal_i2c[local_id].handle.Instance = hal_i2c[local_id].interface; + hal_i2c[local_id].handle.Init.Timing = 0x10909CEC; + hal_i2c[local_id].handle.Init.OwnAddress1 = 0; + hal_i2c[local_id].handle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT; + hal_i2c[local_id].handle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE; + hal_i2c[local_id].handle.Init.OwnAddress2 = 0; + hal_i2c[local_id].handle.Init.OwnAddress2Masks = I2C_OA2_NOMASK; + hal_i2c[local_id].handle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE; + hal_i2c[local_id].handle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE; + + hal_i2c[local_id].pins.sda = sda; + hal_i2c[local_id].pins.scl = scl; + + if( HAL_I2C_Init( &hal_i2c[local_id].handle ) != HAL_OK ) + { + hal_mcu_panic( ); + } + + /**Configure Analogue filter + */ + if( HAL_I2CEx_ConfigAnalogFilter( &hal_i2c[local_id].handle, I2C_ANALOGFILTER_ENABLE ) != HAL_OK ) + { + hal_mcu_panic( ); + } + + /**Configure Digital filter + */ + if( HAL_I2CEx_ConfigDigitalFilter( &hal_i2c[local_id].handle, 0 ) != HAL_OK ) + { + hal_mcu_panic( ); + } +} + +void hal_i2c_deinit( const uint32_t id ) +{ + assert_param( ( id > 0 ) && ( ( id - 1 ) < sizeof( hal_i2c ) ) ); + uint32_t local_id = id - 1; + + HAL_I2C_DeInit( &hal_i2c[local_id].handle ); +} + +void HAL_I2C_MspInit( I2C_HandleTypeDef* i2cHandle ) +{ + if( i2cHandle->Instance == hal_i2c[0].interface ) + { + GPIO_TypeDef* gpio_port = ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( hal_i2c[0].pins.sda & 0xF0 ) << 6 ) ); + GPIO_InitTypeDef gpio = { + .Mode = GPIO_MODE_AF_OD, + .Pull = GPIO_NOPULL, + .Speed = GPIO_SPEED_FREQ_VERY_HIGH, + .Alternate = GPIO_AF4_I2C1, + }; + gpio.Pin = ( 1 << ( hal_i2c[0].pins.scl & 0x0F ) ) | ( 1 << ( hal_i2c[0].pins.sda & 0x0F ) ); + HAL_GPIO_Init( gpio_port, &gpio ); + + __HAL_RCC_I2C1_CLK_ENABLE( ); + } + else if( i2cHandle->Instance == hal_i2c[2].interface ) + { + GPIO_TypeDef* gpio_port = ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( hal_i2c[2].pins.sda & 0xF0 ) << 6 ) ); + GPIO_InitTypeDef gpio = { + .Mode = GPIO_MODE_AF_OD, + .Pull = GPIO_NOPULL, + .Speed = GPIO_SPEED_FREQ_VERY_HIGH, + .Alternate = GPIO_AF4_I2C3, + }; + gpio.Pin = ( 1 << ( hal_i2c[2].pins.scl & 0x0F ) ) | ( 1 << ( hal_i2c[2].pins.sda & 0x0F ) ); + HAL_GPIO_Init( gpio_port, &gpio ); + + __HAL_RCC_I2C3_CLK_ENABLE( ); + } + else + { + hal_mcu_panic( ); + } +} + +void HAL_I2C_MspDeInit( I2C_HandleTypeDef* i2cHandle ) +{ + uint32_t local_id = 0; + if( i2cHandle->Instance == hal_i2c[0].interface ) + { + local_id = 0; + __HAL_RCC_I2C1_FORCE_RESET( ); + __HAL_RCC_I2C1_RELEASE_RESET( ); + __HAL_RCC_I2C1_CLK_DISABLE( ); + } + else if( i2cHandle->Instance == hal_i2c[2].interface ) + { + local_id = 2; + __HAL_RCC_I2C3_FORCE_RESET( ); + __HAL_RCC_I2C3_RELEASE_RESET( ); + __HAL_RCC_I2C3_CLK_DISABLE( ); + } + else + { + hal_mcu_panic( ); + } + + HAL_GPIO_DeInit( ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( hal_i2c[local_id].pins.sda & 0xF0 ) << 6 ) ), + ( 1 << ( hal_i2c[local_id].pins.sda & 0x0F ) ) | ( 1 << ( hal_i2c[local_id].pins.scl & 0x0F ) ) ); +} + +uint8_t hal_i2c_write( const uint32_t id, uint8_t device_addr, uint16_t addr, uint8_t data ) +{ + if( i2c_write_buffer( id, device_addr, addr, &data, 1u ) == FAIL ) + { + // if first attempt fails due to an IRQ, try a second time + if( i2c_write_buffer( id, device_addr, addr, &data, 1u ) == FAIL ) + { + return FAIL; + } + else + { + return SUCCESS; + } + } + else + { + return SUCCESS; + } +} + +uint8_t hal_i2c_write_buffer( const uint32_t id, uint8_t device_addr, uint16_t addr, uint8_t* buffer, uint16_t size ) +{ + if( i2c_write_buffer( id, device_addr, addr, buffer, size ) == FAIL ) + { + // if first attempt fails due to an IRQ, try a second time + if( i2c_write_buffer( id, device_addr, addr, buffer, size ) == FAIL ) + { + return FAIL; + } + else + { + return SUCCESS; + } + } + else + { + return SUCCESS; + } +} + +uint8_t hal_i2c_read( const uint32_t id, uint8_t device_addr, uint16_t addr, uint8_t* data ) +{ + return ( i2c_read_buffer( id, device_addr, addr, data, 1 ) ); +} + +uint8_t hal_i2c_read_buffer( const uint32_t id, uint8_t device_addr, uint16_t addr, uint8_t* buffer, uint16_t size ) +{ + return ( i2c_read_buffer( id, device_addr, addr, buffer, size ) ); +} + +void i2c_set_addr_size( i2c_addr_size addr_size ) { i2c_internal_addr_size = addr_size; } + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +static uint8_t i2c_write_buffer( const uint32_t id, uint8_t device_addr, uint16_t addr, uint8_t* buffer, uint16_t size ) +{ + uint8_t write_status = FAIL; + uint16_t memAddSize = 0u; + + assert_param( ( id > 0 ) && ( ( id - 1 ) < sizeof( hal_i2c ) ) ); + uint32_t local_id = id - 1; + + if( i2c_internal_addr_size == I2C_ADDR_SIZE_8 ) + { + memAddSize = I2C_MEMADD_SIZE_8BIT; + } + else + { + memAddSize = I2C_MEMADD_SIZE_16BIT; + } + if( HAL_I2C_Mem_Write( &hal_i2c[local_id].handle, device_addr, addr, memAddSize, buffer, size, 2000u ) == HAL_OK ) + { + write_status = SUCCESS; + } + return write_status; +} + +static uint8_t i2c_read_buffer( const uint32_t id, uint8_t device_addr, uint16_t addr, uint8_t* buffer, uint16_t size ) +{ + uint8_t readStatus = FAIL; + uint16_t memAddSize = 0u; + + assert_param( ( id > 0 ) && ( ( id - 1 ) < sizeof( hal_i2c ) ) ); + uint32_t local_id = id - 1; + + if( i2c_internal_addr_size == I2C_ADDR_SIZE_8 ) + { + memAddSize = I2C_MEMADD_SIZE_8BIT; + } + else + { + memAddSize = I2C_MEMADD_SIZE_16BIT; + } + if( HAL_I2C_Mem_Read( &hal_i2c[local_id].handle, device_addr, addr, memAddSize, buffer, size, 2000 ) == HAL_OK ) + { + readStatus = SUCCESS; + } + + return readStatus; +} diff --git a/smtc_tracker_app/Src/smtc_hal/smtc_hal_mcu.c b/smtc_tracker_app/Src/smtc_hal/smtc_hal_mcu.c new file mode 100644 index 0000000..13c7705 --- /dev/null +++ b/smtc_tracker_app/Src/smtc_hal/smtc_hal_mcu.c @@ -0,0 +1,738 @@ +/*! + * \file smtc_hal_mcu.c + * + * \brief Board specific package MCU API implementation. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +#include "stm32wbxx_hal.h" +#include "stm32wbxx_ll_utils.h" +#include "lr1110_tracker_board.h" +#include "smtc_hal.h" + +#if( HAL_DBG_TRACE == HAL_FEATURE_ON ) +#include +#include +#include +#endif + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Radio hardware and global parameters + */ +lr1110_t lr1110; + +/*! + * \brief Low Power options + */ +typedef enum low_power_mode_e +{ + LOW_POWER_ENABLE, + LOW_POWER_DISABLE, + LOW_POWER_DISABLE_ONCE +} low_power_mode_t; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +static volatile bool hal_exit_wait = false; +static volatile low_power_mode_t hal_lp_current_mode = LOW_POWER_ENABLE; +static bool partial_sleep_enable = false; + +/*! + * \brief Timer to handle the software watchdog + */ +static timer_event_t soft_watchdog; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief init the MCU clock tree + */ +static void hal_mcu_system_clock_config( void ); + +/*! + * \brief reinit the MCU clock tree after a stop mode + */ +static void hal_mcu_system_clock_re_config_after_stop( void ); + +/*! + * \brief init the GPIO + */ +static void hal_mcu_gpio_init( void ); + +/*! + * \brief deinit the GPIO + */ +static void hal_mcu_gpio_deinit( void ); + +/*! + * \brief init the power voltage detector + */ +static void hal_mcu_pvd_config( void ); + +/*! + * \brief Deinit the MCU + */ +static void hal_mcu_deinit( void ); + +/*! + * \brief reinit the peripherals + */ +static void hal_mcu_reinit_periph( void ); + +/*! + * \brief deinit the peripherals + */ +static void hal_mcu_deinit_periph( void ); + +#if( HAL_DBG_TRACE == HAL_FEATURE_ON ) +/*! + * \brief printf + */ +static void vprint( const char* fmt, va_list argp ); +#endif + +/*! + * \brief Function executed on software watchdog event + */ +static void on_soft_watchdog_event( void* context ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void hal_mcu_critical_section_begin( uint32_t* mask ) +{ + *mask = __get_PRIMASK( ); + __disable_irq( ); +} + +void hal_mcu_critical_section_end( uint32_t* mask ) { __set_PRIMASK( *mask ); } + +void hal_mcu_init_periph( void ) +{ + // Init TX & RX Leds + leds_init( ); + + // Enable user button + usr_button_init( ); + + // External supplies + external_supply_init( LNA_SUPPLY_MASK | SPDT_2G4_MASK | VCC_SENSORS_SUPPLY_MASK ); + + // Switch + pe4259_wifi_ble_init( ); + + // LIS2DE12 accelerometer + accelerometer_init( INT_1 ); + + // Effect Hall sensor + lr1110_modem_board_hall_effect_enable( true ); +} + +static void hal_mcu_reinit_periph( void ) +{ + // Leds + leds_init( ); + + // Enable user button + usr_button_init( ); + + // External supplies + external_supply_init( LNA_SUPPLY_MASK | SPDT_2G4_MASK ); + + // Switch + pe4259_wifi_ble_init( ); +} + +void hal_mcu_deinit_periph( void ) +{ + // Leds + leds_deinit( ); + + // Disable bothe user button + usr_button_deinit( ); + + // Disable external supply + external_supply_deinit( LNA_SUPPLY_MASK | SPDT_2G4_MASK ); + + // Switch + pe4259_wifi_ble_deinit( ); + + hal_mcu_gpio_deinit( ); +} + +void hal_mcu_init( void ) +{ + // Initialize MCU HAL library + HAL_Init( ); + + // Initialize clocks + hal_mcu_system_clock_config( ); + + // Initialize GPIOs + hal_mcu_gpio_init( ); + + // Initialize low power timer + hal_tmr_init( ); + + // Initialize the user flash + flash_init( ); + + // Init power voltage voltage detector + hal_mcu_pvd_config( ); + + // Initialize UART +#if( HAL_USE_PRINTF_UART == HAL_FEATURE_ON ) + hal_uart_init( HAL_PRINTF_UART_ID, BOARD_DBG_PIN_TX, BOARD_DBG_PIN_RX ); +#endif + + // Initialize SPI + hal_spi_init( HAL_RADIO_SPI_ID, RADIO_MOSI, RADIO_MISO, RADIO_SCLK ); + lr1110_modem_board_init_io_context( &lr1110 ); + // Init LR1110 IO + lr1110_modem_board_init_io( &lr1110 ); + + // Initialize RTC + hal_rtc_init( ); + + // Initialize ADC + hal_adc_init( ); + + // Initialize I2C + hal_i2c_init( HAL_I2C_ID, I2C_SDA, I2C_SCL ); +} + +void hal_mcu_disable_irq( void ) { __disable_irq( ); } + +void hal_mcu_enable_irq( void ) { __enable_irq( ); } + +void hal_mcu_reset( void ) +{ + __disable_irq( ); + + // Restart system + NVIC_SystemReset( ); +} + +void hal_mcu_panic( void ) +{ + CRITICAL_SECTION_BEGIN( ); + + HAL_DBG_TRACE_ERROR( "%s\n", __FUNCTION__ ); + HAL_DBG_TRACE_ERROR( "PANIC" ); + + // reset the board + hal_mcu_reset( ); +} + +void hal_mcu_wait_us( const int32_t microseconds ) +{ + const uint32_t nb_nop = microseconds * 1000 / 561; + for( uint32_t i = 0; i < nb_nop; i++ ) + { + __NOP( ); + } +} + +void hal_mcu_init_software_watchdog( uint32_t value ) +{ + timer_init( &soft_watchdog, on_soft_watchdog_event ); + timer_set_value( &soft_watchdog, value ); + timer_start( &soft_watchdog ); +} + +void hal_mcu_set_software_watchdog_value( uint32_t value ) +{ + timer_set_value( &soft_watchdog, value ); +} + +void hal_mcu_start_software_watchdog( void ) +{ + timer_start( &soft_watchdog ); +} + +void hal_mcu_reset_software_watchdog( void ) +{ + timer_reset( &soft_watchdog ); +} + +uint16_t hal_mcu_get_vref_level( void ) +{ + return hal_adc_get_vref_int( ); +} + +void hal_mcu_disable_low_power_wait( void ) +{ + hal_exit_wait = true; + hal_lp_current_mode = LOW_POWER_DISABLE; +} + +void hal_mcu_enable_low_power_wait( void ) +{ + hal_exit_wait = false; + hal_lp_current_mode = LOW_POWER_ENABLE; +} + +void hal_mcu_disable_once_low_power_wait( void ) +{ + hal_exit_wait = true; + hal_lp_current_mode = LOW_POWER_DISABLE_ONCE; +} + +void SysTick_Handler( void ) +{ + HAL_IncTick( ); + HAL_SYSTICK_IRQHandler( ); +} + +void hal_mcu_trace_print( const char* fmt, ... ) +{ +#if HAL_DBG_TRACE == HAL_FEATURE_ON + va_list argp; + va_start( argp, fmt ); + vprint( fmt, argp ); + va_end( argp ); +#endif +} + +#ifdef USE_FULL_ASSERT +/* + * Function Name : assert_failed + * Description : Reports the name of the source file and the source line + * number where the assert_param error has occurred. Input : - file: + * pointer to the source file name + * - line: assert_param error line source number + * Output : None + * Return : None + */ +void assert_failed( uint8_t* file, uint32_t line ) +{ + // User can add his own implementation to report the file name and line + // number, + // ex: printf("Wrong parameters value: file %s on line %lu\r\n", file, line) + + HAL_DBG_TRACE_PRINTF( "Wrong parameters value: file %s on line %lu\r\n", ( const char* ) file, line ); + // Infinite loop + while( 1 ) + { + } +} +#endif + +void hal_mcu_partial_sleep_enable( bool enable ) { partial_sleep_enable = enable; } + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +static void hal_mcu_system_clock_config( void ) +{ + RCC_OscInitTypeDef RCC_OscInitStruct = { 0 }; + RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 }; + RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 }; + GPIO_InitTypeDef GPIO_InitStruct = {0}; + + /** Configure LSE Drive Capability + */ + HAL_PWR_EnableBkUpAccess(); + __HAL_RCC_LSEDRIVE_CONFIG( RCC_LSEDRIVE_LOW ); + /** Configure the main internal regulator output voltage + */ + __HAL_PWR_VOLTAGESCALING_CONFIG( PWR_REGULATOR_VOLTAGE_SCALE1 ); + /** Initializes the CPU, AHB and APB busses clocks + */ + RCC_OscInitStruct.OscillatorType = + RCC_OSCILLATORTYPE_HSI48 | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE ; + RCC_OscInitStruct.HSEState = RCC_HSE_ON; + RCC_OscInitStruct.LSEState = RCC_LSE_ON; + RCC_OscInitStruct.HSIState = RCC_HSI_ON; + RCC_OscInitStruct.HSI48State = RCC_HSI48_ON; + RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT; + RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE; + if( HAL_RCC_OscConfig( &RCC_OscInitStruct ) != HAL_OK ) + { + hal_mcu_panic( ); + } + /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers + */ + RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK | + RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2; + RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE; + RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1; + RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1; + RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1; + RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1; + RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1; + if( HAL_RCC_ClockConfig( &RCC_ClkInitStruct, FLASH_LATENCY_1 ) != HAL_OK ) + { + hal_mcu_panic( ); + } + /** Initializes the peripherals clocks + */ + PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS | RCC_PERIPHCLK_RFWAKEUP | RCC_PERIPHCLK_RTC | + RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_I2C1 | RCC_PERIPHCLK_USB | + RCC_PERIPHCLK_ADC; + PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2; + PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1; + PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48; + PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE; + PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE; + PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE; + PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1; + + if( HAL_RCCEx_PeriphCLKConfig( &PeriphClkInitStruct ) != HAL_OK ) + { + hal_mcu_panic( ); + } + + /*Configure GPIO pin : PA2 */ + GPIO_InitStruct.Pin = GPIO_PIN_2; + GPIO_InitStruct.Mode = GPIO_MODE_AF_PP; + GPIO_InitStruct.Pull = GPIO_NOPULL; + GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW; + GPIO_InitStruct.Alternate = GPIO_AF0_LSCO; + HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); + + hal_mcu_system_clock_forward_LSE( true ); +} + +void hal_mcu_system_clock_forward_LSE( bool enable ) +{ + if( enable ) + { + HAL_RCCEx_EnableLSCO( RCC_LSCOSOURCE_LSE ); + } + else + { + HAL_RCCEx_DisableLSCO( ); + } +} + +/*! + * \brief Programmable Voltage Detector (PVD) Configuration + * PVD set to level 6 for a threshold around 2.9V. + * \param None + * \retval None + */ +static void hal_mcu_pvd_config( void ) +{ + PWR_PVDTypeDef sConfigPVD; + sConfigPVD.PVDLevel = PWR_PVDLEVEL_1; + sConfigPVD.Mode = PWR_PVD_MODE_IT_RISING; + if( HAL_PWR_ConfigPVD( &sConfigPVD ) != HAL_OK ) + { + assert_param( FAIL ); + } + + // Enable PVD + HAL_PWR_EnablePVD( ); + + // Enable and set PVD Interrupt priority + HAL_NVIC_SetPriority( PVD_PVM_IRQn, 0, 0 ); + HAL_NVIC_EnableIRQ( PVD_PVM_IRQn ); +} + +static void hal_mcu_gpio_init( void ) +{ + // GPIO Ports Clock Enable + __HAL_RCC_GPIOA_CLK_ENABLE( ); + __HAL_RCC_GPIOB_CLK_ENABLE( ); + __HAL_RCC_GPIOC_CLK_ENABLE( ); + __HAL_RCC_GPIOE_CLK_ENABLE( ); + __HAL_RCC_GPIOH_CLK_ENABLE( ); + +#if( HAL_HW_DEBUG_PROBE == HAL_FEATURE_ON ) + // Enable debug in sleep/stop/standby + HAL_DBGMCU_EnableDBGSleepMode( ); + HAL_DBGMCU_EnableDBGStopMode( ); + HAL_DBGMCU_EnableDBGStandbyMode( ); +#else + HAL_DBGMCU_DisableDBGSleepMode( ); + HAL_DBGMCU_DisableDBGStopMode( ); + HAL_DBGMCU_DisableDBGStandbyMode( ); +#endif +} + +static void hal_mcu_gpio_deinit( void ) +{ + /* Disable GPIOs clock */ + __HAL_RCC_GPIOA_CLK_DISABLE( ); + __HAL_RCC_GPIOB_CLK_DISABLE( ); + __HAL_RCC_GPIOC_CLK_DISABLE( ); + __HAL_RCC_GPIOD_CLK_DISABLE( ); + __HAL_RCC_GPIOE_CLK_DISABLE( ); + __HAL_RCC_GPIOH_CLK_DISABLE( ); +} + +void HAL_MspInit( void ) +{ + HAL_NVIC_SetPriorityGrouping( NVIC_PRIORITYGROUP_4 ); + + /* HSEM Clock enable */ + __HAL_RCC_HSEM_CLK_ENABLE( ); + + /* System interrupt init*/ + /* MemoryManagement_IRQn interrupt configuration */ + HAL_NVIC_SetPriority( MemoryManagement_IRQn, 0, 0 ); + /* BusFault_IRQn interrupt configuration */ + HAL_NVIC_SetPriority( BusFault_IRQn, 0, 0 ); + /* UsageFault_IRQn interrupt configuration */ + HAL_NVIC_SetPriority( UsageFault_IRQn, 0, 0 ); + /* SVCall_IRQn interrupt configuration */ + HAL_NVIC_SetPriority( SVCall_IRQn, 0, 0 ); + /* DebugMonitor_IRQn interrupt configuration */ + HAL_NVIC_SetPriority( DebugMonitor_IRQn, 0, 0 ); + /* PendSV_IRQn interrupt configuration */ + HAL_NVIC_SetPriority( PendSV_IRQn, 0, 0 ); + /* SysTick_IRQn interrupt configuration */ + HAL_NVIC_SetPriority( SysTick_IRQn, 0, 0 ); +} + +/** + * \brief Enters Low Power Stop Mode + * + * \note ARM exits the function when waking up + */ +static void hal_mcu_lpm_enter_stop_mode( void ) +{ + // Disable IRQ while the MCU is not running on MSI + CRITICAL_SECTION_BEGIN( ); + + if( partial_sleep_enable == true ) + { + hal_mcu_deinit( ); + } + else + { + hal_mcu_deinit_periph( ); + hal_mcu_deinit( ); + } + + CRITICAL_SECTION_END( ); + + /* In case of debugger probe attached, work-around of issue specified in "ES0394 - STM32WB55Cx/Rx/Vx device + errata": 2.2.9 Incomplete Stop 2 mode entry after a wakeup from debug upon EXTI line 48 event "With the JTAG + debugger enabled on GPIO pins and after a wakeup from debug triggered by an event on EXTI line 48 (CDBGPWRUPREQ), + the device may enter in a state in which attempts to enter Stop 2 mode are not fully effective ..." + */ + LL_EXTI_DisableIT_32_63( LL_EXTI_LINE_48 ); + LL_C2_EXTI_DisableIT_32_63( LL_EXTI_LINE_48 ); + + LL_C2_PWR_SetPowerMode( LL_PWR_MODE_SHUTDOWN ); + + // Enter Stop Mode + HAL_PWREx_EnterSTOP2Mode( PWR_STOPENTRY_WFI ); +} + +/*! + * \brief Exists Low Power Stop Mode + */ +static void hal_mcu_lpm_exit_stop_mode( void ) +{ + // Disable IRQ while the MCU is not running on MSI + CRITICAL_SECTION_BEGIN( ); + + // Reinitializes the mcu + hal_mcu_reinit( ); + + if( partial_sleep_enable == false ) + { + // Reinitializes the peripherals + hal_mcu_reinit_periph( ); + } + + CRITICAL_SECTION_END( ); +} + +/*! + * \brief handler low power (TODO: put in a new smtc_hal_lpm with option) + */ +void hal_mcu_low_power_handler( void ) +{ +#if( HAL_LOW_POWER_MODE == HAL_FEATURE_ON ) + __disable_irq( ); + /*! + * If an interrupt has occurred after __disable_irq( ), it is kept pending + * and cortex will not enter low power anyway + */ + + hal_mcu_lpm_enter_stop_mode( ); + hal_mcu_lpm_exit_stop_mode( ); + + __enable_irq( ); +#endif +} + +static void hal_mcu_deinit( void ) +{ + hal_spi_deinit( HAL_RADIO_SPI_ID ); + lr1110_modem_board_deinit_io( &lr1110 ); + // Disable I2C + hal_i2c_deinit( HAL_I2C_ID ); + // Disable UART +#if( HAL_USE_PRINTF_UART == HAL_FEATURE_ON ) + hal_uart_deinit( HAL_PRINTF_UART_ID ); +#endif +} + +void hal_mcu_reinit( void ) +{ + // Reconfig needed OSC and PLL + hal_mcu_system_clock_re_config_after_stop( ); + + // Initialize I2C + hal_i2c_init( HAL_I2C_ID, I2C_SDA, I2C_SCL ); + + // Initialize UART +#if( HAL_USE_PRINTF_UART == HAL_FEATURE_ON ) + hal_uart_init( HAL_PRINTF_UART_ID, BOARD_DBG_PIN_TX, BOARD_DBG_PIN_RX ); +#endif + + // Initialize SPI + hal_spi_init( HAL_RADIO_SPI_ID, RADIO_MOSI, RADIO_MISO, RADIO_SCLK ); + // Init LR1110 IO + lr1110_modem_board_init_io( &lr1110 ); +} + +static void hal_mcu_system_clock_re_config_after_stop( void ) +{ + CRITICAL_SECTION_BEGIN( ); + + /**Configure LSE Drive Capability + */ + __HAL_RCC_LSEDRIVE_CONFIG( RCC_LSEDRIVE_LOW ); + + // Enable HSE + __HAL_RCC_HSE_CONFIG( RCC_HSE_ON ); + + // Wait till HSE is ready + while( __HAL_RCC_GET_FLAG( RCC_FLAG_HSERDY ) == RESET ) + { + } + + // Enable HSI + __HAL_RCC_HSI_ENABLE( ); + + // Wait till MSI is ready + while( __HAL_RCC_GET_FLAG( RCC_FLAG_HSIRDY ) == RESET ) + { + } + + // Select HSE as system clock source + __HAL_RCC_SYSCLK_CONFIG( RCC_SYSCLKSOURCE_HSE ); + + // Wait till HSE is used as system clock source + while( __HAL_RCC_GET_SYSCLK_SOURCE( ) != RCC_SYSCLKSOURCE_STATUS_HSE ) + { + } + + CRITICAL_SECTION_END( ); +} + +#if( HAL_DBG_TRACE == HAL_FEATURE_ON ) +static void vprint( const char* fmt, va_list argp ) +{ + char string[HAL_PRINT_BUFFER_SIZE]; + if( 0 < vsprintf( string, fmt, argp ) ) // build string + { + hal_uart_tx( 1, ( uint8_t* ) string, strlen( string ) ); + } +} +#endif + +static void on_soft_watchdog_event( void* context ) +{ + HAL_DBG_TRACE_INFO( "###### ===== WATCHDOG RESET ==== ######\r\n\r\n" ); + /* System reset */ + hal_mcu_reset( ); +} + +/** + * @brief This function handles Hard fault interrupt. + */ +void HardFault_Handler( void ) +{ + HAL_DBG_TRACE_ERROR( "HardFault_Handler\n\r" ); + + // reset the board + hal_mcu_reset( ); +} + +/*! + * \brief This function handles PVD interrupt request. + * \param None + * \retval None + */ +void PVD_PVM_IRQHandler( void ) +{ + HAL_DBG_TRACE_ERROR( "PVD_PVM_IRQHandler\n\r" ); + // Loop inside the handler to prevent the Cortex from using the Flash, + // allowing the flash interface to finish any ongoing transfer. + while( __HAL_PWR_GET_FLAG( PWR_FLAG_PVDO ) != RESET ) + { + } + // Then reset the board + hal_mcu_reset( ); +} + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/smtc_hal/smtc_hal_rng.c b/smtc_tracker_app/Src/smtc_hal/smtc_hal_rng.c new file mode 100644 index 0000000..ff422e6 --- /dev/null +++ b/smtc_tracker_app/Src/smtc_hal/smtc_hal_rng.c @@ -0,0 +1,145 @@ +/*! + * \file smtc_hal_rng.c + * + * \brief Board specific package RNG API implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +#include "stm32wbxx_hal.h" +#include "smtc_hal_rng.h" +#include "smtc_hal_mcu.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +static RNG_HandleTypeDef rng_handle; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +uint32_t hal_rng_get_random( void ) +{ + uint32_t rand_nb = 0; + + // Init and enable RNG + rng_handle.Instance = RNG; + + if( HAL_RNG_Init( &rng_handle ) != HAL_OK ) + { + hal_mcu_panic( ); + } + + // Wait for data ready interrupt: 42+4 RNG clock cycles + rand_nb = ( uint32_t ) hal_rng_get_random( ); + + // Disable RNG + HAL_RNG_DeInit( &rng_handle ); + + return rand_nb; +} + +uint32_t hal_rng_get_random_in_range( const uint32_t val_1, const uint32_t val_2 ) +{ + if( val_1 <= val_2 ) + { + return ( uint32_t )( ( hal_rng_get_random( ) % ( val_2 - val_1 + 1 ) ) + val_1 ); + } + else + { + return ( uint32_t )( ( hal_rng_get_random( ) % ( val_1 - val_2 + 1 ) ) + val_2 ); + } +} + +int32_t hal_rng_get_signed_random_in_range( const int32_t val_1, const int32_t val_2 ) +{ + uint32_t tmp_range = 0; // ( val_1 <= val_2 ) ? ( val_2 - val_1 ) : ( val_1 - val_2 ); + + if( val_1 <= val_2 ) + { + tmp_range = ( val_2 - val_1 ); + return ( int32_t )( ( val_1 + hal_rng_get_random_in_range( 0, tmp_range ) ) ); + } + else + { + tmp_range = ( val_1 - val_2 ); + return ( int32_t )( ( val_2 + hal_rng_get_random_in_range( 0, tmp_range ) ) ); + } +} + +void HAL_RNG_MspInit( RNG_HandleTypeDef* hrng ) +{ + // RNG Peripheral clock enable + __RNG_CLK_ENABLE( ); +} + +void HAL_RNG_MspDeInit( RNG_HandleTypeDef* hrng ) +{ + // Enable RNG reset state + __RNG_FORCE_RESET( ); + + // Release RNG from reset state + __RNG_RELEASE_RESET( ); +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/smtc_hal/smtc_hal_rtc.c b/smtc_tracker_app/Src/smtc_hal/smtc_hal_rtc.c new file mode 100644 index 0000000..e956c7d --- /dev/null +++ b/smtc_tracker_app/Src/smtc_hal/smtc_hal_rtc.c @@ -0,0 +1,583 @@ +/*! + * \file smtc_hal_rtc.c + * + * \brief Board specific package RTC API implementation + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + + /* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include +#include +#include "smtc_hal_rtc.h" +#include "smtc_hal_tmr_list.h" +#include "smtc_hal_mcu.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +// MCU Wake Up Time +#define MIN_ALARM_DELAY_IN_TICKS 3U // in ticks + +// sub-second number of bits +#define N_PREDIV_S 10U + +// Synchronous prediv +#define PREDIV_S ( ( 1U << N_PREDIV_S ) - 1U ) + +// Asynchronous prediv +#define PREDIV_A ( ( 1U << ( 15U - N_PREDIV_S ) ) - 1U ) + +// Sub-second mask definition +#define ALARM_SUBSECOND_MASK ( N_PREDIV_S << RTC_ALRMASSR_MASKSS_Pos ) + +// RTC Time base in us +#define USEC_NUMBER 1000000U +#define MSEC_NUMBER ( USEC_NUMBER / 1000 ) + +#define COMMON_FACTOR 3U +#define CONV_NUMER ( MSEC_NUMBER >> COMMON_FACTOR ) +#define CONV_DENOM ( 1U << ( N_PREDIV_S - COMMON_FACTOR ) ) + +/*! + * Days, Hours, Minutes and seconds + */ +#define DAYS_IN_LEAP_YEAR ( ( uint32_t ) 366U ) +#define DAYS_IN_YEAR ( ( uint32_t ) 365U ) +#define SECONDS_IN_1DAY ( ( uint32_t ) 86400U ) +#define SECONDS_IN_1HOUR ( ( uint32_t ) 3600U ) +#define SECONDS_IN_1MINUTE ( ( uint32_t ) 60U ) +#define MINUTES_IN_1HOUR ( ( uint32_t ) 60U ) +#define HOURS_IN_1DAY ( ( uint32_t ) 24U ) + +/*! + * Correction factors + */ +#define DAYS_IN_MONTH_CORRECTION_NORM ( ( uint32_t ) 0x99AAA0 ) +#define DAYS_IN_MONTH_CORRECTION_LEAP ( ( uint32_t ) 0x445550 ) + +/*! + * Calculates ceiling( X / N ) + */ +#define DIVC( X, N ) ( ( ( X ) + ( N ) -1 ) / ( N ) ) + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +hal_rtc_t hal_rtc; + +/*! + * \brief RTC Alarm + */ +static RTC_AlarmTypeDef rtc_alarm; + +/*! + * \brief Number of days in each month on a normal year + */ +static const uint8_t days_in_month[] = { 31, 28, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31 }; + +/*! + * \brief Number of days in each month on a leap year + */ +static const uint8_t days_in_month_leap_year[] = { 31, 29, 31, 30, 31, 30, 31, 31, 30, 31, 30, 31 }; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Converts time in ms to time in wake up timer ticks + * Assuming WUCKSEL[2:0] = 000: RTCCLK/16 clock is selected + * + * \param [in] milliseconds Time in milliseconds + * \retval ticks Time in wake up timer ticks + */ +static uint32_t hal_rtc_ms_2_wakeup_timer_tick( const uint32_t milliseconds ); + +/*! + * \brief Converts time in s to time in wake up timer ticks + * When RTCCLK = 32768 Hz and ck_spre (Synchronous prescaler output clock) is + * adjusted to 1 Hz + * + * \param [in] seconds Time in seconds + * \retval ticks Time in wake up timer ticks + */ +static uint32_t hal_rtc_s_2_wakeup_timer_tick( const uint32_t seconds ); + +/*! + * \brief Get the elapsed time in seconds and milliseconds since RTC initialization + * + * \param [out] milliseconds Number of milliseconds elapsed since RTC + * initialization + * \retval seconds Number of seconds elapsed since RTC initialization + */ +static uint32_t hal_rtc_get_calendar_time( uint16_t* milliseconds ); + +/*! + * \brief Get current full resolution RTC timestamp in ticks + * + * \retval timestamp_in_ticks Current timestamp in ticks + */ +static uint64_t rtc_get_timestamp_in_ticks( RTC_DateTypeDef* date, RTC_TimeTypeDef* time ); + +void hal_rtc_init( void ) +{ + RTC_TimeTypeDef time; + RTC_DateTypeDef date; + + __HAL_RCC_RTC_ENABLE( ); + + hal_rtc.handle.Instance = RTC; + hal_rtc.handle.Init.HourFormat = RTC_HOURFORMAT_24; + hal_rtc.handle.Init.AsynchPrediv = PREDIV_A; + hal_rtc.handle.Init.SynchPrediv = PREDIV_S; + hal_rtc.handle.Init.OutPut = RTC_OUTPUT_DISABLE; + hal_rtc.handle.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE; + hal_rtc.handle.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH; + hal_rtc.handle.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN; + + if( HAL_RTC_Init( &hal_rtc.handle ) != HAL_OK ) + { + hal_mcu_panic( ); + } + + // Initialize RTC counter to 0 + date.Year = 0; + date.Month = RTC_MONTH_JANUARY; + date.Date = 1; + date.WeekDay = RTC_WEEKDAY_MONDAY; + HAL_RTC_SetDate( &hal_rtc.handle, &date, RTC_FORMAT_BIN ); + + /*at 0:0:0*/ + time.Hours = 0; + time.Minutes = 0; + time.Seconds = 0; + time.SubSeconds = 0; + time.TimeFormat = 0; + time.StoreOperation = RTC_DAYLIGHTSAVING_NONE; + time.DayLightSaving = RTC_STOREOPERATION_RESET; + HAL_RTC_SetTime( &hal_rtc.handle, &time, RTC_FORMAT_BIN ); + + // Enable Direct Read of the calendar registers (not through Shadow + // registers) + HAL_RTCEx_EnableBypassShadow( &hal_rtc.handle ); + + HAL_NVIC_SetPriority( RTC_Alarm_IRQn, 1, 0 ); + HAL_NVIC_EnableIRQ( RTC_Alarm_IRQn ); + + // Init alarm. + HAL_RTC_DeactivateAlarm( &hal_rtc.handle, RTC_ALARM_A ); + + hal_rtc_set_time_ref_in_ticks( ); +} + +uint32_t hal_rtc_get_time_s( void ) +{ + uint16_t milliseconds = 0; + return hal_rtc_get_calendar_time( &milliseconds ); +} + +uint32_t hal_rtc_get_time_ms( void ) +{ + uint32_t seconds = 0; + uint16_t milliseconds = 0; + + seconds = hal_rtc_get_calendar_time( &milliseconds ); + + return seconds * 1000 + milliseconds; +} + +void hal_rtc_stop_alarm( void ) +{ + // Disable the Alarm A interrupt + HAL_RTC_DeactivateAlarm( &hal_rtc.handle, RTC_ALARM_A ); + + // Clear RTC Alarm Flag + __HAL_RTC_ALARM_CLEAR_FLAG( &hal_rtc.handle, RTC_FLAG_ALRAF ); + + // Clear the EXTI's line Flag for RTC Alarm + __HAL_RTC_ALARM_EXTI_CLEAR_FLAG( ); +} + +/*! + * \brief Sets the alarm + * + * \note The alarm is set at now (read in this function) + timeout + * + * \param [in] timeout Duration of the Timer ticks + */ +void hal_rtc_start_alarm( uint32_t timeout ) +{ + uint16_t rtc_alarm_sub_seconds = 0; + uint16_t rtc_alarm_seconds = 0; + uint16_t rtc_alarm_minutes = 0; + uint16_t rtc_alarm_hours = 0; + uint16_t rtc_alarm_days = 0; + RTC_TimeTypeDef time = hal_rtc.context.calendar_time; // rtc_timer_context.calendar_time; + RTC_DateTypeDef date = hal_rtc.context.calendar_date; + + hal_rtc_stop_alarm( ); + + /*reverse counter */ + rtc_alarm_sub_seconds = PREDIV_S - time.SubSeconds; + rtc_alarm_sub_seconds += ( timeout & PREDIV_S ); + // convert timeout to seconds + timeout >>= N_PREDIV_S; + + // Convert microsecs to RTC format and add to 'Now' + rtc_alarm_days = date.Date; + while( timeout >= SECONDS_IN_1DAY ) + { + timeout -= SECONDS_IN_1DAY; + rtc_alarm_days++; + } + + // Calc hours + rtc_alarm_hours = time.Hours; + while( timeout >= SECONDS_IN_1HOUR ) + { + timeout -= SECONDS_IN_1HOUR; + rtc_alarm_hours++; + } + + // Calc minutes + rtc_alarm_minutes = time.Minutes; + while( timeout >= SECONDS_IN_1MINUTE ) + { + timeout -= SECONDS_IN_1MINUTE; + rtc_alarm_minutes++; + } + + // Calc seconds + rtc_alarm_seconds = time.Seconds + timeout; + + //***** Correct for modulo******** + while( rtc_alarm_sub_seconds >= ( PREDIV_S + 1 ) ) + { + rtc_alarm_sub_seconds -= ( PREDIV_S + 1 ); + rtc_alarm_seconds++; + } + + while( rtc_alarm_seconds >= SECONDS_IN_1MINUTE ) + { + rtc_alarm_seconds -= SECONDS_IN_1MINUTE; + rtc_alarm_minutes++; + } + + while( rtc_alarm_minutes >= MINUTES_IN_1HOUR ) + { + rtc_alarm_minutes -= MINUTES_IN_1HOUR; + rtc_alarm_hours++; + } + + while( rtc_alarm_hours >= HOURS_IN_1DAY ) + { + rtc_alarm_hours -= HOURS_IN_1DAY; + rtc_alarm_days++; + } + + if( date.Year % 4 == 0 ) + { + if( rtc_alarm_days > days_in_month_leap_year[date.Month - 1] ) + { + rtc_alarm_days = rtc_alarm_days % days_in_month_leap_year[date.Month - 1]; + } + } + else + { + if( rtc_alarm_days > days_in_month[date.Month - 1] ) + { + rtc_alarm_days = rtc_alarm_days % days_in_month[date.Month - 1]; + } + } + + /* Set RTC_AlarmStructure with calculated values*/ + rtc_alarm.AlarmTime.SubSeconds = PREDIV_S - rtc_alarm_sub_seconds; + rtc_alarm.AlarmSubSecondMask = ALARM_SUBSECOND_MASK; + rtc_alarm.AlarmTime.Seconds = rtc_alarm_seconds; + rtc_alarm.AlarmTime.Minutes = rtc_alarm_minutes; + rtc_alarm.AlarmTime.Hours = rtc_alarm_hours; + rtc_alarm.AlarmDateWeekDay = ( uint8_t ) rtc_alarm_days; + rtc_alarm.AlarmTime.TimeFormat = time.TimeFormat; + rtc_alarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE; + rtc_alarm.AlarmMask = RTC_ALARMMASK_NONE; + rtc_alarm.Alarm = RTC_ALARM_A; + rtc_alarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE; + rtc_alarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET; + + // Set RTC_Alarm + HAL_RTC_SetAlarm_IT( &hal_rtc.handle, &rtc_alarm, RTC_FORMAT_BIN ); +} + +uint32_t hal_rtc_get_timer_value( void ) +{ + RTC_TimeTypeDef time; + RTC_DateTypeDef date; + + uint32_t timestamp_value = ( uint32_t ) rtc_get_timestamp_in_ticks( &date, &time ); + + return ( timestamp_value ); +} + +uint32_t hal_rtc_get_timer_elapsed_value( void ) +{ + RTC_TimeTypeDef time; + RTC_DateTypeDef date; + + uint32_t timestamp_value = ( uint32_t ) rtc_get_timestamp_in_ticks( &date, &time ); + + return ( ( uint32_t )( timestamp_value - hal_rtc.context.time_ref_in_ticks ) ); +} + +void hal_rtc_delay_in_ms( const uint32_t milliseconds ) +{ + RTC_TimeTypeDef time; + RTC_DateTypeDef date; + + uint64_t delay_in_ticks = 0; + uint64_t ref_delay_in_ticks = rtc_get_timestamp_in_ticks( &date, &time ); + + delay_in_ticks = hal_rtc_ms_2_tick( milliseconds ); + + // Wait delay ms + while( ( ( rtc_get_timestamp_in_ticks( &date, &time ) - ref_delay_in_ticks ) ) < delay_in_ticks ) + { + __NOP( ); + } +} + +void hal_rtc_wakeup_timer_set_s( const int32_t seconds ) +{ + uint32_t delay_s_2_tick = hal_rtc_s_2_wakeup_timer_tick( seconds ); + + HAL_RTCEx_SetWakeUpTimer_IT( &hal_rtc.handle, delay_s_2_tick, RTC_WAKEUPCLOCK_CK_SPRE_16BITS ); +} + +void hal_rtc_wakeup_timer_set_ms( const int32_t milliseconds ) +{ + uint32_t delay_ms_2_tick = hal_rtc_ms_2_wakeup_timer_tick( milliseconds ); + + HAL_RTCEx_DeactivateWakeUpTimer( &hal_rtc.handle ); + HAL_RTCEx_SetWakeUpTimer_IT( &hal_rtc.handle, delay_ms_2_tick, RTC_WAKEUPCLOCK_RTCCLK_DIV16 ); +} + +void hal_rtc_stop_timer( void ) { HAL_RTCEx_DeactivateWakeUpTimer( &hal_rtc.handle ); } + +uint32_t hal_rtc_set_time_ref_in_ticks( void ) +{ + hal_rtc.context.time_ref_in_ticks = + ( uint32_t ) rtc_get_timestamp_in_ticks( &hal_rtc.context.calendar_date, &hal_rtc.context.calendar_time ); + return hal_rtc.context.time_ref_in_ticks; +} + +uint32_t hal_rtc_get_time_ref_in_ticks( void ) { return hal_rtc.context.time_ref_in_ticks; } + +uint32_t hal_rtc_ms_2_tick( const uint32_t milliseconds ) +{ + return ( uint32_t )( ( ( ( uint64_t ) milliseconds ) * CONV_DENOM ) / CONV_NUMER ); +} + +uint32_t hal_rtc_tick_2_ms( const uint32_t tick ) +{ + uint32_t seconds = tick >> N_PREDIV_S; + uint32_t local_tick = tick & PREDIV_S; + + return ( uint32_t )( ( seconds * 1000 ) + ( ( local_tick * 1000 ) >> N_PREDIV_S ) ); +} + +static uint32_t hal_rtc_ms_2_wakeup_timer_tick( const uint32_t milliseconds ) +{ + uint32_t nb_tick = 0; + // Compute is done for LSE @ 32.768kHz + // Assuming that RTC_WAKEUPCLOCK_RTCCLK_DIV16 is used => tick is 488.281µs + nb_tick = milliseconds * 2 + ( ( 6 * milliseconds ) >> 7 ); + return nb_tick; +} + +static uint32_t hal_rtc_s_2_wakeup_timer_tick( const uint32_t seconds ) +{ + uint32_t nb_tick = 0; + // Compute is done for LSE @ 32.768kHz + // Assuming that RTC_WAKEUPCLOCK_CK_SPRE_16BITS is used => tick is 1s + nb_tick = seconds; + return nb_tick; +} + +static uint32_t hal_rtc_get_calendar_time( uint16_t* milliseconds ) +{ + RTC_TimeTypeDef time; + RTC_DateTypeDef date; + uint32_t ticks; + + uint64_t timestamp_in_ticks = rtc_get_timestamp_in_ticks( &date, &time ); + + uint32_t seconds = ( uint32_t )( timestamp_in_ticks >> N_PREDIV_S ); + + ticks = ( uint32_t ) timestamp_in_ticks & PREDIV_S; + + *milliseconds = hal_rtc_tick_2_ms( ticks ); + + return seconds; +} + +/*! + * \brief RTC IRQ Handler of the RTC Alarm + */ +void RTC_Alarm_IRQHandler( void ) +{ + RTC_HandleTypeDef* hrtc = &hal_rtc.handle; + + // Clear the EXTI's line Flag for RTC Alarm + __HAL_RTC_ALARM_EXTI_CLEAR_FLAG( ); + + // Gets the AlarmA interrupt source enable status + if( __HAL_RTC_ALARM_GET_IT_SOURCE( hrtc, RTC_IT_ALRA ) != RESET ) + { + // Gets the pending status of the AlarmA interrupt + if( __HAL_RTC_ALARM_GET_FLAG( hrtc, RTC_FLAG_ALRAF ) != RESET ) + { + // Clear the AlarmA interrupt pending bit + __HAL_RTC_ALARM_CLEAR_FLAG( hrtc, RTC_FLAG_ALRAF ); + // AlarmA callback + HAL_RTC_AlarmAEventCallback( hrtc ); + } + } +} + +/*! + * \brief Alarm A callback. + * + * \param [in] hrtc RTC handle + */ +void HAL_RTC_AlarmAEventCallback( RTC_HandleTypeDef* hrtc ) { timer_irq_handler( ); } + +static uint64_t rtc_get_timestamp_in_ticks( RTC_DateTypeDef* date, RTC_TimeTypeDef* time ) +{ + uint64_t timestamp_in_ticks = 0; + uint32_t correction; + uint32_t seconds; + + // Make sure it is correct due to asynchronous nature of RTC + volatile uint32_t ssr; + + do + { + ssr = RTC->SSR; + HAL_RTC_GetDate( &hal_rtc.handle, date, RTC_FORMAT_BIN ); + HAL_RTC_GetTime( &hal_rtc.handle, time, RTC_FORMAT_BIN ); + } while( ssr != RTC->SSR ); + + // Calculate amount of elapsed days since 01/01/2000 + seconds = DIVC( ( DAYS_IN_YEAR * 3 + DAYS_IN_LEAP_YEAR ) * date->Year, 4 ); + + correction = ( ( date->Year % 4 ) == 0 ) ? DAYS_IN_MONTH_CORRECTION_LEAP : DAYS_IN_MONTH_CORRECTION_NORM; + + seconds += + ( DIVC( ( date->Month - 1 ) * ( 30 + 31 ), 2 ) - ( ( ( correction >> ( ( date->Month - 1 ) * 2 ) ) & 0x03 ) ) ); + + seconds += ( date->Date - 1 ); + + // Convert from days to seconds + seconds *= SECONDS_IN_1DAY; + + seconds += ( ( uint32_t ) time->Seconds + ( ( uint32_t ) time->Minutes * SECONDS_IN_1MINUTE ) + + ( ( uint32_t ) time->Hours * SECONDS_IN_1HOUR ) ); + + timestamp_in_ticks = ( ( ( uint64_t ) seconds ) << N_PREDIV_S ) + ( PREDIV_S - time->SubSeconds ); + + return timestamp_in_ticks; +} + +void RTC_WKUP_IRQHandler( void ) { HAL_RTCEx_WakeUpTimerIRQHandler( &hal_rtc.handle ); } + +void HAL_RTC_MspInit( RTC_HandleTypeDef* rtc_handle ) +{ + __HAL_RCC_RTC_ENABLE( ); + HAL_NVIC_SetPriority( RTC_WKUP_IRQn, 0, 0 ); + HAL_NVIC_EnableIRQ( RTC_WKUP_IRQn ); +} + +void HAL_RTC_MspDeInit( RTC_HandleTypeDef* rtc_handle ) +{ + __HAL_RCC_RTC_DISABLE( ); + HAL_NVIC_DisableIRQ( RTC_WKUP_IRQn ); +} + +uint32_t hal_rtc_get_minimum_timeout( void ) { return ( MIN_ALARM_DELAY_IN_TICKS ); } + +uint32_t hal_rtc_temp_compensation( uint32_t period, float temperature ) +{ + float k = RTC_TEMP_COEFFICIENT; + float k_dev = RTC_TEMP_DEV_COEFFICIENT; + float t = RTC_TEMP_TURNOVER; + float t_dev = RTC_TEMP_DEV_TURNOVER; + float interim = 0.0; + float ppm = 0.0; + + if( k < ( float ) 0.0 ) + { + ppm = ( k - k_dev ); + } + else + { + ppm = ( k + k_dev ); + } + interim = ( temperature - ( t - t_dev ) ); + ppm *= interim * interim; + + // Calculate the drift in time + interim = ( ( float ) period * ppm ) / ( ( float ) 1e6 ); + // Calculate the resulting time period + interim += period; + interim = floor( interim ); + + if( interim < ( float ) 0.0 ) + { + interim = ( float ) period; + } + + // Calculate the resulting period + return ( uint32_t ) interim; +} diff --git a/smtc_tracker_app/Src/smtc_hal/smtc_hal_spi.c b/smtc_tracker_app/Src/smtc_hal/smtc_hal_spi.c new file mode 100644 index 0000000..60f2605 --- /dev/null +++ b/smtc_tracker_app/Src/smtc_hal/smtc_hal_spi.c @@ -0,0 +1,185 @@ +/*! + * \file smtc_hal_spi.c + * + * \brief Implements the spi HAL functions. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +#include "stm32wbxx_hal.h" +#include "stm32wbxx_ll_spi.h" +#include "smtc_hal_gpio_pin_names.h" +#include "smtc_hal_spi.h" +#include "smtc_hal_mcu.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +#if defined( __GNUC__ ) +#pragma GCC diagnostic ignored "-Wmissing-braces" +#endif +static hal_spi_t hal_spi[] = { + [0] = + { + .interface = SPI1, + .handle = NULL, + .pins = + { + .mosi = NC, + .miso = NC, + .sclk = NC, + }, + }, +}; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void hal_spi_init( const uint32_t id, const hal_gpio_pin_names_t mosi, const hal_gpio_pin_names_t miso, + const hal_gpio_pin_names_t sclk ) +{ + assert_param( ( id > 0 ) && ( ( id - 1 ) < sizeof( hal_spi ) ) ); + uint32_t local_id = id - 1; + + hal_spi[local_id].handle.Instance = hal_spi[local_id].interface; + hal_spi[local_id].handle.Init.Mode = SPI_MODE_MASTER; + hal_spi[local_id].handle.Init.Direction = SPI_DIRECTION_2LINES; + hal_spi[local_id].handle.Init.DataSize = SPI_DATASIZE_8BIT; + hal_spi[local_id].handle.Init.CLKPolarity = SPI_POLARITY_LOW; + hal_spi[local_id].handle.Init.CLKPhase = SPI_PHASE_1EDGE; + hal_spi[local_id].handle.Init.NSS = SPI_NSS_SOFT; + hal_spi[local_id].handle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8; + hal_spi[local_id].handle.Init.FirstBit = SPI_FIRSTBIT_MSB; + hal_spi[local_id].handle.Init.TIMode = SPI_TIMODE_DISABLE; + hal_spi[local_id].handle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE; + hal_spi[local_id].handle.Init.CRCPolynomial = 7; + + hal_spi[local_id].pins.mosi = mosi; + hal_spi[local_id].pins.miso = miso; + hal_spi[local_id].pins.sclk = sclk; + + if( HAL_SPI_Init( &hal_spi[local_id].handle ) != HAL_OK ) + { + hal_mcu_panic( ); + } + __HAL_SPI_ENABLE( &hal_spi[local_id].handle ); +} + +void hal_spi_deinit( const uint32_t id ) +{ + assert_param( ( id > 0 ) && ( ( id - 1 ) < sizeof( hal_spi ) ) ); + uint32_t local_id = id - 1; + + HAL_SPI_DeInit( &hal_spi[local_id].handle ); +} + +uint16_t hal_spi_in_out( const uint32_t id, const uint16_t out_data ) +{ + assert_param( ( id > 0 ) && ( ( id - 1 ) < sizeof( hal_spi ) ) ); + uint32_t local_id = id - 1; + + while( LL_SPI_IsActiveFlag_TXE( hal_spi[local_id].interface ) == 0 ) + { + }; + LL_SPI_TransmitData8( hal_spi[local_id].interface, ( uint8_t )( out_data & 0xFF ) ); + + while( LL_SPI_IsActiveFlag_RXNE( hal_spi[local_id].interface ) == 0 ) + { + }; + return LL_SPI_ReceiveData8( hal_spi[local_id].interface ); +} + +void HAL_SPI_MspInit( SPI_HandleTypeDef* spiHandle ) +{ + if( spiHandle->Instance == hal_spi[0].interface ) + { + GPIO_TypeDef* gpio_port = ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( hal_spi[0].pins.mosi & 0xF0 ) << 6 ) ); + GPIO_InitTypeDef gpio = { + .Mode = GPIO_MODE_AF_PP, + .Pull = GPIO_NOPULL, + .Speed = GPIO_SPEED_FREQ_HIGH, + .Alternate = GPIO_AF5_SPI1, + }; + gpio.Pin = ( 1 << ( hal_spi[0].pins.mosi & 0x0F ) ) | ( 1 << ( hal_spi[0].pins.miso & 0x0F ) ) | + ( 1 << ( hal_spi[0].pins.sclk & 0x0F ) ); + HAL_GPIO_Init( gpio_port, &gpio ); + + __HAL_RCC_SPI1_CLK_ENABLE( ); + } + else + { + hal_mcu_panic( ); + } +} + +void HAL_SPI_MspDeInit( SPI_HandleTypeDef* spiHandle ) +{ + uint32_t local_id = 0; + if( spiHandle->Instance == hal_spi[0].interface ) + { + __HAL_RCC_SPI1_CLK_DISABLE( ); + } + else + { + hal_mcu_panic( ); + } + + HAL_GPIO_DeInit( ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( hal_spi[local_id].pins.mosi & 0xF0 ) << 6 ) ), + ( 1 << ( hal_spi[local_id].pins.mosi & 0x0F ) ) | ( 1 << ( hal_spi[local_id].pins.miso & 0x0F ) ) | + ( 1 << ( hal_spi[local_id].pins.sclk & 0x0F ) ) ); +} diff --git a/smtc_tracker_app/Src/smtc_hal/smtc_hal_tmr.c b/smtc_tracker_app/Src/smtc_hal/smtc_hal_tmr.c new file mode 100644 index 0000000..a272966 --- /dev/null +++ b/smtc_tracker_app/Src/smtc_hal/smtc_hal_tmr.c @@ -0,0 +1,156 @@ +/*! + * \file smtc_hal_tmr.c + * + * \brief Board specific package HW timer API implementation. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +#include "stm32wbxx_hal.h" +#include "smtc_hal_mcu.h" +#include "smtc_hal_tmr.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +static LPTIM_HandleTypeDef lptim_handle; + +static hal_tmr_irq_t lptim_tmr_irq = { .context = NULL, .callback = NULL }; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void hal_tmr_init( void ) +{ + lptim_handle.Instance = LPTIM1; + lptim_handle.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC; + lptim_handle.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16; + lptim_handle.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE; + lptim_handle.Init.OutputPolarity = LPTIM_OUTPUTPOLARITY_HIGH; + lptim_handle.Init.UpdateMode = LPTIM_UPDATE_IMMEDIATE; + lptim_handle.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL; + + if( HAL_LPTIM_Init( &lptim_handle ) != HAL_OK ) + { + hal_mcu_panic( ); + } + lptim_tmr_irq = ( hal_tmr_irq_t ){ .context = NULL, .callback = NULL }; +} + +void hal_tmr_start( const uint32_t milliseconds, const hal_tmr_irq_t* tmr_irq ) +{ + uint32_t delay_ms_2_tick = 0; + + // Remark LSE_VALUE / LPTIM_PRESCALER_DIV16 + delay_ms_2_tick = ( uint32_t )( ( ( uint64_t ) milliseconds * ( LSE_VALUE >> 4 ) ) / 1000 ); + + // check if delay_ms_2_tick is not greater than 0xFFFF and clamp it if it is the case + if( delay_ms_2_tick > 0xFFFF ) + { + delay_ms_2_tick = 0xFFFF; + } + + // Auto reload period is set to max value 0xFFFF + HAL_LPTIM_TimeOut_Start_IT( &lptim_handle, 0xFFFF, delay_ms_2_tick ); + lptim_tmr_irq = *tmr_irq; +} + +void hal_tmr_stop( void ) { HAL_LPTIM_TimeOut_Stop_IT( &lptim_handle ); } + +uint32_t hal_tmr_get_time_ms( void ) { return HAL_LPTIM_ReadCounter( &lptim_handle ); } + +void hal_tmr_irq_enable( void ) { HAL_NVIC_EnableIRQ( LPTIM1_IRQn ); } + +void hal_tmr_irq_disable( void ) { HAL_NVIC_DisableIRQ( LPTIM1_IRQn ); } + +void LPTIM1_IRQHandler( void ) +{ + HAL_LPTIM_IRQHandler( &lptim_handle ); + HAL_LPTIM_TimeOut_Stop( &lptim_handle ); + + if( lptim_tmr_irq.callback != NULL ) + { + lptim_tmr_irq.callback( lptim_tmr_irq.context ); + } +} + +void HAL_LPTIM_MspInit( LPTIM_HandleTypeDef* lptimhandle ) +{ + if( lptimhandle->Instance == LPTIM1 ) + { + __HAL_RCC_LPTIM1_CLK_ENABLE( ); + HAL_NVIC_SetPriority( LPTIM1_IRQn, 0, 0 ); + HAL_NVIC_EnableIRQ( LPTIM1_IRQn ); + } +} + +void HAL_LPTIM_MspDeInit( LPTIM_HandleTypeDef* lptimhandle ) +{ + if( lptimhandle->Instance == LPTIM1 ) + { + __HAL_RCC_LPTIM1_CLK_DISABLE( ); + HAL_NVIC_DisableIRQ( LPTIM1_IRQn ); + } +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/smtc_hal/smtc_hal_tmr_list.c b/smtc_tracker_app/Src/smtc_hal/smtc_hal_tmr_list.c new file mode 100644 index 0000000..99b818d --- /dev/null +++ b/smtc_tracker_app/Src/smtc_hal/smtc_hal_tmr_list.c @@ -0,0 +1,436 @@ +/*! + * \file smtc_hal_tmr_list.c + * + * \brief Timer list API implementation. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +#include "stm32wbxx_hal.h" +#include "smtc_hal_mcu.h" +#include "smtc_hal_tmr_list.h" +#include "smtc_hal_rtc.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/*! + * Safely execute call back + */ +#define execute_callback( _callback_, context ) \ + do \ + { \ + if( _callback_ == NULL ) \ + { \ + while( 1 ) \ + ; \ + } \ + else \ + { \ + _callback_( context ); \ + } \ + } while( 0 ); + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +/*! + * \brief Timers list head pointer + */ +static timer_event_t* timer_list_head = NULL; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/*! + * \brief Adds or replace the head timer of the list. + * + * \remark The list is automatically sorted. The list head always contains the + * next timer to expire. + * + * \param [in] obj Timer object to be become the new head + * \param [in] remainingTime Remaining time of the previous head to be replaced + */ +static void timer_insert_new_head_timer( timer_event_t* obj ); + +/*! + * \brief Adds a timer to the list. + * + * \remark The list is automatically sorted. The list head always contains the + * next timer to expire. + * + * \param [in] obj Timer object to be added to the list + * \param [in] remainingTime Remaining time of the running head after which the object may be added + */ +static void timer_insert_timer( timer_event_t* obj ); + +/*! + * \brief Sets a timeout with the duration "timestamp" + * + * \param [in] timestamp Delay duration + */ +static void timer_set_timeout( timer_event_t* obj ); + +/*! + * \brief Check if the Object to be added is not already in the list + * + * \param [in] timestamp Delay duration + * \retval true (the object is already in the list) or false + */ +static bool timer_exists( timer_event_t* obj ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void timer_init( timer_event_t* obj, void ( *callback )( void* context ) ) +{ + obj->timestamp = 0; + obj->reload_value = 0; + obj->is_started = false; + obj->is_next_2_expire = false; + obj->callback = callback; + obj->context = NULL; + obj->next = NULL; +} + +void timer_set_context( timer_event_t* obj, void* context ) { obj->context = context; } + +void timer_start( timer_event_t* obj ) +{ + uint32_t elapsed_time = 0; + + CRITICAL_SECTION_BEGIN( ); + + if( ( obj == NULL ) || ( timer_exists( obj ) == true ) ) + { + CRITICAL_SECTION_END( ); + return; + } + + obj->timestamp = obj->reload_value; + obj->is_started = true; + obj->is_next_2_expire = false; + + if( timer_list_head == NULL ) + { + hal_rtc_set_time_ref_in_ticks( ); + // Inserts a timer at time now + obj->timestamp + timer_insert_new_head_timer( obj ); + } + else + { + elapsed_time = hal_rtc_get_timer_elapsed_value( ); + obj->timestamp += elapsed_time; + + if( obj->timestamp < timer_list_head->timestamp ) + { + timer_insert_new_head_timer( obj ); + } + else + { + timer_insert_timer( obj ); + } + } + CRITICAL_SECTION_END( ); +} + +bool is_timer_running( void ) +{ + if( timer_list_head == NULL ) + { + return false; + } + else + { + return true; + } +} + +static void timer_insert_timer( timer_event_t* obj ) +{ + timer_event_t* cur = timer_list_head; + timer_event_t* next = timer_list_head->next; + + while( cur->next != NULL ) + { + if( obj->timestamp > next->timestamp ) + { + cur = next; + next = next->next; + } + else + { + cur->next = obj; + obj->next = next; + return; + } + } + cur->next = obj; + obj->next = NULL; +} + +static void timer_insert_new_head_timer( timer_event_t* obj ) +{ + timer_event_t* cur = timer_list_head; + + if( cur != NULL ) + { + cur->is_next_2_expire = false; + } + + obj->next = cur; + timer_list_head = obj; + timer_set_timeout( timer_list_head ); +} + +bool timer_is_started( timer_event_t* obj ) { return obj->is_started; } + +void timer_irq_handler( void ) +{ + timer_event_t* cur; + timer_event_t* next; + + uint32_t old = hal_rtc_get_time_ref_in_ticks( ); + uint32_t now = hal_rtc_set_time_ref_in_ticks( ); + uint32_t delta_context = now - old; // intentional wrap around + + // Update timeStamp based upon new Time Reference + // because delta context should never exceed 2^32 + if( timer_list_head != NULL ) + { + for( cur = timer_list_head; cur->next != NULL; cur = cur->next ) + { + next = cur->next; + if( next->timestamp > delta_context ) + { + next->timestamp -= delta_context; + } + else + { + next->timestamp = 0; + } + } + } + + // Execute immediately the alarm callback + if( timer_list_head != NULL ) + { + cur = timer_list_head; + timer_list_head = timer_list_head->next; + cur->is_started = false; + execute_callback( cur->callback, cur->context ); + } + + // Remove all the expired object from the list + while( ( timer_list_head != NULL ) && ( timer_list_head->timestamp < hal_rtc_get_timer_elapsed_value( ) ) ) + { + cur = timer_list_head; + timer_list_head = timer_list_head->next; + cur->is_started = false; + execute_callback( cur->callback, cur->context ); + } + + // Start the next timer_list_head if it exists AND NOT running + if( ( timer_list_head != NULL ) && ( timer_list_head->is_next_2_expire == false ) ) + { + timer_set_timeout( timer_list_head ); + } +} + +void timer_stop( timer_event_t* obj ) +{ + CRITICAL_SECTION_BEGIN( ); + + timer_event_t* prev = timer_list_head; + timer_event_t* cur = timer_list_head; + + // List is empty or the obj to stop does not exist + if( ( timer_list_head == NULL ) || ( obj == NULL ) ) + { + CRITICAL_SECTION_END( ); + return; + } + + obj->is_started = false; + + if( timer_list_head == obj ) // Stop the Head + { + if( timer_list_head->is_next_2_expire == true ) // The head is already running + { + timer_list_head->is_next_2_expire = false; + if( timer_list_head->next != NULL ) + { + timer_list_head = timer_list_head->next; + timer_set_timeout( timer_list_head ); + } + else + { + hal_rtc_stop_alarm( ); + timer_list_head = NULL; + } + } + else // Stop the head before it is started + { + if( timer_list_head->next != NULL ) + { + timer_list_head = timer_list_head->next; + } + else + { + timer_list_head = NULL; + } + } + } + else // Stop an object within the list + { + while( cur != NULL ) + { + if( cur == obj ) + { + if( cur->next != NULL ) + { + cur = cur->next; + prev->next = cur; + } + else + { + cur = NULL; + prev->next = cur; + } + break; + } + else + { + prev = cur; + cur = cur->next; + } + } + } + CRITICAL_SECTION_END( ); +} + +static bool timer_exists( timer_event_t* obj ) +{ + timer_event_t* cur = timer_list_head; + + while( cur != NULL ) + { + if( cur == obj ) + { + return true; + } + cur = cur->next; + } + return false; +} + +void timer_reset( timer_event_t* obj ) +{ + timer_stop( obj ); + timer_start( obj ); +} + +void timer_set_value( timer_event_t* obj, uint32_t value ) +{ + uint32_t min_value = 0; + uint32_t ticks = hal_rtc_ms_2_tick( value ); + + timer_stop( obj ); + + min_value = hal_rtc_get_minimum_timeout( ); + + if( ticks < min_value ) + { + ticks = min_value; + } + + obj->timestamp = ticks; + obj->reload_value = ticks; +} + +timer_time_t timer_get_elapsed_time( timer_time_t past ) +{ + if( past == 0 ) + { + return 0; + } + uint32_t nowInTicks = hal_rtc_get_timer_value( ); + uint32_t pastInTicks = hal_rtc_ms_2_tick( past ); + + // Intentional wrap around. Works Ok if tick duration below 1ms + return hal_rtc_tick_2_ms( nowInTicks - pastInTicks ); +} + +static void timer_set_timeout( timer_event_t* obj ) +{ + int32_t min_ticks = hal_rtc_get_minimum_timeout( ); + obj->is_next_2_expire = true; + + // In case deadline too soon + if( obj->timestamp < ( hal_rtc_get_timer_elapsed_value( ) + min_ticks ) ) + { + obj->timestamp = hal_rtc_get_timer_elapsed_value( ) + min_ticks; + } + hal_rtc_start_alarm( obj->timestamp ); +} + +timer_time_t timer_temp_compensation( timer_time_t period, float temperature ) +{ + return hal_rtc_temp_compensation( period, temperature ); +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/smtc_hal/smtc_hal_uart.c b/smtc_tracker_app/Src/smtc_hal/smtc_hal_uart.c new file mode 100644 index 0000000..9d858e3 --- /dev/null +++ b/smtc_tracker_app/Src/smtc_hal/smtc_hal_uart.c @@ -0,0 +1,222 @@ +/*! + * \file smtc_hal_uart.c + * + * \brief Board specific package UART API implementation. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +#include "stm32wbxx_hal.h" +#include "smtc_hal_gpio_pin_names.h" +#include "smtc_hal_uart.h" +#include "smtc_hal_mcu.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + + /*! + * \brief UART structure + */ +typedef struct hal_uart_s +{ + USART_TypeDef* interface; + UART_HandleTypeDef handle; + struct + { + hal_gpio_pin_names_t tx; + hal_gpio_pin_names_t rx; + } pins; +} hal_uart_t; + +static hal_uart_t hal_uart[] = { + [0] = + { + .interface = USART1, + .handle = NULL, + .pins = + { + .tx = NC, + .rx = NC, + }, + }, +}; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +uint8_t uart_rx_done = false; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +void USART1_IRQHandler( void ); + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void hal_uart_init( const uint32_t id, const hal_gpio_pin_names_t uart_tx, const hal_gpio_pin_names_t uart_rx ) +{ + assert_param( ( id > 0 ) && ( ( id - 1 ) < sizeof( hal_uart ) ) ); + uint32_t local_id = id - 1; + + hal_uart[local_id].handle.Instance = hal_uart[local_id].interface; + hal_uart[local_id].handle.Init.BaudRate = 921600; + hal_uart[local_id].handle.Init.WordLength = UART_WORDLENGTH_8B; + hal_uart[local_id].handle.Init.StopBits = UART_STOPBITS_1; + hal_uart[local_id].handle.Init.Parity = UART_PARITY_NONE; + hal_uart[local_id].handle.Init.Mode = UART_MODE_TX_RX; + hal_uart[local_id].handle.Init.HwFlowCtl = UART_HWCONTROL_NONE; + hal_uart[local_id].handle.Init.OverSampling = UART_OVERSAMPLING_16; + hal_uart[local_id].handle.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE; + hal_uart[local_id].handle.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT; + + hal_uart[local_id].pins.tx = uart_tx; + hal_uart[local_id].pins.rx = uart_rx; + + if( HAL_UART_Init( &hal_uart[local_id].handle ) != HAL_OK ) + { + hal_mcu_panic( ); + } + __HAL_UART_ENABLE( &hal_uart[local_id].handle ); +} + +void hal_uart_deinit( const uint32_t id ) +{ + assert_param( ( id > 0 ) && ( ( id - 1 ) < sizeof( hal_uart ) ) ); + uint32_t local_id = id - 1; + + HAL_UART_DeInit( &hal_uart[local_id].handle ); +} + +void hal_uart_tx( const uint32_t id, uint8_t* buff, uint16_t len ) +{ + assert_param( ( id > 0 ) && ( ( id - 1 ) < sizeof( hal_uart ) ) ); + uint32_t local_id = id - 1; + + HAL_UART_Transmit( &hal_uart[local_id].handle, ( uint8_t* ) buff, len, 0xffffff ); +} + +void hal_uart_rx( const uint32_t id, uint8_t* rx_buffer, uint8_t len ) +{ + assert_param( ( id > 0 ) && ( ( id - 1 ) < sizeof( hal_uart ) ) ); + uint32_t local_id = id - 1; + + HAL_UART_Receive_IT( &hal_uart[local_id].handle, rx_buffer, len ); + + while( uart_rx_done != true ) + ; + + uart_rx_done = false; +} + +void HAL_UART_MspInit( UART_HandleTypeDef* huart ) +{ + if( huart->Instance == hal_uart[0].interface ) + { + GPIO_TypeDef* gpio_port = ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( hal_uart[0].pins.tx & 0xF0 ) << 6 ) ); + GPIO_InitTypeDef gpio = { + .Mode = GPIO_MODE_AF_PP, + .Pull = GPIO_NOPULL, + .Speed = GPIO_SPEED_FREQ_HIGH, + .Alternate = GPIO_AF7_USART1, + }; + gpio.Pin = ( 1 << ( hal_uart[0].pins.tx & 0x0F ) ) | ( 1 << ( hal_uart[0].pins.rx & 0x0F ) ); + HAL_GPIO_Init( gpio_port, &gpio ); + + /* NVIC for USART1 */ + HAL_NVIC_SetPriority( USART1_IRQn, 0, 1 ); + HAL_NVIC_EnableIRQ( USART1_IRQn ); + + __HAL_RCC_USART1_CLK_ENABLE( ); + } + else + { + hal_mcu_panic( ); + } +} + +void HAL_UART_MspDeInit( UART_HandleTypeDef* huart ) +{ + uint32_t local_id = 0; + if( huart->Instance == hal_uart[0].interface ) + { + __HAL_RCC_USART1_CLK_DISABLE( ); + } + else + { + hal_mcu_panic( ); + } + + HAL_GPIO_DeInit( ( GPIO_TypeDef* ) ( AHB2PERIPH_BASE + ( ( hal_uart[local_id].pins.tx & 0xF0 ) << 6 ) ), + ( 1 << ( hal_uart[local_id].pins.tx & 0x0F ) ) | ( 1 << ( hal_uart[local_id].pins.rx & 0x0F ) ) ); +} + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/** + * @brief This function handles USART1 interrupt request. + */ +void USART1_IRQHandler( void ) { HAL_UART_IRQHandler( &hal_uart[0].handle ); } + +/** + * @brief Rx Transfer completed callback + * @param UartHandle: UART handle + * @note This example shows a simple way to report end of DMA Rx transfer, and + * you can add your own implementation. + * @retval None + */ +void HAL_UART_RxCpltCallback( UART_HandleTypeDef* UartHandle ) { uart_rx_done = true; } + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/smtc_hal/smtc_hal_watchdog.c b/smtc_tracker_app/Src/smtc_hal/smtc_hal_watchdog.c new file mode 100644 index 0000000..e138f13 --- /dev/null +++ b/smtc_tracker_app/Src/smtc_hal/smtc_hal_watchdog.c @@ -0,0 +1,120 @@ +/*! + * \file smtc_hal_watchdog.h + * + * \brief Board specific package WATCHDOG management API definition. + * + * Revised BSD License + * Copyright Semtech Corporation 2020. All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of the Semtech corporation nor the + * names of its contributors may be used to endorse or promote products + * derived from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" + * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE + * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE + * ARE DISCLAIMED. IN NO EVENT SHALL SEMTECH CORPORATION BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. + */ + +/* + * ----------------------------------------------------------------------------- + * --- DEPENDENCIES ------------------------------------------------------------ + */ + +#include // C99 types +#include // bool type + +#include "stm32wbxx_hal.h" +#include "smtc_hal_watchdog.h" + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE MACROS----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE CONSTANTS ------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE TYPES ----------------------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE VARIABLES ------------------------------------------------------- + */ + +static IWDG_HandleTypeDef iwdg_handle; + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DECLARATION ------------------------------------------- + */ + +/* + * ----------------------------------------------------------------------------- + * --- PUBLIC FUNCTIONS DEFINITION --------------------------------------------- + */ + +void hal_watchdog_init( void ) +{ + iwdg_handle.Instance = IWDG; + iwdg_handle.Init.Prescaler = IWDG_PRESCALER_256; + iwdg_handle.Init.Window = IWDG_WINDOW_DISABLE; + iwdg_handle.Init.Reload = 0xFFF; + + // Enable IWDG. LSI is turned on automaticaly. + __HAL_IWDG_START( &iwdg_handle ); + + // Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by + // writing 0x5555 in KR + IWDG_ENABLE_WRITE_ACCESS( &iwdg_handle ); + // Write to IWDG registers the Prescaler & Reload values to work with. + iwdg_handle.Instance->PR = iwdg_handle.Init.Prescaler; + iwdg_handle.Instance->RLR = iwdg_handle.Init.Reload; + + // Wait for register to be updated. + while( iwdg_handle.Instance->SR != RESET ) + { + } + + // If window parameter is different than current value, modify window + // register. + if( iwdg_handle.Instance->WINR != iwdg_handle.Init.Window ) + { + // Write to IWDG WINR the IWDG_Window value to compare with. In any + // case, even if window feature is disabled, Watchdog will be reloaded + // by writing windows register. + iwdg_handle.Instance->WINR = iwdg_handle.Init.Window; + } + else + { + // Reload IWDG counter with value defined in the reload register. + __HAL_IWDG_RELOAD_COUNTER( &iwdg_handle ); + } +} + +void hal_watchdog_reload( void ) { __HAL_IWDG_RELOAD_COUNTER( &iwdg_handle ); } + +/* + * ----------------------------------------------------------------------------- + * --- PRIVATE FUNCTIONS DEFINITION -------------------------------------------- + */ + +/* --- EOF ------------------------------------------------------------------ */ diff --git a/smtc_tracker_app/Src/stm32_lpm_if.c b/smtc_tracker_app/Src/stm32_lpm_if.c new file mode 100644 index 0000000..321b8fd --- /dev/null +++ b/smtc_tracker_app/Src/stm32_lpm_if.c @@ -0,0 +1,300 @@ +/* USER CODE BEGIN Header */ +/** + *************************************************************************************** + * File Name : stm32_lpm_if.c + * Description : Low layer function to enter/exit low power modes (stop, sleep). + *************************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32_lpm_if.h" +#include "stm32_lpm.h" +#include "app_conf.h" +/* USER CODE BEGIN include */ +#include "smtc_hal.h" +/* USER CODE END include */ + +/* Exported variables --------------------------------------------------------*/ +const struct UTIL_LPM_Driver_s UTIL_PowerDriver = +{ + PWR_EnterSleepMode, + PWR_ExitSleepMode, + + PWR_EnterStopMode, + PWR_ExitStopMode, + + PWR_EnterOffMode, + PWR_ExitOffMode, +}; + +/* Private function prototypes -----------------------------------------------*/ +static void Switch_On_HSI( void ); +/* USER CODE BEGIN Private_Function_Prototypes */ + +/* USER CODE END Private_Function_Prototypes */ +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN Private_Typedef */ + +/* USER CODE END Private_Typedef */ +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN Private_Define */ + +/* USER CODE END Private_Define */ +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN Private_Macro */ + +/* USER CODE END Private_Macro */ +/* Private variables ---------------------------------------------------------*/ +/* USER CODE BEGIN Private_Variables */ + +/* USER CODE END Private_Variables */ + +/* Functions Definition ------------------------------------------------------*/ +/** + * @brief Enters Low Power Off Mode + * @param none + * @retval none + */ +void PWR_EnterOffMode( void ) +{ +/* USER CODE BEGIN PWR_EnterOffMode */ + + /** + * The systick should be disabled for the same reason than when the device enters stop mode because + * at this time, the device may enter either OffMode or StopMode. + */ + HAL_SuspendTick(); + + /************************************************************************************ + * ENTER OFF MODE + ***********************************************************************************/ + /* + * There is no risk to clear all the WUF here because in the current implementation, this API is called + * in critical section. If an interrupt occurs while in that critical section before that point, + * the flag is set and will be cleared here but the system will not enter Off Mode + * because an interrupt is pending in the NVIC. The ISR will be executed when moving out + * of this critical section + */ + LL_PWR_ClearFlag_WU( ); + + LL_PWR_SetPowerMode( LL_PWR_MODE_STANDBY ); + + LL_LPM_EnableDeepSleep( ); /**< Set SLEEPDEEP bit of Cortex System Control Register */ + + /** + * This option is used to ensure that store operations are completed + */ +#if defined ( __CC_ARM) + __force_stores( ); +#endif + + __WFI( ); +/* USER CODE END PWR_EnterOffMode */ +} + +/** + * @brief Exits Low Power Off Mode + * @param none + * @retval none + */ +void PWR_ExitOffMode( void ) +{ +/* USER CODE BEGIN PWR_ExitOffMode */ + + HAL_ResumeTick(); + +/* USER CODE END PWR_ExitOffMode */ +} + +/** + * @brief Enters Low Power Stop Mode + * @note ARM exists the function when waking up + * @param none + * @retval none + */ +void PWR_EnterStopMode( void ) +{ +/* USER CODE BEGIN PWR_EnterStopMode */ + /** + * When HAL_DBGMCU_EnableDBGStopMode() is called to keep the debugger active in Stop Mode, + * the systick shall be disabled otherwise the cpu may crash when moving out from stop mode + * + * When in production, the HAL_DBGMCU_EnableDBGStopMode() is not called so that the device can reach best power consumption + * However, the systick should be disabled anyway to avoid the case when it is about to expire at the same time the device enters + * stop mode ( this will abort the Stop Mode entry ). + */ + HAL_SuspendTick(); + + /** + * This function is called from CRITICAL SECTION + */ + while( LL_HSEM_1StepLock( HSEM, CFG_HW_RCC_SEMID ) ); + + if ( ! LL_HSEM_1StepLock( HSEM, CFG_HW_ENTRY_STOP_MODE_SEMID ) ) + { + if( LL_PWR_IsActiveFlag_C2DS( ) ) + { + /* Release ENTRY_STOP_MODE semaphore */ + LL_HSEM_ReleaseLock( HSEM, CFG_HW_ENTRY_STOP_MODE_SEMID, 0 ); + + /** + * The switch on HSI before entering Stop Mode is required on Cut2.0 + * It is useless from Cut2.1 + */ + Switch_On_HSI( ); + } + } + else + { + /** + * The switch on HSI before entering Stop Mode is required on Cut2.0 + * It is useless from Cut2.1 + */ + Switch_On_HSI( ); + } + + /* Release RCC semaphore */ + LL_HSEM_ReleaseLock( HSEM, CFG_HW_RCC_SEMID, 0 ); + + /************************************************************************************ + * ENTER STOP MODE + ***********************************************************************************/ + LL_PWR_SetPowerMode( LL_PWR_MODE_STOP2 ); + + LL_LPM_EnableDeepSleep( ); /**< Set SLEEPDEEP bit of Cortex System Control Register */ + + /** + * This option is used to ensure that store operations are completed + */ +#if defined ( __CC_ARM) + __force_stores( ); +#endif + + __WFI(); +/* USER CODE END PWR_EnterStopMode */ +} + +/** + * @brief Exits Low Power Stop Mode + * @note Enable the pll at 32MHz + * @param none + * @retval none + */ +void PWR_ExitStopMode( void ) +{ +/* USER CODE BEGIN PWR_ExitStopMode */ + /** + * This function is called from CRITICAL SECTION + */ + + // Initilizes the peripherals Especially for SPI + hal_mcu_reinit(); + + /* Release ENTRY_STOP_MODE semaphore */ + LL_HSEM_ReleaseLock( HSEM, CFG_HW_ENTRY_STOP_MODE_SEMID, 0 ); + + while( LL_HSEM_1StepLock( HSEM, CFG_HW_RCC_SEMID ) ); + + if(LL_RCC_GetSysClkSource( ) == LL_RCC_SYS_CLKSOURCE_STATUS_HSI) + { + LL_RCC_HSE_Enable( ); + while(!LL_RCC_HSE_IsReady( )); + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSE); + while (LL_RCC_GetSysClkSource( ) != LL_RCC_SYS_CLKSOURCE_STATUS_HSE); + } + else + { + /** + * As long as the current application is fine with HSE as system clock source, + * there is nothing to do here + */ + } + + /* Release RCC semaphore */ + LL_HSEM_ReleaseLock( HSEM, CFG_HW_RCC_SEMID, 0 ); + + HAL_ResumeTick(); + +/* USER CODE END PWR_ExitStopMode */ +} + +/** + * @brief Enters Low Power Sleep Mode + * @note ARM exits the function when waking up + * @param none + * @retval none + */ +void PWR_EnterSleepMode( void ) +{ +/* USER CODE BEGIN PWR_EnterSleepMode */ + + HAL_SuspendTick(); + + /************************************************************************************ + * ENTER SLEEP MODE + ***********************************************************************************/ + LL_LPM_EnableSleep( ); /**< Clear SLEEPDEEP bit of Cortex System Control Register */ + + /** + * This option is used to ensure that store operations are completed + */ +#if defined ( __CC_ARM) + __force_stores(); +#endif + + __WFI( ); +/* USER CODE END PWR_EnterSleepMode */ +} + +/** + * @brief Exits Low Power Sleep Mode + * @note ARM exits the function when waking up + * @param none + * @retval none + */ +void PWR_ExitSleepMode( void ) +{ +/* USER CODE BEGIN PWR_ExitSleepMode */ + + HAL_ResumeTick(); + +/* USER CODE END PWR_ExitSleepMode */ +} + +/************************************************************* + * + * LOCAL FUNCTIONS + * + *************************************************************/ +/** + * @brief Switch the system clock on HSI + * @param none + * @retval none + */ +static void Switch_On_HSI( void ) +{ + LL_RCC_HSI_Enable( ); + while(!LL_RCC_HSI_IsReady( )); + LL_RCC_SetSysClkSource( LL_RCC_SYS_CLKSOURCE_HSI ); + LL_RCC_SetSMPSClockSource(LL_RCC_SMPS_CLKSOURCE_HSI); + while (LL_RCC_GetSysClkSource( ) != LL_RCC_SYS_CLKSOURCE_STATUS_HSI); +} + +/* USER CODE BEGIN Private_Functions */ + +/* USER CODE END Private_Functions */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/smtc_tracker_app/Src/stm32wbxx_it.c b/smtc_tracker_app/Src/stm32wbxx_it.c new file mode 100644 index 0000000..13ce163 --- /dev/null +++ b/smtc_tracker_app/Src/stm32wbxx_it.c @@ -0,0 +1,191 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file stm32wbxx_it.c + * @brief Interrupt Service Routines. + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2020 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_it.h" +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ +/* USER CODE END Includes */ + +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN TD */ + +/* USER CODE END TD */ + +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN PD */ + +/* USER CODE END PD */ + +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN PM */ + +/* USER CODE END PM */ + +/* Private variables ---------------------------------------------------------*/ +/* USER CODE BEGIN PV */ + +/* USER CODE END PV */ + +/* Private function prototypes -----------------------------------------------*/ +/* USER CODE BEGIN PFP */ + +/* USER CODE END PFP */ + +/* Private user code ---------------------------------------------------------*/ +/* USER CODE BEGIN 0 */ + +/* USER CODE END 0 */ + +/* External variables --------------------------------------------------------*/ +extern PCD_HandleTypeDef hpcd_USB_FS; +/* USER CODE BEGIN EV */ + +/* USER CODE END EV */ + +/******************************************************************************/ +/* Cortex Processor Interruption and Exception Handlers */ +/******************************************************************************/ +/** + * @brief This function handles Non maskable interrupt. + */ +void NMI_Handler(void) +{ + /* USER CODE BEGIN NonMaskableInt_IRQn 0 */ + + /* USER CODE END NonMaskableInt_IRQn 0 */ + /* USER CODE BEGIN NonMaskableInt_IRQn 1 */ + + /* USER CODE END NonMaskableInt_IRQn 1 */ +} + +/** + * @brief This function handles Memory management fault. + */ +void MemManage_Handler(void) +{ + /* USER CODE BEGIN MemoryManagement_IRQn 0 */ + + /* USER CODE END MemoryManagement_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */ + /* USER CODE END W1_MemoryManagement_IRQn 0 */ + } +} + +/** + * @brief This function handles Prefetch fault, memory access fault. + */ +void BusFault_Handler(void) +{ + /* USER CODE BEGIN BusFault_IRQn 0 */ + + /* USER CODE END BusFault_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_BusFault_IRQn 0 */ + /* USER CODE END W1_BusFault_IRQn 0 */ + } +} + +/** + * @brief This function handles Undefined instruction or illegal state. + */ +void UsageFault_Handler(void) +{ + /* USER CODE BEGIN UsageFault_IRQn 0 */ + + /* USER CODE END UsageFault_IRQn 0 */ + while (1) + { + /* USER CODE BEGIN W1_UsageFault_IRQn 0 */ + /* USER CODE END W1_UsageFault_IRQn 0 */ + } +} + +/** + * @brief This function handles System service call via SWI instruction. + */ +void SVC_Handler(void) +{ + /* USER CODE BEGIN SVCall_IRQn 0 */ + + /* USER CODE END SVCall_IRQn 0 */ + /* USER CODE BEGIN SVCall_IRQn 1 */ + + /* USER CODE END SVCall_IRQn 1 */ +} + +/** + * @brief This function handles Debug monitor. + */ +void DebugMon_Handler(void) +{ + /* USER CODE BEGIN DebugMonitor_IRQn 0 */ + + /* USER CODE END DebugMonitor_IRQn 0 */ + /* USER CODE BEGIN DebugMonitor_IRQn 1 */ + + /* USER CODE END DebugMonitor_IRQn 1 */ +} + +/** + * @brief This function handles Pendable request for system service. + */ +void PendSV_Handler(void) +{ + /* USER CODE BEGIN PendSV_IRQn 0 */ + + /* USER CODE END PendSV_IRQn 0 */ + /* USER CODE BEGIN PendSV_IRQn 1 */ + + /* USER CODE END PendSV_IRQn 1 */ +} + + +/******************************************************************************/ +/* STM32WBxx Peripheral Interrupt Handlers */ +/* Add here the Interrupt Handlers for the used peripherals. */ +/* For the available peripheral interrupt handler names, */ +/* please refer to the startup file (startup_stm32wbxx.s). */ +/******************************************************************************/ + +/* USER CODE BEGIN 1 */ + +//void RTC_WKUP_IRQHandler(void) +//{ +// HW_TS_RTC_Wakeup_Handler(); +//} + +void IPCC_C1_TX_IRQHandler(void) +{ + HW_IPCC_Tx_Handler(); + + return; +} + +void IPCC_C1_RX_IRQHandler(void) +{ + HW_IPCC_Rx_Handler(); + return; +} +/* USER CODE END 1 */ +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_app/Src/system_stm32wbxx.c b/smtc_tracker_app/Src/system_stm32wbxx.c new file mode 100644 index 0000000..922ce95 --- /dev/null +++ b/smtc_tracker_app/Src/system_stm32wbxx.c @@ -0,0 +1,371 @@ +/** + ****************************************************************************** + * @file system_stm32wbxx.c + * @author MCD Application Team + * @brief CMSIS Cortex Device Peripheral Access Layer System Source File + * + * This file provides two functions and one global variable to be called from + * user application: + * - SystemInit(): This function is called at startup just after reset and + * before branch to main program. This call is made inside + * the "startup_stm32wbxx.s" file. + * + * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used + * by the user application to setup the SysTick + * timer or configure other parameters. + * + * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must + * be called whenever the core clock is changed + * during program execution. + * + * After each device reset the MSI (4 MHz) is used as system clock source. + * Then SystemInit() function is called, in "startup_stm32wbxx.s" file, to + * configure the system clock before to branch to main program. + * + * This file configures the system clock as follows: + *============================================================================= + *----------------------------------------------------------------------------- + * System Clock source | MSI + *----------------------------------------------------------------------------- + * SYSCLK(Hz) | 4000000 + *----------------------------------------------------------------------------- + * HCLK(Hz) | 4000000 + *----------------------------------------------------------------------------- + * AHB Prescaler | 1 + *----------------------------------------------------------------------------- + * APB1 Prescaler | 1 + *----------------------------------------------------------------------------- + * APB2 Prescaler | 1 + *----------------------------------------------------------------------------- + * PLL_M | 1 + *----------------------------------------------------------------------------- + * PLL_N | 8 + *----------------------------------------------------------------------------- + * PLL_P | 7 + *----------------------------------------------------------------------------- + * PLL_Q | 2 + *----------------------------------------------------------------------------- + * PLL_R | 2 + *----------------------------------------------------------------------------- + * PLLSAI1_P | NA + *----------------------------------------------------------------------------- + * PLLSAI1_Q | NA + *----------------------------------------------------------------------------- + * PLLSAI1_R | NA + *----------------------------------------------------------------------------- + * Require 48MHz for USB OTG FS, | Disabled + * SDIO and RNG clock | + *----------------------------------------------------------------------------- + *============================================================================= + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32WBxx_system + * @{ + */ + +/** @addtogroup stm32WBxx_System_Private_Includes + * @{ + */ + +#include "stm32wbxx.h" + +#if !defined (HSE_VALUE) + #define HSE_VALUE (32000000UL) /*!< Value of the External oscillator in Hz */ +#endif /* HSE_VALUE */ + +#if !defined (MSI_VALUE) + #define MSI_VALUE (4000000UL) /*!< Value of the Internal oscillator in Hz*/ +#endif /* MSI_VALUE */ + +#if !defined (HSI_VALUE) + #define HSI_VALUE (16000000UL) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI_VALUE */ + +#if !defined (LSI_VALUE) + #define LSI_VALUE (32000UL) /*!< Value of LSI in Hz*/ +#endif /* LSI_VALUE */ + +#if !defined (LSE_VALUE) + #define LSE_VALUE (32768UL) /*!< Value of LSE in Hz*/ +#endif /* LSE_VALUE */ + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_TypesDefinitions + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_Defines + * @{ + */ + +/*!< Uncomment the following line if you need to relocate your vector Table in + Internal SRAM. */ +/* #define VECT_TAB_SRAM */ +#define VECT_TAB_OFFSET 0x0U /*!< Vector Table base offset field. + This value must be a multiple of 0x200. */ + +#define VECT_TAB_BASE_ADDRESS SRAM1_BASE /*!< Vector Table base offset field. + This value must be a multiple of 0x200. */ +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_Macros + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_Variables + * @{ + */ + /* The SystemCoreClock variable is updated in three ways: + 1) by calling CMSIS function SystemCoreClockUpdate() + 2) by calling HAL API function HAL_RCC_GetHCLKFreq() + 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency + Note: If you use this function to configure the system clock; then there + is no need to call the 2 first functions listed above, since SystemCoreClock + variable is updated automatically. + */ + uint32_t SystemCoreClock = 4000000UL ; /*CPU1: M4 on MSI clock after startup (4MHz)*/ + + const uint32_t AHBPrescTable[16UL] = {1UL, 3UL, 5UL, 1UL, 1UL, 6UL, 10UL, 32UL, 2UL, 4UL, 8UL, 16UL, 64UL, 128UL, 256UL, 512UL}; + + const uint32_t APBPrescTable[8UL] = {0UL, 0UL, 0UL, 0UL, 1UL, 2UL, 3UL, 4UL}; + + const uint32_t MSIRangeTable[16UL] = {100000UL, 200000UL, 400000UL, 800000UL, 1000000UL, 2000000UL, \ + 4000000UL, 8000000UL, 16000000UL, 24000000UL, 32000000UL, 48000000UL, 0UL, 0UL, 0UL, 0UL}; /* 0UL values are incorrect cases */ + +#if defined(STM32WB55xx) || defined(STM32WB5Mxx) || defined(STM32WB35xx) + const uint32_t SmpsPrescalerTable[4UL][6UL]={{1UL,3UL,2UL,2UL,1UL,2UL}, \ + {2UL,6UL,4UL,3UL,2UL,4UL}, \ + {4UL,12UL,8UL,6UL,4UL,8UL}, \ + {4UL,12UL,8UL,6UL,4UL,8UL}}; +#endif + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_FunctionPrototypes + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_Functions + * @{ + */ + +/** + * @brief Setup the microcontroller system. + * @param None + * @retval None + */ +void SystemInit(void) +{ + /* MVe: deactivate the configuration of vector table allocation */ +#if 0 + + /* Configure the Vector Table location add offset address ------------------*/ +#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS) + /* program in SRAMx */ + SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAMx for CPU1 */ +#else /* program in FLASH */ + SCB->VTOR = VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */ +#endif + +#else // 0 + + /* Configure the Vector Table location add offset address ------------------*/ + /** + * When the application is expected to be downloaded by OTA, the SCB->VTOR shall not be modified + * as it has already been set to the correct value by the BLE_Ota application before jumping + * to the current application + */ + +#endif // 0 + + /* FPU settings ------------------------------------------------------------*/ + #if (__FPU_PRESENT == 1) && (__FPU_USED == 1) + SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL))); /* set CP10 and CP11 Full Access */ + #endif + + /* Reset the RCC clock configuration to the default reset state ------------*/ + /* Set MSION bit */ + RCC->CR |= RCC_CR_MSION; + + /* Reset CFGR register */ + RCC->CFGR = 0x00070000U; + + /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */ + RCC->CR &= (uint32_t)0xFAF6FEFBU; + + /*!< Reset LSI1 and LSI2 bits */ + RCC->CSR &= (uint32_t)0xFFFFFFFAU; + + /*!< Reset HSI48ON bit */ + RCC->CRRCR &= (uint32_t)0xFFFFFFFEU; + + /* Reset PLLCFGR register */ + RCC->PLLCFGR = 0x22041000U; + +#if defined(STM32WB55xx) || defined(STM32WB5Mxx) + /* Reset PLLSAI1CFGR register */ + RCC->PLLSAI1CFGR = 0x22041000U; +#endif + + /* Reset HSEBYP bit */ + RCC->CR &= 0xFFFBFFFFU; + + /* Disable all interrupts */ + RCC->CIER = 0x00000000; +} + +/** + * @brief Update SystemCoreClock variable according to Clock Register Values. + * The SystemCoreClock variable contains the core clock (HCLK), it can + * be used by the user application to setup the SysTick timer or configure + * other parameters. + * + * @note Each time the core clock (HCLK) changes, this function must be called + * to update SystemCoreClock variable value. Otherwise, any configuration + * based on this variable will be incorrect. + * + * @note - The system frequency computed by this function is not the real + * frequency in the chip. It is calculated based on the predefined + * constant and the selected clock source: + * + * - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*) + * + * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**) + * + * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***) + * + * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***) + * or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors. + * + * (*) MSI_VALUE is a constant defined in stm32wbxx_hal.h file (default value + * 4 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * + * (**) HSI_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value + * 16 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * + * (***) HSE_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value + * 32 MHz), user has to ensure that HSE_VALUE is same as the real + * frequency of the crystal used. Otherwise, this function may + * have wrong result. + * + * - The result of this function could be not correct when using fractional + * value for HSE crystal. + * + * @param None + * @retval None + */ +void SystemCoreClockUpdate(void) +{ + uint32_t tmp, msirange, pllvco, pllr, pllsource , pllm; + + /* Get MSI Range frequency--------------------------------------------------*/ + + /*MSI frequency range in Hz*/ + msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos]; + + /* Get SYSCLK source -------------------------------------------------------*/ + switch (RCC->CFGR & RCC_CFGR_SWS) + { + case 0x00: /* MSI used as system clock source */ + SystemCoreClock = msirange; + break; + + case 0x04: /* HSI used as system clock source */ + /* HSI used as system clock source */ + SystemCoreClock = HSI_VALUE; + break; + + case 0x08: /* HSE used as system clock source */ + SystemCoreClock = HSE_VALUE; + break; + + case 0x0C: /* PLL used as system clock source */ + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN + SYSCLK = PLL_VCO / PLLR + */ + pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC); + pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1UL ; + + if(pllsource == 0x02UL) /* HSI used as PLL clock source */ + { + pllvco = (HSI_VALUE / pllm); + } + else if(pllsource == 0x03UL) /* HSE used as PLL clock source */ + { + pllvco = (HSE_VALUE / pllm); + } + else /* MSI used as PLL clock source */ + { + pllvco = (msirange / pllm); + } + + pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos); + pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL); + + SystemCoreClock = pllvco/pllr; + break; + + default: + SystemCoreClock = msirange; + break; + } + + /* Compute HCLK clock frequency --------------------------------------------*/ + /* Get HCLK1 prescaler */ + tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)]; + /* HCLK clock frequency */ + SystemCoreClock = SystemCoreClock / tmp; + +} + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Inc/app_common.h b/smtc_tracker_bootloader_ota/Core/Inc/app_common.h new file mode 100644 index 0000000..9dbfbba --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Inc/app_common.h @@ -0,0 +1,118 @@ +/** + ****************************************************************************** + * @file app_common.h + * @author MCD Application Team + * @brief Common + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __APP_COMMON_H +#define __APP_COMMON_H + +#ifdef __cplusplus +extern "C" +{ +#endif + +#include +#include +#include +#include +#include + +#include "app_conf.h" + + /* -------------------------------- * + * Basic definitions * + * -------------------------------- */ + +#undef NULL +#define NULL 0 + +#undef FALSE +#define FALSE 0 + +#undef TRUE +#define TRUE (!0) + + /* -------------------------------- * + * Critical Section definition * + * -------------------------------- */ +#define BACKUP_PRIMASK() uint32_t primask_bit= __get_PRIMASK() +#define DISABLE_IRQ() __disable_irq() +#define RESTORE_PRIMASK() __set_PRIMASK(primask_bit) + + /* -------------------------------- * + * Macro delimiters * + * -------------------------------- */ + +#define M_BEGIN do { + +#define M_END } while(0) + + /* -------------------------------- * + * Some useful macro definitions * + * -------------------------------- */ + +#define MAX( x, y ) (((x)>(y))?(x):(y)) + +#define MIN( x, y ) (((x)<(y))?(x):(y)) + +#define MODINC( a, m ) M_BEGIN (a)++; if ((a)>=(m)) (a)=0; M_END + +#define MODDEC( a, m ) M_BEGIN if ((a)==0) (a)=(m); (a)--; M_END + +#define MODADD( a, b, m ) M_BEGIN (a)+=(b); if ((a)>=(m)) (a)-=(m); M_END + +#define MODSUB( a, b, m ) MODADD( a, (m)-(b), m ) + + +#define PAUSE( t ) M_BEGIN \ + volatile int _i; \ + for ( _i = t; _i > 0; _i -- ); \ + M_END + +#define DIVF( x, y ) ((x)/(y)) + +#define DIVC( x, y ) (((x)+(y)-1)/(y)) + +#define DIVR( x, y ) (((x)+((y)/2))/(y)) + +#define SHRR( x, n ) ((((x)>>((n)-1))+1)>>1) + +#define BITN( w, n ) (((w)[(n)/32] >> ((n)%32)) & 1) + +#define BITNSET( w, n, b ) M_BEGIN (w)[(n)/32] |= ((U32)(b))<<((n)%32); M_END + + /* -------------------------------- * + * Compiler * + * -------------------------------- */ +#define PLACE_IN_SECTION( __x__ ) __attribute__((section (__x__))) + +#ifdef WIN32 +#define ALIGN(n) +#else +#define ALIGN(n) __attribute__((aligned(n))) +#endif + + +#ifdef __cplusplus +} +#endif + +#endif /*__APP_COMMON_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Inc/app_conf.h b/smtc_tracker_bootloader_ota/Core/Inc/app_conf.h new file mode 100644 index 0000000..9557b39 --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Inc/app_conf.h @@ -0,0 +1,534 @@ +/** + ****************************************************************************** + * @file app_conf.h + * @author MCD Application Team + * @brief Application configuration file + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __APP_CONFIG_H +#define __APP_CONFIG_H + +#include "hw.h" +#include "hw_conf.h" +#include "hw_if.h" + +/****************************************************************************** + * OTA Application Config + ******************************************************************************/ + +/**< generic parameters ******************************************************/ + +/** + * Define Tx Power + */ +#define CFG_TX_POWER (0x18) /**< 0dbm */ + +/** + * Define Advertising parameters + */ +#define CFG_ADV_BD_ADDRESS (0x7257acd87a6c) +#define CFG_FAST_CONN_ADV_INTERVAL_MIN (0x80) /**< 80ms */ +#define CFG_FAST_CONN_ADV_INTERVAL_MAX (0xA0) /**< 100ms */ +#define CFG_LP_CONN_ADV_INTERVAL_MIN (0x640) /**< 1s */ +#define CFG_LP_CONN_ADV_INTERVAL_MAX (0xFA0) /**< 2.5s */ + +/** + * Define IO Authentication + */ +#define CFG_BONDING_MODE (1) +#define CFG_FIXED_PIN (111111) +#define CFG_USED_FIXED_PIN (0) +#define CFG_ENCRYPTION_KEY_SIZE_MAX (16) +#define CFG_ENCRYPTION_KEY_SIZE_MIN (8) + +/** + * Define IO capabilities + */ +#define CFG_IO_CAPABILITY_DISPLAY_ONLY (0x00) +#define CFG_IO_CAPABILITY_DISPLAY_YES_NO (0x01) +#define CFG_IO_CAPABILITY_KEYBOARD_ONLY (0x02) +#define CFG_IO_CAPABILITY_NO_INPUT_NO_OUTPUT (0x03) +#define CFG_IO_CAPABILITY_KEYBOARD_DISPLAY (0x04) + +#define CFG_IO_CAPABILITY CFG_IO_CAPABILITY_DISPLAY_ONLY + +/** + * Define MITM modes + */ +#define CFG_MITM_PROTECTION_NOT_REQUIRED (0x00) +#define CFG_MITM_PROTECTION_REQUIRED (0x01) + +#define CFG_MITM_PROTECTION CFG_MITM_PROTECTION_REQUIRED + +/** +* Identity root key used to derive LTK and CSRK +*/ +#define CFG_BLE_IRK {0x12,0x34,0x56,0x78,0x9a,0xbc,0xde,0xf0,0x12,0x34,0x56,0x78,0x9a,0xbc,0xde,0xf0} + +/** +* Encryption root key used to derive LTK and CSRK +*/ +#define CFG_BLE_ERK {0xfe,0xdc,0xba,0x09,0x87,0x65,0x43,0x21,0xfe,0xdc,0xba,0x09,0x87,0x65,0x43,0x21} + +/* USER CODE BEGIN Generic_Parameters */ +/** + * SMPS supply + * SMPS not used when Set to 0 + * SMPS used when Set to 1 + */ +#define CFG_USE_SMPS 1 +/* USER CODE END Generic_Parameters */ + +/**< specific parameters ********************************************************/ +/** +* AD Element - DEV ID +*/ +#define CFG_DEV_ID_P2P_SERVER1 (0x83) +#define CFG_DEV_ID_P2P_SERVER2 (0x84) +#define CFG_DEV_ID_P2P_ROUTER (0x85) +#define CFG_DEV_ID_OTA_FW_UPDATE (0x86) + +/** +* AD Element - Group B Feature +*/ +/* LSB - Firt Byte */ +#define CFG_FEATURE_OTA_SW (0x08) + + +/** + * Define the start address where the application shall be located + */ +#define CFG_APP_START_SECTOR_INDEX (7) + +/** + * Define list of reboot reason + */ +#define CFG_REBOOT_ON_FW_APP (0x00) +#define CFG_REBOOT_ON_BLE_OTA_APP (0x01) +#define CFG_REBOOT_ON_CPU2_UPGRADE (0x02) + +/** + * Define mapping of OTA messages in SRAM + */ +#define CFG_OTA_REBOOT_VAL_MSG (*(uint8_t*)(SRAM1_BASE+0)) +#define CFG_OTA_START_SECTOR_IDX_VAL_MSG (*(uint8_t*)(SRAM1_BASE+1)) +#define CFG_OTA_NBR_OF_SECTOR_VAL_MSG (*(uint8_t*)(SRAM1_BASE+2)) + +/****************************************************************************** + * BLE Stack + ******************************************************************************/ +/** + * Maximum number of simultaneous connections that the device will support. + * Valid values are from 1 to 8 + */ +#define CFG_BLE_NUM_LINK 8 + +/** + * Maximum number of Services that can be stored in the GATT database. + * Note that the GAP and GATT services are automatically added so this parameter should be 2 plus the number of user services + */ +#define CFG_BLE_NUM_GATT_SERVICES 8 + +/** + * Maximum number of Attributes + * (i.e. the number of characteristic + the number of characteristic values + the number of descriptors, excluding the services) + * that can be stored in the GATT database. + * Note that certain characteristics and relative descriptors are added automatically during device initialization + * so this parameters should be 9 plus the number of user Attributes + */ +#define CFG_BLE_NUM_GATT_ATTRIBUTES 68 + +/** + * Maximum supported ATT_MTU size + */ +#define CFG_BLE_MAX_ATT_MTU (156) + +/** + * Size of the storage area for Attribute values + * This value depends on the number of attributes used by application. In particular the sum of the following quantities (in octets) should be made for each attribute: + * - attribute value length + * - 5, if UUID is 16 bit; 19, if UUID is 128 bit + * - 2, if server configuration descriptor is used + * - 2*DTM_NUM_LINK, if client configuration descriptor is used + * - 2, if extended properties is used + * The total amount of memory needed is the sum of the above quantities for each attribute. + */ +#define CFG_BLE_ATT_VALUE_ARRAY_SIZE (1344) + +/** + * Prepare Write List size in terms of number of packet with ATT_MTU=23 bytes + */ +#define CFG_BLE_PREPARE_WRITE_LIST_SIZE ( 0x3A ) + +/** + * Number of allocated memory blocks + */ +#define CFG_BLE_MBLOCK_COUNT ( 0x79 ) + +/** + * Enable or disable the Extended Packet length feature. Valid values are 0 or 1. + */ +#define CFG_BLE_DATA_LENGTH_EXTENSION 1 + +/** + * Sleep clock accuracy in Slave mode (ppm value) + */ +#define CFG_BLE_SLAVE_SCA 500 + +/** + * Sleep clock accuracy in Master mode + * 0 : 251 ppm to 500 ppm + * 1 : 151 ppm to 250 ppm + * 2 : 101 ppm to 150 ppm + * 3 : 76 ppm to 100 ppm + * 4 : 51 ppm to 75 ppm + * 5 : 31 ppm to 50 ppm + * 6 : 21 ppm to 30 ppm + * 7 : 0 ppm to 20 ppm + */ +#define CFG_BLE_MASTER_SCA 0 + +/** + * Source for the 32 kHz slow speed clock + * 1 : internal RO + * 0 : external crystal ( no calibration ) + */ +#define CFG_BLE_LSE_SOURCE 0 + +/** + * Start up time of the high speed (16 or 32 MHz) crystal oscillator in units of 625/256 us (~2.44 us) + */ +#define CFG_BLE_HSE_STARTUP_TIME 0x148 + +/** + * Maximum duration of the connection event when the device is in Slave mode in units of 625/256 us (~2.44 us) + */ +#define CFG_BLE_MAX_CONN_EVENT_LENGTH ( 0xFFFFFFFF ) + +/** + * Viterbi Mode + * 1 : enabled + * 0 : disabled + */ +#define CFG_BLE_VITERBI_MODE 1 + +/** + * LL Only Mode + * 1 : LL Only + * 0 : LL + Host + */ +#define CFG_BLE_LL_ONLY 0 + + +/****************************************************************************** + * Transport Layer + ******************************************************************************/ +/** + * Queue length of BLE Event + * This parameter defines the number of asynchronous events that can be stored in the HCI layer before + * being reported to the application. When a command is sent to the BLE core coprocessor, the HCI layer + * is waiting for the event with the Num_HCI_Command_Packets set to 1. The receive queue shall be large + * enough to store all asynchronous events received in between. + * When CFG_TLBLE_MOST_EVENT_PAYLOAD_SIZE is set to 27, this allow to store three 255 bytes long asynchronous events + * between the HCI command and its event. + * This parameter depends on the value given to CFG_TLBLE_MOST_EVENT_PAYLOAD_SIZE. When the queue size is to small, + * the system may hang if the queue is full with asynchronous events and the HCI layer is still waiting + * for a CC/CS event, In that case, the notification TL_BLE_HCI_ToNot() is called to indicate + * to the application a HCI command did not receive its command event within 30s (Default HCI Timeout). + */ +#define CFG_TLBLE_EVT_QUEUE_LENGTH 5 + +/** + * This parameter should be set to fit most events received by the HCI layer. It defines the buffer size of each element + * allocated in the queue of received events and can be used to optimize the amount of RAM allocated by the Memory Manager. + * It should not exceed 255 which is the maximum HCI packet payload size (a greater value is a lost of memory as it will + * never be used) + * It shall be at least 4 to receive the command status event in one frame. + * The default value is set to 27 to allow receiving an event of MTU size in a single buffer. This value maybe reduced + * further depending on the application. + * + */ +#define CFG_TLBLE_MOST_EVENT_PAYLOAD_SIZE 255 /**< Set to 255 with the memory manager and the mailbox */ + +#define TL_BLE_EVENT_FRAME_SIZE ( TL_EVT_HDR_SIZE + CFG_TLBLE_MOST_EVENT_PAYLOAD_SIZE ) + +/****************************************************************************** + * UART interfaces + ******************************************************************************/ + +/** + * Select UART interfaces + */ +#define CFG_DEBUG_TRACE_UART hw_uart1 +#define CFG_CONSOLE_MENU hw_lpuart1 + +/****************************************************************************** + * USB interface + ******************************************************************************/ + +/** + * Enable/Disable USB interface + */ +#define CFG_USB_INTERFACE_ENABLE 0 + +/****************************************************************************** + * Low Power + ******************************************************************************/ +/** + * When set to 1, the low power mode is enable + * When set to 0, the device stays in RUN mode + */ +#define CFG_LPM_SUPPORTED 1 + +/****************************************************************************** + * Timer Server + ******************************************************************************/ +/** + * CFG_RTC_WUCKSEL_DIVIDER: This sets the RTCCLK divider to the wakeup timer. + * The higher is the value, the better is the power consumption and the accuracy of the timerserver + * The lower is the value, the finest is the granularity + * + * CFG_RTC_ASYNCH_PRESCALER: This sets the asynchronous prescaler of the RTC. It should as high as possible ( to ouput + * clock as low as possible) but the output clock should be equal or higher frequency compare to the clock feeding + * the wakeup timer. A lower clock speed would impact the accuracy of the timer server. + * + * CFG_RTC_SYNCH_PRESCALER: This sets the synchronous prescaler of the RTC. + * When the 1Hz calendar clock is required, it shall be sets according to other settings + * When the 1Hz calendar clock is not needed, CFG_RTC_SYNCH_PRESCALER should be set to 0x7FFF (MAX VALUE) + * + * CFG_RTCCLK_DIVIDER_CONF: + * Shall be set to either 0,2,4,8,16 + * When set to either 2,4,8,16, the 1Hhz calendar is supported + * When set to 0, the user sets its own configuration + * + * The following settings are computed with LSI as input to the RTC + */ +#define CFG_RTCCLK_DIVIDER_CONF 0 + +#if (CFG_RTCCLK_DIVIDER_CONF == 0) +/** + * Custom configuration + * It does not support 1Hz calendar + * It divides the RTC CLK by 16 + */ +#define CFG_RTCCLK_DIV (16) +#define CFG_RTC_WUCKSEL_DIVIDER (0) +#define CFG_RTC_ASYNCH_PRESCALER (CFG_RTCCLK_DIV - 1) +#define CFG_RTC_SYNCH_PRESCALER (0x7FFF) + +#else + +#if (CFG_RTCCLK_DIVIDER_CONF == 2) +/** + * It divides the RTC CLK by 2 + */ +#define CFG_RTC_WUCKSEL_DIVIDER (3) +#endif + +#if (CFG_RTCCLK_DIVIDER_CONF == 4) +/** + * It divides the RTC CLK by 4 + */ +#define CFG_RTC_WUCKSEL_DIVIDER (2) +#endif + +#if (CFG_RTCCLK_DIVIDER_CONF == 8) +/** + * It divides the RTC CLK by 8 + */ +#define CFG_RTC_WUCKSEL_DIVIDER (1) +#endif + +#if (CFG_RTCCLK_DIVIDER_CONF == 16) +/** + * It divides the RTC CLK by 16 + */ +#define CFG_RTC_WUCKSEL_DIVIDER (0) +#endif + +#define CFG_RTCCLK_DIV CFG_RTCCLK_DIVIDER_CONF +#define CFG_RTC_ASYNCH_PRESCALER (CFG_RTCCLK_DIV - 1) +#define CFG_RTC_SYNCH_PRESCALER (DIVR( LSE_VALUE, (CFG_RTC_ASYNCH_PRESCALER+1) ) - 1 ) + +#endif + +/** tick timer value in us */ +#define CFG_TS_TICK_VAL DIVR( (CFG_RTCCLK_DIV * 1000000), LSE_VALUE ) + +typedef enum +{ + CFG_TIM_PROC_ID_ISR, +} CFG_TimProcID_t; + +/****************************************************************************** + * Debug + ******************************************************************************/ +/** + * When set, this resets some hw resources to set the device in the same state than the power up + * The FW resets only register that may prevent the FW to run properly + * + * This shall be set to 0 in a final product + * + */ +#define CFG_HW_RESET_BY_FW 1 + +#define CFG_LED_SUPPORTED 1 + +/** + * keep debugger enabled while in any low power mode when set to 1 + * should be set to 0 in production + */ +#define CFG_DEBUGGER_SUPPORTED 1 + +/** + * When set to 1, the traces are enabled in the BLE services + */ +#define CFG_DEBUG_BLE_TRACE 1 + +/** + * Enable or Disable traces in application + */ +#define CFG_DEBUG_APP_TRACE 1 + +#if (CFG_DEBUG_APP_TRACE != 0) +#define APP_DBG_MSG PRINT_MESG_DBG +#else +#define APP_DBG_MSG PRINT_NO_MESG +#endif + + +#if ( (CFG_DEBUG_BLE_TRACE != 0) || (CFG_DEBUG_APP_TRACE != 0) ) +#define CFG_DEBUG_TRACE 1 +#endif + +#if (CFG_DEBUG_TRACE != 0) +#undef CFG_LPM_SUPPORTED +#undef CFG_DEBUGGER_SUPPORTED +#define CFG_LPM_SUPPORTED 0 +#define CFG_DEBUGGER_SUPPORTED 1 +#endif +/** + * When CFG_DEBUG_TRACE_FULL is set to 1, the trace are output with the API name, the file name and the line number + * When CFG_DEBUG_TRACE_LIGHT is set to 1, only the debug message is output + * + * When both are set to 0, no trace are output + * When both are set to 1, CFG_DEBUG_TRACE_FULL is selected + */ +#define CFG_DEBUG_TRACE_LIGHT 1 +#define CFG_DEBUG_TRACE_FULL 0 + +#if (( CFG_DEBUG_TRACE != 0 ) && ( CFG_DEBUG_TRACE_LIGHT == 0 ) && (CFG_DEBUG_TRACE_FULL == 0)) +#undef CFG_DEBUG_TRACE_FULL +#undef CFG_DEBUG_TRACE_LIGHT +#define CFG_DEBUG_TRACE_FULL 0 +#define CFG_DEBUG_TRACE_LIGHT 1 +#endif + +#if ( CFG_DEBUG_TRACE == 0 ) +#undef CFG_DEBUG_TRACE_FULL +#undef CFG_DEBUG_TRACE_LIGHT +#define CFG_DEBUG_TRACE_FULL 0 +#define CFG_DEBUG_TRACE_LIGHT 0 +#endif + +/** + * When not set, the traces is looping on sending the trace over UART + */ +#define DBG_TRACE_USE_CIRCULAR_QUEUE 1 + +/** + * max buffer Size to queue data traces and max data trace allowed. + * Only Used if DBG_TRACE_USE_CIRCULAR_QUEUE is defined + */ +#define DBG_TRACE_MSG_QUEUE_SIZE 4096 +#define MAX_DBG_TRACE_MSG_SIZE 1024 + +/****************************************************************************** + * Scheduler + ******************************************************************************/ + +/** + * These are the lists of task id registered to the scheduler + * Each task id shall be in the range [0:31] + * This mechanism allows to implement a generic code in the API TL_BLE_HCI_StatusNot() to comply with + * the requirement that a HCI/ACI command shall never be sent if there is already one pending + */ + +/**< Add in that list all tasks that may send a ACI/HCI command */ +typedef enum +{ + CFG_TASK_HCI_ASYNCH_EVT_ID, + + CFG_LAST_TASK_ID_WITH_HCICMD, /**< Shall be LAST in the list */ +} CFG_Task_Id_With_HCI_Cmd_t; + +/**< Add in that list all tasks that never send a ACI/HCI command */ +typedef enum +{ + CFG_FIRST_TASK_ID_WITH_NO_HCICMD = CFG_LAST_TASK_ID_WITH_HCICMD - 1, /**< Shall be FIRST in the list */ + + CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, + + CFG_LAST_TASK_ID_WITHO_NO_HCICMD /**< Shall be LAST in the list */ +} CFG_Task_Id_With_NO_HCI_Cmd_t; +#define CFG_TASK_NBR CFG_LAST_TASK_ID_WITHO_NO_HCICMD + +/** + * This is the list of priority required by the application + * Each Id shall be in the range 0..31 + */ +typedef enum +{ + CFG_SCH_PRIO_0, + CFG_PRIO_NBR, +} CFG_SCH_Prio_Id_t; + +/** + * This is a bit mapping over 32bits listing all events id supported in the application + */ +typedef enum +{ + CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID, + CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID, +} CFG_IdleEvt_Id_t; + +/****************************************************************************** + * LOW POWER + ******************************************************************************/ +/** + * Supported requester to the MCU Low Power Manager - can be increased up to 32 + * It lits a bit mapping of all user of the Low Power Manager + */ +typedef enum +{ + CFG_LPM_APP, + CFG_LPM_APP_BLE, + /* USER CODE BEGIN CFG_LPM_Id_t */ + + /* USER CODE END CFG_LPM_Id_t */ +} CFG_LPM_Id_t; + +/****************************************************************************** + * OTP manager + ******************************************************************************/ +#define CFG_OTP_BASE_ADDRESS OTP_AREA_BASE + +#define CFG_OTP_END_ADRESS OTP_AREA_END_ADDR + +#endif /*__APP_CONFIG_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Inc/app_debug.h b/smtc_tracker_bootloader_ota/Core/Inc/app_debug.h new file mode 100644 index 0000000..13485c1 --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Inc/app_debug.h @@ -0,0 +1,45 @@ + +/** + ****************************************************************************** + * @file app_debug.h + * @author MCD Application Team + * @brief Interface to support debug in the application + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2018 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __APP_DEBUG_H +#define __APP_DEBUG_H + +#ifdef __cplusplus +extern "C" { +#endif + + /* Includes ------------------------------------------------------------------*/ + /* Exported types ------------------------------------------------------------*/ + /* Exported constants --------------------------------------------------------*/ + /* External variables --------------------------------------------------------*/ + /* Exported macros -----------------------------------------------------------*/ + /* Exported functions ------------------------------------------------------- */ + void APPD_Init( void ); + void APPD_EnableCPU2( void ); + +#ifdef __cplusplus +} +#endif + +#endif /*__APP_DEBUG_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Inc/app_entry.h b/smtc_tracker_bootloader_ota/Core/Inc/app_entry.h new file mode 100644 index 0000000..89d3506 --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Inc/app_entry.h @@ -0,0 +1,44 @@ + +/** + ****************************************************************************** + * @file app_entry.h + * @author MCD Application Team + * @brief Interface to the application + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __APP_ENTRY_H +#define __APP_ENTRY_H + +#ifdef __cplusplus +extern "C" { +#endif + + /* Includes ------------------------------------------------------------------*/ + /* Exported types ------------------------------------------------------------*/ + /* Exported constants --------------------------------------------------------*/ + /* External variables --------------------------------------------------------*/ + /* Exported macros -----------------------------------------------------------*/ + /* Exported functions ------------------------------------------------------- */ + void APPE_Init( void ); + +#ifdef __cplusplus +} +#endif + +#endif /*__APP_ENTRY_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Inc/hw_conf.h b/smtc_tracker_bootloader_ota/Core/Inc/hw_conf.h new file mode 100644 index 0000000..f3970ef --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Inc/hw_conf.h @@ -0,0 +1,246 @@ +/** + ****************************************************************************** + * @file hw_conf.h + * @author MCD Application Team + * @brief Configuration of hardware interface + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __HW_CONF_H +#define __HW_CONF_H + +/****************************************************************************** +* Semaphores +* THIS SHALL NO BE CHANGED AS THESE SEMAPHORES ARE USED AS WELL ON THE CM0+ +*****************************************************************************/ +/** +* Index of the semaphore used by CPU2 to prevent the CPU1 to either write or erase data in flash +* The CPU1 shall not either write or erase in flash when this semaphore is taken by the CPU2 +* When the CPU1 needs to either write or erase in flash, it shall first get the semaphore and release it just +* after writing a raw (64bits data) or erasing one sector. +* On v1.4.0 and older CPU2 wireless firmware, this semaphore is unused and CPU2 is using PES bit. +* By default, CPU2 is using the PES bit to protect its timing. The CPU1 may request the CPU2 to use the semaphore +* instead of the PES bit by sending the system command SHCI_C2_SetFlashActivityControl() +*/ +#define CFG_HW_BLOCK_FLASH_REQ_BY_CPU2_SEMID 7 + +/** +* Index of the semaphore used by CPU1 to prevent the CPU2 to either write or erase data in flash +* In order to protect its timing, the CPU1 may get this semaphore to prevent the CPU2 to either +* write or erase in flash (as this will stall both CPUs) +* The PES bit shall not be used as this may stall the CPU2 in some cases. +*/ +#define CFG_HW_BLOCK_FLASH_REQ_BY_CPU1_SEMID 6 + +/** +* Index of the semaphore used to manage the CLK48 clock configuration +* When the USB is required, this semaphore shall be taken before configuring te CLK48 for USB +* and should be released after the application switch OFF the clock when the USB is not used anymore +* When using the RNG, it is good enough to use CFG_HW_RNG_SEMID to control CLK48. +* More details in AN5289 +*/ +#define CFG_HW_CLK48_CONFIG_SEMID 5 + +/* Index of the semaphore used to manage the entry Stop Mode procedure */ +#define CFG_HW_ENTRY_STOP_MODE_SEMID 4 + +/* Index of the semaphore used to access the RCC */ +#define CFG_HW_RCC_SEMID 3 + +/* Index of the semaphore used to access the FLASH */ +#define CFG_HW_FLASH_SEMID 2 + +/* Index of the semaphore used to access the PKA */ +#define CFG_HW_PKA_SEMID 1 + +/* Index of the semaphore used to access the RNG */ +#define CFG_HW_RNG_SEMID 0 + +/****************************************************************************** + * HW TIMER SERVER + *****************************************************************************/ +/** + * The user may define the maximum number of virtual timers supported. + * It shall not exceed 255 + */ +#define CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER 6 + +/** + * The user may define the priority in the NVIC of the RTC_WKUP interrupt handler that is used to manage the + * wakeup timer. + * This setting is the preemptpriority part of the NVIC. + */ +#define CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO 3 + +/** + * The user may define the priority in the NVIC of the RTC_WKUP interrupt handler that is used to manage the + * wakeup timer. + * This setting is the subpriority part of the NVIC. It does not exist on all processors. When it is not supported + * on the CPU, the setting is ignored + */ +#define CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO 0 + +/** + * Define a critical section in the Timer server + * The Timer server does not support the API to be nested + * The Application shall either: + * a) Ensure this will never happen + * b) Define the critical section + * The default implementations is masking all interrupts using the PRIMASK bit + * The TimerServer driver uses critical sections to avoid context corruption. This is achieved with the macro + * TIMER_ENTER_CRITICAL_SECTION and TIMER_EXIT_CRITICAL_SECTION. When CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION is set + * to 1, all STM32 interrupts are masked with the PRIMASK bit of the CortexM CPU. It is possible to use the BASEPRI + * register of the CortexM CPU to keep allowed some interrupts with high priority. In that case, the user shall + * re-implement TIMER_ENTER_CRITICAL_SECTION and TIMER_EXIT_CRITICAL_SECTION and shall make sure that no TimerServer + * API are called when the TIMER critical section is entered + */ +#define CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION 1 + +/** + * This value shall reflect the maximum delay there could be in the application between the time the RTC interrupt + * is generated by the Hardware and the time when the RTC interrupt handler is called. This time is measured in + * number of RTCCLK ticks. + * A relaxed timing would be 10ms + * When the value is too short, the timerserver will not be able to count properly and all timeout may be random. + * When the value is too long, the device may wake up more often than the most optimal configuration. However, the + * impact on power consumption would be marginal (unless the value selected is extremely too long). It is strongly + * recommended to select a value large enough to make sure it is not too short to ensure reliability of the system + * as this will have marginal impact on low power mode + */ +#define CFG_HW_TS_RTC_HANDLER_MAX_DELAY ( 10 * (LSI_VALUE/1000) ) + +/** + * Interrupt ID in the NVIC of the RTC Wakeup interrupt handler + * It shall be type of IRQn_Type + */ +#define CFG_HW_TS_RTC_WAKEUP_HANDLER_ID RTC_WKUP_IRQn + +/****************************************************************************** + * HW UART + *****************************************************************************/ +#define CFG_HW_LPUART1_ENABLED 0 +#define CFG_HW_LPUART1_DMA_TX_SUPPORTED 0 + +#define CFG_HW_USART1_ENABLED 1 +#define CFG_HW_USART1_DMA_TX_SUPPORTED 1 + +/** + * LPUART1 + */ +#define CFG_HW_LPUART1_PREEMPTPRIORITY 0x0F +#define CFG_HW_LPUART1_SUBPRIORITY 0 + +/** < The application shall check the selected source clock is enable */ +#define CFG_HW_LPUART1_SOURCE_CLOCK RCC_LPUART1CLKSOURCE_SYSCLK + +#define CFG_HW_LPUART1_BAUDRATE 115200 +#define CFG_HW_LPUART1_WORDLENGTH UART_WORDLENGTH_8B +#define CFG_HW_LPUART1_STOPBITS UART_STOPBITS_1 +#define CFG_HW_LPUART1_PARITY UART_PARITY_NONE +#define CFG_HW_LPUART1_HWFLOWCTL UART_HWCONTROL_NONE +#define CFG_HW_LPUART1_MODE UART_MODE_TX_RX +#define CFG_HW_LPUART1_ADVFEATUREINIT UART_ADVFEATURE_NO_INIT +#define CFG_HW_LPUART1_OVERSAMPLING UART_OVERSAMPLING_8 + +#define CFG_HW_LPUART1_TX_PORT_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE +#define CFG_HW_LPUART1_TX_PORT GPIOA +#define CFG_HW_LPUART1_TX_PIN GPIO_PIN_2 +#define CFG_HW_LPUART1_TX_MODE GPIO_MODE_AF_PP +#define CFG_HW_LPUART1_TX_PULL GPIO_NOPULL +#define CFG_HW_LPUART1_TX_SPEED GPIO_SPEED_FREQ_VERY_HIGH +#define CFG_HW_LPUART1_TX_ALTERNATE GPIO_AF8_LPUART1 + +#define CFG_HW_LPUART1_RX_PORT_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE +#define CFG_HW_LPUART1_RX_PORT GPIOA +#define CFG_HW_LPUART1_RX_PIN GPIO_PIN_3 +#define CFG_HW_LPUART1_RX_MODE GPIO_MODE_AF_PP +#define CFG_HW_LPUART1_RX_PULL GPIO_NOPULL +#define CFG_HW_LPUART1_RX_SPEED GPIO_SPEED_FREQ_VERY_HIGH +#define CFG_HW_LPUART1_RX_ALTERNATE GPIO_AF8_LPUART1 + +#define CFG_HW_LPUART1_CTS_PORT_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE +#define CFG_HW_LPUART1_CTS_PORT GPIOA +#define CFG_HW_LPUART1_CTS_PIN GPIO_PIN_6 +#define CFG_HW_LPUART1_CTS_MODE GPIO_MODE_AF_PP +#define CFG_HW_LPUART1_CTS_PULL GPIO_PULLDOWN +#define CFG_HW_LPUART1_CTS_SPEED GPIO_SPEED_FREQ_VERY_HIGH +#define CFG_HW_LPUART1_CTS_ALTERNATE GPIO_AF8_LPUART1 + +#define CFG_HW_LPUART1_DMA_TX_PREEMPTPRIORITY 0x0F +#define CFG_HW_LPUART1_DMA_TX_SUBPRIORITY 0 + +#define CFG_HW_LPUART1_DMAMUX_CLK_ENABLE __HAL_RCC_DMAMUX1_CLK_ENABLE +#define CFG_HW_LPUART1_DMA_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE +#define CFG_HW_LPUART1_TX_DMA_REQ DMA_REQUEST_LPUART1_TX +#define CFG_HW_LPUART1_TX_DMA_CHANNEL DMA1_Channel4 +#define CFG_HW_LPUART1_TX_DMA_IRQn DMA1_Channel4_IRQn +#define CFG_HW_LPUART1_DMA_TX_IRQHandler DMA1_Channel4_IRQHandler + +/** + * UART1 + */ +#define CFG_HW_USART1_PREEMPTPRIORITY 0x0F +#define CFG_HW_USART1_SUBPRIORITY 0 + +/** < The application shall check the selected source clock is enable */ +#define CFG_HW_USART1_SOURCE_CLOCK RCC_USART1CLKSOURCE_SYSCLK + +#define CFG_HW_USART1_BAUDRATE 115200 +#define CFG_HW_USART1_WORDLENGTH UART_WORDLENGTH_8B +#define CFG_HW_USART1_STOPBITS UART_STOPBITS_1 +#define CFG_HW_USART1_PARITY UART_PARITY_NONE +#define CFG_HW_USART1_HWFLOWCTL UART_HWCONTROL_NONE +#define CFG_HW_USART1_MODE UART_MODE_TX_RX +#define CFG_HW_USART1_ADVFEATUREINIT UART_ADVFEATURE_NO_INIT +#define CFG_HW_USART1_OVERSAMPLING UART_OVERSAMPLING_16 + +#define CFG_HW_USART1_TX_PORT_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE +#define CFG_HW_USART1_TX_PORT GPIOA +#define CFG_HW_USART1_TX_PIN GPIO_PIN_9 +#define CFG_HW_USART1_TX_MODE GPIO_MODE_AF_PP +#define CFG_HW_USART1_TX_PULL GPIO_NOPULL +#define CFG_HW_USART1_TX_SPEED GPIO_SPEED_FREQ_VERY_HIGH +#define CFG_HW_USART1_TX_ALTERNATE GPIO_AF7_USART1 + +#define CFG_HW_USART1_RX_PORT_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE +#define CFG_HW_USART1_RX_PORT GPIOA +#define CFG_HW_USART1_RX_PIN GPIO_PIN_10 +#define CFG_HW_USART1_RX_MODE GPIO_MODE_AF_PP +#define CFG_HW_USART1_RX_PULL GPIO_NOPULL +#define CFG_HW_USART1_RX_SPEED GPIO_SPEED_FREQ_VERY_HIGH +#define CFG_HW_USART1_RX_ALTERNATE GPIO_AF7_USART1 + +#define CFG_HW_USART1_CTS_PORT_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE +#define CFG_HW_USART1_CTS_PORT GPIOA +#define CFG_HW_USART1_CTS_PIN GPIO_PIN_11 +#define CFG_HW_USART1_CTS_MODE GPIO_MODE_AF_PP +#define CFG_HW_USART1_CTS_PULL GPIO_PULLDOWN +#define CFG_HW_USART1_CTS_SPEED GPIO_SPEED_FREQ_VERY_HIGH +#define CFG_HW_USART1_CTS_ALTERNATE GPIO_AF7_USART1 + +#define CFG_HW_USART1_DMA_TX_PREEMPTPRIORITY 0x0F +#define CFG_HW_USART1_DMA_TX_SUBPRIORITY 0 + +#define CFG_HW_USART1_DMAMUX_CLK_ENABLE __HAL_RCC_DMAMUX1_CLK_ENABLE +#define CFG_HW_USART1_DMA_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE +#define CFG_HW_USART1_TX_DMA_REQ DMA_REQUEST_USART1_TX +#define CFG_HW_USART1_TX_DMA_CHANNEL DMA2_Channel4 +#define CFG_HW_USART1_TX_DMA_IRQn DMA2_Channel4_IRQn +#define CFG_HW_USART1_DMA_TX_IRQHandler DMA2_Channel4_IRQHandler + +#endif /*__HW_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Inc/hw_if.h b/smtc_tracker_bootloader_ota/Core/Inc/hw_if.h new file mode 100644 index 0000000..42da060 --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Inc/hw_if.h @@ -0,0 +1,250 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * @file hw_if.h + * @author MCD Application Team + * @brief Hardware Interface + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef HW_IF_H +#define HW_IF_H + +#ifdef __cplusplus +extern "C" { +#endif + + /* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx.h" +#include "stm32wbxx_ll_exti.h" +#include "stm32wbxx_ll_system.h" +#include "stm32wbxx_ll_rcc.h" +#include "stm32wbxx_ll_ipcc.h" +#include "stm32wbxx_ll_bus.h" +#include "stm32wbxx_ll_pwr.h" +#include "stm32wbxx_ll_cortex.h" +#include "stm32wbxx_ll_utils.h" +#include "stm32wbxx_ll_hsem.h" +#include "stm32wbxx_ll_gpio.h" +#include "stm32wbxx_ll_rtc.h" + +#ifdef USE_STM32WBXX_USB_DONGLE +#include "stm32wbxx_usb_dongle.h" +#endif +#ifdef USE_STM32WBXX_TRACKER +#include "stm32wbxx_tracker.h" +#endif +#ifdef USE_X_NUCLEO_EPD +#include "x_nucleo_epd.h" +#endif + +/* Private includes ----------------------------------------------------------*/ +/* USER CODE BEGIN Includes */ + +/* USER CODE END Includes */ + + /****************************************************************************** + * HW UART + ******************************************************************************/ + typedef enum + { + hw_uart1, + hw_uart2, + hw_lpuart1, + } hw_uart_id_t; + + typedef enum + { + hw_uart_ok, + hw_uart_error, + hw_uart_busy, + hw_uart_to, + } hw_status_t; + + void HW_UART_Init(hw_uart_id_t hw_uart_id); + void HW_UART_Receive_IT(hw_uart_id_t hw_uart_id, uint8_t *pData, uint16_t Size, void (*Callback)(void)); + void HW_UART_Transmit_IT(hw_uart_id_t hw_uart_id, uint8_t *pData, uint16_t Size, void (*Callback)(void)); + hw_status_t HW_UART_Transmit(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, uint32_t timeout); + hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*Callback)(void)); + void HW_UART_Interrupt_Handler(hw_uart_id_t hw_uart_id); + void HW_UART_DMA_Interrupt_Handler(hw_uart_id_t hw_uart_id); + + /****************************************************************************** + * HW TimerServer + ******************************************************************************/ + /* Exported types ------------------------------------------------------------*/ + /** + * This setting is used when standby mode is supported. + * hw_ts_InitMode_Limited should be used when the device restarts from Standby Mode. In that case, the Timer Server does + * not re-initialized its context. Only the Hardware register which content has been lost is reconfigured + * Otherwise, hw_ts_InitMode_Full should be requested (Start from Power ON) and everything is re-initialized. + */ + typedef enum + { + hw_ts_InitMode_Full, + hw_ts_InitMode_Limited, + } HW_TS_InitMode_t; + + /** + * When a Timer is created as a SingleShot timer, it is not automatically restarted when the timeout occurs. However, + * the timer is kept reserved in the list and could be restarted at anytime with HW_TS_Start() + * + * When a Timer is created as a Repeated timer, it is automatically restarted when the timeout occurs. + */ + typedef enum + { + hw_ts_SingleShot, + hw_ts_Repeated + } HW_TS_Mode_t; + + /** + * hw_ts_Successful is returned when a Timer has been successfully created with HW_TS_Create(). Otherwise, hw_ts_Failed + * is returned. When hw_ts_Failed is returned, that means there are not enough free slots in the list to create a + * Timer. In that case, CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER should be increased + */ + typedef enum + { + hw_ts_Successful, + hw_ts_Failed, + }HW_TS_ReturnStatus_t; + + typedef void (*HW_TS_pTimerCb_t)(void); + + /** + * @brief Initialize the timer server + * This API shall be called by the application before any timer is requested to the timer server. It + * configures the RTC module to be connected to the LSI input clock. + * + * @param TimerInitMode: When the device restarts from Standby, it should request hw_ts_InitMode_Limited so that the + * Timer context is not re-initialized. Otherwise, hw_ts_InitMode_Full should be requested + * @param hrtc: RTC Handle + * @retval None + */ + void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc); + + /** + * @brief Interface to create a virtual timer + * The user shall call this API to create a timer. Once created, the timer is reserved to the module until it + * has been deleted. When creating a timer, the user shall specify the mode (single shot or repeated), the + * callback to be notified when the timer expires and a module ID to identify in the timer interrupt handler + * which module is concerned. In return, the user gets a timer ID to handle it. + * + * @param TimerProcessID: This is an identifier provided by the user and returned in the callback to allow + * identification of the requester + * @param pTimerId: Timer Id returned to the user to request operation (start, stop, delete) + * @param TimerMode: Mode of the virtual timer (Single shot or repeated) + * @param pTimerCallBack: Callback when the virtual timer expires + * @retval HW_TS_ReturnStatus_t: Return whether the creation is sucessfull or not + */ + HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pTimerCallBack); + + /** + * @brief Stop a virtual timer + * This API may be used to stop a running timer. A timer which is stopped is move to the pending state. + * A pending timer may be restarted at any time with a different timeout value but the mode cannot be changed. + * Nothing is done when it is called to stop a timer which has been already stopped + * + * @param TimerID: Id of the timer to stop + * @retval None + */ + void HW_TS_Stop(uint8_t TimerID); + + /** + * @brief Start a virtual timer + * This API shall be used to start a timer. The timeout value is specified and may be different each time. + * When the timer is in the single shot mode, it will move to the pending state when it expires. The user may + * restart it at any time with a different timeout value. When the timer is in the repeated mode, it always + * stay in the running state. When the timer expires, it will be restarted with the same timeout value. + * This API shall not be called on a running timer. + * + * @param TimerID: The ID Id of the timer to start + * @param timeout_ticks: Number of ticks of the virtual timer (Maximum value is (0xFFFFFFFF-0xFFFF = 0xFFFF0000) + * @retval None + */ + void HW_TS_Start(uint8_t TimerID, uint32_t timeout_ticks); + + /** + * @brief Delete a virtual timer from the list + * This API should be used when a timer is not needed anymore by the user. A deleted timer is removed from + * the timer list managed by the timer server. It cannot be restarted again. The user has to go with the + * creation of a new timer if required and may get a different timer id + * + * @param TimerID: The ID of the timer to remove from the list + * @retval None + */ + void HW_TS_Delete(uint8_t TimerID); + + /** + * @brief Schedule the timer list on the timer interrupt handler + * This interrupt handler shall be called by the application in the RTC interrupt handler. This handler takes + * care of clearing all status flag required in the RTC and EXTI peripherals + * + * @param None + * @retval None + */ + void HW_TS_RTC_Wakeup_Handler(void); + + /** + * @brief Return the number of ticks to count before the interrupt + * This API returns the number of ticks left to be counted before an interrupt is generated by the + * Timer Server. This API may be used by the application for power management optimization. When the system + * enters low power mode, the mode selection is a tradeoff between the wakeup time where the CPU is running + * and the time while the CPU will be kept in low power mode before next wakeup. The deeper is the + * low power mode used, the longer is the wakeup time. The low power mode management considering wakeup time + * versus time in low power mode is implementation specific + * When the timer is disabled (No timer in the list), it returns 0xFFFF + * + * @param None + * @retval The number of ticks left to count + */ + uint16_t HW_TS_RTC_ReadLeftTicksToCount(void); + + /** + * @brief Notify the application that a registered timer has expired + * This API shall be implemented by the user application. + * This API notifies the application that a timer expires. This API is running in the RTC Wakeup interrupt + * context. The application may implement an Operating System to change the context priority where the timer + * callback may be handled. This API provides the module ID to identify which module is concerned and to allow + * sending the information to the correct task + * + * @param TimerProcessID: The TimerProcessId associated with the timer when it has been created + * @param TimerID: The TimerID of the expired timer + * @param pTimerCallBack: The Callback associated with the timer when it has been created + * @retval None + */ + void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack); + + /** + * @brief Notify the application that the wakeupcounter has been updated + * This API should be implemented by the user application + * This API notifies the application that the counter has been updated. This is expected to be used along + * with the HW_TS_RTC_ReadLeftTicksToCount () API. It could be that the counter has been updated since the + * last call of HW_TS_RTC_ReadLeftTicksToCount () and before entering low power mode. This notification + * provides a way to the application to solve that race condition to reevaluate the counter value before + * entering low power mode + * + * @param None + * @retval None + */ + void HW_TS_RTC_CountUpdated_AppNot(void); + +#ifdef __cplusplus +} +#endif + +#endif /*HW_IF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Inc/main.h b/smtc_tracker_bootloader_ota/Core/Inc/main.h new file mode 100644 index 0000000..bbe71a4 --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Inc/main.h @@ -0,0 +1,38 @@ +/** + ****************************************************************************** + * @file main.h + * @author MCD Application Team + * @brief Header for main.c module + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __MAIN_H +#define __MAIN_H + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Exported variables --------------------------------------------------------*/ +extern RTC_HandleTypeDef hrtc; /**< RTC handler declaration */ + +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +#endif /* __MAIN_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Inc/stm32_lpm_if.h b/smtc_tracker_bootloader_ota/Core/Inc/stm32_lpm_if.h new file mode 100644 index 0000000..d8e6794 --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Inc/stm32_lpm_if.h @@ -0,0 +1,81 @@ +/* USER CODE BEGIN Header */ +/** +****************************************************************************** +* @file stm32_lpm_if.h +* @brief Header for stm32_lpm_if.c module (device specific LP management) +****************************************************************************** +* @attention +* +*

      © Copyright (c) 2019 STMicroelectronics. +* All rights reserved.

      +* +* This software component is licensed by ST under BSD 3-Clause license, +* the "License"; You may not use this file except in compliance with the +* License. You may obtain a copy of the License at: +* opensource.org/licenses/BSD-3-Clause +* +****************************************************************************** +*/ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32_LPM_IF_H +#define __STM32_LPM_IF_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ + +/** + * @brief Enters Low Power Off Mode + * @param none + * @retval none + */ +void PWR_EnterOffMode( void ); +/** + * @brief Exits Low Power Off Mode + * @param none + * @retval none + */ +void PWR_ExitOffMode( void ); + +/** + * @brief Enters Low Power Stop Mode + * @note ARM exists the function when waking up + * @param none + * @retval none + */ +void PWR_EnterStopMode( void ); +/** + * @brief Exits Low Power Stop Mode + * @note Enable the pll at 32MHz + * @param none + * @retval none + */ +void PWR_ExitStopMode( void ); + +/** + * @brief Enters Low Power Sleep Mode + * @note ARM exits the function when waking up + * @param none + * @retval none + */ +void PWR_EnterSleepMode( void ); + +/** + * @brief Exits Low Power Sleep Mode + * @note ARM exits the function when waking up + * @param none + * @retval none + */ +void PWR_ExitSleepMode( void ); + +#ifdef __cplusplus +} +#endif + +#endif /*__STM32_LPM_IF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Inc/stm32wbxx_hal_conf.h b/smtc_tracker_bootloader_ota/Core/Inc/stm32wbxx_hal_conf.h new file mode 100644 index 0000000..4ab9edb --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Inc/stm32wbxx_hal_conf.h @@ -0,0 +1,350 @@ +/** + ****************************************************************************** + * @file stm32wbxx_hal_conf.h + * @author MCD Application Team + * @brief HAL configuration file. + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32WBxx_HAL_CONF_H +#define __STM32WBxx_HAL_CONF_H + +#ifdef __cplusplus + extern "C" { +#endif + +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ + +/* ########################## Module Selection ############################## */ +/** + * @brief This is the list of modules to be used in the HAL driver + */ +#define HAL_MODULE_ENABLED +#define HAL_ADC_MODULE_ENABLED +#define HAL_COMP_MODULE_ENABLED +#define HAL_CORTEX_MODULE_ENABLED +#define HAL_CRC_MODULE_ENABLED +#define HAL_CRYP_MODULE_ENABLED +#define HAL_DMA_MODULE_ENABLED +#define HAL_FLASH_MODULE_ENABLED +#define HAL_GPIO_MODULE_ENABLED +#define HAL_HSEM_MODULE_ENABLED +#define HAL_I2C_MODULE_ENABLED +#define HAL_IPCC_MODULE_ENABLED +#define HAL_IRDA_MODULE_ENABLED +#define HAL_IWDG_MODULE_ENABLED +#define HAL_LCD_MODULE_ENABLED +#define HAL_LPTIM_MODULE_ENABLED +#define HAL_PCD_MODULE_ENABLED +#define HAL_PKA_MODULE_ENABLED +#define HAL_PWR_MODULE_ENABLED +#define HAL_QSPI_MODULE_ENABLED +#define HAL_RCC_MODULE_ENABLED +#define HAL_RNG_MODULE_ENABLED +#define HAL_RTC_MODULE_ENABLED +#define HAL_SAI_MODULE_ENABLED +#define HAL_SMARTCARD_MODULE_ENABLED +#define HAL_SMBUS_MODULE_ENABLED +#define HAL_SPI_MODULE_ENABLED +#define HAL_TIM_MODULE_ENABLED +#define HAL_TSC_MODULE_ENABLED +#define HAL_UART_MODULE_ENABLED +#define HAL_USART_MODULE_ENABLED +#define HAL_WWDG_MODULE_ENABLED + +#define USE_HAL_ADC_REGISTER_CALLBACKS 0u +#define USE_HAL_COMP_REGISTER_CALLBACKS 0u +#define USE_HAL_I2C_REGISTER_CALLBACKS 0u +#define USE_HAL_IRDA_REGISTER_CALLBACKS 0u +#define USE_HAL_LPTIM_REGISTER_CALLBACKS 0u +#define USE_HAL_PKA_REGISTER_CALLBACKS 0u +#define USE_HAL_QSPI_REGISTER_CALLBACKS 0u +#define USE_HAL_RNG_REGISTER_CALLBACKS 0u +#define USE_HAL_RTC_REGISTER_CALLBACKS 0u +#define USE_HAL_SAI_REGISTER_CALLBACKS 0u +#define USE_HAL_SMBUS_REGISTER_CALLBACKS 0u +#define USE_HAL_SPI_REGISTER_CALLBACKS 0u +#define USE_HAL_TIM_REGISTER_CALLBACKS 0u +#define USE_HAL_TSC_REGISTER_CALLBACKS 0u +#define USE_HAL_UART_REGISTER_CALLBACKS 0u +#define USE_HAL_USART_REGISTER_CALLBACKS 0u +#define USE_HAL_WWDG_REGISTER_CALLBACKS 0u + +/* ########################## Oscillator Values adaptation ####################*/ +/** + * @brief Adjust the value of External High Speed oscillator (HSE) used in your application. + * This value is used by the RCC HAL module to compute the system frequency + * (when HSE is used as system clock source, directly or through the PLL). + */ + +#if !defined (HSE_VALUE) + #define HSE_VALUE ((uint32_t)32000000) /*!< Value of the External oscillator in Hz */ +#endif /* HSE_VALUE */ + +#if !defined (HSE_STARTUP_TIMEOUT) + #define HSE_STARTUP_TIMEOUT ((uint32_t)100) /*!< Time out for HSE start up, in ms */ +#endif /* HSE_STARTUP_TIMEOUT */ + +/** + * @brief Internal Multiple Speed oscillator (MSI) default value. + * This value is the default MSI range value after Reset. + */ +#if !defined (MSI_VALUE) + #define MSI_VALUE ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/ +#endif /* MSI_VALUE */ + +/** + * @brief Internal High Speed oscillator (HSI) value. + * This value is used by the RCC HAL module to compute the system frequency + * (when HSI is used as system clock source, directly or through the PLL). + */ +#if !defined (HSI_VALUE) + #define HSI_VALUE ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI_VALUE */ + +/** + * @brief Internal Low Speed oscillator (LSI1) value. + */ +#if !defined (LSI1_VALUE) + #define LSI1_VALUE ((uint32_t)32000) /*!< LSI1 Typical Value in Hz*/ +#endif /* LSI1_VALUE */ /*!< Value of the Internal Low Speed oscillator in Hz + The real value may vary depending on the variations + in voltage and temperature.*/ +/** + * @brief Internal Low Speed oscillator (LSI2) value. + */ +#if !defined (LSI2_VALUE) + #define LSI2_VALUE ((uint32_t)32000) /*!< LSI2 Typical Value in Hz*/ +#endif /* LSI2_VALUE */ /*!< Value of the Internal Low Speed oscillator in Hz + The real value may vary depending on the variations + in voltage and temperature.*/ + +/** + * @brief External Low Speed oscillator (LSE) value. + * This value is used by the UART, RTC HAL module to compute the system frequency + */ +#if !defined (LSE_VALUE) + #define LSE_VALUE ((uint32_t)32768) /*!< Value of the External oscillator in Hz*/ +#endif /* LSE_VALUE */ + +/** + * @brief Internal Multiple Speed oscillator (HSI48) default value. + * This value is the default HSI48 range value after Reset. + */ +#if !defined (HSI48_VALUE) + #define HSI48_VALUE ((uint32_t)48000000) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI48_VALUE */ + +#if !defined (LSE_STARTUP_TIMEOUT) + #define LSE_STARTUP_TIMEOUT ((uint32_t)5000) /*!< Time out for LSE start up, in ms */ +#endif /* LSE_STARTUP_TIMEOUT */ + +/** + * @brief External clock source for SAI1 peripheral + * This value is used by the RCC HAL module to compute the SAI1 & SAI2 clock source + * frequency. + */ +#if !defined (EXTERNAL_SAI1_CLOCK_VALUE) + #define EXTERNAL_SAI1_CLOCK_VALUE ((uint32_t)48000) /*!< Value of the SAI1 External clock source in Hz*/ +#endif /* EXTERNAL_SAI1_CLOCK_VALUE */ + +/* Tip: To avoid modifying this file each time you need to use different HSE, + === you can define the HSE value in your toolchain compiler preprocessor. */ + +/* ########################### System Configuration ######################### */ +/** + * @brief This is the HAL system configuration section + */ +#define VDD_VALUE ((uint32_t)3300) /*!< Value of VDD in mv */ +#define TICK_INT_PRIORITY ((uint32_t)(1<<__NVIC_PRIO_BITS) - 1) /*!< tick interrupt priority (lowest by default) */ +#define USE_RTOS 0 +#define PREFETCH_ENABLE 0 +#define INSTRUCTION_CACHE_ENABLE 1 +#define DATA_CACHE_ENABLE 1 + +/* ########################## Assert Selection ############################## */ +/** + * @brief Uncomment the line below to expanse the "assert_param" macro in the + * HAL drivers code + */ +/* #define USE_FULL_ASSERT 1 */ + +/* ################## SPI peripheral configuration ########################## */ + +/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver + * Activated: CRC code is present inside driver + * Deactivated: CRC code cleaned from driver + */ + +#define USE_SPI_CRC 1U + +/* Includes ------------------------------------------------------------------*/ +/** + * @brief Include module's header file + */ +#ifdef HAL_DMA_MODULE_ENABLED + #include "stm32wbxx_hal_dma.h" +#endif /* HAL_DMA_MODULE_ENABLED */ + +#ifdef HAL_ADC_MODULE_ENABLED + #include "stm32wbxx_hal_adc.h" +#endif /* HAL_ADC_MODULE_ENABLED */ + +#ifdef HAL_COMP_MODULE_ENABLED + #include "stm32wbxx_hal_comp.h" +#endif /* HAL_COMP_MODULE_ENABLED */ + +#ifdef HAL_CORTEX_MODULE_ENABLED + #include "stm32wbxx_hal_cortex.h" +#endif /* HAL_CORTEX_MODULE_ENABLED */ + +#ifdef HAL_CRC_MODULE_ENABLED + #include "stm32wbxx_hal_crc.h" +#endif /* HAL_CRC_MODULE_ENABLED */ + +#ifdef HAL_CRYP_MODULE_ENABLED + #include "stm32wbxx_hal_cryp.h" +#endif /* HAL_CRYP_MODULE_ENABLED */ + +#ifdef HAL_EXTI_MODULE_ENABLED + #include "stm32wbxx_hal_exti.h" +#endif /* HAL_EXTI_MODULE_ENABLED */ + +#ifdef HAL_FLASH_MODULE_ENABLED + #include "stm32wbxx_hal_flash.h" +#endif /* HAL_FLASH_MODULE_ENABLED */ + +#ifdef HAL_GPIO_MODULE_ENABLED + #include "stm32wbxx_hal_gpio.h" +#endif /* HAL_GPIO_MODULE_ENABLED */ + +#ifdef HAL_HSEM_MODULE_ENABLED + #include "stm32wbxx_hal_hsem.h" +#endif /* HAL_HSEM_MODULE_ENABLED */ + +#ifdef HAL_I2C_MODULE_ENABLED + #include "stm32wbxx_hal_i2c.h" +#endif /* HAL_I2C_MODULE_ENABLED */ + +#ifdef HAL_IPCC_MODULE_ENABLED + #include "stm32wbxx_hal_ipcc.h" +#endif /* HAL_IPCC_MODULE_ENABLED */ + +#ifdef HAL_IRDA_MODULE_ENABLED + #include "stm32wbxx_hal_irda.h" +#endif /* HAL_IRDA_MODULE_ENABLED */ + +#ifdef HAL_IWDG_MODULE_ENABLED + #include "stm32wbxx_hal_iwdg.h" +#endif /* HAL_IWDG_MODULE_ENABLED */ + +#ifdef HAL_LCD_MODULE_ENABLED + #include "stm32wbxx_hal_lcd.h" +#endif /* HAL_LCD_MODULE_ENABLED */ + +#ifdef HAL_LPTIM_MODULE_ENABLED + #include "stm32wbxx_hal_lptim.h" +#endif /* HAL_LPTIM_MODULE_ENABLED */ + +#ifdef HAL_PCD_MODULE_ENABLED + #include "stm32wbxx_hal_pcd.h" +#endif /* HAL_PCD_MODULE_ENABLED */ + +#ifdef HAL_PKA_MODULE_ENABLED + #include "stm32wbxx_hal_pka.h" +#endif /* HAL_PKA_MODULE_ENABLED */ + +#ifdef HAL_PWR_MODULE_ENABLED + #include "stm32wbxx_hal_pwr.h" +#endif /* HAL_PWR_MODULE_ENABLED */ + +#ifdef HAL_QSPI_MODULE_ENABLED + #include "stm32wbxx_hal_qspi.h" +#endif /* HAL_QSPI_MODULE_ENABLED */ + +#ifdef HAL_RCC_MODULE_ENABLED + #include "stm32wbxx_hal_rcc.h" +#endif /* HAL_RCC_MODULE_ENABLED */ + +#ifdef HAL_RNG_MODULE_ENABLED + #include "stm32wbxx_hal_rng.h" +#endif /* HAL_RNG_MODULE_ENABLED */ + +#ifdef HAL_RTC_MODULE_ENABLED + #include "stm32wbxx_hal_rtc.h" +#endif /* HAL_RTC_MODULE_ENABLED */ + +#ifdef HAL_SAI_MODULE_ENABLED + #include "stm32wbxx_hal_sai.h" +#endif /* HAL_SAI_MODULE_ENABLED */ + +#ifdef HAL_SMARTCARD_MODULE_ENABLED + #include "stm32wbxx_hal_smartcard.h" +#endif /* HAL_SMARTCARD_MODULE_ENABLED */ + +#ifdef HAL_SMBUS_MODULE_ENABLED + #include "stm32wbxx_hal_smbus.h" +#endif /* HAL_SMBUS_MODULE_ENABLED */ + +#ifdef HAL_SPI_MODULE_ENABLED + #include "stm32wbxx_hal_spi.h" +#endif /* HAL_SPI_MODULE_ENABLED */ + +#ifdef HAL_TIM_MODULE_ENABLED + #include "stm32wbxx_hal_tim.h" +#endif /* HAL_TIM_MODULE_ENABLED */ + +#ifdef HAL_TSC_MODULE_ENABLED + #include "stm32wbxx_hal_tsc.h" +#endif /* HAL_TSC_MODULE_ENABLED */ + +#ifdef HAL_UART_MODULE_ENABLED + #include "stm32wbxx_hal_uart.h" +#endif /* HAL_UART_MODULE_ENABLED */ + +#ifdef HAL_USART_MODULE_ENABLED + #include "stm32wbxx_hal_usart.h" +#endif /* HAL_USART_MODULE_ENABLED */ + +#ifdef HAL_WWDG_MODULE_ENABLED + #include "stm32wbxx_hal_wwdg.h" +#endif /* HAL_WWDG_MODULE_ENABLED */ + +/* Exported macro ------------------------------------------------------------*/ +#ifdef USE_FULL_ASSERT +/** + * @brief The assert_param macro is used for function's parameters check. + * @param expr If expr is false, it calls assert_failed function + * which reports the name of the source file and the source + * line number of the call that failed. + * If expr is true, it returns no value. + * @retval None + */ + #define assert_param(expr) ((expr) ? (void)0U : assert_failed((char *)__FILE__, __LINE__)) +/* Exported functions ------------------------------------------------------- */ + void assert_failed(char* file, uint32_t line); +#else + #define assert_param(expr) ((void)0U) +#endif /* USE_FULL_ASSERT */ + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32WBxx_HAL_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Inc/stm32wbxx_it.h b/smtc_tracker_bootloader_ota/Core/Inc/stm32wbxx_it.h new file mode 100644 index 0000000..8774232 --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Inc/stm32wbxx_it.h @@ -0,0 +1,62 @@ +/** + ****************************************************************************** + * @file stm32wbxx_it.h + * @author MCD Application Team + * @brief This file contains the headers of the interrupt handlers. + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32WBxx_IT_H +#define __STM32WBxx_IT_H + +#ifdef __cplusplus +extern "C" { +#endif + +/* Includes ------------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +/* Exported macro ------------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + +void NMI_Handler(void); +void HardFault_Handler(void); +void MemManage_Handler(void); +void BusFault_Handler(void); +void UsageFault_Handler(void); +void SVC_Handler(void); +void DebugMon_Handler(void); +void PendSV_Handler(void); +void SysTick_Handler(void); + +void PUSH_BUTTON_SW1_EXTI_IRQHandler(void); +void PUSH_BUTTON_SW2_EXTI_IRQHandler(void); +void PUSH_BUTTON_SW3_EXTI_IRQHandler(void); +void USART1_IRQHandler(void); +void CFG_HW_USART1_DMA_TX_IRQHandler( void ); +void LPUART1_IRQHandler(void); +void CFG_HW_LPUART1_DMA_TX_IRQHandler( void ); +void RTC_WKUP_IRQHandler(void); +void IPCC_C1_TX_IRQHandler(void); +void IPCC_C1_RX_IRQHandler(void); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32WBxx_IT_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Inc/utilities_conf.h b/smtc_tracker_bootloader_ota/Core/Inc/utilities_conf.h new file mode 100644 index 0000000..4dde350 --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Inc/utilities_conf.h @@ -0,0 +1,68 @@ +/* USER CODE BEGIN Header */ +/** + ****************************************************************************** + * File Name : utilities_conf.h + * Description : Configuration file for STM32 Utilities. + * + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef UTILITIES_CONF_H +#define UTILITIES_CONF_H + +#ifdef __cplusplus +extern "C" { +#endif + +#include "cmsis_compiler.h" +#include "string.h" + +/****************************************************************************** + * common + ******************************************************************************/ +#define UTILS_ENTER_CRITICAL_SECTION( ) uint32_t primask_bit = __get_PRIMASK( );\ + __disable_irq( ) + +#define UTILS_EXIT_CRITICAL_SECTION( ) __set_PRIMASK( primask_bit ) + +#define UTILS_MEMSET8( dest, value, size ) memset( dest, value, size); + +/****************************************************************************** + * tiny low power manager + * (any macro that does not need to be modified can be removed) + ******************************************************************************/ +#define UTIL_LPM_INIT_CRITICAL_SECTION( ) +#define UTIL_LPM_ENTER_CRITICAL_SECTION( ) UTILS_ENTER_CRITICAL_SECTION( ) +#define UTIL_LPM_EXIT_CRITICAL_SECTION( ) UTILS_EXIT_CRITICAL_SECTION( ) + +/****************************************************************************** + * sequencer + * (any macro that does not need to be modified can be removed) + ******************************************************************************/ +#define UTIL_SEQ_INIT_CRITICAL_SECTION( ) +#define UTIL_SEQ_ENTER_CRITICAL_SECTION( ) UTILS_ENTER_CRITICAL_SECTION( ) +#define UTIL_SEQ_EXIT_CRITICAL_SECTION( ) UTILS_EXIT_CRITICAL_SECTION( ) +#define UTIL_SEQ_CONF_TASK_NBR (32) +#define UTIL_SEQ_CONF_PRIO_NBR (2) +#define UTIL_SEQ_MEMSET8( dest, value, size ) UTILS_MEMSET8( dest, value, size ) + +#ifdef __cplusplus +} +#endif + +#endif /*UTILITIES_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Inc/vcp_conf.h b/smtc_tracker_bootloader_ota/Core/Inc/vcp_conf.h new file mode 100644 index 0000000..7280c33 --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Inc/vcp_conf.h @@ -0,0 +1,53 @@ +/** + ****************************************************************************** + * @file vcp_conf.h + * @author MCD Application Team + * @brief Configuration of the vcp interface + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __VCP_CONF_H +#define __VCP_CONF_H + +#ifdef __cplusplus +extern "C" +{ +#endif + +/* Includes ------------------------------------------------------------------*/ +/* Exported types ------------------------------------------------------------*/ +/* Exported constants --------------------------------------------------------*/ +#define VCP_BAUD_RATE (115200) +#define VCP_TX_PATH_INTERFACE_READY_SETUP_TIME (20*1000*1000/CFG_TS_TICK_VAL) /** 20s */ +#define VCP_TASK_ID (CFG_TASK_VCP_SEND_DATA_ID) +#define VCP_TASK_PRIO (CFG_SCH_PRIO_1) + +#ifdef VCP_TX_PATH_INTERFACE_READY_SETUP_TIME +#define VCP_TIMER_PROC_ID (CFG_TIM_PROC_ID_ISR) +#endif + +/* External variables --------------------------------------------------------*/ +/* Exported macros -----------------------------------------------------------*/ +/* Exported functions ------------------------------------------------------- */ + + +#ifdef __cplusplus +} +#endif + +#endif /*__VCP_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Src/app_debug.c b/smtc_tracker_bootloader_ota/Core/Src/app_debug.c new file mode 100644 index 0000000..246173a --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Src/app_debug.c @@ -0,0 +1,349 @@ +/** + ****************************************************************************** + * @file app_debug.c + * @author MCD Application Team + * @brief Debug capabilities + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2018 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "app_common.h" + +#include "app_debug.h" +#include "utilities_common.h" +#include "shci.h" +#include "tl.h" +#include "dbg_trace.h" + +/* Private typedef -----------------------------------------------------------*/ +typedef PACKED_STRUCT +{ + GPIO_TypeDef* port; + uint16_t pin; + uint8_t enable; + uint8_t reserved; +} APPD_GpioConfig_t; + +/* Private defines -----------------------------------------------------------*/ +#define GPIO_NBR_OF_RF_SIGNALS 9 +#define GPIO_CFG_NBR_OF_FEATURES 34 +#define NBR_OF_TRACES_CONFIG_PARAMETERS 4 +#define NBR_OF_GENERAL_CONFIG_PARAMETERS 4 + +/** + * THIS SHALL BE SET TO A VALUE DIFFERENT FROM 0 ONLY ON REQUEST FROM ST SUPPORT + */ +#define BLE_DTB_CFG 0 + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static SHCI_C2_DEBUG_TracesConfig_t APPD_TracesConfig={0, 0, 0, 0}; +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static SHCI_C2_DEBUG_GeneralConfig_t APPD_GeneralConfig={BLE_DTB_CFG, {0, 0, 0}}; + +/** + * THE DEBUG ON GPIO FOR CPU2 IS INTENDED TO BE USED ONLY ON REQUEST FROM ST SUPPORT + * It provides timing information on the CPU2 activity. + * All configuration of (port, pin) is supported for each features and can be selected by the user + * depending on the availability + */ +static const APPD_GpioConfig_t aGpioConfigList[GPIO_CFG_NBR_OF_FEATURES] = +{ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* BLE_ISR - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* BLE_STACK_TICK - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* BLE_CMD_PROCESS - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* BLE_ACL_DATA_PROCESS - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* SYS_CMD_PROCESS - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* RNG_PROCESS - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* NVM_PROCESS - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_GENERAL - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_BLE_CMD_RX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_BLE_EVT_TX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_BLE_ACL_DATA_RX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_SYS_CMD_RX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_SYS_EVT_TX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_CLI_CMD_RX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_OT_CMD_RX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_OT_ACK_TX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_CLI_ACK_TX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_MEM_MANAGER_RX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IPCC_TRACES_TX - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* HARD_FAULT - Set on Entry / Reset on Exit */ +/* From v1.1.1 */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* IP_CORE_LP_STATUS - Set on Entry / Reset on Exit */ +/* From v1.2.0 */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* END_OF_CONNECTION_EVENT - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* TIMER_SERVER_CALLBACK - Toggle on Entry */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* PES_ACTIVITY - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* MB_BLE_SEND_EVT - Set on Entry / Reset on Exit */ +/* From v1.3.0 */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* BLE_NO_DELAY - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* BLE_STACK_STORE_NVM_CB - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* NVMA_WRITE_ONGOING - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* NVMA_WRITE_COMPLETE - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* NVMA_CLEANUP - Set on Entry / Reset on Exit */ +/* From v1.4.0 */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* NVMA_START - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* FLASH_EOP - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* FLASH_WRITE - Set on Entry / Reset on Exit */ + { GPIOA, LL_GPIO_PIN_0, 0, 0}, /* FLASH_ERASE - Set on Entry / Reset on Exit */ +}; + +/** + * THE DEBUG ON GPIO FOR CPU2 IS INTENDED TO BE USED ONLY ON REQUEST FROM ST SUPPORT + * This table is relevant only for BLE + * It provides timing information on BLE RF activity. + * New signals may be allocated at any location when requested by ST + * The GPIO allocated to each signal depend on the BLE_DTB_CFG value and cannot be changed + */ +#if( BLE_DTB_CFG == 7) +static const APPD_GpioConfig_t aRfConfigList[GPIO_NBR_OF_RF_SIGNALS] = +{ + { GPIOB, LL_GPIO_PIN_2, 0, 0}, /* DTB10 - Tx/Rx SPI */ + { GPIOB, LL_GPIO_PIN_7, 0, 0}, /* DTB11 - Tx/Tx SPI Clk */ + { GPIOA, LL_GPIO_PIN_8, 0, 0}, /* DTB12 - Tx/Rx Ready & SPI Select */ + { GPIOA, LL_GPIO_PIN_9, 0, 0}, /* DTB13 - Tx/Rx Start */ + { GPIOA, LL_GPIO_PIN_10, 0, 0}, /* DTB14 - FSM0 */ + { GPIOA, LL_GPIO_PIN_11, 0, 0}, /* DTB15 - FSM1 */ + { GPIOB, LL_GPIO_PIN_8, 0, 0}, /* DTB16 - FSM2 */ + { GPIOB, LL_GPIO_PIN_11, 0, 0}, /* DTB17 - FSM3 */ + { GPIOB, LL_GPIO_PIN_10, 0, 0}, /* DTB18 - FSM4 */ +}; +#endif + +/* Global variables ----------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void APPD_SetCPU2GpioConfig( void ); +static void APPD_BleDtbCfg( void ); + +/* Functions Definition ------------------------------------------------------*/ +void APPD_Init( void ) +{ +#if (CFG_DEBUGGER_SUPPORTED == 1) + /** + * Keep debugger enabled while in any low power mode + */ + HAL_DBGMCU_EnableDBGSleepMode(); + HAL_DBGMCU_EnableDBGStopMode(); + + /***************** ENABLE DEBUGGER *************************************/ + LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48); + +#else + GPIO_InitTypeDef gpio_config = {0}; + + gpio_config.Pull = GPIO_NOPULL; + gpio_config.Mode = GPIO_MODE_ANALOG; + + gpio_config.Pin = GPIO_PIN_15 | GPIO_PIN_14 | GPIO_PIN_13; + __HAL_RCC_GPIOA_CLK_ENABLE(); + HAL_GPIO_Init(GPIOA, &gpio_config); + __HAL_RCC_GPIOA_CLK_DISABLE(); + + gpio_config.Pin = GPIO_PIN_4 | GPIO_PIN_3; + __HAL_RCC_GPIOB_CLK_ENABLE(); + HAL_GPIO_Init(GPIOB, &gpio_config); + __HAL_RCC_GPIOB_CLK_DISABLE(); + + HAL_DBGMCU_DisableDBGSleepMode(); + HAL_DBGMCU_DisableDBGStopMode(); + HAL_DBGMCU_DisableDBGStandbyMode(); + +#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */ + +#if(CFG_DEBUG_TRACE != 0) + DbgTraceInit(); +#endif + + APPD_SetCPU2GpioConfig( ); + APPD_BleDtbCfg( ); + + return; +} + +void APPD_EnableCPU2( void ) +{ + SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket = + { + {{0,0,0}}, /**< Does not need to be initialized */ + {(uint8_t *)aGpioConfigList, + (uint8_t *)&APPD_TracesConfig, + (uint8_t *)&APPD_GeneralConfig, + GPIO_CFG_NBR_OF_FEATURES, + NBR_OF_TRACES_CONFIG_PARAMETERS, + NBR_OF_GENERAL_CONFIG_PARAMETERS} + }; + + /**< Traces channel initialization */ + TL_TRACES_Init( ); + + /** GPIO DEBUG Initialization */ + SHCI_C2_DEBUG_Init( &DebugCmdPacket ); + + return; +} + +/************************************************************* + * + * LOCAL FUNCTIONS + * + *************************************************************/ +static void APPD_SetCPU2GpioConfig( void ) +{ + GPIO_InitTypeDef gpio_config = {0}; + uint8_t local_loop; + uint16_t gpioa_pin_list; + uint16_t gpiob_pin_list; + uint16_t gpioc_pin_list; + + gpioa_pin_list = 0; + gpiob_pin_list = 0; + gpioc_pin_list = 0; + + for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++) + { + if( aGpioConfigList[local_loop].enable != 0) + { + switch((uint32_t)aGpioConfigList[local_loop].port) + { + case (uint32_t)GPIOA: + gpioa_pin_list |= aGpioConfigList[local_loop].pin; + break; + + case (uint32_t)GPIOB: + gpiob_pin_list |= aGpioConfigList[local_loop].pin; + break; + + case (uint32_t)GPIOC: + gpioc_pin_list |= aGpioConfigList[local_loop].pin; + break; + + default: + break; + } + } + } + + gpio_config.Pull = GPIO_NOPULL; + gpio_config.Mode = GPIO_MODE_OUTPUT_PP; + gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + + if(gpioa_pin_list != 0) + { + gpio_config.Pin = gpioa_pin_list; + __HAL_RCC_GPIOA_CLK_ENABLE(); + __HAL_RCC_C2GPIOA_CLK_ENABLE(); + HAL_GPIO_Init(GPIOA, &gpio_config); + HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET); + } + + if(gpiob_pin_list != 0) + { + gpio_config.Pin = gpiob_pin_list; + __HAL_RCC_GPIOB_CLK_ENABLE(); + __HAL_RCC_C2GPIOB_CLK_ENABLE(); + HAL_GPIO_Init(GPIOB, &gpio_config); + HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET); + } + + if(gpioc_pin_list != 0) + { + gpio_config.Pin = gpioc_pin_list; + __HAL_RCC_GPIOC_CLK_ENABLE(); + __HAL_RCC_C2GPIOC_CLK_ENABLE(); + HAL_GPIO_Init(GPIOC, &gpio_config); + HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET); + } + + return; +} + +static void APPD_BleDtbCfg( void ) +{ +#if (BLE_DTB_CFG != 0) + GPIO_InitTypeDef gpio_config = {0}; + uint8_t local_loop; + uint16_t gpioa_pin_list; + uint16_t gpiob_pin_list; + + gpioa_pin_list = 0; + gpiob_pin_list = 0; + + for(local_loop = 0 ; local_loop < GPIO_NBR_OF_RF_SIGNALS; local_loop++) + { + if( aRfConfigList[local_loop].enable != 0) + { + switch((uint32_t)aRfConfigList[local_loop].port) + { + case (uint32_t)GPIOA: + gpioa_pin_list |= aRfConfigList[local_loop].pin; + break; + + case (uint32_t)GPIOB: + gpiob_pin_list |= aRfConfigList[local_loop].pin; + break; + + default: + break; + } + } + } + + gpio_config.Pull = GPIO_NOPULL; + gpio_config.Mode = GPIO_MODE_AF_PP; + gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH; + gpio_config.Alternate = GPIO_AF6_RF_DTB7; + + if(gpioa_pin_list != 0) + { + gpio_config.Pin = gpioa_pin_list; + __HAL_RCC_GPIOA_CLK_ENABLE(); + __HAL_RCC_C2GPIOA_CLK_ENABLE(); + HAL_GPIO_Init(GPIOA, &gpio_config); + } + + if(gpiob_pin_list != 0) + { + gpio_config.Pin = gpiob_pin_list; + __HAL_RCC_GPIOB_CLK_ENABLE(); + __HAL_RCC_C2GPIOB_CLK_ENABLE(); + HAL_GPIO_Init(GPIOB, &gpio_config); + } +#endif + + return; +} + +/************************************************************* + * + * WRAP FUNCTIONS + * +*************************************************************/ +#if(CFG_DEBUG_TRACE != 0) +void DbgOutputInit( void ) +{ + HW_UART_Init(CFG_DEBUG_TRACE_UART); + return; +} + + +void DbgOutputTraces( uint8_t *p_data, uint16_t size, void (*cb)(void) ) +{ + HW_UART_Transmit_DMA(CFG_DEBUG_TRACE_UART, p_data, size, cb); + + return; +} +#endif + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Src/app_entry.c b/smtc_tracker_bootloader_ota/Core/Src/app_entry.c new file mode 100644 index 0000000..26eab84 --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Src/app_entry.c @@ -0,0 +1,377 @@ +/** + ****************************************************************************** + * @file app_entry.c + * @author MCD Application Team + * @brief Entry point of the Application + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "app_common.h" + +#include "main.h" +#include "app_entry.h" +#include "app_ble.h" + +#include "ble.h" +#include "tl.h" + +#include "stm32_seq.h" +#include "shci.h" +#include "shci_tl.h" +#include "stm32_lpm.h" + + +#include "app_debug.h" + + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +#define POOL_SIZE (CFG_TLBLE_EVT_QUEUE_LENGTH*4*DIVC(( sizeof(TL_PacketHeader_t) + TL_BLE_EVENT_FRAME_SIZE ), 4)) + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static uint8_t EvtPool[POOL_SIZE]; +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static TL_CmdPacket_t SystemCmdBuffer; +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static uint8_t SystemSpareEvtBuffer[sizeof(TL_PacketHeader_t) + TL_EVT_HDR_SIZE + 255]; +PLACE_IN_SECTION("MB_MEM2") ALIGN(4) static uint8_t BleSpareEvtBuffer[sizeof(TL_PacketHeader_t) + TL_EVT_HDR_SIZE + 255]; + +/* Global variables ----------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void SystemPower_Config( void ); +static void appe_Tl_Init( void ); +static void Led_Init( void ); +static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status ); +static void APPE_SysUserEvtRx( void * pPayload ); +static SHCI_TL_UserEventFlowStatus_t APPE_SysevtReadyProcessing( SHCI_C2_Ready_Evt_t *pReadyEvt ); + +/* Functions Definition ------------------------------------------------------*/ +void APPE_Init( void ) +{ + SystemPower_Config(); /**< Configure the system Power Mode */ + + HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */ + + APPD_Init( ); + + /** + * The Standby mode should not be entered before the initialization is over + * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here + */ + UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE); + + Led_Init(); + + appe_Tl_Init(); /**< Initialize all transport layers */ + + /** + * From now, the application is waiting for the ready event ( VS_HCI_C2_Ready ) + * received on the system channel before starting the Stack + * This system event is received with APPE_SysUserEvtRx() + */ + + return; +} + +/************************************************************* + * + * LOCAL FUNCTIONS + * + *************************************************************/ +/** + * @brief Configure the system for power optimization + * + * @note This API configures the system to be ready for low power mode + * + * @param None + * @retval None + */ +static void SystemPower_Config( void ) +{ + + /** + * Select HSI as system clock source after Wake Up from Stop mode + */ + LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI); + + /* Initialize low power manager */ + UTIL_LPM_Init( ); + +#if (CFG_USB_INTERFACE_ENABLE != 0) + /** + * Enable USB power + */ + HAL_PWREx_EnableVddUSB(); +#endif + + return; +} + +static void appe_Tl_Init( void ) +{ + TL_MM_Config_t tl_mm_config; + SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf; + + /**< Reference table initialization */ + TL_Init(); + + /**< System channel initialization */ + UTIL_SEQ_RegTask( 1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc ); + SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer; + SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot; + shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf); + + /**< Memory Manager channel initialization */ + tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer; + tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer; + tl_mm_config.p_AsynchEvtPool = EvtPool; + tl_mm_config.AsynchEvtPoolSize = POOL_SIZE; + TL_MM_Init( &tl_mm_config ); + + TL_Enable(); + + return; +} + +static void Led_Init( void ) +{ +#if (CFG_LED_SUPPORTED == 1) + /** + * Leds Initialization + */ + + BSP_LED_Init(LED_GREEN); + BSP_LED_Init(LED_RED); + + BSP_LED_On(LED_GREEN); +#endif + + return; +} + + +static void APPE_SysStatusNot( SHCI_TL_CmdStatus_t status ) +{ + return; +} + +/** + * The type of the payload for a system user event is tSHCI_UserEvtRxParam + * When the system event is both : + * - a ready event (subevtcode = SHCI_SUB_EVT_CODE_READY) + * - reported by the FUS (sysevt_ready_rsp == RSS_FW_RUNNING) + * The buffer shall not be released + * ( eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable ) + * When the status is not filled, the buffer is released by default + */ +static void APPE_SysUserEvtRx( void * pPayload ) +{ + TL_AsynchEvt_t *p_sys_event; + + p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload); + + switch(p_sys_event->subevtcode) + { + case SHCI_SUB_EVT_CODE_READY: + ((tSHCI_UserEvtRxParam*)pPayload)->status = APPE_SysevtReadyProcessing( (SHCI_C2_Ready_Evt_t*)p_sys_event->payload ); + break; + + default: + break; + } + + return; +} + +static SHCI_TL_UserEventFlowStatus_t APPE_SysevtReadyProcessing( SHCI_C2_Ready_Evt_t *pReadyEvt ) +{ + uint8_t fus_state_value; + SHCI_TL_UserEventFlowStatus_t return_value; + +#if ( CFG_LED_SUPPORTED != 0) + BSP_LED_Off(LED_RED); +#endif + + if(pReadyEvt->sysevt_ready_rsp == WIRELESS_FW_RUNNING) + { + return_value = SHCI_TL_UserEventFlow_Enable; + + if(CFG_OTA_REBOOT_VAL_MSG == CFG_REBOOT_ON_CPU2_UPGRADE) + { + /** + * The wireless stack update has been completed + * Reboot on the firmware application + */ + CFG_OTA_REBOOT_VAL_MSG = CFG_REBOOT_ON_FW_APP; + NVIC_SystemReset(); /* it waits until reset */ + } + else + { + /** + * Run the Application + */ + + /* Enable CPU2 debug feature*/ + APPD_EnableCPU2( ); + + UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_ENABLE); + + APP_BLE_Init( ); + } + } + else + { + /** + * FUS is running on CPU2 + */ + return_value = SHCI_TL_UserEventFlow_Disable; + + /** + * The CPU2 firmware update procedure is starting from now + * There may be several device reset during CPU2 firmware upgrade + * The key word at the beginning of SRAM1 shall be changed CFG_REBOOT_ON_CPU2_UPGRADE + * + * Wireless Firmware upgrade: + * Once the upgrade is over, the CPU2 will run the wireless stack + * When the wireless stack is running, the SRAM1 is checked and when equal to CFG_REBOOT_ON_CPU2_UPGRADE, + * it means we may restart on the firmware application. + * + * FUS Firmware Upgrade: + * Once the upgrade is over, the CPU2 will run FUS and the FUS return the Idle state + * The SRAM1 is checked and when equal to CFG_REBOOT_ON_CPU2_UPGRADE, + * it means we may restart on the firmware application. + */ + fus_state_value = SHCI_C2_FUS_GetState( NULL ); + + if( fus_state_value == 0xFF) + { + /** + * This is the first time in the life of the product the FUS is involved. After this command, it will be properly initialized + * Request the device to reboot to install the wireless firmware + */ + NVIC_SystemReset(); /* it waits until reset */ + } + else if( fus_state_value != 0) + { + /** + * An upgrade is on going + * Wait to reboot on the wireless stack + */ +#if ( CFG_LED_SUPPORTED != 0) + BSP_LED_On(LED_RED); +#endif + while(1) + { + HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI); + } + } + else + { + /** + * FUS is idle + * Request an upgrade and wait to reboot on the wireless stack + * The first two parameters are currently not supported by the FUS + */ + if(CFG_OTA_REBOOT_VAL_MSG == CFG_REBOOT_ON_CPU2_UPGRADE) + { + /** + * The FUS update has been completed + * Reboot the CPU2 on the firmware application + */ + CFG_OTA_REBOOT_VAL_MSG = CFG_REBOOT_ON_FW_APP; + SHCI_C2_FUS_StartWs( ); + #if ( CFG_LED_SUPPORTED != 0) + BSP_LED_On(LED_RED); + #endif + while(1) + { + HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI); + } + } + else + { + CFG_OTA_REBOOT_VAL_MSG = CFG_REBOOT_ON_CPU2_UPGRADE; + /** + * Note: + * If a reset occurs now, on the next reboot the FUS will be idle and a CPU2 reboot on the + * wireless stack will be requested because SRAM1 is set to CFG_REBOOT_ON_CPU2_UPGRADE + * The device is still operational but no CPU2 update has been done. + */ + SHCI_C2_FUS_FwUpgrade(0,0); + #if ( CFG_LED_SUPPORTED != 0) + BSP_LED_On(LED_RED); + #endif + while(1) + { + HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI); + } + } + } + } + + return return_value; +} + + +/************************************************************* + * + * WRAP FUNCTIONS + * + *************************************************************/ + +void UTIL_SEQ_Idle( void ) +{ +#if ( CFG_LPM_SUPPORTED == 1) + UTIL_LPM_EnterLowPower( ); +#endif + return; +} + +void UTIL_SEQ_EvtIdle( UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm ) +{ + UTIL_SEQ_Run( UTIL_SEQ_DEFAULT ); + + return; +} + +void shci_notify_asynch_evt(void* pdata) +{ + UTIL_SEQ_SetTask( 1<
      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.
      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "app_common.h" +#include "hw_conf.h" + +/* Private typedef -----------------------------------------------------------*/ +typedef enum +{ + TimerID_Free, + TimerID_Created, + TimerID_Running +}TimerIDStatus_t; + +typedef enum +{ + SSR_Read_Requested, + SSR_Read_Not_Requested +}RequestReadSSR_t; + +typedef enum +{ + WakeupTimerValue_Overpassed, + WakeupTimerValue_LargeEnough +}WakeupTimerLimitation_Status_t; + +typedef struct +{ + HW_TS_pTimerCb_t pTimerCallBack; + uint32_t CounterInit; + uint32_t CountLeft; + TimerIDStatus_t TimerIDStatus; + HW_TS_Mode_t TimerMode; + uint32_t TimerProcessID; + uint8_t PreviousID; + uint8_t NextID; +}TimerContext_t; + +/* Private defines -----------------------------------------------------------*/ +#define SSR_FORBIDDEN_VALUE 0xFFFFFFFF +#define TIMER_LIST_EMPTY 0xFFFF + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/** + * START of Section TIMERSERVER_CONTEXT + */ + +PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile TimerContext_t aTimerContext[CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER]; +PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile uint8_t CurrentRunningTimerID; +PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile uint8_t PreviousRunningTimerID; +PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile uint32_t SSRValueOnLastSetup; +PLACE_IN_SECTION("TIMERSERVER_CONTEXT") static volatile WakeupTimerLimitation_Status_t WakeupTimerLimitation; + +/** + * END of Section TIMERSERVER_CONTEXT + */ + +static RTC_HandleTypeDef *phrtc; /**< RTC handle */ +static uint8_t WakeupTimerDivider; +static uint8_t AsynchPrescalerUserConfig; +static uint16_t SynchPrescalerUserConfig; +static volatile uint16_t MaxWakeupTimerSetup; + +/* Global variables ----------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void RestartWakeupCounter(uint16_t Value); +static uint16_t ReturnTimeElapsed(void); +static void RescheduleTimerList(void); +static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR); +static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID); +static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID); +static uint16_t linkTimer(uint8_t TimerID); +static uint32_t ReadRtcSsrValue(void); + +__weak void HW_TS_RTC_CountUpdated_AppNot(void); + +/* Functions Definition ------------------------------------------------------*/ + +/** + * @brief Read the RTC_SSR value + * As described in the reference manual, the RTC_SSR shall be read twice to ensure + * reliability of the value + * @param None + * @retval SSR value read + */ +static uint32_t ReadRtcSsrValue(void) +{ + uint32_t first_read; + uint32_t second_read; + + first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS)); + + second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS)); + + while(first_read != second_read) + { + first_read = second_read; + + second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS)); + } + + return second_read; +} + +/** + * @brief Insert a Timer in the list after the Timer ID specified + * @param TimerID: The ID of the Timer + * @param RefTimerID: The ID of the Timer to be linked after + * @retval None + */ +static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID) +{ + uint8_t next_id; + + next_id = aTimerContext[RefTimerID].NextID; + + if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) + { + aTimerContext[next_id].PreviousID = TimerID; + } + aTimerContext[TimerID].NextID = next_id; + aTimerContext[TimerID].PreviousID = RefTimerID ; + aTimerContext[RefTimerID].NextID = TimerID; + + return; +} + +/** + * @brief Insert a Timer in the list before the ID specified + * @param TimerID: The ID of the Timer + * @param RefTimerID: The ID of the Timer to be linked before + * @retval None + */ +static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID) +{ + uint8_t previous_id; + + if(RefTimerID != CurrentRunningTimerID) + { + previous_id = aTimerContext[RefTimerID].PreviousID; + + aTimerContext[previous_id].NextID = TimerID; + aTimerContext[TimerID].NextID = RefTimerID; + aTimerContext[TimerID].PreviousID = previous_id ; + aTimerContext[RefTimerID].PreviousID = TimerID; + } + else + { + aTimerContext[TimerID].NextID = RefTimerID; + aTimerContext[RefTimerID].PreviousID = TimerID; + } + + return; +} + +/** + * @brief Insert a Timer in the list + * @param TimerID: The ID of the Timer + * @retval None + */ +static uint16_t linkTimer(uint8_t TimerID) +{ + uint32_t time_left; + uint16_t time_elapsed; + uint8_t timer_id_lookup; + uint8_t next_id; + + if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) + { + /** + * No timer in the list + */ + PreviousRunningTimerID = CurrentRunningTimerID; + CurrentRunningTimerID = TimerID; + aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; + + SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE; + time_elapsed = 0; + } + else + { + time_elapsed = ReturnTimeElapsed(); + + /** + * update count of the timer to be linked + */ + aTimerContext[TimerID].CountLeft += time_elapsed; + time_left = aTimerContext[TimerID].CountLeft; + + /** + * Search for index where the new timer shall be linked + */ + if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left) + { + /** + * Search for the ID after the first one + */ + timer_id_lookup = CurrentRunningTimerID; + next_id = aTimerContext[timer_id_lookup].NextID; + while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left)) + { + timer_id_lookup = aTimerContext[timer_id_lookup].NextID; + next_id = aTimerContext[timer_id_lookup].NextID; + } + + /** + * Link after the ID + */ + LinkTimerAfter(TimerID, timer_id_lookup); + } + else + { + /** + * Link before the first ID + */ + LinkTimerBefore(TimerID, CurrentRunningTimerID); + PreviousRunningTimerID = CurrentRunningTimerID; + CurrentRunningTimerID = TimerID; + } + } + + return time_elapsed; +} + +/** + * @brief Remove a Timer from the list + * @param TimerID: The ID of the Timer + * @param RequestReadSSR: Request to read the SSR register or not + * @retval None + */ +static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR) +{ + uint8_t previous_id; + uint8_t next_id; + + if(TimerID == CurrentRunningTimerID) + { + PreviousRunningTimerID = CurrentRunningTimerID; + CurrentRunningTimerID = aTimerContext[TimerID].NextID; + } + else + { + previous_id = aTimerContext[TimerID].PreviousID; + next_id = aTimerContext[TimerID].NextID; + + aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID; + if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) + { + aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID; + } + } + + /** + * Timer is out of the list + */ + aTimerContext[TimerID].TimerIDStatus = TimerID_Created; + + if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested)) + { + SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE; + } + + return; +} + +/** + * @brief Return the number of ticks counted by the wakeuptimer since it has been started + * @note The API is reading the SSR register to get how many ticks have been counted + * since the time the timer has been started + * @param None + * @retval Time expired in Ticks + */ +static uint16_t ReturnTimeElapsed(void) +{ + uint32_t return_value; + uint32_t wrap_counter; + + if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE) + { + return_value = ReadRtcSsrValue(); /**< Read SSR register first */ + + if (SSRValueOnLastSetup >= return_value) + { + return_value = SSRValueOnLastSetup - return_value; + } + else + { + wrap_counter = SynchPrescalerUserConfig - return_value; + return_value = SSRValueOnLastSetup + wrap_counter; + } + + /** + * At this stage, ReturnValue holds the number of ticks counted by SSR + * Need to translate in number of ticks counted by the Wakeuptimer + */ + return_value = return_value*AsynchPrescalerUserConfig; + return_value = return_value >> WakeupTimerDivider; + } + else + { + return_value = 0; + } + + return (uint16_t)return_value; +} + +/** + * @brief Set the wakeup counter + * @note The API is writing the counter value so that the value is decreased by one to cope with the fact + * the interrupt is generated with 1 extra clock cycle (See RefManuel) + * It assumes all condition are met to be allowed to write the wakeup counter + * @param Value: Value to be written in the counter + * @retval None + */ +static void RestartWakeupCounter(uint16_t Value) +{ + /** + * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF + * FLAG when the new value will have to be written + * __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc); + */ + + if(Value == 0) + { + SSRValueOnLastSetup = ReadRtcSsrValue(); + + /** + * Simulate that the Timer expired + */ + HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); + } + else + { + if((Value > 1) ||(WakeupTimerDivider != 1)) + { + Value -= 1; + } + + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET); + + /** + * make sure to clear the flags after checking the WUTWF. + * It takes 2 RTCCLK between the time the WUTE bit is disabled and the + * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable + * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between + * due to the autoreload feature + */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF); /**< Clear flag in RTC module */ + __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**< Clear flag in EXTI module */ + HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Clear pending bit in NVIC */ + + MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value); + + /** + * Update the value here after the WUTWF polling that may take some time + */ + SSRValueOnLastSetup = ReadRtcSsrValue(); + + __HAL_RTC_WAKEUPTIMER_ENABLE(phrtc); /**< Enable the Wakeup Timer */ + + HW_TS_RTC_CountUpdated_AppNot(); + } + + return ; +} + +/** + * @brief Reschedule the list of timer + * @note 1) Update the count left for each timer in the list + * 2) Setup the wakeuptimer + * @param None + * @retval None + */ +static void RescheduleTimerList(void) +{ + uint8_t localTimerID; + uint32_t timecountleft; + uint16_t wakeup_timer_value; + uint16_t time_elapsed; + + /** + * The wakeuptimer is disabled now to reduce the time to poll the WUTWF + * FLAG when the new value will have to be written + */ + if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET) + { + /** + * Wait for the flag to be back to 0 when the wakeup timer is enabled + */ + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET); + } + __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc); /**< Disable the Wakeup Timer */ + + localTimerID = CurrentRunningTimerID; + + /** + * Calculate what will be the value to write in the wakeuptimer + */ + timecountleft = aTimerContext[localTimerID].CountLeft; + + /** + * Read how much has been counted + */ + time_elapsed = ReturnTimeElapsed(); + + if(timecountleft < time_elapsed ) + { + /** + * There is no tick left to count + */ + wakeup_timer_value = 0; + WakeupTimerLimitation = WakeupTimerValue_LargeEnough; + } + else + { + if(timecountleft > (time_elapsed + MaxWakeupTimerSetup)) + { + /** + * The number of tick left is greater than the Wakeuptimer maximum value + */ + wakeup_timer_value = MaxWakeupTimerSetup; + + WakeupTimerLimitation = WakeupTimerValue_Overpassed; + } + else + { + wakeup_timer_value = timecountleft - time_elapsed; + WakeupTimerLimitation = WakeupTimerValue_LargeEnough; + } + + } + + /** + * update ticks left to be counted for each timer + */ + while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) + { + if (aTimerContext[localTimerID].CountLeft < time_elapsed) + { + aTimerContext[localTimerID].CountLeft = 0; + } + else + { + aTimerContext[localTimerID].CountLeft -= time_elapsed; + } + localTimerID = aTimerContext[localTimerID].NextID; + } + + /** + * Write next count + */ + RestartWakeupCounter(wakeup_timer_value); + + return ; +} + +/* Public functions ----------------------------------------------------------*/ + +/** + * For all public interface except that may need write access to the RTC, the RTC + * shall be unlock at the beginning and locked at the output + * In order to ease maintainability, the unlock is done at the top and the lock at then end + * in case some new implementation is coming in the future + */ + +void HW_TS_RTC_Wakeup_Handler(void) +{ + HW_TS_pTimerCb_t ptimer_callback; + uint32_t timer_process_id; + uint8_t local_current_running_timer_id; +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + uint32_t primask_bit; +#endif + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ +#endif + +/* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc ); + + /** + * Disable the Wakeup Timer + * This may speed up a bit the processing to wait the timer to be disabled + * The timer is still counting 2 RTCCLK + */ + __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc); + + local_current_running_timer_id = CurrentRunningTimerID; + + if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running) + { + ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack; + timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID; + + /** + * It should be good to check whether the TimeElapsed is greater or not than the tick left to be counted + * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick + * to be left whereas the count is over + * A more secure implementation has been done with a flag to state whereas the full count has been written + * in the wakeuptimer or not + */ + if(WakeupTimerLimitation != WakeupTimerValue_Overpassed) + { + if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated) + { + UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested); +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit); + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc ); + } + else + { +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + HW_TS_Stop(local_current_running_timer_id); + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc ); + } + + HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback); + } + else + { + RescheduleTimerList(); +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + } + } + else + { + /** + * We should never end up in this case + * However, if due to any bug in the timer server this is the case, the mistake may not impact the user. + * We could just clean the interrupt flag and get out from this unexpected interrupt + */ + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET); + + /** + * make sure to clear the flags after checking the WUTWF. + * It takes 2 RTCCLK between the time the WUTE bit is disabled and the + * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable + * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between + * due to the autoreload feature + */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF); /**< Clear flag in RTC module */ + __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**< Clear flag in EXTI module */ + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc ); + + return; +} + +void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *hrtc) +{ + uint8_t loop; + uint32_t localmaxwakeuptimersetup; + + /** + * Get RTC handler + */ + phrtc = hrtc; + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc ); + + SET_BIT(RTC->CR, RTC_CR_BYPSHAD); + + /** + * Readout the user config + */ + WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL)))); + + AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1; + + SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1; + + /** + * Margin is taken to avoid wrong calculation when the wrap around is there and some + * application interrupts may have delayed the reading + */ + localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider); + + if(localmaxwakeuptimersetup >= 0xFFFF) + { + MaxWakeupTimerSetup = 0xFFFF; + } + else + { + MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup; + } + + /** + * Configure EXTI module + */ + LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT); + LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT); + + if(TimerInitMode == hw_ts_InitMode_Full) + { + WakeupTimerLimitation = WakeupTimerValue_LargeEnough; + SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE; + + /** + * Initialize the timer server + */ + for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++) + { + aTimerContext[loop].TimerIDStatus = TimerID_Free; + } + + CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; /**< Set ID to non valid value */ + + __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc); /**< Disable the Wakeup Timer */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF); /**< Clear flag in RTC module */ + __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**< Clear flag in EXTI module */ + HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Clear pending bit in NVIC */ + __HAL_RTC_WAKEUPTIMER_ENABLE_IT(phrtc, RTC_IT_WUT); /**< Enable interrupt in RTC module */ + } + else + { + if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTF) != RESET) + { + /** + * Simulate that the Timer expired + */ + HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); + } + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc ); + + HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO); /**< Set NVIC priority */ + HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Enable NVIC */ + + return; +} + +HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler) +{ + HW_TS_ReturnStatus_t localreturnstatus; + uint8_t loop = 0; +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + uint32_t primask_bit; +#endif + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ +#endif + + while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free)) + { + loop++; + } + + if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) + { + aTimerContext[loop].TimerIDStatus = TimerID_Created; + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + + aTimerContext[loop].TimerProcessID = TimerProcessID; + aTimerContext[loop].TimerMode = TimerMode; + aTimerContext[loop].pTimerCallBack = pftimeout_handler; + *pTimerId = loop; + + localreturnstatus = hw_ts_Successful; + } + else + { +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + + localreturnstatus = hw_ts_Failed; + } + + return(localreturnstatus); +} + +void HW_TS_Delete(uint8_t timer_id) +{ + HW_TS_Stop(timer_id); + + aTimerContext[timer_id].TimerIDStatus = TimerID_Free; /**< release ID */ + + return; +} + +void HW_TS_Stop(uint8_t timer_id) +{ + uint8_t localcurrentrunningtimerid; + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + uint32_t primask_bit; +#endif + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ +#endif + + HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Disable NVIC */ + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc ); + + if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running) + { + UnlinkTimer(timer_id, SSR_Read_Requested); + localcurrentrunningtimerid = CurrentRunningTimerID; + + if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) + { + /** + * List is empty + */ + + /** + * Disable the timer + */ + if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET) + { + /** + * Wait for the flag to be back to 0 when the wakeup timer is enabled + */ + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == SET); + } + __HAL_RTC_WAKEUPTIMER_DISABLE(phrtc); /**< Disable the Wakeup Timer */ + + while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(phrtc, RTC_FLAG_WUTWF) == RESET); + + /** + * make sure to clear the flags after checking the WUTWF. + * It takes 2 RTCCLK between the time the WUTE bit is disabled and the + * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable + * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between + * due to the autoreload feature + */ + __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(phrtc, RTC_FLAG_WUTF); /**< Clear flag in RTC module */ + __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**< Clear flag in EXTI module */ + HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Clear pending bit in NVIC */ + } + else if(PreviousRunningTimerID != localcurrentrunningtimerid) + { + RescheduleTimerList(); + } + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc ); + + HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Enable NVIC */ + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + + return; +} + +void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks) +{ + uint16_t time_elapsed; + uint8_t localcurrentrunningtimerid; + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + uint32_t primask_bit; +#endif + + if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running) + { + HW_TS_Stop( timer_id ); + } + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ +#endif + + HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Disable NVIC */ + + /* Disable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_DISABLE( phrtc ); + + aTimerContext[timer_id].TimerIDStatus = TimerID_Running; + + aTimerContext[timer_id].CountLeft = timeout_ticks; + aTimerContext[timer_id].CounterInit = timeout_ticks; + + time_elapsed = linkTimer(timer_id); + + localcurrentrunningtimerid = CurrentRunningTimerID; + + if(PreviousRunningTimerID != localcurrentrunningtimerid) + { + RescheduleTimerList(); + } + else + { + aTimerContext[timer_id].CountLeft -= time_elapsed; + } + + /* Enable the write protection for RTC registers */ + __HAL_RTC_WRITEPROTECTION_ENABLE( phrtc ); + + HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**< Enable NVIC */ + +#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1) + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ +#endif + + return; +} + +uint16_t HW_TS_RTC_ReadLeftTicksToCount(void) +{ + uint32_t primask_bit; + uint16_t return_value, auro_reload_value, elapsed_time_value; + + primask_bit = __get_PRIMASK(); /**< backup PRIMASK bit */ + __disable_irq(); /**< Disable all interrupts by setting PRIMASK bit on Cortex*/ + + if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET) + { + auro_reload_value = (uint32_t)(READ_BIT(RTC->WUTR, RTC_WUTR_WUT)); + + elapsed_time_value = ReturnTimeElapsed(); + + if(auro_reload_value > elapsed_time_value) + { + return_value = auro_reload_value - elapsed_time_value; + } + else + { + return_value = 0; + } + } + else + { + return_value = TIMER_LIST_EMPTY; + } + + __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/ + + return (return_value); +} + +__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack) +{ + pTimerCallBack(); + + return; +} + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Src/hw_uart.c b/smtc_tracker_bootloader_ota/Core/Src/hw_uart.c new file mode 100644 index 0000000..775aa24 --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Src/hw_uart.c @@ -0,0 +1,471 @@ +/** + ****************************************************************************** + * @file hw_uart.c + * @author MCD Application Team + * @brief hardware access + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "app_common.h" +#include "hw_conf.h" + +/* Macros --------------------------------------------------------------------*/ +#define HW_UART_INIT(__HANDLE__, __USART_BASE__) \ + do{ \ + (__HANDLE__).Instance = (__USART_BASE__); \ + (__HANDLE__).Init.BaudRate = CFG_HW_##__USART_BASE__##_BAUDRATE; \ + (__HANDLE__).Init.WordLength = CFG_HW_##__USART_BASE__##_WORDLENGTH; \ + (__HANDLE__).Init.StopBits = CFG_HW_##__USART_BASE__##_STOPBITS; \ + (__HANDLE__).Init.Parity = CFG_HW_##__USART_BASE__##_PARITY; \ + (__HANDLE__).Init.HwFlowCtl = CFG_HW_##__USART_BASE__##_HWFLOWCTL; \ + (__HANDLE__).Init.Mode = CFG_HW_##__USART_BASE__##_MODE; \ + (__HANDLE__).Init.OverSampling = CFG_HW_##__USART_BASE__##_OVERSAMPLING; \ + (__HANDLE__).AdvancedInit.AdvFeatureInit = CFG_HW_##__USART_BASE__##_ADVFEATUREINIT; \ + HAL_UART_Init(&(__HANDLE__)); \ + } while(0) + +#define HW_UART_RX_IT(__HANDLE__, __USART_BASE__) \ + do{ \ + HW_##__HANDLE__##RxCb = cb; \ + (__HANDLE__).Instance = (__USART_BASE__); \ + HAL_UART_Receive_IT(&(__HANDLE__), p_data, size); \ + } while(0) + +#define HW_UART_TX_IT(__HANDLE__, __USART_BASE__) \ + do{ \ + HW_##__HANDLE__##TxCb = cb; \ + (__HANDLE__).Instance = (__USART_BASE__); \ + HAL_UART_Transmit_IT(&(__HANDLE__), p_data, size); \ + } while(0) + +#define HW_UART_TX(__HANDLE__, __USART_BASE__) \ + do{ \ + (__HANDLE__).Instance = (__USART_BASE__); \ + hal_status = HAL_UART_Transmit(&(__HANDLE__), p_data, size, timeout); \ + } while(0) + +#define HW_UART_MSP_UART_INIT(__HANDLE__, __USART_BASE__) \ + do{ \ + \ + /* Configure Tx Pin */ \ + CFG_HW_##__USART_BASE__##_TX_PORT_CLK_ENABLE(); \ + \ + GPIO_InitStruct.Pin = CFG_HW_##__USART_BASE__##_TX_PIN ; \ + GPIO_InitStruct.Mode = CFG_HW_##__USART_BASE__##_TX_MODE; \ + GPIO_InitStruct.Pull = CFG_HW_##__USART_BASE__##_TX_PULL; \ + GPIO_InitStruct.Speed = CFG_HW_##__USART_BASE__##_TX_SPEED; \ + GPIO_InitStruct.Alternate = CFG_HW_##__USART_BASE__##_TX_ALTERNATE; \ + HAL_GPIO_Init(CFG_HW_##__USART_BASE__##_TX_PORT, &GPIO_InitStruct); \ + \ + \ + /* Configure Rx Pin */ \ + CFG_HW_##__USART_BASE__##_RX_PORT_CLK_ENABLE(); \ + \ + GPIO_InitStruct.Pin = CFG_HW_##__USART_BASE__##_RX_PIN; \ + GPIO_InitStruct.Mode = CFG_HW_##__USART_BASE__##_RX_MODE; \ + GPIO_InitStruct.Pull = CFG_HW_##__USART_BASE__##_RX_PULL; \ + GPIO_InitStruct.Speed = CFG_HW_##__USART_BASE__##_RX_SPEED; \ + GPIO_InitStruct.Alternate = CFG_HW_##__USART_BASE__##_RX_ALTERNATE; \ + HAL_GPIO_Init(CFG_HW_##__USART_BASE__##_RX_PORT, &GPIO_InitStruct); \ + \ + \ + /* Configure CTS Pin */ \ + CFG_HW_##__USART_BASE__##_CTS_PORT_CLK_ENABLE(); \ + \ + GPIO_InitStruct.Pin = CFG_HW_##__USART_BASE__##_CTS_PIN; \ + GPIO_InitStruct.Mode = CFG_HW_##__USART_BASE__##_CTS_MODE; \ + GPIO_InitStruct.Pull = CFG_HW_##__USART_BASE__##_CTS_PULL; \ + GPIO_InitStruct.Speed = CFG_HW_##__USART_BASE__##_CTS_SPEED; \ + GPIO_InitStruct.Alternate = CFG_HW_##__USART_BASE__##_CTS_ALTERNATE; \ + HAL_GPIO_Init(CFG_HW_##__USART_BASE__##_CTS_PORT, &GPIO_InitStruct); \ + \ + /* Set USART source clock */ \ + __HAL_RCC_##__USART_BASE__##_CONFIG(CFG_HW_##__USART_BASE__##_SOURCE_CLOCK); \ + \ + /* Enable USART clock */ \ + __HAL_RCC_##__USART_BASE__##_CLK_ENABLE(); \ + \ + HAL_NVIC_SetPriority(__USART_BASE__##_IRQn, CFG_HW_##__USART_BASE__##_PREEMPTPRIORITY, CFG_HW_##__USART_BASE__##_SUBPRIORITY); \ + HAL_NVIC_EnableIRQ(__USART_BASE__##_IRQn); \ + } while(0) + +#define HW_UART_MSP_TX_DMA_INIT(__HANDLE__, __USART_BASE__) \ + do{ \ + /* Configure the DMA handler for Transmission process */ \ + /* Enable DMA clock */ \ + CFG_HW_##__USART_BASE__##_DMA_CLK_ENABLE(); \ + /* Enable DMA MUX clock */ \ + CFG_HW_##__USART_BASE__##_DMAMUX_CLK_ENABLE(); \ + \ + HW_hdma_##__HANDLE__##_tx.Instance = CFG_HW_##__USART_BASE__##_TX_DMA_CHANNEL; \ + HW_hdma_##__HANDLE__##_tx.Init.Request = CFG_HW_##__USART_BASE__##_TX_DMA_REQ; \ + HW_hdma_##__HANDLE__##_tx.Init.Direction = DMA_MEMORY_TO_PERIPH; \ + HW_hdma_##__HANDLE__##_tx.Init.PeriphInc = DMA_PINC_DISABLE; \ + HW_hdma_##__HANDLE__##_tx.Init.MemInc = DMA_MINC_ENABLE; \ + HW_hdma_##__HANDLE__##_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE; \ + HW_hdma_##__HANDLE__##_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE; \ + HW_hdma_##__HANDLE__##_tx.Init.Mode = DMA_NORMAL; \ + HW_hdma_##__HANDLE__##_tx.Init.Priority = DMA_PRIORITY_LOW; \ + \ + HAL_DMA_Init(&HW_hdma_##__HANDLE__##_tx); \ + \ + /* Associate the initialized DMA handle to the UART handle */ \ + __HAL_LINKDMA(huart, hdmatx, HW_hdma_##__HANDLE__##_tx); \ + \ + /* NVIC configuration for DMA transfer complete interrupt */ \ + HAL_NVIC_SetPriority(CFG_HW_##__USART_BASE__##_TX_DMA_IRQn, CFG_HW_##__USART_BASE__##_DMA_TX_PREEMPTPRIORITY, CFG_HW_##__USART_BASE__##_DMA_TX_SUBPRIORITY); \ + HAL_NVIC_EnableIRQ(CFG_HW_##__USART_BASE__##_TX_DMA_IRQn); \ + } while(0) + +/* Variables ------------------------------------------------------------------*/ +#if (CFG_HW_USART1_ENABLED == 1) + UART_HandleTypeDef huart1 = {0}; +#if (CFG_HW_USART1_DMA_TX_SUPPORTED == 1) + DMA_HandleTypeDef HW_hdma_huart1_tx ={0}; +#endif + void (*HW_huart1RxCb)(void); + void (*HW_huart1TxCb)(void); +#endif + +#if (CFG_HW_LPUART1_ENABLED == 1) + UART_HandleTypeDef lpuart1 = {0}; +#if (CFG_HW_LPUART1_DMA_TX_SUPPORTED == 1) + DMA_HandleTypeDef HW_hdma_lpuart1_tx ={0}; +#endif + void (*HW_lpuart1RxCb)(void); + void (*HW_lpuart1TxCb)(void); +#endif + + void HW_UART_Init(hw_uart_id_t hw_uart_id) + { + switch (hw_uart_id) + { +#if (CFG_HW_USART1_ENABLED == 1) + case hw_uart1: + HW_UART_INIT(huart1, USART1); + break; +#endif + +#if (CFG_HW_LPUART1_ENABLED == 1) + case hw_lpuart1: + HW_UART_INIT(lpuart1, LPUART1); + break; +#endif + + default: + break; + } + + return; + } + + void HW_UART_Receive_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void)) + { + switch (hw_uart_id) + { +#if (CFG_HW_USART1_ENABLED == 1) + case hw_uart1: + HW_UART_RX_IT(huart1, USART1); + break; +#endif + +#if (CFG_HW_LPUART1_ENABLED == 1) + case hw_lpuart1: + HW_UART_RX_IT(lpuart1, LPUART1); + break; +#endif + + default: + break; + } + + return; + } + + void HW_UART_Transmit_IT(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void)) + { + switch (hw_uart_id) + { +#if (CFG_HW_USART1_ENABLED == 1) + case hw_uart1: + HW_UART_TX_IT(huart1, USART1); + break; +#endif + +#if (CFG_HW_LPUART1_ENABLED == 1) + case hw_lpuart1: + HW_UART_TX_IT(lpuart1, LPUART1); + break; +#endif + + default: + break; + } + + return; + } + + hw_status_t HW_UART_Transmit(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, uint32_t timeout) + { + HAL_StatusTypeDef hal_status = HAL_OK; + hw_status_t hw_status = hw_uart_ok; + + switch (hw_uart_id) + { +#if (CFG_HW_USART1_ENABLED == 1) + case hw_uart1: + HW_UART_TX(huart1, USART1); + break; +#endif + +#if (CFG_HW_LPUART1_ENABLED == 1) + case hw_lpuart1: + HW_UART_TX(lpuart1, LPUART1); + break; +#endif + + default: + break; + } + + switch (hal_status) + { + case HAL_OK: + hw_status = hw_uart_ok; + break; + + case HAL_ERROR: + hw_status = hw_uart_error; + break; + + case HAL_BUSY: + hw_status = hw_uart_busy; + break; + + case HAL_TIMEOUT: + hw_status = hw_uart_to; + break; + + default: + break; + } + + return hw_status; + } + + hw_status_t HW_UART_Transmit_DMA(hw_uart_id_t hw_uart_id, uint8_t *p_data, uint16_t size, void (*cb)(void)) + { + HAL_StatusTypeDef hal_status = HAL_OK; + hw_status_t hw_status = hw_uart_ok; + + switch (hw_uart_id) + { +#if (CFG_HW_USART1_ENABLED == 1) + case hw_uart1: + HW_huart1TxCb = cb; + huart1.Instance = USART1; + hal_status = HAL_UART_Transmit_DMA(&huart1, p_data, size); + break; +#endif + +#if (CFG_HW_USART2_ENABLED == 1) + case hw_uart2: + HW_huart2TxCb = cb; + huart2.Instance = USART2; + hal_status = HAL_UART_Transmit_DMA(&huart2, p_data, size); + break; +#endif + +#if (CFG_HW_LPUART1_ENABLED == 1) + case hw_lpuart1: + HW_lpuart1TxCb = cb; + lpuart1.Instance = LPUART1; + hal_status = HAL_UART_Transmit_DMA(&lpuart1, p_data, size); + break; +#endif + + default: + break; + } + + switch (hal_status) + { + case HAL_OK: + hw_status = hw_uart_ok; + break; + + case HAL_ERROR: + hw_status = hw_uart_error; + break; + + case HAL_BUSY: + hw_status = hw_uart_busy; + break; + + case HAL_TIMEOUT: + hw_status = hw_uart_to; + break; + + default: + break; + } + + return hw_status; + } + + void HW_UART_Interrupt_Handler(hw_uart_id_t hw_uart_id) + { + switch (hw_uart_id) + { +#if (CFG_HW_USART1_ENABLED == 1) + case hw_uart1: + HAL_UART_IRQHandler(&huart1); + break; +#endif + +#if (CFG_HW_LPUART1_ENABLED == 1) + case hw_lpuart1: + HAL_UART_IRQHandler(&lpuart1); + break; +#endif + + default: + break; + } + + return; + } + + void HW_UART_DMA_Interrupt_Handler(hw_uart_id_t hw_uart_id) + { + switch (hw_uart_id) + { +#if (CFG_HW_USART1_DMA_TX_SUPPORTED == 1) + case hw_uart1: + HAL_DMA_IRQHandler(huart1.hdmatx); + break; +#endif + +#if (CFG_HW_USART2_DMA_TX_SUPPORTED == 1) + case hw_uart2: + HAL_DMA_IRQHandler(huart2.hdmatx); + break; +#endif + +#if (CFG_HW_LPUART1_DMA_TX_SUPPORTED == 1) + case hw_lpuart1: + HAL_DMA_IRQHandler(lpuart1.hdmatx); + break; +#endif + + default: + break; + } + + return; + } + + void HAL_UART_MspInit(UART_HandleTypeDef *huart) + { +#if ( (CFG_HW_USART1_ENABLED == 1) || (CFG_HW_LPUART1_ENABLED == 1) ) + GPIO_InitTypeDef GPIO_InitStruct = {0}; +#endif + switch ((uint32_t)huart->Instance) + { +#if (CFG_HW_USART1_ENABLED == 1) + case (uint32_t)USART1: + HW_UART_MSP_UART_INIT( huart1, USART1 ); +#if (CFG_HW_USART1_DMA_TX_SUPPORTED == 1) + HW_UART_MSP_TX_DMA_INIT( huart1, USART1 ); +#endif + break; +#endif + +#if (CFG_HW_LPUART1_ENABLED == 1) + case (uint32_t)LPUART1: + HW_UART_MSP_UART_INIT( lpuart1, LPUART1 ); +#if (CFG_HW_LPUART1_DMA_TX_SUPPORTED == 1) + HW_UART_MSP_TX_DMA_INIT( lpuart1, LPUART1 ); +#endif + break; +#endif + + default: + break; + } + + return; + } + + void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) + { + switch ((uint32_t)huart->Instance) + { +#if (CFG_HW_USART1_ENABLED == 1) + case (uint32_t)USART1: + if(HW_huart1RxCb) + { + HW_huart1RxCb(); + } + break; +#endif + +#if (CFG_HW_LPUART1_ENABLED == 1) + case (uint32_t)LPUART1: + if(HW_lpuart1RxCb) + { + HW_lpuart1RxCb(); + } + break; +#endif + + default: + break; + } + + return; + } + + void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) + { + switch ((uint32_t)huart->Instance) + { +#if (CFG_HW_USART1_ENABLED == 1) + case (uint32_t)USART1: + if(HW_huart1TxCb) + { + HW_huart1TxCb(); + } + break; +#endif + +#if (CFG_HW_LPUART1_ENABLED == 1) + case (uint32_t)LPUART1: + if(HW_lpuart1TxCb) + { + HW_lpuart1TxCb(); + } + break; +#endif + + default: + break; + } + + return; + } + + /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Src/main.c b/smtc_tracker_bootloader_ota/Core/Src/main.c new file mode 100644 index 0000000..b0642c6 --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Src/main.c @@ -0,0 +1,322 @@ +/** + ****************************************************************************** + * @file main.c + * @author MCD Application Team + * @brief BLE application with BLE core + * + @verbatim + ============================================================================== + ##### IMPORTANT NOTE ##### + ============================================================================== + + This application requests having the stm32wb5x_BLE_Stack_fw.bin binary + flashed on the Wireless Coprocessor. + If it is not the case, you need to use STM32CubeProgrammer to load the appropriate + binary. + + All available binaries are located under following directory: + /Projects/STM32_Copro_Wireless_Binaries + + Refer to UM2237 to learn how to use/install STM32CubeProgrammer. + Refer to /Projects/STM32_Copro_Wireless_Binaries/ReleaseNote.html for the + detailed procedure to change the Wireless Coprocessor binary. + + @endverbatim + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "app_common.h" + +#include "app_entry.h" +#include "stm32_lpm.h" +#include "stm32_seq.h" +#include "dbg_trace.h" + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +/* Private macros ------------------------------------------------------------*/ +/* Global variables ---------------------------------------------------------*/ +RTC_HandleTypeDef hrtc = { 0 }; /**< RTC handler declaration */ + +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void Reset_BackupDomain( void ); +static void Init_RTC( void ); +static void SystemClock_Config( void ); +static void Reset_Device( void ); +static void Reset_IPCC( void ); +static void Init_Exti( void ); + +/* Functions Definition ------------------------------------------------------*/ + +/** + * @brief Main program + * @param None + * @retval None + */ +int main( void ) +{ + HAL_Init(); + + Reset_Device(); + + BSP_Default_Board_Init(); + + /** + * When the application is expected to run at higher speed, it should be better to set the correct system clock + * in system_stm32yyxx.c so that the initialization phase is running at max speed. + */ + SystemClock_Config(); /**< Configure the system clock */ + + Init_Exti( ); + + Init_RTC(); + + APPE_Init( ); + + while(1) + { + UTIL_SEQ_Run( UTIL_SEQ_DEFAULT ); + } +} + +/************************************************************* + * + * LOCAL FUNCTIONS + * + *************************************************************/ +static void Init_Exti( void ) +{ + /**< Disable all wakeup interrupt on CPU1 except IPCC(36), HSEM(38) */ + LL_EXTI_DisableIT_0_31(~0); + LL_EXTI_DisableIT_32_63( (~0) & (~(LL_EXTI_LINE_36 | LL_EXTI_LINE_38)) ); + + return; +} + +static void Reset_Device( void ) +{ +#if ( CFG_HW_RESET_BY_FW == 1 ) + Reset_BackupDomain(); + + Reset_IPCC(); +#endif + + return; +} + +static void Reset_IPCC( void ) +{ + LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_IPCC); + + LL_C1_IPCC_ClearFlag_CHx( + IPCC, + LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4 + | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6); + + LL_C2_IPCC_ClearFlag_CHx( + IPCC, + LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4 + | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6); + + LL_C1_IPCC_DisableTransmitChannel( + IPCC, + LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4 + | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6); + + LL_C2_IPCC_DisableTransmitChannel( + IPCC, + LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4 + | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6); + + LL_C1_IPCC_DisableReceiveChannel( + IPCC, + LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4 + | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6); + + LL_C2_IPCC_DisableReceiveChannel( + IPCC, + LL_IPCC_CHANNEL_1 | LL_IPCC_CHANNEL_2 | LL_IPCC_CHANNEL_3 | LL_IPCC_CHANNEL_4 + | LL_IPCC_CHANNEL_5 | LL_IPCC_CHANNEL_6); + + return; +} + +static void Reset_BackupDomain( void ) +{ + if ((LL_RCC_IsActiveFlag_PINRST() != FALSE) && (LL_RCC_IsActiveFlag_SFTRST() == FALSE)) + { + HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */ + + /** + * Write twice the value to flush the APB-AHB bridge + * This bit shall be written in the register before writing the next one + */ + HAL_PWR_EnableBkUpAccess(); + + __HAL_RCC_BACKUPRESET_FORCE(); + __HAL_RCC_BACKUPRESET_RELEASE(); + } + + return; +} + +static void Init_RTC( void ) +{ + HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */ + + /** + * Write twice the value to flush the APB-AHB bridge + * This bit shall be written in the register before writing the next one + */ + HAL_PWR_EnableBkUpAccess(); + + __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSI as RTC Input */ + + __HAL_RCC_RTC_ENABLE(); /**< Enable RTC */ + + hrtc.Instance = RTC; /**< Define instance */ + + /** + * Set the Asynchronous prescaler + */ + hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER; + hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER; + HAL_RTC_Init(&hrtc); + + /* Disable RTC registers write protection */ + LL_RTC_DisableWriteProtection(RTC); + + LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER); + + /* Enable RTC registers write protection */ + LL_RTC_EnableWriteProtection(RTC); + + return; +} + +/** + * @brief Configure the system clock + * + * @note This API configures + * - The system clock source + * - The AHBCLK, APBCLK dividers + * - The flash latency + * - The PLL settings (when required) + * + * @param None + * @retval None + */ +void SystemClock_Config( void ) +{ +#if (CFG_USB_INTERFACE_ENABLE != 0) + RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = { 0 }; + RCC_CRSInitTypeDef RCC_CRSInitStruct = { 0 }; + + /** + * This prevents the CPU2 to disable the HSI48 oscillator when + * it does not use anymore the RNG IP + */ + LL_HSEM_1StepLock( HSEM, 5 ); + + LL_RCC_HSI48_Enable(); + + while(!LL_RCC_HSI48_IsReady()); + + /* Select HSI48 as USB clock source */ + PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB; + PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48; + HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); + + /*Configure the clock recovery system (CRS)**********************************/ + + /* Enable CRS Clock */ + __HAL_RCC_CRS_CLK_ENABLE(); + + /* Default Synchro Signal division factor (not divided) */ + RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1; + + /* Set the SYNCSRC[1:0] bits according to CRS_Source value */ + RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_USB; + + /* HSI48 is synchronized with USB SOF at 1KHz rate */ + RCC_CRSInitStruct.ReloadValue = RCC_CRS_RELOADVALUE_DEFAULT; + RCC_CRSInitStruct.ErrorLimitValue = RCC_CRS_ERRORLIMIT_DEFAULT; + + RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING; + + /* Set the TRIM[5:0] to the default value*/ + RCC_CRSInitStruct.HSI48CalibrationValue = RCC_CRS_HSI48CALIBRATION_DEFAULT; + + /* Start automatic synchronization */ + HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct); +#endif + + /** + * Write twice the value to flush the APB-AHB bridge to ensure the bit is written + */ + HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */ + HAL_PWR_EnableBkUpAccess(); + + /** + * Select LSE clock + */ + LL_RCC_LSE_Enable(); + while(!LL_RCC_LSE_IsReady()); + + /** + * Select wakeup source of BLE RF + */ + LL_RCC_SetRFWKPClockSource(LL_RCC_RFWKP_CLKSOURCE_LSE); + + return; +} + +/************************************************************* + * + * WRAP FUNCTIONS + * + *************************************************************/ +void HAL_Delay(uint32_t Delay) +{ + uint32_t tickstart = HAL_GetTick(); + uint32_t wait = Delay; + + /* Add a freq to guarantee minimum wait */ + if (wait < HAL_MAX_DELAY) + { + wait += HAL_GetTickFreq(); + } + + while ((HAL_GetTick() - tickstart) < wait) + { + /************************************************************************************ + * ENTER SLEEP MODE + ***********************************************************************************/ + LL_LPM_EnableSleep( ); /**< Clear SLEEPDEEP bit of Cortex System Control Register */ + + /** + * This option is used to ensure that store operations are completed + */ + #if defined ( __CC_ARM) + __force_stores(); + #endif + + __WFI( ); + } +} + +/******************* (C) COPYRIGHT 2019 STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Src/stm32_lpm_if.c b/smtc_tracker_bootloader_ota/Core/Src/stm32_lpm_if.c new file mode 100644 index 0000000..1418e0a --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Src/stm32_lpm_if.c @@ -0,0 +1,297 @@ +/* USER CODE BEGIN Header */ +/** + *************************************************************************************** + * File Name : stm32_lpm_if.c + * Description : Low layer function to enter/exit low power modes (stop, sleep). + *************************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ +/* USER CODE END Header */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32_lpm_if.h" +#include "stm32_lpm.h" +#include "app_conf.h" +/* USER CODE BEGIN include */ + +/* USER CODE END include */ + +/* Exported variables --------------------------------------------------------*/ +const struct UTIL_LPM_Driver_s UTIL_PowerDriver = +{ + PWR_EnterSleepMode, + PWR_ExitSleepMode, + + PWR_EnterStopMode, + PWR_ExitStopMode, + + PWR_EnterOffMode, + PWR_ExitOffMode, +}; + +/* Private function prototypes -----------------------------------------------*/ +static void Switch_On_HSI( void ); +/* USER CODE BEGIN Private_Function_Prototypes */ + +/* USER CODE END Private_Function_Prototypes */ +/* Private typedef -----------------------------------------------------------*/ +/* USER CODE BEGIN Private_Typedef */ + +/* USER CODE END Private_Typedef */ +/* Private define ------------------------------------------------------------*/ +/* USER CODE BEGIN Private_Define */ + +/* USER CODE END Private_Define */ +/* Private macro -------------------------------------------------------------*/ +/* USER CODE BEGIN Private_Macro */ + +/* USER CODE END Private_Macro */ +/* Private variables ---------------------------------------------------------*/ +/* USER CODE BEGIN Private_Variables */ + +/* USER CODE END Private_Variables */ + +/* Functions Definition ------------------------------------------------------*/ +/** + * @brief Enters Low Power Off Mode + * @param none + * @retval none + */ +void PWR_EnterOffMode( void ) +{ +/* USER CODE BEGIN PWR_EnterOffMode */ + + /** + * The systick should be disabled for the same reason than when the device enters stop mode because + * at this time, the device may enter either OffMode or StopMode. + */ + HAL_SuspendTick(); + + /************************************************************************************ + * ENTER OFF MODE + ***********************************************************************************/ + /* + * There is no risk to clear all the WUF here because in the current implementation, this API is called + * in critical section. If an interrupt occurs while in that critical section before that point, + * the flag is set and will be cleared here but the system will not enter Off Mode + * because an interrupt is pending in the NVIC. The ISR will be executed when moving out + * of this critical section + */ + LL_PWR_ClearFlag_WU( ); + + LL_PWR_SetPowerMode( LL_PWR_MODE_STANDBY ); + + LL_LPM_EnableDeepSleep( ); /**< Set SLEEPDEEP bit of Cortex System Control Register */ + + /** + * This option is used to ensure that store operations are completed + */ +#if defined ( __CC_ARM) + __force_stores( ); +#endif + + __WFI( ); +/* USER CODE END PWR_EnterOffMode */ +} + +/** + * @brief Exits Low Power Off Mode + * @param none + * @retval none + */ +void PWR_ExitOffMode( void ) +{ +/* USER CODE BEGIN PWR_ExitOffMode */ + + HAL_ResumeTick(); + +/* USER CODE END PWR_ExitOffMode */ +} + +/** + * @brief Enters Low Power Stop Mode + * @note ARM exists the function when waking up + * @param none + * @retval none + */ +void PWR_EnterStopMode( void ) +{ +/* USER CODE BEGIN PWR_EnterStopMode */ + /** + * When HAL_DBGMCU_EnableDBGStopMode() is called to keep the debugger active in Stop Mode, + * the systick shall be disabled otherwise the cpu may crash when moving out from stop mode + * + * When in production, the HAL_DBGMCU_EnableDBGStopMode() is not called so that the device can reach best power consumption + * However, the systick should be disabled anyway to avoid the case when it is about to expire at the same time the device enters + * stop mode ( this will abort the Stop Mode entry ). + */ + HAL_SuspendTick(); + + /** + * This function is called from CRITICAL SECTION + */ + while( LL_HSEM_1StepLock( HSEM, CFG_HW_RCC_SEMID ) ); + + if ( ! LL_HSEM_1StepLock( HSEM, CFG_HW_ENTRY_STOP_MODE_SEMID ) ) + { + if( LL_PWR_IsActiveFlag_C2DS( ) ) + { + /* Release ENTRY_STOP_MODE semaphore */ + LL_HSEM_ReleaseLock( HSEM, CFG_HW_ENTRY_STOP_MODE_SEMID, 0 ); + + /** + * The switch on HSI before entering Stop Mode is required on Cut2.0 + * It is useless from Cut2.1 + */ + Switch_On_HSI( ); + } + } + else + { + /** + * The switch on HSI before entering Stop Mode is required on Cut2.0 + * It is useless from Cut2.1 + */ + Switch_On_HSI( ); + } + + /* Release RCC semaphore */ + LL_HSEM_ReleaseLock( HSEM, CFG_HW_RCC_SEMID, 0 ); + + /************************************************************************************ + * ENTER STOP MODE + ***********************************************************************************/ + LL_PWR_SetPowerMode( LL_PWR_MODE_STOP2 ); + + LL_LPM_EnableDeepSleep( ); /**< Set SLEEPDEEP bit of Cortex System Control Register */ + + /** + * This option is used to ensure that store operations are completed + */ +#if defined ( __CC_ARM) + __force_stores( ); +#endif + + __WFI(); +/* USER CODE END PWR_EnterStopMode */ +} + +/** + * @brief Exits Low Power Stop Mode + * @note Enable the pll at 32MHz + * @param none + * @retval none + */ +void PWR_ExitStopMode( void ) +{ +/* USER CODE BEGIN PWR_ExitStopMode */ + /** + * This function is called from CRITICAL SECTION + */ + + /* Release ENTRY_STOP_MODE semaphore */ + LL_HSEM_ReleaseLock( HSEM, CFG_HW_ENTRY_STOP_MODE_SEMID, 0 ); + + while( LL_HSEM_1StepLock( HSEM, CFG_HW_RCC_SEMID ) ); + + if(LL_RCC_GetSysClkSource( ) == LL_RCC_SYS_CLKSOURCE_STATUS_HSI) + { + LL_RCC_HSE_Enable( ); + while(!LL_RCC_HSE_IsReady( )); + LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSE); + while (LL_RCC_GetSysClkSource( ) != LL_RCC_SYS_CLKSOURCE_STATUS_HSE); + } + else + { + /** + * As long as the current application is fine with HSE as system clock source, + * there is nothing to do here + */ + } + + /* Release RCC semaphore */ + LL_HSEM_ReleaseLock( HSEM, CFG_HW_RCC_SEMID, 0 ); + + HAL_ResumeTick(); + +/* USER CODE END PWR_ExitStopMode */ +} + +/** + * @brief Enters Low Power Sleep Mode + * @note ARM exits the function when waking up + * @param none + * @retval none + */ +void PWR_EnterSleepMode( void ) +{ +/* USER CODE BEGIN PWR_EnterSleepMode */ + + HAL_SuspendTick(); + + /************************************************************************************ + * ENTER SLEEP MODE + ***********************************************************************************/ + LL_LPM_EnableSleep( ); /**< Clear SLEEPDEEP bit of Cortex System Control Register */ + + /** + * This option is used to ensure that store operations are completed + */ +#if defined ( __CC_ARM) + __force_stores(); +#endif + + __WFI( ); +/* USER CODE END PWR_EnterSleepMode */ +} + +/** + * @brief Exits Low Power Sleep Mode + * @note ARM exits the function when waking up + * @param none + * @retval none + */ +void PWR_ExitSleepMode( void ) +{ +/* USER CODE BEGIN PWR_ExitSleepMode */ + + HAL_ResumeTick(); + +/* USER CODE END PWR_ExitSleepMode */ +} + +/************************************************************* + * + * LOCAL FUNCTIONS + * + *************************************************************/ +/** + * @brief Switch the system clock on HSI + * @param none + * @retval none + */ +static void Switch_On_HSI( void ) +{ + LL_RCC_HSI_Enable( ); + while(!LL_RCC_HSI_IsReady( )); + LL_RCC_SetSysClkSource( LL_RCC_SYS_CLKSOURCE_HSI ); + LL_RCC_SetSMPSClockSource(LL_RCC_SMPS_CLKSOURCE_HSI); + while (LL_RCC_GetSysClkSource( ) != LL_RCC_SYS_CLKSOURCE_STATUS_HSI); +} + +/* USER CODE BEGIN Private_Functions */ + +/* USER CODE END Private_Functions */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ + diff --git a/smtc_tracker_bootloader_ota/Core/Src/stm32wbxx_it.c b/smtc_tracker_bootloader_ota/Core/Src/stm32wbxx_it.c new file mode 100644 index 0000000..01979a6 --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Src/stm32wbxx_it.c @@ -0,0 +1,182 @@ +/** + ****************************************************************************** + * @file stm32wbxx_it.c + * @author MCD Application Team + * @brief Main Interrupt Service Routines. + * This file provides template for all exceptions handler and + * peripherals interrupt service routine. + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "app_common.h" +#include "stm32wbxx_it.h" + +/* Private typedef -----------------------------------------------------------*/ +/* Private define ------------------------------------------------------------*/ +/* Private macro -------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Private functions ---------------------------------------------------------*/ + +/******************************************************************************/ +/* Cortex-M4 Processor Exceptions Handlers */ +/******************************************************************************/ + +/** + * @brief This function handles NMI exception. + * @param None + * @retval None + */ +void NMI_Handler(void) +{ +} + +/** + * @brief This function handles Hard Fault exception. + * @param None + * @retval None + */ +void HardFault_Handler(void) +{ + /* Go to infinite loop when Hard Fault exception occurs */ + while (1) + { + } +} + +/** + * @brief This function handles SVCall exception. + * @param None + * @retval None + */ +void SVC_Handler(void) +{ +} + +/** + * @brief This function handles Debug Monitor exception. + * @param None + * @retval None + */ +void DebugMon_Handler(void) +{ +} + +/** + * @brief This function handles PendSVC exception. + * @param None + * @retval None + */ +void PendSV_Handler(void) +{ +} + +/** + * @brief This function handles SysTick Handler. + * @param None + * @retval None + */ +void SysTick_Handler(void) +{ + HAL_IncTick(); +} + +/********************************************************************************/ +/* STM32WBxx Peripherals Interrupt Handlers */ +/* Add here the Interrupt Handler for the used peripheral(s), for the */ +/* available peripheral interrupt handler's name please refer to the startup */ +/* file (startup_stm32wb55xx_cm4.s). */ +/********************************************************************************/ + +/** + * @brief This function handles External line + * interrupt request. + * @param None + * @retval None + */ +void PUSH_BUTTON_SW1_EXTI_IRQHandler(void) +{ +} + +/** + * @brief This function handles External line + * interrupt request. + * @param None + * @retval None + */ +void PUSH_BUTTON_SW2_EXTI_IRQHandler(void) +{ +} + +/** + * @brief This function handles External line + * interrupt request. + * @param None + * @retval None + */ +void PUSH_BUTTON_SW3_EXTI_IRQHandler(void) +{ +} + +#if(CFG_HW_USART1_ENABLED == 1) +void USART1_IRQHandler(void) +{ + HW_UART_Interrupt_Handler(hw_uart1); +} +#endif + +#if(CFG_HW_USART1_DMA_TX_SUPPORTED == 1) +void CFG_HW_USART1_DMA_TX_IRQHandler( void ) +{ + HW_UART_DMA_Interrupt_Handler(hw_uart1); +} +#endif + +#if(CFG_HW_LPUART1_ENABLED == 1) +void LPUART1_IRQHandler(void) +{ + HW_UART_Interrupt_Handler(hw_lpuart1); +} +#endif + +#if(CFG_HW_LPUART1_DMA_TX_SUPPORTED == 1) +void CFG_HW_LPUART1_DMA_TX_IRQHandler( void ) +{ + HW_UART_DMA_Interrupt_Handler(hw_lpuart1); +} +#endif + +void RTC_WKUP_IRQHandler(void) +{ + HW_TS_RTC_Wakeup_Handler(); +} + +void IPCC_C1_TX_IRQHandler(void) +{ + HW_IPCC_Tx_Handler(); + + return; +} + +void IPCC_C1_RX_IRQHandler(void) +{ + HW_IPCC_Rx_Handler(); + return; +} + + + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/Core/Src/system_stm32wbxx.c b/smtc_tracker_bootloader_ota/Core/Src/system_stm32wbxx.c new file mode 100644 index 0000000..b1bc367 --- /dev/null +++ b/smtc_tracker_bootloader_ota/Core/Src/system_stm32wbxx.c @@ -0,0 +1,552 @@ +/** + ****************************************************************************** + * @file system_stm32wbxx.c + * @author MCD Application Team + * @brief CMSIS Cortex Device Peripheral Access Layer System Source File + * + * This file provides two functions and one global variable to be called from + * user application: + * - SystemInit(): This function is called at startup just after reset and + * before branch to main program. This call is made inside + * the "startup_stm32wbxx.s" file. + * + * - SystemCoreClock variable: Contains the core clock (HCLK), it can be used + * by the user application to setup the SysTick + * timer or configure other parameters. + * + * - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must + * be called whenever the core clock is changed + * during program execution. + * + * After each device reset the MSI (4 MHz) is used as system clock source. + * Then SystemInit() function is called, in "startup_stm32wbxx.s" file, to + * configure the system clock before to branch to main program. + * + * This file configures the system clock as follows: + *============================================================================= + *----------------------------------------------------------------------------- + * System Clock source | MSI + *----------------------------------------------------------------------------- + * SYSCLK(Hz) | 4000000 + *----------------------------------------------------------------------------- + * HCLK(Hz) | 4000000 + *----------------------------------------------------------------------------- + * AHB Prescaler | 1 + *----------------------------------------------------------------------------- + * APB1 Prescaler | 1 + *----------------------------------------------------------------------------- + * APB2 Prescaler | 1 + *----------------------------------------------------------------------------- + * PLL_M | 1 + *----------------------------------------------------------------------------- + * PLL_N | 8 + *----------------------------------------------------------------------------- + * PLL_P | 7 + *----------------------------------------------------------------------------- + * PLL_Q | 2 + *----------------------------------------------------------------------------- + * PLL_R | 2 + *----------------------------------------------------------------------------- + * PLLSAI1_P | NA + *----------------------------------------------------------------------------- + * PLLSAI1_Q | NA + *----------------------------------------------------------------------------- + * PLLSAI1_R | NA + *----------------------------------------------------------------------------- + * Require 48MHz for USB OTG FS, | Disabled + * SDIO and RNG clock | + *----------------------------------------------------------------------------- + *============================================================================= + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/** @addtogroup CMSIS + * @{ + */ + +/** @addtogroup stm32WBxx_system + * @{ + */ + +/** @addtogroup stm32WBxx_System_Private_Includes + * @{ + */ + +#include "app_common.h" +#include "otp.h" + +#if !defined (HSE_VALUE) +#define HSE_VALUE ((uint32_t)32000000) /*!< Value of the External oscillator in Hz */ +#endif /* HSE_VALUE */ + +#if !defined (MSI_VALUE) +#define MSI_VALUE ((uint32_t)4000000) /*!< Value of the Internal oscillator in Hz*/ +#endif /* MSI_VALUE */ + +#if !defined (HSI_VALUE) +#define HSI_VALUE ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/ +#endif /* HSI_VALUE */ + +#if !defined (LSI_VALUE) +#define LSI_VALUE ((uint32_t)32000) /*!< Value of LSI in Hz*/ +#endif /* LSI_VALUE */ + +#if !defined (LSE_VALUE) +#define LSE_VALUE ((uint32_t)32768) /*!< Value of LSE in Hz*/ +#endif /* LSE_VALUE */ + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_TypesDefinitions + * @{ + */ + +typedef void (*fct_t)(void); +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_Defines + * @{ + */ + +/*!< Uncomment the following line if you need to relocate your vector Table in + Internal SRAM. */ +/* #define VECT_TAB_SRAM */ +/*!< Vector Table base offset field. This value must be a multiple of 0x200. */ +/* #define VECT_TAB_OFFSET 0x0U*/ + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_Macros + * @{ + */ + +/** + * @} + */ + +/** @addtogroup STM32WBxx_System_Private_Variables + * @{ + */ +/* The SystemCoreClock variable is updated in three ways: + 1) by calling CMSIS function SystemCoreClockUpdate() + 2) by calling HAL API function HAL_RCC_GetHCLKFreq() + 3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency + Note: If you use this function to configure the system clock; then there + is no need to call the 2 first functions listed above, since SystemCoreClock + variable is updated automatically. + */ +uint32_t SystemCoreClock = 4000000; /*CPU1: M4 on MSI clock after startup (4MHz)*/ + +const uint32_t AHBPrescTable[16] = {1, 3, 5, 1, 1, 6, 10, 32, 2, 4, 8, 16, 64, 128, 256, 512}; /* eqv. division factor used for Dory*/ +/* index=[0,...15]*/ +const uint32_t APBPrescTable[8] = {0, 0, 0, 0, 1, 2, 3, 4}; + +const uint32_t MSIRangeTable[16UL] = {100000UL, 200000UL, 400000UL, 800000UL, 1000000UL, 2000000UL, \ + 4000000UL, 8000000UL, 16000000UL, 24000000UL, 32000000UL, 48000000UL, 0UL, 0UL, 0UL, 0UL}; /* 0UL values are incorrect cases */ + +const uint32_t SmpsPrescalerTable[4][6]={{1,3,2,2,1,2}, \ + {2,6,4,3,2,4}, \ + {4,12,8,6,4,8}, \ + {4,12,8,6,4,8}}; + +/** + * @} + */ + + /** @addtogroup STM32WBxx_System_Private_FunctionPrototypes + * @{ + */ + + /** + * @} + */ + + /** @addtogroup STM32WBxx_System_Private_Functions + * @{ + */ + +/****************************/ +static void JumpFwApp( void ); +static void BootModeCheck( void ); +static void JumpSelectionOnPowerUp( void ); + +/** + * Return 0 if FW App not valid + * Return 1 if Fw App valid + */ +static uint8_t CheckFwAppValidity( void ); + + +static uint8_t CheckFwAppValidity( void ) +{ + uint8_t status; + uint32_t magic_keyword_address; + uint32_t last_user_flash_address; + + magic_keyword_address = *(uint32_t*)(FLASH_BASE + (CFG_APP_START_SECTOR_INDEX * 0x1000 + 0x140)); + last_user_flash_address = (((READ_BIT(FLASH->SFR, FLASH_SFR_SFSA) >> FLASH_SFR_SFSA_Pos) << 12) + FLASH_BASE) - 4; + if( (magic_keyword_address < FLASH_BASE) || (magic_keyword_address > last_user_flash_address) ) + { + /** + * The address is not valid + */ + status = 0; + } + else + { + if( (*(uint32_t*)magic_keyword_address) != 0x94448A29 ) + { + /** + * A firmware update procedure did not complete + */ + status = 0; + } + else + { + /** + * The firmware application is available + */ + status = 1; + } + } + + return status; +} + +/** + * Jump to existing FW App in flash + * It never returns + */ +static void JumpFwApp( void ) +{ + fct_t app_reset_handler; + + SCB->VTOR = FLASH_BASE + (CFG_APP_START_SECTOR_INDEX * 0x1000); + __set_MSP(*(uint32_t*)(FLASH_BASE + (CFG_APP_START_SECTOR_INDEX * 0x1000))); + app_reset_handler = (fct_t)(*(uint32_t*)(FLASH_BASE + (CFG_APP_START_SECTOR_INDEX * 0x1000) + 4)); + app_reset_handler(); + + /** + * app_reset_handler() never returns. + * However, if for any reason a PUSH instruction is added at the entry of JumpFwApp(), + * we need to make sure the POP instruction is not there before app_reset_handler() is called + * The way to ensure this is to add a dummy code after app_reset_handler() is called + * This prevents app_reset_handler() to be the last code in the function. + */ + __WFI(); + + + return; +} + +/** + * Check the Boot mode request + * Depending on the result, the CPU may either jump to an existing application in the user flash + * or keep on running the code to start the OTA loader + */ +static void BootModeCheck( void ) +{ + if(LL_RCC_IsActiveFlag_SFTRST( ) || LL_RCC_IsActiveFlag_OBLRST( )) + { + /** + * The SRAM1 content is kept on Software Reset. + * In the Ble_Ota application, the first address of the SRAM1 indicates which kind of action has been requested + */ + + /** + * Check Boot Mode from SRAM1 + */ + if((CFG_OTA_REBOOT_VAL_MSG == CFG_REBOOT_ON_FW_APP) && (CheckFwAppValidity( ) != 0)) + { + /** + * The user has requested to start on the firmware application and it has been checked + * a valid application is ready + * Jump now on the application + */ + JumpFwApp(); + } + else if((CFG_OTA_REBOOT_VAL_MSG == CFG_REBOOT_ON_FW_APP) && (CheckFwAppValidity( ) == 0)) + { + /** + * The user has requested to start on the firmware application but there is no valid application + * Erase all sectors specified by byte1 and byte1 in SRAM1 to download a new App. + */ + CFG_OTA_REBOOT_VAL_MSG = CFG_REBOOT_ON_BLE_OTA_APP; /* Request to reboot on BLE_Ota application */ + CFG_OTA_START_SECTOR_IDX_VAL_MSG = CFG_APP_START_SECTOR_INDEX; + CFG_OTA_NBR_OF_SECTOR_VAL_MSG = 0xFF; + } + else if(CFG_OTA_REBOOT_VAL_MSG == CFG_REBOOT_ON_BLE_OTA_APP) + { + /** + * It has been requested to reboot on BLE_Ota application to download data + */ + } + else if(CFG_OTA_REBOOT_VAL_MSG == CFG_REBOOT_ON_CPU2_UPGRADE) + { + /** + * It has been requested to reboot on BLE_Ota application to keep running the firmware upgrade process + * + */ + } + else + { + /** + * There should be no use case to be there because the device already starts from power up + * and the SRAM1 is then filled with the value define by the user + * However, it could be that a reset occurs just after a power up and in that case, the Ble_Ota + * will be running but the sectors to download a new App may not be erased + */ + JumpSelectionOnPowerUp( ); + } + } + else + { + /** + * On Power up, the content of SRAM1 is random + * The only thing that could be done is to jump on either the firmware application + * or the Ble_Ota application + */ + JumpSelectionOnPowerUp( ); + } + + /** + * Return to the startup file and run the Ble_Ota application + */ + return; +} + +static void JumpSelectionOnPowerUp( void ) +{ + /** + * Check if there is a FW App + */ + if(CheckFwAppValidity( ) != 0) + { + /** + * The SRAM1 is random + * Initialize SRAM1 to indicate we requested to reboot of firmware application + */ + CFG_OTA_REBOOT_VAL_MSG = CFG_REBOOT_ON_FW_APP; + + /** + * A valid application is available + * Jump now on the application + */ + JumpFwApp(); + } + else + { + /** + * The SRAM1 is random + * Initialize SRAM1 to indicate we requested to reboot of BLE_Ota application + */ + CFG_OTA_REBOOT_VAL_MSG = CFG_REBOOT_ON_BLE_OTA_APP; + + /** + * There is no valid application available + * Erase all sectors specified by byte1 and byte1 in SRAM1 to download a new App. + */ + CFG_OTA_START_SECTOR_IDX_VAL_MSG = CFG_APP_START_SECTOR_INDEX; + CFG_OTA_NBR_OF_SECTOR_VAL_MSG = 0xFF; + } + return; +} + +/** + * @brief Setup the microcontroller system. + * @param None + * @retval None + */ +void SystemInit(void) +{ + OTP_ID0_t * p_otp; + + BootModeCheck(); + + /* FPU settings ------------------------------------------------------------*/ +#if (__FPU_PRESENT == 1) && (__FPU_USED == 1) + SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2)); /* set CP10 and CP11 Full Access */ +#endif + + /** + * Read HSE_Tuning from OTP + */ + p_otp = (OTP_ID0_t *) OTP_Read(0); + if (p_otp) + { + LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning); + } + + LL_RCC_HSE_Enable(); + + /** + * Set FLASH latency to 1WS + */ + LL_FLASH_SetLatency( LL_FLASH_LATENCY_1 ); + while( LL_FLASH_GetLatency() != LL_FLASH_LATENCY_1 ); + + /** + * Switch to HSE + * + */ + while(!LL_RCC_HSE_IsReady()); + LL_RCC_SetSysClkSource( LL_RCC_SYS_CLKSOURCE_HSE ); + while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSE); + + /** + * Switch OFF MSI + */ + LL_RCC_MSI_Disable(); + + + /* Configure the Vector Table location add offset address ------------------*/ +#if defined(VECT_TAB_SRAM) + /* program in SRAM1 */ + SCB->VTOR = RAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM1 for CPU1 */ +#elif defined(VECT_TAB_OFFSET) + SCB->VTOR = VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */ +#endif + +} + +/** + * @brief Update SystemCoreClock variable according to Clock Register Values. + * The SystemCoreClock variable contains the core clock (HCLK), it can + * be used by the user application to setup the SysTick timer or configure + * other parameters. + * + * @note Each time the core clock (HCLK) changes, this function must be called + * to update SystemCoreClock variable value. Otherwise, any configuration + * based on this variable will be incorrect. + * + * @note - The system frequency computed by this function is not the real + * frequency in the chip. It is calculated based on the predefined + * constant and the selected clock source: + * + * - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*) + * + * - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**) + * + * - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***) + * + * - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***) + * or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors. + * + * (*) MSI_VALUE is a constant defined in stm32wbxx_hal.h file (default value + * 4 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * + * (**) HSI_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value + * 16 MHz) but the real value may vary depending on the variations + * in voltage and temperature. + * + * (***) HSE_VALUE is a constant defined in stm32wbxx_hal_conf.h file (default value + * 32 MHz), user has to ensure that HSE_VALUE is same as the real + * frequency of the crystal used. Otherwise, this function may + * have wrong result. + * + * - The result of this function could be not correct when using fractional + * value for HSE crystal. + * + * @param None + * @retval None + */ +void SystemCoreClockUpdate(void) +{ + uint32_t tmp = 0, msirange = 0, pllvco = 0, pllr = 2, pllsource = 0, pllm = 2; + + /* Get MSI Range frequency--------------------------------------------------*/ + + /*MSI frequency range in Hz*/ + msirange = MSIRangeTable[(RCC->CR & RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos]; + + /*SystemCoreClock=HAL_RCC_GetSysClockFreq();*/ + /* Get SYSCLK source -------------------------------------------------------*/ + switch (RCC->CFGR & RCC_CFGR_SWS) + { + case 0x00: /* MSI used as system clock source */ + SystemCoreClock = msirange; + break; + + case 0x04: /* HSI used as system clock source */ + /* HSI used as system clock source */ + SystemCoreClock = HSI_VALUE; + break; + + case 0x08: /* HSE used as system clock source */ + SystemCoreClock = HSE_VALUE; + break; + + case 0x0C: /* PLL used as system clock source */ + /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN + SYSCLK = PLL_VCO / PLLR + */ + pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC); + pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1 ; + + switch (pllsource) + { + case 0x02: /* HSI used as PLL clock source */ + pllvco = (HSI_VALUE / pllm); + break; + + case 0x03: /* HSE used as PLL clock source */ + pllvco = (HSE_VALUE / pllm); + break; + + default: /* MSI used as PLL clock source */ + pllvco = (msirange / pllm); + break; + } + + pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos); + pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1); + + SystemCoreClock = pllvco/pllr; + break; + + default: + SystemCoreClock = msirange; + break; + } + + /* Compute HCLK clock frequency --------------------------------------------*/ + /* Get HCLK1 prescaler */ + tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)]; + /* HCLK clock frequency */ + SystemCoreClock = SystemCoreClock / tmp; + +} + + +/** + * @} + */ + +/** + * @} + */ + +/** + * @} + */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota.uvoptx b/smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota.uvoptx new file mode 100644 index 0000000..04bbe56 --- /dev/null +++ b/smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota.uvoptx @@ -0,0 +1,999 @@ + + + + 1.0 + +
      ### uVision Project, (C) Keil Software
      + + + *.c + *.s*; *.src; *.a* + *.obj; *.o + *.lib + *.txt; *.h; *.inc + *.plm + *.cpp + 0 + + + + 0 + 0 + + + + BLE_Ota + 0x4 + ARM-ADS + + 8000000 + + 1 + 1 + 0 + 1 + 0 + + + 1 + 65535 + 0 + 0 + 0 + + + 79 + 66 + 8 + + + + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 0 + 0 + 0 + 0 + + + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + + + 1 + 0 + 1 + + 18 + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 6 + + + + + + + + + + + STLink\ST-LINKIII-KEIL_SWO.dll + + + + 0 + ARMRTXEVENTFLAGS + -L70 -Z18 -C0 -M0 -T1 + + + 0 + DLGTARM + (1010=-1,-1,-1,-1,0)(1007=-1,-1,-1,-1,0)(1008=-1,-1,-1,-1,0)(1009=-1,-1,-1,-1,0)(1012=-1,-1,-1,-1,0) + + + 0 + ARMDBGFLAGS + + + + 0 + DLGUARM + (105=-1,-1,-1,-1,0) + + + 0 + ST-LINKIII-KEIL_SWO + -U0670FF545253675187134515 -O206 -SF4000 -C0 -A0 -I0 -HNlocalhost -HP7184 -P1 -N00("ARM CoreSight SW-DP") -D00(6BA02477) -L00(0) -TO131090 -TC10000000 -TT10000000 -TP21 -TDS8004 -TDT0 -TDC1F -TIEFFFFFFFF -TIP8 -FO15 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4.FLM -FS08000000 -FL0100000 -FP0($$Device:STM32WB55RGVx$CMSIS\Flash\STM32WB_M4.FLM) + + + 0 + UL2CM3 + UL2CM3(-S0 -C0 -P0 -FD20000000 -FC1000 -FN1 -FF0STM32WB_M4 -FS08000000 -FL0100000 -FP0($$Device:STM32WB55RGVx$CMSIS\Flash\STM32WB_M4.FLM)) + + + + + + 0 + 1 + first_secure_sector_idx,0x0A + + + 1 + 1 + p_erase_init.Page + + + 2 + 1 + p_erase_init.NbPages,0x0A + + + 3 + 1 + p_erase_init,0x0A + + + 4 + 1 + page_error + + + 5 + 1 + pEraseInit->Page + + + 6 + 1 + p_erase_init.Page + + + 7 + 1 + first_secure_sector_idx + + + + + 1 + 0 + 0x080C9000 + 0 + + + + + 4 + 0 + UART_STATE_READYTORECEIVE + 0 + + + + 0 + + + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + 0 + 0 + 0 + + + + + + + + + + + + + Application/Core + 1 + 0 + 0 + 0 + + 1 + 1 + 1 + 0 + 0 + 0 + ../Core/Src/app_debug.c + app_debug.c + 0 + 0 + + + 1 + 2 + 1 + 0 + 0 + 0 + ../Core/Src/app_entry.c + app_entry.c + 0 + 0 + + + 1 + 3 + 1 + 0 + 0 + 0 + ../Core/Src/stm32_lpm_if.c + stm32_lpm_if.c + 0 + 0 + + + 1 + 4 + 1 + 0 + 0 + 0 + ../Core/Src/hw_timerserver.c + hw_timerserver.c + 0 + 0 + + + 1 + 5 + 1 + 0 + 0 + 0 + ../Core/Src/hw_uart.c + hw_uart.c + 0 + 0 + + + 1 + 6 + 1 + 0 + 0 + 0 + ../Core/Src/main.c + main.c + 0 + 0 + + + 1 + 7 + 1 + 0 + 0 + 0 + ../Core/Src/stm32wbxx_it.c + stm32wbxx_it.c + 0 + 0 + + + + + Application/MDK-ARM + 1 + 0 + 0 + 0 + + 2 + 8 + 2 + 0 + 0 + 0 + startup_stm32wb55xx_cm4.s + startup_stm32wb55xx_cm4.s + 0 + 0 + + + + + Application/STM32_WPAN/app + 1 + 0 + 0 + 0 + + 3 + 9 + 1 + 0 + 0 + 0 + ../STM32_WPAN/App/app_ble.c + app_ble.c + 0 + 0 + + + 3 + 10 + 1 + 0 + 0 + 0 + ../STM32_WPAN/App/otas_app.c + otas_app.c + 0 + 0 + + + + + Application/STM32_WPAN/target + 1 + 0 + 0 + 0 + + 4 + 11 + 1 + 0 + 0 + 0 + ../STM32_WPAN/Target/hw_ipcc.c + hw_ipcc.c + 0 + 0 + + + + + Doc + 1 + 0 + 0 + 0 + + 5 + 12 + 5 + 0 + 0 + 0 + ../readme.txt + readme.txt + 0 + 0 + + + + + Drivers/BSP/Tracker_board + 1 + 0 + 0 + 0 + + 6 + 13 + 1 + 0 + 0 + 0 + ..\stm32wbxx_tracker\stm32wbxx_tracker.c + stm32wbxx_tracker.c + 0 + 0 + + + + + Drivers/CMSIS + 1 + 0 + 0 + 0 + + 7 + 14 + 1 + 0 + 0 + 0 + ../Core/Src/system_stm32wbxx.c + system_stm32wbxx.c + 0 + 0 + + + + + Drivers/STM32WBxx_HAL_Driver + 0 + 0 + 0 + 0 + + 8 + 15 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + stm32wbxx_hal.c + 0 + 0 + + + 8 + 16 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + stm32wbxx_hal_adc.c + 0 + 0 + + + 8 + 17 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + stm32wbxx_hal_adc_ex.c + 0 + 0 + + + 8 + 18 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + stm32wbxx_hal_cortex.c + 0 + 0 + + + 8 + 19 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + stm32wbxx_hal_dma.c + 0 + 0 + + + 8 + 20 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + stm32wbxx_hal_flash.c + 0 + 0 + + + 8 + 21 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + stm32wbxx_hal_flash_ex.c + 0 + 0 + + + 8 + 22 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + stm32wbxx_hal_gpio.c + 0 + 0 + + + 8 + 23 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + stm32wbxx_hal_pwr.c + 0 + 0 + + + 8 + 24 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + stm32wbxx_hal_pwr_ex.c + 0 + 0 + + + 8 + 25 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + stm32wbxx_hal_rcc.c + 0 + 0 + + + 8 + 26 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + stm32wbxx_hal_rcc_ex.c + 0 + 0 + + + 8 + 27 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + stm32wbxx_hal_rtc.c + 0 + 0 + + + 8 + 28 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + stm32wbxx_hal_rtc_ex.c + 0 + 0 + + + 8 + 29 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + stm32wbxx_hal_spi.c + 0 + 0 + + + 8 + 30 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + stm32wbxx_hal_spi_ex.c + 0 + 0 + + + 8 + 31 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + stm32wbxx_hal_uart.c + 0 + 0 + + + 8 + 32 + 1 + 0 + 0 + 0 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + stm32wbxx_hal_uart_ex.c + 0 + 0 + + + + + Middlewares/STM32_WPAN/ble/blesvc + 0 + 0 + 0 + 0 + + 9 + 33 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/otas_stm.c + otas_stm.c + 0 + 0 + + + 9 + 34 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + svc_ctl.c + 0 + 0 + + + + + Middlewares/STM32_WPAN/ble/core + 0 + 0 + 0 + 0 + + 10 + 35 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + ble_gap_aci.c + 0 + 0 + + + 10 + 36 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + ble_gatt_aci.c + 0 + 0 + + + 10 + 37 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + ble_hal_aci.c + 0 + 0 + + + 10 + 38 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + ble_hci_le.c + 0 + 0 + + + 10 + 39 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + ble_l2cap_aci.c + 0 + 0 + + + 10 + 40 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + osal.c + 0 + 0 + + + + + Middlewares/STM32_WPAN/interface/patterns/ble_thread/shci + 0 + 0 + 0 + 0 + + 11 + 41 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + shci.c + 0 + 0 + + + + + Middlewares/STM32_WPAN/interface/patterns/ble_thread/tl + 0 + 0 + 0 + 0 + + 12 + 42 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + hci_tl.c + 0 + 0 + + + 12 + 43 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + shci_tl.c + 0 + 0 + + + 12 + 44 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + hci_tl_if.c + 0 + 0 + + + 12 + 45 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + shci_tl_if.c + 0 + 0 + + + 12 + 46 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + tl_mbox.c + 0 + 0 + + + + + Middlewares/STM32_WPAN/utilities + 0 + 0 + 0 + 0 + + 13 + 47 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + dbg_trace.c + 0 + 0 + + + 13 + 48 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + otp.c + 0 + 0 + + + 13 + 49 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + stm_list.c + 0 + 0 + + + 13 + 50 + 1 + 0 + 0 + 0 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + stm_queue.c + 0 + 0 + + + + + Utilities + 0 + 0 + 0 + 0 + + 14 + 51 + 1 + 0 + 0 + 0 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + stm32_lpm.c + 0 + 0 + + + 14 + 52 + 1 + 0 + 0 + 0 + ../../Utilities/sequencer/stm32_seq.c + stm32_seq.c + 0 + 0 + + + + + ::CMSIS + 0 + 0 + 0 + 1 + + +       diff --git a/smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota.uvprojx b/smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota.uvprojx new file mode 100644 index 0000000..bf2d706 --- /dev/null +++ b/smtc_tracker_bootloader_ota/MDK-ARM/BLE_Ota.uvprojx @@ -0,0 +1,732 @@ + + + + 2.1 + +
      ### uVision Project, (C) Keil Software
      + + + + BLE_Ota + 0x4 + ARM-ADS + 5060750::V5.06 update 6 (build 750)::ARMCC + 0 + + + STM32WB55RGVx + STMicroelectronics + Keil.STM32WBxx_DFP.1.1.0 + http://www.keil.com/pack/ + IROM(0x08000000-0x807FFFF) IRAM(0x20000004-0x2002FC03) CLOCK(8000000) FPU2 CPUTYPE("Cortex-M4") + + + + + + + + + + + + + + + $$Device:STM32WB55RGVx$CMSIS\SVD\STM32WB55_CM4.svd + 0 + 0 + + + + + + + 0 + 0 + 0 + 0 + 1 + + BLE_Ota\Exe\ + BLE_Ota + 1 + 0 + 1 + 1 + 0 + + 1 + 0 + 0 + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 0 + 0 + + + 0 + 0 + 0 + 0 + + + 1 + 0 + $K\ARM\ARMCC\bin\fromelf.exe --bin --output=@L.bin !L + + 0 + 0 + 0 + 0 + + 0 + + + + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 3 + + + 0 + + + SARMCM3.DLL + -REMAP -MPU + DCM.DLL + -pCM4 + SARMCM3.DLL + -MPU + TCM.DLL + -pCM4 + + + + 1 + 0 + 0 + 0 + 16 + + + + + 1 + 0 + 0 + 1 + 1 + 4101 + + 0 + STLink\ST-LINKIII-KEIL_SWO.dll + "" () + + + + + 0 + + + + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 1 + 1 + 0 + 1 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 0 + 0 + "Cortex-M4" + + 0 + 0 + 0 + 1 + 1 + 0 + 0 + 2 + 0 + 0 + 0 + 8 + 1 + 0 + 0 + 0 + 3 + 3 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 1 + 0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000004 + 0x2fc00 + + + 1 + 0x8000000 + 0x80000 + + + 0 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x0 + 0x0 + + + 1 + 0x8000000 + 0x80000 + + + 1 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x0 + 0x0 + + + 0 + 0x20000004 + 0x2fc00 + + + 0 + 0x0 + 0x0 + + + + + + 1 + 1 + 0 + 0 + 1 + 0 + 0 + 0 + 0 + 0 + 2 + 0 + 0 + 1 + 0 + 0 + 1 + 1 + 1 + 1 + 0 + 0 + 0 + + --diag_suppress 111 + USE_STM32WBXX_NUCLEO,STM32WB55xx,USE_HAL_DRIVER,CORE_CM4,USE_STM32WBXX_TRACKER + + ../../Middlewares/ST/STM32_WPAN/ble/core/template;../../Middlewares/ST/STM32_WPAN/ble/core/auto;../../Middlewares/ST/STM32_WPAN;../../Drivers/CMSIS/Device/ST/STM32WBxx/Include;../../Drivers/STM32WBxx_HAL_Driver/Inc;../../Middlewares/ST/STM32_WPAN/ble/core/Inc;../../Middlewares/ST/STM32_WPAN/ble/core/;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl;../../Middlewares/ST/STM32_WPAN/utilities;../../Utilities/lpm/tiny_lpm;../../Utilities/sequencer;../../Drivers/CMSIS/Include;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci;../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread;../../Middlewares/ST/STM32_WPAN/ble;../Core/Inc;../STM32_WPAN/app;..\stm32wbxx_tracker + + + + 1 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + 0 + + + + + + + + + 0 + 0 + 0 + 0 + 1 + 0 + 0x08000000 + 0x20000000 + + .\stm32wb55xx_flash_cm4.sct + + + + + + + + + + + Application/Core + + + app_debug.c + 1 + ../Core/Src/app_debug.c + + + app_entry.c + 1 + ../Core/Src/app_entry.c + + + stm32_lpm_if.c + 1 + ../Core/Src/stm32_lpm_if.c + + + hw_timerserver.c + 1 + ../Core/Src/hw_timerserver.c + + + hw_uart.c + 1 + ../Core/Src/hw_uart.c + + + main.c + 1 + ../Core/Src/main.c + + + stm32wbxx_it.c + 1 + ../Core/Src/stm32wbxx_it.c + + + + + Application/MDK-ARM + + + startup_stm32wb55xx_cm4.s + 2 + startup_stm32wb55xx_cm4.s + + + + + Application/STM32_WPAN/app + + + app_ble.c + 1 + ../STM32_WPAN/App/app_ble.c + + + otas_app.c + 1 + ../STM32_WPAN/App/otas_app.c + + + + + Application/STM32_WPAN/target + + + hw_ipcc.c + 1 + ../STM32_WPAN/Target/hw_ipcc.c + + + + + Doc + + + readme.txt + 5 + ../readme.txt + + + + + Drivers/BSP/Tracker_board + + + stm32wbxx_tracker.c + 1 + ..\stm32wbxx_tracker\stm32wbxx_tracker.c + + + + + Drivers/CMSIS + + + system_stm32wbxx.c + 1 + ../Core/Src/system_stm32wbxx.c + + + + + Drivers/STM32WBxx_HAL_Driver + + + stm32wbxx_hal.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal.c + + + stm32wbxx_hal_adc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc.c + + + stm32wbxx_hal_adc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_adc_ex.c + + + stm32wbxx_hal_cortex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_cortex.c + + + stm32wbxx_hal_dma.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_dma.c + + + stm32wbxx_hal_flash.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash.c + + + stm32wbxx_hal_flash_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_flash_ex.c + + + stm32wbxx_hal_gpio.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_gpio.c + + + stm32wbxx_hal_pwr.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr.c + + + stm32wbxx_hal_pwr_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_pwr_ex.c + + + stm32wbxx_hal_rcc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc.c + + + stm32wbxx_hal_rcc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rcc_ex.c + + + stm32wbxx_hal_rtc.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc.c + + + stm32wbxx_hal_rtc_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_rtc_ex.c + + + stm32wbxx_hal_spi.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi.c + + + stm32wbxx_hal_spi_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_spi_ex.c + + + stm32wbxx_hal_uart.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart.c + + + stm32wbxx_hal_uart_ex.c + 1 + ../../Drivers/STM32WBxx_HAL_Driver/Src/stm32wbxx_hal_uart_ex.c + + + + + Middlewares/STM32_WPAN/ble/blesvc + + + otas_stm.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/otas_stm.c + + + svc_ctl.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/svc/Src/svc_ctl.c + + + + + Middlewares/STM32_WPAN/ble/core + + + ble_gap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.c + + + ble_gatt_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.c + + + ble_hal_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.c + + + ble_hci_le.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.c + + + ble_l2cap_aci.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.c + + + osal.c + 1 + ../../Middlewares/ST/STM32_WPAN/ble/core/template/osal.c + + + + + Middlewares/STM32_WPAN/interface/patterns/ble_thread/shci + + + shci.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.c + + + + + Middlewares/STM32_WPAN/interface/patterns/ble_thread/tl + + + hci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.c + + + shci_tl.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl.c + + + hci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl_if.c + + + shci_tl_if.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/shci_tl_if.c + + + tl_mbox.c + 1 + ../../Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl_mbox.c + + + + + Middlewares/STM32_WPAN/utilities + + + dbg_trace.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/dbg_trace.c + + + otp.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/otp.c + + + stm_list.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_list.c + + + stm_queue.c + 1 + ../../Middlewares/ST/STM32_WPAN/utilities/stm_queue.c + + + + + Utilities + + + stm32_lpm.c + 1 + ../../Utilities/lpm/tiny_lpm/stm32_lpm.c + + + stm32_seq.c + 1 + ../../Utilities/sequencer/stm32_seq.c + + + + + ::CMSIS + + + + + + + + + + + + + + + + + + +       diff --git a/smtc_tracker_bootloader_ota/MDK-ARM/EventRecorderStub.scvd b/smtc_tracker_bootloader_ota/MDK-ARM/EventRecorderStub.scvd new file mode 100644 index 0000000..2956b29 --- /dev/null +++ b/smtc_tracker_bootloader_ota/MDK-ARM/EventRecorderStub.scvd @@ -0,0 +1,9 @@ + + + + + + + + + diff --git a/smtc_tracker_bootloader_ota/MDK-ARM/RTE/_BLE_Ota/RTE_Components.h b/smtc_tracker_bootloader_ota/MDK-ARM/RTE/_BLE_Ota/RTE_Components.h new file mode 100644 index 0000000..9424852 --- /dev/null +++ b/smtc_tracker_bootloader_ota/MDK-ARM/RTE/_BLE_Ota/RTE_Components.h @@ -0,0 +1,21 @@ + +/* + * Auto generated Run-Time-Environment Configuration File + * *** Do not modify ! *** + * + * Project: 'BLE_Ota' + * Target: 'BLE_Ota' + */ + +#ifndef RTE_COMPONENTS_H +#define RTE_COMPONENTS_H + + +/* + * Define the Device Header File: + */ +#define CMSIS_device_header "stm32wbxx.h" + + + +#endif /* RTE_COMPONENTS_H */ diff --git a/smtc_tracker_bootloader_ota/MDK-ARM/startup_stm32wb55xx_cm4.lst b/smtc_tracker_bootloader_ota/MDK-ARM/startup_stm32wb55xx_cm4.lst new file mode 100644 index 0000000..9f63959 --- /dev/null +++ b/smtc_tracker_bootloader_ota/MDK-ARM/startup_stm32wb55xx_cm4.lst @@ -0,0 +1,1530 @@ + + + +ARM Macro Assembler Page 1 + + + 1 00000000 ;******************************************************* + *********************** + 2 00000000 ;* File Name : startup_stm32wb55xx_cm4.s + 3 00000000 ;* Author : MCD Application Team + 4 00000000 ;* Description : STM32WB55xx devices vector table + for MDK-ARM toolchain. + 5 00000000 ;* This module performs: + 6 00000000 ;* - Set the initial SP + 7 00000000 ;* - Set the initial PC == Reset_Ha + ndler + 8 00000000 ;* - Set the vector table entries w + ith the exceptions ISR address + 9 00000000 ;* - Branches to __main in the C li + brary (which eventually + 10 00000000 ;* calls main()). + 11 00000000 ;* After Reset the CortexM4 process + or is in Thread mode, + 12 00000000 ;* priority is Privileged, and the + Stack is set to Main. + 13 00000000 ;* <<< Use Configuration Wizard in Context Menu >>> + 14 00000000 ;******************************************************* + *********************** + 15 00000000 ;* @attention + 16 00000000 ;* + 17 00000000 ;* Copyright (c) 2019 STMicroelectronics. All rights res + erved. + 18 00000000 ;* + 19 00000000 ;* This software component is licensed by ST under BSD 3 + -Clause license, + 20 00000000 ;* the "License"; You may not use this file except in co + mpliance with the + 21 00000000 ;* License. You may obtain a copy of the License at: + 22 00000000 ;* opensource.org/licenses/BSD-3- + Clause + 23 00000000 ;* + 24 00000000 ;******************************************************* + *********************** + 25 00000000 + 26 00000000 ; Amount of memory (in bytes) allocated for Stack + 27 00000000 ; Tailor this value to your application needs + 28 00000000 ; Stack Configuration + 29 00000000 ; Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> + 30 00000000 ; + 31 00000000 + 32 00000000 00001000 + Stack_Size + EQU 0x1000 + 33 00000000 + 34 00000000 AREA STACK, NOINIT, READWRITE, ALIGN +=3 + 35 00000000 Stack_Mem + SPACE Stack_Size + 36 00001000 __initial_sp + 37 00001000 + 38 00001000 + 39 00001000 ; Heap Configuration + 40 00001000 ; Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> + 41 00001000 ; + 42 00001000 + + + +ARM Macro Assembler Page 2 + + + 43 00001000 00000400 + Heap_Size + EQU 0x400 + 44 00001000 + 45 00001000 AREA HEAP, NOINIT, READWRITE, ALIGN= +3 + 46 00000000 __heap_base + 47 00000000 Heap_Mem + SPACE Heap_Size + 48 00000400 __heap_limit + 49 00000400 + 50 00000400 PRESERVE8 + 51 00000400 THUMB + 52 00000400 + 53 00000400 + 54 00000400 ; Vector Table Mapped to Address 0 at Reset + 55 00000400 AREA RESET, DATA, READONLY + 56 00000000 EXPORT __Vectors + 57 00000000 EXPORT __Vectors_End + 58 00000000 EXPORT __Vectors_Size + 59 00000000 + 60 00000000 00000000 + __Vectors + DCD __initial_sp ; Top of Stack + 61 00000004 00000000 DCD Reset_Handler ; Reset Handler + 62 00000008 00000000 DCD NMI_Handler ; NMI Handler + 63 0000000C 00000000 DCD HardFault_Handler ; Hard Fault + Handler + 64 00000010 00000000 DCD MemManage_Handler + ; MPU Fault Handler + + 65 00000014 00000000 DCD BusFault_Handler + ; Bus Fault Handler + + 66 00000018 00000000 DCD UsageFault_Handler ; Usage Faul + t Handler + 67 0000001C 00000000 DCD 0 ; Reserved + 68 00000020 00000000 DCD 0 ; Reserved + 69 00000024 00000000 DCD 0 ; Reserved + 70 00000028 00000000 DCD 0 ; Reserved + 71 0000002C 00000000 DCD SVC_Handler ; SVCall Handler + 72 00000030 00000000 DCD DebugMon_Handler ; Debug Monito + r Handler + 73 00000034 00000000 DCD 0 ; Reserved + 74 00000038 00000000 DCD PendSV_Handler ; PendSV Handler + + 75 0000003C 00000000 DCD SysTick_Handler + ; SysTick Handler + 76 00000040 + 77 00000040 ; External Interrupts + 78 00000040 00000000 DCD WWDG_IRQHandler + ; Window WatchDog + 79 00000044 00000000 DCD PVD_PVM_IRQHandler ; PVD and PV + M detector + 80 00000048 00000000 DCD TAMP_STAMP_LSECSS_IRQHandler ; + RTC Tamper and Time + Stamp Interrupts an + d LSECSS Interrupts + + + + +ARM Macro Assembler Page 3 + + + 81 0000004C 00000000 DCD RTC_WKUP_IRQHandler ; RTC Wakeu + p Interrupt + 82 00000050 00000000 DCD FLASH_IRQHandler ; FLASH global + Interrupt + 83 00000054 00000000 DCD RCC_IRQHandler ; RCC Interrupt + 84 00000058 00000000 DCD EXTI0_IRQHandler ; EXTI Line 0 + Interrupt + 85 0000005C 00000000 DCD EXTI1_IRQHandler ; EXTI Line 1 + Interrupt + 86 00000060 00000000 DCD EXTI2_IRQHandler ; EXTI Line 2 + Interrupt + 87 00000064 00000000 DCD EXTI3_IRQHandler ; EXTI Line 3 + Interrup + 88 00000068 00000000 DCD EXTI4_IRQHandler ; EXTI Line 4 + Interrupt + 89 0000006C 00000000 DCD DMA1_Channel1_IRQHandler ; DMA1 + Channel 1 Interrup + t + 90 00000070 00000000 DCD DMA1_Channel2_IRQHandler ; DMA1 + Channel 2 Interrup + t + 91 00000074 00000000 DCD DMA1_Channel3_IRQHandler ; DMA1 + Channel 3 Interrup + t + 92 00000078 00000000 DCD DMA1_Channel4_IRQHandler ; DMA1 + Channel 4 Interrup + t + 93 0000007C 00000000 DCD DMA1_Channel5_IRQHandler ; DMA1 + Channel 5 Interrup + t + 94 00000080 00000000 DCD DMA1_Channel6_IRQHandler ; DMA1 + Channel 6 Interrup + t + 95 00000084 00000000 DCD DMA1_Channel7_IRQHandler ; DMA1 + Channel 7 Interrup + t + 96 00000088 00000000 DCD ADC1_IRQHandler + ; ADC1 Interrupt + 97 0000008C 00000000 DCD USB_HP_IRQHandler ; USB High Pr + iority Interrupt + 98 00000090 00000000 DCD USB_LP_IRQHandler ; USB Low Pri + ority Interrupt + 99 00000094 00000000 DCD C2SEV_PWR_C2H_IRQHandler ; CPU + M0+ SEV Interrupt + 100 00000098 00000000 DCD COMP_IRQHandler ; COMP1 and COM + P2 Interrupts + 101 0000009C 00000000 DCD EXTI9_5_IRQHandler ; EXTI Lines + [9:5] Interrupt + 102 000000A0 00000000 DCD TIM1_BRK_IRQHandler ; TIM1 Brea + k Interrupt + 103 000000A4 00000000 DCD TIM1_UP_TIM16_IRQHandler ; TIM1 + Update and TIM16 g + lobal Interrupts + 104 000000A8 00000000 DCD TIM1_TRG_COM_TIM17_IRQHandler ; + TIM1 Trigger and C + ommunication and TI + M17 global Interrup + ts + 105 000000AC 00000000 DCD TIM1_CC_IRQHandler ; TIM1 Captu + + + +ARM Macro Assembler Page 4 + + + re Compare Interrup + t + 106 000000B0 00000000 DCD TIM2_IRQHandler ; TIM2 Global I + nterrupt + 107 000000B4 00000000 DCD PKA_IRQHandler ; PKA Interrupt + 108 000000B8 00000000 DCD I2C1_EV_IRQHandler ; I2C1 Event + Interrupt + 109 000000BC 00000000 DCD I2C1_ER_IRQHandler ; I2C1 Error + Interrupt + 110 000000C0 00000000 DCD I2C3_EV_IRQHandler ; I2C3 Event + Interrupt + 111 000000C4 00000000 DCD I2C3_ER_IRQHandler ; I2C3 Error + Interrupt + 112 000000C8 00000000 DCD SPI1_IRQHandler + ; SPI1 Interrupt + 113 000000CC 00000000 DCD SPI2_IRQHandler + ; SPI2 Interrupt + 114 000000D0 00000000 DCD USART1_IRQHandler + ; USART1 Interrupt + 115 000000D4 00000000 DCD LPUART1_IRQHandler + ; LPUART1 Interrupt + + 116 000000D8 00000000 DCD SAI1_IRQHandler ; SAI Interrupt + + 117 000000DC 00000000 DCD TSC_IRQHandler ; TSC Interrupt + 118 000000E0 00000000 DCD EXTI15_10_IRQHandler ; EXTI Lin + es1[15:10 ]Interrup + ts + 119 000000E4 00000000 DCD RTC_Alarm_IRQHandler ; RTC Alar + ms (A and B) Interr + upt + 120 000000E8 00000000 DCD CRS_IRQHandler ; CRS interrupt + 121 000000EC 00000000 DCD PWR_SOTF_BLEACT_802ACT_RFPHASE_ +IRQHandler + ; WKUP Interrupt fr + om PWR + 122 000000F0 00000000 DCD IPCC_C1_RX_IRQHandler ; IPCC CP + U1 RX occupied inte + rrupt + 123 000000F4 00000000 DCD IPCC_C1_TX_IRQHandler ; IPCC CP + U1 RX free interrup + t + 124 000000F8 00000000 DCD HSEM_IRQHandler + ; HSEM0 Interrupt + 125 000000FC 00000000 DCD LPTIM1_IRQHandler + ; LPTIM1 Interrupt + 126 00000100 00000000 DCD LPTIM2_IRQHandler + ; LPTIM2 Interrupt + 127 00000104 00000000 DCD LCD_IRQHandler ; LCD Interrupt + 128 00000108 00000000 DCD QUADSPI_IRQHandler + ; QUADSPI Interrupt + + 129 0000010C 00000000 DCD AES1_IRQHandler + ; AES1 Interrupt + 130 00000110 00000000 DCD AES2_IRQHandler + ; AES2 Interrupt + 131 00000114 00000000 DCD RNG_IRQHandler ; RNG1 Interrupt + + 132 00000118 00000000 DCD FPU_IRQHandler ; FPU Interrupt + + + +ARM Macro Assembler Page 5 + + + 133 0000011C 00000000 DCD DMA2_Channel1_IRQHandler ; DMA2 + Channel 1 Interrup + t + 134 00000120 00000000 DCD DMA2_Channel2_IRQHandler ; DMA2 + Channel 2 Interrup + t + 135 00000124 00000000 DCD DMA2_Channel3_IRQHandler ; DMA2 + Channel 3 Interrup + t + 136 00000128 00000000 DCD DMA2_Channel4_IRQHandler ; DMA2 + Channel 4 Interrup + t + 137 0000012C 00000000 DCD DMA2_Channel5_IRQHandler ; DMA2 + Channel 5 Interrup + t + 138 00000130 00000000 DCD DMA2_Channel6_IRQHandler ; DMA2 + Channel 6 Interrup + t + 139 00000134 00000000 DCD DMA2_Channel7_IRQHandler ; DMA2 + Channel 7 Interrup + t + 140 00000138 00000000 DCD DMAMUX1_OVR_IRQHandler ; DMAMUX + overrun Interrupt + 141 0000013C + 142 0000013C __Vectors_End + 143 0000013C + 144 0000013C 0000013C + __Vectors_Size + EQU __Vectors_End - __Vectors + 145 0000013C + 146 0000013C AREA |.text|, CODE, READONLY + 147 00000000 + 148 00000000 ; Reset handler + 149 00000000 Reset_Handler + PROC + 150 00000000 EXPORT Reset_Handler [ +WEAK] + 151 00000000 IMPORT SystemInit + 152 00000000 IMPORT __main + 153 00000000 + 154 00000000 4806 LDR R0, =SystemInit + 155 00000002 4780 BLX R0 + 156 00000004 4806 LDR R0, =__main + 157 00000006 4700 BX R0 + 158 00000008 ENDP + 159 00000008 + 160 00000008 ; Dummy Exception Handlers (infinite loops which can be + modified) + 161 00000008 + 162 00000008 NMI_Handler + PROC + 163 00000008 EXPORT NMI_Handler +[WEAK] + 164 00000008 E7FE B . + 165 0000000A ENDP + 167 0000000A HardFault_Handler + PROC + 168 0000000A EXPORT HardFault_Handler +[WEAK] + + + +ARM Macro Assembler Page 6 + + + 169 0000000A E7FE B . + 170 0000000C ENDP + 172 0000000C MemManage_Handler + PROC + 173 0000000C EXPORT MemManage_Handler +[WEAK] + 174 0000000C E7FE B . + 175 0000000E ENDP + 177 0000000E BusFault_Handler + PROC + 178 0000000E EXPORT BusFault_Handler +[WEAK] + 179 0000000E E7FE B . + 180 00000010 ENDP + 182 00000010 UsageFault_Handler + PROC + 183 00000010 EXPORT UsageFault_Handler +[WEAK] + 184 00000010 E7FE B . + 185 00000012 ENDP + 186 00000012 SVC_Handler + PROC + 187 00000012 EXPORT SVC_Handler +[WEAK] + 188 00000012 E7FE B . + 189 00000014 ENDP + 191 00000014 DebugMon_Handler + PROC + 192 00000014 EXPORT DebugMon_Handler +[WEAK] + 193 00000014 E7FE B . + 194 00000016 ENDP + 195 00000016 PendSV_Handler + PROC + 196 00000016 EXPORT PendSV_Handler +[WEAK] + 197 00000016 E7FE B . + 198 00000018 ENDP + 199 00000018 SysTick_Handler + PROC + 200 00000018 EXPORT SysTick_Handler +[WEAK] + 201 00000018 E7FE B . + 202 0000001A ENDP + 203 0000001A + 204 0000001A Default_Handler + PROC + 205 0000001A + 206 0000001A EXPORT WWDG_IRQHandler + [WEAK] + 207 0000001A EXPORT PVD_PVM_IRQHandler + [WEAK] + 208 0000001A EXPORT TAMP_STAMP_LSECSS_IRQHandler + [WEAK] + 209 0000001A EXPORT RTC_WKUP_IRQHandler + [WEAK] + 210 0000001A EXPORT FLASH_IRQHandler + [WEAK] + 211 0000001A EXPORT RCC_IRQHandler + + + +ARM Macro Assembler Page 7 + + + [WEAK] + 212 0000001A EXPORT EXTI0_IRQHandler + [WEAK] + 213 0000001A EXPORT EXTI1_IRQHandler + [WEAK] + 214 0000001A EXPORT EXTI2_IRQHandler + [WEAK] + 215 0000001A EXPORT EXTI3_IRQHandler + [WEAK] + 216 0000001A EXPORT EXTI4_IRQHandler + [WEAK] + 217 0000001A EXPORT DMA1_Channel1_IRQHandler + [WEAK] + 218 0000001A EXPORT DMA1_Channel2_IRQHandler + [WEAK] + 219 0000001A EXPORT DMA1_Channel3_IRQHandler + [WEAK] + 220 0000001A EXPORT DMA1_Channel4_IRQHandler + [WEAK] + 221 0000001A EXPORT DMA1_Channel5_IRQHandler + [WEAK] + 222 0000001A EXPORT DMA1_Channel6_IRQHandler + [WEAK] + 223 0000001A EXPORT DMA1_Channel7_IRQHandler + [WEAK] + 224 0000001A EXPORT ADC1_IRQHandler + [WEAK] + 225 0000001A EXPORT USB_HP_IRQHandler + [WEAK] + 226 0000001A EXPORT USB_LP_IRQHandler + [WEAK] + 227 0000001A EXPORT C2SEV_PWR_C2H_IRQHandler + [WEAK] + 228 0000001A EXPORT COMP_IRQHandler + [WEAK] + 229 0000001A EXPORT EXTI9_5_IRQHandler + [WEAK] + 230 0000001A EXPORT TIM1_BRK_IRQHandler + [WEAK] + 231 0000001A EXPORT TIM1_UP_TIM16_IRQHandler + [WEAK] + 232 0000001A EXPORT TIM1_TRG_COM_TIM17_IRQHandler + [WEAK] + 233 0000001A EXPORT TIM1_CC_IRQHandler + [WEAK] + 234 0000001A EXPORT TIM2_IRQHandler + [WEAK] + 235 0000001A EXPORT PKA_IRQHandler + [WEAK] + 236 0000001A EXPORT I2C1_EV_IRQHandler + [WEAK] + 237 0000001A EXPORT I2C1_ER_IRQHandler + [WEAK] + 238 0000001A EXPORT I2C3_EV_IRQHandler + [WEAK] + 239 0000001A EXPORT I2C3_ER_IRQHandler + [WEAK] + 240 0000001A EXPORT SPI1_IRQHandler + [WEAK] + + + +ARM Macro Assembler Page 8 + + + 241 0000001A EXPORT SPI2_IRQHandler + [WEAK] + 242 0000001A EXPORT USART1_IRQHandler + [WEAK] + 243 0000001A EXPORT LPUART1_IRQHandler + [WEAK] + 244 0000001A EXPORT SAI1_IRQHandler + [WEAK] + 245 0000001A EXPORT TSC_IRQHandler + [WEAK] + 246 0000001A EXPORT EXTI15_10_IRQHandler + [WEAK] + 247 0000001A EXPORT RTC_Alarm_IRQHandler + [WEAK] + 248 0000001A EXPORT CRS_IRQHandler + [WEAK] + 249 0000001A EXPORT PWR_SOTF_BLEACT_802ACT_RFPHASE_ +IRQHandler [WEAK] + 250 0000001A EXPORT IPCC_C1_RX_IRQHandler + [WEAK] + 251 0000001A EXPORT IPCC_C1_TX_IRQHandler + [WEAK] + 252 0000001A EXPORT HSEM_IRQHandler + [WEAK] + 253 0000001A EXPORT LPTIM1_IRQHandler + [WEAK] + 254 0000001A EXPORT LPTIM2_IRQHandler + [WEAK] + 255 0000001A EXPORT LCD_IRQHandler + [WEAK] + 256 0000001A EXPORT QUADSPI_IRQHandler + [WEAK] + 257 0000001A EXPORT AES1_IRQHandler + [WEAK] + 258 0000001A EXPORT AES2_IRQHandler + [WEAK] + 259 0000001A EXPORT RNG_IRQHandler + [WEAK] + 260 0000001A EXPORT FPU_IRQHandler + [WEAK] + 261 0000001A EXPORT DMA2_Channel1_IRQHandler + [WEAK] + 262 0000001A EXPORT DMA2_Channel2_IRQHandler + [WEAK] + 263 0000001A EXPORT DMA2_Channel3_IRQHandler + [WEAK] + 264 0000001A EXPORT DMA2_Channel4_IRQHandler + [WEAK] + 265 0000001A EXPORT DMA2_Channel5_IRQHandler + [WEAK] + 266 0000001A EXPORT DMA2_Channel6_IRQHandler + [WEAK] + 267 0000001A EXPORT DMA2_Channel7_IRQHandler + [WEAK] + 268 0000001A EXPORT DMAMUX1_OVR_IRQHandler + [WEAK] + 269 0000001A + 270 0000001A WWDG_IRQHandler + 271 0000001A PVD_PVM_IRQHandler + + + +ARM Macro Assembler Page 9 + + + 272 0000001A TAMP_STAMP_LSECSS_IRQHandler + 273 0000001A RTC_WKUP_IRQHandler + 274 0000001A FLASH_IRQHandler + 275 0000001A RCC_IRQHandler + 276 0000001A EXTI0_IRQHandler + 277 0000001A EXTI1_IRQHandler + 278 0000001A EXTI2_IRQHandler + 279 0000001A EXTI3_IRQHandler + 280 0000001A EXTI4_IRQHandler + 281 0000001A DMA1_Channel1_IRQHandler + 282 0000001A DMA1_Channel2_IRQHandler + 283 0000001A DMA1_Channel3_IRQHandler + 284 0000001A DMA1_Channel4_IRQHandler + 285 0000001A DMA1_Channel5_IRQHandler + 286 0000001A DMA1_Channel6_IRQHandler + 287 0000001A DMA1_Channel7_IRQHandler + 288 0000001A ADC1_IRQHandler + 289 0000001A USB_HP_IRQHandler + 290 0000001A USB_LP_IRQHandler + 291 0000001A C2SEV_PWR_C2H_IRQHandler + 292 0000001A COMP_IRQHandler + 293 0000001A EXTI9_5_IRQHandler + 294 0000001A TIM1_BRK_IRQHandler + 295 0000001A TIM1_UP_TIM16_IRQHandler + 296 0000001A TIM1_TRG_COM_TIM17_IRQHandler + 297 0000001A TIM1_CC_IRQHandler + 298 0000001A TIM2_IRQHandler + 299 0000001A PKA_IRQHandler + 300 0000001A I2C1_EV_IRQHandler + 301 0000001A I2C1_ER_IRQHandler + 302 0000001A I2C3_EV_IRQHandler + 303 0000001A I2C3_ER_IRQHandler + 304 0000001A SPI1_IRQHandler + 305 0000001A SPI2_IRQHandler + 306 0000001A USART1_IRQHandler + 307 0000001A LPUART1_IRQHandler + 308 0000001A SAI1_IRQHandler + 309 0000001A TSC_IRQHandler + 310 0000001A EXTI15_10_IRQHandler + 311 0000001A RTC_Alarm_IRQHandler + 312 0000001A CRS_IRQHandler + 313 0000001A PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + 314 0000001A IPCC_C1_RX_IRQHandler + 315 0000001A IPCC_C1_TX_IRQHandler + 316 0000001A HSEM_IRQHandler + 317 0000001A LPTIM1_IRQHandler + 318 0000001A LPTIM2_IRQHandler + 319 0000001A LCD_IRQHandler + 320 0000001A QUADSPI_IRQHandler + 321 0000001A AES1_IRQHandler + 322 0000001A AES2_IRQHandler + 323 0000001A RNG_IRQHandler + 324 0000001A FPU_IRQHandler + 325 0000001A DMA2_Channel1_IRQHandler + 326 0000001A DMA2_Channel2_IRQHandler + 327 0000001A DMA2_Channel3_IRQHandler + 328 0000001A DMA2_Channel4_IRQHandler + 329 0000001A DMA2_Channel5_IRQHandler + 330 0000001A DMA2_Channel6_IRQHandler + + + +ARM Macro Assembler Page 10 + + + 331 0000001A DMA2_Channel7_IRQHandler + 332 0000001A DMAMUX1_OVR_IRQHandler + 333 0000001A + 334 0000001A E7FE B . + 335 0000001C + 336 0000001C ENDP + 337 0000001C + 338 0000001C ALIGN + 339 0000001C + 340 0000001C ;******************************************************* + ************************ + 341 0000001C ; User Stack and Heap initialization + 342 0000001C ;******************************************************* + ************************ + 343 0000001C IF :DEF:__MICROLIB + 344 0000001C + 345 0000001C EXPORT __initial_sp + 346 0000001C EXPORT __heap_base + 347 0000001C EXPORT __heap_limit + 348 0000001C + 349 0000001C ELSE + 364 ENDIF + 365 0000001C + 366 0000001C END + 00000000 + 00000000 +Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp.sp --apcs= +interwork --depend=ble_ota\exe\startup_stm32wb55xx_cm4.d -oble_ota\exe\startup_ +stm32wb55xx_cm4.o -I.\RTE\_BLE_Ota -IC:\Users\bboulet\AppData\Local\Arm\Packs\A +RM\CMSIS\5.7.0\CMSIS\Core\Include -IC:\Users\bboulet\AppData\Local\Arm\Packs\Ke +il\STM32WBxx_DFP\1.1.0\Drivers\CMSIS\Device\ST\STM32WBxx\Include --predefine="_ +_MICROLIB SETA 1" --predefine="__UVISION_VERSION SETA 529" --predefine="_RTE_ S +ETA 1" --predefine="STM32WB55xx SETA 1" --list=startup_stm32wb55xx_cm4.lst star +tup_stm32wb55xx_cm4.s + + + +ARM Macro Assembler Page 1 Alphabetic symbol ordering +Relocatable symbols + +STACK 00000000 + +Symbol: STACK + Definitions + At line 34 in file startup_stm32wb55xx_cm4.s + Uses + None +Comment: STACK unused +Stack_Mem 00000000 + +Symbol: Stack_Mem + Definitions + At line 35 in file startup_stm32wb55xx_cm4.s + Uses + None +Comment: Stack_Mem unused +__initial_sp 00001000 + +Symbol: __initial_sp + Definitions + At line 36 in file startup_stm32wb55xx_cm4.s + Uses + At line 60 in file startup_stm32wb55xx_cm4.s + At line 345 in file startup_stm32wb55xx_cm4.s + +3 symbols + + + +ARM Macro Assembler Page 1 Alphabetic symbol ordering +Relocatable symbols + +HEAP 00000000 + +Symbol: HEAP + Definitions + At line 45 in file startup_stm32wb55xx_cm4.s + Uses + None +Comment: HEAP unused +Heap_Mem 00000000 + +Symbol: Heap_Mem + Definitions + At line 47 in file startup_stm32wb55xx_cm4.s + Uses + None +Comment: Heap_Mem unused +__heap_base 00000000 + +Symbol: __heap_base + Definitions + At line 46 in file startup_stm32wb55xx_cm4.s + Uses + At line 346 in file startup_stm32wb55xx_cm4.s +Comment: __heap_base used once +__heap_limit 00000400 + +Symbol: __heap_limit + Definitions + At line 48 in file startup_stm32wb55xx_cm4.s + Uses + At line 347 in file startup_stm32wb55xx_cm4.s +Comment: __heap_limit used once +4 symbols + + + +ARM Macro Assembler Page 1 Alphabetic symbol ordering +Relocatable symbols + +RESET 00000000 + +Symbol: RESET + Definitions + At line 55 in file startup_stm32wb55xx_cm4.s + Uses + None +Comment: RESET unused +__Vectors 00000000 + +Symbol: __Vectors + Definitions + At line 60 in file startup_stm32wb55xx_cm4.s + Uses + At line 56 in file startup_stm32wb55xx_cm4.s + At line 144 in file startup_stm32wb55xx_cm4.s + +__Vectors_End 0000013C + +Symbol: __Vectors_End + Definitions + At line 142 in file startup_stm32wb55xx_cm4.s + Uses + At line 57 in file startup_stm32wb55xx_cm4.s + At line 144 in file startup_stm32wb55xx_cm4.s + +3 symbols + + + +ARM Macro Assembler Page 1 Alphabetic symbol ordering +Relocatable symbols + +.text 00000000 + +Symbol: .text + Definitions + At line 146 in file startup_stm32wb55xx_cm4.s + Uses + None +Comment: .text unused +ADC1_IRQHandler 0000001A + +Symbol: ADC1_IRQHandler + Definitions + At line 288 in file startup_stm32wb55xx_cm4.s + Uses + At line 96 in file startup_stm32wb55xx_cm4.s + At line 224 in file startup_stm32wb55xx_cm4.s + +AES1_IRQHandler 0000001A + +Symbol: AES1_IRQHandler + Definitions + At line 321 in file startup_stm32wb55xx_cm4.s + Uses + At line 129 in file startup_stm32wb55xx_cm4.s + At line 257 in file startup_stm32wb55xx_cm4.s + +AES2_IRQHandler 0000001A + +Symbol: AES2_IRQHandler + Definitions + At line 322 in file startup_stm32wb55xx_cm4.s + Uses + At line 130 in file startup_stm32wb55xx_cm4.s + At line 258 in file startup_stm32wb55xx_cm4.s + +BusFault_Handler 0000000E + +Symbol: BusFault_Handler + Definitions + At line 177 in file startup_stm32wb55xx_cm4.s + Uses + At line 65 in file startup_stm32wb55xx_cm4.s + At line 178 in file startup_stm32wb55xx_cm4.s + +C2SEV_PWR_C2H_IRQHandler 0000001A + +Symbol: C2SEV_PWR_C2H_IRQHandler + Definitions + At line 291 in file startup_stm32wb55xx_cm4.s + Uses + At line 99 in file startup_stm32wb55xx_cm4.s + At line 227 in file startup_stm32wb55xx_cm4.s + +COMP_IRQHandler 0000001A + +Symbol: COMP_IRQHandler + Definitions + At line 292 in file startup_stm32wb55xx_cm4.s + Uses + + + +ARM Macro Assembler Page 2 Alphabetic symbol ordering +Relocatable symbols + + At line 100 in file startup_stm32wb55xx_cm4.s + At line 228 in file startup_stm32wb55xx_cm4.s + +CRS_IRQHandler 0000001A + +Symbol: CRS_IRQHandler + Definitions + At line 312 in file startup_stm32wb55xx_cm4.s + Uses + At line 120 in file startup_stm32wb55xx_cm4.s + At line 248 in file startup_stm32wb55xx_cm4.s + +DMA1_Channel1_IRQHandler 0000001A + +Symbol: DMA1_Channel1_IRQHandler + Definitions + At line 281 in file startup_stm32wb55xx_cm4.s + Uses + At line 89 in file startup_stm32wb55xx_cm4.s + At line 217 in file startup_stm32wb55xx_cm4.s + +DMA1_Channel2_IRQHandler 0000001A + +Symbol: DMA1_Channel2_IRQHandler + Definitions + At line 282 in file startup_stm32wb55xx_cm4.s + Uses + At line 90 in file startup_stm32wb55xx_cm4.s + At line 218 in file startup_stm32wb55xx_cm4.s + +DMA1_Channel3_IRQHandler 0000001A + +Symbol: DMA1_Channel3_IRQHandler + Definitions + At line 283 in file startup_stm32wb55xx_cm4.s + Uses + At line 91 in file startup_stm32wb55xx_cm4.s + At line 219 in file startup_stm32wb55xx_cm4.s + +DMA1_Channel4_IRQHandler 0000001A + +Symbol: DMA1_Channel4_IRQHandler + Definitions + At line 284 in file startup_stm32wb55xx_cm4.s + Uses + At line 92 in file startup_stm32wb55xx_cm4.s + At line 220 in file startup_stm32wb55xx_cm4.s + +DMA1_Channel5_IRQHandler 0000001A + +Symbol: DMA1_Channel5_IRQHandler + Definitions + At line 285 in file startup_stm32wb55xx_cm4.s + Uses + At line 93 in file startup_stm32wb55xx_cm4.s + At line 221 in file startup_stm32wb55xx_cm4.s + +DMA1_Channel6_IRQHandler 0000001A + + + + +ARM Macro Assembler Page 3 Alphabetic symbol ordering +Relocatable symbols + +Symbol: DMA1_Channel6_IRQHandler + Definitions + At line 286 in file startup_stm32wb55xx_cm4.s + Uses + At line 94 in file startup_stm32wb55xx_cm4.s + At line 222 in file startup_stm32wb55xx_cm4.s + +DMA1_Channel7_IRQHandler 0000001A + +Symbol: DMA1_Channel7_IRQHandler + Definitions + At line 287 in file startup_stm32wb55xx_cm4.s + Uses + At line 95 in file startup_stm32wb55xx_cm4.s + At line 223 in file startup_stm32wb55xx_cm4.s + +DMA2_Channel1_IRQHandler 0000001A + +Symbol: DMA2_Channel1_IRQHandler + Definitions + At line 325 in file startup_stm32wb55xx_cm4.s + Uses + At line 133 in file startup_stm32wb55xx_cm4.s + At line 261 in file startup_stm32wb55xx_cm4.s + +DMA2_Channel2_IRQHandler 0000001A + +Symbol: DMA2_Channel2_IRQHandler + Definitions + At line 326 in file startup_stm32wb55xx_cm4.s + Uses + At line 134 in file startup_stm32wb55xx_cm4.s + At line 262 in file startup_stm32wb55xx_cm4.s + +DMA2_Channel3_IRQHandler 0000001A + +Symbol: DMA2_Channel3_IRQHandler + Definitions + At line 327 in file startup_stm32wb55xx_cm4.s + Uses + At line 135 in file startup_stm32wb55xx_cm4.s + At line 263 in file startup_stm32wb55xx_cm4.s + +DMA2_Channel4_IRQHandler 0000001A + +Symbol: DMA2_Channel4_IRQHandler + Definitions + At line 328 in file startup_stm32wb55xx_cm4.s + Uses + At line 136 in file startup_stm32wb55xx_cm4.s + At line 264 in file startup_stm32wb55xx_cm4.s + +DMA2_Channel5_IRQHandler 0000001A + +Symbol: DMA2_Channel5_IRQHandler + Definitions + At line 329 in file startup_stm32wb55xx_cm4.s + Uses + At line 137 in file startup_stm32wb55xx_cm4.s + + + +ARM Macro Assembler Page 4 Alphabetic symbol ordering +Relocatable symbols + + At line 265 in file startup_stm32wb55xx_cm4.s + +DMA2_Channel6_IRQHandler 0000001A + +Symbol: DMA2_Channel6_IRQHandler + Definitions + At line 330 in file startup_stm32wb55xx_cm4.s + Uses + At line 138 in file startup_stm32wb55xx_cm4.s + At line 266 in file startup_stm32wb55xx_cm4.s + +DMA2_Channel7_IRQHandler 0000001A + +Symbol: DMA2_Channel7_IRQHandler + Definitions + At line 331 in file startup_stm32wb55xx_cm4.s + Uses + At line 139 in file startup_stm32wb55xx_cm4.s + At line 267 in file startup_stm32wb55xx_cm4.s + +DMAMUX1_OVR_IRQHandler 0000001A + +Symbol: DMAMUX1_OVR_IRQHandler + Definitions + At line 332 in file startup_stm32wb55xx_cm4.s + Uses + At line 140 in file startup_stm32wb55xx_cm4.s + At line 268 in file startup_stm32wb55xx_cm4.s + +DebugMon_Handler 00000014 + +Symbol: DebugMon_Handler + Definitions + At line 191 in file startup_stm32wb55xx_cm4.s + Uses + At line 72 in file startup_stm32wb55xx_cm4.s + At line 192 in file startup_stm32wb55xx_cm4.s + +Default_Handler 0000001A + +Symbol: Default_Handler + Definitions + At line 204 in file startup_stm32wb55xx_cm4.s + Uses + None +Comment: Default_Handler unused +EXTI0_IRQHandler 0000001A + +Symbol: EXTI0_IRQHandler + Definitions + At line 276 in file startup_stm32wb55xx_cm4.s + Uses + At line 84 in file startup_stm32wb55xx_cm4.s + At line 212 in file startup_stm32wb55xx_cm4.s + +EXTI15_10_IRQHandler 0000001A + +Symbol: EXTI15_10_IRQHandler + Definitions + + + +ARM Macro Assembler Page 5 Alphabetic symbol ordering +Relocatable symbols + + At line 310 in file startup_stm32wb55xx_cm4.s + Uses + At line 118 in file startup_stm32wb55xx_cm4.s + At line 246 in file startup_stm32wb55xx_cm4.s + +EXTI1_IRQHandler 0000001A + +Symbol: EXTI1_IRQHandler + Definitions + At line 277 in file startup_stm32wb55xx_cm4.s + Uses + At line 85 in file startup_stm32wb55xx_cm4.s + At line 213 in file startup_stm32wb55xx_cm4.s + +EXTI2_IRQHandler 0000001A + +Symbol: EXTI2_IRQHandler + Definitions + At line 278 in file startup_stm32wb55xx_cm4.s + Uses + At line 86 in file startup_stm32wb55xx_cm4.s + At line 214 in file startup_stm32wb55xx_cm4.s + +EXTI3_IRQHandler 0000001A + +Symbol: EXTI3_IRQHandler + Definitions + At line 279 in file startup_stm32wb55xx_cm4.s + Uses + At line 87 in file startup_stm32wb55xx_cm4.s + At line 215 in file startup_stm32wb55xx_cm4.s + +EXTI4_IRQHandler 0000001A + +Symbol: EXTI4_IRQHandler + Definitions + At line 280 in file startup_stm32wb55xx_cm4.s + Uses + At line 88 in file startup_stm32wb55xx_cm4.s + At line 216 in file startup_stm32wb55xx_cm4.s + +EXTI9_5_IRQHandler 0000001A + +Symbol: EXTI9_5_IRQHandler + Definitions + At line 293 in file startup_stm32wb55xx_cm4.s + Uses + At line 101 in file startup_stm32wb55xx_cm4.s + At line 229 in file startup_stm32wb55xx_cm4.s + +FLASH_IRQHandler 0000001A + +Symbol: FLASH_IRQHandler + Definitions + At line 274 in file startup_stm32wb55xx_cm4.s + Uses + At line 82 in file startup_stm32wb55xx_cm4.s + At line 210 in file startup_stm32wb55xx_cm4.s + + + + +ARM Macro Assembler Page 6 Alphabetic symbol ordering +Relocatable symbols + +FPU_IRQHandler 0000001A + +Symbol: FPU_IRQHandler + Definitions + At line 324 in file startup_stm32wb55xx_cm4.s + Uses + At line 132 in file startup_stm32wb55xx_cm4.s + At line 260 in file startup_stm32wb55xx_cm4.s + +HSEM_IRQHandler 0000001A + +Symbol: HSEM_IRQHandler + Definitions + At line 316 in file startup_stm32wb55xx_cm4.s + Uses + At line 124 in file startup_stm32wb55xx_cm4.s + At line 252 in file startup_stm32wb55xx_cm4.s + +HardFault_Handler 0000000A + +Symbol: HardFault_Handler + Definitions + At line 167 in file startup_stm32wb55xx_cm4.s + Uses + At line 63 in file startup_stm32wb55xx_cm4.s + At line 168 in file startup_stm32wb55xx_cm4.s + +I2C1_ER_IRQHandler 0000001A + +Symbol: I2C1_ER_IRQHandler + Definitions + At line 301 in file startup_stm32wb55xx_cm4.s + Uses + At line 109 in file startup_stm32wb55xx_cm4.s + At line 237 in file startup_stm32wb55xx_cm4.s + +I2C1_EV_IRQHandler 0000001A + +Symbol: I2C1_EV_IRQHandler + Definitions + At line 300 in file startup_stm32wb55xx_cm4.s + Uses + At line 108 in file startup_stm32wb55xx_cm4.s + At line 236 in file startup_stm32wb55xx_cm4.s + +I2C3_ER_IRQHandler 0000001A + +Symbol: I2C3_ER_IRQHandler + Definitions + At line 303 in file startup_stm32wb55xx_cm4.s + Uses + At line 111 in file startup_stm32wb55xx_cm4.s + At line 239 in file startup_stm32wb55xx_cm4.s + +I2C3_EV_IRQHandler 0000001A + +Symbol: I2C3_EV_IRQHandler + Definitions + At line 302 in file startup_stm32wb55xx_cm4.s + + + +ARM Macro Assembler Page 7 Alphabetic symbol ordering +Relocatable symbols + + Uses + At line 110 in file startup_stm32wb55xx_cm4.s + At line 238 in file startup_stm32wb55xx_cm4.s + +IPCC_C1_RX_IRQHandler 0000001A + +Symbol: IPCC_C1_RX_IRQHandler + Definitions + At line 314 in file startup_stm32wb55xx_cm4.s + Uses + At line 122 in file startup_stm32wb55xx_cm4.s + At line 250 in file startup_stm32wb55xx_cm4.s + +IPCC_C1_TX_IRQHandler 0000001A + +Symbol: IPCC_C1_TX_IRQHandler + Definitions + At line 315 in file startup_stm32wb55xx_cm4.s + Uses + At line 123 in file startup_stm32wb55xx_cm4.s + At line 251 in file startup_stm32wb55xx_cm4.s + +LCD_IRQHandler 0000001A + +Symbol: LCD_IRQHandler + Definitions + At line 319 in file startup_stm32wb55xx_cm4.s + Uses + At line 127 in file startup_stm32wb55xx_cm4.s + At line 255 in file startup_stm32wb55xx_cm4.s + +LPTIM1_IRQHandler 0000001A + +Symbol: LPTIM1_IRQHandler + Definitions + At line 317 in file startup_stm32wb55xx_cm4.s + Uses + At line 125 in file startup_stm32wb55xx_cm4.s + At line 253 in file startup_stm32wb55xx_cm4.s + +LPTIM2_IRQHandler 0000001A + +Symbol: LPTIM2_IRQHandler + Definitions + At line 318 in file startup_stm32wb55xx_cm4.s + Uses + At line 126 in file startup_stm32wb55xx_cm4.s + At line 254 in file startup_stm32wb55xx_cm4.s + +LPUART1_IRQHandler 0000001A + +Symbol: LPUART1_IRQHandler + Definitions + At line 307 in file startup_stm32wb55xx_cm4.s + Uses + At line 115 in file startup_stm32wb55xx_cm4.s + At line 243 in file startup_stm32wb55xx_cm4.s + +MemManage_Handler 0000000C + + + +ARM Macro Assembler Page 8 Alphabetic symbol ordering +Relocatable symbols + + +Symbol: MemManage_Handler + Definitions + At line 172 in file startup_stm32wb55xx_cm4.s + Uses + At line 64 in file startup_stm32wb55xx_cm4.s + At line 173 in file startup_stm32wb55xx_cm4.s + +NMI_Handler 00000008 + +Symbol: NMI_Handler + Definitions + At line 162 in file startup_stm32wb55xx_cm4.s + Uses + At line 62 in file startup_stm32wb55xx_cm4.s + At line 163 in file startup_stm32wb55xx_cm4.s + +PKA_IRQHandler 0000001A + +Symbol: PKA_IRQHandler + Definitions + At line 299 in file startup_stm32wb55xx_cm4.s + Uses + At line 107 in file startup_stm32wb55xx_cm4.s + At line 235 in file startup_stm32wb55xx_cm4.s + +PVD_PVM_IRQHandler 0000001A + +Symbol: PVD_PVM_IRQHandler + Definitions + At line 271 in file startup_stm32wb55xx_cm4.s + Uses + At line 79 in file startup_stm32wb55xx_cm4.s + At line 207 in file startup_stm32wb55xx_cm4.s + +PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler 0000001A + +Symbol: PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler + Definitions + At line 313 in file startup_stm32wb55xx_cm4.s + Uses + At line 121 in file startup_stm32wb55xx_cm4.s + At line 249 in file startup_stm32wb55xx_cm4.s + +PendSV_Handler 00000016 + +Symbol: PendSV_Handler + Definitions + At line 195 in file startup_stm32wb55xx_cm4.s + Uses + At line 74 in file startup_stm32wb55xx_cm4.s + At line 196 in file startup_stm32wb55xx_cm4.s + +QUADSPI_IRQHandler 0000001A + +Symbol: QUADSPI_IRQHandler + Definitions + At line 320 in file startup_stm32wb55xx_cm4.s + Uses + + + +ARM Macro Assembler Page 9 Alphabetic symbol ordering +Relocatable symbols + + At line 128 in file startup_stm32wb55xx_cm4.s + At line 256 in file startup_stm32wb55xx_cm4.s + +RCC_IRQHandler 0000001A + +Symbol: RCC_IRQHandler + Definitions + At line 275 in file startup_stm32wb55xx_cm4.s + Uses + At line 83 in file startup_stm32wb55xx_cm4.s + At line 211 in file startup_stm32wb55xx_cm4.s + +RNG_IRQHandler 0000001A + +Symbol: RNG_IRQHandler + Definitions + At line 323 in file startup_stm32wb55xx_cm4.s + Uses + At line 131 in file startup_stm32wb55xx_cm4.s + At line 259 in file startup_stm32wb55xx_cm4.s + +RTC_Alarm_IRQHandler 0000001A + +Symbol: RTC_Alarm_IRQHandler + Definitions + At line 311 in file startup_stm32wb55xx_cm4.s + Uses + At line 119 in file startup_stm32wb55xx_cm4.s + At line 247 in file startup_stm32wb55xx_cm4.s + +RTC_WKUP_IRQHandler 0000001A + +Symbol: RTC_WKUP_IRQHandler + Definitions + At line 273 in file startup_stm32wb55xx_cm4.s + Uses + At line 81 in file startup_stm32wb55xx_cm4.s + At line 209 in file startup_stm32wb55xx_cm4.s + +Reset_Handler 00000000 + +Symbol: Reset_Handler + Definitions + At line 149 in file startup_stm32wb55xx_cm4.s + Uses + At line 61 in file startup_stm32wb55xx_cm4.s + At line 150 in file startup_stm32wb55xx_cm4.s + +SAI1_IRQHandler 0000001A + +Symbol: SAI1_IRQHandler + Definitions + At line 308 in file startup_stm32wb55xx_cm4.s + Uses + At line 116 in file startup_stm32wb55xx_cm4.s + At line 244 in file startup_stm32wb55xx_cm4.s + +SPI1_IRQHandler 0000001A + + + + +ARM Macro Assembler Page 10 Alphabetic symbol ordering +Relocatable symbols + +Symbol: SPI1_IRQHandler + Definitions + At line 304 in file startup_stm32wb55xx_cm4.s + Uses + At line 112 in file startup_stm32wb55xx_cm4.s + At line 240 in file startup_stm32wb55xx_cm4.s + +SPI2_IRQHandler 0000001A + +Symbol: SPI2_IRQHandler + Definitions + At line 305 in file startup_stm32wb55xx_cm4.s + Uses + At line 113 in file startup_stm32wb55xx_cm4.s + At line 241 in file startup_stm32wb55xx_cm4.s + +SVC_Handler 00000012 + +Symbol: SVC_Handler + Definitions + At line 186 in file startup_stm32wb55xx_cm4.s + Uses + At line 71 in file startup_stm32wb55xx_cm4.s + At line 187 in file startup_stm32wb55xx_cm4.s + +SysTick_Handler 00000018 + +Symbol: SysTick_Handler + Definitions + At line 199 in file startup_stm32wb55xx_cm4.s + Uses + At line 75 in file startup_stm32wb55xx_cm4.s + At line 200 in file startup_stm32wb55xx_cm4.s + +TAMP_STAMP_LSECSS_IRQHandler 0000001A + +Symbol: TAMP_STAMP_LSECSS_IRQHandler + Definitions + At line 272 in file startup_stm32wb55xx_cm4.s + Uses + At line 80 in file startup_stm32wb55xx_cm4.s + At line 208 in file startup_stm32wb55xx_cm4.s + +TIM1_BRK_IRQHandler 0000001A + +Symbol: TIM1_BRK_IRQHandler + Definitions + At line 294 in file startup_stm32wb55xx_cm4.s + Uses + At line 102 in file startup_stm32wb55xx_cm4.s + At line 230 in file startup_stm32wb55xx_cm4.s + +TIM1_CC_IRQHandler 0000001A + +Symbol: TIM1_CC_IRQHandler + Definitions + At line 297 in file startup_stm32wb55xx_cm4.s + Uses + At line 105 in file startup_stm32wb55xx_cm4.s + + + +ARM Macro Assembler Page 11 Alphabetic symbol ordering +Relocatable symbols + + At line 233 in file startup_stm32wb55xx_cm4.s + +TIM1_TRG_COM_TIM17_IRQHandler 0000001A + +Symbol: TIM1_TRG_COM_TIM17_IRQHandler + Definitions + At line 296 in file startup_stm32wb55xx_cm4.s + Uses + At line 104 in file startup_stm32wb55xx_cm4.s + At line 232 in file startup_stm32wb55xx_cm4.s + +TIM1_UP_TIM16_IRQHandler 0000001A + +Symbol: TIM1_UP_TIM16_IRQHandler + Definitions + At line 295 in file startup_stm32wb55xx_cm4.s + Uses + At line 103 in file startup_stm32wb55xx_cm4.s + At line 231 in file startup_stm32wb55xx_cm4.s + +TIM2_IRQHandler 0000001A + +Symbol: TIM2_IRQHandler + Definitions + At line 298 in file startup_stm32wb55xx_cm4.s + Uses + At line 106 in file startup_stm32wb55xx_cm4.s + At line 234 in file startup_stm32wb55xx_cm4.s + +TSC_IRQHandler 0000001A + +Symbol: TSC_IRQHandler + Definitions + At line 309 in file startup_stm32wb55xx_cm4.s + Uses + At line 117 in file startup_stm32wb55xx_cm4.s + At line 245 in file startup_stm32wb55xx_cm4.s + +USART1_IRQHandler 0000001A + +Symbol: USART1_IRQHandler + Definitions + At line 306 in file startup_stm32wb55xx_cm4.s + Uses + At line 114 in file startup_stm32wb55xx_cm4.s + At line 242 in file startup_stm32wb55xx_cm4.s + +USB_HP_IRQHandler 0000001A + +Symbol: USB_HP_IRQHandler + Definitions + At line 289 in file startup_stm32wb55xx_cm4.s + Uses + At line 97 in file startup_stm32wb55xx_cm4.s + At line 225 in file startup_stm32wb55xx_cm4.s + +USB_LP_IRQHandler 0000001A + +Symbol: USB_LP_IRQHandler + + + +ARM Macro Assembler Page 12 Alphabetic symbol ordering +Relocatable symbols + + Definitions + At line 290 in file startup_stm32wb55xx_cm4.s + Uses + At line 98 in file startup_stm32wb55xx_cm4.s + At line 226 in file startup_stm32wb55xx_cm4.s + +UsageFault_Handler 00000010 + +Symbol: UsageFault_Handler + Definitions + At line 182 in file startup_stm32wb55xx_cm4.s + Uses + At line 66 in file startup_stm32wb55xx_cm4.s + At line 183 in file startup_stm32wb55xx_cm4.s + +WWDG_IRQHandler 0000001A + +Symbol: WWDG_IRQHandler + Definitions + At line 270 in file startup_stm32wb55xx_cm4.s + Uses + At line 78 in file startup_stm32wb55xx_cm4.s + At line 206 in file startup_stm32wb55xx_cm4.s + +75 symbols + + + +ARM Macro Assembler Page 1 Alphabetic symbol ordering +Absolute symbols + +Heap_Size 00000400 + +Symbol: Heap_Size + Definitions + At line 43 in file startup_stm32wb55xx_cm4.s + Uses + At line 47 in file startup_stm32wb55xx_cm4.s +Comment: Heap_Size used once +Stack_Size 00001000 + +Symbol: Stack_Size + Definitions + At line 32 in file startup_stm32wb55xx_cm4.s + Uses + At line 35 in file startup_stm32wb55xx_cm4.s +Comment: Stack_Size used once +__Vectors_Size 0000013C + +Symbol: __Vectors_Size + Definitions + At line 144 in file startup_stm32wb55xx_cm4.s + Uses + At line 58 in file startup_stm32wb55xx_cm4.s +Comment: __Vectors_Size used once +3 symbols + + + +ARM Macro Assembler Page 1 Alphabetic symbol ordering +External symbols + +SystemInit 00000000 + +Symbol: SystemInit + Definitions + At line 151 in file startup_stm32wb55xx_cm4.s + Uses + At line 154 in file startup_stm32wb55xx_cm4.s +Comment: SystemInit used once +__main 00000000 + +Symbol: __main + Definitions + At line 152 in file startup_stm32wb55xx_cm4.s + Uses + At line 156 in file startup_stm32wb55xx_cm4.s +Comment: __main used once +2 symbols +427 symbols in table diff --git a/smtc_tracker_bootloader_ota/MDK-ARM/startup_stm32wb55xx_cm4.s b/smtc_tracker_bootloader_ota/MDK-ARM/startup_stm32wb55xx_cm4.s new file mode 100644 index 0000000..e05e3c5 --- /dev/null +++ b/smtc_tracker_bootloader_ota/MDK-ARM/startup_stm32wb55xx_cm4.s @@ -0,0 +1,368 @@ +;****************************************************************************** +;* File Name : startup_stm32wb55xx_cm4.s +;* Author : MCD Application Team +;* Description : STM32WB55xx devices vector table for MDK-ARM toolchain. +;* This module performs: +;* - Set the initial SP +;* - Set the initial PC == Reset_Handler +;* - Set the vector table entries with the exceptions ISR address +;* - Branches to __main in the C library (which eventually +;* calls main()). +;* After Reset the CortexM4 processor is in Thread mode, +;* priority is Privileged, and the Stack is set to Main. +;* <<< Use Configuration Wizard in Context Menu >>> +;****************************************************************************** +;* @attention +;* +;* Copyright (c) 2019 STMicroelectronics. All rights reserved. +;* +;* This software component is licensed by ST under BSD 3-Clause license, +;* the "License"; You may not use this file except in compliance with the +;* License. You may obtain a copy of the License at: +;* opensource.org/licenses/BSD-3-Clause +;* +;****************************************************************************** + +; Amount of memory (in bytes) allocated for Stack +; Tailor this value to your application needs +; Stack Configuration +; Stack Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Stack_Size EQU 0x1000 + + AREA STACK, NOINIT, READWRITE, ALIGN=3 +Stack_Mem SPACE Stack_Size +__initial_sp + + +; Heap Configuration +; Heap Size (in Bytes) <0x0-0xFFFFFFFF:8> +; + +Heap_Size EQU 0x400 + + AREA HEAP, NOINIT, READWRITE, ALIGN=3 +__heap_base +Heap_Mem SPACE Heap_Size +__heap_limit + + PRESERVE8 + THUMB + + +; Vector Table Mapped to Address 0 at Reset + AREA RESET, DATA, READONLY + EXPORT __Vectors + EXPORT __Vectors_End + EXPORT __Vectors_Size + +__Vectors DCD __initial_sp ; Top of Stack + DCD Reset_Handler ; Reset Handler + DCD NMI_Handler ; NMI Handler + DCD HardFault_Handler ; Hard Fault Handler + DCD MemManage_Handler ; MPU Fault Handler + DCD BusFault_Handler ; Bus Fault Handler + DCD UsageFault_Handler ; Usage Fault Handler + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD 0 ; Reserved + DCD SVC_Handler ; SVCall Handler + DCD DebugMon_Handler ; Debug Monitor Handler + DCD 0 ; Reserved + DCD PendSV_Handler ; PendSV Handler + DCD SysTick_Handler ; SysTick Handler + + ; External Interrupts + DCD WWDG_IRQHandler ; Window WatchDog + DCD PVD_PVM_IRQHandler ; PVD and PVM detector + DCD TAMP_STAMP_LSECSS_IRQHandler ; RTC Tamper and TimeStamp Interrupts and LSECSS Interrupts + DCD RTC_WKUP_IRQHandler ; RTC Wakeup Interrupt + DCD FLASH_IRQHandler ; FLASH global Interrupt + DCD RCC_IRQHandler ; RCC Interrupt + DCD EXTI0_IRQHandler ; EXTI Line 0 Interrupt + DCD EXTI1_IRQHandler ; EXTI Line 1 Interrupt + DCD EXTI2_IRQHandler ; EXTI Line 2 Interrupt + DCD EXTI3_IRQHandler ; EXTI Line 3 Interrup + DCD EXTI4_IRQHandler ; EXTI Line 4 Interrupt + DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1 Interrupt + DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2 Interrupt + DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3 Interrupt + DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4 Interrupt + DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5 Interrupt + DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6 Interrupt + DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7 Interrupt + DCD ADC1_IRQHandler ; ADC1 Interrupt + DCD USB_HP_IRQHandler ; USB High Priority Interrupt + DCD USB_LP_IRQHandler ; USB Low Priority Interrupt + DCD C2SEV_PWR_C2H_IRQHandler ; CPU M0+ SEV Interrupt + DCD COMP_IRQHandler ; COMP1 and COMP2 Interrupts + DCD EXTI9_5_IRQHandler ; EXTI Lines [9:5] Interrupt + DCD TIM1_BRK_IRQHandler ; TIM1 Break Interrupt + DCD TIM1_UP_TIM16_IRQHandler ; TIM1 Update and TIM16 global Interrupts + DCD TIM1_TRG_COM_TIM17_IRQHandler ; TIM1 Trigger and Communication and TIM17 global Interrupts + DCD TIM1_CC_IRQHandler ; TIM1 Capture Compare Interrupt + DCD TIM2_IRQHandler ; TIM2 Global Interrupt + DCD PKA_IRQHandler ; PKA Interrupt + DCD I2C1_EV_IRQHandler ; I2C1 Event Interrupt + DCD I2C1_ER_IRQHandler ; I2C1 Error Interrupt + DCD I2C3_EV_IRQHandler ; I2C3 Event Interrupt + DCD I2C3_ER_IRQHandler ; I2C3 Error Interrupt + DCD SPI1_IRQHandler ; SPI1 Interrupt + DCD SPI2_IRQHandler ; SPI2 Interrupt + DCD USART1_IRQHandler ; USART1 Interrupt + DCD LPUART1_IRQHandler ; LPUART1 Interrupt + DCD SAI1_IRQHandler ; SAI Interrupt + DCD TSC_IRQHandler ; TSC Interrupt + DCD EXTI15_10_IRQHandler ; EXTI Lines1[15:10 ]Interrupts + DCD RTC_Alarm_IRQHandler ; RTC Alarms (A and B) Interrupt + DCD CRS_IRQHandler ; CRS interrupt + DCD PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler ; WKUP Interrupt from PWR + DCD IPCC_C1_RX_IRQHandler ; IPCC CPU1 RX occupied interrupt + DCD IPCC_C1_TX_IRQHandler ; IPCC CPU1 RX free interrupt + DCD HSEM_IRQHandler ; HSEM0 Interrupt + DCD LPTIM1_IRQHandler ; LPTIM1 Interrupt + DCD LPTIM2_IRQHandler ; LPTIM2 Interrupt + DCD LCD_IRQHandler ; LCD Interrupt + DCD QUADSPI_IRQHandler ; QUADSPI Interrupt + DCD AES1_IRQHandler ; AES1 Interrupt + DCD AES2_IRQHandler ; AES2 Interrupt + DCD RNG_IRQHandler ; RNG1 Interrupt + DCD FPU_IRQHandler ; FPU Interrupt + DCD DMA2_Channel1_IRQHandler ; DMA2 Channel 1 Interrupt + DCD DMA2_Channel2_IRQHandler ; DMA2 Channel 2 Interrupt + DCD DMA2_Channel3_IRQHandler ; DMA2 Channel 3 Interrupt + DCD DMA2_Channel4_IRQHandler ; DMA2 Channel 4 Interrupt + DCD DMA2_Channel5_IRQHandler ; DMA2 Channel 5 Interrupt + DCD DMA2_Channel6_IRQHandler ; DMA2 Channel 6 Interrupt + DCD DMA2_Channel7_IRQHandler ; DMA2 Channel 7 Interrupt + DCD DMAMUX1_OVR_IRQHandler ; DMAMUX overrun Interrupt + +__Vectors_End + +__Vectors_Size EQU __Vectors_End - __Vectors + + AREA |.text|, CODE, READONLY + +; Reset handler +Reset_Handler PROC + EXPORT Reset_Handler [WEAK] + IMPORT SystemInit + IMPORT __main + + LDR R0, =SystemInit + BLX R0 + LDR R0, =__main + BX R0 + ENDP + +; Dummy Exception Handlers (infinite loops which can be modified) + +NMI_Handler PROC + EXPORT NMI_Handler [WEAK] + B . + ENDP +HardFault_Handler\ + PROC + EXPORT HardFault_Handler [WEAK] + B . + ENDP +MemManage_Handler\ + PROC + EXPORT MemManage_Handler [WEAK] + B . + ENDP +BusFault_Handler\ + PROC + EXPORT BusFault_Handler [WEAK] + B . + ENDP +UsageFault_Handler\ + PROC + EXPORT UsageFault_Handler [WEAK] + B . + ENDP +SVC_Handler PROC + EXPORT SVC_Handler [WEAK] + B . + ENDP +DebugMon_Handler\ + PROC + EXPORT DebugMon_Handler [WEAK] + B . + ENDP +PendSV_Handler PROC + EXPORT PendSV_Handler [WEAK] + B . + ENDP +SysTick_Handler PROC + EXPORT SysTick_Handler [WEAK] + B . + ENDP + +Default_Handler PROC + + EXPORT WWDG_IRQHandler [WEAK] + EXPORT PVD_PVM_IRQHandler [WEAK] + EXPORT TAMP_STAMP_LSECSS_IRQHandler [WEAK] + EXPORT RTC_WKUP_IRQHandler [WEAK] + EXPORT FLASH_IRQHandler [WEAK] + EXPORT RCC_IRQHandler [WEAK] + EXPORT EXTI0_IRQHandler [WEAK] + EXPORT EXTI1_IRQHandler [WEAK] + EXPORT EXTI2_IRQHandler [WEAK] + EXPORT EXTI3_IRQHandler [WEAK] + EXPORT EXTI4_IRQHandler [WEAK] + EXPORT DMA1_Channel1_IRQHandler [WEAK] + EXPORT DMA1_Channel2_IRQHandler [WEAK] + EXPORT DMA1_Channel3_IRQHandler [WEAK] + EXPORT DMA1_Channel4_IRQHandler [WEAK] + EXPORT DMA1_Channel5_IRQHandler [WEAK] + EXPORT DMA1_Channel6_IRQHandler [WEAK] + EXPORT DMA1_Channel7_IRQHandler [WEAK] + EXPORT ADC1_IRQHandler [WEAK] + EXPORT USB_HP_IRQHandler [WEAK] + EXPORT USB_LP_IRQHandler [WEAK] + EXPORT C2SEV_PWR_C2H_IRQHandler [WEAK] + EXPORT COMP_IRQHandler [WEAK] + EXPORT EXTI9_5_IRQHandler [WEAK] + EXPORT TIM1_BRK_IRQHandler [WEAK] + EXPORT TIM1_UP_TIM16_IRQHandler [WEAK] + EXPORT TIM1_TRG_COM_TIM17_IRQHandler [WEAK] + EXPORT TIM1_CC_IRQHandler [WEAK] + EXPORT TIM2_IRQHandler [WEAK] + EXPORT PKA_IRQHandler [WEAK] + EXPORT I2C1_EV_IRQHandler [WEAK] + EXPORT I2C1_ER_IRQHandler [WEAK] + EXPORT I2C3_EV_IRQHandler [WEAK] + EXPORT I2C3_ER_IRQHandler [WEAK] + EXPORT SPI1_IRQHandler [WEAK] + EXPORT SPI2_IRQHandler [WEAK] + EXPORT USART1_IRQHandler [WEAK] + EXPORT LPUART1_IRQHandler [WEAK] + EXPORT SAI1_IRQHandler [WEAK] + EXPORT TSC_IRQHandler [WEAK] + EXPORT EXTI15_10_IRQHandler [WEAK] + EXPORT RTC_Alarm_IRQHandler [WEAK] + EXPORT CRS_IRQHandler [WEAK] + EXPORT PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler [WEAK] + EXPORT IPCC_C1_RX_IRQHandler [WEAK] + EXPORT IPCC_C1_TX_IRQHandler [WEAK] + EXPORT HSEM_IRQHandler [WEAK] + EXPORT LPTIM1_IRQHandler [WEAK] + EXPORT LPTIM2_IRQHandler [WEAK] + EXPORT LCD_IRQHandler [WEAK] + EXPORT QUADSPI_IRQHandler [WEAK] + EXPORT AES1_IRQHandler [WEAK] + EXPORT AES2_IRQHandler [WEAK] + EXPORT RNG_IRQHandler [WEAK] + EXPORT FPU_IRQHandler [WEAK] + EXPORT DMA2_Channel1_IRQHandler [WEAK] + EXPORT DMA2_Channel2_IRQHandler [WEAK] + EXPORT DMA2_Channel3_IRQHandler [WEAK] + EXPORT DMA2_Channel4_IRQHandler [WEAK] + EXPORT DMA2_Channel5_IRQHandler [WEAK] + EXPORT DMA2_Channel6_IRQHandler [WEAK] + EXPORT DMA2_Channel7_IRQHandler [WEAK] + EXPORT DMAMUX1_OVR_IRQHandler [WEAK] + +WWDG_IRQHandler +PVD_PVM_IRQHandler +TAMP_STAMP_LSECSS_IRQHandler +RTC_WKUP_IRQHandler +FLASH_IRQHandler +RCC_IRQHandler +EXTI0_IRQHandler +EXTI1_IRQHandler +EXTI2_IRQHandler +EXTI3_IRQHandler +EXTI4_IRQHandler +DMA1_Channel1_IRQHandler +DMA1_Channel2_IRQHandler +DMA1_Channel3_IRQHandler +DMA1_Channel4_IRQHandler +DMA1_Channel5_IRQHandler +DMA1_Channel6_IRQHandler +DMA1_Channel7_IRQHandler +ADC1_IRQHandler +USB_HP_IRQHandler +USB_LP_IRQHandler +C2SEV_PWR_C2H_IRQHandler +COMP_IRQHandler +EXTI9_5_IRQHandler +TIM1_BRK_IRQHandler +TIM1_UP_TIM16_IRQHandler +TIM1_TRG_COM_TIM17_IRQHandler +TIM1_CC_IRQHandler +TIM2_IRQHandler +PKA_IRQHandler +I2C1_EV_IRQHandler +I2C1_ER_IRQHandler +I2C3_EV_IRQHandler +I2C3_ER_IRQHandler +SPI1_IRQHandler +SPI2_IRQHandler +USART1_IRQHandler +LPUART1_IRQHandler +SAI1_IRQHandler +TSC_IRQHandler +EXTI15_10_IRQHandler +RTC_Alarm_IRQHandler +CRS_IRQHandler +PWR_SOTF_BLEACT_802ACT_RFPHASE_IRQHandler +IPCC_C1_RX_IRQHandler +IPCC_C1_TX_IRQHandler +HSEM_IRQHandler +LPTIM1_IRQHandler +LPTIM2_IRQHandler +LCD_IRQHandler +QUADSPI_IRQHandler +AES1_IRQHandler +AES2_IRQHandler +RNG_IRQHandler +FPU_IRQHandler +DMA2_Channel1_IRQHandler +DMA2_Channel2_IRQHandler +DMA2_Channel3_IRQHandler +DMA2_Channel4_IRQHandler +DMA2_Channel5_IRQHandler +DMA2_Channel6_IRQHandler +DMA2_Channel7_IRQHandler +DMAMUX1_OVR_IRQHandler + + B . + + ENDP + + ALIGN + +;******************************************************************************* +; User Stack and Heap initialization +;******************************************************************************* + IF :DEF:__MICROLIB + + EXPORT __initial_sp + EXPORT __heap_base + EXPORT __heap_limit + + ELSE + + IMPORT __use_two_region_memory + EXPORT __user_initial_stackheap + +__user_initial_stackheap + + LDR R0, = Heap_Mem + LDR R1, =(Stack_Mem + Stack_Size) + LDR R2, = (Heap_Mem + Heap_Size) + LDR R3, = Stack_Mem + BX LR + + ALIGN + + ENDIF + + END + +;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE***** diff --git a/smtc_tracker_bootloader_ota/MDK-ARM/stm32wb55xx_flash_cm4.sct b/smtc_tracker_bootloader_ota/MDK-ARM/stm32wb55xx_flash_cm4.sct new file mode 100644 index 0000000..63845c0 --- /dev/null +++ b/smtc_tracker_bootloader_ota/MDK-ARM/stm32wb55xx_flash_cm4.sct @@ -0,0 +1,21 @@ +; ************************************************************* +; *** Scatter-Loading Description File generated by uVision *** +; ************************************************************* + +LR_IROM1 0x08000000 0x00080000 { ; load region size_region + ER_IROM1 0x08000000 0x00080000 { ; load address = execution address + *.o (RESET, +First) + *(InRoot$$Sections) + .ANY (+RO) + } + RW_IRAM1 0x20000004 0x2FFFC { ; RW data + .ANY (+RW +ZI) + } + RW_RAM_SHARED 0x20030000 0x2800 { ; RW data + *(MAPPING_TABLE) + *(MB_MEM1) + *(MB_MEM2) + } + } + + diff --git a/smtc_tracker_bootloader_ota/STM32_WPAN/App/app_ble.c b/smtc_tracker_bootloader_ota/STM32_WPAN/App/app_ble.c new file mode 100644 index 0000000..2476aed --- /dev/null +++ b/smtc_tracker_bootloader_ota/STM32_WPAN/App/app_ble.c @@ -0,0 +1,586 @@ +/** + ****************************************************************************** + * @file app_ble.c + * @author MCD Application Team + * @brief BLE Application + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Includes ------------------------------------------------------------------*/ +#include "app_common.h" + +#include "dbg_trace.h" +#include "ble.h" +#include "tl.h" +#include "app_ble.h" + +#include "stm32_seq.h" +#include "shci.h" +#include "stm32_lpm.h" +#include "otp.h" + +/* Private typedef -----------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +#define APPBLE_GAP_DEVICE_NAME_LENGTH 12 + +#define BD_ADDR_SIZE_LOCAL 6 + +#define INITIAL_CONNECTION_TIMEOUT (240*1000*1000/CFG_TS_TICK_VAL) /**< 240s */ + + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ + +/** +* ID of the Connection Timeout +*/ +uint8_t Connection_mgr_timer_Id; + +PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static TL_CmdPacket_t BleCmdBuffer; + +static const uint8_t M_bd_addr[BD_ADDR_SIZE_LOCAL] = + { + (uint8_t)((CFG_ADV_BD_ADDRESS & 0x0000000000FF)), + (uint8_t)((CFG_ADV_BD_ADDRESS & 0x00000000FF00) >> 8), + (uint8_t)((CFG_ADV_BD_ADDRESS & 0x000000FF0000) >> 16), + (uint8_t)((CFG_ADV_BD_ADDRESS & 0x0000FF000000) >> 24), + (uint8_t)((CFG_ADV_BD_ADDRESS & 0x00FF00000000) >> 32), + (uint8_t)((CFG_ADV_BD_ADDRESS & 0xFF0000000000) >> 40) + }; + +static uint8_t bd_addr_udn[BD_ADDR_SIZE_LOCAL]; + +/** +* Identity root key used to derive LTK and CSRK +*/ +static const uint8_t BLE_CFG_IR_VALUE[16] = CFG_BLE_IRK; + +/** +* Encryption root key used to derive LTK and CSRK +*/ +static const uint8_t BLE_CFG_ER_VALUE[16] = CFG_BLE_ERK; + +static const char local_name[] = { AD_TYPE_COMPLETE_LOCAL_NAME, 'S', 'M', 'T','C','_','T','K','R','_','O', 'T', 'A' }; +uint8_t manuf_data[14] = { + sizeof(manuf_data)-1, AD_TYPE_MANUFACTURER_SPECIFIC_DATA, + 0x01/*SKD version */, + CFG_DEV_ID_OTA_FW_UPDATE /* STM32WB - OTA*/, + 0x00 /* GROUP A Feature */, + 0x00 /* GROUP A Feature */, + 0x00 /* GROUP B Feature */, + 0x00 /* GROUP B Feature */, + 0x00, /* BLE MAC start -MSB */ + 0x00, + 0x00, + 0x00, + 0x00, + 0x00, /* BLE MAC stop */ +}; + + +/* Global variables ----------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +static void BLE_UserEvtRx( void * pPayload ); +static void BLE_StatusNot( HCI_TL_CmdStatus_t status ); +static void Ble_Tl_Init( void ); +static void Ble_Hci_Gap_Gatt_Init(void); +static const uint8_t* BleGetBdAddress( void ); +static void Adv_Request(void); +static void Delete_Sectors( void ); +static void Connection_board_reset( void ); + +/* Functions Definition ------------------------------------------------------*/ +void APP_BLE_Init( void ) +{ + SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet = + { + {{0,0,0}}, /**< Header unused */ + {0, /** pBleBufferAddress not used */ + 0, /** BleBufferSize not used */ + CFG_BLE_NUM_GATT_ATTRIBUTES, + CFG_BLE_NUM_GATT_SERVICES, + CFG_BLE_ATT_VALUE_ARRAY_SIZE, + CFG_BLE_NUM_LINK, + CFG_BLE_DATA_LENGTH_EXTENSION, + CFG_BLE_PREPARE_WRITE_LIST_SIZE, + CFG_BLE_MBLOCK_COUNT, + CFG_BLE_MAX_ATT_MTU, + CFG_BLE_SLAVE_SCA, + CFG_BLE_MASTER_SCA, + CFG_BLE_LSE_SOURCE, + CFG_BLE_MAX_CONN_EVENT_LENGTH, + CFG_BLE_HSE_STARTUP_TIME, + CFG_BLE_VITERBI_MODE, + CFG_BLE_LL_ONLY, + 0} + }; + + /** + * Initialize Ble Transport Layer + */ + Ble_Tl_Init( ); + + /** + * Do not allow standby in the application + */ + UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE); + + /** + * Register the hci transport layer to handle BLE User Asynchronous Events + */ + UTIL_SEQ_RegTask( 1<data; + + switch (event_pckt->evt) + { + case EVT_DISCONN_COMPLETE: + { + + Adv_Request(); + + } + break; /* EVT_DISCONN_COMPLETE */ + + case EVT_LE_META_EVENT: + meta_evt = (evt_le_meta_event*) event_pckt->data; + + switch (meta_evt->subevent) + { + case EVT_LE_CONN_COMPLETE: + /* Start Timer to STOP CONNECTION */ + HW_TS_Start(Connection_mgr_timer_Id, INITIAL_CONNECTION_TIMEOUT); + break; /* HCI_EVT_LE_CONN_COMPLETE */ + + default: + break; + } + break; /* HCI_EVT_LE_META_EVENT */ + + case EVT_VENDOR: + blue_evt = (evt_blue_aci*) event_pckt->data; + switch (blue_evt->ecode) + { + case EVT_BLUE_GAP_PROCEDURE_COMPLETE: + break; /* EVT_BLUE_GAP_PROCEDURE_COMPLETE */ + case ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE: + /* USER CODE BEGIN RADIO_ACTIVITY_EVENT*/ + BSP_LED_Toggle(LED_GREEN); + /* USER CODE END RADIO_ACTIVITY_EVENT*/ + break; /* RADIO_ACTIVITY_EVENT */ + } + break; /* EVT_VENDOR */ + + default: + break; + } + + return (SVCCTL_UserEvtFlowEnable); +} + +void APP_BLE_Key_Button1_Action(void) +{ +} + +void APP_BLE_Key_Button2_Action(void) +{ +} + +void APP_BLE_Key_Button3_Action(void) +{ +} + +/************************************************************* + * + * LOCAL FUNCTIONS + * + *************************************************************/ +static void Ble_Tl_Init( void ) +{ + HCI_TL_HciInitConf_t Hci_Tl_Init_Conf; + + Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer; + Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot; + hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf); + + return; +} + +static void Ble_Hci_Gap_Gatt_Init(void){ + + uint8_t role; + uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle; + const uint8_t *bd_addr; + uint32_t srd_bd_addr[2]; + uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE }; + + /** + * Initialize HCI layer + */ + /*HCI Reset to synchronise BLE Stack*/ + hci_reset(); + + /** + * Write the BD Address + */ + + bd_addr = BleGetBdAddress(); + aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, + CONFIG_DATA_PUBADDR_LEN, + (uint8_t*) bd_addr); + + + + /** + * Static random Address + * The two upper bits shall be set to 1 + * The lowest 32bits is read from the UDN to differentiate between devices + * The RNG may be used to provide a random number on each power on + */ + srd_bd_addr[1] = 0x0000ED6E; + srd_bd_addr[0] = LL_FLASH_GetUDN( ); + aci_hal_write_config_data( CONFIG_DATA_RANDOM_ADDRESS_OFFSET, CONFIG_DATA_RANDOM_ADDRESS_LEN, (uint8_t*)srd_bd_addr ); + + /** + * Write Identity root key used to derive LTK and CSRK + */ + aci_hal_write_config_data( CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)BLE_CFG_IR_VALUE ); + + /** + * Write Encryption root key used to derive LTK and CSRK + */ + aci_hal_write_config_data( CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)BLE_CFG_ER_VALUE ); + + /** + * Set TX Power to 0dBm. + */ + aci_hal_set_tx_power_level(1, CFG_TX_POWER); + + /** + * Initialize GATT interface + */ + aci_gatt_init(); + + /** + * Initialize GAP interface + */ + role = 0; + +#if (BLE_CFG_PERIPHERAL == 1) + role |= GAP_PERIPHERAL_ROLE; +#endif + +#if (BLE_CFG_CENTRAL == 1) + role |= GAP_CENTRAL_ROLE; +#endif + + if (role > 0) + { + const char *name = "BLEcore"; + + aci_gap_init(role, 0, + APPBLE_GAP_DEVICE_NAME_LENGTH, + &gap_service_handle, &gap_dev_name_char_handle, &gap_appearance_char_handle); + + if (aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name)) + { + BLE_DBG_SVCCTL_MSG("Device Name aci_gatt_update_char_value failed.\n"); + } + } + + if(aci_gatt_update_char_value(gap_service_handle, + gap_appearance_char_handle, + 0, + 2, + (uint8_t *)&appearance)) + { + BLE_DBG_SVCCTL_MSG("Appearance aci_gatt_update_char_value failed.\n"); + } + + + + /** + * Initialize IO capability + */ + aci_gap_set_io_capability(CFG_IO_CAPABILITY); + + /** + * Initialize authentication + */ + + + aci_gap_set_authentication_requirement(CFG_BONDING_MODE, + CFG_MITM_PROTECTION, + 0, + 0, + CFG_ENCRYPTION_KEY_SIZE_MIN, + CFG_ENCRYPTION_KEY_SIZE_MAX, + CFG_USED_FIXED_PIN, + CFG_FIXED_PIN, + 0 + ); + + +} + +static void Adv_Request(void){ + aci_gap_set_discoverable(ADV_IND, + CFG_FAST_CONN_ADV_INTERVAL_MIN, + CFG_FAST_CONN_ADV_INTERVAL_MAX, + PUBLIC_ADDR, + NO_WHITE_LIST_USE, sizeof(local_name), (uint8_t*) &local_name, 0, 0, 0, 0); + + /* Send Advertising data */ + aci_gap_update_adv_data(sizeof(manuf_data), (uint8_t*) manuf_data); +} + +static void Delete_Sectors( void ) +{ + /** + * The number of sectors to erase is read from SRAM1. + * It shall be checked whether the number of sectors to erase does not overlap on the secured Flash + * The limit can be read from the SFSA option byte which provides the first secured sector address. + */ + + uint32_t page_error; + FLASH_EraseInitTypeDef p_erase_init; + uint32_t first_secure_sector_idx; + + first_secure_sector_idx = (READ_BIT(FLASH->SFR, FLASH_SFR_SFSA) >> FLASH_SFR_SFSA_Pos) - 1 ; // - 1 because of sector 202 which contains tracker context + + p_erase_init.TypeErase = FLASH_TYPEERASE_PAGES; + + p_erase_init.Page = CFG_OTA_START_SECTOR_IDX_VAL_MSG; + if(p_erase_init.Page < (CFG_APP_START_SECTOR_INDEX - 1)) + { + /** + * Something has been wrong as there is no case we should delete the BLE_Ota application + * Reboot on the firmware application + */ + CFG_OTA_REBOOT_VAL_MSG = CFG_REBOOT_ON_FW_APP; + NVIC_SystemReset(); /* it waits until reset */ + } + p_erase_init.NbPages = CFG_OTA_NBR_OF_SECTOR_VAL_MSG; + + if ((p_erase_init.Page + p_erase_init.NbPages) > first_secure_sector_idx) + { + p_erase_init.NbPages = first_secure_sector_idx - p_erase_init.Page; + } + + HAL_FLASH_Unlock(); + + HAL_FLASHEx_Erase(&p_erase_init, &page_error); + + HAL_FLASH_Lock(); + + return; +} + +const uint8_t* BleGetBdAddress( void ) +{ + uint8_t *otp_addr; + const uint8_t *bd_addr; + uint32_t udn; + uint32_t company_id; + uint32_t device_id; + + udn = LL_FLASH_GetUDN(); + + if(udn != 0xFFFFFFFF) + { + company_id = LL_FLASH_GetSTCompanyID(); + device_id = LL_FLASH_GetDeviceID(); + + bd_addr_udn[0] = (uint8_t)(udn & 0x000000FF); + bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 ); + bd_addr_udn[2] = (uint8_t)( (udn & 0x00FF0000) >> 16 ); + bd_addr_udn[3] = (uint8_t)device_id; + bd_addr_udn[4] = (uint8_t)(company_id & 0x000000FF);; + bd_addr_udn[5] = (uint8_t)( (company_id & 0x0000FF00) >> 8 ); + + bd_addr = (const uint8_t *)bd_addr_udn; + } + else + { + otp_addr = OTP_Read(0); + if(otp_addr) + { + bd_addr = ((OTP_ID0_t*)otp_addr)->bd_address; + } + else + { + bd_addr = M_bd_addr; + } + + } + + return bd_addr; +} + +/************************************************************* + * + * WRAP FUNCTIONS + * + *************************************************************/ +void hci_notify_asynch_evt(void* pdata) +{ + UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0); + return; +} + +void hci_cmd_resp_release(uint32_t flag) +{ + UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID); + return; +} + +void hci_cmd_resp_wait(uint32_t timeout) +{ + UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID); + return; +} + +static void BLE_UserEvtRx( void * pPayload ) +{ + SVCCTL_UserEvtFlowStatus_t svctl_return_status; + tHCI_UserEvtRxParam *pParam; + + pParam = (tHCI_UserEvtRxParam *)pPayload; + + svctl_return_status = SVCCTL_UserEvtRx((void *)&(pParam->pckt->evtserial)); + if (svctl_return_status != SVCCTL_UserEvtFlowDisable) + { + pParam->status = HCI_TL_UserEventFlow_Enable; + } + else + { + pParam->status = HCI_TL_UserEventFlow_Disable; + } +} + +static void BLE_StatusNot( HCI_TL_CmdStatus_t status ) +{ + uint32_t task_id_list; + switch (status) + { + case HCI_TL_CmdBusy: + /** + * All tasks that may send an aci/hci commands shall be listed here + * This is to prevent a new command is sent while one is already pending + */ + task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1; + UTIL_SEQ_PauseTask(task_id_list); + + break; + + case HCI_TL_CmdAvailable: + /** + * All tasks that may send an aci/hci commands shall be listed here + * This is to prevent a new command is sent while one is already pending + */ + task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1; + UTIL_SEQ_ResumeTask(task_id_list); + + break; + + default: + break; + } + return; +} + +void SVCCTL_ResumeUserEventFlow( void ) +{ + hci_resume_flow(); + return; +} + +static void Connection_board_reset( void ) +{ + NVIC_SystemReset(); +} + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/STM32_WPAN/App/app_ble.h b/smtc_tracker_bootloader_ota/STM32_WPAN/App/app_ble.h new file mode 100644 index 0000000..34dd264 --- /dev/null +++ b/smtc_tracker_bootloader_ota/STM32_WPAN/App/app_ble.h @@ -0,0 +1,52 @@ + +/** + ****************************************************************************** + * @file app_ble.h + * @author MCD Application Team + * @brief Header for ble application + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __APP_BLE_H +#define __APP_BLE_H + +#ifdef __cplusplus +extern "C" { +#endif + + /* Includes ------------------------------------------------------------------*/ +#include "hci_tl.h" + + /* Exported types ------------------------------------------------------------*/ + + + /* Exported constants --------------------------------------------------------*/ + /* External variables --------------------------------------------------------*/ + /* Exported macros -----------------------------------------------------------*/ + /* Exported functions ------------------------------------------------------- */ + void APP_BLE_Init( void ); + + void APP_BLE_Key_Button1_Action(void); + void APP_BLE_Key_Button2_Action(void); + void APP_BLE_Key_Button3_Action(void); + +#ifdef __cplusplus +} +#endif + +#endif /*__APP_BLE_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/STM32_WPAN/App/ble_conf.h b/smtc_tracker_bootloader_ota/STM32_WPAN/App/ble_conf.h new file mode 100644 index 0000000..3162e12 --- /dev/null +++ b/smtc_tracker_bootloader_ota/STM32_WPAN/App/ble_conf.h @@ -0,0 +1,66 @@ +/** + ****************************************************************************** + * @file ble_conf.h + * @author MCD Application Team + * @brief BLE configuration file + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __BLE_CONF_H +#define __BLE_CONF_H + +#include "app_conf.h" + +/****************************************************************************** + * + * BLE SERVICES CONFIGURATION + * blesvc + * + ******************************************************************************/ + +/** + * This setting shall be set to '1' if the device needs to support the Peripheral Role + * In the MS configuration, both BLE_CFG_PERIPHERAL and BLE_CFG_CENTRAL shall be set to '1' + */ +#define BLE_CFG_PERIPHERAL 1 + +/** + * This setting shall be set to '1' if the device needs to support the Central Role + * In the MS configuration, both BLE_CFG_PERIPHERAL and BLE_CFG_CENTRAL shall be set to '1' + */ +#define BLE_CFG_CENTRAL 0 + +/** + * There is one handler per service enabled + * Note: There is no handler for the Device Information Service + * + * This shall take into account all registered handlers + * (from either the provided services or the custom services) + */ +#define BLE_CFG_SVC_MAX_NBR_CB 7 + +#define BLE_CFG_CLT_MAX_NBR_CB 0 + +/****************************************************************************** + * GAP Service - Apprearance + ******************************************************************************/ +#define BLE_CFG_UNKNOWN_APPEARANCE (0) +#define BLE_CFG_HR_SENSOR_APPEARANCE (832) +#define BLE_CFG_GAP_APPEARANCE (BLE_CFG_UNKNOWN_APPEARANCE) + +#endif /*__BLE_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/STM32_WPAN/App/ble_dbg_conf.h b/smtc_tracker_bootloader_ota/STM32_WPAN/App/ble_dbg_conf.h new file mode 100644 index 0000000..6d72ba8 --- /dev/null +++ b/smtc_tracker_bootloader_ota/STM32_WPAN/App/ble_dbg_conf.h @@ -0,0 +1,207 @@ +/** + ****************************************************************************** + * @file ble_dbg_conf.h + * @author MCD Application Team + * @brief BLE Debug configuration file + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __BLE_DBG_CONF_H +#define __BLE_DBG_CONF_H + +/** + * Enable or Disable traces from BLE + */ + +#define BLE_DBG_DIS_EN 0 +#define BLE_DBG_HRS_EN 0 +#define BLE_DBG_EDS_STM_EN 0 +#define BLE_DBG_LBS_STM_EN 0 +#define BLE_DBG_SVCCTL_EN 0 +#define BLE_DBG_CTS_EN 0 +#define BLE_DBG_HIDS_EN 0 +#define BLE_DBG_PASS_EN 0 +#define BLE_DBG_BLS_EN 0 +#define BLE_DBG_HTS_EN 0 +#define BLE_DBG_ANS_EN 0 +#define BLE_DBG_ESS_EN 0 +#define BLE_DBG_GLS_EN 0 +#define BLE_DBG_BAS_EN 0 +#define BLE_DBG_RTUS_EN 0 +#define BLE_DBG_HPS_EN 0 +#define BLE_DBG_TPS_EN 0 +#define BLE_DBG_LLS_EN 0 +#define BLE_DBG_IAS_EN 0 +#define BLE_DBG_DTS_EN 0 +#define BLE_DBG_WSS_EN 0 +#define BLE_DBG_LNS_EN 0 +#define BLE_DBG_SCPS_EN 0 +#define BLE_DBG_P2P_STM_EN 0 + + +/** + * Macro definition + */ +#if ( BLE_DBG_DIS_EN != 0 ) +#define BLE_DBG_DIS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_DIS_MSG PRINT_NO_MESG +#endif + +#if ( BLE_DBG_HRS_EN != 0 ) +#define BLE_DBG_HRS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_HRS_MSG PRINT_NO_MESG +#endif + +#if ( BLE_DBG_P2P_STM_EN != 0 ) +#define BLE_DBG_P2P_STM_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_P2P_STM_MSG PRINT_NO_MESG +#endif + +#if ( BLE_DBG_EDS_STM_EN != 0 ) +#define BLE_DBG_EDS_STM_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_EDS_STM_MSG PRINT_NO_MESG +#endif + +#if ( BLE_DBG_LBS_STM_EN != 0 ) +#define BLE_DBG_LBS_STM_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_LBS_STM_MSG PRINT_NO_MESG +#endif + +#if ( BLE_DBG_SVCCTL_EN != 0 ) +#define BLE_DBG_SVCCTL_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_SVCCTL_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_CTS_EN != 0) +#define BLE_DBG_CTS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_CTS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_HIDS_EN != 0) +#define BLE_DBG_HIDS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_HIDS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_PASS_EN != 0) +#define BLE_DBG_PASS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_PASS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_BLS_EN != 0) +#define BLE_DBG_BLS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_BLS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_HTS_EN != 0) +#define BLE_DBG_HTS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_HTS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_ANS_EN != 0) +#define BLE_DBG_ANS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_ANS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_ESS_EN != 0) +#define BLE_DBG_ESS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_ESS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_GLS_EN != 0) +#define BLE_DBG_GLS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_GLS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_BAS_EN != 0) +#define BLE_DBG_BAS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_BAS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_RTUS_EN != 0) +#define BLE_DBG_RTUS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_RTUS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_HPS_EN != 0) +#define BLE_DBG_HPS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_HPS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_TPS_EN != 0) +#define BLE_DBG_TPS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_TPS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_LLS_EN != 0) +#define BLE_DBG_LLS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_LLS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_IAS_EN != 0) +#define BLE_DBG_IAS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_IAS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_WSS_EN != 0) +#define BLE_DBG_WSS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_WSS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_LNS_EN != 0) +#define BLE_DBG_LNS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_LNS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_SCPS_EN != 0) +#define BLE_DBG_SCPS_MSG PRINT_MESG_DBG +#else +#define BLE_DBG_SCPS_MSG PRINT_NO_MESG +#endif + +#if (BLE_DBG_DTS_EN != 0) +#define BLE_DBG_DTS_MSG PRINT_MESG_DBG +#define BLE_DBG_DTS_BUF PRINT_LOG_BUFF_DBG +#else +#define BLE_DBG_DTS_MSG PRINT_NO_MESG +#define BLE_DBG_DTS_BUF PRINT_NO_MESG +#endif + + +#endif /*__BLE_DBG_CONF_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/STM32_WPAN/App/otas_app.c b/smtc_tracker_bootloader_ota/STM32_WPAN/App/otas_app.c new file mode 100644 index 0000000..d0104cb --- /dev/null +++ b/smtc_tracker_bootloader_ota/STM32_WPAN/App/otas_app.c @@ -0,0 +1,212 @@ +/** + ****************************************************************************** + * @file otas_app.c + * @author MCD Application Team + * @brief OTA Service Application + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + + + +/* Includes ------------------------------------------------------------------*/ +#include "app_common.h" + +#include "ble.h" +#include "shci.h" + + + +/* Private typedef -----------------------------------------------------------*/ + +/* Private typedef -----------------------------------------------------------*/ +typedef enum +{ + Wireless_Fw, + Fw_App, +} OTAS_APP_FileType_t; + +typedef struct +{ + uint32_t base_address; + uint64_t write_value; + uint8_t write_value_index; + uint8_t file_type; +} OTAS_APP_Context_t; + +/* Private macros ------------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +OTAS_APP_Context_t OTAS_APP_Context; + +/* Global variables ----------------------------------------------------------*/ +/* Private function prototypes -----------------------------------------------*/ +/* Functions Definition ------------------------------------------------------*/ +/* Private functions ----------------------------------------------------------*/ +/* Public functions ----------------------------------------------------------*/ + +void OTAS_STM_Notification( OTA_STM_Notification_t *p_notification ) +{ + uint32_t count; + uint32_t size_left; + OTAS_STM_Indication_Msg_t msg_conf; + + switch(p_notification->ChardId) + { + case OTAS_STM_BASE_ADDR_ID: + { + switch( ((OTA_STM_Base_Addr_Event_Format_t*)(p_notification->pPayload))->Command ) + { + case OTAS_STM_STOP_ALL_UPLOAD: + break; + + case OTAS_STM_WIRELESS_FW_UPLOAD: + OTAS_APP_Context.file_type = Wireless_Fw; + OTAS_APP_Context.base_address = FLASH_BASE; + ((uint8_t*)&OTAS_APP_Context.base_address)[0] = (((uint8_t*)((OTA_STM_Base_Addr_Event_Format_t*)(p_notification->pPayload))->Base_Addr))[2]; + ((uint8_t*)&OTAS_APP_Context.base_address)[1] = (((uint8_t*)((OTA_STM_Base_Addr_Event_Format_t*)(p_notification->pPayload))->Base_Addr))[1]; + ((uint8_t*)&OTAS_APP_Context.base_address)[2] = (((uint8_t*)((OTA_STM_Base_Addr_Event_Format_t*)(p_notification->pPayload))->Base_Addr))[0]; + OTAS_APP_Context.write_value_index = 0; + break; + + case OTAS_STM_APPLICATION_UPLOAD: + OTAS_APP_Context.file_type = Fw_App; + OTAS_APP_Context.base_address = FLASH_BASE; + ((uint8_t*)&OTAS_APP_Context.base_address)[0] = (((uint8_t*)((OTA_STM_Base_Addr_Event_Format_t*)(p_notification->pPayload))->Base_Addr))[2]; + ((uint8_t*)&OTAS_APP_Context.base_address)[1] = (((uint8_t*)((OTA_STM_Base_Addr_Event_Format_t*)(p_notification->pPayload))->Base_Addr))[1]; + ((uint8_t*)&OTAS_APP_Context.base_address)[2] = (((uint8_t*)((OTA_STM_Base_Addr_Event_Format_t*)(p_notification->pPayload))->Base_Addr))[0]; + OTAS_APP_Context.write_value_index = 0; + break; + + case OTAS_STM_UPLOAD_FINISHED: + msg_conf = OTAS_STM_REBOOT_CONFIRMED; + (void) OTAS_STM_UpdateChar(OTAS_STM_CONF_ID, (uint8_t*)&msg_conf); + break; + + case OTAS_STM_CANCEL_UPLOAD: + break; + + default: + break; + } + } + break; + + case OTAS_STM_RAW_DATA_ID: + /** + * Write in Flash the data received in the BLE packet + */ + count = 0; + size_left = p_notification->ValueLength; + + while( LL_HSEM_1StepLock( HSEM, CFG_HW_FLASH_SEMID ) ); + HAL_FLASH_Unlock(); + while( size_left >= (8 - OTAS_APP_Context.write_value_index) ) + { + memcpy( (uint8_t*)&OTAS_APP_Context.write_value + OTAS_APP_Context.write_value_index, + ((OTA_STM_Raw_Data_Event_Format_t*)(p_notification->pPayload))->Raw_Data + count, + 8 - OTAS_APP_Context.write_value_index ); + while(LL_FLASH_IsActiveFlag_OperationSuspended()); + HAL_FLASH_Program( FLASH_TYPEPROGRAM_DOUBLEWORD, + OTAS_APP_Context.base_address, + OTAS_APP_Context.write_value); + if(*(uint64_t*)(OTAS_APP_Context.base_address)==OTAS_APP_Context.write_value) + { + OTAS_APP_Context.base_address += 8; + size_left -= (8 - OTAS_APP_Context.write_value_index); + count += (8 - OTAS_APP_Context.write_value_index); + OTAS_APP_Context.write_value_index = 0; + } + } + HAL_FLASH_Lock(); + LL_HSEM_ReleaseLock( HSEM, CFG_HW_FLASH_SEMID, 0 ); + + /** + * The Flash shall be written by 32bits data. In case the packet received is not a multiple of 4 bytes, + * it shall be recorded how much bytes is left to pe written in flash + */ + if(size_left != 0) + { + memcpy( (uint8_t*)&OTAS_APP_Context.write_value + OTAS_APP_Context.write_value_index, + ((OTA_STM_Raw_Data_Event_Format_t*)(p_notification->pPayload))->Raw_Data + count, + size_left ); + OTAS_APP_Context.write_value_index += size_left; + } + break; + + case OTAS_STM_CONF_EVENT_ID: + { + /** + * The Remote notifies it has send all the data to be written in Flash + */ + + /** + * Write now in Flash the remaining data that has not been written before because they were less than + * 4 bytes to be written + * As it is mandatory to write 4 bytes, some random bytes will be written at the same time than the left + * unwritten bytes to complete up to 4 bytes. + */ + if(OTAS_APP_Context.write_value_index != 0) + { + while( LL_HSEM_1StepLock( HSEM, CFG_HW_FLASH_SEMID ) ); + HAL_FLASH_Unlock(); + while(*(uint64_t*)(OTAS_APP_Context.base_address) != OTAS_APP_Context.write_value) + { + while(LL_FLASH_IsActiveFlag_OperationSuspended()); + HAL_FLASH_Program( FLASH_TYPEPROGRAM_DOUBLEWORD, + OTAS_APP_Context.base_address, + OTAS_APP_Context.write_value); + } + HAL_FLASH_Lock(); + LL_HSEM_ReleaseLock( HSEM, CFG_HW_FLASH_SEMID, 0 ); + } + + /** + * Decide now what to do after all the data has been written in Flash + */ + switch(OTAS_APP_Context.file_type) + { + case Fw_App: + /** + * Reboot on FW Application + */ + CFG_OTA_REBOOT_VAL_MSG = CFG_REBOOT_ON_FW_APP; + NVIC_SystemReset(); /* it waits until reset */ + break; + + case Wireless_Fw: + /** + * Wireless firmware update is requested + * Request CPU2 to reboot on FUS by sending two FUS command + */ + SHCI_C2_FUS_GetState( NULL ); + SHCI_C2_FUS_GetState( NULL ); + while(1) + { + HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI); + } + break; + + default: + break; + } + } + break; + + default: + break; + } + + return; +} + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/STM32_WPAN/Target/hw_ipcc.c b/smtc_tracker_bootloader_ota/STM32_WPAN/Target/hw_ipcc.c new file mode 100644 index 0000000..10c61f9 --- /dev/null +++ b/smtc_tracker_bootloader_ota/STM32_WPAN/Target/hw_ipcc.c @@ -0,0 +1,519 @@ +/** + ****************************************************************************** + * File Name : Target/hw_ipcc.c + * Description : Hardware IPCC source file for STM32WPAN Middleware. + * + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "app_common.h" +#include "mbox_def.h" + +/* Global variables ---------------------------------------------------------*/ +/* Private defines -----------------------------------------------------------*/ +#define HW_IPCC_TX_PENDING( channel ) ( !(LL_C1_IPCC_IsActiveFlag_CHx( IPCC, channel )) ) && (((~(IPCC->C1MR)) & (channel << 16U))) +#define HW_IPCC_RX_PENDING( channel ) (LL_C2_IPCC_IsActiveFlag_CHx( IPCC, channel )) && (((~(IPCC->C1MR)) & (channel << 0U))) + +/* Private macros ------------------------------------------------------------*/ +/* Private typedef -----------------------------------------------------------*/ +/* Private variables ---------------------------------------------------------*/ +static void (*FreeBufCb)( void ); + +/* Private function prototypes -----------------------------------------------*/ +static void HW_IPCC_BLE_EvtHandler( void ); +static void HW_IPCC_BLE_AclDataEvtHandler( void ); +static void HW_IPCC_MM_FreeBufHandler( void ); +static void HW_IPCC_SYS_CmdEvtHandler( void ); +static void HW_IPCC_SYS_EvtHandler( void ); +static void HW_IPCC_TRACES_EvtHandler( void ); + +#ifdef THREAD_WB +static void HW_IPCC_OT_CmdEvtHandler( void ); +static void HW_IPCC_THREAD_NotEvtHandler( void ); +static void HW_IPCC_THREAD_CliNotEvtHandler( void ); +#endif + +#ifdef MAC_802_15_4_WB +static void HW_IPCC_MAC_802_15_4_CmdEvtHandler( void ); +static void HW_IPCC_MAC_802_15_4_NotEvtHandler( void ); +#endif + +#ifdef ZIGBEE_WB +static void HW_IPCC_ZIGBEE_CmdEvtHandler( void ); +static void HW_IPCC_ZIGBEE_StackNotifEvtHandler( void ); +static void HW_IPCC_ZIGBEE_StackM0RequestHandler( void ); + +#endif + +/* Public function definition -----------------------------------------------*/ + +/****************************************************************************** + * INTERRUPT HANDLER + ******************************************************************************/ +void HW_IPCC_Rx_Handler( void ) +{ + if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL )) + { + HW_IPCC_SYS_EvtHandler(); + } +#ifdef MAC_802_15_4_WB + else if (HW_IPCC_RX_PENDING( HW_IPCC_MAC_802_15_4_NOTIFICATION_ACK_CHANNEL )) + { + HW_IPCC_MAC_802_15_4_NotEvtHandler(); + } +#endif /* MAC_802_15_4_WB */ +#ifdef THREAD_WB + else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL )) + { + HW_IPCC_THREAD_NotEvtHandler(); + } + else if (HW_IPCC_RX_PENDING( HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL )) + { + HW_IPCC_THREAD_CliNotEvtHandler(); + } +#endif /* THREAD_WB */ +#ifdef ZIGBEE_WB + else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL )) + { + HW_IPCC_ZIGBEE_StackNotifEvtHandler(); + } + else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL )) + { + HW_IPCC_ZIGBEE_StackM0RequestHandler(); + } +#endif /* ZIGBEE_WB */ + else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL )) + { + HW_IPCC_BLE_EvtHandler(); + } + else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL )) + { + HW_IPCC_TRACES_EvtHandler(); + } + + return; +} + +void HW_IPCC_Tx_Handler( void ) +{ + if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL )) + { + HW_IPCC_SYS_CmdEvtHandler(); + } +#ifdef MAC_802_15_4_WB + else if (HW_IPCC_TX_PENDING( HW_IPCC_MAC_802_15_4_CMD_RSP_CHANNEL )) + { + HW_IPCC_MAC_802_15_4_CmdEvtHandler(); + } +#endif /* MAC_802_15_4_WB */ +#ifdef THREAD_WB + else if (HW_IPCC_TX_PENDING( HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL )) + { + HW_IPCC_OT_CmdEvtHandler(); + } +#endif /* THREAD_WB */ +#ifdef ZIGBEE_WB + if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL )) + { + HW_IPCC_ZIGBEE_CmdEvtHandler(); + } +#endif /* ZIGBEE_WB */ + else if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL )) + { + HW_IPCC_SYS_CmdEvtHandler(); + } + else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL )) + { + HW_IPCC_MM_FreeBufHandler(); + } + else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL )) + { + HW_IPCC_BLE_AclDataEvtHandler(); + } + + return; +} +/****************************************************************************** + * GENERAL + ******************************************************************************/ +void HW_IPCC_Enable( void ) +{ + /** + * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2 + */ + LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 ); + LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 ); + + /** + * In case the SBSFU is implemented, it may have already set the C2BOOT bit to startup the CPU2. + * In that case, to keep the mechanism transparent to the user application, it shall call the system command + * SHCI_C2_Reinit( ) before jumping to the application. + * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware. + * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect. + * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect + * So, by default, the application shall both set the event flag and set the C2BOOT bit. + */ + __SEV( ); /* Set the internal event flag and send an event to the CPU2 */ + __WFE( ); /* Clear the internal event flag */ + LL_PWR_EnableBootC2( ); + + return; +} + +void HW_IPCC_Init( void ) +{ + LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC ); + + LL_C1_IPCC_EnableIT_RXO( IPCC ); + LL_C1_IPCC_EnableIT_TXF( IPCC ); + + HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn); + HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn); + + return; +} + +/****************************************************************************** + * BLE + ******************************************************************************/ +void HW_IPCC_BLE_Init( void ) +{ + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL ); + + return; +} + +void HW_IPCC_BLE_SendCmd( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL ); + + return; +} + +static void HW_IPCC_BLE_EvtHandler( void ) +{ + HW_IPCC_BLE_RxEvtNot(); + + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL ); + + return; +} + +void HW_IPCC_BLE_SendAclData( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL ); + LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL ); + + return; +} + +static void HW_IPCC_BLE_AclDataEvtHandler( void ) +{ + LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL ); + + HW_IPCC_BLE_AclDataAckNot(); + + return; +} + +__weak void HW_IPCC_BLE_AclDataAckNot( void ){}; +__weak void HW_IPCC_BLE_RxEvtNot( void ){}; + +/****************************************************************************** + * SYSTEM + ******************************************************************************/ +void HW_IPCC_SYS_Init( void ) +{ + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL ); + + return; +} + +void HW_IPCC_SYS_SendCmd( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ); + LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ); + + return; +} + +static void HW_IPCC_SYS_CmdEvtHandler( void ) +{ + LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ); + + HW_IPCC_SYS_CmdEvtNot(); + + return; +} + +static void HW_IPCC_SYS_EvtHandler( void ) +{ + HW_IPCC_SYS_EvtNot(); + + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL ); + + return; +} + +__weak void HW_IPCC_SYS_CmdEvtNot( void ){}; +__weak void HW_IPCC_SYS_EvtNot( void ){}; + +/****************************************************************************** + * MAC 802.15.4 + ******************************************************************************/ +#ifdef MAC_802_15_4_WB +void HW_IPCC_MAC_802_15_4_Init( void ) +{ + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_MAC_802_15_4_NOTIFICATION_ACK_CHANNEL ); + + return; +} + +void HW_IPCC_MAC_802_15_4_SendCmd( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MAC_802_15_4_CMD_RSP_CHANNEL ); + LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MAC_802_15_4_CMD_RSP_CHANNEL ); + + return; +} + +void HW_IPCC_MAC_802_15_4_SendAck( void ) +{ + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_MAC_802_15_4_NOTIFICATION_ACK_CHANNEL ); + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_MAC_802_15_4_NOTIFICATION_ACK_CHANNEL ); + + return; +} + +static void HW_IPCC_MAC_802_15_4_CmdEvtHandler( void ) +{ + LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MAC_802_15_4_CMD_RSP_CHANNEL ); + + HW_IPCC_MAC_802_15_4_CmdEvtNot(); + + return; +} + +static void HW_IPCC_MAC_802_15_4_NotEvtHandler( void ) +{ + LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_MAC_802_15_4_NOTIFICATION_ACK_CHANNEL ); + + HW_IPCC_MAC_802_15_4_EvtNot(); + + return; +} +__weak void HW_IPCC_MAC_802_15_4_CmdEvtNot( void ){}; +__weak void HW_IPCC_MAC_802_15_4_EvtNot( void ){}; +#endif + +/****************************************************************************** + * THREAD + ******************************************************************************/ +#ifdef THREAD_WB +void HW_IPCC_THREAD_Init( void ) +{ + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ); + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ); + + return; +} + +void HW_IPCC_OT_SendCmd( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ); + LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ); + + return; +} + +void HW_IPCC_CLI_SendCmd( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_THREAD_CLI_CMD_CHANNEL ); + + return; +} + +void HW_IPCC_THREAD_SendAck( void ) +{ + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ); + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ); + + return; +} + +void HW_IPCC_THREAD_CliSendAck( void ) +{ + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ); + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ); + + return; +} + +static void HW_IPCC_OT_CmdEvtHandler( void ) +{ + LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_THREAD_OT_CMD_RSP_CHANNEL ); + + HW_IPCC_OT_CmdEvtNot(); + + return; +} + +static void HW_IPCC_THREAD_NotEvtHandler( void ) +{ + LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_NOTIFICATION_ACK_CHANNEL ); + + HW_IPCC_THREAD_EvtNot(); + + return; +} + +static void HW_IPCC_THREAD_CliNotEvtHandler( void ) +{ + LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_THREAD_CLI_NOTIFICATION_ACK_CHANNEL ); + + HW_IPCC_THREAD_CliEvtNot(); + + return; +} + +__weak void HW_IPCC_OT_CmdEvtNot( void ){}; +__weak void HW_IPCC_CLI_CmdEvtNot( void ){}; +__weak void HW_IPCC_THREAD_EvtNot( void ){}; + +#endif /* THREAD_WB */ + +/****************************************************************************** + * ZIGBEE + ******************************************************************************/ +#ifdef ZIGBEE_WB +void HW_IPCC_ZIGBEE_Init( void ) +{ + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL ); + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ); + + return; +} + +void HW_IPCC_ZIGBEE_SendM4RequestToM0( void ) +{ + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ); + LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ); + + return; +} + +void HW_IPCC_ZIGBEE_SendM4AckToM0Notify( void ) +{ + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL ); + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL ); + + return; +} + +static void HW_IPCC_ZIGBEE_CmdEvtHandler( void ) +{ + LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ); + + HW_IPCC_ZIGBEE_RecvAppliAckFromM0(); + + return; +} + +static void HW_IPCC_ZIGBEE_StackNotifEvtHandler( void ) +{ + LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_APPLI_NOTIF_ACK_CHANNEL ); + + HW_IPCC_ZIGBEE_RecvM0NotifyToM4(); + + return; +} + +static void HW_IPCC_ZIGBEE_StackM0RequestHandler( void ) +{ + LL_C1_IPCC_DisableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ); + + HW_IPCC_ZIGBEE_RecvM0RequestToM4(); + + return; +} + +void HW_IPCC_ZIGBEE_SendM4AckToM0Request( void ) +{ + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ); + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ); + + return; +} + + +__weak void HW_IPCC_ZIGBEE_RecvAppliAckFromM0( void ){}; +__weak void HW_IPCC_ZIGBEE_RecvM0NotifyToM4( void ){}; +__weak void HW_IPCC_ZIGBEE_RecvM0RequestToM4( void ){}; +#endif /* ZIGBEE_WB */ + + +/****************************************************************************** + * MEMORY MANAGER + ******************************************************************************/ +void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) ) +{ + if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) ) + { + FreeBufCb = cb; + LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ); + } + else + { + cb(); + + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ); + } + + return; +} + +static void HW_IPCC_MM_FreeBufHandler( void ) +{ + LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ); + + FreeBufCb(); + + LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ); + + return; +} + +/****************************************************************************** + * TRACES + ******************************************************************************/ +void HW_IPCC_TRACES_Init( void ) +{ + LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL ); + + return; +} + +static void HW_IPCC_TRACES_EvtHandler( void ) +{ + HW_IPCC_TRACES_EvtNot(); + + LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL ); + + return; +} + +__weak void HW_IPCC_TRACES_EvtNot( void ){}; + +/******************* (C) COPYRIGHT 2019 STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/readme.txt b/smtc_tracker_bootloader_ota/readme.txt new file mode 100644 index 0000000..e255151 --- /dev/null +++ b/smtc_tracker_bootloader_ota/readme.txt @@ -0,0 +1,113 @@ +/** + @page BLE_Ota add here description + + @verbatim + ****************************************************************************** + * @file BLE/BLE_Ota/readme.txt + * @author MCD Application Team + * @brief OTA implementation + ****************************************************************************** + * + * Copyright (c) 2019 STMicroelectronics. All rights reserved. + * + * This software component is licensed by ST under Ultimate Liberty license + * SLA0044, the "License"; You may not use this file except in compliance with + * the License. You may obtain a copy of the License at: + * www.st.com/SLA0044 + * + ****************************************************************************** + @endverbatim + +@par Example Description + +OTA implementation to download a new image into the user flash. + +@note Care must be taken when using HAL_Delay(), this function provides accurate delay (in milliseconds) + based on variable incremented in SysTick ISR. This implies that if HAL_Delay() is called from + a peripheral ISR process, then the SysTick interrupt must have higher priority (numerically lower) + than the peripheral interrupt. Otherwise the caller ISR process will be blocked. + To change the SysTick interrupt priority you have to use HAL_NVIC_SetPriority() function. + +@note The application needs to ensure that the SysTick time base is always set to 1 millisecond + to have correct HAL operation. + +@par Directory contents + + - BLE/BLE_Ota/Core/Inc/stm32wbxx_hal_conf.h HAL configuration file + - BLE/BLE_Ota/Core/Inc/stm32wbxx_it.h Interrupt handlers header file + - BLE/BLE_Ota/Core/Inc/main.h Header for main.c module + - BLE/BLE_Ota/STM32_WPAN/App/app_ble.h Header for app_ble.c module + - BLE/BLE_Ota/Core/Inc/app_common.h Header for all modules with common definition + - BLE/BLE_Ota/Core/Inc/app_conf.h Parameters configuration file of the application + - BLE/BLE_Ota/Core/Inc/app_entry.h Parameters configuration file of the application + - BLE/BLE_Ota/STM32_WPAN/App/ble_conf.h BLE Services configuration + - BLE/BLE_Ota/STM32_WPAN/App/ble_dbg_conf.h BLE Traces configuration of the BLE services + - BLE/BLE_Ota/Core/Inc/hw_conf.h Configuration file of the HW + - BLE/BLE_Ota/Core/Inc/utilities_conf.h Configuration file of the utilities + - BLE/BLE_Ota/Core/Src/stm32wbxx_it.c Interrupt handlers + - BLE/BLE_Ota/Core/Src/main.c Main program + - BLE/BLE_Ota/Core/Src/system_stm32wbxx.c stm32wbxx system source file + - BLE/BLE_Ota/STM32_WPAN/App/app_ble.c BLE Profile implementation + - BLE/BLE_Ota/Core/Src/app_entry.c Initialization of the application + - BLE/BLE_Ota/STM32_WPAN/Target/hw_ipcc.c IPCC Driver + - BLE/BLE_Ota/Core/Src/stm32_lpm_if.c Low Power Manager Interface + - BLE/BLE_Ota/Core/Src/hw_timerserver.c Timer Server based on RTC + - BLE/BLE_Ota/Core/Src/hw_uart.c UART Driver + - BLE/BLE_Ota/STM32_WPAN/App/otas_app.c The OTA service mangement + + +@par Hardware and Software environment + + - This example runs on STM32WB55xx devices. + + - This example has been tested with an STMicroelectronics STM32WB55VG-Nucleo + board and can be easily tailored to any other supported device + and development board. + +@par How to use it ? + +This application requests having the stm32wb5x_BLE_Stack_fw.bin binary flashed on the Wireless Coprocessor. +If it is not the case, you need to use STM32CubeProgrammer to load the appropriate binary. +All available binaries are located under /Projects/STM32_Copro_Wireless_Binaries directory. +Refer to UM2237 to learn how to use/install STM32CubeProgrammer. +Refer to /Projects/STM32_Copro_Wireless_Binaries/ReleaseNote.html for the detailed procedure to change the +Wireless Coprocessor binary. + +In order to make the program work, you must do the following: + - Open your preferred toolchain + - Rebuild all files and load your image into target memory + - OR use BLE_Ota_reference.hex from Binary directory + +On the android/ios device, enable the Bluetooth communications, and if not done before, + - Install the ST BLE Sensor application on the ios/android device + https://play.google.com/store/apps/details?id=com.st.bluems + https://itunes.apple.com/us/App/st-bluems/id993670214?mt=8 + +The Ble_Ota Application allows a remote device to download an application binary +on CPU1 application processor or to download a Wireless FW (as radio stack or RSS/FUS updates) +on CPU2 Stack processor. + +For application binary update example: + - At Startup, the Ble_Ota application advertises "STM_OTA" + - with Smart Phone "ST BLE Sensor" application, scan and connect to "STM_OTA" Application. + - Next, select the binary to be downloaded on the Application Processor + - BLE_HeartRate_ota_reference.bin or BLE_p2pServer_ota_reference.bin have to be copied into Smart phone directory + - Start download + - New Application is running and can be connected + +For Wireless FW binary update example: + - At Startup, the Ble_Ota application advertises "STM_OTA" + - with Smart Phone "ST BLE Sensor" application, scan and connect to "STM_OTA" Application. + - Next, select the binary to be downloaded on the Stack Processor + - copy into Smart phone directory binaries available in STM32WB_Copro_Wireless_Binaries folder + as stm32wb5x_FUS_fw.bin or stm32wb5x_BLE_Stack_fw.bin + (please refer to UM2551 - STM32CubeWB Nucleo demonstration firmware, chapter 4.3) + - Start download in free area of non secure Flash memory + - New Application is running and can be connected + +For more details refer to the Application Note: + AN5289 - Building a Wireless application + + *

      © COPYRIGHT STMicroelectronics

      + */ + \ No newline at end of file diff --git a/smtc_tracker_bootloader_ota/stm32wbxx_tracker/stm32wbxx_tracker.c b/smtc_tracker_bootloader_ota/stm32wbxx_tracker/stm32wbxx_tracker.c new file mode 100644 index 0000000..2b777bc --- /dev/null +++ b/smtc_tracker_bootloader_ota/stm32wbxx_tracker/stm32wbxx_tracker.c @@ -0,0 +1,208 @@ +/** + ****************************************************************************** + * @file stm32wbxx_nucleo.c + * @author MCD Application Team + * @brief This file provides set of firmware functions to manage: + * - LEDs and push-button available on STM32WBXX-Nucleo Kit + * from STMicroelectronics + * - LCD, joystick and microSD available on Adafruit 1.8" TFT LCD + * shield (reference ID 802) + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_tracker.h" + +/** @addtogroup BSP + * @{ + */ + +/** @defgroup STM32WBXX_NUCLEO STM32WBxx-Nucleo + * @brief This file provides set of firmware functions to manage Leds and push-button + * available on STM32WBxx-Nucleo Kit from STMicroelectronics. + * It provides also LCD, joystick and uSD functions to communicate with + * Adafruit 1.8" TFT LCD shield (reference ID 802) + * @{ + */ + +/** @defgroup STM32WBXX_NUCLEO_Private_Defines Private Defines + * @{ + */ + +/** + * @brief STM32WBxx NUCLEO BSP Driver + */ +#define __STM32WBxx_NUCLEO_BSP_VERSION_MAIN (0x01U) /*!< [31:24] main version */ +#define __STM32WBxx_NUCLEO_BSP_VERSION_SUB1 (0x00U) /*!< [23:16] sub1 version */ +#define __STM32WBxx_NUCLEO_BSP_VERSION_SUB2 (0x01U) /*!< [15:8] sub2 version */ +#define __STM32WBxx_NUCLEO_BSP_VERSION_RC (0x00U) /*!< [7:0] release candidate */ +#define __STM32WBxx_NUCLEO_BSP_VERSION ((__STM32WBxx_NUCLEO_BSP_VERSION_MAIN << 24)\ + |(__STM32WBxx_NUCLEO_BSP_VERSION_SUB1 << 16)\ + |(__STM32WBxx_NUCLEO_BSP_VERSION_SUB2 << 8 )\ + |(__STM32WBxx_NUCLEO_BSP_VERSION_RC)) + + +/** + * @} + */ + +/** @defgroup STM32WBXX_NUCLEO_LOW_LEVEL_Private_Variables Private Variables + * @{ + */ +GPIO_TypeDef* GPIO_PORT[LEDn] = {LED1_GPIO_PORT, LED2_GPIO_PORT}; +const uint16_t GPIO_PIN[LEDn] = {LED1_PIN, LED2_PIN}; + +/** @defgroup STM32WBXX_NUCLEO_Exported_Functions Exported Functions + * @{ + */ + +/** + * @brief This method returns the STM32WBxx NUCLEO BSP Driver revision + * @retval version: 0xXYZR (8bits for each decimal, R for RC) + */ +uint32_t BSP_GetVersion(void) +{ + return __STM32WBxx_NUCLEO_BSP_VERSION; +} + +/** @defgroup STM32WBXX_NUCLEO_LED_Functions LED Functions + * @{ + */ + +/** + * @brief Configures LED GPIO. + * @param Led: LED to be configured. + * This parameter can be one of the following values: + * @arg LED1 + * @arg LED2 + * @arg LED3 + * @retval None + */ +void BSP_LED_Init(Led_TypeDef Led) +{ + GPIO_InitTypeDef gpioinitstruct = {0}; + + /* Enable the GPIO_LED Clock */ + LED1_GPIO_CLK_ENABLE(); + LED2_GPIO_CLK_ENABLE(); + /* Configure the GPIO_LED pin */ + gpioinitstruct.Pin = GPIO_PIN[Led]; + gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP; + gpioinitstruct.Pull = GPIO_NOPULL; + gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH; + + HAL_GPIO_Init(GPIO_PORT[Led], &gpioinitstruct); + + HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); +} + +/** + * @brief DeInit LEDs. + * @param Led: LED to be de-init. + * This parameter can be one of the following values: + * @arg LED1 + * @arg LED2 + * @note Led DeInit does not disable the GPIO clock nor disable the Mfx + * @retval None + */ +void BSP_LED_DeInit(Led_TypeDef Led) +{ + GPIO_InitTypeDef gpio_init_structure; + + /* Turn off LED */ + HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); + /* DeInit the GPIO_LED pin */ + gpio_init_structure.Pin = GPIO_PIN[Led]; + HAL_GPIO_DeInit(GPIO_PORT[Led], gpio_init_structure.Pin); + + HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); +} + +/** + * @brief Turns selected LED On. + * @param Led: Specifies the Led to be set on. + * This parameter can be one of following parameters: + * @arg LED1 + * @arg LED2 + * @arg LED3 + * @retval None + */ +void BSP_LED_On(Led_TypeDef Led) +{ + HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); +} + +/** + * @brief Turns selected LED Off. + * @param Led: Specifies the Led to be set off. + * This parameter can be one of following parameters: + * @arg LED1 + * @arg LED2 + * @arg LED3 + * @retval None + */ +void BSP_LED_Off(Led_TypeDef Led) +{ + HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); +} + +/** + * @brief Toggles the selected LED. + * @param Led: Specifies the Led to be toggled. + * This parameter can be one of following parameters: + * @arg LED1 + * @arg LED2 + * @arg LED3 + * @retval None + */ +void BSP_LED_Toggle(Led_TypeDef Led) +{ + HAL_GPIO_TogglePin(GPIO_PORT[Led], GPIO_PIN[Led]); +} + +void BSP_Default_Board_Init( void ) +{ + GPIO_InitTypeDef gpioinitstruct = {0}; + + /* Enable VCC for SPDT */ + __HAL_RCC_GPIOA_CLK_ENABLE(); + gpioinitstruct.Pin = GPIO_PIN_3; + gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP; + gpioinitstruct.Pull = GPIO_NOPULL; + gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH; + + HAL_GPIO_Init(GPIOA, &gpioinitstruct); + HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET); + + /* turn the SPDT on BLE PATH */ + __HAL_RCC_GPIOA_CLK_ENABLE(); + gpioinitstruct.Pin = GPIO_PIN_15; + gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP; + gpioinitstruct.Pull = GPIO_NOPULL; + gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH; + + HAL_GPIO_Init(GPIOA, &gpioinitstruct); + HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET); + + /* Minimal configuration for LR1110 */ + __HAL_RCC_GPIOA_CLK_ENABLE(); + gpioinitstruct.Pin = GPIO_PIN_0 | GPIO_PIN_4; + gpioinitstruct.Mode = GPIO_MODE_OUTPUT_PP; + gpioinitstruct.Pull = GPIO_NOPULL; + gpioinitstruct.Speed = GPIO_SPEED_FREQ_HIGH; + + HAL_GPIO_Init(GPIOA, &gpioinitstruct); + HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0 | GPIO_PIN_4, GPIO_PIN_SET); +} +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ diff --git a/smtc_tracker_bootloader_ota/stm32wbxx_tracker/stm32wbxx_tracker.h b/smtc_tracker_bootloader_ota/stm32wbxx_tracker/stm32wbxx_tracker.h new file mode 100644 index 0000000..eabdee3 --- /dev/null +++ b/smtc_tracker_bootloader_ota/stm32wbxx_tracker/stm32wbxx_tracker.h @@ -0,0 +1,106 @@ +/** + ****************************************************************************** + * @file stm32wbxx_nucleo.h + * @author MCD Application Team + * @brief This file contains definitions for: + * - LEDs and push-button available on STM32WBXX-Nucleo Kit + * from STMicroelectronics + ****************************************************************************** + * @attention + * + *

      © Copyright (c) 2019 STMicroelectronics. + * All rights reserved.

      + * + * This software component is licensed by ST under BSD 3-Clause license, + * the "License"; You may not use this file except in compliance with the + * License. You may obtain a copy of the License at: + * opensource.org/licenses/BSD-3-Clause + * + ****************************************************************************** + */ + +/* Define to prevent recursive inclusion -------------------------------------*/ +#ifndef __STM32WBXX_TRACKER_H +#define __STM32WBXX_TRACKER_H + +#ifdef __cplusplus + extern "C" { +#endif + +/** @addtogroup BSP + * @{ + */ + +/** @addtogroup STM32WBXX_TRACKER + * @{ + */ + +/* Includes ------------------------------------------------------------------*/ +#include "stm32wbxx_hal.h" + +/** @defgroup STM32WBXX_NUCLEO_Exported_Types Exported Types + * @{ + */ +typedef enum +{ + LED1 = 0, + LED2 = 1, + /* Color led aliases */ + LED_GREEN = LED1, + LED_RED = LED2 +}Led_TypeDef; + +/** + * @} + */ + +/** @defgroup STM32WBXX_NUCLEO_Exported_Constants Exported Constants + * @{ + */ + +/** + * @brief Define for STM32WBXX_NUCLEO board + */ +#if !defined (USE_STM32WBXX_TRACKER) + #define USE_STM32WBXX_TRACKER +#endif + +/** @defgroup STM32WBXX_NUCLEO_LED LED Constants + * @{ + */ +#define LEDn 2 + +#define LED1_PIN GPIO_PIN_5 +#define LED1_GPIO_PORT GPIOB +#define LED1_GPIO_CLK_ENABLE() __HAL_RCC_GPIOB_CLK_ENABLE() +#define LED1_GPIO_CLK_DISABLE() __HAL_RCC_GPIOB_CLK_ENABLE() + +#define LED2_PIN GPIO_PIN_4 +#define LED2_GPIO_PORT GPIOE +#define LED2_GPIO_CLK_ENABLE() __HAL_RCC_GPIOE_CLK_ENABLE() +#define LED2_GPIO_CLK_DISABLE() __HAL_RCC_GPIOE_CLK_ENABLE() + + +/** @addtogroup STM32WBXX_NUCLEO_Exported_Functions + * @{ + */ +uint32_t BSP_GetVersion(void); + +/** @addtogroup STM32WBXX_NUCLEO_LED_Functions + * @{ + */ +void BSP_LED_Init(Led_TypeDef Led); +void BSP_LED_DeInit(Led_TypeDef Led); +void BSP_LED_On(Led_TypeDef Led); +void BSP_LED_Off(Led_TypeDef Led); +void BSP_LED_Toggle(Led_TypeDef Led); +void BSP_Default_Board_Init( void ); + +#ifdef __cplusplus +} +#endif + +#endif /* __STM32WBXX_TRACKER_H */ + +/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/ +

      @3-}uVzeS_d{_!k~=2?}@gN7N0pv0=p%8%dBk|CRdEPKsZ0-l?RtAk4!_bvi>= zsK(oZH3EoL+^N}Q0L+opHlZE8SQM>z;dn)0(w1YSH$ha2vGcf32s*IZ2&OwG z6oCeaCNr+g=lf0NiFPr5f0S#)>>DK7=B}#{j6EZ!^2Qgofjyni6szK6~4PJE0aAn0nD3Pv|1G5_OG@(~y!q zkZUB%K_)ScRO9zb?0Q<$Ss17mWal3liL0NIYeKHl_{zbrKzz&|OjnvSf7v`t?wKIF zQqTQdPt2j4>nHWs*Rc(cRF;_Ov88j(31v>wS;AJO2hlzVD_bnGa9^5NO-4KWH!9=R zqMgtwen(f4Xkxr9p!7FTiK(~t(Q3xA7Y$Rz>pSx~5VQQpZ+_*0FDK`W4P-T?>=m1 zE-z;nfisq9z1-aWPpm>7AOf+gITO0FH`8N7SNy(HtqHV8Z^JBPIeFV!@S#p8@ahcV zE%+|OM>qEry0(_#OcAzvNih;Xx>Kw;#P`@ck=l%Rq8Ez3FNTf_T%e`h?2bImFL@x) z;5Fbdc#AO9O*EDR28A@n)D|Q8KMvT~k=uIRcAA)*1udl4Dqw9^`dURyh zT8$naJvVp0by+MuOe0q>khIwNd=8G}feOAaZD3FI*GMHXnywmG%#m_!!P_P$Q8=@e;e4=Syjsk<9wAkRXs@yKZ3q<>f*lsbrbalp(y*Lf?i%Q5K2mXXL{OS*m|8v}NE#S@Ut` z?P)Q=3xF#<_OGs&ElmnRT9N!oRP}yF=r@37=T9B*_cV*y|7?UnB($uUpnfJ8+K4c5 zAw)QAp0d;3U=lMvCPK5aMz0`72ujkw@T#W9yi_7&&zp!&RZq5#ffgq$p@&#zdAH1O z^M%Itl^?J8c&knpO^W#~9F}7}F`|)N$Wz!gQflKn)9mH_PBz6WB{`Z~Nr*`;DE%Hp zANAUW4x>dC4*C&q(&C8*pOx)bakR-Nk1|qvHTV4>1!w0d@QA)BePkk zBY|3Dpyiy%N=_ik?ubt-!Btzo@q1@TPf+VCybJVzz5GiPr8H0VY<}?T+=W^baR0{0 zJM*(t)+Yv8Rib;JcckaF7GkIEzvqqDQu{k}d}}=>wqKSlK5dA5;x~rn1H57rPvCG_iAQpH`E{n*T`1N7+-JDT4 z?ihUW)9;A{kq_N1=b0oG1ePDP8NS32XVHT7&R^wS39Da@Jj%TywxUAYAk>m}lNjEG zDR(faYM7IZGx%pV7s|b|m$%cH24tx%= z(GrUcM9;%7%eB#+7}q~c9&w6QdQ5qD$kf||*NTI~M$JDCzJn^-Aw!92(l+Bw!PXP1 zx0FmGMKTLwVsooW5|o(F6R~?#_&JaO^hE!5 zv^3?kH7JB^oT{p%bVEcJVfuyxF>v6~ZB>jk=qcRK#_wT3!)Qoki9m+hO3rMrN;@Tq zVFhTVvgT*LnLeoj#0U1ux;clT$C>Mwy%WQZ_czyjz+KZ75_r9qK`Q#~_7%_(8(8WP;$sq4riHa11%Fz&iI9w|Oi; zEVKnpY{Z$+e}I>_^Yr|FiIWfG+cqGN{)+Se)BTCArDNn4I9{TQ$i|sq7G>BrRur7MOpm2hqIV}+L(C6+Ql!-?fp5l z299Gc`xnYf&ItG7wx+(w)~gx$i!oE#wF~$adp)0tH+*Lb4qO!&JE5KP%?~`?5^DEcu8)LTp ztteg|R6z+#iLqw~r+6JDy8ZSk`O+E2mur*kA1>UqTArCkq}4&a$?I|we{|C%dbw3n zS!$nPrBFfsYevK-Gu?mYn~thNG@pjAI`yV#Jr#5^+1BvR4J^!^Iaa#+omWcMj&o^> zr>kaTNH%uCi!A`%M6@7={P4Fvs+%ox1t5p#93$mbF=0tNub~t2ID3~&c~{YoT;&Ia zSy>-l4O{WYjv-3VI6L6Q9sqyf#LZ{r&VKq=?2X8btQL#)H+Dsqtn4SbO7W?6b~NmJ zfoy+^G9g^Myy0BTrHuu0p9%{YQ-YOX#bDgTdyg_Cd0L$9K?4%T%Fe3p7Ax6qgCIU3 zdd!nW0Z{k9Y+c#ZEg1htQ#7h^a32$=qB*|E&D^5D7Ou$ifo=*~<@b93MwaI<@cxxr zU-C~R<<87ba&D7$o>!yW6ZxfCP(CUqr9}{KKJhQUEl+z{meR>(lwP)p=tI(l@9V|m zS4)Qck9P+7f#QyNqsIby}7W&#MEU z76>L5I~Gn%*kEMJ^|WNf@pu(03z)7F`&%P#SlD{5rv?CI#UV%SAe{Bj-zq^_mdLV` zDJI@5f;9Vz^}^IHIjR2756~{5fs6+Ku7%)2n``KOZnE?DMsDLG+EfkhtZ0 zZ-2)4cWRqX_H2daC_Y!`bRU0(T>kXp<#bKvbTMO+KSSlUIZftyJ@0BSXb&sAA{K8b zsbe;L_>oe~c!cB<_nj=3#{Gm4jXbTgsXUmw;un<8J0@Wp~zErO3mvzm< z8R+z*7t3a%2^jy}rSf%3U1(|q$AR2d2DBE271mXqNhPIs6_Ct4ULR7NRNjJ~x$AF5 zA?}kYD$^K&=Jts`ZS)6dlPw3Ukl$ejgR!X>-C+(mo`JO5unlHP4;xD;O>al4Fr^xm z^Yr$uwz7FwD4Z;JJ-BC$blRW|szaVX<@WddNq6g=*{*yCZ_g9RYQGVXY*!FGYR_&- z^x1KDy&ydZ-Rqm??H#T>0ukHH2~})6QMPZleLUY?CmLvrO0!yY9*KaBS@dV$e7=mS zUrKu{a8zAkJz=BEI8f_-D-bo0A?@g-vKu(a?Wu%i~GuA6b=`{F(gsz*qA}nNli|plXC|2n8;1)l_PE zw@|%i*T2uFtfq)BHu@ECX;*8Pr&6bfPnG_Xem5hsKt~Mt1Gs>VEYVp3CIN>N2CD^p zfCs=~gR8@vh=kF;UCX+QFylsXl{-tx>o8+JTa`QdrP}~wFTC+vOYaLrAToZ7MGUy_ zgpUL16<)~i3&QxgRHB0iRq54eQ+R!13bf6{rp)D)vSk%7>cjMj+AVi$Ls`R92yI(B z%U!5sBR1{^g9D7XcnTAaC+|$!cq0}%0iWS$3}0`E@p&JA9fUoPCk+JJ=~)Fe7EJIc z*U93G0k{!L#1KmGwGm1-5K1)W>4-8wV35K25&3iw8k{_jdMjT*(r4-iT+ zjreTG4-iU{jJ)tv4iHKZfr!ch;DvRs*0YcB1#?|>96m1Kc-_f{kCc5q_Mg}Dt%Le; z9mqxRxlNAY3puaKSunYK!|E0XCr0mUpK;nuJ#A1#8!v#tT^?ht?`qPl7#LM0gt+*!}SbTWlIY5SzA3*S`1f2>` zdFj`lbgJLlldj!N=0c9@_dm`rKL<8j@42sx`GUl%y`5eR&I*!mt-~0}%`XvPO7aZx zC4n1j$iR!kWvw{N_l2BaK=}BO>y0%bp!PeVsTbZaPcKGI1uv1A)sykT?e@dnaT|~8 z`q3O9#bP|x@ux-V6!b*@^qTuRo^4Xva~`SQ4DqV$FB#%nKo1M=e*A-{c%_q{1K+N^ z&AlmUHsE6yHhxy#H?G@b@d?Wdd-UE$+co@T#PHF6cK^EQ@Q#J;fmMf4t17Oz>f5x# zc}2hge01@L}<)U|j2D>{_bV81p04wFhhc63;4r^(wPa7d0%eMf+-K88WJGv;$! z)R2%cn3=vU%g*_B_fyxGRq}As!HoO@l-#&Y9H}o!(bQ`BnNnvKnv7A`f0VyU#0U}5 zDVO>Db!(dXP)=2r``54DjI7+5O4bXJmw^FBwcNCc$CCo4ZHAb2o*6px7)pU~HU^s; zX4qT*oRavCX^)XrhhHR90&E+JXSNlQJXJ*Da#yz3QN5ALX>w0?qA_%YYzDxBVnTLM zQsH}o*(pcdtKcazy9$F=Mx%8NNxXB}&-MW+^}TrR^WDp@O0yl8+vq1nV~4ncdSQ z^V)K1wsPQiDmxW9s;?#;6$lg2+2lOwMPt4B&=U5R^$}A?pV<6aKml)!w&C6nN-7^oBnI%A~3Ad=YL(Kd{(nfz301`0~tp zsWkG=gw=8qvl7JeBzm~COaK;Zx|KzN##fMmqC8lwwC@5YpD0JhUztNo?)l6P2bt6k z;!%^+vpf>GtP#%-(Xkk-F#DGjLVb_f#`|;MarwvH0sMKzmFjGtU15H4F;$bR`6nOb zN6oZc^fW40vMqca)?}Ep$EH}dV~@x=p0A~Nb~QGAo!c0D$b7kE@cWLz)<#ncy!be! z0c(1E?u&W6IGjcu^Hetdz8-9oO>DcK6p1XS>0#V_ARuWMG!yXI;)bDXn}T6~Teb)YcU5%Hd74+ut)}vy zB)Bo>sFKjhe~&SW!1hL|aU5@AN~3--6S3<{jLIv;M28)YS5H@b!(x%eSggjbIKetv zi~!0D@NrS({8AbjG*{#in>ULyZFC^S5Dtz`py=Dqe9|EVJ?ZeKJn3j=KKabZ$wTUs z6(owKwWsR!vgp~k_4?`AWc5zzEA;d}FjP3{ePyT!Et^u(V{M=T=xH=~0Q3SHdI5U* zj^tH45eX>)S;^jSs+=MEQFBcjqy0xqXN}v}j%JS+hkWhBzMf>OI32B6k2RW2&_MDA z<-vq}=6Cn5(<-LoHwrB90V8nu^SoVC7?poCF+%GbNFdzOTrO41B%;vimyM2~UQL9j zO}L}Z9N$l+o*Ll6T{(O}!RW$#hxWdP3sL-N`umy~j{BOSG>RdDo_OnYb2MJUIx2gT zBp#*VLPSPt(*yh;nmiMWf9c_o=}pnQmNgiIH0tG)K-tqEd9GOyw=H01k;nFUhLq1X zy3w^giA>Dse6GBm!{-&*>X-Iltc*Xz)u!e*$b6<()&Xk~&OY~~H#8i^kQb{Rdl2z0 z+T`Zm!+y5)qrG(YdW?qoMnwR2@b|123}xGyU>5sApWKWW>VFTq$^im@)}%3#4a(l& z1y|TO8E{;4nvjrgR{+gn8w?Tv9w8p)cim*sxy_?hWf@2&6f1-b@aZI};KSB?p+kH~ z{I%*%2(K7+IKpLNf0whVDk(FS=r7+mct4}M^!Qh10-86Yw+iOgN=YS=G&{*%FMcTQ zs~&I4(L9Z>kiM~BQ#Ffa+TRn!^dZ7(a9l){ zm2gWyWhw6YMymt1m`+6kORHSW)-%0jXNte((~&uMO(|-S`;+xIh5@P*NEXMkXf-f7 z3dptPWY6JijHh;{ZZD(fGl6(_;kDsh(DAbhHqlGEfg>Ff12mpyoFZXwSiS>tir7aEP7>N|QTyf5imXM|66Tf-W2-{I=o zOxbL}ep}@!p9aT7|7y@JHO}aceQBb;EP$UH{W%=S92C0AIEeRcYuo zOI-+$=e zTgW-a>&&_CKuv@)7Gc48=-@&$JmzJ~dFs$bL^kf_#CZkBA+jG2H0QjB8xyrr1rGjQ zgV$1uDX|}!_J>VDfVOrx`V4rY?P)sapKZ(*AcgWgM4AA+t95%&J(?|8MkH03V2^XH zz?gK`%VfVt&q1w`sW1*Ou0xH%s|<|?P&=G32p|?CIfN4qLb67#q&scwEK?eMOeu?8 z`_MDqP#5d+s-;E4f_Hm=$cS;5k$xOSo|HSJdtm8>GBAB+1CkpEh%f3f!2>w@UYz(Z%cW&P2I5GC;m2vpYACQa!y{l zvD;RNz#S3DS*J7%dLjZBYvCq2pBuE;RO_yqLBAW0*zR%m*x2REG4@!xZ!NEAQnIS` zE}4VdC-i&RY!1;g)?yYcb7umrQaX0vAVZ=E_c(a%Z6c{Byp~@qR>o@qy{z^kad_3u zOP<}|e8sPJc&b{CPupXomXE2ee5#+_o;7ipw0OIg;k}nGK6y(yG$m``s$1FWfyS7p zfgwfOwJzI`sE{;a)Y3IUoiC+NeOMRf7aBujJv@v(#FQyoq3pRh0iOHJWY@^%**xQO z(oT~nw>9ItlDWpxG1K0vJTH3E{%%0PxSUW|59T>lf5YNxoA8Zt3UM^Eh)q@+WS~W# zg19mbw0MCAT7->ltm#Mw8N+59t#)3z7U|Aq!OJf*qn3r6ie9=Jfq!JZ7Cu_1z-x~X zRb%x#U@MI->hX*2h}@K<+f&^zwqP4w3hG;4Pu(t_k>l=(@P_#U2XzIqjO>~(M0S}V zii|Iy;nMYaOU+KGr6vyIGKSZdY9Xqr%{8|l@-5ZZVgAf9$Qn`0{^U?g=PRn_@ezn1 zx)^9UPxW@+7fV?CgNNQBDc@g2{l*{`CFe%(Jwx|)>s#}-Wrx`nw*qRkENlUD^039K z-a=6cUpf8g+Vn9ovR#u*)kjGN=`kmy@GVzP7txYa#4f|E zhA`*AtC_L+yzt5H!{k#82kN`otrlricnWJFdQJdJ20;Pz42GiuUEZ?DXxMg6?++_< z&a!ksFY;u0J{|w4vcl91E5lUCj!;bzD`N~V;&wYv#_PK=Wm0vJO|I>`u_`fi_?3*@ zKWkrN=CG5j*1u{}Vh!g_&g);bEOA&c6;+8KpS`plG!;FK_~sXg4LJ4{k;>b9e9w|j zD23^N@*ch4{ij@TcC1wBO(wls)E-~>st9V#v?62~6VvcREMSPivbW}d1m7YzR=w5? zAC0UnIxe86V7Ss;&xDxU5y+UXwqVK@9ua9<3g{^k6tvX>teS4}3^1PmhJG0-Wx%Qt z;A#0J4*(~EJm@u}c}xzJ${7{?&A#^wXg?15nJrb9Gd6x49yHUh8)0jdA3if%YEb&z z=ra7lT%~%1>*mAo7xVF2rH1WtAjS{zBXDgNU0&}6Cu>vDgQDm5x`v8UtO12cM7>pY z9UJFZtW8NS^@@6?P;dk3I+X^B$}5=H3PIqjmu z#PRN_Uo>#eT8e#COecv=^rT_aG2?LS0;x0+g$r9eEdQr!lDA_S|Aej$1L~lqHza9TE&$3^hn>tu^%2<-WyN1Zp?gBOl(Az|W2nbYyySct z39fb@#xnP=Cg<`Z8|F2?ol2@d>-pE?io9J-@z+AzOXoGkAPR@6luM6l9mK1i$+s4g z$8)HsmWd1hjQ3Lx(_a7;UB;`78>4y)`?qCe-^uN=E>-YB7Pth9T0b7pA@sANyBb*Y zpIcFeJR_U)E0JA0h@wntei7iZO~7D$Ljgm1Og)G-n4BKMF593Id3Rh;iAACuFDlGR zgFi+q$cp@78#_byi`{${Nni2|7~;hI<1>4N|6l6lPtJUmg(S&dgS2{}o>A0&4rk)@4LriJSYvdP-ehTo3nuoGZ`_Kz( zMOQautPe6Nb;5;<&~7+k#4ULxzbG0<7Y?&zRs@i&BBcky{SZHl!#u?p>6ox;%#9&; zQ<|o#aV=U4p*gTN-gUu86i@VQCXwQ1BG%bUXZf{Q2IR1LyE=wl5T4E}SdNzh2l&c) zm6S6)et&|}!42qBmcPU2mpxfXb3!IYON zdyWH;tunkkRHIUsTeNwZS3>e=>)0?7XcWp;my=>Q4BsO(N-`&~SPko25=Wvcs7z^AhN|1Sv)DWwEKN;~IGH7lT|+I#{DQw8T?N_E4q zg7k>7*l32bVqV$0MPJJ)xVKRkkD?fxJ4>2aMMS#$cx+M8ZgInm+MO?YBSD~1DO-4s zwg+HiFMRDC=Ghz5@V7p+HKC~O8#<;atEuHk$fw3ypF(a0S^jimmw6J`Lj0`w1~dn?H=<5;MbmuwRbGk`vHkLL@qP&p*3_LSZF2mHFU6sy^r1pH zV62)T!v1`U$fIcTCZ@~#mFS-hyjaQ8*r~6Vs(fzo7f$8`Ll`&1iK}TYDc#ouT-jzu zRpw{1|IpCc+5nznZabpgOq}AxvS!cMW%6i-n@AN>2MDzKQ0`&mI=Dod=VRs?c_nW{ zYj)ExLTa%^aQBRMTGeAeNKO)(K~M{CMtw1&#CS!wGLb0{nS(WXzAc$ZpsfN<+l0%j zoG)7x2!3GIV@WK5hEsv%{erR(WS6uF?Dp`r{Tja<_Q6n_xY|`sRKD}y99KSxi-8$d zMX{@EZz#dqKdk>$Q_tES{w~XZH9N44;w+L-B;EcFGUu2U|9!Nu_=r6CqZe|MHUN^m zgW@;zc24_cc&`$E;5XW+g&d!U6tPIw*6cJLSpT%IW4iH>;thWU5|JabkaO|&t#rb85)3=cs@V3jFXHaHq;b_>@T-&pwCr%= zNK~-nw3;1Z&k>FZYO44vpzW)5k#vDkoYDy;66IG1t|+5_l;N5_ZcX?Sf8Eq;sK>Et z#M#py(;2ji%Pn2iNw5RTG(McGQsUo)yL}~mRhDm1L}-hr=}a)voL*A(@fqW>pP(2S z$YogV+C84YHdGFtz@f2BOx0A&{ zm$LmO>-BrP49uT>H~(H@Np_WEuYPu=y(;UD!x3kNl<{91pyKiqRj(&<*qjPGw}ofA(kq}`|0xQsH3hJ;qSPQ_8viti3Zwu>wQ zoLy(dk?}~KwAU1}5(X~C9vxpEpB|q5*Vbw}xcfL%Xe$@$SKquRQ9Nxav-8URut(MR zh!JWm9R9SZ!s4{M$0&9pT$zWKrPA%Kv|Ai?&M7`u&GE4xYy2wdrw>{nG(kCO^{;K$ z$JJ*oZTfYeuen`7VdPMkm*m8xmsB4jmq6>evd-$n=b>d5JKCX0r2)ui+%`G_ zmMm+?f0O6+boNSu!EQiD`FCo8tR@3<``S0m10gJJv#qpZs=({yroY77|5z9w!vIBJ z-1rdg0PR#SYJD)1!`|fN7?tiSS56hnKYi(#4Y}N&z6;7hj#3pLI}eww=0i^5>|6el zit>o}syOO>v%U$353SE zh{vXcP0$jBDim({&Q4eAEzSlLa>>mM*hWN$Jvk&302PyJtkLnQ#`Ecck8EYld(2I zqgShHNl%Vn-~LrAxm|w0rm-U?E*Mi^{j~G8j`j zXvWLXXn0}2C4SEZFcqY-LDU&`cWb{9+C0J*io%gFyby#0VZlp?|FU4b z{7D~y*Q;Vmf*>(A?(GEY7IMA4u0r`Fd{A`KBNEOV#DnnC;o&Y$z|8{r#&$c5MwxWE z3Yze{kJ{Us#hdVsFIm=;IMyidonV}|L>v?PGO2ib|Hr4;>*@KPG~-trY6dOw_R-xR zOZYurbTT8P2rXWcN-Q1uG`_Hx;kD5!-g5?*1)WW>tDyx29<|nNQ3E!{;&yaM=RM$f zJ&$?i!t}DgBJlVPOes8N2vxf!oTkfO*YnA|%b78&Q#xs*LPD77GIh>*!?eX_-4Hj2 zS9Q*j<#Nob;ID<(1h7cm$|Y|NqEzf=(2$@#O77OaY>G1l2i|X>f%Z(|nq`t{7qh<8 zSTMVoZ#Z~^?r6cy7EBc8{6D^cYqZZeYJm@hf6NV$LYMuj?H-{%xC zuQu-i|K=pkmV( zwnwnRCy$L8xFidK^tV<4k4-FAv@uc`WO~J&f$jvQa_?|(&3ERN4F!p%zhoetJ9h8$ zU8n{EC3l8fR}oGBNWHAU_Lms1>+{Hq4BP#t2%nquiiZm`Kd-&qdjFZ^-a$(--WG># zsnm10{&XH*oL7(f1{i?*(HkRt&JX2BTF>dvK)3@IkhJ6KRP-c)wQI^j{!xr&Jp9)| zW(o`PY3#k%X|XE=0%v51-omk4ln!3aEL_a~=va^EAx!F+gQ zB2Mmll4rV_LZdwV?66z)oBEw~(b@9+f#h&r(N|2&iT$&;tL|lY0)2&l88@Nfh6v(` z!t7c1U4M-?=`vCu;dy@A(I0%^>%@~D+z4wKp7C?ma~MUj(BaDAWAkk{y0X+cDnDEx zUEOxb?cm&XZ8*ozJzJot*(L5=FSK_yEfAL?_H)RS#%iqrqbEcs$tw@yBi#%dhe|Wx z`sfNiTlu;m59&tkkAG)V4HU}Xv+3vuywQY*t+e3`QJl3 z&aS;kHH(!YR5^bcp|*|xutWwfHnxcS$nXoGNWBpOvn8-+A2wc&yr(V+c0N>QKJ*Tt z4VMlcV*C!(G=G8*C_idx@Zd=6KU$HBKn6@WC+0IIxx&>RZ6tamYe76kJc(?x4UD9` zin9$D;R!?x4*9*s#(B}D=k+s7MS(qSq2u&?Y-rDyk&cDdZ2kPB4E02J_OtXMg(>YX zCKqED)7Ie&eCPN;2B!?f2j^NgF#ox?#SDG%l#WhV?PUVQ8>EFWdxN_aNky{H8H-G! zMJ68fr-Y^7o2-oa^kBq~G1eYw#lJ{rYivE>#1WS~P7cEeCN$@@hk8~Dsm)`f&-t453a3{>KXN;3=N-uGZe8=&5P>8|co4-e@-9$h zCnTZZ;}ETQ!=N3z-sl7pI4qcdt~3B2N#@w1;|)s3gs&X-k#|&tJ_vtbx}9I1N`E0o z%Dv(vUb}Q*hsg6Dw8j1iyCnO#ui5@pEd4!V*&pTu|M7VYt6Pm(UN&Fi1d%v$1A)D+ z3ytdfv|Ov|ox=aS{1mh)TBOUyCG{UZl!0m8AQ`ZkueXn=dflV5x#c9SDKc{ulHDc< z^GSN`X%O95@S%i3^mcc|Omx1{_#dWniJMer`eIS9eM$v1W&&3#KpWQT>+9O7L9z|i zt4*9APi_m~A1vKZdJEAoV~_y=WZqeqY^<(l*}B)#f$k-Be&*8GUE};Y!A(#JaQWOR z?8>no-@;dg(7-~8saqqkCqaD$kK5=18f0Z{JP5y+%UT{|X-2NUc_Nqs0wg6Yiotim zu3z&4>w=cin)d&Sl=)4WK0U42Uy>WGsL~bq*~}W3^eAp+&lu;WHBc)5OUx=rub@9L zUTFmk#v!3r+VM5WB0Z7p&&t>Rf<0ds@(4S8(TknU8zT$0JgWC7-jbEk9M%smA+j`P z&VA1x+W4fwb4&1=5UYc8_EkB_?^72Ez&U+1I@6}PNRZlm$GDCudWtKprn}R#*tF+E zQ86`+fvCgda1SBKkb29R)dZ*hv59bph&AfOS+1zX2P^K-S_#NJD>a4uhB2O>pI>os^cVF{Td#-KXB9 z>z{JLAp zPrl_NxCERF`>=Y`{@Dq>|Ls@VL2{w=@~bD%*c8m2uCm5U0g#Kb~5SjfO zQ=KxI1F&+|2J=Yg``2~vX+@U#&Y;xld*AP#{pKn+V9dOgZ_A5tZj^e{)ED1vq8cLELo{MlV9K83iI2xG~giw?sA>!a2Vb2x9fUHZ8byA!ben`m!p-&0@(YWAVM3M zJVK1(11)?+Rd;^#PO4hoc1F}Y^llrWxQ_l zwLlOIHnHZ@+_Xn{(i#zPVb-%@#RJFXgDP8%&GuVk8}20B5;MqvHwjuShQ5Q4Bg zlDsp=x4KR}v#Vwwb3PeGr`6&0Pt6^?mZOT(V2nP!1-hWDocjYx@M3Ss^IE4X;+4cQ zU!M>V^(W`vYhI!~hDf>eJx6&;FlZ?aY6I)Sp?{FpN%WEJB5h5d7N5E_G#*`7?=`-Q zI=Bs=%TOM@Nz$%i#&d=ZxaUnQ=9`Uw3EV9fXT z8uC_nCI3q%JsDlY{st;sQ7l7TqrAdLOs|epHQ#Id-wdW34RWvNj&-}qF1O8QfzH3F z=hU0s57pfwMu8=QnM+2$0&P=$?}1@YgUJ|9l1iT}vaTrkpKp(!ZyKrAS9;yo-2gO) zxC1N43DPof!6gq?vXoR7^4OqE;7SD#tXvKefZ!eVbQAEfM}35a>tu2ZUi4RA(Nqzl+*ul;2>Cne&}bl!{6rSH zHbU;74}JV81?lQIGoZ7S$whE-<Vz!{%USk12USTOWf?PY8F}KC z0>QX}2nWJiDEvsThCX;{61tpFg3~9Ns^mmSud4p7y)F_%ubi<7X%O`c|udo9jX>?5deXbyw5DUsXXqmAZ*$H@7M-x7mh z_3~lMAor;lR4UM(bLaN^fra5VhgVwJ=zB-~odKNxLhSP~Cb zVa-yKJx3>buPto>ma80SS%(-Q?wz=AppvBo&VXAQCC$eXZDVyQm2#Y1<{|(7XV-vL z5dLYa^+G&oDY0KR!(>w7+t|)o8Q63bqkBiqPyvjCL2M)$d+yt0umdq4{G5T~s@t_6 zLJ}#zmhd>em!?1{tN!?a5mlpJKu-m&dkS6qKLu`&-GT>11nT_@@+xc0iHK3(||0m@!KME`oG}hr`f4F{h za4kl=Ywj@A-_W$6AjMSSM6Yc;?So7#se8yY33u^la&T1lUAHNi*%uI+EPXljKv$bNh6%m#2T$*Lsmna@%# z#^>9nbgh+x5ZGxFBNliqSmzagar~sY@oAYN&}E`+53j!#XD+|`EZTE|Yig;84&Ddq zh9>gca%aKk9BxELa^?7rzCnme_xF^Z^^`oI-GkL;s|gDD){=ZZ*!2Cwy~{S| z2AdJ8lNs+x;-LSPUw9GK=&QxKUB?(ym|{e*!c_d2L$8%Zic6m#-gP6}IZ{^_^8}@; z&u=Z7pdSbDytsvy@M3iM<51jT4dtdX{v&q~qA;Kik9taegF5W}zYaggO~!uB#beIH z_P_iX+y5rk*#DAKA{<%QJI&SvCBBcAn}`g93QnAc3BU0CE~X=vrABVg1{k;DQ4|RM zTn1IbgILy4lUzb3L*B-ctQ221n`Ntq2DM8^2B+2tRo#xMaL)rZ;pB|vRo4_qs0{?H z-=JrV4+WRmm#_%qu1$#IAGEC?Pd?sTwkJIWjd^0CB`bj$uEmcb_gPW3!}s}p$GoiY zBr*Q96ki&>mg7aV9LsaR|AxvAEJ!`GBujm=6|^syqRBQ9)#ZjV7(>ytL<3N+D4`wn zhma2b0z4HhkRdl93DR@F1^6qlJD&s~eAK{glBf$*i#!EM*CrtF@W35)BptvNKbm@n z2yNrVN0YM`GZ+W+ZX5PoRwP=v=Li;yTS(K6NAg|A|J&WF%w@!zlm>UWWoi9Xu%CELulCgRnGq!+D`VsunK>Hozb8O|XB z!-$%aeIBXC7gj3K^KI#ruuxp9XR*;8>c%|jTPB+Scej#%i~AlVo(az>k^~1cK>$}^ zQC(A;7k^`3rvX3Pa!@u6TVsh#5&7^Oyj&tzg37o_dhCl-eC1&i z`>6m#RV^m{CKp)2jo?+0pf%P>b!#{|9^}ZO0@HXHSCE5e1_( z-*G$$L%+HuIcJsoCC5RKVkHTL*8x<+Z_-sCHROa8L^XMN9QSONgUtxw(#G?>S~K5!Vq3T@5q@;hgVpqvXLGP5dKgR>~iED*$~SR zd;V(J+>PY-GM6!l^Aot&l{pX12D<;ER16jY2Aw2i#QjA8mgJD26qv}!m281kl&n_d zhlk$v4?Ar+TX2(2J`a60QUKH8s-F-KXs&U@H{w5tShA;D3AF7KVAQ%VQGYMuMIaDk zL|j%NH5_PMV1<3F_oi``baU(ORUEfMdoE1E?$05VNqhEPHy{xIT}y=vA#^*Zz30jl zk$_Dr>#7Ev=2OYbsF;c@ggTwW#}+fg_m~E#05&0JENYw6_lnTc{!lPRpdUvw+&-%O zloD3aIp6_bV|Y_|DB3io!hOL&^1U{7WQ_;qIP-?@txh6dq!s|&hdkGtSOhs7%>Ep2 znWo#PDF+(4;b4pu=Z1wXfd|D|HQC<;q?Rz~6-0frNzU$h)n5wNylz zf!~jW5_E=@s!+z_bOZ(VUZiwJ0!0AU+~oEjPmUy1&e^dBmn|-@HLFpW`d2$&BAV<& z6yR9d_9+!I<8US$U)WcPp3{~^RO|)8!=3glOHJUI<;;FD5Ck@EPpAo;$t;D2vk%!Zrso zvfB=bwd__s`d~MM)cR0x%_%%znSZhnnNL}4)&xx9?&GK>B{c7l9B3UI;0r3()H0=> z!YsIz(@|YLiKZsEPBVNexb;qH2q0JtDgR7+8$I+Cxiq!{P}eZXJgjL2rKHesmB5si z;>XU(EhH>=!>-w=H`LAryS}kfs(4jsy4FO-CO}EDzzM_BmIzKovkUD7;7&ohKANKW zD+;Mp=K;>Li~&!gNSY`!`1dn9!5AjIUFZzFQ1McLV(|bb^|XH>A@C!2c&XOrYQW1c zJs#4jwWCv2pa~&C>%uF1o*Tl<=?Z9DWJ-)3jX@I<=1c?xn>K$}RWoJ&Njn81N`;^u z$Z;PA?LgLg>}yULZ$dmR#OWk9B5B=k?Wf?kL;&)eWGZ{n;ZPje-0>F5b1*5zqJIG8 z0NWnqt}vM@w1pCI6B-Ge(oKp+apWbtoFq$?oV^f4zj8cfnp~cK%z*iXw$se;A^{9F zXoFIB^@x7AYnEw}i&tXV;tSe00QITF_Y={O`w{r}Fv>>BFH&s8{{=e>sq`D&kGTFN zdzh#f9X=iR8p}}(B&m}!nnVndn);C7Qd;QQ)yr?f;Gj4DA1)7%1ntLm?PEv5?D*do zAUq73t4Zmz;%$X_rpgjY8C8ssocy-x#!6c}Il8~HzM zH%i3@EmT8tYpwP@`Sym#@RJ_o0k$>%N=2~98lvvv@3|0a&_4_|AuwO;4RQ}PfN(>j z4W?pkrY{5Ar_!Oq))<&$4dh#t!CSaS?%)B{^SPMhYXCU0aRR*dX|^!v z-5v>uJxI)xUcpe%L*y;dzZQSL2tUU3WxY_iRpmyLAp1_Dl#g7Hijb*rAV@8=*kutU zAsYXjNr=W20d!AxYQf`nj>V7t4`rSX9>E*>z^*tDk3Urau@ez(IZf*E2Lfn`y zAa`Z^?Y^)Xa4uv6=m%&)(2s^(aA0;`F#rQAKfe}>l0?eVW}SMw`;P?t&W`HP>4>6T zLA&bhrzG=m5%Q5N_W;p|fNG|f#=E|LG)i_yX(=?Ec<^pMoGYGgKZHM0{sb=i%ybA0!s<=v;cvRq+S-E6sHdmLWN3V%WJLZb-)SBnN>Z}Fl~cL zIqOhl$e3i@(+a%4hA*O$>;Z^^$;HvNNcodw3|UfINE~C>QUGmDDlF5bUH-Uw%hMDz(MGTK+@BKx_JF=+q8{w`n!<%bQkj zY0%D$wHMYH%Z+N9cQJ&ha; zk#+8Hx~q)=6%~^{evESb|5Tc(@PGL>>xD9JCB+~DjJNKm9gHv#nJ7|{OVI2)a+zE0@$d6&R>-J(SED4NJ}Lqf?#~FTWAvw zduP}w&l%iZnA)xv=sI|t*{g#~^vk@38Pez!0~U=K0`-Vs_{x_4qs1082=wWeh*zfHPwClOhpV$!Pm|F zC02?N#x1YcEe;Bu}(jMV1P5K4B?<>j{HW)Mi$ z$ja_Z8oCs}B?Vaz090fl$ywC{J;bjT5)P=Ryh&i+bdiwa!h49G0=_KOF{D)$ zG6FX3R?!=7Cj@@W9oXuONujCGIqQy~)=T%lt!qhb55!!F>$30X5V!ce=FA;tr~Y#6 zZyBR}L8R`fgqHN$^vPlttS)#P9{fkbPYR`jt<%^3@Q8bueAa*%jk}Bb|A{7JbJd38 zUrPK?9coVyiNCFdbmAO~w8$B9s|3ABwDnr?u*JmrQF2H^z?{XywR3)6$0Dd5)BW%H zt0l2j%~mH+I;#Jm1po8H4{$Xa%TQu8?WlNhIJO8$A%moud`yc93G??Bh9PobNeay6 zA!&_I<|`=}fYP59$`mjTMExiFNNv$HmWFAFVbjy}!AF8y96lYf^sfEJNi)Dmc00Uv z4M$DF#>kn7AtqT%sS%}0jYT-k{ZP^W?-1AUof6TUEBLamQq7y(t{o=5NIc3{Wqbrb z<&iKx8hz?_p}xvbKa%^GUSVQH9%;UCKu@Lw3_cJ7r|IaX%0T=eWv@ThcKBEQ!;O4s z#zNX&kGRX$edoM>n7WRPF+Ji9U7>6?7Z5Gl{M)`7+%Ew}a#vBDSja;w?N1z_GSsI> zo-#SeM;VJm=ZUsCyj)PovZ>K~c6H1h9GgHm3$`)J`0Jh{W%MV$6*1j|%LRqrxd^Qj zX#I1Y6A2fh$Wmq>EnAh90t@&!am)~m@J@P_@qLC&WYJ-kf++%DBpzfK-7928-`u|R zA2jR0oDR1=w`8}7X#a|YHb=uAZydQZZTZf}Xi6bkFB%M{eEv`$Q2w1J@Uj1vIcQ^= zPK$eF#FLZIiPcfgTf4jVo@MS#fjvkTYj`y(L|k{l#ggtRC@(U!Rq;W9Oc%meDz3S& zU-j3yr6SDq^PLqU&9>)m_U;#tgsXe|IX=mNa?KgG^1o^zQ=x;@V?MLy5yT8Pp4eeZ zMtt8OGinrnh=_cOl*LqaVvz!y5_jKuPfV2A;vM!hYR9Ib28!MWOXO*$}a~?Y6HHzZQi84Lv{?mx9 z&}EUEGRN5r8S=Pd6+E|exw zgDC4>r1E#v|I+S1o^JBd&I`sUX&|s;I+QBW!2QW19K>3tMJ~?BPI7&M-Cri9kWuvy z#nei7d!i3$!)){J_q51B!a-gJ{?>FLsc6;5Z^m^x^DeoWrhE|2dS1`0_K}KEASaDCBv3nSr2%-mN>>m1Fy=w`Hg+m+Ex2G_ep39tSy!{fw zG8LjOdmhjLI|TKrar1P%*0n8S#B8BmA^5Xgk0pf-*9*-Ai^w=xZ{wq`)P{M`ifdBS1u~Hh@0uvLYP8E@L?kHA3m6&7Q*>w>|hxccQXAbwG>{!WjDI@;TgJA>DH!@9sJ7?(I9US(p^`9@?(;*`&!z6^Fve~XFp2V47nv$1~X8D{7W;(rb>_#2LH zACi581+%mU5~5|7|G}AuU8VJY7xQm$cVeCSiy!u|$~4)C5S}DP1~h?FhWy2@vguKf zTB9I;3uNHA{WI`f{$s)X%81yp_nHDJGR4N+OT> z@IZ@80cAkosb~oWAYGA91ewbJQL8_GlBGezXCI9L^#(}c>9BW$NotY(@89|Me?=b> z@Z~cFO~WUdmp6$WVxb9dLa2zk^YaY}pp~0L;qjFzC=cUKSfOQ3S44xX{o+-8zjbR> zmGj@mHE+}qJ86fysY196#}uvATOmvq#b|{dc}3|^{>#BR*D?QMO0$x`j>LakN3#XL z^9w)B3_eH%N)yq8M4(Q0)z3h{izi9dF(tTKM#*UN55tSMeZI@7!#LT?yAJ9z zTD|GLSVk85cZh=9Z7=Xt>48I@zOXJ*+^J@;mxT(Dms`H}&&&Ogi)+)X$jO3|=&6!; zoP~cidJ{x$77?oy*JLL?PUN(AeKLT@7Bk=k?{H4(25~4=7}I|smVYI$jif$C4ARF{ zh{%e{{4=IYEsH$GkgOKRar;cVO)6+45tasGVbpjG!k+84MnGV8ecuFwTw7R6MGPr_jQ5uy=Vty3Zc4?l z^sE|?rQ#Op=vo4y@0x+2>D=Q75dh zwm{KC-kM9?Eb>7~gr0;P0#b`Rf~?$19cJhX#+}6!PKbw3mj`IMtj4U(Dxm1U(CD#BucE?^T<#l|NbE8 zGz*vb0f&SuHoQh{!;kPiZ#EtBAW;=4Ug$b~=IM_V@73{)wmo4Bw|qxkkNIU%Mu+^7 zINrg$6%f%A?e0`gUDVjEB*w^@kD+b7ql5sl5ii0~Z~FJkXX0+pOdrbxZ;(}mJe=AW z+7;v%BD~O6Qz!pxNfYmh{5j11`few;Z`Qn@+{IT(aFvAO0}Z^Ja$+X;k|wxjp;X^1 ziB1q;|6-RZi~zx<8wl?J6c-VQn}LZFOH=!*N@+|G~WcBh(4?6y28)U!F3BL zzn;AV(JZs~v9h45>3tdMuJ69El|W7KX;@h5qr53Xmy2V$#*H=*-1E_?Mqxwd@`tMS zyL@?DPdvcp^Vz)iW;hBGD9#SSYP({thf{($j_qMNtL_R+9>TEi0xgY*MsH;zT;`C) zm$(-K-0yQ-G4CJ3mv>SoOVv-%TcX!G3Ju|6=R-`DoluIskZFP65IhtmeH#WgH!$+x zD+)rW%xHNjURDy{#4C`)#f@j}rTtNnG;#Ph76^mME%X7oZS=>*6dvO)w?n^XZ!Fs2 z9650duet}Z;d3h{vaz0Wm#kdE!9_HhFFuM?@wPa#rASrC$ySIK|9HBaSw>Jrpu^F> zf)UXn*}#&@v~1MX#_L#sJzXFxsZz0oBP`MyS`z_(pH=oGR)Y`Ygutw*Bi=Yk>Vv;2 zA}bYQA#lhxuG~MLfxEVwhII1|00g{mv*gzm2TPuCyvDoN35lcZ=|Yfe+iAl;JD(^3 zYc^Ey8`ZnbtX<(34VEDEf!3v9IAIBRF+8j2I#qY%ZNa?KJ zWW6AyW+P1#|IwwM76s(7oqZkEcL+>{sRtZjD+;-_8lO1weDndqQ;)=;UdDzjcUv`>!hPcoPLqBxg z8L-ivW=N=j@BJaLa^Ytf@3T0>^{|zAgB606o`fPYC^fodlzk_}A)d32whzjN=M*

      lWW{%&l>UG@ern=BizllgzSHGm_ms0@lKs*Ao29OCM8KYP;OmP4NK z5mGg5UaRX!lXho^WJzSQ5BSi75k+*_DZl#aI9!GHYvX*rJ?NZdnqzg8m`A5euI6LF zXdqjp4D{qL)EW8HAarb>wmzg)bye5LWumn!9qE`8yx_Gkf_7&ozCF$SW^+0{$y8Rk z52;o41td_Zr}H0yN^8TK$uiWG0i(t4m@Hhho{_$C%`cHRLAAsWXWz#Vgg$Xad#@9- zu6R>v?~*xRb)19iO_j40b?%>NHPZbzK)KC!O;=&lIbXRk0Po_Sy!==8!dX+tR+~Os z&Hf51D-UxEkP8tVn%N({jJXj1mS#FCLV}tKq^RRr>_k21d56sLxcb`Q(ju1QFiuaG+8CH16k0a5DFU~--lz$V$SS_jMz9*#( z!1H-g-JHc_SB7_kY&v^Fk6%5L7?F%F0cJlpPlfIXbqu;Tit)CA7F4@?WC<5_VTs>f zbq<{;ChAS#ZrvOrOeLvIXjuo=Bf5U8hY`;DFi%GP2<8j|-1_ zBSyHvv$`#An|my5EdJH{@zgig^o#jD_m)|^kolL}mq+6Vd92PX@-HU_)xKQVi71!J zj7>tBw4s_eJsb;}YONZCbWJ8a4_qO8>s>oY;AuvfC!Pd<6#yTS~*O0K;6#kwX&GR z{e8o$vjGQ{-oBUUj|7?LY>o}@T7{X-=rev|oNFo$bvPz;&W8exx_558O&Umgwdk>B zMCKp->)3NBbJ*I zGY#E7f1*#268h^h8RtRW=&|HAeK=)wLkaMYz?Ip4`abOw@p_W5+i`cA+O{WoX{tSm z16x4S>>h`S*S^PQVweF60@+=na(LeV?h)&An)THsb$E%Q7|(bchbce1A@gkt&SzpM=E?fa_+Iv zfeH>SKeS}Ij3d)6ue^*;6gM#79gsloX@**ThxOvro?#Q?-lDL5K@ZpVHZK!X?R!<% z`_3#)_J)P``kCdWW`!x}m0TB%=r_A!Qg!>5T*31{-~R16jz_%Yrl--1nhEGR|K!N9 zHd|yffiX}M(`)QONLBk1@geseTD`0^q|D-b=}ScIBIi~9ffAhk^;JdfQ)wYlTu>OS z_F@o!i?RrByrSXn1_~37daf})_cDwMb1ZmnP7v7HWdq^65^x`;Ao|3VG=XE>$u@{(k5@aErc&zgrI z&6=~ZG6TAjl8jwr^1lwQ3qW-Gg#~y_8ArN#i!W$>TlA}8cUB}MK#RP>h)~1KGHPIE z>DNGGQ~32S(L+tyk}Fk^GsAUs3W|Q((kmfJ&R<19(WP5=DA}f3}$M%L8#iqhpr!96JoB$cGF1?T#_KqLf1z@2+^c8CA zO*b#5r2_zqvj;L=J>8=bbk7h#X_}?+=be6=%kijp7X}7XV`kg!$pxGzMV@8%ulNMM zV@raEI}(*I?6k9lpDX4hMY?(bL5Wzr&&hyBtFGxIlFn*(L*Kb$f;WpxfX(*i(sImg z?`sgB39tgu2d~JD$06XO8U0o9YU70wIJynItp>aSNI9Iw zkrB-7Ov;-3=3+sO!{(B0j&HuFRpUeEa zm5gehj%K9))g(~eBJ!k+Vn)t3X7>N8`TrFA+mQdg*uR?me;4~}7S8`xQqIiY!qt+L znTdmo_3xcn*}9rJlQK%!f(#;NW&*Oszsmo|ydIh7`tq@qtxlb&Ou)R@-Tvf+&9tF3 zoyu?d1!<+{%&u4(Hdc0jY~XKtKklg$Nz~KuVtZrKlNqp~?taz2^59Ct1YKY6Fgk3$ z?H}U+-`4N$&Lo$4K# zr$Zsj>#{{!Wsd(?^7U1ppE|O9VHlSbyF?^2aLyNO*~wf2%_k#94^6)untD19Ovr!yksvsU;+650C?l5C zK<3_^e&xjfjV4bsAI`MjH!%xXuD8JG9DW?D%uhU1e3eY+k(R8x~ z!8BvsBCv%^O7GrDvdBy%+)kXg9)sLCobO^29t|R*Yb<3?OZf>!-@W5cO-~h~f#mPo zkXr7*e(%%R9=sR>4imJk7vOTb*9CLD#pF%4eT7KrnX8Yh1> zp4L6=p-$Ntnx+T~$7HAxIA&s-f{j~cV}~IL3CF+)Q9!oTwESeq+;`236U4dvScZm9 ziqG>NQNo;(aGsmXEHtR&@R<$;=#aavm|ol2sMlqL-X!{$dlaL{9QgRmu9w7*4QuYr z8Qr6|fz8OY#PT3P78M3{j(+uJkd4*6(-7Fhb3)8!hk`;JEc&J~b(>GKNSPB7B; z=e>&{3I|KV6^F&xOwxgnG@q+w(xnI#R&m?u=EvW~D^}oM3`h+by$nLx^Y2Z?O@WAK z8em;$G^IvK{+WSJN9!6w_5pRp+RJI2{>mEPzyb_=)?i(}NA(3>Kpx?isMZiuyiz## zLJ}JdX_Q{%)6tW(zywK5eVu&}C5!zw2Z!NrOkt@)7{Bq{fZ5}d)*}$Zegoce{;3ai zD_tJXd2M~@h`(V>Q~XG~rtRNnWV<)OUni@#3kB=^?w;?1yytiu{60IFAjWmGX6QnFQ(O3c+>p}0`0GG~#2lqH$o){_bwOGrS^f8t__QyQz4V0%Svtp)z zB_NJ}JR3{r1dl`1305D>&_^Fir1`YWOqh(MMgLoYaGv>it_U&`LT!7Gw>b{(itwH- zb&7=`!5&Er`Kn#Rk}Jj*Jy_c9!}S1A{+U~{XP%)#TJ1Ev!dJ}PUF>q&?iW>&Y6(mc z+NBD?UQFr|Q9y?xYnGgJaCs)2rufMd>j(9zX4-erRG|yF4bQWX=gI&YDC$q#mcGFZ z{w%P4*k@2ug2~ZipZ6{;MDzb|S zk%&~+3ANKy($B!&Flzg@44C>_R{9H2R+&#Va)1?KBi+DC#@}CrlP z{rG7Jo*ekVgooI@P+s}Lp%O^ssheo^6#!~N-Ef)Pz%Xo`0yWjL*@B8@H4AP5RB5By zHk>|~nT(P={GNQuPtyA2GCu}X_rN)wGHf&9h2D|M!ZJnVOUu)5RyKd&D>EkBNb?FE z9I;}ips#x6x0Q~@N1Ra_I~KL>%$xcgy(@DSI6p7h-yAM{8p#IxzKO1TpgeaJEY4Yy zB+x7ut-$3WG1YI=lRtI84Q{VQ=N(>pVq|5?O6WuHWKrOyHI?sp6+IM6lRiGxW6q^r zVBoD`xh-3vU!*mABtHmUU1yW0VK&uEM-#=AWR1B*;OI8oj2pVJT2U$51r3l$o}o+V zF!559^6Aa^ld43OLU2vrMlG5bTq9}#0}zvQY8wxp>utxIQ%}l(*ipygS9~eF_~uFT zsA70>EXw#jYz?XZq@Od98PeAuVRG7ovrRek3|&Qpe8{IsG#2e5YeEf!25U+&&Lh{n zoaHL7Mqm$D)njIQfE3|0@i!C7I&{-0dP`5hAoO>YMv90y7xJx{U(Zq;>if2ls3k^J zDWV^!u;+82t|x}VD%k@y??UNZ*8J!Ec83*($9hdZ-rctC z3*S`{;ibH?NV)N3qxi!pg~JbcsS;x|wkS03Be`)J_VQNDbgg#IpV|XOqL>DI^6N2h zNOhjLVZ{98Zn}?KMyi+<-k%TqtF`WSMB3{s861Y#7iwYBE#JnoyKNoNkw{H9-BWx#x6ZWMp zJ$4vc(b4MXZ&R)9Bia7Qw?gWJ;0Gs+f zKPidkc8*Td1g6EgV-;)^YDykKJQ-isX>d>`BH^EjrIl_iG1QY*u+dL-PLzT9a(vvY zbL%H?lRpN124dM~nGZK2Fi8&_=ewoL4^Ja8H4YM^X`)C$z`~0C1VhXdkmRqk2S2#u zK5_(g$6UtEtV|bTJ-Jpj`ig4bm1U%kV)65c8Z`i1(lnH-I}_v0x4-s%07EQVfsa0e z^3`|Tw6-!kA70HYbaSS@>4Ux+aC5Huq7-|xQ-7wQTgHo3G@iu~+tDd4jSThE*9(J* zJ~bsaSJK%A-t?E1^g_ljNuEgxJVb<*G6*96Vg!A#-Y-7}{hZR2!uArJc<2odk=XxG zVfKpGO{i-?YyFyFHI0-44iwac>W3OYqCQ&Vk~K{|Q!dZ=5dj7_TjuwtWc}nlXt@M$ z#ZANpit1a9RT;C(mgGcYT@6%*FT(Y%#4hbD4z0nBcm-OZ?F&T2z7`Lsbz!HG$dmUc z2Mg3u#UXA4(e^|^CD1Zk=;(o|t4tgbf%c9+c?Jzh;tNy9_%Zru;*(#!H5UmEHZTpp zU`kX8-i&0Ekxt%9LNGvm`(+RZ6*S_dDum>F2dy7KSjR(-!xxwS`_a#m4F9ebCnD-X zqA#Ei2C)sgwcj)bWKFk|@8?{aM{|s%OSX!_HskGn*q! z3KT~ohl1C^U$mOkP@5v`l|DLRX)T1(_+l;9$ih6}kU_{9h|lulefARg8kXbtSX^uf zyr>2SbXl$`+ka7u3BxHKnQX4nA-Wl8eJ5ymx%4uFlOZ~!D~uuMZWQPQ&O2=R-MK%P z2HjOrTiD8&D9_NCMvN75n;N+EN||fjeos+SS)MrFVHn66!MZ4ViumsO=S>W^E%+m~ z3Yj$KE#>gBJKY0?6@iyE%C?q{d@@dw?BF+7^wX9>B<%)8V8z%`8N66_dSkmaM7(=X z369joNECJWnFQU`T~cP0231MnLs_}^d|SvyIecd4DO{2(3Ft)X#pYj#A zia$jijdr<)=?4!LZLtiQhII$^`1rmsf}mKqO91Mf(H=6%gjoSgJWC{ZC|h-h6eaIU zh`V=NG+l|sE=ayO=1WZEi$3YCsRQFvvgn;9qrX9wK)IpKy{MfW&Rv0d8g4O#^B^Q= zwZL~;H-ci=W2K?_phHicaTYyh|6pWAOov2q0V%C9qQ;!Ng_>NRt?(aUPtA=H8rpsym4_W>X zCyJ>d!{2E0C}4V>_|jJHiap6>wBQ0lanQKG82qslwEbQsz!^whpyVo*z2RWvsJeyx zq+%#t))DzgN-6{yg&s@$Yc8bE*Hui(Y>qCzd7+t6@9t?ku2moxp2M71(sNSAd-th7RbuM_ermP~B`QzBFvzL`!jsm|*9 z8&$>Q0TB(MM#m=VIGn_sVE>Daj(BqsD_;tD(-Z?LQhJJOfNkDa*KumP=JiiEgGTzx znHY!&rO;`wi$5lnA0MHegX>gb?m)Ba$dj~Op@r(_Bk(1W!{Y*xv_FL|2J>T7tDKS) zm=0HWlROpL0bAi6C;NwjZ+!ZGU4cdc*WxK_gio+@=`GO!p^R0MmM~~oMlTgA{#*^L zaw;3jce!qvXyiwvCAU{NVB`nB8TwqkrdFlO+Am7vOEtB= z9lX4=@@Qw>kY!8?;d@EyRAON(L@*I^SRUdc(=g@WQk5IdhtK8q=ncf~xoC(THiXl= zQG;B0cpFFdkM9}OP7`7VlzFpD>k5TM@%M%lY&XaK!NJ533fHH+3IR|;IGgC>f zE?cYjShkl})P1wk_Kxdr>C=2?x}mlKgrt#H`3xj=HfrU9Pn%m>$(DdUoe)EBQ~{@N zh&udw%z8iBFIv=Q3zP05MA}Nkr^plTu51rZwJ0z&|B_@9Ukxm`Y_U0okS{pDiw|*O zkR0v3jAPCI?59i_a(AN)nNSz9WuuEcvT9gphS)0W1#)l9Xf1t@z~>nBU?p_isP6q; z_7Ea*B<4?3Dp8=E>@*X3i5s>Jg=_mP>0I0Nk3_+25SK3YB^*)kJ*rwz0;4ZNWu%Dt zHE-6PpuZ#aBjgQ%QT{>vU?~jf@iIUG($0c7aE^{>OpWPqIEgK z_!c7H2c)HSA^okVNgrvyxpk+(W+nI9v;es^O0%wRf+ocEN=taXtZ}~GoUG7oefrq$ zK>yh(_wVUnY+JrV;wyD}g@nN6!+sFAfg$jICGe&%G3*Q+3EkHIQ|NfJZ_!)|ck$cQC)?=ZXDUGLx*RaJ(r4pw!CLqcp<#WGC zo>`Pbp8AB&6KPnK!`VgZX$PI`Y=t3g(awE4YaWkjp;BHaVJ**Z(Q6hDO(KldX>)$O z=W!lcntCErmypCOo|K}>d+ZXHJp}VDPK?U!}RoIoVb&q1gfqw=Ek37`FO|Y_Ww5zKcUny%fZ8M#7sQc87G< z>vNnf^lk~kib7$Fi_&^`N|*+20_7A*_Mr065BFun{fdVPSpW z6F2>K8XAAD0KWx+H<ne!%L5aM!Nb=__Vb&QM2g*_xAED1a6OM~ytb3PWx408N7;Ybp*!~(70 zDpJ9HarBN2RU2%y_r45?o~GOpWC!L{Y1Gkq4l&(p)ZrNmiy=7{^6gYEZz2SYd_Diy z1nE&gEm(EE zS7?;pjKe-DarvDl?qZw#d^rs^-)T!(=bjU=%b65lgHSdM3B2QRY5LjW1 z>c}L)cBhQuxOMKTsVA{u`#e^5sUeo|{VY;$itthYPoVPtJl)0Y_ z*qB6gLW>X3PmHCuOFIl-H8E+E3ml?Y^7jrpRfXI#np3%@DgeUT6Gmys+6cAeqYd$Y z%$tVsP(NKW^VDEgLvG>3%B(!wH$aE4WXxCadXFb19I%NeZP-*?WBk7})(%&u zm7>$Vd#m*fku4_6{`yp$a-5^%U#@S5Z=gpvqj9Zyh(R*G3*gskvfzhzf7j&c zCF;|Gf*2!bGDU5(bPUS%8a61XRjW#L{N<7C0EM#wjygOl;?QOAQe)3fCL0*cxmSZX zka`8?G*N|@%anBdLP71IlN9nTwBDCA__`X2I*hx zWQ@F2{sjXi7+XifQ1sIB9Ln3@CW7Clgjac)41N|_Q&YF59^p$yG@{FT#OhA<__7%n z!m|n7tVzERZTE!CVOE*F#8?I*mQuZ-Sd!lIr5^G2@&5#U)#jxsWM76;|A}wn+eBAL z=w)|I!R-yG0ex%RSId7MbdQeTr-;bwgI081{M6Hx#{O#uc6D(7TXp{r1P=RQ`(h}% za{5x4BmEW)HJDkkEa3qUk>q_7h=LChObSi42eq${C- zlM)Obg%+aEA7lD^E}myYIULi&MW_Ar*NFp$)MTF>Un;1Kz4Xa3T|X!*7QV_{Kn&;j zC&QX^co2M*k3EYJ$!9S+RrI=MT2qblt{wIdoXsD$CO9R)tCFYsqOo2?DLx0jto|AT z@JtjRRiD7K%4IF|Lh{tK1J`A}7r(4y596kO41Wdg zywoac8L5wkK0Tvv+q~+s2Zq@5WBd?eIGTr~_VmTb`@#5dW?q~fBRC0J%!~!9E`BTW zt44Y8LVW-+62gM!9dcf__1fsg7}nRC7VppQX8aHc-e2z37?=~w{7Wi0!&PIe`1#NL zb++%Gh3VHsae9WDdU)_W5#g`}D;DmM3g>Cdpv$m$9cR{49v3ax^#O=#Hj2l5l^WE7 zHhRo44Cs}gd=d?auhBV(ve}g{0w-6XWxVo33joP7-8;84f{@3T0@m(Lgy~UF`>&|8 z&E12QDhpOe!aRmu74z=D^^|w8R4E-Y^opC*^Wd*B6K1k(ukei*7^S42BRZG8!Xu)O z6h;8=SH!hhgR!R#0rNEzV_4Ihqp4_Aj1r4wHoN`D27R~MGb4w#r`t-dF4|DoTz9c- zdtJtI=l9mB2AOnR1-eHx!>8kPpIm(jb+AlDzn0df5*$tV%L#)$)^M8c3YSi2NS1~W z(cEaY26Jrd$9@$S;k&Am4! z?VsLS5)kngJr@c?N~D26;x7NRD?AzNWE~WYF>Ukb8kHJcl#|V+LBo)Iysle#^lZvBuHJ3nJRZ*VO_eq3fkFHT>%CZ2 z(eq#hWEPyp&(aQM9i?m?51Ec_CMA#-`SGi3Dhk7}8i9EB$Qc`uFY(um>jSHm!3G|) zLqpVH!SsKEn%5b~0S|rAcsf`lpLKb>x3O@JXuIkGKUuIPs3(XwvVHq1ZiHl~%**HF zR};Nb_FctJ2&tY+G1=;h*OIM+4$zpFmt!+&WUOt<=5mo}yNH8nMi-UFp>zxs`z{gm5Cn+Y{N0etUCYTjzp`~YIWaM)=D0iG&tKm74pa9YR20_fA+Sh?^5~&Ytpg6ZLDr1Gac<+>hLD>5;G_K}HmrP- z!(WP)O8;by#09Ys>s#3ayakYc#A=>R`+CytlFbTSt-P$*aaAvVz4fXjPk@QyubaBU z95@T(@!U>@_lylHz}(ia25zz2bWqLrg^BD9orH$bnN!`$ZG10I?MVG)28eoImdM9E zc0)n@aqnX%K`v~u-)?qkH;nrX!#w`7{6{h3-|=@aFdn|T7MZEIvejz zbPIj-jM7M+se>P-8aOo_j)qwfn!;ey+*|)FLLndDUhJ4mKX7zS-|cjqQH$VdzbBI) z(r1@*DUh@nUT0w-i7S-)`y8~Sad~d_UbqO-=}w>nAaPlwX{#3%sGC39Q}Z^VJrWir zxa;s^>w4T|x9~C|Y=X8WJS*6?nYRH3qPI1&G&-g~Bo9!W=Zdkg@0%I*$WlsFIVw71 z%_P4YrH5tS=XtQZK~^o(v%H-$b9ULEQ77ERo{~X58&I|oPwQUCAWM{&m=q_@?n@BT z3fBD&;r`VH8ykY#_p6r3EKUP^)a6!i68QMxsUP_=;;x2A$FrCPUtPMgSvlr~52bRB zWGUu_GHWKN+?QGeen2x=B}rH^Q3dX*yOMD)Q@)wj8FHhM zPW{*RHBNe+S{vjp-5$gO!YwchsLzofQ2LW-#-DgI;yH*|rge4rD>QPqh|C9I%tG~@ zVYK~?_T+sRu)jKA2CPRS&>bpD<-+#HPZ_FCd_5r z%M_N*W>^6OQ~sAU&PGl=3% zo0qNjSE_tJsh*kj!o7Zm_goN6&i= zzNb69PYx*F*Tnf$XB@~8=FDq@=)uwS@>!m!O_-tME-whIH~Cdg7Dtr{;;b1Z#AR6g zSP~%*OF6K+Vl4#i*_7?fOPX4cclU<_%ot7m4Jl|UZg55Wou?DSCX^Mk;3}0bgZRD0 zUl)0_MRT(jq?Hc2c=$p|m3KY6VsNa?(IVRogKVt!Uw3RQV~3yV?BeON9YZZ-0|Nc( z=!iSr7qg;usl01pnZi9PqMxdu>wkJjq~F^Qwz7&7Fk7q>vKt$YpN4lNA%VB>lL+|v z5dUF!ZCZM1qG)&pJvsdW)?WS8)PLcRnE4risZ*W+6Hrh0mHOPF=A`O@W66YkQ?>14 zXZ)3Fi~ zx>!p-we_tff6ILf5Itb#kqvZFkvLG0|FJQ=l7`1G@J*!`Jdu3Hcz%b^qpKi1=$ylF z#(@Cio4D0ugsF{{l*3#?ly6tk$ejc|yi4Z*)f91KF|W~id)ZuUd##Ou&YMR${IZ7N zE4cZieQf*6HvDS={)SUb{Ml-%SNk!&T>;59`BBXIwB?5cT5?-cy#9JEe;=GNUHLIm zMf|u$E#$4Xn5wAUYIznJZCxx^%CE%>G%Rf*VR?$j&=RRQ{j3y8BxP`qhfkZr`1Z|a zxycYdEk=93+7KkAmoM?3**nd_iQ%WIWvFm}C5fTigg+3s^hh%d7V1a&k??+!UX)=% z%^QaG?T1!-F)))LeX@q~8e5JfBk?RSyI-OYwi51z;XXnyYWZDkclNA&&D644SX3u88)vU+7W`9|Ws>5?f$fd8G-Y)T= ziLgGlV;Z{=6b+;}R%?4{;i=mkHD{g+l0l;M2Uo7X?q`{U6LoNes{xk_s$&f)6}*R- z=?%TrUOJwG3)}X_H3;s{ti$GlH2kV^uS8|ENIi0K5pu-4-pMYJZLr7HS{A)ACogR< zk75aF%WK{xw*bRxco0Nsp<8ev{!8L5h=HOiFyD(rJp1k4<$y&*Q9)y6L3RE5z;yOh z2L&L39*izPSJvLYPw5Cz)Xp2M=GYwX@%c5kz+$BqYED=R0jGrRqkV0iY!!p{O4s=E z;qB)6JYy1sT9QDD$XEZ5m@Es^e}h5)MV~4eS%9EVMkOO>GZ5hV4+IO!N;*4ycl?XU zimHNuR5Ld#6EhV_5mH7_PR-fK-o^3n=_a24kg+OeE)L(FP0U>WVzK{FxF9T+Q53|> zf@*Xj)%_2Is`8h=l{YiBG7@p{Al3cb6fQOvQg&{3(1HKX$o?(B^f`Ffnug#d?`Y|4)*cjg^6ggPZvu$XVpS49v_- z%Erd}*JS@;e_1(MnAt)3{~z#gMdzQ3V%|D>Ho+OsFrUCZ7l+AsG$|&38X;GAB?2fU z58sY6OAW5aD&4~a4QX}l>&MBQeC>;0*TDBnV6xwvJMhC{b8_164FF02=K;5dz-Hh( z@V*j&Ng->wCLyF{dlMuYh0bX}MN17LB=;?e!#&qSJj|x6@PtQN= zGYERi?;Cy?5z6Ck=X~!DOFA*Uete&Cp?$ZIulz`TKg_Iud)l3GejSNb2NW&5!~))4 zyWbW0!n>dDa(tK$JKD?cC7)YWL=U;Eb6oD^aZASmji;9u+_NLVQKN zx_eJ5JotFmYaAo7dmE!8fgJ99`)WmJU}HX)@l8n1QeCHN`WZPw?D4-3aQU{2VePklv8+RJS^}%x4^IL zakM!<>hxU=1wm3V_m7`V{A^fj(Yc2vZ-~tN**M5Kk6b<$E1#-)Hfwq^>$(;i+&{J) z9t6Pp=#!H)rY}}kRE4B7E)D#Kl9}Ecn`SJr37`F zR`b^y)7`*MGlf($FI{cdN(In?P4puS0vw2w!|X6-`|&26y2K) z1X%^*$g=D@0Fxu#^emUlaIe+rx@|TtdR0Iau7*&e!4H>>P{W1g$)d7r?gvU zKG||_YtAfR#FF{o?xgmLjTtnf^+KSe-F@d$)JYV!Usb)CsL3CexBq){IjF-XfnLo! z#UrBCVCQK$1`MZ3s1=w?@#oQHa(#EGI_xKK-+}Au2()n*DqnmHz30vz3QSkDsA_L@ z`b%_tW7i|BiF^7349X%m;Bze_83To%VJE%rfZ_uWr=vFH$cNym(uqOJi~vgXw4bag z&@}^?^1J$szAw+`l`rwZoZq*Uc!cBqy_kRXEY0#`VR&#-8_{c0@KE4+U6{~V1N2!( zJfyyuFTQl)32vcvtJMmBz}_1w_unK~-gbshq0N++5s^`kFbt!ul^w(Vy|nXn7wy3+ z_YKXj?PeB;5@2=~;7sHBy-=R&!sv|3f^o}b>}EISj*V^!{Rg?tMsO75&Hq~=?KCQaVun*6hk<~=;(%Wm5euP`mxHK+f#(5&;xHm`6Ne%{F>LQ#S&;s(bg$z65Lg7Y+ep}_mo9|h0J?B1zX}p!Th)V$`rcP zJ4o1+7;iW@hHdPO32ATR=d9}vNpgOgZIvC2p($oN-+NP(5Plz;3 zKkVuW&Noibb_Treb{4#3vBS>b&nkS9|uN-4%iCp5QIo8y>QWP@M3p#YpG+Fs|7U{iu_ZpH@*!;;o^? zo}fEjNAsB5Z4}Ww8HYCA<4Wow)x|M#Ifce#%%-0sJo2v+oD)v!Wx@8oPrr0rJ0r0! z76dYhG2I@$?FN3fozt%e*{|BH)PMMO*B?L6AK%bqS6 z4sx2UmvlqU9EQ3-H9GX__=USS_W1}hPaByJLGT~tm#a}2MXp&&yvrUi zU-e%0Hsgz#%|E;+!QT+~t6&J8zYQ-L^=vH**+P_S)%ts&k&5v_hdB&*O z44TtF#wJ~?bhE-V_I|nK@ZU5Q)0Z9yW7gNv69{ko^wvzjBAWOesGWY_Aev z>->$TW7Cqj*;KaE5ksBueA#n*9s8CxDOPqFpaw*r? z9W3ys%>^|(;Um~I<-dHHxl}{F#j`KsJ2Io}XOaCryLuoy#*c=`QHdAxQ??_=kSlfv zKW__(mN=DxIJFxQ+Iy&Z(rDY9gmUX)rs@<;^>P_gK2zxd8)wuv?Rn$P)`vty_NaW< zRejRxR&%FY|%01R{l3*6qciF?2r( zlrk0WWPn-MZ}@*+!v^UT^VZMThB*-Kyx}a+mf(M5H z!QI{60>LGC&;%GDID>nDAcMo;?(XgoU~nJY9fG^d^UeF+y0`A%_s`U+nyPcEtM^{J zcdymm4m@dx|4j?u)l3=v##2VrMBo#&Cd+dt%c+Bx6tR{7mh8zww9}=9!+6x9@vS=;jG!PHCwR z(e>|lq^@meywSDL9+M!*)}46WS=Mz9_#WCwbdBHlvxjcw_w&Q=m(8i6-%q=gzZI)p zIIoa0nrnLXjPLlG1)XGH<*7!yvS1`zSn7o*cAfMZWo3a1ecz&?L?%xH*r~H0X;T2t z_I}&uV(t0N{(=6!V`>83BgmYk&J>Kmy-#|Iwv!z$phPI9CD?64N&GNnB?`ejE`%63 zZ6a*GLZx99=!4j2$Y@&|?vxu3+YTAmEqRwy;g{ItG-QWgUhnH0!+mC#FIs@pn~kpL zUbfws4;0P)(ryla9M^7y-TRGzR%_G&zlSjelRx9!M8iw)Res1Va^DTax*FTZdoU`2 z=z4cmcNFguPviUhKN6bB=RVxY->*dC@%j=B(YM7aq%1jYsSdF&A7lCn%QE3X+NV_h z%LKI+E1$}Q?;6F#x}?@h$d7m&F@66N(i+=zwx)Z!UVg{ia%N4rl#YJ_H1wuArl*nH z{lQ@1#QN~04x$gC?#1Tz!88wRF}scbaB>NL;0_yWH6HrCNm#Vh*xffI={N%U13W3Ncm&@bZl><3;sw zRgBdB?^7*B6cwswcWt1N@+zJGADc!F{ z%>2dEozy&Qu|I+Hu=Dw9|6k(5LkxDKGyK@uef6N_V;9`1*3^O-OEccj-Jncxx}WFM zGpp`PRI(@sAy+gXDMh7U_R}z8lUl^bwbqG{u&igqX}hW=pMEq={aL~Q%m&02LDy{r zg<0WZ)zr>uJOS#A1zlWAkHytmsR}ocu^s*C6#Mv>l)5^rLfu^Se7E2%yR@^MbC>au z^$qFYQuw+FES3wvuok`Z@Ly>i5m-i-XNt&;4Cn{H4C7kIA^Cq?&hz*muSwKse5&Hy zGw%2%ffgB2jWU~;WTrZV!;P*N7Yye>=$pN}omL;t{^U0>X2R+9hr3vl(+Q+19^!unL%|nRBeef24a7 zqsZ$U>^sOEqlj7zK?3N_l9-{tf34=@xHld?iEmXlVygwi_w4eQg(}YySU0=%-DQ3+ zowUX5%`a`k<=kPqY#^vV*1%$?|!Xra;5oS;X@q`_j&{()~8=ezr1R6y#6CxOs-&d~`ngFFL^rmjR_i3LxzVXDq$9*&p-6hIHM-Y?W=vg>=H3&C z8xTtg4Lx6RvD)n1>tG+g%&OG%cLkm7u=e-Xm#{RycOGh~1R#QaiL&8}eVeCzekiAo zQBGF*$kEz4)KW$L#tXjj@C}KM_pf$ozPgHvtEIRnu#E8oLHu(sF%q_39er@~!*oPSxK{)@IRQ~Ex_e`!x!LIILr$dG$mFdwdIp$ ztfa?0iBjLQ{?BiUz^eO)j(^0-qI>$jm%5COadHiZHEvmwTQ%y&J(X`3F_?CPLgKTtycJYGC1IWJCCc`h}^%HjroO@NP{K|Zb^ z_o5sV`+jaTbdqDM|C+rKYi+z5rAS7}rz2wGOE(jGV}0eiM4HL(ZN0-9K1W>(*4c~u zgXuwPcKs%48+&!I&j%PxP}YKgZh>lMEZ5WIh7sI}-P#Ht^s31GcL{>N&uV)} zxc$%WLvmE{vowl-3LXVsu76OaPFYlIHnY^H)Nalta0}vVI#yb$!$7pVJyNnujD49? zgZiI0AXiyb4t8}H&cQU6AM|EpdO`)MiXaiK&!TDU-?1GAri3p-3E3^T<@>+MZ;jFP5 z`Cy;Jo($!&%y;>h`G5=$3DUnnbgJ>e6NiYuQSPvL9QViuBmZF{qB%O%U5v)xOlZb6 zlSRi0y$(XYv{T`kD2VuyJZ5$&9|8*tZlb6g~q|NtvAc);U&nS8N zt}9OvvqktKTE*6Zzjgituv!+`nIoJobI({(nmWbO#(D*R7OtAq zKs3Q-N!T+Zk%89Wx|=J!LE_BcD;U0&=cz7Uw!u`tN5^%j}A8rXNxbN3>^%# z>)c#3D}bs=A7#rAw|bC)h37fA`5QP{@Dn#T!5w^t;SU=Ulx7uUpQpAkA^aAOdQLXd zZQxy&3*~V9AuOB+9_trIJ5C(3t7snvczf)^HMYufhC-a8WDx;Y%gKoL7u#AQf#J_PdNog&9~El2Zj#4xcdW%bLR(3{JhfoiKH_w5dD~h z`ojd(z50T$U2TnI3yqti`)NJ?CJIv_|M0z0^C=aUuw`bKUp!6{%~*9dyi|tEXw7~t zoZgSI92{V|P`{XH&{!OWq?FOwz1Jl3Qxs~vmGcTDu(e zRu~EBdVXU!Nxu-PYH zfydqFpC#1LSOy8EGsAg6iBY*<#^#nwNnPcq!>Fwn$XqYMuTHDbi+ z@qXZ;BJ^z}i(UAN4nj*GxxFlns)lu96e%Dy z=($IzkOWc4$~Zb{CEgv@&Q;lef7lQqCeUv?bwx6-iQmuNZ0x+6z135s9LuJLPP!PQ z`XS^{*zDQfJfO3Anj75J@Sosd)<8NiFOUWeK4nJw5@9i-L5=`(j_#PB#U<0{oN!*k zDI%4Y1QmqP!5~2Is3>>n2lhH%{6l>r^k)P%?U`)UCm>#l8BT4VIJXRpO{GizwKY;; z7veNeVTDtNoo)L*+l66V@v(hNhT$BS0mCSz^vC z<}Nr+J~J7r_gd$i4}Vqx8(C`Ra_(`T?6O0H9kHmz4SKUni7$`8Fv2t&0Au7E5eDjR z?Mt++R;|{!4$?d=Xf%XDa44P`25+ks;_&$oCKnDY(_K~Q#EFFgDE!jLVl9j7@U;Ge`a z6*1P&`LTOP_ggag?6Drgd;T{6{g+bGuPWi`W( z4CneDa=6sM)7JVvh&~sv*eZfu5SvqNaGyebx6yc;OA+Yb655ILJ*5+{G-PdGr*TaK zc)fJC$h_&ZrJBL~#wdajUh%AGF$-Fn>+mbu~onTwr!UN_Mr) z;RLtfBYSi7+oF+eLtiVH>#;o8HU0j?jfMx2X=G+R`tgFge%cAkzXha@6^sM{N}7U3 zyQr5#Jrs2TISej0++b4?K|tT6AaMse=;wAm9bDTqnoTvuhay(+)(Hz^D&=BqMhdsBgysq)$>Qum|0c6=mA8km)eXvv zU$CHHJe6teWU;if=YZ)&P|M-fRU13oXI8LBF#NdPG%9qcGXant%Rx&>QN$PJEG?$$ zE3Dv=B9GVPMGHN+9>4UIf~AkQZNSMtnjiaTBBj1ncS==Stbc7ASwF;lQ*w@) zq%acz(xU9NfI|rGJHCF2i@>+VooO*j$GiFE5oRInR94jiRcqsH9&R;9Bf&;if(D5?kBKuCEEZsPvb^`_^Zy^KrIc1jUCn#Ax|^->tPgjzdNR&LAA`q_bx`FYBZJ+8!QMK?t5+(p3U7)<6vpD@e%c6cNREa z4u47vTZf1M7$$Zt)ei9|4t?QJ~YcP`v*NB5$g}JJkNnS-uIivzlKKJr7`!O>0 zfTFJ2?2es5!QPHAn~tC5W~E8$#O0=;PVd_MdbYOOlsRvQ>P3< zFA^@dn_$yWX)WbeiB!fv?E@zWIIFcXC*nC~I*kZv*#O*Nj(2s*8=6MOfmHV8CWB;>wZ@&RO%HOGH#+y=>Gn0=hkMj-uoh>N%hBIRR z)@h-eyb3A%*&;hb=tlM@#FoA9g%Ym-`2d#~%ntk-kkjnV2E=YB)Zuq97Vl}SJ9MJz zMSj}+gKlAwwHWmpGjkmbbk_T=|7pb5y;_T3gmNGErnc45@-^6p*%QW*kLf46`&;F$ zD(1|adwi%==n(svF-Jy(kOG$7i zuq)*E-8HCPe+M0Fy<*e(^>H~nmtf*(w~7b^a6 zHE1dSK&VtVU_0IIEMMaCdgBiLmB%yb^_7?SYQ+j#$PX=?j4V3}!#PUFkfH<`+7dyH zY4GBv>UF!7T@Ar;o?^50XZHG7V5aCNzXvUFXHY=b%)X2p0lhmSVivG@%3#6Kgu|*G zN>;+N=n-C}L`V{07;`a6mImS-A@s1O(U+_n6*;uD_2Mv$S)hx>XuR0-p}FSYFEJf( zZiaAdR?<=o5pL6Fu~9IFYzR?R04pYA ztv(jL^9_my1>Dfm%;{?jEi;5@0>(1OLN{R%`w7&^XOW)*iL*Dl3nXu=qUHqS$N~cpY!1W zbNNqSha;n~%(H($wAa!0PwCIuP3el6Au|BT0!qBYzdH@VBhI8h2lU;u} zf`UOU{n!Hl!`EBbAa*OVy}u4R?rejT;Yc1k`=knBzE3GQaeS*0^=lB3eTtF7n24!1 z`8$je{3jGvJbi1OOpW4e;71hzeGLD?EM7+tU$zA9RF?d!XIC<*{Bqp+42Aza*!=@K z!lAe=zCbQ!gbU}PE<->5U@*g(27Phh-LJKkI{WXjcCycBKOICyf2NMA zbD8dE+8clUB$d~Paj8*;l3V8gflem@(FAK+JYl;v*1+?T9#r4cBBZL2M|_6tnl0Wl z&3BD|$`Soz?(>Y7CI`KNe1Rf%PXX)IU>40xHNSNkZn?s61xZU$U1dhWoqj**?ME*_ zv@i5>sR4;qor>Mv32)_;x@Ae|7970<*v!)#-ni@!xtQIx8f*LQV|dWEid7&B4a>BR z$^h0QnQLE5uRw*kl5j?6kB`Ox;YeC%^Mx@;H>9!t-#Sgoms)91l>CIRY+ft#b@I9A z`36Uxbyu45fIOX?s=Ll@S;70E@2~*CSHIu6|1&?Epi_ZqTc9K6m<5{tcaAY=pR@ik zVY2dZU8&JR!Pn{fLH31YmHr^-k>F19<@5&yUF%KDmnP}@BABukZ8xLN9M3EE z3p#Q8k!6pYqv!Fb0EUu$cb@SBZ<4;u)!E%v`h9hQ?3Lc7Uy~`R^`zSpvl}cUFP=xm z^Rp9|s|gWdK8J<@oeU*+TKMn@Uq}egjD0%Nf@QM4EIBVG@TK}I4buF2>c&X8ypH1^ zSB)TyK4wZvrpzY)uAWjNq7z9esrUJa*fK2F3hi~vK4F`tJ<6kXf{ErGgv#p*D-=b; z*Ye_ISLiC>vO*s{I;8%C*Myq?sfF9k95;TNh&QriJr36(3_tIAy8+)>NgV3}@HFBW zjZ4O!;bg^DFiCrwZQ*hQe?ySJrxVy(O8{RtF_pV??hz+b_QH(B?!PhGfIR>fXev@e zq`JR7HTj~vei$s_CLdhmu}Z&QHQRPZ(%jLR!DeK)??L)8e!+t@;u%XV(f*%D&QR3q z^v(HhM1~w-K}jEf)5I(~$tCklMkDr;^u#*V6mv@AmaVh?{Ba0<)O^A!bw9a38sn#6Lh{C^H7ctCB#BM%kQrSFngBYzaA$}wrN@B6vZgW-5lqC`u zCPlbcFAMf<>K~6_{S}hd#CC0k`>wa zTw~zpcgOgfql}Gsw{o=7s>S;9WFwEp(%q=HbvlP18n!U~LJk3k`7UawYG|-9UmcT# zXFr>NA}~3!2AS#a9|2#*1_t_5;*r@d%$HDcg`f-lA0tHXZn>f-e#G=iH`j_4AMgZc z7+jAVuXwsR6_*m)&AfQtdThk9#1>c4uLiq~ESOVTi8h$le`OK1YabNMXjKID{>%p~ zm5vktC?_4vW1fLWccSHff`mmo*H{OhH>Nx~>&%3KK05-V+(_Na6cKmy3ge^*hO~zo z&;$p%b9GlW&BSqKm-aq6rl~>t1Q5#*=6lc>lf&q@T>&Cv{)?H^KL%G^pLI z8oRLqS2uHIq@}?!@-xFOnAUyG>MY})m-qr8P0E@6!b$q^e{~j;`=VB-_(Y<+Z{G5O z*;g3&qL11+m31yOPQ=Cw4>P92wxw?6qxBFFvKAHe1H z4~8*^l$E#s6t+!?ES2c$9i(CS-gBU=OMA>Sw1PP*s)M1vkW^qKs~N67A|CpzSbsfK*gl_s$I&Y^Q@YN|uP&7qoxdw#i) zqx98EYxcs>c-Irnf~X^6E^X*4cP#mrffE|IckdnW>wUDX+oaw@i7=gKVJ=*g)?V$) zh;asgJ{H7xKD_kKM)JSp@nH(eAVC7>q*c0bN0K3z->R~X;*N-_8TCCX2dA5>mA0n( zv!R{)R~UCC>ffup56(`Qh!UT9C;fB0qRFb%wlbu1(u%?RmDivBQ}Xy7o8N(?2JW`rQndW5s(Y~(l=6wV22O*2ig zE_TVeKvBEz_45>8T}>vcW4YLCLkD7%CsVefX#tbLViM52Jx!YpF@D`Tc{Q&j*!((^^4WdMAW{m~Bl9~8y3Ei#ZBki-JH4oLVZ_(IrO`&!);`kB-7 zi@v3B(zjmZhYF3vA}a3&q%(!!!OM6Z4}hhW(wIgK%k`zI-0~bckOj4>bbpQg_{M#O(=K;cvC1jlyobc z%yY%UFRrLr^9*DpuoDDStKx#e_TqwCZabW{$X)MWQL2&37}|HvqEJT&6ssDyLBb zS~$Bwa&ZBqk;K=Yi;pGpCNtwjjfNvK!AANI&Y~ zXh2U)Mh&OrE`*kiS3WduhHJH7*mZrCwt&HOLOT6S!jJ$G^Q-V;UR`FzAtoIWm^Jnl z+SUTgZA!p$o4c^wrb@G_IjCysyOob1F*lD&dK7hnXu$*@q?ON@BtTu8(ShvQn3iOX z9B*EDw3D}|J8~v;?p6Fbl|(X8L;DIZ^6Su+IAk|T(UV5TS_k7@nM5KH$3b*Jf=?T@ zWr&gMP;9iQF&@%hKfA)rAAKCCWxgKQ8<3zRQ>4VoWq{+nq-IweB9N@bRGn2Y0m3X{ z7n-B);}tj1l!!ikZru4yN^`^Kt(IoJBy61-SHHezY?eG#mRnUP!!i^~0!Knsgy;BX zwE#z@qbl>OS`NDmPx_UQMPWWVf31O@K6~geJM`ueTPB5xwny$&zc<}z}W(z?MSn!9~kqfWqH9h z&Mt8jleDIuywV8i(`9ZxV6Ai*;jgwZd_?}&zEkEO5qOyU@InXW^ArIE_hzcT8xt;YmKx(_!ELOO zfNKc_5N%NF$Nf&Xn;0CHvmUQ~B3ZTj$3iI=JQ5GPSun<>*?f*JmL04r%Yct*qMt9J zc1BoTr9W=DMZI)+f2RmAw@p7pxNP9hg2}igJV@w+U*0|HAp)OT2&Dgcethwn=f%mt zhwI#BFS>_YGpx7&o&%71wr}Pqrz0(L?jNkMLt)i}M-nS#A{J!1hU3yv3&{U<1usMa z9l3)S%BB^n`N8#fid6dP$PNF73HvX4wM;karRs^*q5?(|?Pl0r(5`Ga94Dig>abzc0 z^qrDfO?y8|#PUa>Y!N6n@5a+p>>bC#ioLNekSl1e1SH{5t`N!U2fOH(Lm!S{Fv?)q zAPv?a5d?G&3K+Jbfv$e$)2+c^^d~Ir`Z}|Neu-V@$NBeaOUDcTow{u6h(NG;-v_Qc z9MdCE>>I2pru*PGxuq@9mb}u1t{qom3o(a;d^W+V+;(%ABcbyJ&I0TsvOkp&&paXD z*B9bW`$Xx`uhkQ(mOn2uMH37BFwej=-tPx-3G=wC>|i+QsKT|faKjnRlf(IMK)p$J zAU`%ZfIBs~TSy@{hYdlFJ6?|TlX{-RH9h#G(7+P}C)OSU2IV$7>;{|Oih+yQNbyN; zIINvEB22CJroEBP=R#Of_C#bj7FdsbKU9y=LX^#%CAW5~jLFMXJ3fp+I|(0-!@w5~ ztBL8F1swF=3Q^~DtPpEmBB9_^y{4xfv2tGgATI>GeaX7Dwl3EC%)RcDqRuM14dFgl z)x4N6IM4#)&)=uu_nc@h^Df#D8q*cGQwc`qkucieV8eZ?>JRpbXb`EkpIa`dI%fv% zW;MQa6h$nwcc)r>WY2j7O8_>@!$HYO3qwZhG_VMm6TW7gp;<9X)(hhE8;fP$GE zX*DKWu~VtqGYj91)-x(TFm4>4G3`iBePs{Uty zDD1QtI1>6}|52tFlyvj+oTUH`Bgrx#Zd5!#l^>F-t%K*TE<|R=0$}|qRU_0oEY}wh z<56fxnz#571?X2B(-Nqs2+Y0v1kQ}7-!lSqQRyDAD#7334rs@3)4tFoSlJ6QF)2_y zQ5>CU$P+kuj7hTWvx$b$82Ejj5SEGnf94ON6irOyBVsI=Fl z?lTP!QzOKzbwh#?uVJGGfvZhySL{OaA&eGsik>m~vcj14q)_J9(yk%<@^Etw_C}jA6JLij4DE2^o z$P7KnEv z^#96^=nUoAs{uYs?=r0Sx_8hvu%N4f)fuRmLqAY;PcrY-dBcs`gE z9w#Z|4}(!Cjn7f4ye%~_?eimswZnCOk2Yu*yW(`Th=rTh?E?kGjS0Puczj9;gy86diFsq0h62#JW@szi?dL%Mzc>5P_a100e^H9_!SLn>rf$B#Dqg`YgFfYJS z3X-aW2QqXGe3n7*tgF3qI#TeTSVrL}3B2LbZ5X9AVae+^_3OWWHZ7|Qj-Sc0TPb(c z?5~eM|GG=KxJaX6z7kc3nq41XU+ySA1KjMc_n2gIjQ-SKKCeBdN@(Q~X;a-fq75(!l|J=&iD`lY)83Nt@ zh8xz-Kc&^x{%7U>@YJd$TIVJo@9t>S*rsd^v-xan(eI6iV~=r5RaE)FO@2@xMBKt} zK;rU3PtsFUOgw_@L2JzLm9xu8W5jVKWu>6tBJt<%I4rYwib5Y{9-NB=wh;-n|Dk_(Vf1eljIHoY zz?JDQ9Qn-C#=D{-6Q!&}kFeybrtseu@iRps?LXTE*h^b~zf!$rw5of?#Q-)}DBKVH zz6tS2;0C-?y%|0*A2W@+6+jD?rYeSN{1>LoB70bz4Yk#C9A*z%!&_b`soF`dn$gvsKpAwtJW0^~E|DyVz@*#}(5OG%&B6KRe7anDw?ASd5Rp@B-T`N|e* zDGTBp&$9my%`IQxx=ZK378ULy=$V2m-Cv~m*|`mW#YiStS&JTi$?aSLrD{Usw{@$U z@b>hsB9Z!3i-uxbrB$K=(G)gR15LO`K|W~cfreaX**{GH*qz1+-Bu{&gsS(Zp&WrA z8Jy52YT9*gK;dc&@sWU%T>DkOg5c!x(pOn{0+z7=$|P^8^kc@Kn*2{xemfW|l!a4w zS~X}GNB9r%chVvh&Yb(O-y#tSbPDF|8WDV0bT&13WJ<9=sLrh~CsN+vzc2mFyt_gJ z)mRd%K{+ZxJ@tk8vJ4yAMNhr{LRYvtgmxsM^rihqM!{ne?TCR^u3a&K8wPicX`!D} z%9W67k22$9GK!vQ$WzdGtBdXg^UEB5w8BGZ=g04{ohC~yUKTJe9S_E(n^|P?LSc3u!R&N} z+1Y-~NM+3bL?eE7CgT+!!?FT1jm52q=tv>v3AT_vc1~HT%9Ee+QuC|S zpd2yT`LMJ#NW}*+hA}6+GDogbl1DcHz2hXl@$iW&JR}3CHW>B6ewiwh@`{5;uW`hp zhk*YF)p@Cm_bKA4Nj@qN=^z(Yz^pHU^YxDNx9LiOeW+?U0Sl+w&n8tuLEhEvcnT7d z9`Tm7Gm42Cn?QZ+{2z~fUsoDsVS&+M`h`kVMbw?jGQoK?%F#lc9{frCBKnI!4V!?H zNl+A}NoACa$%3q`>6?~*Xp&|T#e(*{`rksEYiW^VPruDSuG+|vs?tg>5>oQnzT}+K zvwra0AIOh-&XAs$1-qpFD?GP{d%lY4l-i^ukZ(aCFA5$-zf~VSLC&Ro7)E!s9g%90 zApZ9ZL~f4;2RgiRO-H*Rw~sQx85fPspPG>TcC)}{D3exB4uLT% z@u0e1*$NJ_{%--|0v9a}@w0u>3#MX}LsaaX9+h;aln#o_f?-438t-p0b&}o?sf9l- zw!_6R+`)z6&KeANQUF+|87YaOJWKa~fk*y}4$BlY zHh5eD7PiH6Qx?+FveZ0bG!#(0G|h^z%6^1xGsyxF>ys3mN74D_=wrQ2dM*S9zXK zTlf$%*WvXCzBwpXu&d@~c*2dW+P?|jEFm)NZkoU*5YJI@4oC^BT#9YQBU(w zW7zM$+-v=^K%SfI3F~3FWbq%f`uFLQcqXGUUWHVr@bN9V3!-XuW}6zm-(l3HcF zi>2{TUrnxPoMOv+|1;^QBd5`-A8t`yWg@KXaX{UhQdbt^c&#d#!eTX?8oFw9J(^o_Mthx3o7OqYY4Q0M_M@GdvhwY-xt3N_}|J7CB@#yC9 zs(g7$V%SU{3acy#j=8!tX1htJON`IYqR_WgK42)bQhs5011RG#e$59rh`ArIOeMQw z?Fd;z*YK_+4`Fc_~9|*V!@%nxrvra}~ z^w0lU!o_#xmVJi5GNFlMxbZ?UMNEPTreGmV<#3Pc{XqfU80^FhhMk!1DY(6T!HSPC zejf_s_Z4Rg10Mi|HUehSvft-}wG|E7-pTqIvPqP4_1o7>>?Y3buQ{6+t=}{h7ASdZ%#q+a-FfKN4$K zaZVP_6T{DM{0ct@KAJ?%F-R8ua%|GW zp|{8Woiysf^dqf-s(Gy84?&>$z8Z%91|N8(G(9{y0h1X(P2n5llv zc;xq@pG^#3`A^HnD}6=!bis)-c6GK^spx5%p2lC!U&2IV>!*1Cn({s)Z!+&(A=LLL zIj&@Z#1|1a!5_fv)Yp5|Ze@+;v3&MV*YWB7^kzYC;>bC% zZz36L2|ET)X1CeP-V<9D^QXN5%@c^xbe0FGygyKI<*0kVQ+mQq=7511fr@wHM{x<0v zqFv9_vq^(BdqU`|Elh%JDycAzrdft+tIP5XLv&(HZ)Tv}c2>HZq3lqW?ba@PFJZP4`5V2wTdh$46k@3 zv-L6VxVTOygz#BqvAC_S&xqE;<#KT>U7d)`StRAa?_qXd@2zNCRF zP`N-YT~jB5;##>>txcy%@X0i~a$I#=o_+{XGSyApC?3GdD2;P7N{J!Ij*AEHFo67dOE)}aYbG`<1VOyUerq?tMeo0-3 zpuF!dr~WK{t9b2&Tg0P=-^z|xfO}Z`it;!D%$y>81IWY>Z6yni zz{!8Q?4MQ~u;cv8Zk+%hb36G2x}giIM%iMtxLr5bcVI4qCVW#on)?>rF9Kk#SLglf z76rdG3QO5slf!X*pb4lTgPFAx#XXBzFq1gk%J0VeSAA#4o5Uv6{GX-^b^j2*Ef0p) z4Qn|0L_da+o)M`yT+7-d)kp@y=!Zq^8LqoN+cny5X~WGwjt>7Cx-D|9uc?+xI-|bd zGjj@!D%Tn*w_A|5+#1RKp}*#_W7|)Gw`}Xh_^M$R&=T?mRxz~tAjt<%3Kiae8p1b9 z;(I0S&`Pz?!cuweB3kG1!do{cX@dpCwcOLv& ziXLH2Fjn)8`6q7)Xp6n64GnXY$WA&^s+}i}FykM8XvG-sOj^a@_C&Adl~c=!D6P@% z3w#jex<1YGRaL7i6FwU~6bpYUVp9AR5NB(Y;`KEIh$)G`pX(cplwL+CSoce6RY!n{ zU5|dfRnQ^ySJ|tp-Zye@@lE#Dweu;|lc}hbPqdt^EH+2m?MlfyIO+p03^io@o@@$a zrQ|gZ_tdSi#7&+bpt@+Vtf3vz0=;3Je05vdGSeSb7Rg?3SkC5vr62$$$x!AHfc#2IxTmCccW$E1}vGulrPis-BoCC-wC*pH@L-7=LDI*+=V{&lfx@Kiq7 zF=KOSaR?;W6!Iyq4ANLNG6({WKNi8#z=b7|l+i7Wb(wawjj#3py}F0%SlyCz`#Hpl zGrq^*+Gez-W~TiKSfN=(q$0whXm~q_0?YD$ZhLo2)9Wl3)tkeL7#V)Gx2bHEE$u5j zCWWMD`|g$OPZ(ht+r+p$wpz-BnJTTgZpq(NARMNLlLHEcSEbX_*U9&)y|$#K!CVx4 zWoi4;ha1z;{XAnM5o~pt6BBr2BW&z7nd6Jl(d9}0n{0Sf=I3Ctv3)C${(|J6nPUVY zI~iSJnKjLLSixh1N|(1guixfPu3v68mnxZ;4S(Ia;t~h#)PlRdfv(`l+H8-pa5Ceh zL1UD&u3!sae=Wyy(Cw<7jewkhl6mOF;*zC|AUrpn3OI^9LAYSNvENghpT|jc69cF$ zi^a}wA?#W^WUnoQRU; zBO{2V%*@DIALT3{IL5@-&=~B@^J9$BN^~*N2RV5E0N**(5rfPu`F!eUV;>y+PNKmn z&I1|1QF&yvas9H<@;?cBsZ}Xvtrg+?OdG4L`WjWa#A5sUTUUn^;eEds_i;RkVq~_` zq^OufS?IPg7-_j>WX?AVkT{8vR?{%C`V${Vx{qFQ377^`JBkL&Yth0l-l^g|VEm6` zbYPCrg*oOx66TnE*ML?_Z4{90xf|@k8ulRJ0ekRA0Vzj#2DBc4Q9wR2VXgaMdPXZeA1Eq$Eq_NawSyNE2GGG8r-g%f=N>rN z8V%-lIOQ4)v6pKN55skE2K-Bf5Ce)yLkq0q18tuzL59y?ewBq|<*BQNqyAXj3+GZ( zZ9pZn{vx+!tR)x}#WzB$pfxKUwC1>?FdbW*f~aakqckntY-gU4Fv!>XDi-bB}jeG1MYe){C<8W zl4_!(-zWjaS|6F$J^$inYoNFF$`RavwBN4(v`LG=FH+YQ9iJMC|Cuz(t3u{Q&oDyV zhk4rX`NkYLz(FOJnBOW+&wTtSQJ4vXbbz*|#71{LA5= zM$RJU=0cdKb=dIlQvqX;B?!~PHo|v4ei0jZAmT$+(dTu%w_Us*mZ9W} z1kWdL3eVVVN*v{+)&c9YZeQFL`aAo~ju{T3F=Is^J3NW3il(un@B$JmiWJs8c4@Rr z(evz%z9bswA)arsJ%kMo&B?}sc@`W6{KCEm%)s}B+U=^x=UdRB&mt^!$1}kySy1W8 z>M!v+*M*cYhjr+?`Wu+9fI5|=wDKpsKG*Yt*6HWmYPd}VJySg1m|SA#e`m*`yLy0d zoqv$0;AFI;G{+n!6R^+gbDOwC3@RmqZi;850ik(fA)^hg9jL3SuQk>@2+;U&A*pTby%HF`LX6NEF1NKty=@3EKi{lb<_&wKTLkRZ1nuxNt% zBMW1X@vH4F18cxiiEQ5-i}W~%t8|CH_Vcgc&vVX#|ACEBR|G58lytp@2rd-HqQ54$ z5lf>ebF5gAE}R#>XLl`vPw5tII&&F5b!Hq2g$$b=iX2>NGN0N@OMV7@+nxVbjDz zsXq3w#L$m^eGG#)SIqOpeOz@+69i9bnmsIB5=BrQ9Nc57JH6D_S-X8)(Z7i%Z>RR- zO|}brV5qV5;T-h;V?maMmieM-1Hqf~QzE|41`}1k0jkNZ*0KqMOy^8}64=rRxjy9o{{g!sD9( zVx;~(Jo*!vA>t0nt6T;zZ(&-C04FMq-17n_rk7LxLR z#zF6A*rH2v!dKT>KQVW4zdbWwtS3-i)rNG=ozX}-8W+h6qm57%*U=Jf zXi1h{{*U6uJ}plB);&DyhnJ*3PoX@SrF2^@;nM#h?5l&~3c4>LL4&(9xCM77xC|}< zf`q{x2G;~;jzUT?6F;JZKaz4lJ{Z2#$*p{ zOkgV*`l>#omH-Y8ondM$1yGnYxg_oECQIrlEk%sU(&mkd3fZ-`v5d5!(8+ROmZ;cA zG@5WoRAw*?9eqojdaaFv)|||cq0weI*IL6CUb#w{&`|S;sureZqo3Zg{q()QYsQjI zt&r#uo?fLWCz|tuMoy(3B4z){$7hgC-CKNTxFnLXag6CH^SXjJ8YKGpNvz#DD?JJ? z4)!jQIIp-a2u|4BZy+QVJ+Kg0^C6oeOoHbNfwu?oLPJFDxa1@Yc#Oe^bi1i&wuFHx zG|rAii@20Qj7uVwVA#*#BQbcippg*s))- zdG<6`M!l;l(l;6!lXNB$Nd~v!%!+Ugn@IEDnd2nDB}>?(wjNSHH1CM}NB9l`!)@Ae z2ICmxuy=ArrEqT#aS}`D>JVYK(Wr+@$spD9lbCxY3 zDA19a2;B`lO%>=vh#awfC#E2uNz^~ygn;|8laKE8nsO}h_XfHf8U5R>UyyvV6LdEm zoVP}@BmuQjR@E6k#3`i;!`~{h18Yx_3kr^zL)iI>sQnCGLH(S3;GpMvI^5%pLTQ`)ZzwifGFz; zV+N1ldJsT@$mq9K)QLH-Y=Z*IsC0bkAt z`@0Pr{Vr+R9Hj(%!5Rr5Q$0&Q(!AM-n|0CkB)L%7P0vcMFShiB4gQcRAf=`xB$HM_ zF)y+qb@b8t^c1f`z9Kv>O>56_NaGEWH0X`imv>Sz#?uppqxLB{>|5IXER!l5J7gLc zZ7?w38M1)V&PuWuzP_qn=5-Az@{N{;E$nvT7KtaEo$n&!d(GY)Bpz3OYSOyPefQJb z#$Z3*AQ1&kv+m$Yw#n?2qPc@=Su`Fie>-V@^z#IjQK`+fRaWBMn)&|YwJ&VFxok$X zHzc@(4Kus-yI;aGO5i!E*dV~S$Dzp#kz#ZGcwGrM} zGYnkbR061rG(C#9l%%S{w^T0krQumg>)rGuuqVaTVi3TY)M$VLX{uo$P1Q99i-+_B zoXJ&G+fvYQF-u~f9jR5iLAr}|1^iS27{mYA$qwd5Ts)}B!$ayy(YCyMK?RE0$4p%G z`bp)A#%Fb8jUZ$vx9y+_hE)g5d#&2J55h} zIYu_Ufp7|A^ra=$o@AcZAYQhwp+>)p)u2Rnx#7i3h*4ngsGo0RN?kECF zz`212c*{rhJQ`Wpn~C<>Ql;M2iox~|kZwfSA-}LrbbKUaZF|7K2OYNKtPs6Mit0EButkBN zW>p*PZ9aDGV$T?GXRSKY|DNTH*je+fKF%&vJFsjzv5F`7GI>*{h27gmv-7GTkYaf& zw8XnWJC?Nmoid{cB|vGk>8+>TsS>`J<n4zAhiXFfE;O_JGFD9~YSgpvU zNz1|m!?u&mhsV4!>hFpm<9HmM(~7%f4qV>M z8MCp~QUpRG(e6}@j{1wR7$zsN)NA$8O)@piCZp`!XR*Zw!@qcYz0duO_q49JqAOR; z3L#khi-e$zuK|{bf%XsI8bIfDu5WLE<%{SH0{!K~P3RZ|DvT?Ai zD;lZ=!SR68nWZ8^vPk)uPTn}uubZN_qRMyWT+(NHro&5b3FwM@DyhIwTf~B@r}yRZ zf6OHl&NR?STT{(Rm+7@(A}O3(O09ABv*@9134 zHMxZ)&FLA3@o?5d@zUcPXkC2FMw2>OGdP*`Hgd?kmW8lfs9Ep+_^&BNMP9U<&0pS+ z9nG}o*O&kcZvkN8DR8S;g-5TFc-jfTdpQI4-dsna{Zhd~^3DZ<*H1Bj2$ z-kYXZX)*U2ZmGc^pOu>iW`d(+ou)aK6MV)L(vDTkN(@9AFn`8hj7m&#wn}nO#sGih zQsvZz=bBVWM0ZX4ALB0t#$O7IUj-PyKuoyJHm{|^meOR~OI}dOq85RrT~ z7VK2KA#ihO-J!Ras}%tl1PWZ-so^aS|~$`js~PxF3k zYjqu{!(0own6S6!mupcv2)kVQWeEo676`+jQ{H{%o}6453*gNwrxs|NCq6t5gvJ9J zVJ~iJnEqQi61=KUxH$4xYBbARcQR5gAcBa6Y<)VWnNr~YOUNzFwY_d$KSDLx( zqeCk{h&H3dRT}BSFR7w41O=ZREET7i1GRjC$W&62bd)+HwR@XLfghFt1XTcnS^z=E zJb<7CKmZ01Z~zE;00hGSK_CqvsQv#VFa{9J00`okg0nYSFkM`F^$czoy~+;fZ)TG2 zMv#?^X{^S&6sLu}a}4DU^IU8a87Gde#5v~UeMc11uH;>F!ozII7fTFq{5L0KomiKs6 z)Mm2NdtOiOSkcTTlQCxS%a*aE$QdP?kG4GN`)tw<3x#ld$w#9WJ~C>9lAHcVJHy5j zAlZn+pg0`+%uZr)d}J<~DUmF>9bdX!{98E;gk|MoUT&vC8j~ZUCZJg9mRA1#kJHq~ zhUh3Qo)^)>ay+s0wuZE1u!moaFMkfMA#8JqV<-Den~onxC{au4A}0ILAx4WxmYa<4 z>}Roy65IC#`oFk={)u=wpA?luQaIvk78;_-xgu<~-e5J3k$Dn$|9LKbM=#dwV5)+f z{w+=|rk0&Ml7-Iwo3SNqOF^~{^2FqO-1&Opk80cHnHV5=S zzy6AkaHIH9l3F;(J@2k*D~#WK(bhMimKGCM3kvU>(%La8A5?q$*PUA>C^tz336 zj!X@BhkxN9Ew%hSn!@x)BZNiiX2T28eqt5WKDeFW& znj-XPooPewlho>pjbi2LNn{Bkf#bTcCua3|>?!^>bxUNYz3kmu(^i|j^v0ljE~jbI z;6ltvy$Szztp5%9-1uunQ#uXhwM?-f7P?@1#dj{6!4Isss3s=&sR#z=^Lq|?$KJh2 zV?1H?1FlhA(@F6Wu(J0l^fPu0Zn^L(Vxqd4l-?itV(xz1we;aNlj6+$u(TI_%F@4O zDR`Wih#(Q>5Dh~yEZThUf{iHxLfHz zS=el}c=<$ZEhSmbEoZ_Ulcciq=BG`*lq8ze8#WAYSLvY)^?&cDn4UuRA+6Ezb|`}! zU=r0OdX|wDj&J$yi(m4DGLfy1k_yFa70PeLqe7M|h643mBU@1Sx3ii}hL}*k+Ld** z=OM#o9)>V;&O=$_`cU4m?JP9XUSg~Lm4GCE685Q>kdt1CTL>{JD$W>KD-aqcDO($r zmAOkrOR^M95}pdFrOf0pN)T`F7`7qw*vNlguYp;5@CbZ{+hnyVaeiCMH>8q72tp41 zrWs55X`0-!=~{@&CPKOK0J3u5bm4W?CE>r%?AK4jIrbHC^pbD#XmU3@WI-}5J=25pv`p$aUPqLBjp{elM<`8vH-hdl z@xb~T|6I^;1f87rhK=Eca}DxD*H619phj4+;W5rQF?i*os>q630Ah14d^LBx_K$sd zE&8}>mzFMFDCy8!TZrZ4c_fLSULZaRq(&1xR7YiwFm)Vyk}RUKM7Q*I1Y3YU(w>!L zQ;1#I*@hv-mLKZG#Li`RDWGgk;K^L(I8r#Cb>v87mGn-MakXUA|43ZUV8S7ch^IvO zX3`8zxQ|Ac&atz* z^n6Lsap+;?+Jh<}icD2|qFOCZODQzONv&An*eV&E8;AMZextpCZulnhk8NDY@`DzV zMlIV{{Tk(CU)0xHCPk65zsDI6#W)?#dyb-9T! z2;@1(O#fDPG0Pi^ZI>UK zr`Wq!x>UhoV`s9@aHaSdF*^B&(m%v2m?AE0yS1!f;xUzOZII*nV1aQS_jsCTl-=XTys8OmP^dw` zdgVN0O(*H;rLLMVk_o5h$HSmm5R=oO0rAel_3&#bJ0CZvpP?CwcQUCx@#^TtRpC<;s9}bb9al?eQIt|8}n3G4!lzdNN+@-(>ZM^c*Xl zuV&_ujgwmA?q!PYa(s{FRArOZH+_HxRz2YB#skpIyPv7H*mKBQKU-y?Zyid*oF#?b z40l7gbTJC%QWV9+w;x2S+V5GvHv z8hbBeZ0DoJET>rh)5pqoVs(Ef-Cey?QqD8+7)=gIgOOEM^(LZ>m$M?Sv*B?pr!J@gUTjJeP8KgF# z@PQqtqo5${HjJI`hk&2qK(IIIyx>0PXPZH2`YJDfhSdiQ)8h=ypqzo|N{ug#vB*xj%4#vaEAG&rk=)5g>GZt`d#~}e#gtWbE zXQ}XxH|^-oQHL0CE9sw++K`Zu1HkxDxHdU5CWFr`u{L zBOqa%cWf~zH;NWp-=Auy+!&MPMU2599~PsSeQi+*p|bprPv!OGk%uhwxpIej4{Kkb z!@i6@3!lBmpR$V$oTDG%d+#|uMxTZEVAnAJ^{jG;mgCeEiV4kq;Q4jV`LiTzgR_-p zp#+^0Ug^>v{5qp%GfLpJLLycvEJ~k6G{}N;o$r6gz61CcT^l5ZH7Pf|)vbiC7xlaF zcQ1aOyJMA}@rY`LE8%1z&mtPX#Pvrn6R`Kg&irIDpx_Nq!AXs^cgNO}t4sb6y?vxI zQ;xkVMB_Q4lC$i(7sJ4Q?Z$X=gE1&T-n(ZT%3wGnh&6}nt=o9JRkln6#EenQ z{ry%3%!)dPL2jyYkoj234EC$yo$k=T%}knC5y z$+D);<}HKc9^b+RIX=P{ul?>j%_@VdZ#^NfRURWf{pO9;R&Vqd2@s~>8dX+&Egk$|Jz2Bu#Fq^~oy$>f2(5e#?;xqO!a zp+(QAl98EX*oQSjSdv_c+$ye!sZ9{YDpVb`c^}n0Xk#xMXBCz=!0-FzJ!CaGd zzPklpo7mU>4gE(1PpdV&-;kK+6C5SS54$o+C~sym9eexdx+i1BJ=549-Yt6=4u-7WCamfq2x- zM?LQ52i=qk-LGFWdVX^7Ehzj^v9cNiePvkwlVOdUD8Zz%-;`Enbn#b;?{s9R!9(_? zXrT-6ff^~+@$Nc!O~~vhmiD^4P7`WQC!ybw*NbS* z-%I&s1J}dLVdv`^r{Z*EyCkawi+z_G4DG9oYkSJxSg#@yMOgzO@^50b$SEtS^U_Y;NtIjR>g9C+!V z;FBikhOYhVWcv|HLo{nve2I-sIACdN=701UXaP&3)c>!g-8v;TKQoQ7=YRxEEV3>( zOMqie2*9%o;K2x-OZh*RwllY(-$MIjwHEu^VruSy+LrtCuI$3!H!GP`qy2Nr{eYzj zq2KnjM@VvH4iNK}kHt!^EGI@w{RaaUfB^+~TL^%+C6jG)@PA_HjloYa=4>TTQ~&-D zzFy(#V(mZHEH*EvdME^I|Fo_k!k@8Ql+w?W<@Lw&v}=g9Lfb2p01WMGjiCaC8zo2BeAu{y)oQ6WqlXO3 zYUe7pfHUM+6rsa~CuLuT2-&utLKrhgW9o+FWUW@N{OP*M%SyLv8P5~YbgMG6AHN$-RPNNSJLDL$MAHT9w$EppG0b(kP z`D52mjBn@ziytO?IC6$48k zBLAPl5epz9KQJt0&^ZQ!LgvlkGB!zUOR14cD(C0O3Ux@%2!D*Kx5g`6Ed?uK_q6Tg@=aeN!j4|;p`3Aaw{A<~9iO~zs)I1*3W4kIcA?RuJkkOK9 zb%8&eiz-Rz?h8WFM*Wo1(lK%9Mz&NIzq}rK!e$gmvq_HGF%Hm^vXT74PSvHQ2L_qB ziXmZ3CJUTIc6zqy&3plT%D{A=QDez~c-X!_#)R{nI0(c^s2Q(cB z!LSnG-j#C$t}4d>C!abGXEAk7pex2-bnbc1IjSi#Rnp>GNEw7>8E%Qw#*WD@eXEB4 z+uLPE4&qw}V?F!mE(8(*`@Ug;jSfYa2Bg9KSNbA}btx#Un1%bzRw2cV{^#05Y@&>- zk^tFxnt+B0Weq&p8q4h{#^wFW=qm$Z_dYLkLG}m4=tMp2_;6t1+o~=O;}%SYGz3^3ir; zG$3Tb0~|(uYgA+0Ib;oh)?M`$qDoLMPY%+7CdVG$inNYz}`4%^G-Au-Oa18(I_ZR-tPz+EyHo3;U2A^kw0Q zAysV}QtIxc__*f}WTaQN_JMlz^kEExx|^vMM_d|pAR{dXWTZ1H!f|XO0pYvm4{M&q z1ob{lZ-dj`X0hh;eZ~k(Pupa~7d*g%f+&36i4e{DBs^bac@m+RGB>=8``YLG8>vbe z&C?-`>luH4Tlg&h(Ujv>H6?yJxJ5eQ8DvW<;izU`C6DbF%T_RpB{w_yW zj# z&E4pqguzOJ;Y2NM>#c5nzJN$aaM>TVPFzau8GLN4C{9JRI|XYOnj}_mTiw0<4;bYF z8J504otg+~g{ucyHdvMR0%NRf;S0@`kn9C}k8%D)`Q* zrmq&B;=V_p?IJ{4g5@$GTJR{tKCP8qURFC_xAvqCkEu})5?lL|&o29scW}ayL@lkn zrktMSe#1-Rv6qyj_!pmr$2F4#sHbzpEj>WpKm$!Vo#}POtRikwBq)8jh=T6rLP#93 zsdVW;W#>9_f%}eh`?~4y18lJ*Ou0DD&RLeU6ahl_h4&LJcP)fM;{)lx1iFeq8pUH$ z&BSEd0!GCs(xSxs8jN5gz3{n!i-oyG`}jGAm@Mn=VUH%)6g7kpRBove8A?vejtCQ8 zHeq|Mc%_iGFaa5u0lCb@5)DKD30nhA?1CvLjXYruj(%%hEE63XT*UsOLIRT~8gm3` z!){W(Qj}%{%TrjNVAq6+>?5EbCq8PDJ{@aNcXye3_2yl?vj);d+vHn-dI=v_It*vH z0#GUug^E*2F%vo#dn4|l81)JR$?DOAal`g9!+dSD?-YtYB+~I2(v2Cu1t+@D!O`1j z(CQ@iG(+mp&N)fr{e?3#F}T-@p?EbbtFa!nw-EuHl5#)NN8b)B3*bbT4k19}j8U*# zslsQMi>Rf(Q3~wkJ^hO0RE--%A@`n?Gua9j35pj*r-Lo*%LZ+V)zMjxN~;^DP*&k; zQ<8Q-L)f<>e{VQCLgF3M11TDJdt3E=u;Zm^VDt5O=2uK;>rl}SQi?Xo9ZV>eyVoZd zb(u5G0mk_ezF8U!tvB4bgM2QuQijr^G=qGEbdrX_a=?==pwX`mG>qvb4atyT2H`mS zkEbY5GV_o&C?2(=y}XF-v&@HdDq1(?LwK{&EEKr~)39HC26H}CUpS9y&~M^CK6(KH z_VwLXu&+&hSP779Q2p}Dhu^c}r;tCiU+l%P|G{>|?*o4o;FFQ;BR?noe0w8JR)P+l zeet5Y!gxE_Jpl)O^$2Lg;{LF?28D?L!zWS?Xp7=D8L^;LKVApCaz3Qpjvm@UW{FcY zXxFctuE=1o`^a8u;{?m+P_I9bv~EF*y`i7tu4Gq49zlW@{Kj7yz+F+3=uqsDazK`# zJTSExN4Vx%nsExDe88dxf90ZBPn*67t{+%P#afOktH))Jx|FgbZMh5yN4)-Lf9_^u+oI)l+Us!{pdGu_}8-0MsWgka@ zCV7Xn*)U2OE)i2ZzF=ZYTpv|p4PtE$yfj9B9aIhFnjayf`AG=_8D7;`ji0qG`W^Ed zjsXI2(yfX=%_Hr3~)XeghONM)JB#Dkx0@g4j93cG@CSJW@UtLNpNcG6H)g_buzGP zZ_fSOZ&1Oe5%8HYG$OaW{e@sq*^MMG}CIUW= zVfic)&pVt)61a@Cfh5Bq(~6 zD*+jn;YdTM5=F907)K262#vzoC)^|MY}OmS_K(Vle%t(Gd^Ax8A~(&Z$1^_KFI>dS z2FE+TB_&%F##+u>K3}L-G~Ny2#Qe#vm+)0|H4BSJuaxJIq1vyrpwsIOjbS{zF#8Q0 z_linDksTM@$^!+JV_#H7NtjTnI3E?azmYWKf*{{8H?(*zJ;5DgBl^w!uW33(3&TNU$G2|jz55Xd89V;!mezDV5c0`BX9Gr6#1 zd+PF2t$C;|vyi13y1Rd-$bI)pAM))W4|81=NQwQfnpMBa~CxeEev|?O7^#Ydp926?@F&k z(WY^~E8CO$X-9fp7ar>z(54o54Ov|64IM8+np({NHJ9T5=-P2>J3O{g=BL9Zl99Fx zP}ZV~6*^@160BEQ^R69pLDuMsbEc&kW7R-B$6tOCO9bJ`^qhxijWwl)7e%x5*Pkrl z1{V2B_05WB-PcUL5|*X%EvOu?;WP!k>B%t8F@ z{Ey*gsgkm5fmhMU-sd+=D~Tv;SknH*F4?X~pP@yjjc1!uGtc>t1f#!S$}I)Q(Yde^ zwr`5J+%r5hk@xKhm8Sb9RiTbJrxwNzl`^(O^CF!GHW^vsdz8VR7u8BSnj>KhB`mfr zQK>vfg}rk}7huY=ht=zVDO>HFV4@l*$>1z@QM1;XI&4iDz1a>K=}U#I&XB@X{f`n+v4NvIeHrn1!x(de|S^@+hH% zpvz}|w|Of{`iqB_)aQbs+oLWMyjdSyoH`l{Dx=hZbqz|LGx&c>7@^R%^?Sds@)3!i7e>W&=0 zaV8X(h->D3c&Y-0g#LW6#x=HY7Gr5mofE8{v6g+gu?B=>%>f}<5iFTRVElg<~HhhEn@*1@aytU zc;>+9_djvdlXIQPilt9qtcZ=s&PLfJ&V{SKZ8CaP>Aag;TY=PfiXVhH#3hjwmdu9^ zR(~BVrN38JIK-vS&1aZycqU~;?V+j~UDcNbLD?6u&l`FL&PP49^$@ZploGEldQ zc0X*=|GxMA+7nY(|BR0N{N2}oHSp;NIo83BMtYE2B5b$pGo}8Q*L?32+WSzSyl+0c zv)?JjH0joTc-b+MY^>wPVD}qin{M%AoGCfx{o`KT9t0Xep`+Y;@}ar$rR$36+G0re zregB>XZv$bT|@u4YY6o5SN43PLw66EM|52fu=lHDA`U(c_@Hs*83{rb;i+C$3(N+cAqUrYr!&<~88cLYs31YtySXB#8#1W%ueiq$l zzphFhsAfiDca)v}QraK4+EMLNX*XM$ogtEf>Zm4dNO4s*GIMd}Esl}5)p9CXHD9F_ zLwB7Zqx*;P{-~6*;0wW^lildq8Ls#B+$W>1ro~}h1~U1a`qjc%?W~fuqq>+{%O=GL zCld=z9I`<*UHc;L9Ld@HLX98C4J--o`hz_LzNWj6U^q}RQlvdMi5hw`xGUyHWW5$o zewL~R?@}vmViO2SAXri*gRAm*RHQ2O1%G)K1$N@Y=V}@d3IMF0iAZL=8+Tfp>!KKF zP-&>%^w{NaE3$rEsf6kGyE)!$KhK#=_Po%f2{+T@#vVHdXw8WT7Z# zj+Y7ik21|-K7Fyaaq_`=Iq?Th^X`%=H!n@B3X5}Ed1z(3zOm{0JfCyaVo+SBl5Ss(HZGh=RU*)8@WV>*5Z8X!pe$Ou2RQ> ztpIDbBiEUoo_Wv<`{#jY(I)l`$HOVMK=qdmmb~E$&pa+of|m!*;Db1@eA{pY_#+P< z)}!u|xT%aiSU;|pImgCdJNUYRkCI|P$o)!w0|V{JjG(?CL+#?$;FcI;mE(-yxfQ&p z-$irm!&2`+D&qJqTX1YDvbO42XWz5ZP=-~v(ruvGHG#MOZE8&k?Zv?7B>jzgJ#6=G z(BgjT04K-wG=>EY%xFCsM`AnP`bd00h7xYwQ%E{JgM~f>wK{lI&0JC;OA7RE!mFtv zuVS8noIz(LOs%K3g%jNQWx$QnV0{qO*#wkW|86AVUlmmDfBixnwDEfr>-;smp^T2i z|FuGd60+VwJmmP^T06d`StF%|rE}Wh0rS!?150dQxO7gNtS9E2_!cRusQQrRu`XCe zqa?;>m#plYzFMk!sFS9}A8ko&7{yTw@y9~Y4j1B|)oB){`BoFjBd?E?PZ~nTMqU&# zMumSrSLq+2j1)fwmAf1&Umj@)Axh`SAE9L7R<}hnrCrlbI;E)^XDME+?r-W!k|`2` zQgm;B`)hx}zJ4v++Iv5_dT`|G{FlGK)@C}oh;C#@{wVpMl^DxN4yzEI464T8yqogh zw6$yIq)xbCuwo#>oB=m)@GlBNMm8dy$Pt``9pjGA1%s*bN=2dK-?flHg8d`kLu+gP zpu0LBPfX7Kt~kIt$CGc8mrF9sXypBlYTfcWDrP@wC=LBtQ;FWms_VTP*A5*_wUny| z^R)fCaVlVa|Fe6KqhLc$M8VJS`n`vs^RC>ZSo)-so$%fEh6Z7raM*|!6Zhfza#XF- z4QVHd*5N6uZb{C}kl?XH=WwUhxKi`|U;H7(a4MBYk*wPzH~5JMgSmOH(`-$xb$iFUJi&Q<8f$fcDZvWn>kySldrISgtM^FzUUnU44s}%LgO5r;#J~U{^CtE#vslcXD{V!^5F82;hl)dTjyEK%k+uM2|zf)pt& zcXrbs&bL^Fx!!UTCkazQPs?5*urEDRu7mDDNgo&p$@}VG{{F!k~wkekC32X7k z8*6L+N$bRZHGbn`5rcLVrUOa3j6hoM8Em{ubIt}rT3e`W#}D`9?>h`uch4=nZ6_xd zm3+C2L@Dc{n+;0boY)iVS--lpD8s23CiMrq#A(@t_3C8gPKy88&7t!}=(UJ~ISe5Q z-hNq)e8opr8S;x7Klx2%|B{z`DTak23iQsbNBmOR07rN=7tMC{6Sfkz`__%6RH5rU zQZUfwW+T5D>_M?^OC3!R40|Jw@;4Mmwo?_+D8+%ItG?rwSB`BXB zhW$?mq(eFXcT@?vzEW^WR1?fsv|6%m@bWk^jK2h2=j5Ttys5Sw_@J!7PK=g4uAj(R7*Wlc7b)peBfn94Pd0?5NB1iB+Ura1_fp z>F{c!G&pY6XUltEaMYx1c7^%abt@Gp4*j{9*K=+Zz{?#e}1aB1f^ly390#UX^IRUFqq=8O2c zTuI#Eui+TDj7l&{?qjp1V!t6_i5D1h6{db&7g8;Tz)qi6SE4h@;5w2T4!bg)@%F!iUGWT)F34T;Oh?zM;zOpy z-zo1~{X0%`Tu0rIRwV(-$ConVzG6>XJ8LNm zWfSm?s_OYHT~OdHC(PoKVyV!uw<+$nW;-G6yy0*eW};{cy4-QX3vGiVOG z(mzgDWoGJH3q7}kVcmplG(^k}v0a{b*ST)w%nsu5vY%UVwHja9zC;)LA8pB9bnT50 zx+vydM^^i>&w*FIX8RukHzp$QzQjB~dxGKI7=pXwZDxF|mE;|`x+fw{=1>EqE0YJqqo}RRjE>J5vViNQZ=$=8 zICm{rT4#Ht!}xy3PDTgg+8VkHz>D;##jTEI0|E8B{v`S5wGmByVjv(R`}jQ&%FK}{ zySOXo(ZIw-u=6n5wbyW~fr%@pGNxi;Ywwk_rGy`PfT?WpJk>Jm>ZlkIzp`-hAz*PF z1OlyJdC5gQTg-%0Y))ULL9>sJy=4%-?mWK(oUJdQdRn|&e}a%;^^7={y`LgyMXq)v zKq+9frTOPLB&&nyQX6taGXCYF`mA^wR^@DX35G`)kCwVjam9Rn)N7KHTxesLd%$^8 z%+m?mkCeM@c`|wNFPU>^KU|7ac*y&)4J>H7RzmroaZLu&reO|*LP8TZJ_D$pzGr!^z}-QMzXDFW$QJ87H34~8`? z0+lw0(kmcO^R=H}Nw-~cDeH%XpPuh`pISwS1Bv8v!jfTi^v};s%D%CuKtfa&Q;2WW|6zj22nal1yTl=h$|gA z2CChRlH&o!GYhy@1?{=w3IF_RPR_k#insiUPb8!7NHYq8mAS2~mJ_HQj})CgYT3svxic^vx2I{Mk1J%`z4?F) z(XN9Cu)F-aa#`Y36$t+w4A!Rk_@MaPrzG@v*GSiJc=vYeuoR;0`uktL+YiBte7KuN z9dWNK?&>2rOJ)IePtygFh)UIva$k6mIJu>o1K|oZp)Xvu&0y>PdovP2!-qxGKp09| z$=h38HEbuL=f%X=>B9mU)IM#Bl<4)R>@3M>vG4IeR$>) z_O$R;-iR_AL%PZ8|JLGW6Y{@yo%P|7J7?lYG^Cw~|MzQH?(xCenSa_kb6A7d^gt}L z6P5YRz~FxZEOB}~7_!=#>=fTu-yNXvvYdPM&7G!2JZSUREtS2tHoXsPJG>-0`R1Db z>oTkom)SV0dXLbxT`20R-+2?~-?N7WL2olm<<*;wm$}bCmSO}u{&PEh$r`q)d)swDmw&Uj2N=mi$R+kGsB5I$DoU z8ahoEW)}zZ`1+T$;d~w4PmOvzvR4{HAVNzxl4ZtZX&qeZq|J}&C7s766?bSTSoy^l zNq%QLqWrJm;n%t61^LgDXtt}K{Ehp62hsM#^T#%4c=qWN)r?n(+*+4L)jrUU5k&#x z^kLRqM{V<_3Un*S>(m819EE~jZ1S$yIrYVEAk^yg&@A@c!68?mER_i^LA5hoxk|>x z8;qbRq|q^GOy^b0>2s8+>1ZFF;-*YzTzk#)THWJVJynA+&$3&VT= zvn31hpZ>tK6L7Q9FSDwzurH*0T$dE4jRcI>LD%ULh5~ReDOirF$KD9fB)S@uDu)Cs zqE8x_Ej&I7JbX0ql`sC}@4MEOC%xl?O=VAddKNWCg)}T$Cqv zCokn+8TGUIF(vbRE&m>j@DT4@4H}hspH(3*25TTJq`f7Z&Q7De^oQWMue)vaSbX_} zxzO052pB>gIn_Mo*E5ZG(8*7*`+gZ`XnB$fHsbJ7$Y7H$vFHfXVX5Ua;md!9E6GuL* zJP{KwtIHYhQj5JkZp!v3w$-u7(%) z{AIeAq^zgoC;aX_PR+1K6QY0ae48JYhA|@hrR?-jeS+~=ZCJEi+?>95fDIJ(;nhA5 zYwwt6ZLA=bXoxv2H>cqpw~A5P2g5G_sWC#9)89mVbeetx>-sLFC-YIi>!J~ub>XBEtRIZpWJxF4~G@^*Xu14i^!=H5~9Yd~io*Q=%ea>Z4*+ck698MD*vos7e?yM}Ap-u&2i3iceoN_XV~*G1Dv|O5s&VEAs>?k_OS{LPjw^(viCHvK27{&R!!hN#&tlCA7kqf4;vB`J*$zx7+>LJ zBU8k})tfrsK_z~NsgKph$qcK~rd&uE(ZFWj&m3;z^+wcmU}dOf#*)i%ak*9)S<Z^P_4yreIVx;tv00S%y!m^AU2RdYK#*;_kiPlB)9aDU4hW z2Ad=^f47fzhN0o_vQ!3c+lc++N1ow5EHXJ3io_#*T`Z9AS0U z4r<4GG@2p}8mKnJ>15yQ`V{-W_FS{b;yk{P2uCl3~&WUTW+E(RIx)X z7Ar>~{9i;))=3a|uUG?#o`(W^p4kJf1YlhAtb4-?Rv6bD*IX=CLD+cW4i{pT?(#Of zjc$b4Ir-TG^2TX*ZFiaXA^5-4MVG)8n%asUxXcW)5tL7>z0RDPfHe6Nmj!qu#WoQM zAk7-Q0##NNjXcdpg@J$3=Pr8#$u}8d;F&4og%T7XVrLlalOVOs8JerBgY8>1q^xxJ+}@@tBF&mV=M6+3?Q zts~@J=1nfu9{(Ark#7QAY|6cg1G?*nsF|x&`lg2Me|Yu(7W*?*QpcEgSjjF^2u$zI z;|x^)j*A#|8f_DuJTQ0cdLBpRM0w3D8Ot~6+1ZXbL6M-QEqID8g?FdC3QH!l!irtu zuws`Dta6hy7^_>u1+-nK#hd#tpK7AaR*DYZC7!EIJ-%-_#? z%Cqd)DDt`PCBoll+UO^{5&qSGOBso>2`5`Wh3d78S=Z;|rZ(HYZk9~JS;DpgeQr>r zOxcCs2YuL_=GFJL(Xpts>9Gz>!iRBmqk8N2!(@K^_YiCZ;*flPhGkTig6B$jc_yf>lKUu`3xgKKEnu*0$}Liq*tvwftpxw1ee%wKd{am zHN2EtQ@{^!)gU77p!oR)sOQC>Y4fJob-zI5#_BOk0DBPf5u5o>JL|fYgDoc2hi4q0 zm1c7_xVT>TIdHj+Vt9wW4@&i==2m88_i+~VMcg*(BNdX$D23WzQww8UHb!i3TsF{s zNjma$W9kJOh)kv3ktH`Zt;4Rk6cZY zSXjTrOhn~hh_Amh+0{%mx;9eM@?|UTr6h)pQh8h#liS<1g8U=tt7&EK?1n9NG31jz zMdPyd?Ini9DPUuU+Kd%TCyejnyNB8+Ekyo@_PR&OH5JbQDu*H8MP{Z)BL2hwLcRGVTiNmr#WR^`rV09eU1YRmOmb()YQ%8*Y28~21nfo|Op>JN zDS*Bl8?USWZuUMUqBI2P7^OU(E5DbXtQusss!X-v4qKpp=0{O6G!&C=1N-Wkd*Wa4 z7+n}t0_2|rb#L%b_{+I7Juv^o-sPiG{gLr}Ub80i01+$BBRgR;lG6#>M7b@P9(4JH z2<$nLBDz0U5hVo@G5z=SQ5kc{BUCUm26)X5%B)+Fo#!Pi$}smry#)GrBH>P8*%?h* zc5=GK35O=syL6i`@MCa{_ykUaICVmQ*<+EMM4(+Cg$JhkVPwf@J?&`z9%hp1nM!f% z@MvOQyvaDF2TT;9IdwH+u=sHtvY<&w!MZ?H`>6Z_`H<0A_Jp9+gf?@E{%sB`fw7`L zPuE9ID=||m;A%m=8Y-QTu-w*4h;?L{*(M{46+l5}W=kEFuGl62NIfBkZ*w=ekRLC$ zLVO1`e4`ABAz>Ro%F-xNO?%g};Pt$O4N&M>W`k2sT}O+Gp1!9BRxW3C8UlIjTg{^jNF>jRCD7;W%5H`OOJd0+C%H>AmYSzpQwjxTR` zqv2AgIICE5m5Cat{rTPqW)P9!;nw_+lkG-m#_r-RLbCj)ldhtn)GbZ|>7X6aYC0+#WT z+(EWhN77AWjozju0fAz=oX4=+!lJogs?H74P-v5fM1@m#`ksQb$AMsdb>Q-I=%<`^ zBNjn}Y^v}>m)EwlZ!w?rr`^jZxfI;w_Ifo4nX90?U~`eZMJ~6lTcxi0;85sF=MrIaam%snAhef1Gn5~H;XVs487HuPr zo6G)ZOUx{6R?+6U%9aYcGTnEscP`I~GGdtr01|7r7111feKfjGmTvON$RZ!@*w0{| z#-hH@s0Ci9HFcCJMSj+eir{9N6+D-yieruBps*rA$LV7zL@lAXe^4E@ck*5w!I^Oq zH5Hfp9}<)vSI~LhYFd^Od!&J!(Tcm4ruhr8@1Cz3Wbxj|cQxqqAV2n{D0wtu_-bW{ z`;D|#Ok(Uyo$zcwT+KQ7LjPMxZZ5PHy}bXuL};*mb|g;LFFK;mGdp=pghafiO~vbt z^m#YqG~f^d)z+gDR5jGb+S0B6NsF>QurHJ^e;$)!_#jcd0IidlqGg}1UBA$~}krk+(41|$^Ag4wDgk?KWe)SRBv z|4Rvr5~>r|a32(ZWLj5qzS*XX{Khf9=2QT3SWc=LQ4s9J z&V0WMY5COl_{cWa)Bv!`3#N`05Yr#cRX7kR!Kh=^o^fAD3GI{fM1eEOaGx$F!4Wgl za|WenxUqa#<@iw~9+u#s;N09nM+VjE=puz-nZFcYM>Ft9AxCtu%f(>eTddyN;ZXoD z8R{g@&bLea6lCqO4rLwJ$N`ibyWG-e${`>kpRmCbqV_rWj|2b?@ zsL?D%+&NS*Wf`o9?HSyiw7_9pV5`zfpGfh>L8C)NbjIy_;ZHDZod2@n?@`ALS643i z3_DnRsn$@t8=)(}@iBHk%j5?N;CkM-_AGp?p`SLyXWFs8_G327S~#`n`2sXlY-B}7p7aCi>>*%HDW^zVKnnK~7PLCpE# zzW?AptPktW=4TtZrTSJ;wx5F-%zEvob7p-%Z{9)Kn6&>jMd4Ukx5%qMi>I$vajH#z zv#6pWGTOoZL!CnR)pvr{$Z4pvU<-m^^fL$6&lnmqVW@db5uH^<&7&bGuU|eeU|(TX zES^6pd5Dn+GYe`x?pSdL6ixQBv_v5%QJa!Gg^%~b+cW*5f5_JyLG1m2nbXXGP$ywI zS2QWr8khHrDs)cgr-`ihH~jhNBjy@WiW@xqMMis~uiTehl|B#GwNft(yT;aU{boy` z7_`O_2G;#nHS1gLTfrOna|?HW_uyAs>R1yFdp-x>If!|xnkBWd$@iVPZU8L6k}duDc>2PV){e#81I-zMrP zZLFU_5E0GeDj)3R$b#hPT6Us3K;%6uj`1qR1fi-i4+Z7&t;7OjUkY1FQe|tYsmY3< zD2zx}neqDL@wmPJ8LR5#m>m;{k$zL}x9pX~9`jS9?$tEGnuMCj;r%v~Z8`F#iVM*T zcv^Ct_%_8gIocDHMr}%<^S(_MpW;rIfD_)SU`nyK@}%_OG|5JJ(airm<{k|ogS@CI zTg;rDB18V*tj(poy=9b4?nkmqny1^F1mj0h`&o;shb8s~_-x)Qm-YP@oZwbjhOxcu z2SSwt=3wK%$lr(K1-mhJniE-oEyJ5E_-H?frIOVJ9L%H(7R3oLJ6FWb|Am zl2yk|kTjd6eUUigAwsO<5y&8Tdb6fahLY-<1%tBk`z;GNaIcmdHc^klZPfP|C2TF! zE^yL6+c(?xE&q{^Ll5rW&VtU^bSv}cnm+m@dc;jv<2nw%AhD@`#P%WSudv7T0vy=6 z&6HSV1|CIQLcJr?1A+TkxC6eioKv%}Ue_c%zb<72X`|*ux$Xp%AfRt`|5SzH4pv0L%{{Bf6SN-~Wl-*_Qq!Pq_T| zvFI`rQ30eHde{z6h>2GsQ2t6zwQd(9bLwWVJvRROlk!lAYLu4XfEANhX7sAymbJL- z+BQ9QM%p?BZ>1_apQn_>y2F6l+V{)WokNUXsnr_#Guiva+|`woM89zd=9v^j%=Nh7 z=d*;G_WZxeNz9x^8>!7bT9V~2N$qwv^R2BHeAyL(?up)8!k5=|Vb&U_44H_XW*|QQ zVO@7oLl>|0)n}Sneo7O8y4(|#Izkm*|9+1tvHJJ15?UH`!h8O2J&@d}!%xA7D*`u= zs_Sdc?BjnU$4PpmKS8GYPe}<(o`XMIqq91Ziaw<|@LwfZ=c)ddgBw%~T*G=GYv8~M z0x>ZB=zSf*DhioZR#^`|-KTJBnG215QkPIdg31!i3@!*F6&~io#a*`O=V77trtMuX zCTi7+1$eY?*|CL-AwnLOGxEi)Cs-U|$|bWpm7u`s4zV|ZUxCvI280$v^=;X_+{+k<;+rTYUY(;eAW?GzxPx{X$WgB8HZa)&1PA^c!}&n*`dI73+`NOW53@TZ3-xpRJ_!#@(`$TXCK9@17~?^z!>Y zA#zp;gfUtFO|N`XKqmXcJn=L!sIIzFhj|0!)rQLNg+!3WAmo&?!mmE!qq!c~Uc;*= z<65N;VR$Z;qMpG!?jck+GU0MZKUrc&%v;k^EwZ4_mLFPam7Q2$)Lr=r`4YR6P}XO` z!qmsk_1vHqUA6`#H8u2_@x?oETj5DL2}69vG$U5 z2Oz#Zu?4XtP`(WM7io-PlV+b1>g)XLwuNBHZ6dH=Gvk)wjAEk4=Sv_k?hsZWer0As z!yQv{ri%F8m(n};Db}xa*2^D+MfTWTVit9K`m9{sV}JQ*723Z~3Ha!a0(K7({?YM1 zF9?%#y)5551b(>sNAa;mNPL@$G6)CMEuD-^3yLcht*#A$eQuUJ`~|_`_0R;A9-KbQm4Ap5f-bEUw(qm_wUMz09Cd z#-@vzeH2;VEbs$LL`|hnv+f57{HCozoX!a*&3&17(v$1Pe817^1wAMC)uV?NdEyUi zQ%WPA+|*)*$(bStX*{9NxSuUl0d7`_QT$8^%}}l9{MFxP>{ypvgz-OwQ%OS`&)*^& zY|Q3=ddP9o+PY*ZhUzkA(3kp$k{XdL1vD_Uk(&hnM!F zDsz+p{!qkw`$`EYJ86(HE23<&kCSbhrJ9}XdWeHg_l(>?=83?SXW6^Je%^fL7933x zvZPL0-7LBKgxk_4TfFbHW#7}RI%`&MgE00Vgz5sN+?O0trrnH+uKx9=f24XDJmK>4 zXwy;bXv#o{EkV~SkJe!W_VLcF679wfNDs+p78Bqk-l2zH;`Uh7t#4cA`YMsrxp|$)Rtw_>xVZQHS~;FEOX;sc$pu*I}6pg6TJJA z=Hlhry-GL->y8Knr0FyQIeDaPJA9P!*Av516ySQpdRkYQPDPot3T!oX~n#@5s7R9s-YFR`AeW!v2+$E1MHM5z_lI&bum zvNgd9Z1Z=v%?}HD zwb)n4ySoniP!E&MQE82nai!+TMNe`$i;O5(nGzLwVII}v|xt>&JgmcR&kTjf@Ubbkx8xi6ut{x&oz+zT+fIGk&&A)2DV`iQXD zH@V-PGR`|2x_cvxazr&S#w`CuYB%m#)4ee_OFkN(`4rHuNgU@VsFMM6 zeihZ>vMdwEG{g3arR+vBcd5(NlZv8nvE^VS)}jo{vxx`Cw(S$~6*_Fv`6oBG<4@o^ z(G=b4V!+iN{7`&`^zGT_``rSE!n}TIOoiCjtK>l5iqz&kMACj0kfNSsC^CpDqzHwc zNRBjsL2|WvC%hrpc2(oEORvI#)|fPcw4u{PyI#@gmo6Hm8or>%gDjO44RoO&-rc?y zurTdstF}^h#T&XjY9i4PkA*jlRP+xEQ*BInaPqI{jHzM_O<^qon}*~{Sr6p$m^5or zZl$i!RPIf1e{j}Lx^qm{mdk9(NYCCL$4-*vW(biUMpcN7Z7enhK~W%K=)Z6PICrt3 zyX;HvNIG0pc4|IqTyD4%yp)-@LJR68M{10(AaQyWXL?~BZq(9~vUxR*yuT`h?kIE| zcTkEC1;%Upu=eAO(NP(H$f6bgjnk3$x(50}fv{A`{C#dNOHNr(v9NbrB6IIG$o+{r z4dd@Vr2pB2%=O40tF4tWW;>cXLrt%@>|1>FPf$cFTBg|9xDfDniDzje?=oZl$QvS6 zl4POr&c&8m88`W8G}3>c?Mj`ngpJ*cFqt0gH0ZsN+CWYW4U$DG27|}SlNLwai`ksiVoeX+f0QpM2&d_ zf1Q(NNZ7c* zB)p_SB7jK$S+o3`8JSw)64hQCSB_YFck#Efl}Hb(l_5{%K2gUki8coZ2d!<0yJMg5 zd>kxm=b+p35rvkqRKeO~9n39UAy`CwCM5y5U+Y(*w9{vds_(dO>I2$qN=7iI=uMm==!;y$ zeM?q8MpynGfK9#X^}Pbwuj)V(!*8lW_>|o9ZuG{Anbx5iBGO!JERowA=XgIbpGPUv zth}3b`d}eFL@J#v({)E}m>S>o_nt(TW}M}ZVrDxy`6M-0a}?ua1VPGe(`N&vS$+t# zS3FZACbikPfw8WRvkoO$uMwWRiGE?S zl&-o&86wNTV!Wh`WdoD8o4BphWPDmj# z83~?4w40E8d8^#{$I%_q1ZFGRo?U^9QXviL*473W?tF!5nqO(mWG!N^S^{Z<*+g}; zd(z^~Dq^eE(btv* z;C#_cg6odQ^rM`>(J!|a@ECv8WYwWfj8Ge$XGT(;(1@Tx(*UP@HY(r==P9ym-1RhO zP(Y~mlRSBJ{cMjvIc>Yz+RCq(*|9p+mUscS)m2Z}Wo+bL@xxPLl%#YpS;>nDExMKV z$jJ6NAZ?Rg>gQR+Tslv`9`ee>b4?J9S_fDN1-?!CO(b-p3Bo(u`VtNW;Bo$G2z7wp zUGbGl^+-?!DxKW@i+C@e z0ucz(nMHqI!kOw+pIN+?4ReBKgR>KhO-16t;da+mocMOp$P?{vp(SVF(?w355Lcq} zVG$t9WH6E49AWrZ+e)xEAEmTuDu_B*@e0niI4@Lwu4p&qvs-Iz1Z~OykGVLhk7|!i zoQ9=T?g_rHo|1SB`?dA}ik&>7Cumw7k>AUHG03bm!B1PxMV^kzsZ&opKq&oZtH%i# z%1n>hjya^Tv(VIJ7{b)AR%KQs^bIeRpo==$)WyLbKvc7MTBO%p!zP&WZLaJ$VcgDJr*|^E%aIDB|yEwpMk^AUM_wQ zmu`hyanFN!38$-=^r?(ZuFl9>>hHvF?X6t9_a+?~=rCQPSI`eF{i&8~+s#)l`KLRS zh(XNeT}=;-uAeAO1~>?x?o{)78RW4qr z$|W4k!95Siv!G{y{>IUXr-%&rmnLlIkFVZZtpM_7azu{9q&vBqKB3&0g~s%dRWaF3 zGn4khyD&*#@wEl^)yS8qjk0hJ7`W(dz1`v??L7P5iu8}=hH-tg+w`23IQF*|d|5fB z$_WQ*E66L!QP`>{LTdadVr$$(!m+rNg9cSIIiv1DZRxQ)++SuDZ=1q} zC(g=q8xc#H`mBFen9Wxm{>GAkfNs%4lQv1j=Z|(5`GX3bdOs9Jjjc7Ta%*7YR%Hrb z%$A-Wlq6PJt^WP<)pU-|@jTaclx%F1L*}h{x$}#Dl;JN)GTK>bAVw6UwPvxo-tyQl z^$M@9{HxIFeqXaSZrXg&CR?1>OZ@t_fBl2Rnb+5(TCJwXKg|EdfP+PCdp}QV#=Y(c0h?`KQiTO#T_vQiEUZ6Zzf0Cp zV-f37Sa{D~4^JO*eHAra|B8w{fN{z^TIK!7;1X0@1r}VM8j#K}iTtNK zM!=+9QjSN)!9wPp0BegHcxR&a>UOM4m{@t0Qm>2fd%72qH_9m6uSfa)kdLGt-(T&E zvg)5Q+goJxs3_n6MqF4^7AoLO_L+cBJh9`9i}Mt&HH%W^Fjaf1_4|Y&JWX}3_Z36~ zal?ua1-b>x*tPu2-)$BYPwLAkk>_LOvaG2-imRJ&VJ*$lzTL;}W@fj2I6mf|EKw#? zU*F0d9bHpghYnZKs*T}tGTewy_|N9wU~Z=a@XHHjx~_48gZn`ix0pXi`TrZ@U2ZuG zOh?DzH;FBbuq@A!c8z>mQVU9}PfO_$1@1INa?hKM9+=zF`ytg*3IZmE|12nBu6RcP zu*?p7iY1wzD7f58kkv-N(-Mito!VWw{N^^HsrFh zi}ffiwMF#m&BlY%^WZVyDg3XxKE0*D$_ntu!DU-`GafH!w^ro-?}-h0m&vJq^*f&? ze>_En_xWK``RcY5Q(GJR6Lm_vlKKWU{)enL><5> zGFjjI`cNfGzHL8?737G0u^1gQU4o;e)9gL$=O9>gM2=6*>)-a8?NXHZ?_%Z|Bcqa~ z!Q}Ymq>F)i6dep6PbctnK2!vQu?fy!`(_-~WD?zGXRdW=u7tGaRsj7xR!ol#)S*th z+ZJGK=6wjV#gKhe52UaN_F~4zzV|ca)t!dg9I`M%m1qh@9CHxA7qc**m&Nw_kpae` z47ma53`D=JwI}rYJn{<{Q-^iXfyVh~NMA+;9qFxJ*tU@6YBUmfZ(h7UZ5~@1>A~5d za9#M2zme)KRnKj=2k>*$1787YXx71L1ZgOSw@gD#2=uuy`@42BMRwDz(Qj_y&0rJZ z0oJ8BwhvOgJ@2< zbAW>faazsvcECKf4^9>FAjJw#5ZsstJXlWu0$rBy;+wn*bLiL)`^%IBIPRmaA4bv+ zAW?S2I?}YvA_2Mwqj=h3^x8b!%3B}{1%8jp7c1Twi}T!K>klD%WL#d&RsFhT8|-0V zP5R5dg>En~W1M!?y6Hcw!{C%K?o`U|VW;P1K$n}yC!TqwUvRq3;9eQ{MR^WOc6cW4PBw1e1q+`W zsGDx(5z`a;w$`)m6Wha{m1WpF>A~(s0P+8Y#`R%%0GMlzDxa&NiTKn@(6!S_V|c#& ztB0U#*3(M%Z>)#VH&BcUlrh>fmuJteOhD9J(>3D4_x$hDe~+6CeW<+r%x96Jg8AUh$$|3U-TkEoVKjf(;`j*@0`=8?{ZOC?x+9CMNX%dKb~ zRwH`z$Vn{$CHxCT2{VvU*m;xH!rd;u|9m@n^XBzY{e;mlh&KtibYRJaG+_foE2e*Q? zj22z=2tnT*&5Q7|-fmx;UD z#dJa)+46T5x*Imy24e6}s;vc9=D@7_xQC=3Ok-x+2$U7sOQoH{%Ax{O*pYc&IAQ#3 zEnU`|rUk%4W)+qN5t!v(4raM`7Ln(h?2gWGG+f6J2_4P@1RYbL8oRf)`F&*9Pk`&K zzWv~a&9@Mu%)-|D-9B3%_u9UDn>(blRwgaBWyjY=*z=BxF2fSC3pBS( z-KB zNM4|#oROC~_vUU1Pg$`do--RUHQ@`YrumgD%`YTV_|T5El} zqi?)5l!YehHFl_K&NQ4d*6HWQg=rMr(sv~l3@|FETA|BJyQn6+=n8Qhcqv~@gju0< zg{|o6pxpqg|1)dJYwbrXUi`C8HAI2fGf+wsTedF3pefKtx23+*I| z&28tQ4&rTV-6kqc|${xcbLi?mu_E){dx0oqa_oJ4M$(vu4o+3stO2^1J zN@DyRq?o4)G1#adDxw8o5DtODAxr6peM@`ZLBrHR#YRID!PRyY2IF2Sq8Ss37?AqC zlvp{CYaDXkw%iPy>ehJdaD4bqRqjr(7})?S%lY~&UAUMUe`L=DFti#!jH4;lIMM+w zB`?JMyWzPID!tdxzvONbJa&n7Kij9R~oPdaw zR+)B&?NGL+1jQqC_W(m!-Xh@=<60NxA@&zlstsF zvvOEud|L%!5}S1Gbc{bc*eu?Gh*IsLYqsC+#Is){&htuhdVZ*=R9>$*`{hWe(dD#O zq=4vnsNgrOb*>Sy;7mZ&wdE;Yekdxgc~DHaFq{%T9)K|%efWLo!g-AM4%L~p=%$;r z=@UOznR|Hs&mv)V1D#dsXy>@G@8-y8g!qQhm3<*;*0)lWGx5s}+z{5_oRq+2f@gB! z7dXhpieg;u%6K&s7RCf`=a8ZFzjH(T|BV7uW;e1BBJ7Z3$nBLTx`JICS*~*_#dILG zm(niapfo{!Xbu~yd3%mSvU=Z53S-g>v4d$XeQ6wmvB7TNCmGvD;GJ8;AKYjAnY<6F z-Dvn2YXX`@n58wLWt7=2K%I71t(=+2yWN>h+r%FBs4UB#L61gPT!_>!6s}(IK(>D| zYIrD~vkzc`CL1_5;#^EE@$u+~9O>*qsqs9p2dk zVNeivhlPceTG;GucjirXGgvg!orf8x(F>Rw5^PSgX;Mq|pIa>-xhcD%1$}BQ7cg>z z22XW6AN`3V4_uh$24l*_0Dc!=BRfCsHQjOxX_Wy}`)F&DkPb8i-G$i6m+aBAD4leD z`RQw(kq(Ccu#ZtIG3~oFEYtJ1ilBasW77;^iX#nm3X;kiN;Ze(js8bu2pi9gUD1SI zrYlU<|t}NF9A{SpXH4bR5<=W0x`P^bt9R+k~=%XChafO0KLn-+%IJ1~Xud z3ob~Hp}VHbk}t+-d*2})_&TBcnPJ?z@GW@1(n5A}fCR z39&Nsj(%`9q3>NMjA7>kNT+77Q;%z&p&XRwhRQV%C;&SFkyVv55e!yA3#A^UlGE5VP1 zmBW9?V9@#hp@gB(okb#<@Sz}Rz!qpf#Ut2IS)ZI2Oaj`hg?dOQ_s^|LiH6it(lfsJ zl4_4nHl*uzHE`QonKyFxP=>5}7%HzU{!>hkPiC2@PXEI)(U;}iwMRt4xcvfuyF5z( zcgj`$`Q^H`a+#s;#pJC2*C=6(LV6ejs~_EXt9<$LoL4z&I6DDseu7t0{eY>|9`A`r z2caP)wTsBN;l3wmw@mnqxZ~TRckJ_)f9`ro;W}P_@xO&AC!0&t4Eh>=XKd>)Ajd8e z2xF`_UhKdcmy~S4xa5E_wgh|E5s8eTXHuyous<489kupjrS=hWx)X9bY2q;|FR#cx!|pgp_kY1l>@-E)}dzZ0*)at>kuT)I(YAih^XS~>j= zWd6yYRNJ?CJyL&t^B-rO=8B8z#zzLZ_I7PSCq!Q;B0=JVagBi*C< zTa?ISGX6-r`325`-PG-|2eeT>*mP9^b}(-2ga#XU8n* z`6dP`&jiOOBDM-siHhpXOlbs$+Y2yfphDaffb#k)i=64d9th8eM945E1__na(!!c6 z6v5Pd$5Py-q_|Lx9TcO=v>>Sk!|pG=8rQLWruOSi{qU^M(RwJ{EZ6=DU97L?bjSYU zXJCnM<$L`IbyphxHU=Z=e@c%4GtG33Lv!aFoILVw1lWu%C@OhFe)=F_4dpCY1XEFC zQ;)6UYT8jRIYn(G9xUakyHF~=uC6XEjOsD}5o@zLNldVQ&l&;rpVPIxj>upD=Odr9 zfcQO8^S#{Z`{(KpA4m2bMuYdD~2-oj;}LZp(+tp&=(! z!EPi;;tzA%GMW2+B1(*H7C`DN3WC>3^!1a&KJFqaA#D($_K%{_AnS7gpI*mfLCP3y zSi?s^1vBm)dXZ4&{(U<6tO+;SyGtVniAkf38Qn^iQ`Q%~{e;@w0L5IGzsIA@2?tv` z46g3ZpSNk6(rL=aIZ-H=%&8F3(d%=f+ZTl_mZbjtZOoy-FXNfa)pC!uIS|C<5W}5FuYe%I8)L zx~zF+Z(JCmtFN}#m6JtYB(LGVW*3VVgj|H~w$}v5zQDhp6e?&S6q7;b+nXXEjC^Gj z>TAFm4URIW+|l`DB$qRPmE-}$bW_Mw_&!n@Rt(*<8pluXDMFNg*m_>I*Y&(ph;kRK zSyNKtKj;0uWPlZ6HRzI?H%t-~u&LV;Uv4$=+S8=oEDvnkS2_V*MNqF3iEyUw_`1kU zB}RT$`TA<>>S|ZF#i7Ji5Jhqq(Te5`;)3gaG0}?OH@oXnJ&uy>hxLsZ(4VN{N+j_s{NQ$Se9iLFM}t{2X`Plb zsTqOrx3A8w`2Q^}$IBx$tRiEG#w z0=dJ;M({5xC=#jI?jf`izE+YriLhLSt4B^x^xNsoj&0@)Z&ZQhz@T@ddxDx&a5$I5 z@E))SW?rdn$YuMn`SL!;7`gfOD?Vp)bh(Yp92j+M&qj$=)S?167d0n>Va9&9G*04`^q^Z`6U z$+a0y*&^F)U-lp0PKS4$o!rp%f-J>F4@-K4kL6n7TuAA|BS~e%(`DoJ52)Ssn#v;; zB^M@_#8YIQ`S%ZtUDx+{isV+q)>UVf`&oHj#a~(vUBCw|9jEq%d|lTDwb z3{%GyrD?MX4=torqKk7Wv!ah*tTJoFI_1)d_Z42vjN;NMam1Tg_J~2WR|}tJ_msg- z+oN7r1Orlwl|mfkg#gzV$EY7Sh3mwR7S$;F;k4?5KpF}a*lG2j(Bpg+7O)YD_{s96 zSe_*le;0*?>eL6}Kys43sH``25lOB^0(oHZ{>BP>;76cdHWI6uy8qzsTWDmh_Nza(*g&?@CO?>lX5uKezpRZs zew{}_YBu&DLAHH<99Irj1zHWcCxU^Vfp)NzO4S@F+}ySk9LUEgZJ8=W9jbT(fEE`Z zE6$nsdJjwf^}r%R>vSBp`@7-wIj9x4&IiS)G+UdJeV?E3<7;*mCGzO3z^5>;e<2j! zQ+R;JJ$~99;AFi@|3-F;3kiyEJI}A0j*Vyb4Ka98=;%*pz88vuS|v9tf!Kg`GAD6K z%*kAZ5Xb5EZDE?6Pz;u5sWUZa3K)L3IVi||q9XRHnuri*ljoacZwH;LtjE$F7RqHh z1J$;^x;#y%%}rR4yA9Db)ECw%Wr=#zE)#G$2g(mlom)#EX=#NRz8 z3UxyVPm|PtKzATd$MmbIJXI^zD$6W${)TZc)jEsUm)?z?ao7VYmaI7*HEFcg}kM0kovzUu?tazwCNp`8eIQJT0+goI)&} zBvO6-)hd-ZEs1cJu)4op#+w#krKN>aj2KH>=bWpp7K2zwD{XzGqt@0GIY=oiLtW1X zc5dL1>EnjxqmXRPEW=6*c(Bp}d4kuc)w>MQkU}d?O5q?*qj9^vzdYCxgHu`_^EXSv zScN*DosKBKwMJ<<$(7Yk@E`W~A)Fxq#t zoJEHU?!j#fSXNrH6=#k3Ea_7r#7Hg?M+uC&fZZX0$_556a|lNAL< zO~?>U%sz!7+Gc{)$^9_hR8zUBy%f&?7R9hQb)is_@3{k<*^%SY-R7+k@_pk`z-Ozo zaaVRBOR(P5Z!6C87CXk6)8K|d^;RGzpYOlBQfgPzm{IPS$5J;N!m~baSYB@nllSm{ z@_KKuyxwGBPe$lRPQ7F}Nmf^+j0*bPS$v|aQzrM!j6dF%hyO0}z>n^aDj6Yeqy^7T zVCeX%V7=YHZHU-`EKs@(cnCQ-NC!5VD4#)M4laQB7c7BRuq8A2Y`16GC$Z;CR*qr! zq$j&;3gp8t1+Lto0ieSHY}=%vBm&}lJPdVqPK*ZerJPJx2pWW3W@NaLmc2NGlgF(A>{5L7wB4;eFjN8xB`Njp2V=>pb1Wda^tX6ad ztxsv(yG&NbF{fpW3_E%}X^t2Frr-`Q7|9$iL>2&t2fk#E)qblehda|*4%OLPD2FH1 z*$&m4dyw1%cc8RA@B{)r83iU;iCjX?7ulCX9tpp|Y|)O;f=CdbAJt^kZKyLoq`z&1 zb7#Hq!qEBtlSVrgyr2GlwDYY;%=!4P@Pj4ra(iw=pQ<|P%2reCZJgqc9a5C?`BA&vo1aFwBKxv!xs0ZJP6eVpPkk+T(vD_a zgyYaN;yz=xNH{`9*xxjeqV*nJHhlA)7Q8d_lVbT<(x>l!gZeStsOy}ZEKm8bG20mey8lq0 zE1HFf&lu7dqZS;0^h1^t#))hhex@M6{i$$r`%Dxr7AXWhG!Jj6dc=FLIw_j5by%;@{y8qK`01^qp8qs}2NSoBbk84$s5c4SQ&DPh z`%-I-x^Q3stpRi`M2DnC@D}jjXaVK;pIedgAp0PJ$h29Q_X!K8XN&h0O3%dLA}-;; zn;;xfz$AHVx%iTRlyfJdO;QxjZ2a4K#XdvNr+Oh1H0r_r996PK@LM*Ya;YQw_E&!K zW#kngX8qu4{hH^mO$lgBYYarLog-qu(z5$zUJ%KZca2*-{wtG3P^GF>nfx>@Fo}@f z=G`%K{+`kR>z!Wx77WuxxG1`japny zRC+Yb(ZC*yx4BoVaak$)Vj}rb=PP~aAzoTt(RT&_{RgGn-4P7O_%a<@m5#U2t$FX8 zA!Z4K#-L2hTk6S*`@5i=n8h=}QBdZ>YP+@sKJAyL>8#NkSdX2R5w#FBouygN@|^Ha z6`W(^^dN&()w+sFarC6e3!Qf>6t-V#IU~ZUR3xqoU&0ruzS+o1a%k+Y zpxE?V`CHDxhIPnY^B>~&Qo0{N{rnTI@5%YIO-A)FnbrzSrlk!tvaJ+zCRS=`s~l8I zgtw|%(R~P8#+}s=MM)?h@!$MG+Ty|xg{RC{^(}f^a@*K*U+-H%5No*7SioE~!Z$lt znrt;}GO6pTe+NDMU;4|UM-H*KC6n1& zRWR38Pd;LtDn^Jhw_HnX6veUuQlwVbg$L(w+LV@H?ZJP|*}~d`_X}=1<||tI5?W`f z3pQ*zj9$dV{;gy`q*h+%^ORku*M{<^%dC)<(T9^n*H-{sr(~kfR_Q~2{#|v_QK%M* z!YDxKpd`n={95wKJ@9L3B2zAHlWNa&k=HCa@>C_AJ8EL((9Tb_zSW^QYV%*sHzj;+ zx(AdyR$F~%scG$?kwhIjvS=pWK;=&49k@D$du>AAq7a0-uV!%vNO%06Eo}V}#&Z;Y zP6v7F`7Y`1^u6pYI0OjrKSBM5*b6hV#C5c@=~FFJOjvW*rykODbK$#%wU|b8APFrn zfH&$f%6SMzq-oiwylozFHd%^%2V=h#d;O(`(VLwUs6=ON3x@-p%Jsui-W-`aY4=-7 zxqf(hRZH3;V^ua>hm~k<7TF37%vLG>FUr0#NRlwxvZp=GY1?*J+vc=wYudJL+tapf zThq2}Td!X1ZtRPVjo5uZGV?@6Rej&7`^Cx1TQ~0+0!vrk8kC~%LS3lP;{3;UAe8uy z^!^!^%IH7VRYr-i!~yxcOBUB_D(JH~0y&e9Z*74!sqtkEM)t?Rnzi?A=Art8_YlSj ztzdP_V7&ce$xH|w8nbuDYyOdu$lsG}M0O{A+;rP4s|XYgq1Ma+B9?Guip)AwbT0af z@yRuF36#I+g&yFyOL>D#FfG~=$K+a6KSE;9JR1AU~>8nxx=*e;6ZWQy1$CCbzxlPuvz zWsQt%MfSZD?A8~zDaKV&RRczU_%zdXth%u6u*8T8ra|#K7+85FE-MT*>GEL0XK6^csDL=CJ*2 z8#d#i<4hoVECUdno@3)B442uHhLc2dNOoFU{Z2>_t0Q%{=#)b46dNW*Gl!E|D1uxk zEz%nJgTG`_OY-jWzn;QQ113nNfeBfFK|S0KFd>_i?m>(%6A!t8YK9_cQ-}5A0DTaN zyU8y0#T^#z=YAt}!f4!32KY1`C7FaopjtjD-8k9!#-2fd1Fapo#jKE3es@<94lr*> z3(Ol@O+jKs&87c5I@g90c6|kxXe9)5(?0lNTAc+Vv25s9ea`K-5x}G<1-~ufZShz9 ztvw{D(B9%kVozc~8u=PKE}^h6k47>F`yc_lW|vV?6q^IZxeSR-@^pzY16cod0dz2c zpBBTCnSc37ZWRTk#QsxMI*k_0P5K1Mq&O!`T*(-`jawHgt|PL!#aZv_Uzw+O=uC%i zYwSGU7?|*x-IZ5|Ui-ud-bx_w9|zvBjqE)g_A6e3q!XVf!Ogs)Rne1KcuKEz8M>&s zXr|izBTMa$bf{Af!T?M>F2Nmy`oGwrM*s4_*#E2(U2UzF6}{P)@Gb6hd+T@)%yTS8 z^4J%C9fi9-O3N`R5UU?aZ?V^ES2$)^JJuWwe(K3%2rUI;EY;GOm9P_3rA+fDet5i<7U z4y{sURkJtv^1hfS2n}{l+8av-=b1}s?eStxFvCk|H`H2xn|>u@VC2q8A05kN0o z$b+;=l0j*1q^NQ+Fl&dlXb^U}DG)oy(ksa2n-luKe$W_2BtZ8NLZEwy zJ_{?kU*^6Ecx&4qNWV-5GtgEpZ*sp1&p+U;t?@w6V-DWRRV?OL0cD9=_}VTOpQ&cG z5Zyi_MwXFlt=z)u)Nq3k`1w*o(rX=uv@N=~WPM6_4c;#1v zeX*+eI!l4p0LQads(pN%+{n;i2xcmt5qVmTJ>KNTAj<7O?^x?rK)ARc(BuMDB^+sM zdu;c3-1*d%i{cpdUyAI!II)|cRcLZ6caK~ZteO~~T-Ep)sP*kS`V;KlO5oh>#UTg* z{t{c5=yhBK7oSciyh?KuZ+7eG&k|zv41z2{+~}Fq+_@E~WBEJIsCvV3?ccaz%Ahj% zhJqDI>2-!4NdyG`>cQ;WiffcX#lWH+97kU*AW5Gff+{_t>4{he!W6C7flZG>agncx zEPcWKGF+Og^55sEvCl}yoI2sr#G8Ei9>#&{J3mw=hMe0!a3O;0_P@iDC+UY!vl=cH3^#V+pj-d@7O1@fd~sm6FV@DM<@q z)%~&R!|IaDe3`fzcK4r>aN;v^Jy-nOskDJHtt!bC?}R-7N&kkb@_H^~0I zTdkG0QnNjz=_DaNmp}&{Ku-}Sw zeu*?&^0ugJV8a0tC4Pb9dK>vj;?8X~{r$%=9JZ+n-ffD*wL~;Xk3&<}N>NxNSuys8 zU>_ls^v5uhTKp>Z;Jk^)$eK9)4`a(uYWspTw)8gAE{I!0dk`_PCbIUJAo^r7_?!Dv{y{uAJ zhr}fmN4E}EnGk!LOrsS^>n2}iI_`qO(PSve^IY!H2ES?Aef=$O;+mvfLJ8@&%2DC^ zG;PZJpOIQ*;R)-FL8{E@k)#y&Tj zS8C{-KgD}4E;*VYMy_G78f?k3Nx3K&ES#)roTev}P3kex@DVS`8=PWL8eN~Tq(*x6 z`COktx6dg*K%12FlpNuxUj8M8T}xs7_=eF?Eq zIXOxpz?!{(iRHF#$a^ztp5K8;~NQ@z_{JmV>gLP2T(h zXtdd+t^23~|>yXegi~VGhAY`(w1Qn_>rYAuYP{B3qdPVV>;( z^EdA>U(6G+w>1d@S({C6X6pOndd*eCig*^x(Q3=9R|g8yG^!gb`;gnJT{d$BqP4$%!Uv;oS zs9&seUy>!}_0HdHX@SXH#m9|OjZGwz*QJR&txH1NM&hF>FC*_N z8SVGAuA2p;C0C|IaaSHmomsGkQ3u+;j5MYp0B48VJM&605P;bF)qOt4zsQ+wnY$T# z%?pHh*Xb=IIza*;*VpQF?>E1e?1LL{vTAI4I(pwH)OD{@xottbCLwnmz8{fx+5&QQ zQSpo>3flDUKKPt|m6Wu`JW_$Kc;3Tq;bSmxDDvXd?(AxVT-(1hkGieg>6T2l?Xdk& zn~2$?zZPqlAVc-^)yKXbrs!7tU?w9AC~%9JGavJ@U-T)yuzq=m=FgH>*nc>FCh4x7 z!t1jQ4E3A2kqdr*Ktw~CpNScHuRk>5#I1eO4Sy^OTgE)ryOa+3jU;^IrM2xIgHB(9 z_o9x;syO+llex)nG`4`o#1LFwmQr%gkmPQ5ZZB^0UBerUBU1$x#z(5j6 zj57uE;!Ai1UzW@C`Z6M7Vbk$%yvUGR-_&(~CqM2xrJ z+r9VEt&`BU0%|TprEqd=ZHRkdt@QLP{X$u`DBE0X)&q|J$ob9KzoG?DZ2wrP?A2=U z)JBZOYX#GZa1#^WaAi4!%Vq9k`>kIeqs&&%ANh z9Y(8J<=8QLLFWFjIPVfSH=`fy-cIei|tJ`_

      1wZ@_CE+2}JO^p&)EVQ}OWr7HQC$FX;x-A-xp}jS6fz z;NW8SRbvyA3@H*wW4E%43pEJW#4X(EYs`2MHBo2(rB6nacUA%;@D81BcQ_iYV3Z?# zpoZ~9t}Zx}SdtFOFe%TXj;PwX-0rkQF*>f*?bCmT<4?lfnxqluhfdrPuTE#_{A@xx zfGz`@4h#okp-a#P7}ybWg4x@~89C+{+=r`Qw|a3oa0_PlJ~}*$0_kgzyf?7fJU{Q} zWbKULvN7?(P(|)JeW8=sqqZ)Qeg{%(G03cNA<|Dqp|XX5TdR{4eAv!(#~=L5K9!Wy zwD6_jTP_rH5FSW|G(jPdMKXqv$z@X|7~aCuG?x2d1ecXjc0!?v_|dOZxf<)z{*8t# zJ7mrlEQoDLmQF1@D9cWpLYevUMmmtPU#Rdi?{ZuC1%XpWp=Abm(!eiCOl?TtR&>Db67R-iA z($OYd!Rog6+Rf^uP&}b=s#Kq-|AE4u-KULBoyu)>V=X4?jUB5~WP!*VrS%;1`fj$B zJeqsbJCwTl_4GHrNB@Xl60;?O&$4}jY z4|$Xc3OCV|F<|js^e#hT-AI0rlriT%l-SiX#@7!%Ho{ED>Ugn zs{Blzz;{csi!@BlTRk`5wA`{3=v?43D0&(KK`m{`pz6rh@_bVcp5_{G9!3A%mUPtn zy<3jNeL%{xREE)3wRo_*1HWdK7R1 z`7G1~!jB{T3S{w%Vq|7|tVjR6p`Iy|fKVMq*;j9P1us7Z^rtLf1>G&JS{!q8VULDg zC<$)|`s@fMTn0+YJGxy+CW(LfQ74Kge6btBEKd})lQZ-6k3)PbFRqJ+LS5Req4cf7 zRFs)MHkRL_*)HC5Z*kdi1Qa*5=7^Ax4a{XRH?=+Ji;_Hd(V(P_eDi)Ff(%OAUn=k< z$c*mT-|_N} zJ+3+JH>?686j8lc&sW+Ke?doZ5wrd(RGs2-tb&8WJ9|ICzjPq^suBga2FaiQV)pV? z{0W22>DC&JgMi67QkY~U6XJyJ((_~Q$A^ko#0nwWx&vu4#pgGV)kKw=G;&4VvWhsj z>fHpwurZA=Stz^lTon7&^Q-whiJ2}rvYkL7a{#Vn!FArpvnNi`1olpHE$`&Fca655 zGbAHW{`brHJgDORG+~_w3Q{KA-)Dk8o$G=!n1=zgNh$()GZIuBz-eY(KQhwe*g&Rx zz^;Wk zcO(+a39$F-*1LMgC)@!sUnq!1@Y>gp(FU1ZYoG!AH-RV|@j23`n2VIF zG!QN)2GekwJ*75FIx@zn65F#*CY6ne>^E9Rc<2A~uqMy!UdH59YmJ$|`qVw^a?nYW z26i|&z9JG6eRiu@YZ?>N7&Cf{QUwlib#@CWj8Gz<)6Bl^B-6CeRD(l+mg8b!VlnL0 z^B7PURIsy38%n)-r;HChPXQb4PZ#SYocR^(>_E*eX%IdHoc&gVvuAEMw+bg?;`llJ z6ODjqL}N7a?QiV7$R4_2>NoP(Lm#+R>WEI++WBj5!kYQ32kt@V#Az;orBb(lNF;3J zeDnA-EbJORo7NwLO>$}=TX^0`&k>ZIv+StN)X@Z6j9lCg;zrZC)5jS3mj|-!u0j4*opZJ9#JD_{R_5I|9xXW;I5NdFoytS3Jsfu+Pmhx?L=?i`wZfO`7LN&0#7E-&�W|uR?OBXL z9oa?jDCa<#BYEz~{MH2JGXaANlt2*n$U#uwk8~jS_qoyOVGf=j*18ql=m^=W2m?n& zUa(dmZH?ljnQX?r*KBU+NIvZA&nC6b#e^zH?wq&z>crdJ4LVMns2EIrWMV!g5{ktE zpgTO=^XcW7eQB1A@D+r9p^lVyp1o%)P94pplJ_o^C@N4Jsl!9P=%m>dVhSOsxWjY~ z0+?C=tw_myP6*TOMvkl6c%uxV$rD|=QD7DQ;;G_v7Y@t8!HvckT4UN;r}7nUlGGH@ z{YCV{jX-Igdjs%`NQP^#6zqyRZ6n>N{meJ1p`d!yn*^6F(rk1hvR0R%@I;b8bRx#R zeu-H)_KaDo-9xdr0;!?8KRK;(UmCjw!sT8|1vR^0FyXo~>v(2}c|v@1ZbJvy?X}<4=fKFs=<{KwhH+0MmmAsnLXmyb z9fjCYNyebv3lBvD02we?&9)2M;-#Mr`J1W!kiH(It?OBnszrs!EvgBiPcB04UCpq} z9=-@Cu~caA^2vxHgSPgCE4Cz@py=q1!*G!YuD5Ww$9<+yMG)rv0+)A{D9O=Bs{(bL zFfhr12^VXql~O#kImgW{Jsa*uto-KW^wN`wJLgNou8Qlc7N`}a$9UpP<4K@7@<1Uk zCH{+K09YWNk)~M7lI;{KndKBZmgU6k>DQ%@e-j((Th8tY&;KnC#JL?g5r%txhFFi} z{7ZH!5Lhjqnx<0AnC;vunB@}Mo#pbA*RM?>{{kGyuXA|@tx6Asui}aWTgp>yMo^*! z`3_@)h!8&lhx&@$hp?WU^|6WFb~p|0?&89}&`{+vJsLqX;Am@DLIkWl$!10gV(2k} zi_dQ5kXe)=v$%wcLS`9)%%bZ@L^KCQOlS_t*-d5xFjK~eYoIM5C61upH$)P~ zeI;vZ@Fa^I_PCIfo)b!;5 z+BrQZ04WsYZm!UqQ6B*#rBBy7q2Qc^*|HA_p1JuO)8Uf&P6^DsUFb15e8nt=Rs1w{ zwiG`(c2{FwWZToUXP_TsNNi@Lkh~zuiypST6`2~bWQ zEN@A?qJ*x_CO^yR$jlYjx5;5_QOS<2WqaCN@#>el2EJ`LoEZU zlf{Rr_8s5l^n^r6<~n%O$^ad#m5&)FX)(*}*%cqx;p4qJ95M_>#H-{bQS*t<{Q3ak zfgEzQh2G{+ktB(Bl!BhG(7SS7f?&xYJ**Xi@U87aYsIxU2PF)E%amkUcVg&^3%3>} zbrCO9rXmY3t-W&KksMNMw{UO~l$i{Vd{_=eAsmrh>gkcDSt=h?uRbb0K+=eaoZ9Uu zQ594qnX0M%!#o5X?56!6>2Z=81h-T%cT-vS>;OR`@^@$hD8U)U41YYQgu(gBM31|= zsZjGQQD>#50Pc}-5D?vd9NH%aMMIGpBF;5`yVAVEDwxVc*T#R(n}ZZi6nh3wBSgik z!>iosqKe_v`fgP-NPGs=-&vxV&wA&quHc-{|Pv45-aHu?=mL?YfyE5Zm)tMwbF&YM* zFpdXi2F+KVLCzgb5^|jqOVPmjZ0+bUHkx08>N@RdOI4biJ;>730m+}+?-SFWc=nK#X=Ewd}qEMDr80 zcP4C^!X~&tvd#@)W&7c!$I^ACalpSbS=JwcE2TT^LqHEb%Lmty!_b{eI~NWU{Ehc8 z@_FbEo8v>ac14)e?oe*SyX>hEStiQv^sEs7BABkzLIo9^DDQ`hrQeZ+Ox(%OnB@@N zokSTq2Vmv$2WcV5^kfE~%w@CnKl%QJ-ch!6C22P&IY*_pZ_najl| z2G*ORv_GFhL6I$`Jxm?p9l5&_C4w$9HrH`9sZjjH?sDpCb$_MC$^aK+HZ>a&ZmBiI9MKWfu0AH=`Xs$jo-czNV9;VL?#>c zA2}Us1&0ltK_f27^! z?3fxA>*j?^-v}QCt!rCcQU-ZYRxn@8l9#lPWjM+qYVVJ45+M`Y&!kR8eiRE>@B<<@yoW8X#5HAz@WpvYmcK(`TyUPB z?lm|JU?>zJl@o}g=$c=W+)-zj$4kl0As}w$xHL&dW+YkhT>4F$n7%;XjfJzH;zi+K zto__y@@JGMyw#5QK13Qddiwxkk+VE-@4ueDBH^UQ8_Ym59d?f{>7O1Le?@GX2_D5B zvvqxSt&>eSeA>@!x`WmENDq1=`MM8U9p9f5k#Nr{9B7Gg8GXCf)GVlX(4O32rN<2B zlc=>?P6ig8n+YOC2yDOWmF7TFm6}3?64N-lyV$^qa(IK~r{}Bh0g$(#Ao56Q#ivYA zc4?FwL_0dpf(Dv&*}f_;5k~pBUd7RzXXopI!mj@sG^=B~U1Hn$;zEl_x8->f%U&3^5LiCZiTH43&Caq?qDf@8UD@25b6kq zvZlqAh-ou0+(?bkzT$Y4t?m)QIvrM~GM_)6lWyz%cBpR~Gk14U>Z0pDi=svhD9M)N z!lCiejI{Sng%W#!@*Qv~kBW^NanW>~3$5qy;lw&Z@grxSVS3~qJH%B&cQ$M^^I`1T zzDppkaa7}fFBMGJeYYux`c!})P=DIb2Lr4j6Bp3$RLf`|g1&h2d*7lMOQCSRw>eB^ ziVu!bGY?s@8S3C)-Feo>MIkCz&RD4bHUs>;)y$!}$Xng_PS1Y|@muUWUCI(Cx-Z2Y z4$+2ViG0w%FPp<{;KLL#63;ZqA-a$V0i~>>?`I`?rMYv3Ct05$a0o=H3j6g}su0u@ zeD+(kb3yBS`#NYxFcMWTYgx3Pp|JT+a0tO&O^iL%WuiVNgXZh}_!T9IyQ3}}qLO!U z;c9W{?`c=WUi|pgC{!e$@_4%mv~$=yXNdHoyxuO1^CRQBoNzVqG8cLfNt`P6H(~IR zK~-RVkV-@H_Q_3*+w41ekS22Cq?)slO1I{fA0T({l7>i&woR7~Yk{vrD%)3kr7@gA ze7tsQ9mSooWJ6uIJeSjV{MarB^A%;ubaLw{3JLvlUMSwCEjGe>B7Udxfw^Y_JKZi# z(m!<=Al0Susjnoe8E0O_N3Sh`7}wj2qTNd+XF1XM#-FZqt?zk;v3$u^)rVhfm~@5u z^OcdMtG5Q2(3|q{5k5~E3yFNILhH>bP^FS?8g0;jcsijSaga}Yq0Yl&K+p^?sPcjn z0*EFJ+K}1wEM6?%mIGg>?XGEW}J4^o+}WBPe@p*Jnh^n zx}HgXP*a)NwR~Y{$+Uqcg~_v%{sOa+`?VM>Qh6U%z|Zh4srIlg$&Rtvv_4-MZh#ME z5y)ddvNuj@!%iStKrlE!UZT(9D^zjhB<#DyWaM;~Yhu{7JEUB8Yw>cEMON1iM6j=# z(uAq~1}HYt%Th_#Mig*^SXA%}S^2aFyvoycFTKX2Vo|;E!D0uCmQ3pMp3Od_B#%@?(W1UeeC@py z9iH1iyUMAjs+P+CIgGO7cP(u+5!v&Mv43k?@wO{v1WR|GM(Gqgx^J6uj`;k0WLbu! zD3{)Q?oXw7gR@x>0cZLz{5a8~4WCG>3G%J%3@v zYnao)Wu zumBpLBB#T-q9d;13gQ&lpE8tV5SvR(rK&VzekDK}13bW6F^X-vOGx}rE9h98oXwF= zwDy8};fRd7Ptt!@QWO(z(fbbVG&#s;g|KZ zQrOCFdLQ!4z9?kBS~O5(4lHT}Or3ZqGhlis2hS{-1BGiv&`4}kfZP$<6+t!q2&bhg zwU7$`;YsyJDUFbrh}+muw2guO5Zr#*1HbqGtaE0m2q;|SMQdNG_n)$lnkgE@y5up{ zO*L|U9^|}I#7qryLb8T8Uweexlygo0-n)Ydl6l|*XJ(2_*=spsiOQ3KjdZ1NdJlq@ zwbTNOe96Iug>}h9^m6P)X0(=1J$$5H${dx1Q&MSg@=I{|UCQLLlI^lE;ribRc_8Bd z)_7o_SN79SrBJx#Iq;C|JecS^xCGv+|{T9H_y z|68OP0tGwhe!B;rRHSPg?&s|Whv9`;Tsqo;?ih2^+4BIcykLZhy9YZ5F*pYSZ9x$N z%n&^El9*#a_Y)23*xyNqD{KhD&C-weKDFjsaeL&z9e0mDL2KvOt54x3eX?S^tkMUmbQCZ)QHVZUhgfBF!y^1^Q(G)V-X9(32ITQWg0BQ_0<2Zd0n;pM{) zdL|D+-yzo>0%zG#!D+JZbQC#OB+D1tmu7s>X;MWngM!2L8G#&(bF zW3dwI_zKxi$m+zBK>3i>MdkyUe*No`Kfy*fTvIpL=2nHqj?vT@5wn*PW*IOPh4lGw z__o-(*)R#Ez^ZH4v-a3O?fsFP6C5}%e{fUpW|v^i;u2n%FN7KM8B_G z+;P(>Qj+25ojxT+7$X$$y!wl0YckE#&j44)t=oLW$Pcb(q9}cS|M=}56;g5HlCy-% z3?K?tlw=I0<`E22mG=8;a?74h2yd?zLYG{iO^l-)@Y9FvJpeb1!d{|FNa z&)m6#kwu~Hvfn7vDoQ26x}vJ|D`ZCQbV4+HHM4Mi4dw}my&`m@6VG2)tzO${I=k~6 z?-|Nic1V3#-{LZK!j)f~N(XR$xQJ53yo(F@Z;NAz|F^|XQ!}hbcJIV)GANIQ zNOy7XLoxyiy_dPrlf|ZVael{y3>b8I;&nKebTZ;$IbCs0)(S>e1U&GAPqg*0xAZic z4@a!B+`R@RnNu*z#dy2pvL^j0cyeOqX5kWLpdwuO9@jJ-w^yu1v_C+Kb{>aJ!2L>{ zzqN`t%DygANak|6z~et^mvzFWBX?z<|)u z!;C~TKCAF*+y+fI9K6KSVdTbhd?pNJ8x9&d-2WzJqd_#NX<|-HGI8gtt`RAT5!kQp zX-fJ0lkwsA>b=j0xcWB|!ry~Qj?fF@w7>d?0QpT7;Z9s~b!8GZA9LWO=o^V~8o2!L@;FBaz ziBdShjLr{)lxy{E$$^Aa@xt&xxLA|I!X$=Zs?4M`g(?93FaEy>Ks4FB{YGtxyL#bv ze&8K}!|aF2Km5mW_Xo-K_pN)jYbm}@ok#=2gXDxNgU%HkQI9Px`28(>8vgP@2=}&p z99?wOx%mZ*($4kf25)iAM%~%$8cj#yPtxLR5^WK|9)!`Sf&hVUqAmk|v&<#lp!HV# zGG*w}57BPuk1ugSV?#vB4SCb5Vuf+=1mc+h_i$o%M@+aYp5#{}-Qkgn!ku*r*?`XXfITk3y2ng6P*Pi zLucMv{w;I5LQ}1F_iEy(MrbYVm`KmNG?j*YAytT9rLdzmamy>C!C}gdE$Z+;@clYn zF7JN|NrZVV-I)8lJy@Ye7i&iru}EAGw?D7}e3kCK%sZ+@hD>2iV;0i;og+SZLLGPK z9^=ccu{`Wv;1P5rrs|}Vn)tkt_H}vdgCH5_l;7!bD)a!QJ<+|Sd@PZ0z|UvTv>9h) z_Gf337rV zsn~8zusaA&2^EF<7pxrTpnO4J!PcQUIvW<^Q7S4vIx8-=S(X*g#VgpA#)%of{rPR4 z(127pV0^me_UO=q=sNjV;e=%mikxuy!+0?@)le>C8TJ)^iSbMT1J2~A zJ{lXiy2WCSA=)+>`3ecj(1pzx>2zOU-aAM+n9?xs^#jzLnZ0 znFn%+7U{)MnPZC^?ow)Qk*UZM(^@mh?`NP1a>nv7$}T80=|A$C1BccVcG&R|;o={4 z)<%r@T-P_6eSc{(U~WnYj?wD4us%TA1vm08JOv_Of~UYf#L6VDJNOP$SQLeySU?&c zoK^VU#{8y(vy) zJ`CB@VFoLg?4RBH+fCY07!m59GxWGt&4J3`O}Y z$_VA8)?AhMY;#7B;rMJH!Fw=bbt>Ghi(B}sNFU8t4E$)cbxI69ZYe558mxY3>Oml;0z?@gg|4a?#qG=MHvO?Z4Uz;-jg9uyInnp*CFbih znbus*#9*y~RO8zUm#Z10(z#$O$S2=x8mHlbAyzH`_X-sf=2j&`=m$`O@tsiK|i z5CoZv#CZX;_nNPkFYuhdA^#OBrKSewg`zDKU``8oSLt@@y zM$SYP)470ifG@S_&8^pPp*E<<4ynE-1at+VK>wse|1>GAw&1Wz=~c^Jq4kkcJ?(6C zQy&0=wFOqWA|{&dc=o?bY05Ffn{W!SqwxgE7$-6O2&z)}sm_2hgMVGQ*cHHYCxiC& z`KLdYvpYAdw!?=M6ZIZ;OF{3@=TDUekMnY6a2iwmgk&mA2$1Utf#LtR(6lT2$9u`% z==)7LYKIWJcCo78Mj9ma`f>i$(~Wmm5_zKkkFK{2t7GY+b%O-Ag}VoLm*7rtCnP`? z?(Po3-QC??f;%Jx4;I`V0>L(VdnJ2+=RD87_jglNuj;C<*>k>Q6vx%jssoZLw4wDcTGV!zLObxm4UAA=_EN#xS6Ns|B(n@%?9?jY@_K4)AQ81UwWXsX+IZm{SId z4tL}Rid)!doNvFyfgOGZC?FQ;L2r+JmZ7}s&o{d28l(bI?)?Gi$ILeu4giiq0a~iy zP0#**Iqp9vxuFJhrum|j&&=xsB>j)Y+~Fw~&6?;_d~Dgd4oog+IXxvlB+N%ih@E=L z=9{089U_Qt!}M|MK?waxqU}TM3i>e;1yV77Q|ylNpWl}+P640RFzeD||9E9B;H$(^ zDd~Y$9#%$`^zx-`>v2X~?0mB-evXjJR3X<_yXG*=ulJ9O#P9()-PFTcpK#=Z9O;Q| zu4@uQ2J&EzW3gIb0V2asPOht&zd_o!1O%c@VpZsh=E`@i{Zu%%Sk4X@FXe0Ugvp&z>K2>Zdg z>eu2IbLKAVg{$sMJKkUXKa0hmuB}}N0gpNJNiyd;bY@g;bJ@B3u@arY+iCsBQ(pr4 zVvK5vY0Gt9RU?Bsnh|QPOrK5>`cUn=~FGHe{b(o@}4B%0DmR2Z-=8Ps;AUkE*~L? znsVz@aa!#H^*0?RGY)?(6KYrMzMt}Rg1APOWTlUR%-Bv^?|st-eX8U;nHnpsp1XDR zrm`tW!vbH>uPV2A^TSbBp)I@@uZR?EdA%$%_A`^Fjg~Xrk%ztE+dLq|nfojgGymW# zT^}jHLu#)%ujLgZI*Df6F;|p_->}4Og4DbG5as<(M=rkaF9J#TDw@mkasEpJIq*lu z2vsNGz1NL~S7*1}*cOt9W99Rmdw=Tsu?ww3Q3@zqEMysV;?%1}aJ9sp ze%F@AJkGyW}xR3V4 zleQa~HD8xvA6vIh=QUSMOM= z)T@(_#^svQZiPQgtfrLmvA47$;K9ew8)N@I=-C7Ja)+q?s1u%)>}S>cqERJyP^AdT z4+DXxPoSS|_X20yqfReE1$2@V`JSwh+OI)vsgZqscav;Ti zL<+&JN_$%kwCZT}qPMhQt**PcVCn33!%93nMnd}Y%foE6)Y#Htm(Fx@uuf_>FsaV- z`k!NByVigQk(rP8w+_%lV#9KhNj&oQ=LeZiziqSV`$6|x6K{A9R9<>q7&$c%5CC4l ztt-XcnR1u4w`em1k8##L@$V<$dMxkFj>p6{YPT)PO_zx8Je#8z?m0e3^xw9K4UKIu zVkcW46o)fo?pC4!ZVtHe_cdX&vp7B4G8sRs(ya-dT<@|V)J4njYFzP4|Vml$HJkC@VQ-YF?s6jmz7+isni#XbOt5V5FO{+ zCqK<9dY z9I1Lmy1@BPH=p+tWkEN{z9*C_hH+9uG3G)-s~jtMFr}}7@b;4GCfthoqmSNiq3r_# zcI@0Cv#H-_A^}hLV$)^gXi7J{<_7avy`j-DHg~T}RU`u1Xto_b)dkgav7u& zq1lpAEyQ)D;uJ{1-->ikJf9p62Q~AaowA8B@m*2b9QahtT3;Lm4UZo+E_ZBS)kVZ< zQV_W&(!2s70T~i>R9wa=Z5qF~&ml@abV*t$Kvh0xah z);7oGG02N$k=9z4n(!4@Rdo;ad#wBrt1CG`+0RdbTtwvG5FlqbD`H{%Xrug@k^(a$ z!H9j|Ma6l~Gw1dsbdV+THX;_yM=NZV=2-tiLZLX|^o$8loMW(iSUCgs2Oi9Tc;Br% z{P<>T`Oz9ewoj@pJUmF{Z$PN1pvD?J%9mxmu>-nA z`?vB>poCRcDPz4D^RO`dIhr}k)rC(S4^q7kzs`x~Sxxgk63BfdnN|U@qr>E5O8RV* z^BCwofhu5Rz%=K41yEFfXRX26$yPT`&Cua6i*2fIz`&xY)U)t|G!{`f)Ip0a(m%d7 zGq4*rhb1gETFH#9&JHAFmhz4C@Xivv!7~wk4LaA?re`}by}yL8T*i$?eyEXB%3-@W zi}E_EkMf#BhFu1{?{o4cd^v#BzF~mG-*&S^C1aB-@*``ZQSB4SQcSMa$n%`Y(9gxf zCATE0a}kB4h=$dNu3GWjSg_LzwIUe~gXs$d9bmvN zP$^RYh@6Fs`t8Db)sY}yQ?a^`*(|{d+uL05i`NbX7fG#r@0037ts5o-{{Co!U+N+X zg{f}hutd=AV{>4EwZ-G<1pd#@vgYq%hKf@29W-_xR{R)*HAuH5-m-hI4!{X2kvCBD@3TlTJ%nNe2Xkhh{W)@1XD4I zs@oJ)eJ-J{?<9c#<0(M|BD_y9X*skp%)8pSb|MenqH`jd`tqq~vnenJ?}#^h=$7dF zsW!#N{c71`k~mvI2ek!pSjl5~z;*HHo`WG5{G}9SfNT?vztApHaU79Y%2L_wr)lX3 z<1t$P8-0=^E#jLRaVfSRAQ1fmRDid2Y#m=- zfEZIdm-*uUbP8O^aU#bjSY6yoeHl2@Z#EqzQwUMnmP5?0hpzV$;6h5(HFZgZg~wJs zbK81k@W`=#Db9%S>*g?6_pByRWoF zzL!MEEYrpzgy(u2CN%Nl%KZ_K?hB4bXeh&UKc z`H1*`*kboJqvrEvfE2cLonZp`wDPOT`BCV_UemKIA4LQjG%ZQGmmG z_~m;(@FQJD@NOK9TW85IiCWg$q)bOv{om;jPfcN1J6AN;%?=SoMXAsR&mfoqbCiIH zwjp=r0h=hGUV9QNcl`a$gGZF7KOr%#u!nYhpV;pQY+QIQo-nCe0pt#$_cK!nE^2g9 zMTDp>PfAwVaobW}YA&Un61oNIrfbAfU;@-rEFR3|ed>u6!6&X! z{#FE<0Pd56=RV?gZA@rL+VDivSh3GC>}d^e!Uy!MP(S@E_$B3)ctxT*<@cBQDFnKE zE+7*;9Ty^Po+$na#sarcKUCW8?8{HiV4(32G>w&F!`94%ZIbVc2PsXiTp$7as^7T4 zLTPixix=h^uNcc4>z((d-K3y4?ApoDk|3QeDkmhf4ZGRQ}i@x>%vU=S#IWI z@GulAI(WKXY@h}hTVe74o~D3s+`yxLNKEfyJ)c$U*C{bSS$9Ku@53pmF;Wr%=&4`8 zl(m|w+aDrBL0_OX`8%|DBxT`VS!C~nzR+J1WjdQ%j5eT-e1<~eMV9v(ig|_cc)@=1;%T;kQp@wSmGac zAv-z=N!mjG(dkZHZ-GIF5;~?^!~P)#B6_CwS_i@@-9P~sRG9?k-(@Nw*-wQnpU(wZ zruxJ1-J{k{?y%Ua5mnASqB0{?79aR;=>^^!#I6-bU?>S|79)ygf$%%H%@;4GQ>0}8 z8JEO1M4?7PlznG8#t2mDEa7AH=8q52!cjBLTFo$j+MiQcK&!Y>^9TTqPMt#srGZ8k zA+rE{_k__=ShUdg+ty7NAWzP!w#DUT;RaMLc2wDJDzn3_@_Zr58fA`|^o^Ll3?Pon}4!;i7JI&1Jb4K3j ze2V9HUbUh;%YJSV)Uf`2!U`miItvZUZ2--Hc5W50_z%K_WdD;*rN(o9ppY7kFuYriBHm+=oS%_e$B`!ywigEkk;iqqA0_NR;*yZj65zI$YO#fAM*3tN6Wjus_y9X&`5A@&Zu20^5 zkMDUF<+4<^>5o!cA1 ztPN6>BfkgCcump%Ik85PdP|KCa)=Hr&7OTnqin}=YSQmC9RUVI$_0S*hY#&_3B9$w zDN6BiqZ?tuUXH*Lf-w?N1Usp0a#$;0uwrFlQ<4gW#FbXFluSvT9DDsJ@Iljqo;f6l z_P*Q1LmBD|6AsJ+5Xam9jpM`Iu-{gvnX6GW-|0h|jQ-aoI?FR}!akd-G>6Wj76uKC z&3blH1PK4>hU3UJ0kID@{~VBZ!Q{swn~Cfugh{8Q{rmCM6PpF}m9xk!K<#J`2P@;( zK=$V%C3QkXn7d40BQA*(0~(0<-Vwz(BJ1Bozt7Hx*P)@!-<$$fGYAaaj_F^s2Sf!$ zyx;vo)U^5@xm{+^!TeN9tY{SYgYeJ$b>h;9t?{LTAMQ#+l2L!8{>yFkm8v3I zzeu$)U+6;`&mZ^)yS_u6cpAJ&PZ%{LKCs~vrvl$q7d9qFgz?^mgC=@;&g^N_ ziP9yC`-Wi)0dPkAnj9!ilX1Fyz{w_&m^x$Q`u&{;yG!P$it3fAtE#^Vojm(VR+dyb zL|${!xcnqjW)D?(+GuswrkDwciT^-5sq9W08E|Lh+sDhhw@8?s_FneHr_6l0owvGf zR&6658}bz-nU1g-q&{VxH07uszy45kKb@erUP)tamLY0IE@e@XiR2136{MwchG{+M z%ZvvYOYIv>@-1pVwQZsd{S4N{K0^IzDWd5zDCC5yNgpC$yAQCTKe(ai1BtNY=0fQ{ z%qQZK{1fGL@IRuGfP0_&$nQi}a1%&joNSXOm}Wgasj&z5Yc>-_7B$BFE} zOTdPKv6Z04iJ#6B*~d3!7`2L1C^L?fQv*OzA=&>VQ3BQi9xo&|NhsL{#~>wlvTb04lJdGq!xmsnC!TFIGH8~Hvx z(s+bUZrAApFtjs_;Zn4;>agNGbQcMps!STRv({_J=3kiCtfZmH2+IoAwsBs1GF_;HL||Z~{XVl}6$+ zwk-7JO?_Beca_&LD>o%v<;F}7Jvb(C(r$i}LhIM=HYN@9503nU?V@nL(Ru0*YV;AR z7kTf;y+~LD)g)7gSOcT&mw0QH2HfQo-{{vpUqg}_mwO2RzM%ko3`@d2oGGCh;B{D6^%FhJKaEzZ9k*G7zX}Q2r-fTD$=kp zRu2199FTM>(!$32`!t)PvVQFEqzo1$GRhxqHjjvwEy$L$4Mi5`2|Hs~EauoMmWLG? zU`FaIl^}e!R@r)U4U8*f`#27R@}PHdL9L&jl;s0a9fZA}ZDO%2vQ_c2MNN;OY?v&E zcpC&p#{dmOtX04?*9B<@XApwh2u>3wzF2}JQOEfzczY-`h8=H0z-A2J>C;@nIX(H1 zFgCE5oD~2J3Mifczw$fqD+|wx-ZOcVaN^A<{}_V&S80Mn#dWcQ^1<)HDDP#|>q)K) zoP~?R+Cml&4vZrVN8#R>sDd7z0KK<6B zq0~@kJ2(4usS^jsX{-hyw13uRG(O;~*~ll&c5F)S!YC6GNS6VE@v`jDtRM<|tJ)7) zm1)%S^P6Vt4$ziHaW{@`ntJkTIi$YMX;q(|^w(mRV#q^ts4v$<1(8kYq>h&{% zO`@>f9U_m6ipo~@=N>F#(ml!L3`fNUw#_W!W z>^sad))vVb=5Q%8TJ_IjJap5*i|60x*y(&3p}+|fBR{=|K1)3oum`XAp$ zfnY-!JRn$R|0f zT)9^C>~%#Y&&arpDVXCJop4ne%9hO20~cHFBf!*?cFOGOf(Aaq zFDg_>N&`HG(H%2+rZGpds)7t5Q`HwL&tRP+Qb3_mOI4D{D+pI!Lt(n);_5Um%++iy zAO-BZ3McA!`Se3)>-&pn`SQk&sP%z_;{8prlnOH&6YmuZv?0zv5a#;(#&`N|H+@&8 z7L-YhrpDZ-1wDoaxfR#@^TDBn_x8@%x#=+MQs_kw%bF;q+xCu}e}JdFpiwQATC#kB zVIL%mi;ZUF|B$8g0XTWGN;ib9Dke;S*FneFSM`y61y;L0B>tg3$_ngRO2QD2o-T>H zm$x~P_KFE#1sz%?{|~#g-vU-1QKsj!`WR}5ImigN-L3g?ttN*2kYU&-YqnSXGXhta z>M|ntF?~qFH+*m+1IP}9&d`?M9;mXZI7o>ti@p}(ja*W0=LBJIyKxyqEkdwj zU$H1;NovZh@ZYK=gYWt~bH7PSW)*IDtWU%B7b=n2NJ(w=j zX;9?t@0u)}j9SienL`Qdhs`deM90e$ezt%YC+a``EVv}pc zBte7ovi%gE0vy5bAl3n4{&!M+Bo?Zl5nG`qmRQ}KCFpQCz!9@m!#+gJe4?kp$FOf@ z`X*1(3S%qF#^Nmj4*=vLe1sx-fCSjuUG%%yRZLSsewr~*C0FkSzH=ZFjdK{&OVqwu zv(#yRk~Wn-NiG+N+&@xBmWFbR@O5=mn#!kLb!S;*$sn5IK~ggaoX0(?wVIns`1*6_ z59sGLm3OQW>_12`Ul$`3gC(SDPUcIs=wZiQixJ7k;OIh(KYraB!fz$f<6am*ms0_uTv>n{D z0n5G>8Z%ICqek*-qYTL>kXxaykN6QR=cMy#(%SOTX7aNDMFJ1s2>8eHCm8OF``BtB zDwuwezB)H|mm`?c`ppB>+r4{)I=4-Dz-#06Z3n!Nb>38PYyrCN*17ptQlyh%@mI}A zS;e|S4^){*8=P01K6H{)fu_wzPgB#$LO+E_iBl_ZtX}_)s8Q#9lj|_Xk?ie`hn4cd z>wEyaU52!)=&xAL)o7J3hmh+@q@_##kK#@RL3I}pe*@`9!Lut|3I(3H|&4{}=`N&(BKr_*bs`gKKki*y^obvDr{TZ00uO^E)nrWY`zL_iBeYu#;y$F&S(y-jfNO#WPZ$`Zp%$5`jf%0~vU+HDXoD(Y;x+8LriE*E zNmr`f&eoUGV06b^n8o`}f)J9`ET;PM&F|7y%xz5iwY4U&}iZag+r7$7aD)SHBl0-=60@pO`IV zk8t^_2mQMAE=I3&%O4KOWDvVlH_A&8?=;AuzE-kLY%NBo4Rn&YQ{OU}Y*RFJ?DR%2 zwuOXV6}p}u?8pArRni|^{8DntL>3NPe{&)h=o1|>TPPl^7@$W)>|gtjB^Jn1F=ejp z)@eqV+Q7sm(*H?FWt@50D0l1Ud9=bvK`B+Y+U>}PvL1;uNBVg3L)<`|xtcNb@Lv>b z46*gx07O>S1>eu`p$t{nADj041&3Vx zTk1>!Rri$B|M*_?4EXeJ+;i$hFS`*}TbX;x-@r+xs@y&IXRT(}1uA5rV_z82K`zn$ zK3rYCpXs~fDy{A)gqnd5@ohjTao%5o{z2BQzOm>*Wauaa{Yfb7w7V*`l+0w$VHy{z zcIbdP;KY^2^oyQy=WGytJQE}9V)TOc1BEKQt1;>19`rw=lT!>s=Fyx__2)K&{++D2 zF-z38bS{AL5%$n&79b_3TR3NwSHgc21oG`gI$|aIN*aLM{)iGTRjkb)eSTLLv z%#*?3Xm;RVm~?LZ-tbtRkLN8hc%k`4uv;6DREpxJAvok8+i>lP$u5;E3@?}&w%IMF z4)6v5{-Z-y$j(TGjxpviz8B^ll2ZbN+`s<_Y{H-(T3%eDgZKySy8XF2Ei!we3MrCVMkX(CDBDEOB0hIi`BD@M98WpM5kZe3v9$7E1F$`Wm65H4`8&r@2!8Euec+e~K6Za$z^Y zGS|fYRC?5wTEu$pX0_qoT+t>GQoi4cC@I%e>ykR;2*22ky3f;;jb5NQLtYzgQR$9jO34! z!1-=!;U?z>0(_#zPULPf&q5*48dyJ^b8P~funSF#Y=fn_1*a_S;2S{Hzb!OAmg`K ze!rhYal6F`((xP)Q`N+riO9B0r6*Xy?ILXxSq7hIybI$y#Up$$**$Y z`+Y8aQvyU;H%ap={L3UYvarS}5fX{Z3%p^^Ct`E~bWnqak#+;Hf6kay)xnz@1pZQ~ zyE^>b6x5?2%ti1*;(2*Ely++*rAjiwb^|iArc%H zVT+aWDA*OZ*kUJPUYDmb$HE-lbDBOyBdMmhucP28SluRI;MZ758|I;$GQa;t2)r~` zyj69=IV3S+O~o3llqIc%`J(=aq2f$SU)8!K3kx%c|3V@U^qz359zGG-?w*K@*=T#> zms|4winBS<@F4B64BQTqb5#j2bsJ7qVHBS>Jpj`r_uDm*I==0y(okx97h|FHMB18R&aHQAbT#qIobX#he9QpLq}vNMzuHC10wdUt zTPNNTV$~z7*2cmTi!Xq%V?B?ABx|rm)g&6o%5V<;`ZP5mlu#bcB`}jmbw>D~xZaMc zgmHzf`8aXJ%zHo{CD+118dNGe#$%d-if1|n+HIGotl9JZ$rT3P$G-q1>Ad)8s8er~ zG*0_g)Crw|IFHy;l`h&LW2pW10&LLt+-73vs%g)c9}NZ!RW&eL`L=Aogxu0;T?l8C zg_Y^SR`G>XYP7w!f;U+zpvt{SbQ_{e0o+f)8)Noga-Q#x-_bDD#<}k0f=5LfHpzKo zl)+fU$J8gb1`E*x1~QaWn7ax0_wR=4aC9ozUT=&q83AGLS&R}|&a-;kFEVRp|4Ee@ zXZif846aCvTBFxL^vKBYa$)E9{Uu7Rdd4|cQr?k}07U#e%l^})1^9^1^kH`5qXG7sS;g(Arg`XKEzWECK{%15L#EP*O=kbt z6bMM{yVY#A5e?nw&Q`{Q4b#PH!H)43-&2+06tM)zm7)=Pr%Jg@F7ZO){)k@zIXzw=gLBycE&5+}Irc3Dec+;lfUR6R+lhQXvcIafUm^8)Vl%d3v3Cz&Al z?8CwGl82-l=y06$a)7NC_+z357jz(U3qWmJ#P47^cp4cR*6b4Ph%YoZgg@YeWh-5B zLRIJ!CJ^f~fBa&UtB5&S;PDs%-2yEBkoZ3U%>GDe+cw+&5rt^L^~aGdl_i?`2L5hm z{(f+$lq98PO?5BtKra?KhE3OaHhu70#;j|p*?bC`eo6 z2-Di`MoBHKwKjsKagBi$nql;L&8shX@>ZtAJ|BPEAJVUS8*!J3S1Gk-t5s+AVgZ#? zo66rl&j(B#qx~1$3nkYVRp%P+Ot;6r3TCLGyyl=UsByq370*qem<@31%vj8!QXehC z|D){gNGnILiQe$BD870duM&7?7=9v;{%u0Ewr%S{!qo*J4olijKp7rn>ciXFN|$lm+n6{%{A+qC zYY9s#if=uK>AmgTK3cQB38qQG)<^g8NiPRueTK!gMhG9#=Ya!a=cU8$6tu&TIYOQYvm(8<@kGNlahbw{<-@^ z4Ytb*V~#6`{)011_OCMEE>+npH=OE}{fyRYS_P{1`KA$h*ERR6|A^}sqo0a{+6ZQi z8O{{A>MzFfgG4`Ype<`j_I(}^=E9v2fjaM~8PipWKA`05yBg`g9iugHAMXbJ>en=+ zb8Qu{W-3b((CE^mJj)u17*_i}|F%O7n4uIp7fbd)qr;3khG3VsBiec<=!`O3&gns~m+$4?82cmD1$pEMh7{i4a%vH`Z$^h`x^Fd)He~ zDaYjuA+JrBAi8Kpe>~xL*#lTX-zw%?D!Kvv7AN+*dKF;^3_6Tbqq%4wT4lIkk6Qn8 z$>E}zYA9kwdUG?Rc2kQ;@d&Fh)U~oQ1w0}P^F{;6zS-s($qLU?8Kg0-E?1)hQk;zT z|5Em3Jg08Uu_84NDF4jFtX^44sMn%0XP7pd<2&mHe8HCBBa2moxJtW{J2bL+^c{WW zj(;b11+1NIpj2RIG>pk|1?tXeqvjx%sEYBrMKyU<#U?7ll*o`_r4>MnvGBVePZe~` zNMHFY5ppMI_#<^ntfw+*H>ythge$rk`j9#hq+aomR=-0G*nD)v8RH_v(D(NS3X~_B zMQE!xZ=k`q!kca=!BKL$4EGU?Ca%T7wa?4YgC z7??|6KT~~S5TL{$W3lg(EQ(tz$^IruO-lp){(6=@2CYPBgv4$#{*E5C`G#2i!yjP| zdisPdOSZQJMk#Qj_^sCJ>>g^WrGP)aUv)11=g&C8^bUlSjYbH#D>67V#I+rEfUF1T zK0*x~#aX@Ag+frYH5lPj>jMr>T@!h|yf>RL6XY|Z*lJptR|7qxw}p)bqKoKEbG_pn zx+fZ7$$FznK3yOpYhUS;oUCzu6OO2d0@xG$&nZDH$hbsH*5^{mf3>LbEY$<3TpD3j zPa+Kp0%jxod>35dHl?Wyt`(v*fHlr~RYC=&722M|;eTGNf3#{gJ1a&H9wVhlOoPDM z&TalAwD>J}yE&CYd!V-1E!5@_2t4ABgQQj2J8Rjk-T{7@;52h`o)^`cH|0v+o*k~h z=HtcozgZ_U5sdoibP?l^!>CEV&qgE?TUzc$>~Q`AMqM3;@w!U>jjSiFsP(fED@FOQ zfDO7(&;R>P4_M%UDq02}qk_c)%eb_qB~y)JZ^dT&s4-@pTW3=#gI8%9L;n~>#*icV zZ&wp3xUwwyG6B-PXCq?E;=gathqgZDu53SViMmgWSQ*?MhW;6xAg_v)Z;F{0W_{O5NG%N@0A+5b zON5yQPGVp?=^z)x^muRgx;EFE1;dL4@LA80fcUJhW1n5bTfJRc;f5Bb<&fIw-K!&b zllN_hP)0#Ji*A7H%}^X#6TLdL*$ywry78^kj#!Lnr`I5NOq*4R7ClXdAfQTZWe>8z zboDJs>$65BQkfC-p&octgydz@u_NutA$KsW5De=0tZ>S@R%tN`%Mq*)F`Z%fejKo> zJ^9)$jpE3EM##=qXPsz7oK8tIM2SDTBid973LC5Jo!a%f)!vKR_@0uKHN|>7fZmYqud|6y z?}i3`39@>xP9QSTT!9r+pOj_~EXQl0DHG6iEeB3v1c|3Lc%P6!sOU?ihlnKOzkTu; zssz7YNI_4EAw8slm5hi242nvl4)+4EiKd#!TbV$uQz?D)nh&s~+&l^4VZ7#(AZvH# z*m!d`iee|9CLx&>&YFKwj~>K~artcKZiipPUAvp%Erl$~GDN|xK-H1N%7LkW9H}exm}5cvIN`D?0ZWWnIVsr)yUPAH`w2yu2rj+y?{hkwVNuy zfnVB~YwWwb(>WGXg@M0qjG^yT5^Ql}!~r4xf6Kw`t@9VPY9wO<3p-Tld)3I;s1>xW zIV^TIdWVS(@8at0fWD)MU(2}BYJQe%p^HxhsxL`y5Z{V;C&Nh)krg37qO{v>_(1sY zEdorP!{w>6cqejQ_hrrRXaqb!jt(MJcTA^Ir|R^w^iLmE{G)EH}QTqkYe#E*gM0)Y8mV zb848RQsDHe91cZ1v;0mGm?GsHaB>Nefef0f=8?lBMBQ$C()>Y_YQ(t<(6iS`Ioc`? z-QO1{1LgzLka75*W?oz&nGAAd00Dpe2_e}A2Q)n@v#w%a-1td9j%2q8 zsf4pX*`>#QKiH;3QsDZi>F!g5luVTrgY;jMkA-+FxmvSx3~RpY?B?@VT$Mg)z_dx2JJMVY^~yMqQ5K-gShEeZgEL-gh+!eWU>Za4A63`)k4F$!Y;X-VM6fpZX8YxPaLjDB;W62O;) z<*P_S>%!(4V6Hs;_DXa=9QDXe<=GFDR*+Y<;;07dR2(w5dfxA3>u!U5pbRHBYGh}j z-6c!n^6`xVfN(!jee^`OV|NG_Zq9cbsRo;#9P)De>)quus<1|}xbA(YHvZf$mU<8~BcanQwz@+;>ici=U@JZ_Qdr)|{rrf6Q#B(|XG?J@F z2s5UnoKUSZl+iA$d*f;q1T$5ZABDfoRq0{p_IN{j=VCm_+9Lk3dKwF zu`St&>KqEBj)g~OpOXxxV-Aw1Fa`>MzxRnH`wy+c_|@GO@6LwdNa}?Ef|0#~RKt(S zyJtNV##HaE$3h$6(Z7~9>uT&*XEPIT=3QM}14JQdu4}Df`QOnhjA)Z7fu%blX6(iQ z9NZDN`j`d?wjmZ0f5od0ZA-s=h`-J=Oe8*M_6j%F_-=nwi=}#6i5ZGZp8eXh+KnY* z`;FYmv5$qs0`p@2gg?+{+(wQ1sMavEvW^>mg|P;+xU2>1iTx}yZpoq6&Nb2>y&I(K zmTySF^tNUIM+iCK;5I&MIoNhZ<4dwk{8gksQH46SszIEQo_2=QAk2^Cf;2i?h#|;> zWxtL66^i5RZ|Llxk&qSik+g!3Pt}X@fm^3WrjFZ>93Za&au5u^oyE;CMx&H9FAuC;~2H>pk!Z z{t95CqXHn#YjlHsTjTWBT*Gu{7En52st4O|VW>yK0SmS#`-cv6iwlP}|3=AIwwlhs9V7Nd`Q!p(ZqkOcd!A5lab znQO-}f$kLHOez%#C>~vj_?gvYA;E;d0;V;AvCN3=t}%!3_PJCMfgW20Yk#M!Th);q zv3OkD^QnSt2+5J{({3tc76YH>t-E4aG#dQkCbQO4ptq?Ixq^${m2S{Aylx6>UvroUO6eFRR?@g;e>Mnst%acBI4S$lu^*_Q!w;N+u;fAyiu zckH$i)d#gT6vH*reQ7_rh>>jjQkX57hBBp5XO24Ua4IARIT59Q#L@QyxK!p%<8)V((A6m_|bmF8$*mqHq*GRQ8fP|{BJzX6&iuY-!YagZ$X~8B>Yr!XaHTBDR1-G%-%-b2eSt~jGBZKV8b?`4jW@qzhnT0 zMYNi*5-oJ>5?y}^N_uzKzkh^ITJt$ma!aJw8V1@#4LabAqg5Ny#bU9$ejs*%x#h&(_zN8e+i2qXPn*we^4aQBLXxw!W&XN}f*dK~6-%85$%m{fYYc>|!}8dtqHe zvB>7cKhAA5ETY(XYVC7$6xLCqdy0d@I79uI&DxxaNjP>`;Rs-}R*tkvnTH4yXe_@|L;AgOQS;z44kF+z z*Fp&ApJ*hyyPh@XK3kh(2l^z_B0f(tm@Fa-0TN}B@FWbKThT-LIxbNU_J4XhGlQ8edD~a1YF0=Otxdi_V)EfLJ z3|m@~+r5ZGHJvJYPeHxM2WU|j^2GMgiK{;lOT>MQMvbJ*rHm3gG6~31H8SH+e!$9G zOuPGeF_DK!&HYjI*ed_hJq{w2#~+Ypx~yBWc_ih@nXs=ddi3%+vaD0C{Q`9C94sL*hdCTd4C-zu;Jo(eFQQASJy`Ll)D3* zc#aQWLQq3=Vx>{#C+F6Z!ovXIf`HpNBJb-Bhq)y4aLVHLMXTPOPd*%;P|P?lFi=LH zUk>(Vos;wG`}Um5@oP4TOVvQS*%J0}ifSHH!0>YYZ+LykHigdli&_BPF>~HW5ie^g zUvv9!Ke1B^mK$pfKN%D?nY?D4@Bf-KI*vpPy~TF(U1MK?M3c0lX}@>9ywnPy(nuvc zeAZhr!C2tmQ9+}Ru9MvN9ZigQ=<4daJ>K>HAC;0XtK+GWL?0=2EPPB)oN{y~jIA0D z(gjrIqZ~?BJI|q<7QD0={9;0hQn0+4gq9~25_L@5X?q?+iUMvE!5xr1;|J3Hf5A!lTN(MKDYIFqmEcp;lon^j?S3>%S!?Z$@ID4?* zv6Dd-Vh(%gRy3CZ9v#;)C`OX(D%@B)Qm|bbIKgv+!aMKmjKYs7$7gn|SRG!sbzaw* z_;s{~)LrWZKBHSl^-zhhu7+zkaaND=S}aoA34>loEFd1&Gp>9XCLC<=As%g*%LZ!* zmp#{C-0H1Hy1|}=jjpJM#5>8vwF@*@yZmh@*|oh2ICItZC8OStV z7VjW@KGlZN+}V;C+vP#U5o}5uBE>L_2R8o;VkYu6c4kgoo8e;dC#+FSo<9eA5Zx`; zg%f{xw|I54pEdAwkS&Xvk|7UQe`56q&zCiY#==lsSL`32*}z846ior>{C|6@gYX!6BsbPjD-pJd!G%<2L`*EvwBJc>PMMv>m8!ch2|%@WYNvZoJm!?M-!ZvR zBkgM8qD{7DdT8KN;t(l9pgl0Z8Uu!*bu(OGru1)(P5Yym?7-~>9g)HKk+DZwA>{bR z(Fnkg_&!`zRKzf`10x~9_NMMW#4wUddgAjH@7O!OxHsl%3MUQ~tNrV6(Igku%LKwj zfgXCPdG(L9wWM3f#)yF8fE=PYXd4{YH7(c7zf7!}DIhLU{F}!kBl08T1)i4oUgjHt zQMG+08Dbb+=uj{Uq8fd{nghn%#sg!#QE054Psi&9NhOFS;3>~DkE4pk>g*xQhS%X} z3FX2|p`UsHQ-B1!v?Lq7ebxvr?a!`wv^DX+LW3WmobBduOk%%*fvXvX5liIos`p z(|1M3O^l$?pxb*=lD>z@fK0nZ*pt%zySgFE6QApavwXfSJ)6{IGe!2!S3VVqX z2WGZUxb^`V2Tn>h3R3cQJ8Syu7xUBRu{&sK1i9;M4OEvaYb_AB-9W@A8y;BIS6)fg zU8qx1gFV1o>H1fB?;&`+;^E9d{a{@SVqwW0A2=MkXhoHd~aLqL%POTGM zE2iH)-fTU+ELJ~a|0Z_+O5M9T_8K_)WP@8-TajkW#xZNgkbDhKy%u5s@RRv*e4;g3 z<)aUkVWV>?O!@55#eM7NoI_%n&WGb|f?pq^{8);BvkJF2Hvd^pJQAJoFZuWILx}bp z5&~4AeLsca$z??d^A&UKn4N6qv^m39GxT|{e!PV_Lv`p16{ReJlOfs3?KjZ}V%q%& zL`gPlV#R-nl}snqoP9vHEgXt646D7~iMe`cm;i?85oJ zrsW%MX;It#8N5>15YLkBNl>q9jxOwO{~?2VQ!1>&`THBsn<#2h~Ut$Zi^ zYQ|bIL8VlQKDmT%+H|>9g#fGOLeVbaHP04_j{;7ghJZ@zUL$(v8T_ z-Q5jJI&_0Hh;+AvG}7HEjkJ`MfTVzQh@>ER7W#Ys=e#(t`Rv)lp1sz(I+XD5(F^*W_ya-heD?t_lsbGT#;{A0 zio4M1je`5+m0oIvYm+^C=3g+o{*VbP+#egY*xk=;*^TVc{AZnYO!Tl5r*-OejoBxr zUGuyyv%-M6lXyX3v&Luo8EyFN4`*$F>LiCfeu&h_xsh|6gwQ`ku7q(s;yRtaJu_wD z!|15F%n61)2%%f~&E2v(wRY|-3gcg0l-R=+8WG7~>P$rLo1<#-l+Ua`z``$RZ%lUJ zUnG5bXDPO{K#ZYcS2o=zZo}O`;ry_KKkXG8`Rh*l(E;x^6LxWJ_t7+9c(fgCoZYrW zkBuylN0iP8q+7o0$s=YHZA=#hPIdA3E6j*KOMSCk=p-xruSmA0L~vBLoVLYU*!Bpd za|Ikc6IlXnrgG_S#?g>QL(k(zFy3M!L9xS4SmgW^nhkG!g#771N2ZTm^aqGdNh zkZ(uCAX0_afhsoe?f){3GQkYKJ2B)5>YiFRH;no-Gzq9PHJ>8ljE0~(4;Y=2ebx7> z7HXck0t%qsa&^IQ$sa?1(b&OShk$ak5t#oFRcn5J1A$JGqh1Y*5FnPGaOs!gb-tXm z!4~{XRT=Rn!G!FOYhGbieYOfhG;M%Qv(y2BJ$F>s<7z&Z45l1&_%2`e)hPRMI!svC zvvAOsxF1HWzG&&j2O1%P{^?5 zhje0n6^y&?U0WgJ68aXdVP(2h_g-UHudxS8DT9>LkDER7q@kaDI>kp{E=SEw{&q|V z<-pg1kKLk*=^jLQ%St#0&+I&`=ybg#RmP_jL_2LyIZL$pb-Xo}{D^)jVHBs- zoL#Rcw)m=e<=XGWBf2zAv%s3+lFbKd5ORh&5omOVF~T^H<)UF&E)MUevNO-cKc(ga z5^aLpP#j**wAG3!Vc3vgK5}gp!U&B7{V=|ytDG3ZF7XDdt~a*kBr~hl92f83?l1r# zlrWsVxyqSJfC`z8wRlC-_rN=IR(dII%NYkx|2)xznsZjp1@dI;VFyZ=$@(F~H&%0^ zt`biq8reO-?n;?TA;sre?S$; zML1aes|K*+2%ZM8;t@s81(A8kW;{C0379~b@0fIQv)RbU2}}xzilyA}9C!SUT}cb~ zuA081wFkZ_eh^dFA$W8C^*#yzTX z&fI7J#SYh(Y51u$w>#v)Zz`WecQvp2oV}@N|4tkxd+Mh{$oAeCXsMhLnqn@czP~#y z9_%axhER`!%GIF+*N~sjTVxBn0kxXEn2cQz4<2q;yiyL2$B_^jmxGY)ye?P+7k8b0 zuL}$Y;ef#)RZyG-E>0a`d0QnksXy-$>=}uSMdum{;YqPd_A+USc2>H?S#|%6*J4G% zX|&SwbqM;<5-esSs2s?Y^9)AuEsKRK%U9>Ju1EbL;uK>t-@Ii1rQlqZkdqscY+4e3 zvk;mrF;w*U4*C3HBw0@`igs3OVa_Z0Z*R`@_Xn({FBYqH!$g!A4bj~89VHw;~w)AI?JqBHi8-r~8CTY~ud6u0(>Dx0i#zetBCk-J!Q#mJywVACV$l%1zEn}R$HG=ogscQMg zqr7Bt2Cmcbb{&rBk904@g6)WySj{yL{v%?#>Zrgoj>u(p(=#OppJmA!z{vhh3P?U9U38j=i!`7BOv$QV4zv@_ndpIc>N?BfM?fyaDh=7kP`qAG3ep=qFIj(v4teqA|07tu!Zgu7Ze)FOTpik z8m%xoW{VpCj=sW(UYAN!v#9IW@~U7e8g7N^+tv2dZ?EWDokaFy`q0+i@d|eO$F+)# zv)z;qJ_}DTp?lr$&%uXe-enBL5^*uHsGA%{IltAy##~fI@fCh!s{I$h_$OJZ7))=Z zzPrckygz_Sf8=An-Ei7+bpHJSeaDLvK#C=r75yy~EuNVkKS>#?+Uw&7DQ{nQ87Jx( zc(EtTQa_yGiQY4e*}(TrYf1!rZ=Eq%08M}QU>c&^bsukD;k&Clvh(Yg42D;O3*EEF zfw&Xh;4YEm_3|IAqC}4+G*EkI1Xctf_iqz)A!=$8b9VmI8o211$L7Q2OL;f7ItdG1 z8ug{aX?0l)s31X;?R&z7yVohjvEluF`9@=NLs#vP42&#bpjqPw1#2v z=b1^cd9d}?0>T5E*5p>GsbJMBm#{G;&2v?3sJjLz}8Bx_GKd*zW($qUlLX))rR=uofGaKZvuC$YQ*o09=VUGDQcrpL)y0uL_L50}Jm=i_I z3@?s*VXVi$0OJu5eEDxLChHs1?G6O*umr)A*ON0(x>}%u`$baY!#X=hW#N}UtTDQV zoWtq%Y+-UiZwZz1tbM!^9_F(RywUTo(d+31K)j(p^cow2ErgUdk<@VjM?X@jsbY5HpVP znRZj*q3vBj*U)bDc{ibl?<}3`6M@dM@wB{{t_2bp9MBv|LZp+s76yhlr}(E=-BrGxfKW8A{3ByrOrZ_Kr;iLLU(S2; zZ_a!LtUtej*Z&9EI)b(X#=x`2v%PLjf^JB!|9LoaX^QcFXQ)Epg^F2vqj_kWNLzXS zn~Wa+!%w_uq^y)Ye-^JqO(w+}kxdsSjK`v09`EH$cy#Q=;G4Edy)?9bSM20D;Mn0h z@pOxn4jO4 zfA(PdJ)>fXgIqc8?mFMKiR_A4kOd~pa8#zJYI*Z^gAg!^-xCVFMt6e4xCez(k4Izp zn+phdnP#olork&%U=4r2)o2}?gBQU1^Lnb5b3VnHm$h4+mnE!8yG2lqQF4z6x^-!L z7%;k>m*k)>W>HR9Eai#^r;aYR-rcnCZ zEf@%mOIY`rgedbGYBDL`LjvwT7iLZwApk!mB`ml~emMJKNCaE*_uk&iv@{AAXB9{0 z6h46otGNZ^qh0J0{L=5R=Wa1r&s*3qH0%FB#4rY(qL!`dsZ400;c?9Vb&7dVfrpUo z7r>)?xe*yPS3&XhJqqF5lWtugDSA=_C2*TpYW&hcPgWWEMghD|sO*D!mTdc)j z)>EaQa!>jm@3Hz%l%EJxaa|11%+(Zs254f#S3aUf(CUa(1l&HEN{^m|^ucEcnvrlZ zzmG^9;=Z={AMF3%b#vTsU+!4(Ae_^DFXy?{9p+2^x%0Q4dEw4NYTGL1ROBuFu!oi) zZDTRzFYHMF@5;wJwmZ&4rdS^t3}&fz=kTh!UwyeOOVB~>U{pDWFfT#z@;e5d23LTrO zB=?nEl7BW77a3SqiPD+%sda1o+84CdRQpl<|NdicTg)@fohA-q4+^~-q18`Mv_~b< z0>OO{xNv`b`Qq)9gjHwTDRR!CC1eR_-xQjNjQm`${|yy;j55OONo^=%%TmD`p}`~u zJuUX&Koz(mZ4y?JAKj|bi2L1__{Y6u%rpaK)KgAt3j*~Rm#6A|uT>txQM%7O%N^5o z*_{J>j1&3!-gJ2E#z_~lgpNsbGDaZ?Zm({dU2e52>RN5Wwdkj>NC3-oLZ)e_b!WJe zi>q2|los!f6#*N}?WoqVC|gwA>xo$xJpMr;6K?cW>WEHbih})XF2k>s3k%75bEehFhim@Lp*| z<|~6Oq>(%7FXj;(UX~-&_!{!6SAU3bBJL)IrIE@V4=&}HhSV`L2+j;}h-lZ+!!fv6 zejWAsOg@LCI{tFTB*871RBI%^I&@hw-rNW?6w?onDMpog`rPvgE+#SVxd0BZnJ0!- z-Un4GvbXswKv_=4LHjSRa_%o)X+t;t;=(eO*Qoc4<6HOGOGEOth%-Obbb@FN1u%)X zh6h1J%{1{D)lok7vU)vq3QSWXqmyk~Pp>r_eZn_p{atv4OAX+vwQo5S8G!oZBMn%O z>o}b*RHog^677!nKrF?s`Csr6ml<98a`=PXgf0L3?GByeJ()MGH-1r>1ko-E1rh~a z40fzs<6^fZ^%J3ubzL`IGOB3PWO&C{_hNQ@Q#h}k0vg9B>w^u9#Rz25%773l0?_LH zrGH3{rf_I#=lNtZ8Ddy~Px}`NbQAyR)m&Wm-}-42ytps0Gjn_P0<-IG$})h}T+Wan z^71sgh%x2h86KwoOCaLE;B^U>-|t2dD|d-K@h_4@{>>Ru`M)?ez%Bh7v;41NeysR~ z=eFJ2uhRHh{WZfZD!wX#diY_N38+_8`RD&tMSbI@)mcqm13}k7{3u9T|3x&OJ-GV# zKZrXV1ioTMty%V;`Mz!-5jKWpCy!?#G>m#IJR5mZxbprIby{-mm~L($GRrmy|X1X7k5`tUW3HbQ@uQdIs|3VaRHh!XBX5ozV9xWXxOH@BA8% zBSo<}$FlLb^&6MiYwSOPC4eQXgj{W6njU;j#%!M^qw-++Qch5&@F`UxrU26hR@0~^69nH^tP9T)Hr2P zJRAxx>`?5VbZE&i@(v>S(t;iKR#EP`!JEuqzaoq?&5ed>9dG;^Za=MuJ9^FEgRjrks9DeO&RreYcyu&ASU}UrjPbpS~O|VKxMRZ zf3;d*-i~0N@=4r0-h!^oqjQW{N@-A;E+cXzQLRrewB$t!o?o_Y>yL%n zcZ0k^gE*-HBNRhgnxscRixaiZ*1&^0AcfsU;Vp*}j3HT8W!Y)6R)cO^X9Dh41fjCe z4_vrC-XY-|ih%+J=ByH}IvY0b}vY-9u>Ur_s!f zOjBZAv}VHvh>30oQ99#O)xJVd-}q~@zR7$rt@;z~QJgEjM}0(si8{}D=C1})qU+fI zQleVtbn-EY7F=E2WZ+i!^Q8&up?4zTA4#Gyd!o0jT`4l`HN(q2D+$prm8lqBJ=)a) zd-5vt8|wg^qK^~q4jKPSz@TG|zB<}OdUKB%qIlBWA=isuDXzy~wc-|WRi_Ot+1JE# zT{lwq*TF!R%;aK71mpD&A8Lj2UgZislT&a5Rb=0Gy}v{SAg$rtxp6B9)DPn5L{`GV z^%yT^VcmYwD@Wzv;w_CAxev zxfk)p4&doLCXD}*H^H>NuusF+Hc?A?eo6HhT>ERUGH3!V>G7o~@)MbGogGO>MB3uC z)JaFote*_46^qKJ1p&?JCP-GV?}B1QeM}A|keGzpjfbKk{pQQ(QwOBd?)1_u@tPw= z3UTK%sJS-@Oc7iH3@>d(8opC)M{d}twj!N)h~Tm4 z9FRl7e(s*G5oaP=hnoXb0H>z<>;qbWN-_)vwR5UC_BSaJPoL9YNIK5hdPZ3?`IZjI z!c_@Vu6^JL7a?9K{!1ZD%Sh5K`y>*^3_jrL|A`?4oXMyfcYB+Psh56PqT|5P*4~Tm zNbqa*=DNjAMt?EB(H>6ELyQ&86*~BVk6D&&F}g&i^@N! z$r}G9`hcgLEB-B4oXfQqWK^~uc6>XuZqKW}G~5h15i$WP zpsqL(Cps1Q=~ZzM9hJ`ZSW*CWU^aD1R*EtigJa|DjXf-7_W)6Wx_~JxU(Js@Qq3D< zMDi5%8BdU$T8tzhbGn1X%;j)VkL~QF+aEUKieZYjj>a$k&JQuC5h2b4cuAg*c~jhV zo3Fg2!zFCl%gZ1;u^2ZDh;E)>F+OC9ARTO_&J+|?j-B3bZK-!HwY_g2zwaCyu&*o! zm7|*3_n}fbVqLX@+6pcP-c-o#REUT*AJW!+129QzQ}}Ub-4TYLS44gj^}eRnktvY9 zo29;qb=fy~fl>j_K(og96bbqipj6~y6hN_0)ahvI=V~WDHJW11?uBfg6`ix2&zx|4 zo7Yg;y1d1x3bVB!Tc9gHv%+EEpVZEjLZuLz6&n+NQOGgY715RIoJ{oLg%nTUYS z+6Ubb7el4=Fxg?l^3pqV8n`@>aM%#vFI zybWh!kM?Z2KG=mVfEwkET}eK{{fA$2y<-P{26or>w?Jk1v0ul3N@j&WEsDN)ho`>8g2-Tab*owKe=z^nAhd zg`X)=PB3C@c6`i=EaRB<0`jzABv4%q^@(SBs0wD5n={{TkAF9(M?q}*CQpa!dc=U3 zk0B7HXq;qg-&tqI9CXO$Yz7K{uP+`+i5{hkLMhWmaPTaq&%jEVP2SmY&h!7EMw1*a zFlM#1(2A}{ce<|>)Aom`PG&{_NMTBXv~Y|M+l^8kj_9*xjYo7!9uxlG@puyI3X3m7 z>Km%8I?Ds8ulPs;ds0eXun<-}Dh{q&WAb(k{iW;1#TERx*Bp^F@_u1_ z-l37EL6ZOgvna>!YlidI^ham;CHSQ7)!(GU^QkWyr4oLZ7y>&sbr z{}OYhkw79O;YkQ0eXWy#202Q1rodQ;tP(EyY`_><%HvPumuN<=YHrV3KKTJ2Fv6hN z0LAxLdG+SW;0AMwxl+ z*pX%$At72lWpJy*0p|4Oy<`nfdc+mo9{OCJTX+ICaar;4@*Opf82vHv%*BpYT5f3T zi7O*u+F2sE4!x8y?_2K*diadoNGZJQJCxMk_RQjkVl};^5K#J)<}e)4!B)aSi~m(E zZMDc*^JS|)t_{f%!CcIpx}?hO+5)=2Sq1ub-i1v>qOCxC^m9ms{^Q~X z-R+zH;p{{m^Z1n$eKL1o>eb9F<2KSre#5J9^n&YWc~uSW525?7=WekHJcQPq3u=k?u4X8-3R^ERV%u z4})0NAu-r1>811V=;aHkqnA8ovNk40@(fTd-|;Hv)o@mx?**CWqkqwC7j`rA{AX$f-W)^?pLjudt09 zY>Y3v41Vj2ZJZ3b6)kCzca}15a3RW9H`!9Dk-l=hjprZ5$`Wl4yDOVWA_bWUfHJ~H z>)w0|jI^?rPQ2_1v?Rg=Qy#yop9e?m4N1^jF%Otg1Lo8k9{1L-Xde}vxB#2D&Ogbt(|K@@AoFpuE#Ar77K`=)ZLPO+t2bUviB+ssQmq?^>?%m-Wvot*mArl&n9^ zy{aH+IFlt}q@zuYkwLc^vmf1Nb8+ARA_1mPkt`tjz0OLs%~EINBK~r8`aUhw-g!UK zC?DQ)TtqX4EYH^TU53b+;c8O)(<;;nBj2%>HW4PYFcpIhiWtcr%y`c#*Pyos){b~2 zdas7)ysuK=mCcHD+SjO} zH6lo)T9FvBE>v2{N1q8dh=Cw{=U#*gH4J}ur~S7jNVKGtGP)Jp>h)e75dY-=#poE`CIB(@%j> zdn)nXwqy4U0k^~Y$}1mC{N09NZFZVvU<>J9CRqO~b^qnN1~~kt5S*CAc39JN!RRdU zQtN3kvwbG3E3cxPO~k3o!spP`VKYh}DKspZjobOCStHrxm~v>tY;}h%H0uv>X333I-YhylHi; zSg|ckXG}q}H55l?f?K2sr@3nZQmQW4nl*)SJ5|`St64REH9|yA!lV%dpLfzWBv%Dx zoQen<&MH+?tY(Vl0dA#0AkiV6sPm3KOLZN7D}0ygHL4Zg>%q0M2y6YGJiph1j>u?; znq&bT&#>r4-;YNb8f^Kg5W!-Z9;;O)sJrAjBDjkWFD7v z_8ont;yN-Dr72%wP8ceFKgSyHn7TNL>#Pd>B1;TYq95)DKdo)4`(#>rSa-&C8()ET3JFc?D2pxUDqI=nmA^VIf4>^8rVpFQV?|@Na}uxgE7^4%FWc zX4ldL4afT~tYQbPwxweD*PP)7J}c8WPUjoF>1Uj>qzitUxjOHihhvL+xPw-n?=ZOqVl*;wAy$nCZZ?b0rHxkboarxU zCxioMbwqXp>&N-g#U7aUR9j8K~HK@WT(}`mRZ|Kl=`}(P-SPaEbmLKmEmx z)K}K=hd!b>qod88TS*z48JxZX)08W@Q#Ic@`skAA|bA|E!f zk9ZhZ=3FT^2{U2z0uc0EFzIYR{g$yZ#A=f+ks?sy&bDeiGyO(J@=Yx3@iI`_cateBr$$3e=&;V83eBO+LtcOA$9T1=>KOjqdm)|9g>&UQCpz%? zCt$J%rpyzE)&wW~x-lO51LN(ApN)3we9A7|kjxdCsIPF76_2tvba`%jz1=p<1dqI2 zNcrbDKD}LID3xKd_$Y(1%`eP(#hg44e8(IE1VuuOQNQZ@3wjS7P1hyLwA7DX= zOJ0|L*s8;CTu`x8r@U|7w^?JAUtR_ z)mmnwuxz?Zm4Ub%5G{JH;UfJ#WADh#@b~R3?EuyEOMUxQimM9pxm-It=I61 z!|E4pKl_7;h=1n;AX9|a*0KoAES!`yiZE+$fn}#73r2P!bjz{xc2Nc9D)R8HRKBB& z1Cf6`24~^#TG5+!Hax#1Ww>6FA4Z&&-A|3C$zW%3m1}RtN)xO3SXAMjZbp%`s2mjK z@@!E?vz{)c!Jj1j<9h+cTx={K?V*#s1x}0_piO%yTQtR!yV+at&@Zsja?5QyCx51< z&X*kTm{(jpo=zNkWZwLHOX4w=`)0-Y;(KpphdVSL0%T-ZiVuvX+k5U2qJKRNw)0qfm0ZtJzdx z@W=)_^+Uo|pQze8go?3jqalyl&FqdyI9byhPLJR?c<#egR9DHCW`&<)MDog#N$ehAmds@ zt>Y2H`XnGB`iXpD_6)5 zpJQ&VqwoDp{eQQ_z13hOU>viWA7)|GOGY)rO^r{96 z^(gZLHtZscH@aFCorWUvc$3$YSjBwgPhdrutbWrtOn>#ZaLcTvi5o-;B^(^INGkEG z1qn$(+*R+&0NHH1xNXf)3F%{$xh}I!O;Qk@Ty-Apg&EDc8X4Rs8u)Wjl$y069;ps< zXxYD`Gd5lrez#eO9?*P@0{IvUXUmIZkmB`IS-D1}J=R90%r5248cjn6?{Y9LZ8S)U zanTtEoo0qVlQ;(`7nkRP=MsG@S!`LFKs?Kh6s~NsaXe4|0*1gag+Uo+6ZQYSW4`)` z#y7L2>RSpDLPe@mH&^8PJ+0T&%d?HM<%I}HCTqn{xrUcg86M$qjrt*je&Bv)8W}i> z=-E*2eRDIj%2_3nD5gl+cbj7N!rS)2+5H;Qbnv=6CnQQ)IN>wrrz5t2ScDTJ#-Ms3 zwETADy%Ygjs$%2Pr63Q|WmH97j5J(~T62<0N8@sNQD}JTgYb5-t63Un$RMEkM9}jI zr}3TYVHuCKJxdKZ2nAC+x3yboMgY2mKN zA{k)M03%9!MyA$J8IJ^naQPgHd|6`1a?)xc-M1g}_ol+9OX%s#uq>rsHaO_rdmj3qg-cIo)vr!GU|}*aLYGA>ce;Jw-Z;C;N;Qg) ze!Hifu#nM6PJI7!vX1QhDQ(S+>(1f#zP>*MevZ|)7{M+=dpm+d=!1DKO2P?3CdJVE zV*=7_YCB%VO|RS+Dh{!<>x~bIh>BURq1-Q`*RK-olezLap7UjO55bq!E=Pl`9f`zWM#xYo#&_?x{pzg^IU=xG?HY_t3}aR^!*v4k zQwF10X9$qfY5b*F-raHsiFuXfKt*L~{E+u0Jlx!oH7U2_-z7Qh5Yu zVPG>ja5KX=z+ciP285|Q_q_`!WnPXN0|OV5XZl+j9+eIbHpYD(xFYa2J29xbi!8t0 z`@c6GB2<^{Zs*R1n;&3r0 zm}z^SE%f!09?S%2$(D@=<_;S;r;Yv^kv_GXX3yeH8<$;m@2V}M;>J!t7UQ&d+r81e zF?=n_F2rj9j;@p;xjk@naoX}#iVY*Fo#h_J(B&_c3M?#tFOaHWP6~qm&^$Kwy&)_0 zr!gM&Dz1S$c*&QS(gu(S3li;B(&oz&k~Gg;1CEun%NuWfp(8RzXF^p9?yq6JT}-bl zMtXfZ5so|}bu#*=30T{@O_l%V4(6ok4E+72%r*ykR;C#?b`KB2mswz$?fC8Upl@O`zrBi|J;Z|s>)DlX>1bW zxz?ScxHLOOEEE*TV5^cQj@0hPjdS*uEEd)|BueUgBdDhG5p^9!SFpN=={ zAtGX(1+r$RiT%9o=+`DEcej!)9Sb!W`6q{*w1GWtpJE1xSwgh^wk$K*0YXyjE|cVE zU%o&@qd`)Pr=>FNqI8WKS{UwQYAfb1TTX{i+1_7IJZf%wjkFXJq5wM?_;R)xo!&J=3)VE?jy$I00Wi12uZaAmMeR^ zN7)61vmDZDQc_T}sN3^MBL&Ij`oJ_ zBMga&CgmYUsT3@zQ+yV#Vc=0K^UkAnr@Nng%7axV94VXkKR6yr7_$s_FbDwn&Ew)7 z$PXUzcEhK3CB8kgl%!;Ba=@BOX@$AUiz(#Kni1~ek=CwR-Yh;INxl+V@xx>T>4nF8 zSL(a5t{WQ8D`u>)IYTjgg}MleRWgz^roBB{3*@P{g8`M#;GkYY@}6z{MVh!@0Tlq@ zv4Ek8G|3D->GJId2mctH#}CA$?vb+IXf#lkADATXR{YjOtPc)F9)-p47hwak%+fUV zW;38TY&=8781(Ug}dHVrNgZ&vN6K64W0S*E;P0rz{)+@&I=U5mi0vx^Xo0&1%IJquQ(|tTa&g-4sg5t& zW{sG`w=Dj;t(K6VQVgh*sf(pKT848S&~a%$oG= z^FM(Kx%4*tyJ*rbjIE^>+PyAlyv*@p6>zOtX=jdAWfXwfMjxExEB{qD@|vsI z*%ftHX|%pjR6a)b@Ssx3`cByZQHwrTm~T|Pio-+G+lOGl$bw6 z)(G1P1mdQ@)!-tpAkih z)Lpm+7c8~~3rlIC;OzOgJ=P|#at-lK{mn6im56juG1XugcsPlLIcKnG)Xsv#1KUE< zui2g#Y%Qh8AYbNd*c`EU==NkBPx^GX)739kx1G8wxTHs4cOgVDTv$H;GO#$B@>a~SC8~>oLbig$vNDaK~))2SMfgb7))YQ^CN9GORGEzn@1&{@!W9wdMq+DxqAU;sebp z^fzSP*xkL?UBvknO~|fI`%1{j_o( zYVDM{)ffSe;ERN@Md$1fFh6OL)mvG`yO=gxL~Bzoupn7UbeGQ_ogF~=-Vx*BH;OLl znz!krfFkBmK=IevAxopaIdxtbZcQL|-tit8KMr2I)wgDiCAY2Au$d^thX zSyP}G9d3o7brOIIMRa{lxP9P<~->rE4?wYM6h}EO$mu~5U}B~r^v>~ zd-+o^h9_N{{Bi0`G~E+DfSgC5KN8Mf`E#~{@InW|#B*!Jl*joQ8|ERKzw|{s9sy?` zidF&xznwI+|Jf(<^Cl;|E~80@K^6-CFRpN^GWW+)A4>>r7_!j z7F8*x7&Pa#3k(D@C^6Fy0rQtN=Rz5~2=u-A&y9u!P~QWVu=z%NmZ1|SUE1ffh6Mv- z`N}EYqwZ%adV24?^GT%X|2lt2HhM?ACzhFdh|1jG%wez2^;d-q!I$GbO8CWYoz6b( z$2h-ERxMx*9ms6&baoo1O_qA{I)4d=KTKb z6T=VJTcbST=1`xDYi)18&vYL2MA=wff3KqS(hy&;|1C?>Qm%R>Wygb2X~0$vDmv2l zRDc=;a-@`k9pGSao%O!Ft)WFAJiXZJ$JxBG72>Ae3xSeUnN9y7dNG#pi>iCgM`Nbo zxDW9??-^%#A1Ef}!6b(H#G~0DH;@?wkV8hKmh*U_8dC7YgN@EdIiDGza0ayDTCs>+ z3|z~Gv^zmQ@8rg3hbykb=wq--oW>$#O#XBd@9r}O^lvIk)467kULMF3o8-5o3o-H9g;q8-s34*iOFTfZc+Fj#%6bH?3n?)jaIV=L-VNO(j`V29g!u59<&!Wva&dI;_j$p6;) z6r>mx`3;UgdXOoV`deCH;!9ZbB>IoltzS$pW9Zh_{*JK~y*R!jV?87Ivf}+IVndK( zZ#d1$;{;!S>6Bv!ar6ESKii~2y^pa;I^2(|qxxP>+@2jlq20cZGiP>g@ok1iY|)x- zTEJHdJADt;FkZx4W3tc9Y6?lKq-OU<`Xt7l;;g&&<{&ctPtsr8&j*Ga&;IFzIn^iZ z@K*(3+N;L3nwfD2=#VxR((4Db3~=`alJ-$aP-rcGj~BZv;kJbP`FcX@spCeHBUyxY zu4@;(JRp^CIAqS24bMv%zYOu0e4)w@3aBZm7TiqQQPPa{O}67d^&8Nk(CXwL#*uLi z>UVPxnQHps}!7fh0 z$MjbGYLyqx(_s;wC4KeV1)gV-tfu_Kq+76uol^a@hd?HqN^qGq#Q^V$;;D)!+6S9Q zYXG3pEZC6*Tg;_pNFOxIoF*&yzBSNN4aU{#%YhRSTVj}`Vb`A(eLwvAjiHE<;Ykk9 zxO$go|K`4!4C=Zfoq>>;{m#eP7LwR=?tQBB*KZz(ydN5TtdiQm=J}Ok-brYa(=0=F zSZ|kN-ajO4ahHH5#YT(hL9eybZN%OlY4qjg24|XTslcXM#%+XJnJ0&U~86Jma#5s8L8<}|;HLOMtI!IsDi;cC*-WADPOmoLyM!?dgj{v>`OrRX#F zLy_y(G#=P8alFQ-2}K|3Gu##bN7{-aO$J$#q5FzL{2k9l<7IN(Ap%cB9=W0?n_hgp z*O!|P?3IeaJR9nOGYY4Mlp3hOlV}?zFop%pB_h$16o%7O6tn{y8kXLJsct|G{k!oj zXu#gtUSl1N-sN`FpiI%xk!YQm7`TblWg7Pj-m4C{cUke#;YyF5Tx&im^?+S#SHkG2 z4)MnVum^d^{G;=N$4thLGB7sf{cET@(DP(!F#-LwYPx?FFK9vu*^AccWwW4qbp9mV z&@T(xjbon`fyj>;dLi#r%wN2({#Gg}pwiBI#iacED(xu0msKflGvAEG zVBAW0khr6K^!M)PWOe7E*Ctc4;eMfWn_&ZMVsTICo{Wie@r#rhk2&HJB(ifSyhVTM zao3*A5Ks!p^hcl3p0n=6%*+6Zr5%5>V$$a?f_%whL-0yL-Q2K5qLSl&KPl#{PnYJ~ z{DaTl4fUt%Q;fJ~OHp1D{6BQPWk6Kx7xqmz(%s#{&`5W8N;7mQAkrZr-JQ}gfC3{a z-2+Mr2m;aq(%tC0$8*mAeVz}`SI1#?-22{ZU2Co1H35kKaE-Xk4*JAVoB(gu?zh+O zXqAYq6b$)@jDc+tIDq$Tu;Zxy#RC@?wo|@~<4XF-hQT-UcB8AmA_pC;(uTzIdF&;0 z@_~}{J6k{}mRM`RkNUWW30_HuJjVZ|_7OT`mlC)q+$>qw+nQ6rs6I_jK>tmujUP|T z67Ma#6zf;adR`>2E!9PFE=KDSvv**BEoc2LT|T$g%F#!tIo;2xO~7pHaq7fdI`Z!c z=Lf5j9=o+(f@o{=D@w*88qB0iAW1$B7TNsy`+GYdt*_hY~ znRZG0`@}wZ4Byu)%1%flpLb%P)7;&&0V6E_Etx`N|I1P-DV-)b!+D>m9tkL{sxmO+ zOEbVI?X7`BvFDj|CsW!ATI+!ob<;FUd3<->rAA=%!#RKU8KG+Ga_4AszwqBY4K?%N zxTu_i3B|)a;)R&CcI5wR6ScNF$+5kA_~4x)@D5G1mXG5bgdbYQ`DrlKUYavTObaZV znNki-guRr(ns>-7xL3Z==`StR4OMasSQUVc;P*=&DXf+<&zXb47BlGRdux*qLzJ-i zQZq1@;0wd*yxCKeHnN8#rgV-^&Lou*D>kNJ+f1|TXMABN{ zEZ3mkburM;NXelTQcMVKk6OqvD7Hhp2$nw-r5dhpM93={^1!iDl@ zSc$IIKm_9e?iIZn?xP8x&$S&(xRI*$9m;WBN-GH+c}&*Kq{^2Uh?|&sGL3WU^>9iU zR>(ddMHU=qaa`0&lgtN9_HFc`=pw)1W1b7kL(K_-4#~V%oad?l9MFBRr2#68yYDrd zr_WXo>U(y|pnUfv=gS+mEo0&xQE&|~1{Wk@;0C$5Q2uxN_@^^4eVlTIxSs)VCXT58 z_j*jAD)_93ODl10F6=_&*4b()J}&Ms0l^6i-Ss2I&=VvKE$o^^W@nu9K&s#*0zy_v z9GCYp6TkJt;e*8@l;^ zqME(p*~(sBZpMMHR%lf%>=^=)d5iuwi40!OwD#U`Kq$I1M~A6e4r z>q0i>LK(S@<~|kc2w2iVmcEXWDi=G6H*AJ$G}1$}%ltDFhDAC(#tB=h26|n* z^y2@;Z)u>g`WQFA3~Cx+yaKWc@xg`ip~EWdcM+D)b{?6DNpN}(sifrwySscID9HeHCZxbKxxIH~mX1N>P}bTaf_RY#ih(`e6AbZer)%c}&7gAahV*RP zvJN(~9FE?J43&Gk11I!DPuv)QVLSNrhBYkr96;t=f`X)Kfs7JvLhuiB5Z3U?)B4t|;s+dFv+)%F{pECgXgE_)wjM!hiYj0GvuX*-k8taE zuD1{|08A?#J?84@+nS^6aV1CyTBi?DifE6LjkqvemnEw;`FyO#f)N3LXZOnEoJL3i zY~+6}#n@ChjJ(|MoE9*4gM+j7Cj-HYbf*YgqIb=2$7AogeS;0$ULUL(ax#8TMhfu7 zo=d=RPO)M7uc>&x0r7U`3-Di&Os$ZeZ5oFLHu5m27G?$_o;t|q))|B=uwm^6^BBp_&W__Hwc+21=3`U#3 z0C|4}0M{xE;97Ohfp*s3Nt+oRSF=A?f0lZ`&*z{K8=S_^sVMUxOre`qRKAG_rl@1qYhGlRqN)h*F=R@ za&*+@S7nRR%Jr?2%VkcX3$D8fLgo%#nd28Fd5EcpASZ?Dl#-S5@8kDDrf55mrLMsQ z@V7~wJcdhrq^Tuzvxa|=GdX+OlJg5z*>PvEpnTAaqOP_DV{L9 z+qXztvicW~*f*xH1Q05&XIep10(dp|vs?s_*u8o@5k-2RWY5q3Qlmhg?>I>?h?q(R z?t9y~Ym)N?4f$4_-P-`LHfAQ`|ki|-tD z#gcQPu4e1809=eI{x(dKIIE3GexRGQQyz}z_$#haiqO!!Rgp?{bZ(C_$;Z9}x^*Tg z-Fv2WagWEYKg8ygwq1R*A{p>m4&;P$rF?sAZ&aF3jZ-u>ix$s;Z0qkV*z7xl{K(Y- zG%~!!ZA$Q=wk$s#J&Xif&DO6b?-@7`yxQbLB2SZS1fY!D0FE2iO#fSX=omR8Qv=rZSKir4vGHn53CF%9{c}mbDcN^NA;XyA=X{CVzq{4b- zynm~N9@k+o#uDHFj5g(63t1-Ir5xS6_jRV1%;^Vyk-?V~u(Z~Cz-%|Tow5DAqoFX! z8~&V*Ej2n!FngNOR9EA@XXSWz^7Pj)PW9ISx>AwNH^`Ybk*vI`r;T~-^ee4-rkEkl zYII#mw#pp~boZxSoXiLsi=`f1x{mL4V+J*k_hM=I=sOx$pewgA3UcL{%hN zOrLgqtJk~HcuoWGZmV4-cPG*bE2x?0R?sw{&5^up}ZFGMcI}=bB{~A;gtm zZpo0+?8edbu z0ii{HRYE2y;ES;;K7eQYHr>C~*U-iaR{H-hD+SkJ%L5M!@egy|7fmWb%gu}(rq7ws zazo8M=N6eDjf9APS56~)C2MJ#k#Mje~CHpdG z&>m-VIy%WLN|HJR8gyV|(?8n2AVgnEh}8^-30a*06#Z#wPQh(Zu0u|z)IlUJh}@< z_i^(uj-Dm>j18{>X2TCo=Ci?_7lh+qh`|t9U z_<;K;fIEahS{+DALIPODQ}j7Vr?bn+(hS6?0%G4cQ2^}$i}~ax+MQ%a82_?cXYY76 zbdcR6qanO`z*hRxHEgE$Gv`%0GSa`jq*h(ebs!at3)4 z9WQz?v#BrzjO+0`q3hy-B_y4_CwhbJ$xZ;ize3Yc@jZ3O=O5KEF^Pu`H6-L2Vxb#k3SHND#yYY~TW>Qyi1PbZ*sFu?xjt((Vd4 zh0R}WMydQO2# zh>42%9oY3VdKZU=^I-x`dJ9Ucg#h&r(>R0o#Y?0k3S-W<5E19U!LLuOmHDyMFx9d^ z6^7r&?)i>BT>(pcmF#Tr0yH`z4PfgK;ITRli7RWf&4ulY z1BHy3=Kq0y#GF$4AlY8$NueTA0Wy?(^1Uh@Q9|B_j*Le%)IRvt$glvQjJ#Wb0?S8q zwn=jqOc(@xEo3^PGFBf1EZ=~Q%wnACO{xx}RR+4F8o>S{8@-2KL=e5X#yCz=46uU^ zVfxvnvw~|?vNG26K+Jrw&))E>1Wac6X#NByg^}ukk{U8}M-Cud|0PQWE4rtYnQsSu ztwm!N?XD4d_1M!k;Z)Ntz|;lVi>Y?`M4?4O_0E{I5}{Ml*V)=pobA(j!aPXOO5!}A z+GP4a_XJ$ZMIOw;wd2(s$y`#l;|E8~OQ8b(<|eNDEt zI)5EJ#>l9!V=v4^gkR+0-j&k?jO7ryv`4oIAnW;0{h-gd#eehAd=o~q2*J9ygOEe@S z{_VG|1&w=J&YKZwZ!av_*Sh;&MEk*2o~?7gRC#DT>m~HHhn$;w}0T-(*W z{iYs*5S9LPtj*Gs8oA0QC#qm%RRfV%uW&^&moWG6F_Za(WE9QwD@&|a`BpIC3;bJ+ z_J$Z3FbBr^y`~g~FMu7o!PD=X1}ffGzbE_UtyjRi~r73 z7n|o>`k!R856z{b06R{u<`e<)I7G>{O1BPV$~ja=Aj0h3_Hy|t3`ZJYyf!SN?VB{Q zxbDwKAi04vJsXlS1-Uh9UheQ!^kFX8{+C$w(B*$hk@NG#mCXP>ogp}my1 zcLjnYUK4pM>_l!xRt666%h10B_bolGNV%cjPyCB}hG3pVGefG~Si~0$=+}v7*oVGm z6umjTqvi47H%cZ;#t+hc_lv(GAoppz?xI1{Yv$icZjT&8!}K?zdHe*r$ruaoht>5Y zH(itZqv5(yc6GMOG_50${Xff*U4*$-`m=`|%k_d|cM*xpm61Gpg#Cw#BC9Og9<{J0 zY-Vp&E64?5S`xV!et{vPcH#5lUqo2ayK2?a{|nPiAb@K_?4`Ed~x@uz7r zjr&(`@qK123jiy>otLl=V0J1KQowak9MST)fQfnTaw6Pjg9a#b=qu_&iLrme%dW1= z#j>}%k5wjAW%W|pM$ML&W(ATwMQ(1D^tI(NiMrj1t7&mDK>;KM&0A?T6Q=cF!SrG7`#d}8epQe$1NQt95m{9hlkzC* z{gYt>F2{h*{X^bjP^EY~PY@KnZPz0%11JOlfvhxm;_Gy+ElTHSAsYR-z^>Xtq7#z0 z{Bt-Z{QEyK@R1 z`vT^TK2$x&hwsl2Lm%Grd#g3$ecMiJH^}y?Z6kwKV0i24Xh}8Iks~2Pt1#VBp0?*{G*~5VH;` z(aIpSWd-0R!8qi0L`S5aF%E?Yh2%yaj|d)b?k@!_G1zLXH^+WO>Ng_-bv3`^^@EH) zd*KI3RG_Z3clHo$bM8@FEziJ74fNO)m2JJ5sAK-}%6$IA z+Hr|d3hWhIpd@JGQM;!X?QI4TjLHx#E=ncO*hoD9Z9UjW89XBC(QjVO-WB1#r(7Un*ADF*Y)vw)nZD+1fj~K2DIdIg>dth`TN#d;fh(7C> zWXKhd*!r_bQI(F+Gau#%e-??9+NMNA`Dtc);B#JK=bODop2TDW$Xh-8uiQSt(i`~E zj%?A)S-hmpNt&ZUmj-$p$dN96#d1E7Pfmn7(Zt)lS%SBFK)Wlvr#qKGFy6vya-e{m zr6^rI=4ZU(x&sc=&0g}Up+X#8BAz+suwd0&?qE-{Jd{D2!LuP&T&v)giqllAOdX&e zFjO~ris&-iTR@#=(!DV7O7lA4veK@n@`gMsp=9Q%+(_b&3|2&M6`S8+)%5zp7pg%z z3|N^IvW*Lu-ZXXVNDpP%vZ(R3A6kP~pL`;U&-W=jHh(#~7}!yGDP7sDDr3g(@LBu7aefrf2O+E)gMWm+a2fezmO#gsCKLjl4-Iy&{9_g zIaYtWVC|;=Nip;wna(a>k_Xhi;ZZZn40v@uQ#2zopwfUY{HLo@`0Ne7?YK-y9?Oo@T9kqcg;nND@A&6)->3Mhkz+vv8;loE`G?O=@3miw; zTR{YxEavYQXS!?2Kju>}4iW1W>W;0x0@*VgL=f^-kOBP}#ira3qHeP5i;wTx$@?~h ze2KAkVb4>ibPG3@?}+(=sciANCDhFmY0q8mBDoZ(<+&}J_!Rk6B1i;E$%Y`})uh$; zyWBYtmMN(TdutZZ_kX1;8J`(+JsSlN*pV z_a#o9o%CiVrB;&oc<5o#!L8+Qr=7N>;rh$F_igfT$p z#Na{86Sbr?^trLBZ$PyPqK}ceIC`G!4N#kvT~?WjF78=~L|JbtzwHOCK$u?Dlmf?O zY4DKI=Pp?bgc0_ zG8|Bp4g9k3(pOU8iJC4ZnZa@6CJ9T_EcX(F1`?k&@r8(m1_92TrJ{y&rd+A-$@}f# zcPu}@r739ue={}bI46K?=^&t93_Kk3_z9Y=3kHpmaWVpkwC((-fPb4y17qc^8eCGG z>pgBP&#}}bC@b#Tf$eqpU`Fa0Frs04BvnVOvvTI5SP!!Ay0_;rlGk*_<$UFgR5)IH zK7Rj9y}uBEp22_3s=yMa5?T^^hUqh5#Dr!{^Av|u4M!aRy23z#8H_b1VqpLrskNd; zb*9{GfkbWCDw|rwxzi3c2x~ELI1^`HK)!@HGo~*SkNBu?aPd1cnE3zko0{#qRG04< zm3sZgX;j0s_oZGj65iUtk#%C28 z95meV_H_4I-#oX7gi7doOiz4~R@>I6UIsD!SrRE|qHJF|>^~_b3y)DsO-p(_C2Tz3 zPUa_wMT46yV0OXW8LAguKXDeiq{c|@2E@YMN?g`=CMp=JX1eZ_WIFs2hYn&uZp*yX zPJ)K59Vs3Y5fSW+4iv4doU)(APy)>pIXKIk{h9!VJE-R0YeyG>w$CDZEiP8s8#Kp` z>Z_p}@hpH!E5c>gdic%egH`OhDB6()DG7lmaBJ$)Yc?3n3QFNteE^PkZg|orqPgsR zh3pt(_n2~@{hC;~qW0}L!u4jSp&RV*MjnnmK*_1^fG{%F^kL=eaYX_}1S900iCWoE zrevdb$n9xAl5XkF#S;CYqVqzSiN(#m93hqY1pvdh%(l2Dtu|={_$g$yz1X7Mk`31K ztOoC3FFIX#Q|OEZXaDNoz!fM)6n{c-pT3md&EUt7&m_1no`s4AHYQP@ErR5sLr%EoOu07W_$IM^2N*PmkF<)zx0 z4^*falCL(EjS!fvQu@}=VD|a>8GC;*2cM-kfxV!C7oi}0yZ-y57AHeX{U7P#mMtwM zEPKh4E^yiphiTMi8CvRbj=n5_?HHj`es1KyGRU#|Y*ou4F$(d}CJO81dYo#VtizD< zJ_N>Z<~&%sUT5#oLafe%*DkN==232bJNpb>9_b3jTHa#Oc^2~Ena;G)(vjGtF{oO*?(M!gq7 zi=C-&RbPr1KF8Y8eant`sw&%ksW13Ra&Xv=sM?^^fPzq=(S9|23mU%HQKc!q;nEPQ z(i<`Gju*>8S!rON&}IGMFr+gwC(qXIvc+QP2sD{&J1?uqY}$m5nWU}MN~Bocf6AbN zQ#&LBPqmBLfj-{F8%a}3>GExDOWLR5mr43M^3dz?f~fhdiBDL3nnh|%lzNZa+ne6B zzY|;fi+t^v#A$cz)23&>CO|6?N-L(K^=5N5;_a;lP^;Nm<=;q$D;l3zlOX>}T6iu& zwddx(Gg~E*(i5N$MULiqTEW=gK+4^YY!mlXp7MR6;(zb_c@sqcj3dJNWy6Wu+f#jN z%4{BI-KIOz(0nd6XrmSt>dftA>^saxOIZMGo`P2UhNGFC<)0US{nQb~O+!$l?c%L3 z5)2a9>J{VTFiXb2`f`;hh1!t;<8Wt4?l~Fgi|nfvIYX5ufa0d`$wvI6YK_gLg9Rtx zU>~9ZHwuud2Hf!i(Pxx;eixqFaW8SiywhX9x*C7srfgMU8&e%eEx0aE7MLOq!A?gC zyjnypwEUu!qcdLS8u&!PtHcmX*ZmCG{c$Kezp$mv{b;iQcBw$~$KE&~h&-mTKR+-U zqqq$vx;+gPZ9V*uwUBgx0kopUlD^q6N{DFj`tzI3pvvku1dXNv1~K|~btdJ=hM1Bb zjtZf8)**@AH3S6Me)#13=Tm%T*ux;|Q{znVrt4e5nxTx)XO#`p&xb8Icc9Ej9l~TP zeymNUIXOfIwPApOnO%2%s_Y8Md8H6;8Q!KExm7h%9a`>T%h$C;;V^azC6YynTfFOy z!6q0WIqB2UKq>74o_MZ01>zYDv@I7Ptpr*wfS~0W5Y_=L5|MnzI~!EtKN@RZn_&bj z56`5d=+Db&7?;cOS#Stj?s#b$C^#JBQzL&omoDjF83}ZW4}0q?2hU|>n->97w2A4& zTh3=%1wB$DT==<(+*}QsztQ=mpdU7GZpD={TU_Wch$WTUZZ@Qb@SnCIrf5Ve0Cd8> z?N9cRSRFTqQ>4hZo|+c*8Ju(Jz&L|6Y~1hFx&6g=5yXuNB&BWGJ{eLzu6=S{4I1IZ zuS(8}gEL3tzcx$C(H;-R8seO<3l=Tuuc+tXk!tR5=!xy@fv`r9<|Ve+`fn|It)X?T zc#FsZvmvNx$1G5&T)_$}6_2Vvt_G8D&_?qS#9W0uEb52e7f~4>MONELpH2N=7f5+L zDRpCpbQNDhSGwQg)HFnWA?Cod)Rn$+|EKZ~1)Q?wz*0Cf-XrkzF5cyupXe)?ei{rH zBiJEEfX&f(SVfDnu;6bk>jNx?`u&_osb;UYDA3l5-b`H9&a#rjI&e#q4;M-5;tW2Y zPo&DwJEj&0m4?ClLA8H2*3|PmKCiQ+@D?r9a(}(p7eX_+-3T zteEW!qGsExP8))f9Gyr%>83uJEh0m`3P1iw+tqq$-C9Q^iOybv9#om5or4+|`mYFPJB7)1rP}^N`ZDsJ*uhbCIYH(8uDry&X(jBkFahC;V4|rY*R|ydKk^9cBqvdRWS?5 zB*#^&oa;YE1}Dr+&R%qW6?w8jf0_iH)ftQ95Riq|-d%7cgSaVezo`$UIJg$U|H`Ip z_~EbLfFBR+=!*6$nDNS*(+CXK)%hR{_UnQE5>Hr>)h^&# zWYXu!c(n=Z8s0PnX;i1A<`_gO!~^t9b@rJ*M4VsP&w=%x;|?*2%REyB>e{PJ=pq=` zbK)q+CO?&!O~xz3mMzyJ+tCPDKA9U6H10Jh8p5qs&1OhB?Ht=3cRHV+g}X$iG>-g&vZ0S5Hhn^p0^W&dbh1(7*e~)t|_NCMrgt7KhE*Yd|LdwmjUy@BF z6iVT5>lYW@BkMAi*v>p2h((7iV7y8r7Nv2ZG5Y3_D)LcJeJqB}cBxwC3*D<+*F3XC z`7DT>Za3!O>mjYUik9+)9CY)Y4*(%==;TRXaK}4o$jMi_OD)FrcRE1-@89c#OI7>F zRE+iy=hfQAu`TKw(}9oqKQ;DSyAq<9cNOF&f0T9%HiWGBRxs-2vZ4;=>HpErVI(LQ zG`VF|4nO+0(XVV|pR!OPDPx45iA9LjkB)@Xw<5UF6 z@d({~qI)0>T3#ASm|L(n*Cpgbp9`%`aURHdO}ykJ-_h(`9v@!5W=HY#$2osq5aIku z_%Z1U`s(7K3m@VP!(G)M((3uj0&kf24orV#y{E`gqXjISNzjZ= zCXxJyQ4tha8}|HeI}J~;SJ9@PCJmpW=SkW9tiDgm4+y5W5+xi{Lcabv!C9>7~3U=sEw6;B~6Bne57*= zGQ(l{W_Dfuf4X#H1?su@xb~TlIA^q|vLunns)T%eg zUIOAuE?fbaB^MN%;y$#SoNt6)5(=YkcMJ>ONC?pm8{9g*z|7wq?mLzrdP@D|7${8! z0kPM9>1RJ6_Hu*AUjBN(>VA^nx6<$^78q^aeN^(ibyJ;!pmOi)5>5ndk4%P~h~BQ2 zgu<*4(p|^X%7kba?f%ODUM8#2f>pSY&(zE$eM35E6wn3)x_?Y=o(6A-76hApxbb5I z37(o20}QRgB_yd>!jbI_C<63rWOF^U+;3{GXM@{>qj;^(hTx_sjoRQ&26?)9(&9eo($HDbAe81-gKD(6|8Y++SXw#v=$ z94836Gosq>wmz>aVx+p_Tc>Yion|xo3!YGbq&{Ql;c0 zQsafGuDySYi*8L@CcN+D@AJv_L(HNGVD`;hQjNU47I$i|jDmV+_WLA9cFy47Y6OMjTGgoN-o1g2_EFz^xOt2r@AsuLg&#suMO z|Ivnc*xS5m8j{)2d0e`1l>h;{F4X-a;`Ory3b z8h`ZPaTi8H+zE!pl00uk9G{z)37QM^1c~GX>T~H%pyM|fIp0AjbOv+jA_6$eh3b+- zBh-Avw#+GNDQ7r+r;oC!swI?rV0t#5zkdx-SBv_lJz@Sr1zqJ+Hxg@D*3-=RFCK3qrD2p=y!C(L9OQrWm@Q)U z7OF+EXKarBZJeGJB6Ujiou?bWT`^14azDs3 zYa%8-5k$c3$9ppZ=aIl>uNwIh!r$G7W2JxM;YSibRD572QW!xzviRyr zs=H9LAF0|_MBLHX#uKX_@WN`CCfN?b|*(v zM>*sTCo9THwit0hdvr_BOBZ%fm_bL?A1QfABJA4O3Crm=2KknMG_^h-S5-rY3ag^K zTsJ;MWKZV9(*nJ8+2~AAynkfylBebE%QG8I8D(k~Vy4(qRru7tj41I5==^L6j z{+LBm5@UL+g3K=VJ%=~q1}&Fcf5Mj4GQ26EY{j+-gmF;$X=0sjcDJQ~+SAB6)4=>D zlF+25Y7m1bfFfES7G~`AJlVGT#UIWVTdbs1oNvqrK}1?;w)7FBx84MyamgfD%jy`Y zt~}=eIv}QHg9DbL=j>PFBy2#m|J4X#I|&#*t$y_t(1DZj4%%PF%M;2geXY%v_bKo> z=y3m>nI_(P6iQQRhb6f{*jn*W%)lqk4E0+55mF`VFn6BXf`k#>CP&N(41GiQZG&EO z1t+cEW0;EnkjJ3v+wuGG!w8p$?IB4po$M&E>_!hs2j5Wsz= z(&6px&=yQy?(~B2cO8XXi7?76XN5RQb|yn`@KT~=nn<+8qQ>76U@JCmPJQNjfr>xj z5vdo$$u{mX@7`ZpM*n>)WiW-ye(VB)x{_JS`kp}z4L{YB5xW}e1%yGK5@|1`-)F3E zH2mVJWB!AU%*`f7)u$8_8}3@eo&&z}dkyv;~LxDZNW*lR>=W&T2$yo;ozCL zOx}ZD1J7*%u<+Fq)9pcf^E6ScaOa^#%i}$?@5E7V3bEntor&W z+R(6NBT`o~wD6sjRmCCZB$;>wCaF4gL^A&=XF`Hvo&T9TH;U+1WkP(*WKM)tQ8)T= z;oN&RHlx<~BA5qlJ@z}oH)ZAP+l4PHx(LpqUJBeVThXm4eF{PeD5#?-H@m^WLlGBE zJwSWAuYFl{2Xj$=%1T4ilwjzBR%EYVkyz8lV!$P zW!?rF;6x@@RNMx}8cn9oSND<-Uah^n(}5&lsTU0HmaIfwm2y>}t9@BJ4 z_~cuGk@Z!$)D=sJIOLv`sLCwMCe#Z#-)uDU#6ICvC;^;r<1Ko=hXjHe^MP7Jr?H#0 zO~?qDHVw-&%cb;85QXp*9~q1K?+-`pV^&lZ^@HSuDk)ISkTzk})Z7c$`8$u66K z|K1tU<5Bl^{=Scb*c`K{({_Ydge416*C0H@7vo5jfyHyiqffiTl2LydVzOJPQ5)Hl zls|uVqG=Q10@!kyyF0oU`qW)$*kR=pe(_`HR2s=2MPPFq(5q3vt;_7TpaI^ELjRTo z-e6FAYJ$bLX{XWeIw)d(9uUpDX&f56w-54@$HlEP)Dav|5-BB8n1iHfy*25*#$w11 zF>8kUSBG()*py*iPz%yHX5^ubN2FWaebKgiLKz2gQUPS6f>Jc!i`DZKNZ z62kG1fVmnyzC{!6Q*bob*7s{u)5@07Ygs43Qyyr9ph27rOxMLt!Hur~5?lQ>2ssZH zAbHkT$sEvb9#A1}dT+`ATq`o1ShZp9)QG_ektB~86NiYWoQxIKp{MPUoN{ue??(v! zp~NoUJgTU$ZWaOwtEEWFiyU(XhIXSZgk^K%ID5u}zj^eOWvh;&ib_0*SSk6?U}>@G zi-*OXHNJkI$w1Rs&-6)Quw61<2a;J4sl8Q4LY3SCc)HmF=_9dfLcW*kz+s1*`t^+* z-RJUtyXWukRz|H?f9^Gk6K;~y3EOhptG+y~NNOL7ewU$tjR>84B`KEQs)9<}bC>KE zq?qJpE`<_3F(=ZF5Ha%6W<#3zVvMOSNg-m2Pz&76Y+gi~m<$~pzBtw}(HdClVXh~{&xClYk!2q*<0nQ+4)eGPUl@IM=^C8`O(wv z4;uqn#`zDHgi|-{|L%nYwV^BHxDoGEXE<1Ay zIHlg{?2qxrPelSw@lX?V}2tH?ZzN7KHfWd(2!kO6{sQ%Yh! zBjZR;BkPJGQwYg_&&vHsE|AB3sQZTfnPg#9{F9DZea9d_a~u#pKasVvB&jqB%S3Z6 zF@npk+Cb841;aIFvae<^GPVz6G_tm@w8U=yxGW2L8k-VF&_C3N**Iqyn`aV60-Kfl zpn&^t*^@3@$$Y>&%ETgbE*AJ~9{B9Nw@$)7Lpj(l#uWwro!o!_eGup0?;Oe0ELp^CEL0`TTNf^UjOGLZ1hRm7ixe%cQQC6i7)tO(Bw3(#IA1P3UPq_tCggo!_lD9R>Y-d*`wQDL+slsG6WcOR=xBZu<~{?q)R%uN1N!a)v+mc`U5OUr{>_2vc6%@W zz4q5XfE^AodSY=EXG?Nv>zz#H@5;fCY#cyINE}7i=%TA)0J<;q;!KNPKUyDbP-sw_ z*mLNa!r}fVn-=}oT1r=U$oFeM*~4y@VWQlC0>UqK|NLIESC^<)F;yHHq4H6CMDED! z&kPezEBLpMy;zU&-GC3x;*dYxiTSgoR8Mk14>aQ9;PQ~Pms$-rh1A55c$7wPQrz_4 zeeT7U`TZ_Y%dH7<@Aaa$KEbH&4l+)xMyfs-2U8F8<0#E8!cx(p|I@^R!^u>xt!Xg5 z*OtydYwJ2yz+bud{MRcLtPwA(bYG-g#;X68N*}?i`I7uNWao3tD24420;mrB^sJb6 zZX2IR?5sae1FE~fKIN@H(2(pb#`Xi8j_9s^h5kVh8W97xDwDb|0YU5)<4Yv!Ckf+0 zn-q@*g%`2INU_D3@7R^P(jA+R0>>6MHb31c%Ba)7FcZV$l%q#dG(-?O?kht)bB$u`t77zRofKPr{&CHy_yxG5h23Swy0D8gmN+Jzom< zw#qAXMn^7QB`B6^?`I78Hz**n#sU%&ash%TvIv@}>|Dwh|9Mj6QSF;K!?>Ds=jN09 zo9%=Egmib5pkSTwQmG{yVOp_nOhe?+>D4*IJ($*+ybp3XIz}hP;2Ol zGKT(ZrmxnQ!tnb4-(A7M;DAMrbrr+O0);rxd~R1sVQ%k*^|aS@9k{LMR0D_<+%c5M z7!0NpRpRHCV*Yx50dKdv$j`j_hDfH#C?z4ka(8@Jw-trC|M&#E6UAzehdoF#Mzu2; z*+sw|E&@}E4Fylqjbuqk+{=e*!kGS3oJ4G?==iu-Fg+eb3(1{d&y&z)2m>qbMC;9m zUV@=lD#iwIt4U#V48j^Fq7-0Aas!zR-lhBZRW6xyjF;@*AJfSuY(eNc@;Sx|bfnlg zmCWNZ+%1qwC;jw%p_5mZe#xHYC_*j8iI4X633QPI5LzYij39YUIVx^9?O+ztcD5O5 zw2)(W%D74HLJpiV(}x#BmNu(C)bj`A^5EdOSsa5;gc~U*b92DIM zn~>E-)P68$(g*%H;KI)wx%%_g`P|j->)P;_fdAbOR&b|WmZbkX3VxJhuj_Q|og>nu z=OY`G^8G@N0V&`QHfTB;;Y~LrSPR2r7pLjWvU3k;rA-TdY|x9pw##r8hC+D3599hP zOoB%{3MIz%)v-;Tv<@1f3Uhw{Pc^e@KNc2}J+%uX`u_D0GY|>>q2ie6w^PkCI{g#t zGx94%udqQU_NKp9_bzMK#ozxNh`McROWg)Ce!CV3(RTDjZngDHU|7!)c_aguapWTq zr_f+$nrFu&2N1gtZ~a!K#IuLZKyTNqq92$}!9lL;blUrlgZ z=yej6x)z*od_I|?;?t`VtAgL>QA)~HjS@@BwU1mup`RZ5kmg1ysjegzfC>&s9&3#OUhV#7I zD%;^aTE&#u+?nF@A3~t^j@Nm1G5j6Hu9po-acO%?K_5O5`_GgfprFB|!^*JIg z$ZjC$rFN!sWDWYO#r&$gCplRrfkHg`7}zac9C)ctJP)e)5#$W*pyzp=gerb48KoxQ zHx%Mu&_$p|TBSD7?St9)Eq}k0Ibg6w#S*fkb5kygcI0orMs^H1k}KX$3S@?=5Q8`8 z-;~X|=>p}<%|3+F!*F?3?@o{JTs*8mwn2%~b*!koE+8Ku@rqW22`)z#RQzQ(+3kW&%} zMS5*YVh*UTb~O=&f>Z`9#j(VMI`hcR7i#fm&M7vteT|_>#vWw)h_9MTWtgL2e%(1* z^;+DxXlI*oQI;G=HEeUzq#;joPq(5>3u@hwI=dQ#1RMRi@VS0&wYSu!cqG}M5<=1G zPV}o|AigL~RNQjjcO<0FAbeo1wj#%L%izz#jnK0M#;$zG|`L&rK2vR7kXY}|>F+!XN*{AlX3LZlHNY_+3q%N?5emFAj=VE+vp{yfY_yZg~Cf1c!1lIY~4b!)T= z&Nr)FU}B~FQUaJ*F-<^6R!A&A68Ko$PyF%6BA8xUsulacKr(n@R{1za&nDd$gBBv} zI3Z?kxOFCGsE-bI@dZDrmRnlMhzfnC)H@*ZM)j>kqVfDT5+>}e9x;(EPzX8RKe_Hd z8#Ziahj)SPX_NEXXalt^MYS;{EiM{XAoK-HbDp66r7y$!JF@4~iep!6ycO_j z>d7Elnhpcet9dkeM%rLbtF&Ld9JbT{~j7Ju9W@goyW}QXW@nNANmzrf{P{0s^ zv)1xLbI4=&qoi8q$QC8yhi(&Hd)$wsLeFd76LbAr##O>`F-%mQc!U1L(GO(X=Mh5k z0~O1r#BDlkjwzqFEPyo2J62|zNYw+zZZVj`=G)m+$~j1tu!BT3Z9DT5++U8AT~*U3 zb7K7~6I>Cf_W@Y2`Pie5$$>t&PyrtV4^w<+(Xax%s2`QiJ=h?kR6Kyj!rUTxNLV8W z$0evE>1wFJBI}v~=VEiBfQp>OO@mtaFw;+rC7_JPk-$rd2~|>1`FgWf!01ThX%W;9Vq~H!2#+uk!snGm}kiT?F5Np&SIK4U$11lGtaaGbhpQ3xg2Rv~By4*m+mfOm; z)bPvriI*I^AJ-ocp4w>v%(}9-uD8VamY?2Jd#bKmZq_NFPO)JoW;>ssl=huUa@#dP z5&D@*(o{ZuW6tBbCuePCK~REDm7pU%9HS(Kefl9tr6T^}_3P^h&Fe^SGcSPhLivrPri5oxe39*KjXPZJb7pO);=>#B#G z^nt3)yhP4O=7P-d)H&(j1#*~uiDM^6sQH?9FOMy5D(;_o*yfXc*sekiZ{Xe#J|47?KeXTdVOPnnNYtD7f7WOVQ*mPI#WE|y-nti-S#b(?7hmB5vd{lV z)msNt^?YsL(%s$NjdXW+D;-LAiy#e$?(XiC?gr`Z?iP>`1mBH*{XO^lH|(>|nZ0Lb z&05#>StkTw-n<Yf?1}Wb{|v|EXO?opwg3wV>da+3X%&;5 z2Akjs*iv!MXr=T4+a44AV>okJM39xLSP^Ev&N8qZ`fY}^2Y9tm)m>ZY?3l2NZUxfWodnW9uE#FKl*i5^t}~wh1W6@D@dB z*ABPQU&XsK5B0*c9HmV#yJhkNd|?_LVw$ia2mS+VQYj`c6i5pkvj3Az4x|j@=HNmW3s;pWg^u+uc7Xx%0-|aJbuz&9XJbX7!1f#qZJnfHRhaO87bu33P(aU4 zJY}|v(HgSbG3P{>LxC4LJ=;3B8zFlbM2AH-`PHY3NfxxL>2&Uyd=n`FT)}d$g>KloMwEH4BBVt{GQwKAy$ba(V_>7oAD?d_hL)$TY_(MA?cSc$#^!EO4*Wx zzk37Q<>?S?_K@}aG0X^({8QyNO6JzguI5KVI-Zs*CH<)=2JK{MeX{+e-Ul!;3}JQ~ zl`hHBf068$FxH}#$CH%q2Ri(EVQr4x9Lz+AS_(#c_1bABq17Ln6y#ZGjGd%rJKDiW zCrzRMR-tG#XQQvqlO1-(KeJ+^Al`0<1wn|9J*9{rSTqY%s-<7zB4ET`%L9LvO~_Rl zm+el_!puK--INL0h8O+w@54>OM;8TtoY*c-%UjZ;y*)dwq8m^-tRw$s~oH_~HzVu5xUxPem$07?87XVKG9to9*}} zBgqY`FvaF^_IzEs_r7A5T5Hf()3N)#rsb{G$=zA<^>b1Utb1pOoU!UlQgs|@gRUB` zJ7RojdYFyUU94O=Cc`*z{=MW5@9?tsc0**l5bWfH`hk=;qj47-EO=R%F0WS&w6+9Z z*Y{QaFc{oe%Q?Wmupe`vSGMv>cP*4R84_J{jB-vW2X# zF2;yfRV%`<`zM&fkK*Vn;33ZE^eY_y@!}2uYKynS=LXMv_$EK|P$;iAT`5{Q5>rIO zn(6A0BYIpEC;^8v>z7GNU|bIoZS62eNUQ z!h&g84ogqjO@{20=mo!kN%HrZaGI3hPz1NWHNi&cl15zn@oHtb613kQpg4w}&* z|LA+((H15sLtmm11mv!6{`;nbh_@zVp@L{{!+|}Mnz^Ce5O&{sqU{O`-cwVLBAELe z?wU)e6f!r-f4~~M2rR^Y*pjsHca(?u?B54iubBvY4Mh|m)8BhpNW^zMu>ah6}gY~ ztnbQ3yi|dNkXWflJ z+P+5aSz{1jb@y&Pqe-f&JNGc6{!C0CynM~6iiUPcd$bxPiNzl_Z)D4#^qxw>*&k5y zHyPh7jT~Derw>KJkl=F>#LcZptDg?-xuJtaljwFj;$GxD60AY z6*-b7r27VMewMhSr}h^0vl9d9I1lL_XRo%v@qjX(KMBD9)i}%vYcjnUiIn^V(tI?$EZ2XlxJkTGOCi(Eh0 z9y`GAZ9`_5TC0bM>o@fE7&vG15h}oDm-dkXK`tvFyxIrDUg-S{i1}~M$Ro_lAk5mk-fUzy!jvJr zbUzi?b$^7T8;Klt*6eAF`*4aW_hM8G7q69>xK0Un8l$17QaBlET)UR zKwM-zfnszxu}M@yXr%dHqQ&^3AGXjp+s8%{trAt}4I}_f4}aQI$FCp9tAde@zO=pb zdXx9vbT!k_>&-sqs_pvrWLGDZa+;vXP1uVkEDS#j79SbVGE+sKC=r<%sAK^g&OI2| zDXb%oNp5^*hXfXDAE;`hoN+G#-wMb0xKCo9L+zpLctCyi*|8Io5b01`nvXi_$bk6} zvEvimge?M{dP=Eg8HQ2W=pB*hO)~L0nZXwFhIu9Gc$lnd9=gW%(y0`Q#{E%H--^KS z_)f^Fl*#Y-0K2C>LWmYtXo`4Eyp@Ymd@Mt5Tq<24vN%+1{=_y9oPto(o?4!9Exy z@#T2!OaDr!0jAVMO8xS#R z;KBR@Iq|B59OSA>UE8Q zZ22ThEt)5)zqh8^OB-(sjfLGY9beP)#^-Y+-`s!Mt^0XHL(V%GQ&w@Cdo$)F%?T`` z=N0cVbMVlCrC>%IaxCk{UJ1$-gk*Gqs^N58jom(*UCgU72E3-GABHlCoT7l}Z#C4i zX+1p^yvTKKXU4bZSXcQF`#m))l!8AN9MJc#iF-i4kEP@io#ni@qfmPV!6+;_4&B-x zSaue-^L%7spI2{XzHX&B@y|1XDNL)W;Xw~b1X?LAc^HO3A~45$-F4YqCixr8g{ggz zM;#yZj!b0R>-WnbYB8VK9n&C%-1PC3>OJkbN0NC_28{*u1&Fs)7&Gh4$cZn<)lViDfu{lv*G$)Tbyj zS?@BJ+GrI0`UqlGRq$>vJvBYQ;mO~cg$QWj=-9my{i{zShE>MHZ*zi}-S#%?J`>Ly zk#4JKhpWwH00;g}aq2P=g($QNZYF0i2=4TnQuD@)MO%Xmv4T9GAXYfBAyjefQd+4C z2^=fF_7y$SD+0ty2}TZ@SGOF}$n)frQE(W(myXO6zaLCgj>luvbIk?B@}U4t#J-VY z_eY`C>^}6(f~jE09GwJ8WwPmvRGJ)|3r1>=Sr%KsNV53$RTNnNA!%f}`_e1!DI3k{ zP`C>2`*(kcq`N`afx(lfvMRqoXX3>~6PblD6stcAv_~#sfXcb*kA~OI&p^HkBitV- zbXhM6_}rKdfn~m3;6`YdmTvW|8oKXp6`G(Ui^gsgHEgp5a>h*d+?^d%Ze+FVfT1aG zV9A53xnZEGZiE#P|w#=dmH+E&=h|-*0p3LU6NopXv=LColYLa28bY&`k~I1{a;8 zGT6W@P?F5#E1r2dA#d!jVepXkG)2U(6C-I$@{l^JdgCtT8uY{5(dDc}derf&wnCVxJUdb)z$ z>w@1=ICAcC^D>iedx})(-<3YsMq-N9A{F+*xa6t15oK$u2^o-8LmR>V@@vA#cQV^~ z?BRu>tek@2nwg3EdbbQnu)p@PUU}d&`o8yI@p4M!KiS#B!guhIwXS2bas!UC{iYd% zF1XV7REu8pC=)#UD%>mTcNo01zqCY&JNVD5)ygUz&|kgi`hpbsaOHSc5%@B9PUp3w z<)vRl)M}>-yNu-LF8W}seA|N|aeMBQOPz78VEj}O-@h2lXG+f)Bva9V7 z0d{nNfCd+-ZH$mW#Ay`8pmyD1su7+M#qw1F@;x~Oby#%hQm{sB2wEQjtruZfhiDfkk07wm)4GUl-B`ZmKadO1ayUX~{7RI!rV z0BubH{{&sw3mNRW-xx(ii<51QIK$DWc<(_v7D{FF-PPOvYDu`#a!N(L>^&MopekK< z^>rdB33pj}tV?@D9u};C_aW?5D(_NZKYS|98$r~VPopfOFQkvEZ92s5b~FP$t4pxJKM%7qLOvZ9dd?n1$kZ5(P)lkX?@UjH9ktkn1ja4g_8Ax^MN zn0je5dPxg0a6=D^RSA>p)=8{d&_vX1MOI8Gf+Z4X{GYQ`{fMG z17hHaMjg8*MOUm$JXN9$jTiB$Mk$_aPo0rMwNU4 zhpRyLvj!p_%e{Un;9J~USla(B<@Za&*;DdSjlWF2Ji6C! zLLEi08e@3`nISf7Rd!T$Cu!S!^#O;PI&L6IN(>}P-^Z&6nsS8a-vi?J?WF%DYVL|G4J~?1fEpUt9?6Ea%1rGor~r}A?RZJr_P)|&m!t`OVDpz5I;b|-q2EIyt;{&w zLW0dov237mvfORy#^>oQ-ruGI%*Z-=%w0j*#f<&qv6koeBYM|WR|+zEUm;oAL3}Zc z-B_y%DW*L1LN#mj@g(nc?yhoj(x&M%`V@sY}f(UeV!)&^)GtViqc zz%jDmF&>^3Now$E14d(hkLb;%*?gx2w)M&ERXe4c9*MJ_x$=Is+r0NozdDt;AHDb+ zxBN(}8hF}7fIoph`lcWh!mH#kWv%I3Vr9GxTBM!h!axflhwLFwTAZy|ry zjr98(1>kf4@BW0`T3ToCccetWESIeBX_<>8I8)j|FRg`O*5m7hyvAy>F)ZmCh@sa} z{YY30wHlp(?Wb!XQork~K64vh?ahIO@3`~I?!iGyL%UnaU0r>0v^V6Xn9ujEhbEe% zq7?6tKgO~19>^#D&QgM^9coR3+!E~lEJ->ofS#lJYF{C2>wV1dzC!K^W`A=LzIe&k zKR~c}dpvtinDXP!tt=%{g!+$GD;noECmcRmI!j&`ac_uaA6P8^Zh}p*rkVZEW3i^? zHIq!S7(s=5oOO>0?Pr)K0x{Atk;GI>FI(;5r~{KCY2_rrv;Zm%kg$1np`?wlfoIVY zs9i$OS61n77`;&k+J=kgdO$8y&Vk#QO3+-zxegaJ&}&ok0YG|~X{$AsMH8hl(<)Ck z=tPZ;mv1IxocL|XIWq3OUhDTGbth#pObCiiZRl`^OS!Fa-^yhNC}F+Tx43pl zFkIM?##fy!z5D{L#hB1u(Sh$DIISFbq51S_u@^TgEC{#o!k>B4e+WH1Z<$Ot4z&<6 zcG957=Z;_SCFu|%(iZ`SJQ7|(m-Bbli2_~~x7t9J_>BDjRf$J#bmFaHO_ZUB)L@*5 z#}$7(wrR}!IgF(oUBt&^qcZ@I6`*BMo3??%lEF!IBaTe-|J;Fwhswh^z6hH6;=&H! zt}Y?-HayH|yDcESj~5&{vQqKUM<_^{I&H`ne*f_L5?Bfp^O1)kd4g|vwpBEAR{A*; zt=Q1g$pa1k^Wt?)X2;m)Rs)0HQpF=U$LcOx_^>;bKnn_V-Z<1MWjkDD4P^krV{XW& zqnPg_R2W*oOR|bUsWcS${L zuQoAn1)kxYtvz3btl6Ur#-0&nDUZPjw5x`AgIw4hp72IxKkxFD z*cFVzHwo-K4@4f$Z!=M zJ`WupM(O7qAFbi~EtXx?=+xUnu~$2hJyl`t4E+nbKQ|3U%?{vGno@eMKcQ2~^fYv- z$7~H>VN$`BXoKI}%cDcTS)Jj@m7_|s0vHf0_q7)}8;>WLV9!vye3`oGY${5zDtKGC z6@>I$gDkct^u9{65%wtpi2m2%{qPO+wR7zyfYIKbRX=G9ULS*t2Pk1;9ri{=l?}gW zUh^7#%%Vp3A~UUVDAA$p!UjaZCIYxyY@Y*7wIzefDUKR|gNO+R)xV>=ePasa<--|~ zf3htY1W)5bSyrr-AcrgIT{5yZM-cg;`!s3_k@(aiQkaE8kRTReIszpjhMcNG1YFsC zd-Z1SSUr1I{rg>Y=2T;4y_n$yrsin(m0r;UW?9NRWkE0n(1*B`JaTlVgS4=KX7_M_ z@G#82!feYHlM)^BPc8JK_)UPpgWVntGqm6#CRX&21c^lvlgo9C?gSlb5Z$Ym zS-C0#%A>vb24+6>-eu|kI#RpbxQ9(Gh;ZDh8Y#Z0KyEtQW2c<=`>`Y}`}&7o5$P^S z>!u6$>W7Zsz^Kp+ zrZuKV^y`Uy{xIOuu_@+c`dBjwJ-{riOZTdhMkl1!Kio#)n-A8o(2mE(00~X}Z@WaX zzVMO#=HG?!@Q_LR8D{g&Lnvw^Rq~DxVT9$Ofg5Y|EFX{ss*z)QJjwa1d|2?eQjH@> z_%|lw4}&hqMOe(2_`0g~OwE+tlE5 zD1hGbr%g>Iv=4Gx#b?$wsqX0z&sHdY^q}l=DgsW;w~2@`-^Xu+lEd_uuv1eY=?+o* zQ%XEnB651|51JbQjzG^`xSB>LAYV5Opw1>xuRD*TT!HVrbk-P07@Orwg440`lWF&1 z&>}N2m=sHauX!cD3~t?uXv+}?N`5KqhmQRoZmnrDmjQUyHv_15U7R9)7aa*T?|Ky^ z@=h+P9nt%u zF)ae<)oT$$DZc@06P*SAM}anIq&mY%JGfVcyQ;lf<-s$Gs3~0HV$Sjq#v&$1QtT)A zG?9axT-ICv6R4$KOQ7?$VIg+5aVh3< zp_mNbov8kb?JJnbryANA^GAvqVO&y3ll_Z)%hnuUCBFTZfx0@jC);P)=@J|7$E-IQ zSCQaqr2V0Q*1K_ zVC>|zxsAI8${^#yu4rv-1;E8$D~Xq**>P9doKwfY0-UB~Y_wYp67o()enba#E$4nU zE*HjIq`_*hT8t0g37O|=425#HWEZvOoe zFM=NA(8{U^aRFB!ThS2nFtrH{7d|^?JAH6m-&FZ4o#e{Mmq$KuV7I{PQg>0YQW7W> z11R=ClH$$D$))+ex!bLAUH{#Xvqf$9wwq9P7oPy^R$^(gqSFgJMmeir5b~dTDP>04 zbp6CtZ60xEJ&srFt$}dUUW_SB)fLd6`$VJ*`D8AJUI%aP5TEWtk$Q5?EXvGMePhN(_g3I86m*?8gRMO)(mi%g!G0I_=op_2CR8pvxF zgHU$>USV47rDKWLPr}<>Z0JM@*^Tbdob`CuZfR3 z_PaufB-2nKaMcN0kW`vdJnnM%$scA+d-EK z)nEb!?XkB7KW3xL`g+IF{YtD6;TH9t94AfA+mQ>=1FOi~o{y7Y3R0N6psA6d(W~J8 z32RoTt9goQK2H;V&|>W`v4&42tWDC0vSKg`4K)NRmGPk3m~+|w1T8wvG=N&PSsl`O zlI*`jb;w!|p1Y>D9VfmJ_f6H74Nj~Hb(fzSV;5+|Zjq}+CpiGvX)jDGw(izvqsU+Q z{q7&ONwRE@H)yK2R(8vYebabkz6dG~sH7n-S_2iWC2i8GT~g`ys>b^RYU+U87r?^+ zZ65!yioo73RqqM`tRjn+V29F^Iw(r_4(qT?3(p%Iw0IIVI-u06_!`ED2EeDn6zw+`;U)GX2<(o~qQYdx_@)QPm*2rEdzQ(Rp48*ICXvP*ka{ zApR$Yed1&7bQtRJ2-)(;0zR?j^n=~X{rUA zc40f)=Ftb~VCs3lrG#38gU++BPFlmZZF<>M;ha9w(fjum+fz+}u9VLc?tr>0vj?eh1(uxLVn zq6aR@)NDSBX1gK8zd1>N!}5bm$PS?h0ivJ^m>iw2lVe`C;r&BHvS%#2&u8qK61M|o zI#EX2<&IMfnnzo~%6%XF#_($Jon#K`i4eH~pK?~JIHW-q(AI+6rFzB*aYrCvWP`?d zxVo4E>Up&^DS*M={cYBPvzwyPI<;-F=SS!C*smvo{cpkgt2>FFRZG1-BN)6$nslxf!TJt)(JYJP84;8a5uFbQ6&VGjFvulru8Q z{?LA>htJ{=9kd3KJ#oX1HNj*D`xSvd7bK#N$!uw_&Zfc3pFrnlF-a_sDBLB}k0X#? zy{lyn$k&o`)!|ibuPYY3k#XBB%(_0@B8avf9~*Q-qIG}p0xPrtvVyCeg-Z`nc8mQI z5=0bRb_masLCjBf_11{5)E$=CJi(sV1cr%$UNgQuf_jwzNQ-oW%sy*{bubs_vAf*? zY90fWyyW;G-@g-}CG7kzhu!!$ePr!lZSlo%CY^RT3JY@dCUES#Hf$CCG$nd;qE7{{%vOkc0XP3QlZM zy%o=Zs&BY)0KzQG!!0^vw_ySa$4K#BWGCO76X8wRz`J zLq8p1Z%A4n=-`uh0I(qZHoKI05!Dtkf&QS+4$|#RJ_N~F?u`0?ey)Aer$na-1Fkp0 zx3#EdJt-s1{BwL|RZ;6;4DNLManFAYkf(Q{I8;V#=w6${-_(tsZa(>7C3y6_K`v)p z=U#GS>_Z264-z3Xk_YcmALhRTNtVuOEPfJ%!Kdo7g_;I{^)qK!O5(9mTWH;MUMfei z{C<8pO?eY5e-;)w*z_~!w`d~9l>+H@s*fOjP=cTRE7u4YtXiRPS7Eow2r8$%L&V8+ zb{=5YW4uP>;?(F13SEWZ_0Bb-{y|=MB&m|-Cm&;8+TU%dA?llL29=@y(R;;O zsq&?(F%Ha;12*Qt>bE6?64BB9;S8a(jNAQ^3j!gn#&||9pLtA1#7svC+`3BK!~A41dGT3u^G%zaD+vZqlXat2(6&8_F5OxGELIA9jbj4cc5Vo2o>mrMd-HoQK}-y^Qxvk~nk z&lKN*_XGf_l@d?2XHy{6zsy!ISUtcAo}~o|2m0c`fHZ6>86)?Ky^{B7498{W*MFkZ z2m=adgzND%M&$FyEnf-;;_3V)|7~7~>A|1!4(;R_7~iTJMYr-cXM}L_R%ETCd_p9& z9_U3tdyAGRnl6{?QBsK=0~*#3`iS|XmDj8_uTH7KT@x(pe_KZsL59U3_}UqPzo6XV zR#jr@ig$4<$9Y9}07Bln7Kyxt__awcSzZ*{)O~6Av6N+IDNuNLTZLKJpJMcW{0X03 zhr1@|DTdL;qft?(l%rpO`EtcXTo5{+Ay} z?H3*3jKY#IO>kq1V=U~#l3<41?#1&4?!H{AuOgU*C86j4nX6qWI9}JyhaPxFT|32l zEJNsf!pa@JkVPJsDz8&nuoXU z;Hpd|p8a~&OgiS-tz_E^g0Ahmg6?|!MN@aAOiL63K{CJJk%BWk78>ylQOOxIDE^JE0MS2_E9!Wj=I#P=keG3mPayj)2^taJ#Hr;}`O){$fB- z-U~rEn_Og~^0Om>KGud!XaOwG&L3V$d@A8v43~nilQGthIR1 zi0&OUw7Wv^uAeboFC@By!(HkPy^NW-SxS|l1J2MbNBt~NZ)pv-UzPiH6riAgn~D1$ z&nc5r5+B{rxO0MT8eR*jktr@Ko3>6ss6`JSdUCD9KR3t6_<=s8$4OV zx+|2o5oaz!x^{Q44uR0#}_k}6AfOgh(vnieHY`tNC1=3j(3Us4hbT(rso3g^~1%#;Tcey>9rr&ZlD8sP;zJMEv!um$PrL$)&A_*k9TlI%litT-Y*p zzuJ^A^EZ_0SMHu66;E+fb-#7dvKZuG?KJH7Vg#HAuX#7(bEffT@6uCZGqSKIFL^{0 z4fPCbhW6VU-A4+~Dq|QJ6Jyf>$09_8~nRJb2mmK z$O{)E0d^$C?}7%K5FIKbcqIN$g5JXSQXA;xwMeV6?+yFy<~aEidnIRm#|zW!b_^LCt|lD*BC24Ufcsnxf1A2C zBGO>ybRZAu2cHPoQvc{O{thiZuN!yy>gCoT`Zl0s`ZO}6yxQre+WRel*dEiQPZA_y zqmIO1w4kcOXq5^F2-ByDDJ{qje~G$E@fKPAG4K3oiq~-EyrN{1$>Uvlw?0z@hY|O7U6BCM>`^E2uj6|2OZnNzZc3LX zza5>eVy7nSv=T#7nV-UD8Tx3n%Bz8@*na+vd-<)FM$(I$V-(qJQ(6CiDIe}??H4;! zfzIs3^p4s9(~9+)dB3dhOOEWuqy`it%tBi~#K^BkYO%P{My+uq6J;7-QJ31TkG6=# zbp@@;$v_76WfO~m?Y#t0;k=BEZ!)01gk940aXKrRtMvrm7~xlV6M^Ey$JWnS{HjI( zI2G@OK7N@hg?6%gbwFQJn1?0)#ak>6_k0J>4QtT&W%gSsXTASM+}%su9`yOx2cPj$ zhsq=^%T&OR?GtF9v-&kZ{qie&4ceM%GB+L`Pa{hkaPnpV3An#TWUswFssZ0_TbKZN^WfJ5{VYXMh4cRoOVnk+!C-r+xutrVv>8P=VfC%OvahMk zF`YA?ntY>PdY|VU%yE0D$RxqEcNwPL&3(PcgF6SdGL%KQ@=MB%&64%(;464r4PMoJ zrlQCj87Id6u!Tob#LNQP;X%*N1=CaGp(U#xbrv(zc-6eN^86d{HG*<71#S-gOP^~c z&gQcqwo|6)gG#tPwQhU}7?R?Ju_qA-yC!IqY@f<&H7}SiS>8lqeKW(vM2fYrg~uM9 z`9gxlSfXv}wLJfxRJ}O?_m+CrYU6VEgHwcWw5{gNypeT(WBpHXj8t%`0Rc>aVBmx- zipjXd0!ksW-aV`YFbM++f7MAZf|-iyEA*N(+03U+Mc*lT>${7koPq{-k?;P8%?LZ9j`{T6xMCOCXDcOhtwc0MO7~ zd`sq|dgwv;FUHn|%kP1-W0{7DM!E*Dp_+aaFv8(K8xi~^hT76@d&fN(aqdLn?Ifj1 z1Us2gWeLaG7N_=yH5rw&uFgU}_x1Sx3{M~M87R&pCs&^Yuk8A+>m-VG(`N zf6cE00Qq3q+*JsjRTfor2}N~3j0~5H%W;buE+wdBT7pS&tM0N@2Ksg0Cs=v{dhx%i zSL1pzypac4dsCIb$eJ#UrCOBJ`#RKcTQ8Nmx$3sa>`P6Vmki`H-$dNFz%48IR9FeG z=~+k*Be(P&#bPep;b`}eTQWpc&AW za5~HAjJdAb(&J zk}bk{=UyS@+mQ5Sj{1+3mu1?b*A(J{hFsIwtDA__NL^r6<|yo8>wo6Ey3 ziRUW875*Xj2szr zoW^mKSSv9KVBEf>2qn-__w&LM&Z z;{jBSi7b>nbs(!E15m`or)l_tt>3A3b?Xe;_ZT{HCHe~PpCl-h$tMjIUFt*MK{lDX zNf}4$6P+e;FCgCVyU$%!rh5*5s=cKaTSE0pDDu6QHfc_{dxV*@9IWo~fwEzE1GKx$ z``h#*y7nr=^o6Tm8iL>>!WS(57n??eJHlp9P*+=IUM%Q0{&dD04hiaC-ap<@&9y72 z)Ka1<4yZ?McQtAEI^wUL^vXf50!%}AZ`yeHc;MGLyZCypo{4S-VsD9g3ceZI7=v$% zIfT#R22*z!5`A_?Uul%K{6qIkGMplDL>}e6l@SLEq|y5i@z)7G@F2LWz;*F$Ka0Nh z1|{lz6NUNB+3)RZgQ2*cw~uGGh@t4L=XPdmJdzd>;W5%6%Af8Wm?*qldan8}G4&jT z${+b3M)$@3au+|oF`h6U`l{G+PiFKO$?}N%2%3sq zBj{E8QjUSXdN-b$`GMQIoa#3};r2>_j3ohKxa?+Lt|>RR_U(|aK-Mfa7<}7rLfqf3 zlnoMLi@A%zxAS(=M`)P53j;rZzU0p_K!8{nwRwMJCCMQOk>06S;mr(GKFNT*x|h zDH!2G--hn%QYm)2H&XS)KB`b-QIDF;A1*C9j31xX^TXdXg{8I}r(9<8$=MjWEe$;s z1v=y(eh&QezWjVI8_xnXd2s=nycB*bcz5=QOT^FoRnK`6Kt7&ERa*YI|9NmfF3pNh z%wutFwdf~lfLJ0c4zS)B4H+%3=j)l^P+nPYyp~#RLPId@`9Hj)P^n4-sB}i~uRj7I*b-@@QfxHDIVp14 z6J%{i^6oxo#I!%W=tQ?49&ZII5gy>Gcj6F`wB4Hd3~moJeP4$&3jJlkQ+yRR1&SvO znF40vvN|XdZyAInFq30OHu1i`^37Q(K%2~Ed-pM4Xi~u-qXiF)*E7GyPFkp@C>V6h zIwrpa;@3GscJ=5pCv(|G9b)EyO5jId-Ni(-bgLE`DRRRuDd3}vdyF$>J2`!DzJKD> z0-bhxcPB1|XW@3K|2W-+t1i98tuZcS0t>%G@?5nu;a;#vXSu{x1e;D;PQ)!Tg}pE6 zk-NkV)6|92(alwX`}^()flGdb{v0w#1|nNu-{#9K+QUT_R3wZO;W7Jh8UmYpal_1b zyF%XH07S~2<4nf zw+G>kRskPay3lsoyfa9puWnSA@u&M&GZd-?N8>lnRc4}MZ-1oO&;twJZLSJE(B-J? z5<@%Vu5GvH?V9S+Gsoib*~4_ZfwlNEAk;D%!BRpX%jl1Aa7_chlhIbeJ*jd5(3v#^ z_hsULNSx$*f55G$TNvqx_X1O-Nfdz)+V2hUES7G6dJ$V}?RfK><@k-=$jGX4zzvH8 z=tQB)#GAr4Qb8d7BOh+Up7hG7&T5m{6qQc+@x7#h*vT z4Tb@jL11()CVdZ|!-L;+#X;qco$(tmzvCjjIG)jXv!HPT0Ao`)>NT?|z(am+xZg>M zq9}2S<-7knd)Q{iI+foz$K0Qlun?C^m$rbHu}8HMa-&VcRn=7IJfru1$*#ASogvy! z)a7L;VfFD6l?CZb+l$H`|E-k_Uv6vNo4JMWbVZ6 zC0+9w@ds14Jmd^?3;3NK9-ERJ)Vlq1*0eWu6?d8@4Q&ING6gNwJ`_Tua$8N-OPFyg zX`*Q(Rrh3mt4<7kTQS{P`^C{;SoG3ew=X-M-{}eHGFe=r1*GYxh?Vm}(&+J;}GZeQ7 zwFvnJsrF;A7d=(rXxGV>3=o^Bo|pG89AU|-Kia7zVs+bV*BpzdYNRm6YgR+-+7TF3 zO%wGh5tc$a*ff+@CEaeT%{ubJ1qv$_5TWyZ=jgTM0N;!5U&yv*`rSVh=fF_<`+0T# zbVa71JRLJ$)_xUnFOdf<3@4!0{-_JA{qdNX;|B~E9E7JsT~V+((IjJA%mRsC^M|Tt zT&IzJ2YPZrCH>l?MyTQM!2Vy?$sZNl!VT1l5|On zkD=dCc?Y`-iG0zqlsfxomsL$jyYy#O#`@LnjnWW5+3D`ErgnEAdnUc; z?K@s}9Avv`|A^`n8l`~zbiorndk3bD=yfRX_;++jxi}i)rwV#Ke;!_;Ls*jhW%-PA zbw;Iq>uldDm+09{|`SRVQPgWjsj8)){>XlE6 zIH|3g%fQ#EV-pV_4`)E&+kW@XWa($vCV?lm&5meBZL`FRdud{S32*5~h|S4H`{t0R zD3)x8NWY<|Avogp%e#JWl2f+kSFzZ%poIw(N-};TS!MqNtB8%Po%&HhZ`IB7HSo+{ zZB0P>EY0>aZ;|Ksk5dD-v%is4?Do7IkV`A3CyWnGE05eV@zGpzT_e6!4cVG-Z1hCt<)zQlo9n4TV1RHY+hbG-ACzQ?> zN!?p8=5;U3zPwdFpz4R-mkk+>waclxt?dUQPs9a8$C&vk?=Us$BkduewM|V=y9y!t z*{eNIa4U^Sygv$|F#8h3QT!72VL&f^*ApO+MhU0GF2XpAKV!CoLG{i`;sb5mNt{{T zv3JhaM60(`a81^nM$Q3?T+klkM=7l3UPChfQ%IEEt<8%tXh|jUuwlR5WcH`xsP%yk*7;*c5`$4qQU5q5gU5RY!9Y`iW-(M>c{TcTYj(NRws z1l=GTtHDi29lxPmfJvBgt@{ZvB0MA}(tgn-8AIO|`ik(9wYPn^)}}bz81&>+1nFWP zRnzP$BjEWqHmn{YqTs)W-lb619}B=T{hHli!vyu`n^T81=Aoo&j#`q&2g)Lcf5;Sc z?c*Ase~*I zv_uu#H}|GE@-IYC4bkX*KCWZ!@lfs%hHY3_B2TZO!jXK^bU~9b_)fzK$0KMf2%X~U&ORi3dvH4ixeeVRj&3@MD#cKh{NM+5- zHkM2DT&@%lPiZTxo`faRFQpA2#Mv#W+d3tr&*!S9$$H%sM87WSJzeZS>CKV>*F)q@ zG(IiE*{bzuiYuUAej$uP|gqCdQo6z_JsK(h`g^AQv&1|hjI%6WY+Q3^{~ zT3^GHayFQZo||Otwq&T7OtXVM>J}8@0b9`+RZN~6cl)>_@Z7q5r%2c`^b%`U+l4^l zrGzNH!l|^+oz%Hk8P`nDY^z3@pcpoim0atvDDW^0^j0mFL1fWyG7XzL0GUFhBwEo( zPo{U<3(s_sO(v@lu^Ke#Twl^2H)VU+qZX~M@UHE3r}nyK2_nF6HI*+m$da9;bJVL= zo8}Rr8eA?D5cQ?kFu{KpS|^rPXLXdLf`GNxb5x=WbZB>VOoLn_>0Q7+9+^>6N$MeS z-!PN%RvWIcV64~NOoOY8fQe)H^-KSN_>EMhE#}t$N7q{hRPlXL!$@~`cXuNo-Cfdk zflGIbfHapzx{>ZK>9}+W(k%!|3rYy0?|}aP&+~kEzv|qX;mkSv?6dY-YoF&xufirp zs)Z8PL=2<$WkXir3eBShQ7hgRY6{UP$;ZBE$1i3|?_GU%eE-XNfgb9b+SBT+=*3`vDP#BrP0i>#-}LeP8xDkgAx|#&k~jU@$A`~C1V)|FkxLe5 zt)9&Z;;kd%!=9mnY9m5N6Zz#aVGDyJ~Iprwsx0atY(dMJFiGLQBy)qE2vs`=11v}3BQUJQcThJY+&!|4MWvZ z1Or*l^7`WYecMfU{(&Gy$i;GyRZg!@&ehP?x9~xL7X(*y?#co8Fsd)(*?5mYreBj!qE}@%PN;cv??ci#ENBL zCmn`2m!=mgd^%-9Lb}3cZBvkajPZGXNFZro9}#4u*LXZ1+@%#rPFeu8Q280|At{=OdLu35H!+pu(qh8C|Y zFWp3K$CzRkiDbo31c} zCHwh?rDk@lc;Jl6PiGJAGK-Qg?QQfNqj+nuSGKSk+WdawVjX)fBVr^n##8?rZTB>ai}6vCSE<*+BY z8zIFSnWyO=V)USscDNr_1uWhB)%e}v)ol)QbMc>0ukpI}cOh6R8>E`^WGF3oE}CB* zNJmJ7?JL4OxQolw5>Yr3k$TR|dFGh#E2^Pv;!si%8YkedSEy(66_D5$`>7stcKd{g{cMXy-6ovW=(qdHf z&q6+xTNx@^->L7cwvVUUuCn4c#I1JxO~uoK<`4FT6XpakP?i_YV<4^Re|qC5Z~#y| z!C>^WwB{##!2=&%AYTpyq!3RWX$isJJo@!}4%b^3^C2PFi=mafhp1Vds13FQsz=+ZugHmtU(ur+Xfw^tcHkZoW~F+75#s?yNFKkPFK<9m)8KX0cVR<&Vb^ zVJ3XOM_=LQ`173XwJZzrTODuX=F&srw%F9(%GaA~B4>W#g%Ql1t1z@JLgdqBn!gnl zWvC}E&F2?q#JB&*hE=`=$zAmYcLkZ|;VT7>^N?Ki`a>cs1O4h{x{MpY4_ayK6(5Ub z3*Ci9{R~s1?w&g>p`N>Nmidy%EE)Jx2%U5TWfn znj&y;B@?p*shx;;%ypUnZ)-#APshoV5OKNEIDiBENqB$lhr@B>v@|<=Cg6hRs4gb& z2x=`_vMrmbQ_tF!>_wkXGax#-Smw}~!gVg*PaEJ4H(mcr7suv#Yf2^N+6MI3}Wkc>Ba7IR?( zfVNvVSG75?ex2Z?e~^s7*cN#=*CPHU^=KH55M_4YhZ>bd$w8qn?(gwQd+&W1Y0t>u zmali|v(_-yN55uA{_>HN;lL{v9{`Sjg5U;DQq~3d#g%C@T8?S$-8M6ratrpycB~9b2s2Wd0;kbnn#isaZc>~y8V`(tQu7P2u1YZGn6k;OWYXVS z&+15qr@O+yWZOgKJYQQnNyk9^18Q1Nk7|3XUTEHROYcYcdr)PVYn0`5Ah8 zRHtnm_6}tdDn^~|m#+JVS^+w2!zHhH9~!@1wQPh$t+cHQ!3(jEdT+D)k>ZU7QHHs~ z+6(Sh-g|TsZ(*(r7US;D@HCJcf5Bp{iJ=JlOHyDtAoQ+!TwO!MvfEpU+~(a`**h1W zSE6m_*+V9QqgPw?pAxDYApCglJ=%t*?40R>|IX=z?QIZLp_yCf4cWm;K;Z#cUxLZZ z6)?AAd)H+&0wg~F*@mH%V9OT?2V-4l!rI@TcGj(P(s%1bomR(wf<1NgeY{bpzyQW9 zIq4!{J8TtHa`%QfMr#VNYhE2`PY!FRTO;ui6`|pt5j_$1-Vi+hk{nG@zj=P_=K-s8 z_5i8Ccf_0R${WD8U}Azla7W_VPevxNV`3_KYWfI9+aASG&z1OTlbeg3IZEO7e!J;5 z8TrtGiODCfuWo4g+lz_4DDLo;aTKI`cO)&~$2XW7>WVxuS#nYW>$id~E*r{==8|F! zO*h*xMW3RpuN_IZXAx`JFdueszIzj3_r+zinsa*Z42LgfMazcF?ZB^iga>5>YPR}V zwZg)Und<_sCxFPPIpTcpU~o|<#SvEq*4Ino#B>f%2!Ji^U{=B8r&pTFc@LFHR+U}2-E)NWq3`Y!HV}wt711SPc2!Yi{Vxnh8$R9~nIp`uMR~t8q3(N_kNgnx zs9I_csc)|6*%xhgL_S;TSU1&4DJ-U8dWoR6EE#maPv-b&f8wfct8C$=2D)Ne9A9qv zDU~7KQAYDA8@K^jU2__-H$JO6A&MJj+kHvmEpw=Mi{in?)8f+#nUNqzBpP;J5FyE!hed^Ha+i2OM_UhlBDNjmhSH^*in;MJ z>|IRs-F8pSwGvFLj%y<2TiDpx(?f~$)G=56MmBn$HL0q(rsd?O>mjc*Y??1xGGvnX z=#d4ch4{IR%&i$g3>JkDWRU)|1|^Zz_*b1!OwzHKJ-%gk7#a_&vI!TU?V-=kTGOZ^P)8i zs~aOZCxra9g?Qcz0@IoJw#nO ziV^yOYlzJ0nZPi$vN1juu2)Bv;Y@Skz9v>DY|(Vk?GL?cs$-q+o)kEh>^LyPOksK8 zA#Eh4?!$(@U^(%k#q!bKl(7tHIj;big#uaNJu^YB^@yRI#eKh1Uj1r>y2g=iOSRn^ zRuf}(8CM14L)tg}TRtc7-6p6ZCU7g6(fAztXeM{8d|7U=RTyGT-S9wQPAjSK$DO|J zaWRohs66^@L!RsXZKQ?lM`zb`>(PhPNxo;{wk{@0w%T@AXS=GAC;mYI|6ADQVW_Zb z4Vcdeh#z{3jQ~xTbvDOq624X;Q+GZ`|A|>hbNn9+>X#qqT6bw@Jbt8thm7F!*(BV` z@{#$6NAf6qMU`qcqkan$Br`V#DmGxkwqN~XVs(PEhcigeRJ`XVD9%jPcnq)!WKM97 zeI7Rnl1@!t5Q=^3H?hLpDHQ@ z7Ds{Jw!z}DF>}6n^AXJYbxrban5L)v^5{}-OaEaOey8xNCv#vC|3%tB@EDM}8g3*RzJ$}mBz>m?vW%rL}BkQv~F7RNR zJ-MFa7G@qj4i{9)N{SK(K_rZLNOVMeSWn$}>Zig>c88L5Af2!PzR7!k@KEO7DoAE! z?ivTBX44{|{9pyOY{T)ikc@rBz2^mSGnI71+s;9{u~>Sat9a5P+P4gCSSV%>BF0)k zN>%Z-5f^VD3gGWIF<1UxxqW35V4P${ezCuLBZme(8_aHpsT^0{e(n3|h5bi?B(QaW zVW20E(`{g`vSKQ+3xfd?&3=Iv&F<2o3i{{vYEpoTX}s`wBVLcSmsTeaP`a!_I-eh88AcWC+)C6!0mgI)CL@R-zhaGZ_qYKU2$AcR zT|f{7+B%MoEGK^ybfmL%H9yn8!IUzIG)_3kYt88aasTN6+>K7j_Lc)o)oP%}dPTUn z43WOb=^oy{3ytocakB9MZ4iKVyidrLdD#xyb@5PTM|#9;xA)g*y*>oAuPaj_;@N0* zv?hgfJ*YoVnd;X*`Gg8*`0SJrRH7g5KU{xw4EZ#YTT8Wy%Ghz++0!o>)K&EE$*d;+ zpl7D%*cWZGT`G0uQ?-d^E%odI-A5Vg$vpgfQ0!rW5;= zKH#Z5bg4C0H^{E(SEfKKd;znzp0l@@x#KU+Zg~@UP-^HjUO($O>+*?m44{Yql2T$1 zNK?ukm3hQ|_=u?k$F?{ulse)j(#0!JtDC8voX8d|z&8Bv8mHnlW^34S{>Vhf*ibF_ zb@Jm%qM+Gm#{;q)&y6ZIx)>EZpCW2s@`?wAs_ZL&93E);>Ctbrvf}Ncs!Q1DOq5z? z8=$$k^>#+#YJFE+0!^g8d*W{$qlR82fUoi#%pqNbh=!?}Nt_+&31sg1JT)&@uV*vY z_A`OpAHcbP6lJdB>83<*(ShszFM_^e_XoqJDL+h=}%nKngWEtq`Bh{UpfL_h}lb|qDriIpxt1KZQDs; zIsQ=C91~)j=rha{Y79prrvZxG`J}HVsBO1722`C8#o$Rc2*Iy*Pb9Sg*;JyXkZ;Nr zsnWXHV$IIyOqU64>QUP(8{fBK+D7eEa>lv<{`EtP2GXWMWI~@+`jOODE-jl6D0N*p zTvqGC@D0(7i|Zd*ubnfnaC#{NE}x$oos!m}^_|uFJxX^d(=NCk`?Z_JcYCwdhMqow zJiB?dMM=P(-1H!@EF@{|!H4qZs8e|L%e+oE~v zZ07(9uFRnU45ngzWH3j8LSM9TGPNFunVa=(uL&yGn&YX{VPRu0B5o3%sR9pXNQn;VpBFQc zra{rN0o(;D#Y zm|e>F8z96eH0&^=^wQ~2G`+IFXUFryq4vXyOOwZvoONEc^s-i=wu0yT+Ax&; zYvq&Skp0#%zms#9MC#GuaSf-M@9Sv=Z3UAq`Xf4F9oAC(C@VID&`YDwC7*`J4b!*l za#59-fgXm|%lETkdfOBDW! z_BQb50d{!UA?1yunH*$1r6emlSk==gzSg{Jq27et$=xRd^KD>d?xra(n9pu zOK`g+LT_M50Hee(8UuOdo{7gvd&S2Jm$x(0f)853jnY_S2Dpahc-d!o1U&ypg=Q{~ zQP#gU&~G*1_`K&2jzRElhk13LtdlJ|*2d9C%or<}R@687r&s2=?J4*!caF9+W3u$9 zzfNtvL^~uhSqJxJlv=HBgI}<6hinTwt}eXQt>P?O9bDGZQF-k)(;oajU3yJLjwMh8U(|8S-nid+r=N#}*rrc*mj+*y2HgzAr}%h`jO`|29IAUGauSJOz?# zg!cWk4OS}ZgJgGUA`z;kl8FRk&!ayUd#~0zR6e(#`)#|uS%Ipb5cT}6*JI&&Ve8}V zb=Oz4k#%XivhgHu*E#5`f-1X#a-KO>aARRuKpprTyZgNBe)kC6J{+~!1CWuwn5AzH zC*h}uOkn#nNtu8GEoxM&P7iNpvmbLV1)@$6uFAd~fC=z=%sj^oSo4EjU)*y`=*PHs z{q_~tL%O7O#czwM*4W+lffYVGztvFWVlRpK`q^%DK0us)1QAc07QYl|aTqk;z>0o& zQEbE_J3Y=vcKh6EhGTwZKmgI~w6!g!#&nK@k~yU;gkMj8<36~Pm=UIKx)R-e8Qx$w zi&x9C!jF)PC&}$G%X>O>wWshj2D-1_=}Gm9<7xPCMxD->IKcUH_A+rNn{Vf36<(Vn zraU97XX9<~aS3oTLob`JM{Rf~IY6MJIQ$67_Dbo1%3f;%lmoTG%bBbx#Hax8rDC>d zQRf+g$pW^QQOV-p8FOU;5J77BlXmN|UjsT9BTae=s*}pngId^3sz~uf^OUxORvh4) zMTNG_r0Jimaeo=pRfSCXpo~e4Fx_)NT2ig1WN}q}oDJ%BfappWLCyP;D?`^Cy?zT! z2i19B&fsa(WrOhf02|h}3mc*cGUEDP-#=1Vmjzatii3V7uxM>5HO~2@H;%izlUPT7bQ;&2!Qu;d|ejg_K8XORg}fOK*m8{ZBG0)XPr-~FRZ=% zi?8M9T2A&E!AZ)|0i*qEQ(op?RX%k6L5W-Tihi~#Og=pA6*>=%7dD@BJNCQ=GQZxj zw035@!Y`qkuBol82)FHblYz|>MB9p(VAb4H?*^U&y-iopx&DECkS;#=K#|G@4RWF` z;6S<-rOQ5C@>(0Xp*LV`cew~&oD#(>vV)oY82HhpkNkD>=QzT)%5pTBlcQzgm@%05 zkvppe`a)%RcR)vspI@u!s5w~GzO z>c*#0n${V%yX{rS(h~Gr%=E!OILnP@V6G1}pA-#AexH>y>6)VTsp}X($VrlV8}i%Q zD?Y@w3jwFS*w?htuN$)trR1>lT4e#L(P#TzCj6KHB+rkzDwsfQrKt<}PoT++kyc!G zii6-c=cx^1{H5_8%@9gr6<)9kLndQv?0!+{$ z?$B3fpZE~xw+Le|k=|xU^QZ}!!?~STWv_U+mg|tvE@Q_j5f;Zlh}pEh3zYqXae+p; zX4gTk_d(($0wMc}uu5}t>hJpxs`Wt>0h`hu&+Z0BbRn&dpD4>|=h5QMVTX9vRx^@C z@giF?-L*m>;kKP-xPS?4Hv2DJK_txf7OeA9>lN(R*KK4lqO~f0nL)-E(hvaHTloEI z0|0{&2fjR2TRxG8s;oW_*5r7Q)?jo0)KdVwkLu4y_(RktEWl%S>!iKv-W9f>xi)b( zy^4WsxOO%izuQiMo)Klus2#%bK&W5LYpsNbu=POtQfraY*YRo=7Z0*{2>^so@btFE zn$u!W$CWK$$Zy56No2cB@bG!B%7^;3CkJtoPK98!qkrxwHZW^VtBLiqA%`O}G#MF0 zW3B~$fQyX$w2}bXt;Yx=U$~9v2m(>a`^az-MJKrr&vgRKKx7%k->L?$Z>#iz3oW~3 zZKBg9;15XOR&>ljaRWtSVwBj^zIZH9k(tk~>0W0Wn56ikpExS2IFbd5R2_Dj4|(9L zR_!4hCpgq=nzUOkwFCN#N%R}uIIE-3=QjCnXBjx7QkC;s#}a9x z*SLG10chEv)8=8F60mUoD&g8LocnWE1XkO-P5iq;`tgWdu3t$Aeipu2%-?tREv02p z-Vt&U8y<`dU*r972xxCQwuAQV-vp>F-9NNQ=|(M{zCa=%QiK{ZKY4LB`=5s$^wU)} zTOq&P@-ZEXDef7wwV+*EE3rq)E)s3(SPyq2JAEaLh2t9+@^GM!d;0KjFu?P3q8Tu5 zX)fcNKIn-fiW|n-z_LK|LL3RD8!3(DGR^OZM?w4E>*Ws`V$7H0<=LovWskD}W88^P zjFvEh@A&p*VLGQ808jy%833T73Cl}%Mi##v>2KThYuh+)&>OEi4#bGffN3u!=k!^w zvGrzE*bs$Zk15s~t}02Z7*^3?A2#`^4&XN#?qQ~@K$DN|vxm1_aPEPd@kEZt=g;)* zTJ>KE@jK0GdG}G#^aTptMG7e3$*kSum($`h{Ju6_f0nx*JfbnCDL_W1$RwZ-R=2wE>5h%*_2-*{$nFeLG8;pNN$!>B znF#>0%|}#4^ZZS$J|It3Z6zgrdc!zmDf8mk{m1%wA8SSwZk@`SJ4TZhPGbd5rZ-0w zI#QaQ7TuHV3`oYFyEOR21*5yuaXWU=j_w1sB%_U%kHd*bGm-0v=^-)E2nk_5opNb3 z?{GOhN-`mUn+_03NJKi;55Un1pOL4IM#PnkFUAJaq_HrQ0zT`yiS)b|5p2od+CXmX z$H{C}D?>+4vvsF?^1TDS?H)BDnU1+jjSxY z1Nn(wo-7GE>oiCn;I-AD6s`7Vd=Kc@cpaPZH6fRm$l!jV4Zh(MMn!oaTt}NtD8@OV z)dhRPnqq*Uyy1Qzaz=Nz$BuA0WV;T`oF=^h(31S?%dg!m zH+8_H#J3xbGQXT&o%wwZ@Rfr@>B}Wb&tr%*S6a;*f8w4_|B0t;f_CJMOZaFgq1Qp>Sl1mUDmh()e5OKzqdUsEZM!&%>%T*cBi6EUhTYCJ zb1G>Gl3$v=Ce#cFJN{)W>sMZFVrB*u=lRqto(Okyy~{XZ8JPEoPCp|w1Kw1-k{Y!e zxQaGbkN-d~IrM*Unmp3(@UrX5g+zBne25H~f`&15HbkDA`R@);=m6Cu74G<@p7=C` z<~PL}$Z`l)R9uukw&**z--5W7u~~)v0#BByeLx&vf%0x;iIi5KJU)-bK8tP%0bN84 zpSJw*))$qIv^}?aV*D$#()@=eMIHeH78qkV8Wwcfg!QcGF*d~3I|7aH{+-k~{Qo^L z4*$eqb!nxb^J+NA(zd357xvq=+tC{5rz(lCR?~?_G$~0dmkRM*RvvPM4UNa04k*B` zyBF)%f_N;6!ygn`xs$GGu7IZ0Op8FlJQ5*5c@3}rbm+J6N0^rx5^9a2@n%NGN4c)U_SOg$Hymd=Ep&QnGG6ARpwy<2nqh@Im9(B5;xd(&E;%#bgEGA{r#qh z(@)_zEqkb9v8gBB^JS(?9wt6a4}XjN;18r20s@0gf!I22G^`)8Ndc?`06nGL>M^axjr?{}h-O>>S`ZYh(G$ueMm ztQpnsnW2$c8ZMJt@=^+azHIp9rw0-#BOt(uh;OKIXl(=2&D%0j8e0 z<9=@2+)f@JSS!hwW5%)Nfz{~1Yr|h5hDKWXI30nbcs-m27AfeY08}#`6cxsGo-gc{ zW`OB33^)U&a{I7ZgO-P2d!m$EiFp@tY4}!e0@201G!d`OBH+}o#m-25G(}#e>0-JK zTO;2yg`DWVg*;$RHlHayo>@}t+rAwqm5CeZkI+m<>dj6^@f+9PUE6UYkwDO8NFl>+ z5vuUl-RXKCBKJ04l&rcj%pS>P%SO^*443$61E%j(^Kn5mOWOr|{m-z_cQzm+L=bd3 zQpmohoNnX?zDN#XACRiScZopBlriqYcbUgql|a3(jmIO-50g_6sOgg(7C zDl>YFYtUfU8pPfpiIt_x#{E$&^Y_Y4Py9tRPmMlb@FY3{ivvyyMp#MHDRv5tSDdBR zq!Lup!kv(7J_c0g&#iVHNHONujU8*W^oE8`Dz6+NE|Lm&k|w4iT2o`lVA>kQ+#rb% z_rFg7N8%fAsgeKd7%nmn;iE3j&|FlB#~WHknJGSKdJqgJgciR>ST4?9jt6)X#`|8d z>H(pp;q;U$F{-MC7%20LBD*Jz7EZExxQ#$8i;NV45mfQX)n1J-Xf|_0AoA)J*lf_i z;%*mbh+P4cg#wwt?i^__n*&W)Xoe8-%})Yd)ir^O^FHv6B2UH~KuN+vbQCH1awAg= z)E6N!(d2aOY(_xSF4hkq`NwKkibK=4`|$j($D8B|T5&7t#FD5FDzP&i$=V>BS{c;a z@z`)zNXC)?f8$5-3P!X(%s^*QE;iFo&!q7Pm;|}No;NZtA;T5vs_?>G>hwft(6_M& ztW!j26@c?*h0rpE{9bQj08%-8s^>3qGY^V4#hT_EI~Kr1E(9j>`{BYD<6K21$eR9b zX4I`6W)@4(R|9t2%bZGVDxn^SNgNUxM5|J_tn~Ld5F2wkR$3Dmyi_!4+6g(jG~4PV zz&uAcPq#R5`=0JQ+B*|b>*m=jxogZ`)NyrL(CS=tO!P01rnwlt7AJR=m~m995u?0g zs6)%Sqb+?s@&qe5XO`RI{>$7TC2;j*bPRG2EpxSjED0j(Y?0j4WCpGc(6A1oN!6P| zEU=^&=P+6cRAlcWe*8%2M|$i<=x{e^#lW?|PF6M7Tfh0C@qzuz29Dl0|NP14wB46Q zm54tuAm|jy(4q{QlxMYK=P{VwYQcoZF>AFIlc&Q7yk2tnDS+|KX#aWM+-K6z(KhoX ziUDYozi;Z;2MQ(j08%Xy+Ar89!Rop3d{wR6zbyeE$V(AF<*6E0|DF3F=UH3>gaj)R z?t5?|sd|ATd$|GB8rhUCsa1_t9$w`~zfun@-(uKdeZ+P-D6#{9Vg+r*iLtd8cNxny z>C>9oLA0}lP?ODV9?0afF7SrMzS`F z4i408fYUv4dPM`zf5}FmH27OWNNtlO{i|CPWy?cG>@+o6C9 zaQ1|bNAL76>_zVBL-vXFbtA__;hX=j1SaB95b^6dvCp>fN_EbjdL(?5C8Y>C;83j4 zS;QOOi<7ws`T&@W~B(SF|~FP!EETcpFK?Td_|6qA_}DQ=`}BtGmcZ%q>w(UZ-Q!E&+8VN#`rQ;H0DXst>D#y8%oCuTUA1k>-B z!a|C<6GG70fT=OFhYs(VCwgNX;e~Zeg>WLF!*F5I0eUykxk%?VV4Z(mb)ael z4_Cg9&zYN|lAPO$2chvm8>q3tv7xWvMY8y z<^4>#lmTDXX~JHrTS|d;5%4y4_cyEaI^l0|G)bq1`uYM%^B^ME4 z!E;^!#y*4_qkHbz(F*Y;70Vk|KE!2_}dZ z7XeeNIWM!*kKLgG?aQ}p&*07v#Hsgp9Q2X0azi;!aVA zS1ghM+(@{Mt+uX5XiyivE(VaNk*pE?9o64hr!l~g!6mY+Vs$W9Ufmp3A@a7crGmnw z7-c?_g?^b`J#%Hks{>tXqF6ZT(c`~L0Rymnano-7|D+I|Jrn z#xPY`pmx?astFBu3@&&Vfo1Jvr5g8CK3lIC@E+)h1%E@AS`s+>K79NwE-I8QsEx-# zIRIwQqw*R?o`;dz!f7dbC@@~A~)4#6kPeK$0AiZ zNa-YvYkk)X3r%S1lsv7X9A&RXrRr{QbqgI_JS-fUP_lIw8= ziL0<$g{Vr`JP>4x$5b>eTZU{2XmMPt>E;Cj^}U-UlGj!iKbQ^0PrNItywz$Pl;rr6 z#$aw#N1GIIG`ya(Pd#UJNCkvZ;8Fhd>-Uh0IZmkrt)Ip-?(A^u@?8!@%)@PTS>Y>o z`WBcvas+gS>9%2}tZBujN7Hj>PFsII^xoQKSYT@Z)B%2R)iO|*ji78Zi6i!FeWWw; z>Y~byUA2uxRuBsd!`s&Jg%DG|G@kYD8XdFo8-6Eo9%&9CdN+Z6J1!Hf~#OF+e zSBPq@nbJDmWgnU&{>XUlvhYhW_Wrs6d#LJhguUdGtaM^|8~ujiL*!MBzE~DXj#a9J z4%5LbSoQO4v%k3vI5UxUjHIoGY-X^u=!O31t90EFSm6C%r}pPs;_1x{HcA#$6$9V_YE|wh`EWVAgqs9rDo*;i8QXEseYkMvd5!OCj)?TLDqTr_Io|@=i0xvP7%J}YQ!))KO?}gNr+svpf-_B(c*GZZnveKTB z!_f)R5_r<3+l?pxr|L7`8^MDKQMGRhO}(}j$6VD~Xe;5RhRQ;9U_wGB?nHq zahMtpMu)FCVB-NzS&@15l^M&F*=Ic% z{=50PJKt?2wN7pgrHvFYCQbjw1jqdgG4W5_%1o|CS(VI^eb$kt^k1W;?{ z>N&o$3dad+{^-c)as>D+ZU&t14C!E$6tAL3XCx)QfHx9h95(3EPXU` z8nC>(UW@2N+aSX7t>Wl0%CgQ~GO~hT(e4X!10^B9JI&ELc>Qk4JBE*rCTW`i1< z6Hs(Hl@BKS6E!m2#1xWs`BgvHJ~`+(UA$7Rkk}YQ8>jJPd?5can)M@Xn%!y&J|BH!QU7Fp`|NGvGc*x-0A=HVD=taAqcx*Y+ zBv`vNAd%31)c|N}W%5Kby0Q^ZSkb{$AsDVND!yxEApg3-CzG@hS3C@4s=~e}^^{}t zo#N<~$+OP!GP8g|@1AJvk<+0Ytt*TTe-M-GXMcNcjV6(PV%WM=CBdKhgg&X`xA4m( zP$nOH76+L(jFy0pIsGdM{$F!9r@i~J0pr0hEp!^xAM+iY1J*Sw=axhdc*52kg8A7s zIsCr(Q&mLAZP5_hV^sq0B0F1H@xR3(B9kDQWUuiuNxQgalqPKA-$e2Q{*?s3GE?f` z)lbEYK7|?J*g$s*tWpPHm0D{W{+mZVhjsND*1^Pt4Vu0fCLNvoGL^(i)1awq%+FKqY z@qiCi4FCc(sf{=$iSEmGC@;ON9Mls&bgEEs7(M3i)j)R&02CJYKs?8`UP~b;SztbP zA1iF?WJsr>VWlnhMV4QaVJ(wqpW|Z&OyZwtl6~?sNsQRm2S70T{1}WXYMfAQ#G<33 zzaYbBNhL!_@F%~c$NX0z3|K+0~5hX{okMRZ>1?x zEx>H;GV2c_@CzThQ4d3hg|mu|Yxgf^ecQzy3qN%N=7G)3uHVJNS{xJu1$>u(TRZRs z7adIjoXPDGwJx<{vAsHZIJ(0_B2T|I>rU2ShxXU(%ZDI+iujT7@V}C|Jl#Lz><@nFGdAcSGLh_=vuliVt8h>9n{6*vlu9*1$fdm@T36XN%=rpJsSTL z3}ZY|d^FxN=B0OCGLde87!Di|J(1;?taQbBnqafUv;He5zHhuZfmoD?T~{Zxj13yE zreq^4Hxkg`;n?sY%Fol4MZK2u9t1-j!;dSzFBdo!pQsC9_m*j2j`v zG$JT5!YVr|B_KB)*nyLb_;;}#a*U^ z5apYIkqHMzX6xU`M0a?iJB=r3$w^x?u)6a8ZEyI-mDTSnlx&$JvEa3fLaJn3h@n_%Y8PrXqNie7Sh5|dMO$w}kRlKU$&ymYt zZ%kO_SdP@nR=bxg1-X`pf!#AVaZ>bori_Z7O6&JQET#QC>c4)K=4A|ei7ioL9ri0fVaG#V|?51`W5TD*4GFH~_9?GsPV zqx_dnj$j9fF3rjM;v6V{z@Ozk1Kj8weKtzT3}+a6n$M*NMZW~qaz=_eoQ)>-{J@3#OM@YtNO|PttelK$ z7$$?rTUks%;`-DFpO%9K*8i-kpX654C7o6ZEHzw6@mb2Q)jL>9VVZZf*WAFx)~ zO*1;rka^J~rH@f|&z+$ilQMFc}B^#}OxUBoBOlac>Sa*@? z%PW6KNQ>?}$24ATQUBitH!q^95;)cce-8KK*&{7<@|iP0K}3G7=%P!!3nMC zK&l}C-zeO51&D2bgVO`u)TmEoSkpn;FP>BcVD26hhaI}5>n}&mL$Jy7AgWy-kY$Mw z$Nq@ZL*xMT8abqFJptwNBeILJF>~7q~exlFGiuE1>%j z4efF53o_CGHRHsOn4xWLEub~-kO(46Lkn7@$_D_fEN?V0~oH z49PJ`!eC4a!$~o~F)qFMw-XPkC{f7>1e$a$=BVNTy0SII<^8S^m zJ_792j>!4m{NW)*6*JFCU%mW)8G<@Pes%Rd$A-ahvpxr(ZQn4t_&R=1@a|6_lIDuD zI~NopNfblE#p_=FxJ6dFViYiY&1lby6Mebc1>-nHr^jDrG~?l9WWvw{49`QV&ERCYAQF;TsuAD9s6_hgFsT|wrN)#zH#uGU;*u;fcjG&jAM0+ zS)N2i6|bnE{(qvTryR+AWLi%z$YEJ)t;uo9Mg-{j@@yg5r`AAha+y%0{*FyvTLC`C zY%w2ifUPl`pHOT}mJu#JcN{lbw%W)+bupI!FB~YrZr9oU^$iCoxb8ZACf9rQuE=Mn z?OFnkv(zsO>t|FJRjR))7FAa(H=dRYl6LVu795~O{9tdnh-ArHFF-kSZFwZe@>Dv^ z&}s&i+Zn@DgtgpFI_0~68)#9XDEPDCOhI{X%^lbUx_9WR6G&=f*Bq|*nZq1brYILr zfE+1tN@G715F8r(&taiWDPTjKJ0LJ ztO^g19bIhwf;5WP8RWxUNuQeC0F?Sgr%&te)YN2>zH)ing(F=3Az$ZN+C0?UV&~vH%Y`9m{@&*?k|2688`qdvHNBy z`#VzX>tge8ak3@%1irfCs%z)WisM&Xu!CF*>&Ub$?ELlW^pY+(ZR{&YO!)-IE>UTO zlEMsLyp_75(TwY6krRQ%4^i^OWoLmL`qcAn-%k>y>jE!2Y7_#LJoYE}vF-fzQNx&|7Ta!t zp09NWdchPIQ1Dk0Md1T8o(Q%^yio_ia$ea4n&_WVXBigH8)%yRLLQZkfCM?<5h_Q| zY_6U7@db^DKlKlW#rlCRhS*%>=7Vy~R%@=op)e(l<`1aHTw5n`dTQOSE+E{y{{QIu z%7Cc8FIuFeySqDw2I=nZ9vB)V1O-H-8M>vB?ie}*=?>`>P)b@rKtb?bjNkje5AVZ# znK}2)z2}^L&OUpuy%ueccsr4{bvzNg3?uT)Ul`~^fI=uWpmPl0lB-kG^J}*`@rR@R zcCh8_Tc^jpLYmde_`QBJd|ydsqEz#I>Yly_6*S8_vpfJKQwvB4H35h4jdTOG$2Obk z*e~R|d(G9-wnbXojy;5Ui$dp~ZKV!xakw%lG}vb?R)%B`lONT{Umc?PO;1CLE4=5I$QJdBjnuL0gnH635}%^D zrSBZopj3QOuaY~QC?hWZ9mL-_jS{YrF!O!88W=~JP6R{|)(=-!>zW010%x!92;gBY zpG4wTLl^Qg5vnI;8C0TAQMh)Fh_fE!dmit6J%@+t{{mKB5K}tSVb@V)Ycrofz{wge zu2t68{Z)+St%K^j%g}~QVOz4e&I_@pEVOKeL*NTVe|16FcH6GR<;sZHu;!|=(C_K1u4m>R zjW?vyUPR!r`ECU6;e!W_@? z+$DNv>V{9E1xb~z3Aghm=(3?!$Ole^&Q!$X6Gm7a$#V&XWT_NFOYf>VqT46;P^KiM z2O2*~^pAfCc}Hp%^L5JOn>&jHUwtHpKlt8hDW$by^CU*sSa?_{^wKeC?yLqX>sZZnE9Dgk4d8{AB z$M`vp_sD2Pq0F{I$+%^e0$)nF#F>$`0hkB3>jSFQ^Lf=DW4)|*N+#G)I$)w_r)B%2 z9@eEJv&=Q|__y7MG_*k`3)yqBM>8kg9_J@xgi7MY~4r}KjIo~ z?+Sc`gGLPNRSzvDO2o4;76!gxfbPfjnbl^DTfLzB^HXr>r}OVKoq_b9+2fYIQ!Y8K zJ+)D$iHfQfZMG7-J=5ezCz9e~XMepx)um27TGVU%!23n%Iso=m z1hX%=s>F9TS9=cBtMgJKM3Pk&egL6x?)i|b!=GSVdylV7obn?TuB-wiT|cM)E4`Wa zpylm5VB`vp^jbuA>y(BMz7#h58gw!D7?}{8X#zhe>C0A~@mzm}&v$D2KP%#b!J~-c z*oxTKhJZH#?611fGJ4r^00{>|G12!U$W=@bwqPrQNZl7~eCJ*Fc7PM)>7;a799NvD zNFwcdOwbt2?U#~XhZjY0^9)cx;S{dJq%aWT(0uCLUnQ32JjDxk@2<(lNGJ4H8MSd@ z0wKoqgYbrBX;jERLq68Y+cmu~h6Vm~f6o9uqob`*FIa9rJp+9o=tlTaRAJ|O3-_}n zC2}A-6oeyZ8~H@G4r>~Q8zV>VBSB$dLL>XG)rds{fZf%e1>+z4OUhbrLPI#&5lR|Y zU#L&Og}di#4F(xS%2~^{(sT^De@tJ&)qSo?N5q9!u)vTRdrQR?Vv3S$R9Wv(-hE$n zFRRjDATL9TyiL3Linq@ET$L(YdA*ZW)fR<_xR6tt-}G9*sLmo}RX^OS2Q^iEEiS4D zS7h8oX-Y2KJ<$j`I5JYsSN0tTvt1T;^qZaUB0PMqKn)l0T5J!`2)x#d!EXF9jtUBn zAj<16nL8w8#8I{skpnnwVVlt6_~=i;NZA)>)UI^0t*u55Kv%TJe>!hOFABHvJz#mK zPzHwdj8E>WAcF?c2Ix@wlcl)F5Oy4ie`QA{KPG12+)YFzV8l}nQwEV;ipZ>yqKZqh z?@Aky5<1u?7H{_Tjc8ZnLH&r8;dfD`1?)Tc_^H;+nLL|V)L-m#i zEq@bdStIRrGoyQ(Sti1QvKML34n0K>Z#%+-5DGPJXoC+`(=Ck3)*8Nl~VS!0VMjjN4`48P0xG3nldsK zbo1ovnE{hC&&K8(Mo*@b1rf!uyWZ5NFPTyVR7?c=+*I%<#0aXFS_(>Hp-_6C-BhV3 zI>@{$cybNimRm@s{WgI?LF8$1!iYT^*ZV(M6KO3N2Bm0l6Iq_dyh%dv)ZsL$AbWxz zIfNcoCJY5iO@~x(J<0o!#+I{~h3ni|ueUS9jovA-&`ZmO6I{*)rRJflzTaj|XYA;# zlNx-%3;U2Im+WoX2k9f);O*!ME8F|wj#KX@eCf4B6FQ8;i8scBgPUlvhQlF{9RElp zW8qb0Fd<1KQgmpU5ER(whN3#cNOmIx$>ZRlh;e?%U>IF~3_LC_ZwpB?xE96N!0hBa zMx!l5Rht?AVMZEX3m7bH+4mVI(;B&-?KXRzAO=bApa=hJ- zdcQ6nuVRHlh>sQvI7(LndT0x>^)SX4m$L!J%)*VaeE~C|L|Q$DG+r7yI_-5Fwk5cQ zh%ZGI8TUJhc(0MrBjuw)K`3%^{U5=bT`9dr zJ#js>m2@Dv=;-N8n#^PWj$vJ|!+`*r0&>&f_+-mvI&qD{`-p#sb>( zC|5Xv6Ib{!P&bPD0<=TXIoeSE5=e3BJ|Jc#6=Inq`avVH?bbxuCVmy!^Bnn+h%g4L zWoz)bXL7i&d)iL9=NI}6EhB(CHxB{g9#NOOYZt(STO!F}7*~<1rq^YJI7}JD`w25G z7i*RgfxKc!O5_ruN&%Jf)vxQHieRnumgRb-)=xLV$Iy3EBdU!>C4}@&7 zLfNI8XW5z;^2@h6mz~y-v`Lh=2;W#?G7Rz9p)$aHNe?TqklM9p@kW8Q!UQH(8lw7R#Z1|aPpVBF0U2a?rbt9?!+^F&PL z|K6!(>qBeu)w=tsisn6ZevV8`7RyXG+MCceHF9|EdAgMIo_mW6Bo(J7Z=j6T7zj49 zibCV6hvUS&>{%t7AJ^Z_Z|f#sP0jJW&yDrnD7Mg^w%X1$OYE z9FJZ6#D5$|SjATI>&L48VWtw@JT^es*+Qw%c&l&tkvFHJx3fA?5m=1lPk*Y zvP={JQaRxacvc)&{d!z5Xb}r1A`D<7y`hA$Pb2Hb3uv|tWm=qoS zin=UI3nC+?5GKUBtCoeo07G9RZKP@{=<|sZ%QYgz+kFv7pfOfnyCDhMPOJ*Qi!L3Y ztCh4}L+gdqLZqEV0Kyj?vz=Y+{@UXQ9v3a30&(UCr*+iHu%_teav-|Y<&reS6nWYvQi$EkvL-)G|a6xU6nz=^1hSn?SG^sL5qRbQ2vt8lQ+D zZm+8#$`G1JXr$O+cUP2ViP;xJ-)3qlr{eV0*@yA|DLZu-gb|>5A>U5Aeq#tHL=JKWOz?q1;l6c0QtD^tkgn|^a{Tk3V~xCagu)9 zNKZ)ccxp1V4K#LPmhlhL;ynIcL@>yghufJs{zO|-Y-1=&gLV)A_bfep&7rC0`%H6Z z`G>?qVkt*0aQqek5!s*&_B=7boH|j~72AAsd88vwpd{D*WXno2U9sRvN9pII$h^ja zbYpy=($f-Q5W60AJlWS+=*c@p`MVfu_Dt~avF>w$zi`McJO7@m(#ZE}4yX+MZ9L+3 z$be19@4@`e5%X@Duzx_*v((~|rb%RmP{#Xw8AdPs*(TzCC^JWCKLr7ZdJNL6*L3}k zja9@NjoPYN@w$wqM#%6`6bGy*t;r(B*xjuHp1gSUScYUaFN3H2hh8bIVtAj`O!Ojl zS9E0a;tvH5LDeS%Nv|h{P@{gd(tLWEZI=I|buL^6L~Epw)rB0cE`__LW-^CRx}qbU z6>k$(f>Zg#7-b1j51g&6N;WYhZ!AGge51rfuu!#bJAd8n{v0Jbqp=EovZ+||r34q- zysck#vi$4aE%@1&X7&)V_cFmEfX3af&{2= zRGO*DxGX?{ua$~_v~o=EZRv0;7awFU128TM>cXceyZk0|(G!i+LK4)A?9UUN=DF$M zC8+JK#)ps+celQf1XtT@E1i?hfLTP%GzQVrBNEZNV0&r@d00# z0Yf012Mj^r{|v#=hdi6Rs$3`Lsf)I!FTTXmDM|p%;(Hi<@XearpR3DaHO~jr++Bb2ZDu3)pTfzBpqI z49YHx&zv@Ub+E5{Uu74?OEApPU-A=aSFW>6cxMXFbu`aUJF3F#%&PgT|M2&e_aSf8 zhn8)-+7xu}wWqn}ZD@Uuo~r-A-%bfU-%gQ4Z(t3qNRgS#;BRoW>>IFeM)E9>sF3&i zQC_0?qaluUP?#neCu^A~-RrVolr@m3j5W|H6~KkEKW_N5Tu5uo+0Q$G@}h210_W;g zFQou{RNlD|Psz_@sO~+-ROwH^djIgMkb(quotOmFozb`D#MjYG0=NS2mRtOD&ua@; zcSuTpzImnC!HWyLVsQ33v%bb|rCio|>F>1_Aikm$NWXr!x0Q%>1--dyo%y7DuQOlr zb2VAN^65}S?9{H;ecZ4J@>PbP_Kr)JN~3ZhkT%wp0Qe5x55{V`qK~)Tlu=FWmge>q z1uiu8gQx&QWxhl8oXJxY$*F~Royl|3j*0@%&8Plz7`eQ4n)3~w!a3afzz_Psnhf9@ zfN1%68*ulRz}+1m?*5y60N6ttR^de~sW1CT@8)Jp?;0vtQ>JOi=p>Fc6K3yiM^OV( z?Pu@xqIBl6)PODvu>)4v^lD&*m9flRX_RCKkX#tHbelE2byEw`toGmZ->Uyq<&Me_ zmliPnE@1o8)0C$4u+WFUFfR%V|CjOnZ+I|n-go9T ztCiQptU7s^#V7njGk}GGKG?4Dz}aERMTl2pRZ-pDLXz;?$ge6LG)QqW)uaJ;zgizG|-$0Pk20d0dsaAj}$#{u5f zhpnayjwWID%2+IW8Q7ZPx+_XZ`hwKtUOswFLky>ss(Z^e4K)87v3#!>%LymEP;AQ#QWso_JMFN^F#TLLJT)N%Jy8qT&&%-?vyny&F^Ujru!TXhuDT9 zRgt}J2yI4@`X>k??(h;9a4VR;@OPfpe4>N<4KGx-4fGz>S$vrql%l_Is81GdY!{7je`or0Vtls0SpC0yN<)R>f zhrTX}5JS2G^3|!_aXF|%Judi7X@USVynMc;^a2MA;jyTjJpf$?2=1ES@W%%#=vPu= z8yN#hY3$#w#zX2ME{o{Pkob>q8n?I()r*O^>JUPQ(_8`hyez2~c0(`I(dV}v-qHf0 zRd?>8%c=CZ%-0q`t-F$N3A;QiA5;2o^l$E|Y@Sf4nz}-qAk#=iIsMm5E-DZdgO(l^ zgTxEq%OetcZhc+B26{~+4k37{B#{v@f8qKOYPa=kHp54*amRYYdT&2o^{`=Bp^)Mq zz<@PEdj$tX*xzua5c;EOmYyFMz|?1O<~RtRICp33pWTsd?ete(lfdjcvjuEcc}n|N zRBa=Pp@2s=f|DW?I%XWpic8U>7Z}vaFoTBC-zTp#m#vl@uu(WbX|trwV>J;~-hKBq z;@g@`xVs083Iz-bjiWVSzZ`s_uVzRIss;GYB8Q@j%0x1lZYBCv{ViYkzEZhbL>xPB zX#Dip$xd=Ie9biyUVN+_6`C3N)vu|@iKUSk$df4%rQ^=__{7d%#H)>k@x3%KgCpfq zXGNPPnHk>=h0vIC{QwIQ zMP>#X*I6=p3DRuedKKg6>X@SOYz_X^>&{ftC$c#7lLI#lBuj1`pKB!&^D{hP>#qUJ z@*nJ`#I_;V-+wb}0u6d0M$h`Y_*znszc{CcGBcxo@d>hI;C;cEMRdoBI!wJklQcQ% zsxKXHf54YscZGHH(3T$I?PiW;YFeZaACrRVFu%!lTdGGb!yJ}FUgZi24fDFBU@hWj z*KwK!GVDT?{x$H2@auSay$S!TEz-LgoTt`me=5jYVDNVDgc|RTDv^CCR}YtHV#Lrb zSSyTOpg;HCdAzrTQy=O~i#Nq*ZM=J;WFZG6H|D!ks_sWm1V@!KgNY%UKy2LI_Me2s zdc=rv#NPAw?e4L+ahM&a>|_xo+xHE*LpCbN36jCVg){`cdP?t6c^nWM>w9Af1+ zY+)AJ;f}PpW62@X_nr3TBR`rcnp{N- zoO^mH6J0Q`MFl}Hvcu>4Q)Q9g;4hxf!sEOa6sXu?h{r(|Wc7NO~-S;q_u-8v*9rWcRIj_sjNMP)%A9aguApnG^ zJYc47O3Bi6pD%i*u2j8UEW8OZ88svWI?qAs$gj{cO54i=puPh@DzQhuTq>?+A4=r* zRh@>E&s;Z3A3v`{IF+_T{VASVS~Y-lx}9n}i3gBQ-7TA}{Z%ZcFpAnZjjf&u*!Gsk}42X0x?Bdv?Hakclhj86aO!au|MTx9m3cS$qg zqd>_7ckluECtttg7oBy~n0ze;eN_lC^^%BPXL>pPRo|VE!>+i^yt&f8cL>cf1&>AOo7#U>s)zv*XLv; z(~IzK(f%5~x=X|Io>xw_+KHkv+>{QgQK*}-aFx98-+lbnUebDR!?|@wlB2e*G=F9wcuCG%Et;nhW zaF}9rg@!Z~oTqp zlkJ)hFVPX_i){`pBO%vXLCwQ?caOdGh#PFyPvOUwJBlWyx&vsdo@4bSnn(Bs-=PaA z)6Tw69!Ks}$A~c*odaSQarup`@2+`~l8-@`yhstV2B$Wo+C$0%w|tdhzJP#QsnT7*i7RaOhUBsT(1)%KLc#0FKJz{aGZ%BSp;~8NZL&_U%lZ&L za|Gc>WoZZ-h?e3%tI#s_%TxNT&kBf#eVo-h@RFRGriBiy!bu$?pS(1GMoAo)2Uh`G zVGQOrP3;rLBk4>u@+XaCv>jZ<|Dln6rs{niG%gwrg!%H z6b2kBHCH+XnArsC(tCd5FNaE3ZUF=$3qXDGD;d4%RG_DY=GY)*LXLJ9>&&RlZTm(OZr$lRtC=3Yz|a*nEVh zf}bA7Jv9U`Yp!{(HC7)exqbV&DDX{C=nAd{yQT=oZ}N~g4e{s>m{X`Twu-&YRV~T^ zI^k%{V=nWDlgN)>T)V#LK^u#MFU`S@RWB|O%_1N3Jv^XuUUu73>dv99y2i5|dDWlY zGa0_3r6dT5AkB?kkF*yE3S(_UA>2XgRmWaK)3F@b8bcW6k6erwz%t(M#-p4>@K-*J zX*r0F_2ky33yVb(tg>OrkmiF+(<0E~oAae>yfL=|ctE`54n<$jP&eOmy)v5Px^NC> za}sCa7Ny>n8$4-cDC?>-?D7SW!#dTm8CqP<^HIv|!Xc9WI7Kdo&)>fU!|XWzpyxKn zi*qIZk?EOLZ7(pVl;o{(^{3_5=F>c7fz9}ypAk^-iKvxHyt<|~{J>xZsP^(Qsw?EU8an|3cwvLKKn4pyH%r)U#5raO;f=lh z{BHKuSv4(YDv7Z80)bkhPDl7>3e;9W5GXQ<(Z;RI3amwrHWL0eBgQX-L?B_+>C?@z z(crgkq<{en6#bi}LDBKJTlO2nUR{(!<3mS&)O4{(h?a7)w!LW@86ZORTT{(~c_@hd z`{W2M6k>&KHd=ZwBg!U%wN_y02HniiGs7lz}sJjr zm{hMSq-D#U^okPD9KmRV<#h@(fLNpE^W@jfF2A1?L(Y4Q||dSzPV1&HJ1{h*Sfk+KF()xXlV$>z1Xg*wzbB8m|V zX&xU}I7P`II*P@E;g!$l3SE|bt??-z74qR7N~W`4!vvGg?#QK% z>DZLNzx1NkwPCef>@srV5L0nUBm4jSA;O$1-X@la2-3dC!1;7de(5tkCp`yOwi2cN zLzB

    oi1P?Nn@3E5gG32%KS~yNA)~n!nQP zMNaxXO7!KGKdvIVE|jhhL^k+Cw4oF{WddWQni`0@=;Snme>~tU6<_Ud-U&nZzH~}s zI`id_fM3;;MVXT6f`DHl`twWJ!Nm7BmN3^jKT8C>BtmXIb)rE+1qqq4e$$2!qFb~R-7ge-y% zSB?Kdd%*=Jv|+9KH&TH|%tfcXeuM{0xTRT8$SJ#Qh$B9fjI`hb^+Bf1jvScAyGrv< zoya0ACxCn6Z{u>_EM2zy0|W&^E&Ht(F5ot6o0Jrk7f2DJg9{t|#;~hEl2;Lk{l%k$ z)!+I8TddqCv|;=wN&0et+xB;W)3~|GU7U)^8`mXZX1@Ucv(WhCf-QQ4+l9O&yLm$q zr-7Rcg;JjVg!uO3jCy&4!1`nsnqVKRat!>0`8*NnO3>4!SB+h4$SPLj*w092qoB~Z zNA?hqMOJ*+0(bd0V7G6kBTBE3zwzuW%&6^%z@Gf&n^X(q_J1;7A2;f+s{OJ!^m7&7 zqv7#;FrsP&dUmdc3<752d>+C%**~ZZ*vODZZ=5s_dwr=_^^Q+S2f-Jwz%PCu#rT(f zNI>xo=&N{FJf|ZpG%HRU-uTOqmNzsMFdW*&(oF*P-$&bRLHncaHahdTzh1##evyW# zW9jz2xfEh&jZtT<$?B?~mci!_^K~84<>4}`G(`W`)y)LB|N6%gf=w~{nw)7LE#EP6 za4FXTR3@#^L|JMS6z*?Ndc)qG>Xadx{9xd1`#(=48rfG9(KRdd+u`CWeGWfb&W6_`@Itzf8Vp{q|^VCnbHkAFr)0 z9b>R}$C?m)m(b>pPg*nYylumV9r5UHPh=7Y=_L)y_KCCnHSEQb?N$7~u1qLg-Lv0o zTr{8_aP7$Da;}w}jFs=}zy8StxUB#GVMEfGM9Kj}F4!3~&n3LRvX+Th2jVL}CvTE^ z?O)_akl_E2S>CSB^4=Ao;g{FD9_}dM_KU)%I}x09yt-`v(p7&wp)Nllle;qlh-_Kc zqu)KAuzv7OtKeTB^(v{rJ2hMS41r`7<{3=mG2v~0(pqU3E-%rdqVDH?G;;d#X#($f+?>Ngc z00!>7`6j@vJQeR`96^LGNfR&m1PEtv5%f32VMDM|ZfoR|=7g$6zD~5_IcTO*4_jH+ z6Avn+*u!|@jqD-G`Z7S;42?JvOaN5;%`NYSfwXr+TNAbHXVt563Gg8K!J_~Cs?XB< z1P})@pBYumi?rwlkNK~YNvD(n-ji@M5NK5ODEjm?(R%Ju<7J>UWP`34_QK-(%Uioe z%C=|DMl4S1jzpc?H)t1XSr9~F}XX365 zjI5Ifjje#E-e2HW&o;<=gX3uddks7&Jv`h6k7aHGpUE~t==&-nr!~XhH#tk*<$~y! zOAL<6MSA{x+i^1{cjCabJ6M*`{-@xewDFQA{K^l&6N8j&pQ=%LiOed7T3t zCgzW9Bb)LM)FsR% z*<;jDhWg;0IoV=h?E>DV`RuPhJebUQY5>2s(_zcMrSO6Wr8ACt{`G*@VE+JGXlnG)+N3A`DVbNgN(6jU@)PD3h5gAvB>&+wd8A|U}TXIqM%APD55`z zY@u~Bi~2=gHC`XY$rSK@&uZh^2NznzXXX(8BCAAk7MbRgY#Y#XqD1Oj*c$%PbM*#v z9xApI`r$*`%AFk3GIA8bofryA@9`)~40<>@)HDj>GsoSh#_|&V(IM;4)i=}DCxG?2 zDAJYboFv_30hA_q_!T!TZ?}xH(g|ihcOdu$#Lj1OeyQ#xTZu-o#(-cqucW3 z1?D<&Kc*VlJX}1U#C(Z6;HD-9a(W6AnS!YF0MSq%WcZJbdLXTCNM@|@noi7}%lU1V zL2o`~$auZfNZ`|ZJ#jR80@jN>Fm3!>x=o>MPHc?%jCTr5l3=D63Thv1x=>`Kz&!+0cC`0hbU_mnviLpmFXe_+fF9J19iXgzh0fME zGO;v^%o$uz>E`+s$h0T+#?eboc(F|f`c#{V!uBHO0(jq+y;T(>6i8?hO@}`^zaN=3 zF%BaqP|m@XoPJ?9itQcyT2*1#39z#tI+TV+Z)lQsg@zx%o zArkV{acXDkaa?TSY7HHBS}R$pQX{8#ivpAkT@0QuH~Z2^N5H<$Sx!(4%b~XSsUh(5 z7g%%M*Yvvt%;MV{InwwXBzZgDNnDokncX`WB}50<%^{Co{_gpC*`LS2u;c$bY@XQW zGqNguGKqMDm}dl%hLUN)S*b|QQZdJXC7i6MlYZ)`HVJ0@R;U_0>0$wBWFfZ&tI;Iv zlH+FH#GC~Lrt*8omkTd%J5__DUJPtzA{Lf{d;NdA(X`5q&zYS*7XOa1e}hS~#1b`L zaLyYeD^}o(Lt{_(ko_KFkG^>;l~-N%`D0klj=fk&pdith&-|?A>ivzJ#fOm5ZoVh7 z!;ziVxgI_&fHzu*V}?&%Iyp@JyUQv-oHZ8UaXl+o>O9QFS*M0=5~Czs?dN#^_OQ~n ze^FBM(fctX=wnfeY$8H21`eUc)tLyg>$-lnRXOoVt5mY zi~uy#9ct0%Kq}S|k5Mji!wsEiQKEQfbUG8ZG<_YTNDcbrBa(SdZq-;q5@S}dQ%v!1M^9_H>JfkaM0-ryOsXUXm9|0sY>NS&a7t2Cl0&y!H(k%9XpwT zJvE<5B1j{`GfMu4z6|NLYXsTQyNwmM4oPXix%%ITzCRu-nL6u>JxU@kS4}r~`Nen7 zHv$DCrzuQa@^he5xHyEEZJf67j~evt%YXUa|E=dt33aPWn=(kW^AM7>mL zI6A%(wSCys7UI{LZ=Pd4R&%)CfT;VZSLHOp>kJ~S|dS*ZhgC|7wvPQ&2_;M5ElBhxJiW^o&Jh5>bwBSU{Y<)80L z^=W4p4xjtw<+q8K@wCqWW&JfL1k3H_D0#rG$XjsJJKu?1XQG>-kwt<*L9&5`FZ32E zm2Yo;Z7Y+Zh9kY>`89|G_%dbyKro~$j#SXAb75OKs}pr=_<&EfvtwJH8Ys*d`U8Lg zzpdl&^cMML$HAV;VG1fL`y+pZ{dZ>j-T6egX1mkEdmR}*NJ$^vd#`Si3d5i8@Cn=2 zldN=J+gzxS9V^?VCR-?iF#~dNdmr;t?%}3-glldv@PX@2qB8+T*1^xp?Gc@PjMclt zFsDGc{^Tv)ZJ03UN;&X`$1xrUNjDfc3vQ#J>8)y*hn4j}tFcWUG`Qe3$`+>-VwSrP zfTaJYIJ;k4$d%~t`y^Qxpi?1MwR^l+#qqS6SiJ_){y@=|oD0nfW=%)r^=T6orNM9C z+^+ay_DM08=_&HMFZk?{WUE;EyyA1!gj4as0ns+)z?E{V;VtGv$~Z^%M!3hrl_#}OdRff|WXNTR0ssm$m^7chKDQ>xlln%dKH|97;L%u&*5@A%I0H8Q|n-1VJE zUwkR!ehEx{6Y^V@5ygA6GnRWJx=r>0;yf&<&EsssQ$s#^NBJ!V_Ptgg7QZPPaeGM5 z{1w?%FXh9J+M6|oi?1c{b*18kc!l438h}g;DN*~aNy1XZ(6=QUTd1oHV=O_=Yp%(R z-{s*;wmiv2&a@a8H4o(Q0{Cg`B2CplyNr=E&wtOBbXTXBD`r#zLhlwt6S9WZO_Zr$ zF0GfB6ko7YH@dR-38KqzKBVjo06w;Dnh2Vy`IH|8O37*pwm@OfY83W$J;kxEG%m&d z7;kFcD?R*mYnmE15{E(3(!!+tjW27nb zq?vw?aef!Im9cTGkS06R;fMRM0mqf|R!z&x{(~tR?1Xs$-X?OEqBe16&lfIEwz=3` zckpI$mCGL&h~VDsltLe@`mwi8&~qJPT{veYQk@PxvSZLAus`ln9K)5YtU!NyDu~j2 zN+Vjz`%Ynkmm`OBkS>O-`**~{zHmC=A!NvgWLm8t6bqYnXgVT3uP=UV8MwZ3EVR{X zG1Gqy&U8v^FIe@Uv|sk@Yi9~Yn+mth|10X$O7gj*R-hl9B(xjHzKGtH1n&TaTS!+# zilHj6aV)zXjxO8G*yIBF>=Xe5cFpXFPBYZ(vQ(q@L8_jqk?iu}<%Llya z6I53^u}U%TcuFS0^+W@;m=y`q?|^vdHZ!vI^?x;ZJBrKIy7R@;9`jsFmGCX03aU8Y zHFixKSy;Bq23A0LzRzeC5Z_`0Z!^aQ%+=DXQ915eX9T*&0wS(Q-sd9kQ^K$35ie?P zu(}k6EBFYfcImqZAz3zRx0?TOYq6V4wH7Sz^?VCSQ zrUoaMk#Jaheoz7kY~;fDV$-T+4tzNA+Z;(w)ha{@4pBV|ZXMKwcwNII_ja-eM21WL5eEY;Jy%rB^L> zI^@#l6}()A3vf02W2~VWU|t~O48HB$*(8FRqKZNtD4S%ECRO;9Io)8KlFmKOHBi&^ zMF9Ttl&TGaPyGDujLI6$BKR>thAlEeNC_}8f}uMxh&QI>kwNMn>22z0%dadN!pMHb z%}8`fv&B4o+Wlp2OOG2^Fi7$CHI-XrV>-;R3^?-uEnuu&(}{H1_rx zyJKZH4#zf9pv6n(7D0&eInxJZ?IwWd?dm{iM=}hfSPXUmC3|b`LO3v3k%`tdSt{}n?qH} z)El{V^-Us9HCdEJe2?b66{>fNSF9}e&HTYCp+nuy5b_Ow_{*??(X02eRKt6c7eN@D5YQCtqK)vkxQ*m>gMcA zK9M)8rR=tsn?!|HeUc_8>)@v|`NA>my*v3V*3+gMr?1TY`F_7|4B-!Mac|yS} zI8{;16$-~U_;1(K4ouM({Ri5PlwiNx%>$9KNo}l#7eWBh= zx8buDtQ6wO^cZ_5B-6)0_f-Jk#0JLTP5Im;LQs-BED~y9DstN-T@RrRGp3(T^*KCP z0t#c4(4J(Dmm$Ba2w-$A3|N2pUnB}cudrc_nOMHN4?I*IYfd6x8CBKPV!rD7me%-{ z$QY`&TbOYQlt`4VkTlc;Wfc2^0G5ayrbO$_aL5ad$@X`2fv(cVcEgN0+i|kNJ9`6+ zc6_V%Y3LE-8joojE81g)yY1-1XZ`E*;02T{n@aH4vFKKOlpnSFq+QV|;WeijZ_4Gt z)2aiLT;<`z$i8QLL~`I*kE&N*RYX>=`X-8nB{Y#K-tyP8_4pG~sR z3dDU*h~cDzWF;jZ*C#M)P1%Kg!jA(ivXtrN3MdLz?D8Xz(13#W-Sr;u4R|(hjLZG^ zqW@Nve75LHCrh)NLqhBw&oEF;Uasmdc9AlBka0w4=Hg#JQ~^O+U_>YX2_HD~hwV-CuQ_meYD4TjU!XK=y3?brvpjc zB-0U9$9Q=|iIVPcnUqJ9pPHkysYd;m*>unnt?TOj-5JS1v`fu@HZtV4>zgiN3vQn-C+hsxDYZ!7TOuc-g=r!MCCr1%!7uFw!= z$EZC`A&YFPy<%2+-vg6(Y=^#qLE|mFb7ZOTy#}FA%lwkUK z5oSY2U?4R8u@He6tK?S(h+uQELxjogKHGsD2Pw~9*4EwS1j10ug_brQp=K3{YuDt9 znHu|AsI;9P&~kWYM~BST|Df)u6VVcSM!%v!eq4h_4~T^2fov%Ddpe@S#G*(Kr6z`& zlK;ugML;GsYNq#7JVfO+Vk8eXFgxFia{2L-vzuEJzi#6g);>xj!yjhcuKu3MP+-2G zJ-dvs_^+;||EZkGYt7#Z9tnB$M=h$g1Izh2>l;l_>6Bg?jzArXPHs+>%5@qm!h$C> zr|$xCI;qn^ebU?v>7qb@_5=z0{<&`)F`i0@G~pN`(Y!!F)|BPg5mo0G2<4LxODJ-6 zkz-~Unv|I?sNaz~iXt&7qFg}OGLJERkCCkR+}12`y$XE|0f$2C$#=o(2)x-zk;ot4 zDMm_)(j-!b(Lcv_Y`6WYNox-p3us77M^XC^n!6XaCjip8_GedwDwdE1c zFT#OjZ%~eYNn&y`O{W?KG*m23|Aki>HCvDBz7A+se9-G&7eOSGX!`8uwD!9{LVsZ+ znYrvDMp@7^Qw@`c!O%wrpiI2Bxq43S`^q2%CzKo33Fq)vJowqx#X4m#AZ@-Y9@g5kQ> zzz;Ct8q1yVw$0CQudqqi0+PxB1&@BAai3PTif(T12M5CyT!KExU*u)hV>*zO^wK_X zfo*_ez$B<;4=Q$owH5pGS^UCh%Ui;&HuzUUhhDLaAqRZxsL!w+Msr<`u5BdTaPsfj z=FDYaL=$Yn#3KOB6I6n13;3EUW&;o}1rg79WhAWBZ8> zoQ-+-rMJ|OGR67SO){r}7B#%W^&UWG@0Qe49^`SavadDgkHMSLaULo5awoDTY?kj( zbg4xwc8m(5FmW8(-VYInk;IZN%1IXe_}PFsKpDYAC_5vqfoJ7#zkiS=7lJxN_XP;F zbo`W{$CLAW#2D#tD1&Udv!CJFDf+$DaTHa_HtLFFZdA+{9fwpkH0OTFencn2gREPn zkReA!AzYbT3=>*>TEbc6#dr3Kh_8Nl4Xzv`bzv^%&*=oGOuA+#fNZJ~%Q$QVBp0gzT}hkX}}e zEi3>@o1HCV+3k^r0~cHNTTklt%{s8d^?3Jcm_o%>Yr_-}`D@}actf)m$bTugn{-$K zRi4G84B{~s_nywa|ET3Al+s>>%%$lfZ#FP`VqXi$7~E=C*N%+g8@O#y1olaCI6dF* zK*GRwWg$>Vdlt3+?^Y>DDf;Vm(97IIT3!NAZhznS;I+MKc*CJMS~y;Tb^uM+H z`t=*T03IDcMDl_!r`_+dOM(*3A17~4;p6$)1H>-y+2?S(XaE6&E`bx<}CW znHAidCJ3HNnvCWV1WLs?5Z{eFazVidRQyg#^2Z88VBj%V_%UPEVFMZC!ql+y`Ey3c z9FWsg0t-c{N4XUcol&HN2vNh{9=@ihj1)BHpe~O$e@?Ge4*+=G|JXX|QGl)6&58%2y>-=@wY4*Fvm)Y(~}bq-BP5mtL`JIv1b&*Zlvh1Ilv8(tc~EA{ht zeK6}{pd|@kAWOpEFbp6_8H7Trl(vhiDIuhIM~?ECYVr5myBXANmpBrCaRpGr_xlBef`8%@!chb;| zKT#QyGBo%=UPlBOjTB7sqUhtWKzVjb$)d}i#`MR`@#?+n2kuGGq z@IZ zOb49iuCb|=5dlPHpY-g`UmHRkF)Wv?=B=F$po8q##B-3A)B26-pUGAleM$*8R9>an zO}@cj{M^pUA27gzjae%vTa5(z*SETm$mE;7Qb*iz9VBwR!Y~+DUzQhBpPM{EdKd*k z=TyAj5(2tY$s0@Y+I+2jqUiVNVSD@Bq(B;I+rU(H$b$F+J%cYoOEPjZ0t_9F~Q zo{eBP&)0rgeUT-OQc|vHg_v)FW6Mh=K;cT4rP!S5Z##zV{VJ&d?~D%6ja`hXm`cVe zgp{SYr(9zGT-^{*FT)AQ!WA|2Q6Ct1-bO_p;IFWQWFf}z#^Y2D`*H8~j?Y`-2F$DY z2jcTO*iZRab6@KNoA)2Nqk}LcdoZl+TB_To9ao_ajNLWdUw9K%a1;Y~kjW#+Tf8T? zMGJv1vViZ+Am?cK(WChEZ0L4D#Nd+@l|*syW|-Z|M)7&N&}FN=Ut<>0dF=AMesfeO z?{Nq--ud?4$LW#S7CWBmPsMW~J2s7IfFd9-EGoE#XZ(R?Dk2m4knt%pj?tz<4ZzZ6 zTk;(8)J@j08jwpk!t$~eiDlC1s1qEwcZj9eT@FB8m_A>N6(Y(^0r@oh-K+HYsb(#^ zF>H@$01^1p)^{oU4TxSjHrzV&E)QAAn#TGrTwN^~vMOhXDIgr_et&~suZAwMp_e2Z zPgIAyTlRs2hb4=#U!#d0!NFRR(OLse+XYfZpVWd@=i;U80O4U zLZefOq^*B^6lwa+5kZGj9rKgi5W$vRIVyPzPhnY!?uC<5%=*_~JoS)bX5{+G_`aie z8;zBypnv*WG{1i>Y(p%)vPR}bebO3UEOT-Ma=k2 z%6Ol5)Ah|qvb2`v$@d5cG38G~CXq{lJg;l~o2#gwkVZjcKl=%)A@>kQrcVE8LWw%P z_4B&9XKdKuUa2JEOPO3K?|tx(*RqnZg?bb;tscBlYW6vS$T^>MSZxiF!bzv?SfD~fb6 zn=c^ak?&*p`(iJ8K3;|xXVTNv8+l&7I!oe++}i*g)H1-nL=1<~`2!<4Hz$$cC!*26 zizoaE!91}bgP|kn?y)pHGQF*xORgO9M?}C1O%opx(A?BN6y+MAxbZXHBVm#eSErEn zognYvN0Rd!V_kjFs`>{Qx^2DUooghud?j#F^*lJaztm0HWpHF}4B}5=xvI}0>$+3c z3#3FXryI?2?II142$0b;qD*|UjTefJ-0m=?BG&3~2N9@6mO}+I4c2E~a4E4!+})HK z3)A^aAg*|}O>+-3rSNpGunv-vb}hA@_UBLFef~*Bln4nTJF$1Fy>?nEV&ZUuTVPhO zr<79-k4&^|KIDN@e|s~_fvDGRU{BV7d;(ke32S&4ezR%C8<7bmuSo}DIwY1^v7mms z7G`{!*^H!s8=nU2pBvwwlq;pWpXU&l%;oGFFM>q505?0$%Kc*@BTijB3#7e{)@&L4 zyY2SbXgZU-(A%cXuGDy0Dr?1prIwYjXrcK7E;D3L1L2G`A=7l9Wo`af@w8@YEKsU) z#5#i1cw)MxGe250(Ej^|wE6UZH)7)oo3vo9}Llq)D zSx_;s9TX&x)02G8R|U5!)4n#{HX}!)s#=uJKfQ5l*<*D&`usANxwmf;F+YVxATB&K zD%^_<6(9R7Dxml`fM}7t&tC*odnBx&zd~P!-r~g;45M$3j6it2))nho=a7jW>2lby zH(DBAq>2m(w7iT1MncOl^!lP9zwcr0(|-tLuKaz!7pnC@oj&F3$R$v!17D?n4LqT> z8p~(k31wHFw>wf8b;^sj+TED}>0qk=!gpgbB0rc6e3BZm;>r8brm_DE;>UF99gzWe zeq{dq6BDJx5vwI5$S#wy7&J6 zf5-Dynd6?Bd(CyPxIX8J`4amVew!WNB5LHSMc=WvZv%m#0TeTF93!q?ARCS zb6*KNEI7BbAviXC#OrR@%uxRm2kKgV^8rE60JMEOZn89Ndz$>dt~4XjX(G{J;=z`q z3H;b($G`ZI=*9MdqF)V5-KX)hw=<09>NZvj%s2LRA29ch7nGe`orSq|5+D%meAqfz z1$ikPKss=ALQ3OlZFxb&Y#-WFa8m~b3d}#3L`xgsj_gRoN)Qg|Pe{9nixQ}l1g|0i ztJ)ugQ1N_*xcbXYuI2Ptm)U=7J_W@X zDLo~MPnM2qbsg*ZrF_?RqEo%ZQThko0M;IH!hI!>b~76Kypi7R#JypS^$g}yjm)?w zY+b*+yc7m_lWx(0R&#wQeckwQ&t_QQAK#+Q=+;8a4G}Y31z7fzrdk<#LgYRHU=YFhV5b>R5a(NQQummAS(@7AbJ z&9EE(h&KAOLP+VW6fB<{AViz1O&{P68o)>m7$zA6yFCZLOA^$NSHTwriuEoccZDg=7kG>6 z?AK~c@0|!ed#BQ@)N9j%uo666zloSGr?(p z$T@}BjM~R31~Dz^V$!l4XByLhpaPw!znLX|!;R{VeIlr}`z;ei9nU;>rnD#l)2MOk z6h_=KX1QWf0qJfSDaz!%!SbzdU|HMM0(x);a&4L+dj0ytS?&*v48cn~Zl*!2U%zqR zOXmk43FRGM6W_O!>C1Fy`BS{`L|!8~@GBv35RY+Bl6zu1_PERzT+KL(XFL14@Nydd zab}G_pznRhn$v%yliBOeGa?@&YJ zjy|?YcR#Iqq0L*p?DF=!PQ$eHhZ>gin!bvkCJKUB76)xY9#ZvvN3B5qn>+zlX;~mM zQWQ3LhUxN$fA2=%ax1LXT_uXY3PT$aA+)pix;!xVn4P-X<(I%J96A)Fn;2h915w_@ zE>%df{ZsxP0!()LwH#f$!)gsUp9+ziW9nBwd3Qb34Pg&)f!4Os)lXjE?t>|A$#12y z_xI9#DdP((c#l{aMM*wK69vE1GG|DP$Zicc(NUSyYr_oQ^}hX zNa%@-b4af@9sMDtx;1L$KMJ!=_3sG zLmP~*WHmgFvaaI#ANDmlv zWFrPrbKc8jcP(qdUvB*o6B4S@wNsDiW>< zemP_3*@k&Mx0mr#3-_cqmLZcX&c`=3lGN?iKdY6*cw+*bdIuF0(Xy&XGRwnkCwi1dLVGqAHv| zq`Fn`j)2WCxH{-WtW134-t0Jz`UP+zDfa&(^&{5z+E@K9O56JyvH>gOp;LJCvnS}z z$9*yyiwD0F&ZvoRBVz27&8cx4I;xdX}A%JxrAeRFKl)t8K<0* zD1y}x4_0w0npYoQpaxGMrpJ|py%SKy+OVH81x_!9G}8|efFH27Ie5pNk*rbQiBEI>#3eRau_f0x znE)zMs@!@#SFj+JvR<4 zPtyG<6vSJhYLET$^Mdh{d-bf>C7R`Vpj51_J@?OYJVWi_c%V2O^K2#*_1ob@T;p5s z{4pJplJyoPjN!?dqUnhNAy;|#>k6nT7U%wOJ9MXG5*R-n17$q{`Eu@U`1nH3BQSJH>O8NGqqj5bvy;0c@G2|(0p z)bg;Y8<=V@#}%K+5o!xs>n)8hm{>V5MU7is%-riwxUF9cxF&erQOiPQ+)+dvh;MOA zX75)0^5vJwEe-}YTgJ?gus~i56}WE+XP0-$T)Rdj7nTYq^kfAbl$eX~0}fMj6zn^F z#r8yfMuLh?9Y@@6o7+tH zsW=J_%@>re@o?Rj@Pop8l*Kw)9&q}LA$}c`2&Ju}WF!+G_X*9Ivxd>hm}UFEYK=yz zb%2oF2Wxb!esYnW&|)H&E%&a+<1w9bDatGf;IpU|Go4FHRIvbjm$@HvdHH6(w`1Zl zVt8{TBAWH;%-_ZEB~Tl|UYOVvH|)?U{ugYyFh&kECQy+8o8({3E)masd~e?D%{a5| z1CkE9;#Hik@A{z7domr_jvB=pm3}VLe6j<^$PA1AuGG(%O`zCZj>6g%GqF0voBP}^ zk-aHl5Z9A!&;yiNr^L3QWX@SQF#?Un_9KI`j?2bxQ?QbXYB^AjOcvZv94Oxej(yTV z)PAOY`Y2U^6kq%gM9dE*%`4NtrtgJ_7!JlZwsKe4{dKF`P_?HaWC!ls zTnJqHrqu8Ufou%gjl(-h`gxJ!*}w;Eq2cFYgw8y8hU+IIPr4SEZF*1qEC@t z@9AR;gUnj4wex5oCI0OMV2XBqM!<$S0nY z=!l1l7kEzInyp?0DgN~He;Qq8g!St*vsy_q-{FCMEofNgjhA#X1H4)Od?V;|`sDQD zud7oa!q*-`GR&9y5+Mn%F(QFM`k%l^jK!eU2M5qbDzMDxw!hC^B00w_Y;jhSu=uL~ z^IEfXZ;l*rZVicTowt?JDsO8Q6%SNX(?c18G!I{ zM&C!_?G`d=o!L%g;moDtP3!1Zr8iRQ+^sWxdwY}2^v)HF8 z{Q|bh-E~QvWIc^#Bs$R4C52y-856k~l$onn(qRX#*3Z1G^q`nc64eXbI3f+YP$GYY zK6KO9$n&9W*(kL#1k#eIe{K_qL}V^t0tQU}r!sDD0H%BtH2_|)Sb zZ$o~=Uu*E4+CM5^WPCC4K$+e8%q;Jz8=flqj?BSxNs@k`uDe+BmK1>m@w;a-OM7zh zb+~EMc7(8WDueV#pz*ojr*ryJ^Zj&m10Sl5REu~xBjePD;?38H8qlZ1+XP<~Wun{A z0qkbr*?QvGY$B^3>nL-KEU^kE%a4J!KbKz}+54(9`cP`a_{xM{ zjCjY`(+>e!X-PPqK4M zlel2Bb?y$A>yK~>K8%$Drj;8X0xRU}O^Q~e6zIfe_|Z0E*14~8_xmwC05Reyr{bT( z+ZThV`!1xLv}cAV6q^B2D~-L_A~a?Mub_n7p)qP_D3zbc=VcVfeSa4AOMqmJsG%Pc zy~}{qlNjOu#`u)b(bIMq>O|UFqF|EO+P$cAXykGa)#*&yRNEF=^kcqzt8*noU`2!^ z-EbR;cwZg9RG1u9ptqT+pEi^N(M`5s2@Aq9X>f5X&4S%E83C`*!@2@nxfe-?9Xp)l(xe&ih zrtx2EM==#~!x^14x=Pm~d_OK52oISRGYH&|Yjpjudm^$esd|)kg@Tr&hgXuR@b~j^ zD3RWAUKyJ5l-?#Y^PsWV4F_Dm^w<|qoaEu-iS`GBm}q+gN&MwW)MA;Qjn|WD%tSnl zh{N2f;UK(Znjlw6%9{X54#blIwOyOQSvM=~>Fvu~6UH z@o}Cu={e7hl>*0(Nwf45q$Q0#F~hLqaSBu@$1i!vqn0NV`NcijpJ+*9nn*4I zs3VL4hY4ZKVQ#mD0G-UM2S>iU7B3K8^v zLVqPIxe8tmbho7J?Qwr0##w>tD>c7k-}-$$*BSOa39Mv%M!3VAd}?=ea@vx?iC~|C zd98zZ`_cI`i-)@q`f%pwvI3z>LE(bsJz^AD>><#^Y5~`15%ufU_h$4n^2=p;-4mMQ zALI%uUdZ9ObcVx{3GN$synuDz)aE$-G$`}LGIc{w7j8fl+R12H$^va-NIVTze5gOq zOHEM6359$vaY6mbc|ujPcmdm^7bP4v&PMM?`fFW}2aUZP`iFWqFC*>m1W%JrtXEt% z3}azRDWf!Jsl?0G!jgT(B;H9+t%a)gZDigwCl4T(uT7=Ect%}^VsN8nja5z*m{_4Y zJ1ev&PDXPV8}IreP#-%>?hYqcqYt|AY$AO!E=OlAAbt44$I_c_QV!fg)vWKJ9f>@ok4Z4j14sE2 zCHuF4;4>JcgoGVhe?HHSGvT08W85^I~7g4dk zYh1sbx95iHD0xy%`;tCv3eoCOa6ziA_uHmQkfcxC)qeW=yggmleSK!IT4w>VMXw%zn+V4bj=cmzJ4}+y5TOee|9x3%+8Gzskz3; zkf*Ku~&mQ>A#p2kdqU1wR~3|dL+?dE6VSskp3AA>cHZ+Xs$ zvj{(A`E_^r3FqgB#gN)Is(SoSG*4onCg2+PmwIvEW3rLfpGI~0A}_p7o}!tg%8M}h zQmni$$GKWi{yXn)bDbK4CLQpH3=LaTHykxd!`JW4fKKLSN$H<0?9I~B5^p-FILsvP zd5}<{v55NH^>Ra3$WU$ULU|Z*uHi>4r+4S;aH<^*Oo7{`qUBvsFV}(lK0`hGL5q?M zvWdm-)On1+dNF2!RIaawb_%8;$p2n%zNK2^Cl(QuRK6i;bEMw6fVxC_BXeTVrqRVs z#AM`L>l7?Sf!L@Ix6b_G*OWo&y=3tkr-W)c;1k+%mu|p~Md`6jM|-#U`IT#{4c|io z0U>_n*(#Mw9C}|7GZGsckjua;xbo{IwY(F+LH@(8`r;f84?dr||5DNPRZsHpIss*< zFNRp!C5tm=!iBYJ-B1xJYP2d{n7DxzSVWwOO2B|mRdQ@#Ri+_>6hlC%$}osgjQMWl zm$~WJvf@ZXD?KbC%?R;=H)PYWzr`TE9r#U#cmNlaWMS7A~mM2?e2tJ9du)pKcOr(LHW8mE|S5X)Wk7kq+ zh4WfA_RUiTXcW}{U9te(;;+Ulr@@r_)B4#;;-wIXG4Sltp$XYvD zp%n9<7t3@$$LyWFW%zq+O80GNAg12}fL$-`c%RMCFw;$E^coKcTxO z^9Ca@H@JDdUjP~)aut1cdopmm-|2(-$Sf(^$2dlMegQN~1;G=5THW8EGVR`)XSpUI zZ}^nPH(Gl=@xQDRP!!>1hPa&paA?$@5|!e+)TlJKjBN`-Ku^-{VGuoQX!yCUXwC<-oG z+Dhd_kXqvDu?W5gM)dOmga%<@!CV1(#S+qsAtQPP$=!6mBjKRg0szf)7Y048jj_Ido5);p+D^rX*{D za|?y(Uk#junQDGHavL8_-JT}#$OpkT@DZ(besoC~5+PV3aq58AxyhO~n#pYnPn2@- zl`BUSqmI`To;mly?#7P0SFvK97`~Tn@qQ6@XXxyXxSLGN$E2*CnjxO4`jPhD{CKT` zf)X;d^-FmooP$H17&)x-QA*Wr7R;$KA@ECnv<*if^xz9{@u%`$ zNg-aD*HUpoMX*Ll)h5wh=i19TsZt_`fs^-xYZ8){qisRd9|_%sFP$9^Drj%OCv}=X zyt=_E2pPGKHV&O2C>f&W+4~35_Bb#HPa_WlF!NO3% zh!&w$I&E#H2?A3%toXx08)^+Mc7qNqN^Twyej-xu5&AT^TE| zm8yQBp!k^VBAkP!Tpm%?hhFFX)%IYUK#r}aZ{eTh4HPzl@<#4Z7k-gN*HJQvvC?HXJbNNHNDVg3_1OIbqllg+;H38o49^tbE$~=l4VQ;Ez zXU2u?3^=lj#{Pi})L30f6-vd5gdt9yOFextW^XPXpu$Ume=M;DPLl_ZdO$HhDxdw0 zxPHrgv|PjL&Bp19V#&d7G!2f>aGN=c0h(OtKv!AgukVW^<3JH4eJp|;z%C~ujgXe? zP*t0GM6q)hRha|#QoC@|c?IL5ic4Vetl8bq_Cs9FXM#;fXHbW~8Ji5rXb_PWs33>+ z7XO+4=r~j{uynOj*Dbu4D69Hu8zL|7ilT7zCK?6JdEZAO@Knb5YgG@{%6J+LPx-$x z!x&VO4ZkLIWOj%a$-%&}t-D~&>#mQ?_0CrYEjYb+Dr2n30nuQzmcc)56V95NNAy!? zzyZ&^+1>eW##I+TXK*8NcD>v5HDz&WIh-h(-Mv2PyEm$LDnJ(tLPsmpD!B?SCC$GR z$9WSw(m-^^&cP&dRBK?v46<+iA*khS>kYW z7q)Ul(5q>F%rK2xmX|niN_R^K&#;xo)?NS`qjE%O=N15rlMrl*eTll(IsZVvbQ(q@Y7iJy$sxW78*SY5Nkk)#A~XrpJPpMfd<>I^aOQq6*aNpPbbk6#SxR+F`(E*M(^AI+wl z&kxSylzw9d5)t3^f7!<^5E#^iFoFug3+_o0T`Q;{cK@p&#P0^5pKl~|x9bVI58Pzm zDU;Ij2{d5ND1;`|y|V~CZf>QnUwCg0#+?Qh$;?}Eo6u<>8O&`jTz*bQ+_%~H>=o=e z8oz!~n-gTav-ZWX`^91^<%}PxH0&?VvUXYDL=L`>yoRMC8=_p>jkS@KtvbEY_XO?^x3KU>f^MH({8@ z`>r3VWAl~xW@yv}qd4yrWLbPOuoY1pbS+1dLz~5K zsLFP1a|Xfs41aweWa1SZ_gvil7qjkd^EDNPdzp**TOSD`+yc}vYl+DNX+Ls{^%$z1 z)hb?;XpxW1st86HKcZuhtIOBN`K1opzh~pz`#4LPHcEtq8Ymmd>W6aRU_GT91DnI! zC|_v1{54?A;!S72lTItUUxiibTw2QOpL!gns3S6p)Vy33gen(|s8`7i?;x`Wa!7GT z97|ZRPQQRdt*-kpMj0p76}Q%Lj)JOjtSe2JHY^2CwIc6MD|Kt=o0xG?kqi`;l&G<) z(qX;9a*f%iZl{D2&s26lpft06X(1=>B^egOSSWeJm&#bqmcWcJ9wNRw`X-+X%ABL3 zKS2s5^;$MWchI1i1;KZc8!Q*g9}|3#%?Sd`dx;&Hv%UA_eNxCR-)d9~M%#gKaj7ITF6wR2V>nC#+vxC<9`geJ&Y+>66 zix+$~SOVyudQ>{z5axOi=MU83Zd4_!TbeV_5&YkX=OKVe&Ms?#1%z;%-)X(Nb$#t z@(9v2lW2f3HADQ?MT#4cR1r7lU_=6rtp?AK>t|Ln@9Tfrb{oU`={0pvJDSnBoAsI2 z9H;Ua+Ofv97KTrGnIPU_vC%r~IL2VBmyaE!%3%jKKb|tE@gJ!)aOLDwgE}R0kbez4 z)o72u@SxyNvzPUssOu1PG2TtN@p4wLlU>dndn2_74!ZutDu_F7nW9NJLbPi)C0}wt z%Q}winccDb0%hcv_wOoZP79-2{DY4(Lj9h${(QjKu&>9s7rz%9C5O7v%y(4^qDqiW zj@LF~0^2p@FgwQGX}HQ!!o*jM!4tak$y8ll-F*on&yDMow6?SkQ0Tar#{EUyFqvfU z6F?f27tDykq(@*WX%akp{;HVW8uSL|cXWYh)%CT^NH9}D57N6(_#IOO>1)bqT&TcfdUv5j$9C&Pivm`Q>b$;l6*bk(%1%2YnDZ z4!y*WxGWCzeaLwlGi*Df4?~?xyWsnb?8ccc)^NRrBpA<#eN_gW$60r6J=DHC>F$19 z_jN{8Q5NwO%OLs5ij)k3qRfn?_YsbGsf^;li1?$OS#12cn6M8&hNThgS(2BcTm0P} zAtUZM&HQyOWZ9$$l~{Dv5_310`ILh7%`exg-_t%+4ofGm-z`eLTBTB?TJ~z0qhIcXQ^AtIi?I{ zrz8gDIBF0+od+s~dbZgv`@>iy5V)+uDBKVOZF@`a5|3{H)1Kyr&XT#JRMD=XjB(H! za0%G+@FuNj#JP8wrzq%o3bhf{PC&m+_nOS;1`(9KNRl763*J|*GM_yhzou6wE$9=6@i+uJyI67&8~O)JN}>5fk_~00}BWZsDB6z!SK5* z@tbMyddA$Ak4Nx;1O^x%3+2w@W4q$B0X<8mxX}FN`Glwgjwv>Tuc7}h+QIw`P3)O9 zo#t?Jd94XTT3tax#wIw!>q5Z zH8yW~+^c&`A7t$}7Xo6g{c`4$FV6jK_?Aj*@l#B@?;98Zy@3wL>;XXo8uZf9j>V;L zM`Bf-Yv8{nsFOqr>nGS<7`w4gkv(*R>LBuVSI|^c5iY6oc4rxwzblrfvGrC+@#J@n z#A3~So;UJ&ABz>oECP1+1<$>RH68@xGv=c>Mf=2Uqx3kn*@y(83D>5zFJckE;vBBXi1_rocoDE|_}?;~tp?l- zbUPmq1`ox2!FJnxU*piVqgPJ~?Rmk=kgPucO>(@>T;9BCclz~EP1oFyHBYPFU@@-} zVT5JY8Xzn5Vgqe~bk=I3IYjJ1%%I(O5V`^j za{^I&Rh`yUm7+{DHbXQmLXN%O>M^OpV|sJ}34@NZ9bTvPbVDV)eT#l(i7!wWt|)84 z1`7b(PLYJ>A0)y?iW}Of4OTgznAwxnKhS4@8h;_ycp2_LcviSMQ%*=EGEtGcH%!D$ znRbk!DT%j>$cN%bYv=SxV27gvI`nv(HS##|(|ae#4XMhI0Va2smfDyeR-ptPnSb5Z4@! zLyieoSjw8AVI+Ag)#=goNa;qkYj`$wzqE-5&`eVM=&PW2s>NC=9 zkzw`0=naN=F1(0*tW1FtoxNPmD(AI{M*RSl6ll#d#8cx8%ONGQ9K7yz|M3q3 zBlGIEheHsyNrbG%F5-$@?vefZ!)VHem*h@%Wvhq7m~}CS z`iN-mA8oCFETIB(7;a)5c4l5+5QX~Sgg$aQsfle%nH4?W)2Rrd$c#cW{|9fsm-vnQ zyW%)q9ozx0P3?WnUf)r3{hFBlz%3&*r4J%Jj_QXye(@Pm5>XdB1i=i?ojl`WcQf%; z$7*IoU*?D)_qz_1_k4!dK!J(<31TT#E{IJhnVn9R$DKVx(yv_mJ2wA~0YP^4<6eIm zxqp4>2zBEb-&sqVTAu!1@_|d+$uPgj8O)rX_)h{HO7k1N#JU7loR^#U6-p zb7&5iNVtZ2yN{j^PL=WhN(%u$gM3i4Muj$HSp^TPKWIu|!rNfZi}*Li4=l9K75Z-& zFhQmCTvAe-ID(06b)CponS=_(7=v>T>fa4XB6mfU2w~Yz&0pIg#;S0W= z;6o|j6S*+6g$W;p=%Cxt&5r+A#5Z4dGNm>Eme1Nnv+YMjU!VmZsa~#&<^?LAX}(6N zYN4F&rQXW#amw2FgfwqwL;7@hayKFbE%re_o{RcnsUHf#mJEpz7fC`}dxo_sME}bm zTuS36tp^F`N4Ws!FSm40SOn#<^Qb~h!^=g<{+WX;ac1*HuW}`zI?LU8;Z{Kw1kt6C&bNg%?m5bi2;K zY|dyf;3S0eRT(hK^MqwEaH$gGSTYkzpIBHlih&blU^@Im^QkR>KA%1!1tCgsFXNj0Hc&va zI~*H%t0G{R9A+si@NJ}Ria1xluKTn|&F?tJv{@I4&JDghF*{eXrjrCH(go|HIA3z3 zVVGDsldCw>AbYxW=K_&Zo^9o{%R`n0i6E^Mq5+8>^}38P_b66(jpVC|0{Z;bn5*`@ zXp{@Yih-w*9ezZ@(n4tg<_?~!ZD~tX3>3PSWVHCb`{!=-3ippXmH7hP2F+3Yl9H<% ztJl0A&r=(xp2Mlr$ii&0-;>nvH{Gp9{u|nb3M2MtH*?iA(ui^frk*_iqLf&Ks=Fg74~E zvyzAv$MG=;_jq7OlZ-anjc+N^^WA?A8GbUSi2VbL3vuIb$r71WMpo|JACo<;TR8Q$ z?k0b^y$GWXD8t9f_LIYd*fpgbi`t9Rd~}N&D|S3)ljhfPx2_ht&o{L%jf8fZuYCF~ z=$X9yW*yA$QT|^cWvT|>2G=P=1qC3~V4b>s(qD~scSmp2F67me$~~&_?*=Xrk@YxJ zFe{qe!N4MNpo6^k*|jEz!g62I(=aJ@YhV1GB-Kfp1T>`4Cic}Aa+|aBjqjN!^8O_> zkgwsx%_W4FK?K63{P!~mIA%6U&VnQz&AJ2PU-${W_FHe5o8*5Y`HNu3Ed@%s;3s5d zXinG$`d8CIMK?0j!dgI5X$(fUGiuXzpfK*g`%x3Mabm)B&{Yxm zf(G{TWb{xT!_hRZjG;==rCdDFKlaL8BH!VI>5#Y}ytRTm{MZ?-QAtsRtzyPW}}8BI=M*kE2BDJSPNd zt?=-dW>rkgImB;v%GrwZAw!Z}pwyBT8&a13nTy4du z8)Fbq5tQWYpEw>;fb}laCpJ7~bnggQa~JAO0o!E=*pjFpdJ;4dUgH`69>9aC$1|w? zhjj!1GVLoX`TYxt4|sKj*1zmK`AcUv^An8JayBC>Ufri1AFI|EY)q4v0EAQPOQf_i zCI2$?%>3P&+YkZ*=3QDS%|4`*N<~RapL3FWGv9tA5(quEc4WO;&;RjjBPhv0#kEz(QEI;(oN$%MjzWV$ zhlRm)>n5EpD@@sM`B5SX6`_YEuy%ionRR^4?9b-M^M^u<#hA6BnC(m+0ym&OZreG$ z^n*1M*7*#(79Pi>zH%Hc4E(j|N}6R8AGFj`5biFM>8>C=-ThJaBmB>kt;cK?O1To| zLG!r{JBBSgj>6x*tqDxd`Ja035X8$@bLeBMHazaLSprtjN7)zWFM1e5ZTGj;$;9@u zV8sGoM4AgY8QcQ*0O;Mv{fhzY3Lm>n(rVv{DD`KZ}u zFSaa~)dZ$wp~Fl#y+-}v1RXG(paa9nUzk0&b+?1tr1l)*C0>e>U;^T{@YwJ%t?vx) zBM^zfr2+@dc%>O&SH~$Ms-!NzAeRP{8sc;-0t3zCjPoy@-E8um1J3i_0{Go9J=+Hs zW0?ZoneBZ}DU?dZxCt@NEzw{Cs!5!;N_G7drseTkz~Q^WaxY2A1~ZY#s8;Ue)7A;* z)#nudM#Ohp2oKPsPR8kNb5|)NLS!}At46FX6ea|705ETv|88GtV38ow@blv%Z5L5{ ziyo71RNB$r5&DR5jw#GK=Hy_<4~3{WW*~!fMZe}I2ksDYRrdC6p^aI8Xe1Jb!tG1v zcC=busuzt+>z9g}xQ#d@QvZbB`ADrS$mF;U=`X5)ACau+6{Y0ZNFyHc2dFNy&)J4%55{#N*6&v+>F1b7k7*nLH+{!jRQ zsP2=q@rl=5og9FcHpyi5_hnGUJId#lIzvgOUqAnD| zDuLFuN74xpNugljq!zuWOg28{{5^E8VfJ0>JqoMdSc2EjmLCMs77Fy2l1z!4g)Yi(QIYZ6qoC}NnJB7b=NNc!Q$f*`+e67;?43Vcr4591U z+b@o?9>$}!RtKm^FJK(q;$ylj79hQ!T_pdwV>cjX|_YFrj`OhQUq$h_S7Mx|;q1{uKI^5sZyV<3Qg=79#QdbYIAG zONmTiz>uUz-t%M8BtxGv4Uc7@Gp!K1|N{!beyF@%l(m;3rva(%TIYqD6$peWv zh4eKUjRwkWw4vV;B9%$9v8#u=m!x?JAy37>J2Vp})2g<559bd{0IQn;_jZhvY=#>p z+hhWp4D1KlxaIxcc!d$J6#R8g4)+*vhv)yK)5XAs3wa+r@t5~$+~AINN|$uW7_!jw z$lZ9=sD-@W@@6(gDCINAjF6oHK>b`zGK>XdY1EI%e}iBXVlKM%*Dk0;a8@ctI$vhc zr#1-TQTGu<(&bZiyCgGUO-5-5NR>(>!t7MU>HdvC3?+CCRvq#;^MW_?l_5dPt^3VJ z;Ly@H=ds8}yq90mXF{Y-YRJnaX)Li~#=#JJYsY3r_unExjC0slu!%P|xUuT3;e^(y zQc;b`RPEndmA-xUipld zD967I-<*;$C@lTH_3LbziTm`~^*9zyo0=%Zz90)K@sQnGvLc~iwHWOB_`ZVQEnn*B zk1_o=p}LP0!h$!$g2`UDE$pLFVf(=q-vW!~T16CMS@0W((m9PKS>(fZXdZp%&(V1p z?7oGW;n&*VJ-vMOhVx0u#dI_KBqw_1&CD~*^2q&KbY3Y6_ju>eULqqYfz6=G^+P2R zoA!h@?&)NFd5j@Mff&LgX#EAAe_Y1#mh*y)@mXvLL~#Uptft~w)AMl|H#dL;yjYb) zNezZ5RA8xr1qsZO4x<8lt|f?>K$LTMHR%!RQ)vq^`zRE^cDnNzy3eOHx|ol z{_>^w{&K@@UhVMr-@cX+A{XU5t=Pt9_~Yq^>@&Hqqp4{yQO&5cL4Z+6H36Q}RPxb3 zZ~kiRhKN<#Pxj)j*?4tia=)U(f+8Z1kd=-89@e1p_KmL>$=5999`U{f0|x!v_Y@=oWm3jk(irQpt(!ZIeo(+ zMPVL-#ai({0lBDQ+!%L%VLl5>fG{ndx<(`ciGF}ls<>3!CSIvzKWFfmKb=~rI1fE$ z@~g0nSDcydHzLv~+J|4-Ji}C7e}_FY)Y^p0j2}1i>C$(X(pzJdeK`}=X@n(LON00S zIOOY9a}}$+@{8cSYL9IFx@hqHgc3wlaHL6!^RQUb4Sv34^rcJZ1+;Vg9!v6MhF*&7 zWNW$il8<^-%e7|fPj%SSbpugMC~iBi^9X`w95ZU4d6!A{Bnwb0}?Gs39ae zQ$`KkXKZ#eP9?_hVy}-+!P_C~c|Ft-ZC=T_w7Zcdi_G+|dHu!UD8Xe+&_xFyUHzVQ zHFUdUqH*^uK1wBMjhEmePKea$ku}PMmTks}GE~lr2(?p!rb{g(z@?wHT-^60lXIM|=h0G3HwWww9!| z&mSKzxPzb0+$IfOgLl>nhaxXjh>;z^T@_BL2n8I#Qmph!lHyHtP|5OYF;U5{0W7|o z!lUn|8Y)@ml;a3nNr@UuT>~k@WHK!4GgWwd&>Vmn2~p1DaEKiD;2#`)O_R+gL{* zo1OZ9Uuz7msos4WR+K|cInOH^k)v0M2JfpeLlj>Opp&-fWO7G`Maj0(g0H|l3e+U9 z7y9pyhlDk){ReZEQG^uzOHDC*BE*Wa{^;%3Oa=pWms?g?IZ?wK1g4G2$&Aoqq(}QYF_Phkl;SmFIP=(--4Rfo@*y5M#sB$4An6CXgN*er+9ZFu zm=(qU=L4dHjp+$Y7ZbF(IeaJ6uM>Rl*|}qNWR+-5;XU=s{JRBStGoM|&;lHvox3ZC z6dM?+oFGm67;|L4CF6YAXHC5OHr^}4P_#$?Hf_l)4cvU#>o zRP!MbU~AFiOMk-sZN{?l^uxvgW2{nl-+&e}B@+-FHLZnyi4D!HdWpC?|0}m+64}t$ zlhJfV1^_r$rb;WRw9#H{A8CRjg{-Z>2^?S}U2C(v@##320GarQf<9M|LUM+3L_A^; z$I&$p%SxgwofXbbL*8LM%qdfk-ZWDyX*X#h=ckNI{QQ%%1kFD)O;lRAqZi^~%=A3| zW`FRR%>C*Bv^_KkkuctR+b?Hu78g8cXLo{b%A{>7-y z1(ga)0*s!n>{A#Z#-vArCiZGo~eNwVRJ>1Y4TD^%#$ z|D$Ix7$XiyRE081L9mhs`8oWNoBGob?0^eINSu_ndHn#Ar+G4+X_ahR%DOr`4cpLX zw|_!w?n>J#9N*y#C#X>2fq~1AQFs_ADX z?X5P8sWJP8Glz*spq5z?%G2j)s(ajB`OPk2t(kSF=gygWeIf2ZKgpwmi-@b`ibI;X zua*;k1W4^HrBjXtDJnqB+?65p5)rzJ% zB{yzEiPitTb%F@2>X3_BLFCSwc}^{<;L6f0ts4#20pyzdp9rmYU5w)bO zS{TjEBZrLwRO~Z4Ac~xerK52s4fsx4DRdGanej1t=bE6>G!oT?sJcX-vsq86znOO& zzpoajPj#j>8oU*;HC1N}Lb2;*eCJAbBJYpFH}>dijQB|JK~K=Ru;#DCfc+hu;Jw0c zyL8`fls6r!rjuU@Y#4f#=HUqXab;^t&OC$W$#KT5B%bB3Y}y-+cf?WtcTiujYP8ju z_6=YB;&_2nSU2UiD0nbP`2r;aT#bm42aS@!^z$C?SC3M;JAQ;`^2TG$ z=jKG@i&Kt(GZb*w`U@={QPWR&{*b38*c95}y2gw8hYw1g6X+ zBRpqVr8E$qQ3aCsc#!2!gXAmKAeQ4QSBTB%MQ%TyNIn9SZ(8wqjOK@y1@b2VWyym! zkyWuCq|b*&oh9&_dSqQ{6uSc?fF5hxkrGF4W5&uxR=F4bzfX)Vvg}WZl!$-@)=sU z@-oA~ZqVViAF3lqPSmevJi685vz|O8z;dU)H%G`urpYlSD$&XMy=&CgDf2WZW_ELc z8rDeDs#USVur%5sg$I{~G_s3YFF?MY9Z@6>XdP#$p?Ru~lQbtTvx6`jUCF^N1aAK7jPPUi*eZ|P z;^b(V>u2M?l}5}Vl~ct%qW-0Y8jm=u$2|0nv1Ln}*>&qxxbct_mbLpz9!9UjVzdj1 z^X~Ftix!Fn%oo6~^``Isnd=f-+`6jErr5qYJRzjT^*?ndDp5-OYCzOS_Uru}f#zeffwksIWr<_Wf!E?L0YPT9*IU4`cr`_*SmEZW)uxC0Dn=U^VVeo-#w@o|hZ zC^pC~V7H*cW1k-Zw$Kty&JgFQ+8|UltX^xIvd{suE*^cJ+$8F|UK4#$`%ILnO$?{~ zH@{pnvn2OHHqJCM#3tR#Ze@hkmvPB&UNJj()%|kC!EAU@UIP#a{629MmLe16l)dog z27m=kUjWoeMrkNz!w^!r3+oG4pvWyzKI-k&OC{SHwoWlH zL>svgPo16IRiGLvt|{Q@KHYgl@GhJj{tMsrt}Qw=75+?+lt;>>bdE$P1gt`s$~)+{0eb`#MUMvKH4p;BVsXpG6-;5Pq1__i&Yx4}L~R zImnU~%M9j+&KpbvfR7+%ADT%u)miH#`y*$mGv${mA5?`^cn&altA)>`+3SZNSLD*; z2J9pmcYM+kJfqkcaAAWwcVuRX)7tW@R%l%gBx)C`9Nq5fYDy?B*z(^~ZndJ=X#ZI5 z1nCk2LXo5roumT~`HclNXQI?+mLu=$AucoP-q4@b-{(@CjNtWugYC{C{-)Wk6Ni_dO2N-7O{E zb?6X~?(T*|h;(;IcT0mb(kUs;p}RX2lpE0zb+HKJ(NB1cCW}j z{B~ENRiHiRN;pj;TpPseJM<(38o&}Dqd)fi=_lemom2jico&x)&*1)Q^ty;T-mgL^ zQmVVq>m&+BapuYyMXRWY>eV>&w;;n3OEjWnfL;zTjh6GxmShZwUl*wU%eoGL^kPo2 z0n|M~f~I(-k$oQ~#)}~FCR0^Pq4}J@uy{6^Le{=dGwp@ge~9?f6$g6JZgVR@Bw|6~ zGbie;5gpROW(?pKaiS%f%fV~79%z|{qd27?AS2;Eey~>9p~jOhP<_#1&f9^VFAHjW zVY4sKxhQR|+?4Kar2isHi!IQ=r`#Q6lgIraNK?O3UmR5fkb_?XRZbUzTeO`yF99$HQh|c z?-XZoe+d)MP+f+I#F{+a(LvoCHhhR{w0y^(OQ*iBr!-|pl^9m)3RJ4U1d3JT?mnFN z_`2^o97m)71KewIEft#UIJuM|7yTHF9-KE-542zg1z~+81S6(SgF5Bdq;b$EA*@n5rvq3)BA4I z0rH(;H>3g*l+BsG-Chd7I_iI-*l#|Fnvei#UrSfmXf0tz8^&E;p8bHO8dA9 z#64vP!Fn>NDTpE589*ZSZ<^ zK>Pq-{Bj7O?)x$IUUz)FT*=lHk(N8t%t(svT zLo4$qFay**lLiz}ttH6VSQHykyUfqJpIwDJW<1;#FZVcqGT+$y(3`Y+7fZkQI~kr7 z*H7ap*T=YwdR9|SW}TItX(eho4kb$bWA|5fZUA}_iJac{S*iwdj8BE~lr-`}Qx0oO z-Z;;k^~ayC1A$JPdTzixI(j}z6465evEk4M}CNjVh&;2soT zngTO||KE%Xmj??tAQXL3QSGgpG*wwCT5uxNo}n?vx+HB1RP6ts$(C`un7q zfiuC>YYtgfE}#h^*@HV(+`dUaRQAJuC;S&>g3?!rE2QR9ZYY_Wt9ra+B3%ZfanyNb z$iK%c;s3C1AMufnhB@x$`D_<2Oy4k(^~VTdOL9klTwi{z0upk3W&p&;01YND>Vmsp z21pf``Zdw?1~gzy_&nG2DE;=UH}t@9B*?Cc43SuAVMiX4d$mmw z9jP~14QTiQsy1u2gEaWF`fmU?%3~1VOZHcT<8=ta5iS4SSAO6{+I$QaN-q;5>xBI* z#$&^=)9v)kKHx+Od&ia%9r^MLNBN^(kp$^w$bgXa=!;{t>$2%dnUOn?+BMeJ$Gfna zrL@a0qt$&nQLm3)yZEe*T)64X(JoZ}h6*SQWdHAdO;(D1pia=2+lA+rX{QOP}%E7JwRt;KSen?;J%ibl6!;c*In)jI{!(S;R$kYw25{ zt^$DKpOh;i!|l|9>0XLWm=%F`Pa^$nt}r0@4H{~>59t8 zGPk%%s{k)$>^;`oe*PyX8lvB6#+54WyP#A=`zPf5na^;h`DgW)u>PjEti8y}yH+HR zEq-_&Jm0P1_sa=R$|^nF{+w}T3LAmcug`YBIez)^-0_BFn(!6qZ-?xT_BF~lsUMpKe#G5G%I zZN^h7CHl{7sq23Mw8?vxU}O22kW0YSB$^>~|GU@^FPv ztsLRaE(s&JGtSaAW7Pk-_|=_kYXsIhb*$^O-krHvI$-qRfcr zduG0>JL&5hPg%<3GTn;#c{yZVtc8P7b*DPlG`q7G#@_&z+JZh^%zOlm2)^LhREee^}+A8c-JX?29u7pZt_ZO&!8d}kDwb-*| zbQ(~H8IZxT*)w$|as?_?z!rF&tL8tzg@~)w&1fh=T^01>8m<%0IR#}zB}oHX?%SYg z`|2yJ@r!y~F}Uc}hn`4O?0)=nz?&SdLpX4<_f&@}`8^!0OOss4Ki9lw?u(gENGbLB zS@V7Pws2#`dNbCwBFUN}j-nA6$S4V=*R5oEfATZCrlj^67Ab7QtxQ=R-zBg84EEjs zoZ$gyRFc~Iw&-}=y))8X+Q@O~H2h_{Kd?l3%Pu>=?uDdNn{CdJ@PuVr#|QkQDGlvl zDKc;_5CAbH%b#iZOvm5TH30XOcQ%4IDCL^MFAP@K^;r6Zw%D$RL9uncp5Z6Iy|5mz z#LAVn79iEWUdmK*e7RQ*q|(A>+^S~&jU4m1v<_wlWa|<*IK|M{Q~~=z>D9Hb@wI=(5=1WsudQ{{bStf!mbGa znDm+VMcfGpVE?jP1#Fn4qg7V?BAbCJ1!{Jr53RD1PIPM zQg`%Pxt4T*aqM3Sx4)(jfFU@pf_;LW^;64-F6PjV8uQ!7-AQa5h;bT>4sXV^jKo?6 zxcQ3*BYx8Q9M-gFnCw6;aEx3-kWIb) zV-^SM20c9f8VODFg@@XllF5avo8tTjk)*#akM3mO)xLLxJ_#Fj)EsbY6}gO~D%@hg zzDmH1!a4tWjjILn6{(9%R4fxWQ~}(`?j=h!0T>@MkXXgh8G`r(cH)#wUTB8!~r!Xa2&ydqZ+Rn>PzE(`K;U)PP z`=wkbdM5wH*hGY4kiRpmv^v6(E;0myZ(d%Ifv;f|{Js3pmEAkmY=)@O179Mmx?L3> zhxH)@Zp?KGksjaWnEZ^96#*b<{O2~c)Y^L^rpdRT)*9Fqiu>jGdZQw&gF(%vT&U}9p>=K8>_Mss=Lxni6R92 zmNY5@ff}z3i|&5LWKeLz?KA{R6g~;ozEQlAW>`zoKpbzs(D?vo!^k~ol=hm(JJQSb zIVWVu>yat~HdAm`e;Y<*4HZI;Rt>mUrq}>57$3@GNm>TB%0sh8aGGdww(aN_;s_SC zFe-mQB0D-4Pr+WU9)!7nqW(fR^^GtUt^q6-_OE3+asLlAXwpA;*liU*^asz^>EfwV3-C3tD3yb*|LOJzn@$Ce5#6dwb|wZ~;Dcok z@QYuqpCj`K7hu&R9w2>I-%;@S0~AixxLjlVvV1G#>Q4_cfe?ys9}|bgBSN&iPT7?$ z-g)=k^Tt;&o&un8%5`quVLE|)8lBNNlguwA zB)s(go}y}pB68hpifclb(Tor{Nb9}JGyI6(+7s*W0I z6nu#ZHLL2ghS3nS>ARPRd0^iti#DHt8BYDJ=V<_E9F7OUaw_r$si>^~9BQ`SZDgF@ zvc6DIYIILJH)A6;dHStP{cW8iY)dwfssXOUneuekNh0_`W#GMp#5-yEMSd7{R+pJds;|sX6^)lbl$(qPj2rzH%?x z@eVGjx9+~>(c8+8k2Ipuu@e6^CM1IHih!YH@bg~72h2jKLV>_>u_`yS6XwW7(V=LJ z`nI><`|b5hh^i@pHitVg^k%E7@gN_%9>n|Qq(da08IJb|E@lC5-0gL!Kl1iGhuZxTd9P$9gH%^Nl z?9H29liHx|Orp{K?iL*B+$CEfS*)rTtmea7UiikKnL%s)g*o$2?I-0lqlSGG+iB65 zM7HTMvudhz(+s~QU>uE%(Msb-jb=1p@EQAHEBAwTwV}6aC+$DdOiSH??1}X|4vyl> z9bXvZxvb~a!{A(yurpebL8d2Z0P-&4RKcgA&PdAlfUxk33NzqM#Y<{=1YGr$fA*^Z zrUPcU@xO#ZVs45v{(#Ph@NFJ4^x`kRQ|m>=nbDL+LPgW2iVS{5*U-t}>_Vb_ zX(C8zr3$x1E^Y%9+c)!tWwGulK0PL=ej63{2YgFA=mAz@*r~-T8c^rc<&vVjoZ!I# zzjewhUE<;KfA+u=#RAxtTkEn93}D@J{|a?%wJjvwq*}!?j;=PHrC+CEfJEV6+vaCp z3lz?{79I-@({^(7SMvwuF=_Etlz)3zfIVnCOj>4@iycDNg=&t=D=SGY4H3Vg0N5v@ zFjnqpy@*;j#qYv{hUONy;;Wz~K+-UO<@!mtUgKrrRTQuxxB!r+?Xc=U$&|skVWe{o z)fYdUsg7@wXnWhJ4!^$reg;DlW1}XhIv#Nzq9L?m7F0)dp7%FL zF#K5hZf!?04Wqb z3hJIu7B;S;*l!D!s{ihvj`YpX??_JKZC|kNHU0a-p_Q~yczhJf3Q_==%yFPL_nn*Ow*gicEb*j7(;s}M5nTs)vC!O)UtzICG$DEzvT z2!Z=+wn^Ny?^%Q~f7r*!^U6*46<40latqmBYAx04MJP8&lDJ5+EbzP;$sF>@@o=8# z(P0#_v%1~O#ISYJ@hYXd$=})4ARQ0*8w8A3ORlg|-$J>?0)sqcv*2b4qsWGgT>Q+M z7B{Kv1@enx@Z?i-ts0MPP4jKrJDpjYP6DH~6njC*y;-5Tj(sDhXcim-XSqCyn0dN zs==08wcZZvk(Eq&ZK|-Ic9|RA1IV=KSI<4mg^X96B>jUT|I2h9`qf%}E%3Z4Grf91 zF20Q9P-Ng}!1E>N9REF?(5Y|HFLfwYEG>y+YuvEG?cVqy1VGwsG%t&YN%{4QNL%-F zfc(F@Fa^$aFRuX|k2BkG*ezUQ`M3XPu2C-AH{5o0O7O3rc`KcwFTErYQ2Th~zTX`p zM?_bjCBm-t-DLtIPT@7PetLmR^0+@DYU2r$2^ ztn8s2=40CF7_XnI_s*f-BY7D-&qL}mIlz?fnJ}t5X47B+!8lbUwIBI_uZNQEI)iL8 zKMlvO{3|YDsLza1n7YDJa)@s@i5n6trh|w%iz)Ll^<2>jA&kuol7bV-T>;05}r7IVB5yGKEd;8+VoI$<+uF%`O>na{5{mol3|8{n(( z94prP%2hNl8Md6D@(Wks8XvzKa*`@9zekJ+BHXNa^PQ1V(sEqN7?koHmI2YPqR-J7 z8S%PKzLQe>t)Vmlv)J*vVfUi<9SiyFvyrf;k>$u?;!CD0$M=GVlA{Z!XIbT`D%V4vP$e5xlKcBFOxhZs`tC&?h$M(C!)N<@KJd^?y*L}4vwHx@I(Kox>UD$`jEqwf}JVKd&_c$`9!K+ zyeudP8DzOytUo@XnMSbe-=puh)#J&)xP!B->1OS6Pv27_nF<-Lpz&HtD(DsOGzTHA z!jtw(TXQPQ%!QqNVaP+IDiNT~rqvybag9^cW9`;aS1ITAwow4v6CZYZUzYOhS21$W z+U$OheUs01Z2VGq()V~MZb9{bM6ha$%$;Syj@}C4h=Nz03zQhvUd4%?{y-Nv2J*3_ zvr$w6VNhVD1nKlI)q?UDy_0}fui^RXzN2PSq^WTzM`AF_emA3znof=!jEwaD^CBmy z)?chkp7?lAt+^l{rVxTV%?}u7yfkZ>$c!Em2e*>BHpSvoY)BK7ms1n7QvFP#07~*a zFxu(uefxVed??uHnNqO`S~~tsfN8r1f|_?rz8FE5F}F2K(}(9**m}Wq160JxfPro+ zoKktN<AzmHizf0|GYsZa z0#DL8ig>32Ti->7sBnH!4mFsHCxSB-U+`0Gx!=0048 zFdQ_X{(dHj)=BeU=RA!U!st!hhs_QC#A&DFV9KPC3|g1O<@-Kt4D1-YX*nqx9{lOA z24!z(iU(pz)&A8I-AV|R--u-+P{m2Ji|kcxD9eI(WU8A{ySau*RW9uasBb( z|HlmS#K52?U26Y~PsDd`M=gE(tB%=eeXQ`bIORg|+Un{}%{q5T1Q z-jPJ6Y6eTT)|Lt9vgg4a&@taS5HUfdpoe4NS5V||VMbqaAVSfs{{VFIl!@Y8b++Yy zJ2m=J0(^=UHjDNd&|zwSb9BVrPOZ$+e3NwR*m38&BdQ&D?FQw7{HbMFm#Kk{1$sD~ zzkYcIlVI!DI|*;z52K;7)(X*pf(Wy7*KE@-s`|F-KNOD}xsT8Dsu+l9Rb<(T)dF-1 zFb6S^pEV-y!CQIuBi}wuM{t(cH3Ir8zqh^E1dlbkRAQ*$aeaqc$F^ejZuITXf>GOl ziF~;NjLTaJ;H*2P5cnKws92!AG;TFbWnn^gLMDSNiOg|^)4sQK2PkF#t33F4_XCpJ z?y@plKGcPi`cMPN^$$ZG+Yoj8LGQn%3G@4q#0|Z>>HyZQYIi{c zk40@>G%_N(!6l2o+8#av zoj0@XJo(s6It`Nfw+?IRwyX{oP2cwtb60RPePid2DL(LWxC{%4y!1G63nrdCUe>P` zU)&7ZF%#1Muj$I&j|FJB8r)0Xz-FF3Ow?_*8Y=zo*g^9o+)BPM8>^IhHinu0CHqea zwmWw;-+IBhx;DYZu<^-ylE?|&d@ukl7gn#7laavnV=;iTvT0!+zC-bp>y@c_3rrZ$8YKBv+qNK$A*wKoZ;<(JT&gGf_Qn*gb2T;Cj<#`8Z&#LnnTul(G# zwCRD*41v!Y7R5j{5sA^?C~L4^##sIPa~!UJ$F!g}?Fpo?vZFT9+f@DvSU1EJe%y+8 zQ)=TN8g5X{2G_#?yr_-=%Yxggz^$62FZ9Vjju4oWEOU7W%Kn~>0ht~b=wiiJEk-rE z=)!91QheW|SjN6E5**b6ZdLx&ru|26%O<;JnA?%@hZ__t!C&?RbBq+SewNi3_O3|O z=8Kre2Hoto-imgHl2eK)<#^7g&bUyFJb+Y2%9Ke0*OrD;Q(f&ek_0^0%NxswzokTU zOEyo^K{`l~nWz@OFRroNj6LpdO4sC$uXhSG-0)HYBt7@lUyr9&SIRKylWpC4!+xVb z$t0SefkE`h6``S?NQG7Vei{+fOSXSMz@Uc!m&40sI}{q5!U^Pv2iu9AA^|IBK4L%o zHDZMtZulvG8p)|**Aujme^$y77$%8EkD@;72ss#D{1KYL{95yKT=$tP?->>gziVO( z9^vdmqxVo^^%OGbOffiG_Es6@W}LB{nA7h~geTm}Lk^2{Ozh#8i7Y?M$Mu%L@td<^LOA=}75$ zckL#NGVHbX^8XDZgD|7=Ahwo%%&uS&m*j|K$yCJDPFXE3T%%njBiaXlN(Zfo!; zTyCNJaqDp91QvZa^j7tPh&PRX^?)cEn%B{U(!RGiz@Va9{4@|3G#1pH$^ND??=nSX zF@utTyA*eztmP_a5rBvE{QNMwX;g7!$FwKkN+Hoe-MCt~|Hh9z`yl*#5`4t`7$3(( z$&=f_dAcR9&Q{M}cv;;*lwGD&y56LCX(_pIof0}_YrLpZgy)qcH|Q4#)YzxIYjD~Tb%qBQi)doPLe?+>jU8`FNSag@BDIGd7* zw7UKBfpVL_Aq)KcB|B5lqFB#OvU6H45^>e?(y%c4v3KGPchrV<2~}C7q#wQNVvW)-bCFtuts5(BTM){%5_#mrhy;l=Hz0jEH7J56Mug!hGw zN==V1SwD7@j`1&<2zV1F41XHrX!EaRu@2Kk0s=eWcF7IeS^JGa> zB*j!<*3l5SlER=*UpSd6y;AgJiTUOJb`|CFK3mxp!G`w>A=JDcs!NjAF}e_A%=SbB zon14+$20ttXwRog?o8>9tqC5Iq?Fb?=`M?gEW^hiN#R_07@Zw8k?R43A3kDUc?L1n2CYgpb-s|g`CDal zSjNGr;vb@4o!yKKBCcL^9I-YREqK0R{yNq6p0O0o3V~n$z=itbJ_ybsSadVARvmb% z`B)M!6V+y$pn1qK=>0K}J64>^xo<4aT#;xw(<4j2egw(x+7TWS0v)kud8D>l1(khMRIeG5}>q0wr{$c)cbQY>y1Weg+9-_Z!C0R`-n zSTNZZ&2P{vOu7WCJf3%vap8*0(Q2;hxd;K6S&vh3{k#vm=Uce-0iw6QKJCO_3;m$r z4D-^*DTuZPCp1!N=(_zc*Ko7n`MMt%G-M9Sl1R8Afy#vhC1nDc7>`|dT*(T}6t;{w zG=DbU`eB=F#Ih{+Fz}1;MIY)FzjJ~JnHEdZM4Ec3#-swTih$J$?IVW#?{}K}`95Q; z#9%S=ztAFZ*zk$D%1zV(D+WyD;Qv(F4#u{etg58^nHx|Yq=@rX+i<7ym8PWl5_;9q z*K3nPeb?G|C`g6nD!iZ!$j|J;HcmbV*DTeXPIE6w{incdj)7rl~0 zi6o1N`kXZXSbV!A>es?L&VL-X%|#=EN0J#1kfgIu zWiU|#yKtMf9}oU=QqEHS(_s02XV0tmRmkn9P0H3%^5x<%tH!Y`*25q$ zJe?blq+2T23Rg^Z+Sc8Krev}wCxg~IT>P|j+l@}HCpT#Z>3WMKwOpVXDu<^oZN$%{ zf8PL+8-l<|Yb!oH5I4{t)i>$&imW70o}!RmnH5aS1X(>K@C0tI{5P`aQYB6n=`>mr zrO|vX){$=jg89$(lmm`)-}%^^k>gv_8EABnML%h6>F7uC1yt|d2@NH9NrkG;=rp!a z_%&lrOl;eUCpoN;49RP7!x!%XtgC27srovpD2z1`1XPr6Dl^f=0dk9ur>{ZF5`!ps zHp3WpGNM{suR1*kGC%QQm3i-wN3r5$E)kvPQUg0x~;0dfSf)7?DNZf zW`Y;3xK{&#Fpas!v5mRdbfyjv%tQvLsQS5jb zM;MEv!%X7q+_lWViY$WmPa^LQD?KI4>j2kc=8B0Z*NTd0LlKolP3Y`Z;S33@f+M!f z@V6d{FqIC^$w=PB22&HS!116GhO}5v#au^i|5o^qID#eyU}wb~st~c8sSq%ENy(2( zlQWW~*=UY(OEblW>GpEo3~Ndj(pbT~X0g8ggM$xLz(nM~{Iih%2~zx#o=maNg*zmi zlrBJdVOB+VX70=eJVv#ASXYyh+SfF6zUQn!*t03O9fDpg8KyWa%vaWvFd3-CN+|!6 zXzD%C{p$S(&zmiE7iHQew)di3{S|RzgRNRQntU_AE!lx*4OQ_l-COxzWwy|N&c)J?8 z{CPrDrdqM)wn2r|Ffe5r3nvgQC18i>YuP4WnGAeGW3|fR$T5-f3=-F6Fwm^`p}Dfu zoa$>}!)AD(Kt3fdp$F}b7_qaK!OS3>2=r@T54#CuaFqA_D7T)*dPC&Xrn`Tt`8h1F zzm)Rc&L5z;``RHweTGj8#~tS4I3`efB#F$3^lN3VSnmF zUnC|m&I2raOW%)&U(U_P^GVHKxw|Tw`pw8jHc@fH!9#;VnsR)&0po$KmrJ?z31S$tzNbRIXmZBlpWSN&%smZK}+qw_(LnW0( z(k#)8gTobLU-4#u>8=ZP8-~g-P`hurY$-I|m!o_8w$S7jpsqPvO=76(WwQdlv7L*v z;pxy)C2b@M`dNV1r*&O_N=iwtrR+s&3H=~cw1VhY850yF0P@o?VHO{OwiXDM>%Cnit0QCSVxZ$)UC+FtxiU>pFwff)<(Ue!O z;ED1W6A2$-M*g72;&u=O1?&)8Q#QT{0(D?XZrqs8ttFb>d&6M!MAY2T)$>4gl{i&u zz=K(zt*wb8A;Gg+$rXi9P7bO;ueIjqISZ!Oy+Y^$i*10j1 z&?&Z&izWttI!M5~EnR-Q7@d}ZLvga=3Rk;&Enx1m>-Nq@1=>4SKT~zl0QizKTS%3$ z;ivv@)dqp$K?MTWh^TF9M(2YCoF9F>essaII76@r)d6demuBuThih{EGF z1mQTVM<@@4N)gcS)s&O~UwhBbf~-&EAb3Xq)dS-GL<-zam>Tc0Qk)`MTbsx>D^n^$ zFsh!!6rUP=vSCWySGlRTbTl)Pdr3xIRY>+g2sA=o0(`*($S3ho;Zv5b#C>)>;)s2g zpZIBX#phPap!rXZm4S;9EpSw~-wMxp8i){brgF<8bwfl&MtN1!F@q1AwPvhmupZ-q za|G2l7PyEW?_?*1(gF?5w}~V65nF7eIVswI;$;zoyIwW5urzn&U!r3Ghb$lR{EzE= zecs6vO9qMrwg2s1(AnFEs10_=ldvd5|NR#{)a8Rd))rO^au(j(%mHooWwlsAVBxh` zsG7K`db3EzFj|NMbuQsSH=mRe3*Mu=`uO9M3dSqDf;7Ng zgyO3s(qSdwE){OgAx<~%QeY8(k%JI`ni){r)wv}+1&?FpnjL@W^F!$>FJ571hkT8@ zJUz%+YYa>#Rbf?#5-M>Oy0T6OT6v=9A(|^L25y#9Wq18wJXUYnU=M))TssF?xB&|O z-)d4xxFwyx%s+O1PBn|qryfdu(S-y*7H(i9H=k>1@PEc8+* z@?WN#`|_=TK1YfD)H5^6xQTOr#H~_{o7@~8YwP!L_}?_)Lj0^;0*UK5iCtUy7etYZ z>SdwocnX6=3uc>33D_bD_6FmMM559sD(@ND+H<5C^TWL80 z-VQ?&&`8F&sB~h~=W`Sz{I^7v+(($<=ISx=@0#_#7T+>{Csa zI-2{Y{7Y2#4yUwMAma^QVJ{vCI5CrjrQLOZfxsxrUvD}SkYkJHNm4TGX$-iUoJe`WE z(z7@=CbB$QmOkM|D@K;l?t{vYiOa0Wu|na>5G5(z^xGtHWJ?Q<5cOs zH`%t4_c1lHyMcRg`_tS5XzCFABrOoan0a9+%@mE|7FQJTWZQrzi$9ReGw8N_#{*uB zEI1kCK;E%6RvCZu*!ybsuKJNiZZdB%S%rW7_tY^fdK3;$0I*S9IlLJpLj=HOgw)~f zTwvfrl0jSN-a91*`%Nu9&@C@Zn^STtVK?@0Zhaa+NJg=$c$;jCQ~K|pO3F1K14=or z&kz7Qxw$;bg&)HbyREuOUKecZ47fthONGTY2kEuM%PjkjdFbgd!>l=^6!)b-IvcP* zInG==mUC|>STXLIZ!0gb5eh7$3A(LS64Ni_QWGawA=mhbDG_4a8HKdKWvOef2oMa- zORlB-{3>9ttQjjqY}Y{P!SVH^zZH6oe-Ce9DWfh5aS33FQi?wZhYXri=qnW9{B3kN z1g5HExqRp{ze5FK5*pSMQ=?m@lrkEkT+%kJBeLRdJ^!4fP29~4Jy5`)O9-*%2vgYq zZ(pDi%@dTnn&iu8+#$nyhRG0TbAQz8y2bUhmmN(0RI<2Uy?dr6{{0;?|XRLm2e#Cl|T_zs&Hs1K7vGGs=mf3_f7s+>SNkl-p^Pmd^s5`D21Jo zsm1su)=?LBY5rubrejwXkAwOjx-@h_j{dU*)Pu0_I^brdp=iDH;m7&b(S<+T)>lSpysf z4kY+VySZqG9%ia5@nCMEwfF*Uq#4p30rV&PWi$bSjoZ3cE^k_Y*0m)TH@_1`U+Etl zAi^w0f#|RIA@FE@qK`mVHkT8@0U9_7{)YwDt#nAJ&ff3V&G?C|2*ul(;eyFA#iVGw z=|iS?d{MH4D)=q0;wcTbEkODfK(b>p#cwLqLQbaq;Z4?u+;3g({L6IylNj%|$#yY5 zgW21EV9+N%rO4;s;1q*Z`UtKV5t#-xFh;0^embrG`ke!tJY*shflGl&zfEeeB1n3e zB}976b64Hp8|q|7hLLof3#Tt5#&o8zY$~|-w&^KHf^%q60Jyx+vkm6net+n1qH{RR zfK#5IhIKJ3OvbG(MW;ENan; zQYL(GjTct#tv_a_Z|5t+G{H9#=dWsQ78i1Yj&?@a!!t|63X)A74{eWS~{al5$%M(;HsSiWAJ-9=ExIg zKqotBxiXzei?TU@y7i1u5w1%3ky3!Jr7jr3Jv5P)N}mg|{$5^DST<`v@33mM?*NJJwzo8xOzeq-R0FC zqH%JY{bN%fjVE)4Qh9>|2u}vxic8mQP+M!f4Q={Ia-SX2R~L2K$CKEa1nM@{srJ)n zh9Ri7b{r-)u1(_6i;2M5__DcXKFx7qT(YgQ-c#AM*AjHeEv-6j9<3C!S#%E*?nYW{ zS*X?)3g9|cS}vWdlPrvazYJw4qjnFDyWH*j!2NFj`U6&O+b&r!-}Z;h)5j9tA2CcV zjV*5_=fZ72c@jue=ounnRD{aLTvCYL|FpruENWlclP2(ADWq)HxBCx(@m+UoZ6O14 z9j?j;a77JK^@tCfJAg3wt3jNt>cf$IxU|Ikgy5X@5!}myQI>2@GYz;Q`rLop&H=>N z{o4|g+9r~4G3)c!AO>jn_orVxs0Ys$^67UWtCY|NJANcJA^gJ&3Y@eM;_(=OtVrbD zpj6aX$mfH@Yu%Gjqn54z!e|15#IA?R%E5>!6vHR8XX_QeHFNx-t`c$Q>IpdO8dJ^A{1_8B=)yf zWoLrTM}LesfJ|f35-&NB=%_SZ`xhT87`#Li1OI0)AHv^3R^(9?B31!mZ zwj|%5eWR#_o2;LsbS`cAscd+a;*udwH;xl`xLV?XNa?hg-4}c% z%0fli*16SOVmHZ8uASoJ?tgJ(C%s+%=`W9TL6u+ULy3=4kvOCS8*S0BmDHvT-pJOM z9=PFXi1+beu!R)2`>Br96kE)cIHG~JB8@43R3HM#^HN#8IM!X9g`9t-n{zFuQBo|q zwi--N6)V0D#pP9ZnOhR1DpU$gRe19I7rPF}?yKQ2HizAd=&iPJ;j`{n6+oW;F?=h|Fv*NI*!b77o|n zGu&O`@|g?Ks;sO&BJ4{yiLNu8)STzKRy(Fe-dqkxa>xR7=DlHH1x=T80V?v_dIq^q zZ>t1A>_PgiTp81fj%~sc0h%gv(cqDsu|~yHgn+G-jz3k2zR%8aL0YI7va2Ku_#~CC zRz~QcJ+y^Xugh05YyTQy7kTG~CMgv>@@4?w`wLg(Sg6KwWu!VMR zM0QZpM*eP~U1XAxGJ&93?DIOW8>Bg{mT+qm%U0HIi4z~&c81p&*|_ArwtSJ#@#?#O z;e&tgiloMHa!hHAY)_;v4CbvMtcUx7vyO%Y{9`Ib zV)~DA0J5x!TcQ_-qyeLqIBhho0Z^PdeUv1*NqYE3F!aP@?huJcjhBC5bo-(AP5Hv7 z5^b3k*AA><2V_MP=W{Qjx+Xl90*z!BjoAIV6N9pClwrw-HIlm>?BPJJNUnmNTo>P6 z>92P&ijX6jY8`aiq%=xVAKY5)V?R|zwqrBrrO7~?O#__ueJik76cn8x5}kt z0yMR>SRmHeKy|7c0qv9F>xsZl38(e+heC4)1nMzT$J=-Sz%5WNCTfOR%`V3gKZE06 zWOtbV6O1AgtRrc0Ms!)!VxU!zRdiVl;6m-yagvETD}hST4UTX9f2_Kk1p&+te>YB9 zsi#SnaQq_MBdf?=6HS=vKnnavtmcfb#Q#Ig&WzC2)tevpZIK!hGIZ}gwUHFmw6%ym z*u)M?pjF0ITm41bz61no9?LI-Po2wjaf<%F1&|93`_Bjbc^;@vH_E<(8zzgOh9U$- z`?O@o8Z}lIL1pU$q%V>Pig>T(z=Y~ji;7Z^)f7Zzst_z3Sw#GJ+rkejU#y1{m~5ie z#x?0@95(hM^(Ly3O$DBkdx9)AD5^VuGCwhiE5VPm*V-J2m)(Tu;J-meZo%qEVk!HR zp5b69diL)+XNt=FSu6+$U9d4&MmbxIj^Jg`XB_g++?0-MI?6!L2$hsH+_fO&u*Qg0 zXJwK`Rw;(Q>C~L|La4B2rL90IVUQk>bI-UFHdT$UPS{{ao+H)ZP~f@Y)+~5Gstu39 z;zS3^5k2P8pbh;*`O~{Jctk@@DumHo3y3KJp(`L;gQgz(GuSCW2V`r@Xfxc6>xeb;l%!``_|gGWt?rvy!{)h<5;E}PYI zE&LJ-91~Bhh$%AS+!-+8Hfqs-(;xGW4u8h;W6|QCC)RFurn(zEguX03z!zg$I$LF)DU{@_4z7F3Vy_>X+VFIJJ2fFqdhX z@Xmx94Z+W6+UHUovNbr1?W`zA~^8s9el?WdC3jOM|)x3{o^2zW^ zSuWH9FszwIOprIQTB_Jl3BIOv7!rx5m$i=E86vYl*7c%{^3y*a&&qlAxA<{toONl) zcPCb%@FKy|G!&4ED843gfqA4B=?Dpr3ddU0b|7Bd}9bN>V2e>-zFhC!JZFow` z^%1(WbmqB$Ie9V-fI0tY0>#^xMwKPom8#goaM8{6LI9e=FVbB$SBwbClL*(#;RW<3 zZa6x8eunfpz8=bzP=l9LnPQQmR1v{{Bk3`OWp}rx5nmC8rzAagiv}9X(8g2vNwfe! zlv6WBzTFvx3T=tqB>X2|3ciGtZ+tb3Z3-b2J&G!!mMLaukxk)mAmTLM^ep{b(}R8{ zWU+tsylqH8;tJ^kS7=0rf&ToqUAbddOAVI&sz90@$fT_SWw<;GGwVDq$oM{z!Mmt= zCS|~>t|47fipG~F2y-zDXF<0}kF+y^03Fnl@gHQfbGgBzlin3rfNKRCztBYa=bS7g zIlfwj#&Xy^J>Gx*vP;kI_s)dmEuUznq+L}KzulYUtY|ZZ*?-?&p3X_#p77&o$_I-o z=xrwI2~SBCH;eb|UBkjtjVq zQ%9K@w6!RvCZ5NKj1|vRXwRru5aR2p`3iNIN50tyDouau@+LZ7&J+ePocDBZeb?N> zE`9etBvz<5o;qtRWmtAO5*QGO=tO5jCBH+uv`mSD?nQ82SFOczT?hf-R@Ze|y?PIb z62gsTkw=RD2{iVkoO5GOp-6GYd{0Ft6XiED#QO%hfe%P$#jOQk%Acc%K$)ziHR&k5 zVT_iK+F_HFr_Ng0cYWQkF^w_8COfB-^b*?-_P#gdXe%o}8+=K2ni(D0#DFQdy!TLQ z+!}qP84yOLuXx8IUXSJa1Na**Y>3zr*Thwp>LV4RSGn$uEF86@@3~(P1pbNqr4TpRcbFcLH%xB$0z=?OM ziu5VekZ~T3#a1%?`@m6R$zq|Q-fR?jel1dYC!mes%9MQWc7RAzJ=4E*AfuVsmS^wW z!@?jI8DwIG%p}v%YtMs#@8SezC?inc&8IYQvoMH52DL;0+pyat9C6Zn+&htI-A}971718)ib1*|UK~9o#2zLg@}(tfJY+Hf&xCv#;y~N+!I$$# z>*cdMyDqtWnz86g@dlPJ8>cRi9O{Te@zGj3cn$IWY^YlNKNPMz&J;@}-F%aNW zU>7%41cm1vYMbOgtt~zj2}sy^nEgeo4!O^Lr+;}@P4K|g(}$Rsqk7w@;Wj<9X=(M4 zHqy1<(G`D&1V_l;D#E;O(;-(}Ha?_oc^BC>_@z*nbEr%iwtF%!ksXS#LOa6PdGz88 zp>VU+lA*^M&i`P+nfp^FG3f<0#Xy%G-Qu6?JMt(-EZb>}VWQUXEBc1@ z>`bZ*gsXJ5u@HvCQB&dd@#Z88WT zTU+R)!}SXm%&i|QYPBl$Twl*)ue~)AeM}p0qvwr0cC=-+U#vM5XVycMGw?r7@iZg5 zSEE$|ToSJZPnzgG=r@Jky15FxF7sqfH=aJKjnl9_qs1bb z6v3>aR#Q~I-FXXJ4pUF?LoC>qpB*+Sze2lFKp&_j`vUQ7S%(JTy6%Y3cXv`@+&|PC z-?XY#OPS3p)r{R(h?4QH^zgkn|6y!9es2o)`-x9n=XzUZd)<;W-g_-S(dv5}8Kpo= z!2Vq8LWoTW-eqe%>4k4a*lkE3#(g4sKNdheWEH=xs(l62IY%G&3k7J(f&63|MQcT;xX`K=`_BpG6)^M* zZ9c<(-$Ai;XQ^>lmsqJ!nt>F!;zZv-(g_aD8fLn8D*^)ZmtfeHZq(pOQB5PJ?21b#A3>;C_z>V zpjw=E8F3 zwE;?FkB0&TCO8iejYMci3-z*F80W@c5-#uGxvmwFuN2Y$!xT>K6GoNav7G1|Ec+`% ze|Nz}n7Z8U$DObh78&{-%WOk&yRUtIG!353*KC-=QAg-FQPm8<#mF(qOj76FDU62O z28^kzRfk2V0JDI_ksVhat>kV0JJbOI@k`n~Caze)&*D zHgtCR6W=K4<+mPD=6`3Ekfg!@;zl(=N}I>*gYoVIw0^~n!Q0QDr`5ZCr!EEVdZ3!Z z0zB$x=oJ%UX*N4HOHY0RuHzNUg)Zz&`LE(G&_XXOhHCk#g( zKO9Pv(YZaF85+UsN}SxoXQ3cT42FCWmwH;@FOm|ykO;(X3kvay1Jx1e{R+s1_50}b z=Cp%;EESP^&%G+tfZWP-?m`#Ib#%(Vt4%GT`)TFN8I;Df8?o+!`=dFbRKd?HCWZ6N z;R`gKbc)wb1qr7z#>H{4q}w{=%KzFP|GkdO!A0xbA#u={*UmD(hTHI�Kz@ene63 zTx|_sGiWLQMI4r^1+CPRkiCIU^C7WX40xQP7^uk!_-vFf^am}h3@kIC*{GAZPX@Lg zMt2Cx;^L_-w=6Qy7J_cy5BfCF>9Z$80|Dq7UMTV<})jpIM@w!5q z9o^Gce32wO%)!-zBR_=03TB|hopeS|DWZ5NP%(MwyL){NCF|F_fdAEAIwm_XdE|L* z19gt4M5U|{YwPWt!g1Ur$QqY0>XvK5E3dm{3tgDf!458|wH506`A5N}fDLzsd#f08 z`hN+G&?w5xkDZ%7J4=3(PRdvt)QaOl1)C#$!VS7n@=P6ij_X*OtPn?2e&LOHREnKO z3ma=AesyR14|ea%&5e|1cGnQo<`SaUoPDSreXqlEKJ`mD*7Pu&k+tB*v7vO39Y^G> z(Typ;{e&lr3XshI1(2^y=s5AYRa5w@3Z)Vhmj(1`|G~w5`T2>};dM6OruBl3!)sQx z96GKd*j>GXaXMEBB7S(;z(yzNzVs&1w$ z;HMdr-RqZYC*e8Z@T>La5+bqbVWmcj&IHa_Kh5fBcquPJ{4UFS^}7uCJnF934|)Jg zIx+|c(lFy@3g`*-QJ9UJ2g6ExmtmU&)~JeCg5k){BB_tA@^3aiaycw#ZD@%!Z;O8{ z6W2l1N5y(k`G9h_B2Ugi9TJBCiV{rwC7YovxIZ1|H1yu|g9@hZ}{lcJ3*g#4Y95?9xd!Y!I<$0o%$Q z6cxd3C4?}joZ9cajlXC*&Qc@-AYs4;qQAYF^DSgmUt@ZzE*g_8@=_r$bz&UDBzUSW z03KE7I_`>2Enk*T1$BmLKQ2`Fb=E|@>bte3p+S+Z=bz>WItmh^q7%aNRoxFRMEQ^EoM9Lx@H$a!p42CjHH2FXM?S)Q^$A_am%{nvQj4h z1lEnS$9eX^jIDiF zHgMoSC+s8uZ)b8Ja?#g({u1y72;JYQF4FMXGZWBliFz{yS5aGD0gTt;&nZ~qw$ar~ zrNZ?7`5ZQFc_2FUc{Vs+Sj4dIyY(eI)jbxvcQoq+1}z&A6%+L#VWv3bE3R}CK^>P!4 z-m?|ms=&DXNY4;7S;7}~$*3XrGxG%heuJo3wj-jNn5x{(NJ!;aPj&l-@`P2A;`W>3 zZc1`bb-F*H>*tR*^T4tUMpfd5yk<%POZeJZNnh_nnXzxQAy6sJq_h5!2pyubuLbT7 zEif1OFPQf!*$6`{Y;hsjrop?qowa?TyWbH5q_d_@)m2z}Msq6LLn#3#giwTDgv4$5 zYJ(7!-(gYMb}|eByW0|A-t=Wsz9hydABL$);E$R!2uarY{9z!{Pe+NdH$Uw3D^9?3 z(#lYW1^tGDf_&V^;9EJ0kEwc(SfyTCtmNr`x<%mpn)%gRL>bmi<;z2Ny6_dQI=V(0 zSdv?%-n&#zOY3skT*g4&R_Q?x!tQR2x=M1=rA2>|IzIr_GI z>nF~%SI_i&EpDZ@mx}QI(;XN$zB%o3z~FtHdp_VMX=&uv(hyVyYB9rS`3_KAb4n~N z`CcZpp%SoFWkS92jNch}`tDq_EO==XDAt8wV~x@VzPCIsd<ic$r8|1vG))Rn05kTV&Sy(}Sn5M;5y7mxfXlF{1M4a5Ohw~7OXmG3Nz6yU?oKd^|YQ%^10kT`vyQCQrXS z$jM}%dkBgpL*E1@8749lP@w&{<^({X;|aU;+q}cc;_P{DWI0qM#v$PrQlbQMJAAi(?ZV93Eo1^SIuzT+K}5Ultd$EKUrIx|BbR z_Mh+2lERv=Lbr!y^i)w=H10?ye~l{yVD~J(v#jCH9BFBJRI^oR_sJx+iyDWfrRAwQ z^dU*kMFA`DI8iY$A@IWi7eO;gf?aeq^B^YkEAKUwzrsNA)-<_p8Fw`z%MIP)J20)$ zuu<`NN?K5WQNGvp@3E@cz~U;fA%CM=59+^#9fKa&#e>kNJ@8j*Z|;5JrMX(l)WPgE)A)4<#QG2 z{tuDnpd%Hpj~^Ps97wc(2Zg?k1)VP!=5QYT1_TK6_j!soYQ5C`xVTj;y z-U({}DSUi97^!15d4qk(0=^7=IEh};mEbOWJb7jnwGD4=HDor9*@NREsZxN8YiN_5 zg-IkdLkTZ9Li$o3Hs7=D1!K8O-Sf3O&wYBNgd@9xH*dW&>ez8EgvRpKB=>tK!Ie8k z^L{Ozr;h91Q7UEYm%hLnj-q(zq+?){qU~{a&Mq(8o5?6<1 z)!E(Y3Uh1zp83NK~4|u;m{5qTtsMj(zr( zLi@(`6NT_Nn&Q6Q(E&QSS1_@p_QUkYB~hw30<3zP$ZYySc-r>l8f0Gz1f))qu4V>8 zvK*W#@=*vV;tCD1!35mrX?BZj*j7-7#YnJtEUkyBJq4WJHnnY3lM< zD!08WLUGg(BaCbLj#fDW87f{iQ{Z5grOQ*9sd*UE)kk$TfZr}74e z1DJL7BTR&Wp>qebE^OTCHkU;7$xE-2{cHlWu4qgakmnTq)W3aFUcxGc zaS)GQKNrYs*pxCP3W9NbbVCHY={y_;%)8zweV7hlHWrQYN(LI#-a|{btv|Z|*ppSk zV8>=~n-6?>TtY%<+pgU=IPcj1!WLQ=*lbMs3p(jx76M&+g%yAC6HVczxe1U^oBq}4 zydD)h;_{5GMi_N6yALTx@og1#D=oAJSF7J1l6#{Y9LZFiFU+X)#Xy#74!~xdz5!cC z|Efxi;R)8EA@?JmvQm}q?CJJ4Bs^<^|vubty$G-{@&5tObm<}@^(L}7Z?(Ju%PcuY}$%TL8cQ%3wX;k*|-;4X3|s1vI@{l2(W*mj^PkZ)+k z`-B%&5?F>Tp!bH`(bxK{lGY&x0pXXKe=G_CIJ&BE0?M{e@cQP@ZonKY{7`nF zNBc>enzD%4nGIPA1B`)yHDo}1 z-dU?dkrRqX=4)?Ma9pYMEt!0K(QYkn=|Sd1!r)UDAhRp2wSzi! z$*nM6*KmmrTib4>KLi*4*M+`q)e>?)-yYvxB)w5oF>pHD-v;hcJMQ#I;zf{H>p+`D zRfxW|$A&Pn0n0a@swl+NzrsWy)c;2z5b!zkR8OAo4rA;ARioE{O62j$-})GLE>MuxM#sy9Up2vLqu-{^%!N zrRr?R*D#;UwR_&Bok&Ozv<||Wr=PHy>n{Bt*hPnYk+<&l2-?L_6Orw!9>V=5J zmqbC$u}@V(xaY*g>w=nC`<4;vf!fg*?KxV^aBVeo8P zdDe5=Pg~GfXhWo#upU-kPB_)W2LC}vd{rjj*6Qvuw`>Q=F6@xZpqo8vhH5vB0g~pv zk?Ez09rM`H^KymrSZsaM)1X?^>yVp~@sLofSgMZS0gFg+YqV0Dn@Jf)UGTufOu{pP ztg}kW!IUnQYMEG|ys+Okd1LI8uoX!| z!?$Hw_9_T2I51rS#GB-^Zg#*G5OOZkj`;7Mh$TX11yyOw4J+NA!%ir?7jX5!y-piT zuPYyTic6&|`uS-D6R$Wt!|3YoXPSLkuxn6#B6?SuAYwiR1nEO{ppW%eAGSj|%DPUx zP0pLQQO6*2r(H!oi)>(Xur{KwK-I!``0g=oh;bJsc#;q7AmGF2R^iYDjCWX_XpG%(m#%jP{HtmCsVn)3a#p`N`w zq-PXE2gr?P+WO0PN67n|_u*<75y;aJRWsi-rS_ykr3jVCis;`BI-i5JIyltcd}f9I zc91D(DgP~=3LJln^%lSySj2nAU9#>rv=eilT0fHPKDeRsx75~4YIb;g`NJM)7sg15 z%z+wLT8$H#o*iP1MS2Le*Ap`$2*yJW-Nn@I$rCtPY}qjXyMg-PvkE!dY42ErmdB8|L0K7OM>i}#B7;`N z-&-kjute^Wv91gPm!8WCjew3&Dobm+qG5y6(taMui2z~sYVPX*If@`Ba^pQ_#^JUxI$^=hyECTN!%b&%f!8q$_X!sW_e-_K z2^#|kT}#F${=W>7XK-6{dyyZ(XQOtTUgLASN&K&iI5KXG9^fY#h8XKG3G~0uLE^sM zg-?>9yItJpfCW9QLSCdq+OWLG)RLe(!)+tLa*&^endnaJA0_EH&me)Pa3Y|Eq zXW?%%rJY4knaojD72tWOq99f=mYT9l4xR?oP2cjoK!s%r{vNaN;JjBQV2w)IV)yw@ z358aT&%&Jt)Gy51tp`ILLMvTg(RX7E#V0s0Zyjauw+t}`Pf(+kfOA$s04n8=sKYpZ z>NHyMK!$jjE(@?M)P>-8cKkx@#2GM<;4L%2&8eyYJle{ve~R=r6jgJ zdE0zxRMZsd^np!bQtaRF7$qBNTzW<6K{uGfHspD$Kh9UXCp}b~X;pY!wdbtWua_D0 z!l!W(5Q>)+vikus6JFbUWf5;Jjc-9AxpGf)F_{qPI(3OHzRsh8T<`O_!1R+#`e=T$ z%V$XU6lnEn$zhR>P*?qD1)$$ElUc<${E+W11Sk?;^_4-h&$?P=>bx*)z&G^uxq;!| z5G{sKAHlBY)Cseo$L>HianTq#!lMoiqAu>B-LsGmR*O6gn!eqB57-RXj*!5bEsqS( zo$;0C+PP7A3#iF}yr1coi|ELE6Z!|MH+kFB3O=al_=orA?$@_X$~29QW#JxWh*ZO` z&(@|ahlw0YEm?60;T zky)1QkRVZBh$w|mWE9}j@nBd*XrU3>8O}sEsSnW7Hh;?Bn-YXZ&;xxU>m8`FeWtme zDbT%5aZ$FKFmT-=wsskIYHe6w6aNXyGUl>G5Ns%!FZYOxtFGazo(fTY0-PK~^3&aUpnRUItg;M+DQGFe|1kD^L|M+1< zL#?Esh+z#X)gHfvW~vaP@V?tlg1Sto#1yT2tAkqI8?V1&dGXWDBiz&`gn_Z8UFBEQ zd3MfSK^$yE9BYU-#%E0>f8bTti37Kq{1gbTC$x*q^aCvinVX1QU@djS=^&1WM>O_4B}YP$wq>qRf+n&DewZup{&25ib1X z1M?5L+cKhra`oHhy5Y>@$j-7#^